Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1 (lin64) Build 2552052 Fri May 24 14:47:09 MDT 2019
| Date         : Wed Nov 27 18:56:35 2019
| Host         : cygnus running 64-bit Ubuntu 19.04
| Command      : report_timing_summary -max_paths 10 -file TeaTop_timing_summary_routed.rpt -pb TeaTop_timing_summary_routed.pb -rpx TeaTop_timing_summary_routed.rpx -warn_on_violation
| Design       : TeaTop
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 661 register/latch pins with no clock driven by root clock pin: DECIPHERER/curr_state_reg[0]/Q (HIGH)

 There are 660 register/latch pins with no clock driven by root clock pin: DECIPHERER/curr_state_reg[1]/Q (HIGH)

 There are 662 register/latch pins with no clock driven by root clock pin: DECIPHERER/curr_state_reg[2]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: DECIPHERER/curr_state_reg[3]/Q (HIGH)

 There are 609 register/latch pins with no clock driven by root clock pin: DECIPHERER/curr_state_reg[3]_rep/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: DECIPHERER/curr_state_reg[3]_rep__0/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: DECIPHERER/curr_state_reg[4]/Q (HIGH)

 There are 529 register/latch pins with no clock driven by root clock pin: DECIPHERER/curr_state_reg[4]_rep/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: DECIPHERER/curr_state_reg[4]_rep__0/Q (HIGH)

 There are 625 register/latch pins with no clock driven by root clock pin: ENCIPHERER/FSM_onehot_curr_state_reg[0]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: ENCIPHERER/FSM_onehot_curr_state_reg[10]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: ENCIPHERER/FSM_onehot_curr_state_reg[11]/Q (HIGH)

 There are 28 register/latch pins with no clock driven by root clock pin: ENCIPHERER/FSM_onehot_curr_state_reg[12]/Q (HIGH)

 There are 29 register/latch pins with no clock driven by root clock pin: ENCIPHERER/FSM_onehot_curr_state_reg[13]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: ENCIPHERER/FSM_onehot_curr_state_reg[14]/Q (HIGH)

 There are 27 register/latch pins with no clock driven by root clock pin: ENCIPHERER/FSM_onehot_curr_state_reg[15]/Q (HIGH)

 There are 29 register/latch pins with no clock driven by root clock pin: ENCIPHERER/FSM_onehot_curr_state_reg[16]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: ENCIPHERER/FSM_onehot_curr_state_reg[17]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: ENCIPHERER/FSM_onehot_curr_state_reg[18]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: ENCIPHERER/FSM_onehot_curr_state_reg[19]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: ENCIPHERER/FSM_onehot_curr_state_reg[1]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: ENCIPHERER/FSM_onehot_curr_state_reg[20]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ENCIPHERER/FSM_onehot_curr_state_reg[21]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ENCIPHERER/FSM_onehot_curr_state_reg[22]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: ENCIPHERER/FSM_onehot_curr_state_reg[24]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: ENCIPHERER/FSM_onehot_curr_state_reg[2]/Q (HIGH)

 There are 28 register/latch pins with no clock driven by root clock pin: ENCIPHERER/FSM_onehot_curr_state_reg[3]/Q (HIGH)

 There are 29 register/latch pins with no clock driven by root clock pin: ENCIPHERER/FSM_onehot_curr_state_reg[4]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: ENCIPHERER/FSM_onehot_curr_state_reg[5]/Q (HIGH)

 There are 27 register/latch pins with no clock driven by root clock pin: ENCIPHERER/FSM_onehot_curr_state_reg[6]/Q (HIGH)

 There are 28 register/latch pins with no clock driven by root clock pin: ENCIPHERER/FSM_onehot_curr_state_reg[7]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: ENCIPHERER/FSM_onehot_curr_state_reg[8]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: ENCIPHERER/FSM_onehot_curr_state_reg[9]/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 1378 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 9 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 11 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      6.907        0.000                      0                   84        0.180        0.000                      0                   84        2.633        0.000                       0                    82  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                                              Waveform(ns)       Period(ns)      Frequency(MHz)
-----                                              ------------       ----------      --------------
VGA_CONTROL/VGA_INITIALS/CLK_GEN_PLL/inst/clk_in1  {0.000 5.000}      10.000          100.000         
  clk25_clk_wiz_0                                  {0.000 19.922}     39.844          25.098          
  clkfbout_clk_wiz_0                               {0.000 25.000}     50.000          20.000          
sys_clk_pin                                        {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                                                  WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                                                  -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
VGA_CONTROL/VGA_INITIALS/CLK_GEN_PLL/inst/clk_in1                                                                                                                                                    3.000        0.000                       0                     1  
  clk25_clk_wiz_0                                       29.516        0.000                      0                   41        0.190        0.000                      0                   41       19.422        0.000                       0                    34  
  clkfbout_clk_wiz_0                                                                                                                                                                                 2.633        0.000                       0                     3  
sys_clk_pin                                              6.907        0.000                      0                   43        0.180        0.000                      0                   43        4.500        0.000                       0                    44  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  VGA_CONTROL/VGA_INITIALS/CLK_GEN_PLL/inst/clk_in1
  To Clock:  VGA_CONTROL/VGA_INITIALS/CLK_GEN_PLL/inst/clk_in1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         VGA_CONTROL/VGA_INITIALS/CLK_GEN_PLL/inst/clk_in1
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { VGA_CONTROL/VGA_INITIALS/CLK_GEN_PLL/inst/clk_in1 }

Check Type        Corner  Lib Pin           Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     PLLE2_ADV/CLKIN1  n/a            1.249         10.000      8.751      PLLE2_ADV_X1Y2  VGA_CONTROL/VGA_INITIALS/CLK_GEN_PLL/inst/plle2_adv_inst/CLKIN1
Max Period        n/a     PLLE2_ADV/CLKIN1  n/a            52.633        10.000      42.633     PLLE2_ADV_X1Y2  VGA_CONTROL/VGA_INITIALS/CLK_GEN_PLL/inst/plle2_adv_inst/CLKIN1
Low Pulse Width   Slow    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X1Y2  VGA_CONTROL/VGA_INITIALS/CLK_GEN_PLL/inst/plle2_adv_inst/CLKIN1
Low Pulse Width   Fast    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X1Y2  VGA_CONTROL/VGA_INITIALS/CLK_GEN_PLL/inst/plle2_adv_inst/CLKIN1
High Pulse Width  Slow    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X1Y2  VGA_CONTROL/VGA_INITIALS/CLK_GEN_PLL/inst/plle2_adv_inst/CLKIN1
High Pulse Width  Fast    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X1Y2  VGA_CONTROL/VGA_INITIALS/CLK_GEN_PLL/inst/plle2_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk25_clk_wiz_0
  To Clock:  clk25_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack       29.516ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.190ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       19.422ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             29.516ns  (required time - arrival time)
  Source:                 VGA_CONTROL/VGA_INITIALS/VGA_DRIVER/vc_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk25_clk_wiz_0  {rise@0.000ns fall@19.922ns period=39.844ns})
  Destination:            VGA_CONTROL/VGA_INITIALS/INIT_out/R_reg/D
                            (rising edge-triggered cell FDRE clocked by clk25_clk_wiz_0  {rise@0.000ns fall@19.922ns period=39.844ns})
  Path Group:             clk25_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.844ns  (clk25_clk_wiz_0 rise@39.844ns - clk25_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        10.238ns  (logic 1.850ns (18.070%)  route 8.388ns (81.930%))
  Logic Levels:           7  (LUT5=1 LUT6=4 MUXF7=2)
  Clock Path Skew:        0.003ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.446ns = ( 37.397 - 39.844 ) 
    Source Clock Delay      (SCD):    -2.850ns
    Clock Pessimism Removal (CPR):    -0.401ns
  Clock Uncertainty:      0.122ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.233ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk25_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=45, routed)          1.253     1.253    VGA_CONTROL/VGA_INITIALS/CLK_GEN_PLL/inst/clk_in1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -7.338 r  VGA_CONTROL/VGA_INITIALS/CLK_GEN_PLL/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -5.625    VGA_CONTROL/VGA_INITIALS/CLK_GEN_PLL/inst/clk25_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -5.529 r  VGA_CONTROL/VGA_INITIALS/CLK_GEN_PLL/inst/clkout1_buf/O
                         net (fo=1, routed)           1.792    -3.737    VGA_CONTROL/clk25
    SLICE_X42Y86         LUT2 (Prop_lut2_I1_O)        0.124    -3.613 r  VGA_CONTROL/hc_reg[9]_i_2/O
                         net (fo=32, routed)          0.763    -2.850    VGA_CONTROL/VGA_INITIALS/VGA_DRIVER/vc_reg_reg[8]_0
    SLICE_X36Y80         FDRE                                         r  VGA_CONTROL/VGA_INITIALS/VGA_DRIVER/vc_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y80         FDRE (Prop_fdre_C_Q)         0.456    -2.394 f  VGA_CONTROL/VGA_INITIALS/VGA_DRIVER/vc_reg_reg[0]/Q
                         net (fo=191, routed)         4.569     2.174    VGA_CONTROL/VGA_INITIALS/PROM_out/rom_addr4[0]
    SLICE_X33Y102        LUT6 (Prop_lut6_I3_O)        0.124     2.298 r  VGA_CONTROL/VGA_INITIALS/PROM_out/R_i_205/O
                         net (fo=1, routed)           1.022     3.320    DECIPHERER/R_reg_i_38__0_6
    SLICE_X32Y102        LUT6 (Prop_lut6_I5_O)        0.124     3.444 r  DECIPHERER/R_i_90/O
                         net (fo=1, routed)           0.000     3.444    DECIPHERER/R_i_90_n_11
    SLICE_X32Y102        MUXF7 (Prop_muxf7_I0_O)      0.212     3.656 r  DECIPHERER/R_reg_i_38__0/O
                         net (fo=1, routed)           1.149     4.805    DECIPHERER/R_reg_i_38__0_n_11
    SLICE_X32Y98         LUT6 (Prop_lut6_I0_O)        0.299     5.104 r  DECIPHERER/R_i_16__1/O
                         net (fo=1, routed)           0.000     5.104    DECIPHERER/R_i_16__1_n_11
    SLICE_X32Y98         MUXF7 (Prop_muxf7_I0_O)      0.212     5.316 r  DECIPHERER/R_reg_i_5__0/O
                         net (fo=1, routed)           1.204     6.520    DECIPHERER/R_reg_i_5__0_n_11
    SLICE_X32Y85         LUT5 (Prop_lut5_I0_O)        0.299     6.819 r  DECIPHERER/R_i_2__1/O
                         net (fo=1, routed)           0.445     7.264    VGA_CONTROL/VGA_INITIALS/INIT_out/R_reg_1
    SLICE_X33Y83         LUT6 (Prop_lut6_I0_O)        0.124     7.388 r  VGA_CONTROL/VGA_INITIALS/INIT_out/R_i_1__1/O
                         net (fo=1, routed)           0.000     7.388    VGA_CONTROL/VGA_INITIALS/INIT_out/R_i_1__1_n_11
    SLICE_X33Y83         FDRE                                         r  VGA_CONTROL/VGA_INITIALS/INIT_out/R_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk25_clk_wiz_0 rise edge)
                                                     39.844    39.844 r  
    E3                   IBUF                         0.000    39.844 r  clk_IBUF_inst/O
                         net (fo=45, routed)          1.181    41.025    VGA_CONTROL/VGA_INITIALS/CLK_GEN_PLL/inst/clk_in1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    33.169 r  VGA_CONTROL/VGA_INITIALS/CLK_GEN_PLL/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    34.803    VGA_CONTROL/VGA_INITIALS/CLK_GEN_PLL/inst/clk25_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    34.894 r  VGA_CONTROL/VGA_INITIALS/CLK_GEN_PLL/inst/clkout1_buf/O
                         net (fo=1, routed)           1.638    36.532    VGA_CONTROL/clk25
    SLICE_X42Y86         LUT2 (Prop_lut2_I1_O)        0.100    36.632 r  VGA_CONTROL/hc_reg[9]_i_2/O
                         net (fo=32, routed)          0.765    37.397    VGA_CONTROL/VGA_INITIALS/INIT_out/R_reg_0
    SLICE_X33Y83         FDRE                                         r  VGA_CONTROL/VGA_INITIALS/INIT_out/R_reg/C
                         clock pessimism             -0.401    36.996    
                         clock uncertainty           -0.122    36.875    
    SLICE_X33Y83         FDRE (Setup_fdre_C_D)        0.029    36.904    VGA_CONTROL/VGA_INITIALS/INIT_out/R_reg
  -------------------------------------------------------------------
                         required time                         36.904    
                         arrival time                          -7.388    
  -------------------------------------------------------------------
                         slack                                 29.516    

Slack (MET) :             33.266ns  (required time - arrival time)
  Source:                 VGA_CONTROL/VGA_INITIALS/VGA_DRIVER/hc_reg_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk25_clk_wiz_0  {rise@0.000ns fall@19.922ns period=39.844ns})
  Destination:            VGA_CONTROL/VGA_INITIALS/INIT_in/R_reg/D
                            (rising edge-triggered cell FDRE clocked by clk25_clk_wiz_0  {rise@0.000ns fall@19.922ns period=39.844ns})
  Path Group:             clk25_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.844ns  (clk25_clk_wiz_0 rise@39.844ns - clk25_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.550ns  (logic 1.772ns (27.055%)  route 4.778ns (72.945%))
  Logic Levels:           5  (CARRY4=1 LUT1=1 LUT6=3)
  Clock Path Skew:        0.065ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.424ns = ( 37.420 - 39.844 ) 
    Source Clock Delay      (SCD):    -2.889ns
    Clock Pessimism Removal (CPR):    -0.401ns
  Clock Uncertainty:      0.122ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.233ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk25_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=45, routed)          1.253     1.253    VGA_CONTROL/VGA_INITIALS/CLK_GEN_PLL/inst/clk_in1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -7.338 r  VGA_CONTROL/VGA_INITIALS/CLK_GEN_PLL/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -5.625    VGA_CONTROL/VGA_INITIALS/CLK_GEN_PLL/inst/clk25_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -5.529 r  VGA_CONTROL/VGA_INITIALS/CLK_GEN_PLL/inst/clkout1_buf/O
                         net (fo=1, routed)           1.792    -3.737    VGA_CONTROL/clk25
    SLICE_X42Y86         LUT2 (Prop_lut2_I1_O)        0.124    -3.613 r  VGA_CONTROL/hc_reg[9]_i_2/O
                         net (fo=32, routed)          0.723    -2.889    VGA_CONTROL/VGA_INITIALS/VGA_DRIVER/vc_reg_reg[8]_0
    SLICE_X34Y84         FDRE                                         r  VGA_CONTROL/VGA_INITIALS/VGA_DRIVER/hc_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y84         FDRE (Prop_fdre_C_Q)         0.518    -2.371 f  VGA_CONTROL/VGA_INITIALS/VGA_DRIVER/hc_reg_reg[2]/Q
                         net (fo=23, routed)          2.094    -0.277    VGA_CONTROL/VGA_INITIALS/VGA_DRIVER/hc[0]
    SLICE_X36Y77         LUT1 (Prop_lut1_I0_O)        0.124    -0.153 r  VGA_CONTROL/VGA_INITIALS/VGA_DRIVER/R_i_22__0/O
                         net (fo=1, routed)           0.000    -0.153    VGA_CONTROL/VGA_INITIALS/VGA_DRIVER/R_i_22__0_n_11
    SLICE_X36Y77         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580     0.427 r  VGA_CONTROL/VGA_INITIALS/VGA_DRIVER/R_reg_i_7/O[2]
                         net (fo=7, routed)           0.996     1.423    VGA_CONTROL/VGA_INITIALS/VGA_DRIVER/R_reg_i_7_n_16
    SLICE_X37Y79         LUT6 (Prop_lut6_I0_O)        0.302     1.725 r  VGA_CONTROL/VGA_INITIALS/VGA_DRIVER/R_i_13/O
                         net (fo=1, routed)           0.879     2.604    VGA_CONTROL/VGA_INITIALS/VGA_DRIVER/R_i_13_n_11
    SLICE_X37Y79         LUT6 (Prop_lut6_I1_O)        0.124     2.728 r  VGA_CONTROL/VGA_INITIALS/VGA_DRIVER/R_i_4/O
                         net (fo=1, routed)           0.808     3.536    VGA_CONTROL/VGA_INITIALS/VGA_DRIVER/R_i_4_n_11
    SLICE_X37Y81         LUT6 (Prop_lut6_I2_O)        0.124     3.660 r  VGA_CONTROL/VGA_INITIALS/VGA_DRIVER/R_i_1/O
                         net (fo=1, routed)           0.000     3.660    VGA_CONTROL/VGA_INITIALS/INIT_in/R_reg_1
    SLICE_X37Y81         FDRE                                         r  VGA_CONTROL/VGA_INITIALS/INIT_in/R_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk25_clk_wiz_0 rise edge)
                                                     39.844    39.844 r  
    E3                   IBUF                         0.000    39.844 r  clk_IBUF_inst/O
                         net (fo=45, routed)          1.181    41.025    VGA_CONTROL/VGA_INITIALS/CLK_GEN_PLL/inst/clk_in1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    33.169 r  VGA_CONTROL/VGA_INITIALS/CLK_GEN_PLL/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    34.803    VGA_CONTROL/VGA_INITIALS/CLK_GEN_PLL/inst/clk25_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    34.894 r  VGA_CONTROL/VGA_INITIALS/CLK_GEN_PLL/inst/clkout1_buf/O
                         net (fo=1, routed)           1.638    36.532    VGA_CONTROL/clk25
    SLICE_X42Y86         LUT2 (Prop_lut2_I1_O)        0.100    36.632 r  VGA_CONTROL/hc_reg[9]_i_2/O
                         net (fo=32, routed)          0.788    37.420    VGA_CONTROL/VGA_INITIALS/INIT_in/R_reg_0
    SLICE_X37Y81         FDRE                                         r  VGA_CONTROL/VGA_INITIALS/INIT_in/R_reg/C
                         clock pessimism             -0.401    37.019    
                         clock uncertainty           -0.122    36.897    
    SLICE_X37Y81         FDRE (Setup_fdre_C_D)        0.029    36.926    VGA_CONTROL/VGA_INITIALS/INIT_in/R_reg
  -------------------------------------------------------------------
                         required time                         36.926    
                         arrival time                          -3.660    
  -------------------------------------------------------------------
                         slack                                 33.266    

Slack (MET) :             33.418ns  (required time - arrival time)
  Source:                 VGA_CONTROL/VGA_INITIALS/VGA_DRIVER/hc_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk25_clk_wiz_0  {rise@0.000ns fall@19.922ns period=39.844ns})
  Destination:            VGA_CONTROL/VGA_INITIALS/INIT_key/R_reg/D
                            (rising edge-triggered cell FDRE clocked by clk25_clk_wiz_0  {rise@0.000ns fall@19.922ns period=39.844ns})
  Path Group:             clk25_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.844ns  (clk25_clk_wiz_0 rise@39.844ns - clk25_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.124ns  (logic 1.714ns (27.988%)  route 4.410ns (72.012%))
  Logic Levels:           5  (CARRY4=1 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.209ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.542ns = ( 37.302 - 39.844 ) 
    Source Clock Delay      (SCD):    -2.703ns
    Clock Pessimism Removal (CPR):    -0.370ns
  Clock Uncertainty:      0.122ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.233ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk25_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=45, routed)          1.253     1.253    VGA_CONTROL/VGA_INITIALS/CLK_GEN_PLL/inst/clk_in1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -7.338 r  VGA_CONTROL/VGA_INITIALS/CLK_GEN_PLL/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -5.625    VGA_CONTROL/VGA_INITIALS/CLK_GEN_PLL/inst/clk25_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -5.529 r  VGA_CONTROL/VGA_INITIALS/CLK_GEN_PLL/inst/clkout1_buf/O
                         net (fo=1, routed)           1.792    -3.737    VGA_CONTROL/clk25
    SLICE_X42Y86         LUT2 (Prop_lut2_I1_O)        0.124    -3.613 r  VGA_CONTROL/hc_reg[9]_i_2/O
                         net (fo=32, routed)          0.910    -2.703    VGA_CONTROL/VGA_INITIALS/VGA_DRIVER/vc_reg_reg[8]_0
    SLICE_X37Y81         FDRE                                         r  VGA_CONTROL/VGA_INITIALS/VGA_DRIVER/hc_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y81         FDRE (Prop_fdre_C_Q)         0.456    -2.247 r  VGA_CONTROL/VGA_INITIALS/VGA_DRIVER/hc_reg_reg[0]/Q
                         net (fo=90, routed)          1.053    -1.194    VGA_CONTROL/VGA_INITIALS/VGA_DRIVER/hc_reg_reg[0]_0
    SLICE_X36Y81         CARRY4 (Prop_carry4_CYINIT_O[2])
                                                      0.584    -0.610 r  VGA_CONTROL/VGA_INITIALS/VGA_DRIVER/R_reg_i_8/O[2]
                         net (fo=13, routed)          1.052     0.442    VGA_CONTROL/VGA_INITIALS/VGA_DRIVER/R_reg_i_8_n_16
    SLICE_X38Y81         LUT6 (Prop_lut6_I0_O)        0.302     0.744 r  VGA_CONTROL/VGA_INITIALS/VGA_DRIVER/R_i_24__0__0/O
                         net (fo=1, routed)           0.689     1.433    VGA_CONTROL/VGA_INITIALS/VGA_DRIVER/R_i_24__0__0_n_11
    SLICE_X38Y81         LUT5 (Prop_lut5_I0_O)        0.124     1.557 r  VGA_CONTROL/VGA_INITIALS/VGA_DRIVER/R_i_7/O
                         net (fo=1, routed)           0.810     2.367    VGA_CONTROL/VGA_INITIALS/VGA_DRIVER/R_i_7_n_11
    SLICE_X37Y81         LUT5 (Prop_lut5_I4_O)        0.124     2.491 r  VGA_CONTROL/VGA_INITIALS/VGA_DRIVER/R_i_2__0/O
                         net (fo=1, routed)           0.806     3.297    VGA_CONTROL/VGA_INITIALS/VGA_DRIVER/R_i_2__0_n_11
    SLICE_X37Y82         LUT6 (Prop_lut6_I0_O)        0.124     3.421 r  VGA_CONTROL/VGA_INITIALS/VGA_DRIVER/R_i_1__0/O
                         net (fo=1, routed)           0.000     3.421    VGA_CONTROL/VGA_INITIALS/INIT_key/R_reg_0
    SLICE_X37Y82         FDRE                                         r  VGA_CONTROL/VGA_INITIALS/INIT_key/R_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk25_clk_wiz_0 rise edge)
                                                     39.844    39.844 r  
    E3                   IBUF                         0.000    39.844 r  clk_IBUF_inst/O
                         net (fo=45, routed)          1.181    41.025    VGA_CONTROL/VGA_INITIALS/CLK_GEN_PLL/inst/clk_in1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    33.169 r  VGA_CONTROL/VGA_INITIALS/CLK_GEN_PLL/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    34.803    VGA_CONTROL/VGA_INITIALS/CLK_GEN_PLL/inst/clk25_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    34.894 r  VGA_CONTROL/VGA_INITIALS/CLK_GEN_PLL/inst/clkout1_buf/O
                         net (fo=1, routed)           1.638    36.532    VGA_CONTROL/clk25
    SLICE_X42Y86         LUT2 (Prop_lut2_I1_O)        0.100    36.632 r  VGA_CONTROL/hc_reg[9]_i_2/O
                         net (fo=32, routed)          0.670    37.302    VGA_CONTROL/VGA_INITIALS/INIT_key/red_reg[2]_0
    SLICE_X37Y82         FDRE                                         r  VGA_CONTROL/VGA_INITIALS/INIT_key/R_reg/C
                         clock pessimism             -0.370    36.932    
                         clock uncertainty           -0.122    36.810    
    SLICE_X37Y82         FDRE (Setup_fdre_C_D)        0.029    36.839    VGA_CONTROL/VGA_INITIALS/INIT_key/R_reg
  -------------------------------------------------------------------
                         required time                         36.839    
                         arrival time                          -3.421    
  -------------------------------------------------------------------
                         slack                                 33.418    

Slack (MET) :             34.924ns  (required time - arrival time)
  Source:                 VGA_CONTROL/VGA_INITIALS/VGA_DRIVER/vc_reg_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk25_clk_wiz_0  {rise@0.000ns fall@19.922ns period=39.844ns})
  Destination:            VGA_CONTROL/VGA_INITIALS/INIT_key/spriteon_reg/D
                            (rising edge-triggered cell FDRE clocked by clk25_clk_wiz_0  {rise@0.000ns fall@19.922ns period=39.844ns})
  Path Group:             clk25_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.844ns  (clk25_clk_wiz_0 rise@39.844ns - clk25_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.838ns  (logic 1.774ns (36.671%)  route 3.064ns (63.329%))
  Logic Levels:           4  (CARRY4=2 LUT2=1 LUT4=1)
  Clock Path Skew:        0.009ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.446ns = ( 37.397 - 39.844 ) 
    Source Clock Delay      (SCD):    -2.856ns
    Clock Pessimism Removal (CPR):    -0.401ns
  Clock Uncertainty:      0.122ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.233ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk25_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=45, routed)          1.253     1.253    VGA_CONTROL/VGA_INITIALS/CLK_GEN_PLL/inst/clk_in1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -7.338 r  VGA_CONTROL/VGA_INITIALS/CLK_GEN_PLL/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -5.625    VGA_CONTROL/VGA_INITIALS/CLK_GEN_PLL/inst/clk25_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -5.529 r  VGA_CONTROL/VGA_INITIALS/CLK_GEN_PLL/inst/clkout1_buf/O
                         net (fo=1, routed)           1.792    -3.737    VGA_CONTROL/clk25
    SLICE_X42Y86         LUT2 (Prop_lut2_I1_O)        0.124    -3.613 r  VGA_CONTROL/hc_reg[9]_i_2/O
                         net (fo=32, routed)          0.757    -2.856    VGA_CONTROL/VGA_INITIALS/VGA_DRIVER/vc_reg_reg[8]_0
    SLICE_X35Y81         FDRE                                         r  VGA_CONTROL/VGA_INITIALS/VGA_DRIVER/vc_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y81         FDRE (Prop_fdre_C_Q)         0.456    -2.400 f  VGA_CONTROL/VGA_INITIALS/VGA_DRIVER/vc_reg_reg[2]/Q
                         net (fo=179, routed)         2.119    -0.281    VGA_CONTROL/VGA_INITIALS/VGA_DRIVER/vc_reg_reg[5]_0[2]
    SLICE_X29Y81         LUT2 (Prop_lut2_I1_O)        0.124    -0.157 r  VGA_CONTROL/VGA_INITIALS/VGA_DRIVER/spriteon_i_30__1/O
                         net (fo=1, routed)           0.000    -0.157    VGA_CONTROL/VGA_INITIALS/VGA_DRIVER/spriteon_i_30__1_n_11
    SLICE_X29Y81         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     0.393 r  VGA_CONTROL/VGA_INITIALS/VGA_DRIVER/spriteon_reg_i_12/CO[3]
                         net (fo=1, routed)           0.000     0.393    VGA_CONTROL/VGA_INITIALS/VGA_DRIVER/spriteon_reg_i_12_n_11
    SLICE_X29Y82         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     0.664 r  VGA_CONTROL/VGA_INITIALS/VGA_DRIVER/spriteon_reg_i_4__0/CO[0]
                         net (fo=1, routed)           0.945     1.608    VGA_CONTROL/VGA_INITIALS/VGA_DRIVER/INIT_key/geqOp
    SLICE_X33Y83         LUT4 (Prop_lut4_I2_O)        0.373     1.981 r  VGA_CONTROL/VGA_INITIALS/VGA_DRIVER/spriteon_i_1__0/O
                         net (fo=1, routed)           0.000     1.981    VGA_CONTROL/VGA_INITIALS/INIT_key/spriteon0
    SLICE_X33Y83         FDRE                                         r  VGA_CONTROL/VGA_INITIALS/INIT_key/spriteon_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk25_clk_wiz_0 rise edge)
                                                     39.844    39.844 r  
    E3                   IBUF                         0.000    39.844 r  clk_IBUF_inst/O
                         net (fo=45, routed)          1.181    41.025    VGA_CONTROL/VGA_INITIALS/CLK_GEN_PLL/inst/clk_in1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    33.169 r  VGA_CONTROL/VGA_INITIALS/CLK_GEN_PLL/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    34.803    VGA_CONTROL/VGA_INITIALS/CLK_GEN_PLL/inst/clk25_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    34.894 r  VGA_CONTROL/VGA_INITIALS/CLK_GEN_PLL/inst/clkout1_buf/O
                         net (fo=1, routed)           1.638    36.532    VGA_CONTROL/clk25
    SLICE_X42Y86         LUT2 (Prop_lut2_I1_O)        0.100    36.632 r  VGA_CONTROL/hc_reg[9]_i_2/O
                         net (fo=32, routed)          0.765    37.397    VGA_CONTROL/VGA_INITIALS/INIT_key/red_reg[2]_0
    SLICE_X33Y83         FDRE                                         r  VGA_CONTROL/VGA_INITIALS/INIT_key/spriteon_reg/C
                         clock pessimism             -0.401    36.996    
                         clock uncertainty           -0.122    36.875    
    SLICE_X33Y83         FDRE (Setup_fdre_C_D)        0.031    36.906    VGA_CONTROL/VGA_INITIALS/INIT_key/spriteon_reg
  -------------------------------------------------------------------
                         required time                         36.906    
                         arrival time                          -1.981    
  -------------------------------------------------------------------
                         slack                                 34.924    

Slack (MET) :             35.191ns  (required time - arrival time)
  Source:                 VGA_CONTROL/VGA_INITIALS/VGA_DRIVER/vc_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk25_clk_wiz_0  {rise@0.000ns fall@19.922ns period=39.844ns})
  Destination:            VGA_CONTROL/VGA_INITIALS/INIT_out/spriteon_reg/D
                            (rising edge-triggered cell FDRE clocked by clk25_clk_wiz_0  {rise@0.000ns fall@19.922ns period=39.844ns})
  Path Group:             clk25_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.844ns  (clk25_clk_wiz_0 rise@39.844ns - clk25_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.566ns  (logic 1.756ns (38.455%)  route 2.810ns (61.545%))
  Logic Levels:           4  (CARRY4=2 LUT2=1 LUT4=1)
  Clock Path Skew:        0.003ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.446ns = ( 37.397 - 39.844 ) 
    Source Clock Delay      (SCD):    -2.850ns
    Clock Pessimism Removal (CPR):    -0.401ns
  Clock Uncertainty:      0.122ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.233ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk25_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=45, routed)          1.253     1.253    VGA_CONTROL/VGA_INITIALS/CLK_GEN_PLL/inst/clk_in1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -7.338 r  VGA_CONTROL/VGA_INITIALS/CLK_GEN_PLL/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -5.625    VGA_CONTROL/VGA_INITIALS/CLK_GEN_PLL/inst/clk25_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -5.529 r  VGA_CONTROL/VGA_INITIALS/CLK_GEN_PLL/inst/clkout1_buf/O
                         net (fo=1, routed)           1.792    -3.737    VGA_CONTROL/clk25
    SLICE_X42Y86         LUT2 (Prop_lut2_I1_O)        0.124    -3.613 r  VGA_CONTROL/hc_reg[9]_i_2/O
                         net (fo=32, routed)          0.763    -2.850    VGA_CONTROL/VGA_INITIALS/VGA_DRIVER/vc_reg_reg[8]_0
    SLICE_X36Y80         FDRE                                         r  VGA_CONTROL/VGA_INITIALS/VGA_DRIVER/vc_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y80         FDRE (Prop_fdre_C_Q)         0.456    -2.394 f  VGA_CONTROL/VGA_INITIALS/VGA_DRIVER/vc_reg_reg[0]/Q
                         net (fo=191, routed)         2.017    -0.378    VGA_CONTROL/VGA_INITIALS/VGA_DRIVER/vc_reg_reg[5]_0[0]
    SLICE_X29Y83         LUT2 (Prop_lut2_I0_O)        0.124    -0.254 r  VGA_CONTROL/VGA_INITIALS/VGA_DRIVER/spriteon_i_33__0/O
                         net (fo=1, routed)           0.000    -0.254    VGA_CONTROL/VGA_INITIALS/VGA_DRIVER/spriteon_i_33__0_n_11
    SLICE_X29Y83         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     0.278 r  VGA_CONTROL/VGA_INITIALS/VGA_DRIVER/spriteon_reg_i_13__0/CO[3]
                         net (fo=1, routed)           0.000     0.278    VGA_CONTROL/VGA_INITIALS/VGA_DRIVER/spriteon_reg_i_13__0_n_11
    SLICE_X29Y84         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     0.549 r  VGA_CONTROL/VGA_INITIALS/VGA_DRIVER/spriteon_reg_i_4__1/CO[0]
                         net (fo=1, routed)           0.794     1.343    VGA_CONTROL/VGA_INITIALS/VGA_DRIVER/INIT_out/geqOp
    SLICE_X33Y83         LUT4 (Prop_lut4_I2_O)        0.373     1.716 r  VGA_CONTROL/VGA_INITIALS/VGA_DRIVER/spriteon_i_1__1/O
                         net (fo=1, routed)           0.000     1.716    VGA_CONTROL/VGA_INITIALS/INIT_out/spriteon0
    SLICE_X33Y83         FDRE                                         r  VGA_CONTROL/VGA_INITIALS/INIT_out/spriteon_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk25_clk_wiz_0 rise edge)
                                                     39.844    39.844 r  
    E3                   IBUF                         0.000    39.844 r  clk_IBUF_inst/O
                         net (fo=45, routed)          1.181    41.025    VGA_CONTROL/VGA_INITIALS/CLK_GEN_PLL/inst/clk_in1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    33.169 r  VGA_CONTROL/VGA_INITIALS/CLK_GEN_PLL/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    34.803    VGA_CONTROL/VGA_INITIALS/CLK_GEN_PLL/inst/clk25_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    34.894 r  VGA_CONTROL/VGA_INITIALS/CLK_GEN_PLL/inst/clkout1_buf/O
                         net (fo=1, routed)           1.638    36.532    VGA_CONTROL/clk25
    SLICE_X42Y86         LUT2 (Prop_lut2_I1_O)        0.100    36.632 r  VGA_CONTROL/hc_reg[9]_i_2/O
                         net (fo=32, routed)          0.765    37.397    VGA_CONTROL/VGA_INITIALS/INIT_out/R_reg_0
    SLICE_X33Y83         FDRE                                         r  VGA_CONTROL/VGA_INITIALS/INIT_out/spriteon_reg/C
                         clock pessimism             -0.401    36.996    
                         clock uncertainty           -0.122    36.875    
    SLICE_X33Y83         FDRE (Setup_fdre_C_D)        0.032    36.907    VGA_CONTROL/VGA_INITIALS/INIT_out/spriteon_reg
  -------------------------------------------------------------------
                         required time                         36.907    
                         arrival time                          -1.716    
  -------------------------------------------------------------------
                         slack                                 35.191    

Slack (MET) :             35.439ns  (required time - arrival time)
  Source:                 VGA_CONTROL/VGA_INITIALS/VGA_DRIVER/hc_reg_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk25_clk_wiz_0  {rise@0.000ns fall@19.922ns period=39.844ns})
  Destination:            VGA_CONTROL/VGA_INITIALS/INIT_in/spriteon_reg/D
                            (rising edge-triggered cell FDRE clocked by clk25_clk_wiz_0  {rise@0.000ns fall@19.922ns period=39.844ns})
  Path Group:             clk25_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.844ns  (clk25_clk_wiz_0 rise@39.844ns - clk25_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.391ns  (logic 1.950ns (44.409%)  route 2.441ns (55.591%))
  Logic Levels:           5  (CARRY4=3 LUT1=1 LUT4=1)
  Clock Path Skew:        0.077ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.412ns = ( 37.432 - 39.844 ) 
    Source Clock Delay      (SCD):    -2.889ns
    Clock Pessimism Removal (CPR):    -0.401ns
  Clock Uncertainty:      0.122ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.233ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk25_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=45, routed)          1.253     1.253    VGA_CONTROL/VGA_INITIALS/CLK_GEN_PLL/inst/clk_in1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -7.338 r  VGA_CONTROL/VGA_INITIALS/CLK_GEN_PLL/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -5.625    VGA_CONTROL/VGA_INITIALS/CLK_GEN_PLL/inst/clk25_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -5.529 r  VGA_CONTROL/VGA_INITIALS/CLK_GEN_PLL/inst/clkout1_buf/O
                         net (fo=1, routed)           1.792    -3.737    VGA_CONTROL/clk25
    SLICE_X42Y86         LUT2 (Prop_lut2_I1_O)        0.124    -3.613 r  VGA_CONTROL/hc_reg[9]_i_2/O
                         net (fo=32, routed)          0.723    -2.889    VGA_CONTROL/VGA_INITIALS/VGA_DRIVER/vc_reg_reg[8]_0
    SLICE_X34Y84         FDRE                                         r  VGA_CONTROL/VGA_INITIALS/VGA_DRIVER/hc_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y84         FDRE (Prop_fdre_C_Q)         0.518    -2.371 f  VGA_CONTROL/VGA_INITIALS/VGA_DRIVER/hc_reg_reg[2]/Q
                         net (fo=23, routed)          1.648    -0.723    VGA_CONTROL/VGA_INITIALS/VGA_DRIVER/hc[0]
    SLICE_X31Y78         LUT1 (Prop_lut1_I0_O)        0.124    -0.599 r  VGA_CONTROL/VGA_INITIALS/VGA_DRIVER/spriteon_i_38/O
                         net (fo=1, routed)           0.000    -0.599    VGA_CONTROL/VGA_INITIALS/VGA_DRIVER/spriteon_i_38_n_11
    SLICE_X31Y78         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    -0.049 r  VGA_CONTROL/VGA_INITIALS/VGA_DRIVER/spriteon_reg_i_33/CO[3]
                         net (fo=1, routed)           0.000    -0.049    VGA_CONTROL/VGA_INITIALS/VGA_DRIVER/spriteon_reg_i_33_n_11
    SLICE_X31Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     0.065 r  VGA_CONTROL/VGA_INITIALS/VGA_DRIVER/spriteon_reg_i_15/CO[3]
                         net (fo=1, routed)           0.000     0.065    VGA_CONTROL/VGA_INITIALS/VGA_DRIVER/spriteon_reg_i_15_n_11
    SLICE_X31Y80         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     0.336 f  VGA_CONTROL/VGA_INITIALS/VGA_DRIVER/spriteon_reg_i_5/CO[0]
                         net (fo=1, routed)           0.793     1.129    VGA_CONTROL/VGA_INITIALS/VGA_DRIVER/spriteon_reg_i_5_n_14
    SLICE_X33Y80         LUT4 (Prop_lut4_I3_O)        0.373     1.502 r  VGA_CONTROL/VGA_INITIALS/VGA_DRIVER/spriteon_i_1/O
                         net (fo=1, routed)           0.000     1.502    VGA_CONTROL/VGA_INITIALS/INIT_in/spriteon0
    SLICE_X33Y80         FDRE                                         r  VGA_CONTROL/VGA_INITIALS/INIT_in/spriteon_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk25_clk_wiz_0 rise edge)
                                                     39.844    39.844 r  
    E3                   IBUF                         0.000    39.844 r  clk_IBUF_inst/O
                         net (fo=45, routed)          1.181    41.025    VGA_CONTROL/VGA_INITIALS/CLK_GEN_PLL/inst/clk_in1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    33.169 r  VGA_CONTROL/VGA_INITIALS/CLK_GEN_PLL/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    34.803    VGA_CONTROL/VGA_INITIALS/CLK_GEN_PLL/inst/clk25_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    34.894 r  VGA_CONTROL/VGA_INITIALS/CLK_GEN_PLL/inst/clkout1_buf/O
                         net (fo=1, routed)           1.638    36.532    VGA_CONTROL/clk25
    SLICE_X42Y86         LUT2 (Prop_lut2_I1_O)        0.100    36.632 r  VGA_CONTROL/hc_reg[9]_i_2/O
                         net (fo=32, routed)          0.800    37.432    VGA_CONTROL/VGA_INITIALS/INIT_in/R_reg_0
    SLICE_X33Y80         FDRE                                         r  VGA_CONTROL/VGA_INITIALS/INIT_in/spriteon_reg/C
                         clock pessimism             -0.401    37.031    
                         clock uncertainty           -0.122    36.909    
    SLICE_X33Y80         FDRE (Setup_fdre_C_D)        0.031    36.940    VGA_CONTROL/VGA_INITIALS/INIT_in/spriteon_reg
  -------------------------------------------------------------------
                         required time                         36.940    
                         arrival time                          -1.502    
  -------------------------------------------------------------------
                         slack                                 35.439    

Slack (MET) :             35.445ns  (required time - arrival time)
  Source:                 VGA_CONTROL/VGA_INITIALS/VGA_DRIVER/vc_reg_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk25_clk_wiz_0  {rise@0.000ns fall@19.922ns period=39.844ns})
  Destination:            VGA_CONTROL/VGA_INITIALS/VGA_DRIVER/vc_reg_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk25_clk_wiz_0  {rise@0.000ns fall@19.922ns period=39.844ns})
  Path Group:             clk25_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.844ns  (clk25_clk_wiz_0 rise@39.844ns - clk25_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.201ns  (logic 0.954ns (22.708%)  route 3.247ns (77.292%))
  Logic Levels:           2  (LUT3=1 LUT5=1)
  Clock Path Skew:        0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.426ns = ( 37.418 - 39.844 ) 
    Source Clock Delay      (SCD):    -2.856ns
    Clock Pessimism Removal (CPR):    -0.401ns
  Clock Uncertainty:      0.122ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.233ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk25_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=45, routed)          1.253     1.253    VGA_CONTROL/VGA_INITIALS/CLK_GEN_PLL/inst/clk_in1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -7.338 r  VGA_CONTROL/VGA_INITIALS/CLK_GEN_PLL/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -5.625    VGA_CONTROL/VGA_INITIALS/CLK_GEN_PLL/inst/clk25_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -5.529 r  VGA_CONTROL/VGA_INITIALS/CLK_GEN_PLL/inst/clkout1_buf/O
                         net (fo=1, routed)           1.792    -3.737    VGA_CONTROL/clk25
    SLICE_X42Y86         LUT2 (Prop_lut2_I1_O)        0.124    -3.613 r  VGA_CONTROL/hc_reg[9]_i_2/O
                         net (fo=32, routed)          0.757    -2.856    VGA_CONTROL/VGA_INITIALS/VGA_DRIVER/vc_reg_reg[8]_0
    SLICE_X35Y81         FDRE                                         r  VGA_CONTROL/VGA_INITIALS/VGA_DRIVER/vc_reg_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y81         FDRE (Prop_fdre_C_Q)         0.456    -2.400 f  VGA_CONTROL/VGA_INITIALS/VGA_DRIVER/vc_reg_reg[4]/Q
                         net (fo=16, routed)          1.594    -0.806    VGA_CONTROL/VGA_INITIALS/VGA_DRIVER/vc_reg_reg[5]_0[4]
    SLICE_X34Y81         LUT5 (Prop_lut5_I4_O)        0.150    -0.656 r  VGA_CONTROL/VGA_INITIALS/VGA_DRIVER/vc_reg[8]_i_2/O
                         net (fo=4, routed)           0.839     0.183    VGA_CONTROL/VGA_INITIALS/VGA_DRIVER/vc_reg[8]_i_2_n_11
    SLICE_X34Y82         LUT3 (Prop_lut3_I1_O)        0.348     0.531 r  VGA_CONTROL/VGA_INITIALS/VGA_DRIVER/vc_reg[6]_i_1/O
                         net (fo=1, routed)           0.814     1.345    VGA_CONTROL/VGA_INITIALS/VGA_DRIVER/p_0_in__1[6]
    SLICE_X33Y81         FDRE                                         r  VGA_CONTROL/VGA_INITIALS/VGA_DRIVER/vc_reg_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk25_clk_wiz_0 rise edge)
                                                     39.844    39.844 r  
    E3                   IBUF                         0.000    39.844 r  clk_IBUF_inst/O
                         net (fo=45, routed)          1.181    41.025    VGA_CONTROL/VGA_INITIALS/CLK_GEN_PLL/inst/clk_in1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    33.169 r  VGA_CONTROL/VGA_INITIALS/CLK_GEN_PLL/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    34.803    VGA_CONTROL/VGA_INITIALS/CLK_GEN_PLL/inst/clk25_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    34.894 r  VGA_CONTROL/VGA_INITIALS/CLK_GEN_PLL/inst/clkout1_buf/O
                         net (fo=1, routed)           1.638    36.532    VGA_CONTROL/clk25
    SLICE_X42Y86         LUT2 (Prop_lut2_I1_O)        0.100    36.632 r  VGA_CONTROL/hc_reg[9]_i_2/O
                         net (fo=32, routed)          0.786    37.418    VGA_CONTROL/VGA_INITIALS/VGA_DRIVER/vc_reg_reg[8]_0
    SLICE_X33Y81         FDRE                                         r  VGA_CONTROL/VGA_INITIALS/VGA_DRIVER/vc_reg_reg[6]/C
                         clock pessimism             -0.401    37.017    
                         clock uncertainty           -0.122    36.895    
    SLICE_X33Y81         FDRE (Setup_fdre_C_D)       -0.105    36.790    VGA_CONTROL/VGA_INITIALS/VGA_DRIVER/vc_reg_reg[6]
  -------------------------------------------------------------------
                         required time                         36.790    
                         arrival time                          -1.345    
  -------------------------------------------------------------------
                         slack                                 35.445    

Slack (MET) :             35.516ns  (required time - arrival time)
  Source:                 VGA_CONTROL/VGA_INITIALS/VGA_DRIVER/hc_reg_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk25_clk_wiz_0  {rise@0.000ns fall@19.922ns period=39.844ns})
  Destination:            VGA_CONTROL/VGA_INITIALS/VGA_DRIVER/vidon_reg/D
                            (rising edge-triggered cell FDRE clocked by clk25_clk_wiz_0  {rise@0.000ns fall@19.922ns period=39.844ns})
  Path Group:             clk25_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.844ns  (clk25_clk_wiz_0 rise@39.844ns - clk25_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.041ns  (logic 1.257ns (31.109%)  route 2.784ns (68.891%))
  Logic Levels:           3  (LUT2=1 LUT6=2)
  Clock Path Skew:        -0.244ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.541ns = ( 37.302 - 39.844 ) 
    Source Clock Delay      (SCD):    -2.698ns
    Clock Pessimism Removal (CPR):    -0.401ns
  Clock Uncertainty:      0.122ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.233ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk25_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=45, routed)          1.253     1.253    VGA_CONTROL/VGA_INITIALS/CLK_GEN_PLL/inst/clk_in1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -7.338 r  VGA_CONTROL/VGA_INITIALS/CLK_GEN_PLL/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -5.625    VGA_CONTROL/VGA_INITIALS/CLK_GEN_PLL/inst/clk25_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -5.529 r  VGA_CONTROL/VGA_INITIALS/CLK_GEN_PLL/inst/clkout1_buf/O
                         net (fo=1, routed)           1.792    -3.737    VGA_CONTROL/clk25
    SLICE_X42Y86         LUT2 (Prop_lut2_I1_O)        0.124    -3.613 r  VGA_CONTROL/hc_reg[9]_i_2/O
                         net (fo=32, routed)          0.915    -2.698    VGA_CONTROL/VGA_INITIALS/VGA_DRIVER/vc_reg_reg[8]_0
    SLICE_X34Y80         FDRE                                         r  VGA_CONTROL/VGA_INITIALS/VGA_DRIVER/hc_reg_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y80         FDRE (Prop_fdre_C_Q)         0.478    -2.220 r  VGA_CONTROL/VGA_INITIALS/VGA_DRIVER/hc_reg_reg[7]/Q
                         net (fo=22, routed)          1.059    -1.161    VGA_CONTROL/VGA_INITIALS/VGA_DRIVER/hc[5]
    SLICE_X34Y82         LUT2 (Prop_lut2_I1_O)        0.327    -0.834 r  VGA_CONTROL/VGA_INITIALS/VGA_DRIVER/vidon_i_5/O
                         net (fo=1, routed)           0.857     0.023    VGA_CONTROL/VGA_INITIALS/VGA_DRIVER/vidon_i_5_n_11
    SLICE_X35Y82         LUT6 (Prop_lut6_I5_O)        0.328     0.351 r  VGA_CONTROL/VGA_INITIALS/VGA_DRIVER/vidon_i_2/O
                         net (fo=1, routed)           0.867     1.219    VGA_CONTROL/VGA_INITIALS/VGA_DRIVER/vidon_i_2_n_11
    SLICE_X34Y82         LUT6 (Prop_lut6_I0_O)        0.124     1.343 r  VGA_CONTROL/VGA_INITIALS/VGA_DRIVER/vidon_i_1/O
                         net (fo=1, routed)           0.000     1.343    VGA_CONTROL/VGA_INITIALS/VGA_DRIVER/vidon_i_1_n_11
    SLICE_X34Y82         FDRE                                         r  VGA_CONTROL/VGA_INITIALS/VGA_DRIVER/vidon_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk25_clk_wiz_0 rise edge)
                                                     39.844    39.844 r  
    E3                   IBUF                         0.000    39.844 r  clk_IBUF_inst/O
                         net (fo=45, routed)          1.181    41.025    VGA_CONTROL/VGA_INITIALS/CLK_GEN_PLL/inst/clk_in1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    33.169 r  VGA_CONTROL/VGA_INITIALS/CLK_GEN_PLL/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    34.803    VGA_CONTROL/VGA_INITIALS/CLK_GEN_PLL/inst/clk25_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    34.894 r  VGA_CONTROL/VGA_INITIALS/CLK_GEN_PLL/inst/clkout1_buf/O
                         net (fo=1, routed)           1.638    36.532    VGA_CONTROL/clk25
    SLICE_X42Y86         LUT2 (Prop_lut2_I1_O)        0.100    36.632 r  VGA_CONTROL/hc_reg[9]_i_2/O
                         net (fo=32, routed)          0.670    37.302    VGA_CONTROL/VGA_INITIALS/VGA_DRIVER/vc_reg_reg[8]_0
    SLICE_X34Y82         FDRE                                         r  VGA_CONTROL/VGA_INITIALS/VGA_DRIVER/vidon_reg/C
                         clock pessimism             -0.401    36.901    
                         clock uncertainty           -0.122    36.780    
    SLICE_X34Y82         FDRE (Setup_fdre_C_D)        0.079    36.859    VGA_CONTROL/VGA_INITIALS/VGA_DRIVER/vidon_reg
  -------------------------------------------------------------------
                         required time                         36.859    
                         arrival time                          -1.343    
  -------------------------------------------------------------------
                         slack                                 35.516    

Slack (MET) :             36.243ns  (required time - arrival time)
  Source:                 VGA_CONTROL/VGA_INITIALS/VGA_DRIVER/vc_reg_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk25_clk_wiz_0  {rise@0.000ns fall@19.922ns period=39.844ns})
  Destination:            VGA_CONTROL/VGA_INITIALS/VGA_DRIVER/vsync_reg/D
                            (rising edge-triggered cell FDRE clocked by clk25_clk_wiz_0  {rise@0.000ns fall@19.922ns period=39.844ns})
  Path Group:             clk25_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.844ns  (clk25_clk_wiz_0 rise@39.844ns - clk25_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.283ns  (logic 0.956ns (29.120%)  route 2.327ns (70.880%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.273ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.580ns = ( 37.264 - 39.844 ) 
    Source Clock Delay      (SCD):    -2.708ns
    Clock Pessimism Removal (CPR):    -0.401ns
  Clock Uncertainty:      0.122ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.233ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk25_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=45, routed)          1.253     1.253    VGA_CONTROL/VGA_INITIALS/CLK_GEN_PLL/inst/clk_in1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -7.338 r  VGA_CONTROL/VGA_INITIALS/CLK_GEN_PLL/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -5.625    VGA_CONTROL/VGA_INITIALS/CLK_GEN_PLL/inst/clk25_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -5.529 r  VGA_CONTROL/VGA_INITIALS/CLK_GEN_PLL/inst/clkout1_buf/O
                         net (fo=1, routed)           1.792    -3.737    VGA_CONTROL/clk25
    SLICE_X42Y86         LUT2 (Prop_lut2_I1_O)        0.124    -3.613 r  VGA_CONTROL/hc_reg[9]_i_2/O
                         net (fo=32, routed)          0.905    -2.708    VGA_CONTROL/VGA_INITIALS/VGA_DRIVER/vc_reg_reg[8]_0
    SLICE_X33Y81         FDRE                                         r  VGA_CONTROL/VGA_INITIALS/VGA_DRIVER/vc_reg_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y81         FDRE (Prop_fdre_C_Q)         0.456    -2.252 r  VGA_CONTROL/VGA_INITIALS/VGA_DRIVER/vc_reg_reg[6]/Q
                         net (fo=15, routed)          1.730    -0.522    VGA_CONTROL/VGA_INITIALS/VGA_DRIVER/vc[6]
    SLICE_X34Y82         LUT3 (Prop_lut3_I2_O)        0.152    -0.370 r  VGA_CONTROL/VGA_INITIALS/VGA_DRIVER/vsync_i_2/O
                         net (fo=1, routed)           0.597     0.227    VGA_CONTROL/VGA_INITIALS/VGA_DRIVER/vsync_i_2_n_11
    SLICE_X34Y83         LUT6 (Prop_lut6_I1_O)        0.348     0.575 r  VGA_CONTROL/VGA_INITIALS/VGA_DRIVER/vsync_i_1/O
                         net (fo=1, routed)           0.000     0.575    VGA_CONTROL/VGA_INITIALS/VGA_DRIVER/vsync_i_1_n_11
    SLICE_X34Y83         FDRE                                         r  VGA_CONTROL/VGA_INITIALS/VGA_DRIVER/vsync_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk25_clk_wiz_0 rise edge)
                                                     39.844    39.844 r  
    E3                   IBUF                         0.000    39.844 r  clk_IBUF_inst/O
                         net (fo=45, routed)          1.181    41.025    VGA_CONTROL/VGA_INITIALS/CLK_GEN_PLL/inst/clk_in1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    33.169 r  VGA_CONTROL/VGA_INITIALS/CLK_GEN_PLL/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    34.803    VGA_CONTROL/VGA_INITIALS/CLK_GEN_PLL/inst/clk25_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    34.894 r  VGA_CONTROL/VGA_INITIALS/CLK_GEN_PLL/inst/clkout1_buf/O
                         net (fo=1, routed)           1.638    36.532    VGA_CONTROL/clk25
    SLICE_X42Y86         LUT2 (Prop_lut2_I1_O)        0.100    36.632 r  VGA_CONTROL/hc_reg[9]_i_2/O
                         net (fo=32, routed)          0.632    37.264    VGA_CONTROL/VGA_INITIALS/VGA_DRIVER/vc_reg_reg[8]_0
    SLICE_X34Y83         FDRE                                         r  VGA_CONTROL/VGA_INITIALS/VGA_DRIVER/vsync_reg/C
                         clock pessimism             -0.401    36.863    
                         clock uncertainty           -0.122    36.741    
    SLICE_X34Y83         FDRE (Setup_fdre_C_D)        0.077    36.818    VGA_CONTROL/VGA_INITIALS/VGA_DRIVER/vsync_reg
  -------------------------------------------------------------------
                         required time                         36.818    
                         arrival time                          -0.575    
  -------------------------------------------------------------------
                         slack                                 36.243    

Slack (MET) :             36.739ns  (required time - arrival time)
  Source:                 VGA_CONTROL/VGA_INITIALS/VGA_DRIVER/hc_reg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk25_clk_wiz_0  {rise@0.000ns fall@19.922ns period=39.844ns})
  Destination:            VGA_CONTROL/VGA_INITIALS/VGA_DRIVER/hc_reg_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk25_clk_wiz_0  {rise@0.000ns fall@19.922ns period=39.844ns})
  Path Group:             clk25_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.844ns  (clk25_clk_wiz_0 rise@39.844ns - clk25_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.951ns  (logic 1.070ns (36.253%)  route 1.881ns (63.747%))
  Logic Levels:           2  (LUT3=1 LUT5=1)
  Clock Path Skew:        -0.113ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.415ns = ( 37.429 - 39.844 ) 
    Source Clock Delay      (SCD):    -2.703ns
    Clock Pessimism Removal (CPR):    -0.401ns
  Clock Uncertainty:      0.122ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.233ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk25_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=45, routed)          1.253     1.253    VGA_CONTROL/VGA_INITIALS/CLK_GEN_PLL/inst/clk_in1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -7.338 r  VGA_CONTROL/VGA_INITIALS/CLK_GEN_PLL/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -5.625    VGA_CONTROL/VGA_INITIALS/CLK_GEN_PLL/inst/clk25_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -5.529 r  VGA_CONTROL/VGA_INITIALS/CLK_GEN_PLL/inst/clkout1_buf/O
                         net (fo=1, routed)           1.792    -3.737    VGA_CONTROL/clk25
    SLICE_X42Y86         LUT2 (Prop_lut2_I1_O)        0.124    -3.613 r  VGA_CONTROL/hc_reg[9]_i_2/O
                         net (fo=32, routed)          0.910    -2.703    VGA_CONTROL/VGA_INITIALS/VGA_DRIVER/vc_reg_reg[8]_0
    SLICE_X37Y81         FDRE                                         r  VGA_CONTROL/VGA_INITIALS/VGA_DRIVER/hc_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y81         FDRE (Prop_fdre_C_Q)         0.419    -2.284 f  VGA_CONTROL/VGA_INITIALS/VGA_DRIVER/hc_reg_reg[1]/Q
                         net (fo=21, routed)          1.051    -1.233    VGA_CONTROL/VGA_INITIALS/VGA_DRIVER/hc_0[1]
    SLICE_X33Y80         LUT5 (Prop_lut5_I1_O)        0.325    -0.908 r  VGA_CONTROL/VGA_INITIALS/VGA_DRIVER/hc_reg[9]_i_3/O
                         net (fo=6, routed)           0.830    -0.078    VGA_CONTROL/VGA_INITIALS/VGA_DRIVER/hc_reg[9]_i_3_n_11
    SLICE_X34Y80         LUT3 (Prop_lut3_I1_O)        0.326     0.248 r  VGA_CONTROL/VGA_INITIALS/VGA_DRIVER/hc_reg[6]_i_1/O
                         net (fo=1, routed)           0.000     0.248    VGA_CONTROL/VGA_INITIALS/VGA_DRIVER/p_0_in__0[6]
    SLICE_X34Y80         FDRE                                         r  VGA_CONTROL/VGA_INITIALS/VGA_DRIVER/hc_reg_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk25_clk_wiz_0 rise edge)
                                                     39.844    39.844 r  
    E3                   IBUF                         0.000    39.844 r  clk_IBUF_inst/O
                         net (fo=45, routed)          1.181    41.025    VGA_CONTROL/VGA_INITIALS/CLK_GEN_PLL/inst/clk_in1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    33.169 r  VGA_CONTROL/VGA_INITIALS/CLK_GEN_PLL/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    34.803    VGA_CONTROL/VGA_INITIALS/CLK_GEN_PLL/inst/clk25_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    34.894 r  VGA_CONTROL/VGA_INITIALS/CLK_GEN_PLL/inst/clkout1_buf/O
                         net (fo=1, routed)           1.638    36.532    VGA_CONTROL/clk25
    SLICE_X42Y86         LUT2 (Prop_lut2_I1_O)        0.100    36.632 r  VGA_CONTROL/hc_reg[9]_i_2/O
                         net (fo=32, routed)          0.797    37.429    VGA_CONTROL/VGA_INITIALS/VGA_DRIVER/vc_reg_reg[8]_0
    SLICE_X34Y80         FDRE                                         r  VGA_CONTROL/VGA_INITIALS/VGA_DRIVER/hc_reg_reg[6]/C
                         clock pessimism             -0.401    37.028    
                         clock uncertainty           -0.122    36.906    
    SLICE_X34Y80         FDRE (Setup_fdre_C_D)        0.081    36.987    VGA_CONTROL/VGA_INITIALS/VGA_DRIVER/hc_reg_reg[6]
  -------------------------------------------------------------------
                         required time                         36.987    
                         arrival time                          -0.248    
  -------------------------------------------------------------------
                         slack                                 36.739    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.190ns  (arrival time - required time)
  Source:                 VGA_CONTROL/VGA_INITIALS/INIT_key/spriteon_reg/C
                            (rising edge-triggered cell FDRE clocked by clk25_clk_wiz_0  {rise@0.000ns fall@19.922ns period=39.844ns})
  Destination:            VGA_CONTROL/VGA_INITIALS/INIT_key/red_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk25_clk_wiz_0  {rise@0.000ns fall@19.922ns period=39.844ns})
  Path Group:             clk25_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk25_clk_wiz_0 rise@0.000ns - clk25_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.307ns  (logic 0.186ns (60.491%)  route 0.121ns (39.509%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.027ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.221ns
    Source Clock Delay      (SCD):    -0.310ns
    Clock Pessimism Removal (CPR):    0.062ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk25_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=45, routed)          0.440     0.440    VGA_CONTROL/VGA_INITIALS/CLK_GEN_PLL/inst/clk_in1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.901 r  VGA_CONTROL/VGA_INITIALS/CLK_GEN_PLL/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.388    VGA_CONTROL/VGA_INITIALS/CLK_GEN_PLL/inst/clk25_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.362 r  VGA_CONTROL/VGA_INITIALS/CLK_GEN_PLL/inst/clkout1_buf/O
                         net (fo=1, routed)           0.622    -0.739    VGA_CONTROL/clk25
    SLICE_X42Y86         LUT2 (Prop_lut2_I1_O)        0.045    -0.694 r  VGA_CONTROL/hc_reg[9]_i_2/O
                         net (fo=32, routed)          0.384    -0.310    VGA_CONTROL/VGA_INITIALS/INIT_key/red_reg[2]_0
    SLICE_X33Y83         FDRE                                         r  VGA_CONTROL/VGA_INITIALS/INIT_key/spriteon_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y83         FDRE (Prop_fdre_C_Q)         0.141    -0.169 r  VGA_CONTROL/VGA_INITIALS/INIT_key/spriteon_reg/Q
                         net (fo=2, routed)           0.121    -0.047    VGA_CONTROL/VGA_INITIALS/INIT_key/spriteon
    SLICE_X37Y83         LUT4 (Prop_lut4_I1_O)        0.045    -0.002 r  VGA_CONTROL/VGA_INITIALS/INIT_key/red[2]_i_1__0/O
                         net (fo=1, routed)           0.000    -0.002    VGA_CONTROL/VGA_INITIALS/INIT_key/red[2]_i_1__0_n_11
    SLICE_X37Y83         FDRE                                         r  VGA_CONTROL/VGA_INITIALS/INIT_key/red_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk25_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=45, routed)          0.481     0.481    VGA_CONTROL/VGA_INITIALS/CLK_GEN_PLL/inst/clk_in1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -2.178 r  VGA_CONTROL/VGA_INITIALS/CLK_GEN_PLL/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.618    VGA_CONTROL/VGA_INITIALS/CLK_GEN_PLL/inst/clk25_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.589 r  VGA_CONTROL/VGA_INITIALS/CLK_GEN_PLL/inst/clkout1_buf/O
                         net (fo=1, routed)           0.901    -0.688    VGA_CONTROL/clk25
    SLICE_X42Y86         LUT2 (Prop_lut2_I1_O)        0.056    -0.632 r  VGA_CONTROL/hc_reg[9]_i_2/O
                         net (fo=32, routed)          0.411    -0.221    VGA_CONTROL/VGA_INITIALS/INIT_key/red_reg[2]_0
    SLICE_X37Y83         FDRE                                         r  VGA_CONTROL/VGA_INITIALS/INIT_key/red_reg[2]/C
                         clock pessimism             -0.062    -0.283    
    SLICE_X37Y83         FDRE (Hold_fdre_C_D)         0.091    -0.192    VGA_CONTROL/VGA_INITIALS/INIT_key/red_reg[2]
  -------------------------------------------------------------------
                         required time                          0.192    
                         arrival time                          -0.002    
  -------------------------------------------------------------------
                         slack                                  0.190    

Slack (MET) :             0.198ns  (arrival time - required time)
  Source:                 VGA_CONTROL/VGA_INITIALS/VGA_DRIVER/vc_reg_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk25_clk_wiz_0  {rise@0.000ns fall@19.922ns period=39.844ns})
  Destination:            VGA_CONTROL/VGA_INITIALS/VGA_DRIVER/vidon_reg/D
                            (rising edge-triggered cell FDRE clocked by clk25_clk_wiz_0  {rise@0.000ns fall@19.922ns period=39.844ns})
  Path Group:             clk25_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk25_clk_wiz_0 rise@0.000ns - clk25_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.368ns  (logic 0.209ns (56.759%)  route 0.159ns (43.241%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.050ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.233ns
    Source Clock Delay      (SCD):    -0.345ns
    Clock Pessimism Removal (CPR):    0.062ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk25_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=45, routed)          0.440     0.440    VGA_CONTROL/VGA_INITIALS/CLK_GEN_PLL/inst/clk_in1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.901 r  VGA_CONTROL/VGA_INITIALS/CLK_GEN_PLL/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.388    VGA_CONTROL/VGA_INITIALS/CLK_GEN_PLL/inst/clk25_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.362 r  VGA_CONTROL/VGA_INITIALS/CLK_GEN_PLL/inst/clkout1_buf/O
                         net (fo=1, routed)           0.622    -0.739    VGA_CONTROL/clk25
    SLICE_X42Y86         LUT2 (Prop_lut2_I1_O)        0.045    -0.694 r  VGA_CONTROL/hc_reg[9]_i_2/O
                         net (fo=32, routed)          0.350    -0.345    VGA_CONTROL/VGA_INITIALS/VGA_DRIVER/vc_reg_reg[8]_0
    SLICE_X34Y81         FDRE                                         r  VGA_CONTROL/VGA_INITIALS/VGA_DRIVER/vc_reg_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y81         FDRE (Prop_fdre_C_Q)         0.164    -0.181 r  VGA_CONTROL/VGA_INITIALS/VGA_DRIVER/vc_reg_reg[5]/Q
                         net (fo=18, routed)          0.159    -0.021    VGA_CONTROL/VGA_INITIALS/VGA_DRIVER/vc_reg_reg[5]_0[5]
    SLICE_X34Y82         LUT6 (Prop_lut6_I4_O)        0.045     0.024 r  VGA_CONTROL/VGA_INITIALS/VGA_DRIVER/vidon_i_1/O
                         net (fo=1, routed)           0.000     0.024    VGA_CONTROL/VGA_INITIALS/VGA_DRIVER/vidon_i_1_n_11
    SLICE_X34Y82         FDRE                                         r  VGA_CONTROL/VGA_INITIALS/VGA_DRIVER/vidon_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk25_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=45, routed)          0.481     0.481    VGA_CONTROL/VGA_INITIALS/CLK_GEN_PLL/inst/clk_in1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -2.178 r  VGA_CONTROL/VGA_INITIALS/CLK_GEN_PLL/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.618    VGA_CONTROL/VGA_INITIALS/CLK_GEN_PLL/inst/clk25_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.589 r  VGA_CONTROL/VGA_INITIALS/CLK_GEN_PLL/inst/clkout1_buf/O
                         net (fo=1, routed)           0.901    -0.688    VGA_CONTROL/clk25
    SLICE_X42Y86         LUT2 (Prop_lut2_I1_O)        0.056    -0.632 r  VGA_CONTROL/hc_reg[9]_i_2/O
                         net (fo=32, routed)          0.399    -0.233    VGA_CONTROL/VGA_INITIALS/VGA_DRIVER/vc_reg_reg[8]_0
    SLICE_X34Y82         FDRE                                         r  VGA_CONTROL/VGA_INITIALS/VGA_DRIVER/vidon_reg/C
                         clock pessimism             -0.062    -0.295    
    SLICE_X34Y82         FDRE (Hold_fdre_C_D)         0.121    -0.174    VGA_CONTROL/VGA_INITIALS/VGA_DRIVER/vidon_reg
  -------------------------------------------------------------------
                         required time                          0.174    
                         arrival time                           0.024    
  -------------------------------------------------------------------
                         slack                                  0.198    

Slack (MET) :             0.216ns  (arrival time - required time)
  Source:                 VGA_CONTROL/VGA_INITIALS/INIT_out/spriteon_reg/C
                            (rising edge-triggered cell FDRE clocked by clk25_clk_wiz_0  {rise@0.000ns fall@19.922ns period=39.844ns})
  Destination:            VGA_CONTROL/VGA_INITIALS/INIT_out/red_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk25_clk_wiz_0  {rise@0.000ns fall@19.922ns period=39.844ns})
  Path Group:             clk25_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk25_clk_wiz_0 rise@0.000ns - clk25_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.308ns  (logic 0.186ns (60.417%)  route 0.122ns (39.583%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.194ns
    Source Clock Delay      (SCD):    -0.310ns
    Clock Pessimism Removal (CPR):    0.116ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk25_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=45, routed)          0.440     0.440    VGA_CONTROL/VGA_INITIALS/CLK_GEN_PLL/inst/clk_in1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.901 r  VGA_CONTROL/VGA_INITIALS/CLK_GEN_PLL/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.388    VGA_CONTROL/VGA_INITIALS/CLK_GEN_PLL/inst/clk25_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.362 r  VGA_CONTROL/VGA_INITIALS/CLK_GEN_PLL/inst/clkout1_buf/O
                         net (fo=1, routed)           0.622    -0.739    VGA_CONTROL/clk25
    SLICE_X42Y86         LUT2 (Prop_lut2_I1_O)        0.045    -0.694 r  VGA_CONTROL/hc_reg[9]_i_2/O
                         net (fo=32, routed)          0.384    -0.310    VGA_CONTROL/VGA_INITIALS/INIT_out/R_reg_0
    SLICE_X33Y83         FDRE                                         r  VGA_CONTROL/VGA_INITIALS/INIT_out/spriteon_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y83         FDRE (Prop_fdre_C_Q)         0.141    -0.169 r  VGA_CONTROL/VGA_INITIALS/INIT_out/spriteon_reg/Q
                         net (fo=2, routed)           0.122    -0.047    VGA_CONTROL/VGA_INITIALS/INIT_out/spriteon
    SLICE_X33Y83         LUT4 (Prop_lut4_I1_O)        0.045    -0.002 r  VGA_CONTROL/VGA_INITIALS/INIT_out/red[2]_i_1__1/O
                         net (fo=1, routed)           0.000    -0.002    VGA_CONTROL/VGA_INITIALS/INIT_out/red[2]_i_1__1_n_11
    SLICE_X33Y83         FDRE                                         r  VGA_CONTROL/VGA_INITIALS/INIT_out/red_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk25_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=45, routed)          0.481     0.481    VGA_CONTROL/VGA_INITIALS/CLK_GEN_PLL/inst/clk_in1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -2.178 r  VGA_CONTROL/VGA_INITIALS/CLK_GEN_PLL/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.618    VGA_CONTROL/VGA_INITIALS/CLK_GEN_PLL/inst/clk25_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.589 r  VGA_CONTROL/VGA_INITIALS/CLK_GEN_PLL/inst/clkout1_buf/O
                         net (fo=1, routed)           0.901    -0.688    VGA_CONTROL/clk25
    SLICE_X42Y86         LUT2 (Prop_lut2_I1_O)        0.056    -0.632 r  VGA_CONTROL/hc_reg[9]_i_2/O
                         net (fo=32, routed)          0.438    -0.194    VGA_CONTROL/VGA_INITIALS/INIT_out/R_reg_0
    SLICE_X33Y83         FDRE                                         r  VGA_CONTROL/VGA_INITIALS/INIT_out/red_reg[2]/C
                         clock pessimism             -0.116    -0.310    
    SLICE_X33Y83         FDRE (Hold_fdre_C_D)         0.092    -0.218    VGA_CONTROL/VGA_INITIALS/INIT_out/red_reg[2]
  -------------------------------------------------------------------
                         required time                          0.218    
                         arrival time                          -0.002    
  -------------------------------------------------------------------
                         slack                                  0.216    

Slack (MET) :             0.233ns  (arrival time - required time)
  Source:                 VGA_CONTROL/VGA_INITIALS/INIT_in/spriteon_reg/C
                            (rising edge-triggered cell FDRE clocked by clk25_clk_wiz_0  {rise@0.000ns fall@19.922ns period=39.844ns})
  Destination:            VGA_CONTROL/VGA_INITIALS/INIT_in/R_reg/D
                            (rising edge-triggered cell FDRE clocked by clk25_clk_wiz_0  {rise@0.000ns fall@19.922ns period=39.844ns})
  Path Group:             clk25_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk25_clk_wiz_0 rise@0.000ns - clk25_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.378ns  (logic 0.186ns (49.168%)  route 0.192ns (50.832%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.055ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.162ns
    Source Clock Delay      (SCD):    -0.279ns
    Clock Pessimism Removal (CPR):    0.062ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk25_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=45, routed)          0.440     0.440    VGA_CONTROL/VGA_INITIALS/CLK_GEN_PLL/inst/clk_in1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.901 r  VGA_CONTROL/VGA_INITIALS/CLK_GEN_PLL/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.388    VGA_CONTROL/VGA_INITIALS/CLK_GEN_PLL/inst/clk25_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.362 r  VGA_CONTROL/VGA_INITIALS/CLK_GEN_PLL/inst/clkout1_buf/O
                         net (fo=1, routed)           0.622    -0.739    VGA_CONTROL/clk25
    SLICE_X42Y86         LUT2 (Prop_lut2_I1_O)        0.045    -0.694 r  VGA_CONTROL/hc_reg[9]_i_2/O
                         net (fo=32, routed)          0.415    -0.279    VGA_CONTROL/VGA_INITIALS/INIT_in/R_reg_0
    SLICE_X33Y80         FDRE                                         r  VGA_CONTROL/VGA_INITIALS/INIT_in/spriteon_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y80         FDRE (Prop_fdre_C_Q)         0.141    -0.138 r  VGA_CONTROL/VGA_INITIALS/INIT_in/spriteon_reg/Q
                         net (fo=2, routed)           0.192     0.054    VGA_CONTROL/VGA_INITIALS/VGA_DRIVER/spriteon
    SLICE_X37Y81         LUT6 (Prop_lut6_I3_O)        0.045     0.099 r  VGA_CONTROL/VGA_INITIALS/VGA_DRIVER/R_i_1/O
                         net (fo=1, routed)           0.000     0.099    VGA_CONTROL/VGA_INITIALS/INIT_in/R_reg_1
    SLICE_X37Y81         FDRE                                         r  VGA_CONTROL/VGA_INITIALS/INIT_in/R_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk25_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=45, routed)          0.481     0.481    VGA_CONTROL/VGA_INITIALS/CLK_GEN_PLL/inst/clk_in1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -2.178 r  VGA_CONTROL/VGA_INITIALS/CLK_GEN_PLL/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.618    VGA_CONTROL/VGA_INITIALS/CLK_GEN_PLL/inst/clk25_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.589 r  VGA_CONTROL/VGA_INITIALS/CLK_GEN_PLL/inst/clkout1_buf/O
                         net (fo=1, routed)           0.901    -0.688    VGA_CONTROL/clk25
    SLICE_X42Y86         LUT2 (Prop_lut2_I1_O)        0.056    -0.632 r  VGA_CONTROL/hc_reg[9]_i_2/O
                         net (fo=32, routed)          0.470    -0.162    VGA_CONTROL/VGA_INITIALS/INIT_in/R_reg_0
    SLICE_X37Y81         FDRE                                         r  VGA_CONTROL/VGA_INITIALS/INIT_in/R_reg/C
                         clock pessimism             -0.062    -0.224    
    SLICE_X37Y81         FDRE (Hold_fdre_C_D)         0.091    -0.133    VGA_CONTROL/VGA_INITIALS/INIT_in/R_reg
  -------------------------------------------------------------------
                         required time                          0.133    
                         arrival time                           0.099    
  -------------------------------------------------------------------
                         slack                                  0.233    

Slack (MET) :             0.235ns  (arrival time - required time)
  Source:                 VGA_CONTROL/VGA_INITIALS/VGA_DRIVER/hc_reg_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk25_clk_wiz_0  {rise@0.000ns fall@19.922ns period=39.844ns})
  Destination:            VGA_CONTROL/VGA_INITIALS/VGA_DRIVER/hc_reg_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk25_clk_wiz_0  {rise@0.000ns fall@19.922ns period=39.844ns})
  Path Group:             clk25_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk25_clk_wiz_0 rise@0.000ns - clk25_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.339ns  (logic 0.209ns (61.711%)  route 0.130ns (38.289%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.157ns
    Source Clock Delay      (SCD):    -0.272ns
    Clock Pessimism Removal (CPR):    0.102ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk25_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=45, routed)          0.440     0.440    VGA_CONTROL/VGA_INITIALS/CLK_GEN_PLL/inst/clk_in1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.901 r  VGA_CONTROL/VGA_INITIALS/CLK_GEN_PLL/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.388    VGA_CONTROL/VGA_INITIALS/CLK_GEN_PLL/inst/clk25_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.362 r  VGA_CONTROL/VGA_INITIALS/CLK_GEN_PLL/inst/clkout1_buf/O
                         net (fo=1, routed)           0.622    -0.739    VGA_CONTROL/clk25
    SLICE_X42Y86         LUT2 (Prop_lut2_I1_O)        0.045    -0.694 r  VGA_CONTROL/hc_reg[9]_i_2/O
                         net (fo=32, routed)          0.422    -0.272    VGA_CONTROL/VGA_INITIALS/VGA_DRIVER/vc_reg_reg[8]_0
    SLICE_X34Y80         FDRE                                         r  VGA_CONTROL/VGA_INITIALS/VGA_DRIVER/hc_reg_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y80         FDRE (Prop_fdre_C_Q)         0.164    -0.108 r  VGA_CONTROL/VGA_INITIALS/VGA_DRIVER/hc_reg_reg[5]/Q
                         net (fo=28, routed)          0.130     0.021    VGA_CONTROL/VGA_INITIALS/VGA_DRIVER/hc[3]
    SLICE_X35Y80         LUT6 (Prop_lut6_I2_O)        0.045     0.066 r  VGA_CONTROL/VGA_INITIALS/VGA_DRIVER/hc_reg[8]_i_1/O
                         net (fo=1, routed)           0.000     0.066    VGA_CONTROL/VGA_INITIALS/VGA_DRIVER/p_0_in__0[8]
    SLICE_X35Y80         FDRE                                         r  VGA_CONTROL/VGA_INITIALS/VGA_DRIVER/hc_reg_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk25_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=45, routed)          0.481     0.481    VGA_CONTROL/VGA_INITIALS/CLK_GEN_PLL/inst/clk_in1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -2.178 r  VGA_CONTROL/VGA_INITIALS/CLK_GEN_PLL/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.618    VGA_CONTROL/VGA_INITIALS/CLK_GEN_PLL/inst/clk25_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.589 r  VGA_CONTROL/VGA_INITIALS/CLK_GEN_PLL/inst/clkout1_buf/O
                         net (fo=1, routed)           0.901    -0.688    VGA_CONTROL/clk25
    SLICE_X42Y86         LUT2 (Prop_lut2_I1_O)        0.056    -0.632 r  VGA_CONTROL/hc_reg[9]_i_2/O
                         net (fo=32, routed)          0.475    -0.157    VGA_CONTROL/VGA_INITIALS/VGA_DRIVER/vc_reg_reg[8]_0
    SLICE_X35Y80         FDRE                                         r  VGA_CONTROL/VGA_INITIALS/VGA_DRIVER/hc_reg_reg[8]/C
                         clock pessimism             -0.102    -0.259    
    SLICE_X35Y80         FDRE (Hold_fdre_C_D)         0.091    -0.168    VGA_CONTROL/VGA_INITIALS/VGA_DRIVER/hc_reg_reg[8]
  -------------------------------------------------------------------
                         required time                          0.168    
                         arrival time                           0.066    
  -------------------------------------------------------------------
                         slack                                  0.235    

Slack (MET) :             0.244ns  (arrival time - required time)
  Source:                 VGA_CONTROL/VGA_INITIALS/VGA_DRIVER/vc_reg_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk25_clk_wiz_0  {rise@0.000ns fall@19.922ns period=39.844ns})
  Destination:            VGA_CONTROL/VGA_INITIALS/VGA_DRIVER/vsync_reg/D
                            (rising edge-triggered cell FDRE clocked by clk25_clk_wiz_0  {rise@0.000ns fall@19.922ns period=39.844ns})
  Path Group:             clk25_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk25_clk_wiz_0 rise@0.000ns - clk25_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.393ns  (logic 0.186ns (47.331%)  route 0.207ns (52.669%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.029ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.253ns
    Source Clock Delay      (SCD):    -0.345ns
    Clock Pessimism Removal (CPR):    0.062ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk25_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=45, routed)          0.440     0.440    VGA_CONTROL/VGA_INITIALS/CLK_GEN_PLL/inst/clk_in1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.901 r  VGA_CONTROL/VGA_INITIALS/CLK_GEN_PLL/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.388    VGA_CONTROL/VGA_INITIALS/CLK_GEN_PLL/inst/clk25_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.362 r  VGA_CONTROL/VGA_INITIALS/CLK_GEN_PLL/inst/clkout1_buf/O
                         net (fo=1, routed)           0.622    -0.739    VGA_CONTROL/clk25
    SLICE_X42Y86         LUT2 (Prop_lut2_I1_O)        0.045    -0.694 r  VGA_CONTROL/hc_reg[9]_i_2/O
                         net (fo=32, routed)          0.350    -0.345    VGA_CONTROL/VGA_INITIALS/VGA_DRIVER/vc_reg_reg[8]_0
    SLICE_X35Y81         FDRE                                         r  VGA_CONTROL/VGA_INITIALS/VGA_DRIVER/vc_reg_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y81         FDRE (Prop_fdre_C_Q)         0.141    -0.204 r  VGA_CONTROL/VGA_INITIALS/VGA_DRIVER/vc_reg_reg[4]/Q
                         net (fo=16, routed)          0.207     0.003    VGA_CONTROL/VGA_INITIALS/VGA_DRIVER/vc_reg_reg[5]_0[4]
    SLICE_X34Y83         LUT6 (Prop_lut6_I0_O)        0.045     0.048 r  VGA_CONTROL/VGA_INITIALS/VGA_DRIVER/vsync_i_1/O
                         net (fo=1, routed)           0.000     0.048    VGA_CONTROL/VGA_INITIALS/VGA_DRIVER/vsync_i_1_n_11
    SLICE_X34Y83         FDRE                                         r  VGA_CONTROL/VGA_INITIALS/VGA_DRIVER/vsync_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk25_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=45, routed)          0.481     0.481    VGA_CONTROL/VGA_INITIALS/CLK_GEN_PLL/inst/clk_in1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -2.178 r  VGA_CONTROL/VGA_INITIALS/CLK_GEN_PLL/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.618    VGA_CONTROL/VGA_INITIALS/CLK_GEN_PLL/inst/clk25_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.589 r  VGA_CONTROL/VGA_INITIALS/CLK_GEN_PLL/inst/clkout1_buf/O
                         net (fo=1, routed)           0.901    -0.688    VGA_CONTROL/clk25
    SLICE_X42Y86         LUT2 (Prop_lut2_I1_O)        0.056    -0.632 r  VGA_CONTROL/hc_reg[9]_i_2/O
                         net (fo=32, routed)          0.379    -0.253    VGA_CONTROL/VGA_INITIALS/VGA_DRIVER/vc_reg_reg[8]_0
    SLICE_X34Y83         FDRE                                         r  VGA_CONTROL/VGA_INITIALS/VGA_DRIVER/vsync_reg/C
                         clock pessimism             -0.062    -0.316    
    SLICE_X34Y83         FDRE (Hold_fdre_C_D)         0.120    -0.196    VGA_CONTROL/VGA_INITIALS/VGA_DRIVER/vsync_reg
  -------------------------------------------------------------------
                         required time                          0.196    
                         arrival time                           0.048    
  -------------------------------------------------------------------
                         slack                                  0.244    

Slack (MET) :             0.248ns  (arrival time - required time)
  Source:                 VGA_CONTROL/VGA_INITIALS/VGA_DRIVER/vc_reg_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk25_clk_wiz_0  {rise@0.000ns fall@19.922ns period=39.844ns})
  Destination:            VGA_CONTROL/VGA_INITIALS/VGA_DRIVER/vc_reg_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk25_clk_wiz_0  {rise@0.000ns fall@19.922ns period=39.844ns})
  Path Group:             clk25_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk25_clk_wiz_0 rise@0.000ns - clk25_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.209ns (56.587%)  route 0.160ns (43.413%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.234ns
    Source Clock Delay      (SCD):    -0.345ns
    Clock Pessimism Removal (CPR):    0.110ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk25_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=45, routed)          0.440     0.440    VGA_CONTROL/VGA_INITIALS/CLK_GEN_PLL/inst/clk_in1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.901 r  VGA_CONTROL/VGA_INITIALS/CLK_GEN_PLL/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.388    VGA_CONTROL/VGA_INITIALS/CLK_GEN_PLL/inst/clk25_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.362 r  VGA_CONTROL/VGA_INITIALS/CLK_GEN_PLL/inst/clkout1_buf/O
                         net (fo=1, routed)           0.622    -0.739    VGA_CONTROL/clk25
    SLICE_X42Y86         LUT2 (Prop_lut2_I1_O)        0.045    -0.694 r  VGA_CONTROL/hc_reg[9]_i_2/O
                         net (fo=32, routed)          0.350    -0.345    VGA_CONTROL/VGA_INITIALS/VGA_DRIVER/vc_reg_reg[8]_0
    SLICE_X34Y81         FDRE                                         r  VGA_CONTROL/VGA_INITIALS/VGA_DRIVER/vc_reg_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y81         FDRE (Prop_fdre_C_Q)         0.164    -0.181 r  VGA_CONTROL/VGA_INITIALS/VGA_DRIVER/vc_reg_reg[5]/Q
                         net (fo=18, routed)          0.160    -0.020    VGA_CONTROL/VGA_INITIALS/VGA_DRIVER/vc_reg_reg[5]_0[5]
    SLICE_X34Y81         LUT6 (Prop_lut6_I5_O)        0.045     0.025 r  VGA_CONTROL/VGA_INITIALS/VGA_DRIVER/vc_reg[5]_i_1/O
                         net (fo=1, routed)           0.000     0.025    VGA_CONTROL/VGA_INITIALS/VGA_DRIVER/p_0_in__1[5]
    SLICE_X34Y81         FDRE                                         r  VGA_CONTROL/VGA_INITIALS/VGA_DRIVER/vc_reg_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk25_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=45, routed)          0.481     0.481    VGA_CONTROL/VGA_INITIALS/CLK_GEN_PLL/inst/clk_in1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -2.178 r  VGA_CONTROL/VGA_INITIALS/CLK_GEN_PLL/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.618    VGA_CONTROL/VGA_INITIALS/CLK_GEN_PLL/inst/clk25_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.589 r  VGA_CONTROL/VGA_INITIALS/CLK_GEN_PLL/inst/clkout1_buf/O
                         net (fo=1, routed)           0.901    -0.688    VGA_CONTROL/clk25
    SLICE_X42Y86         LUT2 (Prop_lut2_I1_O)        0.056    -0.632 r  VGA_CONTROL/hc_reg[9]_i_2/O
                         net (fo=32, routed)          0.398    -0.234    VGA_CONTROL/VGA_INITIALS/VGA_DRIVER/vc_reg_reg[8]_0
    SLICE_X34Y81         FDRE                                         r  VGA_CONTROL/VGA_INITIALS/VGA_DRIVER/vc_reg_reg[5]/C
                         clock pessimism             -0.110    -0.345    
    SLICE_X34Y81         FDRE (Hold_fdre_C_D)         0.121    -0.224    VGA_CONTROL/VGA_INITIALS/VGA_DRIVER/vc_reg_reg[5]
  -------------------------------------------------------------------
                         required time                          0.224    
                         arrival time                           0.025    
  -------------------------------------------------------------------
                         slack                                  0.248    

Slack (MET) :             0.261ns  (arrival time - required time)
  Source:                 VGA_CONTROL/VGA_INITIALS/VGA_DRIVER/vc_reg_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk25_clk_wiz_0  {rise@0.000ns fall@19.922ns period=39.844ns})
  Destination:            VGA_CONTROL/VGA_INITIALS/VGA_DRIVER/vc_reg_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk25_clk_wiz_0  {rise@0.000ns fall@19.922ns period=39.844ns})
  Path Group:             clk25_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk25_clk_wiz_0 rise@0.000ns - clk25_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.392ns  (logic 0.207ns (52.760%)  route 0.185ns (47.240%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.234ns
    Source Clock Delay      (SCD):    -0.345ns
    Clock Pessimism Removal (CPR):    0.110ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk25_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=45, routed)          0.440     0.440    VGA_CONTROL/VGA_INITIALS/CLK_GEN_PLL/inst/clk_in1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.901 r  VGA_CONTROL/VGA_INITIALS/CLK_GEN_PLL/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.388    VGA_CONTROL/VGA_INITIALS/CLK_GEN_PLL/inst/clk25_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.362 r  VGA_CONTROL/VGA_INITIALS/CLK_GEN_PLL/inst/clkout1_buf/O
                         net (fo=1, routed)           0.622    -0.739    VGA_CONTROL/clk25
    SLICE_X42Y86         LUT2 (Prop_lut2_I1_O)        0.045    -0.694 r  VGA_CONTROL/hc_reg[9]_i_2/O
                         net (fo=32, routed)          0.350    -0.345    VGA_CONTROL/VGA_INITIALS/VGA_DRIVER/vc_reg_reg[8]_0
    SLICE_X34Y81         FDRE                                         r  VGA_CONTROL/VGA_INITIALS/VGA_DRIVER/vc_reg_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y81         FDRE (Prop_fdre_C_Q)         0.164    -0.181 r  VGA_CONTROL/VGA_INITIALS/VGA_DRIVER/vc_reg_reg[5]/Q
                         net (fo=18, routed)          0.185     0.005    VGA_CONTROL/VGA_INITIALS/VGA_DRIVER/vc_reg_reg[5]_0[5]
    SLICE_X34Y81         LUT5 (Prop_lut5_I0_O)        0.043     0.048 r  VGA_CONTROL/VGA_INITIALS/VGA_DRIVER/vc_reg[8]_i_1/O
                         net (fo=1, routed)           0.000     0.048    VGA_CONTROL/VGA_INITIALS/VGA_DRIVER/p_0_in__1[8]
    SLICE_X34Y81         FDRE                                         r  VGA_CONTROL/VGA_INITIALS/VGA_DRIVER/vc_reg_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk25_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=45, routed)          0.481     0.481    VGA_CONTROL/VGA_INITIALS/CLK_GEN_PLL/inst/clk_in1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -2.178 r  VGA_CONTROL/VGA_INITIALS/CLK_GEN_PLL/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.618    VGA_CONTROL/VGA_INITIALS/CLK_GEN_PLL/inst/clk25_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.589 r  VGA_CONTROL/VGA_INITIALS/CLK_GEN_PLL/inst/clkout1_buf/O
                         net (fo=1, routed)           0.901    -0.688    VGA_CONTROL/clk25
    SLICE_X42Y86         LUT2 (Prop_lut2_I1_O)        0.056    -0.632 r  VGA_CONTROL/hc_reg[9]_i_2/O
                         net (fo=32, routed)          0.398    -0.234    VGA_CONTROL/VGA_INITIALS/VGA_DRIVER/vc_reg_reg[8]_0
    SLICE_X34Y81         FDRE                                         r  VGA_CONTROL/VGA_INITIALS/VGA_DRIVER/vc_reg_reg[8]/C
                         clock pessimism             -0.110    -0.345    
    SLICE_X34Y81         FDRE (Hold_fdre_C_D)         0.131    -0.214    VGA_CONTROL/VGA_INITIALS/VGA_DRIVER/vc_reg_reg[8]
  -------------------------------------------------------------------
                         required time                          0.214    
                         arrival time                           0.048    
  -------------------------------------------------------------------
                         slack                                  0.261    

Slack (MET) :             0.262ns  (arrival time - required time)
  Source:                 VGA_CONTROL/VGA_INITIALS/INIT_out/R_reg/C
                            (rising edge-triggered cell FDRE clocked by clk25_clk_wiz_0  {rise@0.000ns fall@19.922ns period=39.844ns})
  Destination:            VGA_CONTROL/VGA_INITIALS/INIT_out/R_reg/D
                            (rising edge-triggered cell FDRE clocked by clk25_clk_wiz_0  {rise@0.000ns fall@19.922ns period=39.844ns})
  Path Group:             clk25_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk25_clk_wiz_0 rise@0.000ns - clk25_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.353ns  (logic 0.186ns (52.660%)  route 0.167ns (47.340%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.194ns
    Source Clock Delay      (SCD):    -0.310ns
    Clock Pessimism Removal (CPR):    0.116ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk25_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=45, routed)          0.440     0.440    VGA_CONTROL/VGA_INITIALS/CLK_GEN_PLL/inst/clk_in1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.901 r  VGA_CONTROL/VGA_INITIALS/CLK_GEN_PLL/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.388    VGA_CONTROL/VGA_INITIALS/CLK_GEN_PLL/inst/clk25_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.362 r  VGA_CONTROL/VGA_INITIALS/CLK_GEN_PLL/inst/clkout1_buf/O
                         net (fo=1, routed)           0.622    -0.739    VGA_CONTROL/clk25
    SLICE_X42Y86         LUT2 (Prop_lut2_I1_O)        0.045    -0.694 r  VGA_CONTROL/hc_reg[9]_i_2/O
                         net (fo=32, routed)          0.384    -0.310    VGA_CONTROL/VGA_INITIALS/INIT_out/R_reg_0
    SLICE_X33Y83         FDRE                                         r  VGA_CONTROL/VGA_INITIALS/INIT_out/R_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y83         FDRE (Prop_fdre_C_Q)         0.141    -0.169 r  VGA_CONTROL/VGA_INITIALS/INIT_out/R_reg/Q
                         net (fo=2, routed)           0.167    -0.002    VGA_CONTROL/VGA_INITIALS/INIT_out/B
    SLICE_X33Y83         LUT6 (Prop_lut6_I5_O)        0.045     0.043 r  VGA_CONTROL/VGA_INITIALS/INIT_out/R_i_1__1/O
                         net (fo=1, routed)           0.000     0.043    VGA_CONTROL/VGA_INITIALS/INIT_out/R_i_1__1_n_11
    SLICE_X33Y83         FDRE                                         r  VGA_CONTROL/VGA_INITIALS/INIT_out/R_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk25_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=45, routed)          0.481     0.481    VGA_CONTROL/VGA_INITIALS/CLK_GEN_PLL/inst/clk_in1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -2.178 r  VGA_CONTROL/VGA_INITIALS/CLK_GEN_PLL/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.618    VGA_CONTROL/VGA_INITIALS/CLK_GEN_PLL/inst/clk25_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.589 r  VGA_CONTROL/VGA_INITIALS/CLK_GEN_PLL/inst/clkout1_buf/O
                         net (fo=1, routed)           0.901    -0.688    VGA_CONTROL/clk25
    SLICE_X42Y86         LUT2 (Prop_lut2_I1_O)        0.056    -0.632 r  VGA_CONTROL/hc_reg[9]_i_2/O
                         net (fo=32, routed)          0.438    -0.194    VGA_CONTROL/VGA_INITIALS/INIT_out/R_reg_0
    SLICE_X33Y83         FDRE                                         r  VGA_CONTROL/VGA_INITIALS/INIT_out/R_reg/C
                         clock pessimism             -0.116    -0.310    
    SLICE_X33Y83         FDRE (Hold_fdre_C_D)         0.091    -0.219    VGA_CONTROL/VGA_INITIALS/INIT_out/R_reg
  -------------------------------------------------------------------
                         required time                          0.219    
                         arrival time                           0.043    
  -------------------------------------------------------------------
                         slack                                  0.262    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 VGA_CONTROL/VGA_INITIALS/INIT_in/R_reg/C
                            (rising edge-triggered cell FDRE clocked by clk25_clk_wiz_0  {rise@0.000ns fall@19.922ns period=39.844ns})
  Destination:            VGA_CONTROL/VGA_INITIALS/INIT_in/red_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk25_clk_wiz_0  {rise@0.000ns fall@19.922ns period=39.844ns})
  Path Group:             clk25_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk25_clk_wiz_0 rise@0.000ns - clk25_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.355ns  (logic 0.186ns (52.364%)  route 0.169ns (47.636%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.162ns
    Source Clock Delay      (SCD):    -0.280ns
    Clock Pessimism Removal (CPR):    0.118ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk25_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=45, routed)          0.440     0.440    VGA_CONTROL/VGA_INITIALS/CLK_GEN_PLL/inst/clk_in1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.901 r  VGA_CONTROL/VGA_INITIALS/CLK_GEN_PLL/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.388    VGA_CONTROL/VGA_INITIALS/CLK_GEN_PLL/inst/clk25_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.362 r  VGA_CONTROL/VGA_INITIALS/CLK_GEN_PLL/inst/clkout1_buf/O
                         net (fo=1, routed)           0.622    -0.739    VGA_CONTROL/clk25
    SLICE_X42Y86         LUT2 (Prop_lut2_I1_O)        0.045    -0.694 r  VGA_CONTROL/hc_reg[9]_i_2/O
                         net (fo=32, routed)          0.414    -0.280    VGA_CONTROL/VGA_INITIALS/INIT_in/R_reg_0
    SLICE_X37Y81         FDRE                                         r  VGA_CONTROL/VGA_INITIALS/INIT_in/R_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y81         FDRE (Prop_fdre_C_Q)         0.141    -0.139 r  VGA_CONTROL/VGA_INITIALS/INIT_in/R_reg/Q
                         net (fo=2, routed)           0.169     0.030    VGA_CONTROL/VGA_INITIALS/INIT_in/B
    SLICE_X37Y81         LUT4 (Prop_lut4_I0_O)        0.045     0.075 r  VGA_CONTROL/VGA_INITIALS/INIT_in/red[2]_i_1/O
                         net (fo=1, routed)           0.000     0.075    VGA_CONTROL/VGA_INITIALS/INIT_in/red[2]_i_1_n_11
    SLICE_X37Y81         FDRE                                         r  VGA_CONTROL/VGA_INITIALS/INIT_in/red_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk25_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=45, routed)          0.481     0.481    VGA_CONTROL/VGA_INITIALS/CLK_GEN_PLL/inst/clk_in1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -2.178 r  VGA_CONTROL/VGA_INITIALS/CLK_GEN_PLL/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.618    VGA_CONTROL/VGA_INITIALS/CLK_GEN_PLL/inst/clk25_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.589 r  VGA_CONTROL/VGA_INITIALS/CLK_GEN_PLL/inst/clkout1_buf/O
                         net (fo=1, routed)           0.901    -0.688    VGA_CONTROL/clk25
    SLICE_X42Y86         LUT2 (Prop_lut2_I1_O)        0.056    -0.632 r  VGA_CONTROL/hc_reg[9]_i_2/O
                         net (fo=32, routed)          0.470    -0.162    VGA_CONTROL/VGA_INITIALS/INIT_in/R_reg_0
    SLICE_X37Y81         FDRE                                         r  VGA_CONTROL/VGA_INITIALS/INIT_in/red_reg[2]/C
                         clock pessimism             -0.118    -0.280    
    SLICE_X37Y81         FDRE (Hold_fdre_C_D)         0.092    -0.188    VGA_CONTROL/VGA_INITIALS/INIT_in/red_reg[2]
  -------------------------------------------------------------------
                         required time                          0.188    
                         arrival time                           0.075    
  -------------------------------------------------------------------
                         slack                                  0.263    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk25_clk_wiz_0
Waveform(ns):       { 0.000 19.922 }
Period(ns):         39.844
Sources:            { VGA_CONTROL/VGA_INITIALS/CLK_GEN_PLL/inst/plle2_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I             n/a            2.155         39.844      37.689     BUFGCTRL_X0Y17  VGA_CONTROL/VGA_INITIALS/CLK_GEN_PLL/inst/clkout1_buf/I
Min Period        n/a     PLLE2_ADV/CLKOUT0  n/a            1.249         39.844      38.595     PLLE2_ADV_X1Y2  VGA_CONTROL/VGA_INITIALS/CLK_GEN_PLL/inst/plle2_adv_inst/CLKOUT0
Min Period        n/a     FDRE/C             n/a            1.000         39.844      38.844     SLICE_X37Y81    VGA_CONTROL/VGA_INITIALS/VGA_DRIVER/hc_reg_reg[0]/C
Min Period        n/a     FDRE/C             n/a            1.000         39.844      38.844     SLICE_X37Y81    VGA_CONTROL/VGA_INITIALS/VGA_DRIVER/hc_reg_reg[1]/C
Min Period        n/a     FDRE/C             n/a            1.000         39.844      38.844     SLICE_X34Y84    VGA_CONTROL/VGA_INITIALS/VGA_DRIVER/hc_reg_reg[2]/C
Min Period        n/a     FDRE/C             n/a            1.000         39.844      38.844     SLICE_X34Y84    VGA_CONTROL/VGA_INITIALS/VGA_DRIVER/hc_reg_reg[3]/C
Min Period        n/a     FDRE/C             n/a            1.000         39.844      38.844     SLICE_X33Y80    VGA_CONTROL/VGA_INITIALS/VGA_DRIVER/hc_reg_reg[4]/C
Min Period        n/a     FDRE/C             n/a            1.000         39.844      38.844     SLICE_X34Y80    VGA_CONTROL/VGA_INITIALS/VGA_DRIVER/hc_reg_reg[5]/C
Min Period        n/a     FDRE/C             n/a            1.000         39.844      38.844     SLICE_X34Y80    VGA_CONTROL/VGA_INITIALS/VGA_DRIVER/hc_reg_reg[6]/C
Min Period        n/a     FDRE/C             n/a            1.000         39.844      38.844     SLICE_X34Y80    VGA_CONTROL/VGA_INITIALS/VGA_DRIVER/hc_reg_reg[7]/C
Max Period        n/a     PLLE2_ADV/CLKOUT0  n/a            160.000       39.844      120.156    PLLE2_ADV_X1Y2  VGA_CONTROL/VGA_INITIALS/CLK_GEN_PLL/inst/plle2_adv_inst/CLKOUT0
Low Pulse Width   Fast    FDRE/C             n/a            0.500         19.922      19.422     SLICE_X34Y84    VGA_CONTROL/VGA_INITIALS/VGA_DRIVER/hc_reg_reg[2]/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         19.922      19.422     SLICE_X34Y84    VGA_CONTROL/VGA_INITIALS/VGA_DRIVER/hc_reg_reg[3]/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         19.922      19.422     SLICE_X33Y80    VGA_CONTROL/VGA_INITIALS/VGA_DRIVER/hc_reg_reg[4]/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         19.922      19.422     SLICE_X34Y80    VGA_CONTROL/VGA_INITIALS/VGA_DRIVER/hc_reg_reg[5]/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         19.922      19.422     SLICE_X34Y80    VGA_CONTROL/VGA_INITIALS/VGA_DRIVER/hc_reg_reg[6]/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         19.922      19.422     SLICE_X34Y80    VGA_CONTROL/VGA_INITIALS/VGA_DRIVER/hc_reg_reg[7]/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         19.922      19.422     SLICE_X35Y80    VGA_CONTROL/VGA_INITIALS/VGA_DRIVER/hc_reg_reg[8]/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         19.922      19.422     SLICE_X34Y80    VGA_CONTROL/VGA_INITIALS/VGA_DRIVER/hc_reg_reg[9]/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         19.922      19.422     SLICE_X34Y84    VGA_CONTROL/VGA_INITIALS/VGA_DRIVER/hsync_reg/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         19.922      19.422     SLICE_X36Y80    VGA_CONTROL/VGA_INITIALS/VGA_DRIVER/vc_reg_reg[0]/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         19.922      19.422     SLICE_X37Y81    VGA_CONTROL/VGA_INITIALS/VGA_DRIVER/hc_reg_reg[0]/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         19.922      19.422     SLICE_X37Y81    VGA_CONTROL/VGA_INITIALS/VGA_DRIVER/hc_reg_reg[1]/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         19.922      19.422     SLICE_X34Y84    VGA_CONTROL/VGA_INITIALS/VGA_DRIVER/hc_reg_reg[2]/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         19.922      19.422     SLICE_X34Y84    VGA_CONTROL/VGA_INITIALS/VGA_DRIVER/hc_reg_reg[3]/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         19.922      19.422     SLICE_X33Y80    VGA_CONTROL/VGA_INITIALS/VGA_DRIVER/hc_reg_reg[4]/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         19.922      19.422     SLICE_X34Y80    VGA_CONTROL/VGA_INITIALS/VGA_DRIVER/hc_reg_reg[5]/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         19.922      19.422     SLICE_X34Y80    VGA_CONTROL/VGA_INITIALS/VGA_DRIVER/hc_reg_reg[6]/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         19.922      19.422     SLICE_X34Y80    VGA_CONTROL/VGA_INITIALS/VGA_DRIVER/hc_reg_reg[7]/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         19.922      19.422     SLICE_X35Y80    VGA_CONTROL/VGA_INITIALS/VGA_DRIVER/hc_reg_reg[8]/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         19.922      19.422     SLICE_X34Y80    VGA_CONTROL/VGA_INITIALS/VGA_DRIVER/hc_reg_reg[9]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_0
  To Clock:  clkfbout_clk_wiz_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        2.633ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_0
Waveform(ns):       { 0.000 25.000 }
Period(ns):         50.000
Sources:            { VGA_CONTROL/VGA_INITIALS/CLK_GEN_PLL/inst/plle2_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period  n/a     BUFG/I              n/a            2.155         50.000      47.845     BUFGCTRL_X0Y16  VGA_CONTROL/VGA_INITIALS/CLK_GEN_PLL/inst/clkf_buf/I
Min Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            1.249         50.000      48.751     PLLE2_ADV_X1Y2  VGA_CONTROL/VGA_INITIALS/CLK_GEN_PLL/inst/plle2_adv_inst/CLKFBOUT
Min Period  n/a     PLLE2_ADV/CLKFBIN   n/a            1.249         50.000      48.751     PLLE2_ADV_X1Y2  VGA_CONTROL/VGA_INITIALS/CLK_GEN_PLL/inst/plle2_adv_inst/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBIN   n/a            52.633        50.000      2.633      PLLE2_ADV_X1Y2  VGA_CONTROL/VGA_INITIALS/CLK_GEN_PLL/inst/plle2_adv_inst/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            160.000       50.000      110.000    PLLE2_ADV_X1Y2  VGA_CONTROL/VGA_INITIALS/CLK_GEN_PLL/inst/plle2_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        6.907ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.180ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             6.907ns  (required time - arrival time)
  Source:                 DECIPHERER/curr_state_reg[4]_rep/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DECIPHERER/curr_state_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.457ns  (logic 0.608ns (24.741%)  route 1.849ns (75.259%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.345ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.765ns = ( 13.765 - 10.000 ) 
    Source Clock Delay      (SCD):    4.430ns
    Clock Pessimism Removal (CPR):    0.320ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=45, routed)          2.948     4.430    DECIPHERER/clk
    SLICE_X45Y88         FDRE                                         r  DECIPHERER/curr_state_reg[4]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y88         FDRE (Prop_fdre_C_Q)         0.456     4.886 f  DECIPHERER/curr_state_reg[4]_rep/Q
                         net (fo=74, routed)          1.503     6.389    DECIPHERER/curr_state_reg[4]_rep_n_11
    SLICE_X44Y87         LUT4 (Prop_lut4_I2_O)        0.152     6.541 r  DECIPHERER/curr_state[1]_i_1/O
                         net (fo=1, routed)           0.346     6.887    DECIPHERER/next_state[1]
    SLICE_X44Y87         FDRE                                         r  DECIPHERER/curr_state_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=45, routed)          2.354    13.765    DECIPHERER/clk
    SLICE_X44Y87         FDRE                                         r  DECIPHERER/curr_state_reg[1]/C
                         clock pessimism              0.320    14.085    
                         clock uncertainty           -0.035    14.050    
    SLICE_X44Y87         FDRE (Setup_fdre_C_D)       -0.255    13.795    DECIPHERER/curr_state_reg[1]
  -------------------------------------------------------------------
                         required time                         13.795    
                         arrival time                          -6.887    
  -------------------------------------------------------------------
                         slack                                  6.907    

Slack (MET) :             6.968ns  (required time - arrival time)
  Source:                 DECIPHERER/curr_state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DECIPHERER/curr_state_reg[4]_rep/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.011ns  (logic 0.704ns (23.383%)  route 2.307ns (76.617%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.017ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.922ns = ( 13.922 - 10.000 ) 
    Source Clock Delay      (SCD):    4.259ns
    Clock Pessimism Removal (CPR):    0.320ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=45, routed)          2.777     4.259    DECIPHERER/clk
    SLICE_X44Y87         FDRE                                         r  DECIPHERER/curr_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y87         FDRE (Prop_fdre_C_Q)         0.456     4.715 r  DECIPHERER/curr_state_reg[0]/Q
                         net (fo=61, routed)          1.481     6.196    DECIPHERER/curr_state[0]
    SLICE_X45Y88         LUT6 (Prop_lut6_I1_O)        0.124     6.320 f  DECIPHERER/curr_state[4]_i_4/O
                         net (fo=3, routed)           0.826     7.146    DECIPHERER/curr_state[4]_i_4_n_11
    SLICE_X45Y88         LUT6 (Prop_lut6_I5_O)        0.124     7.270 r  DECIPHERER/curr_state[4]_rep_i_1/O
                         net (fo=1, routed)           0.000     7.270    DECIPHERER/curr_state[4]_rep_i_1_n_11
    SLICE_X45Y88         FDRE                                         r  DECIPHERER/curr_state_reg[4]_rep/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=45, routed)          2.511    13.922    DECIPHERER/clk
    SLICE_X45Y88         FDRE                                         r  DECIPHERER/curr_state_reg[4]_rep/C
                         clock pessimism              0.320    14.242    
                         clock uncertainty           -0.035    14.207    
    SLICE_X45Y88         FDRE (Setup_fdre_C_D)        0.031    14.238    DECIPHERER/curr_state_reg[4]_rep
  -------------------------------------------------------------------
                         required time                         14.238    
                         arrival time                          -7.270    
  -------------------------------------------------------------------
                         slack                                  6.968    

Slack (MET) :             7.027ns  (required time - arrival time)
  Source:                 DECIPHERER/curr_state_reg[4]_rep/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DECIPHERER/curr_state_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.308ns  (logic 0.576ns (24.953%)  route 1.732ns (75.047%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.345ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.765ns = ( 13.765 - 10.000 ) 
    Source Clock Delay      (SCD):    4.430ns
    Clock Pessimism Removal (CPR):    0.320ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=45, routed)          2.948     4.430    DECIPHERER/clk
    SLICE_X45Y88         FDRE                                         r  DECIPHERER/curr_state_reg[4]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y88         FDRE (Prop_fdre_C_Q)         0.456     4.886 f  DECIPHERER/curr_state_reg[4]_rep/Q
                         net (fo=74, routed)          1.116     6.002    DECIPHERER/curr_state_reg[4]_rep_n_11
    SLICE_X44Y87         LUT5 (Prop_lut5_I0_O)        0.120     6.122 r  DECIPHERER/curr_state[2]_i_1/O
                         net (fo=1, routed)           0.616     6.738    DECIPHERER/next_state[2]
    SLICE_X44Y87         FDRE                                         r  DECIPHERER/curr_state_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=45, routed)          2.354    13.765    DECIPHERER/clk
    SLICE_X44Y87         FDRE                                         r  DECIPHERER/curr_state_reg[2]/C
                         clock pessimism              0.320    14.085    
                         clock uncertainty           -0.035    14.050    
    SLICE_X44Y87         FDRE (Setup_fdre_C_D)       -0.284    13.766    DECIPHERER/curr_state_reg[2]
  -------------------------------------------------------------------
                         required time                         13.766    
                         arrival time                          -6.738    
  -------------------------------------------------------------------
                         slack                                  7.027    

Slack (MET) :             7.115ns  (required time - arrival time)
  Source:                 DECIPHERER/curr_state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DECIPHERER/curr_state_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.862ns  (logic 0.704ns (24.599%)  route 2.158ns (75.401%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.017ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.922ns = ( 13.922 - 10.000 ) 
    Source Clock Delay      (SCD):    4.259ns
    Clock Pessimism Removal (CPR):    0.320ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=45, routed)          2.777     4.259    DECIPHERER/clk
    SLICE_X44Y87         FDRE                                         r  DECIPHERER/curr_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y87         FDRE (Prop_fdre_C_Q)         0.456     4.715 r  DECIPHERER/curr_state_reg[0]/Q
                         net (fo=61, routed)          1.481     6.196    DECIPHERER/curr_state[0]
    SLICE_X45Y88         LUT6 (Prop_lut6_I1_O)        0.124     6.320 f  DECIPHERER/curr_state[4]_i_4/O
                         net (fo=3, routed)           0.677     6.997    DECIPHERER/curr_state[4]_i_4_n_11
    SLICE_X45Y88         LUT6 (Prop_lut6_I5_O)        0.124     7.121 r  DECIPHERER/curr_state[4]_i_1/O
                         net (fo=1, routed)           0.000     7.121    DECIPHERER/next_state[4]
    SLICE_X45Y88         FDRE                                         r  DECIPHERER/curr_state_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=45, routed)          2.511    13.922    DECIPHERER/clk
    SLICE_X45Y88         FDRE                                         r  DECIPHERER/curr_state_reg[4]/C
                         clock pessimism              0.320    14.242    
                         clock uncertainty           -0.035    14.207    
    SLICE_X45Y88         FDRE (Setup_fdre_C_D)        0.029    14.236    DECIPHERER/curr_state_reg[4]
  -------------------------------------------------------------------
                         required time                         14.236    
                         arrival time                          -7.121    
  -------------------------------------------------------------------
                         slack                                  7.115    

Slack (MET) :             7.119ns  (required time - arrival time)
  Source:                 DECIPHERER/curr_state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DECIPHERER/curr_state_reg[4]_rep__0/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.860ns  (logic 0.704ns (24.616%)  route 2.156ns (75.384%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.017ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.922ns = ( 13.922 - 10.000 ) 
    Source Clock Delay      (SCD):    4.259ns
    Clock Pessimism Removal (CPR):    0.320ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=45, routed)          2.777     4.259    DECIPHERER/clk
    SLICE_X44Y87         FDRE                                         r  DECIPHERER/curr_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y87         FDRE (Prop_fdre_C_Q)         0.456     4.715 r  DECIPHERER/curr_state_reg[0]/Q
                         net (fo=61, routed)          1.481     6.196    DECIPHERER/curr_state[0]
    SLICE_X45Y88         LUT6 (Prop_lut6_I1_O)        0.124     6.320 f  DECIPHERER/curr_state[4]_i_4/O
                         net (fo=3, routed)           0.675     6.995    DECIPHERER/curr_state[4]_i_4_n_11
    SLICE_X45Y88         LUT6 (Prop_lut6_I5_O)        0.124     7.119 r  DECIPHERER/curr_state[4]_rep__0_i_1/O
                         net (fo=1, routed)           0.000     7.119    DECIPHERER/curr_state[4]_rep__0_i_1_n_11
    SLICE_X45Y88         FDRE                                         r  DECIPHERER/curr_state_reg[4]_rep__0/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=45, routed)          2.511    13.922    DECIPHERER/clk
    SLICE_X45Y88         FDRE                                         r  DECIPHERER/curr_state_reg[4]_rep__0/C
                         clock pessimism              0.320    14.242    
                         clock uncertainty           -0.035    14.207    
    SLICE_X45Y88         FDRE (Setup_fdre_C_D)        0.031    14.238    DECIPHERER/curr_state_reg[4]_rep__0
  -------------------------------------------------------------------
                         required time                         14.238    
                         arrival time                          -7.119    
  -------------------------------------------------------------------
                         slack                                  7.119    

Slack (MET) :             7.127ns  (required time - arrival time)
  Source:                 DECIPHERER/curr_state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DECIPHERER/curr_state_reg[3]_rep__0/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.851ns  (logic 0.718ns (25.180%)  route 2.133ns (74.820%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.017ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.922ns = ( 13.922 - 10.000 ) 
    Source Clock Delay      (SCD):    4.259ns
    Clock Pessimism Removal (CPR):    0.320ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=45, routed)          2.777     4.259    DECIPHERER/clk
    SLICE_X44Y87         FDRE                                         r  DECIPHERER/curr_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y87         FDRE (Prop_fdre_C_Q)         0.419     4.678 r  DECIPHERER/curr_state_reg[1]/Q
                         net (fo=94, routed)          2.133     6.811    DECIPHERER/curr_state[1]
    SLICE_X44Y88         LUT6 (Prop_lut6_I2_O)        0.299     7.110 r  DECIPHERER/curr_state[3]_rep__0_i_1/O
                         net (fo=1, routed)           0.000     7.110    DECIPHERER/curr_state[3]_rep__0_i_1_n_11
    SLICE_X44Y88         FDRE                                         r  DECIPHERER/curr_state_reg[3]_rep__0/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=45, routed)          2.511    13.922    DECIPHERER/clk
    SLICE_X44Y88         FDRE                                         r  DECIPHERER/curr_state_reg[3]_rep__0/C
                         clock pessimism              0.320    14.242    
                         clock uncertainty           -0.035    14.207    
    SLICE_X44Y88         FDRE (Setup_fdre_C_D)        0.031    14.238    DECIPHERER/curr_state_reg[3]_rep__0
  -------------------------------------------------------------------
                         required time                         14.238    
                         arrival time                          -7.110    
  -------------------------------------------------------------------
                         slack                                  7.127    

Slack (MET) :             7.128ns  (required time - arrival time)
  Source:                 DECIPHERER/curr_state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DECIPHERER/curr_state_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.849ns  (logic 0.718ns (25.204%)  route 2.131ns (74.796%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.017ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.922ns = ( 13.922 - 10.000 ) 
    Source Clock Delay      (SCD):    4.259ns
    Clock Pessimism Removal (CPR):    0.320ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=45, routed)          2.777     4.259    DECIPHERER/clk
    SLICE_X44Y87         FDRE                                         r  DECIPHERER/curr_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y87         FDRE (Prop_fdre_C_Q)         0.419     4.678 r  DECIPHERER/curr_state_reg[1]/Q
                         net (fo=94, routed)          2.131     6.809    DECIPHERER/curr_state[1]
    SLICE_X44Y88         LUT6 (Prop_lut6_I2_O)        0.299     7.108 r  DECIPHERER/curr_state[3]_i_1/O
                         net (fo=1, routed)           0.000     7.108    DECIPHERER/next_state[3]
    SLICE_X44Y88         FDRE                                         r  DECIPHERER/curr_state_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=45, routed)          2.511    13.922    DECIPHERER/clk
    SLICE_X44Y88         FDRE                                         r  DECIPHERER/curr_state_reg[3]/C
                         clock pessimism              0.320    14.242    
                         clock uncertainty           -0.035    14.207    
    SLICE_X44Y88         FDRE (Setup_fdre_C_D)        0.029    14.236    DECIPHERER/curr_state_reg[3]
  -------------------------------------------------------------------
                         required time                         14.236    
                         arrival time                          -7.108    
  -------------------------------------------------------------------
                         slack                                  7.128    

Slack (MET) :             7.285ns  (required time - arrival time)
  Source:                 DECIPHERER/curr_state_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DECIPHERER/curr_state_reg[3]_rep/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.615ns  (logic 0.704ns (26.918%)  route 1.911ns (73.082%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.017ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.922ns = ( 13.922 - 10.000 ) 
    Source Clock Delay      (SCD):    4.259ns
    Clock Pessimism Removal (CPR):    0.320ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=45, routed)          2.777     4.259    DECIPHERER/clk
    SLICE_X44Y87         FDRE                                         r  DECIPHERER/curr_state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y87         FDRE (Prop_fdre_C_Q)         0.456     4.715 r  DECIPHERER/curr_state_reg[2]/Q
                         net (fo=147, routed)         1.140     5.855    DECIPHERER/curr_state[2]
    SLICE_X44Y88         LUT6 (Prop_lut6_I2_O)        0.124     5.979 r  DECIPHERER/curr_state[3]_i_2/O
                         net (fo=3, routed)           0.433     6.413    DECIPHERER/curr_state[3]_i_2_n_11
    SLICE_X44Y88         LUT6 (Prop_lut6_I0_O)        0.124     6.537 r  DECIPHERER/curr_state[3]_rep_i_1/O
                         net (fo=1, routed)           0.338     6.874    DECIPHERER/curr_state[3]_rep_i_1_n_11
    SLICE_X44Y88         FDRE                                         r  DECIPHERER/curr_state_reg[3]_rep/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=45, routed)          2.511    13.922    DECIPHERER/clk
    SLICE_X44Y88         FDRE                                         r  DECIPHERER/curr_state_reg[3]_rep/C
                         clock pessimism              0.320    14.242    
                         clock uncertainty           -0.035    14.207    
    SLICE_X44Y88         FDRE (Setup_fdre_C_D)       -0.047    14.160    DECIPHERER/curr_state_reg[3]_rep
  -------------------------------------------------------------------
                         required time                         14.160    
                         arrival time                          -6.874    
  -------------------------------------------------------------------
                         slack                                  7.285    

Slack (MET) :             7.302ns  (required time - arrival time)
  Source:                 ENCIPHERER/FSM_onehot_curr_state_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ENCIPHERER/FSM_onehot_curr_state_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.366ns  (logic 0.518ns (21.890%)  route 1.848ns (78.110%))
  Logic Levels:           0  
  Clock Path Skew:        -0.194ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.559ns = ( 13.559 - 10.000 ) 
    Source Clock Delay      (SCD):    4.105ns
    Clock Pessimism Removal (CPR):    0.353ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=45, routed)          2.623     4.105    ENCIPHERER/clk
    SLICE_X50Y95         FDRE                                         r  ENCIPHERER/FSM_onehot_curr_state_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y95         FDRE (Prop_fdre_C_Q)         0.518     4.623 r  ENCIPHERER/FSM_onehot_curr_state_reg[14]/Q
                         net (fo=34, routed)          1.848     6.472    ENCIPHERER/FSM_onehot_curr_state_reg_n_11_[14]
    SLICE_X43Y101        FDRE                                         r  ENCIPHERER/FSM_onehot_curr_state_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=45, routed)          2.148    13.559    ENCIPHERER/clk
    SLICE_X43Y101        FDRE                                         r  ENCIPHERER/FSM_onehot_curr_state_reg[15]/C
                         clock pessimism              0.353    13.912    
                         clock uncertainty           -0.035    13.876    
    SLICE_X43Y101        FDRE (Setup_fdre_C_D)       -0.103    13.773    ENCIPHERER/FSM_onehot_curr_state_reg[15]
  -------------------------------------------------------------------
                         required time                         13.773    
                         arrival time                          -6.472    
  -------------------------------------------------------------------
                         slack                                  7.302    

Slack (MET) :             7.385ns  (required time - arrival time)
  Source:                 DECIPHERER/curr_state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DECIPHERER/curr_state_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.609ns  (logic 0.718ns (27.525%)  route 1.891ns (72.475%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.765ns = ( 13.765 - 10.000 ) 
    Source Clock Delay      (SCD):    4.259ns
    Clock Pessimism Removal (CPR):    0.494ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=45, routed)          2.777     4.259    DECIPHERER/clk
    SLICE_X44Y87         FDRE                                         r  DECIPHERER/curr_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y87         FDRE (Prop_fdre_C_Q)         0.419     4.678 r  DECIPHERER/curr_state_reg[1]/Q
                         net (fo=94, routed)          1.891     6.569    DECIPHERER/curr_state[1]
    SLICE_X44Y87         LUT6 (Prop_lut6_I1_O)        0.299     6.868 r  DECIPHERER/curr_state[0]_i_1/O
                         net (fo=1, routed)           0.000     6.868    DECIPHERER/next_state[0]
    SLICE_X44Y87         FDRE                                         r  DECIPHERER/curr_state_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=45, routed)          2.354    13.765    DECIPHERER/clk
    SLICE_X44Y87         FDRE                                         r  DECIPHERER/curr_state_reg[0]/C
                         clock pessimism              0.494    14.259    
                         clock uncertainty           -0.035    14.224    
    SLICE_X44Y87         FDRE (Setup_fdre_C_D)        0.029    14.253    DECIPHERER/curr_state_reg[0]
  -------------------------------------------------------------------
                         required time                         14.253    
                         arrival time                          -6.868    
  -------------------------------------------------------------------
                         slack                                  7.385    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.180ns  (arrival time - required time)
  Source:                 ENCIPHERER/FSM_onehot_curr_state_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ENCIPHERER/FSM_onehot_curr_state_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.250ns  (logic 0.141ns (56.400%)  route 0.109ns (43.600%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.796ns
    Source Clock Delay      (SCD):    1.436ns
    Clock Pessimism Removal (CPR):    0.347ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=45, routed)          1.186     1.436    ENCIPHERER/clk
    SLICE_X53Y99         FDRE                                         r  ENCIPHERER/FSM_onehot_curr_state_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y99         FDRE (Prop_fdre_C_Q)         0.141     1.577 r  ENCIPHERER/FSM_onehot_curr_state_reg[6]/Q
                         net (fo=29, routed)          0.109     1.686    ENCIPHERER/FSM_onehot_curr_state_reg_n_11_[6]
    SLICE_X52Y99         FDRE                                         r  ENCIPHERER/FSM_onehot_curr_state_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=45, routed)          1.358     1.796    ENCIPHERER/clk
    SLICE_X52Y99         FDRE                                         r  ENCIPHERER/FSM_onehot_curr_state_reg[7]/C
                         clock pessimism             -0.347     1.449    
    SLICE_X52Y99         FDRE (Hold_fdre_C_D)         0.057     1.506    ENCIPHERER/FSM_onehot_curr_state_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.506    
                         arrival time                           1.686    
  -------------------------------------------------------------------
                         slack                                  0.180    

Slack (MET) :             0.226ns  (arrival time - required time)
  Source:                 VGA_CONTROL/VGA_INITIALS/COUNT/tmp_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            VGA_CONTROL/VGA_INITIALS/COUNT/tmp_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.208ns (58.224%)  route 0.149ns (41.776%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.811ns
    Source Clock Delay      (SCD):    1.416ns
    Clock Pessimism Removal (CPR):    0.395ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=45, routed)          1.167     1.416    VGA_CONTROL/VGA_INITIALS/COUNT/clk
    SLICE_X38Y83         FDRE                                         r  VGA_CONTROL/VGA_INITIALS/COUNT/tmp_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y83         FDRE (Prop_fdre_C_Q)         0.164     1.580 r  VGA_CONTROL/VGA_INITIALS/COUNT/tmp_reg[8]/Q
                         net (fo=4, routed)           0.149     1.729    VGA_CONTROL/VGA_INITIALS/COUNT/sel0[2]
    SLICE_X38Y83         LUT5 (Prop_lut5_I3_O)        0.044     1.773 r  VGA_CONTROL/VGA_INITIALS/COUNT/tmp[9]_i_1/O
                         net (fo=1, routed)           0.000     1.773    VGA_CONTROL/VGA_INITIALS/COUNT/plusOp[9]
    SLICE_X38Y83         FDRE                                         r  VGA_CONTROL/VGA_INITIALS/COUNT/tmp_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=45, routed)          1.374     1.811    VGA_CONTROL/VGA_INITIALS/COUNT/clk
    SLICE_X38Y83         FDRE                                         r  VGA_CONTROL/VGA_INITIALS/COUNT/tmp_reg[9]/C
                         clock pessimism             -0.395     1.416    
    SLICE_X38Y83         FDRE (Hold_fdre_C_D)         0.131     1.547    VGA_CONTROL/VGA_INITIALS/COUNT/tmp_reg[9]
  -------------------------------------------------------------------
                         required time                         -1.547    
                         arrival time                           1.773    
  -------------------------------------------------------------------
                         slack                                  0.226    

Slack (MET) :             0.237ns  (arrival time - required time)
  Source:                 VGA_CONTROL/VGA_INITIALS/COUNT/tmp_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            VGA_CONTROL/VGA_INITIALS/COUNT/tmp_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.358ns  (logic 0.209ns (58.341%)  route 0.149ns (41.659%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.811ns
    Source Clock Delay      (SCD):    1.416ns
    Clock Pessimism Removal (CPR):    0.395ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=45, routed)          1.167     1.416    VGA_CONTROL/VGA_INITIALS/COUNT/clk
    SLICE_X38Y83         FDRE                                         r  VGA_CONTROL/VGA_INITIALS/COUNT/tmp_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y83         FDRE (Prop_fdre_C_Q)         0.164     1.580 r  VGA_CONTROL/VGA_INITIALS/COUNT/tmp_reg[8]/Q
                         net (fo=4, routed)           0.149     1.729    VGA_CONTROL/VGA_INITIALS/COUNT/sel0[2]
    SLICE_X38Y83         LUT4 (Prop_lut4_I3_O)        0.045     1.774 r  VGA_CONTROL/VGA_INITIALS/COUNT/tmp[8]_i_1/O
                         net (fo=1, routed)           0.000     1.774    VGA_CONTROL/VGA_INITIALS/COUNT/plusOp[8]
    SLICE_X38Y83         FDRE                                         r  VGA_CONTROL/VGA_INITIALS/COUNT/tmp_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=45, routed)          1.374     1.811    VGA_CONTROL/VGA_INITIALS/COUNT/clk
    SLICE_X38Y83         FDRE                                         r  VGA_CONTROL/VGA_INITIALS/COUNT/tmp_reg[8]/C
                         clock pessimism             -0.395     1.416    
    SLICE_X38Y83         FDRE (Hold_fdre_C_D)         0.121     1.537    VGA_CONTROL/VGA_INITIALS/COUNT/tmp_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.537    
                         arrival time                           1.774    
  -------------------------------------------------------------------
                         slack                                  0.237    

Slack (MET) :             0.248ns  (arrival time - required time)
  Source:                 VGA_CONTROL/VGA_INITIALS/COUNT/tmp_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            VGA_CONTROL/VGA_INITIALS/COUNT/tmp_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.247ns (66.884%)  route 0.122ns (33.116%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.813ns
    Source Clock Delay      (SCD):    1.425ns
    Clock Pessimism Removal (CPR):    0.389ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=45, routed)          1.175     1.425    VGA_CONTROL/VGA_INITIALS/COUNT/clk
    SLICE_X42Y83         FDRE                                         r  VGA_CONTROL/VGA_INITIALS/COUNT/tmp_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y83         FDRE (Prop_fdre_C_Q)         0.148     1.573 r  VGA_CONTROL/VGA_INITIALS/COUNT/tmp_reg[4]/Q
                         net (fo=3, routed)           0.122     1.695    VGA_CONTROL/VGA_INITIALS/COUNT/tmp_reg_n_11_[4]
    SLICE_X42Y83         LUT6 (Prop_lut6_I4_O)        0.099     1.794 r  VGA_CONTROL/VGA_INITIALS/COUNT/tmp[5]_i_1/O
                         net (fo=1, routed)           0.000     1.794    VGA_CONTROL/VGA_INITIALS/COUNT/plusOp[5]
    SLICE_X42Y83         FDRE                                         r  VGA_CONTROL/VGA_INITIALS/COUNT/tmp_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=45, routed)          1.376     1.813    VGA_CONTROL/VGA_INITIALS/COUNT/clk
    SLICE_X42Y83         FDRE                                         r  VGA_CONTROL/VGA_INITIALS/COUNT/tmp_reg[5]/C
                         clock pessimism             -0.389     1.425    
    SLICE_X42Y83         FDRE (Hold_fdre_C_D)         0.121     1.546    VGA_CONTROL/VGA_INITIALS/COUNT/tmp_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.546    
                         arrival time                           1.794    
  -------------------------------------------------------------------
                         slack                                  0.248    

Slack (MET) :             0.249ns  (arrival time - required time)
  Source:                 ENCIPHERER/FSM_onehot_curr_state_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ENCIPHERER/FSM_onehot_curr_state_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.339ns  (logic 0.164ns (48.344%)  route 0.175ns (51.656%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.745ns
    Source Clock Delay      (SCD):    1.377ns
    Clock Pessimism Removal (CPR):    0.368ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=45, routed)          1.127     1.377    ENCIPHERER/clk
    SLICE_X50Y95         FDRE                                         r  ENCIPHERER/FSM_onehot_curr_state_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y95         FDRE (Prop_fdre_C_Q)         0.164     1.541 r  ENCIPHERER/FSM_onehot_curr_state_reg[13]/Q
                         net (fo=31, routed)          0.175     1.716    ENCIPHERER/FSM_onehot_curr_state_reg_n_11_[13]
    SLICE_X50Y95         FDRE                                         r  ENCIPHERER/FSM_onehot_curr_state_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=45, routed)          1.307     1.745    ENCIPHERER/clk
    SLICE_X50Y95         FDRE                                         r  ENCIPHERER/FSM_onehot_curr_state_reg[14]/C
                         clock pessimism             -0.368     1.377    
    SLICE_X50Y95         FDRE (Hold_fdre_C_D)         0.090     1.467    ENCIPHERER/FSM_onehot_curr_state_reg[14]
  -------------------------------------------------------------------
                         required time                         -1.467    
                         arrival time                           1.716    
  -------------------------------------------------------------------
                         slack                                  0.249    

Slack (MET) :             0.249ns  (arrival time - required time)
  Source:                 ENCIPHERER/FSM_onehot_curr_state_reg[21]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ENCIPHERER/FSM_onehot_curr_state_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.339ns  (logic 0.164ns (48.335%)  route 0.175ns (51.665%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.623ns
    Source Clock Delay      (SCD):    1.282ns
    Clock Pessimism Removal (CPR):    0.341ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=45, routed)          1.032     1.282    ENCIPHERER/clk
    SLICE_X60Y99         FDRE                                         r  ENCIPHERER/FSM_onehot_curr_state_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y99         FDRE (Prop_fdre_C_Q)         0.164     1.446 r  ENCIPHERER/FSM_onehot_curr_state_reg[21]/Q
                         net (fo=10, routed)          0.175     1.621    ENCIPHERER/FSM_onehot_curr_state_reg_n_11_[21]
    SLICE_X60Y99         FDRE                                         r  ENCIPHERER/FSM_onehot_curr_state_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=45, routed)          1.185     1.623    ENCIPHERER/clk
    SLICE_X60Y99         FDRE                                         r  ENCIPHERER/FSM_onehot_curr_state_reg[22]/C
                         clock pessimism             -0.341     1.282    
    SLICE_X60Y99         FDRE (Hold_fdre_C_D)         0.090     1.372    ENCIPHERER/FSM_onehot_curr_state_reg[22]
  -------------------------------------------------------------------
                         required time                         -1.372    
                         arrival time                           1.621    
  -------------------------------------------------------------------
                         slack                                  0.249    

Slack (MET) :             0.254ns  (arrival time - required time)
  Source:                 ENCIPHERER/FSM_onehot_curr_state_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ENCIPHERER/FSM_onehot_curr_state_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.315ns  (logic 0.141ns (44.779%)  route 0.174ns (55.221%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.801ns
    Source Clock Delay      (SCD):    1.439ns
    Clock Pessimism Removal (CPR):    0.363ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=45, routed)          1.189     1.439    ENCIPHERER/clk
    SLICE_X52Y95         FDRE                                         r  ENCIPHERER/FSM_onehot_curr_state_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y95         FDRE (Prop_fdre_C_Q)         0.141     1.580 r  ENCIPHERER/FSM_onehot_curr_state_reg[10]/Q
                         net (fo=34, routed)          0.174     1.753    ENCIPHERER/FSM_onehot_curr_state_reg_n_11_[10]
    SLICE_X52Y95         FDRE                                         r  ENCIPHERER/FSM_onehot_curr_state_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=45, routed)          1.364     1.801    ENCIPHERER/clk
    SLICE_X52Y95         FDRE                                         r  ENCIPHERER/FSM_onehot_curr_state_reg[11]/C
                         clock pessimism             -0.363     1.439    
    SLICE_X52Y95         FDRE (Hold_fdre_C_D)         0.061     1.500    ENCIPHERER/FSM_onehot_curr_state_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.500    
                         arrival time                           1.753    
  -------------------------------------------------------------------
                         slack                                  0.254    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 DECIPHERER/curr_state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DECIPHERER/curr_state_reg[3]_rep/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.541ns  (logic 0.186ns (34.402%)  route 0.355ns (65.598%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.203ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.901ns
    Source Clock Delay      (SCD):    1.391ns
    Clock Pessimism Removal (CPR):    0.307ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=45, routed)          1.141     1.391    DECIPHERER/clk
    SLICE_X44Y87         FDRE                                         r  DECIPHERER/curr_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y87         FDRE (Prop_fdre_C_Q)         0.141     1.532 r  DECIPHERER/curr_state_reg[0]/Q
                         net (fo=61, routed)          0.237     1.769    DECIPHERER/curr_state[0]
    SLICE_X44Y88         LUT6 (Prop_lut6_I1_O)        0.045     1.814 r  DECIPHERER/curr_state[3]_rep_i_1/O
                         net (fo=1, routed)           0.118     1.932    DECIPHERER/curr_state[3]_rep_i_1_n_11
    SLICE_X44Y88         FDRE                                         r  DECIPHERER/curr_state_reg[3]_rep/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=45, routed)          1.463     1.901    DECIPHERER/clk
    SLICE_X44Y88         FDRE                                         r  DECIPHERER/curr_state_reg[3]_rep/C
                         clock pessimism             -0.307     1.594    
    SLICE_X44Y88         FDRE (Hold_fdre_C_D)         0.075     1.669    DECIPHERER/curr_state_reg[3]_rep
  -------------------------------------------------------------------
                         required time                         -1.669    
                         arrival time                           1.932    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.273ns  (arrival time - required time)
  Source:                 VGA_CONTROL/VGA_INITIALS/COUNT/tmp_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            VGA_CONTROL/VGA_INITIALS/COUNT/tmp_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.404ns  (logic 0.207ns (51.207%)  route 0.197ns (48.793%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.813ns
    Source Clock Delay      (SCD):    1.425ns
    Clock Pessimism Removal (CPR):    0.389ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=45, routed)          1.175     1.425    VGA_CONTROL/VGA_INITIALS/COUNT/clk
    SLICE_X42Y83         FDRE                                         r  VGA_CONTROL/VGA_INITIALS/COUNT/tmp_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y83         FDRE (Prop_fdre_C_Q)         0.164     1.589 r  VGA_CONTROL/VGA_INITIALS/COUNT/tmp_reg[1]/Q
                         net (fo=6, routed)           0.197     1.786    VGA_CONTROL/VGA_INITIALS/COUNT/tmp_reg_n_11_[1]
    SLICE_X42Y83         LUT3 (Prop_lut3_I1_O)        0.043     1.829 r  VGA_CONTROL/VGA_INITIALS/COUNT/tmp[2]_i_1/O
                         net (fo=1, routed)           0.000     1.829    VGA_CONTROL/VGA_INITIALS/COUNT/plusOp[2]
    SLICE_X42Y83         FDRE                                         r  VGA_CONTROL/VGA_INITIALS/COUNT/tmp_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=45, routed)          1.376     1.813    VGA_CONTROL/VGA_INITIALS/COUNT/clk
    SLICE_X42Y83         FDRE                                         r  VGA_CONTROL/VGA_INITIALS/COUNT/tmp_reg[2]/C
                         clock pessimism             -0.389     1.425    
    SLICE_X42Y83         FDRE (Hold_fdre_C_D)         0.131     1.556    VGA_CONTROL/VGA_INITIALS/COUNT/tmp_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.556    
                         arrival time                           1.829    
  -------------------------------------------------------------------
                         slack                                  0.273    

Slack (MET) :             0.273ns  (arrival time - required time)
  Source:                 VGA_CONTROL/VGA_INITIALS/COUNT/tmp_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            VGA_CONTROL/VGA_INITIALS/COUNT/tmp_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.404ns  (logic 0.207ns (51.207%)  route 0.197ns (48.793%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.813ns
    Source Clock Delay      (SCD):    1.425ns
    Clock Pessimism Removal (CPR):    0.389ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=45, routed)          1.175     1.425    VGA_CONTROL/VGA_INITIALS/COUNT/clk
    SLICE_X42Y83         FDRE                                         r  VGA_CONTROL/VGA_INITIALS/COUNT/tmp_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y83         FDRE (Prop_fdre_C_Q)         0.164     1.589 r  VGA_CONTROL/VGA_INITIALS/COUNT/tmp_reg[1]/Q
                         net (fo=6, routed)           0.197     1.786    VGA_CONTROL/VGA_INITIALS/COUNT/tmp_reg_n_11_[1]
    SLICE_X42Y83         LUT5 (Prop_lut5_I2_O)        0.043     1.829 r  VGA_CONTROL/VGA_INITIALS/COUNT/tmp[4]_i_1/O
                         net (fo=1, routed)           0.000     1.829    VGA_CONTROL/VGA_INITIALS/COUNT/plusOp[4]
    SLICE_X42Y83         FDRE                                         r  VGA_CONTROL/VGA_INITIALS/COUNT/tmp_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=45, routed)          1.376     1.813    VGA_CONTROL/VGA_INITIALS/COUNT/clk
    SLICE_X42Y83         FDRE                                         r  VGA_CONTROL/VGA_INITIALS/COUNT/tmp_reg[4]/C
                         clock pessimism             -0.389     1.425    
    SLICE_X42Y83         FDRE (Hold_fdre_C_D)         0.131     1.556    VGA_CONTROL/VGA_INITIALS/COUNT/tmp_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.556    
                         arrival time                           1.829    
  -------------------------------------------------------------------
                         slack                                  0.273    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X44Y87  DECIPHERER/curr_state_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X44Y87  DECIPHERER/curr_state_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X44Y87  DECIPHERER/curr_state_reg[2]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X44Y88  DECIPHERER/curr_state_reg[3]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X44Y88  DECIPHERER/curr_state_reg[3]_rep/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X44Y88  DECIPHERER/curr_state_reg[3]_rep__0/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X45Y88  DECIPHERER/curr_state_reg[4]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X45Y88  DECIPHERER/curr_state_reg[4]_rep/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X45Y88  DECIPHERER/curr_state_reg[4]_rep__0/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X43Y83  VGA_CONTROL/VGA_INITIALS/COUNT/tmp_reg[0]/C
Low Pulse Width   Slow    FDSE/C   n/a            0.500         5.000       4.500      SLICE_X51Y95  ENCIPHERER/FSM_onehot_curr_state_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X49Y94  ENCIPHERER/FSM_onehot_curr_state_reg[12]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X50Y95  ENCIPHERER/FSM_onehot_curr_state_reg[13]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X50Y95  ENCIPHERER/FSM_onehot_curr_state_reg[14]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X44Y87  DECIPHERER/curr_state_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X44Y87  DECIPHERER/curr_state_reg[1]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X44Y87  DECIPHERER/curr_state_reg[2]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X44Y88  DECIPHERER/curr_state_reg[3]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X44Y88  DECIPHERER/curr_state_reg[3]_rep/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X44Y88  DECIPHERER/curr_state_reg[3]_rep__0/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X43Y83  VGA_CONTROL/VGA_INITIALS/COUNT/tmp_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X42Y83  VGA_CONTROL/VGA_INITIALS/COUNT/tmp_reg[1]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X42Y83  VGA_CONTROL/VGA_INITIALS/COUNT/tmp_reg[2]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X52Y95  ENCIPHERER/FSM_onehot_curr_state_reg[10]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X52Y95  ENCIPHERER/FSM_onehot_curr_state_reg[10]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X52Y95  ENCIPHERER/FSM_onehot_curr_state_reg[11]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X52Y95  ENCIPHERER/FSM_onehot_curr_state_reg[11]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X46Y98  ENCIPHERER/FSM_onehot_curr_state_reg[17]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X46Y98  ENCIPHERER/FSM_onehot_curr_state_reg[18]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X46Y98  ENCIPHERER/FSM_onehot_curr_state_reg[19]/C



