{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1386893004364 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1386893004364 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Dec 12 19:03:24 2013 " "Processing started: Thu Dec 12 19:03:24 2013" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1386893004364 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1386893004364 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off audio2 -c audio2 " "Command: quartus_map --read_settings_files=on --write_settings_files=off audio2 -c audio2" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1386893004364 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1386893005319 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "4 sine_wave_synthesizer.v(112) " "Verilog HDL Expression warning at sine_wave_synthesizer.v(112): truncated literal to match 4 bits" {  } { { "sine_wave_synthesizer.v" "" { Text "G:/final project/sine_wave_synthesizer.v" 112 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Quartus II" 0 -1 1386893005383 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "4 sine_wave_synthesizer.v(177) " "Verilog HDL Expression warning at sine_wave_synthesizer.v(177): truncated literal to match 4 bits" {  } { { "sine_wave_synthesizer.v" "" { Text "G:/final project/sine_wave_synthesizer.v" 177 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Quartus II" 0 -1 1386893005383 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "4 sine_wave_synthesizer.v(216) " "Verilog HDL Expression warning at sine_wave_synthesizer.v(216): truncated literal to match 4 bits" {  } { { "sine_wave_synthesizer.v" "" { Text "G:/final project/sine_wave_synthesizer.v" 216 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Quartus II" 0 -1 1386893005384 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sine_wave_synthesizer.v 2 2 " "Found 2 design units, including 2 entities, in source file sine_wave_synthesizer.v" { { "Info" "ISGN_ENTITY_NAME" "1 sine_wave_synthesizer " "Found entity 1: sine_wave_synthesizer" {  } { { "sine_wave_synthesizer.v" "" { Text "G:/final project/sine_wave_synthesizer.v" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1386893005388 ""} { "Info" "ISGN_ENTITY_NAME" "2 sine_table " "Found entity 2: sine_table" {  } { { "sine_wave_synthesizer.v" "" { Text "G:/final project/sine_wave_synthesizer.v" 820 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1386893005388 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1386893005388 ""}
{ "Error" "EVRFX_VERI_IDENTIFIER_ALREADY_DECLARED" "c1 audio2.v(573) " "Verilog HDL Declaration error at audio2.v(573): identifier \"c1\" is already declared in the present scope" {  } { { "audio2.v" "" { Text "G:/final project/audio2.v" 573 0 0 } }  } 0 10149 "Verilog HDL Declaration error at %2!s!: identifier \"%1!s!\" is already declared in the present scope" 0 0 "Quartus II" 0 -1 1386893005393 ""}
{ "Error" "EVRFX_VERI_DESIGN_UNIT_IGNORED" "audio2 audio2.v(5) " "Ignored design unit \"audio2\" at audio2.v(5) due to previous errors" {  } { { "audio2.v" "" { Text "G:/final project/audio2.v" 5 0 0 } }  } 0 10112 "Ignored design unit \"%1!s!\" at %2!s! due to previous errors" 0 0 "Quartus II" 0 -1 1386893005394 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "audio2.v 0 0 " "Found 0 design units, including 0 entities, in source file audio2.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1386893005394 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "scale.v(103) " "Verilog HDL information at scale.v(103): always construct contains both blocking and non-blocking assignments" {  } { { "scale.v" "" { Text "G:/final project/scale.v" 103 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Quartus II" 0 -1 1386893005399 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "scale.v 1 1 " "Found 1 design units, including 1 entities, in source file scale.v" { { "Info" "ISGN_ENTITY_NAME" "1 scale " "Found entity 1: scale" {  } { { "scale.v" "" { Text "G:/final project/scale.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1386893005400 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1386893005400 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "c1 C1 notegen.v(6) " "Verilog HDL Declaration information at notegen.v(6): object \"c1\" differs only in case from object \"C1\" in the same scope" {  } { { "notegen.v" "" { Text "G:/final project/notegen.v" 6 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1386893005406 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "csdf1 CSDF1 notegen.v(7) " "Verilog HDL Declaration information at notegen.v(7): object \"csdf1\" differs only in case from object \"CSDF1\" in the same scope" {  } { { "notegen.v" "" { Text "G:/final project/notegen.v" 7 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1386893005406 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "d1 D1 notegen.v(8) " "Verilog HDL Declaration information at notegen.v(8): object \"d1\" differs only in case from object \"D1\" in the same scope" {  } { { "notegen.v" "" { Text "G:/final project/notegen.v" 8 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1386893005406 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "dsef1 DSEF1 notegen.v(9) " "Verilog HDL Declaration information at notegen.v(9): object \"dsef1\" differs only in case from object \"DSEF1\" in the same scope" {  } { { "notegen.v" "" { Text "G:/final project/notegen.v" 9 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1386893005406 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "e1 E1 notegen.v(10) " "Verilog HDL Declaration information at notegen.v(10): object \"e1\" differs only in case from object \"E1\" in the same scope" {  } { { "notegen.v" "" { Text "G:/final project/notegen.v" 10 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1386893005406 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "f1 F1 notegen.v(11) " "Verilog HDL Declaration information at notegen.v(11): object \"f1\" differs only in case from object \"F1\" in the same scope" {  } { { "notegen.v" "" { Text "G:/final project/notegen.v" 11 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1386893005406 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "fsgf1 FSGF1 notegen.v(12) " "Verilog HDL Declaration information at notegen.v(12): object \"fsgf1\" differs only in case from object \"FSGF1\" in the same scope" {  } { { "notegen.v" "" { Text "G:/final project/notegen.v" 12 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1386893005406 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "g1 G1 notegen.v(13) " "Verilog HDL Declaration information at notegen.v(13): object \"g1\" differs only in case from object \"G1\" in the same scope" {  } { { "notegen.v" "" { Text "G:/final project/notegen.v" 13 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1386893005406 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "gsaf1 GSAF1 notegen.v(14) " "Verilog HDL Declaration information at notegen.v(14): object \"gsaf1\" differs only in case from object \"GSAF1\" in the same scope" {  } { { "notegen.v" "" { Text "G:/final project/notegen.v" 14 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1386893005406 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "a1 A1 notegen.v(15) " "Verilog HDL Declaration information at notegen.v(15): object \"a1\" differs only in case from object \"A1\" in the same scope" {  } { { "notegen.v" "" { Text "G:/final project/notegen.v" 15 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1386893005406 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "asbf1 ASBF1 notegen.v(16) " "Verilog HDL Declaration information at notegen.v(16): object \"asbf1\" differs only in case from object \"ASBF1\" in the same scope" {  } { { "notegen.v" "" { Text "G:/final project/notegen.v" 16 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1386893005406 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "b1 B1 notegen.v(17) " "Verilog HDL Declaration information at notegen.v(17): object \"b1\" differs only in case from object \"B1\" in the same scope" {  } { { "notegen.v" "" { Text "G:/final project/notegen.v" 17 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1386893005406 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "c2 C2 notegen.v(19) " "Verilog HDL Declaration information at notegen.v(19): object \"c2\" differs only in case from object \"C2\" in the same scope" {  } { { "notegen.v" "" { Text "G:/final project/notegen.v" 19 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1386893005406 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "csdf2 CSDF2 notegen.v(20) " "Verilog HDL Declaration information at notegen.v(20): object \"csdf2\" differs only in case from object \"CSDF2\" in the same scope" {  } { { "notegen.v" "" { Text "G:/final project/notegen.v" 20 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1386893005406 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "d2 D2 notegen.v(21) " "Verilog HDL Declaration information at notegen.v(21): object \"d2\" differs only in case from object \"D2\" in the same scope" {  } { { "notegen.v" "" { Text "G:/final project/notegen.v" 21 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1386893005406 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "dsef2 DSEF2 notegen.v(22) " "Verilog HDL Declaration information at notegen.v(22): object \"dsef2\" differs only in case from object \"DSEF2\" in the same scope" {  } { { "notegen.v" "" { Text "G:/final project/notegen.v" 22 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1386893005407 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "e2 E2 notegen.v(23) " "Verilog HDL Declaration information at notegen.v(23): object \"e2\" differs only in case from object \"E2\" in the same scope" {  } { { "notegen.v" "" { Text "G:/final project/notegen.v" 23 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1386893005407 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "f2 F2 notegen.v(24) " "Verilog HDL Declaration information at notegen.v(24): object \"f2\" differs only in case from object \"F2\" in the same scope" {  } { { "notegen.v" "" { Text "G:/final project/notegen.v" 24 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1386893005407 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "fsgf2 FSGF2 notegen.v(25) " "Verilog HDL Declaration information at notegen.v(25): object \"fsgf2\" differs only in case from object \"FSGF2\" in the same scope" {  } { { "notegen.v" "" { Text "G:/final project/notegen.v" 25 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1386893005407 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "g2 G2 notegen.v(26) " "Verilog HDL Declaration information at notegen.v(26): object \"g2\" differs only in case from object \"G2\" in the same scope" {  } { { "notegen.v" "" { Text "G:/final project/notegen.v" 26 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1386893005407 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "gsaf2 GSAF2 notegen.v(27) " "Verilog HDL Declaration information at notegen.v(27): object \"gsaf2\" differs only in case from object \"GSAF2\" in the same scope" {  } { { "notegen.v" "" { Text "G:/final project/notegen.v" 27 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1386893005407 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "a2 A2 notegen.v(28) " "Verilog HDL Declaration information at notegen.v(28): object \"a2\" differs only in case from object \"A2\" in the same scope" {  } { { "notegen.v" "" { Text "G:/final project/notegen.v" 28 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1386893005407 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "asbf2 ASBF2 notegen.v(29) " "Verilog HDL Declaration information at notegen.v(29): object \"asbf2\" differs only in case from object \"ASBF2\" in the same scope" {  } { { "notegen.v" "" { Text "G:/final project/notegen.v" 29 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1386893005407 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "b2 B2 notegen.v(30) " "Verilog HDL Declaration information at notegen.v(30): object \"b2\" differs only in case from object \"B2\" in the same scope" {  } { { "notegen.v" "" { Text "G:/final project/notegen.v" 30 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1386893005407 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "c3 C3 notegen.v(32) " "Verilog HDL Declaration information at notegen.v(32): object \"c3\" differs only in case from object \"C3\" in the same scope" {  } { { "notegen.v" "" { Text "G:/final project/notegen.v" 32 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1386893005407 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "csdf3 CSDF3 notegen.v(33) " "Verilog HDL Declaration information at notegen.v(33): object \"csdf3\" differs only in case from object \"CSDF3\" in the same scope" {  } { { "notegen.v" "" { Text "G:/final project/notegen.v" 33 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1386893005407 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "d3 D3 notegen.v(34) " "Verilog HDL Declaration information at notegen.v(34): object \"d3\" differs only in case from object \"D3\" in the same scope" {  } { { "notegen.v" "" { Text "G:/final project/notegen.v" 34 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1386893005407 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "dsef3 DSEF3 notegen.v(35) " "Verilog HDL Declaration information at notegen.v(35): object \"dsef3\" differs only in case from object \"DSEF3\" in the same scope" {  } { { "notegen.v" "" { Text "G:/final project/notegen.v" 35 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1386893005407 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "e3 E3 notegen.v(36) " "Verilog HDL Declaration information at notegen.v(36): object \"e3\" differs only in case from object \"E3\" in the same scope" {  } { { "notegen.v" "" { Text "G:/final project/notegen.v" 36 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1386893005407 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "f3 F3 notegen.v(37) " "Verilog HDL Declaration information at notegen.v(37): object \"f3\" differs only in case from object \"F3\" in the same scope" {  } { { "notegen.v" "" { Text "G:/final project/notegen.v" 37 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1386893005407 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "fsgf3 FSGF3 notegen.v(38) " "Verilog HDL Declaration information at notegen.v(38): object \"fsgf3\" differs only in case from object \"FSGF3\" in the same scope" {  } { { "notegen.v" "" { Text "G:/final project/notegen.v" 38 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1386893005407 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "g3 G3 notegen.v(39) " "Verilog HDL Declaration information at notegen.v(39): object \"g3\" differs only in case from object \"G3\" in the same scope" {  } { { "notegen.v" "" { Text "G:/final project/notegen.v" 39 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1386893005408 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "gsaf3 GSAF3 notegen.v(40) " "Verilog HDL Declaration information at notegen.v(40): object \"gsaf3\" differs only in case from object \"GSAF3\" in the same scope" {  } { { "notegen.v" "" { Text "G:/final project/notegen.v" 40 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1386893005408 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "a3 A3 notegen.v(41) " "Verilog HDL Declaration information at notegen.v(41): object \"a3\" differs only in case from object \"A3\" in the same scope" {  } { { "notegen.v" "" { Text "G:/final project/notegen.v" 41 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1386893005408 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "asbf3 ASBF3 notegen.v(42) " "Verilog HDL Declaration information at notegen.v(42): object \"asbf3\" differs only in case from object \"ASBF3\" in the same scope" {  } { { "notegen.v" "" { Text "G:/final project/notegen.v" 42 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1386893005408 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "b3 B3 notegen.v(43) " "Verilog HDL Declaration information at notegen.v(43): object \"b3\" differs only in case from object \"B3\" in the same scope" {  } { { "notegen.v" "" { Text "G:/final project/notegen.v" 43 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1386893005408 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "notegen.v 1 1 " "Found 1 design units, including 1 entities, in source file notegen.v" { { "Info" "ISGN_ENTITY_NAME" "1 notegen " "Found entity 1: notegen" {  } { { "notegen.v" "" { Text "G:/final project/notegen.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1386893005408 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1386893005408 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "charlier.v(103) " "Verilog HDL information at charlier.v(103): always construct contains both blocking and non-blocking assignments" {  } { { "charlier.v" "" { Text "G:/final project/charlier.v" 103 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Quartus II" 0 -1 1386893005414 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "charlier.v 1 1 " "Found 1 design units, including 1 entities, in source file charlier.v" { { "Info" "ISGN_ENTITY_NAME" "1 charlier " "Found entity 1: charlier" {  } { { "charlier.v" "" { Text "G:/final project/charlier.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1386893005415 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1386893005415 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "charliel.v(103) " "Verilog HDL information at charliel.v(103): always construct contains both blocking and non-blocking assignments" {  } { { "charliel.v" "" { Text "G:/final project/charliel.v" 103 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Quartus II" 0 -1 1386893005420 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "10 charliel.v(376) " "Verilog HDL Expression warning at charliel.v(376): truncated literal to match 10 bits" {  } { { "charliel.v" "" { Text "G:/final project/charliel.v" 376 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Quartus II" 0 -1 1386893005420 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "charliel.v 1 1 " "Found 1 design units, including 1 entities, in source file charliel.v" { { "Info" "ISGN_ENTITY_NAME" "1 charliel " "Found entity 1: charliel" {  } { { "charliel.v" "" { Text "G:/final project/charliel.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1386893005421 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1386893005421 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "badromr.v(103) " "Verilog HDL information at badromr.v(103): always construct contains both blocking and non-blocking assignments" {  } { { "badromr.v" "" { Text "G:/final project/badromr.v" 103 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Quartus II" 0 -1 1386893005427 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "badromr.v 1 1 " "Found 1 design units, including 1 entities, in source file badromr.v" { { "Info" "ISGN_ENTITY_NAME" "1 badromr " "Found entity 1: badromr" {  } { { "badromr.v" "" { Text "G:/final project/badromr.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1386893005428 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1386893005428 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "badroml.v(103) " "Verilog HDL information at badroml.v(103): always construct contains both blocking and non-blocking assignments" {  } { { "badroml.v" "" { Text "G:/final project/badroml.v" 103 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Quartus II" 0 -1 1386893005433 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "badroml.v 1 1 " "Found 1 design units, including 1 entities, in source file badroml.v" { { "Info" "ISGN_ENTITY_NAME" "1 badroml " "Found entity 1: badroml" {  } { { "badroml.v" "" { Text "G:/final project/badroml.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1386893005434 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1386893005434 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "audio_clock.v 1 1 " "Found 1 design units, including 1 entities, in source file audio_clock.v" { { "Info" "ISGN_ENTITY_NAME" "1 audio_clock " "Found entity 1: audio_clock" {  } { { "audio_clock.v" "" { Text "G:/final project/audio_clock.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1386893005439 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1386893005439 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "audio_converter.v 1 1 " "Found 1 design units, including 1 entities, in source file audio_converter.v" { { "Info" "ISGN_ENTITY_NAME" "1 audio_converter " "Found entity 1: audio_converter" {  } { { "audio_converter.v" "" { Text "G:/final project/audio_converter.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1386893005443 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1386893005443 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hex_7seg.v 1 1 " "Found 1 design units, including 1 entities, in source file hex_7seg.v" { { "Info" "ISGN_ENTITY_NAME" "1 hex_7seg " "Found entity 1: hex_7seg" {  } { { "hex_7seg.v" "" { Text "G:/final project/hex_7seg.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1386893005448 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1386893005448 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "i2c_ac_config.v 1 1 " "Found 1 design units, including 1 entities, in source file i2c_ac_config.v" { { "Info" "ISGN_ENTITY_NAME" "1 I2C_AV_Config " "Found entity 1: I2C_AV_Config" {  } { { "I2C_AC_Config.v" "" { Text "G:/final project/I2C_AC_Config.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1386893005453 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1386893005453 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "i2c_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file i2c_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 I2C_Controller " "Found entity 1: I2C_Controller" {  } { { "I2C_Controller.v" "" { Text "G:/final project/I2C_Controller.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1386893005458 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1386893005458 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "reset_delay.v 1 1 " "Found 1 design units, including 1 entities, in source file reset_delay.v" { { "Info" "ISGN_ENTITY_NAME" "1 Reset_Delay " "Found entity 1: Reset_Delay" {  } { { "reset_delay.v" "" { Text "G:/final project/reset_delay.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1386893005463 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1386893005463 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga_audio_pll.v 1 1 " "Found 1 design units, including 1 entities, in source file vga_audio_pll.v" { { "Info" "ISGN_ENTITY_NAME" "1 VGA_Audio_PLL " "Found entity 1: VGA_Audio_PLL" {  } { { "VGA_Audio_PLL.v" "" { Text "G:/final project/VGA_Audio_PLL.v" 36 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1386893005469 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1386893005469 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "square_wave_synthesizer.v 1 1 " "Found 1 design units, including 1 entities, in source file square_wave_synthesizer.v" { { "Info" "ISGN_ENTITY_NAME" "1 square_wave_synthesizer " "Found entity 1: square_wave_synthesizer" {  } { { "square_wave_synthesizer.v" "" { Text "G:/final project/square_wave_synthesizer.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1386893005473 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1386893005473 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hexdisplay.v 2 2 " "Found 2 design units, including 2 entities, in source file hexdisplay.v" { { "Info" "ISGN_ENTITY_NAME" "1 blankHexDisplay " "Found entity 1: blankHexDisplay" {  } { { "hexDisplay.v" "" { Text "G:/final project/hexDisplay.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1386893005478 ""} { "Info" "ISGN_ENTITY_NAME" "2 hexDisplay " "Found entity 2: hexDisplay" {  } { { "hexDisplay.v" "" { Text "G:/final project/hexDisplay.v" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1386893005478 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1386893005478 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "oneshot.v 1 1 " "Found 1 design units, including 1 entities, in source file oneshot.v" { { "Info" "ISGN_ENTITY_NAME" "1 oneshot " "Found entity 1: oneshot" {  } { { "oneshot.v" "" { Text "G:/final project/oneshot.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1386893005483 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1386893005483 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "keyboard.v(48) " "Verilog HDL information at keyboard.v(48): always construct contains both blocking and non-blocking assignments" {  } { { "keyboard.v" "" { Text "G:/final project/keyboard.v" 48 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Quartus II" 0 -1 1386893005489 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "keyboard.v 1 1 " "Found 1 design units, including 1 entities, in source file keyboard.v" { { "Info" "ISGN_ENTITY_NAME" "1 keyboard " "Found entity 1: keyboard" {  } { { "keyboard.v" "" { Text "G:/final project/keyboard.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1386893005489 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1386893005489 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "testkeyboard.v 1 1 " "Found 1 design units, including 1 entities, in source file testkeyboard.v" { { "Info" "ISGN_ENTITY_NAME" "1 testkeyboard " "Found entity 1: testkeyboard" {  } { { "testkeyboard.v" "" { Text "G:/final project/testkeyboard.v" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1386893005495 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1386893005495 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "modedisplay.v 1 1 " "Found 1 design units, including 1 entities, in source file modedisplay.v" { { "Info" "ISGN_ENTITY_NAME" "1 modedisplay " "Found entity 1: modedisplay" {  } { { "modedisplay.v" "" { Text "G:/final project/modedisplay.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1386893005501 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1386893005501 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tonedisplay.v 1 1 " "Found 1 design units, including 1 entities, in source file tonedisplay.v" { { "Info" "ISGN_ENTITY_NAME" "1 tonedisplay " "Found entity 1: tonedisplay" {  } { { "tonedisplay.v" "" { Text "G:/final project/tonedisplay.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1386893005507 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1386893005507 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "volumedisplay.v 1 1 " "Found 1 design units, including 1 entities, in source file volumedisplay.v" { { "Info" "ISGN_ENTITY_NAME" "1 volumedisplay " "Found entity 1: volumedisplay" {  } { { "volumedisplay.v" "" { Text "G:/final project/volumedisplay.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1386893005513 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1386893005513 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "vga_sync.v(41) " "Verilog HDL information at vga_sync.v(41): always construct contains both blocking and non-blocking assignments" {  } { { "vga_sync.v" "" { Text "G:/final project/vga_sync.v" 41 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Quartus II" 0 -1 1386893005518 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "vga_sync.v(69) " "Verilog HDL information at vga_sync.v(69): always construct contains both blocking and non-blocking assignments" {  } { { "vga_sync.v" "" { Text "G:/final project/vga_sync.v" 69 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Quartus II" 0 -1 1386893005518 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga_sync.v 1 1 " "Found 1 design units, including 1 entities, in source file vga_sync.v" { { "Info" "ISGN_ENTITY_NAME" "1 vga_sync " "Found entity 1: vga_sync" {  } { { "vga_sync.v" "" { Text "G:/final project/vga_sync.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1386893005518 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1386893005518 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bars.v 1 1 " "Found 1 design units, including 1 entities, in source file bars.v" { { "Info" "ISGN_ENTITY_NAME" "1 bars " "Found entity 1: bars" {  } { { "bars.v" "" { Text "G:/final project/bars.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1386893005525 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1386893005525 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "G:/final project/output_files/audio2.map.smsg " "Generated suppressed messages file G:/final project/output_files/audio2.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Quartus II" 0 -1 1386893005569 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 2 s 5 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was unsuccessful. 2 errors, 5 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "459 " "Peak virtual memory: 459 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1386893005784 ""} { "Error" "EQEXE_END_BANNER_TIME" "Thu Dec 12 19:03:25 2013 " "Processing ended: Thu Dec 12 19:03:25 2013" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1386893005784 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1386893005784 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1386893005784 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1386893005784 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 4 s 5 s " "Quartus II Full Compilation was unsuccessful. 4 errors, 5 warnings" {  } {  } 0 293001 "Quartus II %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1386893006421 ""}
