$version Generated by Yosys-SMTBMC $end
$timescale 1ns $end
$var integer 32 t smt_step $end
$var event 1 ! smt_clock $end
$scope module top $end
$scope module _witness_ $end
$var wire 1 n0 anyinit_auto_clk2fflogic_cc_95_sample_data_28 $end
$upscope $end
$var wire 1 n1 clk $end
$scope module top_1 $end
$var wire 1 n2 _0_ $end
$var wire 3 n3 w $end
$var wire 1 n4 y $end
$upscope $end
$scope module top_2 $end
$var wire 3 n5 w $end
$var wire 1 n6 y $end
$upscope $end
$var wire 3 n7 w $end
$var wire 1 n8 y_1 $end
$var wire 1 n9 y_2 $end
$upscope $end
$enddefinitions $end
#0
1!
b00000000000000000000000000000000 t
b0 n0
b0 n1
b1 n2
b100 n3
b0 n4
b100 n5
b1 n6
b100 n7
b0 n8
b1 n9
#5
#10
1!
b00000000000000000000000000000001 t
b0 n0
b1 n1
b1 n2
b000 n3
b1 n4
b000 n5
b1 n6
b000 n7
b1 n8
b1 n9
#15
#20
1!
b00000000000000000000000000000010 t
