verilog xil_defaultlib --include "../../../../term_project_v0.srcs/sources_1/bd/design_1/ipshared/ec67/hdl" --include "../../../../term_project_v0.srcs/sources_1/bd/design_1/ip/design_1_myip_0_0/src/clk_wiz_0" --include "../../../../term_project_v0.srcs/sources_1/bd/design_1/ipshared/70cf/hdl" --include "../../../../term_project_v0.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0" \
"../../../bd/design_1/ip/design_1_xbar_0/sim/design_1_xbar_0.v" \
"../../../bd/design_1/ip/design_1_blk_mem_gen_0_0/sim/design_1_blk_mem_gen_0_0.v" \
"../../../bd/design_1/ip/design_1_myip_0_0/src/clk_wiz_0/clk_wiz_0_clk_wiz.v" \
"../../../bd/design_1/ip/design_1_myip_0_0/src/clk_wiz_0/clk_wiz_0.v" \
"../../../bd/design_1/28_Verilog_V0/term_project_v0.srcs/sources_1/new/my_pe_2.v" \
"../../../bd/design_1/ipshared/239c/hdl/myip_v1_0_S00_AXI.v" \
"../../../bd/design_1/28_Verilog_V0/term_project_v0.srcs/sources_1/new/pe_array_v0_7.v" \
"../../../bd/design_1/ipshared/239c/hdl/myip_v1_0.v" \
"../../../bd/design_1/ip/design_1_myip_0_0/sim/design_1_myip_0_0.v" \
"../../../bd/design_1/ip/design_1_processing_system7_0_0/sim/design_1_processing_system7_0_0.v" \
"../../../bd/design_1/sim/design_1.v" \
"../../../bd/design_1/ip/design_1_auto_pc_1/sim/design_1_auto_pc_1.v" \
"../../../bd/design_1/ip/design_1_auto_pc_0/sim/design_1_auto_pc_0.v" \

verilog xil_defaultlib "glbl.v"

nosort
