CODE:
module mux(A,B,select,out);
input A,B,select;
output reg out;
always@(select or A or B)
if (select == 1)
out = A;
else
out = B;
endmodule
TEST BENCH:
module tb();
reg A,B,select;
wire out;
mux ut(A,B,select,out);
initial begin
A=1'b1;B=1'b1;
select = 1'b1;#100;
A = 1'b0;B=1'b1;
select = 1'b0; #100; A=1'b1;B=1'b0;
select = 1'b1; #100; A=1'b1;B=1'b0;
select = 1'b1;#100;
end
endmodule
