=====
SETUP
-1.407
19.370
17.963
u_z80/u_cz80/ff_a_14_s0
6.375
6.607
u_exp_slot0/n28_s9
9.035
9.406
u_exp_slot0/n28_s5
10.361
10.814
u_sdram/n830_s27
12.619
13.174
u_sdram/n822_s12
13.440
13.995
u_sdram/n822_s11
14.679
15.228
u_sdram/n822_s10
15.230
15.785
u_sdram/n822_s9
16.469
16.931
u_sdram/n822_s14
16.932
17.303
u_sdram/ff_sdr_address_10_s1
19.370
=====
SETUP
-0.652
18.615
17.963
u_z80/u_cz80/ff_a_14_s0
6.375
6.607
u_exp_slot0/n28_s9
9.035
9.406
u_exp_slot0/n28_s5
10.361
10.814
u_exp_slot3/n28_s1
12.280
12.797
u_sdram/n19_s12
13.694
14.065
u_sdram/n19_s18
14.069
14.618
u_sdram/n19_s5
14.620
15.175
u_sdram/ff_sdr_command_1_s4
15.584
16.139
u_sdram/n517_s11
16.869
17.240
u_sdram/ff_do_main_state_s4
17.901
18.471
u_sdram/ff_do_main_state_s2
18.615
=====
SETUP
-0.623
18.586
17.963
u_z80/u_cz80/ir_3_s0
6.375
6.607
u_z80/u_cz80/n3430_s2
8.615
8.986
u_z80/u_cz80/n1139_s6
10.180
10.633
u_z80/n279_s15
11.452
11.914
u_z80/n279_s10
11.916
12.486
u_z80/n279_s7
12.658
13.111
u_z80/n279_s5
13.529
13.982
d_3_s7
14.712
15.083
u_ppi/u_ppi_0/n218_s1
16.173
16.728
u_ppi/u_ppi_0/n218_s0
17.400
17.862
u_ppi/u_ppi_0/ff_port_c_0_s0
18.586
=====
SETUP
-0.622
18.585
17.963
u_z80/u_cz80/ff_a_14_s0
6.375
6.607
u_exp_slot0/n28_s9
9.035
9.406
u_exp_slot0/n28_s5
10.361
10.814
u_exp_slot3/n28_s1
12.280
12.829
u_sdram/w_address_22_s4
13.007
13.524
u_sdram/n835_s14
14.385
14.955
u_sdram/n835_s9
14.956
15.511
u_sdram/n835_s8
16.195
16.712
u_sdram/ff_sdr_address_3_s1
18.585
=====
SETUP
-0.292
18.254
17.963
u_z80/u_cz80/ff_a_14_s0
6.375
6.607
u_exp_slot0/n28_s9
9.035
9.406
u_exp_slot0/n28_s5
10.361
10.814
u_sdram/n830_s27
12.619
13.189
u_sdram/n828_s16
13.366
13.921
u_sdram/n828_s13
14.605
15.175
u_sdram/n828_s12
15.176
15.629
u_sdram/n828_s9
16.026
16.488
u_sdram/n828_s8
16.490
17.045
u_sdram/ff_sdr_address_7_s1
18.254
=====
SETUP
-0.251
18.214
17.963
u_z80/u_cz80/ff_a_14_s0
6.375
6.607
u_exp_slot0/n28_s9
9.035
9.406
u_exp_slot0/n28_s5
10.361
10.814
u_exp_slot3/n28_s1
12.280
12.797
u_sdram/n19_s12
13.694
14.065
u_sdram/n19_s18
14.069
14.618
u_sdram/n19_s5
14.620
15.175
u_sdram/ff_sdr_command_1_s4
15.584
16.139
u_sdram/ff_sdr_command_1_s3
16.952
17.414
u_sdram/ff_sdr_command_1_s1
18.214
=====
SETUP
-0.236
18.199
17.963
u_z80/u_cz80/ir_3_s0
6.375
6.607
u_z80/u_cz80/n3430_s2
8.615
8.986
u_z80/u_cz80/n1139_s6
10.180
10.633
u_z80/n279_s15
11.452
11.914
u_z80/n279_s10
11.916
12.486
u_z80/n279_s7
12.658
13.111
u_z80/n279_s5
13.529
13.982
d_7_s8
14.784
15.339
u_ppi/u_ppi_0/ff_port_c_7_s4
16.071
16.588
u_ppi/u_ppi_0/ff_port_c_5_s3
17.005
17.332
u_ppi/u_ppi_0/ff_port_c_5_s1
18.199
=====
SETUP
-0.093
18.056
17.963
u_z80/u_cz80/ir_3_s0
6.375
6.607
u_z80/u_cz80/n3430_s2
8.615
8.986
u_z80/u_cz80/n1139_s6
10.180
10.633
u_z80/n279_s15
11.452
11.914
u_z80/n279_s10
11.916
12.486
u_z80/n279_s7
12.658
13.111
u_z80/n279_s5
13.529
13.982
d_7_s8
14.784
15.339
u_ppi/u_ppi_0/ff_port_c_7_s4
16.071
16.588
u_ppi/u_ppi_0/ff_port_c_6_s3
17.005
17.332
u_ppi/u_ppi_0/ff_port_c_6_s1
18.056
=====
SETUP
-0.001
17.964
17.963
u_z80/u_cz80/ff_a_14_s0
6.375
6.607
u_exp_slot0/n28_s9
9.035
9.406
u_exp_slot0/n28_s5
10.361
10.814
u_exp_slot3/n28_s1
12.280
12.797
u_sdram/n19_s12
13.694
14.065
u_sdram/n19_s18
14.069
14.618
u_sdram/n19_s5
14.620
15.175
u_sdram/ff_sdr_command_1_s4
15.584
16.139
u_sdram/n759_s2
16.952
17.414
u_sdram/n759_s1
17.415
17.964
u_sdram/ff_sdr_command_2_s0
17.964
=====
SETUP
0.010
17.953
17.963
u_z80/u_cz80/ir_3_s0
6.375
6.607
u_z80/u_cz80/n3430_s2
8.615
8.986
u_z80/u_cz80/n1139_s6
10.180
10.633
u_z80/n279_s15
11.452
11.914
u_z80/n279_s10
11.916
12.486
u_z80/n279_s7
12.658
13.111
u_z80/n279_s5
13.529
13.982
d_7_s8
14.784
15.339
u_ppi/u_ppi_0/ff_port_c_3_s4
16.193
16.646
u_ppi/u_ppi_0/ff_port_c_2_s3
16.659
17.229
u_ppi/u_ppi_0/ff_port_c_2_s1
17.953
=====
SETUP
0.010
17.953
17.963
u_z80/u_cz80/ir_3_s0
6.375
6.607
u_z80/u_cz80/n3430_s2
8.615
8.986
u_z80/u_cz80/n1139_s6
10.180
10.633
u_z80/n279_s15
11.452
11.914
u_z80/n279_s10
11.916
12.486
u_z80/n279_s7
12.658
13.111
u_z80/n279_s5
13.529
13.982
d_7_s8
14.784
15.339
u_ppi/u_ppi_0/ff_port_c_3_s4
16.193
16.646
u_ppi/u_ppi_0/ff_port_c_3_s3
16.659
17.229
u_ppi/u_ppi_0/ff_port_c_3_s1
17.953
=====
SETUP
0.018
17.944
17.963
u_z80/u_cz80/ff_a_14_s0
6.375
6.607
u_exp_slot0/n28_s9
9.035
9.406
u_exp_slot0/n28_s5
10.361
10.814
u_exp_slot3/n28_s1
12.280
12.797
u_sdram/n19_s12
13.694
14.065
u_sdram/n19_s18
14.069
14.618
u_sdram/n19_s5
14.620
15.175
u_sdram/ff_sdr_command_1_s4
15.584
16.139
u_sdram/n764_s6
17.107
17.478
u_sdram/n764_s5
17.482
17.944
u_sdram/ff_sdr_command_0_s0
17.944
=====
SETUP
0.177
17.786
17.963
u_z80/u_cz80/ff_a_14_s0
6.375
6.607
u_exp_slot0/n28_s9
9.035
9.406
u_exp_slot0/n28_s5
10.361
10.814
u_exp_slot3/n28_s1
12.280
12.797
u_sdram/n19_s12
13.694
14.065
u_sdram/n19_s18
14.069
14.618
u_sdram/n19_s5
14.620
15.175
u_sdram/ff_sdr_command_1_s4
15.584
16.139
u_sdram/n517_s11
16.869
17.240
u_sdram/n517_s10
17.415
17.786
u_sdram/ff_main_state_0_s0
17.786
=====
SETUP
0.199
17.764
17.963
u_z80/u_cz80/ff_a_14_s0
6.375
6.607
u_exp_slot0/n28_s9
9.035
9.406
u_exp_slot0/n28_s5
10.361
10.814
u_sdram/n830_s27
12.619
13.174
u_sdram/n824_s12
13.601
14.118
u_sdram/n824_s10
14.802
15.351
u_sdram/n824_s9
15.352
15.907
u_sdram/n824_s8
16.514
16.885
u_sdram/ff_sdr_address_9_s1
17.764
=====
SETUP
0.217
17.745
17.963
u_z80/u_cz80/ir_3_s0
6.375
6.607
u_z80/u_cz80/n3430_s2
8.615
8.986
u_z80/u_cz80/n1139_s6
10.180
10.633
u_z80/n279_s15
11.452
11.914
u_z80/n279_s10
11.916
12.486
u_z80/n279_s7
12.658
13.111
u_z80/n279_s5
13.529
13.982
d_0_s7
14.721
15.276
w_sdram_d_0_s0
17.175
17.745
u_sdram/ff_cpu_wdata_0_s0
17.745
=====
SETUP
0.224
17.738
17.963
u_z80/u_cz80/ff_a_14_s0
6.375
6.607
u_exp_slot0/n28_s9
9.035
9.406
u_exp_slot0/n28_s5
10.361
10.814
u_exp_slot3/n28_s1
12.280
12.797
u_sdram/n19_s12
13.694
14.065
u_sdram/n19_s18
14.069
14.618
u_sdram/n19_s5
14.620
15.175
u_sdram/ff_sdr_command_1_s4
15.584
16.139
u_sdram/n773_s6
16.814
17.185
u_sdram/n773_s5
17.189
17.738
u_sdram/ff_sdr_dq_mask_1_s1
17.738
=====
SETUP
0.267
17.696
17.963
u_z80/u_cz80/ir_3_s0
6.375
6.607
u_z80/u_cz80/n3430_s2
8.615
8.986
u_z80/u_cz80/n1139_s6
10.180
10.633
u_z80/n279_s15
11.452
11.914
u_z80/n279_s10
11.916
12.486
u_z80/n279_s7
12.658
13.111
u_z80/n279_s5
13.529
13.982
d_6_s7
15.031
15.586
w_sdram_d_6_s0
17.147
17.696
u_sdram/ff_cpu_wdata_6_s0
17.696
=====
SETUP
0.311
17.651
17.963
u_z80/u_cz80/ff_a_14_s0
6.375
6.607
u_exp_slot0/n28_s9
9.035
9.406
u_exp_slot0/n28_s5
10.361
10.814
u_exp_slot3/n28_s1
12.280
12.797
u_sdram/n19_s12
13.694
14.065
u_sdram/n19_s18
14.069
14.618
u_sdram/n19_s5
14.620
15.175
u_sdram/ff_sdr_command_1_s4
15.584
16.139
u_sdram/n767_s6
16.814
17.185
u_sdram/n767_s5
17.189
17.651
u_sdram/ff_sdr_dq_mask_3_s1
17.651
=====
SETUP
0.331
17.632
17.963
u_z80/u_cz80/ff_a_14_s0
6.375
6.607
u_exp_slot0/n28_s9
9.035
9.406
u_exp_slot0/n28_s5
10.361
10.814
u_exp_slot3/n28_s1
12.280
12.797
u_sdram/n19_s12
13.694
14.065
u_sdram/n19_s18
14.069
14.618
u_sdram/n19_s5
14.620
15.175
u_sdram/n19_s2
16.244
16.615
u_sdram/n270_s4
16.619
17.168
u_sdram/n270_s3
17.170
17.632
u_sdram/ff_is_write_s1
17.632
=====
SETUP
0.351
17.612
17.963
u_z80/u_cz80/ir_3_s0
6.375
6.607
u_z80/u_cz80/n3430_s2
8.615
8.986
u_z80/u_cz80/n1139_s6
10.180
10.633
u_z80/n279_s15
11.452
11.914
u_z80/n279_s10
11.916
12.486
u_z80/n279_s7
12.658
13.111
u_z80/n279_s5
13.529
13.982
d_7_s8
14.784
15.339
u_ppi/u_ppi_0/ff_port_c_7_s4
16.071
16.588
u_ppi/u_ppi_0/ff_port_c_7_s3
17.005
17.467
u_ppi/u_ppi_0/ff_port_c_7_s1
17.612
=====
SETUP
0.384
17.578
17.963
u_z80/u_cz80/ff_a_14_s0
6.375
6.607
u_exp_slot0/n28_s9
9.035
9.406
u_exp_slot0/n28_s5
10.361
10.814
u_exp_slot3/n28_s1
12.280
12.797
u_sdram/n19_s12
13.694
14.065
u_sdram/n19_s18
14.069
14.618
u_sdram/n19_s5
14.620
15.175
u_sdram/n215_s7
16.216
16.786
u_sdram/ff_is_write_s4
16.788
17.250
u_sdram/ff_is_write_s1
17.578
=====
SETUP
0.412
17.551
17.963
u_z80/u_cz80/ff_a_14_s0
6.375
6.607
u_sdram/w_address_22_s9
9.023
9.485
u_sdram/w_address_22_s6
9.658
10.175
u_sdram/n831_s25
11.933
12.482
u_sdram/n833_s25
12.659
13.208
u_sdram/n833_s21
13.380
13.751
u_sdram/n833_s17
14.148
14.697
u_sdram/n833_s14
14.699
15.152
u_sdram/n833_s9
15.549
16.119
u_sdram/n833_s8
16.120
16.491
u_sdram/ff_sdr_address_4_s1
17.551
=====
SETUP
0.436
17.527
17.963
u_z80/u_cz80/ir_3_s0
6.375
6.607
u_z80/u_cz80/n3430_s2
8.615
8.986
u_z80/u_cz80/n1139_s6
10.180
10.633
u_z80/n279_s15
11.452
11.914
u_z80/n279_s10
11.916
12.486
u_z80/n279_s7
12.658
13.111
u_z80/n279_s5
13.529
13.982
d_7_s8
14.784
15.339
w_sdram_d_7_s0
16.957
17.527
u_sdram/ff_cpu_wdata_7_s0
17.527
=====
SETUP
0.516
17.446
17.963
u_z80/u_cz80/ff_a_14_s0
6.375
6.607
u_exp_slot0/n28_s9
9.035
9.406
u_exp_slot0/n28_s5
10.361
10.814
u_exp_slot3/n28_s1
12.280
12.829
u_sdram/w_address_22_s4
13.007
13.556
u_sdram/w_address_21_s3
13.737
14.286
u_sdram/w_address_21_s2
14.288
14.858
u_sdram/n820_s8
15.032
15.485
u_sdram/ff_sdr_address_11_s1
17.446
=====
SETUP
0.526
17.436
17.963
u_z80/u_cz80/ir_3_s0
6.375
6.607
u_z80/u_cz80/n3430_s2
8.615
8.986
u_z80/u_cz80/n1139_s6
10.180
10.633
u_z80/n279_s15
11.452
11.914
u_z80/n279_s10
11.916
12.486
u_z80/n279_s7
12.658
13.111
u_z80/n279_s5
13.529
13.982
d_7_s8
14.784
15.339
u_ppi/u_ppi_0/ff_port_c_3_s4
16.193
16.655
u_ppi/u_ppi_0/ff_port_c_1_s3
16.830
17.292
u_ppi/u_ppi_0/ff_port_c_1_s1
17.436
=====
HOLD
0.060
5.816
5.756
u_video_out/u_video_out_hmag/u_double_buffer/u_buf_odd/ff_we_s0
5.615
5.816
u_video_out/u_video_out_hmag/u_double_buffer/u_buf_odd/ff_imem_ff_imem_0_0_s
5.816
=====
HOLD
0.060
5.816
5.756
u_video_out/u_video_out_hmag/u_double_buffer/u_buf_even/ff_we_s0
5.615
5.816
u_video_out/u_video_out_hmag/u_double_buffer/u_buf_even/ff_imem_ff_imem_0_0_s
5.816
=====
HOLD
0.060
5.816
5.756
u_v9958/u_v9958_core/u_vdp_sprite/u_odd_line_buf/ff_we_s0
5.615
5.816
u_v9958/u_v9958_core/u_vdp_sprite/u_odd_line_buf/ff_block_ram_ff_block_ram_0_0_s
5.816
=====
HOLD
0.060
5.816
5.756
u_v9958/u_v9958_core/u_vdp_sprite/u_even_line_buf/ff_we_s0
5.615
5.816
u_v9958/u_v9958_core/u_vdp_sprite/u_even_line_buf/ff_block_ram_ff_block_ram_0_0_s
5.816
=====
HOLD
0.060
5.816
5.756
u_v9958/u_v9958_core/u_vdp_graphic4567/u_fifo_ram/ff_we_s0
5.615
5.816
u_v9958/u_v9958_core/u_vdp_graphic4567/u_fifo_ram/ff_block_ram_ff_block_ram_0_0_s
5.816
=====
HOLD
0.074
5.937
5.864
u_video_out/u_video_out_hmag/u_double_buffer/u_buf_odd/ff_d_8_s0
5.615
5.816
u_video_out/u_video_out_hmag/u_double_buffer/u_buf_odd/ff_imem_ff_imem_0_0_s
5.937
=====
HOLD
0.074
5.937
5.864
u_video_out/u_video_out_hmag/u_double_buffer/u_buf_odd/ff_d_7_s0
5.615
5.816
u_video_out/u_video_out_hmag/u_double_buffer/u_buf_odd/ff_imem_ff_imem_0_0_s
5.937
=====
HOLD
0.074
5.937
5.864
u_video_out/u_video_out_hmag/u_double_buffer/u_buf_odd/ff_d_4_s0
5.615
5.816
u_video_out/u_video_out_hmag/u_double_buffer/u_buf_odd/ff_imem_ff_imem_0_0_s
5.937
=====
HOLD
0.074
5.937
5.864
u_video_out/u_video_out_hmag/u_double_buffer/u_buf_odd/ff_d_0_s0
5.615
5.816
u_video_out/u_video_out_hmag/u_double_buffer/u_buf_odd/ff_imem_ff_imem_0_0_s
5.937
=====
HOLD
0.074
5.937
5.864
u_v9958/u_v9958_core/u_vdp_sprite/u_odd_line_buf/ff_d_7_s0
5.615
5.816
u_v9958/u_v9958_core/u_vdp_sprite/u_odd_line_buf/ff_block_ram_ff_block_ram_0_0_s
5.937
=====
HOLD
0.074
5.937
5.864
u_v9958/u_v9958_core/u_vdp_sprite/u_odd_line_buf/ff_d_6_s0
5.615
5.816
u_v9958/u_v9958_core/u_vdp_sprite/u_odd_line_buf/ff_block_ram_ff_block_ram_0_0_s
5.937
=====
HOLD
0.074
5.937
5.864
u_v9958/u_v9958_core/u_vdp_sprite/u_odd_line_buf/ff_d_2_s0
5.615
5.816
u_v9958/u_v9958_core/u_vdp_sprite/u_odd_line_buf/ff_block_ram_ff_block_ram_0_0_s
5.937
=====
HOLD
0.074
5.937
5.864
u_v9958/u_v9958_core/u_vdp_sprite/u_odd_line_buf/ff_d_1_s0
5.615
5.816
u_v9958/u_v9958_core/u_vdp_sprite/u_odd_line_buf/ff_block_ram_ff_block_ram_0_0_s
5.937
=====
HOLD
0.074
5.937
5.864
u_opll/u_ikaopll/u_PG/u_cyc4r_cyc18r_phase_sr/sr[0]_11_s0
5.615
5.816
u_opll/u_ikaopll/u_EG/hh_tt_start_attack_dly_hh_tt_start_attack_dly_0_0_s
5.937
=====
HOLD
0.074
5.937
5.864
u_opll/u_ikaopll/u_PG/u_cyc4r_cyc18r_phase_sr/sr[0]_2_s0
5.615
5.816
u_opll/u_ikaopll/u_EG/hh_tt_start_attack_dly_hh_tt_start_attack_dly_0_0_s
5.937
=====
HOLD
0.076
5.940
5.864
u_video_out/u_video_out_hmag/u_double_buffer/u_buf_odd/ff_d_6_s0
5.615
5.817
u_video_out/u_video_out_hmag/u_double_buffer/u_buf_odd/ff_imem_ff_imem_0_0_s
5.940
=====
HOLD
0.076
5.940
5.864
u_video_out/u_video_out_hmag/u_double_buffer/u_buf_odd/ff_d_3_s0
5.615
5.817
u_video_out/u_video_out_hmag/u_double_buffer/u_buf_odd/ff_imem_ff_imem_0_0_s
5.940
=====
HOLD
0.076
5.940
5.864
u_video_out/u_video_out_hmag/u_double_buffer/u_buf_even/ff_d_2_s0
5.615
5.817
u_video_out/u_video_out_hmag/u_double_buffer/u_buf_even/ff_imem_ff_imem_0_0_s
5.940
=====
HOLD
0.076
5.940
5.864
u_opll/u_ikaopll/u_PG/u_cyc4r_cyc18r_phase_sr/sr[0]_7_s0
5.615
5.817
u_opll/u_ikaopll/u_EG/hh_tt_start_attack_dly_hh_tt_start_attack_dly_0_0_s
5.940
=====
HOLD
0.076
5.940
5.864
u_opll/u_ikaopll/u_PG/u_cyc4r_cyc18r_phase_sr/sr[0]_5_s0
5.615
5.817
u_opll/u_ikaopll/u_EG/hh_tt_start_attack_dly_hh_tt_start_attack_dly_0_0_s
5.940
=====
HOLD
0.202
6.066
5.864
u_video_out/u_video_out_hmag/u_double_buffer/u_buf_odd/ff_d_5_s0
5.615
5.817
u_video_out/u_video_out_hmag/u_double_buffer/u_buf_odd/ff_imem_ff_imem_0_0_s
6.066
=====
HOLD
0.202
6.066
5.864
u_video_out/u_video_out_hmag/u_double_buffer/u_buf_odd/ff_d_2_s0
5.615
5.817
u_video_out/u_video_out_hmag/u_double_buffer/u_buf_odd/ff_imem_ff_imem_0_0_s
6.066
=====
HOLD
0.202
6.066
5.864
u_video_out/u_video_out_hmag/u_double_buffer/u_buf_odd/ff_d_1_s0
5.615
5.817
u_video_out/u_video_out_hmag/u_double_buffer/u_buf_odd/ff_imem_ff_imem_0_0_s
6.066
=====
HOLD
0.202
6.066
5.864
u_v9958/u_v9958_core/u_vdp_sprite/u_odd_line_buf/ff_d_5_s0
5.615
5.817
u_v9958/u_v9958_core/u_vdp_sprite/u_odd_line_buf/ff_block_ram_ff_block_ram_0_0_s
6.066
=====
HOLD
0.202
6.066
5.864
u_v9958/u_v9958_core/u_vdp_sprite/u_odd_line_buf/ff_d_3_s0
5.615
5.817
u_v9958/u_v9958_core/u_vdp_sprite/u_odd_line_buf/ff_block_ram_ff_block_ram_0_0_s
6.066
