module tkg_and2 (output o, input i0, i1);
	and2x1 I0 (o, i0, i1);
endmodule