<annotationInfo>
<item  id="251" filename="partflow_lec8Ex1.c" linenumber="24" name="sext_ln24" contextFuncName="lec8Ex1" moduleName="lec8Ex1" rtlName="sext_ln24_fu_1060_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/afs/hep.wisc.edu/home/rsimeon/tac_hep_fpga/TAC-HEP-FPGA-HLS/week4/homework/pragma_variations"><\/item>
<item  id="252" filename="partflow_lec8Ex1.c" linenumber="19" name="sext_ln19" contextFuncName="lec8Ex1" moduleName="lec8Ex1" rtlName="sext_ln19_fu_1064_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/afs/hep.wisc.edu/home/rsimeon/tac_hep_fpga/TAC-HEP-FPGA-HLS/week4/homework/pragma_variations"><\/item>
<item  id="254" filename="partflow_lec8Ex1.c" linenumber="24" name="mul_ln24" contextFuncName="lec8Ex1" moduleName="lec8Ex1" rtlName="mul_ln24_fu_1068_p2" latency="0" BRAM="-1" DSP="2" FF="0" LUT="21" fileDirectory="/afs/hep.wisc.edu/home/rsimeon/tac_hep_fpga/TAC-HEP-FPGA-HLS/week4/homework/pragma_variations"><\/item>
<item  id="255" filename="partflow_lec8Ex1.c" linenumber="34" name="mul_ln34" contextFuncName="squared" moduleName="lec8Ex1" rtlName="mul_ln34_fu_1074_p2" latency="0" BRAM="-1" DSP="3" FF="0" LUT="21" fileDirectory="/afs/hep.wisc.edu/home/rsimeon/tac_hep_fpga/TAC-HEP-FPGA-HLS/week4/homework/pragma_variations"><\/item>
<item  id="256" filename="partflow_lec8Ex1.c" linenumber="24" name="add_ln24" contextFuncName="lec8Ex1" moduleName="lec8Ex1" rtlName="add_ln24_fu_1080_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="24" fileDirectory="/afs/hep.wisc.edu/home/rsimeon/tac_hep_fpga/TAC-HEP-FPGA-HLS/week4/homework/pragma_variations"><\/item>
<item  id="257" filename="partflow_lec8Ex1.c" linenumber="24" name="sext_ln24_1" contextFuncName="lec8Ex1" moduleName="lec8Ex1" rtlName="sext_ln24_1_fu_1086_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/afs/hep.wisc.edu/home/rsimeon/tac_hep_fpga/TAC-HEP-FPGA-HLS/week4/homework/pragma_variations"><\/item>
<item  id="258" filename="partflow_lec8Ex1.c" linenumber="24" name="add_ln24_1" contextFuncName="lec8Ex1" moduleName="lec8Ex1" rtlName="add_ln24_1_fu_1090_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="39" fileDirectory="/afs/hep.wisc.edu/home/rsimeon/tac_hep_fpga/TAC-HEP-FPGA-HLS/week4/homework/pragma_variations"><\/item>
<item  id="259" filename="partflow_lec8Ex1.c" linenumber="24" name="add_ln24_2" contextFuncName="lec8Ex1" moduleName="lec8Ex1" rtlName="out_0" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="39" fileDirectory="/afs/hep.wisc.edu/home/rsimeon/tac_hep_fpga/TAC-HEP-FPGA-HLS/week4/homework/pragma_variations"><\/item>
<item  id="262" filename="partflow_lec8Ex1.c" linenumber="24" name="mul_ln24_1" contextFuncName="lec8Ex1" moduleName="lec8Ex1" rtlName="mul_ln24_1_fu_1103_p2" latency="0" BRAM="-1" DSP="2" FF="0" LUT="21" fileDirectory="/afs/hep.wisc.edu/home/rsimeon/tac_hep_fpga/TAC-HEP-FPGA-HLS/week4/homework/pragma_variations"><\/item>
<item  id="263" filename="partflow_lec8Ex1.c" linenumber="24" name="add_ln24_3" contextFuncName="lec8Ex1" moduleName="lec8Ex1" rtlName="out_1" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="39" fileDirectory="/afs/hep.wisc.edu/home/rsimeon/tac_hep_fpga/TAC-HEP-FPGA-HLS/week4/homework/pragma_variations"><\/item>
<item  id="266" filename="partflow_lec8Ex1.c" linenumber="24" name="mul_ln24_2" contextFuncName="lec8Ex1" moduleName="lec8Ex1" rtlName="mul_ln24_2_fu_1116_p2" latency="0" BRAM="-1" DSP="2" FF="0" LUT="21" fileDirectory="/afs/hep.wisc.edu/home/rsimeon/tac_hep_fpga/TAC-HEP-FPGA-HLS/week4/homework/pragma_variations"><\/item>
<item  id="267" filename="partflow_lec8Ex1.c" linenumber="24" name="add_ln24_4" contextFuncName="lec8Ex1" moduleName="lec8Ex1" rtlName="out_2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="39" fileDirectory="/afs/hep.wisc.edu/home/rsimeon/tac_hep_fpga/TAC-HEP-FPGA-HLS/week4/homework/pragma_variations"><\/item>
<item  id="270" filename="partflow_lec8Ex1.c" linenumber="24" name="mul_ln24_3" contextFuncName="lec8Ex1" moduleName="lec8Ex1" rtlName="mul_ln24_3_fu_1129_p2" latency="0" BRAM="-1" DSP="2" FF="0" LUT="21" fileDirectory="/afs/hep.wisc.edu/home/rsimeon/tac_hep_fpga/TAC-HEP-FPGA-HLS/week4/homework/pragma_variations"><\/item>
<item  id="271" filename="partflow_lec8Ex1.c" linenumber="24" name="add_ln24_5" contextFuncName="lec8Ex1" moduleName="lec8Ex1" rtlName="out_3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="39" fileDirectory="/afs/hep.wisc.edu/home/rsimeon/tac_hep_fpga/TAC-HEP-FPGA-HLS/week4/homework/pragma_variations"><\/item>
<item  id="274" filename="partflow_lec8Ex1.c" linenumber="24" name="mul_ln24_4" contextFuncName="lec8Ex1" moduleName="lec8Ex1" rtlName="mul_ln24_4_fu_1142_p2" latency="0" BRAM="-1" DSP="2" FF="0" LUT="21" fileDirectory="/afs/hep.wisc.edu/home/rsimeon/tac_hep_fpga/TAC-HEP-FPGA-HLS/week4/homework/pragma_variations"><\/item>
<item  id="275" filename="partflow_lec8Ex1.c" linenumber="24" name="add_ln24_6" contextFuncName="lec8Ex1" moduleName="lec8Ex1" rtlName="out_4" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="39" fileDirectory="/afs/hep.wisc.edu/home/rsimeon/tac_hep_fpga/TAC-HEP-FPGA-HLS/week4/homework/pragma_variations"><\/item>
<item  id="278" filename="partflow_lec8Ex1.c" linenumber="24" name="mul_ln24_5" contextFuncName="lec8Ex1" moduleName="lec8Ex1" rtlName="mul_ln24_5_fu_1155_p2" latency="0" BRAM="-1" DSP="2" FF="0" LUT="21" fileDirectory="/afs/hep.wisc.edu/home/rsimeon/tac_hep_fpga/TAC-HEP-FPGA-HLS/week4/homework/pragma_variations"><\/item>
<item  id="279" filename="partflow_lec8Ex1.c" linenumber="24" name="add_ln24_7" contextFuncName="lec8Ex1" moduleName="lec8Ex1" rtlName="out_5" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="39" fileDirectory="/afs/hep.wisc.edu/home/rsimeon/tac_hep_fpga/TAC-HEP-FPGA-HLS/week4/homework/pragma_variations"><\/item>
<item  id="282" filename="partflow_lec8Ex1.c" linenumber="24" name="mul_ln24_6" contextFuncName="lec8Ex1" moduleName="lec8Ex1" rtlName="mul_ln24_6_fu_1168_p2" latency="0" BRAM="-1" DSP="2" FF="0" LUT="21" fileDirectory="/afs/hep.wisc.edu/home/rsimeon/tac_hep_fpga/TAC-HEP-FPGA-HLS/week4/homework/pragma_variations"><\/item>
<item  id="283" filename="partflow_lec8Ex1.c" linenumber="24" name="add_ln24_8" contextFuncName="lec8Ex1" moduleName="lec8Ex1" rtlName="out_6" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="39" fileDirectory="/afs/hep.wisc.edu/home/rsimeon/tac_hep_fpga/TAC-HEP-FPGA-HLS/week4/homework/pragma_variations"><\/item>
<item  id="286" filename="partflow_lec8Ex1.c" linenumber="24" name="mul_ln24_7" contextFuncName="lec8Ex1" moduleName="lec8Ex1" rtlName="mul_ln24_7_fu_1181_p2" latency="0" BRAM="-1" DSP="2" FF="0" LUT="21" fileDirectory="/afs/hep.wisc.edu/home/rsimeon/tac_hep_fpga/TAC-HEP-FPGA-HLS/week4/homework/pragma_variations"><\/item>
<item  id="287" filename="partflow_lec8Ex1.c" linenumber="24" name="add_ln24_9" contextFuncName="lec8Ex1" moduleName="lec8Ex1" rtlName="out_7" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="39" fileDirectory="/afs/hep.wisc.edu/home/rsimeon/tac_hep_fpga/TAC-HEP-FPGA-HLS/week4/homework/pragma_variations"><\/item>
<item  id="290" filename="partflow_lec8Ex1.c" linenumber="24" name="mul_ln24_8" contextFuncName="lec8Ex1" moduleName="lec8Ex1" rtlName="mul_ln24_8_fu_1194_p2" latency="0" BRAM="-1" DSP="2" FF="0" LUT="21" fileDirectory="/afs/hep.wisc.edu/home/rsimeon/tac_hep_fpga/TAC-HEP-FPGA-HLS/week4/homework/pragma_variations"><\/item>
<item  id="291" filename="partflow_lec8Ex1.c" linenumber="24" name="add_ln24_10" contextFuncName="lec8Ex1" moduleName="lec8Ex1" rtlName="out_8" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="39" fileDirectory="/afs/hep.wisc.edu/home/rsimeon/tac_hep_fpga/TAC-HEP-FPGA-HLS/week4/homework/pragma_variations"><\/item>
<item  id="294" filename="partflow_lec8Ex1.c" linenumber="24" name="mul_ln24_9" contextFuncName="lec8Ex1" moduleName="lec8Ex1" rtlName="mul_ln24_9_fu_1207_p2" latency="0" BRAM="-1" DSP="2" FF="0" LUT="21" fileDirectory="/afs/hep.wisc.edu/home/rsimeon/tac_hep_fpga/TAC-HEP-FPGA-HLS/week4/homework/pragma_variations"><\/item>
<item  id="295" filename="partflow_lec8Ex1.c" linenumber="24" name="add_ln24_11" contextFuncName="lec8Ex1" moduleName="lec8Ex1" rtlName="out_9" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="39" fileDirectory="/afs/hep.wisc.edu/home/rsimeon/tac_hep_fpga/TAC-HEP-FPGA-HLS/week4/homework/pragma_variations"><\/item>
<item  id="298" filename="partflow_lec8Ex1.c" linenumber="24" name="mul_ln24_10" contextFuncName="lec8Ex1" moduleName="lec8Ex1" rtlName="mul_ln24_10_fu_1220_p2" latency="0" BRAM="-1" DSP="2" FF="0" LUT="21" fileDirectory="/afs/hep.wisc.edu/home/rsimeon/tac_hep_fpga/TAC-HEP-FPGA-HLS/week4/homework/pragma_variations"><\/item>
<item  id="299" filename="partflow_lec8Ex1.c" linenumber="24" name="add_ln24_12" contextFuncName="lec8Ex1" moduleName="lec8Ex1" rtlName="out_10" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="39" fileDirectory="/afs/hep.wisc.edu/home/rsimeon/tac_hep_fpga/TAC-HEP-FPGA-HLS/week4/homework/pragma_variations"><\/item>
<item  id="302" filename="partflow_lec8Ex1.c" linenumber="24" name="mul_ln24_11" contextFuncName="lec8Ex1" moduleName="lec8Ex1" rtlName="mul_ln24_11_fu_1233_p2" latency="0" BRAM="-1" DSP="2" FF="0" LUT="21" fileDirectory="/afs/hep.wisc.edu/home/rsimeon/tac_hep_fpga/TAC-HEP-FPGA-HLS/week4/homework/pragma_variations"><\/item>
<item  id="303" filename="partflow_lec8Ex1.c" linenumber="24" name="add_ln24_13" contextFuncName="lec8Ex1" moduleName="lec8Ex1" rtlName="out_11" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="39" fileDirectory="/afs/hep.wisc.edu/home/rsimeon/tac_hep_fpga/TAC-HEP-FPGA-HLS/week4/homework/pragma_variations"><\/item>
<item  id="306" filename="partflow_lec8Ex1.c" linenumber="24" name="mul_ln24_12" contextFuncName="lec8Ex1" moduleName="lec8Ex1" rtlName="mul_ln24_12_fu_1246_p2" latency="0" BRAM="-1" DSP="2" FF="0" LUT="21" fileDirectory="/afs/hep.wisc.edu/home/rsimeon/tac_hep_fpga/TAC-HEP-FPGA-HLS/week4/homework/pragma_variations"><\/item>
<item  id="307" filename="partflow_lec8Ex1.c" linenumber="24" name="add_ln24_14" contextFuncName="lec8Ex1" moduleName="lec8Ex1" rtlName="out_12" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="39" fileDirectory="/afs/hep.wisc.edu/home/rsimeon/tac_hep_fpga/TAC-HEP-FPGA-HLS/week4/homework/pragma_variations"><\/item>
<item  id="310" filename="partflow_lec8Ex1.c" linenumber="24" name="mul_ln24_13" contextFuncName="lec8Ex1" moduleName="lec8Ex1" rtlName="mul_ln24_13_fu_1259_p2" latency="0" BRAM="-1" DSP="2" FF="0" LUT="21" fileDirectory="/afs/hep.wisc.edu/home/rsimeon/tac_hep_fpga/TAC-HEP-FPGA-HLS/week4/homework/pragma_variations"><\/item>
<item  id="311" filename="partflow_lec8Ex1.c" linenumber="24" name="add_ln24_15" contextFuncName="lec8Ex1" moduleName="lec8Ex1" rtlName="out_13" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="39" fileDirectory="/afs/hep.wisc.edu/home/rsimeon/tac_hep_fpga/TAC-HEP-FPGA-HLS/week4/homework/pragma_variations"><\/item>
<item  id="314" filename="partflow_lec8Ex1.c" linenumber="24" name="mul_ln24_14" contextFuncName="lec8Ex1" moduleName="lec8Ex1" rtlName="mul_ln24_14_fu_1272_p2" latency="0" BRAM="-1" DSP="2" FF="0" LUT="21" fileDirectory="/afs/hep.wisc.edu/home/rsimeon/tac_hep_fpga/TAC-HEP-FPGA-HLS/week4/homework/pragma_variations"><\/item>
<item  id="315" filename="partflow_lec8Ex1.c" linenumber="24" name="add_ln24_16" contextFuncName="lec8Ex1" moduleName="lec8Ex1" rtlName="out_14" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="39" fileDirectory="/afs/hep.wisc.edu/home/rsimeon/tac_hep_fpga/TAC-HEP-FPGA-HLS/week4/homework/pragma_variations"><\/item>
<item  id="318" filename="partflow_lec8Ex1.c" linenumber="24" name="mul_ln24_15" contextFuncName="lec8Ex1" moduleName="lec8Ex1" rtlName="mul_ln24_15_fu_1285_p2" latency="0" BRAM="-1" DSP="2" FF="0" LUT="21" fileDirectory="/afs/hep.wisc.edu/home/rsimeon/tac_hep_fpga/TAC-HEP-FPGA-HLS/week4/homework/pragma_variations"><\/item>
<item  id="319" filename="partflow_lec8Ex1.c" linenumber="24" name="add_ln24_17" contextFuncName="lec8Ex1" moduleName="lec8Ex1" rtlName="out_15" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="39" fileDirectory="/afs/hep.wisc.edu/home/rsimeon/tac_hep_fpga/TAC-HEP-FPGA-HLS/week4/homework/pragma_variations"><\/item>
<item  id="322" filename="partflow_lec8Ex1.c" linenumber="24" name="mul_ln24_16" contextFuncName="lec8Ex1" moduleName="lec8Ex1" rtlName="mul_ln24_16_fu_1298_p2" latency="0" BRAM="-1" DSP="2" FF="0" LUT="21" fileDirectory="/afs/hep.wisc.edu/home/rsimeon/tac_hep_fpga/TAC-HEP-FPGA-HLS/week4/homework/pragma_variations"><\/item>
<item  id="323" filename="partflow_lec8Ex1.c" linenumber="24" name="add_ln24_18" contextFuncName="lec8Ex1" moduleName="lec8Ex1" rtlName="out_16" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="39" fileDirectory="/afs/hep.wisc.edu/home/rsimeon/tac_hep_fpga/TAC-HEP-FPGA-HLS/week4/homework/pragma_variations"><\/item>
<item  id="326" filename="partflow_lec8Ex1.c" linenumber="24" name="mul_ln24_17" contextFuncName="lec8Ex1" moduleName="lec8Ex1" rtlName="mul_ln24_17_fu_1311_p2" latency="0" BRAM="-1" DSP="2" FF="0" LUT="21" fileDirectory="/afs/hep.wisc.edu/home/rsimeon/tac_hep_fpga/TAC-HEP-FPGA-HLS/week4/homework/pragma_variations"><\/item>
<item  id="327" filename="partflow_lec8Ex1.c" linenumber="24" name="add_ln24_19" contextFuncName="lec8Ex1" moduleName="lec8Ex1" rtlName="out_17" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="39" fileDirectory="/afs/hep.wisc.edu/home/rsimeon/tac_hep_fpga/TAC-HEP-FPGA-HLS/week4/homework/pragma_variations"><\/item>
<item  id="330" filename="partflow_lec8Ex1.c" linenumber="24" name="mul_ln24_18" contextFuncName="lec8Ex1" moduleName="lec8Ex1" rtlName="mul_ln24_18_fu_1324_p2" latency="0" BRAM="-1" DSP="2" FF="0" LUT="21" fileDirectory="/afs/hep.wisc.edu/home/rsimeon/tac_hep_fpga/TAC-HEP-FPGA-HLS/week4/homework/pragma_variations"><\/item>
<item  id="331" filename="partflow_lec8Ex1.c" linenumber="24" name="add_ln24_20" contextFuncName="lec8Ex1" moduleName="lec8Ex1" rtlName="out_18" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="39" fileDirectory="/afs/hep.wisc.edu/home/rsimeon/tac_hep_fpga/TAC-HEP-FPGA-HLS/week4/homework/pragma_variations"><\/item>
<item  id="334" filename="partflow_lec8Ex1.c" linenumber="24" name="mul_ln24_19" contextFuncName="lec8Ex1" moduleName="lec8Ex1" rtlName="mul_ln24_19_fu_1337_p2" latency="0" BRAM="-1" DSP="2" FF="0" LUT="21" fileDirectory="/afs/hep.wisc.edu/home/rsimeon/tac_hep_fpga/TAC-HEP-FPGA-HLS/week4/homework/pragma_variations"><\/item>
<item  id="335" filename="partflow_lec8Ex1.c" linenumber="24" name="add_ln24_21" contextFuncName="lec8Ex1" moduleName="lec8Ex1" rtlName="out_19" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="39" fileDirectory="/afs/hep.wisc.edu/home/rsimeon/tac_hep_fpga/TAC-HEP-FPGA-HLS/week4/homework/pragma_variations"><\/item>
<item  id="338" filename="partflow_lec8Ex1.c" linenumber="24" name="mul_ln24_20" contextFuncName="lec8Ex1" moduleName="lec8Ex1" rtlName="mul_ln24_20_fu_1350_p2" latency="0" BRAM="-1" DSP="2" FF="0" LUT="21" fileDirectory="/afs/hep.wisc.edu/home/rsimeon/tac_hep_fpga/TAC-HEP-FPGA-HLS/week4/homework/pragma_variations"><\/item>
<item  id="339" filename="partflow_lec8Ex1.c" linenumber="24" name="add_ln24_22" contextFuncName="lec8Ex1" moduleName="lec8Ex1" rtlName="out_20" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="39" fileDirectory="/afs/hep.wisc.edu/home/rsimeon/tac_hep_fpga/TAC-HEP-FPGA-HLS/week4/homework/pragma_variations"><\/item>
<item  id="342" filename="partflow_lec8Ex1.c" linenumber="24" name="mul_ln24_21" contextFuncName="lec8Ex1" moduleName="lec8Ex1" rtlName="mul_ln24_21_fu_1363_p2" latency="0" BRAM="-1" DSP="2" FF="0" LUT="21" fileDirectory="/afs/hep.wisc.edu/home/rsimeon/tac_hep_fpga/TAC-HEP-FPGA-HLS/week4/homework/pragma_variations"><\/item>
<item  id="343" filename="partflow_lec8Ex1.c" linenumber="24" name="add_ln24_23" contextFuncName="lec8Ex1" moduleName="lec8Ex1" rtlName="out_21" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="39" fileDirectory="/afs/hep.wisc.edu/home/rsimeon/tac_hep_fpga/TAC-HEP-FPGA-HLS/week4/homework/pragma_variations"><\/item>
<item  id="346" filename="partflow_lec8Ex1.c" linenumber="24" name="mul_ln24_22" contextFuncName="lec8Ex1" moduleName="lec8Ex1" rtlName="mul_ln24_22_fu_1376_p2" latency="0" BRAM="-1" DSP="2" FF="0" LUT="21" fileDirectory="/afs/hep.wisc.edu/home/rsimeon/tac_hep_fpga/TAC-HEP-FPGA-HLS/week4/homework/pragma_variations"><\/item>
<item  id="347" filename="partflow_lec8Ex1.c" linenumber="24" name="add_ln24_24" contextFuncName="lec8Ex1" moduleName="lec8Ex1" rtlName="out_22" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="39" fileDirectory="/afs/hep.wisc.edu/home/rsimeon/tac_hep_fpga/TAC-HEP-FPGA-HLS/week4/homework/pragma_variations"><\/item>
<item  id="350" filename="partflow_lec8Ex1.c" linenumber="24" name="mul_ln24_23" contextFuncName="lec8Ex1" moduleName="lec8Ex1" rtlName="mul_ln24_23_fu_1389_p2" latency="0" BRAM="-1" DSP="2" FF="0" LUT="21" fileDirectory="/afs/hep.wisc.edu/home/rsimeon/tac_hep_fpga/TAC-HEP-FPGA-HLS/week4/homework/pragma_variations"><\/item>
<item  id="351" filename="partflow_lec8Ex1.c" linenumber="24" name="add_ln24_25" contextFuncName="lec8Ex1" moduleName="lec8Ex1" rtlName="out_23" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="39" fileDirectory="/afs/hep.wisc.edu/home/rsimeon/tac_hep_fpga/TAC-HEP-FPGA-HLS/week4/homework/pragma_variations"><\/item>
<item  id="354" filename="partflow_lec8Ex1.c" linenumber="24" name="mul_ln24_24" contextFuncName="lec8Ex1" moduleName="lec8Ex1" rtlName="mul_ln24_24_fu_1402_p2" latency="0" BRAM="-1" DSP="2" FF="0" LUT="21" fileDirectory="/afs/hep.wisc.edu/home/rsimeon/tac_hep_fpga/TAC-HEP-FPGA-HLS/week4/homework/pragma_variations"><\/item>
<item  id="355" filename="partflow_lec8Ex1.c" linenumber="24" name="add_ln24_26" contextFuncName="lec8Ex1" moduleName="lec8Ex1" rtlName="out_24" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="39" fileDirectory="/afs/hep.wisc.edu/home/rsimeon/tac_hep_fpga/TAC-HEP-FPGA-HLS/week4/homework/pragma_variations"><\/item>
<item  id="358" filename="partflow_lec8Ex1.c" linenumber="24" name="mul_ln24_25" contextFuncName="lec8Ex1" moduleName="lec8Ex1" rtlName="mul_ln24_25_fu_1415_p2" latency="0" BRAM="-1" DSP="2" FF="0" LUT="21" fileDirectory="/afs/hep.wisc.edu/home/rsimeon/tac_hep_fpga/TAC-HEP-FPGA-HLS/week4/homework/pragma_variations"><\/item>
<item  id="359" filename="partflow_lec8Ex1.c" linenumber="24" name="add_ln24_27" contextFuncName="lec8Ex1" moduleName="lec8Ex1" rtlName="out_25" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="39" fileDirectory="/afs/hep.wisc.edu/home/rsimeon/tac_hep_fpga/TAC-HEP-FPGA-HLS/week4/homework/pragma_variations"><\/item>
<item  id="362" filename="partflow_lec8Ex1.c" linenumber="24" name="mul_ln24_26" contextFuncName="lec8Ex1" moduleName="lec8Ex1" rtlName="mul_ln24_26_fu_1428_p2" latency="0" BRAM="-1" DSP="2" FF="0" LUT="21" fileDirectory="/afs/hep.wisc.edu/home/rsimeon/tac_hep_fpga/TAC-HEP-FPGA-HLS/week4/homework/pragma_variations"><\/item>
<item  id="363" filename="partflow_lec8Ex1.c" linenumber="24" name="add_ln24_28" contextFuncName="lec8Ex1" moduleName="lec8Ex1" rtlName="out_26" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="39" fileDirectory="/afs/hep.wisc.edu/home/rsimeon/tac_hep_fpga/TAC-HEP-FPGA-HLS/week4/homework/pragma_variations"><\/item>
<item  id="366" filename="partflow_lec8Ex1.c" linenumber="24" name="mul_ln24_27" contextFuncName="lec8Ex1" moduleName="lec8Ex1" rtlName="mul_ln24_27_fu_1441_p2" latency="0" BRAM="-1" DSP="2" FF="0" LUT="21" fileDirectory="/afs/hep.wisc.edu/home/rsimeon/tac_hep_fpga/TAC-HEP-FPGA-HLS/week4/homework/pragma_variations"><\/item>
<item  id="367" filename="partflow_lec8Ex1.c" linenumber="24" name="add_ln24_29" contextFuncName="lec8Ex1" moduleName="lec8Ex1" rtlName="out_27" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="39" fileDirectory="/afs/hep.wisc.edu/home/rsimeon/tac_hep_fpga/TAC-HEP-FPGA-HLS/week4/homework/pragma_variations"><\/item>
<item  id="370" filename="partflow_lec8Ex1.c" linenumber="24" name="mul_ln24_28" contextFuncName="lec8Ex1" moduleName="lec8Ex1" rtlName="mul_ln24_28_fu_1454_p2" latency="0" BRAM="-1" DSP="2" FF="0" LUT="21" fileDirectory="/afs/hep.wisc.edu/home/rsimeon/tac_hep_fpga/TAC-HEP-FPGA-HLS/week4/homework/pragma_variations"><\/item>
<item  id="371" filename="partflow_lec8Ex1.c" linenumber="24" name="add_ln24_30" contextFuncName="lec8Ex1" moduleName="lec8Ex1" rtlName="out_28" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="39" fileDirectory="/afs/hep.wisc.edu/home/rsimeon/tac_hep_fpga/TAC-HEP-FPGA-HLS/week4/homework/pragma_variations"><\/item>
<item  id="374" filename="partflow_lec8Ex1.c" linenumber="24" name="mul_ln24_29" contextFuncName="lec8Ex1" moduleName="lec8Ex1" rtlName="mul_ln24_29_fu_1467_p2" latency="0" BRAM="-1" DSP="2" FF="0" LUT="21" fileDirectory="/afs/hep.wisc.edu/home/rsimeon/tac_hep_fpga/TAC-HEP-FPGA-HLS/week4/homework/pragma_variations"><\/item>
<item  id="375" filename="partflow_lec8Ex1.c" linenumber="24" name="add_ln24_31" contextFuncName="lec8Ex1" moduleName="lec8Ex1" rtlName="out_29" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="39" fileDirectory="/afs/hep.wisc.edu/home/rsimeon/tac_hep_fpga/TAC-HEP-FPGA-HLS/week4/homework/pragma_variations"><\/item>
<item  id="378" filename="partflow_lec8Ex1.c" linenumber="24" name="mul_ln24_30" contextFuncName="lec8Ex1" moduleName="lec8Ex1" rtlName="mul_ln24_30_fu_1480_p2" latency="0" BRAM="-1" DSP="2" FF="0" LUT="21" fileDirectory="/afs/hep.wisc.edu/home/rsimeon/tac_hep_fpga/TAC-HEP-FPGA-HLS/week4/homework/pragma_variations"><\/item>
<item  id="379" filename="partflow_lec8Ex1.c" linenumber="24" name="add_ln24_32" contextFuncName="lec8Ex1" moduleName="lec8Ex1" rtlName="out_30" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="39" fileDirectory="/afs/hep.wisc.edu/home/rsimeon/tac_hep_fpga/TAC-HEP-FPGA-HLS/week4/homework/pragma_variations"><\/item>
<item  id="382" filename="partflow_lec8Ex1.c" linenumber="24" name="mul_ln24_31" contextFuncName="lec8Ex1" moduleName="lec8Ex1" rtlName="mul_ln24_31_fu_1493_p2" latency="0" BRAM="-1" DSP="2" FF="0" LUT="21" fileDirectory="/afs/hep.wisc.edu/home/rsimeon/tac_hep_fpga/TAC-HEP-FPGA-HLS/week4/homework/pragma_variations"><\/item>
<item  id="383" filename="partflow_lec8Ex1.c" linenumber="24" name="add_ln24_33" contextFuncName="lec8Ex1" moduleName="lec8Ex1" rtlName="out_31" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="39" fileDirectory="/afs/hep.wisc.edu/home/rsimeon/tac_hep_fpga/TAC-HEP-FPGA-HLS/week4/homework/pragma_variations"><\/item>
<item  id="386" filename="partflow_lec8Ex1.c" linenumber="24" name="mul_ln24_32" contextFuncName="lec8Ex1" moduleName="lec8Ex1" rtlName="mul_ln24_32_fu_1506_p2" latency="0" BRAM="-1" DSP="2" FF="0" LUT="21" fileDirectory="/afs/hep.wisc.edu/home/rsimeon/tac_hep_fpga/TAC-HEP-FPGA-HLS/week4/homework/pragma_variations"><\/item>
<item  id="387" filename="partflow_lec8Ex1.c" linenumber="24" name="add_ln24_34" contextFuncName="lec8Ex1" moduleName="lec8Ex1" rtlName="out_32" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="39" fileDirectory="/afs/hep.wisc.edu/home/rsimeon/tac_hep_fpga/TAC-HEP-FPGA-HLS/week4/homework/pragma_variations"><\/item>
<item  id="390" filename="partflow_lec8Ex1.c" linenumber="24" name="mul_ln24_33" contextFuncName="lec8Ex1" moduleName="lec8Ex1" rtlName="mul_ln24_33_fu_1519_p2" latency="0" BRAM="-1" DSP="2" FF="0" LUT="21" fileDirectory="/afs/hep.wisc.edu/home/rsimeon/tac_hep_fpga/TAC-HEP-FPGA-HLS/week4/homework/pragma_variations"><\/item>
<item  id="391" filename="partflow_lec8Ex1.c" linenumber="24" name="add_ln24_35" contextFuncName="lec8Ex1" moduleName="lec8Ex1" rtlName="out_33" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="39" fileDirectory="/afs/hep.wisc.edu/home/rsimeon/tac_hep_fpga/TAC-HEP-FPGA-HLS/week4/homework/pragma_variations"><\/item>
<item  id="394" filename="partflow_lec8Ex1.c" linenumber="24" name="mul_ln24_34" contextFuncName="lec8Ex1" moduleName="lec8Ex1" rtlName="mul_ln24_34_fu_1532_p2" latency="0" BRAM="-1" DSP="2" FF="0" LUT="21" fileDirectory="/afs/hep.wisc.edu/home/rsimeon/tac_hep_fpga/TAC-HEP-FPGA-HLS/week4/homework/pragma_variations"><\/item>
<item  id="395" filename="partflow_lec8Ex1.c" linenumber="24" name="add_ln24_36" contextFuncName="lec8Ex1" moduleName="lec8Ex1" rtlName="out_34" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="39" fileDirectory="/afs/hep.wisc.edu/home/rsimeon/tac_hep_fpga/TAC-HEP-FPGA-HLS/week4/homework/pragma_variations"><\/item>
<item  id="398" filename="partflow_lec8Ex1.c" linenumber="24" name="mul_ln24_35" contextFuncName="lec8Ex1" moduleName="lec8Ex1" rtlName="mul_ln24_35_fu_1545_p2" latency="0" BRAM="-1" DSP="2" FF="0" LUT="21" fileDirectory="/afs/hep.wisc.edu/home/rsimeon/tac_hep_fpga/TAC-HEP-FPGA-HLS/week4/homework/pragma_variations"><\/item>
<item  id="399" filename="partflow_lec8Ex1.c" linenumber="24" name="add_ln24_37" contextFuncName="lec8Ex1" moduleName="lec8Ex1" rtlName="out_35" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="39" fileDirectory="/afs/hep.wisc.edu/home/rsimeon/tac_hep_fpga/TAC-HEP-FPGA-HLS/week4/homework/pragma_variations"><\/item>
<item  id="402" filename="partflow_lec8Ex1.c" linenumber="24" name="mul_ln24_36" contextFuncName="lec8Ex1" moduleName="lec8Ex1" rtlName="mul_ln24_36_fu_1558_p2" latency="0" BRAM="-1" DSP="2" FF="0" LUT="21" fileDirectory="/afs/hep.wisc.edu/home/rsimeon/tac_hep_fpga/TAC-HEP-FPGA-HLS/week4/homework/pragma_variations"><\/item>
<item  id="403" filename="partflow_lec8Ex1.c" linenumber="24" name="add_ln24_38" contextFuncName="lec8Ex1" moduleName="lec8Ex1" rtlName="out_36" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="39" fileDirectory="/afs/hep.wisc.edu/home/rsimeon/tac_hep_fpga/TAC-HEP-FPGA-HLS/week4/homework/pragma_variations"><\/item>
<item  id="406" filename="partflow_lec8Ex1.c" linenumber="24" name="mul_ln24_37" contextFuncName="lec8Ex1" moduleName="lec8Ex1" rtlName="mul_ln24_37_fu_1571_p2" latency="0" BRAM="-1" DSP="2" FF="0" LUT="21" fileDirectory="/afs/hep.wisc.edu/home/rsimeon/tac_hep_fpga/TAC-HEP-FPGA-HLS/week4/homework/pragma_variations"><\/item>
<item  id="407" filename="partflow_lec8Ex1.c" linenumber="24" name="add_ln24_39" contextFuncName="lec8Ex1" moduleName="lec8Ex1" rtlName="out_37" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="39" fileDirectory="/afs/hep.wisc.edu/home/rsimeon/tac_hep_fpga/TAC-HEP-FPGA-HLS/week4/homework/pragma_variations"><\/item>
<item  id="410" filename="partflow_lec8Ex1.c" linenumber="24" name="mul_ln24_38" contextFuncName="lec8Ex1" moduleName="lec8Ex1" rtlName="mul_ln24_38_fu_1584_p2" latency="0" BRAM="-1" DSP="2" FF="0" LUT="21" fileDirectory="/afs/hep.wisc.edu/home/rsimeon/tac_hep_fpga/TAC-HEP-FPGA-HLS/week4/homework/pragma_variations"><\/item>
<item  id="411" filename="partflow_lec8Ex1.c" linenumber="24" name="add_ln24_40" contextFuncName="lec8Ex1" moduleName="lec8Ex1" rtlName="out_38" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="39" fileDirectory="/afs/hep.wisc.edu/home/rsimeon/tac_hep_fpga/TAC-HEP-FPGA-HLS/week4/homework/pragma_variations"><\/item>
<item  id="414" filename="partflow_lec8Ex1.c" linenumber="24" name="mul_ln24_39" contextFuncName="lec8Ex1" moduleName="lec8Ex1" rtlName="mul_ln24_39_fu_1597_p2" latency="0" BRAM="-1" DSP="2" FF="0" LUT="21" fileDirectory="/afs/hep.wisc.edu/home/rsimeon/tac_hep_fpga/TAC-HEP-FPGA-HLS/week4/homework/pragma_variations"><\/item>
<item  id="415" filename="partflow_lec8Ex1.c" linenumber="24" name="add_ln24_41" contextFuncName="lec8Ex1" moduleName="lec8Ex1" rtlName="out_39" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="39" fileDirectory="/afs/hep.wisc.edu/home/rsimeon/tac_hep_fpga/TAC-HEP-FPGA-HLS/week4/homework/pragma_variations"><\/item>
<item  id="418" filename="partflow_lec8Ex1.c" linenumber="24" name="mul_ln24_40" contextFuncName="lec8Ex1" moduleName="lec8Ex1" rtlName="mul_ln24_40_fu_1610_p2" latency="0" BRAM="-1" DSP="2" FF="0" LUT="21" fileDirectory="/afs/hep.wisc.edu/home/rsimeon/tac_hep_fpga/TAC-HEP-FPGA-HLS/week4/homework/pragma_variations"><\/item>
<item  id="419" filename="partflow_lec8Ex1.c" linenumber="24" name="add_ln24_42" contextFuncName="lec8Ex1" moduleName="lec8Ex1" rtlName="out_40" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="39" fileDirectory="/afs/hep.wisc.edu/home/rsimeon/tac_hep_fpga/TAC-HEP-FPGA-HLS/week4/homework/pragma_variations"><\/item>
<item  id="422" filename="partflow_lec8Ex1.c" linenumber="24" name="mul_ln24_41" contextFuncName="lec8Ex1" moduleName="lec8Ex1" rtlName="mul_ln24_41_fu_1623_p2" latency="0" BRAM="-1" DSP="2" FF="0" LUT="21" fileDirectory="/afs/hep.wisc.edu/home/rsimeon/tac_hep_fpga/TAC-HEP-FPGA-HLS/week4/homework/pragma_variations"><\/item>
<item  id="423" filename="partflow_lec8Ex1.c" linenumber="24" name="add_ln24_43" contextFuncName="lec8Ex1" moduleName="lec8Ex1" rtlName="out_41" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="39" fileDirectory="/afs/hep.wisc.edu/home/rsimeon/tac_hep_fpga/TAC-HEP-FPGA-HLS/week4/homework/pragma_variations"><\/item>
<item  id="426" filename="partflow_lec8Ex1.c" linenumber="24" name="mul_ln24_42" contextFuncName="lec8Ex1" moduleName="lec8Ex1" rtlName="mul_ln24_42_fu_1636_p2" latency="0" BRAM="-1" DSP="2" FF="0" LUT="21" fileDirectory="/afs/hep.wisc.edu/home/rsimeon/tac_hep_fpga/TAC-HEP-FPGA-HLS/week4/homework/pragma_variations"><\/item>
<item  id="427" filename="partflow_lec8Ex1.c" linenumber="24" name="add_ln24_44" contextFuncName="lec8Ex1" moduleName="lec8Ex1" rtlName="out_42" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="39" fileDirectory="/afs/hep.wisc.edu/home/rsimeon/tac_hep_fpga/TAC-HEP-FPGA-HLS/week4/homework/pragma_variations"><\/item>
<item  id="430" filename="partflow_lec8Ex1.c" linenumber="24" name="mul_ln24_43" contextFuncName="lec8Ex1" moduleName="lec8Ex1" rtlName="mul_ln24_43_fu_1649_p2" latency="0" BRAM="-1" DSP="2" FF="0" LUT="21" fileDirectory="/afs/hep.wisc.edu/home/rsimeon/tac_hep_fpga/TAC-HEP-FPGA-HLS/week4/homework/pragma_variations"><\/item>
<item  id="431" filename="partflow_lec8Ex1.c" linenumber="24" name="add_ln24_45" contextFuncName="lec8Ex1" moduleName="lec8Ex1" rtlName="out_43" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="39" fileDirectory="/afs/hep.wisc.edu/home/rsimeon/tac_hep_fpga/TAC-HEP-FPGA-HLS/week4/homework/pragma_variations"><\/item>
<item  id="434" filename="partflow_lec8Ex1.c" linenumber="24" name="mul_ln24_44" contextFuncName="lec8Ex1" moduleName="lec8Ex1" rtlName="mul_ln24_44_fu_1662_p2" latency="0" BRAM="-1" DSP="2" FF="0" LUT="21" fileDirectory="/afs/hep.wisc.edu/home/rsimeon/tac_hep_fpga/TAC-HEP-FPGA-HLS/week4/homework/pragma_variations"><\/item>
<item  id="435" filename="partflow_lec8Ex1.c" linenumber="24" name="add_ln24_46" contextFuncName="lec8Ex1" moduleName="lec8Ex1" rtlName="out_44" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="39" fileDirectory="/afs/hep.wisc.edu/home/rsimeon/tac_hep_fpga/TAC-HEP-FPGA-HLS/week4/homework/pragma_variations"><\/item>
<item  id="438" filename="partflow_lec8Ex1.c" linenumber="24" name="mul_ln24_45" contextFuncName="lec8Ex1" moduleName="lec8Ex1" rtlName="mul_ln24_45_fu_1675_p2" latency="0" BRAM="-1" DSP="2" FF="0" LUT="21" fileDirectory="/afs/hep.wisc.edu/home/rsimeon/tac_hep_fpga/TAC-HEP-FPGA-HLS/week4/homework/pragma_variations"><\/item>
<item  id="439" filename="partflow_lec8Ex1.c" linenumber="24" name="add_ln24_47" contextFuncName="lec8Ex1" moduleName="lec8Ex1" rtlName="out_45" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="39" fileDirectory="/afs/hep.wisc.edu/home/rsimeon/tac_hep_fpga/TAC-HEP-FPGA-HLS/week4/homework/pragma_variations"><\/item>
<item  id="442" filename="partflow_lec8Ex1.c" linenumber="24" name="mul_ln24_46" contextFuncName="lec8Ex1" moduleName="lec8Ex1" rtlName="mul_ln24_46_fu_1688_p2" latency="0" BRAM="-1" DSP="2" FF="0" LUT="21" fileDirectory="/afs/hep.wisc.edu/home/rsimeon/tac_hep_fpga/TAC-HEP-FPGA-HLS/week4/homework/pragma_variations"><\/item>
<item  id="443" filename="partflow_lec8Ex1.c" linenumber="24" name="add_ln24_48" contextFuncName="lec8Ex1" moduleName="lec8Ex1" rtlName="out_46" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="39" fileDirectory="/afs/hep.wisc.edu/home/rsimeon/tac_hep_fpga/TAC-HEP-FPGA-HLS/week4/homework/pragma_variations"><\/item>
<item  id="446" filename="partflow_lec8Ex1.c" linenumber="24" name="mul_ln24_47" contextFuncName="lec8Ex1" moduleName="lec8Ex1" rtlName="mul_ln24_47_fu_1701_p2" latency="0" BRAM="-1" DSP="2" FF="0" LUT="21" fileDirectory="/afs/hep.wisc.edu/home/rsimeon/tac_hep_fpga/TAC-HEP-FPGA-HLS/week4/homework/pragma_variations"><\/item>
<item  id="447" filename="partflow_lec8Ex1.c" linenumber="24" name="add_ln24_49" contextFuncName="lec8Ex1" moduleName="lec8Ex1" rtlName="out_47" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="39" fileDirectory="/afs/hep.wisc.edu/home/rsimeon/tac_hep_fpga/TAC-HEP-FPGA-HLS/week4/homework/pragma_variations"><\/item>
<item  id="450" filename="partflow_lec8Ex1.c" linenumber="24" name="mul_ln24_48" contextFuncName="lec8Ex1" moduleName="lec8Ex1" rtlName="mul_ln24_48_fu_1714_p2" latency="0" BRAM="-1" DSP="2" FF="0" LUT="21" fileDirectory="/afs/hep.wisc.edu/home/rsimeon/tac_hep_fpga/TAC-HEP-FPGA-HLS/week4/homework/pragma_variations"><\/item>
<item  id="451" filename="partflow_lec8Ex1.c" linenumber="24" name="add_ln24_50" contextFuncName="lec8Ex1" moduleName="lec8Ex1" rtlName="out_48" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="39" fileDirectory="/afs/hep.wisc.edu/home/rsimeon/tac_hep_fpga/TAC-HEP-FPGA-HLS/week4/homework/pragma_variations"><\/item>
<item  id="454" filename="partflow_lec8Ex1.c" linenumber="24" name="mul_ln24_49" contextFuncName="lec8Ex1" moduleName="lec8Ex1" rtlName="mul_ln24_49_fu_1727_p2" latency="0" BRAM="-1" DSP="2" FF="0" LUT="21" fileDirectory="/afs/hep.wisc.edu/home/rsimeon/tac_hep_fpga/TAC-HEP-FPGA-HLS/week4/homework/pragma_variations"><\/item>
<item  id="455" filename="partflow_lec8Ex1.c" linenumber="24" name="add_ln24_51" contextFuncName="lec8Ex1" moduleName="lec8Ex1" rtlName="out_49" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="39" fileDirectory="/afs/hep.wisc.edu/home/rsimeon/tac_hep_fpga/TAC-HEP-FPGA-HLS/week4/homework/pragma_variations"><\/item>
<item  id="458" filename="partflow_lec8Ex1.c" linenumber="24" name="mul_ln24_50" contextFuncName="lec8Ex1" moduleName="lec8Ex1" rtlName="mul_ln24_50_fu_1740_p2" latency="0" BRAM="-1" DSP="2" FF="0" LUT="21" fileDirectory="/afs/hep.wisc.edu/home/rsimeon/tac_hep_fpga/TAC-HEP-FPGA-HLS/week4/homework/pragma_variations"><\/item>
<item  id="459" filename="partflow_lec8Ex1.c" linenumber="24" name="add_ln24_52" contextFuncName="lec8Ex1" moduleName="lec8Ex1" rtlName="out_50" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="39" fileDirectory="/afs/hep.wisc.edu/home/rsimeon/tac_hep_fpga/TAC-HEP-FPGA-HLS/week4/homework/pragma_variations"><\/item>
<item  id="462" filename="partflow_lec8Ex1.c" linenumber="24" name="mul_ln24_51" contextFuncName="lec8Ex1" moduleName="lec8Ex1" rtlName="mul_ln24_51_fu_1753_p2" latency="0" BRAM="-1" DSP="2" FF="0" LUT="21" fileDirectory="/afs/hep.wisc.edu/home/rsimeon/tac_hep_fpga/TAC-HEP-FPGA-HLS/week4/homework/pragma_variations"><\/item>
<item  id="463" filename="partflow_lec8Ex1.c" linenumber="24" name="add_ln24_53" contextFuncName="lec8Ex1" moduleName="lec8Ex1" rtlName="out_51" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="39" fileDirectory="/afs/hep.wisc.edu/home/rsimeon/tac_hep_fpga/TAC-HEP-FPGA-HLS/week4/homework/pragma_variations"><\/item>
<item  id="466" filename="partflow_lec8Ex1.c" linenumber="24" name="mul_ln24_52" contextFuncName="lec8Ex1" moduleName="lec8Ex1" rtlName="mul_ln24_52_fu_1766_p2" latency="0" BRAM="-1" DSP="2" FF="0" LUT="21" fileDirectory="/afs/hep.wisc.edu/home/rsimeon/tac_hep_fpga/TAC-HEP-FPGA-HLS/week4/homework/pragma_variations"><\/item>
<item  id="467" filename="partflow_lec8Ex1.c" linenumber="24" name="add_ln24_54" contextFuncName="lec8Ex1" moduleName="lec8Ex1" rtlName="out_52" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="39" fileDirectory="/afs/hep.wisc.edu/home/rsimeon/tac_hep_fpga/TAC-HEP-FPGA-HLS/week4/homework/pragma_variations"><\/item>
<item  id="470" filename="partflow_lec8Ex1.c" linenumber="24" name="mul_ln24_53" contextFuncName="lec8Ex1" moduleName="lec8Ex1" rtlName="mul_ln24_53_fu_1779_p2" latency="0" BRAM="-1" DSP="2" FF="0" LUT="21" fileDirectory="/afs/hep.wisc.edu/home/rsimeon/tac_hep_fpga/TAC-HEP-FPGA-HLS/week4/homework/pragma_variations"><\/item>
<item  id="471" filename="partflow_lec8Ex1.c" linenumber="24" name="add_ln24_55" contextFuncName="lec8Ex1" moduleName="lec8Ex1" rtlName="out_53" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="39" fileDirectory="/afs/hep.wisc.edu/home/rsimeon/tac_hep_fpga/TAC-HEP-FPGA-HLS/week4/homework/pragma_variations"><\/item>
<item  id="474" filename="partflow_lec8Ex1.c" linenumber="24" name="mul_ln24_54" contextFuncName="lec8Ex1" moduleName="lec8Ex1" rtlName="mul_ln24_54_fu_1792_p2" latency="0" BRAM="-1" DSP="2" FF="0" LUT="21" fileDirectory="/afs/hep.wisc.edu/home/rsimeon/tac_hep_fpga/TAC-HEP-FPGA-HLS/week4/homework/pragma_variations"><\/item>
<item  id="475" filename="partflow_lec8Ex1.c" linenumber="24" name="add_ln24_56" contextFuncName="lec8Ex1" moduleName="lec8Ex1" rtlName="out_54" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="39" fileDirectory="/afs/hep.wisc.edu/home/rsimeon/tac_hep_fpga/TAC-HEP-FPGA-HLS/week4/homework/pragma_variations"><\/item>
<item  id="478" filename="partflow_lec8Ex1.c" linenumber="24" name="mul_ln24_55" contextFuncName="lec8Ex1" moduleName="lec8Ex1" rtlName="mul_ln24_55_fu_1805_p2" latency="0" BRAM="-1" DSP="2" FF="0" LUT="21" fileDirectory="/afs/hep.wisc.edu/home/rsimeon/tac_hep_fpga/TAC-HEP-FPGA-HLS/week4/homework/pragma_variations"><\/item>
<item  id="479" filename="partflow_lec8Ex1.c" linenumber="24" name="add_ln24_57" contextFuncName="lec8Ex1" moduleName="lec8Ex1" rtlName="out_55" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="39" fileDirectory="/afs/hep.wisc.edu/home/rsimeon/tac_hep_fpga/TAC-HEP-FPGA-HLS/week4/homework/pragma_variations"><\/item>
<item  id="482" filename="partflow_lec8Ex1.c" linenumber="24" name="mul_ln24_56" contextFuncName="lec8Ex1" moduleName="lec8Ex1" rtlName="mul_ln24_56_fu_1818_p2" latency="0" BRAM="-1" DSP="2" FF="0" LUT="21" fileDirectory="/afs/hep.wisc.edu/home/rsimeon/tac_hep_fpga/TAC-HEP-FPGA-HLS/week4/homework/pragma_variations"><\/item>
<item  id="483" filename="partflow_lec8Ex1.c" linenumber="24" name="add_ln24_58" contextFuncName="lec8Ex1" moduleName="lec8Ex1" rtlName="out_56" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="39" fileDirectory="/afs/hep.wisc.edu/home/rsimeon/tac_hep_fpga/TAC-HEP-FPGA-HLS/week4/homework/pragma_variations"><\/item>
<item  id="486" filename="partflow_lec8Ex1.c" linenumber="24" name="mul_ln24_57" contextFuncName="lec8Ex1" moduleName="lec8Ex1" rtlName="mul_ln24_57_fu_1831_p2" latency="0" BRAM="-1" DSP="2" FF="0" LUT="21" fileDirectory="/afs/hep.wisc.edu/home/rsimeon/tac_hep_fpga/TAC-HEP-FPGA-HLS/week4/homework/pragma_variations"><\/item>
<item  id="487" filename="partflow_lec8Ex1.c" linenumber="24" name="add_ln24_59" contextFuncName="lec8Ex1" moduleName="lec8Ex1" rtlName="out_57" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="39" fileDirectory="/afs/hep.wisc.edu/home/rsimeon/tac_hep_fpga/TAC-HEP-FPGA-HLS/week4/homework/pragma_variations"><\/item>
<item  id="490" filename="partflow_lec8Ex1.c" linenumber="24" name="mul_ln24_58" contextFuncName="lec8Ex1" moduleName="lec8Ex1" rtlName="mul_ln24_58_fu_1844_p2" latency="0" BRAM="-1" DSP="2" FF="0" LUT="21" fileDirectory="/afs/hep.wisc.edu/home/rsimeon/tac_hep_fpga/TAC-HEP-FPGA-HLS/week4/homework/pragma_variations"><\/item>
<item  id="491" filename="partflow_lec8Ex1.c" linenumber="24" name="add_ln24_60" contextFuncName="lec8Ex1" moduleName="lec8Ex1" rtlName="out_58" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="39" fileDirectory="/afs/hep.wisc.edu/home/rsimeon/tac_hep_fpga/TAC-HEP-FPGA-HLS/week4/homework/pragma_variations"><\/item>
<item  id="494" filename="partflow_lec8Ex1.c" linenumber="24" name="mul_ln24_59" contextFuncName="lec8Ex1" moduleName="lec8Ex1" rtlName="mul_ln24_59_fu_1857_p2" latency="0" BRAM="-1" DSP="2" FF="0" LUT="21" fileDirectory="/afs/hep.wisc.edu/home/rsimeon/tac_hep_fpga/TAC-HEP-FPGA-HLS/week4/homework/pragma_variations"><\/item>
<item  id="495" filename="partflow_lec8Ex1.c" linenumber="24" name="add_ln24_61" contextFuncName="lec8Ex1" moduleName="lec8Ex1" rtlName="out_59" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="39" fileDirectory="/afs/hep.wisc.edu/home/rsimeon/tac_hep_fpga/TAC-HEP-FPGA-HLS/week4/homework/pragma_variations"><\/item>
</annotationInfo>
