{
  "title": "GitHub Verilog Languages Weekly Trending",
  "description": "Weekly Trending of Verilog Languages in GitHub",
  "link": "https://github.com/isboyjc/github-trending-api",
  "pubDate": "Mon, 23 Dec 2024 07:14:16 GMT",
  "items": [
    {
      "title": "analogdevicesinc/hdl",
      "url": "https://github.com/analogdevicesinc/hdl",
      "description": "HDL libraries and projects",
      "language": "Verilog",
      "languageColor": "#b2b7f8",
      "stars": "1,552",
      "forks": "1,531",
      "addStars": "11",
      "contributors": [
        {
          "avatar": "https://avatars.githubusercontent.com/u/2684236?s=40&v=4",
          "name": "rkutty",
          "url": "https://github.com/rkutty"
        },
        {
          "avatar": "https://avatars.githubusercontent.com/u/5145146?s=40&v=4",
          "name": "acostina",
          "url": "https://github.com/acostina"
        },
        {
          "avatar": "https://avatars.githubusercontent.com/u/6555884?s=40&v=4",
          "name": "ronagyl",
          "url": "https://github.com/ronagyl"
        },
        {
          "avatar": "https://avatars.githubusercontent.com/u/32593?s=40&v=4",
          "name": "larsclausen",
          "url": "https://github.com/larsclausen"
        },
        {
          "avatar": "https://avatars.githubusercontent.com/u/13637582?s=40&v=4",
          "name": "AndreiGrozav",
          "url": "https://github.com/AndreiGrozav"
        }
      ]
    },
    {
      "title": "The-OpenROAD-Project/OpenROAD",
      "url": "https://github.com/The-OpenROAD-Project/OpenROAD",
      "description": "OpenROAD's unified application implementing an RTL-to-GDS Flow. Documentation at https://openroad.readthedocs.io/en/latest/",
      "language": "Verilog",
      "languageColor": "#b2b7f8",
      "stars": "1,693",
      "forks": "580",
      "addStars": "31",
      "contributors": [
        {
          "avatar": "https://avatars.githubusercontent.com/u/761514?s=40&v=4",
          "name": "maliberty",
          "url": "https://github.com/maliberty"
        },
        {
          "avatar": "https://avatars.githubusercontent.com/u/43450810?s=40&v=4",
          "name": "eder-matheus",
          "url": "https://github.com/eder-matheus"
        },
        {
          "avatar": "https://avatars.githubusercontent.com/u/34749589?s=40&v=4",
          "name": "jjcherry56",
          "url": "https://github.com/jjcherry56"
        },
        {
          "avatar": "https://avatars.githubusercontent.com/u/46405338?s=40&v=4",
          "name": "gadfort",
          "url": "https://github.com/gadfort"
        },
        {
          "avatar": "https://avatars.githubusercontent.com/u/56893454?s=40&v=4",
          "name": "osamahammad21",
          "url": "https://github.com/osamahammad21"
        }
      ]
    },
    {
      "title": "EttusResearch/uhd",
      "url": "https://github.com/EttusResearch/uhd",
      "description": "The USRPâ„¢ Hardware Driver Repository",
      "language": "Verilog",
      "languageColor": "#b2b7f8",
      "stars": "1,023",
      "forks": "672",
      "addStars": "6",
      "contributors": [
        {
          "avatar": "https://avatars.githubusercontent.com/u/184117?s=40&v=4",
          "name": "guruofquality",
          "url": "https://github.com/guruofquality"
        },
        {
          "avatar": "https://avatars.githubusercontent.com/u/508035?s=40&v=4",
          "name": "mbr0wn",
          "url": "https://github.com/mbr0wn"
        },
        {
          "avatar": "https://avatars.githubusercontent.com/u/5640322?s=40&v=4",
          "name": "michael-west",
          "url": "https://github.com/michael-west"
        },
        {
          "avatar": "https://avatars.githubusercontent.com/u/32272501?s=40&v=4",
          "name": "wordimont",
          "url": "https://github.com/wordimont"
        },
        {
          "avatar": "https://avatars.githubusercontent.com/u/1406260?s=40&v=4",
          "name": "ncorgan",
          "url": "https://github.com/ncorgan"
        }
      ]
    },
    {
      "title": "alexforencich/verilog-ethernet",
      "url": "https://github.com/alexforencich/verilog-ethernet",
      "description": "Verilog Ethernet components for FPGA implementation",
      "language": "Verilog",
      "languageColor": "#b2b7f8",
      "stars": "2,362",
      "forks": "709",
      "addStars": "10",
      "contributors": [
        {
          "avatar": "https://avatars.githubusercontent.com/u/508807?s=40&v=4",
          "name": "alexforencich",
          "url": "https://github.com/alexforencich"
        },
        {
          "avatar": "https://avatars.githubusercontent.com/u/48435475?s=40&v=4",
          "name": "lomotos10",
          "url": "https://github.com/lomotos10"
        }
      ]
    },
    {
      "title": "The-OpenROAD-Project/OpenROAD-flow-scripts",
      "url": "https://github.com/The-OpenROAD-Project/OpenROAD-flow-scripts",
      "description": "OpenROAD's scripts implementing an RTL-to-GDS Flow. Documentation at https://openroad-flow-scripts.readthedocs.io/en/latest/",
      "language": "Verilog",
      "languageColor": "#b2b7f8",
      "stars": "360",
      "forks": "295",
      "addStars": "1",
      "contributors": [
        {
          "avatar": "https://avatars.githubusercontent.com/u/761514?s=40&v=4",
          "name": "maliberty",
          "url": "https://github.com/maliberty"
        },
        {
          "avatar": "https://avatars.githubusercontent.com/u/9001905?s=40&v=4",
          "name": "vvbandeira",
          "url": "https://github.com/vvbandeira"
        },
        {
          "avatar": "https://avatars.githubusercontent.com/u/2798822?s=40&v=4",
          "name": "oharboe",
          "url": "https://github.com/oharboe"
        },
        {
          "avatar": "https://avatars.githubusercontent.com/u/43450810?s=40&v=4",
          "name": "eder-matheus",
          "url": "https://github.com/eder-matheus"
        },
        {
          "avatar": "https://avatars.githubusercontent.com/u/71403620?s=40&v=4",
          "name": "ravi-varadarajan",
          "url": "https://github.com/ravi-varadarajan"
        }
      ]
    },
    {
      "title": "riscv-mcu/e203_hbirdv2",
      "url": "https://github.com/riscv-mcu/e203_hbirdv2",
      "description": "The Ultra-Low Power RISC-V Core",
      "language": "Verilog",
      "languageColor": "#b2b7f8",
      "stars": "1,342",
      "forks": "348",
      "addStars": "12",
      "contributors": [
        {
          "avatar": "https://avatars.githubusercontent.com/u/13828612?s=40&v=4",
          "name": "hucan7",
          "url": "https://github.com/hucan7"
        },
        {
          "avatar": "https://avatars.githubusercontent.com/u/1538922?s=40&v=4",
          "name": "fanghuaqi",
          "url": "https://github.com/fanghuaqi"
        },
        {
          "avatar": "https://avatars.githubusercontent.com/u/144345?s=40&v=4",
          "name": "Carton",
          "url": "https://github.com/Carton"
        },
        {
          "avatar": "https://avatars.githubusercontent.com/u/766788?s=40&v=4",
          "name": "howard0su",
          "url": "https://github.com/howard0su"
        },
        {
          "avatar": "https://avatars.githubusercontent.com/u/1916518?s=40&v=4",
          "name": "Icenowy",
          "url": "https://github.com/Icenowy"
        }
      ]
    }
  ]
}