Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1 (lin64) Build 2552052 Fri May 24 14:47:09 MDT 2019
| Date         : Wed Sep 25 22:03:28 2024
| Host         : madhav-HP-348-G4 running 64-bit Ubuntu 16.04.4 LTS
| Command      : report_timing_summary -file timing.rpt -nworst 10 -verbose
| Design       : cw305_top
| Device       : 7a100t-ftg256
| Speed File   : -2  PRODUCTION 1.23 2018-06-13
------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There is 1 input port with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 2 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 26266 register/latch pins with multiple clocks. (HIGH)


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.042        0.000                      0                70608        0.052        0.000                      0                70608        3.000        0.000                       0                 26281  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                   Waveform(ns)       Period(ns)      Frequency(MHz)
-----                   ------------       ----------      --------------
CLK100MHZ               {0.000 5.000}      10.000          100.000         
  clk_out1_clk_wiz_0    {0.000 10.000}     20.000          50.000          
  clkfbout_clk_wiz_0    {0.000 5.000}      10.000          100.000         
sys_clk_pin             {0.000 5.000}      10.000          100.000         
  clk_out1_clk_wiz_0_1  {0.000 10.000}     20.000          50.000          
  clkfbout_clk_wiz_0_1  {0.000 5.000}      10.000          100.000         
usb_clk                 {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                       WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                       -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
CLK100MHZ                                                                                                                                                                 3.000        0.000                       0                     1  
  clk_out1_clk_wiz_0          0.042        0.000                      0                70599        0.135        0.000                      0                70599        8.870        0.000                       0                 26268  
  clkfbout_clk_wiz_0                                                                                                                                                      8.408        0.000                       0                     3  
sys_clk_pin                                                                                                                                                               3.000        0.000                       0                     1  
  clk_out1_clk_wiz_0_1        0.044        0.000                      0                70599        0.135        0.000                      0                70599        8.870        0.000                       0                 26268  
  clkfbout_clk_wiz_0_1                                                                                                                                                    8.408        0.000                       0                     3  
usb_clk                       6.817        0.000                      0                    8        0.243        0.000                      0                    8        4.500        0.000                       0                     9  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock            To Clock                  WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------            --------                  -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
clk_out1_clk_wiz_0_1  clk_out1_clk_wiz_0          0.042        0.000                      0                70599        0.052        0.000                      0                70599  
usb_clk               clk_out1_clk_wiz_0          3.368        0.000                      0                    1        2.347        0.000                      0                    1  
clk_out1_clk_wiz_0    clk_out1_clk_wiz_0_1        0.042        0.000                      0                70599        0.052        0.000                      0                70599  
usb_clk               clk_out1_clk_wiz_0_1        3.370        0.000                      0                    1        2.349        0.000                      0                    1  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  CLK100MHZ
  To Clock:  CLK100MHZ

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         CLK100MHZ
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { CLK100MHZ }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X0Y1  U_clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X0Y1  U_clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y1  U_clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y1  U_clk_wiz_0/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0
  To Clock:  clk_out1_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack        0.042ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.135ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        8.870ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.042ns  (required time - arrival time)
  Source:                 U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/in_buffer/NotRevisedCase.ShallowCase.ulReg/noBypass.read_data_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.extn_result_rptr/genSR[1].data_regs_reg[1][63]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        19.869ns  (logic 6.644ns (33.440%)  route 13.225ns (66.560%))
  Logic Levels:           37  (CARRY4=12 LUT2=6 LUT3=1 LUT4=6 LUT5=6 LUT6=5 MUXF7=1)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.845ns = ( 19.155 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.401ns
    Clock Pessimism Removal (CPR):    0.408ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    N13                                               0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    U_clk_wiz_0/inst/clk_in1
    N13                  IBUF (Prop_ibuf_I_O)         1.458     1.458 r  U_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.065     2.524    U_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.957    -3.434 r  U_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.441    -1.993    U_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081    -1.912 r  U_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=19456, routed)       1.511    -0.401    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/in_buffer/NotRevisedCase.ShallowCase.ulReg/clk
    SLICE_X33Y26         FDRE                                         r  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/in_buffer/NotRevisedCase.ShallowCase.ulReg/noBypass.read_data_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y26         FDRE (Prop_fdre_C_Q)         0.348    -0.053 r  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/in_buffer/NotRevisedCase.ShallowCase.ulReg/noBypass.read_data_reg[8]/Q
                         net (fo=5, routed)           0.847     0.794    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.volatile_operator_classFp32_3264/a[8]
    SLICE_X32Y24         LUT6 (Prop_lut6_I1_O)        0.242     1.036 f  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.volatile_operator_classFp32_3264/data_path.volatile_operator_classFpBase_661_i_8/O
                         net (fo=1, routed)           0.536     1.572    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.volatile_operator_classFp32_3264/data_path.volatile_operator_classFpBase_661_i_8_n_0
    SLICE_X32Y25         LUT4 (Prop_lut4_I2_O)        0.105     1.677 f  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.volatile_operator_classFp32_3264/data_path.volatile_operator_classFpBase_661_i_3/O
                         net (fo=8, routed)           0.395     2.072    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.volatile_operator_classFp32_3264/data_path.volatile_operator_classFpBase_661/mant_a_zero[0]
    SLICE_X35Y24         LUT3 (Prop_lut3_I0_O)        0.105     2.177 r  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.volatile_operator_classFp32_3264/data_path.volatile_operator_classFpBase_661/pos_denormal[0]_INST_0/O
                         net (fo=8, routed)           0.360     2.537    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_classify_utility_2945/f1_s_class[7]
    SLICE_X37Y24         LUT2 (Prop_lut2_I0_O)        0.105     2.642 r  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_classify_utility_2945/f1_denormal[0]_INST_0/O
                         net (fo=26, routed)          0.594     3.236    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_expDiffSingle_2951/f1_denormal[0]
    SLICE_X37Y25         LUT5 (Prop_lut5_I0_O)        0.105     3.341 f  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_expDiffSingle_2951/exp_ab_s[3]_INST_0_i_4/O
                         net (fo=1, routed)           0.336     3.677    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_expDiffSingle_2951/exp_ab_s[3]_INST_0_i_4_n_0
    SLICE_X39Y26         LUT6 (Prop_lut6_I5_O)        0.105     3.782 f  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_expDiffSingle_2951/exp_ab_s[3]_INST_0_i_1/O
                         net (fo=1, routed)           0.000     3.782    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_expDiffSingle_2951/exp_ab_s[3]_INST_0_i_1_n_0
    SLICE_X39Y26         MUXF7 (Prop_muxf7_I0_O)      0.178     3.960 f  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_expDiffSingle_2951/exp_ab_s[3]_INST_0/O
                         net (fo=3, routed)           0.729     4.689    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/exp_ab_3090_in[3]
    SLICE_X39Y23         LUT2 (Prop_lut2_I0_O)        0.252     4.941 r  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_u35_sr_special_2964_i_37/O
                         net (fo=1, routed)           0.000     4.941    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_u35_sr_special_2964_i_37_n_0
    SLICE_X39Y23         CARRY4 (Prop_carry4_S[0]_CO[2])
                                                      0.446     5.387 f  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_u35_sr_special_2964_i_31/CO[2]
                         net (fo=6, routed)           0.384     5.770    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/MUX_3137_wire_in1
    SLICE_X39Y24         LUT4 (Prop_lut4_I0_O)        0.261     6.031 r  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_u35_sr_special_2964_i_26/O
                         net (fo=55, routed)          0.830     6.862    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_u35_sr_special_2964/S[4]
    SLICE_X41Y23         LUT4 (Prop_lut4_I0_O)        0.105     6.967 f  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_u35_sr_special_2964/Y[5]_INST_0_i_2/O
                         net (fo=9, routed)           0.850     7.817    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_u35_sr_special_2964/Y[5]_INST_0_i_2_n_0
    SLICE_X47Y23         LUT6 (Prop_lut6_I0_O)        0.105     7.922 r  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_u35_sr_special_2964/Y[4]_INST_0_i_1/O
                         net (fo=1, routed)           0.451     8.372    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_u35_sr_special_2964/Y[4]_INST_0_i_1_n_0
    SLICE_X47Y24         LUT5 (Prop_lut5_I0_O)        0.105     8.477 r  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_u35_sr_special_2964/Y[4]_INST_0/O
                         net (fo=2, routed)           0.257     8.735    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/Y[4]
    SLICE_X44Y24         LUT6 (Prop_lut6_I5_O)        0.105     8.840 r  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_adder_35_with_carry_3000_i_31/O
                         net (fo=3, routed)           0.660     9.500    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_adder_35_with_carry_3000/A[4]
    SLICE_X43Y24         LUT4 (Prop_lut4_I0_O)        0.105     9.605 r  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_adder_35_with_carry_3000/SUM[3]_INST_0_i_6/O
                         net (fo=1, routed)           0.000     9.605    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_adder_35_with_carry_3000/SUM[3]_INST_0_i_6_n_0
    SLICE_X43Y24         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.332     9.937 r  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_adder_35_with_carry_3000/SUM[3]_INST_0/CO[3]
                         net (fo=1, routed)           0.008     9.945    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_adder_35_with_carry_3000/SUM[3]_INST_0_n_0
    SLICE_X43Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    10.043 r  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_adder_35_with_carry_3000/SUM[7]_INST_0/CO[3]
                         net (fo=1, routed)           0.000    10.043    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_adder_35_with_carry_3000/SUM[7]_INST_0_n_0
    SLICE_X43Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    10.141 r  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_adder_35_with_carry_3000/SUM[11]_INST_0/CO[3]
                         net (fo=1, routed)           0.000    10.141    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_adder_35_with_carry_3000/SUM[11]_INST_0_n_0
    SLICE_X43Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    10.239 r  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_adder_35_with_carry_3000/SUM[15]_INST_0/CO[3]
                         net (fo=1, routed)           0.000    10.239    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_adder_35_with_carry_3000/SUM[15]_INST_0_n_0
    SLICE_X43Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    10.337 r  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_adder_35_with_carry_3000/SUM[19]_INST_0/CO[3]
                         net (fo=1, routed)           0.000    10.337    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_adder_35_with_carry_3000/SUM[19]_INST_0_n_0
    SLICE_X43Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    10.435 r  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_adder_35_with_carry_3000/SUM[23]_INST_0/CO[3]
                         net (fo=1, routed)           0.000    10.435    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_adder_35_with_carry_3000/SUM[23]_INST_0_n_0
    SLICE_X43Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    10.533 r  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_adder_35_with_carry_3000/SUM[27]_INST_0/CO[3]
                         net (fo=1, routed)           0.000    10.533    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_adder_35_with_carry_3000/SUM[27]_INST_0_n_0
    SLICE_X43Y31         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.260    10.793 r  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_adder_35_with_carry_3000/SUM[31]_INST_0/O[3]
                         net (fo=37, routed)          0.375    11.167    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/mantissa_added_35_3259_in[34]
    SLICE_X42Y30         LUT5 (Prop_lut5_I1_O)        0.257    11.424 r  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_i35_sll_3024_i_28/O
                         net (fo=6, routed)           0.714    12.138    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_find_leftmost_35_3020/data_path.volatile_operator_find_left_32_2566/data_path.volatile_operator_find_left_16_2522/data_path.volatile_operator_find_left_8_2490/data_path.volatile_operator_find_left_4_856/fp_4[1]
    SLICE_X40Y29         LUT4 (Prop_lut4_I3_O)        0.105    12.243 r  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_find_leftmost_35_3020/data_path.volatile_operator_find_left_32_2566/data_path.volatile_operator_find_left_16_2522/data_path.volatile_operator_find_left_8_2490/data_path.volatile_operator_find_left_4_856/found[0]_INST_0/O
                         net (fo=4, routed)           0.489    12.732    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_find_leftmost_35_3020/data_path.volatile_operator_find_left_32_2566/data_path.volatile_operator_find_left_16_2522/data_path.volatile_operator_find_left_8_2490/position[2]
    SLICE_X39Y28         LUT2 (Prop_lut2_I0_O)        0.105    12.837 r  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_find_leftmost_35_3020/data_path.volatile_operator_find_left_32_2566/data_path.volatile_operator_find_left_16_2522/data_path.volatile_operator_find_left_8_2490/found[0]_INST_0/O
                         net (fo=4, routed)           0.598    13.435    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_find_leftmost_35_3020/data_path.volatile_operator_find_left_32_2566/data_path.volatile_operator_find_left_16_2522/found_lower_2876
    SLICE_X37Y29         LUT2 (Prop_lut2_I1_O)        0.105    13.540 r  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_find_leftmost_35_3020/data_path.volatile_operator_find_left_32_2566/data_path.volatile_operator_find_left_16_2522/found[0]_INST_0/O
                         net (fo=5, routed)           0.387    13.927    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_find_leftmost_35_3020/data_path.volatile_operator_find_left_32_2566/found_lower_2915
    SLICE_X31Y30         LUT2 (Prop_lut2_I1_O)        0.105    14.032 r  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_find_leftmost_35_3020/data_path.volatile_operator_find_left_32_2566/found[0]_INST_0/O
                         net (fo=6, routed)           0.661    14.692    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_find_leftmost_35_3020/found_lower_2975
    SLICE_X35Y29         LUT4 (Prop_lut4_I1_O)        0.124    14.816 r  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_find_leftmost_35_3020/position[3]_INST_0/O
                         net (fo=8, routed)           0.623    15.439    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/position[3]
    SLICE_X36Y30         LUT5 (Prop_lut5_I0_O)        0.267    15.706 r  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.extn_result_rptr_i_63/O
                         net (fo=2, routed)           0.321    16.027    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.extn_result_rptr_i_63_n_0
    SLICE_X37Y31         LUT5 (Prop_lut5_I0_O)        0.105    16.132 r  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.extn_result_rptr_i_67/O
                         net (fo=1, routed)           0.000    16.132    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.extn_result_rptr_i_67_n_0
    SLICE_X37Y31         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.440    16.572 r  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.extn_result_rptr_i_55/CO[3]
                         net (fo=1, routed)           0.000    16.572    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.extn_result_rptr_i_55_n_0
    SLICE_X37Y32         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.132    16.704 r  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.extn_result_rptr_i_54/CO[1]
                         net (fo=12, routed)          0.556    17.260    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.extn_result_rptr_i_54_n_2
    SLICE_X35Y33         LUT2 (Prop_lut2_I0_O)        0.275    17.535 r  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.needs_norm_rptr_i_8/O
                         net (fo=1, routed)           0.000    17.535    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.needs_norm_rptr_i_8_n_0
    SLICE_X35Y33         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457    17.992 r  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.needs_norm_rptr_i_3/CO[3]
                         net (fo=3, routed)           0.539    18.530    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/result25_in
    SLICE_X33Y34         LUT6 (Prop_lut6_I4_O)        0.105    18.635 r  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.needs_norm_rptr_i_2/O
                         net (fo=46, routed)          0.727    19.362    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.needs_norm_rptr_i_2_n_0
    SLICE_X36Y33         LUT5 (Prop_lut5_I0_O)        0.105    19.467 r  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.extn_result_rptr_i_16/O
                         net (fo=1, routed)           0.000    19.467    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.extn_result_rptr/data_in[63]
    SLICE_X36Y33         FDRE                                         r  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.extn_result_rptr/genSR[1].data_regs_reg[1][63]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    N13                                               0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    U_clk_wiz_0/inst/clk_in1
    N13                  IBUF (Prop_ibuf_I_O)         1.392    21.392 r  U_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004    22.396    U_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.093    16.302 r  U_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.374    17.676    U_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    17.753 r  U_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=19456, routed)       1.402    19.155    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.extn_result_rptr/clk
    SLICE_X36Y33         FDRE                                         r  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.extn_result_rptr/genSR[1].data_regs_reg[1][63]/C
                         clock pessimism              0.408    19.563    
                         clock uncertainty           -0.084    19.479    
    SLICE_X36Y33         FDRE (Setup_fdre_C_D)        0.030    19.509    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.extn_result_rptr/genSR[1].data_regs_reg[1][63]
  -------------------------------------------------------------------
                         required time                         19.509    
                         arrival time                         -19.467    
  -------------------------------------------------------------------
                         slack                                  0.042    

Slack (MET) :             0.042ns  (required time - arrival time)
  Source:                 U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/in_buffer/NotRevisedCase.ShallowCase.ulReg/noBypass.read_data_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.extn_result_rptr/genSR[1].data_regs_reg[1][63]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        19.869ns  (logic 6.644ns (33.440%)  route 13.225ns (66.560%))
  Logic Levels:           37  (CARRY4=12 LUT2=6 LUT3=1 LUT4=6 LUT5=6 LUT6=5 MUXF7=1)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.845ns = ( 19.155 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.401ns
    Clock Pessimism Removal (CPR):    0.408ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    N13                                               0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    U_clk_wiz_0/inst/clk_in1
    N13                  IBUF (Prop_ibuf_I_O)         1.458     1.458 r  U_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.065     2.524    U_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.957    -3.434 r  U_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.441    -1.993    U_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081    -1.912 r  U_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=19456, routed)       1.511    -0.401    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/in_buffer/NotRevisedCase.ShallowCase.ulReg/clk
    SLICE_X33Y26         FDRE                                         r  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/in_buffer/NotRevisedCase.ShallowCase.ulReg/noBypass.read_data_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y26         FDRE (Prop_fdre_C_Q)         0.348    -0.053 r  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/in_buffer/NotRevisedCase.ShallowCase.ulReg/noBypass.read_data_reg[8]/Q
                         net (fo=5, routed)           0.847     0.794    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.volatile_operator_classFp32_3264/a[8]
    SLICE_X32Y24         LUT6 (Prop_lut6_I1_O)        0.242     1.036 f  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.volatile_operator_classFp32_3264/data_path.volatile_operator_classFpBase_661_i_8/O
                         net (fo=1, routed)           0.536     1.572    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.volatile_operator_classFp32_3264/data_path.volatile_operator_classFpBase_661_i_8_n_0
    SLICE_X32Y25         LUT4 (Prop_lut4_I2_O)        0.105     1.677 f  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.volatile_operator_classFp32_3264/data_path.volatile_operator_classFpBase_661_i_3/O
                         net (fo=8, routed)           0.395     2.072    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.volatile_operator_classFp32_3264/data_path.volatile_operator_classFpBase_661/mant_a_zero[0]
    SLICE_X35Y24         LUT3 (Prop_lut3_I0_O)        0.105     2.177 r  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.volatile_operator_classFp32_3264/data_path.volatile_operator_classFpBase_661/pos_denormal[0]_INST_0/O
                         net (fo=8, routed)           0.360     2.537    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_classify_utility_2945/f1_s_class[7]
    SLICE_X37Y24         LUT2 (Prop_lut2_I0_O)        0.105     2.642 r  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_classify_utility_2945/f1_denormal[0]_INST_0/O
                         net (fo=26, routed)          0.594     3.236    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_expDiffSingle_2951/f1_denormal[0]
    SLICE_X37Y25         LUT5 (Prop_lut5_I0_O)        0.105     3.341 f  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_expDiffSingle_2951/exp_ab_s[3]_INST_0_i_4/O
                         net (fo=1, routed)           0.336     3.677    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_expDiffSingle_2951/exp_ab_s[3]_INST_0_i_4_n_0
    SLICE_X39Y26         LUT6 (Prop_lut6_I5_O)        0.105     3.782 f  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_expDiffSingle_2951/exp_ab_s[3]_INST_0_i_1/O
                         net (fo=1, routed)           0.000     3.782    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_expDiffSingle_2951/exp_ab_s[3]_INST_0_i_1_n_0
    SLICE_X39Y26         MUXF7 (Prop_muxf7_I0_O)      0.178     3.960 f  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_expDiffSingle_2951/exp_ab_s[3]_INST_0/O
                         net (fo=3, routed)           0.729     4.689    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/exp_ab_3090_in[3]
    SLICE_X39Y23         LUT2 (Prop_lut2_I0_O)        0.252     4.941 r  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_u35_sr_special_2964_i_37/O
                         net (fo=1, routed)           0.000     4.941    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_u35_sr_special_2964_i_37_n_0
    SLICE_X39Y23         CARRY4 (Prop_carry4_S[0]_CO[2])
                                                      0.446     5.387 f  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_u35_sr_special_2964_i_31/CO[2]
                         net (fo=6, routed)           0.384     5.770    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/MUX_3137_wire_in1
    SLICE_X39Y24         LUT4 (Prop_lut4_I0_O)        0.261     6.031 r  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_u35_sr_special_2964_i_26/O
                         net (fo=55, routed)          0.830     6.862    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_u35_sr_special_2964/S[4]
    SLICE_X41Y23         LUT4 (Prop_lut4_I0_O)        0.105     6.967 f  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_u35_sr_special_2964/Y[5]_INST_0_i_2/O
                         net (fo=9, routed)           0.850     7.817    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_u35_sr_special_2964/Y[5]_INST_0_i_2_n_0
    SLICE_X47Y23         LUT6 (Prop_lut6_I0_O)        0.105     7.922 r  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_u35_sr_special_2964/Y[4]_INST_0_i_1/O
                         net (fo=1, routed)           0.451     8.372    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_u35_sr_special_2964/Y[4]_INST_0_i_1_n_0
    SLICE_X47Y24         LUT5 (Prop_lut5_I0_O)        0.105     8.477 r  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_u35_sr_special_2964/Y[4]_INST_0/O
                         net (fo=2, routed)           0.257     8.735    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/Y[4]
    SLICE_X44Y24         LUT6 (Prop_lut6_I5_O)        0.105     8.840 r  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_adder_35_with_carry_3000_i_31/O
                         net (fo=3, routed)           0.660     9.500    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_adder_35_with_carry_3000/A[4]
    SLICE_X43Y24         LUT4 (Prop_lut4_I0_O)        0.105     9.605 r  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_adder_35_with_carry_3000/SUM[3]_INST_0_i_6/O
                         net (fo=1, routed)           0.000     9.605    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_adder_35_with_carry_3000/SUM[3]_INST_0_i_6_n_0
    SLICE_X43Y24         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.332     9.937 r  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_adder_35_with_carry_3000/SUM[3]_INST_0/CO[3]
                         net (fo=1, routed)           0.008     9.945    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_adder_35_with_carry_3000/SUM[3]_INST_0_n_0
    SLICE_X43Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    10.043 r  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_adder_35_with_carry_3000/SUM[7]_INST_0/CO[3]
                         net (fo=1, routed)           0.000    10.043    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_adder_35_with_carry_3000/SUM[7]_INST_0_n_0
    SLICE_X43Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    10.141 r  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_adder_35_with_carry_3000/SUM[11]_INST_0/CO[3]
                         net (fo=1, routed)           0.000    10.141    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_adder_35_with_carry_3000/SUM[11]_INST_0_n_0
    SLICE_X43Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    10.239 r  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_adder_35_with_carry_3000/SUM[15]_INST_0/CO[3]
                         net (fo=1, routed)           0.000    10.239    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_adder_35_with_carry_3000/SUM[15]_INST_0_n_0
    SLICE_X43Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    10.337 r  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_adder_35_with_carry_3000/SUM[19]_INST_0/CO[3]
                         net (fo=1, routed)           0.000    10.337    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_adder_35_with_carry_3000/SUM[19]_INST_0_n_0
    SLICE_X43Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    10.435 r  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_adder_35_with_carry_3000/SUM[23]_INST_0/CO[3]
                         net (fo=1, routed)           0.000    10.435    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_adder_35_with_carry_3000/SUM[23]_INST_0_n_0
    SLICE_X43Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    10.533 r  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_adder_35_with_carry_3000/SUM[27]_INST_0/CO[3]
                         net (fo=1, routed)           0.000    10.533    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_adder_35_with_carry_3000/SUM[27]_INST_0_n_0
    SLICE_X43Y31         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.260    10.793 r  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_adder_35_with_carry_3000/SUM[31]_INST_0/O[3]
                         net (fo=37, routed)          0.375    11.167    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/mantissa_added_35_3259_in[34]
    SLICE_X42Y30         LUT5 (Prop_lut5_I1_O)        0.257    11.424 f  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_i35_sll_3024_i_28/O
                         net (fo=6, routed)           0.714    12.138    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_find_leftmost_35_3020/data_path.volatile_operator_find_left_32_2566/data_path.volatile_operator_find_left_16_2522/data_path.volatile_operator_find_left_8_2490/data_path.volatile_operator_find_left_4_856/fp_4[1]
    SLICE_X40Y29         LUT4 (Prop_lut4_I3_O)        0.105    12.243 f  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_find_leftmost_35_3020/data_path.volatile_operator_find_left_32_2566/data_path.volatile_operator_find_left_16_2522/data_path.volatile_operator_find_left_8_2490/data_path.volatile_operator_find_left_4_856/found[0]_INST_0/O
                         net (fo=4, routed)           0.489    12.732    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_find_leftmost_35_3020/data_path.volatile_operator_find_left_32_2566/data_path.volatile_operator_find_left_16_2522/data_path.volatile_operator_find_left_8_2490/position[2]
    SLICE_X39Y28         LUT2 (Prop_lut2_I0_O)        0.105    12.837 f  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_find_leftmost_35_3020/data_path.volatile_operator_find_left_32_2566/data_path.volatile_operator_find_left_16_2522/data_path.volatile_operator_find_left_8_2490/found[0]_INST_0/O
                         net (fo=4, routed)           0.598    13.435    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_find_leftmost_35_3020/data_path.volatile_operator_find_left_32_2566/data_path.volatile_operator_find_left_16_2522/found_lower_2876
    SLICE_X37Y29         LUT2 (Prop_lut2_I1_O)        0.105    13.540 f  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_find_leftmost_35_3020/data_path.volatile_operator_find_left_32_2566/data_path.volatile_operator_find_left_16_2522/found[0]_INST_0/O
                         net (fo=5, routed)           0.387    13.927    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_find_leftmost_35_3020/data_path.volatile_operator_find_left_32_2566/found_lower_2915
    SLICE_X31Y30         LUT2 (Prop_lut2_I1_O)        0.105    14.032 f  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_find_leftmost_35_3020/data_path.volatile_operator_find_left_32_2566/found[0]_INST_0/O
                         net (fo=6, routed)           0.661    14.692    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_find_leftmost_35_3020/found_lower_2975
    SLICE_X35Y29         LUT4 (Prop_lut4_I1_O)        0.124    14.816 f  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_find_leftmost_35_3020/position[3]_INST_0/O
                         net (fo=8, routed)           0.623    15.439    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/position[3]
    SLICE_X36Y30         LUT5 (Prop_lut5_I0_O)        0.267    15.706 r  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.extn_result_rptr_i_63/O
                         net (fo=2, routed)           0.321    16.027    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.extn_result_rptr_i_63_n_0
    SLICE_X37Y31         LUT5 (Prop_lut5_I0_O)        0.105    16.132 r  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.extn_result_rptr_i_67/O
                         net (fo=1, routed)           0.000    16.132    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.extn_result_rptr_i_67_n_0
    SLICE_X37Y31         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.440    16.572 r  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.extn_result_rptr_i_55/CO[3]
                         net (fo=1, routed)           0.000    16.572    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.extn_result_rptr_i_55_n_0
    SLICE_X37Y32         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.132    16.704 r  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.extn_result_rptr_i_54/CO[1]
                         net (fo=12, routed)          0.556    17.260    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.extn_result_rptr_i_54_n_2
    SLICE_X35Y33         LUT2 (Prop_lut2_I0_O)        0.275    17.535 r  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.needs_norm_rptr_i_8/O
                         net (fo=1, routed)           0.000    17.535    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.needs_norm_rptr_i_8_n_0
    SLICE_X35Y33         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457    17.992 r  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.needs_norm_rptr_i_3/CO[3]
                         net (fo=3, routed)           0.539    18.530    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/result25_in
    SLICE_X33Y34         LUT6 (Prop_lut6_I4_O)        0.105    18.635 r  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.needs_norm_rptr_i_2/O
                         net (fo=46, routed)          0.727    19.362    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.needs_norm_rptr_i_2_n_0
    SLICE_X36Y33         LUT5 (Prop_lut5_I0_O)        0.105    19.467 r  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.extn_result_rptr_i_16/O
                         net (fo=1, routed)           0.000    19.467    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.extn_result_rptr/data_in[63]
    SLICE_X36Y33         FDRE                                         r  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.extn_result_rptr/genSR[1].data_regs_reg[1][63]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    N13                                               0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    U_clk_wiz_0/inst/clk_in1
    N13                  IBUF (Prop_ibuf_I_O)         1.392    21.392 r  U_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004    22.396    U_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.093    16.302 r  U_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.374    17.676    U_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    17.753 r  U_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=19456, routed)       1.402    19.155    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.extn_result_rptr/clk
    SLICE_X36Y33         FDRE                                         r  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.extn_result_rptr/genSR[1].data_regs_reg[1][63]/C
                         clock pessimism              0.408    19.563    
                         clock uncertainty           -0.084    19.479    
    SLICE_X36Y33         FDRE (Setup_fdre_C_D)        0.030    19.509    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.extn_result_rptr/genSR[1].data_regs_reg[1][63]
  -------------------------------------------------------------------
                         required time                         19.509    
                         arrival time                         -19.467    
  -------------------------------------------------------------------
                         slack                                  0.042    

Slack (MET) :             0.042ns  (required time - arrival time)
  Source:                 U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/in_buffer/NotRevisedCase.ShallowCase.ulReg/noBypass.read_data_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.extn_result_rptr/genSR[1].data_regs_reg[1][63]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        19.869ns  (logic 6.644ns (33.440%)  route 13.225ns (66.560%))
  Logic Levels:           37  (CARRY4=12 LUT2=6 LUT3=1 LUT4=6 LUT5=6 LUT6=5 MUXF7=1)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.845ns = ( 19.155 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.401ns
    Clock Pessimism Removal (CPR):    0.408ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    N13                                               0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    U_clk_wiz_0/inst/clk_in1
    N13                  IBUF (Prop_ibuf_I_O)         1.458     1.458 r  U_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.065     2.524    U_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.957    -3.434 r  U_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.441    -1.993    U_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081    -1.912 r  U_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=19456, routed)       1.511    -0.401    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/in_buffer/NotRevisedCase.ShallowCase.ulReg/clk
    SLICE_X33Y26         FDRE                                         r  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/in_buffer/NotRevisedCase.ShallowCase.ulReg/noBypass.read_data_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y26         FDRE (Prop_fdre_C_Q)         0.348    -0.053 r  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/in_buffer/NotRevisedCase.ShallowCase.ulReg/noBypass.read_data_reg[8]/Q
                         net (fo=5, routed)           0.847     0.794    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.volatile_operator_classFp32_3264/a[8]
    SLICE_X32Y24         LUT6 (Prop_lut6_I1_O)        0.242     1.036 f  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.volatile_operator_classFp32_3264/data_path.volatile_operator_classFpBase_661_i_8/O
                         net (fo=1, routed)           0.536     1.572    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.volatile_operator_classFp32_3264/data_path.volatile_operator_classFpBase_661_i_8_n_0
    SLICE_X32Y25         LUT4 (Prop_lut4_I2_O)        0.105     1.677 f  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.volatile_operator_classFp32_3264/data_path.volatile_operator_classFpBase_661_i_3/O
                         net (fo=8, routed)           0.395     2.072    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.volatile_operator_classFp32_3264/data_path.volatile_operator_classFpBase_661/mant_a_zero[0]
    SLICE_X35Y24         LUT3 (Prop_lut3_I0_O)        0.105     2.177 r  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.volatile_operator_classFp32_3264/data_path.volatile_operator_classFpBase_661/pos_denormal[0]_INST_0/O
                         net (fo=8, routed)           0.360     2.537    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_classify_utility_2945/f1_s_class[7]
    SLICE_X37Y24         LUT2 (Prop_lut2_I0_O)        0.105     2.642 r  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_classify_utility_2945/f1_denormal[0]_INST_0/O
                         net (fo=26, routed)          0.594     3.236    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_expDiffSingle_2951/f1_denormal[0]
    SLICE_X37Y25         LUT5 (Prop_lut5_I0_O)        0.105     3.341 f  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_expDiffSingle_2951/exp_ab_s[3]_INST_0_i_4/O
                         net (fo=1, routed)           0.336     3.677    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_expDiffSingle_2951/exp_ab_s[3]_INST_0_i_4_n_0
    SLICE_X39Y26         LUT6 (Prop_lut6_I5_O)        0.105     3.782 f  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_expDiffSingle_2951/exp_ab_s[3]_INST_0_i_1/O
                         net (fo=1, routed)           0.000     3.782    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_expDiffSingle_2951/exp_ab_s[3]_INST_0_i_1_n_0
    SLICE_X39Y26         MUXF7 (Prop_muxf7_I0_O)      0.178     3.960 f  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_expDiffSingle_2951/exp_ab_s[3]_INST_0/O
                         net (fo=3, routed)           0.729     4.689    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/exp_ab_3090_in[3]
    SLICE_X39Y23         LUT2 (Prop_lut2_I0_O)        0.252     4.941 r  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_u35_sr_special_2964_i_37/O
                         net (fo=1, routed)           0.000     4.941    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_u35_sr_special_2964_i_37_n_0
    SLICE_X39Y23         CARRY4 (Prop_carry4_S[0]_CO[2])
                                                      0.446     5.387 f  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_u35_sr_special_2964_i_31/CO[2]
                         net (fo=6, routed)           0.384     5.770    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/MUX_3137_wire_in1
    SLICE_X39Y24         LUT4 (Prop_lut4_I0_O)        0.261     6.031 r  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_u35_sr_special_2964_i_26/O
                         net (fo=55, routed)          0.830     6.862    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_u35_sr_special_2964/S[4]
    SLICE_X41Y23         LUT4 (Prop_lut4_I0_O)        0.105     6.967 f  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_u35_sr_special_2964/Y[5]_INST_0_i_2/O
                         net (fo=9, routed)           0.850     7.817    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_u35_sr_special_2964/Y[5]_INST_0_i_2_n_0
    SLICE_X47Y23         LUT6 (Prop_lut6_I0_O)        0.105     7.922 r  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_u35_sr_special_2964/Y[4]_INST_0_i_1/O
                         net (fo=1, routed)           0.451     8.372    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_u35_sr_special_2964/Y[4]_INST_0_i_1_n_0
    SLICE_X47Y24         LUT5 (Prop_lut5_I0_O)        0.105     8.477 r  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_u35_sr_special_2964/Y[4]_INST_0/O
                         net (fo=2, routed)           0.257     8.735    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/Y[4]
    SLICE_X44Y24         LUT6 (Prop_lut6_I5_O)        0.105     8.840 r  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_adder_35_with_carry_3000_i_31/O
                         net (fo=3, routed)           0.660     9.500    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_adder_35_with_carry_3000/A[4]
    SLICE_X43Y24         LUT4 (Prop_lut4_I0_O)        0.105     9.605 r  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_adder_35_with_carry_3000/SUM[3]_INST_0_i_6/O
                         net (fo=1, routed)           0.000     9.605    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_adder_35_with_carry_3000/SUM[3]_INST_0_i_6_n_0
    SLICE_X43Y24         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.332     9.937 r  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_adder_35_with_carry_3000/SUM[3]_INST_0/CO[3]
                         net (fo=1, routed)           0.008     9.945    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_adder_35_with_carry_3000/SUM[3]_INST_0_n_0
    SLICE_X43Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    10.043 r  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_adder_35_with_carry_3000/SUM[7]_INST_0/CO[3]
                         net (fo=1, routed)           0.000    10.043    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_adder_35_with_carry_3000/SUM[7]_INST_0_n_0
    SLICE_X43Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    10.141 r  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_adder_35_with_carry_3000/SUM[11]_INST_0/CO[3]
                         net (fo=1, routed)           0.000    10.141    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_adder_35_with_carry_3000/SUM[11]_INST_0_n_0
    SLICE_X43Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    10.239 r  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_adder_35_with_carry_3000/SUM[15]_INST_0/CO[3]
                         net (fo=1, routed)           0.000    10.239    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_adder_35_with_carry_3000/SUM[15]_INST_0_n_0
    SLICE_X43Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    10.337 r  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_adder_35_with_carry_3000/SUM[19]_INST_0/CO[3]
                         net (fo=1, routed)           0.000    10.337    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_adder_35_with_carry_3000/SUM[19]_INST_0_n_0
    SLICE_X43Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    10.435 r  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_adder_35_with_carry_3000/SUM[23]_INST_0/CO[3]
                         net (fo=1, routed)           0.000    10.435    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_adder_35_with_carry_3000/SUM[23]_INST_0_n_0
    SLICE_X43Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    10.533 r  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_adder_35_with_carry_3000/SUM[27]_INST_0/CO[3]
                         net (fo=1, routed)           0.000    10.533    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_adder_35_with_carry_3000/SUM[27]_INST_0_n_0
    SLICE_X43Y31         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.260    10.793 r  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_adder_35_with_carry_3000/SUM[31]_INST_0/O[3]
                         net (fo=37, routed)          0.375    11.167    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/mantissa_added_35_3259_in[34]
    SLICE_X42Y30         LUT5 (Prop_lut5_I1_O)        0.257    11.424 r  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_i35_sll_3024_i_28/O
                         net (fo=6, routed)           0.714    12.138    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_find_leftmost_35_3020/data_path.volatile_operator_find_left_32_2566/data_path.volatile_operator_find_left_16_2522/data_path.volatile_operator_find_left_8_2490/data_path.volatile_operator_find_left_4_856/fp_4[1]
    SLICE_X40Y29         LUT4 (Prop_lut4_I3_O)        0.105    12.243 r  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_find_leftmost_35_3020/data_path.volatile_operator_find_left_32_2566/data_path.volatile_operator_find_left_16_2522/data_path.volatile_operator_find_left_8_2490/data_path.volatile_operator_find_left_4_856/found[0]_INST_0/O
                         net (fo=4, routed)           0.489    12.732    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_find_leftmost_35_3020/data_path.volatile_operator_find_left_32_2566/data_path.volatile_operator_find_left_16_2522/data_path.volatile_operator_find_left_8_2490/position[2]
    SLICE_X39Y28         LUT2 (Prop_lut2_I0_O)        0.105    12.837 r  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_find_leftmost_35_3020/data_path.volatile_operator_find_left_32_2566/data_path.volatile_operator_find_left_16_2522/data_path.volatile_operator_find_left_8_2490/found[0]_INST_0/O
                         net (fo=4, routed)           0.598    13.435    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_find_leftmost_35_3020/data_path.volatile_operator_find_left_32_2566/data_path.volatile_operator_find_left_16_2522/found_lower_2876
    SLICE_X37Y29         LUT2 (Prop_lut2_I1_O)        0.105    13.540 r  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_find_leftmost_35_3020/data_path.volatile_operator_find_left_32_2566/data_path.volatile_operator_find_left_16_2522/found[0]_INST_0/O
                         net (fo=5, routed)           0.387    13.927    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_find_leftmost_35_3020/data_path.volatile_operator_find_left_32_2566/found_lower_2915
    SLICE_X31Y30         LUT2 (Prop_lut2_I1_O)        0.105    14.032 r  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_find_leftmost_35_3020/data_path.volatile_operator_find_left_32_2566/found[0]_INST_0/O
                         net (fo=6, routed)           0.661    14.692    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_find_leftmost_35_3020/found_lower_2975
    SLICE_X35Y29         LUT4 (Prop_lut4_I1_O)        0.124    14.816 r  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_find_leftmost_35_3020/position[3]_INST_0/O
                         net (fo=8, routed)           0.623    15.439    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/position[3]
    SLICE_X36Y30         LUT5 (Prop_lut5_I0_O)        0.267    15.706 r  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.extn_result_rptr_i_63/O
                         net (fo=2, routed)           0.321    16.027    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.extn_result_rptr_i_63_n_0
    SLICE_X37Y31         LUT5 (Prop_lut5_I0_O)        0.105    16.132 f  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.extn_result_rptr_i_67/O
                         net (fo=1, routed)           0.000    16.132    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.extn_result_rptr_i_67_n_0
    SLICE_X37Y31         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.440    16.572 r  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.extn_result_rptr_i_55/CO[3]
                         net (fo=1, routed)           0.000    16.572    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.extn_result_rptr_i_55_n_0
    SLICE_X37Y32         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.132    16.704 r  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.extn_result_rptr_i_54/CO[1]
                         net (fo=12, routed)          0.556    17.260    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.extn_result_rptr_i_54_n_2
    SLICE_X35Y33         LUT2 (Prop_lut2_I0_O)        0.275    17.535 r  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.needs_norm_rptr_i_8/O
                         net (fo=1, routed)           0.000    17.535    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.needs_norm_rptr_i_8_n_0
    SLICE_X35Y33         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457    17.992 r  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.needs_norm_rptr_i_3/CO[3]
                         net (fo=3, routed)           0.539    18.530    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/result25_in
    SLICE_X33Y34         LUT6 (Prop_lut6_I4_O)        0.105    18.635 r  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.needs_norm_rptr_i_2/O
                         net (fo=46, routed)          0.727    19.362    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.needs_norm_rptr_i_2_n_0
    SLICE_X36Y33         LUT5 (Prop_lut5_I0_O)        0.105    19.467 r  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.extn_result_rptr_i_16/O
                         net (fo=1, routed)           0.000    19.467    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.extn_result_rptr/data_in[63]
    SLICE_X36Y33         FDRE                                         r  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.extn_result_rptr/genSR[1].data_regs_reg[1][63]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    N13                                               0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    U_clk_wiz_0/inst/clk_in1
    N13                  IBUF (Prop_ibuf_I_O)         1.392    21.392 r  U_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004    22.396    U_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.093    16.302 r  U_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.374    17.676    U_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    17.753 r  U_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=19456, routed)       1.402    19.155    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.extn_result_rptr/clk
    SLICE_X36Y33         FDRE                                         r  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.extn_result_rptr/genSR[1].data_regs_reg[1][63]/C
                         clock pessimism              0.408    19.563    
                         clock uncertainty           -0.084    19.479    
    SLICE_X36Y33         FDRE (Setup_fdre_C_D)        0.030    19.509    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.extn_result_rptr/genSR[1].data_regs_reg[1][63]
  -------------------------------------------------------------------
                         required time                         19.509    
                         arrival time                         -19.467    
  -------------------------------------------------------------------
                         slack                                  0.042    

Slack (MET) :             0.042ns  (required time - arrival time)
  Source:                 U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/in_buffer/NotRevisedCase.ShallowCase.ulReg/noBypass.read_data_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.extn_result_rptr/genSR[1].data_regs_reg[1][63]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        19.869ns  (logic 6.644ns (33.440%)  route 13.225ns (66.560%))
  Logic Levels:           37  (CARRY4=12 LUT2=6 LUT3=1 LUT4=6 LUT5=6 LUT6=5 MUXF7=1)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.845ns = ( 19.155 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.401ns
    Clock Pessimism Removal (CPR):    0.408ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    N13                                               0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    U_clk_wiz_0/inst/clk_in1
    N13                  IBUF (Prop_ibuf_I_O)         1.458     1.458 r  U_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.065     2.524    U_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.957    -3.434 r  U_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.441    -1.993    U_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081    -1.912 r  U_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=19456, routed)       1.511    -0.401    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/in_buffer/NotRevisedCase.ShallowCase.ulReg/clk
    SLICE_X33Y26         FDRE                                         r  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/in_buffer/NotRevisedCase.ShallowCase.ulReg/noBypass.read_data_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y26         FDRE (Prop_fdre_C_Q)         0.348    -0.053 r  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/in_buffer/NotRevisedCase.ShallowCase.ulReg/noBypass.read_data_reg[8]/Q
                         net (fo=5, routed)           0.847     0.794    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.volatile_operator_classFp32_3264/a[8]
    SLICE_X32Y24         LUT6 (Prop_lut6_I1_O)        0.242     1.036 f  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.volatile_operator_classFp32_3264/data_path.volatile_operator_classFpBase_661_i_8/O
                         net (fo=1, routed)           0.536     1.572    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.volatile_operator_classFp32_3264/data_path.volatile_operator_classFpBase_661_i_8_n_0
    SLICE_X32Y25         LUT4 (Prop_lut4_I2_O)        0.105     1.677 f  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.volatile_operator_classFp32_3264/data_path.volatile_operator_classFpBase_661_i_3/O
                         net (fo=8, routed)           0.395     2.072    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.volatile_operator_classFp32_3264/data_path.volatile_operator_classFpBase_661/mant_a_zero[0]
    SLICE_X35Y24         LUT3 (Prop_lut3_I0_O)        0.105     2.177 r  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.volatile_operator_classFp32_3264/data_path.volatile_operator_classFpBase_661/pos_denormal[0]_INST_0/O
                         net (fo=8, routed)           0.360     2.537    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_classify_utility_2945/f1_s_class[7]
    SLICE_X37Y24         LUT2 (Prop_lut2_I0_O)        0.105     2.642 r  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_classify_utility_2945/f1_denormal[0]_INST_0/O
                         net (fo=26, routed)          0.594     3.236    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_expDiffSingle_2951/f1_denormal[0]
    SLICE_X37Y25         LUT5 (Prop_lut5_I0_O)        0.105     3.341 f  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_expDiffSingle_2951/exp_ab_s[3]_INST_0_i_4/O
                         net (fo=1, routed)           0.336     3.677    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_expDiffSingle_2951/exp_ab_s[3]_INST_0_i_4_n_0
    SLICE_X39Y26         LUT6 (Prop_lut6_I5_O)        0.105     3.782 f  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_expDiffSingle_2951/exp_ab_s[3]_INST_0_i_1/O
                         net (fo=1, routed)           0.000     3.782    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_expDiffSingle_2951/exp_ab_s[3]_INST_0_i_1_n_0
    SLICE_X39Y26         MUXF7 (Prop_muxf7_I0_O)      0.178     3.960 f  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_expDiffSingle_2951/exp_ab_s[3]_INST_0/O
                         net (fo=3, routed)           0.729     4.689    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/exp_ab_3090_in[3]
    SLICE_X39Y23         LUT2 (Prop_lut2_I0_O)        0.252     4.941 r  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_u35_sr_special_2964_i_37/O
                         net (fo=1, routed)           0.000     4.941    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_u35_sr_special_2964_i_37_n_0
    SLICE_X39Y23         CARRY4 (Prop_carry4_S[0]_CO[2])
                                                      0.446     5.387 f  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_u35_sr_special_2964_i_31/CO[2]
                         net (fo=6, routed)           0.384     5.770    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/MUX_3137_wire_in1
    SLICE_X39Y24         LUT4 (Prop_lut4_I0_O)        0.261     6.031 r  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_u35_sr_special_2964_i_26/O
                         net (fo=55, routed)          0.830     6.862    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_u35_sr_special_2964/S[4]
    SLICE_X41Y23         LUT4 (Prop_lut4_I0_O)        0.105     6.967 f  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_u35_sr_special_2964/Y[5]_INST_0_i_2/O
                         net (fo=9, routed)           0.850     7.817    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_u35_sr_special_2964/Y[5]_INST_0_i_2_n_0
    SLICE_X47Y23         LUT6 (Prop_lut6_I0_O)        0.105     7.922 r  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_u35_sr_special_2964/Y[4]_INST_0_i_1/O
                         net (fo=1, routed)           0.451     8.372    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_u35_sr_special_2964/Y[4]_INST_0_i_1_n_0
    SLICE_X47Y24         LUT5 (Prop_lut5_I0_O)        0.105     8.477 r  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_u35_sr_special_2964/Y[4]_INST_0/O
                         net (fo=2, routed)           0.257     8.735    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/Y[4]
    SLICE_X44Y24         LUT6 (Prop_lut6_I5_O)        0.105     8.840 r  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_adder_35_with_carry_3000_i_31/O
                         net (fo=3, routed)           0.660     9.500    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_adder_35_with_carry_3000/A[4]
    SLICE_X43Y24         LUT4 (Prop_lut4_I0_O)        0.105     9.605 r  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_adder_35_with_carry_3000/SUM[3]_INST_0_i_6/O
                         net (fo=1, routed)           0.000     9.605    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_adder_35_with_carry_3000/SUM[3]_INST_0_i_6_n_0
    SLICE_X43Y24         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.332     9.937 r  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_adder_35_with_carry_3000/SUM[3]_INST_0/CO[3]
                         net (fo=1, routed)           0.008     9.945    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_adder_35_with_carry_3000/SUM[3]_INST_0_n_0
    SLICE_X43Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    10.043 r  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_adder_35_with_carry_3000/SUM[7]_INST_0/CO[3]
                         net (fo=1, routed)           0.000    10.043    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_adder_35_with_carry_3000/SUM[7]_INST_0_n_0
    SLICE_X43Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    10.141 r  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_adder_35_with_carry_3000/SUM[11]_INST_0/CO[3]
                         net (fo=1, routed)           0.000    10.141    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_adder_35_with_carry_3000/SUM[11]_INST_0_n_0
    SLICE_X43Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    10.239 r  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_adder_35_with_carry_3000/SUM[15]_INST_0/CO[3]
                         net (fo=1, routed)           0.000    10.239    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_adder_35_with_carry_3000/SUM[15]_INST_0_n_0
    SLICE_X43Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    10.337 r  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_adder_35_with_carry_3000/SUM[19]_INST_0/CO[3]
                         net (fo=1, routed)           0.000    10.337    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_adder_35_with_carry_3000/SUM[19]_INST_0_n_0
    SLICE_X43Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    10.435 r  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_adder_35_with_carry_3000/SUM[23]_INST_0/CO[3]
                         net (fo=1, routed)           0.000    10.435    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_adder_35_with_carry_3000/SUM[23]_INST_0_n_0
    SLICE_X43Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    10.533 r  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_adder_35_with_carry_3000/SUM[27]_INST_0/CO[3]
                         net (fo=1, routed)           0.000    10.533    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_adder_35_with_carry_3000/SUM[27]_INST_0_n_0
    SLICE_X43Y31         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.260    10.793 r  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_adder_35_with_carry_3000/SUM[31]_INST_0/O[3]
                         net (fo=37, routed)          0.375    11.167    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/mantissa_added_35_3259_in[34]
    SLICE_X42Y30         LUT5 (Prop_lut5_I1_O)        0.257    11.424 f  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_i35_sll_3024_i_28/O
                         net (fo=6, routed)           0.714    12.138    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_find_leftmost_35_3020/data_path.volatile_operator_find_left_32_2566/data_path.volatile_operator_find_left_16_2522/data_path.volatile_operator_find_left_8_2490/data_path.volatile_operator_find_left_4_856/fp_4[1]
    SLICE_X40Y29         LUT4 (Prop_lut4_I3_O)        0.105    12.243 f  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_find_leftmost_35_3020/data_path.volatile_operator_find_left_32_2566/data_path.volatile_operator_find_left_16_2522/data_path.volatile_operator_find_left_8_2490/data_path.volatile_operator_find_left_4_856/found[0]_INST_0/O
                         net (fo=4, routed)           0.489    12.732    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_find_leftmost_35_3020/data_path.volatile_operator_find_left_32_2566/data_path.volatile_operator_find_left_16_2522/data_path.volatile_operator_find_left_8_2490/position[2]
    SLICE_X39Y28         LUT2 (Prop_lut2_I0_O)        0.105    12.837 f  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_find_leftmost_35_3020/data_path.volatile_operator_find_left_32_2566/data_path.volatile_operator_find_left_16_2522/data_path.volatile_operator_find_left_8_2490/found[0]_INST_0/O
                         net (fo=4, routed)           0.598    13.435    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_find_leftmost_35_3020/data_path.volatile_operator_find_left_32_2566/data_path.volatile_operator_find_left_16_2522/found_lower_2876
    SLICE_X37Y29         LUT2 (Prop_lut2_I1_O)        0.105    13.540 f  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_find_leftmost_35_3020/data_path.volatile_operator_find_left_32_2566/data_path.volatile_operator_find_left_16_2522/found[0]_INST_0/O
                         net (fo=5, routed)           0.387    13.927    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_find_leftmost_35_3020/data_path.volatile_operator_find_left_32_2566/found_lower_2915
    SLICE_X31Y30         LUT2 (Prop_lut2_I1_O)        0.105    14.032 f  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_find_leftmost_35_3020/data_path.volatile_operator_find_left_32_2566/found[0]_INST_0/O
                         net (fo=6, routed)           0.661    14.692    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_find_leftmost_35_3020/found_lower_2975
    SLICE_X35Y29         LUT4 (Prop_lut4_I1_O)        0.124    14.816 f  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_find_leftmost_35_3020/position[3]_INST_0/O
                         net (fo=8, routed)           0.623    15.439    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/position[3]
    SLICE_X36Y30         LUT5 (Prop_lut5_I0_O)        0.267    15.706 r  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.extn_result_rptr_i_63/O
                         net (fo=2, routed)           0.321    16.027    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.extn_result_rptr_i_63_n_0
    SLICE_X37Y31         LUT5 (Prop_lut5_I0_O)        0.105    16.132 f  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.extn_result_rptr_i_67/O
                         net (fo=1, routed)           0.000    16.132    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.extn_result_rptr_i_67_n_0
    SLICE_X37Y31         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.440    16.572 r  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.extn_result_rptr_i_55/CO[3]
                         net (fo=1, routed)           0.000    16.572    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.extn_result_rptr_i_55_n_0
    SLICE_X37Y32         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.132    16.704 r  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.extn_result_rptr_i_54/CO[1]
                         net (fo=12, routed)          0.556    17.260    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.extn_result_rptr_i_54_n_2
    SLICE_X35Y33         LUT2 (Prop_lut2_I0_O)        0.275    17.535 r  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.needs_norm_rptr_i_8/O
                         net (fo=1, routed)           0.000    17.535    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.needs_norm_rptr_i_8_n_0
    SLICE_X35Y33         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457    17.992 r  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.needs_norm_rptr_i_3/CO[3]
                         net (fo=3, routed)           0.539    18.530    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/result25_in
    SLICE_X33Y34         LUT6 (Prop_lut6_I4_O)        0.105    18.635 r  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.needs_norm_rptr_i_2/O
                         net (fo=46, routed)          0.727    19.362    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.needs_norm_rptr_i_2_n_0
    SLICE_X36Y33         LUT5 (Prop_lut5_I0_O)        0.105    19.467 r  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.extn_result_rptr_i_16/O
                         net (fo=1, routed)           0.000    19.467    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.extn_result_rptr/data_in[63]
    SLICE_X36Y33         FDRE                                         r  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.extn_result_rptr/genSR[1].data_regs_reg[1][63]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    N13                                               0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    U_clk_wiz_0/inst/clk_in1
    N13                  IBUF (Prop_ibuf_I_O)         1.392    21.392 r  U_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004    22.396    U_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.093    16.302 r  U_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.374    17.676    U_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    17.753 r  U_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=19456, routed)       1.402    19.155    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.extn_result_rptr/clk
    SLICE_X36Y33         FDRE                                         r  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.extn_result_rptr/genSR[1].data_regs_reg[1][63]/C
                         clock pessimism              0.408    19.563    
                         clock uncertainty           -0.084    19.479    
    SLICE_X36Y33         FDRE (Setup_fdre_C_D)        0.030    19.509    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.extn_result_rptr/genSR[1].data_regs_reg[1][63]
  -------------------------------------------------------------------
                         required time                         19.509    
                         arrival time                         -19.467    
  -------------------------------------------------------------------
                         slack                                  0.042    

Slack (MET) :             0.042ns  (required time - arrival time)
  Source:                 U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/in_buffer/NotRevisedCase.ShallowCase.ulReg/noBypass.read_data_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.extn_result_rptr/genSR[1].data_regs_reg[1][63]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        19.869ns  (logic 6.644ns (33.440%)  route 13.225ns (66.560%))
  Logic Levels:           37  (CARRY4=12 LUT2=6 LUT3=1 LUT4=6 LUT5=6 LUT6=5 MUXF7=1)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.845ns = ( 19.155 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.401ns
    Clock Pessimism Removal (CPR):    0.408ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    N13                                               0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    U_clk_wiz_0/inst/clk_in1
    N13                  IBUF (Prop_ibuf_I_O)         1.458     1.458 r  U_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.065     2.524    U_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.957    -3.434 r  U_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.441    -1.993    U_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081    -1.912 r  U_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=19456, routed)       1.511    -0.401    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/in_buffer/NotRevisedCase.ShallowCase.ulReg/clk
    SLICE_X33Y26         FDRE                                         r  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/in_buffer/NotRevisedCase.ShallowCase.ulReg/noBypass.read_data_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y26         FDRE (Prop_fdre_C_Q)         0.348    -0.053 r  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/in_buffer/NotRevisedCase.ShallowCase.ulReg/noBypass.read_data_reg[8]/Q
                         net (fo=5, routed)           0.847     0.794    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.volatile_operator_classFp32_3264/a[8]
    SLICE_X32Y24         LUT6 (Prop_lut6_I1_O)        0.242     1.036 f  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.volatile_operator_classFp32_3264/data_path.volatile_operator_classFpBase_661_i_8/O
                         net (fo=1, routed)           0.536     1.572    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.volatile_operator_classFp32_3264/data_path.volatile_operator_classFpBase_661_i_8_n_0
    SLICE_X32Y25         LUT4 (Prop_lut4_I2_O)        0.105     1.677 f  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.volatile_operator_classFp32_3264/data_path.volatile_operator_classFpBase_661_i_3/O
                         net (fo=8, routed)           0.395     2.072    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.volatile_operator_classFp32_3264/data_path.volatile_operator_classFpBase_661/mant_a_zero[0]
    SLICE_X35Y24         LUT3 (Prop_lut3_I0_O)        0.105     2.177 r  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.volatile_operator_classFp32_3264/data_path.volatile_operator_classFpBase_661/pos_denormal[0]_INST_0/O
                         net (fo=8, routed)           0.360     2.537    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_classify_utility_2945/f1_s_class[7]
    SLICE_X37Y24         LUT2 (Prop_lut2_I0_O)        0.105     2.642 r  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_classify_utility_2945/f1_denormal[0]_INST_0/O
                         net (fo=26, routed)          0.594     3.236    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_expDiffSingle_2951/f1_denormal[0]
    SLICE_X37Y25         LUT5 (Prop_lut5_I0_O)        0.105     3.341 f  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_expDiffSingle_2951/exp_ab_s[3]_INST_0_i_4/O
                         net (fo=1, routed)           0.336     3.677    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_expDiffSingle_2951/exp_ab_s[3]_INST_0_i_4_n_0
    SLICE_X39Y26         LUT6 (Prop_lut6_I5_O)        0.105     3.782 f  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_expDiffSingle_2951/exp_ab_s[3]_INST_0_i_1/O
                         net (fo=1, routed)           0.000     3.782    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_expDiffSingle_2951/exp_ab_s[3]_INST_0_i_1_n_0
    SLICE_X39Y26         MUXF7 (Prop_muxf7_I0_O)      0.178     3.960 f  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_expDiffSingle_2951/exp_ab_s[3]_INST_0/O
                         net (fo=3, routed)           0.729     4.689    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/exp_ab_3090_in[3]
    SLICE_X39Y23         LUT2 (Prop_lut2_I0_O)        0.252     4.941 r  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_u35_sr_special_2964_i_37/O
                         net (fo=1, routed)           0.000     4.941    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_u35_sr_special_2964_i_37_n_0
    SLICE_X39Y23         CARRY4 (Prop_carry4_S[0]_CO[2])
                                                      0.446     5.387 f  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_u35_sr_special_2964_i_31/CO[2]
                         net (fo=6, routed)           0.384     5.770    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/MUX_3137_wire_in1
    SLICE_X39Y24         LUT4 (Prop_lut4_I0_O)        0.261     6.031 r  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_u35_sr_special_2964_i_26/O
                         net (fo=55, routed)          0.830     6.862    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_u35_sr_special_2964/S[4]
    SLICE_X41Y23         LUT4 (Prop_lut4_I0_O)        0.105     6.967 f  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_u35_sr_special_2964/Y[5]_INST_0_i_2/O
                         net (fo=9, routed)           0.850     7.817    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_u35_sr_special_2964/Y[5]_INST_0_i_2_n_0
    SLICE_X47Y23         LUT6 (Prop_lut6_I0_O)        0.105     7.922 r  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_u35_sr_special_2964/Y[4]_INST_0_i_1/O
                         net (fo=1, routed)           0.451     8.372    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_u35_sr_special_2964/Y[4]_INST_0_i_1_n_0
    SLICE_X47Y24         LUT5 (Prop_lut5_I0_O)        0.105     8.477 r  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_u35_sr_special_2964/Y[4]_INST_0/O
                         net (fo=2, routed)           0.257     8.735    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/Y[4]
    SLICE_X44Y24         LUT6 (Prop_lut6_I5_O)        0.105     8.840 r  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_adder_35_with_carry_3000_i_31/O
                         net (fo=3, routed)           0.660     9.500    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_adder_35_with_carry_3000/A[4]
    SLICE_X43Y24         LUT4 (Prop_lut4_I0_O)        0.105     9.605 r  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_adder_35_with_carry_3000/SUM[3]_INST_0_i_6/O
                         net (fo=1, routed)           0.000     9.605    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_adder_35_with_carry_3000/SUM[3]_INST_0_i_6_n_0
    SLICE_X43Y24         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.332     9.937 r  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_adder_35_with_carry_3000/SUM[3]_INST_0/CO[3]
                         net (fo=1, routed)           0.008     9.945    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_adder_35_with_carry_3000/SUM[3]_INST_0_n_0
    SLICE_X43Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    10.043 r  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_adder_35_with_carry_3000/SUM[7]_INST_0/CO[3]
                         net (fo=1, routed)           0.000    10.043    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_adder_35_with_carry_3000/SUM[7]_INST_0_n_0
    SLICE_X43Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    10.141 r  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_adder_35_with_carry_3000/SUM[11]_INST_0/CO[3]
                         net (fo=1, routed)           0.000    10.141    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_adder_35_with_carry_3000/SUM[11]_INST_0_n_0
    SLICE_X43Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    10.239 r  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_adder_35_with_carry_3000/SUM[15]_INST_0/CO[3]
                         net (fo=1, routed)           0.000    10.239    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_adder_35_with_carry_3000/SUM[15]_INST_0_n_0
    SLICE_X43Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    10.337 r  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_adder_35_with_carry_3000/SUM[19]_INST_0/CO[3]
                         net (fo=1, routed)           0.000    10.337    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_adder_35_with_carry_3000/SUM[19]_INST_0_n_0
    SLICE_X43Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    10.435 r  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_adder_35_with_carry_3000/SUM[23]_INST_0/CO[3]
                         net (fo=1, routed)           0.000    10.435    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_adder_35_with_carry_3000/SUM[23]_INST_0_n_0
    SLICE_X43Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    10.533 r  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_adder_35_with_carry_3000/SUM[27]_INST_0/CO[3]
                         net (fo=1, routed)           0.000    10.533    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_adder_35_with_carry_3000/SUM[27]_INST_0_n_0
    SLICE_X43Y31         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.260    10.793 r  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_adder_35_with_carry_3000/SUM[31]_INST_0/O[3]
                         net (fo=37, routed)          0.375    11.167    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/mantissa_added_35_3259_in[34]
    SLICE_X42Y30         LUT5 (Prop_lut5_I1_O)        0.257    11.424 r  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_i35_sll_3024_i_28/O
                         net (fo=6, routed)           0.714    12.138    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_find_leftmost_35_3020/data_path.volatile_operator_find_left_32_2566/data_path.volatile_operator_find_left_16_2522/data_path.volatile_operator_find_left_8_2490/data_path.volatile_operator_find_left_4_856/fp_4[1]
    SLICE_X40Y29         LUT4 (Prop_lut4_I3_O)        0.105    12.243 r  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_find_leftmost_35_3020/data_path.volatile_operator_find_left_32_2566/data_path.volatile_operator_find_left_16_2522/data_path.volatile_operator_find_left_8_2490/data_path.volatile_operator_find_left_4_856/found[0]_INST_0/O
                         net (fo=4, routed)           0.489    12.732    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_find_leftmost_35_3020/data_path.volatile_operator_find_left_32_2566/data_path.volatile_operator_find_left_16_2522/data_path.volatile_operator_find_left_8_2490/position[2]
    SLICE_X39Y28         LUT2 (Prop_lut2_I0_O)        0.105    12.837 r  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_find_leftmost_35_3020/data_path.volatile_operator_find_left_32_2566/data_path.volatile_operator_find_left_16_2522/data_path.volatile_operator_find_left_8_2490/found[0]_INST_0/O
                         net (fo=4, routed)           0.598    13.435    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_find_leftmost_35_3020/data_path.volatile_operator_find_left_32_2566/data_path.volatile_operator_find_left_16_2522/found_lower_2876
    SLICE_X37Y29         LUT2 (Prop_lut2_I1_O)        0.105    13.540 r  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_find_leftmost_35_3020/data_path.volatile_operator_find_left_32_2566/data_path.volatile_operator_find_left_16_2522/found[0]_INST_0/O
                         net (fo=5, routed)           0.387    13.927    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_find_leftmost_35_3020/data_path.volatile_operator_find_left_32_2566/found_lower_2915
    SLICE_X31Y30         LUT2 (Prop_lut2_I1_O)        0.105    14.032 r  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_find_leftmost_35_3020/data_path.volatile_operator_find_left_32_2566/found[0]_INST_0/O
                         net (fo=6, routed)           0.661    14.692    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_find_leftmost_35_3020/found_lower_2975
    SLICE_X35Y29         LUT4 (Prop_lut4_I1_O)        0.124    14.816 r  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_find_leftmost_35_3020/position[3]_INST_0/O
                         net (fo=8, routed)           0.623    15.439    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/position[3]
    SLICE_X36Y30         LUT5 (Prop_lut5_I0_O)        0.267    15.706 r  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.extn_result_rptr_i_63/O
                         net (fo=2, routed)           0.321    16.027    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.extn_result_rptr_i_63_n_0
    SLICE_X37Y31         LUT5 (Prop_lut5_I0_O)        0.105    16.132 r  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.extn_result_rptr_i_67/O
                         net (fo=1, routed)           0.000    16.132    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.extn_result_rptr_i_67_n_0
    SLICE_X37Y31         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.440    16.572 f  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.extn_result_rptr_i_55/CO[3]
                         net (fo=1, routed)           0.000    16.572    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.extn_result_rptr_i_55_n_0
    SLICE_X37Y32         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.132    16.704 r  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.extn_result_rptr_i_54/CO[1]
                         net (fo=12, routed)          0.556    17.260    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.extn_result_rptr_i_54_n_2
    SLICE_X35Y33         LUT2 (Prop_lut2_I0_O)        0.275    17.535 r  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.needs_norm_rptr_i_8/O
                         net (fo=1, routed)           0.000    17.535    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.needs_norm_rptr_i_8_n_0
    SLICE_X35Y33         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457    17.992 r  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.needs_norm_rptr_i_3/CO[3]
                         net (fo=3, routed)           0.539    18.530    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/result25_in
    SLICE_X33Y34         LUT6 (Prop_lut6_I4_O)        0.105    18.635 r  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.needs_norm_rptr_i_2/O
                         net (fo=46, routed)          0.727    19.362    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.needs_norm_rptr_i_2_n_0
    SLICE_X36Y33         LUT5 (Prop_lut5_I0_O)        0.105    19.467 r  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.extn_result_rptr_i_16/O
                         net (fo=1, routed)           0.000    19.467    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.extn_result_rptr/data_in[63]
    SLICE_X36Y33         FDRE                                         r  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.extn_result_rptr/genSR[1].data_regs_reg[1][63]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    N13                                               0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    U_clk_wiz_0/inst/clk_in1
    N13                  IBUF (Prop_ibuf_I_O)         1.392    21.392 r  U_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004    22.396    U_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.093    16.302 r  U_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.374    17.676    U_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    17.753 r  U_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=19456, routed)       1.402    19.155    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.extn_result_rptr/clk
    SLICE_X36Y33         FDRE                                         r  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.extn_result_rptr/genSR[1].data_regs_reg[1][63]/C
                         clock pessimism              0.408    19.563    
                         clock uncertainty           -0.084    19.479    
    SLICE_X36Y33         FDRE (Setup_fdre_C_D)        0.030    19.509    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.extn_result_rptr/genSR[1].data_regs_reg[1][63]
  -------------------------------------------------------------------
                         required time                         19.509    
                         arrival time                         -19.467    
  -------------------------------------------------------------------
                         slack                                  0.042    

Slack (MET) :             0.042ns  (required time - arrival time)
  Source:                 U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/in_buffer/NotRevisedCase.ShallowCase.ulReg/noBypass.read_data_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.extn_result_rptr/genSR[1].data_regs_reg[1][63]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        19.869ns  (logic 6.644ns (33.440%)  route 13.225ns (66.560%))
  Logic Levels:           37  (CARRY4=12 LUT2=6 LUT3=1 LUT4=6 LUT5=6 LUT6=5 MUXF7=1)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.845ns = ( 19.155 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.401ns
    Clock Pessimism Removal (CPR):    0.408ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    N13                                               0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    U_clk_wiz_0/inst/clk_in1
    N13                  IBUF (Prop_ibuf_I_O)         1.458     1.458 r  U_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.065     2.524    U_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.957    -3.434 r  U_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.441    -1.993    U_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081    -1.912 r  U_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=19456, routed)       1.511    -0.401    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/in_buffer/NotRevisedCase.ShallowCase.ulReg/clk
    SLICE_X33Y26         FDRE                                         r  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/in_buffer/NotRevisedCase.ShallowCase.ulReg/noBypass.read_data_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y26         FDRE (Prop_fdre_C_Q)         0.348    -0.053 r  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/in_buffer/NotRevisedCase.ShallowCase.ulReg/noBypass.read_data_reg[8]/Q
                         net (fo=5, routed)           0.847     0.794    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.volatile_operator_classFp32_3264/a[8]
    SLICE_X32Y24         LUT6 (Prop_lut6_I1_O)        0.242     1.036 f  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.volatile_operator_classFp32_3264/data_path.volatile_operator_classFpBase_661_i_8/O
                         net (fo=1, routed)           0.536     1.572    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.volatile_operator_classFp32_3264/data_path.volatile_operator_classFpBase_661_i_8_n_0
    SLICE_X32Y25         LUT4 (Prop_lut4_I2_O)        0.105     1.677 f  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.volatile_operator_classFp32_3264/data_path.volatile_operator_classFpBase_661_i_3/O
                         net (fo=8, routed)           0.395     2.072    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.volatile_operator_classFp32_3264/data_path.volatile_operator_classFpBase_661/mant_a_zero[0]
    SLICE_X35Y24         LUT3 (Prop_lut3_I0_O)        0.105     2.177 r  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.volatile_operator_classFp32_3264/data_path.volatile_operator_classFpBase_661/pos_denormal[0]_INST_0/O
                         net (fo=8, routed)           0.360     2.537    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_classify_utility_2945/f1_s_class[7]
    SLICE_X37Y24         LUT2 (Prop_lut2_I0_O)        0.105     2.642 r  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_classify_utility_2945/f1_denormal[0]_INST_0/O
                         net (fo=26, routed)          0.594     3.236    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_expDiffSingle_2951/f1_denormal[0]
    SLICE_X37Y25         LUT5 (Prop_lut5_I0_O)        0.105     3.341 f  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_expDiffSingle_2951/exp_ab_s[3]_INST_0_i_4/O
                         net (fo=1, routed)           0.336     3.677    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_expDiffSingle_2951/exp_ab_s[3]_INST_0_i_4_n_0
    SLICE_X39Y26         LUT6 (Prop_lut6_I5_O)        0.105     3.782 f  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_expDiffSingle_2951/exp_ab_s[3]_INST_0_i_1/O
                         net (fo=1, routed)           0.000     3.782    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_expDiffSingle_2951/exp_ab_s[3]_INST_0_i_1_n_0
    SLICE_X39Y26         MUXF7 (Prop_muxf7_I0_O)      0.178     3.960 f  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_expDiffSingle_2951/exp_ab_s[3]_INST_0/O
                         net (fo=3, routed)           0.729     4.689    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/exp_ab_3090_in[3]
    SLICE_X39Y23         LUT2 (Prop_lut2_I0_O)        0.252     4.941 r  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_u35_sr_special_2964_i_37/O
                         net (fo=1, routed)           0.000     4.941    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_u35_sr_special_2964_i_37_n_0
    SLICE_X39Y23         CARRY4 (Prop_carry4_S[0]_CO[2])
                                                      0.446     5.387 f  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_u35_sr_special_2964_i_31/CO[2]
                         net (fo=6, routed)           0.384     5.770    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/MUX_3137_wire_in1
    SLICE_X39Y24         LUT4 (Prop_lut4_I0_O)        0.261     6.031 r  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_u35_sr_special_2964_i_26/O
                         net (fo=55, routed)          0.830     6.862    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_u35_sr_special_2964/S[4]
    SLICE_X41Y23         LUT4 (Prop_lut4_I0_O)        0.105     6.967 f  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_u35_sr_special_2964/Y[5]_INST_0_i_2/O
                         net (fo=9, routed)           0.850     7.817    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_u35_sr_special_2964/Y[5]_INST_0_i_2_n_0
    SLICE_X47Y23         LUT6 (Prop_lut6_I0_O)        0.105     7.922 r  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_u35_sr_special_2964/Y[4]_INST_0_i_1/O
                         net (fo=1, routed)           0.451     8.372    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_u35_sr_special_2964/Y[4]_INST_0_i_1_n_0
    SLICE_X47Y24         LUT5 (Prop_lut5_I0_O)        0.105     8.477 r  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_u35_sr_special_2964/Y[4]_INST_0/O
                         net (fo=2, routed)           0.257     8.735    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/Y[4]
    SLICE_X44Y24         LUT6 (Prop_lut6_I5_O)        0.105     8.840 r  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_adder_35_with_carry_3000_i_31/O
                         net (fo=3, routed)           0.660     9.500    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_adder_35_with_carry_3000/A[4]
    SLICE_X43Y24         LUT4 (Prop_lut4_I0_O)        0.105     9.605 r  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_adder_35_with_carry_3000/SUM[3]_INST_0_i_6/O
                         net (fo=1, routed)           0.000     9.605    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_adder_35_with_carry_3000/SUM[3]_INST_0_i_6_n_0
    SLICE_X43Y24         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.332     9.937 r  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_adder_35_with_carry_3000/SUM[3]_INST_0/CO[3]
                         net (fo=1, routed)           0.008     9.945    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_adder_35_with_carry_3000/SUM[3]_INST_0_n_0
    SLICE_X43Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    10.043 r  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_adder_35_with_carry_3000/SUM[7]_INST_0/CO[3]
                         net (fo=1, routed)           0.000    10.043    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_adder_35_with_carry_3000/SUM[7]_INST_0_n_0
    SLICE_X43Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    10.141 r  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_adder_35_with_carry_3000/SUM[11]_INST_0/CO[3]
                         net (fo=1, routed)           0.000    10.141    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_adder_35_with_carry_3000/SUM[11]_INST_0_n_0
    SLICE_X43Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    10.239 r  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_adder_35_with_carry_3000/SUM[15]_INST_0/CO[3]
                         net (fo=1, routed)           0.000    10.239    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_adder_35_with_carry_3000/SUM[15]_INST_0_n_0
    SLICE_X43Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    10.337 r  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_adder_35_with_carry_3000/SUM[19]_INST_0/CO[3]
                         net (fo=1, routed)           0.000    10.337    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_adder_35_with_carry_3000/SUM[19]_INST_0_n_0
    SLICE_X43Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    10.435 r  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_adder_35_with_carry_3000/SUM[23]_INST_0/CO[3]
                         net (fo=1, routed)           0.000    10.435    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_adder_35_with_carry_3000/SUM[23]_INST_0_n_0
    SLICE_X43Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    10.533 r  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_adder_35_with_carry_3000/SUM[27]_INST_0/CO[3]
                         net (fo=1, routed)           0.000    10.533    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_adder_35_with_carry_3000/SUM[27]_INST_0_n_0
    SLICE_X43Y31         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.260    10.793 r  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_adder_35_with_carry_3000/SUM[31]_INST_0/O[3]
                         net (fo=37, routed)          0.375    11.167    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/mantissa_added_35_3259_in[34]
    SLICE_X42Y30         LUT5 (Prop_lut5_I1_O)        0.257    11.424 f  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_i35_sll_3024_i_28/O
                         net (fo=6, routed)           0.714    12.138    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_find_leftmost_35_3020/data_path.volatile_operator_find_left_32_2566/data_path.volatile_operator_find_left_16_2522/data_path.volatile_operator_find_left_8_2490/data_path.volatile_operator_find_left_4_856/fp_4[1]
    SLICE_X40Y29         LUT4 (Prop_lut4_I3_O)        0.105    12.243 f  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_find_leftmost_35_3020/data_path.volatile_operator_find_left_32_2566/data_path.volatile_operator_find_left_16_2522/data_path.volatile_operator_find_left_8_2490/data_path.volatile_operator_find_left_4_856/found[0]_INST_0/O
                         net (fo=4, routed)           0.489    12.732    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_find_leftmost_35_3020/data_path.volatile_operator_find_left_32_2566/data_path.volatile_operator_find_left_16_2522/data_path.volatile_operator_find_left_8_2490/position[2]
    SLICE_X39Y28         LUT2 (Prop_lut2_I0_O)        0.105    12.837 f  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_find_leftmost_35_3020/data_path.volatile_operator_find_left_32_2566/data_path.volatile_operator_find_left_16_2522/data_path.volatile_operator_find_left_8_2490/found[0]_INST_0/O
                         net (fo=4, routed)           0.598    13.435    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_find_leftmost_35_3020/data_path.volatile_operator_find_left_32_2566/data_path.volatile_operator_find_left_16_2522/found_lower_2876
    SLICE_X37Y29         LUT2 (Prop_lut2_I1_O)        0.105    13.540 f  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_find_leftmost_35_3020/data_path.volatile_operator_find_left_32_2566/data_path.volatile_operator_find_left_16_2522/found[0]_INST_0/O
                         net (fo=5, routed)           0.387    13.927    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_find_leftmost_35_3020/data_path.volatile_operator_find_left_32_2566/found_lower_2915
    SLICE_X31Y30         LUT2 (Prop_lut2_I1_O)        0.105    14.032 f  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_find_leftmost_35_3020/data_path.volatile_operator_find_left_32_2566/found[0]_INST_0/O
                         net (fo=6, routed)           0.661    14.692    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_find_leftmost_35_3020/found_lower_2975
    SLICE_X35Y29         LUT4 (Prop_lut4_I1_O)        0.124    14.816 f  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_find_leftmost_35_3020/position[3]_INST_0/O
                         net (fo=8, routed)           0.623    15.439    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/position[3]
    SLICE_X36Y30         LUT5 (Prop_lut5_I0_O)        0.267    15.706 r  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.extn_result_rptr_i_63/O
                         net (fo=2, routed)           0.321    16.027    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.extn_result_rptr_i_63_n_0
    SLICE_X37Y31         LUT5 (Prop_lut5_I0_O)        0.105    16.132 r  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.extn_result_rptr_i_67/O
                         net (fo=1, routed)           0.000    16.132    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.extn_result_rptr_i_67_n_0
    SLICE_X37Y31         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.440    16.572 f  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.extn_result_rptr_i_55/CO[3]
                         net (fo=1, routed)           0.000    16.572    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.extn_result_rptr_i_55_n_0
    SLICE_X37Y32         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.132    16.704 r  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.extn_result_rptr_i_54/CO[1]
                         net (fo=12, routed)          0.556    17.260    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.extn_result_rptr_i_54_n_2
    SLICE_X35Y33         LUT2 (Prop_lut2_I0_O)        0.275    17.535 r  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.needs_norm_rptr_i_8/O
                         net (fo=1, routed)           0.000    17.535    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.needs_norm_rptr_i_8_n_0
    SLICE_X35Y33         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457    17.992 r  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.needs_norm_rptr_i_3/CO[3]
                         net (fo=3, routed)           0.539    18.530    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/result25_in
    SLICE_X33Y34         LUT6 (Prop_lut6_I4_O)        0.105    18.635 r  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.needs_norm_rptr_i_2/O
                         net (fo=46, routed)          0.727    19.362    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.needs_norm_rptr_i_2_n_0
    SLICE_X36Y33         LUT5 (Prop_lut5_I0_O)        0.105    19.467 r  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.extn_result_rptr_i_16/O
                         net (fo=1, routed)           0.000    19.467    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.extn_result_rptr/data_in[63]
    SLICE_X36Y33         FDRE                                         r  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.extn_result_rptr/genSR[1].data_regs_reg[1][63]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    N13                                               0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    U_clk_wiz_0/inst/clk_in1
    N13                  IBUF (Prop_ibuf_I_O)         1.392    21.392 r  U_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004    22.396    U_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.093    16.302 r  U_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.374    17.676    U_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    17.753 r  U_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=19456, routed)       1.402    19.155    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.extn_result_rptr/clk
    SLICE_X36Y33         FDRE                                         r  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.extn_result_rptr/genSR[1].data_regs_reg[1][63]/C
                         clock pessimism              0.408    19.563    
                         clock uncertainty           -0.084    19.479    
    SLICE_X36Y33         FDRE (Setup_fdre_C_D)        0.030    19.509    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.extn_result_rptr/genSR[1].data_regs_reg[1][63]
  -------------------------------------------------------------------
                         required time                         19.509    
                         arrival time                         -19.467    
  -------------------------------------------------------------------
                         slack                                  0.042    

Slack (MET) :             0.042ns  (required time - arrival time)
  Source:                 U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/in_buffer/NotRevisedCase.ShallowCase.ulReg/noBypass.read_data_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.extn_result_rptr/genSR[1].data_regs_reg[1][63]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        19.869ns  (logic 6.644ns (33.440%)  route 13.225ns (66.560%))
  Logic Levels:           37  (CARRY4=12 LUT2=6 LUT3=1 LUT4=6 LUT5=6 LUT6=5 MUXF7=1)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.845ns = ( 19.155 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.401ns
    Clock Pessimism Removal (CPR):    0.408ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    N13                                               0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    U_clk_wiz_0/inst/clk_in1
    N13                  IBUF (Prop_ibuf_I_O)         1.458     1.458 r  U_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.065     2.524    U_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.957    -3.434 r  U_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.441    -1.993    U_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081    -1.912 r  U_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=19456, routed)       1.511    -0.401    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/in_buffer/NotRevisedCase.ShallowCase.ulReg/clk
    SLICE_X33Y26         FDRE                                         r  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/in_buffer/NotRevisedCase.ShallowCase.ulReg/noBypass.read_data_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y26         FDRE (Prop_fdre_C_Q)         0.348    -0.053 r  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/in_buffer/NotRevisedCase.ShallowCase.ulReg/noBypass.read_data_reg[8]/Q
                         net (fo=5, routed)           0.847     0.794    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.volatile_operator_classFp32_3264/a[8]
    SLICE_X32Y24         LUT6 (Prop_lut6_I1_O)        0.242     1.036 f  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.volatile_operator_classFp32_3264/data_path.volatile_operator_classFpBase_661_i_8/O
                         net (fo=1, routed)           0.536     1.572    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.volatile_operator_classFp32_3264/data_path.volatile_operator_classFpBase_661_i_8_n_0
    SLICE_X32Y25         LUT4 (Prop_lut4_I2_O)        0.105     1.677 f  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.volatile_operator_classFp32_3264/data_path.volatile_operator_classFpBase_661_i_3/O
                         net (fo=8, routed)           0.395     2.072    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.volatile_operator_classFp32_3264/data_path.volatile_operator_classFpBase_661/mant_a_zero[0]
    SLICE_X35Y24         LUT3 (Prop_lut3_I0_O)        0.105     2.177 r  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.volatile_operator_classFp32_3264/data_path.volatile_operator_classFpBase_661/pos_denormal[0]_INST_0/O
                         net (fo=8, routed)           0.360     2.537    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_classify_utility_2945/f1_s_class[7]
    SLICE_X37Y24         LUT2 (Prop_lut2_I0_O)        0.105     2.642 r  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_classify_utility_2945/f1_denormal[0]_INST_0/O
                         net (fo=26, routed)          0.594     3.236    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_expDiffSingle_2951/f1_denormal[0]
    SLICE_X37Y25         LUT5 (Prop_lut5_I0_O)        0.105     3.341 f  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_expDiffSingle_2951/exp_ab_s[3]_INST_0_i_4/O
                         net (fo=1, routed)           0.336     3.677    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_expDiffSingle_2951/exp_ab_s[3]_INST_0_i_4_n_0
    SLICE_X39Y26         LUT6 (Prop_lut6_I5_O)        0.105     3.782 f  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_expDiffSingle_2951/exp_ab_s[3]_INST_0_i_1/O
                         net (fo=1, routed)           0.000     3.782    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_expDiffSingle_2951/exp_ab_s[3]_INST_0_i_1_n_0
    SLICE_X39Y26         MUXF7 (Prop_muxf7_I0_O)      0.178     3.960 f  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_expDiffSingle_2951/exp_ab_s[3]_INST_0/O
                         net (fo=3, routed)           0.729     4.689    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/exp_ab_3090_in[3]
    SLICE_X39Y23         LUT2 (Prop_lut2_I0_O)        0.252     4.941 r  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_u35_sr_special_2964_i_37/O
                         net (fo=1, routed)           0.000     4.941    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_u35_sr_special_2964_i_37_n_0
    SLICE_X39Y23         CARRY4 (Prop_carry4_S[0]_CO[2])
                                                      0.446     5.387 f  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_u35_sr_special_2964_i_31/CO[2]
                         net (fo=6, routed)           0.384     5.770    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/MUX_3137_wire_in1
    SLICE_X39Y24         LUT4 (Prop_lut4_I0_O)        0.261     6.031 r  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_u35_sr_special_2964_i_26/O
                         net (fo=55, routed)          0.830     6.862    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_u35_sr_special_2964/S[4]
    SLICE_X41Y23         LUT4 (Prop_lut4_I0_O)        0.105     6.967 f  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_u35_sr_special_2964/Y[5]_INST_0_i_2/O
                         net (fo=9, routed)           0.850     7.817    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_u35_sr_special_2964/Y[5]_INST_0_i_2_n_0
    SLICE_X47Y23         LUT6 (Prop_lut6_I0_O)        0.105     7.922 r  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_u35_sr_special_2964/Y[4]_INST_0_i_1/O
                         net (fo=1, routed)           0.451     8.372    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_u35_sr_special_2964/Y[4]_INST_0_i_1_n_0
    SLICE_X47Y24         LUT5 (Prop_lut5_I0_O)        0.105     8.477 r  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_u35_sr_special_2964/Y[4]_INST_0/O
                         net (fo=2, routed)           0.257     8.735    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/Y[4]
    SLICE_X44Y24         LUT6 (Prop_lut6_I5_O)        0.105     8.840 r  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_adder_35_with_carry_3000_i_31/O
                         net (fo=3, routed)           0.660     9.500    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_adder_35_with_carry_3000/A[4]
    SLICE_X43Y24         LUT4 (Prop_lut4_I0_O)        0.105     9.605 r  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_adder_35_with_carry_3000/SUM[3]_INST_0_i_6/O
                         net (fo=1, routed)           0.000     9.605    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_adder_35_with_carry_3000/SUM[3]_INST_0_i_6_n_0
    SLICE_X43Y24         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.332     9.937 r  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_adder_35_with_carry_3000/SUM[3]_INST_0/CO[3]
                         net (fo=1, routed)           0.008     9.945    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_adder_35_with_carry_3000/SUM[3]_INST_0_n_0
    SLICE_X43Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    10.043 r  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_adder_35_with_carry_3000/SUM[7]_INST_0/CO[3]
                         net (fo=1, routed)           0.000    10.043    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_adder_35_with_carry_3000/SUM[7]_INST_0_n_0
    SLICE_X43Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    10.141 r  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_adder_35_with_carry_3000/SUM[11]_INST_0/CO[3]
                         net (fo=1, routed)           0.000    10.141    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_adder_35_with_carry_3000/SUM[11]_INST_0_n_0
    SLICE_X43Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    10.239 r  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_adder_35_with_carry_3000/SUM[15]_INST_0/CO[3]
                         net (fo=1, routed)           0.000    10.239    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_adder_35_with_carry_3000/SUM[15]_INST_0_n_0
    SLICE_X43Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    10.337 r  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_adder_35_with_carry_3000/SUM[19]_INST_0/CO[3]
                         net (fo=1, routed)           0.000    10.337    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_adder_35_with_carry_3000/SUM[19]_INST_0_n_0
    SLICE_X43Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    10.435 r  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_adder_35_with_carry_3000/SUM[23]_INST_0/CO[3]
                         net (fo=1, routed)           0.000    10.435    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_adder_35_with_carry_3000/SUM[23]_INST_0_n_0
    SLICE_X43Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    10.533 r  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_adder_35_with_carry_3000/SUM[27]_INST_0/CO[3]
                         net (fo=1, routed)           0.000    10.533    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_adder_35_with_carry_3000/SUM[27]_INST_0_n_0
    SLICE_X43Y31         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.260    10.793 r  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_adder_35_with_carry_3000/SUM[31]_INST_0/O[3]
                         net (fo=37, routed)          0.375    11.167    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/mantissa_added_35_3259_in[34]
    SLICE_X42Y30         LUT5 (Prop_lut5_I1_O)        0.257    11.424 r  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_i35_sll_3024_i_28/O
                         net (fo=6, routed)           0.714    12.138    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_find_leftmost_35_3020/data_path.volatile_operator_find_left_32_2566/data_path.volatile_operator_find_left_16_2522/data_path.volatile_operator_find_left_8_2490/data_path.volatile_operator_find_left_4_856/fp_4[1]
    SLICE_X40Y29         LUT4 (Prop_lut4_I3_O)        0.105    12.243 r  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_find_leftmost_35_3020/data_path.volatile_operator_find_left_32_2566/data_path.volatile_operator_find_left_16_2522/data_path.volatile_operator_find_left_8_2490/data_path.volatile_operator_find_left_4_856/found[0]_INST_0/O
                         net (fo=4, routed)           0.489    12.732    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_find_leftmost_35_3020/data_path.volatile_operator_find_left_32_2566/data_path.volatile_operator_find_left_16_2522/data_path.volatile_operator_find_left_8_2490/position[2]
    SLICE_X39Y28         LUT2 (Prop_lut2_I0_O)        0.105    12.837 r  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_find_leftmost_35_3020/data_path.volatile_operator_find_left_32_2566/data_path.volatile_operator_find_left_16_2522/data_path.volatile_operator_find_left_8_2490/found[0]_INST_0/O
                         net (fo=4, routed)           0.598    13.435    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_find_leftmost_35_3020/data_path.volatile_operator_find_left_32_2566/data_path.volatile_operator_find_left_16_2522/found_lower_2876
    SLICE_X37Y29         LUT2 (Prop_lut2_I1_O)        0.105    13.540 r  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_find_leftmost_35_3020/data_path.volatile_operator_find_left_32_2566/data_path.volatile_operator_find_left_16_2522/found[0]_INST_0/O
                         net (fo=5, routed)           0.387    13.927    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_find_leftmost_35_3020/data_path.volatile_operator_find_left_32_2566/found_lower_2915
    SLICE_X31Y30         LUT2 (Prop_lut2_I1_O)        0.105    14.032 r  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_find_leftmost_35_3020/data_path.volatile_operator_find_left_32_2566/found[0]_INST_0/O
                         net (fo=6, routed)           0.661    14.692    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_find_leftmost_35_3020/found_lower_2975
    SLICE_X35Y29         LUT4 (Prop_lut4_I1_O)        0.124    14.816 r  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_find_leftmost_35_3020/position[3]_INST_0/O
                         net (fo=8, routed)           0.623    15.439    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/position[3]
    SLICE_X36Y30         LUT5 (Prop_lut5_I0_O)        0.267    15.706 r  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.extn_result_rptr_i_63/O
                         net (fo=2, routed)           0.321    16.027    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.extn_result_rptr_i_63_n_0
    SLICE_X37Y31         LUT5 (Prop_lut5_I0_O)        0.105    16.132 f  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.extn_result_rptr_i_67/O
                         net (fo=1, routed)           0.000    16.132    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.extn_result_rptr_i_67_n_0
    SLICE_X37Y31         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.440    16.572 f  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.extn_result_rptr_i_55/CO[3]
                         net (fo=1, routed)           0.000    16.572    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.extn_result_rptr_i_55_n_0
    SLICE_X37Y32         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.132    16.704 r  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.extn_result_rptr_i_54/CO[1]
                         net (fo=12, routed)          0.556    17.260    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.extn_result_rptr_i_54_n_2
    SLICE_X35Y33         LUT2 (Prop_lut2_I0_O)        0.275    17.535 r  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.needs_norm_rptr_i_8/O
                         net (fo=1, routed)           0.000    17.535    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.needs_norm_rptr_i_8_n_0
    SLICE_X35Y33         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457    17.992 r  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.needs_norm_rptr_i_3/CO[3]
                         net (fo=3, routed)           0.539    18.530    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/result25_in
    SLICE_X33Y34         LUT6 (Prop_lut6_I4_O)        0.105    18.635 r  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.needs_norm_rptr_i_2/O
                         net (fo=46, routed)          0.727    19.362    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.needs_norm_rptr_i_2_n_0
    SLICE_X36Y33         LUT5 (Prop_lut5_I0_O)        0.105    19.467 r  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.extn_result_rptr_i_16/O
                         net (fo=1, routed)           0.000    19.467    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.extn_result_rptr/data_in[63]
    SLICE_X36Y33         FDRE                                         r  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.extn_result_rptr/genSR[1].data_regs_reg[1][63]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    N13                                               0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    U_clk_wiz_0/inst/clk_in1
    N13                  IBUF (Prop_ibuf_I_O)         1.392    21.392 r  U_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004    22.396    U_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.093    16.302 r  U_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.374    17.676    U_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    17.753 r  U_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=19456, routed)       1.402    19.155    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.extn_result_rptr/clk
    SLICE_X36Y33         FDRE                                         r  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.extn_result_rptr/genSR[1].data_regs_reg[1][63]/C
                         clock pessimism              0.408    19.563    
                         clock uncertainty           -0.084    19.479    
    SLICE_X36Y33         FDRE (Setup_fdre_C_D)        0.030    19.509    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.extn_result_rptr/genSR[1].data_regs_reg[1][63]
  -------------------------------------------------------------------
                         required time                         19.509    
                         arrival time                         -19.467    
  -------------------------------------------------------------------
                         slack                                  0.042    

Slack (MET) :             0.042ns  (required time - arrival time)
  Source:                 U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/in_buffer/NotRevisedCase.ShallowCase.ulReg/noBypass.read_data_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.extn_result_rptr/genSR[1].data_regs_reg[1][63]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        19.869ns  (logic 6.644ns (33.440%)  route 13.225ns (66.560%))
  Logic Levels:           37  (CARRY4=12 LUT2=6 LUT3=1 LUT4=6 LUT5=6 LUT6=5 MUXF7=1)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.845ns = ( 19.155 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.401ns
    Clock Pessimism Removal (CPR):    0.408ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    N13                                               0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    U_clk_wiz_0/inst/clk_in1
    N13                  IBUF (Prop_ibuf_I_O)         1.458     1.458 r  U_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.065     2.524    U_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.957    -3.434 r  U_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.441    -1.993    U_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081    -1.912 r  U_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=19456, routed)       1.511    -0.401    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/in_buffer/NotRevisedCase.ShallowCase.ulReg/clk
    SLICE_X33Y26         FDRE                                         r  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/in_buffer/NotRevisedCase.ShallowCase.ulReg/noBypass.read_data_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y26         FDRE (Prop_fdre_C_Q)         0.348    -0.053 r  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/in_buffer/NotRevisedCase.ShallowCase.ulReg/noBypass.read_data_reg[8]/Q
                         net (fo=5, routed)           0.847     0.794    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.volatile_operator_classFp32_3264/a[8]
    SLICE_X32Y24         LUT6 (Prop_lut6_I1_O)        0.242     1.036 f  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.volatile_operator_classFp32_3264/data_path.volatile_operator_classFpBase_661_i_8/O
                         net (fo=1, routed)           0.536     1.572    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.volatile_operator_classFp32_3264/data_path.volatile_operator_classFpBase_661_i_8_n_0
    SLICE_X32Y25         LUT4 (Prop_lut4_I2_O)        0.105     1.677 f  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.volatile_operator_classFp32_3264/data_path.volatile_operator_classFpBase_661_i_3/O
                         net (fo=8, routed)           0.395     2.072    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.volatile_operator_classFp32_3264/data_path.volatile_operator_classFpBase_661/mant_a_zero[0]
    SLICE_X35Y24         LUT3 (Prop_lut3_I0_O)        0.105     2.177 r  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.volatile_operator_classFp32_3264/data_path.volatile_operator_classFpBase_661/pos_denormal[0]_INST_0/O
                         net (fo=8, routed)           0.360     2.537    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_classify_utility_2945/f1_s_class[7]
    SLICE_X37Y24         LUT2 (Prop_lut2_I0_O)        0.105     2.642 r  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_classify_utility_2945/f1_denormal[0]_INST_0/O
                         net (fo=26, routed)          0.594     3.236    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_expDiffSingle_2951/f1_denormal[0]
    SLICE_X37Y25         LUT5 (Prop_lut5_I0_O)        0.105     3.341 f  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_expDiffSingle_2951/exp_ab_s[3]_INST_0_i_4/O
                         net (fo=1, routed)           0.336     3.677    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_expDiffSingle_2951/exp_ab_s[3]_INST_0_i_4_n_0
    SLICE_X39Y26         LUT6 (Prop_lut6_I5_O)        0.105     3.782 f  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_expDiffSingle_2951/exp_ab_s[3]_INST_0_i_1/O
                         net (fo=1, routed)           0.000     3.782    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_expDiffSingle_2951/exp_ab_s[3]_INST_0_i_1_n_0
    SLICE_X39Y26         MUXF7 (Prop_muxf7_I0_O)      0.178     3.960 f  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_expDiffSingle_2951/exp_ab_s[3]_INST_0/O
                         net (fo=3, routed)           0.729     4.689    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/exp_ab_3090_in[3]
    SLICE_X39Y23         LUT2 (Prop_lut2_I0_O)        0.252     4.941 r  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_u35_sr_special_2964_i_37/O
                         net (fo=1, routed)           0.000     4.941    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_u35_sr_special_2964_i_37_n_0
    SLICE_X39Y23         CARRY4 (Prop_carry4_S[0]_CO[2])
                                                      0.446     5.387 f  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_u35_sr_special_2964_i_31/CO[2]
                         net (fo=6, routed)           0.384     5.770    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/MUX_3137_wire_in1
    SLICE_X39Y24         LUT4 (Prop_lut4_I0_O)        0.261     6.031 r  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_u35_sr_special_2964_i_26/O
                         net (fo=55, routed)          0.830     6.862    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_u35_sr_special_2964/S[4]
    SLICE_X41Y23         LUT4 (Prop_lut4_I0_O)        0.105     6.967 f  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_u35_sr_special_2964/Y[5]_INST_0_i_2/O
                         net (fo=9, routed)           0.850     7.817    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_u35_sr_special_2964/Y[5]_INST_0_i_2_n_0
    SLICE_X47Y23         LUT6 (Prop_lut6_I0_O)        0.105     7.922 r  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_u35_sr_special_2964/Y[4]_INST_0_i_1/O
                         net (fo=1, routed)           0.451     8.372    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_u35_sr_special_2964/Y[4]_INST_0_i_1_n_0
    SLICE_X47Y24         LUT5 (Prop_lut5_I0_O)        0.105     8.477 r  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_u35_sr_special_2964/Y[4]_INST_0/O
                         net (fo=2, routed)           0.257     8.735    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/Y[4]
    SLICE_X44Y24         LUT6 (Prop_lut6_I5_O)        0.105     8.840 r  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_adder_35_with_carry_3000_i_31/O
                         net (fo=3, routed)           0.660     9.500    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_adder_35_with_carry_3000/A[4]
    SLICE_X43Y24         LUT4 (Prop_lut4_I0_O)        0.105     9.605 r  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_adder_35_with_carry_3000/SUM[3]_INST_0_i_6/O
                         net (fo=1, routed)           0.000     9.605    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_adder_35_with_carry_3000/SUM[3]_INST_0_i_6_n_0
    SLICE_X43Y24         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.332     9.937 r  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_adder_35_with_carry_3000/SUM[3]_INST_0/CO[3]
                         net (fo=1, routed)           0.008     9.945    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_adder_35_with_carry_3000/SUM[3]_INST_0_n_0
    SLICE_X43Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    10.043 r  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_adder_35_with_carry_3000/SUM[7]_INST_0/CO[3]
                         net (fo=1, routed)           0.000    10.043    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_adder_35_with_carry_3000/SUM[7]_INST_0_n_0
    SLICE_X43Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    10.141 r  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_adder_35_with_carry_3000/SUM[11]_INST_0/CO[3]
                         net (fo=1, routed)           0.000    10.141    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_adder_35_with_carry_3000/SUM[11]_INST_0_n_0
    SLICE_X43Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    10.239 r  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_adder_35_with_carry_3000/SUM[15]_INST_0/CO[3]
                         net (fo=1, routed)           0.000    10.239    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_adder_35_with_carry_3000/SUM[15]_INST_0_n_0
    SLICE_X43Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    10.337 r  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_adder_35_with_carry_3000/SUM[19]_INST_0/CO[3]
                         net (fo=1, routed)           0.000    10.337    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_adder_35_with_carry_3000/SUM[19]_INST_0_n_0
    SLICE_X43Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    10.435 r  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_adder_35_with_carry_3000/SUM[23]_INST_0/CO[3]
                         net (fo=1, routed)           0.000    10.435    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_adder_35_with_carry_3000/SUM[23]_INST_0_n_0
    SLICE_X43Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    10.533 r  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_adder_35_with_carry_3000/SUM[27]_INST_0/CO[3]
                         net (fo=1, routed)           0.000    10.533    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_adder_35_with_carry_3000/SUM[27]_INST_0_n_0
    SLICE_X43Y31         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.260    10.793 r  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_adder_35_with_carry_3000/SUM[31]_INST_0/O[3]
                         net (fo=37, routed)          0.375    11.167    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/mantissa_added_35_3259_in[34]
    SLICE_X42Y30         LUT5 (Prop_lut5_I1_O)        0.257    11.424 f  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_i35_sll_3024_i_28/O
                         net (fo=6, routed)           0.714    12.138    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_find_leftmost_35_3020/data_path.volatile_operator_find_left_32_2566/data_path.volatile_operator_find_left_16_2522/data_path.volatile_operator_find_left_8_2490/data_path.volatile_operator_find_left_4_856/fp_4[1]
    SLICE_X40Y29         LUT4 (Prop_lut4_I3_O)        0.105    12.243 f  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_find_leftmost_35_3020/data_path.volatile_operator_find_left_32_2566/data_path.volatile_operator_find_left_16_2522/data_path.volatile_operator_find_left_8_2490/data_path.volatile_operator_find_left_4_856/found[0]_INST_0/O
                         net (fo=4, routed)           0.489    12.732    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_find_leftmost_35_3020/data_path.volatile_operator_find_left_32_2566/data_path.volatile_operator_find_left_16_2522/data_path.volatile_operator_find_left_8_2490/position[2]
    SLICE_X39Y28         LUT2 (Prop_lut2_I0_O)        0.105    12.837 f  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_find_leftmost_35_3020/data_path.volatile_operator_find_left_32_2566/data_path.volatile_operator_find_left_16_2522/data_path.volatile_operator_find_left_8_2490/found[0]_INST_0/O
                         net (fo=4, routed)           0.598    13.435    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_find_leftmost_35_3020/data_path.volatile_operator_find_left_32_2566/data_path.volatile_operator_find_left_16_2522/found_lower_2876
    SLICE_X37Y29         LUT2 (Prop_lut2_I1_O)        0.105    13.540 f  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_find_leftmost_35_3020/data_path.volatile_operator_find_left_32_2566/data_path.volatile_operator_find_left_16_2522/found[0]_INST_0/O
                         net (fo=5, routed)           0.387    13.927    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_find_leftmost_35_3020/data_path.volatile_operator_find_left_32_2566/found_lower_2915
    SLICE_X31Y30         LUT2 (Prop_lut2_I1_O)        0.105    14.032 f  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_find_leftmost_35_3020/data_path.volatile_operator_find_left_32_2566/found[0]_INST_0/O
                         net (fo=6, routed)           0.661    14.692    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_find_leftmost_35_3020/found_lower_2975
    SLICE_X35Y29         LUT4 (Prop_lut4_I1_O)        0.124    14.816 f  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_find_leftmost_35_3020/position[3]_INST_0/O
                         net (fo=8, routed)           0.623    15.439    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/position[3]
    SLICE_X36Y30         LUT5 (Prop_lut5_I0_O)        0.267    15.706 r  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.extn_result_rptr_i_63/O
                         net (fo=2, routed)           0.321    16.027    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.extn_result_rptr_i_63_n_0
    SLICE_X37Y31         LUT5 (Prop_lut5_I0_O)        0.105    16.132 f  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.extn_result_rptr_i_67/O
                         net (fo=1, routed)           0.000    16.132    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.extn_result_rptr_i_67_n_0
    SLICE_X37Y31         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.440    16.572 f  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.extn_result_rptr_i_55/CO[3]
                         net (fo=1, routed)           0.000    16.572    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.extn_result_rptr_i_55_n_0
    SLICE_X37Y32         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.132    16.704 r  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.extn_result_rptr_i_54/CO[1]
                         net (fo=12, routed)          0.556    17.260    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.extn_result_rptr_i_54_n_2
    SLICE_X35Y33         LUT2 (Prop_lut2_I0_O)        0.275    17.535 r  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.needs_norm_rptr_i_8/O
                         net (fo=1, routed)           0.000    17.535    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.needs_norm_rptr_i_8_n_0
    SLICE_X35Y33         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457    17.992 r  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.needs_norm_rptr_i_3/CO[3]
                         net (fo=3, routed)           0.539    18.530    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/result25_in
    SLICE_X33Y34         LUT6 (Prop_lut6_I4_O)        0.105    18.635 r  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.needs_norm_rptr_i_2/O
                         net (fo=46, routed)          0.727    19.362    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.needs_norm_rptr_i_2_n_0
    SLICE_X36Y33         LUT5 (Prop_lut5_I0_O)        0.105    19.467 r  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.extn_result_rptr_i_16/O
                         net (fo=1, routed)           0.000    19.467    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.extn_result_rptr/data_in[63]
    SLICE_X36Y33         FDRE                                         r  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.extn_result_rptr/genSR[1].data_regs_reg[1][63]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    N13                                               0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    U_clk_wiz_0/inst/clk_in1
    N13                  IBUF (Prop_ibuf_I_O)         1.392    21.392 r  U_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004    22.396    U_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.093    16.302 r  U_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.374    17.676    U_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    17.753 r  U_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=19456, routed)       1.402    19.155    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.extn_result_rptr/clk
    SLICE_X36Y33         FDRE                                         r  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.extn_result_rptr/genSR[1].data_regs_reg[1][63]/C
                         clock pessimism              0.408    19.563    
                         clock uncertainty           -0.084    19.479    
    SLICE_X36Y33         FDRE (Setup_fdre_C_D)        0.030    19.509    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.extn_result_rptr/genSR[1].data_regs_reg[1][63]
  -------------------------------------------------------------------
                         required time                         19.509    
                         arrival time                         -19.467    
  -------------------------------------------------------------------
                         slack                                  0.042    

Slack (MET) :             0.042ns  (required time - arrival time)
  Source:                 U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/in_buffer/NotRevisedCase.ShallowCase.ulReg/noBypass.read_data_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.extn_result_rptr/genSR[1].data_regs_reg[1][63]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        19.869ns  (logic 6.644ns (33.440%)  route 13.225ns (66.560%))
  Logic Levels:           37  (CARRY4=12 LUT2=6 LUT3=1 LUT4=6 LUT5=6 LUT6=5 MUXF7=1)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.845ns = ( 19.155 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.401ns
    Clock Pessimism Removal (CPR):    0.408ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    N13                                               0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    U_clk_wiz_0/inst/clk_in1
    N13                  IBUF (Prop_ibuf_I_O)         1.458     1.458 r  U_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.065     2.524    U_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.957    -3.434 r  U_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.441    -1.993    U_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081    -1.912 r  U_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=19456, routed)       1.511    -0.401    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/in_buffer/NotRevisedCase.ShallowCase.ulReg/clk
    SLICE_X33Y26         FDRE                                         r  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/in_buffer/NotRevisedCase.ShallowCase.ulReg/noBypass.read_data_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y26         FDRE (Prop_fdre_C_Q)         0.348    -0.053 r  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/in_buffer/NotRevisedCase.ShallowCase.ulReg/noBypass.read_data_reg[8]/Q
                         net (fo=5, routed)           0.847     0.794    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.volatile_operator_classFp32_3264/a[8]
    SLICE_X32Y24         LUT6 (Prop_lut6_I1_O)        0.242     1.036 f  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.volatile_operator_classFp32_3264/data_path.volatile_operator_classFpBase_661_i_8/O
                         net (fo=1, routed)           0.536     1.572    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.volatile_operator_classFp32_3264/data_path.volatile_operator_classFpBase_661_i_8_n_0
    SLICE_X32Y25         LUT4 (Prop_lut4_I2_O)        0.105     1.677 f  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.volatile_operator_classFp32_3264/data_path.volatile_operator_classFpBase_661_i_3/O
                         net (fo=8, routed)           0.395     2.072    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.volatile_operator_classFp32_3264/data_path.volatile_operator_classFpBase_661/mant_a_zero[0]
    SLICE_X35Y24         LUT3 (Prop_lut3_I0_O)        0.105     2.177 r  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.volatile_operator_classFp32_3264/data_path.volatile_operator_classFpBase_661/pos_denormal[0]_INST_0/O
                         net (fo=8, routed)           0.360     2.537    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_classify_utility_2945/f1_s_class[7]
    SLICE_X37Y24         LUT2 (Prop_lut2_I0_O)        0.105     2.642 r  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_classify_utility_2945/f1_denormal[0]_INST_0/O
                         net (fo=26, routed)          0.594     3.236    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_expDiffSingle_2951/f1_denormal[0]
    SLICE_X37Y25         LUT5 (Prop_lut5_I0_O)        0.105     3.341 f  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_expDiffSingle_2951/exp_ab_s[3]_INST_0_i_4/O
                         net (fo=1, routed)           0.336     3.677    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_expDiffSingle_2951/exp_ab_s[3]_INST_0_i_4_n_0
    SLICE_X39Y26         LUT6 (Prop_lut6_I5_O)        0.105     3.782 f  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_expDiffSingle_2951/exp_ab_s[3]_INST_0_i_1/O
                         net (fo=1, routed)           0.000     3.782    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_expDiffSingle_2951/exp_ab_s[3]_INST_0_i_1_n_0
    SLICE_X39Y26         MUXF7 (Prop_muxf7_I0_O)      0.178     3.960 f  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_expDiffSingle_2951/exp_ab_s[3]_INST_0/O
                         net (fo=3, routed)           0.729     4.689    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/exp_ab_3090_in[3]
    SLICE_X39Y23         LUT2 (Prop_lut2_I0_O)        0.252     4.941 r  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_u35_sr_special_2964_i_37/O
                         net (fo=1, routed)           0.000     4.941    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_u35_sr_special_2964_i_37_n_0
    SLICE_X39Y23         CARRY4 (Prop_carry4_S[0]_CO[2])
                                                      0.446     5.387 f  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_u35_sr_special_2964_i_31/CO[2]
                         net (fo=6, routed)           0.384     5.770    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/MUX_3137_wire_in1
    SLICE_X39Y24         LUT4 (Prop_lut4_I0_O)        0.261     6.031 r  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_u35_sr_special_2964_i_26/O
                         net (fo=55, routed)          0.830     6.862    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_u35_sr_special_2964/S[4]
    SLICE_X41Y23         LUT4 (Prop_lut4_I0_O)        0.105     6.967 f  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_u35_sr_special_2964/Y[5]_INST_0_i_2/O
                         net (fo=9, routed)           0.850     7.817    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_u35_sr_special_2964/Y[5]_INST_0_i_2_n_0
    SLICE_X47Y23         LUT6 (Prop_lut6_I0_O)        0.105     7.922 r  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_u35_sr_special_2964/Y[4]_INST_0_i_1/O
                         net (fo=1, routed)           0.451     8.372    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_u35_sr_special_2964/Y[4]_INST_0_i_1_n_0
    SLICE_X47Y24         LUT5 (Prop_lut5_I0_O)        0.105     8.477 r  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_u35_sr_special_2964/Y[4]_INST_0/O
                         net (fo=2, routed)           0.257     8.735    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/Y[4]
    SLICE_X44Y24         LUT6 (Prop_lut6_I5_O)        0.105     8.840 r  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_adder_35_with_carry_3000_i_31/O
                         net (fo=3, routed)           0.660     9.500    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_adder_35_with_carry_3000/A[4]
    SLICE_X43Y24         LUT4 (Prop_lut4_I0_O)        0.105     9.605 r  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_adder_35_with_carry_3000/SUM[3]_INST_0_i_6/O
                         net (fo=1, routed)           0.000     9.605    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_adder_35_with_carry_3000/SUM[3]_INST_0_i_6_n_0
    SLICE_X43Y24         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.332     9.937 r  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_adder_35_with_carry_3000/SUM[3]_INST_0/CO[3]
                         net (fo=1, routed)           0.008     9.945    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_adder_35_with_carry_3000/SUM[3]_INST_0_n_0
    SLICE_X43Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    10.043 r  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_adder_35_with_carry_3000/SUM[7]_INST_0/CO[3]
                         net (fo=1, routed)           0.000    10.043    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_adder_35_with_carry_3000/SUM[7]_INST_0_n_0
    SLICE_X43Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    10.141 r  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_adder_35_with_carry_3000/SUM[11]_INST_0/CO[3]
                         net (fo=1, routed)           0.000    10.141    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_adder_35_with_carry_3000/SUM[11]_INST_0_n_0
    SLICE_X43Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    10.239 r  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_adder_35_with_carry_3000/SUM[15]_INST_0/CO[3]
                         net (fo=1, routed)           0.000    10.239    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_adder_35_with_carry_3000/SUM[15]_INST_0_n_0
    SLICE_X43Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    10.337 r  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_adder_35_with_carry_3000/SUM[19]_INST_0/CO[3]
                         net (fo=1, routed)           0.000    10.337    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_adder_35_with_carry_3000/SUM[19]_INST_0_n_0
    SLICE_X43Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    10.435 r  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_adder_35_with_carry_3000/SUM[23]_INST_0/CO[3]
                         net (fo=1, routed)           0.000    10.435    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_adder_35_with_carry_3000/SUM[23]_INST_0_n_0
    SLICE_X43Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    10.533 r  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_adder_35_with_carry_3000/SUM[27]_INST_0/CO[3]
                         net (fo=1, routed)           0.000    10.533    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_adder_35_with_carry_3000/SUM[27]_INST_0_n_0
    SLICE_X43Y31         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.260    10.793 r  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_adder_35_with_carry_3000/SUM[31]_INST_0/O[3]
                         net (fo=37, routed)          0.375    11.167    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/mantissa_added_35_3259_in[34]
    SLICE_X42Y30         LUT5 (Prop_lut5_I1_O)        0.257    11.424 r  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_i35_sll_3024_i_28/O
                         net (fo=6, routed)           0.714    12.138    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_find_leftmost_35_3020/data_path.volatile_operator_find_left_32_2566/data_path.volatile_operator_find_left_16_2522/data_path.volatile_operator_find_left_8_2490/data_path.volatile_operator_find_left_4_856/fp_4[1]
    SLICE_X40Y29         LUT4 (Prop_lut4_I3_O)        0.105    12.243 r  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_find_leftmost_35_3020/data_path.volatile_operator_find_left_32_2566/data_path.volatile_operator_find_left_16_2522/data_path.volatile_operator_find_left_8_2490/data_path.volatile_operator_find_left_4_856/found[0]_INST_0/O
                         net (fo=4, routed)           0.489    12.732    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_find_leftmost_35_3020/data_path.volatile_operator_find_left_32_2566/data_path.volatile_operator_find_left_16_2522/data_path.volatile_operator_find_left_8_2490/position[2]
    SLICE_X39Y28         LUT2 (Prop_lut2_I0_O)        0.105    12.837 r  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_find_leftmost_35_3020/data_path.volatile_operator_find_left_32_2566/data_path.volatile_operator_find_left_16_2522/data_path.volatile_operator_find_left_8_2490/found[0]_INST_0/O
                         net (fo=4, routed)           0.598    13.435    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_find_leftmost_35_3020/data_path.volatile_operator_find_left_32_2566/data_path.volatile_operator_find_left_16_2522/found_lower_2876
    SLICE_X37Y29         LUT2 (Prop_lut2_I1_O)        0.105    13.540 r  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_find_leftmost_35_3020/data_path.volatile_operator_find_left_32_2566/data_path.volatile_operator_find_left_16_2522/found[0]_INST_0/O
                         net (fo=5, routed)           0.387    13.927    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_find_leftmost_35_3020/data_path.volatile_operator_find_left_32_2566/found_lower_2915
    SLICE_X31Y30         LUT2 (Prop_lut2_I1_O)        0.105    14.032 r  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_find_leftmost_35_3020/data_path.volatile_operator_find_left_32_2566/found[0]_INST_0/O
                         net (fo=6, routed)           0.661    14.692    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_find_leftmost_35_3020/found_lower_2975
    SLICE_X35Y29         LUT4 (Prop_lut4_I1_O)        0.124    14.816 r  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_find_leftmost_35_3020/position[3]_INST_0/O
                         net (fo=8, routed)           0.623    15.439    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/position[3]
    SLICE_X36Y30         LUT5 (Prop_lut5_I0_O)        0.267    15.706 f  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.extn_result_rptr_i_63/O
                         net (fo=2, routed)           0.321    16.027    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.extn_result_rptr_i_63_n_0
    SLICE_X37Y31         LUT5 (Prop_lut5_I0_O)        0.105    16.132 f  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.extn_result_rptr_i_67/O
                         net (fo=1, routed)           0.000    16.132    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.extn_result_rptr_i_67_n_0
    SLICE_X37Y31         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.440    16.572 f  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.extn_result_rptr_i_55/CO[3]
                         net (fo=1, routed)           0.000    16.572    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.extn_result_rptr_i_55_n_0
    SLICE_X37Y32         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.132    16.704 r  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.extn_result_rptr_i_54/CO[1]
                         net (fo=12, routed)          0.556    17.260    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.extn_result_rptr_i_54_n_2
    SLICE_X35Y33         LUT2 (Prop_lut2_I0_O)        0.275    17.535 r  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.needs_norm_rptr_i_8/O
                         net (fo=1, routed)           0.000    17.535    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.needs_norm_rptr_i_8_n_0
    SLICE_X35Y33         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457    17.992 r  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.needs_norm_rptr_i_3/CO[3]
                         net (fo=3, routed)           0.539    18.530    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/result25_in
    SLICE_X33Y34         LUT6 (Prop_lut6_I4_O)        0.105    18.635 r  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.needs_norm_rptr_i_2/O
                         net (fo=46, routed)          0.727    19.362    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.needs_norm_rptr_i_2_n_0
    SLICE_X36Y33         LUT5 (Prop_lut5_I0_O)        0.105    19.467 r  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.extn_result_rptr_i_16/O
                         net (fo=1, routed)           0.000    19.467    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.extn_result_rptr/data_in[63]
    SLICE_X36Y33         FDRE                                         r  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.extn_result_rptr/genSR[1].data_regs_reg[1][63]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    N13                                               0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    U_clk_wiz_0/inst/clk_in1
    N13                  IBUF (Prop_ibuf_I_O)         1.392    21.392 r  U_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004    22.396    U_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.093    16.302 r  U_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.374    17.676    U_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    17.753 r  U_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=19456, routed)       1.402    19.155    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.extn_result_rptr/clk
    SLICE_X36Y33         FDRE                                         r  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.extn_result_rptr/genSR[1].data_regs_reg[1][63]/C
                         clock pessimism              0.408    19.563    
                         clock uncertainty           -0.084    19.479    
    SLICE_X36Y33         FDRE (Setup_fdre_C_D)        0.030    19.509    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.extn_result_rptr/genSR[1].data_regs_reg[1][63]
  -------------------------------------------------------------------
                         required time                         19.509    
                         arrival time                         -19.467    
  -------------------------------------------------------------------
                         slack                                  0.042    

Slack (MET) :             0.042ns  (required time - arrival time)
  Source:                 U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/in_buffer/NotRevisedCase.ShallowCase.ulReg/noBypass.read_data_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.extn_result_rptr/genSR[1].data_regs_reg[1][63]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        19.869ns  (logic 6.644ns (33.440%)  route 13.225ns (66.560%))
  Logic Levels:           37  (CARRY4=12 LUT2=6 LUT3=1 LUT4=6 LUT5=6 LUT6=5 MUXF7=1)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.845ns = ( 19.155 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.401ns
    Clock Pessimism Removal (CPR):    0.408ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    N13                                               0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    U_clk_wiz_0/inst/clk_in1
    N13                  IBUF (Prop_ibuf_I_O)         1.458     1.458 r  U_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.065     2.524    U_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.957    -3.434 r  U_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.441    -1.993    U_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081    -1.912 r  U_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=19456, routed)       1.511    -0.401    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/in_buffer/NotRevisedCase.ShallowCase.ulReg/clk
    SLICE_X33Y26         FDRE                                         r  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/in_buffer/NotRevisedCase.ShallowCase.ulReg/noBypass.read_data_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y26         FDRE (Prop_fdre_C_Q)         0.348    -0.053 r  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/in_buffer/NotRevisedCase.ShallowCase.ulReg/noBypass.read_data_reg[8]/Q
                         net (fo=5, routed)           0.847     0.794    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.volatile_operator_classFp32_3264/a[8]
    SLICE_X32Y24         LUT6 (Prop_lut6_I1_O)        0.242     1.036 f  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.volatile_operator_classFp32_3264/data_path.volatile_operator_classFpBase_661_i_8/O
                         net (fo=1, routed)           0.536     1.572    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.volatile_operator_classFp32_3264/data_path.volatile_operator_classFpBase_661_i_8_n_0
    SLICE_X32Y25         LUT4 (Prop_lut4_I2_O)        0.105     1.677 f  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.volatile_operator_classFp32_3264/data_path.volatile_operator_classFpBase_661_i_3/O
                         net (fo=8, routed)           0.395     2.072    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.volatile_operator_classFp32_3264/data_path.volatile_operator_classFpBase_661/mant_a_zero[0]
    SLICE_X35Y24         LUT3 (Prop_lut3_I0_O)        0.105     2.177 r  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.volatile_operator_classFp32_3264/data_path.volatile_operator_classFpBase_661/pos_denormal[0]_INST_0/O
                         net (fo=8, routed)           0.360     2.537    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_classify_utility_2945/f1_s_class[7]
    SLICE_X37Y24         LUT2 (Prop_lut2_I0_O)        0.105     2.642 r  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_classify_utility_2945/f1_denormal[0]_INST_0/O
                         net (fo=26, routed)          0.594     3.236    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_expDiffSingle_2951/f1_denormal[0]
    SLICE_X37Y25         LUT5 (Prop_lut5_I0_O)        0.105     3.341 f  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_expDiffSingle_2951/exp_ab_s[3]_INST_0_i_4/O
                         net (fo=1, routed)           0.336     3.677    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_expDiffSingle_2951/exp_ab_s[3]_INST_0_i_4_n_0
    SLICE_X39Y26         LUT6 (Prop_lut6_I5_O)        0.105     3.782 f  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_expDiffSingle_2951/exp_ab_s[3]_INST_0_i_1/O
                         net (fo=1, routed)           0.000     3.782    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_expDiffSingle_2951/exp_ab_s[3]_INST_0_i_1_n_0
    SLICE_X39Y26         MUXF7 (Prop_muxf7_I0_O)      0.178     3.960 f  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_expDiffSingle_2951/exp_ab_s[3]_INST_0/O
                         net (fo=3, routed)           0.729     4.689    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/exp_ab_3090_in[3]
    SLICE_X39Y23         LUT2 (Prop_lut2_I0_O)        0.252     4.941 r  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_u35_sr_special_2964_i_37/O
                         net (fo=1, routed)           0.000     4.941    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_u35_sr_special_2964_i_37_n_0
    SLICE_X39Y23         CARRY4 (Prop_carry4_S[0]_CO[2])
                                                      0.446     5.387 f  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_u35_sr_special_2964_i_31/CO[2]
                         net (fo=6, routed)           0.384     5.770    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/MUX_3137_wire_in1
    SLICE_X39Y24         LUT4 (Prop_lut4_I0_O)        0.261     6.031 r  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_u35_sr_special_2964_i_26/O
                         net (fo=55, routed)          0.830     6.862    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_u35_sr_special_2964/S[4]
    SLICE_X41Y23         LUT4 (Prop_lut4_I0_O)        0.105     6.967 f  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_u35_sr_special_2964/Y[5]_INST_0_i_2/O
                         net (fo=9, routed)           0.850     7.817    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_u35_sr_special_2964/Y[5]_INST_0_i_2_n_0
    SLICE_X47Y23         LUT6 (Prop_lut6_I0_O)        0.105     7.922 r  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_u35_sr_special_2964/Y[4]_INST_0_i_1/O
                         net (fo=1, routed)           0.451     8.372    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_u35_sr_special_2964/Y[4]_INST_0_i_1_n_0
    SLICE_X47Y24         LUT5 (Prop_lut5_I0_O)        0.105     8.477 r  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_u35_sr_special_2964/Y[4]_INST_0/O
                         net (fo=2, routed)           0.257     8.735    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/Y[4]
    SLICE_X44Y24         LUT6 (Prop_lut6_I5_O)        0.105     8.840 r  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_adder_35_with_carry_3000_i_31/O
                         net (fo=3, routed)           0.660     9.500    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_adder_35_with_carry_3000/A[4]
    SLICE_X43Y24         LUT4 (Prop_lut4_I0_O)        0.105     9.605 r  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_adder_35_with_carry_3000/SUM[3]_INST_0_i_6/O
                         net (fo=1, routed)           0.000     9.605    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_adder_35_with_carry_3000/SUM[3]_INST_0_i_6_n_0
    SLICE_X43Y24         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.332     9.937 r  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_adder_35_with_carry_3000/SUM[3]_INST_0/CO[3]
                         net (fo=1, routed)           0.008     9.945    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_adder_35_with_carry_3000/SUM[3]_INST_0_n_0
    SLICE_X43Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    10.043 r  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_adder_35_with_carry_3000/SUM[7]_INST_0/CO[3]
                         net (fo=1, routed)           0.000    10.043    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_adder_35_with_carry_3000/SUM[7]_INST_0_n_0
    SLICE_X43Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    10.141 r  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_adder_35_with_carry_3000/SUM[11]_INST_0/CO[3]
                         net (fo=1, routed)           0.000    10.141    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_adder_35_with_carry_3000/SUM[11]_INST_0_n_0
    SLICE_X43Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    10.239 r  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_adder_35_with_carry_3000/SUM[15]_INST_0/CO[3]
                         net (fo=1, routed)           0.000    10.239    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_adder_35_with_carry_3000/SUM[15]_INST_0_n_0
    SLICE_X43Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    10.337 r  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_adder_35_with_carry_3000/SUM[19]_INST_0/CO[3]
                         net (fo=1, routed)           0.000    10.337    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_adder_35_with_carry_3000/SUM[19]_INST_0_n_0
    SLICE_X43Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    10.435 r  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_adder_35_with_carry_3000/SUM[23]_INST_0/CO[3]
                         net (fo=1, routed)           0.000    10.435    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_adder_35_with_carry_3000/SUM[23]_INST_0_n_0
    SLICE_X43Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    10.533 r  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_adder_35_with_carry_3000/SUM[27]_INST_0/CO[3]
                         net (fo=1, routed)           0.000    10.533    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_adder_35_with_carry_3000/SUM[27]_INST_0_n_0
    SLICE_X43Y31         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.260    10.793 r  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_adder_35_with_carry_3000/SUM[31]_INST_0/O[3]
                         net (fo=37, routed)          0.375    11.167    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/mantissa_added_35_3259_in[34]
    SLICE_X42Y30         LUT5 (Prop_lut5_I1_O)        0.257    11.424 f  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_i35_sll_3024_i_28/O
                         net (fo=6, routed)           0.714    12.138    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_find_leftmost_35_3020/data_path.volatile_operator_find_left_32_2566/data_path.volatile_operator_find_left_16_2522/data_path.volatile_operator_find_left_8_2490/data_path.volatile_operator_find_left_4_856/fp_4[1]
    SLICE_X40Y29         LUT4 (Prop_lut4_I3_O)        0.105    12.243 f  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_find_leftmost_35_3020/data_path.volatile_operator_find_left_32_2566/data_path.volatile_operator_find_left_16_2522/data_path.volatile_operator_find_left_8_2490/data_path.volatile_operator_find_left_4_856/found[0]_INST_0/O
                         net (fo=4, routed)           0.489    12.732    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_find_leftmost_35_3020/data_path.volatile_operator_find_left_32_2566/data_path.volatile_operator_find_left_16_2522/data_path.volatile_operator_find_left_8_2490/position[2]
    SLICE_X39Y28         LUT2 (Prop_lut2_I0_O)        0.105    12.837 f  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_find_leftmost_35_3020/data_path.volatile_operator_find_left_32_2566/data_path.volatile_operator_find_left_16_2522/data_path.volatile_operator_find_left_8_2490/found[0]_INST_0/O
                         net (fo=4, routed)           0.598    13.435    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_find_leftmost_35_3020/data_path.volatile_operator_find_left_32_2566/data_path.volatile_operator_find_left_16_2522/found_lower_2876
    SLICE_X37Y29         LUT2 (Prop_lut2_I1_O)        0.105    13.540 f  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_find_leftmost_35_3020/data_path.volatile_operator_find_left_32_2566/data_path.volatile_operator_find_left_16_2522/found[0]_INST_0/O
                         net (fo=5, routed)           0.387    13.927    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_find_leftmost_35_3020/data_path.volatile_operator_find_left_32_2566/found_lower_2915
    SLICE_X31Y30         LUT2 (Prop_lut2_I1_O)        0.105    14.032 f  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_find_leftmost_35_3020/data_path.volatile_operator_find_left_32_2566/found[0]_INST_0/O
                         net (fo=6, routed)           0.661    14.692    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_find_leftmost_35_3020/found_lower_2975
    SLICE_X35Y29         LUT4 (Prop_lut4_I1_O)        0.124    14.816 f  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_find_leftmost_35_3020/position[3]_INST_0/O
                         net (fo=8, routed)           0.623    15.439    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/position[3]
    SLICE_X36Y30         LUT5 (Prop_lut5_I0_O)        0.267    15.706 f  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.extn_result_rptr_i_63/O
                         net (fo=2, routed)           0.321    16.027    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.extn_result_rptr_i_63_n_0
    SLICE_X37Y31         LUT5 (Prop_lut5_I0_O)        0.105    16.132 f  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.extn_result_rptr_i_67/O
                         net (fo=1, routed)           0.000    16.132    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.extn_result_rptr_i_67_n_0
    SLICE_X37Y31         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.440    16.572 f  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.extn_result_rptr_i_55/CO[3]
                         net (fo=1, routed)           0.000    16.572    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.extn_result_rptr_i_55_n_0
    SLICE_X37Y32         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.132    16.704 r  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.extn_result_rptr_i_54/CO[1]
                         net (fo=12, routed)          0.556    17.260    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.extn_result_rptr_i_54_n_2
    SLICE_X35Y33         LUT2 (Prop_lut2_I0_O)        0.275    17.535 r  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.needs_norm_rptr_i_8/O
                         net (fo=1, routed)           0.000    17.535    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.needs_norm_rptr_i_8_n_0
    SLICE_X35Y33         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457    17.992 r  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.needs_norm_rptr_i_3/CO[3]
                         net (fo=3, routed)           0.539    18.530    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/result25_in
    SLICE_X33Y34         LUT6 (Prop_lut6_I4_O)        0.105    18.635 r  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.needs_norm_rptr_i_2/O
                         net (fo=46, routed)          0.727    19.362    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.needs_norm_rptr_i_2_n_0
    SLICE_X36Y33         LUT5 (Prop_lut5_I0_O)        0.105    19.467 r  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.extn_result_rptr_i_16/O
                         net (fo=1, routed)           0.000    19.467    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.extn_result_rptr/data_in[63]
    SLICE_X36Y33         FDRE                                         r  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.extn_result_rptr/genSR[1].data_regs_reg[1][63]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    N13                                               0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    U_clk_wiz_0/inst/clk_in1
    N13                  IBUF (Prop_ibuf_I_O)         1.392    21.392 r  U_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004    22.396    U_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.093    16.302 r  U_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.374    17.676    U_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    17.753 r  U_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=19456, routed)       1.402    19.155    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.extn_result_rptr/clk
    SLICE_X36Y33         FDRE                                         r  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.extn_result_rptr/genSR[1].data_regs_reg[1][63]/C
                         clock pessimism              0.408    19.563    
                         clock uncertainty           -0.084    19.479    
    SLICE_X36Y33         FDRE (Setup_fdre_C_D)        0.030    19.509    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.extn_result_rptr/genSR[1].data_regs_reg[1][63]
  -------------------------------------------------------------------
                         required time                         19.509    
                         arrival time                         -19.467    
  -------------------------------------------------------------------
                         slack                                  0.042    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.135ns  (arrival time - required time)
  Source:                 U_basys3_top/ecg_core_inst/controllerDaemon_instance/data_path.applyQrsDetector_call_group_12.CallReq/RxGen[0].rxBuf/notFRR.bufPipe/Shallow.notSaveSlot.queue/qD1.RB.data_reg_reg[36]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            U_basys3_top/ecg_core_inst/applyQrsDetector_instance/in_buffer/NotRevisedCase.ShallowCase.ulReg/noBypass.read_data_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.697ns  (logic 0.398ns (14.759%)  route 2.299ns (85.241%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        2.324ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.680ns
    Source Clock Delay      (SCD):    -0.979ns
    Clock Pessimism Removal (CPR):    0.335ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    N13                                               0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    U_clk_wiz_0/inst/clk_in1
    N13                  IBUF (Prop_ibuf_I_O)         1.392     1.392 r  U_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004     2.396    U_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.093    -3.698 r  U_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.374    -2.324    U_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    -2.247 r  U_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=19456, routed)       1.268    -0.979    U_basys3_top/ecg_core_inst/controllerDaemon_instance/data_path.applyQrsDetector_call_group_12.CallReq/RxGen[0].rxBuf/notFRR.bufPipe/Shallow.notSaveSlot.queue/clk
    SLICE_X45Y95         FDRE                                         r  U_basys3_top/ecg_core_inst/controllerDaemon_instance/data_path.applyQrsDetector_call_group_12.CallReq/RxGen[0].rxBuf/notFRR.bufPipe/Shallow.notSaveSlot.queue/qD1.RB.data_reg_reg[36]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y95         FDRE (Prop_fdre_C_Q)         0.304    -0.675 r  U_basys3_top/ecg_core_inst/controllerDaemon_instance/data_path.applyQrsDetector_call_group_12.CallReq/RxGen[0].rxBuf/notFRR.bufPipe/Shallow.notSaveSlot.queue/qD1.RB.data_reg_reg[36]/Q
                         net (fo=1, routed)           2.299     1.623    U_basys3_top/ecg_core_inst/controllerDaemon_instance/data_path.applyQrsDetector_call_group_12.CallReq/read_data[36]
    SLICE_X45Y92         LUT2 (Prop_lut2_I1_O)        0.094     1.717 r  U_basys3_top/ecg_core_inst/controllerDaemon_instance/data_path.applyQrsDetector_call_group_12.CallReq/dataR[36]_INST_0/O
                         net (fo=1, routed)           0.000     1.717    U_basys3_top/ecg_core_inst/applyQrsDetector_instance/in_buffer/NotRevisedCase.ShallowCase.ulReg/write_data[4]
    SLICE_X45Y92         FDRE                                         r  U_basys3_top/ecg_core_inst/applyQrsDetector_instance/in_buffer/NotRevisedCase.ShallowCase.ulReg/noBypass.read_data_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    N13                                               0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    U_clk_wiz_0/inst/clk_in1
    N13                  IBUF (Prop_ibuf_I_O)         1.458     1.458 r  U_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.065     2.524    U_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.957    -3.434 r  U_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.441    -1.993    U_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081    -1.912 r  U_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=19456, routed)       2.134     0.221    U_basys3_top/ecg_core_inst/gcGen_1/cgInst/clock_in
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.081     0.302 r  U_basys3_top/ecg_core_inst/gcGen_1/cgInst/cgInst/O
                         net (fo=1678, routed)        1.378     1.680    U_basys3_top/ecg_core_inst/applyQrsDetector_instance/in_buffer/NotRevisedCase.ShallowCase.ulReg/clk
    SLICE_X45Y92         FDRE                                         r  U_basys3_top/ecg_core_inst/applyQrsDetector_instance/in_buffer/NotRevisedCase.ShallowCase.ulReg/noBypass.read_data_reg[4]/C
                         clock pessimism             -0.335     1.345    
    SLICE_X45Y92         FDRE (Hold_fdre_C_D)         0.237     1.582    U_basys3_top/ecg_core_inst/applyQrsDetector_instance/in_buffer/NotRevisedCase.ShallowCase.ulReg/noBypass.read_data_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.582    
                         arrival time                           1.717    
  -------------------------------------------------------------------
                         slack                                  0.135    

Slack (MET) :             0.135ns  (arrival time - required time)
  Source:                 U_basys3_top/ecg_core_inst/controllerDaemon_instance/data_path.applyQrsDetector_call_group_12.CallReq/RxGen[0].rxBuf/notFRR.bufPipe/Shallow.notSaveSlot.queue/qD1.RB.data_reg_reg[36]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            U_basys3_top/ecg_core_inst/applyQrsDetector_instance/in_buffer/NotRevisedCase.ShallowCase.ulReg/noBypass.read_data_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.697ns  (logic 0.398ns (14.759%)  route 2.299ns (85.241%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        2.324ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.680ns
    Source Clock Delay      (SCD):    -0.979ns
    Clock Pessimism Removal (CPR):    0.335ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    N13                                               0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    U_clk_wiz_0/inst/clk_in1
    N13                  IBUF (Prop_ibuf_I_O)         1.392     1.392 r  U_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004     2.396    U_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.093    -3.698 r  U_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.374    -2.324    U_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    -2.247 r  U_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=19456, routed)       1.268    -0.979    U_basys3_top/ecg_core_inst/controllerDaemon_instance/data_path.applyQrsDetector_call_group_12.CallReq/RxGen[0].rxBuf/notFRR.bufPipe/Shallow.notSaveSlot.queue/clk
    SLICE_X45Y95         FDRE                                         r  U_basys3_top/ecg_core_inst/controllerDaemon_instance/data_path.applyQrsDetector_call_group_12.CallReq/RxGen[0].rxBuf/notFRR.bufPipe/Shallow.notSaveSlot.queue/qD1.RB.data_reg_reg[36]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y95         FDRE (Prop_fdre_C_Q)         0.304    -0.675 f  U_basys3_top/ecg_core_inst/controllerDaemon_instance/data_path.applyQrsDetector_call_group_12.CallReq/RxGen[0].rxBuf/notFRR.bufPipe/Shallow.notSaveSlot.queue/qD1.RB.data_reg_reg[36]/Q
                         net (fo=1, routed)           2.299     1.623    U_basys3_top/ecg_core_inst/controllerDaemon_instance/data_path.applyQrsDetector_call_group_12.CallReq/read_data[36]
    SLICE_X45Y92         LUT2 (Prop_lut2_I1_O)        0.094     1.717 f  U_basys3_top/ecg_core_inst/controllerDaemon_instance/data_path.applyQrsDetector_call_group_12.CallReq/dataR[36]_INST_0/O
                         net (fo=1, routed)           0.000     1.717    U_basys3_top/ecg_core_inst/applyQrsDetector_instance/in_buffer/NotRevisedCase.ShallowCase.ulReg/write_data[4]
    SLICE_X45Y92         FDRE                                         f  U_basys3_top/ecg_core_inst/applyQrsDetector_instance/in_buffer/NotRevisedCase.ShallowCase.ulReg/noBypass.read_data_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    N13                                               0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    U_clk_wiz_0/inst/clk_in1
    N13                  IBUF (Prop_ibuf_I_O)         1.458     1.458 r  U_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.065     2.524    U_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.957    -3.434 r  U_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.441    -1.993    U_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081    -1.912 r  U_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=19456, routed)       2.134     0.221    U_basys3_top/ecg_core_inst/gcGen_1/cgInst/clock_in
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.081     0.302 r  U_basys3_top/ecg_core_inst/gcGen_1/cgInst/cgInst/O
                         net (fo=1678, routed)        1.378     1.680    U_basys3_top/ecg_core_inst/applyQrsDetector_instance/in_buffer/NotRevisedCase.ShallowCase.ulReg/clk
    SLICE_X45Y92         FDRE                                         r  U_basys3_top/ecg_core_inst/applyQrsDetector_instance/in_buffer/NotRevisedCase.ShallowCase.ulReg/noBypass.read_data_reg[4]/C
                         clock pessimism             -0.335     1.345    
    SLICE_X45Y92         FDRE (Hold_fdre_C_D)         0.237     1.582    U_basys3_top/ecg_core_inst/applyQrsDetector_instance/in_buffer/NotRevisedCase.ShallowCase.ulReg/noBypass.read_data_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.582    
                         arrival time                           1.717    
  -------------------------------------------------------------------
                         slack                                  0.135    

Slack (MET) :             0.136ns  (arrival time - required time)
  Source:                 U_basys3_top/ecg_core_inst/sendBestFitToOutput_instance/data_path.LoadGroup0.LoadComplete/odemux/bufGen[1].BufBlock.ub/NotRevisedCase.ShallowCase.ulReg/noBypass.read_data_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            U_basys3_top/ecg_core_inst/sendBestFitToOutput_instance/data_path.sendFloat_call_group_1.CallReq/RxGen[1].rxBuf/notFRR.bufPipe/Shallow.notSaveSlot.queue/qD1.RB.data_reg_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.252ns  (logic 0.141ns (55.953%)  route 0.111ns (44.047%))
  Logic Levels:           0  
  Clock Path Skew:        0.040ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.766ns
    Source Clock Delay      (SCD):    -0.530ns
    Clock Pessimism Removal (CPR):    -0.276ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    N13                                               0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    U_clk_wiz_0/inst/clk_in1
    N13                  IBUF (Prop_ibuf_I_O)         0.295     0.295 r  U_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.735    U_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.375    -1.640 r  U_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.495    -1.146    U_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.120 r  U_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=19456, routed)       0.590    -0.530    U_basys3_top/ecg_core_inst/sendBestFitToOutput_instance/data_path.LoadGroup0.LoadComplete/odemux/bufGen[1].BufBlock.ub/NotRevisedCase.ShallowCase.ulReg/clk
    SLICE_X73Y62         FDRE                                         r  U_basys3_top/ecg_core_inst/sendBestFitToOutput_instance/data_path.LoadGroup0.LoadComplete/odemux/bufGen[1].BufBlock.ub/NotRevisedCase.ShallowCase.ulReg/noBypass.read_data_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X73Y62         FDRE (Prop_fdre_C_Q)         0.141    -0.389 r  U_basys3_top/ecg_core_inst/sendBestFitToOutput_instance/data_path.LoadGroup0.LoadComplete/odemux/bufGen[1].BufBlock.ub/NotRevisedCase.ShallowCase.ulReg/noBypass.read_data_reg[22]/Q
                         net (fo=1, routed)           0.111    -0.278    U_basys3_top/ecg_core_inst/sendBestFitToOutput_instance/data_path.sendFloat_call_group_1.CallReq/RxGen[1].rxBuf/notFRR.bufPipe/Shallow.notSaveSlot.queue/data_in[22]
    SLICE_X74Y62         FDRE                                         r  U_basys3_top/ecg_core_inst/sendBestFitToOutput_instance/data_path.sendFloat_call_group_1.CallReq/RxGen[1].rxBuf/notFRR.bufPipe/Shallow.notSaveSlot.queue/qD1.RB.data_reg_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    N13                                               0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    U_clk_wiz_0/inst/clk_in1
    N13                  IBUF (Prop_ibuf_I_O)         0.483     0.483 r  U_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.963    U_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.161    -2.198 r  U_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.540    -1.658    U_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.629 r  U_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=19456, routed)       0.864    -0.766    U_basys3_top/ecg_core_inst/sendBestFitToOutput_instance/data_path.sendFloat_call_group_1.CallReq/RxGen[1].rxBuf/notFRR.bufPipe/Shallow.notSaveSlot.queue/clk
    SLICE_X74Y62         FDRE                                         r  U_basys3_top/ecg_core_inst/sendBestFitToOutput_instance/data_path.sendFloat_call_group_1.CallReq/RxGen[1].rxBuf/notFRR.bufPipe/Shallow.notSaveSlot.queue/qD1.RB.data_reg_reg[22]/C
                         clock pessimism              0.276    -0.490    
    SLICE_X74Y62         FDRE (Hold_fdre_C_D)         0.076    -0.414    U_basys3_top/ecg_core_inst/sendBestFitToOutput_instance/data_path.sendFloat_call_group_1.CallReq/RxGen[1].rxBuf/notFRR.bufPipe/Shallow.notSaveSlot.queue/qD1.RB.data_reg_reg[22]
  -------------------------------------------------------------------
                         required time                          0.414    
                         arrival time                          -0.278    
  -------------------------------------------------------------------
                         slack                                  0.136    

Slack (MET) :             0.136ns  (arrival time - required time)
  Source:                 U_basys3_top/ecg_core_inst/sendBestFitToOutput_instance/data_path.LoadGroup0.LoadComplete/odemux/bufGen[1].BufBlock.ub/NotRevisedCase.ShallowCase.ulReg/noBypass.read_data_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            U_basys3_top/ecg_core_inst/sendBestFitToOutput_instance/data_path.sendFloat_call_group_1.CallReq/RxGen[1].rxBuf/notFRR.bufPipe/Shallow.notSaveSlot.queue/qD1.RB.data_reg_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.252ns  (logic 0.141ns (55.953%)  route 0.111ns (44.047%))
  Logic Levels:           0  
  Clock Path Skew:        0.040ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.766ns
    Source Clock Delay      (SCD):    -0.530ns
    Clock Pessimism Removal (CPR):    -0.276ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    N13                                               0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    U_clk_wiz_0/inst/clk_in1
    N13                  IBUF (Prop_ibuf_I_O)         0.295     0.295 r  U_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.735    U_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.375    -1.640 r  U_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.495    -1.146    U_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.120 r  U_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=19456, routed)       0.590    -0.530    U_basys3_top/ecg_core_inst/sendBestFitToOutput_instance/data_path.LoadGroup0.LoadComplete/odemux/bufGen[1].BufBlock.ub/NotRevisedCase.ShallowCase.ulReg/clk
    SLICE_X73Y62         FDRE                                         r  U_basys3_top/ecg_core_inst/sendBestFitToOutput_instance/data_path.LoadGroup0.LoadComplete/odemux/bufGen[1].BufBlock.ub/NotRevisedCase.ShallowCase.ulReg/noBypass.read_data_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X73Y62         FDRE (Prop_fdre_C_Q)         0.141    -0.389 f  U_basys3_top/ecg_core_inst/sendBestFitToOutput_instance/data_path.LoadGroup0.LoadComplete/odemux/bufGen[1].BufBlock.ub/NotRevisedCase.ShallowCase.ulReg/noBypass.read_data_reg[22]/Q
                         net (fo=1, routed)           0.111    -0.278    U_basys3_top/ecg_core_inst/sendBestFitToOutput_instance/data_path.sendFloat_call_group_1.CallReq/RxGen[1].rxBuf/notFRR.bufPipe/Shallow.notSaveSlot.queue/data_in[22]
    SLICE_X74Y62         FDRE                                         f  U_basys3_top/ecg_core_inst/sendBestFitToOutput_instance/data_path.sendFloat_call_group_1.CallReq/RxGen[1].rxBuf/notFRR.bufPipe/Shallow.notSaveSlot.queue/qD1.RB.data_reg_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    N13                                               0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    U_clk_wiz_0/inst/clk_in1
    N13                  IBUF (Prop_ibuf_I_O)         0.483     0.483 r  U_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.963    U_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.161    -2.198 r  U_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.540    -1.658    U_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.629 r  U_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=19456, routed)       0.864    -0.766    U_basys3_top/ecg_core_inst/sendBestFitToOutput_instance/data_path.sendFloat_call_group_1.CallReq/RxGen[1].rxBuf/notFRR.bufPipe/Shallow.notSaveSlot.queue/clk
    SLICE_X74Y62         FDRE                                         r  U_basys3_top/ecg_core_inst/sendBestFitToOutput_instance/data_path.sendFloat_call_group_1.CallReq/RxGen[1].rxBuf/notFRR.bufPipe/Shallow.notSaveSlot.queue/qD1.RB.data_reg_reg[22]/C
                         clock pessimism              0.276    -0.490    
    SLICE_X74Y62         FDRE (Hold_fdre_C_D)         0.076    -0.414    U_basys3_top/ecg_core_inst/sendBestFitToOutput_instance/data_path.sendFloat_call_group_1.CallReq/RxGen[1].rxBuf/notFRR.bufPipe/Shallow.notSaveSlot.queue/qD1.RB.data_reg_reg[22]
  -------------------------------------------------------------------
                         required time                          0.414    
                         arrival time                          -0.278    
  -------------------------------------------------------------------
                         slack                                  0.136    

Slack (MET) :             0.138ns  (arrival time - required time)
  Source:                 U_basys3_top/ecg_core_inst/MemorySpace_memory_space_12/nonTrivGen.core/srr/qDGt1.NTB.Wgen[1].queue_array_reg[1][2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            U_basys3_top/ecg_core_inst/MemorySpace_memory_space_12/nonTrivGen.core/mb/memBase/ColGen[0].RowGen[0].baseMem/mem_array_reg_0/DIADI[0]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.486ns  (logic 0.209ns (43.033%)  route 0.277ns (56.967%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.052ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.761ns
    Source Clock Delay      (SCD):    -0.558ns
    Clock Pessimism Removal (CPR):    -0.255ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    N13                                               0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    U_clk_wiz_0/inst/clk_in1
    N13                  IBUF (Prop_ibuf_I_O)         0.295     0.295 r  U_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.735    U_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.375    -1.640 r  U_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.495    -1.146    U_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.120 r  U_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=19456, routed)       0.562    -0.558    U_basys3_top/ecg_core_inst/MemorySpace_memory_space_12/nonTrivGen.core/srr/clk
    SLICE_X62Y110        FDRE                                         r  U_basys3_top/ecg_core_inst/MemorySpace_memory_space_12/nonTrivGen.core/srr/qDGt1.NTB.Wgen[1].queue_array_reg[1][2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y110        FDRE (Prop_fdre_C_Q)         0.164    -0.394 r  U_basys3_top/ecg_core_inst/MemorySpace_memory_space_12/nonTrivGen.core/srr/qDGt1.NTB.Wgen[1].queue_array_reg[1][2]/Q
                         net (fo=1, routed)           0.081    -0.312    U_basys3_top/ecg_core_inst/MemorySpace_memory_space_12/nonTrivGen.core/srr/qDGt1.NTB.Wgen[1].queue_array_reg[1][2]
    SLICE_X63Y110        LUT3 (Prop_lut3_I0_O)        0.045    -0.267 r  U_basys3_top/ecg_core_inst/MemorySpace_memory_space_12/nonTrivGen.core/srr/data_out[2]_INST_0/O
                         net (fo=1, routed)           0.195    -0.072    U_basys3_top/ecg_core_inst/MemorySpace_memory_space_12/nonTrivGen.core/mb/memBase/ColGen[0].RowGen[0].baseMem/datain[0]
    RAMB36_X1Y22         RAMB36E1                                     r  U_basys3_top/ecg_core_inst/MemorySpace_memory_space_12/nonTrivGen.core/mb/memBase/ColGen[0].RowGen[0].baseMem/mem_array_reg_0/DIADI[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    N13                                               0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    U_clk_wiz_0/inst/clk_in1
    N13                  IBUF (Prop_ibuf_I_O)         0.483     0.483 r  U_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.963    U_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.161    -2.198 r  U_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.540    -1.658    U_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.629 r  U_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=19456, routed)       0.868    -0.761    U_basys3_top/ecg_core_inst/MemorySpace_memory_space_12/nonTrivGen.core/mb/memBase/ColGen[0].RowGen[0].baseMem/clk
    RAMB36_X1Y22         RAMB36E1                                     r  U_basys3_top/ecg_core_inst/MemorySpace_memory_space_12/nonTrivGen.core/mb/memBase/ColGen[0].RowGen[0].baseMem/mem_array_reg_0/CLKARDCLK
                         clock pessimism              0.255    -0.506    
    RAMB36_X1Y22         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[0])
                                                      0.296    -0.210    U_basys3_top/ecg_core_inst/MemorySpace_memory_space_12/nonTrivGen.core/mb/memBase/ColGen[0].RowGen[0].baseMem/mem_array_reg_0
  -------------------------------------------------------------------
                         required time                          0.210    
                         arrival time                          -0.072    
  -------------------------------------------------------------------
                         slack                                  0.138    

Slack (MET) :             0.138ns  (arrival time - required time)
  Source:                 U_basys3_top/ecg_core_inst/MemorySpace_memory_space_12/nonTrivGen.core/srr/qDGt1.NTB.Wgen[1].queue_array_reg[1][2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            U_basys3_top/ecg_core_inst/MemorySpace_memory_space_12/nonTrivGen.core/mb/memBase/ColGen[0].RowGen[0].baseMem/mem_array_reg_0/DIADI[0]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.486ns  (logic 0.209ns (43.033%)  route 0.277ns (56.967%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.052ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.761ns
    Source Clock Delay      (SCD):    -0.558ns
    Clock Pessimism Removal (CPR):    -0.255ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    N13                                               0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    U_clk_wiz_0/inst/clk_in1
    N13                  IBUF (Prop_ibuf_I_O)         0.295     0.295 r  U_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.735    U_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.375    -1.640 r  U_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.495    -1.146    U_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.120 r  U_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=19456, routed)       0.562    -0.558    U_basys3_top/ecg_core_inst/MemorySpace_memory_space_12/nonTrivGen.core/srr/clk
    SLICE_X62Y110        FDRE                                         r  U_basys3_top/ecg_core_inst/MemorySpace_memory_space_12/nonTrivGen.core/srr/qDGt1.NTB.Wgen[1].queue_array_reg[1][2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y110        FDRE (Prop_fdre_C_Q)         0.164    -0.394 f  U_basys3_top/ecg_core_inst/MemorySpace_memory_space_12/nonTrivGen.core/srr/qDGt1.NTB.Wgen[1].queue_array_reg[1][2]/Q
                         net (fo=1, routed)           0.081    -0.312    U_basys3_top/ecg_core_inst/MemorySpace_memory_space_12/nonTrivGen.core/srr/qDGt1.NTB.Wgen[1].queue_array_reg[1][2]
    SLICE_X63Y110        LUT3 (Prop_lut3_I0_O)        0.045    -0.267 f  U_basys3_top/ecg_core_inst/MemorySpace_memory_space_12/nonTrivGen.core/srr/data_out[2]_INST_0/O
                         net (fo=1, routed)           0.195    -0.072    U_basys3_top/ecg_core_inst/MemorySpace_memory_space_12/nonTrivGen.core/mb/memBase/ColGen[0].RowGen[0].baseMem/datain[0]
    RAMB36_X1Y22         RAMB36E1                                     f  U_basys3_top/ecg_core_inst/MemorySpace_memory_space_12/nonTrivGen.core/mb/memBase/ColGen[0].RowGen[0].baseMem/mem_array_reg_0/DIADI[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    N13                                               0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    U_clk_wiz_0/inst/clk_in1
    N13                  IBUF (Prop_ibuf_I_O)         0.483     0.483 r  U_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.963    U_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.161    -2.198 r  U_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.540    -1.658    U_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.629 r  U_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=19456, routed)       0.868    -0.761    U_basys3_top/ecg_core_inst/MemorySpace_memory_space_12/nonTrivGen.core/mb/memBase/ColGen[0].RowGen[0].baseMem/clk
    RAMB36_X1Y22         RAMB36E1                                     r  U_basys3_top/ecg_core_inst/MemorySpace_memory_space_12/nonTrivGen.core/mb/memBase/ColGen[0].RowGen[0].baseMem/mem_array_reg_0/CLKARDCLK
                         clock pessimism              0.255    -0.506    
    RAMB36_X1Y22         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[0])
                                                      0.296    -0.210    U_basys3_top/ecg_core_inst/MemorySpace_memory_space_12/nonTrivGen.core/mb/memBase/ColGen[0].RowGen[0].baseMem/mem_array_reg_0
  -------------------------------------------------------------------
                         required time                          0.210    
                         arrival time                          -0.072    
  -------------------------------------------------------------------
                         slack                                  0.138    

Slack (MET) :             0.139ns  (arrival time - required time)
  Source:                 U_basys3_top/ecg_core_inst/computeMSE_instance/data_path.type_cast_8197_inst_block.type_cast_8197_inst/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/noBypass.read_data_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            U_basys3_top/ecg_core_inst/computeMSE_instance/data_path.type_cast_8236_inst_block.type_cast_8236_inst/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/noBypass.read_data_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.272ns  (logic 0.186ns (68.270%)  route 0.086ns (31.730%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.679ns
    Source Clock Delay      (SCD):    -0.445ns
    Clock Pessimism Removal (CPR):    -0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    N13                                               0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    U_clk_wiz_0/inst/clk_in1
    N13                  IBUF (Prop_ibuf_I_O)         0.295     0.295 r  U_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.735    U_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.375    -1.640 r  U_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.495    -1.146    U_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.120 r  U_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=19456, routed)       0.030    -1.090    U_basys3_top/ecg_core_inst/gcGen_2/cgInst/clock_in
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.064 r  U_basys3_top/ecg_core_inst/gcGen_2/cgInst/cgInst/O
                         net (fo=3447, routed)        0.618    -0.445    U_basys3_top/ecg_core_inst/computeMSE_instance/data_path.type_cast_8197_inst_block.type_cast_8197_inst/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/clk
    SLICE_X55Y22         FDRE                                         r  U_basys3_top/ecg_core_inst/computeMSE_instance/data_path.type_cast_8197_inst_block.type_cast_8197_inst/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/noBypass.read_data_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y22         FDRE (Prop_fdre_C_Q)         0.141    -0.304 r  U_basys3_top/ecg_core_inst/computeMSE_instance/data_path.type_cast_8197_inst_block.type_cast_8197_inst/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/noBypass.read_data_reg[10]/Q
                         net (fo=1, routed)           0.086    -0.218    U_basys3_top/ecg_core_inst/computeMSE_instance/data_path.phi_stmt_8192.phi/idata[10]
    SLICE_X54Y22         LUT4 (Prop_lut4_I2_O)        0.045    -0.173 r  U_basys3_top/ecg_core_inst/computeMSE_instance/data_path.phi_stmt_8192.phi/odata[10]_INST_0/O
                         net (fo=1, routed)           0.000    -0.173    U_basys3_top/ecg_core_inst/computeMSE_instance/data_path.type_cast_8236_inst_block.type_cast_8236_inst/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/write_data[10]
    SLICE_X54Y22         FDRE                                         r  U_basys3_top/ecg_core_inst/computeMSE_instance/data_path.type_cast_8236_inst_block.type_cast_8236_inst/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/noBypass.read_data_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    N13                                               0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    U_clk_wiz_0/inst/clk_in1
    N13                  IBUF (Prop_ibuf_I_O)         0.483     0.483 r  U_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.963    U_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.161    -2.198 r  U_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.540    -1.658    U_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.629 r  U_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=19456, routed)       0.033    -1.596    U_basys3_top/ecg_core_inst/gcGen_2/cgInst/clock_in
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.567 r  U_basys3_top/ecg_core_inst/gcGen_2/cgInst/cgInst/O
                         net (fo=3447, routed)        0.889    -0.679    U_basys3_top/ecg_core_inst/computeMSE_instance/data_path.type_cast_8236_inst_block.type_cast_8236_inst/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/clk
    SLICE_X54Y22         FDRE                                         r  U_basys3_top/ecg_core_inst/computeMSE_instance/data_path.type_cast_8236_inst_block.type_cast_8236_inst/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/noBypass.read_data_reg[10]/C
                         clock pessimism              0.246    -0.432    
    SLICE_X54Y22         FDRE (Hold_fdre_C_D)         0.120    -0.312    U_basys3_top/ecg_core_inst/computeMSE_instance/data_path.type_cast_8236_inst_block.type_cast_8236_inst/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/noBypass.read_data_reg[10]
  -------------------------------------------------------------------
                         required time                          0.312    
                         arrival time                          -0.173    
  -------------------------------------------------------------------
                         slack                                  0.139    

Slack (MET) :             0.139ns  (arrival time - required time)
  Source:                 U_basys3_top/ecg_core_inst/computeMSE_instance/data_path.type_cast_8197_inst_block.type_cast_8197_inst/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/noBypass.read_data_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            U_basys3_top/ecg_core_inst/computeMSE_instance/data_path.type_cast_8236_inst_block.type_cast_8236_inst/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/noBypass.read_data_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.272ns  (logic 0.186ns (68.270%)  route 0.086ns (31.730%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.679ns
    Source Clock Delay      (SCD):    -0.445ns
    Clock Pessimism Removal (CPR):    -0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    N13                                               0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    U_clk_wiz_0/inst/clk_in1
    N13                  IBUF (Prop_ibuf_I_O)         0.295     0.295 r  U_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.735    U_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.375    -1.640 r  U_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.495    -1.146    U_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.120 r  U_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=19456, routed)       0.030    -1.090    U_basys3_top/ecg_core_inst/gcGen_2/cgInst/clock_in
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.064 r  U_basys3_top/ecg_core_inst/gcGen_2/cgInst/cgInst/O
                         net (fo=3447, routed)        0.618    -0.445    U_basys3_top/ecg_core_inst/computeMSE_instance/data_path.type_cast_8197_inst_block.type_cast_8197_inst/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/clk
    SLICE_X55Y22         FDRE                                         r  U_basys3_top/ecg_core_inst/computeMSE_instance/data_path.type_cast_8197_inst_block.type_cast_8197_inst/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/noBypass.read_data_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y22         FDRE (Prop_fdre_C_Q)         0.141    -0.304 f  U_basys3_top/ecg_core_inst/computeMSE_instance/data_path.type_cast_8197_inst_block.type_cast_8197_inst/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/noBypass.read_data_reg[10]/Q
                         net (fo=1, routed)           0.086    -0.218    U_basys3_top/ecg_core_inst/computeMSE_instance/data_path.phi_stmt_8192.phi/idata[10]
    SLICE_X54Y22         LUT4 (Prop_lut4_I2_O)        0.045    -0.173 f  U_basys3_top/ecg_core_inst/computeMSE_instance/data_path.phi_stmt_8192.phi/odata[10]_INST_0/O
                         net (fo=1, routed)           0.000    -0.173    U_basys3_top/ecg_core_inst/computeMSE_instance/data_path.type_cast_8236_inst_block.type_cast_8236_inst/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/write_data[10]
    SLICE_X54Y22         FDRE                                         f  U_basys3_top/ecg_core_inst/computeMSE_instance/data_path.type_cast_8236_inst_block.type_cast_8236_inst/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/noBypass.read_data_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    N13                                               0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    U_clk_wiz_0/inst/clk_in1
    N13                  IBUF (Prop_ibuf_I_O)         0.483     0.483 r  U_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.963    U_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.161    -2.198 r  U_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.540    -1.658    U_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.629 r  U_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=19456, routed)       0.033    -1.596    U_basys3_top/ecg_core_inst/gcGen_2/cgInst/clock_in
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.567 r  U_basys3_top/ecg_core_inst/gcGen_2/cgInst/cgInst/O
                         net (fo=3447, routed)        0.889    -0.679    U_basys3_top/ecg_core_inst/computeMSE_instance/data_path.type_cast_8236_inst_block.type_cast_8236_inst/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/clk
    SLICE_X54Y22         FDRE                                         r  U_basys3_top/ecg_core_inst/computeMSE_instance/data_path.type_cast_8236_inst_block.type_cast_8236_inst/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/noBypass.read_data_reg[10]/C
                         clock pessimism              0.246    -0.432    
    SLICE_X54Y22         FDRE (Hold_fdre_C_D)         0.120    -0.312    U_basys3_top/ecg_core_inst/computeMSE_instance/data_path.type_cast_8236_inst_block.type_cast_8236_inst/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/noBypass.read_data_reg[10]
  -------------------------------------------------------------------
                         required time                          0.312    
                         arrival time                          -0.173    
  -------------------------------------------------------------------
                         slack                                  0.139    

Slack (MET) :             0.139ns  (arrival time - required time)
  Source:                 U_basys3_top/ecg_core_inst/MemorySpace_memory_space_20/nonTrivGen.core/mb/read_data_base_reg_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            U_basys3_top/ecg_core_inst/beatDaemon_instance/data_path.LoadGroup0.LoadComplete/odemux/bufGen[0].BufBlock.ub/NotRevisedCase.ShallowCase.ulReg/noBypass.read_data_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.272ns  (logic 0.186ns (68.270%)  route 0.086ns (31.730%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.799ns
    Source Clock Delay      (SCD):    -0.559ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    N13                                               0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    U_clk_wiz_0/inst/clk_in1
    N13                  IBUF (Prop_ibuf_I_O)         0.295     0.295 r  U_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.735    U_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.375    -1.640 r  U_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.495    -1.146    U_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.120 r  U_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=19456, routed)       0.561    -0.559    U_basys3_top/ecg_core_inst/MemorySpace_memory_space_20/nonTrivGen.core/mb/clk
    SLICE_X55Y90         FDRE                                         r  U_basys3_top/ecg_core_inst/MemorySpace_memory_space_20/nonTrivGen.core/mb/read_data_base_reg_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y90         FDRE (Prop_fdre_C_Q)         0.141    -0.418 r  U_basys3_top/ecg_core_inst/MemorySpace_memory_space_20/nonTrivGen.core/mb/read_data_base_reg_reg[11]/Q
                         net (fo=1, routed)           0.086    -0.332    U_basys3_top/ecg_core_inst/MemorySpace_memory_space_20/nonTrivGen.core/mb/read_data_base_reg[11]
    SLICE_X54Y90         LUT3 (Prop_lut3_I1_O)        0.045    -0.287 r  U_basys3_top/ecg_core_inst/MemorySpace_memory_space_20/nonTrivGen.core/mb/read_data[11]_INST_0/O
                         net (fo=1, routed)           0.000    -0.287    U_basys3_top/ecg_core_inst/beatDaemon_instance/data_path.LoadGroup0.LoadComplete/odemux/bufGen[0].BufBlock.ub/NotRevisedCase.ShallowCase.ulReg/write_data[11]
    SLICE_X54Y90         FDRE                                         r  U_basys3_top/ecg_core_inst/beatDaemon_instance/data_path.LoadGroup0.LoadComplete/odemux/bufGen[0].BufBlock.ub/NotRevisedCase.ShallowCase.ulReg/noBypass.read_data_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    N13                                               0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    U_clk_wiz_0/inst/clk_in1
    N13                  IBUF (Prop_ibuf_I_O)         0.483     0.483 r  U_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.963    U_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.161    -2.198 r  U_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.540    -1.658    U_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.629 r  U_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=19456, routed)       0.831    -0.799    U_basys3_top/ecg_core_inst/beatDaemon_instance/data_path.LoadGroup0.LoadComplete/odemux/bufGen[0].BufBlock.ub/NotRevisedCase.ShallowCase.ulReg/clk
    SLICE_X54Y90         FDRE                                         r  U_basys3_top/ecg_core_inst/beatDaemon_instance/data_path.LoadGroup0.LoadComplete/odemux/bufGen[0].BufBlock.ub/NotRevisedCase.ShallowCase.ulReg/noBypass.read_data_reg[11]/C
                         clock pessimism              0.253    -0.546    
    SLICE_X54Y90         FDRE (Hold_fdre_C_D)         0.120    -0.426    U_basys3_top/ecg_core_inst/beatDaemon_instance/data_path.LoadGroup0.LoadComplete/odemux/bufGen[0].BufBlock.ub/NotRevisedCase.ShallowCase.ulReg/noBypass.read_data_reg[11]
  -------------------------------------------------------------------
                         required time                          0.426    
                         arrival time                          -0.287    
  -------------------------------------------------------------------
                         slack                                  0.139    

Slack (MET) :             0.139ns  (arrival time - required time)
  Source:                 U_basys3_top/ecg_core_inst/MemorySpace_memory_space_20/nonTrivGen.core/mb/read_data_base_reg_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            U_basys3_top/ecg_core_inst/beatDaemon_instance/data_path.LoadGroup0.LoadComplete/odemux/bufGen[0].BufBlock.ub/NotRevisedCase.ShallowCase.ulReg/noBypass.read_data_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.272ns  (logic 0.186ns (68.270%)  route 0.086ns (31.730%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.799ns
    Source Clock Delay      (SCD):    -0.559ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    N13                                               0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    U_clk_wiz_0/inst/clk_in1
    N13                  IBUF (Prop_ibuf_I_O)         0.295     0.295 r  U_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.735    U_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.375    -1.640 r  U_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.495    -1.146    U_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.120 r  U_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=19456, routed)       0.561    -0.559    U_basys3_top/ecg_core_inst/MemorySpace_memory_space_20/nonTrivGen.core/mb/clk
    SLICE_X55Y90         FDRE                                         r  U_basys3_top/ecg_core_inst/MemorySpace_memory_space_20/nonTrivGen.core/mb/read_data_base_reg_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y90         FDRE (Prop_fdre_C_Q)         0.141    -0.418 f  U_basys3_top/ecg_core_inst/MemorySpace_memory_space_20/nonTrivGen.core/mb/read_data_base_reg_reg[11]/Q
                         net (fo=1, routed)           0.086    -0.332    U_basys3_top/ecg_core_inst/MemorySpace_memory_space_20/nonTrivGen.core/mb/read_data_base_reg[11]
    SLICE_X54Y90         LUT3 (Prop_lut3_I1_O)        0.045    -0.287 f  U_basys3_top/ecg_core_inst/MemorySpace_memory_space_20/nonTrivGen.core/mb/read_data[11]_INST_0/O
                         net (fo=1, routed)           0.000    -0.287    U_basys3_top/ecg_core_inst/beatDaemon_instance/data_path.LoadGroup0.LoadComplete/odemux/bufGen[0].BufBlock.ub/NotRevisedCase.ShallowCase.ulReg/write_data[11]
    SLICE_X54Y90         FDRE                                         f  U_basys3_top/ecg_core_inst/beatDaemon_instance/data_path.LoadGroup0.LoadComplete/odemux/bufGen[0].BufBlock.ub/NotRevisedCase.ShallowCase.ulReg/noBypass.read_data_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    N13                                               0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    U_clk_wiz_0/inst/clk_in1
    N13                  IBUF (Prop_ibuf_I_O)         0.483     0.483 r  U_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.963    U_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.161    -2.198 r  U_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.540    -1.658    U_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.629 r  U_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=19456, routed)       0.831    -0.799    U_basys3_top/ecg_core_inst/beatDaemon_instance/data_path.LoadGroup0.LoadComplete/odemux/bufGen[0].BufBlock.ub/NotRevisedCase.ShallowCase.ulReg/clk
    SLICE_X54Y90         FDRE                                         r  U_basys3_top/ecg_core_inst/beatDaemon_instance/data_path.LoadGroup0.LoadComplete/odemux/bufGen[0].BufBlock.ub/NotRevisedCase.ShallowCase.ulReg/noBypass.read_data_reg[11]/C
                         clock pessimism              0.253    -0.546    
    SLICE_X54Y90         FDRE (Hold_fdre_C_D)         0.120    -0.426    U_basys3_top/ecg_core_inst/beatDaemon_instance/data_path.LoadGroup0.LoadComplete/odemux/bufGen[0].BufBlock.ub/NotRevisedCase.ShallowCase.ulReg/noBypass.read_data_reg[11]
  -------------------------------------------------------------------
                         required time                          0.426    
                         arrival time                          -0.287    
  -------------------------------------------------------------------
                         slack                                  0.139    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_clk_wiz_0
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { U_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.170         20.000      17.830     RAMB18_X2Y36     U_basys3_top/ecg_core_inst/MemorySpace_memory_space_0/nonTrivGen.core/mb/memBase/ColGen[0].RowGen[0].baseMem/mem_array_reg/CLKARDCLK
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       20.000      193.360    MMCME2_ADV_X0Y1  U_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.130         10.000      8.870      SLICE_X46Y12     U_basys3_top/ecg_core_inst/MemorySpace_memory_space_10/nonTrivGen.core/mb/memBase/ColGen[0].RowGen[0].baseMem/mem_array_reg_0_15_0_5/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.130         10.000      8.870      SLICE_X14Y32     U_basys3_top/ecg_core_inst/fp32_mul_for_ecg_instance/in_buffer/NotRevisedCase.ShallowCase.bufGt0.bufPipe/qDGt1.NTB.DistribRam.distrib_ram_inst/mem_array_reg_0_1_60_65/RAMA/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_0
  To Clock:  clkfbout_clk_wiz_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        8.408ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { U_clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I              n/a            1.592         10.000      8.408      BUFGCTRL_X0Y6    U_clk_wiz_0/inst/clkf_buf/I
Max Period  n/a     MMCME2_ADV/CLKFBIN  n/a            100.000       10.000      90.000     MMCME2_ADV_X0Y1  U_clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN



---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { CLK100MHZ }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X0Y1  U_clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X0Y1  U_clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y1  U_clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y1  U_clk_wiz_0/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0_1
  To Clock:  clk_out1_clk_wiz_0_1

Setup :            0  Failing Endpoints,  Worst Slack        0.044ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.135ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        8.870ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.044ns  (required time - arrival time)
  Source:                 U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/in_buffer/NotRevisedCase.ShallowCase.ulReg/noBypass.read_data_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.extn_result_rptr/genSR[1].data_regs_reg[1][63]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0_1 rise@20.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        19.869ns  (logic 6.644ns (33.440%)  route 13.225ns (66.560%))
  Logic Levels:           37  (CARRY4=12 LUT2=6 LUT3=1 LUT4=6 LUT5=6 LUT6=5 MUXF7=1)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.845ns = ( 19.155 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.401ns
    Clock Pessimism Removal (CPR):    0.408ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    N13                                               0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    U_clk_wiz_0/inst/clk_in1
    N13                  IBUF (Prop_ibuf_I_O)         1.458     1.458 r  U_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.065     2.524    U_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.957    -3.434 r  U_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.441    -1.993    U_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081    -1.912 r  U_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=19456, routed)       1.511    -0.401    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/in_buffer/NotRevisedCase.ShallowCase.ulReg/clk
    SLICE_X33Y26         FDRE                                         r  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/in_buffer/NotRevisedCase.ShallowCase.ulReg/noBypass.read_data_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y26         FDRE (Prop_fdre_C_Q)         0.348    -0.053 r  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/in_buffer/NotRevisedCase.ShallowCase.ulReg/noBypass.read_data_reg[8]/Q
                         net (fo=5, routed)           0.847     0.794    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.volatile_operator_classFp32_3264/a[8]
    SLICE_X32Y24         LUT6 (Prop_lut6_I1_O)        0.242     1.036 f  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.volatile_operator_classFp32_3264/data_path.volatile_operator_classFpBase_661_i_8/O
                         net (fo=1, routed)           0.536     1.572    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.volatile_operator_classFp32_3264/data_path.volatile_operator_classFpBase_661_i_8_n_0
    SLICE_X32Y25         LUT4 (Prop_lut4_I2_O)        0.105     1.677 f  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.volatile_operator_classFp32_3264/data_path.volatile_operator_classFpBase_661_i_3/O
                         net (fo=8, routed)           0.395     2.072    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.volatile_operator_classFp32_3264/data_path.volatile_operator_classFpBase_661/mant_a_zero[0]
    SLICE_X35Y24         LUT3 (Prop_lut3_I0_O)        0.105     2.177 r  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.volatile_operator_classFp32_3264/data_path.volatile_operator_classFpBase_661/pos_denormal[0]_INST_0/O
                         net (fo=8, routed)           0.360     2.537    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_classify_utility_2945/f1_s_class[7]
    SLICE_X37Y24         LUT2 (Prop_lut2_I0_O)        0.105     2.642 r  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_classify_utility_2945/f1_denormal[0]_INST_0/O
                         net (fo=26, routed)          0.594     3.236    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_expDiffSingle_2951/f1_denormal[0]
    SLICE_X37Y25         LUT5 (Prop_lut5_I0_O)        0.105     3.341 f  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_expDiffSingle_2951/exp_ab_s[3]_INST_0_i_4/O
                         net (fo=1, routed)           0.336     3.677    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_expDiffSingle_2951/exp_ab_s[3]_INST_0_i_4_n_0
    SLICE_X39Y26         LUT6 (Prop_lut6_I5_O)        0.105     3.782 f  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_expDiffSingle_2951/exp_ab_s[3]_INST_0_i_1/O
                         net (fo=1, routed)           0.000     3.782    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_expDiffSingle_2951/exp_ab_s[3]_INST_0_i_1_n_0
    SLICE_X39Y26         MUXF7 (Prop_muxf7_I0_O)      0.178     3.960 f  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_expDiffSingle_2951/exp_ab_s[3]_INST_0/O
                         net (fo=3, routed)           0.729     4.689    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/exp_ab_3090_in[3]
    SLICE_X39Y23         LUT2 (Prop_lut2_I0_O)        0.252     4.941 r  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_u35_sr_special_2964_i_37/O
                         net (fo=1, routed)           0.000     4.941    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_u35_sr_special_2964_i_37_n_0
    SLICE_X39Y23         CARRY4 (Prop_carry4_S[0]_CO[2])
                                                      0.446     5.387 f  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_u35_sr_special_2964_i_31/CO[2]
                         net (fo=6, routed)           0.384     5.770    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/MUX_3137_wire_in1
    SLICE_X39Y24         LUT4 (Prop_lut4_I0_O)        0.261     6.031 r  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_u35_sr_special_2964_i_26/O
                         net (fo=55, routed)          0.830     6.862    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_u35_sr_special_2964/S[4]
    SLICE_X41Y23         LUT4 (Prop_lut4_I0_O)        0.105     6.967 f  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_u35_sr_special_2964/Y[5]_INST_0_i_2/O
                         net (fo=9, routed)           0.850     7.817    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_u35_sr_special_2964/Y[5]_INST_0_i_2_n_0
    SLICE_X47Y23         LUT6 (Prop_lut6_I0_O)        0.105     7.922 r  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_u35_sr_special_2964/Y[4]_INST_0_i_1/O
                         net (fo=1, routed)           0.451     8.372    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_u35_sr_special_2964/Y[4]_INST_0_i_1_n_0
    SLICE_X47Y24         LUT5 (Prop_lut5_I0_O)        0.105     8.477 r  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_u35_sr_special_2964/Y[4]_INST_0/O
                         net (fo=2, routed)           0.257     8.735    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/Y[4]
    SLICE_X44Y24         LUT6 (Prop_lut6_I5_O)        0.105     8.840 r  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_adder_35_with_carry_3000_i_31/O
                         net (fo=3, routed)           0.660     9.500    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_adder_35_with_carry_3000/A[4]
    SLICE_X43Y24         LUT4 (Prop_lut4_I0_O)        0.105     9.605 r  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_adder_35_with_carry_3000/SUM[3]_INST_0_i_6/O
                         net (fo=1, routed)           0.000     9.605    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_adder_35_with_carry_3000/SUM[3]_INST_0_i_6_n_0
    SLICE_X43Y24         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.332     9.937 r  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_adder_35_with_carry_3000/SUM[3]_INST_0/CO[3]
                         net (fo=1, routed)           0.008     9.945    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_adder_35_with_carry_3000/SUM[3]_INST_0_n_0
    SLICE_X43Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    10.043 r  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_adder_35_with_carry_3000/SUM[7]_INST_0/CO[3]
                         net (fo=1, routed)           0.000    10.043    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_adder_35_with_carry_3000/SUM[7]_INST_0_n_0
    SLICE_X43Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    10.141 r  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_adder_35_with_carry_3000/SUM[11]_INST_0/CO[3]
                         net (fo=1, routed)           0.000    10.141    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_adder_35_with_carry_3000/SUM[11]_INST_0_n_0
    SLICE_X43Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    10.239 r  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_adder_35_with_carry_3000/SUM[15]_INST_0/CO[3]
                         net (fo=1, routed)           0.000    10.239    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_adder_35_with_carry_3000/SUM[15]_INST_0_n_0
    SLICE_X43Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    10.337 r  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_adder_35_with_carry_3000/SUM[19]_INST_0/CO[3]
                         net (fo=1, routed)           0.000    10.337    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_adder_35_with_carry_3000/SUM[19]_INST_0_n_0
    SLICE_X43Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    10.435 r  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_adder_35_with_carry_3000/SUM[23]_INST_0/CO[3]
                         net (fo=1, routed)           0.000    10.435    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_adder_35_with_carry_3000/SUM[23]_INST_0_n_0
    SLICE_X43Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    10.533 r  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_adder_35_with_carry_3000/SUM[27]_INST_0/CO[3]
                         net (fo=1, routed)           0.000    10.533    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_adder_35_with_carry_3000/SUM[27]_INST_0_n_0
    SLICE_X43Y31         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.260    10.793 r  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_adder_35_with_carry_3000/SUM[31]_INST_0/O[3]
                         net (fo=37, routed)          0.375    11.167    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/mantissa_added_35_3259_in[34]
    SLICE_X42Y30         LUT5 (Prop_lut5_I1_O)        0.257    11.424 r  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_i35_sll_3024_i_28/O
                         net (fo=6, routed)           0.714    12.138    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_find_leftmost_35_3020/data_path.volatile_operator_find_left_32_2566/data_path.volatile_operator_find_left_16_2522/data_path.volatile_operator_find_left_8_2490/data_path.volatile_operator_find_left_4_856/fp_4[1]
    SLICE_X40Y29         LUT4 (Prop_lut4_I3_O)        0.105    12.243 r  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_find_leftmost_35_3020/data_path.volatile_operator_find_left_32_2566/data_path.volatile_operator_find_left_16_2522/data_path.volatile_operator_find_left_8_2490/data_path.volatile_operator_find_left_4_856/found[0]_INST_0/O
                         net (fo=4, routed)           0.489    12.732    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_find_leftmost_35_3020/data_path.volatile_operator_find_left_32_2566/data_path.volatile_operator_find_left_16_2522/data_path.volatile_operator_find_left_8_2490/position[2]
    SLICE_X39Y28         LUT2 (Prop_lut2_I0_O)        0.105    12.837 r  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_find_leftmost_35_3020/data_path.volatile_operator_find_left_32_2566/data_path.volatile_operator_find_left_16_2522/data_path.volatile_operator_find_left_8_2490/found[0]_INST_0/O
                         net (fo=4, routed)           0.598    13.435    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_find_leftmost_35_3020/data_path.volatile_operator_find_left_32_2566/data_path.volatile_operator_find_left_16_2522/found_lower_2876
    SLICE_X37Y29         LUT2 (Prop_lut2_I1_O)        0.105    13.540 r  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_find_leftmost_35_3020/data_path.volatile_operator_find_left_32_2566/data_path.volatile_operator_find_left_16_2522/found[0]_INST_0/O
                         net (fo=5, routed)           0.387    13.927    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_find_leftmost_35_3020/data_path.volatile_operator_find_left_32_2566/found_lower_2915
    SLICE_X31Y30         LUT2 (Prop_lut2_I1_O)        0.105    14.032 r  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_find_leftmost_35_3020/data_path.volatile_operator_find_left_32_2566/found[0]_INST_0/O
                         net (fo=6, routed)           0.661    14.692    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_find_leftmost_35_3020/found_lower_2975
    SLICE_X35Y29         LUT4 (Prop_lut4_I1_O)        0.124    14.816 r  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_find_leftmost_35_3020/position[3]_INST_0/O
                         net (fo=8, routed)           0.623    15.439    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/position[3]
    SLICE_X36Y30         LUT5 (Prop_lut5_I0_O)        0.267    15.706 r  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.extn_result_rptr_i_63/O
                         net (fo=2, routed)           0.321    16.027    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.extn_result_rptr_i_63_n_0
    SLICE_X37Y31         LUT5 (Prop_lut5_I0_O)        0.105    16.132 r  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.extn_result_rptr_i_67/O
                         net (fo=1, routed)           0.000    16.132    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.extn_result_rptr_i_67_n_0
    SLICE_X37Y31         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.440    16.572 r  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.extn_result_rptr_i_55/CO[3]
                         net (fo=1, routed)           0.000    16.572    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.extn_result_rptr_i_55_n_0
    SLICE_X37Y32         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.132    16.704 r  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.extn_result_rptr_i_54/CO[1]
                         net (fo=12, routed)          0.556    17.260    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.extn_result_rptr_i_54_n_2
    SLICE_X35Y33         LUT2 (Prop_lut2_I0_O)        0.275    17.535 r  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.needs_norm_rptr_i_8/O
                         net (fo=1, routed)           0.000    17.535    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.needs_norm_rptr_i_8_n_0
    SLICE_X35Y33         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457    17.992 r  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.needs_norm_rptr_i_3/CO[3]
                         net (fo=3, routed)           0.539    18.530    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/result25_in
    SLICE_X33Y34         LUT6 (Prop_lut6_I4_O)        0.105    18.635 r  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.needs_norm_rptr_i_2/O
                         net (fo=46, routed)          0.727    19.362    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.needs_norm_rptr_i_2_n_0
    SLICE_X36Y33         LUT5 (Prop_lut5_I0_O)        0.105    19.467 r  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.extn_result_rptr_i_16/O
                         net (fo=1, routed)           0.000    19.467    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.extn_result_rptr/data_in[63]
    SLICE_X36Y33         FDRE                                         r  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.extn_result_rptr/genSR[1].data_regs_reg[1][63]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    N13                                               0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    U_clk_wiz_0/inst/clk_in1
    N13                  IBUF (Prop_ibuf_I_O)         1.392    21.392 r  U_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004    22.396    U_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.093    16.302 r  U_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.374    17.676    U_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    17.753 r  U_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=19456, routed)       1.402    19.155    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.extn_result_rptr/clk
    SLICE_X36Y33         FDRE                                         r  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.extn_result_rptr/genSR[1].data_regs_reg[1][63]/C
                         clock pessimism              0.408    19.563    
                         clock uncertainty           -0.082    19.481    
    SLICE_X36Y33         FDRE (Setup_fdre_C_D)        0.030    19.511    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.extn_result_rptr/genSR[1].data_regs_reg[1][63]
  -------------------------------------------------------------------
                         required time                         19.511    
                         arrival time                         -19.467    
  -------------------------------------------------------------------
                         slack                                  0.044    

Slack (MET) :             0.044ns  (required time - arrival time)
  Source:                 U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/in_buffer/NotRevisedCase.ShallowCase.ulReg/noBypass.read_data_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.extn_result_rptr/genSR[1].data_regs_reg[1][63]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0_1 rise@20.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        19.869ns  (logic 6.644ns (33.440%)  route 13.225ns (66.560%))
  Logic Levels:           37  (CARRY4=12 LUT2=6 LUT3=1 LUT4=6 LUT5=6 LUT6=5 MUXF7=1)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.845ns = ( 19.155 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.401ns
    Clock Pessimism Removal (CPR):    0.408ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    N13                                               0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    U_clk_wiz_0/inst/clk_in1
    N13                  IBUF (Prop_ibuf_I_O)         1.458     1.458 r  U_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.065     2.524    U_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.957    -3.434 r  U_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.441    -1.993    U_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081    -1.912 r  U_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=19456, routed)       1.511    -0.401    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/in_buffer/NotRevisedCase.ShallowCase.ulReg/clk
    SLICE_X33Y26         FDRE                                         r  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/in_buffer/NotRevisedCase.ShallowCase.ulReg/noBypass.read_data_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y26         FDRE (Prop_fdre_C_Q)         0.348    -0.053 r  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/in_buffer/NotRevisedCase.ShallowCase.ulReg/noBypass.read_data_reg[8]/Q
                         net (fo=5, routed)           0.847     0.794    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.volatile_operator_classFp32_3264/a[8]
    SLICE_X32Y24         LUT6 (Prop_lut6_I1_O)        0.242     1.036 f  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.volatile_operator_classFp32_3264/data_path.volatile_operator_classFpBase_661_i_8/O
                         net (fo=1, routed)           0.536     1.572    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.volatile_operator_classFp32_3264/data_path.volatile_operator_classFpBase_661_i_8_n_0
    SLICE_X32Y25         LUT4 (Prop_lut4_I2_O)        0.105     1.677 f  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.volatile_operator_classFp32_3264/data_path.volatile_operator_classFpBase_661_i_3/O
                         net (fo=8, routed)           0.395     2.072    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.volatile_operator_classFp32_3264/data_path.volatile_operator_classFpBase_661/mant_a_zero[0]
    SLICE_X35Y24         LUT3 (Prop_lut3_I0_O)        0.105     2.177 r  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.volatile_operator_classFp32_3264/data_path.volatile_operator_classFpBase_661/pos_denormal[0]_INST_0/O
                         net (fo=8, routed)           0.360     2.537    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_classify_utility_2945/f1_s_class[7]
    SLICE_X37Y24         LUT2 (Prop_lut2_I0_O)        0.105     2.642 r  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_classify_utility_2945/f1_denormal[0]_INST_0/O
                         net (fo=26, routed)          0.594     3.236    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_expDiffSingle_2951/f1_denormal[0]
    SLICE_X37Y25         LUT5 (Prop_lut5_I0_O)        0.105     3.341 f  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_expDiffSingle_2951/exp_ab_s[3]_INST_0_i_4/O
                         net (fo=1, routed)           0.336     3.677    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_expDiffSingle_2951/exp_ab_s[3]_INST_0_i_4_n_0
    SLICE_X39Y26         LUT6 (Prop_lut6_I5_O)        0.105     3.782 f  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_expDiffSingle_2951/exp_ab_s[3]_INST_0_i_1/O
                         net (fo=1, routed)           0.000     3.782    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_expDiffSingle_2951/exp_ab_s[3]_INST_0_i_1_n_0
    SLICE_X39Y26         MUXF7 (Prop_muxf7_I0_O)      0.178     3.960 f  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_expDiffSingle_2951/exp_ab_s[3]_INST_0/O
                         net (fo=3, routed)           0.729     4.689    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/exp_ab_3090_in[3]
    SLICE_X39Y23         LUT2 (Prop_lut2_I0_O)        0.252     4.941 r  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_u35_sr_special_2964_i_37/O
                         net (fo=1, routed)           0.000     4.941    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_u35_sr_special_2964_i_37_n_0
    SLICE_X39Y23         CARRY4 (Prop_carry4_S[0]_CO[2])
                                                      0.446     5.387 f  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_u35_sr_special_2964_i_31/CO[2]
                         net (fo=6, routed)           0.384     5.770    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/MUX_3137_wire_in1
    SLICE_X39Y24         LUT4 (Prop_lut4_I0_O)        0.261     6.031 r  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_u35_sr_special_2964_i_26/O
                         net (fo=55, routed)          0.830     6.862    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_u35_sr_special_2964/S[4]
    SLICE_X41Y23         LUT4 (Prop_lut4_I0_O)        0.105     6.967 f  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_u35_sr_special_2964/Y[5]_INST_0_i_2/O
                         net (fo=9, routed)           0.850     7.817    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_u35_sr_special_2964/Y[5]_INST_0_i_2_n_0
    SLICE_X47Y23         LUT6 (Prop_lut6_I0_O)        0.105     7.922 r  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_u35_sr_special_2964/Y[4]_INST_0_i_1/O
                         net (fo=1, routed)           0.451     8.372    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_u35_sr_special_2964/Y[4]_INST_0_i_1_n_0
    SLICE_X47Y24         LUT5 (Prop_lut5_I0_O)        0.105     8.477 r  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_u35_sr_special_2964/Y[4]_INST_0/O
                         net (fo=2, routed)           0.257     8.735    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/Y[4]
    SLICE_X44Y24         LUT6 (Prop_lut6_I5_O)        0.105     8.840 r  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_adder_35_with_carry_3000_i_31/O
                         net (fo=3, routed)           0.660     9.500    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_adder_35_with_carry_3000/A[4]
    SLICE_X43Y24         LUT4 (Prop_lut4_I0_O)        0.105     9.605 r  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_adder_35_with_carry_3000/SUM[3]_INST_0_i_6/O
                         net (fo=1, routed)           0.000     9.605    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_adder_35_with_carry_3000/SUM[3]_INST_0_i_6_n_0
    SLICE_X43Y24         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.332     9.937 r  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_adder_35_with_carry_3000/SUM[3]_INST_0/CO[3]
                         net (fo=1, routed)           0.008     9.945    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_adder_35_with_carry_3000/SUM[3]_INST_0_n_0
    SLICE_X43Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    10.043 r  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_adder_35_with_carry_3000/SUM[7]_INST_0/CO[3]
                         net (fo=1, routed)           0.000    10.043    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_adder_35_with_carry_3000/SUM[7]_INST_0_n_0
    SLICE_X43Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    10.141 r  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_adder_35_with_carry_3000/SUM[11]_INST_0/CO[3]
                         net (fo=1, routed)           0.000    10.141    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_adder_35_with_carry_3000/SUM[11]_INST_0_n_0
    SLICE_X43Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    10.239 r  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_adder_35_with_carry_3000/SUM[15]_INST_0/CO[3]
                         net (fo=1, routed)           0.000    10.239    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_adder_35_with_carry_3000/SUM[15]_INST_0_n_0
    SLICE_X43Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    10.337 r  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_adder_35_with_carry_3000/SUM[19]_INST_0/CO[3]
                         net (fo=1, routed)           0.000    10.337    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_adder_35_with_carry_3000/SUM[19]_INST_0_n_0
    SLICE_X43Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    10.435 r  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_adder_35_with_carry_3000/SUM[23]_INST_0/CO[3]
                         net (fo=1, routed)           0.000    10.435    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_adder_35_with_carry_3000/SUM[23]_INST_0_n_0
    SLICE_X43Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    10.533 r  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_adder_35_with_carry_3000/SUM[27]_INST_0/CO[3]
                         net (fo=1, routed)           0.000    10.533    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_adder_35_with_carry_3000/SUM[27]_INST_0_n_0
    SLICE_X43Y31         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.260    10.793 r  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_adder_35_with_carry_3000/SUM[31]_INST_0/O[3]
                         net (fo=37, routed)          0.375    11.167    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/mantissa_added_35_3259_in[34]
    SLICE_X42Y30         LUT5 (Prop_lut5_I1_O)        0.257    11.424 f  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_i35_sll_3024_i_28/O
                         net (fo=6, routed)           0.714    12.138    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_find_leftmost_35_3020/data_path.volatile_operator_find_left_32_2566/data_path.volatile_operator_find_left_16_2522/data_path.volatile_operator_find_left_8_2490/data_path.volatile_operator_find_left_4_856/fp_4[1]
    SLICE_X40Y29         LUT4 (Prop_lut4_I3_O)        0.105    12.243 f  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_find_leftmost_35_3020/data_path.volatile_operator_find_left_32_2566/data_path.volatile_operator_find_left_16_2522/data_path.volatile_operator_find_left_8_2490/data_path.volatile_operator_find_left_4_856/found[0]_INST_0/O
                         net (fo=4, routed)           0.489    12.732    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_find_leftmost_35_3020/data_path.volatile_operator_find_left_32_2566/data_path.volatile_operator_find_left_16_2522/data_path.volatile_operator_find_left_8_2490/position[2]
    SLICE_X39Y28         LUT2 (Prop_lut2_I0_O)        0.105    12.837 f  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_find_leftmost_35_3020/data_path.volatile_operator_find_left_32_2566/data_path.volatile_operator_find_left_16_2522/data_path.volatile_operator_find_left_8_2490/found[0]_INST_0/O
                         net (fo=4, routed)           0.598    13.435    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_find_leftmost_35_3020/data_path.volatile_operator_find_left_32_2566/data_path.volatile_operator_find_left_16_2522/found_lower_2876
    SLICE_X37Y29         LUT2 (Prop_lut2_I1_O)        0.105    13.540 f  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_find_leftmost_35_3020/data_path.volatile_operator_find_left_32_2566/data_path.volatile_operator_find_left_16_2522/found[0]_INST_0/O
                         net (fo=5, routed)           0.387    13.927    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_find_leftmost_35_3020/data_path.volatile_operator_find_left_32_2566/found_lower_2915
    SLICE_X31Y30         LUT2 (Prop_lut2_I1_O)        0.105    14.032 f  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_find_leftmost_35_3020/data_path.volatile_operator_find_left_32_2566/found[0]_INST_0/O
                         net (fo=6, routed)           0.661    14.692    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_find_leftmost_35_3020/found_lower_2975
    SLICE_X35Y29         LUT4 (Prop_lut4_I1_O)        0.124    14.816 f  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_find_leftmost_35_3020/position[3]_INST_0/O
                         net (fo=8, routed)           0.623    15.439    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/position[3]
    SLICE_X36Y30         LUT5 (Prop_lut5_I0_O)        0.267    15.706 r  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.extn_result_rptr_i_63/O
                         net (fo=2, routed)           0.321    16.027    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.extn_result_rptr_i_63_n_0
    SLICE_X37Y31         LUT5 (Prop_lut5_I0_O)        0.105    16.132 r  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.extn_result_rptr_i_67/O
                         net (fo=1, routed)           0.000    16.132    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.extn_result_rptr_i_67_n_0
    SLICE_X37Y31         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.440    16.572 r  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.extn_result_rptr_i_55/CO[3]
                         net (fo=1, routed)           0.000    16.572    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.extn_result_rptr_i_55_n_0
    SLICE_X37Y32         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.132    16.704 r  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.extn_result_rptr_i_54/CO[1]
                         net (fo=12, routed)          0.556    17.260    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.extn_result_rptr_i_54_n_2
    SLICE_X35Y33         LUT2 (Prop_lut2_I0_O)        0.275    17.535 r  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.needs_norm_rptr_i_8/O
                         net (fo=1, routed)           0.000    17.535    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.needs_norm_rptr_i_8_n_0
    SLICE_X35Y33         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457    17.992 r  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.needs_norm_rptr_i_3/CO[3]
                         net (fo=3, routed)           0.539    18.530    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/result25_in
    SLICE_X33Y34         LUT6 (Prop_lut6_I4_O)        0.105    18.635 r  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.needs_norm_rptr_i_2/O
                         net (fo=46, routed)          0.727    19.362    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.needs_norm_rptr_i_2_n_0
    SLICE_X36Y33         LUT5 (Prop_lut5_I0_O)        0.105    19.467 r  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.extn_result_rptr_i_16/O
                         net (fo=1, routed)           0.000    19.467    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.extn_result_rptr/data_in[63]
    SLICE_X36Y33         FDRE                                         r  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.extn_result_rptr/genSR[1].data_regs_reg[1][63]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    N13                                               0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    U_clk_wiz_0/inst/clk_in1
    N13                  IBUF (Prop_ibuf_I_O)         1.392    21.392 r  U_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004    22.396    U_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.093    16.302 r  U_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.374    17.676    U_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    17.753 r  U_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=19456, routed)       1.402    19.155    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.extn_result_rptr/clk
    SLICE_X36Y33         FDRE                                         r  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.extn_result_rptr/genSR[1].data_regs_reg[1][63]/C
                         clock pessimism              0.408    19.563    
                         clock uncertainty           -0.082    19.481    
    SLICE_X36Y33         FDRE (Setup_fdre_C_D)        0.030    19.511    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.extn_result_rptr/genSR[1].data_regs_reg[1][63]
  -------------------------------------------------------------------
                         required time                         19.511    
                         arrival time                         -19.467    
  -------------------------------------------------------------------
                         slack                                  0.044    

Slack (MET) :             0.044ns  (required time - arrival time)
  Source:                 U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/in_buffer/NotRevisedCase.ShallowCase.ulReg/noBypass.read_data_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.extn_result_rptr/genSR[1].data_regs_reg[1][63]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0_1 rise@20.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        19.869ns  (logic 6.644ns (33.440%)  route 13.225ns (66.560%))
  Logic Levels:           37  (CARRY4=12 LUT2=6 LUT3=1 LUT4=6 LUT5=6 LUT6=5 MUXF7=1)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.845ns = ( 19.155 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.401ns
    Clock Pessimism Removal (CPR):    0.408ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    N13                                               0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    U_clk_wiz_0/inst/clk_in1
    N13                  IBUF (Prop_ibuf_I_O)         1.458     1.458 r  U_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.065     2.524    U_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.957    -3.434 r  U_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.441    -1.993    U_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081    -1.912 r  U_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=19456, routed)       1.511    -0.401    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/in_buffer/NotRevisedCase.ShallowCase.ulReg/clk
    SLICE_X33Y26         FDRE                                         r  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/in_buffer/NotRevisedCase.ShallowCase.ulReg/noBypass.read_data_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y26         FDRE (Prop_fdre_C_Q)         0.348    -0.053 r  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/in_buffer/NotRevisedCase.ShallowCase.ulReg/noBypass.read_data_reg[8]/Q
                         net (fo=5, routed)           0.847     0.794    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.volatile_operator_classFp32_3264/a[8]
    SLICE_X32Y24         LUT6 (Prop_lut6_I1_O)        0.242     1.036 f  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.volatile_operator_classFp32_3264/data_path.volatile_operator_classFpBase_661_i_8/O
                         net (fo=1, routed)           0.536     1.572    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.volatile_operator_classFp32_3264/data_path.volatile_operator_classFpBase_661_i_8_n_0
    SLICE_X32Y25         LUT4 (Prop_lut4_I2_O)        0.105     1.677 f  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.volatile_operator_classFp32_3264/data_path.volatile_operator_classFpBase_661_i_3/O
                         net (fo=8, routed)           0.395     2.072    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.volatile_operator_classFp32_3264/data_path.volatile_operator_classFpBase_661/mant_a_zero[0]
    SLICE_X35Y24         LUT3 (Prop_lut3_I0_O)        0.105     2.177 r  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.volatile_operator_classFp32_3264/data_path.volatile_operator_classFpBase_661/pos_denormal[0]_INST_0/O
                         net (fo=8, routed)           0.360     2.537    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_classify_utility_2945/f1_s_class[7]
    SLICE_X37Y24         LUT2 (Prop_lut2_I0_O)        0.105     2.642 r  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_classify_utility_2945/f1_denormal[0]_INST_0/O
                         net (fo=26, routed)          0.594     3.236    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_expDiffSingle_2951/f1_denormal[0]
    SLICE_X37Y25         LUT5 (Prop_lut5_I0_O)        0.105     3.341 f  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_expDiffSingle_2951/exp_ab_s[3]_INST_0_i_4/O
                         net (fo=1, routed)           0.336     3.677    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_expDiffSingle_2951/exp_ab_s[3]_INST_0_i_4_n_0
    SLICE_X39Y26         LUT6 (Prop_lut6_I5_O)        0.105     3.782 f  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_expDiffSingle_2951/exp_ab_s[3]_INST_0_i_1/O
                         net (fo=1, routed)           0.000     3.782    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_expDiffSingle_2951/exp_ab_s[3]_INST_0_i_1_n_0
    SLICE_X39Y26         MUXF7 (Prop_muxf7_I0_O)      0.178     3.960 f  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_expDiffSingle_2951/exp_ab_s[3]_INST_0/O
                         net (fo=3, routed)           0.729     4.689    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/exp_ab_3090_in[3]
    SLICE_X39Y23         LUT2 (Prop_lut2_I0_O)        0.252     4.941 r  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_u35_sr_special_2964_i_37/O
                         net (fo=1, routed)           0.000     4.941    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_u35_sr_special_2964_i_37_n_0
    SLICE_X39Y23         CARRY4 (Prop_carry4_S[0]_CO[2])
                                                      0.446     5.387 f  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_u35_sr_special_2964_i_31/CO[2]
                         net (fo=6, routed)           0.384     5.770    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/MUX_3137_wire_in1
    SLICE_X39Y24         LUT4 (Prop_lut4_I0_O)        0.261     6.031 r  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_u35_sr_special_2964_i_26/O
                         net (fo=55, routed)          0.830     6.862    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_u35_sr_special_2964/S[4]
    SLICE_X41Y23         LUT4 (Prop_lut4_I0_O)        0.105     6.967 f  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_u35_sr_special_2964/Y[5]_INST_0_i_2/O
                         net (fo=9, routed)           0.850     7.817    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_u35_sr_special_2964/Y[5]_INST_0_i_2_n_0
    SLICE_X47Y23         LUT6 (Prop_lut6_I0_O)        0.105     7.922 r  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_u35_sr_special_2964/Y[4]_INST_0_i_1/O
                         net (fo=1, routed)           0.451     8.372    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_u35_sr_special_2964/Y[4]_INST_0_i_1_n_0
    SLICE_X47Y24         LUT5 (Prop_lut5_I0_O)        0.105     8.477 r  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_u35_sr_special_2964/Y[4]_INST_0/O
                         net (fo=2, routed)           0.257     8.735    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/Y[4]
    SLICE_X44Y24         LUT6 (Prop_lut6_I5_O)        0.105     8.840 r  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_adder_35_with_carry_3000_i_31/O
                         net (fo=3, routed)           0.660     9.500    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_adder_35_with_carry_3000/A[4]
    SLICE_X43Y24         LUT4 (Prop_lut4_I0_O)        0.105     9.605 r  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_adder_35_with_carry_3000/SUM[3]_INST_0_i_6/O
                         net (fo=1, routed)           0.000     9.605    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_adder_35_with_carry_3000/SUM[3]_INST_0_i_6_n_0
    SLICE_X43Y24         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.332     9.937 r  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_adder_35_with_carry_3000/SUM[3]_INST_0/CO[3]
                         net (fo=1, routed)           0.008     9.945    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_adder_35_with_carry_3000/SUM[3]_INST_0_n_0
    SLICE_X43Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    10.043 r  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_adder_35_with_carry_3000/SUM[7]_INST_0/CO[3]
                         net (fo=1, routed)           0.000    10.043    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_adder_35_with_carry_3000/SUM[7]_INST_0_n_0
    SLICE_X43Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    10.141 r  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_adder_35_with_carry_3000/SUM[11]_INST_0/CO[3]
                         net (fo=1, routed)           0.000    10.141    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_adder_35_with_carry_3000/SUM[11]_INST_0_n_0
    SLICE_X43Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    10.239 r  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_adder_35_with_carry_3000/SUM[15]_INST_0/CO[3]
                         net (fo=1, routed)           0.000    10.239    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_adder_35_with_carry_3000/SUM[15]_INST_0_n_0
    SLICE_X43Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    10.337 r  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_adder_35_with_carry_3000/SUM[19]_INST_0/CO[3]
                         net (fo=1, routed)           0.000    10.337    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_adder_35_with_carry_3000/SUM[19]_INST_0_n_0
    SLICE_X43Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    10.435 r  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_adder_35_with_carry_3000/SUM[23]_INST_0/CO[3]
                         net (fo=1, routed)           0.000    10.435    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_adder_35_with_carry_3000/SUM[23]_INST_0_n_0
    SLICE_X43Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    10.533 r  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_adder_35_with_carry_3000/SUM[27]_INST_0/CO[3]
                         net (fo=1, routed)           0.000    10.533    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_adder_35_with_carry_3000/SUM[27]_INST_0_n_0
    SLICE_X43Y31         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.260    10.793 r  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_adder_35_with_carry_3000/SUM[31]_INST_0/O[3]
                         net (fo=37, routed)          0.375    11.167    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/mantissa_added_35_3259_in[34]
    SLICE_X42Y30         LUT5 (Prop_lut5_I1_O)        0.257    11.424 r  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_i35_sll_3024_i_28/O
                         net (fo=6, routed)           0.714    12.138    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_find_leftmost_35_3020/data_path.volatile_operator_find_left_32_2566/data_path.volatile_operator_find_left_16_2522/data_path.volatile_operator_find_left_8_2490/data_path.volatile_operator_find_left_4_856/fp_4[1]
    SLICE_X40Y29         LUT4 (Prop_lut4_I3_O)        0.105    12.243 r  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_find_leftmost_35_3020/data_path.volatile_operator_find_left_32_2566/data_path.volatile_operator_find_left_16_2522/data_path.volatile_operator_find_left_8_2490/data_path.volatile_operator_find_left_4_856/found[0]_INST_0/O
                         net (fo=4, routed)           0.489    12.732    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_find_leftmost_35_3020/data_path.volatile_operator_find_left_32_2566/data_path.volatile_operator_find_left_16_2522/data_path.volatile_operator_find_left_8_2490/position[2]
    SLICE_X39Y28         LUT2 (Prop_lut2_I0_O)        0.105    12.837 r  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_find_leftmost_35_3020/data_path.volatile_operator_find_left_32_2566/data_path.volatile_operator_find_left_16_2522/data_path.volatile_operator_find_left_8_2490/found[0]_INST_0/O
                         net (fo=4, routed)           0.598    13.435    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_find_leftmost_35_3020/data_path.volatile_operator_find_left_32_2566/data_path.volatile_operator_find_left_16_2522/found_lower_2876
    SLICE_X37Y29         LUT2 (Prop_lut2_I1_O)        0.105    13.540 r  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_find_leftmost_35_3020/data_path.volatile_operator_find_left_32_2566/data_path.volatile_operator_find_left_16_2522/found[0]_INST_0/O
                         net (fo=5, routed)           0.387    13.927    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_find_leftmost_35_3020/data_path.volatile_operator_find_left_32_2566/found_lower_2915
    SLICE_X31Y30         LUT2 (Prop_lut2_I1_O)        0.105    14.032 r  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_find_leftmost_35_3020/data_path.volatile_operator_find_left_32_2566/found[0]_INST_0/O
                         net (fo=6, routed)           0.661    14.692    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_find_leftmost_35_3020/found_lower_2975
    SLICE_X35Y29         LUT4 (Prop_lut4_I1_O)        0.124    14.816 r  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_find_leftmost_35_3020/position[3]_INST_0/O
                         net (fo=8, routed)           0.623    15.439    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/position[3]
    SLICE_X36Y30         LUT5 (Prop_lut5_I0_O)        0.267    15.706 r  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.extn_result_rptr_i_63/O
                         net (fo=2, routed)           0.321    16.027    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.extn_result_rptr_i_63_n_0
    SLICE_X37Y31         LUT5 (Prop_lut5_I0_O)        0.105    16.132 f  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.extn_result_rptr_i_67/O
                         net (fo=1, routed)           0.000    16.132    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.extn_result_rptr_i_67_n_0
    SLICE_X37Y31         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.440    16.572 r  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.extn_result_rptr_i_55/CO[3]
                         net (fo=1, routed)           0.000    16.572    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.extn_result_rptr_i_55_n_0
    SLICE_X37Y32         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.132    16.704 r  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.extn_result_rptr_i_54/CO[1]
                         net (fo=12, routed)          0.556    17.260    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.extn_result_rptr_i_54_n_2
    SLICE_X35Y33         LUT2 (Prop_lut2_I0_O)        0.275    17.535 r  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.needs_norm_rptr_i_8/O
                         net (fo=1, routed)           0.000    17.535    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.needs_norm_rptr_i_8_n_0
    SLICE_X35Y33         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457    17.992 r  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.needs_norm_rptr_i_3/CO[3]
                         net (fo=3, routed)           0.539    18.530    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/result25_in
    SLICE_X33Y34         LUT6 (Prop_lut6_I4_O)        0.105    18.635 r  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.needs_norm_rptr_i_2/O
                         net (fo=46, routed)          0.727    19.362    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.needs_norm_rptr_i_2_n_0
    SLICE_X36Y33         LUT5 (Prop_lut5_I0_O)        0.105    19.467 r  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.extn_result_rptr_i_16/O
                         net (fo=1, routed)           0.000    19.467    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.extn_result_rptr/data_in[63]
    SLICE_X36Y33         FDRE                                         r  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.extn_result_rptr/genSR[1].data_regs_reg[1][63]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    N13                                               0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    U_clk_wiz_0/inst/clk_in1
    N13                  IBUF (Prop_ibuf_I_O)         1.392    21.392 r  U_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004    22.396    U_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.093    16.302 r  U_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.374    17.676    U_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    17.753 r  U_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=19456, routed)       1.402    19.155    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.extn_result_rptr/clk
    SLICE_X36Y33         FDRE                                         r  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.extn_result_rptr/genSR[1].data_regs_reg[1][63]/C
                         clock pessimism              0.408    19.563    
                         clock uncertainty           -0.082    19.481    
    SLICE_X36Y33         FDRE (Setup_fdre_C_D)        0.030    19.511    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.extn_result_rptr/genSR[1].data_regs_reg[1][63]
  -------------------------------------------------------------------
                         required time                         19.511    
                         arrival time                         -19.467    
  -------------------------------------------------------------------
                         slack                                  0.044    

Slack (MET) :             0.044ns  (required time - arrival time)
  Source:                 U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/in_buffer/NotRevisedCase.ShallowCase.ulReg/noBypass.read_data_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.extn_result_rptr/genSR[1].data_regs_reg[1][63]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0_1 rise@20.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        19.869ns  (logic 6.644ns (33.440%)  route 13.225ns (66.560%))
  Logic Levels:           37  (CARRY4=12 LUT2=6 LUT3=1 LUT4=6 LUT5=6 LUT6=5 MUXF7=1)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.845ns = ( 19.155 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.401ns
    Clock Pessimism Removal (CPR):    0.408ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    N13                                               0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    U_clk_wiz_0/inst/clk_in1
    N13                  IBUF (Prop_ibuf_I_O)         1.458     1.458 r  U_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.065     2.524    U_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.957    -3.434 r  U_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.441    -1.993    U_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081    -1.912 r  U_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=19456, routed)       1.511    -0.401    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/in_buffer/NotRevisedCase.ShallowCase.ulReg/clk
    SLICE_X33Y26         FDRE                                         r  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/in_buffer/NotRevisedCase.ShallowCase.ulReg/noBypass.read_data_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y26         FDRE (Prop_fdre_C_Q)         0.348    -0.053 r  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/in_buffer/NotRevisedCase.ShallowCase.ulReg/noBypass.read_data_reg[8]/Q
                         net (fo=5, routed)           0.847     0.794    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.volatile_operator_classFp32_3264/a[8]
    SLICE_X32Y24         LUT6 (Prop_lut6_I1_O)        0.242     1.036 f  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.volatile_operator_classFp32_3264/data_path.volatile_operator_classFpBase_661_i_8/O
                         net (fo=1, routed)           0.536     1.572    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.volatile_operator_classFp32_3264/data_path.volatile_operator_classFpBase_661_i_8_n_0
    SLICE_X32Y25         LUT4 (Prop_lut4_I2_O)        0.105     1.677 f  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.volatile_operator_classFp32_3264/data_path.volatile_operator_classFpBase_661_i_3/O
                         net (fo=8, routed)           0.395     2.072    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.volatile_operator_classFp32_3264/data_path.volatile_operator_classFpBase_661/mant_a_zero[0]
    SLICE_X35Y24         LUT3 (Prop_lut3_I0_O)        0.105     2.177 r  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.volatile_operator_classFp32_3264/data_path.volatile_operator_classFpBase_661/pos_denormal[0]_INST_0/O
                         net (fo=8, routed)           0.360     2.537    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_classify_utility_2945/f1_s_class[7]
    SLICE_X37Y24         LUT2 (Prop_lut2_I0_O)        0.105     2.642 r  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_classify_utility_2945/f1_denormal[0]_INST_0/O
                         net (fo=26, routed)          0.594     3.236    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_expDiffSingle_2951/f1_denormal[0]
    SLICE_X37Y25         LUT5 (Prop_lut5_I0_O)        0.105     3.341 f  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_expDiffSingle_2951/exp_ab_s[3]_INST_0_i_4/O
                         net (fo=1, routed)           0.336     3.677    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_expDiffSingle_2951/exp_ab_s[3]_INST_0_i_4_n_0
    SLICE_X39Y26         LUT6 (Prop_lut6_I5_O)        0.105     3.782 f  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_expDiffSingle_2951/exp_ab_s[3]_INST_0_i_1/O
                         net (fo=1, routed)           0.000     3.782    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_expDiffSingle_2951/exp_ab_s[3]_INST_0_i_1_n_0
    SLICE_X39Y26         MUXF7 (Prop_muxf7_I0_O)      0.178     3.960 f  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_expDiffSingle_2951/exp_ab_s[3]_INST_0/O
                         net (fo=3, routed)           0.729     4.689    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/exp_ab_3090_in[3]
    SLICE_X39Y23         LUT2 (Prop_lut2_I0_O)        0.252     4.941 r  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_u35_sr_special_2964_i_37/O
                         net (fo=1, routed)           0.000     4.941    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_u35_sr_special_2964_i_37_n_0
    SLICE_X39Y23         CARRY4 (Prop_carry4_S[0]_CO[2])
                                                      0.446     5.387 f  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_u35_sr_special_2964_i_31/CO[2]
                         net (fo=6, routed)           0.384     5.770    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/MUX_3137_wire_in1
    SLICE_X39Y24         LUT4 (Prop_lut4_I0_O)        0.261     6.031 r  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_u35_sr_special_2964_i_26/O
                         net (fo=55, routed)          0.830     6.862    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_u35_sr_special_2964/S[4]
    SLICE_X41Y23         LUT4 (Prop_lut4_I0_O)        0.105     6.967 f  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_u35_sr_special_2964/Y[5]_INST_0_i_2/O
                         net (fo=9, routed)           0.850     7.817    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_u35_sr_special_2964/Y[5]_INST_0_i_2_n_0
    SLICE_X47Y23         LUT6 (Prop_lut6_I0_O)        0.105     7.922 r  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_u35_sr_special_2964/Y[4]_INST_0_i_1/O
                         net (fo=1, routed)           0.451     8.372    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_u35_sr_special_2964/Y[4]_INST_0_i_1_n_0
    SLICE_X47Y24         LUT5 (Prop_lut5_I0_O)        0.105     8.477 r  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_u35_sr_special_2964/Y[4]_INST_0/O
                         net (fo=2, routed)           0.257     8.735    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/Y[4]
    SLICE_X44Y24         LUT6 (Prop_lut6_I5_O)        0.105     8.840 r  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_adder_35_with_carry_3000_i_31/O
                         net (fo=3, routed)           0.660     9.500    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_adder_35_with_carry_3000/A[4]
    SLICE_X43Y24         LUT4 (Prop_lut4_I0_O)        0.105     9.605 r  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_adder_35_with_carry_3000/SUM[3]_INST_0_i_6/O
                         net (fo=1, routed)           0.000     9.605    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_adder_35_with_carry_3000/SUM[3]_INST_0_i_6_n_0
    SLICE_X43Y24         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.332     9.937 r  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_adder_35_with_carry_3000/SUM[3]_INST_0/CO[3]
                         net (fo=1, routed)           0.008     9.945    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_adder_35_with_carry_3000/SUM[3]_INST_0_n_0
    SLICE_X43Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    10.043 r  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_adder_35_with_carry_3000/SUM[7]_INST_0/CO[3]
                         net (fo=1, routed)           0.000    10.043    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_adder_35_with_carry_3000/SUM[7]_INST_0_n_0
    SLICE_X43Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    10.141 r  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_adder_35_with_carry_3000/SUM[11]_INST_0/CO[3]
                         net (fo=1, routed)           0.000    10.141    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_adder_35_with_carry_3000/SUM[11]_INST_0_n_0
    SLICE_X43Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    10.239 r  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_adder_35_with_carry_3000/SUM[15]_INST_0/CO[3]
                         net (fo=1, routed)           0.000    10.239    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_adder_35_with_carry_3000/SUM[15]_INST_0_n_0
    SLICE_X43Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    10.337 r  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_adder_35_with_carry_3000/SUM[19]_INST_0/CO[3]
                         net (fo=1, routed)           0.000    10.337    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_adder_35_with_carry_3000/SUM[19]_INST_0_n_0
    SLICE_X43Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    10.435 r  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_adder_35_with_carry_3000/SUM[23]_INST_0/CO[3]
                         net (fo=1, routed)           0.000    10.435    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_adder_35_with_carry_3000/SUM[23]_INST_0_n_0
    SLICE_X43Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    10.533 r  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_adder_35_with_carry_3000/SUM[27]_INST_0/CO[3]
                         net (fo=1, routed)           0.000    10.533    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_adder_35_with_carry_3000/SUM[27]_INST_0_n_0
    SLICE_X43Y31         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.260    10.793 r  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_adder_35_with_carry_3000/SUM[31]_INST_0/O[3]
                         net (fo=37, routed)          0.375    11.167    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/mantissa_added_35_3259_in[34]
    SLICE_X42Y30         LUT5 (Prop_lut5_I1_O)        0.257    11.424 f  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_i35_sll_3024_i_28/O
                         net (fo=6, routed)           0.714    12.138    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_find_leftmost_35_3020/data_path.volatile_operator_find_left_32_2566/data_path.volatile_operator_find_left_16_2522/data_path.volatile_operator_find_left_8_2490/data_path.volatile_operator_find_left_4_856/fp_4[1]
    SLICE_X40Y29         LUT4 (Prop_lut4_I3_O)        0.105    12.243 f  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_find_leftmost_35_3020/data_path.volatile_operator_find_left_32_2566/data_path.volatile_operator_find_left_16_2522/data_path.volatile_operator_find_left_8_2490/data_path.volatile_operator_find_left_4_856/found[0]_INST_0/O
                         net (fo=4, routed)           0.489    12.732    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_find_leftmost_35_3020/data_path.volatile_operator_find_left_32_2566/data_path.volatile_operator_find_left_16_2522/data_path.volatile_operator_find_left_8_2490/position[2]
    SLICE_X39Y28         LUT2 (Prop_lut2_I0_O)        0.105    12.837 f  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_find_leftmost_35_3020/data_path.volatile_operator_find_left_32_2566/data_path.volatile_operator_find_left_16_2522/data_path.volatile_operator_find_left_8_2490/found[0]_INST_0/O
                         net (fo=4, routed)           0.598    13.435    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_find_leftmost_35_3020/data_path.volatile_operator_find_left_32_2566/data_path.volatile_operator_find_left_16_2522/found_lower_2876
    SLICE_X37Y29         LUT2 (Prop_lut2_I1_O)        0.105    13.540 f  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_find_leftmost_35_3020/data_path.volatile_operator_find_left_32_2566/data_path.volatile_operator_find_left_16_2522/found[0]_INST_0/O
                         net (fo=5, routed)           0.387    13.927    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_find_leftmost_35_3020/data_path.volatile_operator_find_left_32_2566/found_lower_2915
    SLICE_X31Y30         LUT2 (Prop_lut2_I1_O)        0.105    14.032 f  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_find_leftmost_35_3020/data_path.volatile_operator_find_left_32_2566/found[0]_INST_0/O
                         net (fo=6, routed)           0.661    14.692    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_find_leftmost_35_3020/found_lower_2975
    SLICE_X35Y29         LUT4 (Prop_lut4_I1_O)        0.124    14.816 f  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_find_leftmost_35_3020/position[3]_INST_0/O
                         net (fo=8, routed)           0.623    15.439    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/position[3]
    SLICE_X36Y30         LUT5 (Prop_lut5_I0_O)        0.267    15.706 r  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.extn_result_rptr_i_63/O
                         net (fo=2, routed)           0.321    16.027    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.extn_result_rptr_i_63_n_0
    SLICE_X37Y31         LUT5 (Prop_lut5_I0_O)        0.105    16.132 f  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.extn_result_rptr_i_67/O
                         net (fo=1, routed)           0.000    16.132    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.extn_result_rptr_i_67_n_0
    SLICE_X37Y31         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.440    16.572 r  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.extn_result_rptr_i_55/CO[3]
                         net (fo=1, routed)           0.000    16.572    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.extn_result_rptr_i_55_n_0
    SLICE_X37Y32         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.132    16.704 r  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.extn_result_rptr_i_54/CO[1]
                         net (fo=12, routed)          0.556    17.260    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.extn_result_rptr_i_54_n_2
    SLICE_X35Y33         LUT2 (Prop_lut2_I0_O)        0.275    17.535 r  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.needs_norm_rptr_i_8/O
                         net (fo=1, routed)           0.000    17.535    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.needs_norm_rptr_i_8_n_0
    SLICE_X35Y33         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457    17.992 r  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.needs_norm_rptr_i_3/CO[3]
                         net (fo=3, routed)           0.539    18.530    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/result25_in
    SLICE_X33Y34         LUT6 (Prop_lut6_I4_O)        0.105    18.635 r  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.needs_norm_rptr_i_2/O
                         net (fo=46, routed)          0.727    19.362    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.needs_norm_rptr_i_2_n_0
    SLICE_X36Y33         LUT5 (Prop_lut5_I0_O)        0.105    19.467 r  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.extn_result_rptr_i_16/O
                         net (fo=1, routed)           0.000    19.467    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.extn_result_rptr/data_in[63]
    SLICE_X36Y33         FDRE                                         r  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.extn_result_rptr/genSR[1].data_regs_reg[1][63]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    N13                                               0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    U_clk_wiz_0/inst/clk_in1
    N13                  IBUF (Prop_ibuf_I_O)         1.392    21.392 r  U_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004    22.396    U_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.093    16.302 r  U_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.374    17.676    U_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    17.753 r  U_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=19456, routed)       1.402    19.155    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.extn_result_rptr/clk
    SLICE_X36Y33         FDRE                                         r  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.extn_result_rptr/genSR[1].data_regs_reg[1][63]/C
                         clock pessimism              0.408    19.563    
                         clock uncertainty           -0.082    19.481    
    SLICE_X36Y33         FDRE (Setup_fdre_C_D)        0.030    19.511    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.extn_result_rptr/genSR[1].data_regs_reg[1][63]
  -------------------------------------------------------------------
                         required time                         19.511    
                         arrival time                         -19.467    
  -------------------------------------------------------------------
                         slack                                  0.044    

Slack (MET) :             0.044ns  (required time - arrival time)
  Source:                 U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/in_buffer/NotRevisedCase.ShallowCase.ulReg/noBypass.read_data_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.extn_result_rptr/genSR[1].data_regs_reg[1][63]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0_1 rise@20.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        19.869ns  (logic 6.644ns (33.440%)  route 13.225ns (66.560%))
  Logic Levels:           37  (CARRY4=12 LUT2=6 LUT3=1 LUT4=6 LUT5=6 LUT6=5 MUXF7=1)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.845ns = ( 19.155 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.401ns
    Clock Pessimism Removal (CPR):    0.408ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    N13                                               0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    U_clk_wiz_0/inst/clk_in1
    N13                  IBUF (Prop_ibuf_I_O)         1.458     1.458 r  U_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.065     2.524    U_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.957    -3.434 r  U_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.441    -1.993    U_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081    -1.912 r  U_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=19456, routed)       1.511    -0.401    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/in_buffer/NotRevisedCase.ShallowCase.ulReg/clk
    SLICE_X33Y26         FDRE                                         r  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/in_buffer/NotRevisedCase.ShallowCase.ulReg/noBypass.read_data_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y26         FDRE (Prop_fdre_C_Q)         0.348    -0.053 r  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/in_buffer/NotRevisedCase.ShallowCase.ulReg/noBypass.read_data_reg[8]/Q
                         net (fo=5, routed)           0.847     0.794    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.volatile_operator_classFp32_3264/a[8]
    SLICE_X32Y24         LUT6 (Prop_lut6_I1_O)        0.242     1.036 f  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.volatile_operator_classFp32_3264/data_path.volatile_operator_classFpBase_661_i_8/O
                         net (fo=1, routed)           0.536     1.572    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.volatile_operator_classFp32_3264/data_path.volatile_operator_classFpBase_661_i_8_n_0
    SLICE_X32Y25         LUT4 (Prop_lut4_I2_O)        0.105     1.677 f  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.volatile_operator_classFp32_3264/data_path.volatile_operator_classFpBase_661_i_3/O
                         net (fo=8, routed)           0.395     2.072    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.volatile_operator_classFp32_3264/data_path.volatile_operator_classFpBase_661/mant_a_zero[0]
    SLICE_X35Y24         LUT3 (Prop_lut3_I0_O)        0.105     2.177 r  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.volatile_operator_classFp32_3264/data_path.volatile_operator_classFpBase_661/pos_denormal[0]_INST_0/O
                         net (fo=8, routed)           0.360     2.537    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_classify_utility_2945/f1_s_class[7]
    SLICE_X37Y24         LUT2 (Prop_lut2_I0_O)        0.105     2.642 r  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_classify_utility_2945/f1_denormal[0]_INST_0/O
                         net (fo=26, routed)          0.594     3.236    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_expDiffSingle_2951/f1_denormal[0]
    SLICE_X37Y25         LUT5 (Prop_lut5_I0_O)        0.105     3.341 f  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_expDiffSingle_2951/exp_ab_s[3]_INST_0_i_4/O
                         net (fo=1, routed)           0.336     3.677    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_expDiffSingle_2951/exp_ab_s[3]_INST_0_i_4_n_0
    SLICE_X39Y26         LUT6 (Prop_lut6_I5_O)        0.105     3.782 f  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_expDiffSingle_2951/exp_ab_s[3]_INST_0_i_1/O
                         net (fo=1, routed)           0.000     3.782    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_expDiffSingle_2951/exp_ab_s[3]_INST_0_i_1_n_0
    SLICE_X39Y26         MUXF7 (Prop_muxf7_I0_O)      0.178     3.960 f  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_expDiffSingle_2951/exp_ab_s[3]_INST_0/O
                         net (fo=3, routed)           0.729     4.689    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/exp_ab_3090_in[3]
    SLICE_X39Y23         LUT2 (Prop_lut2_I0_O)        0.252     4.941 r  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_u35_sr_special_2964_i_37/O
                         net (fo=1, routed)           0.000     4.941    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_u35_sr_special_2964_i_37_n_0
    SLICE_X39Y23         CARRY4 (Prop_carry4_S[0]_CO[2])
                                                      0.446     5.387 f  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_u35_sr_special_2964_i_31/CO[2]
                         net (fo=6, routed)           0.384     5.770    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/MUX_3137_wire_in1
    SLICE_X39Y24         LUT4 (Prop_lut4_I0_O)        0.261     6.031 r  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_u35_sr_special_2964_i_26/O
                         net (fo=55, routed)          0.830     6.862    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_u35_sr_special_2964/S[4]
    SLICE_X41Y23         LUT4 (Prop_lut4_I0_O)        0.105     6.967 f  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_u35_sr_special_2964/Y[5]_INST_0_i_2/O
                         net (fo=9, routed)           0.850     7.817    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_u35_sr_special_2964/Y[5]_INST_0_i_2_n_0
    SLICE_X47Y23         LUT6 (Prop_lut6_I0_O)        0.105     7.922 r  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_u35_sr_special_2964/Y[4]_INST_0_i_1/O
                         net (fo=1, routed)           0.451     8.372    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_u35_sr_special_2964/Y[4]_INST_0_i_1_n_0
    SLICE_X47Y24         LUT5 (Prop_lut5_I0_O)        0.105     8.477 r  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_u35_sr_special_2964/Y[4]_INST_0/O
                         net (fo=2, routed)           0.257     8.735    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/Y[4]
    SLICE_X44Y24         LUT6 (Prop_lut6_I5_O)        0.105     8.840 r  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_adder_35_with_carry_3000_i_31/O
                         net (fo=3, routed)           0.660     9.500    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_adder_35_with_carry_3000/A[4]
    SLICE_X43Y24         LUT4 (Prop_lut4_I0_O)        0.105     9.605 r  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_adder_35_with_carry_3000/SUM[3]_INST_0_i_6/O
                         net (fo=1, routed)           0.000     9.605    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_adder_35_with_carry_3000/SUM[3]_INST_0_i_6_n_0
    SLICE_X43Y24         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.332     9.937 r  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_adder_35_with_carry_3000/SUM[3]_INST_0/CO[3]
                         net (fo=1, routed)           0.008     9.945    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_adder_35_with_carry_3000/SUM[3]_INST_0_n_0
    SLICE_X43Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    10.043 r  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_adder_35_with_carry_3000/SUM[7]_INST_0/CO[3]
                         net (fo=1, routed)           0.000    10.043    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_adder_35_with_carry_3000/SUM[7]_INST_0_n_0
    SLICE_X43Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    10.141 r  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_adder_35_with_carry_3000/SUM[11]_INST_0/CO[3]
                         net (fo=1, routed)           0.000    10.141    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_adder_35_with_carry_3000/SUM[11]_INST_0_n_0
    SLICE_X43Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    10.239 r  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_adder_35_with_carry_3000/SUM[15]_INST_0/CO[3]
                         net (fo=1, routed)           0.000    10.239    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_adder_35_with_carry_3000/SUM[15]_INST_0_n_0
    SLICE_X43Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    10.337 r  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_adder_35_with_carry_3000/SUM[19]_INST_0/CO[3]
                         net (fo=1, routed)           0.000    10.337    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_adder_35_with_carry_3000/SUM[19]_INST_0_n_0
    SLICE_X43Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    10.435 r  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_adder_35_with_carry_3000/SUM[23]_INST_0/CO[3]
                         net (fo=1, routed)           0.000    10.435    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_adder_35_with_carry_3000/SUM[23]_INST_0_n_0
    SLICE_X43Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    10.533 r  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_adder_35_with_carry_3000/SUM[27]_INST_0/CO[3]
                         net (fo=1, routed)           0.000    10.533    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_adder_35_with_carry_3000/SUM[27]_INST_0_n_0
    SLICE_X43Y31         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.260    10.793 r  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_adder_35_with_carry_3000/SUM[31]_INST_0/O[3]
                         net (fo=37, routed)          0.375    11.167    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/mantissa_added_35_3259_in[34]
    SLICE_X42Y30         LUT5 (Prop_lut5_I1_O)        0.257    11.424 r  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_i35_sll_3024_i_28/O
                         net (fo=6, routed)           0.714    12.138    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_find_leftmost_35_3020/data_path.volatile_operator_find_left_32_2566/data_path.volatile_operator_find_left_16_2522/data_path.volatile_operator_find_left_8_2490/data_path.volatile_operator_find_left_4_856/fp_4[1]
    SLICE_X40Y29         LUT4 (Prop_lut4_I3_O)        0.105    12.243 r  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_find_leftmost_35_3020/data_path.volatile_operator_find_left_32_2566/data_path.volatile_operator_find_left_16_2522/data_path.volatile_operator_find_left_8_2490/data_path.volatile_operator_find_left_4_856/found[0]_INST_0/O
                         net (fo=4, routed)           0.489    12.732    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_find_leftmost_35_3020/data_path.volatile_operator_find_left_32_2566/data_path.volatile_operator_find_left_16_2522/data_path.volatile_operator_find_left_8_2490/position[2]
    SLICE_X39Y28         LUT2 (Prop_lut2_I0_O)        0.105    12.837 r  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_find_leftmost_35_3020/data_path.volatile_operator_find_left_32_2566/data_path.volatile_operator_find_left_16_2522/data_path.volatile_operator_find_left_8_2490/found[0]_INST_0/O
                         net (fo=4, routed)           0.598    13.435    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_find_leftmost_35_3020/data_path.volatile_operator_find_left_32_2566/data_path.volatile_operator_find_left_16_2522/found_lower_2876
    SLICE_X37Y29         LUT2 (Prop_lut2_I1_O)        0.105    13.540 r  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_find_leftmost_35_3020/data_path.volatile_operator_find_left_32_2566/data_path.volatile_operator_find_left_16_2522/found[0]_INST_0/O
                         net (fo=5, routed)           0.387    13.927    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_find_leftmost_35_3020/data_path.volatile_operator_find_left_32_2566/found_lower_2915
    SLICE_X31Y30         LUT2 (Prop_lut2_I1_O)        0.105    14.032 r  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_find_leftmost_35_3020/data_path.volatile_operator_find_left_32_2566/found[0]_INST_0/O
                         net (fo=6, routed)           0.661    14.692    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_find_leftmost_35_3020/found_lower_2975
    SLICE_X35Y29         LUT4 (Prop_lut4_I1_O)        0.124    14.816 r  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_find_leftmost_35_3020/position[3]_INST_0/O
                         net (fo=8, routed)           0.623    15.439    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/position[3]
    SLICE_X36Y30         LUT5 (Prop_lut5_I0_O)        0.267    15.706 r  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.extn_result_rptr_i_63/O
                         net (fo=2, routed)           0.321    16.027    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.extn_result_rptr_i_63_n_0
    SLICE_X37Y31         LUT5 (Prop_lut5_I0_O)        0.105    16.132 r  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.extn_result_rptr_i_67/O
                         net (fo=1, routed)           0.000    16.132    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.extn_result_rptr_i_67_n_0
    SLICE_X37Y31         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.440    16.572 f  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.extn_result_rptr_i_55/CO[3]
                         net (fo=1, routed)           0.000    16.572    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.extn_result_rptr_i_55_n_0
    SLICE_X37Y32         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.132    16.704 r  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.extn_result_rptr_i_54/CO[1]
                         net (fo=12, routed)          0.556    17.260    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.extn_result_rptr_i_54_n_2
    SLICE_X35Y33         LUT2 (Prop_lut2_I0_O)        0.275    17.535 r  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.needs_norm_rptr_i_8/O
                         net (fo=1, routed)           0.000    17.535    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.needs_norm_rptr_i_8_n_0
    SLICE_X35Y33         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457    17.992 r  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.needs_norm_rptr_i_3/CO[3]
                         net (fo=3, routed)           0.539    18.530    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/result25_in
    SLICE_X33Y34         LUT6 (Prop_lut6_I4_O)        0.105    18.635 r  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.needs_norm_rptr_i_2/O
                         net (fo=46, routed)          0.727    19.362    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.needs_norm_rptr_i_2_n_0
    SLICE_X36Y33         LUT5 (Prop_lut5_I0_O)        0.105    19.467 r  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.extn_result_rptr_i_16/O
                         net (fo=1, routed)           0.000    19.467    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.extn_result_rptr/data_in[63]
    SLICE_X36Y33         FDRE                                         r  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.extn_result_rptr/genSR[1].data_regs_reg[1][63]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    N13                                               0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    U_clk_wiz_0/inst/clk_in1
    N13                  IBUF (Prop_ibuf_I_O)         1.392    21.392 r  U_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004    22.396    U_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.093    16.302 r  U_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.374    17.676    U_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    17.753 r  U_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=19456, routed)       1.402    19.155    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.extn_result_rptr/clk
    SLICE_X36Y33         FDRE                                         r  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.extn_result_rptr/genSR[1].data_regs_reg[1][63]/C
                         clock pessimism              0.408    19.563    
                         clock uncertainty           -0.082    19.481    
    SLICE_X36Y33         FDRE (Setup_fdre_C_D)        0.030    19.511    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.extn_result_rptr/genSR[1].data_regs_reg[1][63]
  -------------------------------------------------------------------
                         required time                         19.511    
                         arrival time                         -19.467    
  -------------------------------------------------------------------
                         slack                                  0.044    

Slack (MET) :             0.044ns  (required time - arrival time)
  Source:                 U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/in_buffer/NotRevisedCase.ShallowCase.ulReg/noBypass.read_data_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.extn_result_rptr/genSR[1].data_regs_reg[1][63]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0_1 rise@20.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        19.869ns  (logic 6.644ns (33.440%)  route 13.225ns (66.560%))
  Logic Levels:           37  (CARRY4=12 LUT2=6 LUT3=1 LUT4=6 LUT5=6 LUT6=5 MUXF7=1)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.845ns = ( 19.155 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.401ns
    Clock Pessimism Removal (CPR):    0.408ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    N13                                               0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    U_clk_wiz_0/inst/clk_in1
    N13                  IBUF (Prop_ibuf_I_O)         1.458     1.458 r  U_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.065     2.524    U_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.957    -3.434 r  U_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.441    -1.993    U_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081    -1.912 r  U_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=19456, routed)       1.511    -0.401    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/in_buffer/NotRevisedCase.ShallowCase.ulReg/clk
    SLICE_X33Y26         FDRE                                         r  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/in_buffer/NotRevisedCase.ShallowCase.ulReg/noBypass.read_data_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y26         FDRE (Prop_fdre_C_Q)         0.348    -0.053 r  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/in_buffer/NotRevisedCase.ShallowCase.ulReg/noBypass.read_data_reg[8]/Q
                         net (fo=5, routed)           0.847     0.794    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.volatile_operator_classFp32_3264/a[8]
    SLICE_X32Y24         LUT6 (Prop_lut6_I1_O)        0.242     1.036 f  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.volatile_operator_classFp32_3264/data_path.volatile_operator_classFpBase_661_i_8/O
                         net (fo=1, routed)           0.536     1.572    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.volatile_operator_classFp32_3264/data_path.volatile_operator_classFpBase_661_i_8_n_0
    SLICE_X32Y25         LUT4 (Prop_lut4_I2_O)        0.105     1.677 f  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.volatile_operator_classFp32_3264/data_path.volatile_operator_classFpBase_661_i_3/O
                         net (fo=8, routed)           0.395     2.072    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.volatile_operator_classFp32_3264/data_path.volatile_operator_classFpBase_661/mant_a_zero[0]
    SLICE_X35Y24         LUT3 (Prop_lut3_I0_O)        0.105     2.177 r  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.volatile_operator_classFp32_3264/data_path.volatile_operator_classFpBase_661/pos_denormal[0]_INST_0/O
                         net (fo=8, routed)           0.360     2.537    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_classify_utility_2945/f1_s_class[7]
    SLICE_X37Y24         LUT2 (Prop_lut2_I0_O)        0.105     2.642 r  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_classify_utility_2945/f1_denormal[0]_INST_0/O
                         net (fo=26, routed)          0.594     3.236    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_expDiffSingle_2951/f1_denormal[0]
    SLICE_X37Y25         LUT5 (Prop_lut5_I0_O)        0.105     3.341 f  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_expDiffSingle_2951/exp_ab_s[3]_INST_0_i_4/O
                         net (fo=1, routed)           0.336     3.677    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_expDiffSingle_2951/exp_ab_s[3]_INST_0_i_4_n_0
    SLICE_X39Y26         LUT6 (Prop_lut6_I5_O)        0.105     3.782 f  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_expDiffSingle_2951/exp_ab_s[3]_INST_0_i_1/O
                         net (fo=1, routed)           0.000     3.782    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_expDiffSingle_2951/exp_ab_s[3]_INST_0_i_1_n_0
    SLICE_X39Y26         MUXF7 (Prop_muxf7_I0_O)      0.178     3.960 f  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_expDiffSingle_2951/exp_ab_s[3]_INST_0/O
                         net (fo=3, routed)           0.729     4.689    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/exp_ab_3090_in[3]
    SLICE_X39Y23         LUT2 (Prop_lut2_I0_O)        0.252     4.941 r  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_u35_sr_special_2964_i_37/O
                         net (fo=1, routed)           0.000     4.941    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_u35_sr_special_2964_i_37_n_0
    SLICE_X39Y23         CARRY4 (Prop_carry4_S[0]_CO[2])
                                                      0.446     5.387 f  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_u35_sr_special_2964_i_31/CO[2]
                         net (fo=6, routed)           0.384     5.770    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/MUX_3137_wire_in1
    SLICE_X39Y24         LUT4 (Prop_lut4_I0_O)        0.261     6.031 r  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_u35_sr_special_2964_i_26/O
                         net (fo=55, routed)          0.830     6.862    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_u35_sr_special_2964/S[4]
    SLICE_X41Y23         LUT4 (Prop_lut4_I0_O)        0.105     6.967 f  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_u35_sr_special_2964/Y[5]_INST_0_i_2/O
                         net (fo=9, routed)           0.850     7.817    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_u35_sr_special_2964/Y[5]_INST_0_i_2_n_0
    SLICE_X47Y23         LUT6 (Prop_lut6_I0_O)        0.105     7.922 r  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_u35_sr_special_2964/Y[4]_INST_0_i_1/O
                         net (fo=1, routed)           0.451     8.372    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_u35_sr_special_2964/Y[4]_INST_0_i_1_n_0
    SLICE_X47Y24         LUT5 (Prop_lut5_I0_O)        0.105     8.477 r  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_u35_sr_special_2964/Y[4]_INST_0/O
                         net (fo=2, routed)           0.257     8.735    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/Y[4]
    SLICE_X44Y24         LUT6 (Prop_lut6_I5_O)        0.105     8.840 r  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_adder_35_with_carry_3000_i_31/O
                         net (fo=3, routed)           0.660     9.500    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_adder_35_with_carry_3000/A[4]
    SLICE_X43Y24         LUT4 (Prop_lut4_I0_O)        0.105     9.605 r  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_adder_35_with_carry_3000/SUM[3]_INST_0_i_6/O
                         net (fo=1, routed)           0.000     9.605    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_adder_35_with_carry_3000/SUM[3]_INST_0_i_6_n_0
    SLICE_X43Y24         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.332     9.937 r  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_adder_35_with_carry_3000/SUM[3]_INST_0/CO[3]
                         net (fo=1, routed)           0.008     9.945    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_adder_35_with_carry_3000/SUM[3]_INST_0_n_0
    SLICE_X43Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    10.043 r  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_adder_35_with_carry_3000/SUM[7]_INST_0/CO[3]
                         net (fo=1, routed)           0.000    10.043    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_adder_35_with_carry_3000/SUM[7]_INST_0_n_0
    SLICE_X43Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    10.141 r  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_adder_35_with_carry_3000/SUM[11]_INST_0/CO[3]
                         net (fo=1, routed)           0.000    10.141    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_adder_35_with_carry_3000/SUM[11]_INST_0_n_0
    SLICE_X43Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    10.239 r  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_adder_35_with_carry_3000/SUM[15]_INST_0/CO[3]
                         net (fo=1, routed)           0.000    10.239    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_adder_35_with_carry_3000/SUM[15]_INST_0_n_0
    SLICE_X43Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    10.337 r  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_adder_35_with_carry_3000/SUM[19]_INST_0/CO[3]
                         net (fo=1, routed)           0.000    10.337    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_adder_35_with_carry_3000/SUM[19]_INST_0_n_0
    SLICE_X43Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    10.435 r  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_adder_35_with_carry_3000/SUM[23]_INST_0/CO[3]
                         net (fo=1, routed)           0.000    10.435    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_adder_35_with_carry_3000/SUM[23]_INST_0_n_0
    SLICE_X43Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    10.533 r  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_adder_35_with_carry_3000/SUM[27]_INST_0/CO[3]
                         net (fo=1, routed)           0.000    10.533    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_adder_35_with_carry_3000/SUM[27]_INST_0_n_0
    SLICE_X43Y31         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.260    10.793 r  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_adder_35_with_carry_3000/SUM[31]_INST_0/O[3]
                         net (fo=37, routed)          0.375    11.167    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/mantissa_added_35_3259_in[34]
    SLICE_X42Y30         LUT5 (Prop_lut5_I1_O)        0.257    11.424 f  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_i35_sll_3024_i_28/O
                         net (fo=6, routed)           0.714    12.138    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_find_leftmost_35_3020/data_path.volatile_operator_find_left_32_2566/data_path.volatile_operator_find_left_16_2522/data_path.volatile_operator_find_left_8_2490/data_path.volatile_operator_find_left_4_856/fp_4[1]
    SLICE_X40Y29         LUT4 (Prop_lut4_I3_O)        0.105    12.243 f  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_find_leftmost_35_3020/data_path.volatile_operator_find_left_32_2566/data_path.volatile_operator_find_left_16_2522/data_path.volatile_operator_find_left_8_2490/data_path.volatile_operator_find_left_4_856/found[0]_INST_0/O
                         net (fo=4, routed)           0.489    12.732    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_find_leftmost_35_3020/data_path.volatile_operator_find_left_32_2566/data_path.volatile_operator_find_left_16_2522/data_path.volatile_operator_find_left_8_2490/position[2]
    SLICE_X39Y28         LUT2 (Prop_lut2_I0_O)        0.105    12.837 f  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_find_leftmost_35_3020/data_path.volatile_operator_find_left_32_2566/data_path.volatile_operator_find_left_16_2522/data_path.volatile_operator_find_left_8_2490/found[0]_INST_0/O
                         net (fo=4, routed)           0.598    13.435    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_find_leftmost_35_3020/data_path.volatile_operator_find_left_32_2566/data_path.volatile_operator_find_left_16_2522/found_lower_2876
    SLICE_X37Y29         LUT2 (Prop_lut2_I1_O)        0.105    13.540 f  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_find_leftmost_35_3020/data_path.volatile_operator_find_left_32_2566/data_path.volatile_operator_find_left_16_2522/found[0]_INST_0/O
                         net (fo=5, routed)           0.387    13.927    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_find_leftmost_35_3020/data_path.volatile_operator_find_left_32_2566/found_lower_2915
    SLICE_X31Y30         LUT2 (Prop_lut2_I1_O)        0.105    14.032 f  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_find_leftmost_35_3020/data_path.volatile_operator_find_left_32_2566/found[0]_INST_0/O
                         net (fo=6, routed)           0.661    14.692    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_find_leftmost_35_3020/found_lower_2975
    SLICE_X35Y29         LUT4 (Prop_lut4_I1_O)        0.124    14.816 f  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_find_leftmost_35_3020/position[3]_INST_0/O
                         net (fo=8, routed)           0.623    15.439    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/position[3]
    SLICE_X36Y30         LUT5 (Prop_lut5_I0_O)        0.267    15.706 r  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.extn_result_rptr_i_63/O
                         net (fo=2, routed)           0.321    16.027    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.extn_result_rptr_i_63_n_0
    SLICE_X37Y31         LUT5 (Prop_lut5_I0_O)        0.105    16.132 r  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.extn_result_rptr_i_67/O
                         net (fo=1, routed)           0.000    16.132    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.extn_result_rptr_i_67_n_0
    SLICE_X37Y31         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.440    16.572 f  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.extn_result_rptr_i_55/CO[3]
                         net (fo=1, routed)           0.000    16.572    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.extn_result_rptr_i_55_n_0
    SLICE_X37Y32         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.132    16.704 r  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.extn_result_rptr_i_54/CO[1]
                         net (fo=12, routed)          0.556    17.260    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.extn_result_rptr_i_54_n_2
    SLICE_X35Y33         LUT2 (Prop_lut2_I0_O)        0.275    17.535 r  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.needs_norm_rptr_i_8/O
                         net (fo=1, routed)           0.000    17.535    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.needs_norm_rptr_i_8_n_0
    SLICE_X35Y33         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457    17.992 r  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.needs_norm_rptr_i_3/CO[3]
                         net (fo=3, routed)           0.539    18.530    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/result25_in
    SLICE_X33Y34         LUT6 (Prop_lut6_I4_O)        0.105    18.635 r  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.needs_norm_rptr_i_2/O
                         net (fo=46, routed)          0.727    19.362    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.needs_norm_rptr_i_2_n_0
    SLICE_X36Y33         LUT5 (Prop_lut5_I0_O)        0.105    19.467 r  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.extn_result_rptr_i_16/O
                         net (fo=1, routed)           0.000    19.467    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.extn_result_rptr/data_in[63]
    SLICE_X36Y33         FDRE                                         r  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.extn_result_rptr/genSR[1].data_regs_reg[1][63]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    N13                                               0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    U_clk_wiz_0/inst/clk_in1
    N13                  IBUF (Prop_ibuf_I_O)         1.392    21.392 r  U_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004    22.396    U_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.093    16.302 r  U_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.374    17.676    U_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    17.753 r  U_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=19456, routed)       1.402    19.155    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.extn_result_rptr/clk
    SLICE_X36Y33         FDRE                                         r  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.extn_result_rptr/genSR[1].data_regs_reg[1][63]/C
                         clock pessimism              0.408    19.563    
                         clock uncertainty           -0.082    19.481    
    SLICE_X36Y33         FDRE (Setup_fdre_C_D)        0.030    19.511    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.extn_result_rptr/genSR[1].data_regs_reg[1][63]
  -------------------------------------------------------------------
                         required time                         19.511    
                         arrival time                         -19.467    
  -------------------------------------------------------------------
                         slack                                  0.044    

Slack (MET) :             0.044ns  (required time - arrival time)
  Source:                 U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/in_buffer/NotRevisedCase.ShallowCase.ulReg/noBypass.read_data_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.extn_result_rptr/genSR[1].data_regs_reg[1][63]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0_1 rise@20.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        19.869ns  (logic 6.644ns (33.440%)  route 13.225ns (66.560%))
  Logic Levels:           37  (CARRY4=12 LUT2=6 LUT3=1 LUT4=6 LUT5=6 LUT6=5 MUXF7=1)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.845ns = ( 19.155 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.401ns
    Clock Pessimism Removal (CPR):    0.408ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    N13                                               0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    U_clk_wiz_0/inst/clk_in1
    N13                  IBUF (Prop_ibuf_I_O)         1.458     1.458 r  U_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.065     2.524    U_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.957    -3.434 r  U_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.441    -1.993    U_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081    -1.912 r  U_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=19456, routed)       1.511    -0.401    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/in_buffer/NotRevisedCase.ShallowCase.ulReg/clk
    SLICE_X33Y26         FDRE                                         r  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/in_buffer/NotRevisedCase.ShallowCase.ulReg/noBypass.read_data_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y26         FDRE (Prop_fdre_C_Q)         0.348    -0.053 r  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/in_buffer/NotRevisedCase.ShallowCase.ulReg/noBypass.read_data_reg[8]/Q
                         net (fo=5, routed)           0.847     0.794    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.volatile_operator_classFp32_3264/a[8]
    SLICE_X32Y24         LUT6 (Prop_lut6_I1_O)        0.242     1.036 f  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.volatile_operator_classFp32_3264/data_path.volatile_operator_classFpBase_661_i_8/O
                         net (fo=1, routed)           0.536     1.572    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.volatile_operator_classFp32_3264/data_path.volatile_operator_classFpBase_661_i_8_n_0
    SLICE_X32Y25         LUT4 (Prop_lut4_I2_O)        0.105     1.677 f  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.volatile_operator_classFp32_3264/data_path.volatile_operator_classFpBase_661_i_3/O
                         net (fo=8, routed)           0.395     2.072    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.volatile_operator_classFp32_3264/data_path.volatile_operator_classFpBase_661/mant_a_zero[0]
    SLICE_X35Y24         LUT3 (Prop_lut3_I0_O)        0.105     2.177 r  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.volatile_operator_classFp32_3264/data_path.volatile_operator_classFpBase_661/pos_denormal[0]_INST_0/O
                         net (fo=8, routed)           0.360     2.537    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_classify_utility_2945/f1_s_class[7]
    SLICE_X37Y24         LUT2 (Prop_lut2_I0_O)        0.105     2.642 r  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_classify_utility_2945/f1_denormal[0]_INST_0/O
                         net (fo=26, routed)          0.594     3.236    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_expDiffSingle_2951/f1_denormal[0]
    SLICE_X37Y25         LUT5 (Prop_lut5_I0_O)        0.105     3.341 f  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_expDiffSingle_2951/exp_ab_s[3]_INST_0_i_4/O
                         net (fo=1, routed)           0.336     3.677    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_expDiffSingle_2951/exp_ab_s[3]_INST_0_i_4_n_0
    SLICE_X39Y26         LUT6 (Prop_lut6_I5_O)        0.105     3.782 f  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_expDiffSingle_2951/exp_ab_s[3]_INST_0_i_1/O
                         net (fo=1, routed)           0.000     3.782    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_expDiffSingle_2951/exp_ab_s[3]_INST_0_i_1_n_0
    SLICE_X39Y26         MUXF7 (Prop_muxf7_I0_O)      0.178     3.960 f  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_expDiffSingle_2951/exp_ab_s[3]_INST_0/O
                         net (fo=3, routed)           0.729     4.689    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/exp_ab_3090_in[3]
    SLICE_X39Y23         LUT2 (Prop_lut2_I0_O)        0.252     4.941 r  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_u35_sr_special_2964_i_37/O
                         net (fo=1, routed)           0.000     4.941    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_u35_sr_special_2964_i_37_n_0
    SLICE_X39Y23         CARRY4 (Prop_carry4_S[0]_CO[2])
                                                      0.446     5.387 f  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_u35_sr_special_2964_i_31/CO[2]
                         net (fo=6, routed)           0.384     5.770    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/MUX_3137_wire_in1
    SLICE_X39Y24         LUT4 (Prop_lut4_I0_O)        0.261     6.031 r  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_u35_sr_special_2964_i_26/O
                         net (fo=55, routed)          0.830     6.862    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_u35_sr_special_2964/S[4]
    SLICE_X41Y23         LUT4 (Prop_lut4_I0_O)        0.105     6.967 f  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_u35_sr_special_2964/Y[5]_INST_0_i_2/O
                         net (fo=9, routed)           0.850     7.817    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_u35_sr_special_2964/Y[5]_INST_0_i_2_n_0
    SLICE_X47Y23         LUT6 (Prop_lut6_I0_O)        0.105     7.922 r  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_u35_sr_special_2964/Y[4]_INST_0_i_1/O
                         net (fo=1, routed)           0.451     8.372    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_u35_sr_special_2964/Y[4]_INST_0_i_1_n_0
    SLICE_X47Y24         LUT5 (Prop_lut5_I0_O)        0.105     8.477 r  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_u35_sr_special_2964/Y[4]_INST_0/O
                         net (fo=2, routed)           0.257     8.735    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/Y[4]
    SLICE_X44Y24         LUT6 (Prop_lut6_I5_O)        0.105     8.840 r  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_adder_35_with_carry_3000_i_31/O
                         net (fo=3, routed)           0.660     9.500    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_adder_35_with_carry_3000/A[4]
    SLICE_X43Y24         LUT4 (Prop_lut4_I0_O)        0.105     9.605 r  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_adder_35_with_carry_3000/SUM[3]_INST_0_i_6/O
                         net (fo=1, routed)           0.000     9.605    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_adder_35_with_carry_3000/SUM[3]_INST_0_i_6_n_0
    SLICE_X43Y24         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.332     9.937 r  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_adder_35_with_carry_3000/SUM[3]_INST_0/CO[3]
                         net (fo=1, routed)           0.008     9.945    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_adder_35_with_carry_3000/SUM[3]_INST_0_n_0
    SLICE_X43Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    10.043 r  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_adder_35_with_carry_3000/SUM[7]_INST_0/CO[3]
                         net (fo=1, routed)           0.000    10.043    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_adder_35_with_carry_3000/SUM[7]_INST_0_n_0
    SLICE_X43Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    10.141 r  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_adder_35_with_carry_3000/SUM[11]_INST_0/CO[3]
                         net (fo=1, routed)           0.000    10.141    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_adder_35_with_carry_3000/SUM[11]_INST_0_n_0
    SLICE_X43Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    10.239 r  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_adder_35_with_carry_3000/SUM[15]_INST_0/CO[3]
                         net (fo=1, routed)           0.000    10.239    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_adder_35_with_carry_3000/SUM[15]_INST_0_n_0
    SLICE_X43Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    10.337 r  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_adder_35_with_carry_3000/SUM[19]_INST_0/CO[3]
                         net (fo=1, routed)           0.000    10.337    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_adder_35_with_carry_3000/SUM[19]_INST_0_n_0
    SLICE_X43Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    10.435 r  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_adder_35_with_carry_3000/SUM[23]_INST_0/CO[3]
                         net (fo=1, routed)           0.000    10.435    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_adder_35_with_carry_3000/SUM[23]_INST_0_n_0
    SLICE_X43Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    10.533 r  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_adder_35_with_carry_3000/SUM[27]_INST_0/CO[3]
                         net (fo=1, routed)           0.000    10.533    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_adder_35_with_carry_3000/SUM[27]_INST_0_n_0
    SLICE_X43Y31         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.260    10.793 r  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_adder_35_with_carry_3000/SUM[31]_INST_0/O[3]
                         net (fo=37, routed)          0.375    11.167    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/mantissa_added_35_3259_in[34]
    SLICE_X42Y30         LUT5 (Prop_lut5_I1_O)        0.257    11.424 r  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_i35_sll_3024_i_28/O
                         net (fo=6, routed)           0.714    12.138    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_find_leftmost_35_3020/data_path.volatile_operator_find_left_32_2566/data_path.volatile_operator_find_left_16_2522/data_path.volatile_operator_find_left_8_2490/data_path.volatile_operator_find_left_4_856/fp_4[1]
    SLICE_X40Y29         LUT4 (Prop_lut4_I3_O)        0.105    12.243 r  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_find_leftmost_35_3020/data_path.volatile_operator_find_left_32_2566/data_path.volatile_operator_find_left_16_2522/data_path.volatile_operator_find_left_8_2490/data_path.volatile_operator_find_left_4_856/found[0]_INST_0/O
                         net (fo=4, routed)           0.489    12.732    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_find_leftmost_35_3020/data_path.volatile_operator_find_left_32_2566/data_path.volatile_operator_find_left_16_2522/data_path.volatile_operator_find_left_8_2490/position[2]
    SLICE_X39Y28         LUT2 (Prop_lut2_I0_O)        0.105    12.837 r  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_find_leftmost_35_3020/data_path.volatile_operator_find_left_32_2566/data_path.volatile_operator_find_left_16_2522/data_path.volatile_operator_find_left_8_2490/found[0]_INST_0/O
                         net (fo=4, routed)           0.598    13.435    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_find_leftmost_35_3020/data_path.volatile_operator_find_left_32_2566/data_path.volatile_operator_find_left_16_2522/found_lower_2876
    SLICE_X37Y29         LUT2 (Prop_lut2_I1_O)        0.105    13.540 r  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_find_leftmost_35_3020/data_path.volatile_operator_find_left_32_2566/data_path.volatile_operator_find_left_16_2522/found[0]_INST_0/O
                         net (fo=5, routed)           0.387    13.927    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_find_leftmost_35_3020/data_path.volatile_operator_find_left_32_2566/found_lower_2915
    SLICE_X31Y30         LUT2 (Prop_lut2_I1_O)        0.105    14.032 r  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_find_leftmost_35_3020/data_path.volatile_operator_find_left_32_2566/found[0]_INST_0/O
                         net (fo=6, routed)           0.661    14.692    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_find_leftmost_35_3020/found_lower_2975
    SLICE_X35Y29         LUT4 (Prop_lut4_I1_O)        0.124    14.816 r  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_find_leftmost_35_3020/position[3]_INST_0/O
                         net (fo=8, routed)           0.623    15.439    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/position[3]
    SLICE_X36Y30         LUT5 (Prop_lut5_I0_O)        0.267    15.706 r  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.extn_result_rptr_i_63/O
                         net (fo=2, routed)           0.321    16.027    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.extn_result_rptr_i_63_n_0
    SLICE_X37Y31         LUT5 (Prop_lut5_I0_O)        0.105    16.132 f  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.extn_result_rptr_i_67/O
                         net (fo=1, routed)           0.000    16.132    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.extn_result_rptr_i_67_n_0
    SLICE_X37Y31         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.440    16.572 f  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.extn_result_rptr_i_55/CO[3]
                         net (fo=1, routed)           0.000    16.572    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.extn_result_rptr_i_55_n_0
    SLICE_X37Y32         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.132    16.704 r  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.extn_result_rptr_i_54/CO[1]
                         net (fo=12, routed)          0.556    17.260    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.extn_result_rptr_i_54_n_2
    SLICE_X35Y33         LUT2 (Prop_lut2_I0_O)        0.275    17.535 r  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.needs_norm_rptr_i_8/O
                         net (fo=1, routed)           0.000    17.535    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.needs_norm_rptr_i_8_n_0
    SLICE_X35Y33         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457    17.992 r  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.needs_norm_rptr_i_3/CO[3]
                         net (fo=3, routed)           0.539    18.530    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/result25_in
    SLICE_X33Y34         LUT6 (Prop_lut6_I4_O)        0.105    18.635 r  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.needs_norm_rptr_i_2/O
                         net (fo=46, routed)          0.727    19.362    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.needs_norm_rptr_i_2_n_0
    SLICE_X36Y33         LUT5 (Prop_lut5_I0_O)        0.105    19.467 r  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.extn_result_rptr_i_16/O
                         net (fo=1, routed)           0.000    19.467    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.extn_result_rptr/data_in[63]
    SLICE_X36Y33         FDRE                                         r  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.extn_result_rptr/genSR[1].data_regs_reg[1][63]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    N13                                               0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    U_clk_wiz_0/inst/clk_in1
    N13                  IBUF (Prop_ibuf_I_O)         1.392    21.392 r  U_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004    22.396    U_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.093    16.302 r  U_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.374    17.676    U_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    17.753 r  U_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=19456, routed)       1.402    19.155    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.extn_result_rptr/clk
    SLICE_X36Y33         FDRE                                         r  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.extn_result_rptr/genSR[1].data_regs_reg[1][63]/C
                         clock pessimism              0.408    19.563    
                         clock uncertainty           -0.082    19.481    
    SLICE_X36Y33         FDRE (Setup_fdre_C_D)        0.030    19.511    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.extn_result_rptr/genSR[1].data_regs_reg[1][63]
  -------------------------------------------------------------------
                         required time                         19.511    
                         arrival time                         -19.467    
  -------------------------------------------------------------------
                         slack                                  0.044    

Slack (MET) :             0.044ns  (required time - arrival time)
  Source:                 U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/in_buffer/NotRevisedCase.ShallowCase.ulReg/noBypass.read_data_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.extn_result_rptr/genSR[1].data_regs_reg[1][63]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0_1 rise@20.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        19.869ns  (logic 6.644ns (33.440%)  route 13.225ns (66.560%))
  Logic Levels:           37  (CARRY4=12 LUT2=6 LUT3=1 LUT4=6 LUT5=6 LUT6=5 MUXF7=1)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.845ns = ( 19.155 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.401ns
    Clock Pessimism Removal (CPR):    0.408ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    N13                                               0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    U_clk_wiz_0/inst/clk_in1
    N13                  IBUF (Prop_ibuf_I_O)         1.458     1.458 r  U_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.065     2.524    U_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.957    -3.434 r  U_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.441    -1.993    U_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081    -1.912 r  U_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=19456, routed)       1.511    -0.401    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/in_buffer/NotRevisedCase.ShallowCase.ulReg/clk
    SLICE_X33Y26         FDRE                                         r  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/in_buffer/NotRevisedCase.ShallowCase.ulReg/noBypass.read_data_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y26         FDRE (Prop_fdre_C_Q)         0.348    -0.053 r  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/in_buffer/NotRevisedCase.ShallowCase.ulReg/noBypass.read_data_reg[8]/Q
                         net (fo=5, routed)           0.847     0.794    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.volatile_operator_classFp32_3264/a[8]
    SLICE_X32Y24         LUT6 (Prop_lut6_I1_O)        0.242     1.036 f  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.volatile_operator_classFp32_3264/data_path.volatile_operator_classFpBase_661_i_8/O
                         net (fo=1, routed)           0.536     1.572    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.volatile_operator_classFp32_3264/data_path.volatile_operator_classFpBase_661_i_8_n_0
    SLICE_X32Y25         LUT4 (Prop_lut4_I2_O)        0.105     1.677 f  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.volatile_operator_classFp32_3264/data_path.volatile_operator_classFpBase_661_i_3/O
                         net (fo=8, routed)           0.395     2.072    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.volatile_operator_classFp32_3264/data_path.volatile_operator_classFpBase_661/mant_a_zero[0]
    SLICE_X35Y24         LUT3 (Prop_lut3_I0_O)        0.105     2.177 r  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.volatile_operator_classFp32_3264/data_path.volatile_operator_classFpBase_661/pos_denormal[0]_INST_0/O
                         net (fo=8, routed)           0.360     2.537    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_classify_utility_2945/f1_s_class[7]
    SLICE_X37Y24         LUT2 (Prop_lut2_I0_O)        0.105     2.642 r  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_classify_utility_2945/f1_denormal[0]_INST_0/O
                         net (fo=26, routed)          0.594     3.236    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_expDiffSingle_2951/f1_denormal[0]
    SLICE_X37Y25         LUT5 (Prop_lut5_I0_O)        0.105     3.341 f  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_expDiffSingle_2951/exp_ab_s[3]_INST_0_i_4/O
                         net (fo=1, routed)           0.336     3.677    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_expDiffSingle_2951/exp_ab_s[3]_INST_0_i_4_n_0
    SLICE_X39Y26         LUT6 (Prop_lut6_I5_O)        0.105     3.782 f  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_expDiffSingle_2951/exp_ab_s[3]_INST_0_i_1/O
                         net (fo=1, routed)           0.000     3.782    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_expDiffSingle_2951/exp_ab_s[3]_INST_0_i_1_n_0
    SLICE_X39Y26         MUXF7 (Prop_muxf7_I0_O)      0.178     3.960 f  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_expDiffSingle_2951/exp_ab_s[3]_INST_0/O
                         net (fo=3, routed)           0.729     4.689    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/exp_ab_3090_in[3]
    SLICE_X39Y23         LUT2 (Prop_lut2_I0_O)        0.252     4.941 r  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_u35_sr_special_2964_i_37/O
                         net (fo=1, routed)           0.000     4.941    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_u35_sr_special_2964_i_37_n_0
    SLICE_X39Y23         CARRY4 (Prop_carry4_S[0]_CO[2])
                                                      0.446     5.387 f  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_u35_sr_special_2964_i_31/CO[2]
                         net (fo=6, routed)           0.384     5.770    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/MUX_3137_wire_in1
    SLICE_X39Y24         LUT4 (Prop_lut4_I0_O)        0.261     6.031 r  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_u35_sr_special_2964_i_26/O
                         net (fo=55, routed)          0.830     6.862    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_u35_sr_special_2964/S[4]
    SLICE_X41Y23         LUT4 (Prop_lut4_I0_O)        0.105     6.967 f  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_u35_sr_special_2964/Y[5]_INST_0_i_2/O
                         net (fo=9, routed)           0.850     7.817    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_u35_sr_special_2964/Y[5]_INST_0_i_2_n_0
    SLICE_X47Y23         LUT6 (Prop_lut6_I0_O)        0.105     7.922 r  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_u35_sr_special_2964/Y[4]_INST_0_i_1/O
                         net (fo=1, routed)           0.451     8.372    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_u35_sr_special_2964/Y[4]_INST_0_i_1_n_0
    SLICE_X47Y24         LUT5 (Prop_lut5_I0_O)        0.105     8.477 r  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_u35_sr_special_2964/Y[4]_INST_0/O
                         net (fo=2, routed)           0.257     8.735    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/Y[4]
    SLICE_X44Y24         LUT6 (Prop_lut6_I5_O)        0.105     8.840 r  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_adder_35_with_carry_3000_i_31/O
                         net (fo=3, routed)           0.660     9.500    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_adder_35_with_carry_3000/A[4]
    SLICE_X43Y24         LUT4 (Prop_lut4_I0_O)        0.105     9.605 r  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_adder_35_with_carry_3000/SUM[3]_INST_0_i_6/O
                         net (fo=1, routed)           0.000     9.605    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_adder_35_with_carry_3000/SUM[3]_INST_0_i_6_n_0
    SLICE_X43Y24         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.332     9.937 r  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_adder_35_with_carry_3000/SUM[3]_INST_0/CO[3]
                         net (fo=1, routed)           0.008     9.945    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_adder_35_with_carry_3000/SUM[3]_INST_0_n_0
    SLICE_X43Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    10.043 r  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_adder_35_with_carry_3000/SUM[7]_INST_0/CO[3]
                         net (fo=1, routed)           0.000    10.043    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_adder_35_with_carry_3000/SUM[7]_INST_0_n_0
    SLICE_X43Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    10.141 r  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_adder_35_with_carry_3000/SUM[11]_INST_0/CO[3]
                         net (fo=1, routed)           0.000    10.141    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_adder_35_with_carry_3000/SUM[11]_INST_0_n_0
    SLICE_X43Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    10.239 r  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_adder_35_with_carry_3000/SUM[15]_INST_0/CO[3]
                         net (fo=1, routed)           0.000    10.239    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_adder_35_with_carry_3000/SUM[15]_INST_0_n_0
    SLICE_X43Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    10.337 r  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_adder_35_with_carry_3000/SUM[19]_INST_0/CO[3]
                         net (fo=1, routed)           0.000    10.337    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_adder_35_with_carry_3000/SUM[19]_INST_0_n_0
    SLICE_X43Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    10.435 r  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_adder_35_with_carry_3000/SUM[23]_INST_0/CO[3]
                         net (fo=1, routed)           0.000    10.435    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_adder_35_with_carry_3000/SUM[23]_INST_0_n_0
    SLICE_X43Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    10.533 r  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_adder_35_with_carry_3000/SUM[27]_INST_0/CO[3]
                         net (fo=1, routed)           0.000    10.533    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_adder_35_with_carry_3000/SUM[27]_INST_0_n_0
    SLICE_X43Y31         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.260    10.793 r  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_adder_35_with_carry_3000/SUM[31]_INST_0/O[3]
                         net (fo=37, routed)          0.375    11.167    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/mantissa_added_35_3259_in[34]
    SLICE_X42Y30         LUT5 (Prop_lut5_I1_O)        0.257    11.424 f  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_i35_sll_3024_i_28/O
                         net (fo=6, routed)           0.714    12.138    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_find_leftmost_35_3020/data_path.volatile_operator_find_left_32_2566/data_path.volatile_operator_find_left_16_2522/data_path.volatile_operator_find_left_8_2490/data_path.volatile_operator_find_left_4_856/fp_4[1]
    SLICE_X40Y29         LUT4 (Prop_lut4_I3_O)        0.105    12.243 f  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_find_leftmost_35_3020/data_path.volatile_operator_find_left_32_2566/data_path.volatile_operator_find_left_16_2522/data_path.volatile_operator_find_left_8_2490/data_path.volatile_operator_find_left_4_856/found[0]_INST_0/O
                         net (fo=4, routed)           0.489    12.732    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_find_leftmost_35_3020/data_path.volatile_operator_find_left_32_2566/data_path.volatile_operator_find_left_16_2522/data_path.volatile_operator_find_left_8_2490/position[2]
    SLICE_X39Y28         LUT2 (Prop_lut2_I0_O)        0.105    12.837 f  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_find_leftmost_35_3020/data_path.volatile_operator_find_left_32_2566/data_path.volatile_operator_find_left_16_2522/data_path.volatile_operator_find_left_8_2490/found[0]_INST_0/O
                         net (fo=4, routed)           0.598    13.435    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_find_leftmost_35_3020/data_path.volatile_operator_find_left_32_2566/data_path.volatile_operator_find_left_16_2522/found_lower_2876
    SLICE_X37Y29         LUT2 (Prop_lut2_I1_O)        0.105    13.540 f  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_find_leftmost_35_3020/data_path.volatile_operator_find_left_32_2566/data_path.volatile_operator_find_left_16_2522/found[0]_INST_0/O
                         net (fo=5, routed)           0.387    13.927    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_find_leftmost_35_3020/data_path.volatile_operator_find_left_32_2566/found_lower_2915
    SLICE_X31Y30         LUT2 (Prop_lut2_I1_O)        0.105    14.032 f  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_find_leftmost_35_3020/data_path.volatile_operator_find_left_32_2566/found[0]_INST_0/O
                         net (fo=6, routed)           0.661    14.692    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_find_leftmost_35_3020/found_lower_2975
    SLICE_X35Y29         LUT4 (Prop_lut4_I1_O)        0.124    14.816 f  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_find_leftmost_35_3020/position[3]_INST_0/O
                         net (fo=8, routed)           0.623    15.439    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/position[3]
    SLICE_X36Y30         LUT5 (Prop_lut5_I0_O)        0.267    15.706 r  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.extn_result_rptr_i_63/O
                         net (fo=2, routed)           0.321    16.027    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.extn_result_rptr_i_63_n_0
    SLICE_X37Y31         LUT5 (Prop_lut5_I0_O)        0.105    16.132 f  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.extn_result_rptr_i_67/O
                         net (fo=1, routed)           0.000    16.132    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.extn_result_rptr_i_67_n_0
    SLICE_X37Y31         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.440    16.572 f  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.extn_result_rptr_i_55/CO[3]
                         net (fo=1, routed)           0.000    16.572    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.extn_result_rptr_i_55_n_0
    SLICE_X37Y32         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.132    16.704 r  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.extn_result_rptr_i_54/CO[1]
                         net (fo=12, routed)          0.556    17.260    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.extn_result_rptr_i_54_n_2
    SLICE_X35Y33         LUT2 (Prop_lut2_I0_O)        0.275    17.535 r  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.needs_norm_rptr_i_8/O
                         net (fo=1, routed)           0.000    17.535    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.needs_norm_rptr_i_8_n_0
    SLICE_X35Y33         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457    17.992 r  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.needs_norm_rptr_i_3/CO[3]
                         net (fo=3, routed)           0.539    18.530    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/result25_in
    SLICE_X33Y34         LUT6 (Prop_lut6_I4_O)        0.105    18.635 r  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.needs_norm_rptr_i_2/O
                         net (fo=46, routed)          0.727    19.362    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.needs_norm_rptr_i_2_n_0
    SLICE_X36Y33         LUT5 (Prop_lut5_I0_O)        0.105    19.467 r  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.extn_result_rptr_i_16/O
                         net (fo=1, routed)           0.000    19.467    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.extn_result_rptr/data_in[63]
    SLICE_X36Y33         FDRE                                         r  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.extn_result_rptr/genSR[1].data_regs_reg[1][63]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    N13                                               0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    U_clk_wiz_0/inst/clk_in1
    N13                  IBUF (Prop_ibuf_I_O)         1.392    21.392 r  U_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004    22.396    U_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.093    16.302 r  U_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.374    17.676    U_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    17.753 r  U_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=19456, routed)       1.402    19.155    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.extn_result_rptr/clk
    SLICE_X36Y33         FDRE                                         r  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.extn_result_rptr/genSR[1].data_regs_reg[1][63]/C
                         clock pessimism              0.408    19.563    
                         clock uncertainty           -0.082    19.481    
    SLICE_X36Y33         FDRE (Setup_fdre_C_D)        0.030    19.511    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.extn_result_rptr/genSR[1].data_regs_reg[1][63]
  -------------------------------------------------------------------
                         required time                         19.511    
                         arrival time                         -19.467    
  -------------------------------------------------------------------
                         slack                                  0.044    

Slack (MET) :             0.044ns  (required time - arrival time)
  Source:                 U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/in_buffer/NotRevisedCase.ShallowCase.ulReg/noBypass.read_data_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.extn_result_rptr/genSR[1].data_regs_reg[1][63]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0_1 rise@20.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        19.869ns  (logic 6.644ns (33.440%)  route 13.225ns (66.560%))
  Logic Levels:           37  (CARRY4=12 LUT2=6 LUT3=1 LUT4=6 LUT5=6 LUT6=5 MUXF7=1)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.845ns = ( 19.155 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.401ns
    Clock Pessimism Removal (CPR):    0.408ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    N13                                               0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    U_clk_wiz_0/inst/clk_in1
    N13                  IBUF (Prop_ibuf_I_O)         1.458     1.458 r  U_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.065     2.524    U_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.957    -3.434 r  U_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.441    -1.993    U_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081    -1.912 r  U_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=19456, routed)       1.511    -0.401    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/in_buffer/NotRevisedCase.ShallowCase.ulReg/clk
    SLICE_X33Y26         FDRE                                         r  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/in_buffer/NotRevisedCase.ShallowCase.ulReg/noBypass.read_data_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y26         FDRE (Prop_fdre_C_Q)         0.348    -0.053 r  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/in_buffer/NotRevisedCase.ShallowCase.ulReg/noBypass.read_data_reg[8]/Q
                         net (fo=5, routed)           0.847     0.794    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.volatile_operator_classFp32_3264/a[8]
    SLICE_X32Y24         LUT6 (Prop_lut6_I1_O)        0.242     1.036 f  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.volatile_operator_classFp32_3264/data_path.volatile_operator_classFpBase_661_i_8/O
                         net (fo=1, routed)           0.536     1.572    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.volatile_operator_classFp32_3264/data_path.volatile_operator_classFpBase_661_i_8_n_0
    SLICE_X32Y25         LUT4 (Prop_lut4_I2_O)        0.105     1.677 f  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.volatile_operator_classFp32_3264/data_path.volatile_operator_classFpBase_661_i_3/O
                         net (fo=8, routed)           0.395     2.072    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.volatile_operator_classFp32_3264/data_path.volatile_operator_classFpBase_661/mant_a_zero[0]
    SLICE_X35Y24         LUT3 (Prop_lut3_I0_O)        0.105     2.177 r  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.volatile_operator_classFp32_3264/data_path.volatile_operator_classFpBase_661/pos_denormal[0]_INST_0/O
                         net (fo=8, routed)           0.360     2.537    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_classify_utility_2945/f1_s_class[7]
    SLICE_X37Y24         LUT2 (Prop_lut2_I0_O)        0.105     2.642 r  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_classify_utility_2945/f1_denormal[0]_INST_0/O
                         net (fo=26, routed)          0.594     3.236    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_expDiffSingle_2951/f1_denormal[0]
    SLICE_X37Y25         LUT5 (Prop_lut5_I0_O)        0.105     3.341 f  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_expDiffSingle_2951/exp_ab_s[3]_INST_0_i_4/O
                         net (fo=1, routed)           0.336     3.677    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_expDiffSingle_2951/exp_ab_s[3]_INST_0_i_4_n_0
    SLICE_X39Y26         LUT6 (Prop_lut6_I5_O)        0.105     3.782 f  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_expDiffSingle_2951/exp_ab_s[3]_INST_0_i_1/O
                         net (fo=1, routed)           0.000     3.782    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_expDiffSingle_2951/exp_ab_s[3]_INST_0_i_1_n_0
    SLICE_X39Y26         MUXF7 (Prop_muxf7_I0_O)      0.178     3.960 f  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_expDiffSingle_2951/exp_ab_s[3]_INST_0/O
                         net (fo=3, routed)           0.729     4.689    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/exp_ab_3090_in[3]
    SLICE_X39Y23         LUT2 (Prop_lut2_I0_O)        0.252     4.941 r  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_u35_sr_special_2964_i_37/O
                         net (fo=1, routed)           0.000     4.941    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_u35_sr_special_2964_i_37_n_0
    SLICE_X39Y23         CARRY4 (Prop_carry4_S[0]_CO[2])
                                                      0.446     5.387 f  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_u35_sr_special_2964_i_31/CO[2]
                         net (fo=6, routed)           0.384     5.770    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/MUX_3137_wire_in1
    SLICE_X39Y24         LUT4 (Prop_lut4_I0_O)        0.261     6.031 r  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_u35_sr_special_2964_i_26/O
                         net (fo=55, routed)          0.830     6.862    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_u35_sr_special_2964/S[4]
    SLICE_X41Y23         LUT4 (Prop_lut4_I0_O)        0.105     6.967 f  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_u35_sr_special_2964/Y[5]_INST_0_i_2/O
                         net (fo=9, routed)           0.850     7.817    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_u35_sr_special_2964/Y[5]_INST_0_i_2_n_0
    SLICE_X47Y23         LUT6 (Prop_lut6_I0_O)        0.105     7.922 r  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_u35_sr_special_2964/Y[4]_INST_0_i_1/O
                         net (fo=1, routed)           0.451     8.372    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_u35_sr_special_2964/Y[4]_INST_0_i_1_n_0
    SLICE_X47Y24         LUT5 (Prop_lut5_I0_O)        0.105     8.477 r  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_u35_sr_special_2964/Y[4]_INST_0/O
                         net (fo=2, routed)           0.257     8.735    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/Y[4]
    SLICE_X44Y24         LUT6 (Prop_lut6_I5_O)        0.105     8.840 r  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_adder_35_with_carry_3000_i_31/O
                         net (fo=3, routed)           0.660     9.500    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_adder_35_with_carry_3000/A[4]
    SLICE_X43Y24         LUT4 (Prop_lut4_I0_O)        0.105     9.605 r  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_adder_35_with_carry_3000/SUM[3]_INST_0_i_6/O
                         net (fo=1, routed)           0.000     9.605    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_adder_35_with_carry_3000/SUM[3]_INST_0_i_6_n_0
    SLICE_X43Y24         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.332     9.937 r  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_adder_35_with_carry_3000/SUM[3]_INST_0/CO[3]
                         net (fo=1, routed)           0.008     9.945    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_adder_35_with_carry_3000/SUM[3]_INST_0_n_0
    SLICE_X43Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    10.043 r  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_adder_35_with_carry_3000/SUM[7]_INST_0/CO[3]
                         net (fo=1, routed)           0.000    10.043    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_adder_35_with_carry_3000/SUM[7]_INST_0_n_0
    SLICE_X43Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    10.141 r  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_adder_35_with_carry_3000/SUM[11]_INST_0/CO[3]
                         net (fo=1, routed)           0.000    10.141    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_adder_35_with_carry_3000/SUM[11]_INST_0_n_0
    SLICE_X43Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    10.239 r  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_adder_35_with_carry_3000/SUM[15]_INST_0/CO[3]
                         net (fo=1, routed)           0.000    10.239    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_adder_35_with_carry_3000/SUM[15]_INST_0_n_0
    SLICE_X43Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    10.337 r  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_adder_35_with_carry_3000/SUM[19]_INST_0/CO[3]
                         net (fo=1, routed)           0.000    10.337    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_adder_35_with_carry_3000/SUM[19]_INST_0_n_0
    SLICE_X43Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    10.435 r  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_adder_35_with_carry_3000/SUM[23]_INST_0/CO[3]
                         net (fo=1, routed)           0.000    10.435    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_adder_35_with_carry_3000/SUM[23]_INST_0_n_0
    SLICE_X43Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    10.533 r  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_adder_35_with_carry_3000/SUM[27]_INST_0/CO[3]
                         net (fo=1, routed)           0.000    10.533    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_adder_35_with_carry_3000/SUM[27]_INST_0_n_0
    SLICE_X43Y31         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.260    10.793 r  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_adder_35_with_carry_3000/SUM[31]_INST_0/O[3]
                         net (fo=37, routed)          0.375    11.167    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/mantissa_added_35_3259_in[34]
    SLICE_X42Y30         LUT5 (Prop_lut5_I1_O)        0.257    11.424 r  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_i35_sll_3024_i_28/O
                         net (fo=6, routed)           0.714    12.138    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_find_leftmost_35_3020/data_path.volatile_operator_find_left_32_2566/data_path.volatile_operator_find_left_16_2522/data_path.volatile_operator_find_left_8_2490/data_path.volatile_operator_find_left_4_856/fp_4[1]
    SLICE_X40Y29         LUT4 (Prop_lut4_I3_O)        0.105    12.243 r  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_find_leftmost_35_3020/data_path.volatile_operator_find_left_32_2566/data_path.volatile_operator_find_left_16_2522/data_path.volatile_operator_find_left_8_2490/data_path.volatile_operator_find_left_4_856/found[0]_INST_0/O
                         net (fo=4, routed)           0.489    12.732    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_find_leftmost_35_3020/data_path.volatile_operator_find_left_32_2566/data_path.volatile_operator_find_left_16_2522/data_path.volatile_operator_find_left_8_2490/position[2]
    SLICE_X39Y28         LUT2 (Prop_lut2_I0_O)        0.105    12.837 r  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_find_leftmost_35_3020/data_path.volatile_operator_find_left_32_2566/data_path.volatile_operator_find_left_16_2522/data_path.volatile_operator_find_left_8_2490/found[0]_INST_0/O
                         net (fo=4, routed)           0.598    13.435    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_find_leftmost_35_3020/data_path.volatile_operator_find_left_32_2566/data_path.volatile_operator_find_left_16_2522/found_lower_2876
    SLICE_X37Y29         LUT2 (Prop_lut2_I1_O)        0.105    13.540 r  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_find_leftmost_35_3020/data_path.volatile_operator_find_left_32_2566/data_path.volatile_operator_find_left_16_2522/found[0]_INST_0/O
                         net (fo=5, routed)           0.387    13.927    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_find_leftmost_35_3020/data_path.volatile_operator_find_left_32_2566/found_lower_2915
    SLICE_X31Y30         LUT2 (Prop_lut2_I1_O)        0.105    14.032 r  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_find_leftmost_35_3020/data_path.volatile_operator_find_left_32_2566/found[0]_INST_0/O
                         net (fo=6, routed)           0.661    14.692    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_find_leftmost_35_3020/found_lower_2975
    SLICE_X35Y29         LUT4 (Prop_lut4_I1_O)        0.124    14.816 r  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_find_leftmost_35_3020/position[3]_INST_0/O
                         net (fo=8, routed)           0.623    15.439    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/position[3]
    SLICE_X36Y30         LUT5 (Prop_lut5_I0_O)        0.267    15.706 f  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.extn_result_rptr_i_63/O
                         net (fo=2, routed)           0.321    16.027    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.extn_result_rptr_i_63_n_0
    SLICE_X37Y31         LUT5 (Prop_lut5_I0_O)        0.105    16.132 f  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.extn_result_rptr_i_67/O
                         net (fo=1, routed)           0.000    16.132    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.extn_result_rptr_i_67_n_0
    SLICE_X37Y31         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.440    16.572 f  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.extn_result_rptr_i_55/CO[3]
                         net (fo=1, routed)           0.000    16.572    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.extn_result_rptr_i_55_n_0
    SLICE_X37Y32         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.132    16.704 r  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.extn_result_rptr_i_54/CO[1]
                         net (fo=12, routed)          0.556    17.260    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.extn_result_rptr_i_54_n_2
    SLICE_X35Y33         LUT2 (Prop_lut2_I0_O)        0.275    17.535 r  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.needs_norm_rptr_i_8/O
                         net (fo=1, routed)           0.000    17.535    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.needs_norm_rptr_i_8_n_0
    SLICE_X35Y33         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457    17.992 r  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.needs_norm_rptr_i_3/CO[3]
                         net (fo=3, routed)           0.539    18.530    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/result25_in
    SLICE_X33Y34         LUT6 (Prop_lut6_I4_O)        0.105    18.635 r  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.needs_norm_rptr_i_2/O
                         net (fo=46, routed)          0.727    19.362    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.needs_norm_rptr_i_2_n_0
    SLICE_X36Y33         LUT5 (Prop_lut5_I0_O)        0.105    19.467 r  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.extn_result_rptr_i_16/O
                         net (fo=1, routed)           0.000    19.467    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.extn_result_rptr/data_in[63]
    SLICE_X36Y33         FDRE                                         r  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.extn_result_rptr/genSR[1].data_regs_reg[1][63]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    N13                                               0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    U_clk_wiz_0/inst/clk_in1
    N13                  IBUF (Prop_ibuf_I_O)         1.392    21.392 r  U_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004    22.396    U_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.093    16.302 r  U_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.374    17.676    U_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    17.753 r  U_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=19456, routed)       1.402    19.155    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.extn_result_rptr/clk
    SLICE_X36Y33         FDRE                                         r  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.extn_result_rptr/genSR[1].data_regs_reg[1][63]/C
                         clock pessimism              0.408    19.563    
                         clock uncertainty           -0.082    19.481    
    SLICE_X36Y33         FDRE (Setup_fdre_C_D)        0.030    19.511    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.extn_result_rptr/genSR[1].data_regs_reg[1][63]
  -------------------------------------------------------------------
                         required time                         19.511    
                         arrival time                         -19.467    
  -------------------------------------------------------------------
                         slack                                  0.044    

Slack (MET) :             0.044ns  (required time - arrival time)
  Source:                 U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/in_buffer/NotRevisedCase.ShallowCase.ulReg/noBypass.read_data_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.extn_result_rptr/genSR[1].data_regs_reg[1][63]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0_1 rise@20.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        19.869ns  (logic 6.644ns (33.440%)  route 13.225ns (66.560%))
  Logic Levels:           37  (CARRY4=12 LUT2=6 LUT3=1 LUT4=6 LUT5=6 LUT6=5 MUXF7=1)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.845ns = ( 19.155 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.401ns
    Clock Pessimism Removal (CPR):    0.408ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    N13                                               0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    U_clk_wiz_0/inst/clk_in1
    N13                  IBUF (Prop_ibuf_I_O)         1.458     1.458 r  U_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.065     2.524    U_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.957    -3.434 r  U_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.441    -1.993    U_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081    -1.912 r  U_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=19456, routed)       1.511    -0.401    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/in_buffer/NotRevisedCase.ShallowCase.ulReg/clk
    SLICE_X33Y26         FDRE                                         r  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/in_buffer/NotRevisedCase.ShallowCase.ulReg/noBypass.read_data_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y26         FDRE (Prop_fdre_C_Q)         0.348    -0.053 r  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/in_buffer/NotRevisedCase.ShallowCase.ulReg/noBypass.read_data_reg[8]/Q
                         net (fo=5, routed)           0.847     0.794    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.volatile_operator_classFp32_3264/a[8]
    SLICE_X32Y24         LUT6 (Prop_lut6_I1_O)        0.242     1.036 f  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.volatile_operator_classFp32_3264/data_path.volatile_operator_classFpBase_661_i_8/O
                         net (fo=1, routed)           0.536     1.572    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.volatile_operator_classFp32_3264/data_path.volatile_operator_classFpBase_661_i_8_n_0
    SLICE_X32Y25         LUT4 (Prop_lut4_I2_O)        0.105     1.677 f  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.volatile_operator_classFp32_3264/data_path.volatile_operator_classFpBase_661_i_3/O
                         net (fo=8, routed)           0.395     2.072    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.volatile_operator_classFp32_3264/data_path.volatile_operator_classFpBase_661/mant_a_zero[0]
    SLICE_X35Y24         LUT3 (Prop_lut3_I0_O)        0.105     2.177 r  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.volatile_operator_classFp32_3264/data_path.volatile_operator_classFpBase_661/pos_denormal[0]_INST_0/O
                         net (fo=8, routed)           0.360     2.537    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_classify_utility_2945/f1_s_class[7]
    SLICE_X37Y24         LUT2 (Prop_lut2_I0_O)        0.105     2.642 r  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_classify_utility_2945/f1_denormal[0]_INST_0/O
                         net (fo=26, routed)          0.594     3.236    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_expDiffSingle_2951/f1_denormal[0]
    SLICE_X37Y25         LUT5 (Prop_lut5_I0_O)        0.105     3.341 f  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_expDiffSingle_2951/exp_ab_s[3]_INST_0_i_4/O
                         net (fo=1, routed)           0.336     3.677    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_expDiffSingle_2951/exp_ab_s[3]_INST_0_i_4_n_0
    SLICE_X39Y26         LUT6 (Prop_lut6_I5_O)        0.105     3.782 f  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_expDiffSingle_2951/exp_ab_s[3]_INST_0_i_1/O
                         net (fo=1, routed)           0.000     3.782    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_expDiffSingle_2951/exp_ab_s[3]_INST_0_i_1_n_0
    SLICE_X39Y26         MUXF7 (Prop_muxf7_I0_O)      0.178     3.960 f  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_expDiffSingle_2951/exp_ab_s[3]_INST_0/O
                         net (fo=3, routed)           0.729     4.689    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/exp_ab_3090_in[3]
    SLICE_X39Y23         LUT2 (Prop_lut2_I0_O)        0.252     4.941 r  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_u35_sr_special_2964_i_37/O
                         net (fo=1, routed)           0.000     4.941    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_u35_sr_special_2964_i_37_n_0
    SLICE_X39Y23         CARRY4 (Prop_carry4_S[0]_CO[2])
                                                      0.446     5.387 f  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_u35_sr_special_2964_i_31/CO[2]
                         net (fo=6, routed)           0.384     5.770    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/MUX_3137_wire_in1
    SLICE_X39Y24         LUT4 (Prop_lut4_I0_O)        0.261     6.031 r  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_u35_sr_special_2964_i_26/O
                         net (fo=55, routed)          0.830     6.862    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_u35_sr_special_2964/S[4]
    SLICE_X41Y23         LUT4 (Prop_lut4_I0_O)        0.105     6.967 f  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_u35_sr_special_2964/Y[5]_INST_0_i_2/O
                         net (fo=9, routed)           0.850     7.817    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_u35_sr_special_2964/Y[5]_INST_0_i_2_n_0
    SLICE_X47Y23         LUT6 (Prop_lut6_I0_O)        0.105     7.922 r  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_u35_sr_special_2964/Y[4]_INST_0_i_1/O
                         net (fo=1, routed)           0.451     8.372    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_u35_sr_special_2964/Y[4]_INST_0_i_1_n_0
    SLICE_X47Y24         LUT5 (Prop_lut5_I0_O)        0.105     8.477 r  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_u35_sr_special_2964/Y[4]_INST_0/O
                         net (fo=2, routed)           0.257     8.735    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/Y[4]
    SLICE_X44Y24         LUT6 (Prop_lut6_I5_O)        0.105     8.840 r  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_adder_35_with_carry_3000_i_31/O
                         net (fo=3, routed)           0.660     9.500    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_adder_35_with_carry_3000/A[4]
    SLICE_X43Y24         LUT4 (Prop_lut4_I0_O)        0.105     9.605 r  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_adder_35_with_carry_3000/SUM[3]_INST_0_i_6/O
                         net (fo=1, routed)           0.000     9.605    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_adder_35_with_carry_3000/SUM[3]_INST_0_i_6_n_0
    SLICE_X43Y24         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.332     9.937 r  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_adder_35_with_carry_3000/SUM[3]_INST_0/CO[3]
                         net (fo=1, routed)           0.008     9.945    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_adder_35_with_carry_3000/SUM[3]_INST_0_n_0
    SLICE_X43Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    10.043 r  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_adder_35_with_carry_3000/SUM[7]_INST_0/CO[3]
                         net (fo=1, routed)           0.000    10.043    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_adder_35_with_carry_3000/SUM[7]_INST_0_n_0
    SLICE_X43Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    10.141 r  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_adder_35_with_carry_3000/SUM[11]_INST_0/CO[3]
                         net (fo=1, routed)           0.000    10.141    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_adder_35_with_carry_3000/SUM[11]_INST_0_n_0
    SLICE_X43Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    10.239 r  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_adder_35_with_carry_3000/SUM[15]_INST_0/CO[3]
                         net (fo=1, routed)           0.000    10.239    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_adder_35_with_carry_3000/SUM[15]_INST_0_n_0
    SLICE_X43Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    10.337 r  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_adder_35_with_carry_3000/SUM[19]_INST_0/CO[3]
                         net (fo=1, routed)           0.000    10.337    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_adder_35_with_carry_3000/SUM[19]_INST_0_n_0
    SLICE_X43Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    10.435 r  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_adder_35_with_carry_3000/SUM[23]_INST_0/CO[3]
                         net (fo=1, routed)           0.000    10.435    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_adder_35_with_carry_3000/SUM[23]_INST_0_n_0
    SLICE_X43Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    10.533 r  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_adder_35_with_carry_3000/SUM[27]_INST_0/CO[3]
                         net (fo=1, routed)           0.000    10.533    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_adder_35_with_carry_3000/SUM[27]_INST_0_n_0
    SLICE_X43Y31         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.260    10.793 r  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_adder_35_with_carry_3000/SUM[31]_INST_0/O[3]
                         net (fo=37, routed)          0.375    11.167    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/mantissa_added_35_3259_in[34]
    SLICE_X42Y30         LUT5 (Prop_lut5_I1_O)        0.257    11.424 f  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_i35_sll_3024_i_28/O
                         net (fo=6, routed)           0.714    12.138    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_find_leftmost_35_3020/data_path.volatile_operator_find_left_32_2566/data_path.volatile_operator_find_left_16_2522/data_path.volatile_operator_find_left_8_2490/data_path.volatile_operator_find_left_4_856/fp_4[1]
    SLICE_X40Y29         LUT4 (Prop_lut4_I3_O)        0.105    12.243 f  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_find_leftmost_35_3020/data_path.volatile_operator_find_left_32_2566/data_path.volatile_operator_find_left_16_2522/data_path.volatile_operator_find_left_8_2490/data_path.volatile_operator_find_left_4_856/found[0]_INST_0/O
                         net (fo=4, routed)           0.489    12.732    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_find_leftmost_35_3020/data_path.volatile_operator_find_left_32_2566/data_path.volatile_operator_find_left_16_2522/data_path.volatile_operator_find_left_8_2490/position[2]
    SLICE_X39Y28         LUT2 (Prop_lut2_I0_O)        0.105    12.837 f  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_find_leftmost_35_3020/data_path.volatile_operator_find_left_32_2566/data_path.volatile_operator_find_left_16_2522/data_path.volatile_operator_find_left_8_2490/found[0]_INST_0/O
                         net (fo=4, routed)           0.598    13.435    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_find_leftmost_35_3020/data_path.volatile_operator_find_left_32_2566/data_path.volatile_operator_find_left_16_2522/found_lower_2876
    SLICE_X37Y29         LUT2 (Prop_lut2_I1_O)        0.105    13.540 f  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_find_leftmost_35_3020/data_path.volatile_operator_find_left_32_2566/data_path.volatile_operator_find_left_16_2522/found[0]_INST_0/O
                         net (fo=5, routed)           0.387    13.927    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_find_leftmost_35_3020/data_path.volatile_operator_find_left_32_2566/found_lower_2915
    SLICE_X31Y30         LUT2 (Prop_lut2_I1_O)        0.105    14.032 f  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_find_leftmost_35_3020/data_path.volatile_operator_find_left_32_2566/found[0]_INST_0/O
                         net (fo=6, routed)           0.661    14.692    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_find_leftmost_35_3020/found_lower_2975
    SLICE_X35Y29         LUT4 (Prop_lut4_I1_O)        0.124    14.816 f  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_find_leftmost_35_3020/position[3]_INST_0/O
                         net (fo=8, routed)           0.623    15.439    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/position[3]
    SLICE_X36Y30         LUT5 (Prop_lut5_I0_O)        0.267    15.706 f  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.extn_result_rptr_i_63/O
                         net (fo=2, routed)           0.321    16.027    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.extn_result_rptr_i_63_n_0
    SLICE_X37Y31         LUT5 (Prop_lut5_I0_O)        0.105    16.132 f  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.extn_result_rptr_i_67/O
                         net (fo=1, routed)           0.000    16.132    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.extn_result_rptr_i_67_n_0
    SLICE_X37Y31         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.440    16.572 f  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.extn_result_rptr_i_55/CO[3]
                         net (fo=1, routed)           0.000    16.572    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.extn_result_rptr_i_55_n_0
    SLICE_X37Y32         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.132    16.704 r  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.extn_result_rptr_i_54/CO[1]
                         net (fo=12, routed)          0.556    17.260    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.extn_result_rptr_i_54_n_2
    SLICE_X35Y33         LUT2 (Prop_lut2_I0_O)        0.275    17.535 r  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.needs_norm_rptr_i_8/O
                         net (fo=1, routed)           0.000    17.535    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.needs_norm_rptr_i_8_n_0
    SLICE_X35Y33         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457    17.992 r  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.needs_norm_rptr_i_3/CO[3]
                         net (fo=3, routed)           0.539    18.530    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/result25_in
    SLICE_X33Y34         LUT6 (Prop_lut6_I4_O)        0.105    18.635 r  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.needs_norm_rptr_i_2/O
                         net (fo=46, routed)          0.727    19.362    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.needs_norm_rptr_i_2_n_0
    SLICE_X36Y33         LUT5 (Prop_lut5_I0_O)        0.105    19.467 r  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.extn_result_rptr_i_16/O
                         net (fo=1, routed)           0.000    19.467    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.extn_result_rptr/data_in[63]
    SLICE_X36Y33         FDRE                                         r  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.extn_result_rptr/genSR[1].data_regs_reg[1][63]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    N13                                               0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    U_clk_wiz_0/inst/clk_in1
    N13                  IBUF (Prop_ibuf_I_O)         1.392    21.392 r  U_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004    22.396    U_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.093    16.302 r  U_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.374    17.676    U_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    17.753 r  U_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=19456, routed)       1.402    19.155    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.extn_result_rptr/clk
    SLICE_X36Y33         FDRE                                         r  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.extn_result_rptr/genSR[1].data_regs_reg[1][63]/C
                         clock pessimism              0.408    19.563    
                         clock uncertainty           -0.082    19.481    
    SLICE_X36Y33         FDRE (Setup_fdre_C_D)        0.030    19.511    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.extn_result_rptr/genSR[1].data_regs_reg[1][63]
  -------------------------------------------------------------------
                         required time                         19.511    
                         arrival time                         -19.467    
  -------------------------------------------------------------------
                         slack                                  0.044    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.135ns  (arrival time - required time)
  Source:                 U_basys3_top/ecg_core_inst/controllerDaemon_instance/data_path.applyQrsDetector_call_group_12.CallReq/RxGen[0].rxBuf/notFRR.bufPipe/Shallow.notSaveSlot.queue/qD1.RB.data_reg_reg[36]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            U_basys3_top/ecg_core_inst/applyQrsDetector_instance/in_buffer/NotRevisedCase.ShallowCase.ulReg/noBypass.read_data_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        2.697ns  (logic 0.398ns (14.759%)  route 2.299ns (85.241%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        2.324ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.680ns
    Source Clock Delay      (SCD):    -0.979ns
    Clock Pessimism Removal (CPR):    0.335ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    N13                                               0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    U_clk_wiz_0/inst/clk_in1
    N13                  IBUF (Prop_ibuf_I_O)         1.392     1.392 r  U_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004     2.396    U_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.093    -3.698 r  U_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.374    -2.324    U_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    -2.247 r  U_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=19456, routed)       1.268    -0.979    U_basys3_top/ecg_core_inst/controllerDaemon_instance/data_path.applyQrsDetector_call_group_12.CallReq/RxGen[0].rxBuf/notFRR.bufPipe/Shallow.notSaveSlot.queue/clk
    SLICE_X45Y95         FDRE                                         r  U_basys3_top/ecg_core_inst/controllerDaemon_instance/data_path.applyQrsDetector_call_group_12.CallReq/RxGen[0].rxBuf/notFRR.bufPipe/Shallow.notSaveSlot.queue/qD1.RB.data_reg_reg[36]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y95         FDRE (Prop_fdre_C_Q)         0.304    -0.675 r  U_basys3_top/ecg_core_inst/controllerDaemon_instance/data_path.applyQrsDetector_call_group_12.CallReq/RxGen[0].rxBuf/notFRR.bufPipe/Shallow.notSaveSlot.queue/qD1.RB.data_reg_reg[36]/Q
                         net (fo=1, routed)           2.299     1.623    U_basys3_top/ecg_core_inst/controllerDaemon_instance/data_path.applyQrsDetector_call_group_12.CallReq/read_data[36]
    SLICE_X45Y92         LUT2 (Prop_lut2_I1_O)        0.094     1.717 r  U_basys3_top/ecg_core_inst/controllerDaemon_instance/data_path.applyQrsDetector_call_group_12.CallReq/dataR[36]_INST_0/O
                         net (fo=1, routed)           0.000     1.717    U_basys3_top/ecg_core_inst/applyQrsDetector_instance/in_buffer/NotRevisedCase.ShallowCase.ulReg/write_data[4]
    SLICE_X45Y92         FDRE                                         r  U_basys3_top/ecg_core_inst/applyQrsDetector_instance/in_buffer/NotRevisedCase.ShallowCase.ulReg/noBypass.read_data_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    N13                                               0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    U_clk_wiz_0/inst/clk_in1
    N13                  IBUF (Prop_ibuf_I_O)         1.458     1.458 r  U_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.065     2.524    U_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.957    -3.434 r  U_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.441    -1.993    U_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081    -1.912 r  U_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=19456, routed)       2.134     0.221    U_basys3_top/ecg_core_inst/gcGen_1/cgInst/clock_in
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.081     0.302 r  U_basys3_top/ecg_core_inst/gcGen_1/cgInst/cgInst/O
                         net (fo=1678, routed)        1.378     1.680    U_basys3_top/ecg_core_inst/applyQrsDetector_instance/in_buffer/NotRevisedCase.ShallowCase.ulReg/clk
    SLICE_X45Y92         FDRE                                         r  U_basys3_top/ecg_core_inst/applyQrsDetector_instance/in_buffer/NotRevisedCase.ShallowCase.ulReg/noBypass.read_data_reg[4]/C
                         clock pessimism             -0.335     1.345    
    SLICE_X45Y92         FDRE (Hold_fdre_C_D)         0.237     1.582    U_basys3_top/ecg_core_inst/applyQrsDetector_instance/in_buffer/NotRevisedCase.ShallowCase.ulReg/noBypass.read_data_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.582    
                         arrival time                           1.717    
  -------------------------------------------------------------------
                         slack                                  0.135    

Slack (MET) :             0.135ns  (arrival time - required time)
  Source:                 U_basys3_top/ecg_core_inst/controllerDaemon_instance/data_path.applyQrsDetector_call_group_12.CallReq/RxGen[0].rxBuf/notFRR.bufPipe/Shallow.notSaveSlot.queue/qD1.RB.data_reg_reg[36]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            U_basys3_top/ecg_core_inst/applyQrsDetector_instance/in_buffer/NotRevisedCase.ShallowCase.ulReg/noBypass.read_data_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        2.697ns  (logic 0.398ns (14.759%)  route 2.299ns (85.241%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        2.324ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.680ns
    Source Clock Delay      (SCD):    -0.979ns
    Clock Pessimism Removal (CPR):    0.335ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    N13                                               0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    U_clk_wiz_0/inst/clk_in1
    N13                  IBUF (Prop_ibuf_I_O)         1.392     1.392 r  U_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004     2.396    U_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.093    -3.698 r  U_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.374    -2.324    U_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    -2.247 r  U_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=19456, routed)       1.268    -0.979    U_basys3_top/ecg_core_inst/controllerDaemon_instance/data_path.applyQrsDetector_call_group_12.CallReq/RxGen[0].rxBuf/notFRR.bufPipe/Shallow.notSaveSlot.queue/clk
    SLICE_X45Y95         FDRE                                         r  U_basys3_top/ecg_core_inst/controllerDaemon_instance/data_path.applyQrsDetector_call_group_12.CallReq/RxGen[0].rxBuf/notFRR.bufPipe/Shallow.notSaveSlot.queue/qD1.RB.data_reg_reg[36]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y95         FDRE (Prop_fdre_C_Q)         0.304    -0.675 f  U_basys3_top/ecg_core_inst/controllerDaemon_instance/data_path.applyQrsDetector_call_group_12.CallReq/RxGen[0].rxBuf/notFRR.bufPipe/Shallow.notSaveSlot.queue/qD1.RB.data_reg_reg[36]/Q
                         net (fo=1, routed)           2.299     1.623    U_basys3_top/ecg_core_inst/controllerDaemon_instance/data_path.applyQrsDetector_call_group_12.CallReq/read_data[36]
    SLICE_X45Y92         LUT2 (Prop_lut2_I1_O)        0.094     1.717 f  U_basys3_top/ecg_core_inst/controllerDaemon_instance/data_path.applyQrsDetector_call_group_12.CallReq/dataR[36]_INST_0/O
                         net (fo=1, routed)           0.000     1.717    U_basys3_top/ecg_core_inst/applyQrsDetector_instance/in_buffer/NotRevisedCase.ShallowCase.ulReg/write_data[4]
    SLICE_X45Y92         FDRE                                         f  U_basys3_top/ecg_core_inst/applyQrsDetector_instance/in_buffer/NotRevisedCase.ShallowCase.ulReg/noBypass.read_data_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    N13                                               0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    U_clk_wiz_0/inst/clk_in1
    N13                  IBUF (Prop_ibuf_I_O)         1.458     1.458 r  U_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.065     2.524    U_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.957    -3.434 r  U_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.441    -1.993    U_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081    -1.912 r  U_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=19456, routed)       2.134     0.221    U_basys3_top/ecg_core_inst/gcGen_1/cgInst/clock_in
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.081     0.302 r  U_basys3_top/ecg_core_inst/gcGen_1/cgInst/cgInst/O
                         net (fo=1678, routed)        1.378     1.680    U_basys3_top/ecg_core_inst/applyQrsDetector_instance/in_buffer/NotRevisedCase.ShallowCase.ulReg/clk
    SLICE_X45Y92         FDRE                                         r  U_basys3_top/ecg_core_inst/applyQrsDetector_instance/in_buffer/NotRevisedCase.ShallowCase.ulReg/noBypass.read_data_reg[4]/C
                         clock pessimism             -0.335     1.345    
    SLICE_X45Y92         FDRE (Hold_fdre_C_D)         0.237     1.582    U_basys3_top/ecg_core_inst/applyQrsDetector_instance/in_buffer/NotRevisedCase.ShallowCase.ulReg/noBypass.read_data_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.582    
                         arrival time                           1.717    
  -------------------------------------------------------------------
                         slack                                  0.135    

Slack (MET) :             0.136ns  (arrival time - required time)
  Source:                 U_basys3_top/ecg_core_inst/sendBestFitToOutput_instance/data_path.LoadGroup0.LoadComplete/odemux/bufGen[1].BufBlock.ub/NotRevisedCase.ShallowCase.ulReg/noBypass.read_data_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            U_basys3_top/ecg_core_inst/sendBestFitToOutput_instance/data_path.sendFloat_call_group_1.CallReq/RxGen[1].rxBuf/notFRR.bufPipe/Shallow.notSaveSlot.queue/qD1.RB.data_reg_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.252ns  (logic 0.141ns (55.953%)  route 0.111ns (44.047%))
  Logic Levels:           0  
  Clock Path Skew:        0.040ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.766ns
    Source Clock Delay      (SCD):    -0.530ns
    Clock Pessimism Removal (CPR):    -0.276ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    N13                                               0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    U_clk_wiz_0/inst/clk_in1
    N13                  IBUF (Prop_ibuf_I_O)         0.295     0.295 r  U_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.735    U_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.375    -1.640 r  U_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.495    -1.146    U_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.120 r  U_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=19456, routed)       0.590    -0.530    U_basys3_top/ecg_core_inst/sendBestFitToOutput_instance/data_path.LoadGroup0.LoadComplete/odemux/bufGen[1].BufBlock.ub/NotRevisedCase.ShallowCase.ulReg/clk
    SLICE_X73Y62         FDRE                                         r  U_basys3_top/ecg_core_inst/sendBestFitToOutput_instance/data_path.LoadGroup0.LoadComplete/odemux/bufGen[1].BufBlock.ub/NotRevisedCase.ShallowCase.ulReg/noBypass.read_data_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X73Y62         FDRE (Prop_fdre_C_Q)         0.141    -0.389 r  U_basys3_top/ecg_core_inst/sendBestFitToOutput_instance/data_path.LoadGroup0.LoadComplete/odemux/bufGen[1].BufBlock.ub/NotRevisedCase.ShallowCase.ulReg/noBypass.read_data_reg[22]/Q
                         net (fo=1, routed)           0.111    -0.278    U_basys3_top/ecg_core_inst/sendBestFitToOutput_instance/data_path.sendFloat_call_group_1.CallReq/RxGen[1].rxBuf/notFRR.bufPipe/Shallow.notSaveSlot.queue/data_in[22]
    SLICE_X74Y62         FDRE                                         r  U_basys3_top/ecg_core_inst/sendBestFitToOutput_instance/data_path.sendFloat_call_group_1.CallReq/RxGen[1].rxBuf/notFRR.bufPipe/Shallow.notSaveSlot.queue/qD1.RB.data_reg_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    N13                                               0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    U_clk_wiz_0/inst/clk_in1
    N13                  IBUF (Prop_ibuf_I_O)         0.483     0.483 r  U_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.963    U_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.161    -2.198 r  U_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.540    -1.658    U_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.629 r  U_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=19456, routed)       0.864    -0.766    U_basys3_top/ecg_core_inst/sendBestFitToOutput_instance/data_path.sendFloat_call_group_1.CallReq/RxGen[1].rxBuf/notFRR.bufPipe/Shallow.notSaveSlot.queue/clk
    SLICE_X74Y62         FDRE                                         r  U_basys3_top/ecg_core_inst/sendBestFitToOutput_instance/data_path.sendFloat_call_group_1.CallReq/RxGen[1].rxBuf/notFRR.bufPipe/Shallow.notSaveSlot.queue/qD1.RB.data_reg_reg[22]/C
                         clock pessimism              0.276    -0.490    
    SLICE_X74Y62         FDRE (Hold_fdre_C_D)         0.076    -0.414    U_basys3_top/ecg_core_inst/sendBestFitToOutput_instance/data_path.sendFloat_call_group_1.CallReq/RxGen[1].rxBuf/notFRR.bufPipe/Shallow.notSaveSlot.queue/qD1.RB.data_reg_reg[22]
  -------------------------------------------------------------------
                         required time                          0.414    
                         arrival time                          -0.278    
  -------------------------------------------------------------------
                         slack                                  0.136    

Slack (MET) :             0.136ns  (arrival time - required time)
  Source:                 U_basys3_top/ecg_core_inst/sendBestFitToOutput_instance/data_path.LoadGroup0.LoadComplete/odemux/bufGen[1].BufBlock.ub/NotRevisedCase.ShallowCase.ulReg/noBypass.read_data_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            U_basys3_top/ecg_core_inst/sendBestFitToOutput_instance/data_path.sendFloat_call_group_1.CallReq/RxGen[1].rxBuf/notFRR.bufPipe/Shallow.notSaveSlot.queue/qD1.RB.data_reg_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.252ns  (logic 0.141ns (55.953%)  route 0.111ns (44.047%))
  Logic Levels:           0  
  Clock Path Skew:        0.040ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.766ns
    Source Clock Delay      (SCD):    -0.530ns
    Clock Pessimism Removal (CPR):    -0.276ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    N13                                               0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    U_clk_wiz_0/inst/clk_in1
    N13                  IBUF (Prop_ibuf_I_O)         0.295     0.295 r  U_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.735    U_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.375    -1.640 r  U_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.495    -1.146    U_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.120 r  U_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=19456, routed)       0.590    -0.530    U_basys3_top/ecg_core_inst/sendBestFitToOutput_instance/data_path.LoadGroup0.LoadComplete/odemux/bufGen[1].BufBlock.ub/NotRevisedCase.ShallowCase.ulReg/clk
    SLICE_X73Y62         FDRE                                         r  U_basys3_top/ecg_core_inst/sendBestFitToOutput_instance/data_path.LoadGroup0.LoadComplete/odemux/bufGen[1].BufBlock.ub/NotRevisedCase.ShallowCase.ulReg/noBypass.read_data_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X73Y62         FDRE (Prop_fdre_C_Q)         0.141    -0.389 f  U_basys3_top/ecg_core_inst/sendBestFitToOutput_instance/data_path.LoadGroup0.LoadComplete/odemux/bufGen[1].BufBlock.ub/NotRevisedCase.ShallowCase.ulReg/noBypass.read_data_reg[22]/Q
                         net (fo=1, routed)           0.111    -0.278    U_basys3_top/ecg_core_inst/sendBestFitToOutput_instance/data_path.sendFloat_call_group_1.CallReq/RxGen[1].rxBuf/notFRR.bufPipe/Shallow.notSaveSlot.queue/data_in[22]
    SLICE_X74Y62         FDRE                                         f  U_basys3_top/ecg_core_inst/sendBestFitToOutput_instance/data_path.sendFloat_call_group_1.CallReq/RxGen[1].rxBuf/notFRR.bufPipe/Shallow.notSaveSlot.queue/qD1.RB.data_reg_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    N13                                               0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    U_clk_wiz_0/inst/clk_in1
    N13                  IBUF (Prop_ibuf_I_O)         0.483     0.483 r  U_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.963    U_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.161    -2.198 r  U_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.540    -1.658    U_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.629 r  U_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=19456, routed)       0.864    -0.766    U_basys3_top/ecg_core_inst/sendBestFitToOutput_instance/data_path.sendFloat_call_group_1.CallReq/RxGen[1].rxBuf/notFRR.bufPipe/Shallow.notSaveSlot.queue/clk
    SLICE_X74Y62         FDRE                                         r  U_basys3_top/ecg_core_inst/sendBestFitToOutput_instance/data_path.sendFloat_call_group_1.CallReq/RxGen[1].rxBuf/notFRR.bufPipe/Shallow.notSaveSlot.queue/qD1.RB.data_reg_reg[22]/C
                         clock pessimism              0.276    -0.490    
    SLICE_X74Y62         FDRE (Hold_fdre_C_D)         0.076    -0.414    U_basys3_top/ecg_core_inst/sendBestFitToOutput_instance/data_path.sendFloat_call_group_1.CallReq/RxGen[1].rxBuf/notFRR.bufPipe/Shallow.notSaveSlot.queue/qD1.RB.data_reg_reg[22]
  -------------------------------------------------------------------
                         required time                          0.414    
                         arrival time                          -0.278    
  -------------------------------------------------------------------
                         slack                                  0.136    

Slack (MET) :             0.138ns  (arrival time - required time)
  Source:                 U_basys3_top/ecg_core_inst/MemorySpace_memory_space_12/nonTrivGen.core/srr/qDGt1.NTB.Wgen[1].queue_array_reg[1][2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            U_basys3_top/ecg_core_inst/MemorySpace_memory_space_12/nonTrivGen.core/mb/memBase/ColGen[0].RowGen[0].baseMem/mem_array_reg_0/DIADI[0]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.486ns  (logic 0.209ns (43.033%)  route 0.277ns (56.967%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.052ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.761ns
    Source Clock Delay      (SCD):    -0.558ns
    Clock Pessimism Removal (CPR):    -0.255ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    N13                                               0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    U_clk_wiz_0/inst/clk_in1
    N13                  IBUF (Prop_ibuf_I_O)         0.295     0.295 r  U_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.735    U_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.375    -1.640 r  U_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.495    -1.146    U_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.120 r  U_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=19456, routed)       0.562    -0.558    U_basys3_top/ecg_core_inst/MemorySpace_memory_space_12/nonTrivGen.core/srr/clk
    SLICE_X62Y110        FDRE                                         r  U_basys3_top/ecg_core_inst/MemorySpace_memory_space_12/nonTrivGen.core/srr/qDGt1.NTB.Wgen[1].queue_array_reg[1][2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y110        FDRE (Prop_fdre_C_Q)         0.164    -0.394 r  U_basys3_top/ecg_core_inst/MemorySpace_memory_space_12/nonTrivGen.core/srr/qDGt1.NTB.Wgen[1].queue_array_reg[1][2]/Q
                         net (fo=1, routed)           0.081    -0.312    U_basys3_top/ecg_core_inst/MemorySpace_memory_space_12/nonTrivGen.core/srr/qDGt1.NTB.Wgen[1].queue_array_reg[1][2]
    SLICE_X63Y110        LUT3 (Prop_lut3_I0_O)        0.045    -0.267 r  U_basys3_top/ecg_core_inst/MemorySpace_memory_space_12/nonTrivGen.core/srr/data_out[2]_INST_0/O
                         net (fo=1, routed)           0.195    -0.072    U_basys3_top/ecg_core_inst/MemorySpace_memory_space_12/nonTrivGen.core/mb/memBase/ColGen[0].RowGen[0].baseMem/datain[0]
    RAMB36_X1Y22         RAMB36E1                                     r  U_basys3_top/ecg_core_inst/MemorySpace_memory_space_12/nonTrivGen.core/mb/memBase/ColGen[0].RowGen[0].baseMem/mem_array_reg_0/DIADI[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    N13                                               0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    U_clk_wiz_0/inst/clk_in1
    N13                  IBUF (Prop_ibuf_I_O)         0.483     0.483 r  U_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.963    U_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.161    -2.198 r  U_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.540    -1.658    U_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.629 r  U_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=19456, routed)       0.868    -0.761    U_basys3_top/ecg_core_inst/MemorySpace_memory_space_12/nonTrivGen.core/mb/memBase/ColGen[0].RowGen[0].baseMem/clk
    RAMB36_X1Y22         RAMB36E1                                     r  U_basys3_top/ecg_core_inst/MemorySpace_memory_space_12/nonTrivGen.core/mb/memBase/ColGen[0].RowGen[0].baseMem/mem_array_reg_0/CLKARDCLK
                         clock pessimism              0.255    -0.506    
    RAMB36_X1Y22         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[0])
                                                      0.296    -0.210    U_basys3_top/ecg_core_inst/MemorySpace_memory_space_12/nonTrivGen.core/mb/memBase/ColGen[0].RowGen[0].baseMem/mem_array_reg_0
  -------------------------------------------------------------------
                         required time                          0.210    
                         arrival time                          -0.072    
  -------------------------------------------------------------------
                         slack                                  0.138    

Slack (MET) :             0.138ns  (arrival time - required time)
  Source:                 U_basys3_top/ecg_core_inst/MemorySpace_memory_space_12/nonTrivGen.core/srr/qDGt1.NTB.Wgen[1].queue_array_reg[1][2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            U_basys3_top/ecg_core_inst/MemorySpace_memory_space_12/nonTrivGen.core/mb/memBase/ColGen[0].RowGen[0].baseMem/mem_array_reg_0/DIADI[0]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.486ns  (logic 0.209ns (43.033%)  route 0.277ns (56.967%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.052ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.761ns
    Source Clock Delay      (SCD):    -0.558ns
    Clock Pessimism Removal (CPR):    -0.255ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    N13                                               0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    U_clk_wiz_0/inst/clk_in1
    N13                  IBUF (Prop_ibuf_I_O)         0.295     0.295 r  U_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.735    U_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.375    -1.640 r  U_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.495    -1.146    U_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.120 r  U_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=19456, routed)       0.562    -0.558    U_basys3_top/ecg_core_inst/MemorySpace_memory_space_12/nonTrivGen.core/srr/clk
    SLICE_X62Y110        FDRE                                         r  U_basys3_top/ecg_core_inst/MemorySpace_memory_space_12/nonTrivGen.core/srr/qDGt1.NTB.Wgen[1].queue_array_reg[1][2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y110        FDRE (Prop_fdre_C_Q)         0.164    -0.394 f  U_basys3_top/ecg_core_inst/MemorySpace_memory_space_12/nonTrivGen.core/srr/qDGt1.NTB.Wgen[1].queue_array_reg[1][2]/Q
                         net (fo=1, routed)           0.081    -0.312    U_basys3_top/ecg_core_inst/MemorySpace_memory_space_12/nonTrivGen.core/srr/qDGt1.NTB.Wgen[1].queue_array_reg[1][2]
    SLICE_X63Y110        LUT3 (Prop_lut3_I0_O)        0.045    -0.267 f  U_basys3_top/ecg_core_inst/MemorySpace_memory_space_12/nonTrivGen.core/srr/data_out[2]_INST_0/O
                         net (fo=1, routed)           0.195    -0.072    U_basys3_top/ecg_core_inst/MemorySpace_memory_space_12/nonTrivGen.core/mb/memBase/ColGen[0].RowGen[0].baseMem/datain[0]
    RAMB36_X1Y22         RAMB36E1                                     f  U_basys3_top/ecg_core_inst/MemorySpace_memory_space_12/nonTrivGen.core/mb/memBase/ColGen[0].RowGen[0].baseMem/mem_array_reg_0/DIADI[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    N13                                               0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    U_clk_wiz_0/inst/clk_in1
    N13                  IBUF (Prop_ibuf_I_O)         0.483     0.483 r  U_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.963    U_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.161    -2.198 r  U_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.540    -1.658    U_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.629 r  U_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=19456, routed)       0.868    -0.761    U_basys3_top/ecg_core_inst/MemorySpace_memory_space_12/nonTrivGen.core/mb/memBase/ColGen[0].RowGen[0].baseMem/clk
    RAMB36_X1Y22         RAMB36E1                                     r  U_basys3_top/ecg_core_inst/MemorySpace_memory_space_12/nonTrivGen.core/mb/memBase/ColGen[0].RowGen[0].baseMem/mem_array_reg_0/CLKARDCLK
                         clock pessimism              0.255    -0.506    
    RAMB36_X1Y22         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[0])
                                                      0.296    -0.210    U_basys3_top/ecg_core_inst/MemorySpace_memory_space_12/nonTrivGen.core/mb/memBase/ColGen[0].RowGen[0].baseMem/mem_array_reg_0
  -------------------------------------------------------------------
                         required time                          0.210    
                         arrival time                          -0.072    
  -------------------------------------------------------------------
                         slack                                  0.138    

Slack (MET) :             0.139ns  (arrival time - required time)
  Source:                 U_basys3_top/ecg_core_inst/computeMSE_instance/data_path.type_cast_8197_inst_block.type_cast_8197_inst/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/noBypass.read_data_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            U_basys3_top/ecg_core_inst/computeMSE_instance/data_path.type_cast_8236_inst_block.type_cast_8236_inst/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/noBypass.read_data_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.272ns  (logic 0.186ns (68.270%)  route 0.086ns (31.730%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.679ns
    Source Clock Delay      (SCD):    -0.445ns
    Clock Pessimism Removal (CPR):    -0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    N13                                               0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    U_clk_wiz_0/inst/clk_in1
    N13                  IBUF (Prop_ibuf_I_O)         0.295     0.295 r  U_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.735    U_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.375    -1.640 r  U_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.495    -1.146    U_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.120 r  U_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=19456, routed)       0.030    -1.090    U_basys3_top/ecg_core_inst/gcGen_2/cgInst/clock_in
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.064 r  U_basys3_top/ecg_core_inst/gcGen_2/cgInst/cgInst/O
                         net (fo=3447, routed)        0.618    -0.445    U_basys3_top/ecg_core_inst/computeMSE_instance/data_path.type_cast_8197_inst_block.type_cast_8197_inst/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/clk
    SLICE_X55Y22         FDRE                                         r  U_basys3_top/ecg_core_inst/computeMSE_instance/data_path.type_cast_8197_inst_block.type_cast_8197_inst/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/noBypass.read_data_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y22         FDRE (Prop_fdre_C_Q)         0.141    -0.304 r  U_basys3_top/ecg_core_inst/computeMSE_instance/data_path.type_cast_8197_inst_block.type_cast_8197_inst/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/noBypass.read_data_reg[10]/Q
                         net (fo=1, routed)           0.086    -0.218    U_basys3_top/ecg_core_inst/computeMSE_instance/data_path.phi_stmt_8192.phi/idata[10]
    SLICE_X54Y22         LUT4 (Prop_lut4_I2_O)        0.045    -0.173 r  U_basys3_top/ecg_core_inst/computeMSE_instance/data_path.phi_stmt_8192.phi/odata[10]_INST_0/O
                         net (fo=1, routed)           0.000    -0.173    U_basys3_top/ecg_core_inst/computeMSE_instance/data_path.type_cast_8236_inst_block.type_cast_8236_inst/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/write_data[10]
    SLICE_X54Y22         FDRE                                         r  U_basys3_top/ecg_core_inst/computeMSE_instance/data_path.type_cast_8236_inst_block.type_cast_8236_inst/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/noBypass.read_data_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    N13                                               0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    U_clk_wiz_0/inst/clk_in1
    N13                  IBUF (Prop_ibuf_I_O)         0.483     0.483 r  U_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.963    U_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.161    -2.198 r  U_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.540    -1.658    U_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.629 r  U_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=19456, routed)       0.033    -1.596    U_basys3_top/ecg_core_inst/gcGen_2/cgInst/clock_in
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.567 r  U_basys3_top/ecg_core_inst/gcGen_2/cgInst/cgInst/O
                         net (fo=3447, routed)        0.889    -0.679    U_basys3_top/ecg_core_inst/computeMSE_instance/data_path.type_cast_8236_inst_block.type_cast_8236_inst/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/clk
    SLICE_X54Y22         FDRE                                         r  U_basys3_top/ecg_core_inst/computeMSE_instance/data_path.type_cast_8236_inst_block.type_cast_8236_inst/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/noBypass.read_data_reg[10]/C
                         clock pessimism              0.246    -0.432    
    SLICE_X54Y22         FDRE (Hold_fdre_C_D)         0.120    -0.312    U_basys3_top/ecg_core_inst/computeMSE_instance/data_path.type_cast_8236_inst_block.type_cast_8236_inst/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/noBypass.read_data_reg[10]
  -------------------------------------------------------------------
                         required time                          0.312    
                         arrival time                          -0.173    
  -------------------------------------------------------------------
                         slack                                  0.139    

Slack (MET) :             0.139ns  (arrival time - required time)
  Source:                 U_basys3_top/ecg_core_inst/computeMSE_instance/data_path.type_cast_8197_inst_block.type_cast_8197_inst/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/noBypass.read_data_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            U_basys3_top/ecg_core_inst/computeMSE_instance/data_path.type_cast_8236_inst_block.type_cast_8236_inst/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/noBypass.read_data_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.272ns  (logic 0.186ns (68.270%)  route 0.086ns (31.730%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.679ns
    Source Clock Delay      (SCD):    -0.445ns
    Clock Pessimism Removal (CPR):    -0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    N13                                               0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    U_clk_wiz_0/inst/clk_in1
    N13                  IBUF (Prop_ibuf_I_O)         0.295     0.295 r  U_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.735    U_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.375    -1.640 r  U_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.495    -1.146    U_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.120 r  U_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=19456, routed)       0.030    -1.090    U_basys3_top/ecg_core_inst/gcGen_2/cgInst/clock_in
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.064 r  U_basys3_top/ecg_core_inst/gcGen_2/cgInst/cgInst/O
                         net (fo=3447, routed)        0.618    -0.445    U_basys3_top/ecg_core_inst/computeMSE_instance/data_path.type_cast_8197_inst_block.type_cast_8197_inst/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/clk
    SLICE_X55Y22         FDRE                                         r  U_basys3_top/ecg_core_inst/computeMSE_instance/data_path.type_cast_8197_inst_block.type_cast_8197_inst/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/noBypass.read_data_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y22         FDRE (Prop_fdre_C_Q)         0.141    -0.304 f  U_basys3_top/ecg_core_inst/computeMSE_instance/data_path.type_cast_8197_inst_block.type_cast_8197_inst/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/noBypass.read_data_reg[10]/Q
                         net (fo=1, routed)           0.086    -0.218    U_basys3_top/ecg_core_inst/computeMSE_instance/data_path.phi_stmt_8192.phi/idata[10]
    SLICE_X54Y22         LUT4 (Prop_lut4_I2_O)        0.045    -0.173 f  U_basys3_top/ecg_core_inst/computeMSE_instance/data_path.phi_stmt_8192.phi/odata[10]_INST_0/O
                         net (fo=1, routed)           0.000    -0.173    U_basys3_top/ecg_core_inst/computeMSE_instance/data_path.type_cast_8236_inst_block.type_cast_8236_inst/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/write_data[10]
    SLICE_X54Y22         FDRE                                         f  U_basys3_top/ecg_core_inst/computeMSE_instance/data_path.type_cast_8236_inst_block.type_cast_8236_inst/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/noBypass.read_data_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    N13                                               0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    U_clk_wiz_0/inst/clk_in1
    N13                  IBUF (Prop_ibuf_I_O)         0.483     0.483 r  U_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.963    U_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.161    -2.198 r  U_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.540    -1.658    U_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.629 r  U_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=19456, routed)       0.033    -1.596    U_basys3_top/ecg_core_inst/gcGen_2/cgInst/clock_in
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.567 r  U_basys3_top/ecg_core_inst/gcGen_2/cgInst/cgInst/O
                         net (fo=3447, routed)        0.889    -0.679    U_basys3_top/ecg_core_inst/computeMSE_instance/data_path.type_cast_8236_inst_block.type_cast_8236_inst/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/clk
    SLICE_X54Y22         FDRE                                         r  U_basys3_top/ecg_core_inst/computeMSE_instance/data_path.type_cast_8236_inst_block.type_cast_8236_inst/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/noBypass.read_data_reg[10]/C
                         clock pessimism              0.246    -0.432    
    SLICE_X54Y22         FDRE (Hold_fdre_C_D)         0.120    -0.312    U_basys3_top/ecg_core_inst/computeMSE_instance/data_path.type_cast_8236_inst_block.type_cast_8236_inst/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/noBypass.read_data_reg[10]
  -------------------------------------------------------------------
                         required time                          0.312    
                         arrival time                          -0.173    
  -------------------------------------------------------------------
                         slack                                  0.139    

Slack (MET) :             0.139ns  (arrival time - required time)
  Source:                 U_basys3_top/ecg_core_inst/MemorySpace_memory_space_20/nonTrivGen.core/mb/read_data_base_reg_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            U_basys3_top/ecg_core_inst/beatDaemon_instance/data_path.LoadGroup0.LoadComplete/odemux/bufGen[0].BufBlock.ub/NotRevisedCase.ShallowCase.ulReg/noBypass.read_data_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.272ns  (logic 0.186ns (68.270%)  route 0.086ns (31.730%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.799ns
    Source Clock Delay      (SCD):    -0.559ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    N13                                               0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    U_clk_wiz_0/inst/clk_in1
    N13                  IBUF (Prop_ibuf_I_O)         0.295     0.295 r  U_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.735    U_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.375    -1.640 r  U_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.495    -1.146    U_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.120 r  U_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=19456, routed)       0.561    -0.559    U_basys3_top/ecg_core_inst/MemorySpace_memory_space_20/nonTrivGen.core/mb/clk
    SLICE_X55Y90         FDRE                                         r  U_basys3_top/ecg_core_inst/MemorySpace_memory_space_20/nonTrivGen.core/mb/read_data_base_reg_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y90         FDRE (Prop_fdre_C_Q)         0.141    -0.418 r  U_basys3_top/ecg_core_inst/MemorySpace_memory_space_20/nonTrivGen.core/mb/read_data_base_reg_reg[11]/Q
                         net (fo=1, routed)           0.086    -0.332    U_basys3_top/ecg_core_inst/MemorySpace_memory_space_20/nonTrivGen.core/mb/read_data_base_reg[11]
    SLICE_X54Y90         LUT3 (Prop_lut3_I1_O)        0.045    -0.287 r  U_basys3_top/ecg_core_inst/MemorySpace_memory_space_20/nonTrivGen.core/mb/read_data[11]_INST_0/O
                         net (fo=1, routed)           0.000    -0.287    U_basys3_top/ecg_core_inst/beatDaemon_instance/data_path.LoadGroup0.LoadComplete/odemux/bufGen[0].BufBlock.ub/NotRevisedCase.ShallowCase.ulReg/write_data[11]
    SLICE_X54Y90         FDRE                                         r  U_basys3_top/ecg_core_inst/beatDaemon_instance/data_path.LoadGroup0.LoadComplete/odemux/bufGen[0].BufBlock.ub/NotRevisedCase.ShallowCase.ulReg/noBypass.read_data_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    N13                                               0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    U_clk_wiz_0/inst/clk_in1
    N13                  IBUF (Prop_ibuf_I_O)         0.483     0.483 r  U_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.963    U_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.161    -2.198 r  U_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.540    -1.658    U_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.629 r  U_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=19456, routed)       0.831    -0.799    U_basys3_top/ecg_core_inst/beatDaemon_instance/data_path.LoadGroup0.LoadComplete/odemux/bufGen[0].BufBlock.ub/NotRevisedCase.ShallowCase.ulReg/clk
    SLICE_X54Y90         FDRE                                         r  U_basys3_top/ecg_core_inst/beatDaemon_instance/data_path.LoadGroup0.LoadComplete/odemux/bufGen[0].BufBlock.ub/NotRevisedCase.ShallowCase.ulReg/noBypass.read_data_reg[11]/C
                         clock pessimism              0.253    -0.546    
    SLICE_X54Y90         FDRE (Hold_fdre_C_D)         0.120    -0.426    U_basys3_top/ecg_core_inst/beatDaemon_instance/data_path.LoadGroup0.LoadComplete/odemux/bufGen[0].BufBlock.ub/NotRevisedCase.ShallowCase.ulReg/noBypass.read_data_reg[11]
  -------------------------------------------------------------------
                         required time                          0.426    
                         arrival time                          -0.287    
  -------------------------------------------------------------------
                         slack                                  0.139    

Slack (MET) :             0.139ns  (arrival time - required time)
  Source:                 U_basys3_top/ecg_core_inst/MemorySpace_memory_space_20/nonTrivGen.core/mb/read_data_base_reg_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            U_basys3_top/ecg_core_inst/beatDaemon_instance/data_path.LoadGroup0.LoadComplete/odemux/bufGen[0].BufBlock.ub/NotRevisedCase.ShallowCase.ulReg/noBypass.read_data_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.272ns  (logic 0.186ns (68.270%)  route 0.086ns (31.730%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.799ns
    Source Clock Delay      (SCD):    -0.559ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    N13                                               0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    U_clk_wiz_0/inst/clk_in1
    N13                  IBUF (Prop_ibuf_I_O)         0.295     0.295 r  U_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.735    U_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.375    -1.640 r  U_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.495    -1.146    U_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.120 r  U_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=19456, routed)       0.561    -0.559    U_basys3_top/ecg_core_inst/MemorySpace_memory_space_20/nonTrivGen.core/mb/clk
    SLICE_X55Y90         FDRE                                         r  U_basys3_top/ecg_core_inst/MemorySpace_memory_space_20/nonTrivGen.core/mb/read_data_base_reg_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y90         FDRE (Prop_fdre_C_Q)         0.141    -0.418 f  U_basys3_top/ecg_core_inst/MemorySpace_memory_space_20/nonTrivGen.core/mb/read_data_base_reg_reg[11]/Q
                         net (fo=1, routed)           0.086    -0.332    U_basys3_top/ecg_core_inst/MemorySpace_memory_space_20/nonTrivGen.core/mb/read_data_base_reg[11]
    SLICE_X54Y90         LUT3 (Prop_lut3_I1_O)        0.045    -0.287 f  U_basys3_top/ecg_core_inst/MemorySpace_memory_space_20/nonTrivGen.core/mb/read_data[11]_INST_0/O
                         net (fo=1, routed)           0.000    -0.287    U_basys3_top/ecg_core_inst/beatDaemon_instance/data_path.LoadGroup0.LoadComplete/odemux/bufGen[0].BufBlock.ub/NotRevisedCase.ShallowCase.ulReg/write_data[11]
    SLICE_X54Y90         FDRE                                         f  U_basys3_top/ecg_core_inst/beatDaemon_instance/data_path.LoadGroup0.LoadComplete/odemux/bufGen[0].BufBlock.ub/NotRevisedCase.ShallowCase.ulReg/noBypass.read_data_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    N13                                               0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    U_clk_wiz_0/inst/clk_in1
    N13                  IBUF (Prop_ibuf_I_O)         0.483     0.483 r  U_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.963    U_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.161    -2.198 r  U_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.540    -1.658    U_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.629 r  U_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=19456, routed)       0.831    -0.799    U_basys3_top/ecg_core_inst/beatDaemon_instance/data_path.LoadGroup0.LoadComplete/odemux/bufGen[0].BufBlock.ub/NotRevisedCase.ShallowCase.ulReg/clk
    SLICE_X54Y90         FDRE                                         r  U_basys3_top/ecg_core_inst/beatDaemon_instance/data_path.LoadGroup0.LoadComplete/odemux/bufGen[0].BufBlock.ub/NotRevisedCase.ShallowCase.ulReg/noBypass.read_data_reg[11]/C
                         clock pessimism              0.253    -0.546    
    SLICE_X54Y90         FDRE (Hold_fdre_C_D)         0.120    -0.426    U_basys3_top/ecg_core_inst/beatDaemon_instance/data_path.LoadGroup0.LoadComplete/odemux/bufGen[0].BufBlock.ub/NotRevisedCase.ShallowCase.ulReg/noBypass.read_data_reg[11]
  -------------------------------------------------------------------
                         required time                          0.426    
                         arrival time                          -0.287    
  -------------------------------------------------------------------
                         slack                                  0.139    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_clk_wiz_0_1
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { U_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.170         20.000      17.830     RAMB18_X2Y36     U_basys3_top/ecg_core_inst/MemorySpace_memory_space_0/nonTrivGen.core/mb/memBase/ColGen[0].RowGen[0].baseMem/mem_array_reg/CLKARDCLK
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       20.000      193.360    MMCME2_ADV_X0Y1  U_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.130         10.000      8.870      SLICE_X46Y12     U_basys3_top/ecg_core_inst/MemorySpace_memory_space_10/nonTrivGen.core/mb/memBase/ColGen[0].RowGen[0].baseMem/mem_array_reg_0_15_0_5/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.130         10.000      8.870      SLICE_X14Y32     U_basys3_top/ecg_core_inst/fp32_mul_for_ecg_instance/in_buffer/NotRevisedCase.ShallowCase.bufGt0.bufPipe/qDGt1.NTB.DistribRam.distrib_ram_inst/mem_array_reg_0_1_60_65/RAMA/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_0_1
  To Clock:  clkfbout_clk_wiz_0_1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        8.408ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_0_1
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { U_clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I              n/a            1.592         10.000      8.408      BUFGCTRL_X0Y6    U_clk_wiz_0/inst/clkf_buf/I
Max Period  n/a     MMCME2_ADV/CLKFBIN  n/a            100.000       10.000      90.000     MMCME2_ADV_X0Y1  U_clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN



---------------------------------------------------------------------------------------------------
From Clock:  usb_clk
  To Clock:  usb_clk

Setup :            0  Failing Endpoints,  Worst Slack        6.817ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.243ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             6.817ns  (required time - arrival time)
  Source:                 usb_data[1]
                            (input port clocked by usb_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_usb_reg_fe/reg_datao_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by usb_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             usb_clk
  Path Type:              Setup (Max at Fast Process Corner)
  Requirement:            10.000ns  (usb_clk rise@10.000ns - usb_clk rise@0.000ns)
  Data Path Delay:        2.617ns  (logic 0.441ns (16.864%)  route 2.176ns (83.136%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            2.000ns
  Clock Path Skew:        1.484ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.484ns = ( 11.484 - 10.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock usb_clk rise edge)    0.000     0.000 r  
                         input delay                  2.000     2.000    
    B6                                                0.000     2.000 r  usb_data[1] (INOUT)
                         net (fo=1, unset)            0.000     2.000    usb_data_IOBUF[1]_inst/IO
    B6                   IBUF (Prop_ibuf_I_O)         0.441     2.441 r  usb_data_IOBUF[1]_inst/IBUF/O
                         net (fo=2, routed)           2.176     4.617    U_usb_reg_fe/usb_din[1]
    SLICE_X0Y124         FDRE                                         r  U_usb_reg_fe/reg_datao_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock usb_clk rise edge)   10.000    10.000 r  
    F5                                                0.000    10.000 r  usb_clk (IN)
                         net (fo=0)                   0.000    10.000    usb_clk
    F5                   IBUF (Prop_ibuf_I_O)         0.229    10.229 r  clkibuf/O
                         net (fo=1, routed)           0.644    10.873    usb_clk_bufg
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    10.899 r  clkbuf/O
                         net (fo=8, routed)           0.585    11.484    U_usb_reg_fe/usb_clk
    SLICE_X0Y124         FDRE                                         r  U_usb_reg_fe/reg_datao_reg[1]/C
                         clock pessimism              0.000    11.484    
                         clock uncertainty           -0.035    11.449    
    SLICE_X0Y124         FDRE (Setup_fdre_C_D)       -0.014    11.435    U_usb_reg_fe/reg_datao_reg[1]
  -------------------------------------------------------------------
                         required time                         11.435    
                         arrival time                          -4.617    
  -------------------------------------------------------------------
                         slack                                  6.817    

Slack (MET) :             6.817ns  (required time - arrival time)
  Source:                 usb_data[1]
                            (input port clocked by usb_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_usb_reg_fe/reg_datao_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by usb_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             usb_clk
  Path Type:              Setup (Max at Fast Process Corner)
  Requirement:            10.000ns  (usb_clk rise@10.000ns - usb_clk rise@0.000ns)
  Data Path Delay:        2.617ns  (logic 0.441ns (16.864%)  route 2.176ns (83.136%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            2.000ns
  Clock Path Skew:        1.484ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.484ns = ( 11.484 - 10.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock usb_clk rise edge)    0.000     0.000 r  
                         input delay                  2.000     2.000    
    B6                                                0.000     2.000 f  usb_data[1] (INOUT)
                         net (fo=1, unset)            0.000     2.000    usb_data_IOBUF[1]_inst/IO
    B6                   IBUF (Prop_ibuf_I_O)         0.441     2.441 f  usb_data_IOBUF[1]_inst/IBUF/O
                         net (fo=2, routed)           2.176     4.617    U_usb_reg_fe/usb_din[1]
    SLICE_X0Y124         FDRE                                         f  U_usb_reg_fe/reg_datao_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock usb_clk rise edge)   10.000    10.000 r  
    F5                                                0.000    10.000 r  usb_clk (IN)
                         net (fo=0)                   0.000    10.000    usb_clk
    F5                   IBUF (Prop_ibuf_I_O)         0.229    10.229 r  clkibuf/O
                         net (fo=1, routed)           0.644    10.873    usb_clk_bufg
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    10.899 r  clkbuf/O
                         net (fo=8, routed)           0.585    11.484    U_usb_reg_fe/usb_clk
    SLICE_X0Y124         FDRE                                         r  U_usb_reg_fe/reg_datao_reg[1]/C
                         clock pessimism              0.000    11.484    
                         clock uncertainty           -0.035    11.449    
    SLICE_X0Y124         FDRE (Setup_fdre_C_D)       -0.014    11.435    U_usb_reg_fe/reg_datao_reg[1]
  -------------------------------------------------------------------
                         required time                         11.435    
                         arrival time                          -4.617    
  -------------------------------------------------------------------
                         slack                                  6.817    

Slack (MET) :             7.347ns  (required time - arrival time)
  Source:                 usb_data[1]
                            (input port clocked by usb_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_usb_reg_fe/reg_datao_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by usb_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             usb_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (usb_clk rise@10.000ns - usb_clk rise@0.000ns)
  Data Path Delay:        4.918ns  (logic 1.417ns (28.803%)  route 3.502ns (71.197%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            2.000ns
  Clock Path Skew:        4.348ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.348ns = ( 14.348 - 10.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock usb_clk rise edge)    0.000     0.000 r  
                         input delay                  2.000     2.000    
    B6                                                0.000     2.000 r  usb_data[1] (INOUT)
                         net (fo=1, unset)            0.000     2.000    usb_data_IOBUF[1]_inst/IO
    B6                   IBUF (Prop_ibuf_I_O)         1.417     3.417 r  usb_data_IOBUF[1]_inst/IBUF/O
                         net (fo=2, routed)           3.502     6.918    U_usb_reg_fe/usb_din[1]
    SLICE_X0Y124         FDRE                                         r  U_usb_reg_fe/reg_datao_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock usb_clk rise edge)   10.000    10.000 r  
    F5                                                0.000    10.000 r  usb_clk (IN)
                         net (fo=0)                   0.000    10.000    usb_clk
    F5                   IBUF (Prop_ibuf_I_O)         1.326    11.326 r  clkibuf/O
                         net (fo=1, routed)           1.628    12.954    usb_clk_bufg
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    13.031 r  clkbuf/O
                         net (fo=8, routed)           1.316    14.348    U_usb_reg_fe/usb_clk
    SLICE_X0Y124         FDRE                                         r  U_usb_reg_fe/reg_datao_reg[1]/C
                         clock pessimism              0.000    14.348    
                         clock uncertainty           -0.035    14.312    
    SLICE_X0Y124         FDRE (Setup_fdre_C_D)       -0.047    14.265    U_usb_reg_fe/reg_datao_reg[1]
  -------------------------------------------------------------------
                         required time                         14.265    
                         arrival time                          -6.918    
  -------------------------------------------------------------------
                         slack                                  7.347    

Slack (MET) :             7.347ns  (required time - arrival time)
  Source:                 usb_data[1]
                            (input port clocked by usb_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_usb_reg_fe/reg_datao_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by usb_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             usb_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (usb_clk rise@10.000ns - usb_clk rise@0.000ns)
  Data Path Delay:        4.918ns  (logic 1.417ns (28.803%)  route 3.502ns (71.197%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            2.000ns
  Clock Path Skew:        4.348ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.348ns = ( 14.348 - 10.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock usb_clk rise edge)    0.000     0.000 r  
                         input delay                  2.000     2.000    
    B6                                                0.000     2.000 f  usb_data[1] (INOUT)
                         net (fo=1, unset)            0.000     2.000    usb_data_IOBUF[1]_inst/IO
    B6                   IBUF (Prop_ibuf_I_O)         1.417     3.417 f  usb_data_IOBUF[1]_inst/IBUF/O
                         net (fo=2, routed)           3.502     6.918    U_usb_reg_fe/usb_din[1]
    SLICE_X0Y124         FDRE                                         f  U_usb_reg_fe/reg_datao_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock usb_clk rise edge)   10.000    10.000 r  
    F5                                                0.000    10.000 r  usb_clk (IN)
                         net (fo=0)                   0.000    10.000    usb_clk
    F5                   IBUF (Prop_ibuf_I_O)         1.326    11.326 r  clkibuf/O
                         net (fo=1, routed)           1.628    12.954    usb_clk_bufg
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    13.031 r  clkbuf/O
                         net (fo=8, routed)           1.316    14.348    U_usb_reg_fe/usb_clk
    SLICE_X0Y124         FDRE                                         r  U_usb_reg_fe/reg_datao_reg[1]/C
                         clock pessimism              0.000    14.348    
                         clock uncertainty           -0.035    14.312    
    SLICE_X0Y124         FDRE (Setup_fdre_C_D)       -0.047    14.265    U_usb_reg_fe/reg_datao_reg[1]
  -------------------------------------------------------------------
                         required time                         14.265    
                         arrival time                          -6.918    
  -------------------------------------------------------------------
                         slack                                  7.347    

Slack (MET) :             7.454ns  (required time - arrival time)
  Source:                 pushbutton
                            (input port clocked by usb_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_usb_reg_fe/isoutreg_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by usb_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             usb_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (usb_clk rise@10.000ns - usb_clk rise@0.000ns)
  Data Path Delay:        6.424ns  (logic 1.537ns (23.928%)  route 4.887ns (76.072%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Input Delay:            0.500ns
  Clock Path Skew:        4.381ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.381ns = ( 14.381 - 10.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock usb_clk rise edge)    0.000     0.000 r  
                         input delay                  0.500     0.500    
    R1                                                0.000     0.500 r  pushbutton (IN)
                         net (fo=0)                   0.000     0.500    pushbutton
    R1                   IBUF (Prop_ibuf_I_O)         1.432     1.932 r  pushbutton_IBUF_inst/O
                         net (fo=4, routed)           4.887     6.819    U_usb_reg_fe/rst
    SLICE_X89Y86         LUT2 (Prop_lut2_I1_O)        0.105     6.924 r  U_usb_reg_fe/isoutreg[2]_i_1/O
                         net (fo=1, routed)           0.000     6.924    U_usb_reg_fe/isoutreg[2]_i_1_n_0
    SLICE_X89Y86         FDRE                                         r  U_usb_reg_fe/isoutreg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock usb_clk rise edge)   10.000    10.000 r  
    F5                                                0.000    10.000 r  usb_clk (IN)
                         net (fo=0)                   0.000    10.000    usb_clk
    F5                   IBUF (Prop_ibuf_I_O)         1.326    11.326 r  clkibuf/O
                         net (fo=1, routed)           1.628    12.954    usb_clk_bufg
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    13.031 r  clkbuf/O
                         net (fo=8, routed)           1.350    14.381    U_usb_reg_fe/usb_clk
    SLICE_X89Y86         FDRE                                         r  U_usb_reg_fe/isoutreg_reg[2]/C
                         clock pessimism              0.000    14.381    
                         clock uncertainty           -0.035    14.346    
    SLICE_X89Y86         FDRE (Setup_fdre_C_D)        0.032    14.378    U_usb_reg_fe/isoutreg_reg[2]
  -------------------------------------------------------------------
                         required time                         14.378    
                         arrival time                          -6.924    
  -------------------------------------------------------------------
                         slack                                  7.454    

Slack (MET) :             7.454ns  (required time - arrival time)
  Source:                 pushbutton
                            (input port clocked by usb_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_usb_reg_fe/isoutreg_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by usb_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             usb_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (usb_clk rise@10.000ns - usb_clk rise@0.000ns)
  Data Path Delay:        6.424ns  (logic 1.537ns (23.928%)  route 4.887ns (76.072%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Input Delay:            0.500ns
  Clock Path Skew:        4.381ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.381ns = ( 14.381 - 10.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock usb_clk rise edge)    0.000     0.000 r  
                         input delay                  0.500     0.500    
    R1                                                0.000     0.500 f  pushbutton (IN)
                         net (fo=0)                   0.000     0.500    pushbutton
    R1                   IBUF (Prop_ibuf_I_O)         1.432     1.932 f  pushbutton_IBUF_inst/O
                         net (fo=4, routed)           4.887     6.819    U_usb_reg_fe/rst
    SLICE_X89Y86         LUT2 (Prop_lut2_I1_O)        0.105     6.924 f  U_usb_reg_fe/isoutreg[2]_i_1/O
                         net (fo=1, routed)           0.000     6.924    U_usb_reg_fe/isoutreg[2]_i_1_n_0
    SLICE_X89Y86         FDRE                                         f  U_usb_reg_fe/isoutreg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock usb_clk rise edge)   10.000    10.000 r  
    F5                                                0.000    10.000 r  usb_clk (IN)
                         net (fo=0)                   0.000    10.000    usb_clk
    F5                   IBUF (Prop_ibuf_I_O)         1.326    11.326 r  clkibuf/O
                         net (fo=1, routed)           1.628    12.954    usb_clk_bufg
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    13.031 r  clkbuf/O
                         net (fo=8, routed)           1.350    14.381    U_usb_reg_fe/usb_clk
    SLICE_X89Y86         FDRE                                         r  U_usb_reg_fe/isoutreg_reg[2]/C
                         clock pessimism              0.000    14.381    
                         clock uncertainty           -0.035    14.346    
    SLICE_X89Y86         FDRE (Setup_fdre_C_D)        0.032    14.378    U_usb_reg_fe/isoutreg_reg[2]
  -------------------------------------------------------------------
                         required time                         14.378    
                         arrival time                          -6.924    
  -------------------------------------------------------------------
                         slack                                  7.454    

Slack (MET) :             7.460ns  (required time - arrival time)
  Source:                 pushbutton
                            (input port clocked by usb_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_usb_reg_fe/isoutreg_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by usb_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             usb_clk
  Path Type:              Setup (Max at Fast Process Corner)
  Requirement:            10.000ns  (usb_clk rise@10.000ns - usb_clk rise@0.000ns)
  Data Path Delay:        3.520ns  (logic 0.513ns (14.565%)  route 3.008ns (85.435%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Input Delay:            0.500ns
  Clock Path Skew:        1.502ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.502ns = ( 11.502 - 10.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock usb_clk rise edge)    0.000     0.000 r  
                         input delay                  0.500     0.500    
    R1                                                0.000     0.500 r  pushbutton (IN)
                         net (fo=0)                   0.000     0.500    pushbutton
    R1                   IBUF (Prop_ibuf_I_O)         0.457     0.957 r  pushbutton_IBUF_inst/O
                         net (fo=4, routed)           3.008     3.964    U_usb_reg_fe/rst
    SLICE_X89Y86         LUT2 (Prop_lut2_I1_O)        0.056     4.020 r  U_usb_reg_fe/isoutreg[2]_i_1/O
                         net (fo=1, routed)           0.000     4.020    U_usb_reg_fe/isoutreg[2]_i_1_n_0
    SLICE_X89Y86         FDRE                                         r  U_usb_reg_fe/isoutreg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock usb_clk rise edge)   10.000    10.000 r  
    F5                                                0.000    10.000 r  usb_clk (IN)
                         net (fo=0)                   0.000    10.000    usb_clk
    F5                   IBUF (Prop_ibuf_I_O)         0.229    10.229 r  clkibuf/O
                         net (fo=1, routed)           0.644    10.873    usb_clk_bufg
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    10.899 r  clkbuf/O
                         net (fo=8, routed)           0.603    11.502    U_usb_reg_fe/usb_clk
    SLICE_X89Y86         FDRE                                         r  U_usb_reg_fe/isoutreg_reg[2]/C
                         clock pessimism              0.000    11.502    
                         clock uncertainty           -0.035    11.466    
    SLICE_X89Y86         FDRE (Setup_fdre_C_D)        0.014    11.480    U_usb_reg_fe/isoutreg_reg[2]
  -------------------------------------------------------------------
                         required time                         11.480    
                         arrival time                          -4.020    
  -------------------------------------------------------------------
                         slack                                  7.460    

Slack (MET) :             7.460ns  (required time - arrival time)
  Source:                 pushbutton
                            (input port clocked by usb_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_usb_reg_fe/isoutreg_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by usb_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             usb_clk
  Path Type:              Setup (Max at Fast Process Corner)
  Requirement:            10.000ns  (usb_clk rise@10.000ns - usb_clk rise@0.000ns)
  Data Path Delay:        3.520ns  (logic 0.513ns (14.565%)  route 3.008ns (85.435%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Input Delay:            0.500ns
  Clock Path Skew:        1.502ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.502ns = ( 11.502 - 10.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock usb_clk rise edge)    0.000     0.000 r  
                         input delay                  0.500     0.500    
    R1                                                0.000     0.500 f  pushbutton (IN)
                         net (fo=0)                   0.000     0.500    pushbutton
    R1                   IBUF (Prop_ibuf_I_O)         0.457     0.957 f  pushbutton_IBUF_inst/O
                         net (fo=4, routed)           3.008     3.964    U_usb_reg_fe/rst
    SLICE_X89Y86         LUT2 (Prop_lut2_I1_O)        0.056     4.020 f  U_usb_reg_fe/isoutreg[2]_i_1/O
                         net (fo=1, routed)           0.000     4.020    U_usb_reg_fe/isoutreg[2]_i_1_n_0
    SLICE_X89Y86         FDRE                                         f  U_usb_reg_fe/isoutreg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock usb_clk rise edge)   10.000    10.000 r  
    F5                                                0.000    10.000 r  usb_clk (IN)
                         net (fo=0)                   0.000    10.000    usb_clk
    F5                   IBUF (Prop_ibuf_I_O)         0.229    10.229 r  clkibuf/O
                         net (fo=1, routed)           0.644    10.873    usb_clk_bufg
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    10.899 r  clkbuf/O
                         net (fo=8, routed)           0.603    11.502    U_usb_reg_fe/usb_clk
    SLICE_X89Y86         FDRE                                         r  U_usb_reg_fe/isoutreg_reg[2]/C
                         clock pessimism              0.000    11.502    
                         clock uncertainty           -0.035    11.466    
    SLICE_X89Y86         FDRE (Setup_fdre_C_D)        0.014    11.480    U_usb_reg_fe/isoutreg_reg[2]
  -------------------------------------------------------------------
                         required time                         11.480    
                         arrival time                          -4.020    
  -------------------------------------------------------------------
                         slack                                  7.460    

Slack (MET) :             7.504ns  (required time - arrival time)
  Source:                 usb_wrn
                            (input port clocked by usb_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_usb_reg_fe/usb_wrn_r_reg/D
                            (rising edge-triggered cell FDRE clocked by usb_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             usb_clk
  Path Type:              Setup (Max at Fast Process Corner)
  Requirement:            10.000ns  (usb_clk rise@10.000ns - usb_clk rise@0.000ns)
  Data Path Delay:        1.938ns  (logic 0.440ns (22.706%)  route 1.498ns (77.294%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            2.000ns
  Clock Path Skew:        1.497ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.497ns = ( 11.497 - 10.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock usb_clk rise edge)    0.000     0.000 r  
                         input delay                  2.000     2.000    
    C2                                                0.000     2.000 r  usb_wrn (IN)
                         net (fo=0)                   0.000     2.000    usb_wrn
    C2                   IBUF (Prop_ibuf_I_O)         0.440     2.440 r  usb_wrn_IBUF_inst/O
                         net (fo=1, routed)           1.498     3.938    U_usb_reg_fe/usb_wrn
    SLICE_X89Y137        FDRE                                         r  U_usb_reg_fe/usb_wrn_r_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock usb_clk rise edge)   10.000    10.000 r  
    F5                                                0.000    10.000 r  usb_clk (IN)
                         net (fo=0)                   0.000    10.000    usb_clk
    F5                   IBUF (Prop_ibuf_I_O)         0.229    10.229 r  clkibuf/O
                         net (fo=1, routed)           0.644    10.873    usb_clk_bufg
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    10.899 r  clkbuf/O
                         net (fo=8, routed)           0.598    11.497    U_usb_reg_fe/usb_clk
    SLICE_X89Y137        FDRE                                         r  U_usb_reg_fe/usb_wrn_r_reg/C
                         clock pessimism              0.000    11.497    
                         clock uncertainty           -0.035    11.462    
    SLICE_X89Y137        FDRE (Setup_fdre_C_D)       -0.019    11.443    U_usb_reg_fe/usb_wrn_r_reg
  -------------------------------------------------------------------
                         required time                         11.443    
                         arrival time                          -3.938    
  -------------------------------------------------------------------
                         slack                                  7.504    

Slack (MET) :             7.504ns  (required time - arrival time)
  Source:                 usb_wrn
                            (input port clocked by usb_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_usb_reg_fe/usb_wrn_r_reg/D
                            (rising edge-triggered cell FDRE clocked by usb_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             usb_clk
  Path Type:              Setup (Max at Fast Process Corner)
  Requirement:            10.000ns  (usb_clk rise@10.000ns - usb_clk rise@0.000ns)
  Data Path Delay:        1.938ns  (logic 0.440ns (22.706%)  route 1.498ns (77.294%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            2.000ns
  Clock Path Skew:        1.497ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.497ns = ( 11.497 - 10.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock usb_clk rise edge)    0.000     0.000 r  
                         input delay                  2.000     2.000    
    C2                                                0.000     2.000 f  usb_wrn (IN)
                         net (fo=0)                   0.000     2.000    usb_wrn
    C2                   IBUF (Prop_ibuf_I_O)         0.440     2.440 f  usb_wrn_IBUF_inst/O
                         net (fo=1, routed)           1.498     3.938    U_usb_reg_fe/usb_wrn
    SLICE_X89Y137        FDRE                                         f  U_usb_reg_fe/usb_wrn_r_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock usb_clk rise edge)   10.000    10.000 r  
    F5                                                0.000    10.000 r  usb_clk (IN)
                         net (fo=0)                   0.000    10.000    usb_clk
    F5                   IBUF (Prop_ibuf_I_O)         0.229    10.229 r  clkibuf/O
                         net (fo=1, routed)           0.644    10.873    usb_clk_bufg
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    10.899 r  clkbuf/O
                         net (fo=8, routed)           0.598    11.497    U_usb_reg_fe/usb_clk
    SLICE_X89Y137        FDRE                                         r  U_usb_reg_fe/usb_wrn_r_reg/C
                         clock pessimism              0.000    11.497    
                         clock uncertainty           -0.035    11.462    
    SLICE_X89Y137        FDRE (Setup_fdre_C_D)       -0.019    11.443    U_usb_reg_fe/usb_wrn_r_reg
  -------------------------------------------------------------------
                         required time                         11.443    
                         arrival time                          -3.938    
  -------------------------------------------------------------------
                         slack                                  7.504    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.243ns  (arrival time - required time)
  Source:                 U_usb_reg_fe/isoutreg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by usb_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_usb_reg_fe/isoutreg_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by usb_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             usb_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (usb_clk rise@0.000ns - usb_clk rise@0.000ns)
  Data Path Delay:        0.350ns  (logic 0.183ns (52.281%)  route 0.167ns (47.719%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.018ns
    Source Clock Delay      (SCD):    1.502ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock usb_clk rise edge)    0.000     0.000 r  
    F5                                                0.000     0.000 r  usb_clk (IN)
                         net (fo=0)                   0.000     0.000    usb_clk
    F5                   IBUF (Prop_ibuf_I_O)         0.229     0.229 r  clkibuf/O
                         net (fo=1, routed)           0.644     0.873    usb_clk_bufg
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.899 r  clkbuf/O
                         net (fo=8, routed)           0.603     1.502    U_usb_reg_fe/usb_clk
    SLICE_X89Y86         FDRE                                         r  U_usb_reg_fe/isoutreg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y86         FDRE (Prop_fdre_C_Q)         0.141     1.643 r  U_usb_reg_fe/isoutreg_reg[0]/Q
                         net (fo=2, routed)           0.167     1.810    U_usb_reg_fe/isoutreg[0]
    SLICE_X89Y86         LUT2 (Prop_lut2_I0_O)        0.042     1.852 r  U_usb_reg_fe/isoutreg[1]_i_1/O
                         net (fo=1, routed)           0.000     1.852    U_usb_reg_fe/isoutreg[1]_i_1_n_0
    SLICE_X89Y86         FDRE                                         r  U_usb_reg_fe/isoutreg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock usb_clk rise edge)    0.000     0.000 r  
    F5                                                0.000     0.000 r  usb_clk (IN)
                         net (fo=0)                   0.000     0.000    usb_clk
    F5                   IBUF (Prop_ibuf_I_O)         0.417     0.417 r  clkibuf/O
                         net (fo=1, routed)           0.699     1.115    usb_clk_bufg
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.144 r  clkbuf/O
                         net (fo=8, routed)           0.874     2.018    U_usb_reg_fe/usb_clk
    SLICE_X89Y86         FDRE                                         r  U_usb_reg_fe/isoutreg_reg[1]/C
                         clock pessimism             -0.516     1.502    
    SLICE_X89Y86         FDRE (Hold_fdre_C_D)         0.107     1.609    U_usb_reg_fe/isoutreg_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.609    
                         arrival time                           1.852    
  -------------------------------------------------------------------
                         slack                                  0.243    

Slack (MET) :             0.243ns  (arrival time - required time)
  Source:                 U_usb_reg_fe/isoutreg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by usb_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_usb_reg_fe/isoutreg_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by usb_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             usb_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (usb_clk rise@0.000ns - usb_clk rise@0.000ns)
  Data Path Delay:        0.350ns  (logic 0.183ns (52.281%)  route 0.167ns (47.719%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.018ns
    Source Clock Delay      (SCD):    1.502ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock usb_clk rise edge)    0.000     0.000 r  
    F5                                                0.000     0.000 r  usb_clk (IN)
                         net (fo=0)                   0.000     0.000    usb_clk
    F5                   IBUF (Prop_ibuf_I_O)         0.229     0.229 r  clkibuf/O
                         net (fo=1, routed)           0.644     0.873    usb_clk_bufg
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.899 r  clkbuf/O
                         net (fo=8, routed)           0.603     1.502    U_usb_reg_fe/usb_clk
    SLICE_X89Y86         FDRE                                         r  U_usb_reg_fe/isoutreg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y86         FDRE (Prop_fdre_C_Q)         0.141     1.643 f  U_usb_reg_fe/isoutreg_reg[0]/Q
                         net (fo=2, routed)           0.167     1.810    U_usb_reg_fe/isoutreg[0]
    SLICE_X89Y86         LUT2 (Prop_lut2_I0_O)        0.042     1.852 f  U_usb_reg_fe/isoutreg[1]_i_1/O
                         net (fo=1, routed)           0.000     1.852    U_usb_reg_fe/isoutreg[1]_i_1_n_0
    SLICE_X89Y86         FDRE                                         f  U_usb_reg_fe/isoutreg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock usb_clk rise edge)    0.000     0.000 r  
    F5                                                0.000     0.000 r  usb_clk (IN)
                         net (fo=0)                   0.000     0.000    usb_clk
    F5                   IBUF (Prop_ibuf_I_O)         0.417     0.417 r  clkibuf/O
                         net (fo=1, routed)           0.699     1.115    usb_clk_bufg
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.144 r  clkbuf/O
                         net (fo=8, routed)           0.874     2.018    U_usb_reg_fe/usb_clk
    SLICE_X89Y86         FDRE                                         r  U_usb_reg_fe/isoutreg_reg[1]/C
                         clock pessimism             -0.516     1.502    
    SLICE_X89Y86         FDRE (Hold_fdre_C_D)         0.107     1.609    U_usb_reg_fe/isoutreg_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.609    
                         arrival time                           1.852    
  -------------------------------------------------------------------
                         slack                                  0.243    

Slack (MET) :             0.278ns  (arrival time - required time)
  Source:                 U_usb_reg_fe/isoutreg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by usb_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_usb_reg_fe/isoutreg_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by usb_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             usb_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (usb_clk rise@0.000ns - usb_clk rise@0.000ns)
  Data Path Delay:        0.370ns  (logic 0.227ns (61.346%)  route 0.143ns (38.654%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.018ns
    Source Clock Delay      (SCD):    1.502ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock usb_clk rise edge)    0.000     0.000 r  
    F5                                                0.000     0.000 r  usb_clk (IN)
                         net (fo=0)                   0.000     0.000    usb_clk
    F5                   IBUF (Prop_ibuf_I_O)         0.229     0.229 r  clkibuf/O
                         net (fo=1, routed)           0.644     0.873    usb_clk_bufg
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.899 r  clkbuf/O
                         net (fo=8, routed)           0.603     1.502    U_usb_reg_fe/usb_clk
    SLICE_X89Y86         FDRE                                         r  U_usb_reg_fe/isoutreg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y86         FDRE (Prop_fdre_C_Q)         0.128     1.630 r  U_usb_reg_fe/isoutreg_reg[1]/Q
                         net (fo=2, routed)           0.143     1.773    U_usb_reg_fe/isoutreg[1]
    SLICE_X89Y86         LUT2 (Prop_lut2_I0_O)        0.099     1.872 r  U_usb_reg_fe/isoutreg[2]_i_1/O
                         net (fo=1, routed)           0.000     1.872    U_usb_reg_fe/isoutreg[2]_i_1_n_0
    SLICE_X89Y86         FDRE                                         r  U_usb_reg_fe/isoutreg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock usb_clk rise edge)    0.000     0.000 r  
    F5                                                0.000     0.000 r  usb_clk (IN)
                         net (fo=0)                   0.000     0.000    usb_clk
    F5                   IBUF (Prop_ibuf_I_O)         0.417     0.417 r  clkibuf/O
                         net (fo=1, routed)           0.699     1.115    usb_clk_bufg
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.144 r  clkbuf/O
                         net (fo=8, routed)           0.874     2.018    U_usb_reg_fe/usb_clk
    SLICE_X89Y86         FDRE                                         r  U_usb_reg_fe/isoutreg_reg[2]/C
                         clock pessimism             -0.516     1.502    
    SLICE_X89Y86         FDRE (Hold_fdre_C_D)         0.092     1.594    U_usb_reg_fe/isoutreg_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.594    
                         arrival time                           1.872    
  -------------------------------------------------------------------
                         slack                                  0.278    

Slack (MET) :             0.278ns  (arrival time - required time)
  Source:                 U_usb_reg_fe/isoutreg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by usb_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_usb_reg_fe/isoutreg_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by usb_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             usb_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (usb_clk rise@0.000ns - usb_clk rise@0.000ns)
  Data Path Delay:        0.370ns  (logic 0.227ns (61.346%)  route 0.143ns (38.654%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.018ns
    Source Clock Delay      (SCD):    1.502ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock usb_clk rise edge)    0.000     0.000 r  
    F5                                                0.000     0.000 r  usb_clk (IN)
                         net (fo=0)                   0.000     0.000    usb_clk
    F5                   IBUF (Prop_ibuf_I_O)         0.229     0.229 r  clkibuf/O
                         net (fo=1, routed)           0.644     0.873    usb_clk_bufg
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.899 r  clkbuf/O
                         net (fo=8, routed)           0.603     1.502    U_usb_reg_fe/usb_clk
    SLICE_X89Y86         FDRE                                         r  U_usb_reg_fe/isoutreg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y86         FDRE (Prop_fdre_C_Q)         0.128     1.630 f  U_usb_reg_fe/isoutreg_reg[1]/Q
                         net (fo=2, routed)           0.143     1.773    U_usb_reg_fe/isoutreg[1]
    SLICE_X89Y86         LUT2 (Prop_lut2_I0_O)        0.099     1.872 f  U_usb_reg_fe/isoutreg[2]_i_1/O
                         net (fo=1, routed)           0.000     1.872    U_usb_reg_fe/isoutreg[2]_i_1_n_0
    SLICE_X89Y86         FDRE                                         f  U_usb_reg_fe/isoutreg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock usb_clk rise edge)    0.000     0.000 r  
    F5                                                0.000     0.000 r  usb_clk (IN)
                         net (fo=0)                   0.000     0.000    usb_clk
    F5                   IBUF (Prop_ibuf_I_O)         0.417     0.417 r  clkibuf/O
                         net (fo=1, routed)           0.699     1.115    usb_clk_bufg
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.144 r  clkbuf/O
                         net (fo=8, routed)           0.874     2.018    U_usb_reg_fe/usb_clk
    SLICE_X89Y86         FDRE                                         r  U_usb_reg_fe/isoutreg_reg[2]/C
                         clock pessimism             -0.516     1.502    
    SLICE_X89Y86         FDRE (Hold_fdre_C_D)         0.092     1.594    U_usb_reg_fe/isoutreg_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.594    
                         arrival time                           1.872    
  -------------------------------------------------------------------
                         slack                                  0.278    

Slack (MET) :             0.298ns  (arrival time - required time)
  Source:                 U_usb_reg_fe/usb_rdn_r_reg/C
                            (rising edge-triggered cell FDRE clocked by usb_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_usb_reg_fe/isoutreg_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by usb_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             usb_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (usb_clk rise@0.000ns - usb_clk rise@0.000ns)
  Data Path Delay:        0.389ns  (logic 0.186ns (47.826%)  route 0.203ns (52.174%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.018ns
    Source Clock Delay      (SCD):    1.502ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock usb_clk rise edge)    0.000     0.000 r  
    F5                                                0.000     0.000 r  usb_clk (IN)
                         net (fo=0)                   0.000     0.000    usb_clk
    F5                   IBUF (Prop_ibuf_I_O)         0.229     0.229 r  clkibuf/O
                         net (fo=1, routed)           0.644     0.873    usb_clk_bufg
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.899 r  clkbuf/O
                         net (fo=8, routed)           0.603     1.502    U_usb_reg_fe/usb_clk
    SLICE_X89Y86         FDRE                                         r  U_usb_reg_fe/usb_rdn_r_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y86         FDRE (Prop_fdre_C_Q)         0.141     1.643 f  U_usb_reg_fe/usb_rdn_r_reg/Q
                         net (fo=2, routed)           0.203     1.846    U_usb_reg_fe/usb_rdn_r
    SLICE_X89Y86         LUT2 (Prop_lut2_I0_O)        0.045     1.891 r  U_usb_reg_fe/isoutreg[0]_i_1/O
                         net (fo=1, routed)           0.000     1.891    U_usb_reg_fe/isoutreg[0]_i_1_n_0
    SLICE_X89Y86         FDRE                                         r  U_usb_reg_fe/isoutreg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock usb_clk rise edge)    0.000     0.000 r  
    F5                                                0.000     0.000 r  usb_clk (IN)
                         net (fo=0)                   0.000     0.000    usb_clk
    F5                   IBUF (Prop_ibuf_I_O)         0.417     0.417 r  clkibuf/O
                         net (fo=1, routed)           0.699     1.115    usb_clk_bufg
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.144 r  clkbuf/O
                         net (fo=8, routed)           0.874     2.018    U_usb_reg_fe/usb_clk
    SLICE_X89Y86         FDRE                                         r  U_usb_reg_fe/isoutreg_reg[0]/C
                         clock pessimism             -0.516     1.502    
    SLICE_X89Y86         FDRE (Hold_fdre_C_D)         0.091     1.593    U_usb_reg_fe/isoutreg_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.593    
                         arrival time                           1.891    
  -------------------------------------------------------------------
                         slack                                  0.298    

Slack (MET) :             0.298ns  (arrival time - required time)
  Source:                 U_usb_reg_fe/usb_rdn_r_reg/C
                            (rising edge-triggered cell FDRE clocked by usb_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_usb_reg_fe/isoutreg_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by usb_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             usb_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (usb_clk rise@0.000ns - usb_clk rise@0.000ns)
  Data Path Delay:        0.389ns  (logic 0.186ns (47.826%)  route 0.203ns (52.174%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.018ns
    Source Clock Delay      (SCD):    1.502ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock usb_clk rise edge)    0.000     0.000 r  
    F5                                                0.000     0.000 r  usb_clk (IN)
                         net (fo=0)                   0.000     0.000    usb_clk
    F5                   IBUF (Prop_ibuf_I_O)         0.229     0.229 r  clkibuf/O
                         net (fo=1, routed)           0.644     0.873    usb_clk_bufg
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.899 r  clkbuf/O
                         net (fo=8, routed)           0.603     1.502    U_usb_reg_fe/usb_clk
    SLICE_X89Y86         FDRE                                         r  U_usb_reg_fe/usb_rdn_r_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y86         FDRE (Prop_fdre_C_Q)         0.141     1.643 r  U_usb_reg_fe/usb_rdn_r_reg/Q
                         net (fo=2, routed)           0.203     1.846    U_usb_reg_fe/usb_rdn_r
    SLICE_X89Y86         LUT2 (Prop_lut2_I0_O)        0.045     1.891 f  U_usb_reg_fe/isoutreg[0]_i_1/O
                         net (fo=1, routed)           0.000     1.891    U_usb_reg_fe/isoutreg[0]_i_1_n_0
    SLICE_X89Y86         FDRE                                         f  U_usb_reg_fe/isoutreg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock usb_clk rise edge)    0.000     0.000 r  
    F5                                                0.000     0.000 r  usb_clk (IN)
                         net (fo=0)                   0.000     0.000    usb_clk
    F5                   IBUF (Prop_ibuf_I_O)         0.417     0.417 r  clkibuf/O
                         net (fo=1, routed)           0.699     1.115    usb_clk_bufg
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.144 r  clkbuf/O
                         net (fo=8, routed)           0.874     2.018    U_usb_reg_fe/usb_clk
    SLICE_X89Y86         FDRE                                         r  U_usb_reg_fe/isoutreg_reg[0]/C
                         clock pessimism             -0.516     1.502    
    SLICE_X89Y86         FDRE (Hold_fdre_C_D)         0.091     1.593    U_usb_reg_fe/isoutreg_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.593    
                         arrival time                           1.891    
  -------------------------------------------------------------------
                         slack                                  0.298    

Slack (MET) :             0.499ns  (arrival time - required time)
  Source:                 U_usb_reg_fe/isoutreg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by usb_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_usb_reg_fe/isoutreg_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by usb_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             usb_clk
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (usb_clk rise@0.000ns - usb_clk rise@0.000ns)
  Data Path Delay:        0.736ns  (logic 0.403ns (54.753%)  route 0.333ns (45.247%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.651ns
    Source Clock Delay      (SCD):    4.381ns
    Clock Pessimism Removal (CPR):    0.269ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock usb_clk rise edge)    0.000     0.000 r  
    F5                                                0.000     0.000 r  usb_clk (IN)
                         net (fo=0)                   0.000     0.000    usb_clk
    F5                   IBUF (Prop_ibuf_I_O)         1.326     1.326 r  clkibuf/O
                         net (fo=1, routed)           1.628     2.954    usb_clk_bufg
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077     3.031 r  clkbuf/O
                         net (fo=8, routed)           1.350     4.381    U_usb_reg_fe/usb_clk
    SLICE_X89Y86         FDRE                                         r  U_usb_reg_fe/isoutreg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y86         FDRE (Prop_fdre_C_Q)         0.304     4.685 r  U_usb_reg_fe/isoutreg_reg[0]/Q
                         net (fo=2, routed)           0.333     5.018    U_usb_reg_fe/isoutreg[0]
    SLICE_X89Y86         LUT2 (Prop_lut2_I0_O)        0.099     5.117 r  U_usb_reg_fe/isoutreg[1]_i_1/O
                         net (fo=1, routed)           0.000     5.117    U_usb_reg_fe/isoutreg[1]_i_1_n_0
    SLICE_X89Y86         FDRE                                         r  U_usb_reg_fe/isoutreg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock usb_clk rise edge)    0.000     0.000 r  
    F5                                                0.000     0.000 r  usb_clk (IN)
                         net (fo=0)                   0.000     0.000    usb_clk
    F5                   IBUF (Prop_ibuf_I_O)         1.392     1.392 r  clkibuf/O
                         net (fo=1, routed)           1.717     3.109    usb_clk_bufg
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081     3.190 r  clkbuf/O
                         net (fo=8, routed)           1.461     4.651    U_usb_reg_fe/usb_clk
    SLICE_X89Y86         FDRE                                         r  U_usb_reg_fe/isoutreg_reg[1]/C
                         clock pessimism             -0.269     4.381    
    SLICE_X89Y86         FDRE (Hold_fdre_C_D)         0.237     4.618    U_usb_reg_fe/isoutreg_reg[1]
  -------------------------------------------------------------------
                         required time                         -4.618    
                         arrival time                           5.117    
  -------------------------------------------------------------------
                         slack                                  0.499    

Slack (MET) :             0.499ns  (arrival time - required time)
  Source:                 U_usb_reg_fe/isoutreg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by usb_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_usb_reg_fe/isoutreg_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by usb_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             usb_clk
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (usb_clk rise@0.000ns - usb_clk rise@0.000ns)
  Data Path Delay:        0.736ns  (logic 0.403ns (54.753%)  route 0.333ns (45.247%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.651ns
    Source Clock Delay      (SCD):    4.381ns
    Clock Pessimism Removal (CPR):    0.269ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock usb_clk rise edge)    0.000     0.000 r  
    F5                                                0.000     0.000 r  usb_clk (IN)
                         net (fo=0)                   0.000     0.000    usb_clk
    F5                   IBUF (Prop_ibuf_I_O)         1.326     1.326 r  clkibuf/O
                         net (fo=1, routed)           1.628     2.954    usb_clk_bufg
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077     3.031 r  clkbuf/O
                         net (fo=8, routed)           1.350     4.381    U_usb_reg_fe/usb_clk
    SLICE_X89Y86         FDRE                                         r  U_usb_reg_fe/isoutreg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y86         FDRE (Prop_fdre_C_Q)         0.304     4.685 f  U_usb_reg_fe/isoutreg_reg[0]/Q
                         net (fo=2, routed)           0.333     5.018    U_usb_reg_fe/isoutreg[0]
    SLICE_X89Y86         LUT2 (Prop_lut2_I0_O)        0.099     5.117 f  U_usb_reg_fe/isoutreg[1]_i_1/O
                         net (fo=1, routed)           0.000     5.117    U_usb_reg_fe/isoutreg[1]_i_1_n_0
    SLICE_X89Y86         FDRE                                         f  U_usb_reg_fe/isoutreg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock usb_clk rise edge)    0.000     0.000 r  
    F5                                                0.000     0.000 r  usb_clk (IN)
                         net (fo=0)                   0.000     0.000    usb_clk
    F5                   IBUF (Prop_ibuf_I_O)         1.392     1.392 r  clkibuf/O
                         net (fo=1, routed)           1.717     3.109    usb_clk_bufg
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081     3.190 r  clkbuf/O
                         net (fo=8, routed)           1.461     4.651    U_usb_reg_fe/usb_clk
    SLICE_X89Y86         FDRE                                         r  U_usb_reg_fe/isoutreg_reg[1]/C
                         clock pessimism             -0.269     4.381    
    SLICE_X89Y86         FDRE (Hold_fdre_C_D)         0.237     4.618    U_usb_reg_fe/isoutreg_reg[1]
  -------------------------------------------------------------------
                         required time                         -4.618    
                         arrival time                           5.117    
  -------------------------------------------------------------------
                         slack                                  0.499    

Slack (MET) :             0.541ns  (arrival time - required time)
  Source:                 U_usb_reg_fe/isoutreg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by usb_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_usb_reg_fe/isoutreg_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by usb_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             usb_clk
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (usb_clk rise@0.000ns - usb_clk rise@0.000ns)
  Data Path Delay:        0.763ns  (logic 0.473ns (61.990%)  route 0.290ns (38.010%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.651ns
    Source Clock Delay      (SCD):    4.381ns
    Clock Pessimism Removal (CPR):    0.269ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock usb_clk rise edge)    0.000     0.000 r  
    F5                                                0.000     0.000 r  usb_clk (IN)
                         net (fo=0)                   0.000     0.000    usb_clk
    F5                   IBUF (Prop_ibuf_I_O)         1.326     1.326 r  clkibuf/O
                         net (fo=1, routed)           1.628     2.954    usb_clk_bufg
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077     3.031 r  clkbuf/O
                         net (fo=8, routed)           1.350     4.381    U_usb_reg_fe/usb_clk
    SLICE_X89Y86         FDRE                                         r  U_usb_reg_fe/isoutreg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y86         FDRE (Prop_fdre_C_Q)         0.279     4.660 r  U_usb_reg_fe/isoutreg_reg[1]/Q
                         net (fo=2, routed)           0.290     4.950    U_usb_reg_fe/isoutreg[1]
    SLICE_X89Y86         LUT2 (Prop_lut2_I0_O)        0.194     5.144 r  U_usb_reg_fe/isoutreg[2]_i_1/O
                         net (fo=1, routed)           0.000     5.144    U_usb_reg_fe/isoutreg[2]_i_1_n_0
    SLICE_X89Y86         FDRE                                         r  U_usb_reg_fe/isoutreg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock usb_clk rise edge)    0.000     0.000 r  
    F5                                                0.000     0.000 r  usb_clk (IN)
                         net (fo=0)                   0.000     0.000    usb_clk
    F5                   IBUF (Prop_ibuf_I_O)         1.392     1.392 r  clkibuf/O
                         net (fo=1, routed)           1.717     3.109    usb_clk_bufg
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081     3.190 r  clkbuf/O
                         net (fo=8, routed)           1.461     4.651    U_usb_reg_fe/usb_clk
    SLICE_X89Y86         FDRE                                         r  U_usb_reg_fe/isoutreg_reg[2]/C
                         clock pessimism             -0.269     4.381    
    SLICE_X89Y86         FDRE (Hold_fdre_C_D)         0.222     4.603    U_usb_reg_fe/isoutreg_reg[2]
  -------------------------------------------------------------------
                         required time                         -4.603    
                         arrival time                           5.144    
  -------------------------------------------------------------------
                         slack                                  0.541    

Slack (MET) :             0.541ns  (arrival time - required time)
  Source:                 U_usb_reg_fe/isoutreg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by usb_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_usb_reg_fe/isoutreg_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by usb_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             usb_clk
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (usb_clk rise@0.000ns - usb_clk rise@0.000ns)
  Data Path Delay:        0.763ns  (logic 0.473ns (61.990%)  route 0.290ns (38.010%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.651ns
    Source Clock Delay      (SCD):    4.381ns
    Clock Pessimism Removal (CPR):    0.269ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock usb_clk rise edge)    0.000     0.000 r  
    F5                                                0.000     0.000 r  usb_clk (IN)
                         net (fo=0)                   0.000     0.000    usb_clk
    F5                   IBUF (Prop_ibuf_I_O)         1.326     1.326 r  clkibuf/O
                         net (fo=1, routed)           1.628     2.954    usb_clk_bufg
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077     3.031 r  clkbuf/O
                         net (fo=8, routed)           1.350     4.381    U_usb_reg_fe/usb_clk
    SLICE_X89Y86         FDRE                                         r  U_usb_reg_fe/isoutreg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y86         FDRE (Prop_fdre_C_Q)         0.279     4.660 f  U_usb_reg_fe/isoutreg_reg[1]/Q
                         net (fo=2, routed)           0.290     4.950    U_usb_reg_fe/isoutreg[1]
    SLICE_X89Y86         LUT2 (Prop_lut2_I0_O)        0.194     5.144 f  U_usb_reg_fe/isoutreg[2]_i_1/O
                         net (fo=1, routed)           0.000     5.144    U_usb_reg_fe/isoutreg[2]_i_1_n_0
    SLICE_X89Y86         FDRE                                         f  U_usb_reg_fe/isoutreg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock usb_clk rise edge)    0.000     0.000 r  
    F5                                                0.000     0.000 r  usb_clk (IN)
                         net (fo=0)                   0.000     0.000    usb_clk
    F5                   IBUF (Prop_ibuf_I_O)         1.392     1.392 r  clkibuf/O
                         net (fo=1, routed)           1.717     3.109    usb_clk_bufg
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081     3.190 r  clkbuf/O
                         net (fo=8, routed)           1.461     4.651    U_usb_reg_fe/usb_clk
    SLICE_X89Y86         FDRE                                         r  U_usb_reg_fe/isoutreg_reg[2]/C
                         clock pessimism             -0.269     4.381    
    SLICE_X89Y86         FDRE (Hold_fdre_C_D)         0.222     4.603    U_usb_reg_fe/isoutreg_reg[2]
  -------------------------------------------------------------------
                         required time                         -4.603    
                         arrival time                           5.144    
  -------------------------------------------------------------------
                         slack                                  0.541    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         usb_clk
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { usb_clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I   n/a            1.592         10.000      8.408      BUFGCTRL_X0Y16  clkbuf/I
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X89Y86    U_usb_reg_fe/isoutreg_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X89Y86    U_usb_reg_fe/isoutreg_reg[0]/C



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0_1
  To Clock:  clk_out1_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack        0.042ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.052ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.042ns  (required time - arrival time)
  Source:                 U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/in_buffer/NotRevisedCase.ShallowCase.ulReg/noBypass.read_data_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.extn_result_rptr/genSR[1].data_regs_reg[1][63]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        19.869ns  (logic 6.644ns (33.440%)  route 13.225ns (66.560%))
  Logic Levels:           37  (CARRY4=12 LUT2=6 LUT3=1 LUT4=6 LUT5=6 LUT6=5 MUXF7=1)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.845ns = ( 19.155 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.401ns
    Clock Pessimism Removal (CPR):    0.408ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    N13                                               0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    U_clk_wiz_0/inst/clk_in1
    N13                  IBUF (Prop_ibuf_I_O)         1.458     1.458 r  U_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.065     2.524    U_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.957    -3.434 r  U_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.441    -1.993    U_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081    -1.912 r  U_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=19456, routed)       1.511    -0.401    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/in_buffer/NotRevisedCase.ShallowCase.ulReg/clk
    SLICE_X33Y26         FDRE                                         r  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/in_buffer/NotRevisedCase.ShallowCase.ulReg/noBypass.read_data_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y26         FDRE (Prop_fdre_C_Q)         0.348    -0.053 r  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/in_buffer/NotRevisedCase.ShallowCase.ulReg/noBypass.read_data_reg[8]/Q
                         net (fo=5, routed)           0.847     0.794    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.volatile_operator_classFp32_3264/a[8]
    SLICE_X32Y24         LUT6 (Prop_lut6_I1_O)        0.242     1.036 f  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.volatile_operator_classFp32_3264/data_path.volatile_operator_classFpBase_661_i_8/O
                         net (fo=1, routed)           0.536     1.572    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.volatile_operator_classFp32_3264/data_path.volatile_operator_classFpBase_661_i_8_n_0
    SLICE_X32Y25         LUT4 (Prop_lut4_I2_O)        0.105     1.677 f  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.volatile_operator_classFp32_3264/data_path.volatile_operator_classFpBase_661_i_3/O
                         net (fo=8, routed)           0.395     2.072    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.volatile_operator_classFp32_3264/data_path.volatile_operator_classFpBase_661/mant_a_zero[0]
    SLICE_X35Y24         LUT3 (Prop_lut3_I0_O)        0.105     2.177 r  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.volatile_operator_classFp32_3264/data_path.volatile_operator_classFpBase_661/pos_denormal[0]_INST_0/O
                         net (fo=8, routed)           0.360     2.537    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_classify_utility_2945/f1_s_class[7]
    SLICE_X37Y24         LUT2 (Prop_lut2_I0_O)        0.105     2.642 r  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_classify_utility_2945/f1_denormal[0]_INST_0/O
                         net (fo=26, routed)          0.594     3.236    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_expDiffSingle_2951/f1_denormal[0]
    SLICE_X37Y25         LUT5 (Prop_lut5_I0_O)        0.105     3.341 f  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_expDiffSingle_2951/exp_ab_s[3]_INST_0_i_4/O
                         net (fo=1, routed)           0.336     3.677    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_expDiffSingle_2951/exp_ab_s[3]_INST_0_i_4_n_0
    SLICE_X39Y26         LUT6 (Prop_lut6_I5_O)        0.105     3.782 f  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_expDiffSingle_2951/exp_ab_s[3]_INST_0_i_1/O
                         net (fo=1, routed)           0.000     3.782    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_expDiffSingle_2951/exp_ab_s[3]_INST_0_i_1_n_0
    SLICE_X39Y26         MUXF7 (Prop_muxf7_I0_O)      0.178     3.960 f  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_expDiffSingle_2951/exp_ab_s[3]_INST_0/O
                         net (fo=3, routed)           0.729     4.689    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/exp_ab_3090_in[3]
    SLICE_X39Y23         LUT2 (Prop_lut2_I0_O)        0.252     4.941 r  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_u35_sr_special_2964_i_37/O
                         net (fo=1, routed)           0.000     4.941    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_u35_sr_special_2964_i_37_n_0
    SLICE_X39Y23         CARRY4 (Prop_carry4_S[0]_CO[2])
                                                      0.446     5.387 f  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_u35_sr_special_2964_i_31/CO[2]
                         net (fo=6, routed)           0.384     5.770    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/MUX_3137_wire_in1
    SLICE_X39Y24         LUT4 (Prop_lut4_I0_O)        0.261     6.031 r  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_u35_sr_special_2964_i_26/O
                         net (fo=55, routed)          0.830     6.862    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_u35_sr_special_2964/S[4]
    SLICE_X41Y23         LUT4 (Prop_lut4_I0_O)        0.105     6.967 f  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_u35_sr_special_2964/Y[5]_INST_0_i_2/O
                         net (fo=9, routed)           0.850     7.817    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_u35_sr_special_2964/Y[5]_INST_0_i_2_n_0
    SLICE_X47Y23         LUT6 (Prop_lut6_I0_O)        0.105     7.922 r  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_u35_sr_special_2964/Y[4]_INST_0_i_1/O
                         net (fo=1, routed)           0.451     8.372    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_u35_sr_special_2964/Y[4]_INST_0_i_1_n_0
    SLICE_X47Y24         LUT5 (Prop_lut5_I0_O)        0.105     8.477 r  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_u35_sr_special_2964/Y[4]_INST_0/O
                         net (fo=2, routed)           0.257     8.735    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/Y[4]
    SLICE_X44Y24         LUT6 (Prop_lut6_I5_O)        0.105     8.840 r  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_adder_35_with_carry_3000_i_31/O
                         net (fo=3, routed)           0.660     9.500    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_adder_35_with_carry_3000/A[4]
    SLICE_X43Y24         LUT4 (Prop_lut4_I0_O)        0.105     9.605 r  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_adder_35_with_carry_3000/SUM[3]_INST_0_i_6/O
                         net (fo=1, routed)           0.000     9.605    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_adder_35_with_carry_3000/SUM[3]_INST_0_i_6_n_0
    SLICE_X43Y24         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.332     9.937 r  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_adder_35_with_carry_3000/SUM[3]_INST_0/CO[3]
                         net (fo=1, routed)           0.008     9.945    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_adder_35_with_carry_3000/SUM[3]_INST_0_n_0
    SLICE_X43Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    10.043 r  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_adder_35_with_carry_3000/SUM[7]_INST_0/CO[3]
                         net (fo=1, routed)           0.000    10.043    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_adder_35_with_carry_3000/SUM[7]_INST_0_n_0
    SLICE_X43Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    10.141 r  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_adder_35_with_carry_3000/SUM[11]_INST_0/CO[3]
                         net (fo=1, routed)           0.000    10.141    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_adder_35_with_carry_3000/SUM[11]_INST_0_n_0
    SLICE_X43Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    10.239 r  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_adder_35_with_carry_3000/SUM[15]_INST_0/CO[3]
                         net (fo=1, routed)           0.000    10.239    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_adder_35_with_carry_3000/SUM[15]_INST_0_n_0
    SLICE_X43Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    10.337 r  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_adder_35_with_carry_3000/SUM[19]_INST_0/CO[3]
                         net (fo=1, routed)           0.000    10.337    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_adder_35_with_carry_3000/SUM[19]_INST_0_n_0
    SLICE_X43Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    10.435 r  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_adder_35_with_carry_3000/SUM[23]_INST_0/CO[3]
                         net (fo=1, routed)           0.000    10.435    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_adder_35_with_carry_3000/SUM[23]_INST_0_n_0
    SLICE_X43Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    10.533 r  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_adder_35_with_carry_3000/SUM[27]_INST_0/CO[3]
                         net (fo=1, routed)           0.000    10.533    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_adder_35_with_carry_3000/SUM[27]_INST_0_n_0
    SLICE_X43Y31         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.260    10.793 r  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_adder_35_with_carry_3000/SUM[31]_INST_0/O[3]
                         net (fo=37, routed)          0.375    11.167    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/mantissa_added_35_3259_in[34]
    SLICE_X42Y30         LUT5 (Prop_lut5_I1_O)        0.257    11.424 r  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_i35_sll_3024_i_28/O
                         net (fo=6, routed)           0.714    12.138    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_find_leftmost_35_3020/data_path.volatile_operator_find_left_32_2566/data_path.volatile_operator_find_left_16_2522/data_path.volatile_operator_find_left_8_2490/data_path.volatile_operator_find_left_4_856/fp_4[1]
    SLICE_X40Y29         LUT4 (Prop_lut4_I3_O)        0.105    12.243 r  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_find_leftmost_35_3020/data_path.volatile_operator_find_left_32_2566/data_path.volatile_operator_find_left_16_2522/data_path.volatile_operator_find_left_8_2490/data_path.volatile_operator_find_left_4_856/found[0]_INST_0/O
                         net (fo=4, routed)           0.489    12.732    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_find_leftmost_35_3020/data_path.volatile_operator_find_left_32_2566/data_path.volatile_operator_find_left_16_2522/data_path.volatile_operator_find_left_8_2490/position[2]
    SLICE_X39Y28         LUT2 (Prop_lut2_I0_O)        0.105    12.837 r  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_find_leftmost_35_3020/data_path.volatile_operator_find_left_32_2566/data_path.volatile_operator_find_left_16_2522/data_path.volatile_operator_find_left_8_2490/found[0]_INST_0/O
                         net (fo=4, routed)           0.598    13.435    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_find_leftmost_35_3020/data_path.volatile_operator_find_left_32_2566/data_path.volatile_operator_find_left_16_2522/found_lower_2876
    SLICE_X37Y29         LUT2 (Prop_lut2_I1_O)        0.105    13.540 r  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_find_leftmost_35_3020/data_path.volatile_operator_find_left_32_2566/data_path.volatile_operator_find_left_16_2522/found[0]_INST_0/O
                         net (fo=5, routed)           0.387    13.927    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_find_leftmost_35_3020/data_path.volatile_operator_find_left_32_2566/found_lower_2915
    SLICE_X31Y30         LUT2 (Prop_lut2_I1_O)        0.105    14.032 r  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_find_leftmost_35_3020/data_path.volatile_operator_find_left_32_2566/found[0]_INST_0/O
                         net (fo=6, routed)           0.661    14.692    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_find_leftmost_35_3020/found_lower_2975
    SLICE_X35Y29         LUT4 (Prop_lut4_I1_O)        0.124    14.816 r  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_find_leftmost_35_3020/position[3]_INST_0/O
                         net (fo=8, routed)           0.623    15.439    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/position[3]
    SLICE_X36Y30         LUT5 (Prop_lut5_I0_O)        0.267    15.706 r  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.extn_result_rptr_i_63/O
                         net (fo=2, routed)           0.321    16.027    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.extn_result_rptr_i_63_n_0
    SLICE_X37Y31         LUT5 (Prop_lut5_I0_O)        0.105    16.132 r  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.extn_result_rptr_i_67/O
                         net (fo=1, routed)           0.000    16.132    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.extn_result_rptr_i_67_n_0
    SLICE_X37Y31         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.440    16.572 r  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.extn_result_rptr_i_55/CO[3]
                         net (fo=1, routed)           0.000    16.572    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.extn_result_rptr_i_55_n_0
    SLICE_X37Y32         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.132    16.704 r  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.extn_result_rptr_i_54/CO[1]
                         net (fo=12, routed)          0.556    17.260    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.extn_result_rptr_i_54_n_2
    SLICE_X35Y33         LUT2 (Prop_lut2_I0_O)        0.275    17.535 r  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.needs_norm_rptr_i_8/O
                         net (fo=1, routed)           0.000    17.535    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.needs_norm_rptr_i_8_n_0
    SLICE_X35Y33         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457    17.992 r  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.needs_norm_rptr_i_3/CO[3]
                         net (fo=3, routed)           0.539    18.530    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/result25_in
    SLICE_X33Y34         LUT6 (Prop_lut6_I4_O)        0.105    18.635 r  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.needs_norm_rptr_i_2/O
                         net (fo=46, routed)          0.727    19.362    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.needs_norm_rptr_i_2_n_0
    SLICE_X36Y33         LUT5 (Prop_lut5_I0_O)        0.105    19.467 r  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.extn_result_rptr_i_16/O
                         net (fo=1, routed)           0.000    19.467    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.extn_result_rptr/data_in[63]
    SLICE_X36Y33         FDRE                                         r  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.extn_result_rptr/genSR[1].data_regs_reg[1][63]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    N13                                               0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    U_clk_wiz_0/inst/clk_in1
    N13                  IBUF (Prop_ibuf_I_O)         1.392    21.392 r  U_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004    22.396    U_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.093    16.302 r  U_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.374    17.676    U_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    17.753 r  U_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=19456, routed)       1.402    19.155    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.extn_result_rptr/clk
    SLICE_X36Y33         FDRE                                         r  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.extn_result_rptr/genSR[1].data_regs_reg[1][63]/C
                         clock pessimism              0.408    19.563    
                         clock uncertainty           -0.084    19.479    
    SLICE_X36Y33         FDRE (Setup_fdre_C_D)        0.030    19.509    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.extn_result_rptr/genSR[1].data_regs_reg[1][63]
  -------------------------------------------------------------------
                         required time                         19.509    
                         arrival time                         -19.467    
  -------------------------------------------------------------------
                         slack                                  0.042    

Slack (MET) :             0.042ns  (required time - arrival time)
  Source:                 U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/in_buffer/NotRevisedCase.ShallowCase.ulReg/noBypass.read_data_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.extn_result_rptr/genSR[1].data_regs_reg[1][63]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        19.869ns  (logic 6.644ns (33.440%)  route 13.225ns (66.560%))
  Logic Levels:           37  (CARRY4=12 LUT2=6 LUT3=1 LUT4=6 LUT5=6 LUT6=5 MUXF7=1)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.845ns = ( 19.155 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.401ns
    Clock Pessimism Removal (CPR):    0.408ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    N13                                               0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    U_clk_wiz_0/inst/clk_in1
    N13                  IBUF (Prop_ibuf_I_O)         1.458     1.458 r  U_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.065     2.524    U_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.957    -3.434 r  U_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.441    -1.993    U_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081    -1.912 r  U_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=19456, routed)       1.511    -0.401    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/in_buffer/NotRevisedCase.ShallowCase.ulReg/clk
    SLICE_X33Y26         FDRE                                         r  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/in_buffer/NotRevisedCase.ShallowCase.ulReg/noBypass.read_data_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y26         FDRE (Prop_fdre_C_Q)         0.348    -0.053 r  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/in_buffer/NotRevisedCase.ShallowCase.ulReg/noBypass.read_data_reg[8]/Q
                         net (fo=5, routed)           0.847     0.794    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.volatile_operator_classFp32_3264/a[8]
    SLICE_X32Y24         LUT6 (Prop_lut6_I1_O)        0.242     1.036 f  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.volatile_operator_classFp32_3264/data_path.volatile_operator_classFpBase_661_i_8/O
                         net (fo=1, routed)           0.536     1.572    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.volatile_operator_classFp32_3264/data_path.volatile_operator_classFpBase_661_i_8_n_0
    SLICE_X32Y25         LUT4 (Prop_lut4_I2_O)        0.105     1.677 f  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.volatile_operator_classFp32_3264/data_path.volatile_operator_classFpBase_661_i_3/O
                         net (fo=8, routed)           0.395     2.072    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.volatile_operator_classFp32_3264/data_path.volatile_operator_classFpBase_661/mant_a_zero[0]
    SLICE_X35Y24         LUT3 (Prop_lut3_I0_O)        0.105     2.177 r  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.volatile_operator_classFp32_3264/data_path.volatile_operator_classFpBase_661/pos_denormal[0]_INST_0/O
                         net (fo=8, routed)           0.360     2.537    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_classify_utility_2945/f1_s_class[7]
    SLICE_X37Y24         LUT2 (Prop_lut2_I0_O)        0.105     2.642 r  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_classify_utility_2945/f1_denormal[0]_INST_0/O
                         net (fo=26, routed)          0.594     3.236    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_expDiffSingle_2951/f1_denormal[0]
    SLICE_X37Y25         LUT5 (Prop_lut5_I0_O)        0.105     3.341 f  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_expDiffSingle_2951/exp_ab_s[3]_INST_0_i_4/O
                         net (fo=1, routed)           0.336     3.677    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_expDiffSingle_2951/exp_ab_s[3]_INST_0_i_4_n_0
    SLICE_X39Y26         LUT6 (Prop_lut6_I5_O)        0.105     3.782 f  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_expDiffSingle_2951/exp_ab_s[3]_INST_0_i_1/O
                         net (fo=1, routed)           0.000     3.782    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_expDiffSingle_2951/exp_ab_s[3]_INST_0_i_1_n_0
    SLICE_X39Y26         MUXF7 (Prop_muxf7_I0_O)      0.178     3.960 f  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_expDiffSingle_2951/exp_ab_s[3]_INST_0/O
                         net (fo=3, routed)           0.729     4.689    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/exp_ab_3090_in[3]
    SLICE_X39Y23         LUT2 (Prop_lut2_I0_O)        0.252     4.941 r  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_u35_sr_special_2964_i_37/O
                         net (fo=1, routed)           0.000     4.941    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_u35_sr_special_2964_i_37_n_0
    SLICE_X39Y23         CARRY4 (Prop_carry4_S[0]_CO[2])
                                                      0.446     5.387 f  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_u35_sr_special_2964_i_31/CO[2]
                         net (fo=6, routed)           0.384     5.770    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/MUX_3137_wire_in1
    SLICE_X39Y24         LUT4 (Prop_lut4_I0_O)        0.261     6.031 r  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_u35_sr_special_2964_i_26/O
                         net (fo=55, routed)          0.830     6.862    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_u35_sr_special_2964/S[4]
    SLICE_X41Y23         LUT4 (Prop_lut4_I0_O)        0.105     6.967 f  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_u35_sr_special_2964/Y[5]_INST_0_i_2/O
                         net (fo=9, routed)           0.850     7.817    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_u35_sr_special_2964/Y[5]_INST_0_i_2_n_0
    SLICE_X47Y23         LUT6 (Prop_lut6_I0_O)        0.105     7.922 r  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_u35_sr_special_2964/Y[4]_INST_0_i_1/O
                         net (fo=1, routed)           0.451     8.372    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_u35_sr_special_2964/Y[4]_INST_0_i_1_n_0
    SLICE_X47Y24         LUT5 (Prop_lut5_I0_O)        0.105     8.477 r  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_u35_sr_special_2964/Y[4]_INST_0/O
                         net (fo=2, routed)           0.257     8.735    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/Y[4]
    SLICE_X44Y24         LUT6 (Prop_lut6_I5_O)        0.105     8.840 r  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_adder_35_with_carry_3000_i_31/O
                         net (fo=3, routed)           0.660     9.500    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_adder_35_with_carry_3000/A[4]
    SLICE_X43Y24         LUT4 (Prop_lut4_I0_O)        0.105     9.605 r  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_adder_35_with_carry_3000/SUM[3]_INST_0_i_6/O
                         net (fo=1, routed)           0.000     9.605    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_adder_35_with_carry_3000/SUM[3]_INST_0_i_6_n_0
    SLICE_X43Y24         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.332     9.937 r  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_adder_35_with_carry_3000/SUM[3]_INST_0/CO[3]
                         net (fo=1, routed)           0.008     9.945    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_adder_35_with_carry_3000/SUM[3]_INST_0_n_0
    SLICE_X43Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    10.043 r  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_adder_35_with_carry_3000/SUM[7]_INST_0/CO[3]
                         net (fo=1, routed)           0.000    10.043    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_adder_35_with_carry_3000/SUM[7]_INST_0_n_0
    SLICE_X43Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    10.141 r  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_adder_35_with_carry_3000/SUM[11]_INST_0/CO[3]
                         net (fo=1, routed)           0.000    10.141    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_adder_35_with_carry_3000/SUM[11]_INST_0_n_0
    SLICE_X43Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    10.239 r  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_adder_35_with_carry_3000/SUM[15]_INST_0/CO[3]
                         net (fo=1, routed)           0.000    10.239    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_adder_35_with_carry_3000/SUM[15]_INST_0_n_0
    SLICE_X43Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    10.337 r  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_adder_35_with_carry_3000/SUM[19]_INST_0/CO[3]
                         net (fo=1, routed)           0.000    10.337    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_adder_35_with_carry_3000/SUM[19]_INST_0_n_0
    SLICE_X43Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    10.435 r  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_adder_35_with_carry_3000/SUM[23]_INST_0/CO[3]
                         net (fo=1, routed)           0.000    10.435    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_adder_35_with_carry_3000/SUM[23]_INST_0_n_0
    SLICE_X43Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    10.533 r  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_adder_35_with_carry_3000/SUM[27]_INST_0/CO[3]
                         net (fo=1, routed)           0.000    10.533    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_adder_35_with_carry_3000/SUM[27]_INST_0_n_0
    SLICE_X43Y31         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.260    10.793 r  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_adder_35_with_carry_3000/SUM[31]_INST_0/O[3]
                         net (fo=37, routed)          0.375    11.167    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/mantissa_added_35_3259_in[34]
    SLICE_X42Y30         LUT5 (Prop_lut5_I1_O)        0.257    11.424 f  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_i35_sll_3024_i_28/O
                         net (fo=6, routed)           0.714    12.138    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_find_leftmost_35_3020/data_path.volatile_operator_find_left_32_2566/data_path.volatile_operator_find_left_16_2522/data_path.volatile_operator_find_left_8_2490/data_path.volatile_operator_find_left_4_856/fp_4[1]
    SLICE_X40Y29         LUT4 (Prop_lut4_I3_O)        0.105    12.243 f  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_find_leftmost_35_3020/data_path.volatile_operator_find_left_32_2566/data_path.volatile_operator_find_left_16_2522/data_path.volatile_operator_find_left_8_2490/data_path.volatile_operator_find_left_4_856/found[0]_INST_0/O
                         net (fo=4, routed)           0.489    12.732    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_find_leftmost_35_3020/data_path.volatile_operator_find_left_32_2566/data_path.volatile_operator_find_left_16_2522/data_path.volatile_operator_find_left_8_2490/position[2]
    SLICE_X39Y28         LUT2 (Prop_lut2_I0_O)        0.105    12.837 f  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_find_leftmost_35_3020/data_path.volatile_operator_find_left_32_2566/data_path.volatile_operator_find_left_16_2522/data_path.volatile_operator_find_left_8_2490/found[0]_INST_0/O
                         net (fo=4, routed)           0.598    13.435    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_find_leftmost_35_3020/data_path.volatile_operator_find_left_32_2566/data_path.volatile_operator_find_left_16_2522/found_lower_2876
    SLICE_X37Y29         LUT2 (Prop_lut2_I1_O)        0.105    13.540 f  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_find_leftmost_35_3020/data_path.volatile_operator_find_left_32_2566/data_path.volatile_operator_find_left_16_2522/found[0]_INST_0/O
                         net (fo=5, routed)           0.387    13.927    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_find_leftmost_35_3020/data_path.volatile_operator_find_left_32_2566/found_lower_2915
    SLICE_X31Y30         LUT2 (Prop_lut2_I1_O)        0.105    14.032 f  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_find_leftmost_35_3020/data_path.volatile_operator_find_left_32_2566/found[0]_INST_0/O
                         net (fo=6, routed)           0.661    14.692    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_find_leftmost_35_3020/found_lower_2975
    SLICE_X35Y29         LUT4 (Prop_lut4_I1_O)        0.124    14.816 f  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_find_leftmost_35_3020/position[3]_INST_0/O
                         net (fo=8, routed)           0.623    15.439    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/position[3]
    SLICE_X36Y30         LUT5 (Prop_lut5_I0_O)        0.267    15.706 r  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.extn_result_rptr_i_63/O
                         net (fo=2, routed)           0.321    16.027    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.extn_result_rptr_i_63_n_0
    SLICE_X37Y31         LUT5 (Prop_lut5_I0_O)        0.105    16.132 r  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.extn_result_rptr_i_67/O
                         net (fo=1, routed)           0.000    16.132    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.extn_result_rptr_i_67_n_0
    SLICE_X37Y31         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.440    16.572 r  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.extn_result_rptr_i_55/CO[3]
                         net (fo=1, routed)           0.000    16.572    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.extn_result_rptr_i_55_n_0
    SLICE_X37Y32         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.132    16.704 r  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.extn_result_rptr_i_54/CO[1]
                         net (fo=12, routed)          0.556    17.260    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.extn_result_rptr_i_54_n_2
    SLICE_X35Y33         LUT2 (Prop_lut2_I0_O)        0.275    17.535 r  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.needs_norm_rptr_i_8/O
                         net (fo=1, routed)           0.000    17.535    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.needs_norm_rptr_i_8_n_0
    SLICE_X35Y33         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457    17.992 r  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.needs_norm_rptr_i_3/CO[3]
                         net (fo=3, routed)           0.539    18.530    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/result25_in
    SLICE_X33Y34         LUT6 (Prop_lut6_I4_O)        0.105    18.635 r  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.needs_norm_rptr_i_2/O
                         net (fo=46, routed)          0.727    19.362    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.needs_norm_rptr_i_2_n_0
    SLICE_X36Y33         LUT5 (Prop_lut5_I0_O)        0.105    19.467 r  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.extn_result_rptr_i_16/O
                         net (fo=1, routed)           0.000    19.467    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.extn_result_rptr/data_in[63]
    SLICE_X36Y33         FDRE                                         r  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.extn_result_rptr/genSR[1].data_regs_reg[1][63]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    N13                                               0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    U_clk_wiz_0/inst/clk_in1
    N13                  IBUF (Prop_ibuf_I_O)         1.392    21.392 r  U_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004    22.396    U_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.093    16.302 r  U_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.374    17.676    U_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    17.753 r  U_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=19456, routed)       1.402    19.155    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.extn_result_rptr/clk
    SLICE_X36Y33         FDRE                                         r  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.extn_result_rptr/genSR[1].data_regs_reg[1][63]/C
                         clock pessimism              0.408    19.563    
                         clock uncertainty           -0.084    19.479    
    SLICE_X36Y33         FDRE (Setup_fdre_C_D)        0.030    19.509    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.extn_result_rptr/genSR[1].data_regs_reg[1][63]
  -------------------------------------------------------------------
                         required time                         19.509    
                         arrival time                         -19.467    
  -------------------------------------------------------------------
                         slack                                  0.042    

Slack (MET) :             0.042ns  (required time - arrival time)
  Source:                 U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/in_buffer/NotRevisedCase.ShallowCase.ulReg/noBypass.read_data_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.extn_result_rptr/genSR[1].data_regs_reg[1][63]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        19.869ns  (logic 6.644ns (33.440%)  route 13.225ns (66.560%))
  Logic Levels:           37  (CARRY4=12 LUT2=6 LUT3=1 LUT4=6 LUT5=6 LUT6=5 MUXF7=1)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.845ns = ( 19.155 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.401ns
    Clock Pessimism Removal (CPR):    0.408ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    N13                                               0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    U_clk_wiz_0/inst/clk_in1
    N13                  IBUF (Prop_ibuf_I_O)         1.458     1.458 r  U_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.065     2.524    U_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.957    -3.434 r  U_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.441    -1.993    U_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081    -1.912 r  U_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=19456, routed)       1.511    -0.401    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/in_buffer/NotRevisedCase.ShallowCase.ulReg/clk
    SLICE_X33Y26         FDRE                                         r  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/in_buffer/NotRevisedCase.ShallowCase.ulReg/noBypass.read_data_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y26         FDRE (Prop_fdre_C_Q)         0.348    -0.053 r  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/in_buffer/NotRevisedCase.ShallowCase.ulReg/noBypass.read_data_reg[8]/Q
                         net (fo=5, routed)           0.847     0.794    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.volatile_operator_classFp32_3264/a[8]
    SLICE_X32Y24         LUT6 (Prop_lut6_I1_O)        0.242     1.036 f  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.volatile_operator_classFp32_3264/data_path.volatile_operator_classFpBase_661_i_8/O
                         net (fo=1, routed)           0.536     1.572    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.volatile_operator_classFp32_3264/data_path.volatile_operator_classFpBase_661_i_8_n_0
    SLICE_X32Y25         LUT4 (Prop_lut4_I2_O)        0.105     1.677 f  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.volatile_operator_classFp32_3264/data_path.volatile_operator_classFpBase_661_i_3/O
                         net (fo=8, routed)           0.395     2.072    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.volatile_operator_classFp32_3264/data_path.volatile_operator_classFpBase_661/mant_a_zero[0]
    SLICE_X35Y24         LUT3 (Prop_lut3_I0_O)        0.105     2.177 r  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.volatile_operator_classFp32_3264/data_path.volatile_operator_classFpBase_661/pos_denormal[0]_INST_0/O
                         net (fo=8, routed)           0.360     2.537    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_classify_utility_2945/f1_s_class[7]
    SLICE_X37Y24         LUT2 (Prop_lut2_I0_O)        0.105     2.642 r  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_classify_utility_2945/f1_denormal[0]_INST_0/O
                         net (fo=26, routed)          0.594     3.236    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_expDiffSingle_2951/f1_denormal[0]
    SLICE_X37Y25         LUT5 (Prop_lut5_I0_O)        0.105     3.341 f  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_expDiffSingle_2951/exp_ab_s[3]_INST_0_i_4/O
                         net (fo=1, routed)           0.336     3.677    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_expDiffSingle_2951/exp_ab_s[3]_INST_0_i_4_n_0
    SLICE_X39Y26         LUT6 (Prop_lut6_I5_O)        0.105     3.782 f  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_expDiffSingle_2951/exp_ab_s[3]_INST_0_i_1/O
                         net (fo=1, routed)           0.000     3.782    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_expDiffSingle_2951/exp_ab_s[3]_INST_0_i_1_n_0
    SLICE_X39Y26         MUXF7 (Prop_muxf7_I0_O)      0.178     3.960 f  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_expDiffSingle_2951/exp_ab_s[3]_INST_0/O
                         net (fo=3, routed)           0.729     4.689    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/exp_ab_3090_in[3]
    SLICE_X39Y23         LUT2 (Prop_lut2_I0_O)        0.252     4.941 r  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_u35_sr_special_2964_i_37/O
                         net (fo=1, routed)           0.000     4.941    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_u35_sr_special_2964_i_37_n_0
    SLICE_X39Y23         CARRY4 (Prop_carry4_S[0]_CO[2])
                                                      0.446     5.387 f  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_u35_sr_special_2964_i_31/CO[2]
                         net (fo=6, routed)           0.384     5.770    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/MUX_3137_wire_in1
    SLICE_X39Y24         LUT4 (Prop_lut4_I0_O)        0.261     6.031 r  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_u35_sr_special_2964_i_26/O
                         net (fo=55, routed)          0.830     6.862    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_u35_sr_special_2964/S[4]
    SLICE_X41Y23         LUT4 (Prop_lut4_I0_O)        0.105     6.967 f  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_u35_sr_special_2964/Y[5]_INST_0_i_2/O
                         net (fo=9, routed)           0.850     7.817    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_u35_sr_special_2964/Y[5]_INST_0_i_2_n_0
    SLICE_X47Y23         LUT6 (Prop_lut6_I0_O)        0.105     7.922 r  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_u35_sr_special_2964/Y[4]_INST_0_i_1/O
                         net (fo=1, routed)           0.451     8.372    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_u35_sr_special_2964/Y[4]_INST_0_i_1_n_0
    SLICE_X47Y24         LUT5 (Prop_lut5_I0_O)        0.105     8.477 r  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_u35_sr_special_2964/Y[4]_INST_0/O
                         net (fo=2, routed)           0.257     8.735    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/Y[4]
    SLICE_X44Y24         LUT6 (Prop_lut6_I5_O)        0.105     8.840 r  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_adder_35_with_carry_3000_i_31/O
                         net (fo=3, routed)           0.660     9.500    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_adder_35_with_carry_3000/A[4]
    SLICE_X43Y24         LUT4 (Prop_lut4_I0_O)        0.105     9.605 r  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_adder_35_with_carry_3000/SUM[3]_INST_0_i_6/O
                         net (fo=1, routed)           0.000     9.605    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_adder_35_with_carry_3000/SUM[3]_INST_0_i_6_n_0
    SLICE_X43Y24         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.332     9.937 r  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_adder_35_with_carry_3000/SUM[3]_INST_0/CO[3]
                         net (fo=1, routed)           0.008     9.945    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_adder_35_with_carry_3000/SUM[3]_INST_0_n_0
    SLICE_X43Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    10.043 r  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_adder_35_with_carry_3000/SUM[7]_INST_0/CO[3]
                         net (fo=1, routed)           0.000    10.043    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_adder_35_with_carry_3000/SUM[7]_INST_0_n_0
    SLICE_X43Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    10.141 r  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_adder_35_with_carry_3000/SUM[11]_INST_0/CO[3]
                         net (fo=1, routed)           0.000    10.141    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_adder_35_with_carry_3000/SUM[11]_INST_0_n_0
    SLICE_X43Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    10.239 r  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_adder_35_with_carry_3000/SUM[15]_INST_0/CO[3]
                         net (fo=1, routed)           0.000    10.239    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_adder_35_with_carry_3000/SUM[15]_INST_0_n_0
    SLICE_X43Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    10.337 r  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_adder_35_with_carry_3000/SUM[19]_INST_0/CO[3]
                         net (fo=1, routed)           0.000    10.337    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_adder_35_with_carry_3000/SUM[19]_INST_0_n_0
    SLICE_X43Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    10.435 r  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_adder_35_with_carry_3000/SUM[23]_INST_0/CO[3]
                         net (fo=1, routed)           0.000    10.435    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_adder_35_with_carry_3000/SUM[23]_INST_0_n_0
    SLICE_X43Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    10.533 r  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_adder_35_with_carry_3000/SUM[27]_INST_0/CO[3]
                         net (fo=1, routed)           0.000    10.533    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_adder_35_with_carry_3000/SUM[27]_INST_0_n_0
    SLICE_X43Y31         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.260    10.793 r  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_adder_35_with_carry_3000/SUM[31]_INST_0/O[3]
                         net (fo=37, routed)          0.375    11.167    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/mantissa_added_35_3259_in[34]
    SLICE_X42Y30         LUT5 (Prop_lut5_I1_O)        0.257    11.424 r  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_i35_sll_3024_i_28/O
                         net (fo=6, routed)           0.714    12.138    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_find_leftmost_35_3020/data_path.volatile_operator_find_left_32_2566/data_path.volatile_operator_find_left_16_2522/data_path.volatile_operator_find_left_8_2490/data_path.volatile_operator_find_left_4_856/fp_4[1]
    SLICE_X40Y29         LUT4 (Prop_lut4_I3_O)        0.105    12.243 r  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_find_leftmost_35_3020/data_path.volatile_operator_find_left_32_2566/data_path.volatile_operator_find_left_16_2522/data_path.volatile_operator_find_left_8_2490/data_path.volatile_operator_find_left_4_856/found[0]_INST_0/O
                         net (fo=4, routed)           0.489    12.732    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_find_leftmost_35_3020/data_path.volatile_operator_find_left_32_2566/data_path.volatile_operator_find_left_16_2522/data_path.volatile_operator_find_left_8_2490/position[2]
    SLICE_X39Y28         LUT2 (Prop_lut2_I0_O)        0.105    12.837 r  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_find_leftmost_35_3020/data_path.volatile_operator_find_left_32_2566/data_path.volatile_operator_find_left_16_2522/data_path.volatile_operator_find_left_8_2490/found[0]_INST_0/O
                         net (fo=4, routed)           0.598    13.435    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_find_leftmost_35_3020/data_path.volatile_operator_find_left_32_2566/data_path.volatile_operator_find_left_16_2522/found_lower_2876
    SLICE_X37Y29         LUT2 (Prop_lut2_I1_O)        0.105    13.540 r  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_find_leftmost_35_3020/data_path.volatile_operator_find_left_32_2566/data_path.volatile_operator_find_left_16_2522/found[0]_INST_0/O
                         net (fo=5, routed)           0.387    13.927    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_find_leftmost_35_3020/data_path.volatile_operator_find_left_32_2566/found_lower_2915
    SLICE_X31Y30         LUT2 (Prop_lut2_I1_O)        0.105    14.032 r  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_find_leftmost_35_3020/data_path.volatile_operator_find_left_32_2566/found[0]_INST_0/O
                         net (fo=6, routed)           0.661    14.692    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_find_leftmost_35_3020/found_lower_2975
    SLICE_X35Y29         LUT4 (Prop_lut4_I1_O)        0.124    14.816 r  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_find_leftmost_35_3020/position[3]_INST_0/O
                         net (fo=8, routed)           0.623    15.439    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/position[3]
    SLICE_X36Y30         LUT5 (Prop_lut5_I0_O)        0.267    15.706 r  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.extn_result_rptr_i_63/O
                         net (fo=2, routed)           0.321    16.027    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.extn_result_rptr_i_63_n_0
    SLICE_X37Y31         LUT5 (Prop_lut5_I0_O)        0.105    16.132 f  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.extn_result_rptr_i_67/O
                         net (fo=1, routed)           0.000    16.132    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.extn_result_rptr_i_67_n_0
    SLICE_X37Y31         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.440    16.572 r  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.extn_result_rptr_i_55/CO[3]
                         net (fo=1, routed)           0.000    16.572    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.extn_result_rptr_i_55_n_0
    SLICE_X37Y32         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.132    16.704 r  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.extn_result_rptr_i_54/CO[1]
                         net (fo=12, routed)          0.556    17.260    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.extn_result_rptr_i_54_n_2
    SLICE_X35Y33         LUT2 (Prop_lut2_I0_O)        0.275    17.535 r  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.needs_norm_rptr_i_8/O
                         net (fo=1, routed)           0.000    17.535    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.needs_norm_rptr_i_8_n_0
    SLICE_X35Y33         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457    17.992 r  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.needs_norm_rptr_i_3/CO[3]
                         net (fo=3, routed)           0.539    18.530    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/result25_in
    SLICE_X33Y34         LUT6 (Prop_lut6_I4_O)        0.105    18.635 r  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.needs_norm_rptr_i_2/O
                         net (fo=46, routed)          0.727    19.362    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.needs_norm_rptr_i_2_n_0
    SLICE_X36Y33         LUT5 (Prop_lut5_I0_O)        0.105    19.467 r  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.extn_result_rptr_i_16/O
                         net (fo=1, routed)           0.000    19.467    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.extn_result_rptr/data_in[63]
    SLICE_X36Y33         FDRE                                         r  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.extn_result_rptr/genSR[1].data_regs_reg[1][63]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    N13                                               0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    U_clk_wiz_0/inst/clk_in1
    N13                  IBUF (Prop_ibuf_I_O)         1.392    21.392 r  U_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004    22.396    U_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.093    16.302 r  U_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.374    17.676    U_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    17.753 r  U_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=19456, routed)       1.402    19.155    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.extn_result_rptr/clk
    SLICE_X36Y33         FDRE                                         r  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.extn_result_rptr/genSR[1].data_regs_reg[1][63]/C
                         clock pessimism              0.408    19.563    
                         clock uncertainty           -0.084    19.479    
    SLICE_X36Y33         FDRE (Setup_fdre_C_D)        0.030    19.509    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.extn_result_rptr/genSR[1].data_regs_reg[1][63]
  -------------------------------------------------------------------
                         required time                         19.509    
                         arrival time                         -19.467    
  -------------------------------------------------------------------
                         slack                                  0.042    

Slack (MET) :             0.042ns  (required time - arrival time)
  Source:                 U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/in_buffer/NotRevisedCase.ShallowCase.ulReg/noBypass.read_data_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.extn_result_rptr/genSR[1].data_regs_reg[1][63]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        19.869ns  (logic 6.644ns (33.440%)  route 13.225ns (66.560%))
  Logic Levels:           37  (CARRY4=12 LUT2=6 LUT3=1 LUT4=6 LUT5=6 LUT6=5 MUXF7=1)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.845ns = ( 19.155 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.401ns
    Clock Pessimism Removal (CPR):    0.408ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    N13                                               0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    U_clk_wiz_0/inst/clk_in1
    N13                  IBUF (Prop_ibuf_I_O)         1.458     1.458 r  U_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.065     2.524    U_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.957    -3.434 r  U_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.441    -1.993    U_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081    -1.912 r  U_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=19456, routed)       1.511    -0.401    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/in_buffer/NotRevisedCase.ShallowCase.ulReg/clk
    SLICE_X33Y26         FDRE                                         r  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/in_buffer/NotRevisedCase.ShallowCase.ulReg/noBypass.read_data_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y26         FDRE (Prop_fdre_C_Q)         0.348    -0.053 r  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/in_buffer/NotRevisedCase.ShallowCase.ulReg/noBypass.read_data_reg[8]/Q
                         net (fo=5, routed)           0.847     0.794    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.volatile_operator_classFp32_3264/a[8]
    SLICE_X32Y24         LUT6 (Prop_lut6_I1_O)        0.242     1.036 f  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.volatile_operator_classFp32_3264/data_path.volatile_operator_classFpBase_661_i_8/O
                         net (fo=1, routed)           0.536     1.572    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.volatile_operator_classFp32_3264/data_path.volatile_operator_classFpBase_661_i_8_n_0
    SLICE_X32Y25         LUT4 (Prop_lut4_I2_O)        0.105     1.677 f  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.volatile_operator_classFp32_3264/data_path.volatile_operator_classFpBase_661_i_3/O
                         net (fo=8, routed)           0.395     2.072    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.volatile_operator_classFp32_3264/data_path.volatile_operator_classFpBase_661/mant_a_zero[0]
    SLICE_X35Y24         LUT3 (Prop_lut3_I0_O)        0.105     2.177 r  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.volatile_operator_classFp32_3264/data_path.volatile_operator_classFpBase_661/pos_denormal[0]_INST_0/O
                         net (fo=8, routed)           0.360     2.537    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_classify_utility_2945/f1_s_class[7]
    SLICE_X37Y24         LUT2 (Prop_lut2_I0_O)        0.105     2.642 r  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_classify_utility_2945/f1_denormal[0]_INST_0/O
                         net (fo=26, routed)          0.594     3.236    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_expDiffSingle_2951/f1_denormal[0]
    SLICE_X37Y25         LUT5 (Prop_lut5_I0_O)        0.105     3.341 f  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_expDiffSingle_2951/exp_ab_s[3]_INST_0_i_4/O
                         net (fo=1, routed)           0.336     3.677    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_expDiffSingle_2951/exp_ab_s[3]_INST_0_i_4_n_0
    SLICE_X39Y26         LUT6 (Prop_lut6_I5_O)        0.105     3.782 f  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_expDiffSingle_2951/exp_ab_s[3]_INST_0_i_1/O
                         net (fo=1, routed)           0.000     3.782    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_expDiffSingle_2951/exp_ab_s[3]_INST_0_i_1_n_0
    SLICE_X39Y26         MUXF7 (Prop_muxf7_I0_O)      0.178     3.960 f  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_expDiffSingle_2951/exp_ab_s[3]_INST_0/O
                         net (fo=3, routed)           0.729     4.689    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/exp_ab_3090_in[3]
    SLICE_X39Y23         LUT2 (Prop_lut2_I0_O)        0.252     4.941 r  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_u35_sr_special_2964_i_37/O
                         net (fo=1, routed)           0.000     4.941    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_u35_sr_special_2964_i_37_n_0
    SLICE_X39Y23         CARRY4 (Prop_carry4_S[0]_CO[2])
                                                      0.446     5.387 f  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_u35_sr_special_2964_i_31/CO[2]
                         net (fo=6, routed)           0.384     5.770    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/MUX_3137_wire_in1
    SLICE_X39Y24         LUT4 (Prop_lut4_I0_O)        0.261     6.031 r  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_u35_sr_special_2964_i_26/O
                         net (fo=55, routed)          0.830     6.862    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_u35_sr_special_2964/S[4]
    SLICE_X41Y23         LUT4 (Prop_lut4_I0_O)        0.105     6.967 f  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_u35_sr_special_2964/Y[5]_INST_0_i_2/O
                         net (fo=9, routed)           0.850     7.817    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_u35_sr_special_2964/Y[5]_INST_0_i_2_n_0
    SLICE_X47Y23         LUT6 (Prop_lut6_I0_O)        0.105     7.922 r  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_u35_sr_special_2964/Y[4]_INST_0_i_1/O
                         net (fo=1, routed)           0.451     8.372    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_u35_sr_special_2964/Y[4]_INST_0_i_1_n_0
    SLICE_X47Y24         LUT5 (Prop_lut5_I0_O)        0.105     8.477 r  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_u35_sr_special_2964/Y[4]_INST_0/O
                         net (fo=2, routed)           0.257     8.735    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/Y[4]
    SLICE_X44Y24         LUT6 (Prop_lut6_I5_O)        0.105     8.840 r  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_adder_35_with_carry_3000_i_31/O
                         net (fo=3, routed)           0.660     9.500    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_adder_35_with_carry_3000/A[4]
    SLICE_X43Y24         LUT4 (Prop_lut4_I0_O)        0.105     9.605 r  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_adder_35_with_carry_3000/SUM[3]_INST_0_i_6/O
                         net (fo=1, routed)           0.000     9.605    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_adder_35_with_carry_3000/SUM[3]_INST_0_i_6_n_0
    SLICE_X43Y24         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.332     9.937 r  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_adder_35_with_carry_3000/SUM[3]_INST_0/CO[3]
                         net (fo=1, routed)           0.008     9.945    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_adder_35_with_carry_3000/SUM[3]_INST_0_n_0
    SLICE_X43Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    10.043 r  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_adder_35_with_carry_3000/SUM[7]_INST_0/CO[3]
                         net (fo=1, routed)           0.000    10.043    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_adder_35_with_carry_3000/SUM[7]_INST_0_n_0
    SLICE_X43Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    10.141 r  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_adder_35_with_carry_3000/SUM[11]_INST_0/CO[3]
                         net (fo=1, routed)           0.000    10.141    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_adder_35_with_carry_3000/SUM[11]_INST_0_n_0
    SLICE_X43Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    10.239 r  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_adder_35_with_carry_3000/SUM[15]_INST_0/CO[3]
                         net (fo=1, routed)           0.000    10.239    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_adder_35_with_carry_3000/SUM[15]_INST_0_n_0
    SLICE_X43Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    10.337 r  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_adder_35_with_carry_3000/SUM[19]_INST_0/CO[3]
                         net (fo=1, routed)           0.000    10.337    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_adder_35_with_carry_3000/SUM[19]_INST_0_n_0
    SLICE_X43Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    10.435 r  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_adder_35_with_carry_3000/SUM[23]_INST_0/CO[3]
                         net (fo=1, routed)           0.000    10.435    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_adder_35_with_carry_3000/SUM[23]_INST_0_n_0
    SLICE_X43Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    10.533 r  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_adder_35_with_carry_3000/SUM[27]_INST_0/CO[3]
                         net (fo=1, routed)           0.000    10.533    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_adder_35_with_carry_3000/SUM[27]_INST_0_n_0
    SLICE_X43Y31         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.260    10.793 r  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_adder_35_with_carry_3000/SUM[31]_INST_0/O[3]
                         net (fo=37, routed)          0.375    11.167    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/mantissa_added_35_3259_in[34]
    SLICE_X42Y30         LUT5 (Prop_lut5_I1_O)        0.257    11.424 f  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_i35_sll_3024_i_28/O
                         net (fo=6, routed)           0.714    12.138    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_find_leftmost_35_3020/data_path.volatile_operator_find_left_32_2566/data_path.volatile_operator_find_left_16_2522/data_path.volatile_operator_find_left_8_2490/data_path.volatile_operator_find_left_4_856/fp_4[1]
    SLICE_X40Y29         LUT4 (Prop_lut4_I3_O)        0.105    12.243 f  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_find_leftmost_35_3020/data_path.volatile_operator_find_left_32_2566/data_path.volatile_operator_find_left_16_2522/data_path.volatile_operator_find_left_8_2490/data_path.volatile_operator_find_left_4_856/found[0]_INST_0/O
                         net (fo=4, routed)           0.489    12.732    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_find_leftmost_35_3020/data_path.volatile_operator_find_left_32_2566/data_path.volatile_operator_find_left_16_2522/data_path.volatile_operator_find_left_8_2490/position[2]
    SLICE_X39Y28         LUT2 (Prop_lut2_I0_O)        0.105    12.837 f  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_find_leftmost_35_3020/data_path.volatile_operator_find_left_32_2566/data_path.volatile_operator_find_left_16_2522/data_path.volatile_operator_find_left_8_2490/found[0]_INST_0/O
                         net (fo=4, routed)           0.598    13.435    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_find_leftmost_35_3020/data_path.volatile_operator_find_left_32_2566/data_path.volatile_operator_find_left_16_2522/found_lower_2876
    SLICE_X37Y29         LUT2 (Prop_lut2_I1_O)        0.105    13.540 f  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_find_leftmost_35_3020/data_path.volatile_operator_find_left_32_2566/data_path.volatile_operator_find_left_16_2522/found[0]_INST_0/O
                         net (fo=5, routed)           0.387    13.927    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_find_leftmost_35_3020/data_path.volatile_operator_find_left_32_2566/found_lower_2915
    SLICE_X31Y30         LUT2 (Prop_lut2_I1_O)        0.105    14.032 f  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_find_leftmost_35_3020/data_path.volatile_operator_find_left_32_2566/found[0]_INST_0/O
                         net (fo=6, routed)           0.661    14.692    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_find_leftmost_35_3020/found_lower_2975
    SLICE_X35Y29         LUT4 (Prop_lut4_I1_O)        0.124    14.816 f  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_find_leftmost_35_3020/position[3]_INST_0/O
                         net (fo=8, routed)           0.623    15.439    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/position[3]
    SLICE_X36Y30         LUT5 (Prop_lut5_I0_O)        0.267    15.706 r  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.extn_result_rptr_i_63/O
                         net (fo=2, routed)           0.321    16.027    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.extn_result_rptr_i_63_n_0
    SLICE_X37Y31         LUT5 (Prop_lut5_I0_O)        0.105    16.132 f  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.extn_result_rptr_i_67/O
                         net (fo=1, routed)           0.000    16.132    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.extn_result_rptr_i_67_n_0
    SLICE_X37Y31         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.440    16.572 r  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.extn_result_rptr_i_55/CO[3]
                         net (fo=1, routed)           0.000    16.572    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.extn_result_rptr_i_55_n_0
    SLICE_X37Y32         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.132    16.704 r  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.extn_result_rptr_i_54/CO[1]
                         net (fo=12, routed)          0.556    17.260    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.extn_result_rptr_i_54_n_2
    SLICE_X35Y33         LUT2 (Prop_lut2_I0_O)        0.275    17.535 r  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.needs_norm_rptr_i_8/O
                         net (fo=1, routed)           0.000    17.535    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.needs_norm_rptr_i_8_n_0
    SLICE_X35Y33         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457    17.992 r  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.needs_norm_rptr_i_3/CO[3]
                         net (fo=3, routed)           0.539    18.530    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/result25_in
    SLICE_X33Y34         LUT6 (Prop_lut6_I4_O)        0.105    18.635 r  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.needs_norm_rptr_i_2/O
                         net (fo=46, routed)          0.727    19.362    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.needs_norm_rptr_i_2_n_0
    SLICE_X36Y33         LUT5 (Prop_lut5_I0_O)        0.105    19.467 r  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.extn_result_rptr_i_16/O
                         net (fo=1, routed)           0.000    19.467    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.extn_result_rptr/data_in[63]
    SLICE_X36Y33         FDRE                                         r  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.extn_result_rptr/genSR[1].data_regs_reg[1][63]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    N13                                               0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    U_clk_wiz_0/inst/clk_in1
    N13                  IBUF (Prop_ibuf_I_O)         1.392    21.392 r  U_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004    22.396    U_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.093    16.302 r  U_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.374    17.676    U_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    17.753 r  U_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=19456, routed)       1.402    19.155    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.extn_result_rptr/clk
    SLICE_X36Y33         FDRE                                         r  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.extn_result_rptr/genSR[1].data_regs_reg[1][63]/C
                         clock pessimism              0.408    19.563    
                         clock uncertainty           -0.084    19.479    
    SLICE_X36Y33         FDRE (Setup_fdre_C_D)        0.030    19.509    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.extn_result_rptr/genSR[1].data_regs_reg[1][63]
  -------------------------------------------------------------------
                         required time                         19.509    
                         arrival time                         -19.467    
  -------------------------------------------------------------------
                         slack                                  0.042    

Slack (MET) :             0.042ns  (required time - arrival time)
  Source:                 U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/in_buffer/NotRevisedCase.ShallowCase.ulReg/noBypass.read_data_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.extn_result_rptr/genSR[1].data_regs_reg[1][63]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        19.869ns  (logic 6.644ns (33.440%)  route 13.225ns (66.560%))
  Logic Levels:           37  (CARRY4=12 LUT2=6 LUT3=1 LUT4=6 LUT5=6 LUT6=5 MUXF7=1)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.845ns = ( 19.155 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.401ns
    Clock Pessimism Removal (CPR):    0.408ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    N13                                               0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    U_clk_wiz_0/inst/clk_in1
    N13                  IBUF (Prop_ibuf_I_O)         1.458     1.458 r  U_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.065     2.524    U_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.957    -3.434 r  U_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.441    -1.993    U_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081    -1.912 r  U_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=19456, routed)       1.511    -0.401    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/in_buffer/NotRevisedCase.ShallowCase.ulReg/clk
    SLICE_X33Y26         FDRE                                         r  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/in_buffer/NotRevisedCase.ShallowCase.ulReg/noBypass.read_data_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y26         FDRE (Prop_fdre_C_Q)         0.348    -0.053 r  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/in_buffer/NotRevisedCase.ShallowCase.ulReg/noBypass.read_data_reg[8]/Q
                         net (fo=5, routed)           0.847     0.794    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.volatile_operator_classFp32_3264/a[8]
    SLICE_X32Y24         LUT6 (Prop_lut6_I1_O)        0.242     1.036 f  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.volatile_operator_classFp32_3264/data_path.volatile_operator_classFpBase_661_i_8/O
                         net (fo=1, routed)           0.536     1.572    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.volatile_operator_classFp32_3264/data_path.volatile_operator_classFpBase_661_i_8_n_0
    SLICE_X32Y25         LUT4 (Prop_lut4_I2_O)        0.105     1.677 f  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.volatile_operator_classFp32_3264/data_path.volatile_operator_classFpBase_661_i_3/O
                         net (fo=8, routed)           0.395     2.072    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.volatile_operator_classFp32_3264/data_path.volatile_operator_classFpBase_661/mant_a_zero[0]
    SLICE_X35Y24         LUT3 (Prop_lut3_I0_O)        0.105     2.177 r  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.volatile_operator_classFp32_3264/data_path.volatile_operator_classFpBase_661/pos_denormal[0]_INST_0/O
                         net (fo=8, routed)           0.360     2.537    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_classify_utility_2945/f1_s_class[7]
    SLICE_X37Y24         LUT2 (Prop_lut2_I0_O)        0.105     2.642 r  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_classify_utility_2945/f1_denormal[0]_INST_0/O
                         net (fo=26, routed)          0.594     3.236    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_expDiffSingle_2951/f1_denormal[0]
    SLICE_X37Y25         LUT5 (Prop_lut5_I0_O)        0.105     3.341 f  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_expDiffSingle_2951/exp_ab_s[3]_INST_0_i_4/O
                         net (fo=1, routed)           0.336     3.677    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_expDiffSingle_2951/exp_ab_s[3]_INST_0_i_4_n_0
    SLICE_X39Y26         LUT6 (Prop_lut6_I5_O)        0.105     3.782 f  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_expDiffSingle_2951/exp_ab_s[3]_INST_0_i_1/O
                         net (fo=1, routed)           0.000     3.782    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_expDiffSingle_2951/exp_ab_s[3]_INST_0_i_1_n_0
    SLICE_X39Y26         MUXF7 (Prop_muxf7_I0_O)      0.178     3.960 f  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_expDiffSingle_2951/exp_ab_s[3]_INST_0/O
                         net (fo=3, routed)           0.729     4.689    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/exp_ab_3090_in[3]
    SLICE_X39Y23         LUT2 (Prop_lut2_I0_O)        0.252     4.941 r  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_u35_sr_special_2964_i_37/O
                         net (fo=1, routed)           0.000     4.941    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_u35_sr_special_2964_i_37_n_0
    SLICE_X39Y23         CARRY4 (Prop_carry4_S[0]_CO[2])
                                                      0.446     5.387 f  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_u35_sr_special_2964_i_31/CO[2]
                         net (fo=6, routed)           0.384     5.770    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/MUX_3137_wire_in1
    SLICE_X39Y24         LUT4 (Prop_lut4_I0_O)        0.261     6.031 r  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_u35_sr_special_2964_i_26/O
                         net (fo=55, routed)          0.830     6.862    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_u35_sr_special_2964/S[4]
    SLICE_X41Y23         LUT4 (Prop_lut4_I0_O)        0.105     6.967 f  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_u35_sr_special_2964/Y[5]_INST_0_i_2/O
                         net (fo=9, routed)           0.850     7.817    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_u35_sr_special_2964/Y[5]_INST_0_i_2_n_0
    SLICE_X47Y23         LUT6 (Prop_lut6_I0_O)        0.105     7.922 r  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_u35_sr_special_2964/Y[4]_INST_0_i_1/O
                         net (fo=1, routed)           0.451     8.372    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_u35_sr_special_2964/Y[4]_INST_0_i_1_n_0
    SLICE_X47Y24         LUT5 (Prop_lut5_I0_O)        0.105     8.477 r  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_u35_sr_special_2964/Y[4]_INST_0/O
                         net (fo=2, routed)           0.257     8.735    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/Y[4]
    SLICE_X44Y24         LUT6 (Prop_lut6_I5_O)        0.105     8.840 r  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_adder_35_with_carry_3000_i_31/O
                         net (fo=3, routed)           0.660     9.500    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_adder_35_with_carry_3000/A[4]
    SLICE_X43Y24         LUT4 (Prop_lut4_I0_O)        0.105     9.605 r  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_adder_35_with_carry_3000/SUM[3]_INST_0_i_6/O
                         net (fo=1, routed)           0.000     9.605    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_adder_35_with_carry_3000/SUM[3]_INST_0_i_6_n_0
    SLICE_X43Y24         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.332     9.937 r  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_adder_35_with_carry_3000/SUM[3]_INST_0/CO[3]
                         net (fo=1, routed)           0.008     9.945    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_adder_35_with_carry_3000/SUM[3]_INST_0_n_0
    SLICE_X43Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    10.043 r  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_adder_35_with_carry_3000/SUM[7]_INST_0/CO[3]
                         net (fo=1, routed)           0.000    10.043    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_adder_35_with_carry_3000/SUM[7]_INST_0_n_0
    SLICE_X43Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    10.141 r  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_adder_35_with_carry_3000/SUM[11]_INST_0/CO[3]
                         net (fo=1, routed)           0.000    10.141    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_adder_35_with_carry_3000/SUM[11]_INST_0_n_0
    SLICE_X43Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    10.239 r  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_adder_35_with_carry_3000/SUM[15]_INST_0/CO[3]
                         net (fo=1, routed)           0.000    10.239    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_adder_35_with_carry_3000/SUM[15]_INST_0_n_0
    SLICE_X43Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    10.337 r  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_adder_35_with_carry_3000/SUM[19]_INST_0/CO[3]
                         net (fo=1, routed)           0.000    10.337    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_adder_35_with_carry_3000/SUM[19]_INST_0_n_0
    SLICE_X43Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    10.435 r  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_adder_35_with_carry_3000/SUM[23]_INST_0/CO[3]
                         net (fo=1, routed)           0.000    10.435    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_adder_35_with_carry_3000/SUM[23]_INST_0_n_0
    SLICE_X43Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    10.533 r  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_adder_35_with_carry_3000/SUM[27]_INST_0/CO[3]
                         net (fo=1, routed)           0.000    10.533    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_adder_35_with_carry_3000/SUM[27]_INST_0_n_0
    SLICE_X43Y31         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.260    10.793 r  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_adder_35_with_carry_3000/SUM[31]_INST_0/O[3]
                         net (fo=37, routed)          0.375    11.167    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/mantissa_added_35_3259_in[34]
    SLICE_X42Y30         LUT5 (Prop_lut5_I1_O)        0.257    11.424 r  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_i35_sll_3024_i_28/O
                         net (fo=6, routed)           0.714    12.138    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_find_leftmost_35_3020/data_path.volatile_operator_find_left_32_2566/data_path.volatile_operator_find_left_16_2522/data_path.volatile_operator_find_left_8_2490/data_path.volatile_operator_find_left_4_856/fp_4[1]
    SLICE_X40Y29         LUT4 (Prop_lut4_I3_O)        0.105    12.243 r  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_find_leftmost_35_3020/data_path.volatile_operator_find_left_32_2566/data_path.volatile_operator_find_left_16_2522/data_path.volatile_operator_find_left_8_2490/data_path.volatile_operator_find_left_4_856/found[0]_INST_0/O
                         net (fo=4, routed)           0.489    12.732    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_find_leftmost_35_3020/data_path.volatile_operator_find_left_32_2566/data_path.volatile_operator_find_left_16_2522/data_path.volatile_operator_find_left_8_2490/position[2]
    SLICE_X39Y28         LUT2 (Prop_lut2_I0_O)        0.105    12.837 r  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_find_leftmost_35_3020/data_path.volatile_operator_find_left_32_2566/data_path.volatile_operator_find_left_16_2522/data_path.volatile_operator_find_left_8_2490/found[0]_INST_0/O
                         net (fo=4, routed)           0.598    13.435    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_find_leftmost_35_3020/data_path.volatile_operator_find_left_32_2566/data_path.volatile_operator_find_left_16_2522/found_lower_2876
    SLICE_X37Y29         LUT2 (Prop_lut2_I1_O)        0.105    13.540 r  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_find_leftmost_35_3020/data_path.volatile_operator_find_left_32_2566/data_path.volatile_operator_find_left_16_2522/found[0]_INST_0/O
                         net (fo=5, routed)           0.387    13.927    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_find_leftmost_35_3020/data_path.volatile_operator_find_left_32_2566/found_lower_2915
    SLICE_X31Y30         LUT2 (Prop_lut2_I1_O)        0.105    14.032 r  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_find_leftmost_35_3020/data_path.volatile_operator_find_left_32_2566/found[0]_INST_0/O
                         net (fo=6, routed)           0.661    14.692    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_find_leftmost_35_3020/found_lower_2975
    SLICE_X35Y29         LUT4 (Prop_lut4_I1_O)        0.124    14.816 r  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_find_leftmost_35_3020/position[3]_INST_0/O
                         net (fo=8, routed)           0.623    15.439    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/position[3]
    SLICE_X36Y30         LUT5 (Prop_lut5_I0_O)        0.267    15.706 r  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.extn_result_rptr_i_63/O
                         net (fo=2, routed)           0.321    16.027    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.extn_result_rptr_i_63_n_0
    SLICE_X37Y31         LUT5 (Prop_lut5_I0_O)        0.105    16.132 r  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.extn_result_rptr_i_67/O
                         net (fo=1, routed)           0.000    16.132    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.extn_result_rptr_i_67_n_0
    SLICE_X37Y31         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.440    16.572 f  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.extn_result_rptr_i_55/CO[3]
                         net (fo=1, routed)           0.000    16.572    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.extn_result_rptr_i_55_n_0
    SLICE_X37Y32         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.132    16.704 r  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.extn_result_rptr_i_54/CO[1]
                         net (fo=12, routed)          0.556    17.260    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.extn_result_rptr_i_54_n_2
    SLICE_X35Y33         LUT2 (Prop_lut2_I0_O)        0.275    17.535 r  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.needs_norm_rptr_i_8/O
                         net (fo=1, routed)           0.000    17.535    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.needs_norm_rptr_i_8_n_0
    SLICE_X35Y33         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457    17.992 r  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.needs_norm_rptr_i_3/CO[3]
                         net (fo=3, routed)           0.539    18.530    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/result25_in
    SLICE_X33Y34         LUT6 (Prop_lut6_I4_O)        0.105    18.635 r  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.needs_norm_rptr_i_2/O
                         net (fo=46, routed)          0.727    19.362    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.needs_norm_rptr_i_2_n_0
    SLICE_X36Y33         LUT5 (Prop_lut5_I0_O)        0.105    19.467 r  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.extn_result_rptr_i_16/O
                         net (fo=1, routed)           0.000    19.467    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.extn_result_rptr/data_in[63]
    SLICE_X36Y33         FDRE                                         r  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.extn_result_rptr/genSR[1].data_regs_reg[1][63]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    N13                                               0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    U_clk_wiz_0/inst/clk_in1
    N13                  IBUF (Prop_ibuf_I_O)         1.392    21.392 r  U_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004    22.396    U_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.093    16.302 r  U_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.374    17.676    U_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    17.753 r  U_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=19456, routed)       1.402    19.155    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.extn_result_rptr/clk
    SLICE_X36Y33         FDRE                                         r  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.extn_result_rptr/genSR[1].data_regs_reg[1][63]/C
                         clock pessimism              0.408    19.563    
                         clock uncertainty           -0.084    19.479    
    SLICE_X36Y33         FDRE (Setup_fdre_C_D)        0.030    19.509    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.extn_result_rptr/genSR[1].data_regs_reg[1][63]
  -------------------------------------------------------------------
                         required time                         19.509    
                         arrival time                         -19.467    
  -------------------------------------------------------------------
                         slack                                  0.042    

Slack (MET) :             0.042ns  (required time - arrival time)
  Source:                 U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/in_buffer/NotRevisedCase.ShallowCase.ulReg/noBypass.read_data_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.extn_result_rptr/genSR[1].data_regs_reg[1][63]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        19.869ns  (logic 6.644ns (33.440%)  route 13.225ns (66.560%))
  Logic Levels:           37  (CARRY4=12 LUT2=6 LUT3=1 LUT4=6 LUT5=6 LUT6=5 MUXF7=1)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.845ns = ( 19.155 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.401ns
    Clock Pessimism Removal (CPR):    0.408ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    N13                                               0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    U_clk_wiz_0/inst/clk_in1
    N13                  IBUF (Prop_ibuf_I_O)         1.458     1.458 r  U_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.065     2.524    U_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.957    -3.434 r  U_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.441    -1.993    U_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081    -1.912 r  U_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=19456, routed)       1.511    -0.401    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/in_buffer/NotRevisedCase.ShallowCase.ulReg/clk
    SLICE_X33Y26         FDRE                                         r  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/in_buffer/NotRevisedCase.ShallowCase.ulReg/noBypass.read_data_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y26         FDRE (Prop_fdre_C_Q)         0.348    -0.053 r  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/in_buffer/NotRevisedCase.ShallowCase.ulReg/noBypass.read_data_reg[8]/Q
                         net (fo=5, routed)           0.847     0.794    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.volatile_operator_classFp32_3264/a[8]
    SLICE_X32Y24         LUT6 (Prop_lut6_I1_O)        0.242     1.036 f  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.volatile_operator_classFp32_3264/data_path.volatile_operator_classFpBase_661_i_8/O
                         net (fo=1, routed)           0.536     1.572    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.volatile_operator_classFp32_3264/data_path.volatile_operator_classFpBase_661_i_8_n_0
    SLICE_X32Y25         LUT4 (Prop_lut4_I2_O)        0.105     1.677 f  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.volatile_operator_classFp32_3264/data_path.volatile_operator_classFpBase_661_i_3/O
                         net (fo=8, routed)           0.395     2.072    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.volatile_operator_classFp32_3264/data_path.volatile_operator_classFpBase_661/mant_a_zero[0]
    SLICE_X35Y24         LUT3 (Prop_lut3_I0_O)        0.105     2.177 r  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.volatile_operator_classFp32_3264/data_path.volatile_operator_classFpBase_661/pos_denormal[0]_INST_0/O
                         net (fo=8, routed)           0.360     2.537    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_classify_utility_2945/f1_s_class[7]
    SLICE_X37Y24         LUT2 (Prop_lut2_I0_O)        0.105     2.642 r  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_classify_utility_2945/f1_denormal[0]_INST_0/O
                         net (fo=26, routed)          0.594     3.236    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_expDiffSingle_2951/f1_denormal[0]
    SLICE_X37Y25         LUT5 (Prop_lut5_I0_O)        0.105     3.341 f  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_expDiffSingle_2951/exp_ab_s[3]_INST_0_i_4/O
                         net (fo=1, routed)           0.336     3.677    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_expDiffSingle_2951/exp_ab_s[3]_INST_0_i_4_n_0
    SLICE_X39Y26         LUT6 (Prop_lut6_I5_O)        0.105     3.782 f  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_expDiffSingle_2951/exp_ab_s[3]_INST_0_i_1/O
                         net (fo=1, routed)           0.000     3.782    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_expDiffSingle_2951/exp_ab_s[3]_INST_0_i_1_n_0
    SLICE_X39Y26         MUXF7 (Prop_muxf7_I0_O)      0.178     3.960 f  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_expDiffSingle_2951/exp_ab_s[3]_INST_0/O
                         net (fo=3, routed)           0.729     4.689    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/exp_ab_3090_in[3]
    SLICE_X39Y23         LUT2 (Prop_lut2_I0_O)        0.252     4.941 r  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_u35_sr_special_2964_i_37/O
                         net (fo=1, routed)           0.000     4.941    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_u35_sr_special_2964_i_37_n_0
    SLICE_X39Y23         CARRY4 (Prop_carry4_S[0]_CO[2])
                                                      0.446     5.387 f  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_u35_sr_special_2964_i_31/CO[2]
                         net (fo=6, routed)           0.384     5.770    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/MUX_3137_wire_in1
    SLICE_X39Y24         LUT4 (Prop_lut4_I0_O)        0.261     6.031 r  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_u35_sr_special_2964_i_26/O
                         net (fo=55, routed)          0.830     6.862    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_u35_sr_special_2964/S[4]
    SLICE_X41Y23         LUT4 (Prop_lut4_I0_O)        0.105     6.967 f  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_u35_sr_special_2964/Y[5]_INST_0_i_2/O
                         net (fo=9, routed)           0.850     7.817    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_u35_sr_special_2964/Y[5]_INST_0_i_2_n_0
    SLICE_X47Y23         LUT6 (Prop_lut6_I0_O)        0.105     7.922 r  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_u35_sr_special_2964/Y[4]_INST_0_i_1/O
                         net (fo=1, routed)           0.451     8.372    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_u35_sr_special_2964/Y[4]_INST_0_i_1_n_0
    SLICE_X47Y24         LUT5 (Prop_lut5_I0_O)        0.105     8.477 r  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_u35_sr_special_2964/Y[4]_INST_0/O
                         net (fo=2, routed)           0.257     8.735    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/Y[4]
    SLICE_X44Y24         LUT6 (Prop_lut6_I5_O)        0.105     8.840 r  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_adder_35_with_carry_3000_i_31/O
                         net (fo=3, routed)           0.660     9.500    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_adder_35_with_carry_3000/A[4]
    SLICE_X43Y24         LUT4 (Prop_lut4_I0_O)        0.105     9.605 r  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_adder_35_with_carry_3000/SUM[3]_INST_0_i_6/O
                         net (fo=1, routed)           0.000     9.605    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_adder_35_with_carry_3000/SUM[3]_INST_0_i_6_n_0
    SLICE_X43Y24         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.332     9.937 r  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_adder_35_with_carry_3000/SUM[3]_INST_0/CO[3]
                         net (fo=1, routed)           0.008     9.945    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_adder_35_with_carry_3000/SUM[3]_INST_0_n_0
    SLICE_X43Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    10.043 r  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_adder_35_with_carry_3000/SUM[7]_INST_0/CO[3]
                         net (fo=1, routed)           0.000    10.043    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_adder_35_with_carry_3000/SUM[7]_INST_0_n_0
    SLICE_X43Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    10.141 r  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_adder_35_with_carry_3000/SUM[11]_INST_0/CO[3]
                         net (fo=1, routed)           0.000    10.141    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_adder_35_with_carry_3000/SUM[11]_INST_0_n_0
    SLICE_X43Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    10.239 r  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_adder_35_with_carry_3000/SUM[15]_INST_0/CO[3]
                         net (fo=1, routed)           0.000    10.239    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_adder_35_with_carry_3000/SUM[15]_INST_0_n_0
    SLICE_X43Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    10.337 r  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_adder_35_with_carry_3000/SUM[19]_INST_0/CO[3]
                         net (fo=1, routed)           0.000    10.337    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_adder_35_with_carry_3000/SUM[19]_INST_0_n_0
    SLICE_X43Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    10.435 r  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_adder_35_with_carry_3000/SUM[23]_INST_0/CO[3]
                         net (fo=1, routed)           0.000    10.435    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_adder_35_with_carry_3000/SUM[23]_INST_0_n_0
    SLICE_X43Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    10.533 r  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_adder_35_with_carry_3000/SUM[27]_INST_0/CO[3]
                         net (fo=1, routed)           0.000    10.533    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_adder_35_with_carry_3000/SUM[27]_INST_0_n_0
    SLICE_X43Y31         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.260    10.793 r  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_adder_35_with_carry_3000/SUM[31]_INST_0/O[3]
                         net (fo=37, routed)          0.375    11.167    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/mantissa_added_35_3259_in[34]
    SLICE_X42Y30         LUT5 (Prop_lut5_I1_O)        0.257    11.424 f  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_i35_sll_3024_i_28/O
                         net (fo=6, routed)           0.714    12.138    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_find_leftmost_35_3020/data_path.volatile_operator_find_left_32_2566/data_path.volatile_operator_find_left_16_2522/data_path.volatile_operator_find_left_8_2490/data_path.volatile_operator_find_left_4_856/fp_4[1]
    SLICE_X40Y29         LUT4 (Prop_lut4_I3_O)        0.105    12.243 f  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_find_leftmost_35_3020/data_path.volatile_operator_find_left_32_2566/data_path.volatile_operator_find_left_16_2522/data_path.volatile_operator_find_left_8_2490/data_path.volatile_operator_find_left_4_856/found[0]_INST_0/O
                         net (fo=4, routed)           0.489    12.732    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_find_leftmost_35_3020/data_path.volatile_operator_find_left_32_2566/data_path.volatile_operator_find_left_16_2522/data_path.volatile_operator_find_left_8_2490/position[2]
    SLICE_X39Y28         LUT2 (Prop_lut2_I0_O)        0.105    12.837 f  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_find_leftmost_35_3020/data_path.volatile_operator_find_left_32_2566/data_path.volatile_operator_find_left_16_2522/data_path.volatile_operator_find_left_8_2490/found[0]_INST_0/O
                         net (fo=4, routed)           0.598    13.435    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_find_leftmost_35_3020/data_path.volatile_operator_find_left_32_2566/data_path.volatile_operator_find_left_16_2522/found_lower_2876
    SLICE_X37Y29         LUT2 (Prop_lut2_I1_O)        0.105    13.540 f  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_find_leftmost_35_3020/data_path.volatile_operator_find_left_32_2566/data_path.volatile_operator_find_left_16_2522/found[0]_INST_0/O
                         net (fo=5, routed)           0.387    13.927    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_find_leftmost_35_3020/data_path.volatile_operator_find_left_32_2566/found_lower_2915
    SLICE_X31Y30         LUT2 (Prop_lut2_I1_O)        0.105    14.032 f  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_find_leftmost_35_3020/data_path.volatile_operator_find_left_32_2566/found[0]_INST_0/O
                         net (fo=6, routed)           0.661    14.692    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_find_leftmost_35_3020/found_lower_2975
    SLICE_X35Y29         LUT4 (Prop_lut4_I1_O)        0.124    14.816 f  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_find_leftmost_35_3020/position[3]_INST_0/O
                         net (fo=8, routed)           0.623    15.439    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/position[3]
    SLICE_X36Y30         LUT5 (Prop_lut5_I0_O)        0.267    15.706 r  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.extn_result_rptr_i_63/O
                         net (fo=2, routed)           0.321    16.027    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.extn_result_rptr_i_63_n_0
    SLICE_X37Y31         LUT5 (Prop_lut5_I0_O)        0.105    16.132 r  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.extn_result_rptr_i_67/O
                         net (fo=1, routed)           0.000    16.132    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.extn_result_rptr_i_67_n_0
    SLICE_X37Y31         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.440    16.572 f  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.extn_result_rptr_i_55/CO[3]
                         net (fo=1, routed)           0.000    16.572    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.extn_result_rptr_i_55_n_0
    SLICE_X37Y32         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.132    16.704 r  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.extn_result_rptr_i_54/CO[1]
                         net (fo=12, routed)          0.556    17.260    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.extn_result_rptr_i_54_n_2
    SLICE_X35Y33         LUT2 (Prop_lut2_I0_O)        0.275    17.535 r  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.needs_norm_rptr_i_8/O
                         net (fo=1, routed)           0.000    17.535    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.needs_norm_rptr_i_8_n_0
    SLICE_X35Y33         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457    17.992 r  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.needs_norm_rptr_i_3/CO[3]
                         net (fo=3, routed)           0.539    18.530    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/result25_in
    SLICE_X33Y34         LUT6 (Prop_lut6_I4_O)        0.105    18.635 r  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.needs_norm_rptr_i_2/O
                         net (fo=46, routed)          0.727    19.362    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.needs_norm_rptr_i_2_n_0
    SLICE_X36Y33         LUT5 (Prop_lut5_I0_O)        0.105    19.467 r  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.extn_result_rptr_i_16/O
                         net (fo=1, routed)           0.000    19.467    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.extn_result_rptr/data_in[63]
    SLICE_X36Y33         FDRE                                         r  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.extn_result_rptr/genSR[1].data_regs_reg[1][63]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    N13                                               0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    U_clk_wiz_0/inst/clk_in1
    N13                  IBUF (Prop_ibuf_I_O)         1.392    21.392 r  U_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004    22.396    U_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.093    16.302 r  U_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.374    17.676    U_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    17.753 r  U_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=19456, routed)       1.402    19.155    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.extn_result_rptr/clk
    SLICE_X36Y33         FDRE                                         r  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.extn_result_rptr/genSR[1].data_regs_reg[1][63]/C
                         clock pessimism              0.408    19.563    
                         clock uncertainty           -0.084    19.479    
    SLICE_X36Y33         FDRE (Setup_fdre_C_D)        0.030    19.509    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.extn_result_rptr/genSR[1].data_regs_reg[1][63]
  -------------------------------------------------------------------
                         required time                         19.509    
                         arrival time                         -19.467    
  -------------------------------------------------------------------
                         slack                                  0.042    

Slack (MET) :             0.042ns  (required time - arrival time)
  Source:                 U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/in_buffer/NotRevisedCase.ShallowCase.ulReg/noBypass.read_data_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.extn_result_rptr/genSR[1].data_regs_reg[1][63]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        19.869ns  (logic 6.644ns (33.440%)  route 13.225ns (66.560%))
  Logic Levels:           37  (CARRY4=12 LUT2=6 LUT3=1 LUT4=6 LUT5=6 LUT6=5 MUXF7=1)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.845ns = ( 19.155 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.401ns
    Clock Pessimism Removal (CPR):    0.408ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    N13                                               0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    U_clk_wiz_0/inst/clk_in1
    N13                  IBUF (Prop_ibuf_I_O)         1.458     1.458 r  U_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.065     2.524    U_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.957    -3.434 r  U_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.441    -1.993    U_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081    -1.912 r  U_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=19456, routed)       1.511    -0.401    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/in_buffer/NotRevisedCase.ShallowCase.ulReg/clk
    SLICE_X33Y26         FDRE                                         r  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/in_buffer/NotRevisedCase.ShallowCase.ulReg/noBypass.read_data_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y26         FDRE (Prop_fdre_C_Q)         0.348    -0.053 r  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/in_buffer/NotRevisedCase.ShallowCase.ulReg/noBypass.read_data_reg[8]/Q
                         net (fo=5, routed)           0.847     0.794    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.volatile_operator_classFp32_3264/a[8]
    SLICE_X32Y24         LUT6 (Prop_lut6_I1_O)        0.242     1.036 f  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.volatile_operator_classFp32_3264/data_path.volatile_operator_classFpBase_661_i_8/O
                         net (fo=1, routed)           0.536     1.572    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.volatile_operator_classFp32_3264/data_path.volatile_operator_classFpBase_661_i_8_n_0
    SLICE_X32Y25         LUT4 (Prop_lut4_I2_O)        0.105     1.677 f  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.volatile_operator_classFp32_3264/data_path.volatile_operator_classFpBase_661_i_3/O
                         net (fo=8, routed)           0.395     2.072    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.volatile_operator_classFp32_3264/data_path.volatile_operator_classFpBase_661/mant_a_zero[0]
    SLICE_X35Y24         LUT3 (Prop_lut3_I0_O)        0.105     2.177 r  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.volatile_operator_classFp32_3264/data_path.volatile_operator_classFpBase_661/pos_denormal[0]_INST_0/O
                         net (fo=8, routed)           0.360     2.537    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_classify_utility_2945/f1_s_class[7]
    SLICE_X37Y24         LUT2 (Prop_lut2_I0_O)        0.105     2.642 r  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_classify_utility_2945/f1_denormal[0]_INST_0/O
                         net (fo=26, routed)          0.594     3.236    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_expDiffSingle_2951/f1_denormal[0]
    SLICE_X37Y25         LUT5 (Prop_lut5_I0_O)        0.105     3.341 f  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_expDiffSingle_2951/exp_ab_s[3]_INST_0_i_4/O
                         net (fo=1, routed)           0.336     3.677    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_expDiffSingle_2951/exp_ab_s[3]_INST_0_i_4_n_0
    SLICE_X39Y26         LUT6 (Prop_lut6_I5_O)        0.105     3.782 f  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_expDiffSingle_2951/exp_ab_s[3]_INST_0_i_1/O
                         net (fo=1, routed)           0.000     3.782    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_expDiffSingle_2951/exp_ab_s[3]_INST_0_i_1_n_0
    SLICE_X39Y26         MUXF7 (Prop_muxf7_I0_O)      0.178     3.960 f  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_expDiffSingle_2951/exp_ab_s[3]_INST_0/O
                         net (fo=3, routed)           0.729     4.689    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/exp_ab_3090_in[3]
    SLICE_X39Y23         LUT2 (Prop_lut2_I0_O)        0.252     4.941 r  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_u35_sr_special_2964_i_37/O
                         net (fo=1, routed)           0.000     4.941    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_u35_sr_special_2964_i_37_n_0
    SLICE_X39Y23         CARRY4 (Prop_carry4_S[0]_CO[2])
                                                      0.446     5.387 f  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_u35_sr_special_2964_i_31/CO[2]
                         net (fo=6, routed)           0.384     5.770    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/MUX_3137_wire_in1
    SLICE_X39Y24         LUT4 (Prop_lut4_I0_O)        0.261     6.031 r  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_u35_sr_special_2964_i_26/O
                         net (fo=55, routed)          0.830     6.862    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_u35_sr_special_2964/S[4]
    SLICE_X41Y23         LUT4 (Prop_lut4_I0_O)        0.105     6.967 f  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_u35_sr_special_2964/Y[5]_INST_0_i_2/O
                         net (fo=9, routed)           0.850     7.817    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_u35_sr_special_2964/Y[5]_INST_0_i_2_n_0
    SLICE_X47Y23         LUT6 (Prop_lut6_I0_O)        0.105     7.922 r  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_u35_sr_special_2964/Y[4]_INST_0_i_1/O
                         net (fo=1, routed)           0.451     8.372    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_u35_sr_special_2964/Y[4]_INST_0_i_1_n_0
    SLICE_X47Y24         LUT5 (Prop_lut5_I0_O)        0.105     8.477 r  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_u35_sr_special_2964/Y[4]_INST_0/O
                         net (fo=2, routed)           0.257     8.735    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/Y[4]
    SLICE_X44Y24         LUT6 (Prop_lut6_I5_O)        0.105     8.840 r  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_adder_35_with_carry_3000_i_31/O
                         net (fo=3, routed)           0.660     9.500    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_adder_35_with_carry_3000/A[4]
    SLICE_X43Y24         LUT4 (Prop_lut4_I0_O)        0.105     9.605 r  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_adder_35_with_carry_3000/SUM[3]_INST_0_i_6/O
                         net (fo=1, routed)           0.000     9.605    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_adder_35_with_carry_3000/SUM[3]_INST_0_i_6_n_0
    SLICE_X43Y24         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.332     9.937 r  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_adder_35_with_carry_3000/SUM[3]_INST_0/CO[3]
                         net (fo=1, routed)           0.008     9.945    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_adder_35_with_carry_3000/SUM[3]_INST_0_n_0
    SLICE_X43Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    10.043 r  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_adder_35_with_carry_3000/SUM[7]_INST_0/CO[3]
                         net (fo=1, routed)           0.000    10.043    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_adder_35_with_carry_3000/SUM[7]_INST_0_n_0
    SLICE_X43Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    10.141 r  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_adder_35_with_carry_3000/SUM[11]_INST_0/CO[3]
                         net (fo=1, routed)           0.000    10.141    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_adder_35_with_carry_3000/SUM[11]_INST_0_n_0
    SLICE_X43Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    10.239 r  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_adder_35_with_carry_3000/SUM[15]_INST_0/CO[3]
                         net (fo=1, routed)           0.000    10.239    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_adder_35_with_carry_3000/SUM[15]_INST_0_n_0
    SLICE_X43Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    10.337 r  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_adder_35_with_carry_3000/SUM[19]_INST_0/CO[3]
                         net (fo=1, routed)           0.000    10.337    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_adder_35_with_carry_3000/SUM[19]_INST_0_n_0
    SLICE_X43Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    10.435 r  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_adder_35_with_carry_3000/SUM[23]_INST_0/CO[3]
                         net (fo=1, routed)           0.000    10.435    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_adder_35_with_carry_3000/SUM[23]_INST_0_n_0
    SLICE_X43Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    10.533 r  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_adder_35_with_carry_3000/SUM[27]_INST_0/CO[3]
                         net (fo=1, routed)           0.000    10.533    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_adder_35_with_carry_3000/SUM[27]_INST_0_n_0
    SLICE_X43Y31         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.260    10.793 r  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_adder_35_with_carry_3000/SUM[31]_INST_0/O[3]
                         net (fo=37, routed)          0.375    11.167    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/mantissa_added_35_3259_in[34]
    SLICE_X42Y30         LUT5 (Prop_lut5_I1_O)        0.257    11.424 r  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_i35_sll_3024_i_28/O
                         net (fo=6, routed)           0.714    12.138    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_find_leftmost_35_3020/data_path.volatile_operator_find_left_32_2566/data_path.volatile_operator_find_left_16_2522/data_path.volatile_operator_find_left_8_2490/data_path.volatile_operator_find_left_4_856/fp_4[1]
    SLICE_X40Y29         LUT4 (Prop_lut4_I3_O)        0.105    12.243 r  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_find_leftmost_35_3020/data_path.volatile_operator_find_left_32_2566/data_path.volatile_operator_find_left_16_2522/data_path.volatile_operator_find_left_8_2490/data_path.volatile_operator_find_left_4_856/found[0]_INST_0/O
                         net (fo=4, routed)           0.489    12.732    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_find_leftmost_35_3020/data_path.volatile_operator_find_left_32_2566/data_path.volatile_operator_find_left_16_2522/data_path.volatile_operator_find_left_8_2490/position[2]
    SLICE_X39Y28         LUT2 (Prop_lut2_I0_O)        0.105    12.837 r  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_find_leftmost_35_3020/data_path.volatile_operator_find_left_32_2566/data_path.volatile_operator_find_left_16_2522/data_path.volatile_operator_find_left_8_2490/found[0]_INST_0/O
                         net (fo=4, routed)           0.598    13.435    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_find_leftmost_35_3020/data_path.volatile_operator_find_left_32_2566/data_path.volatile_operator_find_left_16_2522/found_lower_2876
    SLICE_X37Y29         LUT2 (Prop_lut2_I1_O)        0.105    13.540 r  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_find_leftmost_35_3020/data_path.volatile_operator_find_left_32_2566/data_path.volatile_operator_find_left_16_2522/found[0]_INST_0/O
                         net (fo=5, routed)           0.387    13.927    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_find_leftmost_35_3020/data_path.volatile_operator_find_left_32_2566/found_lower_2915
    SLICE_X31Y30         LUT2 (Prop_lut2_I1_O)        0.105    14.032 r  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_find_leftmost_35_3020/data_path.volatile_operator_find_left_32_2566/found[0]_INST_0/O
                         net (fo=6, routed)           0.661    14.692    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_find_leftmost_35_3020/found_lower_2975
    SLICE_X35Y29         LUT4 (Prop_lut4_I1_O)        0.124    14.816 r  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_find_leftmost_35_3020/position[3]_INST_0/O
                         net (fo=8, routed)           0.623    15.439    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/position[3]
    SLICE_X36Y30         LUT5 (Prop_lut5_I0_O)        0.267    15.706 r  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.extn_result_rptr_i_63/O
                         net (fo=2, routed)           0.321    16.027    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.extn_result_rptr_i_63_n_0
    SLICE_X37Y31         LUT5 (Prop_lut5_I0_O)        0.105    16.132 f  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.extn_result_rptr_i_67/O
                         net (fo=1, routed)           0.000    16.132    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.extn_result_rptr_i_67_n_0
    SLICE_X37Y31         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.440    16.572 f  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.extn_result_rptr_i_55/CO[3]
                         net (fo=1, routed)           0.000    16.572    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.extn_result_rptr_i_55_n_0
    SLICE_X37Y32         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.132    16.704 r  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.extn_result_rptr_i_54/CO[1]
                         net (fo=12, routed)          0.556    17.260    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.extn_result_rptr_i_54_n_2
    SLICE_X35Y33         LUT2 (Prop_lut2_I0_O)        0.275    17.535 r  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.needs_norm_rptr_i_8/O
                         net (fo=1, routed)           0.000    17.535    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.needs_norm_rptr_i_8_n_0
    SLICE_X35Y33         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457    17.992 r  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.needs_norm_rptr_i_3/CO[3]
                         net (fo=3, routed)           0.539    18.530    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/result25_in
    SLICE_X33Y34         LUT6 (Prop_lut6_I4_O)        0.105    18.635 r  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.needs_norm_rptr_i_2/O
                         net (fo=46, routed)          0.727    19.362    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.needs_norm_rptr_i_2_n_0
    SLICE_X36Y33         LUT5 (Prop_lut5_I0_O)        0.105    19.467 r  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.extn_result_rptr_i_16/O
                         net (fo=1, routed)           0.000    19.467    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.extn_result_rptr/data_in[63]
    SLICE_X36Y33         FDRE                                         r  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.extn_result_rptr/genSR[1].data_regs_reg[1][63]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    N13                                               0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    U_clk_wiz_0/inst/clk_in1
    N13                  IBUF (Prop_ibuf_I_O)         1.392    21.392 r  U_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004    22.396    U_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.093    16.302 r  U_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.374    17.676    U_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    17.753 r  U_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=19456, routed)       1.402    19.155    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.extn_result_rptr/clk
    SLICE_X36Y33         FDRE                                         r  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.extn_result_rptr/genSR[1].data_regs_reg[1][63]/C
                         clock pessimism              0.408    19.563    
                         clock uncertainty           -0.084    19.479    
    SLICE_X36Y33         FDRE (Setup_fdre_C_D)        0.030    19.509    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.extn_result_rptr/genSR[1].data_regs_reg[1][63]
  -------------------------------------------------------------------
                         required time                         19.509    
                         arrival time                         -19.467    
  -------------------------------------------------------------------
                         slack                                  0.042    

Slack (MET) :             0.042ns  (required time - arrival time)
  Source:                 U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/in_buffer/NotRevisedCase.ShallowCase.ulReg/noBypass.read_data_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.extn_result_rptr/genSR[1].data_regs_reg[1][63]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        19.869ns  (logic 6.644ns (33.440%)  route 13.225ns (66.560%))
  Logic Levels:           37  (CARRY4=12 LUT2=6 LUT3=1 LUT4=6 LUT5=6 LUT6=5 MUXF7=1)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.845ns = ( 19.155 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.401ns
    Clock Pessimism Removal (CPR):    0.408ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    N13                                               0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    U_clk_wiz_0/inst/clk_in1
    N13                  IBUF (Prop_ibuf_I_O)         1.458     1.458 r  U_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.065     2.524    U_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.957    -3.434 r  U_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.441    -1.993    U_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081    -1.912 r  U_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=19456, routed)       1.511    -0.401    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/in_buffer/NotRevisedCase.ShallowCase.ulReg/clk
    SLICE_X33Y26         FDRE                                         r  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/in_buffer/NotRevisedCase.ShallowCase.ulReg/noBypass.read_data_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y26         FDRE (Prop_fdre_C_Q)         0.348    -0.053 r  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/in_buffer/NotRevisedCase.ShallowCase.ulReg/noBypass.read_data_reg[8]/Q
                         net (fo=5, routed)           0.847     0.794    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.volatile_operator_classFp32_3264/a[8]
    SLICE_X32Y24         LUT6 (Prop_lut6_I1_O)        0.242     1.036 f  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.volatile_operator_classFp32_3264/data_path.volatile_operator_classFpBase_661_i_8/O
                         net (fo=1, routed)           0.536     1.572    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.volatile_operator_classFp32_3264/data_path.volatile_operator_classFpBase_661_i_8_n_0
    SLICE_X32Y25         LUT4 (Prop_lut4_I2_O)        0.105     1.677 f  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.volatile_operator_classFp32_3264/data_path.volatile_operator_classFpBase_661_i_3/O
                         net (fo=8, routed)           0.395     2.072    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.volatile_operator_classFp32_3264/data_path.volatile_operator_classFpBase_661/mant_a_zero[0]
    SLICE_X35Y24         LUT3 (Prop_lut3_I0_O)        0.105     2.177 r  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.volatile_operator_classFp32_3264/data_path.volatile_operator_classFpBase_661/pos_denormal[0]_INST_0/O
                         net (fo=8, routed)           0.360     2.537    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_classify_utility_2945/f1_s_class[7]
    SLICE_X37Y24         LUT2 (Prop_lut2_I0_O)        0.105     2.642 r  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_classify_utility_2945/f1_denormal[0]_INST_0/O
                         net (fo=26, routed)          0.594     3.236    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_expDiffSingle_2951/f1_denormal[0]
    SLICE_X37Y25         LUT5 (Prop_lut5_I0_O)        0.105     3.341 f  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_expDiffSingle_2951/exp_ab_s[3]_INST_0_i_4/O
                         net (fo=1, routed)           0.336     3.677    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_expDiffSingle_2951/exp_ab_s[3]_INST_0_i_4_n_0
    SLICE_X39Y26         LUT6 (Prop_lut6_I5_O)        0.105     3.782 f  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_expDiffSingle_2951/exp_ab_s[3]_INST_0_i_1/O
                         net (fo=1, routed)           0.000     3.782    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_expDiffSingle_2951/exp_ab_s[3]_INST_0_i_1_n_0
    SLICE_X39Y26         MUXF7 (Prop_muxf7_I0_O)      0.178     3.960 f  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_expDiffSingle_2951/exp_ab_s[3]_INST_0/O
                         net (fo=3, routed)           0.729     4.689    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/exp_ab_3090_in[3]
    SLICE_X39Y23         LUT2 (Prop_lut2_I0_O)        0.252     4.941 r  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_u35_sr_special_2964_i_37/O
                         net (fo=1, routed)           0.000     4.941    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_u35_sr_special_2964_i_37_n_0
    SLICE_X39Y23         CARRY4 (Prop_carry4_S[0]_CO[2])
                                                      0.446     5.387 f  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_u35_sr_special_2964_i_31/CO[2]
                         net (fo=6, routed)           0.384     5.770    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/MUX_3137_wire_in1
    SLICE_X39Y24         LUT4 (Prop_lut4_I0_O)        0.261     6.031 r  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_u35_sr_special_2964_i_26/O
                         net (fo=55, routed)          0.830     6.862    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_u35_sr_special_2964/S[4]
    SLICE_X41Y23         LUT4 (Prop_lut4_I0_O)        0.105     6.967 f  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_u35_sr_special_2964/Y[5]_INST_0_i_2/O
                         net (fo=9, routed)           0.850     7.817    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_u35_sr_special_2964/Y[5]_INST_0_i_2_n_0
    SLICE_X47Y23         LUT6 (Prop_lut6_I0_O)        0.105     7.922 r  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_u35_sr_special_2964/Y[4]_INST_0_i_1/O
                         net (fo=1, routed)           0.451     8.372    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_u35_sr_special_2964/Y[4]_INST_0_i_1_n_0
    SLICE_X47Y24         LUT5 (Prop_lut5_I0_O)        0.105     8.477 r  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_u35_sr_special_2964/Y[4]_INST_0/O
                         net (fo=2, routed)           0.257     8.735    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/Y[4]
    SLICE_X44Y24         LUT6 (Prop_lut6_I5_O)        0.105     8.840 r  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_adder_35_with_carry_3000_i_31/O
                         net (fo=3, routed)           0.660     9.500    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_adder_35_with_carry_3000/A[4]
    SLICE_X43Y24         LUT4 (Prop_lut4_I0_O)        0.105     9.605 r  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_adder_35_with_carry_3000/SUM[3]_INST_0_i_6/O
                         net (fo=1, routed)           0.000     9.605    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_adder_35_with_carry_3000/SUM[3]_INST_0_i_6_n_0
    SLICE_X43Y24         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.332     9.937 r  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_adder_35_with_carry_3000/SUM[3]_INST_0/CO[3]
                         net (fo=1, routed)           0.008     9.945    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_adder_35_with_carry_3000/SUM[3]_INST_0_n_0
    SLICE_X43Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    10.043 r  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_adder_35_with_carry_3000/SUM[7]_INST_0/CO[3]
                         net (fo=1, routed)           0.000    10.043    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_adder_35_with_carry_3000/SUM[7]_INST_0_n_0
    SLICE_X43Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    10.141 r  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_adder_35_with_carry_3000/SUM[11]_INST_0/CO[3]
                         net (fo=1, routed)           0.000    10.141    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_adder_35_with_carry_3000/SUM[11]_INST_0_n_0
    SLICE_X43Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    10.239 r  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_adder_35_with_carry_3000/SUM[15]_INST_0/CO[3]
                         net (fo=1, routed)           0.000    10.239    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_adder_35_with_carry_3000/SUM[15]_INST_0_n_0
    SLICE_X43Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    10.337 r  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_adder_35_with_carry_3000/SUM[19]_INST_0/CO[3]
                         net (fo=1, routed)           0.000    10.337    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_adder_35_with_carry_3000/SUM[19]_INST_0_n_0
    SLICE_X43Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    10.435 r  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_adder_35_with_carry_3000/SUM[23]_INST_0/CO[3]
                         net (fo=1, routed)           0.000    10.435    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_adder_35_with_carry_3000/SUM[23]_INST_0_n_0
    SLICE_X43Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    10.533 r  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_adder_35_with_carry_3000/SUM[27]_INST_0/CO[3]
                         net (fo=1, routed)           0.000    10.533    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_adder_35_with_carry_3000/SUM[27]_INST_0_n_0
    SLICE_X43Y31         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.260    10.793 r  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_adder_35_with_carry_3000/SUM[31]_INST_0/O[3]
                         net (fo=37, routed)          0.375    11.167    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/mantissa_added_35_3259_in[34]
    SLICE_X42Y30         LUT5 (Prop_lut5_I1_O)        0.257    11.424 f  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_i35_sll_3024_i_28/O
                         net (fo=6, routed)           0.714    12.138    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_find_leftmost_35_3020/data_path.volatile_operator_find_left_32_2566/data_path.volatile_operator_find_left_16_2522/data_path.volatile_operator_find_left_8_2490/data_path.volatile_operator_find_left_4_856/fp_4[1]
    SLICE_X40Y29         LUT4 (Prop_lut4_I3_O)        0.105    12.243 f  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_find_leftmost_35_3020/data_path.volatile_operator_find_left_32_2566/data_path.volatile_operator_find_left_16_2522/data_path.volatile_operator_find_left_8_2490/data_path.volatile_operator_find_left_4_856/found[0]_INST_0/O
                         net (fo=4, routed)           0.489    12.732    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_find_leftmost_35_3020/data_path.volatile_operator_find_left_32_2566/data_path.volatile_operator_find_left_16_2522/data_path.volatile_operator_find_left_8_2490/position[2]
    SLICE_X39Y28         LUT2 (Prop_lut2_I0_O)        0.105    12.837 f  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_find_leftmost_35_3020/data_path.volatile_operator_find_left_32_2566/data_path.volatile_operator_find_left_16_2522/data_path.volatile_operator_find_left_8_2490/found[0]_INST_0/O
                         net (fo=4, routed)           0.598    13.435    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_find_leftmost_35_3020/data_path.volatile_operator_find_left_32_2566/data_path.volatile_operator_find_left_16_2522/found_lower_2876
    SLICE_X37Y29         LUT2 (Prop_lut2_I1_O)        0.105    13.540 f  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_find_leftmost_35_3020/data_path.volatile_operator_find_left_32_2566/data_path.volatile_operator_find_left_16_2522/found[0]_INST_0/O
                         net (fo=5, routed)           0.387    13.927    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_find_leftmost_35_3020/data_path.volatile_operator_find_left_32_2566/found_lower_2915
    SLICE_X31Y30         LUT2 (Prop_lut2_I1_O)        0.105    14.032 f  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_find_leftmost_35_3020/data_path.volatile_operator_find_left_32_2566/found[0]_INST_0/O
                         net (fo=6, routed)           0.661    14.692    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_find_leftmost_35_3020/found_lower_2975
    SLICE_X35Y29         LUT4 (Prop_lut4_I1_O)        0.124    14.816 f  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_find_leftmost_35_3020/position[3]_INST_0/O
                         net (fo=8, routed)           0.623    15.439    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/position[3]
    SLICE_X36Y30         LUT5 (Prop_lut5_I0_O)        0.267    15.706 r  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.extn_result_rptr_i_63/O
                         net (fo=2, routed)           0.321    16.027    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.extn_result_rptr_i_63_n_0
    SLICE_X37Y31         LUT5 (Prop_lut5_I0_O)        0.105    16.132 f  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.extn_result_rptr_i_67/O
                         net (fo=1, routed)           0.000    16.132    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.extn_result_rptr_i_67_n_0
    SLICE_X37Y31         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.440    16.572 f  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.extn_result_rptr_i_55/CO[3]
                         net (fo=1, routed)           0.000    16.572    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.extn_result_rptr_i_55_n_0
    SLICE_X37Y32         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.132    16.704 r  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.extn_result_rptr_i_54/CO[1]
                         net (fo=12, routed)          0.556    17.260    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.extn_result_rptr_i_54_n_2
    SLICE_X35Y33         LUT2 (Prop_lut2_I0_O)        0.275    17.535 r  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.needs_norm_rptr_i_8/O
                         net (fo=1, routed)           0.000    17.535    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.needs_norm_rptr_i_8_n_0
    SLICE_X35Y33         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457    17.992 r  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.needs_norm_rptr_i_3/CO[3]
                         net (fo=3, routed)           0.539    18.530    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/result25_in
    SLICE_X33Y34         LUT6 (Prop_lut6_I4_O)        0.105    18.635 r  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.needs_norm_rptr_i_2/O
                         net (fo=46, routed)          0.727    19.362    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.needs_norm_rptr_i_2_n_0
    SLICE_X36Y33         LUT5 (Prop_lut5_I0_O)        0.105    19.467 r  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.extn_result_rptr_i_16/O
                         net (fo=1, routed)           0.000    19.467    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.extn_result_rptr/data_in[63]
    SLICE_X36Y33         FDRE                                         r  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.extn_result_rptr/genSR[1].data_regs_reg[1][63]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    N13                                               0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    U_clk_wiz_0/inst/clk_in1
    N13                  IBUF (Prop_ibuf_I_O)         1.392    21.392 r  U_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004    22.396    U_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.093    16.302 r  U_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.374    17.676    U_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    17.753 r  U_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=19456, routed)       1.402    19.155    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.extn_result_rptr/clk
    SLICE_X36Y33         FDRE                                         r  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.extn_result_rptr/genSR[1].data_regs_reg[1][63]/C
                         clock pessimism              0.408    19.563    
                         clock uncertainty           -0.084    19.479    
    SLICE_X36Y33         FDRE (Setup_fdre_C_D)        0.030    19.509    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.extn_result_rptr/genSR[1].data_regs_reg[1][63]
  -------------------------------------------------------------------
                         required time                         19.509    
                         arrival time                         -19.467    
  -------------------------------------------------------------------
                         slack                                  0.042    

Slack (MET) :             0.042ns  (required time - arrival time)
  Source:                 U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/in_buffer/NotRevisedCase.ShallowCase.ulReg/noBypass.read_data_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.extn_result_rptr/genSR[1].data_regs_reg[1][63]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        19.869ns  (logic 6.644ns (33.440%)  route 13.225ns (66.560%))
  Logic Levels:           37  (CARRY4=12 LUT2=6 LUT3=1 LUT4=6 LUT5=6 LUT6=5 MUXF7=1)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.845ns = ( 19.155 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.401ns
    Clock Pessimism Removal (CPR):    0.408ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    N13                                               0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    U_clk_wiz_0/inst/clk_in1
    N13                  IBUF (Prop_ibuf_I_O)         1.458     1.458 r  U_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.065     2.524    U_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.957    -3.434 r  U_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.441    -1.993    U_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081    -1.912 r  U_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=19456, routed)       1.511    -0.401    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/in_buffer/NotRevisedCase.ShallowCase.ulReg/clk
    SLICE_X33Y26         FDRE                                         r  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/in_buffer/NotRevisedCase.ShallowCase.ulReg/noBypass.read_data_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y26         FDRE (Prop_fdre_C_Q)         0.348    -0.053 r  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/in_buffer/NotRevisedCase.ShallowCase.ulReg/noBypass.read_data_reg[8]/Q
                         net (fo=5, routed)           0.847     0.794    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.volatile_operator_classFp32_3264/a[8]
    SLICE_X32Y24         LUT6 (Prop_lut6_I1_O)        0.242     1.036 f  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.volatile_operator_classFp32_3264/data_path.volatile_operator_classFpBase_661_i_8/O
                         net (fo=1, routed)           0.536     1.572    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.volatile_operator_classFp32_3264/data_path.volatile_operator_classFpBase_661_i_8_n_0
    SLICE_X32Y25         LUT4 (Prop_lut4_I2_O)        0.105     1.677 f  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.volatile_operator_classFp32_3264/data_path.volatile_operator_classFpBase_661_i_3/O
                         net (fo=8, routed)           0.395     2.072    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.volatile_operator_classFp32_3264/data_path.volatile_operator_classFpBase_661/mant_a_zero[0]
    SLICE_X35Y24         LUT3 (Prop_lut3_I0_O)        0.105     2.177 r  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.volatile_operator_classFp32_3264/data_path.volatile_operator_classFpBase_661/pos_denormal[0]_INST_0/O
                         net (fo=8, routed)           0.360     2.537    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_classify_utility_2945/f1_s_class[7]
    SLICE_X37Y24         LUT2 (Prop_lut2_I0_O)        0.105     2.642 r  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_classify_utility_2945/f1_denormal[0]_INST_0/O
                         net (fo=26, routed)          0.594     3.236    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_expDiffSingle_2951/f1_denormal[0]
    SLICE_X37Y25         LUT5 (Prop_lut5_I0_O)        0.105     3.341 f  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_expDiffSingle_2951/exp_ab_s[3]_INST_0_i_4/O
                         net (fo=1, routed)           0.336     3.677    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_expDiffSingle_2951/exp_ab_s[3]_INST_0_i_4_n_0
    SLICE_X39Y26         LUT6 (Prop_lut6_I5_O)        0.105     3.782 f  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_expDiffSingle_2951/exp_ab_s[3]_INST_0_i_1/O
                         net (fo=1, routed)           0.000     3.782    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_expDiffSingle_2951/exp_ab_s[3]_INST_0_i_1_n_0
    SLICE_X39Y26         MUXF7 (Prop_muxf7_I0_O)      0.178     3.960 f  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_expDiffSingle_2951/exp_ab_s[3]_INST_0/O
                         net (fo=3, routed)           0.729     4.689    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/exp_ab_3090_in[3]
    SLICE_X39Y23         LUT2 (Prop_lut2_I0_O)        0.252     4.941 r  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_u35_sr_special_2964_i_37/O
                         net (fo=1, routed)           0.000     4.941    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_u35_sr_special_2964_i_37_n_0
    SLICE_X39Y23         CARRY4 (Prop_carry4_S[0]_CO[2])
                                                      0.446     5.387 f  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_u35_sr_special_2964_i_31/CO[2]
                         net (fo=6, routed)           0.384     5.770    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/MUX_3137_wire_in1
    SLICE_X39Y24         LUT4 (Prop_lut4_I0_O)        0.261     6.031 r  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_u35_sr_special_2964_i_26/O
                         net (fo=55, routed)          0.830     6.862    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_u35_sr_special_2964/S[4]
    SLICE_X41Y23         LUT4 (Prop_lut4_I0_O)        0.105     6.967 f  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_u35_sr_special_2964/Y[5]_INST_0_i_2/O
                         net (fo=9, routed)           0.850     7.817    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_u35_sr_special_2964/Y[5]_INST_0_i_2_n_0
    SLICE_X47Y23         LUT6 (Prop_lut6_I0_O)        0.105     7.922 r  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_u35_sr_special_2964/Y[4]_INST_0_i_1/O
                         net (fo=1, routed)           0.451     8.372    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_u35_sr_special_2964/Y[4]_INST_0_i_1_n_0
    SLICE_X47Y24         LUT5 (Prop_lut5_I0_O)        0.105     8.477 r  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_u35_sr_special_2964/Y[4]_INST_0/O
                         net (fo=2, routed)           0.257     8.735    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/Y[4]
    SLICE_X44Y24         LUT6 (Prop_lut6_I5_O)        0.105     8.840 r  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_adder_35_with_carry_3000_i_31/O
                         net (fo=3, routed)           0.660     9.500    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_adder_35_with_carry_3000/A[4]
    SLICE_X43Y24         LUT4 (Prop_lut4_I0_O)        0.105     9.605 r  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_adder_35_with_carry_3000/SUM[3]_INST_0_i_6/O
                         net (fo=1, routed)           0.000     9.605    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_adder_35_with_carry_3000/SUM[3]_INST_0_i_6_n_0
    SLICE_X43Y24         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.332     9.937 r  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_adder_35_with_carry_3000/SUM[3]_INST_0/CO[3]
                         net (fo=1, routed)           0.008     9.945    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_adder_35_with_carry_3000/SUM[3]_INST_0_n_0
    SLICE_X43Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    10.043 r  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_adder_35_with_carry_3000/SUM[7]_INST_0/CO[3]
                         net (fo=1, routed)           0.000    10.043    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_adder_35_with_carry_3000/SUM[7]_INST_0_n_0
    SLICE_X43Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    10.141 r  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_adder_35_with_carry_3000/SUM[11]_INST_0/CO[3]
                         net (fo=1, routed)           0.000    10.141    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_adder_35_with_carry_3000/SUM[11]_INST_0_n_0
    SLICE_X43Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    10.239 r  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_adder_35_with_carry_3000/SUM[15]_INST_0/CO[3]
                         net (fo=1, routed)           0.000    10.239    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_adder_35_with_carry_3000/SUM[15]_INST_0_n_0
    SLICE_X43Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    10.337 r  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_adder_35_with_carry_3000/SUM[19]_INST_0/CO[3]
                         net (fo=1, routed)           0.000    10.337    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_adder_35_with_carry_3000/SUM[19]_INST_0_n_0
    SLICE_X43Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    10.435 r  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_adder_35_with_carry_3000/SUM[23]_INST_0/CO[3]
                         net (fo=1, routed)           0.000    10.435    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_adder_35_with_carry_3000/SUM[23]_INST_0_n_0
    SLICE_X43Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    10.533 r  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_adder_35_with_carry_3000/SUM[27]_INST_0/CO[3]
                         net (fo=1, routed)           0.000    10.533    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_adder_35_with_carry_3000/SUM[27]_INST_0_n_0
    SLICE_X43Y31         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.260    10.793 r  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_adder_35_with_carry_3000/SUM[31]_INST_0/O[3]
                         net (fo=37, routed)          0.375    11.167    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/mantissa_added_35_3259_in[34]
    SLICE_X42Y30         LUT5 (Prop_lut5_I1_O)        0.257    11.424 r  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_i35_sll_3024_i_28/O
                         net (fo=6, routed)           0.714    12.138    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_find_leftmost_35_3020/data_path.volatile_operator_find_left_32_2566/data_path.volatile_operator_find_left_16_2522/data_path.volatile_operator_find_left_8_2490/data_path.volatile_operator_find_left_4_856/fp_4[1]
    SLICE_X40Y29         LUT4 (Prop_lut4_I3_O)        0.105    12.243 r  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_find_leftmost_35_3020/data_path.volatile_operator_find_left_32_2566/data_path.volatile_operator_find_left_16_2522/data_path.volatile_operator_find_left_8_2490/data_path.volatile_operator_find_left_4_856/found[0]_INST_0/O
                         net (fo=4, routed)           0.489    12.732    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_find_leftmost_35_3020/data_path.volatile_operator_find_left_32_2566/data_path.volatile_operator_find_left_16_2522/data_path.volatile_operator_find_left_8_2490/position[2]
    SLICE_X39Y28         LUT2 (Prop_lut2_I0_O)        0.105    12.837 r  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_find_leftmost_35_3020/data_path.volatile_operator_find_left_32_2566/data_path.volatile_operator_find_left_16_2522/data_path.volatile_operator_find_left_8_2490/found[0]_INST_0/O
                         net (fo=4, routed)           0.598    13.435    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_find_leftmost_35_3020/data_path.volatile_operator_find_left_32_2566/data_path.volatile_operator_find_left_16_2522/found_lower_2876
    SLICE_X37Y29         LUT2 (Prop_lut2_I1_O)        0.105    13.540 r  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_find_leftmost_35_3020/data_path.volatile_operator_find_left_32_2566/data_path.volatile_operator_find_left_16_2522/found[0]_INST_0/O
                         net (fo=5, routed)           0.387    13.927    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_find_leftmost_35_3020/data_path.volatile_operator_find_left_32_2566/found_lower_2915
    SLICE_X31Y30         LUT2 (Prop_lut2_I1_O)        0.105    14.032 r  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_find_leftmost_35_3020/data_path.volatile_operator_find_left_32_2566/found[0]_INST_0/O
                         net (fo=6, routed)           0.661    14.692    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_find_leftmost_35_3020/found_lower_2975
    SLICE_X35Y29         LUT4 (Prop_lut4_I1_O)        0.124    14.816 r  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_find_leftmost_35_3020/position[3]_INST_0/O
                         net (fo=8, routed)           0.623    15.439    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/position[3]
    SLICE_X36Y30         LUT5 (Prop_lut5_I0_O)        0.267    15.706 f  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.extn_result_rptr_i_63/O
                         net (fo=2, routed)           0.321    16.027    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.extn_result_rptr_i_63_n_0
    SLICE_X37Y31         LUT5 (Prop_lut5_I0_O)        0.105    16.132 f  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.extn_result_rptr_i_67/O
                         net (fo=1, routed)           0.000    16.132    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.extn_result_rptr_i_67_n_0
    SLICE_X37Y31         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.440    16.572 f  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.extn_result_rptr_i_55/CO[3]
                         net (fo=1, routed)           0.000    16.572    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.extn_result_rptr_i_55_n_0
    SLICE_X37Y32         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.132    16.704 r  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.extn_result_rptr_i_54/CO[1]
                         net (fo=12, routed)          0.556    17.260    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.extn_result_rptr_i_54_n_2
    SLICE_X35Y33         LUT2 (Prop_lut2_I0_O)        0.275    17.535 r  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.needs_norm_rptr_i_8/O
                         net (fo=1, routed)           0.000    17.535    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.needs_norm_rptr_i_8_n_0
    SLICE_X35Y33         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457    17.992 r  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.needs_norm_rptr_i_3/CO[3]
                         net (fo=3, routed)           0.539    18.530    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/result25_in
    SLICE_X33Y34         LUT6 (Prop_lut6_I4_O)        0.105    18.635 r  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.needs_norm_rptr_i_2/O
                         net (fo=46, routed)          0.727    19.362    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.needs_norm_rptr_i_2_n_0
    SLICE_X36Y33         LUT5 (Prop_lut5_I0_O)        0.105    19.467 r  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.extn_result_rptr_i_16/O
                         net (fo=1, routed)           0.000    19.467    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.extn_result_rptr/data_in[63]
    SLICE_X36Y33         FDRE                                         r  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.extn_result_rptr/genSR[1].data_regs_reg[1][63]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    N13                                               0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    U_clk_wiz_0/inst/clk_in1
    N13                  IBUF (Prop_ibuf_I_O)         1.392    21.392 r  U_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004    22.396    U_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.093    16.302 r  U_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.374    17.676    U_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    17.753 r  U_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=19456, routed)       1.402    19.155    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.extn_result_rptr/clk
    SLICE_X36Y33         FDRE                                         r  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.extn_result_rptr/genSR[1].data_regs_reg[1][63]/C
                         clock pessimism              0.408    19.563    
                         clock uncertainty           -0.084    19.479    
    SLICE_X36Y33         FDRE (Setup_fdre_C_D)        0.030    19.509    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.extn_result_rptr/genSR[1].data_regs_reg[1][63]
  -------------------------------------------------------------------
                         required time                         19.509    
                         arrival time                         -19.467    
  -------------------------------------------------------------------
                         slack                                  0.042    

Slack (MET) :             0.042ns  (required time - arrival time)
  Source:                 U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/in_buffer/NotRevisedCase.ShallowCase.ulReg/noBypass.read_data_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.extn_result_rptr/genSR[1].data_regs_reg[1][63]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        19.869ns  (logic 6.644ns (33.440%)  route 13.225ns (66.560%))
  Logic Levels:           37  (CARRY4=12 LUT2=6 LUT3=1 LUT4=6 LUT5=6 LUT6=5 MUXF7=1)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.845ns = ( 19.155 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.401ns
    Clock Pessimism Removal (CPR):    0.408ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    N13                                               0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    U_clk_wiz_0/inst/clk_in1
    N13                  IBUF (Prop_ibuf_I_O)         1.458     1.458 r  U_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.065     2.524    U_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.957    -3.434 r  U_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.441    -1.993    U_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081    -1.912 r  U_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=19456, routed)       1.511    -0.401    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/in_buffer/NotRevisedCase.ShallowCase.ulReg/clk
    SLICE_X33Y26         FDRE                                         r  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/in_buffer/NotRevisedCase.ShallowCase.ulReg/noBypass.read_data_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y26         FDRE (Prop_fdre_C_Q)         0.348    -0.053 r  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/in_buffer/NotRevisedCase.ShallowCase.ulReg/noBypass.read_data_reg[8]/Q
                         net (fo=5, routed)           0.847     0.794    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.volatile_operator_classFp32_3264/a[8]
    SLICE_X32Y24         LUT6 (Prop_lut6_I1_O)        0.242     1.036 f  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.volatile_operator_classFp32_3264/data_path.volatile_operator_classFpBase_661_i_8/O
                         net (fo=1, routed)           0.536     1.572    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.volatile_operator_classFp32_3264/data_path.volatile_operator_classFpBase_661_i_8_n_0
    SLICE_X32Y25         LUT4 (Prop_lut4_I2_O)        0.105     1.677 f  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.volatile_operator_classFp32_3264/data_path.volatile_operator_classFpBase_661_i_3/O
                         net (fo=8, routed)           0.395     2.072    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.volatile_operator_classFp32_3264/data_path.volatile_operator_classFpBase_661/mant_a_zero[0]
    SLICE_X35Y24         LUT3 (Prop_lut3_I0_O)        0.105     2.177 r  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.volatile_operator_classFp32_3264/data_path.volatile_operator_classFpBase_661/pos_denormal[0]_INST_0/O
                         net (fo=8, routed)           0.360     2.537    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_classify_utility_2945/f1_s_class[7]
    SLICE_X37Y24         LUT2 (Prop_lut2_I0_O)        0.105     2.642 r  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_classify_utility_2945/f1_denormal[0]_INST_0/O
                         net (fo=26, routed)          0.594     3.236    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_expDiffSingle_2951/f1_denormal[0]
    SLICE_X37Y25         LUT5 (Prop_lut5_I0_O)        0.105     3.341 f  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_expDiffSingle_2951/exp_ab_s[3]_INST_0_i_4/O
                         net (fo=1, routed)           0.336     3.677    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_expDiffSingle_2951/exp_ab_s[3]_INST_0_i_4_n_0
    SLICE_X39Y26         LUT6 (Prop_lut6_I5_O)        0.105     3.782 f  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_expDiffSingle_2951/exp_ab_s[3]_INST_0_i_1/O
                         net (fo=1, routed)           0.000     3.782    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_expDiffSingle_2951/exp_ab_s[3]_INST_0_i_1_n_0
    SLICE_X39Y26         MUXF7 (Prop_muxf7_I0_O)      0.178     3.960 f  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_expDiffSingle_2951/exp_ab_s[3]_INST_0/O
                         net (fo=3, routed)           0.729     4.689    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/exp_ab_3090_in[3]
    SLICE_X39Y23         LUT2 (Prop_lut2_I0_O)        0.252     4.941 r  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_u35_sr_special_2964_i_37/O
                         net (fo=1, routed)           0.000     4.941    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_u35_sr_special_2964_i_37_n_0
    SLICE_X39Y23         CARRY4 (Prop_carry4_S[0]_CO[2])
                                                      0.446     5.387 f  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_u35_sr_special_2964_i_31/CO[2]
                         net (fo=6, routed)           0.384     5.770    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/MUX_3137_wire_in1
    SLICE_X39Y24         LUT4 (Prop_lut4_I0_O)        0.261     6.031 r  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_u35_sr_special_2964_i_26/O
                         net (fo=55, routed)          0.830     6.862    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_u35_sr_special_2964/S[4]
    SLICE_X41Y23         LUT4 (Prop_lut4_I0_O)        0.105     6.967 f  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_u35_sr_special_2964/Y[5]_INST_0_i_2/O
                         net (fo=9, routed)           0.850     7.817    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_u35_sr_special_2964/Y[5]_INST_0_i_2_n_0
    SLICE_X47Y23         LUT6 (Prop_lut6_I0_O)        0.105     7.922 r  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_u35_sr_special_2964/Y[4]_INST_0_i_1/O
                         net (fo=1, routed)           0.451     8.372    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_u35_sr_special_2964/Y[4]_INST_0_i_1_n_0
    SLICE_X47Y24         LUT5 (Prop_lut5_I0_O)        0.105     8.477 r  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_u35_sr_special_2964/Y[4]_INST_0/O
                         net (fo=2, routed)           0.257     8.735    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/Y[4]
    SLICE_X44Y24         LUT6 (Prop_lut6_I5_O)        0.105     8.840 r  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_adder_35_with_carry_3000_i_31/O
                         net (fo=3, routed)           0.660     9.500    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_adder_35_with_carry_3000/A[4]
    SLICE_X43Y24         LUT4 (Prop_lut4_I0_O)        0.105     9.605 r  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_adder_35_with_carry_3000/SUM[3]_INST_0_i_6/O
                         net (fo=1, routed)           0.000     9.605    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_adder_35_with_carry_3000/SUM[3]_INST_0_i_6_n_0
    SLICE_X43Y24         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.332     9.937 r  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_adder_35_with_carry_3000/SUM[3]_INST_0/CO[3]
                         net (fo=1, routed)           0.008     9.945    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_adder_35_with_carry_3000/SUM[3]_INST_0_n_0
    SLICE_X43Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    10.043 r  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_adder_35_with_carry_3000/SUM[7]_INST_0/CO[3]
                         net (fo=1, routed)           0.000    10.043    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_adder_35_with_carry_3000/SUM[7]_INST_0_n_0
    SLICE_X43Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    10.141 r  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_adder_35_with_carry_3000/SUM[11]_INST_0/CO[3]
                         net (fo=1, routed)           0.000    10.141    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_adder_35_with_carry_3000/SUM[11]_INST_0_n_0
    SLICE_X43Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    10.239 r  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_adder_35_with_carry_3000/SUM[15]_INST_0/CO[3]
                         net (fo=1, routed)           0.000    10.239    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_adder_35_with_carry_3000/SUM[15]_INST_0_n_0
    SLICE_X43Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    10.337 r  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_adder_35_with_carry_3000/SUM[19]_INST_0/CO[3]
                         net (fo=1, routed)           0.000    10.337    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_adder_35_with_carry_3000/SUM[19]_INST_0_n_0
    SLICE_X43Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    10.435 r  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_adder_35_with_carry_3000/SUM[23]_INST_0/CO[3]
                         net (fo=1, routed)           0.000    10.435    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_adder_35_with_carry_3000/SUM[23]_INST_0_n_0
    SLICE_X43Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    10.533 r  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_adder_35_with_carry_3000/SUM[27]_INST_0/CO[3]
                         net (fo=1, routed)           0.000    10.533    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_adder_35_with_carry_3000/SUM[27]_INST_0_n_0
    SLICE_X43Y31         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.260    10.793 r  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_adder_35_with_carry_3000/SUM[31]_INST_0/O[3]
                         net (fo=37, routed)          0.375    11.167    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/mantissa_added_35_3259_in[34]
    SLICE_X42Y30         LUT5 (Prop_lut5_I1_O)        0.257    11.424 f  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_i35_sll_3024_i_28/O
                         net (fo=6, routed)           0.714    12.138    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_find_leftmost_35_3020/data_path.volatile_operator_find_left_32_2566/data_path.volatile_operator_find_left_16_2522/data_path.volatile_operator_find_left_8_2490/data_path.volatile_operator_find_left_4_856/fp_4[1]
    SLICE_X40Y29         LUT4 (Prop_lut4_I3_O)        0.105    12.243 f  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_find_leftmost_35_3020/data_path.volatile_operator_find_left_32_2566/data_path.volatile_operator_find_left_16_2522/data_path.volatile_operator_find_left_8_2490/data_path.volatile_operator_find_left_4_856/found[0]_INST_0/O
                         net (fo=4, routed)           0.489    12.732    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_find_leftmost_35_3020/data_path.volatile_operator_find_left_32_2566/data_path.volatile_operator_find_left_16_2522/data_path.volatile_operator_find_left_8_2490/position[2]
    SLICE_X39Y28         LUT2 (Prop_lut2_I0_O)        0.105    12.837 f  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_find_leftmost_35_3020/data_path.volatile_operator_find_left_32_2566/data_path.volatile_operator_find_left_16_2522/data_path.volatile_operator_find_left_8_2490/found[0]_INST_0/O
                         net (fo=4, routed)           0.598    13.435    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_find_leftmost_35_3020/data_path.volatile_operator_find_left_32_2566/data_path.volatile_operator_find_left_16_2522/found_lower_2876
    SLICE_X37Y29         LUT2 (Prop_lut2_I1_O)        0.105    13.540 f  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_find_leftmost_35_3020/data_path.volatile_operator_find_left_32_2566/data_path.volatile_operator_find_left_16_2522/found[0]_INST_0/O
                         net (fo=5, routed)           0.387    13.927    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_find_leftmost_35_3020/data_path.volatile_operator_find_left_32_2566/found_lower_2915
    SLICE_X31Y30         LUT2 (Prop_lut2_I1_O)        0.105    14.032 f  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_find_leftmost_35_3020/data_path.volatile_operator_find_left_32_2566/found[0]_INST_0/O
                         net (fo=6, routed)           0.661    14.692    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_find_leftmost_35_3020/found_lower_2975
    SLICE_X35Y29         LUT4 (Prop_lut4_I1_O)        0.124    14.816 f  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_find_leftmost_35_3020/position[3]_INST_0/O
                         net (fo=8, routed)           0.623    15.439    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/position[3]
    SLICE_X36Y30         LUT5 (Prop_lut5_I0_O)        0.267    15.706 f  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.extn_result_rptr_i_63/O
                         net (fo=2, routed)           0.321    16.027    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.extn_result_rptr_i_63_n_0
    SLICE_X37Y31         LUT5 (Prop_lut5_I0_O)        0.105    16.132 f  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.extn_result_rptr_i_67/O
                         net (fo=1, routed)           0.000    16.132    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.extn_result_rptr_i_67_n_0
    SLICE_X37Y31         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.440    16.572 f  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.extn_result_rptr_i_55/CO[3]
                         net (fo=1, routed)           0.000    16.572    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.extn_result_rptr_i_55_n_0
    SLICE_X37Y32         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.132    16.704 r  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.extn_result_rptr_i_54/CO[1]
                         net (fo=12, routed)          0.556    17.260    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.extn_result_rptr_i_54_n_2
    SLICE_X35Y33         LUT2 (Prop_lut2_I0_O)        0.275    17.535 r  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.needs_norm_rptr_i_8/O
                         net (fo=1, routed)           0.000    17.535    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.needs_norm_rptr_i_8_n_0
    SLICE_X35Y33         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457    17.992 r  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.needs_norm_rptr_i_3/CO[3]
                         net (fo=3, routed)           0.539    18.530    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/result25_in
    SLICE_X33Y34         LUT6 (Prop_lut6_I4_O)        0.105    18.635 r  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.needs_norm_rptr_i_2/O
                         net (fo=46, routed)          0.727    19.362    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.needs_norm_rptr_i_2_n_0
    SLICE_X36Y33         LUT5 (Prop_lut5_I0_O)        0.105    19.467 r  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.extn_result_rptr_i_16/O
                         net (fo=1, routed)           0.000    19.467    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.extn_result_rptr/data_in[63]
    SLICE_X36Y33         FDRE                                         r  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.extn_result_rptr/genSR[1].data_regs_reg[1][63]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    N13                                               0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    U_clk_wiz_0/inst/clk_in1
    N13                  IBUF (Prop_ibuf_I_O)         1.392    21.392 r  U_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004    22.396    U_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.093    16.302 r  U_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.374    17.676    U_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    17.753 r  U_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=19456, routed)       1.402    19.155    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.extn_result_rptr/clk
    SLICE_X36Y33         FDRE                                         r  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.extn_result_rptr/genSR[1].data_regs_reg[1][63]/C
                         clock pessimism              0.408    19.563    
                         clock uncertainty           -0.084    19.479    
    SLICE_X36Y33         FDRE (Setup_fdre_C_D)        0.030    19.509    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.extn_result_rptr/genSR[1].data_regs_reg[1][63]
  -------------------------------------------------------------------
                         required time                         19.509    
                         arrival time                         -19.467    
  -------------------------------------------------------------------
                         slack                                  0.042    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.052ns  (arrival time - required time)
  Source:                 U_basys3_top/ecg_core_inst/controllerDaemon_instance/data_path.applyQrsDetector_call_group_12.CallReq/RxGen[0].rxBuf/notFRR.bufPipe/Shallow.notSaveSlot.queue/qD1.RB.data_reg_reg[36]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            U_basys3_top/ecg_core_inst/applyQrsDetector_instance/in_buffer/NotRevisedCase.ShallowCase.ulReg/noBypass.read_data_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        2.697ns  (logic 0.398ns (14.759%)  route 2.299ns (85.241%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        2.324ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.680ns
    Source Clock Delay      (SCD):    -0.979ns
    Clock Pessimism Removal (CPR):    0.335ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    N13                                               0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    U_clk_wiz_0/inst/clk_in1
    N13                  IBUF (Prop_ibuf_I_O)         1.392     1.392 r  U_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004     2.396    U_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.093    -3.698 r  U_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.374    -2.324    U_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    -2.247 r  U_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=19456, routed)       1.268    -0.979    U_basys3_top/ecg_core_inst/controllerDaemon_instance/data_path.applyQrsDetector_call_group_12.CallReq/RxGen[0].rxBuf/notFRR.bufPipe/Shallow.notSaveSlot.queue/clk
    SLICE_X45Y95         FDRE                                         r  U_basys3_top/ecg_core_inst/controllerDaemon_instance/data_path.applyQrsDetector_call_group_12.CallReq/RxGen[0].rxBuf/notFRR.bufPipe/Shallow.notSaveSlot.queue/qD1.RB.data_reg_reg[36]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y95         FDRE (Prop_fdre_C_Q)         0.304    -0.675 r  U_basys3_top/ecg_core_inst/controllerDaemon_instance/data_path.applyQrsDetector_call_group_12.CallReq/RxGen[0].rxBuf/notFRR.bufPipe/Shallow.notSaveSlot.queue/qD1.RB.data_reg_reg[36]/Q
                         net (fo=1, routed)           2.299     1.623    U_basys3_top/ecg_core_inst/controllerDaemon_instance/data_path.applyQrsDetector_call_group_12.CallReq/read_data[36]
    SLICE_X45Y92         LUT2 (Prop_lut2_I1_O)        0.094     1.717 r  U_basys3_top/ecg_core_inst/controllerDaemon_instance/data_path.applyQrsDetector_call_group_12.CallReq/dataR[36]_INST_0/O
                         net (fo=1, routed)           0.000     1.717    U_basys3_top/ecg_core_inst/applyQrsDetector_instance/in_buffer/NotRevisedCase.ShallowCase.ulReg/write_data[4]
    SLICE_X45Y92         FDRE                                         r  U_basys3_top/ecg_core_inst/applyQrsDetector_instance/in_buffer/NotRevisedCase.ShallowCase.ulReg/noBypass.read_data_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    N13                                               0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    U_clk_wiz_0/inst/clk_in1
    N13                  IBUF (Prop_ibuf_I_O)         1.458     1.458 r  U_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.065     2.524    U_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.957    -3.434 r  U_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.441    -1.993    U_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081    -1.912 r  U_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=19456, routed)       2.134     0.221    U_basys3_top/ecg_core_inst/gcGen_1/cgInst/clock_in
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.081     0.302 r  U_basys3_top/ecg_core_inst/gcGen_1/cgInst/cgInst/O
                         net (fo=1678, routed)        1.378     1.680    U_basys3_top/ecg_core_inst/applyQrsDetector_instance/in_buffer/NotRevisedCase.ShallowCase.ulReg/clk
    SLICE_X45Y92         FDRE                                         r  U_basys3_top/ecg_core_inst/applyQrsDetector_instance/in_buffer/NotRevisedCase.ShallowCase.ulReg/noBypass.read_data_reg[4]/C
                         clock pessimism             -0.335     1.345    
                         clock uncertainty            0.084     1.429    
    SLICE_X45Y92         FDRE (Hold_fdre_C_D)         0.237     1.666    U_basys3_top/ecg_core_inst/applyQrsDetector_instance/in_buffer/NotRevisedCase.ShallowCase.ulReg/noBypass.read_data_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.666    
                         arrival time                           1.717    
  -------------------------------------------------------------------
                         slack                                  0.052    

Slack (MET) :             0.052ns  (arrival time - required time)
  Source:                 U_basys3_top/ecg_core_inst/controllerDaemon_instance/data_path.applyQrsDetector_call_group_12.CallReq/RxGen[0].rxBuf/notFRR.bufPipe/Shallow.notSaveSlot.queue/qD1.RB.data_reg_reg[36]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            U_basys3_top/ecg_core_inst/applyQrsDetector_instance/in_buffer/NotRevisedCase.ShallowCase.ulReg/noBypass.read_data_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        2.697ns  (logic 0.398ns (14.759%)  route 2.299ns (85.241%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        2.324ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.680ns
    Source Clock Delay      (SCD):    -0.979ns
    Clock Pessimism Removal (CPR):    0.335ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    N13                                               0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    U_clk_wiz_0/inst/clk_in1
    N13                  IBUF (Prop_ibuf_I_O)         1.392     1.392 r  U_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004     2.396    U_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.093    -3.698 r  U_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.374    -2.324    U_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    -2.247 r  U_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=19456, routed)       1.268    -0.979    U_basys3_top/ecg_core_inst/controllerDaemon_instance/data_path.applyQrsDetector_call_group_12.CallReq/RxGen[0].rxBuf/notFRR.bufPipe/Shallow.notSaveSlot.queue/clk
    SLICE_X45Y95         FDRE                                         r  U_basys3_top/ecg_core_inst/controllerDaemon_instance/data_path.applyQrsDetector_call_group_12.CallReq/RxGen[0].rxBuf/notFRR.bufPipe/Shallow.notSaveSlot.queue/qD1.RB.data_reg_reg[36]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y95         FDRE (Prop_fdre_C_Q)         0.304    -0.675 f  U_basys3_top/ecg_core_inst/controllerDaemon_instance/data_path.applyQrsDetector_call_group_12.CallReq/RxGen[0].rxBuf/notFRR.bufPipe/Shallow.notSaveSlot.queue/qD1.RB.data_reg_reg[36]/Q
                         net (fo=1, routed)           2.299     1.623    U_basys3_top/ecg_core_inst/controllerDaemon_instance/data_path.applyQrsDetector_call_group_12.CallReq/read_data[36]
    SLICE_X45Y92         LUT2 (Prop_lut2_I1_O)        0.094     1.717 f  U_basys3_top/ecg_core_inst/controllerDaemon_instance/data_path.applyQrsDetector_call_group_12.CallReq/dataR[36]_INST_0/O
                         net (fo=1, routed)           0.000     1.717    U_basys3_top/ecg_core_inst/applyQrsDetector_instance/in_buffer/NotRevisedCase.ShallowCase.ulReg/write_data[4]
    SLICE_X45Y92         FDRE                                         f  U_basys3_top/ecg_core_inst/applyQrsDetector_instance/in_buffer/NotRevisedCase.ShallowCase.ulReg/noBypass.read_data_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    N13                                               0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    U_clk_wiz_0/inst/clk_in1
    N13                  IBUF (Prop_ibuf_I_O)         1.458     1.458 r  U_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.065     2.524    U_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.957    -3.434 r  U_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.441    -1.993    U_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081    -1.912 r  U_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=19456, routed)       2.134     0.221    U_basys3_top/ecg_core_inst/gcGen_1/cgInst/clock_in
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.081     0.302 r  U_basys3_top/ecg_core_inst/gcGen_1/cgInst/cgInst/O
                         net (fo=1678, routed)        1.378     1.680    U_basys3_top/ecg_core_inst/applyQrsDetector_instance/in_buffer/NotRevisedCase.ShallowCase.ulReg/clk
    SLICE_X45Y92         FDRE                                         r  U_basys3_top/ecg_core_inst/applyQrsDetector_instance/in_buffer/NotRevisedCase.ShallowCase.ulReg/noBypass.read_data_reg[4]/C
                         clock pessimism             -0.335     1.345    
                         clock uncertainty            0.084     1.429    
    SLICE_X45Y92         FDRE (Hold_fdre_C_D)         0.237     1.666    U_basys3_top/ecg_core_inst/applyQrsDetector_instance/in_buffer/NotRevisedCase.ShallowCase.ulReg/noBypass.read_data_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.666    
                         arrival time                           1.717    
  -------------------------------------------------------------------
                         slack                                  0.052    

Slack (MET) :             0.052ns  (arrival time - required time)
  Source:                 U_basys3_top/ecg_core_inst/sendBestFitToOutput_instance/data_path.LoadGroup0.LoadComplete/odemux/bufGen[1].BufBlock.ub/NotRevisedCase.ShallowCase.ulReg/noBypass.read_data_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            U_basys3_top/ecg_core_inst/sendBestFitToOutput_instance/data_path.sendFloat_call_group_1.CallReq/RxGen[1].rxBuf/notFRR.bufPipe/Shallow.notSaveSlot.queue/qD1.RB.data_reg_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.252ns  (logic 0.141ns (55.953%)  route 0.111ns (44.047%))
  Logic Levels:           0  
  Clock Path Skew:        0.040ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.766ns
    Source Clock Delay      (SCD):    -0.530ns
    Clock Pessimism Removal (CPR):    -0.276ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    N13                                               0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    U_clk_wiz_0/inst/clk_in1
    N13                  IBUF (Prop_ibuf_I_O)         0.295     0.295 r  U_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.735    U_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.375    -1.640 r  U_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.495    -1.146    U_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.120 r  U_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=19456, routed)       0.590    -0.530    U_basys3_top/ecg_core_inst/sendBestFitToOutput_instance/data_path.LoadGroup0.LoadComplete/odemux/bufGen[1].BufBlock.ub/NotRevisedCase.ShallowCase.ulReg/clk
    SLICE_X73Y62         FDRE                                         r  U_basys3_top/ecg_core_inst/sendBestFitToOutput_instance/data_path.LoadGroup0.LoadComplete/odemux/bufGen[1].BufBlock.ub/NotRevisedCase.ShallowCase.ulReg/noBypass.read_data_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X73Y62         FDRE (Prop_fdre_C_Q)         0.141    -0.389 r  U_basys3_top/ecg_core_inst/sendBestFitToOutput_instance/data_path.LoadGroup0.LoadComplete/odemux/bufGen[1].BufBlock.ub/NotRevisedCase.ShallowCase.ulReg/noBypass.read_data_reg[22]/Q
                         net (fo=1, routed)           0.111    -0.278    U_basys3_top/ecg_core_inst/sendBestFitToOutput_instance/data_path.sendFloat_call_group_1.CallReq/RxGen[1].rxBuf/notFRR.bufPipe/Shallow.notSaveSlot.queue/data_in[22]
    SLICE_X74Y62         FDRE                                         r  U_basys3_top/ecg_core_inst/sendBestFitToOutput_instance/data_path.sendFloat_call_group_1.CallReq/RxGen[1].rxBuf/notFRR.bufPipe/Shallow.notSaveSlot.queue/qD1.RB.data_reg_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    N13                                               0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    U_clk_wiz_0/inst/clk_in1
    N13                  IBUF (Prop_ibuf_I_O)         0.483     0.483 r  U_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.963    U_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.161    -2.198 r  U_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.540    -1.658    U_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.629 r  U_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=19456, routed)       0.864    -0.766    U_basys3_top/ecg_core_inst/sendBestFitToOutput_instance/data_path.sendFloat_call_group_1.CallReq/RxGen[1].rxBuf/notFRR.bufPipe/Shallow.notSaveSlot.queue/clk
    SLICE_X74Y62         FDRE                                         r  U_basys3_top/ecg_core_inst/sendBestFitToOutput_instance/data_path.sendFloat_call_group_1.CallReq/RxGen[1].rxBuf/notFRR.bufPipe/Shallow.notSaveSlot.queue/qD1.RB.data_reg_reg[22]/C
                         clock pessimism              0.276    -0.490    
                         clock uncertainty            0.084    -0.406    
    SLICE_X74Y62         FDRE (Hold_fdre_C_D)         0.076    -0.330    U_basys3_top/ecg_core_inst/sendBestFitToOutput_instance/data_path.sendFloat_call_group_1.CallReq/RxGen[1].rxBuf/notFRR.bufPipe/Shallow.notSaveSlot.queue/qD1.RB.data_reg_reg[22]
  -------------------------------------------------------------------
                         required time                          0.330    
                         arrival time                          -0.278    
  -------------------------------------------------------------------
                         slack                                  0.052    

Slack (MET) :             0.052ns  (arrival time - required time)
  Source:                 U_basys3_top/ecg_core_inst/sendBestFitToOutput_instance/data_path.LoadGroup0.LoadComplete/odemux/bufGen[1].BufBlock.ub/NotRevisedCase.ShallowCase.ulReg/noBypass.read_data_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            U_basys3_top/ecg_core_inst/sendBestFitToOutput_instance/data_path.sendFloat_call_group_1.CallReq/RxGen[1].rxBuf/notFRR.bufPipe/Shallow.notSaveSlot.queue/qD1.RB.data_reg_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.252ns  (logic 0.141ns (55.953%)  route 0.111ns (44.047%))
  Logic Levels:           0  
  Clock Path Skew:        0.040ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.766ns
    Source Clock Delay      (SCD):    -0.530ns
    Clock Pessimism Removal (CPR):    -0.276ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    N13                                               0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    U_clk_wiz_0/inst/clk_in1
    N13                  IBUF (Prop_ibuf_I_O)         0.295     0.295 r  U_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.735    U_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.375    -1.640 r  U_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.495    -1.146    U_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.120 r  U_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=19456, routed)       0.590    -0.530    U_basys3_top/ecg_core_inst/sendBestFitToOutput_instance/data_path.LoadGroup0.LoadComplete/odemux/bufGen[1].BufBlock.ub/NotRevisedCase.ShallowCase.ulReg/clk
    SLICE_X73Y62         FDRE                                         r  U_basys3_top/ecg_core_inst/sendBestFitToOutput_instance/data_path.LoadGroup0.LoadComplete/odemux/bufGen[1].BufBlock.ub/NotRevisedCase.ShallowCase.ulReg/noBypass.read_data_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X73Y62         FDRE (Prop_fdre_C_Q)         0.141    -0.389 f  U_basys3_top/ecg_core_inst/sendBestFitToOutput_instance/data_path.LoadGroup0.LoadComplete/odemux/bufGen[1].BufBlock.ub/NotRevisedCase.ShallowCase.ulReg/noBypass.read_data_reg[22]/Q
                         net (fo=1, routed)           0.111    -0.278    U_basys3_top/ecg_core_inst/sendBestFitToOutput_instance/data_path.sendFloat_call_group_1.CallReq/RxGen[1].rxBuf/notFRR.bufPipe/Shallow.notSaveSlot.queue/data_in[22]
    SLICE_X74Y62         FDRE                                         f  U_basys3_top/ecg_core_inst/sendBestFitToOutput_instance/data_path.sendFloat_call_group_1.CallReq/RxGen[1].rxBuf/notFRR.bufPipe/Shallow.notSaveSlot.queue/qD1.RB.data_reg_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    N13                                               0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    U_clk_wiz_0/inst/clk_in1
    N13                  IBUF (Prop_ibuf_I_O)         0.483     0.483 r  U_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.963    U_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.161    -2.198 r  U_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.540    -1.658    U_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.629 r  U_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=19456, routed)       0.864    -0.766    U_basys3_top/ecg_core_inst/sendBestFitToOutput_instance/data_path.sendFloat_call_group_1.CallReq/RxGen[1].rxBuf/notFRR.bufPipe/Shallow.notSaveSlot.queue/clk
    SLICE_X74Y62         FDRE                                         r  U_basys3_top/ecg_core_inst/sendBestFitToOutput_instance/data_path.sendFloat_call_group_1.CallReq/RxGen[1].rxBuf/notFRR.bufPipe/Shallow.notSaveSlot.queue/qD1.RB.data_reg_reg[22]/C
                         clock pessimism              0.276    -0.490    
                         clock uncertainty            0.084    -0.406    
    SLICE_X74Y62         FDRE (Hold_fdre_C_D)         0.076    -0.330    U_basys3_top/ecg_core_inst/sendBestFitToOutput_instance/data_path.sendFloat_call_group_1.CallReq/RxGen[1].rxBuf/notFRR.bufPipe/Shallow.notSaveSlot.queue/qD1.RB.data_reg_reg[22]
  -------------------------------------------------------------------
                         required time                          0.330    
                         arrival time                          -0.278    
  -------------------------------------------------------------------
                         slack                                  0.052    

Slack (MET) :             0.054ns  (arrival time - required time)
  Source:                 U_basys3_top/ecg_core_inst/MemorySpace_memory_space_12/nonTrivGen.core/srr/qDGt1.NTB.Wgen[1].queue_array_reg[1][2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            U_basys3_top/ecg_core_inst/MemorySpace_memory_space_12/nonTrivGen.core/mb/memBase/ColGen[0].RowGen[0].baseMem/mem_array_reg_0/DIADI[0]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.486ns  (logic 0.209ns (43.033%)  route 0.277ns (56.967%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.052ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.761ns
    Source Clock Delay      (SCD):    -0.558ns
    Clock Pessimism Removal (CPR):    -0.255ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    N13                                               0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    U_clk_wiz_0/inst/clk_in1
    N13                  IBUF (Prop_ibuf_I_O)         0.295     0.295 r  U_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.735    U_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.375    -1.640 r  U_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.495    -1.146    U_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.120 r  U_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=19456, routed)       0.562    -0.558    U_basys3_top/ecg_core_inst/MemorySpace_memory_space_12/nonTrivGen.core/srr/clk
    SLICE_X62Y110        FDRE                                         r  U_basys3_top/ecg_core_inst/MemorySpace_memory_space_12/nonTrivGen.core/srr/qDGt1.NTB.Wgen[1].queue_array_reg[1][2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y110        FDRE (Prop_fdre_C_Q)         0.164    -0.394 r  U_basys3_top/ecg_core_inst/MemorySpace_memory_space_12/nonTrivGen.core/srr/qDGt1.NTB.Wgen[1].queue_array_reg[1][2]/Q
                         net (fo=1, routed)           0.081    -0.312    U_basys3_top/ecg_core_inst/MemorySpace_memory_space_12/nonTrivGen.core/srr/qDGt1.NTB.Wgen[1].queue_array_reg[1][2]
    SLICE_X63Y110        LUT3 (Prop_lut3_I0_O)        0.045    -0.267 r  U_basys3_top/ecg_core_inst/MemorySpace_memory_space_12/nonTrivGen.core/srr/data_out[2]_INST_0/O
                         net (fo=1, routed)           0.195    -0.072    U_basys3_top/ecg_core_inst/MemorySpace_memory_space_12/nonTrivGen.core/mb/memBase/ColGen[0].RowGen[0].baseMem/datain[0]
    RAMB36_X1Y22         RAMB36E1                                     r  U_basys3_top/ecg_core_inst/MemorySpace_memory_space_12/nonTrivGen.core/mb/memBase/ColGen[0].RowGen[0].baseMem/mem_array_reg_0/DIADI[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    N13                                               0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    U_clk_wiz_0/inst/clk_in1
    N13                  IBUF (Prop_ibuf_I_O)         0.483     0.483 r  U_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.963    U_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.161    -2.198 r  U_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.540    -1.658    U_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.629 r  U_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=19456, routed)       0.868    -0.761    U_basys3_top/ecg_core_inst/MemorySpace_memory_space_12/nonTrivGen.core/mb/memBase/ColGen[0].RowGen[0].baseMem/clk
    RAMB36_X1Y22         RAMB36E1                                     r  U_basys3_top/ecg_core_inst/MemorySpace_memory_space_12/nonTrivGen.core/mb/memBase/ColGen[0].RowGen[0].baseMem/mem_array_reg_0/CLKARDCLK
                         clock pessimism              0.255    -0.506    
                         clock uncertainty            0.084    -0.423    
    RAMB36_X1Y22         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[0])
                                                      0.296    -0.127    U_basys3_top/ecg_core_inst/MemorySpace_memory_space_12/nonTrivGen.core/mb/memBase/ColGen[0].RowGen[0].baseMem/mem_array_reg_0
  -------------------------------------------------------------------
                         required time                          0.127    
                         arrival time                          -0.072    
  -------------------------------------------------------------------
                         slack                                  0.054    

Slack (MET) :             0.054ns  (arrival time - required time)
  Source:                 U_basys3_top/ecg_core_inst/MemorySpace_memory_space_12/nonTrivGen.core/srr/qDGt1.NTB.Wgen[1].queue_array_reg[1][2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            U_basys3_top/ecg_core_inst/MemorySpace_memory_space_12/nonTrivGen.core/mb/memBase/ColGen[0].RowGen[0].baseMem/mem_array_reg_0/DIADI[0]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.486ns  (logic 0.209ns (43.033%)  route 0.277ns (56.967%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.052ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.761ns
    Source Clock Delay      (SCD):    -0.558ns
    Clock Pessimism Removal (CPR):    -0.255ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    N13                                               0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    U_clk_wiz_0/inst/clk_in1
    N13                  IBUF (Prop_ibuf_I_O)         0.295     0.295 r  U_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.735    U_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.375    -1.640 r  U_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.495    -1.146    U_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.120 r  U_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=19456, routed)       0.562    -0.558    U_basys3_top/ecg_core_inst/MemorySpace_memory_space_12/nonTrivGen.core/srr/clk
    SLICE_X62Y110        FDRE                                         r  U_basys3_top/ecg_core_inst/MemorySpace_memory_space_12/nonTrivGen.core/srr/qDGt1.NTB.Wgen[1].queue_array_reg[1][2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y110        FDRE (Prop_fdre_C_Q)         0.164    -0.394 f  U_basys3_top/ecg_core_inst/MemorySpace_memory_space_12/nonTrivGen.core/srr/qDGt1.NTB.Wgen[1].queue_array_reg[1][2]/Q
                         net (fo=1, routed)           0.081    -0.312    U_basys3_top/ecg_core_inst/MemorySpace_memory_space_12/nonTrivGen.core/srr/qDGt1.NTB.Wgen[1].queue_array_reg[1][2]
    SLICE_X63Y110        LUT3 (Prop_lut3_I0_O)        0.045    -0.267 f  U_basys3_top/ecg_core_inst/MemorySpace_memory_space_12/nonTrivGen.core/srr/data_out[2]_INST_0/O
                         net (fo=1, routed)           0.195    -0.072    U_basys3_top/ecg_core_inst/MemorySpace_memory_space_12/nonTrivGen.core/mb/memBase/ColGen[0].RowGen[0].baseMem/datain[0]
    RAMB36_X1Y22         RAMB36E1                                     f  U_basys3_top/ecg_core_inst/MemorySpace_memory_space_12/nonTrivGen.core/mb/memBase/ColGen[0].RowGen[0].baseMem/mem_array_reg_0/DIADI[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    N13                                               0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    U_clk_wiz_0/inst/clk_in1
    N13                  IBUF (Prop_ibuf_I_O)         0.483     0.483 r  U_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.963    U_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.161    -2.198 r  U_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.540    -1.658    U_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.629 r  U_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=19456, routed)       0.868    -0.761    U_basys3_top/ecg_core_inst/MemorySpace_memory_space_12/nonTrivGen.core/mb/memBase/ColGen[0].RowGen[0].baseMem/clk
    RAMB36_X1Y22         RAMB36E1                                     r  U_basys3_top/ecg_core_inst/MemorySpace_memory_space_12/nonTrivGen.core/mb/memBase/ColGen[0].RowGen[0].baseMem/mem_array_reg_0/CLKARDCLK
                         clock pessimism              0.255    -0.506    
                         clock uncertainty            0.084    -0.423    
    RAMB36_X1Y22         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[0])
                                                      0.296    -0.127    U_basys3_top/ecg_core_inst/MemorySpace_memory_space_12/nonTrivGen.core/mb/memBase/ColGen[0].RowGen[0].baseMem/mem_array_reg_0
  -------------------------------------------------------------------
                         required time                          0.127    
                         arrival time                          -0.072    
  -------------------------------------------------------------------
                         slack                                  0.054    

Slack (MET) :             0.056ns  (arrival time - required time)
  Source:                 U_basys3_top/ecg_core_inst/computeMSE_instance/data_path.type_cast_8197_inst_block.type_cast_8197_inst/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/noBypass.read_data_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            U_basys3_top/ecg_core_inst/computeMSE_instance/data_path.type_cast_8236_inst_block.type_cast_8236_inst/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/noBypass.read_data_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.272ns  (logic 0.186ns (68.270%)  route 0.086ns (31.730%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.679ns
    Source Clock Delay      (SCD):    -0.445ns
    Clock Pessimism Removal (CPR):    -0.246ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    N13                                               0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    U_clk_wiz_0/inst/clk_in1
    N13                  IBUF (Prop_ibuf_I_O)         0.295     0.295 r  U_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.735    U_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.375    -1.640 r  U_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.495    -1.146    U_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.120 r  U_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=19456, routed)       0.030    -1.090    U_basys3_top/ecg_core_inst/gcGen_2/cgInst/clock_in
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.064 r  U_basys3_top/ecg_core_inst/gcGen_2/cgInst/cgInst/O
                         net (fo=3447, routed)        0.618    -0.445    U_basys3_top/ecg_core_inst/computeMSE_instance/data_path.type_cast_8197_inst_block.type_cast_8197_inst/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/clk
    SLICE_X55Y22         FDRE                                         r  U_basys3_top/ecg_core_inst/computeMSE_instance/data_path.type_cast_8197_inst_block.type_cast_8197_inst/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/noBypass.read_data_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y22         FDRE (Prop_fdre_C_Q)         0.141    -0.304 r  U_basys3_top/ecg_core_inst/computeMSE_instance/data_path.type_cast_8197_inst_block.type_cast_8197_inst/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/noBypass.read_data_reg[10]/Q
                         net (fo=1, routed)           0.086    -0.218    U_basys3_top/ecg_core_inst/computeMSE_instance/data_path.phi_stmt_8192.phi/idata[10]
    SLICE_X54Y22         LUT4 (Prop_lut4_I2_O)        0.045    -0.173 r  U_basys3_top/ecg_core_inst/computeMSE_instance/data_path.phi_stmt_8192.phi/odata[10]_INST_0/O
                         net (fo=1, routed)           0.000    -0.173    U_basys3_top/ecg_core_inst/computeMSE_instance/data_path.type_cast_8236_inst_block.type_cast_8236_inst/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/write_data[10]
    SLICE_X54Y22         FDRE                                         r  U_basys3_top/ecg_core_inst/computeMSE_instance/data_path.type_cast_8236_inst_block.type_cast_8236_inst/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/noBypass.read_data_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    N13                                               0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    U_clk_wiz_0/inst/clk_in1
    N13                  IBUF (Prop_ibuf_I_O)         0.483     0.483 r  U_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.963    U_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.161    -2.198 r  U_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.540    -1.658    U_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.629 r  U_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=19456, routed)       0.033    -1.596    U_basys3_top/ecg_core_inst/gcGen_2/cgInst/clock_in
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.567 r  U_basys3_top/ecg_core_inst/gcGen_2/cgInst/cgInst/O
                         net (fo=3447, routed)        0.889    -0.679    U_basys3_top/ecg_core_inst/computeMSE_instance/data_path.type_cast_8236_inst_block.type_cast_8236_inst/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/clk
    SLICE_X54Y22         FDRE                                         r  U_basys3_top/ecg_core_inst/computeMSE_instance/data_path.type_cast_8236_inst_block.type_cast_8236_inst/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/noBypass.read_data_reg[10]/C
                         clock pessimism              0.246    -0.432    
                         clock uncertainty            0.084    -0.349    
    SLICE_X54Y22         FDRE (Hold_fdre_C_D)         0.120    -0.229    U_basys3_top/ecg_core_inst/computeMSE_instance/data_path.type_cast_8236_inst_block.type_cast_8236_inst/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/noBypass.read_data_reg[10]
  -------------------------------------------------------------------
                         required time                          0.229    
                         arrival time                          -0.173    
  -------------------------------------------------------------------
                         slack                                  0.056    

Slack (MET) :             0.056ns  (arrival time - required time)
  Source:                 U_basys3_top/ecg_core_inst/computeMSE_instance/data_path.type_cast_8197_inst_block.type_cast_8197_inst/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/noBypass.read_data_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            U_basys3_top/ecg_core_inst/computeMSE_instance/data_path.type_cast_8236_inst_block.type_cast_8236_inst/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/noBypass.read_data_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.272ns  (logic 0.186ns (68.270%)  route 0.086ns (31.730%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.679ns
    Source Clock Delay      (SCD):    -0.445ns
    Clock Pessimism Removal (CPR):    -0.246ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    N13                                               0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    U_clk_wiz_0/inst/clk_in1
    N13                  IBUF (Prop_ibuf_I_O)         0.295     0.295 r  U_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.735    U_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.375    -1.640 r  U_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.495    -1.146    U_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.120 r  U_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=19456, routed)       0.030    -1.090    U_basys3_top/ecg_core_inst/gcGen_2/cgInst/clock_in
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.064 r  U_basys3_top/ecg_core_inst/gcGen_2/cgInst/cgInst/O
                         net (fo=3447, routed)        0.618    -0.445    U_basys3_top/ecg_core_inst/computeMSE_instance/data_path.type_cast_8197_inst_block.type_cast_8197_inst/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/clk
    SLICE_X55Y22         FDRE                                         r  U_basys3_top/ecg_core_inst/computeMSE_instance/data_path.type_cast_8197_inst_block.type_cast_8197_inst/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/noBypass.read_data_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y22         FDRE (Prop_fdre_C_Q)         0.141    -0.304 f  U_basys3_top/ecg_core_inst/computeMSE_instance/data_path.type_cast_8197_inst_block.type_cast_8197_inst/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/noBypass.read_data_reg[10]/Q
                         net (fo=1, routed)           0.086    -0.218    U_basys3_top/ecg_core_inst/computeMSE_instance/data_path.phi_stmt_8192.phi/idata[10]
    SLICE_X54Y22         LUT4 (Prop_lut4_I2_O)        0.045    -0.173 f  U_basys3_top/ecg_core_inst/computeMSE_instance/data_path.phi_stmt_8192.phi/odata[10]_INST_0/O
                         net (fo=1, routed)           0.000    -0.173    U_basys3_top/ecg_core_inst/computeMSE_instance/data_path.type_cast_8236_inst_block.type_cast_8236_inst/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/write_data[10]
    SLICE_X54Y22         FDRE                                         f  U_basys3_top/ecg_core_inst/computeMSE_instance/data_path.type_cast_8236_inst_block.type_cast_8236_inst/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/noBypass.read_data_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    N13                                               0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    U_clk_wiz_0/inst/clk_in1
    N13                  IBUF (Prop_ibuf_I_O)         0.483     0.483 r  U_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.963    U_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.161    -2.198 r  U_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.540    -1.658    U_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.629 r  U_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=19456, routed)       0.033    -1.596    U_basys3_top/ecg_core_inst/gcGen_2/cgInst/clock_in
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.567 r  U_basys3_top/ecg_core_inst/gcGen_2/cgInst/cgInst/O
                         net (fo=3447, routed)        0.889    -0.679    U_basys3_top/ecg_core_inst/computeMSE_instance/data_path.type_cast_8236_inst_block.type_cast_8236_inst/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/clk
    SLICE_X54Y22         FDRE                                         r  U_basys3_top/ecg_core_inst/computeMSE_instance/data_path.type_cast_8236_inst_block.type_cast_8236_inst/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/noBypass.read_data_reg[10]/C
                         clock pessimism              0.246    -0.432    
                         clock uncertainty            0.084    -0.349    
    SLICE_X54Y22         FDRE (Hold_fdre_C_D)         0.120    -0.229    U_basys3_top/ecg_core_inst/computeMSE_instance/data_path.type_cast_8236_inst_block.type_cast_8236_inst/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/noBypass.read_data_reg[10]
  -------------------------------------------------------------------
                         required time                          0.229    
                         arrival time                          -0.173    
  -------------------------------------------------------------------
                         slack                                  0.056    

Slack (MET) :             0.056ns  (arrival time - required time)
  Source:                 U_basys3_top/ecg_core_inst/MemorySpace_memory_space_20/nonTrivGen.core/mb/read_data_base_reg_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            U_basys3_top/ecg_core_inst/beatDaemon_instance/data_path.LoadGroup0.LoadComplete/odemux/bufGen[0].BufBlock.ub/NotRevisedCase.ShallowCase.ulReg/noBypass.read_data_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.272ns  (logic 0.186ns (68.270%)  route 0.086ns (31.730%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.799ns
    Source Clock Delay      (SCD):    -0.559ns
    Clock Pessimism Removal (CPR):    -0.253ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    N13                                               0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    U_clk_wiz_0/inst/clk_in1
    N13                  IBUF (Prop_ibuf_I_O)         0.295     0.295 r  U_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.735    U_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.375    -1.640 r  U_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.495    -1.146    U_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.120 r  U_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=19456, routed)       0.561    -0.559    U_basys3_top/ecg_core_inst/MemorySpace_memory_space_20/nonTrivGen.core/mb/clk
    SLICE_X55Y90         FDRE                                         r  U_basys3_top/ecg_core_inst/MemorySpace_memory_space_20/nonTrivGen.core/mb/read_data_base_reg_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y90         FDRE (Prop_fdre_C_Q)         0.141    -0.418 r  U_basys3_top/ecg_core_inst/MemorySpace_memory_space_20/nonTrivGen.core/mb/read_data_base_reg_reg[11]/Q
                         net (fo=1, routed)           0.086    -0.332    U_basys3_top/ecg_core_inst/MemorySpace_memory_space_20/nonTrivGen.core/mb/read_data_base_reg[11]
    SLICE_X54Y90         LUT3 (Prop_lut3_I1_O)        0.045    -0.287 r  U_basys3_top/ecg_core_inst/MemorySpace_memory_space_20/nonTrivGen.core/mb/read_data[11]_INST_0/O
                         net (fo=1, routed)           0.000    -0.287    U_basys3_top/ecg_core_inst/beatDaemon_instance/data_path.LoadGroup0.LoadComplete/odemux/bufGen[0].BufBlock.ub/NotRevisedCase.ShallowCase.ulReg/write_data[11]
    SLICE_X54Y90         FDRE                                         r  U_basys3_top/ecg_core_inst/beatDaemon_instance/data_path.LoadGroup0.LoadComplete/odemux/bufGen[0].BufBlock.ub/NotRevisedCase.ShallowCase.ulReg/noBypass.read_data_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    N13                                               0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    U_clk_wiz_0/inst/clk_in1
    N13                  IBUF (Prop_ibuf_I_O)         0.483     0.483 r  U_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.963    U_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.161    -2.198 r  U_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.540    -1.658    U_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.629 r  U_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=19456, routed)       0.831    -0.799    U_basys3_top/ecg_core_inst/beatDaemon_instance/data_path.LoadGroup0.LoadComplete/odemux/bufGen[0].BufBlock.ub/NotRevisedCase.ShallowCase.ulReg/clk
    SLICE_X54Y90         FDRE                                         r  U_basys3_top/ecg_core_inst/beatDaemon_instance/data_path.LoadGroup0.LoadComplete/odemux/bufGen[0].BufBlock.ub/NotRevisedCase.ShallowCase.ulReg/noBypass.read_data_reg[11]/C
                         clock pessimism              0.253    -0.546    
                         clock uncertainty            0.084    -0.462    
    SLICE_X54Y90         FDRE (Hold_fdre_C_D)         0.120    -0.342    U_basys3_top/ecg_core_inst/beatDaemon_instance/data_path.LoadGroup0.LoadComplete/odemux/bufGen[0].BufBlock.ub/NotRevisedCase.ShallowCase.ulReg/noBypass.read_data_reg[11]
  -------------------------------------------------------------------
                         required time                          0.342    
                         arrival time                          -0.287    
  -------------------------------------------------------------------
                         slack                                  0.056    

Slack (MET) :             0.056ns  (arrival time - required time)
  Source:                 U_basys3_top/ecg_core_inst/MemorySpace_memory_space_20/nonTrivGen.core/mb/read_data_base_reg_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            U_basys3_top/ecg_core_inst/beatDaemon_instance/data_path.LoadGroup0.LoadComplete/odemux/bufGen[0].BufBlock.ub/NotRevisedCase.ShallowCase.ulReg/noBypass.read_data_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.272ns  (logic 0.186ns (68.270%)  route 0.086ns (31.730%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.799ns
    Source Clock Delay      (SCD):    -0.559ns
    Clock Pessimism Removal (CPR):    -0.253ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    N13                                               0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    U_clk_wiz_0/inst/clk_in1
    N13                  IBUF (Prop_ibuf_I_O)         0.295     0.295 r  U_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.735    U_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.375    -1.640 r  U_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.495    -1.146    U_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.120 r  U_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=19456, routed)       0.561    -0.559    U_basys3_top/ecg_core_inst/MemorySpace_memory_space_20/nonTrivGen.core/mb/clk
    SLICE_X55Y90         FDRE                                         r  U_basys3_top/ecg_core_inst/MemorySpace_memory_space_20/nonTrivGen.core/mb/read_data_base_reg_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y90         FDRE (Prop_fdre_C_Q)         0.141    -0.418 f  U_basys3_top/ecg_core_inst/MemorySpace_memory_space_20/nonTrivGen.core/mb/read_data_base_reg_reg[11]/Q
                         net (fo=1, routed)           0.086    -0.332    U_basys3_top/ecg_core_inst/MemorySpace_memory_space_20/nonTrivGen.core/mb/read_data_base_reg[11]
    SLICE_X54Y90         LUT3 (Prop_lut3_I1_O)        0.045    -0.287 f  U_basys3_top/ecg_core_inst/MemorySpace_memory_space_20/nonTrivGen.core/mb/read_data[11]_INST_0/O
                         net (fo=1, routed)           0.000    -0.287    U_basys3_top/ecg_core_inst/beatDaemon_instance/data_path.LoadGroup0.LoadComplete/odemux/bufGen[0].BufBlock.ub/NotRevisedCase.ShallowCase.ulReg/write_data[11]
    SLICE_X54Y90         FDRE                                         f  U_basys3_top/ecg_core_inst/beatDaemon_instance/data_path.LoadGroup0.LoadComplete/odemux/bufGen[0].BufBlock.ub/NotRevisedCase.ShallowCase.ulReg/noBypass.read_data_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    N13                                               0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    U_clk_wiz_0/inst/clk_in1
    N13                  IBUF (Prop_ibuf_I_O)         0.483     0.483 r  U_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.963    U_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.161    -2.198 r  U_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.540    -1.658    U_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.629 r  U_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=19456, routed)       0.831    -0.799    U_basys3_top/ecg_core_inst/beatDaemon_instance/data_path.LoadGroup0.LoadComplete/odemux/bufGen[0].BufBlock.ub/NotRevisedCase.ShallowCase.ulReg/clk
    SLICE_X54Y90         FDRE                                         r  U_basys3_top/ecg_core_inst/beatDaemon_instance/data_path.LoadGroup0.LoadComplete/odemux/bufGen[0].BufBlock.ub/NotRevisedCase.ShallowCase.ulReg/noBypass.read_data_reg[11]/C
                         clock pessimism              0.253    -0.546    
                         clock uncertainty            0.084    -0.462    
    SLICE_X54Y90         FDRE (Hold_fdre_C_D)         0.120    -0.342    U_basys3_top/ecg_core_inst/beatDaemon_instance/data_path.LoadGroup0.LoadComplete/odemux/bufGen[0].BufBlock.ub/NotRevisedCase.ShallowCase.ulReg/noBypass.read_data_reg[11]
  -------------------------------------------------------------------
                         required time                          0.342    
                         arrival time                          -0.287    
  -------------------------------------------------------------------
                         slack                                  0.056    





---------------------------------------------------------------------------------------------------
From Clock:  usb_clk
  To Clock:  clk_out1_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack        3.368ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        2.347ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.368ns  (required time - arrival time)
  Source:                 U_usb_reg_fe/reg_datao_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by usb_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_basys3_top/btnC_registered_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - usb_clk rise@10.000ns)
  Data Path Delay:        0.976ns  (logic 0.484ns (49.583%)  route 0.492ns (50.417%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -5.546ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.005ns = ( 18.995 - 20.000 ) 
    Source Clock Delay      (SCD):    4.541ns = ( 14.541 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.182ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock usb_clk rise edge)   10.000    10.000 r  
    F5                                                0.000    10.000 r  usb_clk (IN)
                         net (fo=0)                   0.000    10.000    usb_clk
    F5                   IBUF (Prop_ibuf_I_O)         1.392    11.392 r  clkibuf/O
                         net (fo=1, routed)           1.717    13.109    usb_clk_bufg
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081    13.190 r  clkbuf/O
                         net (fo=8, routed)           1.351    14.541    U_usb_reg_fe/usb_clk
    SLICE_X49Y133        FDRE                                         r  U_usb_reg_fe/reg_datao_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y133        FDRE (Prop_fdre_C_Q)         0.379    14.920 f  U_usb_reg_fe/reg_datao_reg[0]/Q
                         net (fo=1, routed)           0.492    15.412    write_data[0]
    SLICE_X50Y133        LUT1 (Prop_lut1_I0_O)        0.105    15.517 r  U_basys3_top_i_1/O
                         net (fo=1, routed)           0.000    15.517    U_basys3_top/btnC
    SLICE_X50Y133        FDRE                                         r  U_basys3_top/btnC_registered_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    N13                                               0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    U_clk_wiz_0/inst/clk_in1
    N13                  IBUF (Prop_ibuf_I_O)         1.392    21.392 r  U_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004    22.396    U_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.093    16.302 r  U_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.374    17.676    U_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    17.753 r  U_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=19456, routed)       1.242    18.995    U_basys3_top/CLK50MHZ
    SLICE_X50Y133        FDRE                                         r  U_basys3_top/btnC_registered_reg/C
                         clock pessimism              0.000    18.995    
                         clock uncertainty           -0.182    18.813    
    SLICE_X50Y133        FDRE (Setup_fdre_C_D)        0.072    18.885    U_basys3_top/btnC_registered_reg
  -------------------------------------------------------------------
                         required time                         18.885    
                         arrival time                         -15.517    
  -------------------------------------------------------------------
                         slack                                  3.368    

Slack (MET) :             3.368ns  (required time - arrival time)
  Source:                 U_usb_reg_fe/reg_datao_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by usb_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_basys3_top/btnC_registered_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - usb_clk rise@10.000ns)
  Data Path Delay:        0.976ns  (logic 0.484ns (49.583%)  route 0.492ns (50.417%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -5.546ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.005ns = ( 18.995 - 20.000 ) 
    Source Clock Delay      (SCD):    4.541ns = ( 14.541 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.182ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock usb_clk rise edge)   10.000    10.000 r  
    F5                                                0.000    10.000 r  usb_clk (IN)
                         net (fo=0)                   0.000    10.000    usb_clk
    F5                   IBUF (Prop_ibuf_I_O)         1.392    11.392 r  clkibuf/O
                         net (fo=1, routed)           1.717    13.109    usb_clk_bufg
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081    13.190 r  clkbuf/O
                         net (fo=8, routed)           1.351    14.541    U_usb_reg_fe/usb_clk
    SLICE_X49Y133        FDRE                                         r  U_usb_reg_fe/reg_datao_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y133        FDRE (Prop_fdre_C_Q)         0.379    14.920 r  U_usb_reg_fe/reg_datao_reg[0]/Q
                         net (fo=1, routed)           0.492    15.412    write_data[0]
    SLICE_X50Y133        LUT1 (Prop_lut1_I0_O)        0.105    15.517 f  U_basys3_top_i_1/O
                         net (fo=1, routed)           0.000    15.517    U_basys3_top/btnC
    SLICE_X50Y133        FDRE                                         f  U_basys3_top/btnC_registered_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    N13                                               0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    U_clk_wiz_0/inst/clk_in1
    N13                  IBUF (Prop_ibuf_I_O)         1.392    21.392 r  U_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004    22.396    U_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.093    16.302 r  U_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.374    17.676    U_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    17.753 r  U_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=19456, routed)       1.242    18.995    U_basys3_top/CLK50MHZ
    SLICE_X50Y133        FDRE                                         r  U_basys3_top/btnC_registered_reg/C
                         clock pessimism              0.000    18.995    
                         clock uncertainty           -0.182    18.813    
    SLICE_X50Y133        FDRE (Setup_fdre_C_D)        0.072    18.885    U_basys3_top/btnC_registered_reg
  -------------------------------------------------------------------
                         required time                         18.885    
                         arrival time                         -15.517    
  -------------------------------------------------------------------
                         slack                                  3.368    

Slack (MET) :             6.847ns  (required time - arrival time)
  Source:                 U_usb_reg_fe/reg_datao_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by usb_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_basys3_top/btnC_registered_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Fast Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - usb_clk rise@10.000ns)
  Data Path Delay:        0.473ns  (logic 0.231ns (48.822%)  route 0.242ns (51.178%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -2.532ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.564ns = ( 19.436 - 20.000 ) 
    Source Clock Delay      (SCD):    1.968ns = ( 11.968 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.182ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock usb_clk rise edge)   10.000    10.000 r  
    F5                                                0.000    10.000 r  usb_clk (IN)
                         net (fo=0)                   0.000    10.000    usb_clk
    F5                   IBUF (Prop_ibuf_I_O)         0.417    10.417 r  clkibuf/O
                         net (fo=1, routed)           0.699    11.115    usb_clk_bufg
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    11.144 r  clkbuf/O
                         net (fo=8, routed)           0.824    11.968    U_usb_reg_fe/usb_clk
    SLICE_X49Y133        FDRE                                         r  U_usb_reg_fe/reg_datao_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y133        FDRE (Prop_fdre_C_Q)         0.175    12.143 f  U_usb_reg_fe/reg_datao_reg[0]/Q
                         net (fo=1, routed)           0.242    12.385    write_data[0]
    SLICE_X50Y133        LUT1 (Prop_lut1_I0_O)        0.056    12.441 r  U_basys3_top_i_1/O
                         net (fo=1, routed)           0.000    12.441    U_basys3_top/btnC
    SLICE_X50Y133        FDRE                                         r  U_basys3_top/btnC_registered_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    N13                                               0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    U_clk_wiz_0/inst/clk_in1
    N13                  IBUF (Prop_ibuf_I_O)         0.295    20.295 r  U_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    20.735    U_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.375    18.360 r  U_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.495    18.854    U_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    18.880 r  U_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=19456, routed)       0.556    19.436    U_basys3_top/CLK50MHZ
    SLICE_X50Y133        FDRE                                         r  U_basys3_top/btnC_registered_reg/C
                         clock pessimism              0.000    19.436    
                         clock uncertainty           -0.182    19.254    
    SLICE_X50Y133        FDRE (Setup_fdre_C_D)        0.034    19.288    U_basys3_top/btnC_registered_reg
  -------------------------------------------------------------------
                         required time                         19.288    
                         arrival time                         -12.441    
  -------------------------------------------------------------------
                         slack                                  6.847    

Slack (MET) :             6.847ns  (required time - arrival time)
  Source:                 U_usb_reg_fe/reg_datao_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by usb_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_basys3_top/btnC_registered_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Fast Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - usb_clk rise@10.000ns)
  Data Path Delay:        0.473ns  (logic 0.231ns (48.822%)  route 0.242ns (51.178%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -2.532ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.564ns = ( 19.436 - 20.000 ) 
    Source Clock Delay      (SCD):    1.968ns = ( 11.968 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.182ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock usb_clk rise edge)   10.000    10.000 r  
    F5                                                0.000    10.000 r  usb_clk (IN)
                         net (fo=0)                   0.000    10.000    usb_clk
    F5                   IBUF (Prop_ibuf_I_O)         0.417    10.417 r  clkibuf/O
                         net (fo=1, routed)           0.699    11.115    usb_clk_bufg
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    11.144 r  clkbuf/O
                         net (fo=8, routed)           0.824    11.968    U_usb_reg_fe/usb_clk
    SLICE_X49Y133        FDRE                                         r  U_usb_reg_fe/reg_datao_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y133        FDRE (Prop_fdre_C_Q)         0.175    12.143 r  U_usb_reg_fe/reg_datao_reg[0]/Q
                         net (fo=1, routed)           0.242    12.385    write_data[0]
    SLICE_X50Y133        LUT1 (Prop_lut1_I0_O)        0.056    12.441 f  U_basys3_top_i_1/O
                         net (fo=1, routed)           0.000    12.441    U_basys3_top/btnC
    SLICE_X50Y133        FDRE                                         f  U_basys3_top/btnC_registered_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    N13                                               0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    U_clk_wiz_0/inst/clk_in1
    N13                  IBUF (Prop_ibuf_I_O)         0.295    20.295 r  U_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    20.735    U_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.375    18.360 r  U_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.495    18.854    U_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    18.880 r  U_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=19456, routed)       0.556    19.436    U_basys3_top/CLK50MHZ
    SLICE_X50Y133        FDRE                                         r  U_basys3_top/btnC_registered_reg/C
                         clock pessimism              0.000    19.436    
                         clock uncertainty           -0.182    19.254    
    SLICE_X50Y133        FDRE (Setup_fdre_C_D)        0.034    19.288    U_basys3_top/btnC_registered_reg
  -------------------------------------------------------------------
                         required time                         19.288    
                         arrival time                         -12.441    
  -------------------------------------------------------------------
                         slack                                  6.847    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.347ns  (arrival time - required time)
  Source:                 U_usb_reg_fe/reg_datao_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by usb_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_basys3_top/btnC_registered_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - usb_clk rise@0.000ns)
  Data Path Delay:        0.389ns  (logic 0.186ns (47.797%)  route 0.203ns (52.203%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -2.260ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.806ns
    Source Clock Delay      (SCD):    1.454ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.182ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock usb_clk rise edge)    0.000     0.000 r  
    F5                                                0.000     0.000 r  usb_clk (IN)
                         net (fo=0)                   0.000     0.000    usb_clk
    F5                   IBUF (Prop_ibuf_I_O)         0.229     0.229 r  clkibuf/O
                         net (fo=1, routed)           0.644     0.873    usb_clk_bufg
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.899 r  clkbuf/O
                         net (fo=8, routed)           0.555     1.454    U_usb_reg_fe/usb_clk
    SLICE_X49Y133        FDRE                                         r  U_usb_reg_fe/reg_datao_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y133        FDRE (Prop_fdre_C_Q)         0.141     1.595 f  U_usb_reg_fe/reg_datao_reg[0]/Q
                         net (fo=1, routed)           0.203     1.798    write_data[0]
    SLICE_X50Y133        LUT1 (Prop_lut1_I0_O)        0.045     1.843 r  U_basys3_top_i_1/O
                         net (fo=1, routed)           0.000     1.843    U_basys3_top/btnC
    SLICE_X50Y133        FDRE                                         r  U_basys3_top/btnC_registered_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    N13                                               0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    U_clk_wiz_0/inst/clk_in1
    N13                  IBUF (Prop_ibuf_I_O)         0.483     0.483 r  U_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.963    U_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.161    -2.198 r  U_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.540    -1.658    U_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.629 r  U_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=19456, routed)       0.824    -0.806    U_basys3_top/CLK50MHZ
    SLICE_X50Y133        FDRE                                         r  U_basys3_top/btnC_registered_reg/C
                         clock pessimism              0.000    -0.806    
                         clock uncertainty            0.182    -0.624    
    SLICE_X50Y133        FDRE (Hold_fdre_C_D)         0.120    -0.504    U_basys3_top/btnC_registered_reg
  -------------------------------------------------------------------
                         required time                          0.504    
                         arrival time                           1.843    
  -------------------------------------------------------------------
                         slack                                  2.347    

Slack (MET) :             2.347ns  (arrival time - required time)
  Source:                 U_usb_reg_fe/reg_datao_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by usb_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_basys3_top/btnC_registered_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - usb_clk rise@0.000ns)
  Data Path Delay:        0.389ns  (logic 0.186ns (47.797%)  route 0.203ns (52.203%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -2.260ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.806ns
    Source Clock Delay      (SCD):    1.454ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.182ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock usb_clk rise edge)    0.000     0.000 r  
    F5                                                0.000     0.000 r  usb_clk (IN)
                         net (fo=0)                   0.000     0.000    usb_clk
    F5                   IBUF (Prop_ibuf_I_O)         0.229     0.229 r  clkibuf/O
                         net (fo=1, routed)           0.644     0.873    usb_clk_bufg
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.899 r  clkbuf/O
                         net (fo=8, routed)           0.555     1.454    U_usb_reg_fe/usb_clk
    SLICE_X49Y133        FDRE                                         r  U_usb_reg_fe/reg_datao_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y133        FDRE (Prop_fdre_C_Q)         0.141     1.595 r  U_usb_reg_fe/reg_datao_reg[0]/Q
                         net (fo=1, routed)           0.203     1.798    write_data[0]
    SLICE_X50Y133        LUT1 (Prop_lut1_I0_O)        0.045     1.843 f  U_basys3_top_i_1/O
                         net (fo=1, routed)           0.000     1.843    U_basys3_top/btnC
    SLICE_X50Y133        FDRE                                         f  U_basys3_top/btnC_registered_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    N13                                               0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    U_clk_wiz_0/inst/clk_in1
    N13                  IBUF (Prop_ibuf_I_O)         0.483     0.483 r  U_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.963    U_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.161    -2.198 r  U_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.540    -1.658    U_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.629 r  U_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=19456, routed)       0.824    -0.806    U_basys3_top/CLK50MHZ
    SLICE_X50Y133        FDRE                                         r  U_basys3_top/btnC_registered_reg/C
                         clock pessimism              0.000    -0.806    
                         clock uncertainty            0.182    -0.624    
    SLICE_X50Y133        FDRE (Hold_fdre_C_D)         0.120    -0.504    U_basys3_top/btnC_registered_reg
  -------------------------------------------------------------------
                         required time                          0.504    
                         arrival time                           1.843    
  -------------------------------------------------------------------
                         slack                                  2.347    

Slack (MET) :             5.176ns  (arrival time - required time)
  Source:                 U_usb_reg_fe/reg_datao_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by usb_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_basys3_top/btnC_registered_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - usb_clk rise@0.000ns)
  Data Path Delay:        0.795ns  (logic 0.388ns (48.796%)  route 0.407ns (51.204%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -4.835ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.561ns
    Source Clock Delay      (SCD):    4.274ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.182ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock usb_clk rise edge)    0.000     0.000 r  
    F5                                                0.000     0.000 r  usb_clk (IN)
                         net (fo=0)                   0.000     0.000    usb_clk
    F5                   IBUF (Prop_ibuf_I_O)         1.326     1.326 r  clkibuf/O
                         net (fo=1, routed)           1.628     2.954    usb_clk_bufg
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077     3.031 r  clkbuf/O
                         net (fo=8, routed)           1.242     4.274    U_usb_reg_fe/usb_clk
    SLICE_X49Y133        FDRE                                         r  U_usb_reg_fe/reg_datao_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y133        FDRE (Prop_fdre_C_Q)         0.304     4.578 f  U_usb_reg_fe/reg_datao_reg[0]/Q
                         net (fo=1, routed)           0.407     4.985    write_data[0]
    SLICE_X50Y133        LUT1 (Prop_lut1_I0_O)        0.084     5.069 r  U_basys3_top_i_1/O
                         net (fo=1, routed)           0.000     5.069    U_basys3_top/btnC
    SLICE_X50Y133        FDRE                                         r  U_basys3_top/btnC_registered_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    N13                                               0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    U_clk_wiz_0/inst/clk_in1
    N13                  IBUF (Prop_ibuf_I_O)         1.458     1.458 r  U_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.065     2.524    U_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.957    -3.434 r  U_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.441    -1.993    U_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081    -1.912 r  U_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=19456, routed)       1.351    -0.561    U_basys3_top/CLK50MHZ
    SLICE_X50Y133        FDRE                                         r  U_basys3_top/btnC_registered_reg/C
                         clock pessimism              0.000    -0.561    
                         clock uncertainty            0.182    -0.379    
    SLICE_X50Y133        FDRE (Hold_fdre_C_D)         0.271    -0.108    U_basys3_top/btnC_registered_reg
  -------------------------------------------------------------------
                         required time                          0.108    
                         arrival time                           5.069    
  -------------------------------------------------------------------
                         slack                                  5.176    

Slack (MET) :             5.176ns  (arrival time - required time)
  Source:                 U_usb_reg_fe/reg_datao_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by usb_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_basys3_top/btnC_registered_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - usb_clk rise@0.000ns)
  Data Path Delay:        0.795ns  (logic 0.388ns (48.796%)  route 0.407ns (51.204%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -4.835ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.561ns
    Source Clock Delay      (SCD):    4.274ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.182ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock usb_clk rise edge)    0.000     0.000 r  
    F5                                                0.000     0.000 r  usb_clk (IN)
                         net (fo=0)                   0.000     0.000    usb_clk
    F5                   IBUF (Prop_ibuf_I_O)         1.326     1.326 r  clkibuf/O
                         net (fo=1, routed)           1.628     2.954    usb_clk_bufg
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077     3.031 r  clkbuf/O
                         net (fo=8, routed)           1.242     4.274    U_usb_reg_fe/usb_clk
    SLICE_X49Y133        FDRE                                         r  U_usb_reg_fe/reg_datao_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y133        FDRE (Prop_fdre_C_Q)         0.304     4.578 r  U_usb_reg_fe/reg_datao_reg[0]/Q
                         net (fo=1, routed)           0.407     4.985    write_data[0]
    SLICE_X50Y133        LUT1 (Prop_lut1_I0_O)        0.084     5.069 f  U_basys3_top_i_1/O
                         net (fo=1, routed)           0.000     5.069    U_basys3_top/btnC
    SLICE_X50Y133        FDRE                                         f  U_basys3_top/btnC_registered_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    N13                                               0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    U_clk_wiz_0/inst/clk_in1
    N13                  IBUF (Prop_ibuf_I_O)         1.458     1.458 r  U_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.065     2.524    U_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.957    -3.434 r  U_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.441    -1.993    U_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081    -1.912 r  U_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=19456, routed)       1.351    -0.561    U_basys3_top/CLK50MHZ
    SLICE_X50Y133        FDRE                                         r  U_basys3_top/btnC_registered_reg/C
                         clock pessimism              0.000    -0.561    
                         clock uncertainty            0.182    -0.379    
    SLICE_X50Y133        FDRE (Hold_fdre_C_D)         0.271    -0.108    U_basys3_top/btnC_registered_reg
  -------------------------------------------------------------------
                         required time                          0.108    
                         arrival time                           5.069    
  -------------------------------------------------------------------
                         slack                                  5.176    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0
  To Clock:  clk_out1_clk_wiz_0_1

Setup :            0  Failing Endpoints,  Worst Slack        0.042ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.052ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.042ns  (required time - arrival time)
  Source:                 U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/in_buffer/NotRevisedCase.ShallowCase.ulReg/noBypass.read_data_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.extn_result_rptr/genSR[1].data_regs_reg[1][63]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0_1 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        19.869ns  (logic 6.644ns (33.440%)  route 13.225ns (66.560%))
  Logic Levels:           37  (CARRY4=12 LUT2=6 LUT3=1 LUT4=6 LUT5=6 LUT6=5 MUXF7=1)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.845ns = ( 19.155 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.401ns
    Clock Pessimism Removal (CPR):    0.408ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    N13                                               0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    U_clk_wiz_0/inst/clk_in1
    N13                  IBUF (Prop_ibuf_I_O)         1.458     1.458 r  U_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.065     2.524    U_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.957    -3.434 r  U_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.441    -1.993    U_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081    -1.912 r  U_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=19456, routed)       1.511    -0.401    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/in_buffer/NotRevisedCase.ShallowCase.ulReg/clk
    SLICE_X33Y26         FDRE                                         r  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/in_buffer/NotRevisedCase.ShallowCase.ulReg/noBypass.read_data_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y26         FDRE (Prop_fdre_C_Q)         0.348    -0.053 r  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/in_buffer/NotRevisedCase.ShallowCase.ulReg/noBypass.read_data_reg[8]/Q
                         net (fo=5, routed)           0.847     0.794    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.volatile_operator_classFp32_3264/a[8]
    SLICE_X32Y24         LUT6 (Prop_lut6_I1_O)        0.242     1.036 f  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.volatile_operator_classFp32_3264/data_path.volatile_operator_classFpBase_661_i_8/O
                         net (fo=1, routed)           0.536     1.572    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.volatile_operator_classFp32_3264/data_path.volatile_operator_classFpBase_661_i_8_n_0
    SLICE_X32Y25         LUT4 (Prop_lut4_I2_O)        0.105     1.677 f  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.volatile_operator_classFp32_3264/data_path.volatile_operator_classFpBase_661_i_3/O
                         net (fo=8, routed)           0.395     2.072    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.volatile_operator_classFp32_3264/data_path.volatile_operator_classFpBase_661/mant_a_zero[0]
    SLICE_X35Y24         LUT3 (Prop_lut3_I0_O)        0.105     2.177 r  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.volatile_operator_classFp32_3264/data_path.volatile_operator_classFpBase_661/pos_denormal[0]_INST_0/O
                         net (fo=8, routed)           0.360     2.537    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_classify_utility_2945/f1_s_class[7]
    SLICE_X37Y24         LUT2 (Prop_lut2_I0_O)        0.105     2.642 r  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_classify_utility_2945/f1_denormal[0]_INST_0/O
                         net (fo=26, routed)          0.594     3.236    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_expDiffSingle_2951/f1_denormal[0]
    SLICE_X37Y25         LUT5 (Prop_lut5_I0_O)        0.105     3.341 f  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_expDiffSingle_2951/exp_ab_s[3]_INST_0_i_4/O
                         net (fo=1, routed)           0.336     3.677    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_expDiffSingle_2951/exp_ab_s[3]_INST_0_i_4_n_0
    SLICE_X39Y26         LUT6 (Prop_lut6_I5_O)        0.105     3.782 f  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_expDiffSingle_2951/exp_ab_s[3]_INST_0_i_1/O
                         net (fo=1, routed)           0.000     3.782    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_expDiffSingle_2951/exp_ab_s[3]_INST_0_i_1_n_0
    SLICE_X39Y26         MUXF7 (Prop_muxf7_I0_O)      0.178     3.960 f  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_expDiffSingle_2951/exp_ab_s[3]_INST_0/O
                         net (fo=3, routed)           0.729     4.689    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/exp_ab_3090_in[3]
    SLICE_X39Y23         LUT2 (Prop_lut2_I0_O)        0.252     4.941 r  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_u35_sr_special_2964_i_37/O
                         net (fo=1, routed)           0.000     4.941    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_u35_sr_special_2964_i_37_n_0
    SLICE_X39Y23         CARRY4 (Prop_carry4_S[0]_CO[2])
                                                      0.446     5.387 f  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_u35_sr_special_2964_i_31/CO[2]
                         net (fo=6, routed)           0.384     5.770    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/MUX_3137_wire_in1
    SLICE_X39Y24         LUT4 (Prop_lut4_I0_O)        0.261     6.031 r  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_u35_sr_special_2964_i_26/O
                         net (fo=55, routed)          0.830     6.862    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_u35_sr_special_2964/S[4]
    SLICE_X41Y23         LUT4 (Prop_lut4_I0_O)        0.105     6.967 f  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_u35_sr_special_2964/Y[5]_INST_0_i_2/O
                         net (fo=9, routed)           0.850     7.817    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_u35_sr_special_2964/Y[5]_INST_0_i_2_n_0
    SLICE_X47Y23         LUT6 (Prop_lut6_I0_O)        0.105     7.922 r  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_u35_sr_special_2964/Y[4]_INST_0_i_1/O
                         net (fo=1, routed)           0.451     8.372    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_u35_sr_special_2964/Y[4]_INST_0_i_1_n_0
    SLICE_X47Y24         LUT5 (Prop_lut5_I0_O)        0.105     8.477 r  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_u35_sr_special_2964/Y[4]_INST_0/O
                         net (fo=2, routed)           0.257     8.735    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/Y[4]
    SLICE_X44Y24         LUT6 (Prop_lut6_I5_O)        0.105     8.840 r  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_adder_35_with_carry_3000_i_31/O
                         net (fo=3, routed)           0.660     9.500    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_adder_35_with_carry_3000/A[4]
    SLICE_X43Y24         LUT4 (Prop_lut4_I0_O)        0.105     9.605 r  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_adder_35_with_carry_3000/SUM[3]_INST_0_i_6/O
                         net (fo=1, routed)           0.000     9.605    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_adder_35_with_carry_3000/SUM[3]_INST_0_i_6_n_0
    SLICE_X43Y24         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.332     9.937 r  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_adder_35_with_carry_3000/SUM[3]_INST_0/CO[3]
                         net (fo=1, routed)           0.008     9.945    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_adder_35_with_carry_3000/SUM[3]_INST_0_n_0
    SLICE_X43Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    10.043 r  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_adder_35_with_carry_3000/SUM[7]_INST_0/CO[3]
                         net (fo=1, routed)           0.000    10.043    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_adder_35_with_carry_3000/SUM[7]_INST_0_n_0
    SLICE_X43Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    10.141 r  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_adder_35_with_carry_3000/SUM[11]_INST_0/CO[3]
                         net (fo=1, routed)           0.000    10.141    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_adder_35_with_carry_3000/SUM[11]_INST_0_n_0
    SLICE_X43Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    10.239 r  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_adder_35_with_carry_3000/SUM[15]_INST_0/CO[3]
                         net (fo=1, routed)           0.000    10.239    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_adder_35_with_carry_3000/SUM[15]_INST_0_n_0
    SLICE_X43Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    10.337 r  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_adder_35_with_carry_3000/SUM[19]_INST_0/CO[3]
                         net (fo=1, routed)           0.000    10.337    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_adder_35_with_carry_3000/SUM[19]_INST_0_n_0
    SLICE_X43Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    10.435 r  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_adder_35_with_carry_3000/SUM[23]_INST_0/CO[3]
                         net (fo=1, routed)           0.000    10.435    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_adder_35_with_carry_3000/SUM[23]_INST_0_n_0
    SLICE_X43Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    10.533 r  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_adder_35_with_carry_3000/SUM[27]_INST_0/CO[3]
                         net (fo=1, routed)           0.000    10.533    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_adder_35_with_carry_3000/SUM[27]_INST_0_n_0
    SLICE_X43Y31         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.260    10.793 r  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_adder_35_with_carry_3000/SUM[31]_INST_0/O[3]
                         net (fo=37, routed)          0.375    11.167    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/mantissa_added_35_3259_in[34]
    SLICE_X42Y30         LUT5 (Prop_lut5_I1_O)        0.257    11.424 r  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_i35_sll_3024_i_28/O
                         net (fo=6, routed)           0.714    12.138    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_find_leftmost_35_3020/data_path.volatile_operator_find_left_32_2566/data_path.volatile_operator_find_left_16_2522/data_path.volatile_operator_find_left_8_2490/data_path.volatile_operator_find_left_4_856/fp_4[1]
    SLICE_X40Y29         LUT4 (Prop_lut4_I3_O)        0.105    12.243 r  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_find_leftmost_35_3020/data_path.volatile_operator_find_left_32_2566/data_path.volatile_operator_find_left_16_2522/data_path.volatile_operator_find_left_8_2490/data_path.volatile_operator_find_left_4_856/found[0]_INST_0/O
                         net (fo=4, routed)           0.489    12.732    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_find_leftmost_35_3020/data_path.volatile_operator_find_left_32_2566/data_path.volatile_operator_find_left_16_2522/data_path.volatile_operator_find_left_8_2490/position[2]
    SLICE_X39Y28         LUT2 (Prop_lut2_I0_O)        0.105    12.837 r  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_find_leftmost_35_3020/data_path.volatile_operator_find_left_32_2566/data_path.volatile_operator_find_left_16_2522/data_path.volatile_operator_find_left_8_2490/found[0]_INST_0/O
                         net (fo=4, routed)           0.598    13.435    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_find_leftmost_35_3020/data_path.volatile_operator_find_left_32_2566/data_path.volatile_operator_find_left_16_2522/found_lower_2876
    SLICE_X37Y29         LUT2 (Prop_lut2_I1_O)        0.105    13.540 r  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_find_leftmost_35_3020/data_path.volatile_operator_find_left_32_2566/data_path.volatile_operator_find_left_16_2522/found[0]_INST_0/O
                         net (fo=5, routed)           0.387    13.927    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_find_leftmost_35_3020/data_path.volatile_operator_find_left_32_2566/found_lower_2915
    SLICE_X31Y30         LUT2 (Prop_lut2_I1_O)        0.105    14.032 r  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_find_leftmost_35_3020/data_path.volatile_operator_find_left_32_2566/found[0]_INST_0/O
                         net (fo=6, routed)           0.661    14.692    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_find_leftmost_35_3020/found_lower_2975
    SLICE_X35Y29         LUT4 (Prop_lut4_I1_O)        0.124    14.816 r  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_find_leftmost_35_3020/position[3]_INST_0/O
                         net (fo=8, routed)           0.623    15.439    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/position[3]
    SLICE_X36Y30         LUT5 (Prop_lut5_I0_O)        0.267    15.706 r  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.extn_result_rptr_i_63/O
                         net (fo=2, routed)           0.321    16.027    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.extn_result_rptr_i_63_n_0
    SLICE_X37Y31         LUT5 (Prop_lut5_I0_O)        0.105    16.132 r  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.extn_result_rptr_i_67/O
                         net (fo=1, routed)           0.000    16.132    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.extn_result_rptr_i_67_n_0
    SLICE_X37Y31         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.440    16.572 r  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.extn_result_rptr_i_55/CO[3]
                         net (fo=1, routed)           0.000    16.572    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.extn_result_rptr_i_55_n_0
    SLICE_X37Y32         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.132    16.704 r  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.extn_result_rptr_i_54/CO[1]
                         net (fo=12, routed)          0.556    17.260    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.extn_result_rptr_i_54_n_2
    SLICE_X35Y33         LUT2 (Prop_lut2_I0_O)        0.275    17.535 r  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.needs_norm_rptr_i_8/O
                         net (fo=1, routed)           0.000    17.535    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.needs_norm_rptr_i_8_n_0
    SLICE_X35Y33         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457    17.992 r  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.needs_norm_rptr_i_3/CO[3]
                         net (fo=3, routed)           0.539    18.530    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/result25_in
    SLICE_X33Y34         LUT6 (Prop_lut6_I4_O)        0.105    18.635 r  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.needs_norm_rptr_i_2/O
                         net (fo=46, routed)          0.727    19.362    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.needs_norm_rptr_i_2_n_0
    SLICE_X36Y33         LUT5 (Prop_lut5_I0_O)        0.105    19.467 r  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.extn_result_rptr_i_16/O
                         net (fo=1, routed)           0.000    19.467    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.extn_result_rptr/data_in[63]
    SLICE_X36Y33         FDRE                                         r  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.extn_result_rptr/genSR[1].data_regs_reg[1][63]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    N13                                               0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    U_clk_wiz_0/inst/clk_in1
    N13                  IBUF (Prop_ibuf_I_O)         1.392    21.392 r  U_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004    22.396    U_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.093    16.302 r  U_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.374    17.676    U_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    17.753 r  U_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=19456, routed)       1.402    19.155    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.extn_result_rptr/clk
    SLICE_X36Y33         FDRE                                         r  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.extn_result_rptr/genSR[1].data_regs_reg[1][63]/C
                         clock pessimism              0.408    19.563    
                         clock uncertainty           -0.084    19.479    
    SLICE_X36Y33         FDRE (Setup_fdre_C_D)        0.030    19.509    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.extn_result_rptr/genSR[1].data_regs_reg[1][63]
  -------------------------------------------------------------------
                         required time                         19.509    
                         arrival time                         -19.467    
  -------------------------------------------------------------------
                         slack                                  0.042    

Slack (MET) :             0.042ns  (required time - arrival time)
  Source:                 U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/in_buffer/NotRevisedCase.ShallowCase.ulReg/noBypass.read_data_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.extn_result_rptr/genSR[1].data_regs_reg[1][63]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0_1 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        19.869ns  (logic 6.644ns (33.440%)  route 13.225ns (66.560%))
  Logic Levels:           37  (CARRY4=12 LUT2=6 LUT3=1 LUT4=6 LUT5=6 LUT6=5 MUXF7=1)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.845ns = ( 19.155 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.401ns
    Clock Pessimism Removal (CPR):    0.408ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    N13                                               0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    U_clk_wiz_0/inst/clk_in1
    N13                  IBUF (Prop_ibuf_I_O)         1.458     1.458 r  U_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.065     2.524    U_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.957    -3.434 r  U_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.441    -1.993    U_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081    -1.912 r  U_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=19456, routed)       1.511    -0.401    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/in_buffer/NotRevisedCase.ShallowCase.ulReg/clk
    SLICE_X33Y26         FDRE                                         r  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/in_buffer/NotRevisedCase.ShallowCase.ulReg/noBypass.read_data_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y26         FDRE (Prop_fdre_C_Q)         0.348    -0.053 r  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/in_buffer/NotRevisedCase.ShallowCase.ulReg/noBypass.read_data_reg[8]/Q
                         net (fo=5, routed)           0.847     0.794    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.volatile_operator_classFp32_3264/a[8]
    SLICE_X32Y24         LUT6 (Prop_lut6_I1_O)        0.242     1.036 f  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.volatile_operator_classFp32_3264/data_path.volatile_operator_classFpBase_661_i_8/O
                         net (fo=1, routed)           0.536     1.572    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.volatile_operator_classFp32_3264/data_path.volatile_operator_classFpBase_661_i_8_n_0
    SLICE_X32Y25         LUT4 (Prop_lut4_I2_O)        0.105     1.677 f  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.volatile_operator_classFp32_3264/data_path.volatile_operator_classFpBase_661_i_3/O
                         net (fo=8, routed)           0.395     2.072    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.volatile_operator_classFp32_3264/data_path.volatile_operator_classFpBase_661/mant_a_zero[0]
    SLICE_X35Y24         LUT3 (Prop_lut3_I0_O)        0.105     2.177 r  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.volatile_operator_classFp32_3264/data_path.volatile_operator_classFpBase_661/pos_denormal[0]_INST_0/O
                         net (fo=8, routed)           0.360     2.537    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_classify_utility_2945/f1_s_class[7]
    SLICE_X37Y24         LUT2 (Prop_lut2_I0_O)        0.105     2.642 r  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_classify_utility_2945/f1_denormal[0]_INST_0/O
                         net (fo=26, routed)          0.594     3.236    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_expDiffSingle_2951/f1_denormal[0]
    SLICE_X37Y25         LUT5 (Prop_lut5_I0_O)        0.105     3.341 f  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_expDiffSingle_2951/exp_ab_s[3]_INST_0_i_4/O
                         net (fo=1, routed)           0.336     3.677    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_expDiffSingle_2951/exp_ab_s[3]_INST_0_i_4_n_0
    SLICE_X39Y26         LUT6 (Prop_lut6_I5_O)        0.105     3.782 f  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_expDiffSingle_2951/exp_ab_s[3]_INST_0_i_1/O
                         net (fo=1, routed)           0.000     3.782    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_expDiffSingle_2951/exp_ab_s[3]_INST_0_i_1_n_0
    SLICE_X39Y26         MUXF7 (Prop_muxf7_I0_O)      0.178     3.960 f  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_expDiffSingle_2951/exp_ab_s[3]_INST_0/O
                         net (fo=3, routed)           0.729     4.689    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/exp_ab_3090_in[3]
    SLICE_X39Y23         LUT2 (Prop_lut2_I0_O)        0.252     4.941 r  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_u35_sr_special_2964_i_37/O
                         net (fo=1, routed)           0.000     4.941    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_u35_sr_special_2964_i_37_n_0
    SLICE_X39Y23         CARRY4 (Prop_carry4_S[0]_CO[2])
                                                      0.446     5.387 f  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_u35_sr_special_2964_i_31/CO[2]
                         net (fo=6, routed)           0.384     5.770    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/MUX_3137_wire_in1
    SLICE_X39Y24         LUT4 (Prop_lut4_I0_O)        0.261     6.031 r  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_u35_sr_special_2964_i_26/O
                         net (fo=55, routed)          0.830     6.862    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_u35_sr_special_2964/S[4]
    SLICE_X41Y23         LUT4 (Prop_lut4_I0_O)        0.105     6.967 f  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_u35_sr_special_2964/Y[5]_INST_0_i_2/O
                         net (fo=9, routed)           0.850     7.817    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_u35_sr_special_2964/Y[5]_INST_0_i_2_n_0
    SLICE_X47Y23         LUT6 (Prop_lut6_I0_O)        0.105     7.922 r  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_u35_sr_special_2964/Y[4]_INST_0_i_1/O
                         net (fo=1, routed)           0.451     8.372    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_u35_sr_special_2964/Y[4]_INST_0_i_1_n_0
    SLICE_X47Y24         LUT5 (Prop_lut5_I0_O)        0.105     8.477 r  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_u35_sr_special_2964/Y[4]_INST_0/O
                         net (fo=2, routed)           0.257     8.735    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/Y[4]
    SLICE_X44Y24         LUT6 (Prop_lut6_I5_O)        0.105     8.840 r  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_adder_35_with_carry_3000_i_31/O
                         net (fo=3, routed)           0.660     9.500    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_adder_35_with_carry_3000/A[4]
    SLICE_X43Y24         LUT4 (Prop_lut4_I0_O)        0.105     9.605 r  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_adder_35_with_carry_3000/SUM[3]_INST_0_i_6/O
                         net (fo=1, routed)           0.000     9.605    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_adder_35_with_carry_3000/SUM[3]_INST_0_i_6_n_0
    SLICE_X43Y24         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.332     9.937 r  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_adder_35_with_carry_3000/SUM[3]_INST_0/CO[3]
                         net (fo=1, routed)           0.008     9.945    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_adder_35_with_carry_3000/SUM[3]_INST_0_n_0
    SLICE_X43Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    10.043 r  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_adder_35_with_carry_3000/SUM[7]_INST_0/CO[3]
                         net (fo=1, routed)           0.000    10.043    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_adder_35_with_carry_3000/SUM[7]_INST_0_n_0
    SLICE_X43Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    10.141 r  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_adder_35_with_carry_3000/SUM[11]_INST_0/CO[3]
                         net (fo=1, routed)           0.000    10.141    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_adder_35_with_carry_3000/SUM[11]_INST_0_n_0
    SLICE_X43Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    10.239 r  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_adder_35_with_carry_3000/SUM[15]_INST_0/CO[3]
                         net (fo=1, routed)           0.000    10.239    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_adder_35_with_carry_3000/SUM[15]_INST_0_n_0
    SLICE_X43Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    10.337 r  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_adder_35_with_carry_3000/SUM[19]_INST_0/CO[3]
                         net (fo=1, routed)           0.000    10.337    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_adder_35_with_carry_3000/SUM[19]_INST_0_n_0
    SLICE_X43Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    10.435 r  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_adder_35_with_carry_3000/SUM[23]_INST_0/CO[3]
                         net (fo=1, routed)           0.000    10.435    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_adder_35_with_carry_3000/SUM[23]_INST_0_n_0
    SLICE_X43Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    10.533 r  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_adder_35_with_carry_3000/SUM[27]_INST_0/CO[3]
                         net (fo=1, routed)           0.000    10.533    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_adder_35_with_carry_3000/SUM[27]_INST_0_n_0
    SLICE_X43Y31         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.260    10.793 r  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_adder_35_with_carry_3000/SUM[31]_INST_0/O[3]
                         net (fo=37, routed)          0.375    11.167    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/mantissa_added_35_3259_in[34]
    SLICE_X42Y30         LUT5 (Prop_lut5_I1_O)        0.257    11.424 f  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_i35_sll_3024_i_28/O
                         net (fo=6, routed)           0.714    12.138    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_find_leftmost_35_3020/data_path.volatile_operator_find_left_32_2566/data_path.volatile_operator_find_left_16_2522/data_path.volatile_operator_find_left_8_2490/data_path.volatile_operator_find_left_4_856/fp_4[1]
    SLICE_X40Y29         LUT4 (Prop_lut4_I3_O)        0.105    12.243 f  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_find_leftmost_35_3020/data_path.volatile_operator_find_left_32_2566/data_path.volatile_operator_find_left_16_2522/data_path.volatile_operator_find_left_8_2490/data_path.volatile_operator_find_left_4_856/found[0]_INST_0/O
                         net (fo=4, routed)           0.489    12.732    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_find_leftmost_35_3020/data_path.volatile_operator_find_left_32_2566/data_path.volatile_operator_find_left_16_2522/data_path.volatile_operator_find_left_8_2490/position[2]
    SLICE_X39Y28         LUT2 (Prop_lut2_I0_O)        0.105    12.837 f  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_find_leftmost_35_3020/data_path.volatile_operator_find_left_32_2566/data_path.volatile_operator_find_left_16_2522/data_path.volatile_operator_find_left_8_2490/found[0]_INST_0/O
                         net (fo=4, routed)           0.598    13.435    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_find_leftmost_35_3020/data_path.volatile_operator_find_left_32_2566/data_path.volatile_operator_find_left_16_2522/found_lower_2876
    SLICE_X37Y29         LUT2 (Prop_lut2_I1_O)        0.105    13.540 f  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_find_leftmost_35_3020/data_path.volatile_operator_find_left_32_2566/data_path.volatile_operator_find_left_16_2522/found[0]_INST_0/O
                         net (fo=5, routed)           0.387    13.927    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_find_leftmost_35_3020/data_path.volatile_operator_find_left_32_2566/found_lower_2915
    SLICE_X31Y30         LUT2 (Prop_lut2_I1_O)        0.105    14.032 f  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_find_leftmost_35_3020/data_path.volatile_operator_find_left_32_2566/found[0]_INST_0/O
                         net (fo=6, routed)           0.661    14.692    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_find_leftmost_35_3020/found_lower_2975
    SLICE_X35Y29         LUT4 (Prop_lut4_I1_O)        0.124    14.816 f  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_find_leftmost_35_3020/position[3]_INST_0/O
                         net (fo=8, routed)           0.623    15.439    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/position[3]
    SLICE_X36Y30         LUT5 (Prop_lut5_I0_O)        0.267    15.706 r  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.extn_result_rptr_i_63/O
                         net (fo=2, routed)           0.321    16.027    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.extn_result_rptr_i_63_n_0
    SLICE_X37Y31         LUT5 (Prop_lut5_I0_O)        0.105    16.132 r  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.extn_result_rptr_i_67/O
                         net (fo=1, routed)           0.000    16.132    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.extn_result_rptr_i_67_n_0
    SLICE_X37Y31         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.440    16.572 r  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.extn_result_rptr_i_55/CO[3]
                         net (fo=1, routed)           0.000    16.572    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.extn_result_rptr_i_55_n_0
    SLICE_X37Y32         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.132    16.704 r  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.extn_result_rptr_i_54/CO[1]
                         net (fo=12, routed)          0.556    17.260    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.extn_result_rptr_i_54_n_2
    SLICE_X35Y33         LUT2 (Prop_lut2_I0_O)        0.275    17.535 r  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.needs_norm_rptr_i_8/O
                         net (fo=1, routed)           0.000    17.535    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.needs_norm_rptr_i_8_n_0
    SLICE_X35Y33         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457    17.992 r  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.needs_norm_rptr_i_3/CO[3]
                         net (fo=3, routed)           0.539    18.530    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/result25_in
    SLICE_X33Y34         LUT6 (Prop_lut6_I4_O)        0.105    18.635 r  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.needs_norm_rptr_i_2/O
                         net (fo=46, routed)          0.727    19.362    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.needs_norm_rptr_i_2_n_0
    SLICE_X36Y33         LUT5 (Prop_lut5_I0_O)        0.105    19.467 r  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.extn_result_rptr_i_16/O
                         net (fo=1, routed)           0.000    19.467    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.extn_result_rptr/data_in[63]
    SLICE_X36Y33         FDRE                                         r  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.extn_result_rptr/genSR[1].data_regs_reg[1][63]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    N13                                               0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    U_clk_wiz_0/inst/clk_in1
    N13                  IBUF (Prop_ibuf_I_O)         1.392    21.392 r  U_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004    22.396    U_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.093    16.302 r  U_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.374    17.676    U_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    17.753 r  U_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=19456, routed)       1.402    19.155    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.extn_result_rptr/clk
    SLICE_X36Y33         FDRE                                         r  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.extn_result_rptr/genSR[1].data_regs_reg[1][63]/C
                         clock pessimism              0.408    19.563    
                         clock uncertainty           -0.084    19.479    
    SLICE_X36Y33         FDRE (Setup_fdre_C_D)        0.030    19.509    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.extn_result_rptr/genSR[1].data_regs_reg[1][63]
  -------------------------------------------------------------------
                         required time                         19.509    
                         arrival time                         -19.467    
  -------------------------------------------------------------------
                         slack                                  0.042    

Slack (MET) :             0.042ns  (required time - arrival time)
  Source:                 U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/in_buffer/NotRevisedCase.ShallowCase.ulReg/noBypass.read_data_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.extn_result_rptr/genSR[1].data_regs_reg[1][63]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0_1 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        19.869ns  (logic 6.644ns (33.440%)  route 13.225ns (66.560%))
  Logic Levels:           37  (CARRY4=12 LUT2=6 LUT3=1 LUT4=6 LUT5=6 LUT6=5 MUXF7=1)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.845ns = ( 19.155 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.401ns
    Clock Pessimism Removal (CPR):    0.408ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    N13                                               0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    U_clk_wiz_0/inst/clk_in1
    N13                  IBUF (Prop_ibuf_I_O)         1.458     1.458 r  U_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.065     2.524    U_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.957    -3.434 r  U_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.441    -1.993    U_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081    -1.912 r  U_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=19456, routed)       1.511    -0.401    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/in_buffer/NotRevisedCase.ShallowCase.ulReg/clk
    SLICE_X33Y26         FDRE                                         r  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/in_buffer/NotRevisedCase.ShallowCase.ulReg/noBypass.read_data_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y26         FDRE (Prop_fdre_C_Q)         0.348    -0.053 r  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/in_buffer/NotRevisedCase.ShallowCase.ulReg/noBypass.read_data_reg[8]/Q
                         net (fo=5, routed)           0.847     0.794    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.volatile_operator_classFp32_3264/a[8]
    SLICE_X32Y24         LUT6 (Prop_lut6_I1_O)        0.242     1.036 f  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.volatile_operator_classFp32_3264/data_path.volatile_operator_classFpBase_661_i_8/O
                         net (fo=1, routed)           0.536     1.572    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.volatile_operator_classFp32_3264/data_path.volatile_operator_classFpBase_661_i_8_n_0
    SLICE_X32Y25         LUT4 (Prop_lut4_I2_O)        0.105     1.677 f  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.volatile_operator_classFp32_3264/data_path.volatile_operator_classFpBase_661_i_3/O
                         net (fo=8, routed)           0.395     2.072    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.volatile_operator_classFp32_3264/data_path.volatile_operator_classFpBase_661/mant_a_zero[0]
    SLICE_X35Y24         LUT3 (Prop_lut3_I0_O)        0.105     2.177 r  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.volatile_operator_classFp32_3264/data_path.volatile_operator_classFpBase_661/pos_denormal[0]_INST_0/O
                         net (fo=8, routed)           0.360     2.537    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_classify_utility_2945/f1_s_class[7]
    SLICE_X37Y24         LUT2 (Prop_lut2_I0_O)        0.105     2.642 r  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_classify_utility_2945/f1_denormal[0]_INST_0/O
                         net (fo=26, routed)          0.594     3.236    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_expDiffSingle_2951/f1_denormal[0]
    SLICE_X37Y25         LUT5 (Prop_lut5_I0_O)        0.105     3.341 f  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_expDiffSingle_2951/exp_ab_s[3]_INST_0_i_4/O
                         net (fo=1, routed)           0.336     3.677    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_expDiffSingle_2951/exp_ab_s[3]_INST_0_i_4_n_0
    SLICE_X39Y26         LUT6 (Prop_lut6_I5_O)        0.105     3.782 f  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_expDiffSingle_2951/exp_ab_s[3]_INST_0_i_1/O
                         net (fo=1, routed)           0.000     3.782    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_expDiffSingle_2951/exp_ab_s[3]_INST_0_i_1_n_0
    SLICE_X39Y26         MUXF7 (Prop_muxf7_I0_O)      0.178     3.960 f  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_expDiffSingle_2951/exp_ab_s[3]_INST_0/O
                         net (fo=3, routed)           0.729     4.689    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/exp_ab_3090_in[3]
    SLICE_X39Y23         LUT2 (Prop_lut2_I0_O)        0.252     4.941 r  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_u35_sr_special_2964_i_37/O
                         net (fo=1, routed)           0.000     4.941    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_u35_sr_special_2964_i_37_n_0
    SLICE_X39Y23         CARRY4 (Prop_carry4_S[0]_CO[2])
                                                      0.446     5.387 f  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_u35_sr_special_2964_i_31/CO[2]
                         net (fo=6, routed)           0.384     5.770    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/MUX_3137_wire_in1
    SLICE_X39Y24         LUT4 (Prop_lut4_I0_O)        0.261     6.031 r  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_u35_sr_special_2964_i_26/O
                         net (fo=55, routed)          0.830     6.862    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_u35_sr_special_2964/S[4]
    SLICE_X41Y23         LUT4 (Prop_lut4_I0_O)        0.105     6.967 f  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_u35_sr_special_2964/Y[5]_INST_0_i_2/O
                         net (fo=9, routed)           0.850     7.817    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_u35_sr_special_2964/Y[5]_INST_0_i_2_n_0
    SLICE_X47Y23         LUT6 (Prop_lut6_I0_O)        0.105     7.922 r  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_u35_sr_special_2964/Y[4]_INST_0_i_1/O
                         net (fo=1, routed)           0.451     8.372    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_u35_sr_special_2964/Y[4]_INST_0_i_1_n_0
    SLICE_X47Y24         LUT5 (Prop_lut5_I0_O)        0.105     8.477 r  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_u35_sr_special_2964/Y[4]_INST_0/O
                         net (fo=2, routed)           0.257     8.735    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/Y[4]
    SLICE_X44Y24         LUT6 (Prop_lut6_I5_O)        0.105     8.840 r  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_adder_35_with_carry_3000_i_31/O
                         net (fo=3, routed)           0.660     9.500    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_adder_35_with_carry_3000/A[4]
    SLICE_X43Y24         LUT4 (Prop_lut4_I0_O)        0.105     9.605 r  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_adder_35_with_carry_3000/SUM[3]_INST_0_i_6/O
                         net (fo=1, routed)           0.000     9.605    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_adder_35_with_carry_3000/SUM[3]_INST_0_i_6_n_0
    SLICE_X43Y24         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.332     9.937 r  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_adder_35_with_carry_3000/SUM[3]_INST_0/CO[3]
                         net (fo=1, routed)           0.008     9.945    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_adder_35_with_carry_3000/SUM[3]_INST_0_n_0
    SLICE_X43Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    10.043 r  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_adder_35_with_carry_3000/SUM[7]_INST_0/CO[3]
                         net (fo=1, routed)           0.000    10.043    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_adder_35_with_carry_3000/SUM[7]_INST_0_n_0
    SLICE_X43Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    10.141 r  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_adder_35_with_carry_3000/SUM[11]_INST_0/CO[3]
                         net (fo=1, routed)           0.000    10.141    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_adder_35_with_carry_3000/SUM[11]_INST_0_n_0
    SLICE_X43Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    10.239 r  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_adder_35_with_carry_3000/SUM[15]_INST_0/CO[3]
                         net (fo=1, routed)           0.000    10.239    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_adder_35_with_carry_3000/SUM[15]_INST_0_n_0
    SLICE_X43Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    10.337 r  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_adder_35_with_carry_3000/SUM[19]_INST_0/CO[3]
                         net (fo=1, routed)           0.000    10.337    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_adder_35_with_carry_3000/SUM[19]_INST_0_n_0
    SLICE_X43Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    10.435 r  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_adder_35_with_carry_3000/SUM[23]_INST_0/CO[3]
                         net (fo=1, routed)           0.000    10.435    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_adder_35_with_carry_3000/SUM[23]_INST_0_n_0
    SLICE_X43Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    10.533 r  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_adder_35_with_carry_3000/SUM[27]_INST_0/CO[3]
                         net (fo=1, routed)           0.000    10.533    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_adder_35_with_carry_3000/SUM[27]_INST_0_n_0
    SLICE_X43Y31         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.260    10.793 r  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_adder_35_with_carry_3000/SUM[31]_INST_0/O[3]
                         net (fo=37, routed)          0.375    11.167    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/mantissa_added_35_3259_in[34]
    SLICE_X42Y30         LUT5 (Prop_lut5_I1_O)        0.257    11.424 r  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_i35_sll_3024_i_28/O
                         net (fo=6, routed)           0.714    12.138    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_find_leftmost_35_3020/data_path.volatile_operator_find_left_32_2566/data_path.volatile_operator_find_left_16_2522/data_path.volatile_operator_find_left_8_2490/data_path.volatile_operator_find_left_4_856/fp_4[1]
    SLICE_X40Y29         LUT4 (Prop_lut4_I3_O)        0.105    12.243 r  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_find_leftmost_35_3020/data_path.volatile_operator_find_left_32_2566/data_path.volatile_operator_find_left_16_2522/data_path.volatile_operator_find_left_8_2490/data_path.volatile_operator_find_left_4_856/found[0]_INST_0/O
                         net (fo=4, routed)           0.489    12.732    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_find_leftmost_35_3020/data_path.volatile_operator_find_left_32_2566/data_path.volatile_operator_find_left_16_2522/data_path.volatile_operator_find_left_8_2490/position[2]
    SLICE_X39Y28         LUT2 (Prop_lut2_I0_O)        0.105    12.837 r  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_find_leftmost_35_3020/data_path.volatile_operator_find_left_32_2566/data_path.volatile_operator_find_left_16_2522/data_path.volatile_operator_find_left_8_2490/found[0]_INST_0/O
                         net (fo=4, routed)           0.598    13.435    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_find_leftmost_35_3020/data_path.volatile_operator_find_left_32_2566/data_path.volatile_operator_find_left_16_2522/found_lower_2876
    SLICE_X37Y29         LUT2 (Prop_lut2_I1_O)        0.105    13.540 r  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_find_leftmost_35_3020/data_path.volatile_operator_find_left_32_2566/data_path.volatile_operator_find_left_16_2522/found[0]_INST_0/O
                         net (fo=5, routed)           0.387    13.927    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_find_leftmost_35_3020/data_path.volatile_operator_find_left_32_2566/found_lower_2915
    SLICE_X31Y30         LUT2 (Prop_lut2_I1_O)        0.105    14.032 r  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_find_leftmost_35_3020/data_path.volatile_operator_find_left_32_2566/found[0]_INST_0/O
                         net (fo=6, routed)           0.661    14.692    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_find_leftmost_35_3020/found_lower_2975
    SLICE_X35Y29         LUT4 (Prop_lut4_I1_O)        0.124    14.816 r  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_find_leftmost_35_3020/position[3]_INST_0/O
                         net (fo=8, routed)           0.623    15.439    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/position[3]
    SLICE_X36Y30         LUT5 (Prop_lut5_I0_O)        0.267    15.706 r  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.extn_result_rptr_i_63/O
                         net (fo=2, routed)           0.321    16.027    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.extn_result_rptr_i_63_n_0
    SLICE_X37Y31         LUT5 (Prop_lut5_I0_O)        0.105    16.132 f  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.extn_result_rptr_i_67/O
                         net (fo=1, routed)           0.000    16.132    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.extn_result_rptr_i_67_n_0
    SLICE_X37Y31         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.440    16.572 r  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.extn_result_rptr_i_55/CO[3]
                         net (fo=1, routed)           0.000    16.572    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.extn_result_rptr_i_55_n_0
    SLICE_X37Y32         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.132    16.704 r  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.extn_result_rptr_i_54/CO[1]
                         net (fo=12, routed)          0.556    17.260    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.extn_result_rptr_i_54_n_2
    SLICE_X35Y33         LUT2 (Prop_lut2_I0_O)        0.275    17.535 r  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.needs_norm_rptr_i_8/O
                         net (fo=1, routed)           0.000    17.535    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.needs_norm_rptr_i_8_n_0
    SLICE_X35Y33         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457    17.992 r  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.needs_norm_rptr_i_3/CO[3]
                         net (fo=3, routed)           0.539    18.530    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/result25_in
    SLICE_X33Y34         LUT6 (Prop_lut6_I4_O)        0.105    18.635 r  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.needs_norm_rptr_i_2/O
                         net (fo=46, routed)          0.727    19.362    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.needs_norm_rptr_i_2_n_0
    SLICE_X36Y33         LUT5 (Prop_lut5_I0_O)        0.105    19.467 r  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.extn_result_rptr_i_16/O
                         net (fo=1, routed)           0.000    19.467    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.extn_result_rptr/data_in[63]
    SLICE_X36Y33         FDRE                                         r  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.extn_result_rptr/genSR[1].data_regs_reg[1][63]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    N13                                               0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    U_clk_wiz_0/inst/clk_in1
    N13                  IBUF (Prop_ibuf_I_O)         1.392    21.392 r  U_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004    22.396    U_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.093    16.302 r  U_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.374    17.676    U_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    17.753 r  U_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=19456, routed)       1.402    19.155    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.extn_result_rptr/clk
    SLICE_X36Y33         FDRE                                         r  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.extn_result_rptr/genSR[1].data_regs_reg[1][63]/C
                         clock pessimism              0.408    19.563    
                         clock uncertainty           -0.084    19.479    
    SLICE_X36Y33         FDRE (Setup_fdre_C_D)        0.030    19.509    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.extn_result_rptr/genSR[1].data_regs_reg[1][63]
  -------------------------------------------------------------------
                         required time                         19.509    
                         arrival time                         -19.467    
  -------------------------------------------------------------------
                         slack                                  0.042    

Slack (MET) :             0.042ns  (required time - arrival time)
  Source:                 U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/in_buffer/NotRevisedCase.ShallowCase.ulReg/noBypass.read_data_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.extn_result_rptr/genSR[1].data_regs_reg[1][63]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0_1 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        19.869ns  (logic 6.644ns (33.440%)  route 13.225ns (66.560%))
  Logic Levels:           37  (CARRY4=12 LUT2=6 LUT3=1 LUT4=6 LUT5=6 LUT6=5 MUXF7=1)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.845ns = ( 19.155 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.401ns
    Clock Pessimism Removal (CPR):    0.408ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    N13                                               0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    U_clk_wiz_0/inst/clk_in1
    N13                  IBUF (Prop_ibuf_I_O)         1.458     1.458 r  U_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.065     2.524    U_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.957    -3.434 r  U_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.441    -1.993    U_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081    -1.912 r  U_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=19456, routed)       1.511    -0.401    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/in_buffer/NotRevisedCase.ShallowCase.ulReg/clk
    SLICE_X33Y26         FDRE                                         r  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/in_buffer/NotRevisedCase.ShallowCase.ulReg/noBypass.read_data_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y26         FDRE (Prop_fdre_C_Q)         0.348    -0.053 r  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/in_buffer/NotRevisedCase.ShallowCase.ulReg/noBypass.read_data_reg[8]/Q
                         net (fo=5, routed)           0.847     0.794    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.volatile_operator_classFp32_3264/a[8]
    SLICE_X32Y24         LUT6 (Prop_lut6_I1_O)        0.242     1.036 f  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.volatile_operator_classFp32_3264/data_path.volatile_operator_classFpBase_661_i_8/O
                         net (fo=1, routed)           0.536     1.572    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.volatile_operator_classFp32_3264/data_path.volatile_operator_classFpBase_661_i_8_n_0
    SLICE_X32Y25         LUT4 (Prop_lut4_I2_O)        0.105     1.677 f  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.volatile_operator_classFp32_3264/data_path.volatile_operator_classFpBase_661_i_3/O
                         net (fo=8, routed)           0.395     2.072    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.volatile_operator_classFp32_3264/data_path.volatile_operator_classFpBase_661/mant_a_zero[0]
    SLICE_X35Y24         LUT3 (Prop_lut3_I0_O)        0.105     2.177 r  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.volatile_operator_classFp32_3264/data_path.volatile_operator_classFpBase_661/pos_denormal[0]_INST_0/O
                         net (fo=8, routed)           0.360     2.537    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_classify_utility_2945/f1_s_class[7]
    SLICE_X37Y24         LUT2 (Prop_lut2_I0_O)        0.105     2.642 r  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_classify_utility_2945/f1_denormal[0]_INST_0/O
                         net (fo=26, routed)          0.594     3.236    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_expDiffSingle_2951/f1_denormal[0]
    SLICE_X37Y25         LUT5 (Prop_lut5_I0_O)        0.105     3.341 f  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_expDiffSingle_2951/exp_ab_s[3]_INST_0_i_4/O
                         net (fo=1, routed)           0.336     3.677    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_expDiffSingle_2951/exp_ab_s[3]_INST_0_i_4_n_0
    SLICE_X39Y26         LUT6 (Prop_lut6_I5_O)        0.105     3.782 f  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_expDiffSingle_2951/exp_ab_s[3]_INST_0_i_1/O
                         net (fo=1, routed)           0.000     3.782    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_expDiffSingle_2951/exp_ab_s[3]_INST_0_i_1_n_0
    SLICE_X39Y26         MUXF7 (Prop_muxf7_I0_O)      0.178     3.960 f  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_expDiffSingle_2951/exp_ab_s[3]_INST_0/O
                         net (fo=3, routed)           0.729     4.689    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/exp_ab_3090_in[3]
    SLICE_X39Y23         LUT2 (Prop_lut2_I0_O)        0.252     4.941 r  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_u35_sr_special_2964_i_37/O
                         net (fo=1, routed)           0.000     4.941    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_u35_sr_special_2964_i_37_n_0
    SLICE_X39Y23         CARRY4 (Prop_carry4_S[0]_CO[2])
                                                      0.446     5.387 f  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_u35_sr_special_2964_i_31/CO[2]
                         net (fo=6, routed)           0.384     5.770    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/MUX_3137_wire_in1
    SLICE_X39Y24         LUT4 (Prop_lut4_I0_O)        0.261     6.031 r  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_u35_sr_special_2964_i_26/O
                         net (fo=55, routed)          0.830     6.862    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_u35_sr_special_2964/S[4]
    SLICE_X41Y23         LUT4 (Prop_lut4_I0_O)        0.105     6.967 f  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_u35_sr_special_2964/Y[5]_INST_0_i_2/O
                         net (fo=9, routed)           0.850     7.817    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_u35_sr_special_2964/Y[5]_INST_0_i_2_n_0
    SLICE_X47Y23         LUT6 (Prop_lut6_I0_O)        0.105     7.922 r  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_u35_sr_special_2964/Y[4]_INST_0_i_1/O
                         net (fo=1, routed)           0.451     8.372    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_u35_sr_special_2964/Y[4]_INST_0_i_1_n_0
    SLICE_X47Y24         LUT5 (Prop_lut5_I0_O)        0.105     8.477 r  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_u35_sr_special_2964/Y[4]_INST_0/O
                         net (fo=2, routed)           0.257     8.735    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/Y[4]
    SLICE_X44Y24         LUT6 (Prop_lut6_I5_O)        0.105     8.840 r  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_adder_35_with_carry_3000_i_31/O
                         net (fo=3, routed)           0.660     9.500    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_adder_35_with_carry_3000/A[4]
    SLICE_X43Y24         LUT4 (Prop_lut4_I0_O)        0.105     9.605 r  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_adder_35_with_carry_3000/SUM[3]_INST_0_i_6/O
                         net (fo=1, routed)           0.000     9.605    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_adder_35_with_carry_3000/SUM[3]_INST_0_i_6_n_0
    SLICE_X43Y24         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.332     9.937 r  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_adder_35_with_carry_3000/SUM[3]_INST_0/CO[3]
                         net (fo=1, routed)           0.008     9.945    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_adder_35_with_carry_3000/SUM[3]_INST_0_n_0
    SLICE_X43Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    10.043 r  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_adder_35_with_carry_3000/SUM[7]_INST_0/CO[3]
                         net (fo=1, routed)           0.000    10.043    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_adder_35_with_carry_3000/SUM[7]_INST_0_n_0
    SLICE_X43Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    10.141 r  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_adder_35_with_carry_3000/SUM[11]_INST_0/CO[3]
                         net (fo=1, routed)           0.000    10.141    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_adder_35_with_carry_3000/SUM[11]_INST_0_n_0
    SLICE_X43Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    10.239 r  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_adder_35_with_carry_3000/SUM[15]_INST_0/CO[3]
                         net (fo=1, routed)           0.000    10.239    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_adder_35_with_carry_3000/SUM[15]_INST_0_n_0
    SLICE_X43Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    10.337 r  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_adder_35_with_carry_3000/SUM[19]_INST_0/CO[3]
                         net (fo=1, routed)           0.000    10.337    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_adder_35_with_carry_3000/SUM[19]_INST_0_n_0
    SLICE_X43Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    10.435 r  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_adder_35_with_carry_3000/SUM[23]_INST_0/CO[3]
                         net (fo=1, routed)           0.000    10.435    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_adder_35_with_carry_3000/SUM[23]_INST_0_n_0
    SLICE_X43Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    10.533 r  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_adder_35_with_carry_3000/SUM[27]_INST_0/CO[3]
                         net (fo=1, routed)           0.000    10.533    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_adder_35_with_carry_3000/SUM[27]_INST_0_n_0
    SLICE_X43Y31         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.260    10.793 r  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_adder_35_with_carry_3000/SUM[31]_INST_0/O[3]
                         net (fo=37, routed)          0.375    11.167    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/mantissa_added_35_3259_in[34]
    SLICE_X42Y30         LUT5 (Prop_lut5_I1_O)        0.257    11.424 f  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_i35_sll_3024_i_28/O
                         net (fo=6, routed)           0.714    12.138    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_find_leftmost_35_3020/data_path.volatile_operator_find_left_32_2566/data_path.volatile_operator_find_left_16_2522/data_path.volatile_operator_find_left_8_2490/data_path.volatile_operator_find_left_4_856/fp_4[1]
    SLICE_X40Y29         LUT4 (Prop_lut4_I3_O)        0.105    12.243 f  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_find_leftmost_35_3020/data_path.volatile_operator_find_left_32_2566/data_path.volatile_operator_find_left_16_2522/data_path.volatile_operator_find_left_8_2490/data_path.volatile_operator_find_left_4_856/found[0]_INST_0/O
                         net (fo=4, routed)           0.489    12.732    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_find_leftmost_35_3020/data_path.volatile_operator_find_left_32_2566/data_path.volatile_operator_find_left_16_2522/data_path.volatile_operator_find_left_8_2490/position[2]
    SLICE_X39Y28         LUT2 (Prop_lut2_I0_O)        0.105    12.837 f  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_find_leftmost_35_3020/data_path.volatile_operator_find_left_32_2566/data_path.volatile_operator_find_left_16_2522/data_path.volatile_operator_find_left_8_2490/found[0]_INST_0/O
                         net (fo=4, routed)           0.598    13.435    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_find_leftmost_35_3020/data_path.volatile_operator_find_left_32_2566/data_path.volatile_operator_find_left_16_2522/found_lower_2876
    SLICE_X37Y29         LUT2 (Prop_lut2_I1_O)        0.105    13.540 f  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_find_leftmost_35_3020/data_path.volatile_operator_find_left_32_2566/data_path.volatile_operator_find_left_16_2522/found[0]_INST_0/O
                         net (fo=5, routed)           0.387    13.927    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_find_leftmost_35_3020/data_path.volatile_operator_find_left_32_2566/found_lower_2915
    SLICE_X31Y30         LUT2 (Prop_lut2_I1_O)        0.105    14.032 f  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_find_leftmost_35_3020/data_path.volatile_operator_find_left_32_2566/found[0]_INST_0/O
                         net (fo=6, routed)           0.661    14.692    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_find_leftmost_35_3020/found_lower_2975
    SLICE_X35Y29         LUT4 (Prop_lut4_I1_O)        0.124    14.816 f  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_find_leftmost_35_3020/position[3]_INST_0/O
                         net (fo=8, routed)           0.623    15.439    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/position[3]
    SLICE_X36Y30         LUT5 (Prop_lut5_I0_O)        0.267    15.706 r  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.extn_result_rptr_i_63/O
                         net (fo=2, routed)           0.321    16.027    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.extn_result_rptr_i_63_n_0
    SLICE_X37Y31         LUT5 (Prop_lut5_I0_O)        0.105    16.132 f  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.extn_result_rptr_i_67/O
                         net (fo=1, routed)           0.000    16.132    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.extn_result_rptr_i_67_n_0
    SLICE_X37Y31         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.440    16.572 r  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.extn_result_rptr_i_55/CO[3]
                         net (fo=1, routed)           0.000    16.572    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.extn_result_rptr_i_55_n_0
    SLICE_X37Y32         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.132    16.704 r  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.extn_result_rptr_i_54/CO[1]
                         net (fo=12, routed)          0.556    17.260    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.extn_result_rptr_i_54_n_2
    SLICE_X35Y33         LUT2 (Prop_lut2_I0_O)        0.275    17.535 r  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.needs_norm_rptr_i_8/O
                         net (fo=1, routed)           0.000    17.535    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.needs_norm_rptr_i_8_n_0
    SLICE_X35Y33         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457    17.992 r  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.needs_norm_rptr_i_3/CO[3]
                         net (fo=3, routed)           0.539    18.530    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/result25_in
    SLICE_X33Y34         LUT6 (Prop_lut6_I4_O)        0.105    18.635 r  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.needs_norm_rptr_i_2/O
                         net (fo=46, routed)          0.727    19.362    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.needs_norm_rptr_i_2_n_0
    SLICE_X36Y33         LUT5 (Prop_lut5_I0_O)        0.105    19.467 r  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.extn_result_rptr_i_16/O
                         net (fo=1, routed)           0.000    19.467    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.extn_result_rptr/data_in[63]
    SLICE_X36Y33         FDRE                                         r  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.extn_result_rptr/genSR[1].data_regs_reg[1][63]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    N13                                               0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    U_clk_wiz_0/inst/clk_in1
    N13                  IBUF (Prop_ibuf_I_O)         1.392    21.392 r  U_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004    22.396    U_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.093    16.302 r  U_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.374    17.676    U_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    17.753 r  U_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=19456, routed)       1.402    19.155    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.extn_result_rptr/clk
    SLICE_X36Y33         FDRE                                         r  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.extn_result_rptr/genSR[1].data_regs_reg[1][63]/C
                         clock pessimism              0.408    19.563    
                         clock uncertainty           -0.084    19.479    
    SLICE_X36Y33         FDRE (Setup_fdre_C_D)        0.030    19.509    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.extn_result_rptr/genSR[1].data_regs_reg[1][63]
  -------------------------------------------------------------------
                         required time                         19.509    
                         arrival time                         -19.467    
  -------------------------------------------------------------------
                         slack                                  0.042    

Slack (MET) :             0.042ns  (required time - arrival time)
  Source:                 U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/in_buffer/NotRevisedCase.ShallowCase.ulReg/noBypass.read_data_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.extn_result_rptr/genSR[1].data_regs_reg[1][63]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0_1 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        19.869ns  (logic 6.644ns (33.440%)  route 13.225ns (66.560%))
  Logic Levels:           37  (CARRY4=12 LUT2=6 LUT3=1 LUT4=6 LUT5=6 LUT6=5 MUXF7=1)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.845ns = ( 19.155 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.401ns
    Clock Pessimism Removal (CPR):    0.408ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    N13                                               0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    U_clk_wiz_0/inst/clk_in1
    N13                  IBUF (Prop_ibuf_I_O)         1.458     1.458 r  U_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.065     2.524    U_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.957    -3.434 r  U_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.441    -1.993    U_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081    -1.912 r  U_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=19456, routed)       1.511    -0.401    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/in_buffer/NotRevisedCase.ShallowCase.ulReg/clk
    SLICE_X33Y26         FDRE                                         r  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/in_buffer/NotRevisedCase.ShallowCase.ulReg/noBypass.read_data_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y26         FDRE (Prop_fdre_C_Q)         0.348    -0.053 r  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/in_buffer/NotRevisedCase.ShallowCase.ulReg/noBypass.read_data_reg[8]/Q
                         net (fo=5, routed)           0.847     0.794    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.volatile_operator_classFp32_3264/a[8]
    SLICE_X32Y24         LUT6 (Prop_lut6_I1_O)        0.242     1.036 f  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.volatile_operator_classFp32_3264/data_path.volatile_operator_classFpBase_661_i_8/O
                         net (fo=1, routed)           0.536     1.572    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.volatile_operator_classFp32_3264/data_path.volatile_operator_classFpBase_661_i_8_n_0
    SLICE_X32Y25         LUT4 (Prop_lut4_I2_O)        0.105     1.677 f  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.volatile_operator_classFp32_3264/data_path.volatile_operator_classFpBase_661_i_3/O
                         net (fo=8, routed)           0.395     2.072    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.volatile_operator_classFp32_3264/data_path.volatile_operator_classFpBase_661/mant_a_zero[0]
    SLICE_X35Y24         LUT3 (Prop_lut3_I0_O)        0.105     2.177 r  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.volatile_operator_classFp32_3264/data_path.volatile_operator_classFpBase_661/pos_denormal[0]_INST_0/O
                         net (fo=8, routed)           0.360     2.537    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_classify_utility_2945/f1_s_class[7]
    SLICE_X37Y24         LUT2 (Prop_lut2_I0_O)        0.105     2.642 r  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_classify_utility_2945/f1_denormal[0]_INST_0/O
                         net (fo=26, routed)          0.594     3.236    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_expDiffSingle_2951/f1_denormal[0]
    SLICE_X37Y25         LUT5 (Prop_lut5_I0_O)        0.105     3.341 f  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_expDiffSingle_2951/exp_ab_s[3]_INST_0_i_4/O
                         net (fo=1, routed)           0.336     3.677    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_expDiffSingle_2951/exp_ab_s[3]_INST_0_i_4_n_0
    SLICE_X39Y26         LUT6 (Prop_lut6_I5_O)        0.105     3.782 f  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_expDiffSingle_2951/exp_ab_s[3]_INST_0_i_1/O
                         net (fo=1, routed)           0.000     3.782    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_expDiffSingle_2951/exp_ab_s[3]_INST_0_i_1_n_0
    SLICE_X39Y26         MUXF7 (Prop_muxf7_I0_O)      0.178     3.960 f  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_expDiffSingle_2951/exp_ab_s[3]_INST_0/O
                         net (fo=3, routed)           0.729     4.689    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/exp_ab_3090_in[3]
    SLICE_X39Y23         LUT2 (Prop_lut2_I0_O)        0.252     4.941 r  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_u35_sr_special_2964_i_37/O
                         net (fo=1, routed)           0.000     4.941    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_u35_sr_special_2964_i_37_n_0
    SLICE_X39Y23         CARRY4 (Prop_carry4_S[0]_CO[2])
                                                      0.446     5.387 f  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_u35_sr_special_2964_i_31/CO[2]
                         net (fo=6, routed)           0.384     5.770    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/MUX_3137_wire_in1
    SLICE_X39Y24         LUT4 (Prop_lut4_I0_O)        0.261     6.031 r  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_u35_sr_special_2964_i_26/O
                         net (fo=55, routed)          0.830     6.862    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_u35_sr_special_2964/S[4]
    SLICE_X41Y23         LUT4 (Prop_lut4_I0_O)        0.105     6.967 f  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_u35_sr_special_2964/Y[5]_INST_0_i_2/O
                         net (fo=9, routed)           0.850     7.817    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_u35_sr_special_2964/Y[5]_INST_0_i_2_n_0
    SLICE_X47Y23         LUT6 (Prop_lut6_I0_O)        0.105     7.922 r  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_u35_sr_special_2964/Y[4]_INST_0_i_1/O
                         net (fo=1, routed)           0.451     8.372    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_u35_sr_special_2964/Y[4]_INST_0_i_1_n_0
    SLICE_X47Y24         LUT5 (Prop_lut5_I0_O)        0.105     8.477 r  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_u35_sr_special_2964/Y[4]_INST_0/O
                         net (fo=2, routed)           0.257     8.735    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/Y[4]
    SLICE_X44Y24         LUT6 (Prop_lut6_I5_O)        0.105     8.840 r  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_adder_35_with_carry_3000_i_31/O
                         net (fo=3, routed)           0.660     9.500    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_adder_35_with_carry_3000/A[4]
    SLICE_X43Y24         LUT4 (Prop_lut4_I0_O)        0.105     9.605 r  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_adder_35_with_carry_3000/SUM[3]_INST_0_i_6/O
                         net (fo=1, routed)           0.000     9.605    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_adder_35_with_carry_3000/SUM[3]_INST_0_i_6_n_0
    SLICE_X43Y24         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.332     9.937 r  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_adder_35_with_carry_3000/SUM[3]_INST_0/CO[3]
                         net (fo=1, routed)           0.008     9.945    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_adder_35_with_carry_3000/SUM[3]_INST_0_n_0
    SLICE_X43Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    10.043 r  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_adder_35_with_carry_3000/SUM[7]_INST_0/CO[3]
                         net (fo=1, routed)           0.000    10.043    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_adder_35_with_carry_3000/SUM[7]_INST_0_n_0
    SLICE_X43Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    10.141 r  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_adder_35_with_carry_3000/SUM[11]_INST_0/CO[3]
                         net (fo=1, routed)           0.000    10.141    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_adder_35_with_carry_3000/SUM[11]_INST_0_n_0
    SLICE_X43Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    10.239 r  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_adder_35_with_carry_3000/SUM[15]_INST_0/CO[3]
                         net (fo=1, routed)           0.000    10.239    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_adder_35_with_carry_3000/SUM[15]_INST_0_n_0
    SLICE_X43Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    10.337 r  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_adder_35_with_carry_3000/SUM[19]_INST_0/CO[3]
                         net (fo=1, routed)           0.000    10.337    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_adder_35_with_carry_3000/SUM[19]_INST_0_n_0
    SLICE_X43Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    10.435 r  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_adder_35_with_carry_3000/SUM[23]_INST_0/CO[3]
                         net (fo=1, routed)           0.000    10.435    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_adder_35_with_carry_3000/SUM[23]_INST_0_n_0
    SLICE_X43Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    10.533 r  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_adder_35_with_carry_3000/SUM[27]_INST_0/CO[3]
                         net (fo=1, routed)           0.000    10.533    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_adder_35_with_carry_3000/SUM[27]_INST_0_n_0
    SLICE_X43Y31         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.260    10.793 r  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_adder_35_with_carry_3000/SUM[31]_INST_0/O[3]
                         net (fo=37, routed)          0.375    11.167    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/mantissa_added_35_3259_in[34]
    SLICE_X42Y30         LUT5 (Prop_lut5_I1_O)        0.257    11.424 r  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_i35_sll_3024_i_28/O
                         net (fo=6, routed)           0.714    12.138    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_find_leftmost_35_3020/data_path.volatile_operator_find_left_32_2566/data_path.volatile_operator_find_left_16_2522/data_path.volatile_operator_find_left_8_2490/data_path.volatile_operator_find_left_4_856/fp_4[1]
    SLICE_X40Y29         LUT4 (Prop_lut4_I3_O)        0.105    12.243 r  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_find_leftmost_35_3020/data_path.volatile_operator_find_left_32_2566/data_path.volatile_operator_find_left_16_2522/data_path.volatile_operator_find_left_8_2490/data_path.volatile_operator_find_left_4_856/found[0]_INST_0/O
                         net (fo=4, routed)           0.489    12.732    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_find_leftmost_35_3020/data_path.volatile_operator_find_left_32_2566/data_path.volatile_operator_find_left_16_2522/data_path.volatile_operator_find_left_8_2490/position[2]
    SLICE_X39Y28         LUT2 (Prop_lut2_I0_O)        0.105    12.837 r  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_find_leftmost_35_3020/data_path.volatile_operator_find_left_32_2566/data_path.volatile_operator_find_left_16_2522/data_path.volatile_operator_find_left_8_2490/found[0]_INST_0/O
                         net (fo=4, routed)           0.598    13.435    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_find_leftmost_35_3020/data_path.volatile_operator_find_left_32_2566/data_path.volatile_operator_find_left_16_2522/found_lower_2876
    SLICE_X37Y29         LUT2 (Prop_lut2_I1_O)        0.105    13.540 r  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_find_leftmost_35_3020/data_path.volatile_operator_find_left_32_2566/data_path.volatile_operator_find_left_16_2522/found[0]_INST_0/O
                         net (fo=5, routed)           0.387    13.927    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_find_leftmost_35_3020/data_path.volatile_operator_find_left_32_2566/found_lower_2915
    SLICE_X31Y30         LUT2 (Prop_lut2_I1_O)        0.105    14.032 r  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_find_leftmost_35_3020/data_path.volatile_operator_find_left_32_2566/found[0]_INST_0/O
                         net (fo=6, routed)           0.661    14.692    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_find_leftmost_35_3020/found_lower_2975
    SLICE_X35Y29         LUT4 (Prop_lut4_I1_O)        0.124    14.816 r  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_find_leftmost_35_3020/position[3]_INST_0/O
                         net (fo=8, routed)           0.623    15.439    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/position[3]
    SLICE_X36Y30         LUT5 (Prop_lut5_I0_O)        0.267    15.706 r  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.extn_result_rptr_i_63/O
                         net (fo=2, routed)           0.321    16.027    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.extn_result_rptr_i_63_n_0
    SLICE_X37Y31         LUT5 (Prop_lut5_I0_O)        0.105    16.132 r  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.extn_result_rptr_i_67/O
                         net (fo=1, routed)           0.000    16.132    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.extn_result_rptr_i_67_n_0
    SLICE_X37Y31         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.440    16.572 f  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.extn_result_rptr_i_55/CO[3]
                         net (fo=1, routed)           0.000    16.572    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.extn_result_rptr_i_55_n_0
    SLICE_X37Y32         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.132    16.704 r  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.extn_result_rptr_i_54/CO[1]
                         net (fo=12, routed)          0.556    17.260    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.extn_result_rptr_i_54_n_2
    SLICE_X35Y33         LUT2 (Prop_lut2_I0_O)        0.275    17.535 r  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.needs_norm_rptr_i_8/O
                         net (fo=1, routed)           0.000    17.535    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.needs_norm_rptr_i_8_n_0
    SLICE_X35Y33         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457    17.992 r  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.needs_norm_rptr_i_3/CO[3]
                         net (fo=3, routed)           0.539    18.530    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/result25_in
    SLICE_X33Y34         LUT6 (Prop_lut6_I4_O)        0.105    18.635 r  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.needs_norm_rptr_i_2/O
                         net (fo=46, routed)          0.727    19.362    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.needs_norm_rptr_i_2_n_0
    SLICE_X36Y33         LUT5 (Prop_lut5_I0_O)        0.105    19.467 r  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.extn_result_rptr_i_16/O
                         net (fo=1, routed)           0.000    19.467    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.extn_result_rptr/data_in[63]
    SLICE_X36Y33         FDRE                                         r  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.extn_result_rptr/genSR[1].data_regs_reg[1][63]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    N13                                               0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    U_clk_wiz_0/inst/clk_in1
    N13                  IBUF (Prop_ibuf_I_O)         1.392    21.392 r  U_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004    22.396    U_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.093    16.302 r  U_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.374    17.676    U_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    17.753 r  U_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=19456, routed)       1.402    19.155    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.extn_result_rptr/clk
    SLICE_X36Y33         FDRE                                         r  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.extn_result_rptr/genSR[1].data_regs_reg[1][63]/C
                         clock pessimism              0.408    19.563    
                         clock uncertainty           -0.084    19.479    
    SLICE_X36Y33         FDRE (Setup_fdre_C_D)        0.030    19.509    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.extn_result_rptr/genSR[1].data_regs_reg[1][63]
  -------------------------------------------------------------------
                         required time                         19.509    
                         arrival time                         -19.467    
  -------------------------------------------------------------------
                         slack                                  0.042    

Slack (MET) :             0.042ns  (required time - arrival time)
  Source:                 U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/in_buffer/NotRevisedCase.ShallowCase.ulReg/noBypass.read_data_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.extn_result_rptr/genSR[1].data_regs_reg[1][63]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0_1 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        19.869ns  (logic 6.644ns (33.440%)  route 13.225ns (66.560%))
  Logic Levels:           37  (CARRY4=12 LUT2=6 LUT3=1 LUT4=6 LUT5=6 LUT6=5 MUXF7=1)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.845ns = ( 19.155 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.401ns
    Clock Pessimism Removal (CPR):    0.408ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    N13                                               0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    U_clk_wiz_0/inst/clk_in1
    N13                  IBUF (Prop_ibuf_I_O)         1.458     1.458 r  U_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.065     2.524    U_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.957    -3.434 r  U_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.441    -1.993    U_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081    -1.912 r  U_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=19456, routed)       1.511    -0.401    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/in_buffer/NotRevisedCase.ShallowCase.ulReg/clk
    SLICE_X33Y26         FDRE                                         r  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/in_buffer/NotRevisedCase.ShallowCase.ulReg/noBypass.read_data_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y26         FDRE (Prop_fdre_C_Q)         0.348    -0.053 r  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/in_buffer/NotRevisedCase.ShallowCase.ulReg/noBypass.read_data_reg[8]/Q
                         net (fo=5, routed)           0.847     0.794    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.volatile_operator_classFp32_3264/a[8]
    SLICE_X32Y24         LUT6 (Prop_lut6_I1_O)        0.242     1.036 f  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.volatile_operator_classFp32_3264/data_path.volatile_operator_classFpBase_661_i_8/O
                         net (fo=1, routed)           0.536     1.572    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.volatile_operator_classFp32_3264/data_path.volatile_operator_classFpBase_661_i_8_n_0
    SLICE_X32Y25         LUT4 (Prop_lut4_I2_O)        0.105     1.677 f  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.volatile_operator_classFp32_3264/data_path.volatile_operator_classFpBase_661_i_3/O
                         net (fo=8, routed)           0.395     2.072    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.volatile_operator_classFp32_3264/data_path.volatile_operator_classFpBase_661/mant_a_zero[0]
    SLICE_X35Y24         LUT3 (Prop_lut3_I0_O)        0.105     2.177 r  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.volatile_operator_classFp32_3264/data_path.volatile_operator_classFpBase_661/pos_denormal[0]_INST_0/O
                         net (fo=8, routed)           0.360     2.537    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_classify_utility_2945/f1_s_class[7]
    SLICE_X37Y24         LUT2 (Prop_lut2_I0_O)        0.105     2.642 r  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_classify_utility_2945/f1_denormal[0]_INST_0/O
                         net (fo=26, routed)          0.594     3.236    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_expDiffSingle_2951/f1_denormal[0]
    SLICE_X37Y25         LUT5 (Prop_lut5_I0_O)        0.105     3.341 f  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_expDiffSingle_2951/exp_ab_s[3]_INST_0_i_4/O
                         net (fo=1, routed)           0.336     3.677    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_expDiffSingle_2951/exp_ab_s[3]_INST_0_i_4_n_0
    SLICE_X39Y26         LUT6 (Prop_lut6_I5_O)        0.105     3.782 f  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_expDiffSingle_2951/exp_ab_s[3]_INST_0_i_1/O
                         net (fo=1, routed)           0.000     3.782    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_expDiffSingle_2951/exp_ab_s[3]_INST_0_i_1_n_0
    SLICE_X39Y26         MUXF7 (Prop_muxf7_I0_O)      0.178     3.960 f  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_expDiffSingle_2951/exp_ab_s[3]_INST_0/O
                         net (fo=3, routed)           0.729     4.689    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/exp_ab_3090_in[3]
    SLICE_X39Y23         LUT2 (Prop_lut2_I0_O)        0.252     4.941 r  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_u35_sr_special_2964_i_37/O
                         net (fo=1, routed)           0.000     4.941    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_u35_sr_special_2964_i_37_n_0
    SLICE_X39Y23         CARRY4 (Prop_carry4_S[0]_CO[2])
                                                      0.446     5.387 f  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_u35_sr_special_2964_i_31/CO[2]
                         net (fo=6, routed)           0.384     5.770    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/MUX_3137_wire_in1
    SLICE_X39Y24         LUT4 (Prop_lut4_I0_O)        0.261     6.031 r  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_u35_sr_special_2964_i_26/O
                         net (fo=55, routed)          0.830     6.862    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_u35_sr_special_2964/S[4]
    SLICE_X41Y23         LUT4 (Prop_lut4_I0_O)        0.105     6.967 f  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_u35_sr_special_2964/Y[5]_INST_0_i_2/O
                         net (fo=9, routed)           0.850     7.817    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_u35_sr_special_2964/Y[5]_INST_0_i_2_n_0
    SLICE_X47Y23         LUT6 (Prop_lut6_I0_O)        0.105     7.922 r  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_u35_sr_special_2964/Y[4]_INST_0_i_1/O
                         net (fo=1, routed)           0.451     8.372    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_u35_sr_special_2964/Y[4]_INST_0_i_1_n_0
    SLICE_X47Y24         LUT5 (Prop_lut5_I0_O)        0.105     8.477 r  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_u35_sr_special_2964/Y[4]_INST_0/O
                         net (fo=2, routed)           0.257     8.735    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/Y[4]
    SLICE_X44Y24         LUT6 (Prop_lut6_I5_O)        0.105     8.840 r  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_adder_35_with_carry_3000_i_31/O
                         net (fo=3, routed)           0.660     9.500    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_adder_35_with_carry_3000/A[4]
    SLICE_X43Y24         LUT4 (Prop_lut4_I0_O)        0.105     9.605 r  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_adder_35_with_carry_3000/SUM[3]_INST_0_i_6/O
                         net (fo=1, routed)           0.000     9.605    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_adder_35_with_carry_3000/SUM[3]_INST_0_i_6_n_0
    SLICE_X43Y24         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.332     9.937 r  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_adder_35_with_carry_3000/SUM[3]_INST_0/CO[3]
                         net (fo=1, routed)           0.008     9.945    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_adder_35_with_carry_3000/SUM[3]_INST_0_n_0
    SLICE_X43Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    10.043 r  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_adder_35_with_carry_3000/SUM[7]_INST_0/CO[3]
                         net (fo=1, routed)           0.000    10.043    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_adder_35_with_carry_3000/SUM[7]_INST_0_n_0
    SLICE_X43Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    10.141 r  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_adder_35_with_carry_3000/SUM[11]_INST_0/CO[3]
                         net (fo=1, routed)           0.000    10.141    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_adder_35_with_carry_3000/SUM[11]_INST_0_n_0
    SLICE_X43Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    10.239 r  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_adder_35_with_carry_3000/SUM[15]_INST_0/CO[3]
                         net (fo=1, routed)           0.000    10.239    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_adder_35_with_carry_3000/SUM[15]_INST_0_n_0
    SLICE_X43Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    10.337 r  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_adder_35_with_carry_3000/SUM[19]_INST_0/CO[3]
                         net (fo=1, routed)           0.000    10.337    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_adder_35_with_carry_3000/SUM[19]_INST_0_n_0
    SLICE_X43Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    10.435 r  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_adder_35_with_carry_3000/SUM[23]_INST_0/CO[3]
                         net (fo=1, routed)           0.000    10.435    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_adder_35_with_carry_3000/SUM[23]_INST_0_n_0
    SLICE_X43Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    10.533 r  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_adder_35_with_carry_3000/SUM[27]_INST_0/CO[3]
                         net (fo=1, routed)           0.000    10.533    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_adder_35_with_carry_3000/SUM[27]_INST_0_n_0
    SLICE_X43Y31         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.260    10.793 r  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_adder_35_with_carry_3000/SUM[31]_INST_0/O[3]
                         net (fo=37, routed)          0.375    11.167    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/mantissa_added_35_3259_in[34]
    SLICE_X42Y30         LUT5 (Prop_lut5_I1_O)        0.257    11.424 f  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_i35_sll_3024_i_28/O
                         net (fo=6, routed)           0.714    12.138    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_find_leftmost_35_3020/data_path.volatile_operator_find_left_32_2566/data_path.volatile_operator_find_left_16_2522/data_path.volatile_operator_find_left_8_2490/data_path.volatile_operator_find_left_4_856/fp_4[1]
    SLICE_X40Y29         LUT4 (Prop_lut4_I3_O)        0.105    12.243 f  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_find_leftmost_35_3020/data_path.volatile_operator_find_left_32_2566/data_path.volatile_operator_find_left_16_2522/data_path.volatile_operator_find_left_8_2490/data_path.volatile_operator_find_left_4_856/found[0]_INST_0/O
                         net (fo=4, routed)           0.489    12.732    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_find_leftmost_35_3020/data_path.volatile_operator_find_left_32_2566/data_path.volatile_operator_find_left_16_2522/data_path.volatile_operator_find_left_8_2490/position[2]
    SLICE_X39Y28         LUT2 (Prop_lut2_I0_O)        0.105    12.837 f  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_find_leftmost_35_3020/data_path.volatile_operator_find_left_32_2566/data_path.volatile_operator_find_left_16_2522/data_path.volatile_operator_find_left_8_2490/found[0]_INST_0/O
                         net (fo=4, routed)           0.598    13.435    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_find_leftmost_35_3020/data_path.volatile_operator_find_left_32_2566/data_path.volatile_operator_find_left_16_2522/found_lower_2876
    SLICE_X37Y29         LUT2 (Prop_lut2_I1_O)        0.105    13.540 f  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_find_leftmost_35_3020/data_path.volatile_operator_find_left_32_2566/data_path.volatile_operator_find_left_16_2522/found[0]_INST_0/O
                         net (fo=5, routed)           0.387    13.927    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_find_leftmost_35_3020/data_path.volatile_operator_find_left_32_2566/found_lower_2915
    SLICE_X31Y30         LUT2 (Prop_lut2_I1_O)        0.105    14.032 f  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_find_leftmost_35_3020/data_path.volatile_operator_find_left_32_2566/found[0]_INST_0/O
                         net (fo=6, routed)           0.661    14.692    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_find_leftmost_35_3020/found_lower_2975
    SLICE_X35Y29         LUT4 (Prop_lut4_I1_O)        0.124    14.816 f  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_find_leftmost_35_3020/position[3]_INST_0/O
                         net (fo=8, routed)           0.623    15.439    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/position[3]
    SLICE_X36Y30         LUT5 (Prop_lut5_I0_O)        0.267    15.706 r  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.extn_result_rptr_i_63/O
                         net (fo=2, routed)           0.321    16.027    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.extn_result_rptr_i_63_n_0
    SLICE_X37Y31         LUT5 (Prop_lut5_I0_O)        0.105    16.132 r  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.extn_result_rptr_i_67/O
                         net (fo=1, routed)           0.000    16.132    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.extn_result_rptr_i_67_n_0
    SLICE_X37Y31         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.440    16.572 f  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.extn_result_rptr_i_55/CO[3]
                         net (fo=1, routed)           0.000    16.572    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.extn_result_rptr_i_55_n_0
    SLICE_X37Y32         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.132    16.704 r  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.extn_result_rptr_i_54/CO[1]
                         net (fo=12, routed)          0.556    17.260    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.extn_result_rptr_i_54_n_2
    SLICE_X35Y33         LUT2 (Prop_lut2_I0_O)        0.275    17.535 r  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.needs_norm_rptr_i_8/O
                         net (fo=1, routed)           0.000    17.535    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.needs_norm_rptr_i_8_n_0
    SLICE_X35Y33         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457    17.992 r  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.needs_norm_rptr_i_3/CO[3]
                         net (fo=3, routed)           0.539    18.530    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/result25_in
    SLICE_X33Y34         LUT6 (Prop_lut6_I4_O)        0.105    18.635 r  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.needs_norm_rptr_i_2/O
                         net (fo=46, routed)          0.727    19.362    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.needs_norm_rptr_i_2_n_0
    SLICE_X36Y33         LUT5 (Prop_lut5_I0_O)        0.105    19.467 r  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.extn_result_rptr_i_16/O
                         net (fo=1, routed)           0.000    19.467    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.extn_result_rptr/data_in[63]
    SLICE_X36Y33         FDRE                                         r  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.extn_result_rptr/genSR[1].data_regs_reg[1][63]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    N13                                               0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    U_clk_wiz_0/inst/clk_in1
    N13                  IBUF (Prop_ibuf_I_O)         1.392    21.392 r  U_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004    22.396    U_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.093    16.302 r  U_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.374    17.676    U_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    17.753 r  U_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=19456, routed)       1.402    19.155    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.extn_result_rptr/clk
    SLICE_X36Y33         FDRE                                         r  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.extn_result_rptr/genSR[1].data_regs_reg[1][63]/C
                         clock pessimism              0.408    19.563    
                         clock uncertainty           -0.084    19.479    
    SLICE_X36Y33         FDRE (Setup_fdre_C_D)        0.030    19.509    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.extn_result_rptr/genSR[1].data_regs_reg[1][63]
  -------------------------------------------------------------------
                         required time                         19.509    
                         arrival time                         -19.467    
  -------------------------------------------------------------------
                         slack                                  0.042    

Slack (MET) :             0.042ns  (required time - arrival time)
  Source:                 U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/in_buffer/NotRevisedCase.ShallowCase.ulReg/noBypass.read_data_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.extn_result_rptr/genSR[1].data_regs_reg[1][63]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0_1 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        19.869ns  (logic 6.644ns (33.440%)  route 13.225ns (66.560%))
  Logic Levels:           37  (CARRY4=12 LUT2=6 LUT3=1 LUT4=6 LUT5=6 LUT6=5 MUXF7=1)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.845ns = ( 19.155 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.401ns
    Clock Pessimism Removal (CPR):    0.408ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    N13                                               0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    U_clk_wiz_0/inst/clk_in1
    N13                  IBUF (Prop_ibuf_I_O)         1.458     1.458 r  U_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.065     2.524    U_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.957    -3.434 r  U_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.441    -1.993    U_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081    -1.912 r  U_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=19456, routed)       1.511    -0.401    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/in_buffer/NotRevisedCase.ShallowCase.ulReg/clk
    SLICE_X33Y26         FDRE                                         r  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/in_buffer/NotRevisedCase.ShallowCase.ulReg/noBypass.read_data_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y26         FDRE (Prop_fdre_C_Q)         0.348    -0.053 r  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/in_buffer/NotRevisedCase.ShallowCase.ulReg/noBypass.read_data_reg[8]/Q
                         net (fo=5, routed)           0.847     0.794    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.volatile_operator_classFp32_3264/a[8]
    SLICE_X32Y24         LUT6 (Prop_lut6_I1_O)        0.242     1.036 f  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.volatile_operator_classFp32_3264/data_path.volatile_operator_classFpBase_661_i_8/O
                         net (fo=1, routed)           0.536     1.572    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.volatile_operator_classFp32_3264/data_path.volatile_operator_classFpBase_661_i_8_n_0
    SLICE_X32Y25         LUT4 (Prop_lut4_I2_O)        0.105     1.677 f  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.volatile_operator_classFp32_3264/data_path.volatile_operator_classFpBase_661_i_3/O
                         net (fo=8, routed)           0.395     2.072    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.volatile_operator_classFp32_3264/data_path.volatile_operator_classFpBase_661/mant_a_zero[0]
    SLICE_X35Y24         LUT3 (Prop_lut3_I0_O)        0.105     2.177 r  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.volatile_operator_classFp32_3264/data_path.volatile_operator_classFpBase_661/pos_denormal[0]_INST_0/O
                         net (fo=8, routed)           0.360     2.537    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_classify_utility_2945/f1_s_class[7]
    SLICE_X37Y24         LUT2 (Prop_lut2_I0_O)        0.105     2.642 r  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_classify_utility_2945/f1_denormal[0]_INST_0/O
                         net (fo=26, routed)          0.594     3.236    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_expDiffSingle_2951/f1_denormal[0]
    SLICE_X37Y25         LUT5 (Prop_lut5_I0_O)        0.105     3.341 f  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_expDiffSingle_2951/exp_ab_s[3]_INST_0_i_4/O
                         net (fo=1, routed)           0.336     3.677    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_expDiffSingle_2951/exp_ab_s[3]_INST_0_i_4_n_0
    SLICE_X39Y26         LUT6 (Prop_lut6_I5_O)        0.105     3.782 f  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_expDiffSingle_2951/exp_ab_s[3]_INST_0_i_1/O
                         net (fo=1, routed)           0.000     3.782    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_expDiffSingle_2951/exp_ab_s[3]_INST_0_i_1_n_0
    SLICE_X39Y26         MUXF7 (Prop_muxf7_I0_O)      0.178     3.960 f  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_expDiffSingle_2951/exp_ab_s[3]_INST_0/O
                         net (fo=3, routed)           0.729     4.689    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/exp_ab_3090_in[3]
    SLICE_X39Y23         LUT2 (Prop_lut2_I0_O)        0.252     4.941 r  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_u35_sr_special_2964_i_37/O
                         net (fo=1, routed)           0.000     4.941    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_u35_sr_special_2964_i_37_n_0
    SLICE_X39Y23         CARRY4 (Prop_carry4_S[0]_CO[2])
                                                      0.446     5.387 f  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_u35_sr_special_2964_i_31/CO[2]
                         net (fo=6, routed)           0.384     5.770    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/MUX_3137_wire_in1
    SLICE_X39Y24         LUT4 (Prop_lut4_I0_O)        0.261     6.031 r  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_u35_sr_special_2964_i_26/O
                         net (fo=55, routed)          0.830     6.862    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_u35_sr_special_2964/S[4]
    SLICE_X41Y23         LUT4 (Prop_lut4_I0_O)        0.105     6.967 f  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_u35_sr_special_2964/Y[5]_INST_0_i_2/O
                         net (fo=9, routed)           0.850     7.817    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_u35_sr_special_2964/Y[5]_INST_0_i_2_n_0
    SLICE_X47Y23         LUT6 (Prop_lut6_I0_O)        0.105     7.922 r  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_u35_sr_special_2964/Y[4]_INST_0_i_1/O
                         net (fo=1, routed)           0.451     8.372    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_u35_sr_special_2964/Y[4]_INST_0_i_1_n_0
    SLICE_X47Y24         LUT5 (Prop_lut5_I0_O)        0.105     8.477 r  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_u35_sr_special_2964/Y[4]_INST_0/O
                         net (fo=2, routed)           0.257     8.735    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/Y[4]
    SLICE_X44Y24         LUT6 (Prop_lut6_I5_O)        0.105     8.840 r  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_adder_35_with_carry_3000_i_31/O
                         net (fo=3, routed)           0.660     9.500    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_adder_35_with_carry_3000/A[4]
    SLICE_X43Y24         LUT4 (Prop_lut4_I0_O)        0.105     9.605 r  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_adder_35_with_carry_3000/SUM[3]_INST_0_i_6/O
                         net (fo=1, routed)           0.000     9.605    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_adder_35_with_carry_3000/SUM[3]_INST_0_i_6_n_0
    SLICE_X43Y24         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.332     9.937 r  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_adder_35_with_carry_3000/SUM[3]_INST_0/CO[3]
                         net (fo=1, routed)           0.008     9.945    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_adder_35_with_carry_3000/SUM[3]_INST_0_n_0
    SLICE_X43Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    10.043 r  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_adder_35_with_carry_3000/SUM[7]_INST_0/CO[3]
                         net (fo=1, routed)           0.000    10.043    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_adder_35_with_carry_3000/SUM[7]_INST_0_n_0
    SLICE_X43Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    10.141 r  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_adder_35_with_carry_3000/SUM[11]_INST_0/CO[3]
                         net (fo=1, routed)           0.000    10.141    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_adder_35_with_carry_3000/SUM[11]_INST_0_n_0
    SLICE_X43Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    10.239 r  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_adder_35_with_carry_3000/SUM[15]_INST_0/CO[3]
                         net (fo=1, routed)           0.000    10.239    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_adder_35_with_carry_3000/SUM[15]_INST_0_n_0
    SLICE_X43Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    10.337 r  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_adder_35_with_carry_3000/SUM[19]_INST_0/CO[3]
                         net (fo=1, routed)           0.000    10.337    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_adder_35_with_carry_3000/SUM[19]_INST_0_n_0
    SLICE_X43Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    10.435 r  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_adder_35_with_carry_3000/SUM[23]_INST_0/CO[3]
                         net (fo=1, routed)           0.000    10.435    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_adder_35_with_carry_3000/SUM[23]_INST_0_n_0
    SLICE_X43Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    10.533 r  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_adder_35_with_carry_3000/SUM[27]_INST_0/CO[3]
                         net (fo=1, routed)           0.000    10.533    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_adder_35_with_carry_3000/SUM[27]_INST_0_n_0
    SLICE_X43Y31         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.260    10.793 r  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_adder_35_with_carry_3000/SUM[31]_INST_0/O[3]
                         net (fo=37, routed)          0.375    11.167    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/mantissa_added_35_3259_in[34]
    SLICE_X42Y30         LUT5 (Prop_lut5_I1_O)        0.257    11.424 r  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_i35_sll_3024_i_28/O
                         net (fo=6, routed)           0.714    12.138    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_find_leftmost_35_3020/data_path.volatile_operator_find_left_32_2566/data_path.volatile_operator_find_left_16_2522/data_path.volatile_operator_find_left_8_2490/data_path.volatile_operator_find_left_4_856/fp_4[1]
    SLICE_X40Y29         LUT4 (Prop_lut4_I3_O)        0.105    12.243 r  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_find_leftmost_35_3020/data_path.volatile_operator_find_left_32_2566/data_path.volatile_operator_find_left_16_2522/data_path.volatile_operator_find_left_8_2490/data_path.volatile_operator_find_left_4_856/found[0]_INST_0/O
                         net (fo=4, routed)           0.489    12.732    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_find_leftmost_35_3020/data_path.volatile_operator_find_left_32_2566/data_path.volatile_operator_find_left_16_2522/data_path.volatile_operator_find_left_8_2490/position[2]
    SLICE_X39Y28         LUT2 (Prop_lut2_I0_O)        0.105    12.837 r  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_find_leftmost_35_3020/data_path.volatile_operator_find_left_32_2566/data_path.volatile_operator_find_left_16_2522/data_path.volatile_operator_find_left_8_2490/found[0]_INST_0/O
                         net (fo=4, routed)           0.598    13.435    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_find_leftmost_35_3020/data_path.volatile_operator_find_left_32_2566/data_path.volatile_operator_find_left_16_2522/found_lower_2876
    SLICE_X37Y29         LUT2 (Prop_lut2_I1_O)        0.105    13.540 r  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_find_leftmost_35_3020/data_path.volatile_operator_find_left_32_2566/data_path.volatile_operator_find_left_16_2522/found[0]_INST_0/O
                         net (fo=5, routed)           0.387    13.927    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_find_leftmost_35_3020/data_path.volatile_operator_find_left_32_2566/found_lower_2915
    SLICE_X31Y30         LUT2 (Prop_lut2_I1_O)        0.105    14.032 r  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_find_leftmost_35_3020/data_path.volatile_operator_find_left_32_2566/found[0]_INST_0/O
                         net (fo=6, routed)           0.661    14.692    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_find_leftmost_35_3020/found_lower_2975
    SLICE_X35Y29         LUT4 (Prop_lut4_I1_O)        0.124    14.816 r  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_find_leftmost_35_3020/position[3]_INST_0/O
                         net (fo=8, routed)           0.623    15.439    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/position[3]
    SLICE_X36Y30         LUT5 (Prop_lut5_I0_O)        0.267    15.706 r  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.extn_result_rptr_i_63/O
                         net (fo=2, routed)           0.321    16.027    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.extn_result_rptr_i_63_n_0
    SLICE_X37Y31         LUT5 (Prop_lut5_I0_O)        0.105    16.132 f  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.extn_result_rptr_i_67/O
                         net (fo=1, routed)           0.000    16.132    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.extn_result_rptr_i_67_n_0
    SLICE_X37Y31         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.440    16.572 f  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.extn_result_rptr_i_55/CO[3]
                         net (fo=1, routed)           0.000    16.572    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.extn_result_rptr_i_55_n_0
    SLICE_X37Y32         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.132    16.704 r  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.extn_result_rptr_i_54/CO[1]
                         net (fo=12, routed)          0.556    17.260    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.extn_result_rptr_i_54_n_2
    SLICE_X35Y33         LUT2 (Prop_lut2_I0_O)        0.275    17.535 r  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.needs_norm_rptr_i_8/O
                         net (fo=1, routed)           0.000    17.535    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.needs_norm_rptr_i_8_n_0
    SLICE_X35Y33         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457    17.992 r  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.needs_norm_rptr_i_3/CO[3]
                         net (fo=3, routed)           0.539    18.530    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/result25_in
    SLICE_X33Y34         LUT6 (Prop_lut6_I4_O)        0.105    18.635 r  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.needs_norm_rptr_i_2/O
                         net (fo=46, routed)          0.727    19.362    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.needs_norm_rptr_i_2_n_0
    SLICE_X36Y33         LUT5 (Prop_lut5_I0_O)        0.105    19.467 r  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.extn_result_rptr_i_16/O
                         net (fo=1, routed)           0.000    19.467    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.extn_result_rptr/data_in[63]
    SLICE_X36Y33         FDRE                                         r  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.extn_result_rptr/genSR[1].data_regs_reg[1][63]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    N13                                               0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    U_clk_wiz_0/inst/clk_in1
    N13                  IBUF (Prop_ibuf_I_O)         1.392    21.392 r  U_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004    22.396    U_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.093    16.302 r  U_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.374    17.676    U_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    17.753 r  U_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=19456, routed)       1.402    19.155    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.extn_result_rptr/clk
    SLICE_X36Y33         FDRE                                         r  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.extn_result_rptr/genSR[1].data_regs_reg[1][63]/C
                         clock pessimism              0.408    19.563    
                         clock uncertainty           -0.084    19.479    
    SLICE_X36Y33         FDRE (Setup_fdre_C_D)        0.030    19.509    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.extn_result_rptr/genSR[1].data_regs_reg[1][63]
  -------------------------------------------------------------------
                         required time                         19.509    
                         arrival time                         -19.467    
  -------------------------------------------------------------------
                         slack                                  0.042    

Slack (MET) :             0.042ns  (required time - arrival time)
  Source:                 U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/in_buffer/NotRevisedCase.ShallowCase.ulReg/noBypass.read_data_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.extn_result_rptr/genSR[1].data_regs_reg[1][63]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0_1 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        19.869ns  (logic 6.644ns (33.440%)  route 13.225ns (66.560%))
  Logic Levels:           37  (CARRY4=12 LUT2=6 LUT3=1 LUT4=6 LUT5=6 LUT6=5 MUXF7=1)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.845ns = ( 19.155 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.401ns
    Clock Pessimism Removal (CPR):    0.408ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    N13                                               0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    U_clk_wiz_0/inst/clk_in1
    N13                  IBUF (Prop_ibuf_I_O)         1.458     1.458 r  U_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.065     2.524    U_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.957    -3.434 r  U_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.441    -1.993    U_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081    -1.912 r  U_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=19456, routed)       1.511    -0.401    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/in_buffer/NotRevisedCase.ShallowCase.ulReg/clk
    SLICE_X33Y26         FDRE                                         r  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/in_buffer/NotRevisedCase.ShallowCase.ulReg/noBypass.read_data_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y26         FDRE (Prop_fdre_C_Q)         0.348    -0.053 r  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/in_buffer/NotRevisedCase.ShallowCase.ulReg/noBypass.read_data_reg[8]/Q
                         net (fo=5, routed)           0.847     0.794    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.volatile_operator_classFp32_3264/a[8]
    SLICE_X32Y24         LUT6 (Prop_lut6_I1_O)        0.242     1.036 f  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.volatile_operator_classFp32_3264/data_path.volatile_operator_classFpBase_661_i_8/O
                         net (fo=1, routed)           0.536     1.572    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.volatile_operator_classFp32_3264/data_path.volatile_operator_classFpBase_661_i_8_n_0
    SLICE_X32Y25         LUT4 (Prop_lut4_I2_O)        0.105     1.677 f  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.volatile_operator_classFp32_3264/data_path.volatile_operator_classFpBase_661_i_3/O
                         net (fo=8, routed)           0.395     2.072    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.volatile_operator_classFp32_3264/data_path.volatile_operator_classFpBase_661/mant_a_zero[0]
    SLICE_X35Y24         LUT3 (Prop_lut3_I0_O)        0.105     2.177 r  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.volatile_operator_classFp32_3264/data_path.volatile_operator_classFpBase_661/pos_denormal[0]_INST_0/O
                         net (fo=8, routed)           0.360     2.537    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_classify_utility_2945/f1_s_class[7]
    SLICE_X37Y24         LUT2 (Prop_lut2_I0_O)        0.105     2.642 r  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_classify_utility_2945/f1_denormal[0]_INST_0/O
                         net (fo=26, routed)          0.594     3.236    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_expDiffSingle_2951/f1_denormal[0]
    SLICE_X37Y25         LUT5 (Prop_lut5_I0_O)        0.105     3.341 f  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_expDiffSingle_2951/exp_ab_s[3]_INST_0_i_4/O
                         net (fo=1, routed)           0.336     3.677    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_expDiffSingle_2951/exp_ab_s[3]_INST_0_i_4_n_0
    SLICE_X39Y26         LUT6 (Prop_lut6_I5_O)        0.105     3.782 f  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_expDiffSingle_2951/exp_ab_s[3]_INST_0_i_1/O
                         net (fo=1, routed)           0.000     3.782    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_expDiffSingle_2951/exp_ab_s[3]_INST_0_i_1_n_0
    SLICE_X39Y26         MUXF7 (Prop_muxf7_I0_O)      0.178     3.960 f  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_expDiffSingle_2951/exp_ab_s[3]_INST_0/O
                         net (fo=3, routed)           0.729     4.689    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/exp_ab_3090_in[3]
    SLICE_X39Y23         LUT2 (Prop_lut2_I0_O)        0.252     4.941 r  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_u35_sr_special_2964_i_37/O
                         net (fo=1, routed)           0.000     4.941    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_u35_sr_special_2964_i_37_n_0
    SLICE_X39Y23         CARRY4 (Prop_carry4_S[0]_CO[2])
                                                      0.446     5.387 f  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_u35_sr_special_2964_i_31/CO[2]
                         net (fo=6, routed)           0.384     5.770    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/MUX_3137_wire_in1
    SLICE_X39Y24         LUT4 (Prop_lut4_I0_O)        0.261     6.031 r  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_u35_sr_special_2964_i_26/O
                         net (fo=55, routed)          0.830     6.862    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_u35_sr_special_2964/S[4]
    SLICE_X41Y23         LUT4 (Prop_lut4_I0_O)        0.105     6.967 f  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_u35_sr_special_2964/Y[5]_INST_0_i_2/O
                         net (fo=9, routed)           0.850     7.817    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_u35_sr_special_2964/Y[5]_INST_0_i_2_n_0
    SLICE_X47Y23         LUT6 (Prop_lut6_I0_O)        0.105     7.922 r  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_u35_sr_special_2964/Y[4]_INST_0_i_1/O
                         net (fo=1, routed)           0.451     8.372    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_u35_sr_special_2964/Y[4]_INST_0_i_1_n_0
    SLICE_X47Y24         LUT5 (Prop_lut5_I0_O)        0.105     8.477 r  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_u35_sr_special_2964/Y[4]_INST_0/O
                         net (fo=2, routed)           0.257     8.735    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/Y[4]
    SLICE_X44Y24         LUT6 (Prop_lut6_I5_O)        0.105     8.840 r  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_adder_35_with_carry_3000_i_31/O
                         net (fo=3, routed)           0.660     9.500    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_adder_35_with_carry_3000/A[4]
    SLICE_X43Y24         LUT4 (Prop_lut4_I0_O)        0.105     9.605 r  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_adder_35_with_carry_3000/SUM[3]_INST_0_i_6/O
                         net (fo=1, routed)           0.000     9.605    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_adder_35_with_carry_3000/SUM[3]_INST_0_i_6_n_0
    SLICE_X43Y24         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.332     9.937 r  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_adder_35_with_carry_3000/SUM[3]_INST_0/CO[3]
                         net (fo=1, routed)           0.008     9.945    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_adder_35_with_carry_3000/SUM[3]_INST_0_n_0
    SLICE_X43Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    10.043 r  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_adder_35_with_carry_3000/SUM[7]_INST_0/CO[3]
                         net (fo=1, routed)           0.000    10.043    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_adder_35_with_carry_3000/SUM[7]_INST_0_n_0
    SLICE_X43Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    10.141 r  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_adder_35_with_carry_3000/SUM[11]_INST_0/CO[3]
                         net (fo=1, routed)           0.000    10.141    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_adder_35_with_carry_3000/SUM[11]_INST_0_n_0
    SLICE_X43Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    10.239 r  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_adder_35_with_carry_3000/SUM[15]_INST_0/CO[3]
                         net (fo=1, routed)           0.000    10.239    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_adder_35_with_carry_3000/SUM[15]_INST_0_n_0
    SLICE_X43Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    10.337 r  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_adder_35_with_carry_3000/SUM[19]_INST_0/CO[3]
                         net (fo=1, routed)           0.000    10.337    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_adder_35_with_carry_3000/SUM[19]_INST_0_n_0
    SLICE_X43Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    10.435 r  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_adder_35_with_carry_3000/SUM[23]_INST_0/CO[3]
                         net (fo=1, routed)           0.000    10.435    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_adder_35_with_carry_3000/SUM[23]_INST_0_n_0
    SLICE_X43Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    10.533 r  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_adder_35_with_carry_3000/SUM[27]_INST_0/CO[3]
                         net (fo=1, routed)           0.000    10.533    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_adder_35_with_carry_3000/SUM[27]_INST_0_n_0
    SLICE_X43Y31         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.260    10.793 r  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_adder_35_with_carry_3000/SUM[31]_INST_0/O[3]
                         net (fo=37, routed)          0.375    11.167    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/mantissa_added_35_3259_in[34]
    SLICE_X42Y30         LUT5 (Prop_lut5_I1_O)        0.257    11.424 f  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_i35_sll_3024_i_28/O
                         net (fo=6, routed)           0.714    12.138    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_find_leftmost_35_3020/data_path.volatile_operator_find_left_32_2566/data_path.volatile_operator_find_left_16_2522/data_path.volatile_operator_find_left_8_2490/data_path.volatile_operator_find_left_4_856/fp_4[1]
    SLICE_X40Y29         LUT4 (Prop_lut4_I3_O)        0.105    12.243 f  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_find_leftmost_35_3020/data_path.volatile_operator_find_left_32_2566/data_path.volatile_operator_find_left_16_2522/data_path.volatile_operator_find_left_8_2490/data_path.volatile_operator_find_left_4_856/found[0]_INST_0/O
                         net (fo=4, routed)           0.489    12.732    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_find_leftmost_35_3020/data_path.volatile_operator_find_left_32_2566/data_path.volatile_operator_find_left_16_2522/data_path.volatile_operator_find_left_8_2490/position[2]
    SLICE_X39Y28         LUT2 (Prop_lut2_I0_O)        0.105    12.837 f  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_find_leftmost_35_3020/data_path.volatile_operator_find_left_32_2566/data_path.volatile_operator_find_left_16_2522/data_path.volatile_operator_find_left_8_2490/found[0]_INST_0/O
                         net (fo=4, routed)           0.598    13.435    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_find_leftmost_35_3020/data_path.volatile_operator_find_left_32_2566/data_path.volatile_operator_find_left_16_2522/found_lower_2876
    SLICE_X37Y29         LUT2 (Prop_lut2_I1_O)        0.105    13.540 f  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_find_leftmost_35_3020/data_path.volatile_operator_find_left_32_2566/data_path.volatile_operator_find_left_16_2522/found[0]_INST_0/O
                         net (fo=5, routed)           0.387    13.927    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_find_leftmost_35_3020/data_path.volatile_operator_find_left_32_2566/found_lower_2915
    SLICE_X31Y30         LUT2 (Prop_lut2_I1_O)        0.105    14.032 f  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_find_leftmost_35_3020/data_path.volatile_operator_find_left_32_2566/found[0]_INST_0/O
                         net (fo=6, routed)           0.661    14.692    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_find_leftmost_35_3020/found_lower_2975
    SLICE_X35Y29         LUT4 (Prop_lut4_I1_O)        0.124    14.816 f  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_find_leftmost_35_3020/position[3]_INST_0/O
                         net (fo=8, routed)           0.623    15.439    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/position[3]
    SLICE_X36Y30         LUT5 (Prop_lut5_I0_O)        0.267    15.706 r  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.extn_result_rptr_i_63/O
                         net (fo=2, routed)           0.321    16.027    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.extn_result_rptr_i_63_n_0
    SLICE_X37Y31         LUT5 (Prop_lut5_I0_O)        0.105    16.132 f  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.extn_result_rptr_i_67/O
                         net (fo=1, routed)           0.000    16.132    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.extn_result_rptr_i_67_n_0
    SLICE_X37Y31         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.440    16.572 f  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.extn_result_rptr_i_55/CO[3]
                         net (fo=1, routed)           0.000    16.572    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.extn_result_rptr_i_55_n_0
    SLICE_X37Y32         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.132    16.704 r  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.extn_result_rptr_i_54/CO[1]
                         net (fo=12, routed)          0.556    17.260    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.extn_result_rptr_i_54_n_2
    SLICE_X35Y33         LUT2 (Prop_lut2_I0_O)        0.275    17.535 r  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.needs_norm_rptr_i_8/O
                         net (fo=1, routed)           0.000    17.535    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.needs_norm_rptr_i_8_n_0
    SLICE_X35Y33         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457    17.992 r  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.needs_norm_rptr_i_3/CO[3]
                         net (fo=3, routed)           0.539    18.530    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/result25_in
    SLICE_X33Y34         LUT6 (Prop_lut6_I4_O)        0.105    18.635 r  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.needs_norm_rptr_i_2/O
                         net (fo=46, routed)          0.727    19.362    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.needs_norm_rptr_i_2_n_0
    SLICE_X36Y33         LUT5 (Prop_lut5_I0_O)        0.105    19.467 r  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.extn_result_rptr_i_16/O
                         net (fo=1, routed)           0.000    19.467    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.extn_result_rptr/data_in[63]
    SLICE_X36Y33         FDRE                                         r  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.extn_result_rptr/genSR[1].data_regs_reg[1][63]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    N13                                               0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    U_clk_wiz_0/inst/clk_in1
    N13                  IBUF (Prop_ibuf_I_O)         1.392    21.392 r  U_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004    22.396    U_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.093    16.302 r  U_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.374    17.676    U_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    17.753 r  U_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=19456, routed)       1.402    19.155    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.extn_result_rptr/clk
    SLICE_X36Y33         FDRE                                         r  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.extn_result_rptr/genSR[1].data_regs_reg[1][63]/C
                         clock pessimism              0.408    19.563    
                         clock uncertainty           -0.084    19.479    
    SLICE_X36Y33         FDRE (Setup_fdre_C_D)        0.030    19.509    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.extn_result_rptr/genSR[1].data_regs_reg[1][63]
  -------------------------------------------------------------------
                         required time                         19.509    
                         arrival time                         -19.467    
  -------------------------------------------------------------------
                         slack                                  0.042    

Slack (MET) :             0.042ns  (required time - arrival time)
  Source:                 U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/in_buffer/NotRevisedCase.ShallowCase.ulReg/noBypass.read_data_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.extn_result_rptr/genSR[1].data_regs_reg[1][63]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0_1 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        19.869ns  (logic 6.644ns (33.440%)  route 13.225ns (66.560%))
  Logic Levels:           37  (CARRY4=12 LUT2=6 LUT3=1 LUT4=6 LUT5=6 LUT6=5 MUXF7=1)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.845ns = ( 19.155 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.401ns
    Clock Pessimism Removal (CPR):    0.408ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    N13                                               0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    U_clk_wiz_0/inst/clk_in1
    N13                  IBUF (Prop_ibuf_I_O)         1.458     1.458 r  U_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.065     2.524    U_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.957    -3.434 r  U_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.441    -1.993    U_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081    -1.912 r  U_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=19456, routed)       1.511    -0.401    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/in_buffer/NotRevisedCase.ShallowCase.ulReg/clk
    SLICE_X33Y26         FDRE                                         r  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/in_buffer/NotRevisedCase.ShallowCase.ulReg/noBypass.read_data_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y26         FDRE (Prop_fdre_C_Q)         0.348    -0.053 r  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/in_buffer/NotRevisedCase.ShallowCase.ulReg/noBypass.read_data_reg[8]/Q
                         net (fo=5, routed)           0.847     0.794    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.volatile_operator_classFp32_3264/a[8]
    SLICE_X32Y24         LUT6 (Prop_lut6_I1_O)        0.242     1.036 f  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.volatile_operator_classFp32_3264/data_path.volatile_operator_classFpBase_661_i_8/O
                         net (fo=1, routed)           0.536     1.572    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.volatile_operator_classFp32_3264/data_path.volatile_operator_classFpBase_661_i_8_n_0
    SLICE_X32Y25         LUT4 (Prop_lut4_I2_O)        0.105     1.677 f  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.volatile_operator_classFp32_3264/data_path.volatile_operator_classFpBase_661_i_3/O
                         net (fo=8, routed)           0.395     2.072    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.volatile_operator_classFp32_3264/data_path.volatile_operator_classFpBase_661/mant_a_zero[0]
    SLICE_X35Y24         LUT3 (Prop_lut3_I0_O)        0.105     2.177 r  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.volatile_operator_classFp32_3264/data_path.volatile_operator_classFpBase_661/pos_denormal[0]_INST_0/O
                         net (fo=8, routed)           0.360     2.537    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_classify_utility_2945/f1_s_class[7]
    SLICE_X37Y24         LUT2 (Prop_lut2_I0_O)        0.105     2.642 r  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_classify_utility_2945/f1_denormal[0]_INST_0/O
                         net (fo=26, routed)          0.594     3.236    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_expDiffSingle_2951/f1_denormal[0]
    SLICE_X37Y25         LUT5 (Prop_lut5_I0_O)        0.105     3.341 f  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_expDiffSingle_2951/exp_ab_s[3]_INST_0_i_4/O
                         net (fo=1, routed)           0.336     3.677    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_expDiffSingle_2951/exp_ab_s[3]_INST_0_i_4_n_0
    SLICE_X39Y26         LUT6 (Prop_lut6_I5_O)        0.105     3.782 f  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_expDiffSingle_2951/exp_ab_s[3]_INST_0_i_1/O
                         net (fo=1, routed)           0.000     3.782    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_expDiffSingle_2951/exp_ab_s[3]_INST_0_i_1_n_0
    SLICE_X39Y26         MUXF7 (Prop_muxf7_I0_O)      0.178     3.960 f  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_expDiffSingle_2951/exp_ab_s[3]_INST_0/O
                         net (fo=3, routed)           0.729     4.689    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/exp_ab_3090_in[3]
    SLICE_X39Y23         LUT2 (Prop_lut2_I0_O)        0.252     4.941 r  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_u35_sr_special_2964_i_37/O
                         net (fo=1, routed)           0.000     4.941    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_u35_sr_special_2964_i_37_n_0
    SLICE_X39Y23         CARRY4 (Prop_carry4_S[0]_CO[2])
                                                      0.446     5.387 f  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_u35_sr_special_2964_i_31/CO[2]
                         net (fo=6, routed)           0.384     5.770    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/MUX_3137_wire_in1
    SLICE_X39Y24         LUT4 (Prop_lut4_I0_O)        0.261     6.031 r  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_u35_sr_special_2964_i_26/O
                         net (fo=55, routed)          0.830     6.862    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_u35_sr_special_2964/S[4]
    SLICE_X41Y23         LUT4 (Prop_lut4_I0_O)        0.105     6.967 f  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_u35_sr_special_2964/Y[5]_INST_0_i_2/O
                         net (fo=9, routed)           0.850     7.817    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_u35_sr_special_2964/Y[5]_INST_0_i_2_n_0
    SLICE_X47Y23         LUT6 (Prop_lut6_I0_O)        0.105     7.922 r  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_u35_sr_special_2964/Y[4]_INST_0_i_1/O
                         net (fo=1, routed)           0.451     8.372    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_u35_sr_special_2964/Y[4]_INST_0_i_1_n_0
    SLICE_X47Y24         LUT5 (Prop_lut5_I0_O)        0.105     8.477 r  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_u35_sr_special_2964/Y[4]_INST_0/O
                         net (fo=2, routed)           0.257     8.735    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/Y[4]
    SLICE_X44Y24         LUT6 (Prop_lut6_I5_O)        0.105     8.840 r  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_adder_35_with_carry_3000_i_31/O
                         net (fo=3, routed)           0.660     9.500    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_adder_35_with_carry_3000/A[4]
    SLICE_X43Y24         LUT4 (Prop_lut4_I0_O)        0.105     9.605 r  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_adder_35_with_carry_3000/SUM[3]_INST_0_i_6/O
                         net (fo=1, routed)           0.000     9.605    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_adder_35_with_carry_3000/SUM[3]_INST_0_i_6_n_0
    SLICE_X43Y24         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.332     9.937 r  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_adder_35_with_carry_3000/SUM[3]_INST_0/CO[3]
                         net (fo=1, routed)           0.008     9.945    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_adder_35_with_carry_3000/SUM[3]_INST_0_n_0
    SLICE_X43Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    10.043 r  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_adder_35_with_carry_3000/SUM[7]_INST_0/CO[3]
                         net (fo=1, routed)           0.000    10.043    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_adder_35_with_carry_3000/SUM[7]_INST_0_n_0
    SLICE_X43Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    10.141 r  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_adder_35_with_carry_3000/SUM[11]_INST_0/CO[3]
                         net (fo=1, routed)           0.000    10.141    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_adder_35_with_carry_3000/SUM[11]_INST_0_n_0
    SLICE_X43Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    10.239 r  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_adder_35_with_carry_3000/SUM[15]_INST_0/CO[3]
                         net (fo=1, routed)           0.000    10.239    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_adder_35_with_carry_3000/SUM[15]_INST_0_n_0
    SLICE_X43Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    10.337 r  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_adder_35_with_carry_3000/SUM[19]_INST_0/CO[3]
                         net (fo=1, routed)           0.000    10.337    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_adder_35_with_carry_3000/SUM[19]_INST_0_n_0
    SLICE_X43Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    10.435 r  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_adder_35_with_carry_3000/SUM[23]_INST_0/CO[3]
                         net (fo=1, routed)           0.000    10.435    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_adder_35_with_carry_3000/SUM[23]_INST_0_n_0
    SLICE_X43Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    10.533 r  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_adder_35_with_carry_3000/SUM[27]_INST_0/CO[3]
                         net (fo=1, routed)           0.000    10.533    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_adder_35_with_carry_3000/SUM[27]_INST_0_n_0
    SLICE_X43Y31         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.260    10.793 r  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_adder_35_with_carry_3000/SUM[31]_INST_0/O[3]
                         net (fo=37, routed)          0.375    11.167    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/mantissa_added_35_3259_in[34]
    SLICE_X42Y30         LUT5 (Prop_lut5_I1_O)        0.257    11.424 r  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_i35_sll_3024_i_28/O
                         net (fo=6, routed)           0.714    12.138    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_find_leftmost_35_3020/data_path.volatile_operator_find_left_32_2566/data_path.volatile_operator_find_left_16_2522/data_path.volatile_operator_find_left_8_2490/data_path.volatile_operator_find_left_4_856/fp_4[1]
    SLICE_X40Y29         LUT4 (Prop_lut4_I3_O)        0.105    12.243 r  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_find_leftmost_35_3020/data_path.volatile_operator_find_left_32_2566/data_path.volatile_operator_find_left_16_2522/data_path.volatile_operator_find_left_8_2490/data_path.volatile_operator_find_left_4_856/found[0]_INST_0/O
                         net (fo=4, routed)           0.489    12.732    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_find_leftmost_35_3020/data_path.volatile_operator_find_left_32_2566/data_path.volatile_operator_find_left_16_2522/data_path.volatile_operator_find_left_8_2490/position[2]
    SLICE_X39Y28         LUT2 (Prop_lut2_I0_O)        0.105    12.837 r  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_find_leftmost_35_3020/data_path.volatile_operator_find_left_32_2566/data_path.volatile_operator_find_left_16_2522/data_path.volatile_operator_find_left_8_2490/found[0]_INST_0/O
                         net (fo=4, routed)           0.598    13.435    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_find_leftmost_35_3020/data_path.volatile_operator_find_left_32_2566/data_path.volatile_operator_find_left_16_2522/found_lower_2876
    SLICE_X37Y29         LUT2 (Prop_lut2_I1_O)        0.105    13.540 r  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_find_leftmost_35_3020/data_path.volatile_operator_find_left_32_2566/data_path.volatile_operator_find_left_16_2522/found[0]_INST_0/O
                         net (fo=5, routed)           0.387    13.927    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_find_leftmost_35_3020/data_path.volatile_operator_find_left_32_2566/found_lower_2915
    SLICE_X31Y30         LUT2 (Prop_lut2_I1_O)        0.105    14.032 r  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_find_leftmost_35_3020/data_path.volatile_operator_find_left_32_2566/found[0]_INST_0/O
                         net (fo=6, routed)           0.661    14.692    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_find_leftmost_35_3020/found_lower_2975
    SLICE_X35Y29         LUT4 (Prop_lut4_I1_O)        0.124    14.816 r  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_find_leftmost_35_3020/position[3]_INST_0/O
                         net (fo=8, routed)           0.623    15.439    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/position[3]
    SLICE_X36Y30         LUT5 (Prop_lut5_I0_O)        0.267    15.706 f  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.extn_result_rptr_i_63/O
                         net (fo=2, routed)           0.321    16.027    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.extn_result_rptr_i_63_n_0
    SLICE_X37Y31         LUT5 (Prop_lut5_I0_O)        0.105    16.132 f  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.extn_result_rptr_i_67/O
                         net (fo=1, routed)           0.000    16.132    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.extn_result_rptr_i_67_n_0
    SLICE_X37Y31         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.440    16.572 f  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.extn_result_rptr_i_55/CO[3]
                         net (fo=1, routed)           0.000    16.572    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.extn_result_rptr_i_55_n_0
    SLICE_X37Y32         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.132    16.704 r  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.extn_result_rptr_i_54/CO[1]
                         net (fo=12, routed)          0.556    17.260    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.extn_result_rptr_i_54_n_2
    SLICE_X35Y33         LUT2 (Prop_lut2_I0_O)        0.275    17.535 r  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.needs_norm_rptr_i_8/O
                         net (fo=1, routed)           0.000    17.535    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.needs_norm_rptr_i_8_n_0
    SLICE_X35Y33         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457    17.992 r  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.needs_norm_rptr_i_3/CO[3]
                         net (fo=3, routed)           0.539    18.530    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/result25_in
    SLICE_X33Y34         LUT6 (Prop_lut6_I4_O)        0.105    18.635 r  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.needs_norm_rptr_i_2/O
                         net (fo=46, routed)          0.727    19.362    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.needs_norm_rptr_i_2_n_0
    SLICE_X36Y33         LUT5 (Prop_lut5_I0_O)        0.105    19.467 r  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.extn_result_rptr_i_16/O
                         net (fo=1, routed)           0.000    19.467    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.extn_result_rptr/data_in[63]
    SLICE_X36Y33         FDRE                                         r  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.extn_result_rptr/genSR[1].data_regs_reg[1][63]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    N13                                               0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    U_clk_wiz_0/inst/clk_in1
    N13                  IBUF (Prop_ibuf_I_O)         1.392    21.392 r  U_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004    22.396    U_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.093    16.302 r  U_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.374    17.676    U_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    17.753 r  U_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=19456, routed)       1.402    19.155    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.extn_result_rptr/clk
    SLICE_X36Y33         FDRE                                         r  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.extn_result_rptr/genSR[1].data_regs_reg[1][63]/C
                         clock pessimism              0.408    19.563    
                         clock uncertainty           -0.084    19.479    
    SLICE_X36Y33         FDRE (Setup_fdre_C_D)        0.030    19.509    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.extn_result_rptr/genSR[1].data_regs_reg[1][63]
  -------------------------------------------------------------------
                         required time                         19.509    
                         arrival time                         -19.467    
  -------------------------------------------------------------------
                         slack                                  0.042    

Slack (MET) :             0.042ns  (required time - arrival time)
  Source:                 U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/in_buffer/NotRevisedCase.ShallowCase.ulReg/noBypass.read_data_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.extn_result_rptr/genSR[1].data_regs_reg[1][63]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0_1 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        19.869ns  (logic 6.644ns (33.440%)  route 13.225ns (66.560%))
  Logic Levels:           37  (CARRY4=12 LUT2=6 LUT3=1 LUT4=6 LUT5=6 LUT6=5 MUXF7=1)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.845ns = ( 19.155 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.401ns
    Clock Pessimism Removal (CPR):    0.408ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    N13                                               0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    U_clk_wiz_0/inst/clk_in1
    N13                  IBUF (Prop_ibuf_I_O)         1.458     1.458 r  U_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.065     2.524    U_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.957    -3.434 r  U_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.441    -1.993    U_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081    -1.912 r  U_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=19456, routed)       1.511    -0.401    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/in_buffer/NotRevisedCase.ShallowCase.ulReg/clk
    SLICE_X33Y26         FDRE                                         r  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/in_buffer/NotRevisedCase.ShallowCase.ulReg/noBypass.read_data_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y26         FDRE (Prop_fdre_C_Q)         0.348    -0.053 r  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/in_buffer/NotRevisedCase.ShallowCase.ulReg/noBypass.read_data_reg[8]/Q
                         net (fo=5, routed)           0.847     0.794    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.volatile_operator_classFp32_3264/a[8]
    SLICE_X32Y24         LUT6 (Prop_lut6_I1_O)        0.242     1.036 f  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.volatile_operator_classFp32_3264/data_path.volatile_operator_classFpBase_661_i_8/O
                         net (fo=1, routed)           0.536     1.572    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.volatile_operator_classFp32_3264/data_path.volatile_operator_classFpBase_661_i_8_n_0
    SLICE_X32Y25         LUT4 (Prop_lut4_I2_O)        0.105     1.677 f  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.volatile_operator_classFp32_3264/data_path.volatile_operator_classFpBase_661_i_3/O
                         net (fo=8, routed)           0.395     2.072    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.volatile_operator_classFp32_3264/data_path.volatile_operator_classFpBase_661/mant_a_zero[0]
    SLICE_X35Y24         LUT3 (Prop_lut3_I0_O)        0.105     2.177 r  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.volatile_operator_classFp32_3264/data_path.volatile_operator_classFpBase_661/pos_denormal[0]_INST_0/O
                         net (fo=8, routed)           0.360     2.537    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_classify_utility_2945/f1_s_class[7]
    SLICE_X37Y24         LUT2 (Prop_lut2_I0_O)        0.105     2.642 r  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_classify_utility_2945/f1_denormal[0]_INST_0/O
                         net (fo=26, routed)          0.594     3.236    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_expDiffSingle_2951/f1_denormal[0]
    SLICE_X37Y25         LUT5 (Prop_lut5_I0_O)        0.105     3.341 f  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_expDiffSingle_2951/exp_ab_s[3]_INST_0_i_4/O
                         net (fo=1, routed)           0.336     3.677    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_expDiffSingle_2951/exp_ab_s[3]_INST_0_i_4_n_0
    SLICE_X39Y26         LUT6 (Prop_lut6_I5_O)        0.105     3.782 f  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_expDiffSingle_2951/exp_ab_s[3]_INST_0_i_1/O
                         net (fo=1, routed)           0.000     3.782    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_expDiffSingle_2951/exp_ab_s[3]_INST_0_i_1_n_0
    SLICE_X39Y26         MUXF7 (Prop_muxf7_I0_O)      0.178     3.960 f  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_expDiffSingle_2951/exp_ab_s[3]_INST_0/O
                         net (fo=3, routed)           0.729     4.689    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/exp_ab_3090_in[3]
    SLICE_X39Y23         LUT2 (Prop_lut2_I0_O)        0.252     4.941 r  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_u35_sr_special_2964_i_37/O
                         net (fo=1, routed)           0.000     4.941    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_u35_sr_special_2964_i_37_n_0
    SLICE_X39Y23         CARRY4 (Prop_carry4_S[0]_CO[2])
                                                      0.446     5.387 f  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_u35_sr_special_2964_i_31/CO[2]
                         net (fo=6, routed)           0.384     5.770    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/MUX_3137_wire_in1
    SLICE_X39Y24         LUT4 (Prop_lut4_I0_O)        0.261     6.031 r  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_u35_sr_special_2964_i_26/O
                         net (fo=55, routed)          0.830     6.862    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_u35_sr_special_2964/S[4]
    SLICE_X41Y23         LUT4 (Prop_lut4_I0_O)        0.105     6.967 f  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_u35_sr_special_2964/Y[5]_INST_0_i_2/O
                         net (fo=9, routed)           0.850     7.817    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_u35_sr_special_2964/Y[5]_INST_0_i_2_n_0
    SLICE_X47Y23         LUT6 (Prop_lut6_I0_O)        0.105     7.922 r  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_u35_sr_special_2964/Y[4]_INST_0_i_1/O
                         net (fo=1, routed)           0.451     8.372    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_u35_sr_special_2964/Y[4]_INST_0_i_1_n_0
    SLICE_X47Y24         LUT5 (Prop_lut5_I0_O)        0.105     8.477 r  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_u35_sr_special_2964/Y[4]_INST_0/O
                         net (fo=2, routed)           0.257     8.735    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/Y[4]
    SLICE_X44Y24         LUT6 (Prop_lut6_I5_O)        0.105     8.840 r  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_adder_35_with_carry_3000_i_31/O
                         net (fo=3, routed)           0.660     9.500    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_adder_35_with_carry_3000/A[4]
    SLICE_X43Y24         LUT4 (Prop_lut4_I0_O)        0.105     9.605 r  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_adder_35_with_carry_3000/SUM[3]_INST_0_i_6/O
                         net (fo=1, routed)           0.000     9.605    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_adder_35_with_carry_3000/SUM[3]_INST_0_i_6_n_0
    SLICE_X43Y24         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.332     9.937 r  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_adder_35_with_carry_3000/SUM[3]_INST_0/CO[3]
                         net (fo=1, routed)           0.008     9.945    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_adder_35_with_carry_3000/SUM[3]_INST_0_n_0
    SLICE_X43Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    10.043 r  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_adder_35_with_carry_3000/SUM[7]_INST_0/CO[3]
                         net (fo=1, routed)           0.000    10.043    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_adder_35_with_carry_3000/SUM[7]_INST_0_n_0
    SLICE_X43Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    10.141 r  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_adder_35_with_carry_3000/SUM[11]_INST_0/CO[3]
                         net (fo=1, routed)           0.000    10.141    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_adder_35_with_carry_3000/SUM[11]_INST_0_n_0
    SLICE_X43Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    10.239 r  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_adder_35_with_carry_3000/SUM[15]_INST_0/CO[3]
                         net (fo=1, routed)           0.000    10.239    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_adder_35_with_carry_3000/SUM[15]_INST_0_n_0
    SLICE_X43Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    10.337 r  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_adder_35_with_carry_3000/SUM[19]_INST_0/CO[3]
                         net (fo=1, routed)           0.000    10.337    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_adder_35_with_carry_3000/SUM[19]_INST_0_n_0
    SLICE_X43Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    10.435 r  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_adder_35_with_carry_3000/SUM[23]_INST_0/CO[3]
                         net (fo=1, routed)           0.000    10.435    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_adder_35_with_carry_3000/SUM[23]_INST_0_n_0
    SLICE_X43Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    10.533 r  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_adder_35_with_carry_3000/SUM[27]_INST_0/CO[3]
                         net (fo=1, routed)           0.000    10.533    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_adder_35_with_carry_3000/SUM[27]_INST_0_n_0
    SLICE_X43Y31         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.260    10.793 r  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_adder_35_with_carry_3000/SUM[31]_INST_0/O[3]
                         net (fo=37, routed)          0.375    11.167    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/mantissa_added_35_3259_in[34]
    SLICE_X42Y30         LUT5 (Prop_lut5_I1_O)        0.257    11.424 f  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_i35_sll_3024_i_28/O
                         net (fo=6, routed)           0.714    12.138    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_find_leftmost_35_3020/data_path.volatile_operator_find_left_32_2566/data_path.volatile_operator_find_left_16_2522/data_path.volatile_operator_find_left_8_2490/data_path.volatile_operator_find_left_4_856/fp_4[1]
    SLICE_X40Y29         LUT4 (Prop_lut4_I3_O)        0.105    12.243 f  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_find_leftmost_35_3020/data_path.volatile_operator_find_left_32_2566/data_path.volatile_operator_find_left_16_2522/data_path.volatile_operator_find_left_8_2490/data_path.volatile_operator_find_left_4_856/found[0]_INST_0/O
                         net (fo=4, routed)           0.489    12.732    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_find_leftmost_35_3020/data_path.volatile_operator_find_left_32_2566/data_path.volatile_operator_find_left_16_2522/data_path.volatile_operator_find_left_8_2490/position[2]
    SLICE_X39Y28         LUT2 (Prop_lut2_I0_O)        0.105    12.837 f  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_find_leftmost_35_3020/data_path.volatile_operator_find_left_32_2566/data_path.volatile_operator_find_left_16_2522/data_path.volatile_operator_find_left_8_2490/found[0]_INST_0/O
                         net (fo=4, routed)           0.598    13.435    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_find_leftmost_35_3020/data_path.volatile_operator_find_left_32_2566/data_path.volatile_operator_find_left_16_2522/found_lower_2876
    SLICE_X37Y29         LUT2 (Prop_lut2_I1_O)        0.105    13.540 f  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_find_leftmost_35_3020/data_path.volatile_operator_find_left_32_2566/data_path.volatile_operator_find_left_16_2522/found[0]_INST_0/O
                         net (fo=5, routed)           0.387    13.927    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_find_leftmost_35_3020/data_path.volatile_operator_find_left_32_2566/found_lower_2915
    SLICE_X31Y30         LUT2 (Prop_lut2_I1_O)        0.105    14.032 f  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_find_leftmost_35_3020/data_path.volatile_operator_find_left_32_2566/found[0]_INST_0/O
                         net (fo=6, routed)           0.661    14.692    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_find_leftmost_35_3020/found_lower_2975
    SLICE_X35Y29         LUT4 (Prop_lut4_I1_O)        0.124    14.816 f  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.volatile_operator_find_leftmost_35_3020/position[3]_INST_0/O
                         net (fo=8, routed)           0.623    15.439    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/position[3]
    SLICE_X36Y30         LUT5 (Prop_lut5_I0_O)        0.267    15.706 f  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.extn_result_rptr_i_63/O
                         net (fo=2, routed)           0.321    16.027    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.extn_result_rptr_i_63_n_0
    SLICE_X37Y31         LUT5 (Prop_lut5_I0_O)        0.105    16.132 f  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.extn_result_rptr_i_67/O
                         net (fo=1, routed)           0.000    16.132    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.extn_result_rptr_i_67_n_0
    SLICE_X37Y31         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.440    16.572 f  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.extn_result_rptr_i_55/CO[3]
                         net (fo=1, routed)           0.000    16.572    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.extn_result_rptr_i_55_n_0
    SLICE_X37Y32         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.132    16.704 r  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.extn_result_rptr_i_54/CO[1]
                         net (fo=12, routed)          0.556    17.260    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.extn_result_rptr_i_54_n_2
    SLICE_X35Y33         LUT2 (Prop_lut2_I0_O)        0.275    17.535 r  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.needs_norm_rptr_i_8/O
                         net (fo=1, routed)           0.000    17.535    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.needs_norm_rptr_i_8_n_0
    SLICE_X35Y33         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457    17.992 r  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.needs_norm_rptr_i_3/CO[3]
                         net (fo=3, routed)           0.539    18.530    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/result25_in
    SLICE_X33Y34         LUT6 (Prop_lut6_I4_O)        0.105    18.635 r  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.needs_norm_rptr_i_2/O
                         net (fo=46, routed)          0.727    19.362    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.needs_norm_rptr_i_2_n_0
    SLICE_X36Y33         LUT5 (Prop_lut5_I0_O)        0.105    19.467 r  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.extn_result_rptr_i_16/O
                         net (fo=1, routed)           0.000    19.467    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.extn_result_rptr/data_in[63]
    SLICE_X36Y33         FDRE                                         r  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.extn_result_rptr/genSR[1].data_regs_reg[1][63]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    N13                                               0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    U_clk_wiz_0/inst/clk_in1
    N13                  IBUF (Prop_ibuf_I_O)         1.392    21.392 r  U_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004    22.396    U_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.093    16.302 r  U_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.374    17.676    U_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    17.753 r  U_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=19456, routed)       1.402    19.155    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.extn_result_rptr/clk
    SLICE_X36Y33         FDRE                                         r  U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.extn_result_rptr/genSR[1].data_regs_reg[1][63]/C
                         clock pessimism              0.408    19.563    
                         clock uncertainty           -0.084    19.479    
    SLICE_X36Y33         FDRE (Setup_fdre_C_D)        0.030    19.509    U_basys3_top/ecg_core_inst/fp32_add_for_ecg_instance/data_path.operator_fpadd32_op_3286_block.call_stmt_3720_call/core_deterministic_pipeline_operator_fpadd32_op_2571/data_path.extn_result_rptr/genSR[1].data_regs_reg[1][63]
  -------------------------------------------------------------------
                         required time                         19.509    
                         arrival time                         -19.467    
  -------------------------------------------------------------------
                         slack                                  0.042    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.052ns  (arrival time - required time)
  Source:                 U_basys3_top/ecg_core_inst/controllerDaemon_instance/data_path.applyQrsDetector_call_group_12.CallReq/RxGen[0].rxBuf/notFRR.bufPipe/Shallow.notSaveSlot.queue/qD1.RB.data_reg_reg[36]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            U_basys3_top/ecg_core_inst/applyQrsDetector_instance/in_buffer/NotRevisedCase.ShallowCase.ulReg/noBypass.read_data_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.697ns  (logic 0.398ns (14.759%)  route 2.299ns (85.241%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        2.324ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.680ns
    Source Clock Delay      (SCD):    -0.979ns
    Clock Pessimism Removal (CPR):    0.335ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    N13                                               0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    U_clk_wiz_0/inst/clk_in1
    N13                  IBUF (Prop_ibuf_I_O)         1.392     1.392 r  U_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004     2.396    U_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.093    -3.698 r  U_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.374    -2.324    U_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    -2.247 r  U_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=19456, routed)       1.268    -0.979    U_basys3_top/ecg_core_inst/controllerDaemon_instance/data_path.applyQrsDetector_call_group_12.CallReq/RxGen[0].rxBuf/notFRR.bufPipe/Shallow.notSaveSlot.queue/clk
    SLICE_X45Y95         FDRE                                         r  U_basys3_top/ecg_core_inst/controllerDaemon_instance/data_path.applyQrsDetector_call_group_12.CallReq/RxGen[0].rxBuf/notFRR.bufPipe/Shallow.notSaveSlot.queue/qD1.RB.data_reg_reg[36]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y95         FDRE (Prop_fdre_C_Q)         0.304    -0.675 r  U_basys3_top/ecg_core_inst/controllerDaemon_instance/data_path.applyQrsDetector_call_group_12.CallReq/RxGen[0].rxBuf/notFRR.bufPipe/Shallow.notSaveSlot.queue/qD1.RB.data_reg_reg[36]/Q
                         net (fo=1, routed)           2.299     1.623    U_basys3_top/ecg_core_inst/controllerDaemon_instance/data_path.applyQrsDetector_call_group_12.CallReq/read_data[36]
    SLICE_X45Y92         LUT2 (Prop_lut2_I1_O)        0.094     1.717 r  U_basys3_top/ecg_core_inst/controllerDaemon_instance/data_path.applyQrsDetector_call_group_12.CallReq/dataR[36]_INST_0/O
                         net (fo=1, routed)           0.000     1.717    U_basys3_top/ecg_core_inst/applyQrsDetector_instance/in_buffer/NotRevisedCase.ShallowCase.ulReg/write_data[4]
    SLICE_X45Y92         FDRE                                         r  U_basys3_top/ecg_core_inst/applyQrsDetector_instance/in_buffer/NotRevisedCase.ShallowCase.ulReg/noBypass.read_data_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    N13                                               0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    U_clk_wiz_0/inst/clk_in1
    N13                  IBUF (Prop_ibuf_I_O)         1.458     1.458 r  U_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.065     2.524    U_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.957    -3.434 r  U_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.441    -1.993    U_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081    -1.912 r  U_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=19456, routed)       2.134     0.221    U_basys3_top/ecg_core_inst/gcGen_1/cgInst/clock_in
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.081     0.302 r  U_basys3_top/ecg_core_inst/gcGen_1/cgInst/cgInst/O
                         net (fo=1678, routed)        1.378     1.680    U_basys3_top/ecg_core_inst/applyQrsDetector_instance/in_buffer/NotRevisedCase.ShallowCase.ulReg/clk
    SLICE_X45Y92         FDRE                                         r  U_basys3_top/ecg_core_inst/applyQrsDetector_instance/in_buffer/NotRevisedCase.ShallowCase.ulReg/noBypass.read_data_reg[4]/C
                         clock pessimism             -0.335     1.345    
                         clock uncertainty            0.084     1.429    
    SLICE_X45Y92         FDRE (Hold_fdre_C_D)         0.237     1.666    U_basys3_top/ecg_core_inst/applyQrsDetector_instance/in_buffer/NotRevisedCase.ShallowCase.ulReg/noBypass.read_data_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.666    
                         arrival time                           1.717    
  -------------------------------------------------------------------
                         slack                                  0.052    

Slack (MET) :             0.052ns  (arrival time - required time)
  Source:                 U_basys3_top/ecg_core_inst/controllerDaemon_instance/data_path.applyQrsDetector_call_group_12.CallReq/RxGen[0].rxBuf/notFRR.bufPipe/Shallow.notSaveSlot.queue/qD1.RB.data_reg_reg[36]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            U_basys3_top/ecg_core_inst/applyQrsDetector_instance/in_buffer/NotRevisedCase.ShallowCase.ulReg/noBypass.read_data_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.697ns  (logic 0.398ns (14.759%)  route 2.299ns (85.241%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        2.324ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.680ns
    Source Clock Delay      (SCD):    -0.979ns
    Clock Pessimism Removal (CPR):    0.335ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    N13                                               0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    U_clk_wiz_0/inst/clk_in1
    N13                  IBUF (Prop_ibuf_I_O)         1.392     1.392 r  U_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004     2.396    U_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.093    -3.698 r  U_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.374    -2.324    U_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    -2.247 r  U_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=19456, routed)       1.268    -0.979    U_basys3_top/ecg_core_inst/controllerDaemon_instance/data_path.applyQrsDetector_call_group_12.CallReq/RxGen[0].rxBuf/notFRR.bufPipe/Shallow.notSaveSlot.queue/clk
    SLICE_X45Y95         FDRE                                         r  U_basys3_top/ecg_core_inst/controllerDaemon_instance/data_path.applyQrsDetector_call_group_12.CallReq/RxGen[0].rxBuf/notFRR.bufPipe/Shallow.notSaveSlot.queue/qD1.RB.data_reg_reg[36]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y95         FDRE (Prop_fdre_C_Q)         0.304    -0.675 f  U_basys3_top/ecg_core_inst/controllerDaemon_instance/data_path.applyQrsDetector_call_group_12.CallReq/RxGen[0].rxBuf/notFRR.bufPipe/Shallow.notSaveSlot.queue/qD1.RB.data_reg_reg[36]/Q
                         net (fo=1, routed)           2.299     1.623    U_basys3_top/ecg_core_inst/controllerDaemon_instance/data_path.applyQrsDetector_call_group_12.CallReq/read_data[36]
    SLICE_X45Y92         LUT2 (Prop_lut2_I1_O)        0.094     1.717 f  U_basys3_top/ecg_core_inst/controllerDaemon_instance/data_path.applyQrsDetector_call_group_12.CallReq/dataR[36]_INST_0/O
                         net (fo=1, routed)           0.000     1.717    U_basys3_top/ecg_core_inst/applyQrsDetector_instance/in_buffer/NotRevisedCase.ShallowCase.ulReg/write_data[4]
    SLICE_X45Y92         FDRE                                         f  U_basys3_top/ecg_core_inst/applyQrsDetector_instance/in_buffer/NotRevisedCase.ShallowCase.ulReg/noBypass.read_data_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    N13                                               0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    U_clk_wiz_0/inst/clk_in1
    N13                  IBUF (Prop_ibuf_I_O)         1.458     1.458 r  U_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.065     2.524    U_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.957    -3.434 r  U_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.441    -1.993    U_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081    -1.912 r  U_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=19456, routed)       2.134     0.221    U_basys3_top/ecg_core_inst/gcGen_1/cgInst/clock_in
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.081     0.302 r  U_basys3_top/ecg_core_inst/gcGen_1/cgInst/cgInst/O
                         net (fo=1678, routed)        1.378     1.680    U_basys3_top/ecg_core_inst/applyQrsDetector_instance/in_buffer/NotRevisedCase.ShallowCase.ulReg/clk
    SLICE_X45Y92         FDRE                                         r  U_basys3_top/ecg_core_inst/applyQrsDetector_instance/in_buffer/NotRevisedCase.ShallowCase.ulReg/noBypass.read_data_reg[4]/C
                         clock pessimism             -0.335     1.345    
                         clock uncertainty            0.084     1.429    
    SLICE_X45Y92         FDRE (Hold_fdre_C_D)         0.237     1.666    U_basys3_top/ecg_core_inst/applyQrsDetector_instance/in_buffer/NotRevisedCase.ShallowCase.ulReg/noBypass.read_data_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.666    
                         arrival time                           1.717    
  -------------------------------------------------------------------
                         slack                                  0.052    

Slack (MET) :             0.052ns  (arrival time - required time)
  Source:                 U_basys3_top/ecg_core_inst/sendBestFitToOutput_instance/data_path.LoadGroup0.LoadComplete/odemux/bufGen[1].BufBlock.ub/NotRevisedCase.ShallowCase.ulReg/noBypass.read_data_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            U_basys3_top/ecg_core_inst/sendBestFitToOutput_instance/data_path.sendFloat_call_group_1.CallReq/RxGen[1].rxBuf/notFRR.bufPipe/Shallow.notSaveSlot.queue/qD1.RB.data_reg_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.252ns  (logic 0.141ns (55.953%)  route 0.111ns (44.047%))
  Logic Levels:           0  
  Clock Path Skew:        0.040ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.766ns
    Source Clock Delay      (SCD):    -0.530ns
    Clock Pessimism Removal (CPR):    -0.276ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    N13                                               0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    U_clk_wiz_0/inst/clk_in1
    N13                  IBUF (Prop_ibuf_I_O)         0.295     0.295 r  U_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.735    U_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.375    -1.640 r  U_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.495    -1.146    U_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.120 r  U_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=19456, routed)       0.590    -0.530    U_basys3_top/ecg_core_inst/sendBestFitToOutput_instance/data_path.LoadGroup0.LoadComplete/odemux/bufGen[1].BufBlock.ub/NotRevisedCase.ShallowCase.ulReg/clk
    SLICE_X73Y62         FDRE                                         r  U_basys3_top/ecg_core_inst/sendBestFitToOutput_instance/data_path.LoadGroup0.LoadComplete/odemux/bufGen[1].BufBlock.ub/NotRevisedCase.ShallowCase.ulReg/noBypass.read_data_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X73Y62         FDRE (Prop_fdre_C_Q)         0.141    -0.389 r  U_basys3_top/ecg_core_inst/sendBestFitToOutput_instance/data_path.LoadGroup0.LoadComplete/odemux/bufGen[1].BufBlock.ub/NotRevisedCase.ShallowCase.ulReg/noBypass.read_data_reg[22]/Q
                         net (fo=1, routed)           0.111    -0.278    U_basys3_top/ecg_core_inst/sendBestFitToOutput_instance/data_path.sendFloat_call_group_1.CallReq/RxGen[1].rxBuf/notFRR.bufPipe/Shallow.notSaveSlot.queue/data_in[22]
    SLICE_X74Y62         FDRE                                         r  U_basys3_top/ecg_core_inst/sendBestFitToOutput_instance/data_path.sendFloat_call_group_1.CallReq/RxGen[1].rxBuf/notFRR.bufPipe/Shallow.notSaveSlot.queue/qD1.RB.data_reg_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    N13                                               0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    U_clk_wiz_0/inst/clk_in1
    N13                  IBUF (Prop_ibuf_I_O)         0.483     0.483 r  U_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.963    U_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.161    -2.198 r  U_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.540    -1.658    U_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.629 r  U_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=19456, routed)       0.864    -0.766    U_basys3_top/ecg_core_inst/sendBestFitToOutput_instance/data_path.sendFloat_call_group_1.CallReq/RxGen[1].rxBuf/notFRR.bufPipe/Shallow.notSaveSlot.queue/clk
    SLICE_X74Y62         FDRE                                         r  U_basys3_top/ecg_core_inst/sendBestFitToOutput_instance/data_path.sendFloat_call_group_1.CallReq/RxGen[1].rxBuf/notFRR.bufPipe/Shallow.notSaveSlot.queue/qD1.RB.data_reg_reg[22]/C
                         clock pessimism              0.276    -0.490    
                         clock uncertainty            0.084    -0.406    
    SLICE_X74Y62         FDRE (Hold_fdre_C_D)         0.076    -0.330    U_basys3_top/ecg_core_inst/sendBestFitToOutput_instance/data_path.sendFloat_call_group_1.CallReq/RxGen[1].rxBuf/notFRR.bufPipe/Shallow.notSaveSlot.queue/qD1.RB.data_reg_reg[22]
  -------------------------------------------------------------------
                         required time                          0.330    
                         arrival time                          -0.278    
  -------------------------------------------------------------------
                         slack                                  0.052    

Slack (MET) :             0.052ns  (arrival time - required time)
  Source:                 U_basys3_top/ecg_core_inst/sendBestFitToOutput_instance/data_path.LoadGroup0.LoadComplete/odemux/bufGen[1].BufBlock.ub/NotRevisedCase.ShallowCase.ulReg/noBypass.read_data_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            U_basys3_top/ecg_core_inst/sendBestFitToOutput_instance/data_path.sendFloat_call_group_1.CallReq/RxGen[1].rxBuf/notFRR.bufPipe/Shallow.notSaveSlot.queue/qD1.RB.data_reg_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.252ns  (logic 0.141ns (55.953%)  route 0.111ns (44.047%))
  Logic Levels:           0  
  Clock Path Skew:        0.040ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.766ns
    Source Clock Delay      (SCD):    -0.530ns
    Clock Pessimism Removal (CPR):    -0.276ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    N13                                               0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    U_clk_wiz_0/inst/clk_in1
    N13                  IBUF (Prop_ibuf_I_O)         0.295     0.295 r  U_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.735    U_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.375    -1.640 r  U_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.495    -1.146    U_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.120 r  U_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=19456, routed)       0.590    -0.530    U_basys3_top/ecg_core_inst/sendBestFitToOutput_instance/data_path.LoadGroup0.LoadComplete/odemux/bufGen[1].BufBlock.ub/NotRevisedCase.ShallowCase.ulReg/clk
    SLICE_X73Y62         FDRE                                         r  U_basys3_top/ecg_core_inst/sendBestFitToOutput_instance/data_path.LoadGroup0.LoadComplete/odemux/bufGen[1].BufBlock.ub/NotRevisedCase.ShallowCase.ulReg/noBypass.read_data_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X73Y62         FDRE (Prop_fdre_C_Q)         0.141    -0.389 f  U_basys3_top/ecg_core_inst/sendBestFitToOutput_instance/data_path.LoadGroup0.LoadComplete/odemux/bufGen[1].BufBlock.ub/NotRevisedCase.ShallowCase.ulReg/noBypass.read_data_reg[22]/Q
                         net (fo=1, routed)           0.111    -0.278    U_basys3_top/ecg_core_inst/sendBestFitToOutput_instance/data_path.sendFloat_call_group_1.CallReq/RxGen[1].rxBuf/notFRR.bufPipe/Shallow.notSaveSlot.queue/data_in[22]
    SLICE_X74Y62         FDRE                                         f  U_basys3_top/ecg_core_inst/sendBestFitToOutput_instance/data_path.sendFloat_call_group_1.CallReq/RxGen[1].rxBuf/notFRR.bufPipe/Shallow.notSaveSlot.queue/qD1.RB.data_reg_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    N13                                               0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    U_clk_wiz_0/inst/clk_in1
    N13                  IBUF (Prop_ibuf_I_O)         0.483     0.483 r  U_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.963    U_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.161    -2.198 r  U_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.540    -1.658    U_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.629 r  U_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=19456, routed)       0.864    -0.766    U_basys3_top/ecg_core_inst/sendBestFitToOutput_instance/data_path.sendFloat_call_group_1.CallReq/RxGen[1].rxBuf/notFRR.bufPipe/Shallow.notSaveSlot.queue/clk
    SLICE_X74Y62         FDRE                                         r  U_basys3_top/ecg_core_inst/sendBestFitToOutput_instance/data_path.sendFloat_call_group_1.CallReq/RxGen[1].rxBuf/notFRR.bufPipe/Shallow.notSaveSlot.queue/qD1.RB.data_reg_reg[22]/C
                         clock pessimism              0.276    -0.490    
                         clock uncertainty            0.084    -0.406    
    SLICE_X74Y62         FDRE (Hold_fdre_C_D)         0.076    -0.330    U_basys3_top/ecg_core_inst/sendBestFitToOutput_instance/data_path.sendFloat_call_group_1.CallReq/RxGen[1].rxBuf/notFRR.bufPipe/Shallow.notSaveSlot.queue/qD1.RB.data_reg_reg[22]
  -------------------------------------------------------------------
                         required time                          0.330    
                         arrival time                          -0.278    
  -------------------------------------------------------------------
                         slack                                  0.052    

Slack (MET) :             0.054ns  (arrival time - required time)
  Source:                 U_basys3_top/ecg_core_inst/MemorySpace_memory_space_12/nonTrivGen.core/srr/qDGt1.NTB.Wgen[1].queue_array_reg[1][2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            U_basys3_top/ecg_core_inst/MemorySpace_memory_space_12/nonTrivGen.core/mb/memBase/ColGen[0].RowGen[0].baseMem/mem_array_reg_0/DIADI[0]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.486ns  (logic 0.209ns (43.033%)  route 0.277ns (56.967%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.052ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.761ns
    Source Clock Delay      (SCD):    -0.558ns
    Clock Pessimism Removal (CPR):    -0.255ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    N13                                               0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    U_clk_wiz_0/inst/clk_in1
    N13                  IBUF (Prop_ibuf_I_O)         0.295     0.295 r  U_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.735    U_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.375    -1.640 r  U_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.495    -1.146    U_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.120 r  U_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=19456, routed)       0.562    -0.558    U_basys3_top/ecg_core_inst/MemorySpace_memory_space_12/nonTrivGen.core/srr/clk
    SLICE_X62Y110        FDRE                                         r  U_basys3_top/ecg_core_inst/MemorySpace_memory_space_12/nonTrivGen.core/srr/qDGt1.NTB.Wgen[1].queue_array_reg[1][2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y110        FDRE (Prop_fdre_C_Q)         0.164    -0.394 r  U_basys3_top/ecg_core_inst/MemorySpace_memory_space_12/nonTrivGen.core/srr/qDGt1.NTB.Wgen[1].queue_array_reg[1][2]/Q
                         net (fo=1, routed)           0.081    -0.312    U_basys3_top/ecg_core_inst/MemorySpace_memory_space_12/nonTrivGen.core/srr/qDGt1.NTB.Wgen[1].queue_array_reg[1][2]
    SLICE_X63Y110        LUT3 (Prop_lut3_I0_O)        0.045    -0.267 r  U_basys3_top/ecg_core_inst/MemorySpace_memory_space_12/nonTrivGen.core/srr/data_out[2]_INST_0/O
                         net (fo=1, routed)           0.195    -0.072    U_basys3_top/ecg_core_inst/MemorySpace_memory_space_12/nonTrivGen.core/mb/memBase/ColGen[0].RowGen[0].baseMem/datain[0]
    RAMB36_X1Y22         RAMB36E1                                     r  U_basys3_top/ecg_core_inst/MemorySpace_memory_space_12/nonTrivGen.core/mb/memBase/ColGen[0].RowGen[0].baseMem/mem_array_reg_0/DIADI[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    N13                                               0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    U_clk_wiz_0/inst/clk_in1
    N13                  IBUF (Prop_ibuf_I_O)         0.483     0.483 r  U_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.963    U_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.161    -2.198 r  U_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.540    -1.658    U_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.629 r  U_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=19456, routed)       0.868    -0.761    U_basys3_top/ecg_core_inst/MemorySpace_memory_space_12/nonTrivGen.core/mb/memBase/ColGen[0].RowGen[0].baseMem/clk
    RAMB36_X1Y22         RAMB36E1                                     r  U_basys3_top/ecg_core_inst/MemorySpace_memory_space_12/nonTrivGen.core/mb/memBase/ColGen[0].RowGen[0].baseMem/mem_array_reg_0/CLKARDCLK
                         clock pessimism              0.255    -0.506    
                         clock uncertainty            0.084    -0.423    
    RAMB36_X1Y22         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[0])
                                                      0.296    -0.127    U_basys3_top/ecg_core_inst/MemorySpace_memory_space_12/nonTrivGen.core/mb/memBase/ColGen[0].RowGen[0].baseMem/mem_array_reg_0
  -------------------------------------------------------------------
                         required time                          0.127    
                         arrival time                          -0.072    
  -------------------------------------------------------------------
                         slack                                  0.054    

Slack (MET) :             0.054ns  (arrival time - required time)
  Source:                 U_basys3_top/ecg_core_inst/MemorySpace_memory_space_12/nonTrivGen.core/srr/qDGt1.NTB.Wgen[1].queue_array_reg[1][2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            U_basys3_top/ecg_core_inst/MemorySpace_memory_space_12/nonTrivGen.core/mb/memBase/ColGen[0].RowGen[0].baseMem/mem_array_reg_0/DIADI[0]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.486ns  (logic 0.209ns (43.033%)  route 0.277ns (56.967%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.052ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.761ns
    Source Clock Delay      (SCD):    -0.558ns
    Clock Pessimism Removal (CPR):    -0.255ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    N13                                               0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    U_clk_wiz_0/inst/clk_in1
    N13                  IBUF (Prop_ibuf_I_O)         0.295     0.295 r  U_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.735    U_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.375    -1.640 r  U_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.495    -1.146    U_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.120 r  U_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=19456, routed)       0.562    -0.558    U_basys3_top/ecg_core_inst/MemorySpace_memory_space_12/nonTrivGen.core/srr/clk
    SLICE_X62Y110        FDRE                                         r  U_basys3_top/ecg_core_inst/MemorySpace_memory_space_12/nonTrivGen.core/srr/qDGt1.NTB.Wgen[1].queue_array_reg[1][2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y110        FDRE (Prop_fdre_C_Q)         0.164    -0.394 f  U_basys3_top/ecg_core_inst/MemorySpace_memory_space_12/nonTrivGen.core/srr/qDGt1.NTB.Wgen[1].queue_array_reg[1][2]/Q
                         net (fo=1, routed)           0.081    -0.312    U_basys3_top/ecg_core_inst/MemorySpace_memory_space_12/nonTrivGen.core/srr/qDGt1.NTB.Wgen[1].queue_array_reg[1][2]
    SLICE_X63Y110        LUT3 (Prop_lut3_I0_O)        0.045    -0.267 f  U_basys3_top/ecg_core_inst/MemorySpace_memory_space_12/nonTrivGen.core/srr/data_out[2]_INST_0/O
                         net (fo=1, routed)           0.195    -0.072    U_basys3_top/ecg_core_inst/MemorySpace_memory_space_12/nonTrivGen.core/mb/memBase/ColGen[0].RowGen[0].baseMem/datain[0]
    RAMB36_X1Y22         RAMB36E1                                     f  U_basys3_top/ecg_core_inst/MemorySpace_memory_space_12/nonTrivGen.core/mb/memBase/ColGen[0].RowGen[0].baseMem/mem_array_reg_0/DIADI[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    N13                                               0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    U_clk_wiz_0/inst/clk_in1
    N13                  IBUF (Prop_ibuf_I_O)         0.483     0.483 r  U_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.963    U_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.161    -2.198 r  U_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.540    -1.658    U_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.629 r  U_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=19456, routed)       0.868    -0.761    U_basys3_top/ecg_core_inst/MemorySpace_memory_space_12/nonTrivGen.core/mb/memBase/ColGen[0].RowGen[0].baseMem/clk
    RAMB36_X1Y22         RAMB36E1                                     r  U_basys3_top/ecg_core_inst/MemorySpace_memory_space_12/nonTrivGen.core/mb/memBase/ColGen[0].RowGen[0].baseMem/mem_array_reg_0/CLKARDCLK
                         clock pessimism              0.255    -0.506    
                         clock uncertainty            0.084    -0.423    
    RAMB36_X1Y22         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[0])
                                                      0.296    -0.127    U_basys3_top/ecg_core_inst/MemorySpace_memory_space_12/nonTrivGen.core/mb/memBase/ColGen[0].RowGen[0].baseMem/mem_array_reg_0
  -------------------------------------------------------------------
                         required time                          0.127    
                         arrival time                          -0.072    
  -------------------------------------------------------------------
                         slack                                  0.054    

Slack (MET) :             0.056ns  (arrival time - required time)
  Source:                 U_basys3_top/ecg_core_inst/computeMSE_instance/data_path.type_cast_8197_inst_block.type_cast_8197_inst/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/noBypass.read_data_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            U_basys3_top/ecg_core_inst/computeMSE_instance/data_path.type_cast_8236_inst_block.type_cast_8236_inst/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/noBypass.read_data_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.272ns  (logic 0.186ns (68.270%)  route 0.086ns (31.730%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.679ns
    Source Clock Delay      (SCD):    -0.445ns
    Clock Pessimism Removal (CPR):    -0.246ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    N13                                               0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    U_clk_wiz_0/inst/clk_in1
    N13                  IBUF (Prop_ibuf_I_O)         0.295     0.295 r  U_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.735    U_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.375    -1.640 r  U_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.495    -1.146    U_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.120 r  U_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=19456, routed)       0.030    -1.090    U_basys3_top/ecg_core_inst/gcGen_2/cgInst/clock_in
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.064 r  U_basys3_top/ecg_core_inst/gcGen_2/cgInst/cgInst/O
                         net (fo=3447, routed)        0.618    -0.445    U_basys3_top/ecg_core_inst/computeMSE_instance/data_path.type_cast_8197_inst_block.type_cast_8197_inst/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/clk
    SLICE_X55Y22         FDRE                                         r  U_basys3_top/ecg_core_inst/computeMSE_instance/data_path.type_cast_8197_inst_block.type_cast_8197_inst/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/noBypass.read_data_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y22         FDRE (Prop_fdre_C_Q)         0.141    -0.304 r  U_basys3_top/ecg_core_inst/computeMSE_instance/data_path.type_cast_8197_inst_block.type_cast_8197_inst/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/noBypass.read_data_reg[10]/Q
                         net (fo=1, routed)           0.086    -0.218    U_basys3_top/ecg_core_inst/computeMSE_instance/data_path.phi_stmt_8192.phi/idata[10]
    SLICE_X54Y22         LUT4 (Prop_lut4_I2_O)        0.045    -0.173 r  U_basys3_top/ecg_core_inst/computeMSE_instance/data_path.phi_stmt_8192.phi/odata[10]_INST_0/O
                         net (fo=1, routed)           0.000    -0.173    U_basys3_top/ecg_core_inst/computeMSE_instance/data_path.type_cast_8236_inst_block.type_cast_8236_inst/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/write_data[10]
    SLICE_X54Y22         FDRE                                         r  U_basys3_top/ecg_core_inst/computeMSE_instance/data_path.type_cast_8236_inst_block.type_cast_8236_inst/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/noBypass.read_data_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    N13                                               0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    U_clk_wiz_0/inst/clk_in1
    N13                  IBUF (Prop_ibuf_I_O)         0.483     0.483 r  U_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.963    U_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.161    -2.198 r  U_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.540    -1.658    U_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.629 r  U_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=19456, routed)       0.033    -1.596    U_basys3_top/ecg_core_inst/gcGen_2/cgInst/clock_in
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.567 r  U_basys3_top/ecg_core_inst/gcGen_2/cgInst/cgInst/O
                         net (fo=3447, routed)        0.889    -0.679    U_basys3_top/ecg_core_inst/computeMSE_instance/data_path.type_cast_8236_inst_block.type_cast_8236_inst/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/clk
    SLICE_X54Y22         FDRE                                         r  U_basys3_top/ecg_core_inst/computeMSE_instance/data_path.type_cast_8236_inst_block.type_cast_8236_inst/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/noBypass.read_data_reg[10]/C
                         clock pessimism              0.246    -0.432    
                         clock uncertainty            0.084    -0.349    
    SLICE_X54Y22         FDRE (Hold_fdre_C_D)         0.120    -0.229    U_basys3_top/ecg_core_inst/computeMSE_instance/data_path.type_cast_8236_inst_block.type_cast_8236_inst/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/noBypass.read_data_reg[10]
  -------------------------------------------------------------------
                         required time                          0.229    
                         arrival time                          -0.173    
  -------------------------------------------------------------------
                         slack                                  0.056    

Slack (MET) :             0.056ns  (arrival time - required time)
  Source:                 U_basys3_top/ecg_core_inst/computeMSE_instance/data_path.type_cast_8197_inst_block.type_cast_8197_inst/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/noBypass.read_data_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            U_basys3_top/ecg_core_inst/computeMSE_instance/data_path.type_cast_8236_inst_block.type_cast_8236_inst/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/noBypass.read_data_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.272ns  (logic 0.186ns (68.270%)  route 0.086ns (31.730%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.679ns
    Source Clock Delay      (SCD):    -0.445ns
    Clock Pessimism Removal (CPR):    -0.246ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    N13                                               0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    U_clk_wiz_0/inst/clk_in1
    N13                  IBUF (Prop_ibuf_I_O)         0.295     0.295 r  U_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.735    U_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.375    -1.640 r  U_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.495    -1.146    U_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.120 r  U_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=19456, routed)       0.030    -1.090    U_basys3_top/ecg_core_inst/gcGen_2/cgInst/clock_in
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.064 r  U_basys3_top/ecg_core_inst/gcGen_2/cgInst/cgInst/O
                         net (fo=3447, routed)        0.618    -0.445    U_basys3_top/ecg_core_inst/computeMSE_instance/data_path.type_cast_8197_inst_block.type_cast_8197_inst/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/clk
    SLICE_X55Y22         FDRE                                         r  U_basys3_top/ecg_core_inst/computeMSE_instance/data_path.type_cast_8197_inst_block.type_cast_8197_inst/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/noBypass.read_data_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y22         FDRE (Prop_fdre_C_Q)         0.141    -0.304 f  U_basys3_top/ecg_core_inst/computeMSE_instance/data_path.type_cast_8197_inst_block.type_cast_8197_inst/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/noBypass.read_data_reg[10]/Q
                         net (fo=1, routed)           0.086    -0.218    U_basys3_top/ecg_core_inst/computeMSE_instance/data_path.phi_stmt_8192.phi/idata[10]
    SLICE_X54Y22         LUT4 (Prop_lut4_I2_O)        0.045    -0.173 f  U_basys3_top/ecg_core_inst/computeMSE_instance/data_path.phi_stmt_8192.phi/odata[10]_INST_0/O
                         net (fo=1, routed)           0.000    -0.173    U_basys3_top/ecg_core_inst/computeMSE_instance/data_path.type_cast_8236_inst_block.type_cast_8236_inst/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/write_data[10]
    SLICE_X54Y22         FDRE                                         f  U_basys3_top/ecg_core_inst/computeMSE_instance/data_path.type_cast_8236_inst_block.type_cast_8236_inst/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/noBypass.read_data_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    N13                                               0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    U_clk_wiz_0/inst/clk_in1
    N13                  IBUF (Prop_ibuf_I_O)         0.483     0.483 r  U_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.963    U_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.161    -2.198 r  U_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.540    -1.658    U_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.629 r  U_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=19456, routed)       0.033    -1.596    U_basys3_top/ecg_core_inst/gcGen_2/cgInst/clock_in
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.567 r  U_basys3_top/ecg_core_inst/gcGen_2/cgInst/cgInst/O
                         net (fo=3447, routed)        0.889    -0.679    U_basys3_top/ecg_core_inst/computeMSE_instance/data_path.type_cast_8236_inst_block.type_cast_8236_inst/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/clk
    SLICE_X54Y22         FDRE                                         r  U_basys3_top/ecg_core_inst/computeMSE_instance/data_path.type_cast_8236_inst_block.type_cast_8236_inst/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/noBypass.read_data_reg[10]/C
                         clock pessimism              0.246    -0.432    
                         clock uncertainty            0.084    -0.349    
    SLICE_X54Y22         FDRE (Hold_fdre_C_D)         0.120    -0.229    U_basys3_top/ecg_core_inst/computeMSE_instance/data_path.type_cast_8236_inst_block.type_cast_8236_inst/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/noBypass.read_data_reg[10]
  -------------------------------------------------------------------
                         required time                          0.229    
                         arrival time                          -0.173    
  -------------------------------------------------------------------
                         slack                                  0.056    

Slack (MET) :             0.056ns  (arrival time - required time)
  Source:                 U_basys3_top/ecg_core_inst/MemorySpace_memory_space_20/nonTrivGen.core/mb/read_data_base_reg_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            U_basys3_top/ecg_core_inst/beatDaemon_instance/data_path.LoadGroup0.LoadComplete/odemux/bufGen[0].BufBlock.ub/NotRevisedCase.ShallowCase.ulReg/noBypass.read_data_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.272ns  (logic 0.186ns (68.270%)  route 0.086ns (31.730%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.799ns
    Source Clock Delay      (SCD):    -0.559ns
    Clock Pessimism Removal (CPR):    -0.253ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    N13                                               0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    U_clk_wiz_0/inst/clk_in1
    N13                  IBUF (Prop_ibuf_I_O)         0.295     0.295 r  U_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.735    U_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.375    -1.640 r  U_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.495    -1.146    U_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.120 r  U_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=19456, routed)       0.561    -0.559    U_basys3_top/ecg_core_inst/MemorySpace_memory_space_20/nonTrivGen.core/mb/clk
    SLICE_X55Y90         FDRE                                         r  U_basys3_top/ecg_core_inst/MemorySpace_memory_space_20/nonTrivGen.core/mb/read_data_base_reg_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y90         FDRE (Prop_fdre_C_Q)         0.141    -0.418 r  U_basys3_top/ecg_core_inst/MemorySpace_memory_space_20/nonTrivGen.core/mb/read_data_base_reg_reg[11]/Q
                         net (fo=1, routed)           0.086    -0.332    U_basys3_top/ecg_core_inst/MemorySpace_memory_space_20/nonTrivGen.core/mb/read_data_base_reg[11]
    SLICE_X54Y90         LUT3 (Prop_lut3_I1_O)        0.045    -0.287 r  U_basys3_top/ecg_core_inst/MemorySpace_memory_space_20/nonTrivGen.core/mb/read_data[11]_INST_0/O
                         net (fo=1, routed)           0.000    -0.287    U_basys3_top/ecg_core_inst/beatDaemon_instance/data_path.LoadGroup0.LoadComplete/odemux/bufGen[0].BufBlock.ub/NotRevisedCase.ShallowCase.ulReg/write_data[11]
    SLICE_X54Y90         FDRE                                         r  U_basys3_top/ecg_core_inst/beatDaemon_instance/data_path.LoadGroup0.LoadComplete/odemux/bufGen[0].BufBlock.ub/NotRevisedCase.ShallowCase.ulReg/noBypass.read_data_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    N13                                               0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    U_clk_wiz_0/inst/clk_in1
    N13                  IBUF (Prop_ibuf_I_O)         0.483     0.483 r  U_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.963    U_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.161    -2.198 r  U_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.540    -1.658    U_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.629 r  U_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=19456, routed)       0.831    -0.799    U_basys3_top/ecg_core_inst/beatDaemon_instance/data_path.LoadGroup0.LoadComplete/odemux/bufGen[0].BufBlock.ub/NotRevisedCase.ShallowCase.ulReg/clk
    SLICE_X54Y90         FDRE                                         r  U_basys3_top/ecg_core_inst/beatDaemon_instance/data_path.LoadGroup0.LoadComplete/odemux/bufGen[0].BufBlock.ub/NotRevisedCase.ShallowCase.ulReg/noBypass.read_data_reg[11]/C
                         clock pessimism              0.253    -0.546    
                         clock uncertainty            0.084    -0.462    
    SLICE_X54Y90         FDRE (Hold_fdre_C_D)         0.120    -0.342    U_basys3_top/ecg_core_inst/beatDaemon_instance/data_path.LoadGroup0.LoadComplete/odemux/bufGen[0].BufBlock.ub/NotRevisedCase.ShallowCase.ulReg/noBypass.read_data_reg[11]
  -------------------------------------------------------------------
                         required time                          0.342    
                         arrival time                          -0.287    
  -------------------------------------------------------------------
                         slack                                  0.056    

Slack (MET) :             0.056ns  (arrival time - required time)
  Source:                 U_basys3_top/ecg_core_inst/MemorySpace_memory_space_20/nonTrivGen.core/mb/read_data_base_reg_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            U_basys3_top/ecg_core_inst/beatDaemon_instance/data_path.LoadGroup0.LoadComplete/odemux/bufGen[0].BufBlock.ub/NotRevisedCase.ShallowCase.ulReg/noBypass.read_data_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.272ns  (logic 0.186ns (68.270%)  route 0.086ns (31.730%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.799ns
    Source Clock Delay      (SCD):    -0.559ns
    Clock Pessimism Removal (CPR):    -0.253ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    N13                                               0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    U_clk_wiz_0/inst/clk_in1
    N13                  IBUF (Prop_ibuf_I_O)         0.295     0.295 r  U_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.735    U_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.375    -1.640 r  U_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.495    -1.146    U_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.120 r  U_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=19456, routed)       0.561    -0.559    U_basys3_top/ecg_core_inst/MemorySpace_memory_space_20/nonTrivGen.core/mb/clk
    SLICE_X55Y90         FDRE                                         r  U_basys3_top/ecg_core_inst/MemorySpace_memory_space_20/nonTrivGen.core/mb/read_data_base_reg_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y90         FDRE (Prop_fdre_C_Q)         0.141    -0.418 f  U_basys3_top/ecg_core_inst/MemorySpace_memory_space_20/nonTrivGen.core/mb/read_data_base_reg_reg[11]/Q
                         net (fo=1, routed)           0.086    -0.332    U_basys3_top/ecg_core_inst/MemorySpace_memory_space_20/nonTrivGen.core/mb/read_data_base_reg[11]
    SLICE_X54Y90         LUT3 (Prop_lut3_I1_O)        0.045    -0.287 f  U_basys3_top/ecg_core_inst/MemorySpace_memory_space_20/nonTrivGen.core/mb/read_data[11]_INST_0/O
                         net (fo=1, routed)           0.000    -0.287    U_basys3_top/ecg_core_inst/beatDaemon_instance/data_path.LoadGroup0.LoadComplete/odemux/bufGen[0].BufBlock.ub/NotRevisedCase.ShallowCase.ulReg/write_data[11]
    SLICE_X54Y90         FDRE                                         f  U_basys3_top/ecg_core_inst/beatDaemon_instance/data_path.LoadGroup0.LoadComplete/odemux/bufGen[0].BufBlock.ub/NotRevisedCase.ShallowCase.ulReg/noBypass.read_data_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    N13                                               0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    U_clk_wiz_0/inst/clk_in1
    N13                  IBUF (Prop_ibuf_I_O)         0.483     0.483 r  U_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.963    U_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.161    -2.198 r  U_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.540    -1.658    U_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.629 r  U_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=19456, routed)       0.831    -0.799    U_basys3_top/ecg_core_inst/beatDaemon_instance/data_path.LoadGroup0.LoadComplete/odemux/bufGen[0].BufBlock.ub/NotRevisedCase.ShallowCase.ulReg/clk
    SLICE_X54Y90         FDRE                                         r  U_basys3_top/ecg_core_inst/beatDaemon_instance/data_path.LoadGroup0.LoadComplete/odemux/bufGen[0].BufBlock.ub/NotRevisedCase.ShallowCase.ulReg/noBypass.read_data_reg[11]/C
                         clock pessimism              0.253    -0.546    
                         clock uncertainty            0.084    -0.462    
    SLICE_X54Y90         FDRE (Hold_fdre_C_D)         0.120    -0.342    U_basys3_top/ecg_core_inst/beatDaemon_instance/data_path.LoadGroup0.LoadComplete/odemux/bufGen[0].BufBlock.ub/NotRevisedCase.ShallowCase.ulReg/noBypass.read_data_reg[11]
  -------------------------------------------------------------------
                         required time                          0.342    
                         arrival time                          -0.287    
  -------------------------------------------------------------------
                         slack                                  0.056    





---------------------------------------------------------------------------------------------------
From Clock:  usb_clk
  To Clock:  clk_out1_clk_wiz_0_1

Setup :            0  Failing Endpoints,  Worst Slack        3.370ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        2.349ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.370ns  (required time - arrival time)
  Source:                 U_usb_reg_fe/reg_datao_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by usb_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_basys3_top/btnC_registered_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0_1 rise@20.000ns - usb_clk rise@10.000ns)
  Data Path Delay:        0.976ns  (logic 0.484ns (49.583%)  route 0.492ns (50.417%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -5.546ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.005ns = ( 18.995 - 20.000 ) 
    Source Clock Delay      (SCD):    4.541ns = ( 14.541 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock usb_clk rise edge)   10.000    10.000 r  
    F5                                                0.000    10.000 r  usb_clk (IN)
                         net (fo=0)                   0.000    10.000    usb_clk
    F5                   IBUF (Prop_ibuf_I_O)         1.392    11.392 r  clkibuf/O
                         net (fo=1, routed)           1.717    13.109    usb_clk_bufg
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081    13.190 r  clkbuf/O
                         net (fo=8, routed)           1.351    14.541    U_usb_reg_fe/usb_clk
    SLICE_X49Y133        FDRE                                         r  U_usb_reg_fe/reg_datao_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y133        FDRE (Prop_fdre_C_Q)         0.379    14.920 f  U_usb_reg_fe/reg_datao_reg[0]/Q
                         net (fo=1, routed)           0.492    15.412    write_data[0]
    SLICE_X50Y133        LUT1 (Prop_lut1_I0_O)        0.105    15.517 r  U_basys3_top_i_1/O
                         net (fo=1, routed)           0.000    15.517    U_basys3_top/btnC
    SLICE_X50Y133        FDRE                                         r  U_basys3_top/btnC_registered_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    N13                                               0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    U_clk_wiz_0/inst/clk_in1
    N13                  IBUF (Prop_ibuf_I_O)         1.392    21.392 r  U_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004    22.396    U_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.093    16.302 r  U_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.374    17.676    U_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    17.753 r  U_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=19456, routed)       1.242    18.995    U_basys3_top/CLK50MHZ
    SLICE_X50Y133        FDRE                                         r  U_basys3_top/btnC_registered_reg/C
                         clock pessimism              0.000    18.995    
                         clock uncertainty           -0.180    18.815    
    SLICE_X50Y133        FDRE (Setup_fdre_C_D)        0.072    18.887    U_basys3_top/btnC_registered_reg
  -------------------------------------------------------------------
                         required time                         18.887    
                         arrival time                         -15.517    
  -------------------------------------------------------------------
                         slack                                  3.370    

Slack (MET) :             3.370ns  (required time - arrival time)
  Source:                 U_usb_reg_fe/reg_datao_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by usb_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_basys3_top/btnC_registered_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0_1 rise@20.000ns - usb_clk rise@10.000ns)
  Data Path Delay:        0.976ns  (logic 0.484ns (49.583%)  route 0.492ns (50.417%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -5.546ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.005ns = ( 18.995 - 20.000 ) 
    Source Clock Delay      (SCD):    4.541ns = ( 14.541 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock usb_clk rise edge)   10.000    10.000 r  
    F5                                                0.000    10.000 r  usb_clk (IN)
                         net (fo=0)                   0.000    10.000    usb_clk
    F5                   IBUF (Prop_ibuf_I_O)         1.392    11.392 r  clkibuf/O
                         net (fo=1, routed)           1.717    13.109    usb_clk_bufg
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081    13.190 r  clkbuf/O
                         net (fo=8, routed)           1.351    14.541    U_usb_reg_fe/usb_clk
    SLICE_X49Y133        FDRE                                         r  U_usb_reg_fe/reg_datao_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y133        FDRE (Prop_fdre_C_Q)         0.379    14.920 r  U_usb_reg_fe/reg_datao_reg[0]/Q
                         net (fo=1, routed)           0.492    15.412    write_data[0]
    SLICE_X50Y133        LUT1 (Prop_lut1_I0_O)        0.105    15.517 f  U_basys3_top_i_1/O
                         net (fo=1, routed)           0.000    15.517    U_basys3_top/btnC
    SLICE_X50Y133        FDRE                                         f  U_basys3_top/btnC_registered_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    N13                                               0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    U_clk_wiz_0/inst/clk_in1
    N13                  IBUF (Prop_ibuf_I_O)         1.392    21.392 r  U_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004    22.396    U_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.093    16.302 r  U_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.374    17.676    U_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    17.753 r  U_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=19456, routed)       1.242    18.995    U_basys3_top/CLK50MHZ
    SLICE_X50Y133        FDRE                                         r  U_basys3_top/btnC_registered_reg/C
                         clock pessimism              0.000    18.995    
                         clock uncertainty           -0.180    18.815    
    SLICE_X50Y133        FDRE (Setup_fdre_C_D)        0.072    18.887    U_basys3_top/btnC_registered_reg
  -------------------------------------------------------------------
                         required time                         18.887    
                         arrival time                         -15.517    
  -------------------------------------------------------------------
                         slack                                  3.370    

Slack (MET) :             6.849ns  (required time - arrival time)
  Source:                 U_usb_reg_fe/reg_datao_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by usb_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_basys3_top/btnC_registered_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Fast Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0_1 rise@20.000ns - usb_clk rise@10.000ns)
  Data Path Delay:        0.473ns  (logic 0.231ns (48.822%)  route 0.242ns (51.178%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -2.532ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.564ns = ( 19.436 - 20.000 ) 
    Source Clock Delay      (SCD):    1.968ns = ( 11.968 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock usb_clk rise edge)   10.000    10.000 r  
    F5                                                0.000    10.000 r  usb_clk (IN)
                         net (fo=0)                   0.000    10.000    usb_clk
    F5                   IBUF (Prop_ibuf_I_O)         0.417    10.417 r  clkibuf/O
                         net (fo=1, routed)           0.699    11.115    usb_clk_bufg
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    11.144 r  clkbuf/O
                         net (fo=8, routed)           0.824    11.968    U_usb_reg_fe/usb_clk
    SLICE_X49Y133        FDRE                                         r  U_usb_reg_fe/reg_datao_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y133        FDRE (Prop_fdre_C_Q)         0.175    12.143 f  U_usb_reg_fe/reg_datao_reg[0]/Q
                         net (fo=1, routed)           0.242    12.385    write_data[0]
    SLICE_X50Y133        LUT1 (Prop_lut1_I0_O)        0.056    12.441 r  U_basys3_top_i_1/O
                         net (fo=1, routed)           0.000    12.441    U_basys3_top/btnC
    SLICE_X50Y133        FDRE                                         r  U_basys3_top/btnC_registered_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    N13                                               0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    U_clk_wiz_0/inst/clk_in1
    N13                  IBUF (Prop_ibuf_I_O)         0.295    20.295 r  U_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    20.735    U_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.375    18.360 r  U_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.495    18.854    U_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    18.880 r  U_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=19456, routed)       0.556    19.436    U_basys3_top/CLK50MHZ
    SLICE_X50Y133        FDRE                                         r  U_basys3_top/btnC_registered_reg/C
                         clock pessimism              0.000    19.436    
                         clock uncertainty           -0.180    19.256    
    SLICE_X50Y133        FDRE (Setup_fdre_C_D)        0.034    19.290    U_basys3_top/btnC_registered_reg
  -------------------------------------------------------------------
                         required time                         19.290    
                         arrival time                         -12.441    
  -------------------------------------------------------------------
                         slack                                  6.849    

Slack (MET) :             6.849ns  (required time - arrival time)
  Source:                 U_usb_reg_fe/reg_datao_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by usb_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_basys3_top/btnC_registered_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Fast Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0_1 rise@20.000ns - usb_clk rise@10.000ns)
  Data Path Delay:        0.473ns  (logic 0.231ns (48.822%)  route 0.242ns (51.178%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -2.532ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.564ns = ( 19.436 - 20.000 ) 
    Source Clock Delay      (SCD):    1.968ns = ( 11.968 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock usb_clk rise edge)   10.000    10.000 r  
    F5                                                0.000    10.000 r  usb_clk (IN)
                         net (fo=0)                   0.000    10.000    usb_clk
    F5                   IBUF (Prop_ibuf_I_O)         0.417    10.417 r  clkibuf/O
                         net (fo=1, routed)           0.699    11.115    usb_clk_bufg
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    11.144 r  clkbuf/O
                         net (fo=8, routed)           0.824    11.968    U_usb_reg_fe/usb_clk
    SLICE_X49Y133        FDRE                                         r  U_usb_reg_fe/reg_datao_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y133        FDRE (Prop_fdre_C_Q)         0.175    12.143 r  U_usb_reg_fe/reg_datao_reg[0]/Q
                         net (fo=1, routed)           0.242    12.385    write_data[0]
    SLICE_X50Y133        LUT1 (Prop_lut1_I0_O)        0.056    12.441 f  U_basys3_top_i_1/O
                         net (fo=1, routed)           0.000    12.441    U_basys3_top/btnC
    SLICE_X50Y133        FDRE                                         f  U_basys3_top/btnC_registered_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    N13                                               0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    U_clk_wiz_0/inst/clk_in1
    N13                  IBUF (Prop_ibuf_I_O)         0.295    20.295 r  U_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    20.735    U_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.375    18.360 r  U_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.495    18.854    U_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    18.880 r  U_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=19456, routed)       0.556    19.436    U_basys3_top/CLK50MHZ
    SLICE_X50Y133        FDRE                                         r  U_basys3_top/btnC_registered_reg/C
                         clock pessimism              0.000    19.436    
                         clock uncertainty           -0.180    19.256    
    SLICE_X50Y133        FDRE (Setup_fdre_C_D)        0.034    19.290    U_basys3_top/btnC_registered_reg
  -------------------------------------------------------------------
                         required time                         19.290    
                         arrival time                         -12.441    
  -------------------------------------------------------------------
                         slack                                  6.849    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.349ns  (arrival time - required time)
  Source:                 U_usb_reg_fe/reg_datao_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by usb_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_basys3_top/btnC_registered_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - usb_clk rise@0.000ns)
  Data Path Delay:        0.389ns  (logic 0.186ns (47.797%)  route 0.203ns (52.203%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -2.260ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.806ns
    Source Clock Delay      (SCD):    1.454ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock usb_clk rise edge)    0.000     0.000 r  
    F5                                                0.000     0.000 r  usb_clk (IN)
                         net (fo=0)                   0.000     0.000    usb_clk
    F5                   IBUF (Prop_ibuf_I_O)         0.229     0.229 r  clkibuf/O
                         net (fo=1, routed)           0.644     0.873    usb_clk_bufg
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.899 r  clkbuf/O
                         net (fo=8, routed)           0.555     1.454    U_usb_reg_fe/usb_clk
    SLICE_X49Y133        FDRE                                         r  U_usb_reg_fe/reg_datao_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y133        FDRE (Prop_fdre_C_Q)         0.141     1.595 f  U_usb_reg_fe/reg_datao_reg[0]/Q
                         net (fo=1, routed)           0.203     1.798    write_data[0]
    SLICE_X50Y133        LUT1 (Prop_lut1_I0_O)        0.045     1.843 r  U_basys3_top_i_1/O
                         net (fo=1, routed)           0.000     1.843    U_basys3_top/btnC
    SLICE_X50Y133        FDRE                                         r  U_basys3_top/btnC_registered_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    N13                                               0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    U_clk_wiz_0/inst/clk_in1
    N13                  IBUF (Prop_ibuf_I_O)         0.483     0.483 r  U_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.963    U_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.161    -2.198 r  U_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.540    -1.658    U_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.629 r  U_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=19456, routed)       0.824    -0.806    U_basys3_top/CLK50MHZ
    SLICE_X50Y133        FDRE                                         r  U_basys3_top/btnC_registered_reg/C
                         clock pessimism              0.000    -0.806    
                         clock uncertainty            0.180    -0.626    
    SLICE_X50Y133        FDRE (Hold_fdre_C_D)         0.120    -0.506    U_basys3_top/btnC_registered_reg
  -------------------------------------------------------------------
                         required time                          0.506    
                         arrival time                           1.843    
  -------------------------------------------------------------------
                         slack                                  2.349    

Slack (MET) :             2.349ns  (arrival time - required time)
  Source:                 U_usb_reg_fe/reg_datao_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by usb_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_basys3_top/btnC_registered_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - usb_clk rise@0.000ns)
  Data Path Delay:        0.389ns  (logic 0.186ns (47.797%)  route 0.203ns (52.203%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -2.260ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.806ns
    Source Clock Delay      (SCD):    1.454ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock usb_clk rise edge)    0.000     0.000 r  
    F5                                                0.000     0.000 r  usb_clk (IN)
                         net (fo=0)                   0.000     0.000    usb_clk
    F5                   IBUF (Prop_ibuf_I_O)         0.229     0.229 r  clkibuf/O
                         net (fo=1, routed)           0.644     0.873    usb_clk_bufg
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.899 r  clkbuf/O
                         net (fo=8, routed)           0.555     1.454    U_usb_reg_fe/usb_clk
    SLICE_X49Y133        FDRE                                         r  U_usb_reg_fe/reg_datao_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y133        FDRE (Prop_fdre_C_Q)         0.141     1.595 r  U_usb_reg_fe/reg_datao_reg[0]/Q
                         net (fo=1, routed)           0.203     1.798    write_data[0]
    SLICE_X50Y133        LUT1 (Prop_lut1_I0_O)        0.045     1.843 f  U_basys3_top_i_1/O
                         net (fo=1, routed)           0.000     1.843    U_basys3_top/btnC
    SLICE_X50Y133        FDRE                                         f  U_basys3_top/btnC_registered_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    N13                                               0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    U_clk_wiz_0/inst/clk_in1
    N13                  IBUF (Prop_ibuf_I_O)         0.483     0.483 r  U_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.963    U_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.161    -2.198 r  U_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.540    -1.658    U_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.629 r  U_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=19456, routed)       0.824    -0.806    U_basys3_top/CLK50MHZ
    SLICE_X50Y133        FDRE                                         r  U_basys3_top/btnC_registered_reg/C
                         clock pessimism              0.000    -0.806    
                         clock uncertainty            0.180    -0.626    
    SLICE_X50Y133        FDRE (Hold_fdre_C_D)         0.120    -0.506    U_basys3_top/btnC_registered_reg
  -------------------------------------------------------------------
                         required time                          0.506    
                         arrival time                           1.843    
  -------------------------------------------------------------------
                         slack                                  2.349    

Slack (MET) :             5.178ns  (arrival time - required time)
  Source:                 U_usb_reg_fe/reg_datao_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by usb_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_basys3_top/btnC_registered_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - usb_clk rise@0.000ns)
  Data Path Delay:        0.795ns  (logic 0.388ns (48.796%)  route 0.407ns (51.204%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -4.835ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.561ns
    Source Clock Delay      (SCD):    4.274ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock usb_clk rise edge)    0.000     0.000 r  
    F5                                                0.000     0.000 r  usb_clk (IN)
                         net (fo=0)                   0.000     0.000    usb_clk
    F5                   IBUF (Prop_ibuf_I_O)         1.326     1.326 r  clkibuf/O
                         net (fo=1, routed)           1.628     2.954    usb_clk_bufg
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077     3.031 r  clkbuf/O
                         net (fo=8, routed)           1.242     4.274    U_usb_reg_fe/usb_clk
    SLICE_X49Y133        FDRE                                         r  U_usb_reg_fe/reg_datao_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y133        FDRE (Prop_fdre_C_Q)         0.304     4.578 f  U_usb_reg_fe/reg_datao_reg[0]/Q
                         net (fo=1, routed)           0.407     4.985    write_data[0]
    SLICE_X50Y133        LUT1 (Prop_lut1_I0_O)        0.084     5.069 r  U_basys3_top_i_1/O
                         net (fo=1, routed)           0.000     5.069    U_basys3_top/btnC
    SLICE_X50Y133        FDRE                                         r  U_basys3_top/btnC_registered_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    N13                                               0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    U_clk_wiz_0/inst/clk_in1
    N13                  IBUF (Prop_ibuf_I_O)         1.458     1.458 r  U_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.065     2.524    U_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.957    -3.434 r  U_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.441    -1.993    U_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081    -1.912 r  U_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=19456, routed)       1.351    -0.561    U_basys3_top/CLK50MHZ
    SLICE_X50Y133        FDRE                                         r  U_basys3_top/btnC_registered_reg/C
                         clock pessimism              0.000    -0.561    
                         clock uncertainty            0.180    -0.381    
    SLICE_X50Y133        FDRE (Hold_fdre_C_D)         0.271    -0.110    U_basys3_top/btnC_registered_reg
  -------------------------------------------------------------------
                         required time                          0.110    
                         arrival time                           5.069    
  -------------------------------------------------------------------
                         slack                                  5.178    

Slack (MET) :             5.178ns  (arrival time - required time)
  Source:                 U_usb_reg_fe/reg_datao_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by usb_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_basys3_top/btnC_registered_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - usb_clk rise@0.000ns)
  Data Path Delay:        0.795ns  (logic 0.388ns (48.796%)  route 0.407ns (51.204%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -4.835ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.561ns
    Source Clock Delay      (SCD):    4.274ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock usb_clk rise edge)    0.000     0.000 r  
    F5                                                0.000     0.000 r  usb_clk (IN)
                         net (fo=0)                   0.000     0.000    usb_clk
    F5                   IBUF (Prop_ibuf_I_O)         1.326     1.326 r  clkibuf/O
                         net (fo=1, routed)           1.628     2.954    usb_clk_bufg
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077     3.031 r  clkbuf/O
                         net (fo=8, routed)           1.242     4.274    U_usb_reg_fe/usb_clk
    SLICE_X49Y133        FDRE                                         r  U_usb_reg_fe/reg_datao_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y133        FDRE (Prop_fdre_C_Q)         0.304     4.578 r  U_usb_reg_fe/reg_datao_reg[0]/Q
                         net (fo=1, routed)           0.407     4.985    write_data[0]
    SLICE_X50Y133        LUT1 (Prop_lut1_I0_O)        0.084     5.069 f  U_basys3_top_i_1/O
                         net (fo=1, routed)           0.000     5.069    U_basys3_top/btnC
    SLICE_X50Y133        FDRE                                         f  U_basys3_top/btnC_registered_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    N13                                               0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    U_clk_wiz_0/inst/clk_in1
    N13                  IBUF (Prop_ibuf_I_O)         1.458     1.458 r  U_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.065     2.524    U_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.957    -3.434 r  U_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.441    -1.993    U_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081    -1.912 r  U_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=19456, routed)       1.351    -0.561    U_basys3_top/CLK50MHZ
    SLICE_X50Y133        FDRE                                         r  U_basys3_top/btnC_registered_reg/C
                         clock pessimism              0.000    -0.561    
                         clock uncertainty            0.180    -0.381    
    SLICE_X50Y133        FDRE (Hold_fdre_C_D)         0.271    -0.110    U_basys3_top/btnC_registered_reg
  -------------------------------------------------------------------
                         required time                          0.110    
                         arrival time                           5.069    
  -------------------------------------------------------------------
                         slack                                  5.178    





