Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.1 (lin64) Build 3526262 Mon Apr 18 15:47:01 MDT 2022
| Date         : Thu Nov  9 02:55:13 2023
| Host         : ubuntu2004 running 64-bit Ubuntu 20.04.4 LTS
| Command      : report_timing_summary -delay_type min_max -report_unconstrained -check_timing_verbose -max_paths 10 -input_pins -routable_nets -name timing_1 -file /home/ubuntu/course-lab_4-2/vivado/timing_report.txt
| Design       : user_proj_example
| Device       : 7z020-clg400
| Speed File   : -1  PRODUCTION 1.12 2019-11-22
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

No report available as report_methodology has not been run prior. Run report_methodology on the current design for the summary of methodology violations.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (67)
6. checking no_output_delay (33)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (67)
-------------------------------
 There are 67 input ports with no input delay specified. (HIGH)

wb_rst_i
wbs_adr_i[0]
wbs_adr_i[10]
wbs_adr_i[11]
wbs_adr_i[12]
wbs_adr_i[13]
wbs_adr_i[14]
wbs_adr_i[15]
wbs_adr_i[16]
wbs_adr_i[17]
wbs_adr_i[18]
wbs_adr_i[19]
wbs_adr_i[1]
wbs_adr_i[20]
wbs_adr_i[21]
wbs_adr_i[22]
wbs_adr_i[23]
wbs_adr_i[24]
wbs_adr_i[25]
wbs_adr_i[26]
wbs_adr_i[27]
wbs_adr_i[28]
wbs_adr_i[29]
wbs_adr_i[2]
wbs_adr_i[30]
wbs_adr_i[31]
wbs_adr_i[3]
wbs_adr_i[4]
wbs_adr_i[5]
wbs_adr_i[6]
wbs_adr_i[7]
wbs_adr_i[8]
wbs_adr_i[9]
wbs_cyc_i
wbs_dat_i[0]
wbs_dat_i[10]
wbs_dat_i[11]
wbs_dat_i[12]
wbs_dat_i[13]
wbs_dat_i[14]
wbs_dat_i[15]
wbs_dat_i[16]
wbs_dat_i[17]
wbs_dat_i[18]
wbs_dat_i[19]
wbs_dat_i[1]
wbs_dat_i[20]
wbs_dat_i[21]
wbs_dat_i[22]
wbs_dat_i[23]
wbs_dat_i[24]
wbs_dat_i[25]
wbs_dat_i[26]
wbs_dat_i[27]
wbs_dat_i[28]
wbs_dat_i[29]
wbs_dat_i[2]
wbs_dat_i[30]
wbs_dat_i[31]
wbs_dat_i[3]
wbs_dat_i[4]
wbs_dat_i[5]
wbs_dat_i[6]
wbs_dat_i[7]
wbs_dat_i[8]
wbs_dat_i[9]
wbs_we_i

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (33)
--------------------------------
 There are 33 ports with no output delay specified. (HIGH)

wbs_ack_o
wbs_dat_o[0]
wbs_dat_o[10]
wbs_dat_o[11]
wbs_dat_o[12]
wbs_dat_o[13]
wbs_dat_o[14]
wbs_dat_o[15]
wbs_dat_o[16]
wbs_dat_o[17]
wbs_dat_o[18]
wbs_dat_o[19]
wbs_dat_o[1]
wbs_dat_o[20]
wbs_dat_o[21]
wbs_dat_o[22]
wbs_dat_o[23]
wbs_dat_o[24]
wbs_dat_o[25]
wbs_dat_o[26]
wbs_dat_o[27]
wbs_dat_o[28]
wbs_dat_o[29]
wbs_dat_o[2]
wbs_dat_o[30]
wbs_dat_o[31]
wbs_dat_o[3]
wbs_dat_o[4]
wbs_dat_o[5]
wbs_dat_o[6]
wbs_dat_o[7]
wbs_dat_o[8]
wbs_dat_o[9]

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.331        0.000                      0                 1091        0.082        0.000                      0                 1091        3.750        0.000                       0                   466  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock     Waveform(ns)       Period(ns)      Frequency(MHz)
-----     ------------       ----------      --------------
wb_clk_i  {0.000 5.000}      12.000          83.333          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
wb_clk_i            0.331        0.000                      0                 1091        0.082        0.000                      0                 1091        3.750        0.000                       0                   466  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    
(none)        wb_clk_i                    
(none)                      wb_clk_i      


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  wb_clk_i
  To Clock:  wb_clk_i

Setup :            0  Failing Endpoints,  Worst Slack        0.331ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.082ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.750ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.331ns  (required time - arrival time)
  Source:                 U1/fir_DUT/an32Coef_reg[16]/C
                            (rising edge-triggered cell FDCE clocked by wb_clk_i  {rise@0.000ns fall@5.000ns period=12.000ns})
  Destination:            U1/fir_DUT/n32Acc_reg[31]/D
                            (rising edge-triggered cell FDCE clocked by wb_clk_i  {rise@0.000ns fall@5.000ns period=12.000ns})
  Path Group:             wb_clk_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.000ns  (wb_clk_i rise@12.000ns - wb_clk_i rise@0.000ns)
  Data Path Delay:        11.532ns  (logic 8.633ns (74.858%)  route 2.899ns (25.142%))
  Logic Levels:           10  (CARRY4=5 DSP48E1=2 LUT2=2 LUT4=1)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.128ns = ( 14.128 - 12.000 ) 
    Source Clock Delay      (SCD):    2.456ns
    Clock Pessimism Removal (CPR):    0.184ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock wb_clk_i rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  wb_clk_i (IN)
                         net (fo=0)                   0.000     0.000    wb_clk_i
                                                                      r  wb_clk_i_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  wb_clk_i_IBUF_inst/O
                         net (fo=1, unplaced)         0.800     1.771    wb_clk_i_IBUF
                                                                      r  wb_clk_i_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.101     1.872 r  wb_clk_i_IBUF_BUFG_inst/O
                         net (fo=465, unplaced)       0.584     2.456    U1/fir_DUT/wb_clk_i_IBUF_BUFG
                         FDCE                                         r  U1/fir_DUT/an32Coef_reg[16]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.478     2.934 r  U1/fir_DUT/an32Coef_reg[16]/Q
                         net (fo=1, unplaced)         0.800     3.734    U1/fir_DUT/an32Coef[16]
                                                                      r  U1/fir_DUT/n32Acc1__0/A[16]
                         DSP48E1 (Prop_dsp48e1_A[16]_PCOUT[47])
                                                      4.211     7.945 r  U1/fir_DUT/n32Acc1__0/PCOUT[47]
                         net (fo=1, unplaced)         0.055     8.000    U1/fir_DUT/n32Acc1__0_n_106
                                                                      r  U1/fir_DUT/n32Acc1__1/PCIN[47]
                         DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518     9.518 r  U1/fir_DUT/n32Acc1__1/P[0]
                         net (fo=2, unplaced)         0.800    10.318    U1/fir_DUT/n32Acc1__1_n_105
                                                                      r  U1/fir_DUT/n32Acc1_carry_i_3/I0
                         LUT2 (Prop_lut2_I0_O)        0.124    10.442 r  U1/fir_DUT/n32Acc1_carry_i_3/O
                         net (fo=1, unplaced)         0.000    10.442    U1/fir_DUT/n32Acc1_carry_i_3_n_0
                                                                      r  U1/fir_DUT/n32Acc1_carry/S[1]
                         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    10.975 r  U1/fir_DUT/n32Acc1_carry/CO[3]
                         net (fo=1, unplaced)         0.009    10.984    U1/fir_DUT/n32Acc1_carry_n_0
                                                                      r  U1/fir_DUT/n32Acc1_carry__0/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.101 r  U1/fir_DUT/n32Acc1_carry__0/CO[3]
                         net (fo=1, unplaced)         0.000    11.101    U1/fir_DUT/n32Acc1_carry__0_n_0
                                                                      r  U1/fir_DUT/n32Acc1_carry__1/CI
                         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.331    11.432 r  U1/fir_DUT/n32Acc1_carry__1/O[3]
                         net (fo=1, unplaced)         0.618    12.050    U1/fir_DUT/n32Acc1_carry__1_n_4
                                                                      r  U1/fir_DUT/n32Acc0_carry__5_i_1/I1
                         LUT2 (Prop_lut2_I1_O)        0.307    12.357 r  U1/fir_DUT/n32Acc0_carry__5_i_1/O
                         net (fo=1, unplaced)         0.000    12.357    U1/fir_DUT/n32Acc0_carry__5_i_1_n_0
                                                                      r  U1/fir_DUT/n32Acc0_carry__5/S[3]
                         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    12.733 r  U1/fir_DUT/n32Acc0_carry__5/CO[3]
                         net (fo=1, unplaced)         0.000    12.733    U1/fir_DUT/n32Acc0_carry__5_n_0
                                                                      r  U1/fir_DUT/n32Acc0_carry__6/CI
                         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.331    13.064 r  U1/fir_DUT/n32Acc0_carry__6/O[3]
                         net (fo=1, unplaced)         0.618    13.682    U1/fir_DUT/n32Acc0[31]
                                                                      r  U1/fir_DUT/n32Acc[31]_i_2/I0
                         LUT4 (Prop_lut4_I0_O)        0.307    13.989 r  U1/fir_DUT/n32Acc[31]_i_2/O
                         net (fo=1, unplaced)         0.000    13.989    U1/fir_DUT/n32Acc[31]_i_2_n_0
                         FDCE                                         r  U1/fir_DUT/n32Acc_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock wb_clk_i rise edge)
                                                     12.000    12.000 r  
                                                      0.000    12.000 r  wb_clk_i (IN)
                         net (fo=0)                   0.000    12.000    wb_clk_i
                                                                      r  wb_clk_i_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838    12.838 r  wb_clk_i_IBUF_inst/O
                         net (fo=1, unplaced)         0.760    13.598    wb_clk_i_IBUF
                                                                      r  wb_clk_i_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091    13.689 r  wb_clk_i_IBUF_BUFG_inst/O
                         net (fo=465, unplaced)       0.439    14.128    U1/fir_DUT/wb_clk_i_IBUF_BUFG
                         FDCE                                         r  U1/fir_DUT/n32Acc_reg[31]/C
                         clock pessimism              0.184    14.311    
                         clock uncertainty           -0.035    14.276    
                         FDCE (Setup_fdce_C_D)        0.044    14.320    U1/fir_DUT/n32Acc_reg[31]
  -------------------------------------------------------------------
                         required time                         14.320    
                         arrival time                         -13.989    
  -------------------------------------------------------------------
                         slack                                  0.331    

Slack (MET) :             0.448ns  (required time - arrival time)
  Source:                 U1/fir_DUT/an32Coef_reg[16]/C
                            (rising edge-triggered cell FDCE clocked by wb_clk_i  {rise@0.000ns fall@5.000ns period=12.000ns})
  Destination:            U1/fir_DUT/n32Acc_reg[27]/D
                            (rising edge-triggered cell FDCE clocked by wb_clk_i  {rise@0.000ns fall@5.000ns period=12.000ns})
  Path Group:             wb_clk_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.000ns  (wb_clk_i rise@12.000ns - wb_clk_i rise@0.000ns)
  Data Path Delay:        11.415ns  (logic 8.516ns (74.601%)  route 2.899ns (25.399%))
  Logic Levels:           9  (CARRY4=4 DSP48E1=2 LUT2=2 LUT4=1)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.128ns = ( 14.128 - 12.000 ) 
    Source Clock Delay      (SCD):    2.456ns
    Clock Pessimism Removal (CPR):    0.184ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock wb_clk_i rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  wb_clk_i (IN)
                         net (fo=0)                   0.000     0.000    wb_clk_i
                                                                      r  wb_clk_i_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  wb_clk_i_IBUF_inst/O
                         net (fo=1, unplaced)         0.800     1.771    wb_clk_i_IBUF
                                                                      r  wb_clk_i_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.101     1.872 r  wb_clk_i_IBUF_BUFG_inst/O
                         net (fo=465, unplaced)       0.584     2.456    U1/fir_DUT/wb_clk_i_IBUF_BUFG
                         FDCE                                         r  U1/fir_DUT/an32Coef_reg[16]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.478     2.934 r  U1/fir_DUT/an32Coef_reg[16]/Q
                         net (fo=1, unplaced)         0.800     3.734    U1/fir_DUT/an32Coef[16]
                                                                      r  U1/fir_DUT/n32Acc1__0/A[16]
                         DSP48E1 (Prop_dsp48e1_A[16]_PCOUT[47])
                                                      4.211     7.945 r  U1/fir_DUT/n32Acc1__0/PCOUT[47]
                         net (fo=1, unplaced)         0.055     8.000    U1/fir_DUT/n32Acc1__0_n_106
                                                                      r  U1/fir_DUT/n32Acc1__1/PCIN[47]
                         DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518     9.518 r  U1/fir_DUT/n32Acc1__1/P[0]
                         net (fo=2, unplaced)         0.800    10.318    U1/fir_DUT/n32Acc1__1_n_105
                                                                      r  U1/fir_DUT/n32Acc1_carry_i_3/I0
                         LUT2 (Prop_lut2_I0_O)        0.124    10.442 r  U1/fir_DUT/n32Acc1_carry_i_3/O
                         net (fo=1, unplaced)         0.000    10.442    U1/fir_DUT/n32Acc1_carry_i_3_n_0
                                                                      r  U1/fir_DUT/n32Acc1_carry/S[1]
                         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    10.975 r  U1/fir_DUT/n32Acc1_carry/CO[3]
                         net (fo=1, unplaced)         0.009    10.984    U1/fir_DUT/n32Acc1_carry_n_0
                                                                      r  U1/fir_DUT/n32Acc1_carry__0/CI
                         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.331    11.315 r  U1/fir_DUT/n32Acc1_carry__0/O[3]
                         net (fo=1, unplaced)         0.618    11.933    U1/fir_DUT/n32Acc1_carry__0_n_4
                                                                      r  U1/fir_DUT/n32Acc0_carry__4_i_1/I1
                         LUT2 (Prop_lut2_I1_O)        0.307    12.240 r  U1/fir_DUT/n32Acc0_carry__4_i_1/O
                         net (fo=1, unplaced)         0.000    12.240    U1/fir_DUT/n32Acc0_carry__4_i_1_n_0
                                                                      r  U1/fir_DUT/n32Acc0_carry__4/S[3]
                         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    12.616 r  U1/fir_DUT/n32Acc0_carry__4/CO[3]
                         net (fo=1, unplaced)         0.000    12.616    U1/fir_DUT/n32Acc0_carry__4_n_0
                                                                      r  U1/fir_DUT/n32Acc0_carry__5/CI
                         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.331    12.947 r  U1/fir_DUT/n32Acc0_carry__5/O[3]
                         net (fo=1, unplaced)         0.618    13.565    U1/fir_DUT/n32Acc0[27]
                                                                      r  U1/fir_DUT/n32Acc[27]_i_1/I0
                         LUT4 (Prop_lut4_I0_O)        0.307    13.872 r  U1/fir_DUT/n32Acc[27]_i_1/O
                         net (fo=1, unplaced)         0.000    13.872    U1/fir_DUT/n32Acc[27]_i_1_n_0
                         FDCE                                         r  U1/fir_DUT/n32Acc_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock wb_clk_i rise edge)
                                                     12.000    12.000 r  
                                                      0.000    12.000 r  wb_clk_i (IN)
                         net (fo=0)                   0.000    12.000    wb_clk_i
                                                                      r  wb_clk_i_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838    12.838 r  wb_clk_i_IBUF_inst/O
                         net (fo=1, unplaced)         0.760    13.598    wb_clk_i_IBUF
                                                                      r  wb_clk_i_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091    13.689 r  wb_clk_i_IBUF_BUFG_inst/O
                         net (fo=465, unplaced)       0.439    14.128    U1/fir_DUT/wb_clk_i_IBUF_BUFG
                         FDCE                                         r  U1/fir_DUT/n32Acc_reg[27]/C
                         clock pessimism              0.184    14.311    
                         clock uncertainty           -0.035    14.276    
                         FDCE (Setup_fdce_C_D)        0.044    14.320    U1/fir_DUT/n32Acc_reg[27]
  -------------------------------------------------------------------
                         required time                         14.320    
                         arrival time                         -13.872    
  -------------------------------------------------------------------
                         slack                                  0.448    

Slack (MET) :             0.578ns  (required time - arrival time)
  Source:                 U1/fir_DUT/an32Coef_reg[16]/C
                            (rising edge-triggered cell FDCE clocked by wb_clk_i  {rise@0.000ns fall@5.000ns period=12.000ns})
  Destination:            U1/fir_DUT/n32Acc_reg[30]/D
                            (rising edge-triggered cell FDCE clocked by wb_clk_i  {rise@0.000ns fall@5.000ns period=12.000ns})
  Path Group:             wb_clk_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.000ns  (wb_clk_i rise@12.000ns - wb_clk_i rise@0.000ns)
  Data Path Delay:        11.285ns  (logic 8.552ns (75.779%)  route 2.733ns (24.221%))
  Logic Levels:           10  (CARRY4=5 DSP48E1=2 LUT2=2 LUT4=1)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.128ns = ( 14.128 - 12.000 ) 
    Source Clock Delay      (SCD):    2.456ns
    Clock Pessimism Removal (CPR):    0.184ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock wb_clk_i rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  wb_clk_i (IN)
                         net (fo=0)                   0.000     0.000    wb_clk_i
                                                                      r  wb_clk_i_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  wb_clk_i_IBUF_inst/O
                         net (fo=1, unplaced)         0.800     1.771    wb_clk_i_IBUF
                                                                      r  wb_clk_i_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.101     1.872 r  wb_clk_i_IBUF_BUFG_inst/O
                         net (fo=465, unplaced)       0.584     2.456    U1/fir_DUT/wb_clk_i_IBUF_BUFG
                         FDCE                                         r  U1/fir_DUT/an32Coef_reg[16]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.478     2.934 r  U1/fir_DUT/an32Coef_reg[16]/Q
                         net (fo=1, unplaced)         0.800     3.734    U1/fir_DUT/an32Coef[16]
                                                                      r  U1/fir_DUT/n32Acc1__0/A[16]
                         DSP48E1 (Prop_dsp48e1_A[16]_PCOUT[47])
                                                      4.211     7.945 r  U1/fir_DUT/n32Acc1__0/PCOUT[47]
                         net (fo=1, unplaced)         0.055     8.000    U1/fir_DUT/n32Acc1__0_n_106
                                                                      r  U1/fir_DUT/n32Acc1__1/PCIN[47]
                         DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518     9.518 r  U1/fir_DUT/n32Acc1__1/P[0]
                         net (fo=2, unplaced)         0.800    10.318    U1/fir_DUT/n32Acc1__1_n_105
                                                                      r  U1/fir_DUT/n32Acc1_carry_i_3/I0
                         LUT2 (Prop_lut2_I0_O)        0.124    10.442 r  U1/fir_DUT/n32Acc1_carry_i_3/O
                         net (fo=1, unplaced)         0.000    10.442    U1/fir_DUT/n32Acc1_carry_i_3_n_0
                                                                      r  U1/fir_DUT/n32Acc1_carry/S[1]
                         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    10.975 r  U1/fir_DUT/n32Acc1_carry/CO[3]
                         net (fo=1, unplaced)         0.009    10.984    U1/fir_DUT/n32Acc1_carry_n_0
                                                                      r  U1/fir_DUT/n32Acc1_carry__0/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.101 r  U1/fir_DUT/n32Acc1_carry__0/CO[3]
                         net (fo=1, unplaced)         0.000    11.101    U1/fir_DUT/n32Acc1_carry__0_n_0
                                                                      r  U1/fir_DUT/n32Acc1_carry__1/CI
                         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.331    11.432 r  U1/fir_DUT/n32Acc1_carry__1/O[3]
                         net (fo=1, unplaced)         0.618    12.050    U1/fir_DUT/n32Acc1_carry__1_n_4
                                                                      r  U1/fir_DUT/n32Acc0_carry__5_i_1/I1
                         LUT2 (Prop_lut2_I1_O)        0.307    12.357 r  U1/fir_DUT/n32Acc0_carry__5_i_1/O
                         net (fo=1, unplaced)         0.000    12.357    U1/fir_DUT/n32Acc0_carry__5_i_1_n_0
                                                                      r  U1/fir_DUT/n32Acc0_carry__5/S[3]
                         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    12.733 r  U1/fir_DUT/n32Acc0_carry__5/CO[3]
                         net (fo=1, unplaced)         0.000    12.733    U1/fir_DUT/n32Acc0_carry__5_n_0
                                                                      r  U1/fir_DUT/n32Acc0_carry__6/CI
                         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.256    12.989 r  U1/fir_DUT/n32Acc0_carry__6/O[2]
                         net (fo=1, unplaced)         0.452    13.441    U1/fir_DUT/n32Acc0[30]
                                                                      r  U1/fir_DUT/n32Acc[30]_i_1/I0
                         LUT4 (Prop_lut4_I0_O)        0.301    13.742 r  U1/fir_DUT/n32Acc[30]_i_1/O
                         net (fo=1, unplaced)         0.000    13.742    U1/fir_DUT/n32Acc[30]_i_1_n_0
                         FDCE                                         r  U1/fir_DUT/n32Acc_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock wb_clk_i rise edge)
                                                     12.000    12.000 r  
                                                      0.000    12.000 r  wb_clk_i (IN)
                         net (fo=0)                   0.000    12.000    wb_clk_i
                                                                      r  wb_clk_i_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838    12.838 r  wb_clk_i_IBUF_inst/O
                         net (fo=1, unplaced)         0.760    13.598    wb_clk_i_IBUF
                                                                      r  wb_clk_i_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091    13.689 r  wb_clk_i_IBUF_BUFG_inst/O
                         net (fo=465, unplaced)       0.439    14.128    U1/fir_DUT/wb_clk_i_IBUF_BUFG
                         FDCE                                         r  U1/fir_DUT/n32Acc_reg[30]/C
                         clock pessimism              0.184    14.311    
                         clock uncertainty           -0.035    14.276    
                         FDCE (Setup_fdce_C_D)        0.044    14.320    U1/fir_DUT/n32Acc_reg[30]
  -------------------------------------------------------------------
                         required time                         14.320    
                         arrival time                         -13.742    
  -------------------------------------------------------------------
                         slack                                  0.578    

Slack (MET) :             0.632ns  (required time - arrival time)
  Source:                 U1/fir_DUT/an32Coef_reg[16]/C
                            (rising edge-triggered cell FDCE clocked by wb_clk_i  {rise@0.000ns fall@5.000ns period=12.000ns})
  Destination:            U1/fir_DUT/n32Acc_reg[29]/D
                            (rising edge-triggered cell FDCE clocked by wb_clk_i  {rise@0.000ns fall@5.000ns period=12.000ns})
  Path Group:             wb_clk_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.000ns  (wb_clk_i rise@12.000ns - wb_clk_i rise@0.000ns)
  Data Path Delay:        11.231ns  (logic 8.638ns (76.909%)  route 2.593ns (23.091%))
  Logic Levels:           10  (CARRY4=5 DSP48E1=2 LUT2=2 LUT4=1)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.128ns = ( 14.128 - 12.000 ) 
    Source Clock Delay      (SCD):    2.456ns
    Clock Pessimism Removal (CPR):    0.184ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock wb_clk_i rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  wb_clk_i (IN)
                         net (fo=0)                   0.000     0.000    wb_clk_i
                                                                      r  wb_clk_i_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  wb_clk_i_IBUF_inst/O
                         net (fo=1, unplaced)         0.800     1.771    wb_clk_i_IBUF
                                                                      r  wb_clk_i_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.101     1.872 r  wb_clk_i_IBUF_BUFG_inst/O
                         net (fo=465, unplaced)       0.584     2.456    U1/fir_DUT/wb_clk_i_IBUF_BUFG
                         FDCE                                         r  U1/fir_DUT/an32Coef_reg[16]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.478     2.934 r  U1/fir_DUT/an32Coef_reg[16]/Q
                         net (fo=1, unplaced)         0.800     3.734    U1/fir_DUT/an32Coef[16]
                                                                      r  U1/fir_DUT/n32Acc1__0/A[16]
                         DSP48E1 (Prop_dsp48e1_A[16]_PCOUT[47])
                                                      4.211     7.945 r  U1/fir_DUT/n32Acc1__0/PCOUT[47]
                         net (fo=1, unplaced)         0.055     8.000    U1/fir_DUT/n32Acc1__0_n_106
                                                                      r  U1/fir_DUT/n32Acc1__1/PCIN[47]
                         DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518     9.518 r  U1/fir_DUT/n32Acc1__1/P[0]
                         net (fo=2, unplaced)         0.800    10.318    U1/fir_DUT/n32Acc1__1_n_105
                                                                      r  U1/fir_DUT/n32Acc1_carry_i_3/I0
                         LUT2 (Prop_lut2_I0_O)        0.124    10.442 r  U1/fir_DUT/n32Acc1_carry_i_3/O
                         net (fo=1, unplaced)         0.000    10.442    U1/fir_DUT/n32Acc1_carry_i_3_n_0
                                                                      r  U1/fir_DUT/n32Acc1_carry/S[1]
                         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    10.975 r  U1/fir_DUT/n32Acc1_carry/CO[3]
                         net (fo=1, unplaced)         0.009    10.984    U1/fir_DUT/n32Acc1_carry_n_0
                                                                      r  U1/fir_DUT/n32Acc1_carry__0/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.101 r  U1/fir_DUT/n32Acc1_carry__0/CO[3]
                         net (fo=1, unplaced)         0.000    11.101    U1/fir_DUT/n32Acc1_carry__0_n_0
                                                                      r  U1/fir_DUT/n32Acc1_carry__1/CI
                         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.331    11.432 r  U1/fir_DUT/n32Acc1_carry__1/O[3]
                         net (fo=1, unplaced)         0.618    12.050    U1/fir_DUT/n32Acc1_carry__1_n_4
                                                                      r  U1/fir_DUT/n32Acc0_carry__5_i_1/I1
                         LUT2 (Prop_lut2_I1_O)        0.307    12.357 r  U1/fir_DUT/n32Acc0_carry__5_i_1/O
                         net (fo=1, unplaced)         0.000    12.357    U1/fir_DUT/n32Acc0_carry__5_i_1_n_0
                                                                      r  U1/fir_DUT/n32Acc0_carry__5/S[3]
                         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    12.733 r  U1/fir_DUT/n32Acc0_carry__5/CO[3]
                         net (fo=1, unplaced)         0.000    12.733    U1/fir_DUT/n32Acc0_carry__5_n_0
                                                                      r  U1/fir_DUT/n32Acc0_carry__6/CI
                         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.337    13.070 r  U1/fir_DUT/n32Acc0_carry__6/O[1]
                         net (fo=1, unplaced)         0.312    13.382    U1/fir_DUT/n32Acc0[29]
                                                                      r  U1/fir_DUT/n32Acc[29]_i_1/I0
                         LUT4 (Prop_lut4_I0_O)        0.306    13.688 r  U1/fir_DUT/n32Acc[29]_i_1/O
                         net (fo=1, unplaced)         0.000    13.688    U1/fir_DUT/n32Acc[29]_i_1_n_0
                         FDCE                                         r  U1/fir_DUT/n32Acc_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock wb_clk_i rise edge)
                                                     12.000    12.000 r  
                                                      0.000    12.000 r  wb_clk_i (IN)
                         net (fo=0)                   0.000    12.000    wb_clk_i
                                                                      r  wb_clk_i_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838    12.838 r  wb_clk_i_IBUF_inst/O
                         net (fo=1, unplaced)         0.760    13.598    wb_clk_i_IBUF
                                                                      r  wb_clk_i_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091    13.689 r  wb_clk_i_IBUF_BUFG_inst/O
                         net (fo=465, unplaced)       0.439    14.128    U1/fir_DUT/wb_clk_i_IBUF_BUFG
                         FDCE                                         r  U1/fir_DUT/n32Acc_reg[29]/C
                         clock pessimism              0.184    14.311    
                         clock uncertainty           -0.035    14.276    
                         FDCE (Setup_fdce_C_D)        0.044    14.320    U1/fir_DUT/n32Acc_reg[29]
  -------------------------------------------------------------------
                         required time                         14.320    
                         arrival time                         -13.688    
  -------------------------------------------------------------------
                         slack                                  0.632    

Slack (MET) :             0.678ns  (required time - arrival time)
  Source:                 U1/fir_DUT/an32Coef_reg[16]/C
                            (rising edge-triggered cell FDCE clocked by wb_clk_i  {rise@0.000ns fall@5.000ns period=12.000ns})
  Destination:            U1/fir_DUT/n32Acc_reg[23]/D
                            (rising edge-triggered cell FDCE clocked by wb_clk_i  {rise@0.000ns fall@5.000ns period=12.000ns})
  Path Group:             wb_clk_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.000ns  (wb_clk_i rise@12.000ns - wb_clk_i rise@0.000ns)
  Data Path Delay:        11.185ns  (logic 8.295ns (74.159%)  route 2.890ns (25.841%))
  Logic Levels:           8  (CARRY4=3 DSP48E1=2 LUT2=2 LUT4=1)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.128ns = ( 14.128 - 12.000 ) 
    Source Clock Delay      (SCD):    2.456ns
    Clock Pessimism Removal (CPR):    0.184ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock wb_clk_i rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  wb_clk_i (IN)
                         net (fo=0)                   0.000     0.000    wb_clk_i
                                                                      r  wb_clk_i_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  wb_clk_i_IBUF_inst/O
                         net (fo=1, unplaced)         0.800     1.771    wb_clk_i_IBUF
                                                                      r  wb_clk_i_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.101     1.872 r  wb_clk_i_IBUF_BUFG_inst/O
                         net (fo=465, unplaced)       0.584     2.456    U1/fir_DUT/wb_clk_i_IBUF_BUFG
                         FDCE                                         r  U1/fir_DUT/an32Coef_reg[16]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.478     2.934 r  U1/fir_DUT/an32Coef_reg[16]/Q
                         net (fo=1, unplaced)         0.800     3.734    U1/fir_DUT/an32Coef[16]
                                                                      r  U1/fir_DUT/n32Acc1__0/A[16]
                         DSP48E1 (Prop_dsp48e1_A[16]_PCOUT[47])
                                                      4.211     7.945 r  U1/fir_DUT/n32Acc1__0/PCOUT[47]
                         net (fo=1, unplaced)         0.055     8.000    U1/fir_DUT/n32Acc1__0_n_106
                                                                      r  U1/fir_DUT/n32Acc1__1/PCIN[47]
                         DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518     9.518 r  U1/fir_DUT/n32Acc1__1/P[0]
                         net (fo=2, unplaced)         0.800    10.318    U1/fir_DUT/n32Acc1__1_n_105
                                                                      r  U1/fir_DUT/n32Acc1_carry_i_3/I0
                         LUT2 (Prop_lut2_I0_O)        0.124    10.442 r  U1/fir_DUT/n32Acc1_carry_i_3/O
                         net (fo=1, unplaced)         0.000    10.442    U1/fir_DUT/n32Acc1_carry_i_3_n_0
                                                                      r  U1/fir_DUT/n32Acc1_carry/S[1]
                         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.643    11.085 r  U1/fir_DUT/n32Acc1_carry/O[3]
                         net (fo=1, unplaced)         0.618    11.703    U1/fir_DUT/n32Acc1_carry_n_4
                                                                      r  U1/fir_DUT/n32Acc0_carry__3_i_1/I1
                         LUT2 (Prop_lut2_I1_O)        0.307    12.010 r  U1/fir_DUT/n32Acc0_carry__3_i_1/O
                         net (fo=1, unplaced)         0.000    12.010    U1/fir_DUT/n32Acc0_carry__3_i_1_n_0
                                                                      r  U1/fir_DUT/n32Acc0_carry__3/S[3]
                         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    12.386 r  U1/fir_DUT/n32Acc0_carry__3/CO[3]
                         net (fo=1, unplaced)         0.000    12.386    U1/fir_DUT/n32Acc0_carry__3_n_0
                                                                      r  U1/fir_DUT/n32Acc0_carry__4/CI
                         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.331    12.717 r  U1/fir_DUT/n32Acc0_carry__4/O[3]
                         net (fo=1, unplaced)         0.618    13.335    U1/fir_DUT/n32Acc0[23]
                                                                      r  U1/fir_DUT/n32Acc[23]_i_1/I0
                         LUT4 (Prop_lut4_I0_O)        0.307    13.642 r  U1/fir_DUT/n32Acc[23]_i_1/O
                         net (fo=1, unplaced)         0.000    13.642    U1/fir_DUT/n32Acc[23]_i_1_n_0
                         FDCE                                         r  U1/fir_DUT/n32Acc_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock wb_clk_i rise edge)
                                                     12.000    12.000 r  
                                                      0.000    12.000 r  wb_clk_i (IN)
                         net (fo=0)                   0.000    12.000    wb_clk_i
                                                                      r  wb_clk_i_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838    12.838 r  wb_clk_i_IBUF_inst/O
                         net (fo=1, unplaced)         0.760    13.598    wb_clk_i_IBUF
                                                                      r  wb_clk_i_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091    13.689 r  wb_clk_i_IBUF_BUFG_inst/O
                         net (fo=465, unplaced)       0.439    14.128    U1/fir_DUT/wb_clk_i_IBUF_BUFG
                         FDCE                                         r  U1/fir_DUT/n32Acc_reg[23]/C
                         clock pessimism              0.184    14.311    
                         clock uncertainty           -0.035    14.276    
                         FDCE (Setup_fdce_C_D)        0.044    14.320    U1/fir_DUT/n32Acc_reg[23]
  -------------------------------------------------------------------
                         required time                         14.320    
                         arrival time                         -13.642    
  -------------------------------------------------------------------
                         slack                                  0.678    

Slack (MET) :             0.695ns  (required time - arrival time)
  Source:                 U1/fir_DUT/an32Coef_reg[16]/C
                            (rising edge-triggered cell FDCE clocked by wb_clk_i  {rise@0.000ns fall@5.000ns period=12.000ns})
  Destination:            U1/fir_DUT/n32Acc_reg[26]/D
                            (rising edge-triggered cell FDCE clocked by wb_clk_i  {rise@0.000ns fall@5.000ns period=12.000ns})
  Path Group:             wb_clk_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.000ns  (wb_clk_i rise@12.000ns - wb_clk_i rise@0.000ns)
  Data Path Delay:        11.168ns  (logic 8.435ns (75.525%)  route 2.733ns (24.475%))
  Logic Levels:           9  (CARRY4=4 DSP48E1=2 LUT2=2 LUT4=1)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.128ns = ( 14.128 - 12.000 ) 
    Source Clock Delay      (SCD):    2.456ns
    Clock Pessimism Removal (CPR):    0.184ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock wb_clk_i rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  wb_clk_i (IN)
                         net (fo=0)                   0.000     0.000    wb_clk_i
                                                                      r  wb_clk_i_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  wb_clk_i_IBUF_inst/O
                         net (fo=1, unplaced)         0.800     1.771    wb_clk_i_IBUF
                                                                      r  wb_clk_i_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.101     1.872 r  wb_clk_i_IBUF_BUFG_inst/O
                         net (fo=465, unplaced)       0.584     2.456    U1/fir_DUT/wb_clk_i_IBUF_BUFG
                         FDCE                                         r  U1/fir_DUT/an32Coef_reg[16]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.478     2.934 r  U1/fir_DUT/an32Coef_reg[16]/Q
                         net (fo=1, unplaced)         0.800     3.734    U1/fir_DUT/an32Coef[16]
                                                                      r  U1/fir_DUT/n32Acc1__0/A[16]
                         DSP48E1 (Prop_dsp48e1_A[16]_PCOUT[47])
                                                      4.211     7.945 r  U1/fir_DUT/n32Acc1__0/PCOUT[47]
                         net (fo=1, unplaced)         0.055     8.000    U1/fir_DUT/n32Acc1__0_n_106
                                                                      r  U1/fir_DUT/n32Acc1__1/PCIN[47]
                         DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518     9.518 r  U1/fir_DUT/n32Acc1__1/P[0]
                         net (fo=2, unplaced)         0.800    10.318    U1/fir_DUT/n32Acc1__1_n_105
                                                                      r  U1/fir_DUT/n32Acc1_carry_i_3/I0
                         LUT2 (Prop_lut2_I0_O)        0.124    10.442 r  U1/fir_DUT/n32Acc1_carry_i_3/O
                         net (fo=1, unplaced)         0.000    10.442    U1/fir_DUT/n32Acc1_carry_i_3_n_0
                                                                      r  U1/fir_DUT/n32Acc1_carry/S[1]
                         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    10.975 r  U1/fir_DUT/n32Acc1_carry/CO[3]
                         net (fo=1, unplaced)         0.009    10.984    U1/fir_DUT/n32Acc1_carry_n_0
                                                                      r  U1/fir_DUT/n32Acc1_carry__0/CI
                         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.331    11.315 r  U1/fir_DUT/n32Acc1_carry__0/O[3]
                         net (fo=1, unplaced)         0.618    11.933    U1/fir_DUT/n32Acc1_carry__0_n_4
                                                                      r  U1/fir_DUT/n32Acc0_carry__4_i_1/I1
                         LUT2 (Prop_lut2_I1_O)        0.307    12.240 r  U1/fir_DUT/n32Acc0_carry__4_i_1/O
                         net (fo=1, unplaced)         0.000    12.240    U1/fir_DUT/n32Acc0_carry__4_i_1_n_0
                                                                      r  U1/fir_DUT/n32Acc0_carry__4/S[3]
                         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    12.616 r  U1/fir_DUT/n32Acc0_carry__4/CO[3]
                         net (fo=1, unplaced)         0.000    12.616    U1/fir_DUT/n32Acc0_carry__4_n_0
                                                                      r  U1/fir_DUT/n32Acc0_carry__5/CI
                         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.256    12.872 r  U1/fir_DUT/n32Acc0_carry__5/O[2]
                         net (fo=1, unplaced)         0.452    13.324    U1/fir_DUT/n32Acc0[26]
                                                                      r  U1/fir_DUT/n32Acc[26]_i_1/I0
                         LUT4 (Prop_lut4_I0_O)        0.301    13.625 r  U1/fir_DUT/n32Acc[26]_i_1/O
                         net (fo=1, unplaced)         0.000    13.625    U1/fir_DUT/n32Acc[26]_i_1_n_0
                         FDCE                                         r  U1/fir_DUT/n32Acc_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock wb_clk_i rise edge)
                                                     12.000    12.000 r  
                                                      0.000    12.000 r  wb_clk_i (IN)
                         net (fo=0)                   0.000    12.000    wb_clk_i
                                                                      r  wb_clk_i_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838    12.838 r  wb_clk_i_IBUF_inst/O
                         net (fo=1, unplaced)         0.760    13.598    wb_clk_i_IBUF
                                                                      r  wb_clk_i_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091    13.689 r  wb_clk_i_IBUF_BUFG_inst/O
                         net (fo=465, unplaced)       0.439    14.128    U1/fir_DUT/wb_clk_i_IBUF_BUFG
                         FDCE                                         r  U1/fir_DUT/n32Acc_reg[26]/C
                         clock pessimism              0.184    14.311    
                         clock uncertainty           -0.035    14.276    
                         FDCE (Setup_fdce_C_D)        0.044    14.320    U1/fir_DUT/n32Acc_reg[26]
  -------------------------------------------------------------------
                         required time                         14.320    
                         arrival time                         -13.625    
  -------------------------------------------------------------------
                         slack                                  0.695    

Slack (MET) :             0.749ns  (required time - arrival time)
  Source:                 U1/fir_DUT/an32Coef_reg[16]/C
                            (rising edge-triggered cell FDCE clocked by wb_clk_i  {rise@0.000ns fall@5.000ns period=12.000ns})
  Destination:            U1/fir_DUT/n32Acc_reg[28]/D
                            (rising edge-triggered cell FDCE clocked by wb_clk_i  {rise@0.000ns fall@5.000ns period=12.000ns})
  Path Group:             wb_clk_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.000ns  (wb_clk_i rise@12.000ns - wb_clk_i rise@0.000ns)
  Data Path Delay:        11.114ns  (logic 8.522ns (76.675%)  route 2.592ns (23.325%))
  Logic Levels:           10  (CARRY4=5 DSP48E1=2 LUT2=2 LUT4=1)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.128ns = ( 14.128 - 12.000 ) 
    Source Clock Delay      (SCD):    2.456ns
    Clock Pessimism Removal (CPR):    0.184ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock wb_clk_i rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  wb_clk_i (IN)
                         net (fo=0)                   0.000     0.000    wb_clk_i
                                                                      r  wb_clk_i_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  wb_clk_i_IBUF_inst/O
                         net (fo=1, unplaced)         0.800     1.771    wb_clk_i_IBUF
                                                                      r  wb_clk_i_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.101     1.872 r  wb_clk_i_IBUF_BUFG_inst/O
                         net (fo=465, unplaced)       0.584     2.456    U1/fir_DUT/wb_clk_i_IBUF_BUFG
                         FDCE                                         r  U1/fir_DUT/an32Coef_reg[16]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.478     2.934 r  U1/fir_DUT/an32Coef_reg[16]/Q
                         net (fo=1, unplaced)         0.800     3.734    U1/fir_DUT/an32Coef[16]
                                                                      r  U1/fir_DUT/n32Acc1__0/A[16]
                         DSP48E1 (Prop_dsp48e1_A[16]_PCOUT[47])
                                                      4.211     7.945 r  U1/fir_DUT/n32Acc1__0/PCOUT[47]
                         net (fo=1, unplaced)         0.055     8.000    U1/fir_DUT/n32Acc1__0_n_106
                                                                      r  U1/fir_DUT/n32Acc1__1/PCIN[47]
                         DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518     9.518 r  U1/fir_DUT/n32Acc1__1/P[0]
                         net (fo=2, unplaced)         0.800    10.318    U1/fir_DUT/n32Acc1__1_n_105
                                                                      r  U1/fir_DUT/n32Acc1_carry_i_3/I0
                         LUT2 (Prop_lut2_I0_O)        0.124    10.442 r  U1/fir_DUT/n32Acc1_carry_i_3/O
                         net (fo=1, unplaced)         0.000    10.442    U1/fir_DUT/n32Acc1_carry_i_3_n_0
                                                                      r  U1/fir_DUT/n32Acc1_carry/S[1]
                         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    10.975 r  U1/fir_DUT/n32Acc1_carry/CO[3]
                         net (fo=1, unplaced)         0.009    10.984    U1/fir_DUT/n32Acc1_carry_n_0
                                                                      r  U1/fir_DUT/n32Acc1_carry__0/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.101 r  U1/fir_DUT/n32Acc1_carry__0/CO[3]
                         net (fo=1, unplaced)         0.000    11.101    U1/fir_DUT/n32Acc1_carry__0_n_0
                                                                      r  U1/fir_DUT/n32Acc1_carry__1/CI
                         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.331    11.432 r  U1/fir_DUT/n32Acc1_carry__1/O[3]
                         net (fo=1, unplaced)         0.618    12.050    U1/fir_DUT/n32Acc1_carry__1_n_4
                                                                      r  U1/fir_DUT/n32Acc0_carry__5_i_1/I1
                         LUT2 (Prop_lut2_I1_O)        0.307    12.357 r  U1/fir_DUT/n32Acc0_carry__5_i_1/O
                         net (fo=1, unplaced)         0.000    12.357    U1/fir_DUT/n32Acc0_carry__5_i_1_n_0
                                                                      r  U1/fir_DUT/n32Acc0_carry__5/S[3]
                         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    12.733 r  U1/fir_DUT/n32Acc0_carry__5/CO[3]
                         net (fo=1, unplaced)         0.000    12.733    U1/fir_DUT/n32Acc0_carry__5_n_0
                                                                      r  U1/fir_DUT/n32Acc0_carry__6/CI
                         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.232    12.965 r  U1/fir_DUT/n32Acc0_carry__6/O[0]
                         net (fo=1, unplaced)         0.311    13.276    U1/fir_DUT/n32Acc0[28]
                                                                      r  U1/fir_DUT/n32Acc[28]_i_1/I0
                         LUT4 (Prop_lut4_I0_O)        0.295    13.571 r  U1/fir_DUT/n32Acc[28]_i_1/O
                         net (fo=1, unplaced)         0.000    13.571    U1/fir_DUT/n32Acc[28]_i_1_n_0
                         FDCE                                         r  U1/fir_DUT/n32Acc_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock wb_clk_i rise edge)
                                                     12.000    12.000 r  
                                                      0.000    12.000 r  wb_clk_i (IN)
                         net (fo=0)                   0.000    12.000    wb_clk_i
                                                                      r  wb_clk_i_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838    12.838 r  wb_clk_i_IBUF_inst/O
                         net (fo=1, unplaced)         0.760    13.598    wb_clk_i_IBUF
                                                                      r  wb_clk_i_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091    13.689 r  wb_clk_i_IBUF_BUFG_inst/O
                         net (fo=465, unplaced)       0.439    14.128    U1/fir_DUT/wb_clk_i_IBUF_BUFG
                         FDCE                                         r  U1/fir_DUT/n32Acc_reg[28]/C
                         clock pessimism              0.184    14.311    
                         clock uncertainty           -0.035    14.276    
                         FDCE (Setup_fdce_C_D)        0.044    14.320    U1/fir_DUT/n32Acc_reg[28]
  -------------------------------------------------------------------
                         required time                         14.320    
                         arrival time                         -13.571    
  -------------------------------------------------------------------
                         slack                                  0.749    

Slack (MET) :             0.749ns  (required time - arrival time)
  Source:                 U1/fir_DUT/an32Coef_reg[16]/C
                            (rising edge-triggered cell FDCE clocked by wb_clk_i  {rise@0.000ns fall@5.000ns period=12.000ns})
  Destination:            U1/fir_DUT/n32Acc_reg[25]/D
                            (rising edge-triggered cell FDCE clocked by wb_clk_i  {rise@0.000ns fall@5.000ns period=12.000ns})
  Path Group:             wb_clk_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.000ns  (wb_clk_i rise@12.000ns - wb_clk_i rise@0.000ns)
  Data Path Delay:        11.114ns  (logic 8.521ns (76.666%)  route 2.593ns (23.334%))
  Logic Levels:           9  (CARRY4=4 DSP48E1=2 LUT2=2 LUT4=1)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.128ns = ( 14.128 - 12.000 ) 
    Source Clock Delay      (SCD):    2.456ns
    Clock Pessimism Removal (CPR):    0.184ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock wb_clk_i rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  wb_clk_i (IN)
                         net (fo=0)                   0.000     0.000    wb_clk_i
                                                                      r  wb_clk_i_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  wb_clk_i_IBUF_inst/O
                         net (fo=1, unplaced)         0.800     1.771    wb_clk_i_IBUF
                                                                      r  wb_clk_i_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.101     1.872 r  wb_clk_i_IBUF_BUFG_inst/O
                         net (fo=465, unplaced)       0.584     2.456    U1/fir_DUT/wb_clk_i_IBUF_BUFG
                         FDCE                                         r  U1/fir_DUT/an32Coef_reg[16]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.478     2.934 r  U1/fir_DUT/an32Coef_reg[16]/Q
                         net (fo=1, unplaced)         0.800     3.734    U1/fir_DUT/an32Coef[16]
                                                                      r  U1/fir_DUT/n32Acc1__0/A[16]
                         DSP48E1 (Prop_dsp48e1_A[16]_PCOUT[47])
                                                      4.211     7.945 r  U1/fir_DUT/n32Acc1__0/PCOUT[47]
                         net (fo=1, unplaced)         0.055     8.000    U1/fir_DUT/n32Acc1__0_n_106
                                                                      r  U1/fir_DUT/n32Acc1__1/PCIN[47]
                         DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518     9.518 r  U1/fir_DUT/n32Acc1__1/P[0]
                         net (fo=2, unplaced)         0.800    10.318    U1/fir_DUT/n32Acc1__1_n_105
                                                                      r  U1/fir_DUT/n32Acc1_carry_i_3/I0
                         LUT2 (Prop_lut2_I0_O)        0.124    10.442 r  U1/fir_DUT/n32Acc1_carry_i_3/O
                         net (fo=1, unplaced)         0.000    10.442    U1/fir_DUT/n32Acc1_carry_i_3_n_0
                                                                      r  U1/fir_DUT/n32Acc1_carry/S[1]
                         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    10.975 r  U1/fir_DUT/n32Acc1_carry/CO[3]
                         net (fo=1, unplaced)         0.009    10.984    U1/fir_DUT/n32Acc1_carry_n_0
                                                                      r  U1/fir_DUT/n32Acc1_carry__0/CI
                         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.331    11.315 r  U1/fir_DUT/n32Acc1_carry__0/O[3]
                         net (fo=1, unplaced)         0.618    11.933    U1/fir_DUT/n32Acc1_carry__0_n_4
                                                                      r  U1/fir_DUT/n32Acc0_carry__4_i_1/I1
                         LUT2 (Prop_lut2_I1_O)        0.307    12.240 r  U1/fir_DUT/n32Acc0_carry__4_i_1/O
                         net (fo=1, unplaced)         0.000    12.240    U1/fir_DUT/n32Acc0_carry__4_i_1_n_0
                                                                      r  U1/fir_DUT/n32Acc0_carry__4/S[3]
                         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    12.616 r  U1/fir_DUT/n32Acc0_carry__4/CO[3]
                         net (fo=1, unplaced)         0.000    12.616    U1/fir_DUT/n32Acc0_carry__4_n_0
                                                                      r  U1/fir_DUT/n32Acc0_carry__5/CI
                         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.337    12.953 r  U1/fir_DUT/n32Acc0_carry__5/O[1]
                         net (fo=1, unplaced)         0.312    13.265    U1/fir_DUT/n32Acc0[25]
                                                                      r  U1/fir_DUT/n32Acc[25]_i_1/I0
                         LUT4 (Prop_lut4_I0_O)        0.306    13.571 r  U1/fir_DUT/n32Acc[25]_i_1/O
                         net (fo=1, unplaced)         0.000    13.571    U1/fir_DUT/n32Acc[25]_i_1_n_0
                         FDCE                                         r  U1/fir_DUT/n32Acc_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock wb_clk_i rise edge)
                                                     12.000    12.000 r  
                                                      0.000    12.000 r  wb_clk_i (IN)
                         net (fo=0)                   0.000    12.000    wb_clk_i
                                                                      r  wb_clk_i_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838    12.838 r  wb_clk_i_IBUF_inst/O
                         net (fo=1, unplaced)         0.760    13.598    wb_clk_i_IBUF
                                                                      r  wb_clk_i_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091    13.689 r  wb_clk_i_IBUF_BUFG_inst/O
                         net (fo=465, unplaced)       0.439    14.128    U1/fir_DUT/wb_clk_i_IBUF_BUFG
                         FDCE                                         r  U1/fir_DUT/n32Acc_reg[25]/C
                         clock pessimism              0.184    14.311    
                         clock uncertainty           -0.035    14.276    
                         FDCE (Setup_fdce_C_D)        0.044    14.320    U1/fir_DUT/n32Acc_reg[25]
  -------------------------------------------------------------------
                         required time                         14.320    
                         arrival time                         -13.571    
  -------------------------------------------------------------------
                         slack                                  0.749    

Slack (MET) :             0.866ns  (required time - arrival time)
  Source:                 U1/fir_DUT/an32Coef_reg[16]/C
                            (rising edge-triggered cell FDCE clocked by wb_clk_i  {rise@0.000ns fall@5.000ns period=12.000ns})
  Destination:            U1/fir_DUT/n32Acc_reg[24]/D
                            (rising edge-triggered cell FDCE clocked by wb_clk_i  {rise@0.000ns fall@5.000ns period=12.000ns})
  Path Group:             wb_clk_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.000ns  (wb_clk_i rise@12.000ns - wb_clk_i rise@0.000ns)
  Data Path Delay:        10.997ns  (logic 8.405ns (76.427%)  route 2.592ns (23.573%))
  Logic Levels:           9  (CARRY4=4 DSP48E1=2 LUT2=2 LUT4=1)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.128ns = ( 14.128 - 12.000 ) 
    Source Clock Delay      (SCD):    2.456ns
    Clock Pessimism Removal (CPR):    0.184ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock wb_clk_i rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  wb_clk_i (IN)
                         net (fo=0)                   0.000     0.000    wb_clk_i
                                                                      r  wb_clk_i_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  wb_clk_i_IBUF_inst/O
                         net (fo=1, unplaced)         0.800     1.771    wb_clk_i_IBUF
                                                                      r  wb_clk_i_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.101     1.872 r  wb_clk_i_IBUF_BUFG_inst/O
                         net (fo=465, unplaced)       0.584     2.456    U1/fir_DUT/wb_clk_i_IBUF_BUFG
                         FDCE                                         r  U1/fir_DUT/an32Coef_reg[16]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.478     2.934 r  U1/fir_DUT/an32Coef_reg[16]/Q
                         net (fo=1, unplaced)         0.800     3.734    U1/fir_DUT/an32Coef[16]
                                                                      r  U1/fir_DUT/n32Acc1__0/A[16]
                         DSP48E1 (Prop_dsp48e1_A[16]_PCOUT[47])
                                                      4.211     7.945 r  U1/fir_DUT/n32Acc1__0/PCOUT[47]
                         net (fo=1, unplaced)         0.055     8.000    U1/fir_DUT/n32Acc1__0_n_106
                                                                      r  U1/fir_DUT/n32Acc1__1/PCIN[47]
                         DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518     9.518 r  U1/fir_DUT/n32Acc1__1/P[0]
                         net (fo=2, unplaced)         0.800    10.318    U1/fir_DUT/n32Acc1__1_n_105
                                                                      r  U1/fir_DUT/n32Acc1_carry_i_3/I0
                         LUT2 (Prop_lut2_I0_O)        0.124    10.442 r  U1/fir_DUT/n32Acc1_carry_i_3/O
                         net (fo=1, unplaced)         0.000    10.442    U1/fir_DUT/n32Acc1_carry_i_3_n_0
                                                                      r  U1/fir_DUT/n32Acc1_carry/S[1]
                         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    10.975 r  U1/fir_DUT/n32Acc1_carry/CO[3]
                         net (fo=1, unplaced)         0.009    10.984    U1/fir_DUT/n32Acc1_carry_n_0
                                                                      r  U1/fir_DUT/n32Acc1_carry__0/CI
                         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.331    11.315 r  U1/fir_DUT/n32Acc1_carry__0/O[3]
                         net (fo=1, unplaced)         0.618    11.933    U1/fir_DUT/n32Acc1_carry__0_n_4
                                                                      r  U1/fir_DUT/n32Acc0_carry__4_i_1/I1
                         LUT2 (Prop_lut2_I1_O)        0.307    12.240 r  U1/fir_DUT/n32Acc0_carry__4_i_1/O
                         net (fo=1, unplaced)         0.000    12.240    U1/fir_DUT/n32Acc0_carry__4_i_1_n_0
                                                                      r  U1/fir_DUT/n32Acc0_carry__4/S[3]
                         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    12.616 r  U1/fir_DUT/n32Acc0_carry__4/CO[3]
                         net (fo=1, unplaced)         0.000    12.616    U1/fir_DUT/n32Acc0_carry__4_n_0
                                                                      r  U1/fir_DUT/n32Acc0_carry__5/CI
                         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.232    12.848 r  U1/fir_DUT/n32Acc0_carry__5/O[0]
                         net (fo=1, unplaced)         0.311    13.159    U1/fir_DUT/n32Acc0[24]
                                                                      r  U1/fir_DUT/n32Acc[24]_i_1/I0
                         LUT4 (Prop_lut4_I0_O)        0.295    13.454 r  U1/fir_DUT/n32Acc[24]_i_1/O
                         net (fo=1, unplaced)         0.000    13.454    U1/fir_DUT/n32Acc[24]_i_1_n_0
                         FDCE                                         r  U1/fir_DUT/n32Acc_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock wb_clk_i rise edge)
                                                     12.000    12.000 r  
                                                      0.000    12.000 r  wb_clk_i (IN)
                         net (fo=0)                   0.000    12.000    wb_clk_i
                                                                      r  wb_clk_i_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838    12.838 r  wb_clk_i_IBUF_inst/O
                         net (fo=1, unplaced)         0.760    13.598    wb_clk_i_IBUF
                                                                      r  wb_clk_i_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091    13.689 r  wb_clk_i_IBUF_BUFG_inst/O
                         net (fo=465, unplaced)       0.439    14.128    U1/fir_DUT/wb_clk_i_IBUF_BUFG
                         FDCE                                         r  U1/fir_DUT/n32Acc_reg[24]/C
                         clock pessimism              0.184    14.311    
                         clock uncertainty           -0.035    14.276    
                         FDCE (Setup_fdce_C_D)        0.044    14.320    U1/fir_DUT/n32Acc_reg[24]
  -------------------------------------------------------------------
                         required time                         14.320    
                         arrival time                         -13.454    
  -------------------------------------------------------------------
                         slack                                  0.866    

Slack (MET) :             0.925ns  (required time - arrival time)
  Source:                 U1/fir_DUT/an32Coef_reg[16]/C
                            (rising edge-triggered cell FDCE clocked by wb_clk_i  {rise@0.000ns fall@5.000ns period=12.000ns})
  Destination:            U1/fir_DUT/n32Acc_reg[22]/D
                            (rising edge-triggered cell FDCE clocked by wb_clk_i  {rise@0.000ns fall@5.000ns period=12.000ns})
  Path Group:             wb_clk_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.000ns  (wb_clk_i rise@12.000ns - wb_clk_i rise@0.000ns)
  Data Path Delay:        10.938ns  (logic 8.214ns (75.093%)  route 2.724ns (24.907%))
  Logic Levels:           8  (CARRY4=3 DSP48E1=2 LUT2=2 LUT4=1)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.128ns = ( 14.128 - 12.000 ) 
    Source Clock Delay      (SCD):    2.456ns
    Clock Pessimism Removal (CPR):    0.184ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock wb_clk_i rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  wb_clk_i (IN)
                         net (fo=0)                   0.000     0.000    wb_clk_i
                                                                      r  wb_clk_i_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  wb_clk_i_IBUF_inst/O
                         net (fo=1, unplaced)         0.800     1.771    wb_clk_i_IBUF
                                                                      r  wb_clk_i_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.101     1.872 r  wb_clk_i_IBUF_BUFG_inst/O
                         net (fo=465, unplaced)       0.584     2.456    U1/fir_DUT/wb_clk_i_IBUF_BUFG
                         FDCE                                         r  U1/fir_DUT/an32Coef_reg[16]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.478     2.934 r  U1/fir_DUT/an32Coef_reg[16]/Q
                         net (fo=1, unplaced)         0.800     3.734    U1/fir_DUT/an32Coef[16]
                                                                      r  U1/fir_DUT/n32Acc1__0/A[16]
                         DSP48E1 (Prop_dsp48e1_A[16]_PCOUT[47])
                                                      4.211     7.945 r  U1/fir_DUT/n32Acc1__0/PCOUT[47]
                         net (fo=1, unplaced)         0.055     8.000    U1/fir_DUT/n32Acc1__0_n_106
                                                                      r  U1/fir_DUT/n32Acc1__1/PCIN[47]
                         DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518     9.518 r  U1/fir_DUT/n32Acc1__1/P[0]
                         net (fo=2, unplaced)         0.800    10.318    U1/fir_DUT/n32Acc1__1_n_105
                                                                      r  U1/fir_DUT/n32Acc1_carry_i_3/I0
                         LUT2 (Prop_lut2_I0_O)        0.124    10.442 r  U1/fir_DUT/n32Acc1_carry_i_3/O
                         net (fo=1, unplaced)         0.000    10.442    U1/fir_DUT/n32Acc1_carry_i_3_n_0
                                                                      r  U1/fir_DUT/n32Acc1_carry/S[1]
                         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.643    11.085 r  U1/fir_DUT/n32Acc1_carry/O[3]
                         net (fo=1, unplaced)         0.618    11.703    U1/fir_DUT/n32Acc1_carry_n_4
                                                                      r  U1/fir_DUT/n32Acc0_carry__3_i_1/I1
                         LUT2 (Prop_lut2_I1_O)        0.307    12.010 r  U1/fir_DUT/n32Acc0_carry__3_i_1/O
                         net (fo=1, unplaced)         0.000    12.010    U1/fir_DUT/n32Acc0_carry__3_i_1_n_0
                                                                      r  U1/fir_DUT/n32Acc0_carry__3/S[3]
                         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    12.386 r  U1/fir_DUT/n32Acc0_carry__3/CO[3]
                         net (fo=1, unplaced)         0.000    12.386    U1/fir_DUT/n32Acc0_carry__3_n_0
                                                                      r  U1/fir_DUT/n32Acc0_carry__4/CI
                         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.256    12.642 r  U1/fir_DUT/n32Acc0_carry__4/O[2]
                         net (fo=1, unplaced)         0.452    13.094    U1/fir_DUT/n32Acc0[22]
                                                                      r  U1/fir_DUT/n32Acc[22]_i_1/I0
                         LUT4 (Prop_lut4_I0_O)        0.301    13.395 r  U1/fir_DUT/n32Acc[22]_i_1/O
                         net (fo=1, unplaced)         0.000    13.395    U1/fir_DUT/n32Acc[22]_i_1_n_0
                         FDCE                                         r  U1/fir_DUT/n32Acc_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock wb_clk_i rise edge)
                                                     12.000    12.000 r  
                                                      0.000    12.000 r  wb_clk_i (IN)
                         net (fo=0)                   0.000    12.000    wb_clk_i
                                                                      r  wb_clk_i_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838    12.838 r  wb_clk_i_IBUF_inst/O
                         net (fo=1, unplaced)         0.760    13.598    wb_clk_i_IBUF
                                                                      r  wb_clk_i_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091    13.689 r  wb_clk_i_IBUF_BUFG_inst/O
                         net (fo=465, unplaced)       0.439    14.128    U1/fir_DUT/wb_clk_i_IBUF_BUFG
                         FDCE                                         r  U1/fir_DUT/n32Acc_reg[22]/C
                         clock pessimism              0.184    14.311    
                         clock uncertainty           -0.035    14.276    
                         FDCE (Setup_fdce_C_D)        0.044    14.320    U1/fir_DUT/n32Acc_reg[22]
  -------------------------------------------------------------------
                         required time                         14.320    
                         arrival time                         -13.395    
  -------------------------------------------------------------------
                         slack                                  0.925    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.082ns  (arrival time - required time)
  Source:                 U1/wdata_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by wb_clk_i  {rise@0.000ns fall@5.000ns period=12.000ns})
  Destination:            U1/tap_RAM/RAM_reg_0_15_0_0/SP/I
                            (rising edge-triggered cell RAMS32 clocked by wb_clk_i  {rise@0.000ns fall@5.000ns period=12.000ns})
  Path Group:             wb_clk_i
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (wb_clk_i rise@0.000ns - wb_clk_i rise@0.000ns)
  Data Path Delay:        0.295ns  (logic 0.147ns (49.767%)  route 0.148ns (50.233%))
  Logic Levels:           0  
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.032ns
    Source Clock Delay      (SCD):    0.678ns
    Clock Pessimism Removal (CPR):    0.210ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock wb_clk_i rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  wb_clk_i (IN)
                         net (fo=0)                   0.000     0.000    wb_clk_i
                                                                      r  wb_clk_i_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  wb_clk_i_IBUF_inst/O
                         net (fo=1, unplaced)         0.337     0.538    wb_clk_i_IBUF
                                                                      r  wb_clk_i_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.564 r  wb_clk_i_IBUF_BUFG_inst/O
                         net (fo=465, unplaced)       0.114     0.678    U1/wb_clk_i_IBUF_BUFG
                         FDCE                                         r  U1/wdata_reg[0]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.147     0.825 r  U1/wdata_reg[0]/Q
                         net (fo=3, unplaced)         0.148     0.973    U1/tap_RAM/RAM_reg_0_15_0_0/D
                         RAMS32                                       r  U1/tap_RAM/RAM_reg_0_15_0_0/SP/I
  -------------------------------------------------------------------    -------------------

                         (clock wb_clk_i rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  wb_clk_i (IN)
                         net (fo=0)                   0.000     0.000    wb_clk_i
                                                                      r  wb_clk_i_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  wb_clk_i_IBUF_inst/O
                         net (fo=1, unplaced)         0.355     0.744    wb_clk_i_IBUF
                                                                      r  wb_clk_i_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.773 r  wb_clk_i_IBUF_BUFG_inst/O
                         net (fo=465, unplaced)       0.259     1.032    U1/tap_RAM/RAM_reg_0_15_0_0/WCLK
                         RAMS32                                       r  U1/tap_RAM/RAM_reg_0_15_0_0/SP/CLK
                         clock pessimism             -0.210     0.823    
                         RAMS32 (Hold_rams32_CLK_I)
                                                      0.068     0.891    U1/tap_RAM/RAM_reg_0_15_0_0/SP
  -------------------------------------------------------------------
                         required time                         -0.891    
                         arrival time                           0.973    
  -------------------------------------------------------------------
                         slack                                  0.082    

Slack (MET) :             0.082ns  (arrival time - required time)
  Source:                 U1/wdata_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by wb_clk_i  {rise@0.000ns fall@5.000ns period=12.000ns})
  Destination:            U1/tap_RAM/RAM_reg_0_15_10_10/SP/I
                            (rising edge-triggered cell RAMS32 clocked by wb_clk_i  {rise@0.000ns fall@5.000ns period=12.000ns})
  Path Group:             wb_clk_i
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (wb_clk_i rise@0.000ns - wb_clk_i rise@0.000ns)
  Data Path Delay:        0.295ns  (logic 0.147ns (49.767%)  route 0.148ns (50.233%))
  Logic Levels:           0  
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.032ns
    Source Clock Delay      (SCD):    0.678ns
    Clock Pessimism Removal (CPR):    0.210ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock wb_clk_i rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  wb_clk_i (IN)
                         net (fo=0)                   0.000     0.000    wb_clk_i
                                                                      r  wb_clk_i_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  wb_clk_i_IBUF_inst/O
                         net (fo=1, unplaced)         0.337     0.538    wb_clk_i_IBUF
                                                                      r  wb_clk_i_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.564 r  wb_clk_i_IBUF_BUFG_inst/O
                         net (fo=465, unplaced)       0.114     0.678    U1/wb_clk_i_IBUF_BUFG
                         FDCE                                         r  U1/wdata_reg[10]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.147     0.825 r  U1/wdata_reg[10]/Q
                         net (fo=3, unplaced)         0.148     0.973    U1/tap_RAM/RAM_reg_0_15_10_10/D
                         RAMS32                                       r  U1/tap_RAM/RAM_reg_0_15_10_10/SP/I
  -------------------------------------------------------------------    -------------------

                         (clock wb_clk_i rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  wb_clk_i (IN)
                         net (fo=0)                   0.000     0.000    wb_clk_i
                                                                      r  wb_clk_i_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  wb_clk_i_IBUF_inst/O
                         net (fo=1, unplaced)         0.355     0.744    wb_clk_i_IBUF
                                                                      r  wb_clk_i_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.773 r  wb_clk_i_IBUF_BUFG_inst/O
                         net (fo=465, unplaced)       0.259     1.032    U1/tap_RAM/RAM_reg_0_15_10_10/WCLK
                         RAMS32                                       r  U1/tap_RAM/RAM_reg_0_15_10_10/SP/CLK
                         clock pessimism             -0.210     0.823    
                         RAMS32 (Hold_rams32_CLK_I)
                                                      0.068     0.891    U1/tap_RAM/RAM_reg_0_15_10_10/SP
  -------------------------------------------------------------------
                         required time                         -0.891    
                         arrival time                           0.973    
  -------------------------------------------------------------------
                         slack                                  0.082    

Slack (MET) :             0.082ns  (arrival time - required time)
  Source:                 U1/wdata_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by wb_clk_i  {rise@0.000ns fall@5.000ns period=12.000ns})
  Destination:            U1/tap_RAM/RAM_reg_0_15_11_11/SP/I
                            (rising edge-triggered cell RAMS32 clocked by wb_clk_i  {rise@0.000ns fall@5.000ns period=12.000ns})
  Path Group:             wb_clk_i
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (wb_clk_i rise@0.000ns - wb_clk_i rise@0.000ns)
  Data Path Delay:        0.295ns  (logic 0.147ns (49.767%)  route 0.148ns (50.233%))
  Logic Levels:           0  
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.032ns
    Source Clock Delay      (SCD):    0.678ns
    Clock Pessimism Removal (CPR):    0.210ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock wb_clk_i rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  wb_clk_i (IN)
                         net (fo=0)                   0.000     0.000    wb_clk_i
                                                                      r  wb_clk_i_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  wb_clk_i_IBUF_inst/O
                         net (fo=1, unplaced)         0.337     0.538    wb_clk_i_IBUF
                                                                      r  wb_clk_i_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.564 r  wb_clk_i_IBUF_BUFG_inst/O
                         net (fo=465, unplaced)       0.114     0.678    U1/wb_clk_i_IBUF_BUFG
                         FDCE                                         r  U1/wdata_reg[11]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.147     0.825 r  U1/wdata_reg[11]/Q
                         net (fo=3, unplaced)         0.148     0.973    U1/tap_RAM/RAM_reg_0_15_11_11/D
                         RAMS32                                       r  U1/tap_RAM/RAM_reg_0_15_11_11/SP/I
  -------------------------------------------------------------------    -------------------

                         (clock wb_clk_i rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  wb_clk_i (IN)
                         net (fo=0)                   0.000     0.000    wb_clk_i
                                                                      r  wb_clk_i_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  wb_clk_i_IBUF_inst/O
                         net (fo=1, unplaced)         0.355     0.744    wb_clk_i_IBUF
                                                                      r  wb_clk_i_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.773 r  wb_clk_i_IBUF_BUFG_inst/O
                         net (fo=465, unplaced)       0.259     1.032    U1/tap_RAM/RAM_reg_0_15_11_11/WCLK
                         RAMS32                                       r  U1/tap_RAM/RAM_reg_0_15_11_11/SP/CLK
                         clock pessimism             -0.210     0.823    
                         RAMS32 (Hold_rams32_CLK_I)
                                                      0.068     0.891    U1/tap_RAM/RAM_reg_0_15_11_11/SP
  -------------------------------------------------------------------
                         required time                         -0.891    
                         arrival time                           0.973    
  -------------------------------------------------------------------
                         slack                                  0.082    

Slack (MET) :             0.082ns  (arrival time - required time)
  Source:                 U1/wdata_reg[12]/C
                            (rising edge-triggered cell FDCE clocked by wb_clk_i  {rise@0.000ns fall@5.000ns period=12.000ns})
  Destination:            U1/tap_RAM/RAM_reg_0_15_12_12/SP/I
                            (rising edge-triggered cell RAMS32 clocked by wb_clk_i  {rise@0.000ns fall@5.000ns period=12.000ns})
  Path Group:             wb_clk_i
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (wb_clk_i rise@0.000ns - wb_clk_i rise@0.000ns)
  Data Path Delay:        0.295ns  (logic 0.147ns (49.767%)  route 0.148ns (50.233%))
  Logic Levels:           0  
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.032ns
    Source Clock Delay      (SCD):    0.678ns
    Clock Pessimism Removal (CPR):    0.210ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock wb_clk_i rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  wb_clk_i (IN)
                         net (fo=0)                   0.000     0.000    wb_clk_i
                                                                      r  wb_clk_i_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  wb_clk_i_IBUF_inst/O
                         net (fo=1, unplaced)         0.337     0.538    wb_clk_i_IBUF
                                                                      r  wb_clk_i_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.564 r  wb_clk_i_IBUF_BUFG_inst/O
                         net (fo=465, unplaced)       0.114     0.678    U1/wb_clk_i_IBUF_BUFG
                         FDCE                                         r  U1/wdata_reg[12]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.147     0.825 r  U1/wdata_reg[12]/Q
                         net (fo=3, unplaced)         0.148     0.973    U1/tap_RAM/RAM_reg_0_15_12_12/D
                         RAMS32                                       r  U1/tap_RAM/RAM_reg_0_15_12_12/SP/I
  -------------------------------------------------------------------    -------------------

                         (clock wb_clk_i rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  wb_clk_i (IN)
                         net (fo=0)                   0.000     0.000    wb_clk_i
                                                                      r  wb_clk_i_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  wb_clk_i_IBUF_inst/O
                         net (fo=1, unplaced)         0.355     0.744    wb_clk_i_IBUF
                                                                      r  wb_clk_i_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.773 r  wb_clk_i_IBUF_BUFG_inst/O
                         net (fo=465, unplaced)       0.259     1.032    U1/tap_RAM/RAM_reg_0_15_12_12/WCLK
                         RAMS32                                       r  U1/tap_RAM/RAM_reg_0_15_12_12/SP/CLK
                         clock pessimism             -0.210     0.823    
                         RAMS32 (Hold_rams32_CLK_I)
                                                      0.068     0.891    U1/tap_RAM/RAM_reg_0_15_12_12/SP
  -------------------------------------------------------------------
                         required time                         -0.891    
                         arrival time                           0.973    
  -------------------------------------------------------------------
                         slack                                  0.082    

Slack (MET) :             0.082ns  (arrival time - required time)
  Source:                 U1/wdata_reg[13]/C
                            (rising edge-triggered cell FDCE clocked by wb_clk_i  {rise@0.000ns fall@5.000ns period=12.000ns})
  Destination:            U1/tap_RAM/RAM_reg_0_15_13_13/SP/I
                            (rising edge-triggered cell RAMS32 clocked by wb_clk_i  {rise@0.000ns fall@5.000ns period=12.000ns})
  Path Group:             wb_clk_i
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (wb_clk_i rise@0.000ns - wb_clk_i rise@0.000ns)
  Data Path Delay:        0.295ns  (logic 0.147ns (49.767%)  route 0.148ns (50.233%))
  Logic Levels:           0  
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.032ns
    Source Clock Delay      (SCD):    0.678ns
    Clock Pessimism Removal (CPR):    0.210ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock wb_clk_i rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  wb_clk_i (IN)
                         net (fo=0)                   0.000     0.000    wb_clk_i
                                                                      r  wb_clk_i_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  wb_clk_i_IBUF_inst/O
                         net (fo=1, unplaced)         0.337     0.538    wb_clk_i_IBUF
                                                                      r  wb_clk_i_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.564 r  wb_clk_i_IBUF_BUFG_inst/O
                         net (fo=465, unplaced)       0.114     0.678    U1/wb_clk_i_IBUF_BUFG
                         FDCE                                         r  U1/wdata_reg[13]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.147     0.825 r  U1/wdata_reg[13]/Q
                         net (fo=3, unplaced)         0.148     0.973    U1/tap_RAM/RAM_reg_0_15_13_13/D
                         RAMS32                                       r  U1/tap_RAM/RAM_reg_0_15_13_13/SP/I
  -------------------------------------------------------------------    -------------------

                         (clock wb_clk_i rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  wb_clk_i (IN)
                         net (fo=0)                   0.000     0.000    wb_clk_i
                                                                      r  wb_clk_i_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  wb_clk_i_IBUF_inst/O
                         net (fo=1, unplaced)         0.355     0.744    wb_clk_i_IBUF
                                                                      r  wb_clk_i_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.773 r  wb_clk_i_IBUF_BUFG_inst/O
                         net (fo=465, unplaced)       0.259     1.032    U1/tap_RAM/RAM_reg_0_15_13_13/WCLK
                         RAMS32                                       r  U1/tap_RAM/RAM_reg_0_15_13_13/SP/CLK
                         clock pessimism             -0.210     0.823    
                         RAMS32 (Hold_rams32_CLK_I)
                                                      0.068     0.891    U1/tap_RAM/RAM_reg_0_15_13_13/SP
  -------------------------------------------------------------------
                         required time                         -0.891    
                         arrival time                           0.973    
  -------------------------------------------------------------------
                         slack                                  0.082    

Slack (MET) :             0.082ns  (arrival time - required time)
  Source:                 U1/wdata_reg[14]/C
                            (rising edge-triggered cell FDCE clocked by wb_clk_i  {rise@0.000ns fall@5.000ns period=12.000ns})
  Destination:            U1/tap_RAM/RAM_reg_0_15_14_14/SP/I
                            (rising edge-triggered cell RAMS32 clocked by wb_clk_i  {rise@0.000ns fall@5.000ns period=12.000ns})
  Path Group:             wb_clk_i
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (wb_clk_i rise@0.000ns - wb_clk_i rise@0.000ns)
  Data Path Delay:        0.295ns  (logic 0.147ns (49.767%)  route 0.148ns (50.233%))
  Logic Levels:           0  
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.032ns
    Source Clock Delay      (SCD):    0.678ns
    Clock Pessimism Removal (CPR):    0.210ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock wb_clk_i rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  wb_clk_i (IN)
                         net (fo=0)                   0.000     0.000    wb_clk_i
                                                                      r  wb_clk_i_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  wb_clk_i_IBUF_inst/O
                         net (fo=1, unplaced)         0.337     0.538    wb_clk_i_IBUF
                                                                      r  wb_clk_i_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.564 r  wb_clk_i_IBUF_BUFG_inst/O
                         net (fo=465, unplaced)       0.114     0.678    U1/wb_clk_i_IBUF_BUFG
                         FDCE                                         r  U1/wdata_reg[14]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.147     0.825 r  U1/wdata_reg[14]/Q
                         net (fo=3, unplaced)         0.148     0.973    U1/tap_RAM/RAM_reg_0_15_14_14/D
                         RAMS32                                       r  U1/tap_RAM/RAM_reg_0_15_14_14/SP/I
  -------------------------------------------------------------------    -------------------

                         (clock wb_clk_i rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  wb_clk_i (IN)
                         net (fo=0)                   0.000     0.000    wb_clk_i
                                                                      r  wb_clk_i_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  wb_clk_i_IBUF_inst/O
                         net (fo=1, unplaced)         0.355     0.744    wb_clk_i_IBUF
                                                                      r  wb_clk_i_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.773 r  wb_clk_i_IBUF_BUFG_inst/O
                         net (fo=465, unplaced)       0.259     1.032    U1/tap_RAM/RAM_reg_0_15_14_14/WCLK
                         RAMS32                                       r  U1/tap_RAM/RAM_reg_0_15_14_14/SP/CLK
                         clock pessimism             -0.210     0.823    
                         RAMS32 (Hold_rams32_CLK_I)
                                                      0.068     0.891    U1/tap_RAM/RAM_reg_0_15_14_14/SP
  -------------------------------------------------------------------
                         required time                         -0.891    
                         arrival time                           0.973    
  -------------------------------------------------------------------
                         slack                                  0.082    

Slack (MET) :             0.082ns  (arrival time - required time)
  Source:                 U1/wdata_reg[15]/C
                            (rising edge-triggered cell FDCE clocked by wb_clk_i  {rise@0.000ns fall@5.000ns period=12.000ns})
  Destination:            U1/tap_RAM/RAM_reg_0_15_15_15/SP/I
                            (rising edge-triggered cell RAMS32 clocked by wb_clk_i  {rise@0.000ns fall@5.000ns period=12.000ns})
  Path Group:             wb_clk_i
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (wb_clk_i rise@0.000ns - wb_clk_i rise@0.000ns)
  Data Path Delay:        0.295ns  (logic 0.147ns (49.767%)  route 0.148ns (50.233%))
  Logic Levels:           0  
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.032ns
    Source Clock Delay      (SCD):    0.678ns
    Clock Pessimism Removal (CPR):    0.210ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock wb_clk_i rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  wb_clk_i (IN)
                         net (fo=0)                   0.000     0.000    wb_clk_i
                                                                      r  wb_clk_i_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  wb_clk_i_IBUF_inst/O
                         net (fo=1, unplaced)         0.337     0.538    wb_clk_i_IBUF
                                                                      r  wb_clk_i_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.564 r  wb_clk_i_IBUF_BUFG_inst/O
                         net (fo=465, unplaced)       0.114     0.678    U1/wb_clk_i_IBUF_BUFG
                         FDCE                                         r  U1/wdata_reg[15]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.147     0.825 r  U1/wdata_reg[15]/Q
                         net (fo=3, unplaced)         0.148     0.973    U1/tap_RAM/RAM_reg_0_15_15_15/D
                         RAMS32                                       r  U1/tap_RAM/RAM_reg_0_15_15_15/SP/I
  -------------------------------------------------------------------    -------------------

                         (clock wb_clk_i rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  wb_clk_i (IN)
                         net (fo=0)                   0.000     0.000    wb_clk_i
                                                                      r  wb_clk_i_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  wb_clk_i_IBUF_inst/O
                         net (fo=1, unplaced)         0.355     0.744    wb_clk_i_IBUF
                                                                      r  wb_clk_i_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.773 r  wb_clk_i_IBUF_BUFG_inst/O
                         net (fo=465, unplaced)       0.259     1.032    U1/tap_RAM/RAM_reg_0_15_15_15/WCLK
                         RAMS32                                       r  U1/tap_RAM/RAM_reg_0_15_15_15/SP/CLK
                         clock pessimism             -0.210     0.823    
                         RAMS32 (Hold_rams32_CLK_I)
                                                      0.068     0.891    U1/tap_RAM/RAM_reg_0_15_15_15/SP
  -------------------------------------------------------------------
                         required time                         -0.891    
                         arrival time                           0.973    
  -------------------------------------------------------------------
                         slack                                  0.082    

Slack (MET) :             0.082ns  (arrival time - required time)
  Source:                 U1/wdata_reg[16]/C
                            (rising edge-triggered cell FDCE clocked by wb_clk_i  {rise@0.000ns fall@5.000ns period=12.000ns})
  Destination:            U1/tap_RAM/RAM_reg_0_15_16_16/SP/I
                            (rising edge-triggered cell RAMS32 clocked by wb_clk_i  {rise@0.000ns fall@5.000ns period=12.000ns})
  Path Group:             wb_clk_i
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (wb_clk_i rise@0.000ns - wb_clk_i rise@0.000ns)
  Data Path Delay:        0.295ns  (logic 0.147ns (49.767%)  route 0.148ns (50.233%))
  Logic Levels:           0  
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.032ns
    Source Clock Delay      (SCD):    0.678ns
    Clock Pessimism Removal (CPR):    0.210ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock wb_clk_i rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  wb_clk_i (IN)
                         net (fo=0)                   0.000     0.000    wb_clk_i
                                                                      r  wb_clk_i_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  wb_clk_i_IBUF_inst/O
                         net (fo=1, unplaced)         0.337     0.538    wb_clk_i_IBUF
                                                                      r  wb_clk_i_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.564 r  wb_clk_i_IBUF_BUFG_inst/O
                         net (fo=465, unplaced)       0.114     0.678    U1/wb_clk_i_IBUF_BUFG
                         FDCE                                         r  U1/wdata_reg[16]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.147     0.825 r  U1/wdata_reg[16]/Q
                         net (fo=3, unplaced)         0.148     0.973    U1/tap_RAM/RAM_reg_0_15_16_16/D
                         RAMS32                                       r  U1/tap_RAM/RAM_reg_0_15_16_16/SP/I
  -------------------------------------------------------------------    -------------------

                         (clock wb_clk_i rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  wb_clk_i (IN)
                         net (fo=0)                   0.000     0.000    wb_clk_i
                                                                      r  wb_clk_i_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  wb_clk_i_IBUF_inst/O
                         net (fo=1, unplaced)         0.355     0.744    wb_clk_i_IBUF
                                                                      r  wb_clk_i_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.773 r  wb_clk_i_IBUF_BUFG_inst/O
                         net (fo=465, unplaced)       0.259     1.032    U1/tap_RAM/RAM_reg_0_15_16_16/WCLK
                         RAMS32                                       r  U1/tap_RAM/RAM_reg_0_15_16_16/SP/CLK
                         clock pessimism             -0.210     0.823    
                         RAMS32 (Hold_rams32_CLK_I)
                                                      0.068     0.891    U1/tap_RAM/RAM_reg_0_15_16_16/SP
  -------------------------------------------------------------------
                         required time                         -0.891    
                         arrival time                           0.973    
  -------------------------------------------------------------------
                         slack                                  0.082    

Slack (MET) :             0.082ns  (arrival time - required time)
  Source:                 U1/wdata_reg[17]/C
                            (rising edge-triggered cell FDCE clocked by wb_clk_i  {rise@0.000ns fall@5.000ns period=12.000ns})
  Destination:            U1/tap_RAM/RAM_reg_0_15_17_17/SP/I
                            (rising edge-triggered cell RAMS32 clocked by wb_clk_i  {rise@0.000ns fall@5.000ns period=12.000ns})
  Path Group:             wb_clk_i
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (wb_clk_i rise@0.000ns - wb_clk_i rise@0.000ns)
  Data Path Delay:        0.295ns  (logic 0.147ns (49.767%)  route 0.148ns (50.233%))
  Logic Levels:           0  
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.032ns
    Source Clock Delay      (SCD):    0.678ns
    Clock Pessimism Removal (CPR):    0.210ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock wb_clk_i rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  wb_clk_i (IN)
                         net (fo=0)                   0.000     0.000    wb_clk_i
                                                                      r  wb_clk_i_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  wb_clk_i_IBUF_inst/O
                         net (fo=1, unplaced)         0.337     0.538    wb_clk_i_IBUF
                                                                      r  wb_clk_i_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.564 r  wb_clk_i_IBUF_BUFG_inst/O
                         net (fo=465, unplaced)       0.114     0.678    U1/wb_clk_i_IBUF_BUFG
                         FDCE                                         r  U1/wdata_reg[17]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.147     0.825 r  U1/wdata_reg[17]/Q
                         net (fo=3, unplaced)         0.148     0.973    U1/tap_RAM/RAM_reg_0_15_17_17/D
                         RAMS32                                       r  U1/tap_RAM/RAM_reg_0_15_17_17/SP/I
  -------------------------------------------------------------------    -------------------

                         (clock wb_clk_i rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  wb_clk_i (IN)
                         net (fo=0)                   0.000     0.000    wb_clk_i
                                                                      r  wb_clk_i_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  wb_clk_i_IBUF_inst/O
                         net (fo=1, unplaced)         0.355     0.744    wb_clk_i_IBUF
                                                                      r  wb_clk_i_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.773 r  wb_clk_i_IBUF_BUFG_inst/O
                         net (fo=465, unplaced)       0.259     1.032    U1/tap_RAM/RAM_reg_0_15_17_17/WCLK
                         RAMS32                                       r  U1/tap_RAM/RAM_reg_0_15_17_17/SP/CLK
                         clock pessimism             -0.210     0.823    
                         RAMS32 (Hold_rams32_CLK_I)
                                                      0.068     0.891    U1/tap_RAM/RAM_reg_0_15_17_17/SP
  -------------------------------------------------------------------
                         required time                         -0.891    
                         arrival time                           0.973    
  -------------------------------------------------------------------
                         slack                                  0.082    

Slack (MET) :             0.082ns  (arrival time - required time)
  Source:                 U1/wdata_reg[18]/C
                            (rising edge-triggered cell FDCE clocked by wb_clk_i  {rise@0.000ns fall@5.000ns period=12.000ns})
  Destination:            U1/tap_RAM/RAM_reg_0_15_18_18/SP/I
                            (rising edge-triggered cell RAMS32 clocked by wb_clk_i  {rise@0.000ns fall@5.000ns period=12.000ns})
  Path Group:             wb_clk_i
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (wb_clk_i rise@0.000ns - wb_clk_i rise@0.000ns)
  Data Path Delay:        0.295ns  (logic 0.147ns (49.767%)  route 0.148ns (50.233%))
  Logic Levels:           0  
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.032ns
    Source Clock Delay      (SCD):    0.678ns
    Clock Pessimism Removal (CPR):    0.210ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock wb_clk_i rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  wb_clk_i (IN)
                         net (fo=0)                   0.000     0.000    wb_clk_i
                                                                      r  wb_clk_i_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  wb_clk_i_IBUF_inst/O
                         net (fo=1, unplaced)         0.337     0.538    wb_clk_i_IBUF
                                                                      r  wb_clk_i_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.564 r  wb_clk_i_IBUF_BUFG_inst/O
                         net (fo=465, unplaced)       0.114     0.678    U1/wb_clk_i_IBUF_BUFG
                         FDCE                                         r  U1/wdata_reg[18]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.147     0.825 r  U1/wdata_reg[18]/Q
                         net (fo=3, unplaced)         0.148     0.973    U1/tap_RAM/RAM_reg_0_15_18_18/D
                         RAMS32                                       r  U1/tap_RAM/RAM_reg_0_15_18_18/SP/I
  -------------------------------------------------------------------    -------------------

                         (clock wb_clk_i rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  wb_clk_i (IN)
                         net (fo=0)                   0.000     0.000    wb_clk_i
                                                                      r  wb_clk_i_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  wb_clk_i_IBUF_inst/O
                         net (fo=1, unplaced)         0.355     0.744    wb_clk_i_IBUF
                                                                      r  wb_clk_i_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.773 r  wb_clk_i_IBUF_BUFG_inst/O
                         net (fo=465, unplaced)       0.259     1.032    U1/tap_RAM/RAM_reg_0_15_18_18/WCLK
                         RAMS32                                       r  U1/tap_RAM/RAM_reg_0_15_18_18/SP/CLK
                         clock pessimism             -0.210     0.823    
                         RAMS32 (Hold_rams32_CLK_I)
                                                      0.068     0.891    U1/tap_RAM/RAM_reg_0_15_18_18/SP
  -------------------------------------------------------------------
                         required time                         -0.891    
                         arrival time                           0.973    
  -------------------------------------------------------------------
                         slack                                  0.082    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         wb_clk_i
Waveform(ns):       { 0.000 5.000 }
Period(ns):         12.000
Sources:            { wb_clk_i }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location  Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         12.000      9.056                user_bram/RAM_reg/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         12.000      9.424                user_bram/RAM_reg/CLKBWRCLK
Min Period        n/a     BUFG/I              n/a            2.155         12.000      9.845                wb_clk_i_IBUF_BUFG_inst/I
Min Period        n/a     FDSE/C              n/a            1.000         12.000      11.000               cnt_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         12.000      11.000               cnt_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         12.000      11.000               cnt_reg[2]/C
Min Period        n/a     FDRE/C              n/a            1.000         12.000      11.000               cnt_reg[3]/C
Min Period        n/a     FDCE/C              n/a            1.000         12.000      11.000               U1/araddr_reg[0]/C
Min Period        n/a     FDCE/C              n/a            1.000         12.000      11.000               U1/araddr_reg[1]/C
Min Period        n/a     FDCE/C              n/a            1.000         12.000      11.000               U1/araddr_reg[2]/C
Low Pulse Width   Slow    RAMS32/CLK          n/a            1.250         7.000       5.750                U1/data_RAM/RAM_reg_0_15_0_0/SP/CLK
Low Pulse Width   Fast    RAMS32/CLK          n/a            1.250         7.000       5.750                U1/data_RAM/RAM_reg_0_15_0_0/SP/CLK
Low Pulse Width   Slow    RAMS32/CLK          n/a            1.250         7.000       5.750                U1/data_RAM/RAM_reg_0_15_10_10/SP/CLK
Low Pulse Width   Fast    RAMS32/CLK          n/a            1.250         7.000       5.750                U1/data_RAM/RAM_reg_0_15_10_10/SP/CLK
Low Pulse Width   Slow    RAMS32/CLK          n/a            1.250         7.000       5.750                U1/data_RAM/RAM_reg_0_15_11_11/SP/CLK
Low Pulse Width   Fast    RAMS32/CLK          n/a            1.250         7.000       5.750                U1/data_RAM/RAM_reg_0_15_11_11/SP/CLK
Low Pulse Width   Slow    RAMS32/CLK          n/a            1.250         7.000       5.750                U1/data_RAM/RAM_reg_0_15_12_12/SP/CLK
Low Pulse Width   Fast    RAMS32/CLK          n/a            1.250         7.000       5.750                U1/data_RAM/RAM_reg_0_15_12_12/SP/CLK
Low Pulse Width   Slow    RAMS32/CLK          n/a            1.250         7.000       5.750                U1/data_RAM/RAM_reg_0_15_13_13/SP/CLK
Low Pulse Width   Fast    RAMS32/CLK          n/a            1.250         7.000       5.750                U1/data_RAM/RAM_reg_0_15_13_13/SP/CLK
High Pulse Width  Slow    RAMS32/CLK          n/a            1.250         5.000       3.750                U1/data_RAM/RAM_reg_0_15_0_0/SP/CLK
High Pulse Width  Fast    RAMS32/CLK          n/a            1.250         5.000       3.750                U1/data_RAM/RAM_reg_0_15_0_0/SP/CLK
High Pulse Width  Slow    RAMS32/CLK          n/a            1.250         5.000       3.750                U1/data_RAM/RAM_reg_0_15_10_10/SP/CLK
High Pulse Width  Fast    RAMS32/CLK          n/a            1.250         5.000       3.750                U1/data_RAM/RAM_reg_0_15_10_10/SP/CLK
High Pulse Width  Slow    RAMS32/CLK          n/a            1.250         5.000       3.750                U1/data_RAM/RAM_reg_0_15_11_11/SP/CLK
High Pulse Width  Fast    RAMS32/CLK          n/a            1.250         5.000       3.750                U1/data_RAM/RAM_reg_0_15_11_11/SP/CLK
High Pulse Width  Slow    RAMS32/CLK          n/a            1.250         5.000       3.750                U1/data_RAM/RAM_reg_0_15_12_12/SP/CLK
High Pulse Width  Fast    RAMS32/CLK          n/a            1.250         5.000       3.750                U1/data_RAM/RAM_reg_0_15_12_12/SP/CLK
High Pulse Width  Slow    RAMS32/CLK          n/a            1.250         5.000       3.750                U1/data_RAM/RAM_reg_0_15_13_13/SP/CLK
High Pulse Width  Fast    RAMS32/CLK          n/a            1.250         5.000       3.750                U1/data_RAM/RAM_reg_0_15_13_13/SP/CLK



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay            33 Endpoints
Min Delay            33 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 wbs_adr_i[28]
                            (input port)
  Destination:            wbs_dat_o[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.003ns  (logic 4.102ns (51.260%)  route 3.900ns (48.740%))
  Logic Levels:           6  (IBUF=1 LUT4=1 LUT6=3 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  wbs_adr_i[28] (IN)
                         net (fo=0)                   0.000     0.000    wbs_adr_i[28]
                                                                      r  wbs_adr_i_IBUF[28]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  wbs_adr_i_IBUF[28]_inst/O
                         net (fo=5, unplaced)         0.800     1.771    U1/wbs_adr_i_IBUF[28]
                                                                      r  U1/wbs_dat_o_OBUF[31]_inst_i_4/I3
                         LUT4 (Prop_lut4_I3_O)        0.124     1.895 r  U1/wbs_dat_o_OBUF[31]_inst_i_4/O
                         net (fo=12, unplaced)        0.497     2.392    U1/fir_DUT/wdata_reg[31]_0
                                                                      r  U1/fir_DUT/wbs_dat_o_OBUF[0]_inst_i_6/I4
                         LUT6 (Prop_lut6_I4_O)        0.124     2.516 f  U1/fir_DUT/wbs_dat_o_OBUF[0]_inst_i_6/O
                         net (fo=1, unplaced)         0.902     3.418    U1/fir_DUT/wbs_dat_o_OBUF[0]_inst_i_6_n_0
                                                                      f  U1/fir_DUT/wbs_dat_o_OBUF[0]_inst_i_4/I0
                         LUT6 (Prop_lut6_I0_O)        0.124     3.542 f  U1/fir_DUT/wbs_dat_o_OBUF[0]_inst_i_4/O
                         net (fo=1, unplaced)         0.902     4.444    U1/fir_DUT/wbs_dat_o_OBUF[0]_inst_i_4_n_0
                                                                      f  U1/fir_DUT/wbs_dat_o_OBUF[0]_inst_i_1/I2
                         LUT6 (Prop_lut6_I2_O)        0.124     4.568 r  U1/fir_DUT/wbs_dat_o_OBUF[0]_inst_i_1/O
                         net (fo=1, unplaced)         0.800     5.368    wbs_dat_o_OBUF[0]
                                                                      r  wbs_dat_o_OBUF[0]_inst/I
                         OBUF (Prop_obuf_I_O)         2.634     8.003 r  wbs_dat_o_OBUF[0]_inst/O
                         net (fo=0)                   0.000     8.003    wbs_dat_o[0]
                                                                      r  wbs_dat_o[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 wbs_adr_i[13]
                            (input port)
  Destination:            wbs_ack_o
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.768ns  (logic 4.102ns (52.811%)  route 3.665ns (47.189%))
  Logic Levels:           6  (IBUF=1 LUT4=1 LUT6=3 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 f  wbs_adr_i[13] (IN)
                         net (fo=0)                   0.000     0.000    wbs_adr_i[13]
                                                                      f  wbs_adr_i_IBUF[13]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 f  wbs_adr_i_IBUF[13]_inst/O
                         net (fo=2, unplaced)         0.800     1.771    U1/wbs_adr_i_IBUF[13]
                                                                      f  U1/ss_tvalid_i_7/I3
                         LUT4 (Prop_lut4_I3_O)        0.124     1.895 f  U1/ss_tvalid_i_7/O
                         net (fo=3, unplaced)         1.129     3.024    U1/ss_tvalid_i_7_n_0
                                                                      f  U1/wbs_ack_o_OBUF_inst_i_8/I1
                         LUT6 (Prop_lut6_I1_O)        0.124     3.148 r  U1/wbs_ack_o_OBUF_inst_i_8/O
                         net (fo=5, unplaced)         0.447     3.595    U1/fir_DUT/cnt_reg[3]_4
                                                                      r  U1/fir_DUT/wbs_ack_o_OBUF_inst_i_2/I3
                         LUT6 (Prop_lut6_I3_O)        0.124     3.719 r  U1/fir_DUT/wbs_ack_o_OBUF_inst_i_2/O
                         net (fo=9, unplaced)         0.490     4.209    U1/fir_DUT/wbs_ack_o_OBUF_inst_i_2_n_0
                                                                      r  U1/fir_DUT/wbs_ack_o_OBUF_inst_i_1/I0
                         LUT6 (Prop_lut6_I0_O)        0.124     4.333 r  U1/fir_DUT/wbs_ack_o_OBUF_inst_i_1/O
                         net (fo=1, unplaced)         0.800     5.133    wbs_ack_o_OBUF
                                                                      r  wbs_ack_o_OBUF_inst/I
                         OBUF (Prop_obuf_I_O)         2.634     7.768 r  wbs_ack_o_OBUF_inst/O
                         net (fo=0)                   0.000     7.768    wbs_ack_o
                                                                      r  wbs_ack_o (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 wbs_adr_i[26]
                            (input port)
  Destination:            wbs_dat_o[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.507ns  (logic 3.978ns (52.996%)  route 3.528ns (47.004%))
  Logic Levels:           5  (IBUF=1 LUT4=1 LUT5=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 f  wbs_adr_i[26] (IN)
                         net (fo=0)                   0.000     0.000    wbs_adr_i[26]
                                                                      f  wbs_adr_i_IBUF[26]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 f  wbs_adr_i_IBUF[26]_inst/O
                         net (fo=1, unplaced)         0.800     1.771    U1/wbs_adr_i_IBUF[26]
                                                                      f  U1/wbs_ack_o_OBUF_inst_i_11/I3
                         LUT4 (Prop_lut4_I3_O)        0.124     1.895 r  U1/wbs_ack_o_OBUF_inst_i_11/O
                         net (fo=16, unplaced)        0.956     2.851    U1/fir_DUT/wdata_reg[31]
                                                                      r  U1/fir_DUT/wbs_dat_o_OBUF[31]_inst_i_2/I1
                         LUT5 (Prop_lut5_I1_O)        0.124     2.975 r  U1/fir_DUT/wbs_dat_o_OBUF[31]_inst_i_2/O
                         net (fo=32, unplaced)        0.973     3.948    U1/fir_DUT/wbs_dat_o_OBUF[31]_inst_i_2_n_0
                                                                      r  U1/fir_DUT/wbs_dat_o_OBUF[1]_inst_i_1/I0
                         LUT5 (Prop_lut5_I0_O)        0.124     4.072 r  U1/fir_DUT/wbs_dat_o_OBUF[1]_inst_i_1/O
                         net (fo=1, unplaced)         0.800     4.872    wbs_dat_o_OBUF[1]
                                                                      r  wbs_dat_o_OBUF[1]_inst/I
                         OBUF (Prop_obuf_I_O)         2.634     7.507 r  wbs_dat_o_OBUF[1]_inst/O
                         net (fo=0)                   0.000     7.507    wbs_dat_o[1]
                                                                      r  wbs_dat_o[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 wbs_adr_i[26]
                            (input port)
  Destination:            wbs_dat_o[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.507ns  (logic 3.978ns (52.996%)  route 3.528ns (47.004%))
  Logic Levels:           5  (IBUF=1 LUT4=1 LUT5=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 f  wbs_adr_i[26] (IN)
                         net (fo=0)                   0.000     0.000    wbs_adr_i[26]
                                                                      f  wbs_adr_i_IBUF[26]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 f  wbs_adr_i_IBUF[26]_inst/O
                         net (fo=1, unplaced)         0.800     1.771    U1/wbs_adr_i_IBUF[26]
                                                                      f  U1/wbs_ack_o_OBUF_inst_i_11/I3
                         LUT4 (Prop_lut4_I3_O)        0.124     1.895 r  U1/wbs_ack_o_OBUF_inst_i_11/O
                         net (fo=16, unplaced)        0.956     2.851    U1/fir_DUT/wdata_reg[31]
                                                                      r  U1/fir_DUT/wbs_dat_o_OBUF[31]_inst_i_2/I1
                         LUT5 (Prop_lut5_I1_O)        0.124     2.975 r  U1/fir_DUT/wbs_dat_o_OBUF[31]_inst_i_2/O
                         net (fo=32, unplaced)        0.973     3.948    U1/fir_DUT/wbs_dat_o_OBUF[31]_inst_i_2_n_0
                                                                      r  U1/fir_DUT/wbs_dat_o_OBUF[2]_inst_i_1/I0
                         LUT5 (Prop_lut5_I0_O)        0.124     4.072 r  U1/fir_DUT/wbs_dat_o_OBUF[2]_inst_i_1/O
                         net (fo=1, unplaced)         0.800     4.872    wbs_dat_o_OBUF[2]
                                                                      r  wbs_dat_o_OBUF[2]_inst/I
                         OBUF (Prop_obuf_I_O)         2.634     7.507 r  wbs_dat_o_OBUF[2]_inst/O
                         net (fo=0)                   0.000     7.507    wbs_dat_o[2]
                                                                      r  wbs_dat_o[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 wbs_adr_i[26]
                            (input port)
  Destination:            wbs_dat_o[10]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.255ns  (logic 4.102ns (56.546%)  route 3.152ns (43.454%))
  Logic Levels:           6  (IBUF=1 LUT4=2 LUT5=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 f  wbs_adr_i[26] (IN)
                         net (fo=0)                   0.000     0.000    wbs_adr_i[26]
                                                                      f  wbs_adr_i_IBUF[26]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 f  wbs_adr_i_IBUF[26]_inst/O
                         net (fo=1, unplaced)         0.800     1.771    U1/wbs_adr_i_IBUF[26]
                                                                      f  U1/wbs_ack_o_OBUF_inst_i_11/I3
                         LUT4 (Prop_lut4_I3_O)        0.124     1.895 r  U1/wbs_ack_o_OBUF_inst_i_11/O
                         net (fo=16, unplaced)        0.503     2.398    U1/wbs_ack_o_OBUF_inst_i_11_n_0
                                                                      r  U1/wbs_ack_o_OBUF_inst_i_5/I4
                         LUT5 (Prop_lut5_I4_O)        0.124     2.522 r  U1/wbs_ack_o_OBUF_inst_i_5/O
                         net (fo=160, unplaced)       0.530     3.052    U1/fir_DUT/awaddr_reg[4]
                                                                      r  U1/fir_DUT/wbs_dat_o_OBUF[31]_inst_i_3/I1
                         LUT4 (Prop_lut4_I1_O)        0.124     3.176 r  U1/fir_DUT/wbs_dat_o_OBUF[31]_inst_i_3/O
                         net (fo=32, unplaced)        0.520     3.696    U1/fir_DUT/wbs_dat_o_OBUF[31]_inst_i_3_n_0
                                                                      r  U1/fir_DUT/wbs_dat_o_OBUF[10]_inst_i_1/I5
                         LUT6 (Prop_lut6_I5_O)        0.124     3.820 r  U1/fir_DUT/wbs_dat_o_OBUF[10]_inst_i_1/O
                         net (fo=1, unplaced)         0.800     4.620    wbs_dat_o_OBUF[10]
                                                                      r  wbs_dat_o_OBUF[10]_inst/I
                         OBUF (Prop_obuf_I_O)         2.634     7.255 r  wbs_dat_o_OBUF[10]_inst/O
                         net (fo=0)                   0.000     7.255    wbs_dat_o[10]
                                                                      r  wbs_dat_o[10] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 wbs_adr_i[26]
                            (input port)
  Destination:            wbs_dat_o[11]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.255ns  (logic 4.102ns (56.546%)  route 3.152ns (43.454%))
  Logic Levels:           6  (IBUF=1 LUT4=2 LUT5=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 f  wbs_adr_i[26] (IN)
                         net (fo=0)                   0.000     0.000    wbs_adr_i[26]
                                                                      f  wbs_adr_i_IBUF[26]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 f  wbs_adr_i_IBUF[26]_inst/O
                         net (fo=1, unplaced)         0.800     1.771    U1/wbs_adr_i_IBUF[26]
                                                                      f  U1/wbs_ack_o_OBUF_inst_i_11/I3
                         LUT4 (Prop_lut4_I3_O)        0.124     1.895 r  U1/wbs_ack_o_OBUF_inst_i_11/O
                         net (fo=16, unplaced)        0.503     2.398    U1/wbs_ack_o_OBUF_inst_i_11_n_0
                                                                      r  U1/wbs_ack_o_OBUF_inst_i_5/I4
                         LUT5 (Prop_lut5_I4_O)        0.124     2.522 r  U1/wbs_ack_o_OBUF_inst_i_5/O
                         net (fo=160, unplaced)       0.530     3.052    U1/fir_DUT/awaddr_reg[4]
                                                                      r  U1/fir_DUT/wbs_dat_o_OBUF[31]_inst_i_3/I1
                         LUT4 (Prop_lut4_I1_O)        0.124     3.176 r  U1/fir_DUT/wbs_dat_o_OBUF[31]_inst_i_3/O
                         net (fo=32, unplaced)        0.520     3.696    U1/fir_DUT/wbs_dat_o_OBUF[31]_inst_i_3_n_0
                                                                      r  U1/fir_DUT/wbs_dat_o_OBUF[11]_inst_i_1/I5
                         LUT6 (Prop_lut6_I5_O)        0.124     3.820 r  U1/fir_DUT/wbs_dat_o_OBUF[11]_inst_i_1/O
                         net (fo=1, unplaced)         0.800     4.620    wbs_dat_o_OBUF[11]
                                                                      r  wbs_dat_o_OBUF[11]_inst/I
                         OBUF (Prop_obuf_I_O)         2.634     7.255 r  wbs_dat_o_OBUF[11]_inst/O
                         net (fo=0)                   0.000     7.255    wbs_dat_o[11]
                                                                      r  wbs_dat_o[11] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 wbs_adr_i[26]
                            (input port)
  Destination:            wbs_dat_o[12]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.255ns  (logic 4.102ns (56.546%)  route 3.152ns (43.454%))
  Logic Levels:           6  (IBUF=1 LUT4=2 LUT5=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 f  wbs_adr_i[26] (IN)
                         net (fo=0)                   0.000     0.000    wbs_adr_i[26]
                                                                      f  wbs_adr_i_IBUF[26]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 f  wbs_adr_i_IBUF[26]_inst/O
                         net (fo=1, unplaced)         0.800     1.771    U1/wbs_adr_i_IBUF[26]
                                                                      f  U1/wbs_ack_o_OBUF_inst_i_11/I3
                         LUT4 (Prop_lut4_I3_O)        0.124     1.895 r  U1/wbs_ack_o_OBUF_inst_i_11/O
                         net (fo=16, unplaced)        0.503     2.398    U1/wbs_ack_o_OBUF_inst_i_11_n_0
                                                                      r  U1/wbs_ack_o_OBUF_inst_i_5/I4
                         LUT5 (Prop_lut5_I4_O)        0.124     2.522 r  U1/wbs_ack_o_OBUF_inst_i_5/O
                         net (fo=160, unplaced)       0.530     3.052    U1/fir_DUT/awaddr_reg[4]
                                                                      r  U1/fir_DUT/wbs_dat_o_OBUF[31]_inst_i_3/I1
                         LUT4 (Prop_lut4_I1_O)        0.124     3.176 r  U1/fir_DUT/wbs_dat_o_OBUF[31]_inst_i_3/O
                         net (fo=32, unplaced)        0.520     3.696    U1/fir_DUT/wbs_dat_o_OBUF[31]_inst_i_3_n_0
                                                                      r  U1/fir_DUT/wbs_dat_o_OBUF[12]_inst_i_1/I5
                         LUT6 (Prop_lut6_I5_O)        0.124     3.820 r  U1/fir_DUT/wbs_dat_o_OBUF[12]_inst_i_1/O
                         net (fo=1, unplaced)         0.800     4.620    wbs_dat_o_OBUF[12]
                                                                      r  wbs_dat_o_OBUF[12]_inst/I
                         OBUF (Prop_obuf_I_O)         2.634     7.255 r  wbs_dat_o_OBUF[12]_inst/O
                         net (fo=0)                   0.000     7.255    wbs_dat_o[12]
                                                                      r  wbs_dat_o[12] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 wbs_adr_i[26]
                            (input port)
  Destination:            wbs_dat_o[13]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.255ns  (logic 4.102ns (56.546%)  route 3.152ns (43.454%))
  Logic Levels:           6  (IBUF=1 LUT4=2 LUT5=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 f  wbs_adr_i[26] (IN)
                         net (fo=0)                   0.000     0.000    wbs_adr_i[26]
                                                                      f  wbs_adr_i_IBUF[26]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 f  wbs_adr_i_IBUF[26]_inst/O
                         net (fo=1, unplaced)         0.800     1.771    U1/wbs_adr_i_IBUF[26]
                                                                      f  U1/wbs_ack_o_OBUF_inst_i_11/I3
                         LUT4 (Prop_lut4_I3_O)        0.124     1.895 r  U1/wbs_ack_o_OBUF_inst_i_11/O
                         net (fo=16, unplaced)        0.503     2.398    U1/wbs_ack_o_OBUF_inst_i_11_n_0
                                                                      r  U1/wbs_ack_o_OBUF_inst_i_5/I4
                         LUT5 (Prop_lut5_I4_O)        0.124     2.522 r  U1/wbs_ack_o_OBUF_inst_i_5/O
                         net (fo=160, unplaced)       0.530     3.052    U1/fir_DUT/awaddr_reg[4]
                                                                      r  U1/fir_DUT/wbs_dat_o_OBUF[31]_inst_i_3/I1
                         LUT4 (Prop_lut4_I1_O)        0.124     3.176 r  U1/fir_DUT/wbs_dat_o_OBUF[31]_inst_i_3/O
                         net (fo=32, unplaced)        0.520     3.696    U1/fir_DUT/wbs_dat_o_OBUF[31]_inst_i_3_n_0
                                                                      r  U1/fir_DUT/wbs_dat_o_OBUF[13]_inst_i_1/I5
                         LUT6 (Prop_lut6_I5_O)        0.124     3.820 r  U1/fir_DUT/wbs_dat_o_OBUF[13]_inst_i_1/O
                         net (fo=1, unplaced)         0.800     4.620    wbs_dat_o_OBUF[13]
                                                                      r  wbs_dat_o_OBUF[13]_inst/I
                         OBUF (Prop_obuf_I_O)         2.634     7.255 r  wbs_dat_o_OBUF[13]_inst/O
                         net (fo=0)                   0.000     7.255    wbs_dat_o[13]
                                                                      r  wbs_dat_o[13] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 wbs_adr_i[26]
                            (input port)
  Destination:            wbs_dat_o[14]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.255ns  (logic 4.102ns (56.546%)  route 3.152ns (43.454%))
  Logic Levels:           6  (IBUF=1 LUT4=2 LUT5=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 f  wbs_adr_i[26] (IN)
                         net (fo=0)                   0.000     0.000    wbs_adr_i[26]
                                                                      f  wbs_adr_i_IBUF[26]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 f  wbs_adr_i_IBUF[26]_inst/O
                         net (fo=1, unplaced)         0.800     1.771    U1/wbs_adr_i_IBUF[26]
                                                                      f  U1/wbs_ack_o_OBUF_inst_i_11/I3
                         LUT4 (Prop_lut4_I3_O)        0.124     1.895 r  U1/wbs_ack_o_OBUF_inst_i_11/O
                         net (fo=16, unplaced)        0.503     2.398    U1/wbs_ack_o_OBUF_inst_i_11_n_0
                                                                      r  U1/wbs_ack_o_OBUF_inst_i_5/I4
                         LUT5 (Prop_lut5_I4_O)        0.124     2.522 r  U1/wbs_ack_o_OBUF_inst_i_5/O
                         net (fo=160, unplaced)       0.530     3.052    U1/fir_DUT/awaddr_reg[4]
                                                                      r  U1/fir_DUT/wbs_dat_o_OBUF[31]_inst_i_3/I1
                         LUT4 (Prop_lut4_I1_O)        0.124     3.176 r  U1/fir_DUT/wbs_dat_o_OBUF[31]_inst_i_3/O
                         net (fo=32, unplaced)        0.520     3.696    U1/fir_DUT/wbs_dat_o_OBUF[31]_inst_i_3_n_0
                                                                      r  U1/fir_DUT/wbs_dat_o_OBUF[14]_inst_i_1/I5
                         LUT6 (Prop_lut6_I5_O)        0.124     3.820 r  U1/fir_DUT/wbs_dat_o_OBUF[14]_inst_i_1/O
                         net (fo=1, unplaced)         0.800     4.620    wbs_dat_o_OBUF[14]
                                                                      r  wbs_dat_o_OBUF[14]_inst/I
                         OBUF (Prop_obuf_I_O)         2.634     7.255 r  wbs_dat_o_OBUF[14]_inst/O
                         net (fo=0)                   0.000     7.255    wbs_dat_o[14]
                                                                      r  wbs_dat_o[14] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 wbs_adr_i[26]
                            (input port)
  Destination:            wbs_dat_o[15]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.255ns  (logic 4.102ns (56.546%)  route 3.152ns (43.454%))
  Logic Levels:           6  (IBUF=1 LUT4=2 LUT5=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 f  wbs_adr_i[26] (IN)
                         net (fo=0)                   0.000     0.000    wbs_adr_i[26]
                                                                      f  wbs_adr_i_IBUF[26]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 f  wbs_adr_i_IBUF[26]_inst/O
                         net (fo=1, unplaced)         0.800     1.771    U1/wbs_adr_i_IBUF[26]
                                                                      f  U1/wbs_ack_o_OBUF_inst_i_11/I3
                         LUT4 (Prop_lut4_I3_O)        0.124     1.895 r  U1/wbs_ack_o_OBUF_inst_i_11/O
                         net (fo=16, unplaced)        0.503     2.398    U1/wbs_ack_o_OBUF_inst_i_11_n_0
                                                                      r  U1/wbs_ack_o_OBUF_inst_i_5/I4
                         LUT5 (Prop_lut5_I4_O)        0.124     2.522 r  U1/wbs_ack_o_OBUF_inst_i_5/O
                         net (fo=160, unplaced)       0.530     3.052    U1/fir_DUT/awaddr_reg[4]
                                                                      r  U1/fir_DUT/wbs_dat_o_OBUF[31]_inst_i_3/I1
                         LUT4 (Prop_lut4_I1_O)        0.124     3.176 r  U1/fir_DUT/wbs_dat_o_OBUF[31]_inst_i_3/O
                         net (fo=32, unplaced)        0.520     3.696    U1/fir_DUT/wbs_dat_o_OBUF[31]_inst_i_3_n_0
                                                                      r  U1/fir_DUT/wbs_dat_o_OBUF[15]_inst_i_1/I5
                         LUT6 (Prop_lut6_I5_O)        0.124     3.820 r  U1/fir_DUT/wbs_dat_o_OBUF[15]_inst_i_1/O
                         net (fo=1, unplaced)         0.800     4.620    wbs_dat_o_OBUF[15]
                                                                      r  wbs_dat_o_OBUF[15]_inst/I
                         OBUF (Prop_obuf_I_O)         2.634     7.255 r  wbs_dat_o_OBUF[15]_inst/O
                         net (fo=0)                   0.000     7.255    wbs_dat_o[15]
                                                                      r  wbs_dat_o[15] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 wbs_adr_i[31]
                            (input port)
  Destination:            wbs_ack_o
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.339ns  (logic 1.442ns (61.630%)  route 0.898ns (38.370%))
  Logic Levels:           4  (IBUF=1 LUT5=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 f  wbs_adr_i[31] (IN)
                         net (fo=0)                   0.000     0.000    wbs_adr_i[31]
                                                                      f  wbs_adr_i_IBUF[31]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 f  wbs_adr_i_IBUF[31]_inst/O
                         net (fo=5, unplaced)         0.337     0.538    U1/wbs_adr_i_IBUF[31]
                                                                      f  U1/wbs_ack_o_OBUF_inst_i_5/I3
                         LUT5 (Prop_lut5_I3_O)        0.045     0.583 r  U1/wbs_ack_o_OBUF_inst_i_5/O
                         net (fo=160, unplaced)       0.223     0.806    U1/fir_DUT/awaddr_reg[4]
                                                                      r  U1/fir_DUT/wbs_ack_o_OBUF_inst_i_1/I3
                         LUT6 (Prop_lut6_I3_O)        0.045     0.851 r  U1/fir_DUT/wbs_ack_o_OBUF_inst_i_1/O
                         net (fo=1, unplaced)         0.337     1.188    wbs_ack_o_OBUF
                                                                      r  wbs_ack_o_OBUF_inst/I
                         OBUF (Prop_obuf_I_O)         1.151     2.339 r  wbs_ack_o_OBUF_inst/O
                         net (fo=0)                   0.000     2.339    wbs_ack_o
                                                                      r  wbs_ack_o (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 wbs_adr_i[4]
                            (input port)
  Destination:            wbs_dat_o[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.396ns  (logic 1.442ns (60.166%)  route 0.955ns (39.834%))
  Logic Levels:           4  (IBUF=1 LUT6=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  wbs_adr_i[4] (IN)
                         net (fo=0)                   0.000     0.000    wbs_adr_i[4]
                                                                      r  wbs_adr_i_IBUF[4]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  wbs_adr_i_IBUF[4]_inst/O
                         net (fo=11, unplaced)        0.337     0.538    U1/wbs_adr_i_IBUF[4]
                                                                      r  U1/wbs_dat_o_OBUF[0]_inst_i_3/I4
                         LUT6 (Prop_lut6_I4_O)        0.045     0.583 f  U1/wbs_dat_o_OBUF[0]_inst_i_3/O
                         net (fo=1, unplaced)         0.280     0.863    U1/fir_DUT/wbs_dat_o[0]
                                                                      f  U1/fir_DUT/wbs_dat_o_OBUF[0]_inst_i_1/I1
                         LUT6 (Prop_lut6_I1_O)        0.045     0.908 r  U1/fir_DUT/wbs_dat_o_OBUF[0]_inst_i_1/O
                         net (fo=1, unplaced)         0.337     1.245    wbs_dat_o_OBUF[0]
                                                                      r  wbs_dat_o_OBUF[0]_inst/I
                         OBUF (Prop_obuf_I_O)         1.151     2.396 r  wbs_dat_o_OBUF[0]_inst/O
                         net (fo=0)                   0.000     2.396    wbs_dat_o[0]
                                                                      r  wbs_dat_o[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 wbs_adr_i[31]
                            (input port)
  Destination:            wbs_dat_o[10]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.543ns  (logic 1.442ns (56.695%)  route 1.101ns (43.305%))
  Logic Levels:           4  (IBUF=1 LUT5=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  wbs_adr_i[31] (IN)
                         net (fo=0)                   0.000     0.000    wbs_adr_i[31]
                                                                      r  wbs_adr_i_IBUF[31]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  wbs_adr_i_IBUF[31]_inst/O
                         net (fo=5, unplaced)         0.337     0.538    U1/wbs_adr_i_IBUF[31]
                                                                      r  U1/wbs_ack_o_OBUF_inst_i_5/I3
                         LUT5 (Prop_lut5_I3_O)        0.045     0.583 f  U1/wbs_ack_o_OBUF_inst_i_5/O
                         net (fo=160, unplaced)       0.427     1.010    U1/fir_DUT/awaddr_reg[4]
                                                                      f  U1/fir_DUT/wbs_dat_o_OBUF[10]_inst_i_1/I1
                         LUT6 (Prop_lut6_I1_O)        0.045     1.055 r  U1/fir_DUT/wbs_dat_o_OBUF[10]_inst_i_1/O
                         net (fo=1, unplaced)         0.337     1.392    wbs_dat_o_OBUF[10]
                                                                      r  wbs_dat_o_OBUF[10]_inst/I
                         OBUF (Prop_obuf_I_O)         1.151     2.543 r  wbs_dat_o_OBUF[10]_inst/O
                         net (fo=0)                   0.000     2.543    wbs_dat_o[10]
                                                                      r  wbs_dat_o[10] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 wbs_adr_i[31]
                            (input port)
  Destination:            wbs_dat_o[11]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.543ns  (logic 1.442ns (56.695%)  route 1.101ns (43.305%))
  Logic Levels:           4  (IBUF=1 LUT5=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  wbs_adr_i[31] (IN)
                         net (fo=0)                   0.000     0.000    wbs_adr_i[31]
                                                                      r  wbs_adr_i_IBUF[31]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  wbs_adr_i_IBUF[31]_inst/O
                         net (fo=5, unplaced)         0.337     0.538    U1/wbs_adr_i_IBUF[31]
                                                                      r  U1/wbs_ack_o_OBUF_inst_i_5/I3
                         LUT5 (Prop_lut5_I3_O)        0.045     0.583 f  U1/wbs_ack_o_OBUF_inst_i_5/O
                         net (fo=160, unplaced)       0.427     1.010    U1/fir_DUT/awaddr_reg[4]
                                                                      f  U1/fir_DUT/wbs_dat_o_OBUF[11]_inst_i_1/I1
                         LUT6 (Prop_lut6_I1_O)        0.045     1.055 r  U1/fir_DUT/wbs_dat_o_OBUF[11]_inst_i_1/O
                         net (fo=1, unplaced)         0.337     1.392    wbs_dat_o_OBUF[11]
                                                                      r  wbs_dat_o_OBUF[11]_inst/I
                         OBUF (Prop_obuf_I_O)         1.151     2.543 r  wbs_dat_o_OBUF[11]_inst/O
                         net (fo=0)                   0.000     2.543    wbs_dat_o[11]
                                                                      r  wbs_dat_o[11] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 wbs_adr_i[31]
                            (input port)
  Destination:            wbs_dat_o[12]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.543ns  (logic 1.442ns (56.695%)  route 1.101ns (43.305%))
  Logic Levels:           4  (IBUF=1 LUT5=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  wbs_adr_i[31] (IN)
                         net (fo=0)                   0.000     0.000    wbs_adr_i[31]
                                                                      r  wbs_adr_i_IBUF[31]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  wbs_adr_i_IBUF[31]_inst/O
                         net (fo=5, unplaced)         0.337     0.538    U1/wbs_adr_i_IBUF[31]
                                                                      r  U1/wbs_ack_o_OBUF_inst_i_5/I3
                         LUT5 (Prop_lut5_I3_O)        0.045     0.583 f  U1/wbs_ack_o_OBUF_inst_i_5/O
                         net (fo=160, unplaced)       0.427     1.010    U1/fir_DUT/awaddr_reg[4]
                                                                      f  U1/fir_DUT/wbs_dat_o_OBUF[12]_inst_i_1/I1
                         LUT6 (Prop_lut6_I1_O)        0.045     1.055 r  U1/fir_DUT/wbs_dat_o_OBUF[12]_inst_i_1/O
                         net (fo=1, unplaced)         0.337     1.392    wbs_dat_o_OBUF[12]
                                                                      r  wbs_dat_o_OBUF[12]_inst/I
                         OBUF (Prop_obuf_I_O)         1.151     2.543 r  wbs_dat_o_OBUF[12]_inst/O
                         net (fo=0)                   0.000     2.543    wbs_dat_o[12]
                                                                      r  wbs_dat_o[12] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 wbs_adr_i[31]
                            (input port)
  Destination:            wbs_dat_o[13]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.543ns  (logic 1.442ns (56.695%)  route 1.101ns (43.305%))
  Logic Levels:           4  (IBUF=1 LUT5=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  wbs_adr_i[31] (IN)
                         net (fo=0)                   0.000     0.000    wbs_adr_i[31]
                                                                      r  wbs_adr_i_IBUF[31]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  wbs_adr_i_IBUF[31]_inst/O
                         net (fo=5, unplaced)         0.337     0.538    U1/wbs_adr_i_IBUF[31]
                                                                      r  U1/wbs_ack_o_OBUF_inst_i_5/I3
                         LUT5 (Prop_lut5_I3_O)        0.045     0.583 f  U1/wbs_ack_o_OBUF_inst_i_5/O
                         net (fo=160, unplaced)       0.427     1.010    U1/fir_DUT/awaddr_reg[4]
                                                                      f  U1/fir_DUT/wbs_dat_o_OBUF[13]_inst_i_1/I1
                         LUT6 (Prop_lut6_I1_O)        0.045     1.055 r  U1/fir_DUT/wbs_dat_o_OBUF[13]_inst_i_1/O
                         net (fo=1, unplaced)         0.337     1.392    wbs_dat_o_OBUF[13]
                                                                      r  wbs_dat_o_OBUF[13]_inst/I
                         OBUF (Prop_obuf_I_O)         1.151     2.543 r  wbs_dat_o_OBUF[13]_inst/O
                         net (fo=0)                   0.000     2.543    wbs_dat_o[13]
                                                                      r  wbs_dat_o[13] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 wbs_adr_i[31]
                            (input port)
  Destination:            wbs_dat_o[14]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.543ns  (logic 1.442ns (56.695%)  route 1.101ns (43.305%))
  Logic Levels:           4  (IBUF=1 LUT5=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  wbs_adr_i[31] (IN)
                         net (fo=0)                   0.000     0.000    wbs_adr_i[31]
                                                                      r  wbs_adr_i_IBUF[31]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  wbs_adr_i_IBUF[31]_inst/O
                         net (fo=5, unplaced)         0.337     0.538    U1/wbs_adr_i_IBUF[31]
                                                                      r  U1/wbs_ack_o_OBUF_inst_i_5/I3
                         LUT5 (Prop_lut5_I3_O)        0.045     0.583 f  U1/wbs_ack_o_OBUF_inst_i_5/O
                         net (fo=160, unplaced)       0.427     1.010    U1/fir_DUT/awaddr_reg[4]
                                                                      f  U1/fir_DUT/wbs_dat_o_OBUF[14]_inst_i_1/I1
                         LUT6 (Prop_lut6_I1_O)        0.045     1.055 r  U1/fir_DUT/wbs_dat_o_OBUF[14]_inst_i_1/O
                         net (fo=1, unplaced)         0.337     1.392    wbs_dat_o_OBUF[14]
                                                                      r  wbs_dat_o_OBUF[14]_inst/I
                         OBUF (Prop_obuf_I_O)         1.151     2.543 r  wbs_dat_o_OBUF[14]_inst/O
                         net (fo=0)                   0.000     2.543    wbs_dat_o[14]
                                                                      r  wbs_dat_o[14] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 wbs_adr_i[31]
                            (input port)
  Destination:            wbs_dat_o[15]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.543ns  (logic 1.442ns (56.695%)  route 1.101ns (43.305%))
  Logic Levels:           4  (IBUF=1 LUT5=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  wbs_adr_i[31] (IN)
                         net (fo=0)                   0.000     0.000    wbs_adr_i[31]
                                                                      r  wbs_adr_i_IBUF[31]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  wbs_adr_i_IBUF[31]_inst/O
                         net (fo=5, unplaced)         0.337     0.538    U1/wbs_adr_i_IBUF[31]
                                                                      r  U1/wbs_ack_o_OBUF_inst_i_5/I3
                         LUT5 (Prop_lut5_I3_O)        0.045     0.583 f  U1/wbs_ack_o_OBUF_inst_i_5/O
                         net (fo=160, unplaced)       0.427     1.010    U1/fir_DUT/awaddr_reg[4]
                                                                      f  U1/fir_DUT/wbs_dat_o_OBUF[15]_inst_i_1/I1
                         LUT6 (Prop_lut6_I1_O)        0.045     1.055 r  U1/fir_DUT/wbs_dat_o_OBUF[15]_inst_i_1/O
                         net (fo=1, unplaced)         0.337     1.392    wbs_dat_o_OBUF[15]
                                                                      r  wbs_dat_o_OBUF[15]_inst/I
                         OBUF (Prop_obuf_I_O)         1.151     2.543 r  wbs_dat_o_OBUF[15]_inst/O
                         net (fo=0)                   0.000     2.543    wbs_dat_o[15]
                                                                      r  wbs_dat_o[15] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 wbs_adr_i[31]
                            (input port)
  Destination:            wbs_dat_o[16]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.543ns  (logic 1.442ns (56.695%)  route 1.101ns (43.305%))
  Logic Levels:           4  (IBUF=1 LUT5=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  wbs_adr_i[31] (IN)
                         net (fo=0)                   0.000     0.000    wbs_adr_i[31]
                                                                      r  wbs_adr_i_IBUF[31]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  wbs_adr_i_IBUF[31]_inst/O
                         net (fo=5, unplaced)         0.337     0.538    U1/wbs_adr_i_IBUF[31]
                                                                      r  U1/wbs_ack_o_OBUF_inst_i_5/I3
                         LUT5 (Prop_lut5_I3_O)        0.045     0.583 f  U1/wbs_ack_o_OBUF_inst_i_5/O
                         net (fo=160, unplaced)       0.427     1.010    U1/fir_DUT/awaddr_reg[4]
                                                                      f  U1/fir_DUT/wbs_dat_o_OBUF[16]_inst_i_1/I1
                         LUT6 (Prop_lut6_I1_O)        0.045     1.055 r  U1/fir_DUT/wbs_dat_o_OBUF[16]_inst_i_1/O
                         net (fo=1, unplaced)         0.337     1.392    wbs_dat_o_OBUF[16]
                                                                      r  wbs_dat_o_OBUF[16]_inst/I
                         OBUF (Prop_obuf_I_O)         1.151     2.543 r  wbs_dat_o_OBUF[16]_inst/O
                         net (fo=0)                   0.000     2.543    wbs_dat_o[16]
                                                                      r  wbs_dat_o[16] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 wbs_adr_i[31]
                            (input port)
  Destination:            wbs_dat_o[17]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.543ns  (logic 1.442ns (56.695%)  route 1.101ns (43.305%))
  Logic Levels:           4  (IBUF=1 LUT5=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  wbs_adr_i[31] (IN)
                         net (fo=0)                   0.000     0.000    wbs_adr_i[31]
                                                                      r  wbs_adr_i_IBUF[31]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  wbs_adr_i_IBUF[31]_inst/O
                         net (fo=5, unplaced)         0.337     0.538    U1/wbs_adr_i_IBUF[31]
                                                                      r  U1/wbs_ack_o_OBUF_inst_i_5/I3
                         LUT5 (Prop_lut5_I3_O)        0.045     0.583 f  U1/wbs_ack_o_OBUF_inst_i_5/O
                         net (fo=160, unplaced)       0.427     1.010    U1/fir_DUT/awaddr_reg[4]
                                                                      f  U1/fir_DUT/wbs_dat_o_OBUF[17]_inst_i_1/I1
                         LUT6 (Prop_lut6_I1_O)        0.045     1.055 r  U1/fir_DUT/wbs_dat_o_OBUF[17]_inst_i_1/O
                         net (fo=1, unplaced)         0.337     1.392    wbs_dat_o_OBUF[17]
                                                                      r  wbs_dat_o_OBUF[17]_inst/I
                         OBUF (Prop_obuf_I_O)         1.151     2.543 r  wbs_dat_o_OBUF[17]_inst/O
                         net (fo=0)                   0.000     2.543    wbs_dat_o[17]
                                                                      r  wbs_dat_o[17] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  wb_clk_i
  To Clock:  

Max Delay            33 Endpoints
Min Delay            33 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 user_bram/RAM_reg/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by wb_clk_i  {rise@0.000ns fall@5.000ns period=12.000ns})
  Destination:            wbs_dat_o[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.385ns  (logic 5.336ns (72.262%)  route 2.048ns (27.738%))
  Logic Levels:           3  (LUT4=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock wb_clk_i rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  wb_clk_i (IN)
                         net (fo=0)                   0.000     0.000    wb_clk_i
                                                                      r  wb_clk_i_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  wb_clk_i_IBUF_inst/O
                         net (fo=1, unplaced)         0.800     1.771    wb_clk_i_IBUF
                                                                      r  wb_clk_i_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.101     1.872 r  wb_clk_i_IBUF_BUFG_inst/O
                         net (fo=465, unplaced)       0.584     2.456    user_bram/wb_clk_i_IBUF_BUFG
                         RAMB36E1                                     r  user_bram/RAM_reg/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
                         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[0])
                                                      2.454     4.910 r  user_bram/RAM_reg/DOBDO[0]
                         net (fo=1, unplaced)         0.800     5.710    U1/fir_DUT/DOBDO[0]
                                                                      r  U1/fir_DUT/wbs_dat_o_OBUF[0]_inst_i_5/I3
                         LUT4 (Prop_lut4_I3_O)        0.124     5.834 r  U1/fir_DUT/wbs_dat_o_OBUF[0]_inst_i_5/O
                         net (fo=1, unplaced)         0.449     6.283    U1/fir_DUT/wbs_dat_o_OBUF[0]_inst_i_5_n_0
                                                                      r  U1/fir_DUT/wbs_dat_o_OBUF[0]_inst_i_1/I5
                         LUT6 (Prop_lut6_I5_O)        0.124     6.407 r  U1/fir_DUT/wbs_dat_o_OBUF[0]_inst_i_1/O
                         net (fo=1, unplaced)         0.800     7.207    wbs_dat_o_OBUF[0]
                                                                      r  wbs_dat_o_OBUF[0]_inst/I
                         OBUF (Prop_obuf_I_O)         2.634     9.841 r  wbs_dat_o_OBUF[0]_inst/O
                         net (fo=0)                   0.000     9.841    wbs_dat_o[0]
                                                                      r  wbs_dat_o[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 user_bram/RAM_reg/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by wb_clk_i  {rise@0.000ns fall@5.000ns period=12.000ns})
  Destination:            wbs_dat_o[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.385ns  (logic 5.336ns (72.262%)  route 2.048ns (27.738%))
  Logic Levels:           3  (LUT5=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock wb_clk_i rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  wb_clk_i (IN)
                         net (fo=0)                   0.000     0.000    wb_clk_i
                                                                      r  wb_clk_i_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  wb_clk_i_IBUF_inst/O
                         net (fo=1, unplaced)         0.800     1.771    wb_clk_i_IBUF
                                                                      r  wb_clk_i_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.101     1.872 r  wb_clk_i_IBUF_BUFG_inst/O
                         net (fo=465, unplaced)       0.584     2.456    user_bram/wb_clk_i_IBUF_BUFG
                         RAMB36E1                                     r  user_bram/RAM_reg/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
                         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[1])
                                                      2.454     4.910 r  user_bram/RAM_reg/DOBDO[1]
                         net (fo=1, unplaced)         0.800     5.710    U1/fir_DUT/DOBDO[1]
                                                                      r  U1/fir_DUT/wbs_dat_o_OBUF[1]_inst_i_2/I5
                         LUT6 (Prop_lut6_I5_O)        0.124     5.834 r  U1/fir_DUT/wbs_dat_o_OBUF[1]_inst_i_2/O
                         net (fo=1, unplaced)         0.449     6.283    U1/fir_DUT/wbs_dat_o_OBUF[1]_inst_i_2_n_0
                                                                      r  U1/fir_DUT/wbs_dat_o_OBUF[1]_inst_i_1/I4
                         LUT5 (Prop_lut5_I4_O)        0.124     6.407 r  U1/fir_DUT/wbs_dat_o_OBUF[1]_inst_i_1/O
                         net (fo=1, unplaced)         0.800     7.207    wbs_dat_o_OBUF[1]
                                                                      r  wbs_dat_o_OBUF[1]_inst/I
                         OBUF (Prop_obuf_I_O)         2.634     9.841 r  wbs_dat_o_OBUF[1]_inst/O
                         net (fo=0)                   0.000     9.841    wbs_dat_o[1]
                                                                      r  wbs_dat_o[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 user_bram/RAM_reg/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by wb_clk_i  {rise@0.000ns fall@5.000ns period=12.000ns})
  Destination:            wbs_dat_o[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.385ns  (logic 5.336ns (72.262%)  route 2.048ns (27.738%))
  Logic Levels:           3  (LUT5=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock wb_clk_i rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  wb_clk_i (IN)
                         net (fo=0)                   0.000     0.000    wb_clk_i
                                                                      r  wb_clk_i_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  wb_clk_i_IBUF_inst/O
                         net (fo=1, unplaced)         0.800     1.771    wb_clk_i_IBUF
                                                                      r  wb_clk_i_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.101     1.872 r  wb_clk_i_IBUF_BUFG_inst/O
                         net (fo=465, unplaced)       0.584     2.456    user_bram/wb_clk_i_IBUF_BUFG
                         RAMB36E1                                     r  user_bram/RAM_reg/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
                         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[2])
                                                      2.454     4.910 r  user_bram/RAM_reg/DOBDO[2]
                         net (fo=1, unplaced)         0.800     5.710    U1/fir_DUT/DOBDO[2]
                                                                      r  U1/fir_DUT/wbs_dat_o_OBUF[2]_inst_i_2/I5
                         LUT6 (Prop_lut6_I5_O)        0.124     5.834 r  U1/fir_DUT/wbs_dat_o_OBUF[2]_inst_i_2/O
                         net (fo=1, unplaced)         0.449     6.283    U1/fir_DUT/wbs_dat_o_OBUF[2]_inst_i_2_n_0
                                                                      r  U1/fir_DUT/wbs_dat_o_OBUF[2]_inst_i_1/I4
                         LUT5 (Prop_lut5_I4_O)        0.124     6.407 r  U1/fir_DUT/wbs_dat_o_OBUF[2]_inst_i_1/O
                         net (fo=1, unplaced)         0.800     7.207    wbs_dat_o_OBUF[2]
                                                                      r  wbs_dat_o_OBUF[2]_inst/I
                         OBUF (Prop_obuf_I_O)         2.634     9.841 r  wbs_dat_o_OBUF[2]_inst/O
                         net (fo=0)                   0.000     9.841    wbs_dat_o[2]
                                                                      r  wbs_dat_o[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U1/araddr_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by wb_clk_i  {rise@0.000ns fall@5.000ns period=12.000ns})
  Destination:            wbs_dat_o[10]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.002ns  (logic 3.779ns (53.976%)  route 3.223ns (46.024%))
  Logic Levels:           5  (LUT2=1 LUT4=1 LUT6=2 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock wb_clk_i rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  wb_clk_i (IN)
                         net (fo=0)                   0.000     0.000    wb_clk_i
                                                                      r  wb_clk_i_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  wb_clk_i_IBUF_inst/O
                         net (fo=1, unplaced)         0.800     1.771    wb_clk_i_IBUF
                                                                      r  wb_clk_i_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.101     1.872 r  wb_clk_i_IBUF_BUFG_inst/O
                         net (fo=465, unplaced)       0.584     2.456    U1/wb_clk_i_IBUF_BUFG
                         FDCE                                         r  U1/araddr_reg[1]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.478     2.934 r  U1/araddr_reg[1]/Q
                         net (fo=2, unplaced)         0.976     3.910    U1/fir_DUT/wbs_dat_o_OBUF[31]_inst_i_5[1]
                                                                      r  U1/fir_DUT/wbs_dat_o_OBUF[31]_inst_i_6/I0
                         LUT6 (Prop_lut6_I0_O)        0.295     4.205 r  U1/fir_DUT/wbs_dat_o_OBUF[31]_inst_i_6/O
                         net (fo=2, unplaced)         0.460     4.665    U1/fir_DUT_n_5
                                                                      r  U1/wbs_dat_o_OBUF[31]_inst_i_5/I0
                         LUT2 (Prop_lut2_I0_O)        0.124     4.789 r  U1/wbs_dat_o_OBUF[31]_inst_i_5/O
                         net (fo=3, unplaced)         0.467     5.256    U1/fir_DUT/wbs_dat_o_OBUF[0]_inst_i_1_2
                                                                      r  U1/fir_DUT/wbs_dat_o_OBUF[31]_inst_i_3/I3
                         LUT4 (Prop_lut4_I3_O)        0.124     5.380 r  U1/fir_DUT/wbs_dat_o_OBUF[31]_inst_i_3/O
                         net (fo=32, unplaced)        0.520     5.900    U1/fir_DUT/wbs_dat_o_OBUF[31]_inst_i_3_n_0
                                                                      r  U1/fir_DUT/wbs_dat_o_OBUF[10]_inst_i_1/I5
                         LUT6 (Prop_lut6_I5_O)        0.124     6.024 r  U1/fir_DUT/wbs_dat_o_OBUF[10]_inst_i_1/O
                         net (fo=1, unplaced)         0.800     6.824    wbs_dat_o_OBUF[10]
                                                                      r  wbs_dat_o_OBUF[10]_inst/I
                         OBUF (Prop_obuf_I_O)         2.634     9.459 r  wbs_dat_o_OBUF[10]_inst/O
                         net (fo=0)                   0.000     9.459    wbs_dat_o[10]
                                                                      r  wbs_dat_o[10] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U1/araddr_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by wb_clk_i  {rise@0.000ns fall@5.000ns period=12.000ns})
  Destination:            wbs_dat_o[11]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.002ns  (logic 3.779ns (53.976%)  route 3.223ns (46.024%))
  Logic Levels:           5  (LUT2=1 LUT4=1 LUT6=2 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock wb_clk_i rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  wb_clk_i (IN)
                         net (fo=0)                   0.000     0.000    wb_clk_i
                                                                      r  wb_clk_i_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  wb_clk_i_IBUF_inst/O
                         net (fo=1, unplaced)         0.800     1.771    wb_clk_i_IBUF
                                                                      r  wb_clk_i_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.101     1.872 r  wb_clk_i_IBUF_BUFG_inst/O
                         net (fo=465, unplaced)       0.584     2.456    U1/wb_clk_i_IBUF_BUFG
                         FDCE                                         r  U1/araddr_reg[1]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.478     2.934 r  U1/araddr_reg[1]/Q
                         net (fo=2, unplaced)         0.976     3.910    U1/fir_DUT/wbs_dat_o_OBUF[31]_inst_i_5[1]
                                                                      r  U1/fir_DUT/wbs_dat_o_OBUF[31]_inst_i_6/I0
                         LUT6 (Prop_lut6_I0_O)        0.295     4.205 r  U1/fir_DUT/wbs_dat_o_OBUF[31]_inst_i_6/O
                         net (fo=2, unplaced)         0.460     4.665    U1/fir_DUT_n_5
                                                                      r  U1/wbs_dat_o_OBUF[31]_inst_i_5/I0
                         LUT2 (Prop_lut2_I0_O)        0.124     4.789 r  U1/wbs_dat_o_OBUF[31]_inst_i_5/O
                         net (fo=3, unplaced)         0.467     5.256    U1/fir_DUT/wbs_dat_o_OBUF[0]_inst_i_1_2
                                                                      r  U1/fir_DUT/wbs_dat_o_OBUF[31]_inst_i_3/I3
                         LUT4 (Prop_lut4_I3_O)        0.124     5.380 r  U1/fir_DUT/wbs_dat_o_OBUF[31]_inst_i_3/O
                         net (fo=32, unplaced)        0.520     5.900    U1/fir_DUT/wbs_dat_o_OBUF[31]_inst_i_3_n_0
                                                                      r  U1/fir_DUT/wbs_dat_o_OBUF[11]_inst_i_1/I5
                         LUT6 (Prop_lut6_I5_O)        0.124     6.024 r  U1/fir_DUT/wbs_dat_o_OBUF[11]_inst_i_1/O
                         net (fo=1, unplaced)         0.800     6.824    wbs_dat_o_OBUF[11]
                                                                      r  wbs_dat_o_OBUF[11]_inst/I
                         OBUF (Prop_obuf_I_O)         2.634     9.459 r  wbs_dat_o_OBUF[11]_inst/O
                         net (fo=0)                   0.000     9.459    wbs_dat_o[11]
                                                                      r  wbs_dat_o[11] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U1/araddr_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by wb_clk_i  {rise@0.000ns fall@5.000ns period=12.000ns})
  Destination:            wbs_dat_o[12]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.002ns  (logic 3.779ns (53.976%)  route 3.223ns (46.024%))
  Logic Levels:           5  (LUT2=1 LUT4=1 LUT6=2 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock wb_clk_i rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  wb_clk_i (IN)
                         net (fo=0)                   0.000     0.000    wb_clk_i
                                                                      r  wb_clk_i_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  wb_clk_i_IBUF_inst/O
                         net (fo=1, unplaced)         0.800     1.771    wb_clk_i_IBUF
                                                                      r  wb_clk_i_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.101     1.872 r  wb_clk_i_IBUF_BUFG_inst/O
                         net (fo=465, unplaced)       0.584     2.456    U1/wb_clk_i_IBUF_BUFG
                         FDCE                                         r  U1/araddr_reg[1]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.478     2.934 r  U1/araddr_reg[1]/Q
                         net (fo=2, unplaced)         0.976     3.910    U1/fir_DUT/wbs_dat_o_OBUF[31]_inst_i_5[1]
                                                                      r  U1/fir_DUT/wbs_dat_o_OBUF[31]_inst_i_6/I0
                         LUT6 (Prop_lut6_I0_O)        0.295     4.205 r  U1/fir_DUT/wbs_dat_o_OBUF[31]_inst_i_6/O
                         net (fo=2, unplaced)         0.460     4.665    U1/fir_DUT_n_5
                                                                      r  U1/wbs_dat_o_OBUF[31]_inst_i_5/I0
                         LUT2 (Prop_lut2_I0_O)        0.124     4.789 r  U1/wbs_dat_o_OBUF[31]_inst_i_5/O
                         net (fo=3, unplaced)         0.467     5.256    U1/fir_DUT/wbs_dat_o_OBUF[0]_inst_i_1_2
                                                                      r  U1/fir_DUT/wbs_dat_o_OBUF[31]_inst_i_3/I3
                         LUT4 (Prop_lut4_I3_O)        0.124     5.380 r  U1/fir_DUT/wbs_dat_o_OBUF[31]_inst_i_3/O
                         net (fo=32, unplaced)        0.520     5.900    U1/fir_DUT/wbs_dat_o_OBUF[31]_inst_i_3_n_0
                                                                      r  U1/fir_DUT/wbs_dat_o_OBUF[12]_inst_i_1/I5
                         LUT6 (Prop_lut6_I5_O)        0.124     6.024 r  U1/fir_DUT/wbs_dat_o_OBUF[12]_inst_i_1/O
                         net (fo=1, unplaced)         0.800     6.824    wbs_dat_o_OBUF[12]
                                                                      r  wbs_dat_o_OBUF[12]_inst/I
                         OBUF (Prop_obuf_I_O)         2.634     9.459 r  wbs_dat_o_OBUF[12]_inst/O
                         net (fo=0)                   0.000     9.459    wbs_dat_o[12]
                                                                      r  wbs_dat_o[12] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U1/araddr_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by wb_clk_i  {rise@0.000ns fall@5.000ns period=12.000ns})
  Destination:            wbs_dat_o[13]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.002ns  (logic 3.779ns (53.976%)  route 3.223ns (46.024%))
  Logic Levels:           5  (LUT2=1 LUT4=1 LUT6=2 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock wb_clk_i rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  wb_clk_i (IN)
                         net (fo=0)                   0.000     0.000    wb_clk_i
                                                                      r  wb_clk_i_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  wb_clk_i_IBUF_inst/O
                         net (fo=1, unplaced)         0.800     1.771    wb_clk_i_IBUF
                                                                      r  wb_clk_i_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.101     1.872 r  wb_clk_i_IBUF_BUFG_inst/O
                         net (fo=465, unplaced)       0.584     2.456    U1/wb_clk_i_IBUF_BUFG
                         FDCE                                         r  U1/araddr_reg[1]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.478     2.934 r  U1/araddr_reg[1]/Q
                         net (fo=2, unplaced)         0.976     3.910    U1/fir_DUT/wbs_dat_o_OBUF[31]_inst_i_5[1]
                                                                      r  U1/fir_DUT/wbs_dat_o_OBUF[31]_inst_i_6/I0
                         LUT6 (Prop_lut6_I0_O)        0.295     4.205 r  U1/fir_DUT/wbs_dat_o_OBUF[31]_inst_i_6/O
                         net (fo=2, unplaced)         0.460     4.665    U1/fir_DUT_n_5
                                                                      r  U1/wbs_dat_o_OBUF[31]_inst_i_5/I0
                         LUT2 (Prop_lut2_I0_O)        0.124     4.789 r  U1/wbs_dat_o_OBUF[31]_inst_i_5/O
                         net (fo=3, unplaced)         0.467     5.256    U1/fir_DUT/wbs_dat_o_OBUF[0]_inst_i_1_2
                                                                      r  U1/fir_DUT/wbs_dat_o_OBUF[31]_inst_i_3/I3
                         LUT4 (Prop_lut4_I3_O)        0.124     5.380 r  U1/fir_DUT/wbs_dat_o_OBUF[31]_inst_i_3/O
                         net (fo=32, unplaced)        0.520     5.900    U1/fir_DUT/wbs_dat_o_OBUF[31]_inst_i_3_n_0
                                                                      r  U1/fir_DUT/wbs_dat_o_OBUF[13]_inst_i_1/I5
                         LUT6 (Prop_lut6_I5_O)        0.124     6.024 r  U1/fir_DUT/wbs_dat_o_OBUF[13]_inst_i_1/O
                         net (fo=1, unplaced)         0.800     6.824    wbs_dat_o_OBUF[13]
                                                                      r  wbs_dat_o_OBUF[13]_inst/I
                         OBUF (Prop_obuf_I_O)         2.634     9.459 r  wbs_dat_o_OBUF[13]_inst/O
                         net (fo=0)                   0.000     9.459    wbs_dat_o[13]
                                                                      r  wbs_dat_o[13] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U1/araddr_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by wb_clk_i  {rise@0.000ns fall@5.000ns period=12.000ns})
  Destination:            wbs_dat_o[14]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.002ns  (logic 3.779ns (53.976%)  route 3.223ns (46.024%))
  Logic Levels:           5  (LUT2=1 LUT4=1 LUT6=2 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock wb_clk_i rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  wb_clk_i (IN)
                         net (fo=0)                   0.000     0.000    wb_clk_i
                                                                      r  wb_clk_i_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  wb_clk_i_IBUF_inst/O
                         net (fo=1, unplaced)         0.800     1.771    wb_clk_i_IBUF
                                                                      r  wb_clk_i_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.101     1.872 r  wb_clk_i_IBUF_BUFG_inst/O
                         net (fo=465, unplaced)       0.584     2.456    U1/wb_clk_i_IBUF_BUFG
                         FDCE                                         r  U1/araddr_reg[1]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.478     2.934 r  U1/araddr_reg[1]/Q
                         net (fo=2, unplaced)         0.976     3.910    U1/fir_DUT/wbs_dat_o_OBUF[31]_inst_i_5[1]
                                                                      r  U1/fir_DUT/wbs_dat_o_OBUF[31]_inst_i_6/I0
                         LUT6 (Prop_lut6_I0_O)        0.295     4.205 r  U1/fir_DUT/wbs_dat_o_OBUF[31]_inst_i_6/O
                         net (fo=2, unplaced)         0.460     4.665    U1/fir_DUT_n_5
                                                                      r  U1/wbs_dat_o_OBUF[31]_inst_i_5/I0
                         LUT2 (Prop_lut2_I0_O)        0.124     4.789 r  U1/wbs_dat_o_OBUF[31]_inst_i_5/O
                         net (fo=3, unplaced)         0.467     5.256    U1/fir_DUT/wbs_dat_o_OBUF[0]_inst_i_1_2
                                                                      r  U1/fir_DUT/wbs_dat_o_OBUF[31]_inst_i_3/I3
                         LUT4 (Prop_lut4_I3_O)        0.124     5.380 r  U1/fir_DUT/wbs_dat_o_OBUF[31]_inst_i_3/O
                         net (fo=32, unplaced)        0.520     5.900    U1/fir_DUT/wbs_dat_o_OBUF[31]_inst_i_3_n_0
                                                                      r  U1/fir_DUT/wbs_dat_o_OBUF[14]_inst_i_1/I5
                         LUT6 (Prop_lut6_I5_O)        0.124     6.024 r  U1/fir_DUT/wbs_dat_o_OBUF[14]_inst_i_1/O
                         net (fo=1, unplaced)         0.800     6.824    wbs_dat_o_OBUF[14]
                                                                      r  wbs_dat_o_OBUF[14]_inst/I
                         OBUF (Prop_obuf_I_O)         2.634     9.459 r  wbs_dat_o_OBUF[14]_inst/O
                         net (fo=0)                   0.000     9.459    wbs_dat_o[14]
                                                                      r  wbs_dat_o[14] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U1/araddr_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by wb_clk_i  {rise@0.000ns fall@5.000ns period=12.000ns})
  Destination:            wbs_dat_o[15]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.002ns  (logic 3.779ns (53.976%)  route 3.223ns (46.024%))
  Logic Levels:           5  (LUT2=1 LUT4=1 LUT6=2 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock wb_clk_i rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  wb_clk_i (IN)
                         net (fo=0)                   0.000     0.000    wb_clk_i
                                                                      r  wb_clk_i_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  wb_clk_i_IBUF_inst/O
                         net (fo=1, unplaced)         0.800     1.771    wb_clk_i_IBUF
                                                                      r  wb_clk_i_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.101     1.872 r  wb_clk_i_IBUF_BUFG_inst/O
                         net (fo=465, unplaced)       0.584     2.456    U1/wb_clk_i_IBUF_BUFG
                         FDCE                                         r  U1/araddr_reg[1]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.478     2.934 r  U1/araddr_reg[1]/Q
                         net (fo=2, unplaced)         0.976     3.910    U1/fir_DUT/wbs_dat_o_OBUF[31]_inst_i_5[1]
                                                                      r  U1/fir_DUT/wbs_dat_o_OBUF[31]_inst_i_6/I0
                         LUT6 (Prop_lut6_I0_O)        0.295     4.205 r  U1/fir_DUT/wbs_dat_o_OBUF[31]_inst_i_6/O
                         net (fo=2, unplaced)         0.460     4.665    U1/fir_DUT_n_5
                                                                      r  U1/wbs_dat_o_OBUF[31]_inst_i_5/I0
                         LUT2 (Prop_lut2_I0_O)        0.124     4.789 r  U1/wbs_dat_o_OBUF[31]_inst_i_5/O
                         net (fo=3, unplaced)         0.467     5.256    U1/fir_DUT/wbs_dat_o_OBUF[0]_inst_i_1_2
                                                                      r  U1/fir_DUT/wbs_dat_o_OBUF[31]_inst_i_3/I3
                         LUT4 (Prop_lut4_I3_O)        0.124     5.380 r  U1/fir_DUT/wbs_dat_o_OBUF[31]_inst_i_3/O
                         net (fo=32, unplaced)        0.520     5.900    U1/fir_DUT/wbs_dat_o_OBUF[31]_inst_i_3_n_0
                                                                      r  U1/fir_DUT/wbs_dat_o_OBUF[15]_inst_i_1/I5
                         LUT6 (Prop_lut6_I5_O)        0.124     6.024 r  U1/fir_DUT/wbs_dat_o_OBUF[15]_inst_i_1/O
                         net (fo=1, unplaced)         0.800     6.824    wbs_dat_o_OBUF[15]
                                                                      r  wbs_dat_o_OBUF[15]_inst/I
                         OBUF (Prop_obuf_I_O)         2.634     9.459 r  wbs_dat_o_OBUF[15]_inst/O
                         net (fo=0)                   0.000     9.459    wbs_dat_o[15]
                                                                      r  wbs_dat_o[15] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U1/araddr_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by wb_clk_i  {rise@0.000ns fall@5.000ns period=12.000ns})
  Destination:            wbs_dat_o[16]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.002ns  (logic 3.779ns (53.976%)  route 3.223ns (46.024%))
  Logic Levels:           5  (LUT2=1 LUT4=1 LUT6=2 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock wb_clk_i rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  wb_clk_i (IN)
                         net (fo=0)                   0.000     0.000    wb_clk_i
                                                                      r  wb_clk_i_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  wb_clk_i_IBUF_inst/O
                         net (fo=1, unplaced)         0.800     1.771    wb_clk_i_IBUF
                                                                      r  wb_clk_i_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.101     1.872 r  wb_clk_i_IBUF_BUFG_inst/O
                         net (fo=465, unplaced)       0.584     2.456    U1/wb_clk_i_IBUF_BUFG
                         FDCE                                         r  U1/araddr_reg[1]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.478     2.934 r  U1/araddr_reg[1]/Q
                         net (fo=2, unplaced)         0.976     3.910    U1/fir_DUT/wbs_dat_o_OBUF[31]_inst_i_5[1]
                                                                      r  U1/fir_DUT/wbs_dat_o_OBUF[31]_inst_i_6/I0
                         LUT6 (Prop_lut6_I0_O)        0.295     4.205 r  U1/fir_DUT/wbs_dat_o_OBUF[31]_inst_i_6/O
                         net (fo=2, unplaced)         0.460     4.665    U1/fir_DUT_n_5
                                                                      r  U1/wbs_dat_o_OBUF[31]_inst_i_5/I0
                         LUT2 (Prop_lut2_I0_O)        0.124     4.789 r  U1/wbs_dat_o_OBUF[31]_inst_i_5/O
                         net (fo=3, unplaced)         0.467     5.256    U1/fir_DUT/wbs_dat_o_OBUF[0]_inst_i_1_2
                                                                      r  U1/fir_DUT/wbs_dat_o_OBUF[31]_inst_i_3/I3
                         LUT4 (Prop_lut4_I3_O)        0.124     5.380 r  U1/fir_DUT/wbs_dat_o_OBUF[31]_inst_i_3/O
                         net (fo=32, unplaced)        0.520     5.900    U1/fir_DUT/wbs_dat_o_OBUF[31]_inst_i_3_n_0
                                                                      r  U1/fir_DUT/wbs_dat_o_OBUF[16]_inst_i_1/I5
                         LUT6 (Prop_lut6_I5_O)        0.124     6.024 r  U1/fir_DUT/wbs_dat_o_OBUF[16]_inst_i_1/O
                         net (fo=1, unplaced)         0.800     6.824    wbs_dat_o_OBUF[16]
                                                                      r  wbs_dat_o_OBUF[16]_inst/I
                         OBUF (Prop_obuf_I_O)         2.634     9.459 r  wbs_dat_o_OBUF[16]_inst/O
                         net (fo=0)                   0.000     9.459    wbs_dat_o[16]
                                                                      r  wbs_dat_o[16] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 U1/tap_RAM/Do_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by wb_clk_i  {rise@0.000ns fall@5.000ns period=12.000ns})
  Destination:            wbs_dat_o[10]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.019ns  (logic 1.396ns (69.165%)  route 0.622ns (30.835%))
  Logic Levels:           2  (LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock wb_clk_i rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  wb_clk_i (IN)
                         net (fo=0)                   0.000     0.000    wb_clk_i
                                                                      r  wb_clk_i_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  wb_clk_i_IBUF_inst/O
                         net (fo=1, unplaced)         0.337     0.538    wb_clk_i_IBUF
                                                                      r  wb_clk_i_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.564 r  wb_clk_i_IBUF_BUFG_inst/O
                         net (fo=465, unplaced)       0.114     0.678    U1/tap_RAM/wb_clk_i_IBUF_BUFG
                         FDRE                                         r  U1/tap_RAM/Do_reg[10]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.147     0.825 r  U1/tap_RAM/Do_reg[10]/Q
                         net (fo=2, unplaced)         0.285     1.110    U1/fir_DUT/Do[10]
                                                                      r  U1/fir_DUT/wbs_dat_o_OBUF[10]_inst_i_1/I4
                         LUT6 (Prop_lut6_I4_O)        0.098     1.208 r  U1/fir_DUT/wbs_dat_o_OBUF[10]_inst_i_1/O
                         net (fo=1, unplaced)         0.337     1.545    wbs_dat_o_OBUF[10]
                                                                      r  wbs_dat_o_OBUF[10]_inst/I
                         OBUF (Prop_obuf_I_O)         1.151     2.696 r  wbs_dat_o_OBUF[10]_inst/O
                         net (fo=0)                   0.000     2.696    wbs_dat_o[10]
                                                                      r  wbs_dat_o[10] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U1/tap_RAM/Do_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by wb_clk_i  {rise@0.000ns fall@5.000ns period=12.000ns})
  Destination:            wbs_dat_o[11]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.019ns  (logic 1.396ns (69.165%)  route 0.622ns (30.835%))
  Logic Levels:           2  (LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock wb_clk_i rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  wb_clk_i (IN)
                         net (fo=0)                   0.000     0.000    wb_clk_i
                                                                      r  wb_clk_i_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  wb_clk_i_IBUF_inst/O
                         net (fo=1, unplaced)         0.337     0.538    wb_clk_i_IBUF
                                                                      r  wb_clk_i_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.564 r  wb_clk_i_IBUF_BUFG_inst/O
                         net (fo=465, unplaced)       0.114     0.678    U1/tap_RAM/wb_clk_i_IBUF_BUFG
                         FDRE                                         r  U1/tap_RAM/Do_reg[11]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.147     0.825 r  U1/tap_RAM/Do_reg[11]/Q
                         net (fo=2, unplaced)         0.285     1.110    U1/fir_DUT/Do[11]
                                                                      r  U1/fir_DUT/wbs_dat_o_OBUF[11]_inst_i_1/I4
                         LUT6 (Prop_lut6_I4_O)        0.098     1.208 r  U1/fir_DUT/wbs_dat_o_OBUF[11]_inst_i_1/O
                         net (fo=1, unplaced)         0.337     1.545    wbs_dat_o_OBUF[11]
                                                                      r  wbs_dat_o_OBUF[11]_inst/I
                         OBUF (Prop_obuf_I_O)         1.151     2.696 r  wbs_dat_o_OBUF[11]_inst/O
                         net (fo=0)                   0.000     2.696    wbs_dat_o[11]
                                                                      r  wbs_dat_o[11] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U1/tap_RAM/Do_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by wb_clk_i  {rise@0.000ns fall@5.000ns period=12.000ns})
  Destination:            wbs_dat_o[12]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.019ns  (logic 1.396ns (69.165%)  route 0.622ns (30.835%))
  Logic Levels:           2  (LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock wb_clk_i rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  wb_clk_i (IN)
                         net (fo=0)                   0.000     0.000    wb_clk_i
                                                                      r  wb_clk_i_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  wb_clk_i_IBUF_inst/O
                         net (fo=1, unplaced)         0.337     0.538    wb_clk_i_IBUF
                                                                      r  wb_clk_i_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.564 r  wb_clk_i_IBUF_BUFG_inst/O
                         net (fo=465, unplaced)       0.114     0.678    U1/tap_RAM/wb_clk_i_IBUF_BUFG
                         FDRE                                         r  U1/tap_RAM/Do_reg[12]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.147     0.825 r  U1/tap_RAM/Do_reg[12]/Q
                         net (fo=2, unplaced)         0.285     1.110    U1/fir_DUT/Do[12]
                                                                      r  U1/fir_DUT/wbs_dat_o_OBUF[12]_inst_i_1/I4
                         LUT6 (Prop_lut6_I4_O)        0.098     1.208 r  U1/fir_DUT/wbs_dat_o_OBUF[12]_inst_i_1/O
                         net (fo=1, unplaced)         0.337     1.545    wbs_dat_o_OBUF[12]
                                                                      r  wbs_dat_o_OBUF[12]_inst/I
                         OBUF (Prop_obuf_I_O)         1.151     2.696 r  wbs_dat_o_OBUF[12]_inst/O
                         net (fo=0)                   0.000     2.696    wbs_dat_o[12]
                                                                      r  wbs_dat_o[12] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U1/tap_RAM/Do_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by wb_clk_i  {rise@0.000ns fall@5.000ns period=12.000ns})
  Destination:            wbs_dat_o[13]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.019ns  (logic 1.396ns (69.165%)  route 0.622ns (30.835%))
  Logic Levels:           2  (LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock wb_clk_i rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  wb_clk_i (IN)
                         net (fo=0)                   0.000     0.000    wb_clk_i
                                                                      r  wb_clk_i_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  wb_clk_i_IBUF_inst/O
                         net (fo=1, unplaced)         0.337     0.538    wb_clk_i_IBUF
                                                                      r  wb_clk_i_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.564 r  wb_clk_i_IBUF_BUFG_inst/O
                         net (fo=465, unplaced)       0.114     0.678    U1/tap_RAM/wb_clk_i_IBUF_BUFG
                         FDRE                                         r  U1/tap_RAM/Do_reg[13]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.147     0.825 r  U1/tap_RAM/Do_reg[13]/Q
                         net (fo=2, unplaced)         0.285     1.110    U1/fir_DUT/Do[13]
                                                                      r  U1/fir_DUT/wbs_dat_o_OBUF[13]_inst_i_1/I4
                         LUT6 (Prop_lut6_I4_O)        0.098     1.208 r  U1/fir_DUT/wbs_dat_o_OBUF[13]_inst_i_1/O
                         net (fo=1, unplaced)         0.337     1.545    wbs_dat_o_OBUF[13]
                                                                      r  wbs_dat_o_OBUF[13]_inst/I
                         OBUF (Prop_obuf_I_O)         1.151     2.696 r  wbs_dat_o_OBUF[13]_inst/O
                         net (fo=0)                   0.000     2.696    wbs_dat_o[13]
                                                                      r  wbs_dat_o[13] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U1/tap_RAM/Do_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by wb_clk_i  {rise@0.000ns fall@5.000ns period=12.000ns})
  Destination:            wbs_dat_o[14]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.019ns  (logic 1.396ns (69.165%)  route 0.622ns (30.835%))
  Logic Levels:           2  (LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock wb_clk_i rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  wb_clk_i (IN)
                         net (fo=0)                   0.000     0.000    wb_clk_i
                                                                      r  wb_clk_i_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  wb_clk_i_IBUF_inst/O
                         net (fo=1, unplaced)         0.337     0.538    wb_clk_i_IBUF
                                                                      r  wb_clk_i_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.564 r  wb_clk_i_IBUF_BUFG_inst/O
                         net (fo=465, unplaced)       0.114     0.678    U1/tap_RAM/wb_clk_i_IBUF_BUFG
                         FDRE                                         r  U1/tap_RAM/Do_reg[14]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.147     0.825 r  U1/tap_RAM/Do_reg[14]/Q
                         net (fo=2, unplaced)         0.285     1.110    U1/fir_DUT/Do[14]
                                                                      r  U1/fir_DUT/wbs_dat_o_OBUF[14]_inst_i_1/I4
                         LUT6 (Prop_lut6_I4_O)        0.098     1.208 r  U1/fir_DUT/wbs_dat_o_OBUF[14]_inst_i_1/O
                         net (fo=1, unplaced)         0.337     1.545    wbs_dat_o_OBUF[14]
                                                                      r  wbs_dat_o_OBUF[14]_inst/I
                         OBUF (Prop_obuf_I_O)         1.151     2.696 r  wbs_dat_o_OBUF[14]_inst/O
                         net (fo=0)                   0.000     2.696    wbs_dat_o[14]
                                                                      r  wbs_dat_o[14] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U1/tap_RAM/Do_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by wb_clk_i  {rise@0.000ns fall@5.000ns period=12.000ns})
  Destination:            wbs_dat_o[15]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.019ns  (logic 1.396ns (69.165%)  route 0.622ns (30.835%))
  Logic Levels:           2  (LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock wb_clk_i rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  wb_clk_i (IN)
                         net (fo=0)                   0.000     0.000    wb_clk_i
                                                                      r  wb_clk_i_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  wb_clk_i_IBUF_inst/O
                         net (fo=1, unplaced)         0.337     0.538    wb_clk_i_IBUF
                                                                      r  wb_clk_i_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.564 r  wb_clk_i_IBUF_BUFG_inst/O
                         net (fo=465, unplaced)       0.114     0.678    U1/tap_RAM/wb_clk_i_IBUF_BUFG
                         FDRE                                         r  U1/tap_RAM/Do_reg[15]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.147     0.825 r  U1/tap_RAM/Do_reg[15]/Q
                         net (fo=2, unplaced)         0.285     1.110    U1/fir_DUT/Do[15]
                                                                      r  U1/fir_DUT/wbs_dat_o_OBUF[15]_inst_i_1/I4
                         LUT6 (Prop_lut6_I4_O)        0.098     1.208 r  U1/fir_DUT/wbs_dat_o_OBUF[15]_inst_i_1/O
                         net (fo=1, unplaced)         0.337     1.545    wbs_dat_o_OBUF[15]
                                                                      r  wbs_dat_o_OBUF[15]_inst/I
                         OBUF (Prop_obuf_I_O)         1.151     2.696 r  wbs_dat_o_OBUF[15]_inst/O
                         net (fo=0)                   0.000     2.696    wbs_dat_o[15]
                                                                      r  wbs_dat_o[15] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U1/tap_RAM/Do_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by wb_clk_i  {rise@0.000ns fall@5.000ns period=12.000ns})
  Destination:            wbs_dat_o[16]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.019ns  (logic 1.396ns (69.165%)  route 0.622ns (30.835%))
  Logic Levels:           2  (LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock wb_clk_i rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  wb_clk_i (IN)
                         net (fo=0)                   0.000     0.000    wb_clk_i
                                                                      r  wb_clk_i_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  wb_clk_i_IBUF_inst/O
                         net (fo=1, unplaced)         0.337     0.538    wb_clk_i_IBUF
                                                                      r  wb_clk_i_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.564 r  wb_clk_i_IBUF_BUFG_inst/O
                         net (fo=465, unplaced)       0.114     0.678    U1/tap_RAM/wb_clk_i_IBUF_BUFG
                         FDRE                                         r  U1/tap_RAM/Do_reg[16]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.147     0.825 r  U1/tap_RAM/Do_reg[16]/Q
                         net (fo=2, unplaced)         0.285     1.110    U1/fir_DUT/Do[16]
                                                                      r  U1/fir_DUT/wbs_dat_o_OBUF[16]_inst_i_1/I4
                         LUT6 (Prop_lut6_I4_O)        0.098     1.208 r  U1/fir_DUT/wbs_dat_o_OBUF[16]_inst_i_1/O
                         net (fo=1, unplaced)         0.337     1.545    wbs_dat_o_OBUF[16]
                                                                      r  wbs_dat_o_OBUF[16]_inst/I
                         OBUF (Prop_obuf_I_O)         1.151     2.696 r  wbs_dat_o_OBUF[16]_inst/O
                         net (fo=0)                   0.000     2.696    wbs_dat_o[16]
                                                                      r  wbs_dat_o[16] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U1/tap_RAM/Do_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by wb_clk_i  {rise@0.000ns fall@5.000ns period=12.000ns})
  Destination:            wbs_dat_o[17]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.019ns  (logic 1.396ns (69.165%)  route 0.622ns (30.835%))
  Logic Levels:           2  (LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock wb_clk_i rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  wb_clk_i (IN)
                         net (fo=0)                   0.000     0.000    wb_clk_i
                                                                      r  wb_clk_i_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  wb_clk_i_IBUF_inst/O
                         net (fo=1, unplaced)         0.337     0.538    wb_clk_i_IBUF
                                                                      r  wb_clk_i_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.564 r  wb_clk_i_IBUF_BUFG_inst/O
                         net (fo=465, unplaced)       0.114     0.678    U1/tap_RAM/wb_clk_i_IBUF_BUFG
                         FDRE                                         r  U1/tap_RAM/Do_reg[17]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.147     0.825 r  U1/tap_RAM/Do_reg[17]/Q
                         net (fo=2, unplaced)         0.285     1.110    U1/fir_DUT/Do[17]
                                                                      r  U1/fir_DUT/wbs_dat_o_OBUF[17]_inst_i_1/I4
                         LUT6 (Prop_lut6_I4_O)        0.098     1.208 r  U1/fir_DUT/wbs_dat_o_OBUF[17]_inst_i_1/O
                         net (fo=1, unplaced)         0.337     1.545    wbs_dat_o_OBUF[17]
                                                                      r  wbs_dat_o_OBUF[17]_inst/I
                         OBUF (Prop_obuf_I_O)         1.151     2.696 r  wbs_dat_o_OBUF[17]_inst/O
                         net (fo=0)                   0.000     2.696    wbs_dat_o[17]
                                                                      r  wbs_dat_o[17] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U1/tap_RAM/Do_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by wb_clk_i  {rise@0.000ns fall@5.000ns period=12.000ns})
  Destination:            wbs_dat_o[18]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.019ns  (logic 1.396ns (69.165%)  route 0.622ns (30.835%))
  Logic Levels:           2  (LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock wb_clk_i rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  wb_clk_i (IN)
                         net (fo=0)                   0.000     0.000    wb_clk_i
                                                                      r  wb_clk_i_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  wb_clk_i_IBUF_inst/O
                         net (fo=1, unplaced)         0.337     0.538    wb_clk_i_IBUF
                                                                      r  wb_clk_i_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.564 r  wb_clk_i_IBUF_BUFG_inst/O
                         net (fo=465, unplaced)       0.114     0.678    U1/tap_RAM/wb_clk_i_IBUF_BUFG
                         FDRE                                         r  U1/tap_RAM/Do_reg[18]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.147     0.825 r  U1/tap_RAM/Do_reg[18]/Q
                         net (fo=2, unplaced)         0.285     1.110    U1/fir_DUT/Do[18]
                                                                      r  U1/fir_DUT/wbs_dat_o_OBUF[18]_inst_i_1/I4
                         LUT6 (Prop_lut6_I4_O)        0.098     1.208 r  U1/fir_DUT/wbs_dat_o_OBUF[18]_inst_i_1/O
                         net (fo=1, unplaced)         0.337     1.545    wbs_dat_o_OBUF[18]
                                                                      r  wbs_dat_o_OBUF[18]_inst/I
                         OBUF (Prop_obuf_I_O)         1.151     2.696 r  wbs_dat_o_OBUF[18]_inst/O
                         net (fo=0)                   0.000     2.696    wbs_dat_o[18]
                                                                      r  wbs_dat_o[18] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U1/tap_RAM/Do_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by wb_clk_i  {rise@0.000ns fall@5.000ns period=12.000ns})
  Destination:            wbs_dat_o[19]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.019ns  (logic 1.396ns (69.165%)  route 0.622ns (30.835%))
  Logic Levels:           2  (LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock wb_clk_i rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  wb_clk_i (IN)
                         net (fo=0)                   0.000     0.000    wb_clk_i
                                                                      r  wb_clk_i_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  wb_clk_i_IBUF_inst/O
                         net (fo=1, unplaced)         0.337     0.538    wb_clk_i_IBUF
                                                                      r  wb_clk_i_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.564 r  wb_clk_i_IBUF_BUFG_inst/O
                         net (fo=465, unplaced)       0.114     0.678    U1/tap_RAM/wb_clk_i_IBUF_BUFG
                         FDRE                                         r  U1/tap_RAM/Do_reg[19]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.147     0.825 r  U1/tap_RAM/Do_reg[19]/Q
                         net (fo=2, unplaced)         0.285     1.110    U1/fir_DUT/Do[19]
                                                                      r  U1/fir_DUT/wbs_dat_o_OBUF[19]_inst_i_1/I4
                         LUT6 (Prop_lut6_I4_O)        0.098     1.208 r  U1/fir_DUT/wbs_dat_o_OBUF[19]_inst_i_1/O
                         net (fo=1, unplaced)         0.337     1.545    wbs_dat_o_OBUF[19]
                                                                      r  wbs_dat_o_OBUF[19]_inst/I
                         OBUF (Prop_obuf_I_O)         1.151     2.696 r  wbs_dat_o_OBUF[19]_inst/O
                         net (fo=0)                   0.000     2.696    wbs_dat_o[19]
                                                                      r  wbs_dat_o[19] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  wb_clk_i

Max Delay           528 Endpoints
Min Delay           528 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 wbs_adr_i[13]
                            (input port)
  Destination:            cnt_reg[0]/CE
                            (rising edge-triggered cell FDSE clocked by wb_clk_i  {rise@0.000ns fall@5.000ns period=12.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.283ns  (logic 1.468ns (27.779%)  route 3.816ns (72.221%))
  Logic Levels:           5  (IBUF=1 LUT4=1 LUT6=3)
  Clock Path Skew:        2.128ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.128ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 f  wbs_adr_i[13] (IN)
                         net (fo=0)                   0.000     0.000    wbs_adr_i[13]
                                                                      f  wbs_adr_i_IBUF[13]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 f  wbs_adr_i_IBUF[13]_inst/O
                         net (fo=2, unplaced)         0.800     1.771    U1/wbs_adr_i_IBUF[13]
                                                                      f  U1/ss_tvalid_i_7/I3
                         LUT4 (Prop_lut4_I3_O)        0.124     1.895 f  U1/ss_tvalid_i_7/O
                         net (fo=3, unplaced)         1.129     3.024    U1/ss_tvalid_i_7_n_0
                                                                      f  U1/wbs_ack_o_OBUF_inst_i_8/I1
                         LUT6 (Prop_lut6_I1_O)        0.124     3.148 r  U1/wbs_ack_o_OBUF_inst_i_8/O
                         net (fo=5, unplaced)         0.447     3.595    U1/fir_DUT/cnt_reg[3]_4
                                                                      r  U1/fir_DUT/wbs_ack_o_OBUF_inst_i_2/I3
                         LUT6 (Prop_lut6_I3_O)        0.124     3.719 r  U1/fir_DUT/wbs_ack_o_OBUF_inst_i_2/O
                         net (fo=9, unplaced)         0.943     4.662    U1/fir_DUT/wbs_ack_o_OBUF_inst_i_2_n_0
                                                                      r  U1/fir_DUT/cnt[3]_i_1/I0
                         LUT6 (Prop_lut6_I0_O)        0.124     4.786 r  U1/fir_DUT/cnt[3]_i_1/O
                         net (fo=4, unplaced)         0.497     5.283    U1_n_0
                         FDSE                                         r  cnt_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock wb_clk_i rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  wb_clk_i (IN)
                         net (fo=0)                   0.000     0.000    wb_clk_i
                                                                      r  wb_clk_i_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838     0.838 r  wb_clk_i_IBUF_inst/O
                         net (fo=1, unplaced)         0.760     1.598    wb_clk_i_IBUF
                                                                      r  wb_clk_i_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091     1.689 r  wb_clk_i_IBUF_BUFG_inst/O
                         net (fo=465, unplaced)       0.439     2.128    wb_clk_i_IBUF_BUFG
                         FDSE                                         r  cnt_reg[0]/C

Slack:                    inf
  Source:                 wbs_adr_i[13]
                            (input port)
  Destination:            cnt_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by wb_clk_i  {rise@0.000ns fall@5.000ns period=12.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.283ns  (logic 1.468ns (27.779%)  route 3.816ns (72.221%))
  Logic Levels:           5  (IBUF=1 LUT4=1 LUT6=3)
  Clock Path Skew:        2.128ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.128ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 f  wbs_adr_i[13] (IN)
                         net (fo=0)                   0.000     0.000    wbs_adr_i[13]
                                                                      f  wbs_adr_i_IBUF[13]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 f  wbs_adr_i_IBUF[13]_inst/O
                         net (fo=2, unplaced)         0.800     1.771    U1/wbs_adr_i_IBUF[13]
                                                                      f  U1/ss_tvalid_i_7/I3
                         LUT4 (Prop_lut4_I3_O)        0.124     1.895 f  U1/ss_tvalid_i_7/O
                         net (fo=3, unplaced)         1.129     3.024    U1/ss_tvalid_i_7_n_0
                                                                      f  U1/wbs_ack_o_OBUF_inst_i_8/I1
                         LUT6 (Prop_lut6_I1_O)        0.124     3.148 r  U1/wbs_ack_o_OBUF_inst_i_8/O
                         net (fo=5, unplaced)         0.447     3.595    U1/fir_DUT/cnt_reg[3]_4
                                                                      r  U1/fir_DUT/wbs_ack_o_OBUF_inst_i_2/I3
                         LUT6 (Prop_lut6_I3_O)        0.124     3.719 r  U1/fir_DUT/wbs_ack_o_OBUF_inst_i_2/O
                         net (fo=9, unplaced)         0.943     4.662    U1/fir_DUT/wbs_ack_o_OBUF_inst_i_2_n_0
                                                                      r  U1/fir_DUT/cnt[3]_i_1/I0
                         LUT6 (Prop_lut6_I0_O)        0.124     4.786 r  U1/fir_DUT/cnt[3]_i_1/O
                         net (fo=4, unplaced)         0.497     5.283    U1_n_0
                         FDRE                                         r  cnt_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock wb_clk_i rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  wb_clk_i (IN)
                         net (fo=0)                   0.000     0.000    wb_clk_i
                                                                      r  wb_clk_i_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838     0.838 r  wb_clk_i_IBUF_inst/O
                         net (fo=1, unplaced)         0.760     1.598    wb_clk_i_IBUF
                                                                      r  wb_clk_i_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091     1.689 r  wb_clk_i_IBUF_BUFG_inst/O
                         net (fo=465, unplaced)       0.439     2.128    wb_clk_i_IBUF_BUFG
                         FDRE                                         r  cnt_reg[1]/C

Slack:                    inf
  Source:                 wbs_adr_i[13]
                            (input port)
  Destination:            cnt_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by wb_clk_i  {rise@0.000ns fall@5.000ns period=12.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.283ns  (logic 1.468ns (27.779%)  route 3.816ns (72.221%))
  Logic Levels:           5  (IBUF=1 LUT4=1 LUT6=3)
  Clock Path Skew:        2.128ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.128ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 f  wbs_adr_i[13] (IN)
                         net (fo=0)                   0.000     0.000    wbs_adr_i[13]
                                                                      f  wbs_adr_i_IBUF[13]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 f  wbs_adr_i_IBUF[13]_inst/O
                         net (fo=2, unplaced)         0.800     1.771    U1/wbs_adr_i_IBUF[13]
                                                                      f  U1/ss_tvalid_i_7/I3
                         LUT4 (Prop_lut4_I3_O)        0.124     1.895 f  U1/ss_tvalid_i_7/O
                         net (fo=3, unplaced)         1.129     3.024    U1/ss_tvalid_i_7_n_0
                                                                      f  U1/wbs_ack_o_OBUF_inst_i_8/I1
                         LUT6 (Prop_lut6_I1_O)        0.124     3.148 r  U1/wbs_ack_o_OBUF_inst_i_8/O
                         net (fo=5, unplaced)         0.447     3.595    U1/fir_DUT/cnt_reg[3]_4
                                                                      r  U1/fir_DUT/wbs_ack_o_OBUF_inst_i_2/I3
                         LUT6 (Prop_lut6_I3_O)        0.124     3.719 r  U1/fir_DUT/wbs_ack_o_OBUF_inst_i_2/O
                         net (fo=9, unplaced)         0.943     4.662    U1/fir_DUT/wbs_ack_o_OBUF_inst_i_2_n_0
                                                                      r  U1/fir_DUT/cnt[3]_i_1/I0
                         LUT6 (Prop_lut6_I0_O)        0.124     4.786 r  U1/fir_DUT/cnt[3]_i_1/O
                         net (fo=4, unplaced)         0.497     5.283    U1_n_0
                         FDRE                                         r  cnt_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock wb_clk_i rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  wb_clk_i (IN)
                         net (fo=0)                   0.000     0.000    wb_clk_i
                                                                      r  wb_clk_i_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838     0.838 r  wb_clk_i_IBUF_inst/O
                         net (fo=1, unplaced)         0.760     1.598    wb_clk_i_IBUF
                                                                      r  wb_clk_i_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091     1.689 r  wb_clk_i_IBUF_BUFG_inst/O
                         net (fo=465, unplaced)       0.439     2.128    wb_clk_i_IBUF_BUFG
                         FDRE                                         r  cnt_reg[2]/C

Slack:                    inf
  Source:                 wbs_adr_i[13]
                            (input port)
  Destination:            cnt_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by wb_clk_i  {rise@0.000ns fall@5.000ns period=12.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.283ns  (logic 1.468ns (27.779%)  route 3.816ns (72.221%))
  Logic Levels:           5  (IBUF=1 LUT4=1 LUT6=3)
  Clock Path Skew:        2.128ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.128ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 f  wbs_adr_i[13] (IN)
                         net (fo=0)                   0.000     0.000    wbs_adr_i[13]
                                                                      f  wbs_adr_i_IBUF[13]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 f  wbs_adr_i_IBUF[13]_inst/O
                         net (fo=2, unplaced)         0.800     1.771    U1/wbs_adr_i_IBUF[13]
                                                                      f  U1/ss_tvalid_i_7/I3
                         LUT4 (Prop_lut4_I3_O)        0.124     1.895 f  U1/ss_tvalid_i_7/O
                         net (fo=3, unplaced)         1.129     3.024    U1/ss_tvalid_i_7_n_0
                                                                      f  U1/wbs_ack_o_OBUF_inst_i_8/I1
                         LUT6 (Prop_lut6_I1_O)        0.124     3.148 r  U1/wbs_ack_o_OBUF_inst_i_8/O
                         net (fo=5, unplaced)         0.447     3.595    U1/fir_DUT/cnt_reg[3]_4
                                                                      r  U1/fir_DUT/wbs_ack_o_OBUF_inst_i_2/I3
                         LUT6 (Prop_lut6_I3_O)        0.124     3.719 r  U1/fir_DUT/wbs_ack_o_OBUF_inst_i_2/O
                         net (fo=9, unplaced)         0.943     4.662    U1/fir_DUT/wbs_ack_o_OBUF_inst_i_2_n_0
                                                                      r  U1/fir_DUT/cnt[3]_i_1/I0
                         LUT6 (Prop_lut6_I0_O)        0.124     4.786 r  U1/fir_DUT/cnt[3]_i_1/O
                         net (fo=4, unplaced)         0.497     5.283    U1_n_0
                         FDRE                                         r  cnt_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock wb_clk_i rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  wb_clk_i (IN)
                         net (fo=0)                   0.000     0.000    wb_clk_i
                                                                      r  wb_clk_i_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838     0.838 r  wb_clk_i_IBUF_inst/O
                         net (fo=1, unplaced)         0.760     1.598    wb_clk_i_IBUF
                                                                      r  wb_clk_i_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091     1.689 r  wb_clk_i_IBUF_BUFG_inst/O
                         net (fo=465, unplaced)       0.439     2.128    wb_clk_i_IBUF_BUFG
                         FDRE                                         r  cnt_reg[3]/C

Slack:                    inf
  Source:                 wbs_adr_i[6]
                            (input port)
  Destination:            U1/rtap_cnt_reg[0]/CE
                            (rising edge-triggered cell FDCE clocked by wb_clk_i  {rise@0.000ns fall@5.000ns period=12.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.131ns  (logic 1.494ns (29.109%)  route 3.638ns (70.891%))
  Logic Levels:           5  (IBUF=1 LUT2=1 LUT5=1 LUT6=2)
  Clock Path Skew:        2.128ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.128ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 f  wbs_adr_i[6] (IN)
                         net (fo=0)                   0.000     0.000    wbs_adr_i[6]
                                                                      f  wbs_adr_i_IBUF[6]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 f  wbs_adr_i_IBUF[6]_inst/O
                         net (fo=9, unplaced)         0.800     1.771    U1/wbs_adr_i_IBUF[6]
                                                                      f  U1/wbs_dat_o_OBUF[0]_inst_i_7/I0
                         LUT2 (Prop_lut2_I0_O)        0.150     1.921 f  U1/wbs_dat_o_OBUF[0]_inst_i_7/O
                         net (fo=2, unplaced)         0.913     2.834    U1/wbs_dat_o_OBUF[0]_inst_i_7_n_0
                                                                      f  U1/wdata[31]_i_5/I0
                         LUT5 (Prop_lut5_I0_O)        0.124     2.958 r  U1/wdata[31]_i_5/O
                         net (fo=1, unplaced)         0.902     3.860    U1/wdata[31]_i_5_n_0
                                                                      r  U1/wdata[31]_i_2/I0
                         LUT6 (Prop_lut6_I0_O)        0.124     3.984 r  U1/wdata[31]_i_2/O
                         net (fo=40, unplaced)        0.526     4.510    U1/fir_DUT/rtap_cnt_reg[0]_0
                                                                      r  U1/fir_DUT/rtap_cnt[3]_i_1/I3
                         LUT6 (Prop_lut6_I3_O)        0.124     4.634 r  U1/fir_DUT/rtap_cnt[3]_i_1/O
                         net (fo=4, unplaced)         0.497     5.131    U1/rtap_cnt
                         FDCE                                         r  U1/rtap_cnt_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock wb_clk_i rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  wb_clk_i (IN)
                         net (fo=0)                   0.000     0.000    wb_clk_i
                                                                      r  wb_clk_i_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838     0.838 r  wb_clk_i_IBUF_inst/O
                         net (fo=1, unplaced)         0.760     1.598    wb_clk_i_IBUF
                                                                      r  wb_clk_i_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091     1.689 r  wb_clk_i_IBUF_BUFG_inst/O
                         net (fo=465, unplaced)       0.439     2.128    U1/wb_clk_i_IBUF_BUFG
                         FDCE                                         r  U1/rtap_cnt_reg[0]/C

Slack:                    inf
  Source:                 wbs_adr_i[6]
                            (input port)
  Destination:            U1/rtap_cnt_reg[1]/CE
                            (rising edge-triggered cell FDCE clocked by wb_clk_i  {rise@0.000ns fall@5.000ns period=12.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.131ns  (logic 1.494ns (29.109%)  route 3.638ns (70.891%))
  Logic Levels:           5  (IBUF=1 LUT2=1 LUT5=1 LUT6=2)
  Clock Path Skew:        2.128ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.128ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 f  wbs_adr_i[6] (IN)
                         net (fo=0)                   0.000     0.000    wbs_adr_i[6]
                                                                      f  wbs_adr_i_IBUF[6]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 f  wbs_adr_i_IBUF[6]_inst/O
                         net (fo=9, unplaced)         0.800     1.771    U1/wbs_adr_i_IBUF[6]
                                                                      f  U1/wbs_dat_o_OBUF[0]_inst_i_7/I0
                         LUT2 (Prop_lut2_I0_O)        0.150     1.921 f  U1/wbs_dat_o_OBUF[0]_inst_i_7/O
                         net (fo=2, unplaced)         0.913     2.834    U1/wbs_dat_o_OBUF[0]_inst_i_7_n_0
                                                                      f  U1/wdata[31]_i_5/I0
                         LUT5 (Prop_lut5_I0_O)        0.124     2.958 r  U1/wdata[31]_i_5/O
                         net (fo=1, unplaced)         0.902     3.860    U1/wdata[31]_i_5_n_0
                                                                      r  U1/wdata[31]_i_2/I0
                         LUT6 (Prop_lut6_I0_O)        0.124     3.984 r  U1/wdata[31]_i_2/O
                         net (fo=40, unplaced)        0.526     4.510    U1/fir_DUT/rtap_cnt_reg[0]_0
                                                                      r  U1/fir_DUT/rtap_cnt[3]_i_1/I3
                         LUT6 (Prop_lut6_I3_O)        0.124     4.634 r  U1/fir_DUT/rtap_cnt[3]_i_1/O
                         net (fo=4, unplaced)         0.497     5.131    U1/rtap_cnt
                         FDCE                                         r  U1/rtap_cnt_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock wb_clk_i rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  wb_clk_i (IN)
                         net (fo=0)                   0.000     0.000    wb_clk_i
                                                                      r  wb_clk_i_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838     0.838 r  wb_clk_i_IBUF_inst/O
                         net (fo=1, unplaced)         0.760     1.598    wb_clk_i_IBUF
                                                                      r  wb_clk_i_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091     1.689 r  wb_clk_i_IBUF_BUFG_inst/O
                         net (fo=465, unplaced)       0.439     2.128    U1/wb_clk_i_IBUF_BUFG
                         FDCE                                         r  U1/rtap_cnt_reg[1]/C

Slack:                    inf
  Source:                 wbs_adr_i[6]
                            (input port)
  Destination:            U1/rtap_cnt_reg[2]/CE
                            (rising edge-triggered cell FDCE clocked by wb_clk_i  {rise@0.000ns fall@5.000ns period=12.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.131ns  (logic 1.494ns (29.109%)  route 3.638ns (70.891%))
  Logic Levels:           5  (IBUF=1 LUT2=1 LUT5=1 LUT6=2)
  Clock Path Skew:        2.128ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.128ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 f  wbs_adr_i[6] (IN)
                         net (fo=0)                   0.000     0.000    wbs_adr_i[6]
                                                                      f  wbs_adr_i_IBUF[6]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 f  wbs_adr_i_IBUF[6]_inst/O
                         net (fo=9, unplaced)         0.800     1.771    U1/wbs_adr_i_IBUF[6]
                                                                      f  U1/wbs_dat_o_OBUF[0]_inst_i_7/I0
                         LUT2 (Prop_lut2_I0_O)        0.150     1.921 f  U1/wbs_dat_o_OBUF[0]_inst_i_7/O
                         net (fo=2, unplaced)         0.913     2.834    U1/wbs_dat_o_OBUF[0]_inst_i_7_n_0
                                                                      f  U1/wdata[31]_i_5/I0
                         LUT5 (Prop_lut5_I0_O)        0.124     2.958 r  U1/wdata[31]_i_5/O
                         net (fo=1, unplaced)         0.902     3.860    U1/wdata[31]_i_5_n_0
                                                                      r  U1/wdata[31]_i_2/I0
                         LUT6 (Prop_lut6_I0_O)        0.124     3.984 r  U1/wdata[31]_i_2/O
                         net (fo=40, unplaced)        0.526     4.510    U1/fir_DUT/rtap_cnt_reg[0]_0
                                                                      r  U1/fir_DUT/rtap_cnt[3]_i_1/I3
                         LUT6 (Prop_lut6_I3_O)        0.124     4.634 r  U1/fir_DUT/rtap_cnt[3]_i_1/O
                         net (fo=4, unplaced)         0.497     5.131    U1/rtap_cnt
                         FDCE                                         r  U1/rtap_cnt_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock wb_clk_i rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  wb_clk_i (IN)
                         net (fo=0)                   0.000     0.000    wb_clk_i
                                                                      r  wb_clk_i_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838     0.838 r  wb_clk_i_IBUF_inst/O
                         net (fo=1, unplaced)         0.760     1.598    wb_clk_i_IBUF
                                                                      r  wb_clk_i_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091     1.689 r  wb_clk_i_IBUF_BUFG_inst/O
                         net (fo=465, unplaced)       0.439     2.128    U1/wb_clk_i_IBUF_BUFG
                         FDCE                                         r  U1/rtap_cnt_reg[2]/C

Slack:                    inf
  Source:                 wbs_adr_i[6]
                            (input port)
  Destination:            U1/rtap_cnt_reg[3]/CE
                            (rising edge-triggered cell FDCE clocked by wb_clk_i  {rise@0.000ns fall@5.000ns period=12.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.131ns  (logic 1.494ns (29.109%)  route 3.638ns (70.891%))
  Logic Levels:           5  (IBUF=1 LUT2=1 LUT5=1 LUT6=2)
  Clock Path Skew:        2.128ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.128ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 f  wbs_adr_i[6] (IN)
                         net (fo=0)                   0.000     0.000    wbs_adr_i[6]
                                                                      f  wbs_adr_i_IBUF[6]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 f  wbs_adr_i_IBUF[6]_inst/O
                         net (fo=9, unplaced)         0.800     1.771    U1/wbs_adr_i_IBUF[6]
                                                                      f  U1/wbs_dat_o_OBUF[0]_inst_i_7/I0
                         LUT2 (Prop_lut2_I0_O)        0.150     1.921 f  U1/wbs_dat_o_OBUF[0]_inst_i_7/O
                         net (fo=2, unplaced)         0.913     2.834    U1/wbs_dat_o_OBUF[0]_inst_i_7_n_0
                                                                      f  U1/wdata[31]_i_5/I0
                         LUT5 (Prop_lut5_I0_O)        0.124     2.958 r  U1/wdata[31]_i_5/O
                         net (fo=1, unplaced)         0.902     3.860    U1/wdata[31]_i_5_n_0
                                                                      r  U1/wdata[31]_i_2/I0
                         LUT6 (Prop_lut6_I0_O)        0.124     3.984 r  U1/wdata[31]_i_2/O
                         net (fo=40, unplaced)        0.526     4.510    U1/fir_DUT/rtap_cnt_reg[0]_0
                                                                      r  U1/fir_DUT/rtap_cnt[3]_i_1/I3
                         LUT6 (Prop_lut6_I3_O)        0.124     4.634 r  U1/fir_DUT/rtap_cnt[3]_i_1/O
                         net (fo=4, unplaced)         0.497     5.131    U1/rtap_cnt
                         FDCE                                         r  U1/rtap_cnt_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock wb_clk_i rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  wb_clk_i (IN)
                         net (fo=0)                   0.000     0.000    wb_clk_i
                                                                      r  wb_clk_i_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838     0.838 r  wb_clk_i_IBUF_inst/O
                         net (fo=1, unplaced)         0.760     1.598    wb_clk_i_IBUF
                                                                      r  wb_clk_i_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091     1.689 r  wb_clk_i_IBUF_BUFG_inst/O
                         net (fo=465, unplaced)       0.439     2.128    U1/wb_clk_i_IBUF_BUFG
                         FDCE                                         r  U1/rtap_cnt_reg[3]/C

Slack:                    inf
  Source:                 wbs_adr_i[6]
                            (input port)
  Destination:            U1/wtap_cnt_reg[0]/CE
                            (rising edge-triggered cell FDCE clocked by wb_clk_i  {rise@0.000ns fall@5.000ns period=12.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.131ns  (logic 1.494ns (29.109%)  route 3.638ns (70.891%))
  Logic Levels:           5  (IBUF=1 LUT2=1 LUT5=1 LUT6=2)
  Clock Path Skew:        2.128ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.128ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 f  wbs_adr_i[6] (IN)
                         net (fo=0)                   0.000     0.000    wbs_adr_i[6]
                                                                      f  wbs_adr_i_IBUF[6]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 f  wbs_adr_i_IBUF[6]_inst/O
                         net (fo=9, unplaced)         0.800     1.771    U1/wbs_adr_i_IBUF[6]
                                                                      f  U1/wbs_dat_o_OBUF[0]_inst_i_7/I0
                         LUT2 (Prop_lut2_I0_O)        0.150     1.921 f  U1/wbs_dat_o_OBUF[0]_inst_i_7/O
                         net (fo=2, unplaced)         0.913     2.834    U1/wbs_dat_o_OBUF[0]_inst_i_7_n_0
                                                                      f  U1/wdata[31]_i_5/I0
                         LUT5 (Prop_lut5_I0_O)        0.124     2.958 r  U1/wdata[31]_i_5/O
                         net (fo=1, unplaced)         0.902     3.860    U1/wdata[31]_i_5_n_0
                                                                      r  U1/wdata[31]_i_2/I0
                         LUT6 (Prop_lut6_I0_O)        0.124     3.984 r  U1/wdata[31]_i_2/O
                         net (fo=40, unplaced)        0.526     4.510    U1/fir_DUT/rtap_cnt_reg[0]_0
                                                                      r  U1/fir_DUT/wtap_cnt[3]_i_1/I5
                         LUT6 (Prop_lut6_I5_O)        0.124     4.634 r  U1/fir_DUT/wtap_cnt[3]_i_1/O
                         net (fo=4, unplaced)         0.497     5.131    U1/fir_DUT_n_54
                         FDCE                                         r  U1/wtap_cnt_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock wb_clk_i rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  wb_clk_i (IN)
                         net (fo=0)                   0.000     0.000    wb_clk_i
                                                                      r  wb_clk_i_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838     0.838 r  wb_clk_i_IBUF_inst/O
                         net (fo=1, unplaced)         0.760     1.598    wb_clk_i_IBUF
                                                                      r  wb_clk_i_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091     1.689 r  wb_clk_i_IBUF_BUFG_inst/O
                         net (fo=465, unplaced)       0.439     2.128    U1/wb_clk_i_IBUF_BUFG
                         FDCE                                         r  U1/wtap_cnt_reg[0]/C

Slack:                    inf
  Source:                 wbs_adr_i[6]
                            (input port)
  Destination:            U1/wtap_cnt_reg[1]/CE
                            (rising edge-triggered cell FDCE clocked by wb_clk_i  {rise@0.000ns fall@5.000ns period=12.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.131ns  (logic 1.494ns (29.109%)  route 3.638ns (70.891%))
  Logic Levels:           5  (IBUF=1 LUT2=1 LUT5=1 LUT6=2)
  Clock Path Skew:        2.128ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.128ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 f  wbs_adr_i[6] (IN)
                         net (fo=0)                   0.000     0.000    wbs_adr_i[6]
                                                                      f  wbs_adr_i_IBUF[6]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 f  wbs_adr_i_IBUF[6]_inst/O
                         net (fo=9, unplaced)         0.800     1.771    U1/wbs_adr_i_IBUF[6]
                                                                      f  U1/wbs_dat_o_OBUF[0]_inst_i_7/I0
                         LUT2 (Prop_lut2_I0_O)        0.150     1.921 f  U1/wbs_dat_o_OBUF[0]_inst_i_7/O
                         net (fo=2, unplaced)         0.913     2.834    U1/wbs_dat_o_OBUF[0]_inst_i_7_n_0
                                                                      f  U1/wdata[31]_i_5/I0
                         LUT5 (Prop_lut5_I0_O)        0.124     2.958 r  U1/wdata[31]_i_5/O
                         net (fo=1, unplaced)         0.902     3.860    U1/wdata[31]_i_5_n_0
                                                                      r  U1/wdata[31]_i_2/I0
                         LUT6 (Prop_lut6_I0_O)        0.124     3.984 r  U1/wdata[31]_i_2/O
                         net (fo=40, unplaced)        0.526     4.510    U1/fir_DUT/rtap_cnt_reg[0]_0
                                                                      r  U1/fir_DUT/wtap_cnt[3]_i_1/I5
                         LUT6 (Prop_lut6_I5_O)        0.124     4.634 r  U1/fir_DUT/wtap_cnt[3]_i_1/O
                         net (fo=4, unplaced)         0.497     5.131    U1/fir_DUT_n_54
                         FDCE                                         r  U1/wtap_cnt_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock wb_clk_i rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  wb_clk_i (IN)
                         net (fo=0)                   0.000     0.000    wb_clk_i
                                                                      r  wb_clk_i_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838     0.838 r  wb_clk_i_IBUF_inst/O
                         net (fo=1, unplaced)         0.760     1.598    wb_clk_i_IBUF
                                                                      r  wb_clk_i_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091     1.689 r  wb_clk_i_IBUF_BUFG_inst/O
                         net (fo=465, unplaced)       0.439     2.128    U1/wb_clk_i_IBUF_BUFG
                         FDCE                                         r  U1/wtap_cnt_reg[1]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 wb_rst_i
                            (input port)
  Destination:            U1/araddr_reg[0]/CLR
                            (removal check against rising-edge clock wb_clk_i  {rise@0.000ns fall@5.000ns period=12.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.538ns  (logic 0.200ns (37.290%)  route 0.337ns (62.710%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.032ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 f  wb_rst_i (IN)
                         net (fo=0)                   0.000     0.000    wb_rst_i
                                                                      f  wb_rst_i_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 f  wb_rst_i_IBUF_inst/O
                         net (fo=337, unplaced)       0.337     0.538    U1/wb_rst_i_IBUF
                         FDCE                                         f  U1/araddr_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock wb_clk_i rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  wb_clk_i (IN)
                         net (fo=0)                   0.000     0.000    wb_clk_i
                                                                      r  wb_clk_i_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  wb_clk_i_IBUF_inst/O
                         net (fo=1, unplaced)         0.355     0.744    wb_clk_i_IBUF
                                                                      r  wb_clk_i_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.773 r  wb_clk_i_IBUF_BUFG_inst/O
                         net (fo=465, unplaced)       0.259     1.032    U1/wb_clk_i_IBUF_BUFG
                         FDCE                                         r  U1/araddr_reg[0]/C

Slack:                    inf
  Source:                 wb_rst_i
                            (input port)
  Destination:            U1/araddr_reg[1]/CLR
                            (removal check against rising-edge clock wb_clk_i  {rise@0.000ns fall@5.000ns period=12.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.538ns  (logic 0.200ns (37.290%)  route 0.337ns (62.710%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.032ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 f  wb_rst_i (IN)
                         net (fo=0)                   0.000     0.000    wb_rst_i
                                                                      f  wb_rst_i_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 f  wb_rst_i_IBUF_inst/O
                         net (fo=337, unplaced)       0.337     0.538    U1/wb_rst_i_IBUF
                         FDCE                                         f  U1/araddr_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock wb_clk_i rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  wb_clk_i (IN)
                         net (fo=0)                   0.000     0.000    wb_clk_i
                                                                      r  wb_clk_i_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  wb_clk_i_IBUF_inst/O
                         net (fo=1, unplaced)         0.355     0.744    wb_clk_i_IBUF
                                                                      r  wb_clk_i_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.773 r  wb_clk_i_IBUF_BUFG_inst/O
                         net (fo=465, unplaced)       0.259     1.032    U1/wb_clk_i_IBUF_BUFG
                         FDCE                                         r  U1/araddr_reg[1]/C

Slack:                    inf
  Source:                 wb_rst_i
                            (input port)
  Destination:            U1/araddr_reg[2]/CLR
                            (removal check against rising-edge clock wb_clk_i  {rise@0.000ns fall@5.000ns period=12.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.538ns  (logic 0.200ns (37.290%)  route 0.337ns (62.710%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.032ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 f  wb_rst_i (IN)
                         net (fo=0)                   0.000     0.000    wb_rst_i
                                                                      f  wb_rst_i_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 f  wb_rst_i_IBUF_inst/O
                         net (fo=337, unplaced)       0.337     0.538    U1/wb_rst_i_IBUF
                         FDCE                                         f  U1/araddr_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock wb_clk_i rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  wb_clk_i (IN)
                         net (fo=0)                   0.000     0.000    wb_clk_i
                                                                      r  wb_clk_i_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  wb_clk_i_IBUF_inst/O
                         net (fo=1, unplaced)         0.355     0.744    wb_clk_i_IBUF
                                                                      r  wb_clk_i_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.773 r  wb_clk_i_IBUF_BUFG_inst/O
                         net (fo=465, unplaced)       0.259     1.032    U1/wb_clk_i_IBUF_BUFG
                         FDCE                                         r  U1/araddr_reg[2]/C

Slack:                    inf
  Source:                 wb_rst_i
                            (input port)
  Destination:            U1/araddr_reg[3]/CLR
                            (removal check against rising-edge clock wb_clk_i  {rise@0.000ns fall@5.000ns period=12.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.538ns  (logic 0.200ns (37.290%)  route 0.337ns (62.710%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.032ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 f  wb_rst_i (IN)
                         net (fo=0)                   0.000     0.000    wb_rst_i
                                                                      f  wb_rst_i_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 f  wb_rst_i_IBUF_inst/O
                         net (fo=337, unplaced)       0.337     0.538    U1/wb_rst_i_IBUF
                         FDCE                                         f  U1/araddr_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock wb_clk_i rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  wb_clk_i (IN)
                         net (fo=0)                   0.000     0.000    wb_clk_i
                                                                      r  wb_clk_i_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  wb_clk_i_IBUF_inst/O
                         net (fo=1, unplaced)         0.355     0.744    wb_clk_i_IBUF
                                                                      r  wb_clk_i_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.773 r  wb_clk_i_IBUF_BUFG_inst/O
                         net (fo=465, unplaced)       0.259     1.032    U1/wb_clk_i_IBUF_BUFG
                         FDCE                                         r  U1/araddr_reg[3]/C

Slack:                    inf
  Source:                 wb_rst_i
                            (input port)
  Destination:            U1/araddr_reg[4]/CLR
                            (removal check against rising-edge clock wb_clk_i  {rise@0.000ns fall@5.000ns period=12.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.538ns  (logic 0.200ns (37.290%)  route 0.337ns (62.710%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.032ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 f  wb_rst_i (IN)
                         net (fo=0)                   0.000     0.000    wb_rst_i
                                                                      f  wb_rst_i_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 f  wb_rst_i_IBUF_inst/O
                         net (fo=337, unplaced)       0.337     0.538    U1/wb_rst_i_IBUF
                         FDCE                                         f  U1/araddr_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock wb_clk_i rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  wb_clk_i (IN)
                         net (fo=0)                   0.000     0.000    wb_clk_i
                                                                      r  wb_clk_i_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  wb_clk_i_IBUF_inst/O
                         net (fo=1, unplaced)         0.355     0.744    wb_clk_i_IBUF
                                                                      r  wb_clk_i_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.773 r  wb_clk_i_IBUF_BUFG_inst/O
                         net (fo=465, unplaced)       0.259     1.032    U1/wb_clk_i_IBUF_BUFG
                         FDCE                                         r  U1/araddr_reg[4]/C

Slack:                    inf
  Source:                 wb_rst_i
                            (input port)
  Destination:            U1/araddr_reg[5]/CLR
                            (removal check against rising-edge clock wb_clk_i  {rise@0.000ns fall@5.000ns period=12.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.538ns  (logic 0.200ns (37.290%)  route 0.337ns (62.710%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.032ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 f  wb_rst_i (IN)
                         net (fo=0)                   0.000     0.000    wb_rst_i
                                                                      f  wb_rst_i_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 f  wb_rst_i_IBUF_inst/O
                         net (fo=337, unplaced)       0.337     0.538    U1/wb_rst_i_IBUF
                         FDCE                                         f  U1/araddr_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock wb_clk_i rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  wb_clk_i (IN)
                         net (fo=0)                   0.000     0.000    wb_clk_i
                                                                      r  wb_clk_i_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  wb_clk_i_IBUF_inst/O
                         net (fo=1, unplaced)         0.355     0.744    wb_clk_i_IBUF
                                                                      r  wb_clk_i_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.773 r  wb_clk_i_IBUF_BUFG_inst/O
                         net (fo=465, unplaced)       0.259     1.032    U1/wb_clk_i_IBUF_BUFG
                         FDCE                                         r  U1/araddr_reg[5]/C

Slack:                    inf
  Source:                 wb_rst_i
                            (input port)
  Destination:            U1/arvalid_reg/CLR
                            (removal check against rising-edge clock wb_clk_i  {rise@0.000ns fall@5.000ns period=12.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.538ns  (logic 0.200ns (37.290%)  route 0.337ns (62.710%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.032ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 f  wb_rst_i (IN)
                         net (fo=0)                   0.000     0.000    wb_rst_i
                                                                      f  wb_rst_i_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 f  wb_rst_i_IBUF_inst/O
                         net (fo=337, unplaced)       0.337     0.538    U1/wb_rst_i_IBUF
                         FDCE                                         f  U1/arvalid_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock wb_clk_i rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  wb_clk_i (IN)
                         net (fo=0)                   0.000     0.000    wb_clk_i
                                                                      r  wb_clk_i_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  wb_clk_i_IBUF_inst/O
                         net (fo=1, unplaced)         0.355     0.744    wb_clk_i_IBUF
                                                                      r  wb_clk_i_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.773 r  wb_clk_i_IBUF_BUFG_inst/O
                         net (fo=465, unplaced)       0.259     1.032    U1/wb_clk_i_IBUF_BUFG
                         FDCE                                         r  U1/arvalid_reg/C

Slack:                    inf
  Source:                 wb_rst_i
                            (input port)
  Destination:            U1/awaddr_reg[0]/CLR
                            (removal check against rising-edge clock wb_clk_i  {rise@0.000ns fall@5.000ns period=12.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.538ns  (logic 0.200ns (37.290%)  route 0.337ns (62.710%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.032ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 f  wb_rst_i (IN)
                         net (fo=0)                   0.000     0.000    wb_rst_i
                                                                      f  wb_rst_i_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 f  wb_rst_i_IBUF_inst/O
                         net (fo=337, unplaced)       0.337     0.538    U1/wb_rst_i_IBUF
                         FDCE                                         f  U1/awaddr_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock wb_clk_i rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  wb_clk_i (IN)
                         net (fo=0)                   0.000     0.000    wb_clk_i
                                                                      r  wb_clk_i_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  wb_clk_i_IBUF_inst/O
                         net (fo=1, unplaced)         0.355     0.744    wb_clk_i_IBUF
                                                                      r  wb_clk_i_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.773 r  wb_clk_i_IBUF_BUFG_inst/O
                         net (fo=465, unplaced)       0.259     1.032    U1/wb_clk_i_IBUF_BUFG
                         FDCE                                         r  U1/awaddr_reg[0]/C

Slack:                    inf
  Source:                 wb_rst_i
                            (input port)
  Destination:            U1/awaddr_reg[1]/CLR
                            (removal check against rising-edge clock wb_clk_i  {rise@0.000ns fall@5.000ns period=12.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.538ns  (logic 0.200ns (37.290%)  route 0.337ns (62.710%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.032ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 f  wb_rst_i (IN)
                         net (fo=0)                   0.000     0.000    wb_rst_i
                                                                      f  wb_rst_i_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 f  wb_rst_i_IBUF_inst/O
                         net (fo=337, unplaced)       0.337     0.538    U1/wb_rst_i_IBUF
                         FDCE                                         f  U1/awaddr_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock wb_clk_i rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  wb_clk_i (IN)
                         net (fo=0)                   0.000     0.000    wb_clk_i
                                                                      r  wb_clk_i_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  wb_clk_i_IBUF_inst/O
                         net (fo=1, unplaced)         0.355     0.744    wb_clk_i_IBUF
                                                                      r  wb_clk_i_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.773 r  wb_clk_i_IBUF_BUFG_inst/O
                         net (fo=465, unplaced)       0.259     1.032    U1/wb_clk_i_IBUF_BUFG
                         FDCE                                         r  U1/awaddr_reg[1]/C

Slack:                    inf
  Source:                 wb_rst_i
                            (input port)
  Destination:            U1/awaddr_reg[2]/CLR
                            (removal check against rising-edge clock wb_clk_i  {rise@0.000ns fall@5.000ns period=12.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.538ns  (logic 0.200ns (37.290%)  route 0.337ns (62.710%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.032ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 f  wb_rst_i (IN)
                         net (fo=0)                   0.000     0.000    wb_rst_i
                                                                      f  wb_rst_i_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 f  wb_rst_i_IBUF_inst/O
                         net (fo=337, unplaced)       0.337     0.538    U1/wb_rst_i_IBUF
                         FDCE                                         f  U1/awaddr_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock wb_clk_i rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  wb_clk_i (IN)
                         net (fo=0)                   0.000     0.000    wb_clk_i
                                                                      r  wb_clk_i_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  wb_clk_i_IBUF_inst/O
                         net (fo=1, unplaced)         0.355     0.744    wb_clk_i_IBUF
                                                                      r  wb_clk_i_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.773 r  wb_clk_i_IBUF_BUFG_inst/O
                         net (fo=465, unplaced)       0.259     1.032    U1/wb_clk_i_IBUF_BUFG
                         FDCE                                         r  U1/awaddr_reg[2]/C





