LIBRARY IEEE;
USE IEEE.STD_LOGIC_1164.ALL;
USE IEEE.numeric_std.all;

ENTITY DataMemory IS

PORT (
CLK,RST,WE : IN std_logic;
Protect_SIG,Free_SIG : IN std_logic;
ADDRESS : IN STD_LOGIC_VECTOR(31 DOWNTO 0);
WriteData: IN STD_LOGIC_VECTOR(31 DOWNTO 0);
DATAOUT : OUT std_logic_vector(31 DOWNTO 0)
);

END ENTITY;

ARCHITECTURE ARCH OF DataMemory IS

TYPE ram_type IS ARRAY(4095 DOWNTO 0) of std_logic_vector(16 DOWNTO 0);
SIGNAL RAM : ram_type ;
SIGNAL Protect_Bit : std_logic;
BEGIN

PROCESS(CLK, RST) IS
BEGIN
if Protect_SIG = '1' then
RAM(to_integer(unsigned(ADDRESS(15 DOWNTO 0))) )(17) <= '1';
RAM(to_integer(unsigned(ADDRESS(15 DOWNTO 0))) + 1 )(17) <= '1';
end if;
if Free_SIG = '1' then
RAM(to_integer(unsigned(ADDRESS(15 DOWNTO 0))) )(17) <= '0';
RAM(to_integer(unsigned(ADDRESS(15 DOWNTO 0))) + 1 )(17) <= '0';
end if;   


Protect_Bit <= RAM(to_integer(unsigned(ADDRESS(15 DOWNTO 0))))(17);

IF RST = '1' THEN

RAM <= (OTHERS => (OTHERS => '0'));

ELSIF falling_edge(CLK) THEN
IF WE = '1'  AND Protect_bit = '0' THEN
RAM(to_integer(unsigned(ADDRESS(15 DOWNTO 0))) ) <= '0' & WriteData(31 DOWNTO 16);
RAM(to_integer(unsigned(ADDRESS(15 DOWNTO 0))) + 1 ) <='0'&  WriteData(15 DOWNTO 0);
END IF;
END IF;

END PROCESS;

--DATAOUT <= RAM(to_integer(unsigned(ADDRESS(31 DOWNTO 16)))) & RAM(to_integer(unsigned(ADDRESS(15 DOWNTO 0)))) ;


END ARCHITECTURE;
