
lab1.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000000c0  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         000011a8  080000c0  080000c0  000100c0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000030  08001268  08001268  00011268  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08001298  08001298  0002000c  2**0
                  CONTENTS
  4 .ARM          00000000  08001298  08001298  0002000c  2**0
                  CONTENTS
  5 .preinit_array 00000000  08001298  08001298  0002000c  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08001298  08001298  00011298  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  0800129c  0800129c  0001129c  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         0000000c  20000000  080012a0  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000020  2000000c  080012ac  0002000c  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  2000002c  080012ac  0002002c  2**0
                  ALLOC
 11 .ARM.attributes 00000028  00000000  00000000  0002000c  2**0
                  CONTENTS, READONLY
 12 .comment      00000043  00000000  00000000  00020034  2**0
                  CONTENTS, READONLY
 13 .debug_info   00002a96  00000000  00000000  00020077  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_abbrev 00000eea  00000000  00000000  00022b0d  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_aranges 00000388  00000000  00000000  000239f8  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_rnglists 0000027a  00000000  00000000  00023d80  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_macro  000178c8  00000000  00000000  00023ffa  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_line   00004aa6  00000000  00000000  0003b8c2  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_str    00087674  00000000  00000000  00040368  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .debug_frame  00000a20  00000000  00000000  000c79dc  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 00000056  00000000  00000000  000c83fc  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080000c0 <__do_global_dtors_aux>:
 80000c0:	b510      	push	{r4, lr}
 80000c2:	4c06      	ldr	r4, [pc, #24]	; (80000dc <__do_global_dtors_aux+0x1c>)
 80000c4:	7823      	ldrb	r3, [r4, #0]
 80000c6:	2b00      	cmp	r3, #0
 80000c8:	d107      	bne.n	80000da <__do_global_dtors_aux+0x1a>
 80000ca:	4b05      	ldr	r3, [pc, #20]	; (80000e0 <__do_global_dtors_aux+0x20>)
 80000cc:	2b00      	cmp	r3, #0
 80000ce:	d002      	beq.n	80000d6 <__do_global_dtors_aux+0x16>
 80000d0:	4804      	ldr	r0, [pc, #16]	; (80000e4 <__do_global_dtors_aux+0x24>)
 80000d2:	e000      	b.n	80000d6 <__do_global_dtors_aux+0x16>
 80000d4:	bf00      	nop
 80000d6:	2301      	movs	r3, #1
 80000d8:	7023      	strb	r3, [r4, #0]
 80000da:	bd10      	pop	{r4, pc}
 80000dc:	2000000c 	.word	0x2000000c
 80000e0:	00000000 	.word	0x00000000
 80000e4:	08001250 	.word	0x08001250

080000e8 <frame_dummy>:
 80000e8:	4b04      	ldr	r3, [pc, #16]	; (80000fc <frame_dummy+0x14>)
 80000ea:	b510      	push	{r4, lr}
 80000ec:	2b00      	cmp	r3, #0
 80000ee:	d003      	beq.n	80000f8 <frame_dummy+0x10>
 80000f0:	4903      	ldr	r1, [pc, #12]	; (8000100 <frame_dummy+0x18>)
 80000f2:	4804      	ldr	r0, [pc, #16]	; (8000104 <frame_dummy+0x1c>)
 80000f4:	e000      	b.n	80000f8 <frame_dummy+0x10>
 80000f6:	bf00      	nop
 80000f8:	bd10      	pop	{r4, pc}
 80000fa:	46c0      	nop			; (mov r8, r8)
 80000fc:	00000000 	.word	0x00000000
 8000100:	20000010 	.word	0x20000010
 8000104:	08001250 	.word	0x08001250

08000108 <__udivsi3>:
 8000108:	2200      	movs	r2, #0
 800010a:	0843      	lsrs	r3, r0, #1
 800010c:	428b      	cmp	r3, r1
 800010e:	d374      	bcc.n	80001fa <__udivsi3+0xf2>
 8000110:	0903      	lsrs	r3, r0, #4
 8000112:	428b      	cmp	r3, r1
 8000114:	d35f      	bcc.n	80001d6 <__udivsi3+0xce>
 8000116:	0a03      	lsrs	r3, r0, #8
 8000118:	428b      	cmp	r3, r1
 800011a:	d344      	bcc.n	80001a6 <__udivsi3+0x9e>
 800011c:	0b03      	lsrs	r3, r0, #12
 800011e:	428b      	cmp	r3, r1
 8000120:	d328      	bcc.n	8000174 <__udivsi3+0x6c>
 8000122:	0c03      	lsrs	r3, r0, #16
 8000124:	428b      	cmp	r3, r1
 8000126:	d30d      	bcc.n	8000144 <__udivsi3+0x3c>
 8000128:	22ff      	movs	r2, #255	; 0xff
 800012a:	0209      	lsls	r1, r1, #8
 800012c:	ba12      	rev	r2, r2
 800012e:	0c03      	lsrs	r3, r0, #16
 8000130:	428b      	cmp	r3, r1
 8000132:	d302      	bcc.n	800013a <__udivsi3+0x32>
 8000134:	1212      	asrs	r2, r2, #8
 8000136:	0209      	lsls	r1, r1, #8
 8000138:	d065      	beq.n	8000206 <__udivsi3+0xfe>
 800013a:	0b03      	lsrs	r3, r0, #12
 800013c:	428b      	cmp	r3, r1
 800013e:	d319      	bcc.n	8000174 <__udivsi3+0x6c>
 8000140:	e000      	b.n	8000144 <__udivsi3+0x3c>
 8000142:	0a09      	lsrs	r1, r1, #8
 8000144:	0bc3      	lsrs	r3, r0, #15
 8000146:	428b      	cmp	r3, r1
 8000148:	d301      	bcc.n	800014e <__udivsi3+0x46>
 800014a:	03cb      	lsls	r3, r1, #15
 800014c:	1ac0      	subs	r0, r0, r3
 800014e:	4152      	adcs	r2, r2
 8000150:	0b83      	lsrs	r3, r0, #14
 8000152:	428b      	cmp	r3, r1
 8000154:	d301      	bcc.n	800015a <__udivsi3+0x52>
 8000156:	038b      	lsls	r3, r1, #14
 8000158:	1ac0      	subs	r0, r0, r3
 800015a:	4152      	adcs	r2, r2
 800015c:	0b43      	lsrs	r3, r0, #13
 800015e:	428b      	cmp	r3, r1
 8000160:	d301      	bcc.n	8000166 <__udivsi3+0x5e>
 8000162:	034b      	lsls	r3, r1, #13
 8000164:	1ac0      	subs	r0, r0, r3
 8000166:	4152      	adcs	r2, r2
 8000168:	0b03      	lsrs	r3, r0, #12
 800016a:	428b      	cmp	r3, r1
 800016c:	d301      	bcc.n	8000172 <__udivsi3+0x6a>
 800016e:	030b      	lsls	r3, r1, #12
 8000170:	1ac0      	subs	r0, r0, r3
 8000172:	4152      	adcs	r2, r2
 8000174:	0ac3      	lsrs	r3, r0, #11
 8000176:	428b      	cmp	r3, r1
 8000178:	d301      	bcc.n	800017e <__udivsi3+0x76>
 800017a:	02cb      	lsls	r3, r1, #11
 800017c:	1ac0      	subs	r0, r0, r3
 800017e:	4152      	adcs	r2, r2
 8000180:	0a83      	lsrs	r3, r0, #10
 8000182:	428b      	cmp	r3, r1
 8000184:	d301      	bcc.n	800018a <__udivsi3+0x82>
 8000186:	028b      	lsls	r3, r1, #10
 8000188:	1ac0      	subs	r0, r0, r3
 800018a:	4152      	adcs	r2, r2
 800018c:	0a43      	lsrs	r3, r0, #9
 800018e:	428b      	cmp	r3, r1
 8000190:	d301      	bcc.n	8000196 <__udivsi3+0x8e>
 8000192:	024b      	lsls	r3, r1, #9
 8000194:	1ac0      	subs	r0, r0, r3
 8000196:	4152      	adcs	r2, r2
 8000198:	0a03      	lsrs	r3, r0, #8
 800019a:	428b      	cmp	r3, r1
 800019c:	d301      	bcc.n	80001a2 <__udivsi3+0x9a>
 800019e:	020b      	lsls	r3, r1, #8
 80001a0:	1ac0      	subs	r0, r0, r3
 80001a2:	4152      	adcs	r2, r2
 80001a4:	d2cd      	bcs.n	8000142 <__udivsi3+0x3a>
 80001a6:	09c3      	lsrs	r3, r0, #7
 80001a8:	428b      	cmp	r3, r1
 80001aa:	d301      	bcc.n	80001b0 <__udivsi3+0xa8>
 80001ac:	01cb      	lsls	r3, r1, #7
 80001ae:	1ac0      	subs	r0, r0, r3
 80001b0:	4152      	adcs	r2, r2
 80001b2:	0983      	lsrs	r3, r0, #6
 80001b4:	428b      	cmp	r3, r1
 80001b6:	d301      	bcc.n	80001bc <__udivsi3+0xb4>
 80001b8:	018b      	lsls	r3, r1, #6
 80001ba:	1ac0      	subs	r0, r0, r3
 80001bc:	4152      	adcs	r2, r2
 80001be:	0943      	lsrs	r3, r0, #5
 80001c0:	428b      	cmp	r3, r1
 80001c2:	d301      	bcc.n	80001c8 <__udivsi3+0xc0>
 80001c4:	014b      	lsls	r3, r1, #5
 80001c6:	1ac0      	subs	r0, r0, r3
 80001c8:	4152      	adcs	r2, r2
 80001ca:	0903      	lsrs	r3, r0, #4
 80001cc:	428b      	cmp	r3, r1
 80001ce:	d301      	bcc.n	80001d4 <__udivsi3+0xcc>
 80001d0:	010b      	lsls	r3, r1, #4
 80001d2:	1ac0      	subs	r0, r0, r3
 80001d4:	4152      	adcs	r2, r2
 80001d6:	08c3      	lsrs	r3, r0, #3
 80001d8:	428b      	cmp	r3, r1
 80001da:	d301      	bcc.n	80001e0 <__udivsi3+0xd8>
 80001dc:	00cb      	lsls	r3, r1, #3
 80001de:	1ac0      	subs	r0, r0, r3
 80001e0:	4152      	adcs	r2, r2
 80001e2:	0883      	lsrs	r3, r0, #2
 80001e4:	428b      	cmp	r3, r1
 80001e6:	d301      	bcc.n	80001ec <__udivsi3+0xe4>
 80001e8:	008b      	lsls	r3, r1, #2
 80001ea:	1ac0      	subs	r0, r0, r3
 80001ec:	4152      	adcs	r2, r2
 80001ee:	0843      	lsrs	r3, r0, #1
 80001f0:	428b      	cmp	r3, r1
 80001f2:	d301      	bcc.n	80001f8 <__udivsi3+0xf0>
 80001f4:	004b      	lsls	r3, r1, #1
 80001f6:	1ac0      	subs	r0, r0, r3
 80001f8:	4152      	adcs	r2, r2
 80001fa:	1a41      	subs	r1, r0, r1
 80001fc:	d200      	bcs.n	8000200 <__udivsi3+0xf8>
 80001fe:	4601      	mov	r1, r0
 8000200:	4152      	adcs	r2, r2
 8000202:	4610      	mov	r0, r2
 8000204:	4770      	bx	lr
 8000206:	e7ff      	b.n	8000208 <__udivsi3+0x100>
 8000208:	b501      	push	{r0, lr}
 800020a:	2000      	movs	r0, #0
 800020c:	f000 f806 	bl	800021c <__aeabi_idiv0>
 8000210:	bd02      	pop	{r1, pc}
 8000212:	46c0      	nop			; (mov r8, r8)

08000214 <__aeabi_uidivmod>:
 8000214:	2900      	cmp	r1, #0
 8000216:	d0f7      	beq.n	8000208 <__udivsi3+0x100>
 8000218:	e776      	b.n	8000108 <__udivsi3>
 800021a:	4770      	bx	lr

0800021c <__aeabi_idiv0>:
 800021c:	4770      	bx	lr
 800021e:	46c0      	nop			; (mov r8, r8)

08000220 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8000220:	b580      	push	{r7, lr}
 8000222:	b082      	sub	sp, #8
 8000224:	af00      	add	r7, sp, #0
 8000226:	0002      	movs	r2, r0
 8000228:	1dfb      	adds	r3, r7, #7
 800022a:	701a      	strb	r2, [r3, #0]
  if ((int32_t)(IRQn) >= 0)
 800022c:	1dfb      	adds	r3, r7, #7
 800022e:	781b      	ldrb	r3, [r3, #0]
 8000230:	2b7f      	cmp	r3, #127	; 0x7f
 8000232:	d809      	bhi.n	8000248 <__NVIC_EnableIRQ+0x28>
  {
    NVIC->ISER[0U] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8000234:	1dfb      	adds	r3, r7, #7
 8000236:	781b      	ldrb	r3, [r3, #0]
 8000238:	001a      	movs	r2, r3
 800023a:	231f      	movs	r3, #31
 800023c:	401a      	ands	r2, r3
 800023e:	4b04      	ldr	r3, [pc, #16]	; (8000250 <__NVIC_EnableIRQ+0x30>)
 8000240:	2101      	movs	r1, #1
 8000242:	4091      	lsls	r1, r2
 8000244:	000a      	movs	r2, r1
 8000246:	601a      	str	r2, [r3, #0]
  }
}
 8000248:	46c0      	nop			; (mov r8, r8)
 800024a:	46bd      	mov	sp, r7
 800024c:	b002      	add	sp, #8
 800024e:	bd80      	pop	{r7, pc}
 8000250:	e000e100 	.word	0xe000e100

08000254 <timer_init>:
#include "dtimer.h"

void timer_init() {
 8000254:	b580      	push	{r7, lr}
 8000256:	af00      	add	r7, sp, #0
    // Enable peripherals on clock
    RCC->APB1ENR |= RCC_APB1ENR_TIM2EN;
 8000258:	4b43      	ldr	r3, [pc, #268]	; (8000368 <timer_init+0x114>)
 800025a:	69da      	ldr	r2, [r3, #28]
 800025c:	4b42      	ldr	r3, [pc, #264]	; (8000368 <timer_init+0x114>)
 800025e:	2101      	movs	r1, #1
 8000260:	430a      	orrs	r2, r1
 8000262:	61da      	str	r2, [r3, #28]
    RCC->APB1ENR |= RCC_APB1ENR_TIM3EN;
 8000264:	4b40      	ldr	r3, [pc, #256]	; (8000368 <timer_init+0x114>)
 8000266:	69da      	ldr	r2, [r3, #28]
 8000268:	4b3f      	ldr	r3, [pc, #252]	; (8000368 <timer_init+0x114>)
 800026a:	2102      	movs	r1, #2
 800026c:	430a      	orrs	r2, r1
 800026e:	61da      	str	r2, [r3, #28]

    // Setup update event at 4Hz
    TIM2->PSC = (uint16_t)7999;  // 1ms period
 8000270:	2380      	movs	r3, #128	; 0x80
 8000272:	05db      	lsls	r3, r3, #23
 8000274:	4a3d      	ldr	r2, [pc, #244]	; (800036c <timer_init+0x118>)
 8000276:	629a      	str	r2, [r3, #40]	; 0x28
    TIM2->ARR = (uint16_t)250;   // count to 250ms
 8000278:	2380      	movs	r3, #128	; 0x80
 800027a:	05db      	lsls	r3, r3, #23
 800027c:	22fa      	movs	r2, #250	; 0xfa
 800027e:	62da      	str	r2, [r3, #44]	; 0x2c

    // Setup update event at 800Hz
    TIM3->PSC = (uint16_t)999;  // 0.125ms period
 8000280:	4b3b      	ldr	r3, [pc, #236]	; (8000370 <timer_init+0x11c>)
 8000282:	4a3c      	ldr	r2, [pc, #240]	; (8000374 <timer_init+0x120>)
 8000284:	629a      	str	r2, [r3, #40]	; 0x28
    TIM3->ARR = (uint16_t)9;   // count to 1.25ms
 8000286:	4b3a      	ldr	r3, [pc, #232]	; (8000370 <timer_init+0x11c>)
 8000288:	2209      	movs	r2, #9
 800028a:	62da      	str	r2, [r3, #44]	; 0x2c

    // Configure capture/compare
    TIM3->CCMR1 &= ~TIM_CCMR1_CC1S;
 800028c:	4b38      	ldr	r3, [pc, #224]	; (8000370 <timer_init+0x11c>)
 800028e:	699a      	ldr	r2, [r3, #24]
 8000290:	4b37      	ldr	r3, [pc, #220]	; (8000370 <timer_init+0x11c>)
 8000292:	2103      	movs	r1, #3
 8000294:	438a      	bics	r2, r1
 8000296:	619a      	str	r2, [r3, #24]
    TIM3->CCMR1 &= ~TIM_CCMR1_CC2S;
 8000298:	4b35      	ldr	r3, [pc, #212]	; (8000370 <timer_init+0x11c>)
 800029a:	699a      	ldr	r2, [r3, #24]
 800029c:	4b34      	ldr	r3, [pc, #208]	; (8000370 <timer_init+0x11c>)
 800029e:	4936      	ldr	r1, [pc, #216]	; (8000378 <timer_init+0x124>)
 80002a0:	400a      	ands	r2, r1
 80002a2:	619a      	str	r2, [r3, #24]

    // Output channel 1 to PWM mode 1
    TIM3->CCMR1 |= TIM_CCMR1_OC1M;
 80002a4:	4b32      	ldr	r3, [pc, #200]	; (8000370 <timer_init+0x11c>)
 80002a6:	699a      	ldr	r2, [r3, #24]
 80002a8:	4b31      	ldr	r3, [pc, #196]	; (8000370 <timer_init+0x11c>)
 80002aa:	2170      	movs	r1, #112	; 0x70
 80002ac:	430a      	orrs	r2, r1
 80002ae:	619a      	str	r2, [r3, #24]
    TIM3->CCMR1 |= TIM_CCMR1_OC2M_2 | TIM_CCMR1_OC2M_1;
 80002b0:	4b2f      	ldr	r3, [pc, #188]	; (8000370 <timer_init+0x11c>)
 80002b2:	699a      	ldr	r2, [r3, #24]
 80002b4:	4b2e      	ldr	r3, [pc, #184]	; (8000370 <timer_init+0x11c>)
 80002b6:	21c0      	movs	r1, #192	; 0xc0
 80002b8:	01c9      	lsls	r1, r1, #7
 80002ba:	430a      	orrs	r2, r1
 80002bc:	619a      	str	r2, [r3, #24]

    // Enable output compare reload
    TIM3->CCMR1 |= TIM_CCMR1_OC1PE;
 80002be:	4b2c      	ldr	r3, [pc, #176]	; (8000370 <timer_init+0x11c>)
 80002c0:	699a      	ldr	r2, [r3, #24]
 80002c2:	4b2b      	ldr	r3, [pc, #172]	; (8000370 <timer_init+0x11c>)
 80002c4:	2108      	movs	r1, #8
 80002c6:	430a      	orrs	r2, r1
 80002c8:	619a      	str	r2, [r3, #24]
    TIM3->CCMR1 |= TIM_CCMR1_OC2PE;
 80002ca:	4b29      	ldr	r3, [pc, #164]	; (8000370 <timer_init+0x11c>)
 80002cc:	699a      	ldr	r2, [r3, #24]
 80002ce:	4b28      	ldr	r3, [pc, #160]	; (8000370 <timer_init+0x11c>)
 80002d0:	2180      	movs	r1, #128	; 0x80
 80002d2:	0109      	lsls	r1, r1, #4
 80002d4:	430a      	orrs	r2, r1
 80002d6:	619a      	str	r2, [r3, #24]

    // Set capture/compare registers to 20% PWM
    TIM3->CCR1 = (uint16_t)2;
 80002d8:	4b25      	ldr	r3, [pc, #148]	; (8000370 <timer_init+0x11c>)
 80002da:	2202      	movs	r2, #2
 80002dc:	635a      	str	r2, [r3, #52]	; 0x34
    TIM3->CCR2 = (uint16_t)2;
 80002de:	4b24      	ldr	r3, [pc, #144]	; (8000370 <timer_init+0x11c>)
 80002e0:	2202      	movs	r2, #2
 80002e2:	639a      	str	r2, [r3, #56]	; 0x38

    // Enable output channels
    TIM3->CCER |= TIM_CCER_CC1E;
 80002e4:	4b22      	ldr	r3, [pc, #136]	; (8000370 <timer_init+0x11c>)
 80002e6:	6a1a      	ldr	r2, [r3, #32]
 80002e8:	4b21      	ldr	r3, [pc, #132]	; (8000370 <timer_init+0x11c>)
 80002ea:	2101      	movs	r1, #1
 80002ec:	430a      	orrs	r2, r1
 80002ee:	621a      	str	r2, [r3, #32]
    TIM3->CCER |= TIM_CCER_CC2E;
 80002f0:	4b1f      	ldr	r3, [pc, #124]	; (8000370 <timer_init+0x11c>)
 80002f2:	6a1a      	ldr	r2, [r3, #32]
 80002f4:	4b1e      	ldr	r3, [pc, #120]	; (8000370 <timer_init+0x11c>)
 80002f6:	2110      	movs	r1, #16
 80002f8:	430a      	orrs	r2, r1
 80002fa:	621a      	str	r2, [r3, #32]

    // Enable DMA interrupt
    TIM2->DIER |= TIM_DIER_UIE;
 80002fc:	2380      	movs	r3, #128	; 0x80
 80002fe:	05db      	lsls	r3, r3, #23
 8000300:	68da      	ldr	r2, [r3, #12]
 8000302:	2380      	movs	r3, #128	; 0x80
 8000304:	05db      	lsls	r3, r3, #23
 8000306:	2101      	movs	r1, #1
 8000308:	430a      	orrs	r2, r1
 800030a:	60da      	str	r2, [r3, #12]

    // Enable timer AFTER configuration
    TIM2->CR1 |= TIM_CR1_CEN;
 800030c:	2380      	movs	r3, #128	; 0x80
 800030e:	05db      	lsls	r3, r3, #23
 8000310:	681a      	ldr	r2, [r3, #0]
 8000312:	2380      	movs	r3, #128	; 0x80
 8000314:	05db      	lsls	r3, r3, #23
 8000316:	2101      	movs	r1, #1
 8000318:	430a      	orrs	r2, r1
 800031a:	601a      	str	r2, [r3, #0]

    TIM3->CR1 |= TIM_CR1_CEN;
 800031c:	4b14      	ldr	r3, [pc, #80]	; (8000370 <timer_init+0x11c>)
 800031e:	681a      	ldr	r2, [r3, #0]
 8000320:	4b13      	ldr	r3, [pc, #76]	; (8000370 <timer_init+0x11c>)
 8000322:	2101      	movs	r1, #1
 8000324:	430a      	orrs	r2, r1
 8000326:	601a      	str	r2, [r3, #0]

    // Timer 2 interrupt
    NVIC_EnableIRQ(TIM2_IRQn);
 8000328:	200f      	movs	r0, #15
 800032a:	f7ff ff79 	bl	8000220 <__NVIC_EnableIRQ>

    // Set bit for alternate function mode
    GPIOC->MODER |= GPIO_MODER_MODER6_1;
 800032e:	4b13      	ldr	r3, [pc, #76]	; (800037c <timer_init+0x128>)
 8000330:	681a      	ldr	r2, [r3, #0]
 8000332:	4b12      	ldr	r3, [pc, #72]	; (800037c <timer_init+0x128>)
 8000334:	2180      	movs	r1, #128	; 0x80
 8000336:	0189      	lsls	r1, r1, #6
 8000338:	430a      	orrs	r2, r1
 800033a:	601a      	str	r2, [r3, #0]
    GPIOC->MODER |= GPIO_MODER_MODER7_1;
 800033c:	4b0f      	ldr	r3, [pc, #60]	; (800037c <timer_init+0x128>)
 800033e:	681a      	ldr	r2, [r3, #0]
 8000340:	4b0e      	ldr	r3, [pc, #56]	; (800037c <timer_init+0x128>)
 8000342:	2180      	movs	r1, #128	; 0x80
 8000344:	0209      	lsls	r1, r1, #8
 8000346:	430a      	orrs	r2, r1
 8000348:	601a      	str	r2, [r3, #0]

    // Set to use AF0
    GPIOC->AFR[0] &= ~GPIO_AFRL_AFSEL6;
 800034a:	4b0c      	ldr	r3, [pc, #48]	; (800037c <timer_init+0x128>)
 800034c:	6a1a      	ldr	r2, [r3, #32]
 800034e:	4b0b      	ldr	r3, [pc, #44]	; (800037c <timer_init+0x128>)
 8000350:	490b      	ldr	r1, [pc, #44]	; (8000380 <timer_init+0x12c>)
 8000352:	400a      	ands	r2, r1
 8000354:	621a      	str	r2, [r3, #32]
    GPIOC->AFR[0] &= ~GPIO_AFRL_AFSEL7;
 8000356:	4b09      	ldr	r3, [pc, #36]	; (800037c <timer_init+0x128>)
 8000358:	6a1a      	ldr	r2, [r3, #32]
 800035a:	4b08      	ldr	r3, [pc, #32]	; (800037c <timer_init+0x128>)
 800035c:	0112      	lsls	r2, r2, #4
 800035e:	0912      	lsrs	r2, r2, #4
 8000360:	621a      	str	r2, [r3, #32]
}
 8000362:	46c0      	nop			; (mov r8, r8)
 8000364:	46bd      	mov	sp, r7
 8000366:	bd80      	pop	{r7, pc}
 8000368:	40021000 	.word	0x40021000
 800036c:	00001f3f 	.word	0x00001f3f
 8000370:	40000400 	.word	0x40000400
 8000374:	000003e7 	.word	0x000003e7
 8000378:	fffffcff 	.word	0xfffffcff
 800037c:	48000800 	.word	0x48000800
 8000380:	f0ffffff 	.word	0xf0ffffff

08000384 <TIM2_IRQHandler>:

void TIM2_IRQHandler() {
 8000384:	b580      	push	{r7, lr}
 8000386:	af00      	add	r7, sp, #0
    // Toggle the orange and green LEDs
    GPIOC->ODR ^= GPIO_ODR_8;
 8000388:	4b0c      	ldr	r3, [pc, #48]	; (80003bc <TIM2_IRQHandler+0x38>)
 800038a:	695a      	ldr	r2, [r3, #20]
 800038c:	4b0b      	ldr	r3, [pc, #44]	; (80003bc <TIM2_IRQHandler+0x38>)
 800038e:	2180      	movs	r1, #128	; 0x80
 8000390:	0049      	lsls	r1, r1, #1
 8000392:	404a      	eors	r2, r1
 8000394:	615a      	str	r2, [r3, #20]
    GPIOC->ODR ^= GPIO_ODR_9;
 8000396:	4b09      	ldr	r3, [pc, #36]	; (80003bc <TIM2_IRQHandler+0x38>)
 8000398:	695a      	ldr	r2, [r3, #20]
 800039a:	4b08      	ldr	r3, [pc, #32]	; (80003bc <TIM2_IRQHandler+0x38>)
 800039c:	2180      	movs	r1, #128	; 0x80
 800039e:	0089      	lsls	r1, r1, #2
 80003a0:	404a      	eors	r2, r1
 80003a2:	615a      	str	r2, [r3, #20]

    // Clear (acknowledge) interrupt for TIM2
    TIM2->SR &= ~TIM_SR_UIF;
 80003a4:	2380      	movs	r3, #128	; 0x80
 80003a6:	05db      	lsls	r3, r3, #23
 80003a8:	691a      	ldr	r2, [r3, #16]
 80003aa:	2380      	movs	r3, #128	; 0x80
 80003ac:	05db      	lsls	r3, r3, #23
 80003ae:	2101      	movs	r1, #1
 80003b0:	438a      	bics	r2, r1
 80003b2:	611a      	str	r2, [r3, #16]
 80003b4:	46c0      	nop			; (mov r8, r8)
 80003b6:	46bd      	mov	sp, r7
 80003b8:	bd80      	pop	{r7, pc}
 80003ba:	46c0      	nop			; (mov r8, r8)
 80003bc:	48000800 	.word	0x48000800

080003c0 <EXTI0_1_IRQHandler>:
    NVIC_EnableIRQ(EXTI0_1_IRQn);
    NVIC_SetPriority(EXTI0_1_IRQn, 1);
    NVIC_SetPriority(SysTick_IRQn, 0);
}

void EXTI0_1_IRQHandler() {
 80003c0:	b580      	push	{r7, lr}
 80003c2:	b082      	sub	sp, #8
 80003c4:	af00      	add	r7, sp, #0
    // Toggle the orange and green LEDs
    GPIOC->ODR ^= GPIO_ODR_8;
 80003c6:	4b11      	ldr	r3, [pc, #68]	; (800040c <EXTI0_1_IRQHandler+0x4c>)
 80003c8:	695a      	ldr	r2, [r3, #20]
 80003ca:	4b10      	ldr	r3, [pc, #64]	; (800040c <EXTI0_1_IRQHandler+0x4c>)
 80003cc:	2180      	movs	r1, #128	; 0x80
 80003ce:	0049      	lsls	r1, r1, #1
 80003d0:	404a      	eors	r2, r1
 80003d2:	615a      	str	r2, [r3, #20]
    for (volatile uint32_t i = 0; i < 1500000; i++) {
 80003d4:	2300      	movs	r3, #0
 80003d6:	607b      	str	r3, [r7, #4]
 80003d8:	e002      	b.n	80003e0 <EXTI0_1_IRQHandler+0x20>
 80003da:	687b      	ldr	r3, [r7, #4]
 80003dc:	3301      	adds	r3, #1
 80003de:	607b      	str	r3, [r7, #4]
 80003e0:	687b      	ldr	r3, [r7, #4]
 80003e2:	4a0b      	ldr	r2, [pc, #44]	; (8000410 <EXTI0_1_IRQHandler+0x50>)
 80003e4:	4293      	cmp	r3, r2
 80003e6:	d9f8      	bls.n	80003da <EXTI0_1_IRQHandler+0x1a>
    }
    GPIOC->ODR ^= GPIO_ODR_9;
 80003e8:	4b08      	ldr	r3, [pc, #32]	; (800040c <EXTI0_1_IRQHandler+0x4c>)
 80003ea:	695a      	ldr	r2, [r3, #20]
 80003ec:	4b07      	ldr	r3, [pc, #28]	; (800040c <EXTI0_1_IRQHandler+0x4c>)
 80003ee:	2180      	movs	r1, #128	; 0x80
 80003f0:	0089      	lsls	r1, r1, #2
 80003f2:	404a      	eors	r2, r1
 80003f4:	615a      	str	r2, [r3, #20]

    // Clear (acknowledge) interrupt for exti0
    EXTI->PR |= EXTI_PR_PIF0;
 80003f6:	4b07      	ldr	r3, [pc, #28]	; (8000414 <EXTI0_1_IRQHandler+0x54>)
 80003f8:	695a      	ldr	r2, [r3, #20]
 80003fa:	4b06      	ldr	r3, [pc, #24]	; (8000414 <EXTI0_1_IRQHandler+0x54>)
 80003fc:	2101      	movs	r1, #1
 80003fe:	430a      	orrs	r2, r1
 8000400:	615a      	str	r2, [r3, #20]
 8000402:	46c0      	nop			; (mov r8, r8)
 8000404:	46bd      	mov	sp, r7
 8000406:	b002      	add	sp, #8
 8000408:	bd80      	pop	{r7, pc}
 800040a:	46c0      	nop			; (mov r8, r8)
 800040c:	48000800 	.word	0x48000800
 8000410:	0016e35f 	.word	0x0016e35f
 8000414:	40010400 	.word	0x40010400

08000418 <gpio_init>:
#include "gpio.h"
#include "stm32f0xx_hal.h"

void gpio_init() {
 8000418:	b580      	push	{r7, lr}
 800041a:	af00      	add	r7, sp, #0
    // Enable Clock for GPIO
    RCC->AHBENR |= RCC_AHBENR_GPIOAEN | RCC_AHBENR_GPIOCEN;
 800041c:	4b04      	ldr	r3, [pc, #16]	; (8000430 <gpio_init+0x18>)
 800041e:	695a      	ldr	r2, [r3, #20]
 8000420:	4b03      	ldr	r3, [pc, #12]	; (8000430 <gpio_init+0x18>)
 8000422:	21a0      	movs	r1, #160	; 0xa0
 8000424:	0309      	lsls	r1, r1, #12
 8000426:	430a      	orrs	r2, r1
 8000428:	615a      	str	r2, [r3, #20]
}
 800042a:	46c0      	nop			; (mov r8, r8)
 800042c:	46bd      	mov	sp, r7
 800042e:	bd80      	pop	{r7, pc}
 8000430:	40021000 	.word	0x40021000

08000434 <gpio_configure_pins>:

void gpio_configure_pins() {
 8000434:	b580      	push	{r7, lr}
 8000436:	af00      	add	r7, sp, #0
    /* USER Button */
    // Clear GPIOA
    // GPIOA->MODER &= 0;

    // Set bit for input mode
    GPIOA->MODER |= 0x0U << GPIO_MODER_MODER0_Pos;
 8000438:	2390      	movs	r3, #144	; 0x90
 800043a:	05da      	lsls	r2, r3, #23
 800043c:	2390      	movs	r3, #144	; 0x90
 800043e:	05db      	lsls	r3, r3, #23
 8000440:	6812      	ldr	r2, [r2, #0]
 8000442:	601a      	str	r2, [r3, #0]
    // Configure low speed
    GPIOA->OSPEEDR |= 0x0U << GPIO_OSPEEDR_OSPEEDR0_Pos;
 8000444:	2390      	movs	r3, #144	; 0x90
 8000446:	05da      	lsls	r2, r3, #23
 8000448:	2390      	movs	r3, #144	; 0x90
 800044a:	05db      	lsls	r3, r3, #23
 800044c:	6892      	ldr	r2, [r2, #8]
 800044e:	609a      	str	r2, [r3, #8]
    // Configure pull down resistor
    GPIOA->PUPDR |= 0x2U << GPIO_PUPDR_PUPDR0_Pos;
 8000450:	2390      	movs	r3, #144	; 0x90
 8000452:	05db      	lsls	r3, r3, #23
 8000454:	68da      	ldr	r2, [r3, #12]
 8000456:	2390      	movs	r3, #144	; 0x90
 8000458:	05db      	lsls	r3, r3, #23
 800045a:	2102      	movs	r1, #2
 800045c:	430a      	orrs	r2, r1
 800045e:	60da      	str	r2, [r3, #12]
    // GPIOC->MODER &= 0;

    // Configure PC6 PC7 PC8 and PC9
    
    // Set bit for general purpose output mode
    GPIOC->MODER |= (0x1U << GPIO_MODER_MODER8_Pos) | (0x1U << GPIO_MODER_MODER9_Pos);
 8000460:	4b0c      	ldr	r3, [pc, #48]	; (8000494 <gpio_configure_pins+0x60>)
 8000462:	681a      	ldr	r2, [r3, #0]
 8000464:	4b0b      	ldr	r3, [pc, #44]	; (8000494 <gpio_configure_pins+0x60>)
 8000466:	21a0      	movs	r1, #160	; 0xa0
 8000468:	02c9      	lsls	r1, r1, #11
 800046a:	430a      	orrs	r2, r1
 800046c:	601a      	str	r2, [r3, #0]

    // Configure push-pull output type
    GPIOC->OTYPER &= 0;
 800046e:	4b09      	ldr	r3, [pc, #36]	; (8000494 <gpio_configure_pins+0x60>)
 8000470:	685b      	ldr	r3, [r3, #4]
 8000472:	4b08      	ldr	r3, [pc, #32]	; (8000494 <gpio_configure_pins+0x60>)
 8000474:	2200      	movs	r2, #0
 8000476:	605a      	str	r2, [r3, #4]
    // Configure low speed
    GPIOC->OSPEEDR &= 0;
 8000478:	4b06      	ldr	r3, [pc, #24]	; (8000494 <gpio_configure_pins+0x60>)
 800047a:	689b      	ldr	r3, [r3, #8]
 800047c:	4b05      	ldr	r3, [pc, #20]	; (8000494 <gpio_configure_pins+0x60>)
 800047e:	2200      	movs	r2, #0
 8000480:	609a      	str	r2, [r3, #8]
    // No pullup or pulldown resistors
    GPIOC->PUPDR &= 0;
 8000482:	4b04      	ldr	r3, [pc, #16]	; (8000494 <gpio_configure_pins+0x60>)
 8000484:	68db      	ldr	r3, [r3, #12]
 8000486:	4b03      	ldr	r3, [pc, #12]	; (8000494 <gpio_configure_pins+0x60>)
 8000488:	2200      	movs	r2, #0
 800048a:	60da      	str	r2, [r3, #12]
 800048c:	46c0      	nop			; (mov r8, r8)
 800048e:	46bd      	mov	sp, r7
 8000490:	bd80      	pop	{r7, pc}
 8000492:	46c0      	nop			; (mov r8, r8)
 8000494:	48000800 	.word	0x48000800

08000498 <main>:

/**
 * @brief  The application entry point.
 * @retval int
 */
int main(void) {
 8000498:	b580      	push	{r7, lr}
 800049a:	af00      	add	r7, sp, #0
    /* USER CODE END 1 */

    /* MCU Configuration--------------------------------------------------------*/

    /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
    HAL_Init();
 800049c:	f000 f8c2 	bl	8000624 <HAL_Init>
    /* USER CODE BEGIN Init */

    /* USER CODE END Init */

    /* Configure the system clock */
    SystemClock_Config();
 80004a0:	f000 f810 	bl	80004c4 <SystemClock_Config>

    /* USER CODE END SysInit */

    /* Initialize all configured peripherals */
    /* USER CODE BEGIN 2 */
    gpio_init();
 80004a4:	f7ff ffb8 	bl	8000418 <gpio_init>
    gpio_configure_pins();
 80004a8:	f7ff ffc4 	bl	8000434 <gpio_configure_pins>

    // exti_init();
    // exti_configure();

    timer_init();
 80004ac:	f7ff fed2 	bl	8000254 <timer_init>
    /* USER CODE END 2 */
    /* Infinite loop */
    /* USER CODE BEGIN WHILE */

    // Initially set colors of LEDs
    GPIOC->ODR |= GPIO_ODR_9;  // Green
 80004b0:	4b03      	ldr	r3, [pc, #12]	; (80004c0 <main+0x28>)
 80004b2:	695a      	ldr	r2, [r3, #20]
 80004b4:	4b02      	ldr	r3, [pc, #8]	; (80004c0 <main+0x28>)
 80004b6:	2180      	movs	r1, #128	; 0x80
 80004b8:	0089      	lsls	r1, r1, #2
 80004ba:	430a      	orrs	r2, r1
 80004bc:	615a      	str	r2, [r3, #20]

    while (1) {
 80004be:	e7fe      	b.n	80004be <main+0x26>
 80004c0:	48000800 	.word	0x48000800

080004c4 <SystemClock_Config>:

/**
 * @brief System Clock Configuration
 * @retval None
 */
void SystemClock_Config(void) {
 80004c4:	b590      	push	{r4, r7, lr}
 80004c6:	b093      	sub	sp, #76	; 0x4c
 80004c8:	af00      	add	r7, sp, #0
    RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 80004ca:	2414      	movs	r4, #20
 80004cc:	193b      	adds	r3, r7, r4
 80004ce:	0018      	movs	r0, r3
 80004d0:	2334      	movs	r3, #52	; 0x34
 80004d2:	001a      	movs	r2, r3
 80004d4:	2100      	movs	r1, #0
 80004d6:	f000 fe8f 	bl	80011f8 <memset>
    RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 80004da:	1d3b      	adds	r3, r7, #4
 80004dc:	0018      	movs	r0, r3
 80004de:	2310      	movs	r3, #16
 80004e0:	001a      	movs	r2, r3
 80004e2:	2100      	movs	r1, #0
 80004e4:	f000 fe88 	bl	80011f8 <memset>

    /** Initializes the RCC Oscillators according to the specified parameters
     * in the RCC_OscInitTypeDef structure.
     */
    RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 80004e8:	0021      	movs	r1, r4
 80004ea:	187b      	adds	r3, r7, r1
 80004ec:	2202      	movs	r2, #2
 80004ee:	601a      	str	r2, [r3, #0]
    RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 80004f0:	187b      	adds	r3, r7, r1
 80004f2:	2201      	movs	r2, #1
 80004f4:	60da      	str	r2, [r3, #12]
    RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 80004f6:	187b      	adds	r3, r7, r1
 80004f8:	2210      	movs	r2, #16
 80004fa:	611a      	str	r2, [r3, #16]
    RCC_OscInitStruct.PLL.PLLState = RCC_PLL_NONE;
 80004fc:	187b      	adds	r3, r7, r1
 80004fe:	2200      	movs	r2, #0
 8000500:	625a      	str	r2, [r3, #36]	; 0x24
    if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK) {
 8000502:	187b      	adds	r3, r7, r1
 8000504:	0018      	movs	r0, r3
 8000506:	f000 f9a5 	bl	8000854 <HAL_RCC_OscConfig>
 800050a:	1e03      	subs	r3, r0, #0
 800050c:	d001      	beq.n	8000512 <SystemClock_Config+0x4e>
        Error_Handler();
 800050e:	f000 f819 	bl	8000544 <Error_Handler>
    }

    /** Initializes the CPU, AHB and APB buses clocks
     */
    RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_SYSCLK | RCC_CLOCKTYPE_PCLK1;
 8000512:	1d3b      	adds	r3, r7, #4
 8000514:	2207      	movs	r2, #7
 8000516:	601a      	str	r2, [r3, #0]
    RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_HSI;
 8000518:	1d3b      	adds	r3, r7, #4
 800051a:	2200      	movs	r2, #0
 800051c:	605a      	str	r2, [r3, #4]
    RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 800051e:	1d3b      	adds	r3, r7, #4
 8000520:	2200      	movs	r2, #0
 8000522:	609a      	str	r2, [r3, #8]
    RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 8000524:	1d3b      	adds	r3, r7, #4
 8000526:	2200      	movs	r2, #0
 8000528:	60da      	str	r2, [r3, #12]

    if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_0) != HAL_OK) {
 800052a:	1d3b      	adds	r3, r7, #4
 800052c:	2100      	movs	r1, #0
 800052e:	0018      	movs	r0, r3
 8000530:	f000 fd16 	bl	8000f60 <HAL_RCC_ClockConfig>
 8000534:	1e03      	subs	r3, r0, #0
 8000536:	d001      	beq.n	800053c <SystemClock_Config+0x78>
        Error_Handler();
 8000538:	f000 f804 	bl	8000544 <Error_Handler>
    }
}
 800053c:	46c0      	nop			; (mov r8, r8)
 800053e:	46bd      	mov	sp, r7
 8000540:	b013      	add	sp, #76	; 0x4c
 8000542:	bd90      	pop	{r4, r7, pc}

08000544 <Error_Handler>:

/**
 * @brief  This function is executed in case of error occurrence.
 * @retval None
 */
void Error_Handler(void) {
 8000544:	b580      	push	{r7, lr}
 8000546:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8000548:	b672      	cpsid	i
}
 800054a:	46c0      	nop			; (mov r8, r8)
    /* USER CODE BEGIN Error_Handler_Debug */
    /* User can add his own implementation to report the HAL error return state */
    __disable_irq();
    while (1) {
 800054c:	e7fe      	b.n	800054c <Error_Handler+0x8>
	...

08000550 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8000550:	b580      	push	{r7, lr}
 8000552:	b082      	sub	sp, #8
 8000554:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8000556:	4b0f      	ldr	r3, [pc, #60]	; (8000594 <HAL_MspInit+0x44>)
 8000558:	699a      	ldr	r2, [r3, #24]
 800055a:	4b0e      	ldr	r3, [pc, #56]	; (8000594 <HAL_MspInit+0x44>)
 800055c:	2101      	movs	r1, #1
 800055e:	430a      	orrs	r2, r1
 8000560:	619a      	str	r2, [r3, #24]
 8000562:	4b0c      	ldr	r3, [pc, #48]	; (8000594 <HAL_MspInit+0x44>)
 8000564:	699b      	ldr	r3, [r3, #24]
 8000566:	2201      	movs	r2, #1
 8000568:	4013      	ands	r3, r2
 800056a:	607b      	str	r3, [r7, #4]
 800056c:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 800056e:	4b09      	ldr	r3, [pc, #36]	; (8000594 <HAL_MspInit+0x44>)
 8000570:	69da      	ldr	r2, [r3, #28]
 8000572:	4b08      	ldr	r3, [pc, #32]	; (8000594 <HAL_MspInit+0x44>)
 8000574:	2180      	movs	r1, #128	; 0x80
 8000576:	0549      	lsls	r1, r1, #21
 8000578:	430a      	orrs	r2, r1
 800057a:	61da      	str	r2, [r3, #28]
 800057c:	4b05      	ldr	r3, [pc, #20]	; (8000594 <HAL_MspInit+0x44>)
 800057e:	69da      	ldr	r2, [r3, #28]
 8000580:	2380      	movs	r3, #128	; 0x80
 8000582:	055b      	lsls	r3, r3, #21
 8000584:	4013      	ands	r3, r2
 8000586:	603b      	str	r3, [r7, #0]
 8000588:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 800058a:	46c0      	nop			; (mov r8, r8)
 800058c:	46bd      	mov	sp, r7
 800058e:	b002      	add	sp, #8
 8000590:	bd80      	pop	{r7, pc}
 8000592:	46c0      	nop			; (mov r8, r8)
 8000594:	40021000 	.word	0x40021000

08000598 <NMI_Handler>:
/*           Cortex-M0 Processor Interruption and Exception Handlers          */
/******************************************************************************/
/**
 * @brief This function handles Non maskable interrupt.
 */
void NMI_Handler(void) {
 8000598:	b580      	push	{r7, lr}
 800059a:	af00      	add	r7, sp, #0
    /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

    /* USER CODE END NonMaskableInt_IRQn 0 */
    /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
    while (1) {
 800059c:	e7fe      	b.n	800059c <NMI_Handler+0x4>

0800059e <HardFault_Handler>:
}

/**
 * @brief This function handles Hard fault interrupt.
 */
void HardFault_Handler(void) {
 800059e:	b580      	push	{r7, lr}
 80005a0:	af00      	add	r7, sp, #0
    /* USER CODE BEGIN HardFault_IRQn 0 */

    /* USER CODE END HardFault_IRQn 0 */
    while (1) {
 80005a2:	e7fe      	b.n	80005a2 <HardFault_Handler+0x4>

080005a4 <SVC_Handler>:
}

/**
 * @brief This function handles System service call via SWI instruction.
 */
void SVC_Handler(void) {
 80005a4:	b580      	push	{r7, lr}
 80005a6:	af00      	add	r7, sp, #0

    /* USER CODE END SVC_IRQn 0 */
    /* USER CODE BEGIN SVC_IRQn 1 */

    /* USER CODE END SVC_IRQn 1 */
}
 80005a8:	46c0      	nop			; (mov r8, r8)
 80005aa:	46bd      	mov	sp, r7
 80005ac:	bd80      	pop	{r7, pc}

080005ae <PendSV_Handler>:

/**
 * @brief This function handles Pendable request for system service.
 */
void PendSV_Handler(void) {
 80005ae:	b580      	push	{r7, lr}
 80005b0:	af00      	add	r7, sp, #0

    /* USER CODE END PendSV_IRQn 0 */
    /* USER CODE BEGIN PendSV_IRQn 1 */

    /* USER CODE END PendSV_IRQn 1 */
}
 80005b2:	46c0      	nop			; (mov r8, r8)
 80005b4:	46bd      	mov	sp, r7
 80005b6:	bd80      	pop	{r7, pc}

080005b8 <SysTick_Handler>:

/**
 * @brief This function handles System tick timer.
 */
void SysTick_Handler(void) {
 80005b8:	b580      	push	{r7, lr}
 80005ba:	af00      	add	r7, sp, #0
    /* USER CODE BEGIN SysTick_IRQn 0 */

    /* USER CODE END SysTick_IRQn 0 */
    HAL_IncTick();
 80005bc:	f000 f87a 	bl	80006b4 <HAL_IncTick>
    /* USER CODE BEGIN SysTick_IRQn 1 */

    /* USER CODE END SysTick_IRQn 1 */
}
 80005c0:	46c0      	nop			; (mov r8, r8)
 80005c2:	46bd      	mov	sp, r7
 80005c4:	bd80      	pop	{r7, pc}

080005c6 <SystemInit>:
  * @brief  Setup the microcontroller system
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 80005c6:	b580      	push	{r7, lr}
 80005c8:	af00      	add	r7, sp, #0
                         before branch to main program. This call is made inside
                         the "startup_stm32f0xx.s" file.
                         User can setups the default system clock (System clock source, PLL Multiplier
                         and Divider factors, AHB/APBx prescalers and Flash settings).
   */
}
 80005ca:	46c0      	nop			; (mov r8, r8)
 80005cc:	46bd      	mov	sp, r7
 80005ce:	bd80      	pop	{r7, pc}

080005d0 <Reset_Handler>:

  .section .text.Reset_Handler
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:
  ldr   r0, =_estack
 80005d0:	480d      	ldr	r0, [pc, #52]	; (8000608 <LoopForever+0x2>)
  mov   sp, r0          /* set stack pointer */
 80005d2:	4685      	mov	sp, r0
  
/* Call the clock system initialization function.*/
  bl  SystemInit
 80005d4:	f7ff fff7 	bl	80005c6 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 80005d8:	480c      	ldr	r0, [pc, #48]	; (800060c <LoopForever+0x6>)
  ldr r1, =_edata
 80005da:	490d      	ldr	r1, [pc, #52]	; (8000610 <LoopForever+0xa>)
  ldr r2, =_sidata
 80005dc:	4a0d      	ldr	r2, [pc, #52]	; (8000614 <LoopForever+0xe>)
  movs r3, #0
 80005de:	2300      	movs	r3, #0
  b LoopCopyDataInit
 80005e0:	e002      	b.n	80005e8 <LoopCopyDataInit>

080005e2 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 80005e2:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 80005e4:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 80005e6:	3304      	adds	r3, #4

080005e8 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 80005e8:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 80005ea:	428c      	cmp	r4, r1
  bcc CopyDataInit
 80005ec:	d3f9      	bcc.n	80005e2 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 80005ee:	4a0a      	ldr	r2, [pc, #40]	; (8000618 <LoopForever+0x12>)
  ldr r4, =_ebss
 80005f0:	4c0a      	ldr	r4, [pc, #40]	; (800061c <LoopForever+0x16>)
  movs r3, #0
 80005f2:	2300      	movs	r3, #0
  b LoopFillZerobss
 80005f4:	e001      	b.n	80005fa <LoopFillZerobss>

080005f6 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 80005f6:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 80005f8:	3204      	adds	r2, #4

080005fa <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 80005fa:	42a2      	cmp	r2, r4
  bcc FillZerobss
 80005fc:	d3fb      	bcc.n	80005f6 <FillZerobss>

/* Call static constructors */
  bl __libc_init_array
 80005fe:	f000 fe03 	bl	8001208 <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 8000602:	f7ff ff49 	bl	8000498 <main>

08000606 <LoopForever>:

LoopForever:
    b LoopForever
 8000606:	e7fe      	b.n	8000606 <LoopForever>
  ldr   r0, =_estack
 8000608:	20004000 	.word	0x20004000
  ldr r0, =_sdata
 800060c:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8000610:	2000000c 	.word	0x2000000c
  ldr r2, =_sidata
 8000614:	080012a0 	.word	0x080012a0
  ldr r2, =_sbss
 8000618:	2000000c 	.word	0x2000000c
  ldr r4, =_ebss
 800061c:	2000002c 	.word	0x2000002c

08000620 <ADC1_COMP_IRQHandler>:
 * @retval : None
*/
    .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 8000620:	e7fe      	b.n	8000620 <ADC1_COMP_IRQHandler>
	...

08000624 <HAL_Init>:
  *       In the default implementation,Systick is used as source of time base.
  *       The tick variable is incremented each 1ms in its ISR.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8000624:	b580      	push	{r7, lr}
 8000626:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch */ 
#if (PREFETCH_ENABLE != 0)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8000628:	4b07      	ldr	r3, [pc, #28]	; (8000648 <HAL_Init+0x24>)
 800062a:	681a      	ldr	r2, [r3, #0]
 800062c:	4b06      	ldr	r3, [pc, #24]	; (8000648 <HAL_Init+0x24>)
 800062e:	2110      	movs	r1, #16
 8000630:	430a      	orrs	r2, r1
 8000632:	601a      	str	r2, [r3, #0]
#endif /* PREFETCH_ENABLE */

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */

  HAL_InitTick(TICK_INT_PRIORITY);
 8000634:	2003      	movs	r0, #3
 8000636:	f000 f809 	bl	800064c <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 800063a:	f7ff ff89 	bl	8000550 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 800063e:	2300      	movs	r3, #0
}
 8000640:	0018      	movs	r0, r3
 8000642:	46bd      	mov	sp, r7
 8000644:	bd80      	pop	{r7, pc}
 8000646:	46c0      	nop			; (mov r8, r8)
 8000648:	40022000 	.word	0x40022000

0800064c <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 800064c:	b590      	push	{r4, r7, lr}
 800064e:	b083      	sub	sp, #12
 8000650:	af00      	add	r7, sp, #0
 8000652:	6078      	str	r0, [r7, #4]
  /*Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8000654:	4b14      	ldr	r3, [pc, #80]	; (80006a8 <HAL_InitTick+0x5c>)
 8000656:	681c      	ldr	r4, [r3, #0]
 8000658:	4b14      	ldr	r3, [pc, #80]	; (80006ac <HAL_InitTick+0x60>)
 800065a:	781b      	ldrb	r3, [r3, #0]
 800065c:	0019      	movs	r1, r3
 800065e:	23fa      	movs	r3, #250	; 0xfa
 8000660:	0098      	lsls	r0, r3, #2
 8000662:	f7ff fd51 	bl	8000108 <__udivsi3>
 8000666:	0003      	movs	r3, r0
 8000668:	0019      	movs	r1, r3
 800066a:	0020      	movs	r0, r4
 800066c:	f7ff fd4c 	bl	8000108 <__udivsi3>
 8000670:	0003      	movs	r3, r0
 8000672:	0018      	movs	r0, r3
 8000674:	f000 f8e1 	bl	800083a <HAL_SYSTICK_Config>
 8000678:	1e03      	subs	r3, r0, #0
 800067a:	d001      	beq.n	8000680 <HAL_InitTick+0x34>
  {
    return HAL_ERROR;
 800067c:	2301      	movs	r3, #1
 800067e:	e00f      	b.n	80006a0 <HAL_InitTick+0x54>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8000680:	687b      	ldr	r3, [r7, #4]
 8000682:	2b03      	cmp	r3, #3
 8000684:	d80b      	bhi.n	800069e <HAL_InitTick+0x52>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8000686:	6879      	ldr	r1, [r7, #4]
 8000688:	2301      	movs	r3, #1
 800068a:	425b      	negs	r3, r3
 800068c:	2200      	movs	r2, #0
 800068e:	0018      	movs	r0, r3
 8000690:	f000 f8be 	bl	8000810 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8000694:	4b06      	ldr	r3, [pc, #24]	; (80006b0 <HAL_InitTick+0x64>)
 8000696:	687a      	ldr	r2, [r7, #4]
 8000698:	601a      	str	r2, [r3, #0]
  {
    return HAL_ERROR;
  }

   /* Return function status */
  return HAL_OK;
 800069a:	2300      	movs	r3, #0
 800069c:	e000      	b.n	80006a0 <HAL_InitTick+0x54>
    return HAL_ERROR;
 800069e:	2301      	movs	r3, #1
}
 80006a0:	0018      	movs	r0, r3
 80006a2:	46bd      	mov	sp, r7
 80006a4:	b003      	add	sp, #12
 80006a6:	bd90      	pop	{r4, r7, pc}
 80006a8:	20000000 	.word	0x20000000
 80006ac:	20000008 	.word	0x20000008
 80006b0:	20000004 	.word	0x20000004

080006b4 <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 80006b4:	b580      	push	{r7, lr}
 80006b6:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 80006b8:	4b05      	ldr	r3, [pc, #20]	; (80006d0 <HAL_IncTick+0x1c>)
 80006ba:	781b      	ldrb	r3, [r3, #0]
 80006bc:	001a      	movs	r2, r3
 80006be:	4b05      	ldr	r3, [pc, #20]	; (80006d4 <HAL_IncTick+0x20>)
 80006c0:	681b      	ldr	r3, [r3, #0]
 80006c2:	18d2      	adds	r2, r2, r3
 80006c4:	4b03      	ldr	r3, [pc, #12]	; (80006d4 <HAL_IncTick+0x20>)
 80006c6:	601a      	str	r2, [r3, #0]
}
 80006c8:	46c0      	nop			; (mov r8, r8)
 80006ca:	46bd      	mov	sp, r7
 80006cc:	bd80      	pop	{r7, pc}
 80006ce:	46c0      	nop			; (mov r8, r8)
 80006d0:	20000008 	.word	0x20000008
 80006d4:	20000028 	.word	0x20000028

080006d8 <HAL_GetTick>:
  * @note   This function is declared as __weak  to be overwritten  in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 80006d8:	b580      	push	{r7, lr}
 80006da:	af00      	add	r7, sp, #0
  return uwTick;
 80006dc:	4b02      	ldr	r3, [pc, #8]	; (80006e8 <HAL_GetTick+0x10>)
 80006de:	681b      	ldr	r3, [r3, #0]
}
 80006e0:	0018      	movs	r0, r3
 80006e2:	46bd      	mov	sp, r7
 80006e4:	bd80      	pop	{r7, pc}
 80006e6:	46c0      	nop			; (mov r8, r8)
 80006e8:	20000028 	.word	0x20000028

080006ec <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 80006ec:	b590      	push	{r4, r7, lr}
 80006ee:	b083      	sub	sp, #12
 80006f0:	af00      	add	r7, sp, #0
 80006f2:	0002      	movs	r2, r0
 80006f4:	6039      	str	r1, [r7, #0]
 80006f6:	1dfb      	adds	r3, r7, #7
 80006f8:	701a      	strb	r2, [r3, #0]
  if ((int32_t)(IRQn) >= 0)
 80006fa:	1dfb      	adds	r3, r7, #7
 80006fc:	781b      	ldrb	r3, [r3, #0]
 80006fe:	2b7f      	cmp	r3, #127	; 0x7f
 8000700:	d828      	bhi.n	8000754 <__NVIC_SetPriority+0x68>
  {
    NVIC->IP[_IP_IDX(IRQn)]  = ((uint32_t)(NVIC->IP[_IP_IDX(IRQn)]  & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8000702:	4a2f      	ldr	r2, [pc, #188]	; (80007c0 <__NVIC_SetPriority+0xd4>)
 8000704:	1dfb      	adds	r3, r7, #7
 8000706:	781b      	ldrb	r3, [r3, #0]
 8000708:	b25b      	sxtb	r3, r3
 800070a:	089b      	lsrs	r3, r3, #2
 800070c:	33c0      	adds	r3, #192	; 0xc0
 800070e:	009b      	lsls	r3, r3, #2
 8000710:	589b      	ldr	r3, [r3, r2]
 8000712:	1dfa      	adds	r2, r7, #7
 8000714:	7812      	ldrb	r2, [r2, #0]
 8000716:	0011      	movs	r1, r2
 8000718:	2203      	movs	r2, #3
 800071a:	400a      	ands	r2, r1
 800071c:	00d2      	lsls	r2, r2, #3
 800071e:	21ff      	movs	r1, #255	; 0xff
 8000720:	4091      	lsls	r1, r2
 8000722:	000a      	movs	r2, r1
 8000724:	43d2      	mvns	r2, r2
 8000726:	401a      	ands	r2, r3
 8000728:	0011      	movs	r1, r2
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
 800072a:	683b      	ldr	r3, [r7, #0]
 800072c:	019b      	lsls	r3, r3, #6
 800072e:	22ff      	movs	r2, #255	; 0xff
 8000730:	401a      	ands	r2, r3
 8000732:	1dfb      	adds	r3, r7, #7
 8000734:	781b      	ldrb	r3, [r3, #0]
 8000736:	0018      	movs	r0, r3
 8000738:	2303      	movs	r3, #3
 800073a:	4003      	ands	r3, r0
 800073c:	00db      	lsls	r3, r3, #3
 800073e:	409a      	lsls	r2, r3
    NVIC->IP[_IP_IDX(IRQn)]  = ((uint32_t)(NVIC->IP[_IP_IDX(IRQn)]  & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8000740:	481f      	ldr	r0, [pc, #124]	; (80007c0 <__NVIC_SetPriority+0xd4>)
 8000742:	1dfb      	adds	r3, r7, #7
 8000744:	781b      	ldrb	r3, [r3, #0]
 8000746:	b25b      	sxtb	r3, r3
 8000748:	089b      	lsrs	r3, r3, #2
 800074a:	430a      	orrs	r2, r1
 800074c:	33c0      	adds	r3, #192	; 0xc0
 800074e:	009b      	lsls	r3, r3, #2
 8000750:	501a      	str	r2, [r3, r0]
  else
  {
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
  }
}
 8000752:	e031      	b.n	80007b8 <__NVIC_SetPriority+0xcc>
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8000754:	4a1b      	ldr	r2, [pc, #108]	; (80007c4 <__NVIC_SetPriority+0xd8>)
 8000756:	1dfb      	adds	r3, r7, #7
 8000758:	781b      	ldrb	r3, [r3, #0]
 800075a:	0019      	movs	r1, r3
 800075c:	230f      	movs	r3, #15
 800075e:	400b      	ands	r3, r1
 8000760:	3b08      	subs	r3, #8
 8000762:	089b      	lsrs	r3, r3, #2
 8000764:	3306      	adds	r3, #6
 8000766:	009b      	lsls	r3, r3, #2
 8000768:	18d3      	adds	r3, r2, r3
 800076a:	3304      	adds	r3, #4
 800076c:	681b      	ldr	r3, [r3, #0]
 800076e:	1dfa      	adds	r2, r7, #7
 8000770:	7812      	ldrb	r2, [r2, #0]
 8000772:	0011      	movs	r1, r2
 8000774:	2203      	movs	r2, #3
 8000776:	400a      	ands	r2, r1
 8000778:	00d2      	lsls	r2, r2, #3
 800077a:	21ff      	movs	r1, #255	; 0xff
 800077c:	4091      	lsls	r1, r2
 800077e:	000a      	movs	r2, r1
 8000780:	43d2      	mvns	r2, r2
 8000782:	401a      	ands	r2, r3
 8000784:	0011      	movs	r1, r2
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
 8000786:	683b      	ldr	r3, [r7, #0]
 8000788:	019b      	lsls	r3, r3, #6
 800078a:	22ff      	movs	r2, #255	; 0xff
 800078c:	401a      	ands	r2, r3
 800078e:	1dfb      	adds	r3, r7, #7
 8000790:	781b      	ldrb	r3, [r3, #0]
 8000792:	0018      	movs	r0, r3
 8000794:	2303      	movs	r3, #3
 8000796:	4003      	ands	r3, r0
 8000798:	00db      	lsls	r3, r3, #3
 800079a:	409a      	lsls	r2, r3
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 800079c:	4809      	ldr	r0, [pc, #36]	; (80007c4 <__NVIC_SetPriority+0xd8>)
 800079e:	1dfb      	adds	r3, r7, #7
 80007a0:	781b      	ldrb	r3, [r3, #0]
 80007a2:	001c      	movs	r4, r3
 80007a4:	230f      	movs	r3, #15
 80007a6:	4023      	ands	r3, r4
 80007a8:	3b08      	subs	r3, #8
 80007aa:	089b      	lsrs	r3, r3, #2
 80007ac:	430a      	orrs	r2, r1
 80007ae:	3306      	adds	r3, #6
 80007b0:	009b      	lsls	r3, r3, #2
 80007b2:	18c3      	adds	r3, r0, r3
 80007b4:	3304      	adds	r3, #4
 80007b6:	601a      	str	r2, [r3, #0]
}
 80007b8:	46c0      	nop			; (mov r8, r8)
 80007ba:	46bd      	mov	sp, r7
 80007bc:	b003      	add	sp, #12
 80007be:	bd90      	pop	{r4, r7, pc}
 80007c0:	e000e100 	.word	0xe000e100
 80007c4:	e000ed00 	.word	0xe000ed00

080007c8 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 80007c8:	b580      	push	{r7, lr}
 80007ca:	b082      	sub	sp, #8
 80007cc:	af00      	add	r7, sp, #0
 80007ce:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 80007d0:	687b      	ldr	r3, [r7, #4]
 80007d2:	1e5a      	subs	r2, r3, #1
 80007d4:	2380      	movs	r3, #128	; 0x80
 80007d6:	045b      	lsls	r3, r3, #17
 80007d8:	429a      	cmp	r2, r3
 80007da:	d301      	bcc.n	80007e0 <SysTick_Config+0x18>
  {
    return (1UL);                                                   /* Reload value impossible */
 80007dc:	2301      	movs	r3, #1
 80007de:	e010      	b.n	8000802 <SysTick_Config+0x3a>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 80007e0:	4b0a      	ldr	r3, [pc, #40]	; (800080c <SysTick_Config+0x44>)
 80007e2:	687a      	ldr	r2, [r7, #4]
 80007e4:	3a01      	subs	r2, #1
 80007e6:	605a      	str	r2, [r3, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 80007e8:	2301      	movs	r3, #1
 80007ea:	425b      	negs	r3, r3
 80007ec:	2103      	movs	r1, #3
 80007ee:	0018      	movs	r0, r3
 80007f0:	f7ff ff7c 	bl	80006ec <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 80007f4:	4b05      	ldr	r3, [pc, #20]	; (800080c <SysTick_Config+0x44>)
 80007f6:	2200      	movs	r2, #0
 80007f8:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 80007fa:	4b04      	ldr	r3, [pc, #16]	; (800080c <SysTick_Config+0x44>)
 80007fc:	2207      	movs	r2, #7
 80007fe:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8000800:	2300      	movs	r3, #0
}
 8000802:	0018      	movs	r0, r3
 8000804:	46bd      	mov	sp, r7
 8000806:	b002      	add	sp, #8
 8000808:	bd80      	pop	{r7, pc}
 800080a:	46c0      	nop			; (mov r8, r8)
 800080c:	e000e010 	.word	0xe000e010

08000810 <HAL_NVIC_SetPriority>:
  *         with stm32f0xx devices, this parameter is a dummy value and it is ignored, because 
  *         no subpriority supported in Cortex M0 based products.   
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8000810:	b580      	push	{r7, lr}
 8000812:	b084      	sub	sp, #16
 8000814:	af00      	add	r7, sp, #0
 8000816:	60b9      	str	r1, [r7, #8]
 8000818:	607a      	str	r2, [r7, #4]
 800081a:	210f      	movs	r1, #15
 800081c:	187b      	adds	r3, r7, r1
 800081e:	1c02      	adds	r2, r0, #0
 8000820:	701a      	strb	r2, [r3, #0]
  /* Check the parameters */
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  NVIC_SetPriority(IRQn,PreemptPriority);
 8000822:	68ba      	ldr	r2, [r7, #8]
 8000824:	187b      	adds	r3, r7, r1
 8000826:	781b      	ldrb	r3, [r3, #0]
 8000828:	b25b      	sxtb	r3, r3
 800082a:	0011      	movs	r1, r2
 800082c:	0018      	movs	r0, r3
 800082e:	f7ff ff5d 	bl	80006ec <__NVIC_SetPriority>
}
 8000832:	46c0      	nop			; (mov r8, r8)
 8000834:	46bd      	mov	sp, r7
 8000836:	b004      	add	sp, #16
 8000838:	bd80      	pop	{r7, pc}

0800083a <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 800083a:	b580      	push	{r7, lr}
 800083c:	b082      	sub	sp, #8
 800083e:	af00      	add	r7, sp, #0
 8000840:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8000842:	687b      	ldr	r3, [r7, #4]
 8000844:	0018      	movs	r0, r3
 8000846:	f7ff ffbf 	bl	80007c8 <SysTick_Config>
 800084a:	0003      	movs	r3, r0
}
 800084c:	0018      	movs	r0, r3
 800084e:	46bd      	mov	sp, r7
 8000850:	b002      	add	sp, #8
 8000852:	bd80      	pop	{r7, pc}

08000854 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8000854:	b580      	push	{r7, lr}
 8000856:	b088      	sub	sp, #32
 8000858:	af00      	add	r7, sp, #0
 800085a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;
  uint32_t pll_config2;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 800085c:	687b      	ldr	r3, [r7, #4]
 800085e:	2b00      	cmp	r3, #0
 8000860:	d102      	bne.n	8000868 <HAL_RCC_OscConfig+0x14>
  {
    return HAL_ERROR;
 8000862:	2301      	movs	r3, #1
 8000864:	f000 fb76 	bl	8000f54 <HAL_RCC_OscConfig+0x700>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8000868:	687b      	ldr	r3, [r7, #4]
 800086a:	681b      	ldr	r3, [r3, #0]
 800086c:	2201      	movs	r2, #1
 800086e:	4013      	ands	r3, r2
 8000870:	d100      	bne.n	8000874 <HAL_RCC_OscConfig+0x20>
 8000872:	e08e      	b.n	8000992 <HAL_RCC_OscConfig+0x13e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE) 
 8000874:	4bc5      	ldr	r3, [pc, #788]	; (8000b8c <HAL_RCC_OscConfig+0x338>)
 8000876:	685b      	ldr	r3, [r3, #4]
 8000878:	220c      	movs	r2, #12
 800087a:	4013      	ands	r3, r2
 800087c:	2b04      	cmp	r3, #4
 800087e:	d00e      	beq.n	800089e <HAL_RCC_OscConfig+0x4a>
       || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 8000880:	4bc2      	ldr	r3, [pc, #776]	; (8000b8c <HAL_RCC_OscConfig+0x338>)
 8000882:	685b      	ldr	r3, [r3, #4]
 8000884:	220c      	movs	r2, #12
 8000886:	4013      	ands	r3, r2
 8000888:	2b08      	cmp	r3, #8
 800088a:	d117      	bne.n	80008bc <HAL_RCC_OscConfig+0x68>
 800088c:	4bbf      	ldr	r3, [pc, #764]	; (8000b8c <HAL_RCC_OscConfig+0x338>)
 800088e:	685a      	ldr	r2, [r3, #4]
 8000890:	23c0      	movs	r3, #192	; 0xc0
 8000892:	025b      	lsls	r3, r3, #9
 8000894:	401a      	ands	r2, r3
 8000896:	2380      	movs	r3, #128	; 0x80
 8000898:	025b      	lsls	r3, r3, #9
 800089a:	429a      	cmp	r2, r3
 800089c:	d10e      	bne.n	80008bc <HAL_RCC_OscConfig+0x68>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800089e:	4bbb      	ldr	r3, [pc, #748]	; (8000b8c <HAL_RCC_OscConfig+0x338>)
 80008a0:	681a      	ldr	r2, [r3, #0]
 80008a2:	2380      	movs	r3, #128	; 0x80
 80008a4:	029b      	lsls	r3, r3, #10
 80008a6:	4013      	ands	r3, r2
 80008a8:	d100      	bne.n	80008ac <HAL_RCC_OscConfig+0x58>
 80008aa:	e071      	b.n	8000990 <HAL_RCC_OscConfig+0x13c>
 80008ac:	687b      	ldr	r3, [r7, #4]
 80008ae:	685b      	ldr	r3, [r3, #4]
 80008b0:	2b00      	cmp	r3, #0
 80008b2:	d000      	beq.n	80008b6 <HAL_RCC_OscConfig+0x62>
 80008b4:	e06c      	b.n	8000990 <HAL_RCC_OscConfig+0x13c>
      {
        return HAL_ERROR;
 80008b6:	2301      	movs	r3, #1
 80008b8:	f000 fb4c 	bl	8000f54 <HAL_RCC_OscConfig+0x700>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 80008bc:	687b      	ldr	r3, [r7, #4]
 80008be:	685b      	ldr	r3, [r3, #4]
 80008c0:	2b01      	cmp	r3, #1
 80008c2:	d107      	bne.n	80008d4 <HAL_RCC_OscConfig+0x80>
 80008c4:	4bb1      	ldr	r3, [pc, #708]	; (8000b8c <HAL_RCC_OscConfig+0x338>)
 80008c6:	681a      	ldr	r2, [r3, #0]
 80008c8:	4bb0      	ldr	r3, [pc, #704]	; (8000b8c <HAL_RCC_OscConfig+0x338>)
 80008ca:	2180      	movs	r1, #128	; 0x80
 80008cc:	0249      	lsls	r1, r1, #9
 80008ce:	430a      	orrs	r2, r1
 80008d0:	601a      	str	r2, [r3, #0]
 80008d2:	e02f      	b.n	8000934 <HAL_RCC_OscConfig+0xe0>
 80008d4:	687b      	ldr	r3, [r7, #4]
 80008d6:	685b      	ldr	r3, [r3, #4]
 80008d8:	2b00      	cmp	r3, #0
 80008da:	d10c      	bne.n	80008f6 <HAL_RCC_OscConfig+0xa2>
 80008dc:	4bab      	ldr	r3, [pc, #684]	; (8000b8c <HAL_RCC_OscConfig+0x338>)
 80008de:	681a      	ldr	r2, [r3, #0]
 80008e0:	4baa      	ldr	r3, [pc, #680]	; (8000b8c <HAL_RCC_OscConfig+0x338>)
 80008e2:	49ab      	ldr	r1, [pc, #684]	; (8000b90 <HAL_RCC_OscConfig+0x33c>)
 80008e4:	400a      	ands	r2, r1
 80008e6:	601a      	str	r2, [r3, #0]
 80008e8:	4ba8      	ldr	r3, [pc, #672]	; (8000b8c <HAL_RCC_OscConfig+0x338>)
 80008ea:	681a      	ldr	r2, [r3, #0]
 80008ec:	4ba7      	ldr	r3, [pc, #668]	; (8000b8c <HAL_RCC_OscConfig+0x338>)
 80008ee:	49a9      	ldr	r1, [pc, #676]	; (8000b94 <HAL_RCC_OscConfig+0x340>)
 80008f0:	400a      	ands	r2, r1
 80008f2:	601a      	str	r2, [r3, #0]
 80008f4:	e01e      	b.n	8000934 <HAL_RCC_OscConfig+0xe0>
 80008f6:	687b      	ldr	r3, [r7, #4]
 80008f8:	685b      	ldr	r3, [r3, #4]
 80008fa:	2b05      	cmp	r3, #5
 80008fc:	d10e      	bne.n	800091c <HAL_RCC_OscConfig+0xc8>
 80008fe:	4ba3      	ldr	r3, [pc, #652]	; (8000b8c <HAL_RCC_OscConfig+0x338>)
 8000900:	681a      	ldr	r2, [r3, #0]
 8000902:	4ba2      	ldr	r3, [pc, #648]	; (8000b8c <HAL_RCC_OscConfig+0x338>)
 8000904:	2180      	movs	r1, #128	; 0x80
 8000906:	02c9      	lsls	r1, r1, #11
 8000908:	430a      	orrs	r2, r1
 800090a:	601a      	str	r2, [r3, #0]
 800090c:	4b9f      	ldr	r3, [pc, #636]	; (8000b8c <HAL_RCC_OscConfig+0x338>)
 800090e:	681a      	ldr	r2, [r3, #0]
 8000910:	4b9e      	ldr	r3, [pc, #632]	; (8000b8c <HAL_RCC_OscConfig+0x338>)
 8000912:	2180      	movs	r1, #128	; 0x80
 8000914:	0249      	lsls	r1, r1, #9
 8000916:	430a      	orrs	r2, r1
 8000918:	601a      	str	r2, [r3, #0]
 800091a:	e00b      	b.n	8000934 <HAL_RCC_OscConfig+0xe0>
 800091c:	4b9b      	ldr	r3, [pc, #620]	; (8000b8c <HAL_RCC_OscConfig+0x338>)
 800091e:	681a      	ldr	r2, [r3, #0]
 8000920:	4b9a      	ldr	r3, [pc, #616]	; (8000b8c <HAL_RCC_OscConfig+0x338>)
 8000922:	499b      	ldr	r1, [pc, #620]	; (8000b90 <HAL_RCC_OscConfig+0x33c>)
 8000924:	400a      	ands	r2, r1
 8000926:	601a      	str	r2, [r3, #0]
 8000928:	4b98      	ldr	r3, [pc, #608]	; (8000b8c <HAL_RCC_OscConfig+0x338>)
 800092a:	681a      	ldr	r2, [r3, #0]
 800092c:	4b97      	ldr	r3, [pc, #604]	; (8000b8c <HAL_RCC_OscConfig+0x338>)
 800092e:	4999      	ldr	r1, [pc, #612]	; (8000b94 <HAL_RCC_OscConfig+0x340>)
 8000930:	400a      	ands	r2, r1
 8000932:	601a      	str	r2, [r3, #0]
      

       /* Check the HSE State */
      if(RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8000934:	687b      	ldr	r3, [r7, #4]
 8000936:	685b      	ldr	r3, [r3, #4]
 8000938:	2b00      	cmp	r3, #0
 800093a:	d014      	beq.n	8000966 <HAL_RCC_OscConfig+0x112>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800093c:	f7ff fecc 	bl	80006d8 <HAL_GetTick>
 8000940:	0003      	movs	r3, r0
 8000942:	61bb      	str	r3, [r7, #24]
        
        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8000944:	e008      	b.n	8000958 <HAL_RCC_OscConfig+0x104>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8000946:	f7ff fec7 	bl	80006d8 <HAL_GetTick>
 800094a:	0002      	movs	r2, r0
 800094c:	69bb      	ldr	r3, [r7, #24]
 800094e:	1ad3      	subs	r3, r2, r3
 8000950:	2b64      	cmp	r3, #100	; 0x64
 8000952:	d901      	bls.n	8000958 <HAL_RCC_OscConfig+0x104>
          {
            return HAL_TIMEOUT;
 8000954:	2303      	movs	r3, #3
 8000956:	e2fd      	b.n	8000f54 <HAL_RCC_OscConfig+0x700>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8000958:	4b8c      	ldr	r3, [pc, #560]	; (8000b8c <HAL_RCC_OscConfig+0x338>)
 800095a:	681a      	ldr	r2, [r3, #0]
 800095c:	2380      	movs	r3, #128	; 0x80
 800095e:	029b      	lsls	r3, r3, #10
 8000960:	4013      	ands	r3, r2
 8000962:	d0f0      	beq.n	8000946 <HAL_RCC_OscConfig+0xf2>
 8000964:	e015      	b.n	8000992 <HAL_RCC_OscConfig+0x13e>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8000966:	f7ff feb7 	bl	80006d8 <HAL_GetTick>
 800096a:	0003      	movs	r3, r0
 800096c:	61bb      	str	r3, [r7, #24]
        
        /* Wait till HSE is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 800096e:	e008      	b.n	8000982 <HAL_RCC_OscConfig+0x12e>
        {
           if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8000970:	f7ff feb2 	bl	80006d8 <HAL_GetTick>
 8000974:	0002      	movs	r2, r0
 8000976:	69bb      	ldr	r3, [r7, #24]
 8000978:	1ad3      	subs	r3, r2, r3
 800097a:	2b64      	cmp	r3, #100	; 0x64
 800097c:	d901      	bls.n	8000982 <HAL_RCC_OscConfig+0x12e>
          {
            return HAL_TIMEOUT;
 800097e:	2303      	movs	r3, #3
 8000980:	e2e8      	b.n	8000f54 <HAL_RCC_OscConfig+0x700>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8000982:	4b82      	ldr	r3, [pc, #520]	; (8000b8c <HAL_RCC_OscConfig+0x338>)
 8000984:	681a      	ldr	r2, [r3, #0]
 8000986:	2380      	movs	r3, #128	; 0x80
 8000988:	029b      	lsls	r3, r3, #10
 800098a:	4013      	ands	r3, r2
 800098c:	d1f0      	bne.n	8000970 <HAL_RCC_OscConfig+0x11c>
 800098e:	e000      	b.n	8000992 <HAL_RCC_OscConfig+0x13e>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8000990:	46c0      	nop			; (mov r8, r8)
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8000992:	687b      	ldr	r3, [r7, #4]
 8000994:	681b      	ldr	r3, [r3, #0]
 8000996:	2202      	movs	r2, #2
 8000998:	4013      	ands	r3, r2
 800099a:	d100      	bne.n	800099e <HAL_RCC_OscConfig+0x14a>
 800099c:	e06c      	b.n	8000a78 <HAL_RCC_OscConfig+0x224>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));
    
    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */ 
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI) 
 800099e:	4b7b      	ldr	r3, [pc, #492]	; (8000b8c <HAL_RCC_OscConfig+0x338>)
 80009a0:	685b      	ldr	r3, [r3, #4]
 80009a2:	220c      	movs	r2, #12
 80009a4:	4013      	ands	r3, r2
 80009a6:	d00e      	beq.n	80009c6 <HAL_RCC_OscConfig+0x172>
       || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI)))
 80009a8:	4b78      	ldr	r3, [pc, #480]	; (8000b8c <HAL_RCC_OscConfig+0x338>)
 80009aa:	685b      	ldr	r3, [r3, #4]
 80009ac:	220c      	movs	r2, #12
 80009ae:	4013      	ands	r3, r2
 80009b0:	2b08      	cmp	r3, #8
 80009b2:	d11f      	bne.n	80009f4 <HAL_RCC_OscConfig+0x1a0>
 80009b4:	4b75      	ldr	r3, [pc, #468]	; (8000b8c <HAL_RCC_OscConfig+0x338>)
 80009b6:	685a      	ldr	r2, [r3, #4]
 80009b8:	23c0      	movs	r3, #192	; 0xc0
 80009ba:	025b      	lsls	r3, r3, #9
 80009bc:	401a      	ands	r2, r3
 80009be:	2380      	movs	r3, #128	; 0x80
 80009c0:	021b      	lsls	r3, r3, #8
 80009c2:	429a      	cmp	r2, r3
 80009c4:	d116      	bne.n	80009f4 <HAL_RCC_OscConfig+0x1a0>
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80009c6:	4b71      	ldr	r3, [pc, #452]	; (8000b8c <HAL_RCC_OscConfig+0x338>)
 80009c8:	681b      	ldr	r3, [r3, #0]
 80009ca:	2202      	movs	r2, #2
 80009cc:	4013      	ands	r3, r2
 80009ce:	d005      	beq.n	80009dc <HAL_RCC_OscConfig+0x188>
 80009d0:	687b      	ldr	r3, [r7, #4]
 80009d2:	68db      	ldr	r3, [r3, #12]
 80009d4:	2b01      	cmp	r3, #1
 80009d6:	d001      	beq.n	80009dc <HAL_RCC_OscConfig+0x188>
      {
        return HAL_ERROR;
 80009d8:	2301      	movs	r3, #1
 80009da:	e2bb      	b.n	8000f54 <HAL_RCC_OscConfig+0x700>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80009dc:	4b6b      	ldr	r3, [pc, #428]	; (8000b8c <HAL_RCC_OscConfig+0x338>)
 80009de:	681b      	ldr	r3, [r3, #0]
 80009e0:	22f8      	movs	r2, #248	; 0xf8
 80009e2:	4393      	bics	r3, r2
 80009e4:	0019      	movs	r1, r3
 80009e6:	687b      	ldr	r3, [r7, #4]
 80009e8:	691b      	ldr	r3, [r3, #16]
 80009ea:	00da      	lsls	r2, r3, #3
 80009ec:	4b67      	ldr	r3, [pc, #412]	; (8000b8c <HAL_RCC_OscConfig+0x338>)
 80009ee:	430a      	orrs	r2, r1
 80009f0:	601a      	str	r2, [r3, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80009f2:	e041      	b.n	8000a78 <HAL_RCC_OscConfig+0x224>
      }
    }
    else
    {
      /* Check the HSI State */
      if(RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 80009f4:	687b      	ldr	r3, [r7, #4]
 80009f6:	68db      	ldr	r3, [r3, #12]
 80009f8:	2b00      	cmp	r3, #0
 80009fa:	d024      	beq.n	8000a46 <HAL_RCC_OscConfig+0x1f2>
      {
       /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 80009fc:	4b63      	ldr	r3, [pc, #396]	; (8000b8c <HAL_RCC_OscConfig+0x338>)
 80009fe:	681a      	ldr	r2, [r3, #0]
 8000a00:	4b62      	ldr	r3, [pc, #392]	; (8000b8c <HAL_RCC_OscConfig+0x338>)
 8000a02:	2101      	movs	r1, #1
 8000a04:	430a      	orrs	r2, r1
 8000a06:	601a      	str	r2, [r3, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8000a08:	f7ff fe66 	bl	80006d8 <HAL_GetTick>
 8000a0c:	0003      	movs	r3, r0
 8000a0e:	61bb      	str	r3, [r7, #24]
        
        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8000a10:	e008      	b.n	8000a24 <HAL_RCC_OscConfig+0x1d0>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8000a12:	f7ff fe61 	bl	80006d8 <HAL_GetTick>
 8000a16:	0002      	movs	r2, r0
 8000a18:	69bb      	ldr	r3, [r7, #24]
 8000a1a:	1ad3      	subs	r3, r2, r3
 8000a1c:	2b02      	cmp	r3, #2
 8000a1e:	d901      	bls.n	8000a24 <HAL_RCC_OscConfig+0x1d0>
          {
            return HAL_TIMEOUT;
 8000a20:	2303      	movs	r3, #3
 8000a22:	e297      	b.n	8000f54 <HAL_RCC_OscConfig+0x700>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8000a24:	4b59      	ldr	r3, [pc, #356]	; (8000b8c <HAL_RCC_OscConfig+0x338>)
 8000a26:	681b      	ldr	r3, [r3, #0]
 8000a28:	2202      	movs	r2, #2
 8000a2a:	4013      	ands	r3, r2
 8000a2c:	d0f1      	beq.n	8000a12 <HAL_RCC_OscConfig+0x1be>
          }
        }
                
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8000a2e:	4b57      	ldr	r3, [pc, #348]	; (8000b8c <HAL_RCC_OscConfig+0x338>)
 8000a30:	681b      	ldr	r3, [r3, #0]
 8000a32:	22f8      	movs	r2, #248	; 0xf8
 8000a34:	4393      	bics	r3, r2
 8000a36:	0019      	movs	r1, r3
 8000a38:	687b      	ldr	r3, [r7, #4]
 8000a3a:	691b      	ldr	r3, [r3, #16]
 8000a3c:	00da      	lsls	r2, r3, #3
 8000a3e:	4b53      	ldr	r3, [pc, #332]	; (8000b8c <HAL_RCC_OscConfig+0x338>)
 8000a40:	430a      	orrs	r2, r1
 8000a42:	601a      	str	r2, [r3, #0]
 8000a44:	e018      	b.n	8000a78 <HAL_RCC_OscConfig+0x224>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8000a46:	4b51      	ldr	r3, [pc, #324]	; (8000b8c <HAL_RCC_OscConfig+0x338>)
 8000a48:	681a      	ldr	r2, [r3, #0]
 8000a4a:	4b50      	ldr	r3, [pc, #320]	; (8000b8c <HAL_RCC_OscConfig+0x338>)
 8000a4c:	2101      	movs	r1, #1
 8000a4e:	438a      	bics	r2, r1
 8000a50:	601a      	str	r2, [r3, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8000a52:	f7ff fe41 	bl	80006d8 <HAL_GetTick>
 8000a56:	0003      	movs	r3, r0
 8000a58:	61bb      	str	r3, [r7, #24]
        
        /* Wait till HSI is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8000a5a:	e008      	b.n	8000a6e <HAL_RCC_OscConfig+0x21a>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8000a5c:	f7ff fe3c 	bl	80006d8 <HAL_GetTick>
 8000a60:	0002      	movs	r2, r0
 8000a62:	69bb      	ldr	r3, [r7, #24]
 8000a64:	1ad3      	subs	r3, r2, r3
 8000a66:	2b02      	cmp	r3, #2
 8000a68:	d901      	bls.n	8000a6e <HAL_RCC_OscConfig+0x21a>
          {
            return HAL_TIMEOUT;
 8000a6a:	2303      	movs	r3, #3
 8000a6c:	e272      	b.n	8000f54 <HAL_RCC_OscConfig+0x700>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8000a6e:	4b47      	ldr	r3, [pc, #284]	; (8000b8c <HAL_RCC_OscConfig+0x338>)
 8000a70:	681b      	ldr	r3, [r3, #0]
 8000a72:	2202      	movs	r2, #2
 8000a74:	4013      	ands	r3, r2
 8000a76:	d1f1      	bne.n	8000a5c <HAL_RCC_OscConfig+0x208>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8000a78:	687b      	ldr	r3, [r7, #4]
 8000a7a:	681b      	ldr	r3, [r3, #0]
 8000a7c:	2208      	movs	r2, #8
 8000a7e:	4013      	ands	r3, r2
 8000a80:	d036      	beq.n	8000af0 <HAL_RCC_OscConfig+0x29c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));
    
    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8000a82:	687b      	ldr	r3, [r7, #4]
 8000a84:	69db      	ldr	r3, [r3, #28]
 8000a86:	2b00      	cmp	r3, #0
 8000a88:	d019      	beq.n	8000abe <HAL_RCC_OscConfig+0x26a>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8000a8a:	4b40      	ldr	r3, [pc, #256]	; (8000b8c <HAL_RCC_OscConfig+0x338>)
 8000a8c:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8000a8e:	4b3f      	ldr	r3, [pc, #252]	; (8000b8c <HAL_RCC_OscConfig+0x338>)
 8000a90:	2101      	movs	r1, #1
 8000a92:	430a      	orrs	r2, r1
 8000a94:	625a      	str	r2, [r3, #36]	; 0x24
      
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8000a96:	f7ff fe1f 	bl	80006d8 <HAL_GetTick>
 8000a9a:	0003      	movs	r3, r0
 8000a9c:	61bb      	str	r3, [r7, #24]
      
      /* Wait till LSI is ready */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8000a9e:	e008      	b.n	8000ab2 <HAL_RCC_OscConfig+0x25e>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8000aa0:	f7ff fe1a 	bl	80006d8 <HAL_GetTick>
 8000aa4:	0002      	movs	r2, r0
 8000aa6:	69bb      	ldr	r3, [r7, #24]
 8000aa8:	1ad3      	subs	r3, r2, r3
 8000aaa:	2b02      	cmp	r3, #2
 8000aac:	d901      	bls.n	8000ab2 <HAL_RCC_OscConfig+0x25e>
        {
          return HAL_TIMEOUT;
 8000aae:	2303      	movs	r3, #3
 8000ab0:	e250      	b.n	8000f54 <HAL_RCC_OscConfig+0x700>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8000ab2:	4b36      	ldr	r3, [pc, #216]	; (8000b8c <HAL_RCC_OscConfig+0x338>)
 8000ab4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8000ab6:	2202      	movs	r2, #2
 8000ab8:	4013      	ands	r3, r2
 8000aba:	d0f1      	beq.n	8000aa0 <HAL_RCC_OscConfig+0x24c>
 8000abc:	e018      	b.n	8000af0 <HAL_RCC_OscConfig+0x29c>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8000abe:	4b33      	ldr	r3, [pc, #204]	; (8000b8c <HAL_RCC_OscConfig+0x338>)
 8000ac0:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8000ac2:	4b32      	ldr	r3, [pc, #200]	; (8000b8c <HAL_RCC_OscConfig+0x338>)
 8000ac4:	2101      	movs	r1, #1
 8000ac6:	438a      	bics	r2, r1
 8000ac8:	625a      	str	r2, [r3, #36]	; 0x24
      
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8000aca:	f7ff fe05 	bl	80006d8 <HAL_GetTick>
 8000ace:	0003      	movs	r3, r0
 8000ad0:	61bb      	str	r3, [r7, #24]
      
      /* Wait till LSI is disabled */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8000ad2:	e008      	b.n	8000ae6 <HAL_RCC_OscConfig+0x292>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8000ad4:	f7ff fe00 	bl	80006d8 <HAL_GetTick>
 8000ad8:	0002      	movs	r2, r0
 8000ada:	69bb      	ldr	r3, [r7, #24]
 8000adc:	1ad3      	subs	r3, r2, r3
 8000ade:	2b02      	cmp	r3, #2
 8000ae0:	d901      	bls.n	8000ae6 <HAL_RCC_OscConfig+0x292>
        {
          return HAL_TIMEOUT;
 8000ae2:	2303      	movs	r3, #3
 8000ae4:	e236      	b.n	8000f54 <HAL_RCC_OscConfig+0x700>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8000ae6:	4b29      	ldr	r3, [pc, #164]	; (8000b8c <HAL_RCC_OscConfig+0x338>)
 8000ae8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8000aea:	2202      	movs	r2, #2
 8000aec:	4013      	ands	r3, r2
 8000aee:	d1f1      	bne.n	8000ad4 <HAL_RCC_OscConfig+0x280>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8000af0:	687b      	ldr	r3, [r7, #4]
 8000af2:	681b      	ldr	r3, [r3, #0]
 8000af4:	2204      	movs	r2, #4
 8000af6:	4013      	ands	r3, r2
 8000af8:	d100      	bne.n	8000afc <HAL_RCC_OscConfig+0x2a8>
 8000afa:	e0b5      	b.n	8000c68 <HAL_RCC_OscConfig+0x414>
  {
    FlagStatus       pwrclkchanged = RESET;
 8000afc:	201f      	movs	r0, #31
 8000afe:	183b      	adds	r3, r7, r0
 8000b00:	2200      	movs	r2, #0
 8000b02:	701a      	strb	r2, [r3, #0]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8000b04:	4b21      	ldr	r3, [pc, #132]	; (8000b8c <HAL_RCC_OscConfig+0x338>)
 8000b06:	69da      	ldr	r2, [r3, #28]
 8000b08:	2380      	movs	r3, #128	; 0x80
 8000b0a:	055b      	lsls	r3, r3, #21
 8000b0c:	4013      	ands	r3, r2
 8000b0e:	d110      	bne.n	8000b32 <HAL_RCC_OscConfig+0x2de>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8000b10:	4b1e      	ldr	r3, [pc, #120]	; (8000b8c <HAL_RCC_OscConfig+0x338>)
 8000b12:	69da      	ldr	r2, [r3, #28]
 8000b14:	4b1d      	ldr	r3, [pc, #116]	; (8000b8c <HAL_RCC_OscConfig+0x338>)
 8000b16:	2180      	movs	r1, #128	; 0x80
 8000b18:	0549      	lsls	r1, r1, #21
 8000b1a:	430a      	orrs	r2, r1
 8000b1c:	61da      	str	r2, [r3, #28]
 8000b1e:	4b1b      	ldr	r3, [pc, #108]	; (8000b8c <HAL_RCC_OscConfig+0x338>)
 8000b20:	69da      	ldr	r2, [r3, #28]
 8000b22:	2380      	movs	r3, #128	; 0x80
 8000b24:	055b      	lsls	r3, r3, #21
 8000b26:	4013      	ands	r3, r2
 8000b28:	60fb      	str	r3, [r7, #12]
 8000b2a:	68fb      	ldr	r3, [r7, #12]
      pwrclkchanged = SET;
 8000b2c:	183b      	adds	r3, r7, r0
 8000b2e:	2201      	movs	r2, #1
 8000b30:	701a      	strb	r2, [r3, #0]
    }
    
    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8000b32:	4b19      	ldr	r3, [pc, #100]	; (8000b98 <HAL_RCC_OscConfig+0x344>)
 8000b34:	681a      	ldr	r2, [r3, #0]
 8000b36:	2380      	movs	r3, #128	; 0x80
 8000b38:	005b      	lsls	r3, r3, #1
 8000b3a:	4013      	ands	r3, r2
 8000b3c:	d11a      	bne.n	8000b74 <HAL_RCC_OscConfig+0x320>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8000b3e:	4b16      	ldr	r3, [pc, #88]	; (8000b98 <HAL_RCC_OscConfig+0x344>)
 8000b40:	681a      	ldr	r2, [r3, #0]
 8000b42:	4b15      	ldr	r3, [pc, #84]	; (8000b98 <HAL_RCC_OscConfig+0x344>)
 8000b44:	2180      	movs	r1, #128	; 0x80
 8000b46:	0049      	lsls	r1, r1, #1
 8000b48:	430a      	orrs	r2, r1
 8000b4a:	601a      	str	r2, [r3, #0]
      
      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8000b4c:	f7ff fdc4 	bl	80006d8 <HAL_GetTick>
 8000b50:	0003      	movs	r3, r0
 8000b52:	61bb      	str	r3, [r7, #24]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8000b54:	e008      	b.n	8000b68 <HAL_RCC_OscConfig+0x314>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8000b56:	f7ff fdbf 	bl	80006d8 <HAL_GetTick>
 8000b5a:	0002      	movs	r2, r0
 8000b5c:	69bb      	ldr	r3, [r7, #24]
 8000b5e:	1ad3      	subs	r3, r2, r3
 8000b60:	2b64      	cmp	r3, #100	; 0x64
 8000b62:	d901      	bls.n	8000b68 <HAL_RCC_OscConfig+0x314>
        {
          return HAL_TIMEOUT;
 8000b64:	2303      	movs	r3, #3
 8000b66:	e1f5      	b.n	8000f54 <HAL_RCC_OscConfig+0x700>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8000b68:	4b0b      	ldr	r3, [pc, #44]	; (8000b98 <HAL_RCC_OscConfig+0x344>)
 8000b6a:	681a      	ldr	r2, [r3, #0]
 8000b6c:	2380      	movs	r3, #128	; 0x80
 8000b6e:	005b      	lsls	r3, r3, #1
 8000b70:	4013      	ands	r3, r2
 8000b72:	d0f0      	beq.n	8000b56 <HAL_RCC_OscConfig+0x302>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8000b74:	687b      	ldr	r3, [r7, #4]
 8000b76:	689b      	ldr	r3, [r3, #8]
 8000b78:	2b01      	cmp	r3, #1
 8000b7a:	d10f      	bne.n	8000b9c <HAL_RCC_OscConfig+0x348>
 8000b7c:	4b03      	ldr	r3, [pc, #12]	; (8000b8c <HAL_RCC_OscConfig+0x338>)
 8000b7e:	6a1a      	ldr	r2, [r3, #32]
 8000b80:	4b02      	ldr	r3, [pc, #8]	; (8000b8c <HAL_RCC_OscConfig+0x338>)
 8000b82:	2101      	movs	r1, #1
 8000b84:	430a      	orrs	r2, r1
 8000b86:	621a      	str	r2, [r3, #32]
 8000b88:	e036      	b.n	8000bf8 <HAL_RCC_OscConfig+0x3a4>
 8000b8a:	46c0      	nop			; (mov r8, r8)
 8000b8c:	40021000 	.word	0x40021000
 8000b90:	fffeffff 	.word	0xfffeffff
 8000b94:	fffbffff 	.word	0xfffbffff
 8000b98:	40007000 	.word	0x40007000
 8000b9c:	687b      	ldr	r3, [r7, #4]
 8000b9e:	689b      	ldr	r3, [r3, #8]
 8000ba0:	2b00      	cmp	r3, #0
 8000ba2:	d10c      	bne.n	8000bbe <HAL_RCC_OscConfig+0x36a>
 8000ba4:	4bca      	ldr	r3, [pc, #808]	; (8000ed0 <HAL_RCC_OscConfig+0x67c>)
 8000ba6:	6a1a      	ldr	r2, [r3, #32]
 8000ba8:	4bc9      	ldr	r3, [pc, #804]	; (8000ed0 <HAL_RCC_OscConfig+0x67c>)
 8000baa:	2101      	movs	r1, #1
 8000bac:	438a      	bics	r2, r1
 8000bae:	621a      	str	r2, [r3, #32]
 8000bb0:	4bc7      	ldr	r3, [pc, #796]	; (8000ed0 <HAL_RCC_OscConfig+0x67c>)
 8000bb2:	6a1a      	ldr	r2, [r3, #32]
 8000bb4:	4bc6      	ldr	r3, [pc, #792]	; (8000ed0 <HAL_RCC_OscConfig+0x67c>)
 8000bb6:	2104      	movs	r1, #4
 8000bb8:	438a      	bics	r2, r1
 8000bba:	621a      	str	r2, [r3, #32]
 8000bbc:	e01c      	b.n	8000bf8 <HAL_RCC_OscConfig+0x3a4>
 8000bbe:	687b      	ldr	r3, [r7, #4]
 8000bc0:	689b      	ldr	r3, [r3, #8]
 8000bc2:	2b05      	cmp	r3, #5
 8000bc4:	d10c      	bne.n	8000be0 <HAL_RCC_OscConfig+0x38c>
 8000bc6:	4bc2      	ldr	r3, [pc, #776]	; (8000ed0 <HAL_RCC_OscConfig+0x67c>)
 8000bc8:	6a1a      	ldr	r2, [r3, #32]
 8000bca:	4bc1      	ldr	r3, [pc, #772]	; (8000ed0 <HAL_RCC_OscConfig+0x67c>)
 8000bcc:	2104      	movs	r1, #4
 8000bce:	430a      	orrs	r2, r1
 8000bd0:	621a      	str	r2, [r3, #32]
 8000bd2:	4bbf      	ldr	r3, [pc, #764]	; (8000ed0 <HAL_RCC_OscConfig+0x67c>)
 8000bd4:	6a1a      	ldr	r2, [r3, #32]
 8000bd6:	4bbe      	ldr	r3, [pc, #760]	; (8000ed0 <HAL_RCC_OscConfig+0x67c>)
 8000bd8:	2101      	movs	r1, #1
 8000bda:	430a      	orrs	r2, r1
 8000bdc:	621a      	str	r2, [r3, #32]
 8000bde:	e00b      	b.n	8000bf8 <HAL_RCC_OscConfig+0x3a4>
 8000be0:	4bbb      	ldr	r3, [pc, #748]	; (8000ed0 <HAL_RCC_OscConfig+0x67c>)
 8000be2:	6a1a      	ldr	r2, [r3, #32]
 8000be4:	4bba      	ldr	r3, [pc, #744]	; (8000ed0 <HAL_RCC_OscConfig+0x67c>)
 8000be6:	2101      	movs	r1, #1
 8000be8:	438a      	bics	r2, r1
 8000bea:	621a      	str	r2, [r3, #32]
 8000bec:	4bb8      	ldr	r3, [pc, #736]	; (8000ed0 <HAL_RCC_OscConfig+0x67c>)
 8000bee:	6a1a      	ldr	r2, [r3, #32]
 8000bf0:	4bb7      	ldr	r3, [pc, #732]	; (8000ed0 <HAL_RCC_OscConfig+0x67c>)
 8000bf2:	2104      	movs	r1, #4
 8000bf4:	438a      	bics	r2, r1
 8000bf6:	621a      	str	r2, [r3, #32]
    /* Check the LSE State */
    if(RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8000bf8:	687b      	ldr	r3, [r7, #4]
 8000bfa:	689b      	ldr	r3, [r3, #8]
 8000bfc:	2b00      	cmp	r3, #0
 8000bfe:	d014      	beq.n	8000c2a <HAL_RCC_OscConfig+0x3d6>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8000c00:	f7ff fd6a 	bl	80006d8 <HAL_GetTick>
 8000c04:	0003      	movs	r3, r0
 8000c06:	61bb      	str	r3, [r7, #24]
      
      /* Wait till LSE is ready */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8000c08:	e009      	b.n	8000c1e <HAL_RCC_OscConfig+0x3ca>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8000c0a:	f7ff fd65 	bl	80006d8 <HAL_GetTick>
 8000c0e:	0002      	movs	r2, r0
 8000c10:	69bb      	ldr	r3, [r7, #24]
 8000c12:	1ad3      	subs	r3, r2, r3
 8000c14:	4aaf      	ldr	r2, [pc, #700]	; (8000ed4 <HAL_RCC_OscConfig+0x680>)
 8000c16:	4293      	cmp	r3, r2
 8000c18:	d901      	bls.n	8000c1e <HAL_RCC_OscConfig+0x3ca>
        {
          return HAL_TIMEOUT;
 8000c1a:	2303      	movs	r3, #3
 8000c1c:	e19a      	b.n	8000f54 <HAL_RCC_OscConfig+0x700>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8000c1e:	4bac      	ldr	r3, [pc, #688]	; (8000ed0 <HAL_RCC_OscConfig+0x67c>)
 8000c20:	6a1b      	ldr	r3, [r3, #32]
 8000c22:	2202      	movs	r2, #2
 8000c24:	4013      	ands	r3, r2
 8000c26:	d0f0      	beq.n	8000c0a <HAL_RCC_OscConfig+0x3b6>
 8000c28:	e013      	b.n	8000c52 <HAL_RCC_OscConfig+0x3fe>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8000c2a:	f7ff fd55 	bl	80006d8 <HAL_GetTick>
 8000c2e:	0003      	movs	r3, r0
 8000c30:	61bb      	str	r3, [r7, #24]
      
      /* Wait till LSE is disabled */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8000c32:	e009      	b.n	8000c48 <HAL_RCC_OscConfig+0x3f4>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8000c34:	f7ff fd50 	bl	80006d8 <HAL_GetTick>
 8000c38:	0002      	movs	r2, r0
 8000c3a:	69bb      	ldr	r3, [r7, #24]
 8000c3c:	1ad3      	subs	r3, r2, r3
 8000c3e:	4aa5      	ldr	r2, [pc, #660]	; (8000ed4 <HAL_RCC_OscConfig+0x680>)
 8000c40:	4293      	cmp	r3, r2
 8000c42:	d901      	bls.n	8000c48 <HAL_RCC_OscConfig+0x3f4>
        {
          return HAL_TIMEOUT;
 8000c44:	2303      	movs	r3, #3
 8000c46:	e185      	b.n	8000f54 <HAL_RCC_OscConfig+0x700>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8000c48:	4ba1      	ldr	r3, [pc, #644]	; (8000ed0 <HAL_RCC_OscConfig+0x67c>)
 8000c4a:	6a1b      	ldr	r3, [r3, #32]
 8000c4c:	2202      	movs	r2, #2
 8000c4e:	4013      	ands	r3, r2
 8000c50:	d1f0      	bne.n	8000c34 <HAL_RCC_OscConfig+0x3e0>
        }
      }
    }

    /* Require to disable power clock if necessary */
    if(pwrclkchanged == SET)
 8000c52:	231f      	movs	r3, #31
 8000c54:	18fb      	adds	r3, r7, r3
 8000c56:	781b      	ldrb	r3, [r3, #0]
 8000c58:	2b01      	cmp	r3, #1
 8000c5a:	d105      	bne.n	8000c68 <HAL_RCC_OscConfig+0x414>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8000c5c:	4b9c      	ldr	r3, [pc, #624]	; (8000ed0 <HAL_RCC_OscConfig+0x67c>)
 8000c5e:	69da      	ldr	r2, [r3, #28]
 8000c60:	4b9b      	ldr	r3, [pc, #620]	; (8000ed0 <HAL_RCC_OscConfig+0x67c>)
 8000c62:	499d      	ldr	r1, [pc, #628]	; (8000ed8 <HAL_RCC_OscConfig+0x684>)
 8000c64:	400a      	ands	r2, r1
 8000c66:	61da      	str	r2, [r3, #28]
    }
  }

  /*----------------------------- HSI14 Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI14) == RCC_OSCILLATORTYPE_HSI14)
 8000c68:	687b      	ldr	r3, [r7, #4]
 8000c6a:	681b      	ldr	r3, [r3, #0]
 8000c6c:	2210      	movs	r2, #16
 8000c6e:	4013      	ands	r3, r2
 8000c70:	d063      	beq.n	8000d3a <HAL_RCC_OscConfig+0x4e6>
    /* Check the parameters */
    assert_param(IS_RCC_HSI14(RCC_OscInitStruct->HSI14State));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSI14CalibrationValue));

    /* Check the HSI14 State */
    if(RCC_OscInitStruct->HSI14State == RCC_HSI14_ON)
 8000c72:	687b      	ldr	r3, [r7, #4]
 8000c74:	695b      	ldr	r3, [r3, #20]
 8000c76:	2b01      	cmp	r3, #1
 8000c78:	d12a      	bne.n	8000cd0 <HAL_RCC_OscConfig+0x47c>
    {
      /* Disable ADC control of the Internal High Speed oscillator HSI14 */
      __HAL_RCC_HSI14ADC_DISABLE();
 8000c7a:	4b95      	ldr	r3, [pc, #596]	; (8000ed0 <HAL_RCC_OscConfig+0x67c>)
 8000c7c:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8000c7e:	4b94      	ldr	r3, [pc, #592]	; (8000ed0 <HAL_RCC_OscConfig+0x67c>)
 8000c80:	2104      	movs	r1, #4
 8000c82:	430a      	orrs	r2, r1
 8000c84:	635a      	str	r2, [r3, #52]	; 0x34

      /* Enable the Internal High Speed oscillator (HSI). */
      __HAL_RCC_HSI14_ENABLE();
 8000c86:	4b92      	ldr	r3, [pc, #584]	; (8000ed0 <HAL_RCC_OscConfig+0x67c>)
 8000c88:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8000c8a:	4b91      	ldr	r3, [pc, #580]	; (8000ed0 <HAL_RCC_OscConfig+0x67c>)
 8000c8c:	2101      	movs	r1, #1
 8000c8e:	430a      	orrs	r2, r1
 8000c90:	635a      	str	r2, [r3, #52]	; 0x34

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8000c92:	f7ff fd21 	bl	80006d8 <HAL_GetTick>
 8000c96:	0003      	movs	r3, r0
 8000c98:	61bb      	str	r3, [r7, #24]
      
      /* Wait till HSI is ready */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI14RDY) == RESET)
 8000c9a:	e008      	b.n	8000cae <HAL_RCC_OscConfig+0x45a>
      {
        if((HAL_GetTick() - tickstart) > HSI14_TIMEOUT_VALUE)
 8000c9c:	f7ff fd1c 	bl	80006d8 <HAL_GetTick>
 8000ca0:	0002      	movs	r2, r0
 8000ca2:	69bb      	ldr	r3, [r7, #24]
 8000ca4:	1ad3      	subs	r3, r2, r3
 8000ca6:	2b02      	cmp	r3, #2
 8000ca8:	d901      	bls.n	8000cae <HAL_RCC_OscConfig+0x45a>
        {
          return HAL_TIMEOUT;
 8000caa:	2303      	movs	r3, #3
 8000cac:	e152      	b.n	8000f54 <HAL_RCC_OscConfig+0x700>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI14RDY) == RESET)
 8000cae:	4b88      	ldr	r3, [pc, #544]	; (8000ed0 <HAL_RCC_OscConfig+0x67c>)
 8000cb0:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8000cb2:	2202      	movs	r2, #2
 8000cb4:	4013      	ands	r3, r2
 8000cb6:	d0f1      	beq.n	8000c9c <HAL_RCC_OscConfig+0x448>
        }      
      } 

      /* Adjusts the Internal High Speed oscillator 14Mhz (HSI14) calibration value. */
      __HAL_RCC_HSI14_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSI14CalibrationValue);
 8000cb8:	4b85      	ldr	r3, [pc, #532]	; (8000ed0 <HAL_RCC_OscConfig+0x67c>)
 8000cba:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8000cbc:	22f8      	movs	r2, #248	; 0xf8
 8000cbe:	4393      	bics	r3, r2
 8000cc0:	0019      	movs	r1, r3
 8000cc2:	687b      	ldr	r3, [r7, #4]
 8000cc4:	699b      	ldr	r3, [r3, #24]
 8000cc6:	00da      	lsls	r2, r3, #3
 8000cc8:	4b81      	ldr	r3, [pc, #516]	; (8000ed0 <HAL_RCC_OscConfig+0x67c>)
 8000cca:	430a      	orrs	r2, r1
 8000ccc:	635a      	str	r2, [r3, #52]	; 0x34
 8000cce:	e034      	b.n	8000d3a <HAL_RCC_OscConfig+0x4e6>
    }
    else if(RCC_OscInitStruct->HSI14State == RCC_HSI14_ADC_CONTROL)
 8000cd0:	687b      	ldr	r3, [r7, #4]
 8000cd2:	695b      	ldr	r3, [r3, #20]
 8000cd4:	3305      	adds	r3, #5
 8000cd6:	d111      	bne.n	8000cfc <HAL_RCC_OscConfig+0x4a8>
    {
      /* Enable ADC control of the Internal High Speed oscillator HSI14 */
      __HAL_RCC_HSI14ADC_ENABLE();
 8000cd8:	4b7d      	ldr	r3, [pc, #500]	; (8000ed0 <HAL_RCC_OscConfig+0x67c>)
 8000cda:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8000cdc:	4b7c      	ldr	r3, [pc, #496]	; (8000ed0 <HAL_RCC_OscConfig+0x67c>)
 8000cde:	2104      	movs	r1, #4
 8000ce0:	438a      	bics	r2, r1
 8000ce2:	635a      	str	r2, [r3, #52]	; 0x34

      /* Adjusts the Internal High Speed oscillator 14Mhz (HSI14) calibration value. */
      __HAL_RCC_HSI14_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSI14CalibrationValue);
 8000ce4:	4b7a      	ldr	r3, [pc, #488]	; (8000ed0 <HAL_RCC_OscConfig+0x67c>)
 8000ce6:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8000ce8:	22f8      	movs	r2, #248	; 0xf8
 8000cea:	4393      	bics	r3, r2
 8000cec:	0019      	movs	r1, r3
 8000cee:	687b      	ldr	r3, [r7, #4]
 8000cf0:	699b      	ldr	r3, [r3, #24]
 8000cf2:	00da      	lsls	r2, r3, #3
 8000cf4:	4b76      	ldr	r3, [pc, #472]	; (8000ed0 <HAL_RCC_OscConfig+0x67c>)
 8000cf6:	430a      	orrs	r2, r1
 8000cf8:	635a      	str	r2, [r3, #52]	; 0x34
 8000cfa:	e01e      	b.n	8000d3a <HAL_RCC_OscConfig+0x4e6>
    }
    else
    {
      /* Disable ADC control of the Internal High Speed oscillator HSI14 */
      __HAL_RCC_HSI14ADC_DISABLE();
 8000cfc:	4b74      	ldr	r3, [pc, #464]	; (8000ed0 <HAL_RCC_OscConfig+0x67c>)
 8000cfe:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8000d00:	4b73      	ldr	r3, [pc, #460]	; (8000ed0 <HAL_RCC_OscConfig+0x67c>)
 8000d02:	2104      	movs	r1, #4
 8000d04:	430a      	orrs	r2, r1
 8000d06:	635a      	str	r2, [r3, #52]	; 0x34

      /* Disable the Internal High Speed oscillator (HSI). */
      __HAL_RCC_HSI14_DISABLE();
 8000d08:	4b71      	ldr	r3, [pc, #452]	; (8000ed0 <HAL_RCC_OscConfig+0x67c>)
 8000d0a:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8000d0c:	4b70      	ldr	r3, [pc, #448]	; (8000ed0 <HAL_RCC_OscConfig+0x67c>)
 8000d0e:	2101      	movs	r1, #1
 8000d10:	438a      	bics	r2, r1
 8000d12:	635a      	str	r2, [r3, #52]	; 0x34

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8000d14:	f7ff fce0 	bl	80006d8 <HAL_GetTick>
 8000d18:	0003      	movs	r3, r0
 8000d1a:	61bb      	str	r3, [r7, #24]
      
      /* Wait till HSI is ready */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI14RDY) != RESET)
 8000d1c:	e008      	b.n	8000d30 <HAL_RCC_OscConfig+0x4dc>
      {
        if((HAL_GetTick() - tickstart) > HSI14_TIMEOUT_VALUE)
 8000d1e:	f7ff fcdb 	bl	80006d8 <HAL_GetTick>
 8000d22:	0002      	movs	r2, r0
 8000d24:	69bb      	ldr	r3, [r7, #24]
 8000d26:	1ad3      	subs	r3, r2, r3
 8000d28:	2b02      	cmp	r3, #2
 8000d2a:	d901      	bls.n	8000d30 <HAL_RCC_OscConfig+0x4dc>
        {
          return HAL_TIMEOUT;
 8000d2c:	2303      	movs	r3, #3
 8000d2e:	e111      	b.n	8000f54 <HAL_RCC_OscConfig+0x700>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI14RDY) != RESET)
 8000d30:	4b67      	ldr	r3, [pc, #412]	; (8000ed0 <HAL_RCC_OscConfig+0x67c>)
 8000d32:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8000d34:	2202      	movs	r2, #2
 8000d36:	4013      	ands	r3, r2
 8000d38:	d1f1      	bne.n	8000d1e <HAL_RCC_OscConfig+0x4ca>
    }
  }

#if defined(RCC_HSI48_SUPPORT)
  /*----------------------------- HSI48 Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI48) == RCC_OSCILLATORTYPE_HSI48)
 8000d3a:	687b      	ldr	r3, [r7, #4]
 8000d3c:	681b      	ldr	r3, [r3, #0]
 8000d3e:	2220      	movs	r2, #32
 8000d40:	4013      	ands	r3, r2
 8000d42:	d05c      	beq.n	8000dfe <HAL_RCC_OscConfig+0x5aa>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSI48(RCC_OscInitStruct->HSI48State));

    /* When the HSI48 is used as system clock it is not allowed to be disabled */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI48) ||
 8000d44:	4b62      	ldr	r3, [pc, #392]	; (8000ed0 <HAL_RCC_OscConfig+0x67c>)
 8000d46:	685b      	ldr	r3, [r3, #4]
 8000d48:	220c      	movs	r2, #12
 8000d4a:	4013      	ands	r3, r2
 8000d4c:	2b0c      	cmp	r3, #12
 8000d4e:	d00e      	beq.n	8000d6e <HAL_RCC_OscConfig+0x51a>
       ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI48)))
 8000d50:	4b5f      	ldr	r3, [pc, #380]	; (8000ed0 <HAL_RCC_OscConfig+0x67c>)
 8000d52:	685b      	ldr	r3, [r3, #4]
 8000d54:	220c      	movs	r2, #12
 8000d56:	4013      	ands	r3, r2
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI48) ||
 8000d58:	2b08      	cmp	r3, #8
 8000d5a:	d114      	bne.n	8000d86 <HAL_RCC_OscConfig+0x532>
       ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI48)))
 8000d5c:	4b5c      	ldr	r3, [pc, #368]	; (8000ed0 <HAL_RCC_OscConfig+0x67c>)
 8000d5e:	685a      	ldr	r2, [r3, #4]
 8000d60:	23c0      	movs	r3, #192	; 0xc0
 8000d62:	025b      	lsls	r3, r3, #9
 8000d64:	401a      	ands	r2, r3
 8000d66:	23c0      	movs	r3, #192	; 0xc0
 8000d68:	025b      	lsls	r3, r3, #9
 8000d6a:	429a      	cmp	r2, r3
 8000d6c:	d10b      	bne.n	8000d86 <HAL_RCC_OscConfig+0x532>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) != RESET) && (RCC_OscInitStruct->HSI48State != RCC_HSI48_ON))
 8000d6e:	4b58      	ldr	r3, [pc, #352]	; (8000ed0 <HAL_RCC_OscConfig+0x67c>)
 8000d70:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8000d72:	2380      	movs	r3, #128	; 0x80
 8000d74:	029b      	lsls	r3, r3, #10
 8000d76:	4013      	ands	r3, r2
 8000d78:	d040      	beq.n	8000dfc <HAL_RCC_OscConfig+0x5a8>
 8000d7a:	687b      	ldr	r3, [r7, #4]
 8000d7c:	6a1b      	ldr	r3, [r3, #32]
 8000d7e:	2b01      	cmp	r3, #1
 8000d80:	d03c      	beq.n	8000dfc <HAL_RCC_OscConfig+0x5a8>
      {
        return HAL_ERROR;
 8000d82:	2301      	movs	r3, #1
 8000d84:	e0e6      	b.n	8000f54 <HAL_RCC_OscConfig+0x700>
      }
    }
    else
    {
      /* Check the HSI48 State */
      if(RCC_OscInitStruct->HSI48State != RCC_HSI48_OFF)
 8000d86:	687b      	ldr	r3, [r7, #4]
 8000d88:	6a1b      	ldr	r3, [r3, #32]
 8000d8a:	2b00      	cmp	r3, #0
 8000d8c:	d01b      	beq.n	8000dc6 <HAL_RCC_OscConfig+0x572>
      {
        /* Enable the Internal High Speed oscillator (HSI48). */
        __HAL_RCC_HSI48_ENABLE();
 8000d8e:	4b50      	ldr	r3, [pc, #320]	; (8000ed0 <HAL_RCC_OscConfig+0x67c>)
 8000d90:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8000d92:	4b4f      	ldr	r3, [pc, #316]	; (8000ed0 <HAL_RCC_OscConfig+0x67c>)
 8000d94:	2180      	movs	r1, #128	; 0x80
 8000d96:	0249      	lsls	r1, r1, #9
 8000d98:	430a      	orrs	r2, r1
 8000d9a:	635a      	str	r2, [r3, #52]	; 0x34

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8000d9c:	f7ff fc9c 	bl	80006d8 <HAL_GetTick>
 8000da0:	0003      	movs	r3, r0
 8000da2:	61bb      	str	r3, [r7, #24]
      
        /* Wait till HSI48 is ready */  
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) == RESET)
 8000da4:	e008      	b.n	8000db8 <HAL_RCC_OscConfig+0x564>
        {
          if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 8000da6:	f7ff fc97 	bl	80006d8 <HAL_GetTick>
 8000daa:	0002      	movs	r2, r0
 8000dac:	69bb      	ldr	r3, [r7, #24]
 8000dae:	1ad3      	subs	r3, r2, r3
 8000db0:	2b02      	cmp	r3, #2
 8000db2:	d901      	bls.n	8000db8 <HAL_RCC_OscConfig+0x564>
          {
            return HAL_TIMEOUT;
 8000db4:	2303      	movs	r3, #3
 8000db6:	e0cd      	b.n	8000f54 <HAL_RCC_OscConfig+0x700>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) == RESET)
 8000db8:	4b45      	ldr	r3, [pc, #276]	; (8000ed0 <HAL_RCC_OscConfig+0x67c>)
 8000dba:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8000dbc:	2380      	movs	r3, #128	; 0x80
 8000dbe:	029b      	lsls	r3, r3, #10
 8000dc0:	4013      	ands	r3, r2
 8000dc2:	d0f0      	beq.n	8000da6 <HAL_RCC_OscConfig+0x552>
 8000dc4:	e01b      	b.n	8000dfe <HAL_RCC_OscConfig+0x5aa>
        } 
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI48). */
        __HAL_RCC_HSI48_DISABLE();
 8000dc6:	4b42      	ldr	r3, [pc, #264]	; (8000ed0 <HAL_RCC_OscConfig+0x67c>)
 8000dc8:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8000dca:	4b41      	ldr	r3, [pc, #260]	; (8000ed0 <HAL_RCC_OscConfig+0x67c>)
 8000dcc:	4943      	ldr	r1, [pc, #268]	; (8000edc <HAL_RCC_OscConfig+0x688>)
 8000dce:	400a      	ands	r2, r1
 8000dd0:	635a      	str	r2, [r3, #52]	; 0x34

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8000dd2:	f7ff fc81 	bl	80006d8 <HAL_GetTick>
 8000dd6:	0003      	movs	r3, r0
 8000dd8:	61bb      	str	r3, [r7, #24]
      
        /* Wait till HSI48 is ready */  
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) != RESET)
 8000dda:	e008      	b.n	8000dee <HAL_RCC_OscConfig+0x59a>
        {
          if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 8000ddc:	f7ff fc7c 	bl	80006d8 <HAL_GetTick>
 8000de0:	0002      	movs	r2, r0
 8000de2:	69bb      	ldr	r3, [r7, #24]
 8000de4:	1ad3      	subs	r3, r2, r3
 8000de6:	2b02      	cmp	r3, #2
 8000de8:	d901      	bls.n	8000dee <HAL_RCC_OscConfig+0x59a>
          {
            return HAL_TIMEOUT;
 8000dea:	2303      	movs	r3, #3
 8000dec:	e0b2      	b.n	8000f54 <HAL_RCC_OscConfig+0x700>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) != RESET)
 8000dee:	4b38      	ldr	r3, [pc, #224]	; (8000ed0 <HAL_RCC_OscConfig+0x67c>)
 8000df0:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8000df2:	2380      	movs	r3, #128	; 0x80
 8000df4:	029b      	lsls	r3, r3, #10
 8000df6:	4013      	ands	r3, r2
 8000df8:	d1f0      	bne.n	8000ddc <HAL_RCC_OscConfig+0x588>
 8000dfa:	e000      	b.n	8000dfe <HAL_RCC_OscConfig+0x5aa>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) != RESET) && (RCC_OscInitStruct->HSI48State != RCC_HSI48_ON))
 8000dfc:	46c0      	nop			; (mov r8, r8)
#endif /* RCC_HSI48_SUPPORT */
       
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8000dfe:	687b      	ldr	r3, [r7, #4]
 8000e00:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8000e02:	2b00      	cmp	r3, #0
 8000e04:	d100      	bne.n	8000e08 <HAL_RCC_OscConfig+0x5b4>
 8000e06:	e0a4      	b.n	8000f52 <HAL_RCC_OscConfig+0x6fe>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8000e08:	4b31      	ldr	r3, [pc, #196]	; (8000ed0 <HAL_RCC_OscConfig+0x67c>)
 8000e0a:	685b      	ldr	r3, [r3, #4]
 8000e0c:	220c      	movs	r2, #12
 8000e0e:	4013      	ands	r3, r2
 8000e10:	2b08      	cmp	r3, #8
 8000e12:	d100      	bne.n	8000e16 <HAL_RCC_OscConfig+0x5c2>
 8000e14:	e078      	b.n	8000f08 <HAL_RCC_OscConfig+0x6b4>
    { 
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8000e16:	687b      	ldr	r3, [r7, #4]
 8000e18:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8000e1a:	2b02      	cmp	r3, #2
 8000e1c:	d14c      	bne.n	8000eb8 <HAL_RCC_OscConfig+0x664>
        assert_param(IS_RCC_PLLSOURCE(RCC_OscInitStruct->PLL.PLLSource));
        assert_param(IS_RCC_PLL_MUL(RCC_OscInitStruct->PLL.PLLMUL));
        assert_param(IS_RCC_PREDIV(RCC_OscInitStruct->PLL.PREDIV));
  
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8000e1e:	4b2c      	ldr	r3, [pc, #176]	; (8000ed0 <HAL_RCC_OscConfig+0x67c>)
 8000e20:	681a      	ldr	r2, [r3, #0]
 8000e22:	4b2b      	ldr	r3, [pc, #172]	; (8000ed0 <HAL_RCC_OscConfig+0x67c>)
 8000e24:	492e      	ldr	r1, [pc, #184]	; (8000ee0 <HAL_RCC_OscConfig+0x68c>)
 8000e26:	400a      	ands	r2, r1
 8000e28:	601a      	str	r2, [r3, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8000e2a:	f7ff fc55 	bl	80006d8 <HAL_GetTick>
 8000e2e:	0003      	movs	r3, r0
 8000e30:	61bb      	str	r3, [r7, #24]
        
        /* Wait till PLL is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8000e32:	e008      	b.n	8000e46 <HAL_RCC_OscConfig+0x5f2>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8000e34:	f7ff fc50 	bl	80006d8 <HAL_GetTick>
 8000e38:	0002      	movs	r2, r0
 8000e3a:	69bb      	ldr	r3, [r7, #24]
 8000e3c:	1ad3      	subs	r3, r2, r3
 8000e3e:	2b02      	cmp	r3, #2
 8000e40:	d901      	bls.n	8000e46 <HAL_RCC_OscConfig+0x5f2>
          {
            return HAL_TIMEOUT;
 8000e42:	2303      	movs	r3, #3
 8000e44:	e086      	b.n	8000f54 <HAL_RCC_OscConfig+0x700>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8000e46:	4b22      	ldr	r3, [pc, #136]	; (8000ed0 <HAL_RCC_OscConfig+0x67c>)
 8000e48:	681a      	ldr	r2, [r3, #0]
 8000e4a:	2380      	movs	r3, #128	; 0x80
 8000e4c:	049b      	lsls	r3, r3, #18
 8000e4e:	4013      	ands	r3, r2
 8000e50:	d1f0      	bne.n	8000e34 <HAL_RCC_OscConfig+0x5e0>
          }
        }

        /* Configure the main PLL clock source, predivider and multiplication factor. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8000e52:	4b1f      	ldr	r3, [pc, #124]	; (8000ed0 <HAL_RCC_OscConfig+0x67c>)
 8000e54:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8000e56:	220f      	movs	r2, #15
 8000e58:	4393      	bics	r3, r2
 8000e5a:	0019      	movs	r1, r3
 8000e5c:	687b      	ldr	r3, [r7, #4]
 8000e5e:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8000e60:	4b1b      	ldr	r3, [pc, #108]	; (8000ed0 <HAL_RCC_OscConfig+0x67c>)
 8000e62:	430a      	orrs	r2, r1
 8000e64:	62da      	str	r2, [r3, #44]	; 0x2c
 8000e66:	4b1a      	ldr	r3, [pc, #104]	; (8000ed0 <HAL_RCC_OscConfig+0x67c>)
 8000e68:	685b      	ldr	r3, [r3, #4]
 8000e6a:	4a1e      	ldr	r2, [pc, #120]	; (8000ee4 <HAL_RCC_OscConfig+0x690>)
 8000e6c:	4013      	ands	r3, r2
 8000e6e:	0019      	movs	r1, r3
 8000e70:	687b      	ldr	r3, [r7, #4]
 8000e72:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8000e74:	687b      	ldr	r3, [r7, #4]
 8000e76:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8000e78:	431a      	orrs	r2, r3
 8000e7a:	4b15      	ldr	r3, [pc, #84]	; (8000ed0 <HAL_RCC_OscConfig+0x67c>)
 8000e7c:	430a      	orrs	r2, r1
 8000e7e:	605a      	str	r2, [r3, #4]
                             RCC_OscInitStruct->PLL.PREDIV,
                             RCC_OscInitStruct->PLL.PLLMUL);
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8000e80:	4b13      	ldr	r3, [pc, #76]	; (8000ed0 <HAL_RCC_OscConfig+0x67c>)
 8000e82:	681a      	ldr	r2, [r3, #0]
 8000e84:	4b12      	ldr	r3, [pc, #72]	; (8000ed0 <HAL_RCC_OscConfig+0x67c>)
 8000e86:	2180      	movs	r1, #128	; 0x80
 8000e88:	0449      	lsls	r1, r1, #17
 8000e8a:	430a      	orrs	r2, r1
 8000e8c:	601a      	str	r2, [r3, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8000e8e:	f7ff fc23 	bl	80006d8 <HAL_GetTick>
 8000e92:	0003      	movs	r3, r0
 8000e94:	61bb      	str	r3, [r7, #24]
        
        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8000e96:	e008      	b.n	8000eaa <HAL_RCC_OscConfig+0x656>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8000e98:	f7ff fc1e 	bl	80006d8 <HAL_GetTick>
 8000e9c:	0002      	movs	r2, r0
 8000e9e:	69bb      	ldr	r3, [r7, #24]
 8000ea0:	1ad3      	subs	r3, r2, r3
 8000ea2:	2b02      	cmp	r3, #2
 8000ea4:	d901      	bls.n	8000eaa <HAL_RCC_OscConfig+0x656>
          {
            return HAL_TIMEOUT;
 8000ea6:	2303      	movs	r3, #3
 8000ea8:	e054      	b.n	8000f54 <HAL_RCC_OscConfig+0x700>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8000eaa:	4b09      	ldr	r3, [pc, #36]	; (8000ed0 <HAL_RCC_OscConfig+0x67c>)
 8000eac:	681a      	ldr	r2, [r3, #0]
 8000eae:	2380      	movs	r3, #128	; 0x80
 8000eb0:	049b      	lsls	r3, r3, #18
 8000eb2:	4013      	ands	r3, r2
 8000eb4:	d0f0      	beq.n	8000e98 <HAL_RCC_OscConfig+0x644>
 8000eb6:	e04c      	b.n	8000f52 <HAL_RCC_OscConfig+0x6fe>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8000eb8:	4b05      	ldr	r3, [pc, #20]	; (8000ed0 <HAL_RCC_OscConfig+0x67c>)
 8000eba:	681a      	ldr	r2, [r3, #0]
 8000ebc:	4b04      	ldr	r3, [pc, #16]	; (8000ed0 <HAL_RCC_OscConfig+0x67c>)
 8000ebe:	4908      	ldr	r1, [pc, #32]	; (8000ee0 <HAL_RCC_OscConfig+0x68c>)
 8000ec0:	400a      	ands	r2, r1
 8000ec2:	601a      	str	r2, [r3, #0]
 
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8000ec4:	f7ff fc08 	bl	80006d8 <HAL_GetTick>
 8000ec8:	0003      	movs	r3, r0
 8000eca:	61bb      	str	r3, [r7, #24]
        
        /* Wait till PLL is disabled */  
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8000ecc:	e015      	b.n	8000efa <HAL_RCC_OscConfig+0x6a6>
 8000ece:	46c0      	nop			; (mov r8, r8)
 8000ed0:	40021000 	.word	0x40021000
 8000ed4:	00001388 	.word	0x00001388
 8000ed8:	efffffff 	.word	0xefffffff
 8000edc:	fffeffff 	.word	0xfffeffff
 8000ee0:	feffffff 	.word	0xfeffffff
 8000ee4:	ffc27fff 	.word	0xffc27fff
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8000ee8:	f7ff fbf6 	bl	80006d8 <HAL_GetTick>
 8000eec:	0002      	movs	r2, r0
 8000eee:	69bb      	ldr	r3, [r7, #24]
 8000ef0:	1ad3      	subs	r3, r2, r3
 8000ef2:	2b02      	cmp	r3, #2
 8000ef4:	d901      	bls.n	8000efa <HAL_RCC_OscConfig+0x6a6>
          {
            return HAL_TIMEOUT;
 8000ef6:	2303      	movs	r3, #3
 8000ef8:	e02c      	b.n	8000f54 <HAL_RCC_OscConfig+0x700>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8000efa:	4b18      	ldr	r3, [pc, #96]	; (8000f5c <HAL_RCC_OscConfig+0x708>)
 8000efc:	681a      	ldr	r2, [r3, #0]
 8000efe:	2380      	movs	r3, #128	; 0x80
 8000f00:	049b      	lsls	r3, r3, #18
 8000f02:	4013      	ands	r3, r2
 8000f04:	d1f0      	bne.n	8000ee8 <HAL_RCC_OscConfig+0x694>
 8000f06:	e024      	b.n	8000f52 <HAL_RCC_OscConfig+0x6fe>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8000f08:	687b      	ldr	r3, [r7, #4]
 8000f0a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8000f0c:	2b01      	cmp	r3, #1
 8000f0e:	d101      	bne.n	8000f14 <HAL_RCC_OscConfig+0x6c0>
      {
        return HAL_ERROR;
 8000f10:	2301      	movs	r3, #1
 8000f12:	e01f      	b.n	8000f54 <HAL_RCC_OscConfig+0x700>
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config  = RCC->CFGR;
 8000f14:	4b11      	ldr	r3, [pc, #68]	; (8000f5c <HAL_RCC_OscConfig+0x708>)
 8000f16:	685b      	ldr	r3, [r3, #4]
 8000f18:	617b      	str	r3, [r7, #20]
        pll_config2 = RCC->CFGR2;
 8000f1a:	4b10      	ldr	r3, [pc, #64]	; (8000f5c <HAL_RCC_OscConfig+0x708>)
 8000f1c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8000f1e:	613b      	str	r3, [r7, #16]
        if((READ_BIT(pll_config,  RCC_CFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 8000f20:	697a      	ldr	r2, [r7, #20]
 8000f22:	23c0      	movs	r3, #192	; 0xc0
 8000f24:	025b      	lsls	r3, r3, #9
 8000f26:	401a      	ands	r2, r3
 8000f28:	687b      	ldr	r3, [r7, #4]
 8000f2a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8000f2c:	429a      	cmp	r2, r3
 8000f2e:	d10e      	bne.n	8000f4e <HAL_RCC_OscConfig+0x6fa>
           (READ_BIT(pll_config2, RCC_CFGR2_PREDIV) != RCC_OscInitStruct->PLL.PREDIV)    ||
 8000f30:	693b      	ldr	r3, [r7, #16]
 8000f32:	220f      	movs	r2, #15
 8000f34:	401a      	ands	r2, r3
 8000f36:	687b      	ldr	r3, [r7, #4]
 8000f38:	6b1b      	ldr	r3, [r3, #48]	; 0x30
        if((READ_BIT(pll_config,  RCC_CFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 8000f3a:	429a      	cmp	r2, r3
 8000f3c:	d107      	bne.n	8000f4e <HAL_RCC_OscConfig+0x6fa>
           (READ_BIT(pll_config,  RCC_CFGR_PLLMUL)  != RCC_OscInitStruct->PLL.PLLMUL))
 8000f3e:	697a      	ldr	r2, [r7, #20]
 8000f40:	23f0      	movs	r3, #240	; 0xf0
 8000f42:	039b      	lsls	r3, r3, #14
 8000f44:	401a      	ands	r2, r3
 8000f46:	687b      	ldr	r3, [r7, #4]
 8000f48:	6adb      	ldr	r3, [r3, #44]	; 0x2c
           (READ_BIT(pll_config2, RCC_CFGR2_PREDIV) != RCC_OscInitStruct->PLL.PREDIV)    ||
 8000f4a:	429a      	cmp	r2, r3
 8000f4c:	d001      	beq.n	8000f52 <HAL_RCC_OscConfig+0x6fe>
        {
          return HAL_ERROR;
 8000f4e:	2301      	movs	r3, #1
 8000f50:	e000      	b.n	8000f54 <HAL_RCC_OscConfig+0x700>
        }
      }
    }
  }

  return HAL_OK;
 8000f52:	2300      	movs	r3, #0
}
 8000f54:	0018      	movs	r0, r3
 8000f56:	46bd      	mov	sp, r7
 8000f58:	b008      	add	sp, #32
 8000f5a:	bd80      	pop	{r7, pc}
 8000f5c:	40021000 	.word	0x40021000

08000f60 <HAL_RCC_ClockConfig>:
  *         You can use @ref HAL_RCC_GetClockConfig() function to know which clock is
  *         currently used as system clock source.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8000f60:	b580      	push	{r7, lr}
 8000f62:	b084      	sub	sp, #16
 8000f64:	af00      	add	r7, sp, #0
 8000f66:	6078      	str	r0, [r7, #4]
 8000f68:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 8000f6a:	687b      	ldr	r3, [r7, #4]
 8000f6c:	2b00      	cmp	r3, #0
 8000f6e:	d101      	bne.n	8000f74 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8000f70:	2301      	movs	r3, #1
 8000f72:	e0bf      	b.n	80010f4 <HAL_RCC_ClockConfig+0x194>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY) 
  must be correctly programmed according to the frequency of the CPU clock 
    (HCLK) of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8000f74:	4b61      	ldr	r3, [pc, #388]	; (80010fc <HAL_RCC_ClockConfig+0x19c>)
 8000f76:	681b      	ldr	r3, [r3, #0]
 8000f78:	2201      	movs	r2, #1
 8000f7a:	4013      	ands	r3, r2
 8000f7c:	683a      	ldr	r2, [r7, #0]
 8000f7e:	429a      	cmp	r2, r3
 8000f80:	d911      	bls.n	8000fa6 <HAL_RCC_ClockConfig+0x46>
  {    
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8000f82:	4b5e      	ldr	r3, [pc, #376]	; (80010fc <HAL_RCC_ClockConfig+0x19c>)
 8000f84:	681b      	ldr	r3, [r3, #0]
 8000f86:	2201      	movs	r2, #1
 8000f88:	4393      	bics	r3, r2
 8000f8a:	0019      	movs	r1, r3
 8000f8c:	4b5b      	ldr	r3, [pc, #364]	; (80010fc <HAL_RCC_ClockConfig+0x19c>)
 8000f8e:	683a      	ldr	r2, [r7, #0]
 8000f90:	430a      	orrs	r2, r1
 8000f92:	601a      	str	r2, [r3, #0]
    
    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8000f94:	4b59      	ldr	r3, [pc, #356]	; (80010fc <HAL_RCC_ClockConfig+0x19c>)
 8000f96:	681b      	ldr	r3, [r3, #0]
 8000f98:	2201      	movs	r2, #1
 8000f9a:	4013      	ands	r3, r2
 8000f9c:	683a      	ldr	r2, [r7, #0]
 8000f9e:	429a      	cmp	r2, r3
 8000fa0:	d001      	beq.n	8000fa6 <HAL_RCC_ClockConfig+0x46>
    {
      return HAL_ERROR;
 8000fa2:	2301      	movs	r3, #1
 8000fa4:	e0a6      	b.n	80010f4 <HAL_RCC_ClockConfig+0x194>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8000fa6:	687b      	ldr	r3, [r7, #4]
 8000fa8:	681b      	ldr	r3, [r3, #0]
 8000faa:	2202      	movs	r2, #2
 8000fac:	4013      	ands	r3, r2
 8000fae:	d015      	beq.n	8000fdc <HAL_RCC_ClockConfig+0x7c>
  {
    /* Set the highest APB divider in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8000fb0:	687b      	ldr	r3, [r7, #4]
 8000fb2:	681b      	ldr	r3, [r3, #0]
 8000fb4:	2204      	movs	r2, #4
 8000fb6:	4013      	ands	r3, r2
 8000fb8:	d006      	beq.n	8000fc8 <HAL_RCC_ClockConfig+0x68>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE, RCC_HCLK_DIV16);
 8000fba:	4b51      	ldr	r3, [pc, #324]	; (8001100 <HAL_RCC_ClockConfig+0x1a0>)
 8000fbc:	685a      	ldr	r2, [r3, #4]
 8000fbe:	4b50      	ldr	r3, [pc, #320]	; (8001100 <HAL_RCC_ClockConfig+0x1a0>)
 8000fc0:	21e0      	movs	r1, #224	; 0xe0
 8000fc2:	00c9      	lsls	r1, r1, #3
 8000fc4:	430a      	orrs	r2, r1
 8000fc6:	605a      	str	r2, [r3, #4]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8000fc8:	4b4d      	ldr	r3, [pc, #308]	; (8001100 <HAL_RCC_ClockConfig+0x1a0>)
 8000fca:	685b      	ldr	r3, [r3, #4]
 8000fcc:	22f0      	movs	r2, #240	; 0xf0
 8000fce:	4393      	bics	r3, r2
 8000fd0:	0019      	movs	r1, r3
 8000fd2:	687b      	ldr	r3, [r7, #4]
 8000fd4:	689a      	ldr	r2, [r3, #8]
 8000fd6:	4b4a      	ldr	r3, [pc, #296]	; (8001100 <HAL_RCC_ClockConfig+0x1a0>)
 8000fd8:	430a      	orrs	r2, r1
 8000fda:	605a      	str	r2, [r3, #4]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/ 
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8000fdc:	687b      	ldr	r3, [r7, #4]
 8000fde:	681b      	ldr	r3, [r3, #0]
 8000fe0:	2201      	movs	r2, #1
 8000fe2:	4013      	ands	r3, r2
 8000fe4:	d04c      	beq.n	8001080 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));
    
    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8000fe6:	687b      	ldr	r3, [r7, #4]
 8000fe8:	685b      	ldr	r3, [r3, #4]
 8000fea:	2b01      	cmp	r3, #1
 8000fec:	d107      	bne.n	8000ffe <HAL_RCC_ClockConfig+0x9e>
    {
      /* Check the HSE ready flag */  
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8000fee:	4b44      	ldr	r3, [pc, #272]	; (8001100 <HAL_RCC_ClockConfig+0x1a0>)
 8000ff0:	681a      	ldr	r2, [r3, #0]
 8000ff2:	2380      	movs	r3, #128	; 0x80
 8000ff4:	029b      	lsls	r3, r3, #10
 8000ff6:	4013      	ands	r3, r2
 8000ff8:	d120      	bne.n	800103c <HAL_RCC_ClockConfig+0xdc>
      {
        return HAL_ERROR;
 8000ffa:	2301      	movs	r3, #1
 8000ffc:	e07a      	b.n	80010f4 <HAL_RCC_ClockConfig+0x194>
      }
    }
    /* PLL is selected as System Clock Source */
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8000ffe:	687b      	ldr	r3, [r7, #4]
 8001000:	685b      	ldr	r3, [r3, #4]
 8001002:	2b02      	cmp	r3, #2
 8001004:	d107      	bne.n	8001016 <HAL_RCC_ClockConfig+0xb6>
    {
      /* Check the PLL ready flag */  
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8001006:	4b3e      	ldr	r3, [pc, #248]	; (8001100 <HAL_RCC_ClockConfig+0x1a0>)
 8001008:	681a      	ldr	r2, [r3, #0]
 800100a:	2380      	movs	r3, #128	; 0x80
 800100c:	049b      	lsls	r3, r3, #18
 800100e:	4013      	ands	r3, r2
 8001010:	d114      	bne.n	800103c <HAL_RCC_ClockConfig+0xdc>
      {
        return HAL_ERROR;
 8001012:	2301      	movs	r3, #1
 8001014:	e06e      	b.n	80010f4 <HAL_RCC_ClockConfig+0x194>
      }
    }
#if defined(RCC_CFGR_SWS_HSI48)
    /* HSI48 is selected as System Clock Source */
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSI48)
 8001016:	687b      	ldr	r3, [r7, #4]
 8001018:	685b      	ldr	r3, [r3, #4]
 800101a:	2b03      	cmp	r3, #3
 800101c:	d107      	bne.n	800102e <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the HSI48 ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) == RESET)
 800101e:	4b38      	ldr	r3, [pc, #224]	; (8001100 <HAL_RCC_ClockConfig+0x1a0>)
 8001020:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8001022:	2380      	movs	r3, #128	; 0x80
 8001024:	029b      	lsls	r3, r3, #10
 8001026:	4013      	ands	r3, r2
 8001028:	d108      	bne.n	800103c <HAL_RCC_ClockConfig+0xdc>
      {
        return HAL_ERROR;
 800102a:	2301      	movs	r3, #1
 800102c:	e062      	b.n	80010f4 <HAL_RCC_ClockConfig+0x194>
#endif /* RCC_CFGR_SWS_HSI48 */
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */  
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800102e:	4b34      	ldr	r3, [pc, #208]	; (8001100 <HAL_RCC_ClockConfig+0x1a0>)
 8001030:	681b      	ldr	r3, [r3, #0]
 8001032:	2202      	movs	r2, #2
 8001034:	4013      	ands	r3, r2
 8001036:	d101      	bne.n	800103c <HAL_RCC_ClockConfig+0xdc>
      {
        return HAL_ERROR;
 8001038:	2301      	movs	r3, #1
 800103a:	e05b      	b.n	80010f4 <HAL_RCC_ClockConfig+0x194>
      }
    }
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 800103c:	4b30      	ldr	r3, [pc, #192]	; (8001100 <HAL_RCC_ClockConfig+0x1a0>)
 800103e:	685b      	ldr	r3, [r3, #4]
 8001040:	2203      	movs	r2, #3
 8001042:	4393      	bics	r3, r2
 8001044:	0019      	movs	r1, r3
 8001046:	687b      	ldr	r3, [r7, #4]
 8001048:	685a      	ldr	r2, [r3, #4]
 800104a:	4b2d      	ldr	r3, [pc, #180]	; (8001100 <HAL_RCC_ClockConfig+0x1a0>)
 800104c:	430a      	orrs	r2, r1
 800104e:	605a      	str	r2, [r3, #4]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8001050:	f7ff fb42 	bl	80006d8 <HAL_GetTick>
 8001054:	0003      	movs	r3, r0
 8001056:	60fb      	str	r3, [r7, #12]
    
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8001058:	e009      	b.n	800106e <HAL_RCC_ClockConfig+0x10e>
    {
      if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 800105a:	f7ff fb3d 	bl	80006d8 <HAL_GetTick>
 800105e:	0002      	movs	r2, r0
 8001060:	68fb      	ldr	r3, [r7, #12]
 8001062:	1ad3      	subs	r3, r2, r3
 8001064:	4a27      	ldr	r2, [pc, #156]	; (8001104 <HAL_RCC_ClockConfig+0x1a4>)
 8001066:	4293      	cmp	r3, r2
 8001068:	d901      	bls.n	800106e <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 800106a:	2303      	movs	r3, #3
 800106c:	e042      	b.n	80010f4 <HAL_RCC_ClockConfig+0x194>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800106e:	4b24      	ldr	r3, [pc, #144]	; (8001100 <HAL_RCC_ClockConfig+0x1a0>)
 8001070:	685b      	ldr	r3, [r3, #4]
 8001072:	220c      	movs	r2, #12
 8001074:	401a      	ands	r2, r3
 8001076:	687b      	ldr	r3, [r7, #4]
 8001078:	685b      	ldr	r3, [r3, #4]
 800107a:	009b      	lsls	r3, r3, #2
 800107c:	429a      	cmp	r2, r3
 800107e:	d1ec      	bne.n	800105a <HAL_RCC_ClockConfig+0xfa>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8001080:	4b1e      	ldr	r3, [pc, #120]	; (80010fc <HAL_RCC_ClockConfig+0x19c>)
 8001082:	681b      	ldr	r3, [r3, #0]
 8001084:	2201      	movs	r2, #1
 8001086:	4013      	ands	r3, r2
 8001088:	683a      	ldr	r2, [r7, #0]
 800108a:	429a      	cmp	r2, r3
 800108c:	d211      	bcs.n	80010b2 <HAL_RCC_ClockConfig+0x152>
  {    
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800108e:	4b1b      	ldr	r3, [pc, #108]	; (80010fc <HAL_RCC_ClockConfig+0x19c>)
 8001090:	681b      	ldr	r3, [r3, #0]
 8001092:	2201      	movs	r2, #1
 8001094:	4393      	bics	r3, r2
 8001096:	0019      	movs	r1, r3
 8001098:	4b18      	ldr	r3, [pc, #96]	; (80010fc <HAL_RCC_ClockConfig+0x19c>)
 800109a:	683a      	ldr	r2, [r7, #0]
 800109c:	430a      	orrs	r2, r1
 800109e:	601a      	str	r2, [r3, #0]
    
    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 80010a0:	4b16      	ldr	r3, [pc, #88]	; (80010fc <HAL_RCC_ClockConfig+0x19c>)
 80010a2:	681b      	ldr	r3, [r3, #0]
 80010a4:	2201      	movs	r2, #1
 80010a6:	4013      	ands	r3, r2
 80010a8:	683a      	ldr	r2, [r7, #0]
 80010aa:	429a      	cmp	r2, r3
 80010ac:	d001      	beq.n	80010b2 <HAL_RCC_ClockConfig+0x152>
    {
      return HAL_ERROR;
 80010ae:	2301      	movs	r3, #1
 80010b0:	e020      	b.n	80010f4 <HAL_RCC_ClockConfig+0x194>
    }
  }    

  /*-------------------------- PCLK1 Configuration ---------------------------*/ 
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80010b2:	687b      	ldr	r3, [r7, #4]
 80010b4:	681b      	ldr	r3, [r3, #0]
 80010b6:	2204      	movs	r2, #4
 80010b8:	4013      	ands	r3, r2
 80010ba:	d009      	beq.n	80010d0 <HAL_RCC_ClockConfig+0x170>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE, RCC_ClkInitStruct->APB1CLKDivider);
 80010bc:	4b10      	ldr	r3, [pc, #64]	; (8001100 <HAL_RCC_ClockConfig+0x1a0>)
 80010be:	685b      	ldr	r3, [r3, #4]
 80010c0:	4a11      	ldr	r2, [pc, #68]	; (8001108 <HAL_RCC_ClockConfig+0x1a8>)
 80010c2:	4013      	ands	r3, r2
 80010c4:	0019      	movs	r1, r3
 80010c6:	687b      	ldr	r3, [r7, #4]
 80010c8:	68da      	ldr	r2, [r3, #12]
 80010ca:	4b0d      	ldr	r3, [pc, #52]	; (8001100 <HAL_RCC_ClockConfig+0x1a0>)
 80010cc:	430a      	orrs	r2, r1
 80010ce:	605a      	str	r2, [r3, #4]
  }
  
  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_BITNUMBER];
 80010d0:	f000 f820 	bl	8001114 <HAL_RCC_GetSysClockFreq>
 80010d4:	0001      	movs	r1, r0
 80010d6:	4b0a      	ldr	r3, [pc, #40]	; (8001100 <HAL_RCC_ClockConfig+0x1a0>)
 80010d8:	685b      	ldr	r3, [r3, #4]
 80010da:	091b      	lsrs	r3, r3, #4
 80010dc:	220f      	movs	r2, #15
 80010de:	4013      	ands	r3, r2
 80010e0:	4a0a      	ldr	r2, [pc, #40]	; (800110c <HAL_RCC_ClockConfig+0x1ac>)
 80010e2:	5cd3      	ldrb	r3, [r2, r3]
 80010e4:	000a      	movs	r2, r1
 80010e6:	40da      	lsrs	r2, r3
 80010e8:	4b09      	ldr	r3, [pc, #36]	; (8001110 <HAL_RCC_ClockConfig+0x1b0>)
 80010ea:	601a      	str	r2, [r3, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick (TICK_INT_PRIORITY);
 80010ec:	2003      	movs	r0, #3
 80010ee:	f7ff faad 	bl	800064c <HAL_InitTick>
  
  return HAL_OK;
 80010f2:	2300      	movs	r3, #0
}
 80010f4:	0018      	movs	r0, r3
 80010f6:	46bd      	mov	sp, r7
 80010f8:	b004      	add	sp, #16
 80010fa:	bd80      	pop	{r7, pc}
 80010fc:	40022000 	.word	0x40022000
 8001100:	40021000 	.word	0x40021000
 8001104:	00001388 	.word	0x00001388
 8001108:	fffff8ff 	.word	0xfffff8ff
 800110c:	08001268 	.word	0x08001268
 8001110:	20000000 	.word	0x20000000

08001114 <HAL_RCC_GetSysClockFreq>:
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *         
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8001114:	b580      	push	{r7, lr}
 8001116:	b086      	sub	sp, #24
 8001118:	af00      	add	r7, sp, #0
  static const uint8_t aPLLMULFactorTable[16U] = { 2U,  3U,  4U,  5U,  6U,  7U,  8U,  9U,
                                                   10U, 11U, 12U, 13U, 14U, 15U, 16U, 16U};
  static const uint8_t aPredivFactorTable[16U] = { 1U, 2U,  3U,  4U,  5U,  6U,  7U,  8U,
                                                   9U,10U, 11U, 12U, 13U, 14U, 15U, 16U};

  uint32_t tmpreg = 0U, prediv = 0U, pllclk = 0U, pllmul = 0U;
 800111a:	2300      	movs	r3, #0
 800111c:	60fb      	str	r3, [r7, #12]
 800111e:	2300      	movs	r3, #0
 8001120:	60bb      	str	r3, [r7, #8]
 8001122:	2300      	movs	r3, #0
 8001124:	617b      	str	r3, [r7, #20]
 8001126:	2300      	movs	r3, #0
 8001128:	607b      	str	r3, [r7, #4]
  uint32_t sysclockfreq = 0U;
 800112a:	2300      	movs	r3, #0
 800112c:	613b      	str	r3, [r7, #16]
  
  tmpreg = RCC->CFGR;
 800112e:	4b2d      	ldr	r3, [pc, #180]	; (80011e4 <HAL_RCC_GetSysClockFreq+0xd0>)
 8001130:	685b      	ldr	r3, [r3, #4]
 8001132:	60fb      	str	r3, [r7, #12]
  
  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 8001134:	68fb      	ldr	r3, [r7, #12]
 8001136:	220c      	movs	r2, #12
 8001138:	4013      	ands	r3, r2
 800113a:	2b0c      	cmp	r3, #12
 800113c:	d046      	beq.n	80011cc <HAL_RCC_GetSysClockFreq+0xb8>
 800113e:	d848      	bhi.n	80011d2 <HAL_RCC_GetSysClockFreq+0xbe>
 8001140:	2b04      	cmp	r3, #4
 8001142:	d002      	beq.n	800114a <HAL_RCC_GetSysClockFreq+0x36>
 8001144:	2b08      	cmp	r3, #8
 8001146:	d003      	beq.n	8001150 <HAL_RCC_GetSysClockFreq+0x3c>
 8001148:	e043      	b.n	80011d2 <HAL_RCC_GetSysClockFreq+0xbe>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock */
    {
      sysclockfreq = HSE_VALUE;
 800114a:	4b27      	ldr	r3, [pc, #156]	; (80011e8 <HAL_RCC_GetSysClockFreq+0xd4>)
 800114c:	613b      	str	r3, [r7, #16]
      break;
 800114e:	e043      	b.n	80011d8 <HAL_RCC_GetSysClockFreq+0xc4>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMUL) >> RCC_CFGR_PLLMUL_BITNUMBER];
 8001150:	68fb      	ldr	r3, [r7, #12]
 8001152:	0c9b      	lsrs	r3, r3, #18
 8001154:	220f      	movs	r2, #15
 8001156:	4013      	ands	r3, r2
 8001158:	4a24      	ldr	r2, [pc, #144]	; (80011ec <HAL_RCC_GetSysClockFreq+0xd8>)
 800115a:	5cd3      	ldrb	r3, [r2, r3]
 800115c:	607b      	str	r3, [r7, #4]
      prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV) >> RCC_CFGR2_PREDIV_BITNUMBER];
 800115e:	4b21      	ldr	r3, [pc, #132]	; (80011e4 <HAL_RCC_GetSysClockFreq+0xd0>)
 8001160:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001162:	220f      	movs	r2, #15
 8001164:	4013      	ands	r3, r2
 8001166:	4a22      	ldr	r2, [pc, #136]	; (80011f0 <HAL_RCC_GetSysClockFreq+0xdc>)
 8001168:	5cd3      	ldrb	r3, [r2, r3]
 800116a:	60bb      	str	r3, [r7, #8]
      if ((tmpreg & RCC_CFGR_PLLSRC) == RCC_PLLSOURCE_HSE)
 800116c:	68fa      	ldr	r2, [r7, #12]
 800116e:	23c0      	movs	r3, #192	; 0xc0
 8001170:	025b      	lsls	r3, r3, #9
 8001172:	401a      	ands	r2, r3
 8001174:	2380      	movs	r3, #128	; 0x80
 8001176:	025b      	lsls	r3, r3, #9
 8001178:	429a      	cmp	r2, r3
 800117a:	d109      	bne.n	8001190 <HAL_RCC_GetSysClockFreq+0x7c>
      {
        /* HSE used as PLL clock source : PLLCLK = HSE/PREDIV * PLLMUL */
        pllclk = (uint32_t)((uint64_t) HSE_VALUE / (uint64_t) (prediv)) * ((uint64_t) pllmul);
 800117c:	68b9      	ldr	r1, [r7, #8]
 800117e:	481a      	ldr	r0, [pc, #104]	; (80011e8 <HAL_RCC_GetSysClockFreq+0xd4>)
 8001180:	f7fe ffc2 	bl	8000108 <__udivsi3>
 8001184:	0003      	movs	r3, r0
 8001186:	001a      	movs	r2, r3
 8001188:	687b      	ldr	r3, [r7, #4]
 800118a:	4353      	muls	r3, r2
 800118c:	617b      	str	r3, [r7, #20]
 800118e:	e01a      	b.n	80011c6 <HAL_RCC_GetSysClockFreq+0xb2>
      }
#if defined(RCC_CFGR_PLLSRC_HSI48_PREDIV)
      else if ((tmpreg & RCC_CFGR_PLLSRC) == RCC_PLLSOURCE_HSI48)
 8001190:	68fa      	ldr	r2, [r7, #12]
 8001192:	23c0      	movs	r3, #192	; 0xc0
 8001194:	025b      	lsls	r3, r3, #9
 8001196:	401a      	ands	r2, r3
 8001198:	23c0      	movs	r3, #192	; 0xc0
 800119a:	025b      	lsls	r3, r3, #9
 800119c:	429a      	cmp	r2, r3
 800119e:	d109      	bne.n	80011b4 <HAL_RCC_GetSysClockFreq+0xa0>
      {
        /* HSI48 used as PLL clock source : PLLCLK = HSI48/PREDIV * PLLMUL */
        pllclk = (uint32_t)((uint64_t) HSI48_VALUE / (uint64_t) (prediv)) * ((uint64_t) pllmul);
 80011a0:	68b9      	ldr	r1, [r7, #8]
 80011a2:	4814      	ldr	r0, [pc, #80]	; (80011f4 <HAL_RCC_GetSysClockFreq+0xe0>)
 80011a4:	f7fe ffb0 	bl	8000108 <__udivsi3>
 80011a8:	0003      	movs	r3, r0
 80011aa:	001a      	movs	r2, r3
 80011ac:	687b      	ldr	r3, [r7, #4]
 80011ae:	4353      	muls	r3, r2
 80011b0:	617b      	str	r3, [r7, #20]
 80011b2:	e008      	b.n	80011c6 <HAL_RCC_GetSysClockFreq+0xb2>
#endif /* RCC_CFGR_PLLSRC_HSI48_PREDIV */
      else
      {
#if  (defined(STM32F042x6) || defined(STM32F048xx) || defined(STM32F070x6) || defined(STM32F071xB) || defined(STM32F072xB) || defined(STM32F078xx) || defined(STM32F070xB) || defined(STM32F091xC) || defined(STM32F098xx) || defined(STM32F030xC))
        /* HSI used as PLL clock source : PLLCLK = HSI/PREDIV * PLLMUL */
        pllclk = (uint32_t)((uint64_t) HSI_VALUE / (uint64_t) (prediv)) * ((uint64_t) pllmul);
 80011b4:	68b9      	ldr	r1, [r7, #8]
 80011b6:	480c      	ldr	r0, [pc, #48]	; (80011e8 <HAL_RCC_GetSysClockFreq+0xd4>)
 80011b8:	f7fe ffa6 	bl	8000108 <__udivsi3>
 80011bc:	0003      	movs	r3, r0
 80011be:	001a      	movs	r2, r3
 80011c0:	687b      	ldr	r3, [r7, #4]
 80011c2:	4353      	muls	r3, r2
 80011c4:	617b      	str	r3, [r7, #20]
#else
        /* HSI used as PLL clock source : PLLCLK = HSI/2 * PLLMUL */
        pllclk = (uint32_t)((uint64_t) (HSI_VALUE >> 1U) * ((uint64_t) pllmul));
#endif
      }
      sysclockfreq = pllclk;
 80011c6:	697b      	ldr	r3, [r7, #20]
 80011c8:	613b      	str	r3, [r7, #16]
      break;
 80011ca:	e005      	b.n	80011d8 <HAL_RCC_GetSysClockFreq+0xc4>
    }
#if defined(RCC_CFGR_SWS_HSI48)
    case RCC_SYSCLKSOURCE_STATUS_HSI48:    /* HSI48 used as system clock source */
    {
      sysclockfreq = HSI48_VALUE;
 80011cc:	4b09      	ldr	r3, [pc, #36]	; (80011f4 <HAL_RCC_GetSysClockFreq+0xe0>)
 80011ce:	613b      	str	r3, [r7, #16]
      break;
 80011d0:	e002      	b.n	80011d8 <HAL_RCC_GetSysClockFreq+0xc4>
    }
#endif /* RCC_CFGR_SWS_HSI48 */
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    default: /* HSI used as system clock */
    {
      sysclockfreq = HSI_VALUE;
 80011d2:	4b05      	ldr	r3, [pc, #20]	; (80011e8 <HAL_RCC_GetSysClockFreq+0xd4>)
 80011d4:	613b      	str	r3, [r7, #16]
      break;
 80011d6:	46c0      	nop			; (mov r8, r8)
    }
  }
  return sysclockfreq;
 80011d8:	693b      	ldr	r3, [r7, #16]
}
 80011da:	0018      	movs	r0, r3
 80011dc:	46bd      	mov	sp, r7
 80011de:	b006      	add	sp, #24
 80011e0:	bd80      	pop	{r7, pc}
 80011e2:	46c0      	nop			; (mov r8, r8)
 80011e4:	40021000 	.word	0x40021000
 80011e8:	007a1200 	.word	0x007a1200
 80011ec:	08001278 	.word	0x08001278
 80011f0:	08001288 	.word	0x08001288
 80011f4:	02dc6c00 	.word	0x02dc6c00

080011f8 <memset>:
 80011f8:	0003      	movs	r3, r0
 80011fa:	1882      	adds	r2, r0, r2
 80011fc:	4293      	cmp	r3, r2
 80011fe:	d100      	bne.n	8001202 <memset+0xa>
 8001200:	4770      	bx	lr
 8001202:	7019      	strb	r1, [r3, #0]
 8001204:	3301      	adds	r3, #1
 8001206:	e7f9      	b.n	80011fc <memset+0x4>

08001208 <__libc_init_array>:
 8001208:	b570      	push	{r4, r5, r6, lr}
 800120a:	2600      	movs	r6, #0
 800120c:	4c0c      	ldr	r4, [pc, #48]	; (8001240 <__libc_init_array+0x38>)
 800120e:	4d0d      	ldr	r5, [pc, #52]	; (8001244 <__libc_init_array+0x3c>)
 8001210:	1b64      	subs	r4, r4, r5
 8001212:	10a4      	asrs	r4, r4, #2
 8001214:	42a6      	cmp	r6, r4
 8001216:	d109      	bne.n	800122c <__libc_init_array+0x24>
 8001218:	2600      	movs	r6, #0
 800121a:	f000 f819 	bl	8001250 <_init>
 800121e:	4c0a      	ldr	r4, [pc, #40]	; (8001248 <__libc_init_array+0x40>)
 8001220:	4d0a      	ldr	r5, [pc, #40]	; (800124c <__libc_init_array+0x44>)
 8001222:	1b64      	subs	r4, r4, r5
 8001224:	10a4      	asrs	r4, r4, #2
 8001226:	42a6      	cmp	r6, r4
 8001228:	d105      	bne.n	8001236 <__libc_init_array+0x2e>
 800122a:	bd70      	pop	{r4, r5, r6, pc}
 800122c:	00b3      	lsls	r3, r6, #2
 800122e:	58eb      	ldr	r3, [r5, r3]
 8001230:	4798      	blx	r3
 8001232:	3601      	adds	r6, #1
 8001234:	e7ee      	b.n	8001214 <__libc_init_array+0xc>
 8001236:	00b3      	lsls	r3, r6, #2
 8001238:	58eb      	ldr	r3, [r5, r3]
 800123a:	4798      	blx	r3
 800123c:	3601      	adds	r6, #1
 800123e:	e7f2      	b.n	8001226 <__libc_init_array+0x1e>
 8001240:	08001298 	.word	0x08001298
 8001244:	08001298 	.word	0x08001298
 8001248:	0800129c 	.word	0x0800129c
 800124c:	08001298 	.word	0x08001298

08001250 <_init>:
 8001250:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8001252:	46c0      	nop			; (mov r8, r8)
 8001254:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8001256:	bc08      	pop	{r3}
 8001258:	469e      	mov	lr, r3
 800125a:	4770      	bx	lr

0800125c <_fini>:
 800125c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800125e:	46c0      	nop			; (mov r8, r8)
 8001260:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8001262:	bc08      	pop	{r3}
 8001264:	469e      	mov	lr, r3
 8001266:	4770      	bx	lr
