
---------- Begin Simulation Statistics ----------
final_tick                               2541824127500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 206237                       # Simulator instruction rate (inst/s)
host_mem_usage                                 744064                       # Number of bytes of host memory used
host_op_rate                                   206236                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                    20.33                       # Real time elapsed on the host
host_tick_rate                              581043985                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                     4193350                       # Number of instructions simulated
sim_ops                                       4193350                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.011814                       # Number of seconds simulated
sim_ticks                                 11814282500                       # Number of ticks simulated
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             44.611926                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                  377209                       # Number of BTB hits
system.cpu.branchPred.BTBLookups               845534                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect               2416                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect             74259                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted            801498                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits              53381                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups          278584                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses           225203                       # Number of indirect misses.
system.cpu.branchPred.lookups                  972888                       # Number of BP lookups
system.cpu.branchPred.usedRAS                   63776                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted        26573                       # Number of mispredicted indirect branches.
system.cpu.committedInsts                     4193350                       # Number of instructions committed
system.cpu.committedOps                       4193350                       # Number of ops (including micro ops) committed
system.cpu.cpi                               5.631559                       # CPI: cycles per instruction
system.cpu.discardedOps                        187621                       # Number of ops (including micro ops) which were discarded before commit
system.cpu.dtb.data_accesses                   605830                       # DTB accesses
system.cpu.dtb.data_acv                           131                       # DTB access violations
system.cpu.dtb.data_hits                      1450210                       # DTB hits
system.cpu.dtb.data_misses                       7693                       # DTB misses
system.cpu.dtb.fetch_accesses                       0                       # ITB accesses
system.cpu.dtb.fetch_acv                            0                       # ITB acv
system.cpu.dtb.fetch_hits                           0                       # ITB hits
system.cpu.dtb.fetch_misses                         0                       # ITB misses
system.cpu.dtb.read_accesses                   404720                       # DTB read accesses
system.cpu.dtb.read_acv                            43                       # DTB read access violations
system.cpu.dtb.read_hits                       847918                       # DTB read hits
system.cpu.dtb.read_misses                       6901                       # DTB read misses
system.cpu.dtb.write_accesses                  201110                       # DTB write accesses
system.cpu.dtb.write_acv                           88                       # DTB write access violations
system.cpu.dtb.write_hits                      602292                       # DTB write hits
system.cpu.dtb.write_misses                       792                       # DTB write misses
system.cpu.fetch2.amo_instructions                  0                       # Number of memory atomic instructions successfully decoded
system.cpu.fetch2.fp_instructions               18030                       # Number of floating point instructions successfully decoded
system.cpu.fetch2.int_instructions            3368532                       # Number of integer instructions successfully decoded
system.cpu.fetch2.load_instructions           1024845                       # Number of memory load instructions successfully decoded
system.cpu.fetch2.store_instructions           657591                       # Number of memory store instructions successfully decoded
system.cpu.fetch2.vec_instructions                  0                       # Number of SIMD instructions successfully decoded
system.cpu.idleCycles                        16730026                       # Total number of cycles that the object has spent stopped
system.cpu.ipc                               0.177571                       # IPC: instructions per cycle
system.cpu.itb.data_accesses                        0                       # DTB accesses
system.cpu.itb.data_acv                             0                       # DTB access violations
system.cpu.itb.data_hits                            0                       # DTB hits
system.cpu.itb.data_misses                          0                       # DTB misses
system.cpu.itb.fetch_accesses                  952537                       # ITB accesses
system.cpu.itb.fetch_acv                          809                       # ITB acv
system.cpu.itb.fetch_hits                      945850                       # ITB hits
system.cpu.itb.fetch_misses                      6687                       # ITB misses
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_acv                             0                       # DTB read access violations
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_acv                            0                       # DTB write access violations
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.kern.callpal::swpctx                   574      9.45%      9.45% # number of callpals executed
system.cpu.kern.callpal::tbi                       25      0.41%      9.86% # number of callpals executed
system.cpu.kern.callpal::swpipl                  4214     69.34%     79.20% # number of callpals executed
system.cpu.kern.callpal::rdps                      48      0.79%     79.99% # number of callpals executed
system.cpu.kern.callpal::wrusp                      4      0.07%     80.06% # number of callpals executed
system.cpu.kern.callpal::rdusp                      3      0.05%     80.11% # number of callpals executed
system.cpu.kern.callpal::rti                      896     14.74%     94.85% # number of callpals executed
system.cpu.kern.callpal::callsys                  235      3.87%     98.72% # number of callpals executed
system.cpu.kern.callpal::imb                       78      1.28%    100.00% # number of callpals executed
system.cpu.kern.callpal::total                   6077                       # number of callpals executed
system.cpu.kern.inst.arm                            0                       # number of arm instructions executed
system.cpu.kern.inst.hwrei                      14420                       # number of hwrei instructions executed
system.cpu.kern.inst.quiesce                        9                       # number of quiesce instructions executed
system.cpu.kern.ipl_count::0                     2431     47.42%     47.42% # number of times we switched to this ipl
system.cpu.kern.ipl_count::21                       5      0.10%     47.51% # number of times we switched to this ipl
system.cpu.kern.ipl_count::22                      12      0.23%     47.75% # number of times we switched to this ipl
system.cpu.kern.ipl_count::31                    2679     52.25%    100.00% # number of times we switched to this ipl
system.cpu.kern.ipl_count::total                 5127                       # number of times we switched to this ipl
system.cpu.kern.ipl_good::0                      2418     49.82%     49.82% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::21                        5      0.10%     49.93% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::22                       12      0.25%     50.18% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::31                     2418     49.82%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::total                  4853                       # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_ticks::0              10909171500     92.31%     92.31% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::21                 8978500      0.08%     92.38% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::22                17694500      0.15%     92.53% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::31               882641500      7.47%    100.00% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::total          11818486000                       # number of cycles we spent at this ipl
system.cpu.kern.ipl_used::0                  0.994652                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::21                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::22                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::31                 0.902576                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::total              0.946557                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.mode_good::kernel                 871                      
system.cpu.kern.mode_good::user                   871                      
system.cpu.kern.mode_good::idle                     0                      
system.cpu.kern.mode_switch::kernel              1470                       # number of protection mode switches
system.cpu.kern.mode_switch::user                 871                       # number of protection mode switches
system.cpu.kern.mode_switch::idle                   0                       # number of protection mode switches
system.cpu.kern.mode_switch_good::kernel     0.592517                       # fraction of useful protection mode switches
system.cpu.kern.mode_switch_good::user              1                       # fraction of useful protection mode switches
system.cpu.kern.mode_switch_good::idle            nan                       # fraction of useful protection mode switches
system.cpu.kern.mode_switch_good::total      0.744126                       # fraction of useful protection mode switches
system.cpu.kern.mode_ticks::kernel         7981661500     67.54%     67.54% # number of ticks spent at the given mode
system.cpu.kern.mode_ticks::user           3836824500     32.46%    100.00% # number of ticks spent at the given mode
system.cpu.kern.mode_ticks::idle                    0      0.00%    100.00% # number of ticks spent at the given mode
system.cpu.kern.swap_context                      574                       # number of times the context was actually changed
system.cpu.numCycles                         23615098                       # number of cpu cycles simulated
system.cpu.numFetchSuspends                         9                       # Number of times Execute suspended instruction fetching
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.op_class_0::No_OpClass               85376      2.04%      2.04% # Class of committed instruction
system.cpu.op_class_0::IntAlu                 2539956     60.57%     62.61% # Class of committed instruction
system.cpu.op_class_0::IntMult                   3673      0.09%     62.69% # Class of committed instruction
system.cpu.op_class_0::IntDiv                       0      0.00%     62.69% # Class of committed instruction
system.cpu.op_class_0::FloatAdd                  8286      0.20%     62.89% # Class of committed instruction
system.cpu.op_class_0::FloatCmp                     0      0.00%     62.89% # Class of committed instruction
system.cpu.op_class_0::FloatCvt                     0      0.00%     62.89% # Class of committed instruction
system.cpu.op_class_0::FloatMult                    0      0.00%     62.89% # Class of committed instruction
system.cpu.op_class_0::FloatMultAcc                 0      0.00%     62.89% # Class of committed instruction
system.cpu.op_class_0::FloatDiv                  1593      0.04%     62.93% # Class of committed instruction
system.cpu.op_class_0::FloatMisc                    0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::FloatSqrt                    0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdAdd                      0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdAddAcc                   0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdAlu                      0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdCmp                      0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdCvt                      0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdMisc                     0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdMult                     0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdMultAcc                  0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdShift                    0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdShiftAcc                 0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdDiv                      0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdSqrt                     0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAdd                 0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAlu                 0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCmp                 0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCvt                 0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdFloatDiv                 0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMisc                0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMult                0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMultAcc             0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdFloatSqrt                0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAdd                0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAlu                0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdReduceCmp                0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceAdd            0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceCmp            0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdAes                      0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdAesMix                   0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash                 0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash2                0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash               0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash2              0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma2                0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma3                0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdPredAlu                  0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::MemRead                 838668     20.00%     82.93% # Class of committed instruction
system.cpu.op_class_0::MemWrite                592187     14.12%     97.05% # Class of committed instruction
system.cpu.op_class_0::FloatMemRead              9988      0.24%     97.29% # Class of committed instruction
system.cpu.op_class_0::FloatMemWrite             8788      0.21%     97.50% # Class of committed instruction
system.cpu.op_class_0::IprAccess               104835      2.50%    100.00% # Class of committed instruction
system.cpu.op_class_0::InstPrefetch                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::total                  4193350                       # Class of committed instruction
system.cpu.quiesceCycles                        13467                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu.tickCycles                         6885072                       # Number of cycles that the object actually ticked
system.disk0.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disk0.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk0.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disk0.dma_write_bytes                    12288                       # Number of bytes transfered via DMA writes.
system.disk0.dma_write_full_pages                   0                       # Number of full page size DMA writes.
system.disk0.dma_write_txs                          3                       # Number of DMA write transactions.
system.disk2.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disk2.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk2.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disk2.dma_write_bytes                        0                       # Number of bytes transfered via DMA writes.
system.disk2.dma_write_full_pages                   0                       # Number of full page size DMA writes.
system.disk2.dma_write_txs                          0                       # Number of DMA write transactions.
system.membus.snoop_filter.hit_multi_requests          439                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests       155501                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests        312607                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tsunami.ethernet.coalescedRxDesc           nan                       # average number of RxDesc's coalesced into each post
system.tsunami.ethernet.coalescedRxIdle           nan                       # average number of RxIdle's coalesced into each post
system.tsunami.ethernet.coalescedRxOk             nan                       # average number of RxOk's coalesced into each post
system.tsunami.ethernet.coalescedRxOrn            nan                       # average number of RxOrn's coalesced into each post
system.tsunami.ethernet.coalescedSwi              nan                       # average number of Swi's coalesced into each post
system.tsunami.ethernet.coalescedTotal            nan                       # average number of interrupts coalesced into each post
system.tsunami.ethernet.coalescedTxDesc           nan                       # average number of TxDesc's coalesced into each post
system.tsunami.ethernet.coalescedTxIdle           nan                       # average number of TxIdle's coalesced into each post
system.tsunami.ethernet.coalescedTxOk             nan                       # average number of TxOk's coalesced into each post
system.tsunami.ethernet.descDMAReads                0                       # Number of descriptors the device read w/ DMA
system.tsunami.ethernet.descDMAWrites               0                       # Number of descriptors the device wrote w/ DMA
system.tsunami.ethernet.descDmaReadBytes            0                       # number of descriptor bytes read w/ DMA
system.tsunami.ethernet.descDmaWriteBytes            0                       # number of descriptor bytes write w/ DMA
system.tsunami.ethernet.droppedPackets              0                       # number of packets dropped
system.tsunami.ethernet.postedInterrupts            0                       # number of posts to CPU
system.tsunami.ethernet.postedRxDesc                0                       # number of RxDesc interrupts posted to CPU
system.tsunami.ethernet.postedRxIdle                0                       # number of rxIdle interrupts posted to CPU
system.tsunami.ethernet.postedRxOk                  0                       # number of RxOk interrupts posted to CPU
system.tsunami.ethernet.postedRxOrn                 0                       # number of RxOrn posted to CPU
system.tsunami.ethernet.postedSwi                   0                       # number of software interrupts posted to CPU
system.tsunami.ethernet.postedTxDesc                0                       # number of TxDesc interrupts posted to CPU
system.tsunami.ethernet.postedTxIdle                0                       # number of TxIdle interrupts posted to CPU
system.tsunami.ethernet.postedTxOk                  0                       # number of TxOk interrupts posted to CPU
system.tsunami.ethernet.totalRxDesc                 0                       # total number of RxDesc written to ISR
system.tsunami.ethernet.totalRxIdle                 0                       # total number of RxIdle written to ISR
system.tsunami.ethernet.totalRxOk                   0                       # total number of RxOk written to ISR
system.tsunami.ethernet.totalRxOrn                  0                       # total number of RxOrn written to ISR
system.tsunami.ethernet.totalSwi                    0                       # total number of Swi written to ISR
system.tsunami.ethernet.totalTxDesc                 0                       # total number of TxDesc written to ISR
system.tsunami.ethernet.totalTxIdle                 0                       # total number of TxIdle written to ISR
system.tsunami.ethernet.totalTxOk                   0                       # total number of TxOk written to ISR
system.bridge.pwrStateResidencyTicks::UNDEFINED 2541824127500                       # Cumulative time (in ticks) in various power states
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.iocache.pwrStateResidencyTicks::UNDEFINED 2541824127500                       # Cumulative time (in ticks) in various power states
system.iocache.demand_misses::.tsunami.ide          195                       # number of demand (read+write) misses
system.iocache.demand_misses::total               195                       # number of demand (read+write) misses
system.iocache.overall_misses::.tsunami.ide          195                       # number of overall misses
system.iocache.overall_misses::total              195                       # number of overall misses
system.iocache.demand_miss_latency::.tsunami.ide     22684457                       # number of demand (read+write) miss cycles
system.iocache.demand_miss_latency::total     22684457                       # number of demand (read+write) miss cycles
system.iocache.overall_miss_latency::.tsunami.ide     22684457                       # number of overall miss cycles
system.iocache.overall_miss_latency::total     22684457                       # number of overall miss cycles
system.iocache.demand_accesses::.tsunami.ide          195                       # number of demand (read+write) accesses
system.iocache.demand_accesses::total             195                       # number of demand (read+write) accesses
system.iocache.overall_accesses::.tsunami.ide          195                       # number of overall (read+write) accesses
system.iocache.overall_accesses::total            195                       # number of overall (read+write) accesses
system.iocache.demand_miss_rate::.tsunami.ide            1                       # miss rate for demand accesses
system.iocache.demand_miss_rate::total              1                       # miss rate for demand accesses
system.iocache.overall_miss_rate::.tsunami.ide            1                       # miss rate for overall accesses
system.iocache.overall_miss_rate::total             1                       # miss rate for overall accesses
system.iocache.demand_avg_miss_latency::.tsunami.ide 116330.548718                       # average overall miss latency
system.iocache.demand_avg_miss_latency::total 116330.548718                       # average overall miss latency
system.iocache.overall_avg_miss_latency::.tsunami.ide 116330.548718                       # average overall miss latency
system.iocache.overall_avg_miss_latency::total 116330.548718                       # average overall miss latency
system.iocache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.iocache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.iocache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.iocache.blocked::no_targets                  0                       # number of cycles access was blocked
system.iocache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.iocache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.iocache.writebacks::.writebacks            176                       # number of writebacks
system.iocache.writebacks::total                  176                       # number of writebacks
system.iocache.demand_mshr_misses::.tsunami.ide          195                       # number of demand (read+write) MSHR misses
system.iocache.demand_mshr_misses::total          195                       # number of demand (read+write) MSHR misses
system.iocache.overall_mshr_misses::.tsunami.ide          195                       # number of overall MSHR misses
system.iocache.overall_mshr_misses::total          195                       # number of overall MSHR misses
system.iocache.demand_mshr_miss_latency::.tsunami.ide     12922490                       # number of demand (read+write) MSHR miss cycles
system.iocache.demand_mshr_miss_latency::total     12922490                       # number of demand (read+write) MSHR miss cycles
system.iocache.overall_mshr_miss_latency::.tsunami.ide     12922490                       # number of overall MSHR miss cycles
system.iocache.overall_mshr_miss_latency::total     12922490                       # number of overall MSHR miss cycles
system.iocache.demand_mshr_miss_rate::.tsunami.ide            1                       # mshr miss rate for demand accesses
system.iocache.demand_mshr_miss_rate::total            1                       # mshr miss rate for demand accesses
system.iocache.overall_mshr_miss_rate::.tsunami.ide            1                       # mshr miss rate for overall accesses
system.iocache.overall_mshr_miss_rate::total            1                       # mshr miss rate for overall accesses
system.iocache.demand_avg_mshr_miss_latency::.tsunami.ide 66269.179487                       # average overall mshr miss latency
system.iocache.demand_avg_mshr_miss_latency::total 66269.179487                       # average overall mshr miss latency
system.iocache.overall_avg_mshr_miss_latency::.tsunami.ide 66269.179487                       # average overall mshr miss latency
system.iocache.overall_avg_mshr_miss_latency::total 66269.179487                       # average overall mshr miss latency
system.iocache.replacements                       179                       # number of replacements
system.iocache.ReadReq_misses::.tsunami.ide            3                       # number of ReadReq misses
system.iocache.ReadReq_misses::total                3                       # number of ReadReq misses
system.iocache.ReadReq_miss_latency::.tsunami.ide       349497                       # number of ReadReq miss cycles
system.iocache.ReadReq_miss_latency::total       349497                       # number of ReadReq miss cycles
system.iocache.ReadReq_accesses::.tsunami.ide            3                       # number of ReadReq accesses(hits+misses)
system.iocache.ReadReq_accesses::total              3                       # number of ReadReq accesses(hits+misses)
system.iocache.ReadReq_miss_rate::.tsunami.ide            1                       # miss rate for ReadReq accesses
system.iocache.ReadReq_miss_rate::total             1                       # miss rate for ReadReq accesses
system.iocache.ReadReq_avg_miss_latency::.tsunami.ide       116499                       # average ReadReq miss latency
system.iocache.ReadReq_avg_miss_latency::total       116499                       # average ReadReq miss latency
system.iocache.ReadReq_mshr_misses::.tsunami.ide            3                       # number of ReadReq MSHR misses
system.iocache.ReadReq_mshr_misses::total            3                       # number of ReadReq MSHR misses
system.iocache.ReadReq_mshr_miss_latency::.tsunami.ide       199497                       # number of ReadReq MSHR miss cycles
system.iocache.ReadReq_mshr_miss_latency::total       199497                       # number of ReadReq MSHR miss cycles
system.iocache.ReadReq_mshr_miss_rate::.tsunami.ide            1                       # mshr miss rate for ReadReq accesses
system.iocache.ReadReq_mshr_miss_rate::total            1                       # mshr miss rate for ReadReq accesses
system.iocache.ReadReq_avg_mshr_miss_latency::.tsunami.ide        66499                       # average ReadReq mshr miss latency
system.iocache.ReadReq_avg_mshr_miss_latency::total        66499                       # average ReadReq mshr miss latency
system.iocache.WriteLineReq_misses::.tsunami.ide          192                       # number of WriteLineReq misses
system.iocache.WriteLineReq_misses::total          192                       # number of WriteLineReq misses
system.iocache.WriteLineReq_miss_latency::.tsunami.ide     22334960                       # number of WriteLineReq miss cycles
system.iocache.WriteLineReq_miss_latency::total     22334960                       # number of WriteLineReq miss cycles
system.iocache.WriteLineReq_accesses::.tsunami.ide          192                       # number of WriteLineReq accesses(hits+misses)
system.iocache.WriteLineReq_accesses::total          192                       # number of WriteLineReq accesses(hits+misses)
system.iocache.WriteLineReq_miss_rate::.tsunami.ide            1                       # miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_miss_rate::total            1                       # miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_avg_miss_latency::.tsunami.ide 116327.916667                       # average WriteLineReq miss latency
system.iocache.WriteLineReq_avg_miss_latency::total 116327.916667                       # average WriteLineReq miss latency
system.iocache.WriteLineReq_mshr_misses::.tsunami.ide          192                       # number of WriteLineReq MSHR misses
system.iocache.WriteLineReq_mshr_misses::total          192                       # number of WriteLineReq MSHR misses
system.iocache.WriteLineReq_mshr_miss_latency::.tsunami.ide     12722993                       # number of WriteLineReq MSHR miss cycles
system.iocache.WriteLineReq_mshr_miss_latency::total     12722993                       # number of WriteLineReq MSHR miss cycles
system.iocache.WriteLineReq_mshr_miss_rate::.tsunami.ide            1                       # mshr miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_mshr_miss_rate::total            1                       # mshr miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_avg_mshr_miss_latency::.tsunami.ide 66265.588542                       # average WriteLineReq mshr miss latency
system.iocache.WriteLineReq_avg_mshr_miss_latency::total 66265.588542                       # average WriteLineReq mshr miss latency
system.iocache.tags.pwrStateResidencyTicks::UNDEFINED 2541824127500                       # Cumulative time (in ticks) in various power states
system.iocache.tags.tagsinuse                3.273071                       # Cycle average of tags in use
system.iocache.tags.total_refs                    179                       # Total number of references to valid blocks.
system.iocache.tags.sampled_refs                  179                       # Sample count of references to valid blocks.
system.iocache.tags.avg_refs                        1                       # Average number of references to valid blocks.
system.iocache.tags.warmup_cycle         2539406238000                       # Cycle when the warmup percentage was hit.
system.iocache.tags.occ_blocks::.tsunami.ide     3.273071                       # Average occupied blocks per requestor
system.iocache.tags.occ_percent::.tsunami.ide     0.204567                       # Average percentage of cache occupancy
system.iocache.tags.occ_percent::total       0.204567                       # Average percentage of cache occupancy
system.iocache.tags.occ_task_id_blocks::1023           16                       # Occupied blocks per task id
system.iocache.tags.age_task_id_blocks_1023::3           16                       # Occupied blocks per task id
system.iocache.tags.occ_task_id_percent::1023            1                       # Percentage of cache occupancy per task id
system.iocache.tags.tag_accesses                 1755                       # Number of tag accesses
system.iocache.tags.data_accesses                1755                       # Number of data accesses
system.membus.pwrStateResidencyTicks::UNDEFINED 2541824127500                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadReq                 108                       # Transaction distribution
system.membus.trans_dist::ReadResp             128020                       # Transaction distribution
system.membus.trans_dist::WriteReq                 99                       # Transaction distribution
system.membus.trans_dist::WriteResp                99                       # Transaction distribution
system.membus.trans_dist::WritebackDirty        34845                       # Transaction distribution
system.membus.trans_dist::WritebackClean        86466                       # Transaction distribution
system.membus.trans_dist::CleanEvict            34169                       # Transaction distribution
system.membus.trans_dist::UpgradeReq               16                       # Transaction distribution
system.membus.trans_dist::ReadExReq             29006                       # Transaction distribution
system.membus.trans_dist::ReadExResp            29006                       # Transaction distribution
system.membus.trans_dist::ReadCleanReq          87056                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq         40857                       # Transaction distribution
system.membus.trans_dist::BadAddressError            1                       # Transaction distribution
system.membus.trans_dist::InvalidateReq           192                       # Transaction distribution
system.membus.pkt_count_system.iocache.mem_side::system.mem_ctrls.port          374                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.iocache.mem_side::total          374                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.icache.mem_side::system.mem_ctrls.port       260516                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.icache.mem_side::total       260516                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.bridge.slave          414                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.mem_ctrls.port       208569                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.membus.badaddr_responder.pio            2                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::total       208985                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                 469875                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.iocache.mem_side::system.mem_ctrls.port        11264                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.iocache.mem_side::total        11264                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::system.mem_ctrls.port     11101440                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::total     11101440                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.bridge.slave          433                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.mem_ctrls.port      6689792                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::total      6690225                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                17802929                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                               65                       # Total snoops (count)
system.membus.snoopTraffic                       4160                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples            157334                       # Request fanout histogram
system.membus.snoop_fanout::mean             0.002803                       # Request fanout histogram
system.membus.snoop_fanout::stdev            0.052869                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                  156893     99.72%     99.72% # Request fanout histogram
system.membus.snoop_fanout::1                     441      0.28%    100.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::3                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               1                       # Request fanout histogram
system.membus.snoop_fanout::total              157334                       # Request fanout histogram
system.membus.reqLayer0.occupancy              351500                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               0.0                       # Layer utilization (%)
system.membus.reqLayer1.occupancy           820086036                       # Layer occupancy (ticks)
system.membus.reqLayer1.utilization               6.9                       # Layer utilization (%)
system.membus.reqLayer2.occupancy                1500                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.0                       # Layer utilization (%)
system.membus.respLayer1.occupancy              17997                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.0                       # Layer utilization (%)
system.membus.respLayer3.occupancy          375816500                       # Layer occupancy (ticks)
system.membus.respLayer3.utilization              3.2                       # Layer utilization (%)
system.membus.badaddr_responder.pwrStateResidencyTicks::UNDEFINED 2541824127500                       # Cumulative time (in ticks) in various power states
system.membus.respLayer2.occupancy          461562000                       # Layer occupancy (ticks)
system.membus.respLayer2.utilization              3.9                       # Layer utilization (%)
system.clk_domain.clock                          1000                       # Clock period in ticks
system.tsunami.fake_uart1.pwrStateResidencyTicks::UNDEFINED 2541824127500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_uart2.pwrStateResidencyTicks::UNDEFINED 2541824127500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_uart3.pwrStateResidencyTicks::UNDEFINED 2541824127500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_uart4.pwrStateResidencyTicks::UNDEFINED 2541824127500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_ppc.pwrStateResidencyTicks::UNDEFINED 2541824127500                       # Cumulative time (in ticks) in various power states
system.tsunami.cchip.pwrStateResidencyTicks::UNDEFINED 2541824127500                       # Cumulative time (in ticks) in various power states
system.tsunami.io.pwrStateResidencyTicks::UNDEFINED 2541824127500                       # Cumulative time (in ticks) in various power states
system.tsunami.pchip.pwrStateResidencyTicks::UNDEFINED 2541824127500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_ata1.pwrStateResidencyTicks::UNDEFINED 2541824127500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_ata0.pwrStateResidencyTicks::UNDEFINED 2541824127500                       # Cumulative time (in ticks) in various power states
system.tsunami.backdoor.pwrStateResidencyTicks::UNDEFINED 2541824127500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read3.pwrStateResidencyTicks::UNDEFINED 2541824127500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read2.pwrStateResidencyTicks::UNDEFINED 2541824127500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read1.pwrStateResidencyTicks::UNDEFINED 2541824127500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read0.pwrStateResidencyTicks::UNDEFINED 2541824127500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read7.pwrStateResidencyTicks::UNDEFINED 2541824127500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read6.pwrStateResidencyTicks::UNDEFINED 2541824127500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read5.pwrStateResidencyTicks::UNDEFINED 2541824127500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read4.pwrStateResidencyTicks::UNDEFINED 2541824127500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_write.pwrStateResidencyTicks::UNDEFINED 2541824127500                       # Cumulative time (in ticks) in various power states
system.tsunami.fb.pwrStateResidencyTicks::UNDEFINED 2541824127500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_addr.pwrStateResidencyTicks::UNDEFINED 2541824127500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_OROM.pwrStateResidencyTicks::UNDEFINED 2541824127500                       # Cumulative time (in ticks) in various power states
system.tsunami.uart.pwrStateResidencyTicks::UNDEFINED 2541824127500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_sm_chip.pwrStateResidencyTicks::UNDEFINED 2541824127500                       # Cumulative time (in ticks) in various power states
system.tsunami.ethernet.pwrStateResidencyTicks::UNDEFINED 2541824127500                       # Cumulative time (in ticks) in various power states
system.tsunami.ide.pwrStateResidencyTicks::UNDEFINED 2541824127500                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 2541824127500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu.inst        5567616                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data        4470976                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total           10038592                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu.inst      5567616                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total       5567616                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks      2230080                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total         2230080                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu.inst           86994                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data           69859                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total              156853                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks        34845                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total              34845                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu.inst         471261458                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data         378438217                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             849699675                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu.inst    471261458                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total        471261458                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks      188761357                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            188761357                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks      188761357                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.inst        471261458                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data        378438217                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           1038461032                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples    118844.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.inst::samples     77109.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples     69329.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000168010750                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds         7312                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds         7312                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState              406238                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState             111608                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                      156853                       # Number of read requests accepted
system.mem_ctrls.writeReqs                     121091                       # Number of write requests accepted
system.mem_ctrls.readBursts                    156853                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                   121091                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                  10415                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                  2247                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0              8739                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1              6617                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2              9894                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3              7142                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4              8520                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5             10083                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6              8526                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7              8648                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8             11792                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9              9231                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10            10597                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11            11998                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12             8823                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13            13459                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14             5513                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15             6856                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0              7033                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1              4447                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2              8561                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3              7981                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4              7696                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5              9887                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6              7279                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7              6846                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8             10574                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9              8372                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10             7902                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11             8018                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12             5434                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13             9894                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14             3173                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15             5717                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       1.09                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      25.71                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                   2010949750                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                  732190000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat              4756662250                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     13732.43                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                32482.43                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                   103754                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                   80012                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 70.85                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                67.33                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                156853                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6               121091                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                  133982                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                   12143                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                     313                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                    677                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                    782                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                   6682                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                   7322                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                   7439                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                   7414                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                   7404                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                   7489                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                   7402                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                   7388                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                   7379                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                   7401                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                   7385                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                   7365                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                   7337                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                   7317                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                   7318                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                   7314                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      9                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      3                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples        81477                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    208.327356                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   139.952804                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   225.473499                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127        34586     42.45%     42.45% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255        24284     29.80%     72.25% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383         9805     12.03%     84.29% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511         4709      5.78%     90.07% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639         2322      2.85%     92.92% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767         1438      1.76%     94.68% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895          920      1.13%     95.81% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023          584      0.72%     96.53% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151         2829      3.47%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total        81477                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples         7312                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      20.025301                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     18.418130                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev     12.581988                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-15           1319     18.04%     18.04% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::16-31          5509     75.34%     93.38% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::32-47           297      4.06%     97.44% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::48-63            82      1.12%     98.56% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::64-79            45      0.62%     99.18% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::80-95            23      0.31%     99.49% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::96-111           11      0.15%     99.64% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::112-127            4      0.05%     99.70% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::128-143           14      0.19%     99.89% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::144-159            4      0.05%     99.95% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::160-175            1      0.01%     99.96% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::176-191            1      0.01%     99.97% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::192-207            1      0.01%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::400-415            1      0.01%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total          7312                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples         7312                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.249179                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.233170                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.754143                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16             6500     88.89%     88.89% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17              116      1.59%     90.48% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18              452      6.18%     96.66% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19              175      2.39%     99.06% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20               68      0.93%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21                1      0.01%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total          7312                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM                9372032                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                  666560                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                 7604096                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                10038592                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys              7749824                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                       793.28                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       643.64                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    849.70                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    655.97                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                        11.23                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     6.20                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    5.03                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                   11814277500                       # Total gap between requests
system.mem_ctrls.avgGap                      42505.96                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu.inst      4934976                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data      4437056                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks      7604096                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu.inst 417712713.404305338860                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 375567115.480775058270                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 643635870.396699905396                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu.inst        86994                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data        69859                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks       121091                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu.inst   2504617000                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data   2252045250                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 290398947750                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.inst     28790.69                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     32237.01                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks   2398187.71                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    69.27                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy            314566980                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy            167181135                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy           558840660                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy          308418480                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     932408880.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy       5163256650                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy        188678880                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy         7633351665                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        646.112167                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE    438989500                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF    394420000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT  10980873000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy            267243060                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy            142024080                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy           486726660                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy          311790600                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     932408880.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy       5110407960                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy        233183040                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy         7483784280                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        633.452288                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE    553812250                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF    394420000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT  10866050250                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.iobus.pwrStateResidencyTicks::UNDEFINED 2541824127500                       # Cumulative time (in ticks) in various power states
system.iobus.trans_dist::ReadReq                  111                       # Transaction distribution
system.iobus.trans_dist::ReadResp                 111                       # Transaction distribution
system.iobus.trans_dist::WriteReq                 291                       # Transaction distribution
system.iobus.trans_dist::WriteResp                291                       # Transaction distribution
system.iobus.pkt_count_system.bridge.master::system.tsunami.cchip.pio           46                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.pchip.pio           12                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.io.pio           16                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.uart.pio          196                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.ide.pio          144                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::total          414                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.tsunami.ide.dma::system.iocache.cpu_side          390                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.tsunami.ide.dma::total          390                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count::total                     804                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.cchip.pio          184                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.pchip.pio           48                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.io.pio           22                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.uart.pio           98                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.ide.pio           81                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::total          433                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.tsunami.ide.dma::system.iocache.cpu_side        12312                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.tsunami.ide.dma::total        12312                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size::total                    12745                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.reqLayer0.occupancy                48500                       # Layer occupancy (ticks)
system.iobus.reqLayer0.utilization                0.0                       # Layer utilization (%)
system.iobus.reqLayer1.occupancy                10500                       # Layer occupancy (ticks)
system.iobus.reqLayer1.utilization                0.0                       # Layer utilization (%)
system.iobus.respLayer1.occupancy              198000                       # Layer occupancy (ticks)
system.iobus.respLayer1.utilization               0.0                       # Layer utilization (%)
system.iobus.respLayer0.occupancy              315000                       # Layer occupancy (ticks)
system.iobus.respLayer0.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer27.occupancy              999457                       # Layer occupancy (ticks)
system.iobus.reqLayer27.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer25.occupancy              138500                       # Layer occupancy (ticks)
system.iobus.reqLayer25.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer23.occupancy              138000                       # Layer occupancy (ticks)
system.iobus.reqLayer23.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer22.occupancy               16000                       # Layer occupancy (ticks)
system.iobus.reqLayer22.utilization               0.0                       # Layer utilization (%)
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.numPwrStateTransitions                  18                       # Number of power state transitions
system.cpu.pwrStateClkGateDist::samples             9                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::mean           800000                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::stdev          300000                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::1000-5e+10            9    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::min_value       400000                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::max_value      1000000                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::total               9                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateResidencyTicks::ON     11807082500                       # Cumulative time (in ticks) in various power states
system.cpu.pwrStateResidencyTicks::CLK_GATED      7200000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED 2541824127500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst      1625459                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total          1625459                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst      1625459                       # number of overall hits
system.cpu.icache.overall_hits::total         1625459                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst        87057                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total          87057                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst        87057                       # number of overall misses
system.cpu.icache.overall_misses::total         87057                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst   5352748000                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total   5352748000                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst   5352748000                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total   5352748000                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst      1712516                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total      1712516                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst      1712516                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total      1712516                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.050836                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.050836                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.050836                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.050836                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 61485.555441                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 61485.555441                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 61485.555441                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 61485.555441                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks        86466                       # number of writebacks
system.cpu.icache.writebacks::total             86466                       # number of writebacks
system.cpu.icache.demand_mshr_misses::.cpu.inst        87057                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total        87057                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst        87057                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total        87057                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst   5265692000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total   5265692000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst   5265692000                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total   5265692000                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.050836                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.050836                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.050836                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.050836                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 60485.566927                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 60485.566927                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 60485.566927                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 60485.566927                       # average overall mshr miss latency
system.cpu.icache.replacements                  86466                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst      1625459                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total         1625459                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst        87057                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total         87057                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst   5352748000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total   5352748000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst      1712516                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total      1712516                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.050836                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.050836                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 61485.555441                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 61485.555441                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst        87057                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total        87057                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst   5265692000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total   5265692000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.050836                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.050836                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 60485.566927                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 60485.566927                       # average ReadReq mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED 2541824127500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           509.801562                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs             1648795                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs             86544                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs             19.051523                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle      2530009922000                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   509.801562                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.995706                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.995706                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0           80                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1           42                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2          385                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3            5                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses           3512088                       # Number of tag accesses
system.cpu.icache.tags.data_accesses          3512088                       # Number of data accesses
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED 2541824127500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data      1311051                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total          1311051                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data      1311051                       # number of overall hits
system.cpu.dcache.overall_hits::total         1311051                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data       105668                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total         105668                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data       105668                       # number of overall misses
system.cpu.dcache.overall_misses::total        105668                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data   6782639500                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total   6782639500                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data   6782639500                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total   6782639500                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data      1416719                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total      1416719                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data      1416719                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total      1416719                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.074586                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.074586                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.074586                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.074586                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 64188.207404                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 64188.207404                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 64188.207404                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 64188.207404                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks        34669                       # number of writebacks
system.cpu.dcache.writebacks::total             34669                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data        36693                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total        36693                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data        36693                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total        36693                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data        68975                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total        68975                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data        68975                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total        68975                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_uncacheable_misses::.cpu.data          207                       # number of overall MSHR uncacheable misses
system.cpu.dcache.overall_mshr_uncacheable_misses::total          207                       # number of overall MSHR uncacheable misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data   4397952500                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total   4397952500                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data   4397952500                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total   4397952500                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::.cpu.data     21603000                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::total     21603000                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.048686                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.048686                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.048686                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.048686                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 63761.544038                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 63761.544038                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 63761.544038                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 63761.544038                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::.cpu.data 104362.318841                       # average overall mshr uncacheable latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::total 104362.318841                       # average overall mshr uncacheable latency
system.cpu.dcache.replacements                  68835                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data       780584                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total          780584                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data        49175                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total         49175                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data   3300154000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total   3300154000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data       829759                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total       829759                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.059264                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.059264                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 67110.401627                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 67110.401627                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data         9220                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total         9220                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data        39955                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total        39955                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_uncacheable::.cpu.data          108                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_uncacheable::total          108                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data   2674686500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total   2674686500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::.cpu.data     21603000                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::total     21603000                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.048153                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.048153                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 66942.472782                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 66942.472782                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::.cpu.data 200027.777778                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::total 200027.777778                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.WriteReq_hits::.cpu.data       530467                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total         530467                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data        56493                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total        56493                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data   3482485500                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total   3482485500                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data       586960                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total       586960                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.096247                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.096247                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 61644.548882                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 61644.548882                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data        27473                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total        27473                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data        29020                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total        29020                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_uncacheable::.cpu.data           99                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_uncacheable::total           99                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data   1723266000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total   1723266000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.049441                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.049441                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 59382.012405                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 59382.012405                       # average WriteReq mshr miss latency
system.cpu.dcache.LoadLockedReq_hits::.cpu.data        10279                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total        10279                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_misses::.cpu.data          901                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_misses::total          901                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_miss_latency::.cpu.data     64981500                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::total     64981500                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_accesses::.cpu.data        11180                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total        11180                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_miss_rate::.cpu.data     0.080590                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::total     0.080590                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_miss_latency::.cpu.data 72121.531632                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::total 72121.531632                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_mshr_misses::.cpu.data          901                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_misses::total          901                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::.cpu.data     64080500                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::total     64080500                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::.cpu.data     0.080590                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::total     0.080590                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu.data 71121.531632                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::total 71121.531632                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.StoreCondReq_hits::.cpu.data        11114                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total        11114                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_accesses::.cpu.data        11114                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total        11114                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED 2541824127500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse          1002.433424                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs             1372536                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs             68835                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             19.939508                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle      2530009991000                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data  1002.433424                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.978939                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.978939                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         1024                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           48                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          742                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          230                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3            4                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses           2947885                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses          2947885                       # Number of data accesses

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
final_tick                               2551502920500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 600688                       # Simulator instruction rate (inst/s)
host_mem_usage                                 749184                       # Number of bytes of host memory used
host_op_rate                                   600682                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                    12.87                       # Real time elapsed on the host
host_tick_rate                              577283398                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                     7728428                       # Number of instructions simulated
sim_ops                                       7728428                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.007427                       # Number of seconds simulated
sim_ticks                                  7427389000                       # Number of ticks simulated
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             36.821772                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                  178808                       # Number of BTB hits
system.cpu.branchPred.BTBLookups               485604                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect              12333                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect             48838                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted            453571                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits              29503                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups          188049                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses           158546                       # Number of indirect misses.
system.cpu.branchPred.lookups                  606570                       # Number of BP lookups
system.cpu.branchPred.usedRAS                   76155                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted        15782                       # Number of mispredicted indirect branches.
system.cpu.committedInsts                     2793550                       # Number of instructions committed
system.cpu.committedOps                       2793550                       # Number of ops (including micro ops) committed
system.cpu.cpi                               5.265630                       # CPI: cycles per instruction
system.cpu.discardedOps                        206876                       # Number of ops (including micro ops) which were discarded before commit
system.cpu.dtb.data_accesses                   350838                       # DTB accesses
system.cpu.dtb.data_acv                            44                       # DTB access violations
system.cpu.dtb.data_hits                       866433                       # DTB hits
system.cpu.dtb.data_misses                       2039                       # DTB misses
system.cpu.dtb.fetch_accesses                       0                       # ITB accesses
system.cpu.dtb.fetch_acv                            0                       # ITB acv
system.cpu.dtb.fetch_hits                           0                       # ITB hits
system.cpu.dtb.fetch_misses                         0                       # ITB misses
system.cpu.dtb.read_accesses                   233868                       # DTB read accesses
system.cpu.dtb.read_acv                            14                       # DTB read access violations
system.cpu.dtb.read_hits                       534956                       # DTB read hits
system.cpu.dtb.read_misses                       1620                       # DTB read misses
system.cpu.dtb.write_accesses                  116970                       # DTB write accesses
system.cpu.dtb.write_acv                           30                       # DTB write access violations
system.cpu.dtb.write_hits                      331477                       # DTB write hits
system.cpu.dtb.write_misses                       419                       # DTB write misses
system.cpu.fetch2.amo_instructions                  0                       # Number of memory atomic instructions successfully decoded
system.cpu.fetch2.fp_instructions              204746                       # Number of floating point instructions successfully decoded
system.cpu.fetch2.int_instructions            2268301                       # Number of integer instructions successfully decoded
system.cpu.fetch2.load_instructions            662736                       # Number of memory load instructions successfully decoded
system.cpu.fetch2.store_instructions           370977                       # Number of memory store instructions successfully decoded
system.cpu.fetch2.vec_instructions                  0                       # Number of SIMD instructions successfully decoded
system.cpu.idleCycles                        10337921                       # Total number of cycles that the object has spent stopped
system.cpu.ipc                               0.189911                       # IPC: instructions per cycle
system.cpu.itb.data_accesses                        0                       # DTB accesses
system.cpu.itb.data_acv                             0                       # DTB access violations
system.cpu.itb.data_hits                            0                       # DTB hits
system.cpu.itb.data_misses                          0                       # DTB misses
system.cpu.itb.fetch_accesses                  574525                       # ITB accesses
system.cpu.itb.fetch_acv                          146                       # ITB acv
system.cpu.itb.fetch_hits                      572577                       # ITB hits
system.cpu.itb.fetch_misses                      1948                       # ITB misses
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_acv                             0                       # DTB read access violations
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_acv                            0                       # DTB write access violations
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.kern.callpal::swpctx                   187      3.55%      3.55% # number of callpals executed
system.cpu.kern.callpal::tbi                       11      0.21%      3.76% # number of callpals executed
system.cpu.kern.callpal::swpipl                  4336     82.36%     86.12% # number of callpals executed
system.cpu.kern.callpal::rdps                     190      3.61%     89.72% # number of callpals executed
system.cpu.kern.callpal::wrusp                      1      0.02%     89.74% # number of callpals executed
system.cpu.kern.callpal::rdusp                      1      0.02%     89.76% # number of callpals executed
system.cpu.kern.callpal::rti                      306      5.81%     95.57% # number of callpals executed
system.cpu.kern.callpal::callsys                   60      1.14%     96.71% # number of callpals executed
system.cpu.kern.callpal::imb                        4      0.08%     96.79% # number of callpals executed
system.cpu.kern.callpal::rdunique                 168      3.19%     99.98% # number of callpals executed
system.cpu.kern.callpal::wrunique                   1      0.02%    100.00% # number of callpals executed
system.cpu.kern.callpal::total                   5265                       # number of callpals executed
system.cpu.kern.inst.arm                            0                       # number of arm instructions executed
system.cpu.kern.inst.hwrei                       7324                       # number of hwrei instructions executed
system.cpu.kern.inst.quiesce                       96                       # number of quiesce instructions executed
system.cpu.kern.ipl_count::0                     1824     38.90%     38.90% # number of times we switched to this ipl
system.cpu.kern.ipl_count::21                      40      0.85%     39.75% # number of times we switched to this ipl
system.cpu.kern.ipl_count::22                       7      0.15%     39.90% # number of times we switched to this ipl
system.cpu.kern.ipl_count::31                    2818     60.10%    100.00% # number of times we switched to this ipl
system.cpu.kern.ipl_count::total                 4689                       # number of times we switched to this ipl
system.cpu.kern.ipl_good::0                      1821     49.36%     49.36% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::21                       40      1.08%     50.45% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::22                        7      0.19%     50.64% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::31                     1821     49.36%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::total                  3689                       # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_ticks::0               5021181000     67.58%     67.58% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::21                70736000      0.95%     68.53% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::22                 7980000      0.11%     68.64% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::31              2330329000     31.36%    100.00% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::total           7430226000                       # number of cycles we spent at this ipl
system.cpu.kern.ipl_used::0                  0.998355                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::21                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::22                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::31                 0.646203                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::total              0.786735                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.mode_good::kernel                 266                      
system.cpu.kern.mode_good::user                   263                      
system.cpu.kern.mode_good::idle                     3                      
system.cpu.kern.mode_switch::kernel               487                       # number of protection mode switches
system.cpu.kern.mode_switch::user                 263                       # number of protection mode switches
system.cpu.kern.mode_switch::idle                   6                       # number of protection mode switches
system.cpu.kern.mode_switch_good::kernel     0.546201                       # fraction of useful protection mode switches
system.cpu.kern.mode_switch_good::user              1                       # fraction of useful protection mode switches
system.cpu.kern.mode_switch_good::idle       0.500000                       # fraction of useful protection mode switches
system.cpu.kern.mode_switch_good::total      0.703704                       # fraction of useful protection mode switches
system.cpu.kern.mode_ticks::kernel         5847503000     78.70%     78.70% # number of ticks spent at the given mode
system.cpu.kern.mode_ticks::user           1467228000     19.75%     98.45% # number of ticks spent at the given mode
system.cpu.kern.mode_ticks::idle            115495000      1.55%    100.00% # number of ticks spent at the given mode
system.cpu.kern.swap_context                      187                       # number of times the context was actually changed
system.cpu.numCycles                         14709801                       # number of cpu cycles simulated
system.cpu.numFetchSuspends                        96                       # Number of times Execute suspended instruction fetching
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.op_class_0::No_OpClass              108398      3.88%      3.88% # Class of committed instruction
system.cpu.op_class_0::IntAlu                 1700992     60.89%     64.77% # Class of committed instruction
system.cpu.op_class_0::IntMult                   4414      0.16%     64.93% # Class of committed instruction
system.cpu.op_class_0::IntDiv                       0      0.00%     64.93% # Class of committed instruction
system.cpu.op_class_0::FloatAdd                 57927      2.07%     67.00% # Class of committed instruction
system.cpu.op_class_0::FloatCmp                   208      0.01%     67.01% # Class of committed instruction
system.cpu.op_class_0::FloatCvt                 33641      1.20%     68.21% # Class of committed instruction
system.cpu.op_class_0::FloatMult                  460      0.02%     68.23% # Class of committed instruction
system.cpu.op_class_0::FloatMultAcc                 0      0.00%     68.23% # Class of committed instruction
system.cpu.op_class_0::FloatDiv                 11163      0.40%     68.63% # Class of committed instruction
system.cpu.op_class_0::FloatMisc                    0      0.00%     68.63% # Class of committed instruction
system.cpu.op_class_0::FloatSqrt                    0      0.00%     68.63% # Class of committed instruction
system.cpu.op_class_0::SimdAdd                      0      0.00%     68.63% # Class of committed instruction
system.cpu.op_class_0::SimdAddAcc                   0      0.00%     68.63% # Class of committed instruction
system.cpu.op_class_0::SimdAlu                      0      0.00%     68.63% # Class of committed instruction
system.cpu.op_class_0::SimdCmp                      0      0.00%     68.63% # Class of committed instruction
system.cpu.op_class_0::SimdCvt                      0      0.00%     68.63% # Class of committed instruction
system.cpu.op_class_0::SimdMisc                     0      0.00%     68.63% # Class of committed instruction
system.cpu.op_class_0::SimdMult                     0      0.00%     68.63% # Class of committed instruction
system.cpu.op_class_0::SimdMultAcc                  0      0.00%     68.63% # Class of committed instruction
system.cpu.op_class_0::SimdShift                    0      0.00%     68.63% # Class of committed instruction
system.cpu.op_class_0::SimdShiftAcc                 0      0.00%     68.63% # Class of committed instruction
system.cpu.op_class_0::SimdDiv                      0      0.00%     68.63% # Class of committed instruction
system.cpu.op_class_0::SimdSqrt                     0      0.00%     68.63% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAdd                 0      0.00%     68.63% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAlu                 0      0.00%     68.63% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCmp                 0      0.00%     68.63% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCvt                 0      0.00%     68.63% # Class of committed instruction
system.cpu.op_class_0::SimdFloatDiv                 0      0.00%     68.63% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMisc                0      0.00%     68.63% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMult                0      0.00%     68.63% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMultAcc             0      0.00%     68.63% # Class of committed instruction
system.cpu.op_class_0::SimdFloatSqrt                0      0.00%     68.63% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAdd                0      0.00%     68.63% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAlu                0      0.00%     68.63% # Class of committed instruction
system.cpu.op_class_0::SimdReduceCmp                0      0.00%     68.63% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceAdd            0      0.00%     68.63% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceCmp            0      0.00%     68.63% # Class of committed instruction
system.cpu.op_class_0::SimdAes                      0      0.00%     68.63% # Class of committed instruction
system.cpu.op_class_0::SimdAesMix                   0      0.00%     68.63% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash                 0      0.00%     68.63% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash2                0      0.00%     68.63% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash               0      0.00%     68.63% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash2              0      0.00%     68.63% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma2                0      0.00%     68.63% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma3                0      0.00%     68.63% # Class of committed instruction
system.cpu.op_class_0::SimdPredAlu                  0      0.00%     68.63% # Class of committed instruction
system.cpu.op_class_0::MemRead                 470339     16.84%     85.47% # Class of committed instruction
system.cpu.op_class_0::MemWrite                295609     10.58%     96.05% # Class of committed instruction
system.cpu.op_class_0::FloatMemRead             35318      1.26%     97.31% # Class of committed instruction
system.cpu.op_class_0::FloatMemWrite            34936      1.25%     98.56% # Class of committed instruction
system.cpu.op_class_0::IprAccess                40145      1.44%    100.00% # Class of committed instruction
system.cpu.op_class_0::InstPrefetch                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::total                  2793550                       # Class of committed instruction
system.cpu.quiesceCycles                       144977                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu.tickCycles                         4371880                       # Number of cycles that the object actually ticked
system.disk0.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disk0.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk0.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disk0.dma_write_bytes                  1609728                       # Number of bytes transfered via DMA writes.
system.disk0.dma_write_full_pages                 192                       # Number of full page size DMA writes.
system.disk0.dma_write_txs                        201                       # Number of DMA write transactions.
system.disk2.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disk2.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk2.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disk2.dma_write_bytes                        0                       # Number of bytes transfered via DMA writes.
system.disk2.dma_write_full_pages                   0                       # Number of full page size DMA writes.
system.disk2.dma_write_txs                          0                       # Number of DMA write transactions.
system.membus.snoop_filter.hit_multi_requests          174                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests       114734                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests        229327                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tsunami.ethernet.coalescedRxDesc           nan                       # average number of RxDesc's coalesced into each post
system.tsunami.ethernet.coalescedRxIdle           nan                       # average number of RxIdle's coalesced into each post
system.tsunami.ethernet.coalescedRxOk             nan                       # average number of RxOk's coalesced into each post
system.tsunami.ethernet.coalescedRxOrn            nan                       # average number of RxOrn's coalesced into each post
system.tsunami.ethernet.coalescedSwi              nan                       # average number of Swi's coalesced into each post
system.tsunami.ethernet.coalescedTotal            nan                       # average number of interrupts coalesced into each post
system.tsunami.ethernet.coalescedTxDesc           nan                       # average number of TxDesc's coalesced into each post
system.tsunami.ethernet.coalescedTxIdle           nan                       # average number of TxIdle's coalesced into each post
system.tsunami.ethernet.coalescedTxOk             nan                       # average number of TxOk's coalesced into each post
system.tsunami.ethernet.descDMAReads                0                       # Number of descriptors the device read w/ DMA
system.tsunami.ethernet.descDMAWrites               0                       # Number of descriptors the device wrote w/ DMA
system.tsunami.ethernet.descDmaReadBytes            0                       # number of descriptor bytes read w/ DMA
system.tsunami.ethernet.descDmaWriteBytes            0                       # number of descriptor bytes write w/ DMA
system.tsunami.ethernet.droppedPackets              0                       # number of packets dropped
system.tsunami.ethernet.postedInterrupts            0                       # number of posts to CPU
system.tsunami.ethernet.postedRxDesc                0                       # number of RxDesc interrupts posted to CPU
system.tsunami.ethernet.postedRxIdle                0                       # number of rxIdle interrupts posted to CPU
system.tsunami.ethernet.postedRxOk                  0                       # number of RxOk interrupts posted to CPU
system.tsunami.ethernet.postedRxOrn                 0                       # number of RxOrn posted to CPU
system.tsunami.ethernet.postedSwi                   0                       # number of software interrupts posted to CPU
system.tsunami.ethernet.postedTxDesc                0                       # number of TxDesc interrupts posted to CPU
system.tsunami.ethernet.postedTxIdle                0                       # number of TxIdle interrupts posted to CPU
system.tsunami.ethernet.postedTxOk                  0                       # number of TxOk interrupts posted to CPU
system.tsunami.ethernet.totalRxDesc                 0                       # total number of RxDesc written to ISR
system.tsunami.ethernet.totalRxIdle                 0                       # total number of RxIdle written to ISR
system.tsunami.ethernet.totalRxOk                   0                       # total number of RxOk written to ISR
system.tsunami.ethernet.totalRxOrn                  0                       # total number of RxOrn written to ISR
system.tsunami.ethernet.totalSwi                    0                       # total number of Swi written to ISR
system.tsunami.ethernet.totalTxDesc                 0                       # total number of TxDesc written to ISR
system.tsunami.ethernet.totalTxIdle                 0                       # total number of TxIdle written to ISR
system.tsunami.ethernet.totalTxOk                   0                       # total number of TxOk written to ISR
system.bridge.pwrStateResidencyTicks::UNDEFINED   9678793000                       # Cumulative time (in ticks) in various power states
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.iocache.pwrStateResidencyTicks::UNDEFINED   9678793000                       # Cumulative time (in ticks) in various power states
system.iocache.demand_misses::.tsunami.ide        25218                       # number of demand (read+write) misses
system.iocache.demand_misses::total             25218                       # number of demand (read+write) misses
system.iocache.overall_misses::.tsunami.ide        25218                       # number of overall misses
system.iocache.overall_misses::total            25218                       # number of overall misses
system.iocache.demand_miss_latency::.tsunami.ide   2980044604                       # number of demand (read+write) miss cycles
system.iocache.demand_miss_latency::total   2980044604                       # number of demand (read+write) miss cycles
system.iocache.overall_miss_latency::.tsunami.ide   2980044604                       # number of overall miss cycles
system.iocache.overall_miss_latency::total   2980044604                       # number of overall miss cycles
system.iocache.demand_accesses::.tsunami.ide        25218                       # number of demand (read+write) accesses
system.iocache.demand_accesses::total           25218                       # number of demand (read+write) accesses
system.iocache.overall_accesses::.tsunami.ide        25218                       # number of overall (read+write) accesses
system.iocache.overall_accesses::total          25218                       # number of overall (read+write) accesses
system.iocache.demand_miss_rate::.tsunami.ide            1                       # miss rate for demand accesses
system.iocache.demand_miss_rate::total              1                       # miss rate for demand accesses
system.iocache.overall_miss_rate::.tsunami.ide            1                       # miss rate for overall accesses
system.iocache.overall_miss_rate::total             1                       # miss rate for overall accesses
system.iocache.demand_avg_miss_latency::.tsunami.ide 118171.330161                       # average overall miss latency
system.iocache.demand_avg_miss_latency::total 118171.330161                       # average overall miss latency
system.iocache.overall_avg_miss_latency::.tsunami.ide 118171.330161                       # average overall miss latency
system.iocache.overall_avg_miss_latency::total 118171.330161                       # average overall miss latency
system.iocache.blocked_cycles::no_mshrs            80                       # number of cycles access was blocked
system.iocache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.iocache.blocked::no_mshrs                    5                       # number of cycles access was blocked
system.iocache.blocked::no_targets                  0                       # number of cycles access was blocked
system.iocache.avg_blocked_cycles::no_mshrs           16                       # average number of cycles each access was blocked
system.iocache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.iocache.writebacks::.writebacks          25152                       # number of writebacks
system.iocache.writebacks::total                25152                       # number of writebacks
system.iocache.demand_mshr_misses::.tsunami.ide        25218                       # number of demand (read+write) MSHR misses
system.iocache.demand_mshr_misses::total        25218                       # number of demand (read+write) MSHR misses
system.iocache.overall_mshr_misses::.tsunami.ide        25218                       # number of overall MSHR misses
system.iocache.overall_mshr_misses::total        25218                       # number of overall MSHR misses
system.iocache.demand_mshr_miss_latency::.tsunami.ide   1717718031                       # number of demand (read+write) MSHR miss cycles
system.iocache.demand_mshr_miss_latency::total   1717718031                       # number of demand (read+write) MSHR miss cycles
system.iocache.overall_mshr_miss_latency::.tsunami.ide   1717718031                       # number of overall MSHR miss cycles
system.iocache.overall_mshr_miss_latency::total   1717718031                       # number of overall MSHR miss cycles
system.iocache.demand_mshr_miss_rate::.tsunami.ide            1                       # mshr miss rate for demand accesses
system.iocache.demand_mshr_miss_rate::total            1                       # mshr miss rate for demand accesses
system.iocache.overall_mshr_miss_rate::.tsunami.ide            1                       # mshr miss rate for overall accesses
system.iocache.overall_mshr_miss_rate::total            1                       # mshr miss rate for overall accesses
system.iocache.demand_avg_mshr_miss_latency::.tsunami.ide 68114.760528                       # average overall mshr miss latency
system.iocache.demand_avg_mshr_miss_latency::total 68114.760528                       # average overall mshr miss latency
system.iocache.overall_avg_mshr_miss_latency::.tsunami.ide 68114.760528                       # average overall mshr miss latency
system.iocache.overall_avg_mshr_miss_latency::total 68114.760528                       # average overall mshr miss latency
system.iocache.replacements                     25218                       # number of replacements
system.iocache.ReadReq_misses::.tsunami.ide           66                       # number of ReadReq misses
system.iocache.ReadReq_misses::total               66                       # number of ReadReq misses
system.iocache.ReadReq_miss_latency::.tsunami.ide      7606967                       # number of ReadReq miss cycles
system.iocache.ReadReq_miss_latency::total      7606967                       # number of ReadReq miss cycles
system.iocache.ReadReq_accesses::.tsunami.ide           66                       # number of ReadReq accesses(hits+misses)
system.iocache.ReadReq_accesses::total             66                       # number of ReadReq accesses(hits+misses)
system.iocache.ReadReq_miss_rate::.tsunami.ide            1                       # miss rate for ReadReq accesses
system.iocache.ReadReq_miss_rate::total             1                       # miss rate for ReadReq accesses
system.iocache.ReadReq_avg_miss_latency::.tsunami.ide 115257.075758                       # average ReadReq miss latency
system.iocache.ReadReq_avg_miss_latency::total 115257.075758                       # average ReadReq miss latency
system.iocache.ReadReq_mshr_misses::.tsunami.ide           66                       # number of ReadReq MSHR misses
system.iocache.ReadReq_mshr_misses::total           66                       # number of ReadReq MSHR misses
system.iocache.ReadReq_mshr_miss_latency::.tsunami.ide      4306967                       # number of ReadReq MSHR miss cycles
system.iocache.ReadReq_mshr_miss_latency::total      4306967                       # number of ReadReq MSHR miss cycles
system.iocache.ReadReq_mshr_miss_rate::.tsunami.ide            1                       # mshr miss rate for ReadReq accesses
system.iocache.ReadReq_mshr_miss_rate::total            1                       # mshr miss rate for ReadReq accesses
system.iocache.ReadReq_avg_mshr_miss_latency::.tsunami.ide 65257.075758                       # average ReadReq mshr miss latency
system.iocache.ReadReq_avg_mshr_miss_latency::total 65257.075758                       # average ReadReq mshr miss latency
system.iocache.WriteLineReq_misses::.tsunami.ide        25152                       # number of WriteLineReq misses
system.iocache.WriteLineReq_misses::total        25152                       # number of WriteLineReq misses
system.iocache.WriteLineReq_miss_latency::.tsunami.ide   2972437637                       # number of WriteLineReq miss cycles
system.iocache.WriteLineReq_miss_latency::total   2972437637                       # number of WriteLineReq miss cycles
system.iocache.WriteLineReq_accesses::.tsunami.ide        25152                       # number of WriteLineReq accesses(hits+misses)
system.iocache.WriteLineReq_accesses::total        25152                       # number of WriteLineReq accesses(hits+misses)
system.iocache.WriteLineReq_miss_rate::.tsunami.ide            1                       # miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_miss_rate::total            1                       # miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_avg_miss_latency::.tsunami.ide 118178.977298                       # average WriteLineReq miss latency
system.iocache.WriteLineReq_avg_miss_latency::total 118178.977298                       # average WriteLineReq miss latency
system.iocache.WriteLineReq_mshr_misses::.tsunami.ide        25152                       # number of WriteLineReq MSHR misses
system.iocache.WriteLineReq_mshr_misses::total        25152                       # number of WriteLineReq MSHR misses
system.iocache.WriteLineReq_mshr_miss_latency::.tsunami.ide   1713411064                       # number of WriteLineReq MSHR miss cycles
system.iocache.WriteLineReq_mshr_miss_latency::total   1713411064                       # number of WriteLineReq MSHR miss cycles
system.iocache.WriteLineReq_mshr_miss_rate::.tsunami.ide            1                       # mshr miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_mshr_miss_rate::total            1                       # mshr miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_avg_mshr_miss_latency::.tsunami.ide 68122.259224                       # average WriteLineReq mshr miss latency
system.iocache.WriteLineReq_avg_mshr_miss_latency::total 68122.259224                       # average WriteLineReq mshr miss latency
system.iocache.tags.pwrStateResidencyTicks::UNDEFINED   9678793000                       # Cumulative time (in ticks) in various power states
system.iocache.tags.tagsinuse                      16                       # Cycle average of tags in use
system.iocache.tags.total_refs                  25218                       # Total number of references to valid blocks.
system.iocache.tags.sampled_refs                25218                       # Sample count of references to valid blocks.
system.iocache.tags.avg_refs                        1                       # Average number of references to valid blocks.
system.iocache.tags.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.iocache.tags.occ_blocks::.tsunami.ide           16                       # Average occupied blocks per requestor
system.iocache.tags.occ_percent::.tsunami.ide            1                       # Average percentage of cache occupancy
system.iocache.tags.occ_percent::total              1                       # Average percentage of cache occupancy
system.iocache.tags.occ_task_id_blocks::1023           16                       # Occupied blocks per task id
system.iocache.tags.age_task_id_blocks_1023::2           16                       # Occupied blocks per task id
system.iocache.tags.occ_task_id_percent::1023            1                       # Percentage of cache occupancy per task id
system.iocache.tags.tag_accesses               226962                       # Number of tag accesses
system.iocache.tags.data_accesses              226962                       # Number of data accesses
system.membus.pwrStateResidencyTicks::UNDEFINED   9678793000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadReq                 730                       # Transaction distribution
system.membus.trans_dist::ReadResp              79778                       # Transaction distribution
system.membus.trans_dist::WriteReq                729                       # Transaction distribution
system.membus.trans_dist::WriteResp               729                       # Transaction distribution
system.membus.trans_dist::WritebackDirty        38902                       # Transaction distribution
system.membus.trans_dist::WritebackClean        66502                       # Transaction distribution
system.membus.trans_dist::CleanEvict             9183                       # Transaction distribution
system.membus.trans_dist::UpgradeReq               15                       # Transaction distribution
system.membus.trans_dist::ReadExReq             10391                       # Transaction distribution
system.membus.trans_dist::ReadExResp            10391                       # Transaction distribution
system.membus.trans_dist::ReadCleanReq          66503                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq         12545                       # Transaction distribution
system.membus.trans_dist::InvalidateReq         25152                       # Transaction distribution
system.membus.pkt_count_system.iocache.mem_side::system.mem_ctrls.port        50436                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.iocache.mem_side::total        50436                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.icache.mem_side::system.mem_ctrls.port       199496                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.icache.mem_side::total       199496                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.bridge.slave         2918                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.mem_ctrls.port        68622                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::total        71540                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                 321472                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.iocache.mem_side::system.mem_ctrls.port      1609728                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.iocache.mem_side::total      1609728                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::system.mem_ctrls.port      8511552                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::total      8511552                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.bridge.slave         2584                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.mem_ctrls.port      2343680                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::total      2346264                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                12467544                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                               78                       # Total snoops (count)
system.membus.snoopTraffic                       4992                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples            116065                       # Request fanout histogram
system.membus.snoop_fanout::mean             0.001465                       # Request fanout histogram
system.membus.snoop_fanout::stdev            0.038243                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                  115895     99.85%     99.85% # Request fanout histogram
system.membus.snoop_fanout::1                     170      0.15%    100.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::3                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               1                       # Request fanout histogram
system.membus.snoop_fanout::total              116065                       # Request fanout histogram
system.membus.reqLayer0.occupancy             2521000                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               0.0                       # Layer utilization (%)
system.membus.reqLayer1.occupancy           661131705                       # Layer occupancy (ticks)
system.membus.reqLayer1.utilization               8.9                       # Layer utilization (%)
system.membus.respLayer1.occupancy             362967                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.0                       # Layer utilization (%)
system.membus.respLayer3.occupancy          125751250                       # Layer occupancy (ticks)
system.membus.respLayer3.utilization              1.7                       # Layer utilization (%)
system.membus.badaddr_responder.pwrStateResidencyTicks::UNDEFINED   9678793000                       # Cumulative time (in ticks) in various power states
system.membus.respLayer2.occupancy          353481750                       # Layer occupancy (ticks)
system.membus.respLayer2.utilization              4.8                       # Layer utilization (%)
system.clk_domain.clock                          1000                       # Clock period in ticks
system.tsunami.fake_uart1.pwrStateResidencyTicks::UNDEFINED   9678793000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_uart2.pwrStateResidencyTicks::UNDEFINED   9678793000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_uart3.pwrStateResidencyTicks::UNDEFINED   9678793000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_uart4.pwrStateResidencyTicks::UNDEFINED   9678793000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_ppc.pwrStateResidencyTicks::UNDEFINED   9678793000                       # Cumulative time (in ticks) in various power states
system.tsunami.cchip.pwrStateResidencyTicks::UNDEFINED   9678793000                       # Cumulative time (in ticks) in various power states
system.tsunami.io.pwrStateResidencyTicks::UNDEFINED   9678793000                       # Cumulative time (in ticks) in various power states
system.tsunami.pchip.pwrStateResidencyTicks::UNDEFINED   9678793000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_ata1.pwrStateResidencyTicks::UNDEFINED   9678793000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_ata0.pwrStateResidencyTicks::UNDEFINED   9678793000                       # Cumulative time (in ticks) in various power states
system.tsunami.backdoor.pwrStateResidencyTicks::UNDEFINED   9678793000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read3.pwrStateResidencyTicks::UNDEFINED   9678793000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read2.pwrStateResidencyTicks::UNDEFINED   9678793000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read1.pwrStateResidencyTicks::UNDEFINED   9678793000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read0.pwrStateResidencyTicks::UNDEFINED   9678793000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read7.pwrStateResidencyTicks::UNDEFINED   9678793000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read6.pwrStateResidencyTicks::UNDEFINED   9678793000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read5.pwrStateResidencyTicks::UNDEFINED   9678793000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read4.pwrStateResidencyTicks::UNDEFINED   9678793000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_write.pwrStateResidencyTicks::UNDEFINED   9678793000                       # Cumulative time (in ticks) in various power states
system.tsunami.fb.pwrStateResidencyTicks::UNDEFINED   9678793000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_addr.pwrStateResidencyTicks::UNDEFINED   9678793000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_OROM.pwrStateResidencyTicks::UNDEFINED   9678793000                       # Cumulative time (in ticks) in various power states
system.tsunami.uart.pwrStateResidencyTicks::UNDEFINED   9678793000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_sm_chip.pwrStateResidencyTicks::UNDEFINED   9678793000                       # Cumulative time (in ticks) in various power states
system.tsunami.ethernet.pwrStateResidencyTicks::UNDEFINED   9678793000                       # Cumulative time (in ticks) in various power states
system.tsunami.ide.pwrStateResidencyTicks::UNDEFINED   9678793000                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED   9678793000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu.inst        4255424                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data        1463680                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total            5719104                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu.inst      4255424                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total       4255424                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks      2489728                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total         2489728                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu.inst           66491                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data           22870                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total               89361                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks        38902                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total              38902                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu.inst         572936735                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data         197065214                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             770001948                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu.inst    572936735                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total        572936735                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks      335209049                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            335209049                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks      335209049                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.inst        572936735                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data        197065214                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           1105210997                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples    104358.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.inst::samples     63039.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples     22772.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000560388500                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds         6416                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds         6416                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState              246792                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState              98402                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                       89361                       # Number of read requests accepted
system.mem_ctrls.writeReqs                     105338                       # Number of write requests accepted
system.mem_ctrls.readBursts                     89361                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                   105338                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                   3550                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                   980                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0              5047                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1              2181                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2              5618                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3              4397                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4              5974                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5              7434                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6              4148                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7              5061                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8              6163                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9              3460                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10             6723                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11             6410                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12             8264                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13             7169                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14             3561                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15             4201                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0              5718                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1              3081                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2              7067                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3              6437                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4              7049                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5              8590                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6              5371                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7              6318                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8              8022                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9              4898                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10             7629                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11             6922                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12             8909                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13             8451                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14             4742                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15             5145                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       1.08                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      26.17                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                   1328924000                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                  429055000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat              2937880250                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     15486.64                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                34236.64                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                       134                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                    61744                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                   72996                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 71.95                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                69.95                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                 89361                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6               105338                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                   78031                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                    7576                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                     204                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                    278                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                    317                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                   4349                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                   4802                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                   4912                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                   4912                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                   4948                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                   5051                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                   5131                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                   5449                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                   5874                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                   6312                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                   6100                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                   6255                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                   6353                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                   6311                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                   6587                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                   6587                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                   1100                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                   1081                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                    887                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                    797                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                    684                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                    695                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                    700                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                    603                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                    618                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                    483                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                    488                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                    443                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                    436                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                    383                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                    330                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                    281                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                    310                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                    271                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                    234                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                    242                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                    183                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                    173                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                    294                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                    251                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                    203                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                    225                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                    251                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                    239                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                    229                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                    277                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                    439                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples        55419                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    219.601797                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   146.134118                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   237.765088                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127        22261     40.17%     40.17% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255        16883     30.46%     70.63% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383         7048     12.72%     83.35% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511         3129      5.65%     89.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639         1735      3.13%     92.13% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767          924      1.67%     93.79% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895          550      0.99%     94.79% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023          424      0.77%     95.55% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151         2465      4.45%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total        55419                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples         6416                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      13.373286                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean      8.613826                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev      7.944772                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-3            1573     24.52%     24.52% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::4-7              44      0.69%     25.20% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::8-11            123      1.92%     27.12% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::12-15           666     10.38%     37.50% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::16-19          3329     51.89%     89.39% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::20-23           430      6.70%     96.09% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::24-27           117      1.82%     97.91% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::28-31            56      0.87%     98.78% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::32-35            35      0.55%     99.33% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::36-39            12      0.19%     99.52% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::40-43            12      0.19%     99.70% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::44-47             9      0.14%     99.84% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::48-51             2      0.03%     99.88% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::52-55             1      0.02%     99.89% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::56-59             4      0.06%     99.95% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::60-63             1      0.02%     99.97% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::68-71             1      0.02%     99.98% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::80-83             1      0.02%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total          6416                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples         6416                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.263872                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.238999                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      1.169518                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16-17          5949     92.72%     92.72% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18-19           399      6.22%     98.94% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20-21            40      0.62%     99.56% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::22-23            12      0.19%     99.75% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::24-25             8      0.12%     99.88% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::26-27             7      0.11%     99.98% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::80-81             1      0.02%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total          6416                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM                5491904                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                  227200                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                 6678336                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                 5719104                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys              6741632                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                       739.41                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       899.15                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    770.00                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    907.67                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                        12.80                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     5.78                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    7.02                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                    7427389000                       # Total gap between requests
system.mem_ctrls.avgGap                      38148.06                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu.inst      4034496                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data      1457408                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks      6678336                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu.inst 543191692.262247204781                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 196220771.525498390198                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 899149889.685325384140                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu.inst        66491                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data        22870                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks       105338                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu.inst   2124618250                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data    813262000                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 186892159000                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.inst     31953.47                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     35560.21                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks   1774214.04                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    70.85                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy            219826320                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy            116817690                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy           328261500                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy          285763680                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     586366560.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy       3008217750                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy        320166720                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy         4865420220                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        655.064683                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE    806028250                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF    248040000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT   6376667750                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy            176100960                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy             93577110                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy           284750340                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy          259188660                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     586366560.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy       3097333260                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy        245160000                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy         4742476890                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        638.511984                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE    609548500                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF    248040000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT   6573245750                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.iobus.pwrStateResidencyTicks::UNDEFINED   9678793000                       # Cumulative time (in ticks) in various power states
system.iobus.trans_dist::ReadReq                  796                       # Transaction distribution
system.iobus.trans_dist::ReadResp                 796                       # Transaction distribution
system.iobus.trans_dist::WriteReq               25881                       # Transaction distribution
system.iobus.trans_dist::WriteResp              25881                       # Transaction distribution
system.iobus.pkt_count_system.bridge.master::system.tsunami.cchip.pio          222                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.pchip.pio           56                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.io.pio           64                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.uart.pio         1040                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.ide.pio         1536                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::total         2918                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.tsunami.ide.dma::system.iocache.cpu_side        50436                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.tsunami.ide.dma::total        50436                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count::total                   53354                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.cchip.pio          888                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.pchip.pio          224                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.io.pio           88                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.uart.pio          520                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.ide.pio          864                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::total         2584                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.tsunami.ide.dma::system.iocache.cpu_side      1610256                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.tsunami.ide.dma::total      1610256                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size::total                  1612840                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.reqLayer0.occupancy               203000                       # Layer occupancy (ticks)
system.iobus.reqLayer0.utilization                0.0                       # Layer utilization (%)
system.iobus.reqLayer1.occupancy                49000                       # Layer occupancy (ticks)
system.iobus.reqLayer1.utilization                0.0                       # Layer utilization (%)
system.iobus.respLayer1.occupancy            25284000                       # Layer occupancy (ticks)
system.iobus.respLayer1.utilization               0.3                       # Layer utilization (%)
system.iobus.respLayer0.occupancy             2189000                       # Layer occupancy (ticks)
system.iobus.respLayer0.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer27.occupancy           131437604                       # Layer occupancy (ticks)
system.iobus.reqLayer27.utilization               1.8                       # Layer utilization (%)
system.iobus.reqLayer25.occupancy             1491000                       # Layer occupancy (ticks)
system.iobus.reqLayer25.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer23.occupancy              715000                       # Layer occupancy (ticks)
system.iobus.reqLayer23.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer22.occupancy               63000                       # Layer occupancy (ticks)
system.iobus.reqLayer22.utilization               0.0                       # Layer utilization (%)
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.numPwrStateTransitions                 192                       # Number of power state transitions
system.cpu.pwrStateClkGateDist::samples            96                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::mean           800000                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::stdev    284327.461324                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::1000-5e+10           96    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::min_value       400000                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::max_value      1000000                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::total              96                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateResidencyTicks::ON      9601993000                       # Cumulative time (in ticks) in various power states
system.cpu.pwrStateResidencyTicks::CLK_GATED     76800000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED   9678793000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst       988801                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total           988801                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst       988801                       # number of overall hits
system.cpu.icache.overall_hits::total          988801                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst        66503                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total          66503                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst        66503                       # number of overall misses
system.cpu.icache.overall_misses::total         66503                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst   4362342500                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total   4362342500                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst   4362342500                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total   4362342500                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst      1055304                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total      1055304                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst      1055304                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total      1055304                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.063018                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.063018                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.063018                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.063018                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 65596.176112                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 65596.176112                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 65596.176112                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 65596.176112                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks        66502                       # number of writebacks
system.cpu.icache.writebacks::total             66502                       # number of writebacks
system.cpu.icache.demand_mshr_misses::.cpu.inst        66503                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total        66503                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst        66503                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total        66503                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst   4295839500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total   4295839500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst   4295839500                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total   4295839500                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.063018                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.063018                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.063018                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.063018                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 64596.176112                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 64596.176112                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 64596.176112                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 64596.176112                       # average overall mshr miss latency
system.cpu.icache.replacements                  66502                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst       988801                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total          988801                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst        66503                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total         66503                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst   4362342500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total   4362342500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst      1055304                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total      1055304                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.063018                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.063018                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 65596.176112                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 65596.176112                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst        66503                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total        66503                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst   4295839500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total   4295839500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.063018                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.063018                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 64596.176112                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 64596.176112                       # average ReadReq mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED   9678793000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           511.998464                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs             1076038                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs             66502                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs             16.180536                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   511.998464                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.999997                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.999997                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0          110                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1          298                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2          104                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses           2177111                       # Number of tag accesses
system.cpu.icache.tags.data_accesses          2177111                       # Number of data accesses
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED   9678793000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data       804387                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total           804387                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data       804387                       # number of overall hits
system.cpu.dcache.overall_hits::total          804387                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data        33745                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total          33745                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data        33745                       # number of overall misses
system.cpu.dcache.overall_misses::total         33745                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data   2238036000                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total   2238036000                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data   2238036000                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total   2238036000                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data       838132                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total       838132                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data       838132                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total       838132                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.040262                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.040262                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.040262                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.040262                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 66322.003260                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 66322.003260                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 66322.003260                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 66322.003260                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks        13750                       # number of writebacks
system.cpu.dcache.writebacks::total             13750                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data        11283                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total        11283                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data        11283                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total        11283                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data        22462                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total        22462                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data        22462                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total        22462                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_uncacheable_misses::.cpu.data         1459                       # number of overall MSHR uncacheable misses
system.cpu.dcache.overall_mshr_uncacheable_misses::total         1459                       # number of overall MSHR uncacheable misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data   1507966000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total   1507966000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data   1507966000                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total   1507966000                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::.cpu.data    138610000                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::total    138610000                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.026800                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.026800                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.026800                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.026800                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 67134.093135                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 67134.093135                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 67134.093135                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 67134.093135                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::.cpu.data 95003.427005                       # average overall mshr uncacheable latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::total 95003.427005                       # average overall mshr uncacheable latency
system.cpu.dcache.replacements                  22867                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data       502762                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total          502762                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data        13910                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total         13910                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data   1006731500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total   1006731500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data       516672                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total       516672                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.026922                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.026922                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 72374.658519                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 72374.658519                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data         1852                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total         1852                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data        12058                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total        12058                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_uncacheable::.cpu.data          730                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_uncacheable::total          730                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data    878999500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total    878999500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::.cpu.data    138610000                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::total    138610000                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.023338                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.023338                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 72897.619837                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 72897.619837                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::.cpu.data 189876.712329                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::total 189876.712329                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.WriteReq_hits::.cpu.data       301625                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total         301625                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data        19835                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total        19835                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data   1231304500                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total   1231304500                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data       321460                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total       321460                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.061703                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.061703                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 62077.363247                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 62077.363247                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data         9431                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total         9431                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data        10404                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total        10404                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_uncacheable::.cpu.data          729                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_uncacheable::total          729                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data    628966500                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total    628966500                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.032365                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.032365                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 60454.296424                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 60454.296424                       # average WriteReq mshr miss latency
system.cpu.dcache.LoadLockedReq_hits::.cpu.data         6617                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total         6617                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_misses::.cpu.data          425                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_misses::total          425                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_miss_latency::.cpu.data     34133500                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::total     34133500                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_accesses::.cpu.data         7042                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total         7042                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_miss_rate::.cpu.data     0.060352                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::total     0.060352                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_miss_latency::.cpu.data 80314.117647                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::total 80314.117647                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_mshr_hits::.cpu.data            2                       # number of LoadLockedReq MSHR hits
system.cpu.dcache.LoadLockedReq_mshr_hits::total            2                       # number of LoadLockedReq MSHR hits
system.cpu.dcache.LoadLockedReq_mshr_misses::.cpu.data          423                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_misses::total          423                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::.cpu.data     33586500                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::total     33586500                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::.cpu.data     0.060068                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::total     0.060068                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu.data 79400.709220                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::total 79400.709220                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.StoreCondReq_hits::.cpu.data         6910                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total         6910                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_accesses::.cpu.data         6910                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total         6910                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED   9678793000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse          1023.896720                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs              818797                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs             22870                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             35.802230                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data  1023.896720                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.999899                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.999899                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         1024                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           34                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          262                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          697                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3           31                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses           1727038                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses          1727038                       # Number of data accesses

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
final_tick                               3127691901500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 409242                       # Simulator instruction rate (inst/s)
host_mem_usage                                 757376                       # Number of bytes of host memory used
host_op_rate                                   409242                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                  1761.06                       # Real time elapsed on the host
host_tick_rate                              327182453                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                   720700760                       # Number of instructions simulated
sim_ops                                     720700760                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.576189                       # Number of seconds simulated
sim_ticks                                576188981000                       # Number of ticks simulated
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             84.275911                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                16493464                       # Number of BTB hits
system.cpu.branchPred.BTBLookups             19570793                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect               2168                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect           2608048                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted          20050054                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits             770180                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups         1645788                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses           875608                       # Number of indirect misses.
system.cpu.branchPred.lookups                28790866                       # Number of BP lookups
system.cpu.branchPred.usedRAS                 3505758                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted       246620                       # Number of mispredicted indirect branches.
system.cpu.committedInsts                   712972332                       # Number of instructions committed
system.cpu.committedOps                     712972332                       # Number of ops (including micro ops) committed
system.cpu.cpi                               1.615420                       # CPI: cycles per instruction
system.cpu.discardedOps                       7966496                       # Number of ops (including micro ops) which were discarded before commit
system.cpu.dtb.data_accesses                158411003                       # DTB accesses
system.cpu.dtb.data_acv                             2                       # DTB access violations
system.cpu.dtb.data_hits                    159861390                       # DTB hits
system.cpu.dtb.data_misses                       4007                       # DTB misses
system.cpu.dtb.fetch_accesses                       0                       # ITB accesses
system.cpu.dtb.fetch_acv                            0                       # ITB acv
system.cpu.dtb.fetch_hits                           0                       # ITB hits
system.cpu.dtb.fetch_misses                         0                       # ITB misses
system.cpu.dtb.read_accesses                112597279                       # DTB read accesses
system.cpu.dtb.read_acv                             2                       # DTB read access violations
system.cpu.dtb.read_hits                    113250590                       # DTB read hits
system.cpu.dtb.read_misses                       3392                       # DTB read misses
system.cpu.dtb.write_accesses                45813724                       # DTB write accesses
system.cpu.dtb.write_acv                            0                       # DTB write access violations
system.cpu.dtb.write_hits                    46610800                       # DTB write hits
system.cpu.dtb.write_misses                       615                       # DTB write misses
system.cpu.fetch2.amo_instructions                  0                       # Number of memory atomic instructions successfully decoded
system.cpu.fetch2.fp_instructions              460292                       # Number of floating point instructions successfully decoded
system.cpu.fetch2.int_instructions          532331406                       # Number of integer instructions successfully decoded
system.cpu.fetch2.load_instructions         118085094                       # Number of memory load instructions successfully decoded
system.cpu.fetch2.store_instructions         47776271                       # Number of memory store instructions successfully decoded
system.cpu.fetch2.vec_instructions                  0                       # Number of SIMD instructions successfully decoded
system.cpu.idleCycles                       542418861                       # Total number of cycles that the object has spent stopped
system.cpu.ipc                               0.619034                       # IPC: instructions per cycle
system.cpu.itb.data_accesses                        0                       # DTB accesses
system.cpu.itb.data_acv                             0                       # DTB access violations
system.cpu.itb.data_hits                            0                       # DTB hits
system.cpu.itb.data_misses                          0                       # DTB misses
system.cpu.itb.fetch_accesses               100620096                       # ITB accesses
system.cpu.itb.fetch_acv                          194                       # ITB acv
system.cpu.itb.fetch_hits                   100599639                       # ITB hits
system.cpu.itb.fetch_misses                     20457                       # ITB misses
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_acv                             0                       # DTB read access violations
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_acv                            0                       # DTB write access violations
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.kern.callpal::swpctx                    61      0.39%      0.39% # number of callpals executed
system.cpu.kern.callpal::swpipl                 12728     82.30%     82.69% # number of callpals executed
system.cpu.kern.callpal::rdps                    1320      8.53%     91.23% # number of callpals executed
system.cpu.kern.callpal::rti                     1131      7.31%     98.54% # number of callpals executed
system.cpu.kern.callpal::callsys                   22      0.14%     98.68% # number of callpals executed
system.cpu.kern.callpal::rdunique                 204      1.32%    100.00% # number of callpals executed
system.cpu.kern.callpal::total                  15466                       # number of callpals executed
system.cpu.kern.inst.arm                            0                       # number of arm instructions executed
system.cpu.kern.inst.hwrei                      38394                       # number of hwrei instructions executed
system.cpu.kern.inst.quiesce                      331                       # number of quiesce instructions executed
system.cpu.kern.ipl_count::0                     4082     28.22%     28.22% # number of times we switched to this ipl
system.cpu.kern.ipl_count::21                      15      0.10%     28.33% # number of times we switched to this ipl
system.cpu.kern.ipl_count::22                     590      4.08%     32.40% # number of times we switched to this ipl
system.cpu.kern.ipl_count::31                    9777     67.60%    100.00% # number of times we switched to this ipl
system.cpu.kern.ipl_count::total                14464                       # number of times we switched to this ipl
system.cpu.kern.ipl_good::0                      4043     46.52%     46.52% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::21                       15      0.17%     46.69% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::22                      590      6.79%     53.48% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::31                     4043     46.52%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::total                  8691                       # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_ticks::0             565149358500     98.21%     98.21% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::21                28165000      0.00%     98.21% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::22               790093500      0.14%     98.35% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::31              9498237000      1.65%    100.00% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::total         575465854000                       # number of cycles we spent at this ipl
system.cpu.kern.ipl_used::0                  0.990446                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::21                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::22                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::31                 0.413522                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::total              0.600871                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.mode_good::kernel                1068                      
system.cpu.kern.mode_good::user                  1066                      
system.cpu.kern.mode_good::idle                     2                      
system.cpu.kern.mode_switch::kernel              1188                       # number of protection mode switches
system.cpu.kern.mode_switch::user                1066                       # number of protection mode switches
system.cpu.kern.mode_switch::idle                   4                       # number of protection mode switches
system.cpu.kern.mode_switch_good::kernel     0.898990                       # fraction of useful protection mode switches
system.cpu.kern.mode_switch_good::user              1                       # fraction of useful protection mode switches
system.cpu.kern.mode_switch_good::idle       0.500000                       # fraction of useful protection mode switches
system.cpu.kern.mode_switch_good::total      0.945970                       # fraction of useful protection mode switches
system.cpu.kern.mode_ticks::kernel        18978950000      3.30%      3.30% # number of ticks spent at the given mode
system.cpu.kern.mode_ticks::user         556407485000     96.69%     99.99% # number of ticks spent at the given mode
system.cpu.kern.mode_ticks::idle             79316000      0.01%    100.00% # number of ticks spent at the given mode
system.cpu.kern.swap_context                       61                       # number of times the context was actually changed
system.cpu.numCycles                       1151749992                       # number of cpu cycles simulated
system.cpu.numFetchSuspends                       331                       # Number of times Execute suspended instruction fetching
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.op_class_0::No_OpClass            45333923      6.36%      6.36% # Class of committed instruction
system.cpu.op_class_0::IntAlu               504154137     70.71%     77.07% # Class of committed instruction
system.cpu.op_class_0::IntMult                4654518      0.65%     77.72% # Class of committed instruction
system.cpu.op_class_0::IntDiv                       0      0.00%     77.72% # Class of committed instruction
system.cpu.op_class_0::FloatAdd                457139      0.06%     77.79% # Class of committed instruction
system.cpu.op_class_0::FloatCmp                     3      0.00%     77.79% # Class of committed instruction
system.cpu.op_class_0::FloatCvt                   261      0.00%     77.79% # Class of committed instruction
system.cpu.op_class_0::FloatMult                    0      0.00%     77.79% # Class of committed instruction
system.cpu.op_class_0::FloatMultAcc                 0      0.00%     77.79% # Class of committed instruction
system.cpu.op_class_0::FloatDiv                    88      0.00%     77.79% # Class of committed instruction
system.cpu.op_class_0::FloatMisc                    0      0.00%     77.79% # Class of committed instruction
system.cpu.op_class_0::FloatSqrt                    0      0.00%     77.79% # Class of committed instruction
system.cpu.op_class_0::SimdAdd                      0      0.00%     77.79% # Class of committed instruction
system.cpu.op_class_0::SimdAddAcc                   0      0.00%     77.79% # Class of committed instruction
system.cpu.op_class_0::SimdAlu                      0      0.00%     77.79% # Class of committed instruction
system.cpu.op_class_0::SimdCmp                      0      0.00%     77.79% # Class of committed instruction
system.cpu.op_class_0::SimdCvt                      0      0.00%     77.79% # Class of committed instruction
system.cpu.op_class_0::SimdMisc                     0      0.00%     77.79% # Class of committed instruction
system.cpu.op_class_0::SimdMult                     0      0.00%     77.79% # Class of committed instruction
system.cpu.op_class_0::SimdMultAcc                  0      0.00%     77.79% # Class of committed instruction
system.cpu.op_class_0::SimdShift                    0      0.00%     77.79% # Class of committed instruction
system.cpu.op_class_0::SimdShiftAcc                 0      0.00%     77.79% # Class of committed instruction
system.cpu.op_class_0::SimdDiv                      0      0.00%     77.79% # Class of committed instruction
system.cpu.op_class_0::SimdSqrt                     0      0.00%     77.79% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAdd                 0      0.00%     77.79% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAlu                 0      0.00%     77.79% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCmp                 0      0.00%     77.79% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCvt                 0      0.00%     77.79% # Class of committed instruction
system.cpu.op_class_0::SimdFloatDiv                 0      0.00%     77.79% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMisc                0      0.00%     77.79% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMult                0      0.00%     77.79% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMultAcc             0      0.00%     77.79% # Class of committed instruction
system.cpu.op_class_0::SimdFloatSqrt                0      0.00%     77.79% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAdd                0      0.00%     77.79% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAlu                0      0.00%     77.79% # Class of committed instruction
system.cpu.op_class_0::SimdReduceCmp                0      0.00%     77.79% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceAdd            0      0.00%     77.79% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceCmp            0      0.00%     77.79% # Class of committed instruction
system.cpu.op_class_0::SimdAes                      0      0.00%     77.79% # Class of committed instruction
system.cpu.op_class_0::SimdAesMix                   0      0.00%     77.79% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash                 0      0.00%     77.79% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash2                0      0.00%     77.79% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash               0      0.00%     77.79% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash2              0      0.00%     77.79% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma2                0      0.00%     77.79% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma3                0      0.00%     77.79% # Class of committed instruction
system.cpu.op_class_0::SimdPredAlu                  0      0.00%     77.79% # Class of committed instruction
system.cpu.op_class_0::MemRead              111577749     15.65%     93.44% # Class of committed instruction
system.cpu.op_class_0::MemWrite              46578058      6.53%     99.97% # Class of committed instruction
system.cpu.op_class_0::FloatMemRead             11142      0.00%     99.97% # Class of committed instruction
system.cpu.op_class_0::FloatMemWrite             8239      0.00%     99.97% # Class of committed instruction
system.cpu.op_class_0::IprAccess               197075      0.03%    100.00% # Class of committed instruction
system.cpu.op_class_0::InstPrefetch                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::total                712972332                       # Class of committed instruction
system.cpu.quiesceCycles                       627970                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu.tickCycles                       609331131                       # Number of cycles that the object actually ticked
system.disk0.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disk0.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk0.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disk0.dma_write_bytes                  1101824                       # Number of bytes transfered via DMA writes.
system.disk0.dma_write_full_pages                 134                       # Number of full page size DMA writes.
system.disk0.dma_write_txs                        135                       # Number of DMA write transactions.
system.disk2.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disk2.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk2.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disk2.dma_write_bytes                        0                       # Number of bytes transfered via DMA writes.
system.disk2.dma_write_full_pages                   0                       # Number of full page size DMA writes.
system.disk2.dma_write_txs                          0                       # Number of DMA write transactions.
system.membus.snoop_filter.hit_multi_requests         6110                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests      4944209                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests       9888351                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tsunami.ethernet.coalescedRxDesc           nan                       # average number of RxDesc's coalesced into each post
system.tsunami.ethernet.coalescedRxIdle           nan                       # average number of RxIdle's coalesced into each post
system.tsunami.ethernet.coalescedRxOk             nan                       # average number of RxOk's coalesced into each post
system.tsunami.ethernet.coalescedRxOrn            nan                       # average number of RxOrn's coalesced into each post
system.tsunami.ethernet.coalescedSwi              nan                       # average number of Swi's coalesced into each post
system.tsunami.ethernet.coalescedTotal            nan                       # average number of interrupts coalesced into each post
system.tsunami.ethernet.coalescedTxDesc           nan                       # average number of TxDesc's coalesced into each post
system.tsunami.ethernet.coalescedTxIdle           nan                       # average number of TxIdle's coalesced into each post
system.tsunami.ethernet.coalescedTxOk             nan                       # average number of TxOk's coalesced into each post
system.tsunami.ethernet.descDMAReads                0                       # Number of descriptors the device read w/ DMA
system.tsunami.ethernet.descDMAWrites               0                       # Number of descriptors the device wrote w/ DMA
system.tsunami.ethernet.descDmaReadBytes            0                       # number of descriptor bytes read w/ DMA
system.tsunami.ethernet.descDmaWriteBytes            0                       # number of descriptor bytes write w/ DMA
system.tsunami.ethernet.droppedPackets              0                       # number of packets dropped
system.tsunami.ethernet.postedInterrupts            0                       # number of posts to CPU
system.tsunami.ethernet.postedRxDesc                0                       # number of RxDesc interrupts posted to CPU
system.tsunami.ethernet.postedRxIdle                0                       # number of rxIdle interrupts posted to CPU
system.tsunami.ethernet.postedRxOk                  0                       # number of RxOk interrupts posted to CPU
system.tsunami.ethernet.postedRxOrn                 0                       # number of RxOrn posted to CPU
system.tsunami.ethernet.postedSwi                   0                       # number of software interrupts posted to CPU
system.tsunami.ethernet.postedTxDesc                0                       # number of TxDesc interrupts posted to CPU
system.tsunami.ethernet.postedTxIdle                0                       # number of TxIdle interrupts posted to CPU
system.tsunami.ethernet.postedTxOk                  0                       # number of TxOk interrupts posted to CPU
system.tsunami.ethernet.totalRxDesc                 0                       # total number of RxDesc written to ISR
system.tsunami.ethernet.totalRxIdle                 0                       # total number of RxIdle written to ISR
system.tsunami.ethernet.totalRxOk                   0                       # total number of RxOk written to ISR
system.tsunami.ethernet.totalRxOrn                  0                       # total number of RxOrn written to ISR
system.tsunami.ethernet.totalSwi                    0                       # total number of Swi written to ISR
system.tsunami.ethernet.totalTxDesc                 0                       # total number of TxDesc written to ISR
system.tsunami.ethernet.totalTxIdle                 0                       # total number of TxIdle written to ISR
system.tsunami.ethernet.totalTxOk                   0                       # total number of TxOk written to ISR
system.bridge.pwrStateResidencyTicks::UNDEFINED 576188981000                       # Cumulative time (in ticks) in various power states
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.iocache.pwrStateResidencyTicks::UNDEFINED 576188981000                       # Cumulative time (in ticks) in various power states
system.iocache.demand_misses::.tsunami.ide        17255                       # number of demand (read+write) misses
system.iocache.demand_misses::total             17255                       # number of demand (read+write) misses
system.iocache.overall_misses::.tsunami.ide        17255                       # number of overall misses
system.iocache.overall_misses::total            17255                       # number of overall misses
system.iocache.demand_miss_latency::.tsunami.ide   2036065764                       # number of demand (read+write) miss cycles
system.iocache.demand_miss_latency::total   2036065764                       # number of demand (read+write) miss cycles
system.iocache.overall_miss_latency::.tsunami.ide   2036065764                       # number of overall miss cycles
system.iocache.overall_miss_latency::total   2036065764                       # number of overall miss cycles
system.iocache.demand_accesses::.tsunami.ide        17255                       # number of demand (read+write) accesses
system.iocache.demand_accesses::total           17255                       # number of demand (read+write) accesses
system.iocache.overall_accesses::.tsunami.ide        17255                       # number of overall (read+write) accesses
system.iocache.overall_accesses::total          17255                       # number of overall (read+write) accesses
system.iocache.demand_miss_rate::.tsunami.ide            1                       # miss rate for demand accesses
system.iocache.demand_miss_rate::total              1                       # miss rate for demand accesses
system.iocache.overall_miss_rate::.tsunami.ide            1                       # miss rate for overall accesses
system.iocache.overall_miss_rate::total             1                       # miss rate for overall accesses
system.iocache.demand_avg_miss_latency::.tsunami.ide 117998.595422                       # average overall miss latency
system.iocache.demand_avg_miss_latency::total 117998.595422                       # average overall miss latency
system.iocache.overall_avg_miss_latency::.tsunami.ide 117998.595422                       # average overall miss latency
system.iocache.overall_avg_miss_latency::total 117998.595422                       # average overall miss latency
system.iocache.blocked_cycles::no_mshrs             5                       # number of cycles access was blocked
system.iocache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.iocache.blocked::no_mshrs                    1                       # number of cycles access was blocked
system.iocache.blocked::no_targets                  0                       # number of cycles access was blocked
system.iocache.avg_blocked_cycles::no_mshrs            5                       # average number of cycles each access was blocked
system.iocache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.iocache.writebacks::.writebacks          17216                       # number of writebacks
system.iocache.writebacks::total                17216                       # number of writebacks
system.iocache.demand_mshr_misses::.tsunami.ide        17255                       # number of demand (read+write) MSHR misses
system.iocache.demand_mshr_misses::total        17255                       # number of demand (read+write) MSHR misses
system.iocache.overall_mshr_misses::.tsunami.ide        17255                       # number of overall MSHR misses
system.iocache.overall_mshr_misses::total        17255                       # number of overall MSHR misses
system.iocache.demand_mshr_miss_latency::.tsunami.ide   1172368733                       # number of demand (read+write) MSHR miss cycles
system.iocache.demand_mshr_miss_latency::total   1172368733                       # number of demand (read+write) MSHR miss cycles
system.iocache.overall_mshr_miss_latency::.tsunami.ide   1172368733                       # number of overall MSHR miss cycles
system.iocache.overall_mshr_miss_latency::total   1172368733                       # number of overall MSHR miss cycles
system.iocache.demand_mshr_miss_rate::.tsunami.ide            1                       # mshr miss rate for demand accesses
system.iocache.demand_mshr_miss_rate::total            1                       # mshr miss rate for demand accesses
system.iocache.overall_mshr_miss_rate::.tsunami.ide            1                       # mshr miss rate for overall accesses
system.iocache.overall_mshr_miss_rate::total            1                       # mshr miss rate for overall accesses
system.iocache.demand_avg_mshr_miss_latency::.tsunami.ide 67943.710982                       # average overall mshr miss latency
system.iocache.demand_avg_mshr_miss_latency::total 67943.710982                       # average overall mshr miss latency
system.iocache.overall_avg_mshr_miss_latency::.tsunami.ide 67943.710982                       # average overall mshr miss latency
system.iocache.overall_avg_mshr_miss_latency::total 67943.710982                       # average overall mshr miss latency
system.iocache.replacements                     17255                       # number of replacements
system.iocache.ReadReq_misses::.tsunami.ide           39                       # number of ReadReq misses
system.iocache.ReadReq_misses::total               39                       # number of ReadReq misses
system.iocache.ReadReq_miss_latency::.tsunami.ide      4776485                       # number of ReadReq miss cycles
system.iocache.ReadReq_miss_latency::total      4776485                       # number of ReadReq miss cycles
system.iocache.ReadReq_accesses::.tsunami.ide           39                       # number of ReadReq accesses(hits+misses)
system.iocache.ReadReq_accesses::total             39                       # number of ReadReq accesses(hits+misses)
system.iocache.ReadReq_miss_rate::.tsunami.ide            1                       # miss rate for ReadReq accesses
system.iocache.ReadReq_miss_rate::total             1                       # miss rate for ReadReq accesses
system.iocache.ReadReq_avg_miss_latency::.tsunami.ide 122473.974359                       # average ReadReq miss latency
system.iocache.ReadReq_avg_miss_latency::total 122473.974359                       # average ReadReq miss latency
system.iocache.ReadReq_mshr_misses::.tsunami.ide           39                       # number of ReadReq MSHR misses
system.iocache.ReadReq_mshr_misses::total           39                       # number of ReadReq MSHR misses
system.iocache.ReadReq_mshr_miss_latency::.tsunami.ide      2826485                       # number of ReadReq MSHR miss cycles
system.iocache.ReadReq_mshr_miss_latency::total      2826485                       # number of ReadReq MSHR miss cycles
system.iocache.ReadReq_mshr_miss_rate::.tsunami.ide            1                       # mshr miss rate for ReadReq accesses
system.iocache.ReadReq_mshr_miss_rate::total            1                       # mshr miss rate for ReadReq accesses
system.iocache.ReadReq_avg_mshr_miss_latency::.tsunami.ide 72473.974359                       # average ReadReq mshr miss latency
system.iocache.ReadReq_avg_mshr_miss_latency::total 72473.974359                       # average ReadReq mshr miss latency
system.iocache.WriteLineReq_misses::.tsunami.ide        17216                       # number of WriteLineReq misses
system.iocache.WriteLineReq_misses::total        17216                       # number of WriteLineReq misses
system.iocache.WriteLineReq_miss_latency::.tsunami.ide   2031289279                       # number of WriteLineReq miss cycles
system.iocache.WriteLineReq_miss_latency::total   2031289279                       # number of WriteLineReq miss cycles
system.iocache.WriteLineReq_accesses::.tsunami.ide        17216                       # number of WriteLineReq accesses(hits+misses)
system.iocache.WriteLineReq_accesses::total        17216                       # number of WriteLineReq accesses(hits+misses)
system.iocache.WriteLineReq_miss_rate::.tsunami.ide            1                       # miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_miss_rate::total            1                       # miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_avg_miss_latency::.tsunami.ide 117988.457191                       # average WriteLineReq miss latency
system.iocache.WriteLineReq_avg_miss_latency::total 117988.457191                       # average WriteLineReq miss latency
system.iocache.WriteLineReq_mshr_misses::.tsunami.ide        17216                       # number of WriteLineReq MSHR misses
system.iocache.WriteLineReq_mshr_misses::total        17216                       # number of WriteLineReq MSHR misses
system.iocache.WriteLineReq_mshr_miss_latency::.tsunami.ide   1169542248                       # number of WriteLineReq MSHR miss cycles
system.iocache.WriteLineReq_mshr_miss_latency::total   1169542248                       # number of WriteLineReq MSHR miss cycles
system.iocache.WriteLineReq_mshr_miss_rate::.tsunami.ide            1                       # mshr miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_mshr_miss_rate::total            1                       # mshr miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_avg_mshr_miss_latency::.tsunami.ide 67933.448420                       # average WriteLineReq mshr miss latency
system.iocache.WriteLineReq_avg_mshr_miss_latency::total 67933.448420                       # average WriteLineReq mshr miss latency
system.iocache.tags.pwrStateResidencyTicks::UNDEFINED 576188981000                       # Cumulative time (in ticks) in various power states
system.iocache.tags.tagsinuse                      16                       # Cycle average of tags in use
system.iocache.tags.total_refs                  17271                       # Total number of references to valid blocks.
system.iocache.tags.sampled_refs                17271                       # Sample count of references to valid blocks.
system.iocache.tags.avg_refs                        1                       # Average number of references to valid blocks.
system.iocache.tags.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.iocache.tags.occ_blocks::.tsunami.ide           16                       # Average occupied blocks per requestor
system.iocache.tags.occ_percent::.tsunami.ide            1                       # Average percentage of cache occupancy
system.iocache.tags.occ_percent::total              1                       # Average percentage of cache occupancy
system.iocache.tags.occ_task_id_blocks::1023           16                       # Occupied blocks per task id
system.iocache.tags.age_task_id_blocks_1023::4           16                       # Occupied blocks per task id
system.iocache.tags.occ_task_id_percent::1023            1                       # Percentage of cache occupancy per task id
system.iocache.tags.tag_accesses               155295                       # Number of tag accesses
system.iocache.tags.data_accesses              155295                       # Number of data accesses
system.membus.pwrStateResidencyTicks::UNDEFINED 576188981000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadReq                 445                       # Transaction distribution
system.membus.trans_dist::ReadResp            4803116                       # Transaction distribution
system.membus.trans_dist::WriteReq               1140                       # Transaction distribution
system.membus.trans_dist::WriteResp              1140                       # Transaction distribution
system.membus.trans_dist::WritebackDirty       205878                       # Transaction distribution
system.membus.trans_dist::WritebackClean      4560404                       # Transaction distribution
system.membus.trans_dist::CleanEvict           177866                       # Transaction distribution
system.membus.trans_dist::UpgradeReq                4                       # Transaction distribution
system.membus.trans_dist::ReadExReq            124261                       # Transaction distribution
system.membus.trans_dist::ReadExResp           124261                       # Transaction distribution
system.membus.trans_dist::ReadCleanReq        4560404                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq        242267                       # Transaction distribution
system.membus.trans_dist::InvalidateReq         17216                       # Transaction distribution
system.membus.pkt_count_system.iocache.mem_side::system.mem_ctrls.port        34512                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.iocache.mem_side::total        34512                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.icache.mem_side::system.mem_ctrls.port     13676540                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.icache.mem_side::total     13676540                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.bridge.slave         3170                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.mem_ctrls.port      1099471                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::total      1102641                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total               14813693                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.iocache.mem_side::system.mem_ctrls.port      1101952                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.iocache.mem_side::total      1101952                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::system.mem_ctrls.port    583432704                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::total    583432704                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.bridge.slave         6145                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.mem_ctrls.port     35529664                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::total     35535809                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total               620070465                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                             4709                       # Total snoops (count)
system.membus.snoopTraffic                     301376                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples           4945737                       # Request fanout histogram
system.membus.snoop_fanout::mean             0.001237                       # Request fanout histogram
system.membus.snoop_fanout::stdev            0.035144                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                 4939621     99.88%     99.88% # Request fanout histogram
system.membus.snoop_fanout::1                    6116      0.12%    100.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::3                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               1                       # Request fanout histogram
system.membus.snoop_fanout::total             4945737                       # Request fanout histogram
system.membus.reqLayer0.occupancy             3290000                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               0.0                       # Layer utilization (%)
system.membus.reqLayer1.occupancy         29310255484                       # Layer occupancy (ticks)
system.membus.reqLayer1.utilization               5.1                       # Layer utilization (%)
system.membus.respLayer1.occupancy             210735                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.0                       # Layer utilization (%)
system.membus.respLayer3.occupancy         1982327750                       # Layer occupancy (ticks)
system.membus.respLayer3.utilization              0.3                       # Layer utilization (%)
system.membus.badaddr_responder.pwrStateResidencyTicks::UNDEFINED 576188981000                       # Cumulative time (in ticks) in various power states
system.membus.respLayer2.occupancy        24079886249                       # Layer occupancy (ticks)
system.membus.respLayer2.utilization              4.2                       # Layer utilization (%)
system.clk_domain.clock                          1000                       # Clock period in ticks
system.tsunami.fake_uart1.pwrStateResidencyTicks::UNDEFINED 576188981000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_uart2.pwrStateResidencyTicks::UNDEFINED 576188981000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_uart3.pwrStateResidencyTicks::UNDEFINED 576188981000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_uart4.pwrStateResidencyTicks::UNDEFINED 576188981000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_ppc.pwrStateResidencyTicks::UNDEFINED 576188981000                       # Cumulative time (in ticks) in various power states
system.tsunami.cchip.pwrStateResidencyTicks::UNDEFINED 576188981000                       # Cumulative time (in ticks) in various power states
system.tsunami.io.pwrStateResidencyTicks::UNDEFINED 576188981000                       # Cumulative time (in ticks) in various power states
system.tsunami.pchip.pwrStateResidencyTicks::UNDEFINED 576188981000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_ata1.pwrStateResidencyTicks::UNDEFINED 576188981000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_ata0.pwrStateResidencyTicks::UNDEFINED 576188981000                       # Cumulative time (in ticks) in various power states
system.tsunami.backdoor.pwrStateResidencyTicks::UNDEFINED 576188981000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read3.pwrStateResidencyTicks::UNDEFINED 576188981000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read2.pwrStateResidencyTicks::UNDEFINED 576188981000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read1.pwrStateResidencyTicks::UNDEFINED 576188981000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read0.pwrStateResidencyTicks::UNDEFINED 576188981000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read7.pwrStateResidencyTicks::UNDEFINED 576188981000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read6.pwrStateResidencyTicks::UNDEFINED 576188981000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read5.pwrStateResidencyTicks::UNDEFINED 576188981000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read4.pwrStateResidencyTicks::UNDEFINED 576188981000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_write.pwrStateResidencyTicks::UNDEFINED 576188981000                       # Cumulative time (in ticks) in various power states
system.tsunami.fb.pwrStateResidencyTicks::UNDEFINED 576188981000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_addr.pwrStateResidencyTicks::UNDEFINED 576188981000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_OROM.pwrStateResidencyTicks::UNDEFINED 576188981000                       # Cumulative time (in ticks) in various power states
system.tsunami.uart.pwrStateResidencyTicks::UNDEFINED 576188981000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_sm_chip.pwrStateResidencyTicks::UNDEFINED 576188981000                       # Cumulative time (in ticks) in various power states
system.tsunami.ethernet.pwrStateResidencyTicks::UNDEFINED 576188981000                       # Cumulative time (in ticks) in various power states
system.tsunami.ide.pwrStateResidencyTicks::UNDEFINED 576188981000                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 576188981000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu.inst      291566848                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data       23455296                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.tsunami.ide          128                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total          315022272                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu.inst    291566848                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total     291566848                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks     13176192                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total        13176192                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu.inst         4555732                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data          366489                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.tsunami.ide            2                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total             4922223                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks       205878                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total             205878                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu.inst         506026421                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data          40707644                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.tsunami.ide            222                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             546734288                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu.inst    506026421                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total        506026421                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks       22867831                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total             22867831                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks       22867831                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.inst        506026421                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data         40707644                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.tsunami.ide           222                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            569602118                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples   4733355.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.inst::samples   4434428.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples    364250.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.tsunami.ide::samples         2.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000617229750                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds       292563                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds       292563                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState            14174750                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState            4444550                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                     4922223                       # Number of read requests accepted
system.mem_ctrls.writeReqs                    4760349                       # Number of write requests accepted
system.mem_ctrls.readBursts                   4922223                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                  4760349                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                 123543                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                 26994                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0            785163                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1            171669                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2            140059                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3            103067                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4            473104                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5            196512                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6            247729                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7            192165                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8            268087                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9             89317                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10           195529                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11           263928                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12           349014                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13           407533                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14           234276                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15           681528                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0            765359                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1            165847                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2            147450                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3             92748                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4            478241                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5            192106                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6            250693                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7            190559                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8            286601                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9             83585                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10           185332                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11           261259                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12           326357                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13           404931                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14           226186                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15           676110                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       1.02                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      25.52                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                  50656887750                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                23993400000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat            140632137750                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     10556.42                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                29306.42                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                        51                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                  4091343                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                 3862756                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 85.26                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                81.61                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6               4922223                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6              4760349                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                 4648862                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                  145028                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                    4790                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                  21966                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                  23444                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                 282112                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                 292848                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                 294169                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                 292723                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                 292569                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                 294895                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                 292660                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                 292783                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                 293147                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                 293513                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                 292960                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                 292781                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                 292817                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                 292610                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                 292626                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                 292826                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                   1084                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                    864                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                    751                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                    666                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                    561                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                    572                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                    470                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                    421                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                    304                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                    348                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                    242                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                    265                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                    194                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                    201                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                    172                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                    247                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                    220                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                    176                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                    152                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                    209                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                    175                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                    185                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                    164                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                    156                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                    149                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                    131                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                    190                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                    152                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                    176                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                    156                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                    153                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples      1577957                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    386.609024                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   249.013210                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   336.488060                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127       368045     23.32%     23.32% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255       360072     22.82%     46.14% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383       215549     13.66%     59.80% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511       140894      8.93%     68.73% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639       103446      6.56%     75.29% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767        77975      4.94%     80.23% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895        54580      3.46%     83.69% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023        42655      2.70%     86.39% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151       214741     13.61%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total      1577957                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples       292563                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      16.402238                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     16.124021                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev      3.166913                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-7            2047      0.70%      0.70% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::8-15          23048      7.88%      8.58% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::16-23        263884     90.20%     98.77% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::24-31          2500      0.85%     99.63% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::32-39           499      0.17%     99.80% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::40-47           224      0.08%     99.88% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::48-55           123      0.04%     99.92% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::56-63            61      0.02%     99.94% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::64-71            44      0.02%     99.95% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::72-79            27      0.01%     99.96% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::80-87            33      0.01%     99.98% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::88-95            18      0.01%     99.98% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::96-103           13      0.00%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::104-111           13      0.00%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::112-119            6      0.00%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::120-127           11      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::128-135            6      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::136-143            4      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::144-151            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::224-231            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total        292563                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples       292563                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.178956                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.168082                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.622530                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16           267669     91.49%     91.49% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17             2279      0.78%     92.27% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18            19376      6.62%     98.89% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19             1934      0.66%     99.55% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20             1139      0.39%     99.94% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21              118      0.04%     99.98% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::22               27      0.01%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::23               10      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::24                3      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::25                2      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::27                1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::28                3      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::29                1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::59                1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total        292563                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM              307115520                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                 7906752                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten               302935296                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys               315022272                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys            304662336                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                       533.01                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       525.76                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    546.73                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    528.75                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         8.27                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     4.16                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    4.11                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                  576187208000                       # Total gap between requests
system.mem_ctrls.avgGap                      59507.66                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu.inst    283803392                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data     23312000                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.tsunami.ide          128                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks    302935296                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu.inst 492552619.641297817230                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 40458947.964504718781                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.tsunami.ide 222.149336798928                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 525756836.713959932327                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu.inst      4555732                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data       366489                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.tsunami.ide            2                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks      4760349                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu.inst 127726196500                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data  12905694000                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.tsunami.ide       247250                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 13999565330250                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.inst     28036.37                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     35214.41                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.tsunami.ide    123625.00                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks   2940869.53                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    83.45                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy           5565615720                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy           2958217680                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy         17772973680                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy        12790884420                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     45483974640.000008                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy     205573443480                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy      48142090080                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy       338287199700                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        587.111540                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE 123134857250                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF  19240260000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT 433813863750                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy           5700911580                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy           3030129135                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy         16489601520                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy        11917275660                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     45483974640.000008                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy     202732578300                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy      50534397600                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy       335888868435                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        582.949136                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE 129512679750                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF  19240260000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT 427436041250                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.iobus.pwrStateResidencyTicks::UNDEFINED 576188981000                       # Cumulative time (in ticks) in various power states
system.iobus.trans_dist::ReadReq                  484                       # Transaction distribution
system.iobus.trans_dist::ReadResp                 484                       # Transaction distribution
system.iobus.trans_dist::WriteReq               18356                       # Transaction distribution
system.iobus.trans_dist::WriteResp              18356                       # Transaction distribution
system.iobus.pkt_count_system.bridge.master::system.tsunami.cchip.pio         1270                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.pchip.pio           20                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.uart.pio         1160                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.ide.pio          720                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::total         3170                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.tsunami.ide.dma::system.iocache.cpu_side        34510                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.tsunami.ide.dma::total        34510                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count::total                   37680                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.cchip.pio         5080                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.pchip.pio           80                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.uart.pio          580                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.ide.pio          405                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::total         6145                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.tsunami.ide.dma::system.iocache.cpu_side      1102136                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.tsunami.ide.dma::total      1102136                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size::total                  1108281                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.reqLayer0.occupancy              1553000                       # Layer occupancy (ticks)
system.iobus.reqLayer0.utilization                0.0                       # Layer utilization (%)
system.iobus.reqLayer1.occupancy                17500                       # Layer occupancy (ticks)
system.iobus.reqLayer1.utilization                0.0                       # Layer utilization (%)
system.iobus.respLayer1.occupancy            17294000                       # Layer occupancy (ticks)
system.iobus.respLayer1.utilization               0.0                       # Layer utilization (%)
system.iobus.respLayer0.occupancy             2030000                       # Layer occupancy (ticks)
system.iobus.respLayer0.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer27.occupancy            89873764                       # Layer occupancy (ticks)
system.iobus.reqLayer27.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer25.occupancy              699500                       # Layer occupancy (ticks)
system.iobus.reqLayer25.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer23.occupancy             1020000                       # Layer occupancy (ticks)
system.iobus.reqLayer23.utilization               0.0                       # Layer utilization (%)
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.numPwrStateTransitions                 662                       # Number of power state transitions
system.cpu.pwrStateClkGateDist::samples           331                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::mean     972809.667674                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::stdev    124988.326838                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::1000-5e+10          331    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::min_value       400000                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::max_value      1000000                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::total             331                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateResidencyTicks::ON    575866981000                       # Cumulative time (in ticks) in various power states
system.cpu.pwrStateResidencyTicks::CLK_GATED    322000000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED 576188981000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst     97284013                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total         97284013                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst     97284013                       # number of overall hits
system.cpu.icache.overall_hits::total        97284013                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst      4560403                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total        4560403                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst      4560403                       # number of overall misses
system.cpu.icache.overall_misses::total       4560403                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst 284652221500                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total 284652221500                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst 284652221500                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total 284652221500                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst    101844416                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total    101844416                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst    101844416                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total    101844416                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.044778                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.044778                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.044778                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.044778                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 62418.216438                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 62418.216438                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 62418.216438                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 62418.216438                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks      4560404                       # number of writebacks
system.cpu.icache.writebacks::total           4560404                       # number of writebacks
system.cpu.icache.demand_mshr_misses::.cpu.inst      4560403                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total      4560403                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst      4560403                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total      4560403                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst 280091817500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total 280091817500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst 280091817500                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total 280091817500                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.044778                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.044778                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.044778                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.044778                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 61418.216219                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 61418.216219                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 61418.216219                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 61418.216219                       # average overall mshr miss latency
system.cpu.icache.replacements                4560404                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst     97284013                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total        97284013                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst      4560403                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total       4560403                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst 284652221500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total 284652221500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst    101844416                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total    101844416                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.044778                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.044778                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 62418.216438                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 62418.216438                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst      4560403                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total      4560403                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst 280091817500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total 280091817500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.044778                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.044778                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 61418.216219                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 61418.216219                       # average ReadReq mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED 576188981000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse                  512                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs           101852084                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs           4560916                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs             22.331497                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst          512                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst            1                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0           21                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1          404                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2           87                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses         208249236                       # Number of tag accesses
system.cpu.icache.tags.data_accesses        208249236                       # Number of data accesses
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED 576188981000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data    154830965                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total        154830965                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data    154830965                       # number of overall hits
system.cpu.dcache.overall_hits::total       154830965                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data       495710                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total         495710                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data       495710                       # number of overall misses
system.cpu.dcache.overall_misses::total        495710                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data  33080583000                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total  33080583000                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data  33080583000                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total  33080583000                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data    155326675                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total    155326675                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data    155326675                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total    155326675                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.003191                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.003191                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.003191                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.003191                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 66733.741502                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 66733.741502                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 66733.741502                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 66733.741502                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks       188662                       # number of writebacks
system.cpu.dcache.writebacks::total            188662                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data       130718                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total       130718                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data       130718                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total       130718                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data       364992                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total       364992                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data       364992                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total       364992                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_uncacheable_misses::.cpu.data         1585                       # number of overall MSHR uncacheable misses
system.cpu.dcache.overall_mshr_uncacheable_misses::total         1585                       # number of overall MSHR uncacheable misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data  24456335500                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total  24456335500                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data  24456335500                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total  24456335500                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::.cpu.data     87643000                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::total     87643000                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.002350                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.002350                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.002350                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.002350                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 67005.127510                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 67005.127510                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 67005.127510                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 67005.127510                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::.cpu.data 55295.268139                       # average overall mshr uncacheable latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::total 55295.268139                       # average overall mshr uncacheable latency
system.cpu.dcache.replacements                 366489                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data    108484852                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total       108484852                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data       271909                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total        271909                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data  18820502500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total  18820502500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data    108756761                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total    108756761                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.002500                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.002500                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 69216.180781                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 69216.180781                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data        31182                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total        31182                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data       240727                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total       240727                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_uncacheable::.cpu.data          445                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_uncacheable::total          445                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data  16492176000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total  16492176000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::.cpu.data     87643000                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::total     87643000                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.002213                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.002213                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 68509.872179                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 68509.872179                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::.cpu.data 196950.561798                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::total 196950.561798                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.WriteReq_hits::.cpu.data     46346113                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total       46346113                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data       223801                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total       223801                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data  14260080500                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total  14260080500                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data     46569914                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total     46569914                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.004806                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.004806                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 63717.679992                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 63717.679992                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data        99536                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total        99536                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data       124265                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total       124265                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_uncacheable::.cpu.data         1140                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_uncacheable::total         1140                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data   7964159500                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total   7964159500                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.002668                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.002668                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 64090.125941                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 64090.125941                       # average WriteReq mshr miss latency
system.cpu.dcache.LoadLockedReq_hits::.cpu.data        10141                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total        10141                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_misses::.cpu.data         1502                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_misses::total         1502                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_miss_latency::.cpu.data    114474000                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::total    114474000                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_accesses::.cpu.data        11643                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total        11643                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_miss_rate::.cpu.data     0.129005                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::total     0.129005                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_miss_latency::.cpu.data 76214.380826                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::total 76214.380826                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_mshr_hits::.cpu.data            1                       # number of LoadLockedReq MSHR hits
system.cpu.dcache.LoadLockedReq_mshr_hits::total            1                       # number of LoadLockedReq MSHR hits
system.cpu.dcache.LoadLockedReq_mshr_misses::.cpu.data         1501                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_misses::total         1501                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::.cpu.data    112911500                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::total    112911500                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::.cpu.data     0.128919                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::total     0.128919                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu.data 75224.183877                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::total 75224.183877                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.StoreCondReq_hits::.cpu.data        11620                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total        11620                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_accesses::.cpu.data        11620                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total        11620                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED 576188981000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse                 1024                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs           155270189                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs            367513                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs            422.488970                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data         1024                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data            1                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         1024                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           10                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1           70                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          172                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3          763                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::4            9                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses         311066365                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses        311066365                       # Number of data accesses

---------- End Simulation Statistics   ----------
