

#
# BUS_REQ/ACK cycles are not handled yet
#
#

# PINS 

PIN OUT			PIN_A[2];			# Adress Bus
PIN IN			PIN_D[1];			# Data Bus
PIN IN			PIN__CLK[1];			# clock

# INTERNAL REGISTERS
DECLARE	INTERNAL ADDR[2];

HANDLER PIN__CLK	ALWAYS #TRANSITION(0,1)
{
	DEBUG_TRACE PIN__CLK;

	STATES	ADDRESS,WAIT,LOAD
	{
		STATE ADDRESS
		{
			DEBUG_TRACE "ADDR";
			ADDR<-ADDR+1;
		}

		STATE WAIT
		{
			DEBUG_TRACE "WAIT";
		}

		STATE LOAD
		{
			DEBUG_TRACE "LOAD";
			DEBUG_TRACE ADDR , PIN_D;
		}
	}
}

