# compile verilog/system verilog design source files
verilog xil_defaultlib  "package_ext_time_impl.v" --include "../../../../../david_code/SDC_CLL/SDC_CLL.srcs/sources_1/imports/new" --include "../../../../test1.ip_user_files/ipstatic/clk_wiz_v5_3"
sv xil_defaultlib  "../../../../../david_code/Mod_COM_pines_A/signal_gen_pin.sv" --include "../../../../../david_code/SDC_CLL/SDC_CLL.srcs/sources_1/imports/new" --include "../../../../test1.ip_user_files/ipstatic/clk_wiz_v5_3"
sv xil_defaultlib  "../../../../../david_code/Mod_COM_pines_A/div_f_pin.sv" --include "../../../../../david_code/SDC_CLL/SDC_CLL.srcs/sources_1/imports/new" --include "../../../../test1.ip_user_files/ipstatic/clk_wiz_v5_3"
sv xil_defaultlib  "../../../../../david_code/Mod_COM_pines_A/divisor_f.sv" --include "../../../../../david_code/SDC_CLL/SDC_CLL.srcs/sources_1/imports/new" --include "../../../../test1.ip_user_files/ipstatic/clk_wiz_v5_3"
sv xil_defaultlib  "../../../../../david_code/Mod_COM_pines_A/pin_tx.sv" --include "../../../../../david_code/SDC_CLL/SDC_CLL.srcs/sources_1/imports/new" --include "../../../../test1.ip_user_files/ipstatic/clk_wiz_v5_3"
sv xil_defaultlib  "../../../../../david_code/Mod_COM_pines_A/pin_rx.sv" --include "../../../../../david_code/SDC_CLL/SDC_CLL.srcs/sources_1/imports/new" --include "../../../../test1.ip_user_files/ipstatic/clk_wiz_v5_3"
sv xil_defaultlib  "../../../../../david_code/Mod_COM_pines_A/pack_ext.sv" --include "../../../../../david_code/SDC_CLL/SDC_CLL.srcs/sources_1/imports/new" --include "../../../../test1.ip_user_files/ipstatic/clk_wiz_v5_3"
verilog xil_defaultlib  "../../../../../david_code/Mod_COM_pines_A/package_ext.v" --include "../../../../../david_code/SDC_CLL/SDC_CLL.srcs/sources_1/imports/new" --include "../../../../test1.ip_user_files/ipstatic/clk_wiz_v5_3"

# Do not sort compile order
nosort
