{
  "board": {
    "design_settings": {
      "defaults": {
        "board_outline_line_width": 0.049999999999999996,
        "copper_line_width": 0.19999999999999998,
        "copper_text_italic": false,
        "copper_text_size_h": 1.5,
        "copper_text_size_v": 1.5,
        "copper_text_thickness": 0.3,
        "copper_text_upright": false,
        "courtyard_line_width": 0.049999999999999996,
        "dimension_precision": 4,
        "dimension_units": 3,
        "dimensions": {
          "arrow_length": 1270000,
          "extension_offset": 500000,
          "keep_text_aligned": true,
          "suppress_zeroes": false,
          "text_position": 0,
          "units_format": 1
        },
        "fab_line_width": 0.09999999999999999,
        "fab_text_italic": false,
        "fab_text_size_h": 1.0,
        "fab_text_size_v": 1.0,
        "fab_text_thickness": 0.15,
        "fab_text_upright": false,
        "other_line_width": 0.09999999999999999,
        "other_text_italic": false,
        "other_text_size_h": 1.0,
        "other_text_size_v": 1.0,
        "other_text_thickness": 0.15,
        "other_text_upright": false,
        "pads": {
          "drill": 0.0,
          "height": 2.1,
          "width": 2.1
        },
        "silk_line_width": 0.15,
        "silk_text_italic": false,
        "silk_text_size_h": 0.65,
        "silk_text_size_v": 0.65,
        "silk_text_thickness": 0.15,
        "silk_text_upright": false,
        "zones": {
          "45_degree_only": false,
          "min_clearance": 0.125
        }
      },
      "diff_pair_dimensions": [
        {
          "gap": 0.0,
          "via_gap": 0.0,
          "width": 0.0
        },
        {
          "gap": 0.25,
          "via_gap": 0.185,
          "width": 0.185
        }
      ],
      "drc_exclusions": [],
      "meta": {
        "filename": "board_design_settings.json",
        "version": 2
      },
      "rule_severities": {
        "annular_width": "error",
        "clearance": "error",
        "copper_edge_clearance": "error",
        "courtyards_overlap": "error",
        "diff_pair_gap_out_of_range": "error",
        "diff_pair_uncoupled_length_too_long": "error",
        "drill_out_of_range": "error",
        "duplicate_footprints": "warning",
        "extra_footprint": "warning",
        "footprint_type_mismatch": "error",
        "hole_clearance": "error",
        "hole_near_hole": "error",
        "invalid_outline": "error",
        "item_on_disabled_layer": "error",
        "items_not_allowed": "error",
        "length_out_of_range": "error",
        "malformed_courtyard": "error",
        "microvia_drill_out_of_range": "error",
        "missing_courtyard": "ignore",
        "missing_footprint": "warning",
        "net_conflict": "warning",
        "npth_inside_courtyard": "ignore",
        "padstack": "error",
        "pth_inside_courtyard": "ignore",
        "shorting_items": "error",
        "silk_over_copper": "warning",
        "silk_overlap": "warning",
        "skew_out_of_range": "error",
        "through_hole_pad_without_hole": "error",
        "too_many_vias": "error",
        "track_dangling": "warning",
        "track_width": "error",
        "tracks_crossing": "error",
        "unconnected_items": "error",
        "unresolved_variable": "error",
        "via_dangling": "warning",
        "zone_has_empty_net": "error",
        "zones_intersect": "error"
      },
      "rule_severitieslegacy_courtyards_overlap": true,
      "rule_severitieslegacy_no_courtyard_defined": false,
      "rules": {
        "allow_blind_buried_vias": false,
        "allow_microvias": false,
        "max_error": 0.005,
        "min_clearance": 0.0,
        "min_copper_edge_clearance": 0.127,
        "min_hole_clearance": 0.25,
        "min_hole_to_hole": 0.25,
        "min_microvia_diameter": 0.19999999999999998,
        "min_microvia_drill": 0.09999999999999999,
        "min_silk_clearance": 0.0,
        "min_through_hole_diameter": 0.15,
        "min_track_width": 0.09999999999999999,
        "min_via_annular_width": 0.049999999999999996,
        "min_via_diameter": 0.39999999999999997,
        "use_height_for_length_calcs": true
      },
      "track_widths": [
        0.0,
        0.125,
        0.15,
        0.18,
        0.2,
        0.23,
        0.25,
        0.3,
        0.4,
        0.5
      ],
      "via_dimensions": [
        {
          "diameter": 0.0,
          "drill": 0.0
        },
        {
          "diameter": 0.5,
          "drill": 0.15
        },
        {
          "diameter": 0.6,
          "drill": 0.2
        },
        {
          "diameter": 0.6,
          "drill": 0.3
        },
        {
          "diameter": 0.8,
          "drill": 0.4
        }
      ],
      "zones_allow_external_fillets": false,
      "zones_use_no_outline": true
    },
    "layer_presets": []
  },
  "boards": [],
  "cvpcb": {
    "equivalence_files": []
  },
  "libraries": {
    "pinned_footprint_libs": [],
    "pinned_symbol_libs": []
  },
  "meta": {
    "filename": "CRMHJN_capable_carrier.kicad_pro",
    "version": 1
  },
  "net_settings": {
    "classes": [
      {
        "bus_width": 12.0,
        "clearance": 0.1,
        "diff_pair_gap": 0.125,
        "diff_pair_via_gap": 0.25,
        "diff_pair_width": 0.138,
        "line_style": 0,
        "microvia_diameter": 0.3,
        "microvia_drill": 0.1,
        "name": "Default",
        "pcb_color": "rgba(0, 0, 0, 0.000)",
        "schematic_color": "rgba(0, 0, 0, 0.000)",
        "track_width": 0.1,
        "via_diameter": 0.5,
        "via_drill": 0.15,
        "wire_width": 6.0
      },
      {
        "bus_width": 12.0,
        "clearance": 0.125,
        "diff_pair_gap": 0.127,
        "diff_pair_via_gap": 0.25,
        "diff_pair_width": 0.1397,
        "line_style": 0,
        "microvia_diameter": 0.3,
        "microvia_drill": 0.1,
        "name": "Z100_ext",
        "nets": [
          "ENET_TRD0_N",
          "ENET_TRD0_P",
          "ENET_TRD1_N",
          "ENET_TRD1_P",
          "ENET_TRD2_N",
          "ENET_TRD2_P",
          "ENET_TRD3_N",
          "ENET_TRD3_P"
        ],
        "pcb_color": "rgba(0, 0, 0, 0.000)",
        "schematic_color": "rgba(0, 0, 0, 0.000)",
        "track_width": 0.25,
        "via_diameter": 0.5,
        "via_drill": 0.15,
        "wire_width": 6.0
      },
      {
        "bus_width": 12.0,
        "clearance": 0.125,
        "diff_pair_gap": 0.125,
        "diff_pair_via_gap": 0.25,
        "diff_pair_width": 0.23,
        "line_style": 0,
        "microvia_diameter": 0.3,
        "microvia_drill": 0.1,
        "name": "Z50_ext",
        "nets": [],
        "pcb_color": "rgba(0, 0, 0, 0.000)",
        "schematic_color": "rgba(0, 0, 0, 0.000)",
        "track_width": 0.15,
        "via_diameter": 0.5,
        "via_drill": 0.15,
        "wire_width": 6.0
      },
      {
        "bus_width": 12.0,
        "clearance": 0.125,
        "diff_pair_gap": 0.127,
        "diff_pair_via_gap": 0.25,
        "diff_pair_width": 0.1905,
        "line_style": 0,
        "microvia_diameter": 0.3,
        "microvia_drill": 0.1,
        "name": "Z85_ext",
        "nets": [
          "/Interfaces/C_PCIE0_TX0_N",
          "/Interfaces/C_PCIE0_TX0_P",
          "/Interfaces/C_PCIE0_TX1_N",
          "/Interfaces/C_PCIE0_TX1_P",
          "/Interfaces/C_PCIE0_TX2_N",
          "/Interfaces/C_PCIE0_TX2_P",
          "/Interfaces/C_PCIE0_TX3_N",
          "/Interfaces/C_PCIE0_TX3_P",
          "/Interfaces/C_PCIE1_TX0_N",
          "/Interfaces/C_PCIE1_TX0_P",
          "PCIE0_CLK_N",
          "PCIE0_CLK_P",
          "PCIE0_RX0_N",
          "PCIE0_RX0_P",
          "PCIE0_RX1_N",
          "PCIE0_RX1_P",
          "PCIE0_RX2_N",
          "PCIE0_RX2_P",
          "PCIE0_RX3_N",
          "PCIE0_RX3_P",
          "PCIE0_TX0_N",
          "PCIE0_TX0_P",
          "PCIE0_TX1_N",
          "PCIE0_TX1_P",
          "PCIE0_TX2_N",
          "PCIE0_TX2_P",
          "PCIE0_TX3_N",
          "PCIE0_TX3_P",
          "PCIE1_CLK_N",
          "PCIE1_CLK_P",
          "PCIE1_RX0_N",
          "PCIE1_RX0_P",
          "PCIE1_TX0_N",
          "PCIE1_TX0_P"
        ],
        "pcb_color": "rgba(0, 0, 0, 0.000)",
        "schematic_color": "rgba(0, 0, 0, 0.000)",
        "track_width": 0.25,
        "via_diameter": 0.5,
        "via_drill": 0.15,
        "wire_width": 6.0
      },
      {
        "bus_width": 12.0,
        "clearance": 0.125,
        "diff_pair_gap": 0.127,
        "diff_pair_via_gap": 0.25,
        "diff_pair_width": 0.1778,
        "line_style": 0,
        "microvia_diameter": 0.3,
        "microvia_drill": 0.1,
        "name": "Z90_ext",
        "nets": [
          "USB0_D_N",
          "USB0_D_P",
          "USB1_D_N",
          "USB1_D_P",
          "USB2_D_N",
          "USB2_D_P",
          "USBSS_RX_N",
          "USBSS_RX_P",
          "USBSS_TX_N",
          "USBSS_TX_P"
        ],
        "pcb_color": "rgba(0, 0, 0, 0.000)",
        "schematic_color": "rgba(0, 0, 0, 0.000)",
        "track_width": 0.25,
        "via_diameter": 0.5,
        "via_drill": 0.15,
        "wire_width": 6.0
      },
      {
        "bus_width": 12.0,
        "clearance": 0.1,
        "diff_pair_gap": 0.127,
        "diff_pair_via_gap": 0.25,
        "diff_pair_width": 0.1524,
        "line_style": 0,
        "microvia_diameter": 0.3,
        "microvia_drill": 0.1,
        "name": "Z95_ext",
        "nets": [
          "/CSI/CSI0_CLK_N",
          "/CSI/CSI0_CLK_P",
          "/CSI/CSI0_D0_N",
          "/CSI/CSI0_D0_P",
          "/CSI/CSI0_D1_N",
          "/CSI/CSI0_D1_P",
          "/CSI/CSI1_CLK_N",
          "/CSI/CSI1_CLK_P",
          "/CSI/CSI1_D0_N",
          "/CSI/CSI1_D0_P",
          "/CSI/CSI1_D1_N",
          "/CSI/CSI1_D1_P",
          "/CSI/CSI2_CLK_N",
          "/CSI/CSI2_CLK_P",
          "/CSI/CSI2_D0_N",
          "/CSI/CSI2_D0_P",
          "/CSI/CSI2_D1_N",
          "/CSI/CSI2_D1_P",
          "/CSI/CSI3_CLK_N",
          "/CSI/CSI3_CLK_P",
          "/CSI/CSI3_D0_N",
          "/CSI/CSI3_D0_P",
          "/CSI/CSI3_D1_N",
          "/CSI/CSI3_D1_P",
          "/CSI/CSI4_CLK_N",
          "/CSI/CSI4_CLK_P",
          "/CSI/CSI4_D0_N",
          "/CSI/CSI4_D0_P",
          "/CSI/CSI4_D1_N",
          "/CSI/CSI4_D1_P",
          "/CSI/CSI4_D2_N",
          "/CSI/CSI4_D2_P",
          "/CSI/CSI4_D3_N",
          "/CSI/CSI4_D3_P"
        ],
        "pcb_color": "rgba(0, 0, 0, 0.000)",
        "schematic_color": "rgba(0, 0, 0, 0.000)",
        "track_width": 0.1,
        "via_diameter": 0.5,
        "via_drill": 0.15,
        "wire_width": 6.0
      },
      {
        "bus_width": 12.0,
        "clearance": 0.125,
        "diff_pair_gap": 0.25,
        "diff_pair_via_gap": 0.25,
        "diff_pair_width": 0.2,
        "line_style": 0,
        "microvia_diameter": 0.3,
        "microvia_drill": 0.1,
        "name": "supply",
        "nets": [],
        "pcb_color": "rgba(0, 0, 0, 0.000)",
        "schematic_color": "rgba(0, 0, 0, 0.000)",
        "track_width": 0.25,
        "via_diameter": 0.5,
        "via_drill": 0.15,
        "wire_width": 6.0
      },
      {
        "bus_width": 12.0,
        "clearance": 0.1,
        "diff_pair_gap": 0.125,
        "diff_pair_via_gap": 0.25,
        "diff_pair_width": 0.138,
        "line_style": 0,
        "microvia_diameter": 0.3,
        "microvia_drill": 0.1,
        "name": "Board_0-Default",
        "pcb_color": "rgba(0, 0, 0, 0.000)",
        "schematic_color": "rgba(0, 0, 0, 0.000)",
        "track_width": 0.1,
        "via_diameter": 0.5,
        "via_drill": 0.15,
        "wire_width": 6.0,
        "nets": [
          "Board_0-Net-(J8-Pad40)",
          "Board_0-Net-(R138-Pad2)",
          "Board_0-PWR_GOOD",
          "Board_0-/FPGA/AUX3",
          "Board_0-IO0{slash}SDA",
          "Board_0-unconnected-(U11-Pad41)",
          "Board_0-/FPGA/CRESET",
          "Board_0-/Interfaces/CANH",
          "Board_0-Net-(Q4-Pad1)",
          "Board_0-unconnected-(M1-Pad72)",
          "Board_0-unconnected-(J4-Pad17)",
          "Board_0-Net-(C57-Pad2)",
          "Board_0-ENET_LED1",
          "Board_0-/Supply/5V_FB",
          "Board_0-CAM2_TRIG",
          "Board_0-SPI0-CIPO",
          "Board_0-unconnected-(M1-Pad90)",
          "Board_0-3V3_CAM",
          "Board_0-Net-(J11-Pad3)",
          "Board_0-unconnected-(IC12-Pad10)",
          "Board_0-/CSI/CAM4_SCL",
          "Board_0-Net-(R153-Pad2)",
          "Board_0-unconnected-(J4-Pad9)",
          "Board_0-3V3_SYS",
          "Board_0-unconnected-(U4-Pad12)",
          "Board_0-/Supply/5V_EN",
          "Board_0-Net-(IC1-Pad3)",
          "Board_0-Net-(IC4-Pad3)",
          "Board_0-/FPGA/ICE_SI",
          "Board_0-/MCU/VDD_SPI",
          "Board_0-UART0_RTS",
          "Board_0-I2S0_DIN",
          "Board_0-unconnected-(U4-Pad17)",
          "Board_0-Net-(R143-Pad1)",
          "Board_0-/Supply/EXT0",
          "Board_0-Net-(J1-Pad5)",
          "Board_0-unconnected-(J4-Pad10)",
          "Board_0-unconnected-(M1-Pad84)",
          "Board_0-CAM0_TRIG",
          "Board_0-/CSI/CAM1_SDA",
          "Board_0-SPI0-COPI",
          "Board_0-unconnected-(Y1-Pad2)",
          "Board_0-#SHUTDOWN_REQ",
          "Board_0-Net-(R164-Pad2)",
          "Board_0-Net-(IC12-Pad2)",
          "Board_0-unconnected-(J4-Pad14)",
          "Board_0-GPIO13",
          "Board_0-unconnected-(J4-Pad8)",
          "Board_0-/MCU/GPIO10",
          "Board_0-/CSI/I2C_EXT_SCL",
          "Board_0-\\PEWAKE_3V3",
          "Board_0-/Supply/FAN_TACH_5V",
          "Board_0-W_DISABLE2_CTRL",
          "Board_0-SPI1-CIPO",
          "Board_0-unconnected-(M1-Pad96)",
          "Board_0-unconnected-(J4-Pad67)",
          "Board_0-CAM3_TRIG",
          "Board_0-unconnected-(M1-Pad178)",
          "Board_0-Net-(J4-Pad58)",
          "Board_0-PCIE1_CLKREQ",
          "Board_0-Net-(R162-Pad2)",
          "Board_0-CAM0_PWDN",
          "Board_0-/MCU/ESP_BOOT",
          "Board_0-/CSI/CAM3_SDA",
          "Board_0-Net-(J11-Pad4)",
          "Board_0-unconnected-(U7-Pad23)",
          "Board_0-unconnected-(U7-Pad22)",
          "Board_0-unconnected-(M1-Pad51)",
          "Board_0-GND",
          "Board_0-CAM0_RST",
          "Board_0-3V_PWR_GOOD",
          "Board_0-UART1_RXD",
          "Board_0-unconnected-(M1-Pad82)",
          "Board_0-/Supply/3V_FB",
          "Board_0-UART1_CTS",
          "Board_0-/MCU/GPIO6",
          "Board_0-unconnected-(M1-Pad76)",
          "Board_0-/FPGA/VIO",
          "Board_0-UART0_RXD",
          "Board_0-/MCU/GPIO19",
          "Board_0-unconnected-(J4-Pad55)",
          "Board_0-unconnected-(U10-Pad7)",
          "Board_0-ENET_LED0",
          "Board_0-Net-(R155-Pad2)",
          "Board_0-Net-(PWR1-Pad2)",
          "Board_0-unconnected-(J4-Pad50)",
          "Board_0-SPI1-CS0",
          "Board_0-unconnected-(M1-Pad69)",
          "Board_0-unconnected-(J8-Pad58)",
          "Board_0-unconnected-(U9-Pad10)",
          "Board_0-Net-(R125-Pad1)",
          "Board_0-/Interfaces/NVME_LED",
          "Board_0-unconnected-(J8-Pad46)",
          "Board_0-/CSI/CAM3V_EN",
          "Board_0-Net-(J16-Pad1)",
          "Board_0-CAM4_RST",
          "Board_0-unconnected-(J4-Pad65)",
          "Board_0-unconnected-(M1-Pad220)",
          "Board_0-unconnected-(M1-Pad83)",
          "Board_0-GPIO00",
          "Board_0-/CSI/CAM0_SCL",
          "Board_0-unconnected-(U9-Pad9)",
          "Board_0-unconnected-(J4-Pad68)",
          "Board_0-unconnected-(M1-Pad75)",
          "Board_0-M2E_ALERT",
          "Board_0-W_DISABLE1_CTRL",
          "Board_0-unconnected-(J8-Pad36)",
          "Board_0-/MCU/ESP_EN",
          "Board_0-I2C2_SDA",
          "Board_0-unconnected-(J8-Pad26)",
          "Board_0-unconnected-(U10-Pad9)",
          "Board_0-Net-(R124-Pad2)",
          "Board_0-/Supply/5V_MODE2",
          "Board_0-UART0_TXD",
          "Board_0-/SoM/UART2_RX",
          "Board_0-/CSI/CAM4_SDA",
          "Board_0-Net-(IC3-Pad5)",
          "Board_0-/SPI Devices/IMU_INT1",
          "Board_0-unconnected-(J4-Pad23)",
          "Board_0-unconnected-(J4-Pad48)",
          "Board_0-unconnected-(U7-Pad20)",
          "Board_0-Net-(R165-Pad2)",
          "Board_0-Net-(C24-Pad1)",
          "Board_0-PEX_L0_CLKREQ_N",
          "Board_0-unconnected-(M1-Pad53)",
          "Board_0-unconnected-(J4-Pad11)",
          "Board_0-CAM3_RST",
          "Board_0-/USB/VBUSFLAG",
          "Board_0-unconnected-(J4-Pad59)",
          "Board_0-unconnected-(M1-Pad71)",
          "Board_0-unconnected-(M1-Pad92)",
          "Board_0-unconnected-(J4-Pad19)",
          "Board_0-unconnected-(J8-Pad69)",
          "Board_0-unconnected-(U2-Pad10)",
          "Board_0-Net-(J2-Pad5)",
          "Board_0-/SoM/UART2_TX",
          "Board_0-Net-(R145-Pad2)",
          "Board_0-unconnected-(U10-Pad6)",
          "Board_0-Net-(J15-Pad2)",
          "Board_0-FAN_PWM",
          "Board_0-/Supply/VDRV_5V_DCDC",
          "Board_0-unconnected-(M1-Pad226)",
          "Board_0-/MCU/RGB2",
          "Board_0-/CSI/CAM1_SCL",
          "Board_0-5V0_CAM",
          "Board_0-CAM3V_FLAG",
          "Board_0-UART1_TXD",
          "Board_0-unconnected-(M1-Pad77)",
          "Board_0-/Supply/5V_BOOT",
          "Board_0-unconnected-(J4-Pad15)",
          "Board_0-unconnected-(J8-Pad56)",
          "Board_0-unconnected-(J4-Pad44)",
          "Board_0-unconnected-(M1-Pad224)",
          "Board_0-/FPGA/VCCPLL",
          "Board_0-CAM0_MCLK",
          "Board_0-CAM1_MCLK",
          "Board_0-unconnected-(U6-Pad5)",
          "Board_0-unconnected-(M1-Pad78)",
          "Board_0-unconnected-(U4-Pad16)",
          "Board_0-CAM1_PWDN",
          "Board_0-unconnected-(J4-Pad6)",
          "Board_0-Net-(PWR1-Pad1)",
          "Board_0-Net-(R121-Pad1)",
          "Board_0-unconnected-(J4-Pad12)",
          "Board_0-unconnected-(U7-Pad19)",
          "Board_0-unconnected-(U7-Pad24)",
          "Board_0-unconnected-(J4-Pad61)",
          "Board_0-SPI1-COPI",
          "Board_0-unconnected-(M1-Pad65)",
          "Board_0-unconnected-(U11-Pad40)",
          "Board_0-I2C1_SDA",
          "Board_0-unconnected-(J8-Pad32)",
          "Board_0-/FPGA/AUX2",
          "Board_0-unconnected-(J4-Pad40)",
          "Board_0-PWR_EN_OE",
          "Board_0-/Supply/3V_SW",
          "Board_0-SPI0-SCK",
          "Board_0-PEX_L0_RST_N",
          "Board_0-Net-(R158-Pad2)",
          "Board_0-unconnected-(M1-Pad229)",
          "Board_0-SPI0-CS1",
          "Board_0-unconnected-(J8-Pad67)",
          "Board_0-unconnected-(M1-Pad88)",
          "Board_0-IO1{slash}SCL",
          "Board_0-VIN",
          "Board_0-CAM2_RST",
          "Board_0-unconnected-(J4-Pad73)",
          "Board_0-CAM1_TRIG",
          "Board_0-/FPGA/VIN_1v2",
          "Board_0-Net-(NVME1-Pad2)",
          "Board_0-USB_VBUS",
          "Board_0-unconnected-(U11-Pad23)",
          "Board_0-unconnected-(J8-Pad30)",
          "Board_0-/Supply/3V_PHASE",
          "Board_0-unconnected-(U4-Pad13)",
          "Board_0-Net-(J18-Pad5)",
          "Board_0-I2C1_SCL",
          "Board_0-/CSI/CAM2_SDA",
          "Board_0-PWR_EN",
          "Board_0-GPIO01",
          "Board_0-I2S0_FS",
          "Board_0-unconnected-(J8-Pad34)",
          "Board_0-/Interfaces/W_DISABLE2",
          "Board_0-Net-(R166-Pad2)",
          "Board_0-unconnected-(M1-Pad98)",
          "Board_0-Net-(J11-Pad2)",
          "Board_0-unconnected-(J8-Pad22)",
          "Board_0-unconnected-(M1-Pad94)",
          "Board_0-1V8_SYS",
          "Board_0-unconnected-(J8-Pad8)",
          "Board_0-/MCU/BUF_EN",
          "Board_0-GPIO04",
          "Board_0-unconnected-(M1-Pad227)",
          "Board_0-unconnected-(M1-Pad81)",
          "Board_0-/MCU/GPIO7",
          "Board_0-unconnected-(IC12-Pad11)",
          "Board_0-/Supply/3V_MODE1",
          "Board_0-#RECOVERY",
          "Board_0-/FPGA/ICE_SO",
          "Board_0-/Supply/3V_MODE2",
          "Board_0-/MCU/ESP_XTAL_P",
          "Board_0-/CSI/CAM3_SCL",
          "Board_0-unconnected-(IC12-Pad12)",
          "Board_0-unconnected-(J3-Pad4)",
          "Board_0-5V0_SYS",
          "Board_0-/Supply/3V_BOOT",
          "Board_0-unconnected-(J8-Pad24)",
          "Board_0-SPI1-SCK",
          "Board_0-/Supply/VDRV_3V_DCDC",
          "Board_0-Net-(R159-Pad2)",
          "Board_0-CAM4_TRIG",
          "Board_0-/Supply/EXT1",
          "Board_0-/FPGA/ICE_SCK",
          "Board_0-/Supply/5V_MODE1",
          "Board_0-GPIO11",
          "Board_0-unconnected-(M1-Pad225)",
          "Board_0-unconnected-(J4-Pad66)",
          "Board_0-I2S0_SCLK",
          "Board_0-/FPGA/LED0",
          "Board_0-/CSI/CAM5V_EN",
          "Board_0-unconnected-(IC12-Pad9)",
          "Board_0-unconnected-(M1-Pad210)",
          "Board_0-unconnected-(J8-Pad68)",
          "Board_0-unconnected-(M1-Pad47)",
          "Board_0-/Supply/5V_SW",
          "Board_0-/Supply/3V_EN",
          "Board_0-/Supply/5V_VIN",
          "Board_0-unconnected-(U2-Pad11)",
          "Board_0-Net-(J14-Pad1)",
          "Board_0-CAM_VIO",
          "Board_0-unconnected-(U9-Pad7)",
          "Board_0-IMU-INT2",
          "Board_0-/MCU/ESP_TX",
          "Board_0-unconnected-(J4-Pad13)",
          "Board_0-unconnected-(J8-Pad20)",
          "Board_0-unconnected-(M1-Pad59)",
          "Board_0-/CSI/CAM4_PWR",
          "Board_0-unconnected-(IC12-Pad13)",
          "Board_0-unconnected-(Y1-Pad4)",
          "Board_0-Net-(R144-Pad2)",
          "Board_0-unconnected-(M1-Pad41)",
          "Board_0-GPIO07",
          "Board_0-unconnected-(J8-Pad48)",
          "Board_0-unconnected-(J8-Pad28)",
          "Board_0-I2C0_SCL",
          "Board_0-/CSI/5V0_CAM_OUT",
          "Board_0-Net-(R126-Pad1)",
          "Board_0-UART1_RTS",
          "Board_0-unconnected-(J4-Pad70)",
          "Board_0-unconnected-(J3-Pad5)",
          "Board_0-Net-(R57-Pad1)",
          "Board_0-unconnected-(M1-Pad221)",
          "Board_0-unconnected-(IC12-Pad8)",
          "Board_0-unconnected-(J4-Pad21)",
          "Board_0-/FPGA/ICE_SS",
          "Board_0-/FPGA/CLK",
          "Board_0-Net-(J1-Pad3)",
          "Board_0-unconnected-(U11-Pad39)",
          "Board_0-/Supply/3V_VIN",
          "Board_0-/Supply/FAN_PMW_5V",
          "Board_0-SLEEP_WAKE",
          "Board_0-unconnected-(M1-Pad70)",
          "Board_0-SPI1-CS1",
          "Board_0-Net-(J1-Pad1)",
          "Board_0-unconnected-(U11-Pad25)",
          "Board_0-/Interfaces/CANL",
          "Board_0-/MCU/RGB1",
          "Board_0-/FPGA/AUX1",
          "Board_0-unconnected-(U5-Pad7)",
          "Board_0-/CSI/I2C_EXT_SDA",
          "Board_0-/MCU/GPIO5",
          "Board_0-Net-(Q3-Pad1)",
          "Board_0-/CSI/CAMREG_EN",
          "Board_0-/Supply/Q",
          "Board_0-Net-(D6-Pad2)",
          "Board_0-Net-(IC1-Pad5)",
          "Board_0-unconnected-(J4-Pad46)",
          "Board_0-unconnected-(M1-Pad222)",
          "Board_0-unconnected-(J4-Pad42)",
          "Board_0-PWR_SET",
          "Board_0-Net-(R167-Pad2)",
          "Board_0-/MCU/ESP_XTAL_N",
          "Board_0-/I2C Devices/SN_WP",
          "Board_0-GPIO06",
          "Board_0-Net-(R142-Pad1)",
          "Board_0-/Supply/5V_PHASE",
          "Board_0-CAM5V_FLAG",
          "Board_0-I2S0_DOUT",
          "Board_0-VBUS_FLAG",
          "Board_0-Net-(J4-Pad60)",
          "Board_0-unconnected-(M1-Pad39)",
          "Board_0-/CSI/CAM0_SDA",
          "Board_0-CAM_I2C_SDA",
          "Board_0-unconnected-(U9-Pad6)",
          "Board_0-unconnected-(U7-Pad25)",
          "Board_0-/FPGA/CDONE",
          "Board_0-/FPGA/LED1",
          "Board_0-CAM5V_PWR",
          "Board_0-BT_M2_WAKE_AP",
          "Board_0-/CSI/CAM2_SCL",
          "Board_0-unconnected-(U10-Pad10)",
          "Board_0-unconnected-(J4-Pad71)",
          "Board_0-/MCU/ESP_RF",
          "Board_0-PCIE1_RST",
          "Board_0-unconnected-(U1-Pad28)",
          "Board_0-Net-(R127-Pad2)",
          "Board_0-Net-(D7-Pad2)",
          "Board_0-unconnected-(M1-Pad219)",
          "Board_0-/FPGA/VCC2V5",
          "Board_0-+1V2",
          "Board_0-unconnected-(J4-Pad16)",
          "Board_0-#RESET",
          "Board_0-unconnected-(U1-Pad11)",
          "Board_0-/Supply/VDD_5V_DCDC",
          "Board_0-Net-(R122-Pad1)",
          "Board_0-SPI0-CS0",
          "Board_0-Net-(IC2-Pad5)",
          "Board_0-CAN_RX",
          "Board_0-/SoM/PMIC_BBAT",
          "Board_0-VDD_MOD",
          "Board_0-CAM1_RST",
          "Board_0-unconnected-(J4-Pad38)",
          "Board_0-unconnected-(J8-Pad38)",
          "Board_0-3V3_MCU",
          "Board_0-/MCU/BUTTON",
          "Board_0-GPIO09",
          "Board_0-/Interfaces/W_DISABLE1",
          "Board_0-I2C0_SDA",
          "Board_0-/MCU/ESP_RX",
          "Board_0-unconnected-(M1-Pad57)",
          "Board_0-Net-(J8-Pad42)",
          "Board_0-Net-(C19-Pad2)",
          "Board_0-/MCU/MCU_3v3_EN",
          "Board_0-unconnected-(M1-Pad223)",
          "Board_0-M2M_ALERT",
          "Board_0-/MCU/RGB0",
          "Board_0-Net-(R154-Pad2)",
          "Board_0-unconnected-(M1-Pad45)",
          "Board_0-Net-(BOOT1-Pad1)",
          "Board_0-/Supply/QDEL",
          "Board_0-Net-(Q5-Pad1)",
          "Board_0-Net-(R60-Pad1)",
          "Board_0-unconnected-(U13-Pad4)",
          "Board_0-Net-(R160-Pad2)",
          "Board_0-CAM_I2C_SCL",
          "Board_0-Net-(AE1-Pad1)",
          "Board_0-unconnected-(J4-Pad64)",
          "Board_0-Net-(C82-Pad1)",
          "Board_0-unconnected-(U2-Pad28)",
          "Board_0-/MCU/GPIO8",
          "Board_0-unconnected-(U1-Pad10)",
          "Board_0-unconnected-(U7-Pad21)",
          "Board_0-Net-(C32-Pad2)",
          "Board_0-/FPGA/AUX0",
          "Board_0-unconnected-(M1-Pad100)",
          "Board_0-/CSI/3V3_CAM_OUT",
          "Board_0-FAN_TACH",
          "Board_0-unconnected-(J8-Pad6)",
          "Board_0-I2C2_SCL",
          "Board_0-CAM3V_PWR",
          "Board_0-CAN_TX",
          "Board_0-unconnected-(U11-Pad37)",
          "Board_0-unconnected-(M1-Pad63)",
          "Board_0-Net-(R161-Pad2)",
          "Board_0-Net-(C77-Pad2)",
          "Board_0-UART0_CTS",
          "Board_0-/MCU/VIN_ADC",
          "Board_0-Net-(R163-Pad2)",
          "Board_0-Net-(BOOT1-Pad2)",
          "Board_0-/Supply/VDD_3V_DCDC"
        ]
      },
      {
        "bus_width": 12.0,
        "clearance": 0.125,
        "diff_pair_gap": 0.127,
        "diff_pair_via_gap": 0.25,
        "diff_pair_width": 0.1397,
        "line_style": 0,
        "microvia_diameter": 0.3,
        "microvia_drill": 0.1,
        "name": "Board_0-Z100_ext",
        "nets": [
          "Board_0-ENET_TRD2_P",
          "Board_0-ENET_TRD1_N",
          "Board_0-ENET_TRD3_N",
          "Board_0-ENET_TRD0_N",
          "Board_0-ENET_TRD3_P",
          "Board_0-ENET_TRD1_P",
          "Board_0-ENET_TRD2_N",
          "Board_0-ENET_TRD0_P"
        ],
        "pcb_color": "rgba(0, 0, 0, 0.000)",
        "schematic_color": "rgba(0, 0, 0, 0.000)",
        "track_width": 0.25,
        "via_diameter": 0.5,
        "via_drill": 0.15,
        "wire_width": 6.0
      },
      {
        "bus_width": 12.0,
        "clearance": 0.125,
        "diff_pair_gap": 0.125,
        "diff_pair_via_gap": 0.25,
        "diff_pair_width": 0.23,
        "line_style": 0,
        "microvia_diameter": 0.3,
        "microvia_drill": 0.1,
        "name": "Board_0-Z50_ext",
        "nets": [],
        "pcb_color": "rgba(0, 0, 0, 0.000)",
        "schematic_color": "rgba(0, 0, 0, 0.000)",
        "track_width": 0.15,
        "via_diameter": 0.5,
        "via_drill": 0.15,
        "wire_width": 6.0
      },
      {
        "bus_width": 12.0,
        "clearance": 0.125,
        "diff_pair_gap": 0.127,
        "diff_pair_via_gap": 0.25,
        "diff_pair_width": 0.1905,
        "line_style": 0,
        "microvia_diameter": 0.3,
        "microvia_drill": 0.1,
        "name": "Board_0-Z85_ext",
        "nets": [
          "Board_0-PCIE0_TX1_N",
          "Board_0-PCIE1_RX0_P",
          "Board_0-/Interfaces/C_PCIE0_TX3_P",
          "Board_0-PCIE1_TX0_P",
          "Board_0-PCIE0_RX3_N",
          "Board_0-PCIE0_TX1_P",
          "Board_0-PCIE0_RX2_P",
          "Board_0-PCIE0_RX1_N",
          "Board_0-/Interfaces/C_PCIE0_TX0_P",
          "Board_0-PCIE0_RX0_P",
          "Board_0-PCIE0_TX0_N",
          "Board_0-PCIE0_RX3_P",
          "Board_0-/Interfaces/C_PCIE1_TX0_N",
          "Board_0-PCIE0_CLK_N",
          "Board_0-/Interfaces/C_PCIE0_TX2_P",
          "Board_0-/Interfaces/C_PCIE0_TX0_N",
          "Board_0-/Interfaces/C_PCIE0_TX3_N",
          "Board_0-/Interfaces/C_PCIE1_TX0_P",
          "Board_0-PCIE0_RX0_N",
          "Board_0-PCIE0_TX2_P",
          "Board_0-/Interfaces/C_PCIE0_TX1_P",
          "Board_0-PCIE0_RX1_P",
          "Board_0-PCIE0_TX3_P",
          "Board_0-PCIE1_TX0_N",
          "Board_0-PCIE1_CLK_N",
          "Board_0-PCIE0_RX2_N",
          "Board_0-/Interfaces/C_PCIE0_TX1_N",
          "Board_0-PCIE0_TX3_N",
          "Board_0-/Interfaces/C_PCIE0_TX2_N",
          "Board_0-PCIE0_TX2_N",
          "Board_0-PCIE1_RX0_N",
          "Board_0-PCIE0_TX0_P",
          "Board_0-PCIE0_CLK_P",
          "Board_0-PCIE1_CLK_P"
        ],
        "pcb_color": "rgba(0, 0, 0, 0.000)",
        "schematic_color": "rgba(0, 0, 0, 0.000)",
        "track_width": 0.25,
        "via_diameter": 0.5,
        "via_drill": 0.15,
        "wire_width": 6.0
      },
      {
        "bus_width": 12.0,
        "clearance": 0.125,
        "diff_pair_gap": 0.127,
        "diff_pair_via_gap": 0.25,
        "diff_pair_width": 0.1778,
        "line_style": 0,
        "microvia_diameter": 0.3,
        "microvia_drill": 0.1,
        "name": "Board_0-Z90_ext",
        "nets": [
          "Board_0-USB2_D_N",
          "Board_0-USB2_D_P",
          "Board_0-USBSS_TX_P",
          "Board_0-USB1_D_N",
          "Board_0-USB1_D_P",
          "Board_0-USB0_D_P",
          "Board_0-USB0_D_N",
          "Board_0-USBSS_RX_N",
          "Board_0-USBSS_TX_N",
          "Board_0-USBSS_RX_P"
        ],
        "pcb_color": "rgba(0, 0, 0, 0.000)",
        "schematic_color": "rgba(0, 0, 0, 0.000)",
        "track_width": 0.25,
        "via_diameter": 0.5,
        "via_drill": 0.15,
        "wire_width": 6.0
      },
      {
        "bus_width": 12.0,
        "clearance": 0.1,
        "diff_pair_gap": 0.127,
        "diff_pair_via_gap": 0.25,
        "diff_pair_width": 0.1524,
        "line_style": 0,
        "microvia_diameter": 0.3,
        "microvia_drill": 0.1,
        "name": "Board_0-Z95_ext",
        "nets": [
          "Board_0-/CSI/CSI1_D0_N",
          "Board_0-/CSI/CSI4_D0_N",
          "Board_0-/CSI/CSI4_D1_N",
          "Board_0-/CSI/CSI4_D1_P",
          "Board_0-/CSI/CSI2_D1_N",
          "Board_0-/CSI/CSI3_D0_N",
          "Board_0-/CSI/CSI0_CLK_N",
          "Board_0-/CSI/CSI0_CLK_P",
          "Board_0-/CSI/CSI2_CLK_P",
          "Board_0-/CSI/CSI2_D0_N",
          "Board_0-/CSI/CSI3_D1_P",
          "Board_0-/CSI/CSI4_CLK_N",
          "Board_0-/CSI/CSI4_D0_P",
          "Board_0-/CSI/CSI4_D2_P",
          "Board_0-/CSI/CSI0_D1_P",
          "Board_0-/CSI/CSI0_D1_N",
          "Board_0-/CSI/CSI4_D3_N",
          "Board_0-/CSI/CSI3_D0_P",
          "Board_0-/CSI/CSI1_CLK_P",
          "Board_0-/CSI/CSI1_D1_P",
          "Board_0-/CSI/CSI0_D0_N",
          "Board_0-/CSI/CSI2_D1_P",
          "Board_0-/CSI/CSI4_CLK_P",
          "Board_0-/CSI/CSI3_CLK_N",
          "Board_0-/CSI/CSI1_D1_N",
          "Board_0-/CSI/CSI4_D3_P",
          "Board_0-/CSI/CSI1_CLK_N",
          "Board_0-/CSI/CSI2_CLK_N",
          "Board_0-/CSI/CSI4_D2_N",
          "Board_0-/CSI/CSI3_D1_N",
          "Board_0-/CSI/CSI2_D0_P",
          "Board_0-/CSI/CSI3_CLK_P",
          "Board_0-/CSI/CSI0_D0_P",
          "Board_0-/CSI/CSI1_D0_P"
        ],
        "pcb_color": "rgba(0, 0, 0, 0.000)",
        "schematic_color": "rgba(0, 0, 0, 0.000)",
        "track_width": 0.1,
        "via_diameter": 0.5,
        "via_drill": 0.15,
        "wire_width": 6.0
      },
      {
        "bus_width": 12.0,
        "clearance": 0.125,
        "diff_pair_gap": 0.25,
        "diff_pair_via_gap": 0.25,
        "diff_pair_width": 0.2,
        "line_style": 0,
        "microvia_diameter": 0.3,
        "microvia_drill": 0.1,
        "name": "Board_0-supply",
        "nets": [],
        "pcb_color": "rgba(0, 0, 0, 0.000)",
        "schematic_color": "rgba(0, 0, 0, 0.000)",
        "track_width": 0.25,
        "via_diameter": 0.5,
        "via_drill": 0.15,
        "wire_width": 6.0
      }
    ],
    "meta": {
      "version": 2
    },
    "net_colors": null
  },
  "pcbnew": {
    "last_paths": {
      "gencad": "",
      "idf": "",
      "netlist": "",
      "specctra_dsn": "",
      "step": "",
      "vrml": ""
    },
    "page_layout_descr_file": ""
  },
  "schematic": {
    "legacy_lib_dir": "",
    "legacy_lib_list": []
  },
  "sheets": [],
  "text_variables": {}
}