//
// Generated by NVIDIA NVVM Compiler
//
// Compiler Build ID: CL-34841621
// Cuda compilation tools, release 12.6, V12.6.77
// Based on NVVM 7.0.1
//

.version 8.5
.target sm_52
.address_size 64

	// .globl	_Z12taxpy_kerneliPi

.visible .entry _Z12taxpy_kerneliPi(
	.param .u32 _Z12taxpy_kerneliPi_param_0,
	.param .u64 _Z12taxpy_kerneliPi_param_1
)
{
	.reg .pred 	%p<2>;
	.reg .b32 	%r<5>;
	.reg .b64 	%rd<5>;


	ld.param.u32 	%r2, [_Z12taxpy_kerneliPi_param_0];
	ld.param.u64 	%rd1, [_Z12taxpy_kerneliPi_param_1];
	mov.u32 	%r1, %tid.x;
	setp.ge.s32 	%p1, %r1, %r2;
	@%p1 bra 	$L__BB0_2;

	cvta.to.global.u64 	%rd2, %rd1;
	mul.wide.s32 	%rd3, %r1, 4;
	add.s64 	%rd4, %rd2, %rd3;
	ld.global.u32 	%r3, [%rd4];
	add.s32 	%r4, %r3, %r1;
	st.global.u32 	[%rd4], %r4;

$L__BB0_2:
	ret;

}
