
stm32_nand.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000188  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00013004  08000190  08000190  00010190  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00003e00  08013194  08013194  00023194  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08016f94  08016f94  0003011c  2**0
                  CONTENTS
  4 .ARM          00000008  08016f94  08016f94  00026f94  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08016f9c  08016f9c  0003011c  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08016f9c  08016f9c  00026f9c  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08016fa0  08016fa0  00026fa0  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         0000011c  20000000  08016fa4  00030000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .ccmram       00000000  10000000  10000000  0003011c  2**0
                  CONTENTS
 10 .bss          000082e4  20000120  20000120  00030120  2**3
                  ALLOC
 11 ._user_heap_stack 00001c04  20008404  20008404  00030120  2**0
                  ALLOC
 12 .ARM.attributes 00000030  00000000  00000000  0003011c  2**0
                  CONTENTS, READONLY
 13 .debug_info   0002a7d7  00000000  00000000  0003014c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_abbrev 00004de9  00000000  00000000  0005a923  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_aranges 00002110  00000000  00000000  0005f710  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  00007ad1  00000000  00000000  00061820  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   00026a38  00000000  00000000  000692f1  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    000e755c  00000000  00000000  0008fd29  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000050  00000000  00000000  00177285  2**0
                  CONTENTS, READONLY
 20 .debug_ranges 00002160  00000000  00000000  001772d8  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_frame  00009c10  00000000  00000000  00179438  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000190 <__do_global_dtors_aux>:
 8000190:	b510      	push	{r4, lr}
 8000192:	4c05      	ldr	r4, [pc, #20]	; (80001a8 <__do_global_dtors_aux+0x18>)
 8000194:	7823      	ldrb	r3, [r4, #0]
 8000196:	b933      	cbnz	r3, 80001a6 <__do_global_dtors_aux+0x16>
 8000198:	4b04      	ldr	r3, [pc, #16]	; (80001ac <__do_global_dtors_aux+0x1c>)
 800019a:	b113      	cbz	r3, 80001a2 <__do_global_dtors_aux+0x12>
 800019c:	4804      	ldr	r0, [pc, #16]	; (80001b0 <__do_global_dtors_aux+0x20>)
 800019e:	f3af 8000 	nop.w
 80001a2:	2301      	movs	r3, #1
 80001a4:	7023      	strb	r3, [r4, #0]
 80001a6:	bd10      	pop	{r4, pc}
 80001a8:	20000120 	.word	0x20000120
 80001ac:	00000000 	.word	0x00000000
 80001b0:	0801317c 	.word	0x0801317c

080001b4 <frame_dummy>:
 80001b4:	b508      	push	{r3, lr}
 80001b6:	4b03      	ldr	r3, [pc, #12]	; (80001c4 <frame_dummy+0x10>)
 80001b8:	b11b      	cbz	r3, 80001c2 <frame_dummy+0xe>
 80001ba:	4903      	ldr	r1, [pc, #12]	; (80001c8 <frame_dummy+0x14>)
 80001bc:	4803      	ldr	r0, [pc, #12]	; (80001cc <frame_dummy+0x18>)
 80001be:	f3af 8000 	nop.w
 80001c2:	bd08      	pop	{r3, pc}
 80001c4:	00000000 	.word	0x00000000
 80001c8:	20000124 	.word	0x20000124
 80001cc:	0801317c 	.word	0x0801317c

080001d0 <strlen>:
 80001d0:	4603      	mov	r3, r0
 80001d2:	f813 2b01 	ldrb.w	r2, [r3], #1
 80001d6:	2a00      	cmp	r2, #0
 80001d8:	d1fb      	bne.n	80001d2 <strlen+0x2>
 80001da:	1a18      	subs	r0, r3, r0
 80001dc:	3801      	subs	r0, #1
 80001de:	4770      	bx	lr

080001e0 <memchr>:
 80001e0:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 80001e4:	2a10      	cmp	r2, #16
 80001e6:	db2b      	blt.n	8000240 <memchr+0x60>
 80001e8:	f010 0f07 	tst.w	r0, #7
 80001ec:	d008      	beq.n	8000200 <memchr+0x20>
 80001ee:	f810 3b01 	ldrb.w	r3, [r0], #1
 80001f2:	3a01      	subs	r2, #1
 80001f4:	428b      	cmp	r3, r1
 80001f6:	d02d      	beq.n	8000254 <memchr+0x74>
 80001f8:	f010 0f07 	tst.w	r0, #7
 80001fc:	b342      	cbz	r2, 8000250 <memchr+0x70>
 80001fe:	d1f6      	bne.n	80001ee <memchr+0xe>
 8000200:	b4f0      	push	{r4, r5, r6, r7}
 8000202:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000206:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800020a:	f022 0407 	bic.w	r4, r2, #7
 800020e:	f07f 0700 	mvns.w	r7, #0
 8000212:	2300      	movs	r3, #0
 8000214:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000218:	3c08      	subs	r4, #8
 800021a:	ea85 0501 	eor.w	r5, r5, r1
 800021e:	ea86 0601 	eor.w	r6, r6, r1
 8000222:	fa85 f547 	uadd8	r5, r5, r7
 8000226:	faa3 f587 	sel	r5, r3, r7
 800022a:	fa86 f647 	uadd8	r6, r6, r7
 800022e:	faa5 f687 	sel	r6, r5, r7
 8000232:	b98e      	cbnz	r6, 8000258 <memchr+0x78>
 8000234:	d1ee      	bne.n	8000214 <memchr+0x34>
 8000236:	bcf0      	pop	{r4, r5, r6, r7}
 8000238:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 800023c:	f002 0207 	and.w	r2, r2, #7
 8000240:	b132      	cbz	r2, 8000250 <memchr+0x70>
 8000242:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000246:	3a01      	subs	r2, #1
 8000248:	ea83 0301 	eor.w	r3, r3, r1
 800024c:	b113      	cbz	r3, 8000254 <memchr+0x74>
 800024e:	d1f8      	bne.n	8000242 <memchr+0x62>
 8000250:	2000      	movs	r0, #0
 8000252:	4770      	bx	lr
 8000254:	3801      	subs	r0, #1
 8000256:	4770      	bx	lr
 8000258:	2d00      	cmp	r5, #0
 800025a:	bf06      	itte	eq
 800025c:	4635      	moveq	r5, r6
 800025e:	3803      	subeq	r0, #3
 8000260:	3807      	subne	r0, #7
 8000262:	f015 0f01 	tst.w	r5, #1
 8000266:	d107      	bne.n	8000278 <memchr+0x98>
 8000268:	3001      	adds	r0, #1
 800026a:	f415 7f80 	tst.w	r5, #256	; 0x100
 800026e:	bf02      	ittt	eq
 8000270:	3001      	addeq	r0, #1
 8000272:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
 8000276:	3001      	addeq	r0, #1
 8000278:	bcf0      	pop	{r4, r5, r6, r7}
 800027a:	3801      	subs	r0, #1
 800027c:	4770      	bx	lr
 800027e:	bf00      	nop

08000280 <__aeabi_dmul>:
 8000280:	b570      	push	{r4, r5, r6, lr}
 8000282:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8000286:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 800028a:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800028e:	bf1d      	ittte	ne
 8000290:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000294:	ea94 0f0c 	teqne	r4, ip
 8000298:	ea95 0f0c 	teqne	r5, ip
 800029c:	f000 f8de 	bleq	800045c <__aeabi_dmul+0x1dc>
 80002a0:	442c      	add	r4, r5
 80002a2:	ea81 0603 	eor.w	r6, r1, r3
 80002a6:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 80002aa:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 80002ae:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 80002b2:	bf18      	it	ne
 80002b4:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 80002b8:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80002bc:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 80002c0:	d038      	beq.n	8000334 <__aeabi_dmul+0xb4>
 80002c2:	fba0 ce02 	umull	ip, lr, r0, r2
 80002c6:	f04f 0500 	mov.w	r5, #0
 80002ca:	fbe1 e502 	umlal	lr, r5, r1, r2
 80002ce:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
 80002d2:	fbe0 e503 	umlal	lr, r5, r0, r3
 80002d6:	f04f 0600 	mov.w	r6, #0
 80002da:	fbe1 5603 	umlal	r5, r6, r1, r3
 80002de:	f09c 0f00 	teq	ip, #0
 80002e2:	bf18      	it	ne
 80002e4:	f04e 0e01 	orrne.w	lr, lr, #1
 80002e8:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
 80002ec:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
 80002f0:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
 80002f4:	d204      	bcs.n	8000300 <__aeabi_dmul+0x80>
 80002f6:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 80002fa:	416d      	adcs	r5, r5
 80002fc:	eb46 0606 	adc.w	r6, r6, r6
 8000300:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 8000304:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 8000308:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 800030c:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 8000310:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 8000314:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 8000318:	bf88      	it	hi
 800031a:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 800031e:	d81e      	bhi.n	800035e <__aeabi_dmul+0xde>
 8000320:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
 8000324:	bf08      	it	eq
 8000326:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 800032a:	f150 0000 	adcs.w	r0, r0, #0
 800032e:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 8000332:	bd70      	pop	{r4, r5, r6, pc}
 8000334:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
 8000338:	ea46 0101 	orr.w	r1, r6, r1
 800033c:	ea40 0002 	orr.w	r0, r0, r2
 8000340:	ea81 0103 	eor.w	r1, r1, r3
 8000344:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 8000348:	bfc2      	ittt	gt
 800034a:	ebd4 050c 	rsbsgt	r5, r4, ip
 800034e:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 8000352:	bd70      	popgt	{r4, r5, r6, pc}
 8000354:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000358:	f04f 0e00 	mov.w	lr, #0
 800035c:	3c01      	subs	r4, #1
 800035e:	f300 80ab 	bgt.w	80004b8 <__aeabi_dmul+0x238>
 8000362:	f114 0f36 	cmn.w	r4, #54	; 0x36
 8000366:	bfde      	ittt	le
 8000368:	2000      	movle	r0, #0
 800036a:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
 800036e:	bd70      	pople	{r4, r5, r6, pc}
 8000370:	f1c4 0400 	rsb	r4, r4, #0
 8000374:	3c20      	subs	r4, #32
 8000376:	da35      	bge.n	80003e4 <__aeabi_dmul+0x164>
 8000378:	340c      	adds	r4, #12
 800037a:	dc1b      	bgt.n	80003b4 <__aeabi_dmul+0x134>
 800037c:	f104 0414 	add.w	r4, r4, #20
 8000380:	f1c4 0520 	rsb	r5, r4, #32
 8000384:	fa00 f305 	lsl.w	r3, r0, r5
 8000388:	fa20 f004 	lsr.w	r0, r0, r4
 800038c:	fa01 f205 	lsl.w	r2, r1, r5
 8000390:	ea40 0002 	orr.w	r0, r0, r2
 8000394:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
 8000398:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 800039c:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 80003a0:	fa21 f604 	lsr.w	r6, r1, r4
 80003a4:	eb42 0106 	adc.w	r1, r2, r6
 80003a8:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80003ac:	bf08      	it	eq
 80003ae:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80003b2:	bd70      	pop	{r4, r5, r6, pc}
 80003b4:	f1c4 040c 	rsb	r4, r4, #12
 80003b8:	f1c4 0520 	rsb	r5, r4, #32
 80003bc:	fa00 f304 	lsl.w	r3, r0, r4
 80003c0:	fa20 f005 	lsr.w	r0, r0, r5
 80003c4:	fa01 f204 	lsl.w	r2, r1, r4
 80003c8:	ea40 0002 	orr.w	r0, r0, r2
 80003cc:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 80003d0:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 80003d4:	f141 0100 	adc.w	r1, r1, #0
 80003d8:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80003dc:	bf08      	it	eq
 80003de:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80003e2:	bd70      	pop	{r4, r5, r6, pc}
 80003e4:	f1c4 0520 	rsb	r5, r4, #32
 80003e8:	fa00 f205 	lsl.w	r2, r0, r5
 80003ec:	ea4e 0e02 	orr.w	lr, lr, r2
 80003f0:	fa20 f304 	lsr.w	r3, r0, r4
 80003f4:	fa01 f205 	lsl.w	r2, r1, r5
 80003f8:	ea43 0302 	orr.w	r3, r3, r2
 80003fc:	fa21 f004 	lsr.w	r0, r1, r4
 8000400:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000404:	fa21 f204 	lsr.w	r2, r1, r4
 8000408:	ea20 0002 	bic.w	r0, r0, r2
 800040c:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 8000410:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000414:	bf08      	it	eq
 8000416:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800041a:	bd70      	pop	{r4, r5, r6, pc}
 800041c:	f094 0f00 	teq	r4, #0
 8000420:	d10f      	bne.n	8000442 <__aeabi_dmul+0x1c2>
 8000422:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
 8000426:	0040      	lsls	r0, r0, #1
 8000428:	eb41 0101 	adc.w	r1, r1, r1
 800042c:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000430:	bf08      	it	eq
 8000432:	3c01      	subeq	r4, #1
 8000434:	d0f7      	beq.n	8000426 <__aeabi_dmul+0x1a6>
 8000436:	ea41 0106 	orr.w	r1, r1, r6
 800043a:	f095 0f00 	teq	r5, #0
 800043e:	bf18      	it	ne
 8000440:	4770      	bxne	lr
 8000442:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
 8000446:	0052      	lsls	r2, r2, #1
 8000448:	eb43 0303 	adc.w	r3, r3, r3
 800044c:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
 8000450:	bf08      	it	eq
 8000452:	3d01      	subeq	r5, #1
 8000454:	d0f7      	beq.n	8000446 <__aeabi_dmul+0x1c6>
 8000456:	ea43 0306 	orr.w	r3, r3, r6
 800045a:	4770      	bx	lr
 800045c:	ea94 0f0c 	teq	r4, ip
 8000460:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 8000464:	bf18      	it	ne
 8000466:	ea95 0f0c 	teqne	r5, ip
 800046a:	d00c      	beq.n	8000486 <__aeabi_dmul+0x206>
 800046c:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000470:	bf18      	it	ne
 8000472:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000476:	d1d1      	bne.n	800041c <__aeabi_dmul+0x19c>
 8000478:	ea81 0103 	eor.w	r1, r1, r3
 800047c:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000480:	f04f 0000 	mov.w	r0, #0
 8000484:	bd70      	pop	{r4, r5, r6, pc}
 8000486:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 800048a:	bf06      	itte	eq
 800048c:	4610      	moveq	r0, r2
 800048e:	4619      	moveq	r1, r3
 8000490:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000494:	d019      	beq.n	80004ca <__aeabi_dmul+0x24a>
 8000496:	ea94 0f0c 	teq	r4, ip
 800049a:	d102      	bne.n	80004a2 <__aeabi_dmul+0x222>
 800049c:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 80004a0:	d113      	bne.n	80004ca <__aeabi_dmul+0x24a>
 80004a2:	ea95 0f0c 	teq	r5, ip
 80004a6:	d105      	bne.n	80004b4 <__aeabi_dmul+0x234>
 80004a8:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 80004ac:	bf1c      	itt	ne
 80004ae:	4610      	movne	r0, r2
 80004b0:	4619      	movne	r1, r3
 80004b2:	d10a      	bne.n	80004ca <__aeabi_dmul+0x24a>
 80004b4:	ea81 0103 	eor.w	r1, r1, r3
 80004b8:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 80004bc:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 80004c0:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 80004c4:	f04f 0000 	mov.w	r0, #0
 80004c8:	bd70      	pop	{r4, r5, r6, pc}
 80004ca:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 80004ce:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
 80004d2:	bd70      	pop	{r4, r5, r6, pc}

080004d4 <__aeabi_drsub>:
 80004d4:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
 80004d8:	e002      	b.n	80004e0 <__adddf3>
 80004da:	bf00      	nop

080004dc <__aeabi_dsub>:
 80004dc:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

080004e0 <__adddf3>:
 80004e0:	b530      	push	{r4, r5, lr}
 80004e2:	ea4f 0441 	mov.w	r4, r1, lsl #1
 80004e6:	ea4f 0543 	mov.w	r5, r3, lsl #1
 80004ea:	ea94 0f05 	teq	r4, r5
 80004ee:	bf08      	it	eq
 80004f0:	ea90 0f02 	teqeq	r0, r2
 80004f4:	bf1f      	itttt	ne
 80004f6:	ea54 0c00 	orrsne.w	ip, r4, r0
 80004fa:	ea55 0c02 	orrsne.w	ip, r5, r2
 80004fe:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 8000502:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000506:	f000 80e2 	beq.w	80006ce <__adddf3+0x1ee>
 800050a:	ea4f 5454 	mov.w	r4, r4, lsr #21
 800050e:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 8000512:	bfb8      	it	lt
 8000514:	426d      	neglt	r5, r5
 8000516:	dd0c      	ble.n	8000532 <__adddf3+0x52>
 8000518:	442c      	add	r4, r5
 800051a:	ea80 0202 	eor.w	r2, r0, r2
 800051e:	ea81 0303 	eor.w	r3, r1, r3
 8000522:	ea82 0000 	eor.w	r0, r2, r0
 8000526:	ea83 0101 	eor.w	r1, r3, r1
 800052a:	ea80 0202 	eor.w	r2, r0, r2
 800052e:	ea81 0303 	eor.w	r3, r1, r3
 8000532:	2d36      	cmp	r5, #54	; 0x36
 8000534:	bf88      	it	hi
 8000536:	bd30      	pophi	{r4, r5, pc}
 8000538:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 800053c:	ea4f 3101 	mov.w	r1, r1, lsl #12
 8000540:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
 8000544:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 8000548:	d002      	beq.n	8000550 <__adddf3+0x70>
 800054a:	4240      	negs	r0, r0
 800054c:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000550:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
 8000554:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000558:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 800055c:	d002      	beq.n	8000564 <__adddf3+0x84>
 800055e:	4252      	negs	r2, r2
 8000560:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000564:	ea94 0f05 	teq	r4, r5
 8000568:	f000 80a7 	beq.w	80006ba <__adddf3+0x1da>
 800056c:	f1a4 0401 	sub.w	r4, r4, #1
 8000570:	f1d5 0e20 	rsbs	lr, r5, #32
 8000574:	db0d      	blt.n	8000592 <__adddf3+0xb2>
 8000576:	fa02 fc0e 	lsl.w	ip, r2, lr
 800057a:	fa22 f205 	lsr.w	r2, r2, r5
 800057e:	1880      	adds	r0, r0, r2
 8000580:	f141 0100 	adc.w	r1, r1, #0
 8000584:	fa03 f20e 	lsl.w	r2, r3, lr
 8000588:	1880      	adds	r0, r0, r2
 800058a:	fa43 f305 	asr.w	r3, r3, r5
 800058e:	4159      	adcs	r1, r3
 8000590:	e00e      	b.n	80005b0 <__adddf3+0xd0>
 8000592:	f1a5 0520 	sub.w	r5, r5, #32
 8000596:	f10e 0e20 	add.w	lr, lr, #32
 800059a:	2a01      	cmp	r2, #1
 800059c:	fa03 fc0e 	lsl.w	ip, r3, lr
 80005a0:	bf28      	it	cs
 80005a2:	f04c 0c02 	orrcs.w	ip, ip, #2
 80005a6:	fa43 f305 	asr.w	r3, r3, r5
 80005aa:	18c0      	adds	r0, r0, r3
 80005ac:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 80005b0:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80005b4:	d507      	bpl.n	80005c6 <__adddf3+0xe6>
 80005b6:	f04f 0e00 	mov.w	lr, #0
 80005ba:	f1dc 0c00 	rsbs	ip, ip, #0
 80005be:	eb7e 0000 	sbcs.w	r0, lr, r0
 80005c2:	eb6e 0101 	sbc.w	r1, lr, r1
 80005c6:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 80005ca:	d31b      	bcc.n	8000604 <__adddf3+0x124>
 80005cc:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
 80005d0:	d30c      	bcc.n	80005ec <__adddf3+0x10c>
 80005d2:	0849      	lsrs	r1, r1, #1
 80005d4:	ea5f 0030 	movs.w	r0, r0, rrx
 80005d8:	ea4f 0c3c 	mov.w	ip, ip, rrx
 80005dc:	f104 0401 	add.w	r4, r4, #1
 80005e0:	ea4f 5244 	mov.w	r2, r4, lsl #21
 80005e4:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
 80005e8:	f080 809a 	bcs.w	8000720 <__adddf3+0x240>
 80005ec:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 80005f0:	bf08      	it	eq
 80005f2:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80005f6:	f150 0000 	adcs.w	r0, r0, #0
 80005fa:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80005fe:	ea41 0105 	orr.w	r1, r1, r5
 8000602:	bd30      	pop	{r4, r5, pc}
 8000604:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 8000608:	4140      	adcs	r0, r0
 800060a:	eb41 0101 	adc.w	r1, r1, r1
 800060e:	3c01      	subs	r4, #1
 8000610:	bf28      	it	cs
 8000612:	f5b1 1f80 	cmpcs.w	r1, #1048576	; 0x100000
 8000616:	d2e9      	bcs.n	80005ec <__adddf3+0x10c>
 8000618:	f091 0f00 	teq	r1, #0
 800061c:	bf04      	itt	eq
 800061e:	4601      	moveq	r1, r0
 8000620:	2000      	moveq	r0, #0
 8000622:	fab1 f381 	clz	r3, r1
 8000626:	bf08      	it	eq
 8000628:	3320      	addeq	r3, #32
 800062a:	f1a3 030b 	sub.w	r3, r3, #11
 800062e:	f1b3 0220 	subs.w	r2, r3, #32
 8000632:	da0c      	bge.n	800064e <__adddf3+0x16e>
 8000634:	320c      	adds	r2, #12
 8000636:	dd08      	ble.n	800064a <__adddf3+0x16a>
 8000638:	f102 0c14 	add.w	ip, r2, #20
 800063c:	f1c2 020c 	rsb	r2, r2, #12
 8000640:	fa01 f00c 	lsl.w	r0, r1, ip
 8000644:	fa21 f102 	lsr.w	r1, r1, r2
 8000648:	e00c      	b.n	8000664 <__adddf3+0x184>
 800064a:	f102 0214 	add.w	r2, r2, #20
 800064e:	bfd8      	it	le
 8000650:	f1c2 0c20 	rsble	ip, r2, #32
 8000654:	fa01 f102 	lsl.w	r1, r1, r2
 8000658:	fa20 fc0c 	lsr.w	ip, r0, ip
 800065c:	bfdc      	itt	le
 800065e:	ea41 010c 	orrle.w	r1, r1, ip
 8000662:	4090      	lslle	r0, r2
 8000664:	1ae4      	subs	r4, r4, r3
 8000666:	bfa2      	ittt	ge
 8000668:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 800066c:	4329      	orrge	r1, r5
 800066e:	bd30      	popge	{r4, r5, pc}
 8000670:	ea6f 0404 	mvn.w	r4, r4
 8000674:	3c1f      	subs	r4, #31
 8000676:	da1c      	bge.n	80006b2 <__adddf3+0x1d2>
 8000678:	340c      	adds	r4, #12
 800067a:	dc0e      	bgt.n	800069a <__adddf3+0x1ba>
 800067c:	f104 0414 	add.w	r4, r4, #20
 8000680:	f1c4 0220 	rsb	r2, r4, #32
 8000684:	fa20 f004 	lsr.w	r0, r0, r4
 8000688:	fa01 f302 	lsl.w	r3, r1, r2
 800068c:	ea40 0003 	orr.w	r0, r0, r3
 8000690:	fa21 f304 	lsr.w	r3, r1, r4
 8000694:	ea45 0103 	orr.w	r1, r5, r3
 8000698:	bd30      	pop	{r4, r5, pc}
 800069a:	f1c4 040c 	rsb	r4, r4, #12
 800069e:	f1c4 0220 	rsb	r2, r4, #32
 80006a2:	fa20 f002 	lsr.w	r0, r0, r2
 80006a6:	fa01 f304 	lsl.w	r3, r1, r4
 80006aa:	ea40 0003 	orr.w	r0, r0, r3
 80006ae:	4629      	mov	r1, r5
 80006b0:	bd30      	pop	{r4, r5, pc}
 80006b2:	fa21 f004 	lsr.w	r0, r1, r4
 80006b6:	4629      	mov	r1, r5
 80006b8:	bd30      	pop	{r4, r5, pc}
 80006ba:	f094 0f00 	teq	r4, #0
 80006be:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
 80006c2:	bf06      	itte	eq
 80006c4:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
 80006c8:	3401      	addeq	r4, #1
 80006ca:	3d01      	subne	r5, #1
 80006cc:	e74e      	b.n	800056c <__adddf3+0x8c>
 80006ce:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80006d2:	bf18      	it	ne
 80006d4:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80006d8:	d029      	beq.n	800072e <__adddf3+0x24e>
 80006da:	ea94 0f05 	teq	r4, r5
 80006de:	bf08      	it	eq
 80006e0:	ea90 0f02 	teqeq	r0, r2
 80006e4:	d005      	beq.n	80006f2 <__adddf3+0x212>
 80006e6:	ea54 0c00 	orrs.w	ip, r4, r0
 80006ea:	bf04      	itt	eq
 80006ec:	4619      	moveq	r1, r3
 80006ee:	4610      	moveq	r0, r2
 80006f0:	bd30      	pop	{r4, r5, pc}
 80006f2:	ea91 0f03 	teq	r1, r3
 80006f6:	bf1e      	ittt	ne
 80006f8:	2100      	movne	r1, #0
 80006fa:	2000      	movne	r0, #0
 80006fc:	bd30      	popne	{r4, r5, pc}
 80006fe:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 8000702:	d105      	bne.n	8000710 <__adddf3+0x230>
 8000704:	0040      	lsls	r0, r0, #1
 8000706:	4149      	adcs	r1, r1
 8000708:	bf28      	it	cs
 800070a:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
 800070e:	bd30      	pop	{r4, r5, pc}
 8000710:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
 8000714:	bf3c      	itt	cc
 8000716:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
 800071a:	bd30      	popcc	{r4, r5, pc}
 800071c:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000720:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
 8000724:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 8000728:	f04f 0000 	mov.w	r0, #0
 800072c:	bd30      	pop	{r4, r5, pc}
 800072e:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 8000732:	bf1a      	itte	ne
 8000734:	4619      	movne	r1, r3
 8000736:	4610      	movne	r0, r2
 8000738:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 800073c:	bf1c      	itt	ne
 800073e:	460b      	movne	r3, r1
 8000740:	4602      	movne	r2, r0
 8000742:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000746:	bf06      	itte	eq
 8000748:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 800074c:	ea91 0f03 	teqeq	r1, r3
 8000750:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
 8000754:	bd30      	pop	{r4, r5, pc}
 8000756:	bf00      	nop

08000758 <__aeabi_ui2d>:
 8000758:	f090 0f00 	teq	r0, #0
 800075c:	bf04      	itt	eq
 800075e:	2100      	moveq	r1, #0
 8000760:	4770      	bxeq	lr
 8000762:	b530      	push	{r4, r5, lr}
 8000764:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000768:	f104 0432 	add.w	r4, r4, #50	; 0x32
 800076c:	f04f 0500 	mov.w	r5, #0
 8000770:	f04f 0100 	mov.w	r1, #0
 8000774:	e750      	b.n	8000618 <__adddf3+0x138>
 8000776:	bf00      	nop

08000778 <__aeabi_i2d>:
 8000778:	f090 0f00 	teq	r0, #0
 800077c:	bf04      	itt	eq
 800077e:	2100      	moveq	r1, #0
 8000780:	4770      	bxeq	lr
 8000782:	b530      	push	{r4, r5, lr}
 8000784:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000788:	f104 0432 	add.w	r4, r4, #50	; 0x32
 800078c:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
 8000790:	bf48      	it	mi
 8000792:	4240      	negmi	r0, r0
 8000794:	f04f 0100 	mov.w	r1, #0
 8000798:	e73e      	b.n	8000618 <__adddf3+0x138>
 800079a:	bf00      	nop

0800079c <__aeabi_f2d>:
 800079c:	0042      	lsls	r2, r0, #1
 800079e:	ea4f 01e2 	mov.w	r1, r2, asr #3
 80007a2:	ea4f 0131 	mov.w	r1, r1, rrx
 80007a6:	ea4f 7002 	mov.w	r0, r2, lsl #28
 80007aa:	bf1f      	itttt	ne
 80007ac:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
 80007b0:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 80007b4:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
 80007b8:	4770      	bxne	lr
 80007ba:	f032 427f 	bics.w	r2, r2, #4278190080	; 0xff000000
 80007be:	bf08      	it	eq
 80007c0:	4770      	bxeq	lr
 80007c2:	f093 4f7f 	teq	r3, #4278190080	; 0xff000000
 80007c6:	bf04      	itt	eq
 80007c8:	f441 2100 	orreq.w	r1, r1, #524288	; 0x80000
 80007cc:	4770      	bxeq	lr
 80007ce:	b530      	push	{r4, r5, lr}
 80007d0:	f44f 7460 	mov.w	r4, #896	; 0x380
 80007d4:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80007d8:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 80007dc:	e71c      	b.n	8000618 <__adddf3+0x138>
 80007de:	bf00      	nop

080007e0 <__aeabi_ul2d>:
 80007e0:	ea50 0201 	orrs.w	r2, r0, r1
 80007e4:	bf08      	it	eq
 80007e6:	4770      	bxeq	lr
 80007e8:	b530      	push	{r4, r5, lr}
 80007ea:	f04f 0500 	mov.w	r5, #0
 80007ee:	e00a      	b.n	8000806 <__aeabi_l2d+0x16>

080007f0 <__aeabi_l2d>:
 80007f0:	ea50 0201 	orrs.w	r2, r0, r1
 80007f4:	bf08      	it	eq
 80007f6:	4770      	bxeq	lr
 80007f8:	b530      	push	{r4, r5, lr}
 80007fa:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
 80007fe:	d502      	bpl.n	8000806 <__aeabi_l2d+0x16>
 8000800:	4240      	negs	r0, r0
 8000802:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000806:	f44f 6480 	mov.w	r4, #1024	; 0x400
 800080a:	f104 0432 	add.w	r4, r4, #50	; 0x32
 800080e:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 8000812:	f43f aed8 	beq.w	80005c6 <__adddf3+0xe6>
 8000816:	f04f 0203 	mov.w	r2, #3
 800081a:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 800081e:	bf18      	it	ne
 8000820:	3203      	addne	r2, #3
 8000822:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 8000826:	bf18      	it	ne
 8000828:	3203      	addne	r2, #3
 800082a:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 800082e:	f1c2 0320 	rsb	r3, r2, #32
 8000832:	fa00 fc03 	lsl.w	ip, r0, r3
 8000836:	fa20 f002 	lsr.w	r0, r0, r2
 800083a:	fa01 fe03 	lsl.w	lr, r1, r3
 800083e:	ea40 000e 	orr.w	r0, r0, lr
 8000842:	fa21 f102 	lsr.w	r1, r1, r2
 8000846:	4414      	add	r4, r2
 8000848:	e6bd      	b.n	80005c6 <__adddf3+0xe6>
 800084a:	bf00      	nop

0800084c <__aeabi_d2uiz>:
 800084c:	004a      	lsls	r2, r1, #1
 800084e:	d211      	bcs.n	8000874 <__aeabi_d2uiz+0x28>
 8000850:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000854:	d211      	bcs.n	800087a <__aeabi_d2uiz+0x2e>
 8000856:	d50d      	bpl.n	8000874 <__aeabi_d2uiz+0x28>
 8000858:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 800085c:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000860:	d40e      	bmi.n	8000880 <__aeabi_d2uiz+0x34>
 8000862:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000866:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 800086a:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 800086e:	fa23 f002 	lsr.w	r0, r3, r2
 8000872:	4770      	bx	lr
 8000874:	f04f 0000 	mov.w	r0, #0
 8000878:	4770      	bx	lr
 800087a:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 800087e:	d102      	bne.n	8000886 <__aeabi_d2uiz+0x3a>
 8000880:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8000884:	4770      	bx	lr
 8000886:	f04f 0000 	mov.w	r0, #0
 800088a:	4770      	bx	lr

0800088c <__aeabi_ldivmod>:
 800088c:	b97b      	cbnz	r3, 80008ae <__aeabi_ldivmod+0x22>
 800088e:	b972      	cbnz	r2, 80008ae <__aeabi_ldivmod+0x22>
 8000890:	2900      	cmp	r1, #0
 8000892:	bfbe      	ittt	lt
 8000894:	2000      	movlt	r0, #0
 8000896:	f04f 4100 	movlt.w	r1, #2147483648	; 0x80000000
 800089a:	e006      	blt.n	80008aa <__aeabi_ldivmod+0x1e>
 800089c:	bf08      	it	eq
 800089e:	2800      	cmpeq	r0, #0
 80008a0:	bf1c      	itt	ne
 80008a2:	f06f 4100 	mvnne.w	r1, #2147483648	; 0x80000000
 80008a6:	f04f 30ff 	movne.w	r0, #4294967295	; 0xffffffff
 80008aa:	f000 b9d3 	b.w	8000c54 <__aeabi_idiv0>
 80008ae:	f1ad 0c08 	sub.w	ip, sp, #8
 80008b2:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 80008b6:	2900      	cmp	r1, #0
 80008b8:	db09      	blt.n	80008ce <__aeabi_ldivmod+0x42>
 80008ba:	2b00      	cmp	r3, #0
 80008bc:	db1a      	blt.n	80008f4 <__aeabi_ldivmod+0x68>
 80008be:	f000 f861 	bl	8000984 <__udivmoddi4>
 80008c2:	f8dd e004 	ldr.w	lr, [sp, #4]
 80008c6:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80008ca:	b004      	add	sp, #16
 80008cc:	4770      	bx	lr
 80008ce:	4240      	negs	r0, r0
 80008d0:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80008d4:	2b00      	cmp	r3, #0
 80008d6:	db1b      	blt.n	8000910 <__aeabi_ldivmod+0x84>
 80008d8:	f000 f854 	bl	8000984 <__udivmoddi4>
 80008dc:	f8dd e004 	ldr.w	lr, [sp, #4]
 80008e0:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80008e4:	b004      	add	sp, #16
 80008e6:	4240      	negs	r0, r0
 80008e8:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80008ec:	4252      	negs	r2, r2
 80008ee:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 80008f2:	4770      	bx	lr
 80008f4:	4252      	negs	r2, r2
 80008f6:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 80008fa:	f000 f843 	bl	8000984 <__udivmoddi4>
 80008fe:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000902:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000906:	b004      	add	sp, #16
 8000908:	4240      	negs	r0, r0
 800090a:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 800090e:	4770      	bx	lr
 8000910:	4252      	negs	r2, r2
 8000912:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000916:	f000 f835 	bl	8000984 <__udivmoddi4>
 800091a:	f8dd e004 	ldr.w	lr, [sp, #4]
 800091e:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000922:	b004      	add	sp, #16
 8000924:	4252      	negs	r2, r2
 8000926:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 800092a:	4770      	bx	lr

0800092c <__aeabi_uldivmod>:
 800092c:	b953      	cbnz	r3, 8000944 <__aeabi_uldivmod+0x18>
 800092e:	b94a      	cbnz	r2, 8000944 <__aeabi_uldivmod+0x18>
 8000930:	2900      	cmp	r1, #0
 8000932:	bf08      	it	eq
 8000934:	2800      	cmpeq	r0, #0
 8000936:	bf1c      	itt	ne
 8000938:	f04f 31ff 	movne.w	r1, #4294967295	; 0xffffffff
 800093c:	f04f 30ff 	movne.w	r0, #4294967295	; 0xffffffff
 8000940:	f000 b988 	b.w	8000c54 <__aeabi_idiv0>
 8000944:	f1ad 0c08 	sub.w	ip, sp, #8
 8000948:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 800094c:	f000 f81a 	bl	8000984 <__udivmoddi4>
 8000950:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000954:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000958:	b004      	add	sp, #16
 800095a:	4770      	bx	lr

0800095c <__popcountsi2>:
 800095c:	0843      	lsrs	r3, r0, #1
 800095e:	f003 3355 	and.w	r3, r3, #1431655765	; 0x55555555
 8000962:	1ac0      	subs	r0, r0, r3
 8000964:	0883      	lsrs	r3, r0, #2
 8000966:	f003 3333 	and.w	r3, r3, #858993459	; 0x33333333
 800096a:	f000 3033 	and.w	r0, r0, #858993459	; 0x33333333
 800096e:	4418      	add	r0, r3
 8000970:	eb00 1010 	add.w	r0, r0, r0, lsr #4
 8000974:	f000 300f 	and.w	r0, r0, #252645135	; 0xf0f0f0f
 8000978:	eb00 2000 	add.w	r0, r0, r0, lsl #8
 800097c:	eb00 4000 	add.w	r0, r0, r0, lsl #16
 8000980:	0e00      	lsrs	r0, r0, #24
 8000982:	4770      	bx	lr

08000984 <__udivmoddi4>:
 8000984:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000988:	9d08      	ldr	r5, [sp, #32]
 800098a:	4604      	mov	r4, r0
 800098c:	468e      	mov	lr, r1
 800098e:	2b00      	cmp	r3, #0
 8000990:	d14d      	bne.n	8000a2e <__udivmoddi4+0xaa>
 8000992:	428a      	cmp	r2, r1
 8000994:	4694      	mov	ip, r2
 8000996:	d969      	bls.n	8000a6c <__udivmoddi4+0xe8>
 8000998:	fab2 f282 	clz	r2, r2
 800099c:	b152      	cbz	r2, 80009b4 <__udivmoddi4+0x30>
 800099e:	fa01 f302 	lsl.w	r3, r1, r2
 80009a2:	f1c2 0120 	rsb	r1, r2, #32
 80009a6:	fa20 f101 	lsr.w	r1, r0, r1
 80009aa:	fa0c fc02 	lsl.w	ip, ip, r2
 80009ae:	ea41 0e03 	orr.w	lr, r1, r3
 80009b2:	4094      	lsls	r4, r2
 80009b4:	ea4f 481c 	mov.w	r8, ip, lsr #16
 80009b8:	0c21      	lsrs	r1, r4, #16
 80009ba:	fbbe f6f8 	udiv	r6, lr, r8
 80009be:	fa1f f78c 	uxth.w	r7, ip
 80009c2:	fb08 e316 	mls	r3, r8, r6, lr
 80009c6:	ea41 4303 	orr.w	r3, r1, r3, lsl #16
 80009ca:	fb06 f107 	mul.w	r1, r6, r7
 80009ce:	4299      	cmp	r1, r3
 80009d0:	d90a      	bls.n	80009e8 <__udivmoddi4+0x64>
 80009d2:	eb1c 0303 	adds.w	r3, ip, r3
 80009d6:	f106 30ff 	add.w	r0, r6, #4294967295	; 0xffffffff
 80009da:	f080 811f 	bcs.w	8000c1c <__udivmoddi4+0x298>
 80009de:	4299      	cmp	r1, r3
 80009e0:	f240 811c 	bls.w	8000c1c <__udivmoddi4+0x298>
 80009e4:	3e02      	subs	r6, #2
 80009e6:	4463      	add	r3, ip
 80009e8:	1a5b      	subs	r3, r3, r1
 80009ea:	b2a4      	uxth	r4, r4
 80009ec:	fbb3 f0f8 	udiv	r0, r3, r8
 80009f0:	fb08 3310 	mls	r3, r8, r0, r3
 80009f4:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 80009f8:	fb00 f707 	mul.w	r7, r0, r7
 80009fc:	42a7      	cmp	r7, r4
 80009fe:	d90a      	bls.n	8000a16 <__udivmoddi4+0x92>
 8000a00:	eb1c 0404 	adds.w	r4, ip, r4
 8000a04:	f100 33ff 	add.w	r3, r0, #4294967295	; 0xffffffff
 8000a08:	f080 810a 	bcs.w	8000c20 <__udivmoddi4+0x29c>
 8000a0c:	42a7      	cmp	r7, r4
 8000a0e:	f240 8107 	bls.w	8000c20 <__udivmoddi4+0x29c>
 8000a12:	4464      	add	r4, ip
 8000a14:	3802      	subs	r0, #2
 8000a16:	ea40 4006 	orr.w	r0, r0, r6, lsl #16
 8000a1a:	1be4      	subs	r4, r4, r7
 8000a1c:	2600      	movs	r6, #0
 8000a1e:	b11d      	cbz	r5, 8000a28 <__udivmoddi4+0xa4>
 8000a20:	40d4      	lsrs	r4, r2
 8000a22:	2300      	movs	r3, #0
 8000a24:	e9c5 4300 	strd	r4, r3, [r5]
 8000a28:	4631      	mov	r1, r6
 8000a2a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000a2e:	428b      	cmp	r3, r1
 8000a30:	d909      	bls.n	8000a46 <__udivmoddi4+0xc2>
 8000a32:	2d00      	cmp	r5, #0
 8000a34:	f000 80ef 	beq.w	8000c16 <__udivmoddi4+0x292>
 8000a38:	2600      	movs	r6, #0
 8000a3a:	e9c5 0100 	strd	r0, r1, [r5]
 8000a3e:	4630      	mov	r0, r6
 8000a40:	4631      	mov	r1, r6
 8000a42:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000a46:	fab3 f683 	clz	r6, r3
 8000a4a:	2e00      	cmp	r6, #0
 8000a4c:	d14a      	bne.n	8000ae4 <__udivmoddi4+0x160>
 8000a4e:	428b      	cmp	r3, r1
 8000a50:	d302      	bcc.n	8000a58 <__udivmoddi4+0xd4>
 8000a52:	4282      	cmp	r2, r0
 8000a54:	f200 80f9 	bhi.w	8000c4a <__udivmoddi4+0x2c6>
 8000a58:	1a84      	subs	r4, r0, r2
 8000a5a:	eb61 0303 	sbc.w	r3, r1, r3
 8000a5e:	2001      	movs	r0, #1
 8000a60:	469e      	mov	lr, r3
 8000a62:	2d00      	cmp	r5, #0
 8000a64:	d0e0      	beq.n	8000a28 <__udivmoddi4+0xa4>
 8000a66:	e9c5 4e00 	strd	r4, lr, [r5]
 8000a6a:	e7dd      	b.n	8000a28 <__udivmoddi4+0xa4>
 8000a6c:	b902      	cbnz	r2, 8000a70 <__udivmoddi4+0xec>
 8000a6e:	deff      	udf	#255	; 0xff
 8000a70:	fab2 f282 	clz	r2, r2
 8000a74:	2a00      	cmp	r2, #0
 8000a76:	f040 8092 	bne.w	8000b9e <__udivmoddi4+0x21a>
 8000a7a:	eba1 010c 	sub.w	r1, r1, ip
 8000a7e:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000a82:	fa1f fe8c 	uxth.w	lr, ip
 8000a86:	2601      	movs	r6, #1
 8000a88:	0c20      	lsrs	r0, r4, #16
 8000a8a:	fbb1 f3f7 	udiv	r3, r1, r7
 8000a8e:	fb07 1113 	mls	r1, r7, r3, r1
 8000a92:	ea40 4101 	orr.w	r1, r0, r1, lsl #16
 8000a96:	fb0e f003 	mul.w	r0, lr, r3
 8000a9a:	4288      	cmp	r0, r1
 8000a9c:	d908      	bls.n	8000ab0 <__udivmoddi4+0x12c>
 8000a9e:	eb1c 0101 	adds.w	r1, ip, r1
 8000aa2:	f103 38ff 	add.w	r8, r3, #4294967295	; 0xffffffff
 8000aa6:	d202      	bcs.n	8000aae <__udivmoddi4+0x12a>
 8000aa8:	4288      	cmp	r0, r1
 8000aaa:	f200 80cb 	bhi.w	8000c44 <__udivmoddi4+0x2c0>
 8000aae:	4643      	mov	r3, r8
 8000ab0:	1a09      	subs	r1, r1, r0
 8000ab2:	b2a4      	uxth	r4, r4
 8000ab4:	fbb1 f0f7 	udiv	r0, r1, r7
 8000ab8:	fb07 1110 	mls	r1, r7, r0, r1
 8000abc:	ea44 4401 	orr.w	r4, r4, r1, lsl #16
 8000ac0:	fb0e fe00 	mul.w	lr, lr, r0
 8000ac4:	45a6      	cmp	lr, r4
 8000ac6:	d908      	bls.n	8000ada <__udivmoddi4+0x156>
 8000ac8:	eb1c 0404 	adds.w	r4, ip, r4
 8000acc:	f100 31ff 	add.w	r1, r0, #4294967295	; 0xffffffff
 8000ad0:	d202      	bcs.n	8000ad8 <__udivmoddi4+0x154>
 8000ad2:	45a6      	cmp	lr, r4
 8000ad4:	f200 80bb 	bhi.w	8000c4e <__udivmoddi4+0x2ca>
 8000ad8:	4608      	mov	r0, r1
 8000ada:	eba4 040e 	sub.w	r4, r4, lr
 8000ade:	ea40 4003 	orr.w	r0, r0, r3, lsl #16
 8000ae2:	e79c      	b.n	8000a1e <__udivmoddi4+0x9a>
 8000ae4:	f1c6 0720 	rsb	r7, r6, #32
 8000ae8:	40b3      	lsls	r3, r6
 8000aea:	fa22 fc07 	lsr.w	ip, r2, r7
 8000aee:	ea4c 0c03 	orr.w	ip, ip, r3
 8000af2:	fa20 f407 	lsr.w	r4, r0, r7
 8000af6:	fa01 f306 	lsl.w	r3, r1, r6
 8000afa:	431c      	orrs	r4, r3
 8000afc:	40f9      	lsrs	r1, r7
 8000afe:	ea4f 491c 	mov.w	r9, ip, lsr #16
 8000b02:	fa00 f306 	lsl.w	r3, r0, r6
 8000b06:	fbb1 f8f9 	udiv	r8, r1, r9
 8000b0a:	0c20      	lsrs	r0, r4, #16
 8000b0c:	fa1f fe8c 	uxth.w	lr, ip
 8000b10:	fb09 1118 	mls	r1, r9, r8, r1
 8000b14:	ea40 4101 	orr.w	r1, r0, r1, lsl #16
 8000b18:	fb08 f00e 	mul.w	r0, r8, lr
 8000b1c:	4288      	cmp	r0, r1
 8000b1e:	fa02 f206 	lsl.w	r2, r2, r6
 8000b22:	d90b      	bls.n	8000b3c <__udivmoddi4+0x1b8>
 8000b24:	eb1c 0101 	adds.w	r1, ip, r1
 8000b28:	f108 3aff 	add.w	sl, r8, #4294967295	; 0xffffffff
 8000b2c:	f080 8088 	bcs.w	8000c40 <__udivmoddi4+0x2bc>
 8000b30:	4288      	cmp	r0, r1
 8000b32:	f240 8085 	bls.w	8000c40 <__udivmoddi4+0x2bc>
 8000b36:	f1a8 0802 	sub.w	r8, r8, #2
 8000b3a:	4461      	add	r1, ip
 8000b3c:	1a09      	subs	r1, r1, r0
 8000b3e:	b2a4      	uxth	r4, r4
 8000b40:	fbb1 f0f9 	udiv	r0, r1, r9
 8000b44:	fb09 1110 	mls	r1, r9, r0, r1
 8000b48:	ea44 4101 	orr.w	r1, r4, r1, lsl #16
 8000b4c:	fb00 fe0e 	mul.w	lr, r0, lr
 8000b50:	458e      	cmp	lr, r1
 8000b52:	d908      	bls.n	8000b66 <__udivmoddi4+0x1e2>
 8000b54:	eb1c 0101 	adds.w	r1, ip, r1
 8000b58:	f100 34ff 	add.w	r4, r0, #4294967295	; 0xffffffff
 8000b5c:	d26c      	bcs.n	8000c38 <__udivmoddi4+0x2b4>
 8000b5e:	458e      	cmp	lr, r1
 8000b60:	d96a      	bls.n	8000c38 <__udivmoddi4+0x2b4>
 8000b62:	3802      	subs	r0, #2
 8000b64:	4461      	add	r1, ip
 8000b66:	ea40 4008 	orr.w	r0, r0, r8, lsl #16
 8000b6a:	fba0 9402 	umull	r9, r4, r0, r2
 8000b6e:	eba1 010e 	sub.w	r1, r1, lr
 8000b72:	42a1      	cmp	r1, r4
 8000b74:	46c8      	mov	r8, r9
 8000b76:	46a6      	mov	lr, r4
 8000b78:	d356      	bcc.n	8000c28 <__udivmoddi4+0x2a4>
 8000b7a:	d053      	beq.n	8000c24 <__udivmoddi4+0x2a0>
 8000b7c:	b15d      	cbz	r5, 8000b96 <__udivmoddi4+0x212>
 8000b7e:	ebb3 0208 	subs.w	r2, r3, r8
 8000b82:	eb61 010e 	sbc.w	r1, r1, lr
 8000b86:	fa01 f707 	lsl.w	r7, r1, r7
 8000b8a:	fa22 f306 	lsr.w	r3, r2, r6
 8000b8e:	40f1      	lsrs	r1, r6
 8000b90:	431f      	orrs	r7, r3
 8000b92:	e9c5 7100 	strd	r7, r1, [r5]
 8000b96:	2600      	movs	r6, #0
 8000b98:	4631      	mov	r1, r6
 8000b9a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000b9e:	f1c2 0320 	rsb	r3, r2, #32
 8000ba2:	40d8      	lsrs	r0, r3
 8000ba4:	fa0c fc02 	lsl.w	ip, ip, r2
 8000ba8:	fa21 f303 	lsr.w	r3, r1, r3
 8000bac:	4091      	lsls	r1, r2
 8000bae:	4301      	orrs	r1, r0
 8000bb0:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000bb4:	fa1f fe8c 	uxth.w	lr, ip
 8000bb8:	fbb3 f0f7 	udiv	r0, r3, r7
 8000bbc:	fb07 3610 	mls	r6, r7, r0, r3
 8000bc0:	0c0b      	lsrs	r3, r1, #16
 8000bc2:	ea43 4306 	orr.w	r3, r3, r6, lsl #16
 8000bc6:	fb00 f60e 	mul.w	r6, r0, lr
 8000bca:	429e      	cmp	r6, r3
 8000bcc:	fa04 f402 	lsl.w	r4, r4, r2
 8000bd0:	d908      	bls.n	8000be4 <__udivmoddi4+0x260>
 8000bd2:	eb1c 0303 	adds.w	r3, ip, r3
 8000bd6:	f100 38ff 	add.w	r8, r0, #4294967295	; 0xffffffff
 8000bda:	d22f      	bcs.n	8000c3c <__udivmoddi4+0x2b8>
 8000bdc:	429e      	cmp	r6, r3
 8000bde:	d92d      	bls.n	8000c3c <__udivmoddi4+0x2b8>
 8000be0:	3802      	subs	r0, #2
 8000be2:	4463      	add	r3, ip
 8000be4:	1b9b      	subs	r3, r3, r6
 8000be6:	b289      	uxth	r1, r1
 8000be8:	fbb3 f6f7 	udiv	r6, r3, r7
 8000bec:	fb07 3316 	mls	r3, r7, r6, r3
 8000bf0:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000bf4:	fb06 f30e 	mul.w	r3, r6, lr
 8000bf8:	428b      	cmp	r3, r1
 8000bfa:	d908      	bls.n	8000c0e <__udivmoddi4+0x28a>
 8000bfc:	eb1c 0101 	adds.w	r1, ip, r1
 8000c00:	f106 38ff 	add.w	r8, r6, #4294967295	; 0xffffffff
 8000c04:	d216      	bcs.n	8000c34 <__udivmoddi4+0x2b0>
 8000c06:	428b      	cmp	r3, r1
 8000c08:	d914      	bls.n	8000c34 <__udivmoddi4+0x2b0>
 8000c0a:	3e02      	subs	r6, #2
 8000c0c:	4461      	add	r1, ip
 8000c0e:	1ac9      	subs	r1, r1, r3
 8000c10:	ea46 4600 	orr.w	r6, r6, r0, lsl #16
 8000c14:	e738      	b.n	8000a88 <__udivmoddi4+0x104>
 8000c16:	462e      	mov	r6, r5
 8000c18:	4628      	mov	r0, r5
 8000c1a:	e705      	b.n	8000a28 <__udivmoddi4+0xa4>
 8000c1c:	4606      	mov	r6, r0
 8000c1e:	e6e3      	b.n	80009e8 <__udivmoddi4+0x64>
 8000c20:	4618      	mov	r0, r3
 8000c22:	e6f8      	b.n	8000a16 <__udivmoddi4+0x92>
 8000c24:	454b      	cmp	r3, r9
 8000c26:	d2a9      	bcs.n	8000b7c <__udivmoddi4+0x1f8>
 8000c28:	ebb9 0802 	subs.w	r8, r9, r2
 8000c2c:	eb64 0e0c 	sbc.w	lr, r4, ip
 8000c30:	3801      	subs	r0, #1
 8000c32:	e7a3      	b.n	8000b7c <__udivmoddi4+0x1f8>
 8000c34:	4646      	mov	r6, r8
 8000c36:	e7ea      	b.n	8000c0e <__udivmoddi4+0x28a>
 8000c38:	4620      	mov	r0, r4
 8000c3a:	e794      	b.n	8000b66 <__udivmoddi4+0x1e2>
 8000c3c:	4640      	mov	r0, r8
 8000c3e:	e7d1      	b.n	8000be4 <__udivmoddi4+0x260>
 8000c40:	46d0      	mov	r8, sl
 8000c42:	e77b      	b.n	8000b3c <__udivmoddi4+0x1b8>
 8000c44:	3b02      	subs	r3, #2
 8000c46:	4461      	add	r1, ip
 8000c48:	e732      	b.n	8000ab0 <__udivmoddi4+0x12c>
 8000c4a:	4630      	mov	r0, r6
 8000c4c:	e709      	b.n	8000a62 <__udivmoddi4+0xde>
 8000c4e:	4464      	add	r4, ip
 8000c50:	3802      	subs	r0, #2
 8000c52:	e742      	b.n	8000ada <__udivmoddi4+0x156>

08000c54 <__aeabi_idiv0>:
 8000c54:	4770      	bx	lr
 8000c56:	bf00      	nop

08000c58 <tmpPrint>:
	uint8_t tmpBuf[32] = {0};
	uint8_t tmpLen = 0;
	char tmpChar[256];

	void tmpPrint(const char *func, uint8_t *buf, uint8_t len)
	{
 8000c58:	b580      	push	{r7, lr}
 8000c5a:	b086      	sub	sp, #24
 8000c5c:	af00      	add	r7, sp, #0
 8000c5e:	60f8      	str	r0, [r7, #12]
 8000c60:	60b9      	str	r1, [r7, #8]
 8000c62:	4613      	mov	r3, r2
 8000c64:	71fb      	strb	r3, [r7, #7]
		strcpy(tmpChar, "to_nand:");
 8000c66:	4b13      	ldr	r3, [pc, #76]	; (8000cb4 <tmpPrint+0x5c>)
 8000c68:	4a13      	ldr	r2, [pc, #76]	; (8000cb8 <tmpPrint+0x60>)
 8000c6a:	ca07      	ldmia	r2, {r0, r1, r2}
 8000c6c:	c303      	stmia	r3!, {r0, r1}
 8000c6e:	701a      	strb	r2, [r3, #0]
		for (uint8_t i = 0; i < len; i++) sprintf(tmpChar+strlen(tmpChar), " %02X", *(uint8_t *)(buf + i));
 8000c70:	2300      	movs	r3, #0
 8000c72:	75fb      	strb	r3, [r7, #23]
 8000c74:	e010      	b.n	8000c98 <tmpPrint+0x40>
 8000c76:	480f      	ldr	r0, [pc, #60]	; (8000cb4 <tmpPrint+0x5c>)
 8000c78:	f7ff faaa 	bl	80001d0 <strlen>
 8000c7c:	4603      	mov	r3, r0
 8000c7e:	4a0d      	ldr	r2, [pc, #52]	; (8000cb4 <tmpPrint+0x5c>)
 8000c80:	1898      	adds	r0, r3, r2
 8000c82:	7dfb      	ldrb	r3, [r7, #23]
 8000c84:	68ba      	ldr	r2, [r7, #8]
 8000c86:	4413      	add	r3, r2
 8000c88:	781b      	ldrb	r3, [r3, #0]
 8000c8a:	461a      	mov	r2, r3
 8000c8c:	490b      	ldr	r1, [pc, #44]	; (8000cbc <tmpPrint+0x64>)
 8000c8e:	f011 fcab 	bl	80125e8 <siprintf>
 8000c92:	7dfb      	ldrb	r3, [r7, #23]
 8000c94:	3301      	adds	r3, #1
 8000c96:	75fb      	strb	r3, [r7, #23]
 8000c98:	7dfa      	ldrb	r2, [r7, #23]
 8000c9a:	79fb      	ldrb	r3, [r7, #7]
 8000c9c:	429a      	cmp	r2, r3
 8000c9e:	d3ea      	bcc.n	8000c76 <tmpPrint+0x1e>
		Report(0, "\t\t%s\r\n", tmpChar);
 8000ca0:	4a04      	ldr	r2, [pc, #16]	; (8000cb4 <tmpPrint+0x5c>)
 8000ca2:	4907      	ldr	r1, [pc, #28]	; (8000cc0 <tmpPrint+0x68>)
 8000ca4:	2000      	movs	r0, #0
 8000ca6:	f001 fdc7 	bl	8002838 <Report>
	}
 8000caa:	bf00      	nop
 8000cac:	3718      	adds	r7, #24
 8000cae:	46bd      	mov	sp, r7
 8000cb0:	bd80      	pop	{r7, pc}
 8000cb2:	bf00      	nop
 8000cb4:	20000160 	.word	0x20000160
 8000cb8:	08013194 	.word	0x08013194
 8000cbc:	080131a0 	.word	0x080131a0
 8000cc0:	080131a8 	.word	0x080131a8

08000cc4 <io_nand_init>:
	return (blk * chipConf.BlockSize) / chipConf.PageSize;
}
*/
//-------------------------------------------------------------------------------------------
void io_nand_init(NAND_HandleTypeDef *hnand)
{
 8000cc4:	b5b0      	push	{r4, r5, r7, lr}
 8000cc6:	b082      	sub	sp, #8
 8000cc8:	af00      	add	r7, sp, #0
 8000cca:	6078      	str	r0, [r7, #4]

#if (USE_HAL_NAND_REGISTER_CALLBACKS == 1)
    if (HAL_NAND_RegisterCallback(hnand, HAL_NAND_IT_CB_ID, HAL_NAND_ITCallback) == HAL_ERROR) devError |= devNAND;
#endif

    if (NAND_Read_ID(hnand, &nandID) == HAL_OK) {//read ID information from chip
 8000ccc:	491c      	ldr	r1, [pc, #112]	; (8000d40 <io_nand_init+0x7c>)
 8000cce:	6878      	ldr	r0, [r7, #4]
 8000cd0:	f000 f864 	bl	8000d9c <NAND_Read_ID>
 8000cd4:	4603      	mov	r3, r0
 8000cd6:	2b00      	cmp	r3, #0
 8000cd8:	d12e      	bne.n	8000d38 <io_nand_init+0x74>

    	nandState = HAL_NAND_GetState(hnand);
 8000cda:	6878      	ldr	r0, [r7, #4]
 8000cdc:	f00a f8f5 	bl	800aeca <HAL_NAND_GetState>
 8000ce0:	4603      	mov	r3, r0
 8000ce2:	461a      	mov	r2, r3
 8000ce4:	4b17      	ldr	r3, [pc, #92]	; (8000d44 <io_nand_init+0x80>)
 8000ce6:	701a      	strb	r2, [r3, #0]

    	memcpy((uint8_t *)&chipConf, (uint8_t *)&hnand->Config, sizeof(s_chipConf));
 8000ce8:	687b      	ldr	r3, [r7, #4]
 8000cea:	f103 0224 	add.w	r2, r3, #36	; 0x24
 8000cee:	4b16      	ldr	r3, [pc, #88]	; (8000d48 <io_nand_init+0x84>)
 8000cf0:	6810      	ldr	r0, [r2, #0]
 8000cf2:	6851      	ldr	r1, [r2, #4]
 8000cf4:	6895      	ldr	r5, [r2, #8]
 8000cf6:	68d4      	ldr	r4, [r2, #12]
 8000cf8:	6018      	str	r0, [r3, #0]
 8000cfa:	6059      	str	r1, [r3, #4]
 8000cfc:	609d      	str	r5, [r3, #8]
 8000cfe:	60dc      	str	r4, [r3, #12]
 8000d00:	6910      	ldr	r0, [r2, #16]
 8000d02:	6951      	ldr	r1, [r2, #20]
 8000d04:	6118      	str	r0, [r3, #16]
 8000d06:	6159      	str	r1, [r3, #20]
    	chipConf.PlaneSize *= chipConf.BlockNbr;
 8000d08:	4b0f      	ldr	r3, [pc, #60]	; (8000d48 <io_nand_init+0x84>)
 8000d0a:	695b      	ldr	r3, [r3, #20]
 8000d0c:	4a0e      	ldr	r2, [pc, #56]	; (8000d48 <io_nand_init+0x84>)
 8000d0e:	68d2      	ldr	r2, [r2, #12]
 8000d10:	fb02 f303 	mul.w	r3, r2, r3
 8000d14:	4a0c      	ldr	r2, [pc, #48]	; (8000d48 <io_nand_init+0x84>)
 8000d16:	6153      	str	r3, [r2, #20]

    	total_pages = chipConf.BlockSize * chipConf.BlockNbr;
 8000d18:	4b0b      	ldr	r3, [pc, #44]	; (8000d48 <io_nand_init+0x84>)
 8000d1a:	689b      	ldr	r3, [r3, #8]
 8000d1c:	4a0a      	ldr	r2, [pc, #40]	; (8000d48 <io_nand_init+0x84>)
 8000d1e:	68d2      	ldr	r2, [r2, #12]
 8000d20:	fb02 f303 	mul.w	r3, r2, r3
 8000d24:	4a09      	ldr	r2, [pc, #36]	; (8000d4c <io_nand_init+0x88>)
 8000d26:	6013      	str	r3, [r2, #0]
    	total_bytes = total_pages * chipConf.PageSize;//chipConf.PlaneSize;
 8000d28:	4b07      	ldr	r3, [pc, #28]	; (8000d48 <io_nand_init+0x84>)
 8000d2a:	681b      	ldr	r3, [r3, #0]
 8000d2c:	4a07      	ldr	r2, [pc, #28]	; (8000d4c <io_nand_init+0x88>)
 8000d2e:	6812      	ldr	r2, [r2, #0]
 8000d30:	fb02 f303 	mul.w	r3, r2, r3
 8000d34:	4a06      	ldr	r2, [pc, #24]	; (8000d50 <io_nand_init+0x8c>)
 8000d36:	6013      	str	r3, [r2, #0]

    }

}
 8000d38:	bf00      	nop
 8000d3a:	3708      	adds	r7, #8
 8000d3c:	46bd      	mov	sp, r7
 8000d3e:	bdb0      	pop	{r4, r5, r7, pc}
 8000d40:	200014a8 	.word	0x200014a8
 8000d44:	20000081 	.word	0x20000081
 8000d48:	200014b0 	.word	0x200014b0
 8000d4c:	20001488 	.word	0x20001488
 8000d50:	2000148c 	.word	0x2000148c

08000d54 <io_nand_get_page_size>:
//-------------------------------------------------------------------------------------------
uint32_t io_nand_get_page_size(void)
{
 8000d54:	b480      	push	{r7}
 8000d56:	af00      	add	r7, sp, #0
    return chipConf.PageSize;
 8000d58:	4b03      	ldr	r3, [pc, #12]	; (8000d68 <io_nand_get_page_size+0x14>)
 8000d5a:	681b      	ldr	r3, [r3, #0]
}
 8000d5c:	4618      	mov	r0, r3
 8000d5e:	46bd      	mov	sp, r7
 8000d60:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000d64:	4770      	bx	lr
 8000d66:	bf00      	nop
 8000d68:	200014b0 	.word	0x200014b0

08000d6c <io_nand_get_block_number>:
uint32_t io_nand_get_block_number(void)
{
 8000d6c:	b480      	push	{r7}
 8000d6e:	af00      	add	r7, sp, #0
	return chipConf.BlockNbr;
 8000d70:	4b03      	ldr	r3, [pc, #12]	; (8000d80 <io_nand_get_block_number+0x14>)
 8000d72:	68db      	ldr	r3, [r3, #12]
}
 8000d74:	4618      	mov	r0, r3
 8000d76:	46bd      	mov	sp, r7
 8000d78:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000d7c:	4770      	bx	lr
 8000d7e:	bf00      	nop
 8000d80:	200014b0 	.word	0x200014b0

08000d84 <io_nand_get_block_size>:
uint32_t io_nand_get_block_size(void)
{
 8000d84:	b480      	push	{r7}
 8000d86:	af00      	add	r7, sp, #0
	return chipConf.BlockSize;
 8000d88:	4b03      	ldr	r3, [pc, #12]	; (8000d98 <io_nand_get_block_size+0x14>)
 8000d8a:	689b      	ldr	r3, [r3, #8]
}
 8000d8c:	4618      	mov	r0, r3
 8000d8e:	46bd      	mov	sp, r7
 8000d90:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000d94:	4770      	bx	lr
 8000d96:	bf00      	nop
 8000d98:	200014b0 	.word	0x200014b0

08000d9c <NAND_Read_ID>:
{
	return chipConf.PlaneSize;
}
//-----------------------------------------------------------------------------------------
HAL_StatusTypeDef NAND_Read_ID(NAND_HandleTypeDef *hnand, NAND_IDsTypeDef *pNAND_ID)
{
 8000d9c:	b480      	push	{r7}
 8000d9e:	b085      	sub	sp, #20
 8000da0:	af00      	add	r7, sp, #0
 8000da2:	6078      	str	r0, [r7, #4]
 8000da4:	6039      	str	r1, [r7, #0]

	if (hnand->State == HAL_NAND_STATE_BUSY) {
 8000da6:	687b      	ldr	r3, [r7, #4]
 8000da8:	f893 3021 	ldrb.w	r3, [r3, #33]	; 0x21
 8000dac:	b2db      	uxtb	r3, r3
 8000dae:	2b02      	cmp	r3, #2
 8000db0:	d101      	bne.n	8000db6 <NAND_Read_ID+0x1a>

		return HAL_BUSY;
 8000db2:	2302      	movs	r3, #2
 8000db4:	e059      	b.n	8000e6a <NAND_Read_ID+0xce>

	} else if (hnand->State == HAL_NAND_STATE_READY) {
 8000db6:	687b      	ldr	r3, [r7, #4]
 8000db8:	f893 3021 	ldrb.w	r3, [r3, #33]	; 0x21
 8000dbc:	b2db      	uxtb	r3, r3
 8000dbe:	2b01      	cmp	r3, #1
 8000dc0:	d152      	bne.n	8000e68 <NAND_Read_ID+0xcc>

		__HAL_LOCK(hnand);
 8000dc2:	687b      	ldr	r3, [r7, #4]
 8000dc4:	f893 3020 	ldrb.w	r3, [r3, #32]
 8000dc8:	2b01      	cmp	r3, #1
 8000dca:	d101      	bne.n	8000dd0 <NAND_Read_ID+0x34>
 8000dcc:	2302      	movs	r3, #2
 8000dce:	e04c      	b.n	8000e6a <NAND_Read_ID+0xce>
 8000dd0:	687b      	ldr	r3, [r7, #4]
 8000dd2:	2201      	movs	r2, #1
 8000dd4:	f883 2020 	strb.w	r2, [r3, #32]
	    hnand->State = HAL_NAND_STATE_BUSY;
 8000dd8:	687b      	ldr	r3, [r7, #4]
 8000dda:	2202      	movs	r2, #2
 8000ddc:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21
	    	devAdr = NAND_DEVICE1;
	    } else {
	    	devAdr = NAND_DEVICE2;
	    }
#else
	    devAdr = NAND_DEVICE;//MY_NAND_DEVICE;
 8000de0:	4b25      	ldr	r3, [pc, #148]	; (8000e78 <NAND_Read_ID+0xdc>)
 8000de2:	f04f 42e0 	mov.w	r2, #1879048192	; 0x70000000
 8000de6:	601a      	str	r2, [r3, #0]
#endif

	    /* Send Read ID command sequence */
	    *(__IO uint8_t *)((uint32_t)(devAdr | CMD_AREA))  = NAND_CMD_READID;
 8000de8:	4b23      	ldr	r3, [pc, #140]	; (8000e78 <NAND_Read_ID+0xdc>)
 8000dea:	681b      	ldr	r3, [r3, #0]
 8000dec:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8000df0:	2290      	movs	r2, #144	; 0x90
 8000df2:	701a      	strb	r2, [r3, #0]
  \details Acts as a special kind of Data Memory Barrier.
           It completes when all explicit memory accesses before this instruction complete.
 */
__STATIC_FORCEINLINE void __DSB(void)
{
  __ASM volatile ("dsb 0xF":::"memory");
 8000df4:	f3bf 8f4f 	dsb	sy
}
 8000df8:	bf00      	nop
	    __DSB();
	    *(__IO uint8_t *)((uint32_t)(devAdr | ADDR_AREA)) = 0x00;
 8000dfa:	4b1f      	ldr	r3, [pc, #124]	; (8000e78 <NAND_Read_ID+0xdc>)
 8000dfc:	681b      	ldr	r3, [r3, #0]
 8000dfe:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8000e02:	2200      	movs	r2, #0
 8000e04:	701a      	strb	r2, [r3, #0]
  __ASM volatile ("dsb 0xF":::"memory");
 8000e06:	f3bf 8f4f 	dsb	sy
}
 8000e0a:	bf00      	nop
	    __DSB();

	    /* Read the electronic signature from NAND flash */
	    if (hnand->Init.MemoryDataWidth == FSMC_NAND_PCC_MEM_BUS_WIDTH_8) {
 8000e0c:	687b      	ldr	r3, [r7, #4]
 8000e0e:	68db      	ldr	r3, [r3, #12]
 8000e10:	2b00      	cmp	r3, #0
 8000e12:	d123      	bne.n	8000e5c <NAND_Read_ID+0xc0>
	    	__IO uint32_t data  = *(__IO uint32_t *)devAdr;
 8000e14:	4b18      	ldr	r3, [pc, #96]	; (8000e78 <NAND_Read_ID+0xdc>)
 8000e16:	681b      	ldr	r3, [r3, #0]
 8000e18:	681b      	ldr	r3, [r3, #0]
 8000e1a:	60fb      	str	r3, [r7, #12]
	    	__IO uint32_t data1 = *((__IO uint32_t *)devAdr + 4);
 8000e1c:	4b16      	ldr	r3, [pc, #88]	; (8000e78 <NAND_Read_ID+0xdc>)
 8000e1e:	681b      	ldr	r3, [r3, #0]
 8000e20:	3310      	adds	r3, #16
 8000e22:	681b      	ldr	r3, [r3, #0]
 8000e24:	60bb      	str	r3, [r7, #8]

	    	pNAND_ID->Maker_Id   = ADDR_1ST_CYCLE(data);
 8000e26:	68fb      	ldr	r3, [r7, #12]
 8000e28:	b2da      	uxtb	r2, r3
 8000e2a:	683b      	ldr	r3, [r7, #0]
 8000e2c:	701a      	strb	r2, [r3, #0]
	    	pNAND_ID->Device_Id  = ADDR_2ND_CYCLE(data);
 8000e2e:	68fb      	ldr	r3, [r7, #12]
 8000e30:	0a1b      	lsrs	r3, r3, #8
 8000e32:	b2da      	uxtb	r2, r3
 8000e34:	683b      	ldr	r3, [r7, #0]
 8000e36:	705a      	strb	r2, [r3, #1]
	    	pNAND_ID->Third_Id   = ADDR_3RD_CYCLE(data);
 8000e38:	68fb      	ldr	r3, [r7, #12]
 8000e3a:	0c1b      	lsrs	r3, r3, #16
 8000e3c:	b2da      	uxtb	r2, r3
 8000e3e:	683b      	ldr	r3, [r7, #0]
 8000e40:	709a      	strb	r2, [r3, #2]
	    	pNAND_ID->Fourth_Id  = ADDR_4TH_CYCLE(data);
 8000e42:	68fb      	ldr	r3, [r7, #12]
 8000e44:	0e1b      	lsrs	r3, r3, #24
 8000e46:	b2da      	uxtb	r2, r3
 8000e48:	683b      	ldr	r3, [r7, #0]
 8000e4a:	70da      	strb	r2, [r3, #3]
	    	pNAND_ID->Plane_Id   = ADDR_1ST_CYCLE(data1);
 8000e4c:	68bb      	ldr	r3, [r7, #8]
 8000e4e:	b2da      	uxtb	r2, r3
 8000e50:	683b      	ldr	r3, [r7, #0]
 8000e52:	711a      	strb	r2, [r3, #4]


	    	hnand->State = HAL_NAND_STATE_READY;
 8000e54:	687b      	ldr	r3, [r7, #4]
 8000e56:	2201      	movs	r2, #1
 8000e58:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21
	    }

	    __HAL_UNLOCK(hnand);
 8000e5c:	687b      	ldr	r3, [r7, #4]
 8000e5e:	2200      	movs	r2, #0
 8000e60:	f883 2020 	strb.w	r2, [r3, #32]

	} else {
	    return HAL_ERROR;
	}

	return HAL_OK;
 8000e64:	2300      	movs	r3, #0
 8000e66:	e000      	b.n	8000e6a <NAND_Read_ID+0xce>
	    return HAL_ERROR;
 8000e68:	2301      	movs	r3, #1
}
 8000e6a:	4618      	mov	r0, r3
 8000e6c:	3714      	adds	r7, #20
 8000e6e:	46bd      	mov	sp, r7
 8000e70:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000e74:	4770      	bx	lr
 8000e76:	bf00      	nop
 8000e78:	20001490 	.word	0x20001490

08000e7c <io_nand_read_8b>:
//-----------------------------------------------------------------------------------------
uint32_t io_nand_read_8b (uint32_t addr, uint8_t *pBuffer, uint32_t size, uint32_t offset)
{
 8000e7c:	b580      	push	{r7, lr}
 8000e7e:	b090      	sub	sp, #64	; 0x40
 8000e80:	af04      	add	r7, sp, #16
 8000e82:	60f8      	str	r0, [r7, #12]
 8000e84:	60b9      	str	r1, [r7, #8]
 8000e86:	607a      	str	r2, [r7, #4]
 8000e88:	603b      	str	r3, [r7, #0]
NAND_AddressTypeDef Address = io_uint32_to_flash_adr(addr);
 8000e8a:	f107 0310 	add.w	r3, r7, #16
 8000e8e:	68f9      	ldr	r1, [r7, #12]
 8000e90:	4618      	mov	r0, r3
 8000e92:	f000 fcdd 	bl	8001850 <io_uint32_to_flash_adr>


    if (nandPort->State == HAL_NAND_STATE_BUSY) return HAL_BUSY;
 8000e96:	4b6a      	ldr	r3, [pc, #424]	; (8001040 <io_nand_read_8b+0x1c4>)
 8000e98:	681b      	ldr	r3, [r3, #0]
 8000e9a:	f893 3021 	ldrb.w	r3, [r3, #33]	; 0x21
 8000e9e:	b2db      	uxtb	r3, r3
 8000ea0:	2b02      	cmp	r3, #2
 8000ea2:	d101      	bne.n	8000ea8 <io_nand_read_8b+0x2c>
 8000ea4:	2302      	movs	r3, #2
 8000ea6:	e1d6      	b.n	8001256 <io_nand_read_8b+0x3da>

    __HAL_LOCK(nandPort);
 8000ea8:	4b65      	ldr	r3, [pc, #404]	; (8001040 <io_nand_read_8b+0x1c4>)
 8000eaa:	681b      	ldr	r3, [r3, #0]
 8000eac:	f893 3020 	ldrb.w	r3, [r3, #32]
 8000eb0:	2b01      	cmp	r3, #1
 8000eb2:	d101      	bne.n	8000eb8 <io_nand_read_8b+0x3c>
 8000eb4:	2302      	movs	r3, #2
 8000eb6:	e1ce      	b.n	8001256 <io_nand_read_8b+0x3da>
 8000eb8:	4b61      	ldr	r3, [pc, #388]	; (8001040 <io_nand_read_8b+0x1c4>)
 8000eba:	681b      	ldr	r3, [r3, #0]
 8000ebc:	2201      	movs	r2, #1
 8000ebe:	f883 2020 	strb.w	r2, [r3, #32]
    nandPort->State = HAL_NAND_STATE_BUSY;
 8000ec2:	4b5f      	ldr	r3, [pc, #380]	; (8001040 <io_nand_read_8b+0x1c4>)
 8000ec4:	681b      	ldr	r3, [r3, #0]
 8000ec6:	2202      	movs	r2, #2
 8000ec8:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21

    uint32_t deviceaddress = devAdr;
 8000ecc:	4b5d      	ldr	r3, [pc, #372]	; (8001044 <io_nand_read_8b+0x1c8>)
 8000ece:	681b      	ldr	r3, [r3, #0]
 8000ed0:	627b      	str	r3, [r7, #36]	; 0x24
    uint32_t nandaddress = ARRAY_ADDRESS(&Address, nandPort);
 8000ed2:	8a3b      	ldrh	r3, [r7, #16]
 8000ed4:	4619      	mov	r1, r3
 8000ed6:	8abb      	ldrh	r3, [r7, #20]
 8000ed8:	461a      	mov	r2, r3
 8000eda:	8a7b      	ldrh	r3, [r7, #18]
 8000edc:	4618      	mov	r0, r3
 8000ede:	4b58      	ldr	r3, [pc, #352]	; (8001040 <io_nand_read_8b+0x1c4>)
 8000ee0:	681b      	ldr	r3, [r3, #0]
 8000ee2:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8000ee4:	fb00 f303 	mul.w	r3, r0, r3
 8000ee8:	4413      	add	r3, r2
 8000eea:	4a55      	ldr	r2, [pc, #340]	; (8001040 <io_nand_read_8b+0x1c4>)
 8000eec:	6812      	ldr	r2, [r2, #0]
 8000eee:	6ad2      	ldr	r2, [r2, #44]	; 0x2c
 8000ef0:	fb02 f303 	mul.w	r3, r2, r3
 8000ef4:	440b      	add	r3, r1
 8000ef6:	623b      	str	r3, [r7, #32]

    if (dbg > logOn)
 8000ef8:	4b53      	ldr	r3, [pc, #332]	; (8001048 <io_nand_read_8b+0x1cc>)
 8000efa:	781b      	ldrb	r3, [r3, #0]
 8000efc:	2b01      	cmp	r3, #1
 8000efe:	d90b      	bls.n	8000f18 <io_nand_read_8b+0x9c>
    	    	Report(1, "[%s] nand_adr:0x%X page:%lu plane:%lu block:%lu\r\n",
    	    		      __func__, nandaddress, Address.Page, Address.Plane, Address.Block);
 8000f00:	8a3b      	ldrh	r3, [r7, #16]
 8000f02:	8a7a      	ldrh	r2, [r7, #18]
 8000f04:	8ab9      	ldrh	r1, [r7, #20]
    	    	Report(1, "[%s] nand_adr:0x%X page:%lu plane:%lu block:%lu\r\n",
 8000f06:	9102      	str	r1, [sp, #8]
 8000f08:	9201      	str	r2, [sp, #4]
 8000f0a:	9300      	str	r3, [sp, #0]
 8000f0c:	6a3b      	ldr	r3, [r7, #32]
 8000f0e:	4a4f      	ldr	r2, [pc, #316]	; (800104c <io_nand_read_8b+0x1d0>)
 8000f10:	494f      	ldr	r1, [pc, #316]	; (8001050 <io_nand_read_8b+0x1d4>)
 8000f12:	2001      	movs	r0, #1
 8000f14:	f001 fc90 	bl	8002838 <Report>

#ifdef SET_NAND_CMD
    bool tflag = true;
 8000f18:	2301      	movs	r3, #1
 8000f1a:	77fb      	strb	r3, [r7, #31]
    memset(tmpBuf, 0, sizeof(tmpBuf));
 8000f1c:	2220      	movs	r2, #32
 8000f1e:	2100      	movs	r1, #0
 8000f20:	484c      	ldr	r0, [pc, #304]	; (8001054 <io_nand_read_8b+0x1d8>)
 8000f22:	f010 fef9 	bl	8011d18 <memset>
    tmpLen = 0;
 8000f26:	4b4c      	ldr	r3, [pc, #304]	; (8001058 <io_nand_read_8b+0x1dc>)
 8000f28:	2200      	movs	r2, #0
 8000f2a:	701a      	strb	r2, [r3, #0]
#else
    bool tflag = false;
#endif

    *(__IO uint8_t *)((uint32_t)(deviceaddress | CMD_AREA)) = NAND_CMD_AREA_A;
 8000f2c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8000f2e:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8000f32:	2200      	movs	r2, #0
 8000f34:	701a      	strb	r2, [r3, #0]
  __ASM volatile ("dsb 0xF":::"memory");
 8000f36:	f3bf 8f4f 	dsb	sy
}
 8000f3a:	bf00      	nop
    __DSB();

    if (tflag) tmpBuf[tmpLen++] = NAND_CMD_AREA_A;
 8000f3c:	7ffb      	ldrb	r3, [r7, #31]
 8000f3e:	2b00      	cmp	r3, #0
 8000f40:	d009      	beq.n	8000f56 <io_nand_read_8b+0xda>
 8000f42:	4b45      	ldr	r3, [pc, #276]	; (8001058 <io_nand_read_8b+0x1dc>)
 8000f44:	781b      	ldrb	r3, [r3, #0]
 8000f46:	1c5a      	adds	r2, r3, #1
 8000f48:	b2d1      	uxtb	r1, r2
 8000f4a:	4a43      	ldr	r2, [pc, #268]	; (8001058 <io_nand_read_8b+0x1dc>)
 8000f4c:	7011      	strb	r1, [r2, #0]
 8000f4e:	461a      	mov	r2, r3
 8000f50:	4b40      	ldr	r3, [pc, #256]	; (8001054 <io_nand_read_8b+0x1d8>)
 8000f52:	2100      	movs	r1, #0
 8000f54:	5499      	strb	r1, [r3, r2]

    // Cards with page size <= 512 bytes
    if ((nandPort->Config.PageSize) <= 512U) {
 8000f56:	4b3a      	ldr	r3, [pc, #232]	; (8001040 <io_nand_read_8b+0x1c4>)
 8000f58:	681b      	ldr	r3, [r3, #0]
 8000f5a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8000f5c:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8000f60:	d87c      	bhi.n	800105c <io_nand_read_8b+0x1e0>
    	*(__IO uint8_t *)((uint32_t)(deviceaddress | ADDR_AREA)) = COLUMN_1ST_CYCLE(offset);
 8000f62:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8000f64:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8000f68:	683a      	ldr	r2, [r7, #0]
 8000f6a:	b2d2      	uxtb	r2, r2
 8000f6c:	701a      	strb	r2, [r3, #0]
  __ASM volatile ("dsb 0xF":::"memory");
 8000f6e:	f3bf 8f4f 	dsb	sy
}
 8000f72:	bf00      	nop
    	__DSB();
    	if (tflag) tmpBuf[tmpLen++] = COLUMN_1ST_CYCLE(offset);;
 8000f74:	7ffb      	ldrb	r3, [r7, #31]
 8000f76:	2b00      	cmp	r3, #0
 8000f78:	d00a      	beq.n	8000f90 <io_nand_read_8b+0x114>
 8000f7a:	4b37      	ldr	r3, [pc, #220]	; (8001058 <io_nand_read_8b+0x1dc>)
 8000f7c:	781b      	ldrb	r3, [r3, #0]
 8000f7e:	1c5a      	adds	r2, r3, #1
 8000f80:	b2d1      	uxtb	r1, r2
 8000f82:	4a35      	ldr	r2, [pc, #212]	; (8001058 <io_nand_read_8b+0x1dc>)
 8000f84:	7011      	strb	r1, [r2, #0]
 8000f86:	461a      	mov	r2, r3
 8000f88:	683b      	ldr	r3, [r7, #0]
 8000f8a:	b2d9      	uxtb	r1, r3
 8000f8c:	4b31      	ldr	r3, [pc, #196]	; (8001054 <io_nand_read_8b+0x1d8>)
 8000f8e:	5499      	strb	r1, [r3, r2]
    	*(__IO uint8_t *)((uint32_t)(deviceaddress | ADDR_AREA)) = ADDR_1ST_CYCLE(nandaddress);
 8000f90:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8000f92:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8000f96:	6a3a      	ldr	r2, [r7, #32]
 8000f98:	b2d2      	uxtb	r2, r2
 8000f9a:	701a      	strb	r2, [r3, #0]
  __ASM volatile ("dsb 0xF":::"memory");
 8000f9c:	f3bf 8f4f 	dsb	sy
}
 8000fa0:	bf00      	nop
    	__DSB();
    	if (tflag) tmpBuf[tmpLen++] = ADDR_1ST_CYCLE(nandaddress);
 8000fa2:	7ffb      	ldrb	r3, [r7, #31]
 8000fa4:	2b00      	cmp	r3, #0
 8000fa6:	d00a      	beq.n	8000fbe <io_nand_read_8b+0x142>
 8000fa8:	4b2b      	ldr	r3, [pc, #172]	; (8001058 <io_nand_read_8b+0x1dc>)
 8000faa:	781b      	ldrb	r3, [r3, #0]
 8000fac:	1c5a      	adds	r2, r3, #1
 8000fae:	b2d1      	uxtb	r1, r2
 8000fb0:	4a29      	ldr	r2, [pc, #164]	; (8001058 <io_nand_read_8b+0x1dc>)
 8000fb2:	7011      	strb	r1, [r2, #0]
 8000fb4:	461a      	mov	r2, r3
 8000fb6:	6a3b      	ldr	r3, [r7, #32]
 8000fb8:	b2d9      	uxtb	r1, r3
 8000fba:	4b26      	ldr	r3, [pc, #152]	; (8001054 <io_nand_read_8b+0x1d8>)
 8000fbc:	5499      	strb	r1, [r3, r2]
    	*(__IO uint8_t *)((uint32_t)(deviceaddress | ADDR_AREA)) = ADDR_2ND_CYCLE(nandaddress);
 8000fbe:	6a3b      	ldr	r3, [r7, #32]
 8000fc0:	0a1a      	lsrs	r2, r3, #8
 8000fc2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8000fc4:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8000fc8:	b2d2      	uxtb	r2, r2
 8000fca:	701a      	strb	r2, [r3, #0]
  __ASM volatile ("dsb 0xF":::"memory");
 8000fcc:	f3bf 8f4f 	dsb	sy
}
 8000fd0:	bf00      	nop
    	__DSB();
    	if (tflag) tmpBuf[tmpLen++] = ADDR_2ND_CYCLE(nandaddress);
 8000fd2:	7ffb      	ldrb	r3, [r7, #31]
 8000fd4:	2b00      	cmp	r3, #0
 8000fd6:	d00b      	beq.n	8000ff0 <io_nand_read_8b+0x174>
 8000fd8:	6a3b      	ldr	r3, [r7, #32]
 8000fda:	0a19      	lsrs	r1, r3, #8
 8000fdc:	4b1e      	ldr	r3, [pc, #120]	; (8001058 <io_nand_read_8b+0x1dc>)
 8000fde:	781b      	ldrb	r3, [r3, #0]
 8000fe0:	1c5a      	adds	r2, r3, #1
 8000fe2:	b2d0      	uxtb	r0, r2
 8000fe4:	4a1c      	ldr	r2, [pc, #112]	; (8001058 <io_nand_read_8b+0x1dc>)
 8000fe6:	7010      	strb	r0, [r2, #0]
 8000fe8:	461a      	mov	r2, r3
 8000fea:	b2c9      	uxtb	r1, r1
 8000fec:	4b19      	ldr	r3, [pc, #100]	; (8001054 <io_nand_read_8b+0x1d8>)
 8000fee:	5499      	strb	r1, [r3, r2]
        if ((nandPort->Config.BlockSize * nandPort->Config.BlockNbr) > 65535U) {
 8000ff0:	4b13      	ldr	r3, [pc, #76]	; (8001040 <io_nand_read_8b+0x1c4>)
 8000ff2:	681b      	ldr	r3, [r3, #0]
 8000ff4:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8000ff6:	4a12      	ldr	r2, [pc, #72]	; (8001040 <io_nand_read_8b+0x1c4>)
 8000ff8:	6812      	ldr	r2, [r2, #0]
 8000ffa:	6b12      	ldr	r2, [r2, #48]	; 0x30
 8000ffc:	fb02 f303 	mul.w	r3, r2, r3
 8001000:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8001004:	f0c0 80ae 	bcc.w	8001164 <io_nand_read_8b+0x2e8>
			*(__IO uint8_t *)((uint32_t)(deviceaddress | ADDR_AREA)) = ADDR_3RD_CYCLE(nandaddress);
 8001008:	6a3b      	ldr	r3, [r7, #32]
 800100a:	0c1a      	lsrs	r2, r3, #16
 800100c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800100e:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8001012:	b2d2      	uxtb	r2, r2
 8001014:	701a      	strb	r2, [r3, #0]
  __ASM volatile ("dsb 0xF":::"memory");
 8001016:	f3bf 8f4f 	dsb	sy
}
 800101a:	bf00      	nop
			__DSB();
			if (tflag) tmpBuf[tmpLen++] = ADDR_3RD_CYCLE(nandaddress);
 800101c:	7ffb      	ldrb	r3, [r7, #31]
 800101e:	2b00      	cmp	r3, #0
 8001020:	f000 80a0 	beq.w	8001164 <io_nand_read_8b+0x2e8>
 8001024:	6a3b      	ldr	r3, [r7, #32]
 8001026:	0c19      	lsrs	r1, r3, #16
 8001028:	4b0b      	ldr	r3, [pc, #44]	; (8001058 <io_nand_read_8b+0x1dc>)
 800102a:	781b      	ldrb	r3, [r3, #0]
 800102c:	1c5a      	adds	r2, r3, #1
 800102e:	b2d0      	uxtb	r0, r2
 8001030:	4a09      	ldr	r2, [pc, #36]	; (8001058 <io_nand_read_8b+0x1dc>)
 8001032:	7010      	strb	r0, [r2, #0]
 8001034:	461a      	mov	r2, r3
 8001036:	b2c9      	uxtb	r1, r1
 8001038:	4b06      	ldr	r3, [pc, #24]	; (8001054 <io_nand_read_8b+0x1d8>)
 800103a:	5499      	strb	r1, [r3, r2]
 800103c:	e092      	b.n	8001164 <io_nand_read_8b+0x2e8>
 800103e:	bf00      	nop
 8001040:	20000074 	.word	0x20000074
 8001044:	20001490 	.word	0x20001490
 8001048:	20000062 	.word	0x20000062
 800104c:	08016bcc 	.word	0x08016bcc
 8001050:	080131b0 	.word	0x080131b0
 8001054:	2000013c 	.word	0x2000013c
 8001058:	2000015c 	.word	0x2000015c
        }
    } else {// (hnand->Config.PageSize) > 512
    	*(__IO uint8_t *)((uint32_t)(deviceaddress | ADDR_AREA)) = COLUMN_1ST_CYCLE(offset);
 800105c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800105e:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8001062:	683a      	ldr	r2, [r7, #0]
 8001064:	b2d2      	uxtb	r2, r2
 8001066:	701a      	strb	r2, [r3, #0]
  __ASM volatile ("dsb 0xF":::"memory");
 8001068:	f3bf 8f4f 	dsb	sy
}
 800106c:	bf00      	nop
    	__DSB();
    	if (tflag) tmpBuf[tmpLen++] = COLUMN_1ST_CYCLE(offset);
 800106e:	7ffb      	ldrb	r3, [r7, #31]
 8001070:	2b00      	cmp	r3, #0
 8001072:	d00a      	beq.n	800108a <io_nand_read_8b+0x20e>
 8001074:	4b7a      	ldr	r3, [pc, #488]	; (8001260 <io_nand_read_8b+0x3e4>)
 8001076:	781b      	ldrb	r3, [r3, #0]
 8001078:	1c5a      	adds	r2, r3, #1
 800107a:	b2d1      	uxtb	r1, r2
 800107c:	4a78      	ldr	r2, [pc, #480]	; (8001260 <io_nand_read_8b+0x3e4>)
 800107e:	7011      	strb	r1, [r2, #0]
 8001080:	461a      	mov	r2, r3
 8001082:	683b      	ldr	r3, [r7, #0]
 8001084:	b2d9      	uxtb	r1, r3
 8001086:	4b77      	ldr	r3, [pc, #476]	; (8001264 <io_nand_read_8b+0x3e8>)
 8001088:	5499      	strb	r1, [r3, r2]
    	*(__IO uint8_t *)((uint32_t)(deviceaddress | ADDR_AREA)) = COLUMN_2ND_CYCLE(offset);
 800108a:	683b      	ldr	r3, [r7, #0]
 800108c:	0a1a      	lsrs	r2, r3, #8
 800108e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001090:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8001094:	b2d2      	uxtb	r2, r2
 8001096:	701a      	strb	r2, [r3, #0]
  __ASM volatile ("dsb 0xF":::"memory");
 8001098:	f3bf 8f4f 	dsb	sy
}
 800109c:	bf00      	nop
    	__DSB();
    	if (tflag) tmpBuf[tmpLen++] = COLUMN_2ND_CYCLE(offset);
 800109e:	7ffb      	ldrb	r3, [r7, #31]
 80010a0:	2b00      	cmp	r3, #0
 80010a2:	d00b      	beq.n	80010bc <io_nand_read_8b+0x240>
 80010a4:	683b      	ldr	r3, [r7, #0]
 80010a6:	0a19      	lsrs	r1, r3, #8
 80010a8:	4b6d      	ldr	r3, [pc, #436]	; (8001260 <io_nand_read_8b+0x3e4>)
 80010aa:	781b      	ldrb	r3, [r3, #0]
 80010ac:	1c5a      	adds	r2, r3, #1
 80010ae:	b2d0      	uxtb	r0, r2
 80010b0:	4a6b      	ldr	r2, [pc, #428]	; (8001260 <io_nand_read_8b+0x3e4>)
 80010b2:	7010      	strb	r0, [r2, #0]
 80010b4:	461a      	mov	r2, r3
 80010b6:	b2c9      	uxtb	r1, r1
 80010b8:	4b6a      	ldr	r3, [pc, #424]	; (8001264 <io_nand_read_8b+0x3e8>)
 80010ba:	5499      	strb	r1, [r3, r2]
    	*(__IO uint8_t *)((uint32_t)(deviceaddress | ADDR_AREA)) = ADDR_1ST_CYCLE(nandaddress);
 80010bc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80010be:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 80010c2:	6a3a      	ldr	r2, [r7, #32]
 80010c4:	b2d2      	uxtb	r2, r2
 80010c6:	701a      	strb	r2, [r3, #0]
  __ASM volatile ("dsb 0xF":::"memory");
 80010c8:	f3bf 8f4f 	dsb	sy
}
 80010cc:	bf00      	nop
    	__DSB();
    	if (tflag) tmpBuf[tmpLen++] = ADDR_1ST_CYCLE(nandaddress);
 80010ce:	7ffb      	ldrb	r3, [r7, #31]
 80010d0:	2b00      	cmp	r3, #0
 80010d2:	d00a      	beq.n	80010ea <io_nand_read_8b+0x26e>
 80010d4:	4b62      	ldr	r3, [pc, #392]	; (8001260 <io_nand_read_8b+0x3e4>)
 80010d6:	781b      	ldrb	r3, [r3, #0]
 80010d8:	1c5a      	adds	r2, r3, #1
 80010da:	b2d1      	uxtb	r1, r2
 80010dc:	4a60      	ldr	r2, [pc, #384]	; (8001260 <io_nand_read_8b+0x3e4>)
 80010de:	7011      	strb	r1, [r2, #0]
 80010e0:	461a      	mov	r2, r3
 80010e2:	6a3b      	ldr	r3, [r7, #32]
 80010e4:	b2d9      	uxtb	r1, r3
 80010e6:	4b5f      	ldr	r3, [pc, #380]	; (8001264 <io_nand_read_8b+0x3e8>)
 80010e8:	5499      	strb	r1, [r3, r2]
    	*(__IO uint8_t *)((uint32_t)(deviceaddress | ADDR_AREA)) = ADDR_2ND_CYCLE(nandaddress);
 80010ea:	6a3b      	ldr	r3, [r7, #32]
 80010ec:	0a1a      	lsrs	r2, r3, #8
 80010ee:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80010f0:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 80010f4:	b2d2      	uxtb	r2, r2
 80010f6:	701a      	strb	r2, [r3, #0]
  __ASM volatile ("dsb 0xF":::"memory");
 80010f8:	f3bf 8f4f 	dsb	sy
}
 80010fc:	bf00      	nop
    	__DSB();
    	if (tflag) tmpBuf[tmpLen++] = ADDR_2ND_CYCLE(nandaddress);
 80010fe:	7ffb      	ldrb	r3, [r7, #31]
 8001100:	2b00      	cmp	r3, #0
 8001102:	d00b      	beq.n	800111c <io_nand_read_8b+0x2a0>
 8001104:	6a3b      	ldr	r3, [r7, #32]
 8001106:	0a19      	lsrs	r1, r3, #8
 8001108:	4b55      	ldr	r3, [pc, #340]	; (8001260 <io_nand_read_8b+0x3e4>)
 800110a:	781b      	ldrb	r3, [r3, #0]
 800110c:	1c5a      	adds	r2, r3, #1
 800110e:	b2d0      	uxtb	r0, r2
 8001110:	4a53      	ldr	r2, [pc, #332]	; (8001260 <io_nand_read_8b+0x3e4>)
 8001112:	7010      	strb	r0, [r2, #0]
 8001114:	461a      	mov	r2, r3
 8001116:	b2c9      	uxtb	r1, r1
 8001118:	4b52      	ldr	r3, [pc, #328]	; (8001264 <io_nand_read_8b+0x3e8>)
 800111a:	5499      	strb	r1, [r3, r2]
    	if ((nandPort->Config.BlockSize * nandPort->Config.BlockNbr) > 65535U) {
 800111c:	4b52      	ldr	r3, [pc, #328]	; (8001268 <io_nand_read_8b+0x3ec>)
 800111e:	681b      	ldr	r3, [r3, #0]
 8001120:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001122:	4a51      	ldr	r2, [pc, #324]	; (8001268 <io_nand_read_8b+0x3ec>)
 8001124:	6812      	ldr	r2, [r2, #0]
 8001126:	6b12      	ldr	r2, [r2, #48]	; 0x30
 8001128:	fb02 f303 	mul.w	r3, r2, r3
 800112c:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8001130:	d318      	bcc.n	8001164 <io_nand_read_8b+0x2e8>
    		*(__IO uint8_t *)((uint32_t)(deviceaddress | ADDR_AREA)) = ADDR_3RD_CYCLE(nandaddress);
 8001132:	6a3b      	ldr	r3, [r7, #32]
 8001134:	0c1a      	lsrs	r2, r3, #16
 8001136:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001138:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 800113c:	b2d2      	uxtb	r2, r2
 800113e:	701a      	strb	r2, [r3, #0]
  __ASM volatile ("dsb 0xF":::"memory");
 8001140:	f3bf 8f4f 	dsb	sy
}
 8001144:	bf00      	nop
    		__DSB();
    		if (tflag) tmpBuf[tmpLen++] = ADDR_3RD_CYCLE(nandaddress);
 8001146:	7ffb      	ldrb	r3, [r7, #31]
 8001148:	2b00      	cmp	r3, #0
 800114a:	d00b      	beq.n	8001164 <io_nand_read_8b+0x2e8>
 800114c:	6a3b      	ldr	r3, [r7, #32]
 800114e:	0c19      	lsrs	r1, r3, #16
 8001150:	4b43      	ldr	r3, [pc, #268]	; (8001260 <io_nand_read_8b+0x3e4>)
 8001152:	781b      	ldrb	r3, [r3, #0]
 8001154:	1c5a      	adds	r2, r3, #1
 8001156:	b2d0      	uxtb	r0, r2
 8001158:	4a41      	ldr	r2, [pc, #260]	; (8001260 <io_nand_read_8b+0x3e4>)
 800115a:	7010      	strb	r0, [r2, #0]
 800115c:	461a      	mov	r2, r3
 800115e:	b2c9      	uxtb	r1, r1
 8001160:	4b40      	ldr	r3, [pc, #256]	; (8001264 <io_nand_read_8b+0x3e8>)
 8001162:	5499      	strb	r1, [r3, r2]
    	}
    }

    *(__IO uint8_t *)((uint32_t)(deviceaddress | CMD_AREA))  = NAND_CMD_AREA_TRUE1;
 8001164:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001166:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 800116a:	2230      	movs	r2, #48	; 0x30
 800116c:	701a      	strb	r2, [r3, #0]
  __ASM volatile ("dsb 0xF":::"memory");
 800116e:	f3bf 8f4f 	dsb	sy
}
 8001172:	bf00      	nop
    __DSB();
    if (tflag) tmpBuf[tmpLen++] = NAND_CMD_AREA_TRUE1;
 8001174:	7ffb      	ldrb	r3, [r7, #31]
 8001176:	2b00      	cmp	r3, #0
 8001178:	d009      	beq.n	800118e <io_nand_read_8b+0x312>
 800117a:	4b39      	ldr	r3, [pc, #228]	; (8001260 <io_nand_read_8b+0x3e4>)
 800117c:	781b      	ldrb	r3, [r3, #0]
 800117e:	1c5a      	adds	r2, r3, #1
 8001180:	b2d1      	uxtb	r1, r2
 8001182:	4a37      	ldr	r2, [pc, #220]	; (8001260 <io_nand_read_8b+0x3e4>)
 8001184:	7011      	strb	r1, [r2, #0]
 8001186:	461a      	mov	r2, r3
 8001188:	4b36      	ldr	r3, [pc, #216]	; (8001264 <io_nand_read_8b+0x3e8>)
 800118a:	2130      	movs	r1, #48	; 0x30
 800118c:	5499      	strb	r1, [r3, r2]


    uint32_t tickstart = 0U;
 800118e:	2300      	movs	r3, #0
 8001190:	61bb      	str	r3, [r7, #24]
    // Check if an extra command is needed for reading pages
    if (nandPort->Config.ExtraCommandEnable == ENABLE) {
 8001192:	4b35      	ldr	r3, [pc, #212]	; (8001268 <io_nand_read_8b+0x3ec>)
 8001194:	681b      	ldr	r3, [r3, #0]
 8001196:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 800119a:	2b01      	cmp	r3, #1
 800119c:	d134      	bne.n	8001208 <io_nand_read_8b+0x38c>
        tickstart = HAL_GetTick();
 800119e:	f008 fe8f 	bl	8009ec0 <HAL_GetTick>
 80011a2:	61b8      	str	r0, [r7, #24]
        while (HAL_NAND_Read_Status(nandPort) != NAND_READY) {
 80011a4:	e013      	b.n	80011ce <io_nand_read_8b+0x352>
            if((HAL_GetTick() - tickstart ) > NAND_WRITE_TIMEOUT) {
 80011a6:	f008 fe8b 	bl	8009ec0 <HAL_GetTick>
 80011aa:	4602      	mov	r2, r0
 80011ac:	69bb      	ldr	r3, [r7, #24]
 80011ae:	1ad3      	subs	r3, r2, r3
 80011b0:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 80011b4:	d90b      	bls.n	80011ce <io_nand_read_8b+0x352>
            	nandPort->State = HAL_NAND_STATE_ERROR;// Update the NAND controller state
 80011b6:	4b2c      	ldr	r3, [pc, #176]	; (8001268 <io_nand_read_8b+0x3ec>)
 80011b8:	681b      	ldr	r3, [r3, #0]
 80011ba:	2203      	movs	r2, #3
 80011bc:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21
            	__HAL_UNLOCK(nandPort);
 80011c0:	4b29      	ldr	r3, [pc, #164]	; (8001268 <io_nand_read_8b+0x3ec>)
 80011c2:	681b      	ldr	r3, [r3, #0]
 80011c4:	2200      	movs	r2, #0
 80011c6:	f883 2020 	strb.w	r2, [r3, #32]
            	return HAL_TIMEOUT;
 80011ca:	2303      	movs	r3, #3
 80011cc:	e043      	b.n	8001256 <io_nand_read_8b+0x3da>
        while (HAL_NAND_Read_Status(nandPort) != NAND_READY) {
 80011ce:	4b26      	ldr	r3, [pc, #152]	; (8001268 <io_nand_read_8b+0x3ec>)
 80011d0:	681b      	ldr	r3, [r3, #0]
 80011d2:	4618      	mov	r0, r3
 80011d4:	f009 fe87 	bl	800aee6 <HAL_NAND_Read_Status>
 80011d8:	4603      	mov	r3, r0
 80011da:	2b40      	cmp	r3, #64	; 0x40
 80011dc:	d1e3      	bne.n	80011a6 <io_nand_read_8b+0x32a>
            }
        }

        // Go back to read mode
        *(__IO uint8_t *)((uint32_t)(deviceaddress | CMD_AREA)) = NAND_CMD_AREA_A;
 80011de:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80011e0:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80011e4:	2200      	movs	r2, #0
 80011e6:	701a      	strb	r2, [r3, #0]
  __ASM volatile ("dsb 0xF":::"memory");
 80011e8:	f3bf 8f4f 	dsb	sy
}
 80011ec:	bf00      	nop
        __DSB();
        if (tflag) tmpBuf[tmpLen++] = NAND_CMD_AREA_A;
 80011ee:	7ffb      	ldrb	r3, [r7, #31]
 80011f0:	2b00      	cmp	r3, #0
 80011f2:	d009      	beq.n	8001208 <io_nand_read_8b+0x38c>
 80011f4:	4b1a      	ldr	r3, [pc, #104]	; (8001260 <io_nand_read_8b+0x3e4>)
 80011f6:	781b      	ldrb	r3, [r3, #0]
 80011f8:	1c5a      	adds	r2, r3, #1
 80011fa:	b2d1      	uxtb	r1, r2
 80011fc:	4a18      	ldr	r2, [pc, #96]	; (8001260 <io_nand_read_8b+0x3e4>)
 80011fe:	7011      	strb	r1, [r2, #0]
 8001200:	461a      	mov	r2, r3
 8001202:	4b18      	ldr	r3, [pc, #96]	; (8001264 <io_nand_read_8b+0x3e8>)
 8001204:	2100      	movs	r1, #0
 8001206:	5499      	strb	r1, [r3, r2]
    }

    // Get Data into Buffer
    uint8_t *buff = pBuffer;
 8001208:	68bb      	ldr	r3, [r7, #8]
 800120a:	62fb      	str	r3, [r7, #44]	; 0x2c
    for (uint32_t index = 0; index < size; index++) *buff++ = *(uint8_t *)deviceaddress;
 800120c:	2300      	movs	r3, #0
 800120e:	62bb      	str	r3, [r7, #40]	; 0x28
 8001210:	e008      	b.n	8001224 <io_nand_read_8b+0x3a8>
 8001212:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8001214:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8001216:	1c59      	adds	r1, r3, #1
 8001218:	62f9      	str	r1, [r7, #44]	; 0x2c
 800121a:	7812      	ldrb	r2, [r2, #0]
 800121c:	701a      	strb	r2, [r3, #0]
 800121e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8001220:	3301      	adds	r3, #1
 8001222:	62bb      	str	r3, [r7, #40]	; 0x28
 8001224:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8001226:	687b      	ldr	r3, [r7, #4]
 8001228:	429a      	cmp	r2, r3
 800122a:	d3f2      	bcc.n	8001212 <io_nand_read_8b+0x396>

    nandPort->State = HAL_NAND_STATE_READY;
 800122c:	4b0e      	ldr	r3, [pc, #56]	; (8001268 <io_nand_read_8b+0x3ec>)
 800122e:	681b      	ldr	r3, [r3, #0]
 8001230:	2201      	movs	r2, #1
 8001232:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21
    __HAL_UNLOCK(nandPort);
 8001236:	4b0c      	ldr	r3, [pc, #48]	; (8001268 <io_nand_read_8b+0x3ec>)
 8001238:	681b      	ldr	r3, [r3, #0]
 800123a:	2200      	movs	r2, #0
 800123c:	f883 2020 	strb.w	r2, [r3, #32]

    if (tflag) tmpPrint(__func__, tmpBuf, tmpLen);
 8001240:	7ffb      	ldrb	r3, [r7, #31]
 8001242:	2b00      	cmp	r3, #0
 8001244:	d006      	beq.n	8001254 <io_nand_read_8b+0x3d8>
 8001246:	4b06      	ldr	r3, [pc, #24]	; (8001260 <io_nand_read_8b+0x3e4>)
 8001248:	781b      	ldrb	r3, [r3, #0]
 800124a:	461a      	mov	r2, r3
 800124c:	4905      	ldr	r1, [pc, #20]	; (8001264 <io_nand_read_8b+0x3e8>)
 800124e:	4807      	ldr	r0, [pc, #28]	; (800126c <io_nand_read_8b+0x3f0>)
 8001250:	f7ff fd02 	bl	8000c58 <tmpPrint>

    return HAL_OK;
 8001254:	2300      	movs	r3, #0
}
 8001256:	4618      	mov	r0, r3
 8001258:	3730      	adds	r7, #48	; 0x30
 800125a:	46bd      	mov	sp, r7
 800125c:	bd80      	pop	{r7, pc}
 800125e:	bf00      	nop
 8001260:	2000015c 	.word	0x2000015c
 8001264:	2000013c 	.word	0x2000013c
 8001268:	20000074 	.word	0x20000074
 800126c:	08016bcc 	.word	0x08016bcc

08001270 <io_nand_write_8b>:
//-----------------------------------------------------------------------------
uint32_t io_nand_write_8b(uint32_t addr, uint8_t *pBuffer, uint32_t size, uint32_t offset)
{
 8001270:	b580      	push	{r7, lr}
 8001272:	b090      	sub	sp, #64	; 0x40
 8001274:	af04      	add	r7, sp, #16
 8001276:	60f8      	str	r0, [r7, #12]
 8001278:	60b9      	str	r1, [r7, #8]
 800127a:	607a      	str	r2, [r7, #4]
 800127c:	603b      	str	r3, [r7, #0]
NAND_AddressTypeDef Address = io_uint32_to_flash_adr(addr);
 800127e:	f107 0310 	add.w	r3, r7, #16
 8001282:	68f9      	ldr	r1, [r7, #12]
 8001284:	4618      	mov	r0, r3
 8001286:	f000 fae3 	bl	8001850 <io_uint32_to_flash_adr>


    if (nandPort->State == HAL_NAND_STATE_BUSY) return HAL_BUSY;
 800128a:	4b74      	ldr	r3, [pc, #464]	; (800145c <io_nand_write_8b+0x1ec>)
 800128c:	681b      	ldr	r3, [r3, #0]
 800128e:	f893 3021 	ldrb.w	r3, [r3, #33]	; 0x21
 8001292:	b2db      	uxtb	r3, r3
 8001294:	2b02      	cmp	r3, #2
 8001296:	d101      	bne.n	800129c <io_nand_write_8b+0x2c>
 8001298:	2302      	movs	r3, #2
 800129a:	e1d0      	b.n	800163e <io_nand_write_8b+0x3ce>

    __HAL_LOCK(nandPort);
 800129c:	4b6f      	ldr	r3, [pc, #444]	; (800145c <io_nand_write_8b+0x1ec>)
 800129e:	681b      	ldr	r3, [r3, #0]
 80012a0:	f893 3020 	ldrb.w	r3, [r3, #32]
 80012a4:	2b01      	cmp	r3, #1
 80012a6:	d101      	bne.n	80012ac <io_nand_write_8b+0x3c>
 80012a8:	2302      	movs	r3, #2
 80012aa:	e1c8      	b.n	800163e <io_nand_write_8b+0x3ce>
 80012ac:	4b6b      	ldr	r3, [pc, #428]	; (800145c <io_nand_write_8b+0x1ec>)
 80012ae:	681b      	ldr	r3, [r3, #0]
 80012b0:	2201      	movs	r2, #1
 80012b2:	f883 2020 	strb.w	r2, [r3, #32]
    nandPort->State = HAL_NAND_STATE_BUSY;
 80012b6:	4b69      	ldr	r3, [pc, #420]	; (800145c <io_nand_write_8b+0x1ec>)
 80012b8:	681b      	ldr	r3, [r3, #0]
 80012ba:	2202      	movs	r2, #2
 80012bc:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21

    uint32_t deviceaddress = devAdr;
 80012c0:	4b67      	ldr	r3, [pc, #412]	; (8001460 <io_nand_write_8b+0x1f0>)
 80012c2:	681b      	ldr	r3, [r3, #0]
 80012c4:	627b      	str	r3, [r7, #36]	; 0x24
    uint32_t nandaddress = ARRAY_ADDRESS(&Address, nandPort);
 80012c6:	8a3b      	ldrh	r3, [r7, #16]
 80012c8:	4619      	mov	r1, r3
 80012ca:	8abb      	ldrh	r3, [r7, #20]
 80012cc:	461a      	mov	r2, r3
 80012ce:	8a7b      	ldrh	r3, [r7, #18]
 80012d0:	4618      	mov	r0, r3
 80012d2:	4b62      	ldr	r3, [pc, #392]	; (800145c <io_nand_write_8b+0x1ec>)
 80012d4:	681b      	ldr	r3, [r3, #0]
 80012d6:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80012d8:	fb00 f303 	mul.w	r3, r0, r3
 80012dc:	4413      	add	r3, r2
 80012de:	4a5f      	ldr	r2, [pc, #380]	; (800145c <io_nand_write_8b+0x1ec>)
 80012e0:	6812      	ldr	r2, [r2, #0]
 80012e2:	6ad2      	ldr	r2, [r2, #44]	; 0x2c
 80012e4:	fb02 f303 	mul.w	r3, r2, r3
 80012e8:	440b      	add	r3, r1
 80012ea:	623b      	str	r3, [r7, #32]

    if (dbg > logOn)
 80012ec:	4b5d      	ldr	r3, [pc, #372]	; (8001464 <io_nand_write_8b+0x1f4>)
 80012ee:	781b      	ldrb	r3, [r3, #0]
 80012f0:	2b01      	cmp	r3, #1
 80012f2:	d90b      	bls.n	800130c <io_nand_write_8b+0x9c>
    	    	Report(1, "[%s] nand_adr:0x%X page:%lu plane:%lu block:%lu\r\n",
    	    	          __func__, nandaddress, Address.Page, Address.Plane, Address.Block);
 80012f4:	8a3b      	ldrh	r3, [r7, #16]
 80012f6:	8a7a      	ldrh	r2, [r7, #18]
 80012f8:	8ab9      	ldrh	r1, [r7, #20]
    	    	Report(1, "[%s] nand_adr:0x%X page:%lu plane:%lu block:%lu\r\n",
 80012fa:	9102      	str	r1, [sp, #8]
 80012fc:	9201      	str	r2, [sp, #4]
 80012fe:	9300      	str	r3, [sp, #0]
 8001300:	6a3b      	ldr	r3, [r7, #32]
 8001302:	4a59      	ldr	r2, [pc, #356]	; (8001468 <io_nand_write_8b+0x1f8>)
 8001304:	4959      	ldr	r1, [pc, #356]	; (800146c <io_nand_write_8b+0x1fc>)
 8001306:	2001      	movs	r0, #1
 8001308:	f001 fa96 	bl	8002838 <Report>

#ifdef SET_NAND_CMD
    bool tflag = true;
 800130c:	2301      	movs	r3, #1
 800130e:	77fb      	strb	r3, [r7, #31]
    memset(tmpBuf, 0, sizeof(tmpBuf));
 8001310:	2220      	movs	r2, #32
 8001312:	2100      	movs	r1, #0
 8001314:	4856      	ldr	r0, [pc, #344]	; (8001470 <io_nand_write_8b+0x200>)
 8001316:	f010 fcff 	bl	8011d18 <memset>
    tmpLen = 0;
 800131a:	4b56      	ldr	r3, [pc, #344]	; (8001474 <io_nand_write_8b+0x204>)
 800131c:	2200      	movs	r2, #0
 800131e:	701a      	strb	r2, [r3, #0]
#else
    bool tflag = false;
#endif

    /* Send write page command sequence */
    *(__IO uint8_t *)((uint32_t)(deviceaddress | CMD_AREA)) = NAND_CMD_AREA_A;
 8001320:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001322:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8001326:	2200      	movs	r2, #0
 8001328:	701a      	strb	r2, [r3, #0]
  __ASM volatile ("dsb 0xF":::"memory");
 800132a:	f3bf 8f4f 	dsb	sy
}
 800132e:	bf00      	nop
    __DSB();
    if (tflag) tmpBuf[tmpLen++] = NAND_CMD_AREA_A;
 8001330:	7ffb      	ldrb	r3, [r7, #31]
 8001332:	2b00      	cmp	r3, #0
 8001334:	d009      	beq.n	800134a <io_nand_write_8b+0xda>
 8001336:	4b4f      	ldr	r3, [pc, #316]	; (8001474 <io_nand_write_8b+0x204>)
 8001338:	781b      	ldrb	r3, [r3, #0]
 800133a:	1c5a      	adds	r2, r3, #1
 800133c:	b2d1      	uxtb	r1, r2
 800133e:	4a4d      	ldr	r2, [pc, #308]	; (8001474 <io_nand_write_8b+0x204>)
 8001340:	7011      	strb	r1, [r2, #0]
 8001342:	461a      	mov	r2, r3
 8001344:	4b4a      	ldr	r3, [pc, #296]	; (8001470 <io_nand_write_8b+0x200>)
 8001346:	2100      	movs	r1, #0
 8001348:	5499      	strb	r1, [r3, r2]
    *(__IO uint8_t *)((uint32_t)(deviceaddress | CMD_AREA)) = NAND_CMD_WRITE0;
 800134a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800134c:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8001350:	2280      	movs	r2, #128	; 0x80
 8001352:	701a      	strb	r2, [r3, #0]
  __ASM volatile ("dsb 0xF":::"memory");
 8001354:	f3bf 8f4f 	dsb	sy
}
 8001358:	bf00      	nop
    __DSB();
    if (tflag) tmpBuf[tmpLen++] = NAND_CMD_WRITE0;
 800135a:	7ffb      	ldrb	r3, [r7, #31]
 800135c:	2b00      	cmp	r3, #0
 800135e:	d009      	beq.n	8001374 <io_nand_write_8b+0x104>
 8001360:	4b44      	ldr	r3, [pc, #272]	; (8001474 <io_nand_write_8b+0x204>)
 8001362:	781b      	ldrb	r3, [r3, #0]
 8001364:	1c5a      	adds	r2, r3, #1
 8001366:	b2d1      	uxtb	r1, r2
 8001368:	4a42      	ldr	r2, [pc, #264]	; (8001474 <io_nand_write_8b+0x204>)
 800136a:	7011      	strb	r1, [r2, #0]
 800136c:	461a      	mov	r2, r3
 800136e:	4b40      	ldr	r3, [pc, #256]	; (8001470 <io_nand_write_8b+0x200>)
 8001370:	2180      	movs	r1, #128	; 0x80
 8001372:	5499      	strb	r1, [r3, r2]

    /* Cards with page size <= 512 bytes */
    if (nandPort->Config.PageSize <= 512U) {
 8001374:	4b39      	ldr	r3, [pc, #228]	; (800145c <io_nand_write_8b+0x1ec>)
 8001376:	681b      	ldr	r3, [r3, #0]
 8001378:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800137a:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 800137e:	d87b      	bhi.n	8001478 <io_nand_write_8b+0x208>
    	*(__IO uint8_t *)((uint32_t)(deviceaddress | ADDR_AREA)) = COLUMN_1ST_CYCLE(offset);
 8001380:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001382:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8001386:	683a      	ldr	r2, [r7, #0]
 8001388:	b2d2      	uxtb	r2, r2
 800138a:	701a      	strb	r2, [r3, #0]
  __ASM volatile ("dsb 0xF":::"memory");
 800138c:	f3bf 8f4f 	dsb	sy
}
 8001390:	bf00      	nop
    	__DSB();
    	if (tflag) tmpBuf[tmpLen++] = COLUMN_1ST_CYCLE(offset);
 8001392:	7ffb      	ldrb	r3, [r7, #31]
 8001394:	2b00      	cmp	r3, #0
 8001396:	d00a      	beq.n	80013ae <io_nand_write_8b+0x13e>
 8001398:	4b36      	ldr	r3, [pc, #216]	; (8001474 <io_nand_write_8b+0x204>)
 800139a:	781b      	ldrb	r3, [r3, #0]
 800139c:	1c5a      	adds	r2, r3, #1
 800139e:	b2d1      	uxtb	r1, r2
 80013a0:	4a34      	ldr	r2, [pc, #208]	; (8001474 <io_nand_write_8b+0x204>)
 80013a2:	7011      	strb	r1, [r2, #0]
 80013a4:	461a      	mov	r2, r3
 80013a6:	683b      	ldr	r3, [r7, #0]
 80013a8:	b2d9      	uxtb	r1, r3
 80013aa:	4b31      	ldr	r3, [pc, #196]	; (8001470 <io_nand_write_8b+0x200>)
 80013ac:	5499      	strb	r1, [r3, r2]
    	*(__IO uint8_t *)((uint32_t)(deviceaddress | ADDR_AREA)) = ADDR_1ST_CYCLE(nandaddress);
 80013ae:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80013b0:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 80013b4:	6a3a      	ldr	r2, [r7, #32]
 80013b6:	b2d2      	uxtb	r2, r2
 80013b8:	701a      	strb	r2, [r3, #0]
  __ASM volatile ("dsb 0xF":::"memory");
 80013ba:	f3bf 8f4f 	dsb	sy
}
 80013be:	bf00      	nop
    	__DSB();
    	if (tflag) tmpBuf[tmpLen++] = ADDR_1ST_CYCLE(nandaddress);
 80013c0:	7ffb      	ldrb	r3, [r7, #31]
 80013c2:	2b00      	cmp	r3, #0
 80013c4:	d00a      	beq.n	80013dc <io_nand_write_8b+0x16c>
 80013c6:	4b2b      	ldr	r3, [pc, #172]	; (8001474 <io_nand_write_8b+0x204>)
 80013c8:	781b      	ldrb	r3, [r3, #0]
 80013ca:	1c5a      	adds	r2, r3, #1
 80013cc:	b2d1      	uxtb	r1, r2
 80013ce:	4a29      	ldr	r2, [pc, #164]	; (8001474 <io_nand_write_8b+0x204>)
 80013d0:	7011      	strb	r1, [r2, #0]
 80013d2:	461a      	mov	r2, r3
 80013d4:	6a3b      	ldr	r3, [r7, #32]
 80013d6:	b2d9      	uxtb	r1, r3
 80013d8:	4b25      	ldr	r3, [pc, #148]	; (8001470 <io_nand_write_8b+0x200>)
 80013da:	5499      	strb	r1, [r3, r2]
    	*(__IO uint8_t *)((uint32_t)(deviceaddress | ADDR_AREA)) = ADDR_2ND_CYCLE(nandaddress);
 80013dc:	6a3b      	ldr	r3, [r7, #32]
 80013de:	0a1a      	lsrs	r2, r3, #8
 80013e0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80013e2:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 80013e6:	b2d2      	uxtb	r2, r2
 80013e8:	701a      	strb	r2, [r3, #0]
  __ASM volatile ("dsb 0xF":::"memory");
 80013ea:	f3bf 8f4f 	dsb	sy
}
 80013ee:	bf00      	nop
    	__DSB();
    	if (tflag) tmpBuf[tmpLen++] = ADDR_2ND_CYCLE(nandaddress);
 80013f0:	7ffb      	ldrb	r3, [r7, #31]
 80013f2:	2b00      	cmp	r3, #0
 80013f4:	d00b      	beq.n	800140e <io_nand_write_8b+0x19e>
 80013f6:	6a3b      	ldr	r3, [r7, #32]
 80013f8:	0a19      	lsrs	r1, r3, #8
 80013fa:	4b1e      	ldr	r3, [pc, #120]	; (8001474 <io_nand_write_8b+0x204>)
 80013fc:	781b      	ldrb	r3, [r3, #0]
 80013fe:	1c5a      	adds	r2, r3, #1
 8001400:	b2d0      	uxtb	r0, r2
 8001402:	4a1c      	ldr	r2, [pc, #112]	; (8001474 <io_nand_write_8b+0x204>)
 8001404:	7010      	strb	r0, [r2, #0]
 8001406:	461a      	mov	r2, r3
 8001408:	b2c9      	uxtb	r1, r1
 800140a:	4b19      	ldr	r3, [pc, #100]	; (8001470 <io_nand_write_8b+0x200>)
 800140c:	5499      	strb	r1, [r3, r2]
    	if ((nandPort->Config.BlockSize * nandPort->Config.BlockNbr) > 65535U) {
 800140e:	4b13      	ldr	r3, [pc, #76]	; (800145c <io_nand_write_8b+0x1ec>)
 8001410:	681b      	ldr	r3, [r3, #0]
 8001412:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001414:	4a11      	ldr	r2, [pc, #68]	; (800145c <io_nand_write_8b+0x1ec>)
 8001416:	6812      	ldr	r2, [r2, #0]
 8001418:	6b12      	ldr	r2, [r2, #48]	; 0x30
 800141a:	fb02 f303 	mul.w	r3, r2, r3
 800141e:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8001422:	f0c0 80ad 	bcc.w	8001580 <io_nand_write_8b+0x310>
    		*(__IO uint8_t *)((uint32_t)(deviceaddress | ADDR_AREA)) = ADDR_3RD_CYCLE(nandaddress);
 8001426:	6a3b      	ldr	r3, [r7, #32]
 8001428:	0c1a      	lsrs	r2, r3, #16
 800142a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800142c:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8001430:	b2d2      	uxtb	r2, r2
 8001432:	701a      	strb	r2, [r3, #0]
  __ASM volatile ("dsb 0xF":::"memory");
 8001434:	f3bf 8f4f 	dsb	sy
}
 8001438:	bf00      	nop
    		__DSB();
    		if (tflag) tmpBuf[tmpLen++] = ADDR_3RD_CYCLE(nandaddress);
 800143a:	7ffb      	ldrb	r3, [r7, #31]
 800143c:	2b00      	cmp	r3, #0
 800143e:	f000 809f 	beq.w	8001580 <io_nand_write_8b+0x310>
 8001442:	6a3b      	ldr	r3, [r7, #32]
 8001444:	0c19      	lsrs	r1, r3, #16
 8001446:	4b0b      	ldr	r3, [pc, #44]	; (8001474 <io_nand_write_8b+0x204>)
 8001448:	781b      	ldrb	r3, [r3, #0]
 800144a:	1c5a      	adds	r2, r3, #1
 800144c:	b2d0      	uxtb	r0, r2
 800144e:	4a09      	ldr	r2, [pc, #36]	; (8001474 <io_nand_write_8b+0x204>)
 8001450:	7010      	strb	r0, [r2, #0]
 8001452:	461a      	mov	r2, r3
 8001454:	b2c9      	uxtb	r1, r1
 8001456:	4b06      	ldr	r3, [pc, #24]	; (8001470 <io_nand_write_8b+0x200>)
 8001458:	5499      	strb	r1, [r3, r2]
 800145a:	e091      	b.n	8001580 <io_nand_write_8b+0x310>
 800145c:	20000074 	.word	0x20000074
 8001460:	20001490 	.word	0x20001490
 8001464:	20000062 	.word	0x20000062
 8001468:	08016bdc 	.word	0x08016bdc
 800146c:	080131b0 	.word	0x080131b0
 8001470:	2000013c 	.word	0x2000013c
 8001474:	2000015c 	.word	0x2000015c
        }
    } else {/* (hnand->Config.PageSize) > 512 */
    	*(__IO uint8_t *)((uint32_t)(deviceaddress | ADDR_AREA)) = COLUMN_1ST_CYCLE(offset);
 8001478:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800147a:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 800147e:	683a      	ldr	r2, [r7, #0]
 8001480:	b2d2      	uxtb	r2, r2
 8001482:	701a      	strb	r2, [r3, #0]
  __ASM volatile ("dsb 0xF":::"memory");
 8001484:	f3bf 8f4f 	dsb	sy
}
 8001488:	bf00      	nop
    	__DSB();
    	if (tflag) tmpBuf[tmpLen++] = COLUMN_1ST_CYCLE(offset);
 800148a:	7ffb      	ldrb	r3, [r7, #31]
 800148c:	2b00      	cmp	r3, #0
 800148e:	d00a      	beq.n	80014a6 <io_nand_write_8b+0x236>
 8001490:	4b6d      	ldr	r3, [pc, #436]	; (8001648 <io_nand_write_8b+0x3d8>)
 8001492:	781b      	ldrb	r3, [r3, #0]
 8001494:	1c5a      	adds	r2, r3, #1
 8001496:	b2d1      	uxtb	r1, r2
 8001498:	4a6b      	ldr	r2, [pc, #428]	; (8001648 <io_nand_write_8b+0x3d8>)
 800149a:	7011      	strb	r1, [r2, #0]
 800149c:	461a      	mov	r2, r3
 800149e:	683b      	ldr	r3, [r7, #0]
 80014a0:	b2d9      	uxtb	r1, r3
 80014a2:	4b6a      	ldr	r3, [pc, #424]	; (800164c <io_nand_write_8b+0x3dc>)
 80014a4:	5499      	strb	r1, [r3, r2]
    	*(__IO uint8_t *)((uint32_t)(deviceaddress | ADDR_AREA)) = COLUMN_2ND_CYCLE(offset);
 80014a6:	683b      	ldr	r3, [r7, #0]
 80014a8:	0a1a      	lsrs	r2, r3, #8
 80014aa:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80014ac:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 80014b0:	b2d2      	uxtb	r2, r2
 80014b2:	701a      	strb	r2, [r3, #0]
  __ASM volatile ("dsb 0xF":::"memory");
 80014b4:	f3bf 8f4f 	dsb	sy
}
 80014b8:	bf00      	nop
    	__DSB();
    	if (tflag) tmpBuf[tmpLen++] = COLUMN_2ND_CYCLE(offset);
 80014ba:	7ffb      	ldrb	r3, [r7, #31]
 80014bc:	2b00      	cmp	r3, #0
 80014be:	d00b      	beq.n	80014d8 <io_nand_write_8b+0x268>
 80014c0:	683b      	ldr	r3, [r7, #0]
 80014c2:	0a19      	lsrs	r1, r3, #8
 80014c4:	4b60      	ldr	r3, [pc, #384]	; (8001648 <io_nand_write_8b+0x3d8>)
 80014c6:	781b      	ldrb	r3, [r3, #0]
 80014c8:	1c5a      	adds	r2, r3, #1
 80014ca:	b2d0      	uxtb	r0, r2
 80014cc:	4a5e      	ldr	r2, [pc, #376]	; (8001648 <io_nand_write_8b+0x3d8>)
 80014ce:	7010      	strb	r0, [r2, #0]
 80014d0:	461a      	mov	r2, r3
 80014d2:	b2c9      	uxtb	r1, r1
 80014d4:	4b5d      	ldr	r3, [pc, #372]	; (800164c <io_nand_write_8b+0x3dc>)
 80014d6:	5499      	strb	r1, [r3, r2]
    	*(__IO uint8_t *)((uint32_t)(deviceaddress | ADDR_AREA)) = ADDR_1ST_CYCLE(nandaddress);
 80014d8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80014da:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 80014de:	6a3a      	ldr	r2, [r7, #32]
 80014e0:	b2d2      	uxtb	r2, r2
 80014e2:	701a      	strb	r2, [r3, #0]
  __ASM volatile ("dsb 0xF":::"memory");
 80014e4:	f3bf 8f4f 	dsb	sy
}
 80014e8:	bf00      	nop
    	__DSB();
    	if (tflag) tmpBuf[tmpLen++] = ADDR_1ST_CYCLE(nandaddress);
 80014ea:	7ffb      	ldrb	r3, [r7, #31]
 80014ec:	2b00      	cmp	r3, #0
 80014ee:	d00a      	beq.n	8001506 <io_nand_write_8b+0x296>
 80014f0:	4b55      	ldr	r3, [pc, #340]	; (8001648 <io_nand_write_8b+0x3d8>)
 80014f2:	781b      	ldrb	r3, [r3, #0]
 80014f4:	1c5a      	adds	r2, r3, #1
 80014f6:	b2d1      	uxtb	r1, r2
 80014f8:	4a53      	ldr	r2, [pc, #332]	; (8001648 <io_nand_write_8b+0x3d8>)
 80014fa:	7011      	strb	r1, [r2, #0]
 80014fc:	461a      	mov	r2, r3
 80014fe:	6a3b      	ldr	r3, [r7, #32]
 8001500:	b2d9      	uxtb	r1, r3
 8001502:	4b52      	ldr	r3, [pc, #328]	; (800164c <io_nand_write_8b+0x3dc>)
 8001504:	5499      	strb	r1, [r3, r2]
    	*(__IO uint8_t *)((uint32_t)(deviceaddress | ADDR_AREA)) = ADDR_2ND_CYCLE(nandaddress);
 8001506:	6a3b      	ldr	r3, [r7, #32]
 8001508:	0a1a      	lsrs	r2, r3, #8
 800150a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800150c:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8001510:	b2d2      	uxtb	r2, r2
 8001512:	701a      	strb	r2, [r3, #0]
  __ASM volatile ("dsb 0xF":::"memory");
 8001514:	f3bf 8f4f 	dsb	sy
}
 8001518:	bf00      	nop
    	__DSB();
    	if (tflag) tmpBuf[tmpLen++] = ADDR_2ND_CYCLE(nandaddress);
 800151a:	7ffb      	ldrb	r3, [r7, #31]
 800151c:	2b00      	cmp	r3, #0
 800151e:	d00b      	beq.n	8001538 <io_nand_write_8b+0x2c8>
 8001520:	6a3b      	ldr	r3, [r7, #32]
 8001522:	0a19      	lsrs	r1, r3, #8
 8001524:	4b48      	ldr	r3, [pc, #288]	; (8001648 <io_nand_write_8b+0x3d8>)
 8001526:	781b      	ldrb	r3, [r3, #0]
 8001528:	1c5a      	adds	r2, r3, #1
 800152a:	b2d0      	uxtb	r0, r2
 800152c:	4a46      	ldr	r2, [pc, #280]	; (8001648 <io_nand_write_8b+0x3d8>)
 800152e:	7010      	strb	r0, [r2, #0]
 8001530:	461a      	mov	r2, r3
 8001532:	b2c9      	uxtb	r1, r1
 8001534:	4b45      	ldr	r3, [pc, #276]	; (800164c <io_nand_write_8b+0x3dc>)
 8001536:	5499      	strb	r1, [r3, r2]
    	if ((nandPort->Config.BlockSize * nandPort->Config.BlockNbr) > 65535U) {
 8001538:	4b45      	ldr	r3, [pc, #276]	; (8001650 <io_nand_write_8b+0x3e0>)
 800153a:	681b      	ldr	r3, [r3, #0]
 800153c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800153e:	4a44      	ldr	r2, [pc, #272]	; (8001650 <io_nand_write_8b+0x3e0>)
 8001540:	6812      	ldr	r2, [r2, #0]
 8001542:	6b12      	ldr	r2, [r2, #48]	; 0x30
 8001544:	fb02 f303 	mul.w	r3, r2, r3
 8001548:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800154c:	d318      	bcc.n	8001580 <io_nand_write_8b+0x310>
    		*(__IO uint8_t *)((uint32_t)(deviceaddress | ADDR_AREA)) = ADDR_3RD_CYCLE(nandaddress);
 800154e:	6a3b      	ldr	r3, [r7, #32]
 8001550:	0c1a      	lsrs	r2, r3, #16
 8001552:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001554:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8001558:	b2d2      	uxtb	r2, r2
 800155a:	701a      	strb	r2, [r3, #0]
  __ASM volatile ("dsb 0xF":::"memory");
 800155c:	f3bf 8f4f 	dsb	sy
}
 8001560:	bf00      	nop
    		__DSB();
    		if (tflag) tmpBuf[tmpLen++] = ADDR_3RD_CYCLE(nandaddress);
 8001562:	7ffb      	ldrb	r3, [r7, #31]
 8001564:	2b00      	cmp	r3, #0
 8001566:	d00b      	beq.n	8001580 <io_nand_write_8b+0x310>
 8001568:	6a3b      	ldr	r3, [r7, #32]
 800156a:	0c19      	lsrs	r1, r3, #16
 800156c:	4b36      	ldr	r3, [pc, #216]	; (8001648 <io_nand_write_8b+0x3d8>)
 800156e:	781b      	ldrb	r3, [r3, #0]
 8001570:	1c5a      	adds	r2, r3, #1
 8001572:	b2d0      	uxtb	r0, r2
 8001574:	4a34      	ldr	r2, [pc, #208]	; (8001648 <io_nand_write_8b+0x3d8>)
 8001576:	7010      	strb	r0, [r2, #0]
 8001578:	461a      	mov	r2, r3
 800157a:	b2c9      	uxtb	r1, r1
 800157c:	4b33      	ldr	r3, [pc, #204]	; (800164c <io_nand_write_8b+0x3dc>)
 800157e:	5499      	strb	r1, [r3, r2]
        }
    }


    /* Write data to memory */
    uint8_t *buff = pBuffer;
 8001580:	68bb      	ldr	r3, [r7, #8]
 8001582:	62fb      	str	r3, [r7, #44]	; 0x2c
    for (uint32_t index = 0; index < size; index++) {
 8001584:	2300      	movs	r3, #0
 8001586:	62bb      	str	r3, [r7, #40]	; 0x28
 8001588:	e00b      	b.n	80015a2 <io_nand_write_8b+0x332>
    	*(__IO uint8_t *)deviceaddress = *buff++;
 800158a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800158c:	1c5a      	adds	r2, r3, #1
 800158e:	62fa      	str	r2, [r7, #44]	; 0x2c
 8001590:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8001592:	781b      	ldrb	r3, [r3, #0]
 8001594:	7013      	strb	r3, [r2, #0]
  __ASM volatile ("dsb 0xF":::"memory");
 8001596:	f3bf 8f4f 	dsb	sy
}
 800159a:	bf00      	nop
    for (uint32_t index = 0; index < size; index++) {
 800159c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800159e:	3301      	adds	r3, #1
 80015a0:	62bb      	str	r3, [r7, #40]	; 0x28
 80015a2:	6aba      	ldr	r2, [r7, #40]	; 0x28
 80015a4:	687b      	ldr	r3, [r7, #4]
 80015a6:	429a      	cmp	r2, r3
 80015a8:	d3ef      	bcc.n	800158a <io_nand_write_8b+0x31a>
    	__DSB();
    }

    *(__IO uint8_t *)((uint32_t)(deviceaddress | CMD_AREA)) = NAND_CMD_WRITE_TRUE1;
 80015aa:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80015ac:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80015b0:	2210      	movs	r2, #16
 80015b2:	701a      	strb	r2, [r3, #0]
  __ASM volatile ("dsb 0xF":::"memory");
 80015b4:	f3bf 8f4f 	dsb	sy
}
 80015b8:	bf00      	nop
    __DSB();
    if (tflag) tmpBuf[tmpLen++] = NAND_CMD_WRITE_TRUE1;
 80015ba:	7ffb      	ldrb	r3, [r7, #31]
 80015bc:	2b00      	cmp	r3, #0
 80015be:	d021      	beq.n	8001604 <io_nand_write_8b+0x394>
 80015c0:	4b21      	ldr	r3, [pc, #132]	; (8001648 <io_nand_write_8b+0x3d8>)
 80015c2:	781b      	ldrb	r3, [r3, #0]
 80015c4:	1c5a      	adds	r2, r3, #1
 80015c6:	b2d1      	uxtb	r1, r2
 80015c8:	4a1f      	ldr	r2, [pc, #124]	; (8001648 <io_nand_write_8b+0x3d8>)
 80015ca:	7011      	strb	r1, [r2, #0]
 80015cc:	461a      	mov	r2, r3
 80015ce:	4b1f      	ldr	r3, [pc, #124]	; (800164c <io_nand_write_8b+0x3dc>)
 80015d0:	2110      	movs	r1, #16
 80015d2:	5499      	strb	r1, [r3, r2]

    /* Read status until NAND is ready */
    uint32_t tickstart;
    while(HAL_NAND_Read_Status(nandPort) != NAND_READY) {
 80015d4:	e016      	b.n	8001604 <io_nand_write_8b+0x394>
        tickstart = HAL_GetTick();
 80015d6:	f008 fc73 	bl	8009ec0 <HAL_GetTick>
 80015da:	61b8      	str	r0, [r7, #24]
        if ((HAL_GetTick() - tickstart ) > NAND_WRITE_TIMEOUT) {
 80015dc:	f008 fc70 	bl	8009ec0 <HAL_GetTick>
 80015e0:	4602      	mov	r2, r0
 80015e2:	69bb      	ldr	r3, [r7, #24]
 80015e4:	1ad3      	subs	r3, r2, r3
 80015e6:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 80015ea:	d90b      	bls.n	8001604 <io_nand_write_8b+0x394>
        	nandPort->State = HAL_NAND_STATE_ERROR;// Update the NAND controller state
 80015ec:	4b18      	ldr	r3, [pc, #96]	; (8001650 <io_nand_write_8b+0x3e0>)
 80015ee:	681b      	ldr	r3, [r3, #0]
 80015f0:	2203      	movs	r2, #3
 80015f2:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21
        	__HAL_UNLOCK(nandPort);
 80015f6:	4b16      	ldr	r3, [pc, #88]	; (8001650 <io_nand_write_8b+0x3e0>)
 80015f8:	681b      	ldr	r3, [r3, #0]
 80015fa:	2200      	movs	r2, #0
 80015fc:	f883 2020 	strb.w	r2, [r3, #32]
            return HAL_TIMEOUT;
 8001600:	2303      	movs	r3, #3
 8001602:	e01c      	b.n	800163e <io_nand_write_8b+0x3ce>
    while(HAL_NAND_Read_Status(nandPort) != NAND_READY) {
 8001604:	4b12      	ldr	r3, [pc, #72]	; (8001650 <io_nand_write_8b+0x3e0>)
 8001606:	681b      	ldr	r3, [r3, #0]
 8001608:	4618      	mov	r0, r3
 800160a:	f009 fc6c 	bl	800aee6 <HAL_NAND_Read_Status>
 800160e:	4603      	mov	r3, r0
 8001610:	2b40      	cmp	r3, #64	; 0x40
 8001612:	d1e0      	bne.n	80015d6 <io_nand_write_8b+0x366>
        }
    }

    nandPort->State = HAL_NAND_STATE_READY;
 8001614:	4b0e      	ldr	r3, [pc, #56]	; (8001650 <io_nand_write_8b+0x3e0>)
 8001616:	681b      	ldr	r3, [r3, #0]
 8001618:	2201      	movs	r2, #1
 800161a:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21
    __HAL_UNLOCK(nandPort);
 800161e:	4b0c      	ldr	r3, [pc, #48]	; (8001650 <io_nand_write_8b+0x3e0>)
 8001620:	681b      	ldr	r3, [r3, #0]
 8001622:	2200      	movs	r2, #0
 8001624:	f883 2020 	strb.w	r2, [r3, #32]

    if (tflag) tmpPrint(__func__, tmpBuf, tmpLen);
 8001628:	7ffb      	ldrb	r3, [r7, #31]
 800162a:	2b00      	cmp	r3, #0
 800162c:	d006      	beq.n	800163c <io_nand_write_8b+0x3cc>
 800162e:	4b06      	ldr	r3, [pc, #24]	; (8001648 <io_nand_write_8b+0x3d8>)
 8001630:	781b      	ldrb	r3, [r3, #0]
 8001632:	461a      	mov	r2, r3
 8001634:	4905      	ldr	r1, [pc, #20]	; (800164c <io_nand_write_8b+0x3dc>)
 8001636:	4807      	ldr	r0, [pc, #28]	; (8001654 <io_nand_write_8b+0x3e4>)
 8001638:	f7ff fb0e 	bl	8000c58 <tmpPrint>

    return HAL_OK;
 800163c:	2300      	movs	r3, #0
}
 800163e:	4618      	mov	r0, r3
 8001640:	3730      	adds	r7, #48	; 0x30
 8001642:	46bd      	mov	sp, r7
 8001644:	bd80      	pop	{r7, pc}
 8001646:	bf00      	nop
 8001648:	2000015c 	.word	0x2000015c
 800164c:	2000013c 	.word	0x2000013c
 8001650:	20000074 	.word	0x20000074
 8001654:	08016bdc 	.word	0x08016bdc

08001658 <io_nand_erase_block>:
//-----------------------------------------------------------------------------
HAL_StatusTypeDef io_nand_erase_block(NAND_AddressTypeDef *pAddress)
{
 8001658:	b580      	push	{r7, lr}
 800165a:	b08a      	sub	sp, #40	; 0x28
 800165c:	af04      	add	r7, sp, #16
 800165e:	6078      	str	r0, [r7, #4]
//NAND_AddressTypeDef Address = io_uint32_to_flash_adr(addr);

	if (nandPort->State == HAL_NAND_STATE_BUSY) {
 8001660:	4b74      	ldr	r3, [pc, #464]	; (8001834 <io_nand_erase_block+0x1dc>)
 8001662:	681b      	ldr	r3, [r3, #0]
 8001664:	f893 3021 	ldrb.w	r3, [r3, #33]	; 0x21
 8001668:	b2db      	uxtb	r3, r3
 800166a:	2b02      	cmp	r3, #2
 800166c:	d101      	bne.n	8001672 <io_nand_erase_block+0x1a>

		return HAL_BUSY;
 800166e:	2302      	movs	r3, #2
 8001670:	e0dc      	b.n	800182c <io_nand_erase_block+0x1d4>

	} else if (nandPort->State == HAL_NAND_STATE_READY) {
 8001672:	4b70      	ldr	r3, [pc, #448]	; (8001834 <io_nand_erase_block+0x1dc>)
 8001674:	681b      	ldr	r3, [r3, #0]
 8001676:	f893 3021 	ldrb.w	r3, [r3, #33]	; 0x21
 800167a:	b2db      	uxtb	r3, r3
 800167c:	2b01      	cmp	r3, #1
 800167e:	f040 80d2 	bne.w	8001826 <io_nand_erase_block+0x1ce>

		__HAL_LOCK(nandPort);
 8001682:	4b6c      	ldr	r3, [pc, #432]	; (8001834 <io_nand_erase_block+0x1dc>)
 8001684:	681b      	ldr	r3, [r3, #0]
 8001686:	f893 3020 	ldrb.w	r3, [r3, #32]
 800168a:	2b01      	cmp	r3, #1
 800168c:	d101      	bne.n	8001692 <io_nand_erase_block+0x3a>
 800168e:	2302      	movs	r3, #2
 8001690:	e0cc      	b.n	800182c <io_nand_erase_block+0x1d4>
 8001692:	4b68      	ldr	r3, [pc, #416]	; (8001834 <io_nand_erase_block+0x1dc>)
 8001694:	681b      	ldr	r3, [r3, #0]
 8001696:	2201      	movs	r2, #1
 8001698:	f883 2020 	strb.w	r2, [r3, #32]
		nandPort->State = HAL_NAND_STATE_BUSY;
 800169c:	4b65      	ldr	r3, [pc, #404]	; (8001834 <io_nand_erase_block+0x1dc>)
 800169e:	681b      	ldr	r3, [r3, #0]
 80016a0:	2202      	movs	r2, #2
 80016a2:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21

		uint32_t deviceaddress = devAdr;
 80016a6:	4b64      	ldr	r3, [pc, #400]	; (8001838 <io_nand_erase_block+0x1e0>)
 80016a8:	681b      	ldr	r3, [r3, #0]
 80016aa:	617b      	str	r3, [r7, #20]
		uint32_t nandaddress = ARRAY_ADDRESS(pAddress, nandPort);
 80016ac:	687b      	ldr	r3, [r7, #4]
 80016ae:	881b      	ldrh	r3, [r3, #0]
 80016b0:	4619      	mov	r1, r3
 80016b2:	687b      	ldr	r3, [r7, #4]
 80016b4:	889b      	ldrh	r3, [r3, #4]
 80016b6:	461a      	mov	r2, r3
 80016b8:	687b      	ldr	r3, [r7, #4]
 80016ba:	885b      	ldrh	r3, [r3, #2]
 80016bc:	4618      	mov	r0, r3
 80016be:	4b5d      	ldr	r3, [pc, #372]	; (8001834 <io_nand_erase_block+0x1dc>)
 80016c0:	681b      	ldr	r3, [r3, #0]
 80016c2:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80016c4:	fb00 f303 	mul.w	r3, r0, r3
 80016c8:	4413      	add	r3, r2
 80016ca:	4a5a      	ldr	r2, [pc, #360]	; (8001834 <io_nand_erase_block+0x1dc>)
 80016cc:	6812      	ldr	r2, [r2, #0]
 80016ce:	6ad2      	ldr	r2, [r2, #44]	; 0x2c
 80016d0:	fb02 f303 	mul.w	r3, r2, r3
 80016d4:	440b      	add	r3, r1
 80016d6:	613b      	str	r3, [r7, #16]


		if (dbg > logOn)
 80016d8:	4b58      	ldr	r3, [pc, #352]	; (800183c <io_nand_erase_block+0x1e4>)
 80016da:	781b      	ldrb	r3, [r3, #0]
 80016dc:	2b01      	cmp	r3, #1
 80016de:	d910      	bls.n	8001702 <io_nand_erase_block+0xaa>
			Report(1, "[%s] nand_adr:0x%X page:%lu plane:%lu block:%lu\r\n",
					  __func__, nandaddress, pAddress->Page, pAddress->Plane, pAddress->Block);
 80016e0:	687b      	ldr	r3, [r7, #4]
 80016e2:	881b      	ldrh	r3, [r3, #0]
			Report(1, "[%s] nand_adr:0x%X page:%lu plane:%lu block:%lu\r\n",
 80016e4:	461a      	mov	r2, r3
					  __func__, nandaddress, pAddress->Page, pAddress->Plane, pAddress->Block);
 80016e6:	687b      	ldr	r3, [r7, #4]
 80016e8:	885b      	ldrh	r3, [r3, #2]
			Report(1, "[%s] nand_adr:0x%X page:%lu plane:%lu block:%lu\r\n",
 80016ea:	4619      	mov	r1, r3
					  __func__, nandaddress, pAddress->Page, pAddress->Plane, pAddress->Block);
 80016ec:	687b      	ldr	r3, [r7, #4]
 80016ee:	889b      	ldrh	r3, [r3, #4]
			Report(1, "[%s] nand_adr:0x%X page:%lu plane:%lu block:%lu\r\n",
 80016f0:	9302      	str	r3, [sp, #8]
 80016f2:	9101      	str	r1, [sp, #4]
 80016f4:	9200      	str	r2, [sp, #0]
 80016f6:	693b      	ldr	r3, [r7, #16]
 80016f8:	4a51      	ldr	r2, [pc, #324]	; (8001840 <io_nand_erase_block+0x1e8>)
 80016fa:	4952      	ldr	r1, [pc, #328]	; (8001844 <io_nand_erase_block+0x1ec>)
 80016fc:	2001      	movs	r0, #1
 80016fe:	f001 f89b 	bl	8002838 <Report>

#ifdef SET_NAND_CMD
    bool tflag = true;
 8001702:	2301      	movs	r3, #1
 8001704:	73fb      	strb	r3, [r7, #15]
    memset(tmpBuf, 0, sizeof(tmpBuf));
 8001706:	2220      	movs	r2, #32
 8001708:	2100      	movs	r1, #0
 800170a:	484f      	ldr	r0, [pc, #316]	; (8001848 <io_nand_erase_block+0x1f0>)
 800170c:	f010 fb04 	bl	8011d18 <memset>
    tmpLen = 0;
 8001710:	4b4e      	ldr	r3, [pc, #312]	; (800184c <io_nand_erase_block+0x1f4>)
 8001712:	2200      	movs	r2, #0
 8001714:	701a      	strb	r2, [r3, #0]
#else
    bool tflag = false;
#endif

		/* Send Erase block command sequence */
		*(__IO uint8_t *)((uint32_t)(deviceaddress | CMD_AREA)) = NAND_CMD_ERASE0;
 8001716:	697b      	ldr	r3, [r7, #20]
 8001718:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 800171c:	2260      	movs	r2, #96	; 0x60
 800171e:	701a      	strb	r2, [r3, #0]
  __ASM volatile ("dsb 0xF":::"memory");
 8001720:	f3bf 8f4f 	dsb	sy
}
 8001724:	bf00      	nop
		__DSB();
		if (tflag) tmpBuf[tmpLen++] = NAND_CMD_ERASE0;
 8001726:	7bfb      	ldrb	r3, [r7, #15]
 8001728:	2b00      	cmp	r3, #0
 800172a:	d009      	beq.n	8001740 <io_nand_erase_block+0xe8>
 800172c:	4b47      	ldr	r3, [pc, #284]	; (800184c <io_nand_erase_block+0x1f4>)
 800172e:	781b      	ldrb	r3, [r3, #0]
 8001730:	1c5a      	adds	r2, r3, #1
 8001732:	b2d1      	uxtb	r1, r2
 8001734:	4a45      	ldr	r2, [pc, #276]	; (800184c <io_nand_erase_block+0x1f4>)
 8001736:	7011      	strb	r1, [r2, #0]
 8001738:	461a      	mov	r2, r3
 800173a:	4b43      	ldr	r3, [pc, #268]	; (8001848 <io_nand_erase_block+0x1f0>)
 800173c:	2160      	movs	r1, #96	; 0x60
 800173e:	5499      	strb	r1, [r3, r2]
		*(__IO uint8_t *)((uint32_t)(deviceaddress | ADDR_AREA)) = ADDR_1ST_CYCLE(nandaddress);
 8001740:	697b      	ldr	r3, [r7, #20]
 8001742:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8001746:	693a      	ldr	r2, [r7, #16]
 8001748:	b2d2      	uxtb	r2, r2
 800174a:	701a      	strb	r2, [r3, #0]
  __ASM volatile ("dsb 0xF":::"memory");
 800174c:	f3bf 8f4f 	dsb	sy
}
 8001750:	bf00      	nop
		__DSB();
		if (tflag) tmpBuf[tmpLen++] = ADDR_1ST_CYCLE(nandaddress);
 8001752:	7bfb      	ldrb	r3, [r7, #15]
 8001754:	2b00      	cmp	r3, #0
 8001756:	d00a      	beq.n	800176e <io_nand_erase_block+0x116>
 8001758:	4b3c      	ldr	r3, [pc, #240]	; (800184c <io_nand_erase_block+0x1f4>)
 800175a:	781b      	ldrb	r3, [r3, #0]
 800175c:	1c5a      	adds	r2, r3, #1
 800175e:	b2d1      	uxtb	r1, r2
 8001760:	4a3a      	ldr	r2, [pc, #232]	; (800184c <io_nand_erase_block+0x1f4>)
 8001762:	7011      	strb	r1, [r2, #0]
 8001764:	461a      	mov	r2, r3
 8001766:	693b      	ldr	r3, [r7, #16]
 8001768:	b2d9      	uxtb	r1, r3
 800176a:	4b37      	ldr	r3, [pc, #220]	; (8001848 <io_nand_erase_block+0x1f0>)
 800176c:	5499      	strb	r1, [r3, r2]
		*(__IO uint8_t *)((uint32_t)(deviceaddress | ADDR_AREA)) = ADDR_2ND_CYCLE(nandaddress);
 800176e:	693b      	ldr	r3, [r7, #16]
 8001770:	0a1a      	lsrs	r2, r3, #8
 8001772:	697b      	ldr	r3, [r7, #20]
 8001774:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8001778:	b2d2      	uxtb	r2, r2
 800177a:	701a      	strb	r2, [r3, #0]
  __ASM volatile ("dsb 0xF":::"memory");
 800177c:	f3bf 8f4f 	dsb	sy
}
 8001780:	bf00      	nop
		__DSB();
		if (tflag) tmpBuf[tmpLen++] = ADDR_2ND_CYCLE(nandaddress);
 8001782:	7bfb      	ldrb	r3, [r7, #15]
 8001784:	2b00      	cmp	r3, #0
 8001786:	d00b      	beq.n	80017a0 <io_nand_erase_block+0x148>
 8001788:	693b      	ldr	r3, [r7, #16]
 800178a:	0a19      	lsrs	r1, r3, #8
 800178c:	4b2f      	ldr	r3, [pc, #188]	; (800184c <io_nand_erase_block+0x1f4>)
 800178e:	781b      	ldrb	r3, [r3, #0]
 8001790:	1c5a      	adds	r2, r3, #1
 8001792:	b2d0      	uxtb	r0, r2
 8001794:	4a2d      	ldr	r2, [pc, #180]	; (800184c <io_nand_erase_block+0x1f4>)
 8001796:	7010      	strb	r0, [r2, #0]
 8001798:	461a      	mov	r2, r3
 800179a:	b2c9      	uxtb	r1, r1
 800179c:	4b2a      	ldr	r3, [pc, #168]	; (8001848 <io_nand_erase_block+0x1f0>)
 800179e:	5499      	strb	r1, [r3, r2]
		*(__IO uint8_t *)((uint32_t)(deviceaddress | ADDR_AREA)) = ADDR_3RD_CYCLE(nandaddress);
 80017a0:	693b      	ldr	r3, [r7, #16]
 80017a2:	0c1a      	lsrs	r2, r3, #16
 80017a4:	697b      	ldr	r3, [r7, #20]
 80017a6:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 80017aa:	b2d2      	uxtb	r2, r2
 80017ac:	701a      	strb	r2, [r3, #0]
  __ASM volatile ("dsb 0xF":::"memory");
 80017ae:	f3bf 8f4f 	dsb	sy
}
 80017b2:	bf00      	nop
		__DSB();
		if (tflag) tmpBuf[tmpLen++] = ADDR_3RD_CYCLE(nandaddress);
 80017b4:	7bfb      	ldrb	r3, [r7, #15]
 80017b6:	2b00      	cmp	r3, #0
 80017b8:	d00b      	beq.n	80017d2 <io_nand_erase_block+0x17a>
 80017ba:	693b      	ldr	r3, [r7, #16]
 80017bc:	0c19      	lsrs	r1, r3, #16
 80017be:	4b23      	ldr	r3, [pc, #140]	; (800184c <io_nand_erase_block+0x1f4>)
 80017c0:	781b      	ldrb	r3, [r3, #0]
 80017c2:	1c5a      	adds	r2, r3, #1
 80017c4:	b2d0      	uxtb	r0, r2
 80017c6:	4a21      	ldr	r2, [pc, #132]	; (800184c <io_nand_erase_block+0x1f4>)
 80017c8:	7010      	strb	r0, [r2, #0]
 80017ca:	461a      	mov	r2, r3
 80017cc:	b2c9      	uxtb	r1, r1
 80017ce:	4b1e      	ldr	r3, [pc, #120]	; (8001848 <io_nand_erase_block+0x1f0>)
 80017d0:	5499      	strb	r1, [r3, r2]
		*(__IO uint8_t *)((uint32_t)(deviceaddress | CMD_AREA)) = NAND_CMD_ERASE1;
 80017d2:	697b      	ldr	r3, [r7, #20]
 80017d4:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80017d8:	22d0      	movs	r2, #208	; 0xd0
 80017da:	701a      	strb	r2, [r3, #0]
  __ASM volatile ("dsb 0xF":::"memory");
 80017dc:	f3bf 8f4f 	dsb	sy
}
 80017e0:	bf00      	nop
		__DSB();
		if (tflag) tmpBuf[tmpLen++] = NAND_CMD_ERASE1;
 80017e2:	7bfb      	ldrb	r3, [r7, #15]
 80017e4:	2b00      	cmp	r3, #0
 80017e6:	d009      	beq.n	80017fc <io_nand_erase_block+0x1a4>
 80017e8:	4b18      	ldr	r3, [pc, #96]	; (800184c <io_nand_erase_block+0x1f4>)
 80017ea:	781b      	ldrb	r3, [r3, #0]
 80017ec:	1c5a      	adds	r2, r3, #1
 80017ee:	b2d1      	uxtb	r1, r2
 80017f0:	4a16      	ldr	r2, [pc, #88]	; (800184c <io_nand_erase_block+0x1f4>)
 80017f2:	7011      	strb	r1, [r2, #0]
 80017f4:	461a      	mov	r2, r3
 80017f6:	4b14      	ldr	r3, [pc, #80]	; (8001848 <io_nand_erase_block+0x1f0>)
 80017f8:	21d0      	movs	r1, #208	; 0xd0
 80017fa:	5499      	strb	r1, [r3, r2]

		nandPort->State = HAL_NAND_STATE_READY;
 80017fc:	4b0d      	ldr	r3, [pc, #52]	; (8001834 <io_nand_erase_block+0x1dc>)
 80017fe:	681b      	ldr	r3, [r3, #0]
 8001800:	2201      	movs	r2, #1
 8001802:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21
		__HAL_UNLOCK(nandPort);
 8001806:	4b0b      	ldr	r3, [pc, #44]	; (8001834 <io_nand_erase_block+0x1dc>)
 8001808:	681b      	ldr	r3, [r3, #0]
 800180a:	2200      	movs	r2, #0
 800180c:	f883 2020 	strb.w	r2, [r3, #32]

		if (tflag) tmpPrint(__func__, tmpBuf, tmpLen);
 8001810:	7bfb      	ldrb	r3, [r7, #15]
 8001812:	2b00      	cmp	r3, #0
 8001814:	d009      	beq.n	800182a <io_nand_erase_block+0x1d2>
 8001816:	4b0d      	ldr	r3, [pc, #52]	; (800184c <io_nand_erase_block+0x1f4>)
 8001818:	781b      	ldrb	r3, [r3, #0]
 800181a:	461a      	mov	r2, r3
 800181c:	490a      	ldr	r1, [pc, #40]	; (8001848 <io_nand_erase_block+0x1f0>)
 800181e:	4808      	ldr	r0, [pc, #32]	; (8001840 <io_nand_erase_block+0x1e8>)
 8001820:	f7ff fa1a 	bl	8000c58 <tmpPrint>
 8001824:	e001      	b.n	800182a <io_nand_erase_block+0x1d2>

	} else {

		return HAL_ERROR;
 8001826:	2301      	movs	r3, #1
 8001828:	e000      	b.n	800182c <io_nand_erase_block+0x1d4>

	}

	return HAL_OK;
 800182a:	2300      	movs	r3, #0
}
 800182c:	4618      	mov	r0, r3
 800182e:	3718      	adds	r7, #24
 8001830:	46bd      	mov	sp, r7
 8001832:	bd80      	pop	{r7, pc}
 8001834:	20000074 	.word	0x20000074
 8001838:	20001490 	.word	0x20001490
 800183c:	20000062 	.word	0x20000062
 8001840:	08016bf0 	.word	0x08016bf0
 8001844:	080131b0 	.word	0x080131b0
 8001848:	2000013c 	.word	0x2000013c
 800184c:	2000015c 	.word	0x2000015c

08001850 <io_uint32_to_flash_adr>:
{
	return  ((adr->Plane * chipConf.PlaneSize) + (adr->Block * chipConf.BlockSize) + adr->Page);
}
//-----------------------------------------------------------------------------------------
NAND_AddressTypeDef io_uint32_to_flash_adr(uint32_t addr)
{
 8001850:	b480      	push	{r7}
 8001852:	b085      	sub	sp, #20
 8001854:	af00      	add	r7, sp, #0
 8001856:	6078      	str	r0, [r7, #4]
 8001858:	6039      	str	r1, [r7, #0]
NAND_AddressTypeDef a;

	a.Plane = addr / chipConf.PlaneSize;
 800185a:	4b1c      	ldr	r3, [pc, #112]	; (80018cc <io_uint32_to_flash_adr+0x7c>)
 800185c:	695b      	ldr	r3, [r3, #20]
 800185e:	683a      	ldr	r2, [r7, #0]
 8001860:	fbb2 f3f3 	udiv	r3, r2, r3
 8001864:	b29b      	uxth	r3, r3
 8001866:	817b      	strh	r3, [r7, #10]
	a.Block = (addr - a.Plane * chipConf.PlaneSize) / chipConf.BlockSize;
 8001868:	897b      	ldrh	r3, [r7, #10]
 800186a:	461a      	mov	r2, r3
 800186c:	4b17      	ldr	r3, [pc, #92]	; (80018cc <io_uint32_to_flash_adr+0x7c>)
 800186e:	695b      	ldr	r3, [r3, #20]
 8001870:	fb02 f303 	mul.w	r3, r2, r3
 8001874:	683a      	ldr	r2, [r7, #0]
 8001876:	1ad2      	subs	r2, r2, r3
 8001878:	4b14      	ldr	r3, [pc, #80]	; (80018cc <io_uint32_to_flash_adr+0x7c>)
 800187a:	689b      	ldr	r3, [r3, #8]
 800187c:	fbb2 f3f3 	udiv	r3, r2, r3
 8001880:	b29b      	uxth	r3, r3
 8001882:	81bb      	strh	r3, [r7, #12]
	a.Page  = addr - (a.Plane * chipConf.PlaneSize) - (a.Block * chipConf.BlockSize);
 8001884:	683b      	ldr	r3, [r7, #0]
 8001886:	b29a      	uxth	r2, r3
 8001888:	8979      	ldrh	r1, [r7, #10]
 800188a:	4b10      	ldr	r3, [pc, #64]	; (80018cc <io_uint32_to_flash_adr+0x7c>)
 800188c:	695b      	ldr	r3, [r3, #20]
 800188e:	b29b      	uxth	r3, r3
 8001890:	fb11 f303 	smulbb	r3, r1, r3
 8001894:	b29b      	uxth	r3, r3
 8001896:	1ad3      	subs	r3, r2, r3
 8001898:	b29a      	uxth	r2, r3
 800189a:	89b9      	ldrh	r1, [r7, #12]
 800189c:	4b0b      	ldr	r3, [pc, #44]	; (80018cc <io_uint32_to_flash_adr+0x7c>)
 800189e:	689b      	ldr	r3, [r3, #8]
 80018a0:	b29b      	uxth	r3, r3
 80018a2:	fb11 f303 	smulbb	r3, r1, r3
 80018a6:	b29b      	uxth	r3, r3
 80018a8:	1ad3      	subs	r3, r2, r3
 80018aa:	b29b      	uxth	r3, r3
 80018ac:	813b      	strh	r3, [r7, #8]

	return a;
 80018ae:	687b      	ldr	r3, [r7, #4]
 80018b0:	461a      	mov	r2, r3
 80018b2:	f107 0308 	add.w	r3, r7, #8
 80018b6:	6818      	ldr	r0, [r3, #0]
 80018b8:	6010      	str	r0, [r2, #0]
 80018ba:	889b      	ldrh	r3, [r3, #4]
 80018bc:	8093      	strh	r3, [r2, #4]
}
 80018be:	6878      	ldr	r0, [r7, #4]
 80018c0:	3714      	adds	r7, #20
 80018c2:	46bd      	mov	sp, r7
 80018c4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80018c8:	4770      	bx	lr
 80018ca:	bf00      	nop
 80018cc:	200014b0 	.word	0x200014b0

080018d0 <io_nand_read>:
//-----------------------------------------------------------------------------------------
uint32_t io_nand_read(uint32_t addr, uint8_t *buffer, uint32_t size, uint32_t offset)
{
 80018d0:	b580      	push	{r7, lr}
 80018d2:	b084      	sub	sp, #16
 80018d4:	af00      	add	r7, sp, #0
 80018d6:	60f8      	str	r0, [r7, #12]
 80018d8:	60b9      	str	r1, [r7, #8]
 80018da:	607a      	str	r2, [r7, #4]
 80018dc:	603b      	str	r3, [r7, #0]

	if (io_nand_read_8b(addr, buffer, size, 0) != HAL_OK) devError |= devNAND;
 80018de:	2300      	movs	r3, #0
 80018e0:	687a      	ldr	r2, [r7, #4]
 80018e2:	68b9      	ldr	r1, [r7, #8]
 80018e4:	68f8      	ldr	r0, [r7, #12]
 80018e6:	f7ff fac9 	bl	8000e7c <io_nand_read_8b>
 80018ea:	4603      	mov	r3, r0
 80018ec:	2b00      	cmp	r3, #0
 80018ee:	d006      	beq.n	80018fe <io_nand_read+0x2e>
 80018f0:	4b05      	ldr	r3, [pc, #20]	; (8001908 <io_nand_read+0x38>)
 80018f2:	881b      	ldrh	r3, [r3, #0]
 80018f4:	f043 0320 	orr.w	r3, r3, #32
 80018f8:	b29a      	uxth	r2, r3
 80018fa:	4b03      	ldr	r3, [pc, #12]	; (8001908 <io_nand_read+0x38>)
 80018fc:	801a      	strh	r2, [r3, #0]

    return 0;
 80018fe:	2300      	movs	r3, #0
}
 8001900:	4618      	mov	r0, r3
 8001902:	3710      	adds	r7, #16
 8001904:	46bd      	mov	sp, r7
 8001906:	bd80      	pop	{r7, pc}
 8001908:	20000470 	.word	0x20000470

0800190c <io_nand_write>:
//-----------------------------------------------------------------------------------------
uint32_t io_nand_write(uint32_t addr, uint8_t *buffer, uint32_t size, uint32_t offset)
{
 800190c:	b580      	push	{r7, lr}
 800190e:	b084      	sub	sp, #16
 8001910:	af00      	add	r7, sp, #0
 8001912:	60f8      	str	r0, [r7, #12]
 8001914:	60b9      	str	r1, [r7, #8]
 8001916:	607a      	str	r2, [r7, #4]
 8001918:	603b      	str	r3, [r7, #0]

	if (io_nand_write_8b(addr, buffer, size, offset) != HAL_OK) devError |= devNAND;
 800191a:	683b      	ldr	r3, [r7, #0]
 800191c:	687a      	ldr	r2, [r7, #4]
 800191e:	68b9      	ldr	r1, [r7, #8]
 8001920:	68f8      	ldr	r0, [r7, #12]
 8001922:	f7ff fca5 	bl	8001270 <io_nand_write_8b>
 8001926:	4603      	mov	r3, r0
 8001928:	2b00      	cmp	r3, #0
 800192a:	d006      	beq.n	800193a <io_nand_write+0x2e>
 800192c:	4b05      	ldr	r3, [pc, #20]	; (8001944 <io_nand_write+0x38>)
 800192e:	881b      	ldrh	r3, [r3, #0]
 8001930:	f043 0320 	orr.w	r3, r3, #32
 8001934:	b29a      	uxth	r2, r3
 8001936:	4b03      	ldr	r3, [pc, #12]	; (8001944 <io_nand_write+0x38>)
 8001938:	801a      	strh	r2, [r3, #0]

	return 0;
 800193a:	2300      	movs	r3, #0
}
 800193c:	4618      	mov	r0, r3
 800193e:	3710      	adds	r7, #16
 8001940:	46bd      	mov	sp, r7
 8001942:	bd80      	pop	{r7, pc}
 8001944:	20000470 	.word	0x20000470

08001948 <io_nand_block_erase>:
//-----------------------------------------------------------------------------------------
void io_nand_block_erase(uint32_t addr)
{
 8001948:	b580      	push	{r7, lr}
 800194a:	b084      	sub	sp, #16
 800194c:	af00      	add	r7, sp, #0
 800194e:	6078      	str	r0, [r7, #4]
NAND_AddressTypeDef nans = io_uint32_to_flash_adr(addr);
 8001950:	f107 0308 	add.w	r3, r7, #8
 8001954:	6879      	ldr	r1, [r7, #4]
 8001956:	4618      	mov	r0, r3
 8001958:	f7ff ff7a 	bl	8001850 <io_uint32_to_flash_adr>

	if (io_nand_erase_block(&nans) != HAL_OK) devError |= devNAND;
 800195c:	f107 0308 	add.w	r3, r7, #8
 8001960:	4618      	mov	r0, r3
 8001962:	f7ff fe79 	bl	8001658 <io_nand_erase_block>
 8001966:	4603      	mov	r3, r0
 8001968:	2b00      	cmp	r3, #0
 800196a:	d006      	beq.n	800197a <io_nand_block_erase+0x32>
 800196c:	4b05      	ldr	r3, [pc, #20]	; (8001984 <io_nand_block_erase+0x3c>)
 800196e:	881b      	ldrh	r3, [r3, #0]
 8001970:	f043 0320 	orr.w	r3, r3, #32
 8001974:	b29a      	uxth	r2, r3
 8001976:	4b03      	ldr	r3, [pc, #12]	; (8001984 <io_nand_block_erase+0x3c>)
 8001978:	801a      	strh	r2, [r3, #0]
}
 800197a:	bf00      	nop
 800197c:	3710      	adds	r7, #16
 800197e:	46bd      	mov	sp, r7
 8001980:	bd80      	pop	{r7, pc}
 8001982:	bf00      	nop
 8001984:	20000470 	.word	0x20000470

08001988 <__NVIC_SystemReset>:
/**
  \brief   System Reset
  \details Initiates a system reset request to reset the MCU.
 */
__NO_RETURN __STATIC_INLINE void __NVIC_SystemReset(void)
{
 8001988:	b480      	push	{r7}
 800198a:	af00      	add	r7, sp, #0
  __ASM volatile ("dsb 0xF":::"memory");
 800198c:	f3bf 8f4f 	dsb	sy
}
 8001990:	bf00      	nop
  __DSB();                                                          /* Ensure all outstanding memory accesses included
                                                                       buffered write are completed before reset */
  SCB->AIRCR  = (uint32_t)((0x5FAUL << SCB_AIRCR_VECTKEY_Pos)    |
                           (SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) |
 8001992:	4b06      	ldr	r3, [pc, #24]	; (80019ac <__NVIC_SystemReset+0x24>)
 8001994:	68db      	ldr	r3, [r3, #12]
 8001996:	f403 62e0 	and.w	r2, r3, #1792	; 0x700
  SCB->AIRCR  = (uint32_t)((0x5FAUL << SCB_AIRCR_VECTKEY_Pos)    |
 800199a:	4904      	ldr	r1, [pc, #16]	; (80019ac <__NVIC_SystemReset+0x24>)
 800199c:	4b04      	ldr	r3, [pc, #16]	; (80019b0 <__NVIC_SystemReset+0x28>)
 800199e:	4313      	orrs	r3, r2
 80019a0:	60cb      	str	r3, [r1, #12]
  __ASM volatile ("dsb 0xF":::"memory");
 80019a2:	f3bf 8f4f 	dsb	sy
}
 80019a6:	bf00      	nop
                            SCB_AIRCR_SYSRESETREQ_Msk    );         /* Keep priority group unchanged */
  __DSB();                                                          /* Ensure completion of memory access */

  for(;;)                                                           /* wait until reset */
  {
    __NOP();
 80019a8:	bf00      	nop
 80019aa:	e7fd      	b.n	80019a8 <__NVIC_SystemReset+0x20>
 80019ac:	e000ed00 	.word	0xe000ed00
 80019b0:	05fa0004 	.word	0x05fa0004

080019b4 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 80019b4:	b580      	push	{r7, lr}
 80019b6:	b082      	sub	sp, #8
 80019b8:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 80019ba:	f008 fa4b 	bl	8009e54 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 80019be:	f000 f885 	bl	8001acc <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 80019c2:	f000 fa31 	bl	8001e28 <MX_GPIO_Init>
  MX_DMA_Init();
 80019c6:	f000 f9f9 	bl	8001dbc <MX_DMA_Init>
  MX_TIM2_Init();
 80019ca:	f000 f981 	bl	8001cd0 <MX_TIM2_Init>
  MX_RTC_Init();
 80019ce:	f000 f8e7 	bl	8001ba0 <MX_RTC_Init>
  MX_FSMC_Init();
 80019d2:	f000 facf 	bl	8001f74 <MX_FSMC_Init>
  MX_USART3_UART_Init();
 80019d6:	f000 f9c7 	bl	8001d68 <MX_USART3_UART_Init>
  MX_SPI1_Init();
 80019da:	f000 f943 	bl	8001c64 <MX_SPI1_Init>
  /* USER CODE BEGIN 2 */


  for (uint8_t i = 0; i < 4; i++) {
 80019de:	2300      	movs	r3, #0
 80019e0:	71fb      	strb	r3, [r7, #7]
 80019e2:	e01e      	b.n	8001a22 <main+0x6e>
	  HAL_Delay(150);
 80019e4:	2096      	movs	r0, #150	; 0x96
 80019e6:	f008 fa77 	bl	8009ed8 <HAL_Delay>
	  HAL_GPIO_WritePin(LED_TIK_GPIO_Port, LED_TIK_Pin, GPIO_PIN_SET);
 80019ea:	2201      	movs	r2, #1
 80019ec:	2180      	movs	r1, #128	; 0x80
 80019ee:	4829      	ldr	r0, [pc, #164]	; (8001a94 <main+0xe0>)
 80019f0:	f009 f916 	bl	800ac20 <HAL_GPIO_WritePin>
	  HAL_GPIO_WritePin(LED_ERR_GPIO_Port, LED_ERR_Pin, GPIO_PIN_SET);
 80019f4:	2201      	movs	r2, #1
 80019f6:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 80019fa:	4827      	ldr	r0, [pc, #156]	; (8001a98 <main+0xe4>)
 80019fc:	f009 f910 	bl	800ac20 <HAL_GPIO_WritePin>
	  HAL_Delay(150);
 8001a00:	2096      	movs	r0, #150	; 0x96
 8001a02:	f008 fa69 	bl	8009ed8 <HAL_Delay>
	  HAL_GPIO_WritePin(LED_TIK_GPIO_Port, LED_TIK_Pin, GPIO_PIN_RESET);
 8001a06:	2200      	movs	r2, #0
 8001a08:	2180      	movs	r1, #128	; 0x80
 8001a0a:	4822      	ldr	r0, [pc, #136]	; (8001a94 <main+0xe0>)
 8001a0c:	f009 f908 	bl	800ac20 <HAL_GPIO_WritePin>
	  HAL_GPIO_WritePin(LED_ERR_GPIO_Port, LED_ERR_Pin, GPIO_PIN_RESET);
 8001a10:	2200      	movs	r2, #0
 8001a12:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8001a16:	4820      	ldr	r0, [pc, #128]	; (8001a98 <main+0xe4>)
 8001a18:	f009 f902 	bl	800ac20 <HAL_GPIO_WritePin>
  for (uint8_t i = 0; i < 4; i++) {
 8001a1c:	79fb      	ldrb	r3, [r7, #7]
 8001a1e:	3301      	adds	r3, #1
 8001a20:	71fb      	strb	r3, [r7, #7]
 8001a22:	79fb      	ldrb	r3, [r7, #7]
 8001a24:	2b03      	cmp	r3, #3
 8001a26:	d9dd      	bls.n	80019e4 <main+0x30>
  }

  // start timer2 + interrupt
  HAL_TIM_Base_Start_IT(timePort);
 8001a28:	4b1c      	ldr	r3, [pc, #112]	; (8001a9c <main+0xe8>)
 8001a2a:	681b      	ldr	r3, [r3, #0]
 8001a2c:	4618      	mov	r0, r3
 8001a2e:	f00b f869 	bl	800cb04 <HAL_TIM_Base_Start_IT>

  HAL_UART_Receive_IT(logPort, &rxByte, 1);
 8001a32:	4b1b      	ldr	r3, [pc, #108]	; (8001aa0 <main+0xec>)
 8001a34:	681b      	ldr	r3, [r3, #0]
 8001a36:	2201      	movs	r2, #1
 8001a38:	491a      	ldr	r1, [pc, #104]	; (8001aa4 <main+0xf0>)
 8001a3a:	4618      	mov	r0, r3
 8001a3c:	f00b fce1 	bl	800d402 <HAL_UART_Receive_IT>

  //set_Date(epoch);

  ST7789_Reset();
 8001a40:	f002 fbac 	bl	800419c <ST7789_Reset>
  ST7789_Init(back_color);
 8001a44:	4b18      	ldr	r3, [pc, #96]	; (8001aa8 <main+0xf4>)
 8001a46:	881b      	ldrh	r3, [r3, #0]
 8001a48:	4618      	mov	r0, r3
 8001a4a:	f002 fbc1 	bl	80041d0 <ST7789_Init>

#if defined(SET_FS_TEST) || defined(SET_NAND_TEST)
  dbg = logDump;
 8001a4e:	4b17      	ldr	r3, [pc, #92]	; (8001aac <main+0xf8>)
 8001a50:	2202      	movs	r2, #2
 8001a52:	701a      	strb	r2, [r3, #0]
#endif

  /* USER CODE END 2 */

  /* Init scheduler */
  osKernelInitialize();
 8001a54:	f00c fe46 	bl	800e6e4 <osKernelInitialize>
  /* add mutexes, ... */
  /* USER CODE END RTOS_MUTEX */

  /* Create the semaphores(s) */
  /* creation of binSem */
  binSemHandle = osSemaphoreNew(1, 1, &binSem_attributes);
 8001a58:	4a15      	ldr	r2, [pc, #84]	; (8001ab0 <main+0xfc>)
 8001a5a:	2101      	movs	r1, #1
 8001a5c:	2001      	movs	r0, #1
 8001a5e:	f00c ff3a 	bl	800e8d6 <osSemaphoreNew>
 8001a62:	4603      	mov	r3, r0
 8001a64:	4a13      	ldr	r2, [pc, #76]	; (8001ab4 <main+0x100>)
 8001a66:	6013      	str	r3, [r2, #0]
  /* start timers, add new ones, ... */
  /* USER CODE END RTOS_TIMERS */

  /* Create the queue(s) */
  /* creation of myQue */
  myQueHandle = osMessageQueueNew (16, sizeof(s_qcmd), &myQue_attributes);
 8001a68:	4a13      	ldr	r2, [pc, #76]	; (8001ab8 <main+0x104>)
 8001a6a:	2102      	movs	r1, #2
 8001a6c:	2010      	movs	r0, #16
 8001a6e:	f00c ffbb 	bl	800e9e8 <osMessageQueueNew>
 8001a72:	4603      	mov	r3, r0
 8001a74:	4a11      	ldr	r2, [pc, #68]	; (8001abc <main+0x108>)
 8001a76:	6013      	str	r3, [r2, #0]
  /* add queues, ... */
  /* USER CODE END RTOS_QUEUES */

  /* Create the thread(s) */
  /* creation of defTask */
  defTaskHandle = osThreadNew(defThread, NULL, &defTask_attributes);
 8001a78:	4a11      	ldr	r2, [pc, #68]	; (8001ac0 <main+0x10c>)
 8001a7a:	2100      	movs	r1, #0
 8001a7c:	4811      	ldr	r0, [pc, #68]	; (8001ac4 <main+0x110>)
 8001a7e:	f00c fe7d 	bl	800e77c <osThreadNew>
 8001a82:	4603      	mov	r3, r0
 8001a84:	4a10      	ldr	r2, [pc, #64]	; (8001ac8 <main+0x114>)
 8001a86:	6013      	str	r3, [r2, #0]
  /* USER CODE BEGIN RTOS_EVENTS */
  /* add events, ... */
  /* USER CODE END RTOS_EVENTS */

  /* Start scheduler */
  osKernelStart();
 8001a88:	f00c fe52 	bl	800e730 <osKernelStart>

  /* We should never get here as control is now taken by the scheduler */
  /* Infinite loop */
  /* USER CODE BEGIN WHILE */

    LOOP_FOREVER();
 8001a8c:	2001      	movs	r0, #1
 8001a8e:	f008 fa23 	bl	8009ed8 <HAL_Delay>
 8001a92:	e7fb      	b.n	8001a8c <main+0xd8>
 8001a94:	40020800 	.word	0x40020800
 8001a98:	40020c00 	.word	0x40020c00
 8001a9c:	2000006c 	.word	0x2000006c
 8001aa0:	20000070 	.word	0x20000070
 8001aa4:	20001480 	.word	0x20001480
 8001aa8:	20001486 	.word	0x20001486
 8001aac:	20000062 	.word	0x20000062
 8001ab0:	08016c40 	.word	0x08016c40
 8001ab4:	2000046c 	.word	0x2000046c
 8001ab8:	08016c28 	.word	0x08016c28
 8001abc:	20000468 	.word	0x20000468
 8001ac0:	08016c04 	.word	0x08016c04
 8001ac4:	08003041 	.word	0x08003041
 8001ac8:	20000464 	.word	0x20000464

08001acc <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8001acc:	b580      	push	{r7, lr}
 8001ace:	b094      	sub	sp, #80	; 0x50
 8001ad0:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8001ad2:	f107 0320 	add.w	r3, r7, #32
 8001ad6:	2230      	movs	r2, #48	; 0x30
 8001ad8:	2100      	movs	r1, #0
 8001ada:	4618      	mov	r0, r3
 8001adc:	f010 f91c 	bl	8011d18 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8001ae0:	f107 030c 	add.w	r3, r7, #12
 8001ae4:	2200      	movs	r2, #0
 8001ae6:	601a      	str	r2, [r3, #0]
 8001ae8:	605a      	str	r2, [r3, #4]
 8001aea:	609a      	str	r2, [r3, #8]
 8001aec:	60da      	str	r2, [r3, #12]
 8001aee:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 8001af0:	2300      	movs	r3, #0
 8001af2:	60bb      	str	r3, [r7, #8]
 8001af4:	4b28      	ldr	r3, [pc, #160]	; (8001b98 <SystemClock_Config+0xcc>)
 8001af6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001af8:	4a27      	ldr	r2, [pc, #156]	; (8001b98 <SystemClock_Config+0xcc>)
 8001afa:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8001afe:	6413      	str	r3, [r2, #64]	; 0x40
 8001b00:	4b25      	ldr	r3, [pc, #148]	; (8001b98 <SystemClock_Config+0xcc>)
 8001b02:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001b04:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001b08:	60bb      	str	r3, [r7, #8]
 8001b0a:	68bb      	ldr	r3, [r7, #8]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 8001b0c:	2300      	movs	r3, #0
 8001b0e:	607b      	str	r3, [r7, #4]
 8001b10:	4b22      	ldr	r3, [pc, #136]	; (8001b9c <SystemClock_Config+0xd0>)
 8001b12:	681b      	ldr	r3, [r3, #0]
 8001b14:	4a21      	ldr	r2, [pc, #132]	; (8001b9c <SystemClock_Config+0xd0>)
 8001b16:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8001b1a:	6013      	str	r3, [r2, #0]
 8001b1c:	4b1f      	ldr	r3, [pc, #124]	; (8001b9c <SystemClock_Config+0xd0>)
 8001b1e:	681b      	ldr	r3, [r3, #0]
 8001b20:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8001b24:	607b      	str	r3, [r7, #4]
 8001b26:	687b      	ldr	r3, [r7, #4]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 8001b28:	2301      	movs	r3, #1
 8001b2a:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 8001b2c:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8001b30:	627b      	str	r3, [r7, #36]	; 0x24
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8001b32:	2302      	movs	r3, #2
 8001b34:	63bb      	str	r3, [r7, #56]	; 0x38
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 8001b36:	f44f 0380 	mov.w	r3, #4194304	; 0x400000
 8001b3a:	63fb      	str	r3, [r7, #60]	; 0x3c
  RCC_OscInitStruct.PLL.PLLM = 8;
 8001b3c:	2308      	movs	r3, #8
 8001b3e:	643b      	str	r3, [r7, #64]	; 0x40
  RCC_OscInitStruct.PLL.PLLN = 336;
 8001b40:	f44f 73a8 	mov.w	r3, #336	; 0x150
 8001b44:	647b      	str	r3, [r7, #68]	; 0x44
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 8001b46:	2302      	movs	r3, #2
 8001b48:	64bb      	str	r3, [r7, #72]	; 0x48
  RCC_OscInitStruct.PLL.PLLQ = 7;
 8001b4a:	2307      	movs	r3, #7
 8001b4c:	64fb      	str	r3, [r7, #76]	; 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8001b4e:	f107 0320 	add.w	r3, r7, #32
 8001b52:	4618      	mov	r0, r3
 8001b54:	f009 f9ec 	bl	800af30 <HAL_RCC_OscConfig>
 8001b58:	4603      	mov	r3, r0
 8001b5a:	2b00      	cmp	r3, #0
 8001b5c:	d001      	beq.n	8001b62 <SystemClock_Config+0x96>
  {
    Error_Handler();
 8001b5e:	f002 f97d 	bl	8003e5c <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8001b62:	230f      	movs	r3, #15
 8001b64:	60fb      	str	r3, [r7, #12]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8001b66:	2302      	movs	r3, #2
 8001b68:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8001b6a:	2300      	movs	r3, #0
 8001b6c:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV8;
 8001b6e:	f44f 53c0 	mov.w	r3, #6144	; 0x1800
 8001b72:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV2;
 8001b74:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8001b78:	61fb      	str	r3, [r7, #28]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_5) != HAL_OK)
 8001b7a:	f107 030c 	add.w	r3, r7, #12
 8001b7e:	2105      	movs	r1, #5
 8001b80:	4618      	mov	r0, r3
 8001b82:	f009 fc4d 	bl	800b420 <HAL_RCC_ClockConfig>
 8001b86:	4603      	mov	r3, r0
 8001b88:	2b00      	cmp	r3, #0
 8001b8a:	d001      	beq.n	8001b90 <SystemClock_Config+0xc4>
  {
    Error_Handler();
 8001b8c:	f002 f966 	bl	8003e5c <Error_Handler>
  }
}
 8001b90:	bf00      	nop
 8001b92:	3750      	adds	r7, #80	; 0x50
 8001b94:	46bd      	mov	sp, r7
 8001b96:	bd80      	pop	{r7, pc}
 8001b98:	40023800 	.word	0x40023800
 8001b9c:	40007000 	.word	0x40007000

08001ba0 <MX_RTC_Init>:
  * @brief RTC Initialization Function
  * @param None
  * @retval None
  */
static void MX_RTC_Init(void)
{
 8001ba0:	b580      	push	{r7, lr}
 8001ba2:	b086      	sub	sp, #24
 8001ba4:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN RTC_Init 0 */

  /* USER CODE END RTC_Init 0 */

  RTC_TimeTypeDef sTime = {0};
 8001ba6:	1d3b      	adds	r3, r7, #4
 8001ba8:	2200      	movs	r2, #0
 8001baa:	601a      	str	r2, [r3, #0]
 8001bac:	605a      	str	r2, [r3, #4]
 8001bae:	609a      	str	r2, [r3, #8]
 8001bb0:	60da      	str	r2, [r3, #12]
 8001bb2:	611a      	str	r2, [r3, #16]
  RTC_DateTypeDef sDate = {0};
 8001bb4:	2300      	movs	r3, #0
 8001bb6:	603b      	str	r3, [r7, #0]

  /* USER CODE END RTC_Init 1 */

  /** Initialize RTC Only
  */
  hrtc.Instance = RTC;
 8001bb8:	4b27      	ldr	r3, [pc, #156]	; (8001c58 <MX_RTC_Init+0xb8>)
 8001bba:	4a28      	ldr	r2, [pc, #160]	; (8001c5c <MX_RTC_Init+0xbc>)
 8001bbc:	601a      	str	r2, [r3, #0]
  hrtc.Init.HourFormat = RTC_HOURFORMAT_24;
 8001bbe:	4b26      	ldr	r3, [pc, #152]	; (8001c58 <MX_RTC_Init+0xb8>)
 8001bc0:	2200      	movs	r2, #0
 8001bc2:	605a      	str	r2, [r3, #4]
  hrtc.Init.AsynchPrediv = 127;
 8001bc4:	4b24      	ldr	r3, [pc, #144]	; (8001c58 <MX_RTC_Init+0xb8>)
 8001bc6:	227f      	movs	r2, #127	; 0x7f
 8001bc8:	609a      	str	r2, [r3, #8]
  hrtc.Init.SynchPrediv = 2499;
 8001bca:	4b23      	ldr	r3, [pc, #140]	; (8001c58 <MX_RTC_Init+0xb8>)
 8001bcc:	f640 12c3 	movw	r2, #2499	; 0x9c3
 8001bd0:	60da      	str	r2, [r3, #12]
  hrtc.Init.OutPut = RTC_OUTPUT_DISABLE;
 8001bd2:	4b21      	ldr	r3, [pc, #132]	; (8001c58 <MX_RTC_Init+0xb8>)
 8001bd4:	2200      	movs	r2, #0
 8001bd6:	611a      	str	r2, [r3, #16]
  hrtc.Init.OutPutPolarity = RTC_OUTPUT_POLARITY_HIGH;
 8001bd8:	4b1f      	ldr	r3, [pc, #124]	; (8001c58 <MX_RTC_Init+0xb8>)
 8001bda:	2200      	movs	r2, #0
 8001bdc:	615a      	str	r2, [r3, #20]
  hrtc.Init.OutPutType = RTC_OUTPUT_TYPE_OPENDRAIN;
 8001bde:	4b1e      	ldr	r3, [pc, #120]	; (8001c58 <MX_RTC_Init+0xb8>)
 8001be0:	2200      	movs	r2, #0
 8001be2:	619a      	str	r2, [r3, #24]
  if (HAL_RTC_Init(&hrtc) != HAL_OK)
 8001be4:	481c      	ldr	r0, [pc, #112]	; (8001c58 <MX_RTC_Init+0xb8>)
 8001be6:	f009 ff4f 	bl	800ba88 <HAL_RTC_Init>
 8001bea:	4603      	mov	r3, r0
 8001bec:	2b00      	cmp	r3, #0
 8001bee:	d001      	beq.n	8001bf4 <MX_RTC_Init+0x54>
  {
    Error_Handler();
 8001bf0:	f002 f934 	bl	8003e5c <Error_Handler>

  /* USER CODE END Check_RTC_BKUP */

  /** Initialize RTC and set the Time and Date
  */
  sTime.Hours = 21;
 8001bf4:	2315      	movs	r3, #21
 8001bf6:	713b      	strb	r3, [r7, #4]
  sTime.Minutes = 52;
 8001bf8:	2334      	movs	r3, #52	; 0x34
 8001bfa:	717b      	strb	r3, [r7, #5]
  sTime.Seconds = 12;
 8001bfc:	230c      	movs	r3, #12
 8001bfe:	71bb      	strb	r3, [r7, #6]
  sTime.DayLightSaving = RTC_DAYLIGHTSAVING_NONE;
 8001c00:	2300      	movs	r3, #0
 8001c02:	613b      	str	r3, [r7, #16]
  sTime.StoreOperation = RTC_STOREOPERATION_RESET;
 8001c04:	2300      	movs	r3, #0
 8001c06:	617b      	str	r3, [r7, #20]
  if (HAL_RTC_SetTime(&hrtc, &sTime, RTC_FORMAT_BIN) != HAL_OK)
 8001c08:	1d3b      	adds	r3, r7, #4
 8001c0a:	2200      	movs	r2, #0
 8001c0c:	4619      	mov	r1, r3
 8001c0e:	4812      	ldr	r0, [pc, #72]	; (8001c58 <MX_RTC_Init+0xb8>)
 8001c10:	f009 ffb0 	bl	800bb74 <HAL_RTC_SetTime>
 8001c14:	4603      	mov	r3, r0
 8001c16:	2b00      	cmp	r3, #0
 8001c18:	d001      	beq.n	8001c1e <MX_RTC_Init+0x7e>
  {
    Error_Handler();
 8001c1a:	f002 f91f 	bl	8003e5c <Error_Handler>
  }
  sDate.WeekDay = RTC_WEEKDAY_MONDAY;
 8001c1e:	2301      	movs	r3, #1
 8001c20:	703b      	strb	r3, [r7, #0]
  sDate.Month = RTC_MONTH_JANUARY;
 8001c22:	2301      	movs	r3, #1
 8001c24:	707b      	strb	r3, [r7, #1]
  sDate.Date = 1;
 8001c26:	2301      	movs	r3, #1
 8001c28:	70bb      	strb	r3, [r7, #2]
  sDate.Year = 0;
 8001c2a:	2300      	movs	r3, #0
 8001c2c:	70fb      	strb	r3, [r7, #3]

  if (HAL_RTC_SetDate(&hrtc, &sDate, RTC_FORMAT_BIN) != HAL_OK)
 8001c2e:	463b      	mov	r3, r7
 8001c30:	2200      	movs	r2, #0
 8001c32:	4619      	mov	r1, r3
 8001c34:	4808      	ldr	r0, [pc, #32]	; (8001c58 <MX_RTC_Init+0xb8>)
 8001c36:	f00a f895 	bl	800bd64 <HAL_RTC_SetDate>
 8001c3a:	4603      	mov	r3, r0
 8001c3c:	2b00      	cmp	r3, #0
 8001c3e:	d001      	beq.n	8001c44 <MX_RTC_Init+0xa4>
  {
    Error_Handler();
 8001c40:	f002 f90c 	bl	8003e5c <Error_Handler>
  }
  /* USER CODE BEGIN RTC_Init 2 */

  set_Date(epoch);
 8001c44:	4b06      	ldr	r3, [pc, #24]	; (8001c60 <MX_RTC_Init+0xc0>)
 8001c46:	681b      	ldr	r3, [r3, #0]
 8001c48:	4618      	mov	r0, r3
 8001c4a:	f000 fcfb 	bl	8002644 <set_Date>

  /* USER CODE END RTC_Init 2 */

}
 8001c4e:	bf00      	nop
 8001c50:	3718      	adds	r7, #24
 8001c52:	46bd      	mov	sp, r7
 8001c54:	bd80      	pop	{r7, pc}
 8001c56:	bf00      	nop
 8001c58:	20000260 	.word	0x20000260
 8001c5c:	40002800 	.word	0x40002800
 8001c60:	20000064 	.word	0x20000064

08001c64 <MX_SPI1_Init>:
  * @brief SPI1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_SPI1_Init(void)
{
 8001c64:	b580      	push	{r7, lr}
 8001c66:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN SPI1_Init 1 */

  /* USER CODE END SPI1_Init 1 */
  /* SPI1 parameter configuration*/
  hspi1.Instance = SPI1;
 8001c68:	4b17      	ldr	r3, [pc, #92]	; (8001cc8 <MX_SPI1_Init+0x64>)
 8001c6a:	4a18      	ldr	r2, [pc, #96]	; (8001ccc <MX_SPI1_Init+0x68>)
 8001c6c:	601a      	str	r2, [r3, #0]
  hspi1.Init.Mode = SPI_MODE_MASTER;
 8001c6e:	4b16      	ldr	r3, [pc, #88]	; (8001cc8 <MX_SPI1_Init+0x64>)
 8001c70:	f44f 7282 	mov.w	r2, #260	; 0x104
 8001c74:	605a      	str	r2, [r3, #4]
  hspi1.Init.Direction = SPI_DIRECTION_2LINES;
 8001c76:	4b14      	ldr	r3, [pc, #80]	; (8001cc8 <MX_SPI1_Init+0x64>)
 8001c78:	2200      	movs	r2, #0
 8001c7a:	609a      	str	r2, [r3, #8]
  hspi1.Init.DataSize = SPI_DATASIZE_8BIT;
 8001c7c:	4b12      	ldr	r3, [pc, #72]	; (8001cc8 <MX_SPI1_Init+0x64>)
 8001c7e:	2200      	movs	r2, #0
 8001c80:	60da      	str	r2, [r3, #12]
  hspi1.Init.CLKPolarity = SPI_POLARITY_HIGH;
 8001c82:	4b11      	ldr	r3, [pc, #68]	; (8001cc8 <MX_SPI1_Init+0x64>)
 8001c84:	2202      	movs	r2, #2
 8001c86:	611a      	str	r2, [r3, #16]
  hspi1.Init.CLKPhase = SPI_PHASE_1EDGE;
 8001c88:	4b0f      	ldr	r3, [pc, #60]	; (8001cc8 <MX_SPI1_Init+0x64>)
 8001c8a:	2200      	movs	r2, #0
 8001c8c:	615a      	str	r2, [r3, #20]
  hspi1.Init.NSS = SPI_NSS_SOFT;
 8001c8e:	4b0e      	ldr	r3, [pc, #56]	; (8001cc8 <MX_SPI1_Init+0x64>)
 8001c90:	f44f 7200 	mov.w	r2, #512	; 0x200
 8001c94:	619a      	str	r2, [r3, #24]
  hspi1.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 8001c96:	4b0c      	ldr	r3, [pc, #48]	; (8001cc8 <MX_SPI1_Init+0x64>)
 8001c98:	2200      	movs	r2, #0
 8001c9a:	61da      	str	r2, [r3, #28]
  hspi1.Init.FirstBit = SPI_FIRSTBIT_MSB;
 8001c9c:	4b0a      	ldr	r3, [pc, #40]	; (8001cc8 <MX_SPI1_Init+0x64>)
 8001c9e:	2200      	movs	r2, #0
 8001ca0:	621a      	str	r2, [r3, #32]
  hspi1.Init.TIMode = SPI_TIMODE_DISABLE;
 8001ca2:	4b09      	ldr	r3, [pc, #36]	; (8001cc8 <MX_SPI1_Init+0x64>)
 8001ca4:	2200      	movs	r2, #0
 8001ca6:	625a      	str	r2, [r3, #36]	; 0x24
  hspi1.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8001ca8:	4b07      	ldr	r3, [pc, #28]	; (8001cc8 <MX_SPI1_Init+0x64>)
 8001caa:	2200      	movs	r2, #0
 8001cac:	629a      	str	r2, [r3, #40]	; 0x28
  hspi1.Init.CRCPolynomial = 10;
 8001cae:	4b06      	ldr	r3, [pc, #24]	; (8001cc8 <MX_SPI1_Init+0x64>)
 8001cb0:	220a      	movs	r2, #10
 8001cb2:	62da      	str	r2, [r3, #44]	; 0x2c
  if (HAL_SPI_Init(&hspi1) != HAL_OK)
 8001cb4:	4804      	ldr	r0, [pc, #16]	; (8001cc8 <MX_SPI1_Init+0x64>)
 8001cb6:	f00a f9e5 	bl	800c084 <HAL_SPI_Init>
 8001cba:	4603      	mov	r3, r0
 8001cbc:	2b00      	cmp	r3, #0
 8001cbe:	d001      	beq.n	8001cc4 <MX_SPI1_Init+0x60>
  {
    Error_Handler();
 8001cc0:	f002 f8cc 	bl	8003e5c <Error_Handler>
  }
  /* USER CODE BEGIN SPI1_Init 2 */

  /* USER CODE END SPI1_Init 2 */

}
 8001cc4:	bf00      	nop
 8001cc6:	bd80      	pop	{r7, pc}
 8001cc8:	20000280 	.word	0x20000280
 8001ccc:	40013000 	.word	0x40013000

08001cd0 <MX_TIM2_Init>:
  * @brief TIM2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM2_Init(void)
{
 8001cd0:	b580      	push	{r7, lr}
 8001cd2:	b086      	sub	sp, #24
 8001cd4:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM2_Init 0 */

  /* USER CODE END TIM2_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8001cd6:	f107 0308 	add.w	r3, r7, #8
 8001cda:	2200      	movs	r2, #0
 8001cdc:	601a      	str	r2, [r3, #0]
 8001cde:	605a      	str	r2, [r3, #4]
 8001ce0:	609a      	str	r2, [r3, #8]
 8001ce2:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8001ce4:	463b      	mov	r3, r7
 8001ce6:	2200      	movs	r2, #0
 8001ce8:	601a      	str	r2, [r3, #0]
 8001cea:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM2_Init 1 */
  	  //  APB1 - 42MHz
  /* USER CODE END TIM2_Init 1 */
  htim2.Instance = TIM2;
 8001cec:	4b1d      	ldr	r3, [pc, #116]	; (8001d64 <MX_TIM2_Init+0x94>)
 8001cee:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 8001cf2:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 41999;
 8001cf4:	4b1b      	ldr	r3, [pc, #108]	; (8001d64 <MX_TIM2_Init+0x94>)
 8001cf6:	f24a 420f 	movw	r2, #41999	; 0xa40f
 8001cfa:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001cfc:	4b19      	ldr	r3, [pc, #100]	; (8001d64 <MX_TIM2_Init+0x94>)
 8001cfe:	2200      	movs	r2, #0
 8001d00:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 249;
 8001d02:	4b18      	ldr	r3, [pc, #96]	; (8001d64 <MX_TIM2_Init+0x94>)
 8001d04:	22f9      	movs	r2, #249	; 0xf9
 8001d06:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001d08:	4b16      	ldr	r3, [pc, #88]	; (8001d64 <MX_TIM2_Init+0x94>)
 8001d0a:	2200      	movs	r2, #0
 8001d0c:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_ENABLE;
 8001d0e:	4b15      	ldr	r3, [pc, #84]	; (8001d64 <MX_TIM2_Init+0x94>)
 8001d10:	2280      	movs	r2, #128	; 0x80
 8001d12:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim2) != HAL_OK)
 8001d14:	4813      	ldr	r0, [pc, #76]	; (8001d64 <MX_TIM2_Init+0x94>)
 8001d16:	f00a fea5 	bl	800ca64 <HAL_TIM_Base_Init>
 8001d1a:	4603      	mov	r3, r0
 8001d1c:	2b00      	cmp	r3, #0
 8001d1e:	d001      	beq.n	8001d24 <MX_TIM2_Init+0x54>
  {
    Error_Handler();
 8001d20:	f002 f89c 	bl	8003e5c <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8001d24:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8001d28:	60bb      	str	r3, [r7, #8]
  if (HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig) != HAL_OK)
 8001d2a:	f107 0308 	add.w	r3, r7, #8
 8001d2e:	4619      	mov	r1, r3
 8001d30:	480c      	ldr	r0, [pc, #48]	; (8001d64 <MX_TIM2_Init+0x94>)
 8001d32:	f00b f85f 	bl	800cdf4 <HAL_TIM_ConfigClockSource>
 8001d36:	4603      	mov	r3, r0
 8001d38:	2b00      	cmp	r3, #0
 8001d3a:	d001      	beq.n	8001d40 <MX_TIM2_Init+0x70>
  {
    Error_Handler();
 8001d3c:	f002 f88e 	bl	8003e5c <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_UPDATE;
 8001d40:	2320      	movs	r3, #32
 8001d42:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8001d44:	2300      	movs	r3, #0
 8001d46:	607b      	str	r3, [r7, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 8001d48:	463b      	mov	r3, r7
 8001d4a:	4619      	mov	r1, r3
 8001d4c:	4805      	ldr	r0, [pc, #20]	; (8001d64 <MX_TIM2_Init+0x94>)
 8001d4e:	f00b fa7b 	bl	800d248 <HAL_TIMEx_MasterConfigSynchronization>
 8001d52:	4603      	mov	r3, r0
 8001d54:	2b00      	cmp	r3, #0
 8001d56:	d001      	beq.n	8001d5c <MX_TIM2_Init+0x8c>
  {
    Error_Handler();
 8001d58:	f002 f880 	bl	8003e5c <Error_Handler>
  }
  /* USER CODE BEGIN TIM2_Init 2 */

  /* USER CODE END TIM2_Init 2 */

}
 8001d5c:	bf00      	nop
 8001d5e:	3718      	adds	r7, #24
 8001d60:	46bd      	mov	sp, r7
 8001d62:	bd80      	pop	{r7, pc}
 8001d64:	20000338 	.word	0x20000338

08001d68 <MX_USART3_UART_Init>:
  * @brief USART3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART3_UART_Init(void)
{
 8001d68:	b580      	push	{r7, lr}
 8001d6a:	af00      	add	r7, sp, #0
  /* USER CODE END USART3_Init 0 */

  /* USER CODE BEGIN USART3_Init 1 */

  /* USER CODE END USART3_Init 1 */
  huart3.Instance = USART3;
 8001d6c:	4b11      	ldr	r3, [pc, #68]	; (8001db4 <MX_USART3_UART_Init+0x4c>)
 8001d6e:	4a12      	ldr	r2, [pc, #72]	; (8001db8 <MX_USART3_UART_Init+0x50>)
 8001d70:	601a      	str	r2, [r3, #0]
  huart3.Init.BaudRate = 230400;
 8001d72:	4b10      	ldr	r3, [pc, #64]	; (8001db4 <MX_USART3_UART_Init+0x4c>)
 8001d74:	f44f 3261 	mov.w	r2, #230400	; 0x38400
 8001d78:	605a      	str	r2, [r3, #4]
  huart3.Init.WordLength = UART_WORDLENGTH_8B;
 8001d7a:	4b0e      	ldr	r3, [pc, #56]	; (8001db4 <MX_USART3_UART_Init+0x4c>)
 8001d7c:	2200      	movs	r2, #0
 8001d7e:	609a      	str	r2, [r3, #8]
  huart3.Init.StopBits = UART_STOPBITS_1;
 8001d80:	4b0c      	ldr	r3, [pc, #48]	; (8001db4 <MX_USART3_UART_Init+0x4c>)
 8001d82:	2200      	movs	r2, #0
 8001d84:	60da      	str	r2, [r3, #12]
  huart3.Init.Parity = UART_PARITY_NONE;
 8001d86:	4b0b      	ldr	r3, [pc, #44]	; (8001db4 <MX_USART3_UART_Init+0x4c>)
 8001d88:	2200      	movs	r2, #0
 8001d8a:	611a      	str	r2, [r3, #16]
  huart3.Init.Mode = UART_MODE_TX_RX;
 8001d8c:	4b09      	ldr	r3, [pc, #36]	; (8001db4 <MX_USART3_UART_Init+0x4c>)
 8001d8e:	220c      	movs	r2, #12
 8001d90:	615a      	str	r2, [r3, #20]
  huart3.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8001d92:	4b08      	ldr	r3, [pc, #32]	; (8001db4 <MX_USART3_UART_Init+0x4c>)
 8001d94:	2200      	movs	r2, #0
 8001d96:	619a      	str	r2, [r3, #24]
  huart3.Init.OverSampling = UART_OVERSAMPLING_16;
 8001d98:	4b06      	ldr	r3, [pc, #24]	; (8001db4 <MX_USART3_UART_Init+0x4c>)
 8001d9a:	2200      	movs	r2, #0
 8001d9c:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart3) != HAL_OK)
 8001d9e:	4805      	ldr	r0, [pc, #20]	; (8001db4 <MX_USART3_UART_Init+0x4c>)
 8001da0:	f00b fae2 	bl	800d368 <HAL_UART_Init>
 8001da4:	4603      	mov	r3, r0
 8001da6:	2b00      	cmp	r3, #0
 8001da8:	d001      	beq.n	8001dae <MX_USART3_UART_Init+0x46>
  {
    Error_Handler();
 8001daa:	f002 f857 	bl	8003e5c <Error_Handler>
  }
  /* USER CODE BEGIN USART3_Init 2 */

  /* USER CODE END USART3_Init 2 */

}
 8001dae:	bf00      	nop
 8001db0:	bd80      	pop	{r7, pc}
 8001db2:	bf00      	nop
 8001db4:	20000380 	.word	0x20000380
 8001db8:	40004800 	.word	0x40004800

08001dbc <MX_DMA_Init>:

/**
  * Enable DMA controller clock
  */
static void MX_DMA_Init(void)
{
 8001dbc:	b580      	push	{r7, lr}
 8001dbe:	b082      	sub	sp, #8
 8001dc0:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMA1_CLK_ENABLE();
 8001dc2:	2300      	movs	r3, #0
 8001dc4:	607b      	str	r3, [r7, #4]
 8001dc6:	4b17      	ldr	r3, [pc, #92]	; (8001e24 <MX_DMA_Init+0x68>)
 8001dc8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001dca:	4a16      	ldr	r2, [pc, #88]	; (8001e24 <MX_DMA_Init+0x68>)
 8001dcc:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 8001dd0:	6313      	str	r3, [r2, #48]	; 0x30
 8001dd2:	4b14      	ldr	r3, [pc, #80]	; (8001e24 <MX_DMA_Init+0x68>)
 8001dd4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001dd6:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8001dda:	607b      	str	r3, [r7, #4]
 8001ddc:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_DMA2_CLK_ENABLE();
 8001dde:	2300      	movs	r3, #0
 8001de0:	603b      	str	r3, [r7, #0]
 8001de2:	4b10      	ldr	r3, [pc, #64]	; (8001e24 <MX_DMA_Init+0x68>)
 8001de4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001de6:	4a0f      	ldr	r2, [pc, #60]	; (8001e24 <MX_DMA_Init+0x68>)
 8001de8:	f443 0380 	orr.w	r3, r3, #4194304	; 0x400000
 8001dec:	6313      	str	r3, [r2, #48]	; 0x30
 8001dee:	4b0d      	ldr	r3, [pc, #52]	; (8001e24 <MX_DMA_Init+0x68>)
 8001df0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001df2:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8001df6:	603b      	str	r3, [r7, #0]
 8001df8:	683b      	ldr	r3, [r7, #0]

  /* DMA interrupt init */
  /* DMA1_Stream3_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Stream3_IRQn, 5, 0);
 8001dfa:	2200      	movs	r2, #0
 8001dfc:	2105      	movs	r1, #5
 8001dfe:	200e      	movs	r0, #14
 8001e00:	f008 f946 	bl	800a090 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Stream3_IRQn);
 8001e04:	200e      	movs	r0, #14
 8001e06:	f008 f95f 	bl	800a0c8 <HAL_NVIC_EnableIRQ>
  /* DMA2_Stream3_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA2_Stream3_IRQn, 3, 0);
 8001e0a:	2200      	movs	r2, #0
 8001e0c:	2103      	movs	r1, #3
 8001e0e:	203b      	movs	r0, #59	; 0x3b
 8001e10:	f008 f93e 	bl	800a090 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA2_Stream3_IRQn);
 8001e14:	203b      	movs	r0, #59	; 0x3b
 8001e16:	f008 f957 	bl	800a0c8 <HAL_NVIC_EnableIRQ>

}
 8001e1a:	bf00      	nop
 8001e1c:	3708      	adds	r7, #8
 8001e1e:	46bd      	mov	sp, r7
 8001e20:	bd80      	pop	{r7, pc}
 8001e22:	bf00      	nop
 8001e24:	40023800 	.word	0x40023800

08001e28 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8001e28:	b580      	push	{r7, lr}
 8001e2a:	b08c      	sub	sp, #48	; 0x30
 8001e2c:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001e2e:	f107 031c 	add.w	r3, r7, #28
 8001e32:	2200      	movs	r2, #0
 8001e34:	601a      	str	r2, [r3, #0]
 8001e36:	605a      	str	r2, [r3, #4]
 8001e38:	609a      	str	r2, [r3, #8]
 8001e3a:	60da      	str	r2, [r3, #12]
 8001e3c:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOH_CLK_ENABLE();
 8001e3e:	2300      	movs	r3, #0
 8001e40:	61bb      	str	r3, [r7, #24]
 8001e42:	4b48      	ldr	r3, [pc, #288]	; (8001f64 <MX_GPIO_Init+0x13c>)
 8001e44:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001e46:	4a47      	ldr	r2, [pc, #284]	; (8001f64 <MX_GPIO_Init+0x13c>)
 8001e48:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8001e4c:	6313      	str	r3, [r2, #48]	; 0x30
 8001e4e:	4b45      	ldr	r3, [pc, #276]	; (8001f64 <MX_GPIO_Init+0x13c>)
 8001e50:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001e52:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8001e56:	61bb      	str	r3, [r7, #24]
 8001e58:	69bb      	ldr	r3, [r7, #24]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8001e5a:	2300      	movs	r3, #0
 8001e5c:	617b      	str	r3, [r7, #20]
 8001e5e:	4b41      	ldr	r3, [pc, #260]	; (8001f64 <MX_GPIO_Init+0x13c>)
 8001e60:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001e62:	4a40      	ldr	r2, [pc, #256]	; (8001f64 <MX_GPIO_Init+0x13c>)
 8001e64:	f043 0301 	orr.w	r3, r3, #1
 8001e68:	6313      	str	r3, [r2, #48]	; 0x30
 8001e6a:	4b3e      	ldr	r3, [pc, #248]	; (8001f64 <MX_GPIO_Init+0x13c>)
 8001e6c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001e6e:	f003 0301 	and.w	r3, r3, #1
 8001e72:	617b      	str	r3, [r7, #20]
 8001e74:	697b      	ldr	r3, [r7, #20]
  __HAL_RCC_GPIOE_CLK_ENABLE();
 8001e76:	2300      	movs	r3, #0
 8001e78:	613b      	str	r3, [r7, #16]
 8001e7a:	4b3a      	ldr	r3, [pc, #232]	; (8001f64 <MX_GPIO_Init+0x13c>)
 8001e7c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001e7e:	4a39      	ldr	r2, [pc, #228]	; (8001f64 <MX_GPIO_Init+0x13c>)
 8001e80:	f043 0310 	orr.w	r3, r3, #16
 8001e84:	6313      	str	r3, [r2, #48]	; 0x30
 8001e86:	4b37      	ldr	r3, [pc, #220]	; (8001f64 <MX_GPIO_Init+0x13c>)
 8001e88:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001e8a:	f003 0310 	and.w	r3, r3, #16
 8001e8e:	613b      	str	r3, [r7, #16]
 8001e90:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8001e92:	2300      	movs	r3, #0
 8001e94:	60fb      	str	r3, [r7, #12]
 8001e96:	4b33      	ldr	r3, [pc, #204]	; (8001f64 <MX_GPIO_Init+0x13c>)
 8001e98:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001e9a:	4a32      	ldr	r2, [pc, #200]	; (8001f64 <MX_GPIO_Init+0x13c>)
 8001e9c:	f043 0302 	orr.w	r3, r3, #2
 8001ea0:	6313      	str	r3, [r2, #48]	; 0x30
 8001ea2:	4b30      	ldr	r3, [pc, #192]	; (8001f64 <MX_GPIO_Init+0x13c>)
 8001ea4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001ea6:	f003 0302 	and.w	r3, r3, #2
 8001eaa:	60fb      	str	r3, [r7, #12]
 8001eac:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 8001eae:	2300      	movs	r3, #0
 8001eb0:	60bb      	str	r3, [r7, #8]
 8001eb2:	4b2c      	ldr	r3, [pc, #176]	; (8001f64 <MX_GPIO_Init+0x13c>)
 8001eb4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001eb6:	4a2b      	ldr	r2, [pc, #172]	; (8001f64 <MX_GPIO_Init+0x13c>)
 8001eb8:	f043 0308 	orr.w	r3, r3, #8
 8001ebc:	6313      	str	r3, [r2, #48]	; 0x30
 8001ebe:	4b29      	ldr	r3, [pc, #164]	; (8001f64 <MX_GPIO_Init+0x13c>)
 8001ec0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001ec2:	f003 0308 	and.w	r3, r3, #8
 8001ec6:	60bb      	str	r3, [r7, #8]
 8001ec8:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8001eca:	2300      	movs	r3, #0
 8001ecc:	607b      	str	r3, [r7, #4]
 8001ece:	4b25      	ldr	r3, [pc, #148]	; (8001f64 <MX_GPIO_Init+0x13c>)
 8001ed0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001ed2:	4a24      	ldr	r2, [pc, #144]	; (8001f64 <MX_GPIO_Init+0x13c>)
 8001ed4:	f043 0304 	orr.w	r3, r3, #4
 8001ed8:	6313      	str	r3, [r2, #48]	; 0x30
 8001eda:	4b22      	ldr	r3, [pc, #136]	; (8001f64 <MX_GPIO_Init+0x13c>)
 8001edc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001ede:	f003 0304 	and.w	r3, r3, #4
 8001ee2:	607b      	str	r3, [r7, #4]
 8001ee4:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, IPS_RES_Pin|IPS_DC_Pin|IPS_BLK_Pin, GPIO_PIN_SET);
 8001ee6:	2201      	movs	r2, #1
 8001ee8:	210e      	movs	r1, #14
 8001eea:	481f      	ldr	r0, [pc, #124]	; (8001f68 <MX_GPIO_Init+0x140>)
 8001eec:	f008 fe98 	bl	800ac20 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(LED_ERR_GPIO_Port, LED_ERR_Pin, GPIO_PIN_SET);
 8001ef0:	2201      	movs	r2, #1
 8001ef2:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8001ef6:	481d      	ldr	r0, [pc, #116]	; (8001f6c <MX_GPIO_Init+0x144>)
 8001ef8:	f008 fe92 	bl	800ac20 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(LED_TIK_GPIO_Port, LED_TIK_Pin, GPIO_PIN_RESET);
 8001efc:	2200      	movs	r2, #0
 8001efe:	2180      	movs	r1, #128	; 0x80
 8001f00:	481b      	ldr	r0, [pc, #108]	; (8001f70 <MX_GPIO_Init+0x148>)
 8001f02:	f008 fe8d 	bl	800ac20 <HAL_GPIO_WritePin>

  /*Configure GPIO pins : IPS_RES_Pin IPS_DC_Pin IPS_BLK_Pin */
  GPIO_InitStruct.Pin = IPS_RES_Pin|IPS_DC_Pin|IPS_BLK_Pin;
 8001f06:	230e      	movs	r3, #14
 8001f08:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001f0a:	2301      	movs	r3, #1
 8001f0c:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 8001f0e:	2301      	movs	r3, #1
 8001f10:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_MEDIUM;
 8001f12:	2301      	movs	r3, #1
 8001f14:	62bb      	str	r3, [r7, #40]	; 0x28
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001f16:	f107 031c 	add.w	r3, r7, #28
 8001f1a:	4619      	mov	r1, r3
 8001f1c:	4812      	ldr	r0, [pc, #72]	; (8001f68 <MX_GPIO_Init+0x140>)
 8001f1e:	f008 fce3 	bl	800a8e8 <HAL_GPIO_Init>

  /*Configure GPIO pin : LED_ERR_Pin */
  GPIO_InitStruct.Pin = LED_ERR_Pin;
 8001f22:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8001f26:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001f28:	2301      	movs	r3, #1
 8001f2a:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 8001f2c:	2301      	movs	r3, #1
 8001f2e:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8001f30:	2302      	movs	r3, #2
 8001f32:	62bb      	str	r3, [r7, #40]	; 0x28
  HAL_GPIO_Init(LED_ERR_GPIO_Port, &GPIO_InitStruct);
 8001f34:	f107 031c 	add.w	r3, r7, #28
 8001f38:	4619      	mov	r1, r3
 8001f3a:	480c      	ldr	r0, [pc, #48]	; (8001f6c <MX_GPIO_Init+0x144>)
 8001f3c:	f008 fcd4 	bl	800a8e8 <HAL_GPIO_Init>

  /*Configure GPIO pin : LED_TIK_Pin */
  GPIO_InitStruct.Pin = LED_TIK_Pin;
 8001f40:	2380      	movs	r3, #128	; 0x80
 8001f42:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001f44:	2301      	movs	r3, #1
 8001f46:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_PULLDOWN;
 8001f48:	2302      	movs	r3, #2
 8001f4a:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_MEDIUM;
 8001f4c:	2301      	movs	r3, #1
 8001f4e:	62bb      	str	r3, [r7, #40]	; 0x28
  HAL_GPIO_Init(LED_TIK_GPIO_Port, &GPIO_InitStruct);
 8001f50:	f107 031c 	add.w	r3, r7, #28
 8001f54:	4619      	mov	r1, r3
 8001f56:	4806      	ldr	r0, [pc, #24]	; (8001f70 <MX_GPIO_Init+0x148>)
 8001f58:	f008 fcc6 	bl	800a8e8 <HAL_GPIO_Init>

}
 8001f5c:	bf00      	nop
 8001f5e:	3730      	adds	r7, #48	; 0x30
 8001f60:	46bd      	mov	sp, r7
 8001f62:	bd80      	pop	{r7, pc}
 8001f64:	40023800 	.word	0x40023800
 8001f68:	40020000 	.word	0x40020000
 8001f6c:	40020c00 	.word	0x40020c00
 8001f70:	40020800 	.word	0x40020800

08001f74 <MX_FSMC_Init>:

/* FSMC initialization function */
static void MX_FSMC_Init(void)
{
 8001f74:	b580      	push	{r7, lr}
 8001f76:	b088      	sub	sp, #32
 8001f78:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN FSMC_Init 0 */

	cb_nandCounter = 0;
 8001f7a:	4b32      	ldr	r3, [pc, #200]	; (8002044 <MX_FSMC_Init+0xd0>)
 8001f7c:	2200      	movs	r2, #0
 8001f7e:	601a      	str	r2, [r3, #0]
//	#define NAND_DEVICE MY_NAND_DEVICE// 0x70000000L
//#endif

  /* USER CODE END FSMC_Init 0 */

  FSMC_NAND_PCC_TimingTypeDef ComSpaceTiming = {0};
 8001f80:	f107 0310 	add.w	r3, r7, #16
 8001f84:	2200      	movs	r2, #0
 8001f86:	601a      	str	r2, [r3, #0]
 8001f88:	605a      	str	r2, [r3, #4]
 8001f8a:	609a      	str	r2, [r3, #8]
 8001f8c:	60da      	str	r2, [r3, #12]
  FSMC_NAND_PCC_TimingTypeDef AttSpaceTiming = {0};
 8001f8e:	463b      	mov	r3, r7
 8001f90:	2200      	movs	r2, #0
 8001f92:	601a      	str	r2, [r3, #0]
 8001f94:	605a      	str	r2, [r3, #4]
 8001f96:	609a      	str	r2, [r3, #8]
 8001f98:	60da      	str	r2, [r3, #12]
*/
  /* USER CODE END FSMC_Init 1 */

  /** Perform the NAND1 memory initialization sequence
  */
  hnand1.Instance = FSMC_NAND_DEVICE;
 8001f9a:	4b2b      	ldr	r3, [pc, #172]	; (8002048 <MX_FSMC_Init+0xd4>)
 8001f9c:	4a2b      	ldr	r2, [pc, #172]	; (800204c <MX_FSMC_Init+0xd8>)
 8001f9e:	601a      	str	r2, [r3, #0]
  /* hnand1.Init */
  hnand1.Init.NandBank = FSMC_NAND_BANK2;
 8001fa0:	4b29      	ldr	r3, [pc, #164]	; (8002048 <MX_FSMC_Init+0xd4>)
 8001fa2:	2210      	movs	r2, #16
 8001fa4:	605a      	str	r2, [r3, #4]
  hnand1.Init.Waitfeature = FSMC_NAND_PCC_WAIT_FEATURE_ENABLE;
 8001fa6:	4b28      	ldr	r3, [pc, #160]	; (8002048 <MX_FSMC_Init+0xd4>)
 8001fa8:	2202      	movs	r2, #2
 8001faa:	609a      	str	r2, [r3, #8]
  hnand1.Init.MemoryDataWidth = FSMC_NAND_PCC_MEM_BUS_WIDTH_8;
 8001fac:	4b26      	ldr	r3, [pc, #152]	; (8002048 <MX_FSMC_Init+0xd4>)
 8001fae:	2200      	movs	r2, #0
 8001fb0:	60da      	str	r2, [r3, #12]
  hnand1.Init.EccComputation = FSMC_NAND_ECC_ENABLE;//DISABLE;
 8001fb2:	4b25      	ldr	r3, [pc, #148]	; (8002048 <MX_FSMC_Init+0xd4>)
 8001fb4:	2240      	movs	r2, #64	; 0x40
 8001fb6:	611a      	str	r2, [r3, #16]
  hnand1.Init.ECCPageSize = FSMC_NAND_ECC_PAGE_SIZE_512BYTE;
 8001fb8:	4b23      	ldr	r3, [pc, #140]	; (8002048 <MX_FSMC_Init+0xd4>)
 8001fba:	f44f 3200 	mov.w	r2, #131072	; 0x20000
 8001fbe:	615a      	str	r2, [r3, #20]
  hnand1.Init.TCLRSetupTime = 0;
 8001fc0:	4b21      	ldr	r3, [pc, #132]	; (8002048 <MX_FSMC_Init+0xd4>)
 8001fc2:	2200      	movs	r2, #0
 8001fc4:	619a      	str	r2, [r3, #24]
  hnand1.Init.TARSetupTime = 0;
 8001fc6:	4b20      	ldr	r3, [pc, #128]	; (8002048 <MX_FSMC_Init+0xd4>)
 8001fc8:	2200      	movs	r2, #0
 8001fca:	61da      	str	r2, [r3, #28]
  /* hnand1.Config */
  hnand1.Config.PageSize = 2048;
 8001fcc:	4b1e      	ldr	r3, [pc, #120]	; (8002048 <MX_FSMC_Init+0xd4>)
 8001fce:	f44f 6200 	mov.w	r2, #2048	; 0x800
 8001fd2:	625a      	str	r2, [r3, #36]	; 0x24
  hnand1.Config.SpareAreaSize = 64;//16;
 8001fd4:	4b1c      	ldr	r3, [pc, #112]	; (8002048 <MX_FSMC_Init+0xd4>)
 8001fd6:	2240      	movs	r2, #64	; 0x40
 8001fd8:	629a      	str	r2, [r3, #40]	; 0x28
  hnand1.Config.BlockSize = 64;//131072; (in pages)
 8001fda:	4b1b      	ldr	r3, [pc, #108]	; (8002048 <MX_FSMC_Init+0xd4>)
 8001fdc:	2240      	movs	r2, #64	; 0x40
 8001fde:	62da      	str	r2, [r3, #44]	; 0x2c
  hnand1.Config.BlockNbr = 1024;
 8001fe0:	4b19      	ldr	r3, [pc, #100]	; (8002048 <MX_FSMC_Init+0xd4>)
 8001fe2:	f44f 6280 	mov.w	r2, #1024	; 0x400
 8001fe6:	631a      	str	r2, [r3, #48]	; 0x30
  hnand1.Config.PlaneNbr = 1;
 8001fe8:	4b17      	ldr	r3, [pc, #92]	; (8002048 <MX_FSMC_Init+0xd4>)
 8001fea:	2201      	movs	r2, #1
 8001fec:	635a      	str	r2, [r3, #52]	; 0x34
  hnand1.Config.PlaneSize = 1024;// (in blocks) //134217728;
 8001fee:	4b16      	ldr	r3, [pc, #88]	; (8002048 <MX_FSMC_Init+0xd4>)
 8001ff0:	f44f 6280 	mov.w	r2, #1024	; 0x400
 8001ff4:	639a      	str	r2, [r3, #56]	; 0x38
  hnand1.Config.ExtraCommandEnable = DISABLE;
 8001ff6:	4b14      	ldr	r3, [pc, #80]	; (8002048 <MX_FSMC_Init+0xd4>)
 8001ff8:	2200      	movs	r2, #0
 8001ffa:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  /* ComSpaceTiming */
  ComSpaceTiming.SetupTime = 252;//12
 8001ffe:	23fc      	movs	r3, #252	; 0xfc
 8002000:	613b      	str	r3, [r7, #16]
  ComSpaceTiming.WaitSetupTime = 252;//18
 8002002:	23fc      	movs	r3, #252	; 0xfc
 8002004:	617b      	str	r3, [r7, #20]
  ComSpaceTiming.HoldSetupTime = 252;//18
 8002006:	23fc      	movs	r3, #252	; 0xfc
 8002008:	61bb      	str	r3, [r7, #24]
  ComSpaceTiming.HiZSetupTime = 252;//6;
 800200a:	23fc      	movs	r3, #252	; 0xfc
 800200c:	61fb      	str	r3, [r7, #28]
  /* AttSpaceTiming */
  AttSpaceTiming.SetupTime = 252;//18
 800200e:	23fc      	movs	r3, #252	; 0xfc
 8002010:	603b      	str	r3, [r7, #0]
  AttSpaceTiming.WaitSetupTime = 252;//12
 8002012:	23fc      	movs	r3, #252	; 0xfc
 8002014:	607b      	str	r3, [r7, #4]
  AttSpaceTiming.HoldSetupTime = 252;//12
 8002016:	23fc      	movs	r3, #252	; 0xfc
 8002018:	60bb      	str	r3, [r7, #8]
  AttSpaceTiming.HiZSetupTime = 252;//6
 800201a:	23fc      	movs	r3, #252	; 0xfc
 800201c:	60fb      	str	r3, [r7, #12]

  if (HAL_NAND_Init(&hnand1, &ComSpaceTiming, &AttSpaceTiming) != HAL_OK)
 800201e:	463a      	mov	r2, r7
 8002020:	f107 0310 	add.w	r3, r7, #16
 8002024:	4619      	mov	r1, r3
 8002026:	4808      	ldr	r0, [pc, #32]	; (8002048 <MX_FSMC_Init+0xd4>)
 8002028:	f008 fe2d 	bl	800ac86 <HAL_NAND_Init>
 800202c:	4603      	mov	r3, r0
 800202e:	2b00      	cmp	r3, #0
 8002030:	d001      	beq.n	8002036 <MX_FSMC_Init+0xc2>
  {
    Error_Handler( );
 8002032:	f001 ff13 	bl	8003e5c <Error_Handler>
  }

  /* USER CODE BEGIN FSMC_Init 2 */

  	  io_nand_init(&hnand1);
 8002036:	4804      	ldr	r0, [pc, #16]	; (8002048 <MX_FSMC_Init+0xd4>)
 8002038:	f7fe fe44 	bl	8000cc4 <io_nand_init>
//nand->cfg.plane_number  = hwnand->Config.PlaneNbr;  // Number of plane (1 K9GAG08U0E )
//nand->cfg.plane_size    = hwnand->Config.PlaneSize * nand->cfg.block_number; // Plane size (In Page)
*/

  /* USER CODE END FSMC_Init 2 */
}
 800203c:	bf00      	nop
 800203e:	3720      	adds	r7, #32
 8002040:	46bd      	mov	sp, r7
 8002042:	bd80      	pop	{r7, pc}
 8002044:	200014a4 	.word	0x200014a4
 8002048:	20000424 	.word	0x20000424
 800204c:	a0000060 	.word	0xa0000060

08002050 <pageIsEmpty>:
//-------------------------------------------------------------------------------------------
//-------------------------------------------------------------------------------------------
//-------------------------------------------------------------------------------------------
//-------------------------------------------------------------------------------------------
bool pageIsEmpty(uint32_t page)
{
 8002050:	b580      	push	{r7, lr}
 8002052:	b084      	sub	sp, #16
 8002054:	af00      	add	r7, sp, #0
 8002056:	6078      	str	r0, [r7, #4]
bool ret = false;
 8002058:	2300      	movs	r3, #0
 800205a:	73fb      	strb	r3, [r7, #15]

	io_nand_read(page, rdBuf, chipConf.PageSize, 0)	;
 800205c:	4b13      	ldr	r3, [pc, #76]	; (80020ac <pageIsEmpty+0x5c>)
 800205e:	681a      	ldr	r2, [r3, #0]
 8002060:	2300      	movs	r3, #0
 8002062:	4913      	ldr	r1, [pc, #76]	; (80020b0 <pageIsEmpty+0x60>)
 8002064:	6878      	ldr	r0, [r7, #4]
 8002066:	f7ff fc33 	bl	80018d0 <io_nand_read>
	if (!(devError & devNAND)) {
 800206a:	4b12      	ldr	r3, [pc, #72]	; (80020b4 <pageIsEmpty+0x64>)
 800206c:	881b      	ldrh	r3, [r3, #0]
 800206e:	f003 0320 	and.w	r3, r3, #32
 8002072:	2b00      	cmp	r3, #0
 8002074:	d115      	bne.n	80020a2 <pageIsEmpty+0x52>
		ret = true;
 8002076:	2301      	movs	r3, #1
 8002078:	73fb      	strb	r3, [r7, #15]
		for (uint32_t i = 0; i < chipConf.PageSize; i++) {
 800207a:	2300      	movs	r3, #0
 800207c:	60bb      	str	r3, [r7, #8]
 800207e:	e00b      	b.n	8002098 <pageIsEmpty+0x48>
			if (*(uint8_t *)(rdBuf + i) != EMPTY) {
 8002080:	68bb      	ldr	r3, [r7, #8]
 8002082:	4a0b      	ldr	r2, [pc, #44]	; (80020b0 <pageIsEmpty+0x60>)
 8002084:	4413      	add	r3, r2
 8002086:	781b      	ldrb	r3, [r3, #0]
 8002088:	2bff      	cmp	r3, #255	; 0xff
 800208a:	d002      	beq.n	8002092 <pageIsEmpty+0x42>
				ret = false;
 800208c:	2300      	movs	r3, #0
 800208e:	73fb      	strb	r3, [r7, #15]
				break;
 8002090:	e007      	b.n	80020a2 <pageIsEmpty+0x52>
		for (uint32_t i = 0; i < chipConf.PageSize; i++) {
 8002092:	68bb      	ldr	r3, [r7, #8]
 8002094:	3301      	adds	r3, #1
 8002096:	60bb      	str	r3, [r7, #8]
 8002098:	4b04      	ldr	r3, [pc, #16]	; (80020ac <pageIsEmpty+0x5c>)
 800209a:	681b      	ldr	r3, [r3, #0]
 800209c:	68ba      	ldr	r2, [r7, #8]
 800209e:	429a      	cmp	r2, r3
 80020a0:	d3ee      	bcc.n	8002080 <pageIsEmpty+0x30>
			}
		}
	}

	return ret;
 80020a2:	7bfb      	ldrb	r3, [r7, #15]
}
 80020a4:	4618      	mov	r0, r3
 80020a6:	3710      	adds	r7, #16
 80020a8:	46bd      	mov	sp, r7
 80020aa:	bd80      	pop	{r7, pc}
 80020ac:	200014b0 	.word	0x200014b0
 80020b0:	200014c8 	.word	0x200014c8
 80020b4:	20000470 	.word	0x20000470

080020b8 <_write>:
	return NAND_Erase_Block(nandPort, &nans, 0);
}
*/
#ifdef SET_SMALL_FS
int _write(int file, char *buf, int len)
{
 80020b8:	b580      	push	{r7, lr}
 80020ba:	b084      	sub	sp, #16
 80020bc:	af00      	add	r7, sp, #0
 80020be:	60f8      	str	r0, [r7, #12]
 80020c0:	60b9      	str	r1, [r7, #8]
 80020c2:	607a      	str	r2, [r7, #4]
	Report(0, "%.*s", len, buf);
 80020c4:	68bb      	ldr	r3, [r7, #8]
 80020c6:	687a      	ldr	r2, [r7, #4]
 80020c8:	4904      	ldr	r1, [pc, #16]	; (80020dc <_write+0x24>)
 80020ca:	2000      	movs	r0, #0
 80020cc:	f000 fbb4 	bl	8002838 <Report>
	return len;
 80020d0:	687b      	ldr	r3, [r7, #4]
}
 80020d2:	4618      	mov	r0, r3
 80020d4:	3710      	adds	r7, #16
 80020d6:	46bd      	mov	sp, r7
 80020d8:	bd80      	pop	{r7, pc}
 80020da:	bf00      	nop
 80020dc:	0801332c 	.word	0x0801332c

080020e0 <str_fsErr>:
#endif
//
#ifdef SET_FS_TEST
static char *str_fsErr(int e)
{
 80020e0:	b480      	push	{r7}
 80020e2:	b083      	sub	sp, #12
 80020e4:	af00      	add	r7, sp, #0
 80020e6:	6078      	str	r0, [r7, #4]
	switch (e) {
 80020e8:	687b      	ldr	r3, [r7, #4]
 80020ea:	3354      	adds	r3, #84	; 0x54
 80020ec:	2b54      	cmp	r3, #84	; 0x54
 80020ee:	f200 80cb 	bhi.w	8002288 <str_fsErr+0x1a8>
 80020f2:	a201      	add	r2, pc, #4	; (adr r2, 80020f8 <str_fsErr+0x18>)
 80020f4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80020f8:	08002255 	.word	0x08002255
 80020fc:	08002289 	.word	0x08002289
 8002100:	08002289 	.word	0x08002289
 8002104:	08002289 	.word	0x08002289
 8002108:	08002289 	.word	0x08002289
 800210c:	08002289 	.word	0x08002289
 8002110:	08002289 	.word	0x08002289
 8002114:	08002289 	.word	0x08002289
 8002118:	08002289 	.word	0x08002289
 800211c:	08002289 	.word	0x08002289
 8002120:	08002289 	.word	0x08002289
 8002124:	08002289 	.word	0x08002289
 8002128:	08002289 	.word	0x08002289
 800212c:	08002289 	.word	0x08002289
 8002130:	08002289 	.word	0x08002289
 8002134:	08002289 	.word	0x08002289
 8002138:	08002289 	.word	0x08002289
 800213c:	08002289 	.word	0x08002289
 8002140:	08002289 	.word	0x08002289
 8002144:	08002289 	.word	0x08002289
 8002148:	08002289 	.word	0x08002289
 800214c:	08002289 	.word	0x08002289
 8002150:	08002289 	.word	0x08002289
 8002154:	08002281 	.word	0x08002281
 8002158:	08002289 	.word	0x08002289
 800215c:	08002289 	.word	0x08002289
 8002160:	08002289 	.word	0x08002289
 8002164:	08002289 	.word	0x08002289
 8002168:	08002289 	.word	0x08002289
 800216c:	08002289 	.word	0x08002289
 8002170:	08002289 	.word	0x08002289
 8002174:	08002289 	.word	0x08002289
 8002178:	08002289 	.word	0x08002289
 800217c:	08002289 	.word	0x08002289
 8002180:	08002289 	.word	0x08002289
 8002184:	08002289 	.word	0x08002289
 8002188:	08002289 	.word	0x08002289
 800218c:	08002289 	.word	0x08002289
 8002190:	08002289 	.word	0x08002289
 8002194:	08002289 	.word	0x08002289
 8002198:	08002289 	.word	0x08002289
 800219c:	08002289 	.word	0x08002289
 80021a0:	08002289 	.word	0x08002289
 80021a4:	08002289 	.word	0x08002289
 80021a8:	08002289 	.word	0x08002289
 80021ac:	08002269 	.word	0x08002269
 80021b0:	08002289 	.word	0x08002289
 80021b4:	08002289 	.word	0x08002289
 80021b8:	08002285 	.word	0x08002285
 80021bc:	08002289 	.word	0x08002289
 80021c0:	08002289 	.word	0x08002289
 80021c4:	08002289 	.word	0x08002289
 80021c8:	08002289 	.word	0x08002289
 80021cc:	08002289 	.word	0x08002289
 80021d0:	08002289 	.word	0x08002289
 80021d4:	08002289 	.word	0x08002289
 80021d8:	08002279 	.word	0x08002279
 80021dc:	08002271 	.word	0x08002271
 80021e0:	08002289 	.word	0x08002289
 80021e4:	08002289 	.word	0x08002289
 80021e8:	08002289 	.word	0x08002289
 80021ec:	08002289 	.word	0x08002289
 80021f0:	08002275 	.word	0x08002275
 80021f4:	08002265 	.word	0x08002265
 80021f8:	08002261 	.word	0x08002261
 80021fc:	08002289 	.word	0x08002289
 8002200:	08002289 	.word	0x08002289
 8002204:	0800225d 	.word	0x0800225d
 8002208:	08002289 	.word	0x08002289
 800220c:	08002289 	.word	0x08002289
 8002210:	08002289 	.word	0x08002289
 8002214:	08002289 	.word	0x08002289
 8002218:	0800227d 	.word	0x0800227d
 800221c:	08002289 	.word	0x08002289
 8002220:	08002289 	.word	0x08002289
 8002224:	0800226d 	.word	0x0800226d
 8002228:	08002289 	.word	0x08002289
 800222c:	08002289 	.word	0x08002289
 8002230:	08002289 	.word	0x08002289
 8002234:	08002251 	.word	0x08002251
 8002238:	08002289 	.word	0x08002289
 800223c:	08002289 	.word	0x08002289
 8002240:	08002259 	.word	0x08002259
 8002244:	08002289 	.word	0x08002289
 8002248:	0800224d 	.word	0x0800224d
		case LFS_ERR_OK://          = 0,    // No error
			return "OK";
 800224c:	4b12      	ldr	r3, [pc, #72]	; (8002298 <str_fsErr+0x1b8>)
 800224e:	e01c      	b.n	800228a <str_fsErr+0x1aa>
		case LFS_ERR_IO://          = -5,   // Error during device operation
			return "ERR_IO";
 8002250:	4b12      	ldr	r3, [pc, #72]	; (800229c <str_fsErr+0x1bc>)
 8002252:	e01a      	b.n	800228a <str_fsErr+0x1aa>
		case LFS_ERR_CORRUPT://     = -84,  // Corrupted
			return "ERR_CORRUPT";
 8002254:	4b12      	ldr	r3, [pc, #72]	; (80022a0 <str_fsErr+0x1c0>)
 8002256:	e018      	b.n	800228a <str_fsErr+0x1aa>
		case LFS_ERR_NOENT://       = -2,   // No directory entry
			return "ERR_NOENT";
 8002258:	4b12      	ldr	r3, [pc, #72]	; (80022a4 <str_fsErr+0x1c4>)
 800225a:	e016      	b.n	800228a <str_fsErr+0x1aa>
		case LFS_ERR_EXIST://       = -17,  // Entry already exists
			return "ERR_EXIST";
 800225c:	4b12      	ldr	r3, [pc, #72]	; (80022a8 <str_fsErr+0x1c8>)
 800225e:	e014      	b.n	800228a <str_fsErr+0x1aa>
		case LFS_ERR_NOTDIR://      = -20,  // Entry is not a dir
			return "ERR_NOTDIR";
 8002260:	4b12      	ldr	r3, [pc, #72]	; (80022ac <str_fsErr+0x1cc>)
 8002262:	e012      	b.n	800228a <str_fsErr+0x1aa>
		case LFS_ERR_ISDIR://       = -21,  // Entry is a dir
			return "ERR_ISDIR";
 8002264:	4b12      	ldr	r3, [pc, #72]	; (80022b0 <str_fsErr+0x1d0>)
 8002266:	e010      	b.n	800228a <str_fsErr+0x1aa>
		case LFS_ERR_NOTEMPTY://    = -39,  // Dir is not empty
			return "ERR_NOTEMPTY";
 8002268:	4b12      	ldr	r3, [pc, #72]	; (80022b4 <str_fsErr+0x1d4>)
 800226a:	e00e      	b.n	800228a <str_fsErr+0x1aa>
		case LFS_ERR_BADF://        = -9,   // Bad file number
			return "ERR_BADF";
 800226c:	4b12      	ldr	r3, [pc, #72]	; (80022b8 <str_fsErr+0x1d8>)
 800226e:	e00c      	b.n	800228a <str_fsErr+0x1aa>
		case LFS_ERR_FBIG://        = -27,  // File too large
			return "ERR_FBIG";
 8002270:	4b12      	ldr	r3, [pc, #72]	; (80022bc <str_fsErr+0x1dc>)
 8002272:	e00a      	b.n	800228a <str_fsErr+0x1aa>
		case LFS_ERR_INVAL://       = -22,  // Invalid parameter
			return "ERR_INVAL";
 8002274:	4b12      	ldr	r3, [pc, #72]	; (80022c0 <str_fsErr+0x1e0>)
 8002276:	e008      	b.n	800228a <str_fsErr+0x1aa>
		case LFS_ERR_NOSPC://       = -28,  // No space left on device
			return "ERR_NOSPC";
 8002278:	4b12      	ldr	r3, [pc, #72]	; (80022c4 <str_fsErr+0x1e4>)
 800227a:	e006      	b.n	800228a <str_fsErr+0x1aa>
		case LFS_ERR_NOMEM://       = -12,  // No more memory available
			return "ERR_NOMEM";
 800227c:	4b12      	ldr	r3, [pc, #72]	; (80022c8 <str_fsErr+0x1e8>)
 800227e:	e004      	b.n	800228a <str_fsErr+0x1aa>
		case LFS_ERR_NOATTR://      = -61,  // No data/attr available
			return "ERR_NOATTR";
 8002280:	4b12      	ldr	r3, [pc, #72]	; (80022cc <str_fsErr+0x1ec>)
 8002282:	e002      	b.n	800228a <str_fsErr+0x1aa>
		case LFS_ERR_NAMETOOLONG:// = -36,  // File name too long
			return "ERR_NAMETOOLONG";
 8002284:	4b12      	ldr	r3, [pc, #72]	; (80022d0 <str_fsErr+0x1f0>)
 8002286:	e000      	b.n	800228a <str_fsErr+0x1aa>
	}

	return "UNKNOWN";
 8002288:	4b12      	ldr	r3, [pc, #72]	; (80022d4 <str_fsErr+0x1f4>)
}
 800228a:	4618      	mov	r0, r3
 800228c:	370c      	adds	r7, #12
 800228e:	46bd      	mov	sp, r7
 8002290:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002294:	4770      	bx	lr
 8002296:	bf00      	nop
 8002298:	08013334 	.word	0x08013334
 800229c:	08013338 	.word	0x08013338
 80022a0:	08013340 	.word	0x08013340
 80022a4:	0801334c 	.word	0x0801334c
 80022a8:	08013358 	.word	0x08013358
 80022ac:	08013364 	.word	0x08013364
 80022b0:	08013370 	.word	0x08013370
 80022b4:	0801337c 	.word	0x0801337c
 80022b8:	0801338c 	.word	0x0801338c
 80022bc:	08013398 	.word	0x08013398
 80022c0:	080133a4 	.word	0x080133a4
 80022c4:	080133b0 	.word	0x080133b0
 80022c8:	080133bc 	.word	0x080133bc
 80022cc:	080133c8 	.word	0x080133c8
 80022d0:	080133d4 	.word	0x080133d4
 80022d4:	080133e4 	.word	0x080133e4

080022d8 <get_qStat>:
//-----------------------------------------------------------------------------
//-----------------------------------------------------------------------------
//-----------------------------------------------------------------------------
//-----------------------------------------------------------------------------
static const char *get_qStat(osStatus_t osStat)
{
 80022d8:	b480      	push	{r7}
 80022da:	b083      	sub	sp, #12
 80022dc:	af00      	add	r7, sp, #0
 80022de:	6078      	str	r0, [r7, #4]
	switch (osStat) {
 80022e0:	687b      	ldr	r3, [r7, #4]
 80022e2:	2b00      	cmp	r3, #0
 80022e4:	dc18      	bgt.n	8002318 <get_qStat+0x40>
 80022e6:	687b      	ldr	r3, [r7, #4]
 80022e8:	f113 0f06 	cmn.w	r3, #6
 80022ec:	db2a      	blt.n	8002344 <get_qStat+0x6c>
 80022ee:	687b      	ldr	r3, [r7, #4]
 80022f0:	3306      	adds	r3, #6
 80022f2:	2b06      	cmp	r3, #6
 80022f4:	d826      	bhi.n	8002344 <get_qStat+0x6c>
 80022f6:	a201      	add	r2, pc, #4	; (adr r2, 80022fc <get_qStat+0x24>)
 80022f8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80022fc:	0800233d 	.word	0x0800233d
 8002300:	08002339 	.word	0x08002339
 8002304:	08002335 	.word	0x08002335
 8002308:	08002331 	.word	0x08002331
 800230c:	0800232d 	.word	0x0800232d
 8002310:	08002329 	.word	0x08002329
 8002314:	08002325 	.word	0x08002325
 8002318:	687b      	ldr	r3, [r7, #4]
 800231a:	f06f 4200 	mvn.w	r2, #2147483648	; 0x80000000
 800231e:	4293      	cmp	r3, r2
 8002320:	d00e      	beq.n	8002340 <get_qStat+0x68>
 8002322:	e00f      	b.n	8002344 <get_qStat+0x6c>
		case 0:
			return "osOK";//                      =  0,         ///< Operation completed successfully.
 8002324:	4b0b      	ldr	r3, [pc, #44]	; (8002354 <get_qStat+0x7c>)
 8002326:	e00e      	b.n	8002346 <get_qStat+0x6e>
		case -1:
			return "osError";//                   = -1,         ///< Unspecified RTOS error: run-time error but no other error message fits.
 8002328:	4b0b      	ldr	r3, [pc, #44]	; (8002358 <get_qStat+0x80>)
 800232a:	e00c      	b.n	8002346 <get_qStat+0x6e>
		case -2:
			return "osErrorTimeout";//            = -2,         ///< Operation not completed within the timeout period.
 800232c:	4b0b      	ldr	r3, [pc, #44]	; (800235c <get_qStat+0x84>)
 800232e:	e00a      	b.n	8002346 <get_qStat+0x6e>
		case -3:
			return "osErrorResource";//           = -3,         ///< Resource not available.
 8002330:	4b0b      	ldr	r3, [pc, #44]	; (8002360 <get_qStat+0x88>)
 8002332:	e008      	b.n	8002346 <get_qStat+0x6e>
		case -4:
			return "osErrorParameter";//          = -4,         ///< Parameter error.
 8002334:	4b0b      	ldr	r3, [pc, #44]	; (8002364 <get_qStat+0x8c>)
 8002336:	e006      	b.n	8002346 <get_qStat+0x6e>
		case -5:
			return "osErrorNoMemory";//           = -5,         ///< System is out of memory: it was impossible to allocate or reserve memory for the operation.
 8002338:	4b0b      	ldr	r3, [pc, #44]	; (8002368 <get_qStat+0x90>)
 800233a:	e004      	b.n	8002346 <get_qStat+0x6e>
		case -6:
			return "osErrorISR";//                = -6,         ///< Not allowed in ISR context: the function cannot be called from interrupt service routines.
 800233c:	4b0b      	ldr	r3, [pc, #44]	; (800236c <get_qStat+0x94>)
 800233e:	e002      	b.n	8002346 <get_qStat+0x6e>
		case 0x7FFFFFFF:
			return "osStatusReserved";//          = 0x7FFFFFFF  ///< Prevents enum down-size compiler optimization.
 8002340:	4b0b      	ldr	r3, [pc, #44]	; (8002370 <get_qStat+0x98>)
 8002342:	e000      	b.n	8002346 <get_qStat+0x6e>
	}

	return "UnknownError";
 8002344:	4b0b      	ldr	r3, [pc, #44]	; (8002374 <get_qStat+0x9c>)
}
 8002346:	4618      	mov	r0, r3
 8002348:	370c      	adds	r7, #12
 800234a:	46bd      	mov	sp, r7
 800234c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002350:	4770      	bx	lr
 8002352:	bf00      	nop
 8002354:	080133ec 	.word	0x080133ec
 8002358:	080133f4 	.word	0x080133f4
 800235c:	080133fc 	.word	0x080133fc
 8002360:	0801340c 	.word	0x0801340c
 8002364:	0801341c 	.word	0x0801341c
 8002368:	08013430 	.word	0x08013430
 800236c:	08013440 	.word	0x08013440
 8002370:	0801344c 	.word	0x0801344c
 8002374:	08013460 	.word	0x08013460

08002378 <get_logName>:
//-----------------------------------------------------------------------------
static const char *get_logName(uint8_t lg)
{
 8002378:	b480      	push	{r7}
 800237a:	b083      	sub	sp, #12
 800237c:	af00      	add	r7, sp, #0
 800237e:	4603      	mov	r3, r0
 8002380:	71fb      	strb	r3, [r7, #7]
	switch (lg) {
 8002382:	79fb      	ldrb	r3, [r7, #7]
 8002384:	2b02      	cmp	r3, #2
 8002386:	d00a      	beq.n	800239e <get_logName+0x26>
 8002388:	2b02      	cmp	r3, #2
 800238a:	dc0a      	bgt.n	80023a2 <get_logName+0x2a>
 800238c:	2b00      	cmp	r3, #0
 800238e:	d002      	beq.n	8002396 <get_logName+0x1e>
 8002390:	2b01      	cmp	r3, #1
 8002392:	d002      	beq.n	800239a <get_logName+0x22>
 8002394:	e005      	b.n	80023a2 <get_logName+0x2a>
		case logOff:
			return "logOff";
 8002396:	4b06      	ldr	r3, [pc, #24]	; (80023b0 <get_logName+0x38>)
 8002398:	e004      	b.n	80023a4 <get_logName+0x2c>
		case logOn:
			return "logOn";
 800239a:	4b06      	ldr	r3, [pc, #24]	; (80023b4 <get_logName+0x3c>)
 800239c:	e002      	b.n	80023a4 <get_logName+0x2c>
		case logDump:
			return "logDump";
 800239e:	4b06      	ldr	r3, [pc, #24]	; (80023b8 <get_logName+0x40>)
 80023a0:	e000      	b.n	80023a4 <get_logName+0x2c>
	}

	return "???";
 80023a2:	4b06      	ldr	r3, [pc, #24]	; (80023bc <get_logName+0x44>)
}
 80023a4:	4618      	mov	r0, r3
 80023a6:	370c      	adds	r7, #12
 80023a8:	46bd      	mov	sp, r7
 80023aa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80023ae:	4770      	bx	lr
 80023b0:	08013470 	.word	0x08013470
 80023b4:	08013478 	.word	0x08013478
 80023b8:	08013480 	.word	0x08013480
 80023bc:	08013488 	.word	0x08013488

080023c0 <hex2bin>:
//-----------------------------------------------------------------------------
//      Функция преобразует hex-строку в бинарное число типа uint32_t
//
uint32_t hex2bin(const char *buf, uint8_t len)
{
 80023c0:	b580      	push	{r7, lr}
 80023c2:	b08a      	sub	sp, #40	; 0x28
 80023c4:	af00      	add	r7, sp, #0
 80023c6:	6078      	str	r0, [r7, #4]
 80023c8:	460b      	mov	r3, r1
 80023ca:	70fb      	strb	r3, [r7, #3]
uint8_t i, j, jk, k;
uint8_t mas[8] = {0x30}, bt[2] = {0};
 80023cc:	2330      	movs	r3, #48	; 0x30
 80023ce:	613b      	str	r3, [r7, #16]
 80023d0:	2300      	movs	r3, #0
 80023d2:	617b      	str	r3, [r7, #20]
 80023d4:	2300      	movs	r3, #0
 80023d6:	81bb      	strh	r3, [r7, #12]
uint32_t dword, ret = 0;
 80023d8:	2300      	movs	r3, #0
 80023da:	623b      	str	r3, [r7, #32]

    if (!len || !buf) return ret;
 80023dc:	78fb      	ldrb	r3, [r7, #3]
 80023de:	2b00      	cmp	r3, #0
 80023e0:	d002      	beq.n	80023e8 <hex2bin+0x28>
 80023e2:	687b      	ldr	r3, [r7, #4]
 80023e4:	2b00      	cmp	r3, #0
 80023e6:	d101      	bne.n	80023ec <hex2bin+0x2c>
 80023e8:	6a3b      	ldr	r3, [r7, #32]
 80023ea:	e0b2      	b.n	8002552 <hex2bin+0x192>
    if (len > 8) len = 8;
 80023ec:	78fb      	ldrb	r3, [r7, #3]
 80023ee:	2b08      	cmp	r3, #8
 80023f0:	d901      	bls.n	80023f6 <hex2bin+0x36>
 80023f2:	2308      	movs	r3, #8
 80023f4:	70fb      	strb	r3, [r7, #3]
    k = 8 - len;
 80023f6:	78fb      	ldrb	r3, [r7, #3]
 80023f8:	f1c3 0308 	rsb	r3, r3, #8
 80023fc:	f887 3025 	strb.w	r3, [r7, #37]	; 0x25
    memcpy(&mas[k], buf, len);
 8002400:	f897 3025 	ldrb.w	r3, [r7, #37]	; 0x25
 8002404:	f107 0210 	add.w	r2, r7, #16
 8002408:	4413      	add	r3, r2
 800240a:	78fa      	ldrb	r2, [r7, #3]
 800240c:	6879      	ldr	r1, [r7, #4]
 800240e:	4618      	mov	r0, r3
 8002410:	f00f fc74 	bl	8011cfc <memcpy>

    k = j = 0;
 8002414:	2300      	movs	r3, #0
 8002416:	f887 3026 	strb.w	r3, [r7, #38]	; 0x26
 800241a:	f897 3026 	ldrb.w	r3, [r7, #38]	; 0x26
 800241e:	f887 3025 	strb.w	r3, [r7, #37]	; 0x25
    while (k < 4) {
 8002422:	e090      	b.n	8002546 <hex2bin+0x186>
        jk = j + 2;
 8002424:	f897 3026 	ldrb.w	r3, [r7, #38]	; 0x26
 8002428:	3302      	adds	r3, #2
 800242a:	77fb      	strb	r3, [r7, #31]
        for (i = j; i < jk; i++) {
 800242c:	f897 3026 	ldrb.w	r3, [r7, #38]	; 0x26
 8002430:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
 8002434:	e066      	b.n	8002504 <hex2bin+0x144>
                 if ((mas[i] >= 0x30) && (mas[i] <= 0x39)) bt[i&1] = mas[i] - 0x30;
 8002436:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 800243a:	3328      	adds	r3, #40	; 0x28
 800243c:	443b      	add	r3, r7
 800243e:	f813 3c18 	ldrb.w	r3, [r3, #-24]
 8002442:	2b2f      	cmp	r3, #47	; 0x2f
 8002444:	d918      	bls.n	8002478 <hex2bin+0xb8>
 8002446:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 800244a:	3328      	adds	r3, #40	; 0x28
 800244c:	443b      	add	r3, r7
 800244e:	f813 3c18 	ldrb.w	r3, [r3, #-24]
 8002452:	2b39      	cmp	r3, #57	; 0x39
 8002454:	d810      	bhi.n	8002478 <hex2bin+0xb8>
 8002456:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 800245a:	3328      	adds	r3, #40	; 0x28
 800245c:	443b      	add	r3, r7
 800245e:	f813 2c18 	ldrb.w	r2, [r3, #-24]
 8002462:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 8002466:	f003 0301 	and.w	r3, r3, #1
 800246a:	3a30      	subs	r2, #48	; 0x30
 800246c:	b2d2      	uxtb	r2, r2
 800246e:	3328      	adds	r3, #40	; 0x28
 8002470:	443b      	add	r3, r7
 8002472:	f803 2c1c 	strb.w	r2, [r3, #-28]
 8002476:	e040      	b.n	80024fa <hex2bin+0x13a>
            else if ((mas[i] >= 0x61) && (mas[i] <= 0x66)) bt[i&1] = mas[i] - 0x57;//a,b,c,d,e,f
 8002478:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 800247c:	3328      	adds	r3, #40	; 0x28
 800247e:	443b      	add	r3, r7
 8002480:	f813 3c18 	ldrb.w	r3, [r3, #-24]
 8002484:	2b60      	cmp	r3, #96	; 0x60
 8002486:	d918      	bls.n	80024ba <hex2bin+0xfa>
 8002488:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 800248c:	3328      	adds	r3, #40	; 0x28
 800248e:	443b      	add	r3, r7
 8002490:	f813 3c18 	ldrb.w	r3, [r3, #-24]
 8002494:	2b66      	cmp	r3, #102	; 0x66
 8002496:	d810      	bhi.n	80024ba <hex2bin+0xfa>
 8002498:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 800249c:	3328      	adds	r3, #40	; 0x28
 800249e:	443b      	add	r3, r7
 80024a0:	f813 2c18 	ldrb.w	r2, [r3, #-24]
 80024a4:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 80024a8:	f003 0301 	and.w	r3, r3, #1
 80024ac:	3a57      	subs	r2, #87	; 0x57
 80024ae:	b2d2      	uxtb	r2, r2
 80024b0:	3328      	adds	r3, #40	; 0x28
 80024b2:	443b      	add	r3, r7
 80024b4:	f803 2c1c 	strb.w	r2, [r3, #-28]
 80024b8:	e01f      	b.n	80024fa <hex2bin+0x13a>
            else if ((mas[i] >= 0x41) && (mas[i] <= 0x46)) bt[i&1] = mas[i] - 0x37;//A,B,C,D,E,F
 80024ba:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 80024be:	3328      	adds	r3, #40	; 0x28
 80024c0:	443b      	add	r3, r7
 80024c2:	f813 3c18 	ldrb.w	r3, [r3, #-24]
 80024c6:	2b40      	cmp	r3, #64	; 0x40
 80024c8:	d917      	bls.n	80024fa <hex2bin+0x13a>
 80024ca:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 80024ce:	3328      	adds	r3, #40	; 0x28
 80024d0:	443b      	add	r3, r7
 80024d2:	f813 3c18 	ldrb.w	r3, [r3, #-24]
 80024d6:	2b46      	cmp	r3, #70	; 0x46
 80024d8:	d80f      	bhi.n	80024fa <hex2bin+0x13a>
 80024da:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 80024de:	3328      	adds	r3, #40	; 0x28
 80024e0:	443b      	add	r3, r7
 80024e2:	f813 2c18 	ldrb.w	r2, [r3, #-24]
 80024e6:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 80024ea:	f003 0301 	and.w	r3, r3, #1
 80024ee:	3a37      	subs	r2, #55	; 0x37
 80024f0:	b2d2      	uxtb	r2, r2
 80024f2:	3328      	adds	r3, #40	; 0x28
 80024f4:	443b      	add	r3, r7
 80024f6:	f803 2c1c 	strb.w	r2, [r3, #-28]
        for (i = j; i < jk; i++) {
 80024fa:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 80024fe:	3301      	adds	r3, #1
 8002500:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
 8002504:	f897 2027 	ldrb.w	r2, [r7, #39]	; 0x27
 8002508:	7ffb      	ldrb	r3, [r7, #31]
 800250a:	429a      	cmp	r2, r3
 800250c:	d393      	bcc.n	8002436 <hex2bin+0x76>
        }
        dword = (bt[0] << 4) | (bt[1] & 0xf);
 800250e:	7b3b      	ldrb	r3, [r7, #12]
 8002510:	011a      	lsls	r2, r3, #4
 8002512:	7b7b      	ldrb	r3, [r7, #13]
 8002514:	f003 030f 	and.w	r3, r3, #15
 8002518:	4313      	orrs	r3, r2
 800251a:	61bb      	str	r3, [r7, #24]
        ret |= (dword << 8*(4 - k - 1));
 800251c:	f897 3025 	ldrb.w	r3, [r7, #37]	; 0x25
 8002520:	f1c3 0303 	rsb	r3, r3, #3
 8002524:	00db      	lsls	r3, r3, #3
 8002526:	69ba      	ldr	r2, [r7, #24]
 8002528:	fa02 f303 	lsl.w	r3, r2, r3
 800252c:	6a3a      	ldr	r2, [r7, #32]
 800252e:	4313      	orrs	r3, r2
 8002530:	623b      	str	r3, [r7, #32]
        k++;
 8002532:	f897 3025 	ldrb.w	r3, [r7, #37]	; 0x25
 8002536:	3301      	adds	r3, #1
 8002538:	f887 3025 	strb.w	r3, [r7, #37]	; 0x25
        j += 2;
 800253c:	f897 3026 	ldrb.w	r3, [r7, #38]	; 0x26
 8002540:	3302      	adds	r3, #2
 8002542:	f887 3026 	strb.w	r3, [r7, #38]	; 0x26
    while (k < 4) {
 8002546:	f897 3025 	ldrb.w	r3, [r7, #37]	; 0x25
 800254a:	2b03      	cmp	r3, #3
 800254c:	f67f af6a 	bls.w	8002424 <hex2bin+0x64>
    }

    return ret;
 8002550:	6a3b      	ldr	r3, [r7, #32]
}
 8002552:	4618      	mov	r0, r3
 8002554:	3728      	adds	r7, #40	; 0x28
 8002556:	46bd      	mov	sp, r7
 8002558:	bd80      	pop	{r7, pc}
	...

0800255c <errLedOn>:
//-------------------------------------------------------------------------------------------
void errLedOn(bool on)
{
 800255c:	b580      	push	{r7, lr}
 800255e:	b082      	sub	sp, #8
 8002560:	af00      	add	r7, sp, #0
 8002562:	4603      	mov	r3, r0
 8002564:	71fb      	strb	r3, [r7, #7]
	if (on)
 8002566:	79fb      	ldrb	r3, [r7, #7]
 8002568:	2b00      	cmp	r3, #0
 800256a:	d006      	beq.n	800257a <errLedOn+0x1e>
		HAL_GPIO_WritePin(LED_ERR_GPIO_Port, LED_ERR_Pin, GPIO_PIN_SET);//LED ON
 800256c:	2201      	movs	r2, #1
 800256e:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8002572:	4807      	ldr	r0, [pc, #28]	; (8002590 <errLedOn+0x34>)
 8002574:	f008 fb54 	bl	800ac20 <HAL_GPIO_WritePin>
	else
		HAL_GPIO_WritePin(LED_ERR_GPIO_Port, LED_ERR_Pin, GPIO_PIN_RESET);//LED OFF
}
 8002578:	e005      	b.n	8002586 <errLedOn+0x2a>
		HAL_GPIO_WritePin(LED_ERR_GPIO_Port, LED_ERR_Pin, GPIO_PIN_RESET);//LED OFF
 800257a:	2200      	movs	r2, #0
 800257c:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8002580:	4803      	ldr	r0, [pc, #12]	; (8002590 <errLedOn+0x34>)
 8002582:	f008 fb4d 	bl	800ac20 <HAL_GPIO_WritePin>
}
 8002586:	bf00      	nop
 8002588:	3708      	adds	r7, #8
 800258a:	46bd      	mov	sp, r7
 800258c:	bd80      	pop	{r7, pc}
 800258e:	bf00      	nop
 8002590:	40020c00 	.word	0x40020c00

08002594 <get_secCounter>:
//------------------------------------------------------------------------------------
uint32_t get_secCounter()
{
 8002594:	b480      	push	{r7}
 8002596:	af00      	add	r7, sp, #0
	return secCounter;
 8002598:	4b03      	ldr	r3, [pc, #12]	; (80025a8 <get_secCounter+0x14>)
 800259a:	681b      	ldr	r3, [r3, #0]
}
 800259c:	4618      	mov	r0, r3
 800259e:	46bd      	mov	sp, r7
 80025a0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80025a4:	4770      	bx	lr
 80025a6:	bf00      	nop
 80025a8:	20000474 	.word	0x20000474

080025ac <inc_secCounter>:
//-----------------------------------------------------------------------------
void inc_secCounter()
{
 80025ac:	b480      	push	{r7}
 80025ae:	af00      	add	r7, sp, #0
	secCounter++;
 80025b0:	4b04      	ldr	r3, [pc, #16]	; (80025c4 <inc_secCounter+0x18>)
 80025b2:	681b      	ldr	r3, [r3, #0]
 80025b4:	3301      	adds	r3, #1
 80025b6:	4a03      	ldr	r2, [pc, #12]	; (80025c4 <inc_secCounter+0x18>)
 80025b8:	6013      	str	r3, [r2, #0]
}
 80025ba:	bf00      	nop
 80025bc:	46bd      	mov	sp, r7
 80025be:	f85d 7b04 	ldr.w	r7, [sp], #4
 80025c2:	4770      	bx	lr
 80025c4:	20000474 	.word	0x20000474

080025c8 <get_msCounter>:
//-----------------------------------------------------------------------------
uint64_t get_msCounter()
{
 80025c8:	b480      	push	{r7}
 80025ca:	af00      	add	r7, sp, #0
	return msCounter;
 80025cc:	4b04      	ldr	r3, [pc, #16]	; (80025e0 <get_msCounter+0x18>)
 80025ce:	e9d3 2300 	ldrd	r2, r3, [r3]
}
 80025d2:	4610      	mov	r0, r2
 80025d4:	4619      	mov	r1, r3
 80025d6:	46bd      	mov	sp, r7
 80025d8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80025dc:	4770      	bx	lr
 80025de:	bf00      	nop
 80025e0:	20000478 	.word	0x20000478

080025e4 <inc_msCounter>:
//-----------------------------------------------------------------------------
void inc_msCounter()
{
 80025e4:	b480      	push	{r7}
 80025e6:	af00      	add	r7, sp, #0
	msCounter++;
 80025e8:	4b06      	ldr	r3, [pc, #24]	; (8002604 <inc_msCounter+0x20>)
 80025ea:	e9d3 2300 	ldrd	r2, r3, [r3]
 80025ee:	1c50      	adds	r0, r2, #1
 80025f0:	f143 0100 	adc.w	r1, r3, #0
 80025f4:	4b03      	ldr	r3, [pc, #12]	; (8002604 <inc_msCounter+0x20>)
 80025f6:	e9c3 0100 	strd	r0, r1, [r3]
}
 80025fa:	bf00      	nop
 80025fc:	46bd      	mov	sp, r7
 80025fe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002602:	4770      	bx	lr
 8002604:	20000478 	.word	0x20000478

08002608 <get_tmr>:
//------------------------------------------------------------------------------------------
uint32_t get_tmr(uint32_t sec)
{
 8002608:	b580      	push	{r7, lr}
 800260a:	b082      	sub	sp, #8
 800260c:	af00      	add	r7, sp, #0
 800260e:	6078      	str	r0, [r7, #4]
	return (get_secCounter() + sec);
 8002610:	f7ff ffc0 	bl	8002594 <get_secCounter>
 8002614:	4602      	mov	r2, r0
 8002616:	687b      	ldr	r3, [r7, #4]
 8002618:	4413      	add	r3, r2
}
 800261a:	4618      	mov	r0, r3
 800261c:	3708      	adds	r7, #8
 800261e:	46bd      	mov	sp, r7
 8002620:	bd80      	pop	{r7, pc}

08002622 <check_tmr>:
//------------------------------------------------------------------------------------------
bool check_tmr(uint32_t sec)
{
 8002622:	b580      	push	{r7, lr}
 8002624:	b082      	sub	sp, #8
 8002626:	af00      	add	r7, sp, #0
 8002628:	6078      	str	r0, [r7, #4]
	return (get_secCounter() >= sec ? true : false);
 800262a:	f7ff ffb3 	bl	8002594 <get_secCounter>
 800262e:	4602      	mov	r2, r0
 8002630:	687b      	ldr	r3, [r7, #4]
 8002632:	4293      	cmp	r3, r2
 8002634:	bf94      	ite	ls
 8002636:	2301      	movls	r3, #1
 8002638:	2300      	movhi	r3, #0
 800263a:	b2db      	uxtb	r3, r3
}
 800263c:	4618      	mov	r0, r3
 800263e:	3708      	adds	r7, #8
 8002640:	46bd      	mov	sp, r7
 8002642:	bd80      	pop	{r7, pc}

08002644 <set_Date>:
{
	return (get_msCounter() >= hs ? true : false);
}
//-----------------------------------------------------------------------------------------
void set_Date(uint32_t usec)
{
 8002644:	b580      	push	{r7, lr}
 8002646:	b094      	sub	sp, #80	; 0x50
 8002648:	af00      	add	r7, sp, #0
 800264a:	6078      	str	r0, [r7, #4]
struct tm ts;
time_t ep = (time_t)usec;
 800264c:	6879      	ldr	r1, [r7, #4]
 800264e:	2000      	movs	r0, #0
 8002650:	460a      	mov	r2, r1
 8002652:	4603      	mov	r3, r0
 8002654:	e9c7 2308 	strd	r2, r3, [r7, #32]

	gmtime_r(&ep, &ts);
 8002658:	f107 022c 	add.w	r2, r7, #44	; 0x2c
 800265c:	f107 0320 	add.w	r3, r7, #32
 8002660:	4611      	mov	r1, r2
 8002662:	4618      	mov	r0, r3
 8002664:	f00f fa66 	bl	8011b34 <gmtime_r>

	RTC_TimeTypeDef sTime;
	RTC_DateTypeDef sDate;
	sDate.WeekDay = ts.tm_wday;
 8002668:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 800266a:	b2db      	uxtb	r3, r3
 800266c:	723b      	strb	r3, [r7, #8]
	sDate.Month   = ts.tm_mon + 1;
 800266e:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8002670:	b2db      	uxtb	r3, r3
 8002672:	3301      	adds	r3, #1
 8002674:	b2db      	uxtb	r3, r3
 8002676:	727b      	strb	r3, [r7, #9]
	sDate.Date    = ts.tm_mday;
 8002678:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800267a:	b2db      	uxtb	r3, r3
 800267c:	72bb      	strb	r3, [r7, #10]
	sDate.Year    = ts.tm_year;
 800267e:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8002680:	b2db      	uxtb	r3, r3
 8002682:	72fb      	strb	r3, [r7, #11]
	sTime.Hours   = ts.tm_hour + tZone;
 8002684:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8002686:	b2da      	uxtb	r2, r3
 8002688:	4b1a      	ldr	r3, [pc, #104]	; (80026f4 <set_Date+0xb0>)
 800268a:	781b      	ldrb	r3, [r3, #0]
 800268c:	4413      	add	r3, r2
 800268e:	b2db      	uxtb	r3, r3
 8002690:	733b      	strb	r3, [r7, #12]
	sTime.Minutes = ts.tm_min;
 8002692:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8002694:	b2db      	uxtb	r3, r3
 8002696:	737b      	strb	r3, [r7, #13]
	sTime.Seconds = ts.tm_sec;
 8002698:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800269a:	b2db      	uxtb	r3, r3
 800269c:	73bb      	strb	r3, [r7, #14]
	if (HAL_RTC_SetTime(&hrtc, &sTime, RTC_FORMAT_BIN) != HAL_OK) devError |= devRTC;
 800269e:	f107 030c 	add.w	r3, r7, #12
 80026a2:	2200      	movs	r2, #0
 80026a4:	4619      	mov	r1, r3
 80026a6:	4814      	ldr	r0, [pc, #80]	; (80026f8 <set_Date+0xb4>)
 80026a8:	f009 fa64 	bl	800bb74 <HAL_RTC_SetTime>
 80026ac:	4603      	mov	r3, r0
 80026ae:	2b00      	cmp	r3, #0
 80026b0:	d007      	beq.n	80026c2 <set_Date+0x7e>
 80026b2:	4b12      	ldr	r3, [pc, #72]	; (80026fc <set_Date+0xb8>)
 80026b4:	881b      	ldrh	r3, [r3, #0]
 80026b6:	f043 0308 	orr.w	r3, r3, #8
 80026ba:	b29a      	uxth	r2, r3
 80026bc:	4b0f      	ldr	r3, [pc, #60]	; (80026fc <set_Date+0xb8>)
 80026be:	801a      	strh	r2, [r3, #0]
		if (HAL_RTC_SetDate(&hrtc, &sDate, RTC_FORMAT_BIN) != HAL_OK) devError |= devRTC;
		else {
			setDate = true;
		}
	}
}
 80026c0:	e014      	b.n	80026ec <set_Date+0xa8>
		if (HAL_RTC_SetDate(&hrtc, &sDate, RTC_FORMAT_BIN) != HAL_OK) devError |= devRTC;
 80026c2:	f107 0308 	add.w	r3, r7, #8
 80026c6:	2200      	movs	r2, #0
 80026c8:	4619      	mov	r1, r3
 80026ca:	480b      	ldr	r0, [pc, #44]	; (80026f8 <set_Date+0xb4>)
 80026cc:	f009 fb4a 	bl	800bd64 <HAL_RTC_SetDate>
 80026d0:	4603      	mov	r3, r0
 80026d2:	2b00      	cmp	r3, #0
 80026d4:	d007      	beq.n	80026e6 <set_Date+0xa2>
 80026d6:	4b09      	ldr	r3, [pc, #36]	; (80026fc <set_Date+0xb8>)
 80026d8:	881b      	ldrh	r3, [r3, #0]
 80026da:	f043 0308 	orr.w	r3, r3, #8
 80026de:	b29a      	uxth	r2, r3
 80026e0:	4b06      	ldr	r3, [pc, #24]	; (80026fc <set_Date+0xb8>)
 80026e2:	801a      	strh	r2, [r3, #0]
}
 80026e4:	e002      	b.n	80026ec <set_Date+0xa8>
			setDate = true;
 80026e6:	4b06      	ldr	r3, [pc, #24]	; (8002700 <set_Date+0xbc>)
 80026e8:	2201      	movs	r2, #1
 80026ea:	701a      	strb	r2, [r3, #0]
}
 80026ec:	bf00      	nop
 80026ee:	3750      	adds	r7, #80	; 0x50
 80026f0:	46bd      	mov	sp, r7
 80026f2:	bd80      	pop	{r7, pc}
 80026f4:	20001485 	.word	0x20001485
 80026f8:	20000260 	.word	0x20000260
 80026fc:	20000470 	.word	0x20000470
 8002700:	20001484 	.word	0x20001484

08002704 <sec2str>:

	return ep;
}
//-----------------------------------------------------------------------------------------
int sec2str(char *st)
{
 8002704:	b590      	push	{r4, r7, lr}
 8002706:	b093      	sub	sp, #76	; 0x4c
 8002708:	af04      	add	r7, sp, #16
 800270a:	6078      	str	r0, [r7, #4]
int ret = 0;
 800270c:	2300      	movs	r3, #0
 800270e:	637b      	str	r3, [r7, #52]	; 0x34

	if (!setDate) {
 8002710:	4b40      	ldr	r3, [pc, #256]	; (8002814 <sec2str+0x110>)
 8002712:	781b      	ldrb	r3, [r3, #0]
 8002714:	f083 0301 	eor.w	r3, r3, #1
 8002718:	b2db      	uxtb	r3, r3
 800271a:	2b00      	cmp	r3, #0
 800271c:	d040      	beq.n	80027a0 <sec2str+0x9c>
		uint32_t sec = get_secCounter();
 800271e:	f7ff ff39 	bl	8002594 <get_secCounter>
 8002722:	6338      	str	r0, [r7, #48]	; 0x30

		uint32_t day = sec / (60 * 60 * 24);
 8002724:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8002726:	4a3c      	ldr	r2, [pc, #240]	; (8002818 <sec2str+0x114>)
 8002728:	fba2 2303 	umull	r2, r3, r2, r3
 800272c:	0c1b      	lsrs	r3, r3, #16
 800272e:	62fb      	str	r3, [r7, #44]	; 0x2c
		sec %= (60 * 60 * 24);
 8002730:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8002732:	4a39      	ldr	r2, [pc, #228]	; (8002818 <sec2str+0x114>)
 8002734:	fba2 1203 	umull	r1, r2, r2, r3
 8002738:	0c12      	lsrs	r2, r2, #16
 800273a:	4938      	ldr	r1, [pc, #224]	; (800281c <sec2str+0x118>)
 800273c:	fb01 f202 	mul.w	r2, r1, r2
 8002740:	1a9b      	subs	r3, r3, r2
 8002742:	633b      	str	r3, [r7, #48]	; 0x30
		uint32_t hour = sec / (60 * 60);
 8002744:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8002746:	4a36      	ldr	r2, [pc, #216]	; (8002820 <sec2str+0x11c>)
 8002748:	fba2 2303 	umull	r2, r3, r2, r3
 800274c:	0adb      	lsrs	r3, r3, #11
 800274e:	62bb      	str	r3, [r7, #40]	; 0x28
		sec %= (60 * 60);
 8002750:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8002752:	4a33      	ldr	r2, [pc, #204]	; (8002820 <sec2str+0x11c>)
 8002754:	fba2 1203 	umull	r1, r2, r2, r3
 8002758:	0ad2      	lsrs	r2, r2, #11
 800275a:	f44f 6161 	mov.w	r1, #3600	; 0xe10
 800275e:	fb01 f202 	mul.w	r2, r1, r2
 8002762:	1a9b      	subs	r3, r3, r2
 8002764:	633b      	str	r3, [r7, #48]	; 0x30
		uint32_t min = sec / (60);
 8002766:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8002768:	4a2e      	ldr	r2, [pc, #184]	; (8002824 <sec2str+0x120>)
 800276a:	fba2 2303 	umull	r2, r3, r2, r3
 800276e:	095b      	lsrs	r3, r3, #5
 8002770:	627b      	str	r3, [r7, #36]	; 0x24
		sec %= 60;
 8002772:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8002774:	4b2b      	ldr	r3, [pc, #172]	; (8002824 <sec2str+0x120>)
 8002776:	fba3 1302 	umull	r1, r3, r3, r2
 800277a:	0959      	lsrs	r1, r3, #5
 800277c:	460b      	mov	r3, r1
 800277e:	011b      	lsls	r3, r3, #4
 8002780:	1a5b      	subs	r3, r3, r1
 8002782:	009b      	lsls	r3, r3, #2
 8002784:	1ad3      	subs	r3, r2, r3
 8002786:	633b      	str	r3, [r7, #48]	; 0x30

		ret = sprintf(st, "%lu.%02lu:%02lu:%02lu", day, hour, min, sec);
 8002788:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800278a:	9301      	str	r3, [sp, #4]
 800278c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800278e:	9300      	str	r3, [sp, #0]
 8002790:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8002792:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8002794:	4924      	ldr	r1, [pc, #144]	; (8002828 <sec2str+0x124>)
 8002796:	6878      	ldr	r0, [r7, #4]
 8002798:	f00f ff26 	bl	80125e8 <siprintf>
 800279c:	6378      	str	r0, [r7, #52]	; 0x34
 800279e:	e034      	b.n	800280a <sec2str+0x106>
	} else {
		RTC_TimeTypeDef sTime;
		RTC_DateTypeDef sDate;
		if (HAL_RTC_GetDate(&hrtc, &sDate, RTC_FORMAT_BIN)) devError |= devRTC;
 80027a0:	f107 030c 	add.w	r3, r7, #12
 80027a4:	2200      	movs	r2, #0
 80027a6:	4619      	mov	r1, r3
 80027a8:	4820      	ldr	r0, [pc, #128]	; (800282c <sec2str+0x128>)
 80027aa:	f009 fb5f 	bl	800be6c <HAL_RTC_GetDate>
 80027ae:	4603      	mov	r3, r0
 80027b0:	2b00      	cmp	r3, #0
 80027b2:	d007      	beq.n	80027c4 <sec2str+0xc0>
 80027b4:	4b1e      	ldr	r3, [pc, #120]	; (8002830 <sec2str+0x12c>)
 80027b6:	881b      	ldrh	r3, [r3, #0]
 80027b8:	f043 0308 	orr.w	r3, r3, #8
 80027bc:	b29a      	uxth	r2, r3
 80027be:	4b1c      	ldr	r3, [pc, #112]	; (8002830 <sec2str+0x12c>)
 80027c0:	801a      	strh	r2, [r3, #0]
 80027c2:	e022      	b.n	800280a <sec2str+0x106>
		else {
			if (HAL_RTC_GetTime(&hrtc, &sTime, RTC_FORMAT_BIN)) devError |= devRTC;
 80027c4:	f107 0310 	add.w	r3, r7, #16
 80027c8:	2200      	movs	r2, #0
 80027ca:	4619      	mov	r1, r3
 80027cc:	4817      	ldr	r0, [pc, #92]	; (800282c <sec2str+0x128>)
 80027ce:	f009 fa6b 	bl	800bca8 <HAL_RTC_GetTime>
 80027d2:	4603      	mov	r3, r0
 80027d4:	2b00      	cmp	r3, #0
 80027d6:	d007      	beq.n	80027e8 <sec2str+0xe4>
 80027d8:	4b15      	ldr	r3, [pc, #84]	; (8002830 <sec2str+0x12c>)
 80027da:	881b      	ldrh	r3, [r3, #0]
 80027dc:	f043 0308 	orr.w	r3, r3, #8
 80027e0:	b29a      	uxth	r2, r3
 80027e2:	4b13      	ldr	r3, [pc, #76]	; (8002830 <sec2str+0x12c>)
 80027e4:	801a      	strh	r2, [r3, #0]
 80027e6:	e010      	b.n	800280a <sec2str+0x106>
			else {
				ret = sprintf(st, "%02u.%02u %02u:%02u:%02u",
								sDate.Date, sDate.Month,
 80027e8:	7bbb      	ldrb	r3, [r7, #14]
				ret = sprintf(st, "%02u.%02u %02u:%02u:%02u",
 80027ea:	4618      	mov	r0, r3
								sDate.Date, sDate.Month,
 80027ec:	7b7b      	ldrb	r3, [r7, #13]
				ret = sprintf(st, "%02u.%02u %02u:%02u:%02u",
 80027ee:	461c      	mov	r4, r3
								sTime.Hours, sTime.Minutes, sTime.Seconds);
 80027f0:	7c3b      	ldrb	r3, [r7, #16]
 80027f2:	7c7a      	ldrb	r2, [r7, #17]
 80027f4:	7cb9      	ldrb	r1, [r7, #18]
				ret = sprintf(st, "%02u.%02u %02u:%02u:%02u",
 80027f6:	9102      	str	r1, [sp, #8]
 80027f8:	9201      	str	r2, [sp, #4]
 80027fa:	9300      	str	r3, [sp, #0]
 80027fc:	4623      	mov	r3, r4
 80027fe:	4602      	mov	r2, r0
 8002800:	490c      	ldr	r1, [pc, #48]	; (8002834 <sec2str+0x130>)
 8002802:	6878      	ldr	r0, [r7, #4]
 8002804:	f00f fef0 	bl	80125e8 <siprintf>
 8002808:	6378      	str	r0, [r7, #52]	; 0x34
			}
		}
	}

	return ret;
 800280a:	6b7b      	ldr	r3, [r7, #52]	; 0x34
}
 800280c:	4618      	mov	r0, r3
 800280e:	373c      	adds	r7, #60	; 0x3c
 8002810:	46bd      	mov	sp, r7
 8002812:	bd90      	pop	{r4, r7, pc}
 8002814:	20001484 	.word	0x20001484
 8002818:	c22e4507 	.word	0xc22e4507
 800281c:	00015180 	.word	0x00015180
 8002820:	91a2b3c5 	.word	0x91a2b3c5
 8002824:	88888889 	.word	0x88888889
 8002828:	0801348c 	.word	0x0801348c
 800282c:	20000260 	.word	0x20000260
 8002830:	20000470 	.word	0x20000470
 8002834:	080134a4 	.word	0x080134a4

08002838 <Report>:
//-------------------------------------------------------------------------------------------
uint8_t Report(const uint8_t addTime, const char *fmt, ...)
{
 8002838:	b40e      	push	{r1, r2, r3}
 800283a:	b590      	push	{r4, r7, lr}
 800283c:	b086      	sub	sp, #24
 800283e:	af00      	add	r7, sp, #0
 8002840:	4603      	mov	r3, r0
 8002842:	71fb      	strb	r3, [r7, #7]
va_list args;
size_t len = MAX_UART_BUF;
 8002844:	f44f 6300 	mov.w	r3, #2048	; 0x800
 8002848:	613b      	str	r3, [r7, #16]
int dl = 0;
 800284a:	2300      	movs	r3, #0
 800284c:	617b      	str	r3, [r7, #20]
char *buf = &txBuf[0];
 800284e:	4b27      	ldr	r3, [pc, #156]	; (80028ec <Report+0xb4>)
 8002850:	60fb      	str	r3, [r7, #12]

	*buf = '\0';
 8002852:	68fb      	ldr	r3, [r7, #12]
 8002854:	2200      	movs	r2, #0
 8002856:	701a      	strb	r2, [r3, #0]
	if (addTime) {
 8002858:	79fb      	ldrb	r3, [r7, #7]
 800285a:	2b00      	cmp	r3, #0
 800285c:	d010      	beq.n	8002880 <Report+0x48>
		dl = sec2str(buf);
 800285e:	68f8      	ldr	r0, [r7, #12]
 8002860:	f7ff ff50 	bl	8002704 <sec2str>
 8002864:	6178      	str	r0, [r7, #20]
		strcat(buf, " | ");
 8002866:	68f8      	ldr	r0, [r7, #12]
 8002868:	f7fd fcb2 	bl	80001d0 <strlen>
 800286c:	4603      	mov	r3, r0
 800286e:	461a      	mov	r2, r3
 8002870:	68fb      	ldr	r3, [r7, #12]
 8002872:	4413      	add	r3, r2
 8002874:	4a1e      	ldr	r2, [pc, #120]	; (80028f0 <Report+0xb8>)
 8002876:	6810      	ldr	r0, [r2, #0]
 8002878:	6018      	str	r0, [r3, #0]
		dl += 3;
 800287a:	697b      	ldr	r3, [r7, #20]
 800287c:	3303      	adds	r3, #3
 800287e:	617b      	str	r3, [r7, #20]
	}

	va_start(args, fmt);
 8002880:	f107 0328 	add.w	r3, r7, #40	; 0x28
 8002884:	60bb      	str	r3, [r7, #8]
	vsnprintf(buf + dl, len - dl, fmt, args);
 8002886:	697b      	ldr	r3, [r7, #20]
 8002888:	68fa      	ldr	r2, [r7, #12]
 800288a:	18d0      	adds	r0, r2, r3
 800288c:	697b      	ldr	r3, [r7, #20]
 800288e:	693a      	ldr	r2, [r7, #16]
 8002890:	1ad1      	subs	r1, r2, r3
 8002892:	68bb      	ldr	r3, [r7, #8]
 8002894:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8002896:	f010 f80f 	bl	80128b8 <vsniprintf>

	uartRdy = false;
 800289a:	4b16      	ldr	r3, [pc, #88]	; (80028f4 <Report+0xbc>)
 800289c:	2200      	movs	r2, #0
 800289e:	701a      	strb	r2, [r3, #0]
	if (HAL_UART_Transmit_DMA(logPort, (uint8_t *)buf, strlen(buf)) != HAL_OK) devError |= devUART;
 80028a0:	4b15      	ldr	r3, [pc, #84]	; (80028f8 <Report+0xc0>)
 80028a2:	681c      	ldr	r4, [r3, #0]
 80028a4:	68f8      	ldr	r0, [r7, #12]
 80028a6:	f7fd fc93 	bl	80001d0 <strlen>
 80028aa:	4603      	mov	r3, r0
 80028ac:	b29b      	uxth	r3, r3
 80028ae:	461a      	mov	r2, r3
 80028b0:	68f9      	ldr	r1, [r7, #12]
 80028b2:	4620      	mov	r0, r4
 80028b4:	f00a fdd6 	bl	800d464 <HAL_UART_Transmit_DMA>
 80028b8:	4603      	mov	r3, r0
 80028ba:	2b00      	cmp	r3, #0
 80028bc:	d006      	beq.n	80028cc <Report+0x94>
 80028be:	4b0f      	ldr	r3, [pc, #60]	; (80028fc <Report+0xc4>)
 80028c0:	881b      	ldrh	r3, [r3, #0]
 80028c2:	f043 0301 	orr.w	r3, r3, #1
 80028c6:	b29a      	uxth	r2, r3
 80028c8:	4b0c      	ldr	r3, [pc, #48]	; (80028fc <Report+0xc4>)
 80028ca:	801a      	strh	r2, [r3, #0]
	while (!uartRdy) {} //HAL_Delay(1)
 80028cc:	bf00      	nop
 80028ce:	4b09      	ldr	r3, [pc, #36]	; (80028f4 <Report+0xbc>)
 80028d0:	781b      	ldrb	r3, [r3, #0]
 80028d2:	f083 0301 	eor.w	r3, r3, #1
 80028d6:	b2db      	uxtb	r3, r3
 80028d8:	2b00      	cmp	r3, #0
 80028da:	d1f8      	bne.n	80028ce <Report+0x96>

	va_end(args);

	return 0;
 80028dc:	2300      	movs	r3, #0
}
 80028de:	4618      	mov	r0, r3
 80028e0:	3718      	adds	r7, #24
 80028e2:	46bd      	mov	sp, r7
 80028e4:	e8bd 4090 	ldmia.w	sp!, {r4, r7, lr}
 80028e8:	b003      	add	sp, #12
 80028ea:	4770      	bx	lr
 80028ec:	20000480 	.word	0x20000480
 80028f0:	080134c0 	.word	0x080134c0
 80028f4:	20000060 	.word	0x20000060
 80028f8:	20000070 	.word	0x20000070
 80028fc:	20000470 	.word	0x20000470

08002900 <showBuf>:
//-------------------------------------------------------------------------------------------
void showBuf(uint8_t type, bool rd, uint32_t adr, uint32_t len, const uint8_t *buf)
{
 8002900:	b580      	push	{r7, lr}
 8002902:	b08e      	sub	sp, #56	; 0x38
 8002904:	af02      	add	r7, sp, #8
 8002906:	60ba      	str	r2, [r7, #8]
 8002908:	607b      	str	r3, [r7, #4]
 800290a:	4603      	mov	r3, r0
 800290c:	73fb      	strb	r3, [r7, #15]
 800290e:	460b      	mov	r3, r1
 8002910:	73bb      	strb	r3, [r7, #14]
int step = 32;
 8002912:	2320      	movs	r3, #32
 8002914:	61bb      	str	r3, [r7, #24]
uint32_t ind = 0;
 8002916:	2300      	movs	r3, #0
 8002918:	62fb      	str	r3, [r7, #44]	; 0x2c
uint32_t max_ind = len;
 800291a:	687b      	ldr	r3, [r7, #4]
 800291c:	617b      	str	r3, [r7, #20]

	if (type == 2) {
 800291e:	7bfb      	ldrb	r3, [r7, #15]
 8002920:	2b02      	cmp	r3, #2
 8002922:	d10b      	bne.n	800293c <showBuf+0x3c>
		if (rd) {
 8002924:	7bbb      	ldrb	r3, [r7, #14]
 8002926:	2b00      	cmp	r3, #0
 8002928:	d006      	beq.n	8002938 <showBuf+0x38>
			ind = adr & (chipConf.PageSize - 1);// - devAdr;
 800292a:	4b49      	ldr	r3, [pc, #292]	; (8002a50 <showBuf+0x150>)
 800292c:	681b      	ldr	r3, [r3, #0]
 800292e:	3b01      	subs	r3, #1
 8002930:	68ba      	ldr	r2, [r7, #8]
 8002932:	4013      	ands	r3, r2
 8002934:	62fb      	str	r3, [r7, #44]	; 0x2c
 8002936:	e001      	b.n	800293c <showBuf+0x3c>
			//max_ind = chipConf.PageSize;
		} else ind = max_ind;
 8002938:	697b      	ldr	r3, [r7, #20]
 800293a:	62fb      	str	r3, [r7, #44]	; 0x2c
	}
	if (ind < max_ind) {
 800293c:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 800293e:	697b      	ldr	r3, [r7, #20]
 8002940:	429a      	cmp	r2, r3
 8002942:	d271      	bcs.n	8002a28 <showBuf+0x128>
		bool done = false;
 8002944:	2300      	movs	r3, #0
 8002946:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
		uint32_t ix = 0, sch = len / step;
 800294a:	2300      	movs	r3, #0
 800294c:	627b      	str	r3, [r7, #36]	; 0x24
 800294e:	69bb      	ldr	r3, [r7, #24]
 8002950:	687a      	ldr	r2, [r7, #4]
 8002952:	fbb2 f3f3 	udiv	r3, r2, r3
 8002956:	623b      	str	r3, [r7, #32]
		if (len % step) sch++;
 8002958:	69ba      	ldr	r2, [r7, #24]
 800295a:	687b      	ldr	r3, [r7, #4]
 800295c:	fbb3 f1f2 	udiv	r1, r3, r2
 8002960:	fb01 f202 	mul.w	r2, r1, r2
 8002964:	1a9b      	subs	r3, r3, r2
 8002966:	2b00      	cmp	r3, #0
 8002968:	d002      	beq.n	8002970 <showBuf+0x70>
 800296a:	6a3b      	ldr	r3, [r7, #32]
 800296c:	3301      	adds	r3, #1
 800296e:	623b      	str	r3, [r7, #32]
		stx[0] = '\0';
 8002970:	4b38      	ldr	r3, [pc, #224]	; (8002a54 <showBuf+0x154>)
 8002972:	2200      	movs	r2, #0
 8002974:	701a      	strb	r2, [r3, #0]
		while (!done) {
 8002976:	e046      	b.n	8002a06 <showBuf+0x106>
			sprintf(stx+strlen(stx), "%08X ", (unsigned int)adr);
 8002978:	4836      	ldr	r0, [pc, #216]	; (8002a54 <showBuf+0x154>)
 800297a:	f7fd fc29 	bl	80001d0 <strlen>
 800297e:	4603      	mov	r3, r0
 8002980:	4a34      	ldr	r2, [pc, #208]	; (8002a54 <showBuf+0x154>)
 8002982:	4413      	add	r3, r2
 8002984:	68ba      	ldr	r2, [r7, #8]
 8002986:	4934      	ldr	r1, [pc, #208]	; (8002a58 <showBuf+0x158>)
 8002988:	4618      	mov	r0, r3
 800298a:	f00f fe2d 	bl	80125e8 <siprintf>
			for (int i = 0; i < step; i++) {
 800298e:	2300      	movs	r3, #0
 8002990:	61fb      	str	r3, [r7, #28]
 8002992:	e01d      	b.n	80029d0 <showBuf+0xd0>
				sprintf(stx+strlen(stx), " %02X", *(buf + i + ind));
 8002994:	482f      	ldr	r0, [pc, #188]	; (8002a54 <showBuf+0x154>)
 8002996:	f7fd fc1b 	bl	80001d0 <strlen>
 800299a:	4603      	mov	r3, r0
 800299c:	4a2d      	ldr	r2, [pc, #180]	; (8002a54 <showBuf+0x154>)
 800299e:	1898      	adds	r0, r3, r2
 80029a0:	69fa      	ldr	r2, [r7, #28]
 80029a2:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80029a4:	4413      	add	r3, r2
 80029a6:	6bba      	ldr	r2, [r7, #56]	; 0x38
 80029a8:	4413      	add	r3, r2
 80029aa:	781b      	ldrb	r3, [r3, #0]
 80029ac:	461a      	mov	r2, r3
 80029ae:	492b      	ldr	r1, [pc, #172]	; (8002a5c <showBuf+0x15c>)
 80029b0:	f00f fe1a 	bl	80125e8 <siprintf>
				ix++;
 80029b4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80029b6:	3301      	adds	r3, #1
 80029b8:	627b      	str	r3, [r7, #36]	; 0x24
				if (ix == len) {
 80029ba:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80029bc:	687b      	ldr	r3, [r7, #4]
 80029be:	429a      	cmp	r2, r3
 80029c0:	d103      	bne.n	80029ca <showBuf+0xca>
					done = true;
 80029c2:	2301      	movs	r3, #1
 80029c4:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
					break;
 80029c8:	e006      	b.n	80029d8 <showBuf+0xd8>
			for (int i = 0; i < step; i++) {
 80029ca:	69fb      	ldr	r3, [r7, #28]
 80029cc:	3301      	adds	r3, #1
 80029ce:	61fb      	str	r3, [r7, #28]
 80029d0:	69fa      	ldr	r2, [r7, #28]
 80029d2:	69bb      	ldr	r3, [r7, #24]
 80029d4:	429a      	cmp	r2, r3
 80029d6:	dbdd      	blt.n	8002994 <showBuf+0x94>
				}
			}
			strcat(stx, eol);
 80029d8:	4b21      	ldr	r3, [pc, #132]	; (8002a60 <showBuf+0x160>)
 80029da:	681b      	ldr	r3, [r3, #0]
 80029dc:	4619      	mov	r1, r3
 80029de:	481d      	ldr	r0, [pc, #116]	; (8002a54 <showBuf+0x154>)
 80029e0:	f00f fe65 	bl	80126ae <strcat>
			adr += step;
 80029e4:	69bb      	ldr	r3, [r7, #24]
 80029e6:	68ba      	ldr	r2, [r7, #8]
 80029e8:	4413      	add	r3, r2
 80029ea:	60bb      	str	r3, [r7, #8]
			ind += step;
 80029ec:	69bb      	ldr	r3, [r7, #24]
 80029ee:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 80029f0:	4413      	add	r3, r2
 80029f2:	62fb      	str	r3, [r7, #44]	; 0x2c
			sch--;
 80029f4:	6a3b      	ldr	r3, [r7, #32]
 80029f6:	3b01      	subs	r3, #1
 80029f8:	623b      	str	r3, [r7, #32]
			if (!sch) done = true;
 80029fa:	6a3b      	ldr	r3, [r7, #32]
 80029fc:	2b00      	cmp	r3, #0
 80029fe:	d102      	bne.n	8002a06 <showBuf+0x106>
 8002a00:	2301      	movs	r3, #1
 8002a02:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
		while (!done) {
 8002a06:	f897 302b 	ldrb.w	r3, [r7, #43]	; 0x2b
 8002a0a:	f083 0301 	eor.w	r3, r3, #1
 8002a0e:	b2db      	uxtb	r3, r3
 8002a10:	2b00      	cmp	r3, #0
 8002a12:	d1b1      	bne.n	8002978 <showBuf+0x78>
		}
		if (dbg != logOff) Report(0, "%s", stx);
 8002a14:	4b13      	ldr	r3, [pc, #76]	; (8002a64 <showBuf+0x164>)
 8002a16:	781b      	ldrb	r3, [r3, #0]
 8002a18:	2b00      	cmp	r3, #0
 8002a1a:	d014      	beq.n	8002a46 <showBuf+0x146>
 8002a1c:	4a0d      	ldr	r2, [pc, #52]	; (8002a54 <showBuf+0x154>)
 8002a1e:	4912      	ldr	r1, [pc, #72]	; (8002a68 <showBuf+0x168>)
 8002a20:	2000      	movs	r0, #0
 8002a22:	f7ff ff09 	bl	8002838 <Report>
	} else {
		if (dbg != logOff) Report(0, "\tError: ind=%lu max_ind=%lu readed=%d%s", ind, max_ind, rd, eol);
	}
}
 8002a26:	e00e      	b.n	8002a46 <showBuf+0x146>
		if (dbg != logOff) Report(0, "\tError: ind=%lu max_ind=%lu readed=%d%s", ind, max_ind, rd, eol);
 8002a28:	4b0e      	ldr	r3, [pc, #56]	; (8002a64 <showBuf+0x164>)
 8002a2a:	781b      	ldrb	r3, [r3, #0]
 8002a2c:	2b00      	cmp	r3, #0
 8002a2e:	d00a      	beq.n	8002a46 <showBuf+0x146>
 8002a30:	7bbb      	ldrb	r3, [r7, #14]
 8002a32:	4a0b      	ldr	r2, [pc, #44]	; (8002a60 <showBuf+0x160>)
 8002a34:	6812      	ldr	r2, [r2, #0]
 8002a36:	9201      	str	r2, [sp, #4]
 8002a38:	9300      	str	r3, [sp, #0]
 8002a3a:	697b      	ldr	r3, [r7, #20]
 8002a3c:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8002a3e:	490b      	ldr	r1, [pc, #44]	; (8002a6c <showBuf+0x16c>)
 8002a40:	2000      	movs	r0, #0
 8002a42:	f7ff fef9 	bl	8002838 <Report>
}
 8002a46:	bf00      	nop
 8002a48:	3730      	adds	r7, #48	; 0x30
 8002a4a:	46bd      	mov	sp, r7
 8002a4c:	bd80      	pop	{r7, pc}
 8002a4e:	bf00      	nop
 8002a50:	200014b0 	.word	0x200014b0
 8002a54:	200024cc 	.word	0x200024cc
 8002a58:	080134c4 	.word	0x080134c4
 8002a5c:	080134cc 	.word	0x080134cc
 8002a60:	20000004 	.word	0x20000004
 8002a64:	20000062 	.word	0x20000062
 8002a68:	080134d4 	.word	0x080134d4
 8002a6c:	080134d8 	.word	0x080134d8

08002a70 <HAL_UART_RxCpltCallback>:
//-------------------------------------------------------------------------------------------
//                        CallBack Functions
//-------------------------------------------------------------------------------------------
void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart)
{
 8002a70:	b580      	push	{r7, lr}
 8002a72:	b090      	sub	sp, #64	; 0x40
 8002a74:	af00      	add	r7, sp, #0
 8002a76:	6078      	str	r0, [r7, #4]
	if (huart->Instance == USART3) {// logPort - log
 8002a78:	687b      	ldr	r3, [r7, #4]
 8002a7a:	681b      	ldr	r3, [r3, #0]
 8002a7c:	4aad      	ldr	r2, [pc, #692]	; (8002d34 <HAL_UART_RxCpltCallback+0x2c4>)
 8002a7e:	4293      	cmp	r3, r2
 8002a80:	f040 826f 	bne.w	8002f62 <HAL_UART_RxCpltCallback+0x4f2>

		rxBuf[ruk++] = (char)rxByte;
 8002a84:	4bac      	ldr	r3, [pc, #688]	; (8002d38 <HAL_UART_RxCpltCallback+0x2c8>)
 8002a86:	881b      	ldrh	r3, [r3, #0]
 8002a88:	1c5a      	adds	r2, r3, #1
 8002a8a:	b291      	uxth	r1, r2
 8002a8c:	4aaa      	ldr	r2, [pc, #680]	; (8002d38 <HAL_UART_RxCpltCallback+0x2c8>)
 8002a8e:	8011      	strh	r1, [r2, #0]
 8002a90:	461a      	mov	r2, r3
 8002a92:	4baa      	ldr	r3, [pc, #680]	; (8002d3c <HAL_UART_RxCpltCallback+0x2cc>)
 8002a94:	7819      	ldrb	r1, [r3, #0]
 8002a96:	4baa      	ldr	r3, [pc, #680]	; (8002d40 <HAL_UART_RxCpltCallback+0x2d0>)
 8002a98:	5499      	strb	r1, [r3, r2]

		if (rxByte == 0x0a) {//end of line
 8002a9a:	4ba8      	ldr	r3, [pc, #672]	; (8002d3c <HAL_UART_RxCpltCallback+0x2cc>)
 8002a9c:	781b      	ldrb	r3, [r3, #0]
 8002a9e:	2b0a      	cmp	r3, #10
 8002aa0:	f040 825a 	bne.w	8002f58 <HAL_UART_RxCpltCallback+0x4e8>
			rxBuf[--ruk] = '\0';
 8002aa4:	4ba4      	ldr	r3, [pc, #656]	; (8002d38 <HAL_UART_RxCpltCallback+0x2c8>)
 8002aa6:	881b      	ldrh	r3, [r3, #0]
 8002aa8:	3b01      	subs	r3, #1
 8002aaa:	b29a      	uxth	r2, r3
 8002aac:	4ba2      	ldr	r3, [pc, #648]	; (8002d38 <HAL_UART_RxCpltCallback+0x2c8>)
 8002aae:	801a      	strh	r2, [r3, #0]
 8002ab0:	4ba1      	ldr	r3, [pc, #644]	; (8002d38 <HAL_UART_RxCpltCallback+0x2c8>)
 8002ab2:	881b      	ldrh	r3, [r3, #0]
 8002ab4:	461a      	mov	r2, r3
 8002ab6:	4ba2      	ldr	r3, [pc, #648]	; (8002d40 <HAL_UART_RxCpltCallback+0x2d0>)
 8002ab8:	2100      	movs	r1, #0
 8002aba:	5499      	strb	r1, [r3, r2]
			char *uk = NULL;
 8002abc:	2300      	movs	r3, #0
 8002abe:	63fb      	str	r3, [r7, #60]	; 0x3c
			bool check = false;
 8002ac0:	2300      	movs	r3, #0
 8002ac2:	f887 303b 	strb.w	r3, [r7, #59]	; 0x3b
			cmd_flag = 0;
 8002ac6:	4b9f      	ldr	r3, [pc, #636]	; (8002d44 <HAL_UART_RxCpltCallback+0x2d4>)
 8002ac8:	2200      	movs	r2, #0
 8002aca:	701a      	strb	r2, [r3, #0]
			s_qcmd qcmd = {0};
 8002acc:	2300      	movs	r3, #0
 8002ace:	83bb      	strh	r3, [r7, #28]
			int8_t idx = -1;
 8002ad0:	23ff      	movs	r3, #255	; 0xff
 8002ad2:	f887 303a 	strb.w	r3, [r7, #58]	; 0x3a
			if (strlen(rxBuf) >= 4) {
 8002ad6:	489a      	ldr	r0, [pc, #616]	; (8002d40 <HAL_UART_RxCpltCallback+0x2d0>)
 8002ad8:	f7fd fb7a 	bl	80001d0 <strlen>
 8002adc:	4603      	mov	r3, r0
 8002ade:	2b03      	cmp	r3, #3
 8002ae0:	f240 8210 	bls.w	8002f04 <HAL_UART_RxCpltCallback+0x494>
				for (int8_t i = 0; i < MAX_CMDS; i++) {
 8002ae4:	2300      	movs	r3, #0
 8002ae6:	f887 3039 	strb.w	r3, [r7, #57]	; 0x39
 8002aea:	e018      	b.n	8002b1e <HAL_UART_RxCpltCallback+0xae>
					if ((uk = strstr(rxBuf, s_cmds[i]))) {//const char *s_cmds ="restart"
 8002aec:	f997 3039 	ldrsb.w	r3, [r7, #57]	; 0x39
 8002af0:	4a95      	ldr	r2, [pc, #596]	; (8002d48 <HAL_UART_RxCpltCallback+0x2d8>)
 8002af2:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8002af6:	4619      	mov	r1, r3
 8002af8:	4891      	ldr	r0, [pc, #580]	; (8002d40 <HAL_UART_RxCpltCallback+0x2d0>)
 8002afa:	f00f fe0f 	bl	801271c <strstr>
 8002afe:	63f8      	str	r0, [r7, #60]	; 0x3c
 8002b00:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8002b02:	2b00      	cmp	r3, #0
 8002b04:	d004      	beq.n	8002b10 <HAL_UART_RxCpltCallback+0xa0>
														  //"erase:"
														  //"check:"
														  //"log:"
														  //"info"
						  	  	  	  	  	  	  	  	  //"help"
						idx = i;
 8002b06:	f897 3039 	ldrb.w	r3, [r7, #57]	; 0x39
 8002b0a:	f887 303a 	strb.w	r3, [r7, #58]	; 0x3a
						break;
 8002b0e:	e00a      	b.n	8002b26 <HAL_UART_RxCpltCallback+0xb6>
				for (int8_t i = 0; i < MAX_CMDS; i++) {
 8002b10:	f997 3039 	ldrsb.w	r3, [r7, #57]	; 0x39
 8002b14:	b2db      	uxtb	r3, r3
 8002b16:	3301      	adds	r3, #1
 8002b18:	b2db      	uxtb	r3, r3
 8002b1a:	f887 3039 	strb.w	r3, [r7, #57]	; 0x39
 8002b1e:	f997 3039 	ldrsb.w	r3, [r7, #57]	; 0x39
 8002b22:	2b0a      	cmp	r3, #10
 8002b24:	dde2      	ble.n	8002aec <HAL_UART_RxCpltCallback+0x7c>
					}
				}
				if ((uk == rxBuf) && (idx != -1)) {
 8002b26:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8002b28:	4a85      	ldr	r2, [pc, #532]	; (8002d40 <HAL_UART_RxCpltCallback+0x2d0>)
 8002b2a:	4293      	cmp	r3, r2
 8002b2c:	f040 81ea 	bne.w	8002f04 <HAL_UART_RxCpltCallback+0x494>
 8002b30:	f997 303a 	ldrsb.w	r3, [r7, #58]	; 0x3a
 8002b34:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8002b38:	f000 81e4 	beq.w	8002f04 <HAL_UART_RxCpltCallback+0x494>
					nandLen = MAX_LEN_DATA;//256;
 8002b3c:	4b83      	ldr	r3, [pc, #524]	; (8002d4c <HAL_UART_RxCpltCallback+0x2dc>)
 8002b3e:	f44f 7200 	mov.w	r2, #512	; 0x200
 8002b42:	801a      	strh	r2, [r3, #0]
					uk += strlen(s_cmds[idx]);
 8002b44:	f997 303a 	ldrsb.w	r3, [r7, #58]	; 0x3a
 8002b48:	4a7f      	ldr	r2, [pc, #508]	; (8002d48 <HAL_UART_RxCpltCallback+0x2d8>)
 8002b4a:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8002b4e:	4618      	mov	r0, r3
 8002b50:	f7fd fb3e 	bl	80001d0 <strlen>
 8002b54:	4602      	mov	r2, r0
 8002b56:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8002b58:	4413      	add	r3, r2
 8002b5a:	63fb      	str	r3, [r7, #60]	; 0x3c
					char *uki = NULL, *uke = NULL, *ukb = NULL;
 8002b5c:	2300      	movs	r3, #0
 8002b5e:	637b      	str	r3, [r7, #52]	; 0x34
 8002b60:	2300      	movs	r3, #0
 8002b62:	62bb      	str	r3, [r7, #40]	; 0x28
 8002b64:	2300      	movs	r3, #0
 8002b66:	633b      	str	r3, [r7, #48]	; 0x30
					switch (idx) {
 8002b68:	f997 303a 	ldrsb.w	r3, [r7, #58]	; 0x3a
 8002b6c:	2b0a      	cmp	r3, #10
 8002b6e:	f200 81a6 	bhi.w	8002ebe <HAL_UART_RxCpltCallback+0x44e>
 8002b72:	a201      	add	r2, pc, #4	; (adr r2, 8002b78 <HAL_UART_RxCpltCallback+0x108>)
 8002b74:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8002b78:	08002ba5 	.word	0x08002ba5
 8002b7c:	08002bad 	.word	0x08002bad
 8002b80:	08002c05 	.word	0x08002c05
 8002b84:	08002c81 	.word	0x08002c81
 8002b88:	08002ca1 	.word	0x08002ca1
 8002b8c:	08002e0d 	.word	0x08002e0d
 8002b90:	08002e43 	.word	0x08002e43
 8002b94:	08002e65 	.word	0x08002e65
 8002b98:	08002ba5 	.word	0x08002ba5
 8002b9c:	08002ba5 	.word	0x08002ba5
 8002ba0:	08002ba5 	.word	0x08002ba5
						case cmdHelp:
						case cmdInfo:
						case cmdRestart:
						case cmdMem:
							cmd_flag = 1;
 8002ba4:	4b67      	ldr	r3, [pc, #412]	; (8002d44 <HAL_UART_RxCpltCallback+0x2d4>)
 8002ba6:	2201      	movs	r2, #1
 8002ba8:	701a      	strb	r2, [r3, #0]
						break;
 8002baa:	e188      	b.n	8002ebe <HAL_UART_RxCpltCallback+0x44e>
						case cmdEpoch:
							if (strlen(uk) < 10) {
 8002bac:	6bf8      	ldr	r0, [r7, #60]	; 0x3c
 8002bae:	f7fd fb0f 	bl	80001d0 <strlen>
 8002bb2:	4603      	mov	r3, r0
 8002bb4:	2b09      	cmp	r3, #9
 8002bb6:	d802      	bhi.n	8002bbe <HAL_UART_RxCpltCallback+0x14e>
								qcmd.attr = 1;
 8002bb8:	2301      	movs	r3, #1
 8002bba:	777b      	strb	r3, [r7, #29]
 8002bbc:	e01e      	b.n	8002bfc <HAL_UART_RxCpltCallback+0x18c>
							} else {
								uki = strchr(uk, ':');
 8002bbe:	213a      	movs	r1, #58	; 0x3a
 8002bc0:	6bf8      	ldr	r0, [r7, #60]	; 0x3c
 8002bc2:	f00f fd83 	bl	80126cc <strchr>
 8002bc6:	6378      	str	r0, [r7, #52]	; 0x34
								if (uki) {
 8002bc8:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8002bca:	2b00      	cmp	r3, #0
 8002bcc:	d00c      	beq.n	8002be8 <HAL_UART_RxCpltCallback+0x178>
									tZone = (uint8_t)atol(uki + 1);
 8002bce:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8002bd0:	3301      	adds	r3, #1
 8002bd2:	4618      	mov	r0, r3
 8002bd4:	f00e fe9c 	bl	8011910 <atol>
 8002bd8:	4603      	mov	r3, r0
 8002bda:	b2da      	uxtb	r2, r3
 8002bdc:	4b5c      	ldr	r3, [pc, #368]	; (8002d50 <HAL_UART_RxCpltCallback+0x2e0>)
 8002bde:	701a      	strb	r2, [r3, #0]
									*uki = '\0';
 8002be0:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8002be2:	2200      	movs	r2, #0
 8002be4:	701a      	strb	r2, [r3, #0]
 8002be6:	e002      	b.n	8002bee <HAL_UART_RxCpltCallback+0x17e>
								} else {
									tZone = 0;
 8002be8:	4b59      	ldr	r3, [pc, #356]	; (8002d50 <HAL_UART_RxCpltCallback+0x2e0>)
 8002bea:	2200      	movs	r2, #0
 8002bec:	701a      	strb	r2, [r3, #0]
								}
								epoch = (uint32_t)atol(uk);
 8002bee:	6bf8      	ldr	r0, [r7, #60]	; 0x3c
 8002bf0:	f00e fe8e 	bl	8011910 <atol>
 8002bf4:	4603      	mov	r3, r0
 8002bf6:	461a      	mov	r2, r3
 8002bf8:	4b56      	ldr	r3, [pc, #344]	; (8002d54 <HAL_UART_RxCpltCallback+0x2e4>)
 8002bfa:	601a      	str	r2, [r3, #0]
							}
							cmd_flag = 1;
 8002bfc:	4b51      	ldr	r3, [pc, #324]	; (8002d44 <HAL_UART_RxCpltCallback+0x2d4>)
 8002bfe:	2201      	movs	r2, #1
 8002c00:	701a      	strb	r2, [r3, #0]
						break;
 8002c02:	e15c      	b.n	8002ebe <HAL_UART_RxCpltCallback+0x44e>
						case cmdRead://"read:0x4549ABBB:256";
							uki = strchr(uk, ':');
 8002c04:	213a      	movs	r1, #58	; 0x3a
 8002c06:	6bf8      	ldr	r0, [r7, #60]	; 0x3c
 8002c08:	f00f fd60 	bl	80126cc <strchr>
 8002c0c:	6378      	str	r0, [r7, #52]	; 0x34
							if (uki) {
 8002c0e:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8002c10:	2b00      	cmp	r3, #0
 8002c12:	d00b      	beq.n	8002c2c <HAL_UART_RxCpltCallback+0x1bc>
								nandLen = atol(uki + 1);
 8002c14:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8002c16:	3301      	adds	r3, #1
 8002c18:	4618      	mov	r0, r3
 8002c1a:	f00e fe79 	bl	8011910 <atol>
 8002c1e:	4603      	mov	r3, r0
 8002c20:	b29a      	uxth	r2, r3
 8002c22:	4b4a      	ldr	r3, [pc, #296]	; (8002d4c <HAL_UART_RxCpltCallback+0x2dc>)
 8002c24:	801a      	strh	r2, [r3, #0]
								*uki = '\0';
 8002c26:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8002c28:	2200      	movs	r2, #0
 8002c2a:	701a      	strb	r2, [r3, #0]
							}
							uki = strstr(uk, "0x");
 8002c2c:	494a      	ldr	r1, [pc, #296]	; (8002d58 <HAL_UART_RxCpltCallback+0x2e8>)
 8002c2e:	6bf8      	ldr	r0, [r7, #60]	; 0x3c
 8002c30:	f00f fd74 	bl	801271c <strstr>
 8002c34:	6378      	str	r0, [r7, #52]	; 0x34
							if (uki) {
 8002c36:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8002c38:	2b00      	cmp	r3, #0
 8002c3a:	d00f      	beq.n	8002c5c <HAL_UART_RxCpltCallback+0x1ec>
								uki += 2;
 8002c3c:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8002c3e:	3302      	adds	r3, #2
 8002c40:	637b      	str	r3, [r7, #52]	; 0x34
								nandAdr = hex2bin(uki, strlen(uki));
 8002c42:	6b78      	ldr	r0, [r7, #52]	; 0x34
 8002c44:	f7fd fac4 	bl	80001d0 <strlen>
 8002c48:	4603      	mov	r3, r0
 8002c4a:	b2db      	uxtb	r3, r3
 8002c4c:	4619      	mov	r1, r3
 8002c4e:	6b78      	ldr	r0, [r7, #52]	; 0x34
 8002c50:	f7ff fbb6 	bl	80023c0 <hex2bin>
 8002c54:	4603      	mov	r3, r0
 8002c56:	4a41      	ldr	r2, [pc, #260]	; (8002d5c <HAL_UART_RxCpltCallback+0x2ec>)
 8002c58:	6013      	str	r3, [r2, #0]
 8002c5a:	e006      	b.n	8002c6a <HAL_UART_RxCpltCallback+0x1fa>
							} else {
								nandAdr = atol(uk);
 8002c5c:	6bf8      	ldr	r0, [r7, #60]	; 0x3c
 8002c5e:	f00e fe57 	bl	8011910 <atol>
 8002c62:	4603      	mov	r3, r0
 8002c64:	461a      	mov	r2, r3
 8002c66:	4b3d      	ldr	r3, [pc, #244]	; (8002d5c <HAL_UART_RxCpltCallback+0x2ec>)
 8002c68:	601a      	str	r2, [r3, #0]
							}
							nandAdr += devAdr;
 8002c6a:	4b3c      	ldr	r3, [pc, #240]	; (8002d5c <HAL_UART_RxCpltCallback+0x2ec>)
 8002c6c:	681a      	ldr	r2, [r3, #0]
 8002c6e:	4b3c      	ldr	r3, [pc, #240]	; (8002d60 <HAL_UART_RxCpltCallback+0x2f0>)
 8002c70:	681b      	ldr	r3, [r3, #0]
 8002c72:	4413      	add	r3, r2
 8002c74:	4a39      	ldr	r2, [pc, #228]	; (8002d5c <HAL_UART_RxCpltCallback+0x2ec>)
 8002c76:	6013      	str	r3, [r2, #0]
							check = true;
 8002c78:	2301      	movs	r3, #1
 8002c7a:	f887 303b 	strb.w	r3, [r7, #59]	; 0x3b
						break;
 8002c7e:	e11e      	b.n	8002ebe <HAL_UART_RxCpltCallback+0x44e>
						case cmdNext://"next";
							//if (nandAdr < devAdr) nandAdr = devAdr;
							nandLen = 512;
 8002c80:	4b32      	ldr	r3, [pc, #200]	; (8002d4c <HAL_UART_RxCpltCallback+0x2dc>)
 8002c82:	f44f 7200 	mov.w	r2, #512	; 0x200
 8002c86:	801a      	strh	r2, [r3, #0]
							nandAdr += nandLen;
 8002c88:	4b30      	ldr	r3, [pc, #192]	; (8002d4c <HAL_UART_RxCpltCallback+0x2dc>)
 8002c8a:	881b      	ldrh	r3, [r3, #0]
 8002c8c:	461a      	mov	r2, r3
 8002c8e:	4b33      	ldr	r3, [pc, #204]	; (8002d5c <HAL_UART_RxCpltCallback+0x2ec>)
 8002c90:	681b      	ldr	r3, [r3, #0]
 8002c92:	4413      	add	r3, r2
 8002c94:	4a31      	ldr	r2, [pc, #196]	; (8002d5c <HAL_UART_RxCpltCallback+0x2ec>)
 8002c96:	6013      	str	r3, [r2, #0]
							check = true;
 8002c98:	2301      	movs	r3, #1
 8002c9a:	f887 303b 	strb.w	r3, [r7, #59]	; 0x3b
						break;
 8002c9e:	e10e      	b.n	8002ebe <HAL_UART_RxCpltCallback+0x44e>
						case cmdWrite://"write:'0x0:0x55:256'" //adr:byte:len
						{
							bool hex = false;
 8002ca0:	2300      	movs	r3, #0
 8002ca2:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
							uki = strstr(uk, "0x");
 8002ca6:	492c      	ldr	r1, [pc, #176]	; (8002d58 <HAL_UART_RxCpltCallback+0x2e8>)
 8002ca8:	6bf8      	ldr	r0, [r7, #60]	; 0x3c
 8002caa:	f00f fd37 	bl	801271c <strstr>
 8002cae:	6378      	str	r0, [r7, #52]	; 0x34
							if (uki) {
 8002cb0:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8002cb2:	2b00      	cmp	r3, #0
 8002cb4:	d00a      	beq.n	8002ccc <HAL_UART_RxCpltCallback+0x25c>
								if (uki == uk) {
 8002cb6:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8002cb8:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8002cba:	429a      	cmp	r2, r3
 8002cbc:	d108      	bne.n	8002cd0 <HAL_UART_RxCpltCallback+0x260>
									uki += 2;
 8002cbe:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8002cc0:	3302      	adds	r3, #2
 8002cc2:	637b      	str	r3, [r7, #52]	; 0x34
									hex = true;
 8002cc4:	2301      	movs	r3, #1
 8002cc6:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
 8002cca:	e001      	b.n	8002cd0 <HAL_UART_RxCpltCallback+0x260>
								}
							} else uki = uk;
 8002ccc:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8002cce:	637b      	str	r3, [r7, #52]	; 0x34
							uke = strchr(uki, ':');//adr:byte
 8002cd0:	213a      	movs	r1, #58	; 0x3a
 8002cd2:	6b78      	ldr	r0, [r7, #52]	; 0x34
 8002cd4:	f00f fcfa 	bl	80126cc <strchr>
 8002cd8:	62b8      	str	r0, [r7, #40]	; 0x28
							if (uke) {
 8002cda:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8002cdc:	2b00      	cmp	r3, #0
 8002cde:	f000 80eb 	beq.w	8002eb8 <HAL_UART_RxCpltCallback+0x448>
								ukb = uke + 1;
 8002ce2:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8002ce4:	3301      	adds	r3, #1
 8002ce6:	633b      	str	r3, [r7, #48]	; 0x30
								char tmp[16];
								memset(tmp, 0, 16);
 8002ce8:	f107 030c 	add.w	r3, r7, #12
 8002cec:	2210      	movs	r2, #16
 8002cee:	2100      	movs	r1, #0
 8002cf0:	4618      	mov	r0, r3
 8002cf2:	f00f f811 	bl	8011d18 <memset>
								memcpy(tmp, uki, uke - uki);
 8002cf6:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8002cf8:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8002cfa:	1ad3      	subs	r3, r2, r3
 8002cfc:	461a      	mov	r2, r3
 8002cfe:	f107 030c 	add.w	r3, r7, #12
 8002d02:	6b79      	ldr	r1, [r7, #52]	; 0x34
 8002d04:	4618      	mov	r0, r3
 8002d06:	f00e fff9 	bl	8011cfc <memcpy>
								if (hex) nandAdr = hex2bin(tmp, strlen(tmp));
 8002d0a:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 8002d0e:	2b00      	cmp	r3, #0
 8002d10:	d028      	beq.n	8002d64 <HAL_UART_RxCpltCallback+0x2f4>
 8002d12:	f107 030c 	add.w	r3, r7, #12
 8002d16:	4618      	mov	r0, r3
 8002d18:	f7fd fa5a 	bl	80001d0 <strlen>
 8002d1c:	4603      	mov	r3, r0
 8002d1e:	b2da      	uxtb	r2, r3
 8002d20:	f107 030c 	add.w	r3, r7, #12
 8002d24:	4611      	mov	r1, r2
 8002d26:	4618      	mov	r0, r3
 8002d28:	f7ff fb4a 	bl	80023c0 <hex2bin>
 8002d2c:	4603      	mov	r3, r0
 8002d2e:	4a0b      	ldr	r2, [pc, #44]	; (8002d5c <HAL_UART_RxCpltCallback+0x2ec>)
 8002d30:	6013      	str	r3, [r2, #0]
 8002d32:	e020      	b.n	8002d76 <HAL_UART_RxCpltCallback+0x306>
 8002d34:	40004800 	.word	0x40004800
 8002d38:	20001482 	.word	0x20001482
 8002d3c:	20001480 	.word	0x20001480
 8002d40:	20000c80 	.word	0x20000c80
 8002d44:	20000472 	.word	0x20000472
 8002d48:	20000008 	.word	0x20000008
 8002d4c:	20001498 	.word	0x20001498
 8002d50:	20001485 	.word	0x20001485
 8002d54:	20000064 	.word	0x20000064
 8002d58:	08013500 	.word	0x08013500
 8002d5c:	20001494 	.word	0x20001494
 8002d60:	20001490 	.word	0x20001490
								    else nandAdr = atol(tmp);
 8002d64:	f107 030c 	add.w	r3, r7, #12
 8002d68:	4618      	mov	r0, r3
 8002d6a:	f00e fdd1 	bl	8011910 <atol>
 8002d6e:	4603      	mov	r3, r0
 8002d70:	461a      	mov	r2, r3
 8002d72:	4b7e      	ldr	r3, [pc, #504]	; (8002f6c <HAL_UART_RxCpltCallback+0x4fc>)
 8002d74:	601a      	str	r2, [r3, #0]
								uki = ukb;
 8002d76:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8002d78:	637b      	str	r3, [r7, #52]	; 0x34
								uke = strchr(uki, ':');//byte:len
 8002d7a:	213a      	movs	r1, #58	; 0x3a
 8002d7c:	6b78      	ldr	r0, [r7, #52]	; 0x34
 8002d7e:	f00f fca5 	bl	80126cc <strchr>
 8002d82:	62b8      	str	r0, [r7, #40]	; 0x28
								if (uke) {
 8002d84:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8002d86:	2b00      	cmp	r3, #0
 8002d88:	d00b      	beq.n	8002da2 <HAL_UART_RxCpltCallback+0x332>
									nandLen = atol(uke + 1);
 8002d8a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8002d8c:	3301      	adds	r3, #1
 8002d8e:	4618      	mov	r0, r3
 8002d90:	f00e fdbe 	bl	8011910 <atol>
 8002d94:	4603      	mov	r3, r0
 8002d96:	b29a      	uxth	r2, r3
 8002d98:	4b75      	ldr	r3, [pc, #468]	; (8002f70 <HAL_UART_RxCpltCallback+0x500>)
 8002d9a:	801a      	strh	r2, [r3, #0]
									*uke = '\0';
 8002d9c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8002d9e:	2200      	movs	r2, #0
 8002da0:	701a      	strb	r2, [r3, #0]
								}
								if (strstr(ukb, "0x")) {
 8002da2:	4974      	ldr	r1, [pc, #464]	; (8002f74 <HAL_UART_RxCpltCallback+0x504>)
 8002da4:	6b38      	ldr	r0, [r7, #48]	; 0x30
 8002da6:	f00f fcb9 	bl	801271c <strstr>
 8002daa:	4603      	mov	r3, r0
 8002dac:	2b00      	cmp	r3, #0
 8002dae:	d006      	beq.n	8002dbe <HAL_UART_RxCpltCallback+0x34e>
									ukb += 2;
 8002db0:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8002db2:	3302      	adds	r3, #2
 8002db4:	633b      	str	r3, [r7, #48]	; 0x30
									hex = true;
 8002db6:	2301      	movs	r3, #1
 8002db8:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
 8002dbc:	e002      	b.n	8002dc4 <HAL_UART_RxCpltCallback+0x354>
								} else hex = false;
 8002dbe:	2300      	movs	r3, #0
 8002dc0:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
								if (hex) nandByte = (uint8_t)hex2bin(ukb, strlen(ukb));
 8002dc4:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 8002dc8:	2b00      	cmp	r3, #0
 8002dca:	d00d      	beq.n	8002de8 <HAL_UART_RxCpltCallback+0x378>
 8002dcc:	6b38      	ldr	r0, [r7, #48]	; 0x30
 8002dce:	f7fd f9ff 	bl	80001d0 <strlen>
 8002dd2:	4603      	mov	r3, r0
 8002dd4:	b2db      	uxtb	r3, r3
 8002dd6:	4619      	mov	r1, r3
 8002dd8:	6b38      	ldr	r0, [r7, #48]	; 0x30
 8002dda:	f7ff faf1 	bl	80023c0 <hex2bin>
 8002dde:	4603      	mov	r3, r0
 8002de0:	b2da      	uxtb	r2, r3
 8002de2:	4b65      	ldr	r3, [pc, #404]	; (8002f78 <HAL_UART_RxCpltCallback+0x508>)
 8002de4:	701a      	strb	r2, [r3, #0]
 8002de6:	e006      	b.n	8002df6 <HAL_UART_RxCpltCallback+0x386>
								    else nandByte = (uint8_t)atol(ukb);
 8002de8:	6b38      	ldr	r0, [r7, #48]	; 0x30
 8002dea:	f00e fd91 	bl	8011910 <atol>
 8002dee:	4603      	mov	r3, r0
 8002df0:	b2da      	uxtb	r2, r3
 8002df2:	4b61      	ldr	r3, [pc, #388]	; (8002f78 <HAL_UART_RxCpltCallback+0x508>)
 8002df4:	701a      	strb	r2, [r3, #0]
								nandAdr += devAdr;
 8002df6:	4b5d      	ldr	r3, [pc, #372]	; (8002f6c <HAL_UART_RxCpltCallback+0x4fc>)
 8002df8:	681a      	ldr	r2, [r3, #0]
 8002dfa:	4b60      	ldr	r3, [pc, #384]	; (8002f7c <HAL_UART_RxCpltCallback+0x50c>)
 8002dfc:	681b      	ldr	r3, [r3, #0]
 8002dfe:	4413      	add	r3, r2
 8002e00:	4a5a      	ldr	r2, [pc, #360]	; (8002f6c <HAL_UART_RxCpltCallback+0x4fc>)
 8002e02:	6013      	str	r3, [r2, #0]
								check = true;
 8002e04:	2301      	movs	r3, #1
 8002e06:	f887 303b 	strb.w	r3, [r7, #59]	; 0x3b
							}
						}
						break;
 8002e0a:	e055      	b.n	8002eb8 <HAL_UART_RxCpltCallback+0x448>
						case cmdErase://"erase:0" or "erase:all" //erase:block_number from 0..1023
							if (strstr(uk, "all")) {
 8002e0c:	495c      	ldr	r1, [pc, #368]	; (8002f80 <HAL_UART_RxCpltCallback+0x510>)
 8002e0e:	6bf8      	ldr	r0, [r7, #60]	; 0x3c
 8002e10:	f00f fc84 	bl	801271c <strstr>
 8002e14:	4603      	mov	r3, r0
 8002e16:	2b00      	cmp	r3, #0
 8002e18:	d002      	beq.n	8002e20 <HAL_UART_RxCpltCallback+0x3b0>
								qcmd.attr = 1;
 8002e1a:	2301      	movs	r3, #1
 8002e1c:	777b      	strb	r3, [r7, #29]
 8002e1e:	e00c      	b.n	8002e3a <HAL_UART_RxCpltCallback+0x3ca>
							} else {
								uint32_t blk = atol(uk);
 8002e20:	6bf8      	ldr	r0, [r7, #60]	; 0x3c
 8002e22:	f00e fd75 	bl	8011910 <atol>
 8002e26:	4603      	mov	r3, r0
 8002e28:	623b      	str	r3, [r7, #32]
								if (blk < chipConf.BlockNbr) nandBlk = blk;
 8002e2a:	4b56      	ldr	r3, [pc, #344]	; (8002f84 <HAL_UART_RxCpltCallback+0x514>)
 8002e2c:	68db      	ldr	r3, [r3, #12]
 8002e2e:	6a3a      	ldr	r2, [r7, #32]
 8002e30:	429a      	cmp	r2, r3
 8002e32:	d202      	bcs.n	8002e3a <HAL_UART_RxCpltCallback+0x3ca>
 8002e34:	4a54      	ldr	r2, [pc, #336]	; (8002f88 <HAL_UART_RxCpltCallback+0x518>)
 8002e36:	6a3b      	ldr	r3, [r7, #32]
 8002e38:	6013      	str	r3, [r2, #0]
							}
							cmd_flag = 1;
 8002e3a:	4b54      	ldr	r3, [pc, #336]	; (8002f8c <HAL_UART_RxCpltCallback+0x51c>)
 8002e3c:	2201      	movs	r2, #1
 8002e3e:	701a      	strb	r2, [r3, #0]
						break;
 8002e40:	e03d      	b.n	8002ebe <HAL_UART_RxCpltCallback+0x44e>
						case cmdCheck://"check:0" //check:page //(chipConf.BlockSize / chipConf.PageSize) * chipConf.BlockNbr
						{
							uint32_t page = atol(uk);
 8002e42:	6bf8      	ldr	r0, [r7, #60]	; 0x3c
 8002e44:	f00e fd64 	bl	8011910 <atol>
 8002e48:	4603      	mov	r3, r0
 8002e4a:	627b      	str	r3, [r7, #36]	; 0x24
							if (page < total_pages) {//128MB / 2K = 65536 - pages
 8002e4c:	4b50      	ldr	r3, [pc, #320]	; (8002f90 <HAL_UART_RxCpltCallback+0x520>)
 8002e4e:	681b      	ldr	r3, [r3, #0]
 8002e50:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8002e52:	429a      	cmp	r2, r3
 8002e54:	d232      	bcs.n	8002ebc <HAL_UART_RxCpltCallback+0x44c>
								nandPage = page;
 8002e56:	4a4f      	ldr	r2, [pc, #316]	; (8002f94 <HAL_UART_RxCpltCallback+0x524>)
 8002e58:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002e5a:	6013      	str	r3, [r2, #0]
								cmd_flag = 1;
 8002e5c:	4b4b      	ldr	r3, [pc, #300]	; (8002f8c <HAL_UART_RxCpltCallback+0x51c>)
 8002e5e:	2201      	movs	r2, #1
 8002e60:	701a      	strb	r2, [r3, #0]
							}
						}
						break;
 8002e62:	e02b      	b.n	8002ebc <HAL_UART_RxCpltCallback+0x44c>
						case cmdLog://"log:off" , "log:on" , "log:dump"
						{
							uint8_t lg = logNone;
 8002e64:	2303      	movs	r3, #3
 8002e66:	f887 302e 	strb.w	r3, [r7, #46]	; 0x2e
							if (strstr(uk, "off")) {
 8002e6a:	494b      	ldr	r1, [pc, #300]	; (8002f98 <HAL_UART_RxCpltCallback+0x528>)
 8002e6c:	6bf8      	ldr	r0, [r7, #60]	; 0x3c
 8002e6e:	f00f fc55 	bl	801271c <strstr>
 8002e72:	4603      	mov	r3, r0
 8002e74:	2b00      	cmp	r3, #0
 8002e76:	d003      	beq.n	8002e80 <HAL_UART_RxCpltCallback+0x410>
								lg = logOff;
 8002e78:	2300      	movs	r3, #0
 8002e7a:	f887 302e 	strb.w	r3, [r7, #46]	; 0x2e
 8002e7e:	e014      	b.n	8002eaa <HAL_UART_RxCpltCallback+0x43a>
							} else if (strstr(uk, "on")) {
 8002e80:	4946      	ldr	r1, [pc, #280]	; (8002f9c <HAL_UART_RxCpltCallback+0x52c>)
 8002e82:	6bf8      	ldr	r0, [r7, #60]	; 0x3c
 8002e84:	f00f fc4a 	bl	801271c <strstr>
 8002e88:	4603      	mov	r3, r0
 8002e8a:	2b00      	cmp	r3, #0
 8002e8c:	d003      	beq.n	8002e96 <HAL_UART_RxCpltCallback+0x426>
								lg = logOn;
 8002e8e:	2301      	movs	r3, #1
 8002e90:	f887 302e 	strb.w	r3, [r7, #46]	; 0x2e
 8002e94:	e009      	b.n	8002eaa <HAL_UART_RxCpltCallback+0x43a>
							} else if (strstr(uk, "dump")) {
 8002e96:	4942      	ldr	r1, [pc, #264]	; (8002fa0 <HAL_UART_RxCpltCallback+0x530>)
 8002e98:	6bf8      	ldr	r0, [r7, #60]	; 0x3c
 8002e9a:	f00f fc3f 	bl	801271c <strstr>
 8002e9e:	4603      	mov	r3, r0
 8002ea0:	2b00      	cmp	r3, #0
 8002ea2:	d002      	beq.n	8002eaa <HAL_UART_RxCpltCallback+0x43a>
								lg = logDump;
 8002ea4:	2302      	movs	r3, #2
 8002ea6:	f887 302e 	strb.w	r3, [r7, #46]	; 0x2e
							}
							qcmd.attr = lg;
 8002eaa:	f897 302e 	ldrb.w	r3, [r7, #46]	; 0x2e
 8002eae:	777b      	strb	r3, [r7, #29]
							cmd_flag = 1;
 8002eb0:	4b36      	ldr	r3, [pc, #216]	; (8002f8c <HAL_UART_RxCpltCallback+0x51c>)
 8002eb2:	2201      	movs	r2, #1
 8002eb4:	701a      	strb	r2, [r3, #0]
						}
						break;
 8002eb6:	e002      	b.n	8002ebe <HAL_UART_RxCpltCallback+0x44e>
						break;
 8002eb8:	bf00      	nop
 8002eba:	e000      	b.n	8002ebe <HAL_UART_RxCpltCallback+0x44e>
						break;
 8002ebc:	bf00      	nop
					}
					qcmd.cmd = idx;
 8002ebe:	f897 303a 	ldrb.w	r3, [r7, #58]	; 0x3a
 8002ec2:	773b      	strb	r3, [r7, #28]
					if (check) {
 8002ec4:	f897 303b 	ldrb.w	r3, [r7, #59]	; 0x3b
 8002ec8:	2b00      	cmp	r3, #0
 8002eca:	d01b      	beq.n	8002f04 <HAL_UART_RxCpltCallback+0x494>
						if ((nandAdr + nandLen) >= (total_bytes + devAdr)) {
 8002ecc:	4b28      	ldr	r3, [pc, #160]	; (8002f70 <HAL_UART_RxCpltCallback+0x500>)
 8002ece:	881b      	ldrh	r3, [r3, #0]
 8002ed0:	461a      	mov	r2, r3
 8002ed2:	4b26      	ldr	r3, [pc, #152]	; (8002f6c <HAL_UART_RxCpltCallback+0x4fc>)
 8002ed4:	681b      	ldr	r3, [r3, #0]
 8002ed6:	441a      	add	r2, r3
 8002ed8:	4b32      	ldr	r3, [pc, #200]	; (8002fa4 <HAL_UART_RxCpltCallback+0x534>)
 8002eda:	6819      	ldr	r1, [r3, #0]
 8002edc:	4b27      	ldr	r3, [pc, #156]	; (8002f7c <HAL_UART_RxCpltCallback+0x50c>)
 8002ede:	681b      	ldr	r3, [r3, #0]
 8002ee0:	440b      	add	r3, r1
 8002ee2:	429a      	cmp	r2, r3
 8002ee4:	d30b      	bcc.n	8002efe <HAL_UART_RxCpltCallback+0x48e>
							nandLen = total_bytes - nandAdr - 1;
 8002ee6:	4b2f      	ldr	r3, [pc, #188]	; (8002fa4 <HAL_UART_RxCpltCallback+0x534>)
 8002ee8:	681b      	ldr	r3, [r3, #0]
 8002eea:	b29a      	uxth	r2, r3
 8002eec:	4b1f      	ldr	r3, [pc, #124]	; (8002f6c <HAL_UART_RxCpltCallback+0x4fc>)
 8002eee:	681b      	ldr	r3, [r3, #0]
 8002ef0:	b29b      	uxth	r3, r3
 8002ef2:	1ad3      	subs	r3, r2, r3
 8002ef4:	b29b      	uxth	r3, r3
 8002ef6:	3b01      	subs	r3, #1
 8002ef8:	b29a      	uxth	r2, r3
 8002efa:	4b1d      	ldr	r3, [pc, #116]	; (8002f70 <HAL_UART_RxCpltCallback+0x500>)
 8002efc:	801a      	strh	r2, [r3, #0]
						}
						cmd_flag = 1;
 8002efe:	4b23      	ldr	r3, [pc, #140]	; (8002f8c <HAL_UART_RxCpltCallback+0x51c>)
 8002f00:	2201      	movs	r2, #1
 8002f02:	701a      	strb	r2, [r3, #0]
					}
					*/
				}

			}
			if (idx == -1) {
 8002f04:	f997 303a 	ldrsb.w	r3, [r7, #58]	; 0x3a
 8002f08:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8002f0c:	d104      	bne.n	8002f18 <HAL_UART_RxCpltCallback+0x4a8>
				qcmd.cmd = cmdErr;
 8002f0e:	230b      	movs	r3, #11
 8002f10:	773b      	strb	r3, [r7, #28]
				cmd_flag = 1;
 8002f12:	4b1e      	ldr	r3, [pc, #120]	; (8002f8c <HAL_UART_RxCpltCallback+0x51c>)
 8002f14:	2201      	movs	r2, #1
 8002f16:	701a      	strb	r2, [r3, #0]
			}
			if (cmd_flag) {
 8002f18:	4b1c      	ldr	r3, [pc, #112]	; (8002f8c <HAL_UART_RxCpltCallback+0x51c>)
 8002f1a:	781b      	ldrb	r3, [r3, #0]
 8002f1c:	2b00      	cmp	r3, #0
 8002f1e:	d015      	beq.n	8002f4c <HAL_UART_RxCpltCallback+0x4dc>
				if ((qStat = osMessageQueuePut(myQueHandle, (void *)&qcmd, 5, 0)) != osOK) devError |= devQUE;
 8002f20:	4b21      	ldr	r3, [pc, #132]	; (8002fa8 <HAL_UART_RxCpltCallback+0x538>)
 8002f22:	6818      	ldr	r0, [r3, #0]
 8002f24:	f107 011c 	add.w	r1, r7, #28
 8002f28:	2300      	movs	r3, #0
 8002f2a:	2205      	movs	r2, #5
 8002f2c:	f00b fdd0 	bl	800ead0 <osMessageQueuePut>
 8002f30:	4603      	mov	r3, r0
 8002f32:	4a1e      	ldr	r2, [pc, #120]	; (8002fac <HAL_UART_RxCpltCallback+0x53c>)
 8002f34:	6013      	str	r3, [r2, #0]
 8002f36:	4b1d      	ldr	r3, [pc, #116]	; (8002fac <HAL_UART_RxCpltCallback+0x53c>)
 8002f38:	681b      	ldr	r3, [r3, #0]
 8002f3a:	2b00      	cmp	r3, #0
 8002f3c:	d006      	beq.n	8002f4c <HAL_UART_RxCpltCallback+0x4dc>
 8002f3e:	4b1c      	ldr	r3, [pc, #112]	; (8002fb0 <HAL_UART_RxCpltCallback+0x540>)
 8002f40:	881b      	ldrh	r3, [r3, #0]
 8002f42:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8002f46:	b29a      	uxth	r2, r3
 8002f48:	4b19      	ldr	r3, [pc, #100]	; (8002fb0 <HAL_UART_RxCpltCallback+0x540>)
 8002f4a:	801a      	strh	r2, [r3, #0]
			}

			ruk = 0;
 8002f4c:	4b19      	ldr	r3, [pc, #100]	; (8002fb4 <HAL_UART_RxCpltCallback+0x544>)
 8002f4e:	2200      	movs	r2, #0
 8002f50:	801a      	strh	r2, [r3, #0]
			*rxBuf = '\0';
 8002f52:	4b19      	ldr	r3, [pc, #100]	; (8002fb8 <HAL_UART_RxCpltCallback+0x548>)
 8002f54:	2200      	movs	r2, #0
 8002f56:	701a      	strb	r2, [r3, #0]
		}

		HAL_UART_Receive_IT(huart, &rxByte, 1);
 8002f58:	2201      	movs	r2, #1
 8002f5a:	4918      	ldr	r1, [pc, #96]	; (8002fbc <HAL_UART_RxCpltCallback+0x54c>)
 8002f5c:	6878      	ldr	r0, [r7, #4]
 8002f5e:	f00a fa50 	bl	800d402 <HAL_UART_Receive_IT>
	}
}
 8002f62:	bf00      	nop
 8002f64:	3740      	adds	r7, #64	; 0x40
 8002f66:	46bd      	mov	sp, r7
 8002f68:	bd80      	pop	{r7, pc}
 8002f6a:	bf00      	nop
 8002f6c:	20001494 	.word	0x20001494
 8002f70:	20001498 	.word	0x20001498
 8002f74:	08013500 	.word	0x08013500
 8002f78:	20000080 	.word	0x20000080
 8002f7c:	20001490 	.word	0x20001490
 8002f80:	08013504 	.word	0x08013504
 8002f84:	200014b0 	.word	0x200014b0
 8002f88:	2000149c 	.word	0x2000149c
 8002f8c:	20000472 	.word	0x20000472
 8002f90:	20001488 	.word	0x20001488
 8002f94:	200014a0 	.word	0x200014a0
 8002f98:	08013508 	.word	0x08013508
 8002f9c:	0801350c 	.word	0x0801350c
 8002fa0:	08013510 	.word	0x08013510
 8002fa4:	2000148c 	.word	0x2000148c
 8002fa8:	20000468 	.word	0x20000468
 8002fac:	200024c8 	.word	0x200024c8
 8002fb0:	20000470 	.word	0x20000470
 8002fb4:	20001482 	.word	0x20001482
 8002fb8:	20000c80 	.word	0x20000c80
 8002fbc:	20001480 	.word	0x20001480

08002fc0 <HAL_UART_TxCpltCallback>:
//-------------------------------------------------------------------------------------------
void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 8002fc0:	b480      	push	{r7}
 8002fc2:	b083      	sub	sp, #12
 8002fc4:	af00      	add	r7, sp, #0
 8002fc6:	6078      	str	r0, [r7, #4]
	if (huart->Instance == USART3) {// portLOG - log
 8002fc8:	687b      	ldr	r3, [r7, #4]
 8002fca:	681b      	ldr	r3, [r3, #0]
 8002fcc:	4a05      	ldr	r2, [pc, #20]	; (8002fe4 <HAL_UART_TxCpltCallback+0x24>)
 8002fce:	4293      	cmp	r3, r2
 8002fd0:	d102      	bne.n	8002fd8 <HAL_UART_TxCpltCallback+0x18>
		uartRdy = true;
 8002fd2:	4b05      	ldr	r3, [pc, #20]	; (8002fe8 <HAL_UART_TxCpltCallback+0x28>)
 8002fd4:	2201      	movs	r2, #1
 8002fd6:	701a      	strb	r2, [r3, #0]
	}
}
 8002fd8:	bf00      	nop
 8002fda:	370c      	adds	r7, #12
 8002fdc:	46bd      	mov	sp, r7
 8002fde:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002fe2:	4770      	bx	lr
 8002fe4:	40004800 	.word	0x40004800
 8002fe8:	20000060 	.word	0x20000060

08002fec <HAL_SPI_TxCpltCallback>:
//-------------------------------------------------------------------------------------------
void HAL_SPI_TxCpltCallback(SPI_HandleTypeDef *hspi)
{
 8002fec:	b480      	push	{r7}
 8002fee:	b083      	sub	sp, #12
 8002ff0:	af00      	add	r7, sp, #0
 8002ff2:	6078      	str	r0, [r7, #4]
	if (hspi->Instance == SPI1) {
 8002ff4:	687b      	ldr	r3, [r7, #4]
 8002ff6:	681b      	ldr	r3, [r3, #0]
 8002ff8:	4a05      	ldr	r2, [pc, #20]	; (8003010 <HAL_SPI_TxCpltCallback+0x24>)
 8002ffa:	4293      	cmp	r3, r2
 8002ffc:	d102      	bne.n	8003004 <HAL_SPI_TxCpltCallback+0x18>
		spiRdy = true;
 8002ffe:	4b05      	ldr	r3, [pc, #20]	; (8003014 <HAL_SPI_TxCpltCallback+0x28>)
 8003000:	2201      	movs	r2, #1
 8003002:	701a      	strb	r2, [r3, #0]
	}
}
 8003004:	bf00      	nop
 8003006:	370c      	adds	r7, #12
 8003008:	46bd      	mov	sp, r7
 800300a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800300e:	4770      	bx	lr
 8003010:	40013000 	.word	0x40013000
 8003014:	20000061 	.word	0x20000061

08003018 <HAL_NAND_ITCallback>:
//-------------------------------------------------------------------------------------------
void HAL_NAND_ITCallback(NAND_HandleTypeDef *hnand)
{
 8003018:	b480      	push	{r7}
 800301a:	b083      	sub	sp, #12
 800301c:	af00      	add	r7, sp, #0
 800301e:	6078      	str	r0, [r7, #4]
	cb_nandCounter++;
 8003020:	4b05      	ldr	r3, [pc, #20]	; (8003038 <HAL_NAND_ITCallback+0x20>)
 8003022:	681b      	ldr	r3, [r3, #0]
 8003024:	3301      	adds	r3, #1
 8003026:	4a04      	ldr	r2, [pc, #16]	; (8003038 <HAL_NAND_ITCallback+0x20>)
 8003028:	6013      	str	r3, [r2, #0]
}
 800302a:	bf00      	nop
 800302c:	370c      	adds	r7, #12
 800302e:	46bd      	mov	sp, r7
 8003030:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003034:	4770      	bx	lr
 8003036:	bf00      	nop
 8003038:	200014a4 	.word	0x200014a4
 800303c:	00000000 	.word	0x00000000

08003040 <defThread>:
  * @param  argument: Not used
  * @retval None
  */
/* USER CODE END Header_defThread */
void defThread(void *argument)
{
 8003040:	b5f0      	push	{r4, r5, r6, r7, lr}
 8003042:	f2ad 4d8c 	subw	sp, sp, #1164	; 0x48c
 8003046:	af06      	add	r7, sp, #24
 8003048:	f507 638e 	add.w	r3, r7, #1136	; 0x470
 800304c:	f2a3 436c 	subw	r3, r3, #1132	; 0x46c
 8003050:	6018      	str	r0, [r3, #0]
#ifdef SET_SWV
	char stz[MAX_SCR_BUF];
#endif


	HAL_Delay(500);
 8003052:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 8003056:	f006 ff3f 	bl	8009ed8 <HAL_Delay>
	if (dbg != logOff) {
 800305a:	4b62      	ldr	r3, [pc, #392]	; (80031e4 <defThread+0x1a4>)
 800305c:	781b      	ldrb	r3, [r3, #0]
 800305e:	2b00      	cmp	r3, #0
 8003060:	d018      	beq.n	8003094 <defThread+0x54>
		Report(0, "%s", eol);
 8003062:	4b61      	ldr	r3, [pc, #388]	; (80031e8 <defThread+0x1a8>)
 8003064:	681b      	ldr	r3, [r3, #0]
 8003066:	461a      	mov	r2, r3
 8003068:	4960      	ldr	r1, [pc, #384]	; (80031ec <defThread+0x1ac>)
 800306a:	2000      	movs	r0, #0
 800306c:	f7ff fbe4 	bl	8002838 <Report>
		Report(1, "%s Старт '%s' FreeRTOS memory: free=%lu heap=%lu bytes%s", version, __func__, xPortGetFreeHeapSize(), configTOTAL_HEAP_SIZE, eol);
 8003070:	4b5f      	ldr	r3, [pc, #380]	; (80031f0 <defThread+0x1b0>)
 8003072:	681c      	ldr	r4, [r3, #0]
 8003074:	f00e fafe 	bl	8011674 <xPortGetFreeHeapSize>
 8003078:	4602      	mov	r2, r0
 800307a:	4b5b      	ldr	r3, [pc, #364]	; (80031e8 <defThread+0x1a8>)
 800307c:	681b      	ldr	r3, [r3, #0]
 800307e:	9302      	str	r3, [sp, #8]
 8003080:	f44f 5360 	mov.w	r3, #14336	; 0x3800
 8003084:	9301      	str	r3, [sp, #4]
 8003086:	9200      	str	r2, [sp, #0]
 8003088:	4b5a      	ldr	r3, [pc, #360]	; (80031f4 <defThread+0x1b4>)
 800308a:	4622      	mov	r2, r4
 800308c:	495a      	ldr	r1, [pc, #360]	; (80031f8 <defThread+0x1b8>)
 800308e:	2001      	movs	r0, #1
 8003090:	f7ff fbd2 	bl	8002838 <Report>
	}

	uint8_t byte = logOff;
 8003094:	2300      	movs	r3, #0
 8003096:	f887 344d 	strb.w	r3, [r7, #1101]	; 0x44d
	uint8_t next_block_erase = 0;
 800309a:	2300      	movs	r3, #0
 800309c:	f887 346f 	strb.w	r3, [r7, #1135]	; 0x46f
	uint32_t iBlk, stik;
	uint8_t nand_show = 0;
 80030a0:	2300      	movs	r3, #0
 80030a2:	f887 3463 	strb.w	r3, [r7, #1123]	; 0x463
	bool readed = false;
 80030a6:	2300      	movs	r3, #0
 80030a8:	f887 3462 	strb.w	r3, [r7, #1122]	; 0x462
	char cid[32] = {0};
 80030ac:	2300      	movs	r3, #0
 80030ae:	f8c7 3410 	str.w	r3, [r7, #1040]	; 0x410
 80030b2:	f207 4314 	addw	r3, r7, #1044	; 0x414
 80030b6:	2200      	movs	r2, #0
 80030b8:	601a      	str	r2, [r3, #0]
 80030ba:	605a      	str	r2, [r3, #4]
 80030bc:	609a      	str	r2, [r3, #8]
 80030be:	60da      	str	r2, [r3, #12]
 80030c0:	611a      	str	r2, [r3, #16]
 80030c2:	615a      	str	r2, [r3, #20]
 80030c4:	619a      	str	r2, [r3, #24]
	uint32_t BlockSizeKB = (chipConf.BlockSize * chipConf.PageSize) / 1024;
 80030c6:	4b4d      	ldr	r3, [pc, #308]	; (80031fc <defThread+0x1bc>)
 80030c8:	689b      	ldr	r3, [r3, #8]
 80030ca:	4a4c      	ldr	r2, [pc, #304]	; (80031fc <defThread+0x1bc>)
 80030cc:	6812      	ldr	r2, [r2, #0]
 80030ce:	fb02 f303 	mul.w	r3, r2, r3
 80030d2:	0a9b      	lsrs	r3, r3, #10
 80030d4:	f8c7 3448 	str.w	r3, [r7, #1096]	; 0x448
	uint32_t PlaneSizeMB = (chipConf.PlaneNbr * (chipConf.BlockSize * chipConf.PageSize * chipConf.BlockNbr)) / 1024 / 1024;
 80030d8:	4b48      	ldr	r3, [pc, #288]	; (80031fc <defThread+0x1bc>)
 80030da:	691b      	ldr	r3, [r3, #16]
 80030dc:	4a47      	ldr	r2, [pc, #284]	; (80031fc <defThread+0x1bc>)
 80030de:	6892      	ldr	r2, [r2, #8]
 80030e0:	4946      	ldr	r1, [pc, #280]	; (80031fc <defThread+0x1bc>)
 80030e2:	6809      	ldr	r1, [r1, #0]
 80030e4:	fb01 f202 	mul.w	r2, r1, r2
 80030e8:	4944      	ldr	r1, [pc, #272]	; (80031fc <defThread+0x1bc>)
 80030ea:	68c9      	ldr	r1, [r1, #12]
 80030ec:	fb01 f202 	mul.w	r2, r1, r2
 80030f0:	fb02 f303 	mul.w	r3, r2, r3
 80030f4:	0d1b      	lsrs	r3, r3, #20
 80030f6:	f8c7 3444 	str.w	r3, [r7, #1092]	; 0x444
	uint8_t *bid = (uint8_t *)&nandID.Maker_Id;
 80030fa:	4b41      	ldr	r3, [pc, #260]	; (8003200 <defThread+0x1c0>)
 80030fc:	f8c7 3440 	str.w	r3, [r7, #1088]	; 0x440
	if (nandState == HAL_NAND_STATE_READY) {
 8003100:	4b40      	ldr	r3, [pc, #256]	; (8003204 <defThread+0x1c4>)
 8003102:	781b      	ldrb	r3, [r3, #0]
 8003104:	2b01      	cmp	r3, #1
 8003106:	f040 8091 	bne.w	800322c <defThread+0x1ec>
		if (nandID.Device_Id == chipIDcode) strncpy(cid, chipID, sizeof(cid));
 800310a:	4b3d      	ldr	r3, [pc, #244]	; (8003200 <defThread+0x1c0>)
 800310c:	785b      	ldrb	r3, [r3, #1]
 800310e:	22f1      	movs	r2, #241	; 0xf1
 8003110:	4293      	cmp	r3, r2
 8003112:	d108      	bne.n	8003126 <defThread+0xe6>
 8003114:	4b3c      	ldr	r3, [pc, #240]	; (8003208 <defThread+0x1c8>)
 8003116:	6819      	ldr	r1, [r3, #0]
 8003118:	f507 6382 	add.w	r3, r7, #1040	; 0x410
 800311c:	2220      	movs	r2, #32
 800311e:	4618      	mov	r0, r3
 8003120:	f00f fae9 	bl	80126f6 <strncpy>
 8003124:	e006      	b.n	8003134 <defThread+0xf4>
		                               else strcpy(cid, "UNKNOWN");
 8003126:	f507 6382 	add.w	r3, r7, #1040	; 0x410
 800312a:	4a38      	ldr	r2, [pc, #224]	; (800320c <defThread+0x1cc>)
 800312c:	e892 0003 	ldmia.w	r2, {r0, r1}
 8003130:	e883 0003 	stmia.w	r3, {r0, r1}
		strcpy(stx, "NAND:");
 8003134:	4b36      	ldr	r3, [pc, #216]	; (8003210 <defThread+0x1d0>)
 8003136:	4a37      	ldr	r2, [pc, #220]	; (8003214 <defThread+0x1d4>)
 8003138:	e892 0003 	ldmia.w	r2, {r0, r1}
 800313c:	6018      	str	r0, [r3, #0]
 800313e:	3304      	adds	r3, #4
 8003140:	8019      	strh	r1, [r3, #0]
		for (int8_t i = 0; i < sizeof(NAND_IDsTypeDef); i++) sprintf(stx+strlen(stx), " %02X", *(bid + i));
 8003142:	2300      	movs	r3, #0
 8003144:	f887 3461 	strb.w	r3, [r7, #1121]	; 0x461
 8003148:	e016      	b.n	8003178 <defThread+0x138>
 800314a:	4831      	ldr	r0, [pc, #196]	; (8003210 <defThread+0x1d0>)
 800314c:	f7fd f840 	bl	80001d0 <strlen>
 8003150:	4603      	mov	r3, r0
 8003152:	4a2f      	ldr	r2, [pc, #188]	; (8003210 <defThread+0x1d0>)
 8003154:	1898      	adds	r0, r3, r2
 8003156:	f997 3461 	ldrsb.w	r3, [r7, #1121]	; 0x461
 800315a:	f8d7 2440 	ldr.w	r2, [r7, #1088]	; 0x440
 800315e:	4413      	add	r3, r2
 8003160:	781b      	ldrb	r3, [r3, #0]
 8003162:	461a      	mov	r2, r3
 8003164:	492c      	ldr	r1, [pc, #176]	; (8003218 <defThread+0x1d8>)
 8003166:	f00f fa3f 	bl	80125e8 <siprintf>
 800316a:	f997 3461 	ldrsb.w	r3, [r7, #1121]	; 0x461
 800316e:	b2db      	uxtb	r3, r3
 8003170:	3301      	adds	r3, #1
 8003172:	b2db      	uxtb	r3, r3
 8003174:	f887 3461 	strb.w	r3, [r7, #1121]	; 0x461
 8003178:	f897 3461 	ldrb.w	r3, [r7, #1121]	; 0x461
 800317c:	2b04      	cmp	r3, #4
 800317e:	d9e4      	bls.n	800314a <defThread+0x10a>
		sprintf(stx+strlen(stx), "\n\tDevice_Id=%02X '%s'\n", nandID.Device_Id, cid);
 8003180:	4823      	ldr	r0, [pc, #140]	; (8003210 <defThread+0x1d0>)
 8003182:	f7fd f825 	bl	80001d0 <strlen>
 8003186:	4603      	mov	r3, r0
 8003188:	4a21      	ldr	r2, [pc, #132]	; (8003210 <defThread+0x1d0>)
 800318a:	1898      	adds	r0, r3, r2
 800318c:	4b1c      	ldr	r3, [pc, #112]	; (8003200 <defThread+0x1c0>)
 800318e:	785b      	ldrb	r3, [r3, #1]
 8003190:	461a      	mov	r2, r3
 8003192:	f507 6382 	add.w	r3, r7, #1040	; 0x410
 8003196:	4921      	ldr	r1, [pc, #132]	; (800321c <defThread+0x1dc>)
 8003198:	f00f fa26 	bl	80125e8 <siprintf>
		sprintf(stx+strlen(stx), "\tPageSize:%lu\n\tSpareAreaSize:%lu\n\tBlockSize:%lu KB\n\tBlockNbr:%lu\n\tPlaneNbr:%lu\n\tPlaneSize:%lu MB"
 800319c:	481c      	ldr	r0, [pc, #112]	; (8003210 <defThread+0x1d0>)
 800319e:	f7fd f817 	bl	80001d0 <strlen>
 80031a2:	4603      	mov	r3, r0
 80031a4:	4a1a      	ldr	r2, [pc, #104]	; (8003210 <defThread+0x1d0>)
 80031a6:	189c      	adds	r4, r3, r2
 80031a8:	4b14      	ldr	r3, [pc, #80]	; (80031fc <defThread+0x1bc>)
 80031aa:	681d      	ldr	r5, [r3, #0]
 80031ac:	4b13      	ldr	r3, [pc, #76]	; (80031fc <defThread+0x1bc>)
 80031ae:	685e      	ldr	r6, [r3, #4]
 80031b0:	4b12      	ldr	r3, [pc, #72]	; (80031fc <defThread+0x1bc>)
 80031b2:	68db      	ldr	r3, [r3, #12]
 80031b4:	4a11      	ldr	r2, [pc, #68]	; (80031fc <defThread+0x1bc>)
 80031b6:	6912      	ldr	r2, [r2, #16]
 80031b8:	4919      	ldr	r1, [pc, #100]	; (8003220 <defThread+0x1e0>)
 80031ba:	6809      	ldr	r1, [r1, #0]
 80031bc:	4819      	ldr	r0, [pc, #100]	; (8003224 <defThread+0x1e4>)
 80031be:	6800      	ldr	r0, [r0, #0]
 80031c0:	9005      	str	r0, [sp, #20]
 80031c2:	9104      	str	r1, [sp, #16]
 80031c4:	f8d7 1444 	ldr.w	r1, [r7, #1092]	; 0x444
 80031c8:	9103      	str	r1, [sp, #12]
 80031ca:	9202      	str	r2, [sp, #8]
 80031cc:	9301      	str	r3, [sp, #4]
 80031ce:	f8d7 3448 	ldr.w	r3, [r7, #1096]	; 0x448
 80031d2:	9300      	str	r3, [sp, #0]
 80031d4:	4633      	mov	r3, r6
 80031d6:	462a      	mov	r2, r5
 80031d8:	4913      	ldr	r1, [pc, #76]	; (8003228 <defThread+0x1e8>)
 80031da:	4620      	mov	r0, r4
 80031dc:	f00f fa04 	bl	80125e8 <siprintf>
 80031e0:	e031      	b.n	8003246 <defThread+0x206>
 80031e2:	bf00      	nop
 80031e4:	20000062 	.word	0x20000062
 80031e8:	20000004 	.word	0x20000004
 80031ec:	080134d4 	.word	0x080134d4
 80031f0:	20000000 	.word	0x20000000
 80031f4:	08016c50 	.word	0x08016c50
 80031f8:	08013518 	.word	0x08013518
 80031fc:	200014b0 	.word	0x200014b0
 8003200:	200014a8 	.word	0x200014a8
 8003204:	20000081 	.word	0x20000081
 8003208:	20000084 	.word	0x20000084
 800320c:	080133e4 	.word	0x080133e4
 8003210:	200024cc 	.word	0x200024cc
 8003214:	08013558 	.word	0x08013558
 8003218:	080134cc 	.word	0x080134cc
 800321c:	08013560 	.word	0x08013560
 8003220:	20001488 	.word	0x20001488
 8003224:	2000148c 	.word	0x2000148c
 8003228:	08013578 	.word	0x08013578
					chipConf.PlaneNbr,
					PlaneSizeMB,
					total_pages, total_bytes);
	} else {
			sprintf(stx, "NAND: Error nandStatus='%s'(%d)",
					     nandAllState[nandState & (MAX_NAND_STATE - 1)], nandState);
 800322c:	4b98      	ldr	r3, [pc, #608]	; (8003490 <defThread+0x450>)
 800322e:	781b      	ldrb	r3, [r3, #0]
 8003230:	f003 0303 	and.w	r3, r3, #3
			sprintf(stx, "NAND: Error nandStatus='%s'(%d)",
 8003234:	4a97      	ldr	r2, [pc, #604]	; (8003494 <defThread+0x454>)
 8003236:	f852 2023 	ldr.w	r2, [r2, r3, lsl #2]
 800323a:	4b95      	ldr	r3, [pc, #596]	; (8003490 <defThread+0x450>)
 800323c:	781b      	ldrb	r3, [r3, #0]
 800323e:	4996      	ldr	r1, [pc, #600]	; (8003498 <defThread+0x458>)
 8003240:	4896      	ldr	r0, [pc, #600]	; (800349c <defThread+0x45c>)
 8003242:	f00f f9d1 	bl	80125e8 <siprintf>
	}
	if (dbg != logOff) Report(1, "%s%s", stx, eol);
 8003246:	4b96      	ldr	r3, [pc, #600]	; (80034a0 <defThread+0x460>)
 8003248:	781b      	ldrb	r3, [r3, #0]
 800324a:	2b00      	cmp	r3, #0
 800324c:	d006      	beq.n	800325c <defThread+0x21c>
 800324e:	4b95      	ldr	r3, [pc, #596]	; (80034a4 <defThread+0x464>)
 8003250:	681b      	ldr	r3, [r3, #0]
 8003252:	4a92      	ldr	r2, [pc, #584]	; (800349c <defThread+0x45c>)
 8003254:	4994      	ldr	r1, [pc, #592]	; (80034a8 <defThread+0x468>)
 8003256:	2001      	movs	r0, #1
 8003258:	f7ff faee 	bl	8002838 <Report>


	char screen[MAX_SCR_BUF];
	uint16_t err_color = BLACK;
 800325c:	2300      	movs	r3, #0
 800325e:	f8a7 345e 	strh.w	r3, [r7, #1118]	; 0x45e
	ST7789_Fill(0, 0, ST7789_WIDTH - 1, fntKey->height, YELLOW);
 8003262:	4b92      	ldr	r3, [pc, #584]	; (80034ac <defThread+0x46c>)
 8003264:	681b      	ldr	r3, [r3, #0]
 8003266:	785b      	ldrb	r3, [r3, #1]
 8003268:	b29b      	uxth	r3, r3
 800326a:	f64f 72e0 	movw	r2, #65504	; 0xffe0
 800326e:	9200      	str	r2, [sp, #0]
 8003270:	22ef      	movs	r2, #239	; 0xef
 8003272:	2100      	movs	r1, #0
 8003274:	2000      	movs	r0, #0
 8003276:	f001 f890 	bl	800439a <ST7789_Fill>
	ST7789_Fill(0, ST7789_WIDTH - fntKey->height, ST7789_WIDTH - 1, ST7789_HEIGHT - 1, WHITE);
 800327a:	4b8c      	ldr	r3, [pc, #560]	; (80034ac <defThread+0x46c>)
 800327c:	681b      	ldr	r3, [r3, #0]
 800327e:	785b      	ldrb	r3, [r3, #1]
 8003280:	b29b      	uxth	r3, r3
 8003282:	f1c3 03f0 	rsb	r3, r3, #240	; 0xf0
 8003286:	b299      	uxth	r1, r3
 8003288:	f64f 73ff 	movw	r3, #65535	; 0xffff
 800328c:	9300      	str	r3, [sp, #0]
 800328e:	23ef      	movs	r3, #239	; 0xef
 8003290:	22ef      	movs	r2, #239	; 0xef
 8003292:	2000      	movs	r0, #0
 8003294:	f001 f881 	bl	800439a <ST7789_Fill>

	sprintf(screen, "NAND : %s", cid);
 8003298:	f507 6282 	add.w	r2, r7, #1040	; 0x410
 800329c:	f107 0310 	add.w	r3, r7, #16
 80032a0:	4983      	ldr	r1, [pc, #524]	; (80034b0 <defThread+0x470>)
 80032a2:	4618      	mov	r0, r3
 80032a4:	f00f f9a0 	bl	80125e8 <siprintf>
	mkLineCenter(screen, ST7789_WIDTH / tFont->width);
 80032a8:	4b82      	ldr	r3, [pc, #520]	; (80034b4 <defThread+0x474>)
 80032aa:	681b      	ldr	r3, [r3, #0]
 80032ac:	781b      	ldrb	r3, [r3, #0]
 80032ae:	461a      	mov	r2, r3
 80032b0:	23f0      	movs	r3, #240	; 0xf0
 80032b2:	fb93 f3f2 	sdiv	r3, r3, r2
 80032b6:	b29a      	uxth	r2, r3
 80032b8:	f107 0310 	add.w	r3, r7, #16
 80032bc:	4611      	mov	r1, r2
 80032be:	4618      	mov	r0, r3
 80032c0:	f001 f978 	bl	80045b4 <mkLineCenter>
	sprintf(screen+strlen(screen),
 80032c4:	f107 0310 	add.w	r3, r7, #16
 80032c8:	4618      	mov	r0, r3
 80032ca:	f7fc ff81 	bl	80001d0 <strlen>
 80032ce:	4602      	mov	r2, r0
 80032d0:	f107 0310 	add.w	r3, r7, #16
 80032d4:	1898      	adds	r0, r3, r2
 80032d6:	4b78      	ldr	r3, [pc, #480]	; (80034b8 <defThread+0x478>)
 80032d8:	681c      	ldr	r4, [r3, #0]
 80032da:	4b77      	ldr	r3, [pc, #476]	; (80034b8 <defThread+0x478>)
 80032dc:	685d      	ldr	r5, [r3, #4]
 80032de:	4b76      	ldr	r3, [pc, #472]	; (80034b8 <defThread+0x478>)
 80032e0:	68db      	ldr	r3, [r3, #12]
 80032e2:	4a75      	ldr	r2, [pc, #468]	; (80034b8 <defThread+0x478>)
 80032e4:	6912      	ldr	r2, [r2, #16]
 80032e6:	f8d7 1444 	ldr.w	r1, [r7, #1092]	; 0x444
 80032ea:	9103      	str	r1, [sp, #12]
 80032ec:	9202      	str	r2, [sp, #8]
 80032ee:	9301      	str	r3, [sp, #4]
 80032f0:	f8d7 3448 	ldr.w	r3, [r7, #1096]	; 0x448
 80032f4:	9300      	str	r3, [sp, #0]
 80032f6:	462b      	mov	r3, r5
 80032f8:	4622      	mov	r2, r4
 80032fa:	4970      	ldr	r1, [pc, #448]	; (80034bc <defThread+0x47c>)
 80032fc:	f00f f974 	bl	80125e8 <siprintf>
			chipConf.SpareAreaSize,
			BlockSizeKB,
			chipConf.BlockNbr,
			chipConf.PlaneNbr,
			PlaneSizeMB);
	if (cb_nandCounter) sprintf(screen+strlen(screen), "\nCallBack:%lu", cb_nandCounter);
 8003300:	4b6f      	ldr	r3, [pc, #444]	; (80034c0 <defThread+0x480>)
 8003302:	681b      	ldr	r3, [r3, #0]
 8003304:	2b00      	cmp	r3, #0
 8003306:	d00e      	beq.n	8003326 <defThread+0x2e6>
 8003308:	f107 0310 	add.w	r3, r7, #16
 800330c:	4618      	mov	r0, r3
 800330e:	f7fc ff5f 	bl	80001d0 <strlen>
 8003312:	4602      	mov	r2, r0
 8003314:	f107 0310 	add.w	r3, r7, #16
 8003318:	4413      	add	r3, r2
 800331a:	4a69      	ldr	r2, [pc, #420]	; (80034c0 <defThread+0x480>)
 800331c:	6812      	ldr	r2, [r2, #0]
 800331e:	4969      	ldr	r1, [pc, #420]	; (80034c4 <defThread+0x484>)
 8003320:	4618      	mov	r0, r3
 8003322:	f00f f961 	bl	80125e8 <siprintf>
	ST7789_WriteString(0,
					   tFont->height + (tFont->height * 0.85),
 8003326:	4b63      	ldr	r3, [pc, #396]	; (80034b4 <defThread+0x474>)
 8003328:	681b      	ldr	r3, [r3, #0]
 800332a:	785b      	ldrb	r3, [r3, #1]
 800332c:	4618      	mov	r0, r3
 800332e:	f7fd fa23 	bl	8000778 <__aeabi_i2d>
 8003332:	4604      	mov	r4, r0
 8003334:	460d      	mov	r5, r1
 8003336:	4b5f      	ldr	r3, [pc, #380]	; (80034b4 <defThread+0x474>)
 8003338:	681b      	ldr	r3, [r3, #0]
 800333a:	785b      	ldrb	r3, [r3, #1]
 800333c:	4618      	mov	r0, r3
 800333e:	f7fd fa1b 	bl	8000778 <__aeabi_i2d>
 8003342:	a351      	add	r3, pc, #324	; (adr r3, 8003488 <defThread+0x448>)
 8003344:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003348:	f7fc ff9a 	bl	8000280 <__aeabi_dmul>
 800334c:	4602      	mov	r2, r0
 800334e:	460b      	mov	r3, r1
 8003350:	4620      	mov	r0, r4
 8003352:	4629      	mov	r1, r5
 8003354:	f7fd f8c4 	bl	80004e0 <__adddf3>
 8003358:	4602      	mov	r2, r0
 800335a:	460b      	mov	r3, r1
	ST7789_WriteString(0,
 800335c:	4610      	mov	r0, r2
 800335e:	4619      	mov	r1, r3
 8003360:	f7fd fa74 	bl	800084c <__aeabi_d2uiz>
 8003364:	4603      	mov	r3, r0
 8003366:	b298      	uxth	r0, r3
 8003368:	4b52      	ldr	r3, [pc, #328]	; (80034b4 <defThread+0x474>)
 800336a:	681b      	ldr	r3, [r3, #0]
 800336c:	4a56      	ldr	r2, [pc, #344]	; (80034c8 <defThread+0x488>)
 800336e:	8812      	ldrh	r2, [r2, #0]
 8003370:	43d2      	mvns	r2, r2
 8003372:	b292      	uxth	r2, r2
 8003374:	4954      	ldr	r1, [pc, #336]	; (80034c8 <defThread+0x488>)
 8003376:	8809      	ldrh	r1, [r1, #0]
 8003378:	f107 0410 	add.w	r4, r7, #16
 800337c:	9102      	str	r1, [sp, #8]
 800337e:	9201      	str	r2, [sp, #4]
 8003380:	685a      	ldr	r2, [r3, #4]
 8003382:	9200      	str	r2, [sp, #0]
 8003384:	681b      	ldr	r3, [r3, #0]
 8003386:	4622      	mov	r2, r4
 8003388:	4601      	mov	r1, r0
 800338a:	2000      	movs	r0, #0
 800338c:	f001 f8bc 	bl	8004508 <ST7789_WriteString>
					   screen,
					   *tFont,
					   ~back_color,
					   back_color);
	ipsOn(1);
 8003390:	2001      	movs	r0, #1
 8003392:	f000 fe73 	bl	800407c <ipsOn>

#ifdef SET_SMALL_FS
	bool mnt = false;
 8003396:	2300      	movs	r3, #0
 8003398:	f887 345d 	strb.w	r3, [r7, #1117]	; 0x45d

	#ifdef SET_FS_TEST
		fs_err = io_fs_init();
 800339c:	f001 fdb2 	bl	8004f04 <io_fs_init>
 80033a0:	4603      	mov	r3, r0
 80033a2:	4a4a      	ldr	r2, [pc, #296]	; (80034cc <defThread+0x48c>)
 80033a4:	6013      	str	r3, [r2, #0]
			mnt = true;
			sprintf(stx, "Mount device '%s' OK", cid);
		}
		Report(1, "%s%s", stx, eol);*/
		//if (fs_err) {
			Report(1, "Format...%s", eol);
 80033a6:	4b3f      	ldr	r3, [pc, #252]	; (80034a4 <defThread+0x464>)
 80033a8:	681b      	ldr	r3, [r3, #0]
 80033aa:	461a      	mov	r2, r3
 80033ac:	4948      	ldr	r1, [pc, #288]	; (80034d0 <defThread+0x490>)
 80033ae:	2001      	movs	r0, #1
 80033b0:	f7ff fa42 	bl	8002838 <Report>
			fs_err = io_fs_format();
 80033b4:	f001 fdee 	bl	8004f94 <io_fs_format>
 80033b8:	4603      	mov	r3, r0
 80033ba:	4a44      	ldr	r2, [pc, #272]	; (80034cc <defThread+0x48c>)
 80033bc:	6013      	str	r3, [r2, #0]
			if (fs_err) {
 80033be:	4b43      	ldr	r3, [pc, #268]	; (80034cc <defThread+0x48c>)
 80033c0:	681b      	ldr	r3, [r3, #0]
 80033c2:	2b00      	cmp	r3, #0
 80033c4:	d010      	beq.n	80033e8 <defThread+0x3a8>
				Report(1, "Format Error '%s'(%d)%s", str_fsErr(fs_err), fs_err, eol);
 80033c6:	4b41      	ldr	r3, [pc, #260]	; (80034cc <defThread+0x48c>)
 80033c8:	681b      	ldr	r3, [r3, #0]
 80033ca:	4618      	mov	r0, r3
 80033cc:	f7fe fe88 	bl	80020e0 <str_fsErr>
 80033d0:	4601      	mov	r1, r0
 80033d2:	4b3e      	ldr	r3, [pc, #248]	; (80034cc <defThread+0x48c>)
 80033d4:	681a      	ldr	r2, [r3, #0]
 80033d6:	4b33      	ldr	r3, [pc, #204]	; (80034a4 <defThread+0x464>)
 80033d8:	681b      	ldr	r3, [r3, #0]
 80033da:	9300      	str	r3, [sp, #0]
 80033dc:	4613      	mov	r3, r2
 80033de:	460a      	mov	r2, r1
 80033e0:	493c      	ldr	r1, [pc, #240]	; (80034d4 <defThread+0x494>)
 80033e2:	2001      	movs	r0, #1
 80033e4:	f7ff fa28 	bl	8002838 <Report>
			}
		//}
		if (!fs_err) {
 80033e8:	4b38      	ldr	r3, [pc, #224]	; (80034cc <defThread+0x48c>)
 80033ea:	681b      	ldr	r3, [r3, #0]
 80033ec:	2b00      	cmp	r3, #0
 80033ee:	d12e      	bne.n	800344e <defThread+0x40e>
			Report(1, "Mount device '%s' start%s", cid, eol);
 80033f0:	4b2c      	ldr	r3, [pc, #176]	; (80034a4 <defThread+0x464>)
 80033f2:	681b      	ldr	r3, [r3, #0]
 80033f4:	f507 6282 	add.w	r2, r7, #1040	; 0x410
 80033f8:	4937      	ldr	r1, [pc, #220]	; (80034d8 <defThread+0x498>)
 80033fa:	2001      	movs	r0, #1
 80033fc:	f7ff fa1c 	bl	8002838 <Report>
			fs_err = io_fs_mount();
 8003400:	f001 fdd6 	bl	8004fb0 <io_fs_mount>
 8003404:	4603      	mov	r3, r0
 8003406:	4a31      	ldr	r2, [pc, #196]	; (80034cc <defThread+0x48c>)
 8003408:	6013      	str	r3, [r2, #0]
			if (fs_err) {
 800340a:	4b30      	ldr	r3, [pc, #192]	; (80034cc <defThread+0x48c>)
 800340c:	681b      	ldr	r3, [r3, #0]
 800340e:	2b00      	cmp	r3, #0
 8003410:	d00c      	beq.n	800342c <defThread+0x3ec>
				printf(stx, "Mount Error '%s'(%d)%s", str_fsErr(fs_err), fs_err);
 8003412:	4b2e      	ldr	r3, [pc, #184]	; (80034cc <defThread+0x48c>)
 8003414:	681b      	ldr	r3, [r3, #0]
 8003416:	4618      	mov	r0, r3
 8003418:	f7fe fe62 	bl	80020e0 <str_fsErr>
 800341c:	4602      	mov	r2, r0
 800341e:	4b2b      	ldr	r3, [pc, #172]	; (80034cc <defThread+0x48c>)
 8003420:	681b      	ldr	r3, [r3, #0]
 8003422:	492e      	ldr	r1, [pc, #184]	; (80034dc <defThread+0x49c>)
 8003424:	481d      	ldr	r0, [pc, #116]	; (800349c <defThread+0x45c>)
 8003426:	f00f f84d 	bl	80124c4 <iprintf>
 800342a:	e009      	b.n	8003440 <defThread+0x400>
			} else {
				mnt = true;
 800342c:	2301      	movs	r3, #1
 800342e:	f887 345d 	strb.w	r3, [r7, #1117]	; 0x45d
				printf(stx, "Mount device '%s' OK%s", cid);
 8003432:	f507 6382 	add.w	r3, r7, #1040	; 0x410
 8003436:	461a      	mov	r2, r3
 8003438:	4929      	ldr	r1, [pc, #164]	; (80034e0 <defThread+0x4a0>)
 800343a:	4818      	ldr	r0, [pc, #96]	; (800349c <defThread+0x45c>)
 800343c:	f00f f842 	bl	80124c4 <iprintf>
			}
			Report(1, "%s%s", stx, eol);
 8003440:	4b18      	ldr	r3, [pc, #96]	; (80034a4 <defThread+0x464>)
 8003442:	681b      	ldr	r3, [r3, #0]
 8003444:	4a15      	ldr	r2, [pc, #84]	; (800349c <defThread+0x45c>)
 8003446:	4918      	ldr	r1, [pc, #96]	; (80034a8 <defThread+0x468>)
 8003448:	2001      	movs	r0, #1
 800344a:	f7ff f9f5 	bl	8002838 <Report>
			if (ok) Report(1, "[%s] Check page:%lu OK...%s----------------------------------------%s", __func__, pg, eol, eol);
		}
	#endif
#endif

	bool loop = true;
 800344e:	2301      	movs	r3, #1
 8003450:	f887 345c 	strb.w	r3, [r7, #1116]	; 0x45c
	bool led = false;
 8003454:	2300      	movs	r3, #0
 8003456:	f887 345b 	strb.w	r3, [r7, #1115]	; 0x45b
	uint32_t tmr = get_tmr(1);
 800345a:	2001      	movs	r0, #1
 800345c:	f7ff f8d4 	bl	8002608 <get_tmr>
 8003460:	f8c7 0454 	str.w	r0, [r7, #1108]	; 0x454

	s_qcmd qcmd = {0};
 8003464:	f507 638e 	add.w	r3, r7, #1136	; 0x470
 8003468:	f2a3 4364 	subw	r3, r3, #1124	; 0x464
 800346c:	2200      	movs	r2, #0
 800346e:	801a      	strh	r2, [r3, #0]
	uint8_t prio = 0;
 8003470:	f507 638e 	add.w	r3, r7, #1136	; 0x470
 8003474:	f2a3 4365 	subw	r3, r3, #1125	; 0x465
 8003478:	2200      	movs	r2, #0
 800347a:	701a      	strb	r2, [r3, #0]
	osStatus_t qs = osOK;
 800347c:	2300      	movs	r3, #0
 800347e:	f8c7 3450 	str.w	r3, [r7, #1104]	; 0x450

  /* Infinite loop */

	while (loop) {
 8003482:	f000 bc61 	b.w	8003d48 <defThread+0xd08>
 8003486:	bf00      	nop
 8003488:	33333333 	.word	0x33333333
 800348c:	3feb3333 	.word	0x3feb3333
 8003490:	20000081 	.word	0x20000081
 8003494:	20000088 	.word	0x20000088
 8003498:	080135fc 	.word	0x080135fc
 800349c:	200024cc 	.word	0x200024cc
 80034a0:	20000062 	.word	0x20000062
 80034a4:	20000004 	.word	0x20000004
 80034a8:	0801361c 	.word	0x0801361c
 80034ac:	20000078 	.word	0x20000078
 80034b0:	08013624 	.word	0x08013624
 80034b4:	2000007c 	.word	0x2000007c
 80034b8:	200014b0 	.word	0x200014b0
 80034bc:	08013630 	.word	0x08013630
 80034c0:	200014a4 	.word	0x200014a4
 80034c4:	0801368c 	.word	0x0801368c
 80034c8:	20001486 	.word	0x20001486
 80034cc:	20002ccc 	.word	0x20002ccc
 80034d0:	0801369c 	.word	0x0801369c
 80034d4:	080136a8 	.word	0x080136a8
 80034d8:	080136c0 	.word	0x080136c0
 80034dc:	080136dc 	.word	0x080136dc
 80034e0:	080136f4 	.word	0x080136f4

		if (check_tmr(tmr)) {
 80034e4:	f8d7 0454 	ldr.w	r0, [r7, #1108]	; 0x454
 80034e8:	f7ff f89b 	bl	8002622 <check_tmr>
 80034ec:	4603      	mov	r3, r0
 80034ee:	2b00      	cmp	r3, #0
 80034f0:	f000 8091 	beq.w	8003616 <defThread+0x5d6>
			tmr = get_tmr(1);
 80034f4:	2001      	movs	r0, #1
 80034f6:	f7ff f887 	bl	8002608 <get_tmr>
 80034fa:	f8c7 0454 	str.w	r0, [r7, #1108]	; 0x454
			//
			sec2str(screen);
 80034fe:	f107 0310 	add.w	r3, r7, #16
 8003502:	4618      	mov	r0, r3
 8003504:	f7ff f8fe 	bl	8002704 <sec2str>
#ifdef SET_SWV
			strcpy(stz, screen);
#endif
			ST7789_WriteString(8, 0, mkLineCenter(screen, ST7789_WIDTH / fntKey->width), *fntKey, BLUE, YELLOW);
 8003508:	4ba9      	ldr	r3, [pc, #676]	; (80037b0 <defThread+0x770>)
 800350a:	681b      	ldr	r3, [r3, #0]
 800350c:	781b      	ldrb	r3, [r3, #0]
 800350e:	461a      	mov	r2, r3
 8003510:	23f0      	movs	r3, #240	; 0xf0
 8003512:	fb93 f3f2 	sdiv	r3, r3, r2
 8003516:	b29a      	uxth	r2, r3
 8003518:	f107 0310 	add.w	r3, r7, #16
 800351c:	4611      	mov	r1, r2
 800351e:	4618      	mov	r0, r3
 8003520:	f001 f848 	bl	80045b4 <mkLineCenter>
 8003524:	4601      	mov	r1, r0
 8003526:	4ba2      	ldr	r3, [pc, #648]	; (80037b0 <defThread+0x770>)
 8003528:	681b      	ldr	r3, [r3, #0]
 800352a:	f64f 72e0 	movw	r2, #65504	; 0xffe0
 800352e:	9202      	str	r2, [sp, #8]
 8003530:	221f      	movs	r2, #31
 8003532:	9201      	str	r2, [sp, #4]
 8003534:	685a      	ldr	r2, [r3, #4]
 8003536:	9200      	str	r2, [sp, #0]
 8003538:	681b      	ldr	r3, [r3, #0]
 800353a:	460a      	mov	r2, r1
 800353c:	2100      	movs	r1, #0
 800353e:	2008      	movs	r0, #8
 8003540:	f000 ffe2 	bl	8004508 <ST7789_WriteString>

			sprintf(screen, "Error: 0x%04X", devError);
 8003544:	4b9b      	ldr	r3, [pc, #620]	; (80037b4 <defThread+0x774>)
 8003546:	881b      	ldrh	r3, [r3, #0]
 8003548:	461a      	mov	r2, r3
 800354a:	f107 0310 	add.w	r3, r7, #16
 800354e:	499a      	ldr	r1, [pc, #616]	; (80037b8 <defThread+0x778>)
 8003550:	4618      	mov	r0, r3
 8003552:	f00f f849 	bl	80125e8 <siprintf>
			if (devError) err_color = RED; else err_color = BLACK;
 8003556:	4b97      	ldr	r3, [pc, #604]	; (80037b4 <defThread+0x774>)
 8003558:	881b      	ldrh	r3, [r3, #0]
 800355a:	2b00      	cmp	r3, #0
 800355c:	d004      	beq.n	8003568 <defThread+0x528>
 800355e:	f44f 4378 	mov.w	r3, #63488	; 0xf800
 8003562:	f8a7 345e 	strh.w	r3, [r7, #1118]	; 0x45e
 8003566:	e002      	b.n	800356e <defThread+0x52e>
 8003568:	2300      	movs	r3, #0
 800356a:	f8a7 345e 	strh.w	r3, [r7, #1118]	; 0x45e
			ST7789_WriteString(0, ST7789_WIDTH - fntKey->height, mkLineCenter(screen, ST7789_WIDTH / fntKey->width), *fntKey, err_color, WHITE);
 800356e:	4b90      	ldr	r3, [pc, #576]	; (80037b0 <defThread+0x770>)
 8003570:	681b      	ldr	r3, [r3, #0]
 8003572:	785b      	ldrb	r3, [r3, #1]
 8003574:	b29b      	uxth	r3, r3
 8003576:	f1c3 03f0 	rsb	r3, r3, #240	; 0xf0
 800357a:	b29c      	uxth	r4, r3
 800357c:	4b8c      	ldr	r3, [pc, #560]	; (80037b0 <defThread+0x770>)
 800357e:	681b      	ldr	r3, [r3, #0]
 8003580:	781b      	ldrb	r3, [r3, #0]
 8003582:	461a      	mov	r2, r3
 8003584:	23f0      	movs	r3, #240	; 0xf0
 8003586:	fb93 f3f2 	sdiv	r3, r3, r2
 800358a:	b29a      	uxth	r2, r3
 800358c:	f107 0310 	add.w	r3, r7, #16
 8003590:	4611      	mov	r1, r2
 8003592:	4618      	mov	r0, r3
 8003594:	f001 f80e 	bl	80045b4 <mkLineCenter>
 8003598:	4601      	mov	r1, r0
 800359a:	4b85      	ldr	r3, [pc, #532]	; (80037b0 <defThread+0x770>)
 800359c:	681b      	ldr	r3, [r3, #0]
 800359e:	f64f 72ff 	movw	r2, #65535	; 0xffff
 80035a2:	9202      	str	r2, [sp, #8]
 80035a4:	f8b7 245e 	ldrh.w	r2, [r7, #1118]	; 0x45e
 80035a8:	9201      	str	r2, [sp, #4]
 80035aa:	685a      	ldr	r2, [r3, #4]
 80035ac:	9200      	str	r2, [sp, #0]
 80035ae:	681b      	ldr	r3, [r3, #0]
 80035b0:	460a      	mov	r2, r1
 80035b2:	4621      	mov	r1, r4
 80035b4:	2000      	movs	r0, #0
 80035b6:	f000 ffa7 	bl	8004508 <ST7789_WriteString>
			//puts("Second...");
			printf("[%s] %s%s", __func__, stz, eol);
#endif
			//

			if (qStat != 0) {
 80035ba:	4b80      	ldr	r3, [pc, #512]	; (80037bc <defThread+0x77c>)
 80035bc:	681b      	ldr	r3, [r3, #0]
 80035be:	2b00      	cmp	r3, #0
 80035c0:	d019      	beq.n	80035f6 <defThread+0x5b6>
				if (qs != qStat) {
 80035c2:	4b7e      	ldr	r3, [pc, #504]	; (80037bc <defThread+0x77c>)
 80035c4:	681b      	ldr	r3, [r3, #0]
 80035c6:	f8d7 2450 	ldr.w	r2, [r7, #1104]	; 0x450
 80035ca:	429a      	cmp	r2, r3
 80035cc:	d013      	beq.n	80035f6 <defThread+0x5b6>
					if (dbg != logOff) Report(1, "OS: %s%s", get_qStat(qStat), eol);
 80035ce:	4b7c      	ldr	r3, [pc, #496]	; (80037c0 <defThread+0x780>)
 80035d0:	781b      	ldrb	r3, [r3, #0]
 80035d2:	2b00      	cmp	r3, #0
 80035d4:	d00b      	beq.n	80035ee <defThread+0x5ae>
 80035d6:	4b79      	ldr	r3, [pc, #484]	; (80037bc <defThread+0x77c>)
 80035d8:	681b      	ldr	r3, [r3, #0]
 80035da:	4618      	mov	r0, r3
 80035dc:	f7fe fe7c 	bl	80022d8 <get_qStat>
 80035e0:	4602      	mov	r2, r0
 80035e2:	4b78      	ldr	r3, [pc, #480]	; (80037c4 <defThread+0x784>)
 80035e4:	681b      	ldr	r3, [r3, #0]
 80035e6:	4978      	ldr	r1, [pc, #480]	; (80037c8 <defThread+0x788>)
 80035e8:	2001      	movs	r0, #1
 80035ea:	f7ff f925 	bl	8002838 <Report>
					qs = qStat;
 80035ee:	4b73      	ldr	r3, [pc, #460]	; (80037bc <defThread+0x77c>)
 80035f0:	681b      	ldr	r3, [r3, #0]
 80035f2:	f8c7 3450 	str.w	r3, [r7, #1104]	; 0x450
				}
			}

			if (devError) led = true; else led = false;
 80035f6:	4b6f      	ldr	r3, [pc, #444]	; (80037b4 <defThread+0x774>)
 80035f8:	881b      	ldrh	r3, [r3, #0]
 80035fa:	2b00      	cmp	r3, #0
 80035fc:	d003      	beq.n	8003606 <defThread+0x5c6>
 80035fe:	2301      	movs	r3, #1
 8003600:	f887 345b 	strb.w	r3, [r7, #1115]	; 0x45b
 8003604:	e002      	b.n	800360c <defThread+0x5cc>
 8003606:	2300      	movs	r3, #0
 8003608:	f887 345b 	strb.w	r3, [r7, #1115]	; 0x45b
			errLedOn(led);
 800360c:	f897 345b 	ldrb.w	r3, [r7, #1115]	; 0x45b
 8003610:	4618      	mov	r0, r3
 8003612:	f7fe ffa3 	bl	800255c <errLedOn>

		}

		if ((qStat = osMessageQueueGet(myQueHandle, (void *)&qcmd, &prio, 5)) != osOK) {
 8003616:	4b6d      	ldr	r3, [pc, #436]	; (80037cc <defThread+0x78c>)
 8003618:	6818      	ldr	r0, [r3, #0]
 800361a:	f107 020b 	add.w	r2, r7, #11
 800361e:	f107 010c 	add.w	r1, r7, #12
 8003622:	2305      	movs	r3, #5
 8003624:	f00b fab4 	bl	800eb90 <osMessageQueueGet>
 8003628:	4603      	mov	r3, r0
 800362a:	4a64      	ldr	r2, [pc, #400]	; (80037bc <defThread+0x77c>)
 800362c:	6013      	str	r3, [r2, #0]
 800362e:	4b63      	ldr	r3, [pc, #396]	; (80037bc <defThread+0x77c>)
 8003630:	681b      	ldr	r3, [r3, #0]
 8003632:	2b00      	cmp	r3, #0
 8003634:	d028      	beq.n	8003688 <defThread+0x648>
			if (qs != qStat) qs = qStat;
 8003636:	4b61      	ldr	r3, [pc, #388]	; (80037bc <defThread+0x77c>)
 8003638:	681b      	ldr	r3, [r3, #0]
 800363a:	f8d7 2450 	ldr.w	r2, [r7, #1104]	; 0x450
 800363e:	429a      	cmp	r2, r3
 8003640:	d003      	beq.n	800364a <defThread+0x60a>
 8003642:	4b5e      	ldr	r3, [pc, #376]	; (80037bc <defThread+0x77c>)
 8003644:	681b      	ldr	r3, [r3, #0]
 8003646:	f8c7 3450 	str.w	r3, [r7, #1104]	; 0x450
			if (qStat != osErrorTimeout) {
 800364a:	4b5c      	ldr	r3, [pc, #368]	; (80037bc <defThread+0x77c>)
 800364c:	681b      	ldr	r3, [r3, #0]
 800364e:	f113 0f02 	cmn.w	r3, #2
 8003652:	f000 8319 	beq.w	8003c88 <defThread+0xc48>
				devError |= devQUE;
 8003656:	4b57      	ldr	r3, [pc, #348]	; (80037b4 <defThread+0x774>)
 8003658:	881b      	ldrh	r3, [r3, #0]
 800365a:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800365e:	b29a      	uxth	r2, r3
 8003660:	4b54      	ldr	r3, [pc, #336]	; (80037b4 <defThread+0x774>)
 8003662:	801a      	strh	r2, [r3, #0]
				if (dbg != logOff) Report(1, "OS: %s%s", get_qStat(qStat), eol);
 8003664:	4b56      	ldr	r3, [pc, #344]	; (80037c0 <defThread+0x780>)
 8003666:	781b      	ldrb	r3, [r3, #0]
 8003668:	2b00      	cmp	r3, #0
 800366a:	f000 830d 	beq.w	8003c88 <defThread+0xc48>
 800366e:	4b53      	ldr	r3, [pc, #332]	; (80037bc <defThread+0x77c>)
 8003670:	681b      	ldr	r3, [r3, #0]
 8003672:	4618      	mov	r0, r3
 8003674:	f7fe fe30 	bl	80022d8 <get_qStat>
 8003678:	4602      	mov	r2, r0
 800367a:	4b52      	ldr	r3, [pc, #328]	; (80037c4 <defThread+0x784>)
 800367c:	681b      	ldr	r3, [r3, #0]
 800367e:	4952      	ldr	r1, [pc, #328]	; (80037c8 <defThread+0x788>)
 8003680:	2001      	movs	r0, #1
 8003682:	f7ff f8d9 	bl	8002838 <Report>
 8003686:	e2ff      	b.n	8003c88 <defThread+0xc48>
			}
		} else {
			sprintf(screen, "Cmd: %s", str_cmds[qcmd.cmd]);
 8003688:	f507 638e 	add.w	r3, r7, #1136	; 0x470
 800368c:	f2a3 4364 	subw	r3, r3, #1124	; 0x464
 8003690:	781b      	ldrb	r3, [r3, #0]
 8003692:	461a      	mov	r2, r3
 8003694:	4b4e      	ldr	r3, [pc, #312]	; (80037d0 <defThread+0x790>)
 8003696:	f853 2022 	ldr.w	r2, [r3, r2, lsl #2]
 800369a:	f107 0310 	add.w	r3, r7, #16
 800369e:	494d      	ldr	r1, [pc, #308]	; (80037d4 <defThread+0x794>)
 80036a0:	4618      	mov	r0, r3
 80036a2:	f00e ffa1 	bl	80125e8 <siprintf>
			ST7789_WriteString(0, ST7789_WIDTH - (fntKey->height << 1),
 80036a6:	4b42      	ldr	r3, [pc, #264]	; (80037b0 <defThread+0x770>)
 80036a8:	681b      	ldr	r3, [r3, #0]
 80036aa:	785b      	ldrb	r3, [r3, #1]
 80036ac:	b29b      	uxth	r3, r3
 80036ae:	005b      	lsls	r3, r3, #1
 80036b0:	b29b      	uxth	r3, r3
 80036b2:	f1c3 03f0 	rsb	r3, r3, #240	; 0xf0
 80036b6:	b29c      	uxth	r4, r3
							   mkLineCenter(screen, ST7789_WIDTH / fntKey->width),
 80036b8:	4b3d      	ldr	r3, [pc, #244]	; (80037b0 <defThread+0x770>)
 80036ba:	681b      	ldr	r3, [r3, #0]
 80036bc:	781b      	ldrb	r3, [r3, #0]
 80036be:	461a      	mov	r2, r3
 80036c0:	23f0      	movs	r3, #240	; 0xf0
 80036c2:	fb93 f3f2 	sdiv	r3, r3, r2
 80036c6:	b29a      	uxth	r2, r3
 80036c8:	f107 0310 	add.w	r3, r7, #16
 80036cc:	4611      	mov	r1, r2
 80036ce:	4618      	mov	r0, r3
 80036d0:	f000 ff70 	bl	80045b4 <mkLineCenter>
 80036d4:	4601      	mov	r1, r0
			ST7789_WriteString(0, ST7789_WIDTH - (fntKey->height << 1),
 80036d6:	4b36      	ldr	r3, [pc, #216]	; (80037b0 <defThread+0x770>)
 80036d8:	681b      	ldr	r3, [r3, #0]
 80036da:	2200      	movs	r2, #0
 80036dc:	9202      	str	r2, [sp, #8]
 80036de:	f647 72ff 	movw	r2, #32767	; 0x7fff
 80036e2:	9201      	str	r2, [sp, #4]
 80036e4:	685a      	ldr	r2, [r3, #4]
 80036e6:	9200      	str	r2, [sp, #0]
 80036e8:	681b      	ldr	r3, [r3, #0]
 80036ea:	460a      	mov	r2, r1
 80036ec:	4621      	mov	r1, r4
 80036ee:	2000      	movs	r0, #0
 80036f0:	f000 ff0a 	bl	8004508 <ST7789_WriteString>
							   *fntKey,
							   CYAN,
							   BLACK);
			//
			if (dbg > logOn)
 80036f4:	4b32      	ldr	r3, [pc, #200]	; (80037c0 <defThread+0x780>)
 80036f6:	781b      	ldrb	r3, [r3, #0]
 80036f8:	2b01      	cmp	r3, #1
 80036fa:	d91e      	bls.n	800373a <defThread+0x6fa>
				Report(1, "Command(%u.%u): '%s'%s", qcmd.cmd, qcmd.attr, str_cmds[qcmd.cmd], eol);
 80036fc:	f507 638e 	add.w	r3, r7, #1136	; 0x470
 8003700:	f2a3 4364 	subw	r3, r3, #1124	; 0x464
 8003704:	781b      	ldrb	r3, [r3, #0]
 8003706:	4619      	mov	r1, r3
 8003708:	f507 638e 	add.w	r3, r7, #1136	; 0x470
 800370c:	f2a3 4364 	subw	r3, r3, #1124	; 0x464
 8003710:	785b      	ldrb	r3, [r3, #1]
 8003712:	4618      	mov	r0, r3
 8003714:	f507 638e 	add.w	r3, r7, #1136	; 0x470
 8003718:	f2a3 4364 	subw	r3, r3, #1124	; 0x464
 800371c:	781b      	ldrb	r3, [r3, #0]
 800371e:	461a      	mov	r2, r3
 8003720:	4b2b      	ldr	r3, [pc, #172]	; (80037d0 <defThread+0x790>)
 8003722:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8003726:	4a27      	ldr	r2, [pc, #156]	; (80037c4 <defThread+0x784>)
 8003728:	6812      	ldr	r2, [r2, #0]
 800372a:	9201      	str	r2, [sp, #4]
 800372c:	9300      	str	r3, [sp, #0]
 800372e:	4603      	mov	r3, r0
 8003730:	460a      	mov	r2, r1
 8003732:	4929      	ldr	r1, [pc, #164]	; (80037d8 <defThread+0x798>)
 8003734:	2001      	movs	r0, #1
 8003736:	f7ff f87f 	bl	8002838 <Report>
			//
			nand_show = 0;
 800373a:	2300      	movs	r3, #0
 800373c:	f887 3463 	strb.w	r3, [r7, #1123]	; 0x463
			switch (qcmd.cmd) {
 8003740:	f507 638e 	add.w	r3, r7, #1136	; 0x470
 8003744:	f2a3 4364 	subw	r3, r3, #1124	; 0x464
 8003748:	781b      	ldrb	r3, [r3, #0]
 800374a:	2b0b      	cmp	r3, #11
 800374c:	f200 828a 	bhi.w	8003c64 <defThread+0xc24>
 8003750:	a201      	add	r2, pc, #4	; (adr r2, 8003758 <defThread+0x718>)
 8003752:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003756:	bf00      	nop
 8003758:	08003841 	.word	0x08003841
 800375c:	0800390f 	.word	0x0800390f
 8003760:	080039b9 	.word	0x080039b9
 8003764:	080039f3 	.word	0x080039f3
 8003768:	08003b81 	.word	0x08003b81
 800376c:	08003a1d 	.word	0x08003a1d
 8003770:	08003b1b 	.word	0x08003b1b
 8003774:	08003949 	.word	0x08003949
 8003778:	08003849 	.word	0x08003849
 800377c:	08003827 	.word	0x08003827
 8003780:	08003799 	.word	0x08003799
 8003784:	08003789 	.word	0x08003789
				case cmdErr:
					Report(1, "!!! Error command !!!%s", eol);
 8003788:	4b0e      	ldr	r3, [pc, #56]	; (80037c4 <defThread+0x784>)
 800378a:	681b      	ldr	r3, [r3, #0]
 800378c:	461a      	mov	r2, r3
 800378e:	4913      	ldr	r1, [pc, #76]	; (80037dc <defThread+0x79c>)
 8003790:	2001      	movs	r0, #1
 8003792:	f7ff f851 	bl	8002838 <Report>
				break;
 8003796:	e265      	b.n	8003c64 <defThread+0xc24>
				case cmdHelp:
					sprintf(stx, "Support next commands:%s", eol);
 8003798:	4b0a      	ldr	r3, [pc, #40]	; (80037c4 <defThread+0x784>)
 800379a:	681b      	ldr	r3, [r3, #0]
 800379c:	461a      	mov	r2, r3
 800379e:	4910      	ldr	r1, [pc, #64]	; (80037e0 <defThread+0x7a0>)
 80037a0:	4810      	ldr	r0, [pc, #64]	; (80037e4 <defThread+0x7a4>)
 80037a2:	f00e ff21 	bl	80125e8 <siprintf>
					for (uint8_t i = 0; i < MAX_CMDS; i++) sprintf(stx+strlen(stx), "\t'%s'%s", s_cmds[i], eol);
 80037a6:	2300      	movs	r3, #0
 80037a8:	f887 344f 	strb.w	r3, [r7, #1103]	; 0x44f
 80037ac:	e031      	b.n	8003812 <defThread+0x7d2>
 80037ae:	bf00      	nop
 80037b0:	20000078 	.word	0x20000078
 80037b4:	20000470 	.word	0x20000470
 80037b8:	0801370c 	.word	0x0801370c
 80037bc:	200024c8 	.word	0x200024c8
 80037c0:	20000062 	.word	0x20000062
 80037c4:	20000004 	.word	0x20000004
 80037c8:	0801371c 	.word	0x0801371c
 80037cc:	20000468 	.word	0x20000468
 80037d0:	20000034 	.word	0x20000034
 80037d4:	08013728 	.word	0x08013728
 80037d8:	08013730 	.word	0x08013730
 80037dc:	08013748 	.word	0x08013748
 80037e0:	08013760 	.word	0x08013760
 80037e4:	200024cc 	.word	0x200024cc
 80037e8:	48a5      	ldr	r0, [pc, #660]	; (8003a80 <defThread+0xa40>)
 80037ea:	f7fc fcf1 	bl	80001d0 <strlen>
 80037ee:	4603      	mov	r3, r0
 80037f0:	4aa3      	ldr	r2, [pc, #652]	; (8003a80 <defThread+0xa40>)
 80037f2:	1898      	adds	r0, r3, r2
 80037f4:	f897 344f 	ldrb.w	r3, [r7, #1103]	; 0x44f
 80037f8:	4aa2      	ldr	r2, [pc, #648]	; (8003a84 <defThread+0xa44>)
 80037fa:	f852 2023 	ldr.w	r2, [r2, r3, lsl #2]
 80037fe:	4ba2      	ldr	r3, [pc, #648]	; (8003a88 <defThread+0xa48>)
 8003800:	681b      	ldr	r3, [r3, #0]
 8003802:	49a2      	ldr	r1, [pc, #648]	; (8003a8c <defThread+0xa4c>)
 8003804:	f00e fef0 	bl	80125e8 <siprintf>
 8003808:	f897 344f 	ldrb.w	r3, [r7, #1103]	; 0x44f
 800380c:	3301      	adds	r3, #1
 800380e:	f887 344f 	strb.w	r3, [r7, #1103]	; 0x44f
 8003812:	f897 344f 	ldrb.w	r3, [r7, #1103]	; 0x44f
 8003816:	2b0a      	cmp	r3, #10
 8003818:	d9e6      	bls.n	80037e8 <defThread+0x7a8>
					Report(1, "%s", stx);
 800381a:	4a99      	ldr	r2, [pc, #612]	; (8003a80 <defThread+0xa40>)
 800381c:	499c      	ldr	r1, [pc, #624]	; (8003a90 <defThread+0xa50>)
 800381e:	2001      	movs	r0, #1
 8003820:	f7ff f80a 	bl	8002838 <Report>
				break;
 8003824:	e21e      	b.n	8003c64 <defThread+0xc24>
				case cmdMem:
					Report(1, "FreeRTOS memory: free=%lu heap=%lu bytes%s", xPortGetFreeHeapSize(), configTOTAL_HEAP_SIZE, eol);
 8003826:	f00d ff25 	bl	8011674 <xPortGetFreeHeapSize>
 800382a:	4602      	mov	r2, r0
 800382c:	4b96      	ldr	r3, [pc, #600]	; (8003a88 <defThread+0xa48>)
 800382e:	681b      	ldr	r3, [r3, #0]
 8003830:	9300      	str	r3, [sp, #0]
 8003832:	f44f 5360 	mov.w	r3, #14336	; 0x3800
 8003836:	4997      	ldr	r1, [pc, #604]	; (8003a94 <defThread+0xa54>)
 8003838:	2001      	movs	r0, #1
 800383a:	f7fe fffd 	bl	8002838 <Report>
				break;
 800383e:	e211      	b.n	8003c64 <defThread+0xc24>
				case cmdRestart:
					loop = false;
 8003840:	2300      	movs	r3, #0
 8003842:	f887 345c 	strb.w	r3, [r7, #1116]	; 0x45c
		  		break;
 8003846:	e20d      	b.n	8003c64 <defThread+0xc24>
				case cmdInfo:
					if (dbg != logOff) {
 8003848:	4b93      	ldr	r3, [pc, #588]	; (8003a98 <defThread+0xa58>)
 800384a:	781b      	ldrb	r3, [r3, #0]
 800384c:	2b00      	cmp	r3, #0
 800384e:	f000 81fe 	beq.w	8003c4e <defThread+0xc0e>
						strcpy(stx, "NAND:");
 8003852:	4b8b      	ldr	r3, [pc, #556]	; (8003a80 <defThread+0xa40>)
 8003854:	4a91      	ldr	r2, [pc, #580]	; (8003a9c <defThread+0xa5c>)
 8003856:	e892 0003 	ldmia.w	r2, {r0, r1}
 800385a:	6018      	str	r0, [r3, #0]
 800385c:	3304      	adds	r3, #4
 800385e:	8019      	strh	r1, [r3, #0]
						//uint8_t *bid = (uint8_t *)&nandID.Maker_Id;
						for (int8_t i = 0; i < sizeof(NAND_IDsTypeDef); i++) sprintf(stx+strlen(stx), " %02X", *(bid + i));
 8003860:	2300      	movs	r3, #0
 8003862:	f887 344e 	strb.w	r3, [r7, #1102]	; 0x44e
 8003866:	e016      	b.n	8003896 <defThread+0x856>
 8003868:	4885      	ldr	r0, [pc, #532]	; (8003a80 <defThread+0xa40>)
 800386a:	f7fc fcb1 	bl	80001d0 <strlen>
 800386e:	4603      	mov	r3, r0
 8003870:	4a83      	ldr	r2, [pc, #524]	; (8003a80 <defThread+0xa40>)
 8003872:	1898      	adds	r0, r3, r2
 8003874:	f997 344e 	ldrsb.w	r3, [r7, #1102]	; 0x44e
 8003878:	f8d7 2440 	ldr.w	r2, [r7, #1088]	; 0x440
 800387c:	4413      	add	r3, r2
 800387e:	781b      	ldrb	r3, [r3, #0]
 8003880:	461a      	mov	r2, r3
 8003882:	4987      	ldr	r1, [pc, #540]	; (8003aa0 <defThread+0xa60>)
 8003884:	f00e feb0 	bl	80125e8 <siprintf>
 8003888:	f997 344e 	ldrsb.w	r3, [r7, #1102]	; 0x44e
 800388c:	b2db      	uxtb	r3, r3
 800388e:	3301      	adds	r3, #1
 8003890:	b2db      	uxtb	r3, r3
 8003892:	f887 344e 	strb.w	r3, [r7, #1102]	; 0x44e
 8003896:	f897 344e 	ldrb.w	r3, [r7, #1102]	; 0x44e
 800389a:	2b04      	cmp	r3, #4
 800389c:	d9e4      	bls.n	8003868 <defThread+0x828>
						sprintf(stx+strlen(stx), "\n\tDevice_Id=%02X '%s'\n", nandID.Device_Id, cid);
 800389e:	4878      	ldr	r0, [pc, #480]	; (8003a80 <defThread+0xa40>)
 80038a0:	f7fc fc96 	bl	80001d0 <strlen>
 80038a4:	4603      	mov	r3, r0
 80038a6:	4a76      	ldr	r2, [pc, #472]	; (8003a80 <defThread+0xa40>)
 80038a8:	1898      	adds	r0, r3, r2
 80038aa:	4b7e      	ldr	r3, [pc, #504]	; (8003aa4 <defThread+0xa64>)
 80038ac:	785b      	ldrb	r3, [r3, #1]
 80038ae:	461a      	mov	r2, r3
 80038b0:	f507 6382 	add.w	r3, r7, #1040	; 0x410
 80038b4:	497c      	ldr	r1, [pc, #496]	; (8003aa8 <defThread+0xa68>)
 80038b6:	f00e fe97 	bl	80125e8 <siprintf>
						sprintf(stx+strlen(stx), "\tPageSize:%lu\n\tSpareAreaSize:%lu\n\tBlockSize:%lu KB\n\tBlockNbr:%lu\n\tPlaneNbr:%lu\n\tPlaneSize:%lu MB"
 80038ba:	4871      	ldr	r0, [pc, #452]	; (8003a80 <defThread+0xa40>)
 80038bc:	f7fc fc88 	bl	80001d0 <strlen>
 80038c0:	4603      	mov	r3, r0
 80038c2:	4a6f      	ldr	r2, [pc, #444]	; (8003a80 <defThread+0xa40>)
 80038c4:	189c      	adds	r4, r3, r2
 80038c6:	4b79      	ldr	r3, [pc, #484]	; (8003aac <defThread+0xa6c>)
 80038c8:	681d      	ldr	r5, [r3, #0]
 80038ca:	4b78      	ldr	r3, [pc, #480]	; (8003aac <defThread+0xa6c>)
 80038cc:	685e      	ldr	r6, [r3, #4]
 80038ce:	4b77      	ldr	r3, [pc, #476]	; (8003aac <defThread+0xa6c>)
 80038d0:	68db      	ldr	r3, [r3, #12]
 80038d2:	4a76      	ldr	r2, [pc, #472]	; (8003aac <defThread+0xa6c>)
 80038d4:	6912      	ldr	r2, [r2, #16]
 80038d6:	4976      	ldr	r1, [pc, #472]	; (8003ab0 <defThread+0xa70>)
 80038d8:	6809      	ldr	r1, [r1, #0]
 80038da:	4876      	ldr	r0, [pc, #472]	; (8003ab4 <defThread+0xa74>)
 80038dc:	6800      	ldr	r0, [r0, #0]
 80038de:	9005      	str	r0, [sp, #20]
 80038e0:	9104      	str	r1, [sp, #16]
 80038e2:	f8d7 1444 	ldr.w	r1, [r7, #1092]	; 0x444
 80038e6:	9103      	str	r1, [sp, #12]
 80038e8:	9202      	str	r2, [sp, #8]
 80038ea:	9301      	str	r3, [sp, #4]
 80038ec:	f8d7 3448 	ldr.w	r3, [r7, #1096]	; 0x448
 80038f0:	9300      	str	r3, [sp, #0]
 80038f2:	4633      	mov	r3, r6
 80038f4:	462a      	mov	r2, r5
 80038f6:	4970      	ldr	r1, [pc, #448]	; (8003ab8 <defThread+0xa78>)
 80038f8:	4620      	mov	r0, r4
 80038fa:	f00e fe75 	bl	80125e8 <siprintf>
											BlockSizeKB,
											chipConf.BlockNbr,
											chipConf.PlaneNbr,
											PlaneSizeMB,
											total_pages, total_bytes);
						Report(1, "%s%s", stx, eol);
 80038fe:	4b62      	ldr	r3, [pc, #392]	; (8003a88 <defThread+0xa48>)
 8003900:	681b      	ldr	r3, [r3, #0]
 8003902:	4a5f      	ldr	r2, [pc, #380]	; (8003a80 <defThread+0xa40>)
 8003904:	496d      	ldr	r1, [pc, #436]	; (8003abc <defThread+0xa7c>)
 8003906:	2001      	movs	r0, #1
 8003908:	f7fe ff96 	bl	8002838 <Report>
					}
				break;
 800390c:	e19f      	b.n	8003c4e <defThread+0xc0e>
				case cmdEpoch:
					if (!qcmd.attr) {//set date&time
 800390e:	f507 638e 	add.w	r3, r7, #1136	; 0x470
 8003912:	f2a3 4364 	subw	r3, r3, #1124	; 0x464
 8003916:	785b      	ldrb	r3, [r3, #1]
 8003918:	2b00      	cmp	r3, #0
 800391a:	d105      	bne.n	8003928 <defThread+0x8e8>
						set_Date(epoch);
 800391c:	4b68      	ldr	r3, [pc, #416]	; (8003ac0 <defThread+0xa80>)
 800391e:	681b      	ldr	r3, [r3, #0]
 8003920:	4618      	mov	r0, r3
 8003922:	f7fe fe8f 	bl	8002644 <set_Date>
					} else {//show date&time
						sec2str(stx);
						if (dbg != logOff) Report(0, "%s <- Current date&time%s", stx, eol);
					}
				break;
 8003926:	e194      	b.n	8003c52 <defThread+0xc12>
						sec2str(stx);
 8003928:	4855      	ldr	r0, [pc, #340]	; (8003a80 <defThread+0xa40>)
 800392a:	f7fe feeb 	bl	8002704 <sec2str>
						if (dbg != logOff) Report(0, "%s <- Current date&time%s", stx, eol);
 800392e:	4b5a      	ldr	r3, [pc, #360]	; (8003a98 <defThread+0xa58>)
 8003930:	781b      	ldrb	r3, [r3, #0]
 8003932:	2b00      	cmp	r3, #0
 8003934:	f000 818d 	beq.w	8003c52 <defThread+0xc12>
 8003938:	4b53      	ldr	r3, [pc, #332]	; (8003a88 <defThread+0xa48>)
 800393a:	681b      	ldr	r3, [r3, #0]
 800393c:	4a50      	ldr	r2, [pc, #320]	; (8003a80 <defThread+0xa40>)
 800393e:	4961      	ldr	r1, [pc, #388]	; (8003ac4 <defThread+0xa84>)
 8003940:	2000      	movs	r0, #0
 8003942:	f7fe ff79 	bl	8002838 <Report>
				break;
 8003946:	e184      	b.n	8003c52 <defThread+0xc12>
				case cmdLog:
					if (qcmd.attr < logNone) {
 8003948:	f507 638e 	add.w	r3, r7, #1136	; 0x470
 800394c:	f2a3 4364 	subw	r3, r3, #1124	; 0x464
 8003950:	785b      	ldrb	r3, [r3, #1]
 8003952:	2b02      	cmp	r3, #2
 8003954:	d81e      	bhi.n	8003994 <defThread+0x954>
						Report(1, "Set log level to '%s'(%u)%s", get_logName(qcmd.attr), qcmd.attr, eol);
 8003956:	f507 638e 	add.w	r3, r7, #1136	; 0x470
 800395a:	f2a3 4364 	subw	r3, r3, #1124	; 0x464
 800395e:	785b      	ldrb	r3, [r3, #1]
 8003960:	4618      	mov	r0, r3
 8003962:	f7fe fd09 	bl	8002378 <get_logName>
 8003966:	4602      	mov	r2, r0
 8003968:	f507 638e 	add.w	r3, r7, #1136	; 0x470
 800396c:	f2a3 4364 	subw	r3, r3, #1124	; 0x464
 8003970:	785b      	ldrb	r3, [r3, #1]
 8003972:	4619      	mov	r1, r3
 8003974:	4b44      	ldr	r3, [pc, #272]	; (8003a88 <defThread+0xa48>)
 8003976:	681b      	ldr	r3, [r3, #0]
 8003978:	9300      	str	r3, [sp, #0]
 800397a:	460b      	mov	r3, r1
 800397c:	4952      	ldr	r1, [pc, #328]	; (8003ac8 <defThread+0xa88>)
 800397e:	2001      	movs	r0, #1
 8003980:	f7fe ff5a 	bl	8002838 <Report>
						dbg = qcmd.attr;
 8003984:	f507 638e 	add.w	r3, r7, #1136	; 0x470
 8003988:	f2a3 4364 	subw	r3, r3, #1124	; 0x464
 800398c:	785a      	ldrb	r2, [r3, #1]
 800398e:	4b42      	ldr	r3, [pc, #264]	; (8003a98 <defThread+0xa58>)
 8003990:	701a      	strb	r2, [r3, #0]
					} else {
						Report(1, "Current log level is '%s'(%u)%s", get_logName(dbg), dbg, eol);
					}
				break;
 8003992:	e167      	b.n	8003c64 <defThread+0xc24>
						Report(1, "Current log level is '%s'(%u)%s", get_logName(dbg), dbg, eol);
 8003994:	4b40      	ldr	r3, [pc, #256]	; (8003a98 <defThread+0xa58>)
 8003996:	781b      	ldrb	r3, [r3, #0]
 8003998:	4618      	mov	r0, r3
 800399a:	f7fe fced 	bl	8002378 <get_logName>
 800399e:	4602      	mov	r2, r0
 80039a0:	4b3d      	ldr	r3, [pc, #244]	; (8003a98 <defThread+0xa58>)
 80039a2:	781b      	ldrb	r3, [r3, #0]
 80039a4:	4619      	mov	r1, r3
 80039a6:	4b38      	ldr	r3, [pc, #224]	; (8003a88 <defThread+0xa48>)
 80039a8:	681b      	ldr	r3, [r3, #0]
 80039aa:	9300      	str	r3, [sp, #0]
 80039ac:	460b      	mov	r3, r1
 80039ae:	4947      	ldr	r1, [pc, #284]	; (8003acc <defThread+0xa8c>)
 80039b0:	2001      	movs	r0, #1
 80039b2:	f7fe ff41 	bl	8002838 <Report>
				break;
 80039b6:	e155      	b.n	8003c64 <defThread+0xc24>
				case cmdRead:
				//case cmdNext:
					io_nand_read((nandAdr - devAdr) / chipConf.PageSize, rdBuf, MAX_LEN_DATA, 0);//nandLen, 0);
 80039b8:	4b45      	ldr	r3, [pc, #276]	; (8003ad0 <defThread+0xa90>)
 80039ba:	681a      	ldr	r2, [r3, #0]
 80039bc:	4b45      	ldr	r3, [pc, #276]	; (8003ad4 <defThread+0xa94>)
 80039be:	681b      	ldr	r3, [r3, #0]
 80039c0:	1ad2      	subs	r2, r2, r3
 80039c2:	4b3a      	ldr	r3, [pc, #232]	; (8003aac <defThread+0xa6c>)
 80039c4:	681b      	ldr	r3, [r3, #0]
 80039c6:	fbb2 f0f3 	udiv	r0, r2, r3
 80039ca:	2300      	movs	r3, #0
 80039cc:	f44f 7200 	mov.w	r2, #512	; 0x200
 80039d0:	4941      	ldr	r1, [pc, #260]	; (8003ad8 <defThread+0xa98>)
 80039d2:	f7fd ff7d 	bl	80018d0 <io_nand_read>
					if (!(devError & devNAND)) {
 80039d6:	4b41      	ldr	r3, [pc, #260]	; (8003adc <defThread+0xa9c>)
 80039d8:	881b      	ldrh	r3, [r3, #0]
 80039da:	f003 0320 	and.w	r3, r3, #32
 80039de:	2b00      	cmp	r3, #0
 80039e0:	f040 8139 	bne.w	8003c56 <defThread+0xc16>
						//if (qcmd.cmd == cmdRead)
							nand_show = 1;
 80039e4:	2301      	movs	r3, #1
 80039e6:	f887 3463 	strb.w	r3, [r7, #1123]	; 0x463
						//				    else nand_show = 2;
						readed = true;
 80039ea:	2301      	movs	r3, #1
 80039ec:	f887 3462 	strb.w	r3, [r7, #1122]	; 0x462
					}
				break;
 80039f0:	e131      	b.n	8003c56 <defThread+0xc16>
				case cmdNext:
					if (dbg != logOff) Report(1, "Read next nand adr:0x%X len:%lu%s", nandAdr, nandLen, eol);
 80039f2:	4b29      	ldr	r3, [pc, #164]	; (8003a98 <defThread+0xa58>)
 80039f4:	781b      	ldrb	r3, [r3, #0]
 80039f6:	2b00      	cmp	r3, #0
 80039f8:	d00c      	beq.n	8003a14 <defThread+0x9d4>
 80039fa:	4b35      	ldr	r3, [pc, #212]	; (8003ad0 <defThread+0xa90>)
 80039fc:	681a      	ldr	r2, [r3, #0]
 80039fe:	4b38      	ldr	r3, [pc, #224]	; (8003ae0 <defThread+0xaa0>)
 8003a00:	881b      	ldrh	r3, [r3, #0]
 8003a02:	4619      	mov	r1, r3
 8003a04:	4b20      	ldr	r3, [pc, #128]	; (8003a88 <defThread+0xa48>)
 8003a06:	681b      	ldr	r3, [r3, #0]
 8003a08:	9300      	str	r3, [sp, #0]
 8003a0a:	460b      	mov	r3, r1
 8003a0c:	4935      	ldr	r1, [pc, #212]	; (8003ae4 <defThread+0xaa4>)
 8003a0e:	2001      	movs	r0, #1
 8003a10:	f7fe ff12 	bl	8002838 <Report>
					nand_show = 2;
 8003a14:	2302      	movs	r3, #2
 8003a16:	f887 3463 	strb.w	r3, [r7, #1123]	; 0x463
				break;
 8003a1a:	e123      	b.n	8003c64 <defThread+0xc24>
				case cmdErase:
					if (!qcmd.attr) {
 8003a1c:	f507 638e 	add.w	r3, r7, #1136	; 0x470
 8003a20:	f2a3 4364 	subw	r3, r3, #1124	; 0x464
 8003a24:	785b      	ldrb	r3, [r3, #1]
 8003a26:	2b00      	cmp	r3, #0
 8003a28:	d164      	bne.n	8003af4 <defThread+0xab4>
						uint32_t bk = nandBlk;// * chipConf.PageSize;
 8003a2a:	4b2f      	ldr	r3, [pc, #188]	; (8003ae8 <defThread+0xaa8>)
 8003a2c:	681b      	ldr	r3, [r3, #0]
 8003a2e:	f8c7 3438 	str.w	r3, [r7, #1080]	; 0x438
						io_nand_block_erase(bk);
 8003a32:	f8d7 0438 	ldr.w	r0, [r7, #1080]	; 0x438
 8003a36:	f7fd ff87 	bl	8001948 <io_nand_block_erase>
						if (dbg != logOff) {
 8003a3a:	4b17      	ldr	r3, [pc, #92]	; (8003a98 <defThread+0xa58>)
 8003a3c:	781b      	ldrb	r3, [r3, #0]
 8003a3e:	2b00      	cmp	r3, #0
 8003a40:	f000 810b 	beq.w	8003c5a <defThread+0xc1a>
							if (devError & devNAND) {
 8003a44:	4b25      	ldr	r3, [pc, #148]	; (8003adc <defThread+0xa9c>)
 8003a46:	881b      	ldrh	r3, [r3, #0]
 8003a48:	f003 0320 	and.w	r3, r3, #32
 8003a4c:	2b00      	cmp	r3, #0
 8003a4e:	d00b      	beq.n	8003a68 <defThread+0xa28>
								Report(1, "Erase nand block:%lu addr:%u Error !%s", nandBlk, bk, eol);
 8003a50:	4b25      	ldr	r3, [pc, #148]	; (8003ae8 <defThread+0xaa8>)
 8003a52:	681a      	ldr	r2, [r3, #0]
 8003a54:	4b0c      	ldr	r3, [pc, #48]	; (8003a88 <defThread+0xa48>)
 8003a56:	681b      	ldr	r3, [r3, #0]
 8003a58:	9300      	str	r3, [sp, #0]
 8003a5a:	f8d7 3438 	ldr.w	r3, [r7, #1080]	; 0x438
 8003a5e:	4923      	ldr	r1, [pc, #140]	; (8003aec <defThread+0xaac>)
 8003a60:	2001      	movs	r0, #1
 8003a62:	f7fe fee9 	bl	8002838 <Report>
						iBlk = 0;
						next_block_erase = 1;
						if (dbg != logOff) Report(1, "Erase chip ");
						stik = HAL_GetTick();
					}
				break;
 8003a66:	e0f8      	b.n	8003c5a <defThread+0xc1a>
								Report(1, "Erase nand block:%lu addr:%u Ok !%s", nandBlk, bk, eol);
 8003a68:	4b1f      	ldr	r3, [pc, #124]	; (8003ae8 <defThread+0xaa8>)
 8003a6a:	681a      	ldr	r2, [r3, #0]
 8003a6c:	4b06      	ldr	r3, [pc, #24]	; (8003a88 <defThread+0xa48>)
 8003a6e:	681b      	ldr	r3, [r3, #0]
 8003a70:	9300      	str	r3, [sp, #0]
 8003a72:	f8d7 3438 	ldr.w	r3, [r7, #1080]	; 0x438
 8003a76:	491e      	ldr	r1, [pc, #120]	; (8003af0 <defThread+0xab0>)
 8003a78:	2001      	movs	r0, #1
 8003a7a:	f7fe fedd 	bl	8002838 <Report>
				break;
 8003a7e:	e0ec      	b.n	8003c5a <defThread+0xc1a>
 8003a80:	200024cc 	.word	0x200024cc
 8003a84:	20000008 	.word	0x20000008
 8003a88:	20000004 	.word	0x20000004
 8003a8c:	0801377c 	.word	0x0801377c
 8003a90:	080134d4 	.word	0x080134d4
 8003a94:	08013784 	.word	0x08013784
 8003a98:	20000062 	.word	0x20000062
 8003a9c:	08013558 	.word	0x08013558
 8003aa0:	080134cc 	.word	0x080134cc
 8003aa4:	200014a8 	.word	0x200014a8
 8003aa8:	08013560 	.word	0x08013560
 8003aac:	200014b0 	.word	0x200014b0
 8003ab0:	20001488 	.word	0x20001488
 8003ab4:	2000148c 	.word	0x2000148c
 8003ab8:	08013578 	.word	0x08013578
 8003abc:	0801361c 	.word	0x0801361c
 8003ac0:	20000064 	.word	0x20000064
 8003ac4:	080137b0 	.word	0x080137b0
 8003ac8:	080137cc 	.word	0x080137cc
 8003acc:	080137e8 	.word	0x080137e8
 8003ad0:	20001494 	.word	0x20001494
 8003ad4:	20001490 	.word	0x20001490
 8003ad8:	200014c8 	.word	0x200014c8
 8003adc:	20000470 	.word	0x20000470
 8003ae0:	20001498 	.word	0x20001498
 8003ae4:	08013808 	.word	0x08013808
 8003ae8:	2000149c 	.word	0x2000149c
 8003aec:	0801382c 	.word	0x0801382c
 8003af0:	08013854 	.word	0x08013854
						iBlk = 0;
 8003af4:	2300      	movs	r3, #0
 8003af6:	f8c7 3468 	str.w	r3, [r7, #1128]	; 0x468
						next_block_erase = 1;
 8003afa:	2301      	movs	r3, #1
 8003afc:	f887 346f 	strb.w	r3, [r7, #1135]	; 0x46f
						if (dbg != logOff) Report(1, "Erase chip ");
 8003b00:	4ba6      	ldr	r3, [pc, #664]	; (8003d9c <defThread+0xd5c>)
 8003b02:	781b      	ldrb	r3, [r3, #0]
 8003b04:	2b00      	cmp	r3, #0
 8003b06:	d003      	beq.n	8003b10 <defThread+0xad0>
 8003b08:	49a5      	ldr	r1, [pc, #660]	; (8003da0 <defThread+0xd60>)
 8003b0a:	2001      	movs	r0, #1
 8003b0c:	f7fe fe94 	bl	8002838 <Report>
						stik = HAL_GetTick();
 8003b10:	f006 f9d6 	bl	8009ec0 <HAL_GetTick>
 8003b14:	f8c7 0464 	str.w	r0, [r7, #1124]	; 0x464
				break;
 8003b18:	e09f      	b.n	8003c5a <defThread+0xc1a>
				case cmdCheck:
				{
					uint32_t adr = nandPage * chipConf.PageSize;//nand_PageToBlock(nandPage);
 8003b1a:	4ba2      	ldr	r3, [pc, #648]	; (8003da4 <defThread+0xd64>)
 8003b1c:	681b      	ldr	r3, [r3, #0]
 8003b1e:	4aa2      	ldr	r2, [pc, #648]	; (8003da8 <defThread+0xd68>)
 8003b20:	6812      	ldr	r2, [r2, #0]
 8003b22:	fb02 f303 	mul.w	r3, r2, r3
 8003b26:	f8c7 343c 	str.w	r3, [r7, #1084]	; 0x43c
					if (!pageIsEmpty(adr)) {
 8003b2a:	f8d7 043c 	ldr.w	r0, [r7, #1084]	; 0x43c
 8003b2e:	f7fe fa8f 	bl	8002050 <pageIsEmpty>
 8003b32:	4603      	mov	r3, r0
 8003b34:	f083 0301 	eor.w	r3, r3, #1
 8003b38:	b2db      	uxtb	r3, r3
 8003b3a:	2b00      	cmp	r3, #0
 8003b3c:	d010      	beq.n	8003b60 <defThread+0xb20>
						if (dbg != logOff) Report(1, "Page:%lu in addr:%lu Not empty%s", nandPage, adr, eol);
 8003b3e:	4b97      	ldr	r3, [pc, #604]	; (8003d9c <defThread+0xd5c>)
 8003b40:	781b      	ldrb	r3, [r3, #0]
 8003b42:	2b00      	cmp	r3, #0
 8003b44:	f000 808b 	beq.w	8003c5e <defThread+0xc1e>
 8003b48:	4b97      	ldr	r3, [pc, #604]	; (8003da8 <defThread+0xd68>)
 8003b4a:	681a      	ldr	r2, [r3, #0]
 8003b4c:	4b97      	ldr	r3, [pc, #604]	; (8003dac <defThread+0xd6c>)
 8003b4e:	681b      	ldr	r3, [r3, #0]
 8003b50:	9300      	str	r3, [sp, #0]
 8003b52:	f8d7 343c 	ldr.w	r3, [r7, #1084]	; 0x43c
 8003b56:	4996      	ldr	r1, [pc, #600]	; (8003db0 <defThread+0xd70>)
 8003b58:	2001      	movs	r0, #1
 8003b5a:	f7fe fe6d 	bl	8002838 <Report>
					} else {
						if (dbg != logOff) Report(1, "Page:%lu in addr:%lu is Empty%s", nandPage, adr, eol);
					}
				}
				break;
 8003b5e:	e07e      	b.n	8003c5e <defThread+0xc1e>
						if (dbg != logOff) Report(1, "Page:%lu in addr:%lu is Empty%s", nandPage, adr, eol);
 8003b60:	4b8e      	ldr	r3, [pc, #568]	; (8003d9c <defThread+0xd5c>)
 8003b62:	781b      	ldrb	r3, [r3, #0]
 8003b64:	2b00      	cmp	r3, #0
 8003b66:	d07a      	beq.n	8003c5e <defThread+0xc1e>
 8003b68:	4b8f      	ldr	r3, [pc, #572]	; (8003da8 <defThread+0xd68>)
 8003b6a:	681a      	ldr	r2, [r3, #0]
 8003b6c:	4b8f      	ldr	r3, [pc, #572]	; (8003dac <defThread+0xd6c>)
 8003b6e:	681b      	ldr	r3, [r3, #0]
 8003b70:	9300      	str	r3, [sp, #0]
 8003b72:	f8d7 343c 	ldr.w	r3, [r7, #1084]	; 0x43c
 8003b76:	498f      	ldr	r1, [pc, #572]	; (8003db4 <defThread+0xd74>)
 8003b78:	2001      	movs	r0, #1
 8003b7a:	f7fe fe5d 	bl	8002838 <Report>
				break;
 8003b7e:	e06e      	b.n	8003c5e <defThread+0xc1e>
				case cmdWrite:
				{
						uint32_t wadr = (nandAdr - devAdr) / chipConf.PageSize;
 8003b80:	4b8d      	ldr	r3, [pc, #564]	; (8003db8 <defThread+0xd78>)
 8003b82:	681a      	ldr	r2, [r3, #0]
 8003b84:	4b8d      	ldr	r3, [pc, #564]	; (8003dbc <defThread+0xd7c>)
 8003b86:	681b      	ldr	r3, [r3, #0]
 8003b88:	1ad2      	subs	r2, r2, r3
 8003b8a:	4b86      	ldr	r3, [pc, #536]	; (8003da4 <defThread+0xd64>)
 8003b8c:	681b      	ldr	r3, [r3, #0]
 8003b8e:	fbb2 f3f3 	udiv	r3, r2, r3
 8003b92:	f8c7 3434 	str.w	r3, [r7, #1076]	; 0x434
						if (!pageIsEmpty(wadr)) {
 8003b96:	f8d7 0434 	ldr.w	r0, [r7, #1076]	; 0x434
 8003b9a:	f7fe fa59 	bl	8002050 <pageIsEmpty>
 8003b9e:	4603      	mov	r3, r0
 8003ba0:	f083 0301 	eor.w	r3, r3, #1
 8003ba4:	b2db      	uxtb	r3, r3
 8003ba6:	2b00      	cmp	r3, #0
 8003ba8:	d00a      	beq.n	8003bc0 <defThread+0xb80>
							io_nand_block_erase(wadr);
 8003baa:	f8d7 0434 	ldr.w	r0, [r7, #1076]	; 0x434
 8003bae:	f7fd fecb 	bl	8001948 <io_nand_block_erase>
							sprintf(stx, "Erase nand addr:%lu done", wadr);
 8003bb2:	f8d7 2434 	ldr.w	r2, [r7, #1076]	; 0x434
 8003bb6:	4982      	ldr	r1, [pc, #520]	; (8003dc0 <defThread+0xd80>)
 8003bb8:	4882      	ldr	r0, [pc, #520]	; (8003dc4 <defThread+0xd84>)
 8003bba:	f00e fd15 	bl	80125e8 <siprintf>
 8003bbe:	e005      	b.n	8003bcc <defThread+0xb8c>
						} else {
							sprintf(stx, "Addr:%lu is Empty", wadr);
 8003bc0:	f8d7 2434 	ldr.w	r2, [r7, #1076]	; 0x434
 8003bc4:	4980      	ldr	r1, [pc, #512]	; (8003dc8 <defThread+0xd88>)
 8003bc6:	487f      	ldr	r0, [pc, #508]	; (8003dc4 <defThread+0xd84>)
 8003bc8:	f00e fd0e 	bl	80125e8 <siprintf>
						}
						if (dbg != logOff) Report(1, "%s%s", stx, eol);
 8003bcc:	4b73      	ldr	r3, [pc, #460]	; (8003d9c <defThread+0xd5c>)
 8003bce:	781b      	ldrb	r3, [r3, #0]
 8003bd0:	2b00      	cmp	r3, #0
 8003bd2:	d006      	beq.n	8003be2 <defThread+0xba2>
 8003bd4:	4b75      	ldr	r3, [pc, #468]	; (8003dac <defThread+0xd6c>)
 8003bd6:	681b      	ldr	r3, [r3, #0]
 8003bd8:	4a7a      	ldr	r2, [pc, #488]	; (8003dc4 <defThread+0xd84>)
 8003bda:	497c      	ldr	r1, [pc, #496]	; (8003dcc <defThread+0xd8c>)
 8003bdc:	2001      	movs	r0, #1
 8003bde:	f7fe fe2b 	bl	8002838 <Report>
						memset(wrBuf, EMPTY, chipConf.PageSize);
 8003be2:	4b70      	ldr	r3, [pc, #448]	; (8003da4 <defThread+0xd64>)
 8003be4:	681b      	ldr	r3, [r3, #0]
 8003be6:	461a      	mov	r2, r3
 8003be8:	21ff      	movs	r1, #255	; 0xff
 8003bea:	4879      	ldr	r0, [pc, #484]	; (8003dd0 <defThread+0xd90>)
 8003bec:	f00e f894 	bl	8011d18 <memset>
						uint32_t ofs = 0;//(nandAdr - devAdr) % chipConf.PageSize;
 8003bf0:	2300      	movs	r3, #0
 8003bf2:	f8c7 3430 	str.w	r3, [r7, #1072]	; 0x430
						memset(wrBuf /* + ofs*/, nandByte, nandLen);
 8003bf6:	4b77      	ldr	r3, [pc, #476]	; (8003dd4 <defThread+0xd94>)
 8003bf8:	781b      	ldrb	r3, [r3, #0]
 8003bfa:	4619      	mov	r1, r3
 8003bfc:	4b76      	ldr	r3, [pc, #472]	; (8003dd8 <defThread+0xd98>)
 8003bfe:	881b      	ldrh	r3, [r3, #0]
 8003c00:	461a      	mov	r2, r3
 8003c02:	4873      	ldr	r0, [pc, #460]	; (8003dd0 <defThread+0xd90>)
 8003c04:	f00e f888 	bl	8011d18 <memset>
						////showBuf(1, false, devAdr, 512,/*nandAdr, nandLen,*/ wrBuf);
						//if (NAND_Write_Page_8b(nandPort, &addr, wrBuf, nandLen, ofs) != HAL_OK) devError |= devNAND;
						//if (dbg != logOff) Report(1, "Write nand adr:0x%X byte:0x%02X len:%lu ofs:%lu (page:%lu blk:%lu)%s",
						//	      	  	  	  	  	  nandAdr, nandByte, nandLen, ofs, addr.Page, addr.Block, eol);
						io_nand_write(wadr, wrBuf, nandLen, ofs);
 8003c08:	4b73      	ldr	r3, [pc, #460]	; (8003dd8 <defThread+0xd98>)
 8003c0a:	881b      	ldrh	r3, [r3, #0]
 8003c0c:	461a      	mov	r2, r3
 8003c0e:	f8d7 3430 	ldr.w	r3, [r7, #1072]	; 0x430
 8003c12:	496f      	ldr	r1, [pc, #444]	; (8003dd0 <defThread+0xd90>)
 8003c14:	f8d7 0434 	ldr.w	r0, [r7, #1076]	; 0x434
 8003c18:	f7fd fe78 	bl	800190c <io_nand_write>
						if (dbg != logOff) Report(1, "Write nand adr:0x%X byte:0x%02X len:%lu ofs:%lu%s",
 8003c1c:	4b5f      	ldr	r3, [pc, #380]	; (8003d9c <defThread+0xd5c>)
 8003c1e:	781b      	ldrb	r3, [r3, #0]
 8003c20:	2b00      	cmp	r3, #0
 8003c22:	d01e      	beq.n	8003c62 <defThread+0xc22>
 8003c24:	4b64      	ldr	r3, [pc, #400]	; (8003db8 <defThread+0xd78>)
 8003c26:	681a      	ldr	r2, [r3, #0]
 8003c28:	4b6a      	ldr	r3, [pc, #424]	; (8003dd4 <defThread+0xd94>)
 8003c2a:	781b      	ldrb	r3, [r3, #0]
 8003c2c:	4618      	mov	r0, r3
 8003c2e:	4b6a      	ldr	r3, [pc, #424]	; (8003dd8 <defThread+0xd98>)
 8003c30:	881b      	ldrh	r3, [r3, #0]
 8003c32:	4619      	mov	r1, r3
 8003c34:	4b5d      	ldr	r3, [pc, #372]	; (8003dac <defThread+0xd6c>)
 8003c36:	681b      	ldr	r3, [r3, #0]
 8003c38:	9302      	str	r3, [sp, #8]
 8003c3a:	f8d7 3430 	ldr.w	r3, [r7, #1072]	; 0x430
 8003c3e:	9301      	str	r3, [sp, #4]
 8003c40:	9100      	str	r1, [sp, #0]
 8003c42:	4603      	mov	r3, r0
 8003c44:	4965      	ldr	r1, [pc, #404]	; (8003ddc <defThread+0xd9c>)
 8003c46:	2001      	movs	r0, #1
 8003c48:	f7fe fdf6 	bl	8002838 <Report>
							      	  	  	  	  	  nandAdr, nandByte, nandLen, ofs, eol);
				}
				break;
 8003c4c:	e009      	b.n	8003c62 <defThread+0xc22>
				break;
 8003c4e:	bf00      	nop
 8003c50:	e008      	b.n	8003c64 <defThread+0xc24>
				break;
 8003c52:	bf00      	nop
 8003c54:	e006      	b.n	8003c64 <defThread+0xc24>
				break;
 8003c56:	bf00      	nop
 8003c58:	e004      	b.n	8003c64 <defThread+0xc24>
				break;
 8003c5a:	bf00      	nop
 8003c5c:	e002      	b.n	8003c64 <defThread+0xc24>
				break;
 8003c5e:	bf00      	nop
 8003c60:	e000      	b.n	8003c64 <defThread+0xc24>
				break;
 8003c62:	bf00      	nop
			}
			if (nand_show) {
 8003c64:	f897 3463 	ldrb.w	r3, [r7, #1123]	; 0x463
 8003c68:	2b00      	cmp	r3, #0
 8003c6a:	d00d      	beq.n	8003c88 <defThread+0xc48>
				showBuf(nand_show, readed, nandAdr, nandLen, rdBuf);
 8003c6c:	4b52      	ldr	r3, [pc, #328]	; (8003db8 <defThread+0xd78>)
 8003c6e:	681a      	ldr	r2, [r3, #0]
 8003c70:	4b59      	ldr	r3, [pc, #356]	; (8003dd8 <defThread+0xd98>)
 8003c72:	881b      	ldrh	r3, [r3, #0]
 8003c74:	461c      	mov	r4, r3
 8003c76:	f897 1462 	ldrb.w	r1, [r7, #1122]	; 0x462
 8003c7a:	f897 0463 	ldrb.w	r0, [r7, #1123]	; 0x463
 8003c7e:	4b58      	ldr	r3, [pc, #352]	; (8003de0 <defThread+0xda0>)
 8003c80:	9300      	str	r3, [sp, #0]
 8003c82:	4623      	mov	r3, r4
 8003c84:	f7fe fe3c 	bl	8002900 <showBuf>
			}
		}

		// Erase all pages
		if (next_block_erase) {
 8003c88:	f897 346f 	ldrb.w	r3, [r7, #1135]	; 0x46f
 8003c8c:	2b00      	cmp	r3, #0
 8003c8e:	d058      	beq.n	8003d42 <defThread+0xd02>
			byte = dbg;
 8003c90:	4b42      	ldr	r3, [pc, #264]	; (8003d9c <defThread+0xd5c>)
 8003c92:	781b      	ldrb	r3, [r3, #0]
 8003c94:	f887 344d 	strb.w	r3, [r7, #1101]	; 0x44d
			dbg = logOff;//disable print log !
 8003c98:	4b40      	ldr	r3, [pc, #256]	; (8003d9c <defThread+0xd5c>)
 8003c9a:	2200      	movs	r2, #0
 8003c9c:	701a      	strb	r2, [r3, #0]
			io_nand_block_erase(iBlk);
 8003c9e:	f8d7 0468 	ldr.w	r0, [r7, #1128]	; 0x468
 8003ca2:	f7fd fe51 	bl	8001948 <io_nand_block_erase>
			dbg = byte;//restore dbg value !
 8003ca6:	4a3d      	ldr	r2, [pc, #244]	; (8003d9c <defThread+0xd5c>)
 8003ca8:	f897 344d 	ldrb.w	r3, [r7, #1101]	; 0x44d
 8003cac:	7013      	strb	r3, [r2, #0]
			if (devError & devNAND) {
 8003cae:	4b4d      	ldr	r3, [pc, #308]	; (8003de4 <defThread+0xda4>)
 8003cb0:	881b      	ldrh	r3, [r3, #0]
 8003cb2:	f003 0320 	and.w	r3, r3, #32
 8003cb6:	2b00      	cmp	r3, #0
 8003cb8:	d003      	beq.n	8003cc2 <defThread+0xc82>
				next_block_erase = 0;
 8003cba:	2300      	movs	r3, #0
 8003cbc:	f887 346f 	strb.w	r3, [r7, #1135]	; 0x46f
 8003cc0:	e01c      	b.n	8003cfc <defThread+0xcbc>
			} else {
				if (!(iBlk % (chipConf.PageSize * 1024))) Report(0, ".");
 8003cc2:	4b38      	ldr	r3, [pc, #224]	; (8003da4 <defThread+0xd64>)
 8003cc4:	681b      	ldr	r3, [r3, #0]
 8003cc6:	029a      	lsls	r2, r3, #10
 8003cc8:	f8d7 3468 	ldr.w	r3, [r7, #1128]	; 0x468
 8003ccc:	fbb3 f1f2 	udiv	r1, r3, r2
 8003cd0:	fb01 f202 	mul.w	r2, r1, r2
 8003cd4:	1a9b      	subs	r3, r3, r2
 8003cd6:	2b00      	cmp	r3, #0
 8003cd8:	d103      	bne.n	8003ce2 <defThread+0xca2>
 8003cda:	4943      	ldr	r1, [pc, #268]	; (8003de8 <defThread+0xda8>)
 8003cdc:	2000      	movs	r0, #0
 8003cde:	f7fe fdab 	bl	8002838 <Report>
				if (iBlk >= (chipConf.PlaneSize * chipConf.PlaneNbr)) next_block_erase = 0;
 8003ce2:	4b30      	ldr	r3, [pc, #192]	; (8003da4 <defThread+0xd64>)
 8003ce4:	695b      	ldr	r3, [r3, #20]
 8003ce6:	4a2f      	ldr	r2, [pc, #188]	; (8003da4 <defThread+0xd64>)
 8003ce8:	6912      	ldr	r2, [r2, #16]
 8003cea:	fb02 f303 	mul.w	r3, r2, r3
 8003cee:	f8d7 2468 	ldr.w	r2, [r7, #1128]	; 0x468
 8003cf2:	429a      	cmp	r2, r3
 8003cf4:	d302      	bcc.n	8003cfc <defThread+0xcbc>
 8003cf6:	2300      	movs	r3, #0
 8003cf8:	f887 346f 	strb.w	r3, [r7, #1135]	; 0x46f
			}
			iBlk += chipConf.PageSize;
 8003cfc:	4b29      	ldr	r3, [pc, #164]	; (8003da4 <defThread+0xd64>)
 8003cfe:	681b      	ldr	r3, [r3, #0]
 8003d00:	f8d7 2468 	ldr.w	r2, [r7, #1128]	; 0x468
 8003d04:	4413      	add	r3, r2
 8003d06:	f8c7 3468 	str.w	r3, [r7, #1128]	; 0x468
			if (!next_block_erase) {
 8003d0a:	f897 346f 	ldrb.w	r3, [r7, #1135]	; 0x46f
 8003d0e:	2b00      	cmp	r3, #0
 8003d10:	d117      	bne.n	8003d42 <defThread+0xd02>
				if (dbg != logOff) Report(0, " %lu blocks (%lu sec)%s", iBlk, (HAL_GetTick() - stik) / 1000, eol);
 8003d12:	4b22      	ldr	r3, [pc, #136]	; (8003d9c <defThread+0xd5c>)
 8003d14:	781b      	ldrb	r3, [r3, #0]
 8003d16:	2b00      	cmp	r3, #0
 8003d18:	d013      	beq.n	8003d42 <defThread+0xd02>
 8003d1a:	f006 f8d1 	bl	8009ec0 <HAL_GetTick>
 8003d1e:	4602      	mov	r2, r0
 8003d20:	f8d7 3464 	ldr.w	r3, [r7, #1124]	; 0x464
 8003d24:	1ad3      	subs	r3, r2, r3
 8003d26:	4a31      	ldr	r2, [pc, #196]	; (8003dec <defThread+0xdac>)
 8003d28:	fba2 2303 	umull	r2, r3, r2, r3
 8003d2c:	099a      	lsrs	r2, r3, #6
 8003d2e:	4b1f      	ldr	r3, [pc, #124]	; (8003dac <defThread+0xd6c>)
 8003d30:	681b      	ldr	r3, [r3, #0]
 8003d32:	9300      	str	r3, [sp, #0]
 8003d34:	4613      	mov	r3, r2
 8003d36:	f8d7 2468 	ldr.w	r2, [r7, #1128]	; 0x468
 8003d3a:	492d      	ldr	r1, [pc, #180]	; (8003df0 <defThread+0xdb0>)
 8003d3c:	2000      	movs	r0, #0
 8003d3e:	f7fe fd7b 	bl	8002838 <Report>
			}
		}
		//
		osDelay(5);
 8003d42:	2005      	movs	r0, #5
 8003d44:	f00a fdac 	bl	800e8a0 <osDelay>
	while (loop) {
 8003d48:	f897 345c 	ldrb.w	r3, [r7, #1116]	; 0x45c
 8003d4c:	2b00      	cmp	r3, #0
 8003d4e:	f47f abc9 	bne.w	80034e4 <defThread+0x4a4>

//	if (wrBuf) free(wrBuf);
//	if (rdBuf) free(rdBuf);

#ifdef SET_SMALL_FS
	if (mnt) fs_err = io_fs_unmount();
 8003d52:	f897 345d 	ldrb.w	r3, [r7, #1117]	; 0x45d
 8003d56:	2b00      	cmp	r3, #0
 8003d58:	d004      	beq.n	8003d64 <defThread+0xd24>
 8003d5a:	f001 f937 	bl	8004fcc <io_fs_unmount>
 8003d5e:	4603      	mov	r3, r0
 8003d60:	4a24      	ldr	r2, [pc, #144]	; (8003df4 <defThread+0xdb4>)
 8003d62:	6013      	str	r3, [r2, #0]
#endif

	if (dbg != logOff) Report(1, "%s Стоп '%s' memory:%lu/%lu bytes ...%s", version, __func__, xPortGetFreeHeapSize(), configTOTAL_HEAP_SIZE, eol);
 8003d64:	4b0d      	ldr	r3, [pc, #52]	; (8003d9c <defThread+0xd5c>)
 8003d66:	781b      	ldrb	r3, [r3, #0]
 8003d68:	2b00      	cmp	r3, #0
 8003d6a:	d011      	beq.n	8003d90 <defThread+0xd50>
 8003d6c:	4b22      	ldr	r3, [pc, #136]	; (8003df8 <defThread+0xdb8>)
 8003d6e:	681c      	ldr	r4, [r3, #0]
 8003d70:	f00d fc80 	bl	8011674 <xPortGetFreeHeapSize>
 8003d74:	4602      	mov	r2, r0
 8003d76:	4b0d      	ldr	r3, [pc, #52]	; (8003dac <defThread+0xd6c>)
 8003d78:	681b      	ldr	r3, [r3, #0]
 8003d7a:	9302      	str	r3, [sp, #8]
 8003d7c:	f44f 5360 	mov.w	r3, #14336	; 0x3800
 8003d80:	9301      	str	r3, [sp, #4]
 8003d82:	9200      	str	r2, [sp, #0]
 8003d84:	4b1d      	ldr	r3, [pc, #116]	; (8003dfc <defThread+0xdbc>)
 8003d86:	4622      	mov	r2, r4
 8003d88:	491d      	ldr	r1, [pc, #116]	; (8003e00 <defThread+0xdc0>)
 8003d8a:	2001      	movs	r0, #1
 8003d8c:	f7fe fd54 	bl	8002838 <Report>
	osDelay(250);
 8003d90:	20fa      	movs	r0, #250	; 0xfa
 8003d92:	f00a fd85 	bl	800e8a0 <osDelay>

	NVIC_SystemReset();
 8003d96:	f7fd fdf7 	bl	8001988 <__NVIC_SystemReset>
 8003d9a:	bf00      	nop
 8003d9c:	20000062 	.word	0x20000062
 8003da0:	08013878 	.word	0x08013878
 8003da4:	200014b0 	.word	0x200014b0
 8003da8:	200014a0 	.word	0x200014a0
 8003dac:	20000004 	.word	0x20000004
 8003db0:	08013884 	.word	0x08013884
 8003db4:	080138a8 	.word	0x080138a8
 8003db8:	20001494 	.word	0x20001494
 8003dbc:	20001490 	.word	0x20001490
 8003dc0:	080138c8 	.word	0x080138c8
 8003dc4:	200024cc 	.word	0x200024cc
 8003dc8:	080138e4 	.word	0x080138e4
 8003dcc:	0801361c 	.word	0x0801361c
 8003dd0:	20001cc8 	.word	0x20001cc8
 8003dd4:	20000080 	.word	0x20000080
 8003dd8:	20001498 	.word	0x20001498
 8003ddc:	080138f8 	.word	0x080138f8
 8003de0:	200014c8 	.word	0x200014c8
 8003de4:	20000470 	.word	0x20000470
 8003de8:	0801392c 	.word	0x0801392c
 8003dec:	10624dd3 	.word	0x10624dd3
 8003df0:	08013930 	.word	0x08013930
 8003df4:	20002ccc 	.word	0x20002ccc
 8003df8:	20000000 	.word	0x20000000
 8003dfc:	08016c50 	.word	0x08016c50
 8003e00:	08013948 	.word	0x08013948

08003e04 <HAL_TIM_PeriodElapsedCallback>:
  * a global variable "uwTick" used as application time base.
  * @param  htim : TIM handle
  * @retval None
  */
void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 8003e04:	b5b0      	push	{r4, r5, r7, lr}
 8003e06:	b082      	sub	sp, #8
 8003e08:	af00      	add	r7, sp, #0
 8003e0a:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN Callback 0 */

  /* USER CODE END Callback 0 */
  if (htim->Instance == TIM1) {
 8003e0c:	687b      	ldr	r3, [r7, #4]
 8003e0e:	681b      	ldr	r3, [r3, #0]
 8003e10:	4a10      	ldr	r2, [pc, #64]	; (8003e54 <HAL_TIM_PeriodElapsedCallback+0x50>)
 8003e12:	4293      	cmp	r3, r2
 8003e14:	d102      	bne.n	8003e1c <HAL_TIM_PeriodElapsedCallback+0x18>
    HAL_IncTick();
 8003e16:	f006 f83f 	bl	8009e98 <HAL_IncTick>
		  HAL_GPIO_TogglePin(LED_TIK_GPIO_Port, LED_TIK_Pin);
	  }
	  inc_msCounter();
  }
  /* USER CODE END Callback 1 */
}
 8003e1a:	e016      	b.n	8003e4a <HAL_TIM_PeriodElapsedCallback+0x46>
  else if (htim->Instance == TIM2) {
 8003e1c:	687b      	ldr	r3, [r7, #4]
 8003e1e:	681b      	ldr	r3, [r3, #0]
 8003e20:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8003e24:	d111      	bne.n	8003e4a <HAL_TIM_PeriodElapsedCallback+0x46>
	  if ((get_msCounter() & 3) == 3) {//seconda
 8003e26:	f7fe fbcf 	bl	80025c8 <get_msCounter>
 8003e2a:	4602      	mov	r2, r0
 8003e2c:	460b      	mov	r3, r1
 8003e2e:	f002 0403 	and.w	r4, r2, #3
 8003e32:	2500      	movs	r5, #0
 8003e34:	1ee3      	subs	r3, r4, #3
 8003e36:	432b      	orrs	r3, r5
 8003e38:	d105      	bne.n	8003e46 <HAL_TIM_PeriodElapsedCallback+0x42>
		  inc_secCounter();
 8003e3a:	f7fe fbb7 	bl	80025ac <inc_secCounter>
		  HAL_GPIO_TogglePin(LED_TIK_GPIO_Port, LED_TIK_Pin);
 8003e3e:	2180      	movs	r1, #128	; 0x80
 8003e40:	4805      	ldr	r0, [pc, #20]	; (8003e58 <HAL_TIM_PeriodElapsedCallback+0x54>)
 8003e42:	f006 ff06 	bl	800ac52 <HAL_GPIO_TogglePin>
	  inc_msCounter();
 8003e46:	f7fe fbcd 	bl	80025e4 <inc_msCounter>
}
 8003e4a:	bf00      	nop
 8003e4c:	3708      	adds	r7, #8
 8003e4e:	46bd      	mov	sp, r7
 8003e50:	bdb0      	pop	{r4, r5, r7, pc}
 8003e52:	bf00      	nop
 8003e54:	40010000 	.word	0x40010000
 8003e58:	40020800 	.word	0x40020800

08003e5c <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8003e5c:	b580      	push	{r7, lr}
 8003e5e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */

	devError |= devSYS;
 8003e60:	4b05      	ldr	r3, [pc, #20]	; (8003e78 <Error_Handler+0x1c>)
 8003e62:	881b      	ldrh	r3, [r3, #0]
 8003e64:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8003e68:	b29a      	uxth	r2, r3
 8003e6a:	4b03      	ldr	r3, [pc, #12]	; (8003e78 <Error_Handler+0x1c>)
 8003e6c:	801a      	strh	r2, [r3, #0]
	errLedOn(true);
 8003e6e:	2001      	movs	r0, #1
 8003e70:	f7fe fb74 	bl	800255c <errLedOn>

  /* USER CODE END Error_Handler_Debug */
}
 8003e74:	bf00      	nop
 8003e76:	bd80      	pop	{r7, pc}
 8003e78:	20000470 	.word	0x20000470

08003e7c <ST7789_WriteCommand>:
//	uint8_t *frm_buf = NULL;
//	const uint8_t total_blk_mem = 8;//240*240*2=115200 / 8 = 14400 | for stm32f407 sram - 192Кб
//#endif
//-----------------------------------------------------------------------------------------
static void ST7789_WriteCommand(uint8_t cmd)
{
 8003e7c:	b580      	push	{r7, lr}
 8003e7e:	b082      	sub	sp, #8
 8003e80:	af00      	add	r7, sp, #0
 8003e82:	4603      	mov	r3, r0
 8003e84:	71fb      	strb	r3, [r7, #7]
	ST7789_DC_Clr();
 8003e86:	2200      	movs	r2, #0
 8003e88:	2104      	movs	r1, #4
 8003e8a:	480c      	ldr	r0, [pc, #48]	; (8003ebc <ST7789_WriteCommand+0x40>)
 8003e8c:	f006 fec8 	bl	800ac20 <HAL_GPIO_WritePin>
	if (HAL_SPI_Transmit(ipsPort, &cmd, sizeof(cmd), waits) != HAL_OK) devError |= devSPI;
 8003e90:	4b0b      	ldr	r3, [pc, #44]	; (8003ec0 <ST7789_WriteCommand+0x44>)
 8003e92:	6818      	ldr	r0, [r3, #0]
 8003e94:	2396      	movs	r3, #150	; 0x96
 8003e96:	1df9      	adds	r1, r7, #7
 8003e98:	2201      	movs	r2, #1
 8003e9a:	f008 f97c 	bl	800c196 <HAL_SPI_Transmit>
 8003e9e:	4603      	mov	r3, r0
 8003ea0:	2b00      	cmp	r3, #0
 8003ea2:	d006      	beq.n	8003eb2 <ST7789_WriteCommand+0x36>
 8003ea4:	4b07      	ldr	r3, [pc, #28]	; (8003ec4 <ST7789_WriteCommand+0x48>)
 8003ea6:	881b      	ldrh	r3, [r3, #0]
 8003ea8:	f043 0310 	orr.w	r3, r3, #16
 8003eac:	b29a      	uxth	r2, r3
 8003eae:	4b05      	ldr	r3, [pc, #20]	; (8003ec4 <ST7789_WriteCommand+0x48>)
 8003eb0:	801a      	strh	r2, [r3, #0]
}
 8003eb2:	bf00      	nop
 8003eb4:	3708      	adds	r7, #8
 8003eb6:	46bd      	mov	sp, r7
 8003eb8:	bd80      	pop	{r7, pc}
 8003eba:	bf00      	nop
 8003ebc:	40020000 	.word	0x40020000
 8003ec0:	20000068 	.word	0x20000068
 8003ec4:	20000470 	.word	0x20000470

08003ec8 <ST7789_WriteCommands>:
//-----------------------------------------------------------------------------------------
static void ST7789_WriteCommands(uint8_t *cmds, size_t cnt)
{
 8003ec8:	b580      	push	{r7, lr}
 8003eca:	b082      	sub	sp, #8
 8003ecc:	af00      	add	r7, sp, #0
 8003ece:	6078      	str	r0, [r7, #4]
 8003ed0:	6039      	str	r1, [r7, #0]
	ST7789_DC_Clr();
 8003ed2:	2200      	movs	r2, #0
 8003ed4:	2104      	movs	r1, #4
 8003ed6:	480e      	ldr	r0, [pc, #56]	; (8003f10 <ST7789_WriteCommands+0x48>)
 8003ed8:	f006 fea2 	bl	800ac20 <HAL_GPIO_WritePin>
	if (HAL_SPI_Transmit(ipsPort, cmds, cnt, waits * 10) != HAL_OK) devError |= devSPI;
 8003edc:	4b0d      	ldr	r3, [pc, #52]	; (8003f14 <ST7789_WriteCommands+0x4c>)
 8003ede:	6818      	ldr	r0, [r3, #0]
 8003ee0:	683b      	ldr	r3, [r7, #0]
 8003ee2:	b29a      	uxth	r2, r3
 8003ee4:	2196      	movs	r1, #150	; 0x96
 8003ee6:	460b      	mov	r3, r1
 8003ee8:	009b      	lsls	r3, r3, #2
 8003eea:	440b      	add	r3, r1
 8003eec:	005b      	lsls	r3, r3, #1
 8003eee:	6879      	ldr	r1, [r7, #4]
 8003ef0:	f008 f951 	bl	800c196 <HAL_SPI_Transmit>
 8003ef4:	4603      	mov	r3, r0
 8003ef6:	2b00      	cmp	r3, #0
 8003ef8:	d006      	beq.n	8003f08 <ST7789_WriteCommands+0x40>
 8003efa:	4b07      	ldr	r3, [pc, #28]	; (8003f18 <ST7789_WriteCommands+0x50>)
 8003efc:	881b      	ldrh	r3, [r3, #0]
 8003efe:	f043 0310 	orr.w	r3, r3, #16
 8003f02:	b29a      	uxth	r2, r3
 8003f04:	4b04      	ldr	r3, [pc, #16]	; (8003f18 <ST7789_WriteCommands+0x50>)
 8003f06:	801a      	strh	r2, [r3, #0]
}
 8003f08:	bf00      	nop
 8003f0a:	3708      	adds	r7, #8
 8003f0c:	46bd      	mov	sp, r7
 8003f0e:	bd80      	pop	{r7, pc}
 8003f10:	40020000 	.word	0x40020000
 8003f14:	20000068 	.word	0x20000068
 8003f18:	20000470 	.word	0x20000470

08003f1c <ST7789_WriteData>:
//-----------------------------------------------------------------------------------------
static void ST7789_WriteData(uint8_t *buff, size_t buff_size)
{
 8003f1c:	b580      	push	{r7, lr}
 8003f1e:	b084      	sub	sp, #16
 8003f20:	af00      	add	r7, sp, #0
 8003f22:	6078      	str	r0, [r7, #4]
 8003f24:	6039      	str	r1, [r7, #0]
HAL_StatusTypeDef rt = HAL_OK;
 8003f26:	2300      	movs	r3, #0
 8003f28:	73fb      	strb	r3, [r7, #15]

	ST7789_DC_Set();
 8003f2a:	2201      	movs	r2, #1
 8003f2c:	2104      	movs	r1, #4
 8003f2e:	481f      	ldr	r0, [pc, #124]	; (8003fac <ST7789_WriteData+0x90>)
 8003f30:	f006 fe76 	bl	800ac20 <HAL_GPIO_WritePin>

	// split data in small chunks because HAL can't send more than 64K at once
	while (buff_size > 0) {
 8003f34:	e028      	b.n	8003f88 <ST7789_WriteData+0x6c>
		uint16_t chunk_size = buff_size > 65535 ? 65535 : buff_size;
 8003f36:	683b      	ldr	r3, [r7, #0]
 8003f38:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8003f3c:	4293      	cmp	r3, r2
 8003f3e:	bf28      	it	cs
 8003f40:	4613      	movcs	r3, r2
 8003f42:	81bb      	strh	r3, [r7, #12]
#ifdef SET_WITH_DMA
		spiRdy = false;
 8003f44:	4b1a      	ldr	r3, [pc, #104]	; (8003fb0 <ST7789_WriteData+0x94>)
 8003f46:	2200      	movs	r2, #0
 8003f48:	701a      	strb	r2, [r3, #0]
		rt |= HAL_SPI_Transmit_DMA(ipsPort, buff, chunk_size);
 8003f4a:	4b1a      	ldr	r3, [pc, #104]	; (8003fb4 <ST7789_WriteData+0x98>)
 8003f4c:	681b      	ldr	r3, [r3, #0]
 8003f4e:	89ba      	ldrh	r2, [r7, #12]
 8003f50:	6879      	ldr	r1, [r7, #4]
 8003f52:	4618      	mov	r0, r3
 8003f54:	f008 fa5c 	bl	800c410 <HAL_SPI_Transmit_DMA>
 8003f58:	4603      	mov	r3, r0
 8003f5a:	461a      	mov	r2, r3
 8003f5c:	7bfb      	ldrb	r3, [r7, #15]
 8003f5e:	4313      	orrs	r3, r2
 8003f60:	73fb      	strb	r3, [r7, #15]
		while (!spiRdy) HAL_Delay(1);
 8003f62:	e002      	b.n	8003f6a <ST7789_WriteData+0x4e>
 8003f64:	2001      	movs	r0, #1
 8003f66:	f005 ffb7 	bl	8009ed8 <HAL_Delay>
 8003f6a:	4b11      	ldr	r3, [pc, #68]	; (8003fb0 <ST7789_WriteData+0x94>)
 8003f6c:	781b      	ldrb	r3, [r3, #0]
 8003f6e:	f083 0301 	eor.w	r3, r3, #1
 8003f72:	b2db      	uxtb	r3, r3
 8003f74:	2b00      	cmp	r3, #0
 8003f76:	d1f5      	bne.n	8003f64 <ST7789_WriteData+0x48>
#else
		rt |= HAL_SPI_Transmit(ipsPort, buff, chunk_size, waits);
#endif
		buff += chunk_size;
 8003f78:	89bb      	ldrh	r3, [r7, #12]
 8003f7a:	687a      	ldr	r2, [r7, #4]
 8003f7c:	4413      	add	r3, r2
 8003f7e:	607b      	str	r3, [r7, #4]
		buff_size -= chunk_size;
 8003f80:	89bb      	ldrh	r3, [r7, #12]
 8003f82:	683a      	ldr	r2, [r7, #0]
 8003f84:	1ad3      	subs	r3, r2, r3
 8003f86:	603b      	str	r3, [r7, #0]
	while (buff_size > 0) {
 8003f88:	683b      	ldr	r3, [r7, #0]
 8003f8a:	2b00      	cmp	r3, #0
 8003f8c:	d1d3      	bne.n	8003f36 <ST7789_WriteData+0x1a>
	}

	if (rt != HAL_OK) devError |= devSPI;
 8003f8e:	7bfb      	ldrb	r3, [r7, #15]
 8003f90:	2b00      	cmp	r3, #0
 8003f92:	d006      	beq.n	8003fa2 <ST7789_WriteData+0x86>
 8003f94:	4b08      	ldr	r3, [pc, #32]	; (8003fb8 <ST7789_WriteData+0x9c>)
 8003f96:	881b      	ldrh	r3, [r3, #0]
 8003f98:	f043 0310 	orr.w	r3, r3, #16
 8003f9c:	b29a      	uxth	r2, r3
 8003f9e:	4b06      	ldr	r3, [pc, #24]	; (8003fb8 <ST7789_WriteData+0x9c>)
 8003fa0:	801a      	strh	r2, [r3, #0]
}
 8003fa2:	bf00      	nop
 8003fa4:	3710      	adds	r7, #16
 8003fa6:	46bd      	mov	sp, r7
 8003fa8:	bd80      	pop	{r7, pc}
 8003faa:	bf00      	nop
 8003fac:	40020000 	.word	0x40020000
 8003fb0:	20000061 	.word	0x20000061
 8003fb4:	20000068 	.word	0x20000068
 8003fb8:	20000470 	.word	0x20000470

08003fbc <ST7789_WriteDataLine>:
//-----------------------------------------------------------------------------------------
static void ST7789_WriteDataLine(uint8_t *buff, size_t line_size)
{
 8003fbc:	b580      	push	{r7, lr}
 8003fbe:	b084      	sub	sp, #16
 8003fc0:	af00      	add	r7, sp, #0
 8003fc2:	6078      	str	r0, [r7, #4]
 8003fc4:	6039      	str	r1, [r7, #0]
HAL_StatusTypeDef rt = HAL_OK;
 8003fc6:	2300      	movs	r3, #0
 8003fc8:	73fb      	strb	r3, [r7, #15]

	ST7789_DC_Set();
 8003fca:	2201      	movs	r2, #1
 8003fcc:	2104      	movs	r1, #4
 8003fce:	4814      	ldr	r0, [pc, #80]	; (8004020 <ST7789_WriteDataLine+0x64>)
 8003fd0:	f006 fe26 	bl	800ac20 <HAL_GPIO_WritePin>

	// split data in small chunks because HAL can't send more than 64K at once
	//while (buff_size > 0) {
		//uint16_t chunk_size = buff_size > 65535 ? 65535 : buff_size;
#ifdef SET_WITH_DMA
		spiRdy = false;
 8003fd4:	4b13      	ldr	r3, [pc, #76]	; (8004024 <ST7789_WriteDataLine+0x68>)
 8003fd6:	2200      	movs	r2, #0
 8003fd8:	701a      	strb	r2, [r3, #0]
		rt = HAL_SPI_Transmit_DMA(ipsPort, buff, line_size);
 8003fda:	4b13      	ldr	r3, [pc, #76]	; (8004028 <ST7789_WriteDataLine+0x6c>)
 8003fdc:	681b      	ldr	r3, [r3, #0]
 8003fde:	683a      	ldr	r2, [r7, #0]
 8003fe0:	b292      	uxth	r2, r2
 8003fe2:	6879      	ldr	r1, [r7, #4]
 8003fe4:	4618      	mov	r0, r3
 8003fe6:	f008 fa13 	bl	800c410 <HAL_SPI_Transmit_DMA>
 8003fea:	4603      	mov	r3, r0
 8003fec:	73fb      	strb	r3, [r7, #15]
		while (!spiRdy) HAL_Delay(1);
 8003fee:	e002      	b.n	8003ff6 <ST7789_WriteDataLine+0x3a>
 8003ff0:	2001      	movs	r0, #1
 8003ff2:	f005 ff71 	bl	8009ed8 <HAL_Delay>
 8003ff6:	4b0b      	ldr	r3, [pc, #44]	; (8004024 <ST7789_WriteDataLine+0x68>)
 8003ff8:	781b      	ldrb	r3, [r3, #0]
 8003ffa:	f083 0301 	eor.w	r3, r3, #1
 8003ffe:	b2db      	uxtb	r3, r3
 8004000:	2b00      	cmp	r3, #0
 8004002:	d1f5      	bne.n	8003ff0 <ST7789_WriteDataLine+0x34>
#endif
		//buff += chunk_size;
		//buff_size -= chunk_size;
	//}

	if (rt != HAL_OK) devError |= devSPI;
 8004004:	7bfb      	ldrb	r3, [r7, #15]
 8004006:	2b00      	cmp	r3, #0
 8004008:	d006      	beq.n	8004018 <ST7789_WriteDataLine+0x5c>
 800400a:	4b08      	ldr	r3, [pc, #32]	; (800402c <ST7789_WriteDataLine+0x70>)
 800400c:	881b      	ldrh	r3, [r3, #0]
 800400e:	f043 0310 	orr.w	r3, r3, #16
 8004012:	b29a      	uxth	r2, r3
 8004014:	4b05      	ldr	r3, [pc, #20]	; (800402c <ST7789_WriteDataLine+0x70>)
 8004016:	801a      	strh	r2, [r3, #0]
}
 8004018:	bf00      	nop
 800401a:	3710      	adds	r7, #16
 800401c:	46bd      	mov	sp, r7
 800401e:	bd80      	pop	{r7, pc}
 8004020:	40020000 	.word	0x40020000
 8004024:	20000061 	.word	0x20000061
 8004028:	20000068 	.word	0x20000068
 800402c:	20000470 	.word	0x20000470

08004030 <ST7789_WriteSmallData>:
//-----------------------------------------------------------------------------------------
static void ST7789_WriteSmallData(uint8_t data)
{
 8004030:	b580      	push	{r7, lr}
 8004032:	b082      	sub	sp, #8
 8004034:	af00      	add	r7, sp, #0
 8004036:	4603      	mov	r3, r0
 8004038:	71fb      	strb	r3, [r7, #7]
	ST7789_DC_Set();
 800403a:	2201      	movs	r2, #1
 800403c:	2104      	movs	r1, #4
 800403e:	480c      	ldr	r0, [pc, #48]	; (8004070 <ST7789_WriteSmallData+0x40>)
 8004040:	f006 fdee 	bl	800ac20 <HAL_GPIO_WritePin>
	if (HAL_SPI_Transmit(ipsPort, &data, sizeof(data), waits) != HAL_OK) devError |= devSPI;
 8004044:	4b0b      	ldr	r3, [pc, #44]	; (8004074 <ST7789_WriteSmallData+0x44>)
 8004046:	6818      	ldr	r0, [r3, #0]
 8004048:	2396      	movs	r3, #150	; 0x96
 800404a:	1df9      	adds	r1, r7, #7
 800404c:	2201      	movs	r2, #1
 800404e:	f008 f8a2 	bl	800c196 <HAL_SPI_Transmit>
 8004052:	4603      	mov	r3, r0
 8004054:	2b00      	cmp	r3, #0
 8004056:	d006      	beq.n	8004066 <ST7789_WriteSmallData+0x36>
 8004058:	4b07      	ldr	r3, [pc, #28]	; (8004078 <ST7789_WriteSmallData+0x48>)
 800405a:	881b      	ldrh	r3, [r3, #0]
 800405c:	f043 0310 	orr.w	r3, r3, #16
 8004060:	b29a      	uxth	r2, r3
 8004062:	4b05      	ldr	r3, [pc, #20]	; (8004078 <ST7789_WriteSmallData+0x48>)
 8004064:	801a      	strh	r2, [r3, #0]
}
 8004066:	bf00      	nop
 8004068:	3708      	adds	r7, #8
 800406a:	46bd      	mov	sp, r7
 800406c:	bd80      	pop	{r7, pc}
 800406e:	bf00      	nop
 8004070:	40020000 	.word	0x40020000
 8004074:	20000068 	.word	0x20000068
 8004078:	20000470 	.word	0x20000470

0800407c <ipsOn>:
//-----------------------------------------------------------------------------------------
void ipsOn(uint8_t act)
{
 800407c:	b580      	push	{r7, lr}
 800407e:	b082      	sub	sp, #8
 8004080:	af00      	add	r7, sp, #0
 8004082:	4603      	mov	r3, r0
 8004084:	71fb      	strb	r3, [r7, #7]
	if (act) ST7789_WriteCommand(ST7789_DISPON);
 8004086:	79fb      	ldrb	r3, [r7, #7]
 8004088:	2b00      	cmp	r3, #0
 800408a:	d003      	beq.n	8004094 <ipsOn+0x18>
 800408c:	2029      	movs	r0, #41	; 0x29
 800408e:	f7ff fef5 	bl	8003e7c <ST7789_WriteCommand>
	    else ST7789_WriteCommand(ST7789_DISPOFF);
}
 8004092:	e002      	b.n	800409a <ipsOn+0x1e>
	    else ST7789_WriteCommand(ST7789_DISPOFF);
 8004094:	2028      	movs	r0, #40	; 0x28
 8004096:	f7ff fef1 	bl	8003e7c <ST7789_WriteCommand>
}
 800409a:	bf00      	nop
 800409c:	3708      	adds	r7, #8
 800409e:	46bd      	mov	sp, r7
 80040a0:	bd80      	pop	{r7, pc}
	...

080040a4 <ST7789_SetRotation>:
//-----------------------------------------------------------------------------------------
void ST7789_SetRotation(uint8_t m)
{
 80040a4:	b580      	push	{r7, lr}
 80040a6:	b082      	sub	sp, #8
 80040a8:	af00      	add	r7, sp, #0
 80040aa:	4603      	mov	r3, r0
 80040ac:	71fb      	strb	r3, [r7, #7]
	ST7789_WriteCommand(ST7789_MADCTL);	// MADCTL
 80040ae:	2036      	movs	r0, #54	; 0x36
 80040b0:	f7ff fee4 	bl	8003e7c <ST7789_WriteCommand>
	switch (m) {
 80040b4:	79fb      	ldrb	r3, [r7, #7]
 80040b6:	2b03      	cmp	r3, #3
 80040b8:	d81a      	bhi.n	80040f0 <ST7789_SetRotation+0x4c>
 80040ba:	a201      	add	r2, pc, #4	; (adr r2, 80040c0 <ST7789_SetRotation+0x1c>)
 80040bc:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80040c0:	080040d1 	.word	0x080040d1
 80040c4:	080040d9 	.word	0x080040d9
 80040c8:	080040e1 	.word	0x080040e1
 80040cc:	080040e9 	.word	0x080040e9
	case 0:
		ST7789_WriteSmallData(ST7789_MADCTL_MX | ST7789_MADCTL_MY | ST7789_MADCTL_RGB);
 80040d0:	20c0      	movs	r0, #192	; 0xc0
 80040d2:	f7ff ffad 	bl	8004030 <ST7789_WriteSmallData>
		break;
 80040d6:	e00c      	b.n	80040f2 <ST7789_SetRotation+0x4e>
	case 1:
		ST7789_WriteSmallData(ST7789_MADCTL_MY | ST7789_MADCTL_MV | ST7789_MADCTL_RGB);
 80040d8:	20a0      	movs	r0, #160	; 0xa0
 80040da:	f7ff ffa9 	bl	8004030 <ST7789_WriteSmallData>
		break;
 80040de:	e008      	b.n	80040f2 <ST7789_SetRotation+0x4e>
	case 2:
		ST7789_WriteSmallData(ST7789_MADCTL_RGB);
 80040e0:	2000      	movs	r0, #0
 80040e2:	f7ff ffa5 	bl	8004030 <ST7789_WriteSmallData>
		break;
 80040e6:	e004      	b.n	80040f2 <ST7789_SetRotation+0x4e>
	case 3:
		ST7789_WriteSmallData(ST7789_MADCTL_MX | ST7789_MADCTL_MV | ST7789_MADCTL_RGB);
 80040e8:	2060      	movs	r0, #96	; 0x60
 80040ea:	f7ff ffa1 	bl	8004030 <ST7789_WriteSmallData>
		break;
 80040ee:	e000      	b.n	80040f2 <ST7789_SetRotation+0x4e>
	default:
		break;
 80040f0:	bf00      	nop
	}
}
 80040f2:	bf00      	nop
 80040f4:	3708      	adds	r7, #8
 80040f6:	46bd      	mov	sp, r7
 80040f8:	bd80      	pop	{r7, pc}
 80040fa:	bf00      	nop

080040fc <ST7789_SetAddressWindow>:
//-----------------------------------------------------------------------------------------
static void ST7789_SetAddressWindow(uint16_t x0, uint16_t y0, uint16_t x1, uint16_t y1)
{
 80040fc:	b590      	push	{r4, r7, lr}
 80040fe:	b087      	sub	sp, #28
 8004100:	af00      	add	r7, sp, #0
 8004102:	4604      	mov	r4, r0
 8004104:	4608      	mov	r0, r1
 8004106:	4611      	mov	r1, r2
 8004108:	461a      	mov	r2, r3
 800410a:	4623      	mov	r3, r4
 800410c:	80fb      	strh	r3, [r7, #6]
 800410e:	4603      	mov	r3, r0
 8004110:	80bb      	strh	r3, [r7, #4]
 8004112:	460b      	mov	r3, r1
 8004114:	807b      	strh	r3, [r7, #2]
 8004116:	4613      	mov	r3, r2
 8004118:	803b      	strh	r3, [r7, #0]
	uint16_t x_start = x0 + X_SHIFT, x_end = x1 + X_SHIFT;
 800411a:	88fb      	ldrh	r3, [r7, #6]
 800411c:	82fb      	strh	r3, [r7, #22]
 800411e:	887b      	ldrh	r3, [r7, #2]
 8004120:	82bb      	strh	r3, [r7, #20]
	uint16_t y_start = y0 + Y_SHIFT, y_end = y1 + Y_SHIFT;
 8004122:	88bb      	ldrh	r3, [r7, #4]
 8004124:	827b      	strh	r3, [r7, #18]
 8004126:	883b      	ldrh	r3, [r7, #0]
 8004128:	823b      	strh	r3, [r7, #16]
	
	/* Column Address set */
	ST7789_WriteCommand(ST7789_CASET); 
 800412a:	202a      	movs	r0, #42	; 0x2a
 800412c:	f7ff fea6 	bl	8003e7c <ST7789_WriteCommand>
	{
		uint8_t data[] = {x_start >> 8, x_start & 0xFF, x_end >> 8, x_end & 0xFF};
 8004130:	8afb      	ldrh	r3, [r7, #22]
 8004132:	0a1b      	lsrs	r3, r3, #8
 8004134:	b29b      	uxth	r3, r3
 8004136:	b2db      	uxtb	r3, r3
 8004138:	733b      	strb	r3, [r7, #12]
 800413a:	8afb      	ldrh	r3, [r7, #22]
 800413c:	b2db      	uxtb	r3, r3
 800413e:	737b      	strb	r3, [r7, #13]
 8004140:	8abb      	ldrh	r3, [r7, #20]
 8004142:	0a1b      	lsrs	r3, r3, #8
 8004144:	b29b      	uxth	r3, r3
 8004146:	b2db      	uxtb	r3, r3
 8004148:	73bb      	strb	r3, [r7, #14]
 800414a:	8abb      	ldrh	r3, [r7, #20]
 800414c:	b2db      	uxtb	r3, r3
 800414e:	73fb      	strb	r3, [r7, #15]
		ST7789_WriteData(data, sizeof(data));
 8004150:	f107 030c 	add.w	r3, r7, #12
 8004154:	2104      	movs	r1, #4
 8004156:	4618      	mov	r0, r3
 8004158:	f7ff fee0 	bl	8003f1c <ST7789_WriteData>
	}

	/* Row Address set */
	ST7789_WriteCommand(ST7789_RASET);
 800415c:	202b      	movs	r0, #43	; 0x2b
 800415e:	f7ff fe8d 	bl	8003e7c <ST7789_WriteCommand>
	{
		uint8_t data[] = {y_start >> 8, y_start & 0xFF, y_end >> 8, y_end & 0xFF};
 8004162:	8a7b      	ldrh	r3, [r7, #18]
 8004164:	0a1b      	lsrs	r3, r3, #8
 8004166:	b29b      	uxth	r3, r3
 8004168:	b2db      	uxtb	r3, r3
 800416a:	723b      	strb	r3, [r7, #8]
 800416c:	8a7b      	ldrh	r3, [r7, #18]
 800416e:	b2db      	uxtb	r3, r3
 8004170:	727b      	strb	r3, [r7, #9]
 8004172:	8a3b      	ldrh	r3, [r7, #16]
 8004174:	0a1b      	lsrs	r3, r3, #8
 8004176:	b29b      	uxth	r3, r3
 8004178:	b2db      	uxtb	r3, r3
 800417a:	72bb      	strb	r3, [r7, #10]
 800417c:	8a3b      	ldrh	r3, [r7, #16]
 800417e:	b2db      	uxtb	r3, r3
 8004180:	72fb      	strb	r3, [r7, #11]
		ST7789_WriteData(data, sizeof(data));
 8004182:	f107 0308 	add.w	r3, r7, #8
 8004186:	2104      	movs	r1, #4
 8004188:	4618      	mov	r0, r3
 800418a:	f7ff fec7 	bl	8003f1c <ST7789_WriteData>
	}
	/* Write to RAM */
	ST7789_WriteCommand(ST7789_RAMWR);
 800418e:	202c      	movs	r0, #44	; 0x2c
 8004190:	f7ff fe74 	bl	8003e7c <ST7789_WriteCommand>
}
 8004194:	bf00      	nop
 8004196:	371c      	adds	r7, #28
 8004198:	46bd      	mov	sp, r7
 800419a:	bd90      	pop	{r4, r7, pc}

0800419c <ST7789_Reset>:
//-----------------------------------------------------------------------------------------
void ST7789_Reset()
{
 800419c:	b580      	push	{r7, lr}
 800419e:	af00      	add	r7, sp, #0
	HAL_Delay(20);//25
 80041a0:	2014      	movs	r0, #20
 80041a2:	f005 fe99 	bl	8009ed8 <HAL_Delay>
    ST7789_RST_Clr();
 80041a6:	2200      	movs	r2, #0
 80041a8:	2102      	movs	r1, #2
 80041aa:	4808      	ldr	r0, [pc, #32]	; (80041cc <ST7789_Reset+0x30>)
 80041ac:	f006 fd38 	bl	800ac20 <HAL_GPIO_WritePin>
    HAL_Delay(10);//25
 80041b0:	200a      	movs	r0, #10
 80041b2:	f005 fe91 	bl	8009ed8 <HAL_Delay>
    ST7789_RST_Set();
 80041b6:	2201      	movs	r2, #1
 80041b8:	2102      	movs	r1, #2
 80041ba:	4804      	ldr	r0, [pc, #16]	; (80041cc <ST7789_Reset+0x30>)
 80041bc:	f006 fd30 	bl	800ac20 <HAL_GPIO_WritePin>
    HAL_Delay(20);//50
 80041c0:	2014      	movs	r0, #20
 80041c2:	f005 fe89 	bl	8009ed8 <HAL_Delay>
}
 80041c6:	bf00      	nop
 80041c8:	bd80      	pop	{r7, pc}
 80041ca:	bf00      	nop
 80041cc:	40020000 	.word	0x40020000

080041d0 <ST7789_Init>:
//-----------------------------------------------------------------------------------------
void ST7789_Init(uint16_t bkColor)
{
 80041d0:	b590      	push	{r4, r7, lr}
 80041d2:	b08f      	sub	sp, #60	; 0x3c
 80041d4:	af00      	add	r7, sp, #0
 80041d6:	4603      	mov	r3, r0
 80041d8:	80fb      	strh	r3, [r7, #6]
		
    ST7789_WriteCommand(ST7789_COLMOD);		//	Set color mode
 80041da:	203a      	movs	r0, #58	; 0x3a
 80041dc:	f7ff fe4e 	bl	8003e7c <ST7789_WriteCommand>
    ST7789_WriteSmallData(ST7789_COLOR_MODE_16bit);//
 80041e0:	2055      	movs	r0, #85	; 0x55
 80041e2:	f7ff ff25 	bl	8004030 <ST7789_WriteSmallData>
  	ST7789_WriteCommand(0xB2);				//	Porch control
 80041e6:	20b2      	movs	r0, #178	; 0xb2
 80041e8:	f7ff fe48 	bl	8003e7c <ST7789_WriteCommand>
	{
		uint8_t data[] = {0x0C, 0x0C, 0x00, 0x33, 0x33};
 80041ec:	4a3a      	ldr	r2, [pc, #232]	; (80042d8 <ST7789_Init+0x108>)
 80041ee:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 80041f2:	e892 0003 	ldmia.w	r2, {r0, r1}
 80041f6:	6018      	str	r0, [r3, #0]
 80041f8:	3304      	adds	r3, #4
 80041fa:	7019      	strb	r1, [r3, #0]
		ST7789_WriteData(data, sizeof(data));
 80041fc:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 8004200:	2105      	movs	r1, #5
 8004202:	4618      	mov	r0, r3
 8004204:	f7ff fe8a 	bl	8003f1c <ST7789_WriteData>
	}
	ST7789_SetRotation(ST7789_ROTATION);	//	MADCTL (Display Rotation)
 8004208:	2003      	movs	r0, #3
 800420a:	f7ff ff4b 	bl	80040a4 <ST7789_SetRotation>
	
	/* Internal LCD Voltage generator settings */
    ST7789_WriteCommand(0xB7);				//	Gate Control
 800420e:	20b7      	movs	r0, #183	; 0xb7
 8004210:	f7ff fe34 	bl	8003e7c <ST7789_WriteCommand>
    ST7789_WriteSmallData(0x35);			//	Default value
 8004214:	2035      	movs	r0, #53	; 0x35
 8004216:	f7ff ff0b 	bl	8004030 <ST7789_WriteSmallData>
    ST7789_WriteCommand(0xBB);				//	VCOM setting
 800421a:	20bb      	movs	r0, #187	; 0xbb
 800421c:	f7ff fe2e 	bl	8003e7c <ST7789_WriteCommand>
    ST7789_WriteSmallData(0x19);			//	0.725v (default 0.75v for 0x20)
 8004220:	2019      	movs	r0, #25
 8004222:	f7ff ff05 	bl	8004030 <ST7789_WriteSmallData>
    ST7789_WriteCommand(0xC0);				//	LCMCTRL	
 8004226:	20c0      	movs	r0, #192	; 0xc0
 8004228:	f7ff fe28 	bl	8003e7c <ST7789_WriteCommand>
    ST7789_WriteSmallData(0x2C);			//	Default value
 800422c:	202c      	movs	r0, #44	; 0x2c
 800422e:	f7ff feff 	bl	8004030 <ST7789_WriteSmallData>
    ST7789_WriteCommand(0xC2);				//	VDV and VRH command Enable
 8004232:	20c2      	movs	r0, #194	; 0xc2
 8004234:	f7ff fe22 	bl	8003e7c <ST7789_WriteCommand>
    ST7789_WriteSmallData(0x01);			//	Default value
 8004238:	2001      	movs	r0, #1
 800423a:	f7ff fef9 	bl	8004030 <ST7789_WriteSmallData>
    ST7789_WriteSmallData(0xff);            //	Default value
 800423e:	20ff      	movs	r0, #255	; 0xff
 8004240:	f7ff fef6 	bl	8004030 <ST7789_WriteSmallData>
    ST7789_WriteCommand(0xC3);				//	VRH set
 8004244:	20c3      	movs	r0, #195	; 0xc3
 8004246:	f7ff fe19 	bl	8003e7c <ST7789_WriteCommand>
    ST7789_WriteSmallData(0x12);			//	+-4.45v (defalut +-4.1v for 0x0B)
 800424a:	2012      	movs	r0, #18
 800424c:	f7ff fef0 	bl	8004030 <ST7789_WriteSmallData>
    ST7789_WriteCommand(0xC4);				//	VDV set
 8004250:	20c4      	movs	r0, #196	; 0xc4
 8004252:	f7ff fe13 	bl	8003e7c <ST7789_WriteCommand>
    ST7789_WriteSmallData(0x20);			//	Default value
 8004256:	2020      	movs	r0, #32
 8004258:	f7ff feea 	bl	8004030 <ST7789_WriteSmallData>
    ST7789_WriteCommand(0xC6);				//	Frame rate control in normal mode
 800425c:	20c6      	movs	r0, #198	; 0xc6
 800425e:	f7ff fe0d 	bl	8003e7c <ST7789_WriteCommand>
    ST7789_WriteSmallData(0x0F);			//	Default value (60HZ)
 8004262:	200f      	movs	r0, #15
 8004264:	f7ff fee4 	bl	8004030 <ST7789_WriteSmallData>
    ST7789_WriteCommand(0xD0);				//	Power control
 8004268:	20d0      	movs	r0, #208	; 0xd0
 800426a:	f7ff fe07 	bl	8003e7c <ST7789_WriteCommand>
    ST7789_WriteSmallData(0xA4);			//	Default value
 800426e:	20a4      	movs	r0, #164	; 0xa4
 8004270:	f7ff fede 	bl	8004030 <ST7789_WriteSmallData>
    ST7789_WriteSmallData(0xA1);			//	Default value
 8004274:	20a1      	movs	r0, #161	; 0xa1
 8004276:	f7ff fedb 	bl	8004030 <ST7789_WriteSmallData>
	/**************** Division line ****************/

	ST7789_WriteCommand(0xE0);
 800427a:	20e0      	movs	r0, #224	; 0xe0
 800427c:	f7ff fdfe 	bl	8003e7c <ST7789_WriteCommand>
	{
		uint8_t data[] = {0xD0, 0x04, 0x0D, 0x11, 0x13, 0x2B, 0x3F, 0x54, 0x4C, 0x18, 0x0D, 0x0B, 0x1F, 0x23};
 8004280:	4b16      	ldr	r3, [pc, #88]	; (80042dc <ST7789_Init+0x10c>)
 8004282:	f107 041c 	add.w	r4, r7, #28
 8004286:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 8004288:	c407      	stmia	r4!, {r0, r1, r2}
 800428a:	8023      	strh	r3, [r4, #0]
		ST7789_WriteData(data, sizeof(data));
 800428c:	f107 031c 	add.w	r3, r7, #28
 8004290:	210e      	movs	r1, #14
 8004292:	4618      	mov	r0, r3
 8004294:	f7ff fe42 	bl	8003f1c <ST7789_WriteData>
	}

    ST7789_WriteCommand(0xE1);
 8004298:	20e1      	movs	r0, #225	; 0xe1
 800429a:	f7ff fdef 	bl	8003e7c <ST7789_WriteCommand>
	{
		uint8_t data[] = {0xD0, 0x04, 0x0C, 0x11, 0x13, 0x2C, 0x3F, 0x44, 0x51, 0x2F, 0x1F, 0x1F, 0x20, 0x23};
 800429e:	4b10      	ldr	r3, [pc, #64]	; (80042e0 <ST7789_Init+0x110>)
 80042a0:	f107 040c 	add.w	r4, r7, #12
 80042a4:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 80042a6:	c407      	stmia	r4!, {r0, r1, r2}
 80042a8:	8023      	strh	r3, [r4, #0]
		ST7789_WriteData(data, sizeof(data));
 80042aa:	f107 030c 	add.w	r3, r7, #12
 80042ae:	210e      	movs	r1, #14
 80042b0:	4618      	mov	r0, r3
 80042b2:	f7ff fe33 	bl	8003f1c <ST7789_WriteData>
	}

  	uint8_t cmds[] = {ST7789_INVON, ST7789_SLPOUT, ST7789_NORON, ST7789_DISPOFF};
 80042b6:	4b0b      	ldr	r3, [pc, #44]	; (80042e4 <ST7789_Init+0x114>)
 80042b8:	637b      	str	r3, [r7, #52]	; 0x34
  	ST7789_WriteCommands(cmds, sizeof(cmds));
 80042ba:	f107 0334 	add.w	r3, r7, #52	; 0x34
 80042be:	2104      	movs	r1, #4
 80042c0:	4618      	mov	r0, r3
 80042c2:	f7ff fe01 	bl	8003ec8 <ST7789_WriteCommands>


	ST7789_Fill_Color(bkColor);				//	Fill with Black.
 80042c6:	88fb      	ldrh	r3, [r7, #6]
 80042c8:	4618      	mov	r0, r3
 80042ca:	f000 f80d 	bl	80042e8 <ST7789_Fill_Color>
}
 80042ce:	bf00      	nop
 80042d0:	373c      	adds	r7, #60	; 0x3c
 80042d2:	46bd      	mov	sp, r7
 80042d4:	bd90      	pop	{r4, r7, pc}
 80042d6:	bf00      	nop
 80042d8:	08013974 	.word	0x08013974
 80042dc:	0801397c 	.word	0x0801397c
 80042e0:	0801398c 	.word	0x0801398c
 80042e4:	28131121 	.word	0x28131121

080042e8 <ST7789_Fill_Color>:
//-----------------------------------------------------------------------------------------
void ST7789_Fill_Color(uint16_t color)
{
 80042e8:	b580      	push	{r7, lr}
 80042ea:	b0fc      	sub	sp, #496	; 0x1f0
 80042ec:	af00      	add	r7, sp, #0
 80042ee:	4602      	mov	r2, r0
 80042f0:	f507 73f8 	add.w	r3, r7, #496	; 0x1f0
 80042f4:	f5a3 73f5 	sub.w	r3, r3, #490	; 0x1ea
 80042f8:	801a      	strh	r2, [r3, #0]

	if (frm_buf) free(frm_buf);

#else
*/
	ST7789_SetAddressWindow(0, 0, ST7789_WIDTH - 1, ST7789_HEIGHT - 1);
 80042fa:	23ef      	movs	r3, #239	; 0xef
 80042fc:	22ef      	movs	r2, #239	; 0xef
 80042fe:	2100      	movs	r1, #0
 8004300:	2000      	movs	r0, #0
 8004302:	f7ff fefb 	bl	80040fc <ST7789_SetAddressWindow>

	uint8_t data[ST7789_WIDTH << 1];
	uint16_t i = 0, j;
 8004306:	2300      	movs	r3, #0
 8004308:	f8a7 31ee 	strh.w	r3, [r7, #494]	; 0x1ee
	for (j = 0; j < ST7789_WIDTH; j++) {
 800430c:	2300      	movs	r3, #0
 800430e:	f8a7 31ec 	strh.w	r3, [r7, #492]	; 0x1ec
 8004312:	e024      	b.n	800435e <ST7789_Fill_Color+0x76>
		*(uint16_t *)(data + i) = HTONS(color);
 8004314:	f507 73f8 	add.w	r3, r7, #496	; 0x1f0
 8004318:	f5a3 73f5 	sub.w	r3, r3, #490	; 0x1ea
 800431c:	881b      	ldrh	r3, [r3, #0]
 800431e:	0a1b      	lsrs	r3, r3, #8
 8004320:	b29b      	uxth	r3, r3
 8004322:	b21a      	sxth	r2, r3
 8004324:	f507 73f8 	add.w	r3, r7, #496	; 0x1f0
 8004328:	f5a3 73f5 	sub.w	r3, r3, #490	; 0x1ea
 800432c:	881b      	ldrh	r3, [r3, #0]
 800432e:	021b      	lsls	r3, r3, #8
 8004330:	b21b      	sxth	r3, r3
 8004332:	f023 03ff 	bic.w	r3, r3, #255	; 0xff
 8004336:	b21b      	sxth	r3, r3
 8004338:	4313      	orrs	r3, r2
 800433a:	b219      	sxth	r1, r3
 800433c:	f8b7 31ee 	ldrh.w	r3, [r7, #494]	; 0x1ee
 8004340:	f107 020c 	add.w	r2, r7, #12
 8004344:	4413      	add	r3, r2
 8004346:	b28a      	uxth	r2, r1
 8004348:	801a      	strh	r2, [r3, #0]
		i += 2;
 800434a:	f8b7 31ee 	ldrh.w	r3, [r7, #494]	; 0x1ee
 800434e:	3302      	adds	r3, #2
 8004350:	f8a7 31ee 	strh.w	r3, [r7, #494]	; 0x1ee
	for (j = 0; j < ST7789_WIDTH; j++) {
 8004354:	f8b7 31ec 	ldrh.w	r3, [r7, #492]	; 0x1ec
 8004358:	3301      	adds	r3, #1
 800435a:	f8a7 31ec 	strh.w	r3, [r7, #492]	; 0x1ec
 800435e:	f8b7 31ec 	ldrh.w	r3, [r7, #492]	; 0x1ec
 8004362:	2bef      	cmp	r3, #239	; 0xef
 8004364:	d9d6      	bls.n	8004314 <ST7789_Fill_Color+0x2c>
	}
	for (j = 0; j < ST7789_HEIGHT; j++) ST7789_WriteDataLine(data, sizeof(data));
 8004366:	2300      	movs	r3, #0
 8004368:	f8a7 31ec 	strh.w	r3, [r7, #492]	; 0x1ec
 800436c:	e00b      	b.n	8004386 <ST7789_Fill_Color+0x9e>
 800436e:	f107 030c 	add.w	r3, r7, #12
 8004372:	f44f 71f0 	mov.w	r1, #480	; 0x1e0
 8004376:	4618      	mov	r0, r3
 8004378:	f7ff fe20 	bl	8003fbc <ST7789_WriteDataLine>
 800437c:	f8b7 31ec 	ldrh.w	r3, [r7, #492]	; 0x1ec
 8004380:	3301      	adds	r3, #1
 8004382:	f8a7 31ec 	strh.w	r3, [r7, #492]	; 0x1ec
 8004386:	f8b7 31ec 	ldrh.w	r3, [r7, #492]	; 0x1ec
 800438a:	2bef      	cmp	r3, #239	; 0xef
 800438c:	d9ef      	bls.n	800436e <ST7789_Fill_Color+0x86>

//#endif
}
 800438e:	bf00      	nop
 8004390:	bf00      	nop
 8004392:	f507 77f8 	add.w	r7, r7, #496	; 0x1f0
 8004396:	46bd      	mov	sp, r7
 8004398:	bd80      	pop	{r7, pc}

0800439a <ST7789_Fill>:

	ST7789_WriteData(data, sizeof(data));
}
//-----------------------------------------------------------------------------------------
void ST7789_Fill(uint16_t xSta, uint16_t ySta, uint16_t xEnd, uint16_t yEnd, uint16_t color)
{
 800439a:	b590      	push	{r4, r7, lr}
 800439c:	b085      	sub	sp, #20
 800439e:	af00      	add	r7, sp, #0
 80043a0:	4604      	mov	r4, r0
 80043a2:	4608      	mov	r0, r1
 80043a4:	4611      	mov	r1, r2
 80043a6:	461a      	mov	r2, r3
 80043a8:	4623      	mov	r3, r4
 80043aa:	80fb      	strh	r3, [r7, #6]
 80043ac:	4603      	mov	r3, r0
 80043ae:	80bb      	strh	r3, [r7, #4]
 80043b0:	460b      	mov	r3, r1
 80043b2:	807b      	strh	r3, [r7, #2]
 80043b4:	4613      	mov	r3, r2
 80043b6:	803b      	strh	r3, [r7, #0]
	if ((xEnd < 0) || (xEnd >= ST7789_WIDTH) ||
 80043b8:	887b      	ldrh	r3, [r7, #2]
 80043ba:	2bef      	cmp	r3, #239	; 0xef
 80043bc:	d82b      	bhi.n	8004416 <ST7789_Fill+0x7c>
		 (yEnd < 0) || (yEnd >= ST7789_HEIGHT))	return;
 80043be:	883b      	ldrh	r3, [r7, #0]
 80043c0:	2bef      	cmp	r3, #239	; 0xef
 80043c2:	d828      	bhi.n	8004416 <ST7789_Fill+0x7c>

	uint16_t i, j;
	uint8_t data[] = {color >> 8, color & 0xFF};
 80043c4:	8c3b      	ldrh	r3, [r7, #32]
 80043c6:	0a1b      	lsrs	r3, r3, #8
 80043c8:	b29b      	uxth	r3, r3
 80043ca:	b2db      	uxtb	r3, r3
 80043cc:	723b      	strb	r3, [r7, #8]
 80043ce:	8c3b      	ldrh	r3, [r7, #32]
 80043d0:	b2db      	uxtb	r3, r3
 80043d2:	727b      	strb	r3, [r7, #9]
	ST7789_SetAddressWindow(xSta, ySta, xEnd, yEnd);
 80043d4:	883b      	ldrh	r3, [r7, #0]
 80043d6:	887a      	ldrh	r2, [r7, #2]
 80043d8:	88b9      	ldrh	r1, [r7, #4]
 80043da:	88f8      	ldrh	r0, [r7, #6]
 80043dc:	f7ff fe8e 	bl	80040fc <ST7789_SetAddressWindow>
	for (i = ySta; i <= yEnd; i++) {
 80043e0:	88bb      	ldrh	r3, [r7, #4]
 80043e2:	81fb      	strh	r3, [r7, #14]
 80043e4:	e012      	b.n	800440c <ST7789_Fill+0x72>
		for (j = xSta; j <= xEnd; j++) ST7789_WriteData(data, sizeof(data));
 80043e6:	88fb      	ldrh	r3, [r7, #6]
 80043e8:	81bb      	strh	r3, [r7, #12]
 80043ea:	e008      	b.n	80043fe <ST7789_Fill+0x64>
 80043ec:	f107 0308 	add.w	r3, r7, #8
 80043f0:	2102      	movs	r1, #2
 80043f2:	4618      	mov	r0, r3
 80043f4:	f7ff fd92 	bl	8003f1c <ST7789_WriteData>
 80043f8:	89bb      	ldrh	r3, [r7, #12]
 80043fa:	3301      	adds	r3, #1
 80043fc:	81bb      	strh	r3, [r7, #12]
 80043fe:	89ba      	ldrh	r2, [r7, #12]
 8004400:	887b      	ldrh	r3, [r7, #2]
 8004402:	429a      	cmp	r2, r3
 8004404:	d9f2      	bls.n	80043ec <ST7789_Fill+0x52>
	for (i = ySta; i <= yEnd; i++) {
 8004406:	89fb      	ldrh	r3, [r7, #14]
 8004408:	3301      	adds	r3, #1
 800440a:	81fb      	strh	r3, [r7, #14]
 800440c:	89fa      	ldrh	r2, [r7, #14]
 800440e:	883b      	ldrh	r3, [r7, #0]
 8004410:	429a      	cmp	r2, r3
 8004412:	d9e8      	bls.n	80043e6 <ST7789_Fill+0x4c>
 8004414:	e000      	b.n	8004418 <ST7789_Fill+0x7e>
		 (yEnd < 0) || (yEnd >= ST7789_HEIGHT))	return;
 8004416:	bf00      	nop
	}
}
 8004418:	3714      	adds	r7, #20
 800441a:	46bd      	mov	sp, r7
 800441c:	bd90      	pop	{r4, r7, pc}

0800441e <ST7789_WriteChar>:
{
	ST7789_WriteCommand(invert ? 0x21 /* INVON */ : 0x20 /* INVOFF */);
}
//-----------------------------------------------------------------------------------------
void ST7789_WriteChar(uint16_t x, uint16_t y, char ch, FontDef font, uint16_t color, uint16_t bgcolor)
{
 800441e:	b082      	sub	sp, #8
 8004420:	b590      	push	{r4, r7, lr}
 8004422:	b089      	sub	sp, #36	; 0x24
 8004424:	af00      	add	r7, sp, #0
 8004426:	637b      	str	r3, [r7, #52]	; 0x34
 8004428:	4603      	mov	r3, r0
 800442a:	80fb      	strh	r3, [r7, #6]
 800442c:	460b      	mov	r3, r1
 800442e:	80bb      	strh	r3, [r7, #4]
 8004430:	4613      	mov	r3, r2
 8004432:	70fb      	strb	r3, [r7, #3]
uint32_t i, b, j;

	ST7789_SetAddressWindow(x, y, x + font.width - 1, y + font.height - 1);
 8004434:	f897 3034 	ldrb.w	r3, [r7, #52]	; 0x34
 8004438:	b29a      	uxth	r2, r3
 800443a:	88fb      	ldrh	r3, [r7, #6]
 800443c:	4413      	add	r3, r2
 800443e:	b29b      	uxth	r3, r3
 8004440:	3b01      	subs	r3, #1
 8004442:	b29c      	uxth	r4, r3
 8004444:	f897 3035 	ldrb.w	r3, [r7, #53]	; 0x35
 8004448:	b29a      	uxth	r2, r3
 800444a:	88bb      	ldrh	r3, [r7, #4]
 800444c:	4413      	add	r3, r2
 800444e:	b29b      	uxth	r3, r3
 8004450:	3b01      	subs	r3, #1
 8004452:	b29b      	uxth	r3, r3
 8004454:	88b9      	ldrh	r1, [r7, #4]
 8004456:	88f8      	ldrh	r0, [r7, #6]
 8004458:	4622      	mov	r2, r4
 800445a:	f7ff fe4f 	bl	80040fc <ST7789_SetAddressWindow>
	uint8_t cdata[] = {color >> 8, color & 0xFF};
 800445e:	8fbb      	ldrh	r3, [r7, #60]	; 0x3c
 8004460:	0a1b      	lsrs	r3, r3, #8
 8004462:	b29b      	uxth	r3, r3
 8004464:	b2db      	uxtb	r3, r3
 8004466:	733b      	strb	r3, [r7, #12]
 8004468:	8fbb      	ldrh	r3, [r7, #60]	; 0x3c
 800446a:	b2db      	uxtb	r3, r3
 800446c:	737b      	strb	r3, [r7, #13]
	uint8_t bdata[] = {bgcolor >> 8, bgcolor & 0xFF};
 800446e:	f8b7 3040 	ldrh.w	r3, [r7, #64]	; 0x40
 8004472:	0a1b      	lsrs	r3, r3, #8
 8004474:	b29b      	uxth	r3, r3
 8004476:	b2db      	uxtb	r3, r3
 8004478:	723b      	strb	r3, [r7, #8]
 800447a:	f8b7 3040 	ldrh.w	r3, [r7, #64]	; 0x40
 800447e:	b2db      	uxtb	r3, r3
 8004480:	727b      	strb	r3, [r7, #9]
	uint8_t *uk = NULL;
 8004482:	2300      	movs	r3, #0
 8004484:	617b      	str	r3, [r7, #20]

	for (i = 0; i < font.height; i++) {
 8004486:	2300      	movs	r3, #0
 8004488:	61fb      	str	r3, [r7, #28]
 800448a:	e02f      	b.n	80044ec <ST7789_WriteChar+0xce>
		b = font.data[(ch - 32) * font.height + i];
 800448c:	6bba      	ldr	r2, [r7, #56]	; 0x38
 800448e:	78fb      	ldrb	r3, [r7, #3]
 8004490:	3b20      	subs	r3, #32
 8004492:	f897 1035 	ldrb.w	r1, [r7, #53]	; 0x35
 8004496:	fb01 f303 	mul.w	r3, r1, r3
 800449a:	4619      	mov	r1, r3
 800449c:	69fb      	ldr	r3, [r7, #28]
 800449e:	440b      	add	r3, r1
 80044a0:	005b      	lsls	r3, r3, #1
 80044a2:	4413      	add	r3, r2
 80044a4:	881b      	ldrh	r3, [r3, #0]
 80044a6:	613b      	str	r3, [r7, #16]
		for (j = 0; j < font.width; j++) {
 80044a8:	2300      	movs	r3, #0
 80044aa:	61bb      	str	r3, [r7, #24]
 80044ac:	e015      	b.n	80044da <ST7789_WriteChar+0xbc>
			if ((b << j) & 0x8000) {
 80044ae:	693a      	ldr	r2, [r7, #16]
 80044b0:	69bb      	ldr	r3, [r7, #24]
 80044b2:	fa02 f303 	lsl.w	r3, r2, r3
 80044b6:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 80044ba:	2b00      	cmp	r3, #0
 80044bc:	d003      	beq.n	80044c6 <ST7789_WriteChar+0xa8>
				uk = cdata;
 80044be:	f107 030c 	add.w	r3, r7, #12
 80044c2:	617b      	str	r3, [r7, #20]
 80044c4:	e002      	b.n	80044cc <ST7789_WriteChar+0xae>
			} else {
				uk = bdata;
 80044c6:	f107 0308 	add.w	r3, r7, #8
 80044ca:	617b      	str	r3, [r7, #20]
			}
			ST7789_WriteData(uk, sizeof(cdata));
 80044cc:	2102      	movs	r1, #2
 80044ce:	6978      	ldr	r0, [r7, #20]
 80044d0:	f7ff fd24 	bl	8003f1c <ST7789_WriteData>
		for (j = 0; j < font.width; j++) {
 80044d4:	69bb      	ldr	r3, [r7, #24]
 80044d6:	3301      	adds	r3, #1
 80044d8:	61bb      	str	r3, [r7, #24]
 80044da:	f897 3034 	ldrb.w	r3, [r7, #52]	; 0x34
 80044de:	461a      	mov	r2, r3
 80044e0:	69bb      	ldr	r3, [r7, #24]
 80044e2:	4293      	cmp	r3, r2
 80044e4:	d3e3      	bcc.n	80044ae <ST7789_WriteChar+0x90>
	for (i = 0; i < font.height; i++) {
 80044e6:	69fb      	ldr	r3, [r7, #28]
 80044e8:	3301      	adds	r3, #1
 80044ea:	61fb      	str	r3, [r7, #28]
 80044ec:	f897 3035 	ldrb.w	r3, [r7, #53]	; 0x35
 80044f0:	461a      	mov	r2, r3
 80044f2:	69fb      	ldr	r3, [r7, #28]
 80044f4:	4293      	cmp	r3, r2
 80044f6:	d3c9      	bcc.n	800448c <ST7789_WriteChar+0x6e>
			while (HAL_SPI_GetState(portOLED) != HAL_SPI_STATE_READY) {
				if (HAL_SPI_GetState(portOLED) == HAL_SPI_STATE_BUSY_TX) break;
			}*/
		}
	}
}
 80044f8:	bf00      	nop
 80044fa:	bf00      	nop
 80044fc:	3724      	adds	r7, #36	; 0x24
 80044fe:	46bd      	mov	sp, r7
 8004500:	e8bd 4090 	ldmia.w	sp!, {r4, r7, lr}
 8004504:	b002      	add	sp, #8
 8004506:	4770      	bx	lr

08004508 <ST7789_WriteString>:
//-----------------------------------------------------------------------------------------
void ST7789_WriteString(uint16_t x, uint16_t y, const char *str, FontDef font, uint16_t color, uint16_t bgcolor)
{
 8004508:	b082      	sub	sp, #8
 800450a:	b580      	push	{r7, lr}
 800450c:	b086      	sub	sp, #24
 800450e:	af04      	add	r7, sp, #16
 8004510:	603a      	str	r2, [r7, #0]
 8004512:	617b      	str	r3, [r7, #20]
 8004514:	4603      	mov	r3, r0
 8004516:	80fb      	strh	r3, [r7, #6]
 8004518:	460b      	mov	r3, r1
 800451a:	80bb      	strh	r3, [r7, #4]
	if (!str) return;
 800451c:	683b      	ldr	r3, [r7, #0]
 800451e:	2b00      	cmp	r3, #0
 8004520:	d03f      	beq.n	80045a2 <ST7789_WriteString+0x9a>

	while (*str) {
 8004522:	e039      	b.n	8004598 <ST7789_WriteString+0x90>
		if (x + font.width >= ST7789_WIDTH) {
 8004524:	88fb      	ldrh	r3, [r7, #6]
 8004526:	7d3a      	ldrb	r2, [r7, #20]
 8004528:	4413      	add	r3, r2
 800452a:	2bef      	cmp	r3, #239	; 0xef
 800452c:	dd13      	ble.n	8004556 <ST7789_WriteString+0x4e>
			x = 0;
 800452e:	2300      	movs	r3, #0
 8004530:	80fb      	strh	r3, [r7, #6]
			y += font.height;
 8004532:	7d7b      	ldrb	r3, [r7, #21]
 8004534:	b29a      	uxth	r2, r3
 8004536:	88bb      	ldrh	r3, [r7, #4]
 8004538:	4413      	add	r3, r2
 800453a:	80bb      	strh	r3, [r7, #4]
			if (y + font.height >= ST7789_HEIGHT) break;
 800453c:	88bb      	ldrh	r3, [r7, #4]
 800453e:	7d7a      	ldrb	r2, [r7, #21]
 8004540:	4413      	add	r3, r2
 8004542:	2bef      	cmp	r3, #239	; 0xef
 8004544:	dc2f      	bgt.n	80045a6 <ST7789_WriteString+0x9e>

			if (*str == ' ') {// skip spaces in the beginning of the new line
 8004546:	683b      	ldr	r3, [r7, #0]
 8004548:	781b      	ldrb	r3, [r3, #0]
 800454a:	2b20      	cmp	r3, #32
 800454c:	d103      	bne.n	8004556 <ST7789_WriteString+0x4e>
				str++;
 800454e:	683b      	ldr	r3, [r7, #0]
 8004550:	3301      	adds	r3, #1
 8004552:	603b      	str	r3, [r7, #0]
				continue;
 8004554:	e020      	b.n	8004598 <ST7789_WriteString+0x90>
			}
		}
		if (*str != '\n') {
 8004556:	683b      	ldr	r3, [r7, #0]
 8004558:	781b      	ldrb	r3, [r3, #0]
 800455a:	2b0a      	cmp	r3, #10
 800455c:	d012      	beq.n	8004584 <ST7789_WriteString+0x7c>
			ST7789_WriteChar(x, y, *str, font, color, bgcolor);
 800455e:	683b      	ldr	r3, [r7, #0]
 8004560:	781a      	ldrb	r2, [r3, #0]
 8004562:	88b9      	ldrh	r1, [r7, #4]
 8004564:	88f8      	ldrh	r0, [r7, #6]
 8004566:	8c3b      	ldrh	r3, [r7, #32]
 8004568:	9302      	str	r3, [sp, #8]
 800456a:	8bbb      	ldrh	r3, [r7, #28]
 800456c:	9301      	str	r3, [sp, #4]
 800456e:	69bb      	ldr	r3, [r7, #24]
 8004570:	9300      	str	r3, [sp, #0]
 8004572:	697b      	ldr	r3, [r7, #20]
 8004574:	f7ff ff53 	bl	800441e <ST7789_WriteChar>
			x += font.width;
 8004578:	7d3b      	ldrb	r3, [r7, #20]
 800457a:	b29a      	uxth	r2, r3
 800457c:	88fb      	ldrh	r3, [r7, #6]
 800457e:	4413      	add	r3, r2
 8004580:	80fb      	strh	r3, [r7, #6]
 8004582:	e006      	b.n	8004592 <ST7789_WriteString+0x8a>
		} else {
			x = 0;
 8004584:	2300      	movs	r3, #0
 8004586:	80fb      	strh	r3, [r7, #6]
			y += font.height;
 8004588:	7d7b      	ldrb	r3, [r7, #21]
 800458a:	b29a      	uxth	r2, r3
 800458c:	88bb      	ldrh	r3, [r7, #4]
 800458e:	4413      	add	r3, r2
 8004590:	80bb      	strh	r3, [r7, #4]
		}
		str++;
 8004592:	683b      	ldr	r3, [r7, #0]
 8004594:	3301      	adds	r3, #1
 8004596:	603b      	str	r3, [r7, #0]
	while (*str) {
 8004598:	683b      	ldr	r3, [r7, #0]
 800459a:	781b      	ldrb	r3, [r3, #0]
 800459c:	2b00      	cmp	r3, #0
 800459e:	d1c1      	bne.n	8004524 <ST7789_WriteString+0x1c>
 80045a0:	e002      	b.n	80045a8 <ST7789_WriteString+0xa0>
	if (!str) return;
 80045a2:	bf00      	nop
 80045a4:	e000      	b.n	80045a8 <ST7789_WriteString+0xa0>
			if (y + font.height >= ST7789_HEIGHT) break;
 80045a6:	bf00      	nop
	}
}
 80045a8:	3708      	adds	r7, #8
 80045aa:	46bd      	mov	sp, r7
 80045ac:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 80045b0:	b002      	add	sp, #8
 80045b2:	4770      	bx	lr

080045b4 <mkLineCenter>:

}
*/
//-----------------------------------------------------------------------------------------
char *mkLineCenter(char *str, uint16_t width)
{
 80045b4:	b580      	push	{r7, lr}
 80045b6:	b0a4      	sub	sp, #144	; 0x90
 80045b8:	af00      	add	r7, sp, #0
 80045ba:	6078      	str	r0, [r7, #4]
 80045bc:	460b      	mov	r3, r1
 80045be:	807b      	strh	r3, [r7, #2]
char st[128] = {0};
 80045c0:	2300      	movs	r3, #0
 80045c2:	60fb      	str	r3, [r7, #12]
 80045c4:	f107 0310 	add.w	r3, r7, #16
 80045c8:	227c      	movs	r2, #124	; 0x7c
 80045ca:	2100      	movs	r1, #0
 80045cc:	4618      	mov	r0, r3
 80045ce:	f00d fba3 	bl	8011d18 <memset>

	memset(st, 0x20, 127);
 80045d2:	f107 030c 	add.w	r3, r7, #12
 80045d6:	227f      	movs	r2, #127	; 0x7f
 80045d8:	2120      	movs	r1, #32
 80045da:	4618      	mov	r0, r3
 80045dc:	f00d fb9c 	bl	8011d18 <memset>
	int8_t k = strlen(str);
 80045e0:	6878      	ldr	r0, [r7, #4]
 80045e2:	f7fb fdf5 	bl	80001d0 <strlen>
 80045e6:	4603      	mov	r3, r0
 80045e8:	f887 308f 	strb.w	r3, [r7, #143]	; 0x8f
	if (k < width) {
 80045ec:	f997 208f 	ldrsb.w	r2, [r7, #143]	; 0x8f
 80045f0:	887b      	ldrh	r3, [r7, #2]
 80045f2:	429a      	cmp	r2, r3
 80045f4:	da25      	bge.n	8004642 <mkLineCenter+0x8e>
		int8_t n = (width - k)/2;
 80045f6:	887a      	ldrh	r2, [r7, #2]
 80045f8:	f997 308f 	ldrsb.w	r3, [r7, #143]	; 0x8f
 80045fc:	1ad3      	subs	r3, r2, r3
 80045fe:	0fda      	lsrs	r2, r3, #31
 8004600:	4413      	add	r3, r2
 8004602:	105b      	asrs	r3, r3, #1
 8004604:	f887 308e 	strb.w	r3, [r7, #142]	; 0x8e
		memcpy((char *)&st[n], (char *)str, k);
 8004608:	f997 308e 	ldrsb.w	r3, [r7, #142]	; 0x8e
 800460c:	f107 020c 	add.w	r2, r7, #12
 8004610:	4413      	add	r3, r2
 8004612:	f997 208f 	ldrsb.w	r2, [r7, #143]	; 0x8f
 8004616:	6879      	ldr	r1, [r7, #4]
 8004618:	4618      	mov	r0, r3
 800461a:	f00d fb6f 	bl	8011cfc <memcpy>
		st[k + n*2 + 1] = '\0';
 800461e:	f997 208f 	ldrsb.w	r2, [r7, #143]	; 0x8f
 8004622:	f997 308e 	ldrsb.w	r3, [r7, #142]	; 0x8e
 8004626:	005b      	lsls	r3, r3, #1
 8004628:	4413      	add	r3, r2
 800462a:	3301      	adds	r3, #1
 800462c:	3390      	adds	r3, #144	; 0x90
 800462e:	443b      	add	r3, r7
 8004630:	2200      	movs	r2, #0
 8004632:	f803 2c84 	strb.w	r2, [r3, #-132]
		strcpy(str, st);
 8004636:	f107 030c 	add.w	r3, r7, #12
 800463a:	4619      	mov	r1, r3
 800463c:	6878      	ldr	r0, [r7, #4]
 800463e:	f00e f852 	bl	80126e6 <strcpy>
	}

	return str;
 8004642:	687b      	ldr	r3, [r7, #4]
}
 8004644:	4618      	mov	r0, r3
 8004646:	3790      	adds	r7, #144	; 0x90
 8004648:	46bd      	mov	sp, r7
 800464a:	bd80      	pop	{r7, pc}

0800464c <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 800464c:	b580      	push	{r7, lr}
 800464e:	b082      	sub	sp, #8
 8004650:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8004652:	2300      	movs	r3, #0
 8004654:	607b      	str	r3, [r7, #4]
 8004656:	4b1a      	ldr	r3, [pc, #104]	; (80046c0 <HAL_MspInit+0x74>)
 8004658:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800465a:	4a19      	ldr	r2, [pc, #100]	; (80046c0 <HAL_MspInit+0x74>)
 800465c:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8004660:	6453      	str	r3, [r2, #68]	; 0x44
 8004662:	4b17      	ldr	r3, [pc, #92]	; (80046c0 <HAL_MspInit+0x74>)
 8004664:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8004666:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 800466a:	607b      	str	r3, [r7, #4]
 800466c:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 800466e:	2300      	movs	r3, #0
 8004670:	603b      	str	r3, [r7, #0]
 8004672:	4b13      	ldr	r3, [pc, #76]	; (80046c0 <HAL_MspInit+0x74>)
 8004674:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004676:	4a12      	ldr	r2, [pc, #72]	; (80046c0 <HAL_MspInit+0x74>)
 8004678:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800467c:	6413      	str	r3, [r2, #64]	; 0x40
 800467e:	4b10      	ldr	r3, [pc, #64]	; (80046c0 <HAL_MspInit+0x74>)
 8004680:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004682:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8004686:	603b      	str	r3, [r7, #0]
 8004688:	683b      	ldr	r3, [r7, #0]

  /* System interrupt init*/
  /* PendSV_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(PendSV_IRQn, 15, 0);
 800468a:	2200      	movs	r2, #0
 800468c:	210f      	movs	r1, #15
 800468e:	f06f 0001 	mvn.w	r0, #1
 8004692:	f005 fcfd 	bl	800a090 <HAL_NVIC_SetPriority>

  /* Peripheral interrupt init */
  /* RCC_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(RCC_IRQn, 5, 0);
 8004696:	2200      	movs	r2, #0
 8004698:	2105      	movs	r1, #5
 800469a:	2005      	movs	r0, #5
 800469c:	f005 fcf8 	bl	800a090 <HAL_NVIC_SetPriority>
  /* RCC_IRQn interrupt configuration */
  HAL_NVIC_EnableIRQ(RCC_IRQn);
 80046a0:	2005      	movs	r0, #5
 80046a2:	f005 fd11 	bl	800a0c8 <HAL_NVIC_EnableIRQ>
  /* RCC_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(RCC_IRQn, 5, 0);
 80046a6:	2200      	movs	r2, #0
 80046a8:	2105      	movs	r1, #5
 80046aa:	2005      	movs	r0, #5
 80046ac:	f005 fcf0 	bl	800a090 <HAL_NVIC_SetPriority>
  /* RCC_IRQn interrupt configuration */
  HAL_NVIC_EnableIRQ(RCC_IRQn);
 80046b0:	2005      	movs	r0, #5
 80046b2:	f005 fd09 	bl	800a0c8 <HAL_NVIC_EnableIRQ>

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 80046b6:	bf00      	nop
 80046b8:	3708      	adds	r7, #8
 80046ba:	46bd      	mov	sp, r7
 80046bc:	bd80      	pop	{r7, pc}
 80046be:	bf00      	nop
 80046c0:	40023800 	.word	0x40023800

080046c4 <HAL_RTC_MspInit>:
* This function configures the hardware resources used in this example
* @param hrtc: RTC handle pointer
* @retval None
*/
void HAL_RTC_MspInit(RTC_HandleTypeDef* hrtc)
{
 80046c4:	b580      	push	{r7, lr}
 80046c6:	b086      	sub	sp, #24
 80046c8:	af00      	add	r7, sp, #0
 80046ca:	6078      	str	r0, [r7, #4]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 80046cc:	f107 0308 	add.w	r3, r7, #8
 80046d0:	2200      	movs	r2, #0
 80046d2:	601a      	str	r2, [r3, #0]
 80046d4:	605a      	str	r2, [r3, #4]
 80046d6:	609a      	str	r2, [r3, #8]
 80046d8:	60da      	str	r2, [r3, #12]
  if(hrtc->Instance==RTC)
 80046da:	687b      	ldr	r3, [r7, #4]
 80046dc:	681b      	ldr	r3, [r3, #0]
 80046de:	4a0c      	ldr	r2, [pc, #48]	; (8004710 <HAL_RTC_MspInit+0x4c>)
 80046e0:	4293      	cmp	r3, r2
 80046e2:	d110      	bne.n	8004706 <HAL_RTC_MspInit+0x42>

  /* USER CODE END RTC_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_RTC;
 80046e4:	2302      	movs	r3, #2
 80046e6:	60bb      	str	r3, [r7, #8]
    PeriphClkInitStruct.RTCClockSelection = RCC_RTCCLKSOURCE_HSE_DIV25;
 80046e8:	4b0a      	ldr	r3, [pc, #40]	; (8004714 <HAL_RTC_MspInit+0x50>)
 80046ea:	617b      	str	r3, [r7, #20]
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 80046ec:	f107 0308 	add.w	r3, r7, #8
 80046f0:	4618      	mov	r0, r3
 80046f2:	f007 f8e7 	bl	800b8c4 <HAL_RCCEx_PeriphCLKConfig>
 80046f6:	4603      	mov	r3, r0
 80046f8:	2b00      	cmp	r3, #0
 80046fa:	d001      	beq.n	8004700 <HAL_RTC_MspInit+0x3c>
    {
      Error_Handler();
 80046fc:	f7ff fbae 	bl	8003e5c <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_RTC_ENABLE();
 8004700:	4b05      	ldr	r3, [pc, #20]	; (8004718 <HAL_RTC_MspInit+0x54>)
 8004702:	2201      	movs	r2, #1
 8004704:	601a      	str	r2, [r3, #0]
  /* USER CODE BEGIN RTC_MspInit 1 */

  /* USER CODE END RTC_MspInit 1 */
  }

}
 8004706:	bf00      	nop
 8004708:	3718      	adds	r7, #24
 800470a:	46bd      	mov	sp, r7
 800470c:	bd80      	pop	{r7, pc}
 800470e:	bf00      	nop
 8004710:	40002800 	.word	0x40002800
 8004714:	00190300 	.word	0x00190300
 8004718:	42470e3c 	.word	0x42470e3c

0800471c <HAL_SPI_MspInit>:
* This function configures the hardware resources used in this example
* @param hspi: SPI handle pointer
* @retval None
*/
void HAL_SPI_MspInit(SPI_HandleTypeDef* hspi)
{
 800471c:	b580      	push	{r7, lr}
 800471e:	b08a      	sub	sp, #40	; 0x28
 8004720:	af00      	add	r7, sp, #0
 8004722:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8004724:	f107 0314 	add.w	r3, r7, #20
 8004728:	2200      	movs	r2, #0
 800472a:	601a      	str	r2, [r3, #0]
 800472c:	605a      	str	r2, [r3, #4]
 800472e:	609a      	str	r2, [r3, #8]
 8004730:	60da      	str	r2, [r3, #12]
 8004732:	611a      	str	r2, [r3, #16]
  if(hspi->Instance==SPI1)
 8004734:	687b      	ldr	r3, [r7, #4]
 8004736:	681b      	ldr	r3, [r3, #0]
 8004738:	4a39      	ldr	r2, [pc, #228]	; (8004820 <HAL_SPI_MspInit+0x104>)
 800473a:	4293      	cmp	r3, r2
 800473c:	d16b      	bne.n	8004816 <HAL_SPI_MspInit+0xfa>
  {
  /* USER CODE BEGIN SPI1_MspInit 0 */

  /* USER CODE END SPI1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_SPI1_CLK_ENABLE();
 800473e:	2300      	movs	r3, #0
 8004740:	613b      	str	r3, [r7, #16]
 8004742:	4b38      	ldr	r3, [pc, #224]	; (8004824 <HAL_SPI_MspInit+0x108>)
 8004744:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8004746:	4a37      	ldr	r2, [pc, #220]	; (8004824 <HAL_SPI_MspInit+0x108>)
 8004748:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
 800474c:	6453      	str	r3, [r2, #68]	; 0x44
 800474e:	4b35      	ldr	r3, [pc, #212]	; (8004824 <HAL_SPI_MspInit+0x108>)
 8004750:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8004752:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8004756:	613b      	str	r3, [r7, #16]
 8004758:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 800475a:	2300      	movs	r3, #0
 800475c:	60fb      	str	r3, [r7, #12]
 800475e:	4b31      	ldr	r3, [pc, #196]	; (8004824 <HAL_SPI_MspInit+0x108>)
 8004760:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004762:	4a30      	ldr	r2, [pc, #192]	; (8004824 <HAL_SPI_MspInit+0x108>)
 8004764:	f043 0301 	orr.w	r3, r3, #1
 8004768:	6313      	str	r3, [r2, #48]	; 0x30
 800476a:	4b2e      	ldr	r3, [pc, #184]	; (8004824 <HAL_SPI_MspInit+0x108>)
 800476c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800476e:	f003 0301 	and.w	r3, r3, #1
 8004772:	60fb      	str	r3, [r7, #12]
 8004774:	68fb      	ldr	r3, [r7, #12]
    /**SPI1 GPIO Configuration
    PA5     ------> SPI1_SCK
    PA7     ------> SPI1_MOSI
    */
    GPIO_InitStruct.Pin = IPS_SCK_Pin|IPS_MOSI_Pin;
 8004776:	23a0      	movs	r3, #160	; 0xa0
 8004778:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800477a:	2302      	movs	r3, #2
 800477c:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800477e:	2300      	movs	r3, #0
 8004780:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8004782:	2303      	movs	r3, #3
 8004784:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI1;
 8004786:	2305      	movs	r3, #5
 8004788:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800478a:	f107 0314 	add.w	r3, r7, #20
 800478e:	4619      	mov	r1, r3
 8004790:	4825      	ldr	r0, [pc, #148]	; (8004828 <HAL_SPI_MspInit+0x10c>)
 8004792:	f006 f8a9 	bl	800a8e8 <HAL_GPIO_Init>

    /* SPI1 DMA Init */
    /* SPI1_TX Init */
    hdma_spi1_tx.Instance = DMA2_Stream3;
 8004796:	4b25      	ldr	r3, [pc, #148]	; (800482c <HAL_SPI_MspInit+0x110>)
 8004798:	4a25      	ldr	r2, [pc, #148]	; (8004830 <HAL_SPI_MspInit+0x114>)
 800479a:	601a      	str	r2, [r3, #0]
    hdma_spi1_tx.Init.Channel = DMA_CHANNEL_3;
 800479c:	4b23      	ldr	r3, [pc, #140]	; (800482c <HAL_SPI_MspInit+0x110>)
 800479e:	f04f 62c0 	mov.w	r2, #100663296	; 0x6000000
 80047a2:	605a      	str	r2, [r3, #4]
    hdma_spi1_tx.Init.Direction = DMA_MEMORY_TO_PERIPH;
 80047a4:	4b21      	ldr	r3, [pc, #132]	; (800482c <HAL_SPI_MspInit+0x110>)
 80047a6:	2240      	movs	r2, #64	; 0x40
 80047a8:	609a      	str	r2, [r3, #8]
    hdma_spi1_tx.Init.PeriphInc = DMA_PINC_DISABLE;
 80047aa:	4b20      	ldr	r3, [pc, #128]	; (800482c <HAL_SPI_MspInit+0x110>)
 80047ac:	2200      	movs	r2, #0
 80047ae:	60da      	str	r2, [r3, #12]
    hdma_spi1_tx.Init.MemInc = DMA_MINC_ENABLE;
 80047b0:	4b1e      	ldr	r3, [pc, #120]	; (800482c <HAL_SPI_MspInit+0x110>)
 80047b2:	f44f 6280 	mov.w	r2, #1024	; 0x400
 80047b6:	611a      	str	r2, [r3, #16]
    hdma_spi1_tx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 80047b8:	4b1c      	ldr	r3, [pc, #112]	; (800482c <HAL_SPI_MspInit+0x110>)
 80047ba:	2200      	movs	r2, #0
 80047bc:	615a      	str	r2, [r3, #20]
    hdma_spi1_tx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 80047be:	4b1b      	ldr	r3, [pc, #108]	; (800482c <HAL_SPI_MspInit+0x110>)
 80047c0:	2200      	movs	r2, #0
 80047c2:	619a      	str	r2, [r3, #24]
    hdma_spi1_tx.Init.Mode = DMA_NORMAL;
 80047c4:	4b19      	ldr	r3, [pc, #100]	; (800482c <HAL_SPI_MspInit+0x110>)
 80047c6:	2200      	movs	r2, #0
 80047c8:	61da      	str	r2, [r3, #28]
    hdma_spi1_tx.Init.Priority = DMA_PRIORITY_MEDIUM;
 80047ca:	4b18      	ldr	r3, [pc, #96]	; (800482c <HAL_SPI_MspInit+0x110>)
 80047cc:	f44f 3280 	mov.w	r2, #65536	; 0x10000
 80047d0:	621a      	str	r2, [r3, #32]
    hdma_spi1_tx.Init.FIFOMode = DMA_FIFOMODE_ENABLE;
 80047d2:	4b16      	ldr	r3, [pc, #88]	; (800482c <HAL_SPI_MspInit+0x110>)
 80047d4:	2204      	movs	r2, #4
 80047d6:	625a      	str	r2, [r3, #36]	; 0x24
    hdma_spi1_tx.Init.FIFOThreshold = DMA_FIFO_THRESHOLD_FULL;
 80047d8:	4b14      	ldr	r3, [pc, #80]	; (800482c <HAL_SPI_MspInit+0x110>)
 80047da:	2203      	movs	r2, #3
 80047dc:	629a      	str	r2, [r3, #40]	; 0x28
    hdma_spi1_tx.Init.MemBurst = DMA_MBURST_SINGLE;
 80047de:	4b13      	ldr	r3, [pc, #76]	; (800482c <HAL_SPI_MspInit+0x110>)
 80047e0:	2200      	movs	r2, #0
 80047e2:	62da      	str	r2, [r3, #44]	; 0x2c
    hdma_spi1_tx.Init.PeriphBurst = DMA_PBURST_SINGLE;
 80047e4:	4b11      	ldr	r3, [pc, #68]	; (800482c <HAL_SPI_MspInit+0x110>)
 80047e6:	2200      	movs	r2, #0
 80047e8:	631a      	str	r2, [r3, #48]	; 0x30
    if (HAL_DMA_Init(&hdma_spi1_tx) != HAL_OK)
 80047ea:	4810      	ldr	r0, [pc, #64]	; (800482c <HAL_SPI_MspInit+0x110>)
 80047ec:	f005 fc7a 	bl	800a0e4 <HAL_DMA_Init>
 80047f0:	4603      	mov	r3, r0
 80047f2:	2b00      	cmp	r3, #0
 80047f4:	d001      	beq.n	80047fa <HAL_SPI_MspInit+0xde>
    {
      Error_Handler();
 80047f6:	f7ff fb31 	bl	8003e5c <Error_Handler>
    }

    __HAL_LINKDMA(hspi,hdmatx,hdma_spi1_tx);
 80047fa:	687b      	ldr	r3, [r7, #4]
 80047fc:	4a0b      	ldr	r2, [pc, #44]	; (800482c <HAL_SPI_MspInit+0x110>)
 80047fe:	649a      	str	r2, [r3, #72]	; 0x48
 8004800:	4a0a      	ldr	r2, [pc, #40]	; (800482c <HAL_SPI_MspInit+0x110>)
 8004802:	687b      	ldr	r3, [r7, #4]
 8004804:	6393      	str	r3, [r2, #56]	; 0x38

    /* SPI1 interrupt Init */
    HAL_NVIC_SetPriority(SPI1_IRQn, 2, 0);
 8004806:	2200      	movs	r2, #0
 8004808:	2102      	movs	r1, #2
 800480a:	2023      	movs	r0, #35	; 0x23
 800480c:	f005 fc40 	bl	800a090 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(SPI1_IRQn);
 8004810:	2023      	movs	r0, #35	; 0x23
 8004812:	f005 fc59 	bl	800a0c8 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN SPI1_MspInit 1 */

  /* USER CODE END SPI1_MspInit 1 */
  }

}
 8004816:	bf00      	nop
 8004818:	3728      	adds	r7, #40	; 0x28
 800481a:	46bd      	mov	sp, r7
 800481c:	bd80      	pop	{r7, pc}
 800481e:	bf00      	nop
 8004820:	40013000 	.word	0x40013000
 8004824:	40023800 	.word	0x40023800
 8004828:	40020000 	.word	0x40020000
 800482c:	200002d8 	.word	0x200002d8
 8004830:	40026458 	.word	0x40026458

08004834 <HAL_TIM_Base_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_base: TIM_Base handle pointer
* @retval None
*/
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 8004834:	b580      	push	{r7, lr}
 8004836:	b084      	sub	sp, #16
 8004838:	af00      	add	r7, sp, #0
 800483a:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM2)
 800483c:	687b      	ldr	r3, [r7, #4]
 800483e:	681b      	ldr	r3, [r3, #0]
 8004840:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8004844:	d115      	bne.n	8004872 <HAL_TIM_Base_MspInit+0x3e>
  {
  /* USER CODE BEGIN TIM2_MspInit 0 */

  /* USER CODE END TIM2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM2_CLK_ENABLE();
 8004846:	2300      	movs	r3, #0
 8004848:	60fb      	str	r3, [r7, #12]
 800484a:	4b0c      	ldr	r3, [pc, #48]	; (800487c <HAL_TIM_Base_MspInit+0x48>)
 800484c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800484e:	4a0b      	ldr	r2, [pc, #44]	; (800487c <HAL_TIM_Base_MspInit+0x48>)
 8004850:	f043 0301 	orr.w	r3, r3, #1
 8004854:	6413      	str	r3, [r2, #64]	; 0x40
 8004856:	4b09      	ldr	r3, [pc, #36]	; (800487c <HAL_TIM_Base_MspInit+0x48>)
 8004858:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800485a:	f003 0301 	and.w	r3, r3, #1
 800485e:	60fb      	str	r3, [r7, #12]
 8004860:	68fb      	ldr	r3, [r7, #12]
    /* TIM2 interrupt Init */
    HAL_NVIC_SetPriority(TIM2_IRQn, 1, 0);
 8004862:	2200      	movs	r2, #0
 8004864:	2101      	movs	r1, #1
 8004866:	201c      	movs	r0, #28
 8004868:	f005 fc12 	bl	800a090 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM2_IRQn);
 800486c:	201c      	movs	r0, #28
 800486e:	f005 fc2b 	bl	800a0c8 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN TIM2_MspInit 1 */

  /* USER CODE END TIM2_MspInit 1 */
  }

}
 8004872:	bf00      	nop
 8004874:	3710      	adds	r7, #16
 8004876:	46bd      	mov	sp, r7
 8004878:	bd80      	pop	{r7, pc}
 800487a:	bf00      	nop
 800487c:	40023800 	.word	0x40023800

08004880 <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8004880:	b580      	push	{r7, lr}
 8004882:	b08a      	sub	sp, #40	; 0x28
 8004884:	af00      	add	r7, sp, #0
 8004886:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8004888:	f107 0314 	add.w	r3, r7, #20
 800488c:	2200      	movs	r2, #0
 800488e:	601a      	str	r2, [r3, #0]
 8004890:	605a      	str	r2, [r3, #4]
 8004892:	609a      	str	r2, [r3, #8]
 8004894:	60da      	str	r2, [r3, #12]
 8004896:	611a      	str	r2, [r3, #16]
  if(huart->Instance==USART3)
 8004898:	687b      	ldr	r3, [r7, #4]
 800489a:	681b      	ldr	r3, [r3, #0]
 800489c:	4a35      	ldr	r2, [pc, #212]	; (8004974 <HAL_UART_MspInit+0xf4>)
 800489e:	4293      	cmp	r3, r2
 80048a0:	d163      	bne.n	800496a <HAL_UART_MspInit+0xea>
  {
  /* USER CODE BEGIN USART3_MspInit 0 */

  /* USER CODE END USART3_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART3_CLK_ENABLE();
 80048a2:	2300      	movs	r3, #0
 80048a4:	613b      	str	r3, [r7, #16]
 80048a6:	4b34      	ldr	r3, [pc, #208]	; (8004978 <HAL_UART_MspInit+0xf8>)
 80048a8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80048aa:	4a33      	ldr	r2, [pc, #204]	; (8004978 <HAL_UART_MspInit+0xf8>)
 80048ac:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 80048b0:	6413      	str	r3, [r2, #64]	; 0x40
 80048b2:	4b31      	ldr	r3, [pc, #196]	; (8004978 <HAL_UART_MspInit+0xf8>)
 80048b4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80048b6:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 80048ba:	613b      	str	r3, [r7, #16]
 80048bc:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOB_CLK_ENABLE();
 80048be:	2300      	movs	r3, #0
 80048c0:	60fb      	str	r3, [r7, #12]
 80048c2:	4b2d      	ldr	r3, [pc, #180]	; (8004978 <HAL_UART_MspInit+0xf8>)
 80048c4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80048c6:	4a2c      	ldr	r2, [pc, #176]	; (8004978 <HAL_UART_MspInit+0xf8>)
 80048c8:	f043 0302 	orr.w	r3, r3, #2
 80048cc:	6313      	str	r3, [r2, #48]	; 0x30
 80048ce:	4b2a      	ldr	r3, [pc, #168]	; (8004978 <HAL_UART_MspInit+0xf8>)
 80048d0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80048d2:	f003 0302 	and.w	r3, r3, #2
 80048d6:	60fb      	str	r3, [r7, #12]
 80048d8:	68fb      	ldr	r3, [r7, #12]
    /**USART3 GPIO Configuration
    PB10     ------> USART3_TX
    PB11     ------> USART3_RX
    */
    GPIO_InitStruct.Pin = TX3_Pin|RX3_Pin;
 80048da:	f44f 6340 	mov.w	r3, #3072	; 0xc00
 80048de:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80048e0:	2302      	movs	r3, #2
 80048e2:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80048e4:	2300      	movs	r3, #0
 80048e6:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80048e8:	2303      	movs	r3, #3
 80048ea:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF7_USART3;
 80048ec:	2307      	movs	r3, #7
 80048ee:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80048f0:	f107 0314 	add.w	r3, r7, #20
 80048f4:	4619      	mov	r1, r3
 80048f6:	4821      	ldr	r0, [pc, #132]	; (800497c <HAL_UART_MspInit+0xfc>)
 80048f8:	f005 fff6 	bl	800a8e8 <HAL_GPIO_Init>

    /* USART3 DMA Init */
    /* USART3_TX Init */
    hdma_usart3_tx.Instance = DMA1_Stream3;
 80048fc:	4b20      	ldr	r3, [pc, #128]	; (8004980 <HAL_UART_MspInit+0x100>)
 80048fe:	4a21      	ldr	r2, [pc, #132]	; (8004984 <HAL_UART_MspInit+0x104>)
 8004900:	601a      	str	r2, [r3, #0]
    hdma_usart3_tx.Init.Channel = DMA_CHANNEL_4;
 8004902:	4b1f      	ldr	r3, [pc, #124]	; (8004980 <HAL_UART_MspInit+0x100>)
 8004904:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
 8004908:	605a      	str	r2, [r3, #4]
    hdma_usart3_tx.Init.Direction = DMA_MEMORY_TO_PERIPH;
 800490a:	4b1d      	ldr	r3, [pc, #116]	; (8004980 <HAL_UART_MspInit+0x100>)
 800490c:	2240      	movs	r2, #64	; 0x40
 800490e:	609a      	str	r2, [r3, #8]
    hdma_usart3_tx.Init.PeriphInc = DMA_PINC_DISABLE;
 8004910:	4b1b      	ldr	r3, [pc, #108]	; (8004980 <HAL_UART_MspInit+0x100>)
 8004912:	2200      	movs	r2, #0
 8004914:	60da      	str	r2, [r3, #12]
    hdma_usart3_tx.Init.MemInc = DMA_MINC_ENABLE;
 8004916:	4b1a      	ldr	r3, [pc, #104]	; (8004980 <HAL_UART_MspInit+0x100>)
 8004918:	f44f 6280 	mov.w	r2, #1024	; 0x400
 800491c:	611a      	str	r2, [r3, #16]
    hdma_usart3_tx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 800491e:	4b18      	ldr	r3, [pc, #96]	; (8004980 <HAL_UART_MspInit+0x100>)
 8004920:	2200      	movs	r2, #0
 8004922:	615a      	str	r2, [r3, #20]
    hdma_usart3_tx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 8004924:	4b16      	ldr	r3, [pc, #88]	; (8004980 <HAL_UART_MspInit+0x100>)
 8004926:	2200      	movs	r2, #0
 8004928:	619a      	str	r2, [r3, #24]
    hdma_usart3_tx.Init.Mode = DMA_NORMAL;
 800492a:	4b15      	ldr	r3, [pc, #84]	; (8004980 <HAL_UART_MspInit+0x100>)
 800492c:	2200      	movs	r2, #0
 800492e:	61da      	str	r2, [r3, #28]
    hdma_usart3_tx.Init.Priority = DMA_PRIORITY_HIGH;
 8004930:	4b13      	ldr	r3, [pc, #76]	; (8004980 <HAL_UART_MspInit+0x100>)
 8004932:	f44f 3200 	mov.w	r2, #131072	; 0x20000
 8004936:	621a      	str	r2, [r3, #32]
    hdma_usart3_tx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 8004938:	4b11      	ldr	r3, [pc, #68]	; (8004980 <HAL_UART_MspInit+0x100>)
 800493a:	2200      	movs	r2, #0
 800493c:	625a      	str	r2, [r3, #36]	; 0x24
    if (HAL_DMA_Init(&hdma_usart3_tx) != HAL_OK)
 800493e:	4810      	ldr	r0, [pc, #64]	; (8004980 <HAL_UART_MspInit+0x100>)
 8004940:	f005 fbd0 	bl	800a0e4 <HAL_DMA_Init>
 8004944:	4603      	mov	r3, r0
 8004946:	2b00      	cmp	r3, #0
 8004948:	d001      	beq.n	800494e <HAL_UART_MspInit+0xce>
    {
      Error_Handler();
 800494a:	f7ff fa87 	bl	8003e5c <Error_Handler>
    }

    __HAL_LINKDMA(huart,hdmatx,hdma_usart3_tx);
 800494e:	687b      	ldr	r3, [r7, #4]
 8004950:	4a0b      	ldr	r2, [pc, #44]	; (8004980 <HAL_UART_MspInit+0x100>)
 8004952:	635a      	str	r2, [r3, #52]	; 0x34
 8004954:	4a0a      	ldr	r2, [pc, #40]	; (8004980 <HAL_UART_MspInit+0x100>)
 8004956:	687b      	ldr	r3, [r7, #4]
 8004958:	6393      	str	r3, [r2, #56]	; 0x38

    /* USART3 interrupt Init */
    HAL_NVIC_SetPriority(USART3_IRQn, 5, 0);
 800495a:	2200      	movs	r2, #0
 800495c:	2105      	movs	r1, #5
 800495e:	2027      	movs	r0, #39	; 0x27
 8004960:	f005 fb96 	bl	800a090 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART3_IRQn);
 8004964:	2027      	movs	r0, #39	; 0x27
 8004966:	f005 fbaf 	bl	800a0c8 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USART3_MspInit 1 */

  /* USER CODE END USART3_MspInit 1 */
  }

}
 800496a:	bf00      	nop
 800496c:	3728      	adds	r7, #40	; 0x28
 800496e:	46bd      	mov	sp, r7
 8004970:	bd80      	pop	{r7, pc}
 8004972:	bf00      	nop
 8004974:	40004800 	.word	0x40004800
 8004978:	40023800 	.word	0x40023800
 800497c:	40020400 	.word	0x40020400
 8004980:	200003c4 	.word	0x200003c4
 8004984:	40026058 	.word	0x40026058

08004988 <HAL_FSMC_MspInit>:

}

static uint32_t FSMC_Initialized = 0;

static void HAL_FSMC_MspInit(void){
 8004988:	b580      	push	{r7, lr}
 800498a:	b086      	sub	sp, #24
 800498c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN FSMC_MspInit 0 */

  /* USER CODE END FSMC_MspInit 0 */
  GPIO_InitTypeDef GPIO_InitStruct ={0};
 800498e:	1d3b      	adds	r3, r7, #4
 8004990:	2200      	movs	r2, #0
 8004992:	601a      	str	r2, [r3, #0]
 8004994:	605a      	str	r2, [r3, #4]
 8004996:	609a      	str	r2, [r3, #8]
 8004998:	60da      	str	r2, [r3, #12]
 800499a:	611a      	str	r2, [r3, #16]
  if (FSMC_Initialized) {
 800499c:	4b20      	ldr	r3, [pc, #128]	; (8004a20 <HAL_FSMC_MspInit+0x98>)
 800499e:	681b      	ldr	r3, [r3, #0]
 80049a0:	2b00      	cmp	r3, #0
 80049a2:	d139      	bne.n	8004a18 <HAL_FSMC_MspInit+0x90>
    return;
  }
  FSMC_Initialized = 1;
 80049a4:	4b1e      	ldr	r3, [pc, #120]	; (8004a20 <HAL_FSMC_MspInit+0x98>)
 80049a6:	2201      	movs	r2, #1
 80049a8:	601a      	str	r2, [r3, #0]

  /* Peripheral clock enable */
  __HAL_RCC_FSMC_CLK_ENABLE();
 80049aa:	2300      	movs	r3, #0
 80049ac:	603b      	str	r3, [r7, #0]
 80049ae:	4b1d      	ldr	r3, [pc, #116]	; (8004a24 <HAL_FSMC_MspInit+0x9c>)
 80049b0:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80049b2:	4a1c      	ldr	r2, [pc, #112]	; (8004a24 <HAL_FSMC_MspInit+0x9c>)
 80049b4:	f043 0301 	orr.w	r3, r3, #1
 80049b8:	6393      	str	r3, [r2, #56]	; 0x38
 80049ba:	4b1a      	ldr	r3, [pc, #104]	; (8004a24 <HAL_FSMC_MspInit+0x9c>)
 80049bc:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80049be:	f003 0301 	and.w	r3, r3, #1
 80049c2:	603b      	str	r3, [r7, #0]
 80049c4:	683b      	ldr	r3, [r7, #0]
  PD4   ------> FSMC_NOE
  PD5   ------> FSMC_NWE
  PD6   ------> FSMC_NWAIT
  PD7   ------> FSMC_NCE2
  */
  GPIO_InitStruct.Pin = D4_Pin|D5_Pin|D6_Pin|D7_Pin;
 80049c6:	f44f 63f0 	mov.w	r3, #1920	; 0x780
 80049ca:	607b      	str	r3, [r7, #4]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80049cc:	2302      	movs	r3, #2
 80049ce:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80049d0:	2300      	movs	r3, #0
 80049d2:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80049d4:	2303      	movs	r3, #3
 80049d6:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Alternate = GPIO_AF12_FSMC;
 80049d8:	230c      	movs	r3, #12
 80049da:	617b      	str	r3, [r7, #20]
  HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 80049dc:	1d3b      	adds	r3, r7, #4
 80049de:	4619      	mov	r1, r3
 80049e0:	4811      	ldr	r0, [pc, #68]	; (8004a28 <HAL_FSMC_MspInit+0xa0>)
 80049e2:	f005 ff81 	bl	800a8e8 <HAL_GPIO_Init>

  GPIO_InitStruct.Pin = CLE_Pin|ALE_Pin|D0_Pin|D1_Pin
 80049e6:	f64d 03f3 	movw	r3, #55539	; 0xd8f3
 80049ea:	607b      	str	r3, [r7, #4]
                          |D2_Pin|D3_Pin|NOE_Pin|NWE_Pin
                          |NWAIT_Pin|NCE2_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80049ec:	2302      	movs	r3, #2
 80049ee:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80049f0:	2300      	movs	r3, #0
 80049f2:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80049f4:	2303      	movs	r3, #3
 80049f6:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Alternate = GPIO_AF12_FSMC;
 80049f8:	230c      	movs	r3, #12
 80049fa:	617b      	str	r3, [r7, #20]
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 80049fc:	1d3b      	adds	r3, r7, #4
 80049fe:	4619      	mov	r1, r3
 8004a00:	480a      	ldr	r0, [pc, #40]	; (8004a2c <HAL_FSMC_MspInit+0xa4>)
 8004a02:	f005 ff71 	bl	800a8e8 <HAL_GPIO_Init>

  /* Peripheral interrupt init */
  HAL_NVIC_SetPriority(FSMC_IRQn, 5, 0);
 8004a06:	2200      	movs	r2, #0
 8004a08:	2105      	movs	r1, #5
 8004a0a:	2030      	movs	r0, #48	; 0x30
 8004a0c:	f005 fb40 	bl	800a090 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(FSMC_IRQn);
 8004a10:	2030      	movs	r0, #48	; 0x30
 8004a12:	f005 fb59 	bl	800a0c8 <HAL_NVIC_EnableIRQ>
 8004a16:	e000      	b.n	8004a1a <HAL_FSMC_MspInit+0x92>
    return;
 8004a18:	bf00      	nop
  /* USER CODE BEGIN FSMC_MspInit 1 */

  /* USER CODE END FSMC_MspInit 1 */
}
 8004a1a:	3718      	adds	r7, #24
 8004a1c:	46bd      	mov	sp, r7
 8004a1e:	bd80      	pop	{r7, pc}
 8004a20:	20002cd0 	.word	0x20002cd0
 8004a24:	40023800 	.word	0x40023800
 8004a28:	40021000 	.word	0x40021000
 8004a2c:	40020c00 	.word	0x40020c00

08004a30 <HAL_NAND_MspInit>:

void HAL_NAND_MspInit(NAND_HandleTypeDef* hnand){
 8004a30:	b580      	push	{r7, lr}
 8004a32:	b082      	sub	sp, #8
 8004a34:	af00      	add	r7, sp, #0
 8004a36:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN NAND_MspInit 0 */

  /* USER CODE END NAND_MspInit 0 */
  HAL_FSMC_MspInit();
 8004a38:	f7ff ffa6 	bl	8004988 <HAL_FSMC_MspInit>
  /* USER CODE BEGIN NAND_MspInit 1 */

  /* USER CODE END NAND_MspInit 1 */
}
 8004a3c:	bf00      	nop
 8004a3e:	3708      	adds	r7, #8
 8004a40:	46bd      	mov	sp, r7
 8004a42:	bd80      	pop	{r7, pc}

08004a44 <HAL_InitTick>:
  *         reset by HAL_Init() or at any time when clock is configured, by HAL_RCC_ClockConfig().
  * @param  TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8004a44:	b580      	push	{r7, lr}
 8004a46:	b08c      	sub	sp, #48	; 0x30
 8004a48:	af00      	add	r7, sp, #0
 8004a4a:	6078      	str	r0, [r7, #4]
  RCC_ClkInitTypeDef    clkconfig;
  uint32_t              uwTimclock = 0;
 8004a4c:	2300      	movs	r3, #0
 8004a4e:	62fb      	str	r3, [r7, #44]	; 0x2c
  uint32_t              uwPrescalerValue = 0;
 8004a50:	2300      	movs	r3, #0
 8004a52:	62bb      	str	r3, [r7, #40]	; 0x28
  uint32_t              pFLatency;
  /*Configure the TIM1 IRQ priority */
  HAL_NVIC_SetPriority(TIM1_UP_TIM10_IRQn, TickPriority ,0);
 8004a54:	2200      	movs	r2, #0
 8004a56:	6879      	ldr	r1, [r7, #4]
 8004a58:	2019      	movs	r0, #25
 8004a5a:	f005 fb19 	bl	800a090 <HAL_NVIC_SetPriority>

  /* Enable the TIM1 global Interrupt */
  HAL_NVIC_EnableIRQ(TIM1_UP_TIM10_IRQn);
 8004a5e:	2019      	movs	r0, #25
 8004a60:	f005 fb32 	bl	800a0c8 <HAL_NVIC_EnableIRQ>

  /* Enable TIM1 clock */
  __HAL_RCC_TIM1_CLK_ENABLE();
 8004a64:	2300      	movs	r3, #0
 8004a66:	60fb      	str	r3, [r7, #12]
 8004a68:	4b1f      	ldr	r3, [pc, #124]	; (8004ae8 <HAL_InitTick+0xa4>)
 8004a6a:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8004a6c:	4a1e      	ldr	r2, [pc, #120]	; (8004ae8 <HAL_InitTick+0xa4>)
 8004a6e:	f043 0301 	orr.w	r3, r3, #1
 8004a72:	6453      	str	r3, [r2, #68]	; 0x44
 8004a74:	4b1c      	ldr	r3, [pc, #112]	; (8004ae8 <HAL_InitTick+0xa4>)
 8004a76:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8004a78:	f003 0301 	and.w	r3, r3, #1
 8004a7c:	60fb      	str	r3, [r7, #12]
 8004a7e:	68fb      	ldr	r3, [r7, #12]

  /* Get clock configuration */
  HAL_RCC_GetClockConfig(&clkconfig, &pFLatency);
 8004a80:	f107 0210 	add.w	r2, r7, #16
 8004a84:	f107 0314 	add.w	r3, r7, #20
 8004a88:	4611      	mov	r1, r2
 8004a8a:	4618      	mov	r0, r3
 8004a8c:	f006 fee8 	bl	800b860 <HAL_RCC_GetClockConfig>

  /* Compute TIM1 clock */
  uwTimclock = 2*HAL_RCC_GetPCLK2Freq();
 8004a90:	f006 fed2 	bl	800b838 <HAL_RCC_GetPCLK2Freq>
 8004a94:	4603      	mov	r3, r0
 8004a96:	005b      	lsls	r3, r3, #1
 8004a98:	62fb      	str	r3, [r7, #44]	; 0x2c
  /* Compute the prescaler value to have TIM1 counter clock equal to 1MHz */
  uwPrescalerValue = (uint32_t) ((uwTimclock / 1000000U) - 1U);
 8004a9a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8004a9c:	4a13      	ldr	r2, [pc, #76]	; (8004aec <HAL_InitTick+0xa8>)
 8004a9e:	fba2 2303 	umull	r2, r3, r2, r3
 8004aa2:	0c9b      	lsrs	r3, r3, #18
 8004aa4:	3b01      	subs	r3, #1
 8004aa6:	62bb      	str	r3, [r7, #40]	; 0x28

  /* Initialize TIM1 */
  htim1.Instance = TIM1;
 8004aa8:	4b11      	ldr	r3, [pc, #68]	; (8004af0 <HAL_InitTick+0xac>)
 8004aaa:	4a12      	ldr	r2, [pc, #72]	; (8004af4 <HAL_InitTick+0xb0>)
 8004aac:	601a      	str	r2, [r3, #0]
  + Period = [(TIM1CLK/1000) - 1]. to have a (1/1000) s time base.
  + Prescaler = (uwTimclock/1000000 - 1) to have a 1MHz counter clock.
  + ClockDivision = 0
  + Counter direction = Up
  */
  htim1.Init.Period = (1000000U / 1000U) - 1U;
 8004aae:	4b10      	ldr	r3, [pc, #64]	; (8004af0 <HAL_InitTick+0xac>)
 8004ab0:	f240 32e7 	movw	r2, #999	; 0x3e7
 8004ab4:	60da      	str	r2, [r3, #12]
  htim1.Init.Prescaler = uwPrescalerValue;
 8004ab6:	4a0e      	ldr	r2, [pc, #56]	; (8004af0 <HAL_InitTick+0xac>)
 8004ab8:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004aba:	6053      	str	r3, [r2, #4]
  htim1.Init.ClockDivision = 0;
 8004abc:	4b0c      	ldr	r3, [pc, #48]	; (8004af0 <HAL_InitTick+0xac>)
 8004abe:	2200      	movs	r2, #0
 8004ac0:	611a      	str	r2, [r3, #16]
  htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 8004ac2:	4b0b      	ldr	r3, [pc, #44]	; (8004af0 <HAL_InitTick+0xac>)
 8004ac4:	2200      	movs	r2, #0
 8004ac6:	609a      	str	r2, [r3, #8]

  if(HAL_TIM_Base_Init(&htim1) == HAL_OK)
 8004ac8:	4809      	ldr	r0, [pc, #36]	; (8004af0 <HAL_InitTick+0xac>)
 8004aca:	f007 ffcb 	bl	800ca64 <HAL_TIM_Base_Init>
 8004ace:	4603      	mov	r3, r0
 8004ad0:	2b00      	cmp	r3, #0
 8004ad2:	d104      	bne.n	8004ade <HAL_InitTick+0x9a>
  {
    /* Start the TIM time Base generation in interrupt mode */
    return HAL_TIM_Base_Start_IT(&htim1);
 8004ad4:	4806      	ldr	r0, [pc, #24]	; (8004af0 <HAL_InitTick+0xac>)
 8004ad6:	f008 f815 	bl	800cb04 <HAL_TIM_Base_Start_IT>
 8004ada:	4603      	mov	r3, r0
 8004adc:	e000      	b.n	8004ae0 <HAL_InitTick+0x9c>
  }

  /* Return function status */
  return HAL_ERROR;
 8004ade:	2301      	movs	r3, #1
}
 8004ae0:	4618      	mov	r0, r3
 8004ae2:	3730      	adds	r7, #48	; 0x30
 8004ae4:	46bd      	mov	sp, r7
 8004ae6:	bd80      	pop	{r7, pc}
 8004ae8:	40023800 	.word	0x40023800
 8004aec:	431bde83 	.word	0x431bde83
 8004af0:	20002cd4 	.word	0x20002cd4
 8004af4:	40010000 	.word	0x40010000

08004af8 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8004af8:	b480      	push	{r7}
 8004afa:	af00      	add	r7, sp, #0

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */

  /* USER CODE END NonMaskableInt_IRQn 1 */
}
 8004afc:	bf00      	nop
 8004afe:	46bd      	mov	sp, r7
 8004b00:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004b04:	4770      	bx	lr

08004b06 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8004b06:	b480      	push	{r7}
 8004b08:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8004b0a:	e7fe      	b.n	8004b0a <HardFault_Handler+0x4>

08004b0c <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8004b0c:	b480      	push	{r7}
 8004b0e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8004b10:	e7fe      	b.n	8004b10 <MemManage_Handler+0x4>

08004b12 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8004b12:	b480      	push	{r7}
 8004b14:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8004b16:	e7fe      	b.n	8004b16 <BusFault_Handler+0x4>

08004b18 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8004b18:	b480      	push	{r7}
 8004b1a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8004b1c:	e7fe      	b.n	8004b1c <UsageFault_Handler+0x4>

08004b1e <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8004b1e:	b480      	push	{r7}
 8004b20:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8004b22:	bf00      	nop
 8004b24:	46bd      	mov	sp, r7
 8004b26:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004b2a:	4770      	bx	lr

08004b2c <RCC_IRQHandler>:

/**
  * @brief This function handles RCC global interrupt.
  */
void RCC_IRQHandler(void)
{
 8004b2c:	b480      	push	{r7}
 8004b2e:	af00      	add	r7, sp, #0

  /* USER CODE END RCC_IRQn 0 */
  /* USER CODE BEGIN RCC_IRQn 1 */

  /* USER CODE END RCC_IRQn 1 */
}
 8004b30:	bf00      	nop
 8004b32:	46bd      	mov	sp, r7
 8004b34:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004b38:	4770      	bx	lr
	...

08004b3c <DMA1_Stream3_IRQHandler>:

/**
  * @brief This function handles DMA1 stream3 global interrupt.
  */
void DMA1_Stream3_IRQHandler(void)
{
 8004b3c:	b580      	push	{r7, lr}
 8004b3e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Stream3_IRQn 0 */

  /* USER CODE END DMA1_Stream3_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_usart3_tx);
 8004b40:	4802      	ldr	r0, [pc, #8]	; (8004b4c <DMA1_Stream3_IRQHandler+0x10>)
 8004b42:	f005 fc67 	bl	800a414 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Stream3_IRQn 1 */

  /* USER CODE END DMA1_Stream3_IRQn 1 */
}
 8004b46:	bf00      	nop
 8004b48:	bd80      	pop	{r7, pc}
 8004b4a:	bf00      	nop
 8004b4c:	200003c4 	.word	0x200003c4

08004b50 <TIM1_UP_TIM10_IRQHandler>:

/**
  * @brief This function handles TIM1 update interrupt and TIM10 global interrupt.
  */
void TIM1_UP_TIM10_IRQHandler(void)
{
 8004b50:	b580      	push	{r7, lr}
 8004b52:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM1_UP_TIM10_IRQn 0 */

  /* USER CODE END TIM1_UP_TIM10_IRQn 0 */
  HAL_TIM_IRQHandler(&htim1);
 8004b54:	4802      	ldr	r0, [pc, #8]	; (8004b60 <TIM1_UP_TIM10_IRQHandler+0x10>)
 8004b56:	f008 f845 	bl	800cbe4 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM1_UP_TIM10_IRQn 1 */

  /* USER CODE END TIM1_UP_TIM10_IRQn 1 */
}
 8004b5a:	bf00      	nop
 8004b5c:	bd80      	pop	{r7, pc}
 8004b5e:	bf00      	nop
 8004b60:	20002cd4 	.word	0x20002cd4

08004b64 <TIM2_IRQHandler>:

/**
  * @brief This function handles TIM2 global interrupt.
  */
void TIM2_IRQHandler(void)
{
 8004b64:	b580      	push	{r7, lr}
 8004b66:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM2_IRQn 0 */

  /* USER CODE END TIM2_IRQn 0 */
  HAL_TIM_IRQHandler(&htim2);
 8004b68:	4802      	ldr	r0, [pc, #8]	; (8004b74 <TIM2_IRQHandler+0x10>)
 8004b6a:	f008 f83b 	bl	800cbe4 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM2_IRQn 1 */

  /* USER CODE END TIM2_IRQn 1 */
}
 8004b6e:	bf00      	nop
 8004b70:	bd80      	pop	{r7, pc}
 8004b72:	bf00      	nop
 8004b74:	20000338 	.word	0x20000338

08004b78 <SPI1_IRQHandler>:

/**
  * @brief This function handles SPI1 global interrupt.
  */
void SPI1_IRQHandler(void)
{
 8004b78:	b580      	push	{r7, lr}
 8004b7a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SPI1_IRQn 0 */

  /* USER CODE END SPI1_IRQn 0 */
  HAL_SPI_IRQHandler(&hspi1);
 8004b7c:	4802      	ldr	r0, [pc, #8]	; (8004b88 <SPI1_IRQHandler+0x10>)
 8004b7e:	f007 fcfd 	bl	800c57c <HAL_SPI_IRQHandler>
  /* USER CODE BEGIN SPI1_IRQn 1 */

  /* USER CODE END SPI1_IRQn 1 */
}
 8004b82:	bf00      	nop
 8004b84:	bd80      	pop	{r7, pc}
 8004b86:	bf00      	nop
 8004b88:	20000280 	.word	0x20000280

08004b8c <USART3_IRQHandler>:

/**
  * @brief This function handles USART3 global interrupt.
  */
void USART3_IRQHandler(void)
{
 8004b8c:	b580      	push	{r7, lr}
 8004b8e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART3_IRQn 0 */

  /* USER CODE END USART3_IRQn 0 */
  HAL_UART_IRQHandler(&huart3);
 8004b90:	4802      	ldr	r0, [pc, #8]	; (8004b9c <USART3_IRQHandler+0x10>)
 8004b92:	f008 fce5 	bl	800d560 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART3_IRQn 1 */

  /* USER CODE END USART3_IRQn 1 */
}
 8004b96:	bf00      	nop
 8004b98:	bd80      	pop	{r7, pc}
 8004b9a:	bf00      	nop
 8004b9c:	20000380 	.word	0x20000380

08004ba0 <FSMC_IRQHandler>:

/**
  * @brief This function handles FSMC global interrupt.
  */
void FSMC_IRQHandler(void)
{
 8004ba0:	b580      	push	{r7, lr}
 8004ba2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN FSMC_IRQn 0 */

  /* USER CODE END FSMC_IRQn 0 */
  HAL_NAND_IRQHandler(&hnand1);
 8004ba4:	4802      	ldr	r0, [pc, #8]	; (8004bb0 <FSMC_IRQHandler+0x10>)
 8004ba6:	f006 f8bc 	bl	800ad22 <HAL_NAND_IRQHandler>
  /* USER CODE BEGIN FSMC_IRQn 1 */

  /* USER CODE END FSMC_IRQn 1 */
}
 8004baa:	bf00      	nop
 8004bac:	bd80      	pop	{r7, pc}
 8004bae:	bf00      	nop
 8004bb0:	20000424 	.word	0x20000424

08004bb4 <DMA2_Stream3_IRQHandler>:

/**
  * @brief This function handles DMA2 stream3 global interrupt.
  */
void DMA2_Stream3_IRQHandler(void)
{
 8004bb4:	b580      	push	{r7, lr}
 8004bb6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA2_Stream3_IRQn 0 */

  /* USER CODE END DMA2_Stream3_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_spi1_tx);
 8004bb8:	4802      	ldr	r0, [pc, #8]	; (8004bc4 <DMA2_Stream3_IRQHandler+0x10>)
 8004bba:	f005 fc2b 	bl	800a414 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA2_Stream3_IRQn 1 */

  /* USER CODE END DMA2_Stream3_IRQn 1 */
}
 8004bbe:	bf00      	nop
 8004bc0:	bd80      	pop	{r7, pc}
 8004bc2:	bf00      	nop
 8004bc4:	200002d8 	.word	0x200002d8

08004bc8 <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 8004bc8:	b480      	push	{r7}
 8004bca:	af00      	add	r7, sp, #0
	return 1;
 8004bcc:	2301      	movs	r3, #1
}
 8004bce:	4618      	mov	r0, r3
 8004bd0:	46bd      	mov	sp, r7
 8004bd2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004bd6:	4770      	bx	lr

08004bd8 <_kill>:

int _kill(int pid, int sig)
{
 8004bd8:	b580      	push	{r7, lr}
 8004bda:	b082      	sub	sp, #8
 8004bdc:	af00      	add	r7, sp, #0
 8004bde:	6078      	str	r0, [r7, #4]
 8004be0:	6039      	str	r1, [r7, #0]
	errno = EINVAL;
 8004be2:	f00c fe99 	bl	8011918 <__errno>
 8004be6:	4603      	mov	r3, r0
 8004be8:	2216      	movs	r2, #22
 8004bea:	601a      	str	r2, [r3, #0]
	return -1;
 8004bec:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
}
 8004bf0:	4618      	mov	r0, r3
 8004bf2:	3708      	adds	r7, #8
 8004bf4:	46bd      	mov	sp, r7
 8004bf6:	bd80      	pop	{r7, pc}

08004bf8 <_exit>:

void _exit (int status)
{
 8004bf8:	b580      	push	{r7, lr}
 8004bfa:	b082      	sub	sp, #8
 8004bfc:	af00      	add	r7, sp, #0
 8004bfe:	6078      	str	r0, [r7, #4]
	_kill(status, -1);
 8004c00:	f04f 31ff 	mov.w	r1, #4294967295	; 0xffffffff
 8004c04:	6878      	ldr	r0, [r7, #4]
 8004c06:	f7ff ffe7 	bl	8004bd8 <_kill>
	while (1) {}		/* Make sure we hang here */
 8004c0a:	e7fe      	b.n	8004c0a <_exit+0x12>

08004c0c <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8004c0c:	b580      	push	{r7, lr}
 8004c0e:	b086      	sub	sp, #24
 8004c10:	af00      	add	r7, sp, #0
 8004c12:	60f8      	str	r0, [r7, #12]
 8004c14:	60b9      	str	r1, [r7, #8]
 8004c16:	607a      	str	r2, [r7, #4]
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8004c18:	2300      	movs	r3, #0
 8004c1a:	617b      	str	r3, [r7, #20]
 8004c1c:	e00a      	b.n	8004c34 <_read+0x28>
	{
		*ptr++ = __io_getchar();
 8004c1e:	f3af 8000 	nop.w
 8004c22:	4601      	mov	r1, r0
 8004c24:	68bb      	ldr	r3, [r7, #8]
 8004c26:	1c5a      	adds	r2, r3, #1
 8004c28:	60ba      	str	r2, [r7, #8]
 8004c2a:	b2ca      	uxtb	r2, r1
 8004c2c:	701a      	strb	r2, [r3, #0]
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8004c2e:	697b      	ldr	r3, [r7, #20]
 8004c30:	3301      	adds	r3, #1
 8004c32:	617b      	str	r3, [r7, #20]
 8004c34:	697a      	ldr	r2, [r7, #20]
 8004c36:	687b      	ldr	r3, [r7, #4]
 8004c38:	429a      	cmp	r2, r3
 8004c3a:	dbf0      	blt.n	8004c1e <_read+0x12>
	}

return len;
 8004c3c:	687b      	ldr	r3, [r7, #4]
}
 8004c3e:	4618      	mov	r0, r3
 8004c40:	3718      	adds	r7, #24
 8004c42:	46bd      	mov	sp, r7
 8004c44:	bd80      	pop	{r7, pc}

08004c46 <_close>:
	}
	return len;
}

int _close(int file)
{
 8004c46:	b480      	push	{r7}
 8004c48:	b083      	sub	sp, #12
 8004c4a:	af00      	add	r7, sp, #0
 8004c4c:	6078      	str	r0, [r7, #4]
	return -1;
 8004c4e:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
}
 8004c52:	4618      	mov	r0, r3
 8004c54:	370c      	adds	r7, #12
 8004c56:	46bd      	mov	sp, r7
 8004c58:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004c5c:	4770      	bx	lr

08004c5e <_fstat>:


int _fstat(int file, struct stat *st)
{
 8004c5e:	b480      	push	{r7}
 8004c60:	b083      	sub	sp, #12
 8004c62:	af00      	add	r7, sp, #0
 8004c64:	6078      	str	r0, [r7, #4]
 8004c66:	6039      	str	r1, [r7, #0]
	st->st_mode = S_IFCHR;
 8004c68:	683b      	ldr	r3, [r7, #0]
 8004c6a:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 8004c6e:	605a      	str	r2, [r3, #4]
	return 0;
 8004c70:	2300      	movs	r3, #0
}
 8004c72:	4618      	mov	r0, r3
 8004c74:	370c      	adds	r7, #12
 8004c76:	46bd      	mov	sp, r7
 8004c78:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004c7c:	4770      	bx	lr

08004c7e <_isatty>:

int _isatty(int file)
{
 8004c7e:	b480      	push	{r7}
 8004c80:	b083      	sub	sp, #12
 8004c82:	af00      	add	r7, sp, #0
 8004c84:	6078      	str	r0, [r7, #4]
	return 1;
 8004c86:	2301      	movs	r3, #1
}
 8004c88:	4618      	mov	r0, r3
 8004c8a:	370c      	adds	r7, #12
 8004c8c:	46bd      	mov	sp, r7
 8004c8e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004c92:	4770      	bx	lr

08004c94 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8004c94:	b480      	push	{r7}
 8004c96:	b085      	sub	sp, #20
 8004c98:	af00      	add	r7, sp, #0
 8004c9a:	60f8      	str	r0, [r7, #12]
 8004c9c:	60b9      	str	r1, [r7, #8]
 8004c9e:	607a      	str	r2, [r7, #4]
	return 0;
 8004ca0:	2300      	movs	r3, #0
}
 8004ca2:	4618      	mov	r0, r3
 8004ca4:	3714      	adds	r7, #20
 8004ca6:	46bd      	mov	sp, r7
 8004ca8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004cac:	4770      	bx	lr
	...

08004cb0 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8004cb0:	b580      	push	{r7, lr}
 8004cb2:	b086      	sub	sp, #24
 8004cb4:	af00      	add	r7, sp, #0
 8004cb6:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8004cb8:	4a14      	ldr	r2, [pc, #80]	; (8004d0c <_sbrk+0x5c>)
 8004cba:	4b15      	ldr	r3, [pc, #84]	; (8004d10 <_sbrk+0x60>)
 8004cbc:	1ad3      	subs	r3, r2, r3
 8004cbe:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8004cc0:	697b      	ldr	r3, [r7, #20]
 8004cc2:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8004cc4:	4b13      	ldr	r3, [pc, #76]	; (8004d14 <_sbrk+0x64>)
 8004cc6:	681b      	ldr	r3, [r3, #0]
 8004cc8:	2b00      	cmp	r3, #0
 8004cca:	d102      	bne.n	8004cd2 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8004ccc:	4b11      	ldr	r3, [pc, #68]	; (8004d14 <_sbrk+0x64>)
 8004cce:	4a12      	ldr	r2, [pc, #72]	; (8004d18 <_sbrk+0x68>)
 8004cd0:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8004cd2:	4b10      	ldr	r3, [pc, #64]	; (8004d14 <_sbrk+0x64>)
 8004cd4:	681a      	ldr	r2, [r3, #0]
 8004cd6:	687b      	ldr	r3, [r7, #4]
 8004cd8:	4413      	add	r3, r2
 8004cda:	693a      	ldr	r2, [r7, #16]
 8004cdc:	429a      	cmp	r2, r3
 8004cde:	d207      	bcs.n	8004cf0 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8004ce0:	f00c fe1a 	bl	8011918 <__errno>
 8004ce4:	4603      	mov	r3, r0
 8004ce6:	220c      	movs	r2, #12
 8004ce8:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8004cea:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 8004cee:	e009      	b.n	8004d04 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8004cf0:	4b08      	ldr	r3, [pc, #32]	; (8004d14 <_sbrk+0x64>)
 8004cf2:	681b      	ldr	r3, [r3, #0]
 8004cf4:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8004cf6:	4b07      	ldr	r3, [pc, #28]	; (8004d14 <_sbrk+0x64>)
 8004cf8:	681a      	ldr	r2, [r3, #0]
 8004cfa:	687b      	ldr	r3, [r7, #4]
 8004cfc:	4413      	add	r3, r2
 8004cfe:	4a05      	ldr	r2, [pc, #20]	; (8004d14 <_sbrk+0x64>)
 8004d00:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8004d02:	68fb      	ldr	r3, [r7, #12]
}
 8004d04:	4618      	mov	r0, r3
 8004d06:	3718      	adds	r7, #24
 8004d08:	46bd      	mov	sp, r7
 8004d0a:	bd80      	pop	{r7, pc}
 8004d0c:	20020000 	.word	0x20020000
 8004d10:	00001000 	.word	0x00001000
 8004d14:	20002d1c 	.word	0x20002d1c
 8004d18:	20008408 	.word	0x20008408

08004d1c <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8004d1c:	b480      	push	{r7}
 8004d1e:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8004d20:	4b08      	ldr	r3, [pc, #32]	; (8004d44 <SystemInit+0x28>)
 8004d22:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8004d26:	4a07      	ldr	r2, [pc, #28]	; (8004d44 <SystemInit+0x28>)
 8004d28:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8004d2c:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88

  /* Configure the Vector Table location add offset address ------------------*/
#ifdef VECT_TAB_SRAM
  SCB->VTOR = SRAM_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#else
  SCB->VTOR = FLASH_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal FLASH */
 8004d30:	4b04      	ldr	r3, [pc, #16]	; (8004d44 <SystemInit+0x28>)
 8004d32:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
 8004d36:	609a      	str	r2, [r3, #8]
#endif
}
 8004d38:	bf00      	nop
 8004d3a:	46bd      	mov	sp, r7
 8004d3c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004d40:	4770      	bx	lr
 8004d42:	bf00      	nop
 8004d44:	e000ed00 	.word	0xe000ed00

08004d48 <_fs_flash_read>:
/param: Number bytes to read
/return: 0 if all ok
-----------------------------------------------------------*/
int _fs_flash_read(  const struct lfs_config *cfg, lfs_block_t block,
                    lfs_off_t off, void *buffer, lfs_size_t size)
{
 8004d48:	b590      	push	{r4, r7, lr}
 8004d4a:	b087      	sub	sp, #28
 8004d4c:	af00      	add	r7, sp, #0
 8004d4e:	60f8      	str	r0, [r7, #12]
 8004d50:	60b9      	str	r1, [r7, #8]
 8004d52:	607a      	str	r2, [r7, #4]
 8004d54:	603b      	str	r3, [r7, #0]
    assert(off  % cfg->read_size == 0);
 8004d56:	68fb      	ldr	r3, [r7, #12]
 8004d58:	695a      	ldr	r2, [r3, #20]
 8004d5a:	687b      	ldr	r3, [r7, #4]
 8004d5c:	fbb3 f1f2 	udiv	r1, r3, r2
 8004d60:	fb01 f202 	mul.w	r2, r1, r2
 8004d64:	1a9b      	subs	r3, r3, r2
 8004d66:	2b00      	cmp	r3, #0
 8004d68:	d005      	beq.n	8004d76 <_fs_flash_read+0x2e>
 8004d6a:	4b1d      	ldr	r3, [pc, #116]	; (8004de0 <_fs_flash_read+0x98>)
 8004d6c:	4a1d      	ldr	r2, [pc, #116]	; (8004de4 <_fs_flash_read+0x9c>)
 8004d6e:	2121      	movs	r1, #33	; 0x21
 8004d70:	481d      	ldr	r0, [pc, #116]	; (8004de8 <_fs_flash_read+0xa0>)
 8004d72:	f00c fdaf 	bl	80118d4 <__assert_func>
    assert(size % cfg->read_size == 0);
 8004d76:	68fb      	ldr	r3, [r7, #12]
 8004d78:	695a      	ldr	r2, [r3, #20]
 8004d7a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004d7c:	fbb3 f1f2 	udiv	r1, r3, r2
 8004d80:	fb01 f202 	mul.w	r2, r1, r2
 8004d84:	1a9b      	subs	r3, r3, r2
 8004d86:	2b00      	cmp	r3, #0
 8004d88:	d005      	beq.n	8004d96 <_fs_flash_read+0x4e>
 8004d8a:	4b18      	ldr	r3, [pc, #96]	; (8004dec <_fs_flash_read+0xa4>)
 8004d8c:	4a15      	ldr	r2, [pc, #84]	; (8004de4 <_fs_flash_read+0x9c>)
 8004d8e:	2122      	movs	r1, #34	; 0x22
 8004d90:	4815      	ldr	r0, [pc, #84]	; (8004de8 <_fs_flash_read+0xa0>)
 8004d92:	f00c fd9f 	bl	80118d4 <__assert_func>
    assert(block < cfg->block_count);   
 8004d96:	68fb      	ldr	r3, [r7, #12]
 8004d98:	6a1b      	ldr	r3, [r3, #32]
 8004d9a:	68ba      	ldr	r2, [r7, #8]
 8004d9c:	429a      	cmp	r2, r3
 8004d9e:	d305      	bcc.n	8004dac <_fs_flash_read+0x64>
 8004da0:	4b13      	ldr	r3, [pc, #76]	; (8004df0 <_fs_flash_read+0xa8>)
 8004da2:	4a10      	ldr	r2, [pc, #64]	; (8004de4 <_fs_flash_read+0x9c>)
 8004da4:	2123      	movs	r1, #35	; 0x23
 8004da6:	4810      	ldr	r0, [pc, #64]	; (8004de8 <_fs_flash_read+0xa0>)
 8004da8:	f00c fd94 	bl	80118d4 <__assert_func>

    uint32_t addr = block * io_nand_get_block_size() + off / io_nand_get_page_size();
 8004dac:	f7fb ffea 	bl	8000d84 <io_nand_get_block_size>
 8004db0:	4602      	mov	r2, r0
 8004db2:	68bb      	ldr	r3, [r7, #8]
 8004db4:	fb03 f402 	mul.w	r4, r3, r2
 8004db8:	f7fb ffcc 	bl	8000d54 <io_nand_get_page_size>
 8004dbc:	4602      	mov	r2, r0
 8004dbe:	687b      	ldr	r3, [r7, #4]
 8004dc0:	fbb3 f3f2 	udiv	r3, r3, r2
 8004dc4:	4423      	add	r3, r4
 8004dc6:	617b      	str	r3, [r7, #20]
    io_nand_read(addr, (uint8_t*) buffer, size, 0);
 8004dc8:	2300      	movs	r3, #0
 8004dca:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8004dcc:	6839      	ldr	r1, [r7, #0]
 8004dce:	6978      	ldr	r0, [r7, #20]
 8004dd0:	f7fc fd7e 	bl	80018d0 <io_nand_read>

    return 0;
 8004dd4:	2300      	movs	r3, #0
}
 8004dd6:	4618      	mov	r0, r3
 8004dd8:	371c      	adds	r7, #28
 8004dda:	46bd      	mov	sp, r7
 8004ddc:	bd90      	pop	{r4, r7, pc}
 8004dde:	bf00      	nop
 8004de0:	0801399c 	.word	0x0801399c
 8004de4:	08016c74 	.word	0x08016c74
 8004de8:	080139b8 	.word	0x080139b8
 8004dec:	080139d0 	.word	0x080139d0
 8004df0:	080139ec 	.word	0x080139ec

08004df4 <_fs_flash_prog>:
/param: Number bytes to write
/return: 0 if all ok
-----------------------------------------------------------*/
int _fs_flash_prog(  const struct lfs_config *cfg, lfs_block_t block,
                    lfs_off_t off, const void *buffer, lfs_size_t size)
{
 8004df4:	b590      	push	{r4, r7, lr}
 8004df6:	b087      	sub	sp, #28
 8004df8:	af00      	add	r7, sp, #0
 8004dfa:	60f8      	str	r0, [r7, #12]
 8004dfc:	60b9      	str	r1, [r7, #8]
 8004dfe:	607a      	str	r2, [r7, #4]
 8004e00:	603b      	str	r3, [r7, #0]

    assert(off  % cfg->prog_size == 0);
 8004e02:	68fb      	ldr	r3, [r7, #12]
 8004e04:	699a      	ldr	r2, [r3, #24]
 8004e06:	687b      	ldr	r3, [r7, #4]
 8004e08:	fbb3 f1f2 	udiv	r1, r3, r2
 8004e0c:	fb01 f202 	mul.w	r2, r1, r2
 8004e10:	1a9b      	subs	r3, r3, r2
 8004e12:	2b00      	cmp	r3, #0
 8004e14:	d005      	beq.n	8004e22 <_fs_flash_prog+0x2e>
 8004e16:	4b1d      	ldr	r3, [pc, #116]	; (8004e8c <_fs_flash_prog+0x98>)
 8004e18:	4a1d      	ldr	r2, [pc, #116]	; (8004e90 <_fs_flash_prog+0x9c>)
 8004e1a:	2138      	movs	r1, #56	; 0x38
 8004e1c:	481d      	ldr	r0, [pc, #116]	; (8004e94 <_fs_flash_prog+0xa0>)
 8004e1e:	f00c fd59 	bl	80118d4 <__assert_func>
    assert(size % cfg->prog_size == 0);
 8004e22:	68fb      	ldr	r3, [r7, #12]
 8004e24:	699a      	ldr	r2, [r3, #24]
 8004e26:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004e28:	fbb3 f1f2 	udiv	r1, r3, r2
 8004e2c:	fb01 f202 	mul.w	r2, r1, r2
 8004e30:	1a9b      	subs	r3, r3, r2
 8004e32:	2b00      	cmp	r3, #0
 8004e34:	d005      	beq.n	8004e42 <_fs_flash_prog+0x4e>
 8004e36:	4b18      	ldr	r3, [pc, #96]	; (8004e98 <_fs_flash_prog+0xa4>)
 8004e38:	4a15      	ldr	r2, [pc, #84]	; (8004e90 <_fs_flash_prog+0x9c>)
 8004e3a:	2139      	movs	r1, #57	; 0x39
 8004e3c:	4815      	ldr	r0, [pc, #84]	; (8004e94 <_fs_flash_prog+0xa0>)
 8004e3e:	f00c fd49 	bl	80118d4 <__assert_func>
    assert(block < cfg->block_count);  
 8004e42:	68fb      	ldr	r3, [r7, #12]
 8004e44:	6a1b      	ldr	r3, [r3, #32]
 8004e46:	68ba      	ldr	r2, [r7, #8]
 8004e48:	429a      	cmp	r2, r3
 8004e4a:	d305      	bcc.n	8004e58 <_fs_flash_prog+0x64>
 8004e4c:	4b13      	ldr	r3, [pc, #76]	; (8004e9c <_fs_flash_prog+0xa8>)
 8004e4e:	4a10      	ldr	r2, [pc, #64]	; (8004e90 <_fs_flash_prog+0x9c>)
 8004e50:	213a      	movs	r1, #58	; 0x3a
 8004e52:	4810      	ldr	r0, [pc, #64]	; (8004e94 <_fs_flash_prog+0xa0>)
 8004e54:	f00c fd3e 	bl	80118d4 <__assert_func>

    uint32_t addr = block * io_nand_get_block_size() + off / io_nand_get_page_size();
 8004e58:	f7fb ff94 	bl	8000d84 <io_nand_get_block_size>
 8004e5c:	4602      	mov	r2, r0
 8004e5e:	68bb      	ldr	r3, [r7, #8]
 8004e60:	fb03 f402 	mul.w	r4, r3, r2
 8004e64:	f7fb ff76 	bl	8000d54 <io_nand_get_page_size>
 8004e68:	4602      	mov	r2, r0
 8004e6a:	687b      	ldr	r3, [r7, #4]
 8004e6c:	fbb3 f3f2 	udiv	r3, r3, r2
 8004e70:	4423      	add	r3, r4
 8004e72:	617b      	str	r3, [r7, #20]
    io_nand_write(addr, (uint8_t*) buffer, size, 0);
 8004e74:	2300      	movs	r3, #0
 8004e76:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8004e78:	6839      	ldr	r1, [r7, #0]
 8004e7a:	6978      	ldr	r0, [r7, #20]
 8004e7c:	f7fc fd46 	bl	800190c <io_nand_write>
  
    return 0;
 8004e80:	2300      	movs	r3, #0
}
 8004e82:	4618      	mov	r0, r3
 8004e84:	371c      	adds	r7, #28
 8004e86:	46bd      	mov	sp, r7
 8004e88:	bd90      	pop	{r4, r7, pc}
 8004e8a:	bf00      	nop
 8004e8c:	08013a08 	.word	0x08013a08
 8004e90:	08016c84 	.word	0x08016c84
 8004e94:	080139b8 	.word	0x080139b8
 8004e98:	08013a24 	.word	0x08013a24
 8004e9c:	080139ec 	.word	0x080139ec

08004ea0 <_fs_flash_erase>:
/param: Pointer to lfs config
/param: Number block
/return: 0 if all ok
-----------------------------------------------------------*/
int _fs_flash_erase(const struct lfs_config *cfg, lfs_block_t block)
{
 8004ea0:	b580      	push	{r7, lr}
 8004ea2:	b084      	sub	sp, #16
 8004ea4:	af00      	add	r7, sp, #0
 8004ea6:	6078      	str	r0, [r7, #4]
 8004ea8:	6039      	str	r1, [r7, #0]
    assert(block < cfg->block_count);  
 8004eaa:	687b      	ldr	r3, [r7, #4]
 8004eac:	6a1b      	ldr	r3, [r3, #32]
 8004eae:	683a      	ldr	r2, [r7, #0]
 8004eb0:	429a      	cmp	r2, r3
 8004eb2:	d305      	bcc.n	8004ec0 <_fs_flash_erase+0x20>
 8004eb4:	4b0a      	ldr	r3, [pc, #40]	; (8004ee0 <_fs_flash_erase+0x40>)
 8004eb6:	4a0b      	ldr	r2, [pc, #44]	; (8004ee4 <_fs_flash_erase+0x44>)
 8004eb8:	214a      	movs	r1, #74	; 0x4a
 8004eba:	480b      	ldr	r0, [pc, #44]	; (8004ee8 <_fs_flash_erase+0x48>)
 8004ebc:	f00c fd0a 	bl	80118d4 <__assert_func>

    uint32_t addr = block * io_nand_get_block_size();
 8004ec0:	f7fb ff60 	bl	8000d84 <io_nand_get_block_size>
 8004ec4:	4602      	mov	r2, r0
 8004ec6:	683b      	ldr	r3, [r7, #0]
 8004ec8:	fb02 f303 	mul.w	r3, r2, r3
 8004ecc:	60fb      	str	r3, [r7, #12]
    io_nand_block_erase(addr);
 8004ece:	68f8      	ldr	r0, [r7, #12]
 8004ed0:	f7fc fd3a 	bl	8001948 <io_nand_block_erase>

    return 0;
 8004ed4:	2300      	movs	r3, #0
}
 8004ed6:	4618      	mov	r0, r3
 8004ed8:	3710      	adds	r7, #16
 8004eda:	46bd      	mov	sp, r7
 8004edc:	bd80      	pop	{r7, pc}
 8004ede:	bf00      	nop
 8004ee0:	080139ec 	.word	0x080139ec
 8004ee4:	08016c94 	.word	0x08016c94
 8004ee8:	080139b8 	.word	0x080139b8

08004eec <_fs_flash_sync>:
/brief: Sync data
/param: Pointer to lfs config
/return: 0 if all ok
-----------------------------------------------------------*/
int _fs_flash_sync(const struct lfs_config *c)
{
 8004eec:	b480      	push	{r7}
 8004eee:	b083      	sub	sp, #12
 8004ef0:	af00      	add	r7, sp, #0
 8004ef2:	6078      	str	r0, [r7, #4]
    return 0;
 8004ef4:	2300      	movs	r3, #0
}
 8004ef6:	4618      	mov	r0, r3
 8004ef8:	370c      	adds	r7, #12
 8004efa:	46bd      	mov	sp, r7
 8004efc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004f00:	4770      	bx	lr
	...

08004f04 <io_fs_init>:
/brief: Init FS
/param:
/return: 0 if all ok
-----------------------------------------------------------*/
int io_fs_init(void)
{
 8004f04:	b580      	push	{r7, lr}
 8004f06:	b082      	sub	sp, #8
 8004f08:	af00      	add	r7, sp, #0
    uint32_t page_size = io_nand_get_page_size();
 8004f0a:	f7fb ff23 	bl	8000d54 <io_nand_get_page_size>
 8004f0e:	6078      	str	r0, [r7, #4]

    _lfs_config.read_size   = page_size;
 8004f10:	4a19      	ldr	r2, [pc, #100]	; (8004f78 <io_fs_init+0x74>)
 8004f12:	687b      	ldr	r3, [r7, #4]
 8004f14:	6153      	str	r3, [r2, #20]
    _lfs_config.prog_size   = page_size;
 8004f16:	4a18      	ldr	r2, [pc, #96]	; (8004f78 <io_fs_init+0x74>)
 8004f18:	687b      	ldr	r3, [r7, #4]
 8004f1a:	6193      	str	r3, [r2, #24]
    
    _lfs_config.block_size  = io_nand_get_block_size() * page_size;
 8004f1c:	f7fb ff32 	bl	8000d84 <io_nand_get_block_size>
 8004f20:	4602      	mov	r2, r0
 8004f22:	687b      	ldr	r3, [r7, #4]
 8004f24:	fb02 f303 	mul.w	r3, r2, r3
 8004f28:	4a13      	ldr	r2, [pc, #76]	; (8004f78 <io_fs_init+0x74>)
 8004f2a:	61d3      	str	r3, [r2, #28]
    _lfs_config.block_count = io_nand_get_block_number();
 8004f2c:	f7fb ff1e 	bl	8000d6c <io_nand_get_block_number>
 8004f30:	4603      	mov	r3, r0
 8004f32:	4a11      	ldr	r2, [pc, #68]	; (8004f78 <io_fs_init+0x74>)
 8004f34:	6213      	str	r3, [r2, #32]
    
    _lfs_config.block_cycles = 100;
 8004f36:	4b10      	ldr	r3, [pc, #64]	; (8004f78 <io_fs_init+0x74>)
 8004f38:	2264      	movs	r2, #100	; 0x64
 8004f3a:	625a      	str	r2, [r3, #36]	; 0x24
    _lfs_config.lookahead_size = page_size;
 8004f3c:	4a0e      	ldr	r2, [pc, #56]	; (8004f78 <io_fs_init+0x74>)
 8004f3e:	687b      	ldr	r3, [r7, #4]
 8004f40:	62d3      	str	r3, [r2, #44]	; 0x2c
    _lfs_config.cache_size     = page_size;
 8004f42:	4a0d      	ldr	r2, [pc, #52]	; (8004f78 <io_fs_init+0x74>)
 8004f44:	687b      	ldr	r3, [r7, #4]
 8004f46:	6293      	str	r3, [r2, #40]	; 0x28
    
    _lfs_config.read_buffer = _rd;
 8004f48:	4b0b      	ldr	r3, [pc, #44]	; (8004f78 <io_fs_init+0x74>)
 8004f4a:	4a0c      	ldr	r2, [pc, #48]	; (8004f7c <io_fs_init+0x78>)
 8004f4c:	631a      	str	r2, [r3, #48]	; 0x30
    _lfs_config.prog_buffer = _wr;
 8004f4e:	4b0a      	ldr	r3, [pc, #40]	; (8004f78 <io_fs_init+0x74>)
 8004f50:	4a0b      	ldr	r2, [pc, #44]	; (8004f80 <io_fs_init+0x7c>)
 8004f52:	635a      	str	r2, [r3, #52]	; 0x34

    _lfs_config.read   = _fs_flash_read;
 8004f54:	4b08      	ldr	r3, [pc, #32]	; (8004f78 <io_fs_init+0x74>)
 8004f56:	4a0b      	ldr	r2, [pc, #44]	; (8004f84 <io_fs_init+0x80>)
 8004f58:	605a      	str	r2, [r3, #4]
    _lfs_config.prog   = _fs_flash_prog;
 8004f5a:	4b07      	ldr	r3, [pc, #28]	; (8004f78 <io_fs_init+0x74>)
 8004f5c:	4a0a      	ldr	r2, [pc, #40]	; (8004f88 <io_fs_init+0x84>)
 8004f5e:	609a      	str	r2, [r3, #8]
    _lfs_config.erase  = _fs_flash_erase;
 8004f60:	4b05      	ldr	r3, [pc, #20]	; (8004f78 <io_fs_init+0x74>)
 8004f62:	4a0a      	ldr	r2, [pc, #40]	; (8004f8c <io_fs_init+0x88>)
 8004f64:	60da      	str	r2, [r3, #12]
    _lfs_config.sync   = _fs_flash_sync;
 8004f66:	4b04      	ldr	r3, [pc, #16]	; (8004f78 <io_fs_init+0x74>)
 8004f68:	4a09      	ldr	r2, [pc, #36]	; (8004f90 <io_fs_init+0x8c>)
 8004f6a:	611a      	str	r2, [r3, #16]

    return 0;
 8004f6c:	2300      	movs	r3, #0
}
 8004f6e:	4618      	mov	r0, r3
 8004f70:	3708      	adds	r7, #8
 8004f72:	46bd      	mov	sp, r7
 8004f74:	bd80      	pop	{r7, pc}
 8004f76:	bf00      	nop
 8004f78:	20002d98 	.word	0x20002d98
 8004f7c:	20002de0 	.word	0x20002de0
 8004f80:	200035e0 	.word	0x200035e0
 8004f84:	08004d49 	.word	0x08004d49
 8004f88:	08004df5 	.word	0x08004df5
 8004f8c:	08004ea1 	.word	0x08004ea1
 8004f90:	08004eed 	.word	0x08004eed

08004f94 <io_fs_format>:
/brief: Format a block device with the FS
/param:
/return: A negative error code on failure
-----------------------------------------------------------*/
int io_fs_format(void)
{
 8004f94:	b580      	push	{r7, lr}
 8004f96:	af00      	add	r7, sp, #0
    return lfs_format(&_lfs, &_lfs_config);
 8004f98:	4903      	ldr	r1, [pc, #12]	; (8004fa8 <io_fs_format+0x14>)
 8004f9a:	4804      	ldr	r0, [pc, #16]	; (8004fac <io_fs_format+0x18>)
 8004f9c:	f004 f9ae 	bl	80092fc <lfs_format>
 8004fa0:	4603      	mov	r3, r0
}
 8004fa2:	4618      	mov	r0, r3
 8004fa4:	bd80      	pop	{r7, pc}
 8004fa6:	bf00      	nop
 8004fa8:	20002d98 	.word	0x20002d98
 8004fac:	20002d20 	.word	0x20002d20

08004fb0 <io_fs_mount>:
/brief: Mount a FS
/param:
/return: A negative error code on failure
-----------------------------------------------------------*/
int io_fs_mount(void)
{
 8004fb0:	b580      	push	{r7, lr}
 8004fb2:	af00      	add	r7, sp, #0
    return lfs_mount(&_lfs, &_lfs_config);
 8004fb4:	4903      	ldr	r1, [pc, #12]	; (8004fc4 <io_fs_mount+0x14>)
 8004fb6:	4804      	ldr	r0, [pc, #16]	; (8004fc8 <io_fs_mount+0x18>)
 8004fb8:	f004 fa52 	bl	8009460 <lfs_mount>
 8004fbc:	4603      	mov	r3, r0
}
 8004fbe:	4618      	mov	r0, r3
 8004fc0:	bd80      	pop	{r7, pc}
 8004fc2:	bf00      	nop
 8004fc4:	20002d98 	.word	0x20002d98
 8004fc8:	20002d20 	.word	0x20002d20

08004fcc <io_fs_unmount>:
/brief: Unmount a FS
/param:
/return: A negative error code on failure
-----------------------------------------------------------*/
int io_fs_unmount()
{
 8004fcc:	b580      	push	{r7, lr}
 8004fce:	af00      	add	r7, sp, #0
    return lfs_unmount(&_lfs);
 8004fd0:	4802      	ldr	r0, [pc, #8]	; (8004fdc <io_fs_unmount+0x10>)
 8004fd2:	f004 fbad 	bl	8009730 <lfs_unmount>
 8004fd6:	4603      	mov	r3, r0
}
 8004fd8:	4618      	mov	r0, r3
 8004fda:	bd80      	pop	{r7, pc}
 8004fdc:	20002d20 	.word	0x20002d20

08004fe0 <lfs_max>:
// Builtin functions, these may be replaced by more efficient
// toolchain-specific implementations. LFS_NO_INTRINSICS falls back to a more
// expensive basic C implementation for debugging purposes

// Min/max functions for unsigned 32-bit numbers
static inline uint32_t lfs_max(uint32_t a, uint32_t b) {
 8004fe0:	b480      	push	{r7}
 8004fe2:	b083      	sub	sp, #12
 8004fe4:	af00      	add	r7, sp, #0
 8004fe6:	6078      	str	r0, [r7, #4]
 8004fe8:	6039      	str	r1, [r7, #0]
    return (a > b) ? a : b;
 8004fea:	683a      	ldr	r2, [r7, #0]
 8004fec:	687b      	ldr	r3, [r7, #4]
 8004fee:	4293      	cmp	r3, r2
 8004ff0:	bf38      	it	cc
 8004ff2:	4613      	movcc	r3, r2
}
 8004ff4:	4618      	mov	r0, r3
 8004ff6:	370c      	adds	r7, #12
 8004ff8:	46bd      	mov	sp, r7
 8004ffa:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004ffe:	4770      	bx	lr

08005000 <lfs_min>:

static inline uint32_t lfs_min(uint32_t a, uint32_t b) {
 8005000:	b480      	push	{r7}
 8005002:	b083      	sub	sp, #12
 8005004:	af00      	add	r7, sp, #0
 8005006:	6078      	str	r0, [r7, #4]
 8005008:	6039      	str	r1, [r7, #0]
    return (a < b) ? a : b;
 800500a:	683a      	ldr	r2, [r7, #0]
 800500c:	687b      	ldr	r3, [r7, #4]
 800500e:	4293      	cmp	r3, r2
 8005010:	bf28      	it	cs
 8005012:	4613      	movcs	r3, r2
}
 8005014:	4618      	mov	r0, r3
 8005016:	370c      	adds	r7, #12
 8005018:	46bd      	mov	sp, r7
 800501a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800501e:	4770      	bx	lr

08005020 <lfs_aligndown>:

// Align to nearest multiple of a size
static inline uint32_t lfs_aligndown(uint32_t a, uint32_t alignment) {
 8005020:	b480      	push	{r7}
 8005022:	b083      	sub	sp, #12
 8005024:	af00      	add	r7, sp, #0
 8005026:	6078      	str	r0, [r7, #4]
 8005028:	6039      	str	r1, [r7, #0]
    return a - (a % alignment);
 800502a:	687b      	ldr	r3, [r7, #4]
 800502c:	683a      	ldr	r2, [r7, #0]
 800502e:	fbb3 f2f2 	udiv	r2, r3, r2
 8005032:	6839      	ldr	r1, [r7, #0]
 8005034:	fb01 f202 	mul.w	r2, r1, r2
 8005038:	1a9b      	subs	r3, r3, r2
 800503a:	687a      	ldr	r2, [r7, #4]
 800503c:	1ad3      	subs	r3, r2, r3
}
 800503e:	4618      	mov	r0, r3
 8005040:	370c      	adds	r7, #12
 8005042:	46bd      	mov	sp, r7
 8005044:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005048:	4770      	bx	lr

0800504a <lfs_alignup>:

static inline uint32_t lfs_alignup(uint32_t a, uint32_t alignment) {
 800504a:	b580      	push	{r7, lr}
 800504c:	b082      	sub	sp, #8
 800504e:	af00      	add	r7, sp, #0
 8005050:	6078      	str	r0, [r7, #4]
 8005052:	6039      	str	r1, [r7, #0]
    return lfs_aligndown(a + alignment-1, alignment);
 8005054:	687a      	ldr	r2, [r7, #4]
 8005056:	683b      	ldr	r3, [r7, #0]
 8005058:	4413      	add	r3, r2
 800505a:	3b01      	subs	r3, #1
 800505c:	6839      	ldr	r1, [r7, #0]
 800505e:	4618      	mov	r0, r3
 8005060:	f7ff ffde 	bl	8005020 <lfs_aligndown>
 8005064:	4603      	mov	r3, r0
}
 8005066:	4618      	mov	r0, r3
 8005068:	3708      	adds	r7, #8
 800506a:	46bd      	mov	sp, r7
 800506c:	bd80      	pop	{r7, pc}

0800506e <lfs_npw2>:

// Find the next smallest power of 2 less than or equal to a
static inline uint32_t lfs_npw2(uint32_t a) {
 800506e:	b480      	push	{r7}
 8005070:	b083      	sub	sp, #12
 8005072:	af00      	add	r7, sp, #0
 8005074:	6078      	str	r0, [r7, #4]
#if !defined(LFS_NO_INTRINSICS) && (defined(__GNUC__) || defined(__CC_ARM))
    return 32 - __builtin_clz(a-1);
 8005076:	687b      	ldr	r3, [r7, #4]
 8005078:	3b01      	subs	r3, #1
 800507a:	fab3 f383 	clz	r3, r3
 800507e:	f1c3 0320 	rsb	r3, r3, #32
    s = (a > 0xff  ) << 3; a >>= s; r |= s;
    s = (a > 0xf   ) << 2; a >>= s; r |= s;
    s = (a > 0x3   ) << 1; a >>= s; r |= s;
    return (r | (a >> 1)) + 1;
#endif
}
 8005082:	4618      	mov	r0, r3
 8005084:	370c      	adds	r7, #12
 8005086:	46bd      	mov	sp, r7
 8005088:	f85d 7b04 	ldr.w	r7, [sp], #4
 800508c:	4770      	bx	lr

0800508e <lfs_ctz>:

// Count the number of trailing binary zeros in a
// lfs_ctz(0) may be undefined
static inline uint32_t lfs_ctz(uint32_t a) {
 800508e:	b480      	push	{r7}
 8005090:	b083      	sub	sp, #12
 8005092:	af00      	add	r7, sp, #0
 8005094:	6078      	str	r0, [r7, #4]
#if !defined(LFS_NO_INTRINSICS) && defined(__GNUC__)
    return __builtin_ctz(a);
 8005096:	687b      	ldr	r3, [r7, #4]
 8005098:	fa93 f3a3 	rbit	r3, r3
 800509c:	fab3 f383 	clz	r3, r3
#else
    return lfs_npw2((a & -a) + 1) - 1;
#endif
}
 80050a0:	4618      	mov	r0, r3
 80050a2:	370c      	adds	r7, #12
 80050a4:	46bd      	mov	sp, r7
 80050a6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80050aa:	4770      	bx	lr

080050ac <lfs_popc>:

// Count the number of binary ones in a
static inline uint32_t lfs_popc(uint32_t a) {
 80050ac:	b580      	push	{r7, lr}
 80050ae:	b082      	sub	sp, #8
 80050b0:	af00      	add	r7, sp, #0
 80050b2:	6078      	str	r0, [r7, #4]
#if !defined(LFS_NO_INTRINSICS) && (defined(__GNUC__) || defined(__CC_ARM))
    return __builtin_popcount(a);
 80050b4:	6878      	ldr	r0, [r7, #4]
 80050b6:	f7fb fc51 	bl	800095c <__popcountsi2>
 80050ba:	4603      	mov	r3, r0
#else
    a = a - ((a >> 1) & 0x55555555);
    a = (a & 0x33333333) + ((a >> 2) & 0x33333333);
    return (((a + (a >> 4)) & 0xf0f0f0f) * 0x1010101) >> 24;
#endif
}
 80050bc:	4618      	mov	r0, r3
 80050be:	3708      	adds	r7, #8
 80050c0:	46bd      	mov	sp, r7
 80050c2:	bd80      	pop	{r7, pc}

080050c4 <lfs_scmp>:

// Find the sequence comparison of a and b, this is the distance
// between a and b ignoring overflow
static inline int lfs_scmp(uint32_t a, uint32_t b) {
 80050c4:	b480      	push	{r7}
 80050c6:	b083      	sub	sp, #12
 80050c8:	af00      	add	r7, sp, #0
 80050ca:	6078      	str	r0, [r7, #4]
 80050cc:	6039      	str	r1, [r7, #0]
    return (int)(unsigned)(a - b);
 80050ce:	687a      	ldr	r2, [r7, #4]
 80050d0:	683b      	ldr	r3, [r7, #0]
 80050d2:	1ad3      	subs	r3, r2, r3
}
 80050d4:	4618      	mov	r0, r3
 80050d6:	370c      	adds	r7, #12
 80050d8:	46bd      	mov	sp, r7
 80050da:	f85d 7b04 	ldr.w	r7, [sp], #4
 80050de:	4770      	bx	lr

080050e0 <lfs_fromle32>:

// Convert between 32-bit little-endian and native order
static inline uint32_t lfs_fromle32(uint32_t a) {
 80050e0:	b480      	push	{r7}
 80050e2:	b083      	sub	sp, #12
 80050e4:	af00      	add	r7, sp, #0
 80050e6:	6078      	str	r0, [r7, #4]
#if !defined(LFS_NO_INTRINSICS) && ( \
    (defined(  BYTE_ORDER  ) && defined(  ORDER_LITTLE_ENDIAN  ) &&   BYTE_ORDER   ==   ORDER_LITTLE_ENDIAN  ) || \
    (defined(__BYTE_ORDER  ) && defined(__ORDER_LITTLE_ENDIAN  ) && __BYTE_ORDER   == __ORDER_LITTLE_ENDIAN  ) || \
    (defined(__BYTE_ORDER__) && defined(__ORDER_LITTLE_ENDIAN__) && __BYTE_ORDER__ == __ORDER_LITTLE_ENDIAN__))
    return a;
 80050e8:	687b      	ldr	r3, [r7, #4]
    return (((uint8_t*)&a)[0] <<  0) |
           (((uint8_t*)&a)[1] <<  8) |
           (((uint8_t*)&a)[2] << 16) |
           (((uint8_t*)&a)[3] << 24);
#endif
}
 80050ea:	4618      	mov	r0, r3
 80050ec:	370c      	adds	r7, #12
 80050ee:	46bd      	mov	sp, r7
 80050f0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80050f4:	4770      	bx	lr

080050f6 <lfs_tole32>:

static inline uint32_t lfs_tole32(uint32_t a) {
 80050f6:	b580      	push	{r7, lr}
 80050f8:	b082      	sub	sp, #8
 80050fa:	af00      	add	r7, sp, #0
 80050fc:	6078      	str	r0, [r7, #4]
    return lfs_fromle32(a);
 80050fe:	6878      	ldr	r0, [r7, #4]
 8005100:	f7ff ffee 	bl	80050e0 <lfs_fromle32>
 8005104:	4603      	mov	r3, r0
}
 8005106:	4618      	mov	r0, r3
 8005108:	3708      	adds	r7, #8
 800510a:	46bd      	mov	sp, r7
 800510c:	bd80      	pop	{r7, pc}

0800510e <lfs_frombe32>:

// Convert between 32-bit big-endian and native order
static inline uint32_t lfs_frombe32(uint32_t a) {
 800510e:	b480      	push	{r7}
 8005110:	b083      	sub	sp, #12
 8005112:	af00      	add	r7, sp, #0
 8005114:	6078      	str	r0, [r7, #4]
#if !defined(LFS_NO_INTRINSICS) && ( \
    (defined(  BYTE_ORDER  ) && defined(  ORDER_LITTLE_ENDIAN  ) &&   BYTE_ORDER   ==   ORDER_LITTLE_ENDIAN  ) || \
    (defined(__BYTE_ORDER  ) && defined(__ORDER_LITTLE_ENDIAN  ) && __BYTE_ORDER   == __ORDER_LITTLE_ENDIAN  ) || \
    (defined(__BYTE_ORDER__) && defined(__ORDER_LITTLE_ENDIAN__) && __BYTE_ORDER__ == __ORDER_LITTLE_ENDIAN__))
    return __builtin_bswap32(a);
 8005116:	687b      	ldr	r3, [r7, #4]
 8005118:	ba1b      	rev	r3, r3
    return (((uint8_t*)&a)[0] << 24) |
           (((uint8_t*)&a)[1] << 16) |
           (((uint8_t*)&a)[2] <<  8) |
           (((uint8_t*)&a)[3] <<  0);
#endif
}
 800511a:	4618      	mov	r0, r3
 800511c:	370c      	adds	r7, #12
 800511e:	46bd      	mov	sp, r7
 8005120:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005124:	4770      	bx	lr

08005126 <lfs_tobe32>:

static inline uint32_t lfs_tobe32(uint32_t a) {
 8005126:	b580      	push	{r7, lr}
 8005128:	b082      	sub	sp, #8
 800512a:	af00      	add	r7, sp, #0
 800512c:	6078      	str	r0, [r7, #4]
    return lfs_frombe32(a);
 800512e:	6878      	ldr	r0, [r7, #4]
 8005130:	f7ff ffed 	bl	800510e <lfs_frombe32>
 8005134:	4603      	mov	r3, r0
}
 8005136:	4618      	mov	r0, r3
 8005138:	3708      	adds	r7, #8
 800513a:	46bd      	mov	sp, r7
 800513c:	bd80      	pop	{r7, pc}

0800513e <lfs_malloc>:
// Calculate CRC-32 with polynomial = 0x04c11db7
uint32_t lfs_crc(uint32_t crc, const void *buffer, size_t size);

// Allocate memory, only used if buffers are not provided to littlefs
// Note, memory must be 64-bit aligned
static inline void *lfs_malloc(size_t size) {
 800513e:	b580      	push	{r7, lr}
 8005140:	b082      	sub	sp, #8
 8005142:	af00      	add	r7, sp, #0
 8005144:	6078      	str	r0, [r7, #4]
#ifndef LFS_NO_MALLOC
    return malloc(size);
 8005146:	6878      	ldr	r0, [r7, #4]
 8005148:	f00c fdc8 	bl	8011cdc <malloc>
 800514c:	4603      	mov	r3, r0
#else
    (void)size;
    return NULL;
#endif
}
 800514e:	4618      	mov	r0, r3
 8005150:	3708      	adds	r7, #8
 8005152:	46bd      	mov	sp, r7
 8005154:	bd80      	pop	{r7, pc}

08005156 <lfs_free>:

// Deallocate memory, only used if buffers are not provided to littlefs
static inline void lfs_free(void *p) {
 8005156:	b580      	push	{r7, lr}
 8005158:	b082      	sub	sp, #8
 800515a:	af00      	add	r7, sp, #0
 800515c:	6078      	str	r0, [r7, #4]
#ifndef LFS_NO_MALLOC
    free(p);
 800515e:	6878      	ldr	r0, [r7, #4]
 8005160:	f00c fdc4 	bl	8011cec <free>
#else
    (void)p;
#endif
}
 8005164:	bf00      	nop
 8005166:	3708      	adds	r7, #8
 8005168:	46bd      	mov	sp, r7
 800516a:	bd80      	pop	{r7, pc}

0800516c <lfs_cache_drop>:

#define LFS_BLOCK_NULL ((lfs_block_t)-1)
#define LFS_BLOCK_INLINE ((lfs_block_t)-2)

/// Caching block device operations ///
static inline void lfs_cache_drop(lfs_t *lfs, lfs_cache_t *rcache) {
 800516c:	b480      	push	{r7}
 800516e:	b083      	sub	sp, #12
 8005170:	af00      	add	r7, sp, #0
 8005172:	6078      	str	r0, [r7, #4]
 8005174:	6039      	str	r1, [r7, #0]
    // do not zero, cheaper if cache is readonly or only going to be
    // written with identical data (during relocates)
    (void)lfs;
    rcache->block = LFS_BLOCK_NULL;
 8005176:	683b      	ldr	r3, [r7, #0]
 8005178:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 800517c:	601a      	str	r2, [r3, #0]
}
 800517e:	bf00      	nop
 8005180:	370c      	adds	r7, #12
 8005182:	46bd      	mov	sp, r7
 8005184:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005188:	4770      	bx	lr

0800518a <lfs_cache_zero>:

static inline void lfs_cache_zero(lfs_t *lfs, lfs_cache_t *pcache) {
 800518a:	b580      	push	{r7, lr}
 800518c:	b082      	sub	sp, #8
 800518e:	af00      	add	r7, sp, #0
 8005190:	6078      	str	r0, [r7, #4]
 8005192:	6039      	str	r1, [r7, #0]
    // zero to avoid information leak
    memset(pcache->buffer, 0xff, lfs->cfg->cache_size);
 8005194:	683b      	ldr	r3, [r7, #0]
 8005196:	68d8      	ldr	r0, [r3, #12]
 8005198:	687b      	ldr	r3, [r7, #4]
 800519a:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 800519c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800519e:	461a      	mov	r2, r3
 80051a0:	21ff      	movs	r1, #255	; 0xff
 80051a2:	f00c fdb9 	bl	8011d18 <memset>
    pcache->block = LFS_BLOCK_NULL;
 80051a6:	683b      	ldr	r3, [r7, #0]
 80051a8:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 80051ac:	601a      	str	r2, [r3, #0]
}
 80051ae:	bf00      	nop
 80051b0:	3708      	adds	r7, #8
 80051b2:	46bd      	mov	sp, r7
 80051b4:	bd80      	pop	{r7, pc}
	...

080051b8 <lfs_bd_read>:

static int lfs_bd_read(lfs_t *lfs,
        const lfs_cache_t *pcache, lfs_cache_t *rcache, lfs_size_t hint,
        lfs_block_t block, lfs_off_t off,
        void *buffer, lfs_size_t size) {
 80051b8:	b5b0      	push	{r4, r5, r7, lr}
 80051ba:	b08a      	sub	sp, #40	; 0x28
 80051bc:	af02      	add	r7, sp, #8
 80051be:	60f8      	str	r0, [r7, #12]
 80051c0:	60b9      	str	r1, [r7, #8]
 80051c2:	607a      	str	r2, [r7, #4]
 80051c4:	603b      	str	r3, [r7, #0]
    uint8_t *data = buffer;
 80051c6:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80051c8:	61fb      	str	r3, [r7, #28]
    LFS_ASSERT(block != LFS_BLOCK_NULL);
 80051ca:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80051cc:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 80051d0:	d105      	bne.n	80051de <lfs_bd_read+0x26>
 80051d2:	4b7c      	ldr	r3, [pc, #496]	; (80053c4 <lfs_bd_read+0x20c>)
 80051d4:	4a7c      	ldr	r2, [pc, #496]	; (80053c8 <lfs_bd_read+0x210>)
 80051d6:	2122      	movs	r1, #34	; 0x22
 80051d8:	487c      	ldr	r0, [pc, #496]	; (80053cc <lfs_bd_read+0x214>)
 80051da:	f00c fb7b 	bl	80118d4 <__assert_func>
    if (off+size > lfs->cfg->block_size) {
 80051de:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 80051e0:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80051e2:	441a      	add	r2, r3
 80051e4:	68fb      	ldr	r3, [r7, #12]
 80051e6:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 80051e8:	69db      	ldr	r3, [r3, #28]
 80051ea:	429a      	cmp	r2, r3
 80051ec:	f240 80e0 	bls.w	80053b0 <lfs_bd_read+0x1f8>
        return LFS_ERR_CORRUPT;
 80051f0:	f06f 0353 	mvn.w	r3, #83	; 0x53
 80051f4:	e0e1      	b.n	80053ba <lfs_bd_read+0x202>
    }

    while (size > 0) {
        lfs_size_t diff = size;
 80051f6:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80051f8:	61bb      	str	r3, [r7, #24]

        if (pcache && block == pcache->block &&
 80051fa:	68bb      	ldr	r3, [r7, #8]
 80051fc:	2b00      	cmp	r3, #0
 80051fe:	d03f      	beq.n	8005280 <lfs_bd_read+0xc8>
 8005200:	68bb      	ldr	r3, [r7, #8]
 8005202:	681b      	ldr	r3, [r3, #0]
 8005204:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8005206:	429a      	cmp	r2, r3
 8005208:	d13a      	bne.n	8005280 <lfs_bd_read+0xc8>
                off < pcache->off + pcache->size) {
 800520a:	68bb      	ldr	r3, [r7, #8]
 800520c:	685a      	ldr	r2, [r3, #4]
 800520e:	68bb      	ldr	r3, [r7, #8]
 8005210:	689b      	ldr	r3, [r3, #8]
 8005212:	4413      	add	r3, r2
        if (pcache && block == pcache->block &&
 8005214:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8005216:	429a      	cmp	r2, r3
 8005218:	d232      	bcs.n	8005280 <lfs_bd_read+0xc8>
            if (off >= pcache->off) {
 800521a:	68bb      	ldr	r3, [r7, #8]
 800521c:	685b      	ldr	r3, [r3, #4]
 800521e:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8005220:	429a      	cmp	r2, r3
 8005222:	d324      	bcc.n	800526e <lfs_bd_read+0xb6>
                // is already in pcache?
                diff = lfs_min(diff, pcache->size - (off-pcache->off));
 8005224:	68bb      	ldr	r3, [r7, #8]
 8005226:	689a      	ldr	r2, [r3, #8]
 8005228:	68bb      	ldr	r3, [r7, #8]
 800522a:	6859      	ldr	r1, [r3, #4]
 800522c:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800522e:	1acb      	subs	r3, r1, r3
 8005230:	4413      	add	r3, r2
 8005232:	4619      	mov	r1, r3
 8005234:	69b8      	ldr	r0, [r7, #24]
 8005236:	f7ff fee3 	bl	8005000 <lfs_min>
 800523a:	61b8      	str	r0, [r7, #24]
                memcpy(data, &pcache->buffer[off-pcache->off], diff);
 800523c:	68bb      	ldr	r3, [r7, #8]
 800523e:	68da      	ldr	r2, [r3, #12]
 8005240:	68bb      	ldr	r3, [r7, #8]
 8005242:	685b      	ldr	r3, [r3, #4]
 8005244:	6b79      	ldr	r1, [r7, #52]	; 0x34
 8005246:	1acb      	subs	r3, r1, r3
 8005248:	4413      	add	r3, r2
 800524a:	69ba      	ldr	r2, [r7, #24]
 800524c:	4619      	mov	r1, r3
 800524e:	69f8      	ldr	r0, [r7, #28]
 8005250:	f00c fd54 	bl	8011cfc <memcpy>

                data += diff;
 8005254:	69fa      	ldr	r2, [r7, #28]
 8005256:	69bb      	ldr	r3, [r7, #24]
 8005258:	4413      	add	r3, r2
 800525a:	61fb      	str	r3, [r7, #28]
                off += diff;
 800525c:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 800525e:	69bb      	ldr	r3, [r7, #24]
 8005260:	4413      	add	r3, r2
 8005262:	637b      	str	r3, [r7, #52]	; 0x34
                size -= diff;
 8005264:	6bfa      	ldr	r2, [r7, #60]	; 0x3c
 8005266:	69bb      	ldr	r3, [r7, #24]
 8005268:	1ad3      	subs	r3, r2, r3
 800526a:	63fb      	str	r3, [r7, #60]	; 0x3c
                continue;
 800526c:	e0a0      	b.n	80053b0 <lfs_bd_read+0x1f8>
            }

            // pcache takes priority
            diff = lfs_min(diff, pcache->off-off);
 800526e:	68bb      	ldr	r3, [r7, #8]
 8005270:	685a      	ldr	r2, [r3, #4]
 8005272:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8005274:	1ad3      	subs	r3, r2, r3
 8005276:	4619      	mov	r1, r3
 8005278:	69b8      	ldr	r0, [r7, #24]
 800527a:	f7ff fec1 	bl	8005000 <lfs_min>
 800527e:	61b8      	str	r0, [r7, #24]
        }

        if (block == rcache->block &&
 8005280:	687b      	ldr	r3, [r7, #4]
 8005282:	681b      	ldr	r3, [r3, #0]
 8005284:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8005286:	429a      	cmp	r2, r3
 8005288:	d13a      	bne.n	8005300 <lfs_bd_read+0x148>
                off < rcache->off + rcache->size) {
 800528a:	687b      	ldr	r3, [r7, #4]
 800528c:	685a      	ldr	r2, [r3, #4]
 800528e:	687b      	ldr	r3, [r7, #4]
 8005290:	689b      	ldr	r3, [r3, #8]
 8005292:	4413      	add	r3, r2
        if (block == rcache->block &&
 8005294:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8005296:	429a      	cmp	r2, r3
 8005298:	d232      	bcs.n	8005300 <lfs_bd_read+0x148>
            if (off >= rcache->off) {
 800529a:	687b      	ldr	r3, [r7, #4]
 800529c:	685b      	ldr	r3, [r3, #4]
 800529e:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 80052a0:	429a      	cmp	r2, r3
 80052a2:	d324      	bcc.n	80052ee <lfs_bd_read+0x136>
                // is already in rcache?
                diff = lfs_min(diff, rcache->size - (off-rcache->off));
 80052a4:	687b      	ldr	r3, [r7, #4]
 80052a6:	689a      	ldr	r2, [r3, #8]
 80052a8:	687b      	ldr	r3, [r7, #4]
 80052aa:	6859      	ldr	r1, [r3, #4]
 80052ac:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80052ae:	1acb      	subs	r3, r1, r3
 80052b0:	4413      	add	r3, r2
 80052b2:	4619      	mov	r1, r3
 80052b4:	69b8      	ldr	r0, [r7, #24]
 80052b6:	f7ff fea3 	bl	8005000 <lfs_min>
 80052ba:	61b8      	str	r0, [r7, #24]
                memcpy(data, &rcache->buffer[off-rcache->off], diff);
 80052bc:	687b      	ldr	r3, [r7, #4]
 80052be:	68da      	ldr	r2, [r3, #12]
 80052c0:	687b      	ldr	r3, [r7, #4]
 80052c2:	685b      	ldr	r3, [r3, #4]
 80052c4:	6b79      	ldr	r1, [r7, #52]	; 0x34
 80052c6:	1acb      	subs	r3, r1, r3
 80052c8:	4413      	add	r3, r2
 80052ca:	69ba      	ldr	r2, [r7, #24]
 80052cc:	4619      	mov	r1, r3
 80052ce:	69f8      	ldr	r0, [r7, #28]
 80052d0:	f00c fd14 	bl	8011cfc <memcpy>

                data += diff;
 80052d4:	69fa      	ldr	r2, [r7, #28]
 80052d6:	69bb      	ldr	r3, [r7, #24]
 80052d8:	4413      	add	r3, r2
 80052da:	61fb      	str	r3, [r7, #28]
                off += diff;
 80052dc:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 80052de:	69bb      	ldr	r3, [r7, #24]
 80052e0:	4413      	add	r3, r2
 80052e2:	637b      	str	r3, [r7, #52]	; 0x34
                size -= diff;
 80052e4:	6bfa      	ldr	r2, [r7, #60]	; 0x3c
 80052e6:	69bb      	ldr	r3, [r7, #24]
 80052e8:	1ad3      	subs	r3, r2, r3
 80052ea:	63fb      	str	r3, [r7, #60]	; 0x3c
                continue;
 80052ec:	e060      	b.n	80053b0 <lfs_bd_read+0x1f8>
            }

            // rcache takes priority
            diff = lfs_min(diff, rcache->off-off);
 80052ee:	687b      	ldr	r3, [r7, #4]
 80052f0:	685a      	ldr	r2, [r3, #4]
 80052f2:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80052f4:	1ad3      	subs	r3, r2, r3
 80052f6:	4619      	mov	r1, r3
 80052f8:	69b8      	ldr	r0, [r7, #24]
 80052fa:	f7ff fe81 	bl	8005000 <lfs_min>
 80052fe:	61b8      	str	r0, [r7, #24]
        }

        // load to cache, first condition can no longer fail
        LFS_ASSERT(block < lfs->cfg->block_count);
 8005300:	68fb      	ldr	r3, [r7, #12]
 8005302:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 8005304:	6a1b      	ldr	r3, [r3, #32]
 8005306:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8005308:	429a      	cmp	r2, r3
 800530a:	d305      	bcc.n	8005318 <lfs_bd_read+0x160>
 800530c:	4b30      	ldr	r3, [pc, #192]	; (80053d0 <lfs_bd_read+0x218>)
 800530e:	4a2e      	ldr	r2, [pc, #184]	; (80053c8 <lfs_bd_read+0x210>)
 8005310:	214d      	movs	r1, #77	; 0x4d
 8005312:	482e      	ldr	r0, [pc, #184]	; (80053cc <lfs_bd_read+0x214>)
 8005314:	f00c fade 	bl	80118d4 <__assert_func>
        rcache->block = block;
 8005318:	687b      	ldr	r3, [r7, #4]
 800531a:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800531c:	601a      	str	r2, [r3, #0]
        rcache->off = lfs_aligndown(off, lfs->cfg->read_size);
 800531e:	68fb      	ldr	r3, [r7, #12]
 8005320:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 8005322:	695b      	ldr	r3, [r3, #20]
 8005324:	4619      	mov	r1, r3
 8005326:	6b78      	ldr	r0, [r7, #52]	; 0x34
 8005328:	f7ff fe7a 	bl	8005020 <lfs_aligndown>
 800532c:	4602      	mov	r2, r0
 800532e:	687b      	ldr	r3, [r7, #4]
 8005330:	605a      	str	r2, [r3, #4]
        rcache->size = lfs_min(
                lfs_min(
 8005332:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8005334:	683b      	ldr	r3, [r7, #0]
 8005336:	441a      	add	r2, r3
                    lfs_alignup(off+hint, lfs->cfg->read_size),
 8005338:	68fb      	ldr	r3, [r7, #12]
 800533a:	6e9b      	ldr	r3, [r3, #104]	; 0x68
                lfs_min(
 800533c:	695b      	ldr	r3, [r3, #20]
 800533e:	4619      	mov	r1, r3
 8005340:	4610      	mov	r0, r2
 8005342:	f7ff fe82 	bl	800504a <lfs_alignup>
 8005346:	4602      	mov	r2, r0
                    lfs->cfg->block_size)
 8005348:	68fb      	ldr	r3, [r7, #12]
 800534a:	6e9b      	ldr	r3, [r3, #104]	; 0x68
                lfs_min(
 800534c:	69db      	ldr	r3, [r3, #28]
 800534e:	4619      	mov	r1, r3
 8005350:	4610      	mov	r0, r2
 8005352:	f7ff fe55 	bl	8005000 <lfs_min>
 8005356:	4602      	mov	r2, r0
                - rcache->off,
 8005358:	687b      	ldr	r3, [r7, #4]
 800535a:	685b      	ldr	r3, [r3, #4]
        rcache->size = lfs_min(
 800535c:	1ad2      	subs	r2, r2, r3
                lfs->cfg->cache_size);
 800535e:	68fb      	ldr	r3, [r7, #12]
 8005360:	6e9b      	ldr	r3, [r3, #104]	; 0x68
        rcache->size = lfs_min(
 8005362:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8005364:	4619      	mov	r1, r3
 8005366:	4610      	mov	r0, r2
 8005368:	f7ff fe4a 	bl	8005000 <lfs_min>
 800536c:	4602      	mov	r2, r0
 800536e:	687b      	ldr	r3, [r7, #4]
 8005370:	609a      	str	r2, [r3, #8]
        int err = lfs->cfg->read(lfs->cfg, rcache->block,
 8005372:	68fb      	ldr	r3, [r7, #12]
 8005374:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 8005376:	685c      	ldr	r4, [r3, #4]
 8005378:	68fb      	ldr	r3, [r7, #12]
 800537a:	6e98      	ldr	r0, [r3, #104]	; 0x68
 800537c:	687b      	ldr	r3, [r7, #4]
 800537e:	6819      	ldr	r1, [r3, #0]
 8005380:	687b      	ldr	r3, [r7, #4]
 8005382:	685a      	ldr	r2, [r3, #4]
                rcache->off, rcache->buffer, rcache->size);
 8005384:	687b      	ldr	r3, [r7, #4]
 8005386:	68dd      	ldr	r5, [r3, #12]
        int err = lfs->cfg->read(lfs->cfg, rcache->block,
 8005388:	687b      	ldr	r3, [r7, #4]
 800538a:	689b      	ldr	r3, [r3, #8]
 800538c:	9300      	str	r3, [sp, #0]
 800538e:	462b      	mov	r3, r5
 8005390:	47a0      	blx	r4
 8005392:	6178      	str	r0, [r7, #20]
        LFS_ASSERT(err <= 0);
 8005394:	697b      	ldr	r3, [r7, #20]
 8005396:	2b00      	cmp	r3, #0
 8005398:	dd05      	ble.n	80053a6 <lfs_bd_read+0x1ee>
 800539a:	4b0e      	ldr	r3, [pc, #56]	; (80053d4 <lfs_bd_read+0x21c>)
 800539c:	4a0a      	ldr	r2, [pc, #40]	; (80053c8 <lfs_bd_read+0x210>)
 800539e:	2158      	movs	r1, #88	; 0x58
 80053a0:	480a      	ldr	r0, [pc, #40]	; (80053cc <lfs_bd_read+0x214>)
 80053a2:	f00c fa97 	bl	80118d4 <__assert_func>
        if (err) {
 80053a6:	697b      	ldr	r3, [r7, #20]
 80053a8:	2b00      	cmp	r3, #0
 80053aa:	d001      	beq.n	80053b0 <lfs_bd_read+0x1f8>
            return err;
 80053ac:	697b      	ldr	r3, [r7, #20]
 80053ae:	e004      	b.n	80053ba <lfs_bd_read+0x202>
    while (size > 0) {
 80053b0:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80053b2:	2b00      	cmp	r3, #0
 80053b4:	f47f af1f 	bne.w	80051f6 <lfs_bd_read+0x3e>
        }
    }

    return 0;
 80053b8:	2300      	movs	r3, #0
}
 80053ba:	4618      	mov	r0, r3
 80053bc:	3720      	adds	r7, #32
 80053be:	46bd      	mov	sp, r7
 80053c0:	bdb0      	pop	{r4, r5, r7, pc}
 80053c2:	bf00      	nop
 80053c4:	08013a40 	.word	0x08013a40
 80053c8:	08016ca4 	.word	0x08016ca4
 80053cc:	08013a5c 	.word	0x08013a5c
 80053d0:	08013a74 	.word	0x08013a74
 80053d4:	08013a94 	.word	0x08013a94

080053d8 <lfs_bd_cmp>:
};

static int lfs_bd_cmp(lfs_t *lfs,
        const lfs_cache_t *pcache, lfs_cache_t *rcache, lfs_size_t hint,
        lfs_block_t block, lfs_off_t off,
        const void *buffer, lfs_size_t size) {
 80053d8:	b580      	push	{r7, lr}
 80053da:	b08c      	sub	sp, #48	; 0x30
 80053dc:	af04      	add	r7, sp, #16
 80053de:	60f8      	str	r0, [r7, #12]
 80053e0:	60b9      	str	r1, [r7, #8]
 80053e2:	607a      	str	r2, [r7, #4]
 80053e4:	603b      	str	r3, [r7, #0]
    const uint8_t *data = buffer;
 80053e6:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80053e8:	61bb      	str	r3, [r7, #24]

    for (lfs_off_t i = 0; i < size; i++) {
 80053ea:	2300      	movs	r3, #0
 80053ec:	61fb      	str	r3, [r7, #28]
 80053ee:	e02e      	b.n	800544e <lfs_bd_cmp+0x76>
        uint8_t dat;
        int err = lfs_bd_read(lfs,
 80053f0:	683a      	ldr	r2, [r7, #0]
 80053f2:	69fb      	ldr	r3, [r7, #28]
 80053f4:	1ad1      	subs	r1, r2, r3
 80053f6:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 80053f8:	69fb      	ldr	r3, [r7, #28]
 80053fa:	4413      	add	r3, r2
 80053fc:	2201      	movs	r2, #1
 80053fe:	9203      	str	r2, [sp, #12]
 8005400:	f107 0213 	add.w	r2, r7, #19
 8005404:	9202      	str	r2, [sp, #8]
 8005406:	9301      	str	r3, [sp, #4]
 8005408:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800540a:	9300      	str	r3, [sp, #0]
 800540c:	460b      	mov	r3, r1
 800540e:	687a      	ldr	r2, [r7, #4]
 8005410:	68b9      	ldr	r1, [r7, #8]
 8005412:	68f8      	ldr	r0, [r7, #12]
 8005414:	f7ff fed0 	bl	80051b8 <lfs_bd_read>
 8005418:	6178      	str	r0, [r7, #20]
                pcache, rcache, hint-i,
                block, off+i, &dat, 1);
        if (err) {
 800541a:	697b      	ldr	r3, [r7, #20]
 800541c:	2b00      	cmp	r3, #0
 800541e:	d001      	beq.n	8005424 <lfs_bd_cmp+0x4c>
            return err;
 8005420:	697b      	ldr	r3, [r7, #20]
 8005422:	e019      	b.n	8005458 <lfs_bd_cmp+0x80>
        }

        if (dat != data[i]) {
 8005424:	69ba      	ldr	r2, [r7, #24]
 8005426:	69fb      	ldr	r3, [r7, #28]
 8005428:	4413      	add	r3, r2
 800542a:	781a      	ldrb	r2, [r3, #0]
 800542c:	7cfb      	ldrb	r3, [r7, #19]
 800542e:	429a      	cmp	r2, r3
 8005430:	d00a      	beq.n	8005448 <lfs_bd_cmp+0x70>
            return (dat < data[i]) ? LFS_CMP_LT : LFS_CMP_GT;
 8005432:	69ba      	ldr	r2, [r7, #24]
 8005434:	69fb      	ldr	r3, [r7, #28]
 8005436:	4413      	add	r3, r2
 8005438:	781a      	ldrb	r2, [r3, #0]
 800543a:	7cfb      	ldrb	r3, [r7, #19]
 800543c:	429a      	cmp	r2, r3
 800543e:	d901      	bls.n	8005444 <lfs_bd_cmp+0x6c>
 8005440:	2301      	movs	r3, #1
 8005442:	e009      	b.n	8005458 <lfs_bd_cmp+0x80>
 8005444:	2302      	movs	r3, #2
 8005446:	e007      	b.n	8005458 <lfs_bd_cmp+0x80>
    for (lfs_off_t i = 0; i < size; i++) {
 8005448:	69fb      	ldr	r3, [r7, #28]
 800544a:	3301      	adds	r3, #1
 800544c:	61fb      	str	r3, [r7, #28]
 800544e:	69fa      	ldr	r2, [r7, #28]
 8005450:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8005452:	429a      	cmp	r2, r3
 8005454:	d3cc      	bcc.n	80053f0 <lfs_bd_cmp+0x18>
        }
    }

    return LFS_CMP_EQ;
 8005456:	2300      	movs	r3, #0
}
 8005458:	4618      	mov	r0, r3
 800545a:	3720      	adds	r7, #32
 800545c:	46bd      	mov	sp, r7
 800545e:	bd80      	pop	{r7, pc}

08005460 <lfs_bd_flush>:

static int lfs_bd_flush(lfs_t *lfs,
        lfs_cache_t *pcache, lfs_cache_t *rcache, bool validate) {
 8005460:	b5b0      	push	{r4, r5, r7, lr}
 8005462:	b08c      	sub	sp, #48	; 0x30
 8005464:	af04      	add	r7, sp, #16
 8005466:	60f8      	str	r0, [r7, #12]
 8005468:	60b9      	str	r1, [r7, #8]
 800546a:	607a      	str	r2, [r7, #4]
 800546c:	70fb      	strb	r3, [r7, #3]
    if (pcache->block != LFS_BLOCK_NULL && pcache->block != LFS_BLOCK_INLINE) {
 800546e:	68bb      	ldr	r3, [r7, #8]
 8005470:	681b      	ldr	r3, [r3, #0]
 8005472:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8005476:	d061      	beq.n	800553c <lfs_bd_flush+0xdc>
 8005478:	68bb      	ldr	r3, [r7, #8]
 800547a:	681b      	ldr	r3, [r3, #0]
 800547c:	f113 0f02 	cmn.w	r3, #2
 8005480:	d05c      	beq.n	800553c <lfs_bd_flush+0xdc>
        LFS_ASSERT(pcache->block < lfs->cfg->block_count);
 8005482:	68bb      	ldr	r3, [r7, #8]
 8005484:	681a      	ldr	r2, [r3, #0]
 8005486:	68fb      	ldr	r3, [r7, #12]
 8005488:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 800548a:	6a1b      	ldr	r3, [r3, #32]
 800548c:	429a      	cmp	r2, r3
 800548e:	d305      	bcc.n	800549c <lfs_bd_flush+0x3c>
 8005490:	4b2d      	ldr	r3, [pc, #180]	; (8005548 <lfs_bd_flush+0xe8>)
 8005492:	4a2e      	ldr	r2, [pc, #184]	; (800554c <lfs_bd_flush+0xec>)
 8005494:	2181      	movs	r1, #129	; 0x81
 8005496:	482e      	ldr	r0, [pc, #184]	; (8005550 <lfs_bd_flush+0xf0>)
 8005498:	f00c fa1c 	bl	80118d4 <__assert_func>
        lfs_size_t diff = lfs_alignup(pcache->size, lfs->cfg->prog_size);
 800549c:	68bb      	ldr	r3, [r7, #8]
 800549e:	689a      	ldr	r2, [r3, #8]
 80054a0:	68fb      	ldr	r3, [r7, #12]
 80054a2:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 80054a4:	699b      	ldr	r3, [r3, #24]
 80054a6:	4619      	mov	r1, r3
 80054a8:	4610      	mov	r0, r2
 80054aa:	f7ff fdce 	bl	800504a <lfs_alignup>
 80054ae:	61f8      	str	r0, [r7, #28]
        int err = lfs->cfg->prog(lfs->cfg, pcache->block,
 80054b0:	68fb      	ldr	r3, [r7, #12]
 80054b2:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 80054b4:	689c      	ldr	r4, [r3, #8]
 80054b6:	68fb      	ldr	r3, [r7, #12]
 80054b8:	6e98      	ldr	r0, [r3, #104]	; 0x68
 80054ba:	68bb      	ldr	r3, [r7, #8]
 80054bc:	6819      	ldr	r1, [r3, #0]
 80054be:	68bb      	ldr	r3, [r7, #8]
 80054c0:	685a      	ldr	r2, [r3, #4]
                pcache->off, pcache->buffer, diff);
 80054c2:	68bb      	ldr	r3, [r7, #8]
 80054c4:	68dd      	ldr	r5, [r3, #12]
        int err = lfs->cfg->prog(lfs->cfg, pcache->block,
 80054c6:	69fb      	ldr	r3, [r7, #28]
 80054c8:	9300      	str	r3, [sp, #0]
 80054ca:	462b      	mov	r3, r5
 80054cc:	47a0      	blx	r4
 80054ce:	61b8      	str	r0, [r7, #24]
        LFS_ASSERT(err <= 0);
 80054d0:	69bb      	ldr	r3, [r7, #24]
 80054d2:	2b00      	cmp	r3, #0
 80054d4:	dd05      	ble.n	80054e2 <lfs_bd_flush+0x82>
 80054d6:	4b1f      	ldr	r3, [pc, #124]	; (8005554 <lfs_bd_flush+0xf4>)
 80054d8:	4a1c      	ldr	r2, [pc, #112]	; (800554c <lfs_bd_flush+0xec>)
 80054da:	2185      	movs	r1, #133	; 0x85
 80054dc:	481c      	ldr	r0, [pc, #112]	; (8005550 <lfs_bd_flush+0xf0>)
 80054de:	f00c f9f9 	bl	80118d4 <__assert_func>
        if (err) {
 80054e2:	69bb      	ldr	r3, [r7, #24]
 80054e4:	2b00      	cmp	r3, #0
 80054e6:	d001      	beq.n	80054ec <lfs_bd_flush+0x8c>
            return err;
 80054e8:	69bb      	ldr	r3, [r7, #24]
 80054ea:	e028      	b.n	800553e <lfs_bd_flush+0xde>
        }

        if (validate) {
 80054ec:	78fb      	ldrb	r3, [r7, #3]
 80054ee:	2b00      	cmp	r3, #0
 80054f0:	d020      	beq.n	8005534 <lfs_bd_flush+0xd4>
            // check data on disk
            lfs_cache_drop(lfs, rcache);
 80054f2:	6879      	ldr	r1, [r7, #4]
 80054f4:	68f8      	ldr	r0, [r7, #12]
 80054f6:	f7ff fe39 	bl	800516c <lfs_cache_drop>
            int res = lfs_bd_cmp(lfs,
 80054fa:	68bb      	ldr	r3, [r7, #8]
 80054fc:	681b      	ldr	r3, [r3, #0]
 80054fe:	68ba      	ldr	r2, [r7, #8]
 8005500:	6852      	ldr	r2, [r2, #4]
                    NULL, rcache, diff,
                    pcache->block, pcache->off, pcache->buffer, diff);
 8005502:	68b9      	ldr	r1, [r7, #8]
 8005504:	68c9      	ldr	r1, [r1, #12]
            int res = lfs_bd_cmp(lfs,
 8005506:	69f8      	ldr	r0, [r7, #28]
 8005508:	9003      	str	r0, [sp, #12]
 800550a:	9102      	str	r1, [sp, #8]
 800550c:	9201      	str	r2, [sp, #4]
 800550e:	9300      	str	r3, [sp, #0]
 8005510:	69fb      	ldr	r3, [r7, #28]
 8005512:	687a      	ldr	r2, [r7, #4]
 8005514:	2100      	movs	r1, #0
 8005516:	68f8      	ldr	r0, [r7, #12]
 8005518:	f7ff ff5e 	bl	80053d8 <lfs_bd_cmp>
 800551c:	6178      	str	r0, [r7, #20]
            if (res < 0) {
 800551e:	697b      	ldr	r3, [r7, #20]
 8005520:	2b00      	cmp	r3, #0
 8005522:	da01      	bge.n	8005528 <lfs_bd_flush+0xc8>
                return res;
 8005524:	697b      	ldr	r3, [r7, #20]
 8005526:	e00a      	b.n	800553e <lfs_bd_flush+0xde>
            }

            if (res != LFS_CMP_EQ) {
 8005528:	697b      	ldr	r3, [r7, #20]
 800552a:	2b00      	cmp	r3, #0
 800552c:	d002      	beq.n	8005534 <lfs_bd_flush+0xd4>
                return LFS_ERR_CORRUPT;
 800552e:	f06f 0353 	mvn.w	r3, #83	; 0x53
 8005532:	e004      	b.n	800553e <lfs_bd_flush+0xde>
            }
        }

        lfs_cache_zero(lfs, pcache);
 8005534:	68b9      	ldr	r1, [r7, #8]
 8005536:	68f8      	ldr	r0, [r7, #12]
 8005538:	f7ff fe27 	bl	800518a <lfs_cache_zero>
    }

    return 0;
 800553c:	2300      	movs	r3, #0
}
 800553e:	4618      	mov	r0, r3
 8005540:	3720      	adds	r7, #32
 8005542:	46bd      	mov	sp, r7
 8005544:	bdb0      	pop	{r4, r5, r7, pc}
 8005546:	bf00      	nop
 8005548:	08013aa0 	.word	0x08013aa0
 800554c:	08016cb0 	.word	0x08016cb0
 8005550:	08013a5c 	.word	0x08013a5c
 8005554:	08013a94 	.word	0x08013a94

08005558 <lfs_bd_sync>:

static int lfs_bd_sync(lfs_t *lfs,
        lfs_cache_t *pcache, lfs_cache_t *rcache, bool validate) {
 8005558:	b580      	push	{r7, lr}
 800555a:	b086      	sub	sp, #24
 800555c:	af00      	add	r7, sp, #0
 800555e:	60f8      	str	r0, [r7, #12]
 8005560:	60b9      	str	r1, [r7, #8]
 8005562:	607a      	str	r2, [r7, #4]
 8005564:	70fb      	strb	r3, [r7, #3]
    lfs_cache_drop(lfs, rcache);
 8005566:	6879      	ldr	r1, [r7, #4]
 8005568:	68f8      	ldr	r0, [r7, #12]
 800556a:	f7ff fdff 	bl	800516c <lfs_cache_drop>

    int err = lfs_bd_flush(lfs, pcache, rcache, validate);
 800556e:	78fb      	ldrb	r3, [r7, #3]
 8005570:	687a      	ldr	r2, [r7, #4]
 8005572:	68b9      	ldr	r1, [r7, #8]
 8005574:	68f8      	ldr	r0, [r7, #12]
 8005576:	f7ff ff73 	bl	8005460 <lfs_bd_flush>
 800557a:	6178      	str	r0, [r7, #20]
    if (err) {
 800557c:	697b      	ldr	r3, [r7, #20]
 800557e:	2b00      	cmp	r3, #0
 8005580:	d001      	beq.n	8005586 <lfs_bd_sync+0x2e>
        return err;
 8005582:	697b      	ldr	r3, [r7, #20]
 8005584:	e011      	b.n	80055aa <lfs_bd_sync+0x52>
    }

    err = lfs->cfg->sync(lfs->cfg);
 8005586:	68fb      	ldr	r3, [r7, #12]
 8005588:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 800558a:	691b      	ldr	r3, [r3, #16]
 800558c:	68fa      	ldr	r2, [r7, #12]
 800558e:	6e92      	ldr	r2, [r2, #104]	; 0x68
 8005590:	4610      	mov	r0, r2
 8005592:	4798      	blx	r3
 8005594:	6178      	str	r0, [r7, #20]
    LFS_ASSERT(err <= 0);
 8005596:	697b      	ldr	r3, [r7, #20]
 8005598:	2b00      	cmp	r3, #0
 800559a:	dd05      	ble.n	80055a8 <lfs_bd_sync+0x50>
 800559c:	4b05      	ldr	r3, [pc, #20]	; (80055b4 <lfs_bd_sync+0x5c>)
 800559e:	4a06      	ldr	r2, [pc, #24]	; (80055b8 <lfs_bd_sync+0x60>)
 80055a0:	21a9      	movs	r1, #169	; 0xa9
 80055a2:	4806      	ldr	r0, [pc, #24]	; (80055bc <lfs_bd_sync+0x64>)
 80055a4:	f00c f996 	bl	80118d4 <__assert_func>
    return err;
 80055a8:	697b      	ldr	r3, [r7, #20]
}
 80055aa:	4618      	mov	r0, r3
 80055ac:	3718      	adds	r7, #24
 80055ae:	46bd      	mov	sp, r7
 80055b0:	bd80      	pop	{r7, pc}
 80055b2:	bf00      	nop
 80055b4:	08013a94 	.word	0x08013a94
 80055b8:	08016cc0 	.word	0x08016cc0
 80055bc:	08013a5c 	.word	0x08013a5c

080055c0 <lfs_bd_prog>:

static int lfs_bd_prog(lfs_t *lfs,
        lfs_cache_t *pcache, lfs_cache_t *rcache, bool validate,
        lfs_block_t block, lfs_off_t off,
        const void *buffer, lfs_size_t size) {
 80055c0:	b580      	push	{r7, lr}
 80055c2:	b088      	sub	sp, #32
 80055c4:	af00      	add	r7, sp, #0
 80055c6:	60f8      	str	r0, [r7, #12]
 80055c8:	60b9      	str	r1, [r7, #8]
 80055ca:	607a      	str	r2, [r7, #4]
 80055cc:	70fb      	strb	r3, [r7, #3]
    const uint8_t *data = buffer;
 80055ce:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80055d0:	61fb      	str	r3, [r7, #28]
    LFS_ASSERT(block != LFS_BLOCK_NULL);
 80055d2:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80055d4:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 80055d8:	d105      	bne.n	80055e6 <lfs_bd_prog+0x26>
 80055da:	4b47      	ldr	r3, [pc, #284]	; (80056f8 <lfs_bd_prog+0x138>)
 80055dc:	4a47      	ldr	r2, [pc, #284]	; (80056fc <lfs_bd_prog+0x13c>)
 80055de:	21b2      	movs	r1, #178	; 0xb2
 80055e0:	4847      	ldr	r0, [pc, #284]	; (8005700 <lfs_bd_prog+0x140>)
 80055e2:	f00c f977 	bl	80118d4 <__assert_func>
    LFS_ASSERT(off + size <= lfs->cfg->block_size);
 80055e6:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 80055e8:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80055ea:	441a      	add	r2, r3
 80055ec:	68fb      	ldr	r3, [r7, #12]
 80055ee:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 80055f0:	69db      	ldr	r3, [r3, #28]
 80055f2:	429a      	cmp	r2, r3
 80055f4:	d977      	bls.n	80056e6 <lfs_bd_prog+0x126>
 80055f6:	4b43      	ldr	r3, [pc, #268]	; (8005704 <lfs_bd_prog+0x144>)
 80055f8:	4a40      	ldr	r2, [pc, #256]	; (80056fc <lfs_bd_prog+0x13c>)
 80055fa:	21b3      	movs	r1, #179	; 0xb3
 80055fc:	4840      	ldr	r0, [pc, #256]	; (8005700 <lfs_bd_prog+0x140>)
 80055fe:	f00c f969 	bl	80118d4 <__assert_func>

    while (size > 0) {
        if (block == pcache->block &&
 8005602:	68bb      	ldr	r3, [r7, #8]
 8005604:	681b      	ldr	r3, [r3, #0]
 8005606:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8005608:	429a      	cmp	r2, r3
 800560a:	d151      	bne.n	80056b0 <lfs_bd_prog+0xf0>
                off >= pcache->off &&
 800560c:	68bb      	ldr	r3, [r7, #8]
 800560e:	685b      	ldr	r3, [r3, #4]
        if (block == pcache->block &&
 8005610:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8005612:	429a      	cmp	r2, r3
 8005614:	d34c      	bcc.n	80056b0 <lfs_bd_prog+0xf0>
                off < pcache->off + lfs->cfg->cache_size) {
 8005616:	68bb      	ldr	r3, [r7, #8]
 8005618:	685a      	ldr	r2, [r3, #4]
 800561a:	68fb      	ldr	r3, [r7, #12]
 800561c:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 800561e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8005620:	4413      	add	r3, r2
                off >= pcache->off &&
 8005622:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8005624:	429a      	cmp	r2, r3
 8005626:	d243      	bcs.n	80056b0 <lfs_bd_prog+0xf0>
            // already fits in pcache?
            lfs_size_t diff = lfs_min(size,
                    lfs->cfg->cache_size - (off-pcache->off));
 8005628:	68fb      	ldr	r3, [r7, #12]
 800562a:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 800562c:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 800562e:	68bb      	ldr	r3, [r7, #8]
 8005630:	6859      	ldr	r1, [r3, #4]
 8005632:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8005634:	1acb      	subs	r3, r1, r3
            lfs_size_t diff = lfs_min(size,
 8005636:	4413      	add	r3, r2
 8005638:	4619      	mov	r1, r3
 800563a:	6b78      	ldr	r0, [r7, #52]	; 0x34
 800563c:	f7ff fce0 	bl	8005000 <lfs_min>
 8005640:	61b8      	str	r0, [r7, #24]
            memcpy(&pcache->buffer[off-pcache->off], data, diff);
 8005642:	68bb      	ldr	r3, [r7, #8]
 8005644:	68da      	ldr	r2, [r3, #12]
 8005646:	68bb      	ldr	r3, [r7, #8]
 8005648:	685b      	ldr	r3, [r3, #4]
 800564a:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 800564c:	1acb      	subs	r3, r1, r3
 800564e:	4413      	add	r3, r2
 8005650:	69ba      	ldr	r2, [r7, #24]
 8005652:	69f9      	ldr	r1, [r7, #28]
 8005654:	4618      	mov	r0, r3
 8005656:	f00c fb51 	bl	8011cfc <memcpy>

            data += diff;
 800565a:	69fa      	ldr	r2, [r7, #28]
 800565c:	69bb      	ldr	r3, [r7, #24]
 800565e:	4413      	add	r3, r2
 8005660:	61fb      	str	r3, [r7, #28]
            off += diff;
 8005662:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8005664:	69bb      	ldr	r3, [r7, #24]
 8005666:	4413      	add	r3, r2
 8005668:	62fb      	str	r3, [r7, #44]	; 0x2c
            size -= diff;
 800566a:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 800566c:	69bb      	ldr	r3, [r7, #24]
 800566e:	1ad3      	subs	r3, r2, r3
 8005670:	637b      	str	r3, [r7, #52]	; 0x34

            pcache->size = lfs_max(pcache->size, off - pcache->off);
 8005672:	68bb      	ldr	r3, [r7, #8]
 8005674:	6898      	ldr	r0, [r3, #8]
 8005676:	68bb      	ldr	r3, [r7, #8]
 8005678:	685b      	ldr	r3, [r3, #4]
 800567a:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 800567c:	1ad3      	subs	r3, r2, r3
 800567e:	4619      	mov	r1, r3
 8005680:	f7ff fcae 	bl	8004fe0 <lfs_max>
 8005684:	4602      	mov	r2, r0
 8005686:	68bb      	ldr	r3, [r7, #8]
 8005688:	609a      	str	r2, [r3, #8]
            if (pcache->size == lfs->cfg->cache_size) {
 800568a:	68bb      	ldr	r3, [r7, #8]
 800568c:	689a      	ldr	r2, [r3, #8]
 800568e:	68fb      	ldr	r3, [r7, #12]
 8005690:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 8005692:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8005694:	429a      	cmp	r2, r3
 8005696:	d126      	bne.n	80056e6 <lfs_bd_prog+0x126>
                // eagerly flush out pcache if we fill up
                int err = lfs_bd_flush(lfs, pcache, rcache, validate);
 8005698:	78fb      	ldrb	r3, [r7, #3]
 800569a:	687a      	ldr	r2, [r7, #4]
 800569c:	68b9      	ldr	r1, [r7, #8]
 800569e:	68f8      	ldr	r0, [r7, #12]
 80056a0:	f7ff fede 	bl	8005460 <lfs_bd_flush>
 80056a4:	6178      	str	r0, [r7, #20]
                if (err) {
 80056a6:	697b      	ldr	r3, [r7, #20]
 80056a8:	2b00      	cmp	r3, #0
 80056aa:	d01c      	beq.n	80056e6 <lfs_bd_prog+0x126>
                    return err;
 80056ac:	697b      	ldr	r3, [r7, #20]
 80056ae:	e01e      	b.n	80056ee <lfs_bd_prog+0x12e>
            continue;
        }

        // pcache must have been flushed, either by programming and
        // entire block or manually flushing the pcache
        LFS_ASSERT(pcache->block == LFS_BLOCK_NULL);
 80056b0:	68bb      	ldr	r3, [r7, #8]
 80056b2:	681b      	ldr	r3, [r3, #0]
 80056b4:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 80056b8:	d005      	beq.n	80056c6 <lfs_bd_prog+0x106>
 80056ba:	4b13      	ldr	r3, [pc, #76]	; (8005708 <lfs_bd_prog+0x148>)
 80056bc:	4a0f      	ldr	r2, [pc, #60]	; (80056fc <lfs_bd_prog+0x13c>)
 80056be:	21d0      	movs	r1, #208	; 0xd0
 80056c0:	480f      	ldr	r0, [pc, #60]	; (8005700 <lfs_bd_prog+0x140>)
 80056c2:	f00c f907 	bl	80118d4 <__assert_func>

        // prepare pcache, first condition can no longer fail
        pcache->block = block;
 80056c6:	68bb      	ldr	r3, [r7, #8]
 80056c8:	6aba      	ldr	r2, [r7, #40]	; 0x28
 80056ca:	601a      	str	r2, [r3, #0]
        pcache->off = lfs_aligndown(off, lfs->cfg->prog_size);
 80056cc:	68fb      	ldr	r3, [r7, #12]
 80056ce:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 80056d0:	699b      	ldr	r3, [r3, #24]
 80056d2:	4619      	mov	r1, r3
 80056d4:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 80056d6:	f7ff fca3 	bl	8005020 <lfs_aligndown>
 80056da:	4602      	mov	r2, r0
 80056dc:	68bb      	ldr	r3, [r7, #8]
 80056de:	605a      	str	r2, [r3, #4]
        pcache->size = 0;
 80056e0:	68bb      	ldr	r3, [r7, #8]
 80056e2:	2200      	movs	r2, #0
 80056e4:	609a      	str	r2, [r3, #8]
    while (size > 0) {
 80056e6:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80056e8:	2b00      	cmp	r3, #0
 80056ea:	d18a      	bne.n	8005602 <lfs_bd_prog+0x42>
    }

    return 0;
 80056ec:	2300      	movs	r3, #0
}
 80056ee:	4618      	mov	r0, r3
 80056f0:	3720      	adds	r7, #32
 80056f2:	46bd      	mov	sp, r7
 80056f4:	bd80      	pop	{r7, pc}
 80056f6:	bf00      	nop
 80056f8:	08013a40 	.word	0x08013a40
 80056fc:	08016ccc 	.word	0x08016ccc
 8005700:	08013a5c 	.word	0x08013a5c
 8005704:	08013ac8 	.word	0x08013ac8
 8005708:	08013aec 	.word	0x08013aec

0800570c <lfs_bd_erase>:

static int lfs_bd_erase(lfs_t *lfs, lfs_block_t block) {
 800570c:	b580      	push	{r7, lr}
 800570e:	b084      	sub	sp, #16
 8005710:	af00      	add	r7, sp, #0
 8005712:	6078      	str	r0, [r7, #4]
 8005714:	6039      	str	r1, [r7, #0]
    LFS_ASSERT(block < lfs->cfg->block_count);
 8005716:	687b      	ldr	r3, [r7, #4]
 8005718:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 800571a:	6a1b      	ldr	r3, [r3, #32]
 800571c:	683a      	ldr	r2, [r7, #0]
 800571e:	429a      	cmp	r2, r3
 8005720:	d305      	bcc.n	800572e <lfs_bd_erase+0x22>
 8005722:	4b0e      	ldr	r3, [pc, #56]	; (800575c <lfs_bd_erase+0x50>)
 8005724:	4a0e      	ldr	r2, [pc, #56]	; (8005760 <lfs_bd_erase+0x54>)
 8005726:	21dc      	movs	r1, #220	; 0xdc
 8005728:	480e      	ldr	r0, [pc, #56]	; (8005764 <lfs_bd_erase+0x58>)
 800572a:	f00c f8d3 	bl	80118d4 <__assert_func>
    int err = lfs->cfg->erase(lfs->cfg, block);
 800572e:	687b      	ldr	r3, [r7, #4]
 8005730:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 8005732:	68db      	ldr	r3, [r3, #12]
 8005734:	687a      	ldr	r2, [r7, #4]
 8005736:	6e92      	ldr	r2, [r2, #104]	; 0x68
 8005738:	6839      	ldr	r1, [r7, #0]
 800573a:	4610      	mov	r0, r2
 800573c:	4798      	blx	r3
 800573e:	60f8      	str	r0, [r7, #12]
    LFS_ASSERT(err <= 0);
 8005740:	68fb      	ldr	r3, [r7, #12]
 8005742:	2b00      	cmp	r3, #0
 8005744:	dd05      	ble.n	8005752 <lfs_bd_erase+0x46>
 8005746:	4b08      	ldr	r3, [pc, #32]	; (8005768 <lfs_bd_erase+0x5c>)
 8005748:	4a05      	ldr	r2, [pc, #20]	; (8005760 <lfs_bd_erase+0x54>)
 800574a:	21de      	movs	r1, #222	; 0xde
 800574c:	4805      	ldr	r0, [pc, #20]	; (8005764 <lfs_bd_erase+0x58>)
 800574e:	f00c f8c1 	bl	80118d4 <__assert_func>
    return err;
 8005752:	68fb      	ldr	r3, [r7, #12]
}
 8005754:	4618      	mov	r0, r3
 8005756:	3710      	adds	r7, #16
 8005758:	46bd      	mov	sp, r7
 800575a:	bd80      	pop	{r7, pc}
 800575c:	08013a74 	.word	0x08013a74
 8005760:	08016cd8 	.word	0x08016cd8
 8005764:	08013a5c 	.word	0x08013a5c
 8005768:	08013a94 	.word	0x08013a94

0800576c <lfs_pair_swap>:


/// Small type-level utilities ///
// operations on block pairs
static inline void lfs_pair_swap(lfs_block_t pair[2]) {
 800576c:	b480      	push	{r7}
 800576e:	b085      	sub	sp, #20
 8005770:	af00      	add	r7, sp, #0
 8005772:	6078      	str	r0, [r7, #4]
    lfs_block_t t = pair[0];
 8005774:	687b      	ldr	r3, [r7, #4]
 8005776:	681b      	ldr	r3, [r3, #0]
 8005778:	60fb      	str	r3, [r7, #12]
    pair[0] = pair[1];
 800577a:	687b      	ldr	r3, [r7, #4]
 800577c:	685a      	ldr	r2, [r3, #4]
 800577e:	687b      	ldr	r3, [r7, #4]
 8005780:	601a      	str	r2, [r3, #0]
    pair[1] = t;
 8005782:	687b      	ldr	r3, [r7, #4]
 8005784:	3304      	adds	r3, #4
 8005786:	68fa      	ldr	r2, [r7, #12]
 8005788:	601a      	str	r2, [r3, #0]
}
 800578a:	bf00      	nop
 800578c:	3714      	adds	r7, #20
 800578e:	46bd      	mov	sp, r7
 8005790:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005794:	4770      	bx	lr

08005796 <lfs_pair_isnull>:

static inline bool lfs_pair_isnull(const lfs_block_t pair[2]) {
 8005796:	b480      	push	{r7}
 8005798:	b083      	sub	sp, #12
 800579a:	af00      	add	r7, sp, #0
 800579c:	6078      	str	r0, [r7, #4]
    return pair[0] == LFS_BLOCK_NULL || pair[1] == LFS_BLOCK_NULL;
 800579e:	687b      	ldr	r3, [r7, #4]
 80057a0:	681b      	ldr	r3, [r3, #0]
 80057a2:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 80057a6:	d005      	beq.n	80057b4 <lfs_pair_isnull+0x1e>
 80057a8:	687b      	ldr	r3, [r7, #4]
 80057aa:	3304      	adds	r3, #4
 80057ac:	681b      	ldr	r3, [r3, #0]
 80057ae:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 80057b2:	d101      	bne.n	80057b8 <lfs_pair_isnull+0x22>
 80057b4:	2301      	movs	r3, #1
 80057b6:	e000      	b.n	80057ba <lfs_pair_isnull+0x24>
 80057b8:	2300      	movs	r3, #0
 80057ba:	f003 0301 	and.w	r3, r3, #1
 80057be:	b2db      	uxtb	r3, r3
}
 80057c0:	4618      	mov	r0, r3
 80057c2:	370c      	adds	r7, #12
 80057c4:	46bd      	mov	sp, r7
 80057c6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80057ca:	4770      	bx	lr

080057cc <lfs_pair_cmp>:

static inline int lfs_pair_cmp(
        const lfs_block_t paira[2],
        const lfs_block_t pairb[2]) {
 80057cc:	b480      	push	{r7}
 80057ce:	b083      	sub	sp, #12
 80057d0:	af00      	add	r7, sp, #0
 80057d2:	6078      	str	r0, [r7, #4]
 80057d4:	6039      	str	r1, [r7, #0]
    return !(paira[0] == pairb[0] || paira[1] == pairb[1] ||
 80057d6:	687b      	ldr	r3, [r7, #4]
 80057d8:	681a      	ldr	r2, [r3, #0]
 80057da:	683b      	ldr	r3, [r7, #0]
 80057dc:	681b      	ldr	r3, [r3, #0]
 80057de:	429a      	cmp	r2, r3
 80057e0:	d017      	beq.n	8005812 <lfs_pair_cmp+0x46>
 80057e2:	687b      	ldr	r3, [r7, #4]
 80057e4:	3304      	adds	r3, #4
 80057e6:	681a      	ldr	r2, [r3, #0]
 80057e8:	683b      	ldr	r3, [r7, #0]
 80057ea:	3304      	adds	r3, #4
 80057ec:	681b      	ldr	r3, [r3, #0]
 80057ee:	429a      	cmp	r2, r3
 80057f0:	d00f      	beq.n	8005812 <lfs_pair_cmp+0x46>
             paira[0] == pairb[1] || paira[1] == pairb[0]);
 80057f2:	687b      	ldr	r3, [r7, #4]
 80057f4:	681a      	ldr	r2, [r3, #0]
 80057f6:	683b      	ldr	r3, [r7, #0]
 80057f8:	3304      	adds	r3, #4
 80057fa:	681b      	ldr	r3, [r3, #0]
    return !(paira[0] == pairb[0] || paira[1] == pairb[1] ||
 80057fc:	429a      	cmp	r2, r3
 80057fe:	d008      	beq.n	8005812 <lfs_pair_cmp+0x46>
             paira[0] == pairb[1] || paira[1] == pairb[0]);
 8005800:	687b      	ldr	r3, [r7, #4]
 8005802:	3304      	adds	r3, #4
 8005804:	681a      	ldr	r2, [r3, #0]
 8005806:	683b      	ldr	r3, [r7, #0]
 8005808:	681b      	ldr	r3, [r3, #0]
    return !(paira[0] == pairb[0] || paira[1] == pairb[1] ||
 800580a:	429a      	cmp	r2, r3
 800580c:	d001      	beq.n	8005812 <lfs_pair_cmp+0x46>
 800580e:	2301      	movs	r3, #1
 8005810:	e000      	b.n	8005814 <lfs_pair_cmp+0x48>
 8005812:	2300      	movs	r3, #0
}
 8005814:	4618      	mov	r0, r3
 8005816:	370c      	adds	r7, #12
 8005818:	46bd      	mov	sp, r7
 800581a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800581e:	4770      	bx	lr

08005820 <lfs_pair_fromle32>:
        const lfs_block_t pairb[2]) {
    return (paira[0] == pairb[0] && paira[1] == pairb[1]) ||
           (paira[0] == pairb[1] && paira[1] == pairb[0]);
}

static inline void lfs_pair_fromle32(lfs_block_t pair[2]) {
 8005820:	b590      	push	{r4, r7, lr}
 8005822:	b083      	sub	sp, #12
 8005824:	af00      	add	r7, sp, #0
 8005826:	6078      	str	r0, [r7, #4]
    pair[0] = lfs_fromle32(pair[0]);
 8005828:	687b      	ldr	r3, [r7, #4]
 800582a:	681b      	ldr	r3, [r3, #0]
 800582c:	4618      	mov	r0, r3
 800582e:	f7ff fc57 	bl	80050e0 <lfs_fromle32>
 8005832:	4602      	mov	r2, r0
 8005834:	687b      	ldr	r3, [r7, #4]
 8005836:	601a      	str	r2, [r3, #0]
    pair[1] = lfs_fromle32(pair[1]);
 8005838:	687b      	ldr	r3, [r7, #4]
 800583a:	3304      	adds	r3, #4
 800583c:	681a      	ldr	r2, [r3, #0]
 800583e:	687b      	ldr	r3, [r7, #4]
 8005840:	1d1c      	adds	r4, r3, #4
 8005842:	4610      	mov	r0, r2
 8005844:	f7ff fc4c 	bl	80050e0 <lfs_fromle32>
 8005848:	4603      	mov	r3, r0
 800584a:	6023      	str	r3, [r4, #0]
}
 800584c:	bf00      	nop
 800584e:	370c      	adds	r7, #12
 8005850:	46bd      	mov	sp, r7
 8005852:	bd90      	pop	{r4, r7, pc}

08005854 <lfs_pair_tole32>:

static inline void lfs_pair_tole32(lfs_block_t pair[2]) {
 8005854:	b590      	push	{r4, r7, lr}
 8005856:	b083      	sub	sp, #12
 8005858:	af00      	add	r7, sp, #0
 800585a:	6078      	str	r0, [r7, #4]
    pair[0] = lfs_tole32(pair[0]);
 800585c:	687b      	ldr	r3, [r7, #4]
 800585e:	681b      	ldr	r3, [r3, #0]
 8005860:	4618      	mov	r0, r3
 8005862:	f7ff fc48 	bl	80050f6 <lfs_tole32>
 8005866:	4602      	mov	r2, r0
 8005868:	687b      	ldr	r3, [r7, #4]
 800586a:	601a      	str	r2, [r3, #0]
    pair[1] = lfs_tole32(pair[1]);
 800586c:	687b      	ldr	r3, [r7, #4]
 800586e:	3304      	adds	r3, #4
 8005870:	681a      	ldr	r2, [r3, #0]
 8005872:	687b      	ldr	r3, [r7, #4]
 8005874:	1d1c      	adds	r4, r3, #4
 8005876:	4610      	mov	r0, r2
 8005878:	f7ff fc3d 	bl	80050f6 <lfs_tole32>
 800587c:	4603      	mov	r3, r0
 800587e:	6023      	str	r3, [r4, #0]
}
 8005880:	bf00      	nop
 8005882:	370c      	adds	r7, #12
 8005884:	46bd      	mov	sp, r7
 8005886:	bd90      	pop	{r4, r7, pc}

08005888 <lfs_tag_isvalid>:
typedef int32_t lfs_stag_t;

#define LFS_MKTAG(type, id, size) \
    (((lfs_tag_t)(type) << 20) | ((lfs_tag_t)(id) << 10) | (lfs_tag_t)(size))

static inline bool lfs_tag_isvalid(lfs_tag_t tag) {
 8005888:	b480      	push	{r7}
 800588a:	b083      	sub	sp, #12
 800588c:	af00      	add	r7, sp, #0
 800588e:	6078      	str	r0, [r7, #4]
    return !(tag & 0x80000000);
 8005890:	687b      	ldr	r3, [r7, #4]
 8005892:	43db      	mvns	r3, r3
 8005894:	0fdb      	lsrs	r3, r3, #31
 8005896:	b2db      	uxtb	r3, r3
}
 8005898:	4618      	mov	r0, r3
 800589a:	370c      	adds	r7, #12
 800589c:	46bd      	mov	sp, r7
 800589e:	f85d 7b04 	ldr.w	r7, [sp], #4
 80058a2:	4770      	bx	lr

080058a4 <lfs_tag_isdelete>:

static inline bool lfs_tag_isdelete(lfs_tag_t tag) {
 80058a4:	b480      	push	{r7}
 80058a6:	b083      	sub	sp, #12
 80058a8:	af00      	add	r7, sp, #0
 80058aa:	6078      	str	r0, [r7, #4]
    return ((int32_t)(tag << 22) >> 22) == -1;
 80058ac:	687b      	ldr	r3, [r7, #4]
 80058ae:	059b      	lsls	r3, r3, #22
 80058b0:	159b      	asrs	r3, r3, #22
 80058b2:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 80058b6:	bf0c      	ite	eq
 80058b8:	2301      	moveq	r3, #1
 80058ba:	2300      	movne	r3, #0
 80058bc:	b2db      	uxtb	r3, r3
}
 80058be:	4618      	mov	r0, r3
 80058c0:	370c      	adds	r7, #12
 80058c2:	46bd      	mov	sp, r7
 80058c4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80058c8:	4770      	bx	lr

080058ca <lfs_tag_type1>:

static inline uint16_t lfs_tag_type1(lfs_tag_t tag) {
 80058ca:	b480      	push	{r7}
 80058cc:	b083      	sub	sp, #12
 80058ce:	af00      	add	r7, sp, #0
 80058d0:	6078      	str	r0, [r7, #4]
    return (tag & 0x70000000) >> 20;
 80058d2:	687b      	ldr	r3, [r7, #4]
 80058d4:	0d1b      	lsrs	r3, r3, #20
 80058d6:	b29b      	uxth	r3, r3
 80058d8:	f403 63e0 	and.w	r3, r3, #1792	; 0x700
 80058dc:	b29b      	uxth	r3, r3
}
 80058de:	4618      	mov	r0, r3
 80058e0:	370c      	adds	r7, #12
 80058e2:	46bd      	mov	sp, r7
 80058e4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80058e8:	4770      	bx	lr

080058ea <lfs_tag_type3>:

static inline uint16_t lfs_tag_type3(lfs_tag_t tag) {
 80058ea:	b480      	push	{r7}
 80058ec:	b083      	sub	sp, #12
 80058ee:	af00      	add	r7, sp, #0
 80058f0:	6078      	str	r0, [r7, #4]
    return (tag & 0x7ff00000) >> 20;
 80058f2:	687b      	ldr	r3, [r7, #4]
 80058f4:	0d1b      	lsrs	r3, r3, #20
 80058f6:	b29b      	uxth	r3, r3
 80058f8:	f3c3 030a 	ubfx	r3, r3, #0, #11
 80058fc:	b29b      	uxth	r3, r3
}
 80058fe:	4618      	mov	r0, r3
 8005900:	370c      	adds	r7, #12
 8005902:	46bd      	mov	sp, r7
 8005904:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005908:	4770      	bx	lr

0800590a <lfs_tag_chunk>:

static inline uint8_t lfs_tag_chunk(lfs_tag_t tag) {
 800590a:	b480      	push	{r7}
 800590c:	b083      	sub	sp, #12
 800590e:	af00      	add	r7, sp, #0
 8005910:	6078      	str	r0, [r7, #4]
    return (tag & 0x0ff00000) >> 20;
 8005912:	687b      	ldr	r3, [r7, #4]
 8005914:	0d1b      	lsrs	r3, r3, #20
 8005916:	b2db      	uxtb	r3, r3
}
 8005918:	4618      	mov	r0, r3
 800591a:	370c      	adds	r7, #12
 800591c:	46bd      	mov	sp, r7
 800591e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005922:	4770      	bx	lr

08005924 <lfs_tag_splice>:

static inline int8_t lfs_tag_splice(lfs_tag_t tag) {
 8005924:	b580      	push	{r7, lr}
 8005926:	b082      	sub	sp, #8
 8005928:	af00      	add	r7, sp, #0
 800592a:	6078      	str	r0, [r7, #4]
    return (int8_t)lfs_tag_chunk(tag);
 800592c:	6878      	ldr	r0, [r7, #4]
 800592e:	f7ff ffec 	bl	800590a <lfs_tag_chunk>
 8005932:	4603      	mov	r3, r0
 8005934:	b25b      	sxtb	r3, r3
}
 8005936:	4618      	mov	r0, r3
 8005938:	3708      	adds	r7, #8
 800593a:	46bd      	mov	sp, r7
 800593c:	bd80      	pop	{r7, pc}

0800593e <lfs_tag_id>:

static inline uint16_t lfs_tag_id(lfs_tag_t tag) {
 800593e:	b480      	push	{r7}
 8005940:	b083      	sub	sp, #12
 8005942:	af00      	add	r7, sp, #0
 8005944:	6078      	str	r0, [r7, #4]
    return (tag & 0x000ffc00) >> 10;
 8005946:	687b      	ldr	r3, [r7, #4]
 8005948:	0a9b      	lsrs	r3, r3, #10
 800594a:	b29b      	uxth	r3, r3
 800594c:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8005950:	b29b      	uxth	r3, r3
}
 8005952:	4618      	mov	r0, r3
 8005954:	370c      	adds	r7, #12
 8005956:	46bd      	mov	sp, r7
 8005958:	f85d 7b04 	ldr.w	r7, [sp], #4
 800595c:	4770      	bx	lr

0800595e <lfs_tag_size>:

static inline lfs_size_t lfs_tag_size(lfs_tag_t tag) {
 800595e:	b480      	push	{r7}
 8005960:	b083      	sub	sp, #12
 8005962:	af00      	add	r7, sp, #0
 8005964:	6078      	str	r0, [r7, #4]
    return tag & 0x000003ff;
 8005966:	687b      	ldr	r3, [r7, #4]
 8005968:	f3c3 0309 	ubfx	r3, r3, #0, #10
}
 800596c:	4618      	mov	r0, r3
 800596e:	370c      	adds	r7, #12
 8005970:	46bd      	mov	sp, r7
 8005972:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005976:	4770      	bx	lr

08005978 <lfs_tag_dsize>:

static inline lfs_size_t lfs_tag_dsize(lfs_tag_t tag) {
 8005978:	b580      	push	{r7, lr}
 800597a:	b082      	sub	sp, #8
 800597c:	af00      	add	r7, sp, #0
 800597e:	6078      	str	r0, [r7, #4]
    return sizeof(tag) + lfs_tag_size(tag + lfs_tag_isdelete(tag));
 8005980:	6878      	ldr	r0, [r7, #4]
 8005982:	f7ff ff8f 	bl	80058a4 <lfs_tag_isdelete>
 8005986:	4603      	mov	r3, r0
 8005988:	461a      	mov	r2, r3
 800598a:	687b      	ldr	r3, [r7, #4]
 800598c:	4413      	add	r3, r2
 800598e:	4618      	mov	r0, r3
 8005990:	f7ff ffe5 	bl	800595e <lfs_tag_size>
 8005994:	4603      	mov	r3, r0
 8005996:	3304      	adds	r3, #4
}
 8005998:	4618      	mov	r0, r3
 800599a:	3708      	adds	r7, #8
 800599c:	46bd      	mov	sp, r7
 800599e:	bd80      	pop	{r7, pc}

080059a0 <lfs_gstate_xor>:
    (struct lfs_mattr[]){__VA_ARGS__}, \
    sizeof((struct lfs_mattr[]){__VA_ARGS__}) / sizeof(struct lfs_mattr)

// operations on global state
static inline void lfs_gstate_xor(struct lfs_gstate *a,
        const struct lfs_gstate *b) {
 80059a0:	b480      	push	{r7}
 80059a2:	b085      	sub	sp, #20
 80059a4:	af00      	add	r7, sp, #0
 80059a6:	6078      	str	r0, [r7, #4]
 80059a8:	6039      	str	r1, [r7, #0]
    for (int i = 0; i < 3; i++) {
 80059aa:	2300      	movs	r3, #0
 80059ac:	60fb      	str	r3, [r7, #12]
 80059ae:	e012      	b.n	80059d6 <lfs_gstate_xor+0x36>
        ((uint32_t*)a)[i] ^= ((const uint32_t*)b)[i];
 80059b0:	68fb      	ldr	r3, [r7, #12]
 80059b2:	009b      	lsls	r3, r3, #2
 80059b4:	687a      	ldr	r2, [r7, #4]
 80059b6:	4413      	add	r3, r2
 80059b8:	6819      	ldr	r1, [r3, #0]
 80059ba:	68fb      	ldr	r3, [r7, #12]
 80059bc:	009b      	lsls	r3, r3, #2
 80059be:	683a      	ldr	r2, [r7, #0]
 80059c0:	4413      	add	r3, r2
 80059c2:	681a      	ldr	r2, [r3, #0]
 80059c4:	68fb      	ldr	r3, [r7, #12]
 80059c6:	009b      	lsls	r3, r3, #2
 80059c8:	6878      	ldr	r0, [r7, #4]
 80059ca:	4403      	add	r3, r0
 80059cc:	404a      	eors	r2, r1
 80059ce:	601a      	str	r2, [r3, #0]
    for (int i = 0; i < 3; i++) {
 80059d0:	68fb      	ldr	r3, [r7, #12]
 80059d2:	3301      	adds	r3, #1
 80059d4:	60fb      	str	r3, [r7, #12]
 80059d6:	68fb      	ldr	r3, [r7, #12]
 80059d8:	2b02      	cmp	r3, #2
 80059da:	dde9      	ble.n	80059b0 <lfs_gstate_xor+0x10>
    }
}
 80059dc:	bf00      	nop
 80059de:	bf00      	nop
 80059e0:	3714      	adds	r7, #20
 80059e2:	46bd      	mov	sp, r7
 80059e4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80059e8:	4770      	bx	lr

080059ea <lfs_gstate_iszero>:

static inline bool lfs_gstate_iszero(const struct lfs_gstate *a) {
 80059ea:	b480      	push	{r7}
 80059ec:	b085      	sub	sp, #20
 80059ee:	af00      	add	r7, sp, #0
 80059f0:	6078      	str	r0, [r7, #4]
    for (int i = 0; i < 3; i++) {
 80059f2:	2300      	movs	r3, #0
 80059f4:	60fb      	str	r3, [r7, #12]
 80059f6:	e00b      	b.n	8005a10 <lfs_gstate_iszero+0x26>
        if (((uint32_t*)a)[i] != 0) {
 80059f8:	68fb      	ldr	r3, [r7, #12]
 80059fa:	009b      	lsls	r3, r3, #2
 80059fc:	687a      	ldr	r2, [r7, #4]
 80059fe:	4413      	add	r3, r2
 8005a00:	681b      	ldr	r3, [r3, #0]
 8005a02:	2b00      	cmp	r3, #0
 8005a04:	d001      	beq.n	8005a0a <lfs_gstate_iszero+0x20>
            return false;
 8005a06:	2300      	movs	r3, #0
 8005a08:	e006      	b.n	8005a18 <lfs_gstate_iszero+0x2e>
    for (int i = 0; i < 3; i++) {
 8005a0a:	68fb      	ldr	r3, [r7, #12]
 8005a0c:	3301      	adds	r3, #1
 8005a0e:	60fb      	str	r3, [r7, #12]
 8005a10:	68fb      	ldr	r3, [r7, #12]
 8005a12:	2b02      	cmp	r3, #2
 8005a14:	ddf0      	ble.n	80059f8 <lfs_gstate_iszero+0xe>
        }
    }
    return true;
 8005a16:	2301      	movs	r3, #1
}
 8005a18:	4618      	mov	r0, r3
 8005a1a:	3714      	adds	r7, #20
 8005a1c:	46bd      	mov	sp, r7
 8005a1e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005a22:	4770      	bx	lr

08005a24 <lfs_gstate_hasorphans>:

static inline bool lfs_gstate_hasorphans(const struct lfs_gstate *a) {
 8005a24:	b580      	push	{r7, lr}
 8005a26:	b082      	sub	sp, #8
 8005a28:	af00      	add	r7, sp, #0
 8005a2a:	6078      	str	r0, [r7, #4]
    return lfs_tag_size(a->tag);
 8005a2c:	687b      	ldr	r3, [r7, #4]
 8005a2e:	681b      	ldr	r3, [r3, #0]
 8005a30:	4618      	mov	r0, r3
 8005a32:	f7ff ff94 	bl	800595e <lfs_tag_size>
 8005a36:	4603      	mov	r3, r0
 8005a38:	2b00      	cmp	r3, #0
 8005a3a:	bf14      	ite	ne
 8005a3c:	2301      	movne	r3, #1
 8005a3e:	2300      	moveq	r3, #0
 8005a40:	b2db      	uxtb	r3, r3
}
 8005a42:	4618      	mov	r0, r3
 8005a44:	3708      	adds	r7, #8
 8005a46:	46bd      	mov	sp, r7
 8005a48:	bd80      	pop	{r7, pc}

08005a4a <lfs_gstate_hasmove>:

static inline uint8_t lfs_gstate_getorphans(const struct lfs_gstate *a) {
    return lfs_tag_size(a->tag);
}

static inline bool lfs_gstate_hasmove(const struct lfs_gstate *a) {
 8005a4a:	b580      	push	{r7, lr}
 8005a4c:	b082      	sub	sp, #8
 8005a4e:	af00      	add	r7, sp, #0
 8005a50:	6078      	str	r0, [r7, #4]
    return lfs_tag_type1(a->tag);
 8005a52:	687b      	ldr	r3, [r7, #4]
 8005a54:	681b      	ldr	r3, [r3, #0]
 8005a56:	4618      	mov	r0, r3
 8005a58:	f7ff ff37 	bl	80058ca <lfs_tag_type1>
 8005a5c:	4603      	mov	r3, r0
 8005a5e:	2b00      	cmp	r3, #0
 8005a60:	bf14      	ite	ne
 8005a62:	2301      	movne	r3, #1
 8005a64:	2300      	moveq	r3, #0
 8005a66:	b2db      	uxtb	r3, r3
}
 8005a68:	4618      	mov	r0, r3
 8005a6a:	3708      	adds	r7, #8
 8005a6c:	46bd      	mov	sp, r7
 8005a6e:	bd80      	pop	{r7, pc}

08005a70 <lfs_gstate_hasmovehere>:

static inline bool lfs_gstate_hasmovehere(const struct lfs_gstate *a,
        const lfs_block_t *pair) {
 8005a70:	b580      	push	{r7, lr}
 8005a72:	b082      	sub	sp, #8
 8005a74:	af00      	add	r7, sp, #0
 8005a76:	6078      	str	r0, [r7, #4]
 8005a78:	6039      	str	r1, [r7, #0]
    return lfs_tag_type1(a->tag) && lfs_pair_cmp(a->pair, pair) == 0;
 8005a7a:	687b      	ldr	r3, [r7, #4]
 8005a7c:	681b      	ldr	r3, [r3, #0]
 8005a7e:	4618      	mov	r0, r3
 8005a80:	f7ff ff23 	bl	80058ca <lfs_tag_type1>
 8005a84:	4603      	mov	r3, r0
 8005a86:	2b00      	cmp	r3, #0
 8005a88:	d00a      	beq.n	8005aa0 <lfs_gstate_hasmovehere+0x30>
 8005a8a:	687b      	ldr	r3, [r7, #4]
 8005a8c:	3304      	adds	r3, #4
 8005a8e:	6839      	ldr	r1, [r7, #0]
 8005a90:	4618      	mov	r0, r3
 8005a92:	f7ff fe9b 	bl	80057cc <lfs_pair_cmp>
 8005a96:	4603      	mov	r3, r0
 8005a98:	2b00      	cmp	r3, #0
 8005a9a:	d101      	bne.n	8005aa0 <lfs_gstate_hasmovehere+0x30>
 8005a9c:	2301      	movs	r3, #1
 8005a9e:	e000      	b.n	8005aa2 <lfs_gstate_hasmovehere+0x32>
 8005aa0:	2300      	movs	r3, #0
 8005aa2:	f003 0301 	and.w	r3, r3, #1
 8005aa6:	b2db      	uxtb	r3, r3
}
 8005aa8:	4618      	mov	r0, r3
 8005aaa:	3708      	adds	r7, #8
 8005aac:	46bd      	mov	sp, r7
 8005aae:	bd80      	pop	{r7, pc}

08005ab0 <lfs_gstate_xororphans>:

static inline void lfs_gstate_xororphans(struct lfs_gstate *a,
        const struct lfs_gstate *b, bool orphans) {
 8005ab0:	b480      	push	{r7}
 8005ab2:	b085      	sub	sp, #20
 8005ab4:	af00      	add	r7, sp, #0
 8005ab6:	60f8      	str	r0, [r7, #12]
 8005ab8:	60b9      	str	r1, [r7, #8]
 8005aba:	4613      	mov	r3, r2
 8005abc:	71fb      	strb	r3, [r7, #7]
    a->tag ^= LFS_MKTAG(0x800, 0, 0) & (b->tag ^ ((uint32_t)orphans << 31));
 8005abe:	68fb      	ldr	r3, [r7, #12]
 8005ac0:	681a      	ldr	r2, [r3, #0]
 8005ac2:	68bb      	ldr	r3, [r7, #8]
 8005ac4:	6819      	ldr	r1, [r3, #0]
 8005ac6:	79fb      	ldrb	r3, [r7, #7]
 8005ac8:	07db      	lsls	r3, r3, #31
 8005aca:	404b      	eors	r3, r1
 8005acc:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 8005ad0:	405a      	eors	r2, r3
 8005ad2:	68fb      	ldr	r3, [r7, #12]
 8005ad4:	601a      	str	r2, [r3, #0]
}
 8005ad6:	bf00      	nop
 8005ad8:	3714      	adds	r7, #20
 8005ada:	46bd      	mov	sp, r7
 8005adc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005ae0:	4770      	bx	lr
	...

08005ae4 <lfs_gstate_xormove>:

static inline void lfs_gstate_xormove(struct lfs_gstate *a,
        const struct lfs_gstate *b, uint16_t id, const lfs_block_t pair[2]) {
 8005ae4:	b480      	push	{r7}
 8005ae6:	b085      	sub	sp, #20
 8005ae8:	af00      	add	r7, sp, #0
 8005aea:	60f8      	str	r0, [r7, #12]
 8005aec:	60b9      	str	r1, [r7, #8]
 8005aee:	603b      	str	r3, [r7, #0]
 8005af0:	4613      	mov	r3, r2
 8005af2:	80fb      	strh	r3, [r7, #6]
    a->tag ^= LFS_MKTAG(0x7ff, 0x3ff, 0) & (b->tag ^ (
 8005af4:	68fb      	ldr	r3, [r7, #12]
 8005af6:	681a      	ldr	r2, [r3, #0]
 8005af8:	68bb      	ldr	r3, [r7, #8]
 8005afa:	6819      	ldr	r1, [r3, #0]
            (id != 0x3ff) ? LFS_MKTAG(LFS_TYPE_DELETE, id, 0) : 0));
 8005afc:	88fb      	ldrh	r3, [r7, #6]
 8005afe:	f240 30ff 	movw	r0, #1023	; 0x3ff
 8005b02:	4283      	cmp	r3, r0
 8005b04:	d006      	beq.n	8005b14 <lfs_gstate_xormove+0x30>
 8005b06:	88fb      	ldrh	r3, [r7, #6]
 8005b08:	029b      	lsls	r3, r3, #10
 8005b0a:	f043 439f 	orr.w	r3, r3, #1333788672	; 0x4f800000
 8005b0e:	f443 03e0 	orr.w	r3, r3, #7340032	; 0x700000
 8005b12:	e000      	b.n	8005b16 <lfs_gstate_xormove+0x32>
 8005b14:	2300      	movs	r3, #0
    a->tag ^= LFS_MKTAG(0x7ff, 0x3ff, 0) & (b->tag ^ (
 8005b16:	4059      	eors	r1, r3
 8005b18:	4b16      	ldr	r3, [pc, #88]	; (8005b74 <lfs_gstate_xormove+0x90>)
 8005b1a:	400b      	ands	r3, r1
 8005b1c:	405a      	eors	r2, r3
 8005b1e:	68fb      	ldr	r3, [r7, #12]
 8005b20:	601a      	str	r2, [r3, #0]
    a->pair[0] ^= b->pair[0] ^ ((id != 0x3ff) ? pair[0] : 0);
 8005b22:	68fb      	ldr	r3, [r7, #12]
 8005b24:	685a      	ldr	r2, [r3, #4]
 8005b26:	68bb      	ldr	r3, [r7, #8]
 8005b28:	6859      	ldr	r1, [r3, #4]
 8005b2a:	88fb      	ldrh	r3, [r7, #6]
 8005b2c:	f240 30ff 	movw	r0, #1023	; 0x3ff
 8005b30:	4283      	cmp	r3, r0
 8005b32:	d002      	beq.n	8005b3a <lfs_gstate_xormove+0x56>
 8005b34:	683b      	ldr	r3, [r7, #0]
 8005b36:	681b      	ldr	r3, [r3, #0]
 8005b38:	e000      	b.n	8005b3c <lfs_gstate_xormove+0x58>
 8005b3a:	2300      	movs	r3, #0
 8005b3c:	404b      	eors	r3, r1
 8005b3e:	405a      	eors	r2, r3
 8005b40:	68fb      	ldr	r3, [r7, #12]
 8005b42:	605a      	str	r2, [r3, #4]
    a->pair[1] ^= b->pair[1] ^ ((id != 0x3ff) ? pair[1] : 0);
 8005b44:	68fb      	ldr	r3, [r7, #12]
 8005b46:	689a      	ldr	r2, [r3, #8]
 8005b48:	68bb      	ldr	r3, [r7, #8]
 8005b4a:	6899      	ldr	r1, [r3, #8]
 8005b4c:	88fb      	ldrh	r3, [r7, #6]
 8005b4e:	f240 30ff 	movw	r0, #1023	; 0x3ff
 8005b52:	4283      	cmp	r3, r0
 8005b54:	d003      	beq.n	8005b5e <lfs_gstate_xormove+0x7a>
 8005b56:	683b      	ldr	r3, [r7, #0]
 8005b58:	3304      	adds	r3, #4
 8005b5a:	681b      	ldr	r3, [r3, #0]
 8005b5c:	e000      	b.n	8005b60 <lfs_gstate_xormove+0x7c>
 8005b5e:	2300      	movs	r3, #0
 8005b60:	404b      	eors	r3, r1
 8005b62:	405a      	eors	r2, r3
 8005b64:	68fb      	ldr	r3, [r7, #12]
 8005b66:	609a      	str	r2, [r3, #8]
}
 8005b68:	bf00      	nop
 8005b6a:	3714      	adds	r7, #20
 8005b6c:	46bd      	mov	sp, r7
 8005b6e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005b72:	4770      	bx	lr
 8005b74:	7ffffc00 	.word	0x7ffffc00

08005b78 <lfs_gstate_fromle32>:

static inline void lfs_gstate_fromle32(struct lfs_gstate *a) {
 8005b78:	b580      	push	{r7, lr}
 8005b7a:	b082      	sub	sp, #8
 8005b7c:	af00      	add	r7, sp, #0
 8005b7e:	6078      	str	r0, [r7, #4]
    a->tag     = lfs_fromle32(a->tag);
 8005b80:	687b      	ldr	r3, [r7, #4]
 8005b82:	681b      	ldr	r3, [r3, #0]
 8005b84:	4618      	mov	r0, r3
 8005b86:	f7ff faab 	bl	80050e0 <lfs_fromle32>
 8005b8a:	4602      	mov	r2, r0
 8005b8c:	687b      	ldr	r3, [r7, #4]
 8005b8e:	601a      	str	r2, [r3, #0]
    a->pair[0] = lfs_fromle32(a->pair[0]);
 8005b90:	687b      	ldr	r3, [r7, #4]
 8005b92:	685b      	ldr	r3, [r3, #4]
 8005b94:	4618      	mov	r0, r3
 8005b96:	f7ff faa3 	bl	80050e0 <lfs_fromle32>
 8005b9a:	4602      	mov	r2, r0
 8005b9c:	687b      	ldr	r3, [r7, #4]
 8005b9e:	605a      	str	r2, [r3, #4]
    a->pair[1] = lfs_fromle32(a->pair[1]);
 8005ba0:	687b      	ldr	r3, [r7, #4]
 8005ba2:	689b      	ldr	r3, [r3, #8]
 8005ba4:	4618      	mov	r0, r3
 8005ba6:	f7ff fa9b 	bl	80050e0 <lfs_fromle32>
 8005baa:	4602      	mov	r2, r0
 8005bac:	687b      	ldr	r3, [r7, #4]
 8005bae:	609a      	str	r2, [r3, #8]
}
 8005bb0:	bf00      	nop
 8005bb2:	3708      	adds	r7, #8
 8005bb4:	46bd      	mov	sp, r7
 8005bb6:	bd80      	pop	{r7, pc}

08005bb8 <lfs_gstate_tole32>:

static inline void lfs_gstate_tole32(struct lfs_gstate *a) {
 8005bb8:	b580      	push	{r7, lr}
 8005bba:	b082      	sub	sp, #8
 8005bbc:	af00      	add	r7, sp, #0
 8005bbe:	6078      	str	r0, [r7, #4]
    a->tag     = lfs_tole32(a->tag);
 8005bc0:	687b      	ldr	r3, [r7, #4]
 8005bc2:	681b      	ldr	r3, [r3, #0]
 8005bc4:	4618      	mov	r0, r3
 8005bc6:	f7ff fa96 	bl	80050f6 <lfs_tole32>
 8005bca:	4602      	mov	r2, r0
 8005bcc:	687b      	ldr	r3, [r7, #4]
 8005bce:	601a      	str	r2, [r3, #0]
    a->pair[0] = lfs_tole32(a->pair[0]);
 8005bd0:	687b      	ldr	r3, [r7, #4]
 8005bd2:	685b      	ldr	r3, [r3, #4]
 8005bd4:	4618      	mov	r0, r3
 8005bd6:	f7ff fa8e 	bl	80050f6 <lfs_tole32>
 8005bda:	4602      	mov	r2, r0
 8005bdc:	687b      	ldr	r3, [r7, #4]
 8005bde:	605a      	str	r2, [r3, #4]
    a->pair[1] = lfs_tole32(a->pair[1]);
 8005be0:	687b      	ldr	r3, [r7, #4]
 8005be2:	689b      	ldr	r3, [r3, #8]
 8005be4:	4618      	mov	r0, r3
 8005be6:	f7ff fa86 	bl	80050f6 <lfs_tole32>
 8005bea:	4602      	mov	r2, r0
 8005bec:	687b      	ldr	r3, [r7, #4]
 8005bee:	609a      	str	r2, [r3, #8]
}
 8005bf0:	bf00      	nop
 8005bf2:	3708      	adds	r7, #8
 8005bf4:	46bd      	mov	sp, r7
 8005bf6:	bd80      	pop	{r7, pc}

08005bf8 <lfs_ctz_fromle32>:

// other endianness operations
static void lfs_ctz_fromle32(struct lfs_ctz *ctz) {
 8005bf8:	b580      	push	{r7, lr}
 8005bfa:	b082      	sub	sp, #8
 8005bfc:	af00      	add	r7, sp, #0
 8005bfe:	6078      	str	r0, [r7, #4]
    ctz->head = lfs_fromle32(ctz->head);
 8005c00:	687b      	ldr	r3, [r7, #4]
 8005c02:	681b      	ldr	r3, [r3, #0]
 8005c04:	4618      	mov	r0, r3
 8005c06:	f7ff fa6b 	bl	80050e0 <lfs_fromle32>
 8005c0a:	4602      	mov	r2, r0
 8005c0c:	687b      	ldr	r3, [r7, #4]
 8005c0e:	601a      	str	r2, [r3, #0]
    ctz->size = lfs_fromle32(ctz->size);
 8005c10:	687b      	ldr	r3, [r7, #4]
 8005c12:	685b      	ldr	r3, [r3, #4]
 8005c14:	4618      	mov	r0, r3
 8005c16:	f7ff fa63 	bl	80050e0 <lfs_fromle32>
 8005c1a:	4602      	mov	r2, r0
 8005c1c:	687b      	ldr	r3, [r7, #4]
 8005c1e:	605a      	str	r2, [r3, #4]
}
 8005c20:	bf00      	nop
 8005c22:	3708      	adds	r7, #8
 8005c24:	46bd      	mov	sp, r7
 8005c26:	bd80      	pop	{r7, pc}

08005c28 <lfs_superblock_fromle32>:
static void lfs_ctz_tole32(struct lfs_ctz *ctz) {
    ctz->head = lfs_tole32(ctz->head);
    ctz->size = lfs_tole32(ctz->size);
}

static inline void lfs_superblock_fromle32(lfs_superblock_t *superblock) {
 8005c28:	b580      	push	{r7, lr}
 8005c2a:	b082      	sub	sp, #8
 8005c2c:	af00      	add	r7, sp, #0
 8005c2e:	6078      	str	r0, [r7, #4]
    superblock->version     = lfs_fromle32(superblock->version);
 8005c30:	687b      	ldr	r3, [r7, #4]
 8005c32:	681b      	ldr	r3, [r3, #0]
 8005c34:	4618      	mov	r0, r3
 8005c36:	f7ff fa53 	bl	80050e0 <lfs_fromle32>
 8005c3a:	4602      	mov	r2, r0
 8005c3c:	687b      	ldr	r3, [r7, #4]
 8005c3e:	601a      	str	r2, [r3, #0]
    superblock->block_size  = lfs_fromle32(superblock->block_size);
 8005c40:	687b      	ldr	r3, [r7, #4]
 8005c42:	685b      	ldr	r3, [r3, #4]
 8005c44:	4618      	mov	r0, r3
 8005c46:	f7ff fa4b 	bl	80050e0 <lfs_fromle32>
 8005c4a:	4602      	mov	r2, r0
 8005c4c:	687b      	ldr	r3, [r7, #4]
 8005c4e:	605a      	str	r2, [r3, #4]
    superblock->block_count = lfs_fromle32(superblock->block_count);
 8005c50:	687b      	ldr	r3, [r7, #4]
 8005c52:	689b      	ldr	r3, [r3, #8]
 8005c54:	4618      	mov	r0, r3
 8005c56:	f7ff fa43 	bl	80050e0 <lfs_fromle32>
 8005c5a:	4602      	mov	r2, r0
 8005c5c:	687b      	ldr	r3, [r7, #4]
 8005c5e:	609a      	str	r2, [r3, #8]
    superblock->name_max    = lfs_fromle32(superblock->name_max);
 8005c60:	687b      	ldr	r3, [r7, #4]
 8005c62:	68db      	ldr	r3, [r3, #12]
 8005c64:	4618      	mov	r0, r3
 8005c66:	f7ff fa3b 	bl	80050e0 <lfs_fromle32>
 8005c6a:	4602      	mov	r2, r0
 8005c6c:	687b      	ldr	r3, [r7, #4]
 8005c6e:	60da      	str	r2, [r3, #12]
    superblock->file_max    = lfs_fromle32(superblock->file_max);
 8005c70:	687b      	ldr	r3, [r7, #4]
 8005c72:	691b      	ldr	r3, [r3, #16]
 8005c74:	4618      	mov	r0, r3
 8005c76:	f7ff fa33 	bl	80050e0 <lfs_fromle32>
 8005c7a:	4602      	mov	r2, r0
 8005c7c:	687b      	ldr	r3, [r7, #4]
 8005c7e:	611a      	str	r2, [r3, #16]
    superblock->attr_max    = lfs_fromle32(superblock->attr_max);
 8005c80:	687b      	ldr	r3, [r7, #4]
 8005c82:	695b      	ldr	r3, [r3, #20]
 8005c84:	4618      	mov	r0, r3
 8005c86:	f7ff fa2b 	bl	80050e0 <lfs_fromle32>
 8005c8a:	4602      	mov	r2, r0
 8005c8c:	687b      	ldr	r3, [r7, #4]
 8005c8e:	615a      	str	r2, [r3, #20]
}
 8005c90:	bf00      	nop
 8005c92:	3708      	adds	r7, #8
 8005c94:	46bd      	mov	sp, r7
 8005c96:	bd80      	pop	{r7, pc}

08005c98 <lfs_superblock_tole32>:

static inline void lfs_superblock_tole32(lfs_superblock_t *superblock) {
 8005c98:	b580      	push	{r7, lr}
 8005c9a:	b082      	sub	sp, #8
 8005c9c:	af00      	add	r7, sp, #0
 8005c9e:	6078      	str	r0, [r7, #4]
    superblock->version     = lfs_tole32(superblock->version);
 8005ca0:	687b      	ldr	r3, [r7, #4]
 8005ca2:	681b      	ldr	r3, [r3, #0]
 8005ca4:	4618      	mov	r0, r3
 8005ca6:	f7ff fa26 	bl	80050f6 <lfs_tole32>
 8005caa:	4602      	mov	r2, r0
 8005cac:	687b      	ldr	r3, [r7, #4]
 8005cae:	601a      	str	r2, [r3, #0]
    superblock->block_size  = lfs_tole32(superblock->block_size);
 8005cb0:	687b      	ldr	r3, [r7, #4]
 8005cb2:	685b      	ldr	r3, [r3, #4]
 8005cb4:	4618      	mov	r0, r3
 8005cb6:	f7ff fa1e 	bl	80050f6 <lfs_tole32>
 8005cba:	4602      	mov	r2, r0
 8005cbc:	687b      	ldr	r3, [r7, #4]
 8005cbe:	605a      	str	r2, [r3, #4]
    superblock->block_count = lfs_tole32(superblock->block_count);
 8005cc0:	687b      	ldr	r3, [r7, #4]
 8005cc2:	689b      	ldr	r3, [r3, #8]
 8005cc4:	4618      	mov	r0, r3
 8005cc6:	f7ff fa16 	bl	80050f6 <lfs_tole32>
 8005cca:	4602      	mov	r2, r0
 8005ccc:	687b      	ldr	r3, [r7, #4]
 8005cce:	609a      	str	r2, [r3, #8]
    superblock->name_max    = lfs_tole32(superblock->name_max);
 8005cd0:	687b      	ldr	r3, [r7, #4]
 8005cd2:	68db      	ldr	r3, [r3, #12]
 8005cd4:	4618      	mov	r0, r3
 8005cd6:	f7ff fa0e 	bl	80050f6 <lfs_tole32>
 8005cda:	4602      	mov	r2, r0
 8005cdc:	687b      	ldr	r3, [r7, #4]
 8005cde:	60da      	str	r2, [r3, #12]
    superblock->file_max    = lfs_tole32(superblock->file_max);
 8005ce0:	687b      	ldr	r3, [r7, #4]
 8005ce2:	691b      	ldr	r3, [r3, #16]
 8005ce4:	4618      	mov	r0, r3
 8005ce6:	f7ff fa06 	bl	80050f6 <lfs_tole32>
 8005cea:	4602      	mov	r2, r0
 8005cec:	687b      	ldr	r3, [r7, #4]
 8005cee:	611a      	str	r2, [r3, #16]
    superblock->attr_max    = lfs_tole32(superblock->attr_max);
 8005cf0:	687b      	ldr	r3, [r7, #4]
 8005cf2:	695b      	ldr	r3, [r3, #20]
 8005cf4:	4618      	mov	r0, r3
 8005cf6:	f7ff f9fe 	bl	80050f6 <lfs_tole32>
 8005cfa:	4602      	mov	r2, r0
 8005cfc:	687b      	ldr	r3, [r7, #4]
 8005cfe:	615a      	str	r2, [r3, #20]
}
 8005d00:	bf00      	nop
 8005d02:	3708      	adds	r7, #8
 8005d04:	46bd      	mov	sp, r7
 8005d06:	bd80      	pop	{r7, pc}

08005d08 <lfs_alloc_lookahead>:
static int lfs1_traverse(lfs_t *lfs,
        int (*cb)(void*, lfs_block_t), void *data);
#endif

/// Block allocator ///
static int lfs_alloc_lookahead(void *p, lfs_block_t block) {
 8005d08:	b480      	push	{r7}
 8005d0a:	b085      	sub	sp, #20
 8005d0c:	af00      	add	r7, sp, #0
 8005d0e:	6078      	str	r0, [r7, #4]
 8005d10:	6039      	str	r1, [r7, #0]
    lfs_t *lfs = (lfs_t*)p;
 8005d12:	687b      	ldr	r3, [r7, #4]
 8005d14:	60fb      	str	r3, [r7, #12]
    lfs_block_t off = ((block - lfs->free.off)
 8005d16:	68fb      	ldr	r3, [r7, #12]
 8005d18:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8005d1a:	683a      	ldr	r2, [r7, #0]
 8005d1c:	1ad2      	subs	r2, r2, r3
            + lfs->cfg->block_count) % lfs->cfg->block_count;
 8005d1e:	68fb      	ldr	r3, [r7, #12]
 8005d20:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 8005d22:	6a1b      	ldr	r3, [r3, #32]
 8005d24:	4413      	add	r3, r2
 8005d26:	68fa      	ldr	r2, [r7, #12]
 8005d28:	6e92      	ldr	r2, [r2, #104]	; 0x68
 8005d2a:	6a12      	ldr	r2, [r2, #32]
    lfs_block_t off = ((block - lfs->free.off)
 8005d2c:	fbb3 f1f2 	udiv	r1, r3, r2
 8005d30:	fb01 f202 	mul.w	r2, r1, r2
 8005d34:	1a9b      	subs	r3, r3, r2
 8005d36:	60bb      	str	r3, [r7, #8]

    if (off < lfs->free.size) {
 8005d38:	68fb      	ldr	r3, [r7, #12]
 8005d3a:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8005d3c:	68ba      	ldr	r2, [r7, #8]
 8005d3e:	429a      	cmp	r2, r3
 8005d40:	d212      	bcs.n	8005d68 <lfs_alloc_lookahead+0x60>
        lfs->free.buffer[off / 32] |= 1U << (off % 32);
 8005d42:	68fb      	ldr	r3, [r7, #12]
 8005d44:	6e59      	ldr	r1, [r3, #100]	; 0x64
 8005d46:	68bb      	ldr	r3, [r7, #8]
 8005d48:	095b      	lsrs	r3, r3, #5
 8005d4a:	009a      	lsls	r2, r3, #2
 8005d4c:	440a      	add	r2, r1
 8005d4e:	6811      	ldr	r1, [r2, #0]
 8005d50:	68ba      	ldr	r2, [r7, #8]
 8005d52:	f002 021f 	and.w	r2, r2, #31
 8005d56:	2001      	movs	r0, #1
 8005d58:	fa00 f202 	lsl.w	r2, r0, r2
 8005d5c:	68f8      	ldr	r0, [r7, #12]
 8005d5e:	6e40      	ldr	r0, [r0, #100]	; 0x64
 8005d60:	009b      	lsls	r3, r3, #2
 8005d62:	4403      	add	r3, r0
 8005d64:	430a      	orrs	r2, r1
 8005d66:	601a      	str	r2, [r3, #0]
    }

    return 0;
 8005d68:	2300      	movs	r3, #0
}
 8005d6a:	4618      	mov	r0, r3
 8005d6c:	3714      	adds	r7, #20
 8005d6e:	46bd      	mov	sp, r7
 8005d70:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005d74:	4770      	bx	lr
	...

08005d78 <lfs_alloc>:

static int lfs_alloc(lfs_t *lfs, lfs_block_t *block) {
 8005d78:	b580      	push	{r7, lr}
 8005d7a:	b084      	sub	sp, #16
 8005d7c:	af00      	add	r7, sp, #0
 8005d7e:	6078      	str	r0, [r7, #4]
 8005d80:	6039      	str	r1, [r7, #0]
    while (true) {
        while (lfs->free.i != lfs->free.size) {
 8005d82:	e04f      	b.n	8005e24 <lfs_alloc+0xac>
            lfs_block_t off = lfs->free.i;
 8005d84:	687b      	ldr	r3, [r7, #4]
 8005d86:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8005d88:	60bb      	str	r3, [r7, #8]
            lfs->free.i += 1;
 8005d8a:	687b      	ldr	r3, [r7, #4]
 8005d8c:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8005d8e:	1c5a      	adds	r2, r3, #1
 8005d90:	687b      	ldr	r3, [r7, #4]
 8005d92:	65da      	str	r2, [r3, #92]	; 0x5c
            lfs->free.ack -= 1;
 8005d94:	687b      	ldr	r3, [r7, #4]
 8005d96:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8005d98:	1e5a      	subs	r2, r3, #1
 8005d9a:	687b      	ldr	r3, [r7, #4]
 8005d9c:	661a      	str	r2, [r3, #96]	; 0x60

            if (!(lfs->free.buffer[off / 32] & (1U << (off % 32)))) {
 8005d9e:	687b      	ldr	r3, [r7, #4]
 8005da0:	6e5a      	ldr	r2, [r3, #100]	; 0x64
 8005da2:	68bb      	ldr	r3, [r7, #8]
 8005da4:	095b      	lsrs	r3, r3, #5
 8005da6:	009b      	lsls	r3, r3, #2
 8005da8:	4413      	add	r3, r2
 8005daa:	681a      	ldr	r2, [r3, #0]
 8005dac:	68bb      	ldr	r3, [r7, #8]
 8005dae:	f003 031f 	and.w	r3, r3, #31
 8005db2:	2101      	movs	r1, #1
 8005db4:	fa01 f303 	lsl.w	r3, r1, r3
 8005db8:	4013      	ands	r3, r2
 8005dba:	2b00      	cmp	r3, #0
 8005dbc:	d132      	bne.n	8005e24 <lfs_alloc+0xac>
                // found a free block
                *block = (lfs->free.off + off) % lfs->cfg->block_count;
 8005dbe:	687b      	ldr	r3, [r7, #4]
 8005dc0:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 8005dc2:	68bb      	ldr	r3, [r7, #8]
 8005dc4:	4413      	add	r3, r2
 8005dc6:	687a      	ldr	r2, [r7, #4]
 8005dc8:	6e92      	ldr	r2, [r2, #104]	; 0x68
 8005dca:	6a12      	ldr	r2, [r2, #32]
 8005dcc:	fbb3 f1f2 	udiv	r1, r3, r2
 8005dd0:	fb01 f202 	mul.w	r2, r1, r2
 8005dd4:	1a9a      	subs	r2, r3, r2
 8005dd6:	683b      	ldr	r3, [r7, #0]
 8005dd8:	601a      	str	r2, [r3, #0]

                // eagerly find next off so an alloc ack can
                // discredit old lookahead blocks
                while (lfs->free.i != lfs->free.size &&
 8005dda:	e009      	b.n	8005df0 <lfs_alloc+0x78>
                        (lfs->free.buffer[lfs->free.i / 32]
                            & (1U << (lfs->free.i % 32)))) {
                    lfs->free.i += 1;
 8005ddc:	687b      	ldr	r3, [r7, #4]
 8005dde:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8005de0:	1c5a      	adds	r2, r3, #1
 8005de2:	687b      	ldr	r3, [r7, #4]
 8005de4:	65da      	str	r2, [r3, #92]	; 0x5c
                    lfs->free.ack -= 1;
 8005de6:	687b      	ldr	r3, [r7, #4]
 8005de8:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8005dea:	1e5a      	subs	r2, r3, #1
 8005dec:	687b      	ldr	r3, [r7, #4]
 8005dee:	661a      	str	r2, [r3, #96]	; 0x60
                while (lfs->free.i != lfs->free.size &&
 8005df0:	687b      	ldr	r3, [r7, #4]
 8005df2:	6dda      	ldr	r2, [r3, #92]	; 0x5c
 8005df4:	687b      	ldr	r3, [r7, #4]
 8005df6:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8005df8:	429a      	cmp	r2, r3
 8005dfa:	d011      	beq.n	8005e20 <lfs_alloc+0xa8>
                        (lfs->free.buffer[lfs->free.i / 32]
 8005dfc:	687b      	ldr	r3, [r7, #4]
 8005dfe:	6e5a      	ldr	r2, [r3, #100]	; 0x64
 8005e00:	687b      	ldr	r3, [r7, #4]
 8005e02:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8005e04:	095b      	lsrs	r3, r3, #5
 8005e06:	009b      	lsls	r3, r3, #2
 8005e08:	4413      	add	r3, r2
 8005e0a:	681a      	ldr	r2, [r3, #0]
                            & (1U << (lfs->free.i % 32)))) {
 8005e0c:	687b      	ldr	r3, [r7, #4]
 8005e0e:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8005e10:	f003 031f 	and.w	r3, r3, #31
 8005e14:	2101      	movs	r1, #1
 8005e16:	fa01 f303 	lsl.w	r3, r1, r3
 8005e1a:	4013      	ands	r3, r2
                while (lfs->free.i != lfs->free.size &&
 8005e1c:	2b00      	cmp	r3, #0
 8005e1e:	d1dd      	bne.n	8005ddc <lfs_alloc+0x64>
                }

                return 0;
 8005e20:	2300      	movs	r3, #0
 8005e22:	e04a      	b.n	8005eba <lfs_alloc+0x142>
        while (lfs->free.i != lfs->free.size) {
 8005e24:	687b      	ldr	r3, [r7, #4]
 8005e26:	6dda      	ldr	r2, [r3, #92]	; 0x5c
 8005e28:	687b      	ldr	r3, [r7, #4]
 8005e2a:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8005e2c:	429a      	cmp	r2, r3
 8005e2e:	d1a9      	bne.n	8005d84 <lfs_alloc+0xc>
            }
        }

        // check if we have looked at all blocks since last ack
        if (lfs->free.ack == 0) {
 8005e30:	687b      	ldr	r3, [r7, #4]
 8005e32:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8005e34:	2b00      	cmp	r3, #0
 8005e36:	d10d      	bne.n	8005e54 <lfs_alloc+0xdc>
            LFS_ERROR("No more free space %"PRIu32,
 8005e38:	687b      	ldr	r3, [r7, #4]
 8005e3a:	6dda      	ldr	r2, [r3, #92]	; 0x5c
 8005e3c:	687b      	ldr	r3, [r7, #4]
 8005e3e:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8005e40:	4413      	add	r3, r2
 8005e42:	461a      	mov	r2, r3
 8005e44:	f240 11d9 	movw	r1, #473	; 0x1d9
 8005e48:	481e      	ldr	r0, [pc, #120]	; (8005ec4 <lfs_alloc+0x14c>)
 8005e4a:	f00c fb3b 	bl	80124c4 <iprintf>
                    lfs->free.i + lfs->free.off);
            return LFS_ERR_NOSPC;
 8005e4e:	f06f 031b 	mvn.w	r3, #27
 8005e52:	e032      	b.n	8005eba <lfs_alloc+0x142>
        }

        lfs->free.off = (lfs->free.off + lfs->free.size)
 8005e54:	687b      	ldr	r3, [r7, #4]
 8005e56:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 8005e58:	687b      	ldr	r3, [r7, #4]
 8005e5a:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8005e5c:	4413      	add	r3, r2
                % lfs->cfg->block_count;
 8005e5e:	687a      	ldr	r2, [r7, #4]
 8005e60:	6e92      	ldr	r2, [r2, #104]	; 0x68
 8005e62:	6a12      	ldr	r2, [r2, #32]
 8005e64:	fbb3 f1f2 	udiv	r1, r3, r2
 8005e68:	fb01 f202 	mul.w	r2, r1, r2
 8005e6c:	1a9a      	subs	r2, r3, r2
        lfs->free.off = (lfs->free.off + lfs->free.size)
 8005e6e:	687b      	ldr	r3, [r7, #4]
 8005e70:	655a      	str	r2, [r3, #84]	; 0x54
        lfs->free.size = lfs_min(8*lfs->cfg->lookahead_size, lfs->free.ack);
 8005e72:	687b      	ldr	r3, [r7, #4]
 8005e74:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 8005e76:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005e78:	00da      	lsls	r2, r3, #3
 8005e7a:	687b      	ldr	r3, [r7, #4]
 8005e7c:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8005e7e:	4619      	mov	r1, r3
 8005e80:	4610      	mov	r0, r2
 8005e82:	f7ff f8bd 	bl	8005000 <lfs_min>
 8005e86:	4602      	mov	r2, r0
 8005e88:	687b      	ldr	r3, [r7, #4]
 8005e8a:	659a      	str	r2, [r3, #88]	; 0x58
        lfs->free.i = 0;
 8005e8c:	687b      	ldr	r3, [r7, #4]
 8005e8e:	2200      	movs	r2, #0
 8005e90:	65da      	str	r2, [r3, #92]	; 0x5c

        // find mask of free blocks from tree
        memset(lfs->free.buffer, 0, lfs->cfg->lookahead_size);
 8005e92:	687b      	ldr	r3, [r7, #4]
 8005e94:	6e58      	ldr	r0, [r3, #100]	; 0x64
 8005e96:	687b      	ldr	r3, [r7, #4]
 8005e98:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 8005e9a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005e9c:	461a      	mov	r2, r3
 8005e9e:	2100      	movs	r1, #0
 8005ea0:	f00b ff3a 	bl	8011d18 <memset>
        int err = lfs_fs_traverse(lfs, lfs_alloc_lookahead, lfs);
 8005ea4:	687a      	ldr	r2, [r7, #4]
 8005ea6:	4908      	ldr	r1, [pc, #32]	; (8005ec8 <lfs_alloc+0x150>)
 8005ea8:	6878      	ldr	r0, [r7, #4]
 8005eaa:	f003 fc5f 	bl	800976c <lfs_fs_traverse>
 8005eae:	60f8      	str	r0, [r7, #12]
        if (err) {
 8005eb0:	68fb      	ldr	r3, [r7, #12]
 8005eb2:	2b00      	cmp	r3, #0
 8005eb4:	f43f af65 	beq.w	8005d82 <lfs_alloc+0xa>
            return err;
 8005eb8:	68fb      	ldr	r3, [r7, #12]
        }
    }
}
 8005eba:	4618      	mov	r0, r3
 8005ebc:	3710      	adds	r7, #16
 8005ebe:	46bd      	mov	sp, r7
 8005ec0:	bd80      	pop	{r7, pc}
 8005ec2:	bf00      	nop
 8005ec4:	08013b10 	.word	0x08013b10
 8005ec8:	08005d09 	.word	0x08005d09

08005ecc <lfs_alloc_ack>:

static void lfs_alloc_ack(lfs_t *lfs) {
 8005ecc:	b480      	push	{r7}
 8005ece:	b083      	sub	sp, #12
 8005ed0:	af00      	add	r7, sp, #0
 8005ed2:	6078      	str	r0, [r7, #4]
    lfs->free.ack = lfs->cfg->block_count;
 8005ed4:	687b      	ldr	r3, [r7, #4]
 8005ed6:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 8005ed8:	6a1a      	ldr	r2, [r3, #32]
 8005eda:	687b      	ldr	r3, [r7, #4]
 8005edc:	661a      	str	r2, [r3, #96]	; 0x60
}
 8005ede:	bf00      	nop
 8005ee0:	370c      	adds	r7, #12
 8005ee2:	46bd      	mov	sp, r7
 8005ee4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005ee8:	4770      	bx	lr
	...

08005eec <lfs_dir_getslice>:


/// Metadata pair and directory operations ///
static lfs_stag_t lfs_dir_getslice(lfs_t *lfs, const lfs_mdir_t *dir,
        lfs_tag_t gmask, lfs_tag_t gtag,
        lfs_off_t goff, void *gbuffer, lfs_size_t gsize) {
 8005eec:	b590      	push	{r4, r7, lr}
 8005eee:	b08f      	sub	sp, #60	; 0x3c
 8005ef0:	af04      	add	r7, sp, #16
 8005ef2:	60f8      	str	r0, [r7, #12]
 8005ef4:	60b9      	str	r1, [r7, #8]
 8005ef6:	607a      	str	r2, [r7, #4]
 8005ef8:	603b      	str	r3, [r7, #0]
    lfs_off_t off = dir->off;
 8005efa:	68bb      	ldr	r3, [r7, #8]
 8005efc:	68db      	ldr	r3, [r3, #12]
 8005efe:	627b      	str	r3, [r7, #36]	; 0x24
    lfs_tag_t ntag = dir->etag;
 8005f00:	68bb      	ldr	r3, [r7, #8]
 8005f02:	691b      	ldr	r3, [r3, #16]
 8005f04:	613b      	str	r3, [r7, #16]
    lfs_stag_t gdiff = 0;
 8005f06:	2300      	movs	r3, #0
 8005f08:	623b      	str	r3, [r7, #32]

    if (lfs_gstate_hasmovehere(&lfs->gstate, dir->pair) &&
 8005f0a:	68fb      	ldr	r3, [r7, #12]
 8005f0c:	3330      	adds	r3, #48	; 0x30
 8005f0e:	68ba      	ldr	r2, [r7, #8]
 8005f10:	4611      	mov	r1, r2
 8005f12:	4618      	mov	r0, r3
 8005f14:	f7ff fdac 	bl	8005a70 <lfs_gstate_hasmovehere>
 8005f18:	4603      	mov	r3, r0
 8005f1a:	2b00      	cmp	r3, #0
 8005f1c:	f000 80b2 	beq.w	8006084 <lfs_dir_getslice+0x198>
            lfs_tag_id(gtag) <= lfs_tag_id(lfs->gstate.tag)) {
 8005f20:	6838      	ldr	r0, [r7, #0]
 8005f22:	f7ff fd0c 	bl	800593e <lfs_tag_id>
 8005f26:	4603      	mov	r3, r0
 8005f28:	461c      	mov	r4, r3
 8005f2a:	68fb      	ldr	r3, [r7, #12]
 8005f2c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005f2e:	4618      	mov	r0, r3
 8005f30:	f7ff fd05 	bl	800593e <lfs_tag_id>
 8005f34:	4603      	mov	r3, r0
    if (lfs_gstate_hasmovehere(&lfs->gstate, dir->pair) &&
 8005f36:	429c      	cmp	r4, r3
 8005f38:	f200 80a4 	bhi.w	8006084 <lfs_dir_getslice+0x198>
        // synthetic moves
        gdiff -= LFS_MKTAG(0, 1, 0);
 8005f3c:	6a3b      	ldr	r3, [r7, #32]
 8005f3e:	f5a3 6380 	sub.w	r3, r3, #1024	; 0x400
 8005f42:	623b      	str	r3, [r7, #32]
    }

    // iterate over dir block backwards (for faster lookups)
    while (off >= sizeof(lfs_tag_t) + lfs_tag_dsize(ntag)) {
 8005f44:	e09e      	b.n	8006084 <lfs_dir_getslice+0x198>
        off -= lfs_tag_dsize(ntag);
 8005f46:	693b      	ldr	r3, [r7, #16]
 8005f48:	4618      	mov	r0, r3
 8005f4a:	f7ff fd15 	bl	8005978 <lfs_tag_dsize>
 8005f4e:	4602      	mov	r2, r0
 8005f50:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005f52:	1a9b      	subs	r3, r3, r2
 8005f54:	627b      	str	r3, [r7, #36]	; 0x24
        lfs_tag_t tag = ntag;
 8005f56:	693b      	ldr	r3, [r7, #16]
 8005f58:	61fb      	str	r3, [r7, #28]
        int err = lfs_bd_read(lfs,
 8005f5a:	68f9      	ldr	r1, [r7, #12]
 8005f5c:	68bb      	ldr	r3, [r7, #8]
 8005f5e:	681b      	ldr	r3, [r3, #0]
 8005f60:	2204      	movs	r2, #4
 8005f62:	9203      	str	r2, [sp, #12]
 8005f64:	f107 0210 	add.w	r2, r7, #16
 8005f68:	9202      	str	r2, [sp, #8]
 8005f6a:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8005f6c:	9201      	str	r2, [sp, #4]
 8005f6e:	9300      	str	r3, [sp, #0]
 8005f70:	2304      	movs	r3, #4
 8005f72:	460a      	mov	r2, r1
 8005f74:	2100      	movs	r1, #0
 8005f76:	68f8      	ldr	r0, [r7, #12]
 8005f78:	f7ff f91e 	bl	80051b8 <lfs_bd_read>
 8005f7c:	61b8      	str	r0, [r7, #24]
                NULL, &lfs->rcache, sizeof(ntag),
                dir->pair[0], off, &ntag, sizeof(ntag));
        if (err) {
 8005f7e:	69bb      	ldr	r3, [r7, #24]
 8005f80:	2b00      	cmp	r3, #0
 8005f82:	d001      	beq.n	8005f88 <lfs_dir_getslice+0x9c>
            return err;
 8005f84:	69bb      	ldr	r3, [r7, #24]
 8005f86:	e089      	b.n	800609c <lfs_dir_getslice+0x1b0>
        }

        ntag = (lfs_frombe32(ntag) ^ tag) & 0x7fffffff;
 8005f88:	693b      	ldr	r3, [r7, #16]
 8005f8a:	4618      	mov	r0, r3
 8005f8c:	f7ff f8bf 	bl	800510e <lfs_frombe32>
 8005f90:	4602      	mov	r2, r0
 8005f92:	69fb      	ldr	r3, [r7, #28]
 8005f94:	4053      	eors	r3, r2
 8005f96:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 8005f9a:	613b      	str	r3, [r7, #16]

        if (lfs_tag_id(gmask) != 0 &&
 8005f9c:	6878      	ldr	r0, [r7, #4]
 8005f9e:	f7ff fcce 	bl	800593e <lfs_tag_id>
 8005fa2:	4603      	mov	r3, r0
 8005fa4:	2b00      	cmp	r3, #0
 8005fa6:	d02b      	beq.n	8006000 <lfs_dir_getslice+0x114>
                lfs_tag_type1(tag) == LFS_TYPE_SPLICE &&
 8005fa8:	69f8      	ldr	r0, [r7, #28]
 8005faa:	f7ff fc8e 	bl	80058ca <lfs_tag_type1>
 8005fae:	4603      	mov	r3, r0
        if (lfs_tag_id(gmask) != 0 &&
 8005fb0:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8005fb4:	d124      	bne.n	8006000 <lfs_dir_getslice+0x114>
                lfs_tag_id(tag) <= lfs_tag_id(gtag - gdiff)) {
 8005fb6:	69f8      	ldr	r0, [r7, #28]
 8005fb8:	f7ff fcc1 	bl	800593e <lfs_tag_id>
 8005fbc:	4603      	mov	r3, r0
 8005fbe:	461c      	mov	r4, r3
 8005fc0:	6a3b      	ldr	r3, [r7, #32]
 8005fc2:	683a      	ldr	r2, [r7, #0]
 8005fc4:	1ad3      	subs	r3, r2, r3
 8005fc6:	4618      	mov	r0, r3
 8005fc8:	f7ff fcb9 	bl	800593e <lfs_tag_id>
 8005fcc:	4603      	mov	r3, r0
                lfs_tag_type1(tag) == LFS_TYPE_SPLICE &&
 8005fce:	429c      	cmp	r4, r3
 8005fd0:	d816      	bhi.n	8006000 <lfs_dir_getslice+0x114>
            if (tag == (LFS_MKTAG(LFS_TYPE_CREATE, 0, 0) |
                    (LFS_MKTAG(0, 0x3ff, 0) & (gtag - gdiff)))) {
 8005fd2:	6a3b      	ldr	r3, [r7, #32]
 8005fd4:	683a      	ldr	r2, [r7, #0]
 8005fd6:	1ad2      	subs	r2, r2, r3
 8005fd8:	4b32      	ldr	r3, [pc, #200]	; (80060a4 <lfs_dir_getslice+0x1b8>)
 8005fda:	4013      	ands	r3, r2
            if (tag == (LFS_MKTAG(LFS_TYPE_CREATE, 0, 0) |
 8005fdc:	f043 4380 	orr.w	r3, r3, #1073741824	; 0x40000000
 8005fe0:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8005fe4:	69fa      	ldr	r2, [r7, #28]
 8005fe6:	429a      	cmp	r2, r3
 8005fe8:	d102      	bne.n	8005ff0 <lfs_dir_getslice+0x104>
                // found where we were created
                return LFS_ERR_NOENT;
 8005fea:	f06f 0301 	mvn.w	r3, #1
 8005fee:	e055      	b.n	800609c <lfs_dir_getslice+0x1b0>
            }

            // move around splices
            gdiff += LFS_MKTAG(0, lfs_tag_splice(tag), 0);
 8005ff0:	69f8      	ldr	r0, [r7, #28]
 8005ff2:	f7ff fc97 	bl	8005924 <lfs_tag_splice>
 8005ff6:	4603      	mov	r3, r0
 8005ff8:	029a      	lsls	r2, r3, #10
 8005ffa:	6a3b      	ldr	r3, [r7, #32]
 8005ffc:	4413      	add	r3, r2
 8005ffe:	623b      	str	r3, [r7, #32]
        }

        if ((gmask & tag) == (gmask & (gtag - gdiff))) {
 8006000:	6a3b      	ldr	r3, [r7, #32]
 8006002:	683a      	ldr	r2, [r7, #0]
 8006004:	1ad2      	subs	r2, r2, r3
 8006006:	69fb      	ldr	r3, [r7, #28]
 8006008:	405a      	eors	r2, r3
 800600a:	687b      	ldr	r3, [r7, #4]
 800600c:	4013      	ands	r3, r2
 800600e:	2b00      	cmp	r3, #0
 8006010:	d138      	bne.n	8006084 <lfs_dir_getslice+0x198>
            if (lfs_tag_isdelete(tag)) {
 8006012:	69f8      	ldr	r0, [r7, #28]
 8006014:	f7ff fc46 	bl	80058a4 <lfs_tag_isdelete>
 8006018:	4603      	mov	r3, r0
 800601a:	2b00      	cmp	r3, #0
 800601c:	d002      	beq.n	8006024 <lfs_dir_getslice+0x138>
                return LFS_ERR_NOENT;
 800601e:	f06f 0301 	mvn.w	r3, #1
 8006022:	e03b      	b.n	800609c <lfs_dir_getslice+0x1b0>
            }

            lfs_size_t diff = lfs_min(lfs_tag_size(tag), gsize);
 8006024:	69f8      	ldr	r0, [r7, #28]
 8006026:	f7ff fc9a 	bl	800595e <lfs_tag_size>
 800602a:	4603      	mov	r3, r0
 800602c:	6c39      	ldr	r1, [r7, #64]	; 0x40
 800602e:	4618      	mov	r0, r3
 8006030:	f7fe ffe6 	bl	8005000 <lfs_min>
 8006034:	6178      	str	r0, [r7, #20]
            err = lfs_bd_read(lfs,
 8006036:	68f8      	ldr	r0, [r7, #12]
 8006038:	68bb      	ldr	r3, [r7, #8]
 800603a:	681b      	ldr	r3, [r3, #0]
                    NULL, &lfs->rcache, diff,
                    dir->pair[0], off+sizeof(tag)+goff, gbuffer, diff);
 800603c:	6a79      	ldr	r1, [r7, #36]	; 0x24
 800603e:	6bba      	ldr	r2, [r7, #56]	; 0x38
 8006040:	440a      	add	r2, r1
            err = lfs_bd_read(lfs,
 8006042:	3204      	adds	r2, #4
 8006044:	6979      	ldr	r1, [r7, #20]
 8006046:	9103      	str	r1, [sp, #12]
 8006048:	6bf9      	ldr	r1, [r7, #60]	; 0x3c
 800604a:	9102      	str	r1, [sp, #8]
 800604c:	9201      	str	r2, [sp, #4]
 800604e:	9300      	str	r3, [sp, #0]
 8006050:	697b      	ldr	r3, [r7, #20]
 8006052:	4602      	mov	r2, r0
 8006054:	2100      	movs	r1, #0
 8006056:	68f8      	ldr	r0, [r7, #12]
 8006058:	f7ff f8ae 	bl	80051b8 <lfs_bd_read>
 800605c:	61b8      	str	r0, [r7, #24]
            if (err) {
 800605e:	69bb      	ldr	r3, [r7, #24]
 8006060:	2b00      	cmp	r3, #0
 8006062:	d001      	beq.n	8006068 <lfs_dir_getslice+0x17c>
                return err;
 8006064:	69bb      	ldr	r3, [r7, #24]
 8006066:	e019      	b.n	800609c <lfs_dir_getslice+0x1b0>
            }

            memset((uint8_t*)gbuffer + diff, 0, gsize - diff);
 8006068:	6bfa      	ldr	r2, [r7, #60]	; 0x3c
 800606a:	697b      	ldr	r3, [r7, #20]
 800606c:	18d0      	adds	r0, r2, r3
 800606e:	6c3a      	ldr	r2, [r7, #64]	; 0x40
 8006070:	697b      	ldr	r3, [r7, #20]
 8006072:	1ad3      	subs	r3, r2, r3
 8006074:	461a      	mov	r2, r3
 8006076:	2100      	movs	r1, #0
 8006078:	f00b fe4e 	bl	8011d18 <memset>

            return tag + gdiff;
 800607c:	6a3a      	ldr	r2, [r7, #32]
 800607e:	69fb      	ldr	r3, [r7, #28]
 8006080:	4413      	add	r3, r2
 8006082:	e00b      	b.n	800609c <lfs_dir_getslice+0x1b0>
    while (off >= sizeof(lfs_tag_t) + lfs_tag_dsize(ntag)) {
 8006084:	693b      	ldr	r3, [r7, #16]
 8006086:	4618      	mov	r0, r3
 8006088:	f7ff fc76 	bl	8005978 <lfs_tag_dsize>
 800608c:	4603      	mov	r3, r0
 800608e:	3304      	adds	r3, #4
 8006090:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8006092:	429a      	cmp	r2, r3
 8006094:	f4bf af57 	bcs.w	8005f46 <lfs_dir_getslice+0x5a>
        }
    }

    return LFS_ERR_NOENT;
 8006098:	f06f 0301 	mvn.w	r3, #1
}
 800609c:	4618      	mov	r0, r3
 800609e:	372c      	adds	r7, #44	; 0x2c
 80060a0:	46bd      	mov	sp, r7
 80060a2:	bd90      	pop	{r4, r7, pc}
 80060a4:	000ffc00 	.word	0x000ffc00

080060a8 <lfs_dir_get>:

static lfs_stag_t lfs_dir_get(lfs_t *lfs, const lfs_mdir_t *dir,
        lfs_tag_t gmask, lfs_tag_t gtag, void *buffer) {
 80060a8:	b580      	push	{r7, lr}
 80060aa:	b088      	sub	sp, #32
 80060ac:	af04      	add	r7, sp, #16
 80060ae:	60f8      	str	r0, [r7, #12]
 80060b0:	60b9      	str	r1, [r7, #8]
 80060b2:	607a      	str	r2, [r7, #4]
 80060b4:	603b      	str	r3, [r7, #0]
    return lfs_dir_getslice(lfs, dir,
 80060b6:	6838      	ldr	r0, [r7, #0]
 80060b8:	f7ff fc51 	bl	800595e <lfs_tag_size>
 80060bc:	4603      	mov	r3, r0
 80060be:	9302      	str	r3, [sp, #8]
 80060c0:	69bb      	ldr	r3, [r7, #24]
 80060c2:	9301      	str	r3, [sp, #4]
 80060c4:	2300      	movs	r3, #0
 80060c6:	9300      	str	r3, [sp, #0]
 80060c8:	683b      	ldr	r3, [r7, #0]
 80060ca:	687a      	ldr	r2, [r7, #4]
 80060cc:	68b9      	ldr	r1, [r7, #8]
 80060ce:	68f8      	ldr	r0, [r7, #12]
 80060d0:	f7ff ff0c 	bl	8005eec <lfs_dir_getslice>
 80060d4:	4603      	mov	r3, r0
            gmask, gtag,
            0, buffer, lfs_tag_size(gtag));
}
 80060d6:	4618      	mov	r0, r3
 80060d8:	3710      	adds	r7, #16
 80060da:	46bd      	mov	sp, r7
 80060dc:	bd80      	pop	{r7, pc}

080060de <lfs_dir_getread>:

static int lfs_dir_getread(lfs_t *lfs, const lfs_mdir_t *dir,
        const lfs_cache_t *pcache, lfs_cache_t *rcache, lfs_size_t hint,
        lfs_tag_t gmask, lfs_tag_t gtag,
        lfs_off_t off, void *buffer, lfs_size_t size) {
 80060de:	b580      	push	{r7, lr}
 80060e0:	b08c      	sub	sp, #48	; 0x30
 80060e2:	af04      	add	r7, sp, #16
 80060e4:	60f8      	str	r0, [r7, #12]
 80060e6:	60b9      	str	r1, [r7, #8]
 80060e8:	607a      	str	r2, [r7, #4]
 80060ea:	603b      	str	r3, [r7, #0]
    uint8_t *data = buffer;
 80060ec:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80060ee:	61fb      	str	r3, [r7, #28]
    if (off+size > lfs->cfg->block_size) {
 80060f0:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 80060f2:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80060f4:	441a      	add	r2, r3
 80060f6:	68fb      	ldr	r3, [r7, #12]
 80060f8:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 80060fa:	69db      	ldr	r3, [r3, #28]
 80060fc:	429a      	cmp	r2, r3
 80060fe:	f240 80c0 	bls.w	8006282 <lfs_dir_getread+0x1a4>
        return LFS_ERR_CORRUPT;
 8006102:	f06f 0353 	mvn.w	r3, #83	; 0x53
 8006106:	e0c1      	b.n	800628c <lfs_dir_getread+0x1ae>
    }

    while (size > 0) {
        lfs_size_t diff = size;
 8006108:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800610a:	61bb      	str	r3, [r7, #24]

        if (pcache && pcache->block == LFS_BLOCK_INLINE &&
 800610c:	687b      	ldr	r3, [r7, #4]
 800610e:	2b00      	cmp	r3, #0
 8006110:	d03f      	beq.n	8006192 <lfs_dir_getread+0xb4>
 8006112:	687b      	ldr	r3, [r7, #4]
 8006114:	681b      	ldr	r3, [r3, #0]
 8006116:	f113 0f02 	cmn.w	r3, #2
 800611a:	d13a      	bne.n	8006192 <lfs_dir_getread+0xb4>
                off < pcache->off + pcache->size) {
 800611c:	687b      	ldr	r3, [r7, #4]
 800611e:	685a      	ldr	r2, [r3, #4]
 8006120:	687b      	ldr	r3, [r7, #4]
 8006122:	689b      	ldr	r3, [r3, #8]
 8006124:	4413      	add	r3, r2
        if (pcache && pcache->block == LFS_BLOCK_INLINE &&
 8006126:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8006128:	429a      	cmp	r2, r3
 800612a:	d232      	bcs.n	8006192 <lfs_dir_getread+0xb4>
            if (off >= pcache->off) {
 800612c:	687b      	ldr	r3, [r7, #4]
 800612e:	685b      	ldr	r3, [r3, #4]
 8006130:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8006132:	429a      	cmp	r2, r3
 8006134:	d324      	bcc.n	8006180 <lfs_dir_getread+0xa2>
                // is already in pcache?
                diff = lfs_min(diff, pcache->size - (off-pcache->off));
 8006136:	687b      	ldr	r3, [r7, #4]
 8006138:	689a      	ldr	r2, [r3, #8]
 800613a:	687b      	ldr	r3, [r7, #4]
 800613c:	6859      	ldr	r1, [r3, #4]
 800613e:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8006140:	1acb      	subs	r3, r1, r3
 8006142:	4413      	add	r3, r2
 8006144:	4619      	mov	r1, r3
 8006146:	69b8      	ldr	r0, [r7, #24]
 8006148:	f7fe ff5a 	bl	8005000 <lfs_min>
 800614c:	61b8      	str	r0, [r7, #24]
                memcpy(data, &pcache->buffer[off-pcache->off], diff);
 800614e:	687b      	ldr	r3, [r7, #4]
 8006150:	68da      	ldr	r2, [r3, #12]
 8006152:	687b      	ldr	r3, [r7, #4]
 8006154:	685b      	ldr	r3, [r3, #4]
 8006156:	6b79      	ldr	r1, [r7, #52]	; 0x34
 8006158:	1acb      	subs	r3, r1, r3
 800615a:	4413      	add	r3, r2
 800615c:	69ba      	ldr	r2, [r7, #24]
 800615e:	4619      	mov	r1, r3
 8006160:	69f8      	ldr	r0, [r7, #28]
 8006162:	f00b fdcb 	bl	8011cfc <memcpy>

                data += diff;
 8006166:	69fa      	ldr	r2, [r7, #28]
 8006168:	69bb      	ldr	r3, [r7, #24]
 800616a:	4413      	add	r3, r2
 800616c:	61fb      	str	r3, [r7, #28]
                off += diff;
 800616e:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8006170:	69bb      	ldr	r3, [r7, #24]
 8006172:	4413      	add	r3, r2
 8006174:	637b      	str	r3, [r7, #52]	; 0x34
                size -= diff;
 8006176:	6bfa      	ldr	r2, [r7, #60]	; 0x3c
 8006178:	69bb      	ldr	r3, [r7, #24]
 800617a:	1ad3      	subs	r3, r2, r3
 800617c:	63fb      	str	r3, [r7, #60]	; 0x3c
                continue;
 800617e:	e080      	b.n	8006282 <lfs_dir_getread+0x1a4>
            }

            // pcache takes priority
            diff = lfs_min(diff, pcache->off-off);
 8006180:	687b      	ldr	r3, [r7, #4]
 8006182:	685a      	ldr	r2, [r3, #4]
 8006184:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8006186:	1ad3      	subs	r3, r2, r3
 8006188:	4619      	mov	r1, r3
 800618a:	69b8      	ldr	r0, [r7, #24]
 800618c:	f7fe ff38 	bl	8005000 <lfs_min>
 8006190:	61b8      	str	r0, [r7, #24]
        }

        if (rcache->block == LFS_BLOCK_INLINE &&
 8006192:	683b      	ldr	r3, [r7, #0]
 8006194:	681b      	ldr	r3, [r3, #0]
 8006196:	f113 0f02 	cmn.w	r3, #2
 800619a:	d13a      	bne.n	8006212 <lfs_dir_getread+0x134>
                off < rcache->off + rcache->size) {
 800619c:	683b      	ldr	r3, [r7, #0]
 800619e:	685a      	ldr	r2, [r3, #4]
 80061a0:	683b      	ldr	r3, [r7, #0]
 80061a2:	689b      	ldr	r3, [r3, #8]
 80061a4:	4413      	add	r3, r2
        if (rcache->block == LFS_BLOCK_INLINE &&
 80061a6:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 80061a8:	429a      	cmp	r2, r3
 80061aa:	d232      	bcs.n	8006212 <lfs_dir_getread+0x134>
            if (off >= rcache->off) {
 80061ac:	683b      	ldr	r3, [r7, #0]
 80061ae:	685b      	ldr	r3, [r3, #4]
 80061b0:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 80061b2:	429a      	cmp	r2, r3
 80061b4:	d324      	bcc.n	8006200 <lfs_dir_getread+0x122>
                // is already in rcache?
                diff = lfs_min(diff, rcache->size - (off-rcache->off));
 80061b6:	683b      	ldr	r3, [r7, #0]
 80061b8:	689a      	ldr	r2, [r3, #8]
 80061ba:	683b      	ldr	r3, [r7, #0]
 80061bc:	6859      	ldr	r1, [r3, #4]
 80061be:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80061c0:	1acb      	subs	r3, r1, r3
 80061c2:	4413      	add	r3, r2
 80061c4:	4619      	mov	r1, r3
 80061c6:	69b8      	ldr	r0, [r7, #24]
 80061c8:	f7fe ff1a 	bl	8005000 <lfs_min>
 80061cc:	61b8      	str	r0, [r7, #24]
                memcpy(data, &rcache->buffer[off-rcache->off], diff);
 80061ce:	683b      	ldr	r3, [r7, #0]
 80061d0:	68da      	ldr	r2, [r3, #12]
 80061d2:	683b      	ldr	r3, [r7, #0]
 80061d4:	685b      	ldr	r3, [r3, #4]
 80061d6:	6b79      	ldr	r1, [r7, #52]	; 0x34
 80061d8:	1acb      	subs	r3, r1, r3
 80061da:	4413      	add	r3, r2
 80061dc:	69ba      	ldr	r2, [r7, #24]
 80061de:	4619      	mov	r1, r3
 80061e0:	69f8      	ldr	r0, [r7, #28]
 80061e2:	f00b fd8b 	bl	8011cfc <memcpy>

                data += diff;
 80061e6:	69fa      	ldr	r2, [r7, #28]
 80061e8:	69bb      	ldr	r3, [r7, #24]
 80061ea:	4413      	add	r3, r2
 80061ec:	61fb      	str	r3, [r7, #28]
                off += diff;
 80061ee:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 80061f0:	69bb      	ldr	r3, [r7, #24]
 80061f2:	4413      	add	r3, r2
 80061f4:	637b      	str	r3, [r7, #52]	; 0x34
                size -= diff;
 80061f6:	6bfa      	ldr	r2, [r7, #60]	; 0x3c
 80061f8:	69bb      	ldr	r3, [r7, #24]
 80061fa:	1ad3      	subs	r3, r2, r3
 80061fc:	63fb      	str	r3, [r7, #60]	; 0x3c
                continue;
 80061fe:	e040      	b.n	8006282 <lfs_dir_getread+0x1a4>
            }

            // rcache takes priority
            diff = lfs_min(diff, rcache->off-off);
 8006200:	683b      	ldr	r3, [r7, #0]
 8006202:	685a      	ldr	r2, [r3, #4]
 8006204:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8006206:	1ad3      	subs	r3, r2, r3
 8006208:	4619      	mov	r1, r3
 800620a:	69b8      	ldr	r0, [r7, #24]
 800620c:	f7fe fef8 	bl	8005000 <lfs_min>
 8006210:	61b8      	str	r0, [r7, #24]
        }

        // load to cache, first condition can no longer fail
        rcache->block = LFS_BLOCK_INLINE;
 8006212:	683b      	ldr	r3, [r7, #0]
 8006214:	f06f 0201 	mvn.w	r2, #1
 8006218:	601a      	str	r2, [r3, #0]
        rcache->off = lfs_aligndown(off, lfs->cfg->read_size);
 800621a:	68fb      	ldr	r3, [r7, #12]
 800621c:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 800621e:	695b      	ldr	r3, [r3, #20]
 8006220:	4619      	mov	r1, r3
 8006222:	6b78      	ldr	r0, [r7, #52]	; 0x34
 8006224:	f7fe fefc 	bl	8005020 <lfs_aligndown>
 8006228:	4602      	mov	r2, r0
 800622a:	683b      	ldr	r3, [r7, #0]
 800622c:	605a      	str	r2, [r3, #4]
        rcache->size = lfs_min(lfs_alignup(off+hint, lfs->cfg->read_size),
 800622e:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8006230:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8006232:	441a      	add	r2, r3
 8006234:	68fb      	ldr	r3, [r7, #12]
 8006236:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 8006238:	695b      	ldr	r3, [r3, #20]
 800623a:	4619      	mov	r1, r3
 800623c:	4610      	mov	r0, r2
 800623e:	f7fe ff04 	bl	800504a <lfs_alignup>
 8006242:	4602      	mov	r2, r0
                lfs->cfg->cache_size);
 8006244:	68fb      	ldr	r3, [r7, #12]
 8006246:	6e9b      	ldr	r3, [r3, #104]	; 0x68
        rcache->size = lfs_min(lfs_alignup(off+hint, lfs->cfg->read_size),
 8006248:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800624a:	4619      	mov	r1, r3
 800624c:	4610      	mov	r0, r2
 800624e:	f7fe fed7 	bl	8005000 <lfs_min>
 8006252:	4602      	mov	r2, r0
 8006254:	683b      	ldr	r3, [r7, #0]
 8006256:	609a      	str	r2, [r3, #8]
        int err = lfs_dir_getslice(lfs, dir, gmask, gtag,
 8006258:	683b      	ldr	r3, [r7, #0]
 800625a:	685b      	ldr	r3, [r3, #4]
                rcache->off, rcache->buffer, rcache->size);
 800625c:	683a      	ldr	r2, [r7, #0]
 800625e:	68d2      	ldr	r2, [r2, #12]
        int err = lfs_dir_getslice(lfs, dir, gmask, gtag,
 8006260:	6839      	ldr	r1, [r7, #0]
 8006262:	6889      	ldr	r1, [r1, #8]
 8006264:	9102      	str	r1, [sp, #8]
 8006266:	9201      	str	r2, [sp, #4]
 8006268:	9300      	str	r3, [sp, #0]
 800626a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800626c:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 800626e:	68b9      	ldr	r1, [r7, #8]
 8006270:	68f8      	ldr	r0, [r7, #12]
 8006272:	f7ff fe3b 	bl	8005eec <lfs_dir_getslice>
 8006276:	6178      	str	r0, [r7, #20]
        if (err < 0) {
 8006278:	697b      	ldr	r3, [r7, #20]
 800627a:	2b00      	cmp	r3, #0
 800627c:	da01      	bge.n	8006282 <lfs_dir_getread+0x1a4>
            return err;
 800627e:	697b      	ldr	r3, [r7, #20]
 8006280:	e004      	b.n	800628c <lfs_dir_getread+0x1ae>
    while (size > 0) {
 8006282:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8006284:	2b00      	cmp	r3, #0
 8006286:	f47f af3f 	bne.w	8006108 <lfs_dir_getread+0x2a>
        }
    }

    return 0;
 800628a:	2300      	movs	r3, #0
}
 800628c:	4618      	mov	r0, r3
 800628e:	3720      	adds	r7, #32
 8006290:	46bd      	mov	sp, r7
 8006292:	bd80      	pop	{r7, pc}

08006294 <lfs_dir_traverse_filter>:

static int lfs_dir_traverse_filter(void *p,
        lfs_tag_t tag, const void *buffer) {
 8006294:	b590      	push	{r4, r7, lr}
 8006296:	b087      	sub	sp, #28
 8006298:	af00      	add	r7, sp, #0
 800629a:	60f8      	str	r0, [r7, #12]
 800629c:	60b9      	str	r1, [r7, #8]
 800629e:	607a      	str	r2, [r7, #4]
    lfs_tag_t *filtertag = p;
 80062a0:	68fb      	ldr	r3, [r7, #12]
 80062a2:	617b      	str	r3, [r7, #20]
    (void)buffer;

    // which mask depends on unique bit in tag structure
    uint32_t mask = (tag & LFS_MKTAG(0x100, 0, 0))
 80062a4:	68bb      	ldr	r3, [r7, #8]
 80062a6:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
            ? LFS_MKTAG(0x7ff, 0x3ff, 0)
            : LFS_MKTAG(0x700, 0x3ff, 0);
 80062aa:	2b00      	cmp	r3, #0
 80062ac:	d001      	beq.n	80062b2 <lfs_dir_traverse_filter+0x1e>
 80062ae:	4b23      	ldr	r3, [pc, #140]	; (800633c <lfs_dir_traverse_filter+0xa8>)
 80062b0:	e000      	b.n	80062b4 <lfs_dir_traverse_filter+0x20>
 80062b2:	4b23      	ldr	r3, [pc, #140]	; (8006340 <lfs_dir_traverse_filter+0xac>)
    uint32_t mask = (tag & LFS_MKTAG(0x100, 0, 0))
 80062b4:	613b      	str	r3, [r7, #16]

    // check for redundancy
    if ((mask & tag) == (mask & *filtertag) ||
 80062b6:	697b      	ldr	r3, [r7, #20]
 80062b8:	681a      	ldr	r2, [r3, #0]
 80062ba:	68bb      	ldr	r3, [r7, #8]
 80062bc:	405a      	eors	r2, r3
 80062be:	693b      	ldr	r3, [r7, #16]
 80062c0:	4013      	ands	r3, r2
 80062c2:	2b00      	cmp	r3, #0
 80062c4:	d014      	beq.n	80062f0 <lfs_dir_traverse_filter+0x5c>
            lfs_tag_isdelete(*filtertag) ||
 80062c6:	697b      	ldr	r3, [r7, #20]
 80062c8:	681b      	ldr	r3, [r3, #0]
 80062ca:	4618      	mov	r0, r3
 80062cc:	f7ff faea 	bl	80058a4 <lfs_tag_isdelete>
 80062d0:	4603      	mov	r3, r0
    if ((mask & tag) == (mask & *filtertag) ||
 80062d2:	2b00      	cmp	r3, #0
 80062d4:	d10c      	bne.n	80062f0 <lfs_dir_traverse_filter+0x5c>
            (LFS_MKTAG(0x7ff, 0x3ff, 0) & tag) == (
 80062d6:	68bb      	ldr	r3, [r7, #8]
 80062d8:	4a18      	ldr	r2, [pc, #96]	; (800633c <lfs_dir_traverse_filter+0xa8>)
 80062da:	401a      	ands	r2, r3
                LFS_MKTAG(LFS_TYPE_DELETE, 0, 0) |
                    (LFS_MKTAG(0, 0x3ff, 0) & *filtertag))) {
 80062dc:	697b      	ldr	r3, [r7, #20]
 80062de:	6819      	ldr	r1, [r3, #0]
 80062e0:	4b18      	ldr	r3, [pc, #96]	; (8006344 <lfs_dir_traverse_filter+0xb0>)
 80062e2:	400b      	ands	r3, r1
                LFS_MKTAG(LFS_TYPE_DELETE, 0, 0) |
 80062e4:	f043 439f 	orr.w	r3, r3, #1333788672	; 0x4f800000
 80062e8:	f443 03e0 	orr.w	r3, r3, #7340032	; 0x700000
            lfs_tag_isdelete(*filtertag) ||
 80062ec:	429a      	cmp	r2, r3
 80062ee:	d101      	bne.n	80062f4 <lfs_dir_traverse_filter+0x60>
        return true;
 80062f0:	2301      	movs	r3, #1
 80062f2:	e01e      	b.n	8006332 <lfs_dir_traverse_filter+0x9e>
    }

    // check if we need to adjust for created/deleted tags
    if (lfs_tag_type1(tag) == LFS_TYPE_SPLICE &&
 80062f4:	68b8      	ldr	r0, [r7, #8]
 80062f6:	f7ff fae8 	bl	80058ca <lfs_tag_type1>
 80062fa:	4603      	mov	r3, r0
 80062fc:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8006300:	d116      	bne.n	8006330 <lfs_dir_traverse_filter+0x9c>
            lfs_tag_id(tag) <= lfs_tag_id(*filtertag)) {
 8006302:	68b8      	ldr	r0, [r7, #8]
 8006304:	f7ff fb1b 	bl	800593e <lfs_tag_id>
 8006308:	4603      	mov	r3, r0
 800630a:	461c      	mov	r4, r3
 800630c:	697b      	ldr	r3, [r7, #20]
 800630e:	681b      	ldr	r3, [r3, #0]
 8006310:	4618      	mov	r0, r3
 8006312:	f7ff fb14 	bl	800593e <lfs_tag_id>
 8006316:	4603      	mov	r3, r0
    if (lfs_tag_type1(tag) == LFS_TYPE_SPLICE &&
 8006318:	429c      	cmp	r4, r3
 800631a:	d809      	bhi.n	8006330 <lfs_dir_traverse_filter+0x9c>
        *filtertag += LFS_MKTAG(0, lfs_tag_splice(tag), 0);
 800631c:	68b8      	ldr	r0, [r7, #8]
 800631e:	f7ff fb01 	bl	8005924 <lfs_tag_splice>
 8006322:	4603      	mov	r3, r0
 8006324:	029a      	lsls	r2, r3, #10
 8006326:	697b      	ldr	r3, [r7, #20]
 8006328:	681b      	ldr	r3, [r3, #0]
 800632a:	441a      	add	r2, r3
 800632c:	697b      	ldr	r3, [r7, #20]
 800632e:	601a      	str	r2, [r3, #0]
    }

    return false;
 8006330:	2300      	movs	r3, #0
}
 8006332:	4618      	mov	r0, r3
 8006334:	371c      	adds	r7, #28
 8006336:	46bd      	mov	sp, r7
 8006338:	bd90      	pop	{r4, r7, pc}
 800633a:	bf00      	nop
 800633c:	7ffffc00 	.word	0x7ffffc00
 8006340:	700ffc00 	.word	0x700ffc00
 8006344:	000ffc00 	.word	0x000ffc00

08006348 <lfs_dir_traverse>:
static int lfs_dir_traverse(lfs_t *lfs,
        const lfs_mdir_t *dir, lfs_off_t off, lfs_tag_t ptag,
        const struct lfs_mattr *attrs, int attrcount, bool hasseenmove,
        lfs_tag_t tmask, lfs_tag_t ttag,
        uint16_t begin, uint16_t end, int16_t diff,
        int (*cb)(void *data, lfs_tag_t tag, const void *buffer), void *data) {
 8006348:	b590      	push	{r4, r7, lr}
 800634a:	b09d      	sub	sp, #116	; 0x74
 800634c:	af0a      	add	r7, sp, #40	; 0x28
 800634e:	60f8      	str	r0, [r7, #12]
 8006350:	60b9      	str	r1, [r7, #8]
 8006352:	607a      	str	r2, [r7, #4]
 8006354:	603b      	str	r3, [r7, #0]
    // iterate over directory and attrs
    while (true) {
        lfs_tag_t tag;
        const void *buffer;
        struct lfs_diskoff disk;
        if (off+lfs_tag_dsize(ptag) < dir->off) {
 8006356:	6838      	ldr	r0, [r7, #0]
 8006358:	f7ff fb0e 	bl	8005978 <lfs_tag_dsize>
 800635c:	4602      	mov	r2, r0
 800635e:	687b      	ldr	r3, [r7, #4]
 8006360:	441a      	add	r2, r3
 8006362:	68bb      	ldr	r3, [r7, #8]
 8006364:	68db      	ldr	r3, [r3, #12]
 8006366:	429a      	cmp	r2, r3
 8006368:	d233      	bcs.n	80063d2 <lfs_dir_traverse+0x8a>
            off += lfs_tag_dsize(ptag);
 800636a:	6838      	ldr	r0, [r7, #0]
 800636c:	f7ff fb04 	bl	8005978 <lfs_tag_dsize>
 8006370:	4602      	mov	r2, r0
 8006372:	687b      	ldr	r3, [r7, #4]
 8006374:	4413      	add	r3, r2
 8006376:	607b      	str	r3, [r7, #4]
            int err = lfs_bd_read(lfs,
 8006378:	68f9      	ldr	r1, [r7, #12]
 800637a:	68bb      	ldr	r3, [r7, #8]
 800637c:	681b      	ldr	r3, [r3, #0]
 800637e:	2204      	movs	r2, #4
 8006380:	9203      	str	r2, [sp, #12]
 8006382:	f107 021c 	add.w	r2, r7, #28
 8006386:	9202      	str	r2, [sp, #8]
 8006388:	687a      	ldr	r2, [r7, #4]
 800638a:	9201      	str	r2, [sp, #4]
 800638c:	9300      	str	r3, [sp, #0]
 800638e:	2304      	movs	r3, #4
 8006390:	460a      	mov	r2, r1
 8006392:	2100      	movs	r1, #0
 8006394:	68f8      	ldr	r0, [r7, #12]
 8006396:	f7fe ff0f 	bl	80051b8 <lfs_bd_read>
 800639a:	63f8      	str	r0, [r7, #60]	; 0x3c
                    NULL, &lfs->rcache, sizeof(tag),
                    dir->pair[0], off, &tag, sizeof(tag));
            if (err) {
 800639c:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800639e:	2b00      	cmp	r3, #0
 80063a0:	d001      	beq.n	80063a6 <lfs_dir_traverse+0x5e>
                return err;
 80063a2:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80063a4:	e13f      	b.n	8006626 <lfs_dir_traverse+0x2de>
            }

            tag = (lfs_frombe32(tag) ^ ptag) | 0x80000000;
 80063a6:	69fb      	ldr	r3, [r7, #28]
 80063a8:	4618      	mov	r0, r3
 80063aa:	f7fe feb0 	bl	800510e <lfs_frombe32>
 80063ae:	4602      	mov	r2, r0
 80063b0:	683b      	ldr	r3, [r7, #0]
 80063b2:	4053      	eors	r3, r2
 80063b4:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 80063b8:	61fb      	str	r3, [r7, #28]
            disk.block = dir->pair[0];
 80063ba:	68bb      	ldr	r3, [r7, #8]
 80063bc:	681b      	ldr	r3, [r3, #0]
 80063be:	617b      	str	r3, [r7, #20]
            disk.off = off+sizeof(lfs_tag_t);
 80063c0:	687b      	ldr	r3, [r7, #4]
 80063c2:	3304      	adds	r3, #4
 80063c4:	61bb      	str	r3, [r7, #24]
            buffer = &disk;
 80063c6:	f107 0314 	add.w	r3, r7, #20
 80063ca:	647b      	str	r3, [r7, #68]	; 0x44
            ptag = tag;
 80063cc:	69fb      	ldr	r3, [r7, #28]
 80063ce:	603b      	str	r3, [r7, #0]
 80063d0:	e02d      	b.n	800642e <lfs_dir_traverse+0xe6>
        } else if (attrcount > 0) {
 80063d2:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 80063d4:	2b00      	cmp	r3, #0
 80063d6:	dd0c      	ble.n	80063f2 <lfs_dir_traverse+0xaa>
            tag = attrs[0].tag;
 80063d8:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 80063da:	681b      	ldr	r3, [r3, #0]
 80063dc:	61fb      	str	r3, [r7, #28]
            buffer = attrs[0].buffer;
 80063de:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 80063e0:	685b      	ldr	r3, [r3, #4]
 80063e2:	647b      	str	r3, [r7, #68]	; 0x44
            attrs += 1;
 80063e4:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 80063e6:	3308      	adds	r3, #8
 80063e8:	65bb      	str	r3, [r7, #88]	; 0x58
            attrcount -= 1;
 80063ea:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 80063ec:	3b01      	subs	r3, #1
 80063ee:	65fb      	str	r3, [r7, #92]	; 0x5c
 80063f0:	e01d      	b.n	800642e <lfs_dir_traverse+0xe6>
        } else if (!hasseenmove &&
 80063f2:	f897 3060 	ldrb.w	r3, [r7, #96]	; 0x60
 80063f6:	f083 0301 	eor.w	r3, r3, #1
 80063fa:	b2db      	uxtb	r3, r3
 80063fc:	2b00      	cmp	r3, #0
 80063fe:	d014      	beq.n	800642a <lfs_dir_traverse+0xe2>
                lfs_gstate_hasmovehere(&lfs->gpending, dir->pair)) {
 8006400:	68fb      	ldr	r3, [r7, #12]
 8006402:	333c      	adds	r3, #60	; 0x3c
 8006404:	68ba      	ldr	r2, [r7, #8]
 8006406:	4611      	mov	r1, r2
 8006408:	4618      	mov	r0, r3
 800640a:	f7ff fb31 	bl	8005a70 <lfs_gstate_hasmovehere>
 800640e:	4603      	mov	r3, r0
        } else if (!hasseenmove &&
 8006410:	2b00      	cmp	r3, #0
 8006412:	d00a      	beq.n	800642a <lfs_dir_traverse+0xe2>
            // Wait, we have pending move? Handle this here (we need to
            // or else we risk letting moves fall out of date)
            tag = lfs->gpending.tag & LFS_MKTAG(0x7ff, 0x3ff, 0);
 8006414:	68fb      	ldr	r3, [r7, #12]
 8006416:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8006418:	4b85      	ldr	r3, [pc, #532]	; (8006630 <lfs_dir_traverse+0x2e8>)
 800641a:	4013      	ands	r3, r2
 800641c:	61fb      	str	r3, [r7, #28]
            buffer = NULL;
 800641e:	2300      	movs	r3, #0
 8006420:	647b      	str	r3, [r7, #68]	; 0x44
            hasseenmove = true;
 8006422:	2301      	movs	r3, #1
 8006424:	f887 3060 	strb.w	r3, [r7, #96]	; 0x60
 8006428:	e001      	b.n	800642e <lfs_dir_traverse+0xe6>
        } else {
            return 0;
 800642a:	2300      	movs	r3, #0
 800642c:	e0fb      	b.n	8006626 <lfs_dir_traverse+0x2de>
        }

        lfs_tag_t mask = LFS_MKTAG(0x7ff, 0, 0);
 800642e:	4b81      	ldr	r3, [pc, #516]	; (8006634 <lfs_dir_traverse+0x2ec>)
 8006430:	63bb      	str	r3, [r7, #56]	; 0x38
        if ((mask & tmask & tag) != (mask & tmask & ttag)) {
 8006432:	69fa      	ldr	r2, [r7, #28]
 8006434:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 8006436:	405a      	eors	r2, r3
 8006438:	6bb9      	ldr	r1, [r7, #56]	; 0x38
 800643a:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 800643c:	400b      	ands	r3, r1
 800643e:	4013      	ands	r3, r2
 8006440:	2b00      	cmp	r3, #0
 8006442:	f040 80ea 	bne.w	800661a <lfs_dir_traverse+0x2d2>
            continue;
        }

        // do we need to filter? inlining the filtering logic here allows
        // for some minor optimizations
        if (lfs_tag_id(tmask) != 0) {
 8006446:	6e78      	ldr	r0, [r7, #100]	; 0x64
 8006448:	f7ff fa79 	bl	800593e <lfs_tag_id>
 800644c:	4603      	mov	r3, r0
 800644e:	2b00      	cmp	r3, #0
 8006450:	d03b      	beq.n	80064ca <lfs_dir_traverse+0x182>
            // scan for duplicates and update tag based on creates/deletes
            int filter = lfs_dir_traverse(lfs,
 8006452:	f107 031c 	add.w	r3, r7, #28
 8006456:	9309      	str	r3, [sp, #36]	; 0x24
 8006458:	4b77      	ldr	r3, [pc, #476]	; (8006638 <lfs_dir_traverse+0x2f0>)
 800645a:	9308      	str	r3, [sp, #32]
 800645c:	2300      	movs	r3, #0
 800645e:	9307      	str	r3, [sp, #28]
 8006460:	2300      	movs	r3, #0
 8006462:	9306      	str	r3, [sp, #24]
 8006464:	2300      	movs	r3, #0
 8006466:	9305      	str	r3, [sp, #20]
 8006468:	2300      	movs	r3, #0
 800646a:	9304      	str	r3, [sp, #16]
 800646c:	2300      	movs	r3, #0
 800646e:	9303      	str	r3, [sp, #12]
 8006470:	f897 3060 	ldrb.w	r3, [r7, #96]	; 0x60
 8006474:	9302      	str	r3, [sp, #8]
 8006476:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8006478:	9301      	str	r3, [sp, #4]
 800647a:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 800647c:	9300      	str	r3, [sp, #0]
 800647e:	683b      	ldr	r3, [r7, #0]
 8006480:	687a      	ldr	r2, [r7, #4]
 8006482:	68b9      	ldr	r1, [r7, #8]
 8006484:	68f8      	ldr	r0, [r7, #12]
 8006486:	f7ff ff5f 	bl	8006348 <lfs_dir_traverse>
 800648a:	6378      	str	r0, [r7, #52]	; 0x34
                    dir, off, ptag, attrs, attrcount, hasseenmove,
                    0, 0, 0, 0, 0,
                    lfs_dir_traverse_filter, &tag);
            if (filter < 0) {
 800648c:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800648e:	2b00      	cmp	r3, #0
 8006490:	da01      	bge.n	8006496 <lfs_dir_traverse+0x14e>
                return filter;
 8006492:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8006494:	e0c7      	b.n	8006626 <lfs_dir_traverse+0x2de>
            }

            if (filter) {
 8006496:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8006498:	2b00      	cmp	r3, #0
 800649a:	f040 80c0 	bne.w	800661e <lfs_dir_traverse+0x2d6>
                continue;
            }

            // in filter range?
            if (!(lfs_tag_id(tag) >= begin && lfs_tag_id(tag) < end)) {
 800649e:	69fb      	ldr	r3, [r7, #28]
 80064a0:	4618      	mov	r0, r3
 80064a2:	f7ff fa4c 	bl	800593e <lfs_tag_id>
 80064a6:	4603      	mov	r3, r0
 80064a8:	461a      	mov	r2, r3
 80064aa:	f8b7 306c 	ldrh.w	r3, [r7, #108]	; 0x6c
 80064ae:	4293      	cmp	r3, r2
 80064b0:	f200 80b7 	bhi.w	8006622 <lfs_dir_traverse+0x2da>
 80064b4:	69fb      	ldr	r3, [r7, #28]
 80064b6:	4618      	mov	r0, r3
 80064b8:	f7ff fa41 	bl	800593e <lfs_tag_id>
 80064bc:	4603      	mov	r3, r0
 80064be:	461a      	mov	r2, r3
 80064c0:	f8b7 3070 	ldrh.w	r3, [r7, #112]	; 0x70
 80064c4:	4293      	cmp	r3, r2
 80064c6:	f240 80ac 	bls.w	8006622 <lfs_dir_traverse+0x2da>
                continue;
            }
        }

        // handle special cases for mcu-side operations
        if (lfs_tag_type3(tag) == LFS_FROM_NOOP) {
 80064ca:	69fb      	ldr	r3, [r7, #28]
 80064cc:	4618      	mov	r0, r3
 80064ce:	f7ff fa0c 	bl	80058ea <lfs_tag_type3>
 80064d2:	4603      	mov	r3, r0
 80064d4:	2b00      	cmp	r3, #0
 80064d6:	f43f af3e 	beq.w	8006356 <lfs_dir_traverse+0xe>
            // do nothing
        } else if (lfs_tag_type3(tag) == LFS_FROM_MOVE) {
 80064da:	69fb      	ldr	r3, [r7, #28]
 80064dc:	4618      	mov	r0, r3
 80064de:	f7ff fa04 	bl	80058ea <lfs_tag_type3>
 80064e2:	4603      	mov	r3, r0
 80064e4:	461a      	mov	r2, r3
 80064e6:	f240 1301 	movw	r3, #257	; 0x101
 80064ea:	429a      	cmp	r2, r3
 80064ec:	d138      	bne.n	8006560 <lfs_dir_traverse+0x218>
            uint16_t fromid = lfs_tag_size(tag);
 80064ee:	69fb      	ldr	r3, [r7, #28]
 80064f0:	4618      	mov	r0, r3
 80064f2:	f7ff fa34 	bl	800595e <lfs_tag_size>
 80064f6:	4603      	mov	r3, r0
 80064f8:	84fb      	strh	r3, [r7, #38]	; 0x26
            uint16_t toid = lfs_tag_id(tag);
 80064fa:	69fb      	ldr	r3, [r7, #28]
 80064fc:	4618      	mov	r0, r3
 80064fe:	f7ff fa1e 	bl	800593e <lfs_tag_id>
 8006502:	4603      	mov	r3, r0
 8006504:	84bb      	strh	r3, [r7, #36]	; 0x24
            int err = lfs_dir_traverse(lfs,
 8006506:	8cfb      	ldrh	r3, [r7, #38]	; 0x26
 8006508:	3301      	adds	r3, #1
 800650a:	b29b      	uxth	r3, r3
                    buffer, 0, LFS_BLOCK_NULL, NULL, 0, true,
                    LFS_MKTAG(0x600, 0x3ff, 0),
                    LFS_MKTAG(LFS_TYPE_STRUCT, 0, 0),
                    fromid, fromid+1, toid-fromid+diff,
 800650c:	8cb9      	ldrh	r1, [r7, #36]	; 0x24
 800650e:	8cfa      	ldrh	r2, [r7, #38]	; 0x26
 8006510:	1a8a      	subs	r2, r1, r2
 8006512:	b291      	uxth	r1, r2
 8006514:	f8b7 2074 	ldrh.w	r2, [r7, #116]	; 0x74
 8006518:	440a      	add	r2, r1
 800651a:	b292      	uxth	r2, r2
            int err = lfs_dir_traverse(lfs,
 800651c:	b212      	sxth	r2, r2
 800651e:	6ff9      	ldr	r1, [r7, #124]	; 0x7c
 8006520:	9109      	str	r1, [sp, #36]	; 0x24
 8006522:	6fb9      	ldr	r1, [r7, #120]	; 0x78
 8006524:	9108      	str	r1, [sp, #32]
 8006526:	9207      	str	r2, [sp, #28]
 8006528:	9306      	str	r3, [sp, #24]
 800652a:	8cfb      	ldrh	r3, [r7, #38]	; 0x26
 800652c:	9305      	str	r3, [sp, #20]
 800652e:	f04f 5300 	mov.w	r3, #536870912	; 0x20000000
 8006532:	9304      	str	r3, [sp, #16]
 8006534:	4b41      	ldr	r3, [pc, #260]	; (800663c <lfs_dir_traverse+0x2f4>)
 8006536:	9303      	str	r3, [sp, #12]
 8006538:	2301      	movs	r3, #1
 800653a:	9302      	str	r3, [sp, #8]
 800653c:	2300      	movs	r3, #0
 800653e:	9301      	str	r3, [sp, #4]
 8006540:	2300      	movs	r3, #0
 8006542:	9300      	str	r3, [sp, #0]
 8006544:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 8006548:	2200      	movs	r2, #0
 800654a:	6c79      	ldr	r1, [r7, #68]	; 0x44
 800654c:	68f8      	ldr	r0, [r7, #12]
 800654e:	f7ff fefb 	bl	8006348 <lfs_dir_traverse>
 8006552:	6238      	str	r0, [r7, #32]
                    cb, data);
            if (err) {
 8006554:	6a3b      	ldr	r3, [r7, #32]
 8006556:	2b00      	cmp	r3, #0
 8006558:	f43f aefd 	beq.w	8006356 <lfs_dir_traverse+0xe>
                return err;
 800655c:	6a3b      	ldr	r3, [r7, #32]
 800655e:	e062      	b.n	8006626 <lfs_dir_traverse+0x2de>
            }
        } else if (lfs_tag_type3(tag) == LFS_FROM_USERATTRS) {
 8006560:	69fb      	ldr	r3, [r7, #28]
 8006562:	4618      	mov	r0, r3
 8006564:	f7ff f9c1 	bl	80058ea <lfs_tag_type3>
 8006568:	4603      	mov	r3, r0
 800656a:	f5b3 7f81 	cmp.w	r3, #258	; 0x102
 800656e:	d144      	bne.n	80065fa <lfs_dir_traverse+0x2b2>
            for (unsigned i = 0; i < lfs_tag_size(tag); i++) {
 8006570:	2300      	movs	r3, #0
 8006572:	643b      	str	r3, [r7, #64]	; 0x40
 8006574:	e038      	b.n	80065e8 <lfs_dir_traverse+0x2a0>
                const struct lfs_attr *a = buffer;
 8006576:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8006578:	62fb      	str	r3, [r7, #44]	; 0x2c
                int err = cb(data, LFS_MKTAG(LFS_TYPE_USERATTR + a[i].type,
 800657a:	6c3a      	ldr	r2, [r7, #64]	; 0x40
 800657c:	4613      	mov	r3, r2
 800657e:	005b      	lsls	r3, r3, #1
 8006580:	4413      	add	r3, r2
 8006582:	009b      	lsls	r3, r3, #2
 8006584:	461a      	mov	r2, r3
 8006586:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8006588:	4413      	add	r3, r2
 800658a:	781b      	ldrb	r3, [r3, #0]
 800658c:	f503 7340 	add.w	r3, r3, #768	; 0x300
 8006590:	051c      	lsls	r4, r3, #20
 8006592:	69fb      	ldr	r3, [r7, #28]
 8006594:	4618      	mov	r0, r3
 8006596:	f7ff f9d2 	bl	800593e <lfs_tag_id>
 800659a:	4603      	mov	r3, r0
 800659c:	461a      	mov	r2, r3
 800659e:	f9b7 3074 	ldrsh.w	r3, [r7, #116]	; 0x74
 80065a2:	4413      	add	r3, r2
 80065a4:	029b      	lsls	r3, r3, #10
 80065a6:	ea44 0103 	orr.w	r1, r4, r3
 80065aa:	6c3a      	ldr	r2, [r7, #64]	; 0x40
 80065ac:	4613      	mov	r3, r2
 80065ae:	005b      	lsls	r3, r3, #1
 80065b0:	4413      	add	r3, r2
 80065b2:	009b      	lsls	r3, r3, #2
 80065b4:	461a      	mov	r2, r3
 80065b6:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80065b8:	4413      	add	r3, r2
 80065ba:	689b      	ldr	r3, [r3, #8]
 80065bc:	4319      	orrs	r1, r3
                        lfs_tag_id(tag) + diff, a[i].size), a[i].buffer);
 80065be:	6c3a      	ldr	r2, [r7, #64]	; 0x40
 80065c0:	4613      	mov	r3, r2
 80065c2:	005b      	lsls	r3, r3, #1
 80065c4:	4413      	add	r3, r2
 80065c6:	009b      	lsls	r3, r3, #2
 80065c8:	461a      	mov	r2, r3
 80065ca:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80065cc:	4413      	add	r3, r2
 80065ce:	685a      	ldr	r2, [r3, #4]
                int err = cb(data, LFS_MKTAG(LFS_TYPE_USERATTR + a[i].type,
 80065d0:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 80065d2:	6ff8      	ldr	r0, [r7, #124]	; 0x7c
 80065d4:	4798      	blx	r3
 80065d6:	62b8      	str	r0, [r7, #40]	; 0x28
                if (err) {
 80065d8:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80065da:	2b00      	cmp	r3, #0
 80065dc:	d001      	beq.n	80065e2 <lfs_dir_traverse+0x29a>
                    return err;
 80065de:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80065e0:	e021      	b.n	8006626 <lfs_dir_traverse+0x2de>
            for (unsigned i = 0; i < lfs_tag_size(tag); i++) {
 80065e2:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 80065e4:	3301      	adds	r3, #1
 80065e6:	643b      	str	r3, [r7, #64]	; 0x40
 80065e8:	69fb      	ldr	r3, [r7, #28]
 80065ea:	4618      	mov	r0, r3
 80065ec:	f7ff f9b7 	bl	800595e <lfs_tag_size>
 80065f0:	4602      	mov	r2, r0
 80065f2:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 80065f4:	4293      	cmp	r3, r2
 80065f6:	d3be      	bcc.n	8006576 <lfs_dir_traverse+0x22e>
 80065f8:	e6ad      	b.n	8006356 <lfs_dir_traverse+0xe>
                }
            }
        } else {
            int err = cb(data, tag + LFS_MKTAG(0, diff, 0), buffer);
 80065fa:	f9b7 3074 	ldrsh.w	r3, [r7, #116]	; 0x74
 80065fe:	029a      	lsls	r2, r3, #10
 8006600:	69fb      	ldr	r3, [r7, #28]
 8006602:	18d1      	adds	r1, r2, r3
 8006604:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 8006606:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 8006608:	6ff8      	ldr	r0, [r7, #124]	; 0x7c
 800660a:	4798      	blx	r3
 800660c:	6338      	str	r0, [r7, #48]	; 0x30
            if (err) {
 800660e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006610:	2b00      	cmp	r3, #0
 8006612:	f43f aea0 	beq.w	8006356 <lfs_dir_traverse+0xe>
                return err;
 8006616:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006618:	e005      	b.n	8006626 <lfs_dir_traverse+0x2de>
            continue;
 800661a:	bf00      	nop
 800661c:	e69b      	b.n	8006356 <lfs_dir_traverse+0xe>
                continue;
 800661e:	bf00      	nop
 8006620:	e699      	b.n	8006356 <lfs_dir_traverse+0xe>
                continue;
 8006622:	bf00      	nop
    while (true) {
 8006624:	e697      	b.n	8006356 <lfs_dir_traverse+0xe>
            }
        }
    }
}
 8006626:	4618      	mov	r0, r3
 8006628:	374c      	adds	r7, #76	; 0x4c
 800662a:	46bd      	mov	sp, r7
 800662c:	bd90      	pop	{r4, r7, pc}
 800662e:	bf00      	nop
 8006630:	7ffffc00 	.word	0x7ffffc00
 8006634:	7ff00000 	.word	0x7ff00000
 8006638:	08006295 	.word	0x08006295
 800663c:	600ffc00 	.word	0x600ffc00

08006640 <lfs_dir_fetchmatch>:

static lfs_stag_t lfs_dir_fetchmatch(lfs_t *lfs,
        lfs_mdir_t *dir, const lfs_block_t pair[2],
        lfs_tag_t fmask, lfs_tag_t ftag, uint16_t *id,
        int (*cb)(void *data, lfs_tag_t tag, const void *buffer), void *data) {
 8006640:	b590      	push	{r4, r7, lr}
 8006642:	b09f      	sub	sp, #124	; 0x7c
 8006644:	af04      	add	r7, sp, #16
 8006646:	60f8      	str	r0, [r7, #12]
 8006648:	60b9      	str	r1, [r7, #8]
 800664a:	607a      	str	r2, [r7, #4]
 800664c:	603b      	str	r3, [r7, #0]
    // we can find tag very efficiently during a fetch, since we're already
    // scanning the entire directory
    lfs_stag_t besttag = -1;
 800664e:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 8006652:	667b      	str	r3, [r7, #100]	; 0x64

    // find the block with the most recent revision
    uint32_t revs[2] = {0, 0};
 8006654:	2300      	movs	r3, #0
 8006656:	62fb      	str	r3, [r7, #44]	; 0x2c
 8006658:	2300      	movs	r3, #0
 800665a:	633b      	str	r3, [r7, #48]	; 0x30
    int r = 0;
 800665c:	2300      	movs	r3, #0
 800665e:	663b      	str	r3, [r7, #96]	; 0x60
    for (int i = 0; i < 2; i++) {
 8006660:	2300      	movs	r3, #0
 8006662:	65fb      	str	r3, [r7, #92]	; 0x5c
 8006664:	e052      	b.n	800670c <lfs_dir_fetchmatch+0xcc>
        int err = lfs_bd_read(lfs,
 8006666:	68f8      	ldr	r0, [r7, #12]
                NULL, &lfs->rcache, sizeof(revs[i]),
                pair[i], 0, &revs[i], sizeof(revs[i]));
 8006668:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 800666a:	009b      	lsls	r3, r3, #2
 800666c:	687a      	ldr	r2, [r7, #4]
 800666e:	4413      	add	r3, r2
        int err = lfs_bd_read(lfs,
 8006670:	681b      	ldr	r3, [r3, #0]
                pair[i], 0, &revs[i], sizeof(revs[i]));
 8006672:	f107 012c 	add.w	r1, r7, #44	; 0x2c
 8006676:	6dfa      	ldr	r2, [r7, #92]	; 0x5c
 8006678:	0092      	lsls	r2, r2, #2
 800667a:	440a      	add	r2, r1
        int err = lfs_bd_read(lfs,
 800667c:	2104      	movs	r1, #4
 800667e:	9103      	str	r1, [sp, #12]
 8006680:	9202      	str	r2, [sp, #8]
 8006682:	2200      	movs	r2, #0
 8006684:	9201      	str	r2, [sp, #4]
 8006686:	9300      	str	r3, [sp, #0]
 8006688:	2304      	movs	r3, #4
 800668a:	4602      	mov	r2, r0
 800668c:	2100      	movs	r1, #0
 800668e:	68f8      	ldr	r0, [r7, #12]
 8006690:	f7fe fd92 	bl	80051b8 <lfs_bd_read>
 8006694:	6378      	str	r0, [r7, #52]	; 0x34
        revs[i] = lfs_fromle32(revs[i]);
 8006696:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8006698:	009b      	lsls	r3, r3, #2
 800669a:	3368      	adds	r3, #104	; 0x68
 800669c:	443b      	add	r3, r7
 800669e:	f853 3c3c 	ldr.w	r3, [r3, #-60]
 80066a2:	4618      	mov	r0, r3
 80066a4:	f7fe fd1c 	bl	80050e0 <lfs_fromle32>
 80066a8:	4602      	mov	r2, r0
 80066aa:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 80066ac:	009b      	lsls	r3, r3, #2
 80066ae:	3368      	adds	r3, #104	; 0x68
 80066b0:	443b      	add	r3, r7
 80066b2:	f843 2c3c 	str.w	r2, [r3, #-60]
        if (err && err != LFS_ERR_CORRUPT) {
 80066b6:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80066b8:	2b00      	cmp	r3, #0
 80066ba:	d005      	beq.n	80066c8 <lfs_dir_fetchmatch+0x88>
 80066bc:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80066be:	f113 0f54 	cmn.w	r3, #84	; 0x54
 80066c2:	d001      	beq.n	80066c8 <lfs_dir_fetchmatch+0x88>
            return err;
 80066c4:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80066c6:	e2e9      	b.n	8006c9c <lfs_dir_fetchmatch+0x65c>
        }

        if (err != LFS_ERR_CORRUPT &&
 80066c8:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80066ca:	f113 0f54 	cmn.w	r3, #84	; 0x54
 80066ce:	d01a      	beq.n	8006706 <lfs_dir_fetchmatch+0xc6>
                lfs_scmp(revs[i], revs[(i+1)%2]) > 0) {
 80066d0:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 80066d2:	009b      	lsls	r3, r3, #2
 80066d4:	3368      	adds	r3, #104	; 0x68
 80066d6:	443b      	add	r3, r7
 80066d8:	f853 2c3c 	ldr.w	r2, [r3, #-60]
 80066dc:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 80066de:	3301      	adds	r3, #1
 80066e0:	2b00      	cmp	r3, #0
 80066e2:	f003 0301 	and.w	r3, r3, #1
 80066e6:	bfb8      	it	lt
 80066e8:	425b      	neglt	r3, r3
 80066ea:	009b      	lsls	r3, r3, #2
 80066ec:	3368      	adds	r3, #104	; 0x68
 80066ee:	443b      	add	r3, r7
 80066f0:	f853 3c3c 	ldr.w	r3, [r3, #-60]
 80066f4:	4619      	mov	r1, r3
 80066f6:	4610      	mov	r0, r2
 80066f8:	f7fe fce4 	bl	80050c4 <lfs_scmp>
 80066fc:	4603      	mov	r3, r0
        if (err != LFS_ERR_CORRUPT &&
 80066fe:	2b00      	cmp	r3, #0
 8006700:	dd01      	ble.n	8006706 <lfs_dir_fetchmatch+0xc6>
            r = i;
 8006702:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8006704:	663b      	str	r3, [r7, #96]	; 0x60
    for (int i = 0; i < 2; i++) {
 8006706:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8006708:	3301      	adds	r3, #1
 800670a:	65fb      	str	r3, [r7, #92]	; 0x5c
 800670c:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 800670e:	2b01      	cmp	r3, #1
 8006710:	dda9      	ble.n	8006666 <lfs_dir_fetchmatch+0x26>
        }
    }

    dir->pair[0] = pair[(r+0)%2];
 8006712:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 8006714:	2b00      	cmp	r3, #0
 8006716:	f003 0301 	and.w	r3, r3, #1
 800671a:	bfb8      	it	lt
 800671c:	425b      	neglt	r3, r3
 800671e:	009b      	lsls	r3, r3, #2
 8006720:	687a      	ldr	r2, [r7, #4]
 8006722:	4413      	add	r3, r2
 8006724:	681a      	ldr	r2, [r3, #0]
 8006726:	68bb      	ldr	r3, [r7, #8]
 8006728:	601a      	str	r2, [r3, #0]
    dir->pair[1] = pair[(r+1)%2];
 800672a:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 800672c:	3301      	adds	r3, #1
 800672e:	2b00      	cmp	r3, #0
 8006730:	f003 0301 	and.w	r3, r3, #1
 8006734:	bfb8      	it	lt
 8006736:	425b      	neglt	r3, r3
 8006738:	009b      	lsls	r3, r3, #2
 800673a:	687a      	ldr	r2, [r7, #4]
 800673c:	4413      	add	r3, r2
 800673e:	681a      	ldr	r2, [r3, #0]
 8006740:	68bb      	ldr	r3, [r7, #8]
 8006742:	605a      	str	r2, [r3, #4]
    dir->rev = revs[(r+0)%2];
 8006744:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 8006746:	2b00      	cmp	r3, #0
 8006748:	f003 0301 	and.w	r3, r3, #1
 800674c:	bfb8      	it	lt
 800674e:	425b      	neglt	r3, r3
 8006750:	009b      	lsls	r3, r3, #2
 8006752:	3368      	adds	r3, #104	; 0x68
 8006754:	443b      	add	r3, r7
 8006756:	f853 2c3c 	ldr.w	r2, [r3, #-60]
 800675a:	68bb      	ldr	r3, [r7, #8]
 800675c:	609a      	str	r2, [r3, #8]
    dir->off = 0; // nonzero = found some commits
 800675e:	68bb      	ldr	r3, [r7, #8]
 8006760:	2200      	movs	r2, #0
 8006762:	60da      	str	r2, [r3, #12]

    // now scan tags to fetch the actual dir and find possible match
    for (int i = 0; i < 2; i++) {
 8006764:	2300      	movs	r3, #0
 8006766:	65bb      	str	r3, [r7, #88]	; 0x58
 8006768:	e289      	b.n	8006c7e <lfs_dir_fetchmatch+0x63e>
        lfs_off_t off = 0;
 800676a:	2300      	movs	r3, #0
 800676c:	657b      	str	r3, [r7, #84]	; 0x54
        lfs_tag_t ptag = LFS_BLOCK_NULL;
 800676e:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 8006772:	653b      	str	r3, [r7, #80]	; 0x50

        uint16_t tempcount = 0;
 8006774:	2300      	movs	r3, #0
 8006776:	f8a7 304e 	strh.w	r3, [r7, #78]	; 0x4e
        lfs_block_t temptail[2] = {LFS_BLOCK_NULL, LFS_BLOCK_NULL};
 800677a:	4a90      	ldr	r2, [pc, #576]	; (80069bc <lfs_dir_fetchmatch+0x37c>)
 800677c:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8006780:	e892 0003 	ldmia.w	r2, {r0, r1}
 8006784:	e883 0003 	stmia.w	r3, {r0, r1}
        bool tempsplit = false;
 8006788:	2300      	movs	r3, #0
 800678a:	f887 304d 	strb.w	r3, [r7, #77]	; 0x4d
        lfs_stag_t tempbesttag = besttag;
 800678e:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 8006790:	64bb      	str	r3, [r7, #72]	; 0x48

        dir->rev = lfs_tole32(dir->rev);
 8006792:	68bb      	ldr	r3, [r7, #8]
 8006794:	689b      	ldr	r3, [r3, #8]
 8006796:	4618      	mov	r0, r3
 8006798:	f7fe fcad 	bl	80050f6 <lfs_tole32>
 800679c:	4602      	mov	r2, r0
 800679e:	68bb      	ldr	r3, [r7, #8]
 80067a0:	609a      	str	r2, [r3, #8]
        uint32_t crc = lfs_crc(LFS_BLOCK_NULL, &dir->rev, sizeof(dir->rev));
 80067a2:	68bb      	ldr	r3, [r7, #8]
 80067a4:	3308      	adds	r3, #8
 80067a6:	2204      	movs	r2, #4
 80067a8:	4619      	mov	r1, r3
 80067aa:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 80067ae:	f003 fae9 	bl	8009d84 <lfs_crc>
 80067b2:	6478      	str	r0, [r7, #68]	; 0x44
        dir->rev = lfs_fromle32(dir->rev);
 80067b4:	68bb      	ldr	r3, [r7, #8]
 80067b6:	689b      	ldr	r3, [r3, #8]
 80067b8:	4618      	mov	r0, r3
 80067ba:	f7fe fc91 	bl	80050e0 <lfs_fromle32>
 80067be:	4602      	mov	r2, r0
 80067c0:	68bb      	ldr	r3, [r7, #8]
 80067c2:	609a      	str	r2, [r3, #8]

        while (true) {
            // extract next tag
            lfs_tag_t tag;
            off += lfs_tag_dsize(ptag);
 80067c4:	6d38      	ldr	r0, [r7, #80]	; 0x50
 80067c6:	f7ff f8d7 	bl	8005978 <lfs_tag_dsize>
 80067ca:	4602      	mov	r2, r0
 80067cc:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 80067ce:	4413      	add	r3, r2
 80067d0:	657b      	str	r3, [r7, #84]	; 0x54
            int err = lfs_bd_read(lfs,
 80067d2:	68f9      	ldr	r1, [r7, #12]
                    NULL, &lfs->rcache, lfs->cfg->block_size,
 80067d4:	68fb      	ldr	r3, [r7, #12]
 80067d6:	6e9b      	ldr	r3, [r3, #104]	; 0x68
            int err = lfs_bd_read(lfs,
 80067d8:	69d8      	ldr	r0, [r3, #28]
 80067da:	68bb      	ldr	r3, [r7, #8]
 80067dc:	681b      	ldr	r3, [r3, #0]
 80067de:	2204      	movs	r2, #4
 80067e0:	9203      	str	r2, [sp, #12]
 80067e2:	f107 0220 	add.w	r2, r7, #32
 80067e6:	9202      	str	r2, [sp, #8]
 80067e8:	6d7a      	ldr	r2, [r7, #84]	; 0x54
 80067ea:	9201      	str	r2, [sp, #4]
 80067ec:	9300      	str	r3, [sp, #0]
 80067ee:	4603      	mov	r3, r0
 80067f0:	460a      	mov	r2, r1
 80067f2:	2100      	movs	r1, #0
 80067f4:	68f8      	ldr	r0, [r7, #12]
 80067f6:	f7fe fcdf 	bl	80051b8 <lfs_bd_read>
 80067fa:	63f8      	str	r0, [r7, #60]	; 0x3c
                    dir->pair[0], off, &tag, sizeof(tag));
            if (err) {
 80067fc:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80067fe:	2b00      	cmp	r3, #0
 8006800:	d009      	beq.n	8006816 <lfs_dir_fetchmatch+0x1d6>
                if (err == LFS_ERR_CORRUPT) {
 8006802:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8006804:	f113 0f54 	cmn.w	r3, #84	; 0x54
 8006808:	d103      	bne.n	8006812 <lfs_dir_fetchmatch+0x1d2>
                    // can't continue?
                    dir->erased = false;
 800680a:	68bb      	ldr	r3, [r7, #8]
 800680c:	2200      	movs	r2, #0
 800680e:	759a      	strb	r2, [r3, #22]
                    break;
 8006810:	e1bd      	b.n	8006b8e <lfs_dir_fetchmatch+0x54e>
                }
                return err;
 8006812:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8006814:	e242      	b.n	8006c9c <lfs_dir_fetchmatch+0x65c>
            }

            crc = lfs_crc(crc, &tag, sizeof(tag));
 8006816:	f107 0320 	add.w	r3, r7, #32
 800681a:	2204      	movs	r2, #4
 800681c:	4619      	mov	r1, r3
 800681e:	6c78      	ldr	r0, [r7, #68]	; 0x44
 8006820:	f003 fab0 	bl	8009d84 <lfs_crc>
 8006824:	6478      	str	r0, [r7, #68]	; 0x44
            tag = lfs_frombe32(tag) ^ ptag;
 8006826:	6a3b      	ldr	r3, [r7, #32]
 8006828:	4618      	mov	r0, r3
 800682a:	f7fe fc70 	bl	800510e <lfs_frombe32>
 800682e:	4602      	mov	r2, r0
 8006830:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8006832:	4053      	eors	r3, r2
 8006834:	623b      	str	r3, [r7, #32]

            // next commit not yet programmed or we're not in valid range
            if (!lfs_tag_isvalid(tag) ||
 8006836:	6a3b      	ldr	r3, [r7, #32]
 8006838:	4618      	mov	r0, r3
 800683a:	f7ff f825 	bl	8005888 <lfs_tag_isvalid>
 800683e:	4603      	mov	r3, r0
 8006840:	f083 0301 	eor.w	r3, r3, #1
 8006844:	b2db      	uxtb	r3, r3
 8006846:	2b00      	cmp	r3, #0
 8006848:	d10b      	bne.n	8006862 <lfs_dir_fetchmatch+0x222>
                    off + lfs_tag_dsize(tag) > lfs->cfg->block_size) {
 800684a:	6a3b      	ldr	r3, [r7, #32]
 800684c:	4618      	mov	r0, r3
 800684e:	f7ff f893 	bl	8005978 <lfs_tag_dsize>
 8006852:	4602      	mov	r2, r0
 8006854:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8006856:	441a      	add	r2, r3
 8006858:	68fb      	ldr	r3, [r7, #12]
 800685a:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 800685c:	69db      	ldr	r3, [r3, #28]
            if (!lfs_tag_isvalid(tag) ||
 800685e:	429a      	cmp	r2, r3
 8006860:	d91b      	bls.n	800689a <lfs_dir_fetchmatch+0x25a>
                dir->erased = (lfs_tag_type1(ptag) == LFS_TYPE_CRC &&
 8006862:	6d38      	ldr	r0, [r7, #80]	; 0x50
 8006864:	f7ff f831 	bl	80058ca <lfs_tag_type1>
 8006868:	4603      	mov	r3, r0
 800686a:	f5b3 6fa0 	cmp.w	r3, #1280	; 0x500
 800686e:	d10d      	bne.n	800688c <lfs_dir_fetchmatch+0x24c>
                        dir->off % lfs->cfg->prog_size == 0);
 8006870:	68bb      	ldr	r3, [r7, #8]
 8006872:	68db      	ldr	r3, [r3, #12]
 8006874:	68fa      	ldr	r2, [r7, #12]
 8006876:	6e92      	ldr	r2, [r2, #104]	; 0x68
 8006878:	6992      	ldr	r2, [r2, #24]
 800687a:	fbb3 f1f2 	udiv	r1, r3, r2
 800687e:	fb01 f202 	mul.w	r2, r1, r2
 8006882:	1a9b      	subs	r3, r3, r2
                dir->erased = (lfs_tag_type1(ptag) == LFS_TYPE_CRC &&
 8006884:	2b00      	cmp	r3, #0
 8006886:	d101      	bne.n	800688c <lfs_dir_fetchmatch+0x24c>
 8006888:	2301      	movs	r3, #1
 800688a:	e000      	b.n	800688e <lfs_dir_fetchmatch+0x24e>
 800688c:	2300      	movs	r3, #0
 800688e:	f003 0301 	and.w	r3, r3, #1
 8006892:	b2da      	uxtb	r2, r3
 8006894:	68bb      	ldr	r3, [r7, #8]
 8006896:	759a      	strb	r2, [r3, #22]
                break;
 8006898:	e179      	b.n	8006b8e <lfs_dir_fetchmatch+0x54e>
            }

            ptag = tag;
 800689a:	6a3b      	ldr	r3, [r7, #32]
 800689c:	653b      	str	r3, [r7, #80]	; 0x50

            if (lfs_tag_type1(tag) == LFS_TYPE_CRC) {
 800689e:	6a3b      	ldr	r3, [r7, #32]
 80068a0:	4618      	mov	r0, r3
 80068a2:	f7ff f812 	bl	80058ca <lfs_tag_type1>
 80068a6:	4603      	mov	r3, r0
 80068a8:	f5b3 6fa0 	cmp.w	r3, #1280	; 0x500
 80068ac:	d15f      	bne.n	800696e <lfs_dir_fetchmatch+0x32e>
                // check the crc attr
                uint32_t dcrc;
                err = lfs_bd_read(lfs,
 80068ae:	68f8      	ldr	r0, [r7, #12]
                        NULL, &lfs->rcache, lfs->cfg->block_size,
 80068b0:	68fb      	ldr	r3, [r7, #12]
 80068b2:	6e9b      	ldr	r3, [r3, #104]	; 0x68
                err = lfs_bd_read(lfs,
 80068b4:	69dc      	ldr	r4, [r3, #28]
 80068b6:	68bb      	ldr	r3, [r7, #8]
 80068b8:	681b      	ldr	r3, [r3, #0]
 80068ba:	6d7a      	ldr	r2, [r7, #84]	; 0x54
 80068bc:	3204      	adds	r2, #4
 80068be:	2104      	movs	r1, #4
 80068c0:	9103      	str	r1, [sp, #12]
 80068c2:	f107 011c 	add.w	r1, r7, #28
 80068c6:	9102      	str	r1, [sp, #8]
 80068c8:	9201      	str	r2, [sp, #4]
 80068ca:	9300      	str	r3, [sp, #0]
 80068cc:	4623      	mov	r3, r4
 80068ce:	4602      	mov	r2, r0
 80068d0:	2100      	movs	r1, #0
 80068d2:	68f8      	ldr	r0, [r7, #12]
 80068d4:	f7fe fc70 	bl	80051b8 <lfs_bd_read>
 80068d8:	63f8      	str	r0, [r7, #60]	; 0x3c
                        dir->pair[0], off+sizeof(tag), &dcrc, sizeof(dcrc));
                if (err) {
 80068da:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80068dc:	2b00      	cmp	r3, #0
 80068de:	d009      	beq.n	80068f4 <lfs_dir_fetchmatch+0x2b4>
                    if (err == LFS_ERR_CORRUPT) {
 80068e0:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80068e2:	f113 0f54 	cmn.w	r3, #84	; 0x54
 80068e6:	d103      	bne.n	80068f0 <lfs_dir_fetchmatch+0x2b0>
                        dir->erased = false;
 80068e8:	68bb      	ldr	r3, [r7, #8]
 80068ea:	2200      	movs	r2, #0
 80068ec:	759a      	strb	r2, [r3, #22]
                        break;
 80068ee:	e14e      	b.n	8006b8e <lfs_dir_fetchmatch+0x54e>
                    }
                    return err;
 80068f0:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
                return err;
 80068f2:	e1d3      	b.n	8006c9c <lfs_dir_fetchmatch+0x65c>
                }
                dcrc = lfs_fromle32(dcrc);
 80068f4:	69fb      	ldr	r3, [r7, #28]
 80068f6:	4618      	mov	r0, r3
 80068f8:	f7fe fbf2 	bl	80050e0 <lfs_fromle32>
 80068fc:	4603      	mov	r3, r0
 80068fe:	61fb      	str	r3, [r7, #28]

                if (crc != dcrc) {
 8006900:	69fb      	ldr	r3, [r7, #28]
 8006902:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 8006904:	429a      	cmp	r2, r3
 8006906:	d003      	beq.n	8006910 <lfs_dir_fetchmatch+0x2d0>
                    dir->erased = false;
 8006908:	68bb      	ldr	r3, [r7, #8]
 800690a:	2200      	movs	r2, #0
 800690c:	759a      	strb	r2, [r3, #22]
                    break;
 800690e:	e13e      	b.n	8006b8e <lfs_dir_fetchmatch+0x54e>
                }

                // reset the next bit if we need to
                ptag ^= (lfs_tag_t)(lfs_tag_chunk(tag) & 1U) << 31;
 8006910:	6a3b      	ldr	r3, [r7, #32]
 8006912:	4618      	mov	r0, r3
 8006914:	f7fe fff9 	bl	800590a <lfs_tag_chunk>
 8006918:	4603      	mov	r3, r0
 800691a:	07db      	lsls	r3, r3, #31
 800691c:	6d3a      	ldr	r2, [r7, #80]	; 0x50
 800691e:	4053      	eors	r3, r2
 8006920:	653b      	str	r3, [r7, #80]	; 0x50

                // toss our crc into the filesystem seed for
                // pseudorandom numbers
                lfs->seed ^= crc;
 8006922:	68fb      	ldr	r3, [r7, #12]
 8006924:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8006926:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8006928:	405a      	eors	r2, r3
 800692a:	68fb      	ldr	r3, [r7, #12]
 800692c:	62da      	str	r2, [r3, #44]	; 0x2c

                // update with what's found so far
                besttag = tempbesttag;
 800692e:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8006930:	667b      	str	r3, [r7, #100]	; 0x64
                dir->off = off + lfs_tag_dsize(tag);
 8006932:	6a3b      	ldr	r3, [r7, #32]
 8006934:	4618      	mov	r0, r3
 8006936:	f7ff f81f 	bl	8005978 <lfs_tag_dsize>
 800693a:	4602      	mov	r2, r0
 800693c:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 800693e:	441a      	add	r2, r3
 8006940:	68bb      	ldr	r3, [r7, #8]
 8006942:	60da      	str	r2, [r3, #12]
                dir->etag = ptag;
 8006944:	68bb      	ldr	r3, [r7, #8]
 8006946:	6d3a      	ldr	r2, [r7, #80]	; 0x50
 8006948:	611a      	str	r2, [r3, #16]
                dir->count = tempcount;
 800694a:	68bb      	ldr	r3, [r7, #8]
 800694c:	f8b7 204e 	ldrh.w	r2, [r7, #78]	; 0x4e
 8006950:	829a      	strh	r2, [r3, #20]
                dir->tail[0] = temptail[0];
 8006952:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8006954:	68bb      	ldr	r3, [r7, #8]
 8006956:	619a      	str	r2, [r3, #24]
                dir->tail[1] = temptail[1];
 8006958:	6aba      	ldr	r2, [r7, #40]	; 0x28
 800695a:	68bb      	ldr	r3, [r7, #8]
 800695c:	61da      	str	r2, [r3, #28]
                dir->split = tempsplit;
 800695e:	68bb      	ldr	r3, [r7, #8]
 8006960:	f897 204d 	ldrb.w	r2, [r7, #77]	; 0x4d
 8006964:	75da      	strb	r2, [r3, #23]

                // reset crc
                crc = LFS_BLOCK_NULL;
 8006966:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 800696a:	647b      	str	r3, [r7, #68]	; 0x44
 800696c:	e72a      	b.n	80067c4 <lfs_dir_fetchmatch+0x184>
                continue;
            }

            // crc the entry first, hopefully leaving it in the cache
            for (lfs_off_t j = sizeof(tag); j < lfs_tag_dsize(tag); j++) {
 800696e:	2304      	movs	r3, #4
 8006970:	643b      	str	r3, [r7, #64]	; 0x40
 8006972:	e030      	b.n	80069d6 <lfs_dir_fetchmatch+0x396>
                uint8_t dat;
                err = lfs_bd_read(lfs,
 8006974:	68f8      	ldr	r0, [r7, #12]
                        NULL, &lfs->rcache, lfs->cfg->block_size,
 8006976:	68fb      	ldr	r3, [r7, #12]
 8006978:	6e9b      	ldr	r3, [r3, #104]	; 0x68
                err = lfs_bd_read(lfs,
 800697a:	69dc      	ldr	r4, [r3, #28]
 800697c:	68bb      	ldr	r3, [r7, #8]
 800697e:	681b      	ldr	r3, [r3, #0]
 8006980:	6d79      	ldr	r1, [r7, #84]	; 0x54
 8006982:	6c3a      	ldr	r2, [r7, #64]	; 0x40
 8006984:	440a      	add	r2, r1
 8006986:	2101      	movs	r1, #1
 8006988:	9103      	str	r1, [sp, #12]
 800698a:	f107 011b 	add.w	r1, r7, #27
 800698e:	9102      	str	r1, [sp, #8]
 8006990:	9201      	str	r2, [sp, #4]
 8006992:	9300      	str	r3, [sp, #0]
 8006994:	4623      	mov	r3, r4
 8006996:	4602      	mov	r2, r0
 8006998:	2100      	movs	r1, #0
 800699a:	68f8      	ldr	r0, [r7, #12]
 800699c:	f7fe fc0c 	bl	80051b8 <lfs_bd_read>
 80069a0:	63f8      	str	r0, [r7, #60]	; 0x3c
                        dir->pair[0], off+j, &dat, 1);
                if (err) {
 80069a2:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80069a4:	2b00      	cmp	r3, #0
 80069a6:	d00b      	beq.n	80069c0 <lfs_dir_fetchmatch+0x380>
                    if (err == LFS_ERR_CORRUPT) {
 80069a8:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80069aa:	f113 0f54 	cmn.w	r3, #84	; 0x54
 80069ae:	d103      	bne.n	80069b8 <lfs_dir_fetchmatch+0x378>
                        dir->erased = false;
 80069b0:	68bb      	ldr	r3, [r7, #8]
 80069b2:	2200      	movs	r2, #0
 80069b4:	759a      	strb	r2, [r3, #22]
 80069b6:	e016      	b.n	80069e6 <lfs_dir_fetchmatch+0x3a6>
                        break;
                    }
                    return err;
 80069b8:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
                return err;
 80069ba:	e16f      	b.n	8006c9c <lfs_dir_fetchmatch+0x65c>
 80069bc:	08013b68 	.word	0x08013b68
                }

                crc = lfs_crc(crc, &dat, 1);
 80069c0:	f107 031b 	add.w	r3, r7, #27
 80069c4:	2201      	movs	r2, #1
 80069c6:	4619      	mov	r1, r3
 80069c8:	6c78      	ldr	r0, [r7, #68]	; 0x44
 80069ca:	f003 f9db 	bl	8009d84 <lfs_crc>
 80069ce:	6478      	str	r0, [r7, #68]	; 0x44
            for (lfs_off_t j = sizeof(tag); j < lfs_tag_dsize(tag); j++) {
 80069d0:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 80069d2:	3301      	adds	r3, #1
 80069d4:	643b      	str	r3, [r7, #64]	; 0x40
 80069d6:	6a3b      	ldr	r3, [r7, #32]
 80069d8:	4618      	mov	r0, r3
 80069da:	f7fe ffcd 	bl	8005978 <lfs_tag_dsize>
 80069de:	4602      	mov	r2, r0
 80069e0:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 80069e2:	4293      	cmp	r3, r2
 80069e4:	d3c6      	bcc.n	8006974 <lfs_dir_fetchmatch+0x334>
            }

            // directory modification tags?
            if (lfs_tag_type1(tag) == LFS_TYPE_NAME) {
 80069e6:	6a3b      	ldr	r3, [r7, #32]
 80069e8:	4618      	mov	r0, r3
 80069ea:	f7fe ff6e 	bl	80058ca <lfs_tag_type1>
 80069ee:	4603      	mov	r3, r0
 80069f0:	2b00      	cmp	r3, #0
 80069f2:	d113      	bne.n	8006a1c <lfs_dir_fetchmatch+0x3dc>
                // increase count of files if necessary
                if (lfs_tag_id(tag) >= tempcount) {
 80069f4:	6a3b      	ldr	r3, [r7, #32]
 80069f6:	4618      	mov	r0, r3
 80069f8:	f7fe ffa1 	bl	800593e <lfs_tag_id>
 80069fc:	4603      	mov	r3, r0
 80069fe:	461a      	mov	r2, r3
 8006a00:	f8b7 304e 	ldrh.w	r3, [r7, #78]	; 0x4e
 8006a04:	4293      	cmp	r3, r2
 8006a06:	f200 8081 	bhi.w	8006b0c <lfs_dir_fetchmatch+0x4cc>
                    tempcount = lfs_tag_id(tag) + 1;
 8006a0a:	6a3b      	ldr	r3, [r7, #32]
 8006a0c:	4618      	mov	r0, r3
 8006a0e:	f7fe ff96 	bl	800593e <lfs_tag_id>
 8006a12:	4603      	mov	r3, r0
 8006a14:	3301      	adds	r3, #1
 8006a16:	f8a7 304e 	strh.w	r3, [r7, #78]	; 0x4e
 8006a1a:	e077      	b.n	8006b0c <lfs_dir_fetchmatch+0x4cc>
                }
            } else if (lfs_tag_type1(tag) == LFS_TYPE_SPLICE) {
 8006a1c:	6a3b      	ldr	r3, [r7, #32]
 8006a1e:	4618      	mov	r0, r3
 8006a20:	f7fe ff53 	bl	80058ca <lfs_tag_type1>
 8006a24:	4603      	mov	r3, r0
 8006a26:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8006a2a:	d134      	bne.n	8006a96 <lfs_dir_fetchmatch+0x456>
                tempcount += lfs_tag_splice(tag);
 8006a2c:	6a3b      	ldr	r3, [r7, #32]
 8006a2e:	4618      	mov	r0, r3
 8006a30:	f7fe ff78 	bl	8005924 <lfs_tag_splice>
 8006a34:	4603      	mov	r3, r0
 8006a36:	b29a      	uxth	r2, r3
 8006a38:	f8b7 304e 	ldrh.w	r3, [r7, #78]	; 0x4e
 8006a3c:	4413      	add	r3, r2
 8006a3e:	f8a7 304e 	strh.w	r3, [r7, #78]	; 0x4e

                if (tag == (LFS_MKTAG(LFS_TYPE_DELETE, 0, 0) |
                        (LFS_MKTAG(0, 0x3ff, 0) & tempbesttag))) {
 8006a42:	6cba      	ldr	r2, [r7, #72]	; 0x48
 8006a44:	4b97      	ldr	r3, [pc, #604]	; (8006ca4 <lfs_dir_fetchmatch+0x664>)
 8006a46:	4013      	ands	r3, r2
                if (tag == (LFS_MKTAG(LFS_TYPE_DELETE, 0, 0) |
 8006a48:	f043 439f 	orr.w	r3, r3, #1333788672	; 0x4f800000
 8006a4c:	f443 03e0 	orr.w	r3, r3, #7340032	; 0x700000
 8006a50:	6a3a      	ldr	r2, [r7, #32]
 8006a52:	4293      	cmp	r3, r2
 8006a54:	d104      	bne.n	8006a60 <lfs_dir_fetchmatch+0x420>
                    tempbesttag |= 0x80000000;
 8006a56:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8006a58:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8006a5c:	64bb      	str	r3, [r7, #72]	; 0x48
 8006a5e:	e055      	b.n	8006b0c <lfs_dir_fetchmatch+0x4cc>
                } else if (tempbesttag != -1 &&
 8006a60:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8006a62:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8006a66:	d051      	beq.n	8006b0c <lfs_dir_fetchmatch+0x4cc>
                        lfs_tag_id(tag) <= lfs_tag_id(tempbesttag)) {
 8006a68:	6a3b      	ldr	r3, [r7, #32]
 8006a6a:	4618      	mov	r0, r3
 8006a6c:	f7fe ff67 	bl	800593e <lfs_tag_id>
 8006a70:	4603      	mov	r3, r0
 8006a72:	461c      	mov	r4, r3
 8006a74:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8006a76:	4618      	mov	r0, r3
 8006a78:	f7fe ff61 	bl	800593e <lfs_tag_id>
 8006a7c:	4603      	mov	r3, r0
                } else if (tempbesttag != -1 &&
 8006a7e:	429c      	cmp	r4, r3
 8006a80:	d844      	bhi.n	8006b0c <lfs_dir_fetchmatch+0x4cc>
                    tempbesttag += LFS_MKTAG(0, lfs_tag_splice(tag), 0);
 8006a82:	6a3b      	ldr	r3, [r7, #32]
 8006a84:	4618      	mov	r0, r3
 8006a86:	f7fe ff4d 	bl	8005924 <lfs_tag_splice>
 8006a8a:	4603      	mov	r3, r0
 8006a8c:	029a      	lsls	r2, r3, #10
 8006a8e:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8006a90:	4413      	add	r3, r2
 8006a92:	64bb      	str	r3, [r7, #72]	; 0x48
 8006a94:	e03a      	b.n	8006b0c <lfs_dir_fetchmatch+0x4cc>
                }
            } else if (lfs_tag_type1(tag) == LFS_TYPE_TAIL) {
 8006a96:	6a3b      	ldr	r3, [r7, #32]
 8006a98:	4618      	mov	r0, r3
 8006a9a:	f7fe ff16 	bl	80058ca <lfs_tag_type1>
 8006a9e:	4603      	mov	r3, r0
 8006aa0:	f5b3 6fc0 	cmp.w	r3, #1536	; 0x600
 8006aa4:	d132      	bne.n	8006b0c <lfs_dir_fetchmatch+0x4cc>
                tempsplit = (lfs_tag_chunk(tag) & 1);
 8006aa6:	6a3b      	ldr	r3, [r7, #32]
 8006aa8:	4618      	mov	r0, r3
 8006aaa:	f7fe ff2e 	bl	800590a <lfs_tag_chunk>
 8006aae:	4603      	mov	r3, r0
 8006ab0:	f003 0301 	and.w	r3, r3, #1
 8006ab4:	2b00      	cmp	r3, #0
 8006ab6:	bf14      	ite	ne
 8006ab8:	2301      	movne	r3, #1
 8006aba:	2300      	moveq	r3, #0
 8006abc:	f887 304d 	strb.w	r3, [r7, #77]	; 0x4d

                err = lfs_bd_read(lfs,
 8006ac0:	68f8      	ldr	r0, [r7, #12]
                        NULL, &lfs->rcache, lfs->cfg->block_size,
 8006ac2:	68fb      	ldr	r3, [r7, #12]
 8006ac4:	6e9b      	ldr	r3, [r3, #104]	; 0x68
                err = lfs_bd_read(lfs,
 8006ac6:	69dc      	ldr	r4, [r3, #28]
 8006ac8:	68bb      	ldr	r3, [r7, #8]
 8006aca:	681b      	ldr	r3, [r3, #0]
 8006acc:	6d7a      	ldr	r2, [r7, #84]	; 0x54
 8006ace:	3204      	adds	r2, #4
 8006ad0:	2108      	movs	r1, #8
 8006ad2:	9103      	str	r1, [sp, #12]
 8006ad4:	f107 0124 	add.w	r1, r7, #36	; 0x24
 8006ad8:	9102      	str	r1, [sp, #8]
 8006ada:	9201      	str	r2, [sp, #4]
 8006adc:	9300      	str	r3, [sp, #0]
 8006ade:	4623      	mov	r3, r4
 8006ae0:	4602      	mov	r2, r0
 8006ae2:	2100      	movs	r1, #0
 8006ae4:	68f8      	ldr	r0, [r7, #12]
 8006ae6:	f7fe fb67 	bl	80051b8 <lfs_bd_read>
 8006aea:	63f8      	str	r0, [r7, #60]	; 0x3c
                        dir->pair[0], off+sizeof(tag), &temptail, 8);
                if (err) {
 8006aec:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8006aee:	2b00      	cmp	r3, #0
 8006af0:	d007      	beq.n	8006b02 <lfs_dir_fetchmatch+0x4c2>
                    if (err == LFS_ERR_CORRUPT) {
 8006af2:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8006af4:	f113 0f54 	cmn.w	r3, #84	; 0x54
 8006af8:	d103      	bne.n	8006b02 <lfs_dir_fetchmatch+0x4c2>
                        dir->erased = false;
 8006afa:	68bb      	ldr	r3, [r7, #8]
 8006afc:	2200      	movs	r2, #0
 8006afe:	759a      	strb	r2, [r3, #22]
                        break;
 8006b00:	e045      	b.n	8006b8e <lfs_dir_fetchmatch+0x54e>
                    }
                }
                lfs_pair_fromle32(temptail);
 8006b02:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8006b06:	4618      	mov	r0, r3
 8006b08:	f7fe fe8a 	bl	8005820 <lfs_pair_fromle32>
            }

            // found a match for our fetcher?
            if ((fmask & tag) == (fmask & ftag)) {
 8006b0c:	6a3a      	ldr	r2, [r7, #32]
 8006b0e:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 8006b10:	405a      	eors	r2, r3
 8006b12:	683b      	ldr	r3, [r7, #0]
 8006b14:	4013      	ands	r3, r2
 8006b16:	2b00      	cmp	r3, #0
 8006b18:	f47f ae54 	bne.w	80067c4 <lfs_dir_fetchmatch+0x184>
                int res = cb(data, tag, &(struct lfs_diskoff){
 8006b1c:	6a39      	ldr	r1, [r7, #32]
                        dir->pair[0], off+sizeof(tag)});
 8006b1e:	68bb      	ldr	r3, [r7, #8]
 8006b20:	681b      	ldr	r3, [r3, #0]
                int res = cb(data, tag, &(struct lfs_diskoff){
 8006b22:	613b      	str	r3, [r7, #16]
                        dir->pair[0], off+sizeof(tag)});
 8006b24:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8006b26:	3304      	adds	r3, #4
                int res = cb(data, tag, &(struct lfs_diskoff){
 8006b28:	617b      	str	r3, [r7, #20]
 8006b2a:	f107 0210 	add.w	r2, r7, #16
 8006b2e:	f8d7 3080 	ldr.w	r3, [r7, #128]	; 0x80
 8006b32:	f8d7 0084 	ldr.w	r0, [r7, #132]	; 0x84
 8006b36:	4798      	blx	r3
 8006b38:	63b8      	str	r0, [r7, #56]	; 0x38
                if (res < 0) {
 8006b3a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8006b3c:	2b00      	cmp	r3, #0
 8006b3e:	da09      	bge.n	8006b54 <lfs_dir_fetchmatch+0x514>
                    if (res == LFS_ERR_CORRUPT) {
 8006b40:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8006b42:	f113 0f54 	cmn.w	r3, #84	; 0x54
 8006b46:	d103      	bne.n	8006b50 <lfs_dir_fetchmatch+0x510>
                        dir->erased = false;
 8006b48:	68bb      	ldr	r3, [r7, #8]
 8006b4a:	2200      	movs	r2, #0
 8006b4c:	759a      	strb	r2, [r3, #22]
 8006b4e:	e01e      	b.n	8006b8e <lfs_dir_fetchmatch+0x54e>
                        break;
                    }
                    return res;
 8006b50:	6bbb      	ldr	r3, [r7, #56]	; 0x38
                return err;
 8006b52:	e0a3      	b.n	8006c9c <lfs_dir_fetchmatch+0x65c>
                }

                if (res == LFS_CMP_EQ) {
 8006b54:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8006b56:	2b00      	cmp	r3, #0
 8006b58:	d102      	bne.n	8006b60 <lfs_dir_fetchmatch+0x520>
                    // found a match
                    tempbesttag = tag;
 8006b5a:	6a3b      	ldr	r3, [r7, #32]
 8006b5c:	64bb      	str	r3, [r7, #72]	; 0x48
 8006b5e:	e631      	b.n	80067c4 <lfs_dir_fetchmatch+0x184>
                } else if (res == LFS_CMP_GT &&
 8006b60:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8006b62:	2b02      	cmp	r3, #2
 8006b64:	f47f ae2e 	bne.w	80067c4 <lfs_dir_fetchmatch+0x184>
                        lfs_tag_id(tag) <= lfs_tag_id(tempbesttag)) {
 8006b68:	6a3b      	ldr	r3, [r7, #32]
 8006b6a:	4618      	mov	r0, r3
 8006b6c:	f7fe fee7 	bl	800593e <lfs_tag_id>
 8006b70:	4603      	mov	r3, r0
 8006b72:	461c      	mov	r4, r3
 8006b74:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8006b76:	4618      	mov	r0, r3
 8006b78:	f7fe fee1 	bl	800593e <lfs_tag_id>
 8006b7c:	4603      	mov	r3, r0
                } else if (res == LFS_CMP_GT &&
 8006b7e:	429c      	cmp	r4, r3
 8006b80:	f63f ae20 	bhi.w	80067c4 <lfs_dir_fetchmatch+0x184>
                    // found a greater match, keep track to keep things sorted
                    tempbesttag = tag | 0x80000000;
 8006b84:	6a3b      	ldr	r3, [r7, #32]
 8006b86:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8006b8a:	64bb      	str	r3, [r7, #72]	; 0x48
 8006b8c:	e61a      	b.n	80067c4 <lfs_dir_fetchmatch+0x184>
                }
            }
        }

        // consider what we have good enough
        if (dir->off > 0) {
 8006b8e:	68bb      	ldr	r3, [r7, #8]
 8006b90:	68db      	ldr	r3, [r3, #12]
 8006b92:	2b00      	cmp	r3, #0
 8006b94:	d100      	bne.n	8006b98 <lfs_dir_fetchmatch+0x558>
 8006b96:	e05d      	b.n	8006c54 <lfs_dir_fetchmatch+0x614>
            // synthetic move
            if (lfs_gstate_hasmovehere(&lfs->gstate, dir->pair)) {
 8006b98:	68fb      	ldr	r3, [r7, #12]
 8006b9a:	3330      	adds	r3, #48	; 0x30
 8006b9c:	68ba      	ldr	r2, [r7, #8]
 8006b9e:	4611      	mov	r1, r2
 8006ba0:	4618      	mov	r0, r3
 8006ba2:	f7fe ff65 	bl	8005a70 <lfs_gstate_hasmovehere>
 8006ba6:	4603      	mov	r3, r0
 8006ba8:	2b00      	cmp	r3, #0
 8006baa:	d028      	beq.n	8006bfe <lfs_dir_fetchmatch+0x5be>
                if (lfs_tag_id(lfs->gstate.tag) == lfs_tag_id(besttag)) {
 8006bac:	68fb      	ldr	r3, [r7, #12]
 8006bae:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8006bb0:	4618      	mov	r0, r3
 8006bb2:	f7fe fec4 	bl	800593e <lfs_tag_id>
 8006bb6:	4603      	mov	r3, r0
 8006bb8:	461c      	mov	r4, r3
 8006bba:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 8006bbc:	4618      	mov	r0, r3
 8006bbe:	f7fe febe 	bl	800593e <lfs_tag_id>
 8006bc2:	4603      	mov	r3, r0
 8006bc4:	429c      	cmp	r4, r3
 8006bc6:	d104      	bne.n	8006bd2 <lfs_dir_fetchmatch+0x592>
                    besttag |= 0x80000000;
 8006bc8:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 8006bca:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8006bce:	667b      	str	r3, [r7, #100]	; 0x64
 8006bd0:	e015      	b.n	8006bfe <lfs_dir_fetchmatch+0x5be>
                } else if (besttag != -1 &&
 8006bd2:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 8006bd4:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8006bd8:	d011      	beq.n	8006bfe <lfs_dir_fetchmatch+0x5be>
                        lfs_tag_id(lfs->gstate.tag) < lfs_tag_id(besttag)) {
 8006bda:	68fb      	ldr	r3, [r7, #12]
 8006bdc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8006bde:	4618      	mov	r0, r3
 8006be0:	f7fe fead 	bl	800593e <lfs_tag_id>
 8006be4:	4603      	mov	r3, r0
 8006be6:	461c      	mov	r4, r3
 8006be8:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 8006bea:	4618      	mov	r0, r3
 8006bec:	f7fe fea7 	bl	800593e <lfs_tag_id>
 8006bf0:	4603      	mov	r3, r0
                } else if (besttag != -1 &&
 8006bf2:	429c      	cmp	r4, r3
 8006bf4:	d203      	bcs.n	8006bfe <lfs_dir_fetchmatch+0x5be>
                    besttag -= LFS_MKTAG(0, 1, 0);
 8006bf6:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 8006bf8:	f5a3 6380 	sub.w	r3, r3, #1024	; 0x400
 8006bfc:	667b      	str	r3, [r7, #100]	; 0x64
                }
            }

            // found tag? or found best id?
            if (id) {
 8006bfe:	6ffb      	ldr	r3, [r7, #124]	; 0x7c
 8006c00:	2b00      	cmp	r3, #0
 8006c02:	d00f      	beq.n	8006c24 <lfs_dir_fetchmatch+0x5e4>
                *id = lfs_min(lfs_tag_id(besttag), dir->count);
 8006c04:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 8006c06:	4618      	mov	r0, r3
 8006c08:	f7fe fe99 	bl	800593e <lfs_tag_id>
 8006c0c:	4603      	mov	r3, r0
 8006c0e:	461a      	mov	r2, r3
 8006c10:	68bb      	ldr	r3, [r7, #8]
 8006c12:	8a9b      	ldrh	r3, [r3, #20]
 8006c14:	4619      	mov	r1, r3
 8006c16:	4610      	mov	r0, r2
 8006c18:	f7fe f9f2 	bl	8005000 <lfs_min>
 8006c1c:	4603      	mov	r3, r0
 8006c1e:	b29a      	uxth	r2, r3
 8006c20:	6ffb      	ldr	r3, [r7, #124]	; 0x7c
 8006c22:	801a      	strh	r2, [r3, #0]
            }

            if (lfs_tag_isvalid(besttag)) {
 8006c24:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 8006c26:	4618      	mov	r0, r3
 8006c28:	f7fe fe2e 	bl	8005888 <lfs_tag_isvalid>
 8006c2c:	4603      	mov	r3, r0
 8006c2e:	2b00      	cmp	r3, #0
 8006c30:	d001      	beq.n	8006c36 <lfs_dir_fetchmatch+0x5f6>
                return besttag;
 8006c32:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 8006c34:	e032      	b.n	8006c9c <lfs_dir_fetchmatch+0x65c>
            } else if (lfs_tag_id(besttag) < dir->count) {
 8006c36:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 8006c38:	4618      	mov	r0, r3
 8006c3a:	f7fe fe80 	bl	800593e <lfs_tag_id>
 8006c3e:	4603      	mov	r3, r0
 8006c40:	461a      	mov	r2, r3
 8006c42:	68bb      	ldr	r3, [r7, #8]
 8006c44:	8a9b      	ldrh	r3, [r3, #20]
 8006c46:	429a      	cmp	r2, r3
 8006c48:	d202      	bcs.n	8006c50 <lfs_dir_fetchmatch+0x610>
                return LFS_ERR_NOENT;
 8006c4a:	f06f 0301 	mvn.w	r3, #1
 8006c4e:	e025      	b.n	8006c9c <lfs_dir_fetchmatch+0x65c>
            } else {
                return 0;
 8006c50:	2300      	movs	r3, #0
 8006c52:	e023      	b.n	8006c9c <lfs_dir_fetchmatch+0x65c>
            }
        }

        // failed, try the other block?
        lfs_pair_swap(dir->pair);
 8006c54:	68bb      	ldr	r3, [r7, #8]
 8006c56:	4618      	mov	r0, r3
 8006c58:	f7fe fd88 	bl	800576c <lfs_pair_swap>
        dir->rev = revs[(r+1)%2];
 8006c5c:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 8006c5e:	3301      	adds	r3, #1
 8006c60:	2b00      	cmp	r3, #0
 8006c62:	f003 0301 	and.w	r3, r3, #1
 8006c66:	bfb8      	it	lt
 8006c68:	425b      	neglt	r3, r3
 8006c6a:	009b      	lsls	r3, r3, #2
 8006c6c:	3368      	adds	r3, #104	; 0x68
 8006c6e:	443b      	add	r3, r7
 8006c70:	f853 2c3c 	ldr.w	r2, [r3, #-60]
 8006c74:	68bb      	ldr	r3, [r7, #8]
 8006c76:	609a      	str	r2, [r3, #8]
    for (int i = 0; i < 2; i++) {
 8006c78:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 8006c7a:	3301      	adds	r3, #1
 8006c7c:	65bb      	str	r3, [r7, #88]	; 0x58
 8006c7e:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 8006c80:	2b01      	cmp	r3, #1
 8006c82:	f77f ad72 	ble.w	800676a <lfs_dir_fetchmatch+0x12a>
    }

    LFS_ERROR("Corrupted dir pair at %"PRIx32" %"PRIx32,
 8006c86:	68bb      	ldr	r3, [r7, #8]
 8006c88:	681a      	ldr	r2, [r3, #0]
 8006c8a:	68bb      	ldr	r3, [r7, #8]
 8006c8c:	685b      	ldr	r3, [r3, #4]
 8006c8e:	f240 31cd 	movw	r1, #973	; 0x3cd
 8006c92:	4805      	ldr	r0, [pc, #20]	; (8006ca8 <lfs_dir_fetchmatch+0x668>)
 8006c94:	f00b fc16 	bl	80124c4 <iprintf>
            dir->pair[0], dir->pair[1]);
    return LFS_ERR_CORRUPT;
 8006c98:	f06f 0353 	mvn.w	r3, #83	; 0x53
}
 8006c9c:	4618      	mov	r0, r3
 8006c9e:	376c      	adds	r7, #108	; 0x6c
 8006ca0:	46bd      	mov	sp, r7
 8006ca2:	bd90      	pop	{r4, r7, pc}
 8006ca4:	000ffc00 	.word	0x000ffc00
 8006ca8:	08013b38 	.word	0x08013b38

08006cac <lfs_dir_fetch>:

static int lfs_dir_fetch(lfs_t *lfs,
        lfs_mdir_t *dir, const lfs_block_t pair[2]) {
 8006cac:	b580      	push	{r7, lr}
 8006cae:	b088      	sub	sp, #32
 8006cb0:	af04      	add	r7, sp, #16
 8006cb2:	60f8      	str	r0, [r7, #12]
 8006cb4:	60b9      	str	r1, [r7, #8]
 8006cb6:	607a      	str	r2, [r7, #4]
    // note, mask=-1, tag=0 can never match a tag since this
    // pattern has the invalid bit set
    return lfs_dir_fetchmatch(lfs, dir, pair, -1, 0, NULL, NULL, NULL);
 8006cb8:	2300      	movs	r3, #0
 8006cba:	9303      	str	r3, [sp, #12]
 8006cbc:	2300      	movs	r3, #0
 8006cbe:	9302      	str	r3, [sp, #8]
 8006cc0:	2300      	movs	r3, #0
 8006cc2:	9301      	str	r3, [sp, #4]
 8006cc4:	2300      	movs	r3, #0
 8006cc6:	9300      	str	r3, [sp, #0]
 8006cc8:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 8006ccc:	687a      	ldr	r2, [r7, #4]
 8006cce:	68b9      	ldr	r1, [r7, #8]
 8006cd0:	68f8      	ldr	r0, [r7, #12]
 8006cd2:	f7ff fcb5 	bl	8006640 <lfs_dir_fetchmatch>
 8006cd6:	4603      	mov	r3, r0
}
 8006cd8:	4618      	mov	r0, r3
 8006cda:	3710      	adds	r7, #16
 8006cdc:	46bd      	mov	sp, r7
 8006cde:	bd80      	pop	{r7, pc}

08006ce0 <lfs_dir_getgstate>:

static int lfs_dir_getgstate(lfs_t *lfs, const lfs_mdir_t *dir,
        struct lfs_gstate *gstate) {
 8006ce0:	b580      	push	{r7, lr}
 8006ce2:	b08a      	sub	sp, #40	; 0x28
 8006ce4:	af02      	add	r7, sp, #8
 8006ce6:	60f8      	str	r0, [r7, #12]
 8006ce8:	60b9      	str	r1, [r7, #8]
 8006cea:	607a      	str	r2, [r7, #4]
    struct lfs_gstate temp;
    lfs_stag_t res = lfs_dir_get(lfs, dir, LFS_MKTAG(0x7ff, 0, 0),
 8006cec:	f107 0310 	add.w	r3, r7, #16
 8006cf0:	9300      	str	r3, [sp, #0]
 8006cf2:	4b12      	ldr	r3, [pc, #72]	; (8006d3c <lfs_dir_getgstate+0x5c>)
 8006cf4:	4a12      	ldr	r2, [pc, #72]	; (8006d40 <lfs_dir_getgstate+0x60>)
 8006cf6:	68b9      	ldr	r1, [r7, #8]
 8006cf8:	68f8      	ldr	r0, [r7, #12]
 8006cfa:	f7ff f9d5 	bl	80060a8 <lfs_dir_get>
 8006cfe:	61f8      	str	r0, [r7, #28]
            LFS_MKTAG(LFS_TYPE_MOVESTATE, 0, sizeof(temp)), &temp);
    if (res < 0 && res != LFS_ERR_NOENT) {
 8006d00:	69fb      	ldr	r3, [r7, #28]
 8006d02:	2b00      	cmp	r3, #0
 8006d04:	da05      	bge.n	8006d12 <lfs_dir_getgstate+0x32>
 8006d06:	69fb      	ldr	r3, [r7, #28]
 8006d08:	f113 0f02 	cmn.w	r3, #2
 8006d0c:	d001      	beq.n	8006d12 <lfs_dir_getgstate+0x32>
        return res;
 8006d0e:	69fb      	ldr	r3, [r7, #28]
 8006d10:	e00f      	b.n	8006d32 <lfs_dir_getgstate+0x52>
    }

    if (res != LFS_ERR_NOENT) {
 8006d12:	69fb      	ldr	r3, [r7, #28]
 8006d14:	f113 0f02 	cmn.w	r3, #2
 8006d18:	d00a      	beq.n	8006d30 <lfs_dir_getgstate+0x50>
        // xor together to find resulting gstate
        lfs_gstate_fromle32(&temp);
 8006d1a:	f107 0310 	add.w	r3, r7, #16
 8006d1e:	4618      	mov	r0, r3
 8006d20:	f7fe ff2a 	bl	8005b78 <lfs_gstate_fromle32>
        lfs_gstate_xor(gstate, &temp);
 8006d24:	f107 0310 	add.w	r3, r7, #16
 8006d28:	4619      	mov	r1, r3
 8006d2a:	6878      	ldr	r0, [r7, #4]
 8006d2c:	f7fe fe38 	bl	80059a0 <lfs_gstate_xor>
    }

    return 0;
 8006d30:	2300      	movs	r3, #0
}
 8006d32:	4618      	mov	r0, r3
 8006d34:	3720      	adds	r7, #32
 8006d36:	46bd      	mov	sp, r7
 8006d38:	bd80      	pop	{r7, pc}
 8006d3a:	bf00      	nop
 8006d3c:	7ff0000c 	.word	0x7ff0000c
 8006d40:	7ff00000 	.word	0x7ff00000

08006d44 <lfs_dir_find_match>:
    const void *name;
    lfs_size_t size;
};

static int lfs_dir_find_match(void *data,
        lfs_tag_t tag, const void *buffer) {
 8006d44:	b590      	push	{r4, r7, lr}
 8006d46:	b08f      	sub	sp, #60	; 0x3c
 8006d48:	af04      	add	r7, sp, #16
 8006d4a:	60f8      	str	r0, [r7, #12]
 8006d4c:	60b9      	str	r1, [r7, #8]
 8006d4e:	607a      	str	r2, [r7, #4]
    struct lfs_dir_find_match *name = data;
 8006d50:	68fb      	ldr	r3, [r7, #12]
 8006d52:	627b      	str	r3, [r7, #36]	; 0x24
    lfs_t *lfs = name->lfs;
 8006d54:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006d56:	681b      	ldr	r3, [r3, #0]
 8006d58:	623b      	str	r3, [r7, #32]
    const struct lfs_diskoff *disk = buffer;
 8006d5a:	687b      	ldr	r3, [r7, #4]
 8006d5c:	61fb      	str	r3, [r7, #28]

    // compare with disk
    lfs_size_t diff = lfs_min(name->size, lfs_tag_size(tag));
 8006d5e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006d60:	689c      	ldr	r4, [r3, #8]
 8006d62:	68b8      	ldr	r0, [r7, #8]
 8006d64:	f7fe fdfb 	bl	800595e <lfs_tag_size>
 8006d68:	4603      	mov	r3, r0
 8006d6a:	4619      	mov	r1, r3
 8006d6c:	4620      	mov	r0, r4
 8006d6e:	f7fe f947 	bl	8005000 <lfs_min>
 8006d72:	61b8      	str	r0, [r7, #24]
    int res = lfs_bd_cmp(lfs,
 8006d74:	6a3c      	ldr	r4, [r7, #32]
 8006d76:	69fb      	ldr	r3, [r7, #28]
 8006d78:	681b      	ldr	r3, [r3, #0]
 8006d7a:	69fa      	ldr	r2, [r7, #28]
 8006d7c:	6852      	ldr	r2, [r2, #4]
 8006d7e:	6a79      	ldr	r1, [r7, #36]	; 0x24
 8006d80:	6849      	ldr	r1, [r1, #4]
 8006d82:	69b8      	ldr	r0, [r7, #24]
 8006d84:	9003      	str	r0, [sp, #12]
 8006d86:	9102      	str	r1, [sp, #8]
 8006d88:	9201      	str	r2, [sp, #4]
 8006d8a:	9300      	str	r3, [sp, #0]
 8006d8c:	69bb      	ldr	r3, [r7, #24]
 8006d8e:	4622      	mov	r2, r4
 8006d90:	2100      	movs	r1, #0
 8006d92:	6a38      	ldr	r0, [r7, #32]
 8006d94:	f7fe fb20 	bl	80053d8 <lfs_bd_cmp>
 8006d98:	6178      	str	r0, [r7, #20]
            NULL, &lfs->rcache, diff,
            disk->block, disk->off, name->name, diff);
    if (res != LFS_CMP_EQ) {
 8006d9a:	697b      	ldr	r3, [r7, #20]
 8006d9c:	2b00      	cmp	r3, #0
 8006d9e:	d001      	beq.n	8006da4 <lfs_dir_find_match+0x60>
        return res;
 8006da0:	697b      	ldr	r3, [r7, #20]
 8006da2:	e014      	b.n	8006dce <lfs_dir_find_match+0x8a>
    }

    // only equal if our size is still the same
    if (name->size != lfs_tag_size(tag)) {
 8006da4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006da6:	689c      	ldr	r4, [r3, #8]
 8006da8:	68b8      	ldr	r0, [r7, #8]
 8006daa:	f7fe fdd8 	bl	800595e <lfs_tag_size>
 8006dae:	4603      	mov	r3, r0
 8006db0:	429c      	cmp	r4, r3
 8006db2:	d00b      	beq.n	8006dcc <lfs_dir_find_match+0x88>
        return (name->size < lfs_tag_size(tag)) ? LFS_CMP_LT : LFS_CMP_GT;
 8006db4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006db6:	689c      	ldr	r4, [r3, #8]
 8006db8:	68b8      	ldr	r0, [r7, #8]
 8006dba:	f7fe fdd0 	bl	800595e <lfs_tag_size>
 8006dbe:	4603      	mov	r3, r0
 8006dc0:	429c      	cmp	r4, r3
 8006dc2:	d201      	bcs.n	8006dc8 <lfs_dir_find_match+0x84>
 8006dc4:	2301      	movs	r3, #1
 8006dc6:	e002      	b.n	8006dce <lfs_dir_find_match+0x8a>
 8006dc8:	2302      	movs	r3, #2
 8006dca:	e000      	b.n	8006dce <lfs_dir_find_match+0x8a>
    }

    // found a match!
    return LFS_CMP_EQ;
 8006dcc:	2300      	movs	r3, #0
}
 8006dce:	4618      	mov	r0, r3
 8006dd0:	372c      	adds	r7, #44	; 0x2c
 8006dd2:	46bd      	mov	sp, r7
 8006dd4:	bd90      	pop	{r4, r7, pc}

08006dd6 <lfs_dir_commitprog>:
    lfs_off_t begin;
    lfs_off_t end;
};

static int lfs_dir_commitprog(lfs_t *lfs, struct lfs_commit *commit,
        const void *buffer, lfs_size_t size) {
 8006dd6:	b590      	push	{r4, r7, lr}
 8006dd8:	b08b      	sub	sp, #44	; 0x2c
 8006dda:	af04      	add	r7, sp, #16
 8006ddc:	60f8      	str	r0, [r7, #12]
 8006dde:	60b9      	str	r1, [r7, #8]
 8006de0:	607a      	str	r2, [r7, #4]
 8006de2:	603b      	str	r3, [r7, #0]
    int err = lfs_bd_prog(lfs,
 8006de4:	68fb      	ldr	r3, [r7, #12]
 8006de6:	f103 0010 	add.w	r0, r3, #16
 8006dea:	68fc      	ldr	r4, [r7, #12]
 8006dec:	68bb      	ldr	r3, [r7, #8]
 8006dee:	681b      	ldr	r3, [r3, #0]
 8006df0:	68ba      	ldr	r2, [r7, #8]
 8006df2:	6852      	ldr	r2, [r2, #4]
 8006df4:	6839      	ldr	r1, [r7, #0]
 8006df6:	9103      	str	r1, [sp, #12]
 8006df8:	6879      	ldr	r1, [r7, #4]
 8006dfa:	9102      	str	r1, [sp, #8]
 8006dfc:	9201      	str	r2, [sp, #4]
 8006dfe:	9300      	str	r3, [sp, #0]
 8006e00:	2300      	movs	r3, #0
 8006e02:	4622      	mov	r2, r4
 8006e04:	4601      	mov	r1, r0
 8006e06:	68f8      	ldr	r0, [r7, #12]
 8006e08:	f7fe fbda 	bl	80055c0 <lfs_bd_prog>
 8006e0c:	6178      	str	r0, [r7, #20]
            &lfs->pcache, &lfs->rcache, false,
            commit->block, commit->off ,
            (const uint8_t*)buffer, size);
    if (err) {
 8006e0e:	697b      	ldr	r3, [r7, #20]
 8006e10:	2b00      	cmp	r3, #0
 8006e12:	d001      	beq.n	8006e18 <lfs_dir_commitprog+0x42>
        return err;
 8006e14:	697b      	ldr	r3, [r7, #20]
 8006e16:	e010      	b.n	8006e3a <lfs_dir_commitprog+0x64>
    }

    commit->crc = lfs_crc(commit->crc, buffer, size);
 8006e18:	68bb      	ldr	r3, [r7, #8]
 8006e1a:	68db      	ldr	r3, [r3, #12]
 8006e1c:	683a      	ldr	r2, [r7, #0]
 8006e1e:	6879      	ldr	r1, [r7, #4]
 8006e20:	4618      	mov	r0, r3
 8006e22:	f002 ffaf 	bl	8009d84 <lfs_crc>
 8006e26:	4602      	mov	r2, r0
 8006e28:	68bb      	ldr	r3, [r7, #8]
 8006e2a:	60da      	str	r2, [r3, #12]
    commit->off += size;
 8006e2c:	68bb      	ldr	r3, [r7, #8]
 8006e2e:	685a      	ldr	r2, [r3, #4]
 8006e30:	683b      	ldr	r3, [r7, #0]
 8006e32:	441a      	add	r2, r3
 8006e34:	68bb      	ldr	r3, [r7, #8]
 8006e36:	605a      	str	r2, [r3, #4]
    return 0;
 8006e38:	2300      	movs	r3, #0
}
 8006e3a:	4618      	mov	r0, r3
 8006e3c:	371c      	adds	r7, #28
 8006e3e:	46bd      	mov	sp, r7
 8006e40:	bd90      	pop	{r4, r7, pc}

08006e42 <lfs_dir_commitattr>:

static int lfs_dir_commitattr(lfs_t *lfs, struct lfs_commit *commit,
        lfs_tag_t tag, const void *buffer) {
 8006e42:	b590      	push	{r4, r7, lr}
 8006e44:	b08f      	sub	sp, #60	; 0x3c
 8006e46:	af04      	add	r7, sp, #16
 8006e48:	60f8      	str	r0, [r7, #12]
 8006e4a:	60b9      	str	r1, [r7, #8]
 8006e4c:	607a      	str	r2, [r7, #4]
 8006e4e:	603b      	str	r3, [r7, #0]
    // check if we fit
    lfs_size_t dsize = lfs_tag_dsize(tag);
 8006e50:	6878      	ldr	r0, [r7, #4]
 8006e52:	f7fe fd91 	bl	8005978 <lfs_tag_dsize>
 8006e56:	6238      	str	r0, [r7, #32]
    if (commit->off + dsize > commit->end) {
 8006e58:	68bb      	ldr	r3, [r7, #8]
 8006e5a:	685a      	ldr	r2, [r3, #4]
 8006e5c:	6a3b      	ldr	r3, [r7, #32]
 8006e5e:	441a      	add	r2, r3
 8006e60:	68bb      	ldr	r3, [r7, #8]
 8006e62:	695b      	ldr	r3, [r3, #20]
 8006e64:	429a      	cmp	r2, r3
 8006e66:	d902      	bls.n	8006e6e <lfs_dir_commitattr+0x2c>
        return LFS_ERR_NOSPC;
 8006e68:	f06f 031b 	mvn.w	r3, #27
 8006e6c:	e065      	b.n	8006f3a <lfs_dir_commitattr+0xf8>
    }

    // write out tag
    lfs_tag_t ntag = lfs_tobe32((tag & 0x7fffffff) ^ commit->ptag);
 8006e6e:	687b      	ldr	r3, [r7, #4]
 8006e70:	f023 4200 	bic.w	r2, r3, #2147483648	; 0x80000000
 8006e74:	68bb      	ldr	r3, [r7, #8]
 8006e76:	689b      	ldr	r3, [r3, #8]
 8006e78:	4053      	eors	r3, r2
 8006e7a:	4618      	mov	r0, r3
 8006e7c:	f7fe f953 	bl	8005126 <lfs_tobe32>
 8006e80:	4603      	mov	r3, r0
 8006e82:	617b      	str	r3, [r7, #20]
    int err = lfs_dir_commitprog(lfs, commit, &ntag, sizeof(ntag));
 8006e84:	f107 0214 	add.w	r2, r7, #20
 8006e88:	2304      	movs	r3, #4
 8006e8a:	68b9      	ldr	r1, [r7, #8]
 8006e8c:	68f8      	ldr	r0, [r7, #12]
 8006e8e:	f7ff ffa2 	bl	8006dd6 <lfs_dir_commitprog>
 8006e92:	61f8      	str	r0, [r7, #28]
    if (err) {
 8006e94:	69fb      	ldr	r3, [r7, #28]
 8006e96:	2b00      	cmp	r3, #0
 8006e98:	d001      	beq.n	8006e9e <lfs_dir_commitattr+0x5c>
        return err;
 8006e9a:	69fb      	ldr	r3, [r7, #28]
 8006e9c:	e04d      	b.n	8006f3a <lfs_dir_commitattr+0xf8>
    }

    if (!(tag & 0x80000000)) {
 8006e9e:	687b      	ldr	r3, [r7, #4]
 8006ea0:	2b00      	cmp	r3, #0
 8006ea2:	db0c      	blt.n	8006ebe <lfs_dir_commitattr+0x7c>
        // from memory
        err = lfs_dir_commitprog(lfs, commit, buffer, dsize-sizeof(tag));
 8006ea4:	6a3b      	ldr	r3, [r7, #32]
 8006ea6:	3b04      	subs	r3, #4
 8006ea8:	683a      	ldr	r2, [r7, #0]
 8006eaa:	68b9      	ldr	r1, [r7, #8]
 8006eac:	68f8      	ldr	r0, [r7, #12]
 8006eae:	f7ff ff92 	bl	8006dd6 <lfs_dir_commitprog>
 8006eb2:	61f8      	str	r0, [r7, #28]
        if (err) {
 8006eb4:	69fb      	ldr	r3, [r7, #28]
 8006eb6:	2b00      	cmp	r3, #0
 8006eb8:	d039      	beq.n	8006f2e <lfs_dir_commitattr+0xec>
            return err;
 8006eba:	69fb      	ldr	r3, [r7, #28]
 8006ebc:	e03d      	b.n	8006f3a <lfs_dir_commitattr+0xf8>
        }
    } else {
        // from disk
        const struct lfs_diskoff *disk = buffer;
 8006ebe:	683b      	ldr	r3, [r7, #0]
 8006ec0:	61bb      	str	r3, [r7, #24]
        for (lfs_off_t i = 0; i < dsize-sizeof(tag); i++) {
 8006ec2:	2300      	movs	r3, #0
 8006ec4:	627b      	str	r3, [r7, #36]	; 0x24
 8006ec6:	e02d      	b.n	8006f24 <lfs_dir_commitattr+0xe2>
            // rely on caching to make this efficient
            uint8_t dat;
            err = lfs_bd_read(lfs,
 8006ec8:	68f8      	ldr	r0, [r7, #12]
                    NULL, &lfs->rcache, dsize-sizeof(tag)-i,
 8006eca:	6a3a      	ldr	r2, [r7, #32]
 8006ecc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006ece:	1ad3      	subs	r3, r2, r3
            err = lfs_bd_read(lfs,
 8006ed0:	1f1c      	subs	r4, r3, #4
 8006ed2:	69bb      	ldr	r3, [r7, #24]
 8006ed4:	681b      	ldr	r3, [r3, #0]
                    disk->block, disk->off+i, &dat, 1);
 8006ed6:	69ba      	ldr	r2, [r7, #24]
 8006ed8:	6851      	ldr	r1, [r2, #4]
            err = lfs_bd_read(lfs,
 8006eda:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8006edc:	440a      	add	r2, r1
 8006ede:	2101      	movs	r1, #1
 8006ee0:	9103      	str	r1, [sp, #12]
 8006ee2:	f107 0113 	add.w	r1, r7, #19
 8006ee6:	9102      	str	r1, [sp, #8]
 8006ee8:	9201      	str	r2, [sp, #4]
 8006eea:	9300      	str	r3, [sp, #0]
 8006eec:	4623      	mov	r3, r4
 8006eee:	4602      	mov	r2, r0
 8006ef0:	2100      	movs	r1, #0
 8006ef2:	68f8      	ldr	r0, [r7, #12]
 8006ef4:	f7fe f960 	bl	80051b8 <lfs_bd_read>
 8006ef8:	61f8      	str	r0, [r7, #28]
            if (err) {
 8006efa:	69fb      	ldr	r3, [r7, #28]
 8006efc:	2b00      	cmp	r3, #0
 8006efe:	d001      	beq.n	8006f04 <lfs_dir_commitattr+0xc2>
                return err;
 8006f00:	69fb      	ldr	r3, [r7, #28]
 8006f02:	e01a      	b.n	8006f3a <lfs_dir_commitattr+0xf8>
            }

            err = lfs_dir_commitprog(lfs, commit, &dat, 1);
 8006f04:	f107 0213 	add.w	r2, r7, #19
 8006f08:	2301      	movs	r3, #1
 8006f0a:	68b9      	ldr	r1, [r7, #8]
 8006f0c:	68f8      	ldr	r0, [r7, #12]
 8006f0e:	f7ff ff62 	bl	8006dd6 <lfs_dir_commitprog>
 8006f12:	61f8      	str	r0, [r7, #28]
            if (err) {
 8006f14:	69fb      	ldr	r3, [r7, #28]
 8006f16:	2b00      	cmp	r3, #0
 8006f18:	d001      	beq.n	8006f1e <lfs_dir_commitattr+0xdc>
                return err;
 8006f1a:	69fb      	ldr	r3, [r7, #28]
 8006f1c:	e00d      	b.n	8006f3a <lfs_dir_commitattr+0xf8>
        for (lfs_off_t i = 0; i < dsize-sizeof(tag); i++) {
 8006f1e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006f20:	3301      	adds	r3, #1
 8006f22:	627b      	str	r3, [r7, #36]	; 0x24
 8006f24:	6a3b      	ldr	r3, [r7, #32]
 8006f26:	3b04      	subs	r3, #4
 8006f28:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8006f2a:	429a      	cmp	r2, r3
 8006f2c:	d3cc      	bcc.n	8006ec8 <lfs_dir_commitattr+0x86>
            }
        }
    }

    commit->ptag = tag & 0x7fffffff;
 8006f2e:	687b      	ldr	r3, [r7, #4]
 8006f30:	f023 4200 	bic.w	r2, r3, #2147483648	; 0x80000000
 8006f34:	68bb      	ldr	r3, [r7, #8]
 8006f36:	609a      	str	r2, [r3, #8]
    return 0;
 8006f38:	2300      	movs	r3, #0
}
 8006f3a:	4618      	mov	r0, r3
 8006f3c:	372c      	adds	r7, #44	; 0x2c
 8006f3e:	46bd      	mov	sp, r7
 8006f40:	bd90      	pop	{r4, r7, pc}

08006f42 <lfs_dir_commitcrc>:

static int lfs_dir_commitcrc(lfs_t *lfs, struct lfs_commit *commit) {
 8006f42:	b590      	push	{r4, r7, lr}
 8006f44:	b097      	sub	sp, #92	; 0x5c
 8006f46:	af04      	add	r7, sp, #16
 8006f48:	6078      	str	r0, [r7, #4]
 8006f4a:	6039      	str	r1, [r7, #0]
    // align to program units
    const lfs_off_t off1 = commit->off + sizeof(lfs_tag_t);
 8006f4c:	683b      	ldr	r3, [r7, #0]
 8006f4e:	685b      	ldr	r3, [r3, #4]
 8006f50:	3304      	adds	r3, #4
 8006f52:	633b      	str	r3, [r7, #48]	; 0x30
    const lfs_off_t end = lfs_alignup(off1 + sizeof(uint32_t),
 8006f54:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006f56:	1d1a      	adds	r2, r3, #4
            lfs->cfg->prog_size);
 8006f58:	687b      	ldr	r3, [r7, #4]
 8006f5a:	6e9b      	ldr	r3, [r3, #104]	; 0x68
    const lfs_off_t end = lfs_alignup(off1 + sizeof(uint32_t),
 8006f5c:	699b      	ldr	r3, [r3, #24]
 8006f5e:	4619      	mov	r1, r3
 8006f60:	4610      	mov	r0, r2
 8006f62:	f7fe f872 	bl	800504a <lfs_alignup>
 8006f66:	62f8      	str	r0, [r7, #44]	; 0x2c

    // create crc tags to fill up remainder of commit, note that
    // padding is not crcd, which lets fetches skip padding but
    // makes committing a bit more complicated
    while (commit->off < end) {
 8006f68:	e09c      	b.n	80070a4 <lfs_dir_commitcrc+0x162>
        lfs_off_t off = commit->off + sizeof(lfs_tag_t);
 8006f6a:	683b      	ldr	r3, [r7, #0]
 8006f6c:	685b      	ldr	r3, [r3, #4]
 8006f6e:	3304      	adds	r3, #4
 8006f70:	627b      	str	r3, [r7, #36]	; 0x24
        lfs_off_t noff = lfs_min(end - off, 0x3fe) + off;
 8006f72:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8006f74:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006f76:	1ad3      	subs	r3, r2, r3
 8006f78:	f240 31fe 	movw	r1, #1022	; 0x3fe
 8006f7c:	4618      	mov	r0, r3
 8006f7e:	f7fe f83f 	bl	8005000 <lfs_min>
 8006f82:	4602      	mov	r2, r0
 8006f84:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006f86:	4413      	add	r3, r2
 8006f88:	647b      	str	r3, [r7, #68]	; 0x44
        if (noff < end) {
 8006f8a:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 8006f8c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8006f8e:	429a      	cmp	r2, r3
 8006f90:	d206      	bcs.n	8006fa0 <lfs_dir_commitcrc+0x5e>
            noff = lfs_min(noff, end - 2*sizeof(uint32_t));
 8006f92:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8006f94:	3b08      	subs	r3, #8
 8006f96:	4619      	mov	r1, r3
 8006f98:	6c78      	ldr	r0, [r7, #68]	; 0x44
 8006f9a:	f7fe f831 	bl	8005000 <lfs_min>
 8006f9e:	6478      	str	r0, [r7, #68]	; 0x44
        }

        // read erased state from next program unit
        lfs_tag_t tag = LFS_BLOCK_NULL;
 8006fa0:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 8006fa4:	61bb      	str	r3, [r7, #24]
        int err = lfs_bd_read(lfs,
 8006fa6:	6879      	ldr	r1, [r7, #4]
 8006fa8:	683b      	ldr	r3, [r7, #0]
 8006faa:	681b      	ldr	r3, [r3, #0]
 8006fac:	2204      	movs	r2, #4
 8006fae:	9203      	str	r2, [sp, #12]
 8006fb0:	f107 0218 	add.w	r2, r7, #24
 8006fb4:	9202      	str	r2, [sp, #8]
 8006fb6:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 8006fb8:	9201      	str	r2, [sp, #4]
 8006fba:	9300      	str	r3, [sp, #0]
 8006fbc:	2304      	movs	r3, #4
 8006fbe:	460a      	mov	r2, r1
 8006fc0:	2100      	movs	r1, #0
 8006fc2:	6878      	ldr	r0, [r7, #4]
 8006fc4:	f7fe f8f8 	bl	80051b8 <lfs_bd_read>
 8006fc8:	6238      	str	r0, [r7, #32]
                NULL, &lfs->rcache, sizeof(tag),
                commit->block, noff, &tag, sizeof(tag));
        if (err && err != LFS_ERR_CORRUPT) {
 8006fca:	6a3b      	ldr	r3, [r7, #32]
 8006fcc:	2b00      	cmp	r3, #0
 8006fce:	d005      	beq.n	8006fdc <lfs_dir_commitcrc+0x9a>
 8006fd0:	6a3b      	ldr	r3, [r7, #32]
 8006fd2:	f113 0f54 	cmn.w	r3, #84	; 0x54
 8006fd6:	d001      	beq.n	8006fdc <lfs_dir_commitcrc+0x9a>
            return err;
 8006fd8:	6a3b      	ldr	r3, [r7, #32]
 8006fda:	e0d3      	b.n	8007184 <lfs_dir_commitcrc+0x242>
        }

        // build crc tag
        bool reset = ~lfs_frombe32(tag) >> 31;
 8006fdc:	69bb      	ldr	r3, [r7, #24]
 8006fde:	4618      	mov	r0, r3
 8006fe0:	f7fe f895 	bl	800510e <lfs_frombe32>
 8006fe4:	4603      	mov	r3, r0
 8006fe6:	43db      	mvns	r3, r3
 8006fe8:	0fdb      	lsrs	r3, r3, #31
 8006fea:	2b00      	cmp	r3, #0
 8006fec:	bf14      	ite	ne
 8006fee:	2301      	movne	r3, #1
 8006ff0:	2300      	moveq	r3, #0
 8006ff2:	77fb      	strb	r3, [r7, #31]
        tag = LFS_MKTAG(LFS_TYPE_CRC + reset, 0x3ff, noff - off);
 8006ff4:	7ffb      	ldrb	r3, [r7, #31]
 8006ff6:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8006ffa:	051a      	lsls	r2, r3, #20
 8006ffc:	6c79      	ldr	r1, [r7, #68]	; 0x44
 8006ffe:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007000:	1acb      	subs	r3, r1, r3
 8007002:	4313      	orrs	r3, r2
 8007004:	f443 237f 	orr.w	r3, r3, #1044480	; 0xff000
 8007008:	f443 6340 	orr.w	r3, r3, #3072	; 0xc00
 800700c:	61bb      	str	r3, [r7, #24]

        // write out crc
        uint32_t footer[2];
        footer[0] = lfs_tobe32(tag ^ commit->ptag);
 800700e:	683b      	ldr	r3, [r7, #0]
 8007010:	689a      	ldr	r2, [r3, #8]
 8007012:	69bb      	ldr	r3, [r7, #24]
 8007014:	4053      	eors	r3, r2
 8007016:	4618      	mov	r0, r3
 8007018:	f7fe f885 	bl	8005126 <lfs_tobe32>
 800701c:	4603      	mov	r3, r0
 800701e:	613b      	str	r3, [r7, #16]
        commit->crc = lfs_crc(commit->crc, &footer[0], sizeof(footer[0]));
 8007020:	683b      	ldr	r3, [r7, #0]
 8007022:	68db      	ldr	r3, [r3, #12]
 8007024:	f107 0110 	add.w	r1, r7, #16
 8007028:	2204      	movs	r2, #4
 800702a:	4618      	mov	r0, r3
 800702c:	f002 feaa 	bl	8009d84 <lfs_crc>
 8007030:	4602      	mov	r2, r0
 8007032:	683b      	ldr	r3, [r7, #0]
 8007034:	60da      	str	r2, [r3, #12]
        footer[1] = lfs_tole32(commit->crc);
 8007036:	683b      	ldr	r3, [r7, #0]
 8007038:	68db      	ldr	r3, [r3, #12]
 800703a:	4618      	mov	r0, r3
 800703c:	f7fe f85b 	bl	80050f6 <lfs_tole32>
 8007040:	4603      	mov	r3, r0
 8007042:	617b      	str	r3, [r7, #20]
        err = lfs_bd_prog(lfs,
 8007044:	687b      	ldr	r3, [r7, #4]
 8007046:	f103 0010 	add.w	r0, r3, #16
 800704a:	687c      	ldr	r4, [r7, #4]
 800704c:	683b      	ldr	r3, [r7, #0]
 800704e:	681b      	ldr	r3, [r3, #0]
 8007050:	683a      	ldr	r2, [r7, #0]
 8007052:	6852      	ldr	r2, [r2, #4]
 8007054:	2108      	movs	r1, #8
 8007056:	9103      	str	r1, [sp, #12]
 8007058:	f107 0110 	add.w	r1, r7, #16
 800705c:	9102      	str	r1, [sp, #8]
 800705e:	9201      	str	r2, [sp, #4]
 8007060:	9300      	str	r3, [sp, #0]
 8007062:	2300      	movs	r3, #0
 8007064:	4622      	mov	r2, r4
 8007066:	4601      	mov	r1, r0
 8007068:	6878      	ldr	r0, [r7, #4]
 800706a:	f7fe faa9 	bl	80055c0 <lfs_bd_prog>
 800706e:	6238      	str	r0, [r7, #32]
                &lfs->pcache, &lfs->rcache, false,
                commit->block, commit->off, &footer, sizeof(footer));
        if (err) {
 8007070:	6a3b      	ldr	r3, [r7, #32]
 8007072:	2b00      	cmp	r3, #0
 8007074:	d001      	beq.n	800707a <lfs_dir_commitcrc+0x138>
            return err;
 8007076:	6a3b      	ldr	r3, [r7, #32]
 8007078:	e084      	b.n	8007184 <lfs_dir_commitcrc+0x242>
        }

        commit->off += sizeof(tag)+lfs_tag_size(tag);
 800707a:	69bb      	ldr	r3, [r7, #24]
 800707c:	4618      	mov	r0, r3
 800707e:	f7fe fc6e 	bl	800595e <lfs_tag_size>
 8007082:	4603      	mov	r3, r0
 8007084:	1d1a      	adds	r2, r3, #4
 8007086:	683b      	ldr	r3, [r7, #0]
 8007088:	685b      	ldr	r3, [r3, #4]
 800708a:	441a      	add	r2, r3
 800708c:	683b      	ldr	r3, [r7, #0]
 800708e:	605a      	str	r2, [r3, #4]
        commit->ptag = tag ^ ((lfs_tag_t)reset << 31);
 8007090:	7ffb      	ldrb	r3, [r7, #31]
 8007092:	07da      	lsls	r2, r3, #31
 8007094:	69bb      	ldr	r3, [r7, #24]
 8007096:	405a      	eors	r2, r3
 8007098:	683b      	ldr	r3, [r7, #0]
 800709a:	609a      	str	r2, [r3, #8]
        commit->crc = LFS_BLOCK_NULL; // reset crc for next "commit"
 800709c:	683b      	ldr	r3, [r7, #0]
 800709e:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 80070a2:	60da      	str	r2, [r3, #12]
    while (commit->off < end) {
 80070a4:	683b      	ldr	r3, [r7, #0]
 80070a6:	685b      	ldr	r3, [r3, #4]
 80070a8:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 80070aa:	429a      	cmp	r2, r3
 80070ac:	f63f af5d 	bhi.w	8006f6a <lfs_dir_commitcrc+0x28>
    }

    // flush buffers
    int err = lfs_bd_sync(lfs, &lfs->pcache, &lfs->rcache, false);
 80070b0:	687b      	ldr	r3, [r7, #4]
 80070b2:	f103 0110 	add.w	r1, r3, #16
 80070b6:	687a      	ldr	r2, [r7, #4]
 80070b8:	2300      	movs	r3, #0
 80070ba:	6878      	ldr	r0, [r7, #4]
 80070bc:	f7fe fa4c 	bl	8005558 <lfs_bd_sync>
 80070c0:	62b8      	str	r0, [r7, #40]	; 0x28
    if (err) {
 80070c2:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80070c4:	2b00      	cmp	r3, #0
 80070c6:	d001      	beq.n	80070cc <lfs_dir_commitcrc+0x18a>
        return err;
 80070c8:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80070ca:	e05b      	b.n	8007184 <lfs_dir_commitcrc+0x242>
    }

    // successful commit, check checksums to make sure
    lfs_off_t off = commit->begin;
 80070cc:	683b      	ldr	r3, [r7, #0]
 80070ce:	691b      	ldr	r3, [r3, #16]
 80070d0:	643b      	str	r3, [r7, #64]	; 0x40
    lfs_off_t noff = off1;
 80070d2:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80070d4:	63fb      	str	r3, [r7, #60]	; 0x3c
    while (off < end) {
 80070d6:	e050      	b.n	800717a <lfs_dir_commitcrc+0x238>
        uint32_t crc = LFS_BLOCK_NULL;
 80070d8:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 80070dc:	63bb      	str	r3, [r7, #56]	; 0x38
        for (lfs_off_t i = off; i < noff+sizeof(uint32_t); i++) {
 80070de:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 80070e0:	637b      	str	r3, [r7, #52]	; 0x34
 80070e2:	e025      	b.n	8007130 <lfs_dir_commitcrc+0x1ee>
            // leave it up to caching to make this efficient
            uint8_t dat;
            err = lfs_bd_read(lfs,
 80070e4:	6879      	ldr	r1, [r7, #4]
                    NULL, &lfs->rcache, noff+sizeof(uint32_t)-i,
 80070e6:	6bfa      	ldr	r2, [r7, #60]	; 0x3c
 80070e8:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80070ea:	1ad3      	subs	r3, r2, r3
            err = lfs_bd_read(lfs,
 80070ec:	1d18      	adds	r0, r3, #4
 80070ee:	683b      	ldr	r3, [r7, #0]
 80070f0:	681b      	ldr	r3, [r3, #0]
 80070f2:	2201      	movs	r2, #1
 80070f4:	9203      	str	r2, [sp, #12]
 80070f6:	f107 020f 	add.w	r2, r7, #15
 80070fa:	9202      	str	r2, [sp, #8]
 80070fc:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 80070fe:	9201      	str	r2, [sp, #4]
 8007100:	9300      	str	r3, [sp, #0]
 8007102:	4603      	mov	r3, r0
 8007104:	460a      	mov	r2, r1
 8007106:	2100      	movs	r1, #0
 8007108:	6878      	ldr	r0, [r7, #4]
 800710a:	f7fe f855 	bl	80051b8 <lfs_bd_read>
 800710e:	62b8      	str	r0, [r7, #40]	; 0x28
                    commit->block, i, &dat, 1);
            if (err) {
 8007110:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8007112:	2b00      	cmp	r3, #0
 8007114:	d001      	beq.n	800711a <lfs_dir_commitcrc+0x1d8>
                return err;
 8007116:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8007118:	e034      	b.n	8007184 <lfs_dir_commitcrc+0x242>
            }

            crc = lfs_crc(crc, &dat, 1);
 800711a:	f107 030f 	add.w	r3, r7, #15
 800711e:	2201      	movs	r2, #1
 8007120:	4619      	mov	r1, r3
 8007122:	6bb8      	ldr	r0, [r7, #56]	; 0x38
 8007124:	f002 fe2e 	bl	8009d84 <lfs_crc>
 8007128:	63b8      	str	r0, [r7, #56]	; 0x38
        for (lfs_off_t i = off; i < noff+sizeof(uint32_t); i++) {
 800712a:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800712c:	3301      	adds	r3, #1
 800712e:	637b      	str	r3, [r7, #52]	; 0x34
 8007130:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8007132:	3304      	adds	r3, #4
 8007134:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8007136:	429a      	cmp	r2, r3
 8007138:	d3d4      	bcc.n	80070e4 <lfs_dir_commitcrc+0x1a2>
        }

        // detected write error?
        if (crc != 0) {
 800713a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800713c:	2b00      	cmp	r3, #0
 800713e:	d002      	beq.n	8007146 <lfs_dir_commitcrc+0x204>
            return LFS_ERR_CORRUPT;
 8007140:	f06f 0353 	mvn.w	r3, #83	; 0x53
 8007144:	e01e      	b.n	8007184 <lfs_dir_commitcrc+0x242>
        }

        // skip padding
        off = lfs_min(end - noff, 0x3fe) + noff;
 8007146:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8007148:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800714a:	1ad3      	subs	r3, r2, r3
 800714c:	f240 31fe 	movw	r1, #1022	; 0x3fe
 8007150:	4618      	mov	r0, r3
 8007152:	f7fd ff55 	bl	8005000 <lfs_min>
 8007156:	4602      	mov	r2, r0
 8007158:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800715a:	4413      	add	r3, r2
 800715c:	643b      	str	r3, [r7, #64]	; 0x40
        if (off < end) {
 800715e:	6c3a      	ldr	r2, [r7, #64]	; 0x40
 8007160:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8007162:	429a      	cmp	r2, r3
 8007164:	d206      	bcs.n	8007174 <lfs_dir_commitcrc+0x232>
            off = lfs_min(off, end - 2*sizeof(uint32_t));
 8007166:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8007168:	3b08      	subs	r3, #8
 800716a:	4619      	mov	r1, r3
 800716c:	6c38      	ldr	r0, [r7, #64]	; 0x40
 800716e:	f7fd ff47 	bl	8005000 <lfs_min>
 8007172:	6438      	str	r0, [r7, #64]	; 0x40
        }
        noff = off + sizeof(uint32_t);
 8007174:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8007176:	3304      	adds	r3, #4
 8007178:	63fb      	str	r3, [r7, #60]	; 0x3c
    while (off < end) {
 800717a:	6c3a      	ldr	r2, [r7, #64]	; 0x40
 800717c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800717e:	429a      	cmp	r2, r3
 8007180:	d3aa      	bcc.n	80070d8 <lfs_dir_commitcrc+0x196>
    }

    return 0;
 8007182:	2300      	movs	r3, #0
}
 8007184:	4618      	mov	r0, r3
 8007186:	374c      	adds	r7, #76	; 0x4c
 8007188:	46bd      	mov	sp, r7
 800718a:	bd90      	pop	{r4, r7, pc}

0800718c <lfs_dir_alloc>:

static int lfs_dir_alloc(lfs_t *lfs, lfs_mdir_t *dir) {
 800718c:	b580      	push	{r7, lr}
 800718e:	b08a      	sub	sp, #40	; 0x28
 8007190:	af04      	add	r7, sp, #16
 8007192:	6078      	str	r0, [r7, #4]
 8007194:	6039      	str	r1, [r7, #0]
    // allocate pair of dir blocks (backwards, so we write block 1 first)
    for (int i = 0; i < 2; i++) {
 8007196:	2300      	movs	r3, #0
 8007198:	617b      	str	r3, [r7, #20]
 800719a:	e016      	b.n	80071ca <lfs_dir_alloc+0x3e>
        int err = lfs_alloc(lfs, &dir->pair[(i+1)%2]);
 800719c:	697b      	ldr	r3, [r7, #20]
 800719e:	3301      	adds	r3, #1
 80071a0:	2b00      	cmp	r3, #0
 80071a2:	f003 0301 	and.w	r3, r3, #1
 80071a6:	bfb8      	it	lt
 80071a8:	425b      	neglt	r3, r3
 80071aa:	009b      	lsls	r3, r3, #2
 80071ac:	683a      	ldr	r2, [r7, #0]
 80071ae:	4413      	add	r3, r2
 80071b0:	4619      	mov	r1, r3
 80071b2:	6878      	ldr	r0, [r7, #4]
 80071b4:	f7fe fde0 	bl	8005d78 <lfs_alloc>
 80071b8:	60f8      	str	r0, [r7, #12]
        if (err) {
 80071ba:	68fb      	ldr	r3, [r7, #12]
 80071bc:	2b00      	cmp	r3, #0
 80071be:	d001      	beq.n	80071c4 <lfs_dir_alloc+0x38>
            return err;
 80071c0:	68fb      	ldr	r3, [r7, #12]
 80071c2:	e048      	b.n	8007256 <lfs_dir_alloc+0xca>
    for (int i = 0; i < 2; i++) {
 80071c4:	697b      	ldr	r3, [r7, #20]
 80071c6:	3301      	adds	r3, #1
 80071c8:	617b      	str	r3, [r7, #20]
 80071ca:	697b      	ldr	r3, [r7, #20]
 80071cc:	2b01      	cmp	r3, #1
 80071ce:	dde5      	ble.n	800719c <lfs_dir_alloc+0x10>
        }
    }

    // rather than clobbering one of the blocks we just pretend
    // the revision may be valid
    int err = lfs_bd_read(lfs,
 80071d0:	6879      	ldr	r1, [r7, #4]
 80071d2:	683b      	ldr	r3, [r7, #0]
 80071d4:	681b      	ldr	r3, [r3, #0]
            NULL, &lfs->rcache, sizeof(dir->rev),
            dir->pair[0], 0, &dir->rev, sizeof(dir->rev));
 80071d6:	683a      	ldr	r2, [r7, #0]
 80071d8:	3208      	adds	r2, #8
    int err = lfs_bd_read(lfs,
 80071da:	2004      	movs	r0, #4
 80071dc:	9003      	str	r0, [sp, #12]
 80071de:	9202      	str	r2, [sp, #8]
 80071e0:	2200      	movs	r2, #0
 80071e2:	9201      	str	r2, [sp, #4]
 80071e4:	9300      	str	r3, [sp, #0]
 80071e6:	2304      	movs	r3, #4
 80071e8:	460a      	mov	r2, r1
 80071ea:	2100      	movs	r1, #0
 80071ec:	6878      	ldr	r0, [r7, #4]
 80071ee:	f7fd ffe3 	bl	80051b8 <lfs_bd_read>
 80071f2:	6138      	str	r0, [r7, #16]
    dir->rev = lfs_fromle32(dir->rev);
 80071f4:	683b      	ldr	r3, [r7, #0]
 80071f6:	689b      	ldr	r3, [r3, #8]
 80071f8:	4618      	mov	r0, r3
 80071fa:	f7fd ff71 	bl	80050e0 <lfs_fromle32>
 80071fe:	4602      	mov	r2, r0
 8007200:	683b      	ldr	r3, [r7, #0]
 8007202:	609a      	str	r2, [r3, #8]
    if (err && err != LFS_ERR_CORRUPT) {
 8007204:	693b      	ldr	r3, [r7, #16]
 8007206:	2b00      	cmp	r3, #0
 8007208:	d005      	beq.n	8007216 <lfs_dir_alloc+0x8a>
 800720a:	693b      	ldr	r3, [r7, #16]
 800720c:	f113 0f54 	cmn.w	r3, #84	; 0x54
 8007210:	d001      	beq.n	8007216 <lfs_dir_alloc+0x8a>
        return err;
 8007212:	693b      	ldr	r3, [r7, #16]
 8007214:	e01f      	b.n	8007256 <lfs_dir_alloc+0xca>
    }

    // make sure we don't immediately evict
    dir->rev += dir->rev & 1;
 8007216:	683b      	ldr	r3, [r7, #0]
 8007218:	689b      	ldr	r3, [r3, #8]
 800721a:	3301      	adds	r3, #1
 800721c:	f023 0201 	bic.w	r2, r3, #1
 8007220:	683b      	ldr	r3, [r7, #0]
 8007222:	609a      	str	r2, [r3, #8]

    // set defaults
    dir->off = sizeof(dir->rev);
 8007224:	683b      	ldr	r3, [r7, #0]
 8007226:	2204      	movs	r2, #4
 8007228:	60da      	str	r2, [r3, #12]
    dir->etag = LFS_BLOCK_NULL;
 800722a:	683b      	ldr	r3, [r7, #0]
 800722c:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 8007230:	611a      	str	r2, [r3, #16]
    dir->count = 0;
 8007232:	683b      	ldr	r3, [r7, #0]
 8007234:	2200      	movs	r2, #0
 8007236:	829a      	strh	r2, [r3, #20]
    dir->tail[0] = LFS_BLOCK_NULL;
 8007238:	683b      	ldr	r3, [r7, #0]
 800723a:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 800723e:	619a      	str	r2, [r3, #24]
    dir->tail[1] = LFS_BLOCK_NULL;
 8007240:	683b      	ldr	r3, [r7, #0]
 8007242:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 8007246:	61da      	str	r2, [r3, #28]
    dir->erased = false;
 8007248:	683b      	ldr	r3, [r7, #0]
 800724a:	2200      	movs	r2, #0
 800724c:	759a      	strb	r2, [r3, #22]
    dir->split = false;
 800724e:	683b      	ldr	r3, [r7, #0]
 8007250:	2200      	movs	r2, #0
 8007252:	75da      	strb	r2, [r3, #23]

    // don't write out yet, let caller take care of that
    return 0;
 8007254:	2300      	movs	r3, #0
}
 8007256:	4618      	mov	r0, r3
 8007258:	3718      	adds	r7, #24
 800725a:	46bd      	mov	sp, r7
 800725c:	bd80      	pop	{r7, pc}
	...

08007260 <lfs_dir_drop>:

static int lfs_dir_drop(lfs_t *lfs, lfs_mdir_t *dir, lfs_mdir_t *tail) {
 8007260:	b580      	push	{r7, lr}
 8007262:	b08a      	sub	sp, #40	; 0x28
 8007264:	af00      	add	r7, sp, #0
 8007266:	60f8      	str	r0, [r7, #12]
 8007268:	60b9      	str	r1, [r7, #8]
 800726a:	607a      	str	r2, [r7, #4]
    // steal state
    int err = lfs_dir_getgstate(lfs, tail, &lfs->gdelta);
 800726c:	68fb      	ldr	r3, [r7, #12]
 800726e:	3348      	adds	r3, #72	; 0x48
 8007270:	461a      	mov	r2, r3
 8007272:	6879      	ldr	r1, [r7, #4]
 8007274:	68f8      	ldr	r0, [r7, #12]
 8007276:	f7ff fd33 	bl	8006ce0 <lfs_dir_getgstate>
 800727a:	6278      	str	r0, [r7, #36]	; 0x24
    if (err) {
 800727c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800727e:	2b00      	cmp	r3, #0
 8007280:	d001      	beq.n	8007286 <lfs_dir_drop+0x26>
        return err;
 8007282:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007284:	e022      	b.n	80072cc <lfs_dir_drop+0x6c>
    }

    // steal tail
    lfs_pair_tole32(tail->tail);
 8007286:	687b      	ldr	r3, [r7, #4]
 8007288:	3318      	adds	r3, #24
 800728a:	4618      	mov	r0, r3
 800728c:	f7fe fae2 	bl	8005854 <lfs_pair_tole32>
    err = lfs_dir_commit(lfs, dir, LFS_MKATTRS(
 8007290:	687b      	ldr	r3, [r7, #4]
 8007292:	7ddb      	ldrb	r3, [r3, #23]
 8007294:	f503 63c0 	add.w	r3, r3, #1536	; 0x600
 8007298:	051a      	lsls	r2, r3, #20
 800729a:	4b0e      	ldr	r3, [pc, #56]	; (80072d4 <lfs_dir_drop+0x74>)
 800729c:	4313      	orrs	r3, r2
 800729e:	61fb      	str	r3, [r7, #28]
 80072a0:	687b      	ldr	r3, [r7, #4]
 80072a2:	3318      	adds	r3, #24
 80072a4:	623b      	str	r3, [r7, #32]
 80072a6:	f107 021c 	add.w	r2, r7, #28
 80072aa:	2301      	movs	r3, #1
 80072ac:	68b9      	ldr	r1, [r7, #8]
 80072ae:	68f8      	ldr	r0, [r7, #12]
 80072b0:	f000 fb6a 	bl	8007988 <lfs_dir_commit>
 80072b4:	6278      	str	r0, [r7, #36]	; 0x24
            {LFS_MKTAG(LFS_TYPE_TAIL + tail->split, 0x3ff, 8), tail->tail}));
    lfs_pair_fromle32(tail->tail);
 80072b6:	687b      	ldr	r3, [r7, #4]
 80072b8:	3318      	adds	r3, #24
 80072ba:	4618      	mov	r0, r3
 80072bc:	f7fe fab0 	bl	8005820 <lfs_pair_fromle32>
    if (err) {
 80072c0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80072c2:	2b00      	cmp	r3, #0
 80072c4:	d001      	beq.n	80072ca <lfs_dir_drop+0x6a>
        return err;
 80072c6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80072c8:	e000      	b.n	80072cc <lfs_dir_drop+0x6c>
    }

    return 0;
 80072ca:	2300      	movs	r3, #0
}
 80072cc:	4618      	mov	r0, r3
 80072ce:	3728      	adds	r7, #40	; 0x28
 80072d0:	46bd      	mov	sp, r7
 80072d2:	bd80      	pop	{r7, pc}
 80072d4:	000ffc08 	.word	0x000ffc08

080072d8 <lfs_dir_split>:

static int lfs_dir_split(lfs_t *lfs,
        lfs_mdir_t *dir, const struct lfs_mattr *attrs, int attrcount,
        lfs_mdir_t *source, uint16_t split, uint16_t end) {
 80072d8:	b580      	push	{r7, lr}
 80072da:	b092      	sub	sp, #72	; 0x48
 80072dc:	af04      	add	r7, sp, #16
 80072de:	60f8      	str	r0, [r7, #12]
 80072e0:	60b9      	str	r1, [r7, #8]
 80072e2:	607a      	str	r2, [r7, #4]
 80072e4:	603b      	str	r3, [r7, #0]
    // create tail directory
    lfs_mdir_t tail;
    int err = lfs_dir_alloc(lfs, &tail);
 80072e6:	f107 0314 	add.w	r3, r7, #20
 80072ea:	4619      	mov	r1, r3
 80072ec:	68f8      	ldr	r0, [r7, #12]
 80072ee:	f7ff ff4d 	bl	800718c <lfs_dir_alloc>
 80072f2:	6378      	str	r0, [r7, #52]	; 0x34
    if (err) {
 80072f4:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80072f6:	2b00      	cmp	r3, #0
 80072f8:	d001      	beq.n	80072fe <lfs_dir_split+0x26>
        return err;
 80072fa:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80072fc:	e03c      	b.n	8007378 <lfs_dir_split+0xa0>
    }

    tail.split = dir->split;
 80072fe:	68bb      	ldr	r3, [r7, #8]
 8007300:	7ddb      	ldrb	r3, [r3, #23]
 8007302:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
    tail.tail[0] = dir->tail[0];
 8007306:	68bb      	ldr	r3, [r7, #8]
 8007308:	699b      	ldr	r3, [r3, #24]
 800730a:	62fb      	str	r3, [r7, #44]	; 0x2c
    tail.tail[1] = dir->tail[1];
 800730c:	68bb      	ldr	r3, [r7, #8]
 800730e:	69db      	ldr	r3, [r3, #28]
 8007310:	633b      	str	r3, [r7, #48]	; 0x30

    err = lfs_dir_compact(lfs, &tail, attrs, attrcount, source, split, end);
 8007312:	f107 0114 	add.w	r1, r7, #20
 8007316:	f8b7 3048 	ldrh.w	r3, [r7, #72]	; 0x48
 800731a:	9302      	str	r3, [sp, #8]
 800731c:	f8b7 3044 	ldrh.w	r3, [r7, #68]	; 0x44
 8007320:	9301      	str	r3, [sp, #4]
 8007322:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8007324:	9300      	str	r3, [sp, #0]
 8007326:	683b      	ldr	r3, [r7, #0]
 8007328:	687a      	ldr	r2, [r7, #4]
 800732a:	68f8      	ldr	r0, [r7, #12]
 800732c:	f000 f854 	bl	80073d8 <lfs_dir_compact>
 8007330:	6378      	str	r0, [r7, #52]	; 0x34
    if (err) {
 8007332:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8007334:	2b00      	cmp	r3, #0
 8007336:	d001      	beq.n	800733c <lfs_dir_split+0x64>
        return err;
 8007338:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800733a:	e01d      	b.n	8007378 <lfs_dir_split+0xa0>
    }

    dir->tail[0] = tail.pair[0];
 800733c:	697a      	ldr	r2, [r7, #20]
 800733e:	68bb      	ldr	r3, [r7, #8]
 8007340:	619a      	str	r2, [r3, #24]
    dir->tail[1] = tail.pair[1];
 8007342:	69ba      	ldr	r2, [r7, #24]
 8007344:	68bb      	ldr	r3, [r7, #8]
 8007346:	61da      	str	r2, [r3, #28]
    dir->split = true;
 8007348:	68bb      	ldr	r3, [r7, #8]
 800734a:	2201      	movs	r2, #1
 800734c:	75da      	strb	r2, [r3, #23]

    // update root if needed
    if (lfs_pair_cmp(dir->pair, lfs->root) == 0 && split == 0) {
 800734e:	68ba      	ldr	r2, [r7, #8]
 8007350:	68fb      	ldr	r3, [r7, #12]
 8007352:	3320      	adds	r3, #32
 8007354:	4619      	mov	r1, r3
 8007356:	4610      	mov	r0, r2
 8007358:	f7fe fa38 	bl	80057cc <lfs_pair_cmp>
 800735c:	4603      	mov	r3, r0
 800735e:	2b00      	cmp	r3, #0
 8007360:	d109      	bne.n	8007376 <lfs_dir_split+0x9e>
 8007362:	f8b7 3044 	ldrh.w	r3, [r7, #68]	; 0x44
 8007366:	2b00      	cmp	r3, #0
 8007368:	d105      	bne.n	8007376 <lfs_dir_split+0x9e>
        lfs->root[0] = tail.pair[0];
 800736a:	697a      	ldr	r2, [r7, #20]
 800736c:	68fb      	ldr	r3, [r7, #12]
 800736e:	621a      	str	r2, [r3, #32]
        lfs->root[1] = tail.pair[1];
 8007370:	69ba      	ldr	r2, [r7, #24]
 8007372:	68fb      	ldr	r3, [r7, #12]
 8007374:	625a      	str	r2, [r3, #36]	; 0x24
    }

    return 0;
 8007376:	2300      	movs	r3, #0
}
 8007378:	4618      	mov	r0, r3
 800737a:	3738      	adds	r7, #56	; 0x38
 800737c:	46bd      	mov	sp, r7
 800737e:	bd80      	pop	{r7, pc}

08007380 <lfs_dir_commit_size>:

static int lfs_dir_commit_size(void *p, lfs_tag_t tag, const void *buffer) {
 8007380:	b580      	push	{r7, lr}
 8007382:	b086      	sub	sp, #24
 8007384:	af00      	add	r7, sp, #0
 8007386:	60f8      	str	r0, [r7, #12]
 8007388:	60b9      	str	r1, [r7, #8]
 800738a:	607a      	str	r2, [r7, #4]
    lfs_size_t *size = p;
 800738c:	68fb      	ldr	r3, [r7, #12]
 800738e:	617b      	str	r3, [r7, #20]
    (void)buffer;

    *size += lfs_tag_dsize(tag);
 8007390:	68b8      	ldr	r0, [r7, #8]
 8007392:	f7fe faf1 	bl	8005978 <lfs_tag_dsize>
 8007396:	4602      	mov	r2, r0
 8007398:	697b      	ldr	r3, [r7, #20]
 800739a:	681b      	ldr	r3, [r3, #0]
 800739c:	441a      	add	r2, r3
 800739e:	697b      	ldr	r3, [r7, #20]
 80073a0:	601a      	str	r2, [r3, #0]
    return 0;
 80073a2:	2300      	movs	r3, #0
}
 80073a4:	4618      	mov	r0, r3
 80073a6:	3718      	adds	r7, #24
 80073a8:	46bd      	mov	sp, r7
 80073aa:	bd80      	pop	{r7, pc}

080073ac <lfs_dir_commit_commit>:
struct lfs_dir_commit_commit {
    lfs_t *lfs;
    struct lfs_commit *commit;
};

static int lfs_dir_commit_commit(void *p, lfs_tag_t tag, const void *buffer) {
 80073ac:	b580      	push	{r7, lr}
 80073ae:	b086      	sub	sp, #24
 80073b0:	af00      	add	r7, sp, #0
 80073b2:	60f8      	str	r0, [r7, #12]
 80073b4:	60b9      	str	r1, [r7, #8]
 80073b6:	607a      	str	r2, [r7, #4]
    struct lfs_dir_commit_commit *commit = p;
 80073b8:	68fb      	ldr	r3, [r7, #12]
 80073ba:	617b      	str	r3, [r7, #20]
    return lfs_dir_commitattr(commit->lfs, commit->commit, tag, buffer);
 80073bc:	697b      	ldr	r3, [r7, #20]
 80073be:	6818      	ldr	r0, [r3, #0]
 80073c0:	697b      	ldr	r3, [r7, #20]
 80073c2:	6859      	ldr	r1, [r3, #4]
 80073c4:	687b      	ldr	r3, [r7, #4]
 80073c6:	68ba      	ldr	r2, [r7, #8]
 80073c8:	f7ff fd3b 	bl	8006e42 <lfs_dir_commitattr>
 80073cc:	4603      	mov	r3, r0
}
 80073ce:	4618      	mov	r0, r3
 80073d0:	3718      	adds	r7, #24
 80073d2:	46bd      	mov	sp, r7
 80073d4:	bd80      	pop	{r7, pc}
	...

080073d8 <lfs_dir_compact>:

static int lfs_dir_compact(lfs_t *lfs,
        lfs_mdir_t *dir, const struct lfs_mattr *attrs, int attrcount,
        lfs_mdir_t *source, uint16_t begin, uint16_t end) {
 80073d8:	b590      	push	{r4, r7, lr}
 80073da:	b0a9      	sub	sp, #164	; 0xa4
 80073dc:	af0a      	add	r7, sp, #40	; 0x28
 80073de:	60f8      	str	r0, [r7, #12]
 80073e0:	60b9      	str	r1, [r7, #8]
 80073e2:	607a      	str	r2, [r7, #4]
 80073e4:	603b      	str	r3, [r7, #0]
    // save some state in case block is bad
    const lfs_block_t oldpair[2] = {dir->pair[1], dir->pair[0]};
 80073e6:	68bb      	ldr	r3, [r7, #8]
 80073e8:	685b      	ldr	r3, [r3, #4]
 80073ea:	653b      	str	r3, [r7, #80]	; 0x50
 80073ec:	68bb      	ldr	r3, [r7, #8]
 80073ee:	681b      	ldr	r3, [r3, #0]
 80073f0:	657b      	str	r3, [r7, #84]	; 0x54
    bool relocated = false;
 80073f2:	2300      	movs	r3, #0
 80073f4:	f887 3077 	strb.w	r3, [r7, #119]	; 0x77
    bool exhausted = false;
 80073f8:	2300      	movs	r3, #0
 80073fa:	f887 3076 	strb.w	r3, [r7, #118]	; 0x76

    // should we split?
    while (end - begin > 1) {
 80073fe:	e080      	b.n	8007502 <lfs_dir_compact+0x12a>
        // find size
        lfs_size_t size = 0;
 8007400:	2300      	movs	r3, #0
 8007402:	64fb      	str	r3, [r7, #76]	; 0x4c
        int err = lfs_dir_traverse(lfs,
 8007404:	f8b7 308c 	ldrh.w	r3, [r7, #140]	; 0x8c
 8007408:	425b      	negs	r3, r3
 800740a:	b29b      	uxth	r3, r3
 800740c:	b21b      	sxth	r3, r3
 800740e:	f107 024c 	add.w	r2, r7, #76	; 0x4c
 8007412:	9209      	str	r2, [sp, #36]	; 0x24
 8007414:	4a9c      	ldr	r2, [pc, #624]	; (8007688 <lfs_dir_compact+0x2b0>)
 8007416:	9208      	str	r2, [sp, #32]
 8007418:	9307      	str	r3, [sp, #28]
 800741a:	f8b7 3090 	ldrh.w	r3, [r7, #144]	; 0x90
 800741e:	9306      	str	r3, [sp, #24]
 8007420:	f8b7 308c 	ldrh.w	r3, [r7, #140]	; 0x8c
 8007424:	9305      	str	r3, [sp, #20]
 8007426:	2300      	movs	r3, #0
 8007428:	9304      	str	r3, [sp, #16]
 800742a:	4b98      	ldr	r3, [pc, #608]	; (800768c <lfs_dir_compact+0x2b4>)
 800742c:	9303      	str	r3, [sp, #12]
 800742e:	2300      	movs	r3, #0
 8007430:	9302      	str	r3, [sp, #8]
 8007432:	683b      	ldr	r3, [r7, #0]
 8007434:	9301      	str	r3, [sp, #4]
 8007436:	687b      	ldr	r3, [r7, #4]
 8007438:	9300      	str	r3, [sp, #0]
 800743a:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 800743e:	2200      	movs	r2, #0
 8007440:	f8d7 1088 	ldr.w	r1, [r7, #136]	; 0x88
 8007444:	68f8      	ldr	r0, [r7, #12]
 8007446:	f7fe ff7f 	bl	8006348 <lfs_dir_traverse>
 800744a:	6738      	str	r0, [r7, #112]	; 0x70
                source, 0, LFS_BLOCK_NULL, attrs, attrcount, false,
                LFS_MKTAG(0x400, 0x3ff, 0),
                LFS_MKTAG(LFS_TYPE_NAME, 0, 0),
                begin, end, -begin,
                lfs_dir_commit_size, &size);
        if (err) {
 800744c:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 800744e:	2b00      	cmp	r3, #0
 8007450:	d001      	beq.n	8007456 <lfs_dir_compact+0x7e>
            return err;
 8007452:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 8007454:	e27f      	b.n	8007956 <lfs_dir_compact+0x57e>
        }

        // space is complicated, we need room for tail, crc, gstate,
        // cleanup delete, and we cap at half a block to give room
        // for metadata updates.
        if (end - begin < 0xff &&
 8007456:	f8b7 2090 	ldrh.w	r2, [r7, #144]	; 0x90
 800745a:	f8b7 308c 	ldrh.w	r3, [r7, #140]	; 0x8c
 800745e:	1ad3      	subs	r3, r2, r3
 8007460:	2bfe      	cmp	r3, #254	; 0xfe
 8007462:	dc18      	bgt.n	8007496 <lfs_dir_compact+0xbe>
                size <= lfs_min(lfs->cfg->block_size - 36,
 8007464:	68fb      	ldr	r3, [r7, #12]
 8007466:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 8007468:	69db      	ldr	r3, [r3, #28]
 800746a:	f1a3 0424 	sub.w	r4, r3, #36	; 0x24
                    lfs_alignup(lfs->cfg->block_size/2,
 800746e:	68fb      	ldr	r3, [r7, #12]
 8007470:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 8007472:	69db      	ldr	r3, [r3, #28]
                size <= lfs_min(lfs->cfg->block_size - 36,
 8007474:	085a      	lsrs	r2, r3, #1
                        lfs->cfg->prog_size))) {
 8007476:	68fb      	ldr	r3, [r7, #12]
 8007478:	6e9b      	ldr	r3, [r3, #104]	; 0x68
                size <= lfs_min(lfs->cfg->block_size - 36,
 800747a:	699b      	ldr	r3, [r3, #24]
 800747c:	4619      	mov	r1, r3
 800747e:	4610      	mov	r0, r2
 8007480:	f7fd fde3 	bl	800504a <lfs_alignup>
 8007484:	4603      	mov	r3, r0
 8007486:	4619      	mov	r1, r3
 8007488:	4620      	mov	r0, r4
 800748a:	f7fd fdb9 	bl	8005000 <lfs_min>
 800748e:	4602      	mov	r2, r0
 8007490:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
        if (end - begin < 0xff &&
 8007492:	429a      	cmp	r2, r3
 8007494:	d23e      	bcs.n	8007514 <lfs_dir_compact+0x13c>
        }

        // can't fit, need to split, we should really be finding the
        // largest size that fits with a small binary search, but right now
        // it's not worth the code size
        uint16_t split = (end - begin) / 2;
 8007496:	f8b7 2090 	ldrh.w	r2, [r7, #144]	; 0x90
 800749a:	f8b7 308c 	ldrh.w	r3, [r7, #140]	; 0x8c
 800749e:	1ad3      	subs	r3, r2, r3
 80074a0:	0fda      	lsrs	r2, r3, #31
 80074a2:	4413      	add	r3, r2
 80074a4:	105b      	asrs	r3, r3, #1
 80074a6:	f8a7 306e 	strh.w	r3, [r7, #110]	; 0x6e
        err = lfs_dir_split(lfs, dir, attrs, attrcount,
 80074aa:	f8b7 208c 	ldrh.w	r2, [r7, #140]	; 0x8c
 80074ae:	f8b7 306e 	ldrh.w	r3, [r7, #110]	; 0x6e
 80074b2:	4413      	add	r3, r2
 80074b4:	b29b      	uxth	r3, r3
 80074b6:	f8b7 2090 	ldrh.w	r2, [r7, #144]	; 0x90
 80074ba:	9202      	str	r2, [sp, #8]
 80074bc:	9301      	str	r3, [sp, #4]
 80074be:	f8d7 3088 	ldr.w	r3, [r7, #136]	; 0x88
 80074c2:	9300      	str	r3, [sp, #0]
 80074c4:	683b      	ldr	r3, [r7, #0]
 80074c6:	687a      	ldr	r2, [r7, #4]
 80074c8:	68b9      	ldr	r1, [r7, #8]
 80074ca:	68f8      	ldr	r0, [r7, #12]
 80074cc:	f7ff ff04 	bl	80072d8 <lfs_dir_split>
 80074d0:	6738      	str	r0, [r7, #112]	; 0x70
                source, begin+split, end);
        if (err) {
 80074d2:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 80074d4:	2b00      	cmp	r3, #0
 80074d6:	d00d      	beq.n	80074f4 <lfs_dir_compact+0x11c>
            // if we fail to split, we may be able to overcompact, unless
            // we're too big for even the full block, in which case our
            // only option is to error
            if (err == LFS_ERR_NOSPC && size <= lfs->cfg->block_size - 36) {
 80074d8:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 80074da:	f113 0f1c 	cmn.w	r3, #28
 80074de:	d107      	bne.n	80074f0 <lfs_dir_compact+0x118>
 80074e0:	68fb      	ldr	r3, [r7, #12]
 80074e2:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 80074e4:	69db      	ldr	r3, [r3, #28]
 80074e6:	f1a3 0224 	sub.w	r2, r3, #36	; 0x24
 80074ea:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 80074ec:	429a      	cmp	r2, r3
 80074ee:	d213      	bcs.n	8007518 <lfs_dir_compact+0x140>
                break;
            }
            return err;
 80074f0:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 80074f2:	e230      	b.n	8007956 <lfs_dir_compact+0x57e>
        }

        end = begin + split;
 80074f4:	f8b7 208c 	ldrh.w	r2, [r7, #140]	; 0x8c
 80074f8:	f8b7 306e 	ldrh.w	r3, [r7, #110]	; 0x6e
 80074fc:	4413      	add	r3, r2
 80074fe:	f8a7 3090 	strh.w	r3, [r7, #144]	; 0x90
    while (end - begin > 1) {
 8007502:	f8b7 2090 	ldrh.w	r2, [r7, #144]	; 0x90
 8007506:	f8b7 308c 	ldrh.w	r3, [r7, #140]	; 0x8c
 800750a:	1ad3      	subs	r3, r2, r3
 800750c:	2b01      	cmp	r3, #1
 800750e:	f73f af77 	bgt.w	8007400 <lfs_dir_compact+0x28>
 8007512:	e002      	b.n	800751a <lfs_dir_compact+0x142>
            break;
 8007514:	bf00      	nop
 8007516:	e000      	b.n	800751a <lfs_dir_compact+0x142>
                break;
 8007518:	bf00      	nop
    }

    // increment revision count
    dir->rev += 1;
 800751a:	68bb      	ldr	r3, [r7, #8]
 800751c:	689b      	ldr	r3, [r3, #8]
 800751e:	1c5a      	adds	r2, r3, #1
 8007520:	68bb      	ldr	r3, [r7, #8]
 8007522:	609a      	str	r2, [r3, #8]
    if (lfs->cfg->block_cycles > 0 &&
 8007524:	68fb      	ldr	r3, [r7, #12]
 8007526:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 8007528:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800752a:	2b00      	cmp	r3, #0
 800752c:	dd58      	ble.n	80075e0 <lfs_dir_compact+0x208>
            (dir->rev % (lfs->cfg->block_cycles+1) == 0)) {
 800752e:	68bb      	ldr	r3, [r7, #8]
 8007530:	689b      	ldr	r3, [r3, #8]
 8007532:	68fa      	ldr	r2, [r7, #12]
 8007534:	6e92      	ldr	r2, [r2, #104]	; 0x68
 8007536:	6a52      	ldr	r2, [r2, #36]	; 0x24
 8007538:	3201      	adds	r2, #1
 800753a:	fbb3 f1f2 	udiv	r1, r3, r2
 800753e:	fb01 f202 	mul.w	r2, r1, r2
 8007542:	1a9b      	subs	r3, r3, r2
    if (lfs->cfg->block_cycles > 0 &&
 8007544:	2b00      	cmp	r3, #0
 8007546:	d14b      	bne.n	80075e0 <lfs_dir_compact+0x208>
        if (lfs_pair_cmp(dir->pair, (const lfs_block_t[2]){0, 1}) == 0) {
 8007548:	68bb      	ldr	r3, [r7, #8]
 800754a:	2200      	movs	r2, #0
 800754c:	647a      	str	r2, [r7, #68]	; 0x44
 800754e:	2201      	movs	r2, #1
 8007550:	64ba      	str	r2, [r7, #72]	; 0x48
 8007552:	f107 0244 	add.w	r2, r7, #68	; 0x44
 8007556:	4611      	mov	r1, r2
 8007558:	4618      	mov	r0, r3
 800755a:	f7fe f937 	bl	80057cc <lfs_pair_cmp>
 800755e:	4603      	mov	r3, r0
 8007560:	2b00      	cmp	r3, #0
 8007562:	d138      	bne.n	80075d6 <lfs_dir_compact+0x1fe>
            // oh no! we're writing too much to the superblock,
            // should we expand?
            lfs_ssize_t res = lfs_fs_size(lfs);
 8007564:	68f8      	ldr	r0, [r7, #12]
 8007566:	f002 fbdd 	bl	8009d24 <lfs_fs_size>
 800756a:	66b8      	str	r0, [r7, #104]	; 0x68
            if (res < 0) {
 800756c:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 800756e:	2b00      	cmp	r3, #0
 8007570:	da01      	bge.n	8007576 <lfs_dir_compact+0x19e>
                return res;
 8007572:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 8007574:	e1ef      	b.n	8007956 <lfs_dir_compact+0x57e>
            }

            // do we have extra space? littlefs can't reclaim this space
            // by itself, so expand cautiously
            if ((lfs_size_t)res < lfs->cfg->block_count/2) {
 8007576:	68fb      	ldr	r3, [r7, #12]
 8007578:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 800757a:	6a1b      	ldr	r3, [r3, #32]
 800757c:	085a      	lsrs	r2, r3, #1
 800757e:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 8007580:	429a      	cmp	r2, r3
 8007582:	d92d      	bls.n	80075e0 <lfs_dir_compact+0x208>
                LFS_DEBUG("Expanding superblock at rev %"PRIu32, dir->rev);
 8007584:	68bb      	ldr	r3, [r7, #8]
 8007586:	689b      	ldr	r3, [r3, #8]
 8007588:	461a      	mov	r2, r3
 800758a:	f240 51d6 	movw	r1, #1494	; 0x5d6
 800758e:	4840      	ldr	r0, [pc, #256]	; (8007690 <lfs_dir_compact+0x2b8>)
 8007590:	f00a ff98 	bl	80124c4 <iprintf>
                int err = lfs_dir_split(lfs, dir, attrs, attrcount,
 8007594:	f8b7 3090 	ldrh.w	r3, [r7, #144]	; 0x90
 8007598:	9302      	str	r3, [sp, #8]
 800759a:	f8b7 308c 	ldrh.w	r3, [r7, #140]	; 0x8c
 800759e:	9301      	str	r3, [sp, #4]
 80075a0:	f8d7 3088 	ldr.w	r3, [r7, #136]	; 0x88
 80075a4:	9300      	str	r3, [sp, #0]
 80075a6:	683b      	ldr	r3, [r7, #0]
 80075a8:	687a      	ldr	r2, [r7, #4]
 80075aa:	68b9      	ldr	r1, [r7, #8]
 80075ac:	68f8      	ldr	r0, [r7, #12]
 80075ae:	f7ff fe93 	bl	80072d8 <lfs_dir_split>
 80075b2:	6678      	str	r0, [r7, #100]	; 0x64
                        source, begin, end);
                if (err && err != LFS_ERR_NOSPC) {
 80075b4:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 80075b6:	2b00      	cmp	r3, #0
 80075b8:	d005      	beq.n	80075c6 <lfs_dir_compact+0x1ee>
 80075ba:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 80075bc:	f113 0f1c 	cmn.w	r3, #28
 80075c0:	d001      	beq.n	80075c6 <lfs_dir_compact+0x1ee>
                    return err;
 80075c2:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 80075c4:	e1c7      	b.n	8007956 <lfs_dir_compact+0x57e>
                }

                // welp, we tried, if we ran out of space there's not much
                // we can do, we'll error later if we've become frozen
                if (!err) {
 80075c6:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 80075c8:	2b00      	cmp	r3, #0
 80075ca:	d109      	bne.n	80075e0 <lfs_dir_compact+0x208>
                    end = begin;
 80075cc:	f8b7 308c 	ldrh.w	r3, [r7, #140]	; 0x8c
 80075d0:	f8a7 3090 	strh.w	r3, [r7, #144]	; 0x90
 80075d4:	e004      	b.n	80075e0 <lfs_dir_compact+0x208>
            // we can't relocate our root during migrations, as this would
            // cause the superblock to get updated, which would clobber v1
#endif
        } else {
            // we're writing too much, time to relocate
            exhausted = true;
 80075d6:	2301      	movs	r3, #1
 80075d8:	f887 3076 	strb.w	r3, [r7, #118]	; 0x76
 80075dc:	e13d      	b.n	800785a <lfs_dir_compact+0x482>
            goto relocate;
        }
    }

    // begin loop to commit compaction to blocks until a compact sticks
    while (true) {
 80075de:	bf00      	nop
        {
            // There's nothing special about our global delta, so feed it into
            // our local global delta
            int err = lfs_dir_getgstate(lfs, dir, &lfs->gdelta);
 80075e0:	68fb      	ldr	r3, [r7, #12]
 80075e2:	3348      	adds	r3, #72	; 0x48
 80075e4:	461a      	mov	r2, r3
 80075e6:	68b9      	ldr	r1, [r7, #8]
 80075e8:	68f8      	ldr	r0, [r7, #12]
 80075ea:	f7ff fb79 	bl	8006ce0 <lfs_dir_getgstate>
 80075ee:	6638      	str	r0, [r7, #96]	; 0x60
            if (err) {
 80075f0:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 80075f2:	2b00      	cmp	r3, #0
 80075f4:	d001      	beq.n	80075fa <lfs_dir_compact+0x222>
                return err;
 80075f6:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 80075f8:	e1ad      	b.n	8007956 <lfs_dir_compact+0x57e>
            }

            // setup commit state
            struct lfs_commit commit = {
                .block = dir->pair[1],
 80075fa:	68bb      	ldr	r3, [r7, #8]
 80075fc:	685b      	ldr	r3, [r3, #4]
            struct lfs_commit commit = {
 80075fe:	62fb      	str	r3, [r7, #44]	; 0x2c
 8007600:	2300      	movs	r3, #0
 8007602:	633b      	str	r3, [r7, #48]	; 0x30
 8007604:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 8007608:	637b      	str	r3, [r7, #52]	; 0x34
 800760a:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 800760e:	63bb      	str	r3, [r7, #56]	; 0x38
 8007610:	2300      	movs	r3, #0
 8007612:	63fb      	str	r3, [r7, #60]	; 0x3c
                .off = 0,
                .ptag = LFS_BLOCK_NULL,
                .crc = LFS_BLOCK_NULL,

                .begin = 0,
                .end = lfs->cfg->block_size - 8,
 8007614:	68fb      	ldr	r3, [r7, #12]
 8007616:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 8007618:	69db      	ldr	r3, [r3, #28]
 800761a:	3b08      	subs	r3, #8
            struct lfs_commit commit = {
 800761c:	643b      	str	r3, [r7, #64]	; 0x40
            };

            // erase block to write to
            err = lfs_bd_erase(lfs, dir->pair[1]);
 800761e:	68bb      	ldr	r3, [r7, #8]
 8007620:	685b      	ldr	r3, [r3, #4]
 8007622:	4619      	mov	r1, r3
 8007624:	68f8      	ldr	r0, [r7, #12]
 8007626:	f7fe f871 	bl	800570c <lfs_bd_erase>
 800762a:	6638      	str	r0, [r7, #96]	; 0x60
            if (err) {
 800762c:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 800762e:	2b00      	cmp	r3, #0
 8007630:	d006      	beq.n	8007640 <lfs_dir_compact+0x268>
                if (err == LFS_ERR_CORRUPT) {
 8007632:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 8007634:	f113 0f54 	cmn.w	r3, #84	; 0x54
 8007638:	f000 8104 	beq.w	8007844 <lfs_dir_compact+0x46c>
                    goto relocate;
                }
                return err;
 800763c:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 800763e:	e18a      	b.n	8007956 <lfs_dir_compact+0x57e>
            }

            // write out header
            dir->rev = lfs_tole32(dir->rev);
 8007640:	68bb      	ldr	r3, [r7, #8]
 8007642:	689b      	ldr	r3, [r3, #8]
 8007644:	4618      	mov	r0, r3
 8007646:	f7fd fd56 	bl	80050f6 <lfs_tole32>
 800764a:	4602      	mov	r2, r0
 800764c:	68bb      	ldr	r3, [r7, #8]
 800764e:	609a      	str	r2, [r3, #8]
            err = lfs_dir_commitprog(lfs, &commit,
                    &dir->rev, sizeof(dir->rev));
 8007650:	68bb      	ldr	r3, [r7, #8]
 8007652:	f103 0208 	add.w	r2, r3, #8
            err = lfs_dir_commitprog(lfs, &commit,
 8007656:	f107 012c 	add.w	r1, r7, #44	; 0x2c
 800765a:	2304      	movs	r3, #4
 800765c:	68f8      	ldr	r0, [r7, #12]
 800765e:	f7ff fbba 	bl	8006dd6 <lfs_dir_commitprog>
 8007662:	6638      	str	r0, [r7, #96]	; 0x60
            dir->rev = lfs_fromle32(dir->rev);
 8007664:	68bb      	ldr	r3, [r7, #8]
 8007666:	689b      	ldr	r3, [r3, #8]
 8007668:	4618      	mov	r0, r3
 800766a:	f7fd fd39 	bl	80050e0 <lfs_fromle32>
 800766e:	4602      	mov	r2, r0
 8007670:	68bb      	ldr	r3, [r7, #8]
 8007672:	609a      	str	r2, [r3, #8]
            if (err) {
 8007674:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 8007676:	2b00      	cmp	r3, #0
 8007678:	d00c      	beq.n	8007694 <lfs_dir_compact+0x2bc>
                if (err == LFS_ERR_CORRUPT) {
 800767a:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 800767c:	f113 0f54 	cmn.w	r3, #84	; 0x54
 8007680:	f000 80e2 	beq.w	8007848 <lfs_dir_compact+0x470>
                    goto relocate;
                }
                return err;
 8007684:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 8007686:	e166      	b.n	8007956 <lfs_dir_compact+0x57e>
 8007688:	08007381 	.word	0x08007381
 800768c:	400ffc00 	.word	0x400ffc00
 8007690:	08013b7c 	.word	0x08013b7c
            }

            // traverse the directory, this time writing out all unique tags
            err = lfs_dir_traverse(lfs,
 8007694:	f8b7 308c 	ldrh.w	r3, [r7, #140]	; 0x8c
 8007698:	425b      	negs	r3, r3
 800769a:	b29b      	uxth	r3, r3
 800769c:	b21b      	sxth	r3, r3
                    source, 0, LFS_BLOCK_NULL, attrs, attrcount, false,
                    LFS_MKTAG(0x400, 0x3ff, 0),
                    LFS_MKTAG(LFS_TYPE_NAME, 0, 0),
                    begin, end, -begin,
                    lfs_dir_commit_commit, &(struct lfs_dir_commit_commit){
 800769e:	68fa      	ldr	r2, [r7, #12]
 80076a0:	627a      	str	r2, [r7, #36]	; 0x24
 80076a2:	f107 022c 	add.w	r2, r7, #44	; 0x2c
 80076a6:	62ba      	str	r2, [r7, #40]	; 0x28
            err = lfs_dir_traverse(lfs,
 80076a8:	f107 0224 	add.w	r2, r7, #36	; 0x24
 80076ac:	9209      	str	r2, [sp, #36]	; 0x24
 80076ae:	4aac      	ldr	r2, [pc, #688]	; (8007960 <lfs_dir_compact+0x588>)
 80076b0:	9208      	str	r2, [sp, #32]
 80076b2:	9307      	str	r3, [sp, #28]
 80076b4:	f8b7 3090 	ldrh.w	r3, [r7, #144]	; 0x90
 80076b8:	9306      	str	r3, [sp, #24]
 80076ba:	f8b7 308c 	ldrh.w	r3, [r7, #140]	; 0x8c
 80076be:	9305      	str	r3, [sp, #20]
 80076c0:	2300      	movs	r3, #0
 80076c2:	9304      	str	r3, [sp, #16]
 80076c4:	4ba7      	ldr	r3, [pc, #668]	; (8007964 <lfs_dir_compact+0x58c>)
 80076c6:	9303      	str	r3, [sp, #12]
 80076c8:	2300      	movs	r3, #0
 80076ca:	9302      	str	r3, [sp, #8]
 80076cc:	683b      	ldr	r3, [r7, #0]
 80076ce:	9301      	str	r3, [sp, #4]
 80076d0:	687b      	ldr	r3, [r7, #4]
 80076d2:	9300      	str	r3, [sp, #0]
 80076d4:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 80076d8:	2200      	movs	r2, #0
 80076da:	f8d7 1088 	ldr.w	r1, [r7, #136]	; 0x88
 80076de:	68f8      	ldr	r0, [r7, #12]
 80076e0:	f7fe fe32 	bl	8006348 <lfs_dir_traverse>
 80076e4:	6638      	str	r0, [r7, #96]	; 0x60
                        lfs, &commit});
            if (err) {
 80076e6:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 80076e8:	2b00      	cmp	r3, #0
 80076ea:	d006      	beq.n	80076fa <lfs_dir_compact+0x322>
                if (err == LFS_ERR_CORRUPT) {
 80076ec:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 80076ee:	f113 0f54 	cmn.w	r3, #84	; 0x54
 80076f2:	f000 80ab 	beq.w	800784c <lfs_dir_compact+0x474>
                    goto relocate;
                }
                return err;
 80076f6:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 80076f8:	e12d      	b.n	8007956 <lfs_dir_compact+0x57e>
            }

            // commit tail, which may be new after last size check
            if (!lfs_pair_isnull(dir->tail)) {
 80076fa:	68bb      	ldr	r3, [r7, #8]
 80076fc:	3318      	adds	r3, #24
 80076fe:	4618      	mov	r0, r3
 8007700:	f7fe f849 	bl	8005796 <lfs_pair_isnull>
 8007704:	4603      	mov	r3, r0
 8007706:	f083 0301 	eor.w	r3, r3, #1
 800770a:	b2db      	uxtb	r3, r3
 800770c:	2b00      	cmp	r3, #0
 800770e:	d021      	beq.n	8007754 <lfs_dir_compact+0x37c>
                lfs_pair_tole32(dir->tail);
 8007710:	68bb      	ldr	r3, [r7, #8]
 8007712:	3318      	adds	r3, #24
 8007714:	4618      	mov	r0, r3
 8007716:	f7fe f89d 	bl	8005854 <lfs_pair_tole32>
                err = lfs_dir_commitattr(lfs, &commit,
                        LFS_MKTAG(LFS_TYPE_TAIL + dir->split, 0x3ff, 8),
 800771a:	68bb      	ldr	r3, [r7, #8]
 800771c:	7ddb      	ldrb	r3, [r3, #23]
 800771e:	f503 63c0 	add.w	r3, r3, #1536	; 0x600
 8007722:	051b      	lsls	r3, r3, #20
                err = lfs_dir_commitattr(lfs, &commit,
 8007724:	4a90      	ldr	r2, [pc, #576]	; (8007968 <lfs_dir_compact+0x590>)
 8007726:	431a      	orrs	r2, r3
                        dir->tail);
 8007728:	68bb      	ldr	r3, [r7, #8]
 800772a:	3318      	adds	r3, #24
                err = lfs_dir_commitattr(lfs, &commit,
 800772c:	f107 012c 	add.w	r1, r7, #44	; 0x2c
 8007730:	68f8      	ldr	r0, [r7, #12]
 8007732:	f7ff fb86 	bl	8006e42 <lfs_dir_commitattr>
 8007736:	6638      	str	r0, [r7, #96]	; 0x60
                lfs_pair_fromle32(dir->tail);
 8007738:	68bb      	ldr	r3, [r7, #8]
 800773a:	3318      	adds	r3, #24
 800773c:	4618      	mov	r0, r3
 800773e:	f7fe f86f 	bl	8005820 <lfs_pair_fromle32>
                if (err) {
 8007742:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 8007744:	2b00      	cmp	r3, #0
 8007746:	d005      	beq.n	8007754 <lfs_dir_compact+0x37c>
                    if (err == LFS_ERR_CORRUPT) {
 8007748:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 800774a:	f113 0f54 	cmn.w	r3, #84	; 0x54
 800774e:	d07f      	beq.n	8007850 <lfs_dir_compact+0x478>
                        goto relocate;
                    }
                    return err;
 8007750:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 8007752:	e100      	b.n	8007956 <lfs_dir_compact+0x57e>
                }
            }

            if (!relocated && !lfs_gstate_iszero(&lfs->gdelta)) {
 8007754:	f897 3077 	ldrb.w	r3, [r7, #119]	; 0x77
 8007758:	f083 0301 	eor.w	r3, r3, #1
 800775c:	b2db      	uxtb	r3, r3
 800775e:	2b00      	cmp	r3, #0
 8007760:	d026      	beq.n	80077b0 <lfs_dir_compact+0x3d8>
 8007762:	68fb      	ldr	r3, [r7, #12]
 8007764:	3348      	adds	r3, #72	; 0x48
 8007766:	4618      	mov	r0, r3
 8007768:	f7fe f93f 	bl	80059ea <lfs_gstate_iszero>
 800776c:	4603      	mov	r3, r0
 800776e:	f083 0301 	eor.w	r3, r3, #1
 8007772:	b2db      	uxtb	r3, r3
 8007774:	2b00      	cmp	r3, #0
 8007776:	d01b      	beq.n	80077b0 <lfs_dir_compact+0x3d8>
                // commit any globals, unless we're relocating,
                // in which case our parent will steal our globals
                lfs_gstate_tole32(&lfs->gdelta);
 8007778:	68fb      	ldr	r3, [r7, #12]
 800777a:	3348      	adds	r3, #72	; 0x48
 800777c:	4618      	mov	r0, r3
 800777e:	f7fe fa1b 	bl	8005bb8 <lfs_gstate_tole32>
                err = lfs_dir_commitattr(lfs, &commit,
                        LFS_MKTAG(LFS_TYPE_MOVESTATE, 0x3ff,
                            sizeof(lfs->gdelta)), &lfs->gdelta);
 8007782:	68fb      	ldr	r3, [r7, #12]
 8007784:	3348      	adds	r3, #72	; 0x48
                err = lfs_dir_commitattr(lfs, &commit,
 8007786:	f107 012c 	add.w	r1, r7, #44	; 0x2c
 800778a:	4a78      	ldr	r2, [pc, #480]	; (800796c <lfs_dir_compact+0x594>)
 800778c:	68f8      	ldr	r0, [r7, #12]
 800778e:	f7ff fb58 	bl	8006e42 <lfs_dir_commitattr>
 8007792:	6638      	str	r0, [r7, #96]	; 0x60
                lfs_gstate_fromle32(&lfs->gdelta);
 8007794:	68fb      	ldr	r3, [r7, #12]
 8007796:	3348      	adds	r3, #72	; 0x48
 8007798:	4618      	mov	r0, r3
 800779a:	f7fe f9ed 	bl	8005b78 <lfs_gstate_fromle32>
                if (err) {
 800779e:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 80077a0:	2b00      	cmp	r3, #0
 80077a2:	d005      	beq.n	80077b0 <lfs_dir_compact+0x3d8>
                    if (err == LFS_ERR_CORRUPT) {
 80077a4:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 80077a6:	f113 0f54 	cmn.w	r3, #84	; 0x54
 80077aa:	d053      	beq.n	8007854 <lfs_dir_compact+0x47c>
                        goto relocate;
                    }
                    return err;
 80077ac:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 80077ae:	e0d2      	b.n	8007956 <lfs_dir_compact+0x57e>
                }
            }

            err = lfs_dir_commitcrc(lfs, &commit);
 80077b0:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 80077b4:	4619      	mov	r1, r3
 80077b6:	68f8      	ldr	r0, [r7, #12]
 80077b8:	f7ff fbc3 	bl	8006f42 <lfs_dir_commitcrc>
 80077bc:	6638      	str	r0, [r7, #96]	; 0x60
            if (err) {
 80077be:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 80077c0:	2b00      	cmp	r3, #0
 80077c2:	d005      	beq.n	80077d0 <lfs_dir_compact+0x3f8>
                if (err == LFS_ERR_CORRUPT) {
 80077c4:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 80077c6:	f113 0f54 	cmn.w	r3, #84	; 0x54
 80077ca:	d045      	beq.n	8007858 <lfs_dir_compact+0x480>
                    goto relocate;
                }
                return err;
 80077cc:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 80077ce:	e0c2      	b.n	8007956 <lfs_dir_compact+0x57e>
            }

            // successful compaction, swap dir pair to indicate most recent
            LFS_ASSERT(commit.off % lfs->cfg->prog_size == 0);
 80077d0:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80077d2:	68fa      	ldr	r2, [r7, #12]
 80077d4:	6e92      	ldr	r2, [r2, #104]	; 0x68
 80077d6:	6992      	ldr	r2, [r2, #24]
 80077d8:	fbb3 f1f2 	udiv	r1, r3, r2
 80077dc:	fb01 f202 	mul.w	r2, r1, r2
 80077e0:	1a9b      	subs	r3, r3, r2
 80077e2:	2b00      	cmp	r3, #0
 80077e4:	d006      	beq.n	80077f4 <lfs_dir_compact+0x41c>
 80077e6:	4b62      	ldr	r3, [pc, #392]	; (8007970 <lfs_dir_compact+0x598>)
 80077e8:	4a62      	ldr	r2, [pc, #392]	; (8007974 <lfs_dir_compact+0x59c>)
 80077ea:	f44f 61ca 	mov.w	r1, #1616	; 0x650
 80077ee:	4862      	ldr	r0, [pc, #392]	; (8007978 <lfs_dir_compact+0x5a0>)
 80077f0:	f00a f870 	bl	80118d4 <__assert_func>
            lfs_pair_swap(dir->pair);
 80077f4:	68bb      	ldr	r3, [r7, #8]
 80077f6:	4618      	mov	r0, r3
 80077f8:	f7fd ffb8 	bl	800576c <lfs_pair_swap>
            dir->count = end - begin;
 80077fc:	f8b7 2090 	ldrh.w	r2, [r7, #144]	; 0x90
 8007800:	f8b7 308c 	ldrh.w	r3, [r7, #140]	; 0x8c
 8007804:	1ad3      	subs	r3, r2, r3
 8007806:	b29a      	uxth	r2, r3
 8007808:	68bb      	ldr	r3, [r7, #8]
 800780a:	829a      	strh	r2, [r3, #20]
            dir->off = commit.off;
 800780c:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800780e:	68bb      	ldr	r3, [r7, #8]
 8007810:	60da      	str	r2, [r3, #12]
            dir->etag = commit.ptag;
 8007812:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8007814:	68bb      	ldr	r3, [r7, #8]
 8007816:	611a      	str	r2, [r3, #16]
            // note we able to have already handled move here
            if (lfs_gstate_hasmovehere(&lfs->gpending, dir->pair)) {
 8007818:	68fb      	ldr	r3, [r7, #12]
 800781a:	333c      	adds	r3, #60	; 0x3c
 800781c:	68ba      	ldr	r2, [r7, #8]
 800781e:	4611      	mov	r1, r2
 8007820:	4618      	mov	r0, r3
 8007822:	f7fe f925 	bl	8005a70 <lfs_gstate_hasmovehere>
 8007826:	4603      	mov	r3, r0
 8007828:	2b00      	cmp	r3, #0
 800782a:	d061      	beq.n	80078f0 <lfs_dir_compact+0x518>
                lfs_gstate_xormove(&lfs->gpending,
 800782c:	68fb      	ldr	r3, [r7, #12]
 800782e:	f103 003c 	add.w	r0, r3, #60	; 0x3c
                    &lfs->gpending, 0x3ff, NULL);
 8007832:	68fb      	ldr	r3, [r7, #12]
 8007834:	f103 013c 	add.w	r1, r3, #60	; 0x3c
                lfs_gstate_xormove(&lfs->gpending,
 8007838:	2300      	movs	r3, #0
 800783a:	f240 32ff 	movw	r2, #1023	; 0x3ff
 800783e:	f7fe f951 	bl	8005ae4 <lfs_gstate_xormove>
            }
        }
        break;
 8007842:	e055      	b.n	80078f0 <lfs_dir_compact+0x518>
                    goto relocate;
 8007844:	bf00      	nop
 8007846:	e008      	b.n	800785a <lfs_dir_compact+0x482>
                    goto relocate;
 8007848:	bf00      	nop
 800784a:	e006      	b.n	800785a <lfs_dir_compact+0x482>
                    goto relocate;
 800784c:	bf00      	nop
 800784e:	e004      	b.n	800785a <lfs_dir_compact+0x482>
                        goto relocate;
 8007850:	bf00      	nop
 8007852:	e002      	b.n	800785a <lfs_dir_compact+0x482>
                        goto relocate;
 8007854:	bf00      	nop
 8007856:	e000      	b.n	800785a <lfs_dir_compact+0x482>
                    goto relocate;
 8007858:	bf00      	nop

relocate:
        // commit was corrupted, drop caches and prepare to relocate block
        relocated = true;
 800785a:	2301      	movs	r3, #1
 800785c:	f887 3077 	strb.w	r3, [r7, #119]	; 0x77
        lfs_cache_drop(lfs, &lfs->pcache);
 8007860:	68fb      	ldr	r3, [r7, #12]
 8007862:	3310      	adds	r3, #16
 8007864:	4619      	mov	r1, r3
 8007866:	68f8      	ldr	r0, [r7, #12]
 8007868:	f7fd fc80 	bl	800516c <lfs_cache_drop>
        if (!exhausted) {
 800786c:	f897 3076 	ldrb.w	r3, [r7, #118]	; 0x76
 8007870:	f083 0301 	eor.w	r3, r3, #1
 8007874:	b2db      	uxtb	r3, r3
 8007876:	2b00      	cmp	r3, #0
 8007878:	d007      	beq.n	800788a <lfs_dir_compact+0x4b2>
            LFS_DEBUG("Bad block at %"PRIx32, dir->pair[1]);
 800787a:	68bb      	ldr	r3, [r7, #8]
 800787c:	685b      	ldr	r3, [r3, #4]
 800787e:	461a      	mov	r2, r3
 8007880:	f240 6162 	movw	r1, #1634	; 0x662
 8007884:	483d      	ldr	r0, [pc, #244]	; (800797c <lfs_dir_compact+0x5a4>)
 8007886:	f00a fe1d 	bl	80124c4 <iprintf>
        }

        // can't relocate superblock, filesystem is now frozen
        if (lfs_pair_cmp(oldpair, (const lfs_block_t[2]){0, 1}) == 0) {
 800788a:	2300      	movs	r3, #0
 800788c:	61fb      	str	r3, [r7, #28]
 800788e:	2301      	movs	r3, #1
 8007890:	623b      	str	r3, [r7, #32]
 8007892:	f107 021c 	add.w	r2, r7, #28
 8007896:	f107 0350 	add.w	r3, r7, #80	; 0x50
 800789a:	4611      	mov	r1, r2
 800789c:	4618      	mov	r0, r3
 800789e:	f7fd ff95 	bl	80057cc <lfs_pair_cmp>
 80078a2:	4603      	mov	r3, r0
 80078a4:	2b00      	cmp	r3, #0
 80078a6:	d109      	bne.n	80078bc <lfs_dir_compact+0x4e4>
            LFS_WARN("Superblock %"PRIx32" has become unwritable", oldpair[1]);
 80078a8:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 80078aa:	461a      	mov	r2, r3
 80078ac:	f240 6167 	movw	r1, #1639	; 0x667
 80078b0:	4833      	ldr	r0, [pc, #204]	; (8007980 <lfs_dir_compact+0x5a8>)
 80078b2:	f00a fe07 	bl	80124c4 <iprintf>
            return LFS_ERR_NOSPC;
 80078b6:	f06f 031b 	mvn.w	r3, #27
 80078ba:	e04c      	b.n	8007956 <lfs_dir_compact+0x57e>
        }

        // relocate half of pair
        int err = lfs_alloc(lfs, &dir->pair[1]);
 80078bc:	68bb      	ldr	r3, [r7, #8]
 80078be:	3304      	adds	r3, #4
 80078c0:	4619      	mov	r1, r3
 80078c2:	68f8      	ldr	r0, [r7, #12]
 80078c4:	f7fe fa58 	bl	8005d78 <lfs_alloc>
 80078c8:	65b8      	str	r0, [r7, #88]	; 0x58
        if (err && (err != LFS_ERR_NOSPC && !exhausted)) {
 80078ca:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 80078cc:	2b00      	cmp	r3, #0
 80078ce:	f43f ae86 	beq.w	80075de <lfs_dir_compact+0x206>
 80078d2:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 80078d4:	f113 0f1c 	cmn.w	r3, #28
 80078d8:	f43f ae81 	beq.w	80075de <lfs_dir_compact+0x206>
 80078dc:	f897 3076 	ldrb.w	r3, [r7, #118]	; 0x76
 80078e0:	f083 0301 	eor.w	r3, r3, #1
 80078e4:	b2db      	uxtb	r3, r3
 80078e6:	2b00      	cmp	r3, #0
 80078e8:	f43f ae79 	beq.w	80075de <lfs_dir_compact+0x206>
            return err;
 80078ec:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 80078ee:	e032      	b.n	8007956 <lfs_dir_compact+0x57e>
        break;
 80078f0:	bf00      	nop
        }

        continue;
    }

    if (!relocated) {
 80078f2:	f897 3077 	ldrb.w	r3, [r7, #119]	; 0x77
 80078f6:	f083 0301 	eor.w	r3, r3, #1
 80078fa:	b2db      	uxtb	r3, r3
 80078fc:	2b00      	cmp	r3, #0
 80078fe:	d00d      	beq.n	800791c <lfs_dir_compact+0x544>
        lfs->gstate = lfs->gpending;
 8007900:	68fb      	ldr	r3, [r7, #12]
 8007902:	68fa      	ldr	r2, [r7, #12]
 8007904:	3330      	adds	r3, #48	; 0x30
 8007906:	323c      	adds	r2, #60	; 0x3c
 8007908:	ca07      	ldmia	r2, {r0, r1, r2}
 800790a:	e883 0007 	stmia.w	r3, {r0, r1, r2}
        lfs->gdelta = (struct lfs_gstate){0};
 800790e:	68fb      	ldr	r3, [r7, #12]
 8007910:	3348      	adds	r3, #72	; 0x48
 8007912:	2200      	movs	r2, #0
 8007914:	601a      	str	r2, [r3, #0]
 8007916:	605a      	str	r2, [r3, #4]
 8007918:	609a      	str	r2, [r3, #8]
 800791a:	e01b      	b.n	8007954 <lfs_dir_compact+0x57c>
    } else {
        // update references if we relocated
        LFS_DEBUG("Relocating %"PRIx32" %"PRIx32" -> %"PRIx32" %"PRIx32,
 800791c:	6d39      	ldr	r1, [r7, #80]	; 0x50
 800791e:	6d78      	ldr	r0, [r7, #84]	; 0x54
 8007920:	68bb      	ldr	r3, [r7, #8]
 8007922:	681b      	ldr	r3, [r3, #0]
 8007924:	68ba      	ldr	r2, [r7, #8]
 8007926:	6852      	ldr	r2, [r2, #4]
 8007928:	9201      	str	r2, [sp, #4]
 800792a:	9300      	str	r3, [sp, #0]
 800792c:	4603      	mov	r3, r0
 800792e:	460a      	mov	r2, r1
 8007930:	f240 6179 	movw	r1, #1657	; 0x679
 8007934:	4813      	ldr	r0, [pc, #76]	; (8007984 <lfs_dir_compact+0x5ac>)
 8007936:	f00a fdc5 	bl	80124c4 <iprintf>
                oldpair[0], oldpair[1], dir->pair[0], dir->pair[1]);
        int err = lfs_fs_relocate(lfs, oldpair, dir->pair);
 800793a:	68ba      	ldr	r2, [r7, #8]
 800793c:	f107 0350 	add.w	r3, r7, #80	; 0x50
 8007940:	4619      	mov	r1, r3
 8007942:	68f8      	ldr	r0, [r7, #12]
 8007944:	f002 f8fa 	bl	8009b3c <lfs_fs_relocate>
 8007948:	65f8      	str	r0, [r7, #92]	; 0x5c
        if (err) {
 800794a:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 800794c:	2b00      	cmp	r3, #0
 800794e:	d001      	beq.n	8007954 <lfs_dir_compact+0x57c>
            return err;
 8007950:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8007952:	e000      	b.n	8007956 <lfs_dir_compact+0x57e>
        }
    }

    return 0;
 8007954:	2300      	movs	r3, #0
}
 8007956:	4618      	mov	r0, r3
 8007958:	377c      	adds	r7, #124	; 0x7c
 800795a:	46bd      	mov	sp, r7
 800795c:	bd90      	pop	{r4, r7, pc}
 800795e:	bf00      	nop
 8007960:	080073ad 	.word	0x080073ad
 8007964:	400ffc00 	.word	0x400ffc00
 8007968:	000ffc08 	.word	0x000ffc08
 800796c:	7ffffc0c 	.word	0x7ffffc0c
 8007970:	08013bac 	.word	0x08013bac
 8007974:	08016ce8 	.word	0x08016ce8
 8007978:	08013a5c 	.word	0x08013a5c
 800797c:	08013bd4 	.word	0x08013bd4
 8007980:	08013bf4 	.word	0x08013bf4
 8007984:	08013c28 	.word	0x08013c28

08007988 <lfs_dir_commit>:

static int lfs_dir_commit(lfs_t *lfs, lfs_mdir_t *dir, const struct lfs_mattr *attrs, int attrcount)
{
 8007988:	b5b0      	push	{r4, r5, r7, lr}
 800798a:	b0b4      	sub	sp, #208	; 0xd0
 800798c:	af0a      	add	r7, sp, #40	; 0x28
 800798e:	60f8      	str	r0, [r7, #12]
 8007990:	60b9      	str	r1, [r7, #8]
 8007992:	607a      	str	r2, [r7, #4]
 8007994:	603b      	str	r3, [r7, #0]
    // check for any inline files that aren't RAM backed and
    // forcefully evict them, needed for filesystem consistency
    for (lfs_file_t *f = (lfs_file_t*)lfs->mlist; f; f = f->next) {
 8007996:	68fb      	ldr	r3, [r7, #12]
 8007998:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800799a:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
 800799e:	e045      	b.n	8007a2c <lfs_dir_commit+0xa4>
        if (dir != &f->m && lfs_pair_cmp(f->m.pair, dir->pair) == 0 &&
 80079a0:	f8d7 30a4 	ldr.w	r3, [r7, #164]	; 0xa4
 80079a4:	3308      	adds	r3, #8
 80079a6:	68ba      	ldr	r2, [r7, #8]
 80079a8:	429a      	cmp	r2, r3
 80079aa:	d03a      	beq.n	8007a22 <lfs_dir_commit+0x9a>
 80079ac:	f8d7 30a4 	ldr.w	r3, [r7, #164]	; 0xa4
 80079b0:	3308      	adds	r3, #8
 80079b2:	68ba      	ldr	r2, [r7, #8]
 80079b4:	4611      	mov	r1, r2
 80079b6:	4618      	mov	r0, r3
 80079b8:	f7fd ff08 	bl	80057cc <lfs_pair_cmp>
 80079bc:	4603      	mov	r3, r0
 80079be:	2b00      	cmp	r3, #0
 80079c0:	d12f      	bne.n	8007a22 <lfs_dir_commit+0x9a>
                f->type == LFS_TYPE_REG && (f->flags & LFS_F_INLINE) &&
 80079c2:	f8d7 30a4 	ldr.w	r3, [r7, #164]	; 0xa4
 80079c6:	799b      	ldrb	r3, [r3, #6]
        if (dir != &f->m && lfs_pair_cmp(f->m.pair, dir->pair) == 0 &&
 80079c8:	2b01      	cmp	r3, #1
 80079ca:	d12a      	bne.n	8007a22 <lfs_dir_commit+0x9a>
                f->type == LFS_TYPE_REG && (f->flags & LFS_F_INLINE) &&
 80079cc:	f8d7 30a4 	ldr.w	r3, [r7, #164]	; 0xa4
 80079d0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80079d2:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 80079d6:	2b00      	cmp	r3, #0
 80079d8:	d023      	beq.n	8007a22 <lfs_dir_commit+0x9a>
                f->ctz.size > lfs->cfg->cache_size) {
 80079da:	f8d7 30a4 	ldr.w	r3, [r7, #164]	; 0xa4
 80079de:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80079e0:	68fb      	ldr	r3, [r7, #12]
 80079e2:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 80079e4:	6a9b      	ldr	r3, [r3, #40]	; 0x28
                f->type == LFS_TYPE_REG && (f->flags & LFS_F_INLINE) &&
 80079e6:	429a      	cmp	r2, r3
 80079e8:	d91b      	bls.n	8007a22 <lfs_dir_commit+0x9a>
            int err = lfs_file_outline(lfs, f);
 80079ea:	f8d7 10a4 	ldr.w	r1, [r7, #164]	; 0xa4
 80079ee:	68f8      	ldr	r0, [r7, #12]
 80079f0:	f000 fe3a 	bl	8008668 <lfs_file_outline>
 80079f4:	f8c7 0080 	str.w	r0, [r7, #128]	; 0x80
            if (err) {
 80079f8:	f8d7 3080 	ldr.w	r3, [r7, #128]	; 0x80
 80079fc:	2b00      	cmp	r3, #0
 80079fe:	d002      	beq.n	8007a06 <lfs_dir_commit+0x7e>
                return err;
 8007a00:	f8d7 3080 	ldr.w	r3, [r7, #128]	; 0x80
 8007a04:	e2e3      	b.n	8007fce <lfs_dir_commit+0x646>
            }

            err = lfs_file_flush(lfs, f);
 8007a06:	f8d7 10a4 	ldr.w	r1, [r7, #164]	; 0xa4
 8007a0a:	68f8      	ldr	r0, [r7, #12]
 8007a0c:	f000 fe4e 	bl	80086ac <lfs_file_flush>
 8007a10:	f8c7 0080 	str.w	r0, [r7, #128]	; 0x80
            if (err) {
 8007a14:	f8d7 3080 	ldr.w	r3, [r7, #128]	; 0x80
 8007a18:	2b00      	cmp	r3, #0
 8007a1a:	d002      	beq.n	8007a22 <lfs_dir_commit+0x9a>
                return err;
 8007a1c:	f8d7 3080 	ldr.w	r3, [r7, #128]	; 0x80
 8007a20:	e2d5      	b.n	8007fce <lfs_dir_commit+0x646>
    for (lfs_file_t *f = (lfs_file_t*)lfs->mlist; f; f = f->next) {
 8007a22:	f8d7 30a4 	ldr.w	r3, [r7, #164]	; 0xa4
 8007a26:	681b      	ldr	r3, [r3, #0]
 8007a28:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
 8007a2c:	f8d7 30a4 	ldr.w	r3, [r7, #164]	; 0xa4
 8007a30:	2b00      	cmp	r3, #0
 8007a32:	d1b5      	bne.n	80079a0 <lfs_dir_commit+0x18>
            }
        }
    }

    // calculate changes to the directory
    lfs_tag_t deletetag = LFS_BLOCK_NULL;
 8007a34:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 8007a38:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
    lfs_tag_t createtag = LFS_BLOCK_NULL;
 8007a3c:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 8007a40:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
    for (int i = 0; i < attrcount; i++) {
 8007a44:	2300      	movs	r3, #0
 8007a46:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
 8007a4a:	e082      	b.n	8007b52 <lfs_dir_commit+0x1ca>
        if (lfs_tag_type3(attrs[i].tag) == LFS_TYPE_CREATE) {
 8007a4c:	f8d7 3098 	ldr.w	r3, [r7, #152]	; 0x98
 8007a50:	00db      	lsls	r3, r3, #3
 8007a52:	687a      	ldr	r2, [r7, #4]
 8007a54:	4413      	add	r3, r2
 8007a56:	681b      	ldr	r3, [r3, #0]
 8007a58:	4618      	mov	r0, r3
 8007a5a:	f7fd ff46 	bl	80058ea <lfs_tag_type3>
 8007a5e:	4603      	mov	r3, r0
 8007a60:	461a      	mov	r2, r3
 8007a62:	f240 4301 	movw	r3, #1025	; 0x401
 8007a66:	429a      	cmp	r2, r3
 8007a68:	d10e      	bne.n	8007a88 <lfs_dir_commit+0x100>
            createtag = attrs[i].tag;
 8007a6a:	f8d7 3098 	ldr.w	r3, [r7, #152]	; 0x98
 8007a6e:	00db      	lsls	r3, r3, #3
 8007a70:	687a      	ldr	r2, [r7, #4]
 8007a72:	4413      	add	r3, r2
 8007a74:	681b      	ldr	r3, [r3, #0]
 8007a76:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
            dir->count += 1;
 8007a7a:	68bb      	ldr	r3, [r7, #8]
 8007a7c:	8a9b      	ldrh	r3, [r3, #20]
 8007a7e:	3301      	adds	r3, #1
 8007a80:	b29a      	uxth	r2, r3
 8007a82:	68bb      	ldr	r3, [r7, #8]
 8007a84:	829a      	strh	r2, [r3, #20]
 8007a86:	e05f      	b.n	8007b48 <lfs_dir_commit+0x1c0>
        } else if (lfs_tag_type3(attrs[i].tag) == LFS_TYPE_DELETE) {
 8007a88:	f8d7 3098 	ldr.w	r3, [r7, #152]	; 0x98
 8007a8c:	00db      	lsls	r3, r3, #3
 8007a8e:	687a      	ldr	r2, [r7, #4]
 8007a90:	4413      	add	r3, r2
 8007a92:	681b      	ldr	r3, [r3, #0]
 8007a94:	4618      	mov	r0, r3
 8007a96:	f7fd ff28 	bl	80058ea <lfs_tag_type3>
 8007a9a:	4603      	mov	r3, r0
 8007a9c:	461a      	mov	r2, r3
 8007a9e:	f240 43ff 	movw	r3, #1279	; 0x4ff
 8007aa2:	429a      	cmp	r2, r3
 8007aa4:	d119      	bne.n	8007ada <lfs_dir_commit+0x152>
            deletetag = attrs[i].tag;
 8007aa6:	f8d7 3098 	ldr.w	r3, [r7, #152]	; 0x98
 8007aaa:	00db      	lsls	r3, r3, #3
 8007aac:	687a      	ldr	r2, [r7, #4]
 8007aae:	4413      	add	r3, r2
 8007ab0:	681b      	ldr	r3, [r3, #0]
 8007ab2:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
            LFS_ASSERT(dir->count > 0);
 8007ab6:	68bb      	ldr	r3, [r7, #8]
 8007ab8:	8a9b      	ldrh	r3, [r3, #20]
 8007aba:	2b00      	cmp	r3, #0
 8007abc:	d106      	bne.n	8007acc <lfs_dir_commit+0x144>
 8007abe:	4ba6      	ldr	r3, [pc, #664]	; (8007d58 <lfs_dir_commit+0x3d0>)
 8007ac0:	4aa6      	ldr	r2, [pc, #664]	; (8007d5c <lfs_dir_commit+0x3d4>)
 8007ac2:	f240 61a1 	movw	r1, #1697	; 0x6a1
 8007ac6:	48a6      	ldr	r0, [pc, #664]	; (8007d60 <lfs_dir_commit+0x3d8>)
 8007ac8:	f009 ff04 	bl	80118d4 <__assert_func>
            dir->count -= 1;
 8007acc:	68bb      	ldr	r3, [r7, #8]
 8007ace:	8a9b      	ldrh	r3, [r3, #20]
 8007ad0:	3b01      	subs	r3, #1
 8007ad2:	b29a      	uxth	r2, r3
 8007ad4:	68bb      	ldr	r3, [r7, #8]
 8007ad6:	829a      	strh	r2, [r3, #20]
 8007ad8:	e036      	b.n	8007b48 <lfs_dir_commit+0x1c0>
        } else if (lfs_tag_type1(attrs[i].tag) == LFS_TYPE_TAIL) {
 8007ada:	f8d7 3098 	ldr.w	r3, [r7, #152]	; 0x98
 8007ade:	00db      	lsls	r3, r3, #3
 8007ae0:	687a      	ldr	r2, [r7, #4]
 8007ae2:	4413      	add	r3, r2
 8007ae4:	681b      	ldr	r3, [r3, #0]
 8007ae6:	4618      	mov	r0, r3
 8007ae8:	f7fd feef 	bl	80058ca <lfs_tag_type1>
 8007aec:	4603      	mov	r3, r0
 8007aee:	f5b3 6fc0 	cmp.w	r3, #1536	; 0x600
 8007af2:	d129      	bne.n	8007b48 <lfs_dir_commit+0x1c0>
            dir->tail[0] = ((lfs_block_t*)attrs[i].buffer)[0];
 8007af4:	f8d7 3098 	ldr.w	r3, [r7, #152]	; 0x98
 8007af8:	00db      	lsls	r3, r3, #3
 8007afa:	687a      	ldr	r2, [r7, #4]
 8007afc:	4413      	add	r3, r2
 8007afe:	685b      	ldr	r3, [r3, #4]
 8007b00:	681a      	ldr	r2, [r3, #0]
 8007b02:	68bb      	ldr	r3, [r7, #8]
 8007b04:	619a      	str	r2, [r3, #24]
            dir->tail[1] = ((lfs_block_t*)attrs[i].buffer)[1];
 8007b06:	f8d7 3098 	ldr.w	r3, [r7, #152]	; 0x98
 8007b0a:	00db      	lsls	r3, r3, #3
 8007b0c:	687a      	ldr	r2, [r7, #4]
 8007b0e:	4413      	add	r3, r2
 8007b10:	685b      	ldr	r3, [r3, #4]
 8007b12:	685a      	ldr	r2, [r3, #4]
 8007b14:	68bb      	ldr	r3, [r7, #8]
 8007b16:	61da      	str	r2, [r3, #28]
            dir->split = (lfs_tag_chunk(attrs[i].tag) & 1);
 8007b18:	f8d7 3098 	ldr.w	r3, [r7, #152]	; 0x98
 8007b1c:	00db      	lsls	r3, r3, #3
 8007b1e:	687a      	ldr	r2, [r7, #4]
 8007b20:	4413      	add	r3, r2
 8007b22:	681b      	ldr	r3, [r3, #0]
 8007b24:	4618      	mov	r0, r3
 8007b26:	f7fd fef0 	bl	800590a <lfs_tag_chunk>
 8007b2a:	4603      	mov	r3, r0
 8007b2c:	f003 0301 	and.w	r3, r3, #1
 8007b30:	2b00      	cmp	r3, #0
 8007b32:	bf14      	ite	ne
 8007b34:	2301      	movne	r3, #1
 8007b36:	2300      	moveq	r3, #0
 8007b38:	b2da      	uxtb	r2, r3
 8007b3a:	68bb      	ldr	r3, [r7, #8]
 8007b3c:	75da      	strb	r2, [r3, #23]
            lfs_pair_fromle32(dir->tail);
 8007b3e:	68bb      	ldr	r3, [r7, #8]
 8007b40:	3318      	adds	r3, #24
 8007b42:	4618      	mov	r0, r3
 8007b44:	f7fd fe6c 	bl	8005820 <lfs_pair_fromle32>
    for (int i = 0; i < attrcount; i++) {
 8007b48:	f8d7 3098 	ldr.w	r3, [r7, #152]	; 0x98
 8007b4c:	3301      	adds	r3, #1
 8007b4e:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
 8007b52:	f8d7 2098 	ldr.w	r2, [r7, #152]	; 0x98
 8007b56:	683b      	ldr	r3, [r7, #0]
 8007b58:	429a      	cmp	r2, r3
 8007b5a:	f6ff af77 	blt.w	8007a4c <lfs_dir_commit+0xc4>
        }
    }

    // do we have a pending move?
    if (lfs_gstate_hasmovehere(&lfs->gpending, dir->pair)) {
 8007b5e:	68fb      	ldr	r3, [r7, #12]
 8007b60:	333c      	adds	r3, #60	; 0x3c
 8007b62:	68ba      	ldr	r2, [r7, #8]
 8007b64:	4611      	mov	r1, r2
 8007b66:	4618      	mov	r0, r3
 8007b68:	f7fd ff82 	bl	8005a70 <lfs_gstate_hasmovehere>
 8007b6c:	4603      	mov	r3, r0
 8007b6e:	2b00      	cmp	r3, #0
 8007b70:	d021      	beq.n	8007bb6 <lfs_dir_commit+0x22e>
        deletetag = lfs->gpending.tag & LFS_MKTAG(0x7ff, 0x3ff, 0);
 8007b72:	68fb      	ldr	r3, [r7, #12]
 8007b74:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8007b76:	4b7b      	ldr	r3, [pc, #492]	; (8007d64 <lfs_dir_commit+0x3dc>)
 8007b78:	4013      	ands	r3, r2
 8007b7a:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
        LFS_ASSERT(dir->count > 0);
 8007b7e:	68bb      	ldr	r3, [r7, #8]
 8007b80:	8a9b      	ldrh	r3, [r3, #20]
 8007b82:	2b00      	cmp	r3, #0
 8007b84:	d106      	bne.n	8007b94 <lfs_dir_commit+0x20c>
 8007b86:	4b74      	ldr	r3, [pc, #464]	; (8007d58 <lfs_dir_commit+0x3d0>)
 8007b88:	4a74      	ldr	r2, [pc, #464]	; (8007d5c <lfs_dir_commit+0x3d4>)
 8007b8a:	f240 61ae 	movw	r1, #1710	; 0x6ae
 8007b8e:	4874      	ldr	r0, [pc, #464]	; (8007d60 <lfs_dir_commit+0x3d8>)
 8007b90:	f009 fea0 	bl	80118d4 <__assert_func>
        dir->count -= 1;
 8007b94:	68bb      	ldr	r3, [r7, #8]
 8007b96:	8a9b      	ldrh	r3, [r3, #20]
 8007b98:	3b01      	subs	r3, #1
 8007b9a:	b29a      	uxth	r2, r3
 8007b9c:	68bb      	ldr	r3, [r7, #8]
 8007b9e:	829a      	strh	r2, [r3, #20]

        // mark gdelta so we reflect the move we will fix
        lfs_gstate_xormove(&lfs->gdelta, &lfs->gpending, 0x3ff, NULL);
 8007ba0:	68fb      	ldr	r3, [r7, #12]
 8007ba2:	f103 0048 	add.w	r0, r3, #72	; 0x48
 8007ba6:	68fb      	ldr	r3, [r7, #12]
 8007ba8:	f103 013c 	add.w	r1, r3, #60	; 0x3c
 8007bac:	2300      	movs	r3, #0
 8007bae:	f240 32ff 	movw	r2, #1023	; 0x3ff
 8007bb2:	f7fd ff97 	bl	8005ae4 <lfs_gstate_xormove>
    }

    // should we actually drop the directory block?
    if (lfs_tag_isvalid(deletetag) && dir->count == 0) {
 8007bb6:	f8d7 00a0 	ldr.w	r0, [r7, #160]	; 0xa0
 8007bba:	f7fd fe65 	bl	8005888 <lfs_tag_isvalid>
 8007bbe:	4603      	mov	r3, r0
 8007bc0:	2b00      	cmp	r3, #0
 8007bc2:	d02a      	beq.n	8007c1a <lfs_dir_commit+0x292>
 8007bc4:	68bb      	ldr	r3, [r7, #8]
 8007bc6:	8a9b      	ldrh	r3, [r3, #20]
 8007bc8:	2b00      	cmp	r3, #0
 8007bca:	d126      	bne.n	8007c1a <lfs_dir_commit+0x292>
        lfs_mdir_t pdir;
        int err = lfs_fs_pred(lfs, dir->pair, &pdir);
 8007bcc:	68bb      	ldr	r3, [r7, #8]
 8007bce:	f107 0214 	add.w	r2, r7, #20
 8007bd2:	4619      	mov	r1, r3
 8007bd4:	68f8      	ldr	r0, [r7, #12]
 8007bd6:	f001 fef1 	bl	80099bc <lfs_fs_pred>
 8007bda:	f8c7 0090 	str.w	r0, [r7, #144]	; 0x90
        if (err && err != LFS_ERR_NOENT) {
 8007bde:	f8d7 3090 	ldr.w	r3, [r7, #144]	; 0x90
 8007be2:	2b00      	cmp	r3, #0
 8007be4:	d007      	beq.n	8007bf6 <lfs_dir_commit+0x26e>
 8007be6:	f8d7 3090 	ldr.w	r3, [r7, #144]	; 0x90
 8007bea:	f113 0f02 	cmn.w	r3, #2
 8007bee:	d002      	beq.n	8007bf6 <lfs_dir_commit+0x26e>
            return err;
 8007bf0:	f8d7 3090 	ldr.w	r3, [r7, #144]	; 0x90
 8007bf4:	e1eb      	b.n	8007fce <lfs_dir_commit+0x646>
        }

        if (err != LFS_ERR_NOENT && pdir.split) {
 8007bf6:	f8d7 3090 	ldr.w	r3, [r7, #144]	; 0x90
 8007bfa:	f113 0f02 	cmn.w	r3, #2
 8007bfe:	d00c      	beq.n	8007c1a <lfs_dir_commit+0x292>
 8007c00:	f897 302b 	ldrb.w	r3, [r7, #43]	; 0x2b
 8007c04:	2b00      	cmp	r3, #0
 8007c06:	d008      	beq.n	8007c1a <lfs_dir_commit+0x292>
            return lfs_dir_drop(lfs, &pdir, dir);
 8007c08:	f107 0314 	add.w	r3, r7, #20
 8007c0c:	68ba      	ldr	r2, [r7, #8]
 8007c0e:	4619      	mov	r1, r3
 8007c10:	68f8      	ldr	r0, [r7, #12]
 8007c12:	f7ff fb25 	bl	8007260 <lfs_dir_drop>
 8007c16:	4603      	mov	r3, r0
 8007c18:	e1d9      	b.n	8007fce <lfs_dir_commit+0x646>
        }
    }

    if (dir->erased || dir->count >= 0xff) {
 8007c1a:	68bb      	ldr	r3, [r7, #8]
 8007c1c:	7d9b      	ldrb	r3, [r3, #22]
 8007c1e:	2b00      	cmp	r3, #0
 8007c20:	d104      	bne.n	8007c2c <lfs_dir_commit+0x2a4>
 8007c22:	68bb      	ldr	r3, [r7, #8]
 8007c24:	8a9b      	ldrh	r3, [r3, #20]
 8007c26:	2bfe      	cmp	r3, #254	; 0xfe
 8007c28:	f240 80f6 	bls.w	8007e18 <lfs_dir_commit+0x490>
        // try to commit
        struct lfs_commit commit = {
            .block = dir->pair[0],
 8007c2c:	68bb      	ldr	r3, [r7, #8]
 8007c2e:	681b      	ldr	r3, [r3, #0]
        struct lfs_commit commit = {
 8007c30:	64bb      	str	r3, [r7, #72]	; 0x48
            .off = dir->off,
 8007c32:	68bb      	ldr	r3, [r7, #8]
 8007c34:	68db      	ldr	r3, [r3, #12]
        struct lfs_commit commit = {
 8007c36:	64fb      	str	r3, [r7, #76]	; 0x4c
            .ptag = dir->etag,
 8007c38:	68bb      	ldr	r3, [r7, #8]
 8007c3a:	691b      	ldr	r3, [r3, #16]
        struct lfs_commit commit = {
 8007c3c:	653b      	str	r3, [r7, #80]	; 0x50
 8007c3e:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 8007c42:	657b      	str	r3, [r7, #84]	; 0x54
            .crc = LFS_BLOCK_NULL,

            .begin = dir->off,
 8007c44:	68bb      	ldr	r3, [r7, #8]
 8007c46:	68db      	ldr	r3, [r3, #12]
        struct lfs_commit commit = {
 8007c48:	65bb      	str	r3, [r7, #88]	; 0x58
            .end = lfs->cfg->block_size - 8,
 8007c4a:	68fb      	ldr	r3, [r7, #12]
 8007c4c:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 8007c4e:	69db      	ldr	r3, [r3, #28]
 8007c50:	3b08      	subs	r3, #8
        struct lfs_commit commit = {
 8007c52:	65fb      	str	r3, [r7, #92]	; 0x5c
        };

        // traverse attrs that need to be written out
        lfs_pair_tole32(dir->tail);
 8007c54:	68bb      	ldr	r3, [r7, #8]
 8007c56:	3318      	adds	r3, #24
 8007c58:	4618      	mov	r0, r3
 8007c5a:	f7fd fdfb 	bl	8005854 <lfs_pair_tole32>
        int err = lfs_dir_traverse(lfs,
 8007c5e:	68bb      	ldr	r3, [r7, #8]
 8007c60:	68da      	ldr	r2, [r3, #12]
 8007c62:	68bb      	ldr	r3, [r7, #8]
 8007c64:	6919      	ldr	r1, [r3, #16]
                dir, dir->off, dir->etag, attrs, attrcount, false,
                0, 0, 0, 0, 0,
                lfs_dir_commit_commit, &(struct lfs_dir_commit_commit){
 8007c66:	68fb      	ldr	r3, [r7, #12]
 8007c68:	643b      	str	r3, [r7, #64]	; 0x40
 8007c6a:	f107 0348 	add.w	r3, r7, #72	; 0x48
 8007c6e:	647b      	str	r3, [r7, #68]	; 0x44
        int err = lfs_dir_traverse(lfs,
 8007c70:	f107 0340 	add.w	r3, r7, #64	; 0x40
 8007c74:	9309      	str	r3, [sp, #36]	; 0x24
 8007c76:	4b3c      	ldr	r3, [pc, #240]	; (8007d68 <lfs_dir_commit+0x3e0>)
 8007c78:	9308      	str	r3, [sp, #32]
 8007c7a:	2300      	movs	r3, #0
 8007c7c:	9307      	str	r3, [sp, #28]
 8007c7e:	2300      	movs	r3, #0
 8007c80:	9306      	str	r3, [sp, #24]
 8007c82:	2300      	movs	r3, #0
 8007c84:	9305      	str	r3, [sp, #20]
 8007c86:	2300      	movs	r3, #0
 8007c88:	9304      	str	r3, [sp, #16]
 8007c8a:	2300      	movs	r3, #0
 8007c8c:	9303      	str	r3, [sp, #12]
 8007c8e:	2300      	movs	r3, #0
 8007c90:	9302      	str	r3, [sp, #8]
 8007c92:	683b      	ldr	r3, [r7, #0]
 8007c94:	9301      	str	r3, [sp, #4]
 8007c96:	687b      	ldr	r3, [r7, #4]
 8007c98:	9300      	str	r3, [sp, #0]
 8007c9a:	460b      	mov	r3, r1
 8007c9c:	68b9      	ldr	r1, [r7, #8]
 8007c9e:	68f8      	ldr	r0, [r7, #12]
 8007ca0:	f7fe fb52 	bl	8006348 <lfs_dir_traverse>
 8007ca4:	f8c7 008c 	str.w	r0, [r7, #140]	; 0x8c
                    lfs, &commit});
        lfs_pair_fromle32(dir->tail);
 8007ca8:	68bb      	ldr	r3, [r7, #8]
 8007caa:	3318      	adds	r3, #24
 8007cac:	4618      	mov	r0, r3
 8007cae:	f7fd fdb7 	bl	8005820 <lfs_pair_fromle32>
        if (err) {
 8007cb2:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 8007cb6:	2b00      	cmp	r3, #0
 8007cb8:	d00e      	beq.n	8007cd8 <lfs_dir_commit+0x350>
            if (err == LFS_ERR_NOSPC || err == LFS_ERR_CORRUPT) {
 8007cba:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 8007cbe:	f113 0f1c 	cmn.w	r3, #28
 8007cc2:	f000 80ab 	beq.w	8007e1c <lfs_dir_commit+0x494>
 8007cc6:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 8007cca:	f113 0f54 	cmn.w	r3, #84	; 0x54
 8007cce:	f000 80a5 	beq.w	8007e1c <lfs_dir_commit+0x494>
                goto compact;
            }
            return err;
 8007cd2:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 8007cd6:	e17a      	b.n	8007fce <lfs_dir_commit+0x646>
        }

        // commit any global diffs if we have any
        if (!lfs_gstate_iszero(&lfs->gdelta)) {
 8007cd8:	68fb      	ldr	r3, [r7, #12]
 8007cda:	3348      	adds	r3, #72	; 0x48
 8007cdc:	4618      	mov	r0, r3
 8007cde:	f7fd fe84 	bl	80059ea <lfs_gstate_iszero>
 8007ce2:	4603      	mov	r3, r0
 8007ce4:	f083 0301 	eor.w	r3, r3, #1
 8007ce8:	b2db      	uxtb	r3, r3
 8007cea:	2b00      	cmp	r3, #0
 8007cec:	d040      	beq.n	8007d70 <lfs_dir_commit+0x3e8>
            err = lfs_dir_getgstate(lfs, dir, &lfs->gdelta);
 8007cee:	68fb      	ldr	r3, [r7, #12]
 8007cf0:	3348      	adds	r3, #72	; 0x48
 8007cf2:	461a      	mov	r2, r3
 8007cf4:	68b9      	ldr	r1, [r7, #8]
 8007cf6:	68f8      	ldr	r0, [r7, #12]
 8007cf8:	f7fe fff2 	bl	8006ce0 <lfs_dir_getgstate>
 8007cfc:	f8c7 008c 	str.w	r0, [r7, #140]	; 0x8c
            if (err) {
 8007d00:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 8007d04:	2b00      	cmp	r3, #0
 8007d06:	d002      	beq.n	8007d0e <lfs_dir_commit+0x386>
                return err;
 8007d08:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 8007d0c:	e15f      	b.n	8007fce <lfs_dir_commit+0x646>
            }

            lfs_gstate_tole32(&lfs->gdelta);
 8007d0e:	68fb      	ldr	r3, [r7, #12]
 8007d10:	3348      	adds	r3, #72	; 0x48
 8007d12:	4618      	mov	r0, r3
 8007d14:	f7fd ff50 	bl	8005bb8 <lfs_gstate_tole32>
            err = lfs_dir_commitattr(lfs, &commit,
                    LFS_MKTAG(LFS_TYPE_MOVESTATE, 0x3ff,
                        sizeof(lfs->gdelta)), &lfs->gdelta);
 8007d18:	68fb      	ldr	r3, [r7, #12]
 8007d1a:	3348      	adds	r3, #72	; 0x48
            err = lfs_dir_commitattr(lfs, &commit,
 8007d1c:	f107 0148 	add.w	r1, r7, #72	; 0x48
 8007d20:	4a12      	ldr	r2, [pc, #72]	; (8007d6c <lfs_dir_commit+0x3e4>)
 8007d22:	68f8      	ldr	r0, [r7, #12]
 8007d24:	f7ff f88d 	bl	8006e42 <lfs_dir_commitattr>
 8007d28:	f8c7 008c 	str.w	r0, [r7, #140]	; 0x8c
            lfs_gstate_fromle32(&lfs->gdelta);
 8007d2c:	68fb      	ldr	r3, [r7, #12]
 8007d2e:	3348      	adds	r3, #72	; 0x48
 8007d30:	4618      	mov	r0, r3
 8007d32:	f7fd ff21 	bl	8005b78 <lfs_gstate_fromle32>
            if (err) {
 8007d36:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 8007d3a:	2b00      	cmp	r3, #0
 8007d3c:	d018      	beq.n	8007d70 <lfs_dir_commit+0x3e8>
                if (err == LFS_ERR_NOSPC || err == LFS_ERR_CORRUPT) {
 8007d3e:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 8007d42:	f113 0f1c 	cmn.w	r3, #28
 8007d46:	d06b      	beq.n	8007e20 <lfs_dir_commit+0x498>
 8007d48:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 8007d4c:	f113 0f54 	cmn.w	r3, #84	; 0x54
 8007d50:	d066      	beq.n	8007e20 <lfs_dir_commit+0x498>
                    goto compact;
                }
                return err;
 8007d52:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 8007d56:	e13a      	b.n	8007fce <lfs_dir_commit+0x646>
 8007d58:	08013c58 	.word	0x08013c58
 8007d5c:	08016cf8 	.word	0x08016cf8
 8007d60:	08013a5c 	.word	0x08013a5c
 8007d64:	7ffffc00 	.word	0x7ffffc00
 8007d68:	080073ad 	.word	0x080073ad
 8007d6c:	7ffffc0c 	.word	0x7ffffc0c
            }
        }

        // finalize commit with the crc
        err = lfs_dir_commitcrc(lfs, &commit);
 8007d70:	f107 0348 	add.w	r3, r7, #72	; 0x48
 8007d74:	4619      	mov	r1, r3
 8007d76:	68f8      	ldr	r0, [r7, #12]
 8007d78:	f7ff f8e3 	bl	8006f42 <lfs_dir_commitcrc>
 8007d7c:	f8c7 008c 	str.w	r0, [r7, #140]	; 0x8c
        if (err) {
 8007d80:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 8007d84:	2b00      	cmp	r3, #0
 8007d86:	d00c      	beq.n	8007da2 <lfs_dir_commit+0x41a>
            if (err == LFS_ERR_NOSPC || err == LFS_ERR_CORRUPT) {
 8007d88:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 8007d8c:	f113 0f1c 	cmn.w	r3, #28
 8007d90:	d048      	beq.n	8007e24 <lfs_dir_commit+0x49c>
 8007d92:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 8007d96:	f113 0f54 	cmn.w	r3, #84	; 0x54
 8007d9a:	d043      	beq.n	8007e24 <lfs_dir_commit+0x49c>
                goto compact;
            }
            return err;
 8007d9c:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 8007da0:	e115      	b.n	8007fce <lfs_dir_commit+0x646>
        }

        // successful commit, update dir
        LFS_ASSERT(commit.off % lfs->cfg->prog_size == 0);
 8007da2:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8007da4:	68fa      	ldr	r2, [r7, #12]
 8007da6:	6e92      	ldr	r2, [r2, #104]	; 0x68
 8007da8:	6992      	ldr	r2, [r2, #24]
 8007daa:	fbb3 f1f2 	udiv	r1, r3, r2
 8007dae:	fb01 f202 	mul.w	r2, r1, r2
 8007db2:	1a9b      	subs	r3, r3, r2
 8007db4:	2b00      	cmp	r3, #0
 8007db6:	d006      	beq.n	8007dc6 <lfs_dir_commit+0x43e>
 8007db8:	4b87      	ldr	r3, [pc, #540]	; (8007fd8 <lfs_dir_commit+0x650>)
 8007dba:	4a88      	ldr	r2, [pc, #544]	; (8007fdc <lfs_dir_commit+0x654>)
 8007dbc:	f240 61fb 	movw	r1, #1787	; 0x6fb
 8007dc0:	4887      	ldr	r0, [pc, #540]	; (8007fe0 <lfs_dir_commit+0x658>)
 8007dc2:	f009 fd87 	bl	80118d4 <__assert_func>
        dir->off = commit.off;
 8007dc6:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 8007dc8:	68bb      	ldr	r3, [r7, #8]
 8007dca:	60da      	str	r2, [r3, #12]
        dir->etag = commit.ptag;
 8007dcc:	6d3a      	ldr	r2, [r7, #80]	; 0x50
 8007dce:	68bb      	ldr	r3, [r7, #8]
 8007dd0:	611a      	str	r2, [r3, #16]

        // note we able to have already handled move here
        if (lfs_gstate_hasmovehere(&lfs->gpending, dir->pair)) {
 8007dd2:	68fb      	ldr	r3, [r7, #12]
 8007dd4:	333c      	adds	r3, #60	; 0x3c
 8007dd6:	68ba      	ldr	r2, [r7, #8]
 8007dd8:	4611      	mov	r1, r2
 8007dda:	4618      	mov	r0, r3
 8007ddc:	f7fd fe48 	bl	8005a70 <lfs_gstate_hasmovehere>
 8007de0:	4603      	mov	r3, r0
 8007de2:	2b00      	cmp	r3, #0
 8007de4:	d00a      	beq.n	8007dfc <lfs_dir_commit+0x474>
            lfs_gstate_xormove(&lfs->gpending, &lfs->gpending, 0x3ff, NULL);
 8007de6:	68fb      	ldr	r3, [r7, #12]
 8007de8:	f103 003c 	add.w	r0, r3, #60	; 0x3c
 8007dec:	68fb      	ldr	r3, [r7, #12]
 8007dee:	f103 013c 	add.w	r1, r3, #60	; 0x3c
 8007df2:	2300      	movs	r3, #0
 8007df4:	f240 32ff 	movw	r2, #1023	; 0x3ff
 8007df8:	f7fd fe74 	bl	8005ae4 <lfs_gstate_xormove>
        }

        // update gstate
        lfs->gstate = lfs->gpending;
 8007dfc:	68fb      	ldr	r3, [r7, #12]
 8007dfe:	68fa      	ldr	r2, [r7, #12]
 8007e00:	3330      	adds	r3, #48	; 0x30
 8007e02:	323c      	adds	r2, #60	; 0x3c
 8007e04:	ca07      	ldmia	r2, {r0, r1, r2}
 8007e06:	e883 0007 	stmia.w	r3, {r0, r1, r2}
        lfs->gdelta = (struct lfs_gstate){0};
 8007e0a:	68fb      	ldr	r3, [r7, #12]
 8007e0c:	3348      	adds	r3, #72	; 0x48
 8007e0e:	2200      	movs	r2, #0
 8007e10:	601a      	str	r2, [r3, #0]
 8007e12:	605a      	str	r2, [r3, #4]
 8007e14:	609a      	str	r2, [r3, #8]
    if (dir->erased || dir->count >= 0xff) {
 8007e16:	e022      	b.n	8007e5e <lfs_dir_commit+0x4d6>
    } else {
compact:
 8007e18:	bf00      	nop
 8007e1a:	e004      	b.n	8007e26 <lfs_dir_commit+0x49e>
                goto compact;
 8007e1c:	bf00      	nop
 8007e1e:	e002      	b.n	8007e26 <lfs_dir_commit+0x49e>
                    goto compact;
 8007e20:	bf00      	nop
 8007e22:	e000      	b.n	8007e26 <lfs_dir_commit+0x49e>
                goto compact;
 8007e24:	bf00      	nop
        // fall back to compaction
        lfs_cache_drop(lfs, &lfs->pcache);
 8007e26:	68fb      	ldr	r3, [r7, #12]
 8007e28:	3310      	adds	r3, #16
 8007e2a:	4619      	mov	r1, r3
 8007e2c:	68f8      	ldr	r0, [r7, #12]
 8007e2e:	f7fd f99d 	bl	800516c <lfs_cache_drop>

        int err = lfs_dir_compact(lfs, dir, attrs, attrcount,
 8007e32:	68bb      	ldr	r3, [r7, #8]
 8007e34:	8a9b      	ldrh	r3, [r3, #20]
 8007e36:	9302      	str	r3, [sp, #8]
 8007e38:	2300      	movs	r3, #0
 8007e3a:	9301      	str	r3, [sp, #4]
 8007e3c:	68bb      	ldr	r3, [r7, #8]
 8007e3e:	9300      	str	r3, [sp, #0]
 8007e40:	683b      	ldr	r3, [r7, #0]
 8007e42:	687a      	ldr	r2, [r7, #4]
 8007e44:	68b9      	ldr	r1, [r7, #8]
 8007e46:	68f8      	ldr	r0, [r7, #12]
 8007e48:	f7ff fac6 	bl	80073d8 <lfs_dir_compact>
 8007e4c:	f8c7 0088 	str.w	r0, [r7, #136]	; 0x88
                dir, 0, dir->count);
        if (err) {
 8007e50:	f8d7 3088 	ldr.w	r3, [r7, #136]	; 0x88
 8007e54:	2b00      	cmp	r3, #0
 8007e56:	d002      	beq.n	8007e5e <lfs_dir_commit+0x4d6>
            return err;
 8007e58:	f8d7 3088 	ldr.w	r3, [r7, #136]	; 0x88
 8007e5c:	e0b7      	b.n	8007fce <lfs_dir_commit+0x646>
        }
    }

    // update any directories that are affected
    lfs_mdir_t copy = *dir;
 8007e5e:	68bb      	ldr	r3, [r7, #8]
 8007e60:	f107 0460 	add.w	r4, r7, #96	; 0x60
 8007e64:	461d      	mov	r5, r3
 8007e66:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8007e68:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8007e6a:	e895 000f 	ldmia.w	r5, {r0, r1, r2, r3}
 8007e6e:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}

    // two passes, once for things that aren't us, and one
    // for things that are
    for (struct lfs_mlist *d = lfs->mlist; d; d = d->next) {
 8007e72:	68fb      	ldr	r3, [r7, #12]
 8007e74:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8007e76:	f8c7 3094 	str.w	r3, [r7, #148]	; 0x94
 8007e7a:	e0a2      	b.n	8007fc2 <lfs_dir_commit+0x63a>
        if (lfs_pair_cmp(d->m.pair, copy.pair) == 0) {
 8007e7c:	f8d7 3094 	ldr.w	r3, [r7, #148]	; 0x94
 8007e80:	3308      	adds	r3, #8
 8007e82:	f107 0260 	add.w	r2, r7, #96	; 0x60
 8007e86:	4611      	mov	r1, r2
 8007e88:	4618      	mov	r0, r3
 8007e8a:	f7fd fc9f 	bl	80057cc <lfs_pair_cmp>
 8007e8e:	4603      	mov	r3, r0
 8007e90:	2b00      	cmp	r3, #0
 8007e92:	f040 8091 	bne.w	8007fb8 <lfs_dir_commit+0x630>
            d->m = *dir;
 8007e96:	f8d7 3094 	ldr.w	r3, [r7, #148]	; 0x94
 8007e9a:	68ba      	ldr	r2, [r7, #8]
 8007e9c:	f103 0408 	add.w	r4, r3, #8
 8007ea0:	4615      	mov	r5, r2
 8007ea2:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8007ea4:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8007ea6:	e895 000f 	ldmia.w	r5, {r0, r1, r2, r3}
 8007eaa:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
            if (d->id == lfs_tag_id(deletetag)) {
 8007eae:	f8d7 3094 	ldr.w	r3, [r7, #148]	; 0x94
 8007eb2:	889c      	ldrh	r4, [r3, #4]
 8007eb4:	f8d7 00a0 	ldr.w	r0, [r7, #160]	; 0xa0
 8007eb8:	f7fd fd41 	bl	800593e <lfs_tag_id>
 8007ebc:	4603      	mov	r3, r0
 8007ebe:	429c      	cmp	r4, r3
 8007ec0:	d10a      	bne.n	8007ed8 <lfs_dir_commit+0x550>
                d->m.pair[0] = LFS_BLOCK_NULL;
 8007ec2:	f8d7 3094 	ldr.w	r3, [r7, #148]	; 0x94
 8007ec6:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 8007eca:	609a      	str	r2, [r3, #8]
                d->m.pair[1] = LFS_BLOCK_NULL;
 8007ecc:	f8d7 3094 	ldr.w	r3, [r7, #148]	; 0x94
 8007ed0:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 8007ed4:	60da      	str	r2, [r3, #12]
 8007ed6:	e062      	b.n	8007f9e <lfs_dir_commit+0x616>
            } else if (d->id > lfs_tag_id(deletetag)) {
 8007ed8:	f8d7 3094 	ldr.w	r3, [r7, #148]	; 0x94
 8007edc:	889c      	ldrh	r4, [r3, #4]
 8007ede:	f8d7 00a0 	ldr.w	r0, [r7, #160]	; 0xa0
 8007ee2:	f7fd fd2c 	bl	800593e <lfs_tag_id>
 8007ee6:	4603      	mov	r3, r0
 8007ee8:	429c      	cmp	r4, r3
 8007eea:	d914      	bls.n	8007f16 <lfs_dir_commit+0x58e>
                d->id -= 1;
 8007eec:	f8d7 3094 	ldr.w	r3, [r7, #148]	; 0x94
 8007ef0:	889b      	ldrh	r3, [r3, #4]
 8007ef2:	3b01      	subs	r3, #1
 8007ef4:	b29a      	uxth	r2, r3
 8007ef6:	f8d7 3094 	ldr.w	r3, [r7, #148]	; 0x94
 8007efa:	809a      	strh	r2, [r3, #4]
                if (d->type == LFS_TYPE_DIR) {
 8007efc:	f8d7 3094 	ldr.w	r3, [r7, #148]	; 0x94
 8007f00:	799b      	ldrb	r3, [r3, #6]
 8007f02:	2b02      	cmp	r3, #2
 8007f04:	d14b      	bne.n	8007f9e <lfs_dir_commit+0x616>
                    ((lfs_dir_t*)d)->pos -= 1;
 8007f06:	f8d7 3094 	ldr.w	r3, [r7, #148]	; 0x94
 8007f0a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8007f0c:	1e5a      	subs	r2, r3, #1
 8007f0e:	f8d7 3094 	ldr.w	r3, [r7, #148]	; 0x94
 8007f12:	629a      	str	r2, [r3, #40]	; 0x28
 8007f14:	e043      	b.n	8007f9e <lfs_dir_commit+0x616>
                }
            } else if (&d->m != dir && d->id >= lfs_tag_id(createtag)) {
 8007f16:	f8d7 3094 	ldr.w	r3, [r7, #148]	; 0x94
 8007f1a:	3308      	adds	r3, #8
 8007f1c:	68ba      	ldr	r2, [r7, #8]
 8007f1e:	429a      	cmp	r2, r3
 8007f20:	d03d      	beq.n	8007f9e <lfs_dir_commit+0x616>
 8007f22:	f8d7 3094 	ldr.w	r3, [r7, #148]	; 0x94
 8007f26:	889c      	ldrh	r4, [r3, #4]
 8007f28:	f8d7 009c 	ldr.w	r0, [r7, #156]	; 0x9c
 8007f2c:	f7fd fd07 	bl	800593e <lfs_tag_id>
 8007f30:	4603      	mov	r3, r0
 8007f32:	429c      	cmp	r4, r3
 8007f34:	d333      	bcc.n	8007f9e <lfs_dir_commit+0x616>
                d->id += 1;
 8007f36:	f8d7 3094 	ldr.w	r3, [r7, #148]	; 0x94
 8007f3a:	889b      	ldrh	r3, [r3, #4]
 8007f3c:	3301      	adds	r3, #1
 8007f3e:	b29a      	uxth	r2, r3
 8007f40:	f8d7 3094 	ldr.w	r3, [r7, #148]	; 0x94
 8007f44:	809a      	strh	r2, [r3, #4]
                if (d->type == LFS_TYPE_DIR) {
 8007f46:	f8d7 3094 	ldr.w	r3, [r7, #148]	; 0x94
 8007f4a:	799b      	ldrb	r3, [r3, #6]
 8007f4c:	2b02      	cmp	r3, #2
 8007f4e:	d126      	bne.n	8007f9e <lfs_dir_commit+0x616>
                    ((lfs_dir_t*)d)->pos += 1;
 8007f50:	f8d7 3094 	ldr.w	r3, [r7, #148]	; 0x94
 8007f54:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8007f56:	1c5a      	adds	r2, r3, #1
 8007f58:	f8d7 3094 	ldr.w	r3, [r7, #148]	; 0x94
 8007f5c:	629a      	str	r2, [r3, #40]	; 0x28
                }
            }

            while (d->id >= d->m.count && d->m.split) {
 8007f5e:	e01e      	b.n	8007f9e <lfs_dir_commit+0x616>
                // we split and id is on tail now
                d->id -= d->m.count;
 8007f60:	f8d7 3094 	ldr.w	r3, [r7, #148]	; 0x94
 8007f64:	889a      	ldrh	r2, [r3, #4]
 8007f66:	f8d7 3094 	ldr.w	r3, [r7, #148]	; 0x94
 8007f6a:	8b9b      	ldrh	r3, [r3, #28]
 8007f6c:	1ad3      	subs	r3, r2, r3
 8007f6e:	b29a      	uxth	r2, r3
 8007f70:	f8d7 3094 	ldr.w	r3, [r7, #148]	; 0x94
 8007f74:	809a      	strh	r2, [r3, #4]
                int err = lfs_dir_fetch(lfs, &d->m, d->m.tail);
 8007f76:	f8d7 3094 	ldr.w	r3, [r7, #148]	; 0x94
 8007f7a:	f103 0108 	add.w	r1, r3, #8
 8007f7e:	f8d7 3094 	ldr.w	r3, [r7, #148]	; 0x94
 8007f82:	3320      	adds	r3, #32
 8007f84:	461a      	mov	r2, r3
 8007f86:	68f8      	ldr	r0, [r7, #12]
 8007f88:	f7fe fe90 	bl	8006cac <lfs_dir_fetch>
 8007f8c:	f8c7 0084 	str.w	r0, [r7, #132]	; 0x84
                if (err) {
 8007f90:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 8007f94:	2b00      	cmp	r3, #0
 8007f96:	d002      	beq.n	8007f9e <lfs_dir_commit+0x616>
                    return err;
 8007f98:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 8007f9c:	e017      	b.n	8007fce <lfs_dir_commit+0x646>
            while (d->id >= d->m.count && d->m.split) {
 8007f9e:	f8d7 3094 	ldr.w	r3, [r7, #148]	; 0x94
 8007fa2:	889a      	ldrh	r2, [r3, #4]
 8007fa4:	f8d7 3094 	ldr.w	r3, [r7, #148]	; 0x94
 8007fa8:	8b9b      	ldrh	r3, [r3, #28]
 8007faa:	429a      	cmp	r2, r3
 8007fac:	d304      	bcc.n	8007fb8 <lfs_dir_commit+0x630>
 8007fae:	f8d7 3094 	ldr.w	r3, [r7, #148]	; 0x94
 8007fb2:	7fdb      	ldrb	r3, [r3, #31]
 8007fb4:	2b00      	cmp	r3, #0
 8007fb6:	d1d3      	bne.n	8007f60 <lfs_dir_commit+0x5d8>
    for (struct lfs_mlist *d = lfs->mlist; d; d = d->next) {
 8007fb8:	f8d7 3094 	ldr.w	r3, [r7, #148]	; 0x94
 8007fbc:	681b      	ldr	r3, [r3, #0]
 8007fbe:	f8c7 3094 	str.w	r3, [r7, #148]	; 0x94
 8007fc2:	f8d7 3094 	ldr.w	r3, [r7, #148]	; 0x94
 8007fc6:	2b00      	cmp	r3, #0
 8007fc8:	f47f af58 	bne.w	8007e7c <lfs_dir_commit+0x4f4>
                }
            }
        }
    }

    return 0;
 8007fcc:	2300      	movs	r3, #0
}
 8007fce:	4618      	mov	r0, r3
 8007fd0:	37a8      	adds	r7, #168	; 0xa8
 8007fd2:	46bd      	mov	sp, r7
 8007fd4:	bdb0      	pop	{r4, r5, r7, pc}
 8007fd6:	bf00      	nop
 8007fd8:	08013bac 	.word	0x08013bac
 8007fdc:	08016cf8 	.word	0x08016cf8
 8007fe0:	08013a5c 	.word	0x08013a5c

08007fe4 <lfs_ctz_index>:
    return 0;
}


/// File index list operations ///
static int lfs_ctz_index(lfs_t *lfs, lfs_off_t *off) {
 8007fe4:	b590      	push	{r4, r7, lr}
 8007fe6:	b087      	sub	sp, #28
 8007fe8:	af00      	add	r7, sp, #0
 8007fea:	6078      	str	r0, [r7, #4]
 8007fec:	6039      	str	r1, [r7, #0]
    lfs_off_t size = *off;
 8007fee:	683b      	ldr	r3, [r7, #0]
 8007ff0:	681b      	ldr	r3, [r3, #0]
 8007ff2:	617b      	str	r3, [r7, #20]
    lfs_off_t b = lfs->cfg->block_size - 2*4;
 8007ff4:	687b      	ldr	r3, [r7, #4]
 8007ff6:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 8007ff8:	69db      	ldr	r3, [r3, #28]
 8007ffa:	3b08      	subs	r3, #8
 8007ffc:	613b      	str	r3, [r7, #16]
    lfs_off_t i = size / b;
 8007ffe:	697a      	ldr	r2, [r7, #20]
 8008000:	693b      	ldr	r3, [r7, #16]
 8008002:	fbb2 f3f3 	udiv	r3, r2, r3
 8008006:	60fb      	str	r3, [r7, #12]
    if (i == 0) {
 8008008:	68fb      	ldr	r3, [r7, #12]
 800800a:	2b00      	cmp	r3, #0
 800800c:	d101      	bne.n	8008012 <lfs_ctz_index+0x2e>
        return 0;
 800800e:	2300      	movs	r3, #0
 8008010:	e01c      	b.n	800804c <lfs_ctz_index+0x68>
    }

    i = (size - 4*(lfs_popc(i-1)+2)) / b;
 8008012:	68fb      	ldr	r3, [r7, #12]
 8008014:	3b01      	subs	r3, #1
 8008016:	4618      	mov	r0, r3
 8008018:	f7fd f848 	bl	80050ac <lfs_popc>
 800801c:	4603      	mov	r3, r0
 800801e:	3302      	adds	r3, #2
 8008020:	009b      	lsls	r3, r3, #2
 8008022:	697a      	ldr	r2, [r7, #20]
 8008024:	1ad2      	subs	r2, r2, r3
 8008026:	693b      	ldr	r3, [r7, #16]
 8008028:	fbb2 f3f3 	udiv	r3, r2, r3
 800802c:	60fb      	str	r3, [r7, #12]
    *off = size - b*i - 4*lfs_popc(i);
 800802e:	693b      	ldr	r3, [r7, #16]
 8008030:	68fa      	ldr	r2, [r7, #12]
 8008032:	fb02 f303 	mul.w	r3, r2, r3
 8008036:	697a      	ldr	r2, [r7, #20]
 8008038:	1ad4      	subs	r4, r2, r3
 800803a:	68f8      	ldr	r0, [r7, #12]
 800803c:	f7fd f836 	bl	80050ac <lfs_popc>
 8008040:	4603      	mov	r3, r0
 8008042:	009b      	lsls	r3, r3, #2
 8008044:	1ae2      	subs	r2, r4, r3
 8008046:	683b      	ldr	r3, [r7, #0]
 8008048:	601a      	str	r2, [r3, #0]
    return i;
 800804a:	68fb      	ldr	r3, [r7, #12]
}
 800804c:	4618      	mov	r0, r3
 800804e:	371c      	adds	r7, #28
 8008050:	46bd      	mov	sp, r7
 8008052:	bd90      	pop	{r4, r7, pc}

08008054 <lfs_ctz_find>:

static int lfs_ctz_find(lfs_t *lfs,
        const lfs_cache_t *pcache, lfs_cache_t *rcache,
        lfs_block_t head, lfs_size_t size,
        lfs_size_t pos, lfs_block_t *block, lfs_off_t *off) {
 8008054:	b590      	push	{r4, r7, lr}
 8008056:	b08f      	sub	sp, #60	; 0x3c
 8008058:	af04      	add	r7, sp, #16
 800805a:	60f8      	str	r0, [r7, #12]
 800805c:	60b9      	str	r1, [r7, #8]
 800805e:	607a      	str	r2, [r7, #4]
 8008060:	603b      	str	r3, [r7, #0]
    if (size == 0) {
 8008062:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8008064:	2b00      	cmp	r3, #0
 8008066:	d108      	bne.n	800807a <lfs_ctz_find+0x26>
        *block = LFS_BLOCK_NULL;
 8008068:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800806a:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 800806e:	601a      	str	r2, [r3, #0]
        *off = 0;
 8008070:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8008072:	2200      	movs	r2, #0
 8008074:	601a      	str	r2, [r3, #0]
        return 0;
 8008076:	2300      	movs	r3, #0
 8008078:	e063      	b.n	8008142 <lfs_ctz_find+0xee>
    }

    lfs_off_t current = lfs_ctz_index(lfs, &(lfs_off_t){size-1});
 800807a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800807c:	3b01      	subs	r3, #1
 800807e:	617b      	str	r3, [r7, #20]
 8008080:	f107 0314 	add.w	r3, r7, #20
 8008084:	4619      	mov	r1, r3
 8008086:	68f8      	ldr	r0, [r7, #12]
 8008088:	f7ff ffac 	bl	8007fe4 <lfs_ctz_index>
 800808c:	4603      	mov	r3, r0
 800808e:	627b      	str	r3, [r7, #36]	; 0x24
    lfs_off_t target = lfs_ctz_index(lfs, &pos);
 8008090:	f107 033c 	add.w	r3, r7, #60	; 0x3c
 8008094:	4619      	mov	r1, r3
 8008096:	68f8      	ldr	r0, [r7, #12]
 8008098:	f7ff ffa4 	bl	8007fe4 <lfs_ctz_index>
 800809c:	4603      	mov	r3, r0
 800809e:	623b      	str	r3, [r7, #32]

    while (current > target) {
 80080a0:	e044      	b.n	800812c <lfs_ctz_find+0xd8>
        lfs_size_t skip = lfs_min(
                lfs_npw2(current-target+1) - 1,
 80080a2:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80080a4:	6a3b      	ldr	r3, [r7, #32]
 80080a6:	1ad3      	subs	r3, r2, r3
 80080a8:	3301      	adds	r3, #1
 80080aa:	4618      	mov	r0, r3
 80080ac:	f7fc ffdf 	bl	800506e <lfs_npw2>
 80080b0:	4603      	mov	r3, r0
        lfs_size_t skip = lfs_min(
 80080b2:	1e5c      	subs	r4, r3, #1
 80080b4:	6a78      	ldr	r0, [r7, #36]	; 0x24
 80080b6:	f7fc ffea 	bl	800508e <lfs_ctz>
 80080ba:	4603      	mov	r3, r0
 80080bc:	4619      	mov	r1, r3
 80080be:	4620      	mov	r0, r4
 80080c0:	f7fc ff9e 	bl	8005000 <lfs_min>
 80080c4:	61f8      	str	r0, [r7, #28]
                lfs_ctz(current));

        int err = lfs_bd_read(lfs,
 80080c6:	683b      	ldr	r3, [r7, #0]
 80080c8:	69fa      	ldr	r2, [r7, #28]
 80080ca:	0092      	lsls	r2, r2, #2
 80080cc:	2104      	movs	r1, #4
 80080ce:	9103      	str	r1, [sp, #12]
 80080d0:	4639      	mov	r1, r7
 80080d2:	9102      	str	r1, [sp, #8]
 80080d4:	9201      	str	r2, [sp, #4]
 80080d6:	9300      	str	r3, [sp, #0]
 80080d8:	2304      	movs	r3, #4
 80080da:	687a      	ldr	r2, [r7, #4]
 80080dc:	68b9      	ldr	r1, [r7, #8]
 80080de:	68f8      	ldr	r0, [r7, #12]
 80080e0:	f7fd f86a 	bl	80051b8 <lfs_bd_read>
 80080e4:	61b8      	str	r0, [r7, #24]
                pcache, rcache, sizeof(head),
                head, 4*skip, &head, sizeof(head));
        head = lfs_fromle32(head);
 80080e6:	683b      	ldr	r3, [r7, #0]
 80080e8:	4618      	mov	r0, r3
 80080ea:	f7fc fff9 	bl	80050e0 <lfs_fromle32>
 80080ee:	4603      	mov	r3, r0
 80080f0:	603b      	str	r3, [r7, #0]
        if (err) {
 80080f2:	69bb      	ldr	r3, [r7, #24]
 80080f4:	2b00      	cmp	r3, #0
 80080f6:	d001      	beq.n	80080fc <lfs_ctz_find+0xa8>
            return err;
 80080f8:	69bb      	ldr	r3, [r7, #24]
 80080fa:	e022      	b.n	8008142 <lfs_ctz_find+0xee>
        }

        LFS_ASSERT(head >= 2 && head <= lfs->cfg->block_count);
 80080fc:	683b      	ldr	r3, [r7, #0]
 80080fe:	2b01      	cmp	r3, #1
 8008100:	d905      	bls.n	800810e <lfs_ctz_find+0xba>
 8008102:	68fb      	ldr	r3, [r7, #12]
 8008104:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 8008106:	6a1a      	ldr	r2, [r3, #32]
 8008108:	683b      	ldr	r3, [r7, #0]
 800810a:	429a      	cmp	r2, r3
 800810c:	d206      	bcs.n	800811c <lfs_ctz_find+0xc8>
 800810e:	4b0f      	ldr	r3, [pc, #60]	; (800814c <lfs_ctz_find+0xf8>)
 8008110:	4a0f      	ldr	r2, [pc, #60]	; (8008150 <lfs_ctz_find+0xfc>)
 8008112:	f640 016d 	movw	r1, #2157	; 0x86d
 8008116:	480f      	ldr	r0, [pc, #60]	; (8008154 <lfs_ctz_find+0x100>)
 8008118:	f009 fbdc 	bl	80118d4 <__assert_func>
        current -= 1 << skip;
 800811c:	2201      	movs	r2, #1
 800811e:	69fb      	ldr	r3, [r7, #28]
 8008120:	fa02 f303 	lsl.w	r3, r2, r3
 8008124:	461a      	mov	r2, r3
 8008126:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008128:	1a9b      	subs	r3, r3, r2
 800812a:	627b      	str	r3, [r7, #36]	; 0x24
    while (current > target) {
 800812c:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800812e:	6a3b      	ldr	r3, [r7, #32]
 8008130:	429a      	cmp	r2, r3
 8008132:	d8b6      	bhi.n	80080a2 <lfs_ctz_find+0x4e>
    }

    *block = head;
 8008134:	683a      	ldr	r2, [r7, #0]
 8008136:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8008138:	601a      	str	r2, [r3, #0]
    *off = pos;
 800813a:	6bfa      	ldr	r2, [r7, #60]	; 0x3c
 800813c:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 800813e:	601a      	str	r2, [r3, #0]
    return 0;
 8008140:	2300      	movs	r3, #0
}
 8008142:	4618      	mov	r0, r3
 8008144:	372c      	adds	r7, #44	; 0x2c
 8008146:	46bd      	mov	sp, r7
 8008148:	bd90      	pop	{r4, r7, pc}
 800814a:	bf00      	nop
 800814c:	08013e78 	.word	0x08013e78
 8008150:	08016d08 	.word	0x08016d08
 8008154:	08013a5c 	.word	0x08013a5c

08008158 <lfs_ctz_extend>:

static int lfs_ctz_extend(lfs_t *lfs,
        lfs_cache_t *pcache, lfs_cache_t *rcache,
        lfs_block_t head, lfs_size_t size,
        lfs_block_t *block, lfs_off_t *off) {
 8008158:	b580      	push	{r7, lr}
 800815a:	b090      	sub	sp, #64	; 0x40
 800815c:	af04      	add	r7, sp, #16
 800815e:	60f8      	str	r0, [r7, #12]
 8008160:	60b9      	str	r1, [r7, #8]
 8008162:	607a      	str	r2, [r7, #4]
 8008164:	603b      	str	r3, [r7, #0]
    while (true) {
        // go ahead and grab a block
        lfs_block_t nblock;
        int err = lfs_alloc(lfs, &nblock);
 8008166:	f107 0318 	add.w	r3, r7, #24
 800816a:	4619      	mov	r1, r3
 800816c:	68f8      	ldr	r0, [r7, #12]
 800816e:	f7fd fe03 	bl	8005d78 <lfs_alloc>
 8008172:	6278      	str	r0, [r7, #36]	; 0x24
        if (err) {
 8008174:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008176:	2b00      	cmp	r3, #0
 8008178:	d001      	beq.n	800817e <lfs_ctz_extend+0x26>
            return err;
 800817a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800817c:	e103      	b.n	8008386 <lfs_ctz_extend+0x22e>
        }
        LFS_ASSERT(nblock >= 2 && nblock <= lfs->cfg->block_count);
 800817e:	69bb      	ldr	r3, [r7, #24]
 8008180:	2b01      	cmp	r3, #1
 8008182:	d905      	bls.n	8008190 <lfs_ctz_extend+0x38>
 8008184:	68fb      	ldr	r3, [r7, #12]
 8008186:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 8008188:	6a1a      	ldr	r2, [r3, #32]
 800818a:	69bb      	ldr	r3, [r7, #24]
 800818c:	429a      	cmp	r2, r3
 800818e:	d206      	bcs.n	800819e <lfs_ctz_extend+0x46>
 8008190:	4b7f      	ldr	r3, [pc, #508]	; (8008390 <lfs_ctz_extend+0x238>)
 8008192:	4a80      	ldr	r2, [pc, #512]	; (8008394 <lfs_ctz_extend+0x23c>)
 8008194:	f640 0181 	movw	r1, #2177	; 0x881
 8008198:	487f      	ldr	r0, [pc, #508]	; (8008398 <lfs_ctz_extend+0x240>)
 800819a:	f009 fb9b 	bl	80118d4 <__assert_func>

        {
            err = lfs_bd_erase(lfs, nblock);
 800819e:	69bb      	ldr	r3, [r7, #24]
 80081a0:	4619      	mov	r1, r3
 80081a2:	68f8      	ldr	r0, [r7, #12]
 80081a4:	f7fd fab2 	bl	800570c <lfs_bd_erase>
 80081a8:	6278      	str	r0, [r7, #36]	; 0x24
            if (err) {
 80081aa:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80081ac:	2b00      	cmp	r3, #0
 80081ae:	d006      	beq.n	80081be <lfs_ctz_extend+0x66>
                if (err == LFS_ERR_CORRUPT) {
 80081b0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80081b2:	f113 0f54 	cmn.w	r3, #84	; 0x54
 80081b6:	f000 80d5 	beq.w	8008364 <lfs_ctz_extend+0x20c>
                    goto relocate;
                }
                return err;
 80081ba:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80081bc:	e0e3      	b.n	8008386 <lfs_ctz_extend+0x22e>
            }

            if (size == 0) {
 80081be:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80081c0:	2b00      	cmp	r3, #0
 80081c2:	d107      	bne.n	80081d4 <lfs_ctz_extend+0x7c>
                *block = nblock;
 80081c4:	69ba      	ldr	r2, [r7, #24]
 80081c6:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80081c8:	601a      	str	r2, [r3, #0]
                *off = 0;
 80081ca:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 80081cc:	2200      	movs	r2, #0
 80081ce:	601a      	str	r2, [r3, #0]
                return 0;
 80081d0:	2300      	movs	r3, #0
 80081d2:	e0d8      	b.n	8008386 <lfs_ctz_extend+0x22e>
            }

            size -= 1;
 80081d4:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80081d6:	3b01      	subs	r3, #1
 80081d8:	63bb      	str	r3, [r7, #56]	; 0x38
            lfs_off_t index = lfs_ctz_index(lfs, &size);
 80081da:	f107 0138 	add.w	r1, r7, #56	; 0x38
 80081de:	68f8      	ldr	r0, [r7, #12]
 80081e0:	f7ff ff00 	bl	8007fe4 <lfs_ctz_index>
 80081e4:	4603      	mov	r3, r0
 80081e6:	623b      	str	r3, [r7, #32]
            size += 1;
 80081e8:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80081ea:	3301      	adds	r3, #1
 80081ec:	63bb      	str	r3, [r7, #56]	; 0x38

            // just copy out the last block if it is incomplete
            if (size != lfs->cfg->block_size) {
 80081ee:	68fb      	ldr	r3, [r7, #12]
 80081f0:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 80081f2:	69da      	ldr	r2, [r3, #28]
 80081f4:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80081f6:	429a      	cmp	r2, r3
 80081f8:	d043      	beq.n	8008282 <lfs_ctz_extend+0x12a>
                for (lfs_off_t i = 0; i < size; i++) {
 80081fa:	2300      	movs	r3, #0
 80081fc:	62fb      	str	r3, [r7, #44]	; 0x2c
 80081fe:	e034      	b.n	800826a <lfs_ctz_extend+0x112>
                    uint8_t data;
                    err = lfs_bd_read(lfs,
 8008200:	6bba      	ldr	r2, [r7, #56]	; 0x38
 8008202:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8008204:	1ad1      	subs	r1, r2, r3
 8008206:	683b      	ldr	r3, [r7, #0]
 8008208:	2201      	movs	r2, #1
 800820a:	9203      	str	r2, [sp, #12]
 800820c:	f107 0217 	add.w	r2, r7, #23
 8008210:	9202      	str	r2, [sp, #8]
 8008212:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8008214:	9201      	str	r2, [sp, #4]
 8008216:	9300      	str	r3, [sp, #0]
 8008218:	460b      	mov	r3, r1
 800821a:	687a      	ldr	r2, [r7, #4]
 800821c:	2100      	movs	r1, #0
 800821e:	68f8      	ldr	r0, [r7, #12]
 8008220:	f7fc ffca 	bl	80051b8 <lfs_bd_read>
 8008224:	6278      	str	r0, [r7, #36]	; 0x24
                            NULL, rcache, size-i,
                            head, i, &data, 1);
                    if (err) {
 8008226:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008228:	2b00      	cmp	r3, #0
 800822a:	d001      	beq.n	8008230 <lfs_ctz_extend+0xd8>
                        return err;
 800822c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800822e:	e0aa      	b.n	8008386 <lfs_ctz_extend+0x22e>
                    }

                    err = lfs_bd_prog(lfs,
 8008230:	69bb      	ldr	r3, [r7, #24]
 8008232:	2201      	movs	r2, #1
 8008234:	9203      	str	r2, [sp, #12]
 8008236:	f107 0217 	add.w	r2, r7, #23
 800823a:	9202      	str	r2, [sp, #8]
 800823c:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 800823e:	9201      	str	r2, [sp, #4]
 8008240:	9300      	str	r3, [sp, #0]
 8008242:	2301      	movs	r3, #1
 8008244:	687a      	ldr	r2, [r7, #4]
 8008246:	68b9      	ldr	r1, [r7, #8]
 8008248:	68f8      	ldr	r0, [r7, #12]
 800824a:	f7fd f9b9 	bl	80055c0 <lfs_bd_prog>
 800824e:	6278      	str	r0, [r7, #36]	; 0x24
                            pcache, rcache, true,
                            nblock, i, &data, 1);
                    if (err) {
 8008250:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008252:	2b00      	cmp	r3, #0
 8008254:	d006      	beq.n	8008264 <lfs_ctz_extend+0x10c>
                        if (err == LFS_ERR_CORRUPT) {
 8008256:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008258:	f113 0f54 	cmn.w	r3, #84	; 0x54
 800825c:	f000 8084 	beq.w	8008368 <lfs_ctz_extend+0x210>
                            goto relocate;
                        }
                        return err;
 8008260:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008262:	e090      	b.n	8008386 <lfs_ctz_extend+0x22e>
                for (lfs_off_t i = 0; i < size; i++) {
 8008264:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8008266:	3301      	adds	r3, #1
 8008268:	62fb      	str	r3, [r7, #44]	; 0x2c
 800826a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800826c:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 800826e:	429a      	cmp	r2, r3
 8008270:	d3c6      	bcc.n	8008200 <lfs_ctz_extend+0xa8>
                    }
                }

                *block = nblock;
 8008272:	69ba      	ldr	r2, [r7, #24]
 8008274:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8008276:	601a      	str	r2, [r3, #0]
                *off = size;
 8008278:	6bba      	ldr	r2, [r7, #56]	; 0x38
 800827a:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800827c:	601a      	str	r2, [r3, #0]
                return 0;
 800827e:	2300      	movs	r3, #0
 8008280:	e081      	b.n	8008386 <lfs_ctz_extend+0x22e>
            }

            // append block
            index += 1;
 8008282:	6a3b      	ldr	r3, [r7, #32]
 8008284:	3301      	adds	r3, #1
 8008286:	623b      	str	r3, [r7, #32]
            lfs_size_t skips = lfs_ctz(index) + 1;
 8008288:	6a38      	ldr	r0, [r7, #32]
 800828a:	f7fc ff00 	bl	800508e <lfs_ctz>
 800828e:	4603      	mov	r3, r0
 8008290:	3301      	adds	r3, #1
 8008292:	61fb      	str	r3, [r7, #28]

            for (lfs_off_t i = 0; i < skips; i++) {
 8008294:	2300      	movs	r3, #0
 8008296:	62bb      	str	r3, [r7, #40]	; 0x28
 8008298:	e057      	b.n	800834a <lfs_ctz_extend+0x1f2>
                head = lfs_tole32(head);
 800829a:	683b      	ldr	r3, [r7, #0]
 800829c:	4618      	mov	r0, r3
 800829e:	f7fc ff2a 	bl	80050f6 <lfs_tole32>
 80082a2:	4603      	mov	r3, r0
 80082a4:	603b      	str	r3, [r7, #0]
                err = lfs_bd_prog(lfs, pcache, rcache, true,
 80082a6:	69bb      	ldr	r3, [r7, #24]
 80082a8:	6aba      	ldr	r2, [r7, #40]	; 0x28
 80082aa:	0092      	lsls	r2, r2, #2
 80082ac:	2104      	movs	r1, #4
 80082ae:	9103      	str	r1, [sp, #12]
 80082b0:	4639      	mov	r1, r7
 80082b2:	9102      	str	r1, [sp, #8]
 80082b4:	9201      	str	r2, [sp, #4]
 80082b6:	9300      	str	r3, [sp, #0]
 80082b8:	2301      	movs	r3, #1
 80082ba:	687a      	ldr	r2, [r7, #4]
 80082bc:	68b9      	ldr	r1, [r7, #8]
 80082be:	68f8      	ldr	r0, [r7, #12]
 80082c0:	f7fd f97e 	bl	80055c0 <lfs_bd_prog>
 80082c4:	6278      	str	r0, [r7, #36]	; 0x24
                        nblock, 4*i, &head, 4);
                head = lfs_fromle32(head);
 80082c6:	683b      	ldr	r3, [r7, #0]
 80082c8:	4618      	mov	r0, r3
 80082ca:	f7fc ff09 	bl	80050e0 <lfs_fromle32>
 80082ce:	4603      	mov	r3, r0
 80082d0:	603b      	str	r3, [r7, #0]
                if (err) {
 80082d2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80082d4:	2b00      	cmp	r3, #0
 80082d6:	d005      	beq.n	80082e4 <lfs_ctz_extend+0x18c>
                    if (err == LFS_ERR_CORRUPT) {
 80082d8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80082da:	f113 0f54 	cmn.w	r3, #84	; 0x54
 80082de:	d045      	beq.n	800836c <lfs_ctz_extend+0x214>
                        goto relocate;
                    }
                    return err;
 80082e0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80082e2:	e050      	b.n	8008386 <lfs_ctz_extend+0x22e>
                }

                if (i != skips-1) {
 80082e4:	69fb      	ldr	r3, [r7, #28]
 80082e6:	3b01      	subs	r3, #1
 80082e8:	6aba      	ldr	r2, [r7, #40]	; 0x28
 80082ea:	429a      	cmp	r2, r3
 80082ec:	d01a      	beq.n	8008324 <lfs_ctz_extend+0x1cc>
                    err = lfs_bd_read(lfs,
 80082ee:	683b      	ldr	r3, [r7, #0]
 80082f0:	6aba      	ldr	r2, [r7, #40]	; 0x28
 80082f2:	0092      	lsls	r2, r2, #2
 80082f4:	2104      	movs	r1, #4
 80082f6:	9103      	str	r1, [sp, #12]
 80082f8:	4639      	mov	r1, r7
 80082fa:	9102      	str	r1, [sp, #8]
 80082fc:	9201      	str	r2, [sp, #4]
 80082fe:	9300      	str	r3, [sp, #0]
 8008300:	2304      	movs	r3, #4
 8008302:	687a      	ldr	r2, [r7, #4]
 8008304:	2100      	movs	r1, #0
 8008306:	68f8      	ldr	r0, [r7, #12]
 8008308:	f7fc ff56 	bl	80051b8 <lfs_bd_read>
 800830c:	6278      	str	r0, [r7, #36]	; 0x24
                            NULL, rcache, sizeof(head),
                            head, 4*i, &head, sizeof(head));
                    head = lfs_fromle32(head);
 800830e:	683b      	ldr	r3, [r7, #0]
 8008310:	4618      	mov	r0, r3
 8008312:	f7fc fee5 	bl	80050e0 <lfs_fromle32>
 8008316:	4603      	mov	r3, r0
 8008318:	603b      	str	r3, [r7, #0]
                    if (err) {
 800831a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800831c:	2b00      	cmp	r3, #0
 800831e:	d001      	beq.n	8008324 <lfs_ctz_extend+0x1cc>
                        return err;
 8008320:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008322:	e030      	b.n	8008386 <lfs_ctz_extend+0x22e>
                    }
                }

                LFS_ASSERT(head >= 2 && head <= lfs->cfg->block_count);
 8008324:	683b      	ldr	r3, [r7, #0]
 8008326:	2b01      	cmp	r3, #1
 8008328:	d905      	bls.n	8008336 <lfs_ctz_extend+0x1de>
 800832a:	68fb      	ldr	r3, [r7, #12]
 800832c:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 800832e:	6a1a      	ldr	r2, [r3, #32]
 8008330:	683b      	ldr	r3, [r7, #0]
 8008332:	429a      	cmp	r2, r3
 8008334:	d206      	bcs.n	8008344 <lfs_ctz_extend+0x1ec>
 8008336:	4b19      	ldr	r3, [pc, #100]	; (800839c <lfs_ctz_extend+0x244>)
 8008338:	4a16      	ldr	r2, [pc, #88]	; (8008394 <lfs_ctz_extend+0x23c>)
 800833a:	f640 01cb 	movw	r1, #2251	; 0x8cb
 800833e:	4816      	ldr	r0, [pc, #88]	; (8008398 <lfs_ctz_extend+0x240>)
 8008340:	f009 fac8 	bl	80118d4 <__assert_func>
            for (lfs_off_t i = 0; i < skips; i++) {
 8008344:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8008346:	3301      	adds	r3, #1
 8008348:	62bb      	str	r3, [r7, #40]	; 0x28
 800834a:	6aba      	ldr	r2, [r7, #40]	; 0x28
 800834c:	69fb      	ldr	r3, [r7, #28]
 800834e:	429a      	cmp	r2, r3
 8008350:	d3a3      	bcc.n	800829a <lfs_ctz_extend+0x142>
            }

            *block = nblock;
 8008352:	69ba      	ldr	r2, [r7, #24]
 8008354:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8008356:	601a      	str	r2, [r3, #0]
            *off = 4*skips;
 8008358:	69fb      	ldr	r3, [r7, #28]
 800835a:	009a      	lsls	r2, r3, #2
 800835c:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800835e:	601a      	str	r2, [r3, #0]
            return 0;
 8008360:	2300      	movs	r3, #0
 8008362:	e010      	b.n	8008386 <lfs_ctz_extend+0x22e>
                    goto relocate;
 8008364:	bf00      	nop
 8008366:	e002      	b.n	800836e <lfs_ctz_extend+0x216>
                            goto relocate;
 8008368:	bf00      	nop
 800836a:	e000      	b.n	800836e <lfs_ctz_extend+0x216>
                        goto relocate;
 800836c:	bf00      	nop
        }

relocate:
        LFS_DEBUG("Bad block at %"PRIx32, nblock);
 800836e:	69bb      	ldr	r3, [r7, #24]
 8008370:	461a      	mov	r2, r3
 8008372:	f640 01d4 	movw	r1, #2260	; 0x8d4
 8008376:	480a      	ldr	r0, [pc, #40]	; (80083a0 <lfs_ctz_extend+0x248>)
 8008378:	f00a f8a4 	bl	80124c4 <iprintf>

        // just clear cache and try a new block
        lfs_cache_drop(lfs, pcache);
 800837c:	68b9      	ldr	r1, [r7, #8]
 800837e:	68f8      	ldr	r0, [r7, #12]
 8008380:	f7fc fef4 	bl	800516c <lfs_cache_drop>
    while (true) {
 8008384:	e6ef      	b.n	8008166 <lfs_ctz_extend+0xe>
    }
}
 8008386:	4618      	mov	r0, r3
 8008388:	3730      	adds	r7, #48	; 0x30
 800838a:	46bd      	mov	sp, r7
 800838c:	bd80      	pop	{r7, pc}
 800838e:	bf00      	nop
 8008390:	08013ea4 	.word	0x08013ea4
 8008394:	08016d18 	.word	0x08016d18
 8008398:	08013a5c 	.word	0x08013a5c
 800839c:	08013e78 	.word	0x08013e78
 80083a0:	08013bd4 	.word	0x08013bd4

080083a4 <lfs_ctz_traverse>:

static int lfs_ctz_traverse(lfs_t *lfs,
        const lfs_cache_t *pcache, lfs_cache_t *rcache,
        lfs_block_t head, lfs_size_t size,
        int (*cb)(void*, lfs_block_t), void *data) {
 80083a4:	b580      	push	{r7, lr}
 80083a6:	b090      	sub	sp, #64	; 0x40
 80083a8:	af04      	add	r7, sp, #16
 80083aa:	60f8      	str	r0, [r7, #12]
 80083ac:	60b9      	str	r1, [r7, #8]
 80083ae:	607a      	str	r2, [r7, #4]
 80083b0:	603b      	str	r3, [r7, #0]
    if (size == 0) {
 80083b2:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80083b4:	2b00      	cmp	r3, #0
 80083b6:	d101      	bne.n	80083bc <lfs_ctz_traverse+0x18>
        return 0;
 80083b8:	2300      	movs	r3, #0
 80083ba:	e06b      	b.n	8008494 <lfs_ctz_traverse+0xf0>
    }

    lfs_off_t index = lfs_ctz_index(lfs, &(lfs_off_t){size-1});
 80083bc:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80083be:	3b01      	subs	r3, #1
 80083c0:	61fb      	str	r3, [r7, #28]
 80083c2:	f107 031c 	add.w	r3, r7, #28
 80083c6:	4619      	mov	r1, r3
 80083c8:	68f8      	ldr	r0, [r7, #12]
 80083ca:	f7ff fe0b 	bl	8007fe4 <lfs_ctz_index>
 80083ce:	4603      	mov	r3, r0
 80083d0:	62fb      	str	r3, [r7, #44]	; 0x2c

    while (true) {
        int err = cb(data, head);
 80083d2:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80083d4:	6839      	ldr	r1, [r7, #0]
 80083d6:	6c38      	ldr	r0, [r7, #64]	; 0x40
 80083d8:	4798      	blx	r3
 80083da:	6278      	str	r0, [r7, #36]	; 0x24
        if (err) {
 80083dc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80083de:	2b00      	cmp	r3, #0
 80083e0:	d001      	beq.n	80083e6 <lfs_ctz_traverse+0x42>
            return err;
 80083e2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80083e4:	e056      	b.n	8008494 <lfs_ctz_traverse+0xf0>
        }

        if (index == 0) {
 80083e6:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80083e8:	2b00      	cmp	r3, #0
 80083ea:	d101      	bne.n	80083f0 <lfs_ctz_traverse+0x4c>
            return 0;
 80083ec:	2300      	movs	r3, #0
 80083ee:	e051      	b.n	8008494 <lfs_ctz_traverse+0xf0>
        }

        lfs_block_t heads[2];
        int count = 2 - (index & 1);
 80083f0:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80083f2:	f003 0301 	and.w	r3, r3, #1
 80083f6:	f1c3 0302 	rsb	r3, r3, #2
 80083fa:	623b      	str	r3, [r7, #32]
        err = lfs_bd_read(lfs,
 80083fc:	6a3b      	ldr	r3, [r7, #32]
                pcache, rcache, count*sizeof(head),
 80083fe:	009a      	lsls	r2, r3, #2
        err = lfs_bd_read(lfs,
 8008400:	6a3b      	ldr	r3, [r7, #32]
                head, 0, &heads, count*sizeof(head));
 8008402:	009b      	lsls	r3, r3, #2
        err = lfs_bd_read(lfs,
 8008404:	9303      	str	r3, [sp, #12]
 8008406:	f107 0314 	add.w	r3, r7, #20
 800840a:	9302      	str	r3, [sp, #8]
 800840c:	2300      	movs	r3, #0
 800840e:	9301      	str	r3, [sp, #4]
 8008410:	683b      	ldr	r3, [r7, #0]
 8008412:	9300      	str	r3, [sp, #0]
 8008414:	4613      	mov	r3, r2
 8008416:	687a      	ldr	r2, [r7, #4]
 8008418:	68b9      	ldr	r1, [r7, #8]
 800841a:	68f8      	ldr	r0, [r7, #12]
 800841c:	f7fc fecc 	bl	80051b8 <lfs_bd_read>
 8008420:	6278      	str	r0, [r7, #36]	; 0x24
        heads[0] = lfs_fromle32(heads[0]);
 8008422:	697b      	ldr	r3, [r7, #20]
 8008424:	4618      	mov	r0, r3
 8008426:	f7fc fe5b 	bl	80050e0 <lfs_fromle32>
 800842a:	4603      	mov	r3, r0
 800842c:	617b      	str	r3, [r7, #20]
        heads[1] = lfs_fromle32(heads[1]);
 800842e:	69bb      	ldr	r3, [r7, #24]
 8008430:	4618      	mov	r0, r3
 8008432:	f7fc fe55 	bl	80050e0 <lfs_fromle32>
 8008436:	4603      	mov	r3, r0
 8008438:	61bb      	str	r3, [r7, #24]
        if (err) {
 800843a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800843c:	2b00      	cmp	r3, #0
 800843e:	d001      	beq.n	8008444 <lfs_ctz_traverse+0xa0>
            return err;
 8008440:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008442:	e027      	b.n	8008494 <lfs_ctz_traverse+0xf0>
        }

        for (int i = 0; i < count-1; i++) {
 8008444:	2300      	movs	r3, #0
 8008446:	62bb      	str	r3, [r7, #40]	; 0x28
 8008448:	e012      	b.n	8008470 <lfs_ctz_traverse+0xcc>
            err = cb(data, heads[i]);
 800844a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800844c:	009b      	lsls	r3, r3, #2
 800844e:	3330      	adds	r3, #48	; 0x30
 8008450:	443b      	add	r3, r7
 8008452:	f853 2c1c 	ldr.w	r2, [r3, #-28]
 8008456:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8008458:	4611      	mov	r1, r2
 800845a:	6c38      	ldr	r0, [r7, #64]	; 0x40
 800845c:	4798      	blx	r3
 800845e:	6278      	str	r0, [r7, #36]	; 0x24
            if (err) {
 8008460:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008462:	2b00      	cmp	r3, #0
 8008464:	d001      	beq.n	800846a <lfs_ctz_traverse+0xc6>
                return err;
 8008466:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008468:	e014      	b.n	8008494 <lfs_ctz_traverse+0xf0>
        for (int i = 0; i < count-1; i++) {
 800846a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800846c:	3301      	adds	r3, #1
 800846e:	62bb      	str	r3, [r7, #40]	; 0x28
 8008470:	6a3b      	ldr	r3, [r7, #32]
 8008472:	3b01      	subs	r3, #1
 8008474:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8008476:	429a      	cmp	r2, r3
 8008478:	dbe7      	blt.n	800844a <lfs_ctz_traverse+0xa6>
            }
        }

        head = heads[count-1];
 800847a:	6a3b      	ldr	r3, [r7, #32]
 800847c:	3b01      	subs	r3, #1
 800847e:	009b      	lsls	r3, r3, #2
 8008480:	3330      	adds	r3, #48	; 0x30
 8008482:	443b      	add	r3, r7
 8008484:	f853 3c1c 	ldr.w	r3, [r3, #-28]
 8008488:	603b      	str	r3, [r7, #0]
        index -= count;
 800848a:	6a3b      	ldr	r3, [r7, #32]
 800848c:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 800848e:	1ad3      	subs	r3, r2, r3
 8008490:	62fb      	str	r3, [r7, #44]	; 0x2c
    while (true) {
 8008492:	e79e      	b.n	80083d2 <lfs_ctz_traverse+0x2e>
    }
}
 8008494:	4618      	mov	r0, r3
 8008496:	3730      	adds	r7, #48	; 0x30
 8008498:	46bd      	mov	sp, r7
 800849a:	bd80      	pop	{r7, pc}

0800849c <lfs_file_relocate>:
    file->flags &= ~LFS_F_OPENED;
    LFS_TRACE("lfs_file_close -> %d", err);
    return err;
}

static int lfs_file_relocate(lfs_t *lfs, lfs_file_t *file) {
 800849c:	b590      	push	{r4, r7, lr}
 800849e:	b08d      	sub	sp, #52	; 0x34
 80084a0:	af06      	add	r7, sp, #24
 80084a2:	6078      	str	r0, [r7, #4]
 80084a4:	6039      	str	r1, [r7, #0]
    LFS_ASSERT(file->flags & LFS_F_OPENED);
 80084a6:	683b      	ldr	r3, [r7, #0]
 80084a8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80084aa:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 80084ae:	2b00      	cmp	r3, #0
 80084b0:	d106      	bne.n	80084c0 <lfs_file_relocate+0x24>
 80084b2:	4b68      	ldr	r3, [pc, #416]	; (8008654 <lfs_file_relocate+0x1b8>)
 80084b4:	4a68      	ldr	r2, [pc, #416]	; (8008658 <lfs_file_relocate+0x1bc>)
 80084b6:	f640 11c5 	movw	r1, #2501	; 0x9c5
 80084ba:	4868      	ldr	r0, [pc, #416]	; (800865c <lfs_file_relocate+0x1c0>)
 80084bc:	f009 fa0a 	bl	80118d4 <__assert_func>

    while (true) {
        // just relocate what exists into new block
        lfs_block_t nblock;
        int err = lfs_alloc(lfs, &nblock);
 80084c0:	f107 030c 	add.w	r3, r7, #12
 80084c4:	4619      	mov	r1, r3
 80084c6:	6878      	ldr	r0, [r7, #4]
 80084c8:	f7fd fc56 	bl	8005d78 <lfs_alloc>
 80084cc:	6138      	str	r0, [r7, #16]
        if (err) {
 80084ce:	693b      	ldr	r3, [r7, #16]
 80084d0:	2b00      	cmp	r3, #0
 80084d2:	d001      	beq.n	80084d8 <lfs_file_relocate+0x3c>
            return err;
 80084d4:	693b      	ldr	r3, [r7, #16]
 80084d6:	e0b9      	b.n	800864c <lfs_file_relocate+0x1b0>
        }

        err = lfs_bd_erase(lfs, nblock);
 80084d8:	68fb      	ldr	r3, [r7, #12]
 80084da:	4619      	mov	r1, r3
 80084dc:	6878      	ldr	r0, [r7, #4]
 80084de:	f7fd f915 	bl	800570c <lfs_bd_erase>
 80084e2:	6138      	str	r0, [r7, #16]
        if (err) {
 80084e4:	693b      	ldr	r3, [r7, #16]
 80084e6:	2b00      	cmp	r3, #0
 80084e8:	d006      	beq.n	80084f8 <lfs_file_relocate+0x5c>
            if (err == LFS_ERR_CORRUPT) {
 80084ea:	693b      	ldr	r3, [r7, #16]
 80084ec:	f113 0f54 	cmn.w	r3, #84	; 0x54
 80084f0:	f000 809b 	beq.w	800862a <lfs_file_relocate+0x18e>
                goto relocate;
            }
            return err;
 80084f4:	693b      	ldr	r3, [r7, #16]
 80084f6:	e0a9      	b.n	800864c <lfs_file_relocate+0x1b0>
        }

        // either read from dirty cache or disk
        for (lfs_off_t i = 0; i < file->off; i++) {
 80084f8:	2300      	movs	r3, #0
 80084fa:	617b      	str	r3, [r7, #20]
 80084fc:	e069      	b.n	80085d2 <lfs_file_relocate+0x136>
            uint8_t data;
            if (file->flags & LFS_F_INLINE) {
 80084fe:	683b      	ldr	r3, [r7, #0]
 8008500:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8008502:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8008506:	2b00      	cmp	r3, #0
 8008508:	d027      	beq.n	800855a <lfs_file_relocate+0xbe>
                err = lfs_dir_getread(lfs, &file->m,
 800850a:	683b      	ldr	r3, [r7, #0]
 800850c:	f103 0008 	add.w	r0, r3, #8
 8008510:	683b      	ldr	r3, [r7, #0]
 8008512:	f103 0440 	add.w	r4, r3, #64	; 0x40
                        // note we evict inline files before they can be dirty
                        NULL, &file->cache, file->off-i,
 8008516:	683b      	ldr	r3, [r7, #0]
 8008518:	6bda      	ldr	r2, [r3, #60]	; 0x3c
                err = lfs_dir_getread(lfs, &file->m,
 800851a:	697b      	ldr	r3, [r7, #20]
 800851c:	1ad2      	subs	r2, r2, r3
                        LFS_MKTAG(0xfff, 0x1ff, 0),
                        LFS_MKTAG(LFS_TYPE_INLINESTRUCT, file->id, 0),
 800851e:	683b      	ldr	r3, [r7, #0]
 8008520:	889b      	ldrh	r3, [r3, #4]
 8008522:	029b      	lsls	r3, r3, #10
                err = lfs_dir_getread(lfs, &file->m,
 8008524:	f043 5300 	orr.w	r3, r3, #536870912	; 0x20000000
 8008528:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 800852c:	2101      	movs	r1, #1
 800852e:	9105      	str	r1, [sp, #20]
 8008530:	f107 010b 	add.w	r1, r7, #11
 8008534:	9104      	str	r1, [sp, #16]
 8008536:	6979      	ldr	r1, [r7, #20]
 8008538:	9103      	str	r1, [sp, #12]
 800853a:	9302      	str	r3, [sp, #8]
 800853c:	4b48      	ldr	r3, [pc, #288]	; (8008660 <lfs_file_relocate+0x1c4>)
 800853e:	9301      	str	r3, [sp, #4]
 8008540:	9200      	str	r2, [sp, #0]
 8008542:	4623      	mov	r3, r4
 8008544:	2200      	movs	r2, #0
 8008546:	4601      	mov	r1, r0
 8008548:	6878      	ldr	r0, [r7, #4]
 800854a:	f7fd fdc8 	bl	80060de <lfs_dir_getread>
 800854e:	6138      	str	r0, [r7, #16]
                        i, &data, 1);
                if (err) {
 8008550:	693b      	ldr	r3, [r7, #16]
 8008552:	2b00      	cmp	r3, #0
 8008554:	d01e      	beq.n	8008594 <lfs_file_relocate+0xf8>
                    return err;
 8008556:	693b      	ldr	r3, [r7, #16]
 8008558:	e078      	b.n	800864c <lfs_file_relocate+0x1b0>
                }
            } else {
                err = lfs_bd_read(lfs,
                        &file->cache, &lfs->rcache, file->off-i,
 800855a:	683b      	ldr	r3, [r7, #0]
 800855c:	f103 0140 	add.w	r1, r3, #64	; 0x40
                err = lfs_bd_read(lfs,
 8008560:	6878      	ldr	r0, [r7, #4]
                        &file->cache, &lfs->rcache, file->off-i,
 8008562:	683b      	ldr	r3, [r7, #0]
 8008564:	6bda      	ldr	r2, [r3, #60]	; 0x3c
                err = lfs_bd_read(lfs,
 8008566:	697b      	ldr	r3, [r7, #20]
 8008568:	1ad4      	subs	r4, r2, r3
 800856a:	683b      	ldr	r3, [r7, #0]
 800856c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800856e:	2201      	movs	r2, #1
 8008570:	9203      	str	r2, [sp, #12]
 8008572:	f107 020b 	add.w	r2, r7, #11
 8008576:	9202      	str	r2, [sp, #8]
 8008578:	697a      	ldr	r2, [r7, #20]
 800857a:	9201      	str	r2, [sp, #4]
 800857c:	9300      	str	r3, [sp, #0]
 800857e:	4623      	mov	r3, r4
 8008580:	4602      	mov	r2, r0
 8008582:	6878      	ldr	r0, [r7, #4]
 8008584:	f7fc fe18 	bl	80051b8 <lfs_bd_read>
 8008588:	6138      	str	r0, [r7, #16]
                        file->block, i, &data, 1);
                if (err) {
 800858a:	693b      	ldr	r3, [r7, #16]
 800858c:	2b00      	cmp	r3, #0
 800858e:	d001      	beq.n	8008594 <lfs_file_relocate+0xf8>
                    return err;
 8008590:	693b      	ldr	r3, [r7, #16]
 8008592:	e05b      	b.n	800864c <lfs_file_relocate+0x1b0>
                }
            }

            err = lfs_bd_prog(lfs,
 8008594:	687b      	ldr	r3, [r7, #4]
 8008596:	f103 0110 	add.w	r1, r3, #16
 800859a:	6878      	ldr	r0, [r7, #4]
 800859c:	68fb      	ldr	r3, [r7, #12]
 800859e:	2201      	movs	r2, #1
 80085a0:	9203      	str	r2, [sp, #12]
 80085a2:	f107 020b 	add.w	r2, r7, #11
 80085a6:	9202      	str	r2, [sp, #8]
 80085a8:	697a      	ldr	r2, [r7, #20]
 80085aa:	9201      	str	r2, [sp, #4]
 80085ac:	9300      	str	r3, [sp, #0]
 80085ae:	2301      	movs	r3, #1
 80085b0:	4602      	mov	r2, r0
 80085b2:	6878      	ldr	r0, [r7, #4]
 80085b4:	f7fd f804 	bl	80055c0 <lfs_bd_prog>
 80085b8:	6138      	str	r0, [r7, #16]
                    &lfs->pcache, &lfs->rcache, true,
                    nblock, i, &data, 1);
            if (err) {
 80085ba:	693b      	ldr	r3, [r7, #16]
 80085bc:	2b00      	cmp	r3, #0
 80085be:	d005      	beq.n	80085cc <lfs_file_relocate+0x130>
                if (err == LFS_ERR_CORRUPT) {
 80085c0:	693b      	ldr	r3, [r7, #16]
 80085c2:	f113 0f54 	cmn.w	r3, #84	; 0x54
 80085c6:	d032      	beq.n	800862e <lfs_file_relocate+0x192>
                    goto relocate;
                }
                return err;
 80085c8:	693b      	ldr	r3, [r7, #16]
 80085ca:	e03f      	b.n	800864c <lfs_file_relocate+0x1b0>
        for (lfs_off_t i = 0; i < file->off; i++) {
 80085cc:	697b      	ldr	r3, [r7, #20]
 80085ce:	3301      	adds	r3, #1
 80085d0:	617b      	str	r3, [r7, #20]
 80085d2:	683b      	ldr	r3, [r7, #0]
 80085d4:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80085d6:	697a      	ldr	r2, [r7, #20]
 80085d8:	429a      	cmp	r2, r3
 80085da:	d390      	bcc.n	80084fe <lfs_file_relocate+0x62>
            }
        }

        // copy over new state of file
        memcpy(file->cache.buffer, lfs->pcache.buffer, lfs->cfg->cache_size);
 80085dc:	683b      	ldr	r3, [r7, #0]
 80085de:	6cd8      	ldr	r0, [r3, #76]	; 0x4c
 80085e0:	687b      	ldr	r3, [r7, #4]
 80085e2:	69d9      	ldr	r1, [r3, #28]
 80085e4:	687b      	ldr	r3, [r7, #4]
 80085e6:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 80085e8:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80085ea:	461a      	mov	r2, r3
 80085ec:	f009 fb86 	bl	8011cfc <memcpy>
        file->cache.block = lfs->pcache.block;
 80085f0:	687b      	ldr	r3, [r7, #4]
 80085f2:	691a      	ldr	r2, [r3, #16]
 80085f4:	683b      	ldr	r3, [r7, #0]
 80085f6:	641a      	str	r2, [r3, #64]	; 0x40
        file->cache.off = lfs->pcache.off;
 80085f8:	687b      	ldr	r3, [r7, #4]
 80085fa:	695a      	ldr	r2, [r3, #20]
 80085fc:	683b      	ldr	r3, [r7, #0]
 80085fe:	645a      	str	r2, [r3, #68]	; 0x44
        file->cache.size = lfs->pcache.size;
 8008600:	687b      	ldr	r3, [r7, #4]
 8008602:	699a      	ldr	r2, [r3, #24]
 8008604:	683b      	ldr	r3, [r7, #0]
 8008606:	649a      	str	r2, [r3, #72]	; 0x48
        lfs_cache_zero(lfs, &lfs->pcache);
 8008608:	687b      	ldr	r3, [r7, #4]
 800860a:	3310      	adds	r3, #16
 800860c:	4619      	mov	r1, r3
 800860e:	6878      	ldr	r0, [r7, #4]
 8008610:	f7fc fdbb 	bl	800518a <lfs_cache_zero>

        file->block = nblock;
 8008614:	68fa      	ldr	r2, [r7, #12]
 8008616:	683b      	ldr	r3, [r7, #0]
 8008618:	639a      	str	r2, [r3, #56]	; 0x38
        file->flags |= LFS_F_WRITING;
 800861a:	683b      	ldr	r3, [r7, #0]
 800861c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800861e:	f443 3200 	orr.w	r2, r3, #131072	; 0x20000
 8008622:	683b      	ldr	r3, [r7, #0]
 8008624:	631a      	str	r2, [r3, #48]	; 0x30
        return 0;
 8008626:	2300      	movs	r3, #0
 8008628:	e010      	b.n	800864c <lfs_file_relocate+0x1b0>
                goto relocate;
 800862a:	bf00      	nop
 800862c:	e000      	b.n	8008630 <lfs_file_relocate+0x194>
                    goto relocate;
 800862e:	bf00      	nop

relocate:
        LFS_DEBUG("Bad block at %"PRIx32, nblock);
 8008630:	68fb      	ldr	r3, [r7, #12]
 8008632:	461a      	mov	r2, r3
 8008634:	f640 2104 	movw	r1, #2564	; 0xa04
 8008638:	480a      	ldr	r0, [pc, #40]	; (8008664 <lfs_file_relocate+0x1c8>)
 800863a:	f009 ff43 	bl	80124c4 <iprintf>

        // just clear cache and try a new block
        lfs_cache_drop(lfs, &lfs->pcache);
 800863e:	687b      	ldr	r3, [r7, #4]
 8008640:	3310      	adds	r3, #16
 8008642:	4619      	mov	r1, r3
 8008644:	6878      	ldr	r0, [r7, #4]
 8008646:	f7fc fd91 	bl	800516c <lfs_cache_drop>
    while (true) {
 800864a:	e739      	b.n	80084c0 <lfs_file_relocate+0x24>
    }
}
 800864c:	4618      	mov	r0, r3
 800864e:	371c      	adds	r7, #28
 8008650:	46bd      	mov	sp, r7
 8008652:	bd90      	pop	{r4, r7, pc}
 8008654:	08013fd8 	.word	0x08013fd8
 8008658:	08016d28 	.word	0x08016d28
 800865c:	08013a5c 	.word	0x08013a5c
 8008660:	fff7fc00 	.word	0xfff7fc00
 8008664:	08013bd4 	.word	0x08013bd4

08008668 <lfs_file_outline>:

static int lfs_file_outline(lfs_t *lfs, lfs_file_t *file) {
 8008668:	b580      	push	{r7, lr}
 800866a:	b084      	sub	sp, #16
 800866c:	af00      	add	r7, sp, #0
 800866e:	6078      	str	r0, [r7, #4]
 8008670:	6039      	str	r1, [r7, #0]
    file->off = file->pos;
 8008672:	683b      	ldr	r3, [r7, #0]
 8008674:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8008676:	683b      	ldr	r3, [r7, #0]
 8008678:	63da      	str	r2, [r3, #60]	; 0x3c
    lfs_alloc_ack(lfs);
 800867a:	6878      	ldr	r0, [r7, #4]
 800867c:	f7fd fc26 	bl	8005ecc <lfs_alloc_ack>
    int err = lfs_file_relocate(lfs, file);
 8008680:	6839      	ldr	r1, [r7, #0]
 8008682:	6878      	ldr	r0, [r7, #4]
 8008684:	f7ff ff0a 	bl	800849c <lfs_file_relocate>
 8008688:	60f8      	str	r0, [r7, #12]
    if (err) {
 800868a:	68fb      	ldr	r3, [r7, #12]
 800868c:	2b00      	cmp	r3, #0
 800868e:	d001      	beq.n	8008694 <lfs_file_outline+0x2c>
        return err;
 8008690:	68fb      	ldr	r3, [r7, #12]
 8008692:	e006      	b.n	80086a2 <lfs_file_outline+0x3a>
    }

    file->flags &= ~LFS_F_INLINE;
 8008694:	683b      	ldr	r3, [r7, #0]
 8008696:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8008698:	f423 1280 	bic.w	r2, r3, #1048576	; 0x100000
 800869c:	683b      	ldr	r3, [r7, #0]
 800869e:	631a      	str	r2, [r3, #48]	; 0x30
    return 0;
 80086a0:	2300      	movs	r3, #0
}
 80086a2:	4618      	mov	r0, r3
 80086a4:	3710      	adds	r7, #16
 80086a6:	46bd      	mov	sp, r7
 80086a8:	bd80      	pop	{r7, pc}
	...

080086ac <lfs_file_flush>:

static int lfs_file_flush(lfs_t *lfs, lfs_file_t *file) {
 80086ac:	b590      	push	{r4, r7, lr}
 80086ae:	b09d      	sub	sp, #116	; 0x74
 80086b0:	af00      	add	r7, sp, #0
 80086b2:	6078      	str	r0, [r7, #4]
 80086b4:	6039      	str	r1, [r7, #0]
    LFS_ASSERT(file->flags & LFS_F_OPENED);
 80086b6:	683b      	ldr	r3, [r7, #0]
 80086b8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80086ba:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 80086be:	2b00      	cmp	r3, #0
 80086c0:	d106      	bne.n	80086d0 <lfs_file_flush+0x24>
 80086c2:	4b66      	ldr	r3, [pc, #408]	; (800885c <lfs_file_flush+0x1b0>)
 80086c4:	4a66      	ldr	r2, [pc, #408]	; (8008860 <lfs_file_flush+0x1b4>)
 80086c6:	f640 2118 	movw	r1, #2584	; 0xa18
 80086ca:	4866      	ldr	r0, [pc, #408]	; (8008864 <lfs_file_flush+0x1b8>)
 80086cc:	f009 f902 	bl	80118d4 <__assert_func>

    if (file->flags & LFS_F_READING) {
 80086d0:	683b      	ldr	r3, [r7, #0]
 80086d2:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80086d4:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 80086d8:	2b00      	cmp	r3, #0
 80086da:	d011      	beq.n	8008700 <lfs_file_flush+0x54>
        if (!(file->flags & LFS_F_INLINE)) {
 80086dc:	683b      	ldr	r3, [r7, #0]
 80086de:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80086e0:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 80086e4:	2b00      	cmp	r3, #0
 80086e6:	d105      	bne.n	80086f4 <lfs_file_flush+0x48>
            lfs_cache_drop(lfs, &file->cache);
 80086e8:	683b      	ldr	r3, [r7, #0]
 80086ea:	3340      	adds	r3, #64	; 0x40
 80086ec:	4619      	mov	r1, r3
 80086ee:	6878      	ldr	r0, [r7, #4]
 80086f0:	f7fc fd3c 	bl	800516c <lfs_cache_drop>
        }
        file->flags &= ~LFS_F_READING;
 80086f4:	683b      	ldr	r3, [r7, #0]
 80086f6:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80086f8:	f423 2280 	bic.w	r2, r3, #262144	; 0x40000
 80086fc:	683b      	ldr	r3, [r7, #0]
 80086fe:	631a      	str	r2, [r3, #48]	; 0x30
    }

    if (file->flags & LFS_F_WRITING) {
 8008700:	683b      	ldr	r3, [r7, #0]
 8008702:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8008704:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8008708:	2b00      	cmp	r3, #0
 800870a:	f000 80a2 	beq.w	8008852 <lfs_file_flush+0x1a6>
        lfs_off_t pos = file->pos;
 800870e:	683b      	ldr	r3, [r7, #0]
 8008710:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8008712:	66fb      	str	r3, [r7, #108]	; 0x6c

        if (!(file->flags & LFS_F_INLINE)) {
 8008714:	683b      	ldr	r3, [r7, #0]
 8008716:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8008718:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 800871c:	2b00      	cmp	r3, #0
 800871e:	d174      	bne.n	800880a <lfs_file_flush+0x15e>
            // copy over anything after current branch
            lfs_file_t orig = {
 8008720:	f107 030c 	add.w	r3, r7, #12
 8008724:	2254      	movs	r2, #84	; 0x54
 8008726:	2100      	movs	r1, #0
 8008728:	4618      	mov	r0, r3
 800872a:	f009 faf5 	bl	8011d18 <memset>
                .ctz.head = file->ctz.head,
 800872e:	683b      	ldr	r3, [r7, #0]
 8008730:	6a9b      	ldr	r3, [r3, #40]	; 0x28
            lfs_file_t orig = {
 8008732:	637b      	str	r3, [r7, #52]	; 0x34
                .ctz.size = file->ctz.size,
 8008734:	683b      	ldr	r3, [r7, #0]
 8008736:	6adb      	ldr	r3, [r3, #44]	; 0x2c
            lfs_file_t orig = {
 8008738:	63bb      	str	r3, [r7, #56]	; 0x38
 800873a:	4b4b      	ldr	r3, [pc, #300]	; (8008868 <lfs_file_flush+0x1bc>)
 800873c:	63fb      	str	r3, [r7, #60]	; 0x3c
                .flags = LFS_O_RDONLY | LFS_F_OPENED,
                .pos = file->pos,
 800873e:	683b      	ldr	r3, [r7, #0]
 8008740:	6b5b      	ldr	r3, [r3, #52]	; 0x34
            lfs_file_t orig = {
 8008742:	643b      	str	r3, [r7, #64]	; 0x40
 8008744:	687b      	ldr	r3, [r7, #4]
 8008746:	f107 044c 	add.w	r4, r7, #76	; 0x4c
 800874a:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 800874c:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
                .cache = lfs->rcache,
            };
            lfs_cache_drop(lfs, &lfs->rcache);
 8008750:	687b      	ldr	r3, [r7, #4]
 8008752:	4619      	mov	r1, r3
 8008754:	6878      	ldr	r0, [r7, #4]
 8008756:	f7fc fd09 	bl	800516c <lfs_cache_drop>

            while (file->pos < file->ctz.size) {
 800875a:	e02b      	b.n	80087b4 <lfs_file_flush+0x108>
                // copy over a byte at a time, leave it up to caching
                // to make this efficient
                uint8_t data;
                lfs_ssize_t res = lfs_file_read(lfs, &orig, &data, 1);
 800875c:	f107 0263 	add.w	r2, r7, #99	; 0x63
 8008760:	f107 010c 	add.w	r1, r7, #12
 8008764:	2301      	movs	r3, #1
 8008766:	6878      	ldr	r0, [r7, #4]
 8008768:	f000 f882 	bl	8008870 <lfs_file_read>
 800876c:	6678      	str	r0, [r7, #100]	; 0x64
                if (res < 0) {
 800876e:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 8008770:	2b00      	cmp	r3, #0
 8008772:	da01      	bge.n	8008778 <lfs_file_flush+0xcc>
                    return res;
 8008774:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 8008776:	e06d      	b.n	8008854 <lfs_file_flush+0x1a8>
                }

                res = lfs_file_write(lfs, file, &data, 1);
 8008778:	f107 0263 	add.w	r2, r7, #99	; 0x63
 800877c:	2301      	movs	r3, #1
 800877e:	6839      	ldr	r1, [r7, #0]
 8008780:	6878      	ldr	r0, [r7, #4]
 8008782:	f000 f9ab 	bl	8008adc <lfs_file_write>
 8008786:	6678      	str	r0, [r7, #100]	; 0x64
                if (res < 0) {
 8008788:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 800878a:	2b00      	cmp	r3, #0
 800878c:	da01      	bge.n	8008792 <lfs_file_flush+0xe6>
                    return res;
 800878e:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 8008790:	e060      	b.n	8008854 <lfs_file_flush+0x1a8>
                }

                // keep our reference to the rcache in sync
                if (lfs->rcache.block != LFS_BLOCK_NULL) {
 8008792:	687b      	ldr	r3, [r7, #4]
 8008794:	681b      	ldr	r3, [r3, #0]
 8008796:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 800879a:	d00b      	beq.n	80087b4 <lfs_file_flush+0x108>
                    lfs_cache_drop(lfs, &orig.cache);
 800879c:	f107 030c 	add.w	r3, r7, #12
 80087a0:	3340      	adds	r3, #64	; 0x40
 80087a2:	4619      	mov	r1, r3
 80087a4:	6878      	ldr	r0, [r7, #4]
 80087a6:	f7fc fce1 	bl	800516c <lfs_cache_drop>
                    lfs_cache_drop(lfs, &lfs->rcache);
 80087aa:	687b      	ldr	r3, [r7, #4]
 80087ac:	4619      	mov	r1, r3
 80087ae:	6878      	ldr	r0, [r7, #4]
 80087b0:	f7fc fcdc 	bl	800516c <lfs_cache_drop>
            while (file->pos < file->ctz.size) {
 80087b4:	683b      	ldr	r3, [r7, #0]
 80087b6:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 80087b8:	683b      	ldr	r3, [r7, #0]
 80087ba:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80087bc:	429a      	cmp	r2, r3
 80087be:	d3cd      	bcc.n	800875c <lfs_file_flush+0xb0>
                }
            }

            // write out what we have
            while (true) {
                int err = lfs_bd_flush(lfs, &file->cache, &lfs->rcache, true);
 80087c0:	683b      	ldr	r3, [r7, #0]
 80087c2:	f103 0140 	add.w	r1, r3, #64	; 0x40
 80087c6:	687a      	ldr	r2, [r7, #4]
 80087c8:	2301      	movs	r3, #1
 80087ca:	6878      	ldr	r0, [r7, #4]
 80087cc:	f7fc fe48 	bl	8005460 <lfs_bd_flush>
 80087d0:	66b8      	str	r0, [r7, #104]	; 0x68
                if (err) {
 80087d2:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 80087d4:	2b00      	cmp	r3, #0
 80087d6:	d024      	beq.n	8008822 <lfs_file_flush+0x176>
                    if (err == LFS_ERR_CORRUPT) {
 80087d8:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 80087da:	f113 0f54 	cmn.w	r3, #84	; 0x54
 80087de:	d001      	beq.n	80087e4 <lfs_file_flush+0x138>
                        goto relocate;
                    }
                    return err;
 80087e0:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 80087e2:	e037      	b.n	8008854 <lfs_file_flush+0x1a8>
                        goto relocate;
 80087e4:	bf00      	nop
                }

                break;

relocate:
                LFS_DEBUG("Bad block at %"PRIx32, file->block);
 80087e6:	683b      	ldr	r3, [r7, #0]
 80087e8:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80087ea:	461a      	mov	r2, r3
 80087ec:	f640 2151 	movw	r1, #2641	; 0xa51
 80087f0:	481e      	ldr	r0, [pc, #120]	; (800886c <lfs_file_flush+0x1c0>)
 80087f2:	f009 fe67 	bl	80124c4 <iprintf>
                err = lfs_file_relocate(lfs, file);
 80087f6:	6839      	ldr	r1, [r7, #0]
 80087f8:	6878      	ldr	r0, [r7, #4]
 80087fa:	f7ff fe4f 	bl	800849c <lfs_file_relocate>
 80087fe:	66b8      	str	r0, [r7, #104]	; 0x68
                if (err) {
 8008800:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 8008802:	2b00      	cmp	r3, #0
 8008804:	d0dc      	beq.n	80087c0 <lfs_file_flush+0x114>
                    return err;
 8008806:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 8008808:	e024      	b.n	8008854 <lfs_file_flush+0x1a8>
                }
            }
        } else {
            file->pos = lfs_max(file->pos, file->ctz.size);
 800880a:	683b      	ldr	r3, [r7, #0]
 800880c:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 800880e:	683b      	ldr	r3, [r7, #0]
 8008810:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8008812:	4619      	mov	r1, r3
 8008814:	4610      	mov	r0, r2
 8008816:	f7fc fbe3 	bl	8004fe0 <lfs_max>
 800881a:	4602      	mov	r2, r0
 800881c:	683b      	ldr	r3, [r7, #0]
 800881e:	635a      	str	r2, [r3, #52]	; 0x34
 8008820:	e000      	b.n	8008824 <lfs_file_flush+0x178>
                break;
 8008822:	bf00      	nop
        }

        // actual file updates
        file->ctz.head = file->block;
 8008824:	683b      	ldr	r3, [r7, #0]
 8008826:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8008828:	683b      	ldr	r3, [r7, #0]
 800882a:	629a      	str	r2, [r3, #40]	; 0x28
        file->ctz.size = file->pos;
 800882c:	683b      	ldr	r3, [r7, #0]
 800882e:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8008830:	683b      	ldr	r3, [r7, #0]
 8008832:	62da      	str	r2, [r3, #44]	; 0x2c
        file->flags &= ~LFS_F_WRITING;
 8008834:	683b      	ldr	r3, [r7, #0]
 8008836:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8008838:	f423 3200 	bic.w	r2, r3, #131072	; 0x20000
 800883c:	683b      	ldr	r3, [r7, #0]
 800883e:	631a      	str	r2, [r3, #48]	; 0x30
        file->flags |= LFS_F_DIRTY;
 8008840:	683b      	ldr	r3, [r7, #0]
 8008842:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8008844:	f443 3280 	orr.w	r2, r3, #65536	; 0x10000
 8008848:	683b      	ldr	r3, [r7, #0]
 800884a:	631a      	str	r2, [r3, #48]	; 0x30

        file->pos = pos;
 800884c:	683b      	ldr	r3, [r7, #0]
 800884e:	6efa      	ldr	r2, [r7, #108]	; 0x6c
 8008850:	635a      	str	r2, [r3, #52]	; 0x34
    }

    return 0;
 8008852:	2300      	movs	r3, #0
}
 8008854:	4618      	mov	r0, r3
 8008856:	3774      	adds	r7, #116	; 0x74
 8008858:	46bd      	mov	sp, r7
 800885a:	bd90      	pop	{r4, r7, pc}
 800885c:	08013fd8 	.word	0x08013fd8
 8008860:	08016d3c 	.word	0x08016d3c
 8008864:	08013a5c 	.word	0x08013a5c
 8008868:	00200001 	.word	0x00200001
 800886c:	08013bd4 	.word	0x08013bd4

08008870 <lfs_file_read>:
        }
    }
}

lfs_ssize_t lfs_file_read(lfs_t *lfs, lfs_file_t *file,
        void *buffer, lfs_size_t size) {
 8008870:	b5b0      	push	{r4, r5, r7, lr}
 8008872:	b092      	sub	sp, #72	; 0x48
 8008874:	af06      	add	r7, sp, #24
 8008876:	60f8      	str	r0, [r7, #12]
 8008878:	60b9      	str	r1, [r7, #8]
 800887a:	607a      	str	r2, [r7, #4]
 800887c:	603b      	str	r3, [r7, #0]
    LFS_TRACE("lfs_file_read(%p, %p, %p, %"PRIu32")",
 800887e:	683b      	ldr	r3, [r7, #0]
 8008880:	9301      	str	r3, [sp, #4]
 8008882:	687b      	ldr	r3, [r7, #4]
 8008884:	9300      	str	r3, [sp, #0]
 8008886:	68bb      	ldr	r3, [r7, #8]
 8008888:	68fa      	ldr	r2, [r7, #12]
 800888a:	f640 21ab 	movw	r1, #2731	; 0xaab
 800888e:	488c      	ldr	r0, [pc, #560]	; (8008ac0 <lfs_file_read+0x250>)
 8008890:	f009 fe18 	bl	80124c4 <iprintf>
            (void*)lfs, (void*)file, buffer, size);
    LFS_ASSERT(file->flags & LFS_F_OPENED);
 8008894:	68bb      	ldr	r3, [r7, #8]
 8008896:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8008898:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 800889c:	2b00      	cmp	r3, #0
 800889e:	d106      	bne.n	80088ae <lfs_file_read+0x3e>
 80088a0:	4b88      	ldr	r3, [pc, #544]	; (8008ac4 <lfs_file_read+0x254>)
 80088a2:	4a89      	ldr	r2, [pc, #548]	; (8008ac8 <lfs_file_read+0x258>)
 80088a4:	f640 21ad 	movw	r1, #2733	; 0xaad
 80088a8:	4888      	ldr	r0, [pc, #544]	; (8008acc <lfs_file_read+0x25c>)
 80088aa:	f009 f813 	bl	80118d4 <__assert_func>
    LFS_ASSERT((file->flags & 3) != LFS_O_WRONLY);
 80088ae:	68bb      	ldr	r3, [r7, #8]
 80088b0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80088b2:	f003 0303 	and.w	r3, r3, #3
 80088b6:	2b02      	cmp	r3, #2
 80088b8:	d106      	bne.n	80088c8 <lfs_file_read+0x58>
 80088ba:	4b85      	ldr	r3, [pc, #532]	; (8008ad0 <lfs_file_read+0x260>)
 80088bc:	4a82      	ldr	r2, [pc, #520]	; (8008ac8 <lfs_file_read+0x258>)
 80088be:	f640 21ae 	movw	r1, #2734	; 0xaae
 80088c2:	4882      	ldr	r0, [pc, #520]	; (8008acc <lfs_file_read+0x25c>)
 80088c4:	f009 f806 	bl	80118d4 <__assert_func>

    uint8_t *data = buffer;
 80088c8:	687b      	ldr	r3, [r7, #4]
 80088ca:	62fb      	str	r3, [r7, #44]	; 0x2c
    lfs_size_t nsize = size;
 80088cc:	683b      	ldr	r3, [r7, #0]
 80088ce:	62bb      	str	r3, [r7, #40]	; 0x28

    if (file->flags & LFS_F_WRITING) {
 80088d0:	68bb      	ldr	r3, [r7, #8]
 80088d2:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80088d4:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80088d8:	2b00      	cmp	r3, #0
 80088da:	d00f      	beq.n	80088fc <lfs_file_read+0x8c>
        // flush out any writes
        int err = lfs_file_flush(lfs, file);
 80088dc:	68b9      	ldr	r1, [r7, #8]
 80088de:	68f8      	ldr	r0, [r7, #12]
 80088e0:	f7ff fee4 	bl	80086ac <lfs_file_flush>
 80088e4:	6278      	str	r0, [r7, #36]	; 0x24
        if (err) {
 80088e6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80088e8:	2b00      	cmp	r3, #0
 80088ea:	d007      	beq.n	80088fc <lfs_file_read+0x8c>
            LFS_TRACE("lfs_file_read -> %"PRId32, err);
 80088ec:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80088ee:	f640 21b7 	movw	r1, #2743	; 0xab7
 80088f2:	4878      	ldr	r0, [pc, #480]	; (8008ad4 <lfs_file_read+0x264>)
 80088f4:	f009 fde6 	bl	80124c4 <iprintf>
            return err;
 80088f8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80088fa:	e0dd      	b.n	8008ab8 <lfs_file_read+0x248>
        }
    }

    if (file->pos >= file->ctz.size) {
 80088fc:	68bb      	ldr	r3, [r7, #8]
 80088fe:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8008900:	68bb      	ldr	r3, [r7, #8]
 8008902:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8008904:	429a      	cmp	r2, r3
 8008906:	d307      	bcc.n	8008918 <lfs_file_read+0xa8>
        // eof if past end
        LFS_TRACE("lfs_file_read -> %"PRId32, 0);
 8008908:	2200      	movs	r2, #0
 800890a:	f640 21be 	movw	r1, #2750	; 0xabe
 800890e:	4871      	ldr	r0, [pc, #452]	; (8008ad4 <lfs_file_read+0x264>)
 8008910:	f009 fdd8 	bl	80124c4 <iprintf>
        return 0;
 8008914:	2300      	movs	r3, #0
 8008916:	e0cf      	b.n	8008ab8 <lfs_file_read+0x248>
    }

    size = lfs_min(size, file->ctz.size - file->pos);
 8008918:	68bb      	ldr	r3, [r7, #8]
 800891a:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800891c:	68bb      	ldr	r3, [r7, #8]
 800891e:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8008920:	1ad3      	subs	r3, r2, r3
 8008922:	4619      	mov	r1, r3
 8008924:	6838      	ldr	r0, [r7, #0]
 8008926:	f7fc fb6b 	bl	8005000 <lfs_min>
 800892a:	6038      	str	r0, [r7, #0]
    nsize = size;
 800892c:	683b      	ldr	r3, [r7, #0]
 800892e:	62bb      	str	r3, [r7, #40]	; 0x28

    while (nsize > 0) {
 8008930:	e0b7      	b.n	8008aa2 <lfs_file_read+0x232>
        // check if we need a new block
        if (!(file->flags & LFS_F_READING) ||
 8008932:	68bb      	ldr	r3, [r7, #8]
 8008934:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8008936:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 800893a:	2b00      	cmp	r3, #0
 800893c:	d006      	beq.n	800894c <lfs_file_read+0xdc>
                file->off == lfs->cfg->block_size) {
 800893e:	68bb      	ldr	r3, [r7, #8]
 8008940:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8008942:	68fb      	ldr	r3, [r7, #12]
 8008944:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 8008946:	69db      	ldr	r3, [r3, #28]
        if (!(file->flags & LFS_F_READING) ||
 8008948:	429a      	cmp	r2, r3
 800894a:	d136      	bne.n	80089ba <lfs_file_read+0x14a>
            if (!(file->flags & LFS_F_INLINE)) {
 800894c:	68bb      	ldr	r3, [r7, #8]
 800894e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8008950:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8008954:	2b00      	cmp	r3, #0
 8008956:	d122      	bne.n	800899e <lfs_file_read+0x12e>
                int err = lfs_ctz_find(lfs, NULL, &file->cache,
 8008958:	68bb      	ldr	r3, [r7, #8]
 800895a:	f103 0440 	add.w	r4, r3, #64	; 0x40
 800895e:	68bb      	ldr	r3, [r7, #8]
 8008960:	6a9d      	ldr	r5, [r3, #40]	; 0x28
 8008962:	68bb      	ldr	r3, [r7, #8]
 8008964:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8008966:	68ba      	ldr	r2, [r7, #8]
 8008968:	6b52      	ldr	r2, [r2, #52]	; 0x34
 800896a:	68b9      	ldr	r1, [r7, #8]
 800896c:	3138      	adds	r1, #56	; 0x38
 800896e:	68b8      	ldr	r0, [r7, #8]
 8008970:	303c      	adds	r0, #60	; 0x3c
 8008972:	9003      	str	r0, [sp, #12]
 8008974:	9102      	str	r1, [sp, #8]
 8008976:	9201      	str	r2, [sp, #4]
 8008978:	9300      	str	r3, [sp, #0]
 800897a:	462b      	mov	r3, r5
 800897c:	4622      	mov	r2, r4
 800897e:	2100      	movs	r1, #0
 8008980:	68f8      	ldr	r0, [r7, #12]
 8008982:	f7ff fb67 	bl	8008054 <lfs_ctz_find>
 8008986:	6238      	str	r0, [r7, #32]
                        file->ctz.head, file->ctz.size,
                        file->pos, &file->block, &file->off);
                if (err) {
 8008988:	6a3b      	ldr	r3, [r7, #32]
 800898a:	2b00      	cmp	r3, #0
 800898c:	d00f      	beq.n	80089ae <lfs_file_read+0x13e>
                    LFS_TRACE("lfs_file_read -> %"PRId32, err);
 800898e:	6a3a      	ldr	r2, [r7, #32]
 8008990:	f640 21ce 	movw	r1, #2766	; 0xace
 8008994:	484f      	ldr	r0, [pc, #316]	; (8008ad4 <lfs_file_read+0x264>)
 8008996:	f009 fd95 	bl	80124c4 <iprintf>
                    return err;
 800899a:	6a3b      	ldr	r3, [r7, #32]
 800899c:	e08c      	b.n	8008ab8 <lfs_file_read+0x248>
                }
            } else {
                file->block = LFS_BLOCK_INLINE;
 800899e:	68bb      	ldr	r3, [r7, #8]
 80089a0:	f06f 0201 	mvn.w	r2, #1
 80089a4:	639a      	str	r2, [r3, #56]	; 0x38
                file->off = file->pos;
 80089a6:	68bb      	ldr	r3, [r7, #8]
 80089a8:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 80089aa:	68bb      	ldr	r3, [r7, #8]
 80089ac:	63da      	str	r2, [r3, #60]	; 0x3c
            }

            file->flags |= LFS_F_READING;
 80089ae:	68bb      	ldr	r3, [r7, #8]
 80089b0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80089b2:	f443 2280 	orr.w	r2, r3, #262144	; 0x40000
 80089b6:	68bb      	ldr	r3, [r7, #8]
 80089b8:	631a      	str	r2, [r3, #48]	; 0x30
        }

        // read as much as we can in current block
        lfs_size_t diff = lfs_min(nsize, lfs->cfg->block_size - file->off);
 80089ba:	68fb      	ldr	r3, [r7, #12]
 80089bc:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 80089be:	69da      	ldr	r2, [r3, #28]
 80089c0:	68bb      	ldr	r3, [r7, #8]
 80089c2:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80089c4:	1ad3      	subs	r3, r2, r3
 80089c6:	4619      	mov	r1, r3
 80089c8:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 80089ca:	f7fc fb19 	bl	8005000 <lfs_min>
 80089ce:	61f8      	str	r0, [r7, #28]
        if (file->flags & LFS_F_INLINE) {
 80089d0:	68bb      	ldr	r3, [r7, #8]
 80089d2:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80089d4:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 80089d8:	2b00      	cmp	r3, #0
 80089da:	d02c      	beq.n	8008a36 <lfs_file_read+0x1c6>
            int err = lfs_dir_getread(lfs, &file->m,
 80089dc:	68bb      	ldr	r3, [r7, #8]
 80089de:	f103 0408 	add.w	r4, r3, #8
 80089e2:	68bb      	ldr	r3, [r7, #8]
 80089e4:	f103 0540 	add.w	r5, r3, #64	; 0x40
                    NULL, &file->cache, lfs->cfg->block_size,
 80089e8:	68fb      	ldr	r3, [r7, #12]
 80089ea:	6e9b      	ldr	r3, [r3, #104]	; 0x68
            int err = lfs_dir_getread(lfs, &file->m,
 80089ec:	69da      	ldr	r2, [r3, #28]
                    LFS_MKTAG(0xfff, 0x1ff, 0),
                    LFS_MKTAG(LFS_TYPE_INLINESTRUCT, file->id, 0),
 80089ee:	68bb      	ldr	r3, [r7, #8]
 80089f0:	889b      	ldrh	r3, [r3, #4]
 80089f2:	029b      	lsls	r3, r3, #10
            int err = lfs_dir_getread(lfs, &file->m,
 80089f4:	f043 5300 	orr.w	r3, r3, #536870912	; 0x20000000
 80089f8:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 80089fc:	68b9      	ldr	r1, [r7, #8]
 80089fe:	6bc9      	ldr	r1, [r1, #60]	; 0x3c
 8008a00:	69f8      	ldr	r0, [r7, #28]
 8008a02:	9005      	str	r0, [sp, #20]
 8008a04:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 8008a06:	9004      	str	r0, [sp, #16]
 8008a08:	9103      	str	r1, [sp, #12]
 8008a0a:	9302      	str	r3, [sp, #8]
 8008a0c:	4b32      	ldr	r3, [pc, #200]	; (8008ad8 <lfs_file_read+0x268>)
 8008a0e:	9301      	str	r3, [sp, #4]
 8008a10:	9200      	str	r2, [sp, #0]
 8008a12:	462b      	mov	r3, r5
 8008a14:	2200      	movs	r2, #0
 8008a16:	4621      	mov	r1, r4
 8008a18:	68f8      	ldr	r0, [r7, #12]
 8008a1a:	f7fd fb60 	bl	80060de <lfs_dir_getread>
 8008a1e:	6178      	str	r0, [r7, #20]
                    file->off, data, diff);
            if (err) {
 8008a20:	697b      	ldr	r3, [r7, #20]
 8008a22:	2b00      	cmp	r3, #0
 8008a24:	d029      	beq.n	8008a7a <lfs_file_read+0x20a>
                LFS_TRACE("lfs_file_read -> %"PRId32, err);
 8008a26:	697a      	ldr	r2, [r7, #20]
 8008a28:	f640 21e2 	movw	r1, #2786	; 0xae2
 8008a2c:	4829      	ldr	r0, [pc, #164]	; (8008ad4 <lfs_file_read+0x264>)
 8008a2e:	f009 fd49 	bl	80124c4 <iprintf>
                return err;
 8008a32:	697b      	ldr	r3, [r7, #20]
 8008a34:	e040      	b.n	8008ab8 <lfs_file_read+0x248>
            }
        } else {
            int err = lfs_bd_read(lfs,
 8008a36:	68bb      	ldr	r3, [r7, #8]
 8008a38:	f103 0040 	add.w	r0, r3, #64	; 0x40
                    NULL, &file->cache, lfs->cfg->block_size,
 8008a3c:	68fb      	ldr	r3, [r7, #12]
 8008a3e:	6e9b      	ldr	r3, [r3, #104]	; 0x68
            int err = lfs_bd_read(lfs,
 8008a40:	69dc      	ldr	r4, [r3, #28]
 8008a42:	68bb      	ldr	r3, [r7, #8]
 8008a44:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8008a46:	68ba      	ldr	r2, [r7, #8]
 8008a48:	6bd2      	ldr	r2, [r2, #60]	; 0x3c
 8008a4a:	69f9      	ldr	r1, [r7, #28]
 8008a4c:	9103      	str	r1, [sp, #12]
 8008a4e:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 8008a50:	9102      	str	r1, [sp, #8]
 8008a52:	9201      	str	r2, [sp, #4]
 8008a54:	9300      	str	r3, [sp, #0]
 8008a56:	4623      	mov	r3, r4
 8008a58:	4602      	mov	r2, r0
 8008a5a:	2100      	movs	r1, #0
 8008a5c:	68f8      	ldr	r0, [r7, #12]
 8008a5e:	f7fc fbab 	bl	80051b8 <lfs_bd_read>
 8008a62:	61b8      	str	r0, [r7, #24]
                    file->block, file->off, data, diff);
            if (err) {
 8008a64:	69bb      	ldr	r3, [r7, #24]
 8008a66:	2b00      	cmp	r3, #0
 8008a68:	d007      	beq.n	8008a7a <lfs_file_read+0x20a>
                LFS_TRACE("lfs_file_read -> %"PRId32, err);
 8008a6a:	69ba      	ldr	r2, [r7, #24]
 8008a6c:	f640 21ea 	movw	r1, #2794	; 0xaea
 8008a70:	4818      	ldr	r0, [pc, #96]	; (8008ad4 <lfs_file_read+0x264>)
 8008a72:	f009 fd27 	bl	80124c4 <iprintf>
                return err;
 8008a76:	69bb      	ldr	r3, [r7, #24]
 8008a78:	e01e      	b.n	8008ab8 <lfs_file_read+0x248>
            }
        }

        file->pos += diff;
 8008a7a:	68bb      	ldr	r3, [r7, #8]
 8008a7c:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8008a7e:	69fb      	ldr	r3, [r7, #28]
 8008a80:	441a      	add	r2, r3
 8008a82:	68bb      	ldr	r3, [r7, #8]
 8008a84:	635a      	str	r2, [r3, #52]	; 0x34
        file->off += diff;
 8008a86:	68bb      	ldr	r3, [r7, #8]
 8008a88:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8008a8a:	69fb      	ldr	r3, [r7, #28]
 8008a8c:	441a      	add	r2, r3
 8008a8e:	68bb      	ldr	r3, [r7, #8]
 8008a90:	63da      	str	r2, [r3, #60]	; 0x3c
        data += diff;
 8008a92:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8008a94:	69fb      	ldr	r3, [r7, #28]
 8008a96:	4413      	add	r3, r2
 8008a98:	62fb      	str	r3, [r7, #44]	; 0x2c
        nsize -= diff;
 8008a9a:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8008a9c:	69fb      	ldr	r3, [r7, #28]
 8008a9e:	1ad3      	subs	r3, r2, r3
 8008aa0:	62bb      	str	r3, [r7, #40]	; 0x28
    while (nsize > 0) {
 8008aa2:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8008aa4:	2b00      	cmp	r3, #0
 8008aa6:	f47f af44 	bne.w	8008932 <lfs_file_read+0xc2>
    }

    LFS_TRACE("lfs_file_read -> %"PRId32, size);
 8008aaa:	683a      	ldr	r2, [r7, #0]
 8008aac:	f640 21f5 	movw	r1, #2805	; 0xaf5
 8008ab0:	4808      	ldr	r0, [pc, #32]	; (8008ad4 <lfs_file_read+0x264>)
 8008ab2:	f009 fd07 	bl	80124c4 <iprintf>
    return size;
 8008ab6:	683b      	ldr	r3, [r7, #0]
}
 8008ab8:	4618      	mov	r0, r3
 8008aba:	3730      	adds	r7, #48	; 0x30
 8008abc:	46bd      	mov	sp, r7
 8008abe:	bdb0      	pop	{r4, r5, r7, pc}
 8008ac0:	08014064 	.word	0x08014064
 8008ac4:	08013fd8 	.word	0x08013fd8
 8008ac8:	08016d4c 	.word	0x08016d4c
 8008acc:	08013a5c 	.word	0x08013a5c
 8008ad0:	08014094 	.word	0x08014094
 8008ad4:	080140b8 	.word	0x080140b8
 8008ad8:	fff7fc00 	.word	0xfff7fc00

08008adc <lfs_file_write>:

lfs_ssize_t lfs_file_write(lfs_t *lfs, lfs_file_t *file,
        const void *buffer, lfs_size_t size) {
 8008adc:	b5b0      	push	{r4, r5, r7, lr}
 8008ade:	b094      	sub	sp, #80	; 0x50
 8008ae0:	af04      	add	r7, sp, #16
 8008ae2:	60f8      	str	r0, [r7, #12]
 8008ae4:	60b9      	str	r1, [r7, #8]
 8008ae6:	607a      	str	r2, [r7, #4]
 8008ae8:	603b      	str	r3, [r7, #0]
    LFS_TRACE("lfs_file_write(%p, %p, %p, %"PRIu32")",
 8008aea:	683b      	ldr	r3, [r7, #0]
 8008aec:	9301      	str	r3, [sp, #4]
 8008aee:	687b      	ldr	r3, [r7, #4]
 8008af0:	9300      	str	r3, [sp, #0]
 8008af2:	68bb      	ldr	r3, [r7, #8]
 8008af4:	68fa      	ldr	r2, [r7, #12]
 8008af6:	f640 21fb 	movw	r1, #2811	; 0xafb
 8008afa:	4886      	ldr	r0, [pc, #536]	; (8008d14 <lfs_file_write+0x238>)
 8008afc:	f009 fce2 	bl	80124c4 <iprintf>
            (void*)lfs, (void*)file, buffer, size);
    LFS_ASSERT(file->flags & LFS_F_OPENED);
 8008b00:	68bb      	ldr	r3, [r7, #8]
 8008b02:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8008b04:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8008b08:	2b00      	cmp	r3, #0
 8008b0a:	d106      	bne.n	8008b1a <lfs_file_write+0x3e>
 8008b0c:	4b82      	ldr	r3, [pc, #520]	; (8008d18 <lfs_file_write+0x23c>)
 8008b0e:	4a83      	ldr	r2, [pc, #524]	; (8008d1c <lfs_file_write+0x240>)
 8008b10:	f640 21fd 	movw	r1, #2813	; 0xafd
 8008b14:	4882      	ldr	r0, [pc, #520]	; (8008d20 <lfs_file_write+0x244>)
 8008b16:	f008 fedd 	bl	80118d4 <__assert_func>
    LFS_ASSERT((file->flags & 3) != LFS_O_RDONLY);
 8008b1a:	68bb      	ldr	r3, [r7, #8]
 8008b1c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8008b1e:	f003 0303 	and.w	r3, r3, #3
 8008b22:	2b01      	cmp	r3, #1
 8008b24:	d106      	bne.n	8008b34 <lfs_file_write+0x58>
 8008b26:	4b7f      	ldr	r3, [pc, #508]	; (8008d24 <lfs_file_write+0x248>)
 8008b28:	4a7c      	ldr	r2, [pc, #496]	; (8008d1c <lfs_file_write+0x240>)
 8008b2a:	f640 21fe 	movw	r1, #2814	; 0xafe
 8008b2e:	487c      	ldr	r0, [pc, #496]	; (8008d20 <lfs_file_write+0x244>)
 8008b30:	f008 fed0 	bl	80118d4 <__assert_func>

    const uint8_t *data = buffer;
 8008b34:	687b      	ldr	r3, [r7, #4]
 8008b36:	63fb      	str	r3, [r7, #60]	; 0x3c
    lfs_size_t nsize = size;
 8008b38:	683b      	ldr	r3, [r7, #0]
 8008b3a:	63bb      	str	r3, [r7, #56]	; 0x38

    if (file->flags & LFS_F_READING) {
 8008b3c:	68bb      	ldr	r3, [r7, #8]
 8008b3e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8008b40:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8008b44:	2b00      	cmp	r3, #0
 8008b46:	d00f      	beq.n	8008b68 <lfs_file_write+0x8c>
        // drop any reads
        int err = lfs_file_flush(lfs, file);
 8008b48:	68b9      	ldr	r1, [r7, #8]
 8008b4a:	68f8      	ldr	r0, [r7, #12]
 8008b4c:	f7ff fdae 	bl	80086ac <lfs_file_flush>
 8008b50:	6378      	str	r0, [r7, #52]	; 0x34
        if (err) {
 8008b52:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8008b54:	2b00      	cmp	r3, #0
 8008b56:	d007      	beq.n	8008b68 <lfs_file_write+0x8c>
            LFS_TRACE("lfs_file_write -> %"PRId32, err);
 8008b58:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8008b5a:	f640 3107 	movw	r1, #2823	; 0xb07
 8008b5e:	4872      	ldr	r0, [pc, #456]	; (8008d28 <lfs_file_write+0x24c>)
 8008b60:	f009 fcb0 	bl	80124c4 <iprintf>
            return err;
 8008b64:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8008b66:	e194      	b.n	8008e92 <lfs_file_write+0x3b6>
        }
    }

    if ((file->flags & LFS_O_APPEND) && file->pos < file->ctz.size) {
 8008b68:	68bb      	ldr	r3, [r7, #8]
 8008b6a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8008b6c:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8008b70:	2b00      	cmp	r3, #0
 8008b72:	d009      	beq.n	8008b88 <lfs_file_write+0xac>
 8008b74:	68bb      	ldr	r3, [r7, #8]
 8008b76:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8008b78:	68bb      	ldr	r3, [r7, #8]
 8008b7a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8008b7c:	429a      	cmp	r2, r3
 8008b7e:	d203      	bcs.n	8008b88 <lfs_file_write+0xac>
        file->pos = file->ctz.size;
 8008b80:	68bb      	ldr	r3, [r7, #8]
 8008b82:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8008b84:	68bb      	ldr	r3, [r7, #8]
 8008b86:	635a      	str	r2, [r3, #52]	; 0x34
    }

    if (file->pos + size > lfs->file_max) {
 8008b88:	68bb      	ldr	r3, [r7, #8]
 8008b8a:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8008b8c:	683b      	ldr	r3, [r7, #0]
 8008b8e:	441a      	add	r2, r3
 8008b90:	68fb      	ldr	r3, [r7, #12]
 8008b92:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8008b94:	429a      	cmp	r2, r3
 8008b96:	d909      	bls.n	8008bac <lfs_file_write+0xd0>
        // Larger than file limit?
        LFS_TRACE("lfs_file_write -> %"PRId32, LFS_ERR_FBIG);
 8008b98:	f06f 021a 	mvn.w	r2, #26
 8008b9c:	f640 3112 	movw	r1, #2834	; 0xb12
 8008ba0:	4861      	ldr	r0, [pc, #388]	; (8008d28 <lfs_file_write+0x24c>)
 8008ba2:	f009 fc8f 	bl	80124c4 <iprintf>
        return LFS_ERR_FBIG;
 8008ba6:	f06f 031a 	mvn.w	r3, #26
 8008baa:	e172      	b.n	8008e92 <lfs_file_write+0x3b6>
    }

    if (!(file->flags & LFS_F_WRITING) && file->pos > file->ctz.size) {
 8008bac:	68bb      	ldr	r3, [r7, #8]
 8008bae:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8008bb0:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8008bb4:	2b00      	cmp	r3, #0
 8008bb6:	d127      	bne.n	8008c08 <lfs_file_write+0x12c>
 8008bb8:	68bb      	ldr	r3, [r7, #8]
 8008bba:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8008bbc:	68bb      	ldr	r3, [r7, #8]
 8008bbe:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8008bc0:	429a      	cmp	r2, r3
 8008bc2:	d921      	bls.n	8008c08 <lfs_file_write+0x12c>
        // fill with zeros
        lfs_off_t pos = file->pos;
 8008bc4:	68bb      	ldr	r3, [r7, #8]
 8008bc6:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8008bc8:	633b      	str	r3, [r7, #48]	; 0x30
        file->pos = file->ctz.size;
 8008bca:	68bb      	ldr	r3, [r7, #8]
 8008bcc:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8008bce:	68bb      	ldr	r3, [r7, #8]
 8008bd0:	635a      	str	r2, [r3, #52]	; 0x34

        while (file->pos < pos) {
 8008bd2:	e014      	b.n	8008bfe <lfs_file_write+0x122>
            lfs_ssize_t res = lfs_file_write(lfs, file, &(uint8_t){0}, 1);
 8008bd4:	2300      	movs	r3, #0
 8008bd6:	75fb      	strb	r3, [r7, #23]
 8008bd8:	f107 0217 	add.w	r2, r7, #23
 8008bdc:	2301      	movs	r3, #1
 8008bde:	68b9      	ldr	r1, [r7, #8]
 8008be0:	68f8      	ldr	r0, [r7, #12]
 8008be2:	f7ff ff7b 	bl	8008adc <lfs_file_write>
 8008be6:	62f8      	str	r0, [r7, #44]	; 0x2c
            if (res < 0) {
 8008be8:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8008bea:	2b00      	cmp	r3, #0
 8008bec:	da07      	bge.n	8008bfe <lfs_file_write+0x122>
                LFS_TRACE("lfs_file_write -> %"PRId32, res);
 8008bee:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8008bf0:	f640 311e 	movw	r1, #2846	; 0xb1e
 8008bf4:	484c      	ldr	r0, [pc, #304]	; (8008d28 <lfs_file_write+0x24c>)
 8008bf6:	f009 fc65 	bl	80124c4 <iprintf>
                return res;
 8008bfa:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8008bfc:	e149      	b.n	8008e92 <lfs_file_write+0x3b6>
        while (file->pos < pos) {
 8008bfe:	68bb      	ldr	r3, [r7, #8]
 8008c00:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8008c02:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8008c04:	429a      	cmp	r2, r3
 8008c06:	d8e5      	bhi.n	8008bd4 <lfs_file_write+0xf8>
            }
        }
    }

    if ((file->flags & LFS_F_INLINE) &&
 8008c08:	68bb      	ldr	r3, [r7, #8]
 8008c0a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8008c0c:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8008c10:	2b00      	cmp	r3, #0
 8008c12:	f000 812d 	beq.w	8008e70 <lfs_file_write+0x394>
            lfs_max(file->pos+nsize, file->ctz.size) >
 8008c16:	68bb      	ldr	r3, [r7, #8]
 8008c18:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8008c1a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8008c1c:	441a      	add	r2, r3
 8008c1e:	68bb      	ldr	r3, [r7, #8]
 8008c20:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8008c22:	4619      	mov	r1, r3
 8008c24:	4610      	mov	r0, r2
 8008c26:	f7fc f9db 	bl	8004fe0 <lfs_max>
 8008c2a:	4604      	mov	r4, r0
            lfs_min(0x3fe, lfs_min(
                lfs->cfg->cache_size, lfs->cfg->block_size/8))) {
 8008c2c:	68fb      	ldr	r3, [r7, #12]
 8008c2e:	6e9b      	ldr	r3, [r3, #104]	; 0x68
            lfs_min(0x3fe, lfs_min(
 8008c30:	6a9a      	ldr	r2, [r3, #40]	; 0x28
                lfs->cfg->cache_size, lfs->cfg->block_size/8))) {
 8008c32:	68fb      	ldr	r3, [r7, #12]
 8008c34:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 8008c36:	69db      	ldr	r3, [r3, #28]
            lfs_min(0x3fe, lfs_min(
 8008c38:	08db      	lsrs	r3, r3, #3
 8008c3a:	4619      	mov	r1, r3
 8008c3c:	4610      	mov	r0, r2
 8008c3e:	f7fc f9df 	bl	8005000 <lfs_min>
 8008c42:	4603      	mov	r3, r0
 8008c44:	4619      	mov	r1, r3
 8008c46:	f240 30fe 	movw	r0, #1022	; 0x3fe
 8008c4a:	f7fc f9d9 	bl	8005000 <lfs_min>
 8008c4e:	4603      	mov	r3, r0
    if ((file->flags & LFS_F_INLINE) &&
 8008c50:	429c      	cmp	r4, r3
 8008c52:	f240 810d 	bls.w	8008e70 <lfs_file_write+0x394>
        // inline file doesn't fit anymore
        int err = lfs_file_outline(lfs, file);
 8008c56:	68b9      	ldr	r1, [r7, #8]
 8008c58:	68f8      	ldr	r0, [r7, #12]
 8008c5a:	f7ff fd05 	bl	8008668 <lfs_file_outline>
 8008c5e:	62b8      	str	r0, [r7, #40]	; 0x28
        if (err) {
 8008c60:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8008c62:	2b00      	cmp	r3, #0
 8008c64:	f000 8104 	beq.w	8008e70 <lfs_file_write+0x394>
            file->flags |= LFS_F_ERRED;
 8008c68:	68bb      	ldr	r3, [r7, #8]
 8008c6a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8008c6c:	f443 2200 	orr.w	r2, r3, #524288	; 0x80000
 8008c70:	68bb      	ldr	r3, [r7, #8]
 8008c72:	631a      	str	r2, [r3, #48]	; 0x30
            LFS_TRACE("lfs_file_write -> %"PRId32, err);
 8008c74:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8008c76:	f640 312c 	movw	r1, #2860	; 0xb2c
 8008c7a:	482b      	ldr	r0, [pc, #172]	; (8008d28 <lfs_file_write+0x24c>)
 8008c7c:	f009 fc22 	bl	80124c4 <iprintf>
            return err;
 8008c80:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8008c82:	e106      	b.n	8008e92 <lfs_file_write+0x3b6>
        }
    }

    while (nsize > 0) {
        // check if we need a new block
        if (!(file->flags & LFS_F_WRITING) ||
 8008c84:	68bb      	ldr	r3, [r7, #8]
 8008c86:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8008c88:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8008c8c:	2b00      	cmp	r3, #0
 8008c8e:	d007      	beq.n	8008ca0 <lfs_file_write+0x1c4>
                file->off == lfs->cfg->block_size) {
 8008c90:	68bb      	ldr	r3, [r7, #8]
 8008c92:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8008c94:	68fb      	ldr	r3, [r7, #12]
 8008c96:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 8008c98:	69db      	ldr	r3, [r3, #28]
        if (!(file->flags & LFS_F_WRITING) ||
 8008c9a:	429a      	cmp	r2, r3
 8008c9c:	f040 8084 	bne.w	8008da8 <lfs_file_write+0x2cc>
            if (!(file->flags & LFS_F_INLINE)) {
 8008ca0:	68bb      	ldr	r3, [r7, #8]
 8008ca2:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8008ca4:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8008ca8:	2b00      	cmp	r3, #0
 8008caa:	d16f      	bne.n	8008d8c <lfs_file_write+0x2b0>
                if (!(file->flags & LFS_F_WRITING) && file->pos > 0) {
 8008cac:	68bb      	ldr	r3, [r7, #8]
 8008cae:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8008cb0:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8008cb4:	2b00      	cmp	r3, #0
 8008cb6:	d13f      	bne.n	8008d38 <lfs_file_write+0x25c>
 8008cb8:	68bb      	ldr	r3, [r7, #8]
 8008cba:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8008cbc:	2b00      	cmp	r3, #0
 8008cbe:	d03b      	beq.n	8008d38 <lfs_file_write+0x25c>
                    // find out which block we're extending from
                    int err = lfs_ctz_find(lfs, NULL, &file->cache,
 8008cc0:	68bb      	ldr	r3, [r7, #8]
 8008cc2:	f103 0440 	add.w	r4, r3, #64	; 0x40
 8008cc6:	68bb      	ldr	r3, [r7, #8]
 8008cc8:	6a9d      	ldr	r5, [r3, #40]	; 0x28
 8008cca:	68bb      	ldr	r3, [r7, #8]
 8008ccc:	6adb      	ldr	r3, [r3, #44]	; 0x2c
                            file->ctz.head, file->ctz.size,
                            file->pos-1, &file->block, &file->off);
 8008cce:	68ba      	ldr	r2, [r7, #8]
 8008cd0:	6b52      	ldr	r2, [r2, #52]	; 0x34
                    int err = lfs_ctz_find(lfs, NULL, &file->cache,
 8008cd2:	3a01      	subs	r2, #1
 8008cd4:	68b9      	ldr	r1, [r7, #8]
 8008cd6:	3138      	adds	r1, #56	; 0x38
 8008cd8:	68b8      	ldr	r0, [r7, #8]
 8008cda:	303c      	adds	r0, #60	; 0x3c
 8008cdc:	9003      	str	r0, [sp, #12]
 8008cde:	9102      	str	r1, [sp, #8]
 8008ce0:	9201      	str	r2, [sp, #4]
 8008ce2:	9300      	str	r3, [sp, #0]
 8008ce4:	462b      	mov	r3, r5
 8008ce6:	4622      	mov	r2, r4
 8008ce8:	2100      	movs	r1, #0
 8008cea:	68f8      	ldr	r0, [r7, #12]
 8008cec:	f7ff f9b2 	bl	8008054 <lfs_ctz_find>
 8008cf0:	6278      	str	r0, [r7, #36]	; 0x24
                    if (err) {
 8008cf2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008cf4:	2b00      	cmp	r3, #0
 8008cf6:	d019      	beq.n	8008d2c <lfs_file_write+0x250>
                        file->flags |= LFS_F_ERRED;
 8008cf8:	68bb      	ldr	r3, [r7, #8]
 8008cfa:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8008cfc:	f443 2200 	orr.w	r2, r3, #524288	; 0x80000
 8008d00:	68bb      	ldr	r3, [r7, #8]
 8008d02:	631a      	str	r2, [r3, #48]	; 0x30
                        LFS_TRACE("lfs_file_write -> %"PRId32, err);
 8008d04:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8008d06:	f640 313d 	movw	r1, #2877	; 0xb3d
 8008d0a:	4807      	ldr	r0, [pc, #28]	; (8008d28 <lfs_file_write+0x24c>)
 8008d0c:	f009 fbda 	bl	80124c4 <iprintf>
                        return err;
 8008d10:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008d12:	e0be      	b.n	8008e92 <lfs_file_write+0x3b6>
 8008d14:	080140dc 	.word	0x080140dc
 8008d18:	08013fd8 	.word	0x08013fd8
 8008d1c:	08016d5c 	.word	0x08016d5c
 8008d20:	08013a5c 	.word	0x08013a5c
 8008d24:	0801410c 	.word	0x0801410c
 8008d28:	08014130 	.word	0x08014130
                    }

                    // mark cache as dirty since we may have read data into it
                    lfs_cache_zero(lfs, &file->cache);
 8008d2c:	68bb      	ldr	r3, [r7, #8]
 8008d2e:	3340      	adds	r3, #64	; 0x40
 8008d30:	4619      	mov	r1, r3
 8008d32:	68f8      	ldr	r0, [r7, #12]
 8008d34:	f7fc fa29 	bl	800518a <lfs_cache_zero>
                }

                // extend file with new blocks
                lfs_alloc_ack(lfs);
 8008d38:	68f8      	ldr	r0, [r7, #12]
 8008d3a:	f7fd f8c7 	bl	8005ecc <lfs_alloc_ack>
                int err = lfs_ctz_extend(lfs, &file->cache, &lfs->rcache,
 8008d3e:	68bb      	ldr	r3, [r7, #8]
 8008d40:	f103 0040 	add.w	r0, r3, #64	; 0x40
 8008d44:	68fc      	ldr	r4, [r7, #12]
 8008d46:	68bb      	ldr	r3, [r7, #8]
 8008d48:	6b9d      	ldr	r5, [r3, #56]	; 0x38
 8008d4a:	68bb      	ldr	r3, [r7, #8]
 8008d4c:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8008d4e:	68ba      	ldr	r2, [r7, #8]
 8008d50:	3238      	adds	r2, #56	; 0x38
 8008d52:	68b9      	ldr	r1, [r7, #8]
 8008d54:	313c      	adds	r1, #60	; 0x3c
 8008d56:	9102      	str	r1, [sp, #8]
 8008d58:	9201      	str	r2, [sp, #4]
 8008d5a:	9300      	str	r3, [sp, #0]
 8008d5c:	462b      	mov	r3, r5
 8008d5e:	4622      	mov	r2, r4
 8008d60:	4601      	mov	r1, r0
 8008d62:	68f8      	ldr	r0, [r7, #12]
 8008d64:	f7ff f9f8 	bl	8008158 <lfs_ctz_extend>
 8008d68:	6238      	str	r0, [r7, #32]
                        file->block, file->pos,
                        &file->block, &file->off);
                if (err) {
 8008d6a:	6a3b      	ldr	r3, [r7, #32]
 8008d6c:	2b00      	cmp	r3, #0
 8008d6e:	d015      	beq.n	8008d9c <lfs_file_write+0x2c0>
                    file->flags |= LFS_F_ERRED;
 8008d70:	68bb      	ldr	r3, [r7, #8]
 8008d72:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8008d74:	f443 2200 	orr.w	r2, r3, #524288	; 0x80000
 8008d78:	68bb      	ldr	r3, [r7, #8]
 8008d7a:	631a      	str	r2, [r3, #48]	; 0x30
                    LFS_TRACE("lfs_file_write -> %"PRId32, err);
 8008d7c:	6a3a      	ldr	r2, [r7, #32]
 8008d7e:	f640 314c 	movw	r1, #2892	; 0xb4c
 8008d82:	4846      	ldr	r0, [pc, #280]	; (8008e9c <lfs_file_write+0x3c0>)
 8008d84:	f009 fb9e 	bl	80124c4 <iprintf>
                    return err;
 8008d88:	6a3b      	ldr	r3, [r7, #32]
 8008d8a:	e082      	b.n	8008e92 <lfs_file_write+0x3b6>
                }
            } else {
                file->block = LFS_BLOCK_INLINE;
 8008d8c:	68bb      	ldr	r3, [r7, #8]
 8008d8e:	f06f 0201 	mvn.w	r2, #1
 8008d92:	639a      	str	r2, [r3, #56]	; 0x38
                file->off = file->pos;
 8008d94:	68bb      	ldr	r3, [r7, #8]
 8008d96:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8008d98:	68bb      	ldr	r3, [r7, #8]
 8008d9a:	63da      	str	r2, [r3, #60]	; 0x3c
            }

            file->flags |= LFS_F_WRITING;
 8008d9c:	68bb      	ldr	r3, [r7, #8]
 8008d9e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8008da0:	f443 3200 	orr.w	r2, r3, #131072	; 0x20000
 8008da4:	68bb      	ldr	r3, [r7, #8]
 8008da6:	631a      	str	r2, [r3, #48]	; 0x30
        }

        // program as much as we can in current block
        lfs_size_t diff = lfs_min(nsize, lfs->cfg->block_size - file->off);
 8008da8:	68fb      	ldr	r3, [r7, #12]
 8008daa:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 8008dac:	69da      	ldr	r2, [r3, #28]
 8008dae:	68bb      	ldr	r3, [r7, #8]
 8008db0:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8008db2:	1ad3      	subs	r3, r2, r3
 8008db4:	4619      	mov	r1, r3
 8008db6:	6bb8      	ldr	r0, [r7, #56]	; 0x38
 8008db8:	f7fc f922 	bl	8005000 <lfs_min>
 8008dbc:	61f8      	str	r0, [r7, #28]
        while (true) {
            int err = lfs_bd_prog(lfs, &file->cache, &lfs->rcache, true,
 8008dbe:	68bb      	ldr	r3, [r7, #8]
 8008dc0:	f103 0040 	add.w	r0, r3, #64	; 0x40
 8008dc4:	68fc      	ldr	r4, [r7, #12]
 8008dc6:	68bb      	ldr	r3, [r7, #8]
 8008dc8:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8008dca:	68ba      	ldr	r2, [r7, #8]
 8008dcc:	6bd2      	ldr	r2, [r2, #60]	; 0x3c
 8008dce:	69f9      	ldr	r1, [r7, #28]
 8008dd0:	9103      	str	r1, [sp, #12]
 8008dd2:	6bf9      	ldr	r1, [r7, #60]	; 0x3c
 8008dd4:	9102      	str	r1, [sp, #8]
 8008dd6:	9201      	str	r2, [sp, #4]
 8008dd8:	9300      	str	r3, [sp, #0]
 8008dda:	2301      	movs	r3, #1
 8008ddc:	4622      	mov	r2, r4
 8008dde:	4601      	mov	r1, r0
 8008de0:	68f8      	ldr	r0, [r7, #12]
 8008de2:	f7fc fbed 	bl	80055c0 <lfs_bd_prog>
 8008de6:	61b8      	str	r0, [r7, #24]
                    file->block, file->off, data, diff);
            if (err) {
 8008de8:	69bb      	ldr	r3, [r7, #24]
 8008dea:	2b00      	cmp	r3, #0
 8008dec:	d028      	beq.n	8008e40 <lfs_file_write+0x364>
                if (err == LFS_ERR_CORRUPT) {
 8008dee:	69bb      	ldr	r3, [r7, #24]
 8008df0:	f113 0f54 	cmn.w	r3, #84	; 0x54
 8008df4:	d00d      	beq.n	8008e12 <lfs_file_write+0x336>
                    goto relocate;
                }
                file->flags |= LFS_F_ERRED;
 8008df6:	68bb      	ldr	r3, [r7, #8]
 8008df8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8008dfa:	f443 2200 	orr.w	r2, r3, #524288	; 0x80000
 8008dfe:	68bb      	ldr	r3, [r7, #8]
 8008e00:	631a      	str	r2, [r3, #48]	; 0x30
                LFS_TRACE("lfs_file_write -> %"PRId32, err);
 8008e02:	69ba      	ldr	r2, [r7, #24]
 8008e04:	f640 3161 	movw	r1, #2913	; 0xb61
 8008e08:	4824      	ldr	r0, [pc, #144]	; (8008e9c <lfs_file_write+0x3c0>)
 8008e0a:	f009 fb5b 	bl	80124c4 <iprintf>
                return err;
 8008e0e:	69bb      	ldr	r3, [r7, #24]
 8008e10:	e03f      	b.n	8008e92 <lfs_file_write+0x3b6>
                    goto relocate;
 8008e12:	bf00      	nop
            }

            break;
relocate:
            err = lfs_file_relocate(lfs, file);
 8008e14:	68b9      	ldr	r1, [r7, #8]
 8008e16:	68f8      	ldr	r0, [r7, #12]
 8008e18:	f7ff fb40 	bl	800849c <lfs_file_relocate>
 8008e1c:	61b8      	str	r0, [r7, #24]
            if (err) {
 8008e1e:	69bb      	ldr	r3, [r7, #24]
 8008e20:	2b00      	cmp	r3, #0
 8008e22:	d0cc      	beq.n	8008dbe <lfs_file_write+0x2e2>
                file->flags |= LFS_F_ERRED;
 8008e24:	68bb      	ldr	r3, [r7, #8]
 8008e26:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8008e28:	f443 2200 	orr.w	r2, r3, #524288	; 0x80000
 8008e2c:	68bb      	ldr	r3, [r7, #8]
 8008e2e:	631a      	str	r2, [r3, #48]	; 0x30
                LFS_TRACE("lfs_file_write -> %"PRId32, err);
 8008e30:	69ba      	ldr	r2, [r7, #24]
 8008e32:	f640 316a 	movw	r1, #2922	; 0xb6a
 8008e36:	4819      	ldr	r0, [pc, #100]	; (8008e9c <lfs_file_write+0x3c0>)
 8008e38:	f009 fb44 	bl	80124c4 <iprintf>
                return err;
 8008e3c:	69bb      	ldr	r3, [r7, #24]
 8008e3e:	e028      	b.n	8008e92 <lfs_file_write+0x3b6>
            break;
 8008e40:	bf00      	nop
            }
        }

        file->pos += diff;
 8008e42:	68bb      	ldr	r3, [r7, #8]
 8008e44:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8008e46:	69fb      	ldr	r3, [r7, #28]
 8008e48:	441a      	add	r2, r3
 8008e4a:	68bb      	ldr	r3, [r7, #8]
 8008e4c:	635a      	str	r2, [r3, #52]	; 0x34
        file->off += diff;
 8008e4e:	68bb      	ldr	r3, [r7, #8]
 8008e50:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8008e52:	69fb      	ldr	r3, [r7, #28]
 8008e54:	441a      	add	r2, r3
 8008e56:	68bb      	ldr	r3, [r7, #8]
 8008e58:	63da      	str	r2, [r3, #60]	; 0x3c
        data += diff;
 8008e5a:	6bfa      	ldr	r2, [r7, #60]	; 0x3c
 8008e5c:	69fb      	ldr	r3, [r7, #28]
 8008e5e:	4413      	add	r3, r2
 8008e60:	63fb      	str	r3, [r7, #60]	; 0x3c
        nsize -= diff;
 8008e62:	6bba      	ldr	r2, [r7, #56]	; 0x38
 8008e64:	69fb      	ldr	r3, [r7, #28]
 8008e66:	1ad3      	subs	r3, r2, r3
 8008e68:	63bb      	str	r3, [r7, #56]	; 0x38

        lfs_alloc_ack(lfs);
 8008e6a:	68f8      	ldr	r0, [r7, #12]
 8008e6c:	f7fd f82e 	bl	8005ecc <lfs_alloc_ack>
    while (nsize > 0) {
 8008e70:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8008e72:	2b00      	cmp	r3, #0
 8008e74:	f47f af06 	bne.w	8008c84 <lfs_file_write+0x1a8>
    }

    file->flags &= ~LFS_F_ERRED;
 8008e78:	68bb      	ldr	r3, [r7, #8]
 8008e7a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8008e7c:	f423 2200 	bic.w	r2, r3, #524288	; 0x80000
 8008e80:	68bb      	ldr	r3, [r7, #8]
 8008e82:	631a      	str	r2, [r3, #48]	; 0x30
    LFS_TRACE("lfs_file_write -> %"PRId32, size);
 8008e84:	683a      	ldr	r2, [r7, #0]
 8008e86:	f640 3178 	movw	r1, #2936	; 0xb78
 8008e8a:	4804      	ldr	r0, [pc, #16]	; (8008e9c <lfs_file_write+0x3c0>)
 8008e8c:	f009 fb1a 	bl	80124c4 <iprintf>
    return size;
 8008e90:	683b      	ldr	r3, [r7, #0]
}
 8008e92:	4618      	mov	r0, r3
 8008e94:	3740      	adds	r7, #64	; 0x40
 8008e96:	46bd      	mov	sp, r7
 8008e98:	bdb0      	pop	{r4, r5, r7, pc}
 8008e9a:	bf00      	nop
 8008e9c:	08014130 	.word	0x08014130

08008ea0 <lfs_init>:
    return err;
}


/// Filesystem operations ///
static int lfs_init(lfs_t *lfs, const struct lfs_config *cfg) {
 8008ea0:	b580      	push	{r7, lr}
 8008ea2:	b08c      	sub	sp, #48	; 0x30
 8008ea4:	af00      	add	r7, sp, #0
 8008ea6:	6078      	str	r0, [r7, #4]
 8008ea8:	6039      	str	r1, [r7, #0]
    lfs->cfg = cfg;
 8008eaa:	687b      	ldr	r3, [r7, #4]
 8008eac:	683a      	ldr	r2, [r7, #0]
 8008eae:	669a      	str	r2, [r3, #104]	; 0x68
    int err = 0;
 8008eb0:	2300      	movs	r3, #0
 8008eb2:	62fb      	str	r3, [r7, #44]	; 0x2c

    // validate that the lfs-cfg sizes were initiated properly before
    // performing any arithmetic logics with them
    LFS_ASSERT(lfs->cfg->read_size != 0);
 8008eb4:	687b      	ldr	r3, [r7, #4]
 8008eb6:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 8008eb8:	695b      	ldr	r3, [r3, #20]
 8008eba:	2b00      	cmp	r3, #0
 8008ebc:	d106      	bne.n	8008ecc <lfs_init+0x2c>
 8008ebe:	4b92      	ldr	r3, [pc, #584]	; (8009108 <lfs_init+0x268>)
 8008ec0:	4a92      	ldr	r2, [pc, #584]	; (800910c <lfs_init+0x26c>)
 8008ec2:	f44f 6153 	mov.w	r1, #3376	; 0xd30
 8008ec6:	4892      	ldr	r0, [pc, #584]	; (8009110 <lfs_init+0x270>)
 8008ec8:	f008 fd04 	bl	80118d4 <__assert_func>
    LFS_ASSERT(lfs->cfg->prog_size != 0);
 8008ecc:	687b      	ldr	r3, [r7, #4]
 8008ece:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 8008ed0:	699b      	ldr	r3, [r3, #24]
 8008ed2:	2b00      	cmp	r3, #0
 8008ed4:	d106      	bne.n	8008ee4 <lfs_init+0x44>
 8008ed6:	4b8f      	ldr	r3, [pc, #572]	; (8009114 <lfs_init+0x274>)
 8008ed8:	4a8c      	ldr	r2, [pc, #560]	; (800910c <lfs_init+0x26c>)
 8008eda:	f640 5131 	movw	r1, #3377	; 0xd31
 8008ede:	488c      	ldr	r0, [pc, #560]	; (8009110 <lfs_init+0x270>)
 8008ee0:	f008 fcf8 	bl	80118d4 <__assert_func>
    LFS_ASSERT(lfs->cfg->cache_size != 0);
 8008ee4:	687b      	ldr	r3, [r7, #4]
 8008ee6:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 8008ee8:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8008eea:	2b00      	cmp	r3, #0
 8008eec:	d106      	bne.n	8008efc <lfs_init+0x5c>
 8008eee:	4b8a      	ldr	r3, [pc, #552]	; (8009118 <lfs_init+0x278>)
 8008ef0:	4a86      	ldr	r2, [pc, #536]	; (800910c <lfs_init+0x26c>)
 8008ef2:	f640 5132 	movw	r1, #3378	; 0xd32
 8008ef6:	4886      	ldr	r0, [pc, #536]	; (8009110 <lfs_init+0x270>)
 8008ef8:	f008 fcec 	bl	80118d4 <__assert_func>

    // check that block size is a multiple of cache size is a multiple
    // of prog and read sizes
    LFS_ASSERT(lfs->cfg->cache_size % lfs->cfg->read_size == 0);
 8008efc:	687b      	ldr	r3, [r7, #4]
 8008efe:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 8008f00:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8008f02:	687a      	ldr	r2, [r7, #4]
 8008f04:	6e92      	ldr	r2, [r2, #104]	; 0x68
 8008f06:	6952      	ldr	r2, [r2, #20]
 8008f08:	fbb3 f1f2 	udiv	r1, r3, r2
 8008f0c:	fb01 f202 	mul.w	r2, r1, r2
 8008f10:	1a9b      	subs	r3, r3, r2
 8008f12:	2b00      	cmp	r3, #0
 8008f14:	d006      	beq.n	8008f24 <lfs_init+0x84>
 8008f16:	4b81      	ldr	r3, [pc, #516]	; (800911c <lfs_init+0x27c>)
 8008f18:	4a7c      	ldr	r2, [pc, #496]	; (800910c <lfs_init+0x26c>)
 8008f1a:	f640 5136 	movw	r1, #3382	; 0xd36
 8008f1e:	487c      	ldr	r0, [pc, #496]	; (8009110 <lfs_init+0x270>)
 8008f20:	f008 fcd8 	bl	80118d4 <__assert_func>
    LFS_ASSERT(lfs->cfg->cache_size % lfs->cfg->prog_size == 0);
 8008f24:	687b      	ldr	r3, [r7, #4]
 8008f26:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 8008f28:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8008f2a:	687a      	ldr	r2, [r7, #4]
 8008f2c:	6e92      	ldr	r2, [r2, #104]	; 0x68
 8008f2e:	6992      	ldr	r2, [r2, #24]
 8008f30:	fbb3 f1f2 	udiv	r1, r3, r2
 8008f34:	fb01 f202 	mul.w	r2, r1, r2
 8008f38:	1a9b      	subs	r3, r3, r2
 8008f3a:	2b00      	cmp	r3, #0
 8008f3c:	d006      	beq.n	8008f4c <lfs_init+0xac>
 8008f3e:	4b78      	ldr	r3, [pc, #480]	; (8009120 <lfs_init+0x280>)
 8008f40:	4a72      	ldr	r2, [pc, #456]	; (800910c <lfs_init+0x26c>)
 8008f42:	f640 5137 	movw	r1, #3383	; 0xd37
 8008f46:	4872      	ldr	r0, [pc, #456]	; (8009110 <lfs_init+0x270>)
 8008f48:	f008 fcc4 	bl	80118d4 <__assert_func>
    LFS_ASSERT(lfs->cfg->block_size % lfs->cfg->cache_size == 0);
 8008f4c:	687b      	ldr	r3, [r7, #4]
 8008f4e:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 8008f50:	69db      	ldr	r3, [r3, #28]
 8008f52:	687a      	ldr	r2, [r7, #4]
 8008f54:	6e92      	ldr	r2, [r2, #104]	; 0x68
 8008f56:	6a92      	ldr	r2, [r2, #40]	; 0x28
 8008f58:	fbb3 f1f2 	udiv	r1, r3, r2
 8008f5c:	fb01 f202 	mul.w	r2, r1, r2
 8008f60:	1a9b      	subs	r3, r3, r2
 8008f62:	2b00      	cmp	r3, #0
 8008f64:	d006      	beq.n	8008f74 <lfs_init+0xd4>
 8008f66:	4b6f      	ldr	r3, [pc, #444]	; (8009124 <lfs_init+0x284>)
 8008f68:	4a68      	ldr	r2, [pc, #416]	; (800910c <lfs_init+0x26c>)
 8008f6a:	f640 5138 	movw	r1, #3384	; 0xd38
 8008f6e:	4868      	ldr	r0, [pc, #416]	; (8009110 <lfs_init+0x270>)
 8008f70:	f008 fcb0 	bl	80118d4 <__assert_func>

    // check that the block size is large enough to fit ctz pointers
    LFS_ASSERT(4*lfs_npw2(LFS_BLOCK_NULL / (lfs->cfg->block_size-2*4))
 8008f74:	687b      	ldr	r3, [r7, #4]
 8008f76:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 8008f78:	69db      	ldr	r3, [r3, #28]
 8008f7a:	3b08      	subs	r3, #8
 8008f7c:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 8008f80:	fbb2 f3f3 	udiv	r3, r2, r3
 8008f84:	4618      	mov	r0, r3
 8008f86:	f7fc f872 	bl	800506e <lfs_npw2>
 8008f8a:	4603      	mov	r3, r0
 8008f8c:	009a      	lsls	r2, r3, #2
 8008f8e:	687b      	ldr	r3, [r7, #4]
 8008f90:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 8008f92:	69db      	ldr	r3, [r3, #28]
 8008f94:	429a      	cmp	r2, r3
 8008f96:	d906      	bls.n	8008fa6 <lfs_init+0x106>
 8008f98:	4b63      	ldr	r3, [pc, #396]	; (8009128 <lfs_init+0x288>)
 8008f9a:	4a5c      	ldr	r2, [pc, #368]	; (800910c <lfs_init+0x26c>)
 8008f9c:	f640 513b 	movw	r1, #3387	; 0xd3b
 8008fa0:	485b      	ldr	r0, [pc, #364]	; (8009110 <lfs_init+0x270>)
 8008fa2:	f008 fc97 	bl	80118d4 <__assert_func>
    //
    // block_cycles is the number of erase cycles before littlefs evicts
    // metadata logs as a part of wear leveling. Suggested values are in the
    // range of 100-1000, or set block_cycles to -1 to disable block-level
    // wear-leveling.
    LFS_ASSERT(lfs->cfg->block_cycles != 0);
 8008fa6:	687b      	ldr	r3, [r7, #4]
 8008fa8:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 8008faa:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8008fac:	2b00      	cmp	r3, #0
 8008fae:	d106      	bne.n	8008fbe <lfs_init+0x11e>
 8008fb0:	4b5e      	ldr	r3, [pc, #376]	; (800912c <lfs_init+0x28c>)
 8008fb2:	4a56      	ldr	r2, [pc, #344]	; (800910c <lfs_init+0x26c>)
 8008fb4:	f640 5144 	movw	r1, #3396	; 0xd44
 8008fb8:	4855      	ldr	r0, [pc, #340]	; (8009110 <lfs_init+0x270>)
 8008fba:	f008 fc8b 	bl	80118d4 <__assert_func>


    // setup read cache
    if (lfs->cfg->read_buffer) {
 8008fbe:	687b      	ldr	r3, [r7, #4]
 8008fc0:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 8008fc2:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8008fc4:	2b00      	cmp	r3, #0
 8008fc6:	d005      	beq.n	8008fd4 <lfs_init+0x134>
        lfs->rcache.buffer = lfs->cfg->read_buffer;
 8008fc8:	687b      	ldr	r3, [r7, #4]
 8008fca:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 8008fcc:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8008fce:	687b      	ldr	r3, [r7, #4]
 8008fd0:	60da      	str	r2, [r3, #12]
 8008fd2:	e010      	b.n	8008ff6 <lfs_init+0x156>
    } else {
        lfs->rcache.buffer = lfs_malloc(lfs->cfg->cache_size);
 8008fd4:	687b      	ldr	r3, [r7, #4]
 8008fd6:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 8008fd8:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8008fda:	4618      	mov	r0, r3
 8008fdc:	f7fc f8af 	bl	800513e <lfs_malloc>
 8008fe0:	4602      	mov	r2, r0
 8008fe2:	687b      	ldr	r3, [r7, #4]
 8008fe4:	60da      	str	r2, [r3, #12]
        if (!lfs->rcache.buffer) {
 8008fe6:	687b      	ldr	r3, [r7, #4]
 8008fe8:	68db      	ldr	r3, [r3, #12]
 8008fea:	2b00      	cmp	r3, #0
 8008fec:	d103      	bne.n	8008ff6 <lfs_init+0x156>
            err = LFS_ERR_NOMEM;
 8008fee:	f06f 030b 	mvn.w	r3, #11
 8008ff2:	62fb      	str	r3, [r7, #44]	; 0x2c
            goto cleanup;
 8008ff4:	e0ee      	b.n	80091d4 <lfs_init+0x334>
        }
    }

    // setup program cache
    if (lfs->cfg->prog_buffer) {
 8008ff6:	687b      	ldr	r3, [r7, #4]
 8008ff8:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 8008ffa:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8008ffc:	2b00      	cmp	r3, #0
 8008ffe:	d005      	beq.n	800900c <lfs_init+0x16c>
        lfs->pcache.buffer = lfs->cfg->prog_buffer;
 8009000:	687b      	ldr	r3, [r7, #4]
 8009002:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 8009004:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8009006:	687b      	ldr	r3, [r7, #4]
 8009008:	61da      	str	r2, [r3, #28]
 800900a:	e010      	b.n	800902e <lfs_init+0x18e>
    } else {
        lfs->pcache.buffer = lfs_malloc(lfs->cfg->cache_size);
 800900c:	687b      	ldr	r3, [r7, #4]
 800900e:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 8009010:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8009012:	4618      	mov	r0, r3
 8009014:	f7fc f893 	bl	800513e <lfs_malloc>
 8009018:	4602      	mov	r2, r0
 800901a:	687b      	ldr	r3, [r7, #4]
 800901c:	61da      	str	r2, [r3, #28]
        if (!lfs->pcache.buffer) {
 800901e:	687b      	ldr	r3, [r7, #4]
 8009020:	69db      	ldr	r3, [r3, #28]
 8009022:	2b00      	cmp	r3, #0
 8009024:	d103      	bne.n	800902e <lfs_init+0x18e>
            err = LFS_ERR_NOMEM;
 8009026:	f06f 030b 	mvn.w	r3, #11
 800902a:	62fb      	str	r3, [r7, #44]	; 0x2c
            goto cleanup;
 800902c:	e0d2      	b.n	80091d4 <lfs_init+0x334>
        }
    }

    // zero to avoid information leaks
    lfs_cache_zero(lfs, &lfs->rcache);
 800902e:	687b      	ldr	r3, [r7, #4]
 8009030:	4619      	mov	r1, r3
 8009032:	6878      	ldr	r0, [r7, #4]
 8009034:	f7fc f8a9 	bl	800518a <lfs_cache_zero>
    lfs_cache_zero(lfs, &lfs->pcache);
 8009038:	687b      	ldr	r3, [r7, #4]
 800903a:	3310      	adds	r3, #16
 800903c:	4619      	mov	r1, r3
 800903e:	6878      	ldr	r0, [r7, #4]
 8009040:	f7fc f8a3 	bl	800518a <lfs_cache_zero>

    // setup lookahead, must be multiple of 64-bits, 32-bit aligned
    LFS_ASSERT(lfs->cfg->lookahead_size > 0);
 8009044:	687b      	ldr	r3, [r7, #4]
 8009046:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 8009048:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800904a:	2b00      	cmp	r3, #0
 800904c:	d106      	bne.n	800905c <lfs_init+0x1bc>
 800904e:	4b38      	ldr	r3, [pc, #224]	; (8009130 <lfs_init+0x290>)
 8009050:	4a2e      	ldr	r2, [pc, #184]	; (800910c <lfs_init+0x26c>)
 8009052:	f640 5162 	movw	r1, #3426	; 0xd62
 8009056:	482e      	ldr	r0, [pc, #184]	; (8009110 <lfs_init+0x270>)
 8009058:	f008 fc3c 	bl	80118d4 <__assert_func>
    LFS_ASSERT(lfs->cfg->lookahead_size % 8 == 0 &&
 800905c:	687b      	ldr	r3, [r7, #4]
 800905e:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 8009060:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8009062:	f003 0307 	and.w	r3, r3, #7
 8009066:	2b00      	cmp	r3, #0
 8009068:	d106      	bne.n	8009078 <lfs_init+0x1d8>
 800906a:	687b      	ldr	r3, [r7, #4]
 800906c:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 800906e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8009070:	f003 0303 	and.w	r3, r3, #3
 8009074:	2b00      	cmp	r3, #0
 8009076:	d006      	beq.n	8009086 <lfs_init+0x1e6>
 8009078:	4b2e      	ldr	r3, [pc, #184]	; (8009134 <lfs_init+0x294>)
 800907a:	4a24      	ldr	r2, [pc, #144]	; (800910c <lfs_init+0x26c>)
 800907c:	f640 5163 	movw	r1, #3427	; 0xd63
 8009080:	4823      	ldr	r0, [pc, #140]	; (8009110 <lfs_init+0x270>)
 8009082:	f008 fc27 	bl	80118d4 <__assert_func>
            (uintptr_t)lfs->cfg->lookahead_buffer % 4 == 0);
    if (lfs->cfg->lookahead_buffer) {
 8009086:	687b      	ldr	r3, [r7, #4]
 8009088:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 800908a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800908c:	2b00      	cmp	r3, #0
 800908e:	d005      	beq.n	800909c <lfs_init+0x1fc>
        lfs->free.buffer = lfs->cfg->lookahead_buffer;
 8009090:	687b      	ldr	r3, [r7, #4]
 8009092:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 8009094:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8009096:	687b      	ldr	r3, [r7, #4]
 8009098:	665a      	str	r2, [r3, #100]	; 0x64
 800909a:	e010      	b.n	80090be <lfs_init+0x21e>
    } else {
        lfs->free.buffer = lfs_malloc(lfs->cfg->lookahead_size);
 800909c:	687b      	ldr	r3, [r7, #4]
 800909e:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 80090a0:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80090a2:	4618      	mov	r0, r3
 80090a4:	f7fc f84b 	bl	800513e <lfs_malloc>
 80090a8:	4602      	mov	r2, r0
 80090aa:	687b      	ldr	r3, [r7, #4]
 80090ac:	665a      	str	r2, [r3, #100]	; 0x64
        if (!lfs->free.buffer) {
 80090ae:	687b      	ldr	r3, [r7, #4]
 80090b0:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 80090b2:	2b00      	cmp	r3, #0
 80090b4:	d103      	bne.n	80090be <lfs_init+0x21e>
            err = LFS_ERR_NOMEM;
 80090b6:	f06f 030b 	mvn.w	r3, #11
 80090ba:	62fb      	str	r3, [r7, #44]	; 0x2c
            goto cleanup;
 80090bc:	e08a      	b.n	80091d4 <lfs_init+0x334>
        }
    }

    // check that the size limits are sane
    LFS_ASSERT(lfs->cfg->name_max <= LFS_NAME_MAX);
 80090be:	687b      	ldr	r3, [r7, #4]
 80090c0:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 80090c2:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80090c4:	2bff      	cmp	r3, #255	; 0xff
 80090c6:	d906      	bls.n	80090d6 <lfs_init+0x236>
 80090c8:	4b1b      	ldr	r3, [pc, #108]	; (8009138 <lfs_init+0x298>)
 80090ca:	4a10      	ldr	r2, [pc, #64]	; (800910c <lfs_init+0x26c>)
 80090cc:	f44f 6157 	mov.w	r1, #3440	; 0xd70
 80090d0:	480f      	ldr	r0, [pc, #60]	; (8009110 <lfs_init+0x270>)
 80090d2:	f008 fbff 	bl	80118d4 <__assert_func>
    lfs->name_max = lfs->cfg->name_max;
 80090d6:	687b      	ldr	r3, [r7, #4]
 80090d8:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 80090da:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 80090dc:	687b      	ldr	r3, [r7, #4]
 80090de:	66da      	str	r2, [r3, #108]	; 0x6c
    if (!lfs->name_max) {
 80090e0:	687b      	ldr	r3, [r7, #4]
 80090e2:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 80090e4:	2b00      	cmp	r3, #0
 80090e6:	d102      	bne.n	80090ee <lfs_init+0x24e>
        lfs->name_max = LFS_NAME_MAX;
 80090e8:	687b      	ldr	r3, [r7, #4]
 80090ea:	22ff      	movs	r2, #255	; 0xff
 80090ec:	66da      	str	r2, [r3, #108]	; 0x6c
    }

    LFS_ASSERT(lfs->cfg->file_max <= LFS_FILE_MAX);
 80090ee:	687b      	ldr	r3, [r7, #4]
 80090f0:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 80090f2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80090f4:	2b00      	cmp	r3, #0
 80090f6:	da23      	bge.n	8009140 <lfs_init+0x2a0>
 80090f8:	4b10      	ldr	r3, [pc, #64]	; (800913c <lfs_init+0x29c>)
 80090fa:	4a04      	ldr	r2, [pc, #16]	; (800910c <lfs_init+0x26c>)
 80090fc:	f640 5176 	movw	r1, #3446	; 0xd76
 8009100:	4803      	ldr	r0, [pc, #12]	; (8009110 <lfs_init+0x270>)
 8009102:	f008 fbe7 	bl	80118d4 <__assert_func>
 8009106:	bf00      	nop
 8009108:	080144c8 	.word	0x080144c8
 800910c:	08016d6c 	.word	0x08016d6c
 8009110:	08013a5c 	.word	0x08013a5c
 8009114:	080144e4 	.word	0x080144e4
 8009118:	08014500 	.word	0x08014500
 800911c:	0801451c 	.word	0x0801451c
 8009120:	0801454c 	.word	0x0801454c
 8009124:	0801457c 	.word	0x0801457c
 8009128:	080145b0 	.word	0x080145b0
 800912c:	08014604 	.word	0x08014604
 8009130:	08014620 	.word	0x08014620
 8009134:	08014640 	.word	0x08014640
 8009138:	08014694 	.word	0x08014694
 800913c:	080146b0 	.word	0x080146b0
    lfs->file_max = lfs->cfg->file_max;
 8009140:	687b      	ldr	r3, [r7, #4]
 8009142:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 8009144:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8009146:	687b      	ldr	r3, [r7, #4]
 8009148:	671a      	str	r2, [r3, #112]	; 0x70
    if (!lfs->file_max) {
 800914a:	687b      	ldr	r3, [r7, #4]
 800914c:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800914e:	2b00      	cmp	r3, #0
 8009150:	d103      	bne.n	800915a <lfs_init+0x2ba>
        lfs->file_max = LFS_FILE_MAX;
 8009152:	687b      	ldr	r3, [r7, #4]
 8009154:	f06f 4200 	mvn.w	r2, #2147483648	; 0x80000000
 8009158:	671a      	str	r2, [r3, #112]	; 0x70
    }

    LFS_ASSERT(lfs->cfg->attr_max <= LFS_ATTR_MAX);
 800915a:	687b      	ldr	r3, [r7, #4]
 800915c:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 800915e:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8009160:	f240 32fe 	movw	r2, #1022	; 0x3fe
 8009164:	4293      	cmp	r3, r2
 8009166:	d906      	bls.n	8009176 <lfs_init+0x2d6>
 8009168:	4b1e      	ldr	r3, [pc, #120]	; (80091e4 <lfs_init+0x344>)
 800916a:	4a1f      	ldr	r2, [pc, #124]	; (80091e8 <lfs_init+0x348>)
 800916c:	f640 517c 	movw	r1, #3452	; 0xd7c
 8009170:	481e      	ldr	r0, [pc, #120]	; (80091ec <lfs_init+0x34c>)
 8009172:	f008 fbaf 	bl	80118d4 <__assert_func>
    lfs->attr_max = lfs->cfg->attr_max;
 8009176:	687b      	ldr	r3, [r7, #4]
 8009178:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 800917a:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 800917c:	687b      	ldr	r3, [r7, #4]
 800917e:	675a      	str	r2, [r3, #116]	; 0x74
    if (!lfs->attr_max) {
 8009180:	687b      	ldr	r3, [r7, #4]
 8009182:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8009184:	2b00      	cmp	r3, #0
 8009186:	d103      	bne.n	8009190 <lfs_init+0x2f0>
        lfs->attr_max = LFS_ATTR_MAX;
 8009188:	687b      	ldr	r3, [r7, #4]
 800918a:	f240 32fe 	movw	r2, #1022	; 0x3fe
 800918e:	675a      	str	r2, [r3, #116]	; 0x74
    }

    // setup default state
    lfs->root[0] = LFS_BLOCK_NULL;
 8009190:	687b      	ldr	r3, [r7, #4]
 8009192:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 8009196:	621a      	str	r2, [r3, #32]
    lfs->root[1] = LFS_BLOCK_NULL;
 8009198:	687b      	ldr	r3, [r7, #4]
 800919a:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 800919e:	625a      	str	r2, [r3, #36]	; 0x24
    lfs->mlist = NULL;
 80091a0:	687b      	ldr	r3, [r7, #4]
 80091a2:	2200      	movs	r2, #0
 80091a4:	629a      	str	r2, [r3, #40]	; 0x28
    lfs->seed = 0;
 80091a6:	687b      	ldr	r3, [r7, #4]
 80091a8:	2200      	movs	r2, #0
 80091aa:	62da      	str	r2, [r3, #44]	; 0x2c
    lfs->gstate = (struct lfs_gstate){0};
 80091ac:	687b      	ldr	r3, [r7, #4]
 80091ae:	3330      	adds	r3, #48	; 0x30
 80091b0:	2200      	movs	r2, #0
 80091b2:	601a      	str	r2, [r3, #0]
 80091b4:	605a      	str	r2, [r3, #4]
 80091b6:	609a      	str	r2, [r3, #8]
    lfs->gpending = (struct lfs_gstate){0};
 80091b8:	687b      	ldr	r3, [r7, #4]
 80091ba:	333c      	adds	r3, #60	; 0x3c
 80091bc:	2200      	movs	r2, #0
 80091be:	601a      	str	r2, [r3, #0]
 80091c0:	605a      	str	r2, [r3, #4]
 80091c2:	609a      	str	r2, [r3, #8]
    lfs->gdelta = (struct lfs_gstate){0};
 80091c4:	687b      	ldr	r3, [r7, #4]
 80091c6:	3348      	adds	r3, #72	; 0x48
 80091c8:	2200      	movs	r2, #0
 80091ca:	601a      	str	r2, [r3, #0]
 80091cc:	605a      	str	r2, [r3, #4]
 80091ce:	609a      	str	r2, [r3, #8]
#ifdef LFS_MIGRATE
    lfs->lfs1 = NULL;
#endif

    return 0;
 80091d0:	2300      	movs	r3, #0
 80091d2:	e003      	b.n	80091dc <lfs_init+0x33c>

cleanup:
    lfs_deinit(lfs);
 80091d4:	6878      	ldr	r0, [r7, #4]
 80091d6:	f000 f80b 	bl	80091f0 <lfs_deinit>
    return err;
 80091da:	6afb      	ldr	r3, [r7, #44]	; 0x2c
}
 80091dc:	4618      	mov	r0, r3
 80091de:	3730      	adds	r7, #48	; 0x30
 80091e0:	46bd      	mov	sp, r7
 80091e2:	bd80      	pop	{r7, pc}
 80091e4:	080146d4 	.word	0x080146d4
 80091e8:	08016d6c 	.word	0x08016d6c
 80091ec:	08013a5c 	.word	0x08013a5c

080091f0 <lfs_deinit>:

static int lfs_deinit(lfs_t *lfs) {
 80091f0:	b580      	push	{r7, lr}
 80091f2:	b082      	sub	sp, #8
 80091f4:	af00      	add	r7, sp, #0
 80091f6:	6078      	str	r0, [r7, #4]
    // free allocated memory
    if (!lfs->cfg->read_buffer) {
 80091f8:	687b      	ldr	r3, [r7, #4]
 80091fa:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 80091fc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80091fe:	2b00      	cmp	r3, #0
 8009200:	d104      	bne.n	800920c <lfs_deinit+0x1c>
        lfs_free(lfs->rcache.buffer);
 8009202:	687b      	ldr	r3, [r7, #4]
 8009204:	68db      	ldr	r3, [r3, #12]
 8009206:	4618      	mov	r0, r3
 8009208:	f7fb ffa5 	bl	8005156 <lfs_free>
    }

    if (!lfs->cfg->prog_buffer) {
 800920c:	687b      	ldr	r3, [r7, #4]
 800920e:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 8009210:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8009212:	2b00      	cmp	r3, #0
 8009214:	d104      	bne.n	8009220 <lfs_deinit+0x30>
        lfs_free(lfs->pcache.buffer);
 8009216:	687b      	ldr	r3, [r7, #4]
 8009218:	69db      	ldr	r3, [r3, #28]
 800921a:	4618      	mov	r0, r3
 800921c:	f7fb ff9b 	bl	8005156 <lfs_free>
    }

    if (!lfs->cfg->lookahead_buffer) {
 8009220:	687b      	ldr	r3, [r7, #4]
 8009222:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 8009224:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8009226:	2b00      	cmp	r3, #0
 8009228:	d104      	bne.n	8009234 <lfs_deinit+0x44>
        lfs_free(lfs->free.buffer);
 800922a:	687b      	ldr	r3, [r7, #4]
 800922c:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 800922e:	4618      	mov	r0, r3
 8009230:	f7fb ff91 	bl	8005156 <lfs_free>
    }

    return 0;
 8009234:	2300      	movs	r3, #0
}
 8009236:	4618      	mov	r0, r3
 8009238:	3708      	adds	r7, #8
 800923a:	46bd      	mov	sp, r7
 800923c:	bd80      	pop	{r7, pc}
	...

08009240 <cfg_prn>:

void cfg_prn(lfs_t *lfs, const struct lfs_config *cfg)
{
 8009240:	b5f0      	push	{r4, r5, r6, r7, lr}
 8009242:	b0a1      	sub	sp, #132	; 0x84
 8009244:	af12      	add	r7, sp, #72	; 0x48
 8009246:	6378      	str	r0, [r7, #52]	; 0x34
 8009248:	6339      	str	r1, [r7, #48]	; 0x30
	LFS_TRACE("lfs_format(%p, %p\n{\n\t.context=%p, "
 800924a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800924c:	681d      	ldr	r5, [r3, #0]
 800924e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8009250:	685e      	ldr	r6, [r3, #4]
 8009252:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8009254:	689b      	ldr	r3, [r3, #8]
 8009256:	62fb      	str	r3, [r7, #44]	; 0x2c
 8009258:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800925a:	68da      	ldr	r2, [r3, #12]
 800925c:	62ba      	str	r2, [r7, #40]	; 0x28
 800925e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8009260:	6919      	ldr	r1, [r3, #16]
 8009262:	6279      	str	r1, [r7, #36]	; 0x24
 8009264:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8009266:	6958      	ldr	r0, [r3, #20]
 8009268:	6238      	str	r0, [r7, #32]
 800926a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800926c:	699c      	ldr	r4, [r3, #24]
 800926e:	61fc      	str	r4, [r7, #28]
 8009270:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8009272:	69db      	ldr	r3, [r3, #28]
 8009274:	61bb      	str	r3, [r7, #24]
 8009276:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8009278:	6a1a      	ldr	r2, [r3, #32]
 800927a:	617a      	str	r2, [r7, #20]
 800927c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800927e:	6a59      	ldr	r1, [r3, #36]	; 0x24
 8009280:	6139      	str	r1, [r7, #16]
 8009282:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8009284:	6a98      	ldr	r0, [r3, #40]	; 0x28
 8009286:	60f8      	str	r0, [r7, #12]
 8009288:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800928a:	6adc      	ldr	r4, [r3, #44]	; 0x2c
 800928c:	60bc      	str	r4, [r7, #8]
 800928e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8009290:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8009292:	607b      	str	r3, [r7, #4]
 8009294:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8009296:	6b5c      	ldr	r4, [r3, #52]	; 0x34
 8009298:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800929a:	6b98      	ldr	r0, [r3, #56]	; 0x38
 800929c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800929e:	6bd9      	ldr	r1, [r3, #60]	; 0x3c
 80092a0:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80092a2:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 80092a4:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80092a6:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80092a8:	9311      	str	r3, [sp, #68]	; 0x44
 80092aa:	9210      	str	r2, [sp, #64]	; 0x40
 80092ac:	910f      	str	r1, [sp, #60]	; 0x3c
 80092ae:	900e      	str	r0, [sp, #56]	; 0x38
 80092b0:	940d      	str	r4, [sp, #52]	; 0x34
 80092b2:	687b      	ldr	r3, [r7, #4]
 80092b4:	930c      	str	r3, [sp, #48]	; 0x30
 80092b6:	68bc      	ldr	r4, [r7, #8]
 80092b8:	940b      	str	r4, [sp, #44]	; 0x2c
 80092ba:	68f8      	ldr	r0, [r7, #12]
 80092bc:	900a      	str	r0, [sp, #40]	; 0x28
 80092be:	6939      	ldr	r1, [r7, #16]
 80092c0:	9109      	str	r1, [sp, #36]	; 0x24
 80092c2:	697a      	ldr	r2, [r7, #20]
 80092c4:	9208      	str	r2, [sp, #32]
 80092c6:	69bb      	ldr	r3, [r7, #24]
 80092c8:	9307      	str	r3, [sp, #28]
 80092ca:	69fc      	ldr	r4, [r7, #28]
 80092cc:	9406      	str	r4, [sp, #24]
 80092ce:	6a38      	ldr	r0, [r7, #32]
 80092d0:	9005      	str	r0, [sp, #20]
 80092d2:	6a79      	ldr	r1, [r7, #36]	; 0x24
 80092d4:	9104      	str	r1, [sp, #16]
 80092d6:	6aba      	ldr	r2, [r7, #40]	; 0x28
 80092d8:	9203      	str	r2, [sp, #12]
 80092da:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80092dc:	9302      	str	r3, [sp, #8]
 80092de:	9601      	str	r6, [sp, #4]
 80092e0:	9500      	str	r5, [sp, #0]
 80092e2:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80092e4:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 80092e6:	f640 51a8 	movw	r1, #3496	; 0xda8
 80092ea:	4803      	ldr	r0, [pc, #12]	; (80092f8 <cfg_prn+0xb8>)
 80092ec:	f009 f8ea 	bl	80124c4 <iprintf>
	            (void*)(uintptr_t)cfg->erase, (void*)(uintptr_t)cfg->sync,
	            cfg->read_size, cfg->prog_size, cfg->block_size, cfg->block_count,
	            cfg->block_cycles, cfg->cache_size, cfg->lookahead_size,
	            cfg->read_buffer, cfg->prog_buffer, cfg->lookahead_buffer,
	            cfg->name_max, cfg->file_max, cfg->attr_max);
}
 80092f0:	bf00      	nop
 80092f2:	373c      	adds	r7, #60	; 0x3c
 80092f4:	46bd      	mov	sp, r7
 80092f6:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80092f8:	080146f0 	.word	0x080146f0

080092fc <lfs_format>:

int lfs_format(lfs_t *lfs, const struct lfs_config *cfg) {
 80092fc:	b580      	push	{r7, lr}
 80092fe:	b0a0      	sub	sp, #128	; 0x80
 8009300:	af00      	add	r7, sp, #0
 8009302:	6078      	str	r0, [r7, #4]
 8009304:	6039      	str	r1, [r7, #0]
	cfg_prn(lfs, cfg);
 8009306:	6839      	ldr	r1, [r7, #0]
 8009308:	6878      	ldr	r0, [r7, #4]
 800930a:	f7ff ff99 	bl	8009240 <cfg_prn>
            (void*)(uintptr_t)cfg->erase, (void*)(uintptr_t)cfg->sync,
            cfg->read_size, cfg->prog_size, cfg->block_size, cfg->block_count,
            cfg->block_cycles, cfg->cache_size, cfg->lookahead_size,
            cfg->read_buffer, cfg->prog_buffer, cfg->lookahead_buffer,
            cfg->name_max, cfg->file_max, cfg->attr_max);*/
    int err = 0;
 800930e:	2300      	movs	r3, #0
 8009310:	67fb      	str	r3, [r7, #124]	; 0x7c
    {
        err = lfs_init(lfs, cfg);
 8009312:	6839      	ldr	r1, [r7, #0]
 8009314:	6878      	ldr	r0, [r7, #4]
 8009316:	f7ff fdc3 	bl	8008ea0 <lfs_init>
 800931a:	67f8      	str	r0, [r7, #124]	; 0x7c
        if (err) {
 800931c:	6ffb      	ldr	r3, [r7, #124]	; 0x7c
 800931e:	2b00      	cmp	r3, #0
 8009320:	d007      	beq.n	8009332 <lfs_format+0x36>
            LFS_TRACE("lfs_format -> %d", err);
 8009322:	6ffa      	ldr	r2, [r7, #124]	; 0x7c
 8009324:	f44f 615d 	mov.w	r1, #3536	; 0xdd0
 8009328:	4848      	ldr	r0, [pc, #288]	; (800944c <lfs_format+0x150>)
 800932a:	f009 f8cb 	bl	80124c4 <iprintf>
            return err;
 800932e:	6ffb      	ldr	r3, [r7, #124]	; 0x7c
 8009330:	e088      	b.n	8009444 <lfs_format+0x148>
        }

        // create free lookahead
        memset(lfs->free.buffer, 0, lfs->cfg->lookahead_size);
 8009332:	687b      	ldr	r3, [r7, #4]
 8009334:	6e58      	ldr	r0, [r3, #100]	; 0x64
 8009336:	687b      	ldr	r3, [r7, #4]
 8009338:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 800933a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800933c:	461a      	mov	r2, r3
 800933e:	2100      	movs	r1, #0
 8009340:	f008 fcea 	bl	8011d18 <memset>
        lfs->free.off = 0;
 8009344:	687b      	ldr	r3, [r7, #4]
 8009346:	2200      	movs	r2, #0
 8009348:	655a      	str	r2, [r3, #84]	; 0x54
        lfs->free.size = lfs_min(8*lfs->cfg->lookahead_size,
 800934a:	687b      	ldr	r3, [r7, #4]
 800934c:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 800934e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8009350:	00da      	lsls	r2, r3, #3
                lfs->cfg->block_count);
 8009352:	687b      	ldr	r3, [r7, #4]
 8009354:	6e9b      	ldr	r3, [r3, #104]	; 0x68
        lfs->free.size = lfs_min(8*lfs->cfg->lookahead_size,
 8009356:	6a1b      	ldr	r3, [r3, #32]
 8009358:	4619      	mov	r1, r3
 800935a:	4610      	mov	r0, r2
 800935c:	f7fb fe50 	bl	8005000 <lfs_min>
 8009360:	4602      	mov	r2, r0
 8009362:	687b      	ldr	r3, [r7, #4]
 8009364:	659a      	str	r2, [r3, #88]	; 0x58
        lfs->free.i = 0;
 8009366:	687b      	ldr	r3, [r7, #4]
 8009368:	2200      	movs	r2, #0
 800936a:	65da      	str	r2, [r3, #92]	; 0x5c
        lfs_alloc_ack(lfs);
 800936c:	6878      	ldr	r0, [r7, #4]
 800936e:	f7fc fdad 	bl	8005ecc <lfs_alloc_ack>

        // create root dir
        lfs_mdir_t root;
        err = lfs_dir_alloc(lfs, &root);
 8009372:	f107 030c 	add.w	r3, r7, #12
 8009376:	4619      	mov	r1, r3
 8009378:	6878      	ldr	r0, [r7, #4]
 800937a:	f7fd ff07 	bl	800718c <lfs_dir_alloc>
 800937e:	67f8      	str	r0, [r7, #124]	; 0x7c
        if (err) {
 8009380:	6ffb      	ldr	r3, [r7, #124]	; 0x7c
 8009382:	2b00      	cmp	r3, #0
 8009384:	d14f      	bne.n	8009426 <lfs_format+0x12a>
            goto cleanup;
        }

        // write one superblock
        lfs_superblock_t superblock = {
 8009386:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 800938a:	667b      	str	r3, [r7, #100]	; 0x64
            .version     = LFS_DISK_VERSION,
            .block_size  = lfs->cfg->block_size,
 800938c:	687b      	ldr	r3, [r7, #4]
 800938e:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 8009390:	69db      	ldr	r3, [r3, #28]
        lfs_superblock_t superblock = {
 8009392:	66bb      	str	r3, [r7, #104]	; 0x68
            .block_count = lfs->cfg->block_count,
 8009394:	687b      	ldr	r3, [r7, #4]
 8009396:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 8009398:	6a1b      	ldr	r3, [r3, #32]
        lfs_superblock_t superblock = {
 800939a:	66fb      	str	r3, [r7, #108]	; 0x6c
            .name_max    = lfs->name_max,
 800939c:	687b      	ldr	r3, [r7, #4]
 800939e:	6edb      	ldr	r3, [r3, #108]	; 0x6c
        lfs_superblock_t superblock = {
 80093a0:	673b      	str	r3, [r7, #112]	; 0x70
            .file_max    = lfs->file_max,
 80093a2:	687b      	ldr	r3, [r7, #4]
 80093a4:	6f1b      	ldr	r3, [r3, #112]	; 0x70
        lfs_superblock_t superblock = {
 80093a6:	677b      	str	r3, [r7, #116]	; 0x74
            .attr_max    = lfs->attr_max,
 80093a8:	687b      	ldr	r3, [r7, #4]
 80093aa:	6f5b      	ldr	r3, [r3, #116]	; 0x74
        lfs_superblock_t superblock = {
 80093ac:	67bb      	str	r3, [r7, #120]	; 0x78
        };

        lfs_superblock_tole32(&superblock);
 80093ae:	f107 0364 	add.w	r3, r7, #100	; 0x64
 80093b2:	4618      	mov	r0, r3
 80093b4:	f7fc fc70 	bl	8005c98 <lfs_superblock_tole32>
        err = lfs_dir_commit(lfs, &root, LFS_MKATTRS(
 80093b8:	4b25      	ldr	r3, [pc, #148]	; (8009450 <lfs_format+0x154>)
 80093ba:	64fb      	str	r3, [r7, #76]	; 0x4c
 80093bc:	2300      	movs	r3, #0
 80093be:	653b      	str	r3, [r7, #80]	; 0x50
 80093c0:	4b24      	ldr	r3, [pc, #144]	; (8009454 <lfs_format+0x158>)
 80093c2:	657b      	str	r3, [r7, #84]	; 0x54
 80093c4:	4b24      	ldr	r3, [pc, #144]	; (8009458 <lfs_format+0x15c>)
 80093c6:	65bb      	str	r3, [r7, #88]	; 0x58
 80093c8:	4b24      	ldr	r3, [pc, #144]	; (800945c <lfs_format+0x160>)
 80093ca:	65fb      	str	r3, [r7, #92]	; 0x5c
 80093cc:	f107 0364 	add.w	r3, r7, #100	; 0x64
 80093d0:	663b      	str	r3, [r7, #96]	; 0x60
 80093d2:	f107 024c 	add.w	r2, r7, #76	; 0x4c
 80093d6:	f107 010c 	add.w	r1, r7, #12
 80093da:	2303      	movs	r3, #3
 80093dc:	6878      	ldr	r0, [r7, #4]
 80093de:	f7fe fad3 	bl	8007988 <lfs_dir_commit>
 80093e2:	67f8      	str	r0, [r7, #124]	; 0x7c
                {LFS_MKTAG(LFS_TYPE_CREATE, 0, 0), NULL},
                {LFS_MKTAG(LFS_TYPE_SUPERBLOCK, 0, 8), "littlefs"},
                {LFS_MKTAG(LFS_TYPE_INLINESTRUCT, 0, sizeof(superblock)), &superblock}));
        if (err) {
 80093e4:	6ffb      	ldr	r3, [r7, #124]	; 0x7c
 80093e6:	2b00      	cmp	r3, #0
 80093e8:	d11f      	bne.n	800942a <lfs_format+0x12e>
            goto cleanup;
        }

        // sanity check that fetch works
        err = lfs_dir_fetch(lfs, &root, (const lfs_block_t[2]){0, 1});
 80093ea:	2300      	movs	r3, #0
 80093ec:	62fb      	str	r3, [r7, #44]	; 0x2c
 80093ee:	2301      	movs	r3, #1
 80093f0:	633b      	str	r3, [r7, #48]	; 0x30
 80093f2:	f107 022c 	add.w	r2, r7, #44	; 0x2c
 80093f6:	f107 030c 	add.w	r3, r7, #12
 80093fa:	4619      	mov	r1, r3
 80093fc:	6878      	ldr	r0, [r7, #4]
 80093fe:	f7fd fc55 	bl	8006cac <lfs_dir_fetch>
 8009402:	67f8      	str	r0, [r7, #124]	; 0x7c
        if (err) {
 8009404:	6ffb      	ldr	r3, [r7, #124]	; 0x7c
 8009406:	2b00      	cmp	r3, #0
 8009408:	d111      	bne.n	800942e <lfs_format+0x132>
            goto cleanup;
        }

        // force compaction to prevent accidentally mounting any
        // older version of littlefs that may live on disk
        root.erased = false;
 800940a:	2300      	movs	r3, #0
 800940c:	f887 3022 	strb.w	r3, [r7, #34]	; 0x22
        err = lfs_dir_commit(lfs, &root, NULL, 0);
 8009410:	f107 010c 	add.w	r1, r7, #12
 8009414:	2300      	movs	r3, #0
 8009416:	2200      	movs	r2, #0
 8009418:	6878      	ldr	r0, [r7, #4]
 800941a:	f7fe fab5 	bl	8007988 <lfs_dir_commit>
 800941e:	67f8      	str	r0, [r7, #124]	; 0x7c
        if (err) {
 8009420:	6ffb      	ldr	r3, [r7, #124]	; 0x7c
 8009422:	2b00      	cmp	r3, #0
 8009424:	e004      	b.n	8009430 <lfs_format+0x134>
            goto cleanup;
 8009426:	bf00      	nop
 8009428:	e002      	b.n	8009430 <lfs_format+0x134>
            goto cleanup;
 800942a:	bf00      	nop
 800942c:	e000      	b.n	8009430 <lfs_format+0x134>
            goto cleanup;
 800942e:	bf00      	nop
            goto cleanup;
        }
    }

cleanup:
    lfs_deinit(lfs);
 8009430:	6878      	ldr	r0, [r7, #4]
 8009432:	f7ff fedd 	bl	80091f0 <lfs_deinit>
    LFS_TRACE("lfs_format -> %d", err);
 8009436:	6ffa      	ldr	r2, [r7, #124]	; 0x7c
 8009438:	f640 6107 	movw	r1, #3591	; 0xe07
 800943c:	4803      	ldr	r0, [pc, #12]	; (800944c <lfs_format+0x150>)
 800943e:	f009 f841 	bl	80124c4 <iprintf>
    return err;
 8009442:	6ffb      	ldr	r3, [r7, #124]	; 0x7c
}
 8009444:	4618      	mov	r0, r3
 8009446:	3780      	adds	r7, #128	; 0x80
 8009448:	46bd      	mov	sp, r7
 800944a:	bd80      	pop	{r7, pc}
 800944c:	08014850 	.word	0x08014850
 8009450:	40100000 	.word	0x40100000
 8009454:	0ff00008 	.word	0x0ff00008
 8009458:	08014870 	.word	0x08014870
 800945c:	20100018 	.word	0x20100018

08009460 <lfs_mount>:

int lfs_mount(lfs_t *lfs, const struct lfs_config *cfg) {
 8009460:	b5b0      	push	{r4, r5, r7, lr}
 8009462:	b09a      	sub	sp, #104	; 0x68
 8009464:	af04      	add	r7, sp, #16
 8009466:	6078      	str	r0, [r7, #4]
 8009468:	6039      	str	r1, [r7, #0]
	cfg_prn(lfs, cfg);
 800946a:	6839      	ldr	r1, [r7, #0]
 800946c:	6878      	ldr	r0, [r7, #4]
 800946e:	f7ff fee7 	bl	8009240 <cfg_prn>
            (void*)(uintptr_t)cfg->erase, (void*)(uintptr_t)cfg->sync,
            cfg->read_size, cfg->prog_size, cfg->block_size, cfg->block_count,
            cfg->block_cycles, cfg->cache_size, cfg->lookahead_size,
            cfg->read_buffer, cfg->prog_buffer, cfg->lookahead_buffer,
            cfg->name_max, cfg->file_max, cfg->attr_max);*/
    int err = lfs_init(lfs, cfg);
 8009472:	6839      	ldr	r1, [r7, #0]
 8009474:	6878      	ldr	r0, [r7, #4]
 8009476:	f7ff fd13 	bl	8008ea0 <lfs_init>
 800947a:	6578      	str	r0, [r7, #84]	; 0x54
    if (err) {
 800947c:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 800947e:	2b00      	cmp	r3, #0
 8009480:	d007      	beq.n	8009492 <lfs_mount+0x32>
        LFS_TRACE("lfs_mount -> %d", err);
 8009482:	6d7a      	ldr	r2, [r7, #84]	; 0x54
 8009484:	f640 611f 	movw	r1, #3615	; 0xe1f
 8009488:	489e      	ldr	r0, [pc, #632]	; (8009704 <lfs_mount+0x2a4>)
 800948a:	f009 f81b 	bl	80124c4 <iprintf>
        return err;
 800948e:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8009490:	e134      	b.n	80096fc <lfs_mount+0x29c>
    }

    // scan directory blocks for superblock and any global updates
    lfs_mdir_t dir = {.tail = {0, 1}};
 8009492:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 8009496:	2220      	movs	r2, #32
 8009498:	2100      	movs	r1, #0
 800949a:	4618      	mov	r0, r3
 800949c:	f008 fc3c 	bl	8011d18 <memset>
 80094a0:	2301      	movs	r3, #1
 80094a2:	64bb      	str	r3, [r7, #72]	; 0x48
    while (!lfs_pair_isnull(dir.tail)) {
 80094a4:	e0b9      	b.n	800961a <lfs_mount+0x1ba>
        // fetch next block in tail list
        lfs_stag_t tag = lfs_dir_fetchmatch(lfs, &dir, dir.tail,
                LFS_MKTAG(0x7ff, 0x3ff, 0),
                LFS_MKTAG(LFS_TYPE_SUPERBLOCK, 0, 8),
                NULL,
                lfs_dir_find_match, &(struct lfs_dir_find_match){
 80094a6:	687b      	ldr	r3, [r7, #4]
 80094a8:	623b      	str	r3, [r7, #32]
 80094aa:	4b97      	ldr	r3, [pc, #604]	; (8009708 <lfs_mount+0x2a8>)
 80094ac:	627b      	str	r3, [r7, #36]	; 0x24
 80094ae:	2308      	movs	r3, #8
 80094b0:	62bb      	str	r3, [r7, #40]	; 0x28
        lfs_stag_t tag = lfs_dir_fetchmatch(lfs, &dir, dir.tail,
 80094b2:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 80094b6:	f103 0218 	add.w	r2, r3, #24
 80094ba:	f107 012c 	add.w	r1, r7, #44	; 0x2c
 80094be:	f107 0320 	add.w	r3, r7, #32
 80094c2:	9303      	str	r3, [sp, #12]
 80094c4:	4b91      	ldr	r3, [pc, #580]	; (800970c <lfs_mount+0x2ac>)
 80094c6:	9302      	str	r3, [sp, #8]
 80094c8:	2300      	movs	r3, #0
 80094ca:	9301      	str	r3, [sp, #4]
 80094cc:	4b90      	ldr	r3, [pc, #576]	; (8009710 <lfs_mount+0x2b0>)
 80094ce:	9300      	str	r3, [sp, #0]
 80094d0:	4b90      	ldr	r3, [pc, #576]	; (8009714 <lfs_mount+0x2b4>)
 80094d2:	6878      	ldr	r0, [r7, #4]
 80094d4:	f7fd f8b4 	bl	8006640 <lfs_dir_fetchmatch>
 80094d8:	6538      	str	r0, [r7, #80]	; 0x50
                    lfs, "littlefs", 8});
        if (tag < 0) {
 80094da:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 80094dc:	2b00      	cmp	r3, #0
 80094de:	da02      	bge.n	80094e6 <lfs_mount+0x86>
            err = tag;
 80094e0:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 80094e2:	657b      	str	r3, [r7, #84]	; 0x54
            goto cleanup;
 80094e4:	e100      	b.n	80096e8 <lfs_mount+0x288>
        }

        // has superblock?
        if (tag && !lfs_tag_isdelete(tag)) {
 80094e6:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 80094e8:	2b00      	cmp	r3, #0
 80094ea:	f000 8089 	beq.w	8009600 <lfs_mount+0x1a0>
 80094ee:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 80094f0:	4618      	mov	r0, r3
 80094f2:	f7fc f9d7 	bl	80058a4 <lfs_tag_isdelete>
 80094f6:	4603      	mov	r3, r0
 80094f8:	f083 0301 	eor.w	r3, r3, #1
 80094fc:	b2db      	uxtb	r3, r3
 80094fe:	2b00      	cmp	r3, #0
 8009500:	d07e      	beq.n	8009600 <lfs_mount+0x1a0>
            // update root
            lfs->root[0] = dir.pair[0];
 8009502:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8009504:	687b      	ldr	r3, [r7, #4]
 8009506:	621a      	str	r2, [r3, #32]
            lfs->root[1] = dir.pair[1];
 8009508:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800950a:	687b      	ldr	r3, [r7, #4]
 800950c:	625a      	str	r2, [r3, #36]	; 0x24

            // grab superblock
            lfs_superblock_t superblock;
            tag = lfs_dir_get(lfs, &dir, LFS_MKTAG(0x7ff, 0x3ff, 0),
 800950e:	f107 012c 	add.w	r1, r7, #44	; 0x2c
 8009512:	f107 0308 	add.w	r3, r7, #8
 8009516:	9300      	str	r3, [sp, #0]
 8009518:	4b7f      	ldr	r3, [pc, #508]	; (8009718 <lfs_mount+0x2b8>)
 800951a:	4a7e      	ldr	r2, [pc, #504]	; (8009714 <lfs_mount+0x2b4>)
 800951c:	6878      	ldr	r0, [r7, #4]
 800951e:	f7fc fdc3 	bl	80060a8 <lfs_dir_get>
 8009522:	6538      	str	r0, [r7, #80]	; 0x50
                    LFS_MKTAG(LFS_TYPE_INLINESTRUCT, 0, sizeof(superblock)),
                    &superblock);
            if (tag < 0) {
 8009524:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8009526:	2b00      	cmp	r3, #0
 8009528:	da02      	bge.n	8009530 <lfs_mount+0xd0>
                err = tag;
 800952a:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 800952c:	657b      	str	r3, [r7, #84]	; 0x54
                goto cleanup;
 800952e:	e0db      	b.n	80096e8 <lfs_mount+0x288>
            }
            lfs_superblock_fromle32(&superblock);
 8009530:	f107 0308 	add.w	r3, r7, #8
 8009534:	4618      	mov	r0, r3
 8009536:	f7fc fb77 	bl	8005c28 <lfs_superblock_fromle32>

            // check version
            uint16_t major_version = (0xffff & (superblock.version >> 16));
 800953a:	68bb      	ldr	r3, [r7, #8]
 800953c:	0c1b      	lsrs	r3, r3, #16
 800953e:	f8a7 304e 	strh.w	r3, [r7, #78]	; 0x4e
            uint16_t minor_version = (0xffff & (superblock.version >>  0));
 8009542:	68bb      	ldr	r3, [r7, #8]
 8009544:	f8a7 304c 	strh.w	r3, [r7, #76]	; 0x4c
            if ((major_version != LFS_DISK_VERSION_MAJOR ||
 8009548:	f8b7 304e 	ldrh.w	r3, [r7, #78]	; 0x4e
 800954c:	2b02      	cmp	r3, #2
 800954e:	d103      	bne.n	8009558 <lfs_mount+0xf8>
 8009550:	f8b7 304c 	ldrh.w	r3, [r7, #76]	; 0x4c
 8009554:	2b00      	cmp	r3, #0
 8009556:	d00c      	beq.n	8009572 <lfs_mount+0x112>
                 minor_version > LFS_DISK_VERSION_MINOR)) {
                LFS_ERROR("Invalid version %"PRIu16".%"PRIu16,
 8009558:	f8b7 204e 	ldrh.w	r2, [r7, #78]	; 0x4e
 800955c:	f8b7 304c 	ldrh.w	r3, [r7, #76]	; 0x4c
 8009560:	f640 6148 	movw	r1, #3656	; 0xe48
 8009564:	486d      	ldr	r0, [pc, #436]	; (800971c <lfs_mount+0x2bc>)
 8009566:	f008 ffad 	bl	80124c4 <iprintf>
                        major_version, minor_version);
                err = LFS_ERR_INVAL;
 800956a:	f06f 0315 	mvn.w	r3, #21
 800956e:	657b      	str	r3, [r7, #84]	; 0x54
                goto cleanup;
 8009570:	e045      	b.n	80095fe <lfs_mount+0x19e>
            }

            // check superblock configuration
            if (superblock.name_max) {
 8009572:	697b      	ldr	r3, [r7, #20]
 8009574:	2b00      	cmp	r3, #0
 8009576:	d013      	beq.n	80095a0 <lfs_mount+0x140>
                if (superblock.name_max > lfs->name_max) {
 8009578:	697a      	ldr	r2, [r7, #20]
 800957a:	687b      	ldr	r3, [r7, #4]
 800957c:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 800957e:	429a      	cmp	r2, r3
 8009580:	d90b      	bls.n	800959a <lfs_mount+0x13a>
                    LFS_ERROR("Unsupported name_max (%"PRIu32" > %"PRIu32")",
 8009582:	697a      	ldr	r2, [r7, #20]
 8009584:	687b      	ldr	r3, [r7, #4]
 8009586:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8009588:	f640 6151 	movw	r1, #3665	; 0xe51
 800958c:	4864      	ldr	r0, [pc, #400]	; (8009720 <lfs_mount+0x2c0>)
 800958e:	f008 ff99 	bl	80124c4 <iprintf>
                            superblock.name_max, lfs->name_max);
                    err = LFS_ERR_INVAL;
 8009592:	f06f 0315 	mvn.w	r3, #21
 8009596:	657b      	str	r3, [r7, #84]	; 0x54
                    goto cleanup;
 8009598:	e031      	b.n	80095fe <lfs_mount+0x19e>
                }

                lfs->name_max = superblock.name_max;
 800959a:	697a      	ldr	r2, [r7, #20]
 800959c:	687b      	ldr	r3, [r7, #4]
 800959e:	66da      	str	r2, [r3, #108]	; 0x6c
            }

            if (superblock.file_max) {
 80095a0:	69bb      	ldr	r3, [r7, #24]
 80095a2:	2b00      	cmp	r3, #0
 80095a4:	d013      	beq.n	80095ce <lfs_mount+0x16e>
                if (superblock.file_max > lfs->file_max) {
 80095a6:	69ba      	ldr	r2, [r7, #24]
 80095a8:	687b      	ldr	r3, [r7, #4]
 80095aa:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80095ac:	429a      	cmp	r2, r3
 80095ae:	d90b      	bls.n	80095c8 <lfs_mount+0x168>
                    LFS_ERROR("Unsupported file_max (%"PRIu32" > %"PRIu32")",
 80095b0:	69ba      	ldr	r2, [r7, #24]
 80095b2:	687b      	ldr	r3, [r7, #4]
 80095b4:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80095b6:	f640 615c 	movw	r1, #3676	; 0xe5c
 80095ba:	485a      	ldr	r0, [pc, #360]	; (8009724 <lfs_mount+0x2c4>)
 80095bc:	f008 ff82 	bl	80124c4 <iprintf>
                            superblock.file_max, lfs->file_max);
                    err = LFS_ERR_INVAL;
 80095c0:	f06f 0315 	mvn.w	r3, #21
 80095c4:	657b      	str	r3, [r7, #84]	; 0x54
                    goto cleanup;
 80095c6:	e01a      	b.n	80095fe <lfs_mount+0x19e>
                }

                lfs->file_max = superblock.file_max;
 80095c8:	69ba      	ldr	r2, [r7, #24]
 80095ca:	687b      	ldr	r3, [r7, #4]
 80095cc:	671a      	str	r2, [r3, #112]	; 0x70
            }

            if (superblock.attr_max) {
 80095ce:	69fb      	ldr	r3, [r7, #28]
 80095d0:	2b00      	cmp	r3, #0
 80095d2:	d015      	beq.n	8009600 <lfs_mount+0x1a0>
                if (superblock.attr_max > lfs->attr_max) {
 80095d4:	69fa      	ldr	r2, [r7, #28]
 80095d6:	687b      	ldr	r3, [r7, #4]
 80095d8:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 80095da:	429a      	cmp	r2, r3
 80095dc:	d90b      	bls.n	80095f6 <lfs_mount+0x196>
                    LFS_ERROR("Unsupported attr_max (%"PRIu32" > %"PRIu32")",
 80095de:	69fa      	ldr	r2, [r7, #28]
 80095e0:	687b      	ldr	r3, [r7, #4]
 80095e2:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 80095e4:	f640 6167 	movw	r1, #3687	; 0xe67
 80095e8:	484f      	ldr	r0, [pc, #316]	; (8009728 <lfs_mount+0x2c8>)
 80095ea:	f008 ff6b 	bl	80124c4 <iprintf>
                            superblock.attr_max, lfs->attr_max);
                    err = LFS_ERR_INVAL;
 80095ee:	f06f 0315 	mvn.w	r3, #21
 80095f2:	657b      	str	r3, [r7, #84]	; 0x54
                    goto cleanup;
 80095f4:	e003      	b.n	80095fe <lfs_mount+0x19e>
                }

                lfs->attr_max = superblock.attr_max;
 80095f6:	69fa      	ldr	r2, [r7, #28]
 80095f8:	687b      	ldr	r3, [r7, #4]
 80095fa:	675a      	str	r2, [r3, #116]	; 0x74
 80095fc:	e000      	b.n	8009600 <lfs_mount+0x1a0>
            goto cleanup;
 80095fe:	e073      	b.n	80096e8 <lfs_mount+0x288>
            }
        }

        // has gstate?
        err = lfs_dir_getgstate(lfs, &dir, &lfs->gpending);
 8009600:	687b      	ldr	r3, [r7, #4]
 8009602:	f103 023c 	add.w	r2, r3, #60	; 0x3c
 8009606:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 800960a:	4619      	mov	r1, r3
 800960c:	6878      	ldr	r0, [r7, #4]
 800960e:	f7fd fb67 	bl	8006ce0 <lfs_dir_getgstate>
 8009612:	6578      	str	r0, [r7, #84]	; 0x54
        if (err) {
 8009614:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8009616:	2b00      	cmp	r3, #0
 8009618:	d165      	bne.n	80096e6 <lfs_mount+0x286>
    while (!lfs_pair_isnull(dir.tail)) {
 800961a:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 800961e:	3318      	adds	r3, #24
 8009620:	4618      	mov	r0, r3
 8009622:	f7fc f8b8 	bl	8005796 <lfs_pair_isnull>
 8009626:	4603      	mov	r3, r0
 8009628:	f083 0301 	eor.w	r3, r3, #1
 800962c:	b2db      	uxtb	r3, r3
 800962e:	2b00      	cmp	r3, #0
 8009630:	f47f af39 	bne.w	80094a6 <lfs_mount+0x46>
            goto cleanup;
        }
    }

    // found superblock?
    if (lfs_pair_isnull(lfs->root)) {
 8009634:	687b      	ldr	r3, [r7, #4]
 8009636:	3320      	adds	r3, #32
 8009638:	4618      	mov	r0, r3
 800963a:	f7fc f8ac 	bl	8005796 <lfs_pair_isnull>
 800963e:	4603      	mov	r3, r0
 8009640:	2b00      	cmp	r3, #0
 8009642:	d003      	beq.n	800964c <lfs_mount+0x1ec>
        err = LFS_ERR_INVAL;
 8009644:	f06f 0315 	mvn.w	r3, #21
 8009648:	657b      	str	r3, [r7, #84]	; 0x54
        goto cleanup;
 800964a:	e04d      	b.n	80096e8 <lfs_mount+0x288>
    }

    // update littlefs with gstate
    lfs->gpending.tag += !lfs_tag_isvalid(lfs->gpending.tag);
 800964c:	687b      	ldr	r3, [r7, #4]
 800964e:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8009650:	4618      	mov	r0, r3
 8009652:	f7fc f919 	bl	8005888 <lfs_tag_isvalid>
 8009656:	4603      	mov	r3, r0
 8009658:	f083 0301 	eor.w	r3, r3, #1
 800965c:	b2db      	uxtb	r3, r3
 800965e:	461a      	mov	r2, r3
 8009660:	687b      	ldr	r3, [r7, #4]
 8009662:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8009664:	441a      	add	r2, r3
 8009666:	687b      	ldr	r3, [r7, #4]
 8009668:	63da      	str	r2, [r3, #60]	; 0x3c
    lfs->gstate = lfs->gpending;
 800966a:	687b      	ldr	r3, [r7, #4]
 800966c:	687a      	ldr	r2, [r7, #4]
 800966e:	3330      	adds	r3, #48	; 0x30
 8009670:	323c      	adds	r2, #60	; 0x3c
 8009672:	ca07      	ldmia	r2, {r0, r1, r2}
 8009674:	e883 0007 	stmia.w	r3, {r0, r1, r2}
    if (lfs_gstate_hasmove(&lfs->gstate)) {
 8009678:	687b      	ldr	r3, [r7, #4]
 800967a:	3330      	adds	r3, #48	; 0x30
 800967c:	4618      	mov	r0, r3
 800967e:	f7fc f9e4 	bl	8005a4a <lfs_gstate_hasmove>
 8009682:	4603      	mov	r3, r0
 8009684:	2b00      	cmp	r3, #0
 8009686:	d011      	beq.n	80096ac <lfs_mount+0x24c>
        LFS_DEBUG("Found move %"PRIx32" %"PRIx32" %"PRIx16,
 8009688:	687b      	ldr	r3, [r7, #4]
 800968a:	6b5c      	ldr	r4, [r3, #52]	; 0x34
 800968c:	687b      	ldr	r3, [r7, #4]
 800968e:	6b9d      	ldr	r5, [r3, #56]	; 0x38
 8009690:	687b      	ldr	r3, [r7, #4]
 8009692:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8009694:	4618      	mov	r0, r3
 8009696:	f7fc f952 	bl	800593e <lfs_tag_id>
 800969a:	4603      	mov	r3, r0
 800969c:	9300      	str	r3, [sp, #0]
 800969e:	462b      	mov	r3, r5
 80096a0:	4622      	mov	r2, r4
 80096a2:	f640 6182 	movw	r1, #3714	; 0xe82
 80096a6:	4821      	ldr	r0, [pc, #132]	; (800972c <lfs_mount+0x2cc>)
 80096a8:	f008 ff0c 	bl	80124c4 <iprintf>
                lfs->gstate.pair[1],
                lfs_tag_id(lfs->gstate.tag));
    }

    // setup free lookahead
    lfs->free.off = lfs->seed % lfs->cfg->block_size;
 80096ac:	687b      	ldr	r3, [r7, #4]
 80096ae:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80096b0:	687a      	ldr	r2, [r7, #4]
 80096b2:	6e92      	ldr	r2, [r2, #104]	; 0x68
 80096b4:	69d2      	ldr	r2, [r2, #28]
 80096b6:	fbb3 f1f2 	udiv	r1, r3, r2
 80096ba:	fb01 f202 	mul.w	r2, r1, r2
 80096be:	1a9a      	subs	r2, r3, r2
 80096c0:	687b      	ldr	r3, [r7, #4]
 80096c2:	655a      	str	r2, [r3, #84]	; 0x54
    lfs->free.size = 0;
 80096c4:	687b      	ldr	r3, [r7, #4]
 80096c6:	2200      	movs	r2, #0
 80096c8:	659a      	str	r2, [r3, #88]	; 0x58
    lfs->free.i = 0;
 80096ca:	687b      	ldr	r3, [r7, #4]
 80096cc:	2200      	movs	r2, #0
 80096ce:	65da      	str	r2, [r3, #92]	; 0x5c
    lfs_alloc_ack(lfs);
 80096d0:	6878      	ldr	r0, [r7, #4]
 80096d2:	f7fc fbfb 	bl	8005ecc <lfs_alloc_ack>

    LFS_TRACE("lfs_mount -> %d", 0);
 80096d6:	2200      	movs	r2, #0
 80096d8:	f640 618e 	movw	r1, #3726	; 0xe8e
 80096dc:	4809      	ldr	r0, [pc, #36]	; (8009704 <lfs_mount+0x2a4>)
 80096de:	f008 fef1 	bl	80124c4 <iprintf>
    return 0;
 80096e2:	2300      	movs	r3, #0
 80096e4:	e00a      	b.n	80096fc <lfs_mount+0x29c>
            goto cleanup;
 80096e6:	bf00      	nop

cleanup:
    lfs_unmount(lfs);
 80096e8:	6878      	ldr	r0, [r7, #4]
 80096ea:	f000 f821 	bl	8009730 <lfs_unmount>
    LFS_TRACE("lfs_mount -> %d", err);
 80096ee:	6d7a      	ldr	r2, [r7, #84]	; 0x54
 80096f0:	f640 6193 	movw	r1, #3731	; 0xe93
 80096f4:	4803      	ldr	r0, [pc, #12]	; (8009704 <lfs_mount+0x2a4>)
 80096f6:	f008 fee5 	bl	80124c4 <iprintf>
    return err;
 80096fa:	6d7b      	ldr	r3, [r7, #84]	; 0x54
}
 80096fc:	4618      	mov	r0, r3
 80096fe:	3758      	adds	r7, #88	; 0x58
 8009700:	46bd      	mov	sp, r7
 8009702:	bdb0      	pop	{r4, r5, r7, pc}
 8009704:	0801487c 	.word	0x0801487c
 8009708:	08014870 	.word	0x08014870
 800970c:	08006d45 	.word	0x08006d45
 8009710:	0ff00008 	.word	0x0ff00008
 8009714:	7ffffc00 	.word	0x7ffffc00
 8009718:	20100018 	.word	0x20100018
 800971c:	0801489c 	.word	0x0801489c
 8009720:	080148c4 	.word	0x080148c4
 8009724:	080148f4 	.word	0x080148f4
 8009728:	08014924 	.word	0x08014924
 800972c:	08014954 	.word	0x08014954

08009730 <lfs_unmount>:

int lfs_unmount(lfs_t *lfs) {
 8009730:	b580      	push	{r7, lr}
 8009732:	b084      	sub	sp, #16
 8009734:	af00      	add	r7, sp, #0
 8009736:	6078      	str	r0, [r7, #4]
    LFS_TRACE("lfs_unmount(%p)", (void*)lfs);
 8009738:	687a      	ldr	r2, [r7, #4]
 800973a:	f640 6198 	movw	r1, #3736	; 0xe98
 800973e:	4809      	ldr	r0, [pc, #36]	; (8009764 <lfs_unmount+0x34>)
 8009740:	f008 fec0 	bl	80124c4 <iprintf>
    int err = lfs_deinit(lfs);
 8009744:	6878      	ldr	r0, [r7, #4]
 8009746:	f7ff fd53 	bl	80091f0 <lfs_deinit>
 800974a:	60f8      	str	r0, [r7, #12]
    LFS_TRACE("lfs_unmount -> %d", err);
 800974c:	68fa      	ldr	r2, [r7, #12]
 800974e:	f640 619a 	movw	r1, #3738	; 0xe9a
 8009752:	4805      	ldr	r0, [pc, #20]	; (8009768 <lfs_unmount+0x38>)
 8009754:	f008 feb6 	bl	80124c4 <iprintf>
    return err;
 8009758:	68fb      	ldr	r3, [r7, #12]
}
 800975a:	4618      	mov	r0, r3
 800975c:	3710      	adds	r7, #16
 800975e:	46bd      	mov	sp, r7
 8009760:	bd80      	pop	{r7, pc}
 8009762:	bf00      	nop
 8009764:	0801497c 	.word	0x0801497c
 8009768:	0801499c 	.word	0x0801499c

0800976c <lfs_fs_traverse>:


/// Filesystem filesystem operations ///
int lfs_fs_traverse(lfs_t *lfs,
        int (*cb)(void *data, lfs_block_t block), void *data) {
 800976c:	b590      	push	{r4, r7, lr}
 800976e:	b09b      	sub	sp, #108	; 0x6c
 8009770:	af04      	add	r7, sp, #16
 8009772:	60f8      	str	r0, [r7, #12]
 8009774:	60b9      	str	r1, [r7, #8]
 8009776:	607a      	str	r2, [r7, #4]
    LFS_TRACE("lfs_fs_traverse(%p, %p, %p)",
 8009778:	687b      	ldr	r3, [r7, #4]
 800977a:	9300      	str	r3, [sp, #0]
 800977c:	68bb      	ldr	r3, [r7, #8]
 800977e:	68fa      	ldr	r2, [r7, #12]
 8009780:	f640 61a2 	movw	r1, #3746	; 0xea2
 8009784:	488a      	ldr	r0, [pc, #552]	; (80099b0 <lfs_fs_traverse+0x244>)
 8009786:	f008 fe9d 	bl	80124c4 <iprintf>
            (void*)lfs, (void*)(uintptr_t)cb, data);
    // iterate over metadata pairs
    lfs_mdir_t dir = {.tail = {0, 1}};
 800978a:	f107 0318 	add.w	r3, r7, #24
 800978e:	2220      	movs	r2, #32
 8009790:	2100      	movs	r1, #0
 8009792:	4618      	mov	r0, r3
 8009794:	f008 fac0 	bl	8011d18 <memset>
 8009798:	2301      	movs	r3, #1
 800979a:	637b      	str	r3, [r7, #52]	; 0x34
        dir.tail[0] = lfs->root[0];
        dir.tail[1] = lfs->root[1];
    }
#endif

    while (!lfs_pair_isnull(dir.tail)) {
 800979c:	e08d      	b.n	80098ba <lfs_fs_traverse+0x14e>
        for (int i = 0; i < 2; i++) {
 800979e:	2300      	movs	r3, #0
 80097a0:	657b      	str	r3, [r7, #84]	; 0x54
 80097a2:	e019      	b.n	80097d8 <lfs_fs_traverse+0x6c>
            int err = cb(data, dir.tail[i]);
 80097a4:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 80097a6:	3306      	adds	r3, #6
 80097a8:	009b      	lsls	r3, r3, #2
 80097aa:	3358      	adds	r3, #88	; 0x58
 80097ac:	443b      	add	r3, r7
 80097ae:	f853 2c40 	ldr.w	r2, [r3, #-64]
 80097b2:	68bb      	ldr	r3, [r7, #8]
 80097b4:	4611      	mov	r1, r2
 80097b6:	6878      	ldr	r0, [r7, #4]
 80097b8:	4798      	blx	r3
 80097ba:	63b8      	str	r0, [r7, #56]	; 0x38
            if (err) {
 80097bc:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80097be:	2b00      	cmp	r3, #0
 80097c0:	d007      	beq.n	80097d2 <lfs_fs_traverse+0x66>
                LFS_TRACE("lfs_fs_traverse -> %d", err);
 80097c2:	6bba      	ldr	r2, [r7, #56]	; 0x38
 80097c4:	f640 61b9 	movw	r1, #3769	; 0xeb9
 80097c8:	487a      	ldr	r0, [pc, #488]	; (80099b4 <lfs_fs_traverse+0x248>)
 80097ca:	f008 fe7b 	bl	80124c4 <iprintf>
                return err;
 80097ce:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80097d0:	e0ea      	b.n	80099a8 <lfs_fs_traverse+0x23c>
        for (int i = 0; i < 2; i++) {
 80097d2:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 80097d4:	3301      	adds	r3, #1
 80097d6:	657b      	str	r3, [r7, #84]	; 0x54
 80097d8:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 80097da:	2b01      	cmp	r3, #1
 80097dc:	dde2      	ble.n	80097a4 <lfs_fs_traverse+0x38>
            }
        }

        // iterate through ids in directory
        int err = lfs_dir_fetch(lfs, &dir, dir.tail);
 80097de:	f107 0318 	add.w	r3, r7, #24
 80097e2:	f103 0218 	add.w	r2, r3, #24
 80097e6:	f107 0318 	add.w	r3, r7, #24
 80097ea:	4619      	mov	r1, r3
 80097ec:	68f8      	ldr	r0, [r7, #12]
 80097ee:	f7fd fa5d 	bl	8006cac <lfs_dir_fetch>
 80097f2:	6438      	str	r0, [r7, #64]	; 0x40
        if (err) {
 80097f4:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 80097f6:	2b00      	cmp	r3, #0
 80097f8:	d007      	beq.n	800980a <lfs_fs_traverse+0x9e>
            LFS_TRACE("lfs_fs_traverse -> %d", err);
 80097fa:	6c3a      	ldr	r2, [r7, #64]	; 0x40
 80097fc:	f640 61c1 	movw	r1, #3777	; 0xec1
 8009800:	486c      	ldr	r0, [pc, #432]	; (80099b4 <lfs_fs_traverse+0x248>)
 8009802:	f008 fe5f 	bl	80124c4 <iprintf>
            return err;
 8009806:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8009808:	e0ce      	b.n	80099a8 <lfs_fs_traverse+0x23c>
        }

        for (uint16_t id = 0; id < dir.count; id++) {
 800980a:	2300      	movs	r3, #0
 800980c:	f8a7 3052 	strh.w	r3, [r7, #82]	; 0x52
 8009810:	e04e      	b.n	80098b0 <lfs_fs_traverse+0x144>
            struct lfs_ctz ctz;
            lfs_stag_t tag = lfs_dir_get(lfs, &dir, LFS_MKTAG(0x700, 0x3ff, 0),
                    LFS_MKTAG(LFS_TYPE_STRUCT, id, sizeof(ctz)), &ctz);
 8009812:	f8b7 3052 	ldrh.w	r3, [r7, #82]	; 0x52
 8009816:	029b      	lsls	r3, r3, #10
            lfs_stag_t tag = lfs_dir_get(lfs, &dir, LFS_MKTAG(0x700, 0x3ff, 0),
 8009818:	f043 5300 	orr.w	r3, r3, #536870912	; 0x20000000
 800981c:	f043 0308 	orr.w	r3, r3, #8
 8009820:	f107 0118 	add.w	r1, r7, #24
 8009824:	f107 0210 	add.w	r2, r7, #16
 8009828:	9200      	str	r2, [sp, #0]
 800982a:	4a63      	ldr	r2, [pc, #396]	; (80099b8 <lfs_fs_traverse+0x24c>)
 800982c:	68f8      	ldr	r0, [r7, #12]
 800982e:	f7fc fc3b 	bl	80060a8 <lfs_dir_get>
 8009832:	63f8      	str	r0, [r7, #60]	; 0x3c
            if (tag < 0) {
 8009834:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8009836:	2b00      	cmp	r3, #0
 8009838:	da0b      	bge.n	8009852 <lfs_fs_traverse+0xe6>
                if (tag == LFS_ERR_NOENT) {
 800983a:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800983c:	f113 0f02 	cmn.w	r3, #2
 8009840:	d030      	beq.n	80098a4 <lfs_fs_traverse+0x138>
                    continue;
                }
                LFS_TRACE("lfs_fs_traverse -> %d", tag);
 8009842:	6bfa      	ldr	r2, [r7, #60]	; 0x3c
 8009844:	f640 61cd 	movw	r1, #3789	; 0xecd
 8009848:	485a      	ldr	r0, [pc, #360]	; (80099b4 <lfs_fs_traverse+0x248>)
 800984a:	f008 fe3b 	bl	80124c4 <iprintf>
                return tag;
 800984e:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8009850:	e0aa      	b.n	80099a8 <lfs_fs_traverse+0x23c>
            }
            lfs_ctz_fromle32(&ctz);
 8009852:	f107 0310 	add.w	r3, r7, #16
 8009856:	4618      	mov	r0, r3
 8009858:	f7fc f9ce 	bl	8005bf8 <lfs_ctz_fromle32>

            if (lfs_tag_type3(tag) == LFS_TYPE_CTZSTRUCT) {
 800985c:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800985e:	4618      	mov	r0, r3
 8009860:	f7fc f843 	bl	80058ea <lfs_tag_type3>
 8009864:	4603      	mov	r3, r0
 8009866:	461a      	mov	r2, r3
 8009868:	f240 2302 	movw	r3, #514	; 0x202
 800986c:	429a      	cmp	r2, r3
 800986e:	d11a      	bne.n	80098a6 <lfs_fs_traverse+0x13a>
                err = lfs_ctz_traverse(lfs, NULL, &lfs->rcache,
 8009870:	68f9      	ldr	r1, [r7, #12]
 8009872:	6938      	ldr	r0, [r7, #16]
 8009874:	697b      	ldr	r3, [r7, #20]
 8009876:	687a      	ldr	r2, [r7, #4]
 8009878:	9202      	str	r2, [sp, #8]
 800987a:	68ba      	ldr	r2, [r7, #8]
 800987c:	9201      	str	r2, [sp, #4]
 800987e:	9300      	str	r3, [sp, #0]
 8009880:	4603      	mov	r3, r0
 8009882:	460a      	mov	r2, r1
 8009884:	2100      	movs	r1, #0
 8009886:	68f8      	ldr	r0, [r7, #12]
 8009888:	f7fe fd8c 	bl	80083a4 <lfs_ctz_traverse>
 800988c:	6438      	str	r0, [r7, #64]	; 0x40
                        ctz.head, ctz.size, cb, data);
                if (err) {
 800988e:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8009890:	2b00      	cmp	r3, #0
 8009892:	d008      	beq.n	80098a6 <lfs_fs_traverse+0x13a>
                    LFS_TRACE("lfs_fs_traverse -> %d", err);
 8009894:	6c3a      	ldr	r2, [r7, #64]	; 0x40
 8009896:	f640 61d6 	movw	r1, #3798	; 0xed6
 800989a:	4846      	ldr	r0, [pc, #280]	; (80099b4 <lfs_fs_traverse+0x248>)
 800989c:	f008 fe12 	bl	80124c4 <iprintf>
                    return err;
 80098a0:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 80098a2:	e081      	b.n	80099a8 <lfs_fs_traverse+0x23c>
                    continue;
 80098a4:	bf00      	nop
        for (uint16_t id = 0; id < dir.count; id++) {
 80098a6:	f8b7 3052 	ldrh.w	r3, [r7, #82]	; 0x52
 80098aa:	3301      	adds	r3, #1
 80098ac:	f8a7 3052 	strh.w	r3, [r7, #82]	; 0x52
 80098b0:	8dbb      	ldrh	r3, [r7, #44]	; 0x2c
 80098b2:	f8b7 2052 	ldrh.w	r2, [r7, #82]	; 0x52
 80098b6:	429a      	cmp	r2, r3
 80098b8:	d3ab      	bcc.n	8009812 <lfs_fs_traverse+0xa6>
    while (!lfs_pair_isnull(dir.tail)) {
 80098ba:	f107 0318 	add.w	r3, r7, #24
 80098be:	3318      	adds	r3, #24
 80098c0:	4618      	mov	r0, r3
 80098c2:	f7fb ff68 	bl	8005796 <lfs_pair_isnull>
 80098c6:	4603      	mov	r3, r0
 80098c8:	f083 0301 	eor.w	r3, r3, #1
 80098cc:	b2db      	uxtb	r3, r3
 80098ce:	2b00      	cmp	r3, #0
 80098d0:	f47f af65 	bne.w	800979e <lfs_fs_traverse+0x32>
            }
        }
    }

    // iterate over any open files
    for (lfs_file_t *f = (lfs_file_t*)lfs->mlist; f; f = f->next) {
 80098d4:	68fb      	ldr	r3, [r7, #12]
 80098d6:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80098d8:	64fb      	str	r3, [r7, #76]	; 0x4c
 80098da:	e05b      	b.n	8009994 <lfs_fs_traverse+0x228>
        if (f->type != LFS_TYPE_REG) {
 80098dc:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 80098de:	799b      	ldrb	r3, [r3, #6]
 80098e0:	2b01      	cmp	r3, #1
 80098e2:	d153      	bne.n	800998c <lfs_fs_traverse+0x220>
            continue;
        }

        if ((f->flags & LFS_F_DIRTY) && !(f->flags & LFS_F_INLINE)) {
 80098e4:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 80098e6:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80098e8:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80098ec:	2b00      	cmp	r3, #0
 80098ee:	d023      	beq.n	8009938 <lfs_fs_traverse+0x1cc>
 80098f0:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 80098f2:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80098f4:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 80098f8:	2b00      	cmp	r3, #0
 80098fa:	d11d      	bne.n	8009938 <lfs_fs_traverse+0x1cc>
            int err = lfs_ctz_traverse(lfs, &f->cache, &lfs->rcache,
 80098fc:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 80098fe:	f103 0140 	add.w	r1, r3, #64	; 0x40
 8009902:	68f8      	ldr	r0, [r7, #12]
 8009904:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8009906:	6a9c      	ldr	r4, [r3, #40]	; 0x28
 8009908:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800990a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800990c:	687a      	ldr	r2, [r7, #4]
 800990e:	9202      	str	r2, [sp, #8]
 8009910:	68ba      	ldr	r2, [r7, #8]
 8009912:	9201      	str	r2, [sp, #4]
 8009914:	9300      	str	r3, [sp, #0]
 8009916:	4623      	mov	r3, r4
 8009918:	4602      	mov	r2, r0
 800991a:	68f8      	ldr	r0, [r7, #12]
 800991c:	f7fe fd42 	bl	80083a4 <lfs_ctz_traverse>
 8009920:	64b8      	str	r0, [r7, #72]	; 0x48
                    f->ctz.head, f->ctz.size, cb, data);
            if (err) {
 8009922:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8009924:	2b00      	cmp	r3, #0
 8009926:	d007      	beq.n	8009938 <lfs_fs_traverse+0x1cc>
                LFS_TRACE("lfs_fs_traverse -> %d", err);
 8009928:	6cba      	ldr	r2, [r7, #72]	; 0x48
 800992a:	f640 61e7 	movw	r1, #3815	; 0xee7
 800992e:	4821      	ldr	r0, [pc, #132]	; (80099b4 <lfs_fs_traverse+0x248>)
 8009930:	f008 fdc8 	bl	80124c4 <iprintf>
                return err;
 8009934:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8009936:	e037      	b.n	80099a8 <lfs_fs_traverse+0x23c>
            }
        }

        if ((f->flags & LFS_F_WRITING) && !(f->flags & LFS_F_INLINE)) {
 8009938:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800993a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800993c:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8009940:	2b00      	cmp	r3, #0
 8009942:	d024      	beq.n	800998e <lfs_fs_traverse+0x222>
 8009944:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8009946:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8009948:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 800994c:	2b00      	cmp	r3, #0
 800994e:	d11e      	bne.n	800998e <lfs_fs_traverse+0x222>
            int err = lfs_ctz_traverse(lfs, &f->cache, &lfs->rcache,
 8009950:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8009952:	f103 0140 	add.w	r1, r3, #64	; 0x40
 8009956:	68f8      	ldr	r0, [r7, #12]
 8009958:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800995a:	6b9c      	ldr	r4, [r3, #56]	; 0x38
 800995c:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800995e:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8009960:	687a      	ldr	r2, [r7, #4]
 8009962:	9202      	str	r2, [sp, #8]
 8009964:	68ba      	ldr	r2, [r7, #8]
 8009966:	9201      	str	r2, [sp, #4]
 8009968:	9300      	str	r3, [sp, #0]
 800996a:	4623      	mov	r3, r4
 800996c:	4602      	mov	r2, r0
 800996e:	68f8      	ldr	r0, [r7, #12]
 8009970:	f7fe fd18 	bl	80083a4 <lfs_ctz_traverse>
 8009974:	6478      	str	r0, [r7, #68]	; 0x44
                    f->block, f->pos, cb, data);
            if (err) {
 8009976:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8009978:	2b00      	cmp	r3, #0
 800997a:	d008      	beq.n	800998e <lfs_fs_traverse+0x222>
                LFS_TRACE("lfs_fs_traverse -> %d", err);
 800997c:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 800997e:	f44f 616f 	mov.w	r1, #3824	; 0xef0
 8009982:	480c      	ldr	r0, [pc, #48]	; (80099b4 <lfs_fs_traverse+0x248>)
 8009984:	f008 fd9e 	bl	80124c4 <iprintf>
                return err;
 8009988:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 800998a:	e00d      	b.n	80099a8 <lfs_fs_traverse+0x23c>
            continue;
 800998c:	bf00      	nop
    for (lfs_file_t *f = (lfs_file_t*)lfs->mlist; f; f = f->next) {
 800998e:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8009990:	681b      	ldr	r3, [r3, #0]
 8009992:	64fb      	str	r3, [r7, #76]	; 0x4c
 8009994:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8009996:	2b00      	cmp	r3, #0
 8009998:	d1a0      	bne.n	80098dc <lfs_fs_traverse+0x170>
            }
        }
    }

    LFS_TRACE("lfs_fs_traverse -> %d", 0);
 800999a:	2200      	movs	r2, #0
 800999c:	f640 61f6 	movw	r1, #3830	; 0xef6
 80099a0:	4804      	ldr	r0, [pc, #16]	; (80099b4 <lfs_fs_traverse+0x248>)
 80099a2:	f008 fd8f 	bl	80124c4 <iprintf>
    return 0;
 80099a6:	2300      	movs	r3, #0
}
 80099a8:	4618      	mov	r0, r3
 80099aa:	375c      	adds	r7, #92	; 0x5c
 80099ac:	46bd      	mov	sp, r7
 80099ae:	bd90      	pop	{r4, r7, pc}
 80099b0:	080149c0 	.word	0x080149c0
 80099b4:	080149ec 	.word	0x080149ec
 80099b8:	700ffc00 	.word	0x700ffc00

080099bc <lfs_fs_pred>:

static int lfs_fs_pred(lfs_t *lfs,
        const lfs_block_t pair[2], lfs_mdir_t *pdir) {
 80099bc:	b580      	push	{r7, lr}
 80099be:	b086      	sub	sp, #24
 80099c0:	af00      	add	r7, sp, #0
 80099c2:	60f8      	str	r0, [r7, #12]
 80099c4:	60b9      	str	r1, [r7, #8]
 80099c6:	607a      	str	r2, [r7, #4]
    // iterate over all directory directory entries
    pdir->tail[0] = 0;
 80099c8:	687b      	ldr	r3, [r7, #4]
 80099ca:	2200      	movs	r2, #0
 80099cc:	619a      	str	r2, [r3, #24]
    pdir->tail[1] = 1;
 80099ce:	687b      	ldr	r3, [r7, #4]
 80099d0:	2201      	movs	r2, #1
 80099d2:	61da      	str	r2, [r3, #28]
    while (!lfs_pair_isnull(pdir->tail)) {
 80099d4:	e017      	b.n	8009a06 <lfs_fs_pred+0x4a>
        if (lfs_pair_cmp(pdir->tail, pair) == 0) {
 80099d6:	687b      	ldr	r3, [r7, #4]
 80099d8:	3318      	adds	r3, #24
 80099da:	68b9      	ldr	r1, [r7, #8]
 80099dc:	4618      	mov	r0, r3
 80099de:	f7fb fef5 	bl	80057cc <lfs_pair_cmp>
 80099e2:	4603      	mov	r3, r0
 80099e4:	2b00      	cmp	r3, #0
 80099e6:	d101      	bne.n	80099ec <lfs_fs_pred+0x30>
            return 0;
 80099e8:	2300      	movs	r3, #0
 80099ea:	e019      	b.n	8009a20 <lfs_fs_pred+0x64>
        }

        int err = lfs_dir_fetch(lfs, pdir, pdir->tail);
 80099ec:	687b      	ldr	r3, [r7, #4]
 80099ee:	3318      	adds	r3, #24
 80099f0:	461a      	mov	r2, r3
 80099f2:	6879      	ldr	r1, [r7, #4]
 80099f4:	68f8      	ldr	r0, [r7, #12]
 80099f6:	f7fd f959 	bl	8006cac <lfs_dir_fetch>
 80099fa:	6178      	str	r0, [r7, #20]
        if (err) {
 80099fc:	697b      	ldr	r3, [r7, #20]
 80099fe:	2b00      	cmp	r3, #0
 8009a00:	d001      	beq.n	8009a06 <lfs_fs_pred+0x4a>
            return err;
 8009a02:	697b      	ldr	r3, [r7, #20]
 8009a04:	e00c      	b.n	8009a20 <lfs_fs_pred+0x64>
    while (!lfs_pair_isnull(pdir->tail)) {
 8009a06:	687b      	ldr	r3, [r7, #4]
 8009a08:	3318      	adds	r3, #24
 8009a0a:	4618      	mov	r0, r3
 8009a0c:	f7fb fec3 	bl	8005796 <lfs_pair_isnull>
 8009a10:	4603      	mov	r3, r0
 8009a12:	f083 0301 	eor.w	r3, r3, #1
 8009a16:	b2db      	uxtb	r3, r3
 8009a18:	2b00      	cmp	r3, #0
 8009a1a:	d1dc      	bne.n	80099d6 <lfs_fs_pred+0x1a>
        }
    }

    return LFS_ERR_NOENT;
 8009a1c:	f06f 0301 	mvn.w	r3, #1
}
 8009a20:	4618      	mov	r0, r3
 8009a22:	3718      	adds	r7, #24
 8009a24:	46bd      	mov	sp, r7
 8009a26:	bd80      	pop	{r7, pc}

08009a28 <lfs_fs_parent_match>:
    lfs_t *lfs;
    const lfs_block_t pair[2];
};

static int lfs_fs_parent_match(void *data,
        lfs_tag_t tag, const void *buffer) {
 8009a28:	b5b0      	push	{r4, r5, r7, lr}
 8009a2a:	b08e      	sub	sp, #56	; 0x38
 8009a2c:	af04      	add	r7, sp, #16
 8009a2e:	60f8      	str	r0, [r7, #12]
 8009a30:	60b9      	str	r1, [r7, #8]
 8009a32:	607a      	str	r2, [r7, #4]
    struct lfs_fs_parent_match *find = data;
 8009a34:	68fb      	ldr	r3, [r7, #12]
 8009a36:	627b      	str	r3, [r7, #36]	; 0x24
    lfs_t *lfs = find->lfs;
 8009a38:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8009a3a:	681b      	ldr	r3, [r3, #0]
 8009a3c:	623b      	str	r3, [r7, #32]
    const struct lfs_diskoff *disk = buffer;
 8009a3e:	687b      	ldr	r3, [r7, #4]
 8009a40:	61fb      	str	r3, [r7, #28]
    (void)tag;

    lfs_block_t child[2];
    int err = lfs_bd_read(lfs,
            &lfs->pcache, &lfs->rcache, lfs->cfg->block_size,
 8009a42:	6a3b      	ldr	r3, [r7, #32]
 8009a44:	f103 0010 	add.w	r0, r3, #16
    int err = lfs_bd_read(lfs,
 8009a48:	6a3c      	ldr	r4, [r7, #32]
            &lfs->pcache, &lfs->rcache, lfs->cfg->block_size,
 8009a4a:	6a3b      	ldr	r3, [r7, #32]
 8009a4c:	6e9b      	ldr	r3, [r3, #104]	; 0x68
    int err = lfs_bd_read(lfs,
 8009a4e:	69dd      	ldr	r5, [r3, #28]
 8009a50:	69fb      	ldr	r3, [r7, #28]
 8009a52:	681b      	ldr	r3, [r3, #0]
 8009a54:	69fa      	ldr	r2, [r7, #28]
 8009a56:	6852      	ldr	r2, [r2, #4]
 8009a58:	2108      	movs	r1, #8
 8009a5a:	9103      	str	r1, [sp, #12]
 8009a5c:	f107 0110 	add.w	r1, r7, #16
 8009a60:	9102      	str	r1, [sp, #8]
 8009a62:	9201      	str	r2, [sp, #4]
 8009a64:	9300      	str	r3, [sp, #0]
 8009a66:	462b      	mov	r3, r5
 8009a68:	4622      	mov	r2, r4
 8009a6a:	4601      	mov	r1, r0
 8009a6c:	6a38      	ldr	r0, [r7, #32]
 8009a6e:	f7fb fba3 	bl	80051b8 <lfs_bd_read>
 8009a72:	61b8      	str	r0, [r7, #24]
            disk->block, disk->off, &child, sizeof(child));
    if (err) {
 8009a74:	69bb      	ldr	r3, [r7, #24]
 8009a76:	2b00      	cmp	r3, #0
 8009a78:	d001      	beq.n	8009a7e <lfs_fs_parent_match+0x56>
        return err;
 8009a7a:	69bb      	ldr	r3, [r7, #24]
 8009a7c:	e012      	b.n	8009aa4 <lfs_fs_parent_match+0x7c>
    }

    lfs_pair_fromle32(child);
 8009a7e:	f107 0310 	add.w	r3, r7, #16
 8009a82:	4618      	mov	r0, r3
 8009a84:	f7fb fecc 	bl	8005820 <lfs_pair_fromle32>
    return (lfs_pair_cmp(child, find->pair) == 0) ? LFS_CMP_EQ : LFS_CMP_LT;
 8009a88:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8009a8a:	1d1a      	adds	r2, r3, #4
 8009a8c:	f107 0310 	add.w	r3, r7, #16
 8009a90:	4611      	mov	r1, r2
 8009a92:	4618      	mov	r0, r3
 8009a94:	f7fb fe9a 	bl	80057cc <lfs_pair_cmp>
 8009a98:	4603      	mov	r3, r0
 8009a9a:	2b00      	cmp	r3, #0
 8009a9c:	bf14      	ite	ne
 8009a9e:	2301      	movne	r3, #1
 8009aa0:	2300      	moveq	r3, #0
 8009aa2:	b2db      	uxtb	r3, r3
}
 8009aa4:	4618      	mov	r0, r3
 8009aa6:	3728      	adds	r7, #40	; 0x28
 8009aa8:	46bd      	mov	sp, r7
 8009aaa:	bdb0      	pop	{r4, r5, r7, pc}

08009aac <lfs_fs_parent>:

static lfs_stag_t lfs_fs_parent(lfs_t *lfs, const lfs_block_t pair[2],
        lfs_mdir_t *parent) {
 8009aac:	b580      	push	{r7, lr}
 8009aae:	b08c      	sub	sp, #48	; 0x30
 8009ab0:	af04      	add	r7, sp, #16
 8009ab2:	60f8      	str	r0, [r7, #12]
 8009ab4:	60b9      	str	r1, [r7, #8]
 8009ab6:	607a      	str	r2, [r7, #4]
    // use fetchmatch with callback to find pairs
    parent->tail[0] = 0;
 8009ab8:	687b      	ldr	r3, [r7, #4]
 8009aba:	2200      	movs	r2, #0
 8009abc:	619a      	str	r2, [r3, #24]
    parent->tail[1] = 1;
 8009abe:	687b      	ldr	r3, [r7, #4]
 8009ac0:	2201      	movs	r2, #1
 8009ac2:	61da      	str	r2, [r3, #28]
    while (!lfs_pair_isnull(parent->tail)) {
 8009ac4:	e022      	b.n	8009b0c <lfs_fs_parent+0x60>
        lfs_stag_t tag = lfs_dir_fetchmatch(lfs, parent, parent->tail,
 8009ac6:	687b      	ldr	r3, [r7, #4]
 8009ac8:	f103 0218 	add.w	r2, r3, #24
                LFS_MKTAG(0x7ff, 0, 0x3ff),
                LFS_MKTAG(LFS_TYPE_DIRSTRUCT, 0, 8),
                NULL,
                lfs_fs_parent_match, &(struct lfs_fs_parent_match){
 8009acc:	68fb      	ldr	r3, [r7, #12]
 8009ace:	613b      	str	r3, [r7, #16]
                    lfs, {pair[0], pair[1]}});
 8009ad0:	68bb      	ldr	r3, [r7, #8]
 8009ad2:	681b      	ldr	r3, [r3, #0]
                lfs_fs_parent_match, &(struct lfs_fs_parent_match){
 8009ad4:	617b      	str	r3, [r7, #20]
 8009ad6:	68bb      	ldr	r3, [r7, #8]
 8009ad8:	685b      	ldr	r3, [r3, #4]
 8009ada:	61bb      	str	r3, [r7, #24]
        lfs_stag_t tag = lfs_dir_fetchmatch(lfs, parent, parent->tail,
 8009adc:	f107 0310 	add.w	r3, r7, #16
 8009ae0:	9303      	str	r3, [sp, #12]
 8009ae2:	4b13      	ldr	r3, [pc, #76]	; (8009b30 <lfs_fs_parent+0x84>)
 8009ae4:	9302      	str	r3, [sp, #8]
 8009ae6:	2300      	movs	r3, #0
 8009ae8:	9301      	str	r3, [sp, #4]
 8009aea:	4b12      	ldr	r3, [pc, #72]	; (8009b34 <lfs_fs_parent+0x88>)
 8009aec:	9300      	str	r3, [sp, #0]
 8009aee:	4b12      	ldr	r3, [pc, #72]	; (8009b38 <lfs_fs_parent+0x8c>)
 8009af0:	6879      	ldr	r1, [r7, #4]
 8009af2:	68f8      	ldr	r0, [r7, #12]
 8009af4:	f7fc fda4 	bl	8006640 <lfs_dir_fetchmatch>
 8009af8:	61f8      	str	r0, [r7, #28]
        if (tag && tag != LFS_ERR_NOENT) {
 8009afa:	69fb      	ldr	r3, [r7, #28]
 8009afc:	2b00      	cmp	r3, #0
 8009afe:	d005      	beq.n	8009b0c <lfs_fs_parent+0x60>
 8009b00:	69fb      	ldr	r3, [r7, #28]
 8009b02:	f113 0f02 	cmn.w	r3, #2
 8009b06:	d001      	beq.n	8009b0c <lfs_fs_parent+0x60>
            return tag;
 8009b08:	69fb      	ldr	r3, [r7, #28]
 8009b0a:	e00c      	b.n	8009b26 <lfs_fs_parent+0x7a>
    while (!lfs_pair_isnull(parent->tail)) {
 8009b0c:	687b      	ldr	r3, [r7, #4]
 8009b0e:	3318      	adds	r3, #24
 8009b10:	4618      	mov	r0, r3
 8009b12:	f7fb fe40 	bl	8005796 <lfs_pair_isnull>
 8009b16:	4603      	mov	r3, r0
 8009b18:	f083 0301 	eor.w	r3, r3, #1
 8009b1c:	b2db      	uxtb	r3, r3
 8009b1e:	2b00      	cmp	r3, #0
 8009b20:	d1d1      	bne.n	8009ac6 <lfs_fs_parent+0x1a>
        }
    }

    return LFS_ERR_NOENT;
 8009b22:	f06f 0301 	mvn.w	r3, #1
}
 8009b26:	4618      	mov	r0, r3
 8009b28:	3720      	adds	r7, #32
 8009b2a:	46bd      	mov	sp, r7
 8009b2c:	bd80      	pop	{r7, pc}
 8009b2e:	bf00      	nop
 8009b30:	08009a29 	.word	0x08009a29
 8009b34:	20000008 	.word	0x20000008
 8009b38:	7ff003ff 	.word	0x7ff003ff

08009b3c <lfs_fs_relocate>:

static int lfs_fs_relocate(lfs_t *lfs,
        const lfs_block_t oldpair[2], lfs_block_t newpair[2]) {
 8009b3c:	b580      	push	{r7, lr}
 8009b3e:	b098      	sub	sp, #96	; 0x60
 8009b40:	af00      	add	r7, sp, #0
 8009b42:	60f8      	str	r0, [r7, #12]
 8009b44:	60b9      	str	r1, [r7, #8]
 8009b46:	607a      	str	r2, [r7, #4]
    // update internal root
    if (lfs_pair_cmp(oldpair, lfs->root) == 0) {
 8009b48:	68fb      	ldr	r3, [r7, #12]
 8009b4a:	3320      	adds	r3, #32
 8009b4c:	4619      	mov	r1, r3
 8009b4e:	68b8      	ldr	r0, [r7, #8]
 8009b50:	f7fb fe3c 	bl	80057cc <lfs_pair_cmp>
 8009b54:	4603      	mov	r3, r0
 8009b56:	2b00      	cmp	r3, #0
 8009b58:	d111      	bne.n	8009b7e <lfs_fs_relocate+0x42>
        LFS_DEBUG("Relocating root %"PRIx32" %"PRIx32,
 8009b5a:	687b      	ldr	r3, [r7, #4]
 8009b5c:	681a      	ldr	r2, [r3, #0]
 8009b5e:	687b      	ldr	r3, [r7, #4]
 8009b60:	3304      	adds	r3, #4
 8009b62:	681b      	ldr	r3, [r3, #0]
 8009b64:	f640 713d 	movw	r1, #3901	; 0xf3d
 8009b68:	4849      	ldr	r0, [pc, #292]	; (8009c90 <lfs_fs_relocate+0x154>)
 8009b6a:	f008 fcab 	bl	80124c4 <iprintf>
                newpair[0], newpair[1]);
        lfs->root[0] = newpair[0];
 8009b6e:	687b      	ldr	r3, [r7, #4]
 8009b70:	681a      	ldr	r2, [r3, #0]
 8009b72:	68fb      	ldr	r3, [r7, #12]
 8009b74:	621a      	str	r2, [r3, #32]
        lfs->root[1] = newpair[1];
 8009b76:	687b      	ldr	r3, [r7, #4]
 8009b78:	685a      	ldr	r2, [r3, #4]
 8009b7a:	68fb      	ldr	r3, [r7, #12]
 8009b7c:	625a      	str	r2, [r3, #36]	; 0x24
    }

    // update internally tracked dirs
    for (struct lfs_mlist *d = lfs->mlist; d; d = d->next) {
 8009b7e:	68fb      	ldr	r3, [r7, #12]
 8009b80:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8009b82:	65fb      	str	r3, [r7, #92]	; 0x5c
 8009b84:	e013      	b.n	8009bae <lfs_fs_relocate+0x72>
        if (lfs_pair_cmp(oldpair, d->m.pair) == 0) {
 8009b86:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8009b88:	3308      	adds	r3, #8
 8009b8a:	4619      	mov	r1, r3
 8009b8c:	68b8      	ldr	r0, [r7, #8]
 8009b8e:	f7fb fe1d 	bl	80057cc <lfs_pair_cmp>
 8009b92:	4603      	mov	r3, r0
 8009b94:	2b00      	cmp	r3, #0
 8009b96:	d107      	bne.n	8009ba8 <lfs_fs_relocate+0x6c>
            d->m.pair[0] = newpair[0];
 8009b98:	687b      	ldr	r3, [r7, #4]
 8009b9a:	681a      	ldr	r2, [r3, #0]
 8009b9c:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8009b9e:	609a      	str	r2, [r3, #8]
            d->m.pair[1] = newpair[1];
 8009ba0:	687b      	ldr	r3, [r7, #4]
 8009ba2:	685a      	ldr	r2, [r3, #4]
 8009ba4:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8009ba6:	60da      	str	r2, [r3, #12]
    for (struct lfs_mlist *d = lfs->mlist; d; d = d->next) {
 8009ba8:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8009baa:	681b      	ldr	r3, [r3, #0]
 8009bac:	65fb      	str	r3, [r7, #92]	; 0x5c
 8009bae:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8009bb0:	2b00      	cmp	r3, #0
 8009bb2:	d1e8      	bne.n	8009b86 <lfs_fs_relocate+0x4a>
        }
    }

    // find parent
    lfs_mdir_t parent;
    lfs_stag_t tag = lfs_fs_parent(lfs, oldpair, &parent);
 8009bb4:	f107 0330 	add.w	r3, r7, #48	; 0x30
 8009bb8:	461a      	mov	r2, r3
 8009bba:	68b9      	ldr	r1, [r7, #8]
 8009bbc:	68f8      	ldr	r0, [r7, #12]
 8009bbe:	f7ff ff75 	bl	8009aac <lfs_fs_parent>
 8009bc2:	65b8      	str	r0, [r7, #88]	; 0x58
    if (tag < 0 && tag != LFS_ERR_NOENT) {
 8009bc4:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 8009bc6:	2b00      	cmp	r3, #0
 8009bc8:	da05      	bge.n	8009bd6 <lfs_fs_relocate+0x9a>
 8009bca:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 8009bcc:	f113 0f02 	cmn.w	r3, #2
 8009bd0:	d001      	beq.n	8009bd6 <lfs_fs_relocate+0x9a>
        return tag;
 8009bd2:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 8009bd4:	e058      	b.n	8009c88 <lfs_fs_relocate+0x14c>
    }

    if (tag != LFS_ERR_NOENT) {
 8009bd6:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 8009bd8:	f113 0f02 	cmn.w	r3, #2
 8009bdc:	d020      	beq.n	8009c20 <lfs_fs_relocate+0xe4>
        // update disk, this creates a desync
        lfs_fs_preporphans(lfs, +1);
 8009bde:	2101      	movs	r1, #1
 8009be0:	68f8      	ldr	r0, [r7, #12]
 8009be2:	f000 f859 	bl	8009c98 <lfs_fs_preporphans>

        lfs_pair_tole32(newpair);
 8009be6:	6878      	ldr	r0, [r7, #4]
 8009be8:	f7fb fe34 	bl	8005854 <lfs_pair_tole32>
        int err = lfs_dir_commit(lfs, &parent, LFS_MKATTRS({tag, newpair}));
 8009bec:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 8009bee:	62bb      	str	r3, [r7, #40]	; 0x28
 8009bf0:	687b      	ldr	r3, [r7, #4]
 8009bf2:	62fb      	str	r3, [r7, #44]	; 0x2c
 8009bf4:	f107 0228 	add.w	r2, r7, #40	; 0x28
 8009bf8:	f107 0130 	add.w	r1, r7, #48	; 0x30
 8009bfc:	2301      	movs	r3, #1
 8009bfe:	68f8      	ldr	r0, [r7, #12]
 8009c00:	f7fd fec2 	bl	8007988 <lfs_dir_commit>
 8009c04:	6578      	str	r0, [r7, #84]	; 0x54
        lfs_pair_fromle32(newpair);
 8009c06:	6878      	ldr	r0, [r7, #4]
 8009c08:	f7fb fe0a 	bl	8005820 <lfs_pair_fromle32>
        if (err) {
 8009c0c:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8009c0e:	2b00      	cmp	r3, #0
 8009c10:	d001      	beq.n	8009c16 <lfs_fs_relocate+0xda>
            return err;
 8009c12:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8009c14:	e038      	b.n	8009c88 <lfs_fs_relocate+0x14c>
        }

        // next step, clean up orphans
        lfs_fs_preporphans(lfs, -1);
 8009c16:	f04f 31ff 	mov.w	r1, #4294967295	; 0xffffffff
 8009c1a:	68f8      	ldr	r0, [r7, #12]
 8009c1c:	f000 f83c 	bl	8009c98 <lfs_fs_preporphans>
    }

    // find pred
    int err = lfs_fs_pred(lfs, oldpair, &parent);
 8009c20:	f107 0330 	add.w	r3, r7, #48	; 0x30
 8009c24:	461a      	mov	r2, r3
 8009c26:	68b9      	ldr	r1, [r7, #8]
 8009c28:	68f8      	ldr	r0, [r7, #12]
 8009c2a:	f7ff fec7 	bl	80099bc <lfs_fs_pred>
 8009c2e:	6538      	str	r0, [r7, #80]	; 0x50
    if (err && err != LFS_ERR_NOENT) {
 8009c30:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8009c32:	2b00      	cmp	r3, #0
 8009c34:	d005      	beq.n	8009c42 <lfs_fs_relocate+0x106>
 8009c36:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8009c38:	f113 0f02 	cmn.w	r3, #2
 8009c3c:	d001      	beq.n	8009c42 <lfs_fs_relocate+0x106>
        return err;
 8009c3e:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8009c40:	e022      	b.n	8009c88 <lfs_fs_relocate+0x14c>
    }

    // if we can't find dir, it must be new
    if (err != LFS_ERR_NOENT) {
 8009c42:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8009c44:	f113 0f02 	cmn.w	r3, #2
 8009c48:	d01d      	beq.n	8009c86 <lfs_fs_relocate+0x14a>
        // replace bad pair, either we clean up desync, or no desync occured
        lfs_pair_tole32(newpair);
 8009c4a:	6878      	ldr	r0, [r7, #4]
 8009c4c:	f7fb fe02 	bl	8005854 <lfs_pair_tole32>
        err = lfs_dir_commit(lfs, &parent, LFS_MKATTRS(
 8009c50:	f897 3047 	ldrb.w	r3, [r7, #71]	; 0x47
 8009c54:	f503 63c0 	add.w	r3, r3, #1536	; 0x600
 8009c58:	051a      	lsls	r2, r3, #20
 8009c5a:	4b0e      	ldr	r3, [pc, #56]	; (8009c94 <lfs_fs_relocate+0x158>)
 8009c5c:	4313      	orrs	r3, r2
 8009c5e:	61bb      	str	r3, [r7, #24]
 8009c60:	687b      	ldr	r3, [r7, #4]
 8009c62:	61fb      	str	r3, [r7, #28]
 8009c64:	f107 0218 	add.w	r2, r7, #24
 8009c68:	f107 0130 	add.w	r1, r7, #48	; 0x30
 8009c6c:	2301      	movs	r3, #1
 8009c6e:	68f8      	ldr	r0, [r7, #12]
 8009c70:	f7fd fe8a 	bl	8007988 <lfs_dir_commit>
 8009c74:	6538      	str	r0, [r7, #80]	; 0x50
                {LFS_MKTAG(LFS_TYPE_TAIL + parent.split, 0x3ff, 8), newpair}));
        lfs_pair_fromle32(newpair);
 8009c76:	6878      	ldr	r0, [r7, #4]
 8009c78:	f7fb fdd2 	bl	8005820 <lfs_pair_fromle32>
        if (err) {
 8009c7c:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8009c7e:	2b00      	cmp	r3, #0
 8009c80:	d001      	beq.n	8009c86 <lfs_fs_relocate+0x14a>
            return err;
 8009c82:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8009c84:	e000      	b.n	8009c88 <lfs_fs_relocate+0x14c>
        }
    }

    return 0;
 8009c86:	2300      	movs	r3, #0
}
 8009c88:	4618      	mov	r0, r3
 8009c8a:	3760      	adds	r7, #96	; 0x60
 8009c8c:	46bd      	mov	sp, r7
 8009c8e:	bd80      	pop	{r7, pc}
 8009c90:	08014a14 	.word	0x08014a14
 8009c94:	000ffc08 	.word	0x000ffc08

08009c98 <lfs_fs_preporphans>:

static void lfs_fs_preporphans(lfs_t *lfs, int8_t orphans) {
 8009c98:	b5b0      	push	{r4, r5, r7, lr}
 8009c9a:	b082      	sub	sp, #8
 8009c9c:	af00      	add	r7, sp, #0
 8009c9e:	6078      	str	r0, [r7, #4]
 8009ca0:	460b      	mov	r3, r1
 8009ca2:	70fb      	strb	r3, [r7, #3]
    lfs->gpending.tag += orphans;
 8009ca4:	687b      	ldr	r3, [r7, #4]
 8009ca6:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8009ca8:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8009cac:	441a      	add	r2, r3
 8009cae:	687b      	ldr	r3, [r7, #4]
 8009cb0:	63da      	str	r2, [r3, #60]	; 0x3c
    lfs_gstate_xororphans(&lfs->gdelta,   &lfs->gpending,
 8009cb2:	687b      	ldr	r3, [r7, #4]
 8009cb4:	f103 0448 	add.w	r4, r3, #72	; 0x48
 8009cb8:	687b      	ldr	r3, [r7, #4]
 8009cba:	f103 053c 	add.w	r5, r3, #60	; 0x3c
            lfs_gstate_hasorphans(&lfs->gpending));
 8009cbe:	687b      	ldr	r3, [r7, #4]
 8009cc0:	333c      	adds	r3, #60	; 0x3c
    lfs_gstate_xororphans(&lfs->gdelta,   &lfs->gpending,
 8009cc2:	4618      	mov	r0, r3
 8009cc4:	f7fb feae 	bl	8005a24 <lfs_gstate_hasorphans>
 8009cc8:	4603      	mov	r3, r0
 8009cca:	461a      	mov	r2, r3
 8009ccc:	4629      	mov	r1, r5
 8009cce:	4620      	mov	r0, r4
 8009cd0:	f7fb feee 	bl	8005ab0 <lfs_gstate_xororphans>
    lfs_gstate_xororphans(&lfs->gpending, &lfs->gpending,
 8009cd4:	687b      	ldr	r3, [r7, #4]
 8009cd6:	f103 043c 	add.w	r4, r3, #60	; 0x3c
 8009cda:	687b      	ldr	r3, [r7, #4]
 8009cdc:	f103 053c 	add.w	r5, r3, #60	; 0x3c
            lfs_gstate_hasorphans(&lfs->gpending));
 8009ce0:	687b      	ldr	r3, [r7, #4]
 8009ce2:	333c      	adds	r3, #60	; 0x3c
    lfs_gstate_xororphans(&lfs->gpending, &lfs->gpending,
 8009ce4:	4618      	mov	r0, r3
 8009ce6:	f7fb fe9d 	bl	8005a24 <lfs_gstate_hasorphans>
 8009cea:	4603      	mov	r3, r0
 8009cec:	461a      	mov	r2, r3
 8009cee:	4629      	mov	r1, r5
 8009cf0:	4620      	mov	r0, r4
 8009cf2:	f7fb fedd 	bl	8005ab0 <lfs_gstate_xororphans>
}
 8009cf6:	bf00      	nop
 8009cf8:	3708      	adds	r7, #8
 8009cfa:	46bd      	mov	sp, r7
 8009cfc:	bdb0      	pop	{r4, r5, r7, pc}

08009cfe <lfs_fs_size_count>:
    }

    return 0;
}

static int lfs_fs_size_count(void *p, lfs_block_t block) {
 8009cfe:	b480      	push	{r7}
 8009d00:	b085      	sub	sp, #20
 8009d02:	af00      	add	r7, sp, #0
 8009d04:	6078      	str	r0, [r7, #4]
 8009d06:	6039      	str	r1, [r7, #0]
    (void)block;
    lfs_size_t *size = p;
 8009d08:	687b      	ldr	r3, [r7, #4]
 8009d0a:	60fb      	str	r3, [r7, #12]
    *size += 1;
 8009d0c:	68fb      	ldr	r3, [r7, #12]
 8009d0e:	681b      	ldr	r3, [r3, #0]
 8009d10:	1c5a      	adds	r2, r3, #1
 8009d12:	68fb      	ldr	r3, [r7, #12]
 8009d14:	601a      	str	r2, [r3, #0]
    return 0;
 8009d16:	2300      	movs	r3, #0
}
 8009d18:	4618      	mov	r0, r3
 8009d1a:	3714      	adds	r7, #20
 8009d1c:	46bd      	mov	sp, r7
 8009d1e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009d22:	4770      	bx	lr

08009d24 <lfs_fs_size>:

lfs_ssize_t lfs_fs_size(lfs_t *lfs) {
 8009d24:	b580      	push	{r7, lr}
 8009d26:	b084      	sub	sp, #16
 8009d28:	af00      	add	r7, sp, #0
 8009d2a:	6078      	str	r0, [r7, #4]
    LFS_TRACE("lfs_fs_size(%p)", (void*)lfs);
 8009d2c:	687a      	ldr	r2, [r7, #4]
 8009d2e:	f640 71fe 	movw	r1, #4094	; 0xffe
 8009d32:	4811      	ldr	r0, [pc, #68]	; (8009d78 <lfs_fs_size+0x54>)
 8009d34:	f008 fbc6 	bl	80124c4 <iprintf>
    lfs_size_t size = 0;
 8009d38:	2300      	movs	r3, #0
 8009d3a:	60bb      	str	r3, [r7, #8]
    int err = lfs_fs_traverse(lfs, lfs_fs_size_count, &size);
 8009d3c:	f107 0308 	add.w	r3, r7, #8
 8009d40:	461a      	mov	r2, r3
 8009d42:	490e      	ldr	r1, [pc, #56]	; (8009d7c <lfs_fs_size+0x58>)
 8009d44:	6878      	ldr	r0, [r7, #4]
 8009d46:	f7ff fd11 	bl	800976c <lfs_fs_traverse>
 8009d4a:	60f8      	str	r0, [r7, #12]
    if (err) {
 8009d4c:	68fb      	ldr	r3, [r7, #12]
 8009d4e:	2b00      	cmp	r3, #0
 8009d50:	d007      	beq.n	8009d62 <lfs_fs_size+0x3e>
        LFS_TRACE("lfs_fs_size -> %"PRId32, err);
 8009d52:	68fa      	ldr	r2, [r7, #12]
 8009d54:	f241 0102 	movw	r1, #4098	; 0x1002
 8009d58:	4809      	ldr	r0, [pc, #36]	; (8009d80 <lfs_fs_size+0x5c>)
 8009d5a:	f008 fbb3 	bl	80124c4 <iprintf>
        return err;
 8009d5e:	68fb      	ldr	r3, [r7, #12]
 8009d60:	e006      	b.n	8009d70 <lfs_fs_size+0x4c>
    }

    LFS_TRACE("lfs_fs_size -> %"PRId32, err);
 8009d62:	68fa      	ldr	r2, [r7, #12]
 8009d64:	f241 0106 	movw	r1, #4102	; 0x1006
 8009d68:	4805      	ldr	r0, [pc, #20]	; (8009d80 <lfs_fs_size+0x5c>)
 8009d6a:	f008 fbab 	bl	80124c4 <iprintf>
    return size;
 8009d6e:	68bb      	ldr	r3, [r7, #8]
}
 8009d70:	4618      	mov	r0, r3
 8009d72:	3710      	adds	r7, #16
 8009d74:	46bd      	mov	sp, r7
 8009d76:	bd80      	pop	{r7, pc}
 8009d78:	08014ab8 	.word	0x08014ab8
 8009d7c:	08009cff 	.word	0x08009cff
 8009d80:	08014ad8 	.word	0x08014ad8

08009d84 <lfs_crc>:
// Only compile if user does not provide custom config
#ifndef LFS_CONFIG


// Software CRC implementation with small lookup table
uint32_t lfs_crc(uint32_t crc, const void *buffer, size_t size) {
 8009d84:	b480      	push	{r7}
 8009d86:	b087      	sub	sp, #28
 8009d88:	af00      	add	r7, sp, #0
 8009d8a:	60f8      	str	r0, [r7, #12]
 8009d8c:	60b9      	str	r1, [r7, #8]
 8009d8e:	607a      	str	r2, [r7, #4]
        0x76dc4190, 0x6b6b51f4, 0x4db26158, 0x5005713c,
        0xedb88320, 0xf00f9344, 0xd6d6a3e8, 0xcb61b38c,
        0x9b64c2b0, 0x86d3d2d4, 0xa00ae278, 0xbdbdf21c,
    };

    const uint8_t *data = buffer;
 8009d90:	68bb      	ldr	r3, [r7, #8]
 8009d92:	613b      	str	r3, [r7, #16]

    for (size_t i = 0; i < size; i++) {
 8009d94:	2300      	movs	r3, #0
 8009d96:	617b      	str	r3, [r7, #20]
 8009d98:	e024      	b.n	8009de4 <lfs_crc+0x60>
        crc = (crc >> 4) ^ rtable[(crc ^ (data[i] >> 0)) & 0xf];
 8009d9a:	68fb      	ldr	r3, [r7, #12]
 8009d9c:	091a      	lsrs	r2, r3, #4
 8009d9e:	6939      	ldr	r1, [r7, #16]
 8009da0:	697b      	ldr	r3, [r7, #20]
 8009da2:	440b      	add	r3, r1
 8009da4:	781b      	ldrb	r3, [r3, #0]
 8009da6:	4619      	mov	r1, r3
 8009da8:	68fb      	ldr	r3, [r7, #12]
 8009daa:	404b      	eors	r3, r1
 8009dac:	f003 030f 	and.w	r3, r3, #15
 8009db0:	4912      	ldr	r1, [pc, #72]	; (8009dfc <lfs_crc+0x78>)
 8009db2:	f851 3023 	ldr.w	r3, [r1, r3, lsl #2]
 8009db6:	4053      	eors	r3, r2
 8009db8:	60fb      	str	r3, [r7, #12]
        crc = (crc >> 4) ^ rtable[(crc ^ (data[i] >> 4)) & 0xf];
 8009dba:	68fb      	ldr	r3, [r7, #12]
 8009dbc:	091a      	lsrs	r2, r3, #4
 8009dbe:	6939      	ldr	r1, [r7, #16]
 8009dc0:	697b      	ldr	r3, [r7, #20]
 8009dc2:	440b      	add	r3, r1
 8009dc4:	781b      	ldrb	r3, [r3, #0]
 8009dc6:	091b      	lsrs	r3, r3, #4
 8009dc8:	b2db      	uxtb	r3, r3
 8009dca:	4619      	mov	r1, r3
 8009dcc:	68fb      	ldr	r3, [r7, #12]
 8009dce:	404b      	eors	r3, r1
 8009dd0:	f003 030f 	and.w	r3, r3, #15
 8009dd4:	4909      	ldr	r1, [pc, #36]	; (8009dfc <lfs_crc+0x78>)
 8009dd6:	f851 3023 	ldr.w	r3, [r1, r3, lsl #2]
 8009dda:	4053      	eors	r3, r2
 8009ddc:	60fb      	str	r3, [r7, #12]
    for (size_t i = 0; i < size; i++) {
 8009dde:	697b      	ldr	r3, [r7, #20]
 8009de0:	3301      	adds	r3, #1
 8009de2:	617b      	str	r3, [r7, #20]
 8009de4:	697a      	ldr	r2, [r7, #20]
 8009de6:	687b      	ldr	r3, [r7, #4]
 8009de8:	429a      	cmp	r2, r3
 8009dea:	d3d6      	bcc.n	8009d9a <lfs_crc+0x16>
    }

    return crc;
 8009dec:	68fb      	ldr	r3, [r7, #12]
}
 8009dee:	4618      	mov	r0, r3
 8009df0:	371c      	adds	r7, #28
 8009df2:	46bd      	mov	sp, r7
 8009df4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009df8:	4770      	bx	lr
 8009dfa:	bf00      	nop
 8009dfc:	08016d78 	.word	0x08016d78

08009e00 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack     /* set stack pointer */
 8009e00:	f8df d034 	ldr.w	sp, [pc, #52]	; 8009e38 <LoopFillZerobss+0x14>

/* Copy the data segment initializers from flash to SRAM */  
  movs  r1, #0
 8009e04:	2100      	movs	r1, #0
  b  LoopCopyDataInit
 8009e06:	e003      	b.n	8009e10 <LoopCopyDataInit>

08009e08 <CopyDataInit>:

CopyDataInit:
  ldr  r3, =_sidata
 8009e08:	4b0c      	ldr	r3, [pc, #48]	; (8009e3c <LoopFillZerobss+0x18>)
  ldr  r3, [r3, r1]
 8009e0a:	585b      	ldr	r3, [r3, r1]
  str  r3, [r0, r1]
 8009e0c:	5043      	str	r3, [r0, r1]
  adds  r1, r1, #4
 8009e0e:	3104      	adds	r1, #4

08009e10 <LoopCopyDataInit>:
    
LoopCopyDataInit:
  ldr  r0, =_sdata
 8009e10:	480b      	ldr	r0, [pc, #44]	; (8009e40 <LoopFillZerobss+0x1c>)
  ldr  r3, =_edata
 8009e12:	4b0c      	ldr	r3, [pc, #48]	; (8009e44 <LoopFillZerobss+0x20>)
  adds  r2, r0, r1
 8009e14:	1842      	adds	r2, r0, r1
  cmp  r2, r3
 8009e16:	429a      	cmp	r2, r3
  bcc  CopyDataInit
 8009e18:	d3f6      	bcc.n	8009e08 <CopyDataInit>
  ldr  r2, =_sbss
 8009e1a:	4a0b      	ldr	r2, [pc, #44]	; (8009e48 <LoopFillZerobss+0x24>)
  b  LoopFillZerobss
 8009e1c:	e002      	b.n	8009e24 <LoopFillZerobss>

08009e1e <FillZerobss>:
/* Zero fill the bss segment. */  
FillZerobss:
  movs  r3, #0
 8009e1e:	2300      	movs	r3, #0
  str  r3, [r2], #4
 8009e20:	f842 3b04 	str.w	r3, [r2], #4

08009e24 <LoopFillZerobss>:
    
LoopFillZerobss:
  ldr  r3, = _ebss
 8009e24:	4b09      	ldr	r3, [pc, #36]	; (8009e4c <LoopFillZerobss+0x28>)
  cmp  r2, r3
 8009e26:	429a      	cmp	r2, r3
  bcc  FillZerobss
 8009e28:	d3f9      	bcc.n	8009e1e <FillZerobss>

/* Call the clock system intitialization function.*/
  bl  SystemInit   
 8009e2a:	f7fa ff77 	bl	8004d1c <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 8009e2e:	f007 ff2d 	bl	8011c8c <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8009e32:	f7f7 fdbf 	bl	80019b4 <main>
  bx  lr    
 8009e36:	4770      	bx	lr
  ldr   sp, =_estack     /* set stack pointer */
 8009e38:	20020000 	.word	0x20020000
  ldr  r3, =_sidata
 8009e3c:	08016fa4 	.word	0x08016fa4
  ldr  r0, =_sdata
 8009e40:	20000000 	.word	0x20000000
  ldr  r3, =_edata
 8009e44:	2000011c 	.word	0x2000011c
  ldr  r2, =_sbss
 8009e48:	20000120 	.word	0x20000120
  ldr  r3, = _ebss
 8009e4c:	20008404 	.word	0x20008404

08009e50 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8009e50:	e7fe      	b.n	8009e50 <ADC_IRQHandler>
	...

08009e54 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8009e54:	b580      	push	{r7, lr}
 8009e56:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 8009e58:	4b0e      	ldr	r3, [pc, #56]	; (8009e94 <HAL_Init+0x40>)
 8009e5a:	681b      	ldr	r3, [r3, #0]
 8009e5c:	4a0d      	ldr	r2, [pc, #52]	; (8009e94 <HAL_Init+0x40>)
 8009e5e:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8009e62:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 8009e64:	4b0b      	ldr	r3, [pc, #44]	; (8009e94 <HAL_Init+0x40>)
 8009e66:	681b      	ldr	r3, [r3, #0]
 8009e68:	4a0a      	ldr	r2, [pc, #40]	; (8009e94 <HAL_Init+0x40>)
 8009e6a:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 8009e6e:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8009e70:	4b08      	ldr	r3, [pc, #32]	; (8009e94 <HAL_Init+0x40>)
 8009e72:	681b      	ldr	r3, [r3, #0]
 8009e74:	4a07      	ldr	r2, [pc, #28]	; (8009e94 <HAL_Init+0x40>)
 8009e76:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8009e7a:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8009e7c:	2003      	movs	r0, #3
 8009e7e:	f000 f8fc 	bl	800a07a <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8009e82:	200f      	movs	r0, #15
 8009e84:	f7fa fdde 	bl	8004a44 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8009e88:	f7fa fbe0 	bl	800464c <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8009e8c:	2300      	movs	r3, #0
}
 8009e8e:	4618      	mov	r0, r3
 8009e90:	bd80      	pop	{r7, pc}
 8009e92:	bf00      	nop
 8009e94:	40023c00 	.word	0x40023c00

08009e98 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8009e98:	b480      	push	{r7}
 8009e9a:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8009e9c:	4b06      	ldr	r3, [pc, #24]	; (8009eb8 <HAL_IncTick+0x20>)
 8009e9e:	781b      	ldrb	r3, [r3, #0]
 8009ea0:	461a      	mov	r2, r3
 8009ea2:	4b06      	ldr	r3, [pc, #24]	; (8009ebc <HAL_IncTick+0x24>)
 8009ea4:	681b      	ldr	r3, [r3, #0]
 8009ea6:	4413      	add	r3, r2
 8009ea8:	4a04      	ldr	r2, [pc, #16]	; (8009ebc <HAL_IncTick+0x24>)
 8009eaa:	6013      	str	r3, [r2, #0]
}
 8009eac:	bf00      	nop
 8009eae:	46bd      	mov	sp, r7
 8009eb0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009eb4:	4770      	bx	lr
 8009eb6:	bf00      	nop
 8009eb8:	200000a0 	.word	0x200000a0
 8009ebc:	20003de0 	.word	0x20003de0

08009ec0 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8009ec0:	b480      	push	{r7}
 8009ec2:	af00      	add	r7, sp, #0
  return uwTick;
 8009ec4:	4b03      	ldr	r3, [pc, #12]	; (8009ed4 <HAL_GetTick+0x14>)
 8009ec6:	681b      	ldr	r3, [r3, #0]
}
 8009ec8:	4618      	mov	r0, r3
 8009eca:	46bd      	mov	sp, r7
 8009ecc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009ed0:	4770      	bx	lr
 8009ed2:	bf00      	nop
 8009ed4:	20003de0 	.word	0x20003de0

08009ed8 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8009ed8:	b580      	push	{r7, lr}
 8009eda:	b084      	sub	sp, #16
 8009edc:	af00      	add	r7, sp, #0
 8009ede:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8009ee0:	f7ff ffee 	bl	8009ec0 <HAL_GetTick>
 8009ee4:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8009ee6:	687b      	ldr	r3, [r7, #4]
 8009ee8:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8009eea:	68fb      	ldr	r3, [r7, #12]
 8009eec:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8009ef0:	d005      	beq.n	8009efe <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8009ef2:	4b0a      	ldr	r3, [pc, #40]	; (8009f1c <HAL_Delay+0x44>)
 8009ef4:	781b      	ldrb	r3, [r3, #0]
 8009ef6:	461a      	mov	r2, r3
 8009ef8:	68fb      	ldr	r3, [r7, #12]
 8009efa:	4413      	add	r3, r2
 8009efc:	60fb      	str	r3, [r7, #12]
  }

  while((HAL_GetTick() - tickstart) < wait)
 8009efe:	bf00      	nop
 8009f00:	f7ff ffde 	bl	8009ec0 <HAL_GetTick>
 8009f04:	4602      	mov	r2, r0
 8009f06:	68bb      	ldr	r3, [r7, #8]
 8009f08:	1ad3      	subs	r3, r2, r3
 8009f0a:	68fa      	ldr	r2, [r7, #12]
 8009f0c:	429a      	cmp	r2, r3
 8009f0e:	d8f7      	bhi.n	8009f00 <HAL_Delay+0x28>
  {
  }
}
 8009f10:	bf00      	nop
 8009f12:	bf00      	nop
 8009f14:	3710      	adds	r7, #16
 8009f16:	46bd      	mov	sp, r7
 8009f18:	bd80      	pop	{r7, pc}
 8009f1a:	bf00      	nop
 8009f1c:	200000a0 	.word	0x200000a0

08009f20 <__NVIC_SetPriorityGrouping>:
{
 8009f20:	b480      	push	{r7}
 8009f22:	b085      	sub	sp, #20
 8009f24:	af00      	add	r7, sp, #0
 8009f26:	6078      	str	r0, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8009f28:	687b      	ldr	r3, [r7, #4]
 8009f2a:	f003 0307 	and.w	r3, r3, #7
 8009f2e:	60fb      	str	r3, [r7, #12]
  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8009f30:	4b0c      	ldr	r3, [pc, #48]	; (8009f64 <__NVIC_SetPriorityGrouping+0x44>)
 8009f32:	68db      	ldr	r3, [r3, #12]
 8009f34:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8009f36:	68ba      	ldr	r2, [r7, #8]
 8009f38:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8009f3c:	4013      	ands	r3, r2
 8009f3e:	60bb      	str	r3, [r7, #8]
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8009f40:	68fb      	ldr	r3, [r7, #12]
 8009f42:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8009f44:	68bb      	ldr	r3, [r7, #8]
 8009f46:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8009f48:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8009f4c:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8009f50:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8009f52:	4a04      	ldr	r2, [pc, #16]	; (8009f64 <__NVIC_SetPriorityGrouping+0x44>)
 8009f54:	68bb      	ldr	r3, [r7, #8]
 8009f56:	60d3      	str	r3, [r2, #12]
}
 8009f58:	bf00      	nop
 8009f5a:	3714      	adds	r7, #20
 8009f5c:	46bd      	mov	sp, r7
 8009f5e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009f62:	4770      	bx	lr
 8009f64:	e000ed00 	.word	0xe000ed00

08009f68 <__NVIC_GetPriorityGrouping>:
{
 8009f68:	b480      	push	{r7}
 8009f6a:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8009f6c:	4b04      	ldr	r3, [pc, #16]	; (8009f80 <__NVIC_GetPriorityGrouping+0x18>)
 8009f6e:	68db      	ldr	r3, [r3, #12]
 8009f70:	0a1b      	lsrs	r3, r3, #8
 8009f72:	f003 0307 	and.w	r3, r3, #7
}
 8009f76:	4618      	mov	r0, r3
 8009f78:	46bd      	mov	sp, r7
 8009f7a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009f7e:	4770      	bx	lr
 8009f80:	e000ed00 	.word	0xe000ed00

08009f84 <__NVIC_EnableIRQ>:
{
 8009f84:	b480      	push	{r7}
 8009f86:	b083      	sub	sp, #12
 8009f88:	af00      	add	r7, sp, #0
 8009f8a:	4603      	mov	r3, r0
 8009f8c:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8009f8e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8009f92:	2b00      	cmp	r3, #0
 8009f94:	db0b      	blt.n	8009fae <__NVIC_EnableIRQ+0x2a>
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8009f96:	79fb      	ldrb	r3, [r7, #7]
 8009f98:	f003 021f 	and.w	r2, r3, #31
 8009f9c:	4907      	ldr	r1, [pc, #28]	; (8009fbc <__NVIC_EnableIRQ+0x38>)
 8009f9e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8009fa2:	095b      	lsrs	r3, r3, #5
 8009fa4:	2001      	movs	r0, #1
 8009fa6:	fa00 f202 	lsl.w	r2, r0, r2
 8009faa:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
}
 8009fae:	bf00      	nop
 8009fb0:	370c      	adds	r7, #12
 8009fb2:	46bd      	mov	sp, r7
 8009fb4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009fb8:	4770      	bx	lr
 8009fba:	bf00      	nop
 8009fbc:	e000e100 	.word	0xe000e100

08009fc0 <__NVIC_SetPriority>:
{
 8009fc0:	b480      	push	{r7}
 8009fc2:	b083      	sub	sp, #12
 8009fc4:	af00      	add	r7, sp, #0
 8009fc6:	4603      	mov	r3, r0
 8009fc8:	6039      	str	r1, [r7, #0]
 8009fca:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8009fcc:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8009fd0:	2b00      	cmp	r3, #0
 8009fd2:	db0a      	blt.n	8009fea <__NVIC_SetPriority+0x2a>
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8009fd4:	683b      	ldr	r3, [r7, #0]
 8009fd6:	b2da      	uxtb	r2, r3
 8009fd8:	490c      	ldr	r1, [pc, #48]	; (800a00c <__NVIC_SetPriority+0x4c>)
 8009fda:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8009fde:	0112      	lsls	r2, r2, #4
 8009fe0:	b2d2      	uxtb	r2, r2
 8009fe2:	440b      	add	r3, r1
 8009fe4:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
}
 8009fe8:	e00a      	b.n	800a000 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8009fea:	683b      	ldr	r3, [r7, #0]
 8009fec:	b2da      	uxtb	r2, r3
 8009fee:	4908      	ldr	r1, [pc, #32]	; (800a010 <__NVIC_SetPriority+0x50>)
 8009ff0:	79fb      	ldrb	r3, [r7, #7]
 8009ff2:	f003 030f 	and.w	r3, r3, #15
 8009ff6:	3b04      	subs	r3, #4
 8009ff8:	0112      	lsls	r2, r2, #4
 8009ffa:	b2d2      	uxtb	r2, r2
 8009ffc:	440b      	add	r3, r1
 8009ffe:	761a      	strb	r2, [r3, #24]
}
 800a000:	bf00      	nop
 800a002:	370c      	adds	r7, #12
 800a004:	46bd      	mov	sp, r7
 800a006:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a00a:	4770      	bx	lr
 800a00c:	e000e100 	.word	0xe000e100
 800a010:	e000ed00 	.word	0xe000ed00

0800a014 <NVIC_EncodePriority>:
{
 800a014:	b480      	push	{r7}
 800a016:	b089      	sub	sp, #36	; 0x24
 800a018:	af00      	add	r7, sp, #0
 800a01a:	60f8      	str	r0, [r7, #12]
 800a01c:	60b9      	str	r1, [r7, #8]
 800a01e:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 800a020:	68fb      	ldr	r3, [r7, #12]
 800a022:	f003 0307 	and.w	r3, r3, #7
 800a026:	61fb      	str	r3, [r7, #28]
  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 800a028:	69fb      	ldr	r3, [r7, #28]
 800a02a:	f1c3 0307 	rsb	r3, r3, #7
 800a02e:	2b04      	cmp	r3, #4
 800a030:	bf28      	it	cs
 800a032:	2304      	movcs	r3, #4
 800a034:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 800a036:	69fb      	ldr	r3, [r7, #28]
 800a038:	3304      	adds	r3, #4
 800a03a:	2b06      	cmp	r3, #6
 800a03c:	d902      	bls.n	800a044 <NVIC_EncodePriority+0x30>
 800a03e:	69fb      	ldr	r3, [r7, #28]
 800a040:	3b03      	subs	r3, #3
 800a042:	e000      	b.n	800a046 <NVIC_EncodePriority+0x32>
 800a044:	2300      	movs	r3, #0
 800a046:	617b      	str	r3, [r7, #20]
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 800a048:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 800a04c:	69bb      	ldr	r3, [r7, #24]
 800a04e:	fa02 f303 	lsl.w	r3, r2, r3
 800a052:	43da      	mvns	r2, r3
 800a054:	68bb      	ldr	r3, [r7, #8]
 800a056:	401a      	ands	r2, r3
 800a058:	697b      	ldr	r3, [r7, #20]
 800a05a:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 800a05c:	f04f 31ff 	mov.w	r1, #4294967295	; 0xffffffff
 800a060:	697b      	ldr	r3, [r7, #20]
 800a062:	fa01 f303 	lsl.w	r3, r1, r3
 800a066:	43d9      	mvns	r1, r3
 800a068:	687b      	ldr	r3, [r7, #4]
 800a06a:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 800a06c:	4313      	orrs	r3, r2
}
 800a06e:	4618      	mov	r0, r3
 800a070:	3724      	adds	r7, #36	; 0x24
 800a072:	46bd      	mov	sp, r7
 800a074:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a078:	4770      	bx	lr

0800a07a <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 800a07a:	b580      	push	{r7, lr}
 800a07c:	b082      	sub	sp, #8
 800a07e:	af00      	add	r7, sp, #0
 800a080:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 800a082:	6878      	ldr	r0, [r7, #4]
 800a084:	f7ff ff4c 	bl	8009f20 <__NVIC_SetPriorityGrouping>
}
 800a088:	bf00      	nop
 800a08a:	3708      	adds	r7, #8
 800a08c:	46bd      	mov	sp, r7
 800a08e:	bd80      	pop	{r7, pc}

0800a090 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 800a090:	b580      	push	{r7, lr}
 800a092:	b086      	sub	sp, #24
 800a094:	af00      	add	r7, sp, #0
 800a096:	4603      	mov	r3, r0
 800a098:	60b9      	str	r1, [r7, #8]
 800a09a:	607a      	str	r2, [r7, #4]
 800a09c:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 800a09e:	2300      	movs	r3, #0
 800a0a0:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 800a0a2:	f7ff ff61 	bl	8009f68 <__NVIC_GetPriorityGrouping>
 800a0a6:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 800a0a8:	687a      	ldr	r2, [r7, #4]
 800a0aa:	68b9      	ldr	r1, [r7, #8]
 800a0ac:	6978      	ldr	r0, [r7, #20]
 800a0ae:	f7ff ffb1 	bl	800a014 <NVIC_EncodePriority>
 800a0b2:	4602      	mov	r2, r0
 800a0b4:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800a0b8:	4611      	mov	r1, r2
 800a0ba:	4618      	mov	r0, r3
 800a0bc:	f7ff ff80 	bl	8009fc0 <__NVIC_SetPriority>
}
 800a0c0:	bf00      	nop
 800a0c2:	3718      	adds	r7, #24
 800a0c4:	46bd      	mov	sp, r7
 800a0c6:	bd80      	pop	{r7, pc}

0800a0c8 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 800a0c8:	b580      	push	{r7, lr}
 800a0ca:	b082      	sub	sp, #8
 800a0cc:	af00      	add	r7, sp, #0
 800a0ce:	4603      	mov	r3, r0
 800a0d0:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 800a0d2:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800a0d6:	4618      	mov	r0, r3
 800a0d8:	f7ff ff54 	bl	8009f84 <__NVIC_EnableIRQ>
}
 800a0dc:	bf00      	nop
 800a0de:	3708      	adds	r7, #8
 800a0e0:	46bd      	mov	sp, r7
 800a0e2:	bd80      	pop	{r7, pc}

0800a0e4 <HAL_DMA_Init>:
  * @param  hdma Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 800a0e4:	b580      	push	{r7, lr}
 800a0e6:	b086      	sub	sp, #24
 800a0e8:	af00      	add	r7, sp, #0
 800a0ea:	6078      	str	r0, [r7, #4]
  uint32_t tmp = 0U;
 800a0ec:	2300      	movs	r3, #0
 800a0ee:	617b      	str	r3, [r7, #20]
  uint32_t tickstart = HAL_GetTick();
 800a0f0:	f7ff fee6 	bl	8009ec0 <HAL_GetTick>
 800a0f4:	6138      	str	r0, [r7, #16]
  DMA_Base_Registers *regs;

  /* Check the DMA peripheral state */
  if(hdma == NULL)
 800a0f6:	687b      	ldr	r3, [r7, #4]
 800a0f8:	2b00      	cmp	r3, #0
 800a0fa:	d101      	bne.n	800a100 <HAL_DMA_Init+0x1c>
  {
    return HAL_ERROR;
 800a0fc:	2301      	movs	r3, #1
 800a0fe:	e099      	b.n	800a234 <HAL_DMA_Init+0x150>
    assert_param(IS_DMA_MEMORY_BURST(hdma->Init.MemBurst));
    assert_param(IS_DMA_PERIPHERAL_BURST(hdma->Init.PeriphBurst));
  }

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 800a100:	687b      	ldr	r3, [r7, #4]
 800a102:	2202      	movs	r2, #2
 800a104:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

  /* Allocate lock resource */
  __HAL_UNLOCK(hdma);
 800a108:	687b      	ldr	r3, [r7, #4]
 800a10a:	2200      	movs	r2, #0
 800a10c:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
  
  /* Disable the peripheral */
  __HAL_DMA_DISABLE(hdma);
 800a110:	687b      	ldr	r3, [r7, #4]
 800a112:	681b      	ldr	r3, [r3, #0]
 800a114:	681a      	ldr	r2, [r3, #0]
 800a116:	687b      	ldr	r3, [r7, #4]
 800a118:	681b      	ldr	r3, [r3, #0]
 800a11a:	f022 0201 	bic.w	r2, r2, #1
 800a11e:	601a      	str	r2, [r3, #0]
  
  /* Check if the DMA Stream is effectively disabled */
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 800a120:	e00f      	b.n	800a142 <HAL_DMA_Init+0x5e>
  {
    /* Check for the Timeout */
    if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 800a122:	f7ff fecd 	bl	8009ec0 <HAL_GetTick>
 800a126:	4602      	mov	r2, r0
 800a128:	693b      	ldr	r3, [r7, #16]
 800a12a:	1ad3      	subs	r3, r2, r3
 800a12c:	2b05      	cmp	r3, #5
 800a12e:	d908      	bls.n	800a142 <HAL_DMA_Init+0x5e>
    {
      /* Update error code */
      hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 800a130:	687b      	ldr	r3, [r7, #4]
 800a132:	2220      	movs	r2, #32
 800a134:	655a      	str	r2, [r3, #84]	; 0x54
      
      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_TIMEOUT;
 800a136:	687b      	ldr	r3, [r7, #4]
 800a138:	2203      	movs	r2, #3
 800a13a:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
      
      return HAL_TIMEOUT;
 800a13e:	2303      	movs	r3, #3
 800a140:	e078      	b.n	800a234 <HAL_DMA_Init+0x150>
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 800a142:	687b      	ldr	r3, [r7, #4]
 800a144:	681b      	ldr	r3, [r3, #0]
 800a146:	681b      	ldr	r3, [r3, #0]
 800a148:	f003 0301 	and.w	r3, r3, #1
 800a14c:	2b00      	cmp	r3, #0
 800a14e:	d1e8      	bne.n	800a122 <HAL_DMA_Init+0x3e>
    }
  }
  
  /* Get the CR register value */
  tmp = hdma->Instance->CR;
 800a150:	687b      	ldr	r3, [r7, #4]
 800a152:	681b      	ldr	r3, [r3, #0]
 800a154:	681b      	ldr	r3, [r3, #0]
 800a156:	617b      	str	r3, [r7, #20]

  /* Clear CHSEL, MBURST, PBURST, PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR, CT and DBM bits */
  tmp &= ((uint32_t)~(DMA_SxCR_CHSEL | DMA_SxCR_MBURST | DMA_SxCR_PBURST | \
 800a158:	697a      	ldr	r2, [r7, #20]
 800a15a:	4b38      	ldr	r3, [pc, #224]	; (800a23c <HAL_DMA_Init+0x158>)
 800a15c:	4013      	ands	r3, r2
 800a15e:	617b      	str	r3, [r7, #20]
                      DMA_SxCR_PL    | DMA_SxCR_MSIZE  | DMA_SxCR_PSIZE  | \
                      DMA_SxCR_MINC  | DMA_SxCR_PINC   | DMA_SxCR_CIRC   | \
                      DMA_SxCR_DIR   | DMA_SxCR_CT     | DMA_SxCR_DBM));

  /* Prepare the DMA Stream configuration */
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 800a160:	687b      	ldr	r3, [r7, #4]
 800a162:	685a      	ldr	r2, [r3, #4]
 800a164:	687b      	ldr	r3, [r7, #4]
 800a166:	689b      	ldr	r3, [r3, #8]
 800a168:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 800a16a:	687b      	ldr	r3, [r7, #4]
 800a16c:	68db      	ldr	r3, [r3, #12]
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 800a16e:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 800a170:	687b      	ldr	r3, [r7, #4]
 800a172:	691b      	ldr	r3, [r3, #16]
 800a174:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 800a176:	687b      	ldr	r3, [r7, #4]
 800a178:	695b      	ldr	r3, [r3, #20]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 800a17a:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 800a17c:	687b      	ldr	r3, [r7, #4]
 800a17e:	699b      	ldr	r3, [r3, #24]
 800a180:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 800a182:	687b      	ldr	r3, [r7, #4]
 800a184:	69db      	ldr	r3, [r3, #28]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 800a186:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 800a188:	687b      	ldr	r3, [r7, #4]
 800a18a:	6a1b      	ldr	r3, [r3, #32]
 800a18c:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 800a18e:	697a      	ldr	r2, [r7, #20]
 800a190:	4313      	orrs	r3, r2
 800a192:	617b      	str	r3, [r7, #20]

  /* the Memory burst and peripheral burst are not used when the FIFO is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 800a194:	687b      	ldr	r3, [r7, #4]
 800a196:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800a198:	2b04      	cmp	r3, #4
 800a19a:	d107      	bne.n	800a1ac <HAL_DMA_Init+0xc8>
  {
    /* Get memory burst and peripheral burst */
    tmp |=  hdma->Init.MemBurst | hdma->Init.PeriphBurst;
 800a19c:	687b      	ldr	r3, [r7, #4]
 800a19e:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800a1a0:	687b      	ldr	r3, [r7, #4]
 800a1a2:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800a1a4:	4313      	orrs	r3, r2
 800a1a6:	697a      	ldr	r2, [r7, #20]
 800a1a8:	4313      	orrs	r3, r2
 800a1aa:	617b      	str	r3, [r7, #20]
  }
  
  /* Write to DMA Stream CR register */
  hdma->Instance->CR = tmp;  
 800a1ac:	687b      	ldr	r3, [r7, #4]
 800a1ae:	681b      	ldr	r3, [r3, #0]
 800a1b0:	697a      	ldr	r2, [r7, #20]
 800a1b2:	601a      	str	r2, [r3, #0]

  /* Get the FCR register value */
  tmp = hdma->Instance->FCR;
 800a1b4:	687b      	ldr	r3, [r7, #4]
 800a1b6:	681b      	ldr	r3, [r3, #0]
 800a1b8:	695b      	ldr	r3, [r3, #20]
 800a1ba:	617b      	str	r3, [r7, #20]

  /* Clear Direct mode and FIFO threshold bits */
  tmp &= (uint32_t)~(DMA_SxFCR_DMDIS | DMA_SxFCR_FTH);
 800a1bc:	697b      	ldr	r3, [r7, #20]
 800a1be:	f023 0307 	bic.w	r3, r3, #7
 800a1c2:	617b      	str	r3, [r7, #20]

  /* Prepare the DMA Stream FIFO configuration */
  tmp |= hdma->Init.FIFOMode;
 800a1c4:	687b      	ldr	r3, [r7, #4]
 800a1c6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800a1c8:	697a      	ldr	r2, [r7, #20]
 800a1ca:	4313      	orrs	r3, r2
 800a1cc:	617b      	str	r3, [r7, #20]

  /* The FIFO threshold is not used when the FIFO mode is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 800a1ce:	687b      	ldr	r3, [r7, #4]
 800a1d0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800a1d2:	2b04      	cmp	r3, #4
 800a1d4:	d117      	bne.n	800a206 <HAL_DMA_Init+0x122>
  {
    /* Get the FIFO threshold */
    tmp |= hdma->Init.FIFOThreshold;
 800a1d6:	687b      	ldr	r3, [r7, #4]
 800a1d8:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800a1da:	697a      	ldr	r2, [r7, #20]
 800a1dc:	4313      	orrs	r3, r2
 800a1de:	617b      	str	r3, [r7, #20]
    
    /* Check compatibility between FIFO threshold level and size of the memory burst */
    /* for INCR4, INCR8, INCR16 bursts */
    if (hdma->Init.MemBurst != DMA_MBURST_SINGLE)
 800a1e0:	687b      	ldr	r3, [r7, #4]
 800a1e2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800a1e4:	2b00      	cmp	r3, #0
 800a1e6:	d00e      	beq.n	800a206 <HAL_DMA_Init+0x122>
    {
      if (DMA_CheckFifoParam(hdma) != HAL_OK)
 800a1e8:	6878      	ldr	r0, [r7, #4]
 800a1ea:	f000 fb01 	bl	800a7f0 <DMA_CheckFifoParam>
 800a1ee:	4603      	mov	r3, r0
 800a1f0:	2b00      	cmp	r3, #0
 800a1f2:	d008      	beq.n	800a206 <HAL_DMA_Init+0x122>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_PARAM;
 800a1f4:	687b      	ldr	r3, [r7, #4]
 800a1f6:	2240      	movs	r2, #64	; 0x40
 800a1f8:	655a      	str	r2, [r3, #84]	; 0x54
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 800a1fa:	687b      	ldr	r3, [r7, #4]
 800a1fc:	2201      	movs	r2, #1
 800a1fe:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
        
        return HAL_ERROR; 
 800a202:	2301      	movs	r3, #1
 800a204:	e016      	b.n	800a234 <HAL_DMA_Init+0x150>
      }
    }
  }
  
  /* Write to DMA Stream FCR */
  hdma->Instance->FCR = tmp;
 800a206:	687b      	ldr	r3, [r7, #4]
 800a208:	681b      	ldr	r3, [r3, #0]
 800a20a:	697a      	ldr	r2, [r7, #20]
 800a20c:	615a      	str	r2, [r3, #20]

  /* Initialize StreamBaseAddress and StreamIndex parameters to be used to calculate
     DMA steam Base Address needed by HAL_DMA_IRQHandler() and HAL_DMA_PollForTransfer() */
  regs = (DMA_Base_Registers *)DMA_CalcBaseAndBitshift(hdma);
 800a20e:	6878      	ldr	r0, [r7, #4]
 800a210:	f000 fab8 	bl	800a784 <DMA_CalcBaseAndBitshift>
 800a214:	4603      	mov	r3, r0
 800a216:	60fb      	str	r3, [r7, #12]
  
  /* Clear all interrupt flags */
  regs->IFCR = 0x3FU << hdma->StreamIndex;
 800a218:	687b      	ldr	r3, [r7, #4]
 800a21a:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800a21c:	223f      	movs	r2, #63	; 0x3f
 800a21e:	409a      	lsls	r2, r3
 800a220:	68fb      	ldr	r3, [r7, #12]
 800a222:	609a      	str	r2, [r3, #8]

  /* Initialize the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 800a224:	687b      	ldr	r3, [r7, #4]
 800a226:	2200      	movs	r2, #0
 800a228:	655a      	str	r2, [r3, #84]	; 0x54
                                                                                     
  /* Initialize the DMA state */
  hdma->State = HAL_DMA_STATE_READY;
 800a22a:	687b      	ldr	r3, [r7, #4]
 800a22c:	2201      	movs	r2, #1
 800a22e:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

  return HAL_OK;
 800a232:	2300      	movs	r3, #0
}
 800a234:	4618      	mov	r0, r3
 800a236:	3718      	adds	r7, #24
 800a238:	46bd      	mov	sp, r7
 800a23a:	bd80      	pop	{r7, pc}
 800a23c:	f010803f 	.word	0xf010803f

0800a240 <HAL_DMA_Start_IT>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 800a240:	b580      	push	{r7, lr}
 800a242:	b086      	sub	sp, #24
 800a244:	af00      	add	r7, sp, #0
 800a246:	60f8      	str	r0, [r7, #12]
 800a248:	60b9      	str	r1, [r7, #8]
 800a24a:	607a      	str	r2, [r7, #4]
 800a24c:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 800a24e:	2300      	movs	r3, #0
 800a250:	75fb      	strb	r3, [r7, #23]

  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 800a252:	68fb      	ldr	r3, [r7, #12]
 800a254:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800a256:	613b      	str	r3, [r7, #16]
  
  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));
 
  /* Process locked */
  __HAL_LOCK(hdma);
 800a258:	68fb      	ldr	r3, [r7, #12]
 800a25a:	f893 3034 	ldrb.w	r3, [r3, #52]	; 0x34
 800a25e:	2b01      	cmp	r3, #1
 800a260:	d101      	bne.n	800a266 <HAL_DMA_Start_IT+0x26>
 800a262:	2302      	movs	r3, #2
 800a264:	e040      	b.n	800a2e8 <HAL_DMA_Start_IT+0xa8>
 800a266:	68fb      	ldr	r3, [r7, #12]
 800a268:	2201      	movs	r2, #1
 800a26a:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
  
  if(HAL_DMA_STATE_READY == hdma->State)
 800a26e:	68fb      	ldr	r3, [r7, #12]
 800a270:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 800a274:	b2db      	uxtb	r3, r3
 800a276:	2b01      	cmp	r3, #1
 800a278:	d12f      	bne.n	800a2da <HAL_DMA_Start_IT+0x9a>
  {
    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 800a27a:	68fb      	ldr	r3, [r7, #12]
 800a27c:	2202      	movs	r2, #2
 800a27e:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
    
    /* Initialize the error code */
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 800a282:	68fb      	ldr	r3, [r7, #12]
 800a284:	2200      	movs	r2, #0
 800a286:	655a      	str	r2, [r3, #84]	; 0x54
    
    /* Configure the source, destination address and the data length */
    DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 800a288:	683b      	ldr	r3, [r7, #0]
 800a28a:	687a      	ldr	r2, [r7, #4]
 800a28c:	68b9      	ldr	r1, [r7, #8]
 800a28e:	68f8      	ldr	r0, [r7, #12]
 800a290:	f000 fa4a 	bl	800a728 <DMA_SetConfig>
    
    /* Clear all interrupt flags at correct offset within the register */
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 800a294:	68fb      	ldr	r3, [r7, #12]
 800a296:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800a298:	223f      	movs	r2, #63	; 0x3f
 800a29a:	409a      	lsls	r2, r3
 800a29c:	693b      	ldr	r3, [r7, #16]
 800a29e:	609a      	str	r2, [r3, #8]
    
    /* Enable Common interrupts*/
    hdma->Instance->CR  |= DMA_IT_TC | DMA_IT_TE | DMA_IT_DME;
 800a2a0:	68fb      	ldr	r3, [r7, #12]
 800a2a2:	681b      	ldr	r3, [r3, #0]
 800a2a4:	681a      	ldr	r2, [r3, #0]
 800a2a6:	68fb      	ldr	r3, [r7, #12]
 800a2a8:	681b      	ldr	r3, [r3, #0]
 800a2aa:	f042 0216 	orr.w	r2, r2, #22
 800a2ae:	601a      	str	r2, [r3, #0]
    
    if(hdma->XferHalfCpltCallback != NULL)
 800a2b0:	68fb      	ldr	r3, [r7, #12]
 800a2b2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800a2b4:	2b00      	cmp	r3, #0
 800a2b6:	d007      	beq.n	800a2c8 <HAL_DMA_Start_IT+0x88>
    {
      hdma->Instance->CR  |= DMA_IT_HT;
 800a2b8:	68fb      	ldr	r3, [r7, #12]
 800a2ba:	681b      	ldr	r3, [r3, #0]
 800a2bc:	681a      	ldr	r2, [r3, #0]
 800a2be:	68fb      	ldr	r3, [r7, #12]
 800a2c0:	681b      	ldr	r3, [r3, #0]
 800a2c2:	f042 0208 	orr.w	r2, r2, #8
 800a2c6:	601a      	str	r2, [r3, #0]
    }
    
    /* Enable the Peripheral */
    __HAL_DMA_ENABLE(hdma);
 800a2c8:	68fb      	ldr	r3, [r7, #12]
 800a2ca:	681b      	ldr	r3, [r3, #0]
 800a2cc:	681a      	ldr	r2, [r3, #0]
 800a2ce:	68fb      	ldr	r3, [r7, #12]
 800a2d0:	681b      	ldr	r3, [r3, #0]
 800a2d2:	f042 0201 	orr.w	r2, r2, #1
 800a2d6:	601a      	str	r2, [r3, #0]
 800a2d8:	e005      	b.n	800a2e6 <HAL_DMA_Start_IT+0xa6>
  }
  else
  {
    /* Process unlocked */
    __HAL_UNLOCK(hdma);	  
 800a2da:	68fb      	ldr	r3, [r7, #12]
 800a2dc:	2200      	movs	r2, #0
 800a2de:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    
    /* Return error status */
    status = HAL_BUSY;
 800a2e2:	2302      	movs	r3, #2
 800a2e4:	75fb      	strb	r3, [r7, #23]
  }
  
  return status;
 800a2e6:	7dfb      	ldrb	r3, [r7, #23]
}
 800a2e8:	4618      	mov	r0, r3
 800a2ea:	3718      	adds	r7, #24
 800a2ec:	46bd      	mov	sp, r7
 800a2ee:	bd80      	pop	{r7, pc}

0800a2f0 <HAL_DMA_Abort>:
  *        and the Stream will be effectively disabled only after the transfer of
  *        this single data is finished.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 800a2f0:	b580      	push	{r7, lr}
 800a2f2:	b084      	sub	sp, #16
 800a2f4:	af00      	add	r7, sp, #0
 800a2f6:	6078      	str	r0, [r7, #4]
  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 800a2f8:	687b      	ldr	r3, [r7, #4]
 800a2fa:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800a2fc:	60fb      	str	r3, [r7, #12]
  
  uint32_t tickstart = HAL_GetTick();
 800a2fe:	f7ff fddf 	bl	8009ec0 <HAL_GetTick>
 800a302:	60b8      	str	r0, [r7, #8]
  
  if(hdma->State != HAL_DMA_STATE_BUSY)
 800a304:	687b      	ldr	r3, [r7, #4]
 800a306:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 800a30a:	b2db      	uxtb	r3, r3
 800a30c:	2b02      	cmp	r3, #2
 800a30e:	d008      	beq.n	800a322 <HAL_DMA_Abort+0x32>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 800a310:	687b      	ldr	r3, [r7, #4]
 800a312:	2280      	movs	r2, #128	; 0x80
 800a314:	655a      	str	r2, [r3, #84]	; 0x54
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 800a316:	687b      	ldr	r3, [r7, #4]
 800a318:	2200      	movs	r2, #0
 800a31a:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    
    return HAL_ERROR;
 800a31e:	2301      	movs	r3, #1
 800a320:	e052      	b.n	800a3c8 <HAL_DMA_Abort+0xd8>
  }
  else
  {
    /* Disable all the transfer interrupts */
    hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 800a322:	687b      	ldr	r3, [r7, #4]
 800a324:	681b      	ldr	r3, [r3, #0]
 800a326:	681a      	ldr	r2, [r3, #0]
 800a328:	687b      	ldr	r3, [r7, #4]
 800a32a:	681b      	ldr	r3, [r3, #0]
 800a32c:	f022 0216 	bic.w	r2, r2, #22
 800a330:	601a      	str	r2, [r3, #0]
    hdma->Instance->FCR &= ~(DMA_IT_FE);
 800a332:	687b      	ldr	r3, [r7, #4]
 800a334:	681b      	ldr	r3, [r3, #0]
 800a336:	695a      	ldr	r2, [r3, #20]
 800a338:	687b      	ldr	r3, [r7, #4]
 800a33a:	681b      	ldr	r3, [r3, #0]
 800a33c:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 800a340:	615a      	str	r2, [r3, #20]
    
    if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 800a342:	687b      	ldr	r3, [r7, #4]
 800a344:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800a346:	2b00      	cmp	r3, #0
 800a348:	d103      	bne.n	800a352 <HAL_DMA_Abort+0x62>
 800a34a:	687b      	ldr	r3, [r7, #4]
 800a34c:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800a34e:	2b00      	cmp	r3, #0
 800a350:	d007      	beq.n	800a362 <HAL_DMA_Abort+0x72>
    {
      hdma->Instance->CR  &= ~(DMA_IT_HT);
 800a352:	687b      	ldr	r3, [r7, #4]
 800a354:	681b      	ldr	r3, [r3, #0]
 800a356:	681a      	ldr	r2, [r3, #0]
 800a358:	687b      	ldr	r3, [r7, #4]
 800a35a:	681b      	ldr	r3, [r3, #0]
 800a35c:	f022 0208 	bic.w	r2, r2, #8
 800a360:	601a      	str	r2, [r3, #0]
    }
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 800a362:	687b      	ldr	r3, [r7, #4]
 800a364:	681b      	ldr	r3, [r3, #0]
 800a366:	681a      	ldr	r2, [r3, #0]
 800a368:	687b      	ldr	r3, [r7, #4]
 800a36a:	681b      	ldr	r3, [r3, #0]
 800a36c:	f022 0201 	bic.w	r2, r2, #1
 800a370:	601a      	str	r2, [r3, #0]
    
    /* Check if the DMA Stream is effectively disabled */
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 800a372:	e013      	b.n	800a39c <HAL_DMA_Abort+0xac>
    {
      /* Check for the Timeout */
      if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 800a374:	f7ff fda4 	bl	8009ec0 <HAL_GetTick>
 800a378:	4602      	mov	r2, r0
 800a37a:	68bb      	ldr	r3, [r7, #8]
 800a37c:	1ad3      	subs	r3, r2, r3
 800a37e:	2b05      	cmp	r3, #5
 800a380:	d90c      	bls.n	800a39c <HAL_DMA_Abort+0xac>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 800a382:	687b      	ldr	r3, [r7, #4]
 800a384:	2220      	movs	r2, #32
 800a386:	655a      	str	r2, [r3, #84]	; 0x54
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_TIMEOUT;
 800a388:	687b      	ldr	r3, [r7, #4]
 800a38a:	2203      	movs	r2, #3
 800a38c:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
        
        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 800a390:	687b      	ldr	r3, [r7, #4]
 800a392:	2200      	movs	r2, #0
 800a394:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
        
        return HAL_TIMEOUT;
 800a398:	2303      	movs	r3, #3
 800a39a:	e015      	b.n	800a3c8 <HAL_DMA_Abort+0xd8>
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 800a39c:	687b      	ldr	r3, [r7, #4]
 800a39e:	681b      	ldr	r3, [r3, #0]
 800a3a0:	681b      	ldr	r3, [r3, #0]
 800a3a2:	f003 0301 	and.w	r3, r3, #1
 800a3a6:	2b00      	cmp	r3, #0
 800a3a8:	d1e4      	bne.n	800a374 <HAL_DMA_Abort+0x84>
      }
    }
    
    /* Clear all interrupt flags at correct offset within the register */
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 800a3aa:	687b      	ldr	r3, [r7, #4]
 800a3ac:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800a3ae:	223f      	movs	r2, #63	; 0x3f
 800a3b0:	409a      	lsls	r2, r3
 800a3b2:	68fb      	ldr	r3, [r7, #12]
 800a3b4:	609a      	str	r2, [r3, #8]
    
    /* Change the DMA state*/
    hdma->State = HAL_DMA_STATE_READY;
 800a3b6:	687b      	ldr	r3, [r7, #4]
 800a3b8:	2201      	movs	r2, #1
 800a3ba:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 800a3be:	687b      	ldr	r3, [r7, #4]
 800a3c0:	2200      	movs	r2, #0
 800a3c2:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
  }
  return HAL_OK;
 800a3c6:	2300      	movs	r3, #0
}
 800a3c8:	4618      	mov	r0, r3
 800a3ca:	3710      	adds	r7, #16
 800a3cc:	46bd      	mov	sp, r7
 800a3ce:	bd80      	pop	{r7, pc}

0800a3d0 <HAL_DMA_Abort_IT>:
  * @param  hdma   pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 800a3d0:	b480      	push	{r7}
 800a3d2:	b083      	sub	sp, #12
 800a3d4:	af00      	add	r7, sp, #0
 800a3d6:	6078      	str	r0, [r7, #4]
  if(hdma->State != HAL_DMA_STATE_BUSY)
 800a3d8:	687b      	ldr	r3, [r7, #4]
 800a3da:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 800a3de:	b2db      	uxtb	r3, r3
 800a3e0:	2b02      	cmp	r3, #2
 800a3e2:	d004      	beq.n	800a3ee <HAL_DMA_Abort_IT+0x1e>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 800a3e4:	687b      	ldr	r3, [r7, #4]
 800a3e6:	2280      	movs	r2, #128	; 0x80
 800a3e8:	655a      	str	r2, [r3, #84]	; 0x54
    return HAL_ERROR;
 800a3ea:	2301      	movs	r3, #1
 800a3ec:	e00c      	b.n	800a408 <HAL_DMA_Abort_IT+0x38>
  }
  else
  {
    /* Set Abort State  */
    hdma->State = HAL_DMA_STATE_ABORT;
 800a3ee:	687b      	ldr	r3, [r7, #4]
 800a3f0:	2205      	movs	r2, #5
 800a3f2:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 800a3f6:	687b      	ldr	r3, [r7, #4]
 800a3f8:	681b      	ldr	r3, [r3, #0]
 800a3fa:	681a      	ldr	r2, [r3, #0]
 800a3fc:	687b      	ldr	r3, [r7, #4]
 800a3fe:	681b      	ldr	r3, [r3, #0]
 800a400:	f022 0201 	bic.w	r2, r2, #1
 800a404:	601a      	str	r2, [r3, #0]
  }

  return HAL_OK;
 800a406:	2300      	movs	r3, #0
}
 800a408:	4618      	mov	r0, r3
 800a40a:	370c      	adds	r7, #12
 800a40c:	46bd      	mov	sp, r7
 800a40e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a412:	4770      	bx	lr

0800a414 <HAL_DMA_IRQHandler>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 800a414:	b580      	push	{r7, lr}
 800a416:	b086      	sub	sp, #24
 800a418:	af00      	add	r7, sp, #0
 800a41a:	6078      	str	r0, [r7, #4]
  uint32_t tmpisr;
  __IO uint32_t count = 0U;
 800a41c:	2300      	movs	r3, #0
 800a41e:	60bb      	str	r3, [r7, #8]
  uint32_t timeout = SystemCoreClock / 9600U;
 800a420:	4b8e      	ldr	r3, [pc, #568]	; (800a65c <HAL_DMA_IRQHandler+0x248>)
 800a422:	681b      	ldr	r3, [r3, #0]
 800a424:	4a8e      	ldr	r2, [pc, #568]	; (800a660 <HAL_DMA_IRQHandler+0x24c>)
 800a426:	fba2 2303 	umull	r2, r3, r2, r3
 800a42a:	0a9b      	lsrs	r3, r3, #10
 800a42c:	617b      	str	r3, [r7, #20]

  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 800a42e:	687b      	ldr	r3, [r7, #4]
 800a430:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800a432:	613b      	str	r3, [r7, #16]

  tmpisr = regs->ISR;
 800a434:	693b      	ldr	r3, [r7, #16]
 800a436:	681b      	ldr	r3, [r3, #0]
 800a438:	60fb      	str	r3, [r7, #12]

  /* Transfer Error Interrupt management ***************************************/
  if ((tmpisr & (DMA_FLAG_TEIF0_4 << hdma->StreamIndex)) != RESET)
 800a43a:	687b      	ldr	r3, [r7, #4]
 800a43c:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800a43e:	2208      	movs	r2, #8
 800a440:	409a      	lsls	r2, r3
 800a442:	68fb      	ldr	r3, [r7, #12]
 800a444:	4013      	ands	r3, r2
 800a446:	2b00      	cmp	r3, #0
 800a448:	d01a      	beq.n	800a480 <HAL_DMA_IRQHandler+0x6c>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TE) != RESET)
 800a44a:	687b      	ldr	r3, [r7, #4]
 800a44c:	681b      	ldr	r3, [r3, #0]
 800a44e:	681b      	ldr	r3, [r3, #0]
 800a450:	f003 0304 	and.w	r3, r3, #4
 800a454:	2b00      	cmp	r3, #0
 800a456:	d013      	beq.n	800a480 <HAL_DMA_IRQHandler+0x6c>
    {
      /* Disable the transfer error interrupt */
      hdma->Instance->CR  &= ~(DMA_IT_TE);
 800a458:	687b      	ldr	r3, [r7, #4]
 800a45a:	681b      	ldr	r3, [r3, #0]
 800a45c:	681a      	ldr	r2, [r3, #0]
 800a45e:	687b      	ldr	r3, [r7, #4]
 800a460:	681b      	ldr	r3, [r3, #0]
 800a462:	f022 0204 	bic.w	r2, r2, #4
 800a466:	601a      	str	r2, [r3, #0]
      
      /* Clear the transfer error flag */
      regs->IFCR = DMA_FLAG_TEIF0_4 << hdma->StreamIndex;
 800a468:	687b      	ldr	r3, [r7, #4]
 800a46a:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800a46c:	2208      	movs	r2, #8
 800a46e:	409a      	lsls	r2, r3
 800a470:	693b      	ldr	r3, [r7, #16]
 800a472:	609a      	str	r2, [r3, #8]
      
      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_TE;
 800a474:	687b      	ldr	r3, [r7, #4]
 800a476:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800a478:	f043 0201 	orr.w	r2, r3, #1
 800a47c:	687b      	ldr	r3, [r7, #4]
 800a47e:	655a      	str	r2, [r3, #84]	; 0x54
    }
  }
  /* FIFO Error Interrupt management ******************************************/
  if ((tmpisr & (DMA_FLAG_FEIF0_4 << hdma->StreamIndex)) != RESET)
 800a480:	687b      	ldr	r3, [r7, #4]
 800a482:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800a484:	2201      	movs	r2, #1
 800a486:	409a      	lsls	r2, r3
 800a488:	68fb      	ldr	r3, [r7, #12]
 800a48a:	4013      	ands	r3, r2
 800a48c:	2b00      	cmp	r3, #0
 800a48e:	d012      	beq.n	800a4b6 <HAL_DMA_IRQHandler+0xa2>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_FE) != RESET)
 800a490:	687b      	ldr	r3, [r7, #4]
 800a492:	681b      	ldr	r3, [r3, #0]
 800a494:	695b      	ldr	r3, [r3, #20]
 800a496:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800a49a:	2b00      	cmp	r3, #0
 800a49c:	d00b      	beq.n	800a4b6 <HAL_DMA_IRQHandler+0xa2>
    {
      /* Clear the FIFO error flag */
      regs->IFCR = DMA_FLAG_FEIF0_4 << hdma->StreamIndex;
 800a49e:	687b      	ldr	r3, [r7, #4]
 800a4a0:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800a4a2:	2201      	movs	r2, #1
 800a4a4:	409a      	lsls	r2, r3
 800a4a6:	693b      	ldr	r3, [r7, #16]
 800a4a8:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_FE;
 800a4aa:	687b      	ldr	r3, [r7, #4]
 800a4ac:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800a4ae:	f043 0202 	orr.w	r2, r3, #2
 800a4b2:	687b      	ldr	r3, [r7, #4]
 800a4b4:	655a      	str	r2, [r3, #84]	; 0x54
    }
  }
  /* Direct Mode Error Interrupt management ***********************************/
  if ((tmpisr & (DMA_FLAG_DMEIF0_4 << hdma->StreamIndex)) != RESET)
 800a4b6:	687b      	ldr	r3, [r7, #4]
 800a4b8:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800a4ba:	2204      	movs	r2, #4
 800a4bc:	409a      	lsls	r2, r3
 800a4be:	68fb      	ldr	r3, [r7, #12]
 800a4c0:	4013      	ands	r3, r2
 800a4c2:	2b00      	cmp	r3, #0
 800a4c4:	d012      	beq.n	800a4ec <HAL_DMA_IRQHandler+0xd8>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_DME) != RESET)
 800a4c6:	687b      	ldr	r3, [r7, #4]
 800a4c8:	681b      	ldr	r3, [r3, #0]
 800a4ca:	681b      	ldr	r3, [r3, #0]
 800a4cc:	f003 0302 	and.w	r3, r3, #2
 800a4d0:	2b00      	cmp	r3, #0
 800a4d2:	d00b      	beq.n	800a4ec <HAL_DMA_IRQHandler+0xd8>
    {
      /* Clear the direct mode error flag */
      regs->IFCR = DMA_FLAG_DMEIF0_4 << hdma->StreamIndex;
 800a4d4:	687b      	ldr	r3, [r7, #4]
 800a4d6:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800a4d8:	2204      	movs	r2, #4
 800a4da:	409a      	lsls	r2, r3
 800a4dc:	693b      	ldr	r3, [r7, #16]
 800a4de:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_DME;
 800a4e0:	687b      	ldr	r3, [r7, #4]
 800a4e2:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800a4e4:	f043 0204 	orr.w	r2, r3, #4
 800a4e8:	687b      	ldr	r3, [r7, #4]
 800a4ea:	655a      	str	r2, [r3, #84]	; 0x54
    }
  }
  /* Half Transfer Complete Interrupt management ******************************/
  if ((tmpisr & (DMA_FLAG_HTIF0_4 << hdma->StreamIndex)) != RESET)
 800a4ec:	687b      	ldr	r3, [r7, #4]
 800a4ee:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800a4f0:	2210      	movs	r2, #16
 800a4f2:	409a      	lsls	r2, r3
 800a4f4:	68fb      	ldr	r3, [r7, #12]
 800a4f6:	4013      	ands	r3, r2
 800a4f8:	2b00      	cmp	r3, #0
 800a4fa:	d043      	beq.n	800a584 <HAL_DMA_IRQHandler+0x170>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_HT) != RESET)
 800a4fc:	687b      	ldr	r3, [r7, #4]
 800a4fe:	681b      	ldr	r3, [r3, #0]
 800a500:	681b      	ldr	r3, [r3, #0]
 800a502:	f003 0308 	and.w	r3, r3, #8
 800a506:	2b00      	cmp	r3, #0
 800a508:	d03c      	beq.n	800a584 <HAL_DMA_IRQHandler+0x170>
    {
      /* Clear the half transfer complete flag */
      regs->IFCR = DMA_FLAG_HTIF0_4 << hdma->StreamIndex;
 800a50a:	687b      	ldr	r3, [r7, #4]
 800a50c:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800a50e:	2210      	movs	r2, #16
 800a510:	409a      	lsls	r2, r3
 800a512:	693b      	ldr	r3, [r7, #16]
 800a514:	609a      	str	r2, [r3, #8]
      
      /* Multi_Buffering mode enabled */
      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 800a516:	687b      	ldr	r3, [r7, #4]
 800a518:	681b      	ldr	r3, [r3, #0]
 800a51a:	681b      	ldr	r3, [r3, #0]
 800a51c:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 800a520:	2b00      	cmp	r3, #0
 800a522:	d018      	beq.n	800a556 <HAL_DMA_IRQHandler+0x142>
      {
        /* Current memory buffer used is Memory 0 */
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 800a524:	687b      	ldr	r3, [r7, #4]
 800a526:	681b      	ldr	r3, [r3, #0]
 800a528:	681b      	ldr	r3, [r3, #0]
 800a52a:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 800a52e:	2b00      	cmp	r3, #0
 800a530:	d108      	bne.n	800a544 <HAL_DMA_IRQHandler+0x130>
        {
          if(hdma->XferHalfCpltCallback != NULL)
 800a532:	687b      	ldr	r3, [r7, #4]
 800a534:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800a536:	2b00      	cmp	r3, #0
 800a538:	d024      	beq.n	800a584 <HAL_DMA_IRQHandler+0x170>
          {
            /* Half transfer callback */
            hdma->XferHalfCpltCallback(hdma);
 800a53a:	687b      	ldr	r3, [r7, #4]
 800a53c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800a53e:	6878      	ldr	r0, [r7, #4]
 800a540:	4798      	blx	r3
 800a542:	e01f      	b.n	800a584 <HAL_DMA_IRQHandler+0x170>
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferM1HalfCpltCallback != NULL)
 800a544:	687b      	ldr	r3, [r7, #4]
 800a546:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800a548:	2b00      	cmp	r3, #0
 800a54a:	d01b      	beq.n	800a584 <HAL_DMA_IRQHandler+0x170>
          {
            /* Half transfer callback */
            hdma->XferM1HalfCpltCallback(hdma);
 800a54c:	687b      	ldr	r3, [r7, #4]
 800a54e:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800a550:	6878      	ldr	r0, [r7, #4]
 800a552:	4798      	blx	r3
 800a554:	e016      	b.n	800a584 <HAL_DMA_IRQHandler+0x170>
        }
      }
      else
      {
        /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 800a556:	687b      	ldr	r3, [r7, #4]
 800a558:	681b      	ldr	r3, [r3, #0]
 800a55a:	681b      	ldr	r3, [r3, #0]
 800a55c:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800a560:	2b00      	cmp	r3, #0
 800a562:	d107      	bne.n	800a574 <HAL_DMA_IRQHandler+0x160>
        {
          /* Disable the half transfer interrupt */
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 800a564:	687b      	ldr	r3, [r7, #4]
 800a566:	681b      	ldr	r3, [r3, #0]
 800a568:	681a      	ldr	r2, [r3, #0]
 800a56a:	687b      	ldr	r3, [r7, #4]
 800a56c:	681b      	ldr	r3, [r3, #0]
 800a56e:	f022 0208 	bic.w	r2, r2, #8
 800a572:	601a      	str	r2, [r3, #0]
        }
        
        if(hdma->XferHalfCpltCallback != NULL)
 800a574:	687b      	ldr	r3, [r7, #4]
 800a576:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800a578:	2b00      	cmp	r3, #0
 800a57a:	d003      	beq.n	800a584 <HAL_DMA_IRQHandler+0x170>
        {
          /* Half transfer callback */
          hdma->XferHalfCpltCallback(hdma);
 800a57c:	687b      	ldr	r3, [r7, #4]
 800a57e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800a580:	6878      	ldr	r0, [r7, #4]
 800a582:	4798      	blx	r3
        }
      }
    }
  }
  /* Transfer Complete Interrupt management ***********************************/
  if ((tmpisr & (DMA_FLAG_TCIF0_4 << hdma->StreamIndex)) != RESET)
 800a584:	687b      	ldr	r3, [r7, #4]
 800a586:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800a588:	2220      	movs	r2, #32
 800a58a:	409a      	lsls	r2, r3
 800a58c:	68fb      	ldr	r3, [r7, #12]
 800a58e:	4013      	ands	r3, r2
 800a590:	2b00      	cmp	r3, #0
 800a592:	f000 808f 	beq.w	800a6b4 <HAL_DMA_IRQHandler+0x2a0>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TC) != RESET)
 800a596:	687b      	ldr	r3, [r7, #4]
 800a598:	681b      	ldr	r3, [r3, #0]
 800a59a:	681b      	ldr	r3, [r3, #0]
 800a59c:	f003 0310 	and.w	r3, r3, #16
 800a5a0:	2b00      	cmp	r3, #0
 800a5a2:	f000 8087 	beq.w	800a6b4 <HAL_DMA_IRQHandler+0x2a0>
    {
      /* Clear the transfer complete flag */
      regs->IFCR = DMA_FLAG_TCIF0_4 << hdma->StreamIndex;
 800a5a6:	687b      	ldr	r3, [r7, #4]
 800a5a8:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800a5aa:	2220      	movs	r2, #32
 800a5ac:	409a      	lsls	r2, r3
 800a5ae:	693b      	ldr	r3, [r7, #16]
 800a5b0:	609a      	str	r2, [r3, #8]
      
      if(HAL_DMA_STATE_ABORT == hdma->State)
 800a5b2:	687b      	ldr	r3, [r7, #4]
 800a5b4:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 800a5b8:	b2db      	uxtb	r3, r3
 800a5ba:	2b05      	cmp	r3, #5
 800a5bc:	d136      	bne.n	800a62c <HAL_DMA_IRQHandler+0x218>
      {
        /* Disable all the transfer interrupts */
        hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 800a5be:	687b      	ldr	r3, [r7, #4]
 800a5c0:	681b      	ldr	r3, [r3, #0]
 800a5c2:	681a      	ldr	r2, [r3, #0]
 800a5c4:	687b      	ldr	r3, [r7, #4]
 800a5c6:	681b      	ldr	r3, [r3, #0]
 800a5c8:	f022 0216 	bic.w	r2, r2, #22
 800a5cc:	601a      	str	r2, [r3, #0]
        hdma->Instance->FCR &= ~(DMA_IT_FE);
 800a5ce:	687b      	ldr	r3, [r7, #4]
 800a5d0:	681b      	ldr	r3, [r3, #0]
 800a5d2:	695a      	ldr	r2, [r3, #20]
 800a5d4:	687b      	ldr	r3, [r7, #4]
 800a5d6:	681b      	ldr	r3, [r3, #0]
 800a5d8:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 800a5dc:	615a      	str	r2, [r3, #20]
        
        if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 800a5de:	687b      	ldr	r3, [r7, #4]
 800a5e0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800a5e2:	2b00      	cmp	r3, #0
 800a5e4:	d103      	bne.n	800a5ee <HAL_DMA_IRQHandler+0x1da>
 800a5e6:	687b      	ldr	r3, [r7, #4]
 800a5e8:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800a5ea:	2b00      	cmp	r3, #0
 800a5ec:	d007      	beq.n	800a5fe <HAL_DMA_IRQHandler+0x1ea>
        {
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 800a5ee:	687b      	ldr	r3, [r7, #4]
 800a5f0:	681b      	ldr	r3, [r3, #0]
 800a5f2:	681a      	ldr	r2, [r3, #0]
 800a5f4:	687b      	ldr	r3, [r7, #4]
 800a5f6:	681b      	ldr	r3, [r3, #0]
 800a5f8:	f022 0208 	bic.w	r2, r2, #8
 800a5fc:	601a      	str	r2, [r3, #0]
        }

        /* Clear all interrupt flags at correct offset within the register */
        regs->IFCR = 0x3FU << hdma->StreamIndex;
 800a5fe:	687b      	ldr	r3, [r7, #4]
 800a600:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800a602:	223f      	movs	r2, #63	; 0x3f
 800a604:	409a      	lsls	r2, r3
 800a606:	693b      	ldr	r3, [r7, #16]
 800a608:	609a      	str	r2, [r3, #8]

        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 800a60a:	687b      	ldr	r3, [r7, #4]
 800a60c:	2201      	movs	r2, #1
 800a60e:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 800a612:	687b      	ldr	r3, [r7, #4]
 800a614:	2200      	movs	r2, #0
 800a616:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

        if(hdma->XferAbortCallback != NULL)
 800a61a:	687b      	ldr	r3, [r7, #4]
 800a61c:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800a61e:	2b00      	cmp	r3, #0
 800a620:	d07e      	beq.n	800a720 <HAL_DMA_IRQHandler+0x30c>
        {
          hdma->XferAbortCallback(hdma);
 800a622:	687b      	ldr	r3, [r7, #4]
 800a624:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800a626:	6878      	ldr	r0, [r7, #4]
 800a628:	4798      	blx	r3
        }
        return;
 800a62a:	e079      	b.n	800a720 <HAL_DMA_IRQHandler+0x30c>
      }

      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 800a62c:	687b      	ldr	r3, [r7, #4]
 800a62e:	681b      	ldr	r3, [r3, #0]
 800a630:	681b      	ldr	r3, [r3, #0]
 800a632:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 800a636:	2b00      	cmp	r3, #0
 800a638:	d01d      	beq.n	800a676 <HAL_DMA_IRQHandler+0x262>
      {
        /* Current memory buffer used is Memory 0 */
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 800a63a:	687b      	ldr	r3, [r7, #4]
 800a63c:	681b      	ldr	r3, [r3, #0]
 800a63e:	681b      	ldr	r3, [r3, #0]
 800a640:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 800a644:	2b00      	cmp	r3, #0
 800a646:	d10d      	bne.n	800a664 <HAL_DMA_IRQHandler+0x250>
        {
          if(hdma->XferM1CpltCallback != NULL)
 800a648:	687b      	ldr	r3, [r7, #4]
 800a64a:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800a64c:	2b00      	cmp	r3, #0
 800a64e:	d031      	beq.n	800a6b4 <HAL_DMA_IRQHandler+0x2a0>
          {
            /* Transfer complete Callback for memory1 */
            hdma->XferM1CpltCallback(hdma);
 800a650:	687b      	ldr	r3, [r7, #4]
 800a652:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800a654:	6878      	ldr	r0, [r7, #4]
 800a656:	4798      	blx	r3
 800a658:	e02c      	b.n	800a6b4 <HAL_DMA_IRQHandler+0x2a0>
 800a65a:	bf00      	nop
 800a65c:	20000098 	.word	0x20000098
 800a660:	1b4e81b5 	.word	0x1b4e81b5
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferCpltCallback != NULL)
 800a664:	687b      	ldr	r3, [r7, #4]
 800a666:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800a668:	2b00      	cmp	r3, #0
 800a66a:	d023      	beq.n	800a6b4 <HAL_DMA_IRQHandler+0x2a0>
          {
            /* Transfer complete Callback for memory0 */
            hdma->XferCpltCallback(hdma);
 800a66c:	687b      	ldr	r3, [r7, #4]
 800a66e:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800a670:	6878      	ldr	r0, [r7, #4]
 800a672:	4798      	blx	r3
 800a674:	e01e      	b.n	800a6b4 <HAL_DMA_IRQHandler+0x2a0>
        }
      }
      /* Disable the transfer complete interrupt if the DMA mode is not CIRCULAR */
      else
      {
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 800a676:	687b      	ldr	r3, [r7, #4]
 800a678:	681b      	ldr	r3, [r3, #0]
 800a67a:	681b      	ldr	r3, [r3, #0]
 800a67c:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800a680:	2b00      	cmp	r3, #0
 800a682:	d10f      	bne.n	800a6a4 <HAL_DMA_IRQHandler+0x290>
        {
          /* Disable the transfer complete interrupt */
          hdma->Instance->CR  &= ~(DMA_IT_TC);
 800a684:	687b      	ldr	r3, [r7, #4]
 800a686:	681b      	ldr	r3, [r3, #0]
 800a688:	681a      	ldr	r2, [r3, #0]
 800a68a:	687b      	ldr	r3, [r7, #4]
 800a68c:	681b      	ldr	r3, [r3, #0]
 800a68e:	f022 0210 	bic.w	r2, r2, #16
 800a692:	601a      	str	r2, [r3, #0]

          /* Change the DMA state */
          hdma->State = HAL_DMA_STATE_READY;
 800a694:	687b      	ldr	r3, [r7, #4]
 800a696:	2201      	movs	r2, #1
 800a698:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

          /* Process Unlocked */
          __HAL_UNLOCK(hdma);
 800a69c:	687b      	ldr	r3, [r7, #4]
 800a69e:	2200      	movs	r2, #0
 800a6a0:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
        }

        if(hdma->XferCpltCallback != NULL)
 800a6a4:	687b      	ldr	r3, [r7, #4]
 800a6a6:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800a6a8:	2b00      	cmp	r3, #0
 800a6aa:	d003      	beq.n	800a6b4 <HAL_DMA_IRQHandler+0x2a0>
        {
          /* Transfer complete callback */
          hdma->XferCpltCallback(hdma);
 800a6ac:	687b      	ldr	r3, [r7, #4]
 800a6ae:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800a6b0:	6878      	ldr	r0, [r7, #4]
 800a6b2:	4798      	blx	r3
      }
    }
  }
  
  /* manage error case */
  if(hdma->ErrorCode != HAL_DMA_ERROR_NONE)
 800a6b4:	687b      	ldr	r3, [r7, #4]
 800a6b6:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800a6b8:	2b00      	cmp	r3, #0
 800a6ba:	d032      	beq.n	800a722 <HAL_DMA_IRQHandler+0x30e>
  {
    if((hdma->ErrorCode & HAL_DMA_ERROR_TE) != RESET)
 800a6bc:	687b      	ldr	r3, [r7, #4]
 800a6be:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800a6c0:	f003 0301 	and.w	r3, r3, #1
 800a6c4:	2b00      	cmp	r3, #0
 800a6c6:	d022      	beq.n	800a70e <HAL_DMA_IRQHandler+0x2fa>
    {
      hdma->State = HAL_DMA_STATE_ABORT;
 800a6c8:	687b      	ldr	r3, [r7, #4]
 800a6ca:	2205      	movs	r2, #5
 800a6cc:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

      /* Disable the stream */
      __HAL_DMA_DISABLE(hdma);
 800a6d0:	687b      	ldr	r3, [r7, #4]
 800a6d2:	681b      	ldr	r3, [r3, #0]
 800a6d4:	681a      	ldr	r2, [r3, #0]
 800a6d6:	687b      	ldr	r3, [r7, #4]
 800a6d8:	681b      	ldr	r3, [r3, #0]
 800a6da:	f022 0201 	bic.w	r2, r2, #1
 800a6de:	601a      	str	r2, [r3, #0]

      do
      {
        if (++count > timeout)
 800a6e0:	68bb      	ldr	r3, [r7, #8]
 800a6e2:	3301      	adds	r3, #1
 800a6e4:	60bb      	str	r3, [r7, #8]
 800a6e6:	697a      	ldr	r2, [r7, #20]
 800a6e8:	429a      	cmp	r2, r3
 800a6ea:	d307      	bcc.n	800a6fc <HAL_DMA_IRQHandler+0x2e8>
        {
          break;
        }
      }
      while((hdma->Instance->CR & DMA_SxCR_EN) != RESET);
 800a6ec:	687b      	ldr	r3, [r7, #4]
 800a6ee:	681b      	ldr	r3, [r3, #0]
 800a6f0:	681b      	ldr	r3, [r3, #0]
 800a6f2:	f003 0301 	and.w	r3, r3, #1
 800a6f6:	2b00      	cmp	r3, #0
 800a6f8:	d1f2      	bne.n	800a6e0 <HAL_DMA_IRQHandler+0x2cc>
 800a6fa:	e000      	b.n	800a6fe <HAL_DMA_IRQHandler+0x2ea>
          break;
 800a6fc:	bf00      	nop

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 800a6fe:	687b      	ldr	r3, [r7, #4]
 800a700:	2201      	movs	r2, #1
 800a702:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

      /* Process Unlocked */
      __HAL_UNLOCK(hdma);
 800a706:	687b      	ldr	r3, [r7, #4]
 800a708:	2200      	movs	r2, #0
 800a70a:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    }

    if(hdma->XferErrorCallback != NULL)
 800a70e:	687b      	ldr	r3, [r7, #4]
 800a710:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800a712:	2b00      	cmp	r3, #0
 800a714:	d005      	beq.n	800a722 <HAL_DMA_IRQHandler+0x30e>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 800a716:	687b      	ldr	r3, [r7, #4]
 800a718:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800a71a:	6878      	ldr	r0, [r7, #4]
 800a71c:	4798      	blx	r3
 800a71e:	e000      	b.n	800a722 <HAL_DMA_IRQHandler+0x30e>
        return;
 800a720:	bf00      	nop
    }
  }
}
 800a722:	3718      	adds	r7, #24
 800a724:	46bd      	mov	sp, r7
 800a726:	bd80      	pop	{r7, pc}

0800a728 <DMA_SetConfig>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 800a728:	b480      	push	{r7}
 800a72a:	b085      	sub	sp, #20
 800a72c:	af00      	add	r7, sp, #0
 800a72e:	60f8      	str	r0, [r7, #12]
 800a730:	60b9      	str	r1, [r7, #8]
 800a732:	607a      	str	r2, [r7, #4]
 800a734:	603b      	str	r3, [r7, #0]
  /* Clear DBM bit */
  hdma->Instance->CR &= (uint32_t)(~DMA_SxCR_DBM);
 800a736:	68fb      	ldr	r3, [r7, #12]
 800a738:	681b      	ldr	r3, [r3, #0]
 800a73a:	681a      	ldr	r2, [r3, #0]
 800a73c:	68fb      	ldr	r3, [r7, #12]
 800a73e:	681b      	ldr	r3, [r3, #0]
 800a740:	f422 2280 	bic.w	r2, r2, #262144	; 0x40000
 800a744:	601a      	str	r2, [r3, #0]

  /* Configure DMA Stream data length */
  hdma->Instance->NDTR = DataLength;
 800a746:	68fb      	ldr	r3, [r7, #12]
 800a748:	681b      	ldr	r3, [r3, #0]
 800a74a:	683a      	ldr	r2, [r7, #0]
 800a74c:	605a      	str	r2, [r3, #4]

  /* Memory to Peripheral */
  if((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 800a74e:	68fb      	ldr	r3, [r7, #12]
 800a750:	689b      	ldr	r3, [r3, #8]
 800a752:	2b40      	cmp	r3, #64	; 0x40
 800a754:	d108      	bne.n	800a768 <DMA_SetConfig+0x40>
  {
    /* Configure DMA Stream destination address */
    hdma->Instance->PAR = DstAddress;
 800a756:	68fb      	ldr	r3, [r7, #12]
 800a758:	681b      	ldr	r3, [r3, #0]
 800a75a:	687a      	ldr	r2, [r7, #4]
 800a75c:	609a      	str	r2, [r3, #8]

    /* Configure DMA Stream source address */
    hdma->Instance->M0AR = SrcAddress;
 800a75e:	68fb      	ldr	r3, [r7, #12]
 800a760:	681b      	ldr	r3, [r3, #0]
 800a762:	68ba      	ldr	r2, [r7, #8]
 800a764:	60da      	str	r2, [r3, #12]
    hdma->Instance->PAR = SrcAddress;

    /* Configure DMA Stream destination address */
    hdma->Instance->M0AR = DstAddress;
  }
}
 800a766:	e007      	b.n	800a778 <DMA_SetConfig+0x50>
    hdma->Instance->PAR = SrcAddress;
 800a768:	68fb      	ldr	r3, [r7, #12]
 800a76a:	681b      	ldr	r3, [r3, #0]
 800a76c:	68ba      	ldr	r2, [r7, #8]
 800a76e:	609a      	str	r2, [r3, #8]
    hdma->Instance->M0AR = DstAddress;
 800a770:	68fb      	ldr	r3, [r7, #12]
 800a772:	681b      	ldr	r3, [r3, #0]
 800a774:	687a      	ldr	r2, [r7, #4]
 800a776:	60da      	str	r2, [r3, #12]
}
 800a778:	bf00      	nop
 800a77a:	3714      	adds	r7, #20
 800a77c:	46bd      	mov	sp, r7
 800a77e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a782:	4770      	bx	lr

0800a784 <DMA_CalcBaseAndBitshift>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval Stream base address
  */
static uint32_t DMA_CalcBaseAndBitshift(DMA_HandleTypeDef *hdma)
{
 800a784:	b480      	push	{r7}
 800a786:	b085      	sub	sp, #20
 800a788:	af00      	add	r7, sp, #0
 800a78a:	6078      	str	r0, [r7, #4]
  uint32_t stream_number = (((uint32_t)hdma->Instance & 0xFFU) - 16U) / 24U;
 800a78c:	687b      	ldr	r3, [r7, #4]
 800a78e:	681b      	ldr	r3, [r3, #0]
 800a790:	b2db      	uxtb	r3, r3
 800a792:	3b10      	subs	r3, #16
 800a794:	4a14      	ldr	r2, [pc, #80]	; (800a7e8 <DMA_CalcBaseAndBitshift+0x64>)
 800a796:	fba2 2303 	umull	r2, r3, r2, r3
 800a79a:	091b      	lsrs	r3, r3, #4
 800a79c:	60fb      	str	r3, [r7, #12]
  
  /* lookup table for necessary bitshift of flags within status registers */
  static const uint8_t flagBitshiftOffset[8U] = {0U, 6U, 16U, 22U, 0U, 6U, 16U, 22U};
  hdma->StreamIndex = flagBitshiftOffset[stream_number];
 800a79e:	4a13      	ldr	r2, [pc, #76]	; (800a7ec <DMA_CalcBaseAndBitshift+0x68>)
 800a7a0:	68fb      	ldr	r3, [r7, #12]
 800a7a2:	4413      	add	r3, r2
 800a7a4:	781b      	ldrb	r3, [r3, #0]
 800a7a6:	461a      	mov	r2, r3
 800a7a8:	687b      	ldr	r3, [r7, #4]
 800a7aa:	65da      	str	r2, [r3, #92]	; 0x5c
  
  if (stream_number > 3U)
 800a7ac:	68fb      	ldr	r3, [r7, #12]
 800a7ae:	2b03      	cmp	r3, #3
 800a7b0:	d909      	bls.n	800a7c6 <DMA_CalcBaseAndBitshift+0x42>
  {
    /* return pointer to HISR and HIFCR */
    hdma->StreamBaseAddress = (((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU)) + 4U);
 800a7b2:	687b      	ldr	r3, [r7, #4]
 800a7b4:	681b      	ldr	r3, [r3, #0]
 800a7b6:	f423 737f 	bic.w	r3, r3, #1020	; 0x3fc
 800a7ba:	f023 0303 	bic.w	r3, r3, #3
 800a7be:	1d1a      	adds	r2, r3, #4
 800a7c0:	687b      	ldr	r3, [r7, #4]
 800a7c2:	659a      	str	r2, [r3, #88]	; 0x58
 800a7c4:	e007      	b.n	800a7d6 <DMA_CalcBaseAndBitshift+0x52>
  }
  else
  {
    /* return pointer to LISR and LIFCR */
    hdma->StreamBaseAddress = ((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU));
 800a7c6:	687b      	ldr	r3, [r7, #4]
 800a7c8:	681b      	ldr	r3, [r3, #0]
 800a7ca:	f423 737f 	bic.w	r3, r3, #1020	; 0x3fc
 800a7ce:	f023 0303 	bic.w	r3, r3, #3
 800a7d2:	687a      	ldr	r2, [r7, #4]
 800a7d4:	6593      	str	r3, [r2, #88]	; 0x58
  }
  
  return hdma->StreamBaseAddress;
 800a7d6:	687b      	ldr	r3, [r7, #4]
 800a7d8:	6d9b      	ldr	r3, [r3, #88]	; 0x58
}
 800a7da:	4618      	mov	r0, r3
 800a7dc:	3714      	adds	r7, #20
 800a7de:	46bd      	mov	sp, r7
 800a7e0:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a7e4:	4770      	bx	lr
 800a7e6:	bf00      	nop
 800a7e8:	aaaaaaab 	.word	0xaaaaaaab
 800a7ec:	08016db8 	.word	0x08016db8

0800a7f0 <DMA_CheckFifoParam>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval HAL status
  */
static HAL_StatusTypeDef DMA_CheckFifoParam(DMA_HandleTypeDef *hdma)
{
 800a7f0:	b480      	push	{r7}
 800a7f2:	b085      	sub	sp, #20
 800a7f4:	af00      	add	r7, sp, #0
 800a7f6:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 800a7f8:	2300      	movs	r3, #0
 800a7fa:	73fb      	strb	r3, [r7, #15]
  uint32_t tmp = hdma->Init.FIFOThreshold;
 800a7fc:	687b      	ldr	r3, [r7, #4]
 800a7fe:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800a800:	60bb      	str	r3, [r7, #8]
  
  /* Memory Data size equal to Byte */
  if(hdma->Init.MemDataAlignment == DMA_MDATAALIGN_BYTE)
 800a802:	687b      	ldr	r3, [r7, #4]
 800a804:	699b      	ldr	r3, [r3, #24]
 800a806:	2b00      	cmp	r3, #0
 800a808:	d11f      	bne.n	800a84a <DMA_CheckFifoParam+0x5a>
  {
    switch (tmp)
 800a80a:	68bb      	ldr	r3, [r7, #8]
 800a80c:	2b03      	cmp	r3, #3
 800a80e:	d856      	bhi.n	800a8be <DMA_CheckFifoParam+0xce>
 800a810:	a201      	add	r2, pc, #4	; (adr r2, 800a818 <DMA_CheckFifoParam+0x28>)
 800a812:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800a816:	bf00      	nop
 800a818:	0800a829 	.word	0x0800a829
 800a81c:	0800a83b 	.word	0x0800a83b
 800a820:	0800a829 	.word	0x0800a829
 800a824:	0800a8bf 	.word	0x0800a8bf
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 800a828:	687b      	ldr	r3, [r7, #4]
 800a82a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800a82c:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 800a830:	2b00      	cmp	r3, #0
 800a832:	d046      	beq.n	800a8c2 <DMA_CheckFifoParam+0xd2>
      {
        status = HAL_ERROR;
 800a834:	2301      	movs	r3, #1
 800a836:	73fb      	strb	r3, [r7, #15]
      }
      break;
 800a838:	e043      	b.n	800a8c2 <DMA_CheckFifoParam+0xd2>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 800a83a:	687b      	ldr	r3, [r7, #4]
 800a83c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800a83e:	f1b3 7fc0 	cmp.w	r3, #25165824	; 0x1800000
 800a842:	d140      	bne.n	800a8c6 <DMA_CheckFifoParam+0xd6>
      {
        status = HAL_ERROR;
 800a844:	2301      	movs	r3, #1
 800a846:	73fb      	strb	r3, [r7, #15]
      }
      break;
 800a848:	e03d      	b.n	800a8c6 <DMA_CheckFifoParam+0xd6>
      break;
    }
  }
  
  /* Memory Data size equal to Half-Word */
  else if (hdma->Init.MemDataAlignment == DMA_MDATAALIGN_HALFWORD)
 800a84a:	687b      	ldr	r3, [r7, #4]
 800a84c:	699b      	ldr	r3, [r3, #24]
 800a84e:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 800a852:	d121      	bne.n	800a898 <DMA_CheckFifoParam+0xa8>
  {
    switch (tmp)
 800a854:	68bb      	ldr	r3, [r7, #8]
 800a856:	2b03      	cmp	r3, #3
 800a858:	d837      	bhi.n	800a8ca <DMA_CheckFifoParam+0xda>
 800a85a:	a201      	add	r2, pc, #4	; (adr r2, 800a860 <DMA_CheckFifoParam+0x70>)
 800a85c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800a860:	0800a871 	.word	0x0800a871
 800a864:	0800a877 	.word	0x0800a877
 800a868:	0800a871 	.word	0x0800a871
 800a86c:	0800a889 	.word	0x0800a889
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      status = HAL_ERROR;
 800a870:	2301      	movs	r3, #1
 800a872:	73fb      	strb	r3, [r7, #15]
      break;
 800a874:	e030      	b.n	800a8d8 <DMA_CheckFifoParam+0xe8>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 800a876:	687b      	ldr	r3, [r7, #4]
 800a878:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800a87a:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 800a87e:	2b00      	cmp	r3, #0
 800a880:	d025      	beq.n	800a8ce <DMA_CheckFifoParam+0xde>
      {
        status = HAL_ERROR;
 800a882:	2301      	movs	r3, #1
 800a884:	73fb      	strb	r3, [r7, #15]
      }
      break;
 800a886:	e022      	b.n	800a8ce <DMA_CheckFifoParam+0xde>
    case DMA_FIFO_THRESHOLD_FULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 800a888:	687b      	ldr	r3, [r7, #4]
 800a88a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800a88c:	f1b3 7fc0 	cmp.w	r3, #25165824	; 0x1800000
 800a890:	d11f      	bne.n	800a8d2 <DMA_CheckFifoParam+0xe2>
      {
        status = HAL_ERROR;
 800a892:	2301      	movs	r3, #1
 800a894:	73fb      	strb	r3, [r7, #15]
      }
      break;   
 800a896:	e01c      	b.n	800a8d2 <DMA_CheckFifoParam+0xe2>
  }
  
  /* Memory Data size equal to Word */
  else
  {
    switch (tmp)
 800a898:	68bb      	ldr	r3, [r7, #8]
 800a89a:	2b02      	cmp	r3, #2
 800a89c:	d903      	bls.n	800a8a6 <DMA_CheckFifoParam+0xb6>
 800a89e:	68bb      	ldr	r3, [r7, #8]
 800a8a0:	2b03      	cmp	r3, #3
 800a8a2:	d003      	beq.n	800a8ac <DMA_CheckFifoParam+0xbc>
      {
        status = HAL_ERROR;
      }
      break;
    default:
      break;
 800a8a4:	e018      	b.n	800a8d8 <DMA_CheckFifoParam+0xe8>
      status = HAL_ERROR;
 800a8a6:	2301      	movs	r3, #1
 800a8a8:	73fb      	strb	r3, [r7, #15]
      break;
 800a8aa:	e015      	b.n	800a8d8 <DMA_CheckFifoParam+0xe8>
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 800a8ac:	687b      	ldr	r3, [r7, #4]
 800a8ae:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800a8b0:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 800a8b4:	2b00      	cmp	r3, #0
 800a8b6:	d00e      	beq.n	800a8d6 <DMA_CheckFifoParam+0xe6>
        status = HAL_ERROR;
 800a8b8:	2301      	movs	r3, #1
 800a8ba:	73fb      	strb	r3, [r7, #15]
      break;
 800a8bc:	e00b      	b.n	800a8d6 <DMA_CheckFifoParam+0xe6>
      break;
 800a8be:	bf00      	nop
 800a8c0:	e00a      	b.n	800a8d8 <DMA_CheckFifoParam+0xe8>
      break;
 800a8c2:	bf00      	nop
 800a8c4:	e008      	b.n	800a8d8 <DMA_CheckFifoParam+0xe8>
      break;
 800a8c6:	bf00      	nop
 800a8c8:	e006      	b.n	800a8d8 <DMA_CheckFifoParam+0xe8>
      break;
 800a8ca:	bf00      	nop
 800a8cc:	e004      	b.n	800a8d8 <DMA_CheckFifoParam+0xe8>
      break;
 800a8ce:	bf00      	nop
 800a8d0:	e002      	b.n	800a8d8 <DMA_CheckFifoParam+0xe8>
      break;   
 800a8d2:	bf00      	nop
 800a8d4:	e000      	b.n	800a8d8 <DMA_CheckFifoParam+0xe8>
      break;
 800a8d6:	bf00      	nop
    }
  } 
  
  return status; 
 800a8d8:	7bfb      	ldrb	r3, [r7, #15]
}
 800a8da:	4618      	mov	r0, r3
 800a8dc:	3714      	adds	r7, #20
 800a8de:	46bd      	mov	sp, r7
 800a8e0:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a8e4:	4770      	bx	lr
 800a8e6:	bf00      	nop

0800a8e8 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 800a8e8:	b480      	push	{r7}
 800a8ea:	b089      	sub	sp, #36	; 0x24
 800a8ec:	af00      	add	r7, sp, #0
 800a8ee:	6078      	str	r0, [r7, #4]
 800a8f0:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 800a8f2:	2300      	movs	r3, #0
 800a8f4:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 800a8f6:	2300      	movs	r3, #0
 800a8f8:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 800a8fa:	2300      	movs	r3, #0
 800a8fc:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 800a8fe:	2300      	movs	r3, #0
 800a900:	61fb      	str	r3, [r7, #28]
 800a902:	e16b      	b.n	800abdc <HAL_GPIO_Init+0x2f4>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 800a904:	2201      	movs	r2, #1
 800a906:	69fb      	ldr	r3, [r7, #28]
 800a908:	fa02 f303 	lsl.w	r3, r2, r3
 800a90c:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 800a90e:	683b      	ldr	r3, [r7, #0]
 800a910:	681b      	ldr	r3, [r3, #0]
 800a912:	697a      	ldr	r2, [r7, #20]
 800a914:	4013      	ands	r3, r2
 800a916:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 800a918:	693a      	ldr	r2, [r7, #16]
 800a91a:	697b      	ldr	r3, [r7, #20]
 800a91c:	429a      	cmp	r2, r3
 800a91e:	f040 815a 	bne.w	800abd6 <HAL_GPIO_Init+0x2ee>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 800a922:	683b      	ldr	r3, [r7, #0]
 800a924:	685b      	ldr	r3, [r3, #4]
 800a926:	f003 0303 	and.w	r3, r3, #3
 800a92a:	2b01      	cmp	r3, #1
 800a92c:	d005      	beq.n	800a93a <HAL_GPIO_Init+0x52>
          (GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 800a92e:	683b      	ldr	r3, [r7, #0]
 800a930:	685b      	ldr	r3, [r3, #4]
 800a932:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 800a936:	2b02      	cmp	r3, #2
 800a938:	d130      	bne.n	800a99c <HAL_GPIO_Init+0xb4>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 800a93a:	687b      	ldr	r3, [r7, #4]
 800a93c:	689b      	ldr	r3, [r3, #8]
 800a93e:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 800a940:	69fb      	ldr	r3, [r7, #28]
 800a942:	005b      	lsls	r3, r3, #1
 800a944:	2203      	movs	r2, #3
 800a946:	fa02 f303 	lsl.w	r3, r2, r3
 800a94a:	43db      	mvns	r3, r3
 800a94c:	69ba      	ldr	r2, [r7, #24]
 800a94e:	4013      	ands	r3, r2
 800a950:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 800a952:	683b      	ldr	r3, [r7, #0]
 800a954:	68da      	ldr	r2, [r3, #12]
 800a956:	69fb      	ldr	r3, [r7, #28]
 800a958:	005b      	lsls	r3, r3, #1
 800a95a:	fa02 f303 	lsl.w	r3, r2, r3
 800a95e:	69ba      	ldr	r2, [r7, #24]
 800a960:	4313      	orrs	r3, r2
 800a962:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 800a964:	687b      	ldr	r3, [r7, #4]
 800a966:	69ba      	ldr	r2, [r7, #24]
 800a968:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 800a96a:	687b      	ldr	r3, [r7, #4]
 800a96c:	685b      	ldr	r3, [r3, #4]
 800a96e:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 800a970:	2201      	movs	r2, #1
 800a972:	69fb      	ldr	r3, [r7, #28]
 800a974:	fa02 f303 	lsl.w	r3, r2, r3
 800a978:	43db      	mvns	r3, r3
 800a97a:	69ba      	ldr	r2, [r7, #24]
 800a97c:	4013      	ands	r3, r2
 800a97e:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 800a980:	683b      	ldr	r3, [r7, #0]
 800a982:	685b      	ldr	r3, [r3, #4]
 800a984:	091b      	lsrs	r3, r3, #4
 800a986:	f003 0201 	and.w	r2, r3, #1
 800a98a:	69fb      	ldr	r3, [r7, #28]
 800a98c:	fa02 f303 	lsl.w	r3, r2, r3
 800a990:	69ba      	ldr	r2, [r7, #24]
 800a992:	4313      	orrs	r3, r2
 800a994:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 800a996:	687b      	ldr	r3, [r7, #4]
 800a998:	69ba      	ldr	r2, [r7, #24]
 800a99a:	605a      	str	r2, [r3, #4]
       }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 800a99c:	683b      	ldr	r3, [r7, #0]
 800a99e:	685b      	ldr	r3, [r3, #4]
 800a9a0:	f003 0303 	and.w	r3, r3, #3
 800a9a4:	2b03      	cmp	r3, #3
 800a9a6:	d017      	beq.n	800a9d8 <HAL_GPIO_Init+0xf0>
      {
        /* Check the parameters */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));
        
        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 800a9a8:	687b      	ldr	r3, [r7, #4]
 800a9aa:	68db      	ldr	r3, [r3, #12]
 800a9ac:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 800a9ae:	69fb      	ldr	r3, [r7, #28]
 800a9b0:	005b      	lsls	r3, r3, #1
 800a9b2:	2203      	movs	r2, #3
 800a9b4:	fa02 f303 	lsl.w	r3, r2, r3
 800a9b8:	43db      	mvns	r3, r3
 800a9ba:	69ba      	ldr	r2, [r7, #24]
 800a9bc:	4013      	ands	r3, r2
 800a9be:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 800a9c0:	683b      	ldr	r3, [r7, #0]
 800a9c2:	689a      	ldr	r2, [r3, #8]
 800a9c4:	69fb      	ldr	r3, [r7, #28]
 800a9c6:	005b      	lsls	r3, r3, #1
 800a9c8:	fa02 f303 	lsl.w	r3, r2, r3
 800a9cc:	69ba      	ldr	r2, [r7, #24]
 800a9ce:	4313      	orrs	r3, r2
 800a9d0:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 800a9d2:	687b      	ldr	r3, [r7, #4]
 800a9d4:	69ba      	ldr	r2, [r7, #24]
 800a9d6:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 800a9d8:	683b      	ldr	r3, [r7, #0]
 800a9da:	685b      	ldr	r3, [r3, #4]
 800a9dc:	f003 0303 	and.w	r3, r3, #3
 800a9e0:	2b02      	cmp	r3, #2
 800a9e2:	d123      	bne.n	800aa2c <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 800a9e4:	69fb      	ldr	r3, [r7, #28]
 800a9e6:	08da      	lsrs	r2, r3, #3
 800a9e8:	687b      	ldr	r3, [r7, #4]
 800a9ea:	3208      	adds	r2, #8
 800a9ec:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800a9f0:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 800a9f2:	69fb      	ldr	r3, [r7, #28]
 800a9f4:	f003 0307 	and.w	r3, r3, #7
 800a9f8:	009b      	lsls	r3, r3, #2
 800a9fa:	220f      	movs	r2, #15
 800a9fc:	fa02 f303 	lsl.w	r3, r2, r3
 800aa00:	43db      	mvns	r3, r3
 800aa02:	69ba      	ldr	r2, [r7, #24]
 800aa04:	4013      	ands	r3, r2
 800aa06:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 800aa08:	683b      	ldr	r3, [r7, #0]
 800aa0a:	691a      	ldr	r2, [r3, #16]
 800aa0c:	69fb      	ldr	r3, [r7, #28]
 800aa0e:	f003 0307 	and.w	r3, r3, #7
 800aa12:	009b      	lsls	r3, r3, #2
 800aa14:	fa02 f303 	lsl.w	r3, r2, r3
 800aa18:	69ba      	ldr	r2, [r7, #24]
 800aa1a:	4313      	orrs	r3, r2
 800aa1c:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 800aa1e:	69fb      	ldr	r3, [r7, #28]
 800aa20:	08da      	lsrs	r2, r3, #3
 800aa22:	687b      	ldr	r3, [r7, #4]
 800aa24:	3208      	adds	r2, #8
 800aa26:	69b9      	ldr	r1, [r7, #24]
 800aa28:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 800aa2c:	687b      	ldr	r3, [r7, #4]
 800aa2e:	681b      	ldr	r3, [r3, #0]
 800aa30:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 800aa32:	69fb      	ldr	r3, [r7, #28]
 800aa34:	005b      	lsls	r3, r3, #1
 800aa36:	2203      	movs	r2, #3
 800aa38:	fa02 f303 	lsl.w	r3, r2, r3
 800aa3c:	43db      	mvns	r3, r3
 800aa3e:	69ba      	ldr	r2, [r7, #24]
 800aa40:	4013      	ands	r3, r2
 800aa42:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 800aa44:	683b      	ldr	r3, [r7, #0]
 800aa46:	685b      	ldr	r3, [r3, #4]
 800aa48:	f003 0203 	and.w	r2, r3, #3
 800aa4c:	69fb      	ldr	r3, [r7, #28]
 800aa4e:	005b      	lsls	r3, r3, #1
 800aa50:	fa02 f303 	lsl.w	r3, r2, r3
 800aa54:	69ba      	ldr	r2, [r7, #24]
 800aa56:	4313      	orrs	r3, r2
 800aa58:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 800aa5a:	687b      	ldr	r3, [r7, #4]
 800aa5c:	69ba      	ldr	r2, [r7, #24]
 800aa5e:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 800aa60:	683b      	ldr	r3, [r7, #0]
 800aa62:	685b      	ldr	r3, [r3, #4]
 800aa64:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 800aa68:	2b00      	cmp	r3, #0
 800aa6a:	f000 80b4 	beq.w	800abd6 <HAL_GPIO_Init+0x2ee>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 800aa6e:	2300      	movs	r3, #0
 800aa70:	60fb      	str	r3, [r7, #12]
 800aa72:	4b60      	ldr	r3, [pc, #384]	; (800abf4 <HAL_GPIO_Init+0x30c>)
 800aa74:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800aa76:	4a5f      	ldr	r2, [pc, #380]	; (800abf4 <HAL_GPIO_Init+0x30c>)
 800aa78:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 800aa7c:	6453      	str	r3, [r2, #68]	; 0x44
 800aa7e:	4b5d      	ldr	r3, [pc, #372]	; (800abf4 <HAL_GPIO_Init+0x30c>)
 800aa80:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800aa82:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 800aa86:	60fb      	str	r3, [r7, #12]
 800aa88:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 800aa8a:	4a5b      	ldr	r2, [pc, #364]	; (800abf8 <HAL_GPIO_Init+0x310>)
 800aa8c:	69fb      	ldr	r3, [r7, #28]
 800aa8e:	089b      	lsrs	r3, r3, #2
 800aa90:	3302      	adds	r3, #2
 800aa92:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800aa96:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 800aa98:	69fb      	ldr	r3, [r7, #28]
 800aa9a:	f003 0303 	and.w	r3, r3, #3
 800aa9e:	009b      	lsls	r3, r3, #2
 800aaa0:	220f      	movs	r2, #15
 800aaa2:	fa02 f303 	lsl.w	r3, r2, r3
 800aaa6:	43db      	mvns	r3, r3
 800aaa8:	69ba      	ldr	r2, [r7, #24]
 800aaaa:	4013      	ands	r3, r2
 800aaac:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 800aaae:	687b      	ldr	r3, [r7, #4]
 800aab0:	4a52      	ldr	r2, [pc, #328]	; (800abfc <HAL_GPIO_Init+0x314>)
 800aab2:	4293      	cmp	r3, r2
 800aab4:	d02b      	beq.n	800ab0e <HAL_GPIO_Init+0x226>
 800aab6:	687b      	ldr	r3, [r7, #4]
 800aab8:	4a51      	ldr	r2, [pc, #324]	; (800ac00 <HAL_GPIO_Init+0x318>)
 800aaba:	4293      	cmp	r3, r2
 800aabc:	d025      	beq.n	800ab0a <HAL_GPIO_Init+0x222>
 800aabe:	687b      	ldr	r3, [r7, #4]
 800aac0:	4a50      	ldr	r2, [pc, #320]	; (800ac04 <HAL_GPIO_Init+0x31c>)
 800aac2:	4293      	cmp	r3, r2
 800aac4:	d01f      	beq.n	800ab06 <HAL_GPIO_Init+0x21e>
 800aac6:	687b      	ldr	r3, [r7, #4]
 800aac8:	4a4f      	ldr	r2, [pc, #316]	; (800ac08 <HAL_GPIO_Init+0x320>)
 800aaca:	4293      	cmp	r3, r2
 800aacc:	d019      	beq.n	800ab02 <HAL_GPIO_Init+0x21a>
 800aace:	687b      	ldr	r3, [r7, #4]
 800aad0:	4a4e      	ldr	r2, [pc, #312]	; (800ac0c <HAL_GPIO_Init+0x324>)
 800aad2:	4293      	cmp	r3, r2
 800aad4:	d013      	beq.n	800aafe <HAL_GPIO_Init+0x216>
 800aad6:	687b      	ldr	r3, [r7, #4]
 800aad8:	4a4d      	ldr	r2, [pc, #308]	; (800ac10 <HAL_GPIO_Init+0x328>)
 800aada:	4293      	cmp	r3, r2
 800aadc:	d00d      	beq.n	800aafa <HAL_GPIO_Init+0x212>
 800aade:	687b      	ldr	r3, [r7, #4]
 800aae0:	4a4c      	ldr	r2, [pc, #304]	; (800ac14 <HAL_GPIO_Init+0x32c>)
 800aae2:	4293      	cmp	r3, r2
 800aae4:	d007      	beq.n	800aaf6 <HAL_GPIO_Init+0x20e>
 800aae6:	687b      	ldr	r3, [r7, #4]
 800aae8:	4a4b      	ldr	r2, [pc, #300]	; (800ac18 <HAL_GPIO_Init+0x330>)
 800aaea:	4293      	cmp	r3, r2
 800aaec:	d101      	bne.n	800aaf2 <HAL_GPIO_Init+0x20a>
 800aaee:	2307      	movs	r3, #7
 800aaf0:	e00e      	b.n	800ab10 <HAL_GPIO_Init+0x228>
 800aaf2:	2308      	movs	r3, #8
 800aaf4:	e00c      	b.n	800ab10 <HAL_GPIO_Init+0x228>
 800aaf6:	2306      	movs	r3, #6
 800aaf8:	e00a      	b.n	800ab10 <HAL_GPIO_Init+0x228>
 800aafa:	2305      	movs	r3, #5
 800aafc:	e008      	b.n	800ab10 <HAL_GPIO_Init+0x228>
 800aafe:	2304      	movs	r3, #4
 800ab00:	e006      	b.n	800ab10 <HAL_GPIO_Init+0x228>
 800ab02:	2303      	movs	r3, #3
 800ab04:	e004      	b.n	800ab10 <HAL_GPIO_Init+0x228>
 800ab06:	2302      	movs	r3, #2
 800ab08:	e002      	b.n	800ab10 <HAL_GPIO_Init+0x228>
 800ab0a:	2301      	movs	r3, #1
 800ab0c:	e000      	b.n	800ab10 <HAL_GPIO_Init+0x228>
 800ab0e:	2300      	movs	r3, #0
 800ab10:	69fa      	ldr	r2, [r7, #28]
 800ab12:	f002 0203 	and.w	r2, r2, #3
 800ab16:	0092      	lsls	r2, r2, #2
 800ab18:	4093      	lsls	r3, r2
 800ab1a:	69ba      	ldr	r2, [r7, #24]
 800ab1c:	4313      	orrs	r3, r2
 800ab1e:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 800ab20:	4935      	ldr	r1, [pc, #212]	; (800abf8 <HAL_GPIO_Init+0x310>)
 800ab22:	69fb      	ldr	r3, [r7, #28]
 800ab24:	089b      	lsrs	r3, r3, #2
 800ab26:	3302      	adds	r3, #2
 800ab28:	69ba      	ldr	r2, [r7, #24]
 800ab2a:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 800ab2e:	4b3b      	ldr	r3, [pc, #236]	; (800ac1c <HAL_GPIO_Init+0x334>)
 800ab30:	689b      	ldr	r3, [r3, #8]
 800ab32:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 800ab34:	693b      	ldr	r3, [r7, #16]
 800ab36:	43db      	mvns	r3, r3
 800ab38:	69ba      	ldr	r2, [r7, #24]
 800ab3a:	4013      	ands	r3, r2
 800ab3c:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 800ab3e:	683b      	ldr	r3, [r7, #0]
 800ab40:	685b      	ldr	r3, [r3, #4]
 800ab42:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 800ab46:	2b00      	cmp	r3, #0
 800ab48:	d003      	beq.n	800ab52 <HAL_GPIO_Init+0x26a>
        {
          temp |= iocurrent;
 800ab4a:	69ba      	ldr	r2, [r7, #24]
 800ab4c:	693b      	ldr	r3, [r7, #16]
 800ab4e:	4313      	orrs	r3, r2
 800ab50:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 800ab52:	4a32      	ldr	r2, [pc, #200]	; (800ac1c <HAL_GPIO_Init+0x334>)
 800ab54:	69bb      	ldr	r3, [r7, #24]
 800ab56:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 800ab58:	4b30      	ldr	r3, [pc, #192]	; (800ac1c <HAL_GPIO_Init+0x334>)
 800ab5a:	68db      	ldr	r3, [r3, #12]
 800ab5c:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 800ab5e:	693b      	ldr	r3, [r7, #16]
 800ab60:	43db      	mvns	r3, r3
 800ab62:	69ba      	ldr	r2, [r7, #24]
 800ab64:	4013      	ands	r3, r2
 800ab66:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 800ab68:	683b      	ldr	r3, [r7, #0]
 800ab6a:	685b      	ldr	r3, [r3, #4]
 800ab6c:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 800ab70:	2b00      	cmp	r3, #0
 800ab72:	d003      	beq.n	800ab7c <HAL_GPIO_Init+0x294>
        {
          temp |= iocurrent;
 800ab74:	69ba      	ldr	r2, [r7, #24]
 800ab76:	693b      	ldr	r3, [r7, #16]
 800ab78:	4313      	orrs	r3, r2
 800ab7a:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 800ab7c:	4a27      	ldr	r2, [pc, #156]	; (800ac1c <HAL_GPIO_Init+0x334>)
 800ab7e:	69bb      	ldr	r3, [r7, #24]
 800ab80:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 800ab82:	4b26      	ldr	r3, [pc, #152]	; (800ac1c <HAL_GPIO_Init+0x334>)
 800ab84:	685b      	ldr	r3, [r3, #4]
 800ab86:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 800ab88:	693b      	ldr	r3, [r7, #16]
 800ab8a:	43db      	mvns	r3, r3
 800ab8c:	69ba      	ldr	r2, [r7, #24]
 800ab8e:	4013      	ands	r3, r2
 800ab90:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 800ab92:	683b      	ldr	r3, [r7, #0]
 800ab94:	685b      	ldr	r3, [r3, #4]
 800ab96:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800ab9a:	2b00      	cmp	r3, #0
 800ab9c:	d003      	beq.n	800aba6 <HAL_GPIO_Init+0x2be>
        {
          temp |= iocurrent;
 800ab9e:	69ba      	ldr	r2, [r7, #24]
 800aba0:	693b      	ldr	r3, [r7, #16]
 800aba2:	4313      	orrs	r3, r2
 800aba4:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 800aba6:	4a1d      	ldr	r2, [pc, #116]	; (800ac1c <HAL_GPIO_Init+0x334>)
 800aba8:	69bb      	ldr	r3, [r7, #24]
 800abaa:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 800abac:	4b1b      	ldr	r3, [pc, #108]	; (800ac1c <HAL_GPIO_Init+0x334>)
 800abae:	681b      	ldr	r3, [r3, #0]
 800abb0:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 800abb2:	693b      	ldr	r3, [r7, #16]
 800abb4:	43db      	mvns	r3, r3
 800abb6:	69ba      	ldr	r2, [r7, #24]
 800abb8:	4013      	ands	r3, r2
 800abba:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 800abbc:	683b      	ldr	r3, [r7, #0]
 800abbe:	685b      	ldr	r3, [r3, #4]
 800abc0:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 800abc4:	2b00      	cmp	r3, #0
 800abc6:	d003      	beq.n	800abd0 <HAL_GPIO_Init+0x2e8>
        {
          temp |= iocurrent;
 800abc8:	69ba      	ldr	r2, [r7, #24]
 800abca:	693b      	ldr	r3, [r7, #16]
 800abcc:	4313      	orrs	r3, r2
 800abce:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 800abd0:	4a12      	ldr	r2, [pc, #72]	; (800ac1c <HAL_GPIO_Init+0x334>)
 800abd2:	69bb      	ldr	r3, [r7, #24]
 800abd4:	6013      	str	r3, [r2, #0]
  for(position = 0U; position < GPIO_NUMBER; position++)
 800abd6:	69fb      	ldr	r3, [r7, #28]
 800abd8:	3301      	adds	r3, #1
 800abda:	61fb      	str	r3, [r7, #28]
 800abdc:	69fb      	ldr	r3, [r7, #28]
 800abde:	2b0f      	cmp	r3, #15
 800abe0:	f67f ae90 	bls.w	800a904 <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 800abe4:	bf00      	nop
 800abe6:	bf00      	nop
 800abe8:	3724      	adds	r7, #36	; 0x24
 800abea:	46bd      	mov	sp, r7
 800abec:	f85d 7b04 	ldr.w	r7, [sp], #4
 800abf0:	4770      	bx	lr
 800abf2:	bf00      	nop
 800abf4:	40023800 	.word	0x40023800
 800abf8:	40013800 	.word	0x40013800
 800abfc:	40020000 	.word	0x40020000
 800ac00:	40020400 	.word	0x40020400
 800ac04:	40020800 	.word	0x40020800
 800ac08:	40020c00 	.word	0x40020c00
 800ac0c:	40021000 	.word	0x40021000
 800ac10:	40021400 	.word	0x40021400
 800ac14:	40021800 	.word	0x40021800
 800ac18:	40021c00 	.word	0x40021c00
 800ac1c:	40013c00 	.word	0x40013c00

0800ac20 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 800ac20:	b480      	push	{r7}
 800ac22:	b083      	sub	sp, #12
 800ac24:	af00      	add	r7, sp, #0
 800ac26:	6078      	str	r0, [r7, #4]
 800ac28:	460b      	mov	r3, r1
 800ac2a:	807b      	strh	r3, [r7, #2]
 800ac2c:	4613      	mov	r3, r2
 800ac2e:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 800ac30:	787b      	ldrb	r3, [r7, #1]
 800ac32:	2b00      	cmp	r3, #0
 800ac34:	d003      	beq.n	800ac3e <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 800ac36:	887a      	ldrh	r2, [r7, #2]
 800ac38:	687b      	ldr	r3, [r7, #4]
 800ac3a:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 800ac3c:	e003      	b.n	800ac46 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 800ac3e:	887b      	ldrh	r3, [r7, #2]
 800ac40:	041a      	lsls	r2, r3, #16
 800ac42:	687b      	ldr	r3, [r7, #4]
 800ac44:	619a      	str	r2, [r3, #24]
}
 800ac46:	bf00      	nop
 800ac48:	370c      	adds	r7, #12
 800ac4a:	46bd      	mov	sp, r7
 800ac4c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ac50:	4770      	bx	lr

0800ac52 <HAL_GPIO_TogglePin>:
  *                      x can be (A..I) to select the GPIO peripheral for STM32F40XX and STM32F427X devices.
  * @param  GPIO_Pin Specifies the pins to be toggled.
  * @retval None
  */
void HAL_GPIO_TogglePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 800ac52:	b480      	push	{r7}
 800ac54:	b085      	sub	sp, #20
 800ac56:	af00      	add	r7, sp, #0
 800ac58:	6078      	str	r0, [r7, #4]
 800ac5a:	460b      	mov	r3, r1
 800ac5c:	807b      	strh	r3, [r7, #2]

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  /* get current Output Data Register value */
  odr = GPIOx->ODR;
 800ac5e:	687b      	ldr	r3, [r7, #4]
 800ac60:	695b      	ldr	r3, [r3, #20]
 800ac62:	60fb      	str	r3, [r7, #12]

  /* Set selected pins that were at low level, and reset ones that were high */
  GPIOx->BSRR = ((odr & GPIO_Pin) << GPIO_NUMBER) | (~odr & GPIO_Pin);
 800ac64:	887a      	ldrh	r2, [r7, #2]
 800ac66:	68fb      	ldr	r3, [r7, #12]
 800ac68:	4013      	ands	r3, r2
 800ac6a:	041a      	lsls	r2, r3, #16
 800ac6c:	68fb      	ldr	r3, [r7, #12]
 800ac6e:	43d9      	mvns	r1, r3
 800ac70:	887b      	ldrh	r3, [r7, #2]
 800ac72:	400b      	ands	r3, r1
 800ac74:	431a      	orrs	r2, r3
 800ac76:	687b      	ldr	r3, [r7, #4]
 800ac78:	619a      	str	r2, [r3, #24]
}
 800ac7a:	bf00      	nop
 800ac7c:	3714      	adds	r7, #20
 800ac7e:	46bd      	mov	sp, r7
 800ac80:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ac84:	4770      	bx	lr

0800ac86 <HAL_NAND_Init>:
  * @param  AttSpace_Timing pointer to Attribute space timing structure
  * @retval HAL status
  */
HAL_StatusTypeDef  HAL_NAND_Init(NAND_HandleTypeDef *hnand, FMC_NAND_PCC_TimingTypeDef *ComSpace_Timing,
                                 FMC_NAND_PCC_TimingTypeDef *AttSpace_Timing)
{
 800ac86:	b580      	push	{r7, lr}
 800ac88:	b084      	sub	sp, #16
 800ac8a:	af00      	add	r7, sp, #0
 800ac8c:	60f8      	str	r0, [r7, #12]
 800ac8e:	60b9      	str	r1, [r7, #8]
 800ac90:	607a      	str	r2, [r7, #4]
  /* Check the NAND handle state */
  if (hnand == NULL)
 800ac92:	68fb      	ldr	r3, [r7, #12]
 800ac94:	2b00      	cmp	r3, #0
 800ac96:	d101      	bne.n	800ac9c <HAL_NAND_Init+0x16>
  {
    return HAL_ERROR;
 800ac98:	2301      	movs	r3, #1
 800ac9a:	e03e      	b.n	800ad1a <HAL_NAND_Init+0x94>
  }

  if (hnand->State == HAL_NAND_STATE_RESET)
 800ac9c:	68fb      	ldr	r3, [r7, #12]
 800ac9e:	f893 3021 	ldrb.w	r3, [r3, #33]	; 0x21
 800aca2:	b2db      	uxtb	r3, r3
 800aca4:	2b00      	cmp	r3, #0
 800aca6:	d106      	bne.n	800acb6 <HAL_NAND_Init+0x30>
  {
    /* Allocate lock resource and initialize it */
    hnand->Lock = HAL_UNLOCKED;
 800aca8:	68fb      	ldr	r3, [r7, #12]
 800acaa:	2200      	movs	r2, #0
 800acac:	f883 2020 	strb.w	r2, [r3, #32]

    /* Init the low level hardware */
    hnand->MspInitCallback(hnand);
#else
    /* Initialize the low level hardware (MSP) */
    HAL_NAND_MspInit(hnand);
 800acb0:	68f8      	ldr	r0, [r7, #12]
 800acb2:	f7f9 febd 	bl	8004a30 <HAL_NAND_MspInit>
#endif /* (USE_HAL_NAND_REGISTER_CALLBACKS) */
  }

  /* Initialize NAND control Interface */
  (void)FMC_NAND_Init(hnand->Instance, &(hnand->Init));
 800acb6:	68fb      	ldr	r3, [r7, #12]
 800acb8:	681a      	ldr	r2, [r3, #0]
 800acba:	68fb      	ldr	r3, [r7, #12]
 800acbc:	3304      	adds	r3, #4
 800acbe:	4619      	mov	r1, r3
 800acc0:	4610      	mov	r0, r2
 800acc2:	f003 fc15 	bl	800e4f0 <FSMC_NAND_Init>

  /* Initialize NAND common space timing Interface */
  (void)FMC_NAND_CommonSpace_Timing_Init(hnand->Instance, ComSpace_Timing, hnand->Init.NandBank);
 800acc6:	68fb      	ldr	r3, [r7, #12]
 800acc8:	6818      	ldr	r0, [r3, #0]
 800acca:	68fb      	ldr	r3, [r7, #12]
 800accc:	685b      	ldr	r3, [r3, #4]
 800acce:	461a      	mov	r2, r3
 800acd0:	68b9      	ldr	r1, [r7, #8]
 800acd2:	f003 fc59 	bl	800e588 <FSMC_NAND_CommonSpace_Timing_Init>

  /* Initialize NAND attribute space timing Interface */
  (void)FMC_NAND_AttributeSpace_Timing_Init(hnand->Instance, AttSpace_Timing, hnand->Init.NandBank);
 800acd6:	68fb      	ldr	r3, [r7, #12]
 800acd8:	6818      	ldr	r0, [r3, #0]
 800acda:	68fb      	ldr	r3, [r7, #12]
 800acdc:	685b      	ldr	r3, [r3, #4]
 800acde:	461a      	mov	r2, r3
 800ace0:	6879      	ldr	r1, [r7, #4]
 800ace2:	f003 fc86 	bl	800e5f2 <FSMC_NAND_AttributeSpace_Timing_Init>

  /* Enable the NAND device */
#if defined(FMC_Bank2_3) || defined(FSMC_Bank2_3)
  __FMC_NAND_ENABLE(hnand->Instance, hnand->Init.NandBank);
 800ace6:	68fb      	ldr	r3, [r7, #12]
 800ace8:	685b      	ldr	r3, [r3, #4]
 800acea:	2b10      	cmp	r3, #16
 800acec:	d108      	bne.n	800ad00 <HAL_NAND_Init+0x7a>
 800acee:	68fb      	ldr	r3, [r7, #12]
 800acf0:	681b      	ldr	r3, [r3, #0]
 800acf2:	681a      	ldr	r2, [r3, #0]
 800acf4:	68fb      	ldr	r3, [r7, #12]
 800acf6:	681b      	ldr	r3, [r3, #0]
 800acf8:	f042 0204 	orr.w	r2, r2, #4
 800acfc:	601a      	str	r2, [r3, #0]
 800acfe:	e007      	b.n	800ad10 <HAL_NAND_Init+0x8a>
 800ad00:	68fb      	ldr	r3, [r7, #12]
 800ad02:	681b      	ldr	r3, [r3, #0]
 800ad04:	6a1a      	ldr	r2, [r3, #32]
 800ad06:	68fb      	ldr	r3, [r7, #12]
 800ad08:	681b      	ldr	r3, [r3, #0]
 800ad0a:	f042 0204 	orr.w	r2, r2, #4
 800ad0e:	621a      	str	r2, [r3, #32]
#else
  __FMC_NAND_ENABLE(hnand->Instance);
#endif

  /* Update the NAND controller state */
  hnand->State = HAL_NAND_STATE_READY;
 800ad10:	68fb      	ldr	r3, [r7, #12]
 800ad12:	2201      	movs	r2, #1
 800ad14:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21

  return HAL_OK;
 800ad18:	2300      	movs	r3, #0
}
 800ad1a:	4618      	mov	r0, r3
 800ad1c:	3710      	adds	r7, #16
 800ad1e:	46bd      	mov	sp, r7
 800ad20:	bd80      	pop	{r7, pc}

0800ad22 <HAL_NAND_IRQHandler>:
  * @param  hnand pointer to a NAND_HandleTypeDef structure that contains
  *                the configuration information for NAND module.
  * @retval HAL status
  */
void HAL_NAND_IRQHandler(NAND_HandleTypeDef *hnand)
{
 800ad22:	b580      	push	{r7, lr}
 800ad24:	b082      	sub	sp, #8
 800ad26:	af00      	add	r7, sp, #0
 800ad28:	6078      	str	r0, [r7, #4]
  /* Check NAND interrupt Rising edge flag */
  if (__FMC_NAND_GET_FLAG(hnand->Instance, hnand->Init.NandBank, FMC_FLAG_RISING_EDGE))
 800ad2a:	687b      	ldr	r3, [r7, #4]
 800ad2c:	685b      	ldr	r3, [r3, #4]
 800ad2e:	2b10      	cmp	r3, #16
 800ad30:	d10a      	bne.n	800ad48 <HAL_NAND_IRQHandler+0x26>
 800ad32:	687b      	ldr	r3, [r7, #4]
 800ad34:	681b      	ldr	r3, [r3, #0]
 800ad36:	685b      	ldr	r3, [r3, #4]
 800ad38:	f003 0301 	and.w	r3, r3, #1
 800ad3c:	2b01      	cmp	r3, #1
 800ad3e:	bf0c      	ite	eq
 800ad40:	2301      	moveq	r3, #1
 800ad42:	2300      	movne	r3, #0
 800ad44:	b2db      	uxtb	r3, r3
 800ad46:	e009      	b.n	800ad5c <HAL_NAND_IRQHandler+0x3a>
 800ad48:	687b      	ldr	r3, [r7, #4]
 800ad4a:	681b      	ldr	r3, [r3, #0]
 800ad4c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800ad4e:	f003 0301 	and.w	r3, r3, #1
 800ad52:	2b01      	cmp	r3, #1
 800ad54:	bf0c      	ite	eq
 800ad56:	2301      	moveq	r3, #1
 800ad58:	2300      	movne	r3, #0
 800ad5a:	b2db      	uxtb	r3, r3
 800ad5c:	2b00      	cmp	r3, #0
 800ad5e:	d017      	beq.n	800ad90 <HAL_NAND_IRQHandler+0x6e>
  {
    /* NAND interrupt callback*/
#if (USE_HAL_NAND_REGISTER_CALLBACKS == 1)
    hnand->ItCallback(hnand);
#else
    HAL_NAND_ITCallback(hnand);
 800ad60:	6878      	ldr	r0, [r7, #4]
 800ad62:	f7f8 f959 	bl	8003018 <HAL_NAND_ITCallback>
#endif /* (USE_HAL_NAND_REGISTER_CALLBACKS) */

    /* Clear NAND interrupt Rising edge pending bit */
#if defined(FMC_Bank2_3) || defined(FSMC_Bank2_3)
    __FMC_NAND_CLEAR_FLAG(hnand->Instance, hnand->Init.NandBank, FMC_FLAG_RISING_EDGE);
 800ad66:	687b      	ldr	r3, [r7, #4]
 800ad68:	685b      	ldr	r3, [r3, #4]
 800ad6a:	2b10      	cmp	r3, #16
 800ad6c:	d108      	bne.n	800ad80 <HAL_NAND_IRQHandler+0x5e>
 800ad6e:	687b      	ldr	r3, [r7, #4]
 800ad70:	681b      	ldr	r3, [r3, #0]
 800ad72:	685a      	ldr	r2, [r3, #4]
 800ad74:	687b      	ldr	r3, [r7, #4]
 800ad76:	681b      	ldr	r3, [r3, #0]
 800ad78:	f022 0201 	bic.w	r2, r2, #1
 800ad7c:	605a      	str	r2, [r3, #4]
 800ad7e:	e007      	b.n	800ad90 <HAL_NAND_IRQHandler+0x6e>
 800ad80:	687b      	ldr	r3, [r7, #4]
 800ad82:	681b      	ldr	r3, [r3, #0]
 800ad84:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 800ad86:	687b      	ldr	r3, [r7, #4]
 800ad88:	681b      	ldr	r3, [r3, #0]
 800ad8a:	f022 0201 	bic.w	r2, r2, #1
 800ad8e:	625a      	str	r2, [r3, #36]	; 0x24
    __FMC_NAND_CLEAR_FLAG(hnand->Instance, FMC_FLAG_RISING_EDGE);
#endif /* FMC_Bank2_3 || FSMC_Bank2_3 */
  }

  /* Check NAND interrupt Level flag */
  if (__FMC_NAND_GET_FLAG(hnand->Instance, hnand->Init.NandBank, FMC_FLAG_LEVEL))
 800ad90:	687b      	ldr	r3, [r7, #4]
 800ad92:	685b      	ldr	r3, [r3, #4]
 800ad94:	2b10      	cmp	r3, #16
 800ad96:	d10a      	bne.n	800adae <HAL_NAND_IRQHandler+0x8c>
 800ad98:	687b      	ldr	r3, [r7, #4]
 800ad9a:	681b      	ldr	r3, [r3, #0]
 800ad9c:	685b      	ldr	r3, [r3, #4]
 800ad9e:	f003 0302 	and.w	r3, r3, #2
 800ada2:	2b02      	cmp	r3, #2
 800ada4:	bf0c      	ite	eq
 800ada6:	2301      	moveq	r3, #1
 800ada8:	2300      	movne	r3, #0
 800adaa:	b2db      	uxtb	r3, r3
 800adac:	e009      	b.n	800adc2 <HAL_NAND_IRQHandler+0xa0>
 800adae:	687b      	ldr	r3, [r7, #4]
 800adb0:	681b      	ldr	r3, [r3, #0]
 800adb2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800adb4:	f003 0302 	and.w	r3, r3, #2
 800adb8:	2b02      	cmp	r3, #2
 800adba:	bf0c      	ite	eq
 800adbc:	2301      	moveq	r3, #1
 800adbe:	2300      	movne	r3, #0
 800adc0:	b2db      	uxtb	r3, r3
 800adc2:	2b00      	cmp	r3, #0
 800adc4:	d017      	beq.n	800adf6 <HAL_NAND_IRQHandler+0xd4>
  {
    /* NAND interrupt callback*/
#if (USE_HAL_NAND_REGISTER_CALLBACKS == 1)
    hnand->ItCallback(hnand);
#else
    HAL_NAND_ITCallback(hnand);
 800adc6:	6878      	ldr	r0, [r7, #4]
 800adc8:	f7f8 f926 	bl	8003018 <HAL_NAND_ITCallback>
#endif /* (USE_HAL_NAND_REGISTER_CALLBACKS) */

    /* Clear NAND interrupt Level pending bit */
#if defined(FMC_Bank2_3) || defined(FSMC_Bank2_3)
    __FMC_NAND_CLEAR_FLAG(hnand->Instance, hnand->Init.NandBank, FMC_FLAG_LEVEL);
 800adcc:	687b      	ldr	r3, [r7, #4]
 800adce:	685b      	ldr	r3, [r3, #4]
 800add0:	2b10      	cmp	r3, #16
 800add2:	d108      	bne.n	800ade6 <HAL_NAND_IRQHandler+0xc4>
 800add4:	687b      	ldr	r3, [r7, #4]
 800add6:	681b      	ldr	r3, [r3, #0]
 800add8:	685a      	ldr	r2, [r3, #4]
 800adda:	687b      	ldr	r3, [r7, #4]
 800addc:	681b      	ldr	r3, [r3, #0]
 800adde:	f022 0202 	bic.w	r2, r2, #2
 800ade2:	605a      	str	r2, [r3, #4]
 800ade4:	e007      	b.n	800adf6 <HAL_NAND_IRQHandler+0xd4>
 800ade6:	687b      	ldr	r3, [r7, #4]
 800ade8:	681b      	ldr	r3, [r3, #0]
 800adea:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 800adec:	687b      	ldr	r3, [r7, #4]
 800adee:	681b      	ldr	r3, [r3, #0]
 800adf0:	f022 0202 	bic.w	r2, r2, #2
 800adf4:	625a      	str	r2, [r3, #36]	; 0x24
    __FMC_NAND_CLEAR_FLAG(hnand->Instance, FMC_FLAG_LEVEL);
#endif /* FMC_Bank2_3 || FSMC_Bank2_3 */
  }

  /* Check NAND interrupt Falling edge flag */
  if (__FMC_NAND_GET_FLAG(hnand->Instance, hnand->Init.NandBank, FMC_FLAG_FALLING_EDGE))
 800adf6:	687b      	ldr	r3, [r7, #4]
 800adf8:	685b      	ldr	r3, [r3, #4]
 800adfa:	2b10      	cmp	r3, #16
 800adfc:	d10a      	bne.n	800ae14 <HAL_NAND_IRQHandler+0xf2>
 800adfe:	687b      	ldr	r3, [r7, #4]
 800ae00:	681b      	ldr	r3, [r3, #0]
 800ae02:	685b      	ldr	r3, [r3, #4]
 800ae04:	f003 0304 	and.w	r3, r3, #4
 800ae08:	2b04      	cmp	r3, #4
 800ae0a:	bf0c      	ite	eq
 800ae0c:	2301      	moveq	r3, #1
 800ae0e:	2300      	movne	r3, #0
 800ae10:	b2db      	uxtb	r3, r3
 800ae12:	e009      	b.n	800ae28 <HAL_NAND_IRQHandler+0x106>
 800ae14:	687b      	ldr	r3, [r7, #4]
 800ae16:	681b      	ldr	r3, [r3, #0]
 800ae18:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800ae1a:	f003 0304 	and.w	r3, r3, #4
 800ae1e:	2b04      	cmp	r3, #4
 800ae20:	bf0c      	ite	eq
 800ae22:	2301      	moveq	r3, #1
 800ae24:	2300      	movne	r3, #0
 800ae26:	b2db      	uxtb	r3, r3
 800ae28:	2b00      	cmp	r3, #0
 800ae2a:	d017      	beq.n	800ae5c <HAL_NAND_IRQHandler+0x13a>
  {
    /* NAND interrupt callback*/
#if (USE_HAL_NAND_REGISTER_CALLBACKS == 1)
    hnand->ItCallback(hnand);
#else
    HAL_NAND_ITCallback(hnand);
 800ae2c:	6878      	ldr	r0, [r7, #4]
 800ae2e:	f7f8 f8f3 	bl	8003018 <HAL_NAND_ITCallback>
#endif /* (USE_HAL_NAND_REGISTER_CALLBACKS) */

    /* Clear NAND interrupt Falling edge pending bit */
#if defined(FMC_Bank2_3) || defined(FSMC_Bank2_3)
    __FMC_NAND_CLEAR_FLAG(hnand->Instance, hnand->Init.NandBank, FMC_FLAG_FALLING_EDGE);
 800ae32:	687b      	ldr	r3, [r7, #4]
 800ae34:	685b      	ldr	r3, [r3, #4]
 800ae36:	2b10      	cmp	r3, #16
 800ae38:	d108      	bne.n	800ae4c <HAL_NAND_IRQHandler+0x12a>
 800ae3a:	687b      	ldr	r3, [r7, #4]
 800ae3c:	681b      	ldr	r3, [r3, #0]
 800ae3e:	685a      	ldr	r2, [r3, #4]
 800ae40:	687b      	ldr	r3, [r7, #4]
 800ae42:	681b      	ldr	r3, [r3, #0]
 800ae44:	f022 0204 	bic.w	r2, r2, #4
 800ae48:	605a      	str	r2, [r3, #4]
 800ae4a:	e007      	b.n	800ae5c <HAL_NAND_IRQHandler+0x13a>
 800ae4c:	687b      	ldr	r3, [r7, #4]
 800ae4e:	681b      	ldr	r3, [r3, #0]
 800ae50:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 800ae52:	687b      	ldr	r3, [r7, #4]
 800ae54:	681b      	ldr	r3, [r3, #0]
 800ae56:	f022 0204 	bic.w	r2, r2, #4
 800ae5a:	625a      	str	r2, [r3, #36]	; 0x24
    __FMC_NAND_CLEAR_FLAG(hnand->Instance, FMC_FLAG_FALLING_EDGE);
#endif /* FMC_Bank2_3 || FSMC_Bank2_3 */
  }

  /* Check NAND interrupt FIFO empty flag */
  if (__FMC_NAND_GET_FLAG(hnand->Instance, hnand->Init.NandBank, FMC_FLAG_FEMPT))
 800ae5c:	687b      	ldr	r3, [r7, #4]
 800ae5e:	685b      	ldr	r3, [r3, #4]
 800ae60:	2b10      	cmp	r3, #16
 800ae62:	d10a      	bne.n	800ae7a <HAL_NAND_IRQHandler+0x158>
 800ae64:	687b      	ldr	r3, [r7, #4]
 800ae66:	681b      	ldr	r3, [r3, #0]
 800ae68:	685b      	ldr	r3, [r3, #4]
 800ae6a:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800ae6e:	2b40      	cmp	r3, #64	; 0x40
 800ae70:	bf0c      	ite	eq
 800ae72:	2301      	moveq	r3, #1
 800ae74:	2300      	movne	r3, #0
 800ae76:	b2db      	uxtb	r3, r3
 800ae78:	e009      	b.n	800ae8e <HAL_NAND_IRQHandler+0x16c>
 800ae7a:	687b      	ldr	r3, [r7, #4]
 800ae7c:	681b      	ldr	r3, [r3, #0]
 800ae7e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800ae80:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800ae84:	2b40      	cmp	r3, #64	; 0x40
 800ae86:	bf0c      	ite	eq
 800ae88:	2301      	moveq	r3, #1
 800ae8a:	2300      	movne	r3, #0
 800ae8c:	b2db      	uxtb	r3, r3
 800ae8e:	2b00      	cmp	r3, #0
 800ae90:	d017      	beq.n	800aec2 <HAL_NAND_IRQHandler+0x1a0>
  {
    /* NAND interrupt callback*/
#if (USE_HAL_NAND_REGISTER_CALLBACKS == 1)
    hnand->ItCallback(hnand);
#else
    HAL_NAND_ITCallback(hnand);
 800ae92:	6878      	ldr	r0, [r7, #4]
 800ae94:	f7f8 f8c0 	bl	8003018 <HAL_NAND_ITCallback>
#endif /* (USE_HAL_NAND_REGISTER_CALLBACKS) */

    /* Clear NAND interrupt FIFO empty pending bit */
#if defined(FMC_Bank2_3) || defined(FSMC_Bank2_3)
    __FMC_NAND_CLEAR_FLAG(hnand->Instance, hnand->Init.NandBank, FMC_FLAG_FEMPT);
 800ae98:	687b      	ldr	r3, [r7, #4]
 800ae9a:	685b      	ldr	r3, [r3, #4]
 800ae9c:	2b10      	cmp	r3, #16
 800ae9e:	d108      	bne.n	800aeb2 <HAL_NAND_IRQHandler+0x190>
 800aea0:	687b      	ldr	r3, [r7, #4]
 800aea2:	681b      	ldr	r3, [r3, #0]
 800aea4:	685a      	ldr	r2, [r3, #4]
 800aea6:	687b      	ldr	r3, [r7, #4]
 800aea8:	681b      	ldr	r3, [r3, #0]
 800aeaa:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 800aeae:	605a      	str	r2, [r3, #4]
#else
    __FMC_NAND_CLEAR_FLAG(hnand->Instance, FMC_FLAG_FEMPT);
#endif /* FMC_Bank2_3 || FSMC_Bank2_3 */
  }

}
 800aeb0:	e007      	b.n	800aec2 <HAL_NAND_IRQHandler+0x1a0>
    __FMC_NAND_CLEAR_FLAG(hnand->Instance, hnand->Init.NandBank, FMC_FLAG_FEMPT);
 800aeb2:	687b      	ldr	r3, [r7, #4]
 800aeb4:	681b      	ldr	r3, [r3, #0]
 800aeb6:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 800aeb8:	687b      	ldr	r3, [r7, #4]
 800aeba:	681b      	ldr	r3, [r3, #0]
 800aebc:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 800aec0:	625a      	str	r2, [r3, #36]	; 0x24
}
 800aec2:	bf00      	nop
 800aec4:	3708      	adds	r7, #8
 800aec6:	46bd      	mov	sp, r7
 800aec8:	bd80      	pop	{r7, pc}

0800aeca <HAL_NAND_GetState>:
  * @param  hnand pointer to a NAND_HandleTypeDef structure that contains
  *                the configuration information for NAND module.
  * @retval HAL state
  */
HAL_NAND_StateTypeDef HAL_NAND_GetState(NAND_HandleTypeDef *hnand)
{
 800aeca:	b480      	push	{r7}
 800aecc:	b083      	sub	sp, #12
 800aece:	af00      	add	r7, sp, #0
 800aed0:	6078      	str	r0, [r7, #4]
  return hnand->State;
 800aed2:	687b      	ldr	r3, [r7, #4]
 800aed4:	f893 3021 	ldrb.w	r3, [r3, #33]	; 0x21
 800aed8:	b2db      	uxtb	r3, r3
}
 800aeda:	4618      	mov	r0, r3
 800aedc:	370c      	adds	r7, #12
 800aede:	46bd      	mov	sp, r7
 800aee0:	f85d 7b04 	ldr.w	r7, [sp], #4
 800aee4:	4770      	bx	lr

0800aee6 <HAL_NAND_Read_Status>:
  * @param  hnand pointer to a NAND_HandleTypeDef structure that contains
  *                the configuration information for NAND module.
  * @retval NAND status
  */
uint32_t HAL_NAND_Read_Status(NAND_HandleTypeDef *hnand)
{
 800aee6:	b480      	push	{r7}
 800aee8:	b085      	sub	sp, #20
 800aeea:	af00      	add	r7, sp, #0
 800aeec:	6078      	str	r0, [r7, #4]
  else
  {
    deviceaddress = NAND_DEVICE2;
  }
#else
  deviceaddress = NAND_DEVICE;
 800aeee:	f04f 43e0 	mov.w	r3, #1879048192	; 0x70000000
 800aef2:	60fb      	str	r3, [r7, #12]
#endif

  /* Send Read status operation command */
  *(__IO uint8_t *)((uint32_t)(deviceaddress | CMD_AREA)) = NAND_CMD_STATUS;
 800aef4:	68fb      	ldr	r3, [r7, #12]
 800aef6:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 800aefa:	2270      	movs	r2, #112	; 0x70
 800aefc:	701a      	strb	r2, [r3, #0]

  /* Read status register data */
  data = *(__IO uint8_t *)deviceaddress;
 800aefe:	68fb      	ldr	r3, [r7, #12]
 800af00:	781b      	ldrb	r3, [r3, #0]
 800af02:	b2db      	uxtb	r3, r3
 800af04:	60bb      	str	r3, [r7, #8]

  /* Return the status */
  if ((data & NAND_ERROR) == NAND_ERROR)
 800af06:	68bb      	ldr	r3, [r7, #8]
 800af08:	f003 0301 	and.w	r3, r3, #1
 800af0c:	2b00      	cmp	r3, #0
 800af0e:	d001      	beq.n	800af14 <HAL_NAND_Read_Status+0x2e>
  {
    return NAND_ERROR;
 800af10:	2301      	movs	r3, #1
 800af12:	e007      	b.n	800af24 <HAL_NAND_Read_Status+0x3e>
  }
  else if ((data & NAND_READY) == NAND_READY)
 800af14:	68bb      	ldr	r3, [r7, #8]
 800af16:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800af1a:	2b00      	cmp	r3, #0
 800af1c:	d001      	beq.n	800af22 <HAL_NAND_Read_Status+0x3c>
  {
    return NAND_READY;
 800af1e:	2340      	movs	r3, #64	; 0x40
 800af20:	e000      	b.n	800af24 <HAL_NAND_Read_Status+0x3e>
  }
  else
  {
    return NAND_BUSY;
 800af22:	2300      	movs	r3, #0
  }
}
 800af24:	4618      	mov	r0, r3
 800af26:	3714      	adds	r7, #20
 800af28:	46bd      	mov	sp, r7
 800af2a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800af2e:	4770      	bx	lr

0800af30 <HAL_RCC_OscConfig>:
  *         supported by this API. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 800af30:	b580      	push	{r7, lr}
 800af32:	b086      	sub	sp, #24
 800af34:	af00      	add	r7, sp, #0
 800af36:	6078      	str	r0, [r7, #4]
  uint32_t tickstart, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 800af38:	687b      	ldr	r3, [r7, #4]
 800af3a:	2b00      	cmp	r3, #0
 800af3c:	d101      	bne.n	800af42 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 800af3e:	2301      	movs	r3, #1
 800af40:	e267      	b.n	800b412 <HAL_RCC_OscConfig+0x4e2>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 800af42:	687b      	ldr	r3, [r7, #4]
 800af44:	681b      	ldr	r3, [r3, #0]
 800af46:	f003 0301 	and.w	r3, r3, #1
 800af4a:	2b00      	cmp	r3, #0
 800af4c:	d075      	beq.n	800b03a <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 800af4e:	4b88      	ldr	r3, [pc, #544]	; (800b170 <HAL_RCC_OscConfig+0x240>)
 800af50:	689b      	ldr	r3, [r3, #8]
 800af52:	f003 030c 	and.w	r3, r3, #12
 800af56:	2b04      	cmp	r3, #4
 800af58:	d00c      	beq.n	800af74 <HAL_RCC_OscConfig+0x44>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 800af5a:	4b85      	ldr	r3, [pc, #532]	; (800b170 <HAL_RCC_OscConfig+0x240>)
 800af5c:	689b      	ldr	r3, [r3, #8]
 800af5e:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 800af62:	2b08      	cmp	r3, #8
 800af64:	d112      	bne.n	800af8c <HAL_RCC_OscConfig+0x5c>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 800af66:	4b82      	ldr	r3, [pc, #520]	; (800b170 <HAL_RCC_OscConfig+0x240>)
 800af68:	685b      	ldr	r3, [r3, #4]
 800af6a:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 800af6e:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 800af72:	d10b      	bne.n	800af8c <HAL_RCC_OscConfig+0x5c>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800af74:	4b7e      	ldr	r3, [pc, #504]	; (800b170 <HAL_RCC_OscConfig+0x240>)
 800af76:	681b      	ldr	r3, [r3, #0]
 800af78:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800af7c:	2b00      	cmp	r3, #0
 800af7e:	d05b      	beq.n	800b038 <HAL_RCC_OscConfig+0x108>
 800af80:	687b      	ldr	r3, [r7, #4]
 800af82:	685b      	ldr	r3, [r3, #4]
 800af84:	2b00      	cmp	r3, #0
 800af86:	d157      	bne.n	800b038 <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 800af88:	2301      	movs	r3, #1
 800af8a:	e242      	b.n	800b412 <HAL_RCC_OscConfig+0x4e2>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 800af8c:	687b      	ldr	r3, [r7, #4]
 800af8e:	685b      	ldr	r3, [r3, #4]
 800af90:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800af94:	d106      	bne.n	800afa4 <HAL_RCC_OscConfig+0x74>
 800af96:	4b76      	ldr	r3, [pc, #472]	; (800b170 <HAL_RCC_OscConfig+0x240>)
 800af98:	681b      	ldr	r3, [r3, #0]
 800af9a:	4a75      	ldr	r2, [pc, #468]	; (800b170 <HAL_RCC_OscConfig+0x240>)
 800af9c:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 800afa0:	6013      	str	r3, [r2, #0]
 800afa2:	e01d      	b.n	800afe0 <HAL_RCC_OscConfig+0xb0>
 800afa4:	687b      	ldr	r3, [r7, #4]
 800afa6:	685b      	ldr	r3, [r3, #4]
 800afa8:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 800afac:	d10c      	bne.n	800afc8 <HAL_RCC_OscConfig+0x98>
 800afae:	4b70      	ldr	r3, [pc, #448]	; (800b170 <HAL_RCC_OscConfig+0x240>)
 800afb0:	681b      	ldr	r3, [r3, #0]
 800afb2:	4a6f      	ldr	r2, [pc, #444]	; (800b170 <HAL_RCC_OscConfig+0x240>)
 800afb4:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 800afb8:	6013      	str	r3, [r2, #0]
 800afba:	4b6d      	ldr	r3, [pc, #436]	; (800b170 <HAL_RCC_OscConfig+0x240>)
 800afbc:	681b      	ldr	r3, [r3, #0]
 800afbe:	4a6c      	ldr	r2, [pc, #432]	; (800b170 <HAL_RCC_OscConfig+0x240>)
 800afc0:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 800afc4:	6013      	str	r3, [r2, #0]
 800afc6:	e00b      	b.n	800afe0 <HAL_RCC_OscConfig+0xb0>
 800afc8:	4b69      	ldr	r3, [pc, #420]	; (800b170 <HAL_RCC_OscConfig+0x240>)
 800afca:	681b      	ldr	r3, [r3, #0]
 800afcc:	4a68      	ldr	r2, [pc, #416]	; (800b170 <HAL_RCC_OscConfig+0x240>)
 800afce:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 800afd2:	6013      	str	r3, [r2, #0]
 800afd4:	4b66      	ldr	r3, [pc, #408]	; (800b170 <HAL_RCC_OscConfig+0x240>)
 800afd6:	681b      	ldr	r3, [r3, #0]
 800afd8:	4a65      	ldr	r2, [pc, #404]	; (800b170 <HAL_RCC_OscConfig+0x240>)
 800afda:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 800afde:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 800afe0:	687b      	ldr	r3, [r7, #4]
 800afe2:	685b      	ldr	r3, [r3, #4]
 800afe4:	2b00      	cmp	r3, #0
 800afe6:	d013      	beq.n	800b010 <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800afe8:	f7fe ff6a 	bl	8009ec0 <HAL_GetTick>
 800afec:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800afee:	e008      	b.n	800b002 <HAL_RCC_OscConfig+0xd2>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 800aff0:	f7fe ff66 	bl	8009ec0 <HAL_GetTick>
 800aff4:	4602      	mov	r2, r0
 800aff6:	693b      	ldr	r3, [r7, #16]
 800aff8:	1ad3      	subs	r3, r2, r3
 800affa:	2b64      	cmp	r3, #100	; 0x64
 800affc:	d901      	bls.n	800b002 <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 800affe:	2303      	movs	r3, #3
 800b000:	e207      	b.n	800b412 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800b002:	4b5b      	ldr	r3, [pc, #364]	; (800b170 <HAL_RCC_OscConfig+0x240>)
 800b004:	681b      	ldr	r3, [r3, #0]
 800b006:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800b00a:	2b00      	cmp	r3, #0
 800b00c:	d0f0      	beq.n	800aff0 <HAL_RCC_OscConfig+0xc0>
 800b00e:	e014      	b.n	800b03a <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800b010:	f7fe ff56 	bl	8009ec0 <HAL_GetTick>
 800b014:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 800b016:	e008      	b.n	800b02a <HAL_RCC_OscConfig+0xfa>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 800b018:	f7fe ff52 	bl	8009ec0 <HAL_GetTick>
 800b01c:	4602      	mov	r2, r0
 800b01e:	693b      	ldr	r3, [r7, #16]
 800b020:	1ad3      	subs	r3, r2, r3
 800b022:	2b64      	cmp	r3, #100	; 0x64
 800b024:	d901      	bls.n	800b02a <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 800b026:	2303      	movs	r3, #3
 800b028:	e1f3      	b.n	800b412 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 800b02a:	4b51      	ldr	r3, [pc, #324]	; (800b170 <HAL_RCC_OscConfig+0x240>)
 800b02c:	681b      	ldr	r3, [r3, #0]
 800b02e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800b032:	2b00      	cmp	r3, #0
 800b034:	d1f0      	bne.n	800b018 <HAL_RCC_OscConfig+0xe8>
 800b036:	e000      	b.n	800b03a <HAL_RCC_OscConfig+0x10a>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800b038:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 800b03a:	687b      	ldr	r3, [r7, #4]
 800b03c:	681b      	ldr	r3, [r3, #0]
 800b03e:	f003 0302 	and.w	r3, r3, #2
 800b042:	2b00      	cmp	r3, #0
 800b044:	d063      	beq.n	800b10e <HAL_RCC_OscConfig+0x1de>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 800b046:	4b4a      	ldr	r3, [pc, #296]	; (800b170 <HAL_RCC_OscConfig+0x240>)
 800b048:	689b      	ldr	r3, [r3, #8]
 800b04a:	f003 030c 	and.w	r3, r3, #12
 800b04e:	2b00      	cmp	r3, #0
 800b050:	d00b      	beq.n	800b06a <HAL_RCC_OscConfig+0x13a>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 800b052:	4b47      	ldr	r3, [pc, #284]	; (800b170 <HAL_RCC_OscConfig+0x240>)
 800b054:	689b      	ldr	r3, [r3, #8]
 800b056:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 800b05a:	2b08      	cmp	r3, #8
 800b05c:	d11c      	bne.n	800b098 <HAL_RCC_OscConfig+0x168>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 800b05e:	4b44      	ldr	r3, [pc, #272]	; (800b170 <HAL_RCC_OscConfig+0x240>)
 800b060:	685b      	ldr	r3, [r3, #4]
 800b062:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 800b066:	2b00      	cmp	r3, #0
 800b068:	d116      	bne.n	800b098 <HAL_RCC_OscConfig+0x168>
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 800b06a:	4b41      	ldr	r3, [pc, #260]	; (800b170 <HAL_RCC_OscConfig+0x240>)
 800b06c:	681b      	ldr	r3, [r3, #0]
 800b06e:	f003 0302 	and.w	r3, r3, #2
 800b072:	2b00      	cmp	r3, #0
 800b074:	d005      	beq.n	800b082 <HAL_RCC_OscConfig+0x152>
 800b076:	687b      	ldr	r3, [r7, #4]
 800b078:	68db      	ldr	r3, [r3, #12]
 800b07a:	2b01      	cmp	r3, #1
 800b07c:	d001      	beq.n	800b082 <HAL_RCC_OscConfig+0x152>
      {
        return HAL_ERROR;
 800b07e:	2301      	movs	r3, #1
 800b080:	e1c7      	b.n	800b412 <HAL_RCC_OscConfig+0x4e2>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800b082:	4b3b      	ldr	r3, [pc, #236]	; (800b170 <HAL_RCC_OscConfig+0x240>)
 800b084:	681b      	ldr	r3, [r3, #0]
 800b086:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 800b08a:	687b      	ldr	r3, [r7, #4]
 800b08c:	691b      	ldr	r3, [r3, #16]
 800b08e:	00db      	lsls	r3, r3, #3
 800b090:	4937      	ldr	r1, [pc, #220]	; (800b170 <HAL_RCC_OscConfig+0x240>)
 800b092:	4313      	orrs	r3, r2
 800b094:	600b      	str	r3, [r1, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 800b096:	e03a      	b.n	800b10e <HAL_RCC_OscConfig+0x1de>
      }
    }
    else
    {
      /* Check the HSI State */
      if((RCC_OscInitStruct->HSIState)!= RCC_HSI_OFF)
 800b098:	687b      	ldr	r3, [r7, #4]
 800b09a:	68db      	ldr	r3, [r3, #12]
 800b09c:	2b00      	cmp	r3, #0
 800b09e:	d020      	beq.n	800b0e2 <HAL_RCC_OscConfig+0x1b2>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 800b0a0:	4b34      	ldr	r3, [pc, #208]	; (800b174 <HAL_RCC_OscConfig+0x244>)
 800b0a2:	2201      	movs	r2, #1
 800b0a4:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800b0a6:	f7fe ff0b 	bl	8009ec0 <HAL_GetTick>
 800b0aa:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800b0ac:	e008      	b.n	800b0c0 <HAL_RCC_OscConfig+0x190>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 800b0ae:	f7fe ff07 	bl	8009ec0 <HAL_GetTick>
 800b0b2:	4602      	mov	r2, r0
 800b0b4:	693b      	ldr	r3, [r7, #16]
 800b0b6:	1ad3      	subs	r3, r2, r3
 800b0b8:	2b02      	cmp	r3, #2
 800b0ba:	d901      	bls.n	800b0c0 <HAL_RCC_OscConfig+0x190>
          {
            return HAL_TIMEOUT;
 800b0bc:	2303      	movs	r3, #3
 800b0be:	e1a8      	b.n	800b412 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800b0c0:	4b2b      	ldr	r3, [pc, #172]	; (800b170 <HAL_RCC_OscConfig+0x240>)
 800b0c2:	681b      	ldr	r3, [r3, #0]
 800b0c4:	f003 0302 	and.w	r3, r3, #2
 800b0c8:	2b00      	cmp	r3, #0
 800b0ca:	d0f0      	beq.n	800b0ae <HAL_RCC_OscConfig+0x17e>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value. */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800b0cc:	4b28      	ldr	r3, [pc, #160]	; (800b170 <HAL_RCC_OscConfig+0x240>)
 800b0ce:	681b      	ldr	r3, [r3, #0]
 800b0d0:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 800b0d4:	687b      	ldr	r3, [r7, #4]
 800b0d6:	691b      	ldr	r3, [r3, #16]
 800b0d8:	00db      	lsls	r3, r3, #3
 800b0da:	4925      	ldr	r1, [pc, #148]	; (800b170 <HAL_RCC_OscConfig+0x240>)
 800b0dc:	4313      	orrs	r3, r2
 800b0de:	600b      	str	r3, [r1, #0]
 800b0e0:	e015      	b.n	800b10e <HAL_RCC_OscConfig+0x1de>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 800b0e2:	4b24      	ldr	r3, [pc, #144]	; (800b174 <HAL_RCC_OscConfig+0x244>)
 800b0e4:	2200      	movs	r2, #0
 800b0e6:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800b0e8:	f7fe feea 	bl	8009ec0 <HAL_GetTick>
 800b0ec:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 800b0ee:	e008      	b.n	800b102 <HAL_RCC_OscConfig+0x1d2>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 800b0f0:	f7fe fee6 	bl	8009ec0 <HAL_GetTick>
 800b0f4:	4602      	mov	r2, r0
 800b0f6:	693b      	ldr	r3, [r7, #16]
 800b0f8:	1ad3      	subs	r3, r2, r3
 800b0fa:	2b02      	cmp	r3, #2
 800b0fc:	d901      	bls.n	800b102 <HAL_RCC_OscConfig+0x1d2>
          {
            return HAL_TIMEOUT;
 800b0fe:	2303      	movs	r3, #3
 800b100:	e187      	b.n	800b412 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 800b102:	4b1b      	ldr	r3, [pc, #108]	; (800b170 <HAL_RCC_OscConfig+0x240>)
 800b104:	681b      	ldr	r3, [r3, #0]
 800b106:	f003 0302 	and.w	r3, r3, #2
 800b10a:	2b00      	cmp	r3, #0
 800b10c:	d1f0      	bne.n	800b0f0 <HAL_RCC_OscConfig+0x1c0>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 800b10e:	687b      	ldr	r3, [r7, #4]
 800b110:	681b      	ldr	r3, [r3, #0]
 800b112:	f003 0308 	and.w	r3, r3, #8
 800b116:	2b00      	cmp	r3, #0
 800b118:	d036      	beq.n	800b188 <HAL_RCC_OscConfig+0x258>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if((RCC_OscInitStruct->LSIState)!= RCC_LSI_OFF)
 800b11a:	687b      	ldr	r3, [r7, #4]
 800b11c:	695b      	ldr	r3, [r3, #20]
 800b11e:	2b00      	cmp	r3, #0
 800b120:	d016      	beq.n	800b150 <HAL_RCC_OscConfig+0x220>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 800b122:	4b15      	ldr	r3, [pc, #84]	; (800b178 <HAL_RCC_OscConfig+0x248>)
 800b124:	2201      	movs	r2, #1
 800b126:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800b128:	f7fe feca 	bl	8009ec0 <HAL_GetTick>
 800b12c:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 800b12e:	e008      	b.n	800b142 <HAL_RCC_OscConfig+0x212>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 800b130:	f7fe fec6 	bl	8009ec0 <HAL_GetTick>
 800b134:	4602      	mov	r2, r0
 800b136:	693b      	ldr	r3, [r7, #16]
 800b138:	1ad3      	subs	r3, r2, r3
 800b13a:	2b02      	cmp	r3, #2
 800b13c:	d901      	bls.n	800b142 <HAL_RCC_OscConfig+0x212>
        {
          return HAL_TIMEOUT;
 800b13e:	2303      	movs	r3, #3
 800b140:	e167      	b.n	800b412 <HAL_RCC_OscConfig+0x4e2>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 800b142:	4b0b      	ldr	r3, [pc, #44]	; (800b170 <HAL_RCC_OscConfig+0x240>)
 800b144:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 800b146:	f003 0302 	and.w	r3, r3, #2
 800b14a:	2b00      	cmp	r3, #0
 800b14c:	d0f0      	beq.n	800b130 <HAL_RCC_OscConfig+0x200>
 800b14e:	e01b      	b.n	800b188 <HAL_RCC_OscConfig+0x258>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 800b150:	4b09      	ldr	r3, [pc, #36]	; (800b178 <HAL_RCC_OscConfig+0x248>)
 800b152:	2200      	movs	r2, #0
 800b154:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 800b156:	f7fe feb3 	bl	8009ec0 <HAL_GetTick>
 800b15a:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 800b15c:	e00e      	b.n	800b17c <HAL_RCC_OscConfig+0x24c>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 800b15e:	f7fe feaf 	bl	8009ec0 <HAL_GetTick>
 800b162:	4602      	mov	r2, r0
 800b164:	693b      	ldr	r3, [r7, #16]
 800b166:	1ad3      	subs	r3, r2, r3
 800b168:	2b02      	cmp	r3, #2
 800b16a:	d907      	bls.n	800b17c <HAL_RCC_OscConfig+0x24c>
        {
          return HAL_TIMEOUT;
 800b16c:	2303      	movs	r3, #3
 800b16e:	e150      	b.n	800b412 <HAL_RCC_OscConfig+0x4e2>
 800b170:	40023800 	.word	0x40023800
 800b174:	42470000 	.word	0x42470000
 800b178:	42470e80 	.word	0x42470e80
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 800b17c:	4b88      	ldr	r3, [pc, #544]	; (800b3a0 <HAL_RCC_OscConfig+0x470>)
 800b17e:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 800b180:	f003 0302 	and.w	r3, r3, #2
 800b184:	2b00      	cmp	r3, #0
 800b186:	d1ea      	bne.n	800b15e <HAL_RCC_OscConfig+0x22e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 800b188:	687b      	ldr	r3, [r7, #4]
 800b18a:	681b      	ldr	r3, [r3, #0]
 800b18c:	f003 0304 	and.w	r3, r3, #4
 800b190:	2b00      	cmp	r3, #0
 800b192:	f000 8097 	beq.w	800b2c4 <HAL_RCC_OscConfig+0x394>
  {
    FlagStatus       pwrclkchanged = RESET;
 800b196:	2300      	movs	r3, #0
 800b198:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 800b19a:	4b81      	ldr	r3, [pc, #516]	; (800b3a0 <HAL_RCC_OscConfig+0x470>)
 800b19c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800b19e:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800b1a2:	2b00      	cmp	r3, #0
 800b1a4:	d10f      	bne.n	800b1c6 <HAL_RCC_OscConfig+0x296>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 800b1a6:	2300      	movs	r3, #0
 800b1a8:	60bb      	str	r3, [r7, #8]
 800b1aa:	4b7d      	ldr	r3, [pc, #500]	; (800b3a0 <HAL_RCC_OscConfig+0x470>)
 800b1ac:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800b1ae:	4a7c      	ldr	r2, [pc, #496]	; (800b3a0 <HAL_RCC_OscConfig+0x470>)
 800b1b0:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800b1b4:	6413      	str	r3, [r2, #64]	; 0x40
 800b1b6:	4b7a      	ldr	r3, [pc, #488]	; (800b3a0 <HAL_RCC_OscConfig+0x470>)
 800b1b8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800b1ba:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800b1be:	60bb      	str	r3, [r7, #8]
 800b1c0:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 800b1c2:	2301      	movs	r3, #1
 800b1c4:	75fb      	strb	r3, [r7, #23]
    }

    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800b1c6:	4b77      	ldr	r3, [pc, #476]	; (800b3a4 <HAL_RCC_OscConfig+0x474>)
 800b1c8:	681b      	ldr	r3, [r3, #0]
 800b1ca:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800b1ce:	2b00      	cmp	r3, #0
 800b1d0:	d118      	bne.n	800b204 <HAL_RCC_OscConfig+0x2d4>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 800b1d2:	4b74      	ldr	r3, [pc, #464]	; (800b3a4 <HAL_RCC_OscConfig+0x474>)
 800b1d4:	681b      	ldr	r3, [r3, #0]
 800b1d6:	4a73      	ldr	r2, [pc, #460]	; (800b3a4 <HAL_RCC_OscConfig+0x474>)
 800b1d8:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800b1dc:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 800b1de:	f7fe fe6f 	bl	8009ec0 <HAL_GetTick>
 800b1e2:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800b1e4:	e008      	b.n	800b1f8 <HAL_RCC_OscConfig+0x2c8>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800b1e6:	f7fe fe6b 	bl	8009ec0 <HAL_GetTick>
 800b1ea:	4602      	mov	r2, r0
 800b1ec:	693b      	ldr	r3, [r7, #16]
 800b1ee:	1ad3      	subs	r3, r2, r3
 800b1f0:	2b02      	cmp	r3, #2
 800b1f2:	d901      	bls.n	800b1f8 <HAL_RCC_OscConfig+0x2c8>
        {
          return HAL_TIMEOUT;
 800b1f4:	2303      	movs	r3, #3
 800b1f6:	e10c      	b.n	800b412 <HAL_RCC_OscConfig+0x4e2>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800b1f8:	4b6a      	ldr	r3, [pc, #424]	; (800b3a4 <HAL_RCC_OscConfig+0x474>)
 800b1fa:	681b      	ldr	r3, [r3, #0]
 800b1fc:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800b200:	2b00      	cmp	r3, #0
 800b202:	d0f0      	beq.n	800b1e6 <HAL_RCC_OscConfig+0x2b6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 800b204:	687b      	ldr	r3, [r7, #4]
 800b206:	689b      	ldr	r3, [r3, #8]
 800b208:	2b01      	cmp	r3, #1
 800b20a:	d106      	bne.n	800b21a <HAL_RCC_OscConfig+0x2ea>
 800b20c:	4b64      	ldr	r3, [pc, #400]	; (800b3a0 <HAL_RCC_OscConfig+0x470>)
 800b20e:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800b210:	4a63      	ldr	r2, [pc, #396]	; (800b3a0 <HAL_RCC_OscConfig+0x470>)
 800b212:	f043 0301 	orr.w	r3, r3, #1
 800b216:	6713      	str	r3, [r2, #112]	; 0x70
 800b218:	e01c      	b.n	800b254 <HAL_RCC_OscConfig+0x324>
 800b21a:	687b      	ldr	r3, [r7, #4]
 800b21c:	689b      	ldr	r3, [r3, #8]
 800b21e:	2b05      	cmp	r3, #5
 800b220:	d10c      	bne.n	800b23c <HAL_RCC_OscConfig+0x30c>
 800b222:	4b5f      	ldr	r3, [pc, #380]	; (800b3a0 <HAL_RCC_OscConfig+0x470>)
 800b224:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800b226:	4a5e      	ldr	r2, [pc, #376]	; (800b3a0 <HAL_RCC_OscConfig+0x470>)
 800b228:	f043 0304 	orr.w	r3, r3, #4
 800b22c:	6713      	str	r3, [r2, #112]	; 0x70
 800b22e:	4b5c      	ldr	r3, [pc, #368]	; (800b3a0 <HAL_RCC_OscConfig+0x470>)
 800b230:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800b232:	4a5b      	ldr	r2, [pc, #364]	; (800b3a0 <HAL_RCC_OscConfig+0x470>)
 800b234:	f043 0301 	orr.w	r3, r3, #1
 800b238:	6713      	str	r3, [r2, #112]	; 0x70
 800b23a:	e00b      	b.n	800b254 <HAL_RCC_OscConfig+0x324>
 800b23c:	4b58      	ldr	r3, [pc, #352]	; (800b3a0 <HAL_RCC_OscConfig+0x470>)
 800b23e:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800b240:	4a57      	ldr	r2, [pc, #348]	; (800b3a0 <HAL_RCC_OscConfig+0x470>)
 800b242:	f023 0301 	bic.w	r3, r3, #1
 800b246:	6713      	str	r3, [r2, #112]	; 0x70
 800b248:	4b55      	ldr	r3, [pc, #340]	; (800b3a0 <HAL_RCC_OscConfig+0x470>)
 800b24a:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800b24c:	4a54      	ldr	r2, [pc, #336]	; (800b3a0 <HAL_RCC_OscConfig+0x470>)
 800b24e:	f023 0304 	bic.w	r3, r3, #4
 800b252:	6713      	str	r3, [r2, #112]	; 0x70
    /* Check the LSE State */
    if((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 800b254:	687b      	ldr	r3, [r7, #4]
 800b256:	689b      	ldr	r3, [r3, #8]
 800b258:	2b00      	cmp	r3, #0
 800b25a:	d015      	beq.n	800b288 <HAL_RCC_OscConfig+0x358>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800b25c:	f7fe fe30 	bl	8009ec0 <HAL_GetTick>
 800b260:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800b262:	e00a      	b.n	800b27a <HAL_RCC_OscConfig+0x34a>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 800b264:	f7fe fe2c 	bl	8009ec0 <HAL_GetTick>
 800b268:	4602      	mov	r2, r0
 800b26a:	693b      	ldr	r3, [r7, #16]
 800b26c:	1ad3      	subs	r3, r2, r3
 800b26e:	f241 3288 	movw	r2, #5000	; 0x1388
 800b272:	4293      	cmp	r3, r2
 800b274:	d901      	bls.n	800b27a <HAL_RCC_OscConfig+0x34a>
        {
          return HAL_TIMEOUT;
 800b276:	2303      	movs	r3, #3
 800b278:	e0cb      	b.n	800b412 <HAL_RCC_OscConfig+0x4e2>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800b27a:	4b49      	ldr	r3, [pc, #292]	; (800b3a0 <HAL_RCC_OscConfig+0x470>)
 800b27c:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800b27e:	f003 0302 	and.w	r3, r3, #2
 800b282:	2b00      	cmp	r3, #0
 800b284:	d0ee      	beq.n	800b264 <HAL_RCC_OscConfig+0x334>
 800b286:	e014      	b.n	800b2b2 <HAL_RCC_OscConfig+0x382>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 800b288:	f7fe fe1a 	bl	8009ec0 <HAL_GetTick>
 800b28c:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 800b28e:	e00a      	b.n	800b2a6 <HAL_RCC_OscConfig+0x376>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 800b290:	f7fe fe16 	bl	8009ec0 <HAL_GetTick>
 800b294:	4602      	mov	r2, r0
 800b296:	693b      	ldr	r3, [r7, #16]
 800b298:	1ad3      	subs	r3, r2, r3
 800b29a:	f241 3288 	movw	r2, #5000	; 0x1388
 800b29e:	4293      	cmp	r3, r2
 800b2a0:	d901      	bls.n	800b2a6 <HAL_RCC_OscConfig+0x376>
        {
          return HAL_TIMEOUT;
 800b2a2:	2303      	movs	r3, #3
 800b2a4:	e0b5      	b.n	800b412 <HAL_RCC_OscConfig+0x4e2>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 800b2a6:	4b3e      	ldr	r3, [pc, #248]	; (800b3a0 <HAL_RCC_OscConfig+0x470>)
 800b2a8:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800b2aa:	f003 0302 	and.w	r3, r3, #2
 800b2ae:	2b00      	cmp	r3, #0
 800b2b0:	d1ee      	bne.n	800b290 <HAL_RCC_OscConfig+0x360>
        }
      }
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 800b2b2:	7dfb      	ldrb	r3, [r7, #23]
 800b2b4:	2b01      	cmp	r3, #1
 800b2b6:	d105      	bne.n	800b2c4 <HAL_RCC_OscConfig+0x394>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 800b2b8:	4b39      	ldr	r3, [pc, #228]	; (800b3a0 <HAL_RCC_OscConfig+0x470>)
 800b2ba:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800b2bc:	4a38      	ldr	r2, [pc, #224]	; (800b3a0 <HAL_RCC_OscConfig+0x470>)
 800b2be:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 800b2c2:	6413      	str	r3, [r2, #64]	; 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 800b2c4:	687b      	ldr	r3, [r7, #4]
 800b2c6:	699b      	ldr	r3, [r3, #24]
 800b2c8:	2b00      	cmp	r3, #0
 800b2ca:	f000 80a1 	beq.w	800b410 <HAL_RCC_OscConfig+0x4e0>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 800b2ce:	4b34      	ldr	r3, [pc, #208]	; (800b3a0 <HAL_RCC_OscConfig+0x470>)
 800b2d0:	689b      	ldr	r3, [r3, #8]
 800b2d2:	f003 030c 	and.w	r3, r3, #12
 800b2d6:	2b08      	cmp	r3, #8
 800b2d8:	d05c      	beq.n	800b394 <HAL_RCC_OscConfig+0x464>
    {
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 800b2da:	687b      	ldr	r3, [r7, #4]
 800b2dc:	699b      	ldr	r3, [r3, #24]
 800b2de:	2b02      	cmp	r3, #2
 800b2e0:	d141      	bne.n	800b366 <HAL_RCC_OscConfig+0x436>
        assert_param(IS_RCC_PLLN_VALUE(RCC_OscInitStruct->PLL.PLLN));
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800b2e2:	4b31      	ldr	r3, [pc, #196]	; (800b3a8 <HAL_RCC_OscConfig+0x478>)
 800b2e4:	2200      	movs	r2, #0
 800b2e6:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800b2e8:	f7fe fdea 	bl	8009ec0 <HAL_GetTick>
 800b2ec:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800b2ee:	e008      	b.n	800b302 <HAL_RCC_OscConfig+0x3d2>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 800b2f0:	f7fe fde6 	bl	8009ec0 <HAL_GetTick>
 800b2f4:	4602      	mov	r2, r0
 800b2f6:	693b      	ldr	r3, [r7, #16]
 800b2f8:	1ad3      	subs	r3, r2, r3
 800b2fa:	2b02      	cmp	r3, #2
 800b2fc:	d901      	bls.n	800b302 <HAL_RCC_OscConfig+0x3d2>
          {
            return HAL_TIMEOUT;
 800b2fe:	2303      	movs	r3, #3
 800b300:	e087      	b.n	800b412 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800b302:	4b27      	ldr	r3, [pc, #156]	; (800b3a0 <HAL_RCC_OscConfig+0x470>)
 800b304:	681b      	ldr	r3, [r3, #0]
 800b306:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800b30a:	2b00      	cmp	r3, #0
 800b30c:	d1f0      	bne.n	800b2f0 <HAL_RCC_OscConfig+0x3c0>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 800b30e:	687b      	ldr	r3, [r7, #4]
 800b310:	69da      	ldr	r2, [r3, #28]
 800b312:	687b      	ldr	r3, [r7, #4]
 800b314:	6a1b      	ldr	r3, [r3, #32]
 800b316:	431a      	orrs	r2, r3
 800b318:	687b      	ldr	r3, [r7, #4]
 800b31a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800b31c:	019b      	lsls	r3, r3, #6
 800b31e:	431a      	orrs	r2, r3
 800b320:	687b      	ldr	r3, [r7, #4]
 800b322:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800b324:	085b      	lsrs	r3, r3, #1
 800b326:	3b01      	subs	r3, #1
 800b328:	041b      	lsls	r3, r3, #16
 800b32a:	431a      	orrs	r2, r3
 800b32c:	687b      	ldr	r3, [r7, #4]
 800b32e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800b330:	061b      	lsls	r3, r3, #24
 800b332:	491b      	ldr	r1, [pc, #108]	; (800b3a0 <HAL_RCC_OscConfig+0x470>)
 800b334:	4313      	orrs	r3, r2
 800b336:	604b      	str	r3, [r1, #4]
                                 RCC_OscInitStruct->PLL.PLLM                                                 | \
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)             | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos) | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 800b338:	4b1b      	ldr	r3, [pc, #108]	; (800b3a8 <HAL_RCC_OscConfig+0x478>)
 800b33a:	2201      	movs	r2, #1
 800b33c:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800b33e:	f7fe fdbf 	bl	8009ec0 <HAL_GetTick>
 800b342:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 800b344:	e008      	b.n	800b358 <HAL_RCC_OscConfig+0x428>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 800b346:	f7fe fdbb 	bl	8009ec0 <HAL_GetTick>
 800b34a:	4602      	mov	r2, r0
 800b34c:	693b      	ldr	r3, [r7, #16]
 800b34e:	1ad3      	subs	r3, r2, r3
 800b350:	2b02      	cmp	r3, #2
 800b352:	d901      	bls.n	800b358 <HAL_RCC_OscConfig+0x428>
          {
            return HAL_TIMEOUT;
 800b354:	2303      	movs	r3, #3
 800b356:	e05c      	b.n	800b412 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 800b358:	4b11      	ldr	r3, [pc, #68]	; (800b3a0 <HAL_RCC_OscConfig+0x470>)
 800b35a:	681b      	ldr	r3, [r3, #0]
 800b35c:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800b360:	2b00      	cmp	r3, #0
 800b362:	d0f0      	beq.n	800b346 <HAL_RCC_OscConfig+0x416>
 800b364:	e054      	b.n	800b410 <HAL_RCC_OscConfig+0x4e0>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800b366:	4b10      	ldr	r3, [pc, #64]	; (800b3a8 <HAL_RCC_OscConfig+0x478>)
 800b368:	2200      	movs	r2, #0
 800b36a:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800b36c:	f7fe fda8 	bl	8009ec0 <HAL_GetTick>
 800b370:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800b372:	e008      	b.n	800b386 <HAL_RCC_OscConfig+0x456>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 800b374:	f7fe fda4 	bl	8009ec0 <HAL_GetTick>
 800b378:	4602      	mov	r2, r0
 800b37a:	693b      	ldr	r3, [r7, #16]
 800b37c:	1ad3      	subs	r3, r2, r3
 800b37e:	2b02      	cmp	r3, #2
 800b380:	d901      	bls.n	800b386 <HAL_RCC_OscConfig+0x456>
          {
            return HAL_TIMEOUT;
 800b382:	2303      	movs	r3, #3
 800b384:	e045      	b.n	800b412 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800b386:	4b06      	ldr	r3, [pc, #24]	; (800b3a0 <HAL_RCC_OscConfig+0x470>)
 800b388:	681b      	ldr	r3, [r3, #0]
 800b38a:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800b38e:	2b00      	cmp	r3, #0
 800b390:	d1f0      	bne.n	800b374 <HAL_RCC_OscConfig+0x444>
 800b392:	e03d      	b.n	800b410 <HAL_RCC_OscConfig+0x4e0>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 800b394:	687b      	ldr	r3, [r7, #4]
 800b396:	699b      	ldr	r3, [r3, #24]
 800b398:	2b01      	cmp	r3, #1
 800b39a:	d107      	bne.n	800b3ac <HAL_RCC_OscConfig+0x47c>
      {
        return HAL_ERROR;
 800b39c:	2301      	movs	r3, #1
 800b39e:	e038      	b.n	800b412 <HAL_RCC_OscConfig+0x4e2>
 800b3a0:	40023800 	.word	0x40023800
 800b3a4:	40007000 	.word	0x40007000
 800b3a8:	42470060 	.word	0x42470060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 800b3ac:	4b1b      	ldr	r3, [pc, #108]	; (800b41c <HAL_RCC_OscConfig+0x4ec>)
 800b3ae:	685b      	ldr	r3, [r3, #4]
 800b3b0:	60fb      	str	r3, [r7, #12]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
#else
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 800b3b2:	687b      	ldr	r3, [r7, #4]
 800b3b4:	699b      	ldr	r3, [r3, #24]
 800b3b6:	2b01      	cmp	r3, #1
 800b3b8:	d028      	beq.n	800b40c <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800b3ba:	68fb      	ldr	r3, [r7, #12]
 800b3bc:	f403 0280 	and.w	r2, r3, #4194304	; 0x400000
 800b3c0:	687b      	ldr	r3, [r7, #4]
 800b3c2:	69db      	ldr	r3, [r3, #28]
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 800b3c4:	429a      	cmp	r2, r3
 800b3c6:	d121      	bne.n	800b40c <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 800b3c8:	68fb      	ldr	r3, [r7, #12]
 800b3ca:	f003 023f 	and.w	r2, r3, #63	; 0x3f
 800b3ce:	687b      	ldr	r3, [r7, #4]
 800b3d0:	6a1b      	ldr	r3, [r3, #32]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800b3d2:	429a      	cmp	r2, r3
 800b3d4:	d11a      	bne.n	800b40c <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 800b3d6:	68fa      	ldr	r2, [r7, #12]
 800b3d8:	f647 73c0 	movw	r3, #32704	; 0x7fc0
 800b3dc:	4013      	ands	r3, r2
 800b3de:	687a      	ldr	r2, [r7, #4]
 800b3e0:	6a52      	ldr	r2, [r2, #36]	; 0x24
 800b3e2:	0192      	lsls	r2, r2, #6
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 800b3e4:	4293      	cmp	r3, r2
 800b3e6:	d111      	bne.n	800b40c <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 800b3e8:	68fb      	ldr	r3, [r7, #12]
 800b3ea:	f403 3240 	and.w	r2, r3, #196608	; 0x30000
 800b3ee:	687b      	ldr	r3, [r7, #4]
 800b3f0:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800b3f2:	085b      	lsrs	r3, r3, #1
 800b3f4:	3b01      	subs	r3, #1
 800b3f6:	041b      	lsls	r3, r3, #16
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 800b3f8:	429a      	cmp	r2, r3
 800b3fa:	d107      	bne.n	800b40c <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
 800b3fc:	68fb      	ldr	r3, [r7, #12]
 800b3fe:	f003 6270 	and.w	r2, r3, #251658240	; 0xf000000
 800b402:	687b      	ldr	r3, [r7, #4]
 800b404:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800b406:	061b      	lsls	r3, r3, #24
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 800b408:	429a      	cmp	r2, r3
 800b40a:	d001      	beq.n	800b410 <HAL_RCC_OscConfig+0x4e0>
#endif
        {
          return HAL_ERROR;
 800b40c:	2301      	movs	r3, #1
 800b40e:	e000      	b.n	800b412 <HAL_RCC_OscConfig+0x4e2>
        }
      }
    }
  }
  return HAL_OK;
 800b410:	2300      	movs	r3, #0
}
 800b412:	4618      	mov	r0, r3
 800b414:	3718      	adds	r7, #24
 800b416:	46bd      	mov	sp, r7
 800b418:	bd80      	pop	{r7, pc}
 800b41a:	bf00      	nop
 800b41c:	40023800 	.word	0x40023800

0800b420 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 800b420:	b580      	push	{r7, lr}
 800b422:	b084      	sub	sp, #16
 800b424:	af00      	add	r7, sp, #0
 800b426:	6078      	str	r0, [r7, #4]
 800b428:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 800b42a:	687b      	ldr	r3, [r7, #4]
 800b42c:	2b00      	cmp	r3, #0
 800b42e:	d101      	bne.n	800b434 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 800b430:	2301      	movs	r3, #1
 800b432:	e0cc      	b.n	800b5ce <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 800b434:	4b68      	ldr	r3, [pc, #416]	; (800b5d8 <HAL_RCC_ClockConfig+0x1b8>)
 800b436:	681b      	ldr	r3, [r3, #0]
 800b438:	f003 0307 	and.w	r3, r3, #7
 800b43c:	683a      	ldr	r2, [r7, #0]
 800b43e:	429a      	cmp	r2, r3
 800b440:	d90c      	bls.n	800b45c <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800b442:	4b65      	ldr	r3, [pc, #404]	; (800b5d8 <HAL_RCC_ClockConfig+0x1b8>)
 800b444:	683a      	ldr	r2, [r7, #0]
 800b446:	b2d2      	uxtb	r2, r2
 800b448:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 800b44a:	4b63      	ldr	r3, [pc, #396]	; (800b5d8 <HAL_RCC_ClockConfig+0x1b8>)
 800b44c:	681b      	ldr	r3, [r3, #0]
 800b44e:	f003 0307 	and.w	r3, r3, #7
 800b452:	683a      	ldr	r2, [r7, #0]
 800b454:	429a      	cmp	r2, r3
 800b456:	d001      	beq.n	800b45c <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 800b458:	2301      	movs	r3, #1
 800b45a:	e0b8      	b.n	800b5ce <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 800b45c:	687b      	ldr	r3, [r7, #4]
 800b45e:	681b      	ldr	r3, [r3, #0]
 800b460:	f003 0302 	and.w	r3, r3, #2
 800b464:	2b00      	cmp	r3, #0
 800b466:	d020      	beq.n	800b4aa <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 800b468:	687b      	ldr	r3, [r7, #4]
 800b46a:	681b      	ldr	r3, [r3, #0]
 800b46c:	f003 0304 	and.w	r3, r3, #4
 800b470:	2b00      	cmp	r3, #0
 800b472:	d005      	beq.n	800b480 <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 800b474:	4b59      	ldr	r3, [pc, #356]	; (800b5dc <HAL_RCC_ClockConfig+0x1bc>)
 800b476:	689b      	ldr	r3, [r3, #8]
 800b478:	4a58      	ldr	r2, [pc, #352]	; (800b5dc <HAL_RCC_ClockConfig+0x1bc>)
 800b47a:	f443 53e0 	orr.w	r3, r3, #7168	; 0x1c00
 800b47e:	6093      	str	r3, [r2, #8]
    }

    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800b480:	687b      	ldr	r3, [r7, #4]
 800b482:	681b      	ldr	r3, [r3, #0]
 800b484:	f003 0308 	and.w	r3, r3, #8
 800b488:	2b00      	cmp	r3, #0
 800b48a:	d005      	beq.n	800b498 <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 800b48c:	4b53      	ldr	r3, [pc, #332]	; (800b5dc <HAL_RCC_ClockConfig+0x1bc>)
 800b48e:	689b      	ldr	r3, [r3, #8]
 800b490:	4a52      	ldr	r2, [pc, #328]	; (800b5dc <HAL_RCC_ClockConfig+0x1bc>)
 800b492:	f443 4360 	orr.w	r3, r3, #57344	; 0xe000
 800b496:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 800b498:	4b50      	ldr	r3, [pc, #320]	; (800b5dc <HAL_RCC_ClockConfig+0x1bc>)
 800b49a:	689b      	ldr	r3, [r3, #8]
 800b49c:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 800b4a0:	687b      	ldr	r3, [r7, #4]
 800b4a2:	689b      	ldr	r3, [r3, #8]
 800b4a4:	494d      	ldr	r1, [pc, #308]	; (800b5dc <HAL_RCC_ClockConfig+0x1bc>)
 800b4a6:	4313      	orrs	r3, r2
 800b4a8:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 800b4aa:	687b      	ldr	r3, [r7, #4]
 800b4ac:	681b      	ldr	r3, [r3, #0]
 800b4ae:	f003 0301 	and.w	r3, r3, #1
 800b4b2:	2b00      	cmp	r3, #0
 800b4b4:	d044      	beq.n	800b540 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 800b4b6:	687b      	ldr	r3, [r7, #4]
 800b4b8:	685b      	ldr	r3, [r3, #4]
 800b4ba:	2b01      	cmp	r3, #1
 800b4bc:	d107      	bne.n	800b4ce <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800b4be:	4b47      	ldr	r3, [pc, #284]	; (800b5dc <HAL_RCC_ClockConfig+0x1bc>)
 800b4c0:	681b      	ldr	r3, [r3, #0]
 800b4c2:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800b4c6:	2b00      	cmp	r3, #0
 800b4c8:	d119      	bne.n	800b4fe <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800b4ca:	2301      	movs	r3, #1
 800b4cc:	e07f      	b.n	800b5ce <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 800b4ce:	687b      	ldr	r3, [r7, #4]
 800b4d0:	685b      	ldr	r3, [r3, #4]
 800b4d2:	2b02      	cmp	r3, #2
 800b4d4:	d003      	beq.n	800b4de <HAL_RCC_ClockConfig+0xbe>
            (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 800b4d6:	687b      	ldr	r3, [r7, #4]
 800b4d8:	685b      	ldr	r3, [r3, #4]
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 800b4da:	2b03      	cmp	r3, #3
 800b4dc:	d107      	bne.n	800b4ee <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 800b4de:	4b3f      	ldr	r3, [pc, #252]	; (800b5dc <HAL_RCC_ClockConfig+0x1bc>)
 800b4e0:	681b      	ldr	r3, [r3, #0]
 800b4e2:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800b4e6:	2b00      	cmp	r3, #0
 800b4e8:	d109      	bne.n	800b4fe <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800b4ea:	2301      	movs	r3, #1
 800b4ec:	e06f      	b.n	800b5ce <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800b4ee:	4b3b      	ldr	r3, [pc, #236]	; (800b5dc <HAL_RCC_ClockConfig+0x1bc>)
 800b4f0:	681b      	ldr	r3, [r3, #0]
 800b4f2:	f003 0302 	and.w	r3, r3, #2
 800b4f6:	2b00      	cmp	r3, #0
 800b4f8:	d101      	bne.n	800b4fe <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800b4fa:	2301      	movs	r3, #1
 800b4fc:	e067      	b.n	800b5ce <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 800b4fe:	4b37      	ldr	r3, [pc, #220]	; (800b5dc <HAL_RCC_ClockConfig+0x1bc>)
 800b500:	689b      	ldr	r3, [r3, #8]
 800b502:	f023 0203 	bic.w	r2, r3, #3
 800b506:	687b      	ldr	r3, [r7, #4]
 800b508:	685b      	ldr	r3, [r3, #4]
 800b50a:	4934      	ldr	r1, [pc, #208]	; (800b5dc <HAL_RCC_ClockConfig+0x1bc>)
 800b50c:	4313      	orrs	r3, r2
 800b50e:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 800b510:	f7fe fcd6 	bl	8009ec0 <HAL_GetTick>
 800b514:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800b516:	e00a      	b.n	800b52e <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 800b518:	f7fe fcd2 	bl	8009ec0 <HAL_GetTick>
 800b51c:	4602      	mov	r2, r0
 800b51e:	68fb      	ldr	r3, [r7, #12]
 800b520:	1ad3      	subs	r3, r2, r3
 800b522:	f241 3288 	movw	r2, #5000	; 0x1388
 800b526:	4293      	cmp	r3, r2
 800b528:	d901      	bls.n	800b52e <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 800b52a:	2303      	movs	r3, #3
 800b52c:	e04f      	b.n	800b5ce <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800b52e:	4b2b      	ldr	r3, [pc, #172]	; (800b5dc <HAL_RCC_ClockConfig+0x1bc>)
 800b530:	689b      	ldr	r3, [r3, #8]
 800b532:	f003 020c 	and.w	r2, r3, #12
 800b536:	687b      	ldr	r3, [r7, #4]
 800b538:	685b      	ldr	r3, [r3, #4]
 800b53a:	009b      	lsls	r3, r3, #2
 800b53c:	429a      	cmp	r2, r3
 800b53e:	d1eb      	bne.n	800b518 <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 800b540:	4b25      	ldr	r3, [pc, #148]	; (800b5d8 <HAL_RCC_ClockConfig+0x1b8>)
 800b542:	681b      	ldr	r3, [r3, #0]
 800b544:	f003 0307 	and.w	r3, r3, #7
 800b548:	683a      	ldr	r2, [r7, #0]
 800b54a:	429a      	cmp	r2, r3
 800b54c:	d20c      	bcs.n	800b568 <HAL_RCC_ClockConfig+0x148>
  {
     /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800b54e:	4b22      	ldr	r3, [pc, #136]	; (800b5d8 <HAL_RCC_ClockConfig+0x1b8>)
 800b550:	683a      	ldr	r2, [r7, #0]
 800b552:	b2d2      	uxtb	r2, r2
 800b554:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 800b556:	4b20      	ldr	r3, [pc, #128]	; (800b5d8 <HAL_RCC_ClockConfig+0x1b8>)
 800b558:	681b      	ldr	r3, [r3, #0]
 800b55a:	f003 0307 	and.w	r3, r3, #7
 800b55e:	683a      	ldr	r2, [r7, #0]
 800b560:	429a      	cmp	r2, r3
 800b562:	d001      	beq.n	800b568 <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 800b564:	2301      	movs	r3, #1
 800b566:	e032      	b.n	800b5ce <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 800b568:	687b      	ldr	r3, [r7, #4]
 800b56a:	681b      	ldr	r3, [r3, #0]
 800b56c:	f003 0304 	and.w	r3, r3, #4
 800b570:	2b00      	cmp	r3, #0
 800b572:	d008      	beq.n	800b586 <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 800b574:	4b19      	ldr	r3, [pc, #100]	; (800b5dc <HAL_RCC_ClockConfig+0x1bc>)
 800b576:	689b      	ldr	r3, [r3, #8]
 800b578:	f423 52e0 	bic.w	r2, r3, #7168	; 0x1c00
 800b57c:	687b      	ldr	r3, [r7, #4]
 800b57e:	68db      	ldr	r3, [r3, #12]
 800b580:	4916      	ldr	r1, [pc, #88]	; (800b5dc <HAL_RCC_ClockConfig+0x1bc>)
 800b582:	4313      	orrs	r3, r2
 800b584:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800b586:	687b      	ldr	r3, [r7, #4]
 800b588:	681b      	ldr	r3, [r3, #0]
 800b58a:	f003 0308 	and.w	r3, r3, #8
 800b58e:	2b00      	cmp	r3, #0
 800b590:	d009      	beq.n	800b5a6 <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 800b592:	4b12      	ldr	r3, [pc, #72]	; (800b5dc <HAL_RCC_ClockConfig+0x1bc>)
 800b594:	689b      	ldr	r3, [r3, #8]
 800b596:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 800b59a:	687b      	ldr	r3, [r7, #4]
 800b59c:	691b      	ldr	r3, [r3, #16]
 800b59e:	00db      	lsls	r3, r3, #3
 800b5a0:	490e      	ldr	r1, [pc, #56]	; (800b5dc <HAL_RCC_ClockConfig+0x1bc>)
 800b5a2:	4313      	orrs	r3, r2
 800b5a4:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 800b5a6:	f000 f821 	bl	800b5ec <HAL_RCC_GetSysClockFreq>
 800b5aa:	4602      	mov	r2, r0
 800b5ac:	4b0b      	ldr	r3, [pc, #44]	; (800b5dc <HAL_RCC_ClockConfig+0x1bc>)
 800b5ae:	689b      	ldr	r3, [r3, #8]
 800b5b0:	091b      	lsrs	r3, r3, #4
 800b5b2:	f003 030f 	and.w	r3, r3, #15
 800b5b6:	490a      	ldr	r1, [pc, #40]	; (800b5e0 <HAL_RCC_ClockConfig+0x1c0>)
 800b5b8:	5ccb      	ldrb	r3, [r1, r3]
 800b5ba:	fa22 f303 	lsr.w	r3, r2, r3
 800b5be:	4a09      	ldr	r2, [pc, #36]	; (800b5e4 <HAL_RCC_ClockConfig+0x1c4>)
 800b5c0:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick (uwTickPrio);
 800b5c2:	4b09      	ldr	r3, [pc, #36]	; (800b5e8 <HAL_RCC_ClockConfig+0x1c8>)
 800b5c4:	681b      	ldr	r3, [r3, #0]
 800b5c6:	4618      	mov	r0, r3
 800b5c8:	f7f9 fa3c 	bl	8004a44 <HAL_InitTick>

  return HAL_OK;
 800b5cc:	2300      	movs	r3, #0
}
 800b5ce:	4618      	mov	r0, r3
 800b5d0:	3710      	adds	r7, #16
 800b5d2:	46bd      	mov	sp, r7
 800b5d4:	bd80      	pop	{r7, pc}
 800b5d6:	bf00      	nop
 800b5d8:	40023c00 	.word	0x40023c00
 800b5dc:	40023800 	.word	0x40023800
 800b5e0:	08016c5c 	.word	0x08016c5c
 800b5e4:	20000098 	.word	0x20000098
 800b5e8:	2000009c 	.word	0x2000009c

0800b5ec <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
__weak uint32_t HAL_RCC_GetSysClockFreq(void)
{
 800b5ec:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 800b5f0:	b094      	sub	sp, #80	; 0x50
 800b5f2:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U, pllvco = 0U, pllp = 0U;
 800b5f4:	2300      	movs	r3, #0
 800b5f6:	647b      	str	r3, [r7, #68]	; 0x44
 800b5f8:	2300      	movs	r3, #0
 800b5fa:	64fb      	str	r3, [r7, #76]	; 0x4c
 800b5fc:	2300      	movs	r3, #0
 800b5fe:	643b      	str	r3, [r7, #64]	; 0x40
  uint32_t sysclockfreq = 0U;
 800b600:	2300      	movs	r3, #0
 800b602:	64bb      	str	r3, [r7, #72]	; 0x48

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 800b604:	4b79      	ldr	r3, [pc, #484]	; (800b7ec <HAL_RCC_GetSysClockFreq+0x200>)
 800b606:	689b      	ldr	r3, [r3, #8]
 800b608:	f003 030c 	and.w	r3, r3, #12
 800b60c:	2b08      	cmp	r3, #8
 800b60e:	d00d      	beq.n	800b62c <HAL_RCC_GetSysClockFreq+0x40>
 800b610:	2b08      	cmp	r3, #8
 800b612:	f200 80e1 	bhi.w	800b7d8 <HAL_RCC_GetSysClockFreq+0x1ec>
 800b616:	2b00      	cmp	r3, #0
 800b618:	d002      	beq.n	800b620 <HAL_RCC_GetSysClockFreq+0x34>
 800b61a:	2b04      	cmp	r3, #4
 800b61c:	d003      	beq.n	800b626 <HAL_RCC_GetSysClockFreq+0x3a>
 800b61e:	e0db      	b.n	800b7d8 <HAL_RCC_GetSysClockFreq+0x1ec>
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 800b620:	4b73      	ldr	r3, [pc, #460]	; (800b7f0 <HAL_RCC_GetSysClockFreq+0x204>)
 800b622:	64bb      	str	r3, [r7, #72]	; 0x48
       break;
 800b624:	e0db      	b.n	800b7de <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 800b626:	4b73      	ldr	r3, [pc, #460]	; (800b7f4 <HAL_RCC_GetSysClockFreq+0x208>)
 800b628:	64bb      	str	r3, [r7, #72]	; 0x48
      break;
 800b62a:	e0d8      	b.n	800b7de <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 800b62c:	4b6f      	ldr	r3, [pc, #444]	; (800b7ec <HAL_RCC_GetSysClockFreq+0x200>)
 800b62e:	685b      	ldr	r3, [r3, #4]
 800b630:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 800b634:	647b      	str	r3, [r7, #68]	; 0x44
      if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 800b636:	4b6d      	ldr	r3, [pc, #436]	; (800b7ec <HAL_RCC_GetSysClockFreq+0x200>)
 800b638:	685b      	ldr	r3, [r3, #4]
 800b63a:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 800b63e:	2b00      	cmp	r3, #0
 800b640:	d063      	beq.n	800b70a <HAL_RCC_GetSysClockFreq+0x11e>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSE_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 800b642:	4b6a      	ldr	r3, [pc, #424]	; (800b7ec <HAL_RCC_GetSysClockFreq+0x200>)
 800b644:	685b      	ldr	r3, [r3, #4]
 800b646:	099b      	lsrs	r3, r3, #6
 800b648:	2200      	movs	r2, #0
 800b64a:	63bb      	str	r3, [r7, #56]	; 0x38
 800b64c:	63fa      	str	r2, [r7, #60]	; 0x3c
 800b64e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800b650:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800b654:	633b      	str	r3, [r7, #48]	; 0x30
 800b656:	2300      	movs	r3, #0
 800b658:	637b      	str	r3, [r7, #52]	; 0x34
 800b65a:	e9d7 450c 	ldrd	r4, r5, [r7, #48]	; 0x30
 800b65e:	4622      	mov	r2, r4
 800b660:	462b      	mov	r3, r5
 800b662:	f04f 0000 	mov.w	r0, #0
 800b666:	f04f 0100 	mov.w	r1, #0
 800b66a:	0159      	lsls	r1, r3, #5
 800b66c:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 800b670:	0150      	lsls	r0, r2, #5
 800b672:	4602      	mov	r2, r0
 800b674:	460b      	mov	r3, r1
 800b676:	4621      	mov	r1, r4
 800b678:	1a51      	subs	r1, r2, r1
 800b67a:	6139      	str	r1, [r7, #16]
 800b67c:	4629      	mov	r1, r5
 800b67e:	eb63 0301 	sbc.w	r3, r3, r1
 800b682:	617b      	str	r3, [r7, #20]
 800b684:	f04f 0200 	mov.w	r2, #0
 800b688:	f04f 0300 	mov.w	r3, #0
 800b68c:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 800b690:	4659      	mov	r1, fp
 800b692:	018b      	lsls	r3, r1, #6
 800b694:	4651      	mov	r1, sl
 800b696:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 800b69a:	4651      	mov	r1, sl
 800b69c:	018a      	lsls	r2, r1, #6
 800b69e:	4651      	mov	r1, sl
 800b6a0:	ebb2 0801 	subs.w	r8, r2, r1
 800b6a4:	4659      	mov	r1, fp
 800b6a6:	eb63 0901 	sbc.w	r9, r3, r1
 800b6aa:	f04f 0200 	mov.w	r2, #0
 800b6ae:	f04f 0300 	mov.w	r3, #0
 800b6b2:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 800b6b6:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 800b6ba:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 800b6be:	4690      	mov	r8, r2
 800b6c0:	4699      	mov	r9, r3
 800b6c2:	4623      	mov	r3, r4
 800b6c4:	eb18 0303 	adds.w	r3, r8, r3
 800b6c8:	60bb      	str	r3, [r7, #8]
 800b6ca:	462b      	mov	r3, r5
 800b6cc:	eb49 0303 	adc.w	r3, r9, r3
 800b6d0:	60fb      	str	r3, [r7, #12]
 800b6d2:	f04f 0200 	mov.w	r2, #0
 800b6d6:	f04f 0300 	mov.w	r3, #0
 800b6da:	e9d7 4502 	ldrd	r4, r5, [r7, #8]
 800b6de:	4629      	mov	r1, r5
 800b6e0:	024b      	lsls	r3, r1, #9
 800b6e2:	4621      	mov	r1, r4
 800b6e4:	ea43 53d1 	orr.w	r3, r3, r1, lsr #23
 800b6e8:	4621      	mov	r1, r4
 800b6ea:	024a      	lsls	r2, r1, #9
 800b6ec:	4610      	mov	r0, r2
 800b6ee:	4619      	mov	r1, r3
 800b6f0:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 800b6f2:	2200      	movs	r2, #0
 800b6f4:	62bb      	str	r3, [r7, #40]	; 0x28
 800b6f6:	62fa      	str	r2, [r7, #44]	; 0x2c
 800b6f8:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	; 0x28
 800b6fc:	f7f5 f916 	bl	800092c <__aeabi_uldivmod>
 800b700:	4602      	mov	r2, r0
 800b702:	460b      	mov	r3, r1
 800b704:	4613      	mov	r3, r2
 800b706:	64fb      	str	r3, [r7, #76]	; 0x4c
 800b708:	e058      	b.n	800b7bc <HAL_RCC_GetSysClockFreq+0x1d0>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSI_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 800b70a:	4b38      	ldr	r3, [pc, #224]	; (800b7ec <HAL_RCC_GetSysClockFreq+0x200>)
 800b70c:	685b      	ldr	r3, [r3, #4]
 800b70e:	099b      	lsrs	r3, r3, #6
 800b710:	2200      	movs	r2, #0
 800b712:	4618      	mov	r0, r3
 800b714:	4611      	mov	r1, r2
 800b716:	f3c0 0308 	ubfx	r3, r0, #0, #9
 800b71a:	623b      	str	r3, [r7, #32]
 800b71c:	2300      	movs	r3, #0
 800b71e:	627b      	str	r3, [r7, #36]	; 0x24
 800b720:	e9d7 8908 	ldrd	r8, r9, [r7, #32]
 800b724:	4642      	mov	r2, r8
 800b726:	464b      	mov	r3, r9
 800b728:	f04f 0000 	mov.w	r0, #0
 800b72c:	f04f 0100 	mov.w	r1, #0
 800b730:	0159      	lsls	r1, r3, #5
 800b732:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 800b736:	0150      	lsls	r0, r2, #5
 800b738:	4602      	mov	r2, r0
 800b73a:	460b      	mov	r3, r1
 800b73c:	4641      	mov	r1, r8
 800b73e:	ebb2 0a01 	subs.w	sl, r2, r1
 800b742:	4649      	mov	r1, r9
 800b744:	eb63 0b01 	sbc.w	fp, r3, r1
 800b748:	f04f 0200 	mov.w	r2, #0
 800b74c:	f04f 0300 	mov.w	r3, #0
 800b750:	ea4f 138b 	mov.w	r3, fp, lsl #6
 800b754:	ea43 639a 	orr.w	r3, r3, sl, lsr #26
 800b758:	ea4f 128a 	mov.w	r2, sl, lsl #6
 800b75c:	ebb2 040a 	subs.w	r4, r2, sl
 800b760:	eb63 050b 	sbc.w	r5, r3, fp
 800b764:	f04f 0200 	mov.w	r2, #0
 800b768:	f04f 0300 	mov.w	r3, #0
 800b76c:	00eb      	lsls	r3, r5, #3
 800b76e:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 800b772:	00e2      	lsls	r2, r4, #3
 800b774:	4614      	mov	r4, r2
 800b776:	461d      	mov	r5, r3
 800b778:	4643      	mov	r3, r8
 800b77a:	18e3      	adds	r3, r4, r3
 800b77c:	603b      	str	r3, [r7, #0]
 800b77e:	464b      	mov	r3, r9
 800b780:	eb45 0303 	adc.w	r3, r5, r3
 800b784:	607b      	str	r3, [r7, #4]
 800b786:	f04f 0200 	mov.w	r2, #0
 800b78a:	f04f 0300 	mov.w	r3, #0
 800b78e:	e9d7 4500 	ldrd	r4, r5, [r7]
 800b792:	4629      	mov	r1, r5
 800b794:	028b      	lsls	r3, r1, #10
 800b796:	4621      	mov	r1, r4
 800b798:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 800b79c:	4621      	mov	r1, r4
 800b79e:	028a      	lsls	r2, r1, #10
 800b7a0:	4610      	mov	r0, r2
 800b7a2:	4619      	mov	r1, r3
 800b7a4:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 800b7a6:	2200      	movs	r2, #0
 800b7a8:	61bb      	str	r3, [r7, #24]
 800b7aa:	61fa      	str	r2, [r7, #28]
 800b7ac:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 800b7b0:	f7f5 f8bc 	bl	800092c <__aeabi_uldivmod>
 800b7b4:	4602      	mov	r2, r0
 800b7b6:	460b      	mov	r3, r1
 800b7b8:	4613      	mov	r3, r2
 800b7ba:	64fb      	str	r3, [r7, #76]	; 0x4c
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) *2U);
 800b7bc:	4b0b      	ldr	r3, [pc, #44]	; (800b7ec <HAL_RCC_GetSysClockFreq+0x200>)
 800b7be:	685b      	ldr	r3, [r3, #4]
 800b7c0:	0c1b      	lsrs	r3, r3, #16
 800b7c2:	f003 0303 	and.w	r3, r3, #3
 800b7c6:	3301      	adds	r3, #1
 800b7c8:	005b      	lsls	r3, r3, #1
 800b7ca:	643b      	str	r3, [r7, #64]	; 0x40

      sysclockfreq = pllvco/pllp;
 800b7cc:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 800b7ce:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800b7d0:	fbb2 f3f3 	udiv	r3, r2, r3
 800b7d4:	64bb      	str	r3, [r7, #72]	; 0x48
      break;
 800b7d6:	e002      	b.n	800b7de <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 800b7d8:	4b05      	ldr	r3, [pc, #20]	; (800b7f0 <HAL_RCC_GetSysClockFreq+0x204>)
 800b7da:	64bb      	str	r3, [r7, #72]	; 0x48
      break;
 800b7dc:	bf00      	nop
    }
  }
  return sysclockfreq;
 800b7de:	6cbb      	ldr	r3, [r7, #72]	; 0x48
}
 800b7e0:	4618      	mov	r0, r3
 800b7e2:	3750      	adds	r7, #80	; 0x50
 800b7e4:	46bd      	mov	sp, r7
 800b7e6:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 800b7ea:	bf00      	nop
 800b7ec:	40023800 	.word	0x40023800
 800b7f0:	00f42400 	.word	0x00f42400
 800b7f4:	007a1200 	.word	0x007a1200

0800b7f8 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 800b7f8:	b480      	push	{r7}
 800b7fa:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 800b7fc:	4b03      	ldr	r3, [pc, #12]	; (800b80c <HAL_RCC_GetHCLKFreq+0x14>)
 800b7fe:	681b      	ldr	r3, [r3, #0]
}
 800b800:	4618      	mov	r0, r3
 800b802:	46bd      	mov	sp, r7
 800b804:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b808:	4770      	bx	lr
 800b80a:	bf00      	nop
 800b80c:	20000098 	.word	0x20000098

0800b810 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 800b810:	b580      	push	{r7, lr}
 800b812:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1)>> RCC_CFGR_PPRE1_Pos]);
 800b814:	f7ff fff0 	bl	800b7f8 <HAL_RCC_GetHCLKFreq>
 800b818:	4602      	mov	r2, r0
 800b81a:	4b05      	ldr	r3, [pc, #20]	; (800b830 <HAL_RCC_GetPCLK1Freq+0x20>)
 800b81c:	689b      	ldr	r3, [r3, #8]
 800b81e:	0a9b      	lsrs	r3, r3, #10
 800b820:	f003 0307 	and.w	r3, r3, #7
 800b824:	4903      	ldr	r1, [pc, #12]	; (800b834 <HAL_RCC_GetPCLK1Freq+0x24>)
 800b826:	5ccb      	ldrb	r3, [r1, r3]
 800b828:	fa22 f303 	lsr.w	r3, r2, r3
}
 800b82c:	4618      	mov	r0, r3
 800b82e:	bd80      	pop	{r7, pc}
 800b830:	40023800 	.word	0x40023800
 800b834:	08016c6c 	.word	0x08016c6c

0800b838 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 800b838:	b580      	push	{r7, lr}
 800b83a:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2)>> RCC_CFGR_PPRE2_Pos]);
 800b83c:	f7ff ffdc 	bl	800b7f8 <HAL_RCC_GetHCLKFreq>
 800b840:	4602      	mov	r2, r0
 800b842:	4b05      	ldr	r3, [pc, #20]	; (800b858 <HAL_RCC_GetPCLK2Freq+0x20>)
 800b844:	689b      	ldr	r3, [r3, #8]
 800b846:	0b5b      	lsrs	r3, r3, #13
 800b848:	f003 0307 	and.w	r3, r3, #7
 800b84c:	4903      	ldr	r1, [pc, #12]	; (800b85c <HAL_RCC_GetPCLK2Freq+0x24>)
 800b84e:	5ccb      	ldrb	r3, [r1, r3]
 800b850:	fa22 f303 	lsr.w	r3, r2, r3
}
 800b854:	4618      	mov	r0, r3
 800b856:	bd80      	pop	{r7, pc}
 800b858:	40023800 	.word	0x40023800
 800b85c:	08016c6c 	.word	0x08016c6c

0800b860 <HAL_RCC_GetClockConfig>:
  * will be configured.
  * @param  pFLatency Pointer on the Flash Latency.
  * @retval None
  */
void HAL_RCC_GetClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t *pFLatency)
{
 800b860:	b480      	push	{r7}
 800b862:	b083      	sub	sp, #12
 800b864:	af00      	add	r7, sp, #0
 800b866:	6078      	str	r0, [r7, #4]
 800b868:	6039      	str	r1, [r7, #0]
  /* Set all possible values for the Clock type parameter --------------------*/
  RCC_ClkInitStruct->ClockType = RCC_CLOCKTYPE_SYSCLK | RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_PCLK1 | RCC_CLOCKTYPE_PCLK2;
 800b86a:	687b      	ldr	r3, [r7, #4]
 800b86c:	220f      	movs	r2, #15
 800b86e:	601a      	str	r2, [r3, #0]

  /* Get the SYSCLK configuration --------------------------------------------*/
  RCC_ClkInitStruct->SYSCLKSource = (uint32_t)(RCC->CFGR & RCC_CFGR_SW);
 800b870:	4b12      	ldr	r3, [pc, #72]	; (800b8bc <HAL_RCC_GetClockConfig+0x5c>)
 800b872:	689b      	ldr	r3, [r3, #8]
 800b874:	f003 0203 	and.w	r2, r3, #3
 800b878:	687b      	ldr	r3, [r7, #4]
 800b87a:	605a      	str	r2, [r3, #4]

  /* Get the HCLK configuration ----------------------------------------------*/
  RCC_ClkInitStruct->AHBCLKDivider = (uint32_t)(RCC->CFGR & RCC_CFGR_HPRE);
 800b87c:	4b0f      	ldr	r3, [pc, #60]	; (800b8bc <HAL_RCC_GetClockConfig+0x5c>)
 800b87e:	689b      	ldr	r3, [r3, #8]
 800b880:	f003 02f0 	and.w	r2, r3, #240	; 0xf0
 800b884:	687b      	ldr	r3, [r7, #4]
 800b886:	609a      	str	r2, [r3, #8]

  /* Get the APB1 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB1CLKDivider = (uint32_t)(RCC->CFGR & RCC_CFGR_PPRE1);
 800b888:	4b0c      	ldr	r3, [pc, #48]	; (800b8bc <HAL_RCC_GetClockConfig+0x5c>)
 800b88a:	689b      	ldr	r3, [r3, #8]
 800b88c:	f403 52e0 	and.w	r2, r3, #7168	; 0x1c00
 800b890:	687b      	ldr	r3, [r7, #4]
 800b892:	60da      	str	r2, [r3, #12]

  /* Get the APB2 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB2CLKDivider = (uint32_t)((RCC->CFGR & RCC_CFGR_PPRE2) >> 3U);
 800b894:	4b09      	ldr	r3, [pc, #36]	; (800b8bc <HAL_RCC_GetClockConfig+0x5c>)
 800b896:	689b      	ldr	r3, [r3, #8]
 800b898:	08db      	lsrs	r3, r3, #3
 800b89a:	f403 52e0 	and.w	r2, r3, #7168	; 0x1c00
 800b89e:	687b      	ldr	r3, [r7, #4]
 800b8a0:	611a      	str	r2, [r3, #16]

  /* Get the Flash Wait State (Latency) configuration ------------------------*/
  *pFLatency = (uint32_t)(FLASH->ACR & FLASH_ACR_LATENCY);
 800b8a2:	4b07      	ldr	r3, [pc, #28]	; (800b8c0 <HAL_RCC_GetClockConfig+0x60>)
 800b8a4:	681b      	ldr	r3, [r3, #0]
 800b8a6:	f003 0207 	and.w	r2, r3, #7
 800b8aa:	683b      	ldr	r3, [r7, #0]
 800b8ac:	601a      	str	r2, [r3, #0]
}
 800b8ae:	bf00      	nop
 800b8b0:	370c      	adds	r7, #12
 800b8b2:	46bd      	mov	sp, r7
 800b8b4:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b8b8:	4770      	bx	lr
 800b8ba:	bf00      	nop
 800b8bc:	40023800 	.word	0x40023800
 800b8c0:	40023c00 	.word	0x40023c00

0800b8c4 <HAL_RCCEx_PeriphCLKConfig>:
  *        domain (RTC and RCC_BDCR register expect BKPSRAM) will be reset
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 800b8c4:	b580      	push	{r7, lr}
 800b8c6:	b086      	sub	sp, #24
 800b8c8:	af00      	add	r7, sp, #0
 800b8ca:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 800b8cc:	2300      	movs	r3, #0
 800b8ce:	617b      	str	r3, [r7, #20]
  uint32_t tmpreg1 = 0U;
 800b8d0:	2300      	movs	r3, #0
 800b8d2:	613b      	str	r3, [r7, #16]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*---------------------------- I2S configuration ---------------------------*/
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == RCC_PERIPHCLK_I2S) ||
 800b8d4:	687b      	ldr	r3, [r7, #4]
 800b8d6:	681b      	ldr	r3, [r3, #0]
 800b8d8:	f003 0301 	and.w	r3, r3, #1
 800b8dc:	2b00      	cmp	r3, #0
 800b8de:	d105      	bne.n	800b8ec <HAL_RCCEx_PeriphCLKConfig+0x28>
     (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLLI2S) == RCC_PERIPHCLK_PLLI2S))
 800b8e0:	687b      	ldr	r3, [r7, #4]
 800b8e2:	681b      	ldr	r3, [r3, #0]
 800b8e4:	f003 0304 	and.w	r3, r3, #4
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == RCC_PERIPHCLK_I2S) ||
 800b8e8:	2b00      	cmp	r3, #0
 800b8ea:	d035      	beq.n	800b958 <HAL_RCCEx_PeriphCLKConfig+0x94>
    assert_param(IS_RCC_PLLI2SN_VALUE(PeriphClkInit->PLLI2S.PLLI2SN));
#if defined(STM32F411xE)
    assert_param(IS_RCC_PLLI2SM_VALUE(PeriphClkInit->PLLI2S.PLLI2SM));
#endif /* STM32F411xE */
    /* Disable the PLLI2S */
    __HAL_RCC_PLLI2S_DISABLE();
 800b8ec:	4b62      	ldr	r3, [pc, #392]	; (800ba78 <HAL_RCCEx_PeriphCLKConfig+0x1b4>)
 800b8ee:	2200      	movs	r2, #0
 800b8f0:	601a      	str	r2, [r3, #0]
    /* Get tick */
    tickstart = HAL_GetTick();
 800b8f2:	f7fe fae5 	bl	8009ec0 <HAL_GetTick>
 800b8f6:	6178      	str	r0, [r7, #20]
    /* Wait till PLLI2S is disabled */
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  != RESET)
 800b8f8:	e008      	b.n	800b90c <HAL_RCCEx_PeriphCLKConfig+0x48>
    {
      if((HAL_GetTick() - tickstart ) > PLLI2S_TIMEOUT_VALUE)
 800b8fa:	f7fe fae1 	bl	8009ec0 <HAL_GetTick>
 800b8fe:	4602      	mov	r2, r0
 800b900:	697b      	ldr	r3, [r7, #20]
 800b902:	1ad3      	subs	r3, r2, r3
 800b904:	2b02      	cmp	r3, #2
 800b906:	d901      	bls.n	800b90c <HAL_RCCEx_PeriphCLKConfig+0x48>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 800b908:	2303      	movs	r3, #3
 800b90a:	e0b0      	b.n	800ba6e <HAL_RCCEx_PeriphCLKConfig+0x1aa>
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  != RESET)
 800b90c:	4b5b      	ldr	r3, [pc, #364]	; (800ba7c <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 800b90e:	681b      	ldr	r3, [r3, #0]
 800b910:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 800b914:	2b00      	cmp	r3, #0
 800b916:	d1f0      	bne.n	800b8fa <HAL_RCCEx_PeriphCLKConfig+0x36>
    __HAL_RCC_PLLI2S_I2SCLK_CONFIG(PeriphClkInit->PLLI2S.PLLI2SM, PeriphClkInit->PLLI2S.PLLI2SN, PeriphClkInit->PLLI2S.PLLI2SR);
#else
    /* Configure the PLLI2S division factors */
    /* PLLI2S_VCO = f(VCO clock) = f(PLLI2S clock input) * (PLLI2SN/PLLM) */
    /* I2SCLK = f(PLLI2S clock output) = f(VCO clock) / PLLI2SR */
    __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN , PeriphClkInit->PLLI2S.PLLI2SR);
 800b918:	687b      	ldr	r3, [r7, #4]
 800b91a:	685b      	ldr	r3, [r3, #4]
 800b91c:	019a      	lsls	r2, r3, #6
 800b91e:	687b      	ldr	r3, [r7, #4]
 800b920:	689b      	ldr	r3, [r3, #8]
 800b922:	071b      	lsls	r3, r3, #28
 800b924:	4955      	ldr	r1, [pc, #340]	; (800ba7c <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 800b926:	4313      	orrs	r3, r2
 800b928:	f8c1 3084 	str.w	r3, [r1, #132]	; 0x84
#endif /* STM32F411xE */

    /* Enable the PLLI2S */
    __HAL_RCC_PLLI2S_ENABLE();
 800b92c:	4b52      	ldr	r3, [pc, #328]	; (800ba78 <HAL_RCCEx_PeriphCLKConfig+0x1b4>)
 800b92e:	2201      	movs	r2, #1
 800b930:	601a      	str	r2, [r3, #0]
    /* Get tick */
    tickstart = HAL_GetTick();
 800b932:	f7fe fac5 	bl	8009ec0 <HAL_GetTick>
 800b936:	6178      	str	r0, [r7, #20]
    /* Wait till PLLI2S is ready */
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  == RESET)
 800b938:	e008      	b.n	800b94c <HAL_RCCEx_PeriphCLKConfig+0x88>
    {
      if((HAL_GetTick() - tickstart ) > PLLI2S_TIMEOUT_VALUE)
 800b93a:	f7fe fac1 	bl	8009ec0 <HAL_GetTick>
 800b93e:	4602      	mov	r2, r0
 800b940:	697b      	ldr	r3, [r7, #20]
 800b942:	1ad3      	subs	r3, r2, r3
 800b944:	2b02      	cmp	r3, #2
 800b946:	d901      	bls.n	800b94c <HAL_RCCEx_PeriphCLKConfig+0x88>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 800b948:	2303      	movs	r3, #3
 800b94a:	e090      	b.n	800ba6e <HAL_RCCEx_PeriphCLKConfig+0x1aa>
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  == RESET)
 800b94c:	4b4b      	ldr	r3, [pc, #300]	; (800ba7c <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 800b94e:	681b      	ldr	r3, [r3, #0]
 800b950:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 800b954:	2b00      	cmp	r3, #0
 800b956:	d0f0      	beq.n	800b93a <HAL_RCCEx_PeriphCLKConfig+0x76>
      }
    }
  }

  /*---------------------------- RTC configuration ---------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == (RCC_PERIPHCLK_RTC))
 800b958:	687b      	ldr	r3, [r7, #4]
 800b95a:	681b      	ldr	r3, [r3, #0]
 800b95c:	f003 0302 	and.w	r3, r3, #2
 800b960:	2b00      	cmp	r3, #0
 800b962:	f000 8083 	beq.w	800ba6c <HAL_RCCEx_PeriphCLKConfig+0x1a8>
  {
    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock*/
    __HAL_RCC_PWR_CLK_ENABLE();
 800b966:	2300      	movs	r3, #0
 800b968:	60fb      	str	r3, [r7, #12]
 800b96a:	4b44      	ldr	r3, [pc, #272]	; (800ba7c <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 800b96c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800b96e:	4a43      	ldr	r2, [pc, #268]	; (800ba7c <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 800b970:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800b974:	6413      	str	r3, [r2, #64]	; 0x40
 800b976:	4b41      	ldr	r3, [pc, #260]	; (800ba7c <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 800b978:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800b97a:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800b97e:	60fb      	str	r3, [r7, #12]
 800b980:	68fb      	ldr	r3, [r7, #12]

    /* Enable write access to Backup domain */
    PWR->CR |= PWR_CR_DBP;
 800b982:	4b3f      	ldr	r3, [pc, #252]	; (800ba80 <HAL_RCCEx_PeriphCLKConfig+0x1bc>)
 800b984:	681b      	ldr	r3, [r3, #0]
 800b986:	4a3e      	ldr	r2, [pc, #248]	; (800ba80 <HAL_RCCEx_PeriphCLKConfig+0x1bc>)
 800b988:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800b98c:	6013      	str	r3, [r2, #0]

    /* Get tick */
    tickstart = HAL_GetTick();
 800b98e:	f7fe fa97 	bl	8009ec0 <HAL_GetTick>
 800b992:	6178      	str	r0, [r7, #20]

    while((PWR->CR & PWR_CR_DBP) == RESET)
 800b994:	e008      	b.n	800b9a8 <HAL_RCCEx_PeriphCLKConfig+0xe4>
    {
      if((HAL_GetTick() - tickstart ) > RCC_DBP_TIMEOUT_VALUE)
 800b996:	f7fe fa93 	bl	8009ec0 <HAL_GetTick>
 800b99a:	4602      	mov	r2, r0
 800b99c:	697b      	ldr	r3, [r7, #20]
 800b99e:	1ad3      	subs	r3, r2, r3
 800b9a0:	2b02      	cmp	r3, #2
 800b9a2:	d901      	bls.n	800b9a8 <HAL_RCCEx_PeriphCLKConfig+0xe4>
      {
        return HAL_TIMEOUT;
 800b9a4:	2303      	movs	r3, #3
 800b9a6:	e062      	b.n	800ba6e <HAL_RCCEx_PeriphCLKConfig+0x1aa>
    while((PWR->CR & PWR_CR_DBP) == RESET)
 800b9a8:	4b35      	ldr	r3, [pc, #212]	; (800ba80 <HAL_RCCEx_PeriphCLKConfig+0x1bc>)
 800b9aa:	681b      	ldr	r3, [r3, #0]
 800b9ac:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800b9b0:	2b00      	cmp	r3, #0
 800b9b2:	d0f0      	beq.n	800b996 <HAL_RCCEx_PeriphCLKConfig+0xd2>
      }
    }
    /* Reset the Backup domain only if the RTC Clock source selection is modified from reset value */
    tmpreg1 = (RCC->BDCR & RCC_BDCR_RTCSEL);
 800b9b4:	4b31      	ldr	r3, [pc, #196]	; (800ba7c <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 800b9b6:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800b9b8:	f403 7340 	and.w	r3, r3, #768	; 0x300
 800b9bc:	613b      	str	r3, [r7, #16]
    if((tmpreg1 != 0x00000000U) && ((tmpreg1) != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL)))
 800b9be:	693b      	ldr	r3, [r7, #16]
 800b9c0:	2b00      	cmp	r3, #0
 800b9c2:	d02f      	beq.n	800ba24 <HAL_RCCEx_PeriphCLKConfig+0x160>
 800b9c4:	687b      	ldr	r3, [r7, #4]
 800b9c6:	68db      	ldr	r3, [r3, #12]
 800b9c8:	f403 7340 	and.w	r3, r3, #768	; 0x300
 800b9cc:	693a      	ldr	r2, [r7, #16]
 800b9ce:	429a      	cmp	r2, r3
 800b9d0:	d028      	beq.n	800ba24 <HAL_RCCEx_PeriphCLKConfig+0x160>
    {
      /* Store the content of BDCR register before the reset of Backup Domain */
      tmpreg1 = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 800b9d2:	4b2a      	ldr	r3, [pc, #168]	; (800ba7c <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 800b9d4:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800b9d6:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 800b9da:	613b      	str	r3, [r7, #16]
      /* RTC Clock selection can be changed only if the Backup Domain is reset */
      __HAL_RCC_BACKUPRESET_FORCE();
 800b9dc:	4b29      	ldr	r3, [pc, #164]	; (800ba84 <HAL_RCCEx_PeriphCLKConfig+0x1c0>)
 800b9de:	2201      	movs	r2, #1
 800b9e0:	601a      	str	r2, [r3, #0]
      __HAL_RCC_BACKUPRESET_RELEASE();
 800b9e2:	4b28      	ldr	r3, [pc, #160]	; (800ba84 <HAL_RCCEx_PeriphCLKConfig+0x1c0>)
 800b9e4:	2200      	movs	r2, #0
 800b9e6:	601a      	str	r2, [r3, #0]
      /* Restore the Content of BDCR register */
      RCC->BDCR = tmpreg1;
 800b9e8:	4a24      	ldr	r2, [pc, #144]	; (800ba7c <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 800b9ea:	693b      	ldr	r3, [r7, #16]
 800b9ec:	6713      	str	r3, [r2, #112]	; 0x70

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if(HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSEON))
 800b9ee:	4b23      	ldr	r3, [pc, #140]	; (800ba7c <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 800b9f0:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800b9f2:	f003 0301 	and.w	r3, r3, #1
 800b9f6:	2b01      	cmp	r3, #1
 800b9f8:	d114      	bne.n	800ba24 <HAL_RCCEx_PeriphCLKConfig+0x160>
      {
        /* Get tick */
        tickstart = HAL_GetTick();
 800b9fa:	f7fe fa61 	bl	8009ec0 <HAL_GetTick>
 800b9fe:	6178      	str	r0, [r7, #20]

        /* Wait till LSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800ba00:	e00a      	b.n	800ba18 <HAL_RCCEx_PeriphCLKConfig+0x154>
        {
          if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 800ba02:	f7fe fa5d 	bl	8009ec0 <HAL_GetTick>
 800ba06:	4602      	mov	r2, r0
 800ba08:	697b      	ldr	r3, [r7, #20]
 800ba0a:	1ad3      	subs	r3, r2, r3
 800ba0c:	f241 3288 	movw	r2, #5000	; 0x1388
 800ba10:	4293      	cmp	r3, r2
 800ba12:	d901      	bls.n	800ba18 <HAL_RCCEx_PeriphCLKConfig+0x154>
          {
            return HAL_TIMEOUT;
 800ba14:	2303      	movs	r3, #3
 800ba16:	e02a      	b.n	800ba6e <HAL_RCCEx_PeriphCLKConfig+0x1aa>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800ba18:	4b18      	ldr	r3, [pc, #96]	; (800ba7c <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 800ba1a:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800ba1c:	f003 0302 	and.w	r3, r3, #2
 800ba20:	2b00      	cmp	r3, #0
 800ba22:	d0ee      	beq.n	800ba02 <HAL_RCCEx_PeriphCLKConfig+0x13e>
          }
        }
      }
    }
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 800ba24:	687b      	ldr	r3, [r7, #4]
 800ba26:	68db      	ldr	r3, [r3, #12]
 800ba28:	f403 7340 	and.w	r3, r3, #768	; 0x300
 800ba2c:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 800ba30:	d10d      	bne.n	800ba4e <HAL_RCCEx_PeriphCLKConfig+0x18a>
 800ba32:	4b12      	ldr	r3, [pc, #72]	; (800ba7c <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 800ba34:	689b      	ldr	r3, [r3, #8]
 800ba36:	f423 12f8 	bic.w	r2, r3, #2031616	; 0x1f0000
 800ba3a:	687b      	ldr	r3, [r7, #4]
 800ba3c:	68db      	ldr	r3, [r3, #12]
 800ba3e:	f023 4370 	bic.w	r3, r3, #4026531840	; 0xf0000000
 800ba42:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 800ba46:	490d      	ldr	r1, [pc, #52]	; (800ba7c <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 800ba48:	4313      	orrs	r3, r2
 800ba4a:	608b      	str	r3, [r1, #8]
 800ba4c:	e005      	b.n	800ba5a <HAL_RCCEx_PeriphCLKConfig+0x196>
 800ba4e:	4b0b      	ldr	r3, [pc, #44]	; (800ba7c <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 800ba50:	689b      	ldr	r3, [r3, #8]
 800ba52:	4a0a      	ldr	r2, [pc, #40]	; (800ba7c <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 800ba54:	f423 13f8 	bic.w	r3, r3, #2031616	; 0x1f0000
 800ba58:	6093      	str	r3, [r2, #8]
 800ba5a:	4b08      	ldr	r3, [pc, #32]	; (800ba7c <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 800ba5c:	6f1a      	ldr	r2, [r3, #112]	; 0x70
 800ba5e:	687b      	ldr	r3, [r7, #4]
 800ba60:	68db      	ldr	r3, [r3, #12]
 800ba62:	f3c3 030b 	ubfx	r3, r3, #0, #12
 800ba66:	4905      	ldr	r1, [pc, #20]	; (800ba7c <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 800ba68:	4313      	orrs	r3, r2
 800ba6a:	670b      	str	r3, [r1, #112]	; 0x70
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM) == (RCC_PERIPHCLK_TIM))
  {
    __HAL_RCC_TIMCLKPRESCALER(PeriphClkInit->TIMPresSelection);
  }
#endif /* STM32F401xC || STM32F401xE || STM32F411xE */
  return HAL_OK;
 800ba6c:	2300      	movs	r3, #0
}
 800ba6e:	4618      	mov	r0, r3
 800ba70:	3718      	adds	r7, #24
 800ba72:	46bd      	mov	sp, r7
 800ba74:	bd80      	pop	{r7, pc}
 800ba76:	bf00      	nop
 800ba78:	42470068 	.word	0x42470068
 800ba7c:	40023800 	.word	0x40023800
 800ba80:	40007000 	.word	0x40007000
 800ba84:	42470e40 	.word	0x42470e40

0800ba88 <HAL_RTC_Init>:
  * @param  hrtc pointer to a RTC_HandleTypeDef structure that contains
  *                the configuration information for RTC.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_Init(RTC_HandleTypeDef *hrtc)
{
 800ba88:	b580      	push	{r7, lr}
 800ba8a:	b084      	sub	sp, #16
 800ba8c:	af00      	add	r7, sp, #0
 800ba8e:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_ERROR;
 800ba90:	2301      	movs	r3, #1
 800ba92:	73fb      	strb	r3, [r7, #15]

  /* Check RTC handler validity */
  if (hrtc == NULL)
 800ba94:	687b      	ldr	r3, [r7, #4]
 800ba96:	2b00      	cmp	r3, #0
 800ba98:	d101      	bne.n	800ba9e <HAL_RTC_Init+0x16>
  {
    return HAL_ERROR;
 800ba9a:	2301      	movs	r3, #1
 800ba9c:	e066      	b.n	800bb6c <HAL_RTC_Init+0xe4>
    {
      hrtc->MspDeInitCallback = HAL_RTC_MspDeInit;
    }
  }
#else /* USE_HAL_RTC_REGISTER_CALLBACKS */
  if (hrtc->State == HAL_RTC_STATE_RESET)
 800ba9e:	687b      	ldr	r3, [r7, #4]
 800baa0:	7f5b      	ldrb	r3, [r3, #29]
 800baa2:	b2db      	uxtb	r3, r3
 800baa4:	2b00      	cmp	r3, #0
 800baa6:	d105      	bne.n	800bab4 <HAL_RTC_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hrtc->Lock = HAL_UNLOCKED;
 800baa8:	687b      	ldr	r3, [r7, #4]
 800baaa:	2200      	movs	r2, #0
 800baac:	771a      	strb	r2, [r3, #28]

    /* Initialize RTC MSP */
    HAL_RTC_MspInit(hrtc);
 800baae:	6878      	ldr	r0, [r7, #4]
 800bab0:	f7f8 fe08 	bl	80046c4 <HAL_RTC_MspInit>
  }
#endif /* USE_HAL_RTC_REGISTER_CALLBACKS */

  /* Set RTC state */
  hrtc->State = HAL_RTC_STATE_BUSY;
 800bab4:	687b      	ldr	r3, [r7, #4]
 800bab6:	2202      	movs	r2, #2
 800bab8:	775a      	strb	r2, [r3, #29]

  /* Disable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 800baba:	687b      	ldr	r3, [r7, #4]
 800babc:	681b      	ldr	r3, [r3, #0]
 800babe:	22ca      	movs	r2, #202	; 0xca
 800bac0:	625a      	str	r2, [r3, #36]	; 0x24
 800bac2:	687b      	ldr	r3, [r7, #4]
 800bac4:	681b      	ldr	r3, [r3, #0]
 800bac6:	2253      	movs	r2, #83	; 0x53
 800bac8:	625a      	str	r2, [r3, #36]	; 0x24

  /* Enter Initialization mode */
  status = RTC_EnterInitMode(hrtc);
 800baca:	6878      	ldr	r0, [r7, #4]
 800bacc:	f000 fa45 	bl	800bf5a <RTC_EnterInitMode>
 800bad0:	4603      	mov	r3, r0
 800bad2:	73fb      	strb	r3, [r7, #15]

  if (status == HAL_OK)
 800bad4:	7bfb      	ldrb	r3, [r7, #15]
 800bad6:	2b00      	cmp	r3, #0
 800bad8:	d12c      	bne.n	800bb34 <HAL_RTC_Init+0xac>
  {
    /* Clear RTC_CR FMT, OSEL and POL Bits */
    hrtc->Instance->CR &= ((uint32_t)~(RTC_CR_FMT | RTC_CR_OSEL | RTC_CR_POL));
 800bada:	687b      	ldr	r3, [r7, #4]
 800badc:	681b      	ldr	r3, [r3, #0]
 800bade:	689b      	ldr	r3, [r3, #8]
 800bae0:	687a      	ldr	r2, [r7, #4]
 800bae2:	6812      	ldr	r2, [r2, #0]
 800bae4:	f423 03e0 	bic.w	r3, r3, #7340032	; 0x700000
 800bae8:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 800baec:	6093      	str	r3, [r2, #8]
    /* Set RTC_CR register */
    hrtc->Instance->CR |= (uint32_t)(hrtc->Init.HourFormat | hrtc->Init.OutPut | hrtc->Init.OutPutPolarity);
 800baee:	687b      	ldr	r3, [r7, #4]
 800baf0:	681b      	ldr	r3, [r3, #0]
 800baf2:	6899      	ldr	r1, [r3, #8]
 800baf4:	687b      	ldr	r3, [r7, #4]
 800baf6:	685a      	ldr	r2, [r3, #4]
 800baf8:	687b      	ldr	r3, [r7, #4]
 800bafa:	691b      	ldr	r3, [r3, #16]
 800bafc:	431a      	orrs	r2, r3
 800bafe:	687b      	ldr	r3, [r7, #4]
 800bb00:	695b      	ldr	r3, [r3, #20]
 800bb02:	431a      	orrs	r2, r3
 800bb04:	687b      	ldr	r3, [r7, #4]
 800bb06:	681b      	ldr	r3, [r3, #0]
 800bb08:	430a      	orrs	r2, r1
 800bb0a:	609a      	str	r2, [r3, #8]

    /* Configure the RTC PRER */
    hrtc->Instance->PRER = (uint32_t)(hrtc->Init.SynchPrediv);
 800bb0c:	687b      	ldr	r3, [r7, #4]
 800bb0e:	681b      	ldr	r3, [r3, #0]
 800bb10:	687a      	ldr	r2, [r7, #4]
 800bb12:	68d2      	ldr	r2, [r2, #12]
 800bb14:	611a      	str	r2, [r3, #16]
    hrtc->Instance->PRER |= (uint32_t)(hrtc->Init.AsynchPrediv << RTC_PRER_PREDIV_A_Pos);
 800bb16:	687b      	ldr	r3, [r7, #4]
 800bb18:	681b      	ldr	r3, [r3, #0]
 800bb1a:	6919      	ldr	r1, [r3, #16]
 800bb1c:	687b      	ldr	r3, [r7, #4]
 800bb1e:	689b      	ldr	r3, [r3, #8]
 800bb20:	041a      	lsls	r2, r3, #16
 800bb22:	687b      	ldr	r3, [r7, #4]
 800bb24:	681b      	ldr	r3, [r3, #0]
 800bb26:	430a      	orrs	r2, r1
 800bb28:	611a      	str	r2, [r3, #16]

    /* Exit Initialization mode */
    status = RTC_ExitInitMode(hrtc);
 800bb2a:	6878      	ldr	r0, [r7, #4]
 800bb2c:	f000 fa4c 	bl	800bfc8 <RTC_ExitInitMode>
 800bb30:	4603      	mov	r3, r0
 800bb32:	73fb      	strb	r3, [r7, #15]
  }

  if (status == HAL_OK)
 800bb34:	7bfb      	ldrb	r3, [r7, #15]
 800bb36:	2b00      	cmp	r3, #0
 800bb38:	d113      	bne.n	800bb62 <HAL_RTC_Init+0xda>
  {
    hrtc->Instance->TAFCR &= (uint32_t)~RTC_OUTPUT_TYPE_PUSHPULL;
 800bb3a:	687b      	ldr	r3, [r7, #4]
 800bb3c:	681b      	ldr	r3, [r3, #0]
 800bb3e:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 800bb40:	687b      	ldr	r3, [r7, #4]
 800bb42:	681b      	ldr	r3, [r3, #0]
 800bb44:	f422 2280 	bic.w	r2, r2, #262144	; 0x40000
 800bb48:	641a      	str	r2, [r3, #64]	; 0x40
    hrtc->Instance->TAFCR |= (uint32_t)(hrtc->Init.OutPutType);
 800bb4a:	687b      	ldr	r3, [r7, #4]
 800bb4c:	681b      	ldr	r3, [r3, #0]
 800bb4e:	6c19      	ldr	r1, [r3, #64]	; 0x40
 800bb50:	687b      	ldr	r3, [r7, #4]
 800bb52:	699a      	ldr	r2, [r3, #24]
 800bb54:	687b      	ldr	r3, [r7, #4]
 800bb56:	681b      	ldr	r3, [r3, #0]
 800bb58:	430a      	orrs	r2, r1
 800bb5a:	641a      	str	r2, [r3, #64]	; 0x40

    hrtc->State = HAL_RTC_STATE_READY;
 800bb5c:	687b      	ldr	r3, [r7, #4]
 800bb5e:	2201      	movs	r2, #1
 800bb60:	775a      	strb	r2, [r3, #29]
  }

  /* Enable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 800bb62:	687b      	ldr	r3, [r7, #4]
 800bb64:	681b      	ldr	r3, [r3, #0]
 800bb66:	22ff      	movs	r2, #255	; 0xff
 800bb68:	625a      	str	r2, [r3, #36]	; 0x24

  return status;
 800bb6a:	7bfb      	ldrb	r3, [r7, #15]
}
 800bb6c:	4618      	mov	r0, r3
 800bb6e:	3710      	adds	r7, #16
 800bb70:	46bd      	mov	sp, r7
 800bb72:	bd80      	pop	{r7, pc}

0800bb74 <HAL_RTC_SetTime>:
  *            @arg RTC_FORMAT_BIN: Binary data format
  *            @arg RTC_FORMAT_BCD: BCD data format
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_SetTime(RTC_HandleTypeDef *hrtc, RTC_TimeTypeDef *sTime, uint32_t Format)
{
 800bb74:	b590      	push	{r4, r7, lr}
 800bb76:	b087      	sub	sp, #28
 800bb78:	af00      	add	r7, sp, #0
 800bb7a:	60f8      	str	r0, [r7, #12]
 800bb7c:	60b9      	str	r1, [r7, #8]
 800bb7e:	607a      	str	r2, [r7, #4]
  uint32_t tmpreg = 0U;
 800bb80:	2300      	movs	r3, #0
 800bb82:	617b      	str	r3, [r7, #20]
  assert_param(IS_RTC_FORMAT(Format));
  assert_param(IS_RTC_DAYLIGHT_SAVING(sTime->DayLightSaving));
  assert_param(IS_RTC_STORE_OPERATION(sTime->StoreOperation));

  /* Process Locked */
  __HAL_LOCK(hrtc);
 800bb84:	68fb      	ldr	r3, [r7, #12]
 800bb86:	7f1b      	ldrb	r3, [r3, #28]
 800bb88:	2b01      	cmp	r3, #1
 800bb8a:	d101      	bne.n	800bb90 <HAL_RTC_SetTime+0x1c>
 800bb8c:	2302      	movs	r3, #2
 800bb8e:	e087      	b.n	800bca0 <HAL_RTC_SetTime+0x12c>
 800bb90:	68fb      	ldr	r3, [r7, #12]
 800bb92:	2201      	movs	r2, #1
 800bb94:	771a      	strb	r2, [r3, #28]

  hrtc->State = HAL_RTC_STATE_BUSY;
 800bb96:	68fb      	ldr	r3, [r7, #12]
 800bb98:	2202      	movs	r2, #2
 800bb9a:	775a      	strb	r2, [r3, #29]

  if (Format == RTC_FORMAT_BIN)
 800bb9c:	687b      	ldr	r3, [r7, #4]
 800bb9e:	2b00      	cmp	r3, #0
 800bba0:	d126      	bne.n	800bbf0 <HAL_RTC_SetTime+0x7c>
  {
    if ((hrtc->Instance->CR & RTC_CR_FMT) != 0U)
 800bba2:	68fb      	ldr	r3, [r7, #12]
 800bba4:	681b      	ldr	r3, [r3, #0]
 800bba6:	689b      	ldr	r3, [r3, #8]
 800bba8:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800bbac:	2b00      	cmp	r3, #0
 800bbae:	d102      	bne.n	800bbb6 <HAL_RTC_SetTime+0x42>
      assert_param(IS_RTC_HOUR12(sTime->Hours));
      assert_param(IS_RTC_HOURFORMAT12(sTime->TimeFormat));
    }
    else
    {
      sTime->TimeFormat = 0x00U;
 800bbb0:	68bb      	ldr	r3, [r7, #8]
 800bbb2:	2200      	movs	r2, #0
 800bbb4:	70da      	strb	r2, [r3, #3]
      assert_param(IS_RTC_HOUR24(sTime->Hours));
    }
    assert_param(IS_RTC_MINUTES(sTime->Minutes));
    assert_param(IS_RTC_SECONDS(sTime->Seconds));

    tmpreg = (uint32_t)(( (uint32_t)RTC_ByteToBcd2(sTime->Hours)   << RTC_TR_HU_Pos)  | \
 800bbb6:	68bb      	ldr	r3, [r7, #8]
 800bbb8:	781b      	ldrb	r3, [r3, #0]
 800bbba:	4618      	mov	r0, r3
 800bbbc:	f000 fa29 	bl	800c012 <RTC_ByteToBcd2>
 800bbc0:	4603      	mov	r3, r0
 800bbc2:	041c      	lsls	r4, r3, #16
                        ( (uint32_t)RTC_ByteToBcd2(sTime->Minutes) << RTC_TR_MNU_Pos) | \
 800bbc4:	68bb      	ldr	r3, [r7, #8]
 800bbc6:	785b      	ldrb	r3, [r3, #1]
 800bbc8:	4618      	mov	r0, r3
 800bbca:	f000 fa22 	bl	800c012 <RTC_ByteToBcd2>
 800bbce:	4603      	mov	r3, r0
 800bbd0:	021b      	lsls	r3, r3, #8
    tmpreg = (uint32_t)(( (uint32_t)RTC_ByteToBcd2(sTime->Hours)   << RTC_TR_HU_Pos)  | \
 800bbd2:	431c      	orrs	r4, r3
                        ( (uint32_t)RTC_ByteToBcd2(sTime->Seconds))                   | \
 800bbd4:	68bb      	ldr	r3, [r7, #8]
 800bbd6:	789b      	ldrb	r3, [r3, #2]
 800bbd8:	4618      	mov	r0, r3
 800bbda:	f000 fa1a 	bl	800c012 <RTC_ByteToBcd2>
 800bbde:	4603      	mov	r3, r0
                        ( (uint32_t)RTC_ByteToBcd2(sTime->Minutes) << RTC_TR_MNU_Pos) | \
 800bbe0:	ea44 0203 	orr.w	r2, r4, r3
                        (((uint32_t)sTime->TimeFormat)             << RTC_TR_PM_Pos));
 800bbe4:	68bb      	ldr	r3, [r7, #8]
 800bbe6:	78db      	ldrb	r3, [r3, #3]
 800bbe8:	059b      	lsls	r3, r3, #22
    tmpreg = (uint32_t)(( (uint32_t)RTC_ByteToBcd2(sTime->Hours)   << RTC_TR_HU_Pos)  | \
 800bbea:	4313      	orrs	r3, r2
 800bbec:	617b      	str	r3, [r7, #20]
 800bbee:	e018      	b.n	800bc22 <HAL_RTC_SetTime+0xae>
  }
  else
  {
    if ((hrtc->Instance->CR & RTC_CR_FMT) != 0U)
 800bbf0:	68fb      	ldr	r3, [r7, #12]
 800bbf2:	681b      	ldr	r3, [r3, #0]
 800bbf4:	689b      	ldr	r3, [r3, #8]
 800bbf6:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800bbfa:	2b00      	cmp	r3, #0
 800bbfc:	d102      	bne.n	800bc04 <HAL_RTC_SetTime+0x90>
      assert_param(IS_RTC_HOUR12(RTC_Bcd2ToByte(sTime->Hours)));
      assert_param(IS_RTC_HOURFORMAT12(sTime->TimeFormat));
    }
    else
    {
      sTime->TimeFormat = 0x00U;
 800bbfe:	68bb      	ldr	r3, [r7, #8]
 800bc00:	2200      	movs	r2, #0
 800bc02:	70da      	strb	r2, [r3, #3]
      assert_param(IS_RTC_HOUR24(RTC_Bcd2ToByte(sTime->Hours)));
    }
    assert_param(IS_RTC_MINUTES(RTC_Bcd2ToByte(sTime->Minutes)));
    assert_param(IS_RTC_SECONDS(RTC_Bcd2ToByte(sTime->Seconds)));
    tmpreg = (((uint32_t)(sTime->Hours)      << RTC_TR_HU_Pos)  | \
 800bc04:	68bb      	ldr	r3, [r7, #8]
 800bc06:	781b      	ldrb	r3, [r3, #0]
 800bc08:	041a      	lsls	r2, r3, #16
              ((uint32_t)(sTime->Minutes)    << RTC_TR_MNU_Pos) | \
 800bc0a:	68bb      	ldr	r3, [r7, #8]
 800bc0c:	785b      	ldrb	r3, [r3, #1]
 800bc0e:	021b      	lsls	r3, r3, #8
    tmpreg = (((uint32_t)(sTime->Hours)      << RTC_TR_HU_Pos)  | \
 800bc10:	4313      	orrs	r3, r2
              ((uint32_t) sTime->Seconds)                       | \
 800bc12:	68ba      	ldr	r2, [r7, #8]
 800bc14:	7892      	ldrb	r2, [r2, #2]
              ((uint32_t)(sTime->Minutes)    << RTC_TR_MNU_Pos) | \
 800bc16:	431a      	orrs	r2, r3
              ((uint32_t)(sTime->TimeFormat) << RTC_TR_PM_Pos));
 800bc18:	68bb      	ldr	r3, [r7, #8]
 800bc1a:	78db      	ldrb	r3, [r3, #3]
 800bc1c:	059b      	lsls	r3, r3, #22
    tmpreg = (((uint32_t)(sTime->Hours)      << RTC_TR_HU_Pos)  | \
 800bc1e:	4313      	orrs	r3, r2
 800bc20:	617b      	str	r3, [r7, #20]
  }

  /* Disable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 800bc22:	68fb      	ldr	r3, [r7, #12]
 800bc24:	681b      	ldr	r3, [r3, #0]
 800bc26:	22ca      	movs	r2, #202	; 0xca
 800bc28:	625a      	str	r2, [r3, #36]	; 0x24
 800bc2a:	68fb      	ldr	r3, [r7, #12]
 800bc2c:	681b      	ldr	r3, [r3, #0]
 800bc2e:	2253      	movs	r2, #83	; 0x53
 800bc30:	625a      	str	r2, [r3, #36]	; 0x24

  /* Enter Initialization mode */
  status = RTC_EnterInitMode(hrtc);
 800bc32:	68f8      	ldr	r0, [r7, #12]
 800bc34:	f000 f991 	bl	800bf5a <RTC_EnterInitMode>
 800bc38:	4603      	mov	r3, r0
 800bc3a:	74fb      	strb	r3, [r7, #19]

  if (status == HAL_OK)
 800bc3c:	7cfb      	ldrb	r3, [r7, #19]
 800bc3e:	2b00      	cmp	r3, #0
 800bc40:	d120      	bne.n	800bc84 <HAL_RTC_SetTime+0x110>
  {
    /* Set the RTC_TR register */
    hrtc->Instance->TR = (uint32_t)(tmpreg & RTC_TR_RESERVED_MASK);
 800bc42:	68fb      	ldr	r3, [r7, #12]
 800bc44:	681a      	ldr	r2, [r3, #0]
 800bc46:	697b      	ldr	r3, [r7, #20]
 800bc48:	f003 337f 	and.w	r3, r3, #2139062143	; 0x7f7f7f7f
 800bc4c:	f023 43fe 	bic.w	r3, r3, #2130706432	; 0x7f000000
 800bc50:	6013      	str	r3, [r2, #0]

    /* Clear the bits to be configured (Deprecated. Use HAL_RTC_DST_xxx functions instead) */
    hrtc->Instance->CR &= (uint32_t)~RTC_CR_BKP;
 800bc52:	68fb      	ldr	r3, [r7, #12]
 800bc54:	681b      	ldr	r3, [r3, #0]
 800bc56:	689a      	ldr	r2, [r3, #8]
 800bc58:	68fb      	ldr	r3, [r7, #12]
 800bc5a:	681b      	ldr	r3, [r3, #0]
 800bc5c:	f422 2280 	bic.w	r2, r2, #262144	; 0x40000
 800bc60:	609a      	str	r2, [r3, #8]

    /* Configure the RTC_CR register (Deprecated. Use HAL_RTC_DST_xxx functions instead) */
    hrtc->Instance->CR |= (uint32_t)(sTime->DayLightSaving | sTime->StoreOperation);
 800bc62:	68fb      	ldr	r3, [r7, #12]
 800bc64:	681b      	ldr	r3, [r3, #0]
 800bc66:	6899      	ldr	r1, [r3, #8]
 800bc68:	68bb      	ldr	r3, [r7, #8]
 800bc6a:	68da      	ldr	r2, [r3, #12]
 800bc6c:	68bb      	ldr	r3, [r7, #8]
 800bc6e:	691b      	ldr	r3, [r3, #16]
 800bc70:	431a      	orrs	r2, r3
 800bc72:	68fb      	ldr	r3, [r7, #12]
 800bc74:	681b      	ldr	r3, [r3, #0]
 800bc76:	430a      	orrs	r2, r1
 800bc78:	609a      	str	r2, [r3, #8]

    /* Exit Initialization mode */
    status = RTC_ExitInitMode(hrtc);
 800bc7a:	68f8      	ldr	r0, [r7, #12]
 800bc7c:	f000 f9a4 	bl	800bfc8 <RTC_ExitInitMode>
 800bc80:	4603      	mov	r3, r0
 800bc82:	74fb      	strb	r3, [r7, #19]
  }

  if (status == HAL_OK)
 800bc84:	7cfb      	ldrb	r3, [r7, #19]
 800bc86:	2b00      	cmp	r3, #0
 800bc88:	d102      	bne.n	800bc90 <HAL_RTC_SetTime+0x11c>
  {
    hrtc->State = HAL_RTC_STATE_READY;
 800bc8a:	68fb      	ldr	r3, [r7, #12]
 800bc8c:	2201      	movs	r2, #1
 800bc8e:	775a      	strb	r2, [r3, #29]
  }

  /* Enable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 800bc90:	68fb      	ldr	r3, [r7, #12]
 800bc92:	681b      	ldr	r3, [r3, #0]
 800bc94:	22ff      	movs	r2, #255	; 0xff
 800bc96:	625a      	str	r2, [r3, #36]	; 0x24

  /* Process Unlocked */
  __HAL_UNLOCK(hrtc);
 800bc98:	68fb      	ldr	r3, [r7, #12]
 800bc9a:	2200      	movs	r2, #0
 800bc9c:	771a      	strb	r2, [r3, #28]

  return status;
 800bc9e:	7cfb      	ldrb	r3, [r7, #19]
}
 800bca0:	4618      	mov	r0, r3
 800bca2:	371c      	adds	r7, #28
 800bca4:	46bd      	mov	sp, r7
 800bca6:	bd90      	pop	{r4, r7, pc}

0800bca8 <HAL_RTC_GetTime>:
  *        until current date is read to ensure consistency between the time and
  *        date values.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_GetTime(RTC_HandleTypeDef *hrtc, RTC_TimeTypeDef *sTime, uint32_t Format)
{
 800bca8:	b580      	push	{r7, lr}
 800bcaa:	b086      	sub	sp, #24
 800bcac:	af00      	add	r7, sp, #0
 800bcae:	60f8      	str	r0, [r7, #12]
 800bcb0:	60b9      	str	r1, [r7, #8]
 800bcb2:	607a      	str	r2, [r7, #4]
  uint32_t tmpreg = 0U;
 800bcb4:	2300      	movs	r3, #0
 800bcb6:	617b      	str	r3, [r7, #20]

  /* Check the parameters */
  assert_param(IS_RTC_FORMAT(Format));

  /* Get subseconds value from the corresponding register */
  sTime->SubSeconds = (uint32_t)(hrtc->Instance->SSR);
 800bcb8:	68fb      	ldr	r3, [r7, #12]
 800bcba:	681b      	ldr	r3, [r3, #0]
 800bcbc:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 800bcbe:	68bb      	ldr	r3, [r7, #8]
 800bcc0:	605a      	str	r2, [r3, #4]

  /* Get SecondFraction structure field from the corresponding register field*/
  sTime->SecondFraction = (uint32_t)(hrtc->Instance->PRER & RTC_PRER_PREDIV_S);
 800bcc2:	68fb      	ldr	r3, [r7, #12]
 800bcc4:	681b      	ldr	r3, [r3, #0]
 800bcc6:	691b      	ldr	r3, [r3, #16]
 800bcc8:	f3c3 020e 	ubfx	r2, r3, #0, #15
 800bccc:	68bb      	ldr	r3, [r7, #8]
 800bcce:	609a      	str	r2, [r3, #8]

  /* Get the TR register */
  tmpreg = (uint32_t)(hrtc->Instance->TR & RTC_TR_RESERVED_MASK);
 800bcd0:	68fb      	ldr	r3, [r7, #12]
 800bcd2:	681b      	ldr	r3, [r3, #0]
 800bcd4:	681b      	ldr	r3, [r3, #0]
 800bcd6:	f003 337f 	and.w	r3, r3, #2139062143	; 0x7f7f7f7f
 800bcda:	f023 43fe 	bic.w	r3, r3, #2130706432	; 0x7f000000
 800bcde:	617b      	str	r3, [r7, #20]

  /* Fill the structure fields with the read parameters */
  sTime->Hours      = (uint8_t)((tmpreg & (RTC_TR_HT  | RTC_TR_HU))  >> RTC_TR_HU_Pos);
 800bce0:	697b      	ldr	r3, [r7, #20]
 800bce2:	0c1b      	lsrs	r3, r3, #16
 800bce4:	b2db      	uxtb	r3, r3
 800bce6:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 800bcea:	b2da      	uxtb	r2, r3
 800bcec:	68bb      	ldr	r3, [r7, #8]
 800bcee:	701a      	strb	r2, [r3, #0]
  sTime->Minutes    = (uint8_t)((tmpreg & (RTC_TR_MNT | RTC_TR_MNU)) >> RTC_TR_MNU_Pos);
 800bcf0:	697b      	ldr	r3, [r7, #20]
 800bcf2:	0a1b      	lsrs	r3, r3, #8
 800bcf4:	b2db      	uxtb	r3, r3
 800bcf6:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 800bcfa:	b2da      	uxtb	r2, r3
 800bcfc:	68bb      	ldr	r3, [r7, #8]
 800bcfe:	705a      	strb	r2, [r3, #1]
  sTime->Seconds    = (uint8_t)( tmpreg & (RTC_TR_ST  | RTC_TR_SU));
 800bd00:	697b      	ldr	r3, [r7, #20]
 800bd02:	b2db      	uxtb	r3, r3
 800bd04:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 800bd08:	b2da      	uxtb	r2, r3
 800bd0a:	68bb      	ldr	r3, [r7, #8]
 800bd0c:	709a      	strb	r2, [r3, #2]
  sTime->TimeFormat = (uint8_t)((tmpreg & (RTC_TR_PM))               >> RTC_TR_PM_Pos);
 800bd0e:	697b      	ldr	r3, [r7, #20]
 800bd10:	0d9b      	lsrs	r3, r3, #22
 800bd12:	b2db      	uxtb	r3, r3
 800bd14:	f003 0301 	and.w	r3, r3, #1
 800bd18:	b2da      	uxtb	r2, r3
 800bd1a:	68bb      	ldr	r3, [r7, #8]
 800bd1c:	70da      	strb	r2, [r3, #3]

  /* Check the input parameters format */
  if (Format == RTC_FORMAT_BIN)
 800bd1e:	687b      	ldr	r3, [r7, #4]
 800bd20:	2b00      	cmp	r3, #0
 800bd22:	d11a      	bne.n	800bd5a <HAL_RTC_GetTime+0xb2>
  {
    /* Convert the time structure parameters to Binary format */
    sTime->Hours = (uint8_t)RTC_Bcd2ToByte(sTime->Hours);
 800bd24:	68bb      	ldr	r3, [r7, #8]
 800bd26:	781b      	ldrb	r3, [r3, #0]
 800bd28:	4618      	mov	r0, r3
 800bd2a:	f000 f98f 	bl	800c04c <RTC_Bcd2ToByte>
 800bd2e:	4603      	mov	r3, r0
 800bd30:	461a      	mov	r2, r3
 800bd32:	68bb      	ldr	r3, [r7, #8]
 800bd34:	701a      	strb	r2, [r3, #0]
    sTime->Minutes = (uint8_t)RTC_Bcd2ToByte(sTime->Minutes);
 800bd36:	68bb      	ldr	r3, [r7, #8]
 800bd38:	785b      	ldrb	r3, [r3, #1]
 800bd3a:	4618      	mov	r0, r3
 800bd3c:	f000 f986 	bl	800c04c <RTC_Bcd2ToByte>
 800bd40:	4603      	mov	r3, r0
 800bd42:	461a      	mov	r2, r3
 800bd44:	68bb      	ldr	r3, [r7, #8]
 800bd46:	705a      	strb	r2, [r3, #1]
    sTime->Seconds = (uint8_t)RTC_Bcd2ToByte(sTime->Seconds);
 800bd48:	68bb      	ldr	r3, [r7, #8]
 800bd4a:	789b      	ldrb	r3, [r3, #2]
 800bd4c:	4618      	mov	r0, r3
 800bd4e:	f000 f97d 	bl	800c04c <RTC_Bcd2ToByte>
 800bd52:	4603      	mov	r3, r0
 800bd54:	461a      	mov	r2, r3
 800bd56:	68bb      	ldr	r3, [r7, #8]
 800bd58:	709a      	strb	r2, [r3, #2]
  }

  return HAL_OK;
 800bd5a:	2300      	movs	r3, #0
}
 800bd5c:	4618      	mov	r0, r3
 800bd5e:	3718      	adds	r7, #24
 800bd60:	46bd      	mov	sp, r7
 800bd62:	bd80      	pop	{r7, pc}

0800bd64 <HAL_RTC_SetDate>:
  *            @arg RTC_FORMAT_BIN: Binary data format
  *            @arg RTC_FORMAT_BCD: BCD data format
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_SetDate(RTC_HandleTypeDef *hrtc, RTC_DateTypeDef *sDate, uint32_t Format)
{
 800bd64:	b590      	push	{r4, r7, lr}
 800bd66:	b087      	sub	sp, #28
 800bd68:	af00      	add	r7, sp, #0
 800bd6a:	60f8      	str	r0, [r7, #12]
 800bd6c:	60b9      	str	r1, [r7, #8]
 800bd6e:	607a      	str	r2, [r7, #4]
  uint32_t datetmpreg = 0U;
 800bd70:	2300      	movs	r3, #0
 800bd72:	617b      	str	r3, [r7, #20]

  /* Check the parameters */
  assert_param(IS_RTC_FORMAT(Format));

  /* Process Locked */
  __HAL_LOCK(hrtc);
 800bd74:	68fb      	ldr	r3, [r7, #12]
 800bd76:	7f1b      	ldrb	r3, [r3, #28]
 800bd78:	2b01      	cmp	r3, #1
 800bd7a:	d101      	bne.n	800bd80 <HAL_RTC_SetDate+0x1c>
 800bd7c:	2302      	movs	r3, #2
 800bd7e:	e071      	b.n	800be64 <HAL_RTC_SetDate+0x100>
 800bd80:	68fb      	ldr	r3, [r7, #12]
 800bd82:	2201      	movs	r2, #1
 800bd84:	771a      	strb	r2, [r3, #28]

  hrtc->State = HAL_RTC_STATE_BUSY;
 800bd86:	68fb      	ldr	r3, [r7, #12]
 800bd88:	2202      	movs	r2, #2
 800bd8a:	775a      	strb	r2, [r3, #29]

  if ((Format == RTC_FORMAT_BIN) && ((sDate->Month & 0x10U) == 0x10U))
 800bd8c:	687b      	ldr	r3, [r7, #4]
 800bd8e:	2b00      	cmp	r3, #0
 800bd90:	d10e      	bne.n	800bdb0 <HAL_RTC_SetDate+0x4c>
 800bd92:	68bb      	ldr	r3, [r7, #8]
 800bd94:	785b      	ldrb	r3, [r3, #1]
 800bd96:	f003 0310 	and.w	r3, r3, #16
 800bd9a:	2b00      	cmp	r3, #0
 800bd9c:	d008      	beq.n	800bdb0 <HAL_RTC_SetDate+0x4c>
  {
    sDate->Month = (uint8_t)((sDate->Month & (uint8_t)~(0x10U)) + (uint8_t)0x0AU);
 800bd9e:	68bb      	ldr	r3, [r7, #8]
 800bda0:	785b      	ldrb	r3, [r3, #1]
 800bda2:	f023 0310 	bic.w	r3, r3, #16
 800bda6:	b2db      	uxtb	r3, r3
 800bda8:	330a      	adds	r3, #10
 800bdaa:	b2da      	uxtb	r2, r3
 800bdac:	68bb      	ldr	r3, [r7, #8]
 800bdae:	705a      	strb	r2, [r3, #1]
  }

  assert_param(IS_RTC_WEEKDAY(sDate->WeekDay));

  if (Format == RTC_FORMAT_BIN)
 800bdb0:	687b      	ldr	r3, [r7, #4]
 800bdb2:	2b00      	cmp	r3, #0
 800bdb4:	d11c      	bne.n	800bdf0 <HAL_RTC_SetDate+0x8c>
  {
    assert_param(IS_RTC_YEAR(sDate->Year));
    assert_param(IS_RTC_MONTH(sDate->Month));
    assert_param(IS_RTC_DATE(sDate->Date));

    datetmpreg = (((uint32_t)RTC_ByteToBcd2(sDate->Year)  << RTC_DR_YU_Pos) | \
 800bdb6:	68bb      	ldr	r3, [r7, #8]
 800bdb8:	78db      	ldrb	r3, [r3, #3]
 800bdba:	4618      	mov	r0, r3
 800bdbc:	f000 f929 	bl	800c012 <RTC_ByteToBcd2>
 800bdc0:	4603      	mov	r3, r0
 800bdc2:	041c      	lsls	r4, r3, #16
                  ((uint32_t)RTC_ByteToBcd2(sDate->Month) << RTC_DR_MU_Pos) | \
 800bdc4:	68bb      	ldr	r3, [r7, #8]
 800bdc6:	785b      	ldrb	r3, [r3, #1]
 800bdc8:	4618      	mov	r0, r3
 800bdca:	f000 f922 	bl	800c012 <RTC_ByteToBcd2>
 800bdce:	4603      	mov	r3, r0
 800bdd0:	021b      	lsls	r3, r3, #8
    datetmpreg = (((uint32_t)RTC_ByteToBcd2(sDate->Year)  << RTC_DR_YU_Pos) | \
 800bdd2:	431c      	orrs	r4, r3
                  ((uint32_t)RTC_ByteToBcd2(sDate->Date))                   | \
 800bdd4:	68bb      	ldr	r3, [r7, #8]
 800bdd6:	789b      	ldrb	r3, [r3, #2]
 800bdd8:	4618      	mov	r0, r3
 800bdda:	f000 f91a 	bl	800c012 <RTC_ByteToBcd2>
 800bdde:	4603      	mov	r3, r0
                  ((uint32_t)RTC_ByteToBcd2(sDate->Month) << RTC_DR_MU_Pos) | \
 800bde0:	ea44 0203 	orr.w	r2, r4, r3
                  ((uint32_t)sDate->WeekDay               << RTC_DR_WDU_Pos));
 800bde4:	68bb      	ldr	r3, [r7, #8]
 800bde6:	781b      	ldrb	r3, [r3, #0]
 800bde8:	035b      	lsls	r3, r3, #13
    datetmpreg = (((uint32_t)RTC_ByteToBcd2(sDate->Year)  << RTC_DR_YU_Pos) | \
 800bdea:	4313      	orrs	r3, r2
 800bdec:	617b      	str	r3, [r7, #20]
 800bdee:	e00e      	b.n	800be0e <HAL_RTC_SetDate+0xaa>
  {
    assert_param(IS_RTC_YEAR(RTC_Bcd2ToByte(sDate->Year)));
    assert_param(IS_RTC_MONTH(RTC_Bcd2ToByte(sDate->Month)));
    assert_param(IS_RTC_DATE(RTC_Bcd2ToByte(sDate->Date)));

    datetmpreg = ((((uint32_t)sDate->Year)    << RTC_DR_YU_Pos) | \
 800bdf0:	68bb      	ldr	r3, [r7, #8]
 800bdf2:	78db      	ldrb	r3, [r3, #3]
 800bdf4:	041a      	lsls	r2, r3, #16
                  (((uint32_t)sDate->Month)   << RTC_DR_MU_Pos) | \
 800bdf6:	68bb      	ldr	r3, [r7, #8]
 800bdf8:	785b      	ldrb	r3, [r3, #1]
 800bdfa:	021b      	lsls	r3, r3, #8
    datetmpreg = ((((uint32_t)sDate->Year)    << RTC_DR_YU_Pos) | \
 800bdfc:	4313      	orrs	r3, r2
                  ((uint32_t) sDate->Date)                      | \
 800bdfe:	68ba      	ldr	r2, [r7, #8]
 800be00:	7892      	ldrb	r2, [r2, #2]
                  (((uint32_t)sDate->Month)   << RTC_DR_MU_Pos) | \
 800be02:	431a      	orrs	r2, r3
                  (((uint32_t)sDate->WeekDay) << RTC_DR_WDU_Pos));
 800be04:	68bb      	ldr	r3, [r7, #8]
 800be06:	781b      	ldrb	r3, [r3, #0]
 800be08:	035b      	lsls	r3, r3, #13
    datetmpreg = ((((uint32_t)sDate->Year)    << RTC_DR_YU_Pos) | \
 800be0a:	4313      	orrs	r3, r2
 800be0c:	617b      	str	r3, [r7, #20]
  }

  /* Disable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 800be0e:	68fb      	ldr	r3, [r7, #12]
 800be10:	681b      	ldr	r3, [r3, #0]
 800be12:	22ca      	movs	r2, #202	; 0xca
 800be14:	625a      	str	r2, [r3, #36]	; 0x24
 800be16:	68fb      	ldr	r3, [r7, #12]
 800be18:	681b      	ldr	r3, [r3, #0]
 800be1a:	2253      	movs	r2, #83	; 0x53
 800be1c:	625a      	str	r2, [r3, #36]	; 0x24

  /* Enter Initialization mode */
  status = RTC_EnterInitMode(hrtc);
 800be1e:	68f8      	ldr	r0, [r7, #12]
 800be20:	f000 f89b 	bl	800bf5a <RTC_EnterInitMode>
 800be24:	4603      	mov	r3, r0
 800be26:	74fb      	strb	r3, [r7, #19]

  if (status == HAL_OK)
 800be28:	7cfb      	ldrb	r3, [r7, #19]
 800be2a:	2b00      	cmp	r3, #0
 800be2c:	d10c      	bne.n	800be48 <HAL_RTC_SetDate+0xe4>
  {
    /* Set the RTC_DR register */
    hrtc->Instance->DR = (uint32_t)(datetmpreg & RTC_DR_RESERVED_MASK);
 800be2e:	68fb      	ldr	r3, [r7, #12]
 800be30:	681a      	ldr	r2, [r3, #0]
 800be32:	697b      	ldr	r3, [r7, #20]
 800be34:	f023 437f 	bic.w	r3, r3, #4278190080	; 0xff000000
 800be38:	f023 03c0 	bic.w	r3, r3, #192	; 0xc0
 800be3c:	6053      	str	r3, [r2, #4]

    /* Exit Initialization mode */
    status = RTC_ExitInitMode(hrtc);
 800be3e:	68f8      	ldr	r0, [r7, #12]
 800be40:	f000 f8c2 	bl	800bfc8 <RTC_ExitInitMode>
 800be44:	4603      	mov	r3, r0
 800be46:	74fb      	strb	r3, [r7, #19]
  }

  if (status == HAL_OK)
 800be48:	7cfb      	ldrb	r3, [r7, #19]
 800be4a:	2b00      	cmp	r3, #0
 800be4c:	d102      	bne.n	800be54 <HAL_RTC_SetDate+0xf0>
  {
    hrtc->State = HAL_RTC_STATE_READY;
 800be4e:	68fb      	ldr	r3, [r7, #12]
 800be50:	2201      	movs	r2, #1
 800be52:	775a      	strb	r2, [r3, #29]
  }

  /* Enable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 800be54:	68fb      	ldr	r3, [r7, #12]
 800be56:	681b      	ldr	r3, [r3, #0]
 800be58:	22ff      	movs	r2, #255	; 0xff
 800be5a:	625a      	str	r2, [r3, #36]	; 0x24

  /* Process Unlocked */
  __HAL_UNLOCK(hrtc);
 800be5c:	68fb      	ldr	r3, [r7, #12]
 800be5e:	2200      	movs	r2, #0
 800be60:	771a      	strb	r2, [r3, #28]

  return status;
 800be62:	7cfb      	ldrb	r3, [r7, #19]
}
 800be64:	4618      	mov	r0, r3
 800be66:	371c      	adds	r7, #28
 800be68:	46bd      	mov	sp, r7
 800be6a:	bd90      	pop	{r4, r7, pc}

0800be6c <HAL_RTC_GetDate>:
  *        until current date is read to ensure consistency between the time and
  *        date values.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_GetDate(RTC_HandleTypeDef *hrtc, RTC_DateTypeDef *sDate, uint32_t Format)
{
 800be6c:	b580      	push	{r7, lr}
 800be6e:	b086      	sub	sp, #24
 800be70:	af00      	add	r7, sp, #0
 800be72:	60f8      	str	r0, [r7, #12]
 800be74:	60b9      	str	r1, [r7, #8]
 800be76:	607a      	str	r2, [r7, #4]
  uint32_t datetmpreg = 0U;
 800be78:	2300      	movs	r3, #0
 800be7a:	617b      	str	r3, [r7, #20]

  /* Check the parameters */
  assert_param(IS_RTC_FORMAT(Format));

  /* Get the DR register */
  datetmpreg = (uint32_t)(hrtc->Instance->DR & RTC_DR_RESERVED_MASK);
 800be7c:	68fb      	ldr	r3, [r7, #12]
 800be7e:	681b      	ldr	r3, [r3, #0]
 800be80:	685b      	ldr	r3, [r3, #4]
 800be82:	f023 437f 	bic.w	r3, r3, #4278190080	; 0xff000000
 800be86:	f023 03c0 	bic.w	r3, r3, #192	; 0xc0
 800be8a:	617b      	str	r3, [r7, #20]

  /* Fill the structure fields with the read parameters */
  sDate->Year    = (uint8_t)((datetmpreg & (RTC_DR_YT | RTC_DR_YU)) >> RTC_DR_YU_Pos);
 800be8c:	697b      	ldr	r3, [r7, #20]
 800be8e:	0c1b      	lsrs	r3, r3, #16
 800be90:	b2da      	uxtb	r2, r3
 800be92:	68bb      	ldr	r3, [r7, #8]
 800be94:	70da      	strb	r2, [r3, #3]
  sDate->Month   = (uint8_t)((datetmpreg & (RTC_DR_MT | RTC_DR_MU)) >> RTC_DR_MU_Pos);
 800be96:	697b      	ldr	r3, [r7, #20]
 800be98:	0a1b      	lsrs	r3, r3, #8
 800be9a:	b2db      	uxtb	r3, r3
 800be9c:	f003 031f 	and.w	r3, r3, #31
 800bea0:	b2da      	uxtb	r2, r3
 800bea2:	68bb      	ldr	r3, [r7, #8]
 800bea4:	705a      	strb	r2, [r3, #1]
  sDate->Date    = (uint8_t) (datetmpreg & (RTC_DR_DT | RTC_DR_DU));
 800bea6:	697b      	ldr	r3, [r7, #20]
 800bea8:	b2db      	uxtb	r3, r3
 800beaa:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 800beae:	b2da      	uxtb	r2, r3
 800beb0:	68bb      	ldr	r3, [r7, #8]
 800beb2:	709a      	strb	r2, [r3, #2]
  sDate->WeekDay = (uint8_t)((datetmpreg & (RTC_DR_WDU))            >> RTC_DR_WDU_Pos);
 800beb4:	697b      	ldr	r3, [r7, #20]
 800beb6:	0b5b      	lsrs	r3, r3, #13
 800beb8:	b2db      	uxtb	r3, r3
 800beba:	f003 0307 	and.w	r3, r3, #7
 800bebe:	b2da      	uxtb	r2, r3
 800bec0:	68bb      	ldr	r3, [r7, #8]
 800bec2:	701a      	strb	r2, [r3, #0]

  /* Check the input parameters format */
  if (Format == RTC_FORMAT_BIN)
 800bec4:	687b      	ldr	r3, [r7, #4]
 800bec6:	2b00      	cmp	r3, #0
 800bec8:	d11a      	bne.n	800bf00 <HAL_RTC_GetDate+0x94>
  {
    /* Convert the date structure parameters to Binary format */
    sDate->Year  = (uint8_t)RTC_Bcd2ToByte(sDate->Year);
 800beca:	68bb      	ldr	r3, [r7, #8]
 800becc:	78db      	ldrb	r3, [r3, #3]
 800bece:	4618      	mov	r0, r3
 800bed0:	f000 f8bc 	bl	800c04c <RTC_Bcd2ToByte>
 800bed4:	4603      	mov	r3, r0
 800bed6:	461a      	mov	r2, r3
 800bed8:	68bb      	ldr	r3, [r7, #8]
 800beda:	70da      	strb	r2, [r3, #3]
    sDate->Month = (uint8_t)RTC_Bcd2ToByte(sDate->Month);
 800bedc:	68bb      	ldr	r3, [r7, #8]
 800bede:	785b      	ldrb	r3, [r3, #1]
 800bee0:	4618      	mov	r0, r3
 800bee2:	f000 f8b3 	bl	800c04c <RTC_Bcd2ToByte>
 800bee6:	4603      	mov	r3, r0
 800bee8:	461a      	mov	r2, r3
 800beea:	68bb      	ldr	r3, [r7, #8]
 800beec:	705a      	strb	r2, [r3, #1]
    sDate->Date  = (uint8_t)RTC_Bcd2ToByte(sDate->Date);
 800beee:	68bb      	ldr	r3, [r7, #8]
 800bef0:	789b      	ldrb	r3, [r3, #2]
 800bef2:	4618      	mov	r0, r3
 800bef4:	f000 f8aa 	bl	800c04c <RTC_Bcd2ToByte>
 800bef8:	4603      	mov	r3, r0
 800befa:	461a      	mov	r2, r3
 800befc:	68bb      	ldr	r3, [r7, #8]
 800befe:	709a      	strb	r2, [r3, #2]
  }
  return HAL_OK;
 800bf00:	2300      	movs	r3, #0
}
 800bf02:	4618      	mov	r0, r3
 800bf04:	3718      	adds	r7, #24
 800bf06:	46bd      	mov	sp, r7
 800bf08:	bd80      	pop	{r7, pc}

0800bf0a <HAL_RTC_WaitForSynchro>:
  * @param  hrtc pointer to a RTC_HandleTypeDef structure that contains
  *                the configuration information for RTC.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_WaitForSynchro(RTC_HandleTypeDef *hrtc)
{
 800bf0a:	b580      	push	{r7, lr}
 800bf0c:	b084      	sub	sp, #16
 800bf0e:	af00      	add	r7, sp, #0
 800bf10:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 800bf12:	2300      	movs	r3, #0
 800bf14:	60fb      	str	r3, [r7, #12]

  /* Clear RSF flag */
  hrtc->Instance->ISR &= (uint32_t)RTC_RSF_MASK;
 800bf16:	687b      	ldr	r3, [r7, #4]
 800bf18:	681b      	ldr	r3, [r3, #0]
 800bf1a:	68da      	ldr	r2, [r3, #12]
 800bf1c:	687b      	ldr	r3, [r7, #4]
 800bf1e:	681b      	ldr	r3, [r3, #0]
 800bf20:	f022 02a0 	bic.w	r2, r2, #160	; 0xa0
 800bf24:	60da      	str	r2, [r3, #12]

  /* Get tick */
  tickstart = HAL_GetTick();
 800bf26:	f7fd ffcb 	bl	8009ec0 <HAL_GetTick>
 800bf2a:	60f8      	str	r0, [r7, #12]

  /* Wait the registers to be synchronised */
  while ((hrtc->Instance->ISR & RTC_ISR_RSF) == 0U)
 800bf2c:	e009      	b.n	800bf42 <HAL_RTC_WaitForSynchro+0x38>
  {
    if ((HAL_GetTick() - tickstart) > RTC_TIMEOUT_VALUE)
 800bf2e:	f7fd ffc7 	bl	8009ec0 <HAL_GetTick>
 800bf32:	4602      	mov	r2, r0
 800bf34:	68fb      	ldr	r3, [r7, #12]
 800bf36:	1ad3      	subs	r3, r2, r3
 800bf38:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 800bf3c:	d901      	bls.n	800bf42 <HAL_RTC_WaitForSynchro+0x38>
    {
      return HAL_TIMEOUT;
 800bf3e:	2303      	movs	r3, #3
 800bf40:	e007      	b.n	800bf52 <HAL_RTC_WaitForSynchro+0x48>
  while ((hrtc->Instance->ISR & RTC_ISR_RSF) == 0U)
 800bf42:	687b      	ldr	r3, [r7, #4]
 800bf44:	681b      	ldr	r3, [r3, #0]
 800bf46:	68db      	ldr	r3, [r3, #12]
 800bf48:	f003 0320 	and.w	r3, r3, #32
 800bf4c:	2b00      	cmp	r3, #0
 800bf4e:	d0ee      	beq.n	800bf2e <HAL_RTC_WaitForSynchro+0x24>
    }
  }

  return HAL_OK;
 800bf50:	2300      	movs	r3, #0
}
 800bf52:	4618      	mov	r0, r3
 800bf54:	3710      	adds	r7, #16
 800bf56:	46bd      	mov	sp, r7
 800bf58:	bd80      	pop	{r7, pc}

0800bf5a <RTC_EnterInitMode>:
  * @param  hrtc pointer to a RTC_HandleTypeDef structure that contains
  *                the configuration information for RTC.
  * @retval HAL status
  */
HAL_StatusTypeDef RTC_EnterInitMode(RTC_HandleTypeDef *hrtc)
{
 800bf5a:	b580      	push	{r7, lr}
 800bf5c:	b084      	sub	sp, #16
 800bf5e:	af00      	add	r7, sp, #0
 800bf60:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 800bf62:	2300      	movs	r3, #0
 800bf64:	60bb      	str	r3, [r7, #8]
  HAL_StatusTypeDef status = HAL_OK;
 800bf66:	2300      	movs	r3, #0
 800bf68:	73fb      	strb	r3, [r7, #15]

  /* Check that Initialization mode is not already set */
  if (READ_BIT(hrtc->Instance->ISR, RTC_ISR_INITF) == 0U)
 800bf6a:	687b      	ldr	r3, [r7, #4]
 800bf6c:	681b      	ldr	r3, [r3, #0]
 800bf6e:	68db      	ldr	r3, [r3, #12]
 800bf70:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800bf74:	2b00      	cmp	r3, #0
 800bf76:	d122      	bne.n	800bfbe <RTC_EnterInitMode+0x64>
  {
    /* Set INIT bit to enter Initialization mode */
    SET_BIT(hrtc->Instance->ISR, RTC_ISR_INIT);
 800bf78:	687b      	ldr	r3, [r7, #4]
 800bf7a:	681b      	ldr	r3, [r3, #0]
 800bf7c:	68da      	ldr	r2, [r3, #12]
 800bf7e:	687b      	ldr	r3, [r7, #4]
 800bf80:	681b      	ldr	r3, [r3, #0]
 800bf82:	f042 0280 	orr.w	r2, r2, #128	; 0x80
 800bf86:	60da      	str	r2, [r3, #12]

    /* Get tick */
    tickstart = HAL_GetTick();
 800bf88:	f7fd ff9a 	bl	8009ec0 <HAL_GetTick>
 800bf8c:	60b8      	str	r0, [r7, #8]

    /* Wait till RTC is in INIT state and if timeout is reached exit */
    while ((READ_BIT(hrtc->Instance->ISR, RTC_ISR_INITF) == 0U) && (status != HAL_ERROR))
 800bf8e:	e00c      	b.n	800bfaa <RTC_EnterInitMode+0x50>
    {
      if ((HAL_GetTick() - tickstart) > RTC_TIMEOUT_VALUE)
 800bf90:	f7fd ff96 	bl	8009ec0 <HAL_GetTick>
 800bf94:	4602      	mov	r2, r0
 800bf96:	68bb      	ldr	r3, [r7, #8]
 800bf98:	1ad3      	subs	r3, r2, r3
 800bf9a:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 800bf9e:	d904      	bls.n	800bfaa <RTC_EnterInitMode+0x50>
      {
        /* Set RTC state */
        hrtc->State = HAL_RTC_STATE_ERROR;
 800bfa0:	687b      	ldr	r3, [r7, #4]
 800bfa2:	2204      	movs	r2, #4
 800bfa4:	775a      	strb	r2, [r3, #29]
        status = HAL_ERROR;
 800bfa6:	2301      	movs	r3, #1
 800bfa8:	73fb      	strb	r3, [r7, #15]
    while ((READ_BIT(hrtc->Instance->ISR, RTC_ISR_INITF) == 0U) && (status != HAL_ERROR))
 800bfaa:	687b      	ldr	r3, [r7, #4]
 800bfac:	681b      	ldr	r3, [r3, #0]
 800bfae:	68db      	ldr	r3, [r3, #12]
 800bfb0:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800bfb4:	2b00      	cmp	r3, #0
 800bfb6:	d102      	bne.n	800bfbe <RTC_EnterInitMode+0x64>
 800bfb8:	7bfb      	ldrb	r3, [r7, #15]
 800bfba:	2b01      	cmp	r3, #1
 800bfbc:	d1e8      	bne.n	800bf90 <RTC_EnterInitMode+0x36>
      }
    }
  }

  return status;
 800bfbe:	7bfb      	ldrb	r3, [r7, #15]
}
 800bfc0:	4618      	mov	r0, r3
 800bfc2:	3710      	adds	r7, #16
 800bfc4:	46bd      	mov	sp, r7
 800bfc6:	bd80      	pop	{r7, pc}

0800bfc8 <RTC_ExitInitMode>:
  * @param  hrtc pointer to a RTC_HandleTypeDef structure that contains
  *                the configuration information for RTC.
  * @retval HAL status
  */
HAL_StatusTypeDef RTC_ExitInitMode(RTC_HandleTypeDef *hrtc)
{
 800bfc8:	b580      	push	{r7, lr}
 800bfca:	b084      	sub	sp, #16
 800bfcc:	af00      	add	r7, sp, #0
 800bfce:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 800bfd0:	2300      	movs	r3, #0
 800bfd2:	73fb      	strb	r3, [r7, #15]

  /* Clear INIT bit to exit Initialization mode */
  CLEAR_BIT(hrtc->Instance->ISR, RTC_ISR_INIT);
 800bfd4:	687b      	ldr	r3, [r7, #4]
 800bfd6:	681b      	ldr	r3, [r3, #0]
 800bfd8:	68da      	ldr	r2, [r3, #12]
 800bfda:	687b      	ldr	r3, [r7, #4]
 800bfdc:	681b      	ldr	r3, [r3, #0]
 800bfde:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 800bfe2:	60da      	str	r2, [r3, #12]

  /* If CR_BYPSHAD bit = 0, wait for synchro */
  if (READ_BIT(hrtc->Instance->CR, RTC_CR_BYPSHAD) == 0U)
 800bfe4:	687b      	ldr	r3, [r7, #4]
 800bfe6:	681b      	ldr	r3, [r3, #0]
 800bfe8:	689b      	ldr	r3, [r3, #8]
 800bfea:	f003 0320 	and.w	r3, r3, #32
 800bfee:	2b00      	cmp	r3, #0
 800bff0:	d10a      	bne.n	800c008 <RTC_ExitInitMode+0x40>
  {
    if (HAL_RTC_WaitForSynchro(hrtc) != HAL_OK)
 800bff2:	6878      	ldr	r0, [r7, #4]
 800bff4:	f7ff ff89 	bl	800bf0a <HAL_RTC_WaitForSynchro>
 800bff8:	4603      	mov	r3, r0
 800bffa:	2b00      	cmp	r3, #0
 800bffc:	d004      	beq.n	800c008 <RTC_ExitInitMode+0x40>
    {
      /* Set RTC state */
      hrtc->State = HAL_RTC_STATE_ERROR;
 800bffe:	687b      	ldr	r3, [r7, #4]
 800c000:	2204      	movs	r2, #4
 800c002:	775a      	strb	r2, [r3, #29]
      status = HAL_ERROR;
 800c004:	2301      	movs	r3, #1
 800c006:	73fb      	strb	r3, [r7, #15]
    }
  }

  return status;
 800c008:	7bfb      	ldrb	r3, [r7, #15]
}
 800c00a:	4618      	mov	r0, r3
 800c00c:	3710      	adds	r7, #16
 800c00e:	46bd      	mov	sp, r7
 800c010:	bd80      	pop	{r7, pc}

0800c012 <RTC_ByteToBcd2>:
  * @brief  Converts a 2-digit number from decimal to BCD format.
  * @param  number decimal-formatted number (from 0 to 99) to be converted
  * @retval Converted byte
  */
uint8_t RTC_ByteToBcd2(uint8_t number)
{
 800c012:	b480      	push	{r7}
 800c014:	b085      	sub	sp, #20
 800c016:	af00      	add	r7, sp, #0
 800c018:	4603      	mov	r3, r0
 800c01a:	71fb      	strb	r3, [r7, #7]
  uint8_t bcdhigh = 0U;
 800c01c:	2300      	movs	r3, #0
 800c01e:	73fb      	strb	r3, [r7, #15]

  while (number >= 10U)
 800c020:	e005      	b.n	800c02e <RTC_ByteToBcd2+0x1c>
  {
    bcdhigh++;
 800c022:	7bfb      	ldrb	r3, [r7, #15]
 800c024:	3301      	adds	r3, #1
 800c026:	73fb      	strb	r3, [r7, #15]
    number -= 10U;
 800c028:	79fb      	ldrb	r3, [r7, #7]
 800c02a:	3b0a      	subs	r3, #10
 800c02c:	71fb      	strb	r3, [r7, #7]
  while (number >= 10U)
 800c02e:	79fb      	ldrb	r3, [r7, #7]
 800c030:	2b09      	cmp	r3, #9
 800c032:	d8f6      	bhi.n	800c022 <RTC_ByteToBcd2+0x10>
  }

  return ((uint8_t)(bcdhigh << 4U) | number);
 800c034:	7bfb      	ldrb	r3, [r7, #15]
 800c036:	011b      	lsls	r3, r3, #4
 800c038:	b2da      	uxtb	r2, r3
 800c03a:	79fb      	ldrb	r3, [r7, #7]
 800c03c:	4313      	orrs	r3, r2
 800c03e:	b2db      	uxtb	r3, r3
}
 800c040:	4618      	mov	r0, r3
 800c042:	3714      	adds	r7, #20
 800c044:	46bd      	mov	sp, r7
 800c046:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c04a:	4770      	bx	lr

0800c04c <RTC_Bcd2ToByte>:
  * @brief  Converts a 2-digit number from BCD to decimal format.
  * @param  number BCD-formatted number (from 00 to 99) to be converted
  * @retval Converted word
  */
uint8_t RTC_Bcd2ToByte(uint8_t number)
{
 800c04c:	b480      	push	{r7}
 800c04e:	b085      	sub	sp, #20
 800c050:	af00      	add	r7, sp, #0
 800c052:	4603      	mov	r3, r0
 800c054:	71fb      	strb	r3, [r7, #7]
  uint8_t tmp = 0U;
 800c056:	2300      	movs	r3, #0
 800c058:	73fb      	strb	r3, [r7, #15]
  tmp = ((uint8_t)(number & (uint8_t)0xF0) >> (uint8_t)0x4) * 10;
 800c05a:	79fb      	ldrb	r3, [r7, #7]
 800c05c:	091b      	lsrs	r3, r3, #4
 800c05e:	b2db      	uxtb	r3, r3
 800c060:	461a      	mov	r2, r3
 800c062:	0092      	lsls	r2, r2, #2
 800c064:	4413      	add	r3, r2
 800c066:	005b      	lsls	r3, r3, #1
 800c068:	73fb      	strb	r3, [r7, #15]
  return (tmp + (number & (uint8_t)0x0F));
 800c06a:	79fb      	ldrb	r3, [r7, #7]
 800c06c:	f003 030f 	and.w	r3, r3, #15
 800c070:	b2da      	uxtb	r2, r3
 800c072:	7bfb      	ldrb	r3, [r7, #15]
 800c074:	4413      	add	r3, r2
 800c076:	b2db      	uxtb	r3, r3
}
 800c078:	4618      	mov	r0, r3
 800c07a:	3714      	adds	r7, #20
 800c07c:	46bd      	mov	sp, r7
 800c07e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c082:	4770      	bx	lr

0800c084 <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 800c084:	b580      	push	{r7, lr}
 800c086:	b082      	sub	sp, #8
 800c088:	af00      	add	r7, sp, #0
 800c08a:	6078      	str	r0, [r7, #4]
  /* Check the SPI handle allocation */
  if (hspi == NULL)
 800c08c:	687b      	ldr	r3, [r7, #4]
 800c08e:	2b00      	cmp	r3, #0
 800c090:	d101      	bne.n	800c096 <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 800c092:	2301      	movs	r3, #1
 800c094:	e07b      	b.n	800c18e <HAL_SPI_Init+0x10a>
  assert_param(IS_SPI_DATASIZE(hspi->Init.DataSize));
  assert_param(IS_SPI_NSS(hspi->Init.NSS));
  assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
  assert_param(IS_SPI_FIRST_BIT(hspi->Init.FirstBit));
  assert_param(IS_SPI_TIMODE(hspi->Init.TIMode));
  if (hspi->Init.TIMode == SPI_TIMODE_DISABLE)
 800c096:	687b      	ldr	r3, [r7, #4]
 800c098:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800c09a:	2b00      	cmp	r3, #0
 800c09c:	d108      	bne.n	800c0b0 <HAL_SPI_Init+0x2c>
  {
    assert_param(IS_SPI_CPOL(hspi->Init.CLKPolarity));
    assert_param(IS_SPI_CPHA(hspi->Init.CLKPhase));

    if (hspi->Init.Mode == SPI_MODE_MASTER)
 800c09e:	687b      	ldr	r3, [r7, #4]
 800c0a0:	685b      	ldr	r3, [r3, #4]
 800c0a2:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 800c0a6:	d009      	beq.n	800c0bc <HAL_SPI_Init+0x38>
      assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
    }
    else
    {
      /* Baudrate prescaler not use in Motoraola Slave mode. force to default value */
      hspi->Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 800c0a8:	687b      	ldr	r3, [r7, #4]
 800c0aa:	2200      	movs	r2, #0
 800c0ac:	61da      	str	r2, [r3, #28]
 800c0ae:	e005      	b.n	800c0bc <HAL_SPI_Init+0x38>
  else
  {
    assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));

    /* Force polarity and phase to TI protocaol requirements */
    hspi->Init.CLKPolarity = SPI_POLARITY_LOW;
 800c0b0:	687b      	ldr	r3, [r7, #4]
 800c0b2:	2200      	movs	r2, #0
 800c0b4:	611a      	str	r2, [r3, #16]
    hspi->Init.CLKPhase    = SPI_PHASE_1EDGE;
 800c0b6:	687b      	ldr	r3, [r7, #4]
 800c0b8:	2200      	movs	r2, #0
 800c0ba:	615a      	str	r2, [r3, #20]
  if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 800c0bc:	687b      	ldr	r3, [r7, #4]
 800c0be:	2200      	movs	r2, #0
 800c0c0:	629a      	str	r2, [r3, #40]	; 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 800c0c2:	687b      	ldr	r3, [r7, #4]
 800c0c4:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 800c0c8:	b2db      	uxtb	r3, r3
 800c0ca:	2b00      	cmp	r3, #0
 800c0cc:	d106      	bne.n	800c0dc <HAL_SPI_Init+0x58>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 800c0ce:	687b      	ldr	r3, [r7, #4]
 800c0d0:	2200      	movs	r2, #0
 800c0d2:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 800c0d6:	6878      	ldr	r0, [r7, #4]
 800c0d8:	f7f8 fb20 	bl	800471c <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 800c0dc:	687b      	ldr	r3, [r7, #4]
 800c0de:	2202      	movs	r2, #2
 800c0e0:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 800c0e4:	687b      	ldr	r3, [r7, #4]
 800c0e6:	681b      	ldr	r3, [r3, #0]
 800c0e8:	681a      	ldr	r2, [r3, #0]
 800c0ea:	687b      	ldr	r3, [r7, #4]
 800c0ec:	681b      	ldr	r3, [r3, #0]
 800c0ee:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 800c0f2:	601a      	str	r2, [r3, #0]

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Data size, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 800c0f4:	687b      	ldr	r3, [r7, #4]
 800c0f6:	685b      	ldr	r3, [r3, #4]
 800c0f8:	f403 7282 	and.w	r2, r3, #260	; 0x104
 800c0fc:	687b      	ldr	r3, [r7, #4]
 800c0fe:	689b      	ldr	r3, [r3, #8]
 800c100:	f403 4304 	and.w	r3, r3, #33792	; 0x8400
 800c104:	431a      	orrs	r2, r3
 800c106:	687b      	ldr	r3, [r7, #4]
 800c108:	68db      	ldr	r3, [r3, #12]
 800c10a:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 800c10e:	431a      	orrs	r2, r3
 800c110:	687b      	ldr	r3, [r7, #4]
 800c112:	691b      	ldr	r3, [r3, #16]
 800c114:	f003 0302 	and.w	r3, r3, #2
 800c118:	431a      	orrs	r2, r3
 800c11a:	687b      	ldr	r3, [r7, #4]
 800c11c:	695b      	ldr	r3, [r3, #20]
 800c11e:	f003 0301 	and.w	r3, r3, #1
 800c122:	431a      	orrs	r2, r3
 800c124:	687b      	ldr	r3, [r7, #4]
 800c126:	699b      	ldr	r3, [r3, #24]
 800c128:	f403 7300 	and.w	r3, r3, #512	; 0x200
 800c12c:	431a      	orrs	r2, r3
 800c12e:	687b      	ldr	r3, [r7, #4]
 800c130:	69db      	ldr	r3, [r3, #28]
 800c132:	f003 0338 	and.w	r3, r3, #56	; 0x38
 800c136:	431a      	orrs	r2, r3
 800c138:	687b      	ldr	r3, [r7, #4]
 800c13a:	6a1b      	ldr	r3, [r3, #32]
 800c13c:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800c140:	ea42 0103 	orr.w	r1, r2, r3
 800c144:	687b      	ldr	r3, [r7, #4]
 800c146:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800c148:	f403 5200 	and.w	r2, r3, #8192	; 0x2000
 800c14c:	687b      	ldr	r3, [r7, #4]
 800c14e:	681b      	ldr	r3, [r3, #0]
 800c150:	430a      	orrs	r2, r1
 800c152:	601a      	str	r2, [r3, #0]
                                  (hspi->Init.BaudRatePrescaler & SPI_CR1_BR_Msk) |
                                  (hspi->Init.FirstBit  & SPI_CR1_LSBFIRST) |
                                  (hspi->Init.CRCCalculation & SPI_CR1_CRCEN)));

  /* Configure : NSS management, TI Mode */
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) | (hspi->Init.TIMode & SPI_CR2_FRF)));
 800c154:	687b      	ldr	r3, [r7, #4]
 800c156:	699b      	ldr	r3, [r3, #24]
 800c158:	0c1b      	lsrs	r3, r3, #16
 800c15a:	f003 0104 	and.w	r1, r3, #4
 800c15e:	687b      	ldr	r3, [r7, #4]
 800c160:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800c162:	f003 0210 	and.w	r2, r3, #16
 800c166:	687b      	ldr	r3, [r7, #4]
 800c168:	681b      	ldr	r3, [r3, #0]
 800c16a:	430a      	orrs	r2, r1
 800c16c:	605a      	str	r2, [r3, #4]
  }
#endif /* USE_SPI_CRC */

#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 800c16e:	687b      	ldr	r3, [r7, #4]
 800c170:	681b      	ldr	r3, [r3, #0]
 800c172:	69da      	ldr	r2, [r3, #28]
 800c174:	687b      	ldr	r3, [r7, #4]
 800c176:	681b      	ldr	r3, [r3, #0]
 800c178:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 800c17c:	61da      	str	r2, [r3, #28]
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 800c17e:	687b      	ldr	r3, [r7, #4]
 800c180:	2200      	movs	r2, #0
 800c182:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->State     = HAL_SPI_STATE_READY;
 800c184:	687b      	ldr	r3, [r7, #4]
 800c186:	2201      	movs	r2, #1
 800c188:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

  return HAL_OK;
 800c18c:	2300      	movs	r3, #0
}
 800c18e:	4618      	mov	r0, r3
 800c190:	3708      	adds	r7, #8
 800c192:	46bd      	mov	sp, r7
 800c194:	bd80      	pop	{r7, pc}

0800c196 <HAL_SPI_Transmit>:
  * @param  Size amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Transmit(SPI_HandleTypeDef *hspi, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 800c196:	b580      	push	{r7, lr}
 800c198:	b088      	sub	sp, #32
 800c19a:	af00      	add	r7, sp, #0
 800c19c:	60f8      	str	r0, [r7, #12]
 800c19e:	60b9      	str	r1, [r7, #8]
 800c1a0:	603b      	str	r3, [r7, #0]
 800c1a2:	4613      	mov	r3, r2
 800c1a4:	80fb      	strh	r3, [r7, #6]
  uint32_t tickstart;
  HAL_StatusTypeDef errorcode = HAL_OK;
 800c1a6:	2300      	movs	r3, #0
 800c1a8:	77fb      	strb	r3, [r7, #31]

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES_OR_1LINE(hspi->Init.Direction));

  /* Process Locked */
  __HAL_LOCK(hspi);
 800c1aa:	68fb      	ldr	r3, [r7, #12]
 800c1ac:	f893 3050 	ldrb.w	r3, [r3, #80]	; 0x50
 800c1b0:	2b01      	cmp	r3, #1
 800c1b2:	d101      	bne.n	800c1b8 <HAL_SPI_Transmit+0x22>
 800c1b4:	2302      	movs	r3, #2
 800c1b6:	e126      	b.n	800c406 <HAL_SPI_Transmit+0x270>
 800c1b8:	68fb      	ldr	r3, [r7, #12]
 800c1ba:	2201      	movs	r2, #1
 800c1bc:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 800c1c0:	f7fd fe7e 	bl	8009ec0 <HAL_GetTick>
 800c1c4:	61b8      	str	r0, [r7, #24]
  initial_TxXferCount = Size;
 800c1c6:	88fb      	ldrh	r3, [r7, #6]
 800c1c8:	82fb      	strh	r3, [r7, #22]

  if (hspi->State != HAL_SPI_STATE_READY)
 800c1ca:	68fb      	ldr	r3, [r7, #12]
 800c1cc:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 800c1d0:	b2db      	uxtb	r3, r3
 800c1d2:	2b01      	cmp	r3, #1
 800c1d4:	d002      	beq.n	800c1dc <HAL_SPI_Transmit+0x46>
  {
    errorcode = HAL_BUSY;
 800c1d6:	2302      	movs	r3, #2
 800c1d8:	77fb      	strb	r3, [r7, #31]
    goto error;
 800c1da:	e10b      	b.n	800c3f4 <HAL_SPI_Transmit+0x25e>
  }

  if ((pData == NULL) || (Size == 0U))
 800c1dc:	68bb      	ldr	r3, [r7, #8]
 800c1de:	2b00      	cmp	r3, #0
 800c1e0:	d002      	beq.n	800c1e8 <HAL_SPI_Transmit+0x52>
 800c1e2:	88fb      	ldrh	r3, [r7, #6]
 800c1e4:	2b00      	cmp	r3, #0
 800c1e6:	d102      	bne.n	800c1ee <HAL_SPI_Transmit+0x58>
  {
    errorcode = HAL_ERROR;
 800c1e8:	2301      	movs	r3, #1
 800c1ea:	77fb      	strb	r3, [r7, #31]
    goto error;
 800c1ec:	e102      	b.n	800c3f4 <HAL_SPI_Transmit+0x25e>
  }

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_TX;
 800c1ee:	68fb      	ldr	r3, [r7, #12]
 800c1f0:	2203      	movs	r2, #3
 800c1f2:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 800c1f6:	68fb      	ldr	r3, [r7, #12]
 800c1f8:	2200      	movs	r2, #0
 800c1fa:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->pTxBuffPtr  = (uint8_t *)pData;
 800c1fc:	68fb      	ldr	r3, [r7, #12]
 800c1fe:	68ba      	ldr	r2, [r7, #8]
 800c200:	631a      	str	r2, [r3, #48]	; 0x30
  hspi->TxXferSize  = Size;
 800c202:	68fb      	ldr	r3, [r7, #12]
 800c204:	88fa      	ldrh	r2, [r7, #6]
 800c206:	869a      	strh	r2, [r3, #52]	; 0x34
  hspi->TxXferCount = Size;
 800c208:	68fb      	ldr	r3, [r7, #12]
 800c20a:	88fa      	ldrh	r2, [r7, #6]
 800c20c:	86da      	strh	r2, [r3, #54]	; 0x36

  /*Init field not used in handle to zero */
  hspi->pRxBuffPtr  = (uint8_t *)NULL;
 800c20e:	68fb      	ldr	r3, [r7, #12]
 800c210:	2200      	movs	r2, #0
 800c212:	639a      	str	r2, [r3, #56]	; 0x38
  hspi->RxXferSize  = 0U;
 800c214:	68fb      	ldr	r3, [r7, #12]
 800c216:	2200      	movs	r2, #0
 800c218:	879a      	strh	r2, [r3, #60]	; 0x3c
  hspi->RxXferCount = 0U;
 800c21a:	68fb      	ldr	r3, [r7, #12]
 800c21c:	2200      	movs	r2, #0
 800c21e:	87da      	strh	r2, [r3, #62]	; 0x3e
  hspi->TxISR       = NULL;
 800c220:	68fb      	ldr	r3, [r7, #12]
 800c222:	2200      	movs	r2, #0
 800c224:	645a      	str	r2, [r3, #68]	; 0x44
  hspi->RxISR       = NULL;
 800c226:	68fb      	ldr	r3, [r7, #12]
 800c228:	2200      	movs	r2, #0
 800c22a:	641a      	str	r2, [r3, #64]	; 0x40

  /* Configure communication direction : 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 800c22c:	68fb      	ldr	r3, [r7, #12]
 800c22e:	689b      	ldr	r3, [r3, #8]
 800c230:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 800c234:	d10f      	bne.n	800c256 <HAL_SPI_Transmit+0xc0>
  {
    /* Disable SPI Peripheral before set 1Line direction (BIDIOE bit) */
    __HAL_SPI_DISABLE(hspi);
 800c236:	68fb      	ldr	r3, [r7, #12]
 800c238:	681b      	ldr	r3, [r3, #0]
 800c23a:	681a      	ldr	r2, [r3, #0]
 800c23c:	68fb      	ldr	r3, [r7, #12]
 800c23e:	681b      	ldr	r3, [r3, #0]
 800c240:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 800c244:	601a      	str	r2, [r3, #0]
    SPI_1LINE_TX(hspi);
 800c246:	68fb      	ldr	r3, [r7, #12]
 800c248:	681b      	ldr	r3, [r3, #0]
 800c24a:	681a      	ldr	r2, [r3, #0]
 800c24c:	68fb      	ldr	r3, [r7, #12]
 800c24e:	681b      	ldr	r3, [r3, #0]
 800c250:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 800c254:	601a      	str	r2, [r3, #0]
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 800c256:	68fb      	ldr	r3, [r7, #12]
 800c258:	681b      	ldr	r3, [r3, #0]
 800c25a:	681b      	ldr	r3, [r3, #0]
 800c25c:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800c260:	2b40      	cmp	r3, #64	; 0x40
 800c262:	d007      	beq.n	800c274 <HAL_SPI_Transmit+0xde>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 800c264:	68fb      	ldr	r3, [r7, #12]
 800c266:	681b      	ldr	r3, [r3, #0]
 800c268:	681a      	ldr	r2, [r3, #0]
 800c26a:	68fb      	ldr	r3, [r7, #12]
 800c26c:	681b      	ldr	r3, [r3, #0]
 800c26e:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 800c272:	601a      	str	r2, [r3, #0]
  }

  /* Transmit data in 16 Bit mode */
  if (hspi->Init.DataSize == SPI_DATASIZE_16BIT)
 800c274:	68fb      	ldr	r3, [r7, #12]
 800c276:	68db      	ldr	r3, [r3, #12]
 800c278:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 800c27c:	d14b      	bne.n	800c316 <HAL_SPI_Transmit+0x180>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 800c27e:	68fb      	ldr	r3, [r7, #12]
 800c280:	685b      	ldr	r3, [r3, #4]
 800c282:	2b00      	cmp	r3, #0
 800c284:	d002      	beq.n	800c28c <HAL_SPI_Transmit+0xf6>
 800c286:	8afb      	ldrh	r3, [r7, #22]
 800c288:	2b01      	cmp	r3, #1
 800c28a:	d13e      	bne.n	800c30a <HAL_SPI_Transmit+0x174>
    {
      hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 800c28c:	68fb      	ldr	r3, [r7, #12]
 800c28e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800c290:	881a      	ldrh	r2, [r3, #0]
 800c292:	68fb      	ldr	r3, [r7, #12]
 800c294:	681b      	ldr	r3, [r3, #0]
 800c296:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 800c298:	68fb      	ldr	r3, [r7, #12]
 800c29a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800c29c:	1c9a      	adds	r2, r3, #2
 800c29e:	68fb      	ldr	r3, [r7, #12]
 800c2a0:	631a      	str	r2, [r3, #48]	; 0x30
      hspi->TxXferCount--;
 800c2a2:	68fb      	ldr	r3, [r7, #12]
 800c2a4:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 800c2a6:	b29b      	uxth	r3, r3
 800c2a8:	3b01      	subs	r3, #1
 800c2aa:	b29a      	uxth	r2, r3
 800c2ac:	68fb      	ldr	r3, [r7, #12]
 800c2ae:	86da      	strh	r2, [r3, #54]	; 0x36
    }
    /* Transmit data in 16 Bit mode */
    while (hspi->TxXferCount > 0U)
 800c2b0:	e02b      	b.n	800c30a <HAL_SPI_Transmit+0x174>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 800c2b2:	68fb      	ldr	r3, [r7, #12]
 800c2b4:	681b      	ldr	r3, [r3, #0]
 800c2b6:	689b      	ldr	r3, [r3, #8]
 800c2b8:	f003 0302 	and.w	r3, r3, #2
 800c2bc:	2b02      	cmp	r3, #2
 800c2be:	d112      	bne.n	800c2e6 <HAL_SPI_Transmit+0x150>
      {
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 800c2c0:	68fb      	ldr	r3, [r7, #12]
 800c2c2:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800c2c4:	881a      	ldrh	r2, [r3, #0]
 800c2c6:	68fb      	ldr	r3, [r7, #12]
 800c2c8:	681b      	ldr	r3, [r3, #0]
 800c2ca:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 800c2cc:	68fb      	ldr	r3, [r7, #12]
 800c2ce:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800c2d0:	1c9a      	adds	r2, r3, #2
 800c2d2:	68fb      	ldr	r3, [r7, #12]
 800c2d4:	631a      	str	r2, [r3, #48]	; 0x30
        hspi->TxXferCount--;
 800c2d6:	68fb      	ldr	r3, [r7, #12]
 800c2d8:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 800c2da:	b29b      	uxth	r3, r3
 800c2dc:	3b01      	subs	r3, #1
 800c2de:	b29a      	uxth	r2, r3
 800c2e0:	68fb      	ldr	r3, [r7, #12]
 800c2e2:	86da      	strh	r2, [r3, #54]	; 0x36
 800c2e4:	e011      	b.n	800c30a <HAL_SPI_Transmit+0x174>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 800c2e6:	f7fd fdeb 	bl	8009ec0 <HAL_GetTick>
 800c2ea:	4602      	mov	r2, r0
 800c2ec:	69bb      	ldr	r3, [r7, #24]
 800c2ee:	1ad3      	subs	r3, r2, r3
 800c2f0:	683a      	ldr	r2, [r7, #0]
 800c2f2:	429a      	cmp	r2, r3
 800c2f4:	d803      	bhi.n	800c2fe <HAL_SPI_Transmit+0x168>
 800c2f6:	683b      	ldr	r3, [r7, #0]
 800c2f8:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 800c2fc:	d102      	bne.n	800c304 <HAL_SPI_Transmit+0x16e>
 800c2fe:	683b      	ldr	r3, [r7, #0]
 800c300:	2b00      	cmp	r3, #0
 800c302:	d102      	bne.n	800c30a <HAL_SPI_Transmit+0x174>
        {
          errorcode = HAL_TIMEOUT;
 800c304:	2303      	movs	r3, #3
 800c306:	77fb      	strb	r3, [r7, #31]
          goto error;
 800c308:	e074      	b.n	800c3f4 <HAL_SPI_Transmit+0x25e>
    while (hspi->TxXferCount > 0U)
 800c30a:	68fb      	ldr	r3, [r7, #12]
 800c30c:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 800c30e:	b29b      	uxth	r3, r3
 800c310:	2b00      	cmp	r3, #0
 800c312:	d1ce      	bne.n	800c2b2 <HAL_SPI_Transmit+0x11c>
 800c314:	e04c      	b.n	800c3b0 <HAL_SPI_Transmit+0x21a>
    }
  }
  /* Transmit data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 800c316:	68fb      	ldr	r3, [r7, #12]
 800c318:	685b      	ldr	r3, [r3, #4]
 800c31a:	2b00      	cmp	r3, #0
 800c31c:	d002      	beq.n	800c324 <HAL_SPI_Transmit+0x18e>
 800c31e:	8afb      	ldrh	r3, [r7, #22]
 800c320:	2b01      	cmp	r3, #1
 800c322:	d140      	bne.n	800c3a6 <HAL_SPI_Transmit+0x210>
    {
      *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 800c324:	68fb      	ldr	r3, [r7, #12]
 800c326:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 800c328:	68fb      	ldr	r3, [r7, #12]
 800c32a:	681b      	ldr	r3, [r3, #0]
 800c32c:	330c      	adds	r3, #12
 800c32e:	7812      	ldrb	r2, [r2, #0]
 800c330:	701a      	strb	r2, [r3, #0]
      hspi->pTxBuffPtr += sizeof(uint8_t);
 800c332:	68fb      	ldr	r3, [r7, #12]
 800c334:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800c336:	1c5a      	adds	r2, r3, #1
 800c338:	68fb      	ldr	r3, [r7, #12]
 800c33a:	631a      	str	r2, [r3, #48]	; 0x30
      hspi->TxXferCount--;
 800c33c:	68fb      	ldr	r3, [r7, #12]
 800c33e:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 800c340:	b29b      	uxth	r3, r3
 800c342:	3b01      	subs	r3, #1
 800c344:	b29a      	uxth	r2, r3
 800c346:	68fb      	ldr	r3, [r7, #12]
 800c348:	86da      	strh	r2, [r3, #54]	; 0x36
    }
    while (hspi->TxXferCount > 0U)
 800c34a:	e02c      	b.n	800c3a6 <HAL_SPI_Transmit+0x210>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 800c34c:	68fb      	ldr	r3, [r7, #12]
 800c34e:	681b      	ldr	r3, [r3, #0]
 800c350:	689b      	ldr	r3, [r3, #8]
 800c352:	f003 0302 	and.w	r3, r3, #2
 800c356:	2b02      	cmp	r3, #2
 800c358:	d113      	bne.n	800c382 <HAL_SPI_Transmit+0x1ec>
      {
        *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 800c35a:	68fb      	ldr	r3, [r7, #12]
 800c35c:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 800c35e:	68fb      	ldr	r3, [r7, #12]
 800c360:	681b      	ldr	r3, [r3, #0]
 800c362:	330c      	adds	r3, #12
 800c364:	7812      	ldrb	r2, [r2, #0]
 800c366:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr += sizeof(uint8_t);
 800c368:	68fb      	ldr	r3, [r7, #12]
 800c36a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800c36c:	1c5a      	adds	r2, r3, #1
 800c36e:	68fb      	ldr	r3, [r7, #12]
 800c370:	631a      	str	r2, [r3, #48]	; 0x30
        hspi->TxXferCount--;
 800c372:	68fb      	ldr	r3, [r7, #12]
 800c374:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 800c376:	b29b      	uxth	r3, r3
 800c378:	3b01      	subs	r3, #1
 800c37a:	b29a      	uxth	r2, r3
 800c37c:	68fb      	ldr	r3, [r7, #12]
 800c37e:	86da      	strh	r2, [r3, #54]	; 0x36
 800c380:	e011      	b.n	800c3a6 <HAL_SPI_Transmit+0x210>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 800c382:	f7fd fd9d 	bl	8009ec0 <HAL_GetTick>
 800c386:	4602      	mov	r2, r0
 800c388:	69bb      	ldr	r3, [r7, #24]
 800c38a:	1ad3      	subs	r3, r2, r3
 800c38c:	683a      	ldr	r2, [r7, #0]
 800c38e:	429a      	cmp	r2, r3
 800c390:	d803      	bhi.n	800c39a <HAL_SPI_Transmit+0x204>
 800c392:	683b      	ldr	r3, [r7, #0]
 800c394:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 800c398:	d102      	bne.n	800c3a0 <HAL_SPI_Transmit+0x20a>
 800c39a:	683b      	ldr	r3, [r7, #0]
 800c39c:	2b00      	cmp	r3, #0
 800c39e:	d102      	bne.n	800c3a6 <HAL_SPI_Transmit+0x210>
        {
          errorcode = HAL_TIMEOUT;
 800c3a0:	2303      	movs	r3, #3
 800c3a2:	77fb      	strb	r3, [r7, #31]
          goto error;
 800c3a4:	e026      	b.n	800c3f4 <HAL_SPI_Transmit+0x25e>
    while (hspi->TxXferCount > 0U)
 800c3a6:	68fb      	ldr	r3, [r7, #12]
 800c3a8:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 800c3aa:	b29b      	uxth	r3, r3
 800c3ac:	2b00      	cmp	r3, #0
 800c3ae:	d1cd      	bne.n	800c34c <HAL_SPI_Transmit+0x1b6>
    SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 800c3b0:	69ba      	ldr	r2, [r7, #24]
 800c3b2:	6839      	ldr	r1, [r7, #0]
 800c3b4:	68f8      	ldr	r0, [r7, #12]
 800c3b6:	f000 fb13 	bl	800c9e0 <SPI_EndRxTxTransaction>
 800c3ba:	4603      	mov	r3, r0
 800c3bc:	2b00      	cmp	r3, #0
 800c3be:	d002      	beq.n	800c3c6 <HAL_SPI_Transmit+0x230>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 800c3c0:	68fb      	ldr	r3, [r7, #12]
 800c3c2:	2220      	movs	r2, #32
 800c3c4:	655a      	str	r2, [r3, #84]	; 0x54
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 800c3c6:	68fb      	ldr	r3, [r7, #12]
 800c3c8:	689b      	ldr	r3, [r3, #8]
 800c3ca:	2b00      	cmp	r3, #0
 800c3cc:	d10a      	bne.n	800c3e4 <HAL_SPI_Transmit+0x24e>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 800c3ce:	2300      	movs	r3, #0
 800c3d0:	613b      	str	r3, [r7, #16]
 800c3d2:	68fb      	ldr	r3, [r7, #12]
 800c3d4:	681b      	ldr	r3, [r3, #0]
 800c3d6:	68db      	ldr	r3, [r3, #12]
 800c3d8:	613b      	str	r3, [r7, #16]
 800c3da:	68fb      	ldr	r3, [r7, #12]
 800c3dc:	681b      	ldr	r3, [r3, #0]
 800c3de:	689b      	ldr	r3, [r3, #8]
 800c3e0:	613b      	str	r3, [r7, #16]
 800c3e2:	693b      	ldr	r3, [r7, #16]
  }

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 800c3e4:	68fb      	ldr	r3, [r7, #12]
 800c3e6:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800c3e8:	2b00      	cmp	r3, #0
 800c3ea:	d002      	beq.n	800c3f2 <HAL_SPI_Transmit+0x25c>
  {
    errorcode = HAL_ERROR;
 800c3ec:	2301      	movs	r3, #1
 800c3ee:	77fb      	strb	r3, [r7, #31]
 800c3f0:	e000      	b.n	800c3f4 <HAL_SPI_Transmit+0x25e>
  }

error:
 800c3f2:	bf00      	nop
  hspi->State = HAL_SPI_STATE_READY;
 800c3f4:	68fb      	ldr	r3, [r7, #12]
 800c3f6:	2201      	movs	r2, #1
 800c3f8:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  /* Process Unlocked */
  __HAL_UNLOCK(hspi);
 800c3fc:	68fb      	ldr	r3, [r7, #12]
 800c3fe:	2200      	movs	r2, #0
 800c400:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
  return errorcode;
 800c404:	7ffb      	ldrb	r3, [r7, #31]
}
 800c406:	4618      	mov	r0, r3
 800c408:	3720      	adds	r7, #32
 800c40a:	46bd      	mov	sp, r7
 800c40c:	bd80      	pop	{r7, pc}
	...

0800c410 <HAL_SPI_Transmit_DMA>:
  * @param  pData pointer to data buffer
  * @param  Size amount of data to be sent
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Transmit_DMA(SPI_HandleTypeDef *hspi, uint8_t *pData, uint16_t Size)
{
 800c410:	b580      	push	{r7, lr}
 800c412:	b086      	sub	sp, #24
 800c414:	af00      	add	r7, sp, #0
 800c416:	60f8      	str	r0, [r7, #12]
 800c418:	60b9      	str	r1, [r7, #8]
 800c41a:	4613      	mov	r3, r2
 800c41c:	80fb      	strh	r3, [r7, #6]
  HAL_StatusTypeDef errorcode = HAL_OK;
 800c41e:	2300      	movs	r3, #0
 800c420:	75fb      	strb	r3, [r7, #23]

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES_OR_1LINE(hspi->Init.Direction));

  /* Process Locked */
  __HAL_LOCK(hspi);
 800c422:	68fb      	ldr	r3, [r7, #12]
 800c424:	f893 3050 	ldrb.w	r3, [r3, #80]	; 0x50
 800c428:	2b01      	cmp	r3, #1
 800c42a:	d101      	bne.n	800c430 <HAL_SPI_Transmit_DMA+0x20>
 800c42c:	2302      	movs	r3, #2
 800c42e:	e09b      	b.n	800c568 <HAL_SPI_Transmit_DMA+0x158>
 800c430:	68fb      	ldr	r3, [r7, #12]
 800c432:	2201      	movs	r2, #1
 800c434:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

  if (hspi->State != HAL_SPI_STATE_READY)
 800c438:	68fb      	ldr	r3, [r7, #12]
 800c43a:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 800c43e:	b2db      	uxtb	r3, r3
 800c440:	2b01      	cmp	r3, #1
 800c442:	d002      	beq.n	800c44a <HAL_SPI_Transmit_DMA+0x3a>
  {
    errorcode = HAL_BUSY;
 800c444:	2302      	movs	r3, #2
 800c446:	75fb      	strb	r3, [r7, #23]
    goto error;
 800c448:	e089      	b.n	800c55e <HAL_SPI_Transmit_DMA+0x14e>
  }

  if ((pData == NULL) || (Size == 0U))
 800c44a:	68bb      	ldr	r3, [r7, #8]
 800c44c:	2b00      	cmp	r3, #0
 800c44e:	d002      	beq.n	800c456 <HAL_SPI_Transmit_DMA+0x46>
 800c450:	88fb      	ldrh	r3, [r7, #6]
 800c452:	2b00      	cmp	r3, #0
 800c454:	d102      	bne.n	800c45c <HAL_SPI_Transmit_DMA+0x4c>
  {
    errorcode = HAL_ERROR;
 800c456:	2301      	movs	r3, #1
 800c458:	75fb      	strb	r3, [r7, #23]
    goto error;
 800c45a:	e080      	b.n	800c55e <HAL_SPI_Transmit_DMA+0x14e>
  }

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_TX;
 800c45c:	68fb      	ldr	r3, [r7, #12]
 800c45e:	2203      	movs	r2, #3
 800c460:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 800c464:	68fb      	ldr	r3, [r7, #12]
 800c466:	2200      	movs	r2, #0
 800c468:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->pTxBuffPtr  = (uint8_t *)pData;
 800c46a:	68fb      	ldr	r3, [r7, #12]
 800c46c:	68ba      	ldr	r2, [r7, #8]
 800c46e:	631a      	str	r2, [r3, #48]	; 0x30
  hspi->TxXferSize  = Size;
 800c470:	68fb      	ldr	r3, [r7, #12]
 800c472:	88fa      	ldrh	r2, [r7, #6]
 800c474:	869a      	strh	r2, [r3, #52]	; 0x34
  hspi->TxXferCount = Size;
 800c476:	68fb      	ldr	r3, [r7, #12]
 800c478:	88fa      	ldrh	r2, [r7, #6]
 800c47a:	86da      	strh	r2, [r3, #54]	; 0x36

  /* Init field not used in handle to zero */
  hspi->pRxBuffPtr  = (uint8_t *)NULL;
 800c47c:	68fb      	ldr	r3, [r7, #12]
 800c47e:	2200      	movs	r2, #0
 800c480:	639a      	str	r2, [r3, #56]	; 0x38
  hspi->TxISR       = NULL;
 800c482:	68fb      	ldr	r3, [r7, #12]
 800c484:	2200      	movs	r2, #0
 800c486:	645a      	str	r2, [r3, #68]	; 0x44
  hspi->RxISR       = NULL;
 800c488:	68fb      	ldr	r3, [r7, #12]
 800c48a:	2200      	movs	r2, #0
 800c48c:	641a      	str	r2, [r3, #64]	; 0x40
  hspi->RxXferSize  = 0U;
 800c48e:	68fb      	ldr	r3, [r7, #12]
 800c490:	2200      	movs	r2, #0
 800c492:	879a      	strh	r2, [r3, #60]	; 0x3c
  hspi->RxXferCount = 0U;
 800c494:	68fb      	ldr	r3, [r7, #12]
 800c496:	2200      	movs	r2, #0
 800c498:	87da      	strh	r2, [r3, #62]	; 0x3e

  /* Configure communication direction : 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 800c49a:	68fb      	ldr	r3, [r7, #12]
 800c49c:	689b      	ldr	r3, [r3, #8]
 800c49e:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 800c4a2:	d10f      	bne.n	800c4c4 <HAL_SPI_Transmit_DMA+0xb4>
  {
    /* Disable SPI Peripheral before set 1Line direction (BIDIOE bit) */
    __HAL_SPI_DISABLE(hspi);
 800c4a4:	68fb      	ldr	r3, [r7, #12]
 800c4a6:	681b      	ldr	r3, [r3, #0]
 800c4a8:	681a      	ldr	r2, [r3, #0]
 800c4aa:	68fb      	ldr	r3, [r7, #12]
 800c4ac:	681b      	ldr	r3, [r3, #0]
 800c4ae:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 800c4b2:	601a      	str	r2, [r3, #0]
    SPI_1LINE_TX(hspi);
 800c4b4:	68fb      	ldr	r3, [r7, #12]
 800c4b6:	681b      	ldr	r3, [r3, #0]
 800c4b8:	681a      	ldr	r2, [r3, #0]
 800c4ba:	68fb      	ldr	r3, [r7, #12]
 800c4bc:	681b      	ldr	r3, [r3, #0]
 800c4be:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 800c4c2:	601a      	str	r2, [r3, #0]
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Set the SPI TxDMA Half transfer complete callback */
  hspi->hdmatx->XferHalfCpltCallback = SPI_DMAHalfTransmitCplt;
 800c4c4:	68fb      	ldr	r3, [r7, #12]
 800c4c6:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800c4c8:	4a29      	ldr	r2, [pc, #164]	; (800c570 <HAL_SPI_Transmit_DMA+0x160>)
 800c4ca:	641a      	str	r2, [r3, #64]	; 0x40

  /* Set the SPI TxDMA transfer complete callback */
  hspi->hdmatx->XferCpltCallback = SPI_DMATransmitCplt;
 800c4cc:	68fb      	ldr	r3, [r7, #12]
 800c4ce:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800c4d0:	4a28      	ldr	r2, [pc, #160]	; (800c574 <HAL_SPI_Transmit_DMA+0x164>)
 800c4d2:	63da      	str	r2, [r3, #60]	; 0x3c

  /* Set the DMA error callback */
  hspi->hdmatx->XferErrorCallback = SPI_DMAError;
 800c4d4:	68fb      	ldr	r3, [r7, #12]
 800c4d6:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800c4d8:	4a27      	ldr	r2, [pc, #156]	; (800c578 <HAL_SPI_Transmit_DMA+0x168>)
 800c4da:	64da      	str	r2, [r3, #76]	; 0x4c

  /* Set the DMA AbortCpltCallback */
  hspi->hdmatx->XferAbortCallback = NULL;
 800c4dc:	68fb      	ldr	r3, [r7, #12]
 800c4de:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800c4e0:	2200      	movs	r2, #0
 800c4e2:	651a      	str	r2, [r3, #80]	; 0x50

  /* Enable the Tx DMA Stream/Channel */
  if (HAL_OK != HAL_DMA_Start_IT(hspi->hdmatx, (uint32_t)hspi->pTxBuffPtr, (uint32_t)&hspi->Instance->DR,
 800c4e4:	68fb      	ldr	r3, [r7, #12]
 800c4e6:	6c98      	ldr	r0, [r3, #72]	; 0x48
 800c4e8:	68fb      	ldr	r3, [r7, #12]
 800c4ea:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800c4ec:	4619      	mov	r1, r3
 800c4ee:	68fb      	ldr	r3, [r7, #12]
 800c4f0:	681b      	ldr	r3, [r3, #0]
 800c4f2:	330c      	adds	r3, #12
 800c4f4:	461a      	mov	r2, r3
                                 hspi->TxXferCount))
 800c4f6:	68fb      	ldr	r3, [r7, #12]
 800c4f8:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 800c4fa:	b29b      	uxth	r3, r3
  if (HAL_OK != HAL_DMA_Start_IT(hspi->hdmatx, (uint32_t)hspi->pTxBuffPtr, (uint32_t)&hspi->Instance->DR,
 800c4fc:	f7fd fea0 	bl	800a240 <HAL_DMA_Start_IT>
 800c500:	4603      	mov	r3, r0
 800c502:	2b00      	cmp	r3, #0
 800c504:	d00c      	beq.n	800c520 <HAL_SPI_Transmit_DMA+0x110>
  {
    /* Update SPI error code */
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_DMA);
 800c506:	68fb      	ldr	r3, [r7, #12]
 800c508:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800c50a:	f043 0210 	orr.w	r2, r3, #16
 800c50e:	68fb      	ldr	r3, [r7, #12]
 800c510:	655a      	str	r2, [r3, #84]	; 0x54
    errorcode = HAL_ERROR;
 800c512:	2301      	movs	r3, #1
 800c514:	75fb      	strb	r3, [r7, #23]

    hspi->State = HAL_SPI_STATE_READY;
 800c516:	68fb      	ldr	r3, [r7, #12]
 800c518:	2201      	movs	r2, #1
 800c51a:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
    goto error;
 800c51e:	e01e      	b.n	800c55e <HAL_SPI_Transmit_DMA+0x14e>
  }

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 800c520:	68fb      	ldr	r3, [r7, #12]
 800c522:	681b      	ldr	r3, [r3, #0]
 800c524:	681b      	ldr	r3, [r3, #0]
 800c526:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800c52a:	2b40      	cmp	r3, #64	; 0x40
 800c52c:	d007      	beq.n	800c53e <HAL_SPI_Transmit_DMA+0x12e>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 800c52e:	68fb      	ldr	r3, [r7, #12]
 800c530:	681b      	ldr	r3, [r3, #0]
 800c532:	681a      	ldr	r2, [r3, #0]
 800c534:	68fb      	ldr	r3, [r7, #12]
 800c536:	681b      	ldr	r3, [r3, #0]
 800c538:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 800c53c:	601a      	str	r2, [r3, #0]
  }

  /* Enable the SPI Error Interrupt Bit */
  __HAL_SPI_ENABLE_IT(hspi, (SPI_IT_ERR));
 800c53e:	68fb      	ldr	r3, [r7, #12]
 800c540:	681b      	ldr	r3, [r3, #0]
 800c542:	685a      	ldr	r2, [r3, #4]
 800c544:	68fb      	ldr	r3, [r7, #12]
 800c546:	681b      	ldr	r3, [r3, #0]
 800c548:	f042 0220 	orr.w	r2, r2, #32
 800c54c:	605a      	str	r2, [r3, #4]

  /* Enable Tx DMA Request */
  SET_BIT(hspi->Instance->CR2, SPI_CR2_TXDMAEN);
 800c54e:	68fb      	ldr	r3, [r7, #12]
 800c550:	681b      	ldr	r3, [r3, #0]
 800c552:	685a      	ldr	r2, [r3, #4]
 800c554:	68fb      	ldr	r3, [r7, #12]
 800c556:	681b      	ldr	r3, [r3, #0]
 800c558:	f042 0202 	orr.w	r2, r2, #2
 800c55c:	605a      	str	r2, [r3, #4]

error :
  /* Process Unlocked */
  __HAL_UNLOCK(hspi);
 800c55e:	68fb      	ldr	r3, [r7, #12]
 800c560:	2200      	movs	r2, #0
 800c562:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
  return errorcode;
 800c566:	7dfb      	ldrb	r3, [r7, #23]
}
 800c568:	4618      	mov	r0, r3
 800c56a:	3718      	adds	r7, #24
 800c56c:	46bd      	mov	sp, r7
 800c56e:	bd80      	pop	{r7, pc}
 800c570:	0800c84d 	.word	0x0800c84d
 800c574:	0800c7a5 	.word	0x0800c7a5
 800c578:	0800c869 	.word	0x0800c869

0800c57c <HAL_SPI_IRQHandler>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for the specified SPI module.
  * @retval None
  */
void HAL_SPI_IRQHandler(SPI_HandleTypeDef *hspi)
{
 800c57c:	b580      	push	{r7, lr}
 800c57e:	b088      	sub	sp, #32
 800c580:	af00      	add	r7, sp, #0
 800c582:	6078      	str	r0, [r7, #4]
  uint32_t itsource = hspi->Instance->CR2;
 800c584:	687b      	ldr	r3, [r7, #4]
 800c586:	681b      	ldr	r3, [r3, #0]
 800c588:	685b      	ldr	r3, [r3, #4]
 800c58a:	61fb      	str	r3, [r7, #28]
  uint32_t itflag   = hspi->Instance->SR;
 800c58c:	687b      	ldr	r3, [r7, #4]
 800c58e:	681b      	ldr	r3, [r3, #0]
 800c590:	689b      	ldr	r3, [r3, #8]
 800c592:	61bb      	str	r3, [r7, #24]

  /* SPI in mode Receiver ----------------------------------------------------*/
  if ((SPI_CHECK_FLAG(itflag, SPI_FLAG_OVR) == RESET) &&
 800c594:	69bb      	ldr	r3, [r7, #24]
 800c596:	099b      	lsrs	r3, r3, #6
 800c598:	f003 0301 	and.w	r3, r3, #1
 800c59c:	2b00      	cmp	r3, #0
 800c59e:	d10f      	bne.n	800c5c0 <HAL_SPI_IRQHandler+0x44>
      (SPI_CHECK_FLAG(itflag, SPI_FLAG_RXNE) != RESET) && (SPI_CHECK_IT_SOURCE(itsource, SPI_IT_RXNE) != RESET))
 800c5a0:	69bb      	ldr	r3, [r7, #24]
 800c5a2:	f003 0301 	and.w	r3, r3, #1
  if ((SPI_CHECK_FLAG(itflag, SPI_FLAG_OVR) == RESET) &&
 800c5a6:	2b00      	cmp	r3, #0
 800c5a8:	d00a      	beq.n	800c5c0 <HAL_SPI_IRQHandler+0x44>
      (SPI_CHECK_FLAG(itflag, SPI_FLAG_RXNE) != RESET) && (SPI_CHECK_IT_SOURCE(itsource, SPI_IT_RXNE) != RESET))
 800c5aa:	69fb      	ldr	r3, [r7, #28]
 800c5ac:	099b      	lsrs	r3, r3, #6
 800c5ae:	f003 0301 	and.w	r3, r3, #1
 800c5b2:	2b00      	cmp	r3, #0
 800c5b4:	d004      	beq.n	800c5c0 <HAL_SPI_IRQHandler+0x44>
  {
    hspi->RxISR(hspi);
 800c5b6:	687b      	ldr	r3, [r7, #4]
 800c5b8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800c5ba:	6878      	ldr	r0, [r7, #4]
 800c5bc:	4798      	blx	r3
    return;
 800c5be:	e0d7      	b.n	800c770 <HAL_SPI_IRQHandler+0x1f4>
  }

  /* SPI in mode Transmitter -------------------------------------------------*/
  if ((SPI_CHECK_FLAG(itflag, SPI_FLAG_TXE) != RESET) && (SPI_CHECK_IT_SOURCE(itsource, SPI_IT_TXE) != RESET))
 800c5c0:	69bb      	ldr	r3, [r7, #24]
 800c5c2:	085b      	lsrs	r3, r3, #1
 800c5c4:	f003 0301 	and.w	r3, r3, #1
 800c5c8:	2b00      	cmp	r3, #0
 800c5ca:	d00a      	beq.n	800c5e2 <HAL_SPI_IRQHandler+0x66>
 800c5cc:	69fb      	ldr	r3, [r7, #28]
 800c5ce:	09db      	lsrs	r3, r3, #7
 800c5d0:	f003 0301 	and.w	r3, r3, #1
 800c5d4:	2b00      	cmp	r3, #0
 800c5d6:	d004      	beq.n	800c5e2 <HAL_SPI_IRQHandler+0x66>
  {
    hspi->TxISR(hspi);
 800c5d8:	687b      	ldr	r3, [r7, #4]
 800c5da:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800c5dc:	6878      	ldr	r0, [r7, #4]
 800c5de:	4798      	blx	r3
    return;
 800c5e0:	e0c6      	b.n	800c770 <HAL_SPI_IRQHandler+0x1f4>
  }

  /* SPI in Error Treatment --------------------------------------------------*/
  if (((SPI_CHECK_FLAG(itflag, SPI_FLAG_MODF) != RESET) || (SPI_CHECK_FLAG(itflag, SPI_FLAG_OVR) != RESET)
 800c5e2:	69bb      	ldr	r3, [r7, #24]
 800c5e4:	095b      	lsrs	r3, r3, #5
 800c5e6:	f003 0301 	and.w	r3, r3, #1
 800c5ea:	2b00      	cmp	r3, #0
 800c5ec:	d10c      	bne.n	800c608 <HAL_SPI_IRQHandler+0x8c>
 800c5ee:	69bb      	ldr	r3, [r7, #24]
 800c5f0:	099b      	lsrs	r3, r3, #6
 800c5f2:	f003 0301 	and.w	r3, r3, #1
 800c5f6:	2b00      	cmp	r3, #0
 800c5f8:	d106      	bne.n	800c608 <HAL_SPI_IRQHandler+0x8c>
       || (SPI_CHECK_FLAG(itflag, SPI_FLAG_FRE) != RESET)) && (SPI_CHECK_IT_SOURCE(itsource, SPI_IT_ERR) != RESET))
 800c5fa:	69bb      	ldr	r3, [r7, #24]
 800c5fc:	0a1b      	lsrs	r3, r3, #8
 800c5fe:	f003 0301 	and.w	r3, r3, #1
 800c602:	2b00      	cmp	r3, #0
 800c604:	f000 80b4 	beq.w	800c770 <HAL_SPI_IRQHandler+0x1f4>
 800c608:	69fb      	ldr	r3, [r7, #28]
 800c60a:	095b      	lsrs	r3, r3, #5
 800c60c:	f003 0301 	and.w	r3, r3, #1
 800c610:	2b00      	cmp	r3, #0
 800c612:	f000 80ad 	beq.w	800c770 <HAL_SPI_IRQHandler+0x1f4>
  {
    /* SPI Overrun error interrupt occurred ----------------------------------*/
    if (SPI_CHECK_FLAG(itflag, SPI_FLAG_OVR) != RESET)
 800c616:	69bb      	ldr	r3, [r7, #24]
 800c618:	099b      	lsrs	r3, r3, #6
 800c61a:	f003 0301 	and.w	r3, r3, #1
 800c61e:	2b00      	cmp	r3, #0
 800c620:	d023      	beq.n	800c66a <HAL_SPI_IRQHandler+0xee>
    {
      if (hspi->State != HAL_SPI_STATE_BUSY_TX)
 800c622:	687b      	ldr	r3, [r7, #4]
 800c624:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 800c628:	b2db      	uxtb	r3, r3
 800c62a:	2b03      	cmp	r3, #3
 800c62c:	d011      	beq.n	800c652 <HAL_SPI_IRQHandler+0xd6>
      {
        SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_OVR);
 800c62e:	687b      	ldr	r3, [r7, #4]
 800c630:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800c632:	f043 0204 	orr.w	r2, r3, #4
 800c636:	687b      	ldr	r3, [r7, #4]
 800c638:	655a      	str	r2, [r3, #84]	; 0x54
        __HAL_SPI_CLEAR_OVRFLAG(hspi);
 800c63a:	2300      	movs	r3, #0
 800c63c:	617b      	str	r3, [r7, #20]
 800c63e:	687b      	ldr	r3, [r7, #4]
 800c640:	681b      	ldr	r3, [r3, #0]
 800c642:	68db      	ldr	r3, [r3, #12]
 800c644:	617b      	str	r3, [r7, #20]
 800c646:	687b      	ldr	r3, [r7, #4]
 800c648:	681b      	ldr	r3, [r3, #0]
 800c64a:	689b      	ldr	r3, [r3, #8]
 800c64c:	617b      	str	r3, [r7, #20]
 800c64e:	697b      	ldr	r3, [r7, #20]
 800c650:	e00b      	b.n	800c66a <HAL_SPI_IRQHandler+0xee>
      }
      else
      {
        __HAL_SPI_CLEAR_OVRFLAG(hspi);
 800c652:	2300      	movs	r3, #0
 800c654:	613b      	str	r3, [r7, #16]
 800c656:	687b      	ldr	r3, [r7, #4]
 800c658:	681b      	ldr	r3, [r3, #0]
 800c65a:	68db      	ldr	r3, [r3, #12]
 800c65c:	613b      	str	r3, [r7, #16]
 800c65e:	687b      	ldr	r3, [r7, #4]
 800c660:	681b      	ldr	r3, [r3, #0]
 800c662:	689b      	ldr	r3, [r3, #8]
 800c664:	613b      	str	r3, [r7, #16]
 800c666:	693b      	ldr	r3, [r7, #16]
        return;
 800c668:	e082      	b.n	800c770 <HAL_SPI_IRQHandler+0x1f4>
      }
    }

    /* SPI Mode Fault error interrupt occurred -------------------------------*/
    if (SPI_CHECK_FLAG(itflag, SPI_FLAG_MODF) != RESET)
 800c66a:	69bb      	ldr	r3, [r7, #24]
 800c66c:	095b      	lsrs	r3, r3, #5
 800c66e:	f003 0301 	and.w	r3, r3, #1
 800c672:	2b00      	cmp	r3, #0
 800c674:	d014      	beq.n	800c6a0 <HAL_SPI_IRQHandler+0x124>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_MODF);
 800c676:	687b      	ldr	r3, [r7, #4]
 800c678:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800c67a:	f043 0201 	orr.w	r2, r3, #1
 800c67e:	687b      	ldr	r3, [r7, #4]
 800c680:	655a      	str	r2, [r3, #84]	; 0x54
      __HAL_SPI_CLEAR_MODFFLAG(hspi);
 800c682:	2300      	movs	r3, #0
 800c684:	60fb      	str	r3, [r7, #12]
 800c686:	687b      	ldr	r3, [r7, #4]
 800c688:	681b      	ldr	r3, [r3, #0]
 800c68a:	689b      	ldr	r3, [r3, #8]
 800c68c:	60fb      	str	r3, [r7, #12]
 800c68e:	687b      	ldr	r3, [r7, #4]
 800c690:	681b      	ldr	r3, [r3, #0]
 800c692:	681a      	ldr	r2, [r3, #0]
 800c694:	687b      	ldr	r3, [r7, #4]
 800c696:	681b      	ldr	r3, [r3, #0]
 800c698:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 800c69c:	601a      	str	r2, [r3, #0]
 800c69e:	68fb      	ldr	r3, [r7, #12]
    }

    /* SPI Frame error interrupt occurred ------------------------------------*/
    if (SPI_CHECK_FLAG(itflag, SPI_FLAG_FRE) != RESET)
 800c6a0:	69bb      	ldr	r3, [r7, #24]
 800c6a2:	0a1b      	lsrs	r3, r3, #8
 800c6a4:	f003 0301 	and.w	r3, r3, #1
 800c6a8:	2b00      	cmp	r3, #0
 800c6aa:	d00c      	beq.n	800c6c6 <HAL_SPI_IRQHandler+0x14a>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FRE);
 800c6ac:	687b      	ldr	r3, [r7, #4]
 800c6ae:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800c6b0:	f043 0208 	orr.w	r2, r3, #8
 800c6b4:	687b      	ldr	r3, [r7, #4]
 800c6b6:	655a      	str	r2, [r3, #84]	; 0x54
      __HAL_SPI_CLEAR_FREFLAG(hspi);
 800c6b8:	2300      	movs	r3, #0
 800c6ba:	60bb      	str	r3, [r7, #8]
 800c6bc:	687b      	ldr	r3, [r7, #4]
 800c6be:	681b      	ldr	r3, [r3, #0]
 800c6c0:	689b      	ldr	r3, [r3, #8]
 800c6c2:	60bb      	str	r3, [r7, #8]
 800c6c4:	68bb      	ldr	r3, [r7, #8]
    }

    if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 800c6c6:	687b      	ldr	r3, [r7, #4]
 800c6c8:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800c6ca:	2b00      	cmp	r3, #0
 800c6cc:	d04f      	beq.n	800c76e <HAL_SPI_IRQHandler+0x1f2>
    {
      /* Disable all interrupts */
      __HAL_SPI_DISABLE_IT(hspi, SPI_IT_RXNE | SPI_IT_TXE | SPI_IT_ERR);
 800c6ce:	687b      	ldr	r3, [r7, #4]
 800c6d0:	681b      	ldr	r3, [r3, #0]
 800c6d2:	685a      	ldr	r2, [r3, #4]
 800c6d4:	687b      	ldr	r3, [r7, #4]
 800c6d6:	681b      	ldr	r3, [r3, #0]
 800c6d8:	f022 02e0 	bic.w	r2, r2, #224	; 0xe0
 800c6dc:	605a      	str	r2, [r3, #4]

      hspi->State = HAL_SPI_STATE_READY;
 800c6de:	687b      	ldr	r3, [r7, #4]
 800c6e0:	2201      	movs	r2, #1
 800c6e2:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
      /* Disable the SPI DMA requests if enabled */
      if ((HAL_IS_BIT_SET(itsource, SPI_CR2_TXDMAEN)) || (HAL_IS_BIT_SET(itsource, SPI_CR2_RXDMAEN)))
 800c6e6:	69fb      	ldr	r3, [r7, #28]
 800c6e8:	f003 0302 	and.w	r3, r3, #2
 800c6ec:	2b00      	cmp	r3, #0
 800c6ee:	d104      	bne.n	800c6fa <HAL_SPI_IRQHandler+0x17e>
 800c6f0:	69fb      	ldr	r3, [r7, #28]
 800c6f2:	f003 0301 	and.w	r3, r3, #1
 800c6f6:	2b00      	cmp	r3, #0
 800c6f8:	d034      	beq.n	800c764 <HAL_SPI_IRQHandler+0x1e8>
      {
        CLEAR_BIT(hspi->Instance->CR2, (SPI_CR2_TXDMAEN | SPI_CR2_RXDMAEN));
 800c6fa:	687b      	ldr	r3, [r7, #4]
 800c6fc:	681b      	ldr	r3, [r3, #0]
 800c6fe:	685a      	ldr	r2, [r3, #4]
 800c700:	687b      	ldr	r3, [r7, #4]
 800c702:	681b      	ldr	r3, [r3, #0]
 800c704:	f022 0203 	bic.w	r2, r2, #3
 800c708:	605a      	str	r2, [r3, #4]

        /* Abort the SPI DMA Rx channel */
        if (hspi->hdmarx != NULL)
 800c70a:	687b      	ldr	r3, [r7, #4]
 800c70c:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800c70e:	2b00      	cmp	r3, #0
 800c710:	d011      	beq.n	800c736 <HAL_SPI_IRQHandler+0x1ba>
        {
          /* Set the SPI DMA Abort callback :
          will lead to call HAL_SPI_ErrorCallback() at end of DMA abort procedure */
          hspi->hdmarx->XferAbortCallback = SPI_DMAAbortOnError;
 800c712:	687b      	ldr	r3, [r7, #4]
 800c714:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800c716:	4a18      	ldr	r2, [pc, #96]	; (800c778 <HAL_SPI_IRQHandler+0x1fc>)
 800c718:	651a      	str	r2, [r3, #80]	; 0x50
          if (HAL_OK != HAL_DMA_Abort_IT(hspi->hdmarx))
 800c71a:	687b      	ldr	r3, [r7, #4]
 800c71c:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800c71e:	4618      	mov	r0, r3
 800c720:	f7fd fe56 	bl	800a3d0 <HAL_DMA_Abort_IT>
 800c724:	4603      	mov	r3, r0
 800c726:	2b00      	cmp	r3, #0
 800c728:	d005      	beq.n	800c736 <HAL_SPI_IRQHandler+0x1ba>
          {
            SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_ABORT);
 800c72a:	687b      	ldr	r3, [r7, #4]
 800c72c:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800c72e:	f043 0240 	orr.w	r2, r3, #64	; 0x40
 800c732:	687b      	ldr	r3, [r7, #4]
 800c734:	655a      	str	r2, [r3, #84]	; 0x54
          }
        }
        /* Abort the SPI DMA Tx channel */
        if (hspi->hdmatx != NULL)
 800c736:	687b      	ldr	r3, [r7, #4]
 800c738:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800c73a:	2b00      	cmp	r3, #0
 800c73c:	d016      	beq.n	800c76c <HAL_SPI_IRQHandler+0x1f0>
        {
          /* Set the SPI DMA Abort callback :
          will lead to call HAL_SPI_ErrorCallback() at end of DMA abort procedure */
          hspi->hdmatx->XferAbortCallback = SPI_DMAAbortOnError;
 800c73e:	687b      	ldr	r3, [r7, #4]
 800c740:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800c742:	4a0d      	ldr	r2, [pc, #52]	; (800c778 <HAL_SPI_IRQHandler+0x1fc>)
 800c744:	651a      	str	r2, [r3, #80]	; 0x50
          if (HAL_OK != HAL_DMA_Abort_IT(hspi->hdmatx))
 800c746:	687b      	ldr	r3, [r7, #4]
 800c748:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800c74a:	4618      	mov	r0, r3
 800c74c:	f7fd fe40 	bl	800a3d0 <HAL_DMA_Abort_IT>
 800c750:	4603      	mov	r3, r0
 800c752:	2b00      	cmp	r3, #0
 800c754:	d00a      	beq.n	800c76c <HAL_SPI_IRQHandler+0x1f0>
          {
            SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_ABORT);
 800c756:	687b      	ldr	r3, [r7, #4]
 800c758:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800c75a:	f043 0240 	orr.w	r2, r3, #64	; 0x40
 800c75e:	687b      	ldr	r3, [r7, #4]
 800c760:	655a      	str	r2, [r3, #84]	; 0x54
        if (hspi->hdmatx != NULL)
 800c762:	e003      	b.n	800c76c <HAL_SPI_IRQHandler+0x1f0>
      {
        /* Call user error callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
        hspi->ErrorCallback(hspi);
#else
        HAL_SPI_ErrorCallback(hspi);
 800c764:	6878      	ldr	r0, [r7, #4]
 800c766:	f000 f813 	bl	800c790 <HAL_SPI_ErrorCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
      }
    }
    return;
 800c76a:	e000      	b.n	800c76e <HAL_SPI_IRQHandler+0x1f2>
        if (hspi->hdmatx != NULL)
 800c76c:	bf00      	nop
    return;
 800c76e:	bf00      	nop
  }
}
 800c770:	3720      	adds	r7, #32
 800c772:	46bd      	mov	sp, r7
 800c774:	bd80      	pop	{r7, pc}
 800c776:	bf00      	nop
 800c778:	0800c8a9 	.word	0x0800c8a9

0800c77c <HAL_SPI_TxHalfCpltCallback>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
__weak void HAL_SPI_TxHalfCpltCallback(SPI_HandleTypeDef *hspi)
{
 800c77c:	b480      	push	{r7}
 800c77e:	b083      	sub	sp, #12
 800c780:	af00      	add	r7, sp, #0
 800c782:	6078      	str	r0, [r7, #4]
  UNUSED(hspi);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_SPI_TxHalfCpltCallback should be implemented in the user file
   */
}
 800c784:	bf00      	nop
 800c786:	370c      	adds	r7, #12
 800c788:	46bd      	mov	sp, r7
 800c78a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c78e:	4770      	bx	lr

0800c790 <HAL_SPI_ErrorCallback>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
__weak void HAL_SPI_ErrorCallback(SPI_HandleTypeDef *hspi)
{
 800c790:	b480      	push	{r7}
 800c792:	b083      	sub	sp, #12
 800c794:	af00      	add	r7, sp, #0
 800c796:	6078      	str	r0, [r7, #4]
            the HAL_SPI_ErrorCallback should be implemented in the user file
   */
  /* NOTE : The ErrorCode parameter in the hspi handle is updated by the SPI processes
            and user can use HAL_SPI_GetError() API to check the latest error occurred
   */
}
 800c798:	bf00      	nop
 800c79a:	370c      	adds	r7, #12
 800c79c:	46bd      	mov	sp, r7
 800c79e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c7a2:	4770      	bx	lr

0800c7a4 <SPI_DMATransmitCplt>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void SPI_DMATransmitCplt(DMA_HandleTypeDef *hdma)
{
 800c7a4:	b580      	push	{r7, lr}
 800c7a6:	b086      	sub	sp, #24
 800c7a8:	af00      	add	r7, sp, #0
 800c7aa:	6078      	str	r0, [r7, #4]
  SPI_HandleTypeDef *hspi = (SPI_HandleTypeDef *)(((DMA_HandleTypeDef *)hdma)->Parent); /* Derogation MISRAC2012-Rule-11.5 */
 800c7ac:	687b      	ldr	r3, [r7, #4]
 800c7ae:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800c7b0:	617b      	str	r3, [r7, #20]
  uint32_t tickstart;

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 800c7b2:	f7fd fb85 	bl	8009ec0 <HAL_GetTick>
 800c7b6:	6138      	str	r0, [r7, #16]

  /* DMA Normal Mode */
  if ((hdma->Instance->CR & DMA_SxCR_CIRC) != DMA_SxCR_CIRC)
 800c7b8:	687b      	ldr	r3, [r7, #4]
 800c7ba:	681b      	ldr	r3, [r3, #0]
 800c7bc:	681b      	ldr	r3, [r3, #0]
 800c7be:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800c7c2:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 800c7c6:	d03b      	beq.n	800c840 <SPI_DMATransmitCplt+0x9c>
  {
    /* Disable ERR interrupt */
    __HAL_SPI_DISABLE_IT(hspi, SPI_IT_ERR);
 800c7c8:	697b      	ldr	r3, [r7, #20]
 800c7ca:	681b      	ldr	r3, [r3, #0]
 800c7cc:	685a      	ldr	r2, [r3, #4]
 800c7ce:	697b      	ldr	r3, [r7, #20]
 800c7d0:	681b      	ldr	r3, [r3, #0]
 800c7d2:	f022 0220 	bic.w	r2, r2, #32
 800c7d6:	605a      	str	r2, [r3, #4]

    /* Disable Tx DMA Request */
    CLEAR_BIT(hspi->Instance->CR2, SPI_CR2_TXDMAEN);
 800c7d8:	697b      	ldr	r3, [r7, #20]
 800c7da:	681b      	ldr	r3, [r3, #0]
 800c7dc:	685a      	ldr	r2, [r3, #4]
 800c7de:	697b      	ldr	r3, [r7, #20]
 800c7e0:	681b      	ldr	r3, [r3, #0]
 800c7e2:	f022 0202 	bic.w	r2, r2, #2
 800c7e6:	605a      	str	r2, [r3, #4]

    /* Check the end of the transaction */
    if (SPI_EndRxTxTransaction(hspi, SPI_DEFAULT_TIMEOUT, tickstart) != HAL_OK)
 800c7e8:	693a      	ldr	r2, [r7, #16]
 800c7ea:	2164      	movs	r1, #100	; 0x64
 800c7ec:	6978      	ldr	r0, [r7, #20]
 800c7ee:	f000 f8f7 	bl	800c9e0 <SPI_EndRxTxTransaction>
 800c7f2:	4603      	mov	r3, r0
 800c7f4:	2b00      	cmp	r3, #0
 800c7f6:	d005      	beq.n	800c804 <SPI_DMATransmitCplt+0x60>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 800c7f8:	697b      	ldr	r3, [r7, #20]
 800c7fa:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800c7fc:	f043 0220 	orr.w	r2, r3, #32
 800c800:	697b      	ldr	r3, [r7, #20]
 800c802:	655a      	str	r2, [r3, #84]	; 0x54
    }

    /* Clear overrun flag in 2 Lines communication mode because received data is not read */
    if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 800c804:	697b      	ldr	r3, [r7, #20]
 800c806:	689b      	ldr	r3, [r3, #8]
 800c808:	2b00      	cmp	r3, #0
 800c80a:	d10a      	bne.n	800c822 <SPI_DMATransmitCplt+0x7e>
    {
      __HAL_SPI_CLEAR_OVRFLAG(hspi);
 800c80c:	2300      	movs	r3, #0
 800c80e:	60fb      	str	r3, [r7, #12]
 800c810:	697b      	ldr	r3, [r7, #20]
 800c812:	681b      	ldr	r3, [r3, #0]
 800c814:	68db      	ldr	r3, [r3, #12]
 800c816:	60fb      	str	r3, [r7, #12]
 800c818:	697b      	ldr	r3, [r7, #20]
 800c81a:	681b      	ldr	r3, [r3, #0]
 800c81c:	689b      	ldr	r3, [r3, #8]
 800c81e:	60fb      	str	r3, [r7, #12]
 800c820:	68fb      	ldr	r3, [r7, #12]
    }

    hspi->TxXferCount = 0U;
 800c822:	697b      	ldr	r3, [r7, #20]
 800c824:	2200      	movs	r2, #0
 800c826:	86da      	strh	r2, [r3, #54]	; 0x36
    hspi->State = HAL_SPI_STATE_READY;
 800c828:	697b      	ldr	r3, [r7, #20]
 800c82a:	2201      	movs	r2, #1
 800c82c:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

    if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 800c830:	697b      	ldr	r3, [r7, #20]
 800c832:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800c834:	2b00      	cmp	r3, #0
 800c836:	d003      	beq.n	800c840 <SPI_DMATransmitCplt+0x9c>
    {
      /* Call user error callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
      hspi->ErrorCallback(hspi);
#else
      HAL_SPI_ErrorCallback(hspi);
 800c838:	6978      	ldr	r0, [r7, #20]
 800c83a:	f7ff ffa9 	bl	800c790 <HAL_SPI_ErrorCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
      return;
 800c83e:	e002      	b.n	800c846 <SPI_DMATransmitCplt+0xa2>
  }
  /* Call user Tx complete callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
  hspi->TxCpltCallback(hspi);
#else
  HAL_SPI_TxCpltCallback(hspi);
 800c840:	6978      	ldr	r0, [r7, #20]
 800c842:	f7f6 fbd3 	bl	8002fec <HAL_SPI_TxCpltCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
}
 800c846:	3718      	adds	r7, #24
 800c848:	46bd      	mov	sp, r7
 800c84a:	bd80      	pop	{r7, pc}

0800c84c <SPI_DMAHalfTransmitCplt>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void SPI_DMAHalfTransmitCplt(DMA_HandleTypeDef *hdma)
{
 800c84c:	b580      	push	{r7, lr}
 800c84e:	b084      	sub	sp, #16
 800c850:	af00      	add	r7, sp, #0
 800c852:	6078      	str	r0, [r7, #4]
  SPI_HandleTypeDef *hspi = (SPI_HandleTypeDef *)(((DMA_HandleTypeDef *)hdma)->Parent); /* Derogation MISRAC2012-Rule-11.5 */
 800c854:	687b      	ldr	r3, [r7, #4]
 800c856:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800c858:	60fb      	str	r3, [r7, #12]

  /* Call user Tx half complete callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
  hspi->TxHalfCpltCallback(hspi);
#else
  HAL_SPI_TxHalfCpltCallback(hspi);
 800c85a:	68f8      	ldr	r0, [r7, #12]
 800c85c:	f7ff ff8e 	bl	800c77c <HAL_SPI_TxHalfCpltCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
}
 800c860:	bf00      	nop
 800c862:	3710      	adds	r7, #16
 800c864:	46bd      	mov	sp, r7
 800c866:	bd80      	pop	{r7, pc}

0800c868 <SPI_DMAError>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void SPI_DMAError(DMA_HandleTypeDef *hdma)
{
 800c868:	b580      	push	{r7, lr}
 800c86a:	b084      	sub	sp, #16
 800c86c:	af00      	add	r7, sp, #0
 800c86e:	6078      	str	r0, [r7, #4]
  SPI_HandleTypeDef *hspi = (SPI_HandleTypeDef *)(((DMA_HandleTypeDef *)hdma)->Parent); /* Derogation MISRAC2012-Rule-11.5 */
 800c870:	687b      	ldr	r3, [r7, #4]
 800c872:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800c874:	60fb      	str	r3, [r7, #12]

  /* Stop the disable DMA transfer on SPI side */
  CLEAR_BIT(hspi->Instance->CR2, SPI_CR2_TXDMAEN | SPI_CR2_RXDMAEN);
 800c876:	68fb      	ldr	r3, [r7, #12]
 800c878:	681b      	ldr	r3, [r3, #0]
 800c87a:	685a      	ldr	r2, [r3, #4]
 800c87c:	68fb      	ldr	r3, [r7, #12]
 800c87e:	681b      	ldr	r3, [r3, #0]
 800c880:	f022 0203 	bic.w	r2, r2, #3
 800c884:	605a      	str	r2, [r3, #4]

  SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_DMA);
 800c886:	68fb      	ldr	r3, [r7, #12]
 800c888:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800c88a:	f043 0210 	orr.w	r2, r3, #16
 800c88e:	68fb      	ldr	r3, [r7, #12]
 800c890:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->State = HAL_SPI_STATE_READY;
 800c892:	68fb      	ldr	r3, [r7, #12]
 800c894:	2201      	movs	r2, #1
 800c896:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  /* Call user error callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
  hspi->ErrorCallback(hspi);
#else
  HAL_SPI_ErrorCallback(hspi);
 800c89a:	68f8      	ldr	r0, [r7, #12]
 800c89c:	f7ff ff78 	bl	800c790 <HAL_SPI_ErrorCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
}
 800c8a0:	bf00      	nop
 800c8a2:	3710      	adds	r7, #16
 800c8a4:	46bd      	mov	sp, r7
 800c8a6:	bd80      	pop	{r7, pc}

0800c8a8 <SPI_DMAAbortOnError>:
  *         (To be called at end of DMA Abort procedure following error occurrence).
  * @param  hdma DMA handle.
  * @retval None
  */
static void SPI_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 800c8a8:	b580      	push	{r7, lr}
 800c8aa:	b084      	sub	sp, #16
 800c8ac:	af00      	add	r7, sp, #0
 800c8ae:	6078      	str	r0, [r7, #4]
  SPI_HandleTypeDef *hspi = (SPI_HandleTypeDef *)(((DMA_HandleTypeDef *)hdma)->Parent); /* Derogation MISRAC2012-Rule-11.5 */
 800c8b0:	687b      	ldr	r3, [r7, #4]
 800c8b2:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800c8b4:	60fb      	str	r3, [r7, #12]
  hspi->RxXferCount = 0U;
 800c8b6:	68fb      	ldr	r3, [r7, #12]
 800c8b8:	2200      	movs	r2, #0
 800c8ba:	87da      	strh	r2, [r3, #62]	; 0x3e
  hspi->TxXferCount = 0U;
 800c8bc:	68fb      	ldr	r3, [r7, #12]
 800c8be:	2200      	movs	r2, #0
 800c8c0:	86da      	strh	r2, [r3, #54]	; 0x36

  /* Call user error callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
  hspi->ErrorCallback(hspi);
#else
  HAL_SPI_ErrorCallback(hspi);
 800c8c2:	68f8      	ldr	r0, [r7, #12]
 800c8c4:	f7ff ff64 	bl	800c790 <HAL_SPI_ErrorCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
}
 800c8c8:	bf00      	nop
 800c8ca:	3710      	adds	r7, #16
 800c8cc:	46bd      	mov	sp, r7
 800c8ce:	bd80      	pop	{r7, pc}

0800c8d0 <SPI_WaitFlagStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFlagStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Flag, FlagStatus State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 800c8d0:	b580      	push	{r7, lr}
 800c8d2:	b088      	sub	sp, #32
 800c8d4:	af00      	add	r7, sp, #0
 800c8d6:	60f8      	str	r0, [r7, #12]
 800c8d8:	60b9      	str	r1, [r7, #8]
 800c8da:	603b      	str	r3, [r7, #0]
 800c8dc:	4613      	mov	r3, r2
 800c8de:	71fb      	strb	r3, [r7, #7]
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout   = Timeout - (HAL_GetTick() - Tickstart);
 800c8e0:	f7fd faee 	bl	8009ec0 <HAL_GetTick>
 800c8e4:	4602      	mov	r2, r0
 800c8e6:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800c8e8:	1a9b      	subs	r3, r3, r2
 800c8ea:	683a      	ldr	r2, [r7, #0]
 800c8ec:	4413      	add	r3, r2
 800c8ee:	61fb      	str	r3, [r7, #28]
  tmp_tickstart = HAL_GetTick();
 800c8f0:	f7fd fae6 	bl	8009ec0 <HAL_GetTick>
 800c8f4:	61b8      	str	r0, [r7, #24]

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 32U) >> 20U);
 800c8f6:	4b39      	ldr	r3, [pc, #228]	; (800c9dc <SPI_WaitFlagStateUntilTimeout+0x10c>)
 800c8f8:	681b      	ldr	r3, [r3, #0]
 800c8fa:	015b      	lsls	r3, r3, #5
 800c8fc:	0d1b      	lsrs	r3, r3, #20
 800c8fe:	69fa      	ldr	r2, [r7, #28]
 800c900:	fb02 f303 	mul.w	r3, r2, r3
 800c904:	617b      	str	r3, [r7, #20]

  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 800c906:	e054      	b.n	800c9b2 <SPI_WaitFlagStateUntilTimeout+0xe2>
  {
    if (Timeout != HAL_MAX_DELAY)
 800c908:	683b      	ldr	r3, [r7, #0]
 800c90a:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 800c90e:	d050      	beq.n	800c9b2 <SPI_WaitFlagStateUntilTimeout+0xe2>
    {
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 800c910:	f7fd fad6 	bl	8009ec0 <HAL_GetTick>
 800c914:	4602      	mov	r2, r0
 800c916:	69bb      	ldr	r3, [r7, #24]
 800c918:	1ad3      	subs	r3, r2, r3
 800c91a:	69fa      	ldr	r2, [r7, #28]
 800c91c:	429a      	cmp	r2, r3
 800c91e:	d902      	bls.n	800c926 <SPI_WaitFlagStateUntilTimeout+0x56>
 800c920:	69fb      	ldr	r3, [r7, #28]
 800c922:	2b00      	cmp	r3, #0
 800c924:	d13d      	bne.n	800c9a2 <SPI_WaitFlagStateUntilTimeout+0xd2>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 800c926:	68fb      	ldr	r3, [r7, #12]
 800c928:	681b      	ldr	r3, [r3, #0]
 800c92a:	685a      	ldr	r2, [r3, #4]
 800c92c:	68fb      	ldr	r3, [r7, #12]
 800c92e:	681b      	ldr	r3, [r3, #0]
 800c930:	f022 02e0 	bic.w	r2, r2, #224	; 0xe0
 800c934:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 800c936:	68fb      	ldr	r3, [r7, #12]
 800c938:	685b      	ldr	r3, [r3, #4]
 800c93a:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 800c93e:	d111      	bne.n	800c964 <SPI_WaitFlagStateUntilTimeout+0x94>
 800c940:	68fb      	ldr	r3, [r7, #12]
 800c942:	689b      	ldr	r3, [r3, #8]
 800c944:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 800c948:	d004      	beq.n	800c954 <SPI_WaitFlagStateUntilTimeout+0x84>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 800c94a:	68fb      	ldr	r3, [r7, #12]
 800c94c:	689b      	ldr	r3, [r3, #8]
 800c94e:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800c952:	d107      	bne.n	800c964 <SPI_WaitFlagStateUntilTimeout+0x94>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 800c954:	68fb      	ldr	r3, [r7, #12]
 800c956:	681b      	ldr	r3, [r3, #0]
 800c958:	681a      	ldr	r2, [r3, #0]
 800c95a:	68fb      	ldr	r3, [r7, #12]
 800c95c:	681b      	ldr	r3, [r3, #0]
 800c95e:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 800c962:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 800c964:	68fb      	ldr	r3, [r7, #12]
 800c966:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800c968:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 800c96c:	d10f      	bne.n	800c98e <SPI_WaitFlagStateUntilTimeout+0xbe>
        {
          SPI_RESET_CRC(hspi);
 800c96e:	68fb      	ldr	r3, [r7, #12]
 800c970:	681b      	ldr	r3, [r3, #0]
 800c972:	681a      	ldr	r2, [r3, #0]
 800c974:	68fb      	ldr	r3, [r7, #12]
 800c976:	681b      	ldr	r3, [r3, #0]
 800c978:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 800c97c:	601a      	str	r2, [r3, #0]
 800c97e:	68fb      	ldr	r3, [r7, #12]
 800c980:	681b      	ldr	r3, [r3, #0]
 800c982:	681a      	ldr	r2, [r3, #0]
 800c984:	68fb      	ldr	r3, [r7, #12]
 800c986:	681b      	ldr	r3, [r3, #0]
 800c988:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 800c98c:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 800c98e:	68fb      	ldr	r3, [r7, #12]
 800c990:	2201      	movs	r2, #1
 800c992:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 800c996:	68fb      	ldr	r3, [r7, #12]
 800c998:	2200      	movs	r2, #0
 800c99a:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

        return HAL_TIMEOUT;
 800c99e:	2303      	movs	r3, #3
 800c9a0:	e017      	b.n	800c9d2 <SPI_WaitFlagStateUntilTimeout+0x102>
      }
      /* If Systick is disabled or not incremented, deactivate timeout to go in disable loop procedure */
      if (count == 0U)
 800c9a2:	697b      	ldr	r3, [r7, #20]
 800c9a4:	2b00      	cmp	r3, #0
 800c9a6:	d101      	bne.n	800c9ac <SPI_WaitFlagStateUntilTimeout+0xdc>
      {
        tmp_timeout = 0U;
 800c9a8:	2300      	movs	r3, #0
 800c9aa:	61fb      	str	r3, [r7, #28]
      }
      count--;
 800c9ac:	697b      	ldr	r3, [r7, #20]
 800c9ae:	3b01      	subs	r3, #1
 800c9b0:	617b      	str	r3, [r7, #20]
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 800c9b2:	68fb      	ldr	r3, [r7, #12]
 800c9b4:	681b      	ldr	r3, [r3, #0]
 800c9b6:	689a      	ldr	r2, [r3, #8]
 800c9b8:	68bb      	ldr	r3, [r7, #8]
 800c9ba:	4013      	ands	r3, r2
 800c9bc:	68ba      	ldr	r2, [r7, #8]
 800c9be:	429a      	cmp	r2, r3
 800c9c0:	bf0c      	ite	eq
 800c9c2:	2301      	moveq	r3, #1
 800c9c4:	2300      	movne	r3, #0
 800c9c6:	b2db      	uxtb	r3, r3
 800c9c8:	461a      	mov	r2, r3
 800c9ca:	79fb      	ldrb	r3, [r7, #7]
 800c9cc:	429a      	cmp	r2, r3
 800c9ce:	d19b      	bne.n	800c908 <SPI_WaitFlagStateUntilTimeout+0x38>
    }
  }

  return HAL_OK;
 800c9d0:	2300      	movs	r3, #0
}
 800c9d2:	4618      	mov	r0, r3
 800c9d4:	3720      	adds	r7, #32
 800c9d6:	46bd      	mov	sp, r7
 800c9d8:	bd80      	pop	{r7, pc}
 800c9da:	bf00      	nop
 800c9dc:	20000098 	.word	0x20000098

0800c9e0 <SPI_EndRxTxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTxTransaction(SPI_HandleTypeDef *hspi, uint32_t Timeout, uint32_t Tickstart)
{
 800c9e0:	b580      	push	{r7, lr}
 800c9e2:	b088      	sub	sp, #32
 800c9e4:	af02      	add	r7, sp, #8
 800c9e6:	60f8      	str	r0, [r7, #12]
 800c9e8:	60b9      	str	r1, [r7, #8]
 800c9ea:	607a      	str	r2, [r7, #4]
  /* Timeout in µs */
  __IO uint32_t count = SPI_BSY_FLAG_WORKAROUND_TIMEOUT * (SystemCoreClock / 24U / 1000000U);
 800c9ec:	4b1b      	ldr	r3, [pc, #108]	; (800ca5c <SPI_EndRxTxTransaction+0x7c>)
 800c9ee:	681b      	ldr	r3, [r3, #0]
 800c9f0:	4a1b      	ldr	r2, [pc, #108]	; (800ca60 <SPI_EndRxTxTransaction+0x80>)
 800c9f2:	fba2 2303 	umull	r2, r3, r2, r3
 800c9f6:	0d5b      	lsrs	r3, r3, #21
 800c9f8:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 800c9fc:	fb02 f303 	mul.w	r3, r2, r3
 800ca00:	617b      	str	r3, [r7, #20]
  /* Erratasheet: BSY bit may stay high at the end of a data transfer in Slave mode */
  if (hspi->Init.Mode == SPI_MODE_MASTER)
 800ca02:	68fb      	ldr	r3, [r7, #12]
 800ca04:	685b      	ldr	r3, [r3, #4]
 800ca06:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 800ca0a:	d112      	bne.n	800ca32 <SPI_EndRxTxTransaction+0x52>
  {
    /* Control the BSY flag */
    if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 800ca0c:	687b      	ldr	r3, [r7, #4]
 800ca0e:	9300      	str	r3, [sp, #0]
 800ca10:	68bb      	ldr	r3, [r7, #8]
 800ca12:	2200      	movs	r2, #0
 800ca14:	2180      	movs	r1, #128	; 0x80
 800ca16:	68f8      	ldr	r0, [r7, #12]
 800ca18:	f7ff ff5a 	bl	800c8d0 <SPI_WaitFlagStateUntilTimeout>
 800ca1c:	4603      	mov	r3, r0
 800ca1e:	2b00      	cmp	r3, #0
 800ca20:	d016      	beq.n	800ca50 <SPI_EndRxTxTransaction+0x70>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 800ca22:	68fb      	ldr	r3, [r7, #12]
 800ca24:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800ca26:	f043 0220 	orr.w	r2, r3, #32
 800ca2a:	68fb      	ldr	r3, [r7, #12]
 800ca2c:	655a      	str	r2, [r3, #84]	; 0x54
      return HAL_TIMEOUT;
 800ca2e:	2303      	movs	r3, #3
 800ca30:	e00f      	b.n	800ca52 <SPI_EndRxTxTransaction+0x72>
    * User have to calculate the timeout value to fit with the time of 1 byte transfer.
    * This time is directly link with the SPI clock from Master device.
    */
    do
    {
      if (count == 0U)
 800ca32:	697b      	ldr	r3, [r7, #20]
 800ca34:	2b00      	cmp	r3, #0
 800ca36:	d00a      	beq.n	800ca4e <SPI_EndRxTxTransaction+0x6e>
      {
        break;
      }
      count--;
 800ca38:	697b      	ldr	r3, [r7, #20]
 800ca3a:	3b01      	subs	r3, #1
 800ca3c:	617b      	str	r3, [r7, #20]
    } while (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_BSY) != RESET);
 800ca3e:	68fb      	ldr	r3, [r7, #12]
 800ca40:	681b      	ldr	r3, [r3, #0]
 800ca42:	689b      	ldr	r3, [r3, #8]
 800ca44:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800ca48:	2b80      	cmp	r3, #128	; 0x80
 800ca4a:	d0f2      	beq.n	800ca32 <SPI_EndRxTxTransaction+0x52>
 800ca4c:	e000      	b.n	800ca50 <SPI_EndRxTxTransaction+0x70>
        break;
 800ca4e:	bf00      	nop
  }

  return HAL_OK;
 800ca50:	2300      	movs	r3, #0
}
 800ca52:	4618      	mov	r0, r3
 800ca54:	3718      	adds	r7, #24
 800ca56:	46bd      	mov	sp, r7
 800ca58:	bd80      	pop	{r7, pc}
 800ca5a:	bf00      	nop
 800ca5c:	20000098 	.word	0x20000098
 800ca60:	165e9f81 	.word	0x165e9f81

0800ca64 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 800ca64:	b580      	push	{r7, lr}
 800ca66:	b082      	sub	sp, #8
 800ca68:	af00      	add	r7, sp, #0
 800ca6a:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 800ca6c:	687b      	ldr	r3, [r7, #4]
 800ca6e:	2b00      	cmp	r3, #0
 800ca70:	d101      	bne.n	800ca76 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 800ca72:	2301      	movs	r3, #1
 800ca74:	e041      	b.n	800cafa <HAL_TIM_Base_Init+0x96>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 800ca76:	687b      	ldr	r3, [r7, #4]
 800ca78:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800ca7c:	b2db      	uxtb	r3, r3
 800ca7e:	2b00      	cmp	r3, #0
 800ca80:	d106      	bne.n	800ca90 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 800ca82:	687b      	ldr	r3, [r7, #4]
 800ca84:	2200      	movs	r2, #0
 800ca86:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 800ca8a:	6878      	ldr	r0, [r7, #4]
 800ca8c:	f7f7 fed2 	bl	8004834 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800ca90:	687b      	ldr	r3, [r7, #4]
 800ca92:	2202      	movs	r2, #2
 800ca94:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 800ca98:	687b      	ldr	r3, [r7, #4]
 800ca9a:	681a      	ldr	r2, [r3, #0]
 800ca9c:	687b      	ldr	r3, [r7, #4]
 800ca9e:	3304      	adds	r3, #4
 800caa0:	4619      	mov	r1, r3
 800caa2:	4610      	mov	r0, r2
 800caa4:	f000 fa96 	bl	800cfd4 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 800caa8:	687b      	ldr	r3, [r7, #4]
 800caaa:	2201      	movs	r2, #1
 800caac:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800cab0:	687b      	ldr	r3, [r7, #4]
 800cab2:	2201      	movs	r2, #1
 800cab4:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 800cab8:	687b      	ldr	r3, [r7, #4]
 800caba:	2201      	movs	r2, #1
 800cabc:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 800cac0:	687b      	ldr	r3, [r7, #4]
 800cac2:	2201      	movs	r2, #1
 800cac4:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 800cac8:	687b      	ldr	r3, [r7, #4]
 800caca:	2201      	movs	r2, #1
 800cacc:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800cad0:	687b      	ldr	r3, [r7, #4]
 800cad2:	2201      	movs	r2, #1
 800cad4:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 800cad8:	687b      	ldr	r3, [r7, #4]
 800cada:	2201      	movs	r2, #1
 800cadc:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 800cae0:	687b      	ldr	r3, [r7, #4]
 800cae2:	2201      	movs	r2, #1
 800cae4:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 800cae8:	687b      	ldr	r3, [r7, #4]
 800caea:	2201      	movs	r2, #1
 800caec:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 800caf0:	687b      	ldr	r3, [r7, #4]
 800caf2:	2201      	movs	r2, #1
 800caf4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 800caf8:	2300      	movs	r3, #0
}
 800cafa:	4618      	mov	r0, r3
 800cafc:	3708      	adds	r7, #8
 800cafe:	46bd      	mov	sp, r7
 800cb00:	bd80      	pop	{r7, pc}
	...

0800cb04 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 800cb04:	b480      	push	{r7}
 800cb06:	b085      	sub	sp, #20
 800cb08:	af00      	add	r7, sp, #0
 800cb0a:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 800cb0c:	687b      	ldr	r3, [r7, #4]
 800cb0e:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800cb12:	b2db      	uxtb	r3, r3
 800cb14:	2b01      	cmp	r3, #1
 800cb16:	d001      	beq.n	800cb1c <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 800cb18:	2301      	movs	r3, #1
 800cb1a:	e04e      	b.n	800cbba <HAL_TIM_Base_Start_IT+0xb6>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800cb1c:	687b      	ldr	r3, [r7, #4]
 800cb1e:	2202      	movs	r2, #2
 800cb20:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 800cb24:	687b      	ldr	r3, [r7, #4]
 800cb26:	681b      	ldr	r3, [r3, #0]
 800cb28:	68da      	ldr	r2, [r3, #12]
 800cb2a:	687b      	ldr	r3, [r7, #4]
 800cb2c:	681b      	ldr	r3, [r3, #0]
 800cb2e:	f042 0201 	orr.w	r2, r2, #1
 800cb32:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800cb34:	687b      	ldr	r3, [r7, #4]
 800cb36:	681b      	ldr	r3, [r3, #0]
 800cb38:	4a23      	ldr	r2, [pc, #140]	; (800cbc8 <HAL_TIM_Base_Start_IT+0xc4>)
 800cb3a:	4293      	cmp	r3, r2
 800cb3c:	d022      	beq.n	800cb84 <HAL_TIM_Base_Start_IT+0x80>
 800cb3e:	687b      	ldr	r3, [r7, #4]
 800cb40:	681b      	ldr	r3, [r3, #0]
 800cb42:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800cb46:	d01d      	beq.n	800cb84 <HAL_TIM_Base_Start_IT+0x80>
 800cb48:	687b      	ldr	r3, [r7, #4]
 800cb4a:	681b      	ldr	r3, [r3, #0]
 800cb4c:	4a1f      	ldr	r2, [pc, #124]	; (800cbcc <HAL_TIM_Base_Start_IT+0xc8>)
 800cb4e:	4293      	cmp	r3, r2
 800cb50:	d018      	beq.n	800cb84 <HAL_TIM_Base_Start_IT+0x80>
 800cb52:	687b      	ldr	r3, [r7, #4]
 800cb54:	681b      	ldr	r3, [r3, #0]
 800cb56:	4a1e      	ldr	r2, [pc, #120]	; (800cbd0 <HAL_TIM_Base_Start_IT+0xcc>)
 800cb58:	4293      	cmp	r3, r2
 800cb5a:	d013      	beq.n	800cb84 <HAL_TIM_Base_Start_IT+0x80>
 800cb5c:	687b      	ldr	r3, [r7, #4]
 800cb5e:	681b      	ldr	r3, [r3, #0]
 800cb60:	4a1c      	ldr	r2, [pc, #112]	; (800cbd4 <HAL_TIM_Base_Start_IT+0xd0>)
 800cb62:	4293      	cmp	r3, r2
 800cb64:	d00e      	beq.n	800cb84 <HAL_TIM_Base_Start_IT+0x80>
 800cb66:	687b      	ldr	r3, [r7, #4]
 800cb68:	681b      	ldr	r3, [r3, #0]
 800cb6a:	4a1b      	ldr	r2, [pc, #108]	; (800cbd8 <HAL_TIM_Base_Start_IT+0xd4>)
 800cb6c:	4293      	cmp	r3, r2
 800cb6e:	d009      	beq.n	800cb84 <HAL_TIM_Base_Start_IT+0x80>
 800cb70:	687b      	ldr	r3, [r7, #4]
 800cb72:	681b      	ldr	r3, [r3, #0]
 800cb74:	4a19      	ldr	r2, [pc, #100]	; (800cbdc <HAL_TIM_Base_Start_IT+0xd8>)
 800cb76:	4293      	cmp	r3, r2
 800cb78:	d004      	beq.n	800cb84 <HAL_TIM_Base_Start_IT+0x80>
 800cb7a:	687b      	ldr	r3, [r7, #4]
 800cb7c:	681b      	ldr	r3, [r3, #0]
 800cb7e:	4a18      	ldr	r2, [pc, #96]	; (800cbe0 <HAL_TIM_Base_Start_IT+0xdc>)
 800cb80:	4293      	cmp	r3, r2
 800cb82:	d111      	bne.n	800cba8 <HAL_TIM_Base_Start_IT+0xa4>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 800cb84:	687b      	ldr	r3, [r7, #4]
 800cb86:	681b      	ldr	r3, [r3, #0]
 800cb88:	689b      	ldr	r3, [r3, #8]
 800cb8a:	f003 0307 	and.w	r3, r3, #7
 800cb8e:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800cb90:	68fb      	ldr	r3, [r7, #12]
 800cb92:	2b06      	cmp	r3, #6
 800cb94:	d010      	beq.n	800cbb8 <HAL_TIM_Base_Start_IT+0xb4>
    {
      __HAL_TIM_ENABLE(htim);
 800cb96:	687b      	ldr	r3, [r7, #4]
 800cb98:	681b      	ldr	r3, [r3, #0]
 800cb9a:	681a      	ldr	r2, [r3, #0]
 800cb9c:	687b      	ldr	r3, [r7, #4]
 800cb9e:	681b      	ldr	r3, [r3, #0]
 800cba0:	f042 0201 	orr.w	r2, r2, #1
 800cba4:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800cba6:	e007      	b.n	800cbb8 <HAL_TIM_Base_Start_IT+0xb4>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 800cba8:	687b      	ldr	r3, [r7, #4]
 800cbaa:	681b      	ldr	r3, [r3, #0]
 800cbac:	681a      	ldr	r2, [r3, #0]
 800cbae:	687b      	ldr	r3, [r7, #4]
 800cbb0:	681b      	ldr	r3, [r3, #0]
 800cbb2:	f042 0201 	orr.w	r2, r2, #1
 800cbb6:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 800cbb8:	2300      	movs	r3, #0
}
 800cbba:	4618      	mov	r0, r3
 800cbbc:	3714      	adds	r7, #20
 800cbbe:	46bd      	mov	sp, r7
 800cbc0:	f85d 7b04 	ldr.w	r7, [sp], #4
 800cbc4:	4770      	bx	lr
 800cbc6:	bf00      	nop
 800cbc8:	40010000 	.word	0x40010000
 800cbcc:	40000400 	.word	0x40000400
 800cbd0:	40000800 	.word	0x40000800
 800cbd4:	40000c00 	.word	0x40000c00
 800cbd8:	40010400 	.word	0x40010400
 800cbdc:	40014000 	.word	0x40014000
 800cbe0:	40001800 	.word	0x40001800

0800cbe4 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 800cbe4:	b580      	push	{r7, lr}
 800cbe6:	b082      	sub	sp, #8
 800cbe8:	af00      	add	r7, sp, #0
 800cbea:	6078      	str	r0, [r7, #4]
  /* Capture compare 1 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 800cbec:	687b      	ldr	r3, [r7, #4]
 800cbee:	681b      	ldr	r3, [r3, #0]
 800cbf0:	691b      	ldr	r3, [r3, #16]
 800cbf2:	f003 0302 	and.w	r3, r3, #2
 800cbf6:	2b02      	cmp	r3, #2
 800cbf8:	d122      	bne.n	800cc40 <HAL_TIM_IRQHandler+0x5c>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) != RESET)
 800cbfa:	687b      	ldr	r3, [r7, #4]
 800cbfc:	681b      	ldr	r3, [r3, #0]
 800cbfe:	68db      	ldr	r3, [r3, #12]
 800cc00:	f003 0302 	and.w	r3, r3, #2
 800cc04:	2b02      	cmp	r3, #2
 800cc06:	d11b      	bne.n	800cc40 <HAL_TIM_IRQHandler+0x5c>
    {
      {
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 800cc08:	687b      	ldr	r3, [r7, #4]
 800cc0a:	681b      	ldr	r3, [r3, #0]
 800cc0c:	f06f 0202 	mvn.w	r2, #2
 800cc10:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 800cc12:	687b      	ldr	r3, [r7, #4]
 800cc14:	2201      	movs	r2, #1
 800cc16:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 800cc18:	687b      	ldr	r3, [r7, #4]
 800cc1a:	681b      	ldr	r3, [r3, #0]
 800cc1c:	699b      	ldr	r3, [r3, #24]
 800cc1e:	f003 0303 	and.w	r3, r3, #3
 800cc22:	2b00      	cmp	r3, #0
 800cc24:	d003      	beq.n	800cc2e <HAL_TIM_IRQHandler+0x4a>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 800cc26:	6878      	ldr	r0, [r7, #4]
 800cc28:	f000 f9b5 	bl	800cf96 <HAL_TIM_IC_CaptureCallback>
 800cc2c:	e005      	b.n	800cc3a <HAL_TIM_IRQHandler+0x56>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 800cc2e:	6878      	ldr	r0, [r7, #4]
 800cc30:	f000 f9a7 	bl	800cf82 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 800cc34:	6878      	ldr	r0, [r7, #4]
 800cc36:	f000 f9b8 	bl	800cfaa <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800cc3a:	687b      	ldr	r3, [r7, #4]
 800cc3c:	2200      	movs	r2, #0
 800cc3e:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 800cc40:	687b      	ldr	r3, [r7, #4]
 800cc42:	681b      	ldr	r3, [r3, #0]
 800cc44:	691b      	ldr	r3, [r3, #16]
 800cc46:	f003 0304 	and.w	r3, r3, #4
 800cc4a:	2b04      	cmp	r3, #4
 800cc4c:	d122      	bne.n	800cc94 <HAL_TIM_IRQHandler+0xb0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) != RESET)
 800cc4e:	687b      	ldr	r3, [r7, #4]
 800cc50:	681b      	ldr	r3, [r3, #0]
 800cc52:	68db      	ldr	r3, [r3, #12]
 800cc54:	f003 0304 	and.w	r3, r3, #4
 800cc58:	2b04      	cmp	r3, #4
 800cc5a:	d11b      	bne.n	800cc94 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 800cc5c:	687b      	ldr	r3, [r7, #4]
 800cc5e:	681b      	ldr	r3, [r3, #0]
 800cc60:	f06f 0204 	mvn.w	r2, #4
 800cc64:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 800cc66:	687b      	ldr	r3, [r7, #4]
 800cc68:	2202      	movs	r2, #2
 800cc6a:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 800cc6c:	687b      	ldr	r3, [r7, #4]
 800cc6e:	681b      	ldr	r3, [r3, #0]
 800cc70:	699b      	ldr	r3, [r3, #24]
 800cc72:	f403 7340 	and.w	r3, r3, #768	; 0x300
 800cc76:	2b00      	cmp	r3, #0
 800cc78:	d003      	beq.n	800cc82 <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800cc7a:	6878      	ldr	r0, [r7, #4]
 800cc7c:	f000 f98b 	bl	800cf96 <HAL_TIM_IC_CaptureCallback>
 800cc80:	e005      	b.n	800cc8e <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800cc82:	6878      	ldr	r0, [r7, #4]
 800cc84:	f000 f97d 	bl	800cf82 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800cc88:	6878      	ldr	r0, [r7, #4]
 800cc8a:	f000 f98e 	bl	800cfaa <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800cc8e:	687b      	ldr	r3, [r7, #4]
 800cc90:	2200      	movs	r2, #0
 800cc92:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 800cc94:	687b      	ldr	r3, [r7, #4]
 800cc96:	681b      	ldr	r3, [r3, #0]
 800cc98:	691b      	ldr	r3, [r3, #16]
 800cc9a:	f003 0308 	and.w	r3, r3, #8
 800cc9e:	2b08      	cmp	r3, #8
 800cca0:	d122      	bne.n	800cce8 <HAL_TIM_IRQHandler+0x104>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) != RESET)
 800cca2:	687b      	ldr	r3, [r7, #4]
 800cca4:	681b      	ldr	r3, [r3, #0]
 800cca6:	68db      	ldr	r3, [r3, #12]
 800cca8:	f003 0308 	and.w	r3, r3, #8
 800ccac:	2b08      	cmp	r3, #8
 800ccae:	d11b      	bne.n	800cce8 <HAL_TIM_IRQHandler+0x104>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 800ccb0:	687b      	ldr	r3, [r7, #4]
 800ccb2:	681b      	ldr	r3, [r3, #0]
 800ccb4:	f06f 0208 	mvn.w	r2, #8
 800ccb8:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 800ccba:	687b      	ldr	r3, [r7, #4]
 800ccbc:	2204      	movs	r2, #4
 800ccbe:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 800ccc0:	687b      	ldr	r3, [r7, #4]
 800ccc2:	681b      	ldr	r3, [r3, #0]
 800ccc4:	69db      	ldr	r3, [r3, #28]
 800ccc6:	f003 0303 	and.w	r3, r3, #3
 800ccca:	2b00      	cmp	r3, #0
 800cccc:	d003      	beq.n	800ccd6 <HAL_TIM_IRQHandler+0xf2>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800ccce:	6878      	ldr	r0, [r7, #4]
 800ccd0:	f000 f961 	bl	800cf96 <HAL_TIM_IC_CaptureCallback>
 800ccd4:	e005      	b.n	800cce2 <HAL_TIM_IRQHandler+0xfe>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800ccd6:	6878      	ldr	r0, [r7, #4]
 800ccd8:	f000 f953 	bl	800cf82 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800ccdc:	6878      	ldr	r0, [r7, #4]
 800ccde:	f000 f964 	bl	800cfaa <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800cce2:	687b      	ldr	r3, [r7, #4]
 800cce4:	2200      	movs	r2, #0
 800cce6:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 800cce8:	687b      	ldr	r3, [r7, #4]
 800ccea:	681b      	ldr	r3, [r3, #0]
 800ccec:	691b      	ldr	r3, [r3, #16]
 800ccee:	f003 0310 	and.w	r3, r3, #16
 800ccf2:	2b10      	cmp	r3, #16
 800ccf4:	d122      	bne.n	800cd3c <HAL_TIM_IRQHandler+0x158>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) != RESET)
 800ccf6:	687b      	ldr	r3, [r7, #4]
 800ccf8:	681b      	ldr	r3, [r3, #0]
 800ccfa:	68db      	ldr	r3, [r3, #12]
 800ccfc:	f003 0310 	and.w	r3, r3, #16
 800cd00:	2b10      	cmp	r3, #16
 800cd02:	d11b      	bne.n	800cd3c <HAL_TIM_IRQHandler+0x158>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 800cd04:	687b      	ldr	r3, [r7, #4]
 800cd06:	681b      	ldr	r3, [r3, #0]
 800cd08:	f06f 0210 	mvn.w	r2, #16
 800cd0c:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 800cd0e:	687b      	ldr	r3, [r7, #4]
 800cd10:	2208      	movs	r2, #8
 800cd12:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 800cd14:	687b      	ldr	r3, [r7, #4]
 800cd16:	681b      	ldr	r3, [r3, #0]
 800cd18:	69db      	ldr	r3, [r3, #28]
 800cd1a:	f403 7340 	and.w	r3, r3, #768	; 0x300
 800cd1e:	2b00      	cmp	r3, #0
 800cd20:	d003      	beq.n	800cd2a <HAL_TIM_IRQHandler+0x146>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800cd22:	6878      	ldr	r0, [r7, #4]
 800cd24:	f000 f937 	bl	800cf96 <HAL_TIM_IC_CaptureCallback>
 800cd28:	e005      	b.n	800cd36 <HAL_TIM_IRQHandler+0x152>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800cd2a:	6878      	ldr	r0, [r7, #4]
 800cd2c:	f000 f929 	bl	800cf82 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800cd30:	6878      	ldr	r0, [r7, #4]
 800cd32:	f000 f93a 	bl	800cfaa <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800cd36:	687b      	ldr	r3, [r7, #4]
 800cd38:	2200      	movs	r2, #0
 800cd3a:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 800cd3c:	687b      	ldr	r3, [r7, #4]
 800cd3e:	681b      	ldr	r3, [r3, #0]
 800cd40:	691b      	ldr	r3, [r3, #16]
 800cd42:	f003 0301 	and.w	r3, r3, #1
 800cd46:	2b01      	cmp	r3, #1
 800cd48:	d10e      	bne.n	800cd68 <HAL_TIM_IRQHandler+0x184>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) != RESET)
 800cd4a:	687b      	ldr	r3, [r7, #4]
 800cd4c:	681b      	ldr	r3, [r3, #0]
 800cd4e:	68db      	ldr	r3, [r3, #12]
 800cd50:	f003 0301 	and.w	r3, r3, #1
 800cd54:	2b01      	cmp	r3, #1
 800cd56:	d107      	bne.n	800cd68 <HAL_TIM_IRQHandler+0x184>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 800cd58:	687b      	ldr	r3, [r7, #4]
 800cd5a:	681b      	ldr	r3, [r3, #0]
 800cd5c:	f06f 0201 	mvn.w	r2, #1
 800cd60:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 800cd62:	6878      	ldr	r0, [r7, #4]
 800cd64:	f7f7 f84e 	bl	8003e04 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK) != RESET)
 800cd68:	687b      	ldr	r3, [r7, #4]
 800cd6a:	681b      	ldr	r3, [r3, #0]
 800cd6c:	691b      	ldr	r3, [r3, #16]
 800cd6e:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800cd72:	2b80      	cmp	r3, #128	; 0x80
 800cd74:	d10e      	bne.n	800cd94 <HAL_TIM_IRQHandler+0x1b0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 800cd76:	687b      	ldr	r3, [r7, #4]
 800cd78:	681b      	ldr	r3, [r3, #0]
 800cd7a:	68db      	ldr	r3, [r3, #12]
 800cd7c:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800cd80:	2b80      	cmp	r3, #128	; 0x80
 800cd82:	d107      	bne.n	800cd94 <HAL_TIM_IRQHandler+0x1b0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 800cd84:	687b      	ldr	r3, [r7, #4]
 800cd86:	681b      	ldr	r3, [r3, #0]
 800cd88:	f06f 0280 	mvn.w	r2, #128	; 0x80
 800cd8c:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 800cd8e:	6878      	ldr	r0, [r7, #4]
 800cd90:	f000 fae0 	bl	800d354 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 800cd94:	687b      	ldr	r3, [r7, #4]
 800cd96:	681b      	ldr	r3, [r3, #0]
 800cd98:	691b      	ldr	r3, [r3, #16]
 800cd9a:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800cd9e:	2b40      	cmp	r3, #64	; 0x40
 800cda0:	d10e      	bne.n	800cdc0 <HAL_TIM_IRQHandler+0x1dc>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) != RESET)
 800cda2:	687b      	ldr	r3, [r7, #4]
 800cda4:	681b      	ldr	r3, [r3, #0]
 800cda6:	68db      	ldr	r3, [r3, #12]
 800cda8:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800cdac:	2b40      	cmp	r3, #64	; 0x40
 800cdae:	d107      	bne.n	800cdc0 <HAL_TIM_IRQHandler+0x1dc>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 800cdb0:	687b      	ldr	r3, [r7, #4]
 800cdb2:	681b      	ldr	r3, [r3, #0]
 800cdb4:	f06f 0240 	mvn.w	r2, #64	; 0x40
 800cdb8:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 800cdba:	6878      	ldr	r0, [r7, #4]
 800cdbc:	f000 f8ff 	bl	800cfbe <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)
 800cdc0:	687b      	ldr	r3, [r7, #4]
 800cdc2:	681b      	ldr	r3, [r3, #0]
 800cdc4:	691b      	ldr	r3, [r3, #16]
 800cdc6:	f003 0320 	and.w	r3, r3, #32
 800cdca:	2b20      	cmp	r3, #32
 800cdcc:	d10e      	bne.n	800cdec <HAL_TIM_IRQHandler+0x208>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_COM) != RESET)
 800cdce:	687b      	ldr	r3, [r7, #4]
 800cdd0:	681b      	ldr	r3, [r3, #0]
 800cdd2:	68db      	ldr	r3, [r3, #12]
 800cdd4:	f003 0320 	and.w	r3, r3, #32
 800cdd8:	2b20      	cmp	r3, #32
 800cdda:	d107      	bne.n	800cdec <HAL_TIM_IRQHandler+0x208>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 800cddc:	687b      	ldr	r3, [r7, #4]
 800cdde:	681b      	ldr	r3, [r3, #0]
 800cde0:	f06f 0220 	mvn.w	r2, #32
 800cde4:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 800cde6:	6878      	ldr	r0, [r7, #4]
 800cde8:	f000 faaa 	bl	800d340 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 800cdec:	bf00      	nop
 800cdee:	3708      	adds	r7, #8
 800cdf0:	46bd      	mov	sp, r7
 800cdf2:	bd80      	pop	{r7, pc}

0800cdf4 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 800cdf4:	b580      	push	{r7, lr}
 800cdf6:	b084      	sub	sp, #16
 800cdf8:	af00      	add	r7, sp, #0
 800cdfa:	6078      	str	r0, [r7, #4]
 800cdfc:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 800cdfe:	2300      	movs	r3, #0
 800ce00:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 800ce02:	687b      	ldr	r3, [r7, #4]
 800ce04:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 800ce08:	2b01      	cmp	r3, #1
 800ce0a:	d101      	bne.n	800ce10 <HAL_TIM_ConfigClockSource+0x1c>
 800ce0c:	2302      	movs	r3, #2
 800ce0e:	e0b4      	b.n	800cf7a <HAL_TIM_ConfigClockSource+0x186>
 800ce10:	687b      	ldr	r3, [r7, #4]
 800ce12:	2201      	movs	r2, #1
 800ce14:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 800ce18:	687b      	ldr	r3, [r7, #4]
 800ce1a:	2202      	movs	r2, #2
 800ce1c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 800ce20:	687b      	ldr	r3, [r7, #4]
 800ce22:	681b      	ldr	r3, [r3, #0]
 800ce24:	689b      	ldr	r3, [r3, #8]
 800ce26:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 800ce28:	68bb      	ldr	r3, [r7, #8]
 800ce2a:	f023 0377 	bic.w	r3, r3, #119	; 0x77
 800ce2e:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 800ce30:	68bb      	ldr	r3, [r7, #8]
 800ce32:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 800ce36:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 800ce38:	687b      	ldr	r3, [r7, #4]
 800ce3a:	681b      	ldr	r3, [r3, #0]
 800ce3c:	68ba      	ldr	r2, [r7, #8]
 800ce3e:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 800ce40:	683b      	ldr	r3, [r7, #0]
 800ce42:	681b      	ldr	r3, [r3, #0]
 800ce44:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 800ce48:	d03e      	beq.n	800cec8 <HAL_TIM_ConfigClockSource+0xd4>
 800ce4a:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 800ce4e:	f200 8087 	bhi.w	800cf60 <HAL_TIM_ConfigClockSource+0x16c>
 800ce52:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800ce56:	f000 8086 	beq.w	800cf66 <HAL_TIM_ConfigClockSource+0x172>
 800ce5a:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800ce5e:	d87f      	bhi.n	800cf60 <HAL_TIM_ConfigClockSource+0x16c>
 800ce60:	2b70      	cmp	r3, #112	; 0x70
 800ce62:	d01a      	beq.n	800ce9a <HAL_TIM_ConfigClockSource+0xa6>
 800ce64:	2b70      	cmp	r3, #112	; 0x70
 800ce66:	d87b      	bhi.n	800cf60 <HAL_TIM_ConfigClockSource+0x16c>
 800ce68:	2b60      	cmp	r3, #96	; 0x60
 800ce6a:	d050      	beq.n	800cf0e <HAL_TIM_ConfigClockSource+0x11a>
 800ce6c:	2b60      	cmp	r3, #96	; 0x60
 800ce6e:	d877      	bhi.n	800cf60 <HAL_TIM_ConfigClockSource+0x16c>
 800ce70:	2b50      	cmp	r3, #80	; 0x50
 800ce72:	d03c      	beq.n	800ceee <HAL_TIM_ConfigClockSource+0xfa>
 800ce74:	2b50      	cmp	r3, #80	; 0x50
 800ce76:	d873      	bhi.n	800cf60 <HAL_TIM_ConfigClockSource+0x16c>
 800ce78:	2b40      	cmp	r3, #64	; 0x40
 800ce7a:	d058      	beq.n	800cf2e <HAL_TIM_ConfigClockSource+0x13a>
 800ce7c:	2b40      	cmp	r3, #64	; 0x40
 800ce7e:	d86f      	bhi.n	800cf60 <HAL_TIM_ConfigClockSource+0x16c>
 800ce80:	2b30      	cmp	r3, #48	; 0x30
 800ce82:	d064      	beq.n	800cf4e <HAL_TIM_ConfigClockSource+0x15a>
 800ce84:	2b30      	cmp	r3, #48	; 0x30
 800ce86:	d86b      	bhi.n	800cf60 <HAL_TIM_ConfigClockSource+0x16c>
 800ce88:	2b20      	cmp	r3, #32
 800ce8a:	d060      	beq.n	800cf4e <HAL_TIM_ConfigClockSource+0x15a>
 800ce8c:	2b20      	cmp	r3, #32
 800ce8e:	d867      	bhi.n	800cf60 <HAL_TIM_ConfigClockSource+0x16c>
 800ce90:	2b00      	cmp	r3, #0
 800ce92:	d05c      	beq.n	800cf4e <HAL_TIM_ConfigClockSource+0x15a>
 800ce94:	2b10      	cmp	r3, #16
 800ce96:	d05a      	beq.n	800cf4e <HAL_TIM_ConfigClockSource+0x15a>
 800ce98:	e062      	b.n	800cf60 <HAL_TIM_ConfigClockSource+0x16c>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 800ce9a:	687b      	ldr	r3, [r7, #4]
 800ce9c:	6818      	ldr	r0, [r3, #0]
 800ce9e:	683b      	ldr	r3, [r7, #0]
 800cea0:	6899      	ldr	r1, [r3, #8]
 800cea2:	683b      	ldr	r3, [r7, #0]
 800cea4:	685a      	ldr	r2, [r3, #4]
 800cea6:	683b      	ldr	r3, [r7, #0]
 800cea8:	68db      	ldr	r3, [r3, #12]
 800ceaa:	f000 f9ad 	bl	800d208 <TIM_ETR_SetConfig>
                        sClockSourceConfig->ClockPrescaler,
                        sClockSourceConfig->ClockPolarity,
                        sClockSourceConfig->ClockFilter);

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 800ceae:	687b      	ldr	r3, [r7, #4]
 800ceb0:	681b      	ldr	r3, [r3, #0]
 800ceb2:	689b      	ldr	r3, [r3, #8]
 800ceb4:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 800ceb6:	68bb      	ldr	r3, [r7, #8]
 800ceb8:	f043 0377 	orr.w	r3, r3, #119	; 0x77
 800cebc:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 800cebe:	687b      	ldr	r3, [r7, #4]
 800cec0:	681b      	ldr	r3, [r3, #0]
 800cec2:	68ba      	ldr	r2, [r7, #8]
 800cec4:	609a      	str	r2, [r3, #8]
      break;
 800cec6:	e04f      	b.n	800cf68 <HAL_TIM_ConfigClockSource+0x174>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 800cec8:	687b      	ldr	r3, [r7, #4]
 800ceca:	6818      	ldr	r0, [r3, #0]
 800cecc:	683b      	ldr	r3, [r7, #0]
 800cece:	6899      	ldr	r1, [r3, #8]
 800ced0:	683b      	ldr	r3, [r7, #0]
 800ced2:	685a      	ldr	r2, [r3, #4]
 800ced4:	683b      	ldr	r3, [r7, #0]
 800ced6:	68db      	ldr	r3, [r3, #12]
 800ced8:	f000 f996 	bl	800d208 <TIM_ETR_SetConfig>
                        sClockSourceConfig->ClockPrescaler,
                        sClockSourceConfig->ClockPolarity,
                        sClockSourceConfig->ClockFilter);
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 800cedc:	687b      	ldr	r3, [r7, #4]
 800cede:	681b      	ldr	r3, [r3, #0]
 800cee0:	689a      	ldr	r2, [r3, #8]
 800cee2:	687b      	ldr	r3, [r7, #4]
 800cee4:	681b      	ldr	r3, [r3, #0]
 800cee6:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 800ceea:	609a      	str	r2, [r3, #8]
      break;
 800ceec:	e03c      	b.n	800cf68 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 800ceee:	687b      	ldr	r3, [r7, #4]
 800cef0:	6818      	ldr	r0, [r3, #0]
 800cef2:	683b      	ldr	r3, [r7, #0]
 800cef4:	6859      	ldr	r1, [r3, #4]
 800cef6:	683b      	ldr	r3, [r7, #0]
 800cef8:	68db      	ldr	r3, [r3, #12]
 800cefa:	461a      	mov	r2, r3
 800cefc:	f000 f90a 	bl	800d114 <TIM_TI1_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 800cf00:	687b      	ldr	r3, [r7, #4]
 800cf02:	681b      	ldr	r3, [r3, #0]
 800cf04:	2150      	movs	r1, #80	; 0x50
 800cf06:	4618      	mov	r0, r3
 800cf08:	f000 f963 	bl	800d1d2 <TIM_ITRx_SetConfig>
      break;
 800cf0c:	e02c      	b.n	800cf68 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 800cf0e:	687b      	ldr	r3, [r7, #4]
 800cf10:	6818      	ldr	r0, [r3, #0]
 800cf12:	683b      	ldr	r3, [r7, #0]
 800cf14:	6859      	ldr	r1, [r3, #4]
 800cf16:	683b      	ldr	r3, [r7, #0]
 800cf18:	68db      	ldr	r3, [r3, #12]
 800cf1a:	461a      	mov	r2, r3
 800cf1c:	f000 f929 	bl	800d172 <TIM_TI2_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 800cf20:	687b      	ldr	r3, [r7, #4]
 800cf22:	681b      	ldr	r3, [r3, #0]
 800cf24:	2160      	movs	r1, #96	; 0x60
 800cf26:	4618      	mov	r0, r3
 800cf28:	f000 f953 	bl	800d1d2 <TIM_ITRx_SetConfig>
      break;
 800cf2c:	e01c      	b.n	800cf68 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 800cf2e:	687b      	ldr	r3, [r7, #4]
 800cf30:	6818      	ldr	r0, [r3, #0]
 800cf32:	683b      	ldr	r3, [r7, #0]
 800cf34:	6859      	ldr	r1, [r3, #4]
 800cf36:	683b      	ldr	r3, [r7, #0]
 800cf38:	68db      	ldr	r3, [r3, #12]
 800cf3a:	461a      	mov	r2, r3
 800cf3c:	f000 f8ea 	bl	800d114 <TIM_TI1_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 800cf40:	687b      	ldr	r3, [r7, #4]
 800cf42:	681b      	ldr	r3, [r3, #0]
 800cf44:	2140      	movs	r1, #64	; 0x40
 800cf46:	4618      	mov	r0, r3
 800cf48:	f000 f943 	bl	800d1d2 <TIM_ITRx_SetConfig>
      break;
 800cf4c:	e00c      	b.n	800cf68 <HAL_TIM_ConfigClockSource+0x174>
    case TIM_CLOCKSOURCE_ITR3:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 800cf4e:	687b      	ldr	r3, [r7, #4]
 800cf50:	681a      	ldr	r2, [r3, #0]
 800cf52:	683b      	ldr	r3, [r7, #0]
 800cf54:	681b      	ldr	r3, [r3, #0]
 800cf56:	4619      	mov	r1, r3
 800cf58:	4610      	mov	r0, r2
 800cf5a:	f000 f93a 	bl	800d1d2 <TIM_ITRx_SetConfig>
      break;
 800cf5e:	e003      	b.n	800cf68 <HAL_TIM_ConfigClockSource+0x174>
    }

    default:
      status = HAL_ERROR;
 800cf60:	2301      	movs	r3, #1
 800cf62:	73fb      	strb	r3, [r7, #15]
      break;
 800cf64:	e000      	b.n	800cf68 <HAL_TIM_ConfigClockSource+0x174>
      break;
 800cf66:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 800cf68:	687b      	ldr	r3, [r7, #4]
 800cf6a:	2201      	movs	r2, #1
 800cf6c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 800cf70:	687b      	ldr	r3, [r7, #4]
 800cf72:	2200      	movs	r2, #0
 800cf74:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return status;
 800cf78:	7bfb      	ldrb	r3, [r7, #15]
}
 800cf7a:	4618      	mov	r0, r3
 800cf7c:	3710      	adds	r7, #16
 800cf7e:	46bd      	mov	sp, r7
 800cf80:	bd80      	pop	{r7, pc}

0800cf82 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 800cf82:	b480      	push	{r7}
 800cf84:	b083      	sub	sp, #12
 800cf86:	af00      	add	r7, sp, #0
 800cf88:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 800cf8a:	bf00      	nop
 800cf8c:	370c      	adds	r7, #12
 800cf8e:	46bd      	mov	sp, r7
 800cf90:	f85d 7b04 	ldr.w	r7, [sp], #4
 800cf94:	4770      	bx	lr

0800cf96 <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 800cf96:	b480      	push	{r7}
 800cf98:	b083      	sub	sp, #12
 800cf9a:	af00      	add	r7, sp, #0
 800cf9c:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 800cf9e:	bf00      	nop
 800cfa0:	370c      	adds	r7, #12
 800cfa2:	46bd      	mov	sp, r7
 800cfa4:	f85d 7b04 	ldr.w	r7, [sp], #4
 800cfa8:	4770      	bx	lr

0800cfaa <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 800cfaa:	b480      	push	{r7}
 800cfac:	b083      	sub	sp, #12
 800cfae:	af00      	add	r7, sp, #0
 800cfb0:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 800cfb2:	bf00      	nop
 800cfb4:	370c      	adds	r7, #12
 800cfb6:	46bd      	mov	sp, r7
 800cfb8:	f85d 7b04 	ldr.w	r7, [sp], #4
 800cfbc:	4770      	bx	lr

0800cfbe <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 800cfbe:	b480      	push	{r7}
 800cfc0:	b083      	sub	sp, #12
 800cfc2:	af00      	add	r7, sp, #0
 800cfc4:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 800cfc6:	bf00      	nop
 800cfc8:	370c      	adds	r7, #12
 800cfca:	46bd      	mov	sp, r7
 800cfcc:	f85d 7b04 	ldr.w	r7, [sp], #4
 800cfd0:	4770      	bx	lr
	...

0800cfd4 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, TIM_Base_InitTypeDef *Structure)
{
 800cfd4:	b480      	push	{r7}
 800cfd6:	b085      	sub	sp, #20
 800cfd8:	af00      	add	r7, sp, #0
 800cfda:	6078      	str	r0, [r7, #4]
 800cfdc:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 800cfde:	687b      	ldr	r3, [r7, #4]
 800cfe0:	681b      	ldr	r3, [r3, #0]
 800cfe2:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 800cfe4:	687b      	ldr	r3, [r7, #4]
 800cfe6:	4a40      	ldr	r2, [pc, #256]	; (800d0e8 <TIM_Base_SetConfig+0x114>)
 800cfe8:	4293      	cmp	r3, r2
 800cfea:	d013      	beq.n	800d014 <TIM_Base_SetConfig+0x40>
 800cfec:	687b      	ldr	r3, [r7, #4]
 800cfee:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800cff2:	d00f      	beq.n	800d014 <TIM_Base_SetConfig+0x40>
 800cff4:	687b      	ldr	r3, [r7, #4]
 800cff6:	4a3d      	ldr	r2, [pc, #244]	; (800d0ec <TIM_Base_SetConfig+0x118>)
 800cff8:	4293      	cmp	r3, r2
 800cffa:	d00b      	beq.n	800d014 <TIM_Base_SetConfig+0x40>
 800cffc:	687b      	ldr	r3, [r7, #4]
 800cffe:	4a3c      	ldr	r2, [pc, #240]	; (800d0f0 <TIM_Base_SetConfig+0x11c>)
 800d000:	4293      	cmp	r3, r2
 800d002:	d007      	beq.n	800d014 <TIM_Base_SetConfig+0x40>
 800d004:	687b      	ldr	r3, [r7, #4]
 800d006:	4a3b      	ldr	r2, [pc, #236]	; (800d0f4 <TIM_Base_SetConfig+0x120>)
 800d008:	4293      	cmp	r3, r2
 800d00a:	d003      	beq.n	800d014 <TIM_Base_SetConfig+0x40>
 800d00c:	687b      	ldr	r3, [r7, #4]
 800d00e:	4a3a      	ldr	r2, [pc, #232]	; (800d0f8 <TIM_Base_SetConfig+0x124>)
 800d010:	4293      	cmp	r3, r2
 800d012:	d108      	bne.n	800d026 <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 800d014:	68fb      	ldr	r3, [r7, #12]
 800d016:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800d01a:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 800d01c:	683b      	ldr	r3, [r7, #0]
 800d01e:	685b      	ldr	r3, [r3, #4]
 800d020:	68fa      	ldr	r2, [r7, #12]
 800d022:	4313      	orrs	r3, r2
 800d024:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 800d026:	687b      	ldr	r3, [r7, #4]
 800d028:	4a2f      	ldr	r2, [pc, #188]	; (800d0e8 <TIM_Base_SetConfig+0x114>)
 800d02a:	4293      	cmp	r3, r2
 800d02c:	d02b      	beq.n	800d086 <TIM_Base_SetConfig+0xb2>
 800d02e:	687b      	ldr	r3, [r7, #4]
 800d030:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800d034:	d027      	beq.n	800d086 <TIM_Base_SetConfig+0xb2>
 800d036:	687b      	ldr	r3, [r7, #4]
 800d038:	4a2c      	ldr	r2, [pc, #176]	; (800d0ec <TIM_Base_SetConfig+0x118>)
 800d03a:	4293      	cmp	r3, r2
 800d03c:	d023      	beq.n	800d086 <TIM_Base_SetConfig+0xb2>
 800d03e:	687b      	ldr	r3, [r7, #4]
 800d040:	4a2b      	ldr	r2, [pc, #172]	; (800d0f0 <TIM_Base_SetConfig+0x11c>)
 800d042:	4293      	cmp	r3, r2
 800d044:	d01f      	beq.n	800d086 <TIM_Base_SetConfig+0xb2>
 800d046:	687b      	ldr	r3, [r7, #4]
 800d048:	4a2a      	ldr	r2, [pc, #168]	; (800d0f4 <TIM_Base_SetConfig+0x120>)
 800d04a:	4293      	cmp	r3, r2
 800d04c:	d01b      	beq.n	800d086 <TIM_Base_SetConfig+0xb2>
 800d04e:	687b      	ldr	r3, [r7, #4]
 800d050:	4a29      	ldr	r2, [pc, #164]	; (800d0f8 <TIM_Base_SetConfig+0x124>)
 800d052:	4293      	cmp	r3, r2
 800d054:	d017      	beq.n	800d086 <TIM_Base_SetConfig+0xb2>
 800d056:	687b      	ldr	r3, [r7, #4]
 800d058:	4a28      	ldr	r2, [pc, #160]	; (800d0fc <TIM_Base_SetConfig+0x128>)
 800d05a:	4293      	cmp	r3, r2
 800d05c:	d013      	beq.n	800d086 <TIM_Base_SetConfig+0xb2>
 800d05e:	687b      	ldr	r3, [r7, #4]
 800d060:	4a27      	ldr	r2, [pc, #156]	; (800d100 <TIM_Base_SetConfig+0x12c>)
 800d062:	4293      	cmp	r3, r2
 800d064:	d00f      	beq.n	800d086 <TIM_Base_SetConfig+0xb2>
 800d066:	687b      	ldr	r3, [r7, #4]
 800d068:	4a26      	ldr	r2, [pc, #152]	; (800d104 <TIM_Base_SetConfig+0x130>)
 800d06a:	4293      	cmp	r3, r2
 800d06c:	d00b      	beq.n	800d086 <TIM_Base_SetConfig+0xb2>
 800d06e:	687b      	ldr	r3, [r7, #4]
 800d070:	4a25      	ldr	r2, [pc, #148]	; (800d108 <TIM_Base_SetConfig+0x134>)
 800d072:	4293      	cmp	r3, r2
 800d074:	d007      	beq.n	800d086 <TIM_Base_SetConfig+0xb2>
 800d076:	687b      	ldr	r3, [r7, #4]
 800d078:	4a24      	ldr	r2, [pc, #144]	; (800d10c <TIM_Base_SetConfig+0x138>)
 800d07a:	4293      	cmp	r3, r2
 800d07c:	d003      	beq.n	800d086 <TIM_Base_SetConfig+0xb2>
 800d07e:	687b      	ldr	r3, [r7, #4]
 800d080:	4a23      	ldr	r2, [pc, #140]	; (800d110 <TIM_Base_SetConfig+0x13c>)
 800d082:	4293      	cmp	r3, r2
 800d084:	d108      	bne.n	800d098 <TIM_Base_SetConfig+0xc4>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 800d086:	68fb      	ldr	r3, [r7, #12]
 800d088:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 800d08c:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 800d08e:	683b      	ldr	r3, [r7, #0]
 800d090:	68db      	ldr	r3, [r3, #12]
 800d092:	68fa      	ldr	r2, [r7, #12]
 800d094:	4313      	orrs	r3, r2
 800d096:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 800d098:	68fb      	ldr	r3, [r7, #12]
 800d09a:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 800d09e:	683b      	ldr	r3, [r7, #0]
 800d0a0:	695b      	ldr	r3, [r3, #20]
 800d0a2:	4313      	orrs	r3, r2
 800d0a4:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 800d0a6:	687b      	ldr	r3, [r7, #4]
 800d0a8:	68fa      	ldr	r2, [r7, #12]
 800d0aa:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 800d0ac:	683b      	ldr	r3, [r7, #0]
 800d0ae:	689a      	ldr	r2, [r3, #8]
 800d0b0:	687b      	ldr	r3, [r7, #4]
 800d0b2:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 800d0b4:	683b      	ldr	r3, [r7, #0]
 800d0b6:	681a      	ldr	r2, [r3, #0]
 800d0b8:	687b      	ldr	r3, [r7, #4]
 800d0ba:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 800d0bc:	687b      	ldr	r3, [r7, #4]
 800d0be:	4a0a      	ldr	r2, [pc, #40]	; (800d0e8 <TIM_Base_SetConfig+0x114>)
 800d0c0:	4293      	cmp	r3, r2
 800d0c2:	d003      	beq.n	800d0cc <TIM_Base_SetConfig+0xf8>
 800d0c4:	687b      	ldr	r3, [r7, #4]
 800d0c6:	4a0c      	ldr	r2, [pc, #48]	; (800d0f8 <TIM_Base_SetConfig+0x124>)
 800d0c8:	4293      	cmp	r3, r2
 800d0ca:	d103      	bne.n	800d0d4 <TIM_Base_SetConfig+0x100>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 800d0cc:	683b      	ldr	r3, [r7, #0]
 800d0ce:	691a      	ldr	r2, [r3, #16]
 800d0d0:	687b      	ldr	r3, [r7, #4]
 800d0d2:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 800d0d4:	687b      	ldr	r3, [r7, #4]
 800d0d6:	2201      	movs	r2, #1
 800d0d8:	615a      	str	r2, [r3, #20]
}
 800d0da:	bf00      	nop
 800d0dc:	3714      	adds	r7, #20
 800d0de:	46bd      	mov	sp, r7
 800d0e0:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d0e4:	4770      	bx	lr
 800d0e6:	bf00      	nop
 800d0e8:	40010000 	.word	0x40010000
 800d0ec:	40000400 	.word	0x40000400
 800d0f0:	40000800 	.word	0x40000800
 800d0f4:	40000c00 	.word	0x40000c00
 800d0f8:	40010400 	.word	0x40010400
 800d0fc:	40014000 	.word	0x40014000
 800d100:	40014400 	.word	0x40014400
 800d104:	40014800 	.word	0x40014800
 800d108:	40001800 	.word	0x40001800
 800d10c:	40001c00 	.word	0x40001c00
 800d110:	40002000 	.word	0x40002000

0800d114 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 800d114:	b480      	push	{r7}
 800d116:	b087      	sub	sp, #28
 800d118:	af00      	add	r7, sp, #0
 800d11a:	60f8      	str	r0, [r7, #12]
 800d11c:	60b9      	str	r1, [r7, #8]
 800d11e:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 800d120:	68fb      	ldr	r3, [r7, #12]
 800d122:	6a1b      	ldr	r3, [r3, #32]
 800d124:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 800d126:	68fb      	ldr	r3, [r7, #12]
 800d128:	6a1b      	ldr	r3, [r3, #32]
 800d12a:	f023 0201 	bic.w	r2, r3, #1
 800d12e:	68fb      	ldr	r3, [r7, #12]
 800d130:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 800d132:	68fb      	ldr	r3, [r7, #12]
 800d134:	699b      	ldr	r3, [r3, #24]
 800d136:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 800d138:	693b      	ldr	r3, [r7, #16]
 800d13a:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 800d13e:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 800d140:	687b      	ldr	r3, [r7, #4]
 800d142:	011b      	lsls	r3, r3, #4
 800d144:	693a      	ldr	r2, [r7, #16]
 800d146:	4313      	orrs	r3, r2
 800d148:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 800d14a:	697b      	ldr	r3, [r7, #20]
 800d14c:	f023 030a 	bic.w	r3, r3, #10
 800d150:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 800d152:	697a      	ldr	r2, [r7, #20]
 800d154:	68bb      	ldr	r3, [r7, #8]
 800d156:	4313      	orrs	r3, r2
 800d158:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 800d15a:	68fb      	ldr	r3, [r7, #12]
 800d15c:	693a      	ldr	r2, [r7, #16]
 800d15e:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 800d160:	68fb      	ldr	r3, [r7, #12]
 800d162:	697a      	ldr	r2, [r7, #20]
 800d164:	621a      	str	r2, [r3, #32]
}
 800d166:	bf00      	nop
 800d168:	371c      	adds	r7, #28
 800d16a:	46bd      	mov	sp, r7
 800d16c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d170:	4770      	bx	lr

0800d172 <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 800d172:	b480      	push	{r7}
 800d174:	b087      	sub	sp, #28
 800d176:	af00      	add	r7, sp, #0
 800d178:	60f8      	str	r0, [r7, #12]
 800d17a:	60b9      	str	r1, [r7, #8]
 800d17c:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 800d17e:	68fb      	ldr	r3, [r7, #12]
 800d180:	6a1b      	ldr	r3, [r3, #32]
 800d182:	f023 0210 	bic.w	r2, r3, #16
 800d186:	68fb      	ldr	r3, [r7, #12]
 800d188:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 800d18a:	68fb      	ldr	r3, [r7, #12]
 800d18c:	699b      	ldr	r3, [r3, #24]
 800d18e:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 800d190:	68fb      	ldr	r3, [r7, #12]
 800d192:	6a1b      	ldr	r3, [r3, #32]
 800d194:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 800d196:	697b      	ldr	r3, [r7, #20]
 800d198:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 800d19c:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 800d19e:	687b      	ldr	r3, [r7, #4]
 800d1a0:	031b      	lsls	r3, r3, #12
 800d1a2:	697a      	ldr	r2, [r7, #20]
 800d1a4:	4313      	orrs	r3, r2
 800d1a6:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 800d1a8:	693b      	ldr	r3, [r7, #16]
 800d1aa:	f023 03a0 	bic.w	r3, r3, #160	; 0xa0
 800d1ae:	613b      	str	r3, [r7, #16]
  tmpccer |= (TIM_ICPolarity << 4U);
 800d1b0:	68bb      	ldr	r3, [r7, #8]
 800d1b2:	011b      	lsls	r3, r3, #4
 800d1b4:	693a      	ldr	r2, [r7, #16]
 800d1b6:	4313      	orrs	r3, r2
 800d1b8:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 800d1ba:	68fb      	ldr	r3, [r7, #12]
 800d1bc:	697a      	ldr	r2, [r7, #20]
 800d1be:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 800d1c0:	68fb      	ldr	r3, [r7, #12]
 800d1c2:	693a      	ldr	r2, [r7, #16]
 800d1c4:	621a      	str	r2, [r3, #32]
}
 800d1c6:	bf00      	nop
 800d1c8:	371c      	adds	r7, #28
 800d1ca:	46bd      	mov	sp, r7
 800d1cc:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d1d0:	4770      	bx	lr

0800d1d2 <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 800d1d2:	b480      	push	{r7}
 800d1d4:	b085      	sub	sp, #20
 800d1d6:	af00      	add	r7, sp, #0
 800d1d8:	6078      	str	r0, [r7, #4]
 800d1da:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 800d1dc:	687b      	ldr	r3, [r7, #4]
 800d1de:	689b      	ldr	r3, [r3, #8]
 800d1e0:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 800d1e2:	68fb      	ldr	r3, [r7, #12]
 800d1e4:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800d1e8:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 800d1ea:	683a      	ldr	r2, [r7, #0]
 800d1ec:	68fb      	ldr	r3, [r7, #12]
 800d1ee:	4313      	orrs	r3, r2
 800d1f0:	f043 0307 	orr.w	r3, r3, #7
 800d1f4:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 800d1f6:	687b      	ldr	r3, [r7, #4]
 800d1f8:	68fa      	ldr	r2, [r7, #12]
 800d1fa:	609a      	str	r2, [r3, #8]
}
 800d1fc:	bf00      	nop
 800d1fe:	3714      	adds	r7, #20
 800d200:	46bd      	mov	sp, r7
 800d202:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d206:	4770      	bx	lr

0800d208 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 800d208:	b480      	push	{r7}
 800d20a:	b087      	sub	sp, #28
 800d20c:	af00      	add	r7, sp, #0
 800d20e:	60f8      	str	r0, [r7, #12]
 800d210:	60b9      	str	r1, [r7, #8]
 800d212:	607a      	str	r2, [r7, #4]
 800d214:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 800d216:	68fb      	ldr	r3, [r7, #12]
 800d218:	689b      	ldr	r3, [r3, #8]
 800d21a:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 800d21c:	697b      	ldr	r3, [r7, #20]
 800d21e:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 800d222:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 800d224:	683b      	ldr	r3, [r7, #0]
 800d226:	021a      	lsls	r2, r3, #8
 800d228:	687b      	ldr	r3, [r7, #4]
 800d22a:	431a      	orrs	r2, r3
 800d22c:	68bb      	ldr	r3, [r7, #8]
 800d22e:	4313      	orrs	r3, r2
 800d230:	697a      	ldr	r2, [r7, #20]
 800d232:	4313      	orrs	r3, r2
 800d234:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 800d236:	68fb      	ldr	r3, [r7, #12]
 800d238:	697a      	ldr	r2, [r7, #20]
 800d23a:	609a      	str	r2, [r3, #8]
}
 800d23c:	bf00      	nop
 800d23e:	371c      	adds	r7, #28
 800d240:	46bd      	mov	sp, r7
 800d242:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d246:	4770      	bx	lr

0800d248 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        TIM_MasterConfigTypeDef *sMasterConfig)
{
 800d248:	b480      	push	{r7}
 800d24a:	b085      	sub	sp, #20
 800d24c:	af00      	add	r7, sp, #0
 800d24e:	6078      	str	r0, [r7, #4]
 800d250:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 800d252:	687b      	ldr	r3, [r7, #4]
 800d254:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 800d258:	2b01      	cmp	r3, #1
 800d25a:	d101      	bne.n	800d260 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 800d25c:	2302      	movs	r3, #2
 800d25e:	e05a      	b.n	800d316 <HAL_TIMEx_MasterConfigSynchronization+0xce>
 800d260:	687b      	ldr	r3, [r7, #4]
 800d262:	2201      	movs	r2, #1
 800d264:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 800d268:	687b      	ldr	r3, [r7, #4]
 800d26a:	2202      	movs	r2, #2
 800d26c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 800d270:	687b      	ldr	r3, [r7, #4]
 800d272:	681b      	ldr	r3, [r3, #0]
 800d274:	685b      	ldr	r3, [r3, #4]
 800d276:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 800d278:	687b      	ldr	r3, [r7, #4]
 800d27a:	681b      	ldr	r3, [r3, #0]
 800d27c:	689b      	ldr	r3, [r3, #8]
 800d27e:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 800d280:	68fb      	ldr	r3, [r7, #12]
 800d282:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800d286:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 800d288:	683b      	ldr	r3, [r7, #0]
 800d28a:	681b      	ldr	r3, [r3, #0]
 800d28c:	68fa      	ldr	r2, [r7, #12]
 800d28e:	4313      	orrs	r3, r2
 800d290:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 800d292:	687b      	ldr	r3, [r7, #4]
 800d294:	681b      	ldr	r3, [r3, #0]
 800d296:	68fa      	ldr	r2, [r7, #12]
 800d298:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800d29a:	687b      	ldr	r3, [r7, #4]
 800d29c:	681b      	ldr	r3, [r3, #0]
 800d29e:	4a21      	ldr	r2, [pc, #132]	; (800d324 <HAL_TIMEx_MasterConfigSynchronization+0xdc>)
 800d2a0:	4293      	cmp	r3, r2
 800d2a2:	d022      	beq.n	800d2ea <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 800d2a4:	687b      	ldr	r3, [r7, #4]
 800d2a6:	681b      	ldr	r3, [r3, #0]
 800d2a8:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800d2ac:	d01d      	beq.n	800d2ea <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 800d2ae:	687b      	ldr	r3, [r7, #4]
 800d2b0:	681b      	ldr	r3, [r3, #0]
 800d2b2:	4a1d      	ldr	r2, [pc, #116]	; (800d328 <HAL_TIMEx_MasterConfigSynchronization+0xe0>)
 800d2b4:	4293      	cmp	r3, r2
 800d2b6:	d018      	beq.n	800d2ea <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 800d2b8:	687b      	ldr	r3, [r7, #4]
 800d2ba:	681b      	ldr	r3, [r3, #0]
 800d2bc:	4a1b      	ldr	r2, [pc, #108]	; (800d32c <HAL_TIMEx_MasterConfigSynchronization+0xe4>)
 800d2be:	4293      	cmp	r3, r2
 800d2c0:	d013      	beq.n	800d2ea <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 800d2c2:	687b      	ldr	r3, [r7, #4]
 800d2c4:	681b      	ldr	r3, [r3, #0]
 800d2c6:	4a1a      	ldr	r2, [pc, #104]	; (800d330 <HAL_TIMEx_MasterConfigSynchronization+0xe8>)
 800d2c8:	4293      	cmp	r3, r2
 800d2ca:	d00e      	beq.n	800d2ea <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 800d2cc:	687b      	ldr	r3, [r7, #4]
 800d2ce:	681b      	ldr	r3, [r3, #0]
 800d2d0:	4a18      	ldr	r2, [pc, #96]	; (800d334 <HAL_TIMEx_MasterConfigSynchronization+0xec>)
 800d2d2:	4293      	cmp	r3, r2
 800d2d4:	d009      	beq.n	800d2ea <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 800d2d6:	687b      	ldr	r3, [r7, #4]
 800d2d8:	681b      	ldr	r3, [r3, #0]
 800d2da:	4a17      	ldr	r2, [pc, #92]	; (800d338 <HAL_TIMEx_MasterConfigSynchronization+0xf0>)
 800d2dc:	4293      	cmp	r3, r2
 800d2de:	d004      	beq.n	800d2ea <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 800d2e0:	687b      	ldr	r3, [r7, #4]
 800d2e2:	681b      	ldr	r3, [r3, #0]
 800d2e4:	4a15      	ldr	r2, [pc, #84]	; (800d33c <HAL_TIMEx_MasterConfigSynchronization+0xf4>)
 800d2e6:	4293      	cmp	r3, r2
 800d2e8:	d10c      	bne.n	800d304 <HAL_TIMEx_MasterConfigSynchronization+0xbc>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 800d2ea:	68bb      	ldr	r3, [r7, #8]
 800d2ec:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 800d2f0:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 800d2f2:	683b      	ldr	r3, [r7, #0]
 800d2f4:	685b      	ldr	r3, [r3, #4]
 800d2f6:	68ba      	ldr	r2, [r7, #8]
 800d2f8:	4313      	orrs	r3, r2
 800d2fa:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 800d2fc:	687b      	ldr	r3, [r7, #4]
 800d2fe:	681b      	ldr	r3, [r3, #0]
 800d300:	68ba      	ldr	r2, [r7, #8]
 800d302:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 800d304:	687b      	ldr	r3, [r7, #4]
 800d306:	2201      	movs	r2, #1
 800d308:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 800d30c:	687b      	ldr	r3, [r7, #4]
 800d30e:	2200      	movs	r2, #0
 800d310:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 800d314:	2300      	movs	r3, #0
}
 800d316:	4618      	mov	r0, r3
 800d318:	3714      	adds	r7, #20
 800d31a:	46bd      	mov	sp, r7
 800d31c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d320:	4770      	bx	lr
 800d322:	bf00      	nop
 800d324:	40010000 	.word	0x40010000
 800d328:	40000400 	.word	0x40000400
 800d32c:	40000800 	.word	0x40000800
 800d330:	40000c00 	.word	0x40000c00
 800d334:	40010400 	.word	0x40010400
 800d338:	40014000 	.word	0x40014000
 800d33c:	40001800 	.word	0x40001800

0800d340 <HAL_TIMEx_CommutCallback>:
  * @brief  Hall commutation changed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 800d340:	b480      	push	{r7}
 800d342:	b083      	sub	sp, #12
 800d344:	af00      	add	r7, sp, #0
 800d346:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 800d348:	bf00      	nop
 800d34a:	370c      	adds	r7, #12
 800d34c:	46bd      	mov	sp, r7
 800d34e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d352:	4770      	bx	lr

0800d354 <HAL_TIMEx_BreakCallback>:
  * @brief  Hall Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 800d354:	b480      	push	{r7}
 800d356:	b083      	sub	sp, #12
 800d358:	af00      	add	r7, sp, #0
 800d35a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 800d35c:	bf00      	nop
 800d35e:	370c      	adds	r7, #12
 800d360:	46bd      	mov	sp, r7
 800d362:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d366:	4770      	bx	lr

0800d368 <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 800d368:	b580      	push	{r7, lr}
 800d36a:	b082      	sub	sp, #8
 800d36c:	af00      	add	r7, sp, #0
 800d36e:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 800d370:	687b      	ldr	r3, [r7, #4]
 800d372:	2b00      	cmp	r3, #0
 800d374:	d101      	bne.n	800d37a <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 800d376:	2301      	movs	r3, #1
 800d378:	e03f      	b.n	800d3fa <HAL_UART_Init+0x92>
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));

  if (huart->gState == HAL_UART_STATE_RESET)
 800d37a:	687b      	ldr	r3, [r7, #4]
 800d37c:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800d380:	b2db      	uxtb	r3, r3
 800d382:	2b00      	cmp	r3, #0
 800d384:	d106      	bne.n	800d394 <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 800d386:	687b      	ldr	r3, [r7, #4]
 800d388:	2200      	movs	r2, #0
 800d38a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 800d38e:	6878      	ldr	r0, [r7, #4]
 800d390:	f7f7 fa76 	bl	8004880 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 800d394:	687b      	ldr	r3, [r7, #4]
 800d396:	2224      	movs	r2, #36	; 0x24
 800d398:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 800d39c:	687b      	ldr	r3, [r7, #4]
 800d39e:	681b      	ldr	r3, [r3, #0]
 800d3a0:	68da      	ldr	r2, [r3, #12]
 800d3a2:	687b      	ldr	r3, [r7, #4]
 800d3a4:	681b      	ldr	r3, [r3, #0]
 800d3a6:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 800d3aa:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 800d3ac:	6878      	ldr	r0, [r7, #4]
 800d3ae:	f000 fe2b 	bl	800e008 <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 800d3b2:	687b      	ldr	r3, [r7, #4]
 800d3b4:	681b      	ldr	r3, [r3, #0]
 800d3b6:	691a      	ldr	r2, [r3, #16]
 800d3b8:	687b      	ldr	r3, [r7, #4]
 800d3ba:	681b      	ldr	r3, [r3, #0]
 800d3bc:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 800d3c0:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 800d3c2:	687b      	ldr	r3, [r7, #4]
 800d3c4:	681b      	ldr	r3, [r3, #0]
 800d3c6:	695a      	ldr	r2, [r3, #20]
 800d3c8:	687b      	ldr	r3, [r7, #4]
 800d3ca:	681b      	ldr	r3, [r3, #0]
 800d3cc:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 800d3d0:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 800d3d2:	687b      	ldr	r3, [r7, #4]
 800d3d4:	681b      	ldr	r3, [r3, #0]
 800d3d6:	68da      	ldr	r2, [r3, #12]
 800d3d8:	687b      	ldr	r3, [r7, #4]
 800d3da:	681b      	ldr	r3, [r3, #0]
 800d3dc:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 800d3e0:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 800d3e2:	687b      	ldr	r3, [r7, #4]
 800d3e4:	2200      	movs	r2, #0
 800d3e6:	641a      	str	r2, [r3, #64]	; 0x40
  huart->gState = HAL_UART_STATE_READY;
 800d3e8:	687b      	ldr	r3, [r7, #4]
 800d3ea:	2220      	movs	r2, #32
 800d3ec:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
  huart->RxState = HAL_UART_STATE_READY;
 800d3f0:	687b      	ldr	r3, [r7, #4]
 800d3f2:	2220      	movs	r2, #32
 800d3f4:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  return HAL_OK;
 800d3f8:	2300      	movs	r3, #0
}
 800d3fa:	4618      	mov	r0, r3
 800d3fc:	3708      	adds	r7, #8
 800d3fe:	46bd      	mov	sp, r7
 800d400:	bd80      	pop	{r7, pc}

0800d402 <HAL_UART_Receive_IT>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 800d402:	b580      	push	{r7, lr}
 800d404:	b084      	sub	sp, #16
 800d406:	af00      	add	r7, sp, #0
 800d408:	60f8      	str	r0, [r7, #12]
 800d40a:	60b9      	str	r1, [r7, #8]
 800d40c:	4613      	mov	r3, r2
 800d40e:	80fb      	strh	r3, [r7, #6]
  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 800d410:	68fb      	ldr	r3, [r7, #12]
 800d412:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 800d416:	b2db      	uxtb	r3, r3
 800d418:	2b20      	cmp	r3, #32
 800d41a:	d11d      	bne.n	800d458 <HAL_UART_Receive_IT+0x56>
  {
    if ((pData == NULL) || (Size == 0U))
 800d41c:	68bb      	ldr	r3, [r7, #8]
 800d41e:	2b00      	cmp	r3, #0
 800d420:	d002      	beq.n	800d428 <HAL_UART_Receive_IT+0x26>
 800d422:	88fb      	ldrh	r3, [r7, #6]
 800d424:	2b00      	cmp	r3, #0
 800d426:	d101      	bne.n	800d42c <HAL_UART_Receive_IT+0x2a>
    {
      return HAL_ERROR;
 800d428:	2301      	movs	r3, #1
 800d42a:	e016      	b.n	800d45a <HAL_UART_Receive_IT+0x58>
    }

    /* Process Locked */
    __HAL_LOCK(huart);
 800d42c:	68fb      	ldr	r3, [r7, #12]
 800d42e:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 800d432:	2b01      	cmp	r3, #1
 800d434:	d101      	bne.n	800d43a <HAL_UART_Receive_IT+0x38>
 800d436:	2302      	movs	r3, #2
 800d438:	e00f      	b.n	800d45a <HAL_UART_Receive_IT+0x58>
 800d43a:	68fb      	ldr	r3, [r7, #12]
 800d43c:	2201      	movs	r2, #1
 800d43e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Set Reception type to Standard reception */
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800d442:	68fb      	ldr	r3, [r7, #12]
 800d444:	2200      	movs	r2, #0
 800d446:	631a      	str	r2, [r3, #48]	; 0x30

    return (UART_Start_Receive_IT(huart, pData, Size));
 800d448:	88fb      	ldrh	r3, [r7, #6]
 800d44a:	461a      	mov	r2, r3
 800d44c:	68b9      	ldr	r1, [r7, #8]
 800d44e:	68f8      	ldr	r0, [r7, #12]
 800d450:	f000 fbd9 	bl	800dc06 <UART_Start_Receive_IT>
 800d454:	4603      	mov	r3, r0
 800d456:	e000      	b.n	800d45a <HAL_UART_Receive_IT+0x58>
  }
  else
  {
    return HAL_BUSY;
 800d458:	2302      	movs	r3, #2
  }
}
 800d45a:	4618      	mov	r0, r3
 800d45c:	3710      	adds	r7, #16
 800d45e:	46bd      	mov	sp, r7
 800d460:	bd80      	pop	{r7, pc}
	...

0800d464 <HAL_UART_Transmit_DMA>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be sent
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit_DMA(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size)
{
 800d464:	b580      	push	{r7, lr}
 800d466:	b08c      	sub	sp, #48	; 0x30
 800d468:	af00      	add	r7, sp, #0
 800d46a:	60f8      	str	r0, [r7, #12]
 800d46c:	60b9      	str	r1, [r7, #8]
 800d46e:	4613      	mov	r3, r2
 800d470:	80fb      	strh	r3, [r7, #6]
  const uint32_t *tmp;

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 800d472:	68fb      	ldr	r3, [r7, #12]
 800d474:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800d478:	b2db      	uxtb	r3, r3
 800d47a:	2b20      	cmp	r3, #32
 800d47c:	d165      	bne.n	800d54a <HAL_UART_Transmit_DMA+0xe6>
  {
    if ((pData == NULL) || (Size == 0U))
 800d47e:	68bb      	ldr	r3, [r7, #8]
 800d480:	2b00      	cmp	r3, #0
 800d482:	d002      	beq.n	800d48a <HAL_UART_Transmit_DMA+0x26>
 800d484:	88fb      	ldrh	r3, [r7, #6]
 800d486:	2b00      	cmp	r3, #0
 800d488:	d101      	bne.n	800d48e <HAL_UART_Transmit_DMA+0x2a>
    {
      return HAL_ERROR;
 800d48a:	2301      	movs	r3, #1
 800d48c:	e05e      	b.n	800d54c <HAL_UART_Transmit_DMA+0xe8>
    }

    /* Process Locked */
    __HAL_LOCK(huart);
 800d48e:	68fb      	ldr	r3, [r7, #12]
 800d490:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 800d494:	2b01      	cmp	r3, #1
 800d496:	d101      	bne.n	800d49c <HAL_UART_Transmit_DMA+0x38>
 800d498:	2302      	movs	r3, #2
 800d49a:	e057      	b.n	800d54c <HAL_UART_Transmit_DMA+0xe8>
 800d49c:	68fb      	ldr	r3, [r7, #12]
 800d49e:	2201      	movs	r2, #1
 800d4a0:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    huart->pTxBuffPtr = pData;
 800d4a4:	68ba      	ldr	r2, [r7, #8]
 800d4a6:	68fb      	ldr	r3, [r7, #12]
 800d4a8:	621a      	str	r2, [r3, #32]
    huart->TxXferSize = Size;
 800d4aa:	68fb      	ldr	r3, [r7, #12]
 800d4ac:	88fa      	ldrh	r2, [r7, #6]
 800d4ae:	849a      	strh	r2, [r3, #36]	; 0x24
    huart->TxXferCount = Size;
 800d4b0:	68fb      	ldr	r3, [r7, #12]
 800d4b2:	88fa      	ldrh	r2, [r7, #6]
 800d4b4:	84da      	strh	r2, [r3, #38]	; 0x26

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 800d4b6:	68fb      	ldr	r3, [r7, #12]
 800d4b8:	2200      	movs	r2, #0
 800d4ba:	641a      	str	r2, [r3, #64]	; 0x40
    huart->gState = HAL_UART_STATE_BUSY_TX;
 800d4bc:	68fb      	ldr	r3, [r7, #12]
 800d4be:	2221      	movs	r2, #33	; 0x21
 800d4c0:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

    /* Set the UART DMA transfer complete callback */
    huart->hdmatx->XferCpltCallback = UART_DMATransmitCplt;
 800d4c4:	68fb      	ldr	r3, [r7, #12]
 800d4c6:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800d4c8:	4a22      	ldr	r2, [pc, #136]	; (800d554 <HAL_UART_Transmit_DMA+0xf0>)
 800d4ca:	63da      	str	r2, [r3, #60]	; 0x3c

    /* Set the UART DMA Half transfer complete callback */
    huart->hdmatx->XferHalfCpltCallback = UART_DMATxHalfCplt;
 800d4cc:	68fb      	ldr	r3, [r7, #12]
 800d4ce:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800d4d0:	4a21      	ldr	r2, [pc, #132]	; (800d558 <HAL_UART_Transmit_DMA+0xf4>)
 800d4d2:	641a      	str	r2, [r3, #64]	; 0x40

    /* Set the DMA error callback */
    huart->hdmatx->XferErrorCallback = UART_DMAError;
 800d4d4:	68fb      	ldr	r3, [r7, #12]
 800d4d6:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800d4d8:	4a20      	ldr	r2, [pc, #128]	; (800d55c <HAL_UART_Transmit_DMA+0xf8>)
 800d4da:	64da      	str	r2, [r3, #76]	; 0x4c

    /* Set the DMA abort callback */
    huart->hdmatx->XferAbortCallback = NULL;
 800d4dc:	68fb      	ldr	r3, [r7, #12]
 800d4de:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800d4e0:	2200      	movs	r2, #0
 800d4e2:	651a      	str	r2, [r3, #80]	; 0x50

    /* Enable the UART transmit DMA stream */
    tmp = (const uint32_t *)&pData;
 800d4e4:	f107 0308 	add.w	r3, r7, #8
 800d4e8:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_DMA_Start_IT(huart->hdmatx, *(const uint32_t *)tmp, (uint32_t)&huart->Instance->DR, Size);
 800d4ea:	68fb      	ldr	r3, [r7, #12]
 800d4ec:	6b58      	ldr	r0, [r3, #52]	; 0x34
 800d4ee:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800d4f0:	6819      	ldr	r1, [r3, #0]
 800d4f2:	68fb      	ldr	r3, [r7, #12]
 800d4f4:	681b      	ldr	r3, [r3, #0]
 800d4f6:	3304      	adds	r3, #4
 800d4f8:	461a      	mov	r2, r3
 800d4fa:	88fb      	ldrh	r3, [r7, #6]
 800d4fc:	f7fc fea0 	bl	800a240 <HAL_DMA_Start_IT>

    /* Clear the TC flag in the SR register by writing 0 to it */
    __HAL_UART_CLEAR_FLAG(huart, UART_FLAG_TC);
 800d500:	68fb      	ldr	r3, [r7, #12]
 800d502:	681b      	ldr	r3, [r3, #0]
 800d504:	f06f 0240 	mvn.w	r2, #64	; 0x40
 800d508:	601a      	str	r2, [r3, #0]

    /* Process Unlocked */
    __HAL_UNLOCK(huart);
 800d50a:	68fb      	ldr	r3, [r7, #12]
 800d50c:	2200      	movs	r2, #0
 800d50e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Enable the DMA transfer for transmit request by setting the DMAT bit
       in the UART CR3 register */
    ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_DMAT);
 800d512:	68fb      	ldr	r3, [r7, #12]
 800d514:	681b      	ldr	r3, [r3, #0]
 800d516:	3314      	adds	r3, #20
 800d518:	61bb      	str	r3, [r7, #24]
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800d51a:	69bb      	ldr	r3, [r7, #24]
 800d51c:	e853 3f00 	ldrex	r3, [r3]
 800d520:	617b      	str	r3, [r7, #20]
   return(result);
 800d522:	697b      	ldr	r3, [r7, #20]
 800d524:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800d528:	62bb      	str	r3, [r7, #40]	; 0x28
 800d52a:	68fb      	ldr	r3, [r7, #12]
 800d52c:	681b      	ldr	r3, [r3, #0]
 800d52e:	3314      	adds	r3, #20
 800d530:	6aba      	ldr	r2, [r7, #40]	; 0x28
 800d532:	627a      	str	r2, [r7, #36]	; 0x24
 800d534:	623b      	str	r3, [r7, #32]
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800d536:	6a39      	ldr	r1, [r7, #32]
 800d538:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800d53a:	e841 2300 	strex	r3, r2, [r1]
 800d53e:	61fb      	str	r3, [r7, #28]
   return(result);
 800d540:	69fb      	ldr	r3, [r7, #28]
 800d542:	2b00      	cmp	r3, #0
 800d544:	d1e5      	bne.n	800d512 <HAL_UART_Transmit_DMA+0xae>

    return HAL_OK;
 800d546:	2300      	movs	r3, #0
 800d548:	e000      	b.n	800d54c <HAL_UART_Transmit_DMA+0xe8>
  }
  else
  {
    return HAL_BUSY;
 800d54a:	2302      	movs	r3, #2
  }
}
 800d54c:	4618      	mov	r0, r3
 800d54e:	3730      	adds	r7, #48	; 0x30
 800d550:	46bd      	mov	sp, r7
 800d552:	bd80      	pop	{r7, pc}
 800d554:	0800dabd 	.word	0x0800dabd
 800d558:	0800db57 	.word	0x0800db57
 800d55c:	0800db73 	.word	0x0800db73

0800d560 <HAL_UART_IRQHandler>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 800d560:	b580      	push	{r7, lr}
 800d562:	b0ba      	sub	sp, #232	; 0xe8
 800d564:	af00      	add	r7, sp, #0
 800d566:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->SR);
 800d568:	687b      	ldr	r3, [r7, #4]
 800d56a:	681b      	ldr	r3, [r3, #0]
 800d56c:	681b      	ldr	r3, [r3, #0]
 800d56e:	f8c7 30e4 	str.w	r3, [r7, #228]	; 0xe4
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 800d572:	687b      	ldr	r3, [r7, #4]
 800d574:	681b      	ldr	r3, [r3, #0]
 800d576:	68db      	ldr	r3, [r3, #12]
 800d578:	f8c7 30e0 	str.w	r3, [r7, #224]	; 0xe0
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 800d57c:	687b      	ldr	r3, [r7, #4]
 800d57e:	681b      	ldr	r3, [r3, #0]
 800d580:	695b      	ldr	r3, [r3, #20]
 800d582:	f8c7 30dc 	str.w	r3, [r7, #220]	; 0xdc
  uint32_t errorflags = 0x00U;
 800d586:	2300      	movs	r3, #0
 800d588:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
  uint32_t dmarequest = 0x00U;
 800d58c:	2300      	movs	r3, #0
 800d58e:	f8c7 30d4 	str.w	r3, [r7, #212]	; 0xd4

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_SR_PE | USART_SR_FE | USART_SR_ORE | USART_SR_NE));
 800d592:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800d596:	f003 030f 	and.w	r3, r3, #15
 800d59a:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
  if (errorflags == RESET)
 800d59e:	f8d7 30d8 	ldr.w	r3, [r7, #216]	; 0xd8
 800d5a2:	2b00      	cmp	r3, #0
 800d5a4:	d10f      	bne.n	800d5c6 <HAL_UART_IRQHandler+0x66>
  {
    /* UART in mode Receiver -------------------------------------------------*/
    if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 800d5a6:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800d5aa:	f003 0320 	and.w	r3, r3, #32
 800d5ae:	2b00      	cmp	r3, #0
 800d5b0:	d009      	beq.n	800d5c6 <HAL_UART_IRQHandler+0x66>
 800d5b2:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 800d5b6:	f003 0320 	and.w	r3, r3, #32
 800d5ba:	2b00      	cmp	r3, #0
 800d5bc:	d003      	beq.n	800d5c6 <HAL_UART_IRQHandler+0x66>
    {
      UART_Receive_IT(huart);
 800d5be:	6878      	ldr	r0, [r7, #4]
 800d5c0:	f000 fc66 	bl	800de90 <UART_Receive_IT>
      return;
 800d5c4:	e256      	b.n	800da74 <HAL_UART_IRQHandler+0x514>
    }
  }

  /* If some errors occur */
  if ((errorflags != RESET) && (((cr3its & USART_CR3_EIE) != RESET)
 800d5c6:	f8d7 30d8 	ldr.w	r3, [r7, #216]	; 0xd8
 800d5ca:	2b00      	cmp	r3, #0
 800d5cc:	f000 80de 	beq.w	800d78c <HAL_UART_IRQHandler+0x22c>
 800d5d0:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 800d5d4:	f003 0301 	and.w	r3, r3, #1
 800d5d8:	2b00      	cmp	r3, #0
 800d5da:	d106      	bne.n	800d5ea <HAL_UART_IRQHandler+0x8a>
                                || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE)) != RESET)))
 800d5dc:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 800d5e0:	f403 7390 	and.w	r3, r3, #288	; 0x120
 800d5e4:	2b00      	cmp	r3, #0
 800d5e6:	f000 80d1 	beq.w	800d78c <HAL_UART_IRQHandler+0x22c>
  {
    /* UART parity error interrupt occurred ----------------------------------*/
    if (((isrflags & USART_SR_PE) != RESET) && ((cr1its & USART_CR1_PEIE) != RESET))
 800d5ea:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800d5ee:	f003 0301 	and.w	r3, r3, #1
 800d5f2:	2b00      	cmp	r3, #0
 800d5f4:	d00b      	beq.n	800d60e <HAL_UART_IRQHandler+0xae>
 800d5f6:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 800d5fa:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800d5fe:	2b00      	cmp	r3, #0
 800d600:	d005      	beq.n	800d60e <HAL_UART_IRQHandler+0xae>
    {
      huart->ErrorCode |= HAL_UART_ERROR_PE;
 800d602:	687b      	ldr	r3, [r7, #4]
 800d604:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800d606:	f043 0201 	orr.w	r2, r3, #1
 800d60a:	687b      	ldr	r3, [r7, #4]
 800d60c:	641a      	str	r2, [r3, #64]	; 0x40
    }

    /* UART noise error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_NE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 800d60e:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800d612:	f003 0304 	and.w	r3, r3, #4
 800d616:	2b00      	cmp	r3, #0
 800d618:	d00b      	beq.n	800d632 <HAL_UART_IRQHandler+0xd2>
 800d61a:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 800d61e:	f003 0301 	and.w	r3, r3, #1
 800d622:	2b00      	cmp	r3, #0
 800d624:	d005      	beq.n	800d632 <HAL_UART_IRQHandler+0xd2>
    {
      huart->ErrorCode |= HAL_UART_ERROR_NE;
 800d626:	687b      	ldr	r3, [r7, #4]
 800d628:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800d62a:	f043 0202 	orr.w	r2, r3, #2
 800d62e:	687b      	ldr	r3, [r7, #4]
 800d630:	641a      	str	r2, [r3, #64]	; 0x40
    }

    /* UART frame error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_FE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 800d632:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800d636:	f003 0302 	and.w	r3, r3, #2
 800d63a:	2b00      	cmp	r3, #0
 800d63c:	d00b      	beq.n	800d656 <HAL_UART_IRQHandler+0xf6>
 800d63e:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 800d642:	f003 0301 	and.w	r3, r3, #1
 800d646:	2b00      	cmp	r3, #0
 800d648:	d005      	beq.n	800d656 <HAL_UART_IRQHandler+0xf6>
    {
      huart->ErrorCode |= HAL_UART_ERROR_FE;
 800d64a:	687b      	ldr	r3, [r7, #4]
 800d64c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800d64e:	f043 0204 	orr.w	r2, r3, #4
 800d652:	687b      	ldr	r3, [r7, #4]
 800d654:	641a      	str	r2, [r3, #64]	; 0x40
    }

    /* UART Over-Run interrupt occurred --------------------------------------*/
    if (((isrflags & USART_SR_ORE) != RESET) && (((cr1its & USART_CR1_RXNEIE) != RESET)
 800d656:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800d65a:	f003 0308 	and.w	r3, r3, #8
 800d65e:	2b00      	cmp	r3, #0
 800d660:	d011      	beq.n	800d686 <HAL_UART_IRQHandler+0x126>
 800d662:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 800d666:	f003 0320 	and.w	r3, r3, #32
 800d66a:	2b00      	cmp	r3, #0
 800d66c:	d105      	bne.n	800d67a <HAL_UART_IRQHandler+0x11a>
                                                 || ((cr3its & USART_CR3_EIE) != RESET)))
 800d66e:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 800d672:	f003 0301 	and.w	r3, r3, #1
 800d676:	2b00      	cmp	r3, #0
 800d678:	d005      	beq.n	800d686 <HAL_UART_IRQHandler+0x126>
    {
      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 800d67a:	687b      	ldr	r3, [r7, #4]
 800d67c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800d67e:	f043 0208 	orr.w	r2, r3, #8
 800d682:	687b      	ldr	r3, [r7, #4]
 800d684:	641a      	str	r2, [r3, #64]	; 0x40
    }

    /* Call UART Error Call back function if need be --------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 800d686:	687b      	ldr	r3, [r7, #4]
 800d688:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800d68a:	2b00      	cmp	r3, #0
 800d68c:	f000 81ed 	beq.w	800da6a <HAL_UART_IRQHandler+0x50a>
    {
      /* UART in mode Receiver -----------------------------------------------*/
      if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 800d690:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800d694:	f003 0320 	and.w	r3, r3, #32
 800d698:	2b00      	cmp	r3, #0
 800d69a:	d008      	beq.n	800d6ae <HAL_UART_IRQHandler+0x14e>
 800d69c:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 800d6a0:	f003 0320 	and.w	r3, r3, #32
 800d6a4:	2b00      	cmp	r3, #0
 800d6a6:	d002      	beq.n	800d6ae <HAL_UART_IRQHandler+0x14e>
      {
        UART_Receive_IT(huart);
 800d6a8:	6878      	ldr	r0, [r7, #4]
 800d6aa:	f000 fbf1 	bl	800de90 <UART_Receive_IT>
      }

      /* If Overrun error occurs, or if any error occurs in DMA mode reception,
         consider error as blocking */
      dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 800d6ae:	687b      	ldr	r3, [r7, #4]
 800d6b0:	681b      	ldr	r3, [r3, #0]
 800d6b2:	695b      	ldr	r3, [r3, #20]
 800d6b4:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800d6b8:	2b40      	cmp	r3, #64	; 0x40
 800d6ba:	bf0c      	ite	eq
 800d6bc:	2301      	moveq	r3, #1
 800d6be:	2300      	movne	r3, #0
 800d6c0:	b2db      	uxtb	r3, r3
 800d6c2:	f8c7 30d4 	str.w	r3, [r7, #212]	; 0xd4
      if (((huart->ErrorCode & HAL_UART_ERROR_ORE) != RESET) || dmarequest)
 800d6c6:	687b      	ldr	r3, [r7, #4]
 800d6c8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800d6ca:	f003 0308 	and.w	r3, r3, #8
 800d6ce:	2b00      	cmp	r3, #0
 800d6d0:	d103      	bne.n	800d6da <HAL_UART_IRQHandler+0x17a>
 800d6d2:	f8d7 30d4 	ldr.w	r3, [r7, #212]	; 0xd4
 800d6d6:	2b00      	cmp	r3, #0
 800d6d8:	d04f      	beq.n	800d77a <HAL_UART_IRQHandler+0x21a>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 800d6da:	6878      	ldr	r0, [r7, #4]
 800d6dc:	f000 faf9 	bl	800dcd2 <UART_EndRxTransfer>

        /* Disable the UART DMA Rx request if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800d6e0:	687b      	ldr	r3, [r7, #4]
 800d6e2:	681b      	ldr	r3, [r3, #0]
 800d6e4:	695b      	ldr	r3, [r3, #20]
 800d6e6:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800d6ea:	2b40      	cmp	r3, #64	; 0x40
 800d6ec:	d141      	bne.n	800d772 <HAL_UART_IRQHandler+0x212>
        {
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 800d6ee:	687b      	ldr	r3, [r7, #4]
 800d6f0:	681b      	ldr	r3, [r3, #0]
 800d6f2:	3314      	adds	r3, #20
 800d6f4:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800d6f8:	f8d7 309c 	ldr.w	r3, [r7, #156]	; 0x9c
 800d6fc:	e853 3f00 	ldrex	r3, [r3]
 800d700:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
   return(result);
 800d704:	f8d7 3098 	ldr.w	r3, [r7, #152]	; 0x98
 800d708:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 800d70c:	f8c7 30d0 	str.w	r3, [r7, #208]	; 0xd0
 800d710:	687b      	ldr	r3, [r7, #4]
 800d712:	681b      	ldr	r3, [r3, #0]
 800d714:	3314      	adds	r3, #20
 800d716:	f8d7 20d0 	ldr.w	r2, [r7, #208]	; 0xd0
 800d71a:	f8c7 20a8 	str.w	r2, [r7, #168]	; 0xa8
 800d71e:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800d722:	f8d7 10a4 	ldr.w	r1, [r7, #164]	; 0xa4
 800d726:	f8d7 20a8 	ldr.w	r2, [r7, #168]	; 0xa8
 800d72a:	e841 2300 	strex	r3, r2, [r1]
 800d72e:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
   return(result);
 800d732:	f8d7 30a0 	ldr.w	r3, [r7, #160]	; 0xa0
 800d736:	2b00      	cmp	r3, #0
 800d738:	d1d9      	bne.n	800d6ee <HAL_UART_IRQHandler+0x18e>

          /* Abort the UART DMA Rx stream */
          if (huart->hdmarx != NULL)
 800d73a:	687b      	ldr	r3, [r7, #4]
 800d73c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800d73e:	2b00      	cmp	r3, #0
 800d740:	d013      	beq.n	800d76a <HAL_UART_IRQHandler+0x20a>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 800d742:	687b      	ldr	r3, [r7, #4]
 800d744:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800d746:	4a7d      	ldr	r2, [pc, #500]	; (800d93c <HAL_UART_IRQHandler+0x3dc>)
 800d748:	651a      	str	r2, [r3, #80]	; 0x50
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 800d74a:	687b      	ldr	r3, [r7, #4]
 800d74c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800d74e:	4618      	mov	r0, r3
 800d750:	f7fc fe3e 	bl	800a3d0 <HAL_DMA_Abort_IT>
 800d754:	4603      	mov	r3, r0
 800d756:	2b00      	cmp	r3, #0
 800d758:	d016      	beq.n	800d788 <HAL_UART_IRQHandler+0x228>
            {
              /* Call Directly XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 800d75a:	687b      	ldr	r3, [r7, #4]
 800d75c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800d75e:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800d760:	687a      	ldr	r2, [r7, #4]
 800d762:	6b92      	ldr	r2, [r2, #56]	; 0x38
 800d764:	4610      	mov	r0, r2
 800d766:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800d768:	e00e      	b.n	800d788 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 800d76a:	6878      	ldr	r0, [r7, #4]
 800d76c:	f000 f990 	bl	800da90 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800d770:	e00a      	b.n	800d788 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 800d772:	6878      	ldr	r0, [r7, #4]
 800d774:	f000 f98c 	bl	800da90 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800d778:	e006      	b.n	800d788 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 800d77a:	6878      	ldr	r0, [r7, #4]
 800d77c:	f000 f988 	bl	800da90 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

        huart->ErrorCode = HAL_UART_ERROR_NONE;
 800d780:	687b      	ldr	r3, [r7, #4]
 800d782:	2200      	movs	r2, #0
 800d784:	641a      	str	r2, [r3, #64]	; 0x40
      }
    }
    return;
 800d786:	e170      	b.n	800da6a <HAL_UART_IRQHandler+0x50a>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800d788:	bf00      	nop
    return;
 800d78a:	e16e      	b.n	800da6a <HAL_UART_IRQHandler+0x50a>
  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if ((huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800d78c:	687b      	ldr	r3, [r7, #4]
 800d78e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800d790:	2b01      	cmp	r3, #1
 800d792:	f040 814a 	bne.w	800da2a <HAL_UART_IRQHandler+0x4ca>
      && ((isrflags & USART_SR_IDLE) != 0U)
 800d796:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800d79a:	f003 0310 	and.w	r3, r3, #16
 800d79e:	2b00      	cmp	r3, #0
 800d7a0:	f000 8143 	beq.w	800da2a <HAL_UART_IRQHandler+0x4ca>
      && ((cr1its & USART_SR_IDLE) != 0U))
 800d7a4:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 800d7a8:	f003 0310 	and.w	r3, r3, #16
 800d7ac:	2b00      	cmp	r3, #0
 800d7ae:	f000 813c 	beq.w	800da2a <HAL_UART_IRQHandler+0x4ca>
  {
    __HAL_UART_CLEAR_IDLEFLAG(huart);
 800d7b2:	2300      	movs	r3, #0
 800d7b4:	60bb      	str	r3, [r7, #8]
 800d7b6:	687b      	ldr	r3, [r7, #4]
 800d7b8:	681b      	ldr	r3, [r3, #0]
 800d7ba:	681b      	ldr	r3, [r3, #0]
 800d7bc:	60bb      	str	r3, [r7, #8]
 800d7be:	687b      	ldr	r3, [r7, #4]
 800d7c0:	681b      	ldr	r3, [r3, #0]
 800d7c2:	685b      	ldr	r3, [r3, #4]
 800d7c4:	60bb      	str	r3, [r7, #8]
 800d7c6:	68bb      	ldr	r3, [r7, #8]

    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800d7c8:	687b      	ldr	r3, [r7, #4]
 800d7ca:	681b      	ldr	r3, [r3, #0]
 800d7cc:	695b      	ldr	r3, [r3, #20]
 800d7ce:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800d7d2:	2b40      	cmp	r3, #64	; 0x40
 800d7d4:	f040 80b4 	bne.w	800d940 <HAL_UART_IRQHandler+0x3e0>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 800d7d8:	687b      	ldr	r3, [r7, #4]
 800d7da:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800d7dc:	681b      	ldr	r3, [r3, #0]
 800d7de:	685b      	ldr	r3, [r3, #4]
 800d7e0:	f8a7 30be 	strh.w	r3, [r7, #190]	; 0xbe
      if ((nb_remaining_rx_data > 0U)
 800d7e4:	f8b7 30be 	ldrh.w	r3, [r7, #190]	; 0xbe
 800d7e8:	2b00      	cmp	r3, #0
 800d7ea:	f000 8140 	beq.w	800da6e <HAL_UART_IRQHandler+0x50e>
          && (nb_remaining_rx_data < huart->RxXferSize))
 800d7ee:	687b      	ldr	r3, [r7, #4]
 800d7f0:	8d9b      	ldrh	r3, [r3, #44]	; 0x2c
 800d7f2:	f8b7 20be 	ldrh.w	r2, [r7, #190]	; 0xbe
 800d7f6:	429a      	cmp	r2, r3
 800d7f8:	f080 8139 	bcs.w	800da6e <HAL_UART_IRQHandler+0x50e>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 800d7fc:	687b      	ldr	r3, [r7, #4]
 800d7fe:	f8b7 20be 	ldrh.w	r2, [r7, #190]	; 0xbe
 800d802:	85da      	strh	r2, [r3, #46]	; 0x2e

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (huart->hdmarx->Init.Mode != DMA_CIRCULAR)
 800d804:	687b      	ldr	r3, [r7, #4]
 800d806:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800d808:	69db      	ldr	r3, [r3, #28]
 800d80a:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 800d80e:	f000 8088 	beq.w	800d922 <HAL_UART_IRQHandler+0x3c2>
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 800d812:	687b      	ldr	r3, [r7, #4]
 800d814:	681b      	ldr	r3, [r3, #0]
 800d816:	330c      	adds	r3, #12
 800d818:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800d81c:	f8d7 3088 	ldr.w	r3, [r7, #136]	; 0x88
 800d820:	e853 3f00 	ldrex	r3, [r3]
 800d824:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
   return(result);
 800d828:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 800d82c:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 800d830:	f8c7 30b8 	str.w	r3, [r7, #184]	; 0xb8
 800d834:	687b      	ldr	r3, [r7, #4]
 800d836:	681b      	ldr	r3, [r3, #0]
 800d838:	330c      	adds	r3, #12
 800d83a:	f8d7 20b8 	ldr.w	r2, [r7, #184]	; 0xb8
 800d83e:	f8c7 2094 	str.w	r2, [r7, #148]	; 0x94
 800d842:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800d846:	f8d7 1090 	ldr.w	r1, [r7, #144]	; 0x90
 800d84a:	f8d7 2094 	ldr.w	r2, [r7, #148]	; 0x94
 800d84e:	e841 2300 	strex	r3, r2, [r1]
 800d852:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
   return(result);
 800d856:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 800d85a:	2b00      	cmp	r3, #0
 800d85c:	d1d9      	bne.n	800d812 <HAL_UART_IRQHandler+0x2b2>
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800d85e:	687b      	ldr	r3, [r7, #4]
 800d860:	681b      	ldr	r3, [r3, #0]
 800d862:	3314      	adds	r3, #20
 800d864:	677b      	str	r3, [r7, #116]	; 0x74
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800d866:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 800d868:	e853 3f00 	ldrex	r3, [r3]
 800d86c:	673b      	str	r3, [r7, #112]	; 0x70
   return(result);
 800d86e:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 800d870:	f023 0301 	bic.w	r3, r3, #1
 800d874:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
 800d878:	687b      	ldr	r3, [r7, #4]
 800d87a:	681b      	ldr	r3, [r3, #0]
 800d87c:	3314      	adds	r3, #20
 800d87e:	f8d7 20b4 	ldr.w	r2, [r7, #180]	; 0xb4
 800d882:	f8c7 2080 	str.w	r2, [r7, #128]	; 0x80
 800d886:	67fb      	str	r3, [r7, #124]	; 0x7c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800d888:	6ff9      	ldr	r1, [r7, #124]	; 0x7c
 800d88a:	f8d7 2080 	ldr.w	r2, [r7, #128]	; 0x80
 800d88e:	e841 2300 	strex	r3, r2, [r1]
 800d892:	67bb      	str	r3, [r7, #120]	; 0x78
   return(result);
 800d894:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 800d896:	2b00      	cmp	r3, #0
 800d898:	d1e1      	bne.n	800d85e <HAL_UART_IRQHandler+0x2fe>

          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
             in the UART CR3 register */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 800d89a:	687b      	ldr	r3, [r7, #4]
 800d89c:	681b      	ldr	r3, [r3, #0]
 800d89e:	3314      	adds	r3, #20
 800d8a0:	663b      	str	r3, [r7, #96]	; 0x60
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800d8a2:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 800d8a4:	e853 3f00 	ldrex	r3, [r3]
 800d8a8:	65fb      	str	r3, [r7, #92]	; 0x5c
   return(result);
 800d8aa:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 800d8ac:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 800d8b0:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
 800d8b4:	687b      	ldr	r3, [r7, #4]
 800d8b6:	681b      	ldr	r3, [r3, #0]
 800d8b8:	3314      	adds	r3, #20
 800d8ba:	f8d7 20b0 	ldr.w	r2, [r7, #176]	; 0xb0
 800d8be:	66fa      	str	r2, [r7, #108]	; 0x6c
 800d8c0:	66bb      	str	r3, [r7, #104]	; 0x68
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800d8c2:	6eb9      	ldr	r1, [r7, #104]	; 0x68
 800d8c4:	6efa      	ldr	r2, [r7, #108]	; 0x6c
 800d8c6:	e841 2300 	strex	r3, r2, [r1]
 800d8ca:	667b      	str	r3, [r7, #100]	; 0x64
   return(result);
 800d8cc:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 800d8ce:	2b00      	cmp	r3, #0
 800d8d0:	d1e3      	bne.n	800d89a <HAL_UART_IRQHandler+0x33a>

          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 800d8d2:	687b      	ldr	r3, [r7, #4]
 800d8d4:	2220      	movs	r2, #32
 800d8d6:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800d8da:	687b      	ldr	r3, [r7, #4]
 800d8dc:	2200      	movs	r2, #0
 800d8de:	631a      	str	r2, [r3, #48]	; 0x30

          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800d8e0:	687b      	ldr	r3, [r7, #4]
 800d8e2:	681b      	ldr	r3, [r3, #0]
 800d8e4:	330c      	adds	r3, #12
 800d8e6:	64fb      	str	r3, [r7, #76]	; 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800d8e8:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800d8ea:	e853 3f00 	ldrex	r3, [r3]
 800d8ee:	64bb      	str	r3, [r7, #72]	; 0x48
   return(result);
 800d8f0:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 800d8f2:	f023 0310 	bic.w	r3, r3, #16
 800d8f6:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
 800d8fa:	687b      	ldr	r3, [r7, #4]
 800d8fc:	681b      	ldr	r3, [r3, #0]
 800d8fe:	330c      	adds	r3, #12
 800d900:	f8d7 20ac 	ldr.w	r2, [r7, #172]	; 0xac
 800d904:	65ba      	str	r2, [r7, #88]	; 0x58
 800d906:	657b      	str	r3, [r7, #84]	; 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800d908:	6d79      	ldr	r1, [r7, #84]	; 0x54
 800d90a:	6dba      	ldr	r2, [r7, #88]	; 0x58
 800d90c:	e841 2300 	strex	r3, r2, [r1]
 800d910:	653b      	str	r3, [r7, #80]	; 0x50
   return(result);
 800d912:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 800d914:	2b00      	cmp	r3, #0
 800d916:	d1e3      	bne.n	800d8e0 <HAL_UART_IRQHandler+0x380>

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 800d918:	687b      	ldr	r3, [r7, #4]
 800d91a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800d91c:	4618      	mov	r0, r3
 800d91e:	f7fc fce7 	bl	800a2f0 <HAL_DMA_Abort>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 800d922:	687b      	ldr	r3, [r7, #4]
 800d924:	8d9a      	ldrh	r2, [r3, #44]	; 0x2c
 800d926:	687b      	ldr	r3, [r7, #4]
 800d928:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 800d92a:	b29b      	uxth	r3, r3
 800d92c:	1ad3      	subs	r3, r2, r3
 800d92e:	b29b      	uxth	r3, r3
 800d930:	4619      	mov	r1, r3
 800d932:	6878      	ldr	r0, [r7, #4]
 800d934:	f000 f8b6 	bl	800daa4 <HAL_UARTEx_RxEventCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }
      return;
 800d938:	e099      	b.n	800da6e <HAL_UART_IRQHandler+0x50e>
 800d93a:	bf00      	nop
 800d93c:	0800dd99 	.word	0x0800dd99
    else
    {
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 800d940:	687b      	ldr	r3, [r7, #4]
 800d942:	8d9a      	ldrh	r2, [r3, #44]	; 0x2c
 800d944:	687b      	ldr	r3, [r7, #4]
 800d946:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 800d948:	b29b      	uxth	r3, r3
 800d94a:	1ad3      	subs	r3, r2, r3
 800d94c:	f8a7 30ce 	strh.w	r3, [r7, #206]	; 0xce
      if ((huart->RxXferCount > 0U)
 800d950:	687b      	ldr	r3, [r7, #4]
 800d952:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 800d954:	b29b      	uxth	r3, r3
 800d956:	2b00      	cmp	r3, #0
 800d958:	f000 808b 	beq.w	800da72 <HAL_UART_IRQHandler+0x512>
          && (nb_rx_data > 0U))
 800d95c:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	; 0xce
 800d960:	2b00      	cmp	r3, #0
 800d962:	f000 8086 	beq.w	800da72 <HAL_UART_IRQHandler+0x512>
      {
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 800d966:	687b      	ldr	r3, [r7, #4]
 800d968:	681b      	ldr	r3, [r3, #0]
 800d96a:	330c      	adds	r3, #12
 800d96c:	63bb      	str	r3, [r7, #56]	; 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800d96e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800d970:	e853 3f00 	ldrex	r3, [r3]
 800d974:	637b      	str	r3, [r7, #52]	; 0x34
   return(result);
 800d976:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800d978:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 800d97c:	f8c7 30c8 	str.w	r3, [r7, #200]	; 0xc8
 800d980:	687b      	ldr	r3, [r7, #4]
 800d982:	681b      	ldr	r3, [r3, #0]
 800d984:	330c      	adds	r3, #12
 800d986:	f8d7 20c8 	ldr.w	r2, [r7, #200]	; 0xc8
 800d98a:	647a      	str	r2, [r7, #68]	; 0x44
 800d98c:	643b      	str	r3, [r7, #64]	; 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800d98e:	6c39      	ldr	r1, [r7, #64]	; 0x40
 800d990:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 800d992:	e841 2300 	strex	r3, r2, [r1]
 800d996:	63fb      	str	r3, [r7, #60]	; 0x3c
   return(result);
 800d998:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800d99a:	2b00      	cmp	r3, #0
 800d99c:	d1e3      	bne.n	800d966 <HAL_UART_IRQHandler+0x406>

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800d99e:	687b      	ldr	r3, [r7, #4]
 800d9a0:	681b      	ldr	r3, [r3, #0]
 800d9a2:	3314      	adds	r3, #20
 800d9a4:	627b      	str	r3, [r7, #36]	; 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800d9a6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800d9a8:	e853 3f00 	ldrex	r3, [r3]
 800d9ac:	623b      	str	r3, [r7, #32]
   return(result);
 800d9ae:	6a3b      	ldr	r3, [r7, #32]
 800d9b0:	f023 0301 	bic.w	r3, r3, #1
 800d9b4:	f8c7 30c4 	str.w	r3, [r7, #196]	; 0xc4
 800d9b8:	687b      	ldr	r3, [r7, #4]
 800d9ba:	681b      	ldr	r3, [r3, #0]
 800d9bc:	3314      	adds	r3, #20
 800d9be:	f8d7 20c4 	ldr.w	r2, [r7, #196]	; 0xc4
 800d9c2:	633a      	str	r2, [r7, #48]	; 0x30
 800d9c4:	62fb      	str	r3, [r7, #44]	; 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800d9c6:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 800d9c8:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800d9ca:	e841 2300 	strex	r3, r2, [r1]
 800d9ce:	62bb      	str	r3, [r7, #40]	; 0x28
   return(result);
 800d9d0:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800d9d2:	2b00      	cmp	r3, #0
 800d9d4:	d1e3      	bne.n	800d99e <HAL_UART_IRQHandler+0x43e>

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 800d9d6:	687b      	ldr	r3, [r7, #4]
 800d9d8:	2220      	movs	r2, #32
 800d9da:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800d9de:	687b      	ldr	r3, [r7, #4]
 800d9e0:	2200      	movs	r2, #0
 800d9e2:	631a      	str	r2, [r3, #48]	; 0x30

        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800d9e4:	687b      	ldr	r3, [r7, #4]
 800d9e6:	681b      	ldr	r3, [r3, #0]
 800d9e8:	330c      	adds	r3, #12
 800d9ea:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800d9ec:	693b      	ldr	r3, [r7, #16]
 800d9ee:	e853 3f00 	ldrex	r3, [r3]
 800d9f2:	60fb      	str	r3, [r7, #12]
   return(result);
 800d9f4:	68fb      	ldr	r3, [r7, #12]
 800d9f6:	f023 0310 	bic.w	r3, r3, #16
 800d9fa:	f8c7 30c0 	str.w	r3, [r7, #192]	; 0xc0
 800d9fe:	687b      	ldr	r3, [r7, #4]
 800da00:	681b      	ldr	r3, [r3, #0]
 800da02:	330c      	adds	r3, #12
 800da04:	f8d7 20c0 	ldr.w	r2, [r7, #192]	; 0xc0
 800da08:	61fa      	str	r2, [r7, #28]
 800da0a:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800da0c:	69b9      	ldr	r1, [r7, #24]
 800da0e:	69fa      	ldr	r2, [r7, #28]
 800da10:	e841 2300 	strex	r3, r2, [r1]
 800da14:	617b      	str	r3, [r7, #20]
   return(result);
 800da16:	697b      	ldr	r3, [r7, #20]
 800da18:	2b00      	cmp	r3, #0
 800da1a:	d1e3      	bne.n	800d9e4 <HAL_UART_IRQHandler+0x484>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 800da1c:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	; 0xce
 800da20:	4619      	mov	r1, r3
 800da22:	6878      	ldr	r0, [r7, #4]
 800da24:	f000 f83e 	bl	800daa4 <HAL_UARTEx_RxEventCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }
      return;
 800da28:	e023      	b.n	800da72 <HAL_UART_IRQHandler+0x512>
    }
  }

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_SR_TXE) != RESET) && ((cr1its & USART_CR1_TXEIE) != RESET))
 800da2a:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800da2e:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800da32:	2b00      	cmp	r3, #0
 800da34:	d009      	beq.n	800da4a <HAL_UART_IRQHandler+0x4ea>
 800da36:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 800da3a:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800da3e:	2b00      	cmp	r3, #0
 800da40:	d003      	beq.n	800da4a <HAL_UART_IRQHandler+0x4ea>
  {
    UART_Transmit_IT(huart);
 800da42:	6878      	ldr	r0, [r7, #4]
 800da44:	f000 f9bc 	bl	800ddc0 <UART_Transmit_IT>
    return;
 800da48:	e014      	b.n	800da74 <HAL_UART_IRQHandler+0x514>
  }

  /* UART in mode Transmitter end --------------------------------------------*/
  if (((isrflags & USART_SR_TC) != RESET) && ((cr1its & USART_CR1_TCIE) != RESET))
 800da4a:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800da4e:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800da52:	2b00      	cmp	r3, #0
 800da54:	d00e      	beq.n	800da74 <HAL_UART_IRQHandler+0x514>
 800da56:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 800da5a:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800da5e:	2b00      	cmp	r3, #0
 800da60:	d008      	beq.n	800da74 <HAL_UART_IRQHandler+0x514>
  {
    UART_EndTransmit_IT(huart);
 800da62:	6878      	ldr	r0, [r7, #4]
 800da64:	f000 f9fc 	bl	800de60 <UART_EndTransmit_IT>
    return;
 800da68:	e004      	b.n	800da74 <HAL_UART_IRQHandler+0x514>
    return;
 800da6a:	bf00      	nop
 800da6c:	e002      	b.n	800da74 <HAL_UART_IRQHandler+0x514>
      return;
 800da6e:	bf00      	nop
 800da70:	e000      	b.n	800da74 <HAL_UART_IRQHandler+0x514>
      return;
 800da72:	bf00      	nop
  }
}
 800da74:	37e8      	adds	r7, #232	; 0xe8
 800da76:	46bd      	mov	sp, r7
 800da78:	bd80      	pop	{r7, pc}
 800da7a:	bf00      	nop

0800da7c <HAL_UART_TxHalfCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_TxHalfCpltCallback(UART_HandleTypeDef *huart)
{
 800da7c:	b480      	push	{r7}
 800da7e:	b083      	sub	sp, #12
 800da80:	af00      	add	r7, sp, #0
 800da82:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_TxHalfCpltCallback could be implemented in the user file
   */
}
 800da84:	bf00      	nop
 800da86:	370c      	adds	r7, #12
 800da88:	46bd      	mov	sp, r7
 800da8a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800da8e:	4770      	bx	lr

0800da90 <HAL_UART_ErrorCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 800da90:	b480      	push	{r7}
 800da92:	b083      	sub	sp, #12
 800da94:	af00      	add	r7, sp, #0
 800da96:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_ErrorCallback could be implemented in the user file
   */
}
 800da98:	bf00      	nop
 800da9a:	370c      	adds	r7, #12
 800da9c:	46bd      	mov	sp, r7
 800da9e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800daa2:	4770      	bx	lr

0800daa4 <HAL_UARTEx_RxEventCallback>:
  * @param  Size  Number of data available in application reception buffer (indicates a position in
  *               reception buffer until which, data are available)
  * @retval None
  */
__weak void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size)
{
 800daa4:	b480      	push	{r7}
 800daa6:	b083      	sub	sp, #12
 800daa8:	af00      	add	r7, sp, #0
 800daaa:	6078      	str	r0, [r7, #4]
 800daac:	460b      	mov	r3, r1
 800daae:	807b      	strh	r3, [r7, #2]
  UNUSED(Size);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxEventCallback can be implemented in the user file.
   */
}
 800dab0:	bf00      	nop
 800dab2:	370c      	adds	r7, #12
 800dab4:	46bd      	mov	sp, r7
 800dab6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800daba:	4770      	bx	lr

0800dabc <UART_DMATransmitCplt>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMATransmitCplt(DMA_HandleTypeDef *hdma)
{
 800dabc:	b580      	push	{r7, lr}
 800dabe:	b090      	sub	sp, #64	; 0x40
 800dac0:	af00      	add	r7, sp, #0
 800dac2:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 800dac4:	687b      	ldr	r3, [r7, #4]
 800dac6:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800dac8:	63fb      	str	r3, [r7, #60]	; 0x3c
  /* DMA Normal mode*/
  if ((hdma->Instance->CR & DMA_SxCR_CIRC) == 0U)
 800daca:	687b      	ldr	r3, [r7, #4]
 800dacc:	681b      	ldr	r3, [r3, #0]
 800dace:	681b      	ldr	r3, [r3, #0]
 800dad0:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800dad4:	2b00      	cmp	r3, #0
 800dad6:	d137      	bne.n	800db48 <UART_DMATransmitCplt+0x8c>
  {
    huart->TxXferCount = 0x00U;
 800dad8:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800dada:	2200      	movs	r2, #0
 800dadc:	84da      	strh	r2, [r3, #38]	; 0x26

    /* Disable the DMA transfer for transmit request by setting the DMAT bit
       in the UART CR3 register */
    ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAT);
 800dade:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800dae0:	681b      	ldr	r3, [r3, #0]
 800dae2:	3314      	adds	r3, #20
 800dae4:	627b      	str	r3, [r7, #36]	; 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800dae6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800dae8:	e853 3f00 	ldrex	r3, [r3]
 800daec:	623b      	str	r3, [r7, #32]
   return(result);
 800daee:	6a3b      	ldr	r3, [r7, #32]
 800daf0:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 800daf4:	63bb      	str	r3, [r7, #56]	; 0x38
 800daf6:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800daf8:	681b      	ldr	r3, [r3, #0]
 800dafa:	3314      	adds	r3, #20
 800dafc:	6bba      	ldr	r2, [r7, #56]	; 0x38
 800dafe:	633a      	str	r2, [r7, #48]	; 0x30
 800db00:	62fb      	str	r3, [r7, #44]	; 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800db02:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 800db04:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800db06:	e841 2300 	strex	r3, r2, [r1]
 800db0a:	62bb      	str	r3, [r7, #40]	; 0x28
   return(result);
 800db0c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800db0e:	2b00      	cmp	r3, #0
 800db10:	d1e5      	bne.n	800dade <UART_DMATransmitCplt+0x22>

    /* Enable the UART Transmit Complete Interrupt */
    ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 800db12:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800db14:	681b      	ldr	r3, [r3, #0]
 800db16:	330c      	adds	r3, #12
 800db18:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800db1a:	693b      	ldr	r3, [r7, #16]
 800db1c:	e853 3f00 	ldrex	r3, [r3]
 800db20:	60fb      	str	r3, [r7, #12]
   return(result);
 800db22:	68fb      	ldr	r3, [r7, #12]
 800db24:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800db28:	637b      	str	r3, [r7, #52]	; 0x34
 800db2a:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800db2c:	681b      	ldr	r3, [r3, #0]
 800db2e:	330c      	adds	r3, #12
 800db30:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 800db32:	61fa      	str	r2, [r7, #28]
 800db34:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800db36:	69b9      	ldr	r1, [r7, #24]
 800db38:	69fa      	ldr	r2, [r7, #28]
 800db3a:	e841 2300 	strex	r3, r2, [r1]
 800db3e:	617b      	str	r3, [r7, #20]
   return(result);
 800db40:	697b      	ldr	r3, [r7, #20]
 800db42:	2b00      	cmp	r3, #0
 800db44:	d1e5      	bne.n	800db12 <UART_DMATransmitCplt+0x56>
#else
    /*Call legacy weak Tx complete callback*/
    HAL_UART_TxCpltCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
  }
}
 800db46:	e002      	b.n	800db4e <UART_DMATransmitCplt+0x92>
    HAL_UART_TxCpltCallback(huart);
 800db48:	6bf8      	ldr	r0, [r7, #60]	; 0x3c
 800db4a:	f7f5 fa39 	bl	8002fc0 <HAL_UART_TxCpltCallback>
}
 800db4e:	bf00      	nop
 800db50:	3740      	adds	r7, #64	; 0x40
 800db52:	46bd      	mov	sp, r7
 800db54:	bd80      	pop	{r7, pc}

0800db56 <UART_DMATxHalfCplt>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMATxHalfCplt(DMA_HandleTypeDef *hdma)
{
 800db56:	b580      	push	{r7, lr}
 800db58:	b084      	sub	sp, #16
 800db5a:	af00      	add	r7, sp, #0
 800db5c:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 800db5e:	687b      	ldr	r3, [r7, #4]
 800db60:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800db62:	60fb      	str	r3, [r7, #12]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxHalfCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxHalfCpltCallback(huart);
 800db64:	68f8      	ldr	r0, [r7, #12]
 800db66:	f7ff ff89 	bl	800da7c <HAL_UART_TxHalfCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 800db6a:	bf00      	nop
 800db6c:	3710      	adds	r7, #16
 800db6e:	46bd      	mov	sp, r7
 800db70:	bd80      	pop	{r7, pc}

0800db72 <UART_DMAError>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAError(DMA_HandleTypeDef *hdma)
{
 800db72:	b580      	push	{r7, lr}
 800db74:	b084      	sub	sp, #16
 800db76:	af00      	add	r7, sp, #0
 800db78:	6078      	str	r0, [r7, #4]
  uint32_t dmarequest = 0x00U;
 800db7a:	2300      	movs	r3, #0
 800db7c:	60fb      	str	r3, [r7, #12]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 800db7e:	687b      	ldr	r3, [r7, #4]
 800db80:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800db82:	60bb      	str	r3, [r7, #8]

  /* Stop UART DMA Tx request if ongoing */
  dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAT);
 800db84:	68bb      	ldr	r3, [r7, #8]
 800db86:	681b      	ldr	r3, [r3, #0]
 800db88:	695b      	ldr	r3, [r3, #20]
 800db8a:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800db8e:	2b80      	cmp	r3, #128	; 0x80
 800db90:	bf0c      	ite	eq
 800db92:	2301      	moveq	r3, #1
 800db94:	2300      	movne	r3, #0
 800db96:	b2db      	uxtb	r3, r3
 800db98:	60fb      	str	r3, [r7, #12]
  if ((huart->gState == HAL_UART_STATE_BUSY_TX) && dmarequest)
 800db9a:	68bb      	ldr	r3, [r7, #8]
 800db9c:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800dba0:	b2db      	uxtb	r3, r3
 800dba2:	2b21      	cmp	r3, #33	; 0x21
 800dba4:	d108      	bne.n	800dbb8 <UART_DMAError+0x46>
 800dba6:	68fb      	ldr	r3, [r7, #12]
 800dba8:	2b00      	cmp	r3, #0
 800dbaa:	d005      	beq.n	800dbb8 <UART_DMAError+0x46>
  {
    huart->TxXferCount = 0x00U;
 800dbac:	68bb      	ldr	r3, [r7, #8]
 800dbae:	2200      	movs	r2, #0
 800dbb0:	84da      	strh	r2, [r3, #38]	; 0x26
    UART_EndTxTransfer(huart);
 800dbb2:	68b8      	ldr	r0, [r7, #8]
 800dbb4:	f000 f865 	bl	800dc82 <UART_EndTxTransfer>
  }

  /* Stop UART DMA Rx request if ongoing */
  dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 800dbb8:	68bb      	ldr	r3, [r7, #8]
 800dbba:	681b      	ldr	r3, [r3, #0]
 800dbbc:	695b      	ldr	r3, [r3, #20]
 800dbbe:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800dbc2:	2b40      	cmp	r3, #64	; 0x40
 800dbc4:	bf0c      	ite	eq
 800dbc6:	2301      	moveq	r3, #1
 800dbc8:	2300      	movne	r3, #0
 800dbca:	b2db      	uxtb	r3, r3
 800dbcc:	60fb      	str	r3, [r7, #12]
  if ((huart->RxState == HAL_UART_STATE_BUSY_RX) && dmarequest)
 800dbce:	68bb      	ldr	r3, [r7, #8]
 800dbd0:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 800dbd4:	b2db      	uxtb	r3, r3
 800dbd6:	2b22      	cmp	r3, #34	; 0x22
 800dbd8:	d108      	bne.n	800dbec <UART_DMAError+0x7a>
 800dbda:	68fb      	ldr	r3, [r7, #12]
 800dbdc:	2b00      	cmp	r3, #0
 800dbde:	d005      	beq.n	800dbec <UART_DMAError+0x7a>
  {
    huart->RxXferCount = 0x00U;
 800dbe0:	68bb      	ldr	r3, [r7, #8]
 800dbe2:	2200      	movs	r2, #0
 800dbe4:	85da      	strh	r2, [r3, #46]	; 0x2e
    UART_EndRxTransfer(huart);
 800dbe6:	68b8      	ldr	r0, [r7, #8]
 800dbe8:	f000 f873 	bl	800dcd2 <UART_EndRxTransfer>
  }

  huart->ErrorCode |= HAL_UART_ERROR_DMA;
 800dbec:	68bb      	ldr	r3, [r7, #8]
 800dbee:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800dbf0:	f043 0210 	orr.w	r2, r3, #16
 800dbf4:	68bb      	ldr	r3, [r7, #8]
 800dbf6:	641a      	str	r2, [r3, #64]	; 0x40
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 800dbf8:	68b8      	ldr	r0, [r7, #8]
 800dbfa:	f7ff ff49 	bl	800da90 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 800dbfe:	bf00      	nop
 800dc00:	3710      	adds	r7, #16
 800dc02:	46bd      	mov	sp, r7
 800dc04:	bd80      	pop	{r7, pc}

0800dc06 <UART_Start_Receive_IT>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_Start_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 800dc06:	b480      	push	{r7}
 800dc08:	b085      	sub	sp, #20
 800dc0a:	af00      	add	r7, sp, #0
 800dc0c:	60f8      	str	r0, [r7, #12]
 800dc0e:	60b9      	str	r1, [r7, #8]
 800dc10:	4613      	mov	r3, r2
 800dc12:	80fb      	strh	r3, [r7, #6]
  huart->pRxBuffPtr = pData;
 800dc14:	68fb      	ldr	r3, [r7, #12]
 800dc16:	68ba      	ldr	r2, [r7, #8]
 800dc18:	629a      	str	r2, [r3, #40]	; 0x28
  huart->RxXferSize = Size;
 800dc1a:	68fb      	ldr	r3, [r7, #12]
 800dc1c:	88fa      	ldrh	r2, [r7, #6]
 800dc1e:	859a      	strh	r2, [r3, #44]	; 0x2c
  huart->RxXferCount = Size;
 800dc20:	68fb      	ldr	r3, [r7, #12]
 800dc22:	88fa      	ldrh	r2, [r7, #6]
 800dc24:	85da      	strh	r2, [r3, #46]	; 0x2e

  huart->ErrorCode = HAL_UART_ERROR_NONE;
 800dc26:	68fb      	ldr	r3, [r7, #12]
 800dc28:	2200      	movs	r2, #0
 800dc2a:	641a      	str	r2, [r3, #64]	; 0x40
  huart->RxState = HAL_UART_STATE_BUSY_RX;
 800dc2c:	68fb      	ldr	r3, [r7, #12]
 800dc2e:	2222      	movs	r2, #34	; 0x22
 800dc30:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 800dc34:	68fb      	ldr	r3, [r7, #12]
 800dc36:	2200      	movs	r2, #0
 800dc38:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  if (huart->Init.Parity != UART_PARITY_NONE)
 800dc3c:	68fb      	ldr	r3, [r7, #12]
 800dc3e:	691b      	ldr	r3, [r3, #16]
 800dc40:	2b00      	cmp	r3, #0
 800dc42:	d007      	beq.n	800dc54 <UART_Start_Receive_IT+0x4e>
  {
    /* Enable the UART Parity Error Interrupt */
    __HAL_UART_ENABLE_IT(huart, UART_IT_PE);
 800dc44:	68fb      	ldr	r3, [r7, #12]
 800dc46:	681b      	ldr	r3, [r3, #0]
 800dc48:	68da      	ldr	r2, [r3, #12]
 800dc4a:	68fb      	ldr	r3, [r7, #12]
 800dc4c:	681b      	ldr	r3, [r3, #0]
 800dc4e:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 800dc52:	60da      	str	r2, [r3, #12]
  }

  /* Enable the UART Error Interrupt: (Frame error, noise error, overrun error) */
  __HAL_UART_ENABLE_IT(huart, UART_IT_ERR);
 800dc54:	68fb      	ldr	r3, [r7, #12]
 800dc56:	681b      	ldr	r3, [r3, #0]
 800dc58:	695a      	ldr	r2, [r3, #20]
 800dc5a:	68fb      	ldr	r3, [r7, #12]
 800dc5c:	681b      	ldr	r3, [r3, #0]
 800dc5e:	f042 0201 	orr.w	r2, r2, #1
 800dc62:	615a      	str	r2, [r3, #20]

  /* Enable the UART Data Register not empty Interrupt */
  __HAL_UART_ENABLE_IT(huart, UART_IT_RXNE);
 800dc64:	68fb      	ldr	r3, [r7, #12]
 800dc66:	681b      	ldr	r3, [r3, #0]
 800dc68:	68da      	ldr	r2, [r3, #12]
 800dc6a:	68fb      	ldr	r3, [r7, #12]
 800dc6c:	681b      	ldr	r3, [r3, #0]
 800dc6e:	f042 0220 	orr.w	r2, r2, #32
 800dc72:	60da      	str	r2, [r3, #12]

  return HAL_OK;
 800dc74:	2300      	movs	r3, #0
}
 800dc76:	4618      	mov	r0, r3
 800dc78:	3714      	adds	r7, #20
 800dc7a:	46bd      	mov	sp, r7
 800dc7c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800dc80:	4770      	bx	lr

0800dc82 <UART_EndTxTransfer>:
  * @brief  End ongoing Tx transfer on UART peripheral (following error detection or Transmit completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndTxTransfer(UART_HandleTypeDef *huart)
{
 800dc82:	b480      	push	{r7}
 800dc84:	b089      	sub	sp, #36	; 0x24
 800dc86:	af00      	add	r7, sp, #0
 800dc88:	6078      	str	r0, [r7, #4]
  /* Disable TXEIE and TCIE interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE | USART_CR1_TCIE));
 800dc8a:	687b      	ldr	r3, [r7, #4]
 800dc8c:	681b      	ldr	r3, [r3, #0]
 800dc8e:	330c      	adds	r3, #12
 800dc90:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800dc92:	68fb      	ldr	r3, [r7, #12]
 800dc94:	e853 3f00 	ldrex	r3, [r3]
 800dc98:	60bb      	str	r3, [r7, #8]
   return(result);
 800dc9a:	68bb      	ldr	r3, [r7, #8]
 800dc9c:	f023 03c0 	bic.w	r3, r3, #192	; 0xc0
 800dca0:	61fb      	str	r3, [r7, #28]
 800dca2:	687b      	ldr	r3, [r7, #4]
 800dca4:	681b      	ldr	r3, [r3, #0]
 800dca6:	330c      	adds	r3, #12
 800dca8:	69fa      	ldr	r2, [r7, #28]
 800dcaa:	61ba      	str	r2, [r7, #24]
 800dcac:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800dcae:	6979      	ldr	r1, [r7, #20]
 800dcb0:	69ba      	ldr	r2, [r7, #24]
 800dcb2:	e841 2300 	strex	r3, r2, [r1]
 800dcb6:	613b      	str	r3, [r7, #16]
   return(result);
 800dcb8:	693b      	ldr	r3, [r7, #16]
 800dcba:	2b00      	cmp	r3, #0
 800dcbc:	d1e5      	bne.n	800dc8a <UART_EndTxTransfer+0x8>

  /* At end of Tx process, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 800dcbe:	687b      	ldr	r3, [r7, #4]
 800dcc0:	2220      	movs	r2, #32
 800dcc2:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
}
 800dcc6:	bf00      	nop
 800dcc8:	3724      	adds	r7, #36	; 0x24
 800dcca:	46bd      	mov	sp, r7
 800dccc:	f85d 7b04 	ldr.w	r7, [sp], #4
 800dcd0:	4770      	bx	lr

0800dcd2 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 800dcd2:	b480      	push	{r7}
 800dcd4:	b095      	sub	sp, #84	; 0x54
 800dcd6:	af00      	add	r7, sp, #0
 800dcd8:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 800dcda:	687b      	ldr	r3, [r7, #4]
 800dcdc:	681b      	ldr	r3, [r3, #0]
 800dcde:	330c      	adds	r3, #12
 800dce0:	637b      	str	r3, [r7, #52]	; 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800dce2:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800dce4:	e853 3f00 	ldrex	r3, [r3]
 800dce8:	633b      	str	r3, [r7, #48]	; 0x30
   return(result);
 800dcea:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800dcec:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 800dcf0:	64fb      	str	r3, [r7, #76]	; 0x4c
 800dcf2:	687b      	ldr	r3, [r7, #4]
 800dcf4:	681b      	ldr	r3, [r3, #0]
 800dcf6:	330c      	adds	r3, #12
 800dcf8:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 800dcfa:	643a      	str	r2, [r7, #64]	; 0x40
 800dcfc:	63fb      	str	r3, [r7, #60]	; 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800dcfe:	6bf9      	ldr	r1, [r7, #60]	; 0x3c
 800dd00:	6c3a      	ldr	r2, [r7, #64]	; 0x40
 800dd02:	e841 2300 	strex	r3, r2, [r1]
 800dd06:	63bb      	str	r3, [r7, #56]	; 0x38
   return(result);
 800dd08:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800dd0a:	2b00      	cmp	r3, #0
 800dd0c:	d1e5      	bne.n	800dcda <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800dd0e:	687b      	ldr	r3, [r7, #4]
 800dd10:	681b      	ldr	r3, [r3, #0]
 800dd12:	3314      	adds	r3, #20
 800dd14:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800dd16:	6a3b      	ldr	r3, [r7, #32]
 800dd18:	e853 3f00 	ldrex	r3, [r3]
 800dd1c:	61fb      	str	r3, [r7, #28]
   return(result);
 800dd1e:	69fb      	ldr	r3, [r7, #28]
 800dd20:	f023 0301 	bic.w	r3, r3, #1
 800dd24:	64bb      	str	r3, [r7, #72]	; 0x48
 800dd26:	687b      	ldr	r3, [r7, #4]
 800dd28:	681b      	ldr	r3, [r3, #0]
 800dd2a:	3314      	adds	r3, #20
 800dd2c:	6cba      	ldr	r2, [r7, #72]	; 0x48
 800dd2e:	62fa      	str	r2, [r7, #44]	; 0x2c
 800dd30:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800dd32:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 800dd34:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 800dd36:	e841 2300 	strex	r3, r2, [r1]
 800dd3a:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 800dd3c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800dd3e:	2b00      	cmp	r3, #0
 800dd40:	d1e5      	bne.n	800dd0e <UART_EndRxTransfer+0x3c>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800dd42:	687b      	ldr	r3, [r7, #4]
 800dd44:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800dd46:	2b01      	cmp	r3, #1
 800dd48:	d119      	bne.n	800dd7e <UART_EndRxTransfer+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800dd4a:	687b      	ldr	r3, [r7, #4]
 800dd4c:	681b      	ldr	r3, [r3, #0]
 800dd4e:	330c      	adds	r3, #12
 800dd50:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800dd52:	68fb      	ldr	r3, [r7, #12]
 800dd54:	e853 3f00 	ldrex	r3, [r3]
 800dd58:	60bb      	str	r3, [r7, #8]
   return(result);
 800dd5a:	68bb      	ldr	r3, [r7, #8]
 800dd5c:	f023 0310 	bic.w	r3, r3, #16
 800dd60:	647b      	str	r3, [r7, #68]	; 0x44
 800dd62:	687b      	ldr	r3, [r7, #4]
 800dd64:	681b      	ldr	r3, [r3, #0]
 800dd66:	330c      	adds	r3, #12
 800dd68:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 800dd6a:	61ba      	str	r2, [r7, #24]
 800dd6c:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800dd6e:	6979      	ldr	r1, [r7, #20]
 800dd70:	69ba      	ldr	r2, [r7, #24]
 800dd72:	e841 2300 	strex	r3, r2, [r1]
 800dd76:	613b      	str	r3, [r7, #16]
   return(result);
 800dd78:	693b      	ldr	r3, [r7, #16]
 800dd7a:	2b00      	cmp	r3, #0
 800dd7c:	d1e5      	bne.n	800dd4a <UART_EndRxTransfer+0x78>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 800dd7e:	687b      	ldr	r3, [r7, #4]
 800dd80:	2220      	movs	r2, #32
 800dd82:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800dd86:	687b      	ldr	r3, [r7, #4]
 800dd88:	2200      	movs	r2, #0
 800dd8a:	631a      	str	r2, [r3, #48]	; 0x30
}
 800dd8c:	bf00      	nop
 800dd8e:	3754      	adds	r7, #84	; 0x54
 800dd90:	46bd      	mov	sp, r7
 800dd92:	f85d 7b04 	ldr.w	r7, [sp], #4
 800dd96:	4770      	bx	lr

0800dd98 <UART_DMAAbortOnError>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 800dd98:	b580      	push	{r7, lr}
 800dd9a:	b084      	sub	sp, #16
 800dd9c:	af00      	add	r7, sp, #0
 800dd9e:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 800dda0:	687b      	ldr	r3, [r7, #4]
 800dda2:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800dda4:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0x00U;
 800dda6:	68fb      	ldr	r3, [r7, #12]
 800dda8:	2200      	movs	r2, #0
 800ddaa:	85da      	strh	r2, [r3, #46]	; 0x2e
  huart->TxXferCount = 0x00U;
 800ddac:	68fb      	ldr	r3, [r7, #12]
 800ddae:	2200      	movs	r2, #0
 800ddb0:	84da      	strh	r2, [r3, #38]	; 0x26
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 800ddb2:	68f8      	ldr	r0, [r7, #12]
 800ddb4:	f7ff fe6c 	bl	800da90 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 800ddb8:	bf00      	nop
 800ddba:	3710      	adds	r7, #16
 800ddbc:	46bd      	mov	sp, r7
 800ddbe:	bd80      	pop	{r7, pc}

0800ddc0 <UART_Transmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Transmit_IT(UART_HandleTypeDef *huart)
{
 800ddc0:	b480      	push	{r7}
 800ddc2:	b085      	sub	sp, #20
 800ddc4:	af00      	add	r7, sp, #0
 800ddc6:	6078      	str	r0, [r7, #4]
  const uint16_t *tmp;

  /* Check that a Tx process is ongoing */
  if (huart->gState == HAL_UART_STATE_BUSY_TX)
 800ddc8:	687b      	ldr	r3, [r7, #4]
 800ddca:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800ddce:	b2db      	uxtb	r3, r3
 800ddd0:	2b21      	cmp	r3, #33	; 0x21
 800ddd2:	d13e      	bne.n	800de52 <UART_Transmit_IT+0x92>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 800ddd4:	687b      	ldr	r3, [r7, #4]
 800ddd6:	689b      	ldr	r3, [r3, #8]
 800ddd8:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800dddc:	d114      	bne.n	800de08 <UART_Transmit_IT+0x48>
 800ddde:	687b      	ldr	r3, [r7, #4]
 800dde0:	691b      	ldr	r3, [r3, #16]
 800dde2:	2b00      	cmp	r3, #0
 800dde4:	d110      	bne.n	800de08 <UART_Transmit_IT+0x48>
    {
      tmp = (const uint16_t *) huart->pTxBuffPtr;
 800dde6:	687b      	ldr	r3, [r7, #4]
 800dde8:	6a1b      	ldr	r3, [r3, #32]
 800ddea:	60fb      	str	r3, [r7, #12]
      huart->Instance->DR = (uint16_t)(*tmp & (uint16_t)0x01FF);
 800ddec:	68fb      	ldr	r3, [r7, #12]
 800ddee:	881b      	ldrh	r3, [r3, #0]
 800ddf0:	461a      	mov	r2, r3
 800ddf2:	687b      	ldr	r3, [r7, #4]
 800ddf4:	681b      	ldr	r3, [r3, #0]
 800ddf6:	f3c2 0208 	ubfx	r2, r2, #0, #9
 800ddfa:	605a      	str	r2, [r3, #4]
      huart->pTxBuffPtr += 2U;
 800ddfc:	687b      	ldr	r3, [r7, #4]
 800ddfe:	6a1b      	ldr	r3, [r3, #32]
 800de00:	1c9a      	adds	r2, r3, #2
 800de02:	687b      	ldr	r3, [r7, #4]
 800de04:	621a      	str	r2, [r3, #32]
 800de06:	e008      	b.n	800de1a <UART_Transmit_IT+0x5a>
    }
    else
    {
      huart->Instance->DR = (uint8_t)(*huart->pTxBuffPtr++ & (uint8_t)0x00FF);
 800de08:	687b      	ldr	r3, [r7, #4]
 800de0a:	6a1b      	ldr	r3, [r3, #32]
 800de0c:	1c59      	adds	r1, r3, #1
 800de0e:	687a      	ldr	r2, [r7, #4]
 800de10:	6211      	str	r1, [r2, #32]
 800de12:	781a      	ldrb	r2, [r3, #0]
 800de14:	687b      	ldr	r3, [r7, #4]
 800de16:	681b      	ldr	r3, [r3, #0]
 800de18:	605a      	str	r2, [r3, #4]
    }

    if (--huart->TxXferCount == 0U)
 800de1a:	687b      	ldr	r3, [r7, #4]
 800de1c:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 800de1e:	b29b      	uxth	r3, r3
 800de20:	3b01      	subs	r3, #1
 800de22:	b29b      	uxth	r3, r3
 800de24:	687a      	ldr	r2, [r7, #4]
 800de26:	4619      	mov	r1, r3
 800de28:	84d1      	strh	r1, [r2, #38]	; 0x26
 800de2a:	2b00      	cmp	r3, #0
 800de2c:	d10f      	bne.n	800de4e <UART_Transmit_IT+0x8e>
    {
      /* Disable the UART Transmit Data Register Empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_TXE);
 800de2e:	687b      	ldr	r3, [r7, #4]
 800de30:	681b      	ldr	r3, [r3, #0]
 800de32:	68da      	ldr	r2, [r3, #12]
 800de34:	687b      	ldr	r3, [r7, #4]
 800de36:	681b      	ldr	r3, [r3, #0]
 800de38:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 800de3c:	60da      	str	r2, [r3, #12]

      /* Enable the UART Transmit Complete Interrupt */
      __HAL_UART_ENABLE_IT(huart, UART_IT_TC);
 800de3e:	687b      	ldr	r3, [r7, #4]
 800de40:	681b      	ldr	r3, [r3, #0]
 800de42:	68da      	ldr	r2, [r3, #12]
 800de44:	687b      	ldr	r3, [r7, #4]
 800de46:	681b      	ldr	r3, [r3, #0]
 800de48:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 800de4c:	60da      	str	r2, [r3, #12]
    }
    return HAL_OK;
 800de4e:	2300      	movs	r3, #0
 800de50:	e000      	b.n	800de54 <UART_Transmit_IT+0x94>
  }
  else
  {
    return HAL_BUSY;
 800de52:	2302      	movs	r3, #2
  }
}
 800de54:	4618      	mov	r0, r3
 800de56:	3714      	adds	r7, #20
 800de58:	46bd      	mov	sp, r7
 800de5a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800de5e:	4770      	bx	lr

0800de60 <UART_EndTransmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 800de60:	b580      	push	{r7, lr}
 800de62:	b082      	sub	sp, #8
 800de64:	af00      	add	r7, sp, #0
 800de66:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  __HAL_UART_DISABLE_IT(huart, UART_IT_TC);
 800de68:	687b      	ldr	r3, [r7, #4]
 800de6a:	681b      	ldr	r3, [r3, #0]
 800de6c:	68da      	ldr	r2, [r3, #12]
 800de6e:	687b      	ldr	r3, [r7, #4]
 800de70:	681b      	ldr	r3, [r3, #0]
 800de72:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 800de76:	60da      	str	r2, [r3, #12]

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 800de78:	687b      	ldr	r3, [r7, #4]
 800de7a:	2220      	movs	r2, #32
 800de7c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 800de80:	6878      	ldr	r0, [r7, #4]
 800de82:	f7f5 f89d 	bl	8002fc0 <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

  return HAL_OK;
 800de86:	2300      	movs	r3, #0
}
 800de88:	4618      	mov	r0, r3
 800de8a:	3708      	adds	r7, #8
 800de8c:	46bd      	mov	sp, r7
 800de8e:	bd80      	pop	{r7, pc}

0800de90 <UART_Receive_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Receive_IT(UART_HandleTypeDef *huart)
{
 800de90:	b580      	push	{r7, lr}
 800de92:	b08c      	sub	sp, #48	; 0x30
 800de94:	af00      	add	r7, sp, #0
 800de96:	6078      	str	r0, [r7, #4]
  uint8_t  *pdata8bits;
  uint16_t *pdata16bits;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 800de98:	687b      	ldr	r3, [r7, #4]
 800de9a:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 800de9e:	b2db      	uxtb	r3, r3
 800dea0:	2b22      	cmp	r3, #34	; 0x22
 800dea2:	f040 80ab 	bne.w	800dffc <UART_Receive_IT+0x16c>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 800dea6:	687b      	ldr	r3, [r7, #4]
 800dea8:	689b      	ldr	r3, [r3, #8]
 800deaa:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800deae:	d117      	bne.n	800dee0 <UART_Receive_IT+0x50>
 800deb0:	687b      	ldr	r3, [r7, #4]
 800deb2:	691b      	ldr	r3, [r3, #16]
 800deb4:	2b00      	cmp	r3, #0
 800deb6:	d113      	bne.n	800dee0 <UART_Receive_IT+0x50>
    {
      pdata8bits  = NULL;
 800deb8:	2300      	movs	r3, #0
 800deba:	62fb      	str	r3, [r7, #44]	; 0x2c
      pdata16bits = (uint16_t *) huart->pRxBuffPtr;
 800debc:	687b      	ldr	r3, [r7, #4]
 800debe:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800dec0:	62bb      	str	r3, [r7, #40]	; 0x28
      *pdata16bits = (uint16_t)(huart->Instance->DR & (uint16_t)0x01FF);
 800dec2:	687b      	ldr	r3, [r7, #4]
 800dec4:	681b      	ldr	r3, [r3, #0]
 800dec6:	685b      	ldr	r3, [r3, #4]
 800dec8:	b29b      	uxth	r3, r3
 800deca:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800dece:	b29a      	uxth	r2, r3
 800ded0:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800ded2:	801a      	strh	r2, [r3, #0]
      huart->pRxBuffPtr += 2U;
 800ded4:	687b      	ldr	r3, [r7, #4]
 800ded6:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800ded8:	1c9a      	adds	r2, r3, #2
 800deda:	687b      	ldr	r3, [r7, #4]
 800dedc:	629a      	str	r2, [r3, #40]	; 0x28
 800dede:	e026      	b.n	800df2e <UART_Receive_IT+0x9e>
    }
    else
    {
      pdata8bits = (uint8_t *) huart->pRxBuffPtr;
 800dee0:	687b      	ldr	r3, [r7, #4]
 800dee2:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800dee4:	62fb      	str	r3, [r7, #44]	; 0x2c
      pdata16bits  = NULL;
 800dee6:	2300      	movs	r3, #0
 800dee8:	62bb      	str	r3, [r7, #40]	; 0x28

      if ((huart->Init.WordLength == UART_WORDLENGTH_9B) || ((huart->Init.WordLength == UART_WORDLENGTH_8B) && (huart->Init.Parity == UART_PARITY_NONE)))
 800deea:	687b      	ldr	r3, [r7, #4]
 800deec:	689b      	ldr	r3, [r3, #8]
 800deee:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800def2:	d007      	beq.n	800df04 <UART_Receive_IT+0x74>
 800def4:	687b      	ldr	r3, [r7, #4]
 800def6:	689b      	ldr	r3, [r3, #8]
 800def8:	2b00      	cmp	r3, #0
 800defa:	d10a      	bne.n	800df12 <UART_Receive_IT+0x82>
 800defc:	687b      	ldr	r3, [r7, #4]
 800defe:	691b      	ldr	r3, [r3, #16]
 800df00:	2b00      	cmp	r3, #0
 800df02:	d106      	bne.n	800df12 <UART_Receive_IT+0x82>
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x00FF);
 800df04:	687b      	ldr	r3, [r7, #4]
 800df06:	681b      	ldr	r3, [r3, #0]
 800df08:	685b      	ldr	r3, [r3, #4]
 800df0a:	b2da      	uxtb	r2, r3
 800df0c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800df0e:	701a      	strb	r2, [r3, #0]
 800df10:	e008      	b.n	800df24 <UART_Receive_IT+0x94>
      }
      else
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x007F);
 800df12:	687b      	ldr	r3, [r7, #4]
 800df14:	681b      	ldr	r3, [r3, #0]
 800df16:	685b      	ldr	r3, [r3, #4]
 800df18:	b2db      	uxtb	r3, r3
 800df1a:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 800df1e:	b2da      	uxtb	r2, r3
 800df20:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800df22:	701a      	strb	r2, [r3, #0]
      }
      huart->pRxBuffPtr += 1U;
 800df24:	687b      	ldr	r3, [r7, #4]
 800df26:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800df28:	1c5a      	adds	r2, r3, #1
 800df2a:	687b      	ldr	r3, [r7, #4]
 800df2c:	629a      	str	r2, [r3, #40]	; 0x28
    }

    if (--huart->RxXferCount == 0U)
 800df2e:	687b      	ldr	r3, [r7, #4]
 800df30:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 800df32:	b29b      	uxth	r3, r3
 800df34:	3b01      	subs	r3, #1
 800df36:	b29b      	uxth	r3, r3
 800df38:	687a      	ldr	r2, [r7, #4]
 800df3a:	4619      	mov	r1, r3
 800df3c:	85d1      	strh	r1, [r2, #46]	; 0x2e
 800df3e:	2b00      	cmp	r3, #0
 800df40:	d15a      	bne.n	800dff8 <UART_Receive_IT+0x168>
    {
      /* Disable the UART Data Register not empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_RXNE);
 800df42:	687b      	ldr	r3, [r7, #4]
 800df44:	681b      	ldr	r3, [r3, #0]
 800df46:	68da      	ldr	r2, [r3, #12]
 800df48:	687b      	ldr	r3, [r7, #4]
 800df4a:	681b      	ldr	r3, [r3, #0]
 800df4c:	f022 0220 	bic.w	r2, r2, #32
 800df50:	60da      	str	r2, [r3, #12]

      /* Disable the UART Parity Error Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_PE);
 800df52:	687b      	ldr	r3, [r7, #4]
 800df54:	681b      	ldr	r3, [r3, #0]
 800df56:	68da      	ldr	r2, [r3, #12]
 800df58:	687b      	ldr	r3, [r7, #4]
 800df5a:	681b      	ldr	r3, [r3, #0]
 800df5c:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 800df60:	60da      	str	r2, [r3, #12]

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      __HAL_UART_DISABLE_IT(huart, UART_IT_ERR);
 800df62:	687b      	ldr	r3, [r7, #4]
 800df64:	681b      	ldr	r3, [r3, #0]
 800df66:	695a      	ldr	r2, [r3, #20]
 800df68:	687b      	ldr	r3, [r7, #4]
 800df6a:	681b      	ldr	r3, [r3, #0]
 800df6c:	f022 0201 	bic.w	r2, r2, #1
 800df70:	615a      	str	r2, [r3, #20]

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 800df72:	687b      	ldr	r3, [r7, #4]
 800df74:	2220      	movs	r2, #32
 800df76:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800df7a:	687b      	ldr	r3, [r7, #4]
 800df7c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800df7e:	2b01      	cmp	r3, #1
 800df80:	d135      	bne.n	800dfee <UART_Receive_IT+0x15e>
      {
        /* Set reception type to Standard */
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800df82:	687b      	ldr	r3, [r7, #4]
 800df84:	2200      	movs	r2, #0
 800df86:	631a      	str	r2, [r3, #48]	; 0x30

        /* Disable IDLE interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800df88:	687b      	ldr	r3, [r7, #4]
 800df8a:	681b      	ldr	r3, [r3, #0]
 800df8c:	330c      	adds	r3, #12
 800df8e:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800df90:	697b      	ldr	r3, [r7, #20]
 800df92:	e853 3f00 	ldrex	r3, [r3]
 800df96:	613b      	str	r3, [r7, #16]
   return(result);
 800df98:	693b      	ldr	r3, [r7, #16]
 800df9a:	f023 0310 	bic.w	r3, r3, #16
 800df9e:	627b      	str	r3, [r7, #36]	; 0x24
 800dfa0:	687b      	ldr	r3, [r7, #4]
 800dfa2:	681b      	ldr	r3, [r3, #0]
 800dfa4:	330c      	adds	r3, #12
 800dfa6:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800dfa8:	623a      	str	r2, [r7, #32]
 800dfaa:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800dfac:	69f9      	ldr	r1, [r7, #28]
 800dfae:	6a3a      	ldr	r2, [r7, #32]
 800dfb0:	e841 2300 	strex	r3, r2, [r1]
 800dfb4:	61bb      	str	r3, [r7, #24]
   return(result);
 800dfb6:	69bb      	ldr	r3, [r7, #24]
 800dfb8:	2b00      	cmp	r3, #0
 800dfba:	d1e5      	bne.n	800df88 <UART_Receive_IT+0xf8>

        /* Check if IDLE flag is set */
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE))
 800dfbc:	687b      	ldr	r3, [r7, #4]
 800dfbe:	681b      	ldr	r3, [r3, #0]
 800dfc0:	681b      	ldr	r3, [r3, #0]
 800dfc2:	f003 0310 	and.w	r3, r3, #16
 800dfc6:	2b10      	cmp	r3, #16
 800dfc8:	d10a      	bne.n	800dfe0 <UART_Receive_IT+0x150>
        {
          /* Clear IDLE flag in ISR */
          __HAL_UART_CLEAR_IDLEFLAG(huart);
 800dfca:	2300      	movs	r3, #0
 800dfcc:	60fb      	str	r3, [r7, #12]
 800dfce:	687b      	ldr	r3, [r7, #4]
 800dfd0:	681b      	ldr	r3, [r3, #0]
 800dfd2:	681b      	ldr	r3, [r3, #0]
 800dfd4:	60fb      	str	r3, [r7, #12]
 800dfd6:	687b      	ldr	r3, [r7, #4]
 800dfd8:	681b      	ldr	r3, [r3, #0]
 800dfda:	685b      	ldr	r3, [r3, #4]
 800dfdc:	60fb      	str	r3, [r7, #12]
 800dfde:	68fb      	ldr	r3, [r7, #12]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 800dfe0:	687b      	ldr	r3, [r7, #4]
 800dfe2:	8d9b      	ldrh	r3, [r3, #44]	; 0x2c
 800dfe4:	4619      	mov	r1, r3
 800dfe6:	6878      	ldr	r0, [r7, #4]
 800dfe8:	f7ff fd5c 	bl	800daa4 <HAL_UARTEx_RxEventCallback>
 800dfec:	e002      	b.n	800dff4 <UART_Receive_IT+0x164>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxCpltCallback(huart);
#else
        /*Call legacy weak Rx complete callback*/
        HAL_UART_RxCpltCallback(huart);
 800dfee:	6878      	ldr	r0, [r7, #4]
 800dff0:	f7f4 fd3e 	bl	8002a70 <HAL_UART_RxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }

      return HAL_OK;
 800dff4:	2300      	movs	r3, #0
 800dff6:	e002      	b.n	800dffe <UART_Receive_IT+0x16e>
    }
    return HAL_OK;
 800dff8:	2300      	movs	r3, #0
 800dffa:	e000      	b.n	800dffe <UART_Receive_IT+0x16e>
  }
  else
  {
    return HAL_BUSY;
 800dffc:	2302      	movs	r3, #2
  }
}
 800dffe:	4618      	mov	r0, r3
 800e000:	3730      	adds	r7, #48	; 0x30
 800e002:	46bd      	mov	sp, r7
 800e004:	bd80      	pop	{r7, pc}
	...

0800e008 <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 800e008:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 800e00c:	b0c0      	sub	sp, #256	; 0x100
 800e00e:	af00      	add	r7, sp, #0
 800e010:	f8c7 00f4 	str.w	r0, [r7, #244]	; 0xf4
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 800e014:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800e018:	681b      	ldr	r3, [r3, #0]
 800e01a:	691b      	ldr	r3, [r3, #16]
 800e01c:	f423 5040 	bic.w	r0, r3, #12288	; 0x3000
 800e020:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800e024:	68d9      	ldr	r1, [r3, #12]
 800e026:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800e02a:	681a      	ldr	r2, [r3, #0]
 800e02c:	ea40 0301 	orr.w	r3, r0, r1
 800e030:	6113      	str	r3, [r2, #16]
     Set the M bits according to huart->Init.WordLength value
     Set PCE and PS bits according to huart->Init.Parity value
     Set TE and RE bits according to huart->Init.Mode value
     Set OVER8 bit according to huart->Init.OverSampling value */

  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 800e032:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800e036:	689a      	ldr	r2, [r3, #8]
 800e038:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800e03c:	691b      	ldr	r3, [r3, #16]
 800e03e:	431a      	orrs	r2, r3
 800e040:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800e044:	695b      	ldr	r3, [r3, #20]
 800e046:	431a      	orrs	r2, r3
 800e048:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800e04c:	69db      	ldr	r3, [r3, #28]
 800e04e:	4313      	orrs	r3, r2
 800e050:	f8c7 30f8 	str.w	r3, [r7, #248]	; 0xf8
  MODIFY_REG(huart->Instance->CR1,
 800e054:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800e058:	681b      	ldr	r3, [r3, #0]
 800e05a:	68db      	ldr	r3, [r3, #12]
 800e05c:	f423 4116 	bic.w	r1, r3, #38400	; 0x9600
 800e060:	f021 010c 	bic.w	r1, r1, #12
 800e064:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800e068:	681a      	ldr	r2, [r3, #0]
 800e06a:	f8d7 30f8 	ldr.w	r3, [r7, #248]	; 0xf8
 800e06e:	430b      	orrs	r3, r1
 800e070:	60d3      	str	r3, [r2, #12]
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 800e072:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800e076:	681b      	ldr	r3, [r3, #0]
 800e078:	695b      	ldr	r3, [r3, #20]
 800e07a:	f423 7040 	bic.w	r0, r3, #768	; 0x300
 800e07e:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800e082:	6999      	ldr	r1, [r3, #24]
 800e084:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800e088:	681a      	ldr	r2, [r3, #0]
 800e08a:	ea40 0301 	orr.w	r3, r0, r1
 800e08e:	6153      	str	r3, [r2, #20]
    if ((huart->Instance == USART1) || (huart->Instance == USART6) || (huart->Instance == UART9) || (huart->Instance == UART10))
    {
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#elif defined(USART6)
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 800e090:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800e094:	681a      	ldr	r2, [r3, #0]
 800e096:	4b8f      	ldr	r3, [pc, #572]	; (800e2d4 <UART_SetConfig+0x2cc>)
 800e098:	429a      	cmp	r2, r3
 800e09a:	d005      	beq.n	800e0a8 <UART_SetConfig+0xa0>
 800e09c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800e0a0:	681a      	ldr	r2, [r3, #0]
 800e0a2:	4b8d      	ldr	r3, [pc, #564]	; (800e2d8 <UART_SetConfig+0x2d0>)
 800e0a4:	429a      	cmp	r2, r3
 800e0a6:	d104      	bne.n	800e0b2 <UART_SetConfig+0xaa>
    {
      pclk = HAL_RCC_GetPCLK2Freq();
 800e0a8:	f7fd fbc6 	bl	800b838 <HAL_RCC_GetPCLK2Freq>
 800e0ac:	f8c7 00fc 	str.w	r0, [r7, #252]	; 0xfc
 800e0b0:	e003      	b.n	800e0ba <UART_SetConfig+0xb2>
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#endif /* USART6 */
    else
    {
      pclk = HAL_RCC_GetPCLK1Freq();
 800e0b2:	f7fd fbad 	bl	800b810 <HAL_RCC_GetPCLK1Freq>
 800e0b6:	f8c7 00fc 	str.w	r0, [r7, #252]	; 0xfc
    }
  /*-------------------------- USART BRR Configuration ---------------------*/
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 800e0ba:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800e0be:	69db      	ldr	r3, [r3, #28]
 800e0c0:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 800e0c4:	f040 810c 	bne.w	800e2e0 <UART_SetConfig+0x2d8>
  {
    huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 800e0c8:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 800e0cc:	2200      	movs	r2, #0
 800e0ce:	f8c7 30e8 	str.w	r3, [r7, #232]	; 0xe8
 800e0d2:	f8c7 20ec 	str.w	r2, [r7, #236]	; 0xec
 800e0d6:	e9d7 453a 	ldrd	r4, r5, [r7, #232]	; 0xe8
 800e0da:	4622      	mov	r2, r4
 800e0dc:	462b      	mov	r3, r5
 800e0de:	1891      	adds	r1, r2, r2
 800e0e0:	65b9      	str	r1, [r7, #88]	; 0x58
 800e0e2:	415b      	adcs	r3, r3
 800e0e4:	65fb      	str	r3, [r7, #92]	; 0x5c
 800e0e6:	e9d7 2316 	ldrd	r2, r3, [r7, #88]	; 0x58
 800e0ea:	4621      	mov	r1, r4
 800e0ec:	eb12 0801 	adds.w	r8, r2, r1
 800e0f0:	4629      	mov	r1, r5
 800e0f2:	eb43 0901 	adc.w	r9, r3, r1
 800e0f6:	f04f 0200 	mov.w	r2, #0
 800e0fa:	f04f 0300 	mov.w	r3, #0
 800e0fe:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 800e102:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 800e106:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 800e10a:	4690      	mov	r8, r2
 800e10c:	4699      	mov	r9, r3
 800e10e:	4623      	mov	r3, r4
 800e110:	eb18 0303 	adds.w	r3, r8, r3
 800e114:	f8c7 30e0 	str.w	r3, [r7, #224]	; 0xe0
 800e118:	462b      	mov	r3, r5
 800e11a:	eb49 0303 	adc.w	r3, r9, r3
 800e11e:	f8c7 30e4 	str.w	r3, [r7, #228]	; 0xe4
 800e122:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800e126:	685b      	ldr	r3, [r3, #4]
 800e128:	2200      	movs	r2, #0
 800e12a:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
 800e12e:	f8c7 20dc 	str.w	r2, [r7, #220]	; 0xdc
 800e132:	e9d7 1236 	ldrd	r1, r2, [r7, #216]	; 0xd8
 800e136:	460b      	mov	r3, r1
 800e138:	18db      	adds	r3, r3, r3
 800e13a:	653b      	str	r3, [r7, #80]	; 0x50
 800e13c:	4613      	mov	r3, r2
 800e13e:	eb42 0303 	adc.w	r3, r2, r3
 800e142:	657b      	str	r3, [r7, #84]	; 0x54
 800e144:	e9d7 2314 	ldrd	r2, r3, [r7, #80]	; 0x50
 800e148:	e9d7 0138 	ldrd	r0, r1, [r7, #224]	; 0xe0
 800e14c:	f7f2 fbee 	bl	800092c <__aeabi_uldivmod>
 800e150:	4602      	mov	r2, r0
 800e152:	460b      	mov	r3, r1
 800e154:	4b61      	ldr	r3, [pc, #388]	; (800e2dc <UART_SetConfig+0x2d4>)
 800e156:	fba3 2302 	umull	r2, r3, r3, r2
 800e15a:	095b      	lsrs	r3, r3, #5
 800e15c:	011c      	lsls	r4, r3, #4
 800e15e:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 800e162:	2200      	movs	r2, #0
 800e164:	f8c7 30d0 	str.w	r3, [r7, #208]	; 0xd0
 800e168:	f8c7 20d4 	str.w	r2, [r7, #212]	; 0xd4
 800e16c:	e9d7 8934 	ldrd	r8, r9, [r7, #208]	; 0xd0
 800e170:	4642      	mov	r2, r8
 800e172:	464b      	mov	r3, r9
 800e174:	1891      	adds	r1, r2, r2
 800e176:	64b9      	str	r1, [r7, #72]	; 0x48
 800e178:	415b      	adcs	r3, r3
 800e17a:	64fb      	str	r3, [r7, #76]	; 0x4c
 800e17c:	e9d7 2312 	ldrd	r2, r3, [r7, #72]	; 0x48
 800e180:	4641      	mov	r1, r8
 800e182:	eb12 0a01 	adds.w	sl, r2, r1
 800e186:	4649      	mov	r1, r9
 800e188:	eb43 0b01 	adc.w	fp, r3, r1
 800e18c:	f04f 0200 	mov.w	r2, #0
 800e190:	f04f 0300 	mov.w	r3, #0
 800e194:	ea4f 03cb 	mov.w	r3, fp, lsl #3
 800e198:	ea43 735a 	orr.w	r3, r3, sl, lsr #29
 800e19c:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 800e1a0:	4692      	mov	sl, r2
 800e1a2:	469b      	mov	fp, r3
 800e1a4:	4643      	mov	r3, r8
 800e1a6:	eb1a 0303 	adds.w	r3, sl, r3
 800e1aa:	f8c7 30c8 	str.w	r3, [r7, #200]	; 0xc8
 800e1ae:	464b      	mov	r3, r9
 800e1b0:	eb4b 0303 	adc.w	r3, fp, r3
 800e1b4:	f8c7 30cc 	str.w	r3, [r7, #204]	; 0xcc
 800e1b8:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800e1bc:	685b      	ldr	r3, [r3, #4]
 800e1be:	2200      	movs	r2, #0
 800e1c0:	f8c7 30c0 	str.w	r3, [r7, #192]	; 0xc0
 800e1c4:	f8c7 20c4 	str.w	r2, [r7, #196]	; 0xc4
 800e1c8:	e9d7 1230 	ldrd	r1, r2, [r7, #192]	; 0xc0
 800e1cc:	460b      	mov	r3, r1
 800e1ce:	18db      	adds	r3, r3, r3
 800e1d0:	643b      	str	r3, [r7, #64]	; 0x40
 800e1d2:	4613      	mov	r3, r2
 800e1d4:	eb42 0303 	adc.w	r3, r2, r3
 800e1d8:	647b      	str	r3, [r7, #68]	; 0x44
 800e1da:	e9d7 2310 	ldrd	r2, r3, [r7, #64]	; 0x40
 800e1de:	e9d7 0132 	ldrd	r0, r1, [r7, #200]	; 0xc8
 800e1e2:	f7f2 fba3 	bl	800092c <__aeabi_uldivmod>
 800e1e6:	4602      	mov	r2, r0
 800e1e8:	460b      	mov	r3, r1
 800e1ea:	4611      	mov	r1, r2
 800e1ec:	4b3b      	ldr	r3, [pc, #236]	; (800e2dc <UART_SetConfig+0x2d4>)
 800e1ee:	fba3 2301 	umull	r2, r3, r3, r1
 800e1f2:	095b      	lsrs	r3, r3, #5
 800e1f4:	2264      	movs	r2, #100	; 0x64
 800e1f6:	fb02 f303 	mul.w	r3, r2, r3
 800e1fa:	1acb      	subs	r3, r1, r3
 800e1fc:	00db      	lsls	r3, r3, #3
 800e1fe:	f103 0232 	add.w	r2, r3, #50	; 0x32
 800e202:	4b36      	ldr	r3, [pc, #216]	; (800e2dc <UART_SetConfig+0x2d4>)
 800e204:	fba3 2302 	umull	r2, r3, r3, r2
 800e208:	095b      	lsrs	r3, r3, #5
 800e20a:	005b      	lsls	r3, r3, #1
 800e20c:	f403 73f8 	and.w	r3, r3, #496	; 0x1f0
 800e210:	441c      	add	r4, r3
 800e212:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 800e216:	2200      	movs	r2, #0
 800e218:	f8c7 30b8 	str.w	r3, [r7, #184]	; 0xb8
 800e21c:	f8c7 20bc 	str.w	r2, [r7, #188]	; 0xbc
 800e220:	e9d7 892e 	ldrd	r8, r9, [r7, #184]	; 0xb8
 800e224:	4642      	mov	r2, r8
 800e226:	464b      	mov	r3, r9
 800e228:	1891      	adds	r1, r2, r2
 800e22a:	63b9      	str	r1, [r7, #56]	; 0x38
 800e22c:	415b      	adcs	r3, r3
 800e22e:	63fb      	str	r3, [r7, #60]	; 0x3c
 800e230:	e9d7 230e 	ldrd	r2, r3, [r7, #56]	; 0x38
 800e234:	4641      	mov	r1, r8
 800e236:	1851      	adds	r1, r2, r1
 800e238:	6339      	str	r1, [r7, #48]	; 0x30
 800e23a:	4649      	mov	r1, r9
 800e23c:	414b      	adcs	r3, r1
 800e23e:	637b      	str	r3, [r7, #52]	; 0x34
 800e240:	f04f 0200 	mov.w	r2, #0
 800e244:	f04f 0300 	mov.w	r3, #0
 800e248:	e9d7 ab0c 	ldrd	sl, fp, [r7, #48]	; 0x30
 800e24c:	4659      	mov	r1, fp
 800e24e:	00cb      	lsls	r3, r1, #3
 800e250:	4651      	mov	r1, sl
 800e252:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 800e256:	4651      	mov	r1, sl
 800e258:	00ca      	lsls	r2, r1, #3
 800e25a:	4610      	mov	r0, r2
 800e25c:	4619      	mov	r1, r3
 800e25e:	4603      	mov	r3, r0
 800e260:	4642      	mov	r2, r8
 800e262:	189b      	adds	r3, r3, r2
 800e264:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
 800e268:	464b      	mov	r3, r9
 800e26a:	460a      	mov	r2, r1
 800e26c:	eb42 0303 	adc.w	r3, r2, r3
 800e270:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
 800e274:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800e278:	685b      	ldr	r3, [r3, #4]
 800e27a:	2200      	movs	r2, #0
 800e27c:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8
 800e280:	f8c7 20ac 	str.w	r2, [r7, #172]	; 0xac
 800e284:	e9d7 122a 	ldrd	r1, r2, [r7, #168]	; 0xa8
 800e288:	460b      	mov	r3, r1
 800e28a:	18db      	adds	r3, r3, r3
 800e28c:	62bb      	str	r3, [r7, #40]	; 0x28
 800e28e:	4613      	mov	r3, r2
 800e290:	eb42 0303 	adc.w	r3, r2, r3
 800e294:	62fb      	str	r3, [r7, #44]	; 0x2c
 800e296:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	; 0x28
 800e29a:	e9d7 012c 	ldrd	r0, r1, [r7, #176]	; 0xb0
 800e29e:	f7f2 fb45 	bl	800092c <__aeabi_uldivmod>
 800e2a2:	4602      	mov	r2, r0
 800e2a4:	460b      	mov	r3, r1
 800e2a6:	4b0d      	ldr	r3, [pc, #52]	; (800e2dc <UART_SetConfig+0x2d4>)
 800e2a8:	fba3 1302 	umull	r1, r3, r3, r2
 800e2ac:	095b      	lsrs	r3, r3, #5
 800e2ae:	2164      	movs	r1, #100	; 0x64
 800e2b0:	fb01 f303 	mul.w	r3, r1, r3
 800e2b4:	1ad3      	subs	r3, r2, r3
 800e2b6:	00db      	lsls	r3, r3, #3
 800e2b8:	3332      	adds	r3, #50	; 0x32
 800e2ba:	4a08      	ldr	r2, [pc, #32]	; (800e2dc <UART_SetConfig+0x2d4>)
 800e2bc:	fba2 2303 	umull	r2, r3, r2, r3
 800e2c0:	095b      	lsrs	r3, r3, #5
 800e2c2:	f003 0207 	and.w	r2, r3, #7
 800e2c6:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800e2ca:	681b      	ldr	r3, [r3, #0]
 800e2cc:	4422      	add	r2, r4
 800e2ce:	609a      	str	r2, [r3, #8]
  }
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
}
 800e2d0:	e105      	b.n	800e4de <UART_SetConfig+0x4d6>
 800e2d2:	bf00      	nop
 800e2d4:	40011000 	.word	0x40011000
 800e2d8:	40011400 	.word	0x40011400
 800e2dc:	51eb851f 	.word	0x51eb851f
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 800e2e0:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 800e2e4:	2200      	movs	r2, #0
 800e2e6:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
 800e2ea:	f8c7 20a4 	str.w	r2, [r7, #164]	; 0xa4
 800e2ee:	e9d7 8928 	ldrd	r8, r9, [r7, #160]	; 0xa0
 800e2f2:	4642      	mov	r2, r8
 800e2f4:	464b      	mov	r3, r9
 800e2f6:	1891      	adds	r1, r2, r2
 800e2f8:	6239      	str	r1, [r7, #32]
 800e2fa:	415b      	adcs	r3, r3
 800e2fc:	627b      	str	r3, [r7, #36]	; 0x24
 800e2fe:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 800e302:	4641      	mov	r1, r8
 800e304:	1854      	adds	r4, r2, r1
 800e306:	4649      	mov	r1, r9
 800e308:	eb43 0501 	adc.w	r5, r3, r1
 800e30c:	f04f 0200 	mov.w	r2, #0
 800e310:	f04f 0300 	mov.w	r3, #0
 800e314:	00eb      	lsls	r3, r5, #3
 800e316:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 800e31a:	00e2      	lsls	r2, r4, #3
 800e31c:	4614      	mov	r4, r2
 800e31e:	461d      	mov	r5, r3
 800e320:	4643      	mov	r3, r8
 800e322:	18e3      	adds	r3, r4, r3
 800e324:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
 800e328:	464b      	mov	r3, r9
 800e32a:	eb45 0303 	adc.w	r3, r5, r3
 800e32e:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
 800e332:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800e336:	685b      	ldr	r3, [r3, #4]
 800e338:	2200      	movs	r2, #0
 800e33a:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
 800e33e:	f8c7 2094 	str.w	r2, [r7, #148]	; 0x94
 800e342:	f04f 0200 	mov.w	r2, #0
 800e346:	f04f 0300 	mov.w	r3, #0
 800e34a:	e9d7 4524 	ldrd	r4, r5, [r7, #144]	; 0x90
 800e34e:	4629      	mov	r1, r5
 800e350:	008b      	lsls	r3, r1, #2
 800e352:	4621      	mov	r1, r4
 800e354:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 800e358:	4621      	mov	r1, r4
 800e35a:	008a      	lsls	r2, r1, #2
 800e35c:	e9d7 0126 	ldrd	r0, r1, [r7, #152]	; 0x98
 800e360:	f7f2 fae4 	bl	800092c <__aeabi_uldivmod>
 800e364:	4602      	mov	r2, r0
 800e366:	460b      	mov	r3, r1
 800e368:	4b60      	ldr	r3, [pc, #384]	; (800e4ec <UART_SetConfig+0x4e4>)
 800e36a:	fba3 2302 	umull	r2, r3, r3, r2
 800e36e:	095b      	lsrs	r3, r3, #5
 800e370:	011c      	lsls	r4, r3, #4
 800e372:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 800e376:	2200      	movs	r2, #0
 800e378:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
 800e37c:	f8c7 208c 	str.w	r2, [r7, #140]	; 0x8c
 800e380:	e9d7 8922 	ldrd	r8, r9, [r7, #136]	; 0x88
 800e384:	4642      	mov	r2, r8
 800e386:	464b      	mov	r3, r9
 800e388:	1891      	adds	r1, r2, r2
 800e38a:	61b9      	str	r1, [r7, #24]
 800e38c:	415b      	adcs	r3, r3
 800e38e:	61fb      	str	r3, [r7, #28]
 800e390:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 800e394:	4641      	mov	r1, r8
 800e396:	1851      	adds	r1, r2, r1
 800e398:	6139      	str	r1, [r7, #16]
 800e39a:	4649      	mov	r1, r9
 800e39c:	414b      	adcs	r3, r1
 800e39e:	617b      	str	r3, [r7, #20]
 800e3a0:	f04f 0200 	mov.w	r2, #0
 800e3a4:	f04f 0300 	mov.w	r3, #0
 800e3a8:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 800e3ac:	4659      	mov	r1, fp
 800e3ae:	00cb      	lsls	r3, r1, #3
 800e3b0:	4651      	mov	r1, sl
 800e3b2:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 800e3b6:	4651      	mov	r1, sl
 800e3b8:	00ca      	lsls	r2, r1, #3
 800e3ba:	4610      	mov	r0, r2
 800e3bc:	4619      	mov	r1, r3
 800e3be:	4603      	mov	r3, r0
 800e3c0:	4642      	mov	r2, r8
 800e3c2:	189b      	adds	r3, r3, r2
 800e3c4:	f8c7 3080 	str.w	r3, [r7, #128]	; 0x80
 800e3c8:	464b      	mov	r3, r9
 800e3ca:	460a      	mov	r2, r1
 800e3cc:	eb42 0303 	adc.w	r3, r2, r3
 800e3d0:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
 800e3d4:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800e3d8:	685b      	ldr	r3, [r3, #4]
 800e3da:	2200      	movs	r2, #0
 800e3dc:	67bb      	str	r3, [r7, #120]	; 0x78
 800e3de:	67fa      	str	r2, [r7, #124]	; 0x7c
 800e3e0:	f04f 0200 	mov.w	r2, #0
 800e3e4:	f04f 0300 	mov.w	r3, #0
 800e3e8:	e9d7 891e 	ldrd	r8, r9, [r7, #120]	; 0x78
 800e3ec:	4649      	mov	r1, r9
 800e3ee:	008b      	lsls	r3, r1, #2
 800e3f0:	4641      	mov	r1, r8
 800e3f2:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 800e3f6:	4641      	mov	r1, r8
 800e3f8:	008a      	lsls	r2, r1, #2
 800e3fa:	e9d7 0120 	ldrd	r0, r1, [r7, #128]	; 0x80
 800e3fe:	f7f2 fa95 	bl	800092c <__aeabi_uldivmod>
 800e402:	4602      	mov	r2, r0
 800e404:	460b      	mov	r3, r1
 800e406:	4b39      	ldr	r3, [pc, #228]	; (800e4ec <UART_SetConfig+0x4e4>)
 800e408:	fba3 1302 	umull	r1, r3, r3, r2
 800e40c:	095b      	lsrs	r3, r3, #5
 800e40e:	2164      	movs	r1, #100	; 0x64
 800e410:	fb01 f303 	mul.w	r3, r1, r3
 800e414:	1ad3      	subs	r3, r2, r3
 800e416:	011b      	lsls	r3, r3, #4
 800e418:	3332      	adds	r3, #50	; 0x32
 800e41a:	4a34      	ldr	r2, [pc, #208]	; (800e4ec <UART_SetConfig+0x4e4>)
 800e41c:	fba2 2303 	umull	r2, r3, r2, r3
 800e420:	095b      	lsrs	r3, r3, #5
 800e422:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 800e426:	441c      	add	r4, r3
 800e428:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 800e42c:	2200      	movs	r2, #0
 800e42e:	673b      	str	r3, [r7, #112]	; 0x70
 800e430:	677a      	str	r2, [r7, #116]	; 0x74
 800e432:	e9d7 891c 	ldrd	r8, r9, [r7, #112]	; 0x70
 800e436:	4642      	mov	r2, r8
 800e438:	464b      	mov	r3, r9
 800e43a:	1891      	adds	r1, r2, r2
 800e43c:	60b9      	str	r1, [r7, #8]
 800e43e:	415b      	adcs	r3, r3
 800e440:	60fb      	str	r3, [r7, #12]
 800e442:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 800e446:	4641      	mov	r1, r8
 800e448:	1851      	adds	r1, r2, r1
 800e44a:	6039      	str	r1, [r7, #0]
 800e44c:	4649      	mov	r1, r9
 800e44e:	414b      	adcs	r3, r1
 800e450:	607b      	str	r3, [r7, #4]
 800e452:	f04f 0200 	mov.w	r2, #0
 800e456:	f04f 0300 	mov.w	r3, #0
 800e45a:	e9d7 ab00 	ldrd	sl, fp, [r7]
 800e45e:	4659      	mov	r1, fp
 800e460:	00cb      	lsls	r3, r1, #3
 800e462:	4651      	mov	r1, sl
 800e464:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 800e468:	4651      	mov	r1, sl
 800e46a:	00ca      	lsls	r2, r1, #3
 800e46c:	4610      	mov	r0, r2
 800e46e:	4619      	mov	r1, r3
 800e470:	4603      	mov	r3, r0
 800e472:	4642      	mov	r2, r8
 800e474:	189b      	adds	r3, r3, r2
 800e476:	66bb      	str	r3, [r7, #104]	; 0x68
 800e478:	464b      	mov	r3, r9
 800e47a:	460a      	mov	r2, r1
 800e47c:	eb42 0303 	adc.w	r3, r2, r3
 800e480:	66fb      	str	r3, [r7, #108]	; 0x6c
 800e482:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800e486:	685b      	ldr	r3, [r3, #4]
 800e488:	2200      	movs	r2, #0
 800e48a:	663b      	str	r3, [r7, #96]	; 0x60
 800e48c:	667a      	str	r2, [r7, #100]	; 0x64
 800e48e:	f04f 0200 	mov.w	r2, #0
 800e492:	f04f 0300 	mov.w	r3, #0
 800e496:	e9d7 8918 	ldrd	r8, r9, [r7, #96]	; 0x60
 800e49a:	4649      	mov	r1, r9
 800e49c:	008b      	lsls	r3, r1, #2
 800e49e:	4641      	mov	r1, r8
 800e4a0:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 800e4a4:	4641      	mov	r1, r8
 800e4a6:	008a      	lsls	r2, r1, #2
 800e4a8:	e9d7 011a 	ldrd	r0, r1, [r7, #104]	; 0x68
 800e4ac:	f7f2 fa3e 	bl	800092c <__aeabi_uldivmod>
 800e4b0:	4602      	mov	r2, r0
 800e4b2:	460b      	mov	r3, r1
 800e4b4:	4b0d      	ldr	r3, [pc, #52]	; (800e4ec <UART_SetConfig+0x4e4>)
 800e4b6:	fba3 1302 	umull	r1, r3, r3, r2
 800e4ba:	095b      	lsrs	r3, r3, #5
 800e4bc:	2164      	movs	r1, #100	; 0x64
 800e4be:	fb01 f303 	mul.w	r3, r1, r3
 800e4c2:	1ad3      	subs	r3, r2, r3
 800e4c4:	011b      	lsls	r3, r3, #4
 800e4c6:	3332      	adds	r3, #50	; 0x32
 800e4c8:	4a08      	ldr	r2, [pc, #32]	; (800e4ec <UART_SetConfig+0x4e4>)
 800e4ca:	fba2 2303 	umull	r2, r3, r2, r3
 800e4ce:	095b      	lsrs	r3, r3, #5
 800e4d0:	f003 020f 	and.w	r2, r3, #15
 800e4d4:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800e4d8:	681b      	ldr	r3, [r3, #0]
 800e4da:	4422      	add	r2, r4
 800e4dc:	609a      	str	r2, [r3, #8]
}
 800e4de:	bf00      	nop
 800e4e0:	f507 7780 	add.w	r7, r7, #256	; 0x100
 800e4e4:	46bd      	mov	sp, r7
 800e4e6:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 800e4ea:	bf00      	nop
 800e4ec:	51eb851f 	.word	0x51eb851f

0800e4f0 <FSMC_NAND_Init>:
  * @param  Device Pointer to NAND device instance
  * @param  Init Pointer to NAND Initialization structure
  * @retval HAL status
  */
HAL_StatusTypeDef FSMC_NAND_Init(FSMC_NAND_TypeDef *Device, FSMC_NAND_InitTypeDef *Init)
{
 800e4f0:	b480      	push	{r7}
 800e4f2:	b083      	sub	sp, #12
 800e4f4:	af00      	add	r7, sp, #0
 800e4f6:	6078      	str	r0, [r7, #4]
 800e4f8:	6039      	str	r1, [r7, #0]
  assert_param(IS_FSMC_ECCPAGE_SIZE(Init->ECCPageSize));
  assert_param(IS_FSMC_TCLR_TIME(Init->TCLRSetupTime));
  assert_param(IS_FSMC_TAR_TIME(Init->TARSetupTime));

  /* Set NAND device control parameters */
  if (Init->NandBank == FSMC_NAND_BANK2)
 800e4fa:	683b      	ldr	r3, [r7, #0]
 800e4fc:	681b      	ldr	r3, [r3, #0]
 800e4fe:	2b10      	cmp	r3, #16
 800e500:	d11c      	bne.n	800e53c <FSMC_NAND_Init+0x4c>
  {
    /* NAND bank 2 registers configuration */
    MODIFY_REG(Device->PCR2, PCR_CLEAR_MASK, (Init->Waitfeature                                      |
 800e502:	687b      	ldr	r3, [r7, #4]
 800e504:	681a      	ldr	r2, [r3, #0]
 800e506:	4b1f      	ldr	r3, [pc, #124]	; (800e584 <FSMC_NAND_Init+0x94>)
 800e508:	4013      	ands	r3, r2
 800e50a:	683a      	ldr	r2, [r7, #0]
 800e50c:	6851      	ldr	r1, [r2, #4]
 800e50e:	683a      	ldr	r2, [r7, #0]
 800e510:	6892      	ldr	r2, [r2, #8]
 800e512:	4311      	orrs	r1, r2
 800e514:	683a      	ldr	r2, [r7, #0]
 800e516:	68d2      	ldr	r2, [r2, #12]
 800e518:	4311      	orrs	r1, r2
 800e51a:	683a      	ldr	r2, [r7, #0]
 800e51c:	6912      	ldr	r2, [r2, #16]
 800e51e:	4311      	orrs	r1, r2
 800e520:	683a      	ldr	r2, [r7, #0]
 800e522:	6952      	ldr	r2, [r2, #20]
 800e524:	0252      	lsls	r2, r2, #9
 800e526:	4311      	orrs	r1, r2
 800e528:	683a      	ldr	r2, [r7, #0]
 800e52a:	6992      	ldr	r2, [r2, #24]
 800e52c:	0352      	lsls	r2, r2, #13
 800e52e:	430a      	orrs	r2, r1
 800e530:	4313      	orrs	r3, r2
 800e532:	f043 0208 	orr.w	r2, r3, #8
 800e536:	687b      	ldr	r3, [r7, #4]
 800e538:	601a      	str	r2, [r3, #0]
 800e53a:	e01b      	b.n	800e574 <FSMC_NAND_Init+0x84>
                                              ((Init->TARSetupTime)  << FSMC_PCR2_TAR_Pos)));
  }
  else
  {
    /* NAND bank 3 registers configuration */
    MODIFY_REG(Device->PCR3, PCR_CLEAR_MASK, (Init->Waitfeature                                      |
 800e53c:	687b      	ldr	r3, [r7, #4]
 800e53e:	6a1a      	ldr	r2, [r3, #32]
 800e540:	4b10      	ldr	r3, [pc, #64]	; (800e584 <FSMC_NAND_Init+0x94>)
 800e542:	4013      	ands	r3, r2
 800e544:	683a      	ldr	r2, [r7, #0]
 800e546:	6851      	ldr	r1, [r2, #4]
 800e548:	683a      	ldr	r2, [r7, #0]
 800e54a:	6892      	ldr	r2, [r2, #8]
 800e54c:	4311      	orrs	r1, r2
 800e54e:	683a      	ldr	r2, [r7, #0]
 800e550:	68d2      	ldr	r2, [r2, #12]
 800e552:	4311      	orrs	r1, r2
 800e554:	683a      	ldr	r2, [r7, #0]
 800e556:	6912      	ldr	r2, [r2, #16]
 800e558:	4311      	orrs	r1, r2
 800e55a:	683a      	ldr	r2, [r7, #0]
 800e55c:	6952      	ldr	r2, [r2, #20]
 800e55e:	0252      	lsls	r2, r2, #9
 800e560:	4311      	orrs	r1, r2
 800e562:	683a      	ldr	r2, [r7, #0]
 800e564:	6992      	ldr	r2, [r2, #24]
 800e566:	0352      	lsls	r2, r2, #13
 800e568:	430a      	orrs	r2, r1
 800e56a:	4313      	orrs	r3, r2
 800e56c:	f043 0208 	orr.w	r2, r3, #8
 800e570:	687b      	ldr	r3, [r7, #4]
 800e572:	621a      	str	r2, [r3, #32]
                                              Init->ECCPageSize                                      |
                                              ((Init->TCLRSetupTime) << FSMC_PCR2_TCLR_Pos)  |
                                              ((Init->TARSetupTime)  << FSMC_PCR2_TAR_Pos)));
  }

  return HAL_OK;
 800e574:	2300      	movs	r3, #0
}
 800e576:	4618      	mov	r0, r3
 800e578:	370c      	adds	r7, #12
 800e57a:	46bd      	mov	sp, r7
 800e57c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e580:	4770      	bx	lr
 800e582:	bf00      	nop
 800e584:	fff00181 	.word	0xfff00181

0800e588 <FSMC_NAND_CommonSpace_Timing_Init>:
  * @param  Bank NAND bank number
  * @retval HAL status
  */
HAL_StatusTypeDef FSMC_NAND_CommonSpace_Timing_Init(FSMC_NAND_TypeDef *Device,
                                                   FSMC_NAND_PCC_TimingTypeDef *Timing, uint32_t Bank)
{
 800e588:	b480      	push	{r7}
 800e58a:	b085      	sub	sp, #20
 800e58c:	af00      	add	r7, sp, #0
 800e58e:	60f8      	str	r0, [r7, #12]
 800e590:	60b9      	str	r1, [r7, #8]
 800e592:	607a      	str	r2, [r7, #4]
  assert_param(IS_FSMC_HOLD_TIME(Timing->HoldSetupTime));
  assert_param(IS_FSMC_HIZ_TIME(Timing->HiZSetupTime));
  assert_param(IS_FSMC_NAND_BANK(Bank));

  /* Set FSMC_NAND device timing parameters */
  if (Bank == FSMC_NAND_BANK2)
 800e594:	687b      	ldr	r3, [r7, #4]
 800e596:	2b10      	cmp	r3, #16
 800e598:	d112      	bne.n	800e5c0 <FSMC_NAND_CommonSpace_Timing_Init+0x38>
  {
    /* NAND bank 2 registers configuration */
    MODIFY_REG(Device->PMEM2, PMEM_CLEAR_MASK, (Timing->SetupTime                                             |
 800e59a:	68fb      	ldr	r3, [r7, #12]
 800e59c:	689b      	ldr	r3, [r3, #8]
 800e59e:	68bb      	ldr	r3, [r7, #8]
 800e5a0:	681a      	ldr	r2, [r3, #0]
 800e5a2:	68bb      	ldr	r3, [r7, #8]
 800e5a4:	685b      	ldr	r3, [r3, #4]
 800e5a6:	021b      	lsls	r3, r3, #8
 800e5a8:	431a      	orrs	r2, r3
 800e5aa:	68bb      	ldr	r3, [r7, #8]
 800e5ac:	689b      	ldr	r3, [r3, #8]
 800e5ae:	041b      	lsls	r3, r3, #16
 800e5b0:	431a      	orrs	r2, r3
 800e5b2:	68bb      	ldr	r3, [r7, #8]
 800e5b4:	68db      	ldr	r3, [r3, #12]
 800e5b6:	061b      	lsls	r3, r3, #24
 800e5b8:	431a      	orrs	r2, r3
 800e5ba:	68fb      	ldr	r3, [r7, #12]
 800e5bc:	609a      	str	r2, [r3, #8]
 800e5be:	e011      	b.n	800e5e4 <FSMC_NAND_CommonSpace_Timing_Init+0x5c>
                                                ((Timing->HiZSetupTime)  << FSMC_PMEM2_MEMHIZ2_Pos)));
  }
  else
  {
    /* NAND bank 3 registers configuration */
    MODIFY_REG(Device->PMEM3, PMEM_CLEAR_MASK, (Timing->SetupTime                                             |
 800e5c0:	68fb      	ldr	r3, [r7, #12]
 800e5c2:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800e5c4:	68bb      	ldr	r3, [r7, #8]
 800e5c6:	681a      	ldr	r2, [r3, #0]
 800e5c8:	68bb      	ldr	r3, [r7, #8]
 800e5ca:	685b      	ldr	r3, [r3, #4]
 800e5cc:	021b      	lsls	r3, r3, #8
 800e5ce:	431a      	orrs	r2, r3
 800e5d0:	68bb      	ldr	r3, [r7, #8]
 800e5d2:	689b      	ldr	r3, [r3, #8]
 800e5d4:	041b      	lsls	r3, r3, #16
 800e5d6:	431a      	orrs	r2, r3
 800e5d8:	68bb      	ldr	r3, [r7, #8]
 800e5da:	68db      	ldr	r3, [r3, #12]
 800e5dc:	061b      	lsls	r3, r3, #24
 800e5de:	431a      	orrs	r2, r3
 800e5e0:	68fb      	ldr	r3, [r7, #12]
 800e5e2:	629a      	str	r2, [r3, #40]	; 0x28
                                                ((Timing->WaitSetupTime) << FSMC_PMEM2_MEMWAIT2_Pos) |
                                                ((Timing->HoldSetupTime) << FSMC_PMEM2_MEMHOLD2_Pos) |
                                                ((Timing->HiZSetupTime)  << FSMC_PMEM2_MEMHIZ2_Pos)));
  }

  return HAL_OK;
 800e5e4:	2300      	movs	r3, #0
}
 800e5e6:	4618      	mov	r0, r3
 800e5e8:	3714      	adds	r7, #20
 800e5ea:	46bd      	mov	sp, r7
 800e5ec:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e5f0:	4770      	bx	lr

0800e5f2 <FSMC_NAND_AttributeSpace_Timing_Init>:
  * @param  Bank NAND bank number
  * @retval HAL status
  */
HAL_StatusTypeDef FSMC_NAND_AttributeSpace_Timing_Init(FSMC_NAND_TypeDef *Device,
                                                      FSMC_NAND_PCC_TimingTypeDef *Timing, uint32_t Bank)
{
 800e5f2:	b480      	push	{r7}
 800e5f4:	b085      	sub	sp, #20
 800e5f6:	af00      	add	r7, sp, #0
 800e5f8:	60f8      	str	r0, [r7, #12]
 800e5fa:	60b9      	str	r1, [r7, #8]
 800e5fc:	607a      	str	r2, [r7, #4]
  assert_param(IS_FSMC_HOLD_TIME(Timing->HoldSetupTime));
  assert_param(IS_FSMC_HIZ_TIME(Timing->HiZSetupTime));
  assert_param(IS_FSMC_NAND_BANK(Bank));

  /* Set FSMC_NAND device timing parameters */
  if (Bank == FSMC_NAND_BANK2)
 800e5fe:	687b      	ldr	r3, [r7, #4]
 800e600:	2b10      	cmp	r3, #16
 800e602:	d112      	bne.n	800e62a <FSMC_NAND_AttributeSpace_Timing_Init+0x38>
  {
    /* NAND bank 2 registers configuration */
    MODIFY_REG(Device->PATT2, PATT_CLEAR_MASK, (Timing->SetupTime                                             |
 800e604:	68fb      	ldr	r3, [r7, #12]
 800e606:	68db      	ldr	r3, [r3, #12]
 800e608:	68bb      	ldr	r3, [r7, #8]
 800e60a:	681a      	ldr	r2, [r3, #0]
 800e60c:	68bb      	ldr	r3, [r7, #8]
 800e60e:	685b      	ldr	r3, [r3, #4]
 800e610:	021b      	lsls	r3, r3, #8
 800e612:	431a      	orrs	r2, r3
 800e614:	68bb      	ldr	r3, [r7, #8]
 800e616:	689b      	ldr	r3, [r3, #8]
 800e618:	041b      	lsls	r3, r3, #16
 800e61a:	431a      	orrs	r2, r3
 800e61c:	68bb      	ldr	r3, [r7, #8]
 800e61e:	68db      	ldr	r3, [r3, #12]
 800e620:	061b      	lsls	r3, r3, #24
 800e622:	431a      	orrs	r2, r3
 800e624:	68fb      	ldr	r3, [r7, #12]
 800e626:	60da      	str	r2, [r3, #12]
 800e628:	e011      	b.n	800e64e <FSMC_NAND_AttributeSpace_Timing_Init+0x5c>
                                                ((Timing->HiZSetupTime)  << FSMC_PATT2_ATTHIZ2_Pos)));
  }
  else
  {
    /* NAND bank 3 registers configuration */
    MODIFY_REG(Device->PATT3, PATT_CLEAR_MASK, (Timing->SetupTime                                             |
 800e62a:	68fb      	ldr	r3, [r7, #12]
 800e62c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800e62e:	68bb      	ldr	r3, [r7, #8]
 800e630:	681a      	ldr	r2, [r3, #0]
 800e632:	68bb      	ldr	r3, [r7, #8]
 800e634:	685b      	ldr	r3, [r3, #4]
 800e636:	021b      	lsls	r3, r3, #8
 800e638:	431a      	orrs	r2, r3
 800e63a:	68bb      	ldr	r3, [r7, #8]
 800e63c:	689b      	ldr	r3, [r3, #8]
 800e63e:	041b      	lsls	r3, r3, #16
 800e640:	431a      	orrs	r2, r3
 800e642:	68bb      	ldr	r3, [r7, #8]
 800e644:	68db      	ldr	r3, [r3, #12]
 800e646:	061b      	lsls	r3, r3, #24
 800e648:	431a      	orrs	r2, r3
 800e64a:	68fb      	ldr	r3, [r7, #12]
 800e64c:	62da      	str	r2, [r3, #44]	; 0x2c
                                                ((Timing->WaitSetupTime) << FSMC_PATT2_ATTWAIT2_Pos) |
                                                ((Timing->HoldSetupTime) << FSMC_PATT2_ATTHOLD2_Pos) |
                                                ((Timing->HiZSetupTime)  << FSMC_PATT2_ATTHIZ2_Pos)));
  }

  return HAL_OK;
 800e64e:	2300      	movs	r3, #0
}
 800e650:	4618      	mov	r0, r3
 800e652:	3714      	adds	r7, #20
 800e654:	46bd      	mov	sp, r7
 800e656:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e65a:	4770      	bx	lr

0800e65c <__NVIC_SetPriority>:
{
 800e65c:	b480      	push	{r7}
 800e65e:	b083      	sub	sp, #12
 800e660:	af00      	add	r7, sp, #0
 800e662:	4603      	mov	r3, r0
 800e664:	6039      	str	r1, [r7, #0]
 800e666:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800e668:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800e66c:	2b00      	cmp	r3, #0
 800e66e:	db0a      	blt.n	800e686 <__NVIC_SetPriority+0x2a>
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800e670:	683b      	ldr	r3, [r7, #0]
 800e672:	b2da      	uxtb	r2, r3
 800e674:	490c      	ldr	r1, [pc, #48]	; (800e6a8 <__NVIC_SetPriority+0x4c>)
 800e676:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800e67a:	0112      	lsls	r2, r2, #4
 800e67c:	b2d2      	uxtb	r2, r2
 800e67e:	440b      	add	r3, r1
 800e680:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
}
 800e684:	e00a      	b.n	800e69c <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800e686:	683b      	ldr	r3, [r7, #0]
 800e688:	b2da      	uxtb	r2, r3
 800e68a:	4908      	ldr	r1, [pc, #32]	; (800e6ac <__NVIC_SetPriority+0x50>)
 800e68c:	79fb      	ldrb	r3, [r7, #7]
 800e68e:	f003 030f 	and.w	r3, r3, #15
 800e692:	3b04      	subs	r3, #4
 800e694:	0112      	lsls	r2, r2, #4
 800e696:	b2d2      	uxtb	r2, r2
 800e698:	440b      	add	r3, r1
 800e69a:	761a      	strb	r2, [r3, #24]
}
 800e69c:	bf00      	nop
 800e69e:	370c      	adds	r7, #12
 800e6a0:	46bd      	mov	sp, r7
 800e6a2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e6a6:	4770      	bx	lr
 800e6a8:	e000e100 	.word	0xe000e100
 800e6ac:	e000ed00 	.word	0xe000ed00

0800e6b0 <SysTick_Handler>:

/*
  SysTick handler implementation that also clears overflow flag.
*/
#if (USE_CUSTOM_SYSTICK_HANDLER_IMPLEMENTATION == 0)
void SysTick_Handler (void) {
 800e6b0:	b580      	push	{r7, lr}
 800e6b2:	af00      	add	r7, sp, #0
  /* Clear overflow flag */
  SysTick->CTRL;
 800e6b4:	4b05      	ldr	r3, [pc, #20]	; (800e6cc <SysTick_Handler+0x1c>)
 800e6b6:	681b      	ldr	r3, [r3, #0]

  if (xTaskGetSchedulerState() != taskSCHEDULER_NOT_STARTED) {
 800e6b8:	f002 f856 	bl	8010768 <xTaskGetSchedulerState>
 800e6bc:	4603      	mov	r3, r0
 800e6be:	2b01      	cmp	r3, #1
 800e6c0:	d001      	beq.n	800e6c6 <SysTick_Handler+0x16>
    /* Call tick handler */
    xPortSysTickHandler();
 800e6c2:	f002 fe41 	bl	8011348 <xPortSysTickHandler>
  }
}
 800e6c6:	bf00      	nop
 800e6c8:	bd80      	pop	{r7, pc}
 800e6ca:	bf00      	nop
 800e6cc:	e000e010 	.word	0xe000e010

0800e6d0 <SVC_Setup>:
#endif /* SysTick */

/*
  Setup SVC to reset value.
*/
__STATIC_INLINE void SVC_Setup (void) {
 800e6d0:	b580      	push	{r7, lr}
 800e6d2:	af00      	add	r7, sp, #0
#if (__ARM_ARCH_7A__ == 0U)
  /* Service Call interrupt might be configured before kernel start     */
  /* and when its priority is lower or equal to BASEPRI, svc intruction */
  /* causes a Hard Fault.                                               */
  NVIC_SetPriority (SVCall_IRQ_NBR, 0U);
 800e6d4:	2100      	movs	r1, #0
 800e6d6:	f06f 0004 	mvn.w	r0, #4
 800e6da:	f7ff ffbf 	bl	800e65c <__NVIC_SetPriority>
#endif
}
 800e6de:	bf00      	nop
 800e6e0:	bd80      	pop	{r7, pc}
	...

0800e6e4 <osKernelInitialize>:
static uint32_t OS_Tick_GetOverflow (void);
/* Get OS Tick interval */
static uint32_t OS_Tick_GetInterval (void);
/*---------------------------------------------------------------------------*/

osStatus_t osKernelInitialize (void) {
 800e6e4:	b580      	push	{r7, lr}
 800e6e6:	b082      	sub	sp, #8
 800e6e8:	af00      	add	r7, sp, #0
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 800e6ea:	f3ef 8305 	mrs	r3, IPSR
 800e6ee:	603b      	str	r3, [r7, #0]
  return(result);
 800e6f0:	683b      	ldr	r3, [r7, #0]
  osStatus_t stat;

  if (IS_IRQ()) {
 800e6f2:	2b00      	cmp	r3, #0
 800e6f4:	d003      	beq.n	800e6fe <osKernelInitialize+0x1a>
    stat = osErrorISR;
 800e6f6:	f06f 0305 	mvn.w	r3, #5
 800e6fa:	607b      	str	r3, [r7, #4]
 800e6fc:	e00f      	b.n	800e71e <osKernelInitialize+0x3a>
  }
  else {
    if (KernelState == osKernelInactive) {
 800e6fe:	4b0a      	ldr	r3, [pc, #40]	; (800e728 <osKernelInitialize+0x44>)
 800e700:	681b      	ldr	r3, [r3, #0]
 800e702:	2b00      	cmp	r3, #0
 800e704:	d108      	bne.n	800e718 <osKernelInitialize+0x34>
      #if defined(USE_TRACE_EVENT_RECORDER)
        EvrFreeRTOSSetup(0U);
      #endif
      #if defined(USE_FreeRTOS_HEAP_5) && (HEAP_5_REGION_SETUP == 1)
        vPortDefineHeapRegions (configHEAP_5_REGIONS);
 800e706:	4809      	ldr	r0, [pc, #36]	; (800e72c <osKernelInitialize+0x48>)
 800e708:	f003 f81a 	bl	8011740 <vPortDefineHeapRegions>
      #endif
      KernelState = osKernelReady;
 800e70c:	4b06      	ldr	r3, [pc, #24]	; (800e728 <osKernelInitialize+0x44>)
 800e70e:	2201      	movs	r2, #1
 800e710:	601a      	str	r2, [r3, #0]
      stat = osOK;
 800e712:	2300      	movs	r3, #0
 800e714:	607b      	str	r3, [r7, #4]
 800e716:	e002      	b.n	800e71e <osKernelInitialize+0x3a>
    } else {
      stat = osError;
 800e718:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 800e71c:	607b      	str	r3, [r7, #4]
    }
  }

  return (stat);
 800e71e:	687b      	ldr	r3, [r7, #4]
}
 800e720:	4618      	mov	r0, r3
 800e722:	3708      	adds	r7, #8
 800e724:	46bd      	mov	sp, r7
 800e726:	bd80      	pop	{r7, pc}
 800e728:	20003de4 	.word	0x20003de4
 800e72c:	200000a4 	.word	0x200000a4

0800e730 <osKernelStart>:
  }

  return (state);
}

osStatus_t osKernelStart (void) {
 800e730:	b580      	push	{r7, lr}
 800e732:	b082      	sub	sp, #8
 800e734:	af00      	add	r7, sp, #0
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 800e736:	f3ef 8305 	mrs	r3, IPSR
 800e73a:	603b      	str	r3, [r7, #0]
  return(result);
 800e73c:	683b      	ldr	r3, [r7, #0]
  osStatus_t stat;

  if (IS_IRQ()) {
 800e73e:	2b00      	cmp	r3, #0
 800e740:	d003      	beq.n	800e74a <osKernelStart+0x1a>
    stat = osErrorISR;
 800e742:	f06f 0305 	mvn.w	r3, #5
 800e746:	607b      	str	r3, [r7, #4]
 800e748:	e010      	b.n	800e76c <osKernelStart+0x3c>
  }
  else {
    if (KernelState == osKernelReady) {
 800e74a:	4b0b      	ldr	r3, [pc, #44]	; (800e778 <osKernelStart+0x48>)
 800e74c:	681b      	ldr	r3, [r3, #0]
 800e74e:	2b01      	cmp	r3, #1
 800e750:	d109      	bne.n	800e766 <osKernelStart+0x36>
      /* Ensure SVC priority is at the reset value */
      SVC_Setup();
 800e752:	f7ff ffbd 	bl	800e6d0 <SVC_Setup>
      /* Change state to enable IRQ masking check */
      KernelState = osKernelRunning;
 800e756:	4b08      	ldr	r3, [pc, #32]	; (800e778 <osKernelStart+0x48>)
 800e758:	2202      	movs	r2, #2
 800e75a:	601a      	str	r2, [r3, #0]
      /* Start the kernel scheduler */
      vTaskStartScheduler();
 800e75c:	f001 fba8 	bl	800feb0 <vTaskStartScheduler>
      stat = osOK;
 800e760:	2300      	movs	r3, #0
 800e762:	607b      	str	r3, [r7, #4]
 800e764:	e002      	b.n	800e76c <osKernelStart+0x3c>
    } else {
      stat = osError;
 800e766:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 800e76a:	607b      	str	r3, [r7, #4]
    }
  }

  return (stat);
 800e76c:	687b      	ldr	r3, [r7, #4]
}
 800e76e:	4618      	mov	r0, r3
 800e770:	3708      	adds	r7, #8
 800e772:	46bd      	mov	sp, r7
 800e774:	bd80      	pop	{r7, pc}
 800e776:	bf00      	nop
 800e778:	20003de4 	.word	0x20003de4

0800e77c <osThreadNew>:
  return (configCPU_CLOCK_HZ);
}

/*---------------------------------------------------------------------------*/

osThreadId_t osThreadNew (osThreadFunc_t func, void *argument, const osThreadAttr_t *attr) {
 800e77c:	b580      	push	{r7, lr}
 800e77e:	b08e      	sub	sp, #56	; 0x38
 800e780:	af04      	add	r7, sp, #16
 800e782:	60f8      	str	r0, [r7, #12]
 800e784:	60b9      	str	r1, [r7, #8]
 800e786:	607a      	str	r2, [r7, #4]
  uint32_t stack;
  TaskHandle_t hTask;
  UBaseType_t prio;
  int32_t mem;

  hTask = NULL;
 800e788:	2300      	movs	r3, #0
 800e78a:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 800e78c:	f3ef 8305 	mrs	r3, IPSR
 800e790:	617b      	str	r3, [r7, #20]
  return(result);
 800e792:	697b      	ldr	r3, [r7, #20]

  if (!IS_IRQ() && (func != NULL)) {
 800e794:	2b00      	cmp	r3, #0
 800e796:	d17e      	bne.n	800e896 <osThreadNew+0x11a>
 800e798:	68fb      	ldr	r3, [r7, #12]
 800e79a:	2b00      	cmp	r3, #0
 800e79c:	d07b      	beq.n	800e896 <osThreadNew+0x11a>
    stack = configMINIMAL_STACK_SIZE;
 800e79e:	2380      	movs	r3, #128	; 0x80
 800e7a0:	623b      	str	r3, [r7, #32]
    prio  = (UBaseType_t)osPriorityNormal;
 800e7a2:	2318      	movs	r3, #24
 800e7a4:	61fb      	str	r3, [r7, #28]

    name = NULL;
 800e7a6:	2300      	movs	r3, #0
 800e7a8:	627b      	str	r3, [r7, #36]	; 0x24
    mem  = -1;
 800e7aa:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 800e7ae:	61bb      	str	r3, [r7, #24]

    if (attr != NULL) {
 800e7b0:	687b      	ldr	r3, [r7, #4]
 800e7b2:	2b00      	cmp	r3, #0
 800e7b4:	d045      	beq.n	800e842 <osThreadNew+0xc6>
      if (attr->name != NULL) {
 800e7b6:	687b      	ldr	r3, [r7, #4]
 800e7b8:	681b      	ldr	r3, [r3, #0]
 800e7ba:	2b00      	cmp	r3, #0
 800e7bc:	d002      	beq.n	800e7c4 <osThreadNew+0x48>
        name = attr->name;
 800e7be:	687b      	ldr	r3, [r7, #4]
 800e7c0:	681b      	ldr	r3, [r3, #0]
 800e7c2:	627b      	str	r3, [r7, #36]	; 0x24
      }
      if (attr->priority != osPriorityNone) {
 800e7c4:	687b      	ldr	r3, [r7, #4]
 800e7c6:	699b      	ldr	r3, [r3, #24]
 800e7c8:	2b00      	cmp	r3, #0
 800e7ca:	d002      	beq.n	800e7d2 <osThreadNew+0x56>
        prio = (UBaseType_t)attr->priority;
 800e7cc:	687b      	ldr	r3, [r7, #4]
 800e7ce:	699b      	ldr	r3, [r3, #24]
 800e7d0:	61fb      	str	r3, [r7, #28]
      }

      if ((prio < osPriorityIdle) || (prio > osPriorityISR) || ((attr->attr_bits & osThreadJoinable) == osThreadJoinable)) {
 800e7d2:	69fb      	ldr	r3, [r7, #28]
 800e7d4:	2b00      	cmp	r3, #0
 800e7d6:	d008      	beq.n	800e7ea <osThreadNew+0x6e>
 800e7d8:	69fb      	ldr	r3, [r7, #28]
 800e7da:	2b38      	cmp	r3, #56	; 0x38
 800e7dc:	d805      	bhi.n	800e7ea <osThreadNew+0x6e>
 800e7de:	687b      	ldr	r3, [r7, #4]
 800e7e0:	685b      	ldr	r3, [r3, #4]
 800e7e2:	f003 0301 	and.w	r3, r3, #1
 800e7e6:	2b00      	cmp	r3, #0
 800e7e8:	d001      	beq.n	800e7ee <osThreadNew+0x72>
        return (NULL);
 800e7ea:	2300      	movs	r3, #0
 800e7ec:	e054      	b.n	800e898 <osThreadNew+0x11c>
      }

      if (attr->stack_size > 0U) {
 800e7ee:	687b      	ldr	r3, [r7, #4]
 800e7f0:	695b      	ldr	r3, [r3, #20]
 800e7f2:	2b00      	cmp	r3, #0
 800e7f4:	d003      	beq.n	800e7fe <osThreadNew+0x82>
        /* In FreeRTOS stack is not in bytes, but in sizeof(StackType_t) which is 4 on ARM ports.       */
        /* Stack size should be therefore 4 byte aligned in order to avoid division caused side effects */
        stack = attr->stack_size / sizeof(StackType_t);
 800e7f6:	687b      	ldr	r3, [r7, #4]
 800e7f8:	695b      	ldr	r3, [r3, #20]
 800e7fa:	089b      	lsrs	r3, r3, #2
 800e7fc:	623b      	str	r3, [r7, #32]
      }

      if ((attr->cb_mem    != NULL) && (attr->cb_size    >= sizeof(StaticTask_t)) &&
 800e7fe:	687b      	ldr	r3, [r7, #4]
 800e800:	689b      	ldr	r3, [r3, #8]
 800e802:	2b00      	cmp	r3, #0
 800e804:	d00e      	beq.n	800e824 <osThreadNew+0xa8>
 800e806:	687b      	ldr	r3, [r7, #4]
 800e808:	68db      	ldr	r3, [r3, #12]
 800e80a:	2bbb      	cmp	r3, #187	; 0xbb
 800e80c:	d90a      	bls.n	800e824 <osThreadNew+0xa8>
          (attr->stack_mem != NULL) && (attr->stack_size >  0U)) {
 800e80e:	687b      	ldr	r3, [r7, #4]
 800e810:	691b      	ldr	r3, [r3, #16]
      if ((attr->cb_mem    != NULL) && (attr->cb_size    >= sizeof(StaticTask_t)) &&
 800e812:	2b00      	cmp	r3, #0
 800e814:	d006      	beq.n	800e824 <osThreadNew+0xa8>
          (attr->stack_mem != NULL) && (attr->stack_size >  0U)) {
 800e816:	687b      	ldr	r3, [r7, #4]
 800e818:	695b      	ldr	r3, [r3, #20]
 800e81a:	2b00      	cmp	r3, #0
 800e81c:	d002      	beq.n	800e824 <osThreadNew+0xa8>
        mem = 1;
 800e81e:	2301      	movs	r3, #1
 800e820:	61bb      	str	r3, [r7, #24]
 800e822:	e010      	b.n	800e846 <osThreadNew+0xca>
      }
      else {
        if ((attr->cb_mem == NULL) && (attr->cb_size == 0U) && (attr->stack_mem == NULL)) {
 800e824:	687b      	ldr	r3, [r7, #4]
 800e826:	689b      	ldr	r3, [r3, #8]
 800e828:	2b00      	cmp	r3, #0
 800e82a:	d10c      	bne.n	800e846 <osThreadNew+0xca>
 800e82c:	687b      	ldr	r3, [r7, #4]
 800e82e:	68db      	ldr	r3, [r3, #12]
 800e830:	2b00      	cmp	r3, #0
 800e832:	d108      	bne.n	800e846 <osThreadNew+0xca>
 800e834:	687b      	ldr	r3, [r7, #4]
 800e836:	691b      	ldr	r3, [r3, #16]
 800e838:	2b00      	cmp	r3, #0
 800e83a:	d104      	bne.n	800e846 <osThreadNew+0xca>
          mem = 0;
 800e83c:	2300      	movs	r3, #0
 800e83e:	61bb      	str	r3, [r7, #24]
 800e840:	e001      	b.n	800e846 <osThreadNew+0xca>
        }
      }
    }
    else {
      mem = 0;
 800e842:	2300      	movs	r3, #0
 800e844:	61bb      	str	r3, [r7, #24]
    }

    if (mem == 1) {
 800e846:	69bb      	ldr	r3, [r7, #24]
 800e848:	2b01      	cmp	r3, #1
 800e84a:	d110      	bne.n	800e86e <osThreadNew+0xf2>
      #if (configSUPPORT_STATIC_ALLOCATION == 1)
        hTask = xTaskCreateStatic ((TaskFunction_t)func, name, stack, argument, prio, (StackType_t  *)attr->stack_mem,
 800e84c:	687b      	ldr	r3, [r7, #4]
 800e84e:	691b      	ldr	r3, [r3, #16]
                                                                                      (StaticTask_t *)attr->cb_mem);
 800e850:	687a      	ldr	r2, [r7, #4]
 800e852:	6892      	ldr	r2, [r2, #8]
        hTask = xTaskCreateStatic ((TaskFunction_t)func, name, stack, argument, prio, (StackType_t  *)attr->stack_mem,
 800e854:	9202      	str	r2, [sp, #8]
 800e856:	9301      	str	r3, [sp, #4]
 800e858:	69fb      	ldr	r3, [r7, #28]
 800e85a:	9300      	str	r3, [sp, #0]
 800e85c:	68bb      	ldr	r3, [r7, #8]
 800e85e:	6a3a      	ldr	r2, [r7, #32]
 800e860:	6a79      	ldr	r1, [r7, #36]	; 0x24
 800e862:	68f8      	ldr	r0, [r7, #12]
 800e864:	f001 f938 	bl	800fad8 <xTaskCreateStatic>
 800e868:	4603      	mov	r3, r0
 800e86a:	613b      	str	r3, [r7, #16]
 800e86c:	e013      	b.n	800e896 <osThreadNew+0x11a>
      #endif
    }
    else {
      if (mem == 0) {
 800e86e:	69bb      	ldr	r3, [r7, #24]
 800e870:	2b00      	cmp	r3, #0
 800e872:	d110      	bne.n	800e896 <osThreadNew+0x11a>
        #if (configSUPPORT_DYNAMIC_ALLOCATION == 1)
          if (xTaskCreate ((TaskFunction_t)func, name, (uint16_t)stack, argument, prio, &hTask) != pdPASS) {
 800e874:	6a3b      	ldr	r3, [r7, #32]
 800e876:	b29a      	uxth	r2, r3
 800e878:	f107 0310 	add.w	r3, r7, #16
 800e87c:	9301      	str	r3, [sp, #4]
 800e87e:	69fb      	ldr	r3, [r7, #28]
 800e880:	9300      	str	r3, [sp, #0]
 800e882:	68bb      	ldr	r3, [r7, #8]
 800e884:	6a79      	ldr	r1, [r7, #36]	; 0x24
 800e886:	68f8      	ldr	r0, [r7, #12]
 800e888:	f001 f983 	bl	800fb92 <xTaskCreate>
 800e88c:	4603      	mov	r3, r0
 800e88e:	2b01      	cmp	r3, #1
 800e890:	d001      	beq.n	800e896 <osThreadNew+0x11a>
            hTask = NULL;
 800e892:	2300      	movs	r3, #0
 800e894:	613b      	str	r3, [r7, #16]
        #endif
      }
    }
  }

  return ((osThreadId_t)hTask);
 800e896:	693b      	ldr	r3, [r7, #16]
}
 800e898:	4618      	mov	r0, r3
 800e89a:	3728      	adds	r7, #40	; 0x28
 800e89c:	46bd      	mov	sp, r7
 800e89e:	bd80      	pop	{r7, pc}

0800e8a0 <osDelay>:
  /* Return flags before clearing */
  return (rflags);
}
#endif /* (configUSE_OS2_THREAD_FLAGS == 1) */

osStatus_t osDelay (uint32_t ticks) {
 800e8a0:	b580      	push	{r7, lr}
 800e8a2:	b084      	sub	sp, #16
 800e8a4:	af00      	add	r7, sp, #0
 800e8a6:	6078      	str	r0, [r7, #4]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 800e8a8:	f3ef 8305 	mrs	r3, IPSR
 800e8ac:	60bb      	str	r3, [r7, #8]
  return(result);
 800e8ae:	68bb      	ldr	r3, [r7, #8]
  osStatus_t stat;

  if (IS_IRQ()) {
 800e8b0:	2b00      	cmp	r3, #0
 800e8b2:	d003      	beq.n	800e8bc <osDelay+0x1c>
    stat = osErrorISR;
 800e8b4:	f06f 0305 	mvn.w	r3, #5
 800e8b8:	60fb      	str	r3, [r7, #12]
 800e8ba:	e007      	b.n	800e8cc <osDelay+0x2c>
  }
  else {
    stat = osOK;
 800e8bc:	2300      	movs	r3, #0
 800e8be:	60fb      	str	r3, [r7, #12]

    if (ticks != 0U) {
 800e8c0:	687b      	ldr	r3, [r7, #4]
 800e8c2:	2b00      	cmp	r3, #0
 800e8c4:	d002      	beq.n	800e8cc <osDelay+0x2c>
      vTaskDelay(ticks);
 800e8c6:	6878      	ldr	r0, [r7, #4]
 800e8c8:	f001 fabe 	bl	800fe48 <vTaskDelay>
    }
  }

  return (stat);
 800e8cc:	68fb      	ldr	r3, [r7, #12]
}
 800e8ce:	4618      	mov	r0, r3
 800e8d0:	3710      	adds	r7, #16
 800e8d2:	46bd      	mov	sp, r7
 800e8d4:	bd80      	pop	{r7, pc}

0800e8d6 <osSemaphoreNew>:
}
#endif /* (configUSE_OS2_MUTEX == 1) */

/*---------------------------------------------------------------------------*/

osSemaphoreId_t osSemaphoreNew (uint32_t max_count, uint32_t initial_count, const osSemaphoreAttr_t *attr) {
 800e8d6:	b580      	push	{r7, lr}
 800e8d8:	b08a      	sub	sp, #40	; 0x28
 800e8da:	af02      	add	r7, sp, #8
 800e8dc:	60f8      	str	r0, [r7, #12]
 800e8de:	60b9      	str	r1, [r7, #8]
 800e8e0:	607a      	str	r2, [r7, #4]
  int32_t mem;
  #if (configQUEUE_REGISTRY_SIZE > 0)
  const char *name;
  #endif

  hSemaphore = NULL;
 800e8e2:	2300      	movs	r3, #0
 800e8e4:	61fb      	str	r3, [r7, #28]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 800e8e6:	f3ef 8305 	mrs	r3, IPSR
 800e8ea:	613b      	str	r3, [r7, #16]
  return(result);
 800e8ec:	693b      	ldr	r3, [r7, #16]

  if (!IS_IRQ() && (max_count > 0U) && (initial_count <= max_count)) {
 800e8ee:	2b00      	cmp	r3, #0
 800e8f0:	d175      	bne.n	800e9de <osSemaphoreNew+0x108>
 800e8f2:	68fb      	ldr	r3, [r7, #12]
 800e8f4:	2b00      	cmp	r3, #0
 800e8f6:	d072      	beq.n	800e9de <osSemaphoreNew+0x108>
 800e8f8:	68ba      	ldr	r2, [r7, #8]
 800e8fa:	68fb      	ldr	r3, [r7, #12]
 800e8fc:	429a      	cmp	r2, r3
 800e8fe:	d86e      	bhi.n	800e9de <osSemaphoreNew+0x108>
    mem = -1;
 800e900:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 800e904:	61bb      	str	r3, [r7, #24]

    if (attr != NULL) {
 800e906:	687b      	ldr	r3, [r7, #4]
 800e908:	2b00      	cmp	r3, #0
 800e90a:	d015      	beq.n	800e938 <osSemaphoreNew+0x62>
      if ((attr->cb_mem != NULL) && (attr->cb_size >= sizeof(StaticSemaphore_t))) {
 800e90c:	687b      	ldr	r3, [r7, #4]
 800e90e:	689b      	ldr	r3, [r3, #8]
 800e910:	2b00      	cmp	r3, #0
 800e912:	d006      	beq.n	800e922 <osSemaphoreNew+0x4c>
 800e914:	687b      	ldr	r3, [r7, #4]
 800e916:	68db      	ldr	r3, [r3, #12]
 800e918:	2b4f      	cmp	r3, #79	; 0x4f
 800e91a:	d902      	bls.n	800e922 <osSemaphoreNew+0x4c>
        mem = 1;
 800e91c:	2301      	movs	r3, #1
 800e91e:	61bb      	str	r3, [r7, #24]
 800e920:	e00c      	b.n	800e93c <osSemaphoreNew+0x66>
      }
      else {
        if ((attr->cb_mem == NULL) && (attr->cb_size == 0U)) {
 800e922:	687b      	ldr	r3, [r7, #4]
 800e924:	689b      	ldr	r3, [r3, #8]
 800e926:	2b00      	cmp	r3, #0
 800e928:	d108      	bne.n	800e93c <osSemaphoreNew+0x66>
 800e92a:	687b      	ldr	r3, [r7, #4]
 800e92c:	68db      	ldr	r3, [r3, #12]
 800e92e:	2b00      	cmp	r3, #0
 800e930:	d104      	bne.n	800e93c <osSemaphoreNew+0x66>
          mem = 0;
 800e932:	2300      	movs	r3, #0
 800e934:	61bb      	str	r3, [r7, #24]
 800e936:	e001      	b.n	800e93c <osSemaphoreNew+0x66>
        }
      }
    }
    else {
      mem = 0;
 800e938:	2300      	movs	r3, #0
 800e93a:	61bb      	str	r3, [r7, #24]
    }

    if (mem != -1) {
 800e93c:	69bb      	ldr	r3, [r7, #24]
 800e93e:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 800e942:	d04c      	beq.n	800e9de <osSemaphoreNew+0x108>
      if (max_count == 1U) {
 800e944:	68fb      	ldr	r3, [r7, #12]
 800e946:	2b01      	cmp	r3, #1
 800e948:	d128      	bne.n	800e99c <osSemaphoreNew+0xc6>
        if (mem == 1) {
 800e94a:	69bb      	ldr	r3, [r7, #24]
 800e94c:	2b01      	cmp	r3, #1
 800e94e:	d10a      	bne.n	800e966 <osSemaphoreNew+0x90>
          #if (configSUPPORT_STATIC_ALLOCATION == 1)
            hSemaphore = xSemaphoreCreateBinaryStatic ((StaticSemaphore_t *)attr->cb_mem);
 800e950:	687b      	ldr	r3, [r7, #4]
 800e952:	689b      	ldr	r3, [r3, #8]
 800e954:	2203      	movs	r2, #3
 800e956:	9200      	str	r2, [sp, #0]
 800e958:	2200      	movs	r2, #0
 800e95a:	2100      	movs	r1, #0
 800e95c:	2001      	movs	r0, #1
 800e95e:	f000 fac5 	bl	800eeec <xQueueGenericCreateStatic>
 800e962:	61f8      	str	r0, [r7, #28]
 800e964:	e005      	b.n	800e972 <osSemaphoreNew+0x9c>
          #endif
        }
        else {
          #if (configSUPPORT_DYNAMIC_ALLOCATION == 1)
            hSemaphore = xSemaphoreCreateBinary();
 800e966:	2203      	movs	r2, #3
 800e968:	2100      	movs	r1, #0
 800e96a:	2001      	movs	r0, #1
 800e96c:	f000 fb36 	bl	800efdc <xQueueGenericCreate>
 800e970:	61f8      	str	r0, [r7, #28]
          #endif
        }

        if ((hSemaphore != NULL) && (initial_count != 0U)) {
 800e972:	69fb      	ldr	r3, [r7, #28]
 800e974:	2b00      	cmp	r3, #0
 800e976:	d022      	beq.n	800e9be <osSemaphoreNew+0xe8>
 800e978:	68bb      	ldr	r3, [r7, #8]
 800e97a:	2b00      	cmp	r3, #0
 800e97c:	d01f      	beq.n	800e9be <osSemaphoreNew+0xe8>
          if (xSemaphoreGive (hSemaphore) != pdPASS) {
 800e97e:	2300      	movs	r3, #0
 800e980:	2200      	movs	r2, #0
 800e982:	2100      	movs	r1, #0
 800e984:	69f8      	ldr	r0, [r7, #28]
 800e986:	f000 fbf1 	bl	800f16c <xQueueGenericSend>
 800e98a:	4603      	mov	r3, r0
 800e98c:	2b01      	cmp	r3, #1
 800e98e:	d016      	beq.n	800e9be <osSemaphoreNew+0xe8>
            vSemaphoreDelete (hSemaphore);
 800e990:	69f8      	ldr	r0, [r7, #28]
 800e992:	f000 fee5 	bl	800f760 <vQueueDelete>
            hSemaphore = NULL;
 800e996:	2300      	movs	r3, #0
 800e998:	61fb      	str	r3, [r7, #28]
 800e99a:	e010      	b.n	800e9be <osSemaphoreNew+0xe8>
          }
        }
      }
      else {
        if (mem == 1) {
 800e99c:	69bb      	ldr	r3, [r7, #24]
 800e99e:	2b01      	cmp	r3, #1
 800e9a0:	d108      	bne.n	800e9b4 <osSemaphoreNew+0xde>
          #if (configSUPPORT_STATIC_ALLOCATION == 1)
            hSemaphore = xSemaphoreCreateCountingStatic (max_count, initial_count, (StaticSemaphore_t *)attr->cb_mem);
 800e9a2:	687b      	ldr	r3, [r7, #4]
 800e9a4:	689b      	ldr	r3, [r3, #8]
 800e9a6:	461a      	mov	r2, r3
 800e9a8:	68b9      	ldr	r1, [r7, #8]
 800e9aa:	68f8      	ldr	r0, [r7, #12]
 800e9ac:	f000 fb73 	bl	800f096 <xQueueCreateCountingSemaphoreStatic>
 800e9b0:	61f8      	str	r0, [r7, #28]
 800e9b2:	e004      	b.n	800e9be <osSemaphoreNew+0xe8>
          #endif
        }
        else {
          #if (configSUPPORT_DYNAMIC_ALLOCATION == 1)
            hSemaphore = xSemaphoreCreateCounting (max_count, initial_count);
 800e9b4:	68b9      	ldr	r1, [r7, #8]
 800e9b6:	68f8      	ldr	r0, [r7, #12]
 800e9b8:	f000 fba4 	bl	800f104 <xQueueCreateCountingSemaphore>
 800e9bc:	61f8      	str	r0, [r7, #28]
          #endif
        }
      }
      
      #if (configQUEUE_REGISTRY_SIZE > 0)
      if (hSemaphore != NULL) {
 800e9be:	69fb      	ldr	r3, [r7, #28]
 800e9c0:	2b00      	cmp	r3, #0
 800e9c2:	d00c      	beq.n	800e9de <osSemaphoreNew+0x108>
        if (attr != NULL) {
 800e9c4:	687b      	ldr	r3, [r7, #4]
 800e9c6:	2b00      	cmp	r3, #0
 800e9c8:	d003      	beq.n	800e9d2 <osSemaphoreNew+0xfc>
          name = attr->name;
 800e9ca:	687b      	ldr	r3, [r7, #4]
 800e9cc:	681b      	ldr	r3, [r3, #0]
 800e9ce:	617b      	str	r3, [r7, #20]
 800e9d0:	e001      	b.n	800e9d6 <osSemaphoreNew+0x100>
        } else {
          name = NULL;
 800e9d2:	2300      	movs	r3, #0
 800e9d4:	617b      	str	r3, [r7, #20]
        }
        vQueueAddToRegistry (hSemaphore, name);
 800e9d6:	6979      	ldr	r1, [r7, #20]
 800e9d8:	69f8      	ldr	r0, [r7, #28]
 800e9da:	f000 fff5 	bl	800f9c8 <vQueueAddToRegistry>
      }
      #endif
    }
  }

  return ((osSemaphoreId_t)hSemaphore);
 800e9de:	69fb      	ldr	r3, [r7, #28]
}
 800e9e0:	4618      	mov	r0, r3
 800e9e2:	3720      	adds	r7, #32
 800e9e4:	46bd      	mov	sp, r7
 800e9e6:	bd80      	pop	{r7, pc}

0800e9e8 <osMessageQueueNew>:
  return (stat);
}

/*---------------------------------------------------------------------------*/

osMessageQueueId_t osMessageQueueNew (uint32_t msg_count, uint32_t msg_size, const osMessageQueueAttr_t *attr) {
 800e9e8:	b580      	push	{r7, lr}
 800e9ea:	b08a      	sub	sp, #40	; 0x28
 800e9ec:	af02      	add	r7, sp, #8
 800e9ee:	60f8      	str	r0, [r7, #12]
 800e9f0:	60b9      	str	r1, [r7, #8]
 800e9f2:	607a      	str	r2, [r7, #4]
  int32_t mem;
  #if (configQUEUE_REGISTRY_SIZE > 0)
  const char *name;
  #endif

  hQueue = NULL;
 800e9f4:	2300      	movs	r3, #0
 800e9f6:	61fb      	str	r3, [r7, #28]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 800e9f8:	f3ef 8305 	mrs	r3, IPSR
 800e9fc:	613b      	str	r3, [r7, #16]
  return(result);
 800e9fe:	693b      	ldr	r3, [r7, #16]

  if (!IS_IRQ() && (msg_count > 0U) && (msg_size > 0U)) {
 800ea00:	2b00      	cmp	r3, #0
 800ea02:	d15f      	bne.n	800eac4 <osMessageQueueNew+0xdc>
 800ea04:	68fb      	ldr	r3, [r7, #12]
 800ea06:	2b00      	cmp	r3, #0
 800ea08:	d05c      	beq.n	800eac4 <osMessageQueueNew+0xdc>
 800ea0a:	68bb      	ldr	r3, [r7, #8]
 800ea0c:	2b00      	cmp	r3, #0
 800ea0e:	d059      	beq.n	800eac4 <osMessageQueueNew+0xdc>
    mem = -1;
 800ea10:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 800ea14:	61bb      	str	r3, [r7, #24]

    if (attr != NULL) {
 800ea16:	687b      	ldr	r3, [r7, #4]
 800ea18:	2b00      	cmp	r3, #0
 800ea1a:	d029      	beq.n	800ea70 <osMessageQueueNew+0x88>
      if ((attr->cb_mem != NULL) && (attr->cb_size >= sizeof(StaticQueue_t)) &&
 800ea1c:	687b      	ldr	r3, [r7, #4]
 800ea1e:	689b      	ldr	r3, [r3, #8]
 800ea20:	2b00      	cmp	r3, #0
 800ea22:	d012      	beq.n	800ea4a <osMessageQueueNew+0x62>
 800ea24:	687b      	ldr	r3, [r7, #4]
 800ea26:	68db      	ldr	r3, [r3, #12]
 800ea28:	2b4f      	cmp	r3, #79	; 0x4f
 800ea2a:	d90e      	bls.n	800ea4a <osMessageQueueNew+0x62>
          (attr->mq_mem != NULL) && (attr->mq_size >= (msg_count * msg_size))) {
 800ea2c:	687b      	ldr	r3, [r7, #4]
 800ea2e:	691b      	ldr	r3, [r3, #16]
      if ((attr->cb_mem != NULL) && (attr->cb_size >= sizeof(StaticQueue_t)) &&
 800ea30:	2b00      	cmp	r3, #0
 800ea32:	d00a      	beq.n	800ea4a <osMessageQueueNew+0x62>
          (attr->mq_mem != NULL) && (attr->mq_size >= (msg_count * msg_size))) {
 800ea34:	687b      	ldr	r3, [r7, #4]
 800ea36:	695a      	ldr	r2, [r3, #20]
 800ea38:	68fb      	ldr	r3, [r7, #12]
 800ea3a:	68b9      	ldr	r1, [r7, #8]
 800ea3c:	fb01 f303 	mul.w	r3, r1, r3
 800ea40:	429a      	cmp	r2, r3
 800ea42:	d302      	bcc.n	800ea4a <osMessageQueueNew+0x62>
        mem = 1;
 800ea44:	2301      	movs	r3, #1
 800ea46:	61bb      	str	r3, [r7, #24]
 800ea48:	e014      	b.n	800ea74 <osMessageQueueNew+0x8c>
      }
      else {
        if ((attr->cb_mem == NULL) && (attr->cb_size == 0U) &&
 800ea4a:	687b      	ldr	r3, [r7, #4]
 800ea4c:	689b      	ldr	r3, [r3, #8]
 800ea4e:	2b00      	cmp	r3, #0
 800ea50:	d110      	bne.n	800ea74 <osMessageQueueNew+0x8c>
 800ea52:	687b      	ldr	r3, [r7, #4]
 800ea54:	68db      	ldr	r3, [r3, #12]
 800ea56:	2b00      	cmp	r3, #0
 800ea58:	d10c      	bne.n	800ea74 <osMessageQueueNew+0x8c>
            (attr->mq_mem == NULL) && (attr->mq_size == 0U)) {
 800ea5a:	687b      	ldr	r3, [r7, #4]
 800ea5c:	691b      	ldr	r3, [r3, #16]
        if ((attr->cb_mem == NULL) && (attr->cb_size == 0U) &&
 800ea5e:	2b00      	cmp	r3, #0
 800ea60:	d108      	bne.n	800ea74 <osMessageQueueNew+0x8c>
            (attr->mq_mem == NULL) && (attr->mq_size == 0U)) {
 800ea62:	687b      	ldr	r3, [r7, #4]
 800ea64:	695b      	ldr	r3, [r3, #20]
 800ea66:	2b00      	cmp	r3, #0
 800ea68:	d104      	bne.n	800ea74 <osMessageQueueNew+0x8c>
          mem = 0;
 800ea6a:	2300      	movs	r3, #0
 800ea6c:	61bb      	str	r3, [r7, #24]
 800ea6e:	e001      	b.n	800ea74 <osMessageQueueNew+0x8c>
        }
      }
    }
    else {
      mem = 0;
 800ea70:	2300      	movs	r3, #0
 800ea72:	61bb      	str	r3, [r7, #24]
    }

    if (mem == 1) {
 800ea74:	69bb      	ldr	r3, [r7, #24]
 800ea76:	2b01      	cmp	r3, #1
 800ea78:	d10b      	bne.n	800ea92 <osMessageQueueNew+0xaa>
      #if (configSUPPORT_STATIC_ALLOCATION == 1)
        hQueue = xQueueCreateStatic (msg_count, msg_size, attr->mq_mem, attr->cb_mem);
 800ea7a:	687b      	ldr	r3, [r7, #4]
 800ea7c:	691a      	ldr	r2, [r3, #16]
 800ea7e:	687b      	ldr	r3, [r7, #4]
 800ea80:	689b      	ldr	r3, [r3, #8]
 800ea82:	2100      	movs	r1, #0
 800ea84:	9100      	str	r1, [sp, #0]
 800ea86:	68b9      	ldr	r1, [r7, #8]
 800ea88:	68f8      	ldr	r0, [r7, #12]
 800ea8a:	f000 fa2f 	bl	800eeec <xQueueGenericCreateStatic>
 800ea8e:	61f8      	str	r0, [r7, #28]
 800ea90:	e008      	b.n	800eaa4 <osMessageQueueNew+0xbc>
      #endif
    }
    else {
      if (mem == 0) {
 800ea92:	69bb      	ldr	r3, [r7, #24]
 800ea94:	2b00      	cmp	r3, #0
 800ea96:	d105      	bne.n	800eaa4 <osMessageQueueNew+0xbc>
        #if (configSUPPORT_DYNAMIC_ALLOCATION == 1)
          hQueue = xQueueCreate (msg_count, msg_size);
 800ea98:	2200      	movs	r2, #0
 800ea9a:	68b9      	ldr	r1, [r7, #8]
 800ea9c:	68f8      	ldr	r0, [r7, #12]
 800ea9e:	f000 fa9d 	bl	800efdc <xQueueGenericCreate>
 800eaa2:	61f8      	str	r0, [r7, #28]
        #endif
      }
    }

    #if (configQUEUE_REGISTRY_SIZE > 0)
    if (hQueue != NULL) {
 800eaa4:	69fb      	ldr	r3, [r7, #28]
 800eaa6:	2b00      	cmp	r3, #0
 800eaa8:	d00c      	beq.n	800eac4 <osMessageQueueNew+0xdc>
      if (attr != NULL) {
 800eaaa:	687b      	ldr	r3, [r7, #4]
 800eaac:	2b00      	cmp	r3, #0
 800eaae:	d003      	beq.n	800eab8 <osMessageQueueNew+0xd0>
        name = attr->name;
 800eab0:	687b      	ldr	r3, [r7, #4]
 800eab2:	681b      	ldr	r3, [r3, #0]
 800eab4:	617b      	str	r3, [r7, #20]
 800eab6:	e001      	b.n	800eabc <osMessageQueueNew+0xd4>
      } else {
        name = NULL;
 800eab8:	2300      	movs	r3, #0
 800eaba:	617b      	str	r3, [r7, #20]
      }
      vQueueAddToRegistry (hQueue, name);
 800eabc:	6979      	ldr	r1, [r7, #20]
 800eabe:	69f8      	ldr	r0, [r7, #28]
 800eac0:	f000 ff82 	bl	800f9c8 <vQueueAddToRegistry>
    }
    #endif

  }

  return ((osMessageQueueId_t)hQueue);
 800eac4:	69fb      	ldr	r3, [r7, #28]
}
 800eac6:	4618      	mov	r0, r3
 800eac8:	3720      	adds	r7, #32
 800eaca:	46bd      	mov	sp, r7
 800eacc:	bd80      	pop	{r7, pc}
	...

0800ead0 <osMessageQueuePut>:

osStatus_t osMessageQueuePut (osMessageQueueId_t mq_id, const void *msg_ptr, uint8_t msg_prio, uint32_t timeout) {
 800ead0:	b580      	push	{r7, lr}
 800ead2:	b088      	sub	sp, #32
 800ead4:	af00      	add	r7, sp, #0
 800ead6:	60f8      	str	r0, [r7, #12]
 800ead8:	60b9      	str	r1, [r7, #8]
 800eada:	603b      	str	r3, [r7, #0]
 800eadc:	4613      	mov	r3, r2
 800eade:	71fb      	strb	r3, [r7, #7]
  QueueHandle_t hQueue = (QueueHandle_t)mq_id;
 800eae0:	68fb      	ldr	r3, [r7, #12]
 800eae2:	61bb      	str	r3, [r7, #24]
  osStatus_t stat;
  BaseType_t yield;

  (void)msg_prio; /* Message priority is ignored */

  stat = osOK;
 800eae4:	2300      	movs	r3, #0
 800eae6:	61fb      	str	r3, [r7, #28]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 800eae8:	f3ef 8305 	mrs	r3, IPSR
 800eaec:	617b      	str	r3, [r7, #20]
  return(result);
 800eaee:	697b      	ldr	r3, [r7, #20]

  if (IS_IRQ()) {
 800eaf0:	2b00      	cmp	r3, #0
 800eaf2:	d028      	beq.n	800eb46 <osMessageQueuePut+0x76>
    if ((hQueue == NULL) || (msg_ptr == NULL) || (timeout != 0U)) {
 800eaf4:	69bb      	ldr	r3, [r7, #24]
 800eaf6:	2b00      	cmp	r3, #0
 800eaf8:	d005      	beq.n	800eb06 <osMessageQueuePut+0x36>
 800eafa:	68bb      	ldr	r3, [r7, #8]
 800eafc:	2b00      	cmp	r3, #0
 800eafe:	d002      	beq.n	800eb06 <osMessageQueuePut+0x36>
 800eb00:	683b      	ldr	r3, [r7, #0]
 800eb02:	2b00      	cmp	r3, #0
 800eb04:	d003      	beq.n	800eb0e <osMessageQueuePut+0x3e>
      stat = osErrorParameter;
 800eb06:	f06f 0303 	mvn.w	r3, #3
 800eb0a:	61fb      	str	r3, [r7, #28]
 800eb0c:	e038      	b.n	800eb80 <osMessageQueuePut+0xb0>
    }
    else {
      yield = pdFALSE;
 800eb0e:	2300      	movs	r3, #0
 800eb10:	613b      	str	r3, [r7, #16]

      if (xQueueSendToBackFromISR (hQueue, msg_ptr, &yield) != pdTRUE) {
 800eb12:	f107 0210 	add.w	r2, r7, #16
 800eb16:	2300      	movs	r3, #0
 800eb18:	68b9      	ldr	r1, [r7, #8]
 800eb1a:	69b8      	ldr	r0, [r7, #24]
 800eb1c:	f000 fc24 	bl	800f368 <xQueueGenericSendFromISR>
 800eb20:	4603      	mov	r3, r0
 800eb22:	2b01      	cmp	r3, #1
 800eb24:	d003      	beq.n	800eb2e <osMessageQueuePut+0x5e>
        stat = osErrorResource;
 800eb26:	f06f 0302 	mvn.w	r3, #2
 800eb2a:	61fb      	str	r3, [r7, #28]
 800eb2c:	e028      	b.n	800eb80 <osMessageQueuePut+0xb0>
      } else {
        portYIELD_FROM_ISR (yield);
 800eb2e:	693b      	ldr	r3, [r7, #16]
 800eb30:	2b00      	cmp	r3, #0
 800eb32:	d025      	beq.n	800eb80 <osMessageQueuePut+0xb0>
 800eb34:	4b15      	ldr	r3, [pc, #84]	; (800eb8c <osMessageQueuePut+0xbc>)
 800eb36:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800eb3a:	601a      	str	r2, [r3, #0]
 800eb3c:	f3bf 8f4f 	dsb	sy
 800eb40:	f3bf 8f6f 	isb	sy
 800eb44:	e01c      	b.n	800eb80 <osMessageQueuePut+0xb0>
      }
    }
  }
  else {
    if ((hQueue == NULL) || (msg_ptr == NULL)) {
 800eb46:	69bb      	ldr	r3, [r7, #24]
 800eb48:	2b00      	cmp	r3, #0
 800eb4a:	d002      	beq.n	800eb52 <osMessageQueuePut+0x82>
 800eb4c:	68bb      	ldr	r3, [r7, #8]
 800eb4e:	2b00      	cmp	r3, #0
 800eb50:	d103      	bne.n	800eb5a <osMessageQueuePut+0x8a>
      stat = osErrorParameter;
 800eb52:	f06f 0303 	mvn.w	r3, #3
 800eb56:	61fb      	str	r3, [r7, #28]
 800eb58:	e012      	b.n	800eb80 <osMessageQueuePut+0xb0>
    }
    else {
      if (xQueueSendToBack (hQueue, msg_ptr, (TickType_t)timeout) != pdPASS) {
 800eb5a:	2300      	movs	r3, #0
 800eb5c:	683a      	ldr	r2, [r7, #0]
 800eb5e:	68b9      	ldr	r1, [r7, #8]
 800eb60:	69b8      	ldr	r0, [r7, #24]
 800eb62:	f000 fb03 	bl	800f16c <xQueueGenericSend>
 800eb66:	4603      	mov	r3, r0
 800eb68:	2b01      	cmp	r3, #1
 800eb6a:	d009      	beq.n	800eb80 <osMessageQueuePut+0xb0>
        if (timeout != 0U) {
 800eb6c:	683b      	ldr	r3, [r7, #0]
 800eb6e:	2b00      	cmp	r3, #0
 800eb70:	d003      	beq.n	800eb7a <osMessageQueuePut+0xaa>
          stat = osErrorTimeout;
 800eb72:	f06f 0301 	mvn.w	r3, #1
 800eb76:	61fb      	str	r3, [r7, #28]
 800eb78:	e002      	b.n	800eb80 <osMessageQueuePut+0xb0>
        } else {
          stat = osErrorResource;
 800eb7a:	f06f 0302 	mvn.w	r3, #2
 800eb7e:	61fb      	str	r3, [r7, #28]
        }
      }
    }
  }

  return (stat);
 800eb80:	69fb      	ldr	r3, [r7, #28]
}
 800eb82:	4618      	mov	r0, r3
 800eb84:	3720      	adds	r7, #32
 800eb86:	46bd      	mov	sp, r7
 800eb88:	bd80      	pop	{r7, pc}
 800eb8a:	bf00      	nop
 800eb8c:	e000ed04 	.word	0xe000ed04

0800eb90 <osMessageQueueGet>:

osStatus_t osMessageQueueGet (osMessageQueueId_t mq_id, void *msg_ptr, uint8_t *msg_prio, uint32_t timeout) {
 800eb90:	b580      	push	{r7, lr}
 800eb92:	b088      	sub	sp, #32
 800eb94:	af00      	add	r7, sp, #0
 800eb96:	60f8      	str	r0, [r7, #12]
 800eb98:	60b9      	str	r1, [r7, #8]
 800eb9a:	607a      	str	r2, [r7, #4]
 800eb9c:	603b      	str	r3, [r7, #0]
  QueueHandle_t hQueue = (QueueHandle_t)mq_id;
 800eb9e:	68fb      	ldr	r3, [r7, #12]
 800eba0:	61bb      	str	r3, [r7, #24]
  osStatus_t stat;
  BaseType_t yield;

  (void)msg_prio; /* Message priority is ignored */

  stat = osOK;
 800eba2:	2300      	movs	r3, #0
 800eba4:	61fb      	str	r3, [r7, #28]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 800eba6:	f3ef 8305 	mrs	r3, IPSR
 800ebaa:	617b      	str	r3, [r7, #20]
  return(result);
 800ebac:	697b      	ldr	r3, [r7, #20]

  if (IS_IRQ()) {
 800ebae:	2b00      	cmp	r3, #0
 800ebb0:	d028      	beq.n	800ec04 <osMessageQueueGet+0x74>
    if ((hQueue == NULL) || (msg_ptr == NULL) || (timeout != 0U)) {
 800ebb2:	69bb      	ldr	r3, [r7, #24]
 800ebb4:	2b00      	cmp	r3, #0
 800ebb6:	d005      	beq.n	800ebc4 <osMessageQueueGet+0x34>
 800ebb8:	68bb      	ldr	r3, [r7, #8]
 800ebba:	2b00      	cmp	r3, #0
 800ebbc:	d002      	beq.n	800ebc4 <osMessageQueueGet+0x34>
 800ebbe:	683b      	ldr	r3, [r7, #0]
 800ebc0:	2b00      	cmp	r3, #0
 800ebc2:	d003      	beq.n	800ebcc <osMessageQueueGet+0x3c>
      stat = osErrorParameter;
 800ebc4:	f06f 0303 	mvn.w	r3, #3
 800ebc8:	61fb      	str	r3, [r7, #28]
 800ebca:	e037      	b.n	800ec3c <osMessageQueueGet+0xac>
    }
    else {
      yield = pdFALSE;
 800ebcc:	2300      	movs	r3, #0
 800ebce:	613b      	str	r3, [r7, #16]

      if (xQueueReceiveFromISR (hQueue, msg_ptr, &yield) != pdPASS) {
 800ebd0:	f107 0310 	add.w	r3, r7, #16
 800ebd4:	461a      	mov	r2, r3
 800ebd6:	68b9      	ldr	r1, [r7, #8]
 800ebd8:	69b8      	ldr	r0, [r7, #24]
 800ebda:	f000 fd41 	bl	800f660 <xQueueReceiveFromISR>
 800ebde:	4603      	mov	r3, r0
 800ebe0:	2b01      	cmp	r3, #1
 800ebe2:	d003      	beq.n	800ebec <osMessageQueueGet+0x5c>
        stat = osErrorResource;
 800ebe4:	f06f 0302 	mvn.w	r3, #2
 800ebe8:	61fb      	str	r3, [r7, #28]
 800ebea:	e027      	b.n	800ec3c <osMessageQueueGet+0xac>
      } else {
        portYIELD_FROM_ISR (yield);
 800ebec:	693b      	ldr	r3, [r7, #16]
 800ebee:	2b00      	cmp	r3, #0
 800ebf0:	d024      	beq.n	800ec3c <osMessageQueueGet+0xac>
 800ebf2:	4b15      	ldr	r3, [pc, #84]	; (800ec48 <osMessageQueueGet+0xb8>)
 800ebf4:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800ebf8:	601a      	str	r2, [r3, #0]
 800ebfa:	f3bf 8f4f 	dsb	sy
 800ebfe:	f3bf 8f6f 	isb	sy
 800ec02:	e01b      	b.n	800ec3c <osMessageQueueGet+0xac>
      }
    }
  }
  else {
    if ((hQueue == NULL) || (msg_ptr == NULL)) {
 800ec04:	69bb      	ldr	r3, [r7, #24]
 800ec06:	2b00      	cmp	r3, #0
 800ec08:	d002      	beq.n	800ec10 <osMessageQueueGet+0x80>
 800ec0a:	68bb      	ldr	r3, [r7, #8]
 800ec0c:	2b00      	cmp	r3, #0
 800ec0e:	d103      	bne.n	800ec18 <osMessageQueueGet+0x88>
      stat = osErrorParameter;
 800ec10:	f06f 0303 	mvn.w	r3, #3
 800ec14:	61fb      	str	r3, [r7, #28]
 800ec16:	e011      	b.n	800ec3c <osMessageQueueGet+0xac>
    }
    else {
      if (xQueueReceive (hQueue, msg_ptr, (TickType_t)timeout) != pdPASS) {
 800ec18:	683a      	ldr	r2, [r7, #0]
 800ec1a:	68b9      	ldr	r1, [r7, #8]
 800ec1c:	69b8      	ldr	r0, [r7, #24]
 800ec1e:	f000 fc3f 	bl	800f4a0 <xQueueReceive>
 800ec22:	4603      	mov	r3, r0
 800ec24:	2b01      	cmp	r3, #1
 800ec26:	d009      	beq.n	800ec3c <osMessageQueueGet+0xac>
        if (timeout != 0U) {
 800ec28:	683b      	ldr	r3, [r7, #0]
 800ec2a:	2b00      	cmp	r3, #0
 800ec2c:	d003      	beq.n	800ec36 <osMessageQueueGet+0xa6>
          stat = osErrorTimeout;
 800ec2e:	f06f 0301 	mvn.w	r3, #1
 800ec32:	61fb      	str	r3, [r7, #28]
 800ec34:	e002      	b.n	800ec3c <osMessageQueueGet+0xac>
        } else {
          stat = osErrorResource;
 800ec36:	f06f 0302 	mvn.w	r3, #2
 800ec3a:	61fb      	str	r3, [r7, #28]
        }
      }
    }
  }

  return (stat);
 800ec3c:	69fb      	ldr	r3, [r7, #28]
}
 800ec3e:	4618      	mov	r0, r3
 800ec40:	3720      	adds	r7, #32
 800ec42:	46bd      	mov	sp, r7
 800ec44:	bd80      	pop	{r7, pc}
 800ec46:	bf00      	nop
 800ec48:	e000ed04 	.word	0xe000ed04

0800ec4c <vApplicationGetIdleTaskMemory>:

/*
  vApplicationGetIdleTaskMemory gets called when configSUPPORT_STATIC_ALLOCATION
  equals to 1 and is required for static memory allocation support.
*/
__WEAK void vApplicationGetIdleTaskMemory (StaticTask_t **ppxIdleTaskTCBBuffer, StackType_t **ppxIdleTaskStackBuffer, uint32_t *pulIdleTaskStackSize) {
 800ec4c:	b480      	push	{r7}
 800ec4e:	b085      	sub	sp, #20
 800ec50:	af00      	add	r7, sp, #0
 800ec52:	60f8      	str	r0, [r7, #12]
 800ec54:	60b9      	str	r1, [r7, #8]
 800ec56:	607a      	str	r2, [r7, #4]
  /* Idle task control block and stack */
  static StaticTask_t Idle_TCB;
  static StackType_t  Idle_Stack[configMINIMAL_STACK_SIZE];

  *ppxIdleTaskTCBBuffer   = &Idle_TCB;
 800ec58:	68fb      	ldr	r3, [r7, #12]
 800ec5a:	4a07      	ldr	r2, [pc, #28]	; (800ec78 <vApplicationGetIdleTaskMemory+0x2c>)
 800ec5c:	601a      	str	r2, [r3, #0]
  *ppxIdleTaskStackBuffer = &Idle_Stack[0];
 800ec5e:	68bb      	ldr	r3, [r7, #8]
 800ec60:	4a06      	ldr	r2, [pc, #24]	; (800ec7c <vApplicationGetIdleTaskMemory+0x30>)
 800ec62:	601a      	str	r2, [r3, #0]
  *pulIdleTaskStackSize   = (uint32_t)configMINIMAL_STACK_SIZE;
 800ec64:	687b      	ldr	r3, [r7, #4]
 800ec66:	2280      	movs	r2, #128	; 0x80
 800ec68:	601a      	str	r2, [r3, #0]
}
 800ec6a:	bf00      	nop
 800ec6c:	3714      	adds	r7, #20
 800ec6e:	46bd      	mov	sp, r7
 800ec70:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ec74:	4770      	bx	lr
 800ec76:	bf00      	nop
 800ec78:	200075e8 	.word	0x200075e8
 800ec7c:	200076a4 	.word	0x200076a4

0800ec80 <vApplicationGetTimerTaskMemory>:

/*
  vApplicationGetTimerTaskMemory gets called when configSUPPORT_STATIC_ALLOCATION
  equals to 1 and is required for static memory allocation support.
*/
__WEAK void vApplicationGetTimerTaskMemory (StaticTask_t **ppxTimerTaskTCBBuffer, StackType_t **ppxTimerTaskStackBuffer, uint32_t *pulTimerTaskStackSize) {
 800ec80:	b480      	push	{r7}
 800ec82:	b085      	sub	sp, #20
 800ec84:	af00      	add	r7, sp, #0
 800ec86:	60f8      	str	r0, [r7, #12]
 800ec88:	60b9      	str	r1, [r7, #8]
 800ec8a:	607a      	str	r2, [r7, #4]
  /* Timer task control block and stack */
  static StaticTask_t Timer_TCB;
  static StackType_t  Timer_Stack[configTIMER_TASK_STACK_DEPTH];

  *ppxTimerTaskTCBBuffer   = &Timer_TCB;
 800ec8c:	68fb      	ldr	r3, [r7, #12]
 800ec8e:	4a07      	ldr	r2, [pc, #28]	; (800ecac <vApplicationGetTimerTaskMemory+0x2c>)
 800ec90:	601a      	str	r2, [r3, #0]
  *ppxTimerTaskStackBuffer = &Timer_Stack[0];
 800ec92:	68bb      	ldr	r3, [r7, #8]
 800ec94:	4a06      	ldr	r2, [pc, #24]	; (800ecb0 <vApplicationGetTimerTaskMemory+0x30>)
 800ec96:	601a      	str	r2, [r3, #0]
  *pulTimerTaskStackSize   = (uint32_t)configTIMER_TASK_STACK_DEPTH;
 800ec98:	687b      	ldr	r3, [r7, #4]
 800ec9a:	f44f 7280 	mov.w	r2, #256	; 0x100
 800ec9e:	601a      	str	r2, [r3, #0]
}
 800eca0:	bf00      	nop
 800eca2:	3714      	adds	r7, #20
 800eca4:	46bd      	mov	sp, r7
 800eca6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ecaa:	4770      	bx	lr
 800ecac:	200078a4 	.word	0x200078a4
 800ecb0:	20007960 	.word	0x20007960

0800ecb4 <vListInitialise>:
/*-----------------------------------------------------------
 * PUBLIC LIST API documented in list.h
 *----------------------------------------------------------*/

void vListInitialise( List_t * const pxList )
{
 800ecb4:	b480      	push	{r7}
 800ecb6:	b083      	sub	sp, #12
 800ecb8:	af00      	add	r7, sp, #0
 800ecba:	6078      	str	r0, [r7, #4]
	/* The list structure contains a list item which is used to mark the
	end of the list.  To initialise the list the list end is inserted
	as the only list entry. */
	pxList->pxIndex = ( ListItem_t * ) &( pxList->xListEnd );			/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 800ecbc:	687b      	ldr	r3, [r7, #4]
 800ecbe:	f103 0208 	add.w	r2, r3, #8
 800ecc2:	687b      	ldr	r3, [r7, #4]
 800ecc4:	605a      	str	r2, [r3, #4]

	/* The list end value is the highest possible value in the list to
	ensure it remains at the end of the list. */
	pxList->xListEnd.xItemValue = portMAX_DELAY;
 800ecc6:	687b      	ldr	r3, [r7, #4]
 800ecc8:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 800eccc:	609a      	str	r2, [r3, #8]

	/* The list end next and previous pointers point to itself so we know
	when the list is empty. */
	pxList->xListEnd.pxNext = ( ListItem_t * ) &( pxList->xListEnd );	/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 800ecce:	687b      	ldr	r3, [r7, #4]
 800ecd0:	f103 0208 	add.w	r2, r3, #8
 800ecd4:	687b      	ldr	r3, [r7, #4]
 800ecd6:	60da      	str	r2, [r3, #12]
	pxList->xListEnd.pxPrevious = ( ListItem_t * ) &( pxList->xListEnd );/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 800ecd8:	687b      	ldr	r3, [r7, #4]
 800ecda:	f103 0208 	add.w	r2, r3, #8
 800ecde:	687b      	ldr	r3, [r7, #4]
 800ece0:	611a      	str	r2, [r3, #16]

	pxList->uxNumberOfItems = ( UBaseType_t ) 0U;
 800ece2:	687b      	ldr	r3, [r7, #4]
 800ece4:	2200      	movs	r2, #0
 800ece6:	601a      	str	r2, [r3, #0]

	/* Write known values into the list if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_LIST_INTEGRITY_CHECK_1_VALUE( pxList );
	listSET_LIST_INTEGRITY_CHECK_2_VALUE( pxList );
}
 800ece8:	bf00      	nop
 800ecea:	370c      	adds	r7, #12
 800ecec:	46bd      	mov	sp, r7
 800ecee:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ecf2:	4770      	bx	lr

0800ecf4 <vListInitialiseItem>:
/*-----------------------------------------------------------*/

void vListInitialiseItem( ListItem_t * const pxItem )
{
 800ecf4:	b480      	push	{r7}
 800ecf6:	b083      	sub	sp, #12
 800ecf8:	af00      	add	r7, sp, #0
 800ecfa:	6078      	str	r0, [r7, #4]
	/* Make sure the list item is not recorded as being on a list. */
	pxItem->pxContainer = NULL;
 800ecfc:	687b      	ldr	r3, [r7, #4]
 800ecfe:	2200      	movs	r2, #0
 800ed00:	611a      	str	r2, [r3, #16]

	/* Write known values into the list item if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_FIRST_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
	listSET_SECOND_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
}
 800ed02:	bf00      	nop
 800ed04:	370c      	adds	r7, #12
 800ed06:	46bd      	mov	sp, r7
 800ed08:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ed0c:	4770      	bx	lr

0800ed0e <vListInsertEnd>:
/*-----------------------------------------------------------*/

void vListInsertEnd( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 800ed0e:	b480      	push	{r7}
 800ed10:	b085      	sub	sp, #20
 800ed12:	af00      	add	r7, sp, #0
 800ed14:	6078      	str	r0, [r7, #4]
 800ed16:	6039      	str	r1, [r7, #0]
ListItem_t * const pxIndex = pxList->pxIndex;
 800ed18:	687b      	ldr	r3, [r7, #4]
 800ed1a:	685b      	ldr	r3, [r3, #4]
 800ed1c:	60fb      	str	r3, [r7, #12]
	listTEST_LIST_ITEM_INTEGRITY( pxNewListItem );

	/* Insert a new list item into pxList, but rather than sort the list,
	makes the new list item the last item to be removed by a call to
	listGET_OWNER_OF_NEXT_ENTRY(). */
	pxNewListItem->pxNext = pxIndex;
 800ed1e:	683b      	ldr	r3, [r7, #0]
 800ed20:	68fa      	ldr	r2, [r7, #12]
 800ed22:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxPrevious = pxIndex->pxPrevious;
 800ed24:	68fb      	ldr	r3, [r7, #12]
 800ed26:	689a      	ldr	r2, [r3, #8]
 800ed28:	683b      	ldr	r3, [r7, #0]
 800ed2a:	609a      	str	r2, [r3, #8]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	pxIndex->pxPrevious->pxNext = pxNewListItem;
 800ed2c:	68fb      	ldr	r3, [r7, #12]
 800ed2e:	689b      	ldr	r3, [r3, #8]
 800ed30:	683a      	ldr	r2, [r7, #0]
 800ed32:	605a      	str	r2, [r3, #4]
	pxIndex->pxPrevious = pxNewListItem;
 800ed34:	68fb      	ldr	r3, [r7, #12]
 800ed36:	683a      	ldr	r2, [r7, #0]
 800ed38:	609a      	str	r2, [r3, #8]

	/* Remember which list the item is in. */
	pxNewListItem->pxContainer = pxList;
 800ed3a:	683b      	ldr	r3, [r7, #0]
 800ed3c:	687a      	ldr	r2, [r7, #4]
 800ed3e:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 800ed40:	687b      	ldr	r3, [r7, #4]
 800ed42:	681b      	ldr	r3, [r3, #0]
 800ed44:	1c5a      	adds	r2, r3, #1
 800ed46:	687b      	ldr	r3, [r7, #4]
 800ed48:	601a      	str	r2, [r3, #0]
}
 800ed4a:	bf00      	nop
 800ed4c:	3714      	adds	r7, #20
 800ed4e:	46bd      	mov	sp, r7
 800ed50:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ed54:	4770      	bx	lr

0800ed56 <vListInsert>:
/*-----------------------------------------------------------*/

void vListInsert( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 800ed56:	b480      	push	{r7}
 800ed58:	b085      	sub	sp, #20
 800ed5a:	af00      	add	r7, sp, #0
 800ed5c:	6078      	str	r0, [r7, #4]
 800ed5e:	6039      	str	r1, [r7, #0]
ListItem_t *pxIterator;
const TickType_t xValueOfInsertion = pxNewListItem->xItemValue;
 800ed60:	683b      	ldr	r3, [r7, #0]
 800ed62:	681b      	ldr	r3, [r3, #0]
 800ed64:	60bb      	str	r3, [r7, #8]
	new list item should be placed after it.  This ensures that TCBs which are
	stored in ready lists (all of which have the same xItemValue value) get a
	share of the CPU.  However, if the xItemValue is the same as the back marker
	the iteration loop below will not end.  Therefore the value is checked
	first, and the algorithm slightly modified if necessary. */
	if( xValueOfInsertion == portMAX_DELAY )
 800ed66:	68bb      	ldr	r3, [r7, #8]
 800ed68:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 800ed6c:	d103      	bne.n	800ed76 <vListInsert+0x20>
	{
		pxIterator = pxList->xListEnd.pxPrevious;
 800ed6e:	687b      	ldr	r3, [r7, #4]
 800ed70:	691b      	ldr	r3, [r3, #16]
 800ed72:	60fb      	str	r3, [r7, #12]
 800ed74:	e00c      	b.n	800ed90 <vListInsert+0x3a>
			4) Using a queue or semaphore before it has been initialised or
			   before the scheduler has been started (are interrupts firing
			   before vTaskStartScheduler() has been called?).
		**********************************************************************/

		for( pxIterator = ( ListItem_t * ) &( pxList->xListEnd ); pxIterator->pxNext->xItemValue <= xValueOfInsertion; pxIterator = pxIterator->pxNext ) /*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. *//*lint !e440 The iterator moves to a different value, not xValueOfInsertion. */
 800ed76:	687b      	ldr	r3, [r7, #4]
 800ed78:	3308      	adds	r3, #8
 800ed7a:	60fb      	str	r3, [r7, #12]
 800ed7c:	e002      	b.n	800ed84 <vListInsert+0x2e>
 800ed7e:	68fb      	ldr	r3, [r7, #12]
 800ed80:	685b      	ldr	r3, [r3, #4]
 800ed82:	60fb      	str	r3, [r7, #12]
 800ed84:	68fb      	ldr	r3, [r7, #12]
 800ed86:	685b      	ldr	r3, [r3, #4]
 800ed88:	681b      	ldr	r3, [r3, #0]
 800ed8a:	68ba      	ldr	r2, [r7, #8]
 800ed8c:	429a      	cmp	r2, r3
 800ed8e:	d2f6      	bcs.n	800ed7e <vListInsert+0x28>
			/* There is nothing to do here, just iterating to the wanted
			insertion position. */
		}
	}

	pxNewListItem->pxNext = pxIterator->pxNext;
 800ed90:	68fb      	ldr	r3, [r7, #12]
 800ed92:	685a      	ldr	r2, [r3, #4]
 800ed94:	683b      	ldr	r3, [r7, #0]
 800ed96:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxNext->pxPrevious = pxNewListItem;
 800ed98:	683b      	ldr	r3, [r7, #0]
 800ed9a:	685b      	ldr	r3, [r3, #4]
 800ed9c:	683a      	ldr	r2, [r7, #0]
 800ed9e:	609a      	str	r2, [r3, #8]
	pxNewListItem->pxPrevious = pxIterator;
 800eda0:	683b      	ldr	r3, [r7, #0]
 800eda2:	68fa      	ldr	r2, [r7, #12]
 800eda4:	609a      	str	r2, [r3, #8]
	pxIterator->pxNext = pxNewListItem;
 800eda6:	68fb      	ldr	r3, [r7, #12]
 800eda8:	683a      	ldr	r2, [r7, #0]
 800edaa:	605a      	str	r2, [r3, #4]

	/* Remember which list the item is in.  This allows fast removal of the
	item later. */
	pxNewListItem->pxContainer = pxList;
 800edac:	683b      	ldr	r3, [r7, #0]
 800edae:	687a      	ldr	r2, [r7, #4]
 800edb0:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 800edb2:	687b      	ldr	r3, [r7, #4]
 800edb4:	681b      	ldr	r3, [r3, #0]
 800edb6:	1c5a      	adds	r2, r3, #1
 800edb8:	687b      	ldr	r3, [r7, #4]
 800edba:	601a      	str	r2, [r3, #0]
}
 800edbc:	bf00      	nop
 800edbe:	3714      	adds	r7, #20
 800edc0:	46bd      	mov	sp, r7
 800edc2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800edc6:	4770      	bx	lr

0800edc8 <uxListRemove>:
/*-----------------------------------------------------------*/

UBaseType_t uxListRemove( ListItem_t * const pxItemToRemove )
{
 800edc8:	b480      	push	{r7}
 800edca:	b085      	sub	sp, #20
 800edcc:	af00      	add	r7, sp, #0
 800edce:	6078      	str	r0, [r7, #4]
/* The list item knows which list it is in.  Obtain the list from the list
item. */
List_t * const pxList = pxItemToRemove->pxContainer;
 800edd0:	687b      	ldr	r3, [r7, #4]
 800edd2:	691b      	ldr	r3, [r3, #16]
 800edd4:	60fb      	str	r3, [r7, #12]

	pxItemToRemove->pxNext->pxPrevious = pxItemToRemove->pxPrevious;
 800edd6:	687b      	ldr	r3, [r7, #4]
 800edd8:	685b      	ldr	r3, [r3, #4]
 800edda:	687a      	ldr	r2, [r7, #4]
 800eddc:	6892      	ldr	r2, [r2, #8]
 800edde:	609a      	str	r2, [r3, #8]
	pxItemToRemove->pxPrevious->pxNext = pxItemToRemove->pxNext;
 800ede0:	687b      	ldr	r3, [r7, #4]
 800ede2:	689b      	ldr	r3, [r3, #8]
 800ede4:	687a      	ldr	r2, [r7, #4]
 800ede6:	6852      	ldr	r2, [r2, #4]
 800ede8:	605a      	str	r2, [r3, #4]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	/* Make sure the index is left pointing to a valid item. */
	if( pxList->pxIndex == pxItemToRemove )
 800edea:	68fb      	ldr	r3, [r7, #12]
 800edec:	685b      	ldr	r3, [r3, #4]
 800edee:	687a      	ldr	r2, [r7, #4]
 800edf0:	429a      	cmp	r2, r3
 800edf2:	d103      	bne.n	800edfc <uxListRemove+0x34>
	{
		pxList->pxIndex = pxItemToRemove->pxPrevious;
 800edf4:	687b      	ldr	r3, [r7, #4]
 800edf6:	689a      	ldr	r2, [r3, #8]
 800edf8:	68fb      	ldr	r3, [r7, #12]
 800edfa:	605a      	str	r2, [r3, #4]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxItemToRemove->pxContainer = NULL;
 800edfc:	687b      	ldr	r3, [r7, #4]
 800edfe:	2200      	movs	r2, #0
 800ee00:	611a      	str	r2, [r3, #16]
	( pxList->uxNumberOfItems )--;
 800ee02:	68fb      	ldr	r3, [r7, #12]
 800ee04:	681b      	ldr	r3, [r3, #0]
 800ee06:	1e5a      	subs	r2, r3, #1
 800ee08:	68fb      	ldr	r3, [r7, #12]
 800ee0a:	601a      	str	r2, [r3, #0]

	return pxList->uxNumberOfItems;
 800ee0c:	68fb      	ldr	r3, [r7, #12]
 800ee0e:	681b      	ldr	r3, [r3, #0]
}
 800ee10:	4618      	mov	r0, r3
 800ee12:	3714      	adds	r7, #20
 800ee14:	46bd      	mov	sp, r7
 800ee16:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ee1a:	4770      	bx	lr

0800ee1c <xQueueGenericReset>:
	}														\
	taskEXIT_CRITICAL()
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericReset( QueueHandle_t xQueue, BaseType_t xNewQueue )
{
 800ee1c:	b580      	push	{r7, lr}
 800ee1e:	b084      	sub	sp, #16
 800ee20:	af00      	add	r7, sp, #0
 800ee22:	6078      	str	r0, [r7, #4]
 800ee24:	6039      	str	r1, [r7, #0]
Queue_t * const pxQueue = xQueue;
 800ee26:	687b      	ldr	r3, [r7, #4]
 800ee28:	60fb      	str	r3, [r7, #12]

	configASSERT( pxQueue );
 800ee2a:	68fb      	ldr	r3, [r7, #12]
 800ee2c:	2b00      	cmp	r3, #0
 800ee2e:	d10a      	bne.n	800ee46 <xQueueGenericReset+0x2a>

portFORCE_INLINE static void vPortRaiseBASEPRI( void )
{
uint32_t ulNewBASEPRI;

	__asm volatile
 800ee30:	f04f 0350 	mov.w	r3, #80	; 0x50
 800ee34:	f383 8811 	msr	BASEPRI, r3
 800ee38:	f3bf 8f6f 	isb	sy
 800ee3c:	f3bf 8f4f 	dsb	sy
 800ee40:	60bb      	str	r3, [r7, #8]
		"	msr basepri, %0											\n" \
		"	isb														\n" \
		"	dsb														\n" \
		:"=r" (ulNewBASEPRI) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
	);
}
 800ee42:	bf00      	nop
 800ee44:	e7fe      	b.n	800ee44 <xQueueGenericReset+0x28>

	taskENTER_CRITICAL();
 800ee46:	f002 f9ed 	bl	8011224 <vPortEnterCritical>
	{
		pxQueue->u.xQueue.pcTail = pxQueue->pcHead + ( pxQueue->uxLength * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 800ee4a:	68fb      	ldr	r3, [r7, #12]
 800ee4c:	681a      	ldr	r2, [r3, #0]
 800ee4e:	68fb      	ldr	r3, [r7, #12]
 800ee50:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800ee52:	68f9      	ldr	r1, [r7, #12]
 800ee54:	6c09      	ldr	r1, [r1, #64]	; 0x40
 800ee56:	fb01 f303 	mul.w	r3, r1, r3
 800ee5a:	441a      	add	r2, r3
 800ee5c:	68fb      	ldr	r3, [r7, #12]
 800ee5e:	609a      	str	r2, [r3, #8]
		pxQueue->uxMessagesWaiting = ( UBaseType_t ) 0U;
 800ee60:	68fb      	ldr	r3, [r7, #12]
 800ee62:	2200      	movs	r2, #0
 800ee64:	639a      	str	r2, [r3, #56]	; 0x38
		pxQueue->pcWriteTo = pxQueue->pcHead;
 800ee66:	68fb      	ldr	r3, [r7, #12]
 800ee68:	681a      	ldr	r2, [r3, #0]
 800ee6a:	68fb      	ldr	r3, [r7, #12]
 800ee6c:	605a      	str	r2, [r3, #4]
		pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead + ( ( pxQueue->uxLength - 1U ) * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 800ee6e:	68fb      	ldr	r3, [r7, #12]
 800ee70:	681a      	ldr	r2, [r3, #0]
 800ee72:	68fb      	ldr	r3, [r7, #12]
 800ee74:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800ee76:	3b01      	subs	r3, #1
 800ee78:	68f9      	ldr	r1, [r7, #12]
 800ee7a:	6c09      	ldr	r1, [r1, #64]	; 0x40
 800ee7c:	fb01 f303 	mul.w	r3, r1, r3
 800ee80:	441a      	add	r2, r3
 800ee82:	68fb      	ldr	r3, [r7, #12]
 800ee84:	60da      	str	r2, [r3, #12]
		pxQueue->cRxLock = queueUNLOCKED;
 800ee86:	68fb      	ldr	r3, [r7, #12]
 800ee88:	22ff      	movs	r2, #255	; 0xff
 800ee8a:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
		pxQueue->cTxLock = queueUNLOCKED;
 800ee8e:	68fb      	ldr	r3, [r7, #12]
 800ee90:	22ff      	movs	r2, #255	; 0xff
 800ee92:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

		if( xNewQueue == pdFALSE )
 800ee96:	683b      	ldr	r3, [r7, #0]
 800ee98:	2b00      	cmp	r3, #0
 800ee9a:	d114      	bne.n	800eec6 <xQueueGenericReset+0xaa>
			/* If there are tasks blocked waiting to read from the queue, then
			the tasks will remain blocked as after this function exits the queue
			will still be empty.  If there are tasks blocked waiting to write to
			the queue, then one should be unblocked as after this function exits
			it will be possible to write to it. */
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 800ee9c:	68fb      	ldr	r3, [r7, #12]
 800ee9e:	691b      	ldr	r3, [r3, #16]
 800eea0:	2b00      	cmp	r3, #0
 800eea2:	d01a      	beq.n	800eeda <xQueueGenericReset+0xbe>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 800eea4:	68fb      	ldr	r3, [r7, #12]
 800eea6:	3310      	adds	r3, #16
 800eea8:	4618      	mov	r0, r3
 800eeaa:	f001 fa9b 	bl	80103e4 <xTaskRemoveFromEventList>
 800eeae:	4603      	mov	r3, r0
 800eeb0:	2b00      	cmp	r3, #0
 800eeb2:	d012      	beq.n	800eeda <xQueueGenericReset+0xbe>
				{
					queueYIELD_IF_USING_PREEMPTION();
 800eeb4:	4b0c      	ldr	r3, [pc, #48]	; (800eee8 <xQueueGenericReset+0xcc>)
 800eeb6:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800eeba:	601a      	str	r2, [r3, #0]
 800eebc:	f3bf 8f4f 	dsb	sy
 800eec0:	f3bf 8f6f 	isb	sy
 800eec4:	e009      	b.n	800eeda <xQueueGenericReset+0xbe>
			}
		}
		else
		{
			/* Ensure the event queues start in the correct state. */
			vListInitialise( &( pxQueue->xTasksWaitingToSend ) );
 800eec6:	68fb      	ldr	r3, [r7, #12]
 800eec8:	3310      	adds	r3, #16
 800eeca:	4618      	mov	r0, r3
 800eecc:	f7ff fef2 	bl	800ecb4 <vListInitialise>
			vListInitialise( &( pxQueue->xTasksWaitingToReceive ) );
 800eed0:	68fb      	ldr	r3, [r7, #12]
 800eed2:	3324      	adds	r3, #36	; 0x24
 800eed4:	4618      	mov	r0, r3
 800eed6:	f7ff feed 	bl	800ecb4 <vListInitialise>
		}
	}
	taskEXIT_CRITICAL();
 800eeda:	f002 f9d3 	bl	8011284 <vPortExitCritical>

	/* A value is returned for calling semantic consistency with previous
	versions. */
	return pdPASS;
 800eede:	2301      	movs	r3, #1
}
 800eee0:	4618      	mov	r0, r3
 800eee2:	3710      	adds	r7, #16
 800eee4:	46bd      	mov	sp, r7
 800eee6:	bd80      	pop	{r7, pc}
 800eee8:	e000ed04 	.word	0xe000ed04

0800eeec <xQueueGenericCreateStatic>:
/*-----------------------------------------------------------*/

#if( configSUPPORT_STATIC_ALLOCATION == 1 )

	QueueHandle_t xQueueGenericCreateStatic( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, uint8_t *pucQueueStorage, StaticQueue_t *pxStaticQueue, const uint8_t ucQueueType )
	{
 800eeec:	b580      	push	{r7, lr}
 800eeee:	b08e      	sub	sp, #56	; 0x38
 800eef0:	af02      	add	r7, sp, #8
 800eef2:	60f8      	str	r0, [r7, #12]
 800eef4:	60b9      	str	r1, [r7, #8]
 800eef6:	607a      	str	r2, [r7, #4]
 800eef8:	603b      	str	r3, [r7, #0]
	Queue_t *pxNewQueue;

		configASSERT( uxQueueLength > ( UBaseType_t ) 0 );
 800eefa:	68fb      	ldr	r3, [r7, #12]
 800eefc:	2b00      	cmp	r3, #0
 800eefe:	d10a      	bne.n	800ef16 <xQueueGenericCreateStatic+0x2a>
	__asm volatile
 800ef00:	f04f 0350 	mov.w	r3, #80	; 0x50
 800ef04:	f383 8811 	msr	BASEPRI, r3
 800ef08:	f3bf 8f6f 	isb	sy
 800ef0c:	f3bf 8f4f 	dsb	sy
 800ef10:	62bb      	str	r3, [r7, #40]	; 0x28
}
 800ef12:	bf00      	nop
 800ef14:	e7fe      	b.n	800ef14 <xQueueGenericCreateStatic+0x28>

		/* The StaticQueue_t structure and the queue storage area must be
		supplied. */
		configASSERT( pxStaticQueue != NULL );
 800ef16:	683b      	ldr	r3, [r7, #0]
 800ef18:	2b00      	cmp	r3, #0
 800ef1a:	d10a      	bne.n	800ef32 <xQueueGenericCreateStatic+0x46>
	__asm volatile
 800ef1c:	f04f 0350 	mov.w	r3, #80	; 0x50
 800ef20:	f383 8811 	msr	BASEPRI, r3
 800ef24:	f3bf 8f6f 	isb	sy
 800ef28:	f3bf 8f4f 	dsb	sy
 800ef2c:	627b      	str	r3, [r7, #36]	; 0x24
}
 800ef2e:	bf00      	nop
 800ef30:	e7fe      	b.n	800ef30 <xQueueGenericCreateStatic+0x44>

		/* A queue storage area should be provided if the item size is not 0, and
		should not be provided if the item size is 0. */
		configASSERT( !( ( pucQueueStorage != NULL ) && ( uxItemSize == 0 ) ) );
 800ef32:	687b      	ldr	r3, [r7, #4]
 800ef34:	2b00      	cmp	r3, #0
 800ef36:	d002      	beq.n	800ef3e <xQueueGenericCreateStatic+0x52>
 800ef38:	68bb      	ldr	r3, [r7, #8]
 800ef3a:	2b00      	cmp	r3, #0
 800ef3c:	d001      	beq.n	800ef42 <xQueueGenericCreateStatic+0x56>
 800ef3e:	2301      	movs	r3, #1
 800ef40:	e000      	b.n	800ef44 <xQueueGenericCreateStatic+0x58>
 800ef42:	2300      	movs	r3, #0
 800ef44:	2b00      	cmp	r3, #0
 800ef46:	d10a      	bne.n	800ef5e <xQueueGenericCreateStatic+0x72>
	__asm volatile
 800ef48:	f04f 0350 	mov.w	r3, #80	; 0x50
 800ef4c:	f383 8811 	msr	BASEPRI, r3
 800ef50:	f3bf 8f6f 	isb	sy
 800ef54:	f3bf 8f4f 	dsb	sy
 800ef58:	623b      	str	r3, [r7, #32]
}
 800ef5a:	bf00      	nop
 800ef5c:	e7fe      	b.n	800ef5c <xQueueGenericCreateStatic+0x70>
		configASSERT( !( ( pucQueueStorage == NULL ) && ( uxItemSize != 0 ) ) );
 800ef5e:	687b      	ldr	r3, [r7, #4]
 800ef60:	2b00      	cmp	r3, #0
 800ef62:	d102      	bne.n	800ef6a <xQueueGenericCreateStatic+0x7e>
 800ef64:	68bb      	ldr	r3, [r7, #8]
 800ef66:	2b00      	cmp	r3, #0
 800ef68:	d101      	bne.n	800ef6e <xQueueGenericCreateStatic+0x82>
 800ef6a:	2301      	movs	r3, #1
 800ef6c:	e000      	b.n	800ef70 <xQueueGenericCreateStatic+0x84>
 800ef6e:	2300      	movs	r3, #0
 800ef70:	2b00      	cmp	r3, #0
 800ef72:	d10a      	bne.n	800ef8a <xQueueGenericCreateStatic+0x9e>
	__asm volatile
 800ef74:	f04f 0350 	mov.w	r3, #80	; 0x50
 800ef78:	f383 8811 	msr	BASEPRI, r3
 800ef7c:	f3bf 8f6f 	isb	sy
 800ef80:	f3bf 8f4f 	dsb	sy
 800ef84:	61fb      	str	r3, [r7, #28]
}
 800ef86:	bf00      	nop
 800ef88:	e7fe      	b.n	800ef88 <xQueueGenericCreateStatic+0x9c>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticQueue_t or StaticSemaphore_t equals the size of
			the real queue and semaphore structures. */
			volatile size_t xSize = sizeof( StaticQueue_t );
 800ef8a:	2350      	movs	r3, #80	; 0x50
 800ef8c:	617b      	str	r3, [r7, #20]
			configASSERT( xSize == sizeof( Queue_t ) );
 800ef8e:	697b      	ldr	r3, [r7, #20]
 800ef90:	2b50      	cmp	r3, #80	; 0x50
 800ef92:	d00a      	beq.n	800efaa <xQueueGenericCreateStatic+0xbe>
	__asm volatile
 800ef94:	f04f 0350 	mov.w	r3, #80	; 0x50
 800ef98:	f383 8811 	msr	BASEPRI, r3
 800ef9c:	f3bf 8f6f 	isb	sy
 800efa0:	f3bf 8f4f 	dsb	sy
 800efa4:	61bb      	str	r3, [r7, #24]
}
 800efa6:	bf00      	nop
 800efa8:	e7fe      	b.n	800efa8 <xQueueGenericCreateStatic+0xbc>
			( void ) xSize; /* Keeps lint quiet when configASSERT() is not defined. */
 800efaa:	697b      	ldr	r3, [r7, #20]
		#endif /* configASSERT_DEFINED */

		/* The address of a statically allocated queue was passed in, use it.
		The address of a statically allocated storage area was also passed in
		but is already set. */
		pxNewQueue = ( Queue_t * ) pxStaticQueue; /*lint !e740 !e9087 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 800efac:	683b      	ldr	r3, [r7, #0]
 800efae:	62fb      	str	r3, [r7, #44]	; 0x2c

		if( pxNewQueue != NULL )
 800efb0:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800efb2:	2b00      	cmp	r3, #0
 800efb4:	d00d      	beq.n	800efd2 <xQueueGenericCreateStatic+0xe6>
			#if( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
			{
				/* Queues can be allocated wither statically or dynamically, so
				note this queue was allocated statically in case the queue is
				later deleted. */
				pxNewQueue->ucStaticallyAllocated = pdTRUE;
 800efb6:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800efb8:	2201      	movs	r2, #1
 800efba:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46
			}
			#endif /* configSUPPORT_DYNAMIC_ALLOCATION */

			prvInitialiseNewQueue( uxQueueLength, uxItemSize, pucQueueStorage, ucQueueType, pxNewQueue );
 800efbe:	f897 2038 	ldrb.w	r2, [r7, #56]	; 0x38
 800efc2:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800efc4:	9300      	str	r3, [sp, #0]
 800efc6:	4613      	mov	r3, r2
 800efc8:	687a      	ldr	r2, [r7, #4]
 800efca:	68b9      	ldr	r1, [r7, #8]
 800efcc:	68f8      	ldr	r0, [r7, #12]
 800efce:	f000 f83f 	bl	800f050 <prvInitialiseNewQueue>
		{
			traceQUEUE_CREATE_FAILED( ucQueueType );
			mtCOVERAGE_TEST_MARKER();
		}

		return pxNewQueue;
 800efd2:	6afb      	ldr	r3, [r7, #44]	; 0x2c
	}
 800efd4:	4618      	mov	r0, r3
 800efd6:	3730      	adds	r7, #48	; 0x30
 800efd8:	46bd      	mov	sp, r7
 800efda:	bd80      	pop	{r7, pc}

0800efdc <xQueueGenericCreate>:
/*-----------------------------------------------------------*/

#if( configSUPPORT_DYNAMIC_ALLOCATION == 1 )

	QueueHandle_t xQueueGenericCreate( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, const uint8_t ucQueueType )
	{
 800efdc:	b580      	push	{r7, lr}
 800efde:	b08a      	sub	sp, #40	; 0x28
 800efe0:	af02      	add	r7, sp, #8
 800efe2:	60f8      	str	r0, [r7, #12]
 800efe4:	60b9      	str	r1, [r7, #8]
 800efe6:	4613      	mov	r3, r2
 800efe8:	71fb      	strb	r3, [r7, #7]
	Queue_t *pxNewQueue;
	size_t xQueueSizeInBytes;
	uint8_t *pucQueueStorage;

		configASSERT( uxQueueLength > ( UBaseType_t ) 0 );
 800efea:	68fb      	ldr	r3, [r7, #12]
 800efec:	2b00      	cmp	r3, #0
 800efee:	d10a      	bne.n	800f006 <xQueueGenericCreate+0x2a>
	__asm volatile
 800eff0:	f04f 0350 	mov.w	r3, #80	; 0x50
 800eff4:	f383 8811 	msr	BASEPRI, r3
 800eff8:	f3bf 8f6f 	isb	sy
 800effc:	f3bf 8f4f 	dsb	sy
 800f000:	613b      	str	r3, [r7, #16]
}
 800f002:	bf00      	nop
 800f004:	e7fe      	b.n	800f004 <xQueueGenericCreate+0x28>

		/* Allocate enough space to hold the maximum number of items that
		can be in the queue at any time.  It is valid for uxItemSize to be
		zero in the case the queue is used as a semaphore. */
		xQueueSizeInBytes = ( size_t ) ( uxQueueLength * uxItemSize ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800f006:	68fb      	ldr	r3, [r7, #12]
 800f008:	68ba      	ldr	r2, [r7, #8]
 800f00a:	fb02 f303 	mul.w	r3, r2, r3
 800f00e:	61fb      	str	r3, [r7, #28]
		alignment requirements of the Queue_t structure - which in this case
		is an int8_t *.  Therefore, whenever the stack alignment requirements
		are greater than or equal to the pointer to char requirements the cast
		is safe.  In other cases alignment requirements are not strict (one or
		two bytes). */
		pxNewQueue = ( Queue_t * ) pvPortMalloc( sizeof( Queue_t ) + xQueueSizeInBytes ); /*lint !e9087 !e9079 see comment above. */
 800f010:	69fb      	ldr	r3, [r7, #28]
 800f012:	3350      	adds	r3, #80	; 0x50
 800f014:	4618      	mov	r0, r3
 800f016:	f002 fa27 	bl	8011468 <pvPortMalloc>
 800f01a:	61b8      	str	r0, [r7, #24]

		if( pxNewQueue != NULL )
 800f01c:	69bb      	ldr	r3, [r7, #24]
 800f01e:	2b00      	cmp	r3, #0
 800f020:	d011      	beq.n	800f046 <xQueueGenericCreate+0x6a>
		{
			/* Jump past the queue structure to find the location of the queue
			storage area. */
			pucQueueStorage = ( uint8_t * ) pxNewQueue;
 800f022:	69bb      	ldr	r3, [r7, #24]
 800f024:	617b      	str	r3, [r7, #20]
			pucQueueStorage += sizeof( Queue_t ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 800f026:	697b      	ldr	r3, [r7, #20]
 800f028:	3350      	adds	r3, #80	; 0x50
 800f02a:	617b      	str	r3, [r7, #20]
			#if( configSUPPORT_STATIC_ALLOCATION == 1 )
			{
				/* Queues can be created either statically or dynamically, so
				note this task was created dynamically in case it is later
				deleted. */
				pxNewQueue->ucStaticallyAllocated = pdFALSE;
 800f02c:	69bb      	ldr	r3, [r7, #24]
 800f02e:	2200      	movs	r2, #0
 800f030:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46
			}
			#endif /* configSUPPORT_STATIC_ALLOCATION */

			prvInitialiseNewQueue( uxQueueLength, uxItemSize, pucQueueStorage, ucQueueType, pxNewQueue );
 800f034:	79fa      	ldrb	r2, [r7, #7]
 800f036:	69bb      	ldr	r3, [r7, #24]
 800f038:	9300      	str	r3, [sp, #0]
 800f03a:	4613      	mov	r3, r2
 800f03c:	697a      	ldr	r2, [r7, #20]
 800f03e:	68b9      	ldr	r1, [r7, #8]
 800f040:	68f8      	ldr	r0, [r7, #12]
 800f042:	f000 f805 	bl	800f050 <prvInitialiseNewQueue>
		{
			traceQUEUE_CREATE_FAILED( ucQueueType );
			mtCOVERAGE_TEST_MARKER();
		}

		return pxNewQueue;
 800f046:	69bb      	ldr	r3, [r7, #24]
	}
 800f048:	4618      	mov	r0, r3
 800f04a:	3720      	adds	r7, #32
 800f04c:	46bd      	mov	sp, r7
 800f04e:	bd80      	pop	{r7, pc}

0800f050 <prvInitialiseNewQueue>:

#endif /* configSUPPORT_STATIC_ALLOCATION */
/*-----------------------------------------------------------*/

static void prvInitialiseNewQueue( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, uint8_t *pucQueueStorage, const uint8_t ucQueueType, Queue_t *pxNewQueue )
{
 800f050:	b580      	push	{r7, lr}
 800f052:	b084      	sub	sp, #16
 800f054:	af00      	add	r7, sp, #0
 800f056:	60f8      	str	r0, [r7, #12]
 800f058:	60b9      	str	r1, [r7, #8]
 800f05a:	607a      	str	r2, [r7, #4]
 800f05c:	70fb      	strb	r3, [r7, #3]
	/* Remove compiler warnings about unused parameters should
	configUSE_TRACE_FACILITY not be set to 1. */
	( void ) ucQueueType;

	if( uxItemSize == ( UBaseType_t ) 0 )
 800f05e:	68bb      	ldr	r3, [r7, #8]
 800f060:	2b00      	cmp	r3, #0
 800f062:	d103      	bne.n	800f06c <prvInitialiseNewQueue+0x1c>
	{
		/* No RAM was allocated for the queue storage area, but PC head cannot
		be set to NULL because NULL is used as a key to say the queue is used as
		a mutex.  Therefore just set pcHead to point to the queue as a benign
		value that is known to be within the memory map. */
		pxNewQueue->pcHead = ( int8_t * ) pxNewQueue;
 800f064:	69bb      	ldr	r3, [r7, #24]
 800f066:	69ba      	ldr	r2, [r7, #24]
 800f068:	601a      	str	r2, [r3, #0]
 800f06a:	e002      	b.n	800f072 <prvInitialiseNewQueue+0x22>
	}
	else
	{
		/* Set the head to the start of the queue storage area. */
		pxNewQueue->pcHead = ( int8_t * ) pucQueueStorage;
 800f06c:	69bb      	ldr	r3, [r7, #24]
 800f06e:	687a      	ldr	r2, [r7, #4]
 800f070:	601a      	str	r2, [r3, #0]
	}

	/* Initialise the queue members as described where the queue type is
	defined. */
	pxNewQueue->uxLength = uxQueueLength;
 800f072:	69bb      	ldr	r3, [r7, #24]
 800f074:	68fa      	ldr	r2, [r7, #12]
 800f076:	63da      	str	r2, [r3, #60]	; 0x3c
	pxNewQueue->uxItemSize = uxItemSize;
 800f078:	69bb      	ldr	r3, [r7, #24]
 800f07a:	68ba      	ldr	r2, [r7, #8]
 800f07c:	641a      	str	r2, [r3, #64]	; 0x40
	( void ) xQueueGenericReset( pxNewQueue, pdTRUE );
 800f07e:	2101      	movs	r1, #1
 800f080:	69b8      	ldr	r0, [r7, #24]
 800f082:	f7ff fecb 	bl	800ee1c <xQueueGenericReset>

	#if ( configUSE_TRACE_FACILITY == 1 )
	{
		pxNewQueue->ucQueueType = ucQueueType;
 800f086:	69bb      	ldr	r3, [r7, #24]
 800f088:	78fa      	ldrb	r2, [r7, #3]
 800f08a:	f883 204c 	strb.w	r2, [r3, #76]	; 0x4c
		pxNewQueue->pxQueueSetContainer = NULL;
	}
	#endif /* configUSE_QUEUE_SETS */

	traceQUEUE_CREATE( pxNewQueue );
}
 800f08e:	bf00      	nop
 800f090:	3710      	adds	r7, #16
 800f092:	46bd      	mov	sp, r7
 800f094:	bd80      	pop	{r7, pc}

0800f096 <xQueueCreateCountingSemaphoreStatic>:
/*-----------------------------------------------------------*/

#if( ( configUSE_COUNTING_SEMAPHORES == 1 ) && ( configSUPPORT_STATIC_ALLOCATION == 1 ) )

	QueueHandle_t xQueueCreateCountingSemaphoreStatic( const UBaseType_t uxMaxCount, const UBaseType_t uxInitialCount, StaticQueue_t *pxStaticQueue )
	{
 800f096:	b580      	push	{r7, lr}
 800f098:	b08a      	sub	sp, #40	; 0x28
 800f09a:	af02      	add	r7, sp, #8
 800f09c:	60f8      	str	r0, [r7, #12]
 800f09e:	60b9      	str	r1, [r7, #8]
 800f0a0:	607a      	str	r2, [r7, #4]
	QueueHandle_t xHandle;

		configASSERT( uxMaxCount != 0 );
 800f0a2:	68fb      	ldr	r3, [r7, #12]
 800f0a4:	2b00      	cmp	r3, #0
 800f0a6:	d10a      	bne.n	800f0be <xQueueCreateCountingSemaphoreStatic+0x28>
	__asm volatile
 800f0a8:	f04f 0350 	mov.w	r3, #80	; 0x50
 800f0ac:	f383 8811 	msr	BASEPRI, r3
 800f0b0:	f3bf 8f6f 	isb	sy
 800f0b4:	f3bf 8f4f 	dsb	sy
 800f0b8:	61bb      	str	r3, [r7, #24]
}
 800f0ba:	bf00      	nop
 800f0bc:	e7fe      	b.n	800f0bc <xQueueCreateCountingSemaphoreStatic+0x26>
		configASSERT( uxInitialCount <= uxMaxCount );
 800f0be:	68ba      	ldr	r2, [r7, #8]
 800f0c0:	68fb      	ldr	r3, [r7, #12]
 800f0c2:	429a      	cmp	r2, r3
 800f0c4:	d90a      	bls.n	800f0dc <xQueueCreateCountingSemaphoreStatic+0x46>
	__asm volatile
 800f0c6:	f04f 0350 	mov.w	r3, #80	; 0x50
 800f0ca:	f383 8811 	msr	BASEPRI, r3
 800f0ce:	f3bf 8f6f 	isb	sy
 800f0d2:	f3bf 8f4f 	dsb	sy
 800f0d6:	617b      	str	r3, [r7, #20]
}
 800f0d8:	bf00      	nop
 800f0da:	e7fe      	b.n	800f0da <xQueueCreateCountingSemaphoreStatic+0x44>

		xHandle = xQueueGenericCreateStatic( uxMaxCount, queueSEMAPHORE_QUEUE_ITEM_LENGTH, NULL, pxStaticQueue, queueQUEUE_TYPE_COUNTING_SEMAPHORE );
 800f0dc:	2302      	movs	r3, #2
 800f0de:	9300      	str	r3, [sp, #0]
 800f0e0:	687b      	ldr	r3, [r7, #4]
 800f0e2:	2200      	movs	r2, #0
 800f0e4:	2100      	movs	r1, #0
 800f0e6:	68f8      	ldr	r0, [r7, #12]
 800f0e8:	f7ff ff00 	bl	800eeec <xQueueGenericCreateStatic>
 800f0ec:	61f8      	str	r0, [r7, #28]

		if( xHandle != NULL )
 800f0ee:	69fb      	ldr	r3, [r7, #28]
 800f0f0:	2b00      	cmp	r3, #0
 800f0f2:	d002      	beq.n	800f0fa <xQueueCreateCountingSemaphoreStatic+0x64>
		{
			( ( Queue_t * ) xHandle )->uxMessagesWaiting = uxInitialCount;
 800f0f4:	69fb      	ldr	r3, [r7, #28]
 800f0f6:	68ba      	ldr	r2, [r7, #8]
 800f0f8:	639a      	str	r2, [r3, #56]	; 0x38
		else
		{
			traceCREATE_COUNTING_SEMAPHORE_FAILED();
		}

		return xHandle;
 800f0fa:	69fb      	ldr	r3, [r7, #28]
	}
 800f0fc:	4618      	mov	r0, r3
 800f0fe:	3720      	adds	r7, #32
 800f100:	46bd      	mov	sp, r7
 800f102:	bd80      	pop	{r7, pc}

0800f104 <xQueueCreateCountingSemaphore>:
/*-----------------------------------------------------------*/

#if( ( configUSE_COUNTING_SEMAPHORES == 1 ) && ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) )

	QueueHandle_t xQueueCreateCountingSemaphore( const UBaseType_t uxMaxCount, const UBaseType_t uxInitialCount )
	{
 800f104:	b580      	push	{r7, lr}
 800f106:	b086      	sub	sp, #24
 800f108:	af00      	add	r7, sp, #0
 800f10a:	6078      	str	r0, [r7, #4]
 800f10c:	6039      	str	r1, [r7, #0]
	QueueHandle_t xHandle;

		configASSERT( uxMaxCount != 0 );
 800f10e:	687b      	ldr	r3, [r7, #4]
 800f110:	2b00      	cmp	r3, #0
 800f112:	d10a      	bne.n	800f12a <xQueueCreateCountingSemaphore+0x26>
	__asm volatile
 800f114:	f04f 0350 	mov.w	r3, #80	; 0x50
 800f118:	f383 8811 	msr	BASEPRI, r3
 800f11c:	f3bf 8f6f 	isb	sy
 800f120:	f3bf 8f4f 	dsb	sy
 800f124:	613b      	str	r3, [r7, #16]
}
 800f126:	bf00      	nop
 800f128:	e7fe      	b.n	800f128 <xQueueCreateCountingSemaphore+0x24>
		configASSERT( uxInitialCount <= uxMaxCount );
 800f12a:	683a      	ldr	r2, [r7, #0]
 800f12c:	687b      	ldr	r3, [r7, #4]
 800f12e:	429a      	cmp	r2, r3
 800f130:	d90a      	bls.n	800f148 <xQueueCreateCountingSemaphore+0x44>
	__asm volatile
 800f132:	f04f 0350 	mov.w	r3, #80	; 0x50
 800f136:	f383 8811 	msr	BASEPRI, r3
 800f13a:	f3bf 8f6f 	isb	sy
 800f13e:	f3bf 8f4f 	dsb	sy
 800f142:	60fb      	str	r3, [r7, #12]
}
 800f144:	bf00      	nop
 800f146:	e7fe      	b.n	800f146 <xQueueCreateCountingSemaphore+0x42>

		xHandle = xQueueGenericCreate( uxMaxCount, queueSEMAPHORE_QUEUE_ITEM_LENGTH, queueQUEUE_TYPE_COUNTING_SEMAPHORE );
 800f148:	2202      	movs	r2, #2
 800f14a:	2100      	movs	r1, #0
 800f14c:	6878      	ldr	r0, [r7, #4]
 800f14e:	f7ff ff45 	bl	800efdc <xQueueGenericCreate>
 800f152:	6178      	str	r0, [r7, #20]

		if( xHandle != NULL )
 800f154:	697b      	ldr	r3, [r7, #20]
 800f156:	2b00      	cmp	r3, #0
 800f158:	d002      	beq.n	800f160 <xQueueCreateCountingSemaphore+0x5c>
		{
			( ( Queue_t * ) xHandle )->uxMessagesWaiting = uxInitialCount;
 800f15a:	697b      	ldr	r3, [r7, #20]
 800f15c:	683a      	ldr	r2, [r7, #0]
 800f15e:	639a      	str	r2, [r3, #56]	; 0x38
		else
		{
			traceCREATE_COUNTING_SEMAPHORE_FAILED();
		}

		return xHandle;
 800f160:	697b      	ldr	r3, [r7, #20]
	}
 800f162:	4618      	mov	r0, r3
 800f164:	3718      	adds	r7, #24
 800f166:	46bd      	mov	sp, r7
 800f168:	bd80      	pop	{r7, pc}
	...

0800f16c <xQueueGenericSend>:

#endif /* ( ( configUSE_COUNTING_SEMAPHORES == 1 ) && ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) ) */
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericSend( QueueHandle_t xQueue, const void * const pvItemToQueue, TickType_t xTicksToWait, const BaseType_t xCopyPosition )
{
 800f16c:	b580      	push	{r7, lr}
 800f16e:	b08e      	sub	sp, #56	; 0x38
 800f170:	af00      	add	r7, sp, #0
 800f172:	60f8      	str	r0, [r7, #12]
 800f174:	60b9      	str	r1, [r7, #8]
 800f176:	607a      	str	r2, [r7, #4]
 800f178:	603b      	str	r3, [r7, #0]
BaseType_t xEntryTimeSet = pdFALSE, xYieldRequired;
 800f17a:	2300      	movs	r3, #0
 800f17c:	637b      	str	r3, [r7, #52]	; 0x34
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 800f17e:	68fb      	ldr	r3, [r7, #12]
 800f180:	633b      	str	r3, [r7, #48]	; 0x30

	configASSERT( pxQueue );
 800f182:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800f184:	2b00      	cmp	r3, #0
 800f186:	d10a      	bne.n	800f19e <xQueueGenericSend+0x32>
	__asm volatile
 800f188:	f04f 0350 	mov.w	r3, #80	; 0x50
 800f18c:	f383 8811 	msr	BASEPRI, r3
 800f190:	f3bf 8f6f 	isb	sy
 800f194:	f3bf 8f4f 	dsb	sy
 800f198:	62bb      	str	r3, [r7, #40]	; 0x28
}
 800f19a:	bf00      	nop
 800f19c:	e7fe      	b.n	800f19c <xQueueGenericSend+0x30>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 800f19e:	68bb      	ldr	r3, [r7, #8]
 800f1a0:	2b00      	cmp	r3, #0
 800f1a2:	d103      	bne.n	800f1ac <xQueueGenericSend+0x40>
 800f1a4:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800f1a6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800f1a8:	2b00      	cmp	r3, #0
 800f1aa:	d101      	bne.n	800f1b0 <xQueueGenericSend+0x44>
 800f1ac:	2301      	movs	r3, #1
 800f1ae:	e000      	b.n	800f1b2 <xQueueGenericSend+0x46>
 800f1b0:	2300      	movs	r3, #0
 800f1b2:	2b00      	cmp	r3, #0
 800f1b4:	d10a      	bne.n	800f1cc <xQueueGenericSend+0x60>
	__asm volatile
 800f1b6:	f04f 0350 	mov.w	r3, #80	; 0x50
 800f1ba:	f383 8811 	msr	BASEPRI, r3
 800f1be:	f3bf 8f6f 	isb	sy
 800f1c2:	f3bf 8f4f 	dsb	sy
 800f1c6:	627b      	str	r3, [r7, #36]	; 0x24
}
 800f1c8:	bf00      	nop
 800f1ca:	e7fe      	b.n	800f1ca <xQueueGenericSend+0x5e>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 800f1cc:	683b      	ldr	r3, [r7, #0]
 800f1ce:	2b02      	cmp	r3, #2
 800f1d0:	d103      	bne.n	800f1da <xQueueGenericSend+0x6e>
 800f1d2:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800f1d4:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800f1d6:	2b01      	cmp	r3, #1
 800f1d8:	d101      	bne.n	800f1de <xQueueGenericSend+0x72>
 800f1da:	2301      	movs	r3, #1
 800f1dc:	e000      	b.n	800f1e0 <xQueueGenericSend+0x74>
 800f1de:	2300      	movs	r3, #0
 800f1e0:	2b00      	cmp	r3, #0
 800f1e2:	d10a      	bne.n	800f1fa <xQueueGenericSend+0x8e>
	__asm volatile
 800f1e4:	f04f 0350 	mov.w	r3, #80	; 0x50
 800f1e8:	f383 8811 	msr	BASEPRI, r3
 800f1ec:	f3bf 8f6f 	isb	sy
 800f1f0:	f3bf 8f4f 	dsb	sy
 800f1f4:	623b      	str	r3, [r7, #32]
}
 800f1f6:	bf00      	nop
 800f1f8:	e7fe      	b.n	800f1f8 <xQueueGenericSend+0x8c>
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 800f1fa:	f001 fab5 	bl	8010768 <xTaskGetSchedulerState>
 800f1fe:	4603      	mov	r3, r0
 800f200:	2b00      	cmp	r3, #0
 800f202:	d102      	bne.n	800f20a <xQueueGenericSend+0x9e>
 800f204:	687b      	ldr	r3, [r7, #4]
 800f206:	2b00      	cmp	r3, #0
 800f208:	d101      	bne.n	800f20e <xQueueGenericSend+0xa2>
 800f20a:	2301      	movs	r3, #1
 800f20c:	e000      	b.n	800f210 <xQueueGenericSend+0xa4>
 800f20e:	2300      	movs	r3, #0
 800f210:	2b00      	cmp	r3, #0
 800f212:	d10a      	bne.n	800f22a <xQueueGenericSend+0xbe>
	__asm volatile
 800f214:	f04f 0350 	mov.w	r3, #80	; 0x50
 800f218:	f383 8811 	msr	BASEPRI, r3
 800f21c:	f3bf 8f6f 	isb	sy
 800f220:	f3bf 8f4f 	dsb	sy
 800f224:	61fb      	str	r3, [r7, #28]
}
 800f226:	bf00      	nop
 800f228:	e7fe      	b.n	800f228 <xQueueGenericSend+0xbc>
	/*lint -save -e904 This function relaxes the coding standard somewhat to
	allow return statements within the function itself.  This is done in the
	interest of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 800f22a:	f001 fffb 	bl	8011224 <vPortEnterCritical>
		{
			/* Is there room on the queue now?  The running task must be the
			highest priority task wanting to access the queue.  If the head item
			in the queue is to be overwritten then it does not matter if the
			queue is full. */
			if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 800f22e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800f230:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 800f232:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800f234:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800f236:	429a      	cmp	r2, r3
 800f238:	d302      	bcc.n	800f240 <xQueueGenericSend+0xd4>
 800f23a:	683b      	ldr	r3, [r7, #0]
 800f23c:	2b02      	cmp	r3, #2
 800f23e:	d129      	bne.n	800f294 <xQueueGenericSend+0x128>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					xYieldRequired = prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 800f240:	683a      	ldr	r2, [r7, #0]
 800f242:	68b9      	ldr	r1, [r7, #8]
 800f244:	6b38      	ldr	r0, [r7, #48]	; 0x30
 800f246:	f000 faae 	bl	800f7a6 <prvCopyDataToQueue>
 800f24a:	62f8      	str	r0, [r7, #44]	; 0x2c

					/* If there was a task waiting for data to arrive on the
					queue then unblock it now. */
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 800f24c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800f24e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800f250:	2b00      	cmp	r3, #0
 800f252:	d010      	beq.n	800f276 <xQueueGenericSend+0x10a>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 800f254:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800f256:	3324      	adds	r3, #36	; 0x24
 800f258:	4618      	mov	r0, r3
 800f25a:	f001 f8c3 	bl	80103e4 <xTaskRemoveFromEventList>
 800f25e:	4603      	mov	r3, r0
 800f260:	2b00      	cmp	r3, #0
 800f262:	d013      	beq.n	800f28c <xQueueGenericSend+0x120>
						{
							/* The unblocked task has a priority higher than
							our own so yield immediately.  Yes it is ok to do
							this from within the critical section - the kernel
							takes care of that. */
							queueYIELD_IF_USING_PREEMPTION();
 800f264:	4b3f      	ldr	r3, [pc, #252]	; (800f364 <xQueueGenericSend+0x1f8>)
 800f266:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800f26a:	601a      	str	r2, [r3, #0]
 800f26c:	f3bf 8f4f 	dsb	sy
 800f270:	f3bf 8f6f 	isb	sy
 800f274:	e00a      	b.n	800f28c <xQueueGenericSend+0x120>
						else
						{
							mtCOVERAGE_TEST_MARKER();
						}
					}
					else if( xYieldRequired != pdFALSE )
 800f276:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800f278:	2b00      	cmp	r3, #0
 800f27a:	d007      	beq.n	800f28c <xQueueGenericSend+0x120>
					{
						/* This path is a special case that will only get
						executed if the task was holding multiple mutexes and
						the mutexes were given back in an order that is
						different to that in which they were taken. */
						queueYIELD_IF_USING_PREEMPTION();
 800f27c:	4b39      	ldr	r3, [pc, #228]	; (800f364 <xQueueGenericSend+0x1f8>)
 800f27e:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800f282:	601a      	str	r2, [r3, #0]
 800f284:	f3bf 8f4f 	dsb	sy
 800f288:	f3bf 8f6f 	isb	sy
						mtCOVERAGE_TEST_MARKER();
					}
				}
				#endif /* configUSE_QUEUE_SETS */

				taskEXIT_CRITICAL();
 800f28c:	f001 fffa 	bl	8011284 <vPortExitCritical>
				return pdPASS;
 800f290:	2301      	movs	r3, #1
 800f292:	e063      	b.n	800f35c <xQueueGenericSend+0x1f0>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 800f294:	687b      	ldr	r3, [r7, #4]
 800f296:	2b00      	cmp	r3, #0
 800f298:	d103      	bne.n	800f2a2 <xQueueGenericSend+0x136>
				{
					/* The queue was full and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
 800f29a:	f001 fff3 	bl	8011284 <vPortExitCritical>

					/* Return to the original privilege level before exiting
					the function. */
					traceQUEUE_SEND_FAILED( pxQueue );
					return errQUEUE_FULL;
 800f29e:	2300      	movs	r3, #0
 800f2a0:	e05c      	b.n	800f35c <xQueueGenericSend+0x1f0>
				}
				else if( xEntryTimeSet == pdFALSE )
 800f2a2:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800f2a4:	2b00      	cmp	r3, #0
 800f2a6:	d106      	bne.n	800f2b6 <xQueueGenericSend+0x14a>
				{
					/* The queue was full and a block time was specified so
					configure the timeout structure. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 800f2a8:	f107 0314 	add.w	r3, r7, #20
 800f2ac:	4618      	mov	r0, r3
 800f2ae:	f001 f8fd 	bl	80104ac <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 800f2b2:	2301      	movs	r3, #1
 800f2b4:	637b      	str	r3, [r7, #52]	; 0x34
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 800f2b6:	f001 ffe5 	bl	8011284 <vPortExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
 800f2ba:	f000 fe69 	bl	800ff90 <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 800f2be:	f001 ffb1 	bl	8011224 <vPortEnterCritical>
 800f2c2:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800f2c4:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 800f2c8:	b25b      	sxtb	r3, r3
 800f2ca:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 800f2ce:	d103      	bne.n	800f2d8 <xQueueGenericSend+0x16c>
 800f2d0:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800f2d2:	2200      	movs	r2, #0
 800f2d4:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 800f2d8:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800f2da:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 800f2de:	b25b      	sxtb	r3, r3
 800f2e0:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 800f2e4:	d103      	bne.n	800f2ee <xQueueGenericSend+0x182>
 800f2e6:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800f2e8:	2200      	movs	r2, #0
 800f2ea:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 800f2ee:	f001 ffc9 	bl	8011284 <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 800f2f2:	1d3a      	adds	r2, r7, #4
 800f2f4:	f107 0314 	add.w	r3, r7, #20
 800f2f8:	4611      	mov	r1, r2
 800f2fa:	4618      	mov	r0, r3
 800f2fc:	f001 f8ec 	bl	80104d8 <xTaskCheckForTimeOut>
 800f300:	4603      	mov	r3, r0
 800f302:	2b00      	cmp	r3, #0
 800f304:	d124      	bne.n	800f350 <xQueueGenericSend+0x1e4>
		{
			if( prvIsQueueFull( pxQueue ) != pdFALSE )
 800f306:	6b38      	ldr	r0, [r7, #48]	; 0x30
 800f308:	f000 fb45 	bl	800f996 <prvIsQueueFull>
 800f30c:	4603      	mov	r3, r0
 800f30e:	2b00      	cmp	r3, #0
 800f310:	d018      	beq.n	800f344 <xQueueGenericSend+0x1d8>
			{
				traceBLOCKING_ON_QUEUE_SEND( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToSend ), xTicksToWait );
 800f312:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800f314:	3310      	adds	r3, #16
 800f316:	687a      	ldr	r2, [r7, #4]
 800f318:	4611      	mov	r1, r2
 800f31a:	4618      	mov	r0, r3
 800f31c:	f001 f812 	bl	8010344 <vTaskPlaceOnEventList>
				/* Unlocking the queue means queue events can effect the
				event list.  It is possible that interrupts occurring now
				remove this task from the event list again - but as the
				scheduler is suspended the task will go onto the pending
				ready last instead of the actual ready list. */
				prvUnlockQueue( pxQueue );
 800f320:	6b38      	ldr	r0, [r7, #48]	; 0x30
 800f322:	f000 fad0 	bl	800f8c6 <prvUnlockQueue>
				/* Resuming the scheduler will move tasks from the pending
				ready list into the ready list - so it is feasible that this
				task is already in a ready list before it yields - in which
				case the yield will not cause a context switch unless there
				is also a higher priority task in the pending ready list. */
				if( xTaskResumeAll() == pdFALSE )
 800f326:	f000 fe41 	bl	800ffac <xTaskResumeAll>
 800f32a:	4603      	mov	r3, r0
 800f32c:	2b00      	cmp	r3, #0
 800f32e:	f47f af7c 	bne.w	800f22a <xQueueGenericSend+0xbe>
				{
					portYIELD_WITHIN_API();
 800f332:	4b0c      	ldr	r3, [pc, #48]	; (800f364 <xQueueGenericSend+0x1f8>)
 800f334:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800f338:	601a      	str	r2, [r3, #0]
 800f33a:	f3bf 8f4f 	dsb	sy
 800f33e:	f3bf 8f6f 	isb	sy
 800f342:	e772      	b.n	800f22a <xQueueGenericSend+0xbe>
				}
			}
			else
			{
				/* Try again. */
				prvUnlockQueue( pxQueue );
 800f344:	6b38      	ldr	r0, [r7, #48]	; 0x30
 800f346:	f000 fabe 	bl	800f8c6 <prvUnlockQueue>
				( void ) xTaskResumeAll();
 800f34a:	f000 fe2f 	bl	800ffac <xTaskResumeAll>
 800f34e:	e76c      	b.n	800f22a <xQueueGenericSend+0xbe>
			}
		}
		else
		{
			/* The timeout has expired. */
			prvUnlockQueue( pxQueue );
 800f350:	6b38      	ldr	r0, [r7, #48]	; 0x30
 800f352:	f000 fab8 	bl	800f8c6 <prvUnlockQueue>
			( void ) xTaskResumeAll();
 800f356:	f000 fe29 	bl	800ffac <xTaskResumeAll>

			traceQUEUE_SEND_FAILED( pxQueue );
			return errQUEUE_FULL;
 800f35a:	2300      	movs	r3, #0
		}
	} /*lint -restore */
}
 800f35c:	4618      	mov	r0, r3
 800f35e:	3738      	adds	r7, #56	; 0x38
 800f360:	46bd      	mov	sp, r7
 800f362:	bd80      	pop	{r7, pc}
 800f364:	e000ed04 	.word	0xe000ed04

0800f368 <xQueueGenericSendFromISR>:
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericSendFromISR( QueueHandle_t xQueue, const void * const pvItemToQueue, BaseType_t * const pxHigherPriorityTaskWoken, const BaseType_t xCopyPosition )
{
 800f368:	b580      	push	{r7, lr}
 800f36a:	b090      	sub	sp, #64	; 0x40
 800f36c:	af00      	add	r7, sp, #0
 800f36e:	60f8      	str	r0, [r7, #12]
 800f370:	60b9      	str	r1, [r7, #8]
 800f372:	607a      	str	r2, [r7, #4]
 800f374:	603b      	str	r3, [r7, #0]
BaseType_t xReturn;
UBaseType_t uxSavedInterruptStatus;
Queue_t * const pxQueue = xQueue;
 800f376:	68fb      	ldr	r3, [r7, #12]
 800f378:	63bb      	str	r3, [r7, #56]	; 0x38

	configASSERT( pxQueue );
 800f37a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800f37c:	2b00      	cmp	r3, #0
 800f37e:	d10a      	bne.n	800f396 <xQueueGenericSendFromISR+0x2e>
	__asm volatile
 800f380:	f04f 0350 	mov.w	r3, #80	; 0x50
 800f384:	f383 8811 	msr	BASEPRI, r3
 800f388:	f3bf 8f6f 	isb	sy
 800f38c:	f3bf 8f4f 	dsb	sy
 800f390:	62bb      	str	r3, [r7, #40]	; 0x28
}
 800f392:	bf00      	nop
 800f394:	e7fe      	b.n	800f394 <xQueueGenericSendFromISR+0x2c>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 800f396:	68bb      	ldr	r3, [r7, #8]
 800f398:	2b00      	cmp	r3, #0
 800f39a:	d103      	bne.n	800f3a4 <xQueueGenericSendFromISR+0x3c>
 800f39c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800f39e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800f3a0:	2b00      	cmp	r3, #0
 800f3a2:	d101      	bne.n	800f3a8 <xQueueGenericSendFromISR+0x40>
 800f3a4:	2301      	movs	r3, #1
 800f3a6:	e000      	b.n	800f3aa <xQueueGenericSendFromISR+0x42>
 800f3a8:	2300      	movs	r3, #0
 800f3aa:	2b00      	cmp	r3, #0
 800f3ac:	d10a      	bne.n	800f3c4 <xQueueGenericSendFromISR+0x5c>
	__asm volatile
 800f3ae:	f04f 0350 	mov.w	r3, #80	; 0x50
 800f3b2:	f383 8811 	msr	BASEPRI, r3
 800f3b6:	f3bf 8f6f 	isb	sy
 800f3ba:	f3bf 8f4f 	dsb	sy
 800f3be:	627b      	str	r3, [r7, #36]	; 0x24
}
 800f3c0:	bf00      	nop
 800f3c2:	e7fe      	b.n	800f3c2 <xQueueGenericSendFromISR+0x5a>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 800f3c4:	683b      	ldr	r3, [r7, #0]
 800f3c6:	2b02      	cmp	r3, #2
 800f3c8:	d103      	bne.n	800f3d2 <xQueueGenericSendFromISR+0x6a>
 800f3ca:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800f3cc:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800f3ce:	2b01      	cmp	r3, #1
 800f3d0:	d101      	bne.n	800f3d6 <xQueueGenericSendFromISR+0x6e>
 800f3d2:	2301      	movs	r3, #1
 800f3d4:	e000      	b.n	800f3d8 <xQueueGenericSendFromISR+0x70>
 800f3d6:	2300      	movs	r3, #0
 800f3d8:	2b00      	cmp	r3, #0
 800f3da:	d10a      	bne.n	800f3f2 <xQueueGenericSendFromISR+0x8a>
	__asm volatile
 800f3dc:	f04f 0350 	mov.w	r3, #80	; 0x50
 800f3e0:	f383 8811 	msr	BASEPRI, r3
 800f3e4:	f3bf 8f6f 	isb	sy
 800f3e8:	f3bf 8f4f 	dsb	sy
 800f3ec:	623b      	str	r3, [r7, #32]
}
 800f3ee:	bf00      	nop
 800f3f0:	e7fe      	b.n	800f3f0 <xQueueGenericSendFromISR+0x88>
	that have been assigned a priority at or (logically) below the maximum
	system call	interrupt priority.  FreeRTOS maintains a separate interrupt
	safe API to ensure interrupt entry is as fast and as simple as possible.
	More information (albeit Cortex-M specific) is provided on the following
	link: http://www.freertos.org/RTOS-Cortex-M3-M4.html */
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 800f3f2:	f001 fff9 	bl	80113e8 <vPortValidateInterruptPriority>

portFORCE_INLINE static uint32_t ulPortRaiseBASEPRI( void )
{
uint32_t ulOriginalBASEPRI, ulNewBASEPRI;

	__asm volatile
 800f3f6:	f3ef 8211 	mrs	r2, BASEPRI
 800f3fa:	f04f 0350 	mov.w	r3, #80	; 0x50
 800f3fe:	f383 8811 	msr	BASEPRI, r3
 800f402:	f3bf 8f6f 	isb	sy
 800f406:	f3bf 8f4f 	dsb	sy
 800f40a:	61fa      	str	r2, [r7, #28]
 800f40c:	61bb      	str	r3, [r7, #24]
		:"=r" (ulOriginalBASEPRI), "=r" (ulNewBASEPRI) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
	);

	/* This return will not be reached but is necessary to prevent compiler
	warnings. */
	return ulOriginalBASEPRI;
 800f40e:	69fb      	ldr	r3, [r7, #28]
	/* Similar to xQueueGenericSend, except without blocking if there is no room
	in the queue.  Also don't directly wake a task that was blocked on a queue
	read, instead return a flag to say whether a context switch is required or
	not (i.e. has a task with a higher priority than us been woken by this
	post). */
	uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
 800f410:	637b      	str	r3, [r7, #52]	; 0x34
	{
		if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 800f412:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800f414:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 800f416:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800f418:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800f41a:	429a      	cmp	r2, r3
 800f41c:	d302      	bcc.n	800f424 <xQueueGenericSendFromISR+0xbc>
 800f41e:	683b      	ldr	r3, [r7, #0]
 800f420:	2b02      	cmp	r3, #2
 800f422:	d12f      	bne.n	800f484 <xQueueGenericSendFromISR+0x11c>
		{
			const int8_t cTxLock = pxQueue->cTxLock;
 800f424:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800f426:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 800f42a:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
			const UBaseType_t uxPreviousMessagesWaiting = pxQueue->uxMessagesWaiting;
 800f42e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800f430:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800f432:	62fb      	str	r3, [r7, #44]	; 0x2c
			/* Semaphores use xQueueGiveFromISR(), so pxQueue will not be a
			semaphore or mutex.  That means prvCopyDataToQueue() cannot result
			in a task disinheriting a priority and prvCopyDataToQueue() can be
			called here even though the disinherit function does not check if
			the scheduler is suspended before accessing the ready lists. */
			( void ) prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 800f434:	683a      	ldr	r2, [r7, #0]
 800f436:	68b9      	ldr	r1, [r7, #8]
 800f438:	6bb8      	ldr	r0, [r7, #56]	; 0x38
 800f43a:	f000 f9b4 	bl	800f7a6 <prvCopyDataToQueue>

			/* The event list is not altered if the queue is locked.  This will
			be done when the queue is unlocked later. */
			if( cTxLock == queueUNLOCKED )
 800f43e:	f997 3033 	ldrsb.w	r3, [r7, #51]	; 0x33
 800f442:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 800f446:	d112      	bne.n	800f46e <xQueueGenericSendFromISR+0x106>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 800f448:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800f44a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800f44c:	2b00      	cmp	r3, #0
 800f44e:	d016      	beq.n	800f47e <xQueueGenericSendFromISR+0x116>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 800f450:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800f452:	3324      	adds	r3, #36	; 0x24
 800f454:	4618      	mov	r0, r3
 800f456:	f000 ffc5 	bl	80103e4 <xTaskRemoveFromEventList>
 800f45a:	4603      	mov	r3, r0
 800f45c:	2b00      	cmp	r3, #0
 800f45e:	d00e      	beq.n	800f47e <xQueueGenericSendFromISR+0x116>
						{
							/* The task waiting has a higher priority so record that a
							context	switch is required. */
							if( pxHigherPriorityTaskWoken != NULL )
 800f460:	687b      	ldr	r3, [r7, #4]
 800f462:	2b00      	cmp	r3, #0
 800f464:	d00b      	beq.n	800f47e <xQueueGenericSendFromISR+0x116>
							{
								*pxHigherPriorityTaskWoken = pdTRUE;
 800f466:	687b      	ldr	r3, [r7, #4]
 800f468:	2201      	movs	r2, #1
 800f46a:	601a      	str	r2, [r3, #0]
 800f46c:	e007      	b.n	800f47e <xQueueGenericSendFromISR+0x116>
			}
			else
			{
				/* Increment the lock count so the task that unlocks the queue
				knows that data was posted while it was locked. */
				pxQueue->cTxLock = ( int8_t ) ( cTxLock + 1 );
 800f46e:	f897 3033 	ldrb.w	r3, [r7, #51]	; 0x33
 800f472:	3301      	adds	r3, #1
 800f474:	b2db      	uxtb	r3, r3
 800f476:	b25a      	sxtb	r2, r3
 800f478:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800f47a:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
			}

			xReturn = pdPASS;
 800f47e:	2301      	movs	r3, #1
 800f480:	63fb      	str	r3, [r7, #60]	; 0x3c
		{
 800f482:	e001      	b.n	800f488 <xQueueGenericSendFromISR+0x120>
		}
		else
		{
			traceQUEUE_SEND_FROM_ISR_FAILED( pxQueue );
			xReturn = errQUEUE_FULL;
 800f484:	2300      	movs	r3, #0
 800f486:	63fb      	str	r3, [r7, #60]	; 0x3c
 800f488:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800f48a:	617b      	str	r3, [r7, #20]
}
/*-----------------------------------------------------------*/

portFORCE_INLINE static void vPortSetBASEPRI( uint32_t ulNewMaskValue )
{
	__asm volatile
 800f48c:	697b      	ldr	r3, [r7, #20]
 800f48e:	f383 8811 	msr	BASEPRI, r3
	(
		"	msr basepri, %0	" :: "r" ( ulNewMaskValue ) : "memory"
	);
}
 800f492:	bf00      	nop
		}
	}
	portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

	return xReturn;
 800f494:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
}
 800f496:	4618      	mov	r0, r3
 800f498:	3740      	adds	r7, #64	; 0x40
 800f49a:	46bd      	mov	sp, r7
 800f49c:	bd80      	pop	{r7, pc}
	...

0800f4a0 <xQueueReceive>:
	return xReturn;
}
/*-----------------------------------------------------------*/

BaseType_t xQueueReceive( QueueHandle_t xQueue, void * const pvBuffer, TickType_t xTicksToWait )
{
 800f4a0:	b580      	push	{r7, lr}
 800f4a2:	b08c      	sub	sp, #48	; 0x30
 800f4a4:	af00      	add	r7, sp, #0
 800f4a6:	60f8      	str	r0, [r7, #12]
 800f4a8:	60b9      	str	r1, [r7, #8]
 800f4aa:	607a      	str	r2, [r7, #4]
BaseType_t xEntryTimeSet = pdFALSE;
 800f4ac:	2300      	movs	r3, #0
 800f4ae:	62fb      	str	r3, [r7, #44]	; 0x2c
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 800f4b0:	68fb      	ldr	r3, [r7, #12]
 800f4b2:	62bb      	str	r3, [r7, #40]	; 0x28

	/* Check the pointer is not NULL. */
	configASSERT( ( pxQueue ) );
 800f4b4:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800f4b6:	2b00      	cmp	r3, #0
 800f4b8:	d10a      	bne.n	800f4d0 <xQueueReceive+0x30>
	__asm volatile
 800f4ba:	f04f 0350 	mov.w	r3, #80	; 0x50
 800f4be:	f383 8811 	msr	BASEPRI, r3
 800f4c2:	f3bf 8f6f 	isb	sy
 800f4c6:	f3bf 8f4f 	dsb	sy
 800f4ca:	623b      	str	r3, [r7, #32]
}
 800f4cc:	bf00      	nop
 800f4ce:	e7fe      	b.n	800f4ce <xQueueReceive+0x2e>

	/* The buffer into which data is received can only be NULL if the data size
	is zero (so no data is copied into the buffer. */
	configASSERT( !( ( ( pvBuffer ) == NULL ) && ( ( pxQueue )->uxItemSize != ( UBaseType_t ) 0U ) ) );
 800f4d0:	68bb      	ldr	r3, [r7, #8]
 800f4d2:	2b00      	cmp	r3, #0
 800f4d4:	d103      	bne.n	800f4de <xQueueReceive+0x3e>
 800f4d6:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800f4d8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800f4da:	2b00      	cmp	r3, #0
 800f4dc:	d101      	bne.n	800f4e2 <xQueueReceive+0x42>
 800f4de:	2301      	movs	r3, #1
 800f4e0:	e000      	b.n	800f4e4 <xQueueReceive+0x44>
 800f4e2:	2300      	movs	r3, #0
 800f4e4:	2b00      	cmp	r3, #0
 800f4e6:	d10a      	bne.n	800f4fe <xQueueReceive+0x5e>
	__asm volatile
 800f4e8:	f04f 0350 	mov.w	r3, #80	; 0x50
 800f4ec:	f383 8811 	msr	BASEPRI, r3
 800f4f0:	f3bf 8f6f 	isb	sy
 800f4f4:	f3bf 8f4f 	dsb	sy
 800f4f8:	61fb      	str	r3, [r7, #28]
}
 800f4fa:	bf00      	nop
 800f4fc:	e7fe      	b.n	800f4fc <xQueueReceive+0x5c>

	/* Cannot block if the scheduler is suspended. */
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 800f4fe:	f001 f933 	bl	8010768 <xTaskGetSchedulerState>
 800f502:	4603      	mov	r3, r0
 800f504:	2b00      	cmp	r3, #0
 800f506:	d102      	bne.n	800f50e <xQueueReceive+0x6e>
 800f508:	687b      	ldr	r3, [r7, #4]
 800f50a:	2b00      	cmp	r3, #0
 800f50c:	d101      	bne.n	800f512 <xQueueReceive+0x72>
 800f50e:	2301      	movs	r3, #1
 800f510:	e000      	b.n	800f514 <xQueueReceive+0x74>
 800f512:	2300      	movs	r3, #0
 800f514:	2b00      	cmp	r3, #0
 800f516:	d10a      	bne.n	800f52e <xQueueReceive+0x8e>
	__asm volatile
 800f518:	f04f 0350 	mov.w	r3, #80	; 0x50
 800f51c:	f383 8811 	msr	BASEPRI, r3
 800f520:	f3bf 8f6f 	isb	sy
 800f524:	f3bf 8f4f 	dsb	sy
 800f528:	61bb      	str	r3, [r7, #24]
}
 800f52a:	bf00      	nop
 800f52c:	e7fe      	b.n	800f52c <xQueueReceive+0x8c>
	/*lint -save -e904  This function relaxes the coding standard somewhat to
	allow return statements within the function itself.  This is done in the
	interest of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 800f52e:	f001 fe79 	bl	8011224 <vPortEnterCritical>
		{
			const UBaseType_t uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 800f532:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800f534:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800f536:	627b      	str	r3, [r7, #36]	; 0x24

			/* Is there data in the queue now?  To be running the calling task
			must be the highest priority task wanting to access the queue. */
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 800f538:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800f53a:	2b00      	cmp	r3, #0
 800f53c:	d01f      	beq.n	800f57e <xQueueReceive+0xde>
			{
				/* Data available, remove one item. */
				prvCopyDataFromQueue( pxQueue, pvBuffer );
 800f53e:	68b9      	ldr	r1, [r7, #8]
 800f540:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 800f542:	f000 f99a 	bl	800f87a <prvCopyDataFromQueue>
				traceQUEUE_RECEIVE( pxQueue );
				pxQueue->uxMessagesWaiting = uxMessagesWaiting - ( UBaseType_t ) 1;
 800f546:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800f548:	1e5a      	subs	r2, r3, #1
 800f54a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800f54c:	639a      	str	r2, [r3, #56]	; 0x38

				/* There is now space in the queue, were any tasks waiting to
				post to the queue?  If so, unblock the highest priority waiting
				task. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 800f54e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800f550:	691b      	ldr	r3, [r3, #16]
 800f552:	2b00      	cmp	r3, #0
 800f554:	d00f      	beq.n	800f576 <xQueueReceive+0xd6>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 800f556:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800f558:	3310      	adds	r3, #16
 800f55a:	4618      	mov	r0, r3
 800f55c:	f000 ff42 	bl	80103e4 <xTaskRemoveFromEventList>
 800f560:	4603      	mov	r3, r0
 800f562:	2b00      	cmp	r3, #0
 800f564:	d007      	beq.n	800f576 <xQueueReceive+0xd6>
					{
						queueYIELD_IF_USING_PREEMPTION();
 800f566:	4b3d      	ldr	r3, [pc, #244]	; (800f65c <xQueueReceive+0x1bc>)
 800f568:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800f56c:	601a      	str	r2, [r3, #0]
 800f56e:	f3bf 8f4f 	dsb	sy
 800f572:	f3bf 8f6f 	isb	sy
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				taskEXIT_CRITICAL();
 800f576:	f001 fe85 	bl	8011284 <vPortExitCritical>
				return pdPASS;
 800f57a:	2301      	movs	r3, #1
 800f57c:	e069      	b.n	800f652 <xQueueReceive+0x1b2>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 800f57e:	687b      	ldr	r3, [r7, #4]
 800f580:	2b00      	cmp	r3, #0
 800f582:	d103      	bne.n	800f58c <xQueueReceive+0xec>
				{
					/* The queue was empty and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
 800f584:	f001 fe7e 	bl	8011284 <vPortExitCritical>
					traceQUEUE_RECEIVE_FAILED( pxQueue );
					return errQUEUE_EMPTY;
 800f588:	2300      	movs	r3, #0
 800f58a:	e062      	b.n	800f652 <xQueueReceive+0x1b2>
				}
				else if( xEntryTimeSet == pdFALSE )
 800f58c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800f58e:	2b00      	cmp	r3, #0
 800f590:	d106      	bne.n	800f5a0 <xQueueReceive+0x100>
				{
					/* The queue was empty and a block time was specified so
					configure the timeout structure. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 800f592:	f107 0310 	add.w	r3, r7, #16
 800f596:	4618      	mov	r0, r3
 800f598:	f000 ff88 	bl	80104ac <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 800f59c:	2301      	movs	r3, #1
 800f59e:	62fb      	str	r3, [r7, #44]	; 0x2c
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 800f5a0:	f001 fe70 	bl	8011284 <vPortExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
 800f5a4:	f000 fcf4 	bl	800ff90 <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 800f5a8:	f001 fe3c 	bl	8011224 <vPortEnterCritical>
 800f5ac:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800f5ae:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 800f5b2:	b25b      	sxtb	r3, r3
 800f5b4:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 800f5b8:	d103      	bne.n	800f5c2 <xQueueReceive+0x122>
 800f5ba:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800f5bc:	2200      	movs	r2, #0
 800f5be:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 800f5c2:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800f5c4:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 800f5c8:	b25b      	sxtb	r3, r3
 800f5ca:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 800f5ce:	d103      	bne.n	800f5d8 <xQueueReceive+0x138>
 800f5d0:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800f5d2:	2200      	movs	r2, #0
 800f5d4:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 800f5d8:	f001 fe54 	bl	8011284 <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 800f5dc:	1d3a      	adds	r2, r7, #4
 800f5de:	f107 0310 	add.w	r3, r7, #16
 800f5e2:	4611      	mov	r1, r2
 800f5e4:	4618      	mov	r0, r3
 800f5e6:	f000 ff77 	bl	80104d8 <xTaskCheckForTimeOut>
 800f5ea:	4603      	mov	r3, r0
 800f5ec:	2b00      	cmp	r3, #0
 800f5ee:	d123      	bne.n	800f638 <xQueueReceive+0x198>
		{
			/* The timeout has not expired.  If the queue is still empty place
			the task on the list of tasks waiting to receive from the queue. */
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 800f5f0:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 800f5f2:	f000 f9ba 	bl	800f96a <prvIsQueueEmpty>
 800f5f6:	4603      	mov	r3, r0
 800f5f8:	2b00      	cmp	r3, #0
 800f5fa:	d017      	beq.n	800f62c <xQueueReceive+0x18c>
			{
				traceBLOCKING_ON_QUEUE_RECEIVE( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait );
 800f5fc:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800f5fe:	3324      	adds	r3, #36	; 0x24
 800f600:	687a      	ldr	r2, [r7, #4]
 800f602:	4611      	mov	r1, r2
 800f604:	4618      	mov	r0, r3
 800f606:	f000 fe9d 	bl	8010344 <vTaskPlaceOnEventList>
				prvUnlockQueue( pxQueue );
 800f60a:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 800f60c:	f000 f95b 	bl	800f8c6 <prvUnlockQueue>
				if( xTaskResumeAll() == pdFALSE )
 800f610:	f000 fccc 	bl	800ffac <xTaskResumeAll>
 800f614:	4603      	mov	r3, r0
 800f616:	2b00      	cmp	r3, #0
 800f618:	d189      	bne.n	800f52e <xQueueReceive+0x8e>
				{
					portYIELD_WITHIN_API();
 800f61a:	4b10      	ldr	r3, [pc, #64]	; (800f65c <xQueueReceive+0x1bc>)
 800f61c:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800f620:	601a      	str	r2, [r3, #0]
 800f622:	f3bf 8f4f 	dsb	sy
 800f626:	f3bf 8f6f 	isb	sy
 800f62a:	e780      	b.n	800f52e <xQueueReceive+0x8e>
			}
			else
			{
				/* The queue contains data again.  Loop back to try and read the
				data. */
				prvUnlockQueue( pxQueue );
 800f62c:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 800f62e:	f000 f94a 	bl	800f8c6 <prvUnlockQueue>
				( void ) xTaskResumeAll();
 800f632:	f000 fcbb 	bl	800ffac <xTaskResumeAll>
 800f636:	e77a      	b.n	800f52e <xQueueReceive+0x8e>
		}
		else
		{
			/* Timed out.  If there is no data in the queue exit, otherwise loop
			back and attempt to read the data. */
			prvUnlockQueue( pxQueue );
 800f638:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 800f63a:	f000 f944 	bl	800f8c6 <prvUnlockQueue>
			( void ) xTaskResumeAll();
 800f63e:	f000 fcb5 	bl	800ffac <xTaskResumeAll>

			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 800f642:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 800f644:	f000 f991 	bl	800f96a <prvIsQueueEmpty>
 800f648:	4603      	mov	r3, r0
 800f64a:	2b00      	cmp	r3, #0
 800f64c:	f43f af6f 	beq.w	800f52e <xQueueReceive+0x8e>
			{
				traceQUEUE_RECEIVE_FAILED( pxQueue );
				return errQUEUE_EMPTY;
 800f650:	2300      	movs	r3, #0
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	} /*lint -restore */
}
 800f652:	4618      	mov	r0, r3
 800f654:	3730      	adds	r7, #48	; 0x30
 800f656:	46bd      	mov	sp, r7
 800f658:	bd80      	pop	{r7, pc}
 800f65a:	bf00      	nop
 800f65c:	e000ed04 	.word	0xe000ed04

0800f660 <xQueueReceiveFromISR>:
	} /*lint -restore */
}
/*-----------------------------------------------------------*/

BaseType_t xQueueReceiveFromISR( QueueHandle_t xQueue, void * const pvBuffer, BaseType_t * const pxHigherPriorityTaskWoken )
{
 800f660:	b580      	push	{r7, lr}
 800f662:	b08e      	sub	sp, #56	; 0x38
 800f664:	af00      	add	r7, sp, #0
 800f666:	60f8      	str	r0, [r7, #12]
 800f668:	60b9      	str	r1, [r7, #8]
 800f66a:	607a      	str	r2, [r7, #4]
BaseType_t xReturn;
UBaseType_t uxSavedInterruptStatus;
Queue_t * const pxQueue = xQueue;
 800f66c:	68fb      	ldr	r3, [r7, #12]
 800f66e:	633b      	str	r3, [r7, #48]	; 0x30

	configASSERT( pxQueue );
 800f670:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800f672:	2b00      	cmp	r3, #0
 800f674:	d10a      	bne.n	800f68c <xQueueReceiveFromISR+0x2c>
	__asm volatile
 800f676:	f04f 0350 	mov.w	r3, #80	; 0x50
 800f67a:	f383 8811 	msr	BASEPRI, r3
 800f67e:	f3bf 8f6f 	isb	sy
 800f682:	f3bf 8f4f 	dsb	sy
 800f686:	623b      	str	r3, [r7, #32]
}
 800f688:	bf00      	nop
 800f68a:	e7fe      	b.n	800f68a <xQueueReceiveFromISR+0x2a>
	configASSERT( !( ( pvBuffer == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 800f68c:	68bb      	ldr	r3, [r7, #8]
 800f68e:	2b00      	cmp	r3, #0
 800f690:	d103      	bne.n	800f69a <xQueueReceiveFromISR+0x3a>
 800f692:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800f694:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800f696:	2b00      	cmp	r3, #0
 800f698:	d101      	bne.n	800f69e <xQueueReceiveFromISR+0x3e>
 800f69a:	2301      	movs	r3, #1
 800f69c:	e000      	b.n	800f6a0 <xQueueReceiveFromISR+0x40>
 800f69e:	2300      	movs	r3, #0
 800f6a0:	2b00      	cmp	r3, #0
 800f6a2:	d10a      	bne.n	800f6ba <xQueueReceiveFromISR+0x5a>
	__asm volatile
 800f6a4:	f04f 0350 	mov.w	r3, #80	; 0x50
 800f6a8:	f383 8811 	msr	BASEPRI, r3
 800f6ac:	f3bf 8f6f 	isb	sy
 800f6b0:	f3bf 8f4f 	dsb	sy
 800f6b4:	61fb      	str	r3, [r7, #28]
}
 800f6b6:	bf00      	nop
 800f6b8:	e7fe      	b.n	800f6b8 <xQueueReceiveFromISR+0x58>
	that have been assigned a priority at or (logically) below the maximum
	system call	interrupt priority.  FreeRTOS maintains a separate interrupt
	safe API to ensure interrupt entry is as fast and as simple as possible.
	More information (albeit Cortex-M specific) is provided on the following
	link: http://www.freertos.org/RTOS-Cortex-M3-M4.html */
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 800f6ba:	f001 fe95 	bl	80113e8 <vPortValidateInterruptPriority>
	__asm volatile
 800f6be:	f3ef 8211 	mrs	r2, BASEPRI
 800f6c2:	f04f 0350 	mov.w	r3, #80	; 0x50
 800f6c6:	f383 8811 	msr	BASEPRI, r3
 800f6ca:	f3bf 8f6f 	isb	sy
 800f6ce:	f3bf 8f4f 	dsb	sy
 800f6d2:	61ba      	str	r2, [r7, #24]
 800f6d4:	617b      	str	r3, [r7, #20]
	return ulOriginalBASEPRI;
 800f6d6:	69bb      	ldr	r3, [r7, #24]

	uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
 800f6d8:	62fb      	str	r3, [r7, #44]	; 0x2c
	{
		const UBaseType_t uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 800f6da:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800f6dc:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800f6de:	62bb      	str	r3, [r7, #40]	; 0x28

		/* Cannot block in an ISR, so check there is data available. */
		if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 800f6e0:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800f6e2:	2b00      	cmp	r3, #0
 800f6e4:	d02f      	beq.n	800f746 <xQueueReceiveFromISR+0xe6>
		{
			const int8_t cRxLock = pxQueue->cRxLock;
 800f6e6:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800f6e8:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 800f6ec:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27

			traceQUEUE_RECEIVE_FROM_ISR( pxQueue );

			prvCopyDataFromQueue( pxQueue, pvBuffer );
 800f6f0:	68b9      	ldr	r1, [r7, #8]
 800f6f2:	6b38      	ldr	r0, [r7, #48]	; 0x30
 800f6f4:	f000 f8c1 	bl	800f87a <prvCopyDataFromQueue>
			pxQueue->uxMessagesWaiting = uxMessagesWaiting - ( UBaseType_t ) 1;
 800f6f8:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800f6fa:	1e5a      	subs	r2, r3, #1
 800f6fc:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800f6fe:	639a      	str	r2, [r3, #56]	; 0x38

			/* If the queue is locked the event list will not be modified.
			Instead update the lock count so the task that unlocks the queue
			will know that an ISR has removed data while the queue was
			locked. */
			if( cRxLock == queueUNLOCKED )
 800f700:	f997 3027 	ldrsb.w	r3, [r7, #39]	; 0x27
 800f704:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 800f708:	d112      	bne.n	800f730 <xQueueReceiveFromISR+0xd0>
			{
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 800f70a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800f70c:	691b      	ldr	r3, [r3, #16]
 800f70e:	2b00      	cmp	r3, #0
 800f710:	d016      	beq.n	800f740 <xQueueReceiveFromISR+0xe0>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 800f712:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800f714:	3310      	adds	r3, #16
 800f716:	4618      	mov	r0, r3
 800f718:	f000 fe64 	bl	80103e4 <xTaskRemoveFromEventList>
 800f71c:	4603      	mov	r3, r0
 800f71e:	2b00      	cmp	r3, #0
 800f720:	d00e      	beq.n	800f740 <xQueueReceiveFromISR+0xe0>
					{
						/* The task waiting has a higher priority than us so
						force a context switch. */
						if( pxHigherPriorityTaskWoken != NULL )
 800f722:	687b      	ldr	r3, [r7, #4]
 800f724:	2b00      	cmp	r3, #0
 800f726:	d00b      	beq.n	800f740 <xQueueReceiveFromISR+0xe0>
						{
							*pxHigherPriorityTaskWoken = pdTRUE;
 800f728:	687b      	ldr	r3, [r7, #4]
 800f72a:	2201      	movs	r2, #1
 800f72c:	601a      	str	r2, [r3, #0]
 800f72e:	e007      	b.n	800f740 <xQueueReceiveFromISR+0xe0>
			}
			else
			{
				/* Increment the lock count so the task that unlocks the queue
				knows that data was removed while it was locked. */
				pxQueue->cRxLock = ( int8_t ) ( cRxLock + 1 );
 800f730:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 800f734:	3301      	adds	r3, #1
 800f736:	b2db      	uxtb	r3, r3
 800f738:	b25a      	sxtb	r2, r3
 800f73a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800f73c:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
			}

			xReturn = pdPASS;
 800f740:	2301      	movs	r3, #1
 800f742:	637b      	str	r3, [r7, #52]	; 0x34
 800f744:	e001      	b.n	800f74a <xQueueReceiveFromISR+0xea>
		}
		else
		{
			xReturn = pdFAIL;
 800f746:	2300      	movs	r3, #0
 800f748:	637b      	str	r3, [r7, #52]	; 0x34
 800f74a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800f74c:	613b      	str	r3, [r7, #16]
	__asm volatile
 800f74e:	693b      	ldr	r3, [r7, #16]
 800f750:	f383 8811 	msr	BASEPRI, r3
}
 800f754:	bf00      	nop
			traceQUEUE_RECEIVE_FROM_ISR_FAILED( pxQueue );
		}
	}
	portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

	return xReturn;
 800f756:	6b7b      	ldr	r3, [r7, #52]	; 0x34
}
 800f758:	4618      	mov	r0, r3
 800f75a:	3738      	adds	r7, #56	; 0x38
 800f75c:	46bd      	mov	sp, r7
 800f75e:	bd80      	pop	{r7, pc}

0800f760 <vQueueDelete>:
	return uxReturn;
} /*lint !e818 Pointer cannot be declared const as xQueue is a typedef not pointer. */
/*-----------------------------------------------------------*/

void vQueueDelete( QueueHandle_t xQueue )
{
 800f760:	b580      	push	{r7, lr}
 800f762:	b084      	sub	sp, #16
 800f764:	af00      	add	r7, sp, #0
 800f766:	6078      	str	r0, [r7, #4]
Queue_t * const pxQueue = xQueue;
 800f768:	687b      	ldr	r3, [r7, #4]
 800f76a:	60fb      	str	r3, [r7, #12]

	configASSERT( pxQueue );
 800f76c:	68fb      	ldr	r3, [r7, #12]
 800f76e:	2b00      	cmp	r3, #0
 800f770:	d10a      	bne.n	800f788 <vQueueDelete+0x28>
	__asm volatile
 800f772:	f04f 0350 	mov.w	r3, #80	; 0x50
 800f776:	f383 8811 	msr	BASEPRI, r3
 800f77a:	f3bf 8f6f 	isb	sy
 800f77e:	f3bf 8f4f 	dsb	sy
 800f782:	60bb      	str	r3, [r7, #8]
}
 800f784:	bf00      	nop
 800f786:	e7fe      	b.n	800f786 <vQueueDelete+0x26>
	traceQUEUE_DELETE( pxQueue );

	#if ( configQUEUE_REGISTRY_SIZE > 0 )
	{
		vQueueUnregisterQueue( pxQueue );
 800f788:	68f8      	ldr	r0, [r7, #12]
 800f78a:	f000 f947 	bl	800fa1c <vQueueUnregisterQueue>
	}
	#elif( ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) && ( configSUPPORT_STATIC_ALLOCATION == 1 ) )
	{
		/* The queue could have been allocated statically or dynamically, so
		check before attempting to free the memory. */
		if( pxQueue->ucStaticallyAllocated == ( uint8_t ) pdFALSE )
 800f78e:	68fb      	ldr	r3, [r7, #12]
 800f790:	f893 3046 	ldrb.w	r3, [r3, #70]	; 0x46
 800f794:	2b00      	cmp	r3, #0
 800f796:	d102      	bne.n	800f79e <vQueueDelete+0x3e>
		{
			vPortFree( pxQueue );
 800f798:	68f8      	ldr	r0, [r7, #12]
 800f79a:	f001 ff09 	bl	80115b0 <vPortFree>
		/* The queue must have been statically allocated, so is not going to be
		deleted.  Avoid compiler warnings about the unused parameter. */
		( void ) pxQueue;
	}
	#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
}
 800f79e:	bf00      	nop
 800f7a0:	3710      	adds	r7, #16
 800f7a2:	46bd      	mov	sp, r7
 800f7a4:	bd80      	pop	{r7, pc}

0800f7a6 <prvCopyDataToQueue>:

#endif /* configUSE_MUTEXES */
/*-----------------------------------------------------------*/

static BaseType_t prvCopyDataToQueue( Queue_t * const pxQueue, const void *pvItemToQueue, const BaseType_t xPosition )
{
 800f7a6:	b580      	push	{r7, lr}
 800f7a8:	b086      	sub	sp, #24
 800f7aa:	af00      	add	r7, sp, #0
 800f7ac:	60f8      	str	r0, [r7, #12]
 800f7ae:	60b9      	str	r1, [r7, #8]
 800f7b0:	607a      	str	r2, [r7, #4]
BaseType_t xReturn = pdFALSE;
 800f7b2:	2300      	movs	r3, #0
 800f7b4:	617b      	str	r3, [r7, #20]
UBaseType_t uxMessagesWaiting;

	/* This function is called from a critical section. */

	uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 800f7b6:	68fb      	ldr	r3, [r7, #12]
 800f7b8:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800f7ba:	613b      	str	r3, [r7, #16]

	if( pxQueue->uxItemSize == ( UBaseType_t ) 0 )
 800f7bc:	68fb      	ldr	r3, [r7, #12]
 800f7be:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800f7c0:	2b00      	cmp	r3, #0
 800f7c2:	d10d      	bne.n	800f7e0 <prvCopyDataToQueue+0x3a>
	{
		#if ( configUSE_MUTEXES == 1 )
		{
			if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 800f7c4:	68fb      	ldr	r3, [r7, #12]
 800f7c6:	681b      	ldr	r3, [r3, #0]
 800f7c8:	2b00      	cmp	r3, #0
 800f7ca:	d14d      	bne.n	800f868 <prvCopyDataToQueue+0xc2>
			{
				/* The mutex is no longer being held. */
				xReturn = xTaskPriorityDisinherit( pxQueue->u.xSemaphore.xMutexHolder );
 800f7cc:	68fb      	ldr	r3, [r7, #12]
 800f7ce:	689b      	ldr	r3, [r3, #8]
 800f7d0:	4618      	mov	r0, r3
 800f7d2:	f000 ffe7 	bl	80107a4 <xTaskPriorityDisinherit>
 800f7d6:	6178      	str	r0, [r7, #20]
				pxQueue->u.xSemaphore.xMutexHolder = NULL;
 800f7d8:	68fb      	ldr	r3, [r7, #12]
 800f7da:	2200      	movs	r2, #0
 800f7dc:	609a      	str	r2, [r3, #8]
 800f7de:	e043      	b.n	800f868 <prvCopyDataToQueue+0xc2>
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configUSE_MUTEXES */
	}
	else if( xPosition == queueSEND_TO_BACK )
 800f7e0:	687b      	ldr	r3, [r7, #4]
 800f7e2:	2b00      	cmp	r3, #0
 800f7e4:	d119      	bne.n	800f81a <prvCopyDataToQueue+0x74>
	{
		( void ) memcpy( ( void * ) pxQueue->pcWriteTo, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 !e9087 MISRA exception as the casts are only redundant for some ports, plus previous logic ensures a null pointer can only be passed to memcpy() if the copy size is 0.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes. */
 800f7e6:	68fb      	ldr	r3, [r7, #12]
 800f7e8:	6858      	ldr	r0, [r3, #4]
 800f7ea:	68fb      	ldr	r3, [r7, #12]
 800f7ec:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800f7ee:	461a      	mov	r2, r3
 800f7f0:	68b9      	ldr	r1, [r7, #8]
 800f7f2:	f002 fa83 	bl	8011cfc <memcpy>
		pxQueue->pcWriteTo += pxQueue->uxItemSize; /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 800f7f6:	68fb      	ldr	r3, [r7, #12]
 800f7f8:	685a      	ldr	r2, [r3, #4]
 800f7fa:	68fb      	ldr	r3, [r7, #12]
 800f7fc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800f7fe:	441a      	add	r2, r3
 800f800:	68fb      	ldr	r3, [r7, #12]
 800f802:	605a      	str	r2, [r3, #4]
		if( pxQueue->pcWriteTo >= pxQueue->u.xQueue.pcTail ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 800f804:	68fb      	ldr	r3, [r7, #12]
 800f806:	685a      	ldr	r2, [r3, #4]
 800f808:	68fb      	ldr	r3, [r7, #12]
 800f80a:	689b      	ldr	r3, [r3, #8]
 800f80c:	429a      	cmp	r2, r3
 800f80e:	d32b      	bcc.n	800f868 <prvCopyDataToQueue+0xc2>
		{
			pxQueue->pcWriteTo = pxQueue->pcHead;
 800f810:	68fb      	ldr	r3, [r7, #12]
 800f812:	681a      	ldr	r2, [r3, #0]
 800f814:	68fb      	ldr	r3, [r7, #12]
 800f816:	605a      	str	r2, [r3, #4]
 800f818:	e026      	b.n	800f868 <prvCopyDataToQueue+0xc2>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	else
	{
		( void ) memcpy( ( void * ) pxQueue->u.xQueue.pcReadFrom, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e9087 !e418 MISRA exception as the casts are only redundant for some ports.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes.  Assert checks null pointer only used when length is 0. */
 800f81a:	68fb      	ldr	r3, [r7, #12]
 800f81c:	68d8      	ldr	r0, [r3, #12]
 800f81e:	68fb      	ldr	r3, [r7, #12]
 800f820:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800f822:	461a      	mov	r2, r3
 800f824:	68b9      	ldr	r1, [r7, #8]
 800f826:	f002 fa69 	bl	8011cfc <memcpy>
		pxQueue->u.xQueue.pcReadFrom -= pxQueue->uxItemSize;
 800f82a:	68fb      	ldr	r3, [r7, #12]
 800f82c:	68da      	ldr	r2, [r3, #12]
 800f82e:	68fb      	ldr	r3, [r7, #12]
 800f830:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800f832:	425b      	negs	r3, r3
 800f834:	441a      	add	r2, r3
 800f836:	68fb      	ldr	r3, [r7, #12]
 800f838:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.xQueue.pcReadFrom < pxQueue->pcHead ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 800f83a:	68fb      	ldr	r3, [r7, #12]
 800f83c:	68da      	ldr	r2, [r3, #12]
 800f83e:	68fb      	ldr	r3, [r7, #12]
 800f840:	681b      	ldr	r3, [r3, #0]
 800f842:	429a      	cmp	r2, r3
 800f844:	d207      	bcs.n	800f856 <prvCopyDataToQueue+0xb0>
		{
			pxQueue->u.xQueue.pcReadFrom = ( pxQueue->u.xQueue.pcTail - pxQueue->uxItemSize );
 800f846:	68fb      	ldr	r3, [r7, #12]
 800f848:	689a      	ldr	r2, [r3, #8]
 800f84a:	68fb      	ldr	r3, [r7, #12]
 800f84c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800f84e:	425b      	negs	r3, r3
 800f850:	441a      	add	r2, r3
 800f852:	68fb      	ldr	r3, [r7, #12]
 800f854:	60da      	str	r2, [r3, #12]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		if( xPosition == queueOVERWRITE )
 800f856:	687b      	ldr	r3, [r7, #4]
 800f858:	2b02      	cmp	r3, #2
 800f85a:	d105      	bne.n	800f868 <prvCopyDataToQueue+0xc2>
		{
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 800f85c:	693b      	ldr	r3, [r7, #16]
 800f85e:	2b00      	cmp	r3, #0
 800f860:	d002      	beq.n	800f868 <prvCopyDataToQueue+0xc2>
			{
				/* An item is not being added but overwritten, so subtract
				one from the recorded number of items in the queue so when
				one is added again below the number of recorded items remains
				correct. */
				--uxMessagesWaiting;
 800f862:	693b      	ldr	r3, [r7, #16]
 800f864:	3b01      	subs	r3, #1
 800f866:	613b      	str	r3, [r7, #16]
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}

	pxQueue->uxMessagesWaiting = uxMessagesWaiting + ( UBaseType_t ) 1;
 800f868:	693b      	ldr	r3, [r7, #16]
 800f86a:	1c5a      	adds	r2, r3, #1
 800f86c:	68fb      	ldr	r3, [r7, #12]
 800f86e:	639a      	str	r2, [r3, #56]	; 0x38

	return xReturn;
 800f870:	697b      	ldr	r3, [r7, #20]
}
 800f872:	4618      	mov	r0, r3
 800f874:	3718      	adds	r7, #24
 800f876:	46bd      	mov	sp, r7
 800f878:	bd80      	pop	{r7, pc}

0800f87a <prvCopyDataFromQueue>:
/*-----------------------------------------------------------*/

static void prvCopyDataFromQueue( Queue_t * const pxQueue, void * const pvBuffer )
{
 800f87a:	b580      	push	{r7, lr}
 800f87c:	b082      	sub	sp, #8
 800f87e:	af00      	add	r7, sp, #0
 800f880:	6078      	str	r0, [r7, #4]
 800f882:	6039      	str	r1, [r7, #0]
	if( pxQueue->uxItemSize != ( UBaseType_t ) 0 )
 800f884:	687b      	ldr	r3, [r7, #4]
 800f886:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800f888:	2b00      	cmp	r3, #0
 800f88a:	d018      	beq.n	800f8be <prvCopyDataFromQueue+0x44>
	{
		pxQueue->u.xQueue.pcReadFrom += pxQueue->uxItemSize; /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 800f88c:	687b      	ldr	r3, [r7, #4]
 800f88e:	68da      	ldr	r2, [r3, #12]
 800f890:	687b      	ldr	r3, [r7, #4]
 800f892:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800f894:	441a      	add	r2, r3
 800f896:	687b      	ldr	r3, [r7, #4]
 800f898:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.xQueue.pcReadFrom >= pxQueue->u.xQueue.pcTail ) /*lint !e946 MISRA exception justified as use of the relational operator is the cleanest solutions. */
 800f89a:	687b      	ldr	r3, [r7, #4]
 800f89c:	68da      	ldr	r2, [r3, #12]
 800f89e:	687b      	ldr	r3, [r7, #4]
 800f8a0:	689b      	ldr	r3, [r3, #8]
 800f8a2:	429a      	cmp	r2, r3
 800f8a4:	d303      	bcc.n	800f8ae <prvCopyDataFromQueue+0x34>
		{
			pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead;
 800f8a6:	687b      	ldr	r3, [r7, #4]
 800f8a8:	681a      	ldr	r2, [r3, #0]
 800f8aa:	687b      	ldr	r3, [r7, #4]
 800f8ac:	60da      	str	r2, [r3, #12]
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
		( void ) memcpy( ( void * ) pvBuffer, ( void * ) pxQueue->u.xQueue.pcReadFrom, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 !e9087 MISRA exception as the casts are only redundant for some ports.  Also previous logic ensures a null pointer can only be passed to memcpy() when the count is 0.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes. */
 800f8ae:	687b      	ldr	r3, [r7, #4]
 800f8b0:	68d9      	ldr	r1, [r3, #12]
 800f8b2:	687b      	ldr	r3, [r7, #4]
 800f8b4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800f8b6:	461a      	mov	r2, r3
 800f8b8:	6838      	ldr	r0, [r7, #0]
 800f8ba:	f002 fa1f 	bl	8011cfc <memcpy>
	}
}
 800f8be:	bf00      	nop
 800f8c0:	3708      	adds	r7, #8
 800f8c2:	46bd      	mov	sp, r7
 800f8c4:	bd80      	pop	{r7, pc}

0800f8c6 <prvUnlockQueue>:
/*-----------------------------------------------------------*/

static void prvUnlockQueue( Queue_t * const pxQueue )
{
 800f8c6:	b580      	push	{r7, lr}
 800f8c8:	b084      	sub	sp, #16
 800f8ca:	af00      	add	r7, sp, #0
 800f8cc:	6078      	str	r0, [r7, #4]

	/* The lock counts contains the number of extra data items placed or
	removed from the queue while the queue was locked.  When a queue is
	locked items can be added or removed, but the event lists cannot be
	updated. */
	taskENTER_CRITICAL();
 800f8ce:	f001 fca9 	bl	8011224 <vPortEnterCritical>
	{
		int8_t cTxLock = pxQueue->cTxLock;
 800f8d2:	687b      	ldr	r3, [r7, #4]
 800f8d4:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 800f8d8:	73fb      	strb	r3, [r7, #15]

		/* See if data was added to the queue while it was locked. */
		while( cTxLock > queueLOCKED_UNMODIFIED )
 800f8da:	e011      	b.n	800f900 <prvUnlockQueue+0x3a>
			}
			#else /* configUSE_QUEUE_SETS */
			{
				/* Tasks that are removed from the event list will get added to
				the pending ready list as the scheduler is still suspended. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 800f8dc:	687b      	ldr	r3, [r7, #4]
 800f8de:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800f8e0:	2b00      	cmp	r3, #0
 800f8e2:	d012      	beq.n	800f90a <prvUnlockQueue+0x44>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 800f8e4:	687b      	ldr	r3, [r7, #4]
 800f8e6:	3324      	adds	r3, #36	; 0x24
 800f8e8:	4618      	mov	r0, r3
 800f8ea:	f000 fd7b 	bl	80103e4 <xTaskRemoveFromEventList>
 800f8ee:	4603      	mov	r3, r0
 800f8f0:	2b00      	cmp	r3, #0
 800f8f2:	d001      	beq.n	800f8f8 <prvUnlockQueue+0x32>
					{
						/* The task waiting has a higher priority so record that
						a context switch is required. */
						vTaskMissedYield();
 800f8f4:	f000 fe52 	bl	801059c <vTaskMissedYield>
					break;
				}
			}
			#endif /* configUSE_QUEUE_SETS */

			--cTxLock;
 800f8f8:	7bfb      	ldrb	r3, [r7, #15]
 800f8fa:	3b01      	subs	r3, #1
 800f8fc:	b2db      	uxtb	r3, r3
 800f8fe:	73fb      	strb	r3, [r7, #15]
		while( cTxLock > queueLOCKED_UNMODIFIED )
 800f900:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800f904:	2b00      	cmp	r3, #0
 800f906:	dce9      	bgt.n	800f8dc <prvUnlockQueue+0x16>
 800f908:	e000      	b.n	800f90c <prvUnlockQueue+0x46>
					break;
 800f90a:	bf00      	nop
		}

		pxQueue->cTxLock = queueUNLOCKED;
 800f90c:	687b      	ldr	r3, [r7, #4]
 800f90e:	22ff      	movs	r2, #255	; 0xff
 800f910:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
	}
	taskEXIT_CRITICAL();
 800f914:	f001 fcb6 	bl	8011284 <vPortExitCritical>

	/* Do the same for the Rx lock. */
	taskENTER_CRITICAL();
 800f918:	f001 fc84 	bl	8011224 <vPortEnterCritical>
	{
		int8_t cRxLock = pxQueue->cRxLock;
 800f91c:	687b      	ldr	r3, [r7, #4]
 800f91e:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 800f922:	73bb      	strb	r3, [r7, #14]

		while( cRxLock > queueLOCKED_UNMODIFIED )
 800f924:	e011      	b.n	800f94a <prvUnlockQueue+0x84>
		{
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 800f926:	687b      	ldr	r3, [r7, #4]
 800f928:	691b      	ldr	r3, [r3, #16]
 800f92a:	2b00      	cmp	r3, #0
 800f92c:	d012      	beq.n	800f954 <prvUnlockQueue+0x8e>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 800f92e:	687b      	ldr	r3, [r7, #4]
 800f930:	3310      	adds	r3, #16
 800f932:	4618      	mov	r0, r3
 800f934:	f000 fd56 	bl	80103e4 <xTaskRemoveFromEventList>
 800f938:	4603      	mov	r3, r0
 800f93a:	2b00      	cmp	r3, #0
 800f93c:	d001      	beq.n	800f942 <prvUnlockQueue+0x7c>
				{
					vTaskMissedYield();
 800f93e:	f000 fe2d 	bl	801059c <vTaskMissedYield>
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				--cRxLock;
 800f942:	7bbb      	ldrb	r3, [r7, #14]
 800f944:	3b01      	subs	r3, #1
 800f946:	b2db      	uxtb	r3, r3
 800f948:	73bb      	strb	r3, [r7, #14]
		while( cRxLock > queueLOCKED_UNMODIFIED )
 800f94a:	f997 300e 	ldrsb.w	r3, [r7, #14]
 800f94e:	2b00      	cmp	r3, #0
 800f950:	dce9      	bgt.n	800f926 <prvUnlockQueue+0x60>
 800f952:	e000      	b.n	800f956 <prvUnlockQueue+0x90>
			}
			else
			{
				break;
 800f954:	bf00      	nop
			}
		}

		pxQueue->cRxLock = queueUNLOCKED;
 800f956:	687b      	ldr	r3, [r7, #4]
 800f958:	22ff      	movs	r2, #255	; 0xff
 800f95a:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
	}
	taskEXIT_CRITICAL();
 800f95e:	f001 fc91 	bl	8011284 <vPortExitCritical>
}
 800f962:	bf00      	nop
 800f964:	3710      	adds	r7, #16
 800f966:	46bd      	mov	sp, r7
 800f968:	bd80      	pop	{r7, pc}

0800f96a <prvIsQueueEmpty>:
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueEmpty( const Queue_t *pxQueue )
{
 800f96a:	b580      	push	{r7, lr}
 800f96c:	b084      	sub	sp, #16
 800f96e:	af00      	add	r7, sp, #0
 800f970:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 800f972:	f001 fc57 	bl	8011224 <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t )  0 )
 800f976:	687b      	ldr	r3, [r7, #4]
 800f978:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800f97a:	2b00      	cmp	r3, #0
 800f97c:	d102      	bne.n	800f984 <prvIsQueueEmpty+0x1a>
		{
			xReturn = pdTRUE;
 800f97e:	2301      	movs	r3, #1
 800f980:	60fb      	str	r3, [r7, #12]
 800f982:	e001      	b.n	800f988 <prvIsQueueEmpty+0x1e>
		}
		else
		{
			xReturn = pdFALSE;
 800f984:	2300      	movs	r3, #0
 800f986:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 800f988:	f001 fc7c 	bl	8011284 <vPortExitCritical>

	return xReturn;
 800f98c:	68fb      	ldr	r3, [r7, #12]
}
 800f98e:	4618      	mov	r0, r3
 800f990:	3710      	adds	r7, #16
 800f992:	46bd      	mov	sp, r7
 800f994:	bd80      	pop	{r7, pc}

0800f996 <prvIsQueueFull>:
	return xReturn;
} /*lint !e818 xQueue could not be pointer to const because it is a typedef. */
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueFull( const Queue_t *pxQueue )
{
 800f996:	b580      	push	{r7, lr}
 800f998:	b084      	sub	sp, #16
 800f99a:	af00      	add	r7, sp, #0
 800f99c:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 800f99e:	f001 fc41 	bl	8011224 <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == pxQueue->uxLength )
 800f9a2:	687b      	ldr	r3, [r7, #4]
 800f9a4:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 800f9a6:	687b      	ldr	r3, [r7, #4]
 800f9a8:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800f9aa:	429a      	cmp	r2, r3
 800f9ac:	d102      	bne.n	800f9b4 <prvIsQueueFull+0x1e>
		{
			xReturn = pdTRUE;
 800f9ae:	2301      	movs	r3, #1
 800f9b0:	60fb      	str	r3, [r7, #12]
 800f9b2:	e001      	b.n	800f9b8 <prvIsQueueFull+0x22>
		}
		else
		{
			xReturn = pdFALSE;
 800f9b4:	2300      	movs	r3, #0
 800f9b6:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 800f9b8:	f001 fc64 	bl	8011284 <vPortExitCritical>

	return xReturn;
 800f9bc:	68fb      	ldr	r3, [r7, #12]
}
 800f9be:	4618      	mov	r0, r3
 800f9c0:	3710      	adds	r7, #16
 800f9c2:	46bd      	mov	sp, r7
 800f9c4:	bd80      	pop	{r7, pc}
	...

0800f9c8 <vQueueAddToRegistry>:
/*-----------------------------------------------------------*/

#if ( configQUEUE_REGISTRY_SIZE > 0 )

	void vQueueAddToRegistry( QueueHandle_t xQueue, const char *pcQueueName ) /*lint !e971 Unqualified char types are allowed for strings and single characters only. */
	{
 800f9c8:	b480      	push	{r7}
 800f9ca:	b085      	sub	sp, #20
 800f9cc:	af00      	add	r7, sp, #0
 800f9ce:	6078      	str	r0, [r7, #4]
 800f9d0:	6039      	str	r1, [r7, #0]
	UBaseType_t ux;

		/* See if there is an empty space in the registry.  A NULL name denotes
		a free slot. */
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 800f9d2:	2300      	movs	r3, #0
 800f9d4:	60fb      	str	r3, [r7, #12]
 800f9d6:	e014      	b.n	800fa02 <vQueueAddToRegistry+0x3a>
		{
			if( xQueueRegistry[ ux ].pcQueueName == NULL )
 800f9d8:	4a0f      	ldr	r2, [pc, #60]	; (800fa18 <vQueueAddToRegistry+0x50>)
 800f9da:	68fb      	ldr	r3, [r7, #12]
 800f9dc:	f852 3033 	ldr.w	r3, [r2, r3, lsl #3]
 800f9e0:	2b00      	cmp	r3, #0
 800f9e2:	d10b      	bne.n	800f9fc <vQueueAddToRegistry+0x34>
			{
				/* Store the information on this queue. */
				xQueueRegistry[ ux ].pcQueueName = pcQueueName;
 800f9e4:	490c      	ldr	r1, [pc, #48]	; (800fa18 <vQueueAddToRegistry+0x50>)
 800f9e6:	68fb      	ldr	r3, [r7, #12]
 800f9e8:	683a      	ldr	r2, [r7, #0]
 800f9ea:	f841 2033 	str.w	r2, [r1, r3, lsl #3]
				xQueueRegistry[ ux ].xHandle = xQueue;
 800f9ee:	4a0a      	ldr	r2, [pc, #40]	; (800fa18 <vQueueAddToRegistry+0x50>)
 800f9f0:	68fb      	ldr	r3, [r7, #12]
 800f9f2:	00db      	lsls	r3, r3, #3
 800f9f4:	4413      	add	r3, r2
 800f9f6:	687a      	ldr	r2, [r7, #4]
 800f9f8:	605a      	str	r2, [r3, #4]

				traceQUEUE_REGISTRY_ADD( xQueue, pcQueueName );
				break;
 800f9fa:	e006      	b.n	800fa0a <vQueueAddToRegistry+0x42>
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 800f9fc:	68fb      	ldr	r3, [r7, #12]
 800f9fe:	3301      	adds	r3, #1
 800fa00:	60fb      	str	r3, [r7, #12]
 800fa02:	68fb      	ldr	r3, [r7, #12]
 800fa04:	2b07      	cmp	r3, #7
 800fa06:	d9e7      	bls.n	800f9d8 <vQueueAddToRegistry+0x10>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	}
 800fa08:	bf00      	nop
 800fa0a:	bf00      	nop
 800fa0c:	3714      	adds	r7, #20
 800fa0e:	46bd      	mov	sp, r7
 800fa10:	f85d 7b04 	ldr.w	r7, [sp], #4
 800fa14:	4770      	bx	lr
 800fa16:	bf00      	nop
 800fa18:	20007d60 	.word	0x20007d60

0800fa1c <vQueueUnregisterQueue>:
/*-----------------------------------------------------------*/

#if ( configQUEUE_REGISTRY_SIZE > 0 )

	void vQueueUnregisterQueue( QueueHandle_t xQueue )
	{
 800fa1c:	b480      	push	{r7}
 800fa1e:	b085      	sub	sp, #20
 800fa20:	af00      	add	r7, sp, #0
 800fa22:	6078      	str	r0, [r7, #4]
	UBaseType_t ux;

		/* See if the handle of the queue being unregistered in actually in the
		registry. */
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 800fa24:	2300      	movs	r3, #0
 800fa26:	60fb      	str	r3, [r7, #12]
 800fa28:	e016      	b.n	800fa58 <vQueueUnregisterQueue+0x3c>
		{
			if( xQueueRegistry[ ux ].xHandle == xQueue )
 800fa2a:	4a10      	ldr	r2, [pc, #64]	; (800fa6c <vQueueUnregisterQueue+0x50>)
 800fa2c:	68fb      	ldr	r3, [r7, #12]
 800fa2e:	00db      	lsls	r3, r3, #3
 800fa30:	4413      	add	r3, r2
 800fa32:	685b      	ldr	r3, [r3, #4]
 800fa34:	687a      	ldr	r2, [r7, #4]
 800fa36:	429a      	cmp	r2, r3
 800fa38:	d10b      	bne.n	800fa52 <vQueueUnregisterQueue+0x36>
			{
				/* Set the name to NULL to show that this slot if free again. */
				xQueueRegistry[ ux ].pcQueueName = NULL;
 800fa3a:	4a0c      	ldr	r2, [pc, #48]	; (800fa6c <vQueueUnregisterQueue+0x50>)
 800fa3c:	68fb      	ldr	r3, [r7, #12]
 800fa3e:	2100      	movs	r1, #0
 800fa40:	f842 1033 	str.w	r1, [r2, r3, lsl #3]

				/* Set the handle to NULL to ensure the same queue handle cannot
				appear in the registry twice if it is added, removed, then
				added again. */
				xQueueRegistry[ ux ].xHandle = ( QueueHandle_t ) 0;
 800fa44:	4a09      	ldr	r2, [pc, #36]	; (800fa6c <vQueueUnregisterQueue+0x50>)
 800fa46:	68fb      	ldr	r3, [r7, #12]
 800fa48:	00db      	lsls	r3, r3, #3
 800fa4a:	4413      	add	r3, r2
 800fa4c:	2200      	movs	r2, #0
 800fa4e:	605a      	str	r2, [r3, #4]
				break;
 800fa50:	e006      	b.n	800fa60 <vQueueUnregisterQueue+0x44>
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 800fa52:	68fb      	ldr	r3, [r7, #12]
 800fa54:	3301      	adds	r3, #1
 800fa56:	60fb      	str	r3, [r7, #12]
 800fa58:	68fb      	ldr	r3, [r7, #12]
 800fa5a:	2b07      	cmp	r3, #7
 800fa5c:	d9e5      	bls.n	800fa2a <vQueueUnregisterQueue+0xe>
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}

	} /*lint !e818 xQueue could not be pointer to const because it is a typedef. */
 800fa5e:	bf00      	nop
 800fa60:	bf00      	nop
 800fa62:	3714      	adds	r7, #20
 800fa64:	46bd      	mov	sp, r7
 800fa66:	f85d 7b04 	ldr.w	r7, [sp], #4
 800fa6a:	4770      	bx	lr
 800fa6c:	20007d60 	.word	0x20007d60

0800fa70 <vQueueWaitForMessageRestricted>:
/*-----------------------------------------------------------*/

#if ( configUSE_TIMERS == 1 )

	void vQueueWaitForMessageRestricted( QueueHandle_t xQueue, TickType_t xTicksToWait, const BaseType_t xWaitIndefinitely )
	{
 800fa70:	b580      	push	{r7, lr}
 800fa72:	b086      	sub	sp, #24
 800fa74:	af00      	add	r7, sp, #0
 800fa76:	60f8      	str	r0, [r7, #12]
 800fa78:	60b9      	str	r1, [r7, #8]
 800fa7a:	607a      	str	r2, [r7, #4]
	Queue_t * const pxQueue = xQueue;
 800fa7c:	68fb      	ldr	r3, [r7, #12]
 800fa7e:	617b      	str	r3, [r7, #20]
		will not actually cause the task to block, just place it on a blocked
		list.  It will not block until the scheduler is unlocked - at which
		time a yield will be performed.  If an item is added to the queue while
		the queue is locked, and the calling task blocks on the queue, then the
		calling task will be immediately unblocked when the queue is unlocked. */
		prvLockQueue( pxQueue );
 800fa80:	f001 fbd0 	bl	8011224 <vPortEnterCritical>
 800fa84:	697b      	ldr	r3, [r7, #20]
 800fa86:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 800fa8a:	b25b      	sxtb	r3, r3
 800fa8c:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 800fa90:	d103      	bne.n	800fa9a <vQueueWaitForMessageRestricted+0x2a>
 800fa92:	697b      	ldr	r3, [r7, #20]
 800fa94:	2200      	movs	r2, #0
 800fa96:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 800fa9a:	697b      	ldr	r3, [r7, #20]
 800fa9c:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 800faa0:	b25b      	sxtb	r3, r3
 800faa2:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 800faa6:	d103      	bne.n	800fab0 <vQueueWaitForMessageRestricted+0x40>
 800faa8:	697b      	ldr	r3, [r7, #20]
 800faaa:	2200      	movs	r2, #0
 800faac:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 800fab0:	f001 fbe8 	bl	8011284 <vPortExitCritical>
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t ) 0U )
 800fab4:	697b      	ldr	r3, [r7, #20]
 800fab6:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800fab8:	2b00      	cmp	r3, #0
 800faba:	d106      	bne.n	800faca <vQueueWaitForMessageRestricted+0x5a>
		{
			/* There is nothing in the queue, block for the specified period. */
			vTaskPlaceOnEventListRestricted( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait, xWaitIndefinitely );
 800fabc:	697b      	ldr	r3, [r7, #20]
 800fabe:	3324      	adds	r3, #36	; 0x24
 800fac0:	687a      	ldr	r2, [r7, #4]
 800fac2:	68b9      	ldr	r1, [r7, #8]
 800fac4:	4618      	mov	r0, r3
 800fac6:	f000 fc61 	bl	801038c <vTaskPlaceOnEventListRestricted>
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
		prvUnlockQueue( pxQueue );
 800faca:	6978      	ldr	r0, [r7, #20]
 800facc:	f7ff fefb 	bl	800f8c6 <prvUnlockQueue>
	}
 800fad0:	bf00      	nop
 800fad2:	3718      	adds	r7, #24
 800fad4:	46bd      	mov	sp, r7
 800fad6:	bd80      	pop	{r7, pc}

0800fad8 <xTaskCreateStatic>:
									const uint32_t ulStackDepth,
									void * const pvParameters,
									UBaseType_t uxPriority,
									StackType_t * const puxStackBuffer,
									StaticTask_t * const pxTaskBuffer )
	{
 800fad8:	b580      	push	{r7, lr}
 800fada:	b08e      	sub	sp, #56	; 0x38
 800fadc:	af04      	add	r7, sp, #16
 800fade:	60f8      	str	r0, [r7, #12]
 800fae0:	60b9      	str	r1, [r7, #8]
 800fae2:	607a      	str	r2, [r7, #4]
 800fae4:	603b      	str	r3, [r7, #0]
	TCB_t *pxNewTCB;
	TaskHandle_t xReturn;

		configASSERT( puxStackBuffer != NULL );
 800fae6:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800fae8:	2b00      	cmp	r3, #0
 800faea:	d10a      	bne.n	800fb02 <xTaskCreateStatic+0x2a>
	__asm volatile
 800faec:	f04f 0350 	mov.w	r3, #80	; 0x50
 800faf0:	f383 8811 	msr	BASEPRI, r3
 800faf4:	f3bf 8f6f 	isb	sy
 800faf8:	f3bf 8f4f 	dsb	sy
 800fafc:	623b      	str	r3, [r7, #32]
}
 800fafe:	bf00      	nop
 800fb00:	e7fe      	b.n	800fb00 <xTaskCreateStatic+0x28>
		configASSERT( pxTaskBuffer != NULL );
 800fb02:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800fb04:	2b00      	cmp	r3, #0
 800fb06:	d10a      	bne.n	800fb1e <xTaskCreateStatic+0x46>
	__asm volatile
 800fb08:	f04f 0350 	mov.w	r3, #80	; 0x50
 800fb0c:	f383 8811 	msr	BASEPRI, r3
 800fb10:	f3bf 8f6f 	isb	sy
 800fb14:	f3bf 8f4f 	dsb	sy
 800fb18:	61fb      	str	r3, [r7, #28]
}
 800fb1a:	bf00      	nop
 800fb1c:	e7fe      	b.n	800fb1c <xTaskCreateStatic+0x44>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticTask_t equals the size of the real task
			structure. */
			volatile size_t xSize = sizeof( StaticTask_t );
 800fb1e:	23bc      	movs	r3, #188	; 0xbc
 800fb20:	613b      	str	r3, [r7, #16]
			configASSERT( xSize == sizeof( TCB_t ) );
 800fb22:	693b      	ldr	r3, [r7, #16]
 800fb24:	2bbc      	cmp	r3, #188	; 0xbc
 800fb26:	d00a      	beq.n	800fb3e <xTaskCreateStatic+0x66>
	__asm volatile
 800fb28:	f04f 0350 	mov.w	r3, #80	; 0x50
 800fb2c:	f383 8811 	msr	BASEPRI, r3
 800fb30:	f3bf 8f6f 	isb	sy
 800fb34:	f3bf 8f4f 	dsb	sy
 800fb38:	61bb      	str	r3, [r7, #24]
}
 800fb3a:	bf00      	nop
 800fb3c:	e7fe      	b.n	800fb3c <xTaskCreateStatic+0x64>
			( void ) xSize; /* Prevent lint warning when configASSERT() is not used. */
 800fb3e:	693b      	ldr	r3, [r7, #16]
		}
		#endif /* configASSERT_DEFINED */


		if( ( pxTaskBuffer != NULL ) && ( puxStackBuffer != NULL ) )
 800fb40:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800fb42:	2b00      	cmp	r3, #0
 800fb44:	d01e      	beq.n	800fb84 <xTaskCreateStatic+0xac>
 800fb46:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800fb48:	2b00      	cmp	r3, #0
 800fb4a:	d01b      	beq.n	800fb84 <xTaskCreateStatic+0xac>
		{
			/* The memory used for the task's TCB and stack are passed into this
			function - use them. */
			pxNewTCB = ( TCB_t * ) pxTaskBuffer; /*lint !e740 !e9087 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 800fb4c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800fb4e:	627b      	str	r3, [r7, #36]	; 0x24
			pxNewTCB->pxStack = ( StackType_t * ) puxStackBuffer;
 800fb50:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800fb52:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 800fb54:	631a      	str	r2, [r3, #48]	; 0x30

			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 !e9029 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created statically in case the task is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskSTATICALLY_ALLOCATED_STACK_AND_TCB;
 800fb56:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800fb58:	2202      	movs	r2, #2
 800fb5a:	f883 20b9 	strb.w	r2, [r3, #185]	; 0xb9
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ulStackDepth, pvParameters, uxPriority, &xReturn, pxNewTCB, NULL );
 800fb5e:	2300      	movs	r3, #0
 800fb60:	9303      	str	r3, [sp, #12]
 800fb62:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800fb64:	9302      	str	r3, [sp, #8]
 800fb66:	f107 0314 	add.w	r3, r7, #20
 800fb6a:	9301      	str	r3, [sp, #4]
 800fb6c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800fb6e:	9300      	str	r3, [sp, #0]
 800fb70:	683b      	ldr	r3, [r7, #0]
 800fb72:	687a      	ldr	r2, [r7, #4]
 800fb74:	68b9      	ldr	r1, [r7, #8]
 800fb76:	68f8      	ldr	r0, [r7, #12]
 800fb78:	f000 f850 	bl	800fc1c <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 800fb7c:	6a78      	ldr	r0, [r7, #36]	; 0x24
 800fb7e:	f000 f8f3 	bl	800fd68 <prvAddNewTaskToReadyList>
 800fb82:	e001      	b.n	800fb88 <xTaskCreateStatic+0xb0>
		}
		else
		{
			xReturn = NULL;
 800fb84:	2300      	movs	r3, #0
 800fb86:	617b      	str	r3, [r7, #20]
		}

		return xReturn;
 800fb88:	697b      	ldr	r3, [r7, #20]
	}
 800fb8a:	4618      	mov	r0, r3
 800fb8c:	3728      	adds	r7, #40	; 0x28
 800fb8e:	46bd      	mov	sp, r7
 800fb90:	bd80      	pop	{r7, pc}

0800fb92 <xTaskCreate>:
							const char * const pcName,		/*lint !e971 Unqualified char types are allowed for strings and single characters only. */
							const configSTACK_DEPTH_TYPE usStackDepth,
							void * const pvParameters,
							UBaseType_t uxPriority,
							TaskHandle_t * const pxCreatedTask )
	{
 800fb92:	b580      	push	{r7, lr}
 800fb94:	b08c      	sub	sp, #48	; 0x30
 800fb96:	af04      	add	r7, sp, #16
 800fb98:	60f8      	str	r0, [r7, #12]
 800fb9a:	60b9      	str	r1, [r7, #8]
 800fb9c:	603b      	str	r3, [r7, #0]
 800fb9e:	4613      	mov	r3, r2
 800fba0:	80fb      	strh	r3, [r7, #6]
		#else /* portSTACK_GROWTH */
		{
		StackType_t *pxStack;

			/* Allocate space for the stack used by the task being created. */
			pxStack = pvPortMalloc( ( ( ( size_t ) usStackDepth ) * sizeof( StackType_t ) ) ); /*lint !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack and this allocation is the stack. */
 800fba2:	88fb      	ldrh	r3, [r7, #6]
 800fba4:	009b      	lsls	r3, r3, #2
 800fba6:	4618      	mov	r0, r3
 800fba8:	f001 fc5e 	bl	8011468 <pvPortMalloc>
 800fbac:	6178      	str	r0, [r7, #20]

			if( pxStack != NULL )
 800fbae:	697b      	ldr	r3, [r7, #20]
 800fbb0:	2b00      	cmp	r3, #0
 800fbb2:	d00e      	beq.n	800fbd2 <xTaskCreate+0x40>
			{
				/* Allocate space for the TCB. */
				pxNewTCB = ( TCB_t * ) pvPortMalloc( sizeof( TCB_t ) ); /*lint !e9087 !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack, and the first member of TCB_t is always a pointer to the task's stack. */
 800fbb4:	20bc      	movs	r0, #188	; 0xbc
 800fbb6:	f001 fc57 	bl	8011468 <pvPortMalloc>
 800fbba:	61f8      	str	r0, [r7, #28]

				if( pxNewTCB != NULL )
 800fbbc:	69fb      	ldr	r3, [r7, #28]
 800fbbe:	2b00      	cmp	r3, #0
 800fbc0:	d003      	beq.n	800fbca <xTaskCreate+0x38>
				{
					/* Store the stack location in the TCB. */
					pxNewTCB->pxStack = pxStack;
 800fbc2:	69fb      	ldr	r3, [r7, #28]
 800fbc4:	697a      	ldr	r2, [r7, #20]
 800fbc6:	631a      	str	r2, [r3, #48]	; 0x30
 800fbc8:	e005      	b.n	800fbd6 <xTaskCreate+0x44>
				}
				else
				{
					/* The stack cannot be used as the TCB was not created.  Free
					it again. */
					vPortFree( pxStack );
 800fbca:	6978      	ldr	r0, [r7, #20]
 800fbcc:	f001 fcf0 	bl	80115b0 <vPortFree>
 800fbd0:	e001      	b.n	800fbd6 <xTaskCreate+0x44>
				}
			}
			else
			{
				pxNewTCB = NULL;
 800fbd2:	2300      	movs	r3, #0
 800fbd4:	61fb      	str	r3, [r7, #28]
			}
		}
		#endif /* portSTACK_GROWTH */

		if( pxNewTCB != NULL )
 800fbd6:	69fb      	ldr	r3, [r7, #28]
 800fbd8:	2b00      	cmp	r3, #0
 800fbda:	d017      	beq.n	800fc0c <xTaskCreate+0x7a>
		{
			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e9029 !e731 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created dynamically in case it is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB;
 800fbdc:	69fb      	ldr	r3, [r7, #28]
 800fbde:	2200      	movs	r2, #0
 800fbe0:	f883 20b9 	strb.w	r2, [r3, #185]	; 0xb9
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ( uint32_t ) usStackDepth, pvParameters, uxPriority, pxCreatedTask, pxNewTCB, NULL );
 800fbe4:	88fa      	ldrh	r2, [r7, #6]
 800fbe6:	2300      	movs	r3, #0
 800fbe8:	9303      	str	r3, [sp, #12]
 800fbea:	69fb      	ldr	r3, [r7, #28]
 800fbec:	9302      	str	r3, [sp, #8]
 800fbee:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800fbf0:	9301      	str	r3, [sp, #4]
 800fbf2:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800fbf4:	9300      	str	r3, [sp, #0]
 800fbf6:	683b      	ldr	r3, [r7, #0]
 800fbf8:	68b9      	ldr	r1, [r7, #8]
 800fbfa:	68f8      	ldr	r0, [r7, #12]
 800fbfc:	f000 f80e 	bl	800fc1c <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 800fc00:	69f8      	ldr	r0, [r7, #28]
 800fc02:	f000 f8b1 	bl	800fd68 <prvAddNewTaskToReadyList>
			xReturn = pdPASS;
 800fc06:	2301      	movs	r3, #1
 800fc08:	61bb      	str	r3, [r7, #24]
 800fc0a:	e002      	b.n	800fc12 <xTaskCreate+0x80>
		}
		else
		{
			xReturn = errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY;
 800fc0c:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 800fc10:	61bb      	str	r3, [r7, #24]
		}

		return xReturn;
 800fc12:	69bb      	ldr	r3, [r7, #24]
	}
 800fc14:	4618      	mov	r0, r3
 800fc16:	3720      	adds	r7, #32
 800fc18:	46bd      	mov	sp, r7
 800fc1a:	bd80      	pop	{r7, pc}

0800fc1c <prvInitialiseNewTask>:
									void * const pvParameters,
									UBaseType_t uxPriority,
									TaskHandle_t * const pxCreatedTask,
									TCB_t *pxNewTCB,
									const MemoryRegion_t * const xRegions )
{
 800fc1c:	b580      	push	{r7, lr}
 800fc1e:	b088      	sub	sp, #32
 800fc20:	af00      	add	r7, sp, #0
 800fc22:	60f8      	str	r0, [r7, #12]
 800fc24:	60b9      	str	r1, [r7, #8]
 800fc26:	607a      	str	r2, [r7, #4]
 800fc28:	603b      	str	r3, [r7, #0]

	/* Avoid dependency on memset() if it is not required. */
	#if( tskSET_NEW_STACKS_TO_KNOWN_VALUE == 1 )
	{
		/* Fill the stack with a known value to assist debugging. */
		( void ) memset( pxNewTCB->pxStack, ( int ) tskSTACK_FILL_BYTE, ( size_t ) ulStackDepth * sizeof( StackType_t ) );
 800fc2a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800fc2c:	6b18      	ldr	r0, [r3, #48]	; 0x30
 800fc2e:	687b      	ldr	r3, [r7, #4]
 800fc30:	009b      	lsls	r3, r3, #2
 800fc32:	461a      	mov	r2, r3
 800fc34:	21a5      	movs	r1, #165	; 0xa5
 800fc36:	f002 f86f 	bl	8011d18 <memset>
	grows from high memory to low (as per the 80x86) or vice versa.
	portSTACK_GROWTH is used to make the result positive or negative as required
	by the port. */
	#if( portSTACK_GROWTH < 0 )
	{
		pxTopOfStack = &( pxNewTCB->pxStack[ ulStackDepth - ( uint32_t ) 1 ] );
 800fc3a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800fc3c:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 800fc3e:	687b      	ldr	r3, [r7, #4]
 800fc40:	f103 4380 	add.w	r3, r3, #1073741824	; 0x40000000
 800fc44:	3b01      	subs	r3, #1
 800fc46:	009b      	lsls	r3, r3, #2
 800fc48:	4413      	add	r3, r2
 800fc4a:	61bb      	str	r3, [r7, #24]
		pxTopOfStack = ( StackType_t * ) ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack ) & ( ~( ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) ) ); /*lint !e923 !e9033 !e9078 MISRA exception.  Avoiding casts between pointers and integers is not practical.  Size differences accounted for using portPOINTER_SIZE_TYPE type.  Checked by assert(). */
 800fc4c:	69bb      	ldr	r3, [r7, #24]
 800fc4e:	f023 0307 	bic.w	r3, r3, #7
 800fc52:	61bb      	str	r3, [r7, #24]

		/* Check the alignment of the calculated top of stack is correct. */
		configASSERT( ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack & ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) == 0UL ) );
 800fc54:	69bb      	ldr	r3, [r7, #24]
 800fc56:	f003 0307 	and.w	r3, r3, #7
 800fc5a:	2b00      	cmp	r3, #0
 800fc5c:	d00a      	beq.n	800fc74 <prvInitialiseNewTask+0x58>
	__asm volatile
 800fc5e:	f04f 0350 	mov.w	r3, #80	; 0x50
 800fc62:	f383 8811 	msr	BASEPRI, r3
 800fc66:	f3bf 8f6f 	isb	sy
 800fc6a:	f3bf 8f4f 	dsb	sy
 800fc6e:	617b      	str	r3, [r7, #20]
}
 800fc70:	bf00      	nop
 800fc72:	e7fe      	b.n	800fc72 <prvInitialiseNewTask+0x56>
		pxNewTCB->pxEndOfStack = pxNewTCB->pxStack + ( ulStackDepth - ( uint32_t ) 1 );
	}
	#endif /* portSTACK_GROWTH */

	/* Store the task name in the TCB. */
	if( pcName != NULL )
 800fc74:	68bb      	ldr	r3, [r7, #8]
 800fc76:	2b00      	cmp	r3, #0
 800fc78:	d01f      	beq.n	800fcba <prvInitialiseNewTask+0x9e>
	{
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 800fc7a:	2300      	movs	r3, #0
 800fc7c:	61fb      	str	r3, [r7, #28]
 800fc7e:	e012      	b.n	800fca6 <prvInitialiseNewTask+0x8a>
		{
			pxNewTCB->pcTaskName[ x ] = pcName[ x ];
 800fc80:	68ba      	ldr	r2, [r7, #8]
 800fc82:	69fb      	ldr	r3, [r7, #28]
 800fc84:	4413      	add	r3, r2
 800fc86:	7819      	ldrb	r1, [r3, #0]
 800fc88:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800fc8a:	69fb      	ldr	r3, [r7, #28]
 800fc8c:	4413      	add	r3, r2
 800fc8e:	3334      	adds	r3, #52	; 0x34
 800fc90:	460a      	mov	r2, r1
 800fc92:	701a      	strb	r2, [r3, #0]

			/* Don't copy all configMAX_TASK_NAME_LEN if the string is shorter than
			configMAX_TASK_NAME_LEN characters just in case the memory after the
			string is not accessible (extremely unlikely). */
			if( pcName[ x ] == ( char ) 0x00 )
 800fc94:	68ba      	ldr	r2, [r7, #8]
 800fc96:	69fb      	ldr	r3, [r7, #28]
 800fc98:	4413      	add	r3, r2
 800fc9a:	781b      	ldrb	r3, [r3, #0]
 800fc9c:	2b00      	cmp	r3, #0
 800fc9e:	d006      	beq.n	800fcae <prvInitialiseNewTask+0x92>
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 800fca0:	69fb      	ldr	r3, [r7, #28]
 800fca2:	3301      	adds	r3, #1
 800fca4:	61fb      	str	r3, [r7, #28]
 800fca6:	69fb      	ldr	r3, [r7, #28]
 800fca8:	2b0f      	cmp	r3, #15
 800fcaa:	d9e9      	bls.n	800fc80 <prvInitialiseNewTask+0x64>
 800fcac:	e000      	b.n	800fcb0 <prvInitialiseNewTask+0x94>
			{
				break;
 800fcae:	bf00      	nop
			}
		}

		/* Ensure the name string is terminated in the case that the string length
		was greater or equal to configMAX_TASK_NAME_LEN. */
		pxNewTCB->pcTaskName[ configMAX_TASK_NAME_LEN - 1 ] = '\0';
 800fcb0:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800fcb2:	2200      	movs	r2, #0
 800fcb4:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 800fcb8:	e003      	b.n	800fcc2 <prvInitialiseNewTask+0xa6>
	}
	else
	{
		/* The task has not been given a name, so just ensure there is a NULL
		terminator when it is read out. */
		pxNewTCB->pcTaskName[ 0 ] = 0x00;
 800fcba:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800fcbc:	2200      	movs	r2, #0
 800fcbe:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
	}

	/* This is used as an array index so must ensure it's not too large.  First
	remove the privilege bit if one is present. */
	if( uxPriority >= ( UBaseType_t ) configMAX_PRIORITIES )
 800fcc2:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800fcc4:	2b37      	cmp	r3, #55	; 0x37
 800fcc6:	d901      	bls.n	800fccc <prvInitialiseNewTask+0xb0>
	{
		uxPriority = ( UBaseType_t ) configMAX_PRIORITIES - ( UBaseType_t ) 1U;
 800fcc8:	2337      	movs	r3, #55	; 0x37
 800fcca:	62bb      	str	r3, [r7, #40]	; 0x28
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxNewTCB->uxPriority = uxPriority;
 800fccc:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800fcce:	6aba      	ldr	r2, [r7, #40]	; 0x28
 800fcd0:	62da      	str	r2, [r3, #44]	; 0x2c
	#if ( configUSE_MUTEXES == 1 )
	{
		pxNewTCB->uxBasePriority = uxPriority;
 800fcd2:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800fcd4:	6aba      	ldr	r2, [r7, #40]	; 0x28
 800fcd6:	64da      	str	r2, [r3, #76]	; 0x4c
		pxNewTCB->uxMutexesHeld = 0;
 800fcd8:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800fcda:	2200      	movs	r2, #0
 800fcdc:	651a      	str	r2, [r3, #80]	; 0x50
	}
	#endif /* configUSE_MUTEXES */

	vListInitialiseItem( &( pxNewTCB->xStateListItem ) );
 800fcde:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800fce0:	3304      	adds	r3, #4
 800fce2:	4618      	mov	r0, r3
 800fce4:	f7ff f806 	bl	800ecf4 <vListInitialiseItem>
	vListInitialiseItem( &( pxNewTCB->xEventListItem ) );
 800fce8:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800fcea:	3318      	adds	r3, #24
 800fcec:	4618      	mov	r0, r3
 800fcee:	f7ff f801 	bl	800ecf4 <vListInitialiseItem>

	/* Set the pxNewTCB as a link back from the ListItem_t.  This is so we can get
	back to	the containing TCB from a generic item in a list. */
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xStateListItem ), pxNewTCB );
 800fcf2:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800fcf4:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800fcf6:	611a      	str	r2, [r3, #16]

	/* Event lists are always in priority order. */
	listSET_LIST_ITEM_VALUE( &( pxNewTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800fcf8:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800fcfa:	f1c3 0238 	rsb	r2, r3, #56	; 0x38
 800fcfe:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800fd00:	619a      	str	r2, [r3, #24]
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xEventListItem ), pxNewTCB );
 800fd02:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800fd04:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800fd06:	625a      	str	r2, [r3, #36]	; 0x24
	}
	#endif

	#if ( configUSE_TASK_NOTIFICATIONS == 1 )
	{
		pxNewTCB->ulNotifiedValue = 0;
 800fd08:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800fd0a:	2200      	movs	r2, #0
 800fd0c:	f8c3 20b4 	str.w	r2, [r3, #180]	; 0xb4
		pxNewTCB->ucNotifyState = taskNOT_WAITING_NOTIFICATION;
 800fd10:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800fd12:	2200      	movs	r2, #0
 800fd14:	f883 20b8 	strb.w	r2, [r3, #184]	; 0xb8
	#if ( configUSE_NEWLIB_REENTRANT == 1 )
	{
		/* Initialise this task's Newlib reent structure.
		See the third party link http://www.nadler.com/embedded/newlibAndFreeRTOS.html
		for additional information. */
		_REENT_INIT_PTR( ( &( pxNewTCB->xNewLib_reent ) ) );
 800fd18:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800fd1a:	3354      	adds	r3, #84	; 0x54
 800fd1c:	2260      	movs	r2, #96	; 0x60
 800fd1e:	2100      	movs	r1, #0
 800fd20:	4618      	mov	r0, r3
 800fd22:	f001 fff9 	bl	8011d18 <memset>
 800fd26:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800fd28:	4a0c      	ldr	r2, [pc, #48]	; (800fd5c <prvInitialiseNewTask+0x140>)
 800fd2a:	659a      	str	r2, [r3, #88]	; 0x58
 800fd2c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800fd2e:	4a0c      	ldr	r2, [pc, #48]	; (800fd60 <prvInitialiseNewTask+0x144>)
 800fd30:	65da      	str	r2, [r3, #92]	; 0x5c
 800fd32:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800fd34:	4a0b      	ldr	r2, [pc, #44]	; (800fd64 <prvInitialiseNewTask+0x148>)
 800fd36:	661a      	str	r2, [r3, #96]	; 0x60
			}
			#endif /* portSTACK_GROWTH */
		}
		#else /* portHAS_STACK_OVERFLOW_CHECKING */
		{
			pxNewTCB->pxTopOfStack = pxPortInitialiseStack( pxTopOfStack, pxTaskCode, pvParameters );
 800fd38:	683a      	ldr	r2, [r7, #0]
 800fd3a:	68f9      	ldr	r1, [r7, #12]
 800fd3c:	69b8      	ldr	r0, [r7, #24]
 800fd3e:	f001 f941 	bl	8010fc4 <pxPortInitialiseStack>
 800fd42:	4602      	mov	r2, r0
 800fd44:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800fd46:	601a      	str	r2, [r3, #0]
		}
		#endif /* portHAS_STACK_OVERFLOW_CHECKING */
	}
	#endif /* portUSING_MPU_WRAPPERS */

	if( pxCreatedTask != NULL )
 800fd48:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800fd4a:	2b00      	cmp	r3, #0
 800fd4c:	d002      	beq.n	800fd54 <prvInitialiseNewTask+0x138>
	{
		/* Pass the handle out in an anonymous way.  The handle can be used to
		change the created task's priority, delete the created task, etc.*/
		*pxCreatedTask = ( TaskHandle_t ) pxNewTCB;
 800fd4e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800fd50:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800fd52:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 800fd54:	bf00      	nop
 800fd56:	3720      	adds	r7, #32
 800fd58:	46bd      	mov	sp, r7
 800fd5a:	bd80      	pop	{r7, pc}
 800fd5c:	08016e1c 	.word	0x08016e1c
 800fd60:	08016e3c 	.word	0x08016e3c
 800fd64:	08016dfc 	.word	0x08016dfc

0800fd68 <prvAddNewTaskToReadyList>:
/*-----------------------------------------------------------*/

static void prvAddNewTaskToReadyList( TCB_t *pxNewTCB )
{
 800fd68:	b580      	push	{r7, lr}
 800fd6a:	b082      	sub	sp, #8
 800fd6c:	af00      	add	r7, sp, #0
 800fd6e:	6078      	str	r0, [r7, #4]
	/* Ensure interrupts don't access the task lists while the lists are being
	updated. */
	taskENTER_CRITICAL();
 800fd70:	f001 fa58 	bl	8011224 <vPortEnterCritical>
	{
		uxCurrentNumberOfTasks++;
 800fd74:	4b2d      	ldr	r3, [pc, #180]	; (800fe2c <prvAddNewTaskToReadyList+0xc4>)
 800fd76:	681b      	ldr	r3, [r3, #0]
 800fd78:	3301      	adds	r3, #1
 800fd7a:	4a2c      	ldr	r2, [pc, #176]	; (800fe2c <prvAddNewTaskToReadyList+0xc4>)
 800fd7c:	6013      	str	r3, [r2, #0]
		if( pxCurrentTCB == NULL )
 800fd7e:	4b2c      	ldr	r3, [pc, #176]	; (800fe30 <prvAddNewTaskToReadyList+0xc8>)
 800fd80:	681b      	ldr	r3, [r3, #0]
 800fd82:	2b00      	cmp	r3, #0
 800fd84:	d109      	bne.n	800fd9a <prvAddNewTaskToReadyList+0x32>
		{
			/* There are no other tasks, or all the other tasks are in
			the suspended state - make this the current task. */
			pxCurrentTCB = pxNewTCB;
 800fd86:	4a2a      	ldr	r2, [pc, #168]	; (800fe30 <prvAddNewTaskToReadyList+0xc8>)
 800fd88:	687b      	ldr	r3, [r7, #4]
 800fd8a:	6013      	str	r3, [r2, #0]

			if( uxCurrentNumberOfTasks == ( UBaseType_t ) 1 )
 800fd8c:	4b27      	ldr	r3, [pc, #156]	; (800fe2c <prvAddNewTaskToReadyList+0xc4>)
 800fd8e:	681b      	ldr	r3, [r3, #0]
 800fd90:	2b01      	cmp	r3, #1
 800fd92:	d110      	bne.n	800fdb6 <prvAddNewTaskToReadyList+0x4e>
			{
				/* This is the first task to be created so do the preliminary
				initialisation required.  We will not recover if this call
				fails, but we will report the failure. */
				prvInitialiseTaskLists();
 800fd94:	f000 fc26 	bl	80105e4 <prvInitialiseTaskLists>
 800fd98:	e00d      	b.n	800fdb6 <prvAddNewTaskToReadyList+0x4e>
		else
		{
			/* If the scheduler is not already running, make this task the
			current task if it is the highest priority task to be created
			so far. */
			if( xSchedulerRunning == pdFALSE )
 800fd9a:	4b26      	ldr	r3, [pc, #152]	; (800fe34 <prvAddNewTaskToReadyList+0xcc>)
 800fd9c:	681b      	ldr	r3, [r3, #0]
 800fd9e:	2b00      	cmp	r3, #0
 800fda0:	d109      	bne.n	800fdb6 <prvAddNewTaskToReadyList+0x4e>
			{
				if( pxCurrentTCB->uxPriority <= pxNewTCB->uxPriority )
 800fda2:	4b23      	ldr	r3, [pc, #140]	; (800fe30 <prvAddNewTaskToReadyList+0xc8>)
 800fda4:	681b      	ldr	r3, [r3, #0]
 800fda6:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800fda8:	687b      	ldr	r3, [r7, #4]
 800fdaa:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800fdac:	429a      	cmp	r2, r3
 800fdae:	d802      	bhi.n	800fdb6 <prvAddNewTaskToReadyList+0x4e>
				{
					pxCurrentTCB = pxNewTCB;
 800fdb0:	4a1f      	ldr	r2, [pc, #124]	; (800fe30 <prvAddNewTaskToReadyList+0xc8>)
 800fdb2:	687b      	ldr	r3, [r7, #4]
 800fdb4:	6013      	str	r3, [r2, #0]
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}

		uxTaskNumber++;
 800fdb6:	4b20      	ldr	r3, [pc, #128]	; (800fe38 <prvAddNewTaskToReadyList+0xd0>)
 800fdb8:	681b      	ldr	r3, [r3, #0]
 800fdba:	3301      	adds	r3, #1
 800fdbc:	4a1e      	ldr	r2, [pc, #120]	; (800fe38 <prvAddNewTaskToReadyList+0xd0>)
 800fdbe:	6013      	str	r3, [r2, #0]

		#if ( configUSE_TRACE_FACILITY == 1 )
		{
			/* Add a counter into the TCB for tracing only. */
			pxNewTCB->uxTCBNumber = uxTaskNumber;
 800fdc0:	4b1d      	ldr	r3, [pc, #116]	; (800fe38 <prvAddNewTaskToReadyList+0xd0>)
 800fdc2:	681a      	ldr	r2, [r3, #0]
 800fdc4:	687b      	ldr	r3, [r7, #4]
 800fdc6:	645a      	str	r2, [r3, #68]	; 0x44
		}
		#endif /* configUSE_TRACE_FACILITY */
		traceTASK_CREATE( pxNewTCB );

		prvAddTaskToReadyList( pxNewTCB );
 800fdc8:	687b      	ldr	r3, [r7, #4]
 800fdca:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800fdcc:	4b1b      	ldr	r3, [pc, #108]	; (800fe3c <prvAddNewTaskToReadyList+0xd4>)
 800fdce:	681b      	ldr	r3, [r3, #0]
 800fdd0:	429a      	cmp	r2, r3
 800fdd2:	d903      	bls.n	800fddc <prvAddNewTaskToReadyList+0x74>
 800fdd4:	687b      	ldr	r3, [r7, #4]
 800fdd6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800fdd8:	4a18      	ldr	r2, [pc, #96]	; (800fe3c <prvAddNewTaskToReadyList+0xd4>)
 800fdda:	6013      	str	r3, [r2, #0]
 800fddc:	687b      	ldr	r3, [r7, #4]
 800fdde:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800fde0:	4613      	mov	r3, r2
 800fde2:	009b      	lsls	r3, r3, #2
 800fde4:	4413      	add	r3, r2
 800fde6:	009b      	lsls	r3, r3, #2
 800fde8:	4a15      	ldr	r2, [pc, #84]	; (800fe40 <prvAddNewTaskToReadyList+0xd8>)
 800fdea:	441a      	add	r2, r3
 800fdec:	687b      	ldr	r3, [r7, #4]
 800fdee:	3304      	adds	r3, #4
 800fdf0:	4619      	mov	r1, r3
 800fdf2:	4610      	mov	r0, r2
 800fdf4:	f7fe ff8b 	bl	800ed0e <vListInsertEnd>

		portSETUP_TCB( pxNewTCB );
	}
	taskEXIT_CRITICAL();
 800fdf8:	f001 fa44 	bl	8011284 <vPortExitCritical>

	if( xSchedulerRunning != pdFALSE )
 800fdfc:	4b0d      	ldr	r3, [pc, #52]	; (800fe34 <prvAddNewTaskToReadyList+0xcc>)
 800fdfe:	681b      	ldr	r3, [r3, #0]
 800fe00:	2b00      	cmp	r3, #0
 800fe02:	d00e      	beq.n	800fe22 <prvAddNewTaskToReadyList+0xba>
	{
		/* If the created task is of a higher priority than the current task
		then it should run now. */
		if( pxCurrentTCB->uxPriority < pxNewTCB->uxPriority )
 800fe04:	4b0a      	ldr	r3, [pc, #40]	; (800fe30 <prvAddNewTaskToReadyList+0xc8>)
 800fe06:	681b      	ldr	r3, [r3, #0]
 800fe08:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800fe0a:	687b      	ldr	r3, [r7, #4]
 800fe0c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800fe0e:	429a      	cmp	r2, r3
 800fe10:	d207      	bcs.n	800fe22 <prvAddNewTaskToReadyList+0xba>
		{
			taskYIELD_IF_USING_PREEMPTION();
 800fe12:	4b0c      	ldr	r3, [pc, #48]	; (800fe44 <prvAddNewTaskToReadyList+0xdc>)
 800fe14:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800fe18:	601a      	str	r2, [r3, #0]
 800fe1a:	f3bf 8f4f 	dsb	sy
 800fe1e:	f3bf 8f6f 	isb	sy
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 800fe22:	bf00      	nop
 800fe24:	3708      	adds	r7, #8
 800fe26:	46bd      	mov	sp, r7
 800fe28:	bd80      	pop	{r7, pc}
 800fe2a:	bf00      	nop
 800fe2c:	20008274 	.word	0x20008274
 800fe30:	20007da0 	.word	0x20007da0
 800fe34:	20008280 	.word	0x20008280
 800fe38:	20008290 	.word	0x20008290
 800fe3c:	2000827c 	.word	0x2000827c
 800fe40:	20007da4 	.word	0x20007da4
 800fe44:	e000ed04 	.word	0xe000ed04

0800fe48 <vTaskDelay>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelay == 1 )

	void vTaskDelay( const TickType_t xTicksToDelay )
	{
 800fe48:	b580      	push	{r7, lr}
 800fe4a:	b084      	sub	sp, #16
 800fe4c:	af00      	add	r7, sp, #0
 800fe4e:	6078      	str	r0, [r7, #4]
	BaseType_t xAlreadyYielded = pdFALSE;
 800fe50:	2300      	movs	r3, #0
 800fe52:	60fb      	str	r3, [r7, #12]

		/* A delay time of zero just forces a reschedule. */
		if( xTicksToDelay > ( TickType_t ) 0U )
 800fe54:	687b      	ldr	r3, [r7, #4]
 800fe56:	2b00      	cmp	r3, #0
 800fe58:	d017      	beq.n	800fe8a <vTaskDelay+0x42>
		{
			configASSERT( uxSchedulerSuspended == 0 );
 800fe5a:	4b13      	ldr	r3, [pc, #76]	; (800fea8 <vTaskDelay+0x60>)
 800fe5c:	681b      	ldr	r3, [r3, #0]
 800fe5e:	2b00      	cmp	r3, #0
 800fe60:	d00a      	beq.n	800fe78 <vTaskDelay+0x30>
	__asm volatile
 800fe62:	f04f 0350 	mov.w	r3, #80	; 0x50
 800fe66:	f383 8811 	msr	BASEPRI, r3
 800fe6a:	f3bf 8f6f 	isb	sy
 800fe6e:	f3bf 8f4f 	dsb	sy
 800fe72:	60bb      	str	r3, [r7, #8]
}
 800fe74:	bf00      	nop
 800fe76:	e7fe      	b.n	800fe76 <vTaskDelay+0x2e>
			vTaskSuspendAll();
 800fe78:	f000 f88a 	bl	800ff90 <vTaskSuspendAll>
				list or removed from the blocked list until the scheduler
				is resumed.

				This task cannot be in an event list as it is the currently
				executing task. */
				prvAddCurrentTaskToDelayedList( xTicksToDelay, pdFALSE );
 800fe7c:	2100      	movs	r1, #0
 800fe7e:	6878      	ldr	r0, [r7, #4]
 800fe80:	f000 fcfe 	bl	8010880 <prvAddCurrentTaskToDelayedList>
			}
			xAlreadyYielded = xTaskResumeAll();
 800fe84:	f000 f892 	bl	800ffac <xTaskResumeAll>
 800fe88:	60f8      	str	r0, [r7, #12]
			mtCOVERAGE_TEST_MARKER();
		}

		/* Force a reschedule if xTaskResumeAll has not already done so, we may
		have put ourselves to sleep. */
		if( xAlreadyYielded == pdFALSE )
 800fe8a:	68fb      	ldr	r3, [r7, #12]
 800fe8c:	2b00      	cmp	r3, #0
 800fe8e:	d107      	bne.n	800fea0 <vTaskDelay+0x58>
		{
			portYIELD_WITHIN_API();
 800fe90:	4b06      	ldr	r3, [pc, #24]	; (800feac <vTaskDelay+0x64>)
 800fe92:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800fe96:	601a      	str	r2, [r3, #0]
 800fe98:	f3bf 8f4f 	dsb	sy
 800fe9c:	f3bf 8f6f 	isb	sy
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
 800fea0:	bf00      	nop
 800fea2:	3710      	adds	r7, #16
 800fea4:	46bd      	mov	sp, r7
 800fea6:	bd80      	pop	{r7, pc}
 800fea8:	2000829c 	.word	0x2000829c
 800feac:	e000ed04 	.word	0xe000ed04

0800feb0 <vTaskStartScheduler>:

#endif /* ( ( INCLUDE_xTaskResumeFromISR == 1 ) && ( INCLUDE_vTaskSuspend == 1 ) ) */
/*-----------------------------------------------------------*/

void vTaskStartScheduler( void )
{
 800feb0:	b580      	push	{r7, lr}
 800feb2:	b08a      	sub	sp, #40	; 0x28
 800feb4:	af04      	add	r7, sp, #16
BaseType_t xReturn;

	/* Add the idle task at the lowest priority. */
	#if( configSUPPORT_STATIC_ALLOCATION == 1 )
	{
		StaticTask_t *pxIdleTaskTCBBuffer = NULL;
 800feb6:	2300      	movs	r3, #0
 800feb8:	60bb      	str	r3, [r7, #8]
		StackType_t *pxIdleTaskStackBuffer = NULL;
 800feba:	2300      	movs	r3, #0
 800febc:	607b      	str	r3, [r7, #4]
		uint32_t ulIdleTaskStackSize;

		/* The Idle task is created using user provided RAM - obtain the
		address of the RAM then create the idle task. */
		vApplicationGetIdleTaskMemory( &pxIdleTaskTCBBuffer, &pxIdleTaskStackBuffer, &ulIdleTaskStackSize );
 800febe:	463a      	mov	r2, r7
 800fec0:	1d39      	adds	r1, r7, #4
 800fec2:	f107 0308 	add.w	r3, r7, #8
 800fec6:	4618      	mov	r0, r3
 800fec8:	f7fe fec0 	bl	800ec4c <vApplicationGetIdleTaskMemory>
		xIdleTaskHandle = xTaskCreateStatic(	prvIdleTask,
 800fecc:	6839      	ldr	r1, [r7, #0]
 800fece:	687b      	ldr	r3, [r7, #4]
 800fed0:	68ba      	ldr	r2, [r7, #8]
 800fed2:	9202      	str	r2, [sp, #8]
 800fed4:	9301      	str	r3, [sp, #4]
 800fed6:	2300      	movs	r3, #0
 800fed8:	9300      	str	r3, [sp, #0]
 800feda:	2300      	movs	r3, #0
 800fedc:	460a      	mov	r2, r1
 800fede:	4924      	ldr	r1, [pc, #144]	; (800ff70 <vTaskStartScheduler+0xc0>)
 800fee0:	4824      	ldr	r0, [pc, #144]	; (800ff74 <vTaskStartScheduler+0xc4>)
 800fee2:	f7ff fdf9 	bl	800fad8 <xTaskCreateStatic>
 800fee6:	4603      	mov	r3, r0
 800fee8:	4a23      	ldr	r2, [pc, #140]	; (800ff78 <vTaskStartScheduler+0xc8>)
 800feea:	6013      	str	r3, [r2, #0]
												( void * ) NULL, /*lint !e961.  The cast is not redundant for all compilers. */
												portPRIVILEGE_BIT, /* In effect ( tskIDLE_PRIORITY | portPRIVILEGE_BIT ), but tskIDLE_PRIORITY is zero. */
												pxIdleTaskStackBuffer,
												pxIdleTaskTCBBuffer ); /*lint !e961 MISRA exception, justified as it is not a redundant explicit cast to all supported compilers. */

		if( xIdleTaskHandle != NULL )
 800feec:	4b22      	ldr	r3, [pc, #136]	; (800ff78 <vTaskStartScheduler+0xc8>)
 800feee:	681b      	ldr	r3, [r3, #0]
 800fef0:	2b00      	cmp	r3, #0
 800fef2:	d002      	beq.n	800fefa <vTaskStartScheduler+0x4a>
		{
			xReturn = pdPASS;
 800fef4:	2301      	movs	r3, #1
 800fef6:	617b      	str	r3, [r7, #20]
 800fef8:	e001      	b.n	800fefe <vTaskStartScheduler+0x4e>
		}
		else
		{
			xReturn = pdFAIL;
 800fefa:	2300      	movs	r3, #0
 800fefc:	617b      	str	r3, [r7, #20]
	}
	#endif /* configSUPPORT_STATIC_ALLOCATION */

	#if ( configUSE_TIMERS == 1 )
	{
		if( xReturn == pdPASS )
 800fefe:	697b      	ldr	r3, [r7, #20]
 800ff00:	2b01      	cmp	r3, #1
 800ff02:	d102      	bne.n	800ff0a <vTaskStartScheduler+0x5a>
		{
			xReturn = xTimerCreateTimerTask();
 800ff04:	f000 fd10 	bl	8010928 <xTimerCreateTimerTask>
 800ff08:	6178      	str	r0, [r7, #20]
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif /* configUSE_TIMERS */

	if( xReturn == pdPASS )
 800ff0a:	697b      	ldr	r3, [r7, #20]
 800ff0c:	2b01      	cmp	r3, #1
 800ff0e:	d11b      	bne.n	800ff48 <vTaskStartScheduler+0x98>
	__asm volatile
 800ff10:	f04f 0350 	mov.w	r3, #80	; 0x50
 800ff14:	f383 8811 	msr	BASEPRI, r3
 800ff18:	f3bf 8f6f 	isb	sy
 800ff1c:	f3bf 8f4f 	dsb	sy
 800ff20:	613b      	str	r3, [r7, #16]
}
 800ff22:	bf00      	nop
		{
			/* Switch Newlib's _impure_ptr variable to point to the _reent
			structure specific to the task that will run first.
			See the third party link http://www.nadler.com/embedded/newlibAndFreeRTOS.html
			for additional information. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
 800ff24:	4b15      	ldr	r3, [pc, #84]	; (800ff7c <vTaskStartScheduler+0xcc>)
 800ff26:	681b      	ldr	r3, [r3, #0]
 800ff28:	3354      	adds	r3, #84	; 0x54
 800ff2a:	4a15      	ldr	r2, [pc, #84]	; (800ff80 <vTaskStartScheduler+0xd0>)
 800ff2c:	6013      	str	r3, [r2, #0]
		}
		#endif /* configUSE_NEWLIB_REENTRANT */

		xNextTaskUnblockTime = portMAX_DELAY;
 800ff2e:	4b15      	ldr	r3, [pc, #84]	; (800ff84 <vTaskStartScheduler+0xd4>)
 800ff30:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 800ff34:	601a      	str	r2, [r3, #0]
		xSchedulerRunning = pdTRUE;
 800ff36:	4b14      	ldr	r3, [pc, #80]	; (800ff88 <vTaskStartScheduler+0xd8>)
 800ff38:	2201      	movs	r2, #1
 800ff3a:	601a      	str	r2, [r3, #0]
		xTickCount = ( TickType_t ) configINITIAL_TICK_COUNT;
 800ff3c:	4b13      	ldr	r3, [pc, #76]	; (800ff8c <vTaskStartScheduler+0xdc>)
 800ff3e:	2200      	movs	r2, #0
 800ff40:	601a      	str	r2, [r3, #0]

		traceTASK_SWITCHED_IN();

		/* Setting up the timer tick is hardware specific and thus in the
		portable interface. */
		if( xPortStartScheduler() != pdFALSE )
 800ff42:	f001 f8cd 	bl	80110e0 <xPortStartScheduler>
	}

	/* Prevent compiler warnings if INCLUDE_xTaskGetIdleTaskHandle is set to 0,
	meaning xIdleTaskHandle is not used anywhere else. */
	( void ) xIdleTaskHandle;
}
 800ff46:	e00e      	b.n	800ff66 <vTaskStartScheduler+0xb6>
		configASSERT( xReturn != errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY );
 800ff48:	697b      	ldr	r3, [r7, #20]
 800ff4a:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 800ff4e:	d10a      	bne.n	800ff66 <vTaskStartScheduler+0xb6>
	__asm volatile
 800ff50:	f04f 0350 	mov.w	r3, #80	; 0x50
 800ff54:	f383 8811 	msr	BASEPRI, r3
 800ff58:	f3bf 8f6f 	isb	sy
 800ff5c:	f3bf 8f4f 	dsb	sy
 800ff60:	60fb      	str	r3, [r7, #12]
}
 800ff62:	bf00      	nop
 800ff64:	e7fe      	b.n	800ff64 <vTaskStartScheduler+0xb4>
}
 800ff66:	bf00      	nop
 800ff68:	3718      	adds	r7, #24
 800ff6a:	46bd      	mov	sp, r7
 800ff6c:	bd80      	pop	{r7, pc}
 800ff6e:	bf00      	nop
 800ff70:	08014afc 	.word	0x08014afc
 800ff74:	080105b5 	.word	0x080105b5
 800ff78:	20008298 	.word	0x20008298
 800ff7c:	20007da0 	.word	0x20007da0
 800ff80:	200000b8 	.word	0x200000b8
 800ff84:	20008294 	.word	0x20008294
 800ff88:	20008280 	.word	0x20008280
 800ff8c:	20008278 	.word	0x20008278

0800ff90 <vTaskSuspendAll>:
	vPortEndScheduler();
}
/*----------------------------------------------------------*/

void vTaskSuspendAll( void )
{
 800ff90:	b480      	push	{r7}
 800ff92:	af00      	add	r7, sp, #0
	do not otherwise exhibit real time behaviour. */
	portSOFTWARE_BARRIER();

	/* The scheduler is suspended if uxSchedulerSuspended is non-zero.  An increment
	is used to allow calls to vTaskSuspendAll() to nest. */
	++uxSchedulerSuspended;
 800ff94:	4b04      	ldr	r3, [pc, #16]	; (800ffa8 <vTaskSuspendAll+0x18>)
 800ff96:	681b      	ldr	r3, [r3, #0]
 800ff98:	3301      	adds	r3, #1
 800ff9a:	4a03      	ldr	r2, [pc, #12]	; (800ffa8 <vTaskSuspendAll+0x18>)
 800ff9c:	6013      	str	r3, [r2, #0]

	/* Enforces ordering for ports and optimised compilers that may otherwise place
	the above increment elsewhere. */
	portMEMORY_BARRIER();
}
 800ff9e:	bf00      	nop
 800ffa0:	46bd      	mov	sp, r7
 800ffa2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ffa6:	4770      	bx	lr
 800ffa8:	2000829c 	.word	0x2000829c

0800ffac <xTaskResumeAll>:

#endif /* configUSE_TICKLESS_IDLE */
/*----------------------------------------------------------*/

BaseType_t xTaskResumeAll( void )
{
 800ffac:	b580      	push	{r7, lr}
 800ffae:	b084      	sub	sp, #16
 800ffb0:	af00      	add	r7, sp, #0
TCB_t *pxTCB = NULL;
 800ffb2:	2300      	movs	r3, #0
 800ffb4:	60fb      	str	r3, [r7, #12]
BaseType_t xAlreadyYielded = pdFALSE;
 800ffb6:	2300      	movs	r3, #0
 800ffb8:	60bb      	str	r3, [r7, #8]

	/* If uxSchedulerSuspended is zero then this function does not match a
	previous call to vTaskSuspendAll(). */
	configASSERT( uxSchedulerSuspended );
 800ffba:	4b42      	ldr	r3, [pc, #264]	; (80100c4 <xTaskResumeAll+0x118>)
 800ffbc:	681b      	ldr	r3, [r3, #0]
 800ffbe:	2b00      	cmp	r3, #0
 800ffc0:	d10a      	bne.n	800ffd8 <xTaskResumeAll+0x2c>
	__asm volatile
 800ffc2:	f04f 0350 	mov.w	r3, #80	; 0x50
 800ffc6:	f383 8811 	msr	BASEPRI, r3
 800ffca:	f3bf 8f6f 	isb	sy
 800ffce:	f3bf 8f4f 	dsb	sy
 800ffd2:	603b      	str	r3, [r7, #0]
}
 800ffd4:	bf00      	nop
 800ffd6:	e7fe      	b.n	800ffd6 <xTaskResumeAll+0x2a>
	/* It is possible that an ISR caused a task to be removed from an event
	list while the scheduler was suspended.  If this was the case then the
	removed task will have been added to the xPendingReadyList.  Once the
	scheduler has been resumed it is safe to move all the pending ready
	tasks from this list into their appropriate ready list. */
	taskENTER_CRITICAL();
 800ffd8:	f001 f924 	bl	8011224 <vPortEnterCritical>
	{
		--uxSchedulerSuspended;
 800ffdc:	4b39      	ldr	r3, [pc, #228]	; (80100c4 <xTaskResumeAll+0x118>)
 800ffde:	681b      	ldr	r3, [r3, #0]
 800ffe0:	3b01      	subs	r3, #1
 800ffe2:	4a38      	ldr	r2, [pc, #224]	; (80100c4 <xTaskResumeAll+0x118>)
 800ffe4:	6013      	str	r3, [r2, #0]

		if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 800ffe6:	4b37      	ldr	r3, [pc, #220]	; (80100c4 <xTaskResumeAll+0x118>)
 800ffe8:	681b      	ldr	r3, [r3, #0]
 800ffea:	2b00      	cmp	r3, #0
 800ffec:	d162      	bne.n	80100b4 <xTaskResumeAll+0x108>
		{
			if( uxCurrentNumberOfTasks > ( UBaseType_t ) 0U )
 800ffee:	4b36      	ldr	r3, [pc, #216]	; (80100c8 <xTaskResumeAll+0x11c>)
 800fff0:	681b      	ldr	r3, [r3, #0]
 800fff2:	2b00      	cmp	r3, #0
 800fff4:	d05e      	beq.n	80100b4 <xTaskResumeAll+0x108>
			{
				/* Move any readied tasks from the pending list into the
				appropriate ready list. */
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 800fff6:	e02f      	b.n	8010058 <xTaskResumeAll+0xac>
				{
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xPendingReadyList ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800fff8:	4b34      	ldr	r3, [pc, #208]	; (80100cc <xTaskResumeAll+0x120>)
 800fffa:	68db      	ldr	r3, [r3, #12]
 800fffc:	68db      	ldr	r3, [r3, #12]
 800fffe:	60fb      	str	r3, [r7, #12]
					( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 8010000:	68fb      	ldr	r3, [r7, #12]
 8010002:	3318      	adds	r3, #24
 8010004:	4618      	mov	r0, r3
 8010006:	f7fe fedf 	bl	800edc8 <uxListRemove>
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 801000a:	68fb      	ldr	r3, [r7, #12]
 801000c:	3304      	adds	r3, #4
 801000e:	4618      	mov	r0, r3
 8010010:	f7fe feda 	bl	800edc8 <uxListRemove>
					prvAddTaskToReadyList( pxTCB );
 8010014:	68fb      	ldr	r3, [r7, #12]
 8010016:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8010018:	4b2d      	ldr	r3, [pc, #180]	; (80100d0 <xTaskResumeAll+0x124>)
 801001a:	681b      	ldr	r3, [r3, #0]
 801001c:	429a      	cmp	r2, r3
 801001e:	d903      	bls.n	8010028 <xTaskResumeAll+0x7c>
 8010020:	68fb      	ldr	r3, [r7, #12]
 8010022:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8010024:	4a2a      	ldr	r2, [pc, #168]	; (80100d0 <xTaskResumeAll+0x124>)
 8010026:	6013      	str	r3, [r2, #0]
 8010028:	68fb      	ldr	r3, [r7, #12]
 801002a:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 801002c:	4613      	mov	r3, r2
 801002e:	009b      	lsls	r3, r3, #2
 8010030:	4413      	add	r3, r2
 8010032:	009b      	lsls	r3, r3, #2
 8010034:	4a27      	ldr	r2, [pc, #156]	; (80100d4 <xTaskResumeAll+0x128>)
 8010036:	441a      	add	r2, r3
 8010038:	68fb      	ldr	r3, [r7, #12]
 801003a:	3304      	adds	r3, #4
 801003c:	4619      	mov	r1, r3
 801003e:	4610      	mov	r0, r2
 8010040:	f7fe fe65 	bl	800ed0e <vListInsertEnd>

					/* If the moved task has a priority higher than the current
					task then a yield must be performed. */
					if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 8010044:	68fb      	ldr	r3, [r7, #12]
 8010046:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8010048:	4b23      	ldr	r3, [pc, #140]	; (80100d8 <xTaskResumeAll+0x12c>)
 801004a:	681b      	ldr	r3, [r3, #0]
 801004c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 801004e:	429a      	cmp	r2, r3
 8010050:	d302      	bcc.n	8010058 <xTaskResumeAll+0xac>
					{
						xYieldPending = pdTRUE;
 8010052:	4b22      	ldr	r3, [pc, #136]	; (80100dc <xTaskResumeAll+0x130>)
 8010054:	2201      	movs	r2, #1
 8010056:	601a      	str	r2, [r3, #0]
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 8010058:	4b1c      	ldr	r3, [pc, #112]	; (80100cc <xTaskResumeAll+0x120>)
 801005a:	681b      	ldr	r3, [r3, #0]
 801005c:	2b00      	cmp	r3, #0
 801005e:	d1cb      	bne.n	800fff8 <xTaskResumeAll+0x4c>
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( pxTCB != NULL )
 8010060:	68fb      	ldr	r3, [r7, #12]
 8010062:	2b00      	cmp	r3, #0
 8010064:	d001      	beq.n	801006a <xTaskResumeAll+0xbe>
					which may have prevented the next unblock time from being
					re-calculated, in which case re-calculate it now.  Mainly
					important for low power tickless implementations, where
					this can prevent an unnecessary exit from low power
					state. */
					prvResetNextTaskUnblockTime();
 8010066:	f000 fb5f 	bl	8010728 <prvResetNextTaskUnblockTime>
				/* If any ticks occurred while the scheduler was suspended then
				they should be processed now.  This ensures the tick count does
				not	slip, and that any delayed tasks are resumed at the correct
				time. */
				{
					TickType_t xPendedCounts = xPendedTicks; /* Non-volatile copy. */
 801006a:	4b1d      	ldr	r3, [pc, #116]	; (80100e0 <xTaskResumeAll+0x134>)
 801006c:	681b      	ldr	r3, [r3, #0]
 801006e:	607b      	str	r3, [r7, #4]

					if( xPendedCounts > ( TickType_t ) 0U )
 8010070:	687b      	ldr	r3, [r7, #4]
 8010072:	2b00      	cmp	r3, #0
 8010074:	d010      	beq.n	8010098 <xTaskResumeAll+0xec>
					{
						do
						{
							if( xTaskIncrementTick() != pdFALSE )
 8010076:	f000 f847 	bl	8010108 <xTaskIncrementTick>
 801007a:	4603      	mov	r3, r0
 801007c:	2b00      	cmp	r3, #0
 801007e:	d002      	beq.n	8010086 <xTaskResumeAll+0xda>
							{
								xYieldPending = pdTRUE;
 8010080:	4b16      	ldr	r3, [pc, #88]	; (80100dc <xTaskResumeAll+0x130>)
 8010082:	2201      	movs	r2, #1
 8010084:	601a      	str	r2, [r3, #0]
							}
							else
							{
								mtCOVERAGE_TEST_MARKER();
							}
							--xPendedCounts;
 8010086:	687b      	ldr	r3, [r7, #4]
 8010088:	3b01      	subs	r3, #1
 801008a:	607b      	str	r3, [r7, #4]
						} while( xPendedCounts > ( TickType_t ) 0U );
 801008c:	687b      	ldr	r3, [r7, #4]
 801008e:	2b00      	cmp	r3, #0
 8010090:	d1f1      	bne.n	8010076 <xTaskResumeAll+0xca>

						xPendedTicks = 0;
 8010092:	4b13      	ldr	r3, [pc, #76]	; (80100e0 <xTaskResumeAll+0x134>)
 8010094:	2200      	movs	r2, #0
 8010096:	601a      	str	r2, [r3, #0]
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( xYieldPending != pdFALSE )
 8010098:	4b10      	ldr	r3, [pc, #64]	; (80100dc <xTaskResumeAll+0x130>)
 801009a:	681b      	ldr	r3, [r3, #0]
 801009c:	2b00      	cmp	r3, #0
 801009e:	d009      	beq.n	80100b4 <xTaskResumeAll+0x108>
				{
					#if( configUSE_PREEMPTION != 0 )
					{
						xAlreadyYielded = pdTRUE;
 80100a0:	2301      	movs	r3, #1
 80100a2:	60bb      	str	r3, [r7, #8]
					}
					#endif
					taskYIELD_IF_USING_PREEMPTION();
 80100a4:	4b0f      	ldr	r3, [pc, #60]	; (80100e4 <xTaskResumeAll+0x138>)
 80100a6:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 80100aa:	601a      	str	r2, [r3, #0]
 80100ac:	f3bf 8f4f 	dsb	sy
 80100b0:	f3bf 8f6f 	isb	sy
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 80100b4:	f001 f8e6 	bl	8011284 <vPortExitCritical>

	return xAlreadyYielded;
 80100b8:	68bb      	ldr	r3, [r7, #8]
}
 80100ba:	4618      	mov	r0, r3
 80100bc:	3710      	adds	r7, #16
 80100be:	46bd      	mov	sp, r7
 80100c0:	bd80      	pop	{r7, pc}
 80100c2:	bf00      	nop
 80100c4:	2000829c 	.word	0x2000829c
 80100c8:	20008274 	.word	0x20008274
 80100cc:	20008234 	.word	0x20008234
 80100d0:	2000827c 	.word	0x2000827c
 80100d4:	20007da4 	.word	0x20007da4
 80100d8:	20007da0 	.word	0x20007da0
 80100dc:	20008288 	.word	0x20008288
 80100e0:	20008284 	.word	0x20008284
 80100e4:	e000ed04 	.word	0xe000ed04

080100e8 <xTaskGetTickCount>:
/*-----------------------------------------------------------*/

TickType_t xTaskGetTickCount( void )
{
 80100e8:	b480      	push	{r7}
 80100ea:	b083      	sub	sp, #12
 80100ec:	af00      	add	r7, sp, #0
TickType_t xTicks;

	/* Critical section required if running on a 16 bit processor. */
	portTICK_TYPE_ENTER_CRITICAL();
	{
		xTicks = xTickCount;
 80100ee:	4b05      	ldr	r3, [pc, #20]	; (8010104 <xTaskGetTickCount+0x1c>)
 80100f0:	681b      	ldr	r3, [r3, #0]
 80100f2:	607b      	str	r3, [r7, #4]
	}
	portTICK_TYPE_EXIT_CRITICAL();

	return xTicks;
 80100f4:	687b      	ldr	r3, [r7, #4]
}
 80100f6:	4618      	mov	r0, r3
 80100f8:	370c      	adds	r7, #12
 80100fa:	46bd      	mov	sp, r7
 80100fc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8010100:	4770      	bx	lr
 8010102:	bf00      	nop
 8010104:	20008278 	.word	0x20008278

08010108 <xTaskIncrementTick>:

#endif /* INCLUDE_xTaskAbortDelay */
/*----------------------------------------------------------*/

BaseType_t xTaskIncrementTick( void )
{
 8010108:	b580      	push	{r7, lr}
 801010a:	b086      	sub	sp, #24
 801010c:	af00      	add	r7, sp, #0
TCB_t * pxTCB;
TickType_t xItemValue;
BaseType_t xSwitchRequired = pdFALSE;
 801010e:	2300      	movs	r3, #0
 8010110:	617b      	str	r3, [r7, #20]

	/* Called by the portable layer each time a tick interrupt occurs.
	Increments the tick then checks to see if the new tick value will cause any
	tasks to be unblocked. */
	traceTASK_INCREMENT_TICK( xTickCount );
	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8010112:	4b4f      	ldr	r3, [pc, #316]	; (8010250 <xTaskIncrementTick+0x148>)
 8010114:	681b      	ldr	r3, [r3, #0]
 8010116:	2b00      	cmp	r3, #0
 8010118:	f040 808f 	bne.w	801023a <xTaskIncrementTick+0x132>
	{
		/* Minor optimisation.  The tick count cannot change in this
		block. */
		const TickType_t xConstTickCount = xTickCount + ( TickType_t ) 1;
 801011c:	4b4d      	ldr	r3, [pc, #308]	; (8010254 <xTaskIncrementTick+0x14c>)
 801011e:	681b      	ldr	r3, [r3, #0]
 8010120:	3301      	adds	r3, #1
 8010122:	613b      	str	r3, [r7, #16]

		/* Increment the RTOS tick, switching the delayed and overflowed
		delayed lists if it wraps to 0. */
		xTickCount = xConstTickCount;
 8010124:	4a4b      	ldr	r2, [pc, #300]	; (8010254 <xTaskIncrementTick+0x14c>)
 8010126:	693b      	ldr	r3, [r7, #16]
 8010128:	6013      	str	r3, [r2, #0]

		if( xConstTickCount == ( TickType_t ) 0U ) /*lint !e774 'if' does not always evaluate to false as it is looking for an overflow. */
 801012a:	693b      	ldr	r3, [r7, #16]
 801012c:	2b00      	cmp	r3, #0
 801012e:	d120      	bne.n	8010172 <xTaskIncrementTick+0x6a>
		{
			taskSWITCH_DELAYED_LISTS();
 8010130:	4b49      	ldr	r3, [pc, #292]	; (8010258 <xTaskIncrementTick+0x150>)
 8010132:	681b      	ldr	r3, [r3, #0]
 8010134:	681b      	ldr	r3, [r3, #0]
 8010136:	2b00      	cmp	r3, #0
 8010138:	d00a      	beq.n	8010150 <xTaskIncrementTick+0x48>
	__asm volatile
 801013a:	f04f 0350 	mov.w	r3, #80	; 0x50
 801013e:	f383 8811 	msr	BASEPRI, r3
 8010142:	f3bf 8f6f 	isb	sy
 8010146:	f3bf 8f4f 	dsb	sy
 801014a:	603b      	str	r3, [r7, #0]
}
 801014c:	bf00      	nop
 801014e:	e7fe      	b.n	801014e <xTaskIncrementTick+0x46>
 8010150:	4b41      	ldr	r3, [pc, #260]	; (8010258 <xTaskIncrementTick+0x150>)
 8010152:	681b      	ldr	r3, [r3, #0]
 8010154:	60fb      	str	r3, [r7, #12]
 8010156:	4b41      	ldr	r3, [pc, #260]	; (801025c <xTaskIncrementTick+0x154>)
 8010158:	681b      	ldr	r3, [r3, #0]
 801015a:	4a3f      	ldr	r2, [pc, #252]	; (8010258 <xTaskIncrementTick+0x150>)
 801015c:	6013      	str	r3, [r2, #0]
 801015e:	4a3f      	ldr	r2, [pc, #252]	; (801025c <xTaskIncrementTick+0x154>)
 8010160:	68fb      	ldr	r3, [r7, #12]
 8010162:	6013      	str	r3, [r2, #0]
 8010164:	4b3e      	ldr	r3, [pc, #248]	; (8010260 <xTaskIncrementTick+0x158>)
 8010166:	681b      	ldr	r3, [r3, #0]
 8010168:	3301      	adds	r3, #1
 801016a:	4a3d      	ldr	r2, [pc, #244]	; (8010260 <xTaskIncrementTick+0x158>)
 801016c:	6013      	str	r3, [r2, #0]
 801016e:	f000 fadb 	bl	8010728 <prvResetNextTaskUnblockTime>

		/* See if this tick has made a timeout expire.  Tasks are stored in
		the	queue in the order of their wake time - meaning once one task
		has been found whose block time has not expired there is no need to
		look any further down the list. */
		if( xConstTickCount >= xNextTaskUnblockTime )
 8010172:	4b3c      	ldr	r3, [pc, #240]	; (8010264 <xTaskIncrementTick+0x15c>)
 8010174:	681b      	ldr	r3, [r3, #0]
 8010176:	693a      	ldr	r2, [r7, #16]
 8010178:	429a      	cmp	r2, r3
 801017a:	d349      	bcc.n	8010210 <xTaskIncrementTick+0x108>
		{
			for( ;; )
			{
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 801017c:	4b36      	ldr	r3, [pc, #216]	; (8010258 <xTaskIncrementTick+0x150>)
 801017e:	681b      	ldr	r3, [r3, #0]
 8010180:	681b      	ldr	r3, [r3, #0]
 8010182:	2b00      	cmp	r3, #0
 8010184:	d104      	bne.n	8010190 <xTaskIncrementTick+0x88>
					/* The delayed list is empty.  Set xNextTaskUnblockTime
					to the maximum possible value so it is extremely
					unlikely that the
					if( xTickCount >= xNextTaskUnblockTime ) test will pass
					next time through. */
					xNextTaskUnblockTime = portMAX_DELAY; /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8010186:	4b37      	ldr	r3, [pc, #220]	; (8010264 <xTaskIncrementTick+0x15c>)
 8010188:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 801018c:	601a      	str	r2, [r3, #0]
					break;
 801018e:	e03f      	b.n	8010210 <xTaskIncrementTick+0x108>
				{
					/* The delayed list is not empty, get the value of the
					item at the head of the delayed list.  This is the time
					at which the task at the head of the delayed list must
					be removed from the Blocked state. */
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8010190:	4b31      	ldr	r3, [pc, #196]	; (8010258 <xTaskIncrementTick+0x150>)
 8010192:	681b      	ldr	r3, [r3, #0]
 8010194:	68db      	ldr	r3, [r3, #12]
 8010196:	68db      	ldr	r3, [r3, #12]
 8010198:	60bb      	str	r3, [r7, #8]
					xItemValue = listGET_LIST_ITEM_VALUE( &( pxTCB->xStateListItem ) );
 801019a:	68bb      	ldr	r3, [r7, #8]
 801019c:	685b      	ldr	r3, [r3, #4]
 801019e:	607b      	str	r3, [r7, #4]

					if( xConstTickCount < xItemValue )
 80101a0:	693a      	ldr	r2, [r7, #16]
 80101a2:	687b      	ldr	r3, [r7, #4]
 80101a4:	429a      	cmp	r2, r3
 80101a6:	d203      	bcs.n	80101b0 <xTaskIncrementTick+0xa8>
						/* It is not time to unblock this item yet, but the
						item value is the time at which the task at the head
						of the blocked list must be removed from the Blocked
						state -	so record the item value in
						xNextTaskUnblockTime. */
						xNextTaskUnblockTime = xItemValue;
 80101a8:	4a2e      	ldr	r2, [pc, #184]	; (8010264 <xTaskIncrementTick+0x15c>)
 80101aa:	687b      	ldr	r3, [r7, #4]
 80101ac:	6013      	str	r3, [r2, #0]
						break; /*lint !e9011 Code structure here is deedmed easier to understand with multiple breaks. */
 80101ae:	e02f      	b.n	8010210 <xTaskIncrementTick+0x108>
					{
						mtCOVERAGE_TEST_MARKER();
					}

					/* It is time to remove the item from the Blocked state. */
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 80101b0:	68bb      	ldr	r3, [r7, #8]
 80101b2:	3304      	adds	r3, #4
 80101b4:	4618      	mov	r0, r3
 80101b6:	f7fe fe07 	bl	800edc8 <uxListRemove>

					/* Is the task waiting on an event also?  If so remove
					it from the event list. */
					if( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) != NULL )
 80101ba:	68bb      	ldr	r3, [r7, #8]
 80101bc:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80101be:	2b00      	cmp	r3, #0
 80101c0:	d004      	beq.n	80101cc <xTaskIncrementTick+0xc4>
					{
						( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 80101c2:	68bb      	ldr	r3, [r7, #8]
 80101c4:	3318      	adds	r3, #24
 80101c6:	4618      	mov	r0, r3
 80101c8:	f7fe fdfe 	bl	800edc8 <uxListRemove>
						mtCOVERAGE_TEST_MARKER();
					}

					/* Place the unblocked task into the appropriate ready
					list. */
					prvAddTaskToReadyList( pxTCB );
 80101cc:	68bb      	ldr	r3, [r7, #8]
 80101ce:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80101d0:	4b25      	ldr	r3, [pc, #148]	; (8010268 <xTaskIncrementTick+0x160>)
 80101d2:	681b      	ldr	r3, [r3, #0]
 80101d4:	429a      	cmp	r2, r3
 80101d6:	d903      	bls.n	80101e0 <xTaskIncrementTick+0xd8>
 80101d8:	68bb      	ldr	r3, [r7, #8]
 80101da:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80101dc:	4a22      	ldr	r2, [pc, #136]	; (8010268 <xTaskIncrementTick+0x160>)
 80101de:	6013      	str	r3, [r2, #0]
 80101e0:	68bb      	ldr	r3, [r7, #8]
 80101e2:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80101e4:	4613      	mov	r3, r2
 80101e6:	009b      	lsls	r3, r3, #2
 80101e8:	4413      	add	r3, r2
 80101ea:	009b      	lsls	r3, r3, #2
 80101ec:	4a1f      	ldr	r2, [pc, #124]	; (801026c <xTaskIncrementTick+0x164>)
 80101ee:	441a      	add	r2, r3
 80101f0:	68bb      	ldr	r3, [r7, #8]
 80101f2:	3304      	adds	r3, #4
 80101f4:	4619      	mov	r1, r3
 80101f6:	4610      	mov	r0, r2
 80101f8:	f7fe fd89 	bl	800ed0e <vListInsertEnd>
					{
						/* Preemption is on, but a context switch should
						only be performed if the unblocked task has a
						priority that is equal to or higher than the
						currently executing task. */
						if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 80101fc:	68bb      	ldr	r3, [r7, #8]
 80101fe:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8010200:	4b1b      	ldr	r3, [pc, #108]	; (8010270 <xTaskIncrementTick+0x168>)
 8010202:	681b      	ldr	r3, [r3, #0]
 8010204:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8010206:	429a      	cmp	r2, r3
 8010208:	d3b8      	bcc.n	801017c <xTaskIncrementTick+0x74>
						{
							xSwitchRequired = pdTRUE;
 801020a:	2301      	movs	r3, #1
 801020c:	617b      	str	r3, [r7, #20]
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 801020e:	e7b5      	b.n	801017c <xTaskIncrementTick+0x74>
		/* Tasks of equal priority to the currently running task will share
		processing time (time slice) if preemption is on, and the application
		writer has not explicitly turned time slicing off. */
		#if ( ( configUSE_PREEMPTION == 1 ) && ( configUSE_TIME_SLICING == 1 ) )
		{
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ pxCurrentTCB->uxPriority ] ) ) > ( UBaseType_t ) 1 )
 8010210:	4b17      	ldr	r3, [pc, #92]	; (8010270 <xTaskIncrementTick+0x168>)
 8010212:	681b      	ldr	r3, [r3, #0]
 8010214:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8010216:	4915      	ldr	r1, [pc, #84]	; (801026c <xTaskIncrementTick+0x164>)
 8010218:	4613      	mov	r3, r2
 801021a:	009b      	lsls	r3, r3, #2
 801021c:	4413      	add	r3, r2
 801021e:	009b      	lsls	r3, r3, #2
 8010220:	440b      	add	r3, r1
 8010222:	681b      	ldr	r3, [r3, #0]
 8010224:	2b01      	cmp	r3, #1
 8010226:	d901      	bls.n	801022c <xTaskIncrementTick+0x124>
			{
				xSwitchRequired = pdTRUE;
 8010228:	2301      	movs	r3, #1
 801022a:	617b      	str	r3, [r7, #20]
		}
		#endif /* configUSE_TICK_HOOK */

		#if ( configUSE_PREEMPTION == 1 )
		{
			if( xYieldPending != pdFALSE )
 801022c:	4b11      	ldr	r3, [pc, #68]	; (8010274 <xTaskIncrementTick+0x16c>)
 801022e:	681b      	ldr	r3, [r3, #0]
 8010230:	2b00      	cmp	r3, #0
 8010232:	d007      	beq.n	8010244 <xTaskIncrementTick+0x13c>
			{
				xSwitchRequired = pdTRUE;
 8010234:	2301      	movs	r3, #1
 8010236:	617b      	str	r3, [r7, #20]
 8010238:	e004      	b.n	8010244 <xTaskIncrementTick+0x13c>
		}
		#endif /* configUSE_PREEMPTION */
	}
	else
	{
		++xPendedTicks;
 801023a:	4b0f      	ldr	r3, [pc, #60]	; (8010278 <xTaskIncrementTick+0x170>)
 801023c:	681b      	ldr	r3, [r3, #0]
 801023e:	3301      	adds	r3, #1
 8010240:	4a0d      	ldr	r2, [pc, #52]	; (8010278 <xTaskIncrementTick+0x170>)
 8010242:	6013      	str	r3, [r2, #0]
			vApplicationTickHook();
		}
		#endif
	}

	return xSwitchRequired;
 8010244:	697b      	ldr	r3, [r7, #20]
}
 8010246:	4618      	mov	r0, r3
 8010248:	3718      	adds	r7, #24
 801024a:	46bd      	mov	sp, r7
 801024c:	bd80      	pop	{r7, pc}
 801024e:	bf00      	nop
 8010250:	2000829c 	.word	0x2000829c
 8010254:	20008278 	.word	0x20008278
 8010258:	2000822c 	.word	0x2000822c
 801025c:	20008230 	.word	0x20008230
 8010260:	2000828c 	.word	0x2000828c
 8010264:	20008294 	.word	0x20008294
 8010268:	2000827c 	.word	0x2000827c
 801026c:	20007da4 	.word	0x20007da4
 8010270:	20007da0 	.word	0x20007da0
 8010274:	20008288 	.word	0x20008288
 8010278:	20008284 	.word	0x20008284

0801027c <vTaskSwitchContext>:

#endif /* configUSE_APPLICATION_TASK_TAG */
/*-----------------------------------------------------------*/

void vTaskSwitchContext( void )
{
 801027c:	b480      	push	{r7}
 801027e:	b085      	sub	sp, #20
 8010280:	af00      	add	r7, sp, #0
	if( uxSchedulerSuspended != ( UBaseType_t ) pdFALSE )
 8010282:	4b2a      	ldr	r3, [pc, #168]	; (801032c <vTaskSwitchContext+0xb0>)
 8010284:	681b      	ldr	r3, [r3, #0]
 8010286:	2b00      	cmp	r3, #0
 8010288:	d003      	beq.n	8010292 <vTaskSwitchContext+0x16>
	{
		/* The scheduler is currently suspended - do not allow a context
		switch. */
		xYieldPending = pdTRUE;
 801028a:	4b29      	ldr	r3, [pc, #164]	; (8010330 <vTaskSwitchContext+0xb4>)
 801028c:	2201      	movs	r2, #1
 801028e:	601a      	str	r2, [r3, #0]
			for additional information. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
		}
		#endif /* configUSE_NEWLIB_REENTRANT */
	}
}
 8010290:	e046      	b.n	8010320 <vTaskSwitchContext+0xa4>
		xYieldPending = pdFALSE;
 8010292:	4b27      	ldr	r3, [pc, #156]	; (8010330 <vTaskSwitchContext+0xb4>)
 8010294:	2200      	movs	r2, #0
 8010296:	601a      	str	r2, [r3, #0]
		taskSELECT_HIGHEST_PRIORITY_TASK(); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8010298:	4b26      	ldr	r3, [pc, #152]	; (8010334 <vTaskSwitchContext+0xb8>)
 801029a:	681b      	ldr	r3, [r3, #0]
 801029c:	60fb      	str	r3, [r7, #12]
 801029e:	e010      	b.n	80102c2 <vTaskSwitchContext+0x46>
 80102a0:	68fb      	ldr	r3, [r7, #12]
 80102a2:	2b00      	cmp	r3, #0
 80102a4:	d10a      	bne.n	80102bc <vTaskSwitchContext+0x40>
	__asm volatile
 80102a6:	f04f 0350 	mov.w	r3, #80	; 0x50
 80102aa:	f383 8811 	msr	BASEPRI, r3
 80102ae:	f3bf 8f6f 	isb	sy
 80102b2:	f3bf 8f4f 	dsb	sy
 80102b6:	607b      	str	r3, [r7, #4]
}
 80102b8:	bf00      	nop
 80102ba:	e7fe      	b.n	80102ba <vTaskSwitchContext+0x3e>
 80102bc:	68fb      	ldr	r3, [r7, #12]
 80102be:	3b01      	subs	r3, #1
 80102c0:	60fb      	str	r3, [r7, #12]
 80102c2:	491d      	ldr	r1, [pc, #116]	; (8010338 <vTaskSwitchContext+0xbc>)
 80102c4:	68fa      	ldr	r2, [r7, #12]
 80102c6:	4613      	mov	r3, r2
 80102c8:	009b      	lsls	r3, r3, #2
 80102ca:	4413      	add	r3, r2
 80102cc:	009b      	lsls	r3, r3, #2
 80102ce:	440b      	add	r3, r1
 80102d0:	681b      	ldr	r3, [r3, #0]
 80102d2:	2b00      	cmp	r3, #0
 80102d4:	d0e4      	beq.n	80102a0 <vTaskSwitchContext+0x24>
 80102d6:	68fa      	ldr	r2, [r7, #12]
 80102d8:	4613      	mov	r3, r2
 80102da:	009b      	lsls	r3, r3, #2
 80102dc:	4413      	add	r3, r2
 80102de:	009b      	lsls	r3, r3, #2
 80102e0:	4a15      	ldr	r2, [pc, #84]	; (8010338 <vTaskSwitchContext+0xbc>)
 80102e2:	4413      	add	r3, r2
 80102e4:	60bb      	str	r3, [r7, #8]
 80102e6:	68bb      	ldr	r3, [r7, #8]
 80102e8:	685b      	ldr	r3, [r3, #4]
 80102ea:	685a      	ldr	r2, [r3, #4]
 80102ec:	68bb      	ldr	r3, [r7, #8]
 80102ee:	605a      	str	r2, [r3, #4]
 80102f0:	68bb      	ldr	r3, [r7, #8]
 80102f2:	685a      	ldr	r2, [r3, #4]
 80102f4:	68bb      	ldr	r3, [r7, #8]
 80102f6:	3308      	adds	r3, #8
 80102f8:	429a      	cmp	r2, r3
 80102fa:	d104      	bne.n	8010306 <vTaskSwitchContext+0x8a>
 80102fc:	68bb      	ldr	r3, [r7, #8]
 80102fe:	685b      	ldr	r3, [r3, #4]
 8010300:	685a      	ldr	r2, [r3, #4]
 8010302:	68bb      	ldr	r3, [r7, #8]
 8010304:	605a      	str	r2, [r3, #4]
 8010306:	68bb      	ldr	r3, [r7, #8]
 8010308:	685b      	ldr	r3, [r3, #4]
 801030a:	68db      	ldr	r3, [r3, #12]
 801030c:	4a0b      	ldr	r2, [pc, #44]	; (801033c <vTaskSwitchContext+0xc0>)
 801030e:	6013      	str	r3, [r2, #0]
 8010310:	4a08      	ldr	r2, [pc, #32]	; (8010334 <vTaskSwitchContext+0xb8>)
 8010312:	68fb      	ldr	r3, [r7, #12]
 8010314:	6013      	str	r3, [r2, #0]
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
 8010316:	4b09      	ldr	r3, [pc, #36]	; (801033c <vTaskSwitchContext+0xc0>)
 8010318:	681b      	ldr	r3, [r3, #0]
 801031a:	3354      	adds	r3, #84	; 0x54
 801031c:	4a08      	ldr	r2, [pc, #32]	; (8010340 <vTaskSwitchContext+0xc4>)
 801031e:	6013      	str	r3, [r2, #0]
}
 8010320:	bf00      	nop
 8010322:	3714      	adds	r7, #20
 8010324:	46bd      	mov	sp, r7
 8010326:	f85d 7b04 	ldr.w	r7, [sp], #4
 801032a:	4770      	bx	lr
 801032c:	2000829c 	.word	0x2000829c
 8010330:	20008288 	.word	0x20008288
 8010334:	2000827c 	.word	0x2000827c
 8010338:	20007da4 	.word	0x20007da4
 801033c:	20007da0 	.word	0x20007da0
 8010340:	200000b8 	.word	0x200000b8

08010344 <vTaskPlaceOnEventList>:
/*-----------------------------------------------------------*/

void vTaskPlaceOnEventList( List_t * const pxEventList, const TickType_t xTicksToWait )
{
 8010344:	b580      	push	{r7, lr}
 8010346:	b084      	sub	sp, #16
 8010348:	af00      	add	r7, sp, #0
 801034a:	6078      	str	r0, [r7, #4]
 801034c:	6039      	str	r1, [r7, #0]
	configASSERT( pxEventList );
 801034e:	687b      	ldr	r3, [r7, #4]
 8010350:	2b00      	cmp	r3, #0
 8010352:	d10a      	bne.n	801036a <vTaskPlaceOnEventList+0x26>
	__asm volatile
 8010354:	f04f 0350 	mov.w	r3, #80	; 0x50
 8010358:	f383 8811 	msr	BASEPRI, r3
 801035c:	f3bf 8f6f 	isb	sy
 8010360:	f3bf 8f4f 	dsb	sy
 8010364:	60fb      	str	r3, [r7, #12]
}
 8010366:	bf00      	nop
 8010368:	e7fe      	b.n	8010368 <vTaskPlaceOnEventList+0x24>

	/* Place the event list item of the TCB in the appropriate event list.
	This is placed in the list in priority order so the highest priority task
	is the first to be woken by the event.  The queue that contains the event
	list is locked, preventing simultaneous access from interrupts. */
	vListInsert( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 801036a:	4b07      	ldr	r3, [pc, #28]	; (8010388 <vTaskPlaceOnEventList+0x44>)
 801036c:	681b      	ldr	r3, [r3, #0]
 801036e:	3318      	adds	r3, #24
 8010370:	4619      	mov	r1, r3
 8010372:	6878      	ldr	r0, [r7, #4]
 8010374:	f7fe fcef 	bl	800ed56 <vListInsert>

	prvAddCurrentTaskToDelayedList( xTicksToWait, pdTRUE );
 8010378:	2101      	movs	r1, #1
 801037a:	6838      	ldr	r0, [r7, #0]
 801037c:	f000 fa80 	bl	8010880 <prvAddCurrentTaskToDelayedList>
}
 8010380:	bf00      	nop
 8010382:	3710      	adds	r7, #16
 8010384:	46bd      	mov	sp, r7
 8010386:	bd80      	pop	{r7, pc}
 8010388:	20007da0 	.word	0x20007da0

0801038c <vTaskPlaceOnEventListRestricted>:
/*-----------------------------------------------------------*/

#if( configUSE_TIMERS == 1 )

	void vTaskPlaceOnEventListRestricted( List_t * const pxEventList, TickType_t xTicksToWait, const BaseType_t xWaitIndefinitely )
	{
 801038c:	b580      	push	{r7, lr}
 801038e:	b086      	sub	sp, #24
 8010390:	af00      	add	r7, sp, #0
 8010392:	60f8      	str	r0, [r7, #12]
 8010394:	60b9      	str	r1, [r7, #8]
 8010396:	607a      	str	r2, [r7, #4]
		configASSERT( pxEventList );
 8010398:	68fb      	ldr	r3, [r7, #12]
 801039a:	2b00      	cmp	r3, #0
 801039c:	d10a      	bne.n	80103b4 <vTaskPlaceOnEventListRestricted+0x28>
	__asm volatile
 801039e:	f04f 0350 	mov.w	r3, #80	; 0x50
 80103a2:	f383 8811 	msr	BASEPRI, r3
 80103a6:	f3bf 8f6f 	isb	sy
 80103aa:	f3bf 8f4f 	dsb	sy
 80103ae:	617b      	str	r3, [r7, #20]
}
 80103b0:	bf00      	nop
 80103b2:	e7fe      	b.n	80103b2 <vTaskPlaceOnEventListRestricted+0x26>

		/* Place the event list item of the TCB in the appropriate event list.
		In this case it is assume that this is the only task that is going to
		be waiting on this event list, so the faster vListInsertEnd() function
		can be used in place of vListInsert. */
		vListInsertEnd( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 80103b4:	4b0a      	ldr	r3, [pc, #40]	; (80103e0 <vTaskPlaceOnEventListRestricted+0x54>)
 80103b6:	681b      	ldr	r3, [r3, #0]
 80103b8:	3318      	adds	r3, #24
 80103ba:	4619      	mov	r1, r3
 80103bc:	68f8      	ldr	r0, [r7, #12]
 80103be:	f7fe fca6 	bl	800ed0e <vListInsertEnd>

		/* If the task should block indefinitely then set the block time to a
		value that will be recognised as an indefinite delay inside the
		prvAddCurrentTaskToDelayedList() function. */
		if( xWaitIndefinitely != pdFALSE )
 80103c2:	687b      	ldr	r3, [r7, #4]
 80103c4:	2b00      	cmp	r3, #0
 80103c6:	d002      	beq.n	80103ce <vTaskPlaceOnEventListRestricted+0x42>
		{
			xTicksToWait = portMAX_DELAY;
 80103c8:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 80103cc:	60bb      	str	r3, [r7, #8]
		}

		traceTASK_DELAY_UNTIL( ( xTickCount + xTicksToWait ) );
		prvAddCurrentTaskToDelayedList( xTicksToWait, xWaitIndefinitely );
 80103ce:	6879      	ldr	r1, [r7, #4]
 80103d0:	68b8      	ldr	r0, [r7, #8]
 80103d2:	f000 fa55 	bl	8010880 <prvAddCurrentTaskToDelayedList>
	}
 80103d6:	bf00      	nop
 80103d8:	3718      	adds	r7, #24
 80103da:	46bd      	mov	sp, r7
 80103dc:	bd80      	pop	{r7, pc}
 80103de:	bf00      	nop
 80103e0:	20007da0 	.word	0x20007da0

080103e4 <xTaskRemoveFromEventList>:

#endif /* configUSE_TIMERS */
/*-----------------------------------------------------------*/

BaseType_t xTaskRemoveFromEventList( const List_t * const pxEventList )
{
 80103e4:	b580      	push	{r7, lr}
 80103e6:	b086      	sub	sp, #24
 80103e8:	af00      	add	r7, sp, #0
 80103ea:	6078      	str	r0, [r7, #4]
	get called - the lock count on the queue will get modified instead.  This
	means exclusive access to the event list is guaranteed here.

	This function assumes that a check has already been made to ensure that
	pxEventList is not empty. */
	pxUnblockedTCB = listGET_OWNER_OF_HEAD_ENTRY( pxEventList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 80103ec:	687b      	ldr	r3, [r7, #4]
 80103ee:	68db      	ldr	r3, [r3, #12]
 80103f0:	68db      	ldr	r3, [r3, #12]
 80103f2:	613b      	str	r3, [r7, #16]
	configASSERT( pxUnblockedTCB );
 80103f4:	693b      	ldr	r3, [r7, #16]
 80103f6:	2b00      	cmp	r3, #0
 80103f8:	d10a      	bne.n	8010410 <xTaskRemoveFromEventList+0x2c>
	__asm volatile
 80103fa:	f04f 0350 	mov.w	r3, #80	; 0x50
 80103fe:	f383 8811 	msr	BASEPRI, r3
 8010402:	f3bf 8f6f 	isb	sy
 8010406:	f3bf 8f4f 	dsb	sy
 801040a:	60fb      	str	r3, [r7, #12]
}
 801040c:	bf00      	nop
 801040e:	e7fe      	b.n	801040e <xTaskRemoveFromEventList+0x2a>
	( void ) uxListRemove( &( pxUnblockedTCB->xEventListItem ) );
 8010410:	693b      	ldr	r3, [r7, #16]
 8010412:	3318      	adds	r3, #24
 8010414:	4618      	mov	r0, r3
 8010416:	f7fe fcd7 	bl	800edc8 <uxListRemove>

	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 801041a:	4b1e      	ldr	r3, [pc, #120]	; (8010494 <xTaskRemoveFromEventList+0xb0>)
 801041c:	681b      	ldr	r3, [r3, #0]
 801041e:	2b00      	cmp	r3, #0
 8010420:	d11d      	bne.n	801045e <xTaskRemoveFromEventList+0x7a>
	{
		( void ) uxListRemove( &( pxUnblockedTCB->xStateListItem ) );
 8010422:	693b      	ldr	r3, [r7, #16]
 8010424:	3304      	adds	r3, #4
 8010426:	4618      	mov	r0, r3
 8010428:	f7fe fcce 	bl	800edc8 <uxListRemove>
		prvAddTaskToReadyList( pxUnblockedTCB );
 801042c:	693b      	ldr	r3, [r7, #16]
 801042e:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8010430:	4b19      	ldr	r3, [pc, #100]	; (8010498 <xTaskRemoveFromEventList+0xb4>)
 8010432:	681b      	ldr	r3, [r3, #0]
 8010434:	429a      	cmp	r2, r3
 8010436:	d903      	bls.n	8010440 <xTaskRemoveFromEventList+0x5c>
 8010438:	693b      	ldr	r3, [r7, #16]
 801043a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 801043c:	4a16      	ldr	r2, [pc, #88]	; (8010498 <xTaskRemoveFromEventList+0xb4>)
 801043e:	6013      	str	r3, [r2, #0]
 8010440:	693b      	ldr	r3, [r7, #16]
 8010442:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8010444:	4613      	mov	r3, r2
 8010446:	009b      	lsls	r3, r3, #2
 8010448:	4413      	add	r3, r2
 801044a:	009b      	lsls	r3, r3, #2
 801044c:	4a13      	ldr	r2, [pc, #76]	; (801049c <xTaskRemoveFromEventList+0xb8>)
 801044e:	441a      	add	r2, r3
 8010450:	693b      	ldr	r3, [r7, #16]
 8010452:	3304      	adds	r3, #4
 8010454:	4619      	mov	r1, r3
 8010456:	4610      	mov	r0, r2
 8010458:	f7fe fc59 	bl	800ed0e <vListInsertEnd>
 801045c:	e005      	b.n	801046a <xTaskRemoveFromEventList+0x86>
	}
	else
	{
		/* The delayed and ready lists cannot be accessed, so hold this task
		pending until the scheduler is resumed. */
		vListInsertEnd( &( xPendingReadyList ), &( pxUnblockedTCB->xEventListItem ) );
 801045e:	693b      	ldr	r3, [r7, #16]
 8010460:	3318      	adds	r3, #24
 8010462:	4619      	mov	r1, r3
 8010464:	480e      	ldr	r0, [pc, #56]	; (80104a0 <xTaskRemoveFromEventList+0xbc>)
 8010466:	f7fe fc52 	bl	800ed0e <vListInsertEnd>
	}

	if( pxUnblockedTCB->uxPriority > pxCurrentTCB->uxPriority )
 801046a:	693b      	ldr	r3, [r7, #16]
 801046c:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 801046e:	4b0d      	ldr	r3, [pc, #52]	; (80104a4 <xTaskRemoveFromEventList+0xc0>)
 8010470:	681b      	ldr	r3, [r3, #0]
 8010472:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8010474:	429a      	cmp	r2, r3
 8010476:	d905      	bls.n	8010484 <xTaskRemoveFromEventList+0xa0>
	{
		/* Return true if the task removed from the event list has a higher
		priority than the calling task.  This allows the calling task to know if
		it should force a context switch now. */
		xReturn = pdTRUE;
 8010478:	2301      	movs	r3, #1
 801047a:	617b      	str	r3, [r7, #20]

		/* Mark that a yield is pending in case the user is not using the
		"xHigherPriorityTaskWoken" parameter to an ISR safe FreeRTOS function. */
		xYieldPending = pdTRUE;
 801047c:	4b0a      	ldr	r3, [pc, #40]	; (80104a8 <xTaskRemoveFromEventList+0xc4>)
 801047e:	2201      	movs	r2, #1
 8010480:	601a      	str	r2, [r3, #0]
 8010482:	e001      	b.n	8010488 <xTaskRemoveFromEventList+0xa4>
	}
	else
	{
		xReturn = pdFALSE;
 8010484:	2300      	movs	r3, #0
 8010486:	617b      	str	r3, [r7, #20]
	}

	return xReturn;
 8010488:	697b      	ldr	r3, [r7, #20]
}
 801048a:	4618      	mov	r0, r3
 801048c:	3718      	adds	r7, #24
 801048e:	46bd      	mov	sp, r7
 8010490:	bd80      	pop	{r7, pc}
 8010492:	bf00      	nop
 8010494:	2000829c 	.word	0x2000829c
 8010498:	2000827c 	.word	0x2000827c
 801049c:	20007da4 	.word	0x20007da4
 80104a0:	20008234 	.word	0x20008234
 80104a4:	20007da0 	.word	0x20007da0
 80104a8:	20008288 	.word	0x20008288

080104ac <vTaskInternalSetTimeOutState>:
	taskEXIT_CRITICAL();
}
/*-----------------------------------------------------------*/

void vTaskInternalSetTimeOutState( TimeOut_t * const pxTimeOut )
{
 80104ac:	b480      	push	{r7}
 80104ae:	b083      	sub	sp, #12
 80104b0:	af00      	add	r7, sp, #0
 80104b2:	6078      	str	r0, [r7, #4]
	/* For internal use only as it does not use a critical section. */
	pxTimeOut->xOverflowCount = xNumOfOverflows;
 80104b4:	4b06      	ldr	r3, [pc, #24]	; (80104d0 <vTaskInternalSetTimeOutState+0x24>)
 80104b6:	681a      	ldr	r2, [r3, #0]
 80104b8:	687b      	ldr	r3, [r7, #4]
 80104ba:	601a      	str	r2, [r3, #0]
	pxTimeOut->xTimeOnEntering = xTickCount;
 80104bc:	4b05      	ldr	r3, [pc, #20]	; (80104d4 <vTaskInternalSetTimeOutState+0x28>)
 80104be:	681a      	ldr	r2, [r3, #0]
 80104c0:	687b      	ldr	r3, [r7, #4]
 80104c2:	605a      	str	r2, [r3, #4]
}
 80104c4:	bf00      	nop
 80104c6:	370c      	adds	r7, #12
 80104c8:	46bd      	mov	sp, r7
 80104ca:	f85d 7b04 	ldr.w	r7, [sp], #4
 80104ce:	4770      	bx	lr
 80104d0:	2000828c 	.word	0x2000828c
 80104d4:	20008278 	.word	0x20008278

080104d8 <xTaskCheckForTimeOut>:
/*-----------------------------------------------------------*/

BaseType_t xTaskCheckForTimeOut( TimeOut_t * const pxTimeOut, TickType_t * const pxTicksToWait )
{
 80104d8:	b580      	push	{r7, lr}
 80104da:	b088      	sub	sp, #32
 80104dc:	af00      	add	r7, sp, #0
 80104de:	6078      	str	r0, [r7, #4]
 80104e0:	6039      	str	r1, [r7, #0]
BaseType_t xReturn;

	configASSERT( pxTimeOut );
 80104e2:	687b      	ldr	r3, [r7, #4]
 80104e4:	2b00      	cmp	r3, #0
 80104e6:	d10a      	bne.n	80104fe <xTaskCheckForTimeOut+0x26>
	__asm volatile
 80104e8:	f04f 0350 	mov.w	r3, #80	; 0x50
 80104ec:	f383 8811 	msr	BASEPRI, r3
 80104f0:	f3bf 8f6f 	isb	sy
 80104f4:	f3bf 8f4f 	dsb	sy
 80104f8:	613b      	str	r3, [r7, #16]
}
 80104fa:	bf00      	nop
 80104fc:	e7fe      	b.n	80104fc <xTaskCheckForTimeOut+0x24>
	configASSERT( pxTicksToWait );
 80104fe:	683b      	ldr	r3, [r7, #0]
 8010500:	2b00      	cmp	r3, #0
 8010502:	d10a      	bne.n	801051a <xTaskCheckForTimeOut+0x42>
	__asm volatile
 8010504:	f04f 0350 	mov.w	r3, #80	; 0x50
 8010508:	f383 8811 	msr	BASEPRI, r3
 801050c:	f3bf 8f6f 	isb	sy
 8010510:	f3bf 8f4f 	dsb	sy
 8010514:	60fb      	str	r3, [r7, #12]
}
 8010516:	bf00      	nop
 8010518:	e7fe      	b.n	8010518 <xTaskCheckForTimeOut+0x40>

	taskENTER_CRITICAL();
 801051a:	f000 fe83 	bl	8011224 <vPortEnterCritical>
	{
		/* Minor optimisation.  The tick count cannot change in this block. */
		const TickType_t xConstTickCount = xTickCount;
 801051e:	4b1d      	ldr	r3, [pc, #116]	; (8010594 <xTaskCheckForTimeOut+0xbc>)
 8010520:	681b      	ldr	r3, [r3, #0]
 8010522:	61bb      	str	r3, [r7, #24]
		const TickType_t xElapsedTime = xConstTickCount - pxTimeOut->xTimeOnEntering;
 8010524:	687b      	ldr	r3, [r7, #4]
 8010526:	685b      	ldr	r3, [r3, #4]
 8010528:	69ba      	ldr	r2, [r7, #24]
 801052a:	1ad3      	subs	r3, r2, r3
 801052c:	617b      	str	r3, [r7, #20]
			}
			else
		#endif

		#if ( INCLUDE_vTaskSuspend == 1 )
			if( *pxTicksToWait == portMAX_DELAY )
 801052e:	683b      	ldr	r3, [r7, #0]
 8010530:	681b      	ldr	r3, [r3, #0]
 8010532:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8010536:	d102      	bne.n	801053e <xTaskCheckForTimeOut+0x66>
			{
				/* If INCLUDE_vTaskSuspend is set to 1 and the block time
				specified is the maximum block time then the task should block
				indefinitely, and therefore never time out. */
				xReturn = pdFALSE;
 8010538:	2300      	movs	r3, #0
 801053a:	61fb      	str	r3, [r7, #28]
 801053c:	e023      	b.n	8010586 <xTaskCheckForTimeOut+0xae>
			}
			else
		#endif

		if( ( xNumOfOverflows != pxTimeOut->xOverflowCount ) && ( xConstTickCount >= pxTimeOut->xTimeOnEntering ) ) /*lint !e525 Indentation preferred as is to make code within pre-processor directives clearer. */
 801053e:	687b      	ldr	r3, [r7, #4]
 8010540:	681a      	ldr	r2, [r3, #0]
 8010542:	4b15      	ldr	r3, [pc, #84]	; (8010598 <xTaskCheckForTimeOut+0xc0>)
 8010544:	681b      	ldr	r3, [r3, #0]
 8010546:	429a      	cmp	r2, r3
 8010548:	d007      	beq.n	801055a <xTaskCheckForTimeOut+0x82>
 801054a:	687b      	ldr	r3, [r7, #4]
 801054c:	685b      	ldr	r3, [r3, #4]
 801054e:	69ba      	ldr	r2, [r7, #24]
 8010550:	429a      	cmp	r2, r3
 8010552:	d302      	bcc.n	801055a <xTaskCheckForTimeOut+0x82>
			/* The tick count is greater than the time at which
			vTaskSetTimeout() was called, but has also overflowed since
			vTaskSetTimeOut() was called.  It must have wrapped all the way
			around and gone past again. This passed since vTaskSetTimeout()
			was called. */
			xReturn = pdTRUE;
 8010554:	2301      	movs	r3, #1
 8010556:	61fb      	str	r3, [r7, #28]
 8010558:	e015      	b.n	8010586 <xTaskCheckForTimeOut+0xae>
		}
		else if( xElapsedTime < *pxTicksToWait ) /*lint !e961 Explicit casting is only redundant with some compilers, whereas others require it to prevent integer conversion errors. */
 801055a:	683b      	ldr	r3, [r7, #0]
 801055c:	681b      	ldr	r3, [r3, #0]
 801055e:	697a      	ldr	r2, [r7, #20]
 8010560:	429a      	cmp	r2, r3
 8010562:	d20b      	bcs.n	801057c <xTaskCheckForTimeOut+0xa4>
		{
			/* Not a genuine timeout. Adjust parameters for time remaining. */
			*pxTicksToWait -= xElapsedTime;
 8010564:	683b      	ldr	r3, [r7, #0]
 8010566:	681a      	ldr	r2, [r3, #0]
 8010568:	697b      	ldr	r3, [r7, #20]
 801056a:	1ad2      	subs	r2, r2, r3
 801056c:	683b      	ldr	r3, [r7, #0]
 801056e:	601a      	str	r2, [r3, #0]
			vTaskInternalSetTimeOutState( pxTimeOut );
 8010570:	6878      	ldr	r0, [r7, #4]
 8010572:	f7ff ff9b 	bl	80104ac <vTaskInternalSetTimeOutState>
			xReturn = pdFALSE;
 8010576:	2300      	movs	r3, #0
 8010578:	61fb      	str	r3, [r7, #28]
 801057a:	e004      	b.n	8010586 <xTaskCheckForTimeOut+0xae>
		}
		else
		{
			*pxTicksToWait = 0;
 801057c:	683b      	ldr	r3, [r7, #0]
 801057e:	2200      	movs	r2, #0
 8010580:	601a      	str	r2, [r3, #0]
			xReturn = pdTRUE;
 8010582:	2301      	movs	r3, #1
 8010584:	61fb      	str	r3, [r7, #28]
		}
	}
	taskEXIT_CRITICAL();
 8010586:	f000 fe7d 	bl	8011284 <vPortExitCritical>

	return xReturn;
 801058a:	69fb      	ldr	r3, [r7, #28]
}
 801058c:	4618      	mov	r0, r3
 801058e:	3720      	adds	r7, #32
 8010590:	46bd      	mov	sp, r7
 8010592:	bd80      	pop	{r7, pc}
 8010594:	20008278 	.word	0x20008278
 8010598:	2000828c 	.word	0x2000828c

0801059c <vTaskMissedYield>:
/*-----------------------------------------------------------*/

void vTaskMissedYield( void )
{
 801059c:	b480      	push	{r7}
 801059e:	af00      	add	r7, sp, #0
	xYieldPending = pdTRUE;
 80105a0:	4b03      	ldr	r3, [pc, #12]	; (80105b0 <vTaskMissedYield+0x14>)
 80105a2:	2201      	movs	r2, #1
 80105a4:	601a      	str	r2, [r3, #0]
}
 80105a6:	bf00      	nop
 80105a8:	46bd      	mov	sp, r7
 80105aa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80105ae:	4770      	bx	lr
 80105b0:	20008288 	.word	0x20008288

080105b4 <prvIdleTask>:
 *
 * void prvIdleTask( void *pvParameters );
 *
 */
static portTASK_FUNCTION( prvIdleTask, pvParameters )
{
 80105b4:	b580      	push	{r7, lr}
 80105b6:	b082      	sub	sp, #8
 80105b8:	af00      	add	r7, sp, #0
 80105ba:	6078      	str	r0, [r7, #4]

	for( ;; )
	{
		/* See if any tasks have deleted themselves - if so then the idle task
		is responsible for freeing the deleted task's TCB and stack. */
		prvCheckTasksWaitingTermination();
 80105bc:	f000 f852 	bl	8010664 <prvCheckTasksWaitingTermination>

			A critical region is not required here as we are just reading from
			the list, and an occasional incorrect value will not matter.  If
			the ready list at the idle priority contains more than one task
			then a task other than the idle task is ready to execute. */
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ tskIDLE_PRIORITY ] ) ) > ( UBaseType_t ) 1 )
 80105c0:	4b06      	ldr	r3, [pc, #24]	; (80105dc <prvIdleTask+0x28>)
 80105c2:	681b      	ldr	r3, [r3, #0]
 80105c4:	2b01      	cmp	r3, #1
 80105c6:	d9f9      	bls.n	80105bc <prvIdleTask+0x8>
			{
				taskYIELD();
 80105c8:	4b05      	ldr	r3, [pc, #20]	; (80105e0 <prvIdleTask+0x2c>)
 80105ca:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 80105ce:	601a      	str	r2, [r3, #0]
 80105d0:	f3bf 8f4f 	dsb	sy
 80105d4:	f3bf 8f6f 	isb	sy
		prvCheckTasksWaitingTermination();
 80105d8:	e7f0      	b.n	80105bc <prvIdleTask+0x8>
 80105da:	bf00      	nop
 80105dc:	20007da4 	.word	0x20007da4
 80105e0:	e000ed04 	.word	0xe000ed04

080105e4 <prvInitialiseTaskLists>:

#endif /* portUSING_MPU_WRAPPERS */
/*-----------------------------------------------------------*/

static void prvInitialiseTaskLists( void )
{
 80105e4:	b580      	push	{r7, lr}
 80105e6:	b082      	sub	sp, #8
 80105e8:	af00      	add	r7, sp, #0
UBaseType_t uxPriority;

	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 80105ea:	2300      	movs	r3, #0
 80105ec:	607b      	str	r3, [r7, #4]
 80105ee:	e00c      	b.n	801060a <prvInitialiseTaskLists+0x26>
	{
		vListInitialise( &( pxReadyTasksLists[ uxPriority ] ) );
 80105f0:	687a      	ldr	r2, [r7, #4]
 80105f2:	4613      	mov	r3, r2
 80105f4:	009b      	lsls	r3, r3, #2
 80105f6:	4413      	add	r3, r2
 80105f8:	009b      	lsls	r3, r3, #2
 80105fa:	4a12      	ldr	r2, [pc, #72]	; (8010644 <prvInitialiseTaskLists+0x60>)
 80105fc:	4413      	add	r3, r2
 80105fe:	4618      	mov	r0, r3
 8010600:	f7fe fb58 	bl	800ecb4 <vListInitialise>
	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 8010604:	687b      	ldr	r3, [r7, #4]
 8010606:	3301      	adds	r3, #1
 8010608:	607b      	str	r3, [r7, #4]
 801060a:	687b      	ldr	r3, [r7, #4]
 801060c:	2b37      	cmp	r3, #55	; 0x37
 801060e:	d9ef      	bls.n	80105f0 <prvInitialiseTaskLists+0xc>
	}

	vListInitialise( &xDelayedTaskList1 );
 8010610:	480d      	ldr	r0, [pc, #52]	; (8010648 <prvInitialiseTaskLists+0x64>)
 8010612:	f7fe fb4f 	bl	800ecb4 <vListInitialise>
	vListInitialise( &xDelayedTaskList2 );
 8010616:	480d      	ldr	r0, [pc, #52]	; (801064c <prvInitialiseTaskLists+0x68>)
 8010618:	f7fe fb4c 	bl	800ecb4 <vListInitialise>
	vListInitialise( &xPendingReadyList );
 801061c:	480c      	ldr	r0, [pc, #48]	; (8010650 <prvInitialiseTaskLists+0x6c>)
 801061e:	f7fe fb49 	bl	800ecb4 <vListInitialise>

	#if ( INCLUDE_vTaskDelete == 1 )
	{
		vListInitialise( &xTasksWaitingTermination );
 8010622:	480c      	ldr	r0, [pc, #48]	; (8010654 <prvInitialiseTaskLists+0x70>)
 8010624:	f7fe fb46 	bl	800ecb4 <vListInitialise>
	}
	#endif /* INCLUDE_vTaskDelete */

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		vListInitialise( &xSuspendedTaskList );
 8010628:	480b      	ldr	r0, [pc, #44]	; (8010658 <prvInitialiseTaskLists+0x74>)
 801062a:	f7fe fb43 	bl	800ecb4 <vListInitialise>
	}
	#endif /* INCLUDE_vTaskSuspend */

	/* Start with pxDelayedTaskList using list1 and the pxOverflowDelayedTaskList
	using list2. */
	pxDelayedTaskList = &xDelayedTaskList1;
 801062e:	4b0b      	ldr	r3, [pc, #44]	; (801065c <prvInitialiseTaskLists+0x78>)
 8010630:	4a05      	ldr	r2, [pc, #20]	; (8010648 <prvInitialiseTaskLists+0x64>)
 8010632:	601a      	str	r2, [r3, #0]
	pxOverflowDelayedTaskList = &xDelayedTaskList2;
 8010634:	4b0a      	ldr	r3, [pc, #40]	; (8010660 <prvInitialiseTaskLists+0x7c>)
 8010636:	4a05      	ldr	r2, [pc, #20]	; (801064c <prvInitialiseTaskLists+0x68>)
 8010638:	601a      	str	r2, [r3, #0]
}
 801063a:	bf00      	nop
 801063c:	3708      	adds	r7, #8
 801063e:	46bd      	mov	sp, r7
 8010640:	bd80      	pop	{r7, pc}
 8010642:	bf00      	nop
 8010644:	20007da4 	.word	0x20007da4
 8010648:	20008204 	.word	0x20008204
 801064c:	20008218 	.word	0x20008218
 8010650:	20008234 	.word	0x20008234
 8010654:	20008248 	.word	0x20008248
 8010658:	20008260 	.word	0x20008260
 801065c:	2000822c 	.word	0x2000822c
 8010660:	20008230 	.word	0x20008230

08010664 <prvCheckTasksWaitingTermination>:
/*-----------------------------------------------------------*/

static void prvCheckTasksWaitingTermination( void )
{
 8010664:	b580      	push	{r7, lr}
 8010666:	b082      	sub	sp, #8
 8010668:	af00      	add	r7, sp, #0
	{
		TCB_t *pxTCB;

		/* uxDeletedTasksWaitingCleanUp is used to prevent taskENTER_CRITICAL()
		being called too often in the idle task. */
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 801066a:	e019      	b.n	80106a0 <prvCheckTasksWaitingTermination+0x3c>
		{
			taskENTER_CRITICAL();
 801066c:	f000 fdda 	bl	8011224 <vPortEnterCritical>
			{
				pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xTasksWaitingTermination ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8010670:	4b10      	ldr	r3, [pc, #64]	; (80106b4 <prvCheckTasksWaitingTermination+0x50>)
 8010672:	68db      	ldr	r3, [r3, #12]
 8010674:	68db      	ldr	r3, [r3, #12]
 8010676:	607b      	str	r3, [r7, #4]
				( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8010678:	687b      	ldr	r3, [r7, #4]
 801067a:	3304      	adds	r3, #4
 801067c:	4618      	mov	r0, r3
 801067e:	f7fe fba3 	bl	800edc8 <uxListRemove>
				--uxCurrentNumberOfTasks;
 8010682:	4b0d      	ldr	r3, [pc, #52]	; (80106b8 <prvCheckTasksWaitingTermination+0x54>)
 8010684:	681b      	ldr	r3, [r3, #0]
 8010686:	3b01      	subs	r3, #1
 8010688:	4a0b      	ldr	r2, [pc, #44]	; (80106b8 <prvCheckTasksWaitingTermination+0x54>)
 801068a:	6013      	str	r3, [r2, #0]
				--uxDeletedTasksWaitingCleanUp;
 801068c:	4b0b      	ldr	r3, [pc, #44]	; (80106bc <prvCheckTasksWaitingTermination+0x58>)
 801068e:	681b      	ldr	r3, [r3, #0]
 8010690:	3b01      	subs	r3, #1
 8010692:	4a0a      	ldr	r2, [pc, #40]	; (80106bc <prvCheckTasksWaitingTermination+0x58>)
 8010694:	6013      	str	r3, [r2, #0]
			}
			taskEXIT_CRITICAL();
 8010696:	f000 fdf5 	bl	8011284 <vPortExitCritical>

			prvDeleteTCB( pxTCB );
 801069a:	6878      	ldr	r0, [r7, #4]
 801069c:	f000 f810 	bl	80106c0 <prvDeleteTCB>
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 80106a0:	4b06      	ldr	r3, [pc, #24]	; (80106bc <prvCheckTasksWaitingTermination+0x58>)
 80106a2:	681b      	ldr	r3, [r3, #0]
 80106a4:	2b00      	cmp	r3, #0
 80106a6:	d1e1      	bne.n	801066c <prvCheckTasksWaitingTermination+0x8>
		}
	}
	#endif /* INCLUDE_vTaskDelete */
}
 80106a8:	bf00      	nop
 80106aa:	bf00      	nop
 80106ac:	3708      	adds	r7, #8
 80106ae:	46bd      	mov	sp, r7
 80106b0:	bd80      	pop	{r7, pc}
 80106b2:	bf00      	nop
 80106b4:	20008248 	.word	0x20008248
 80106b8:	20008274 	.word	0x20008274
 80106bc:	2000825c 	.word	0x2000825c

080106c0 <prvDeleteTCB>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelete == 1 )

	static void prvDeleteTCB( TCB_t *pxTCB )
	{
 80106c0:	b580      	push	{r7, lr}
 80106c2:	b084      	sub	sp, #16
 80106c4:	af00      	add	r7, sp, #0
 80106c6:	6078      	str	r0, [r7, #4]
		to the task to free any memory allocated at the application level.
		See the third party link http://www.nadler.com/embedded/newlibAndFreeRTOS.html
		for additional information. */
		#if ( configUSE_NEWLIB_REENTRANT == 1 )
		{
			_reclaim_reent( &( pxTCB->xNewLib_reent ) );
 80106c8:	687b      	ldr	r3, [r7, #4]
 80106ca:	3354      	adds	r3, #84	; 0x54
 80106cc:	4618      	mov	r0, r3
 80106ce:	f001 ff1f 	bl	8012510 <_reclaim_reent>
		#elif( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 !e9029 Macro has been consolidated for readability reasons. */
		{
			/* The task could have been allocated statically or dynamically, so
			check what was statically allocated before trying to free the
			memory. */
			if( pxTCB->ucStaticallyAllocated == tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB )
 80106d2:	687b      	ldr	r3, [r7, #4]
 80106d4:	f893 30b9 	ldrb.w	r3, [r3, #185]	; 0xb9
 80106d8:	2b00      	cmp	r3, #0
 80106da:	d108      	bne.n	80106ee <prvDeleteTCB+0x2e>
			{
				/* Both the stack and TCB were allocated dynamically, so both
				must be freed. */
				vPortFree( pxTCB->pxStack );
 80106dc:	687b      	ldr	r3, [r7, #4]
 80106de:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80106e0:	4618      	mov	r0, r3
 80106e2:	f000 ff65 	bl	80115b0 <vPortFree>
				vPortFree( pxTCB );
 80106e6:	6878      	ldr	r0, [r7, #4]
 80106e8:	f000 ff62 	bl	80115b0 <vPortFree>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
	}
 80106ec:	e018      	b.n	8010720 <prvDeleteTCB+0x60>
			else if( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_ONLY )
 80106ee:	687b      	ldr	r3, [r7, #4]
 80106f0:	f893 30b9 	ldrb.w	r3, [r3, #185]	; 0xb9
 80106f4:	2b01      	cmp	r3, #1
 80106f6:	d103      	bne.n	8010700 <prvDeleteTCB+0x40>
				vPortFree( pxTCB );
 80106f8:	6878      	ldr	r0, [r7, #4]
 80106fa:	f000 ff59 	bl	80115b0 <vPortFree>
	}
 80106fe:	e00f      	b.n	8010720 <prvDeleteTCB+0x60>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
 8010700:	687b      	ldr	r3, [r7, #4]
 8010702:	f893 30b9 	ldrb.w	r3, [r3, #185]	; 0xb9
 8010706:	2b02      	cmp	r3, #2
 8010708:	d00a      	beq.n	8010720 <prvDeleteTCB+0x60>
	__asm volatile
 801070a:	f04f 0350 	mov.w	r3, #80	; 0x50
 801070e:	f383 8811 	msr	BASEPRI, r3
 8010712:	f3bf 8f6f 	isb	sy
 8010716:	f3bf 8f4f 	dsb	sy
 801071a:	60fb      	str	r3, [r7, #12]
}
 801071c:	bf00      	nop
 801071e:	e7fe      	b.n	801071e <prvDeleteTCB+0x5e>
	}
 8010720:	bf00      	nop
 8010722:	3710      	adds	r7, #16
 8010724:	46bd      	mov	sp, r7
 8010726:	bd80      	pop	{r7, pc}

08010728 <prvResetNextTaskUnblockTime>:

#endif /* INCLUDE_vTaskDelete */
/*-----------------------------------------------------------*/

static void prvResetNextTaskUnblockTime( void )
{
 8010728:	b480      	push	{r7}
 801072a:	b083      	sub	sp, #12
 801072c:	af00      	add	r7, sp, #0
TCB_t *pxTCB;

	if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 801072e:	4b0c      	ldr	r3, [pc, #48]	; (8010760 <prvResetNextTaskUnblockTime+0x38>)
 8010730:	681b      	ldr	r3, [r3, #0]
 8010732:	681b      	ldr	r3, [r3, #0]
 8010734:	2b00      	cmp	r3, #0
 8010736:	d104      	bne.n	8010742 <prvResetNextTaskUnblockTime+0x1a>
	{
		/* The new current delayed list is empty.  Set xNextTaskUnblockTime to
		the maximum possible value so it is	extremely unlikely that the
		if( xTickCount >= xNextTaskUnblockTime ) test will pass until
		there is an item in the delayed list. */
		xNextTaskUnblockTime = portMAX_DELAY;
 8010738:	4b0a      	ldr	r3, [pc, #40]	; (8010764 <prvResetNextTaskUnblockTime+0x3c>)
 801073a:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 801073e:	601a      	str	r2, [r3, #0]
		which the task at the head of the delayed list should be removed
		from the Blocked state. */
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
	}
}
 8010740:	e008      	b.n	8010754 <prvResetNextTaskUnblockTime+0x2c>
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8010742:	4b07      	ldr	r3, [pc, #28]	; (8010760 <prvResetNextTaskUnblockTime+0x38>)
 8010744:	681b      	ldr	r3, [r3, #0]
 8010746:	68db      	ldr	r3, [r3, #12]
 8010748:	68db      	ldr	r3, [r3, #12]
 801074a:	607b      	str	r3, [r7, #4]
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
 801074c:	687b      	ldr	r3, [r7, #4]
 801074e:	685b      	ldr	r3, [r3, #4]
 8010750:	4a04      	ldr	r2, [pc, #16]	; (8010764 <prvResetNextTaskUnblockTime+0x3c>)
 8010752:	6013      	str	r3, [r2, #0]
}
 8010754:	bf00      	nop
 8010756:	370c      	adds	r7, #12
 8010758:	46bd      	mov	sp, r7
 801075a:	f85d 7b04 	ldr.w	r7, [sp], #4
 801075e:	4770      	bx	lr
 8010760:	2000822c 	.word	0x2000822c
 8010764:	20008294 	.word	0x20008294

08010768 <xTaskGetSchedulerState>:
/*-----------------------------------------------------------*/

#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )

	BaseType_t xTaskGetSchedulerState( void )
	{
 8010768:	b480      	push	{r7}
 801076a:	b083      	sub	sp, #12
 801076c:	af00      	add	r7, sp, #0
	BaseType_t xReturn;

		if( xSchedulerRunning == pdFALSE )
 801076e:	4b0b      	ldr	r3, [pc, #44]	; (801079c <xTaskGetSchedulerState+0x34>)
 8010770:	681b      	ldr	r3, [r3, #0]
 8010772:	2b00      	cmp	r3, #0
 8010774:	d102      	bne.n	801077c <xTaskGetSchedulerState+0x14>
		{
			xReturn = taskSCHEDULER_NOT_STARTED;
 8010776:	2301      	movs	r3, #1
 8010778:	607b      	str	r3, [r7, #4]
 801077a:	e008      	b.n	801078e <xTaskGetSchedulerState+0x26>
		}
		else
		{
			if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 801077c:	4b08      	ldr	r3, [pc, #32]	; (80107a0 <xTaskGetSchedulerState+0x38>)
 801077e:	681b      	ldr	r3, [r3, #0]
 8010780:	2b00      	cmp	r3, #0
 8010782:	d102      	bne.n	801078a <xTaskGetSchedulerState+0x22>
			{
				xReturn = taskSCHEDULER_RUNNING;
 8010784:	2302      	movs	r3, #2
 8010786:	607b      	str	r3, [r7, #4]
 8010788:	e001      	b.n	801078e <xTaskGetSchedulerState+0x26>
			}
			else
			{
				xReturn = taskSCHEDULER_SUSPENDED;
 801078a:	2300      	movs	r3, #0
 801078c:	607b      	str	r3, [r7, #4]
			}
		}

		return xReturn;
 801078e:	687b      	ldr	r3, [r7, #4]
	}
 8010790:	4618      	mov	r0, r3
 8010792:	370c      	adds	r7, #12
 8010794:	46bd      	mov	sp, r7
 8010796:	f85d 7b04 	ldr.w	r7, [sp], #4
 801079a:	4770      	bx	lr
 801079c:	20008280 	.word	0x20008280
 80107a0:	2000829c 	.word	0x2000829c

080107a4 <xTaskPriorityDisinherit>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	BaseType_t xTaskPriorityDisinherit( TaskHandle_t const pxMutexHolder )
	{
 80107a4:	b580      	push	{r7, lr}
 80107a6:	b086      	sub	sp, #24
 80107a8:	af00      	add	r7, sp, #0
 80107aa:	6078      	str	r0, [r7, #4]
	TCB_t * const pxTCB = pxMutexHolder;
 80107ac:	687b      	ldr	r3, [r7, #4]
 80107ae:	613b      	str	r3, [r7, #16]
	BaseType_t xReturn = pdFALSE;
 80107b0:	2300      	movs	r3, #0
 80107b2:	617b      	str	r3, [r7, #20]

		if( pxMutexHolder != NULL )
 80107b4:	687b      	ldr	r3, [r7, #4]
 80107b6:	2b00      	cmp	r3, #0
 80107b8:	d056      	beq.n	8010868 <xTaskPriorityDisinherit+0xc4>
		{
			/* A task can only have an inherited priority if it holds the mutex.
			If the mutex is held by a task then it cannot be given from an
			interrupt, and if a mutex is given by the holding task then it must
			be the running state task. */
			configASSERT( pxTCB == pxCurrentTCB );
 80107ba:	4b2e      	ldr	r3, [pc, #184]	; (8010874 <xTaskPriorityDisinherit+0xd0>)
 80107bc:	681b      	ldr	r3, [r3, #0]
 80107be:	693a      	ldr	r2, [r7, #16]
 80107c0:	429a      	cmp	r2, r3
 80107c2:	d00a      	beq.n	80107da <xTaskPriorityDisinherit+0x36>
	__asm volatile
 80107c4:	f04f 0350 	mov.w	r3, #80	; 0x50
 80107c8:	f383 8811 	msr	BASEPRI, r3
 80107cc:	f3bf 8f6f 	isb	sy
 80107d0:	f3bf 8f4f 	dsb	sy
 80107d4:	60fb      	str	r3, [r7, #12]
}
 80107d6:	bf00      	nop
 80107d8:	e7fe      	b.n	80107d8 <xTaskPriorityDisinherit+0x34>
			configASSERT( pxTCB->uxMutexesHeld );
 80107da:	693b      	ldr	r3, [r7, #16]
 80107dc:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80107de:	2b00      	cmp	r3, #0
 80107e0:	d10a      	bne.n	80107f8 <xTaskPriorityDisinherit+0x54>
	__asm volatile
 80107e2:	f04f 0350 	mov.w	r3, #80	; 0x50
 80107e6:	f383 8811 	msr	BASEPRI, r3
 80107ea:	f3bf 8f6f 	isb	sy
 80107ee:	f3bf 8f4f 	dsb	sy
 80107f2:	60bb      	str	r3, [r7, #8]
}
 80107f4:	bf00      	nop
 80107f6:	e7fe      	b.n	80107f6 <xTaskPriorityDisinherit+0x52>
			( pxTCB->uxMutexesHeld )--;
 80107f8:	693b      	ldr	r3, [r7, #16]
 80107fa:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80107fc:	1e5a      	subs	r2, r3, #1
 80107fe:	693b      	ldr	r3, [r7, #16]
 8010800:	651a      	str	r2, [r3, #80]	; 0x50

			/* Has the holder of the mutex inherited the priority of another
			task? */
			if( pxTCB->uxPriority != pxTCB->uxBasePriority )
 8010802:	693b      	ldr	r3, [r7, #16]
 8010804:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8010806:	693b      	ldr	r3, [r7, #16]
 8010808:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 801080a:	429a      	cmp	r2, r3
 801080c:	d02c      	beq.n	8010868 <xTaskPriorityDisinherit+0xc4>
			{
				/* Only disinherit if no other mutexes are held. */
				if( pxTCB->uxMutexesHeld == ( UBaseType_t ) 0 )
 801080e:	693b      	ldr	r3, [r7, #16]
 8010810:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8010812:	2b00      	cmp	r3, #0
 8010814:	d128      	bne.n	8010868 <xTaskPriorityDisinherit+0xc4>
					/* A task can only have an inherited priority if it holds
					the mutex.  If the mutex is held by a task then it cannot be
					given from an interrupt, and if a mutex is given by the
					holding task then it must be the running state task.  Remove
					the holding task from the ready/delayed list. */
					if( uxListRemove( &( pxTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 8010816:	693b      	ldr	r3, [r7, #16]
 8010818:	3304      	adds	r3, #4
 801081a:	4618      	mov	r0, r3
 801081c:	f7fe fad4 	bl	800edc8 <uxListRemove>
					}

					/* Disinherit the priority before adding the task into the
					new	ready list. */
					traceTASK_PRIORITY_DISINHERIT( pxTCB, pxTCB->uxBasePriority );
					pxTCB->uxPriority = pxTCB->uxBasePriority;
 8010820:	693b      	ldr	r3, [r7, #16]
 8010822:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 8010824:	693b      	ldr	r3, [r7, #16]
 8010826:	62da      	str	r2, [r3, #44]	; 0x2c

					/* Reset the event list item value.  It cannot be in use for
					any other purpose if this task is running, and it must be
					running to give back the mutex. */
					listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) pxTCB->uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8010828:	693b      	ldr	r3, [r7, #16]
 801082a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 801082c:	f1c3 0238 	rsb	r2, r3, #56	; 0x38
 8010830:	693b      	ldr	r3, [r7, #16]
 8010832:	619a      	str	r2, [r3, #24]
					prvAddTaskToReadyList( pxTCB );
 8010834:	693b      	ldr	r3, [r7, #16]
 8010836:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8010838:	4b0f      	ldr	r3, [pc, #60]	; (8010878 <xTaskPriorityDisinherit+0xd4>)
 801083a:	681b      	ldr	r3, [r3, #0]
 801083c:	429a      	cmp	r2, r3
 801083e:	d903      	bls.n	8010848 <xTaskPriorityDisinherit+0xa4>
 8010840:	693b      	ldr	r3, [r7, #16]
 8010842:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8010844:	4a0c      	ldr	r2, [pc, #48]	; (8010878 <xTaskPriorityDisinherit+0xd4>)
 8010846:	6013      	str	r3, [r2, #0]
 8010848:	693b      	ldr	r3, [r7, #16]
 801084a:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 801084c:	4613      	mov	r3, r2
 801084e:	009b      	lsls	r3, r3, #2
 8010850:	4413      	add	r3, r2
 8010852:	009b      	lsls	r3, r3, #2
 8010854:	4a09      	ldr	r2, [pc, #36]	; (801087c <xTaskPriorityDisinherit+0xd8>)
 8010856:	441a      	add	r2, r3
 8010858:	693b      	ldr	r3, [r7, #16]
 801085a:	3304      	adds	r3, #4
 801085c:	4619      	mov	r1, r3
 801085e:	4610      	mov	r0, r2
 8010860:	f7fe fa55 	bl	800ed0e <vListInsertEnd>
					in an order different to that in which they were taken.
					If a context switch did not occur when the first mutex was
					returned, even if a task was waiting on it, then a context
					switch should occur when the last mutex is returned whether
					a task is waiting on it or not. */
					xReturn = pdTRUE;
 8010864:	2301      	movs	r3, #1
 8010866:	617b      	str	r3, [r7, #20]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		return xReturn;
 8010868:	697b      	ldr	r3, [r7, #20]
	}
 801086a:	4618      	mov	r0, r3
 801086c:	3718      	adds	r7, #24
 801086e:	46bd      	mov	sp, r7
 8010870:	bd80      	pop	{r7, pc}
 8010872:	bf00      	nop
 8010874:	20007da0 	.word	0x20007da0
 8010878:	2000827c 	.word	0x2000827c
 801087c:	20007da4 	.word	0x20007da4

08010880 <prvAddCurrentTaskToDelayedList>:

#endif
/*-----------------------------------------------------------*/

static void prvAddCurrentTaskToDelayedList( TickType_t xTicksToWait, const BaseType_t xCanBlockIndefinitely )
{
 8010880:	b580      	push	{r7, lr}
 8010882:	b084      	sub	sp, #16
 8010884:	af00      	add	r7, sp, #0
 8010886:	6078      	str	r0, [r7, #4]
 8010888:	6039      	str	r1, [r7, #0]
TickType_t xTimeToWake;
const TickType_t xConstTickCount = xTickCount;
 801088a:	4b21      	ldr	r3, [pc, #132]	; (8010910 <prvAddCurrentTaskToDelayedList+0x90>)
 801088c:	681b      	ldr	r3, [r3, #0]
 801088e:	60fb      	str	r3, [r7, #12]
	}
	#endif

	/* Remove the task from the ready list before adding it to the blocked list
	as the same list item is used for both lists. */
	if( uxListRemove( &( pxCurrentTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 8010890:	4b20      	ldr	r3, [pc, #128]	; (8010914 <prvAddCurrentTaskToDelayedList+0x94>)
 8010892:	681b      	ldr	r3, [r3, #0]
 8010894:	3304      	adds	r3, #4
 8010896:	4618      	mov	r0, r3
 8010898:	f7fe fa96 	bl	800edc8 <uxListRemove>
		mtCOVERAGE_TEST_MARKER();
	}

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		if( ( xTicksToWait == portMAX_DELAY ) && ( xCanBlockIndefinitely != pdFALSE ) )
 801089c:	687b      	ldr	r3, [r7, #4]
 801089e:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 80108a2:	d10a      	bne.n	80108ba <prvAddCurrentTaskToDelayedList+0x3a>
 80108a4:	683b      	ldr	r3, [r7, #0]
 80108a6:	2b00      	cmp	r3, #0
 80108a8:	d007      	beq.n	80108ba <prvAddCurrentTaskToDelayedList+0x3a>
		{
			/* Add the task to the suspended task list instead of a delayed task
			list to ensure it is not woken by a timing event.  It will block
			indefinitely. */
			vListInsertEnd( &xSuspendedTaskList, &( pxCurrentTCB->xStateListItem ) );
 80108aa:	4b1a      	ldr	r3, [pc, #104]	; (8010914 <prvAddCurrentTaskToDelayedList+0x94>)
 80108ac:	681b      	ldr	r3, [r3, #0]
 80108ae:	3304      	adds	r3, #4
 80108b0:	4619      	mov	r1, r3
 80108b2:	4819      	ldr	r0, [pc, #100]	; (8010918 <prvAddCurrentTaskToDelayedList+0x98>)
 80108b4:	f7fe fa2b 	bl	800ed0e <vListInsertEnd>

		/* Avoid compiler warning when INCLUDE_vTaskSuspend is not 1. */
		( void ) xCanBlockIndefinitely;
	}
	#endif /* INCLUDE_vTaskSuspend */
}
 80108b8:	e026      	b.n	8010908 <prvAddCurrentTaskToDelayedList+0x88>
			xTimeToWake = xConstTickCount + xTicksToWait;
 80108ba:	68fa      	ldr	r2, [r7, #12]
 80108bc:	687b      	ldr	r3, [r7, #4]
 80108be:	4413      	add	r3, r2
 80108c0:	60bb      	str	r3, [r7, #8]
			listSET_LIST_ITEM_VALUE( &( pxCurrentTCB->xStateListItem ), xTimeToWake );
 80108c2:	4b14      	ldr	r3, [pc, #80]	; (8010914 <prvAddCurrentTaskToDelayedList+0x94>)
 80108c4:	681b      	ldr	r3, [r3, #0]
 80108c6:	68ba      	ldr	r2, [r7, #8]
 80108c8:	605a      	str	r2, [r3, #4]
			if( xTimeToWake < xConstTickCount )
 80108ca:	68ba      	ldr	r2, [r7, #8]
 80108cc:	68fb      	ldr	r3, [r7, #12]
 80108ce:	429a      	cmp	r2, r3
 80108d0:	d209      	bcs.n	80108e6 <prvAddCurrentTaskToDelayedList+0x66>
				vListInsert( pxOverflowDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 80108d2:	4b12      	ldr	r3, [pc, #72]	; (801091c <prvAddCurrentTaskToDelayedList+0x9c>)
 80108d4:	681a      	ldr	r2, [r3, #0]
 80108d6:	4b0f      	ldr	r3, [pc, #60]	; (8010914 <prvAddCurrentTaskToDelayedList+0x94>)
 80108d8:	681b      	ldr	r3, [r3, #0]
 80108da:	3304      	adds	r3, #4
 80108dc:	4619      	mov	r1, r3
 80108de:	4610      	mov	r0, r2
 80108e0:	f7fe fa39 	bl	800ed56 <vListInsert>
}
 80108e4:	e010      	b.n	8010908 <prvAddCurrentTaskToDelayedList+0x88>
				vListInsert( pxDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 80108e6:	4b0e      	ldr	r3, [pc, #56]	; (8010920 <prvAddCurrentTaskToDelayedList+0xa0>)
 80108e8:	681a      	ldr	r2, [r3, #0]
 80108ea:	4b0a      	ldr	r3, [pc, #40]	; (8010914 <prvAddCurrentTaskToDelayedList+0x94>)
 80108ec:	681b      	ldr	r3, [r3, #0]
 80108ee:	3304      	adds	r3, #4
 80108f0:	4619      	mov	r1, r3
 80108f2:	4610      	mov	r0, r2
 80108f4:	f7fe fa2f 	bl	800ed56 <vListInsert>
				if( xTimeToWake < xNextTaskUnblockTime )
 80108f8:	4b0a      	ldr	r3, [pc, #40]	; (8010924 <prvAddCurrentTaskToDelayedList+0xa4>)
 80108fa:	681b      	ldr	r3, [r3, #0]
 80108fc:	68ba      	ldr	r2, [r7, #8]
 80108fe:	429a      	cmp	r2, r3
 8010900:	d202      	bcs.n	8010908 <prvAddCurrentTaskToDelayedList+0x88>
					xNextTaskUnblockTime = xTimeToWake;
 8010902:	4a08      	ldr	r2, [pc, #32]	; (8010924 <prvAddCurrentTaskToDelayedList+0xa4>)
 8010904:	68bb      	ldr	r3, [r7, #8]
 8010906:	6013      	str	r3, [r2, #0]
}
 8010908:	bf00      	nop
 801090a:	3710      	adds	r7, #16
 801090c:	46bd      	mov	sp, r7
 801090e:	bd80      	pop	{r7, pc}
 8010910:	20008278 	.word	0x20008278
 8010914:	20007da0 	.word	0x20007da0
 8010918:	20008260 	.word	0x20008260
 801091c:	20008230 	.word	0x20008230
 8010920:	2000822c 	.word	0x2000822c
 8010924:	20008294 	.word	0x20008294

08010928 <xTimerCreateTimerTask>:
									TimerCallbackFunction_t pxCallbackFunction,
									Timer_t *pxNewTimer ) PRIVILEGED_FUNCTION;
/*-----------------------------------------------------------*/

BaseType_t xTimerCreateTimerTask( void )
{
 8010928:	b580      	push	{r7, lr}
 801092a:	b08a      	sub	sp, #40	; 0x28
 801092c:	af04      	add	r7, sp, #16
BaseType_t xReturn = pdFAIL;
 801092e:	2300      	movs	r3, #0
 8010930:	617b      	str	r3, [r7, #20]

	/* This function is called when the scheduler is started if
	configUSE_TIMERS is set to 1.  Check that the infrastructure used by the
	timer service task has been created/initialised.  If timers have already
	been created then the initialisation will already have been performed. */
	prvCheckForValidListAndQueue();
 8010932:	f000 fb07 	bl	8010f44 <prvCheckForValidListAndQueue>

	if( xTimerQueue != NULL )
 8010936:	4b1c      	ldr	r3, [pc, #112]	; (80109a8 <xTimerCreateTimerTask+0x80>)
 8010938:	681b      	ldr	r3, [r3, #0]
 801093a:	2b00      	cmp	r3, #0
 801093c:	d021      	beq.n	8010982 <xTimerCreateTimerTask+0x5a>
	{
		#if( configSUPPORT_STATIC_ALLOCATION == 1 )
		{
			StaticTask_t *pxTimerTaskTCBBuffer = NULL;
 801093e:	2300      	movs	r3, #0
 8010940:	60fb      	str	r3, [r7, #12]
			StackType_t *pxTimerTaskStackBuffer = NULL;
 8010942:	2300      	movs	r3, #0
 8010944:	60bb      	str	r3, [r7, #8]
			uint32_t ulTimerTaskStackSize;

			vApplicationGetTimerTaskMemory( &pxTimerTaskTCBBuffer, &pxTimerTaskStackBuffer, &ulTimerTaskStackSize );
 8010946:	1d3a      	adds	r2, r7, #4
 8010948:	f107 0108 	add.w	r1, r7, #8
 801094c:	f107 030c 	add.w	r3, r7, #12
 8010950:	4618      	mov	r0, r3
 8010952:	f7fe f995 	bl	800ec80 <vApplicationGetTimerTaskMemory>
			xTimerTaskHandle = xTaskCreateStatic(	prvTimerTask,
 8010956:	6879      	ldr	r1, [r7, #4]
 8010958:	68bb      	ldr	r3, [r7, #8]
 801095a:	68fa      	ldr	r2, [r7, #12]
 801095c:	9202      	str	r2, [sp, #8]
 801095e:	9301      	str	r3, [sp, #4]
 8010960:	2302      	movs	r3, #2
 8010962:	9300      	str	r3, [sp, #0]
 8010964:	2300      	movs	r3, #0
 8010966:	460a      	mov	r2, r1
 8010968:	4910      	ldr	r1, [pc, #64]	; (80109ac <xTimerCreateTimerTask+0x84>)
 801096a:	4811      	ldr	r0, [pc, #68]	; (80109b0 <xTimerCreateTimerTask+0x88>)
 801096c:	f7ff f8b4 	bl	800fad8 <xTaskCreateStatic>
 8010970:	4603      	mov	r3, r0
 8010972:	4a10      	ldr	r2, [pc, #64]	; (80109b4 <xTimerCreateTimerTask+0x8c>)
 8010974:	6013      	str	r3, [r2, #0]
													NULL,
													( ( UBaseType_t ) configTIMER_TASK_PRIORITY ) | portPRIVILEGE_BIT,
													pxTimerTaskStackBuffer,
													pxTimerTaskTCBBuffer );

			if( xTimerTaskHandle != NULL )
 8010976:	4b0f      	ldr	r3, [pc, #60]	; (80109b4 <xTimerCreateTimerTask+0x8c>)
 8010978:	681b      	ldr	r3, [r3, #0]
 801097a:	2b00      	cmp	r3, #0
 801097c:	d001      	beq.n	8010982 <xTimerCreateTimerTask+0x5a>
			{
				xReturn = pdPASS;
 801097e:	2301      	movs	r3, #1
 8010980:	617b      	str	r3, [r7, #20]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	configASSERT( xReturn );
 8010982:	697b      	ldr	r3, [r7, #20]
 8010984:	2b00      	cmp	r3, #0
 8010986:	d10a      	bne.n	801099e <xTimerCreateTimerTask+0x76>
	__asm volatile
 8010988:	f04f 0350 	mov.w	r3, #80	; 0x50
 801098c:	f383 8811 	msr	BASEPRI, r3
 8010990:	f3bf 8f6f 	isb	sy
 8010994:	f3bf 8f4f 	dsb	sy
 8010998:	613b      	str	r3, [r7, #16]
}
 801099a:	bf00      	nop
 801099c:	e7fe      	b.n	801099c <xTimerCreateTimerTask+0x74>
	return xReturn;
 801099e:	697b      	ldr	r3, [r7, #20]
}
 80109a0:	4618      	mov	r0, r3
 80109a2:	3718      	adds	r7, #24
 80109a4:	46bd      	mov	sp, r7
 80109a6:	bd80      	pop	{r7, pc}
 80109a8:	200082d0 	.word	0x200082d0
 80109ac:	08014b04 	.word	0x08014b04
 80109b0:	08010aed 	.word	0x08010aed
 80109b4:	200082d4 	.word	0x200082d4

080109b8 <xTimerGenericCommand>:
	}
}
/*-----------------------------------------------------------*/

BaseType_t xTimerGenericCommand( TimerHandle_t xTimer, const BaseType_t xCommandID, const TickType_t xOptionalValue, BaseType_t * const pxHigherPriorityTaskWoken, const TickType_t xTicksToWait )
{
 80109b8:	b580      	push	{r7, lr}
 80109ba:	b08a      	sub	sp, #40	; 0x28
 80109bc:	af00      	add	r7, sp, #0
 80109be:	60f8      	str	r0, [r7, #12]
 80109c0:	60b9      	str	r1, [r7, #8]
 80109c2:	607a      	str	r2, [r7, #4]
 80109c4:	603b      	str	r3, [r7, #0]
BaseType_t xReturn = pdFAIL;
 80109c6:	2300      	movs	r3, #0
 80109c8:	627b      	str	r3, [r7, #36]	; 0x24
DaemonTaskMessage_t xMessage;

	configASSERT( xTimer );
 80109ca:	68fb      	ldr	r3, [r7, #12]
 80109cc:	2b00      	cmp	r3, #0
 80109ce:	d10a      	bne.n	80109e6 <xTimerGenericCommand+0x2e>
	__asm volatile
 80109d0:	f04f 0350 	mov.w	r3, #80	; 0x50
 80109d4:	f383 8811 	msr	BASEPRI, r3
 80109d8:	f3bf 8f6f 	isb	sy
 80109dc:	f3bf 8f4f 	dsb	sy
 80109e0:	623b      	str	r3, [r7, #32]
}
 80109e2:	bf00      	nop
 80109e4:	e7fe      	b.n	80109e4 <xTimerGenericCommand+0x2c>

	/* Send a message to the timer service task to perform a particular action
	on a particular timer definition. */
	if( xTimerQueue != NULL )
 80109e6:	4b1a      	ldr	r3, [pc, #104]	; (8010a50 <xTimerGenericCommand+0x98>)
 80109e8:	681b      	ldr	r3, [r3, #0]
 80109ea:	2b00      	cmp	r3, #0
 80109ec:	d02a      	beq.n	8010a44 <xTimerGenericCommand+0x8c>
	{
		/* Send a command to the timer service task to start the xTimer timer. */
		xMessage.xMessageID = xCommandID;
 80109ee:	68bb      	ldr	r3, [r7, #8]
 80109f0:	613b      	str	r3, [r7, #16]
		xMessage.u.xTimerParameters.xMessageValue = xOptionalValue;
 80109f2:	687b      	ldr	r3, [r7, #4]
 80109f4:	617b      	str	r3, [r7, #20]
		xMessage.u.xTimerParameters.pxTimer = xTimer;
 80109f6:	68fb      	ldr	r3, [r7, #12]
 80109f8:	61bb      	str	r3, [r7, #24]

		if( xCommandID < tmrFIRST_FROM_ISR_COMMAND )
 80109fa:	68bb      	ldr	r3, [r7, #8]
 80109fc:	2b05      	cmp	r3, #5
 80109fe:	dc18      	bgt.n	8010a32 <xTimerGenericCommand+0x7a>
		{
			if( xTaskGetSchedulerState() == taskSCHEDULER_RUNNING )
 8010a00:	f7ff feb2 	bl	8010768 <xTaskGetSchedulerState>
 8010a04:	4603      	mov	r3, r0
 8010a06:	2b02      	cmp	r3, #2
 8010a08:	d109      	bne.n	8010a1e <xTimerGenericCommand+0x66>
			{
				xReturn = xQueueSendToBack( xTimerQueue, &xMessage, xTicksToWait );
 8010a0a:	4b11      	ldr	r3, [pc, #68]	; (8010a50 <xTimerGenericCommand+0x98>)
 8010a0c:	6818      	ldr	r0, [r3, #0]
 8010a0e:	f107 0110 	add.w	r1, r7, #16
 8010a12:	2300      	movs	r3, #0
 8010a14:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8010a16:	f7fe fba9 	bl	800f16c <xQueueGenericSend>
 8010a1a:	6278      	str	r0, [r7, #36]	; 0x24
 8010a1c:	e012      	b.n	8010a44 <xTimerGenericCommand+0x8c>
			}
			else
			{
				xReturn = xQueueSendToBack( xTimerQueue, &xMessage, tmrNO_DELAY );
 8010a1e:	4b0c      	ldr	r3, [pc, #48]	; (8010a50 <xTimerGenericCommand+0x98>)
 8010a20:	6818      	ldr	r0, [r3, #0]
 8010a22:	f107 0110 	add.w	r1, r7, #16
 8010a26:	2300      	movs	r3, #0
 8010a28:	2200      	movs	r2, #0
 8010a2a:	f7fe fb9f 	bl	800f16c <xQueueGenericSend>
 8010a2e:	6278      	str	r0, [r7, #36]	; 0x24
 8010a30:	e008      	b.n	8010a44 <xTimerGenericCommand+0x8c>
			}
		}
		else
		{
			xReturn = xQueueSendToBackFromISR( xTimerQueue, &xMessage, pxHigherPriorityTaskWoken );
 8010a32:	4b07      	ldr	r3, [pc, #28]	; (8010a50 <xTimerGenericCommand+0x98>)
 8010a34:	6818      	ldr	r0, [r3, #0]
 8010a36:	f107 0110 	add.w	r1, r7, #16
 8010a3a:	2300      	movs	r3, #0
 8010a3c:	683a      	ldr	r2, [r7, #0]
 8010a3e:	f7fe fc93 	bl	800f368 <xQueueGenericSendFromISR>
 8010a42:	6278      	str	r0, [r7, #36]	; 0x24
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	return xReturn;
 8010a44:	6a7b      	ldr	r3, [r7, #36]	; 0x24
}
 8010a46:	4618      	mov	r0, r3
 8010a48:	3728      	adds	r7, #40	; 0x28
 8010a4a:	46bd      	mov	sp, r7
 8010a4c:	bd80      	pop	{r7, pc}
 8010a4e:	bf00      	nop
 8010a50:	200082d0 	.word	0x200082d0

08010a54 <prvProcessExpiredTimer>:
	return pxTimer->pcTimerName;
}
/*-----------------------------------------------------------*/

static void prvProcessExpiredTimer( const TickType_t xNextExpireTime, const TickType_t xTimeNow )
{
 8010a54:	b580      	push	{r7, lr}
 8010a56:	b088      	sub	sp, #32
 8010a58:	af02      	add	r7, sp, #8
 8010a5a:	6078      	str	r0, [r7, #4]
 8010a5c:	6039      	str	r1, [r7, #0]
BaseType_t xResult;
Timer_t * const pxTimer = ( Timer_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTimerList ); /*lint !e9087 !e9079 void * is used as this macro is used with tasks and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8010a5e:	4b22      	ldr	r3, [pc, #136]	; (8010ae8 <prvProcessExpiredTimer+0x94>)
 8010a60:	681b      	ldr	r3, [r3, #0]
 8010a62:	68db      	ldr	r3, [r3, #12]
 8010a64:	68db      	ldr	r3, [r3, #12]
 8010a66:	617b      	str	r3, [r7, #20]

	/* Remove the timer from the list of active timers.  A check has already
	been performed to ensure the list is not empty. */
	( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 8010a68:	697b      	ldr	r3, [r7, #20]
 8010a6a:	3304      	adds	r3, #4
 8010a6c:	4618      	mov	r0, r3
 8010a6e:	f7fe f9ab 	bl	800edc8 <uxListRemove>
	traceTIMER_EXPIRED( pxTimer );

	/* If the timer is an auto-reload timer then calculate the next
	expiry time and re-insert the timer in the list of active timers. */
	if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 8010a72:	697b      	ldr	r3, [r7, #20]
 8010a74:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 8010a78:	f003 0304 	and.w	r3, r3, #4
 8010a7c:	2b00      	cmp	r3, #0
 8010a7e:	d022      	beq.n	8010ac6 <prvProcessExpiredTimer+0x72>
	{
		/* The timer is inserted into a list using a time relative to anything
		other than the current time.  It will therefore be inserted into the
		correct list relative to the time this task thinks it is now. */
		if( prvInsertTimerInActiveList( pxTimer, ( xNextExpireTime + pxTimer->xTimerPeriodInTicks ), xTimeNow, xNextExpireTime ) != pdFALSE )
 8010a80:	697b      	ldr	r3, [r7, #20]
 8010a82:	699a      	ldr	r2, [r3, #24]
 8010a84:	687b      	ldr	r3, [r7, #4]
 8010a86:	18d1      	adds	r1, r2, r3
 8010a88:	687b      	ldr	r3, [r7, #4]
 8010a8a:	683a      	ldr	r2, [r7, #0]
 8010a8c:	6978      	ldr	r0, [r7, #20]
 8010a8e:	f000 f8d1 	bl	8010c34 <prvInsertTimerInActiveList>
 8010a92:	4603      	mov	r3, r0
 8010a94:	2b00      	cmp	r3, #0
 8010a96:	d01f      	beq.n	8010ad8 <prvProcessExpiredTimer+0x84>
		{
			/* The timer expired before it was added to the active timer
			list.  Reload it now.  */
			xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xNextExpireTime, NULL, tmrNO_DELAY );
 8010a98:	2300      	movs	r3, #0
 8010a9a:	9300      	str	r3, [sp, #0]
 8010a9c:	2300      	movs	r3, #0
 8010a9e:	687a      	ldr	r2, [r7, #4]
 8010aa0:	2100      	movs	r1, #0
 8010aa2:	6978      	ldr	r0, [r7, #20]
 8010aa4:	f7ff ff88 	bl	80109b8 <xTimerGenericCommand>
 8010aa8:	6138      	str	r0, [r7, #16]
			configASSERT( xResult );
 8010aaa:	693b      	ldr	r3, [r7, #16]
 8010aac:	2b00      	cmp	r3, #0
 8010aae:	d113      	bne.n	8010ad8 <prvProcessExpiredTimer+0x84>
	__asm volatile
 8010ab0:	f04f 0350 	mov.w	r3, #80	; 0x50
 8010ab4:	f383 8811 	msr	BASEPRI, r3
 8010ab8:	f3bf 8f6f 	isb	sy
 8010abc:	f3bf 8f4f 	dsb	sy
 8010ac0:	60fb      	str	r3, [r7, #12]
}
 8010ac2:	bf00      	nop
 8010ac4:	e7fe      	b.n	8010ac4 <prvProcessExpiredTimer+0x70>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	else
	{
		pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 8010ac6:	697b      	ldr	r3, [r7, #20]
 8010ac8:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 8010acc:	f023 0301 	bic.w	r3, r3, #1
 8010ad0:	b2da      	uxtb	r2, r3
 8010ad2:	697b      	ldr	r3, [r7, #20]
 8010ad4:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
		mtCOVERAGE_TEST_MARKER();
	}

	/* Call the timer callback. */
	pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 8010ad8:	697b      	ldr	r3, [r7, #20]
 8010ada:	6a1b      	ldr	r3, [r3, #32]
 8010adc:	6978      	ldr	r0, [r7, #20]
 8010ade:	4798      	blx	r3
}
 8010ae0:	bf00      	nop
 8010ae2:	3718      	adds	r7, #24
 8010ae4:	46bd      	mov	sp, r7
 8010ae6:	bd80      	pop	{r7, pc}
 8010ae8:	200082c8 	.word	0x200082c8

08010aec <prvTimerTask>:
/*-----------------------------------------------------------*/

static portTASK_FUNCTION( prvTimerTask, pvParameters )
{
 8010aec:	b580      	push	{r7, lr}
 8010aee:	b084      	sub	sp, #16
 8010af0:	af00      	add	r7, sp, #0
 8010af2:	6078      	str	r0, [r7, #4]

	for( ;; )
	{
		/* Query the timers list to see if it contains any timers, and if so,
		obtain the time at which the next timer will expire. */
		xNextExpireTime = prvGetNextExpireTime( &xListWasEmpty );
 8010af4:	f107 0308 	add.w	r3, r7, #8
 8010af8:	4618      	mov	r0, r3
 8010afa:	f000 f857 	bl	8010bac <prvGetNextExpireTime>
 8010afe:	60f8      	str	r0, [r7, #12]

		/* If a timer has expired, process it.  Otherwise, block this task
		until either a timer does expire, or a command is received. */
		prvProcessTimerOrBlockTask( xNextExpireTime, xListWasEmpty );
 8010b00:	68bb      	ldr	r3, [r7, #8]
 8010b02:	4619      	mov	r1, r3
 8010b04:	68f8      	ldr	r0, [r7, #12]
 8010b06:	f000 f803 	bl	8010b10 <prvProcessTimerOrBlockTask>

		/* Empty the command queue. */
		prvProcessReceivedCommands();
 8010b0a:	f000 f8d5 	bl	8010cb8 <prvProcessReceivedCommands>
		xNextExpireTime = prvGetNextExpireTime( &xListWasEmpty );
 8010b0e:	e7f1      	b.n	8010af4 <prvTimerTask+0x8>

08010b10 <prvProcessTimerOrBlockTask>:
	}
}
/*-----------------------------------------------------------*/

static void prvProcessTimerOrBlockTask( const TickType_t xNextExpireTime, BaseType_t xListWasEmpty )
{
 8010b10:	b580      	push	{r7, lr}
 8010b12:	b084      	sub	sp, #16
 8010b14:	af00      	add	r7, sp, #0
 8010b16:	6078      	str	r0, [r7, #4]
 8010b18:	6039      	str	r1, [r7, #0]
TickType_t xTimeNow;
BaseType_t xTimerListsWereSwitched;

	vTaskSuspendAll();
 8010b1a:	f7ff fa39 	bl	800ff90 <vTaskSuspendAll>
		/* Obtain the time now to make an assessment as to whether the timer
		has expired or not.  If obtaining the time causes the lists to switch
		then don't process this timer as any timers that remained in the list
		when the lists were switched will have been processed within the
		prvSampleTimeNow() function. */
		xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
 8010b1e:	f107 0308 	add.w	r3, r7, #8
 8010b22:	4618      	mov	r0, r3
 8010b24:	f000 f866 	bl	8010bf4 <prvSampleTimeNow>
 8010b28:	60f8      	str	r0, [r7, #12]
		if( xTimerListsWereSwitched == pdFALSE )
 8010b2a:	68bb      	ldr	r3, [r7, #8]
 8010b2c:	2b00      	cmp	r3, #0
 8010b2e:	d130      	bne.n	8010b92 <prvProcessTimerOrBlockTask+0x82>
		{
			/* The tick count has not overflowed, has the timer expired? */
			if( ( xListWasEmpty == pdFALSE ) && ( xNextExpireTime <= xTimeNow ) )
 8010b30:	683b      	ldr	r3, [r7, #0]
 8010b32:	2b00      	cmp	r3, #0
 8010b34:	d10a      	bne.n	8010b4c <prvProcessTimerOrBlockTask+0x3c>
 8010b36:	687a      	ldr	r2, [r7, #4]
 8010b38:	68fb      	ldr	r3, [r7, #12]
 8010b3a:	429a      	cmp	r2, r3
 8010b3c:	d806      	bhi.n	8010b4c <prvProcessTimerOrBlockTask+0x3c>
			{
				( void ) xTaskResumeAll();
 8010b3e:	f7ff fa35 	bl	800ffac <xTaskResumeAll>
				prvProcessExpiredTimer( xNextExpireTime, xTimeNow );
 8010b42:	68f9      	ldr	r1, [r7, #12]
 8010b44:	6878      	ldr	r0, [r7, #4]
 8010b46:	f7ff ff85 	bl	8010a54 <prvProcessExpiredTimer>
		else
		{
			( void ) xTaskResumeAll();
		}
	}
}
 8010b4a:	e024      	b.n	8010b96 <prvProcessTimerOrBlockTask+0x86>
				if( xListWasEmpty != pdFALSE )
 8010b4c:	683b      	ldr	r3, [r7, #0]
 8010b4e:	2b00      	cmp	r3, #0
 8010b50:	d008      	beq.n	8010b64 <prvProcessTimerOrBlockTask+0x54>
					xListWasEmpty = listLIST_IS_EMPTY( pxOverflowTimerList );
 8010b52:	4b13      	ldr	r3, [pc, #76]	; (8010ba0 <prvProcessTimerOrBlockTask+0x90>)
 8010b54:	681b      	ldr	r3, [r3, #0]
 8010b56:	681b      	ldr	r3, [r3, #0]
 8010b58:	2b00      	cmp	r3, #0
 8010b5a:	d101      	bne.n	8010b60 <prvProcessTimerOrBlockTask+0x50>
 8010b5c:	2301      	movs	r3, #1
 8010b5e:	e000      	b.n	8010b62 <prvProcessTimerOrBlockTask+0x52>
 8010b60:	2300      	movs	r3, #0
 8010b62:	603b      	str	r3, [r7, #0]
				vQueueWaitForMessageRestricted( xTimerQueue, ( xNextExpireTime - xTimeNow ), xListWasEmpty );
 8010b64:	4b0f      	ldr	r3, [pc, #60]	; (8010ba4 <prvProcessTimerOrBlockTask+0x94>)
 8010b66:	6818      	ldr	r0, [r3, #0]
 8010b68:	687a      	ldr	r2, [r7, #4]
 8010b6a:	68fb      	ldr	r3, [r7, #12]
 8010b6c:	1ad3      	subs	r3, r2, r3
 8010b6e:	683a      	ldr	r2, [r7, #0]
 8010b70:	4619      	mov	r1, r3
 8010b72:	f7fe ff7d 	bl	800fa70 <vQueueWaitForMessageRestricted>
				if( xTaskResumeAll() == pdFALSE )
 8010b76:	f7ff fa19 	bl	800ffac <xTaskResumeAll>
 8010b7a:	4603      	mov	r3, r0
 8010b7c:	2b00      	cmp	r3, #0
 8010b7e:	d10a      	bne.n	8010b96 <prvProcessTimerOrBlockTask+0x86>
					portYIELD_WITHIN_API();
 8010b80:	4b09      	ldr	r3, [pc, #36]	; (8010ba8 <prvProcessTimerOrBlockTask+0x98>)
 8010b82:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8010b86:	601a      	str	r2, [r3, #0]
 8010b88:	f3bf 8f4f 	dsb	sy
 8010b8c:	f3bf 8f6f 	isb	sy
}
 8010b90:	e001      	b.n	8010b96 <prvProcessTimerOrBlockTask+0x86>
			( void ) xTaskResumeAll();
 8010b92:	f7ff fa0b 	bl	800ffac <xTaskResumeAll>
}
 8010b96:	bf00      	nop
 8010b98:	3710      	adds	r7, #16
 8010b9a:	46bd      	mov	sp, r7
 8010b9c:	bd80      	pop	{r7, pc}
 8010b9e:	bf00      	nop
 8010ba0:	200082cc 	.word	0x200082cc
 8010ba4:	200082d0 	.word	0x200082d0
 8010ba8:	e000ed04 	.word	0xe000ed04

08010bac <prvGetNextExpireTime>:
/*-----------------------------------------------------------*/

static TickType_t prvGetNextExpireTime( BaseType_t * const pxListWasEmpty )
{
 8010bac:	b480      	push	{r7}
 8010bae:	b085      	sub	sp, #20
 8010bb0:	af00      	add	r7, sp, #0
 8010bb2:	6078      	str	r0, [r7, #4]
	the timer with the nearest expiry time will expire.  If there are no
	active timers then just set the next expire time to 0.  That will cause
	this task to unblock when the tick count overflows, at which point the
	timer lists will be switched and the next expiry time can be
	re-assessed.  */
	*pxListWasEmpty = listLIST_IS_EMPTY( pxCurrentTimerList );
 8010bb4:	4b0e      	ldr	r3, [pc, #56]	; (8010bf0 <prvGetNextExpireTime+0x44>)
 8010bb6:	681b      	ldr	r3, [r3, #0]
 8010bb8:	681b      	ldr	r3, [r3, #0]
 8010bba:	2b00      	cmp	r3, #0
 8010bbc:	d101      	bne.n	8010bc2 <prvGetNextExpireTime+0x16>
 8010bbe:	2201      	movs	r2, #1
 8010bc0:	e000      	b.n	8010bc4 <prvGetNextExpireTime+0x18>
 8010bc2:	2200      	movs	r2, #0
 8010bc4:	687b      	ldr	r3, [r7, #4]
 8010bc6:	601a      	str	r2, [r3, #0]
	if( *pxListWasEmpty == pdFALSE )
 8010bc8:	687b      	ldr	r3, [r7, #4]
 8010bca:	681b      	ldr	r3, [r3, #0]
 8010bcc:	2b00      	cmp	r3, #0
 8010bce:	d105      	bne.n	8010bdc <prvGetNextExpireTime+0x30>
	{
		xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
 8010bd0:	4b07      	ldr	r3, [pc, #28]	; (8010bf0 <prvGetNextExpireTime+0x44>)
 8010bd2:	681b      	ldr	r3, [r3, #0]
 8010bd4:	68db      	ldr	r3, [r3, #12]
 8010bd6:	681b      	ldr	r3, [r3, #0]
 8010bd8:	60fb      	str	r3, [r7, #12]
 8010bda:	e001      	b.n	8010be0 <prvGetNextExpireTime+0x34>
	}
	else
	{
		/* Ensure the task unblocks when the tick count rolls over. */
		xNextExpireTime = ( TickType_t ) 0U;
 8010bdc:	2300      	movs	r3, #0
 8010bde:	60fb      	str	r3, [r7, #12]
	}

	return xNextExpireTime;
 8010be0:	68fb      	ldr	r3, [r7, #12]
}
 8010be2:	4618      	mov	r0, r3
 8010be4:	3714      	adds	r7, #20
 8010be6:	46bd      	mov	sp, r7
 8010be8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8010bec:	4770      	bx	lr
 8010bee:	bf00      	nop
 8010bf0:	200082c8 	.word	0x200082c8

08010bf4 <prvSampleTimeNow>:
/*-----------------------------------------------------------*/

static TickType_t prvSampleTimeNow( BaseType_t * const pxTimerListsWereSwitched )
{
 8010bf4:	b580      	push	{r7, lr}
 8010bf6:	b084      	sub	sp, #16
 8010bf8:	af00      	add	r7, sp, #0
 8010bfa:	6078      	str	r0, [r7, #4]
TickType_t xTimeNow;
PRIVILEGED_DATA static TickType_t xLastTime = ( TickType_t ) 0U; /*lint !e956 Variable is only accessible to one task. */

	xTimeNow = xTaskGetTickCount();
 8010bfc:	f7ff fa74 	bl	80100e8 <xTaskGetTickCount>
 8010c00:	60f8      	str	r0, [r7, #12]

	if( xTimeNow < xLastTime )
 8010c02:	4b0b      	ldr	r3, [pc, #44]	; (8010c30 <prvSampleTimeNow+0x3c>)
 8010c04:	681b      	ldr	r3, [r3, #0]
 8010c06:	68fa      	ldr	r2, [r7, #12]
 8010c08:	429a      	cmp	r2, r3
 8010c0a:	d205      	bcs.n	8010c18 <prvSampleTimeNow+0x24>
	{
		prvSwitchTimerLists();
 8010c0c:	f000 f936 	bl	8010e7c <prvSwitchTimerLists>
		*pxTimerListsWereSwitched = pdTRUE;
 8010c10:	687b      	ldr	r3, [r7, #4]
 8010c12:	2201      	movs	r2, #1
 8010c14:	601a      	str	r2, [r3, #0]
 8010c16:	e002      	b.n	8010c1e <prvSampleTimeNow+0x2a>
	}
	else
	{
		*pxTimerListsWereSwitched = pdFALSE;
 8010c18:	687b      	ldr	r3, [r7, #4]
 8010c1a:	2200      	movs	r2, #0
 8010c1c:	601a      	str	r2, [r3, #0]
	}

	xLastTime = xTimeNow;
 8010c1e:	4a04      	ldr	r2, [pc, #16]	; (8010c30 <prvSampleTimeNow+0x3c>)
 8010c20:	68fb      	ldr	r3, [r7, #12]
 8010c22:	6013      	str	r3, [r2, #0]

	return xTimeNow;
 8010c24:	68fb      	ldr	r3, [r7, #12]
}
 8010c26:	4618      	mov	r0, r3
 8010c28:	3710      	adds	r7, #16
 8010c2a:	46bd      	mov	sp, r7
 8010c2c:	bd80      	pop	{r7, pc}
 8010c2e:	bf00      	nop
 8010c30:	200082d8 	.word	0x200082d8

08010c34 <prvInsertTimerInActiveList>:
/*-----------------------------------------------------------*/

static BaseType_t prvInsertTimerInActiveList( Timer_t * const pxTimer, const TickType_t xNextExpiryTime, const TickType_t xTimeNow, const TickType_t xCommandTime )
{
 8010c34:	b580      	push	{r7, lr}
 8010c36:	b086      	sub	sp, #24
 8010c38:	af00      	add	r7, sp, #0
 8010c3a:	60f8      	str	r0, [r7, #12]
 8010c3c:	60b9      	str	r1, [r7, #8]
 8010c3e:	607a      	str	r2, [r7, #4]
 8010c40:	603b      	str	r3, [r7, #0]
BaseType_t xProcessTimerNow = pdFALSE;
 8010c42:	2300      	movs	r3, #0
 8010c44:	617b      	str	r3, [r7, #20]

	listSET_LIST_ITEM_VALUE( &( pxTimer->xTimerListItem ), xNextExpiryTime );
 8010c46:	68fb      	ldr	r3, [r7, #12]
 8010c48:	68ba      	ldr	r2, [r7, #8]
 8010c4a:	605a      	str	r2, [r3, #4]
	listSET_LIST_ITEM_OWNER( &( pxTimer->xTimerListItem ), pxTimer );
 8010c4c:	68fb      	ldr	r3, [r7, #12]
 8010c4e:	68fa      	ldr	r2, [r7, #12]
 8010c50:	611a      	str	r2, [r3, #16]

	if( xNextExpiryTime <= xTimeNow )
 8010c52:	68ba      	ldr	r2, [r7, #8]
 8010c54:	687b      	ldr	r3, [r7, #4]
 8010c56:	429a      	cmp	r2, r3
 8010c58:	d812      	bhi.n	8010c80 <prvInsertTimerInActiveList+0x4c>
	{
		/* Has the expiry time elapsed between the command to start/reset a
		timer was issued, and the time the command was processed? */
		if( ( ( TickType_t ) ( xTimeNow - xCommandTime ) ) >= pxTimer->xTimerPeriodInTicks ) /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8010c5a:	687a      	ldr	r2, [r7, #4]
 8010c5c:	683b      	ldr	r3, [r7, #0]
 8010c5e:	1ad2      	subs	r2, r2, r3
 8010c60:	68fb      	ldr	r3, [r7, #12]
 8010c62:	699b      	ldr	r3, [r3, #24]
 8010c64:	429a      	cmp	r2, r3
 8010c66:	d302      	bcc.n	8010c6e <prvInsertTimerInActiveList+0x3a>
		{
			/* The time between a command being issued and the command being
			processed actually exceeds the timers period.  */
			xProcessTimerNow = pdTRUE;
 8010c68:	2301      	movs	r3, #1
 8010c6a:	617b      	str	r3, [r7, #20]
 8010c6c:	e01b      	b.n	8010ca6 <prvInsertTimerInActiveList+0x72>
		}
		else
		{
			vListInsert( pxOverflowTimerList, &( pxTimer->xTimerListItem ) );
 8010c6e:	4b10      	ldr	r3, [pc, #64]	; (8010cb0 <prvInsertTimerInActiveList+0x7c>)
 8010c70:	681a      	ldr	r2, [r3, #0]
 8010c72:	68fb      	ldr	r3, [r7, #12]
 8010c74:	3304      	adds	r3, #4
 8010c76:	4619      	mov	r1, r3
 8010c78:	4610      	mov	r0, r2
 8010c7a:	f7fe f86c 	bl	800ed56 <vListInsert>
 8010c7e:	e012      	b.n	8010ca6 <prvInsertTimerInActiveList+0x72>
		}
	}
	else
	{
		if( ( xTimeNow < xCommandTime ) && ( xNextExpiryTime >= xCommandTime ) )
 8010c80:	687a      	ldr	r2, [r7, #4]
 8010c82:	683b      	ldr	r3, [r7, #0]
 8010c84:	429a      	cmp	r2, r3
 8010c86:	d206      	bcs.n	8010c96 <prvInsertTimerInActiveList+0x62>
 8010c88:	68ba      	ldr	r2, [r7, #8]
 8010c8a:	683b      	ldr	r3, [r7, #0]
 8010c8c:	429a      	cmp	r2, r3
 8010c8e:	d302      	bcc.n	8010c96 <prvInsertTimerInActiveList+0x62>
		{
			/* If, since the command was issued, the tick count has overflowed
			but the expiry time has not, then the timer must have already passed
			its expiry time and should be processed immediately. */
			xProcessTimerNow = pdTRUE;
 8010c90:	2301      	movs	r3, #1
 8010c92:	617b      	str	r3, [r7, #20]
 8010c94:	e007      	b.n	8010ca6 <prvInsertTimerInActiveList+0x72>
		}
		else
		{
			vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
 8010c96:	4b07      	ldr	r3, [pc, #28]	; (8010cb4 <prvInsertTimerInActiveList+0x80>)
 8010c98:	681a      	ldr	r2, [r3, #0]
 8010c9a:	68fb      	ldr	r3, [r7, #12]
 8010c9c:	3304      	adds	r3, #4
 8010c9e:	4619      	mov	r1, r3
 8010ca0:	4610      	mov	r0, r2
 8010ca2:	f7fe f858 	bl	800ed56 <vListInsert>
		}
	}

	return xProcessTimerNow;
 8010ca6:	697b      	ldr	r3, [r7, #20]
}
 8010ca8:	4618      	mov	r0, r3
 8010caa:	3718      	adds	r7, #24
 8010cac:	46bd      	mov	sp, r7
 8010cae:	bd80      	pop	{r7, pc}
 8010cb0:	200082cc 	.word	0x200082cc
 8010cb4:	200082c8 	.word	0x200082c8

08010cb8 <prvProcessReceivedCommands>:
/*-----------------------------------------------------------*/

static void	prvProcessReceivedCommands( void )
{
 8010cb8:	b580      	push	{r7, lr}
 8010cba:	b08e      	sub	sp, #56	; 0x38
 8010cbc:	af02      	add	r7, sp, #8
DaemonTaskMessage_t xMessage;
Timer_t *pxTimer;
BaseType_t xTimerListsWereSwitched, xResult;
TickType_t xTimeNow;

	while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL ) /*lint !e603 xMessage does not have to be initialised as it is passed out, not in, and it is not used unless xQueueReceive() returns pdTRUE. */
 8010cbe:	e0ca      	b.n	8010e56 <prvProcessReceivedCommands+0x19e>
	{
		#if ( INCLUDE_xTimerPendFunctionCall == 1 )
		{
			/* Negative commands are pended function calls rather than timer
			commands. */
			if( xMessage.xMessageID < ( BaseType_t ) 0 )
 8010cc0:	687b      	ldr	r3, [r7, #4]
 8010cc2:	2b00      	cmp	r3, #0
 8010cc4:	da18      	bge.n	8010cf8 <prvProcessReceivedCommands+0x40>
			{
				const CallbackParameters_t * const pxCallback = &( xMessage.u.xCallbackParameters );
 8010cc6:	1d3b      	adds	r3, r7, #4
 8010cc8:	3304      	adds	r3, #4
 8010cca:	62fb      	str	r3, [r7, #44]	; 0x2c

				/* The timer uses the xCallbackParameters member to request a
				callback be executed.  Check the callback is not NULL. */
				configASSERT( pxCallback );
 8010ccc:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8010cce:	2b00      	cmp	r3, #0
 8010cd0:	d10a      	bne.n	8010ce8 <prvProcessReceivedCommands+0x30>
	__asm volatile
 8010cd2:	f04f 0350 	mov.w	r3, #80	; 0x50
 8010cd6:	f383 8811 	msr	BASEPRI, r3
 8010cda:	f3bf 8f6f 	isb	sy
 8010cde:	f3bf 8f4f 	dsb	sy
 8010ce2:	61fb      	str	r3, [r7, #28]
}
 8010ce4:	bf00      	nop
 8010ce6:	e7fe      	b.n	8010ce6 <prvProcessReceivedCommands+0x2e>

				/* Call the function. */
				pxCallback->pxCallbackFunction( pxCallback->pvParameter1, pxCallback->ulParameter2 );
 8010ce8:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8010cea:	681b      	ldr	r3, [r3, #0]
 8010cec:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8010cee:	6850      	ldr	r0, [r2, #4]
 8010cf0:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8010cf2:	6892      	ldr	r2, [r2, #8]
 8010cf4:	4611      	mov	r1, r2
 8010cf6:	4798      	blx	r3
		}
		#endif /* INCLUDE_xTimerPendFunctionCall */

		/* Commands that are positive are timer commands rather than pended
		function calls. */
		if( xMessage.xMessageID >= ( BaseType_t ) 0 )
 8010cf8:	687b      	ldr	r3, [r7, #4]
 8010cfa:	2b00      	cmp	r3, #0
 8010cfc:	f2c0 80aa 	blt.w	8010e54 <prvProcessReceivedCommands+0x19c>
		{
			/* The messages uses the xTimerParameters member to work on a
			software timer. */
			pxTimer = xMessage.u.xTimerParameters.pxTimer;
 8010d00:	68fb      	ldr	r3, [r7, #12]
 8010d02:	62bb      	str	r3, [r7, #40]	; 0x28

			if( listIS_CONTAINED_WITHIN( NULL, &( pxTimer->xTimerListItem ) ) == pdFALSE ) /*lint !e961. The cast is only redundant when NULL is passed into the macro. */
 8010d04:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8010d06:	695b      	ldr	r3, [r3, #20]
 8010d08:	2b00      	cmp	r3, #0
 8010d0a:	d004      	beq.n	8010d16 <prvProcessReceivedCommands+0x5e>
			{
				/* The timer is in a list, remove it. */
				( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 8010d0c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8010d0e:	3304      	adds	r3, #4
 8010d10:	4618      	mov	r0, r3
 8010d12:	f7fe f859 	bl	800edc8 <uxListRemove>
			it must be present in the function call.  prvSampleTimeNow() must be
			called after the message is received from xTimerQueue so there is no
			possibility of a higher priority task adding a message to the message
			queue with a time that is ahead of the timer daemon task (because it
			pre-empted the timer daemon task after the xTimeNow value was set). */
			xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
 8010d16:	463b      	mov	r3, r7
 8010d18:	4618      	mov	r0, r3
 8010d1a:	f7ff ff6b 	bl	8010bf4 <prvSampleTimeNow>
 8010d1e:	6278      	str	r0, [r7, #36]	; 0x24

			switch( xMessage.xMessageID )
 8010d20:	687b      	ldr	r3, [r7, #4]
 8010d22:	2b09      	cmp	r3, #9
 8010d24:	f200 8097 	bhi.w	8010e56 <prvProcessReceivedCommands+0x19e>
 8010d28:	a201      	add	r2, pc, #4	; (adr r2, 8010d30 <prvProcessReceivedCommands+0x78>)
 8010d2a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8010d2e:	bf00      	nop
 8010d30:	08010d59 	.word	0x08010d59
 8010d34:	08010d59 	.word	0x08010d59
 8010d38:	08010d59 	.word	0x08010d59
 8010d3c:	08010dcd 	.word	0x08010dcd
 8010d40:	08010de1 	.word	0x08010de1
 8010d44:	08010e2b 	.word	0x08010e2b
 8010d48:	08010d59 	.word	0x08010d59
 8010d4c:	08010d59 	.word	0x08010d59
 8010d50:	08010dcd 	.word	0x08010dcd
 8010d54:	08010de1 	.word	0x08010de1
				case tmrCOMMAND_START_FROM_ISR :
				case tmrCOMMAND_RESET :
				case tmrCOMMAND_RESET_FROM_ISR :
				case tmrCOMMAND_START_DONT_TRACE :
					/* Start or restart a timer. */
					pxTimer->ucStatus |= tmrSTATUS_IS_ACTIVE;
 8010d58:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8010d5a:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 8010d5e:	f043 0301 	orr.w	r3, r3, #1
 8010d62:	b2da      	uxtb	r2, r3
 8010d64:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8010d66:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
					if( prvInsertTimerInActiveList( pxTimer,  xMessage.u.xTimerParameters.xMessageValue + pxTimer->xTimerPeriodInTicks, xTimeNow, xMessage.u.xTimerParameters.xMessageValue ) != pdFALSE )
 8010d6a:	68ba      	ldr	r2, [r7, #8]
 8010d6c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8010d6e:	699b      	ldr	r3, [r3, #24]
 8010d70:	18d1      	adds	r1, r2, r3
 8010d72:	68bb      	ldr	r3, [r7, #8]
 8010d74:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8010d76:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8010d78:	f7ff ff5c 	bl	8010c34 <prvInsertTimerInActiveList>
 8010d7c:	4603      	mov	r3, r0
 8010d7e:	2b00      	cmp	r3, #0
 8010d80:	d069      	beq.n	8010e56 <prvProcessReceivedCommands+0x19e>
					{
						/* The timer expired before it was added to the active
						timer list.  Process it now. */
						pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 8010d82:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8010d84:	6a1b      	ldr	r3, [r3, #32]
 8010d86:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8010d88:	4798      	blx	r3
						traceTIMER_EXPIRED( pxTimer );

						if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 8010d8a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8010d8c:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 8010d90:	f003 0304 	and.w	r3, r3, #4
 8010d94:	2b00      	cmp	r3, #0
 8010d96:	d05e      	beq.n	8010e56 <prvProcessReceivedCommands+0x19e>
						{
							xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xMessage.u.xTimerParameters.xMessageValue + pxTimer->xTimerPeriodInTicks, NULL, tmrNO_DELAY );
 8010d98:	68ba      	ldr	r2, [r7, #8]
 8010d9a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8010d9c:	699b      	ldr	r3, [r3, #24]
 8010d9e:	441a      	add	r2, r3
 8010da0:	2300      	movs	r3, #0
 8010da2:	9300      	str	r3, [sp, #0]
 8010da4:	2300      	movs	r3, #0
 8010da6:	2100      	movs	r1, #0
 8010da8:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8010daa:	f7ff fe05 	bl	80109b8 <xTimerGenericCommand>
 8010dae:	6238      	str	r0, [r7, #32]
							configASSERT( xResult );
 8010db0:	6a3b      	ldr	r3, [r7, #32]
 8010db2:	2b00      	cmp	r3, #0
 8010db4:	d14f      	bne.n	8010e56 <prvProcessReceivedCommands+0x19e>
	__asm volatile
 8010db6:	f04f 0350 	mov.w	r3, #80	; 0x50
 8010dba:	f383 8811 	msr	BASEPRI, r3
 8010dbe:	f3bf 8f6f 	isb	sy
 8010dc2:	f3bf 8f4f 	dsb	sy
 8010dc6:	61bb      	str	r3, [r7, #24]
}
 8010dc8:	bf00      	nop
 8010dca:	e7fe      	b.n	8010dca <prvProcessReceivedCommands+0x112>
					break;

				case tmrCOMMAND_STOP :
				case tmrCOMMAND_STOP_FROM_ISR :
					/* The timer has already been removed from the active list. */
					pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 8010dcc:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8010dce:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 8010dd2:	f023 0301 	bic.w	r3, r3, #1
 8010dd6:	b2da      	uxtb	r2, r3
 8010dd8:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8010dda:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
					break;
 8010dde:	e03a      	b.n	8010e56 <prvProcessReceivedCommands+0x19e>

				case tmrCOMMAND_CHANGE_PERIOD :
				case tmrCOMMAND_CHANGE_PERIOD_FROM_ISR :
					pxTimer->ucStatus |= tmrSTATUS_IS_ACTIVE;
 8010de0:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8010de2:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 8010de6:	f043 0301 	orr.w	r3, r3, #1
 8010dea:	b2da      	uxtb	r2, r3
 8010dec:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8010dee:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
					pxTimer->xTimerPeriodInTicks = xMessage.u.xTimerParameters.xMessageValue;
 8010df2:	68ba      	ldr	r2, [r7, #8]
 8010df4:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8010df6:	619a      	str	r2, [r3, #24]
					configASSERT( ( pxTimer->xTimerPeriodInTicks > 0 ) );
 8010df8:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8010dfa:	699b      	ldr	r3, [r3, #24]
 8010dfc:	2b00      	cmp	r3, #0
 8010dfe:	d10a      	bne.n	8010e16 <prvProcessReceivedCommands+0x15e>
	__asm volatile
 8010e00:	f04f 0350 	mov.w	r3, #80	; 0x50
 8010e04:	f383 8811 	msr	BASEPRI, r3
 8010e08:	f3bf 8f6f 	isb	sy
 8010e0c:	f3bf 8f4f 	dsb	sy
 8010e10:	617b      	str	r3, [r7, #20]
}
 8010e12:	bf00      	nop
 8010e14:	e7fe      	b.n	8010e14 <prvProcessReceivedCommands+0x15c>
					be longer or shorter than the old one.  The command time is
					therefore set to the current time, and as the period cannot
					be zero the next expiry time can only be in the future,
					meaning (unlike for the xTimerStart() case above) there is
					no fail case that needs to be handled here. */
					( void ) prvInsertTimerInActiveList( pxTimer, ( xTimeNow + pxTimer->xTimerPeriodInTicks ), xTimeNow, xTimeNow );
 8010e16:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8010e18:	699a      	ldr	r2, [r3, #24]
 8010e1a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8010e1c:	18d1      	adds	r1, r2, r3
 8010e1e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8010e20:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8010e22:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8010e24:	f7ff ff06 	bl	8010c34 <prvInsertTimerInActiveList>
					break;
 8010e28:	e015      	b.n	8010e56 <prvProcessReceivedCommands+0x19e>
					#if ( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
					{
						/* The timer has already been removed from the active list,
						just free up the memory if the memory was dynamically
						allocated. */
						if( ( pxTimer->ucStatus & tmrSTATUS_IS_STATICALLY_ALLOCATED ) == ( uint8_t ) 0 )
 8010e2a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8010e2c:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 8010e30:	f003 0302 	and.w	r3, r3, #2
 8010e34:	2b00      	cmp	r3, #0
 8010e36:	d103      	bne.n	8010e40 <prvProcessReceivedCommands+0x188>
						{
							vPortFree( pxTimer );
 8010e38:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8010e3a:	f000 fbb9 	bl	80115b0 <vPortFree>
 8010e3e:	e00a      	b.n	8010e56 <prvProcessReceivedCommands+0x19e>
						}
						else
						{
							pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 8010e40:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8010e42:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 8010e46:	f023 0301 	bic.w	r3, r3, #1
 8010e4a:	b2da      	uxtb	r2, r3
 8010e4c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8010e4e:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
						no need to free the memory - just mark the timer as
						"not active". */
						pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
					}
					#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
					break;
 8010e52:	e000      	b.n	8010e56 <prvProcessReceivedCommands+0x19e>

				default	:
					/* Don't expect to get here. */
					break;
			}
		}
 8010e54:	bf00      	nop
	while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL ) /*lint !e603 xMessage does not have to be initialised as it is passed out, not in, and it is not used unless xQueueReceive() returns pdTRUE. */
 8010e56:	4b08      	ldr	r3, [pc, #32]	; (8010e78 <prvProcessReceivedCommands+0x1c0>)
 8010e58:	681b      	ldr	r3, [r3, #0]
 8010e5a:	1d39      	adds	r1, r7, #4
 8010e5c:	2200      	movs	r2, #0
 8010e5e:	4618      	mov	r0, r3
 8010e60:	f7fe fb1e 	bl	800f4a0 <xQueueReceive>
 8010e64:	4603      	mov	r3, r0
 8010e66:	2b00      	cmp	r3, #0
 8010e68:	f47f af2a 	bne.w	8010cc0 <prvProcessReceivedCommands+0x8>
	}
}
 8010e6c:	bf00      	nop
 8010e6e:	bf00      	nop
 8010e70:	3730      	adds	r7, #48	; 0x30
 8010e72:	46bd      	mov	sp, r7
 8010e74:	bd80      	pop	{r7, pc}
 8010e76:	bf00      	nop
 8010e78:	200082d0 	.word	0x200082d0

08010e7c <prvSwitchTimerLists>:
/*-----------------------------------------------------------*/

static void prvSwitchTimerLists( void )
{
 8010e7c:	b580      	push	{r7, lr}
 8010e7e:	b088      	sub	sp, #32
 8010e80:	af02      	add	r7, sp, #8

	/* The tick count has overflowed.  The timer lists must be switched.
	If there are any timers still referenced from the current timer list
	then they must have expired and should be processed before the lists
	are switched. */
	while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
 8010e82:	e048      	b.n	8010f16 <prvSwitchTimerLists+0x9a>
	{
		xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
 8010e84:	4b2d      	ldr	r3, [pc, #180]	; (8010f3c <prvSwitchTimerLists+0xc0>)
 8010e86:	681b      	ldr	r3, [r3, #0]
 8010e88:	68db      	ldr	r3, [r3, #12]
 8010e8a:	681b      	ldr	r3, [r3, #0]
 8010e8c:	613b      	str	r3, [r7, #16]

		/* Remove the timer from the list. */
		pxTimer = ( Timer_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTimerList ); /*lint !e9087 !e9079 void * is used as this macro is used with tasks and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8010e8e:	4b2b      	ldr	r3, [pc, #172]	; (8010f3c <prvSwitchTimerLists+0xc0>)
 8010e90:	681b      	ldr	r3, [r3, #0]
 8010e92:	68db      	ldr	r3, [r3, #12]
 8010e94:	68db      	ldr	r3, [r3, #12]
 8010e96:	60fb      	str	r3, [r7, #12]
		( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 8010e98:	68fb      	ldr	r3, [r7, #12]
 8010e9a:	3304      	adds	r3, #4
 8010e9c:	4618      	mov	r0, r3
 8010e9e:	f7fd ff93 	bl	800edc8 <uxListRemove>
		traceTIMER_EXPIRED( pxTimer );

		/* Execute its callback, then send a command to restart the timer if
		it is an auto-reload timer.  It cannot be restarted here as the lists
		have not yet been switched. */
		pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 8010ea2:	68fb      	ldr	r3, [r7, #12]
 8010ea4:	6a1b      	ldr	r3, [r3, #32]
 8010ea6:	68f8      	ldr	r0, [r7, #12]
 8010ea8:	4798      	blx	r3

		if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 8010eaa:	68fb      	ldr	r3, [r7, #12]
 8010eac:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 8010eb0:	f003 0304 	and.w	r3, r3, #4
 8010eb4:	2b00      	cmp	r3, #0
 8010eb6:	d02e      	beq.n	8010f16 <prvSwitchTimerLists+0x9a>
			the timer going into the same timer list then it has already expired
			and the timer should be re-inserted into the current list so it is
			processed again within this loop.  Otherwise a command should be sent
			to restart the timer to ensure it is only inserted into a list after
			the lists have been swapped. */
			xReloadTime = ( xNextExpireTime + pxTimer->xTimerPeriodInTicks );
 8010eb8:	68fb      	ldr	r3, [r7, #12]
 8010eba:	699b      	ldr	r3, [r3, #24]
 8010ebc:	693a      	ldr	r2, [r7, #16]
 8010ebe:	4413      	add	r3, r2
 8010ec0:	60bb      	str	r3, [r7, #8]
			if( xReloadTime > xNextExpireTime )
 8010ec2:	68ba      	ldr	r2, [r7, #8]
 8010ec4:	693b      	ldr	r3, [r7, #16]
 8010ec6:	429a      	cmp	r2, r3
 8010ec8:	d90e      	bls.n	8010ee8 <prvSwitchTimerLists+0x6c>
			{
				listSET_LIST_ITEM_VALUE( &( pxTimer->xTimerListItem ), xReloadTime );
 8010eca:	68fb      	ldr	r3, [r7, #12]
 8010ecc:	68ba      	ldr	r2, [r7, #8]
 8010ece:	605a      	str	r2, [r3, #4]
				listSET_LIST_ITEM_OWNER( &( pxTimer->xTimerListItem ), pxTimer );
 8010ed0:	68fb      	ldr	r3, [r7, #12]
 8010ed2:	68fa      	ldr	r2, [r7, #12]
 8010ed4:	611a      	str	r2, [r3, #16]
				vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
 8010ed6:	4b19      	ldr	r3, [pc, #100]	; (8010f3c <prvSwitchTimerLists+0xc0>)
 8010ed8:	681a      	ldr	r2, [r3, #0]
 8010eda:	68fb      	ldr	r3, [r7, #12]
 8010edc:	3304      	adds	r3, #4
 8010ede:	4619      	mov	r1, r3
 8010ee0:	4610      	mov	r0, r2
 8010ee2:	f7fd ff38 	bl	800ed56 <vListInsert>
 8010ee6:	e016      	b.n	8010f16 <prvSwitchTimerLists+0x9a>
			}
			else
			{
				xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xNextExpireTime, NULL, tmrNO_DELAY );
 8010ee8:	2300      	movs	r3, #0
 8010eea:	9300      	str	r3, [sp, #0]
 8010eec:	2300      	movs	r3, #0
 8010eee:	693a      	ldr	r2, [r7, #16]
 8010ef0:	2100      	movs	r1, #0
 8010ef2:	68f8      	ldr	r0, [r7, #12]
 8010ef4:	f7ff fd60 	bl	80109b8 <xTimerGenericCommand>
 8010ef8:	6078      	str	r0, [r7, #4]
				configASSERT( xResult );
 8010efa:	687b      	ldr	r3, [r7, #4]
 8010efc:	2b00      	cmp	r3, #0
 8010efe:	d10a      	bne.n	8010f16 <prvSwitchTimerLists+0x9a>
	__asm volatile
 8010f00:	f04f 0350 	mov.w	r3, #80	; 0x50
 8010f04:	f383 8811 	msr	BASEPRI, r3
 8010f08:	f3bf 8f6f 	isb	sy
 8010f0c:	f3bf 8f4f 	dsb	sy
 8010f10:	603b      	str	r3, [r7, #0]
}
 8010f12:	bf00      	nop
 8010f14:	e7fe      	b.n	8010f14 <prvSwitchTimerLists+0x98>
	while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
 8010f16:	4b09      	ldr	r3, [pc, #36]	; (8010f3c <prvSwitchTimerLists+0xc0>)
 8010f18:	681b      	ldr	r3, [r3, #0]
 8010f1a:	681b      	ldr	r3, [r3, #0]
 8010f1c:	2b00      	cmp	r3, #0
 8010f1e:	d1b1      	bne.n	8010e84 <prvSwitchTimerLists+0x8>
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}

	pxTemp = pxCurrentTimerList;
 8010f20:	4b06      	ldr	r3, [pc, #24]	; (8010f3c <prvSwitchTimerLists+0xc0>)
 8010f22:	681b      	ldr	r3, [r3, #0]
 8010f24:	617b      	str	r3, [r7, #20]
	pxCurrentTimerList = pxOverflowTimerList;
 8010f26:	4b06      	ldr	r3, [pc, #24]	; (8010f40 <prvSwitchTimerLists+0xc4>)
 8010f28:	681b      	ldr	r3, [r3, #0]
 8010f2a:	4a04      	ldr	r2, [pc, #16]	; (8010f3c <prvSwitchTimerLists+0xc0>)
 8010f2c:	6013      	str	r3, [r2, #0]
	pxOverflowTimerList = pxTemp;
 8010f2e:	4a04      	ldr	r2, [pc, #16]	; (8010f40 <prvSwitchTimerLists+0xc4>)
 8010f30:	697b      	ldr	r3, [r7, #20]
 8010f32:	6013      	str	r3, [r2, #0]
}
 8010f34:	bf00      	nop
 8010f36:	3718      	adds	r7, #24
 8010f38:	46bd      	mov	sp, r7
 8010f3a:	bd80      	pop	{r7, pc}
 8010f3c:	200082c8 	.word	0x200082c8
 8010f40:	200082cc 	.word	0x200082cc

08010f44 <prvCheckForValidListAndQueue>:
/*-----------------------------------------------------------*/

static void prvCheckForValidListAndQueue( void )
{
 8010f44:	b580      	push	{r7, lr}
 8010f46:	b082      	sub	sp, #8
 8010f48:	af02      	add	r7, sp, #8
	/* Check that the list from which active timers are referenced, and the
	queue used to communicate with the timer service, have been
	initialised. */
	taskENTER_CRITICAL();
 8010f4a:	f000 f96b 	bl	8011224 <vPortEnterCritical>
	{
		if( xTimerQueue == NULL )
 8010f4e:	4b15      	ldr	r3, [pc, #84]	; (8010fa4 <prvCheckForValidListAndQueue+0x60>)
 8010f50:	681b      	ldr	r3, [r3, #0]
 8010f52:	2b00      	cmp	r3, #0
 8010f54:	d120      	bne.n	8010f98 <prvCheckForValidListAndQueue+0x54>
		{
			vListInitialise( &xActiveTimerList1 );
 8010f56:	4814      	ldr	r0, [pc, #80]	; (8010fa8 <prvCheckForValidListAndQueue+0x64>)
 8010f58:	f7fd feac 	bl	800ecb4 <vListInitialise>
			vListInitialise( &xActiveTimerList2 );
 8010f5c:	4813      	ldr	r0, [pc, #76]	; (8010fac <prvCheckForValidListAndQueue+0x68>)
 8010f5e:	f7fd fea9 	bl	800ecb4 <vListInitialise>
			pxCurrentTimerList = &xActiveTimerList1;
 8010f62:	4b13      	ldr	r3, [pc, #76]	; (8010fb0 <prvCheckForValidListAndQueue+0x6c>)
 8010f64:	4a10      	ldr	r2, [pc, #64]	; (8010fa8 <prvCheckForValidListAndQueue+0x64>)
 8010f66:	601a      	str	r2, [r3, #0]
			pxOverflowTimerList = &xActiveTimerList2;
 8010f68:	4b12      	ldr	r3, [pc, #72]	; (8010fb4 <prvCheckForValidListAndQueue+0x70>)
 8010f6a:	4a10      	ldr	r2, [pc, #64]	; (8010fac <prvCheckForValidListAndQueue+0x68>)
 8010f6c:	601a      	str	r2, [r3, #0]
				/* The timer queue is allocated statically in case
				configSUPPORT_DYNAMIC_ALLOCATION is 0. */
				static StaticQueue_t xStaticTimerQueue; /*lint !e956 Ok to declare in this manner to prevent additional conditional compilation guards in other locations. */
				static uint8_t ucStaticTimerQueueStorage[ ( size_t ) configTIMER_QUEUE_LENGTH * sizeof( DaemonTaskMessage_t ) ]; /*lint !e956 Ok to declare in this manner to prevent additional conditional compilation guards in other locations. */

				xTimerQueue = xQueueCreateStatic( ( UBaseType_t ) configTIMER_QUEUE_LENGTH, ( UBaseType_t ) sizeof( DaemonTaskMessage_t ), &( ucStaticTimerQueueStorage[ 0 ] ), &xStaticTimerQueue );
 8010f6e:	2300      	movs	r3, #0
 8010f70:	9300      	str	r3, [sp, #0]
 8010f72:	4b11      	ldr	r3, [pc, #68]	; (8010fb8 <prvCheckForValidListAndQueue+0x74>)
 8010f74:	4a11      	ldr	r2, [pc, #68]	; (8010fbc <prvCheckForValidListAndQueue+0x78>)
 8010f76:	2110      	movs	r1, #16
 8010f78:	200a      	movs	r0, #10
 8010f7a:	f7fd ffb7 	bl	800eeec <xQueueGenericCreateStatic>
 8010f7e:	4603      	mov	r3, r0
 8010f80:	4a08      	ldr	r2, [pc, #32]	; (8010fa4 <prvCheckForValidListAndQueue+0x60>)
 8010f82:	6013      	str	r3, [r2, #0]
			}
			#endif

			#if ( configQUEUE_REGISTRY_SIZE > 0 )
			{
				if( xTimerQueue != NULL )
 8010f84:	4b07      	ldr	r3, [pc, #28]	; (8010fa4 <prvCheckForValidListAndQueue+0x60>)
 8010f86:	681b      	ldr	r3, [r3, #0]
 8010f88:	2b00      	cmp	r3, #0
 8010f8a:	d005      	beq.n	8010f98 <prvCheckForValidListAndQueue+0x54>
				{
					vQueueAddToRegistry( xTimerQueue, "TmrQ" );
 8010f8c:	4b05      	ldr	r3, [pc, #20]	; (8010fa4 <prvCheckForValidListAndQueue+0x60>)
 8010f8e:	681b      	ldr	r3, [r3, #0]
 8010f90:	490b      	ldr	r1, [pc, #44]	; (8010fc0 <prvCheckForValidListAndQueue+0x7c>)
 8010f92:	4618      	mov	r0, r3
 8010f94:	f7fe fd18 	bl	800f9c8 <vQueueAddToRegistry>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 8010f98:	f000 f974 	bl	8011284 <vPortExitCritical>
}
 8010f9c:	bf00      	nop
 8010f9e:	46bd      	mov	sp, r7
 8010fa0:	bd80      	pop	{r7, pc}
 8010fa2:	bf00      	nop
 8010fa4:	200082d0 	.word	0x200082d0
 8010fa8:	200082a0 	.word	0x200082a0
 8010fac:	200082b4 	.word	0x200082b4
 8010fb0:	200082c8 	.word	0x200082c8
 8010fb4:	200082cc 	.word	0x200082cc
 8010fb8:	2000837c 	.word	0x2000837c
 8010fbc:	200082dc 	.word	0x200082dc
 8010fc0:	08014b0c 	.word	0x08014b0c

08010fc4 <pxPortInitialiseStack>:

/*
 * See header file for description.
 */
StackType_t *pxPortInitialiseStack( StackType_t *pxTopOfStack, TaskFunction_t pxCode, void *pvParameters )
{
 8010fc4:	b480      	push	{r7}
 8010fc6:	b085      	sub	sp, #20
 8010fc8:	af00      	add	r7, sp, #0
 8010fca:	60f8      	str	r0, [r7, #12]
 8010fcc:	60b9      	str	r1, [r7, #8]
 8010fce:	607a      	str	r2, [r7, #4]
	/* Simulate the stack frame as it would be created by a context switch
	interrupt. */

	/* Offset added to account for the way the MCU uses the stack on entry/exit
	of interrupts, and to ensure alignment. */
	pxTopOfStack--;
 8010fd0:	68fb      	ldr	r3, [r7, #12]
 8010fd2:	3b04      	subs	r3, #4
 8010fd4:	60fb      	str	r3, [r7, #12]

	*pxTopOfStack = portINITIAL_XPSR;	/* xPSR */
 8010fd6:	68fb      	ldr	r3, [r7, #12]
 8010fd8:	f04f 7280 	mov.w	r2, #16777216	; 0x1000000
 8010fdc:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 8010fde:	68fb      	ldr	r3, [r7, #12]
 8010fe0:	3b04      	subs	r3, #4
 8010fe2:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( ( StackType_t ) pxCode ) & portSTART_ADDRESS_MASK;	/* PC */
 8010fe4:	68bb      	ldr	r3, [r7, #8]
 8010fe6:	f023 0201 	bic.w	r2, r3, #1
 8010fea:	68fb      	ldr	r3, [r7, #12]
 8010fec:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 8010fee:	68fb      	ldr	r3, [r7, #12]
 8010ff0:	3b04      	subs	r3, #4
 8010ff2:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) portTASK_RETURN_ADDRESS;	/* LR */
 8010ff4:	4a0c      	ldr	r2, [pc, #48]	; (8011028 <pxPortInitialiseStack+0x64>)
 8010ff6:	68fb      	ldr	r3, [r7, #12]
 8010ff8:	601a      	str	r2, [r3, #0]

	/* Save code space by skipping register initialisation. */
	pxTopOfStack -= 5;	/* R12, R3, R2 and R1. */
 8010ffa:	68fb      	ldr	r3, [r7, #12]
 8010ffc:	3b14      	subs	r3, #20
 8010ffe:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) pvParameters;	/* R0 */
 8011000:	687a      	ldr	r2, [r7, #4]
 8011002:	68fb      	ldr	r3, [r7, #12]
 8011004:	601a      	str	r2, [r3, #0]

	/* A save method is being used that requires each task to maintain its
	own exec return value. */
	pxTopOfStack--;
 8011006:	68fb      	ldr	r3, [r7, #12]
 8011008:	3b04      	subs	r3, #4
 801100a:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = portINITIAL_EXC_RETURN;
 801100c:	68fb      	ldr	r3, [r7, #12]
 801100e:	f06f 0202 	mvn.w	r2, #2
 8011012:	601a      	str	r2, [r3, #0]

	pxTopOfStack -= 8;	/* R11, R10, R9, R8, R7, R6, R5 and R4. */
 8011014:	68fb      	ldr	r3, [r7, #12]
 8011016:	3b20      	subs	r3, #32
 8011018:	60fb      	str	r3, [r7, #12]

	return pxTopOfStack;
 801101a:	68fb      	ldr	r3, [r7, #12]
}
 801101c:	4618      	mov	r0, r3
 801101e:	3714      	adds	r7, #20
 8011020:	46bd      	mov	sp, r7
 8011022:	f85d 7b04 	ldr.w	r7, [sp], #4
 8011026:	4770      	bx	lr
 8011028:	0801102d 	.word	0x0801102d

0801102c <prvTaskExitError>:
/*-----------------------------------------------------------*/

static void prvTaskExitError( void )
{
 801102c:	b480      	push	{r7}
 801102e:	b085      	sub	sp, #20
 8011030:	af00      	add	r7, sp, #0
volatile uint32_t ulDummy = 0;
 8011032:	2300      	movs	r3, #0
 8011034:	607b      	str	r3, [r7, #4]
	its caller as there is nothing to return to.  If a task wants to exit it
	should instead call vTaskDelete( NULL ).

	Artificially force an assert() to be triggered if configASSERT() is
	defined, then stop here so application writers can catch the error. */
	configASSERT( uxCriticalNesting == ~0UL );
 8011036:	4b12      	ldr	r3, [pc, #72]	; (8011080 <prvTaskExitError+0x54>)
 8011038:	681b      	ldr	r3, [r3, #0]
 801103a:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 801103e:	d00a      	beq.n	8011056 <prvTaskExitError+0x2a>
	__asm volatile
 8011040:	f04f 0350 	mov.w	r3, #80	; 0x50
 8011044:	f383 8811 	msr	BASEPRI, r3
 8011048:	f3bf 8f6f 	isb	sy
 801104c:	f3bf 8f4f 	dsb	sy
 8011050:	60fb      	str	r3, [r7, #12]
}
 8011052:	bf00      	nop
 8011054:	e7fe      	b.n	8011054 <prvTaskExitError+0x28>
	__asm volatile
 8011056:	f04f 0350 	mov.w	r3, #80	; 0x50
 801105a:	f383 8811 	msr	BASEPRI, r3
 801105e:	f3bf 8f6f 	isb	sy
 8011062:	f3bf 8f4f 	dsb	sy
 8011066:	60bb      	str	r3, [r7, #8]
}
 8011068:	bf00      	nop
	portDISABLE_INTERRUPTS();
	while( ulDummy == 0 )
 801106a:	bf00      	nop
 801106c:	687b      	ldr	r3, [r7, #4]
 801106e:	2b00      	cmp	r3, #0
 8011070:	d0fc      	beq.n	801106c <prvTaskExitError+0x40>
		about code appearing after this function is called - making ulDummy
		volatile makes the compiler think the function could return and
		therefore not output an 'unreachable code' warning for code that appears
		after it. */
	}
}
 8011072:	bf00      	nop
 8011074:	bf00      	nop
 8011076:	3714      	adds	r7, #20
 8011078:	46bd      	mov	sp, r7
 801107a:	f85d 7b04 	ldr.w	r7, [sp], #4
 801107e:	4770      	bx	lr
 8011080:	200000b4 	.word	0x200000b4
	...

08011090 <SVC_Handler>:
/*-----------------------------------------------------------*/

void vPortSVCHandler( void )
{
	__asm volatile (
 8011090:	4b07      	ldr	r3, [pc, #28]	; (80110b0 <pxCurrentTCBConst2>)
 8011092:	6819      	ldr	r1, [r3, #0]
 8011094:	6808      	ldr	r0, [r1, #0]
 8011096:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 801109a:	f380 8809 	msr	PSP, r0
 801109e:	f3bf 8f6f 	isb	sy
 80110a2:	f04f 0000 	mov.w	r0, #0
 80110a6:	f380 8811 	msr	BASEPRI, r0
 80110aa:	4770      	bx	lr
 80110ac:	f3af 8000 	nop.w

080110b0 <pxCurrentTCBConst2>:
 80110b0:	20007da0 	.word	0x20007da0
					"	bx r14							\n"
					"									\n"
					"	.align 4						\n"
					"pxCurrentTCBConst2: .word pxCurrentTCB				\n"
				);
}
 80110b4:	bf00      	nop
 80110b6:	bf00      	nop

080110b8 <prvPortStartFirstTask>:
{
	/* Start the first task.  This also clears the bit that indicates the FPU is
	in use in case the FPU was used before the scheduler was started - which
	would otherwise result in the unnecessary leaving of space in the SVC stack
	for lazy saving of FPU registers. */
	__asm volatile(
 80110b8:	4808      	ldr	r0, [pc, #32]	; (80110dc <prvPortStartFirstTask+0x24>)
 80110ba:	6800      	ldr	r0, [r0, #0]
 80110bc:	6800      	ldr	r0, [r0, #0]
 80110be:	f380 8808 	msr	MSP, r0
 80110c2:	f04f 0000 	mov.w	r0, #0
 80110c6:	f380 8814 	msr	CONTROL, r0
 80110ca:	b662      	cpsie	i
 80110cc:	b661      	cpsie	f
 80110ce:	f3bf 8f4f 	dsb	sy
 80110d2:	f3bf 8f6f 	isb	sy
 80110d6:	df00      	svc	0
 80110d8:	bf00      	nop
					" dsb					\n"
					" isb					\n"
					" svc 0					\n" /* System call to start first task. */
					" nop					\n"
				);
}
 80110da:	bf00      	nop
 80110dc:	e000ed08 	.word	0xe000ed08

080110e0 <xPortStartScheduler>:

/*
 * See header file for description.
 */
BaseType_t xPortStartScheduler( void )
{
 80110e0:	b580      	push	{r7, lr}
 80110e2:	b086      	sub	sp, #24
 80110e4:	af00      	add	r7, sp, #0
	configASSERT( configMAX_SYSCALL_INTERRUPT_PRIORITY );

	/* This port can be used on all revisions of the Cortex-M7 core other than
	the r0p1 parts.  r0p1 parts should use the port from the
	/source/portable/GCC/ARM_CM7/r0p1 directory. */
	configASSERT( portCPUID != portCORTEX_M7_r0p1_ID );
 80110e6:	4b46      	ldr	r3, [pc, #280]	; (8011200 <xPortStartScheduler+0x120>)
 80110e8:	681b      	ldr	r3, [r3, #0]
 80110ea:	4a46      	ldr	r2, [pc, #280]	; (8011204 <xPortStartScheduler+0x124>)
 80110ec:	4293      	cmp	r3, r2
 80110ee:	d10a      	bne.n	8011106 <xPortStartScheduler+0x26>
	__asm volatile
 80110f0:	f04f 0350 	mov.w	r3, #80	; 0x50
 80110f4:	f383 8811 	msr	BASEPRI, r3
 80110f8:	f3bf 8f6f 	isb	sy
 80110fc:	f3bf 8f4f 	dsb	sy
 8011100:	613b      	str	r3, [r7, #16]
}
 8011102:	bf00      	nop
 8011104:	e7fe      	b.n	8011104 <xPortStartScheduler+0x24>
	configASSERT( portCPUID != portCORTEX_M7_r0p0_ID );
 8011106:	4b3e      	ldr	r3, [pc, #248]	; (8011200 <xPortStartScheduler+0x120>)
 8011108:	681b      	ldr	r3, [r3, #0]
 801110a:	4a3f      	ldr	r2, [pc, #252]	; (8011208 <xPortStartScheduler+0x128>)
 801110c:	4293      	cmp	r3, r2
 801110e:	d10a      	bne.n	8011126 <xPortStartScheduler+0x46>
	__asm volatile
 8011110:	f04f 0350 	mov.w	r3, #80	; 0x50
 8011114:	f383 8811 	msr	BASEPRI, r3
 8011118:	f3bf 8f6f 	isb	sy
 801111c:	f3bf 8f4f 	dsb	sy
 8011120:	60fb      	str	r3, [r7, #12]
}
 8011122:	bf00      	nop
 8011124:	e7fe      	b.n	8011124 <xPortStartScheduler+0x44>

	#if( configASSERT_DEFINED == 1 )
	{
		volatile uint32_t ulOriginalPriority;
		volatile uint8_t * const pucFirstUserPriorityRegister = ( volatile uint8_t * const ) ( portNVIC_IP_REGISTERS_OFFSET_16 + portFIRST_USER_INTERRUPT_NUMBER );
 8011126:	4b39      	ldr	r3, [pc, #228]	; (801120c <xPortStartScheduler+0x12c>)
 8011128:	617b      	str	r3, [r7, #20]
		functions can be called.  ISR safe functions are those that end in
		"FromISR".  FreeRTOS maintains separate thread and ISR API functions to
		ensure interrupt entry is as fast and simple as possible.

		Save the interrupt priority value that is about to be clobbered. */
		ulOriginalPriority = *pucFirstUserPriorityRegister;
 801112a:	697b      	ldr	r3, [r7, #20]
 801112c:	781b      	ldrb	r3, [r3, #0]
 801112e:	b2db      	uxtb	r3, r3
 8011130:	607b      	str	r3, [r7, #4]

		/* Determine the number of priority bits available.  First write to all
		possible bits. */
		*pucFirstUserPriorityRegister = portMAX_8_BIT_VALUE;
 8011132:	697b      	ldr	r3, [r7, #20]
 8011134:	22ff      	movs	r2, #255	; 0xff
 8011136:	701a      	strb	r2, [r3, #0]

		/* Read the value back to see how many bits stuck. */
		ucMaxPriorityValue = *pucFirstUserPriorityRegister;
 8011138:	697b      	ldr	r3, [r7, #20]
 801113a:	781b      	ldrb	r3, [r3, #0]
 801113c:	b2db      	uxtb	r3, r3
 801113e:	70fb      	strb	r3, [r7, #3]

		/* Use the same mask on the maximum system call priority. */
		ucMaxSysCallPriority = configMAX_SYSCALL_INTERRUPT_PRIORITY & ucMaxPriorityValue;
 8011140:	78fb      	ldrb	r3, [r7, #3]
 8011142:	b2db      	uxtb	r3, r3
 8011144:	f003 0350 	and.w	r3, r3, #80	; 0x50
 8011148:	b2da      	uxtb	r2, r3
 801114a:	4b31      	ldr	r3, [pc, #196]	; (8011210 <xPortStartScheduler+0x130>)
 801114c:	701a      	strb	r2, [r3, #0]

		/* Calculate the maximum acceptable priority group value for the number
		of bits read back. */
		ulMaxPRIGROUPValue = portMAX_PRIGROUP_BITS;
 801114e:	4b31      	ldr	r3, [pc, #196]	; (8011214 <xPortStartScheduler+0x134>)
 8011150:	2207      	movs	r2, #7
 8011152:	601a      	str	r2, [r3, #0]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 8011154:	e009      	b.n	801116a <xPortStartScheduler+0x8a>
		{
			ulMaxPRIGROUPValue--;
 8011156:	4b2f      	ldr	r3, [pc, #188]	; (8011214 <xPortStartScheduler+0x134>)
 8011158:	681b      	ldr	r3, [r3, #0]
 801115a:	3b01      	subs	r3, #1
 801115c:	4a2d      	ldr	r2, [pc, #180]	; (8011214 <xPortStartScheduler+0x134>)
 801115e:	6013      	str	r3, [r2, #0]
			ucMaxPriorityValue <<= ( uint8_t ) 0x01;
 8011160:	78fb      	ldrb	r3, [r7, #3]
 8011162:	b2db      	uxtb	r3, r3
 8011164:	005b      	lsls	r3, r3, #1
 8011166:	b2db      	uxtb	r3, r3
 8011168:	70fb      	strb	r3, [r7, #3]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 801116a:	78fb      	ldrb	r3, [r7, #3]
 801116c:	b2db      	uxtb	r3, r3
 801116e:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8011172:	2b80      	cmp	r3, #128	; 0x80
 8011174:	d0ef      	beq.n	8011156 <xPortStartScheduler+0x76>
		#ifdef configPRIO_BITS
		{
			/* Check the FreeRTOS configuration that defines the number of
			priority bits matches the number of priority bits actually queried
			from the hardware. */
			configASSERT( ( portMAX_PRIGROUP_BITS - ulMaxPRIGROUPValue ) == configPRIO_BITS );
 8011176:	4b27      	ldr	r3, [pc, #156]	; (8011214 <xPortStartScheduler+0x134>)
 8011178:	681b      	ldr	r3, [r3, #0]
 801117a:	f1c3 0307 	rsb	r3, r3, #7
 801117e:	2b04      	cmp	r3, #4
 8011180:	d00a      	beq.n	8011198 <xPortStartScheduler+0xb8>
	__asm volatile
 8011182:	f04f 0350 	mov.w	r3, #80	; 0x50
 8011186:	f383 8811 	msr	BASEPRI, r3
 801118a:	f3bf 8f6f 	isb	sy
 801118e:	f3bf 8f4f 	dsb	sy
 8011192:	60bb      	str	r3, [r7, #8]
}
 8011194:	bf00      	nop
 8011196:	e7fe      	b.n	8011196 <xPortStartScheduler+0xb6>
		}
		#endif

		/* Shift the priority group value back to its position within the AIRCR
		register. */
		ulMaxPRIGROUPValue <<= portPRIGROUP_SHIFT;
 8011198:	4b1e      	ldr	r3, [pc, #120]	; (8011214 <xPortStartScheduler+0x134>)
 801119a:	681b      	ldr	r3, [r3, #0]
 801119c:	021b      	lsls	r3, r3, #8
 801119e:	4a1d      	ldr	r2, [pc, #116]	; (8011214 <xPortStartScheduler+0x134>)
 80111a0:	6013      	str	r3, [r2, #0]
		ulMaxPRIGROUPValue &= portPRIORITY_GROUP_MASK;
 80111a2:	4b1c      	ldr	r3, [pc, #112]	; (8011214 <xPortStartScheduler+0x134>)
 80111a4:	681b      	ldr	r3, [r3, #0]
 80111a6:	f403 63e0 	and.w	r3, r3, #1792	; 0x700
 80111aa:	4a1a      	ldr	r2, [pc, #104]	; (8011214 <xPortStartScheduler+0x134>)
 80111ac:	6013      	str	r3, [r2, #0]

		/* Restore the clobbered interrupt priority register to its original
		value. */
		*pucFirstUserPriorityRegister = ulOriginalPriority;
 80111ae:	687b      	ldr	r3, [r7, #4]
 80111b0:	b2da      	uxtb	r2, r3
 80111b2:	697b      	ldr	r3, [r7, #20]
 80111b4:	701a      	strb	r2, [r3, #0]
	}
	#endif /* conifgASSERT_DEFINED */

	/* Make PendSV and SysTick the lowest priority interrupts. */
	portNVIC_SYSPRI2_REG |= portNVIC_PENDSV_PRI;
 80111b6:	4b18      	ldr	r3, [pc, #96]	; (8011218 <xPortStartScheduler+0x138>)
 80111b8:	681b      	ldr	r3, [r3, #0]
 80111ba:	4a17      	ldr	r2, [pc, #92]	; (8011218 <xPortStartScheduler+0x138>)
 80111bc:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 80111c0:	6013      	str	r3, [r2, #0]
	portNVIC_SYSPRI2_REG |= portNVIC_SYSTICK_PRI;
 80111c2:	4b15      	ldr	r3, [pc, #84]	; (8011218 <xPortStartScheduler+0x138>)
 80111c4:	681b      	ldr	r3, [r3, #0]
 80111c6:	4a14      	ldr	r2, [pc, #80]	; (8011218 <xPortStartScheduler+0x138>)
 80111c8:	f043 4370 	orr.w	r3, r3, #4026531840	; 0xf0000000
 80111cc:	6013      	str	r3, [r2, #0]

	/* Start the timer that generates the tick ISR.  Interrupts are disabled
	here already. */
	vPortSetupTimerInterrupt();
 80111ce:	f000 f8dd 	bl	801138c <vPortSetupTimerInterrupt>

	/* Initialise the critical nesting count ready for the first task. */
	uxCriticalNesting = 0;
 80111d2:	4b12      	ldr	r3, [pc, #72]	; (801121c <xPortStartScheduler+0x13c>)
 80111d4:	2200      	movs	r2, #0
 80111d6:	601a      	str	r2, [r3, #0]

	/* Ensure the VFP is enabled - it should be anyway. */
	vPortEnableVFP();
 80111d8:	f000 f8fc 	bl	80113d4 <vPortEnableVFP>

	/* Lazy save always. */
	*( portFPCCR ) |= portASPEN_AND_LSPEN_BITS;
 80111dc:	4b10      	ldr	r3, [pc, #64]	; (8011220 <xPortStartScheduler+0x140>)
 80111de:	681b      	ldr	r3, [r3, #0]
 80111e0:	4a0f      	ldr	r2, [pc, #60]	; (8011220 <xPortStartScheduler+0x140>)
 80111e2:	f043 4340 	orr.w	r3, r3, #3221225472	; 0xc0000000
 80111e6:	6013      	str	r3, [r2, #0]

	/* Start the first task. */
	prvPortStartFirstTask();
 80111e8:	f7ff ff66 	bl	80110b8 <prvPortStartFirstTask>
	exit error function to prevent compiler warnings about a static function
	not being called in the case that the application writer overrides this
	functionality by defining configTASK_RETURN_ADDRESS.  Call
	vTaskSwitchContext() so link time optimisation does not remove the
	symbol. */
	vTaskSwitchContext();
 80111ec:	f7ff f846 	bl	801027c <vTaskSwitchContext>
	prvTaskExitError();
 80111f0:	f7ff ff1c 	bl	801102c <prvTaskExitError>

	/* Should not get here! */
	return 0;
 80111f4:	2300      	movs	r3, #0
}
 80111f6:	4618      	mov	r0, r3
 80111f8:	3718      	adds	r7, #24
 80111fa:	46bd      	mov	sp, r7
 80111fc:	bd80      	pop	{r7, pc}
 80111fe:	bf00      	nop
 8011200:	e000ed00 	.word	0xe000ed00
 8011204:	410fc271 	.word	0x410fc271
 8011208:	410fc270 	.word	0x410fc270
 801120c:	e000e400 	.word	0xe000e400
 8011210:	200083cc 	.word	0x200083cc
 8011214:	200083d0 	.word	0x200083d0
 8011218:	e000ed20 	.word	0xe000ed20
 801121c:	200000b4 	.word	0x200000b4
 8011220:	e000ef34 	.word	0xe000ef34

08011224 <vPortEnterCritical>:
	configASSERT( uxCriticalNesting == 1000UL );
}
/*-----------------------------------------------------------*/

void vPortEnterCritical( void )
{
 8011224:	b480      	push	{r7}
 8011226:	b083      	sub	sp, #12
 8011228:	af00      	add	r7, sp, #0
	__asm volatile
 801122a:	f04f 0350 	mov.w	r3, #80	; 0x50
 801122e:	f383 8811 	msr	BASEPRI, r3
 8011232:	f3bf 8f6f 	isb	sy
 8011236:	f3bf 8f4f 	dsb	sy
 801123a:	607b      	str	r3, [r7, #4]
}
 801123c:	bf00      	nop
	portDISABLE_INTERRUPTS();
	uxCriticalNesting++;
 801123e:	4b0f      	ldr	r3, [pc, #60]	; (801127c <vPortEnterCritical+0x58>)
 8011240:	681b      	ldr	r3, [r3, #0]
 8011242:	3301      	adds	r3, #1
 8011244:	4a0d      	ldr	r2, [pc, #52]	; (801127c <vPortEnterCritical+0x58>)
 8011246:	6013      	str	r3, [r2, #0]
	/* This is not the interrupt safe version of the enter critical function so
	assert() if it is being called from an interrupt context.  Only API
	functions that end in "FromISR" can be used in an interrupt.  Only assert if
	the critical nesting count is 1 to protect against recursive calls if the
	assert function also uses a critical section. */
	if( uxCriticalNesting == 1 )
 8011248:	4b0c      	ldr	r3, [pc, #48]	; (801127c <vPortEnterCritical+0x58>)
 801124a:	681b      	ldr	r3, [r3, #0]
 801124c:	2b01      	cmp	r3, #1
 801124e:	d10f      	bne.n	8011270 <vPortEnterCritical+0x4c>
	{
		configASSERT( ( portNVIC_INT_CTRL_REG & portVECTACTIVE_MASK ) == 0 );
 8011250:	4b0b      	ldr	r3, [pc, #44]	; (8011280 <vPortEnterCritical+0x5c>)
 8011252:	681b      	ldr	r3, [r3, #0]
 8011254:	b2db      	uxtb	r3, r3
 8011256:	2b00      	cmp	r3, #0
 8011258:	d00a      	beq.n	8011270 <vPortEnterCritical+0x4c>
	__asm volatile
 801125a:	f04f 0350 	mov.w	r3, #80	; 0x50
 801125e:	f383 8811 	msr	BASEPRI, r3
 8011262:	f3bf 8f6f 	isb	sy
 8011266:	f3bf 8f4f 	dsb	sy
 801126a:	603b      	str	r3, [r7, #0]
}
 801126c:	bf00      	nop
 801126e:	e7fe      	b.n	801126e <vPortEnterCritical+0x4a>
	}
}
 8011270:	bf00      	nop
 8011272:	370c      	adds	r7, #12
 8011274:	46bd      	mov	sp, r7
 8011276:	f85d 7b04 	ldr.w	r7, [sp], #4
 801127a:	4770      	bx	lr
 801127c:	200000b4 	.word	0x200000b4
 8011280:	e000ed04 	.word	0xe000ed04

08011284 <vPortExitCritical>:
/*-----------------------------------------------------------*/

void vPortExitCritical( void )
{
 8011284:	b480      	push	{r7}
 8011286:	b083      	sub	sp, #12
 8011288:	af00      	add	r7, sp, #0
	configASSERT( uxCriticalNesting );
 801128a:	4b12      	ldr	r3, [pc, #72]	; (80112d4 <vPortExitCritical+0x50>)
 801128c:	681b      	ldr	r3, [r3, #0]
 801128e:	2b00      	cmp	r3, #0
 8011290:	d10a      	bne.n	80112a8 <vPortExitCritical+0x24>
	__asm volatile
 8011292:	f04f 0350 	mov.w	r3, #80	; 0x50
 8011296:	f383 8811 	msr	BASEPRI, r3
 801129a:	f3bf 8f6f 	isb	sy
 801129e:	f3bf 8f4f 	dsb	sy
 80112a2:	607b      	str	r3, [r7, #4]
}
 80112a4:	bf00      	nop
 80112a6:	e7fe      	b.n	80112a6 <vPortExitCritical+0x22>
	uxCriticalNesting--;
 80112a8:	4b0a      	ldr	r3, [pc, #40]	; (80112d4 <vPortExitCritical+0x50>)
 80112aa:	681b      	ldr	r3, [r3, #0]
 80112ac:	3b01      	subs	r3, #1
 80112ae:	4a09      	ldr	r2, [pc, #36]	; (80112d4 <vPortExitCritical+0x50>)
 80112b0:	6013      	str	r3, [r2, #0]
	if( uxCriticalNesting == 0 )
 80112b2:	4b08      	ldr	r3, [pc, #32]	; (80112d4 <vPortExitCritical+0x50>)
 80112b4:	681b      	ldr	r3, [r3, #0]
 80112b6:	2b00      	cmp	r3, #0
 80112b8:	d105      	bne.n	80112c6 <vPortExitCritical+0x42>
 80112ba:	2300      	movs	r3, #0
 80112bc:	603b      	str	r3, [r7, #0]
	__asm volatile
 80112be:	683b      	ldr	r3, [r7, #0]
 80112c0:	f383 8811 	msr	BASEPRI, r3
}
 80112c4:	bf00      	nop
	{
		portENABLE_INTERRUPTS();
	}
}
 80112c6:	bf00      	nop
 80112c8:	370c      	adds	r7, #12
 80112ca:	46bd      	mov	sp, r7
 80112cc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80112d0:	4770      	bx	lr
 80112d2:	bf00      	nop
 80112d4:	200000b4 	.word	0x200000b4
	...

080112e0 <PendSV_Handler>:

void xPortPendSVHandler( void )
{
	/* This is a naked function. */

	__asm volatile
 80112e0:	f3ef 8009 	mrs	r0, PSP
 80112e4:	f3bf 8f6f 	isb	sy
 80112e8:	4b15      	ldr	r3, [pc, #84]	; (8011340 <pxCurrentTCBConst>)
 80112ea:	681a      	ldr	r2, [r3, #0]
 80112ec:	f01e 0f10 	tst.w	lr, #16
 80112f0:	bf08      	it	eq
 80112f2:	ed20 8a10 	vstmdbeq	r0!, {s16-s31}
 80112f6:	e920 4ff0 	stmdb	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80112fa:	6010      	str	r0, [r2, #0]
 80112fc:	e92d 0009 	stmdb	sp!, {r0, r3}
 8011300:	f04f 0050 	mov.w	r0, #80	; 0x50
 8011304:	f380 8811 	msr	BASEPRI, r0
 8011308:	f3bf 8f4f 	dsb	sy
 801130c:	f3bf 8f6f 	isb	sy
 8011310:	f7fe ffb4 	bl	801027c <vTaskSwitchContext>
 8011314:	f04f 0000 	mov.w	r0, #0
 8011318:	f380 8811 	msr	BASEPRI, r0
 801131c:	bc09      	pop	{r0, r3}
 801131e:	6819      	ldr	r1, [r3, #0]
 8011320:	6808      	ldr	r0, [r1, #0]
 8011322:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8011326:	f01e 0f10 	tst.w	lr, #16
 801132a:	bf08      	it	eq
 801132c:	ecb0 8a10 	vldmiaeq	r0!, {s16-s31}
 8011330:	f380 8809 	msr	PSP, r0
 8011334:	f3bf 8f6f 	isb	sy
 8011338:	4770      	bx	lr
 801133a:	bf00      	nop
 801133c:	f3af 8000 	nop.w

08011340 <pxCurrentTCBConst>:
 8011340:	20007da0 	.word	0x20007da0
	"										\n"
	"	.align 4							\n"
	"pxCurrentTCBConst: .word pxCurrentTCB	\n"
	::"i"(configMAX_SYSCALL_INTERRUPT_PRIORITY)
	);
}
 8011344:	bf00      	nop
 8011346:	bf00      	nop

08011348 <xPortSysTickHandler>:
/*-----------------------------------------------------------*/

void xPortSysTickHandler( void )
{
 8011348:	b580      	push	{r7, lr}
 801134a:	b082      	sub	sp, #8
 801134c:	af00      	add	r7, sp, #0
	__asm volatile
 801134e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8011352:	f383 8811 	msr	BASEPRI, r3
 8011356:	f3bf 8f6f 	isb	sy
 801135a:	f3bf 8f4f 	dsb	sy
 801135e:	607b      	str	r3, [r7, #4]
}
 8011360:	bf00      	nop
	save and then restore the interrupt mask value as its value is already
	known. */
	portDISABLE_INTERRUPTS();
	{
		/* Increment the RTOS tick. */
		if( xTaskIncrementTick() != pdFALSE )
 8011362:	f7fe fed1 	bl	8010108 <xTaskIncrementTick>
 8011366:	4603      	mov	r3, r0
 8011368:	2b00      	cmp	r3, #0
 801136a:	d003      	beq.n	8011374 <xPortSysTickHandler+0x2c>
		{
			/* A context switch is required.  Context switching is performed in
			the PendSV interrupt.  Pend the PendSV interrupt. */
			portNVIC_INT_CTRL_REG = portNVIC_PENDSVSET_BIT;
 801136c:	4b06      	ldr	r3, [pc, #24]	; (8011388 <xPortSysTickHandler+0x40>)
 801136e:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8011372:	601a      	str	r2, [r3, #0]
 8011374:	2300      	movs	r3, #0
 8011376:	603b      	str	r3, [r7, #0]
	__asm volatile
 8011378:	683b      	ldr	r3, [r7, #0]
 801137a:	f383 8811 	msr	BASEPRI, r3
}
 801137e:	bf00      	nop
		}
	}
	portENABLE_INTERRUPTS();
}
 8011380:	bf00      	nop
 8011382:	3708      	adds	r7, #8
 8011384:	46bd      	mov	sp, r7
 8011386:	bd80      	pop	{r7, pc}
 8011388:	e000ed04 	.word	0xe000ed04

0801138c <vPortSetupTimerInterrupt>:
/*
 * Setup the systick timer to generate the tick interrupts at the required
 * frequency.
 */
__attribute__(( weak )) void vPortSetupTimerInterrupt( void )
{
 801138c:	b480      	push	{r7}
 801138e:	af00      	add	r7, sp, #0
		ulStoppedTimerCompensation = portMISSED_COUNTS_FACTOR / ( configCPU_CLOCK_HZ / configSYSTICK_CLOCK_HZ );
	}
	#endif /* configUSE_TICKLESS_IDLE */

	/* Stop and clear the SysTick. */
	portNVIC_SYSTICK_CTRL_REG = 0UL;
 8011390:	4b0b      	ldr	r3, [pc, #44]	; (80113c0 <vPortSetupTimerInterrupt+0x34>)
 8011392:	2200      	movs	r2, #0
 8011394:	601a      	str	r2, [r3, #0]
	portNVIC_SYSTICK_CURRENT_VALUE_REG = 0UL;
 8011396:	4b0b      	ldr	r3, [pc, #44]	; (80113c4 <vPortSetupTimerInterrupt+0x38>)
 8011398:	2200      	movs	r2, #0
 801139a:	601a      	str	r2, [r3, #0]

	/* Configure SysTick to interrupt at the requested rate. */
	portNVIC_SYSTICK_LOAD_REG = ( configSYSTICK_CLOCK_HZ / configTICK_RATE_HZ ) - 1UL;
 801139c:	4b0a      	ldr	r3, [pc, #40]	; (80113c8 <vPortSetupTimerInterrupt+0x3c>)
 801139e:	681b      	ldr	r3, [r3, #0]
 80113a0:	4a0a      	ldr	r2, [pc, #40]	; (80113cc <vPortSetupTimerInterrupt+0x40>)
 80113a2:	fba2 2303 	umull	r2, r3, r2, r3
 80113a6:	099b      	lsrs	r3, r3, #6
 80113a8:	4a09      	ldr	r2, [pc, #36]	; (80113d0 <vPortSetupTimerInterrupt+0x44>)
 80113aa:	3b01      	subs	r3, #1
 80113ac:	6013      	str	r3, [r2, #0]
	portNVIC_SYSTICK_CTRL_REG = ( portNVIC_SYSTICK_CLK_BIT | portNVIC_SYSTICK_INT_BIT | portNVIC_SYSTICK_ENABLE_BIT );
 80113ae:	4b04      	ldr	r3, [pc, #16]	; (80113c0 <vPortSetupTimerInterrupt+0x34>)
 80113b0:	2207      	movs	r2, #7
 80113b2:	601a      	str	r2, [r3, #0]
}
 80113b4:	bf00      	nop
 80113b6:	46bd      	mov	sp, r7
 80113b8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80113bc:	4770      	bx	lr
 80113be:	bf00      	nop
 80113c0:	e000e010 	.word	0xe000e010
 80113c4:	e000e018 	.word	0xe000e018
 80113c8:	20000098 	.word	0x20000098
 80113cc:	10624dd3 	.word	0x10624dd3
 80113d0:	e000e014 	.word	0xe000e014

080113d4 <vPortEnableVFP>:
/*-----------------------------------------------------------*/

/* This is a naked function. */
static void vPortEnableVFP( void )
{
	__asm volatile
 80113d4:	f8df 000c 	ldr.w	r0, [pc, #12]	; 80113e4 <vPortEnableVFP+0x10>
 80113d8:	6801      	ldr	r1, [r0, #0]
 80113da:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 80113de:	6001      	str	r1, [r0, #0]
 80113e0:	4770      	bx	lr
		"								\n"
		"	orr r1, r1, #( 0xf << 20 )	\n" /* Enable CP10 and CP11 coprocessors, then save back. */
		"	str r1, [r0]				\n"
		"	bx r14						"
	);
}
 80113e2:	bf00      	nop
 80113e4:	e000ed88 	.word	0xe000ed88

080113e8 <vPortValidateInterruptPriority>:
/*-----------------------------------------------------------*/

#if( configASSERT_DEFINED == 1 )

	void vPortValidateInterruptPriority( void )
	{
 80113e8:	b480      	push	{r7}
 80113ea:	b085      	sub	sp, #20
 80113ec:	af00      	add	r7, sp, #0
	uint32_t ulCurrentInterrupt;
	uint8_t ucCurrentPriority;

		/* Obtain the number of the currently executing interrupt. */
		__asm volatile( "mrs %0, ipsr" : "=r"( ulCurrentInterrupt ) :: "memory" );
 80113ee:	f3ef 8305 	mrs	r3, IPSR
 80113f2:	60fb      	str	r3, [r7, #12]

		/* Is the interrupt number a user defined interrupt? */
		if( ulCurrentInterrupt >= portFIRST_USER_INTERRUPT_NUMBER )
 80113f4:	68fb      	ldr	r3, [r7, #12]
 80113f6:	2b0f      	cmp	r3, #15
 80113f8:	d914      	bls.n	8011424 <vPortValidateInterruptPriority+0x3c>
		{
			/* Look up the interrupt's priority. */
			ucCurrentPriority = pcInterruptPriorityRegisters[ ulCurrentInterrupt ];
 80113fa:	4a17      	ldr	r2, [pc, #92]	; (8011458 <vPortValidateInterruptPriority+0x70>)
 80113fc:	68fb      	ldr	r3, [r7, #12]
 80113fe:	4413      	add	r3, r2
 8011400:	781b      	ldrb	r3, [r3, #0]
 8011402:	72fb      	strb	r3, [r7, #11]
			interrupt entry is as fast and simple as possible.

			The following links provide detailed information:
			http://www.freertos.org/RTOS-Cortex-M3-M4.html
			http://www.freertos.org/FAQHelp.html */
			configASSERT( ucCurrentPriority >= ucMaxSysCallPriority );
 8011404:	4b15      	ldr	r3, [pc, #84]	; (801145c <vPortValidateInterruptPriority+0x74>)
 8011406:	781b      	ldrb	r3, [r3, #0]
 8011408:	7afa      	ldrb	r2, [r7, #11]
 801140a:	429a      	cmp	r2, r3
 801140c:	d20a      	bcs.n	8011424 <vPortValidateInterruptPriority+0x3c>
	__asm volatile
 801140e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8011412:	f383 8811 	msr	BASEPRI, r3
 8011416:	f3bf 8f6f 	isb	sy
 801141a:	f3bf 8f4f 	dsb	sy
 801141e:	607b      	str	r3, [r7, #4]
}
 8011420:	bf00      	nop
 8011422:	e7fe      	b.n	8011422 <vPortValidateInterruptPriority+0x3a>
		configuration then the correct setting can be achieved on all Cortex-M
		devices by calling NVIC_SetPriorityGrouping( 0 ); before starting the
		scheduler.  Note however that some vendor specific peripheral libraries
		assume a non-zero priority group setting, in which cases using a value
		of zero will result in unpredictable behaviour. */
		configASSERT( ( portAIRCR_REG & portPRIORITY_GROUP_MASK ) <= ulMaxPRIGROUPValue );
 8011424:	4b0e      	ldr	r3, [pc, #56]	; (8011460 <vPortValidateInterruptPriority+0x78>)
 8011426:	681b      	ldr	r3, [r3, #0]
 8011428:	f403 62e0 	and.w	r2, r3, #1792	; 0x700
 801142c:	4b0d      	ldr	r3, [pc, #52]	; (8011464 <vPortValidateInterruptPriority+0x7c>)
 801142e:	681b      	ldr	r3, [r3, #0]
 8011430:	429a      	cmp	r2, r3
 8011432:	d90a      	bls.n	801144a <vPortValidateInterruptPriority+0x62>
	__asm volatile
 8011434:	f04f 0350 	mov.w	r3, #80	; 0x50
 8011438:	f383 8811 	msr	BASEPRI, r3
 801143c:	f3bf 8f6f 	isb	sy
 8011440:	f3bf 8f4f 	dsb	sy
 8011444:	603b      	str	r3, [r7, #0]
}
 8011446:	bf00      	nop
 8011448:	e7fe      	b.n	8011448 <vPortValidateInterruptPriority+0x60>
	}
 801144a:	bf00      	nop
 801144c:	3714      	adds	r7, #20
 801144e:	46bd      	mov	sp, r7
 8011450:	f85d 7b04 	ldr.w	r7, [sp], #4
 8011454:	4770      	bx	lr
 8011456:	bf00      	nop
 8011458:	e000e3f0 	.word	0xe000e3f0
 801145c:	200083cc 	.word	0x200083cc
 8011460:	e000ed0c 	.word	0xe000ed0c
 8011464:	200083d0 	.word	0x200083d0

08011468 <pvPortMalloc>:
static size_t xBlockAllocatedBit = 0;

/*-----------------------------------------------------------*/

void *pvPortMalloc( size_t xWantedSize )
{
 8011468:	b580      	push	{r7, lr}
 801146a:	b088      	sub	sp, #32
 801146c:	af00      	add	r7, sp, #0
 801146e:	6078      	str	r0, [r7, #4]
BlockLink_t *pxBlock, *pxPreviousBlock, *pxNewBlockLink;
void *pvReturn = NULL;
 8011470:	2300      	movs	r3, #0
 8011472:	617b      	str	r3, [r7, #20]

	/* The heap must be initialised before the first call to
	prvPortMalloc(). */
	configASSERT( pxEnd );
 8011474:	4b48      	ldr	r3, [pc, #288]	; (8011598 <pvPortMalloc+0x130>)
 8011476:	681b      	ldr	r3, [r3, #0]
 8011478:	2b00      	cmp	r3, #0
 801147a:	d10a      	bne.n	8011492 <pvPortMalloc+0x2a>
	__asm volatile
 801147c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8011480:	f383 8811 	msr	BASEPRI, r3
 8011484:	f3bf 8f6f 	isb	sy
 8011488:	f3bf 8f4f 	dsb	sy
 801148c:	60fb      	str	r3, [r7, #12]
}
 801148e:	bf00      	nop
 8011490:	e7fe      	b.n	8011490 <pvPortMalloc+0x28>

	vTaskSuspendAll();
 8011492:	f7fe fd7d 	bl	800ff90 <vTaskSuspendAll>
	{
		/* Check the requested block size is not so large that the top bit is
		set.  The top bit of the block size member of the BlockLink_t structure
		is used to determine who owns the block - the application or the
		kernel, so it must be free. */
		if( ( xWantedSize & xBlockAllocatedBit ) == 0 )
 8011496:	4b41      	ldr	r3, [pc, #260]	; (801159c <pvPortMalloc+0x134>)
 8011498:	681a      	ldr	r2, [r3, #0]
 801149a:	687b      	ldr	r3, [r7, #4]
 801149c:	4013      	ands	r3, r2
 801149e:	2b00      	cmp	r3, #0
 80114a0:	d172      	bne.n	8011588 <pvPortMalloc+0x120>
		{
			/* The wanted size is increased so it can contain a BlockLink_t
			structure in addition to the requested amount of bytes. */
			if( xWantedSize > 0 )
 80114a2:	687b      	ldr	r3, [r7, #4]
 80114a4:	2b00      	cmp	r3, #0
 80114a6:	d00d      	beq.n	80114c4 <pvPortMalloc+0x5c>
			{
				xWantedSize += xHeapStructSize;
 80114a8:	2208      	movs	r2, #8
 80114aa:	687b      	ldr	r3, [r7, #4]
 80114ac:	4413      	add	r3, r2
 80114ae:	607b      	str	r3, [r7, #4]

				/* Ensure that blocks are always aligned to the required number
				of bytes. */
				if( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) != 0x00 )
 80114b0:	687b      	ldr	r3, [r7, #4]
 80114b2:	f003 0307 	and.w	r3, r3, #7
 80114b6:	2b00      	cmp	r3, #0
 80114b8:	d004      	beq.n	80114c4 <pvPortMalloc+0x5c>
				{
					/* Byte alignment required. */
					xWantedSize += ( portBYTE_ALIGNMENT - ( xWantedSize & portBYTE_ALIGNMENT_MASK ) );
 80114ba:	687b      	ldr	r3, [r7, #4]
 80114bc:	f023 0307 	bic.w	r3, r3, #7
 80114c0:	3308      	adds	r3, #8
 80114c2:	607b      	str	r3, [r7, #4]
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}

			if( ( xWantedSize > 0 ) && ( xWantedSize <= xFreeBytesRemaining ) )
 80114c4:	687b      	ldr	r3, [r7, #4]
 80114c6:	2b00      	cmp	r3, #0
 80114c8:	d05e      	beq.n	8011588 <pvPortMalloc+0x120>
 80114ca:	4b35      	ldr	r3, [pc, #212]	; (80115a0 <pvPortMalloc+0x138>)
 80114cc:	681b      	ldr	r3, [r3, #0]
 80114ce:	687a      	ldr	r2, [r7, #4]
 80114d0:	429a      	cmp	r2, r3
 80114d2:	d859      	bhi.n	8011588 <pvPortMalloc+0x120>
			{
				/* Traverse the list from the start	(lowest address) block until
				one	of adequate size is found. */
				pxPreviousBlock = &xStart;
 80114d4:	4b33      	ldr	r3, [pc, #204]	; (80115a4 <pvPortMalloc+0x13c>)
 80114d6:	61bb      	str	r3, [r7, #24]
				pxBlock = xStart.pxNextFreeBlock;
 80114d8:	4b32      	ldr	r3, [pc, #200]	; (80115a4 <pvPortMalloc+0x13c>)
 80114da:	681b      	ldr	r3, [r3, #0]
 80114dc:	61fb      	str	r3, [r7, #28]
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 80114de:	e004      	b.n	80114ea <pvPortMalloc+0x82>
				{
					pxPreviousBlock = pxBlock;
 80114e0:	69fb      	ldr	r3, [r7, #28]
 80114e2:	61bb      	str	r3, [r7, #24]
					pxBlock = pxBlock->pxNextFreeBlock;
 80114e4:	69fb      	ldr	r3, [r7, #28]
 80114e6:	681b      	ldr	r3, [r3, #0]
 80114e8:	61fb      	str	r3, [r7, #28]
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 80114ea:	69fb      	ldr	r3, [r7, #28]
 80114ec:	685b      	ldr	r3, [r3, #4]
 80114ee:	687a      	ldr	r2, [r7, #4]
 80114f0:	429a      	cmp	r2, r3
 80114f2:	d903      	bls.n	80114fc <pvPortMalloc+0x94>
 80114f4:	69fb      	ldr	r3, [r7, #28]
 80114f6:	681b      	ldr	r3, [r3, #0]
 80114f8:	2b00      	cmp	r3, #0
 80114fa:	d1f1      	bne.n	80114e0 <pvPortMalloc+0x78>
				}

				/* If the end marker was reached then a block of adequate size
				was	not found. */
				if( pxBlock != pxEnd )
 80114fc:	4b26      	ldr	r3, [pc, #152]	; (8011598 <pvPortMalloc+0x130>)
 80114fe:	681b      	ldr	r3, [r3, #0]
 8011500:	69fa      	ldr	r2, [r7, #28]
 8011502:	429a      	cmp	r2, r3
 8011504:	d040      	beq.n	8011588 <pvPortMalloc+0x120>
				{
					/* Return the memory space pointed to - jumping over the
					BlockLink_t structure at its start. */
					pvReturn = ( void * ) ( ( ( uint8_t * ) pxPreviousBlock->pxNextFreeBlock ) + xHeapStructSize );
 8011506:	69bb      	ldr	r3, [r7, #24]
 8011508:	681b      	ldr	r3, [r3, #0]
 801150a:	2208      	movs	r2, #8
 801150c:	4413      	add	r3, r2
 801150e:	617b      	str	r3, [r7, #20]

					/* This block is being returned for use so must be taken out
					of the list of free blocks. */
					pxPreviousBlock->pxNextFreeBlock = pxBlock->pxNextFreeBlock;
 8011510:	69fb      	ldr	r3, [r7, #28]
 8011512:	681a      	ldr	r2, [r3, #0]
 8011514:	69bb      	ldr	r3, [r7, #24]
 8011516:	601a      	str	r2, [r3, #0]

					/* If the block is larger than required it can be split into
					two. */
					if( ( pxBlock->xBlockSize - xWantedSize ) > heapMINIMUM_BLOCK_SIZE )
 8011518:	69fb      	ldr	r3, [r7, #28]
 801151a:	685a      	ldr	r2, [r3, #4]
 801151c:	687b      	ldr	r3, [r7, #4]
 801151e:	1ad2      	subs	r2, r2, r3
 8011520:	2308      	movs	r3, #8
 8011522:	005b      	lsls	r3, r3, #1
 8011524:	429a      	cmp	r2, r3
 8011526:	d90f      	bls.n	8011548 <pvPortMalloc+0xe0>
					{
						/* This block is to be split into two.  Create a new
						block following the number of bytes requested. The void
						cast is used to prevent byte alignment warnings from the
						compiler. */
						pxNewBlockLink = ( void * ) ( ( ( uint8_t * ) pxBlock ) + xWantedSize );
 8011528:	69fa      	ldr	r2, [r7, #28]
 801152a:	687b      	ldr	r3, [r7, #4]
 801152c:	4413      	add	r3, r2
 801152e:	613b      	str	r3, [r7, #16]

						/* Calculate the sizes of two blocks split from the
						single block. */
						pxNewBlockLink->xBlockSize = pxBlock->xBlockSize - xWantedSize;
 8011530:	69fb      	ldr	r3, [r7, #28]
 8011532:	685a      	ldr	r2, [r3, #4]
 8011534:	687b      	ldr	r3, [r7, #4]
 8011536:	1ad2      	subs	r2, r2, r3
 8011538:	693b      	ldr	r3, [r7, #16]
 801153a:	605a      	str	r2, [r3, #4]
						pxBlock->xBlockSize = xWantedSize;
 801153c:	69fb      	ldr	r3, [r7, #28]
 801153e:	687a      	ldr	r2, [r7, #4]
 8011540:	605a      	str	r2, [r3, #4]

						/* Insert the new block into the list of free blocks. */
						prvInsertBlockIntoFreeList( ( pxNewBlockLink ) );
 8011542:	6938      	ldr	r0, [r7, #16]
 8011544:	f000 f8a2 	bl	801168c <prvInsertBlockIntoFreeList>
					else
					{
						mtCOVERAGE_TEST_MARKER();
					}

					xFreeBytesRemaining -= pxBlock->xBlockSize;
 8011548:	4b15      	ldr	r3, [pc, #84]	; (80115a0 <pvPortMalloc+0x138>)
 801154a:	681a      	ldr	r2, [r3, #0]
 801154c:	69fb      	ldr	r3, [r7, #28]
 801154e:	685b      	ldr	r3, [r3, #4]
 8011550:	1ad3      	subs	r3, r2, r3
 8011552:	4a13      	ldr	r2, [pc, #76]	; (80115a0 <pvPortMalloc+0x138>)
 8011554:	6013      	str	r3, [r2, #0]

					if( xFreeBytesRemaining < xMinimumEverFreeBytesRemaining )
 8011556:	4b12      	ldr	r3, [pc, #72]	; (80115a0 <pvPortMalloc+0x138>)
 8011558:	681a      	ldr	r2, [r3, #0]
 801155a:	4b13      	ldr	r3, [pc, #76]	; (80115a8 <pvPortMalloc+0x140>)
 801155c:	681b      	ldr	r3, [r3, #0]
 801155e:	429a      	cmp	r2, r3
 8011560:	d203      	bcs.n	801156a <pvPortMalloc+0x102>
					{
						xMinimumEverFreeBytesRemaining = xFreeBytesRemaining;
 8011562:	4b0f      	ldr	r3, [pc, #60]	; (80115a0 <pvPortMalloc+0x138>)
 8011564:	681b      	ldr	r3, [r3, #0]
 8011566:	4a10      	ldr	r2, [pc, #64]	; (80115a8 <pvPortMalloc+0x140>)
 8011568:	6013      	str	r3, [r2, #0]
						mtCOVERAGE_TEST_MARKER();
					}

					/* The block is being returned - it is allocated and owned
					by the application and has no "next" block. */
					pxBlock->xBlockSize |= xBlockAllocatedBit;
 801156a:	69fb      	ldr	r3, [r7, #28]
 801156c:	685a      	ldr	r2, [r3, #4]
 801156e:	4b0b      	ldr	r3, [pc, #44]	; (801159c <pvPortMalloc+0x134>)
 8011570:	681b      	ldr	r3, [r3, #0]
 8011572:	431a      	orrs	r2, r3
 8011574:	69fb      	ldr	r3, [r7, #28]
 8011576:	605a      	str	r2, [r3, #4]
					pxBlock->pxNextFreeBlock = NULL;
 8011578:	69fb      	ldr	r3, [r7, #28]
 801157a:	2200      	movs	r2, #0
 801157c:	601a      	str	r2, [r3, #0]
					xNumberOfSuccessfulAllocations++;
 801157e:	4b0b      	ldr	r3, [pc, #44]	; (80115ac <pvPortMalloc+0x144>)
 8011580:	681b      	ldr	r3, [r3, #0]
 8011582:	3301      	adds	r3, #1
 8011584:	4a09      	ldr	r2, [pc, #36]	; (80115ac <pvPortMalloc+0x144>)
 8011586:	6013      	str	r3, [r2, #0]
			mtCOVERAGE_TEST_MARKER();
		}

		traceMALLOC( pvReturn, xWantedSize );
	}
	( void ) xTaskResumeAll();
 8011588:	f7fe fd10 	bl	800ffac <xTaskResumeAll>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif

	return pvReturn;
 801158c:	697b      	ldr	r3, [r7, #20]
}
 801158e:	4618      	mov	r0, r3
 8011590:	3720      	adds	r7, #32
 8011592:	46bd      	mov	sp, r7
 8011594:	bd80      	pop	{r7, pc}
 8011596:	bf00      	nop
 8011598:	200083dc 	.word	0x200083dc
 801159c:	200083f0 	.word	0x200083f0
 80115a0:	200083e0 	.word	0x200083e0
 80115a4:	200083d4 	.word	0x200083d4
 80115a8:	200083e4 	.word	0x200083e4
 80115ac:	200083e8 	.word	0x200083e8

080115b0 <vPortFree>:
/*-----------------------------------------------------------*/

void vPortFree( void *pv )
{
 80115b0:	b580      	push	{r7, lr}
 80115b2:	b086      	sub	sp, #24
 80115b4:	af00      	add	r7, sp, #0
 80115b6:	6078      	str	r0, [r7, #4]
uint8_t *puc = ( uint8_t * ) pv;
 80115b8:	687b      	ldr	r3, [r7, #4]
 80115ba:	617b      	str	r3, [r7, #20]
BlockLink_t *pxLink;

	if( pv != NULL )
 80115bc:	687b      	ldr	r3, [r7, #4]
 80115be:	2b00      	cmp	r3, #0
 80115c0:	d04d      	beq.n	801165e <vPortFree+0xae>
	{
		/* The memory being freed will have an BlockLink_t structure immediately
		before it. */
		puc -= xHeapStructSize;
 80115c2:	2308      	movs	r3, #8
 80115c4:	425b      	negs	r3, r3
 80115c6:	697a      	ldr	r2, [r7, #20]
 80115c8:	4413      	add	r3, r2
 80115ca:	617b      	str	r3, [r7, #20]

		/* This casting is to keep the compiler from issuing warnings. */
		pxLink = ( void * ) puc;
 80115cc:	697b      	ldr	r3, [r7, #20]
 80115ce:	613b      	str	r3, [r7, #16]

		/* Check the block is actually allocated. */
		configASSERT( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 );
 80115d0:	693b      	ldr	r3, [r7, #16]
 80115d2:	685a      	ldr	r2, [r3, #4]
 80115d4:	4b24      	ldr	r3, [pc, #144]	; (8011668 <vPortFree+0xb8>)
 80115d6:	681b      	ldr	r3, [r3, #0]
 80115d8:	4013      	ands	r3, r2
 80115da:	2b00      	cmp	r3, #0
 80115dc:	d10a      	bne.n	80115f4 <vPortFree+0x44>
	__asm volatile
 80115de:	f04f 0350 	mov.w	r3, #80	; 0x50
 80115e2:	f383 8811 	msr	BASEPRI, r3
 80115e6:	f3bf 8f6f 	isb	sy
 80115ea:	f3bf 8f4f 	dsb	sy
 80115ee:	60fb      	str	r3, [r7, #12]
}
 80115f0:	bf00      	nop
 80115f2:	e7fe      	b.n	80115f2 <vPortFree+0x42>
		configASSERT( pxLink->pxNextFreeBlock == NULL );
 80115f4:	693b      	ldr	r3, [r7, #16]
 80115f6:	681b      	ldr	r3, [r3, #0]
 80115f8:	2b00      	cmp	r3, #0
 80115fa:	d00a      	beq.n	8011612 <vPortFree+0x62>
	__asm volatile
 80115fc:	f04f 0350 	mov.w	r3, #80	; 0x50
 8011600:	f383 8811 	msr	BASEPRI, r3
 8011604:	f3bf 8f6f 	isb	sy
 8011608:	f3bf 8f4f 	dsb	sy
 801160c:	60bb      	str	r3, [r7, #8]
}
 801160e:	bf00      	nop
 8011610:	e7fe      	b.n	8011610 <vPortFree+0x60>

		if( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 )
 8011612:	693b      	ldr	r3, [r7, #16]
 8011614:	685a      	ldr	r2, [r3, #4]
 8011616:	4b14      	ldr	r3, [pc, #80]	; (8011668 <vPortFree+0xb8>)
 8011618:	681b      	ldr	r3, [r3, #0]
 801161a:	4013      	ands	r3, r2
 801161c:	2b00      	cmp	r3, #0
 801161e:	d01e      	beq.n	801165e <vPortFree+0xae>
		{
			if( pxLink->pxNextFreeBlock == NULL )
 8011620:	693b      	ldr	r3, [r7, #16]
 8011622:	681b      	ldr	r3, [r3, #0]
 8011624:	2b00      	cmp	r3, #0
 8011626:	d11a      	bne.n	801165e <vPortFree+0xae>
			{
				/* The block is being returned to the heap - it is no longer
				allocated. */
				pxLink->xBlockSize &= ~xBlockAllocatedBit;
 8011628:	693b      	ldr	r3, [r7, #16]
 801162a:	685a      	ldr	r2, [r3, #4]
 801162c:	4b0e      	ldr	r3, [pc, #56]	; (8011668 <vPortFree+0xb8>)
 801162e:	681b      	ldr	r3, [r3, #0]
 8011630:	43db      	mvns	r3, r3
 8011632:	401a      	ands	r2, r3
 8011634:	693b      	ldr	r3, [r7, #16]
 8011636:	605a      	str	r2, [r3, #4]

				vTaskSuspendAll();
 8011638:	f7fe fcaa 	bl	800ff90 <vTaskSuspendAll>
				{
					/* Add this block to the list of free blocks. */
					xFreeBytesRemaining += pxLink->xBlockSize;
 801163c:	693b      	ldr	r3, [r7, #16]
 801163e:	685a      	ldr	r2, [r3, #4]
 8011640:	4b0a      	ldr	r3, [pc, #40]	; (801166c <vPortFree+0xbc>)
 8011642:	681b      	ldr	r3, [r3, #0]
 8011644:	4413      	add	r3, r2
 8011646:	4a09      	ldr	r2, [pc, #36]	; (801166c <vPortFree+0xbc>)
 8011648:	6013      	str	r3, [r2, #0]
					traceFREE( pv, pxLink->xBlockSize );
					prvInsertBlockIntoFreeList( ( ( BlockLink_t * ) pxLink ) );
 801164a:	6938      	ldr	r0, [r7, #16]
 801164c:	f000 f81e 	bl	801168c <prvInsertBlockIntoFreeList>
					xNumberOfSuccessfulFrees++;
 8011650:	4b07      	ldr	r3, [pc, #28]	; (8011670 <vPortFree+0xc0>)
 8011652:	681b      	ldr	r3, [r3, #0]
 8011654:	3301      	adds	r3, #1
 8011656:	4a06      	ldr	r2, [pc, #24]	; (8011670 <vPortFree+0xc0>)
 8011658:	6013      	str	r3, [r2, #0]
				}
				( void ) xTaskResumeAll();
 801165a:	f7fe fca7 	bl	800ffac <xTaskResumeAll>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
}
 801165e:	bf00      	nop
 8011660:	3718      	adds	r7, #24
 8011662:	46bd      	mov	sp, r7
 8011664:	bd80      	pop	{r7, pc}
 8011666:	bf00      	nop
 8011668:	200083f0 	.word	0x200083f0
 801166c:	200083e0 	.word	0x200083e0
 8011670:	200083ec 	.word	0x200083ec

08011674 <xPortGetFreeHeapSize>:
/*-----------------------------------------------------------*/

size_t xPortGetFreeHeapSize( void )
{
 8011674:	b480      	push	{r7}
 8011676:	af00      	add	r7, sp, #0
	return xFreeBytesRemaining;
 8011678:	4b03      	ldr	r3, [pc, #12]	; (8011688 <xPortGetFreeHeapSize+0x14>)
 801167a:	681b      	ldr	r3, [r3, #0]
}
 801167c:	4618      	mov	r0, r3
 801167e:	46bd      	mov	sp, r7
 8011680:	f85d 7b04 	ldr.w	r7, [sp], #4
 8011684:	4770      	bx	lr
 8011686:	bf00      	nop
 8011688:	200083e0 	.word	0x200083e0

0801168c <prvInsertBlockIntoFreeList>:
	return xMinimumEverFreeBytesRemaining;
}
/*-----------------------------------------------------------*/

static void prvInsertBlockIntoFreeList( BlockLink_t *pxBlockToInsert )
{
 801168c:	b480      	push	{r7}
 801168e:	b085      	sub	sp, #20
 8011690:	af00      	add	r7, sp, #0
 8011692:	6078      	str	r0, [r7, #4]
BlockLink_t *pxIterator;
uint8_t *puc;

	/* Iterate through the list until a block is found that has a higher address
	than the block being inserted. */
	for( pxIterator = &xStart; pxIterator->pxNextFreeBlock < pxBlockToInsert; pxIterator = pxIterator->pxNextFreeBlock )
 8011694:	4b28      	ldr	r3, [pc, #160]	; (8011738 <prvInsertBlockIntoFreeList+0xac>)
 8011696:	60fb      	str	r3, [r7, #12]
 8011698:	e002      	b.n	80116a0 <prvInsertBlockIntoFreeList+0x14>
 801169a:	68fb      	ldr	r3, [r7, #12]
 801169c:	681b      	ldr	r3, [r3, #0]
 801169e:	60fb      	str	r3, [r7, #12]
 80116a0:	68fb      	ldr	r3, [r7, #12]
 80116a2:	681b      	ldr	r3, [r3, #0]
 80116a4:	687a      	ldr	r2, [r7, #4]
 80116a6:	429a      	cmp	r2, r3
 80116a8:	d8f7      	bhi.n	801169a <prvInsertBlockIntoFreeList+0xe>
		/* Nothing to do here, just iterate to the right position. */
	}

	/* Do the block being inserted, and the block it is being inserted after
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxIterator;
 80116aa:	68fb      	ldr	r3, [r7, #12]
 80116ac:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxIterator->xBlockSize ) == ( uint8_t * ) pxBlockToInsert )
 80116ae:	68fb      	ldr	r3, [r7, #12]
 80116b0:	685b      	ldr	r3, [r3, #4]
 80116b2:	68ba      	ldr	r2, [r7, #8]
 80116b4:	4413      	add	r3, r2
 80116b6:	687a      	ldr	r2, [r7, #4]
 80116b8:	429a      	cmp	r2, r3
 80116ba:	d108      	bne.n	80116ce <prvInsertBlockIntoFreeList+0x42>
	{
		pxIterator->xBlockSize += pxBlockToInsert->xBlockSize;
 80116bc:	68fb      	ldr	r3, [r7, #12]
 80116be:	685a      	ldr	r2, [r3, #4]
 80116c0:	687b      	ldr	r3, [r7, #4]
 80116c2:	685b      	ldr	r3, [r3, #4]
 80116c4:	441a      	add	r2, r3
 80116c6:	68fb      	ldr	r3, [r7, #12]
 80116c8:	605a      	str	r2, [r3, #4]
		pxBlockToInsert = pxIterator;
 80116ca:	68fb      	ldr	r3, [r7, #12]
 80116cc:	607b      	str	r3, [r7, #4]
		mtCOVERAGE_TEST_MARKER();
	}

	/* Do the block being inserted, and the block it is being inserted before
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxBlockToInsert;
 80116ce:	687b      	ldr	r3, [r7, #4]
 80116d0:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxBlockToInsert->xBlockSize ) == ( uint8_t * ) pxIterator->pxNextFreeBlock )
 80116d2:	687b      	ldr	r3, [r7, #4]
 80116d4:	685b      	ldr	r3, [r3, #4]
 80116d6:	68ba      	ldr	r2, [r7, #8]
 80116d8:	441a      	add	r2, r3
 80116da:	68fb      	ldr	r3, [r7, #12]
 80116dc:	681b      	ldr	r3, [r3, #0]
 80116de:	429a      	cmp	r2, r3
 80116e0:	d118      	bne.n	8011714 <prvInsertBlockIntoFreeList+0x88>
	{
		if( pxIterator->pxNextFreeBlock != pxEnd )
 80116e2:	68fb      	ldr	r3, [r7, #12]
 80116e4:	681a      	ldr	r2, [r3, #0]
 80116e6:	4b15      	ldr	r3, [pc, #84]	; (801173c <prvInsertBlockIntoFreeList+0xb0>)
 80116e8:	681b      	ldr	r3, [r3, #0]
 80116ea:	429a      	cmp	r2, r3
 80116ec:	d00d      	beq.n	801170a <prvInsertBlockIntoFreeList+0x7e>
		{
			/* Form one big block from the two blocks. */
			pxBlockToInsert->xBlockSize += pxIterator->pxNextFreeBlock->xBlockSize;
 80116ee:	687b      	ldr	r3, [r7, #4]
 80116f0:	685a      	ldr	r2, [r3, #4]
 80116f2:	68fb      	ldr	r3, [r7, #12]
 80116f4:	681b      	ldr	r3, [r3, #0]
 80116f6:	685b      	ldr	r3, [r3, #4]
 80116f8:	441a      	add	r2, r3
 80116fa:	687b      	ldr	r3, [r7, #4]
 80116fc:	605a      	str	r2, [r3, #4]
			pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock->pxNextFreeBlock;
 80116fe:	68fb      	ldr	r3, [r7, #12]
 8011700:	681b      	ldr	r3, [r3, #0]
 8011702:	681a      	ldr	r2, [r3, #0]
 8011704:	687b      	ldr	r3, [r7, #4]
 8011706:	601a      	str	r2, [r3, #0]
 8011708:	e008      	b.n	801171c <prvInsertBlockIntoFreeList+0x90>
		}
		else
		{
			pxBlockToInsert->pxNextFreeBlock = pxEnd;
 801170a:	4b0c      	ldr	r3, [pc, #48]	; (801173c <prvInsertBlockIntoFreeList+0xb0>)
 801170c:	681a      	ldr	r2, [r3, #0]
 801170e:	687b      	ldr	r3, [r7, #4]
 8011710:	601a      	str	r2, [r3, #0]
 8011712:	e003      	b.n	801171c <prvInsertBlockIntoFreeList+0x90>
		}
	}
	else
	{
		pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock;
 8011714:	68fb      	ldr	r3, [r7, #12]
 8011716:	681a      	ldr	r2, [r3, #0]
 8011718:	687b      	ldr	r3, [r7, #4]
 801171a:	601a      	str	r2, [r3, #0]

	/* If the block being inserted plugged a gab, so was merged with the block
	before and the block after, then it's pxNextFreeBlock pointer will have
	already been set, and should not be set here as that would make it point
	to itself. */
	if( pxIterator != pxBlockToInsert )
 801171c:	68fa      	ldr	r2, [r7, #12]
 801171e:	687b      	ldr	r3, [r7, #4]
 8011720:	429a      	cmp	r2, r3
 8011722:	d002      	beq.n	801172a <prvInsertBlockIntoFreeList+0x9e>
	{
		pxIterator->pxNextFreeBlock = pxBlockToInsert;
 8011724:	68fb      	ldr	r3, [r7, #12]
 8011726:	687a      	ldr	r2, [r7, #4]
 8011728:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 801172a:	bf00      	nop
 801172c:	3714      	adds	r7, #20
 801172e:	46bd      	mov	sp, r7
 8011730:	f85d 7b04 	ldr.w	r7, [sp], #4
 8011734:	4770      	bx	lr
 8011736:	bf00      	nop
 8011738:	200083d4 	.word	0x200083d4
 801173c:	200083dc 	.word	0x200083dc

08011740 <vPortDefineHeapRegions>:
/*-----------------------------------------------------------*/

void vPortDefineHeapRegions( const HeapRegion_t * const pxHeapRegions )
{
 8011740:	b480      	push	{r7}
 8011742:	b08f      	sub	sp, #60	; 0x3c
 8011744:	af00      	add	r7, sp, #0
 8011746:	6078      	str	r0, [r7, #4]
BlockLink_t *pxFirstFreeBlockInRegion = NULL, *pxPreviousFreeBlock;
 8011748:	2300      	movs	r3, #0
 801174a:	623b      	str	r3, [r7, #32]
size_t xAlignedHeap;
size_t xTotalRegionSize, xTotalHeapSize = 0;
 801174c:	2300      	movs	r3, #0
 801174e:	633b      	str	r3, [r7, #48]	; 0x30
BaseType_t xDefinedRegions = 0;
 8011750:	2300      	movs	r3, #0
 8011752:	62fb      	str	r3, [r7, #44]	; 0x2c
size_t xAddress;
const HeapRegion_t *pxHeapRegion;

	/* Can only call once! */
	configASSERT( pxEnd == NULL );
 8011754:	4b5a      	ldr	r3, [pc, #360]	; (80118c0 <vPortDefineHeapRegions+0x180>)
 8011756:	681b      	ldr	r3, [r3, #0]
 8011758:	2b00      	cmp	r3, #0
 801175a:	d00a      	beq.n	8011772 <vPortDefineHeapRegions+0x32>
	__asm volatile
 801175c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8011760:	f383 8811 	msr	BASEPRI, r3
 8011764:	f3bf 8f6f 	isb	sy
 8011768:	f3bf 8f4f 	dsb	sy
 801176c:	617b      	str	r3, [r7, #20]
}
 801176e:	bf00      	nop
 8011770:	e7fe      	b.n	8011770 <vPortDefineHeapRegions+0x30>

	pxHeapRegion = &( pxHeapRegions[ xDefinedRegions ] );
 8011772:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8011774:	00db      	lsls	r3, r3, #3
 8011776:	687a      	ldr	r2, [r7, #4]
 8011778:	4413      	add	r3, r2
 801177a:	627b      	str	r3, [r7, #36]	; 0x24

	while( pxHeapRegion->xSizeInBytes > 0 )
 801177c:	e07d      	b.n	801187a <vPortDefineHeapRegions+0x13a>
	{
		xTotalRegionSize = pxHeapRegion->xSizeInBytes;
 801177e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8011780:	685b      	ldr	r3, [r3, #4]
 8011782:	637b      	str	r3, [r7, #52]	; 0x34

		/* Ensure the heap region starts on a correctly aligned boundary. */
		xAddress = ( size_t ) pxHeapRegion->pucStartAddress;
 8011784:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8011786:	681b      	ldr	r3, [r3, #0]
 8011788:	62bb      	str	r3, [r7, #40]	; 0x28
		if( ( xAddress & portBYTE_ALIGNMENT_MASK ) != 0 )
 801178a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 801178c:	f003 0307 	and.w	r3, r3, #7
 8011790:	2b00      	cmp	r3, #0
 8011792:	d00e      	beq.n	80117b2 <vPortDefineHeapRegions+0x72>
		{
			xAddress += ( portBYTE_ALIGNMENT - 1 );
 8011794:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8011796:	3307      	adds	r3, #7
 8011798:	62bb      	str	r3, [r7, #40]	; 0x28
			xAddress &= ~portBYTE_ALIGNMENT_MASK;
 801179a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 801179c:	f023 0307 	bic.w	r3, r3, #7
 80117a0:	62bb      	str	r3, [r7, #40]	; 0x28

			/* Adjust the size for the bytes lost to alignment. */
			xTotalRegionSize -= xAddress - ( size_t ) pxHeapRegion->pucStartAddress;
 80117a2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80117a4:	681b      	ldr	r3, [r3, #0]
 80117a6:	461a      	mov	r2, r3
 80117a8:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80117aa:	1ad3      	subs	r3, r2, r3
 80117ac:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 80117ae:	4413      	add	r3, r2
 80117b0:	637b      	str	r3, [r7, #52]	; 0x34
		}

		xAlignedHeap = xAddress;
 80117b2:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80117b4:	61fb      	str	r3, [r7, #28]

		/* Set xStart if it has not already been set. */
		if( xDefinedRegions == 0 )
 80117b6:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80117b8:	2b00      	cmp	r3, #0
 80117ba:	d106      	bne.n	80117ca <vPortDefineHeapRegions+0x8a>
		{
			/* xStart is used to hold a pointer to the first item in the list of
			free blocks.  The void cast is used to prevent compiler warnings. */
			xStart.pxNextFreeBlock = ( BlockLink_t * ) xAlignedHeap;
 80117bc:	69fb      	ldr	r3, [r7, #28]
 80117be:	4a41      	ldr	r2, [pc, #260]	; (80118c4 <vPortDefineHeapRegions+0x184>)
 80117c0:	6013      	str	r3, [r2, #0]
			xStart.xBlockSize = ( size_t ) 0;
 80117c2:	4b40      	ldr	r3, [pc, #256]	; (80118c4 <vPortDefineHeapRegions+0x184>)
 80117c4:	2200      	movs	r2, #0
 80117c6:	605a      	str	r2, [r3, #4]
 80117c8:	e01f      	b.n	801180a <vPortDefineHeapRegions+0xca>
		}
		else
		{
			/* Should only get here if one region has already been added to the
			heap. */
			configASSERT( pxEnd != NULL );
 80117ca:	4b3d      	ldr	r3, [pc, #244]	; (80118c0 <vPortDefineHeapRegions+0x180>)
 80117cc:	681b      	ldr	r3, [r3, #0]
 80117ce:	2b00      	cmp	r3, #0
 80117d0:	d10a      	bne.n	80117e8 <vPortDefineHeapRegions+0xa8>
	__asm volatile
 80117d2:	f04f 0350 	mov.w	r3, #80	; 0x50
 80117d6:	f383 8811 	msr	BASEPRI, r3
 80117da:	f3bf 8f6f 	isb	sy
 80117de:	f3bf 8f4f 	dsb	sy
 80117e2:	613b      	str	r3, [r7, #16]
}
 80117e4:	bf00      	nop
 80117e6:	e7fe      	b.n	80117e6 <vPortDefineHeapRegions+0xa6>

			/* Check blocks are passed in with increasing start addresses. */
			configASSERT( xAddress > ( size_t ) pxEnd );
 80117e8:	4b35      	ldr	r3, [pc, #212]	; (80118c0 <vPortDefineHeapRegions+0x180>)
 80117ea:	681b      	ldr	r3, [r3, #0]
 80117ec:	461a      	mov	r2, r3
 80117ee:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80117f0:	4293      	cmp	r3, r2
 80117f2:	d80a      	bhi.n	801180a <vPortDefineHeapRegions+0xca>
	__asm volatile
 80117f4:	f04f 0350 	mov.w	r3, #80	; 0x50
 80117f8:	f383 8811 	msr	BASEPRI, r3
 80117fc:	f3bf 8f6f 	isb	sy
 8011800:	f3bf 8f4f 	dsb	sy
 8011804:	60fb      	str	r3, [r7, #12]
}
 8011806:	bf00      	nop
 8011808:	e7fe      	b.n	8011808 <vPortDefineHeapRegions+0xc8>
		}

		/* Remember the location of the end marker in the previous region, if
		any. */
		pxPreviousFreeBlock = pxEnd;
 801180a:	4b2d      	ldr	r3, [pc, #180]	; (80118c0 <vPortDefineHeapRegions+0x180>)
 801180c:	681b      	ldr	r3, [r3, #0]
 801180e:	61bb      	str	r3, [r7, #24]

		/* pxEnd is used to mark the end of the list of free blocks and is
		inserted at the end of the region space. */
		xAddress = xAlignedHeap + xTotalRegionSize;
 8011810:	69fa      	ldr	r2, [r7, #28]
 8011812:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8011814:	4413      	add	r3, r2
 8011816:	62bb      	str	r3, [r7, #40]	; 0x28
		xAddress -= xHeapStructSize;
 8011818:	2208      	movs	r2, #8
 801181a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 801181c:	1a9b      	subs	r3, r3, r2
 801181e:	62bb      	str	r3, [r7, #40]	; 0x28
		xAddress &= ~portBYTE_ALIGNMENT_MASK;
 8011820:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8011822:	f023 0307 	bic.w	r3, r3, #7
 8011826:	62bb      	str	r3, [r7, #40]	; 0x28
		pxEnd = ( BlockLink_t * ) xAddress;
 8011828:	6abb      	ldr	r3, [r7, #40]	; 0x28
 801182a:	4a25      	ldr	r2, [pc, #148]	; (80118c0 <vPortDefineHeapRegions+0x180>)
 801182c:	6013      	str	r3, [r2, #0]
		pxEnd->xBlockSize = 0;
 801182e:	4b24      	ldr	r3, [pc, #144]	; (80118c0 <vPortDefineHeapRegions+0x180>)
 8011830:	681b      	ldr	r3, [r3, #0]
 8011832:	2200      	movs	r2, #0
 8011834:	605a      	str	r2, [r3, #4]
		pxEnd->pxNextFreeBlock = NULL;
 8011836:	4b22      	ldr	r3, [pc, #136]	; (80118c0 <vPortDefineHeapRegions+0x180>)
 8011838:	681b      	ldr	r3, [r3, #0]
 801183a:	2200      	movs	r2, #0
 801183c:	601a      	str	r2, [r3, #0]

		/* To start with there is a single free block in this region that is
		sized to take up the entire heap region minus the space taken by the
		free block structure. */
		pxFirstFreeBlockInRegion = ( BlockLink_t * ) xAlignedHeap;
 801183e:	69fb      	ldr	r3, [r7, #28]
 8011840:	623b      	str	r3, [r7, #32]
		pxFirstFreeBlockInRegion->xBlockSize = xAddress - ( size_t ) pxFirstFreeBlockInRegion;
 8011842:	6a3b      	ldr	r3, [r7, #32]
 8011844:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8011846:	1ad2      	subs	r2, r2, r3
 8011848:	6a3b      	ldr	r3, [r7, #32]
 801184a:	605a      	str	r2, [r3, #4]
		pxFirstFreeBlockInRegion->pxNextFreeBlock = pxEnd;
 801184c:	4b1c      	ldr	r3, [pc, #112]	; (80118c0 <vPortDefineHeapRegions+0x180>)
 801184e:	681a      	ldr	r2, [r3, #0]
 8011850:	6a3b      	ldr	r3, [r7, #32]
 8011852:	601a      	str	r2, [r3, #0]

		/* If this is not the first region that makes up the entire heap space
		then link the previous region to this region. */
		if( pxPreviousFreeBlock != NULL )
 8011854:	69bb      	ldr	r3, [r7, #24]
 8011856:	2b00      	cmp	r3, #0
 8011858:	d002      	beq.n	8011860 <vPortDefineHeapRegions+0x120>
		{
			pxPreviousFreeBlock->pxNextFreeBlock = pxFirstFreeBlockInRegion;
 801185a:	69bb      	ldr	r3, [r7, #24]
 801185c:	6a3a      	ldr	r2, [r7, #32]
 801185e:	601a      	str	r2, [r3, #0]
		}

		xTotalHeapSize += pxFirstFreeBlockInRegion->xBlockSize;
 8011860:	6a3b      	ldr	r3, [r7, #32]
 8011862:	685b      	ldr	r3, [r3, #4]
 8011864:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8011866:	4413      	add	r3, r2
 8011868:	633b      	str	r3, [r7, #48]	; 0x30

		/* Move onto the next HeapRegion_t structure. */
		xDefinedRegions++;
 801186a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 801186c:	3301      	adds	r3, #1
 801186e:	62fb      	str	r3, [r7, #44]	; 0x2c
		pxHeapRegion = &( pxHeapRegions[ xDefinedRegions ] );
 8011870:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8011872:	00db      	lsls	r3, r3, #3
 8011874:	687a      	ldr	r2, [r7, #4]
 8011876:	4413      	add	r3, r2
 8011878:	627b      	str	r3, [r7, #36]	; 0x24
	while( pxHeapRegion->xSizeInBytes > 0 )
 801187a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 801187c:	685b      	ldr	r3, [r3, #4]
 801187e:	2b00      	cmp	r3, #0
 8011880:	f47f af7d 	bne.w	801177e <vPortDefineHeapRegions+0x3e>
	}

	xMinimumEverFreeBytesRemaining = xTotalHeapSize;
 8011884:	4a10      	ldr	r2, [pc, #64]	; (80118c8 <vPortDefineHeapRegions+0x188>)
 8011886:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8011888:	6013      	str	r3, [r2, #0]
	xFreeBytesRemaining = xTotalHeapSize;
 801188a:	4a10      	ldr	r2, [pc, #64]	; (80118cc <vPortDefineHeapRegions+0x18c>)
 801188c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 801188e:	6013      	str	r3, [r2, #0]

	/* Check something was actually defined before it is accessed. */
	configASSERT( xTotalHeapSize );
 8011890:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8011892:	2b00      	cmp	r3, #0
 8011894:	d10a      	bne.n	80118ac <vPortDefineHeapRegions+0x16c>
	__asm volatile
 8011896:	f04f 0350 	mov.w	r3, #80	; 0x50
 801189a:	f383 8811 	msr	BASEPRI, r3
 801189e:	f3bf 8f6f 	isb	sy
 80118a2:	f3bf 8f4f 	dsb	sy
 80118a6:	60bb      	str	r3, [r7, #8]
}
 80118a8:	bf00      	nop
 80118aa:	e7fe      	b.n	80118aa <vPortDefineHeapRegions+0x16a>

	/* Work out the position of the top bit in a size_t variable. */
	xBlockAllocatedBit = ( ( size_t ) 1 ) << ( ( sizeof( size_t ) * heapBITS_PER_BYTE ) - 1 );
 80118ac:	4b08      	ldr	r3, [pc, #32]	; (80118d0 <vPortDefineHeapRegions+0x190>)
 80118ae:	f04f 4200 	mov.w	r2, #2147483648	; 0x80000000
 80118b2:	601a      	str	r2, [r3, #0]
}
 80118b4:	bf00      	nop
 80118b6:	373c      	adds	r7, #60	; 0x3c
 80118b8:	46bd      	mov	sp, r7
 80118ba:	f85d 7b04 	ldr.w	r7, [sp], #4
 80118be:	4770      	bx	lr
 80118c0:	200083dc 	.word	0x200083dc
 80118c4:	200083d4 	.word	0x200083d4
 80118c8:	200083e4 	.word	0x200083e4
 80118cc:	200083e0 	.word	0x200083e0
 80118d0:	200083f0 	.word	0x200083f0

080118d4 <__assert_func>:
 80118d4:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 80118d6:	4614      	mov	r4, r2
 80118d8:	461a      	mov	r2, r3
 80118da:	4b09      	ldr	r3, [pc, #36]	; (8011900 <__assert_func+0x2c>)
 80118dc:	681b      	ldr	r3, [r3, #0]
 80118de:	4605      	mov	r5, r0
 80118e0:	68d8      	ldr	r0, [r3, #12]
 80118e2:	b14c      	cbz	r4, 80118f8 <__assert_func+0x24>
 80118e4:	4b07      	ldr	r3, [pc, #28]	; (8011904 <__assert_func+0x30>)
 80118e6:	9100      	str	r1, [sp, #0]
 80118e8:	e9cd 3401 	strd	r3, r4, [sp, #4]
 80118ec:	4906      	ldr	r1, [pc, #24]	; (8011908 <__assert_func+0x34>)
 80118ee:	462b      	mov	r3, r5
 80118f0:	f000 f8ee 	bl	8011ad0 <fiprintf>
 80118f4:	f001 f8c0 	bl	8012a78 <abort>
 80118f8:	4b04      	ldr	r3, [pc, #16]	; (801190c <__assert_func+0x38>)
 80118fa:	461c      	mov	r4, r3
 80118fc:	e7f3      	b.n	80118e6 <__assert_func+0x12>
 80118fe:	bf00      	nop
 8011900:	200000b8 	.word	0x200000b8
 8011904:	08016dc0 	.word	0x08016dc0
 8011908:	08016dcd 	.word	0x08016dcd
 801190c:	08016dfb 	.word	0x08016dfb

08011910 <atol>:
 8011910:	220a      	movs	r2, #10
 8011912:	2100      	movs	r1, #0
 8011914:	f000 bf9a 	b.w	801284c <strtol>

08011918 <__errno>:
 8011918:	4b01      	ldr	r3, [pc, #4]	; (8011920 <__errno+0x8>)
 801191a:	6818      	ldr	r0, [r3, #0]
 801191c:	4770      	bx	lr
 801191e:	bf00      	nop
 8011920:	200000b8 	.word	0x200000b8

08011924 <std>:
 8011924:	2300      	movs	r3, #0
 8011926:	b510      	push	{r4, lr}
 8011928:	4604      	mov	r4, r0
 801192a:	e9c0 3300 	strd	r3, r3, [r0]
 801192e:	e9c0 3304 	strd	r3, r3, [r0, #16]
 8011932:	6083      	str	r3, [r0, #8]
 8011934:	8181      	strh	r1, [r0, #12]
 8011936:	6643      	str	r3, [r0, #100]	; 0x64
 8011938:	81c2      	strh	r2, [r0, #14]
 801193a:	6183      	str	r3, [r0, #24]
 801193c:	4619      	mov	r1, r3
 801193e:	2208      	movs	r2, #8
 8011940:	305c      	adds	r0, #92	; 0x5c
 8011942:	f000 f9e9 	bl	8011d18 <memset>
 8011946:	4b05      	ldr	r3, [pc, #20]	; (801195c <std+0x38>)
 8011948:	6263      	str	r3, [r4, #36]	; 0x24
 801194a:	4b05      	ldr	r3, [pc, #20]	; (8011960 <std+0x3c>)
 801194c:	62a3      	str	r3, [r4, #40]	; 0x28
 801194e:	4b05      	ldr	r3, [pc, #20]	; (8011964 <std+0x40>)
 8011950:	62e3      	str	r3, [r4, #44]	; 0x2c
 8011952:	4b05      	ldr	r3, [pc, #20]	; (8011968 <std+0x44>)
 8011954:	6224      	str	r4, [r4, #32]
 8011956:	6323      	str	r3, [r4, #48]	; 0x30
 8011958:	bd10      	pop	{r4, pc}
 801195a:	bf00      	nop
 801195c:	08012629 	.word	0x08012629
 8011960:	0801264b 	.word	0x0801264b
 8011964:	08012683 	.word	0x08012683
 8011968:	080126a7 	.word	0x080126a7

0801196c <_cleanup_r>:
 801196c:	4901      	ldr	r1, [pc, #4]	; (8011974 <_cleanup_r+0x8>)
 801196e:	f000 b8c1 	b.w	8011af4 <_fwalk_reent>
 8011972:	bf00      	nop
 8011974:	08012bb5 	.word	0x08012bb5

08011978 <__sfmoreglue>:
 8011978:	b570      	push	{r4, r5, r6, lr}
 801197a:	2268      	movs	r2, #104	; 0x68
 801197c:	1e4d      	subs	r5, r1, #1
 801197e:	4355      	muls	r5, r2
 8011980:	460e      	mov	r6, r1
 8011982:	f105 0174 	add.w	r1, r5, #116	; 0x74
 8011986:	f000 fa3b 	bl	8011e00 <_malloc_r>
 801198a:	4604      	mov	r4, r0
 801198c:	b140      	cbz	r0, 80119a0 <__sfmoreglue+0x28>
 801198e:	2100      	movs	r1, #0
 8011990:	e9c0 1600 	strd	r1, r6, [r0]
 8011994:	300c      	adds	r0, #12
 8011996:	60a0      	str	r0, [r4, #8]
 8011998:	f105 0268 	add.w	r2, r5, #104	; 0x68
 801199c:	f000 f9bc 	bl	8011d18 <memset>
 80119a0:	4620      	mov	r0, r4
 80119a2:	bd70      	pop	{r4, r5, r6, pc}

080119a4 <__sfp_lock_acquire>:
 80119a4:	4801      	ldr	r0, [pc, #4]	; (80119ac <__sfp_lock_acquire+0x8>)
 80119a6:	f000 b996 	b.w	8011cd6 <__retarget_lock_acquire_recursive>
 80119aa:	bf00      	nop
 80119ac:	200083f5 	.word	0x200083f5

080119b0 <__sfp_lock_release>:
 80119b0:	4801      	ldr	r0, [pc, #4]	; (80119b8 <__sfp_lock_release+0x8>)
 80119b2:	f000 b991 	b.w	8011cd8 <__retarget_lock_release_recursive>
 80119b6:	bf00      	nop
 80119b8:	200083f5 	.word	0x200083f5

080119bc <__sinit_lock_acquire>:
 80119bc:	4801      	ldr	r0, [pc, #4]	; (80119c4 <__sinit_lock_acquire+0x8>)
 80119be:	f000 b98a 	b.w	8011cd6 <__retarget_lock_acquire_recursive>
 80119c2:	bf00      	nop
 80119c4:	200083f6 	.word	0x200083f6

080119c8 <__sinit_lock_release>:
 80119c8:	4801      	ldr	r0, [pc, #4]	; (80119d0 <__sinit_lock_release+0x8>)
 80119ca:	f000 b985 	b.w	8011cd8 <__retarget_lock_release_recursive>
 80119ce:	bf00      	nop
 80119d0:	200083f6 	.word	0x200083f6

080119d4 <__sinit>:
 80119d4:	b510      	push	{r4, lr}
 80119d6:	4604      	mov	r4, r0
 80119d8:	f7ff fff0 	bl	80119bc <__sinit_lock_acquire>
 80119dc:	69a3      	ldr	r3, [r4, #24]
 80119de:	b11b      	cbz	r3, 80119e8 <__sinit+0x14>
 80119e0:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80119e4:	f7ff bff0 	b.w	80119c8 <__sinit_lock_release>
 80119e8:	e9c4 3312 	strd	r3, r3, [r4, #72]	; 0x48
 80119ec:	6523      	str	r3, [r4, #80]	; 0x50
 80119ee:	4b13      	ldr	r3, [pc, #76]	; (8011a3c <__sinit+0x68>)
 80119f0:	4a13      	ldr	r2, [pc, #76]	; (8011a40 <__sinit+0x6c>)
 80119f2:	681b      	ldr	r3, [r3, #0]
 80119f4:	62a2      	str	r2, [r4, #40]	; 0x28
 80119f6:	42a3      	cmp	r3, r4
 80119f8:	bf04      	itt	eq
 80119fa:	2301      	moveq	r3, #1
 80119fc:	61a3      	streq	r3, [r4, #24]
 80119fe:	4620      	mov	r0, r4
 8011a00:	f000 f820 	bl	8011a44 <__sfp>
 8011a04:	6060      	str	r0, [r4, #4]
 8011a06:	4620      	mov	r0, r4
 8011a08:	f000 f81c 	bl	8011a44 <__sfp>
 8011a0c:	60a0      	str	r0, [r4, #8]
 8011a0e:	4620      	mov	r0, r4
 8011a10:	f000 f818 	bl	8011a44 <__sfp>
 8011a14:	2200      	movs	r2, #0
 8011a16:	60e0      	str	r0, [r4, #12]
 8011a18:	2104      	movs	r1, #4
 8011a1a:	6860      	ldr	r0, [r4, #4]
 8011a1c:	f7ff ff82 	bl	8011924 <std>
 8011a20:	68a0      	ldr	r0, [r4, #8]
 8011a22:	2201      	movs	r2, #1
 8011a24:	2109      	movs	r1, #9
 8011a26:	f7ff ff7d 	bl	8011924 <std>
 8011a2a:	68e0      	ldr	r0, [r4, #12]
 8011a2c:	2202      	movs	r2, #2
 8011a2e:	2112      	movs	r1, #18
 8011a30:	f7ff ff78 	bl	8011924 <std>
 8011a34:	2301      	movs	r3, #1
 8011a36:	61a3      	str	r3, [r4, #24]
 8011a38:	e7d2      	b.n	80119e0 <__sinit+0xc>
 8011a3a:	bf00      	nop
 8011a3c:	08016e5c 	.word	0x08016e5c
 8011a40:	0801196d 	.word	0x0801196d

08011a44 <__sfp>:
 8011a44:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8011a46:	4607      	mov	r7, r0
 8011a48:	f7ff ffac 	bl	80119a4 <__sfp_lock_acquire>
 8011a4c:	4b1e      	ldr	r3, [pc, #120]	; (8011ac8 <__sfp+0x84>)
 8011a4e:	681e      	ldr	r6, [r3, #0]
 8011a50:	69b3      	ldr	r3, [r6, #24]
 8011a52:	b913      	cbnz	r3, 8011a5a <__sfp+0x16>
 8011a54:	4630      	mov	r0, r6
 8011a56:	f7ff ffbd 	bl	80119d4 <__sinit>
 8011a5a:	3648      	adds	r6, #72	; 0x48
 8011a5c:	e9d6 3401 	ldrd	r3, r4, [r6, #4]
 8011a60:	3b01      	subs	r3, #1
 8011a62:	d503      	bpl.n	8011a6c <__sfp+0x28>
 8011a64:	6833      	ldr	r3, [r6, #0]
 8011a66:	b30b      	cbz	r3, 8011aac <__sfp+0x68>
 8011a68:	6836      	ldr	r6, [r6, #0]
 8011a6a:	e7f7      	b.n	8011a5c <__sfp+0x18>
 8011a6c:	f9b4 500c 	ldrsh.w	r5, [r4, #12]
 8011a70:	b9d5      	cbnz	r5, 8011aa8 <__sfp+0x64>
 8011a72:	4b16      	ldr	r3, [pc, #88]	; (8011acc <__sfp+0x88>)
 8011a74:	60e3      	str	r3, [r4, #12]
 8011a76:	f104 0058 	add.w	r0, r4, #88	; 0x58
 8011a7a:	6665      	str	r5, [r4, #100]	; 0x64
 8011a7c:	f000 f92a 	bl	8011cd4 <__retarget_lock_init_recursive>
 8011a80:	f7ff ff96 	bl	80119b0 <__sfp_lock_release>
 8011a84:	e9c4 5501 	strd	r5, r5, [r4, #4]
 8011a88:	e9c4 5504 	strd	r5, r5, [r4, #16]
 8011a8c:	6025      	str	r5, [r4, #0]
 8011a8e:	61a5      	str	r5, [r4, #24]
 8011a90:	2208      	movs	r2, #8
 8011a92:	4629      	mov	r1, r5
 8011a94:	f104 005c 	add.w	r0, r4, #92	; 0x5c
 8011a98:	f000 f93e 	bl	8011d18 <memset>
 8011a9c:	e9c4 550d 	strd	r5, r5, [r4, #52]	; 0x34
 8011aa0:	e9c4 5512 	strd	r5, r5, [r4, #72]	; 0x48
 8011aa4:	4620      	mov	r0, r4
 8011aa6:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8011aa8:	3468      	adds	r4, #104	; 0x68
 8011aaa:	e7d9      	b.n	8011a60 <__sfp+0x1c>
 8011aac:	2104      	movs	r1, #4
 8011aae:	4638      	mov	r0, r7
 8011ab0:	f7ff ff62 	bl	8011978 <__sfmoreglue>
 8011ab4:	4604      	mov	r4, r0
 8011ab6:	6030      	str	r0, [r6, #0]
 8011ab8:	2800      	cmp	r0, #0
 8011aba:	d1d5      	bne.n	8011a68 <__sfp+0x24>
 8011abc:	f7ff ff78 	bl	80119b0 <__sfp_lock_release>
 8011ac0:	230c      	movs	r3, #12
 8011ac2:	603b      	str	r3, [r7, #0]
 8011ac4:	e7ee      	b.n	8011aa4 <__sfp+0x60>
 8011ac6:	bf00      	nop
 8011ac8:	08016e5c 	.word	0x08016e5c
 8011acc:	ffff0001 	.word	0xffff0001

08011ad0 <fiprintf>:
 8011ad0:	b40e      	push	{r1, r2, r3}
 8011ad2:	b503      	push	{r0, r1, lr}
 8011ad4:	4601      	mov	r1, r0
 8011ad6:	ab03      	add	r3, sp, #12
 8011ad8:	4805      	ldr	r0, [pc, #20]	; (8011af0 <fiprintf+0x20>)
 8011ada:	f853 2b04 	ldr.w	r2, [r3], #4
 8011ade:	6800      	ldr	r0, [r0, #0]
 8011ae0:	9301      	str	r3, [sp, #4]
 8011ae2:	f000 fa2b 	bl	8011f3c <_vfiprintf_r>
 8011ae6:	b002      	add	sp, #8
 8011ae8:	f85d eb04 	ldr.w	lr, [sp], #4
 8011aec:	b003      	add	sp, #12
 8011aee:	4770      	bx	lr
 8011af0:	200000b8 	.word	0x200000b8

08011af4 <_fwalk_reent>:
 8011af4:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8011af8:	4606      	mov	r6, r0
 8011afa:	4688      	mov	r8, r1
 8011afc:	f100 0448 	add.w	r4, r0, #72	; 0x48
 8011b00:	2700      	movs	r7, #0
 8011b02:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 8011b06:	f1b9 0901 	subs.w	r9, r9, #1
 8011b0a:	d505      	bpl.n	8011b18 <_fwalk_reent+0x24>
 8011b0c:	6824      	ldr	r4, [r4, #0]
 8011b0e:	2c00      	cmp	r4, #0
 8011b10:	d1f7      	bne.n	8011b02 <_fwalk_reent+0xe>
 8011b12:	4638      	mov	r0, r7
 8011b14:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8011b18:	89ab      	ldrh	r3, [r5, #12]
 8011b1a:	2b01      	cmp	r3, #1
 8011b1c:	d907      	bls.n	8011b2e <_fwalk_reent+0x3a>
 8011b1e:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 8011b22:	3301      	adds	r3, #1
 8011b24:	d003      	beq.n	8011b2e <_fwalk_reent+0x3a>
 8011b26:	4629      	mov	r1, r5
 8011b28:	4630      	mov	r0, r6
 8011b2a:	47c0      	blx	r8
 8011b2c:	4307      	orrs	r7, r0
 8011b2e:	3568      	adds	r5, #104	; 0x68
 8011b30:	e7e9      	b.n	8011b06 <_fwalk_reent+0x12>
	...

08011b34 <gmtime_r>:
 8011b34:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8011b38:	e9d0 6700 	ldrd	r6, r7, [r0]
 8011b3c:	460c      	mov	r4, r1
 8011b3e:	4a4f      	ldr	r2, [pc, #316]	; (8011c7c <gmtime_r+0x148>)
 8011b40:	2300      	movs	r3, #0
 8011b42:	4630      	mov	r0, r6
 8011b44:	4639      	mov	r1, r7
 8011b46:	f7ee fea1 	bl	800088c <__aeabi_ldivmod>
 8011b4a:	4639      	mov	r1, r7
 8011b4c:	4605      	mov	r5, r0
 8011b4e:	4a4b      	ldr	r2, [pc, #300]	; (8011c7c <gmtime_r+0x148>)
 8011b50:	4630      	mov	r0, r6
 8011b52:	2300      	movs	r3, #0
 8011b54:	f7ee fe9a 	bl	800088c <__aeabi_ldivmod>
 8011b58:	2a00      	cmp	r2, #0
 8011b5a:	f505 202f 	add.w	r0, r5, #716800	; 0xaf000
 8011b5e:	bfb7      	itett	lt
 8011b60:	f502 32a8 	addlt.w	r2, r2, #86016	; 0x15000
 8011b64:	f600 236c 	addwge	r3, r0, #2668	; 0xa6c
 8011b68:	f600 236b 	addwlt	r3, r0, #2667	; 0xa6b
 8011b6c:	f502 72c0 	addlt.w	r2, r2, #384	; 0x180
 8011b70:	f44f 6061 	mov.w	r0, #3600	; 0xe10
 8011b74:	fbb2 f1f0 	udiv	r1, r2, r0
 8011b78:	fb00 2211 	mls	r2, r0, r1, r2
 8011b7c:	203c      	movs	r0, #60	; 0x3c
 8011b7e:	60a1      	str	r1, [r4, #8]
 8011b80:	fbb2 f1f0 	udiv	r1, r2, r0
 8011b84:	fb00 2211 	mls	r2, r0, r1, r2
 8011b88:	6061      	str	r1, [r4, #4]
 8011b8a:	6022      	str	r2, [r4, #0]
 8011b8c:	2107      	movs	r1, #7
 8011b8e:	1cda      	adds	r2, r3, #3
 8011b90:	fb92 f1f1 	sdiv	r1, r2, r1
 8011b94:	ebc1 01c1 	rsb	r1, r1, r1, lsl #3
 8011b98:	1a52      	subs	r2, r2, r1
 8011b9a:	bf48      	it	mi
 8011b9c:	3207      	addmi	r2, #7
 8011b9e:	4d38      	ldr	r5, [pc, #224]	; (8011c80 <gmtime_r+0x14c>)
 8011ba0:	4838      	ldr	r0, [pc, #224]	; (8011c84 <gmtime_r+0x150>)
 8011ba2:	61a2      	str	r2, [r4, #24]
 8011ba4:	2b00      	cmp	r3, #0
 8011ba6:	bfb7      	itett	lt
 8011ba8:	f5a3 320e 	sublt.w	r2, r3, #145408	; 0x23800
 8011bac:	fb93 f5f5 	sdivge	r5, r3, r5
 8011bb0:	f5a2 722c 	sublt.w	r2, r2, #688	; 0x2b0
 8011bb4:	fb92 f5f5 	sdivlt	r5, r2, r5
 8011bb8:	fb00 3005 	mla	r0, r0, r5, r3
 8011bbc:	f648 62ac 	movw	r2, #36524	; 0x8eac
 8011bc0:	fbb0 f2f2 	udiv	r2, r0, r2
 8011bc4:	4402      	add	r2, r0
 8011bc6:	f240 53b4 	movw	r3, #1460	; 0x5b4
 8011bca:	fbb0 f1f3 	udiv	r1, r0, r3
 8011bce:	1a52      	subs	r2, r2, r1
 8011bd0:	f240 1c6d 	movw	ip, #365	; 0x16d
 8011bd4:	492c      	ldr	r1, [pc, #176]	; (8011c88 <gmtime_r+0x154>)
 8011bd6:	fbb0 f1f1 	udiv	r1, r0, r1
 8011bda:	2764      	movs	r7, #100	; 0x64
 8011bdc:	1a52      	subs	r2, r2, r1
 8011bde:	fbb2 f1fc 	udiv	r1, r2, ip
 8011be2:	fbb2 f3f3 	udiv	r3, r2, r3
 8011be6:	fbb1 f6f7 	udiv	r6, r1, r7
 8011bea:	1af3      	subs	r3, r6, r3
 8011bec:	4403      	add	r3, r0
 8011bee:	fb0c 3311 	mls	r3, ip, r1, r3
 8011bf2:	2299      	movs	r2, #153	; 0x99
 8011bf4:	eb03 0e83 	add.w	lr, r3, r3, lsl #2
 8011bf8:	f10e 0e02 	add.w	lr, lr, #2
 8011bfc:	f103 0c01 	add.w	ip, r3, #1
 8011c00:	fbbe f0f2 	udiv	r0, lr, r2
 8011c04:	4342      	muls	r2, r0
 8011c06:	3202      	adds	r2, #2
 8011c08:	f04f 0805 	mov.w	r8, #5
 8011c0c:	fbb2 f2f8 	udiv	r2, r2, r8
 8011c10:	ebac 0c02 	sub.w	ip, ip, r2
 8011c14:	f240 52f9 	movw	r2, #1529	; 0x5f9
 8011c18:	4596      	cmp	lr, r2
 8011c1a:	bf94      	ite	ls
 8011c1c:	2202      	movls	r2, #2
 8011c1e:	f06f 0209 	mvnhi.w	r2, #9
 8011c22:	4410      	add	r0, r2
 8011c24:	f44f 72c8 	mov.w	r2, #400	; 0x190
 8011c28:	fb02 1505 	mla	r5, r2, r5, r1
 8011c2c:	2801      	cmp	r0, #1
 8011c2e:	bf98      	it	ls
 8011c30:	3501      	addls	r5, #1
 8011c32:	f5b3 7f99 	cmp.w	r3, #306	; 0x132
 8011c36:	d30d      	bcc.n	8011c54 <gmtime_r+0x120>
 8011c38:	f5a3 7399 	sub.w	r3, r3, #306	; 0x132
 8011c3c:	61e3      	str	r3, [r4, #28]
 8011c3e:	f2a5 756c 	subw	r5, r5, #1900	; 0x76c
 8011c42:	2300      	movs	r3, #0
 8011c44:	e9c4 0504 	strd	r0, r5, [r4, #16]
 8011c48:	f8c4 c00c 	str.w	ip, [r4, #12]
 8011c4c:	6223      	str	r3, [r4, #32]
 8011c4e:	4620      	mov	r0, r4
 8011c50:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8011c54:	078a      	lsls	r2, r1, #30
 8011c56:	d102      	bne.n	8011c5e <gmtime_r+0x12a>
 8011c58:	fb07 1616 	mls	r6, r7, r6, r1
 8011c5c:	b95e      	cbnz	r6, 8011c76 <gmtime_r+0x142>
 8011c5e:	f44f 72c8 	mov.w	r2, #400	; 0x190
 8011c62:	fbb1 f6f2 	udiv	r6, r1, r2
 8011c66:	fb02 1216 	mls	r2, r2, r6, r1
 8011c6a:	fab2 f282 	clz	r2, r2
 8011c6e:	0952      	lsrs	r2, r2, #5
 8011c70:	333b      	adds	r3, #59	; 0x3b
 8011c72:	4413      	add	r3, r2
 8011c74:	e7e2      	b.n	8011c3c <gmtime_r+0x108>
 8011c76:	2201      	movs	r2, #1
 8011c78:	e7fa      	b.n	8011c70 <gmtime_r+0x13c>
 8011c7a:	bf00      	nop
 8011c7c:	00015180 	.word	0x00015180
 8011c80:	00023ab1 	.word	0x00023ab1
 8011c84:	fffdc54f 	.word	0xfffdc54f
 8011c88:	00023ab0 	.word	0x00023ab0

08011c8c <__libc_init_array>:
 8011c8c:	b570      	push	{r4, r5, r6, lr}
 8011c8e:	4d0d      	ldr	r5, [pc, #52]	; (8011cc4 <__libc_init_array+0x38>)
 8011c90:	4c0d      	ldr	r4, [pc, #52]	; (8011cc8 <__libc_init_array+0x3c>)
 8011c92:	1b64      	subs	r4, r4, r5
 8011c94:	10a4      	asrs	r4, r4, #2
 8011c96:	2600      	movs	r6, #0
 8011c98:	42a6      	cmp	r6, r4
 8011c9a:	d109      	bne.n	8011cb0 <__libc_init_array+0x24>
 8011c9c:	4d0b      	ldr	r5, [pc, #44]	; (8011ccc <__libc_init_array+0x40>)
 8011c9e:	4c0c      	ldr	r4, [pc, #48]	; (8011cd0 <__libc_init_array+0x44>)
 8011ca0:	f001 fa6c 	bl	801317c <_init>
 8011ca4:	1b64      	subs	r4, r4, r5
 8011ca6:	10a4      	asrs	r4, r4, #2
 8011ca8:	2600      	movs	r6, #0
 8011caa:	42a6      	cmp	r6, r4
 8011cac:	d105      	bne.n	8011cba <__libc_init_array+0x2e>
 8011cae:	bd70      	pop	{r4, r5, r6, pc}
 8011cb0:	f855 3b04 	ldr.w	r3, [r5], #4
 8011cb4:	4798      	blx	r3
 8011cb6:	3601      	adds	r6, #1
 8011cb8:	e7ee      	b.n	8011c98 <__libc_init_array+0xc>
 8011cba:	f855 3b04 	ldr.w	r3, [r5], #4
 8011cbe:	4798      	blx	r3
 8011cc0:	3601      	adds	r6, #1
 8011cc2:	e7f2      	b.n	8011caa <__libc_init_array+0x1e>
 8011cc4:	08016f9c 	.word	0x08016f9c
 8011cc8:	08016f9c 	.word	0x08016f9c
 8011ccc:	08016f9c 	.word	0x08016f9c
 8011cd0:	08016fa0 	.word	0x08016fa0

08011cd4 <__retarget_lock_init_recursive>:
 8011cd4:	4770      	bx	lr

08011cd6 <__retarget_lock_acquire_recursive>:
 8011cd6:	4770      	bx	lr

08011cd8 <__retarget_lock_release_recursive>:
 8011cd8:	4770      	bx	lr
	...

08011cdc <malloc>:
 8011cdc:	4b02      	ldr	r3, [pc, #8]	; (8011ce8 <malloc+0xc>)
 8011cde:	4601      	mov	r1, r0
 8011ce0:	6818      	ldr	r0, [r3, #0]
 8011ce2:	f000 b88d 	b.w	8011e00 <_malloc_r>
 8011ce6:	bf00      	nop
 8011ce8:	200000b8 	.word	0x200000b8

08011cec <free>:
 8011cec:	4b02      	ldr	r3, [pc, #8]	; (8011cf8 <free+0xc>)
 8011cee:	4601      	mov	r1, r0
 8011cf0:	6818      	ldr	r0, [r3, #0]
 8011cf2:	f000 b819 	b.w	8011d28 <_free_r>
 8011cf6:	bf00      	nop
 8011cf8:	200000b8 	.word	0x200000b8

08011cfc <memcpy>:
 8011cfc:	440a      	add	r2, r1
 8011cfe:	4291      	cmp	r1, r2
 8011d00:	f100 33ff 	add.w	r3, r0, #4294967295	; 0xffffffff
 8011d04:	d100      	bne.n	8011d08 <memcpy+0xc>
 8011d06:	4770      	bx	lr
 8011d08:	b510      	push	{r4, lr}
 8011d0a:	f811 4b01 	ldrb.w	r4, [r1], #1
 8011d0e:	f803 4f01 	strb.w	r4, [r3, #1]!
 8011d12:	4291      	cmp	r1, r2
 8011d14:	d1f9      	bne.n	8011d0a <memcpy+0xe>
 8011d16:	bd10      	pop	{r4, pc}

08011d18 <memset>:
 8011d18:	4402      	add	r2, r0
 8011d1a:	4603      	mov	r3, r0
 8011d1c:	4293      	cmp	r3, r2
 8011d1e:	d100      	bne.n	8011d22 <memset+0xa>
 8011d20:	4770      	bx	lr
 8011d22:	f803 1b01 	strb.w	r1, [r3], #1
 8011d26:	e7f9      	b.n	8011d1c <memset+0x4>

08011d28 <_free_r>:
 8011d28:	b537      	push	{r0, r1, r2, r4, r5, lr}
 8011d2a:	2900      	cmp	r1, #0
 8011d2c:	d044      	beq.n	8011db8 <_free_r+0x90>
 8011d2e:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8011d32:	9001      	str	r0, [sp, #4]
 8011d34:	2b00      	cmp	r3, #0
 8011d36:	f1a1 0404 	sub.w	r4, r1, #4
 8011d3a:	bfb8      	it	lt
 8011d3c:	18e4      	addlt	r4, r4, r3
 8011d3e:	f001 f807 	bl	8012d50 <__malloc_lock>
 8011d42:	4a1e      	ldr	r2, [pc, #120]	; (8011dbc <_free_r+0x94>)
 8011d44:	9801      	ldr	r0, [sp, #4]
 8011d46:	6813      	ldr	r3, [r2, #0]
 8011d48:	b933      	cbnz	r3, 8011d58 <_free_r+0x30>
 8011d4a:	6063      	str	r3, [r4, #4]
 8011d4c:	6014      	str	r4, [r2, #0]
 8011d4e:	b003      	add	sp, #12
 8011d50:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 8011d54:	f001 b802 	b.w	8012d5c <__malloc_unlock>
 8011d58:	42a3      	cmp	r3, r4
 8011d5a:	d908      	bls.n	8011d6e <_free_r+0x46>
 8011d5c:	6825      	ldr	r5, [r4, #0]
 8011d5e:	1961      	adds	r1, r4, r5
 8011d60:	428b      	cmp	r3, r1
 8011d62:	bf01      	itttt	eq
 8011d64:	6819      	ldreq	r1, [r3, #0]
 8011d66:	685b      	ldreq	r3, [r3, #4]
 8011d68:	1949      	addeq	r1, r1, r5
 8011d6a:	6021      	streq	r1, [r4, #0]
 8011d6c:	e7ed      	b.n	8011d4a <_free_r+0x22>
 8011d6e:	461a      	mov	r2, r3
 8011d70:	685b      	ldr	r3, [r3, #4]
 8011d72:	b10b      	cbz	r3, 8011d78 <_free_r+0x50>
 8011d74:	42a3      	cmp	r3, r4
 8011d76:	d9fa      	bls.n	8011d6e <_free_r+0x46>
 8011d78:	6811      	ldr	r1, [r2, #0]
 8011d7a:	1855      	adds	r5, r2, r1
 8011d7c:	42a5      	cmp	r5, r4
 8011d7e:	d10b      	bne.n	8011d98 <_free_r+0x70>
 8011d80:	6824      	ldr	r4, [r4, #0]
 8011d82:	4421      	add	r1, r4
 8011d84:	1854      	adds	r4, r2, r1
 8011d86:	42a3      	cmp	r3, r4
 8011d88:	6011      	str	r1, [r2, #0]
 8011d8a:	d1e0      	bne.n	8011d4e <_free_r+0x26>
 8011d8c:	681c      	ldr	r4, [r3, #0]
 8011d8e:	685b      	ldr	r3, [r3, #4]
 8011d90:	6053      	str	r3, [r2, #4]
 8011d92:	4421      	add	r1, r4
 8011d94:	6011      	str	r1, [r2, #0]
 8011d96:	e7da      	b.n	8011d4e <_free_r+0x26>
 8011d98:	d902      	bls.n	8011da0 <_free_r+0x78>
 8011d9a:	230c      	movs	r3, #12
 8011d9c:	6003      	str	r3, [r0, #0]
 8011d9e:	e7d6      	b.n	8011d4e <_free_r+0x26>
 8011da0:	6825      	ldr	r5, [r4, #0]
 8011da2:	1961      	adds	r1, r4, r5
 8011da4:	428b      	cmp	r3, r1
 8011da6:	bf04      	itt	eq
 8011da8:	6819      	ldreq	r1, [r3, #0]
 8011daa:	685b      	ldreq	r3, [r3, #4]
 8011dac:	6063      	str	r3, [r4, #4]
 8011dae:	bf04      	itt	eq
 8011db0:	1949      	addeq	r1, r1, r5
 8011db2:	6021      	streq	r1, [r4, #0]
 8011db4:	6054      	str	r4, [r2, #4]
 8011db6:	e7ca      	b.n	8011d4e <_free_r+0x26>
 8011db8:	b003      	add	sp, #12
 8011dba:	bd30      	pop	{r4, r5, pc}
 8011dbc:	200083f8 	.word	0x200083f8

08011dc0 <sbrk_aligned>:
 8011dc0:	b570      	push	{r4, r5, r6, lr}
 8011dc2:	4e0e      	ldr	r6, [pc, #56]	; (8011dfc <sbrk_aligned+0x3c>)
 8011dc4:	460c      	mov	r4, r1
 8011dc6:	6831      	ldr	r1, [r6, #0]
 8011dc8:	4605      	mov	r5, r0
 8011dca:	b911      	cbnz	r1, 8011dd2 <sbrk_aligned+0x12>
 8011dcc:	f000 fbfc 	bl	80125c8 <_sbrk_r>
 8011dd0:	6030      	str	r0, [r6, #0]
 8011dd2:	4621      	mov	r1, r4
 8011dd4:	4628      	mov	r0, r5
 8011dd6:	f000 fbf7 	bl	80125c8 <_sbrk_r>
 8011dda:	1c43      	adds	r3, r0, #1
 8011ddc:	d00a      	beq.n	8011df4 <sbrk_aligned+0x34>
 8011dde:	1cc4      	adds	r4, r0, #3
 8011de0:	f024 0403 	bic.w	r4, r4, #3
 8011de4:	42a0      	cmp	r0, r4
 8011de6:	d007      	beq.n	8011df8 <sbrk_aligned+0x38>
 8011de8:	1a21      	subs	r1, r4, r0
 8011dea:	4628      	mov	r0, r5
 8011dec:	f000 fbec 	bl	80125c8 <_sbrk_r>
 8011df0:	3001      	adds	r0, #1
 8011df2:	d101      	bne.n	8011df8 <sbrk_aligned+0x38>
 8011df4:	f04f 34ff 	mov.w	r4, #4294967295	; 0xffffffff
 8011df8:	4620      	mov	r0, r4
 8011dfa:	bd70      	pop	{r4, r5, r6, pc}
 8011dfc:	200083fc 	.word	0x200083fc

08011e00 <_malloc_r>:
 8011e00:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8011e04:	1ccd      	adds	r5, r1, #3
 8011e06:	f025 0503 	bic.w	r5, r5, #3
 8011e0a:	3508      	adds	r5, #8
 8011e0c:	2d0c      	cmp	r5, #12
 8011e0e:	bf38      	it	cc
 8011e10:	250c      	movcc	r5, #12
 8011e12:	2d00      	cmp	r5, #0
 8011e14:	4607      	mov	r7, r0
 8011e16:	db01      	blt.n	8011e1c <_malloc_r+0x1c>
 8011e18:	42a9      	cmp	r1, r5
 8011e1a:	d905      	bls.n	8011e28 <_malloc_r+0x28>
 8011e1c:	230c      	movs	r3, #12
 8011e1e:	603b      	str	r3, [r7, #0]
 8011e20:	2600      	movs	r6, #0
 8011e22:	4630      	mov	r0, r6
 8011e24:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8011e28:	4e2e      	ldr	r6, [pc, #184]	; (8011ee4 <_malloc_r+0xe4>)
 8011e2a:	f000 ff91 	bl	8012d50 <__malloc_lock>
 8011e2e:	6833      	ldr	r3, [r6, #0]
 8011e30:	461c      	mov	r4, r3
 8011e32:	bb34      	cbnz	r4, 8011e82 <_malloc_r+0x82>
 8011e34:	4629      	mov	r1, r5
 8011e36:	4638      	mov	r0, r7
 8011e38:	f7ff ffc2 	bl	8011dc0 <sbrk_aligned>
 8011e3c:	1c43      	adds	r3, r0, #1
 8011e3e:	4604      	mov	r4, r0
 8011e40:	d14d      	bne.n	8011ede <_malloc_r+0xde>
 8011e42:	6834      	ldr	r4, [r6, #0]
 8011e44:	4626      	mov	r6, r4
 8011e46:	2e00      	cmp	r6, #0
 8011e48:	d140      	bne.n	8011ecc <_malloc_r+0xcc>
 8011e4a:	6823      	ldr	r3, [r4, #0]
 8011e4c:	4631      	mov	r1, r6
 8011e4e:	4638      	mov	r0, r7
 8011e50:	eb04 0803 	add.w	r8, r4, r3
 8011e54:	f000 fbb8 	bl	80125c8 <_sbrk_r>
 8011e58:	4580      	cmp	r8, r0
 8011e5a:	d13a      	bne.n	8011ed2 <_malloc_r+0xd2>
 8011e5c:	6821      	ldr	r1, [r4, #0]
 8011e5e:	3503      	adds	r5, #3
 8011e60:	1a6d      	subs	r5, r5, r1
 8011e62:	f025 0503 	bic.w	r5, r5, #3
 8011e66:	3508      	adds	r5, #8
 8011e68:	2d0c      	cmp	r5, #12
 8011e6a:	bf38      	it	cc
 8011e6c:	250c      	movcc	r5, #12
 8011e6e:	4629      	mov	r1, r5
 8011e70:	4638      	mov	r0, r7
 8011e72:	f7ff ffa5 	bl	8011dc0 <sbrk_aligned>
 8011e76:	3001      	adds	r0, #1
 8011e78:	d02b      	beq.n	8011ed2 <_malloc_r+0xd2>
 8011e7a:	6823      	ldr	r3, [r4, #0]
 8011e7c:	442b      	add	r3, r5
 8011e7e:	6023      	str	r3, [r4, #0]
 8011e80:	e00e      	b.n	8011ea0 <_malloc_r+0xa0>
 8011e82:	6822      	ldr	r2, [r4, #0]
 8011e84:	1b52      	subs	r2, r2, r5
 8011e86:	d41e      	bmi.n	8011ec6 <_malloc_r+0xc6>
 8011e88:	2a0b      	cmp	r2, #11
 8011e8a:	d916      	bls.n	8011eba <_malloc_r+0xba>
 8011e8c:	1961      	adds	r1, r4, r5
 8011e8e:	42a3      	cmp	r3, r4
 8011e90:	6025      	str	r5, [r4, #0]
 8011e92:	bf18      	it	ne
 8011e94:	6059      	strne	r1, [r3, #4]
 8011e96:	6863      	ldr	r3, [r4, #4]
 8011e98:	bf08      	it	eq
 8011e9a:	6031      	streq	r1, [r6, #0]
 8011e9c:	5162      	str	r2, [r4, r5]
 8011e9e:	604b      	str	r3, [r1, #4]
 8011ea0:	4638      	mov	r0, r7
 8011ea2:	f104 060b 	add.w	r6, r4, #11
 8011ea6:	f000 ff59 	bl	8012d5c <__malloc_unlock>
 8011eaa:	f026 0607 	bic.w	r6, r6, #7
 8011eae:	1d23      	adds	r3, r4, #4
 8011eb0:	1af2      	subs	r2, r6, r3
 8011eb2:	d0b6      	beq.n	8011e22 <_malloc_r+0x22>
 8011eb4:	1b9b      	subs	r3, r3, r6
 8011eb6:	50a3      	str	r3, [r4, r2]
 8011eb8:	e7b3      	b.n	8011e22 <_malloc_r+0x22>
 8011eba:	6862      	ldr	r2, [r4, #4]
 8011ebc:	42a3      	cmp	r3, r4
 8011ebe:	bf0c      	ite	eq
 8011ec0:	6032      	streq	r2, [r6, #0]
 8011ec2:	605a      	strne	r2, [r3, #4]
 8011ec4:	e7ec      	b.n	8011ea0 <_malloc_r+0xa0>
 8011ec6:	4623      	mov	r3, r4
 8011ec8:	6864      	ldr	r4, [r4, #4]
 8011eca:	e7b2      	b.n	8011e32 <_malloc_r+0x32>
 8011ecc:	4634      	mov	r4, r6
 8011ece:	6876      	ldr	r6, [r6, #4]
 8011ed0:	e7b9      	b.n	8011e46 <_malloc_r+0x46>
 8011ed2:	230c      	movs	r3, #12
 8011ed4:	603b      	str	r3, [r7, #0]
 8011ed6:	4638      	mov	r0, r7
 8011ed8:	f000 ff40 	bl	8012d5c <__malloc_unlock>
 8011edc:	e7a1      	b.n	8011e22 <_malloc_r+0x22>
 8011ede:	6025      	str	r5, [r4, #0]
 8011ee0:	e7de      	b.n	8011ea0 <_malloc_r+0xa0>
 8011ee2:	bf00      	nop
 8011ee4:	200083f8 	.word	0x200083f8

08011ee8 <__sfputc_r>:
 8011ee8:	6893      	ldr	r3, [r2, #8]
 8011eea:	3b01      	subs	r3, #1
 8011eec:	2b00      	cmp	r3, #0
 8011eee:	b410      	push	{r4}
 8011ef0:	6093      	str	r3, [r2, #8]
 8011ef2:	da08      	bge.n	8011f06 <__sfputc_r+0x1e>
 8011ef4:	6994      	ldr	r4, [r2, #24]
 8011ef6:	42a3      	cmp	r3, r4
 8011ef8:	db01      	blt.n	8011efe <__sfputc_r+0x16>
 8011efa:	290a      	cmp	r1, #10
 8011efc:	d103      	bne.n	8011f06 <__sfputc_r+0x1e>
 8011efe:	f85d 4b04 	ldr.w	r4, [sp], #4
 8011f02:	f000 bce7 	b.w	80128d4 <__swbuf_r>
 8011f06:	6813      	ldr	r3, [r2, #0]
 8011f08:	1c58      	adds	r0, r3, #1
 8011f0a:	6010      	str	r0, [r2, #0]
 8011f0c:	7019      	strb	r1, [r3, #0]
 8011f0e:	4608      	mov	r0, r1
 8011f10:	f85d 4b04 	ldr.w	r4, [sp], #4
 8011f14:	4770      	bx	lr

08011f16 <__sfputs_r>:
 8011f16:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8011f18:	4606      	mov	r6, r0
 8011f1a:	460f      	mov	r7, r1
 8011f1c:	4614      	mov	r4, r2
 8011f1e:	18d5      	adds	r5, r2, r3
 8011f20:	42ac      	cmp	r4, r5
 8011f22:	d101      	bne.n	8011f28 <__sfputs_r+0x12>
 8011f24:	2000      	movs	r0, #0
 8011f26:	e007      	b.n	8011f38 <__sfputs_r+0x22>
 8011f28:	f814 1b01 	ldrb.w	r1, [r4], #1
 8011f2c:	463a      	mov	r2, r7
 8011f2e:	4630      	mov	r0, r6
 8011f30:	f7ff ffda 	bl	8011ee8 <__sfputc_r>
 8011f34:	1c43      	adds	r3, r0, #1
 8011f36:	d1f3      	bne.n	8011f20 <__sfputs_r+0xa>
 8011f38:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

08011f3c <_vfiprintf_r>:
 8011f3c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8011f40:	460d      	mov	r5, r1
 8011f42:	b09d      	sub	sp, #116	; 0x74
 8011f44:	4614      	mov	r4, r2
 8011f46:	4698      	mov	r8, r3
 8011f48:	4606      	mov	r6, r0
 8011f4a:	b118      	cbz	r0, 8011f54 <_vfiprintf_r+0x18>
 8011f4c:	6983      	ldr	r3, [r0, #24]
 8011f4e:	b90b      	cbnz	r3, 8011f54 <_vfiprintf_r+0x18>
 8011f50:	f7ff fd40 	bl	80119d4 <__sinit>
 8011f54:	4b89      	ldr	r3, [pc, #548]	; (801217c <_vfiprintf_r+0x240>)
 8011f56:	429d      	cmp	r5, r3
 8011f58:	d11b      	bne.n	8011f92 <_vfiprintf_r+0x56>
 8011f5a:	6875      	ldr	r5, [r6, #4]
 8011f5c:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 8011f5e:	07d9      	lsls	r1, r3, #31
 8011f60:	d405      	bmi.n	8011f6e <_vfiprintf_r+0x32>
 8011f62:	89ab      	ldrh	r3, [r5, #12]
 8011f64:	059a      	lsls	r2, r3, #22
 8011f66:	d402      	bmi.n	8011f6e <_vfiprintf_r+0x32>
 8011f68:	6da8      	ldr	r0, [r5, #88]	; 0x58
 8011f6a:	f7ff feb4 	bl	8011cd6 <__retarget_lock_acquire_recursive>
 8011f6e:	89ab      	ldrh	r3, [r5, #12]
 8011f70:	071b      	lsls	r3, r3, #28
 8011f72:	d501      	bpl.n	8011f78 <_vfiprintf_r+0x3c>
 8011f74:	692b      	ldr	r3, [r5, #16]
 8011f76:	b9eb      	cbnz	r3, 8011fb4 <_vfiprintf_r+0x78>
 8011f78:	4629      	mov	r1, r5
 8011f7a:	4630      	mov	r0, r6
 8011f7c:	f000 fd0e 	bl	801299c <__swsetup_r>
 8011f80:	b1c0      	cbz	r0, 8011fb4 <_vfiprintf_r+0x78>
 8011f82:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 8011f84:	07dc      	lsls	r4, r3, #31
 8011f86:	d50e      	bpl.n	8011fa6 <_vfiprintf_r+0x6a>
 8011f88:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8011f8c:	b01d      	add	sp, #116	; 0x74
 8011f8e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8011f92:	4b7b      	ldr	r3, [pc, #492]	; (8012180 <_vfiprintf_r+0x244>)
 8011f94:	429d      	cmp	r5, r3
 8011f96:	d101      	bne.n	8011f9c <_vfiprintf_r+0x60>
 8011f98:	68b5      	ldr	r5, [r6, #8]
 8011f9a:	e7df      	b.n	8011f5c <_vfiprintf_r+0x20>
 8011f9c:	4b79      	ldr	r3, [pc, #484]	; (8012184 <_vfiprintf_r+0x248>)
 8011f9e:	429d      	cmp	r5, r3
 8011fa0:	bf08      	it	eq
 8011fa2:	68f5      	ldreq	r5, [r6, #12]
 8011fa4:	e7da      	b.n	8011f5c <_vfiprintf_r+0x20>
 8011fa6:	89ab      	ldrh	r3, [r5, #12]
 8011fa8:	0598      	lsls	r0, r3, #22
 8011faa:	d4ed      	bmi.n	8011f88 <_vfiprintf_r+0x4c>
 8011fac:	6da8      	ldr	r0, [r5, #88]	; 0x58
 8011fae:	f7ff fe93 	bl	8011cd8 <__retarget_lock_release_recursive>
 8011fb2:	e7e9      	b.n	8011f88 <_vfiprintf_r+0x4c>
 8011fb4:	2300      	movs	r3, #0
 8011fb6:	9309      	str	r3, [sp, #36]	; 0x24
 8011fb8:	2320      	movs	r3, #32
 8011fba:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 8011fbe:	f8cd 800c 	str.w	r8, [sp, #12]
 8011fc2:	2330      	movs	r3, #48	; 0x30
 8011fc4:	f8df 81c0 	ldr.w	r8, [pc, #448]	; 8012188 <_vfiprintf_r+0x24c>
 8011fc8:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 8011fcc:	f04f 0901 	mov.w	r9, #1
 8011fd0:	4623      	mov	r3, r4
 8011fd2:	469a      	mov	sl, r3
 8011fd4:	f813 2b01 	ldrb.w	r2, [r3], #1
 8011fd8:	b10a      	cbz	r2, 8011fde <_vfiprintf_r+0xa2>
 8011fda:	2a25      	cmp	r2, #37	; 0x25
 8011fdc:	d1f9      	bne.n	8011fd2 <_vfiprintf_r+0x96>
 8011fde:	ebba 0b04 	subs.w	fp, sl, r4
 8011fe2:	d00b      	beq.n	8011ffc <_vfiprintf_r+0xc0>
 8011fe4:	465b      	mov	r3, fp
 8011fe6:	4622      	mov	r2, r4
 8011fe8:	4629      	mov	r1, r5
 8011fea:	4630      	mov	r0, r6
 8011fec:	f7ff ff93 	bl	8011f16 <__sfputs_r>
 8011ff0:	3001      	adds	r0, #1
 8011ff2:	f000 80aa 	beq.w	801214a <_vfiprintf_r+0x20e>
 8011ff6:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8011ff8:	445a      	add	r2, fp
 8011ffa:	9209      	str	r2, [sp, #36]	; 0x24
 8011ffc:	f89a 3000 	ldrb.w	r3, [sl]
 8012000:	2b00      	cmp	r3, #0
 8012002:	f000 80a2 	beq.w	801214a <_vfiprintf_r+0x20e>
 8012006:	2300      	movs	r3, #0
 8012008:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 801200c:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8012010:	f10a 0a01 	add.w	sl, sl, #1
 8012014:	9304      	str	r3, [sp, #16]
 8012016:	9307      	str	r3, [sp, #28]
 8012018:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 801201c:	931a      	str	r3, [sp, #104]	; 0x68
 801201e:	4654      	mov	r4, sl
 8012020:	2205      	movs	r2, #5
 8012022:	f814 1b01 	ldrb.w	r1, [r4], #1
 8012026:	4858      	ldr	r0, [pc, #352]	; (8012188 <_vfiprintf_r+0x24c>)
 8012028:	f7ee f8da 	bl	80001e0 <memchr>
 801202c:	9a04      	ldr	r2, [sp, #16]
 801202e:	b9d8      	cbnz	r0, 8012068 <_vfiprintf_r+0x12c>
 8012030:	06d1      	lsls	r1, r2, #27
 8012032:	bf44      	itt	mi
 8012034:	2320      	movmi	r3, #32
 8012036:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 801203a:	0713      	lsls	r3, r2, #28
 801203c:	bf44      	itt	mi
 801203e:	232b      	movmi	r3, #43	; 0x2b
 8012040:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8012044:	f89a 3000 	ldrb.w	r3, [sl]
 8012048:	2b2a      	cmp	r3, #42	; 0x2a
 801204a:	d015      	beq.n	8012078 <_vfiprintf_r+0x13c>
 801204c:	9a07      	ldr	r2, [sp, #28]
 801204e:	4654      	mov	r4, sl
 8012050:	2000      	movs	r0, #0
 8012052:	f04f 0c0a 	mov.w	ip, #10
 8012056:	4621      	mov	r1, r4
 8012058:	f811 3b01 	ldrb.w	r3, [r1], #1
 801205c:	3b30      	subs	r3, #48	; 0x30
 801205e:	2b09      	cmp	r3, #9
 8012060:	d94e      	bls.n	8012100 <_vfiprintf_r+0x1c4>
 8012062:	b1b0      	cbz	r0, 8012092 <_vfiprintf_r+0x156>
 8012064:	9207      	str	r2, [sp, #28]
 8012066:	e014      	b.n	8012092 <_vfiprintf_r+0x156>
 8012068:	eba0 0308 	sub.w	r3, r0, r8
 801206c:	fa09 f303 	lsl.w	r3, r9, r3
 8012070:	4313      	orrs	r3, r2
 8012072:	9304      	str	r3, [sp, #16]
 8012074:	46a2      	mov	sl, r4
 8012076:	e7d2      	b.n	801201e <_vfiprintf_r+0xe2>
 8012078:	9b03      	ldr	r3, [sp, #12]
 801207a:	1d19      	adds	r1, r3, #4
 801207c:	681b      	ldr	r3, [r3, #0]
 801207e:	9103      	str	r1, [sp, #12]
 8012080:	2b00      	cmp	r3, #0
 8012082:	bfbb      	ittet	lt
 8012084:	425b      	neglt	r3, r3
 8012086:	f042 0202 	orrlt.w	r2, r2, #2
 801208a:	9307      	strge	r3, [sp, #28]
 801208c:	9307      	strlt	r3, [sp, #28]
 801208e:	bfb8      	it	lt
 8012090:	9204      	strlt	r2, [sp, #16]
 8012092:	7823      	ldrb	r3, [r4, #0]
 8012094:	2b2e      	cmp	r3, #46	; 0x2e
 8012096:	d10c      	bne.n	80120b2 <_vfiprintf_r+0x176>
 8012098:	7863      	ldrb	r3, [r4, #1]
 801209a:	2b2a      	cmp	r3, #42	; 0x2a
 801209c:	d135      	bne.n	801210a <_vfiprintf_r+0x1ce>
 801209e:	9b03      	ldr	r3, [sp, #12]
 80120a0:	1d1a      	adds	r2, r3, #4
 80120a2:	681b      	ldr	r3, [r3, #0]
 80120a4:	9203      	str	r2, [sp, #12]
 80120a6:	2b00      	cmp	r3, #0
 80120a8:	bfb8      	it	lt
 80120aa:	f04f 33ff 	movlt.w	r3, #4294967295	; 0xffffffff
 80120ae:	3402      	adds	r4, #2
 80120b0:	9305      	str	r3, [sp, #20]
 80120b2:	f8df a0e4 	ldr.w	sl, [pc, #228]	; 8012198 <_vfiprintf_r+0x25c>
 80120b6:	7821      	ldrb	r1, [r4, #0]
 80120b8:	2203      	movs	r2, #3
 80120ba:	4650      	mov	r0, sl
 80120bc:	f7ee f890 	bl	80001e0 <memchr>
 80120c0:	b140      	cbz	r0, 80120d4 <_vfiprintf_r+0x198>
 80120c2:	2340      	movs	r3, #64	; 0x40
 80120c4:	eba0 000a 	sub.w	r0, r0, sl
 80120c8:	fa03 f000 	lsl.w	r0, r3, r0
 80120cc:	9b04      	ldr	r3, [sp, #16]
 80120ce:	4303      	orrs	r3, r0
 80120d0:	3401      	adds	r4, #1
 80120d2:	9304      	str	r3, [sp, #16]
 80120d4:	f814 1b01 	ldrb.w	r1, [r4], #1
 80120d8:	482c      	ldr	r0, [pc, #176]	; (801218c <_vfiprintf_r+0x250>)
 80120da:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 80120de:	2206      	movs	r2, #6
 80120e0:	f7ee f87e 	bl	80001e0 <memchr>
 80120e4:	2800      	cmp	r0, #0
 80120e6:	d03f      	beq.n	8012168 <_vfiprintf_r+0x22c>
 80120e8:	4b29      	ldr	r3, [pc, #164]	; (8012190 <_vfiprintf_r+0x254>)
 80120ea:	bb1b      	cbnz	r3, 8012134 <_vfiprintf_r+0x1f8>
 80120ec:	9b03      	ldr	r3, [sp, #12]
 80120ee:	3307      	adds	r3, #7
 80120f0:	f023 0307 	bic.w	r3, r3, #7
 80120f4:	3308      	adds	r3, #8
 80120f6:	9303      	str	r3, [sp, #12]
 80120f8:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80120fa:	443b      	add	r3, r7
 80120fc:	9309      	str	r3, [sp, #36]	; 0x24
 80120fe:	e767      	b.n	8011fd0 <_vfiprintf_r+0x94>
 8012100:	fb0c 3202 	mla	r2, ip, r2, r3
 8012104:	460c      	mov	r4, r1
 8012106:	2001      	movs	r0, #1
 8012108:	e7a5      	b.n	8012056 <_vfiprintf_r+0x11a>
 801210a:	2300      	movs	r3, #0
 801210c:	3401      	adds	r4, #1
 801210e:	9305      	str	r3, [sp, #20]
 8012110:	4619      	mov	r1, r3
 8012112:	f04f 0c0a 	mov.w	ip, #10
 8012116:	4620      	mov	r0, r4
 8012118:	f810 2b01 	ldrb.w	r2, [r0], #1
 801211c:	3a30      	subs	r2, #48	; 0x30
 801211e:	2a09      	cmp	r2, #9
 8012120:	d903      	bls.n	801212a <_vfiprintf_r+0x1ee>
 8012122:	2b00      	cmp	r3, #0
 8012124:	d0c5      	beq.n	80120b2 <_vfiprintf_r+0x176>
 8012126:	9105      	str	r1, [sp, #20]
 8012128:	e7c3      	b.n	80120b2 <_vfiprintf_r+0x176>
 801212a:	fb0c 2101 	mla	r1, ip, r1, r2
 801212e:	4604      	mov	r4, r0
 8012130:	2301      	movs	r3, #1
 8012132:	e7f0      	b.n	8012116 <_vfiprintf_r+0x1da>
 8012134:	ab03      	add	r3, sp, #12
 8012136:	9300      	str	r3, [sp, #0]
 8012138:	462a      	mov	r2, r5
 801213a:	4b16      	ldr	r3, [pc, #88]	; (8012194 <_vfiprintf_r+0x258>)
 801213c:	a904      	add	r1, sp, #16
 801213e:	4630      	mov	r0, r6
 8012140:	f3af 8000 	nop.w
 8012144:	4607      	mov	r7, r0
 8012146:	1c78      	adds	r0, r7, #1
 8012148:	d1d6      	bne.n	80120f8 <_vfiprintf_r+0x1bc>
 801214a:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 801214c:	07d9      	lsls	r1, r3, #31
 801214e:	d405      	bmi.n	801215c <_vfiprintf_r+0x220>
 8012150:	89ab      	ldrh	r3, [r5, #12]
 8012152:	059a      	lsls	r2, r3, #22
 8012154:	d402      	bmi.n	801215c <_vfiprintf_r+0x220>
 8012156:	6da8      	ldr	r0, [r5, #88]	; 0x58
 8012158:	f7ff fdbe 	bl	8011cd8 <__retarget_lock_release_recursive>
 801215c:	89ab      	ldrh	r3, [r5, #12]
 801215e:	065b      	lsls	r3, r3, #25
 8012160:	f53f af12 	bmi.w	8011f88 <_vfiprintf_r+0x4c>
 8012164:	9809      	ldr	r0, [sp, #36]	; 0x24
 8012166:	e711      	b.n	8011f8c <_vfiprintf_r+0x50>
 8012168:	ab03      	add	r3, sp, #12
 801216a:	9300      	str	r3, [sp, #0]
 801216c:	462a      	mov	r2, r5
 801216e:	4b09      	ldr	r3, [pc, #36]	; (8012194 <_vfiprintf_r+0x258>)
 8012170:	a904      	add	r1, sp, #16
 8012172:	4630      	mov	r0, r6
 8012174:	f000 f880 	bl	8012278 <_printf_i>
 8012178:	e7e4      	b.n	8012144 <_vfiprintf_r+0x208>
 801217a:	bf00      	nop
 801217c:	08016e1c 	.word	0x08016e1c
 8012180:	08016e3c 	.word	0x08016e3c
 8012184:	08016dfc 	.word	0x08016dfc
 8012188:	08016e60 	.word	0x08016e60
 801218c:	08016e6a 	.word	0x08016e6a
 8012190:	00000000 	.word	0x00000000
 8012194:	08011f17 	.word	0x08011f17
 8012198:	08016e66 	.word	0x08016e66

0801219c <_printf_common>:
 801219c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80121a0:	4616      	mov	r6, r2
 80121a2:	4699      	mov	r9, r3
 80121a4:	688a      	ldr	r2, [r1, #8]
 80121a6:	690b      	ldr	r3, [r1, #16]
 80121a8:	f8dd 8020 	ldr.w	r8, [sp, #32]
 80121ac:	4293      	cmp	r3, r2
 80121ae:	bfb8      	it	lt
 80121b0:	4613      	movlt	r3, r2
 80121b2:	6033      	str	r3, [r6, #0]
 80121b4:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 80121b8:	4607      	mov	r7, r0
 80121ba:	460c      	mov	r4, r1
 80121bc:	b10a      	cbz	r2, 80121c2 <_printf_common+0x26>
 80121be:	3301      	adds	r3, #1
 80121c0:	6033      	str	r3, [r6, #0]
 80121c2:	6823      	ldr	r3, [r4, #0]
 80121c4:	0699      	lsls	r1, r3, #26
 80121c6:	bf42      	ittt	mi
 80121c8:	6833      	ldrmi	r3, [r6, #0]
 80121ca:	3302      	addmi	r3, #2
 80121cc:	6033      	strmi	r3, [r6, #0]
 80121ce:	6825      	ldr	r5, [r4, #0]
 80121d0:	f015 0506 	ands.w	r5, r5, #6
 80121d4:	d106      	bne.n	80121e4 <_printf_common+0x48>
 80121d6:	f104 0a19 	add.w	sl, r4, #25
 80121da:	68e3      	ldr	r3, [r4, #12]
 80121dc:	6832      	ldr	r2, [r6, #0]
 80121de:	1a9b      	subs	r3, r3, r2
 80121e0:	42ab      	cmp	r3, r5
 80121e2:	dc26      	bgt.n	8012232 <_printf_common+0x96>
 80121e4:	f894 2043 	ldrb.w	r2, [r4, #67]	; 0x43
 80121e8:	1e13      	subs	r3, r2, #0
 80121ea:	6822      	ldr	r2, [r4, #0]
 80121ec:	bf18      	it	ne
 80121ee:	2301      	movne	r3, #1
 80121f0:	0692      	lsls	r2, r2, #26
 80121f2:	d42b      	bmi.n	801224c <_printf_common+0xb0>
 80121f4:	f104 0243 	add.w	r2, r4, #67	; 0x43
 80121f8:	4649      	mov	r1, r9
 80121fa:	4638      	mov	r0, r7
 80121fc:	47c0      	blx	r8
 80121fe:	3001      	adds	r0, #1
 8012200:	d01e      	beq.n	8012240 <_printf_common+0xa4>
 8012202:	6823      	ldr	r3, [r4, #0]
 8012204:	68e5      	ldr	r5, [r4, #12]
 8012206:	6832      	ldr	r2, [r6, #0]
 8012208:	f003 0306 	and.w	r3, r3, #6
 801220c:	2b04      	cmp	r3, #4
 801220e:	bf08      	it	eq
 8012210:	1aad      	subeq	r5, r5, r2
 8012212:	68a3      	ldr	r3, [r4, #8]
 8012214:	6922      	ldr	r2, [r4, #16]
 8012216:	bf0c      	ite	eq
 8012218:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 801221c:	2500      	movne	r5, #0
 801221e:	4293      	cmp	r3, r2
 8012220:	bfc4      	itt	gt
 8012222:	1a9b      	subgt	r3, r3, r2
 8012224:	18ed      	addgt	r5, r5, r3
 8012226:	2600      	movs	r6, #0
 8012228:	341a      	adds	r4, #26
 801222a:	42b5      	cmp	r5, r6
 801222c:	d11a      	bne.n	8012264 <_printf_common+0xc8>
 801222e:	2000      	movs	r0, #0
 8012230:	e008      	b.n	8012244 <_printf_common+0xa8>
 8012232:	2301      	movs	r3, #1
 8012234:	4652      	mov	r2, sl
 8012236:	4649      	mov	r1, r9
 8012238:	4638      	mov	r0, r7
 801223a:	47c0      	blx	r8
 801223c:	3001      	adds	r0, #1
 801223e:	d103      	bne.n	8012248 <_printf_common+0xac>
 8012240:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8012244:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8012248:	3501      	adds	r5, #1
 801224a:	e7c6      	b.n	80121da <_printf_common+0x3e>
 801224c:	18e1      	adds	r1, r4, r3
 801224e:	1c5a      	adds	r2, r3, #1
 8012250:	2030      	movs	r0, #48	; 0x30
 8012252:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 8012256:	4422      	add	r2, r4
 8012258:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 801225c:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 8012260:	3302      	adds	r3, #2
 8012262:	e7c7      	b.n	80121f4 <_printf_common+0x58>
 8012264:	2301      	movs	r3, #1
 8012266:	4622      	mov	r2, r4
 8012268:	4649      	mov	r1, r9
 801226a:	4638      	mov	r0, r7
 801226c:	47c0      	blx	r8
 801226e:	3001      	adds	r0, #1
 8012270:	d0e6      	beq.n	8012240 <_printf_common+0xa4>
 8012272:	3601      	adds	r6, #1
 8012274:	e7d9      	b.n	801222a <_printf_common+0x8e>
	...

08012278 <_printf_i>:
 8012278:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 801227c:	7e0f      	ldrb	r7, [r1, #24]
 801227e:	9d0c      	ldr	r5, [sp, #48]	; 0x30
 8012280:	2f78      	cmp	r7, #120	; 0x78
 8012282:	4691      	mov	r9, r2
 8012284:	4680      	mov	r8, r0
 8012286:	460c      	mov	r4, r1
 8012288:	469a      	mov	sl, r3
 801228a:	f101 0243 	add.w	r2, r1, #67	; 0x43
 801228e:	d807      	bhi.n	80122a0 <_printf_i+0x28>
 8012290:	2f62      	cmp	r7, #98	; 0x62
 8012292:	d80a      	bhi.n	80122aa <_printf_i+0x32>
 8012294:	2f00      	cmp	r7, #0
 8012296:	f000 80d8 	beq.w	801244a <_printf_i+0x1d2>
 801229a:	2f58      	cmp	r7, #88	; 0x58
 801229c:	f000 80a3 	beq.w	80123e6 <_printf_i+0x16e>
 80122a0:	f104 0542 	add.w	r5, r4, #66	; 0x42
 80122a4:	f884 7042 	strb.w	r7, [r4, #66]	; 0x42
 80122a8:	e03a      	b.n	8012320 <_printf_i+0xa8>
 80122aa:	f1a7 0363 	sub.w	r3, r7, #99	; 0x63
 80122ae:	2b15      	cmp	r3, #21
 80122b0:	d8f6      	bhi.n	80122a0 <_printf_i+0x28>
 80122b2:	a101      	add	r1, pc, #4	; (adr r1, 80122b8 <_printf_i+0x40>)
 80122b4:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 80122b8:	08012311 	.word	0x08012311
 80122bc:	08012325 	.word	0x08012325
 80122c0:	080122a1 	.word	0x080122a1
 80122c4:	080122a1 	.word	0x080122a1
 80122c8:	080122a1 	.word	0x080122a1
 80122cc:	080122a1 	.word	0x080122a1
 80122d0:	08012325 	.word	0x08012325
 80122d4:	080122a1 	.word	0x080122a1
 80122d8:	080122a1 	.word	0x080122a1
 80122dc:	080122a1 	.word	0x080122a1
 80122e0:	080122a1 	.word	0x080122a1
 80122e4:	08012431 	.word	0x08012431
 80122e8:	08012355 	.word	0x08012355
 80122ec:	08012413 	.word	0x08012413
 80122f0:	080122a1 	.word	0x080122a1
 80122f4:	080122a1 	.word	0x080122a1
 80122f8:	08012453 	.word	0x08012453
 80122fc:	080122a1 	.word	0x080122a1
 8012300:	08012355 	.word	0x08012355
 8012304:	080122a1 	.word	0x080122a1
 8012308:	080122a1 	.word	0x080122a1
 801230c:	0801241b 	.word	0x0801241b
 8012310:	682b      	ldr	r3, [r5, #0]
 8012312:	1d1a      	adds	r2, r3, #4
 8012314:	681b      	ldr	r3, [r3, #0]
 8012316:	602a      	str	r2, [r5, #0]
 8012318:	f104 0542 	add.w	r5, r4, #66	; 0x42
 801231c:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 8012320:	2301      	movs	r3, #1
 8012322:	e0a3      	b.n	801246c <_printf_i+0x1f4>
 8012324:	6820      	ldr	r0, [r4, #0]
 8012326:	6829      	ldr	r1, [r5, #0]
 8012328:	0606      	lsls	r6, r0, #24
 801232a:	f101 0304 	add.w	r3, r1, #4
 801232e:	d50a      	bpl.n	8012346 <_printf_i+0xce>
 8012330:	680e      	ldr	r6, [r1, #0]
 8012332:	602b      	str	r3, [r5, #0]
 8012334:	2e00      	cmp	r6, #0
 8012336:	da03      	bge.n	8012340 <_printf_i+0xc8>
 8012338:	232d      	movs	r3, #45	; 0x2d
 801233a:	4276      	negs	r6, r6
 801233c:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8012340:	485e      	ldr	r0, [pc, #376]	; (80124bc <_printf_i+0x244>)
 8012342:	230a      	movs	r3, #10
 8012344:	e019      	b.n	801237a <_printf_i+0x102>
 8012346:	680e      	ldr	r6, [r1, #0]
 8012348:	602b      	str	r3, [r5, #0]
 801234a:	f010 0f40 	tst.w	r0, #64	; 0x40
 801234e:	bf18      	it	ne
 8012350:	b236      	sxthne	r6, r6
 8012352:	e7ef      	b.n	8012334 <_printf_i+0xbc>
 8012354:	682b      	ldr	r3, [r5, #0]
 8012356:	6820      	ldr	r0, [r4, #0]
 8012358:	1d19      	adds	r1, r3, #4
 801235a:	6029      	str	r1, [r5, #0]
 801235c:	0601      	lsls	r1, r0, #24
 801235e:	d501      	bpl.n	8012364 <_printf_i+0xec>
 8012360:	681e      	ldr	r6, [r3, #0]
 8012362:	e002      	b.n	801236a <_printf_i+0xf2>
 8012364:	0646      	lsls	r6, r0, #25
 8012366:	d5fb      	bpl.n	8012360 <_printf_i+0xe8>
 8012368:	881e      	ldrh	r6, [r3, #0]
 801236a:	4854      	ldr	r0, [pc, #336]	; (80124bc <_printf_i+0x244>)
 801236c:	2f6f      	cmp	r7, #111	; 0x6f
 801236e:	bf0c      	ite	eq
 8012370:	2308      	moveq	r3, #8
 8012372:	230a      	movne	r3, #10
 8012374:	2100      	movs	r1, #0
 8012376:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 801237a:	6865      	ldr	r5, [r4, #4]
 801237c:	60a5      	str	r5, [r4, #8]
 801237e:	2d00      	cmp	r5, #0
 8012380:	bfa2      	ittt	ge
 8012382:	6821      	ldrge	r1, [r4, #0]
 8012384:	f021 0104 	bicge.w	r1, r1, #4
 8012388:	6021      	strge	r1, [r4, #0]
 801238a:	b90e      	cbnz	r6, 8012390 <_printf_i+0x118>
 801238c:	2d00      	cmp	r5, #0
 801238e:	d04d      	beq.n	801242c <_printf_i+0x1b4>
 8012390:	4615      	mov	r5, r2
 8012392:	fbb6 f1f3 	udiv	r1, r6, r3
 8012396:	fb03 6711 	mls	r7, r3, r1, r6
 801239a:	5dc7      	ldrb	r7, [r0, r7]
 801239c:	f805 7d01 	strb.w	r7, [r5, #-1]!
 80123a0:	4637      	mov	r7, r6
 80123a2:	42bb      	cmp	r3, r7
 80123a4:	460e      	mov	r6, r1
 80123a6:	d9f4      	bls.n	8012392 <_printf_i+0x11a>
 80123a8:	2b08      	cmp	r3, #8
 80123aa:	d10b      	bne.n	80123c4 <_printf_i+0x14c>
 80123ac:	6823      	ldr	r3, [r4, #0]
 80123ae:	07de      	lsls	r6, r3, #31
 80123b0:	d508      	bpl.n	80123c4 <_printf_i+0x14c>
 80123b2:	6923      	ldr	r3, [r4, #16]
 80123b4:	6861      	ldr	r1, [r4, #4]
 80123b6:	4299      	cmp	r1, r3
 80123b8:	bfde      	ittt	le
 80123ba:	2330      	movle	r3, #48	; 0x30
 80123bc:	f805 3c01 	strble.w	r3, [r5, #-1]
 80123c0:	f105 35ff 	addle.w	r5, r5, #4294967295	; 0xffffffff
 80123c4:	1b52      	subs	r2, r2, r5
 80123c6:	6122      	str	r2, [r4, #16]
 80123c8:	f8cd a000 	str.w	sl, [sp]
 80123cc:	464b      	mov	r3, r9
 80123ce:	aa03      	add	r2, sp, #12
 80123d0:	4621      	mov	r1, r4
 80123d2:	4640      	mov	r0, r8
 80123d4:	f7ff fee2 	bl	801219c <_printf_common>
 80123d8:	3001      	adds	r0, #1
 80123da:	d14c      	bne.n	8012476 <_printf_i+0x1fe>
 80123dc:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 80123e0:	b004      	add	sp, #16
 80123e2:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80123e6:	4835      	ldr	r0, [pc, #212]	; (80124bc <_printf_i+0x244>)
 80123e8:	f881 7045 	strb.w	r7, [r1, #69]	; 0x45
 80123ec:	6829      	ldr	r1, [r5, #0]
 80123ee:	6823      	ldr	r3, [r4, #0]
 80123f0:	f851 6b04 	ldr.w	r6, [r1], #4
 80123f4:	6029      	str	r1, [r5, #0]
 80123f6:	061d      	lsls	r5, r3, #24
 80123f8:	d514      	bpl.n	8012424 <_printf_i+0x1ac>
 80123fa:	07df      	lsls	r7, r3, #31
 80123fc:	bf44      	itt	mi
 80123fe:	f043 0320 	orrmi.w	r3, r3, #32
 8012402:	6023      	strmi	r3, [r4, #0]
 8012404:	b91e      	cbnz	r6, 801240e <_printf_i+0x196>
 8012406:	6823      	ldr	r3, [r4, #0]
 8012408:	f023 0320 	bic.w	r3, r3, #32
 801240c:	6023      	str	r3, [r4, #0]
 801240e:	2310      	movs	r3, #16
 8012410:	e7b0      	b.n	8012374 <_printf_i+0xfc>
 8012412:	6823      	ldr	r3, [r4, #0]
 8012414:	f043 0320 	orr.w	r3, r3, #32
 8012418:	6023      	str	r3, [r4, #0]
 801241a:	2378      	movs	r3, #120	; 0x78
 801241c:	4828      	ldr	r0, [pc, #160]	; (80124c0 <_printf_i+0x248>)
 801241e:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
 8012422:	e7e3      	b.n	80123ec <_printf_i+0x174>
 8012424:	0659      	lsls	r1, r3, #25
 8012426:	bf48      	it	mi
 8012428:	b2b6      	uxthmi	r6, r6
 801242a:	e7e6      	b.n	80123fa <_printf_i+0x182>
 801242c:	4615      	mov	r5, r2
 801242e:	e7bb      	b.n	80123a8 <_printf_i+0x130>
 8012430:	682b      	ldr	r3, [r5, #0]
 8012432:	6826      	ldr	r6, [r4, #0]
 8012434:	6961      	ldr	r1, [r4, #20]
 8012436:	1d18      	adds	r0, r3, #4
 8012438:	6028      	str	r0, [r5, #0]
 801243a:	0635      	lsls	r5, r6, #24
 801243c:	681b      	ldr	r3, [r3, #0]
 801243e:	d501      	bpl.n	8012444 <_printf_i+0x1cc>
 8012440:	6019      	str	r1, [r3, #0]
 8012442:	e002      	b.n	801244a <_printf_i+0x1d2>
 8012444:	0670      	lsls	r0, r6, #25
 8012446:	d5fb      	bpl.n	8012440 <_printf_i+0x1c8>
 8012448:	8019      	strh	r1, [r3, #0]
 801244a:	2300      	movs	r3, #0
 801244c:	6123      	str	r3, [r4, #16]
 801244e:	4615      	mov	r5, r2
 8012450:	e7ba      	b.n	80123c8 <_printf_i+0x150>
 8012452:	682b      	ldr	r3, [r5, #0]
 8012454:	1d1a      	adds	r2, r3, #4
 8012456:	602a      	str	r2, [r5, #0]
 8012458:	681d      	ldr	r5, [r3, #0]
 801245a:	6862      	ldr	r2, [r4, #4]
 801245c:	2100      	movs	r1, #0
 801245e:	4628      	mov	r0, r5
 8012460:	f7ed febe 	bl	80001e0 <memchr>
 8012464:	b108      	cbz	r0, 801246a <_printf_i+0x1f2>
 8012466:	1b40      	subs	r0, r0, r5
 8012468:	6060      	str	r0, [r4, #4]
 801246a:	6863      	ldr	r3, [r4, #4]
 801246c:	6123      	str	r3, [r4, #16]
 801246e:	2300      	movs	r3, #0
 8012470:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8012474:	e7a8      	b.n	80123c8 <_printf_i+0x150>
 8012476:	6923      	ldr	r3, [r4, #16]
 8012478:	462a      	mov	r2, r5
 801247a:	4649      	mov	r1, r9
 801247c:	4640      	mov	r0, r8
 801247e:	47d0      	blx	sl
 8012480:	3001      	adds	r0, #1
 8012482:	d0ab      	beq.n	80123dc <_printf_i+0x164>
 8012484:	6823      	ldr	r3, [r4, #0]
 8012486:	079b      	lsls	r3, r3, #30
 8012488:	d413      	bmi.n	80124b2 <_printf_i+0x23a>
 801248a:	68e0      	ldr	r0, [r4, #12]
 801248c:	9b03      	ldr	r3, [sp, #12]
 801248e:	4298      	cmp	r0, r3
 8012490:	bfb8      	it	lt
 8012492:	4618      	movlt	r0, r3
 8012494:	e7a4      	b.n	80123e0 <_printf_i+0x168>
 8012496:	2301      	movs	r3, #1
 8012498:	4632      	mov	r2, r6
 801249a:	4649      	mov	r1, r9
 801249c:	4640      	mov	r0, r8
 801249e:	47d0      	blx	sl
 80124a0:	3001      	adds	r0, #1
 80124a2:	d09b      	beq.n	80123dc <_printf_i+0x164>
 80124a4:	3501      	adds	r5, #1
 80124a6:	68e3      	ldr	r3, [r4, #12]
 80124a8:	9903      	ldr	r1, [sp, #12]
 80124aa:	1a5b      	subs	r3, r3, r1
 80124ac:	42ab      	cmp	r3, r5
 80124ae:	dcf2      	bgt.n	8012496 <_printf_i+0x21e>
 80124b0:	e7eb      	b.n	801248a <_printf_i+0x212>
 80124b2:	2500      	movs	r5, #0
 80124b4:	f104 0619 	add.w	r6, r4, #25
 80124b8:	e7f5      	b.n	80124a6 <_printf_i+0x22e>
 80124ba:	bf00      	nop
 80124bc:	08016e71 	.word	0x08016e71
 80124c0:	08016e82 	.word	0x08016e82

080124c4 <iprintf>:
 80124c4:	b40f      	push	{r0, r1, r2, r3}
 80124c6:	4b0a      	ldr	r3, [pc, #40]	; (80124f0 <iprintf+0x2c>)
 80124c8:	b513      	push	{r0, r1, r4, lr}
 80124ca:	681c      	ldr	r4, [r3, #0]
 80124cc:	b124      	cbz	r4, 80124d8 <iprintf+0x14>
 80124ce:	69a3      	ldr	r3, [r4, #24]
 80124d0:	b913      	cbnz	r3, 80124d8 <iprintf+0x14>
 80124d2:	4620      	mov	r0, r4
 80124d4:	f7ff fa7e 	bl	80119d4 <__sinit>
 80124d8:	ab05      	add	r3, sp, #20
 80124da:	9a04      	ldr	r2, [sp, #16]
 80124dc:	68a1      	ldr	r1, [r4, #8]
 80124de:	9301      	str	r3, [sp, #4]
 80124e0:	4620      	mov	r0, r4
 80124e2:	f7ff fd2b 	bl	8011f3c <_vfiprintf_r>
 80124e6:	b002      	add	sp, #8
 80124e8:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80124ec:	b004      	add	sp, #16
 80124ee:	4770      	bx	lr
 80124f0:	200000b8 	.word	0x200000b8

080124f4 <cleanup_glue>:
 80124f4:	b538      	push	{r3, r4, r5, lr}
 80124f6:	460c      	mov	r4, r1
 80124f8:	6809      	ldr	r1, [r1, #0]
 80124fa:	4605      	mov	r5, r0
 80124fc:	b109      	cbz	r1, 8012502 <cleanup_glue+0xe>
 80124fe:	f7ff fff9 	bl	80124f4 <cleanup_glue>
 8012502:	4621      	mov	r1, r4
 8012504:	4628      	mov	r0, r5
 8012506:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 801250a:	f7ff bc0d 	b.w	8011d28 <_free_r>
	...

08012510 <_reclaim_reent>:
 8012510:	4b2c      	ldr	r3, [pc, #176]	; (80125c4 <_reclaim_reent+0xb4>)
 8012512:	681b      	ldr	r3, [r3, #0]
 8012514:	4283      	cmp	r3, r0
 8012516:	b570      	push	{r4, r5, r6, lr}
 8012518:	4604      	mov	r4, r0
 801251a:	d051      	beq.n	80125c0 <_reclaim_reent+0xb0>
 801251c:	6a43      	ldr	r3, [r0, #36]	; 0x24
 801251e:	b143      	cbz	r3, 8012532 <_reclaim_reent+0x22>
 8012520:	68db      	ldr	r3, [r3, #12]
 8012522:	2b00      	cmp	r3, #0
 8012524:	d14a      	bne.n	80125bc <_reclaim_reent+0xac>
 8012526:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8012528:	6819      	ldr	r1, [r3, #0]
 801252a:	b111      	cbz	r1, 8012532 <_reclaim_reent+0x22>
 801252c:	4620      	mov	r0, r4
 801252e:	f7ff fbfb 	bl	8011d28 <_free_r>
 8012532:	6961      	ldr	r1, [r4, #20]
 8012534:	b111      	cbz	r1, 801253c <_reclaim_reent+0x2c>
 8012536:	4620      	mov	r0, r4
 8012538:	f7ff fbf6 	bl	8011d28 <_free_r>
 801253c:	6a61      	ldr	r1, [r4, #36]	; 0x24
 801253e:	b111      	cbz	r1, 8012546 <_reclaim_reent+0x36>
 8012540:	4620      	mov	r0, r4
 8012542:	f7ff fbf1 	bl	8011d28 <_free_r>
 8012546:	6ba1      	ldr	r1, [r4, #56]	; 0x38
 8012548:	b111      	cbz	r1, 8012550 <_reclaim_reent+0x40>
 801254a:	4620      	mov	r0, r4
 801254c:	f7ff fbec 	bl	8011d28 <_free_r>
 8012550:	6be1      	ldr	r1, [r4, #60]	; 0x3c
 8012552:	b111      	cbz	r1, 801255a <_reclaim_reent+0x4a>
 8012554:	4620      	mov	r0, r4
 8012556:	f7ff fbe7 	bl	8011d28 <_free_r>
 801255a:	6c21      	ldr	r1, [r4, #64]	; 0x40
 801255c:	b111      	cbz	r1, 8012564 <_reclaim_reent+0x54>
 801255e:	4620      	mov	r0, r4
 8012560:	f7ff fbe2 	bl	8011d28 <_free_r>
 8012564:	6de1      	ldr	r1, [r4, #92]	; 0x5c
 8012566:	b111      	cbz	r1, 801256e <_reclaim_reent+0x5e>
 8012568:	4620      	mov	r0, r4
 801256a:	f7ff fbdd 	bl	8011d28 <_free_r>
 801256e:	6da1      	ldr	r1, [r4, #88]	; 0x58
 8012570:	b111      	cbz	r1, 8012578 <_reclaim_reent+0x68>
 8012572:	4620      	mov	r0, r4
 8012574:	f7ff fbd8 	bl	8011d28 <_free_r>
 8012578:	6b61      	ldr	r1, [r4, #52]	; 0x34
 801257a:	b111      	cbz	r1, 8012582 <_reclaim_reent+0x72>
 801257c:	4620      	mov	r0, r4
 801257e:	f7ff fbd3 	bl	8011d28 <_free_r>
 8012582:	69a3      	ldr	r3, [r4, #24]
 8012584:	b1e3      	cbz	r3, 80125c0 <_reclaim_reent+0xb0>
 8012586:	6aa3      	ldr	r3, [r4, #40]	; 0x28
 8012588:	4620      	mov	r0, r4
 801258a:	4798      	blx	r3
 801258c:	6ca1      	ldr	r1, [r4, #72]	; 0x48
 801258e:	b1b9      	cbz	r1, 80125c0 <_reclaim_reent+0xb0>
 8012590:	4620      	mov	r0, r4
 8012592:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
 8012596:	f7ff bfad 	b.w	80124f4 <cleanup_glue>
 801259a:	5949      	ldr	r1, [r1, r5]
 801259c:	b941      	cbnz	r1, 80125b0 <_reclaim_reent+0xa0>
 801259e:	3504      	adds	r5, #4
 80125a0:	6a63      	ldr	r3, [r4, #36]	; 0x24
 80125a2:	2d80      	cmp	r5, #128	; 0x80
 80125a4:	68d9      	ldr	r1, [r3, #12]
 80125a6:	d1f8      	bne.n	801259a <_reclaim_reent+0x8a>
 80125a8:	4620      	mov	r0, r4
 80125aa:	f7ff fbbd 	bl	8011d28 <_free_r>
 80125ae:	e7ba      	b.n	8012526 <_reclaim_reent+0x16>
 80125b0:	680e      	ldr	r6, [r1, #0]
 80125b2:	4620      	mov	r0, r4
 80125b4:	f7ff fbb8 	bl	8011d28 <_free_r>
 80125b8:	4631      	mov	r1, r6
 80125ba:	e7ef      	b.n	801259c <_reclaim_reent+0x8c>
 80125bc:	2500      	movs	r5, #0
 80125be:	e7ef      	b.n	80125a0 <_reclaim_reent+0x90>
 80125c0:	bd70      	pop	{r4, r5, r6, pc}
 80125c2:	bf00      	nop
 80125c4:	200000b8 	.word	0x200000b8

080125c8 <_sbrk_r>:
 80125c8:	b538      	push	{r3, r4, r5, lr}
 80125ca:	4d06      	ldr	r5, [pc, #24]	; (80125e4 <_sbrk_r+0x1c>)
 80125cc:	2300      	movs	r3, #0
 80125ce:	4604      	mov	r4, r0
 80125d0:	4608      	mov	r0, r1
 80125d2:	602b      	str	r3, [r5, #0]
 80125d4:	f7f2 fb6c 	bl	8004cb0 <_sbrk>
 80125d8:	1c43      	adds	r3, r0, #1
 80125da:	d102      	bne.n	80125e2 <_sbrk_r+0x1a>
 80125dc:	682b      	ldr	r3, [r5, #0]
 80125de:	b103      	cbz	r3, 80125e2 <_sbrk_r+0x1a>
 80125e0:	6023      	str	r3, [r4, #0]
 80125e2:	bd38      	pop	{r3, r4, r5, pc}
 80125e4:	20008400 	.word	0x20008400

080125e8 <siprintf>:
 80125e8:	b40e      	push	{r1, r2, r3}
 80125ea:	b500      	push	{lr}
 80125ec:	b09c      	sub	sp, #112	; 0x70
 80125ee:	ab1d      	add	r3, sp, #116	; 0x74
 80125f0:	9002      	str	r0, [sp, #8]
 80125f2:	9006      	str	r0, [sp, #24]
 80125f4:	f06f 4100 	mvn.w	r1, #2147483648	; 0x80000000
 80125f8:	4809      	ldr	r0, [pc, #36]	; (8012620 <siprintf+0x38>)
 80125fa:	9107      	str	r1, [sp, #28]
 80125fc:	9104      	str	r1, [sp, #16]
 80125fe:	4909      	ldr	r1, [pc, #36]	; (8012624 <siprintf+0x3c>)
 8012600:	f853 2b04 	ldr.w	r2, [r3], #4
 8012604:	9105      	str	r1, [sp, #20]
 8012606:	6800      	ldr	r0, [r0, #0]
 8012608:	9301      	str	r3, [sp, #4]
 801260a:	a902      	add	r1, sp, #8
 801260c:	f000 fc36 	bl	8012e7c <_svfiprintf_r>
 8012610:	9b02      	ldr	r3, [sp, #8]
 8012612:	2200      	movs	r2, #0
 8012614:	701a      	strb	r2, [r3, #0]
 8012616:	b01c      	add	sp, #112	; 0x70
 8012618:	f85d eb04 	ldr.w	lr, [sp], #4
 801261c:	b003      	add	sp, #12
 801261e:	4770      	bx	lr
 8012620:	200000b8 	.word	0x200000b8
 8012624:	ffff0208 	.word	0xffff0208

08012628 <__sread>:
 8012628:	b510      	push	{r4, lr}
 801262a:	460c      	mov	r4, r1
 801262c:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8012630:	f000 fd24 	bl	801307c <_read_r>
 8012634:	2800      	cmp	r0, #0
 8012636:	bfab      	itete	ge
 8012638:	6d63      	ldrge	r3, [r4, #84]	; 0x54
 801263a:	89a3      	ldrhlt	r3, [r4, #12]
 801263c:	181b      	addge	r3, r3, r0
 801263e:	f423 5380 	biclt.w	r3, r3, #4096	; 0x1000
 8012642:	bfac      	ite	ge
 8012644:	6563      	strge	r3, [r4, #84]	; 0x54
 8012646:	81a3      	strhlt	r3, [r4, #12]
 8012648:	bd10      	pop	{r4, pc}

0801264a <__swrite>:
 801264a:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 801264e:	461f      	mov	r7, r3
 8012650:	898b      	ldrh	r3, [r1, #12]
 8012652:	05db      	lsls	r3, r3, #23
 8012654:	4605      	mov	r5, r0
 8012656:	460c      	mov	r4, r1
 8012658:	4616      	mov	r6, r2
 801265a:	d505      	bpl.n	8012668 <__swrite+0x1e>
 801265c:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8012660:	2302      	movs	r3, #2
 8012662:	2200      	movs	r2, #0
 8012664:	f000 fae2 	bl	8012c2c <_lseek_r>
 8012668:	89a3      	ldrh	r3, [r4, #12]
 801266a:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 801266e:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8012672:	81a3      	strh	r3, [r4, #12]
 8012674:	4632      	mov	r2, r6
 8012676:	463b      	mov	r3, r7
 8012678:	4628      	mov	r0, r5
 801267a:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 801267e:	f000 b97b 	b.w	8012978 <_write_r>

08012682 <__sseek>:
 8012682:	b510      	push	{r4, lr}
 8012684:	460c      	mov	r4, r1
 8012686:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 801268a:	f000 facf 	bl	8012c2c <_lseek_r>
 801268e:	1c43      	adds	r3, r0, #1
 8012690:	89a3      	ldrh	r3, [r4, #12]
 8012692:	bf15      	itete	ne
 8012694:	6560      	strne	r0, [r4, #84]	; 0x54
 8012696:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
 801269a:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
 801269e:	81a3      	strheq	r3, [r4, #12]
 80126a0:	bf18      	it	ne
 80126a2:	81a3      	strhne	r3, [r4, #12]
 80126a4:	bd10      	pop	{r4, pc}

080126a6 <__sclose>:
 80126a6:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80126aa:	f000 b9ed 	b.w	8012a88 <_close_r>

080126ae <strcat>:
 80126ae:	b510      	push	{r4, lr}
 80126b0:	4602      	mov	r2, r0
 80126b2:	7814      	ldrb	r4, [r2, #0]
 80126b4:	4613      	mov	r3, r2
 80126b6:	3201      	adds	r2, #1
 80126b8:	2c00      	cmp	r4, #0
 80126ba:	d1fa      	bne.n	80126b2 <strcat+0x4>
 80126bc:	3b01      	subs	r3, #1
 80126be:	f811 2b01 	ldrb.w	r2, [r1], #1
 80126c2:	f803 2f01 	strb.w	r2, [r3, #1]!
 80126c6:	2a00      	cmp	r2, #0
 80126c8:	d1f9      	bne.n	80126be <strcat+0x10>
 80126ca:	bd10      	pop	{r4, pc}

080126cc <strchr>:
 80126cc:	b2c9      	uxtb	r1, r1
 80126ce:	4603      	mov	r3, r0
 80126d0:	f810 2b01 	ldrb.w	r2, [r0], #1
 80126d4:	b11a      	cbz	r2, 80126de <strchr+0x12>
 80126d6:	428a      	cmp	r2, r1
 80126d8:	d1f9      	bne.n	80126ce <strchr+0x2>
 80126da:	4618      	mov	r0, r3
 80126dc:	4770      	bx	lr
 80126de:	2900      	cmp	r1, #0
 80126e0:	bf18      	it	ne
 80126e2:	2300      	movne	r3, #0
 80126e4:	e7f9      	b.n	80126da <strchr+0xe>

080126e6 <strcpy>:
 80126e6:	4603      	mov	r3, r0
 80126e8:	f811 2b01 	ldrb.w	r2, [r1], #1
 80126ec:	f803 2b01 	strb.w	r2, [r3], #1
 80126f0:	2a00      	cmp	r2, #0
 80126f2:	d1f9      	bne.n	80126e8 <strcpy+0x2>
 80126f4:	4770      	bx	lr

080126f6 <strncpy>:
 80126f6:	b510      	push	{r4, lr}
 80126f8:	3901      	subs	r1, #1
 80126fa:	4603      	mov	r3, r0
 80126fc:	b132      	cbz	r2, 801270c <strncpy+0x16>
 80126fe:	f811 4f01 	ldrb.w	r4, [r1, #1]!
 8012702:	f803 4b01 	strb.w	r4, [r3], #1
 8012706:	3a01      	subs	r2, #1
 8012708:	2c00      	cmp	r4, #0
 801270a:	d1f7      	bne.n	80126fc <strncpy+0x6>
 801270c:	441a      	add	r2, r3
 801270e:	2100      	movs	r1, #0
 8012710:	4293      	cmp	r3, r2
 8012712:	d100      	bne.n	8012716 <strncpy+0x20>
 8012714:	bd10      	pop	{r4, pc}
 8012716:	f803 1b01 	strb.w	r1, [r3], #1
 801271a:	e7f9      	b.n	8012710 <strncpy+0x1a>

0801271c <strstr>:
 801271c:	780a      	ldrb	r2, [r1, #0]
 801271e:	b570      	push	{r4, r5, r6, lr}
 8012720:	b96a      	cbnz	r2, 801273e <strstr+0x22>
 8012722:	bd70      	pop	{r4, r5, r6, pc}
 8012724:	429a      	cmp	r2, r3
 8012726:	d109      	bne.n	801273c <strstr+0x20>
 8012728:	460c      	mov	r4, r1
 801272a:	4605      	mov	r5, r0
 801272c:	f814 3f01 	ldrb.w	r3, [r4, #1]!
 8012730:	2b00      	cmp	r3, #0
 8012732:	d0f6      	beq.n	8012722 <strstr+0x6>
 8012734:	f815 6f01 	ldrb.w	r6, [r5, #1]!
 8012738:	429e      	cmp	r6, r3
 801273a:	d0f7      	beq.n	801272c <strstr+0x10>
 801273c:	3001      	adds	r0, #1
 801273e:	7803      	ldrb	r3, [r0, #0]
 8012740:	2b00      	cmp	r3, #0
 8012742:	d1ef      	bne.n	8012724 <strstr+0x8>
 8012744:	4618      	mov	r0, r3
 8012746:	e7ec      	b.n	8012722 <strstr+0x6>

08012748 <_strtol_l.constprop.0>:
 8012748:	2b01      	cmp	r3, #1
 801274a:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 801274e:	d001      	beq.n	8012754 <_strtol_l.constprop.0+0xc>
 8012750:	2b24      	cmp	r3, #36	; 0x24
 8012752:	d906      	bls.n	8012762 <_strtol_l.constprop.0+0x1a>
 8012754:	f7ff f8e0 	bl	8011918 <__errno>
 8012758:	2316      	movs	r3, #22
 801275a:	6003      	str	r3, [r0, #0]
 801275c:	2000      	movs	r0, #0
 801275e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8012762:	f8df c0e4 	ldr.w	ip, [pc, #228]	; 8012848 <_strtol_l.constprop.0+0x100>
 8012766:	460d      	mov	r5, r1
 8012768:	462e      	mov	r6, r5
 801276a:	f815 4b01 	ldrb.w	r4, [r5], #1
 801276e:	f814 700c 	ldrb.w	r7, [r4, ip]
 8012772:	f017 0708 	ands.w	r7, r7, #8
 8012776:	d1f7      	bne.n	8012768 <_strtol_l.constprop.0+0x20>
 8012778:	2c2d      	cmp	r4, #45	; 0x2d
 801277a:	d132      	bne.n	80127e2 <_strtol_l.constprop.0+0x9a>
 801277c:	782c      	ldrb	r4, [r5, #0]
 801277e:	2701      	movs	r7, #1
 8012780:	1cb5      	adds	r5, r6, #2
 8012782:	2b00      	cmp	r3, #0
 8012784:	d05b      	beq.n	801283e <_strtol_l.constprop.0+0xf6>
 8012786:	2b10      	cmp	r3, #16
 8012788:	d109      	bne.n	801279e <_strtol_l.constprop.0+0x56>
 801278a:	2c30      	cmp	r4, #48	; 0x30
 801278c:	d107      	bne.n	801279e <_strtol_l.constprop.0+0x56>
 801278e:	782c      	ldrb	r4, [r5, #0]
 8012790:	f004 04df 	and.w	r4, r4, #223	; 0xdf
 8012794:	2c58      	cmp	r4, #88	; 0x58
 8012796:	d14d      	bne.n	8012834 <_strtol_l.constprop.0+0xec>
 8012798:	786c      	ldrb	r4, [r5, #1]
 801279a:	2310      	movs	r3, #16
 801279c:	3502      	adds	r5, #2
 801279e:	f107 4800 	add.w	r8, r7, #2147483648	; 0x80000000
 80127a2:	f108 38ff 	add.w	r8, r8, #4294967295	; 0xffffffff
 80127a6:	f04f 0c00 	mov.w	ip, #0
 80127aa:	fbb8 f9f3 	udiv	r9, r8, r3
 80127ae:	4666      	mov	r6, ip
 80127b0:	fb03 8a19 	mls	sl, r3, r9, r8
 80127b4:	f1a4 0e30 	sub.w	lr, r4, #48	; 0x30
 80127b8:	f1be 0f09 	cmp.w	lr, #9
 80127bc:	d816      	bhi.n	80127ec <_strtol_l.constprop.0+0xa4>
 80127be:	4674      	mov	r4, lr
 80127c0:	42a3      	cmp	r3, r4
 80127c2:	dd24      	ble.n	801280e <_strtol_l.constprop.0+0xc6>
 80127c4:	f1bc 0f00 	cmp.w	ip, #0
 80127c8:	db1e      	blt.n	8012808 <_strtol_l.constprop.0+0xc0>
 80127ca:	45b1      	cmp	r9, r6
 80127cc:	d31c      	bcc.n	8012808 <_strtol_l.constprop.0+0xc0>
 80127ce:	d101      	bne.n	80127d4 <_strtol_l.constprop.0+0x8c>
 80127d0:	45a2      	cmp	sl, r4
 80127d2:	db19      	blt.n	8012808 <_strtol_l.constprop.0+0xc0>
 80127d4:	fb06 4603 	mla	r6, r6, r3, r4
 80127d8:	f04f 0c01 	mov.w	ip, #1
 80127dc:	f815 4b01 	ldrb.w	r4, [r5], #1
 80127e0:	e7e8      	b.n	80127b4 <_strtol_l.constprop.0+0x6c>
 80127e2:	2c2b      	cmp	r4, #43	; 0x2b
 80127e4:	bf04      	itt	eq
 80127e6:	782c      	ldrbeq	r4, [r5, #0]
 80127e8:	1cb5      	addeq	r5, r6, #2
 80127ea:	e7ca      	b.n	8012782 <_strtol_l.constprop.0+0x3a>
 80127ec:	f1a4 0e41 	sub.w	lr, r4, #65	; 0x41
 80127f0:	f1be 0f19 	cmp.w	lr, #25
 80127f4:	d801      	bhi.n	80127fa <_strtol_l.constprop.0+0xb2>
 80127f6:	3c37      	subs	r4, #55	; 0x37
 80127f8:	e7e2      	b.n	80127c0 <_strtol_l.constprop.0+0x78>
 80127fa:	f1a4 0e61 	sub.w	lr, r4, #97	; 0x61
 80127fe:	f1be 0f19 	cmp.w	lr, #25
 8012802:	d804      	bhi.n	801280e <_strtol_l.constprop.0+0xc6>
 8012804:	3c57      	subs	r4, #87	; 0x57
 8012806:	e7db      	b.n	80127c0 <_strtol_l.constprop.0+0x78>
 8012808:	f04f 3cff 	mov.w	ip, #4294967295	; 0xffffffff
 801280c:	e7e6      	b.n	80127dc <_strtol_l.constprop.0+0x94>
 801280e:	f1bc 0f00 	cmp.w	ip, #0
 8012812:	da05      	bge.n	8012820 <_strtol_l.constprop.0+0xd8>
 8012814:	2322      	movs	r3, #34	; 0x22
 8012816:	6003      	str	r3, [r0, #0]
 8012818:	4646      	mov	r6, r8
 801281a:	b942      	cbnz	r2, 801282e <_strtol_l.constprop.0+0xe6>
 801281c:	4630      	mov	r0, r6
 801281e:	e79e      	b.n	801275e <_strtol_l.constprop.0+0x16>
 8012820:	b107      	cbz	r7, 8012824 <_strtol_l.constprop.0+0xdc>
 8012822:	4276      	negs	r6, r6
 8012824:	2a00      	cmp	r2, #0
 8012826:	d0f9      	beq.n	801281c <_strtol_l.constprop.0+0xd4>
 8012828:	f1bc 0f00 	cmp.w	ip, #0
 801282c:	d000      	beq.n	8012830 <_strtol_l.constprop.0+0xe8>
 801282e:	1e69      	subs	r1, r5, #1
 8012830:	6011      	str	r1, [r2, #0]
 8012832:	e7f3      	b.n	801281c <_strtol_l.constprop.0+0xd4>
 8012834:	2430      	movs	r4, #48	; 0x30
 8012836:	2b00      	cmp	r3, #0
 8012838:	d1b1      	bne.n	801279e <_strtol_l.constprop.0+0x56>
 801283a:	2308      	movs	r3, #8
 801283c:	e7af      	b.n	801279e <_strtol_l.constprop.0+0x56>
 801283e:	2c30      	cmp	r4, #48	; 0x30
 8012840:	d0a5      	beq.n	801278e <_strtol_l.constprop.0+0x46>
 8012842:	230a      	movs	r3, #10
 8012844:	e7ab      	b.n	801279e <_strtol_l.constprop.0+0x56>
 8012846:	bf00      	nop
 8012848:	08016e94 	.word	0x08016e94

0801284c <strtol>:
 801284c:	4613      	mov	r3, r2
 801284e:	460a      	mov	r2, r1
 8012850:	4601      	mov	r1, r0
 8012852:	4802      	ldr	r0, [pc, #8]	; (801285c <strtol+0x10>)
 8012854:	6800      	ldr	r0, [r0, #0]
 8012856:	f7ff bf77 	b.w	8012748 <_strtol_l.constprop.0>
 801285a:	bf00      	nop
 801285c:	200000b8 	.word	0x200000b8

08012860 <_vsniprintf_r>:
 8012860:	b530      	push	{r4, r5, lr}
 8012862:	4614      	mov	r4, r2
 8012864:	2c00      	cmp	r4, #0
 8012866:	b09b      	sub	sp, #108	; 0x6c
 8012868:	4605      	mov	r5, r0
 801286a:	461a      	mov	r2, r3
 801286c:	da05      	bge.n	801287a <_vsniprintf_r+0x1a>
 801286e:	238b      	movs	r3, #139	; 0x8b
 8012870:	6003      	str	r3, [r0, #0]
 8012872:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8012876:	b01b      	add	sp, #108	; 0x6c
 8012878:	bd30      	pop	{r4, r5, pc}
 801287a:	f44f 7302 	mov.w	r3, #520	; 0x208
 801287e:	f8ad 300c 	strh.w	r3, [sp, #12]
 8012882:	bf14      	ite	ne
 8012884:	f104 33ff 	addne.w	r3, r4, #4294967295	; 0xffffffff
 8012888:	4623      	moveq	r3, r4
 801288a:	9302      	str	r3, [sp, #8]
 801288c:	9305      	str	r3, [sp, #20]
 801288e:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8012892:	9100      	str	r1, [sp, #0]
 8012894:	9104      	str	r1, [sp, #16]
 8012896:	f8ad 300e 	strh.w	r3, [sp, #14]
 801289a:	4669      	mov	r1, sp
 801289c:	9b1e      	ldr	r3, [sp, #120]	; 0x78
 801289e:	f000 faed 	bl	8012e7c <_svfiprintf_r>
 80128a2:	1c43      	adds	r3, r0, #1
 80128a4:	bfbc      	itt	lt
 80128a6:	238b      	movlt	r3, #139	; 0x8b
 80128a8:	602b      	strlt	r3, [r5, #0]
 80128aa:	2c00      	cmp	r4, #0
 80128ac:	d0e3      	beq.n	8012876 <_vsniprintf_r+0x16>
 80128ae:	9b00      	ldr	r3, [sp, #0]
 80128b0:	2200      	movs	r2, #0
 80128b2:	701a      	strb	r2, [r3, #0]
 80128b4:	e7df      	b.n	8012876 <_vsniprintf_r+0x16>
	...

080128b8 <vsniprintf>:
 80128b8:	b507      	push	{r0, r1, r2, lr}
 80128ba:	9300      	str	r3, [sp, #0]
 80128bc:	4613      	mov	r3, r2
 80128be:	460a      	mov	r2, r1
 80128c0:	4601      	mov	r1, r0
 80128c2:	4803      	ldr	r0, [pc, #12]	; (80128d0 <vsniprintf+0x18>)
 80128c4:	6800      	ldr	r0, [r0, #0]
 80128c6:	f7ff ffcb 	bl	8012860 <_vsniprintf_r>
 80128ca:	b003      	add	sp, #12
 80128cc:	f85d fb04 	ldr.w	pc, [sp], #4
 80128d0:	200000b8 	.word	0x200000b8

080128d4 <__swbuf_r>:
 80128d4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80128d6:	460e      	mov	r6, r1
 80128d8:	4614      	mov	r4, r2
 80128da:	4605      	mov	r5, r0
 80128dc:	b118      	cbz	r0, 80128e6 <__swbuf_r+0x12>
 80128de:	6983      	ldr	r3, [r0, #24]
 80128e0:	b90b      	cbnz	r3, 80128e6 <__swbuf_r+0x12>
 80128e2:	f7ff f877 	bl	80119d4 <__sinit>
 80128e6:	4b21      	ldr	r3, [pc, #132]	; (801296c <__swbuf_r+0x98>)
 80128e8:	429c      	cmp	r4, r3
 80128ea:	d12b      	bne.n	8012944 <__swbuf_r+0x70>
 80128ec:	686c      	ldr	r4, [r5, #4]
 80128ee:	69a3      	ldr	r3, [r4, #24]
 80128f0:	60a3      	str	r3, [r4, #8]
 80128f2:	89a3      	ldrh	r3, [r4, #12]
 80128f4:	071a      	lsls	r2, r3, #28
 80128f6:	d52f      	bpl.n	8012958 <__swbuf_r+0x84>
 80128f8:	6923      	ldr	r3, [r4, #16]
 80128fa:	b36b      	cbz	r3, 8012958 <__swbuf_r+0x84>
 80128fc:	6923      	ldr	r3, [r4, #16]
 80128fe:	6820      	ldr	r0, [r4, #0]
 8012900:	1ac0      	subs	r0, r0, r3
 8012902:	6963      	ldr	r3, [r4, #20]
 8012904:	b2f6      	uxtb	r6, r6
 8012906:	4283      	cmp	r3, r0
 8012908:	4637      	mov	r7, r6
 801290a:	dc04      	bgt.n	8012916 <__swbuf_r+0x42>
 801290c:	4621      	mov	r1, r4
 801290e:	4628      	mov	r0, r5
 8012910:	f000 f950 	bl	8012bb4 <_fflush_r>
 8012914:	bb30      	cbnz	r0, 8012964 <__swbuf_r+0x90>
 8012916:	68a3      	ldr	r3, [r4, #8]
 8012918:	3b01      	subs	r3, #1
 801291a:	60a3      	str	r3, [r4, #8]
 801291c:	6823      	ldr	r3, [r4, #0]
 801291e:	1c5a      	adds	r2, r3, #1
 8012920:	6022      	str	r2, [r4, #0]
 8012922:	701e      	strb	r6, [r3, #0]
 8012924:	6963      	ldr	r3, [r4, #20]
 8012926:	3001      	adds	r0, #1
 8012928:	4283      	cmp	r3, r0
 801292a:	d004      	beq.n	8012936 <__swbuf_r+0x62>
 801292c:	89a3      	ldrh	r3, [r4, #12]
 801292e:	07db      	lsls	r3, r3, #31
 8012930:	d506      	bpl.n	8012940 <__swbuf_r+0x6c>
 8012932:	2e0a      	cmp	r6, #10
 8012934:	d104      	bne.n	8012940 <__swbuf_r+0x6c>
 8012936:	4621      	mov	r1, r4
 8012938:	4628      	mov	r0, r5
 801293a:	f000 f93b 	bl	8012bb4 <_fflush_r>
 801293e:	b988      	cbnz	r0, 8012964 <__swbuf_r+0x90>
 8012940:	4638      	mov	r0, r7
 8012942:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8012944:	4b0a      	ldr	r3, [pc, #40]	; (8012970 <__swbuf_r+0x9c>)
 8012946:	429c      	cmp	r4, r3
 8012948:	d101      	bne.n	801294e <__swbuf_r+0x7a>
 801294a:	68ac      	ldr	r4, [r5, #8]
 801294c:	e7cf      	b.n	80128ee <__swbuf_r+0x1a>
 801294e:	4b09      	ldr	r3, [pc, #36]	; (8012974 <__swbuf_r+0xa0>)
 8012950:	429c      	cmp	r4, r3
 8012952:	bf08      	it	eq
 8012954:	68ec      	ldreq	r4, [r5, #12]
 8012956:	e7ca      	b.n	80128ee <__swbuf_r+0x1a>
 8012958:	4621      	mov	r1, r4
 801295a:	4628      	mov	r0, r5
 801295c:	f000 f81e 	bl	801299c <__swsetup_r>
 8012960:	2800      	cmp	r0, #0
 8012962:	d0cb      	beq.n	80128fc <__swbuf_r+0x28>
 8012964:	f04f 37ff 	mov.w	r7, #4294967295	; 0xffffffff
 8012968:	e7ea      	b.n	8012940 <__swbuf_r+0x6c>
 801296a:	bf00      	nop
 801296c:	08016e1c 	.word	0x08016e1c
 8012970:	08016e3c 	.word	0x08016e3c
 8012974:	08016dfc 	.word	0x08016dfc

08012978 <_write_r>:
 8012978:	b538      	push	{r3, r4, r5, lr}
 801297a:	4d07      	ldr	r5, [pc, #28]	; (8012998 <_write_r+0x20>)
 801297c:	4604      	mov	r4, r0
 801297e:	4608      	mov	r0, r1
 8012980:	4611      	mov	r1, r2
 8012982:	2200      	movs	r2, #0
 8012984:	602a      	str	r2, [r5, #0]
 8012986:	461a      	mov	r2, r3
 8012988:	f7ef fb96 	bl	80020b8 <_write>
 801298c:	1c43      	adds	r3, r0, #1
 801298e:	d102      	bne.n	8012996 <_write_r+0x1e>
 8012990:	682b      	ldr	r3, [r5, #0]
 8012992:	b103      	cbz	r3, 8012996 <_write_r+0x1e>
 8012994:	6023      	str	r3, [r4, #0]
 8012996:	bd38      	pop	{r3, r4, r5, pc}
 8012998:	20008400 	.word	0x20008400

0801299c <__swsetup_r>:
 801299c:	4b32      	ldr	r3, [pc, #200]	; (8012a68 <__swsetup_r+0xcc>)
 801299e:	b570      	push	{r4, r5, r6, lr}
 80129a0:	681d      	ldr	r5, [r3, #0]
 80129a2:	4606      	mov	r6, r0
 80129a4:	460c      	mov	r4, r1
 80129a6:	b125      	cbz	r5, 80129b2 <__swsetup_r+0x16>
 80129a8:	69ab      	ldr	r3, [r5, #24]
 80129aa:	b913      	cbnz	r3, 80129b2 <__swsetup_r+0x16>
 80129ac:	4628      	mov	r0, r5
 80129ae:	f7ff f811 	bl	80119d4 <__sinit>
 80129b2:	4b2e      	ldr	r3, [pc, #184]	; (8012a6c <__swsetup_r+0xd0>)
 80129b4:	429c      	cmp	r4, r3
 80129b6:	d10f      	bne.n	80129d8 <__swsetup_r+0x3c>
 80129b8:	686c      	ldr	r4, [r5, #4]
 80129ba:	89a3      	ldrh	r3, [r4, #12]
 80129bc:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 80129c0:	0719      	lsls	r1, r3, #28
 80129c2:	d42c      	bmi.n	8012a1e <__swsetup_r+0x82>
 80129c4:	06dd      	lsls	r5, r3, #27
 80129c6:	d411      	bmi.n	80129ec <__swsetup_r+0x50>
 80129c8:	2309      	movs	r3, #9
 80129ca:	6033      	str	r3, [r6, #0]
 80129cc:	f042 0340 	orr.w	r3, r2, #64	; 0x40
 80129d0:	81a3      	strh	r3, [r4, #12]
 80129d2:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 80129d6:	e03e      	b.n	8012a56 <__swsetup_r+0xba>
 80129d8:	4b25      	ldr	r3, [pc, #148]	; (8012a70 <__swsetup_r+0xd4>)
 80129da:	429c      	cmp	r4, r3
 80129dc:	d101      	bne.n	80129e2 <__swsetup_r+0x46>
 80129de:	68ac      	ldr	r4, [r5, #8]
 80129e0:	e7eb      	b.n	80129ba <__swsetup_r+0x1e>
 80129e2:	4b24      	ldr	r3, [pc, #144]	; (8012a74 <__swsetup_r+0xd8>)
 80129e4:	429c      	cmp	r4, r3
 80129e6:	bf08      	it	eq
 80129e8:	68ec      	ldreq	r4, [r5, #12]
 80129ea:	e7e6      	b.n	80129ba <__swsetup_r+0x1e>
 80129ec:	0758      	lsls	r0, r3, #29
 80129ee:	d512      	bpl.n	8012a16 <__swsetup_r+0x7a>
 80129f0:	6b61      	ldr	r1, [r4, #52]	; 0x34
 80129f2:	b141      	cbz	r1, 8012a06 <__swsetup_r+0x6a>
 80129f4:	f104 0344 	add.w	r3, r4, #68	; 0x44
 80129f8:	4299      	cmp	r1, r3
 80129fa:	d002      	beq.n	8012a02 <__swsetup_r+0x66>
 80129fc:	4630      	mov	r0, r6
 80129fe:	f7ff f993 	bl	8011d28 <_free_r>
 8012a02:	2300      	movs	r3, #0
 8012a04:	6363      	str	r3, [r4, #52]	; 0x34
 8012a06:	89a3      	ldrh	r3, [r4, #12]
 8012a08:	f023 0324 	bic.w	r3, r3, #36	; 0x24
 8012a0c:	81a3      	strh	r3, [r4, #12]
 8012a0e:	2300      	movs	r3, #0
 8012a10:	6063      	str	r3, [r4, #4]
 8012a12:	6923      	ldr	r3, [r4, #16]
 8012a14:	6023      	str	r3, [r4, #0]
 8012a16:	89a3      	ldrh	r3, [r4, #12]
 8012a18:	f043 0308 	orr.w	r3, r3, #8
 8012a1c:	81a3      	strh	r3, [r4, #12]
 8012a1e:	6923      	ldr	r3, [r4, #16]
 8012a20:	b94b      	cbnz	r3, 8012a36 <__swsetup_r+0x9a>
 8012a22:	89a3      	ldrh	r3, [r4, #12]
 8012a24:	f403 7320 	and.w	r3, r3, #640	; 0x280
 8012a28:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8012a2c:	d003      	beq.n	8012a36 <__swsetup_r+0x9a>
 8012a2e:	4621      	mov	r1, r4
 8012a30:	4630      	mov	r0, r6
 8012a32:	f000 f933 	bl	8012c9c <__smakebuf_r>
 8012a36:	89a0      	ldrh	r0, [r4, #12]
 8012a38:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 8012a3c:	f010 0301 	ands.w	r3, r0, #1
 8012a40:	d00a      	beq.n	8012a58 <__swsetup_r+0xbc>
 8012a42:	2300      	movs	r3, #0
 8012a44:	60a3      	str	r3, [r4, #8]
 8012a46:	6963      	ldr	r3, [r4, #20]
 8012a48:	425b      	negs	r3, r3
 8012a4a:	61a3      	str	r3, [r4, #24]
 8012a4c:	6923      	ldr	r3, [r4, #16]
 8012a4e:	b943      	cbnz	r3, 8012a62 <__swsetup_r+0xc6>
 8012a50:	f010 0080 	ands.w	r0, r0, #128	; 0x80
 8012a54:	d1ba      	bne.n	80129cc <__swsetup_r+0x30>
 8012a56:	bd70      	pop	{r4, r5, r6, pc}
 8012a58:	0781      	lsls	r1, r0, #30
 8012a5a:	bf58      	it	pl
 8012a5c:	6963      	ldrpl	r3, [r4, #20]
 8012a5e:	60a3      	str	r3, [r4, #8]
 8012a60:	e7f4      	b.n	8012a4c <__swsetup_r+0xb0>
 8012a62:	2000      	movs	r0, #0
 8012a64:	e7f7      	b.n	8012a56 <__swsetup_r+0xba>
 8012a66:	bf00      	nop
 8012a68:	200000b8 	.word	0x200000b8
 8012a6c:	08016e1c 	.word	0x08016e1c
 8012a70:	08016e3c 	.word	0x08016e3c
 8012a74:	08016dfc 	.word	0x08016dfc

08012a78 <abort>:
 8012a78:	b508      	push	{r3, lr}
 8012a7a:	2006      	movs	r0, #6
 8012a7c:	f000 fb38 	bl	80130f0 <raise>
 8012a80:	2001      	movs	r0, #1
 8012a82:	f7f2 f8b9 	bl	8004bf8 <_exit>
	...

08012a88 <_close_r>:
 8012a88:	b538      	push	{r3, r4, r5, lr}
 8012a8a:	4d06      	ldr	r5, [pc, #24]	; (8012aa4 <_close_r+0x1c>)
 8012a8c:	2300      	movs	r3, #0
 8012a8e:	4604      	mov	r4, r0
 8012a90:	4608      	mov	r0, r1
 8012a92:	602b      	str	r3, [r5, #0]
 8012a94:	f7f2 f8d7 	bl	8004c46 <_close>
 8012a98:	1c43      	adds	r3, r0, #1
 8012a9a:	d102      	bne.n	8012aa2 <_close_r+0x1a>
 8012a9c:	682b      	ldr	r3, [r5, #0]
 8012a9e:	b103      	cbz	r3, 8012aa2 <_close_r+0x1a>
 8012aa0:	6023      	str	r3, [r4, #0]
 8012aa2:	bd38      	pop	{r3, r4, r5, pc}
 8012aa4:	20008400 	.word	0x20008400

08012aa8 <__sflush_r>:
 8012aa8:	898a      	ldrh	r2, [r1, #12]
 8012aaa:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8012aae:	4605      	mov	r5, r0
 8012ab0:	0710      	lsls	r0, r2, #28
 8012ab2:	460c      	mov	r4, r1
 8012ab4:	d458      	bmi.n	8012b68 <__sflush_r+0xc0>
 8012ab6:	684b      	ldr	r3, [r1, #4]
 8012ab8:	2b00      	cmp	r3, #0
 8012aba:	dc05      	bgt.n	8012ac8 <__sflush_r+0x20>
 8012abc:	6c0b      	ldr	r3, [r1, #64]	; 0x40
 8012abe:	2b00      	cmp	r3, #0
 8012ac0:	dc02      	bgt.n	8012ac8 <__sflush_r+0x20>
 8012ac2:	2000      	movs	r0, #0
 8012ac4:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8012ac8:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 8012aca:	2e00      	cmp	r6, #0
 8012acc:	d0f9      	beq.n	8012ac2 <__sflush_r+0x1a>
 8012ace:	2300      	movs	r3, #0
 8012ad0:	f412 5280 	ands.w	r2, r2, #4096	; 0x1000
 8012ad4:	682f      	ldr	r7, [r5, #0]
 8012ad6:	602b      	str	r3, [r5, #0]
 8012ad8:	d032      	beq.n	8012b40 <__sflush_r+0x98>
 8012ada:	6d60      	ldr	r0, [r4, #84]	; 0x54
 8012adc:	89a3      	ldrh	r3, [r4, #12]
 8012ade:	075a      	lsls	r2, r3, #29
 8012ae0:	d505      	bpl.n	8012aee <__sflush_r+0x46>
 8012ae2:	6863      	ldr	r3, [r4, #4]
 8012ae4:	1ac0      	subs	r0, r0, r3
 8012ae6:	6b63      	ldr	r3, [r4, #52]	; 0x34
 8012ae8:	b10b      	cbz	r3, 8012aee <__sflush_r+0x46>
 8012aea:	6c23      	ldr	r3, [r4, #64]	; 0x40
 8012aec:	1ac0      	subs	r0, r0, r3
 8012aee:	2300      	movs	r3, #0
 8012af0:	4602      	mov	r2, r0
 8012af2:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 8012af4:	6a21      	ldr	r1, [r4, #32]
 8012af6:	4628      	mov	r0, r5
 8012af8:	47b0      	blx	r6
 8012afa:	1c43      	adds	r3, r0, #1
 8012afc:	89a3      	ldrh	r3, [r4, #12]
 8012afe:	d106      	bne.n	8012b0e <__sflush_r+0x66>
 8012b00:	6829      	ldr	r1, [r5, #0]
 8012b02:	291d      	cmp	r1, #29
 8012b04:	d82c      	bhi.n	8012b60 <__sflush_r+0xb8>
 8012b06:	4a2a      	ldr	r2, [pc, #168]	; (8012bb0 <__sflush_r+0x108>)
 8012b08:	40ca      	lsrs	r2, r1
 8012b0a:	07d6      	lsls	r6, r2, #31
 8012b0c:	d528      	bpl.n	8012b60 <__sflush_r+0xb8>
 8012b0e:	2200      	movs	r2, #0
 8012b10:	6062      	str	r2, [r4, #4]
 8012b12:	04d9      	lsls	r1, r3, #19
 8012b14:	6922      	ldr	r2, [r4, #16]
 8012b16:	6022      	str	r2, [r4, #0]
 8012b18:	d504      	bpl.n	8012b24 <__sflush_r+0x7c>
 8012b1a:	1c42      	adds	r2, r0, #1
 8012b1c:	d101      	bne.n	8012b22 <__sflush_r+0x7a>
 8012b1e:	682b      	ldr	r3, [r5, #0]
 8012b20:	b903      	cbnz	r3, 8012b24 <__sflush_r+0x7c>
 8012b22:	6560      	str	r0, [r4, #84]	; 0x54
 8012b24:	6b61      	ldr	r1, [r4, #52]	; 0x34
 8012b26:	602f      	str	r7, [r5, #0]
 8012b28:	2900      	cmp	r1, #0
 8012b2a:	d0ca      	beq.n	8012ac2 <__sflush_r+0x1a>
 8012b2c:	f104 0344 	add.w	r3, r4, #68	; 0x44
 8012b30:	4299      	cmp	r1, r3
 8012b32:	d002      	beq.n	8012b3a <__sflush_r+0x92>
 8012b34:	4628      	mov	r0, r5
 8012b36:	f7ff f8f7 	bl	8011d28 <_free_r>
 8012b3a:	2000      	movs	r0, #0
 8012b3c:	6360      	str	r0, [r4, #52]	; 0x34
 8012b3e:	e7c1      	b.n	8012ac4 <__sflush_r+0x1c>
 8012b40:	6a21      	ldr	r1, [r4, #32]
 8012b42:	2301      	movs	r3, #1
 8012b44:	4628      	mov	r0, r5
 8012b46:	47b0      	blx	r6
 8012b48:	1c41      	adds	r1, r0, #1
 8012b4a:	d1c7      	bne.n	8012adc <__sflush_r+0x34>
 8012b4c:	682b      	ldr	r3, [r5, #0]
 8012b4e:	2b00      	cmp	r3, #0
 8012b50:	d0c4      	beq.n	8012adc <__sflush_r+0x34>
 8012b52:	2b1d      	cmp	r3, #29
 8012b54:	d001      	beq.n	8012b5a <__sflush_r+0xb2>
 8012b56:	2b16      	cmp	r3, #22
 8012b58:	d101      	bne.n	8012b5e <__sflush_r+0xb6>
 8012b5a:	602f      	str	r7, [r5, #0]
 8012b5c:	e7b1      	b.n	8012ac2 <__sflush_r+0x1a>
 8012b5e:	89a3      	ldrh	r3, [r4, #12]
 8012b60:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8012b64:	81a3      	strh	r3, [r4, #12]
 8012b66:	e7ad      	b.n	8012ac4 <__sflush_r+0x1c>
 8012b68:	690f      	ldr	r7, [r1, #16]
 8012b6a:	2f00      	cmp	r7, #0
 8012b6c:	d0a9      	beq.n	8012ac2 <__sflush_r+0x1a>
 8012b6e:	0793      	lsls	r3, r2, #30
 8012b70:	680e      	ldr	r6, [r1, #0]
 8012b72:	bf08      	it	eq
 8012b74:	694b      	ldreq	r3, [r1, #20]
 8012b76:	600f      	str	r7, [r1, #0]
 8012b78:	bf18      	it	ne
 8012b7a:	2300      	movne	r3, #0
 8012b7c:	eba6 0807 	sub.w	r8, r6, r7
 8012b80:	608b      	str	r3, [r1, #8]
 8012b82:	f1b8 0f00 	cmp.w	r8, #0
 8012b86:	dd9c      	ble.n	8012ac2 <__sflush_r+0x1a>
 8012b88:	6a21      	ldr	r1, [r4, #32]
 8012b8a:	6aa6      	ldr	r6, [r4, #40]	; 0x28
 8012b8c:	4643      	mov	r3, r8
 8012b8e:	463a      	mov	r2, r7
 8012b90:	4628      	mov	r0, r5
 8012b92:	47b0      	blx	r6
 8012b94:	2800      	cmp	r0, #0
 8012b96:	dc06      	bgt.n	8012ba6 <__sflush_r+0xfe>
 8012b98:	89a3      	ldrh	r3, [r4, #12]
 8012b9a:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8012b9e:	81a3      	strh	r3, [r4, #12]
 8012ba0:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8012ba4:	e78e      	b.n	8012ac4 <__sflush_r+0x1c>
 8012ba6:	4407      	add	r7, r0
 8012ba8:	eba8 0800 	sub.w	r8, r8, r0
 8012bac:	e7e9      	b.n	8012b82 <__sflush_r+0xda>
 8012bae:	bf00      	nop
 8012bb0:	20400001 	.word	0x20400001

08012bb4 <_fflush_r>:
 8012bb4:	b538      	push	{r3, r4, r5, lr}
 8012bb6:	690b      	ldr	r3, [r1, #16]
 8012bb8:	4605      	mov	r5, r0
 8012bba:	460c      	mov	r4, r1
 8012bbc:	b913      	cbnz	r3, 8012bc4 <_fflush_r+0x10>
 8012bbe:	2500      	movs	r5, #0
 8012bc0:	4628      	mov	r0, r5
 8012bc2:	bd38      	pop	{r3, r4, r5, pc}
 8012bc4:	b118      	cbz	r0, 8012bce <_fflush_r+0x1a>
 8012bc6:	6983      	ldr	r3, [r0, #24]
 8012bc8:	b90b      	cbnz	r3, 8012bce <_fflush_r+0x1a>
 8012bca:	f7fe ff03 	bl	80119d4 <__sinit>
 8012bce:	4b14      	ldr	r3, [pc, #80]	; (8012c20 <_fflush_r+0x6c>)
 8012bd0:	429c      	cmp	r4, r3
 8012bd2:	d11b      	bne.n	8012c0c <_fflush_r+0x58>
 8012bd4:	686c      	ldr	r4, [r5, #4]
 8012bd6:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8012bda:	2b00      	cmp	r3, #0
 8012bdc:	d0ef      	beq.n	8012bbe <_fflush_r+0xa>
 8012bde:	6e62      	ldr	r2, [r4, #100]	; 0x64
 8012be0:	07d0      	lsls	r0, r2, #31
 8012be2:	d404      	bmi.n	8012bee <_fflush_r+0x3a>
 8012be4:	0599      	lsls	r1, r3, #22
 8012be6:	d402      	bmi.n	8012bee <_fflush_r+0x3a>
 8012be8:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8012bea:	f7ff f874 	bl	8011cd6 <__retarget_lock_acquire_recursive>
 8012bee:	4628      	mov	r0, r5
 8012bf0:	4621      	mov	r1, r4
 8012bf2:	f7ff ff59 	bl	8012aa8 <__sflush_r>
 8012bf6:	6e63      	ldr	r3, [r4, #100]	; 0x64
 8012bf8:	07da      	lsls	r2, r3, #31
 8012bfa:	4605      	mov	r5, r0
 8012bfc:	d4e0      	bmi.n	8012bc0 <_fflush_r+0xc>
 8012bfe:	89a3      	ldrh	r3, [r4, #12]
 8012c00:	059b      	lsls	r3, r3, #22
 8012c02:	d4dd      	bmi.n	8012bc0 <_fflush_r+0xc>
 8012c04:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8012c06:	f7ff f867 	bl	8011cd8 <__retarget_lock_release_recursive>
 8012c0a:	e7d9      	b.n	8012bc0 <_fflush_r+0xc>
 8012c0c:	4b05      	ldr	r3, [pc, #20]	; (8012c24 <_fflush_r+0x70>)
 8012c0e:	429c      	cmp	r4, r3
 8012c10:	d101      	bne.n	8012c16 <_fflush_r+0x62>
 8012c12:	68ac      	ldr	r4, [r5, #8]
 8012c14:	e7df      	b.n	8012bd6 <_fflush_r+0x22>
 8012c16:	4b04      	ldr	r3, [pc, #16]	; (8012c28 <_fflush_r+0x74>)
 8012c18:	429c      	cmp	r4, r3
 8012c1a:	bf08      	it	eq
 8012c1c:	68ec      	ldreq	r4, [r5, #12]
 8012c1e:	e7da      	b.n	8012bd6 <_fflush_r+0x22>
 8012c20:	08016e1c 	.word	0x08016e1c
 8012c24:	08016e3c 	.word	0x08016e3c
 8012c28:	08016dfc 	.word	0x08016dfc

08012c2c <_lseek_r>:
 8012c2c:	b538      	push	{r3, r4, r5, lr}
 8012c2e:	4d07      	ldr	r5, [pc, #28]	; (8012c4c <_lseek_r+0x20>)
 8012c30:	4604      	mov	r4, r0
 8012c32:	4608      	mov	r0, r1
 8012c34:	4611      	mov	r1, r2
 8012c36:	2200      	movs	r2, #0
 8012c38:	602a      	str	r2, [r5, #0]
 8012c3a:	461a      	mov	r2, r3
 8012c3c:	f7f2 f82a 	bl	8004c94 <_lseek>
 8012c40:	1c43      	adds	r3, r0, #1
 8012c42:	d102      	bne.n	8012c4a <_lseek_r+0x1e>
 8012c44:	682b      	ldr	r3, [r5, #0]
 8012c46:	b103      	cbz	r3, 8012c4a <_lseek_r+0x1e>
 8012c48:	6023      	str	r3, [r4, #0]
 8012c4a:	bd38      	pop	{r3, r4, r5, pc}
 8012c4c:	20008400 	.word	0x20008400

08012c50 <__swhatbuf_r>:
 8012c50:	b570      	push	{r4, r5, r6, lr}
 8012c52:	460e      	mov	r6, r1
 8012c54:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8012c58:	2900      	cmp	r1, #0
 8012c5a:	b096      	sub	sp, #88	; 0x58
 8012c5c:	4614      	mov	r4, r2
 8012c5e:	461d      	mov	r5, r3
 8012c60:	da08      	bge.n	8012c74 <__swhatbuf_r+0x24>
 8012c62:	f9b6 300c 	ldrsh.w	r3, [r6, #12]
 8012c66:	2200      	movs	r2, #0
 8012c68:	602a      	str	r2, [r5, #0]
 8012c6a:	061a      	lsls	r2, r3, #24
 8012c6c:	d410      	bmi.n	8012c90 <__swhatbuf_r+0x40>
 8012c6e:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8012c72:	e00e      	b.n	8012c92 <__swhatbuf_r+0x42>
 8012c74:	466a      	mov	r2, sp
 8012c76:	f000 fa57 	bl	8013128 <_fstat_r>
 8012c7a:	2800      	cmp	r0, #0
 8012c7c:	dbf1      	blt.n	8012c62 <__swhatbuf_r+0x12>
 8012c7e:	9a01      	ldr	r2, [sp, #4]
 8012c80:	f402 4270 	and.w	r2, r2, #61440	; 0xf000
 8012c84:	f5a2 5300 	sub.w	r3, r2, #8192	; 0x2000
 8012c88:	425a      	negs	r2, r3
 8012c8a:	415a      	adcs	r2, r3
 8012c8c:	602a      	str	r2, [r5, #0]
 8012c8e:	e7ee      	b.n	8012c6e <__swhatbuf_r+0x1e>
 8012c90:	2340      	movs	r3, #64	; 0x40
 8012c92:	2000      	movs	r0, #0
 8012c94:	6023      	str	r3, [r4, #0]
 8012c96:	b016      	add	sp, #88	; 0x58
 8012c98:	bd70      	pop	{r4, r5, r6, pc}
	...

08012c9c <__smakebuf_r>:
 8012c9c:	898b      	ldrh	r3, [r1, #12]
 8012c9e:	b573      	push	{r0, r1, r4, r5, r6, lr}
 8012ca0:	079d      	lsls	r5, r3, #30
 8012ca2:	4606      	mov	r6, r0
 8012ca4:	460c      	mov	r4, r1
 8012ca6:	d507      	bpl.n	8012cb8 <__smakebuf_r+0x1c>
 8012ca8:	f104 0347 	add.w	r3, r4, #71	; 0x47
 8012cac:	6023      	str	r3, [r4, #0]
 8012cae:	6123      	str	r3, [r4, #16]
 8012cb0:	2301      	movs	r3, #1
 8012cb2:	6163      	str	r3, [r4, #20]
 8012cb4:	b002      	add	sp, #8
 8012cb6:	bd70      	pop	{r4, r5, r6, pc}
 8012cb8:	ab01      	add	r3, sp, #4
 8012cba:	466a      	mov	r2, sp
 8012cbc:	f7ff ffc8 	bl	8012c50 <__swhatbuf_r>
 8012cc0:	9900      	ldr	r1, [sp, #0]
 8012cc2:	4605      	mov	r5, r0
 8012cc4:	4630      	mov	r0, r6
 8012cc6:	f7ff f89b 	bl	8011e00 <_malloc_r>
 8012cca:	b948      	cbnz	r0, 8012ce0 <__smakebuf_r+0x44>
 8012ccc:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8012cd0:	059a      	lsls	r2, r3, #22
 8012cd2:	d4ef      	bmi.n	8012cb4 <__smakebuf_r+0x18>
 8012cd4:	f023 0303 	bic.w	r3, r3, #3
 8012cd8:	f043 0302 	orr.w	r3, r3, #2
 8012cdc:	81a3      	strh	r3, [r4, #12]
 8012cde:	e7e3      	b.n	8012ca8 <__smakebuf_r+0xc>
 8012ce0:	4b0d      	ldr	r3, [pc, #52]	; (8012d18 <__smakebuf_r+0x7c>)
 8012ce2:	62b3      	str	r3, [r6, #40]	; 0x28
 8012ce4:	89a3      	ldrh	r3, [r4, #12]
 8012ce6:	6020      	str	r0, [r4, #0]
 8012ce8:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8012cec:	81a3      	strh	r3, [r4, #12]
 8012cee:	9b00      	ldr	r3, [sp, #0]
 8012cf0:	6163      	str	r3, [r4, #20]
 8012cf2:	9b01      	ldr	r3, [sp, #4]
 8012cf4:	6120      	str	r0, [r4, #16]
 8012cf6:	b15b      	cbz	r3, 8012d10 <__smakebuf_r+0x74>
 8012cf8:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8012cfc:	4630      	mov	r0, r6
 8012cfe:	f000 fa25 	bl	801314c <_isatty_r>
 8012d02:	b128      	cbz	r0, 8012d10 <__smakebuf_r+0x74>
 8012d04:	89a3      	ldrh	r3, [r4, #12]
 8012d06:	f023 0303 	bic.w	r3, r3, #3
 8012d0a:	f043 0301 	orr.w	r3, r3, #1
 8012d0e:	81a3      	strh	r3, [r4, #12]
 8012d10:	89a0      	ldrh	r0, [r4, #12]
 8012d12:	4305      	orrs	r5, r0
 8012d14:	81a5      	strh	r5, [r4, #12]
 8012d16:	e7cd      	b.n	8012cb4 <__smakebuf_r+0x18>
 8012d18:	0801196d 	.word	0x0801196d

08012d1c <memmove>:
 8012d1c:	4288      	cmp	r0, r1
 8012d1e:	b510      	push	{r4, lr}
 8012d20:	eb01 0402 	add.w	r4, r1, r2
 8012d24:	d902      	bls.n	8012d2c <memmove+0x10>
 8012d26:	4284      	cmp	r4, r0
 8012d28:	4623      	mov	r3, r4
 8012d2a:	d807      	bhi.n	8012d3c <memmove+0x20>
 8012d2c:	1e43      	subs	r3, r0, #1
 8012d2e:	42a1      	cmp	r1, r4
 8012d30:	d008      	beq.n	8012d44 <memmove+0x28>
 8012d32:	f811 2b01 	ldrb.w	r2, [r1], #1
 8012d36:	f803 2f01 	strb.w	r2, [r3, #1]!
 8012d3a:	e7f8      	b.n	8012d2e <memmove+0x12>
 8012d3c:	4402      	add	r2, r0
 8012d3e:	4601      	mov	r1, r0
 8012d40:	428a      	cmp	r2, r1
 8012d42:	d100      	bne.n	8012d46 <memmove+0x2a>
 8012d44:	bd10      	pop	{r4, pc}
 8012d46:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 8012d4a:	f802 4d01 	strb.w	r4, [r2, #-1]!
 8012d4e:	e7f7      	b.n	8012d40 <memmove+0x24>

08012d50 <__malloc_lock>:
 8012d50:	4801      	ldr	r0, [pc, #4]	; (8012d58 <__malloc_lock+0x8>)
 8012d52:	f7fe bfc0 	b.w	8011cd6 <__retarget_lock_acquire_recursive>
 8012d56:	bf00      	nop
 8012d58:	200083f4 	.word	0x200083f4

08012d5c <__malloc_unlock>:
 8012d5c:	4801      	ldr	r0, [pc, #4]	; (8012d64 <__malloc_unlock+0x8>)
 8012d5e:	f7fe bfbb 	b.w	8011cd8 <__retarget_lock_release_recursive>
 8012d62:	bf00      	nop
 8012d64:	200083f4 	.word	0x200083f4

08012d68 <_realloc_r>:
 8012d68:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8012d6c:	4680      	mov	r8, r0
 8012d6e:	4614      	mov	r4, r2
 8012d70:	460e      	mov	r6, r1
 8012d72:	b921      	cbnz	r1, 8012d7e <_realloc_r+0x16>
 8012d74:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8012d78:	4611      	mov	r1, r2
 8012d7a:	f7ff b841 	b.w	8011e00 <_malloc_r>
 8012d7e:	b92a      	cbnz	r2, 8012d8c <_realloc_r+0x24>
 8012d80:	f7fe ffd2 	bl	8011d28 <_free_r>
 8012d84:	4625      	mov	r5, r4
 8012d86:	4628      	mov	r0, r5
 8012d88:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8012d8c:	f000 f9ee 	bl	801316c <_malloc_usable_size_r>
 8012d90:	4284      	cmp	r4, r0
 8012d92:	4607      	mov	r7, r0
 8012d94:	d802      	bhi.n	8012d9c <_realloc_r+0x34>
 8012d96:	ebb4 0f50 	cmp.w	r4, r0, lsr #1
 8012d9a:	d812      	bhi.n	8012dc2 <_realloc_r+0x5a>
 8012d9c:	4621      	mov	r1, r4
 8012d9e:	4640      	mov	r0, r8
 8012da0:	f7ff f82e 	bl	8011e00 <_malloc_r>
 8012da4:	4605      	mov	r5, r0
 8012da6:	2800      	cmp	r0, #0
 8012da8:	d0ed      	beq.n	8012d86 <_realloc_r+0x1e>
 8012daa:	42bc      	cmp	r4, r7
 8012dac:	4622      	mov	r2, r4
 8012dae:	4631      	mov	r1, r6
 8012db0:	bf28      	it	cs
 8012db2:	463a      	movcs	r2, r7
 8012db4:	f7fe ffa2 	bl	8011cfc <memcpy>
 8012db8:	4631      	mov	r1, r6
 8012dba:	4640      	mov	r0, r8
 8012dbc:	f7fe ffb4 	bl	8011d28 <_free_r>
 8012dc0:	e7e1      	b.n	8012d86 <_realloc_r+0x1e>
 8012dc2:	4635      	mov	r5, r6
 8012dc4:	e7df      	b.n	8012d86 <_realloc_r+0x1e>

08012dc6 <__ssputs_r>:
 8012dc6:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8012dca:	688e      	ldr	r6, [r1, #8]
 8012dcc:	429e      	cmp	r6, r3
 8012dce:	4682      	mov	sl, r0
 8012dd0:	460c      	mov	r4, r1
 8012dd2:	4690      	mov	r8, r2
 8012dd4:	461f      	mov	r7, r3
 8012dd6:	d838      	bhi.n	8012e4a <__ssputs_r+0x84>
 8012dd8:	898a      	ldrh	r2, [r1, #12]
 8012dda:	f412 6f90 	tst.w	r2, #1152	; 0x480
 8012dde:	d032      	beq.n	8012e46 <__ssputs_r+0x80>
 8012de0:	6825      	ldr	r5, [r4, #0]
 8012de2:	6909      	ldr	r1, [r1, #16]
 8012de4:	eba5 0901 	sub.w	r9, r5, r1
 8012de8:	6965      	ldr	r5, [r4, #20]
 8012dea:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 8012dee:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 8012df2:	3301      	adds	r3, #1
 8012df4:	444b      	add	r3, r9
 8012df6:	106d      	asrs	r5, r5, #1
 8012df8:	429d      	cmp	r5, r3
 8012dfa:	bf38      	it	cc
 8012dfc:	461d      	movcc	r5, r3
 8012dfe:	0553      	lsls	r3, r2, #21
 8012e00:	d531      	bpl.n	8012e66 <__ssputs_r+0xa0>
 8012e02:	4629      	mov	r1, r5
 8012e04:	f7fe fffc 	bl	8011e00 <_malloc_r>
 8012e08:	4606      	mov	r6, r0
 8012e0a:	b950      	cbnz	r0, 8012e22 <__ssputs_r+0x5c>
 8012e0c:	230c      	movs	r3, #12
 8012e0e:	f8ca 3000 	str.w	r3, [sl]
 8012e12:	89a3      	ldrh	r3, [r4, #12]
 8012e14:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8012e18:	81a3      	strh	r3, [r4, #12]
 8012e1a:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8012e1e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8012e22:	6921      	ldr	r1, [r4, #16]
 8012e24:	464a      	mov	r2, r9
 8012e26:	f7fe ff69 	bl	8011cfc <memcpy>
 8012e2a:	89a3      	ldrh	r3, [r4, #12]
 8012e2c:	f423 6390 	bic.w	r3, r3, #1152	; 0x480
 8012e30:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8012e34:	81a3      	strh	r3, [r4, #12]
 8012e36:	6126      	str	r6, [r4, #16]
 8012e38:	6165      	str	r5, [r4, #20]
 8012e3a:	444e      	add	r6, r9
 8012e3c:	eba5 0509 	sub.w	r5, r5, r9
 8012e40:	6026      	str	r6, [r4, #0]
 8012e42:	60a5      	str	r5, [r4, #8]
 8012e44:	463e      	mov	r6, r7
 8012e46:	42be      	cmp	r6, r7
 8012e48:	d900      	bls.n	8012e4c <__ssputs_r+0x86>
 8012e4a:	463e      	mov	r6, r7
 8012e4c:	6820      	ldr	r0, [r4, #0]
 8012e4e:	4632      	mov	r2, r6
 8012e50:	4641      	mov	r1, r8
 8012e52:	f7ff ff63 	bl	8012d1c <memmove>
 8012e56:	68a3      	ldr	r3, [r4, #8]
 8012e58:	1b9b      	subs	r3, r3, r6
 8012e5a:	60a3      	str	r3, [r4, #8]
 8012e5c:	6823      	ldr	r3, [r4, #0]
 8012e5e:	4433      	add	r3, r6
 8012e60:	6023      	str	r3, [r4, #0]
 8012e62:	2000      	movs	r0, #0
 8012e64:	e7db      	b.n	8012e1e <__ssputs_r+0x58>
 8012e66:	462a      	mov	r2, r5
 8012e68:	f7ff ff7e 	bl	8012d68 <_realloc_r>
 8012e6c:	4606      	mov	r6, r0
 8012e6e:	2800      	cmp	r0, #0
 8012e70:	d1e1      	bne.n	8012e36 <__ssputs_r+0x70>
 8012e72:	6921      	ldr	r1, [r4, #16]
 8012e74:	4650      	mov	r0, sl
 8012e76:	f7fe ff57 	bl	8011d28 <_free_r>
 8012e7a:	e7c7      	b.n	8012e0c <__ssputs_r+0x46>

08012e7c <_svfiprintf_r>:
 8012e7c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8012e80:	4698      	mov	r8, r3
 8012e82:	898b      	ldrh	r3, [r1, #12]
 8012e84:	061b      	lsls	r3, r3, #24
 8012e86:	b09d      	sub	sp, #116	; 0x74
 8012e88:	4607      	mov	r7, r0
 8012e8a:	460d      	mov	r5, r1
 8012e8c:	4614      	mov	r4, r2
 8012e8e:	d50e      	bpl.n	8012eae <_svfiprintf_r+0x32>
 8012e90:	690b      	ldr	r3, [r1, #16]
 8012e92:	b963      	cbnz	r3, 8012eae <_svfiprintf_r+0x32>
 8012e94:	2140      	movs	r1, #64	; 0x40
 8012e96:	f7fe ffb3 	bl	8011e00 <_malloc_r>
 8012e9a:	6028      	str	r0, [r5, #0]
 8012e9c:	6128      	str	r0, [r5, #16]
 8012e9e:	b920      	cbnz	r0, 8012eaa <_svfiprintf_r+0x2e>
 8012ea0:	230c      	movs	r3, #12
 8012ea2:	603b      	str	r3, [r7, #0]
 8012ea4:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8012ea8:	e0d1      	b.n	801304e <_svfiprintf_r+0x1d2>
 8012eaa:	2340      	movs	r3, #64	; 0x40
 8012eac:	616b      	str	r3, [r5, #20]
 8012eae:	2300      	movs	r3, #0
 8012eb0:	9309      	str	r3, [sp, #36]	; 0x24
 8012eb2:	2320      	movs	r3, #32
 8012eb4:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 8012eb8:	f8cd 800c 	str.w	r8, [sp, #12]
 8012ebc:	2330      	movs	r3, #48	; 0x30
 8012ebe:	f8df 81a8 	ldr.w	r8, [pc, #424]	; 8013068 <_svfiprintf_r+0x1ec>
 8012ec2:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 8012ec6:	f04f 0901 	mov.w	r9, #1
 8012eca:	4623      	mov	r3, r4
 8012ecc:	469a      	mov	sl, r3
 8012ece:	f813 2b01 	ldrb.w	r2, [r3], #1
 8012ed2:	b10a      	cbz	r2, 8012ed8 <_svfiprintf_r+0x5c>
 8012ed4:	2a25      	cmp	r2, #37	; 0x25
 8012ed6:	d1f9      	bne.n	8012ecc <_svfiprintf_r+0x50>
 8012ed8:	ebba 0b04 	subs.w	fp, sl, r4
 8012edc:	d00b      	beq.n	8012ef6 <_svfiprintf_r+0x7a>
 8012ede:	465b      	mov	r3, fp
 8012ee0:	4622      	mov	r2, r4
 8012ee2:	4629      	mov	r1, r5
 8012ee4:	4638      	mov	r0, r7
 8012ee6:	f7ff ff6e 	bl	8012dc6 <__ssputs_r>
 8012eea:	3001      	adds	r0, #1
 8012eec:	f000 80aa 	beq.w	8013044 <_svfiprintf_r+0x1c8>
 8012ef0:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8012ef2:	445a      	add	r2, fp
 8012ef4:	9209      	str	r2, [sp, #36]	; 0x24
 8012ef6:	f89a 3000 	ldrb.w	r3, [sl]
 8012efa:	2b00      	cmp	r3, #0
 8012efc:	f000 80a2 	beq.w	8013044 <_svfiprintf_r+0x1c8>
 8012f00:	2300      	movs	r3, #0
 8012f02:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 8012f06:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8012f0a:	f10a 0a01 	add.w	sl, sl, #1
 8012f0e:	9304      	str	r3, [sp, #16]
 8012f10:	9307      	str	r3, [sp, #28]
 8012f12:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 8012f16:	931a      	str	r3, [sp, #104]	; 0x68
 8012f18:	4654      	mov	r4, sl
 8012f1a:	2205      	movs	r2, #5
 8012f1c:	f814 1b01 	ldrb.w	r1, [r4], #1
 8012f20:	4851      	ldr	r0, [pc, #324]	; (8013068 <_svfiprintf_r+0x1ec>)
 8012f22:	f7ed f95d 	bl	80001e0 <memchr>
 8012f26:	9a04      	ldr	r2, [sp, #16]
 8012f28:	b9d8      	cbnz	r0, 8012f62 <_svfiprintf_r+0xe6>
 8012f2a:	06d0      	lsls	r0, r2, #27
 8012f2c:	bf44      	itt	mi
 8012f2e:	2320      	movmi	r3, #32
 8012f30:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8012f34:	0711      	lsls	r1, r2, #28
 8012f36:	bf44      	itt	mi
 8012f38:	232b      	movmi	r3, #43	; 0x2b
 8012f3a:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8012f3e:	f89a 3000 	ldrb.w	r3, [sl]
 8012f42:	2b2a      	cmp	r3, #42	; 0x2a
 8012f44:	d015      	beq.n	8012f72 <_svfiprintf_r+0xf6>
 8012f46:	9a07      	ldr	r2, [sp, #28]
 8012f48:	4654      	mov	r4, sl
 8012f4a:	2000      	movs	r0, #0
 8012f4c:	f04f 0c0a 	mov.w	ip, #10
 8012f50:	4621      	mov	r1, r4
 8012f52:	f811 3b01 	ldrb.w	r3, [r1], #1
 8012f56:	3b30      	subs	r3, #48	; 0x30
 8012f58:	2b09      	cmp	r3, #9
 8012f5a:	d94e      	bls.n	8012ffa <_svfiprintf_r+0x17e>
 8012f5c:	b1b0      	cbz	r0, 8012f8c <_svfiprintf_r+0x110>
 8012f5e:	9207      	str	r2, [sp, #28]
 8012f60:	e014      	b.n	8012f8c <_svfiprintf_r+0x110>
 8012f62:	eba0 0308 	sub.w	r3, r0, r8
 8012f66:	fa09 f303 	lsl.w	r3, r9, r3
 8012f6a:	4313      	orrs	r3, r2
 8012f6c:	9304      	str	r3, [sp, #16]
 8012f6e:	46a2      	mov	sl, r4
 8012f70:	e7d2      	b.n	8012f18 <_svfiprintf_r+0x9c>
 8012f72:	9b03      	ldr	r3, [sp, #12]
 8012f74:	1d19      	adds	r1, r3, #4
 8012f76:	681b      	ldr	r3, [r3, #0]
 8012f78:	9103      	str	r1, [sp, #12]
 8012f7a:	2b00      	cmp	r3, #0
 8012f7c:	bfbb      	ittet	lt
 8012f7e:	425b      	neglt	r3, r3
 8012f80:	f042 0202 	orrlt.w	r2, r2, #2
 8012f84:	9307      	strge	r3, [sp, #28]
 8012f86:	9307      	strlt	r3, [sp, #28]
 8012f88:	bfb8      	it	lt
 8012f8a:	9204      	strlt	r2, [sp, #16]
 8012f8c:	7823      	ldrb	r3, [r4, #0]
 8012f8e:	2b2e      	cmp	r3, #46	; 0x2e
 8012f90:	d10c      	bne.n	8012fac <_svfiprintf_r+0x130>
 8012f92:	7863      	ldrb	r3, [r4, #1]
 8012f94:	2b2a      	cmp	r3, #42	; 0x2a
 8012f96:	d135      	bne.n	8013004 <_svfiprintf_r+0x188>
 8012f98:	9b03      	ldr	r3, [sp, #12]
 8012f9a:	1d1a      	adds	r2, r3, #4
 8012f9c:	681b      	ldr	r3, [r3, #0]
 8012f9e:	9203      	str	r2, [sp, #12]
 8012fa0:	2b00      	cmp	r3, #0
 8012fa2:	bfb8      	it	lt
 8012fa4:	f04f 33ff 	movlt.w	r3, #4294967295	; 0xffffffff
 8012fa8:	3402      	adds	r4, #2
 8012faa:	9305      	str	r3, [sp, #20]
 8012fac:	f8df a0c8 	ldr.w	sl, [pc, #200]	; 8013078 <_svfiprintf_r+0x1fc>
 8012fb0:	7821      	ldrb	r1, [r4, #0]
 8012fb2:	2203      	movs	r2, #3
 8012fb4:	4650      	mov	r0, sl
 8012fb6:	f7ed f913 	bl	80001e0 <memchr>
 8012fba:	b140      	cbz	r0, 8012fce <_svfiprintf_r+0x152>
 8012fbc:	2340      	movs	r3, #64	; 0x40
 8012fbe:	eba0 000a 	sub.w	r0, r0, sl
 8012fc2:	fa03 f000 	lsl.w	r0, r3, r0
 8012fc6:	9b04      	ldr	r3, [sp, #16]
 8012fc8:	4303      	orrs	r3, r0
 8012fca:	3401      	adds	r4, #1
 8012fcc:	9304      	str	r3, [sp, #16]
 8012fce:	f814 1b01 	ldrb.w	r1, [r4], #1
 8012fd2:	4826      	ldr	r0, [pc, #152]	; (801306c <_svfiprintf_r+0x1f0>)
 8012fd4:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 8012fd8:	2206      	movs	r2, #6
 8012fda:	f7ed f901 	bl	80001e0 <memchr>
 8012fde:	2800      	cmp	r0, #0
 8012fe0:	d038      	beq.n	8013054 <_svfiprintf_r+0x1d8>
 8012fe2:	4b23      	ldr	r3, [pc, #140]	; (8013070 <_svfiprintf_r+0x1f4>)
 8012fe4:	bb1b      	cbnz	r3, 801302e <_svfiprintf_r+0x1b2>
 8012fe6:	9b03      	ldr	r3, [sp, #12]
 8012fe8:	3307      	adds	r3, #7
 8012fea:	f023 0307 	bic.w	r3, r3, #7
 8012fee:	3308      	adds	r3, #8
 8012ff0:	9303      	str	r3, [sp, #12]
 8012ff2:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8012ff4:	4433      	add	r3, r6
 8012ff6:	9309      	str	r3, [sp, #36]	; 0x24
 8012ff8:	e767      	b.n	8012eca <_svfiprintf_r+0x4e>
 8012ffa:	fb0c 3202 	mla	r2, ip, r2, r3
 8012ffe:	460c      	mov	r4, r1
 8013000:	2001      	movs	r0, #1
 8013002:	e7a5      	b.n	8012f50 <_svfiprintf_r+0xd4>
 8013004:	2300      	movs	r3, #0
 8013006:	3401      	adds	r4, #1
 8013008:	9305      	str	r3, [sp, #20]
 801300a:	4619      	mov	r1, r3
 801300c:	f04f 0c0a 	mov.w	ip, #10
 8013010:	4620      	mov	r0, r4
 8013012:	f810 2b01 	ldrb.w	r2, [r0], #1
 8013016:	3a30      	subs	r2, #48	; 0x30
 8013018:	2a09      	cmp	r2, #9
 801301a:	d903      	bls.n	8013024 <_svfiprintf_r+0x1a8>
 801301c:	2b00      	cmp	r3, #0
 801301e:	d0c5      	beq.n	8012fac <_svfiprintf_r+0x130>
 8013020:	9105      	str	r1, [sp, #20]
 8013022:	e7c3      	b.n	8012fac <_svfiprintf_r+0x130>
 8013024:	fb0c 2101 	mla	r1, ip, r1, r2
 8013028:	4604      	mov	r4, r0
 801302a:	2301      	movs	r3, #1
 801302c:	e7f0      	b.n	8013010 <_svfiprintf_r+0x194>
 801302e:	ab03      	add	r3, sp, #12
 8013030:	9300      	str	r3, [sp, #0]
 8013032:	462a      	mov	r2, r5
 8013034:	4b0f      	ldr	r3, [pc, #60]	; (8013074 <_svfiprintf_r+0x1f8>)
 8013036:	a904      	add	r1, sp, #16
 8013038:	4638      	mov	r0, r7
 801303a:	f3af 8000 	nop.w
 801303e:	1c42      	adds	r2, r0, #1
 8013040:	4606      	mov	r6, r0
 8013042:	d1d6      	bne.n	8012ff2 <_svfiprintf_r+0x176>
 8013044:	89ab      	ldrh	r3, [r5, #12]
 8013046:	065b      	lsls	r3, r3, #25
 8013048:	f53f af2c 	bmi.w	8012ea4 <_svfiprintf_r+0x28>
 801304c:	9809      	ldr	r0, [sp, #36]	; 0x24
 801304e:	b01d      	add	sp, #116	; 0x74
 8013050:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8013054:	ab03      	add	r3, sp, #12
 8013056:	9300      	str	r3, [sp, #0]
 8013058:	462a      	mov	r2, r5
 801305a:	4b06      	ldr	r3, [pc, #24]	; (8013074 <_svfiprintf_r+0x1f8>)
 801305c:	a904      	add	r1, sp, #16
 801305e:	4638      	mov	r0, r7
 8013060:	f7ff f90a 	bl	8012278 <_printf_i>
 8013064:	e7eb      	b.n	801303e <_svfiprintf_r+0x1c2>
 8013066:	bf00      	nop
 8013068:	08016e60 	.word	0x08016e60
 801306c:	08016e6a 	.word	0x08016e6a
 8013070:	00000000 	.word	0x00000000
 8013074:	08012dc7 	.word	0x08012dc7
 8013078:	08016e66 	.word	0x08016e66

0801307c <_read_r>:
 801307c:	b538      	push	{r3, r4, r5, lr}
 801307e:	4d07      	ldr	r5, [pc, #28]	; (801309c <_read_r+0x20>)
 8013080:	4604      	mov	r4, r0
 8013082:	4608      	mov	r0, r1
 8013084:	4611      	mov	r1, r2
 8013086:	2200      	movs	r2, #0
 8013088:	602a      	str	r2, [r5, #0]
 801308a:	461a      	mov	r2, r3
 801308c:	f7f1 fdbe 	bl	8004c0c <_read>
 8013090:	1c43      	adds	r3, r0, #1
 8013092:	d102      	bne.n	801309a <_read_r+0x1e>
 8013094:	682b      	ldr	r3, [r5, #0]
 8013096:	b103      	cbz	r3, 801309a <_read_r+0x1e>
 8013098:	6023      	str	r3, [r4, #0]
 801309a:	bd38      	pop	{r3, r4, r5, pc}
 801309c:	20008400 	.word	0x20008400

080130a0 <_raise_r>:
 80130a0:	291f      	cmp	r1, #31
 80130a2:	b538      	push	{r3, r4, r5, lr}
 80130a4:	4604      	mov	r4, r0
 80130a6:	460d      	mov	r5, r1
 80130a8:	d904      	bls.n	80130b4 <_raise_r+0x14>
 80130aa:	2316      	movs	r3, #22
 80130ac:	6003      	str	r3, [r0, #0]
 80130ae:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 80130b2:	bd38      	pop	{r3, r4, r5, pc}
 80130b4:	6c42      	ldr	r2, [r0, #68]	; 0x44
 80130b6:	b112      	cbz	r2, 80130be <_raise_r+0x1e>
 80130b8:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 80130bc:	b94b      	cbnz	r3, 80130d2 <_raise_r+0x32>
 80130be:	4620      	mov	r0, r4
 80130c0:	f000 f830 	bl	8013124 <_getpid_r>
 80130c4:	462a      	mov	r2, r5
 80130c6:	4601      	mov	r1, r0
 80130c8:	4620      	mov	r0, r4
 80130ca:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 80130ce:	f000 b817 	b.w	8013100 <_kill_r>
 80130d2:	2b01      	cmp	r3, #1
 80130d4:	d00a      	beq.n	80130ec <_raise_r+0x4c>
 80130d6:	1c59      	adds	r1, r3, #1
 80130d8:	d103      	bne.n	80130e2 <_raise_r+0x42>
 80130da:	2316      	movs	r3, #22
 80130dc:	6003      	str	r3, [r0, #0]
 80130de:	2001      	movs	r0, #1
 80130e0:	e7e7      	b.n	80130b2 <_raise_r+0x12>
 80130e2:	2400      	movs	r4, #0
 80130e4:	f842 4025 	str.w	r4, [r2, r5, lsl #2]
 80130e8:	4628      	mov	r0, r5
 80130ea:	4798      	blx	r3
 80130ec:	2000      	movs	r0, #0
 80130ee:	e7e0      	b.n	80130b2 <_raise_r+0x12>

080130f0 <raise>:
 80130f0:	4b02      	ldr	r3, [pc, #8]	; (80130fc <raise+0xc>)
 80130f2:	4601      	mov	r1, r0
 80130f4:	6818      	ldr	r0, [r3, #0]
 80130f6:	f7ff bfd3 	b.w	80130a0 <_raise_r>
 80130fa:	bf00      	nop
 80130fc:	200000b8 	.word	0x200000b8

08013100 <_kill_r>:
 8013100:	b538      	push	{r3, r4, r5, lr}
 8013102:	4d07      	ldr	r5, [pc, #28]	; (8013120 <_kill_r+0x20>)
 8013104:	2300      	movs	r3, #0
 8013106:	4604      	mov	r4, r0
 8013108:	4608      	mov	r0, r1
 801310a:	4611      	mov	r1, r2
 801310c:	602b      	str	r3, [r5, #0]
 801310e:	f7f1 fd63 	bl	8004bd8 <_kill>
 8013112:	1c43      	adds	r3, r0, #1
 8013114:	d102      	bne.n	801311c <_kill_r+0x1c>
 8013116:	682b      	ldr	r3, [r5, #0]
 8013118:	b103      	cbz	r3, 801311c <_kill_r+0x1c>
 801311a:	6023      	str	r3, [r4, #0]
 801311c:	bd38      	pop	{r3, r4, r5, pc}
 801311e:	bf00      	nop
 8013120:	20008400 	.word	0x20008400

08013124 <_getpid_r>:
 8013124:	f7f1 bd50 	b.w	8004bc8 <_getpid>

08013128 <_fstat_r>:
 8013128:	b538      	push	{r3, r4, r5, lr}
 801312a:	4d07      	ldr	r5, [pc, #28]	; (8013148 <_fstat_r+0x20>)
 801312c:	2300      	movs	r3, #0
 801312e:	4604      	mov	r4, r0
 8013130:	4608      	mov	r0, r1
 8013132:	4611      	mov	r1, r2
 8013134:	602b      	str	r3, [r5, #0]
 8013136:	f7f1 fd92 	bl	8004c5e <_fstat>
 801313a:	1c43      	adds	r3, r0, #1
 801313c:	d102      	bne.n	8013144 <_fstat_r+0x1c>
 801313e:	682b      	ldr	r3, [r5, #0]
 8013140:	b103      	cbz	r3, 8013144 <_fstat_r+0x1c>
 8013142:	6023      	str	r3, [r4, #0]
 8013144:	bd38      	pop	{r3, r4, r5, pc}
 8013146:	bf00      	nop
 8013148:	20008400 	.word	0x20008400

0801314c <_isatty_r>:
 801314c:	b538      	push	{r3, r4, r5, lr}
 801314e:	4d06      	ldr	r5, [pc, #24]	; (8013168 <_isatty_r+0x1c>)
 8013150:	2300      	movs	r3, #0
 8013152:	4604      	mov	r4, r0
 8013154:	4608      	mov	r0, r1
 8013156:	602b      	str	r3, [r5, #0]
 8013158:	f7f1 fd91 	bl	8004c7e <_isatty>
 801315c:	1c43      	adds	r3, r0, #1
 801315e:	d102      	bne.n	8013166 <_isatty_r+0x1a>
 8013160:	682b      	ldr	r3, [r5, #0]
 8013162:	b103      	cbz	r3, 8013166 <_isatty_r+0x1a>
 8013164:	6023      	str	r3, [r4, #0]
 8013166:	bd38      	pop	{r3, r4, r5, pc}
 8013168:	20008400 	.word	0x20008400

0801316c <_malloc_usable_size_r>:
 801316c:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8013170:	1f18      	subs	r0, r3, #4
 8013172:	2b00      	cmp	r3, #0
 8013174:	bfbc      	itt	lt
 8013176:	580b      	ldrlt	r3, [r1, r0]
 8013178:	18c0      	addlt	r0, r0, r3
 801317a:	4770      	bx	lr

0801317c <_init>:
 801317c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 801317e:	bf00      	nop
 8013180:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8013182:	bc08      	pop	{r3}
 8013184:	469e      	mov	lr, r3
 8013186:	4770      	bx	lr

08013188 <_fini>:
 8013188:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 801318a:	bf00      	nop
 801318c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 801318e:	bc08      	pop	{r3}
 8013190:	469e      	mov	lr, r3
 8013192:	4770      	bx	lr
