Timing Analyzer report for Practica_9
Sat Nov  9 05:22:27 2024
Quartus Prime Version 23.1std.1 Build 993 05/14/2024 SC Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Timing Analyzer Summary
  3. Parallel Compilation
  4. Clocks
  5. Slow 1200mV 85C Model Fmax Summary
  6. Timing Closure Recommendations
  7. Slow 1200mV 85C Model Setup Summary
  8. Slow 1200mV 85C Model Hold Summary
  9. Slow 1200mV 85C Model Recovery Summary
 10. Slow 1200mV 85C Model Removal Summary
 11. Slow 1200mV 85C Model Minimum Pulse Width Summary
 12. Slow 1200mV 85C Model Setup: 'i_FPGA_CLK'
 13. Slow 1200mV 85C Model Setup: 'UART_RX:data_receive|CLK_DIV:c_UART_CLK|clk'
 14. Slow 1200mV 85C Model Hold: 'i_FPGA_CLK'
 15. Slow 1200mV 85C Model Hold: 'UART_RX:data_receive|CLK_DIV:c_UART_CLK|clk'
 16. Slow 1200mV 85C Model Metastability Summary
 17. Slow 1200mV 0C Model Fmax Summary
 18. Slow 1200mV 0C Model Setup Summary
 19. Slow 1200mV 0C Model Hold Summary
 20. Slow 1200mV 0C Model Recovery Summary
 21. Slow 1200mV 0C Model Removal Summary
 22. Slow 1200mV 0C Model Minimum Pulse Width Summary
 23. Slow 1200mV 0C Model Setup: 'i_FPGA_CLK'
 24. Slow 1200mV 0C Model Setup: 'UART_RX:data_receive|CLK_DIV:c_UART_CLK|clk'
 25. Slow 1200mV 0C Model Hold: 'i_FPGA_CLK'
 26. Slow 1200mV 0C Model Hold: 'UART_RX:data_receive|CLK_DIV:c_UART_CLK|clk'
 27. Slow 1200mV 0C Model Metastability Summary
 28. Fast 1200mV 0C Model Setup Summary
 29. Fast 1200mV 0C Model Hold Summary
 30. Fast 1200mV 0C Model Recovery Summary
 31. Fast 1200mV 0C Model Removal Summary
 32. Fast 1200mV 0C Model Minimum Pulse Width Summary
 33. Fast 1200mV 0C Model Setup: 'i_FPGA_CLK'
 34. Fast 1200mV 0C Model Setup: 'UART_RX:data_receive|CLK_DIV:c_UART_CLK|clk'
 35. Fast 1200mV 0C Model Hold: 'UART_RX:data_receive|CLK_DIV:c_UART_CLK|clk'
 36. Fast 1200mV 0C Model Hold: 'i_FPGA_CLK'
 37. Fast 1200mV 0C Model Metastability Summary
 38. Multicorner Timing Analysis Summary
 39. Board Trace Model Assignments
 40. Input Transition Times
 41. Signal Integrity Metrics (Slow 1200mv 0c Model)
 42. Signal Integrity Metrics (Slow 1200mv 85c Model)
 43. Signal Integrity Metrics (Fast 1200mv 0c Model)
 44. Setup Transfers
 45. Hold Transfers
 46. Report TCCS
 47. Report RSKM
 48. Unconstrained Paths Summary
 49. Clock Status Summary
 50. Unconstrained Input Ports
 51. Unconstrained Output Ports
 52. Unconstrained Input Ports
 53. Unconstrained Output Ports
 54. Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2024  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and any partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details, at
https://fpgasoftware.intel.com/eula.



+--------------------------------------------------------------------------------+
; Timing Analyzer Summary                                                        ;
+-----------------------+--------------------------------------------------------+
; Quartus Prime Version ; Version 23.1std.1 Build 993 05/14/2024 SC Lite Edition ;
; Timing Analyzer       ; Legacy Timing Analyzer                                 ;
; Revision Name         ; Practica_9                                             ;
; Device Family         ; Cyclone IV E                                           ;
; Device Name           ; EP4CE6E22C8                                            ;
; Timing Models         ; Final                                                  ;
; Delay Model           ; Combined                                               ;
; Rise/Fall Delays      ; Enabled                                                ;
+-----------------------+--------------------------------------------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 12          ;
; Maximum allowed            ; 6           ;
;                            ;             ;
; Average used               ; 1.02        ;
; Maximum used               ; 6           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processors 2-6         ;   0.5%      ;
+----------------------------+-------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clocks                                                                                                                                                                                                                                                   ;
+---------------------------------------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+-------------------------------------------------+
; Clock Name                                  ; Type ; Period ; Frequency  ; Rise  ; Fall  ; Duty Cycle ; Divide by ; Multiply by ; Phase ; Offset ; Edge List ; Edge Shift ; Inverted ; Master ; Source ; Targets                                         ;
+---------------------------------------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+-------------------------------------------------+
; i_FPGA_CLK                                  ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { i_FPGA_CLK }                                  ;
; UART_RX:data_receive|CLK_DIV:c_UART_CLK|clk ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { UART_RX:data_receive|CLK_DIV:c_UART_CLK|clk } ;
+---------------------------------------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+-------------------------------------------------+


+-----------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Fmax Summary                                                ;
+------------+-----------------+---------------------------------------------+------+
; Fmax       ; Restricted Fmax ; Clock Name                                  ; Note ;
+------------+-----------------+---------------------------------------------+------+
; 194.4 MHz  ; 194.4 MHz       ; i_FPGA_CLK                                  ;      ;
; 307.22 MHz ; 307.22 MHz      ; UART_RX:data_receive|CLK_DIV:c_UART_CLK|clk ;      ;
+------------+-----------------+---------------------------------------------+------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


----------------------------------
; Timing Closure Recommendations ;
----------------------------------
HTML report is unavailable in plain text report export.


+----------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup Summary                                  ;
+---------------------------------------------+--------+---------------+
; Clock                                       ; Slack  ; End Point TNS ;
+---------------------------------------------+--------+---------------+
; i_FPGA_CLK                                  ; -4.144 ; -198.407      ;
; UART_RX:data_receive|CLK_DIV:c_UART_CLK|clk ; -2.255 ; -41.698       ;
+---------------------------------------------+--------+---------------+


+---------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold Summary                                  ;
+---------------------------------------------+-------+---------------+
; Clock                                       ; Slack ; End Point TNS ;
+---------------------------------------------+-------+---------------+
; i_FPGA_CLK                                  ; 0.452 ; 0.000         ;
; UART_RX:data_receive|CLK_DIV:c_UART_CLK|clk ; 0.453 ; 0.000         ;
+---------------------------------------------+-------+---------------+


------------------------------------------
; Slow 1200mV 85C Model Recovery Summary ;
------------------------------------------
No paths to report.


-----------------------------------------
; Slow 1200mV 85C Model Removal Summary ;
-----------------------------------------
No paths to report.


+----------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width Summary                    ;
+---------------------------------------------+--------+---------------+
; Clock                                       ; Slack  ; End Point TNS ;
+---------------------------------------------+--------+---------------+
; i_FPGA_CLK                                  ; -3.000 ; -99.655       ;
; UART_RX:data_receive|CLK_DIV:c_UART_CLK|clk ; -1.487 ; -34.201       ;
+---------------------------------------------+--------+---------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'i_FPGA_CLK'                                                                                                                                                                         ;
+--------+--------------------------------------------------+--------------------------------------------------+---------------------------------------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                        ; To Node                                          ; Launch Clock                                ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------------------------+--------------------------------------------------+---------------------------------------------+-------------+--------------+------------+------------+
; -4.144 ; UART_RX:data_receive|CLK_DIV:c_UART_CLK|clks[28] ; UART_RX:data_receive|CLK_DIV:c_UART_CLK|clk      ; i_FPGA_CLK                                  ; i_FPGA_CLK  ; 1.000        ; -0.083     ; 5.062      ;
; -4.123 ; UART_RX:data_receive|CLK_DIV:c_UART_CLK|clks[29] ; UART_RX:data_receive|CLK_DIV:c_UART_CLK|clk      ; i_FPGA_CLK                                  ; i_FPGA_CLK  ; 1.000        ; -0.083     ; 5.041      ;
; -4.096 ; UART_RX:data_receive|CLK_DIV:c_UART_CLK|clks[27] ; UART_RX:data_receive|CLK_DIV:c_UART_CLK|clk      ; i_FPGA_CLK                                  ; i_FPGA_CLK  ; 1.000        ; -0.083     ; 5.014      ;
; -4.081 ; UART_RX:data_receive|CLK_DIV:c_UART_CLK|clks[19] ; UART_RX:data_receive|CLK_DIV:c_UART_CLK|clk      ; i_FPGA_CLK                                  ; i_FPGA_CLK  ; 1.000        ; -0.083     ; 4.999      ;
; -4.064 ; UART_RX:data_receive|CLK_DIV:c_UART_CLK|clks[1]  ; UART_RX:data_receive|CLK_DIV:c_UART_CLK|clk      ; i_FPGA_CLK                                  ; i_FPGA_CLK  ; 1.000        ; -0.082     ; 4.983      ;
; -4.064 ; UART_RX:data_receive|CLK_DIV:c_UART_CLK|clks[3]  ; UART_RX:data_receive|CLK_DIV:c_UART_CLK|clk      ; i_FPGA_CLK                                  ; i_FPGA_CLK  ; 1.000        ; -0.082     ; 4.983      ;
; -4.022 ; UART_RX:data_receive|CLK_DIV:c_UART_CLK|clks[16] ; UART_RX:data_receive|CLK_DIV:c_UART_CLK|clk      ; i_FPGA_CLK                                  ; i_FPGA_CLK  ; 1.000        ; -0.083     ; 4.940      ;
; -4.019 ; UART_RX:data_receive|CLK_DIV:c_UART_CLK|clks[23] ; UART_RX:data_receive|CLK_DIV:c_UART_CLK|clk      ; i_FPGA_CLK                                  ; i_FPGA_CLK  ; 1.000        ; -0.083     ; 4.937      ;
; -4.003 ; UART_RX:data_receive|CLK_DIV:c_UART_CLK|clks[24] ; UART_RX:data_receive|CLK_DIV:c_UART_CLK|clk      ; i_FPGA_CLK                                  ; i_FPGA_CLK  ; 1.000        ; -0.083     ; 4.921      ;
; -3.989 ; UART_RX:data_receive|CLK_DIV:c_UART_CLK|clks[5]  ; UART_RX:data_receive|CLK_DIV:c_UART_CLK|clk      ; i_FPGA_CLK                                  ; i_FPGA_CLK  ; 1.000        ; -0.082     ; 4.908      ;
; -3.989 ; UART_RX:data_receive|CLK_DIV:c_UART_CLK|clks[25] ; UART_RX:data_receive|CLK_DIV:c_UART_CLK|clk      ; i_FPGA_CLK                                  ; i_FPGA_CLK  ; 1.000        ; -0.083     ; 4.907      ;
; -3.985 ; UART_RX:data_receive|CLK_DIV:c_UART_CLK|clks[26] ; UART_RX:data_receive|CLK_DIV:c_UART_CLK|clk      ; i_FPGA_CLK                                  ; i_FPGA_CLK  ; 1.000        ; -0.083     ; 4.903      ;
; -3.974 ; UART_RX:data_receive|CLK_DIV:c_UART_CLK|clks[4]  ; UART_RX:data_receive|CLK_DIV:c_UART_CLK|clk      ; i_FPGA_CLK                                  ; i_FPGA_CLK  ; 1.000        ; -0.082     ; 4.893      ;
; -3.902 ; UART_RX:data_receive|CLK_DIV:c_UART_CLK|clks[6]  ; UART_RX:data_receive|CLK_DIV:c_UART_CLK|clk      ; i_FPGA_CLK                                  ; i_FPGA_CLK  ; 1.000        ; -0.082     ; 4.821      ;
; -3.884 ; UART_RX:data_receive|CLK_DIV:c_UART_CLK|clks[2]  ; UART_RX:data_receive|CLK_DIV:c_UART_CLK|clk      ; i_FPGA_CLK                                  ; i_FPGA_CLK  ; 1.000        ; -0.082     ; 4.803      ;
; -3.839 ; UART_RX:data_receive|CLK_DIV:c_UART_CLK|clks[22] ; UART_RX:data_receive|CLK_DIV:c_UART_CLK|clk      ; i_FPGA_CLK                                  ; i_FPGA_CLK  ; 1.000        ; -0.083     ; 4.757      ;
; -3.828 ; UART_RX:data_receive|CLK_DIV:c_UART_CLK|clks[17] ; UART_RX:data_receive|CLK_DIV:c_UART_CLK|clk      ; i_FPGA_CLK                                  ; i_FPGA_CLK  ; 1.000        ; -0.083     ; 4.746      ;
; -3.761 ; UART_RX:data_receive|CLK_DIV:c_UART_CLK|clks[14] ; UART_RX:data_receive|CLK_DIV:c_UART_CLK|clk      ; i_FPGA_CLK                                  ; i_FPGA_CLK  ; 1.000        ; -0.082     ; 4.680      ;
; -3.760 ; UART_RX:data_receive|CLK_DIV:c_UART_CLK|clks[21] ; UART_RX:data_receive|CLK_DIV:c_UART_CLK|clk      ; i_FPGA_CLK                                  ; i_FPGA_CLK  ; 1.000        ; -0.083     ; 4.678      ;
; -3.741 ; UART_RX:data_receive|CLK_DIV:c_UART_CLK|clks[20] ; UART_RX:data_receive|CLK_DIV:c_UART_CLK|clk      ; i_FPGA_CLK                                  ; i_FPGA_CLK  ; 1.000        ; -0.083     ; 4.659      ;
; -3.698 ; UART_RX:data_receive|CLK_DIV:c_UART_CLK|clks[28] ; UART_RX:data_receive|CLK_DIV:c_UART_CLK|clks[31] ; i_FPGA_CLK                                  ; i_FPGA_CLK  ; 1.000        ; -0.082     ; 4.617      ;
; -3.698 ; UART_RX:data_receive|CLK_DIV:c_UART_CLK|clks[28] ; UART_RX:data_receive|CLK_DIV:c_UART_CLK|clks[18] ; i_FPGA_CLK                                  ; i_FPGA_CLK  ; 1.000        ; -0.082     ; 4.617      ;
; -3.698 ; UART_RX:data_receive|CLK_DIV:c_UART_CLK|clks[28] ; UART_RX:data_receive|CLK_DIV:c_UART_CLK|clks[16] ; i_FPGA_CLK                                  ; i_FPGA_CLK  ; 1.000        ; -0.082     ; 4.617      ;
; -3.698 ; UART_RX:data_receive|CLK_DIV:c_UART_CLK|clks[28] ; UART_RX:data_receive|CLK_DIV:c_UART_CLK|clks[17] ; i_FPGA_CLK                                  ; i_FPGA_CLK  ; 1.000        ; -0.082     ; 4.617      ;
; -3.698 ; UART_RX:data_receive|CLK_DIV:c_UART_CLK|clks[28] ; UART_RX:data_receive|CLK_DIV:c_UART_CLK|clks[19] ; i_FPGA_CLK                                  ; i_FPGA_CLK  ; 1.000        ; -0.082     ; 4.617      ;
; -3.698 ; UART_RX:data_receive|CLK_DIV:c_UART_CLK|clks[28] ; UART_RX:data_receive|CLK_DIV:c_UART_CLK|clks[21] ; i_FPGA_CLK                                  ; i_FPGA_CLK  ; 1.000        ; -0.082     ; 4.617      ;
; -3.698 ; UART_RX:data_receive|CLK_DIV:c_UART_CLK|clks[28] ; UART_RX:data_receive|CLK_DIV:c_UART_CLK|clks[20] ; i_FPGA_CLK                                  ; i_FPGA_CLK  ; 1.000        ; -0.082     ; 4.617      ;
; -3.698 ; UART_RX:data_receive|CLK_DIV:c_UART_CLK|clks[28] ; UART_RX:data_receive|CLK_DIV:c_UART_CLK|clks[22] ; i_FPGA_CLK                                  ; i_FPGA_CLK  ; 1.000        ; -0.082     ; 4.617      ;
; -3.698 ; UART_RX:data_receive|CLK_DIV:c_UART_CLK|clks[28] ; UART_RX:data_receive|CLK_DIV:c_UART_CLK|clks[23] ; i_FPGA_CLK                                  ; i_FPGA_CLK  ; 1.000        ; -0.082     ; 4.617      ;
; -3.698 ; UART_RX:data_receive|CLK_DIV:c_UART_CLK|clks[28] ; UART_RX:data_receive|CLK_DIV:c_UART_CLK|clks[25] ; i_FPGA_CLK                                  ; i_FPGA_CLK  ; 1.000        ; -0.082     ; 4.617      ;
; -3.698 ; UART_RX:data_receive|CLK_DIV:c_UART_CLK|clks[28] ; UART_RX:data_receive|CLK_DIV:c_UART_CLK|clks[24] ; i_FPGA_CLK                                  ; i_FPGA_CLK  ; 1.000        ; -0.082     ; 4.617      ;
; -3.698 ; UART_RX:data_receive|CLK_DIV:c_UART_CLK|clks[28] ; UART_RX:data_receive|CLK_DIV:c_UART_CLK|clks[26] ; i_FPGA_CLK                                  ; i_FPGA_CLK  ; 1.000        ; -0.082     ; 4.617      ;
; -3.698 ; UART_RX:data_receive|CLK_DIV:c_UART_CLK|clks[28] ; UART_RX:data_receive|CLK_DIV:c_UART_CLK|clks[28] ; i_FPGA_CLK                                  ; i_FPGA_CLK  ; 1.000        ; -0.082     ; 4.617      ;
; -3.698 ; UART_RX:data_receive|CLK_DIV:c_UART_CLK|clks[28] ; UART_RX:data_receive|CLK_DIV:c_UART_CLK|clks[27] ; i_FPGA_CLK                                  ; i_FPGA_CLK  ; 1.000        ; -0.082     ; 4.617      ;
; -3.698 ; UART_RX:data_receive|CLK_DIV:c_UART_CLK|clks[28] ; UART_RX:data_receive|CLK_DIV:c_UART_CLK|clks[29] ; i_FPGA_CLK                                  ; i_FPGA_CLK  ; 1.000        ; -0.082     ; 4.617      ;
; -3.698 ; UART_RX:data_receive|CLK_DIV:c_UART_CLK|clks[28] ; UART_RX:data_receive|CLK_DIV:c_UART_CLK|clks[30] ; i_FPGA_CLK                                  ; i_FPGA_CLK  ; 1.000        ; -0.082     ; 4.617      ;
; -3.677 ; UART_RX:data_receive|CLK_DIV:c_UART_CLK|clks[29] ; UART_RX:data_receive|CLK_DIV:c_UART_CLK|clks[31] ; i_FPGA_CLK                                  ; i_FPGA_CLK  ; 1.000        ; -0.082     ; 4.596      ;
; -3.677 ; UART_RX:data_receive|CLK_DIV:c_UART_CLK|clks[29] ; UART_RX:data_receive|CLK_DIV:c_UART_CLK|clks[18] ; i_FPGA_CLK                                  ; i_FPGA_CLK  ; 1.000        ; -0.082     ; 4.596      ;
; -3.677 ; UART_RX:data_receive|CLK_DIV:c_UART_CLK|clks[29] ; UART_RX:data_receive|CLK_DIV:c_UART_CLK|clks[16] ; i_FPGA_CLK                                  ; i_FPGA_CLK  ; 1.000        ; -0.082     ; 4.596      ;
; -3.677 ; UART_RX:data_receive|CLK_DIV:c_UART_CLK|clks[29] ; UART_RX:data_receive|CLK_DIV:c_UART_CLK|clks[17] ; i_FPGA_CLK                                  ; i_FPGA_CLK  ; 1.000        ; -0.082     ; 4.596      ;
; -3.677 ; UART_RX:data_receive|CLK_DIV:c_UART_CLK|clks[29] ; UART_RX:data_receive|CLK_DIV:c_UART_CLK|clks[19] ; i_FPGA_CLK                                  ; i_FPGA_CLK  ; 1.000        ; -0.082     ; 4.596      ;
; -3.677 ; UART_RX:data_receive|CLK_DIV:c_UART_CLK|clks[29] ; UART_RX:data_receive|CLK_DIV:c_UART_CLK|clks[21] ; i_FPGA_CLK                                  ; i_FPGA_CLK  ; 1.000        ; -0.082     ; 4.596      ;
; -3.677 ; UART_RX:data_receive|CLK_DIV:c_UART_CLK|clks[29] ; UART_RX:data_receive|CLK_DIV:c_UART_CLK|clks[20] ; i_FPGA_CLK                                  ; i_FPGA_CLK  ; 1.000        ; -0.082     ; 4.596      ;
; -3.677 ; UART_RX:data_receive|CLK_DIV:c_UART_CLK|clks[29] ; UART_RX:data_receive|CLK_DIV:c_UART_CLK|clks[22] ; i_FPGA_CLK                                  ; i_FPGA_CLK  ; 1.000        ; -0.082     ; 4.596      ;
; -3.677 ; UART_RX:data_receive|CLK_DIV:c_UART_CLK|clks[29] ; UART_RX:data_receive|CLK_DIV:c_UART_CLK|clks[23] ; i_FPGA_CLK                                  ; i_FPGA_CLK  ; 1.000        ; -0.082     ; 4.596      ;
; -3.677 ; UART_RX:data_receive|CLK_DIV:c_UART_CLK|clks[29] ; UART_RX:data_receive|CLK_DIV:c_UART_CLK|clks[25] ; i_FPGA_CLK                                  ; i_FPGA_CLK  ; 1.000        ; -0.082     ; 4.596      ;
; -3.677 ; UART_RX:data_receive|CLK_DIV:c_UART_CLK|clks[29] ; UART_RX:data_receive|CLK_DIV:c_UART_CLK|clks[24] ; i_FPGA_CLK                                  ; i_FPGA_CLK  ; 1.000        ; -0.082     ; 4.596      ;
; -3.677 ; UART_RX:data_receive|CLK_DIV:c_UART_CLK|clks[29] ; UART_RX:data_receive|CLK_DIV:c_UART_CLK|clks[26] ; i_FPGA_CLK                                  ; i_FPGA_CLK  ; 1.000        ; -0.082     ; 4.596      ;
; -3.677 ; UART_RX:data_receive|CLK_DIV:c_UART_CLK|clks[29] ; UART_RX:data_receive|CLK_DIV:c_UART_CLK|clks[28] ; i_FPGA_CLK                                  ; i_FPGA_CLK  ; 1.000        ; -0.082     ; 4.596      ;
; -3.677 ; UART_RX:data_receive|CLK_DIV:c_UART_CLK|clks[29] ; UART_RX:data_receive|CLK_DIV:c_UART_CLK|clks[27] ; i_FPGA_CLK                                  ; i_FPGA_CLK  ; 1.000        ; -0.082     ; 4.596      ;
; -3.677 ; UART_RX:data_receive|CLK_DIV:c_UART_CLK|clks[29] ; UART_RX:data_receive|CLK_DIV:c_UART_CLK|clks[29] ; i_FPGA_CLK                                  ; i_FPGA_CLK  ; 1.000        ; -0.082     ; 4.596      ;
; -3.677 ; UART_RX:data_receive|CLK_DIV:c_UART_CLK|clks[29] ; UART_RX:data_receive|CLK_DIV:c_UART_CLK|clks[30] ; i_FPGA_CLK                                  ; i_FPGA_CLK  ; 1.000        ; -0.082     ; 4.596      ;
; -3.650 ; UART_RX:data_receive|CLK_DIV:c_UART_CLK|clks[27] ; UART_RX:data_receive|CLK_DIV:c_UART_CLK|clks[31] ; i_FPGA_CLK                                  ; i_FPGA_CLK  ; 1.000        ; -0.082     ; 4.569      ;
; -3.650 ; UART_RX:data_receive|CLK_DIV:c_UART_CLK|clks[27] ; UART_RX:data_receive|CLK_DIV:c_UART_CLK|clks[18] ; i_FPGA_CLK                                  ; i_FPGA_CLK  ; 1.000        ; -0.082     ; 4.569      ;
; -3.650 ; UART_RX:data_receive|CLK_DIV:c_UART_CLK|clks[27] ; UART_RX:data_receive|CLK_DIV:c_UART_CLK|clks[16] ; i_FPGA_CLK                                  ; i_FPGA_CLK  ; 1.000        ; -0.082     ; 4.569      ;
; -3.650 ; UART_RX:data_receive|CLK_DIV:c_UART_CLK|clks[27] ; UART_RX:data_receive|CLK_DIV:c_UART_CLK|clks[17] ; i_FPGA_CLK                                  ; i_FPGA_CLK  ; 1.000        ; -0.082     ; 4.569      ;
; -3.650 ; UART_RX:data_receive|CLK_DIV:c_UART_CLK|clks[27] ; UART_RX:data_receive|CLK_DIV:c_UART_CLK|clks[19] ; i_FPGA_CLK                                  ; i_FPGA_CLK  ; 1.000        ; -0.082     ; 4.569      ;
; -3.650 ; UART_RX:data_receive|CLK_DIV:c_UART_CLK|clks[27] ; UART_RX:data_receive|CLK_DIV:c_UART_CLK|clks[21] ; i_FPGA_CLK                                  ; i_FPGA_CLK  ; 1.000        ; -0.082     ; 4.569      ;
; -3.650 ; UART_RX:data_receive|CLK_DIV:c_UART_CLK|clks[27] ; UART_RX:data_receive|CLK_DIV:c_UART_CLK|clks[20] ; i_FPGA_CLK                                  ; i_FPGA_CLK  ; 1.000        ; -0.082     ; 4.569      ;
; -3.650 ; UART_RX:data_receive|CLK_DIV:c_UART_CLK|clks[27] ; UART_RX:data_receive|CLK_DIV:c_UART_CLK|clks[22] ; i_FPGA_CLK                                  ; i_FPGA_CLK  ; 1.000        ; -0.082     ; 4.569      ;
; -3.650 ; UART_RX:data_receive|CLK_DIV:c_UART_CLK|clks[27] ; UART_RX:data_receive|CLK_DIV:c_UART_CLK|clks[23] ; i_FPGA_CLK                                  ; i_FPGA_CLK  ; 1.000        ; -0.082     ; 4.569      ;
; -3.650 ; UART_RX:data_receive|CLK_DIV:c_UART_CLK|clks[27] ; UART_RX:data_receive|CLK_DIV:c_UART_CLK|clks[25] ; i_FPGA_CLK                                  ; i_FPGA_CLK  ; 1.000        ; -0.082     ; 4.569      ;
; -3.650 ; UART_RX:data_receive|CLK_DIV:c_UART_CLK|clks[27] ; UART_RX:data_receive|CLK_DIV:c_UART_CLK|clks[24] ; i_FPGA_CLK                                  ; i_FPGA_CLK  ; 1.000        ; -0.082     ; 4.569      ;
; -3.650 ; UART_RX:data_receive|CLK_DIV:c_UART_CLK|clks[27] ; UART_RX:data_receive|CLK_DIV:c_UART_CLK|clks[26] ; i_FPGA_CLK                                  ; i_FPGA_CLK  ; 1.000        ; -0.082     ; 4.569      ;
; -3.650 ; UART_RX:data_receive|CLK_DIV:c_UART_CLK|clks[27] ; UART_RX:data_receive|CLK_DIV:c_UART_CLK|clks[28] ; i_FPGA_CLK                                  ; i_FPGA_CLK  ; 1.000        ; -0.082     ; 4.569      ;
; -3.650 ; UART_RX:data_receive|CLK_DIV:c_UART_CLK|clks[27] ; UART_RX:data_receive|CLK_DIV:c_UART_CLK|clks[27] ; i_FPGA_CLK                                  ; i_FPGA_CLK  ; 1.000        ; -0.082     ; 4.569      ;
; -3.650 ; UART_RX:data_receive|CLK_DIV:c_UART_CLK|clks[27] ; UART_RX:data_receive|CLK_DIV:c_UART_CLK|clks[29] ; i_FPGA_CLK                                  ; i_FPGA_CLK  ; 1.000        ; -0.082     ; 4.569      ;
; -3.650 ; UART_RX:data_receive|CLK_DIV:c_UART_CLK|clks[27] ; UART_RX:data_receive|CLK_DIV:c_UART_CLK|clks[30] ; i_FPGA_CLK                                  ; i_FPGA_CLK  ; 1.000        ; -0.082     ; 4.569      ;
; -3.635 ; UART_RX:data_receive|CLK_DIV:c_UART_CLK|clks[19] ; UART_RX:data_receive|CLK_DIV:c_UART_CLK|clks[31] ; i_FPGA_CLK                                  ; i_FPGA_CLK  ; 1.000        ; -0.082     ; 4.554      ;
; -3.635 ; UART_RX:data_receive|CLK_DIV:c_UART_CLK|clks[19] ; UART_RX:data_receive|CLK_DIV:c_UART_CLK|clks[18] ; i_FPGA_CLK                                  ; i_FPGA_CLK  ; 1.000        ; -0.082     ; 4.554      ;
; -3.635 ; UART_RX:data_receive|CLK_DIV:c_UART_CLK|clks[19] ; UART_RX:data_receive|CLK_DIV:c_UART_CLK|clks[16] ; i_FPGA_CLK                                  ; i_FPGA_CLK  ; 1.000        ; -0.082     ; 4.554      ;
; -3.635 ; UART_RX:data_receive|CLK_DIV:c_UART_CLK|clks[19] ; UART_RX:data_receive|CLK_DIV:c_UART_CLK|clks[17] ; i_FPGA_CLK                                  ; i_FPGA_CLK  ; 1.000        ; -0.082     ; 4.554      ;
; -3.635 ; UART_RX:data_receive|CLK_DIV:c_UART_CLK|clks[19] ; UART_RX:data_receive|CLK_DIV:c_UART_CLK|clks[19] ; i_FPGA_CLK                                  ; i_FPGA_CLK  ; 1.000        ; -0.082     ; 4.554      ;
; -3.635 ; UART_RX:data_receive|CLK_DIV:c_UART_CLK|clks[19] ; UART_RX:data_receive|CLK_DIV:c_UART_CLK|clks[21] ; i_FPGA_CLK                                  ; i_FPGA_CLK  ; 1.000        ; -0.082     ; 4.554      ;
; -3.635 ; UART_RX:data_receive|CLK_DIV:c_UART_CLK|clks[19] ; UART_RX:data_receive|CLK_DIV:c_UART_CLK|clks[20] ; i_FPGA_CLK                                  ; i_FPGA_CLK  ; 1.000        ; -0.082     ; 4.554      ;
; -3.635 ; UART_RX:data_receive|CLK_DIV:c_UART_CLK|clks[19] ; UART_RX:data_receive|CLK_DIV:c_UART_CLK|clks[22] ; i_FPGA_CLK                                  ; i_FPGA_CLK  ; 1.000        ; -0.082     ; 4.554      ;
; -3.635 ; UART_RX:data_receive|CLK_DIV:c_UART_CLK|clks[19] ; UART_RX:data_receive|CLK_DIV:c_UART_CLK|clks[23] ; i_FPGA_CLK                                  ; i_FPGA_CLK  ; 1.000        ; -0.082     ; 4.554      ;
; -3.635 ; UART_RX:data_receive|CLK_DIV:c_UART_CLK|clks[19] ; UART_RX:data_receive|CLK_DIV:c_UART_CLK|clks[25] ; i_FPGA_CLK                                  ; i_FPGA_CLK  ; 1.000        ; -0.082     ; 4.554      ;
; -3.635 ; UART_RX:data_receive|CLK_DIV:c_UART_CLK|clks[19] ; UART_RX:data_receive|CLK_DIV:c_UART_CLK|clks[24] ; i_FPGA_CLK                                  ; i_FPGA_CLK  ; 1.000        ; -0.082     ; 4.554      ;
; -3.635 ; UART_RX:data_receive|CLK_DIV:c_UART_CLK|clks[19] ; UART_RX:data_receive|CLK_DIV:c_UART_CLK|clks[26] ; i_FPGA_CLK                                  ; i_FPGA_CLK  ; 1.000        ; -0.082     ; 4.554      ;
; -3.635 ; UART_RX:data_receive|CLK_DIV:c_UART_CLK|clks[19] ; UART_RX:data_receive|CLK_DIV:c_UART_CLK|clks[28] ; i_FPGA_CLK                                  ; i_FPGA_CLK  ; 1.000        ; -0.082     ; 4.554      ;
; -3.635 ; UART_RX:data_receive|CLK_DIV:c_UART_CLK|clks[19] ; UART_RX:data_receive|CLK_DIV:c_UART_CLK|clks[27] ; i_FPGA_CLK                                  ; i_FPGA_CLK  ; 1.000        ; -0.082     ; 4.554      ;
; -3.635 ; UART_RX:data_receive|CLK_DIV:c_UART_CLK|clks[19] ; UART_RX:data_receive|CLK_DIV:c_UART_CLK|clks[29] ; i_FPGA_CLK                                  ; i_FPGA_CLK  ; 1.000        ; -0.082     ; 4.554      ;
; -3.635 ; UART_RX:data_receive|CLK_DIV:c_UART_CLK|clks[19] ; UART_RX:data_receive|CLK_DIV:c_UART_CLK|clks[30] ; i_FPGA_CLK                                  ; i_FPGA_CLK  ; 1.000        ; -0.082     ; 4.554      ;
; -3.628 ; UART_RX:data_receive|CLK_DIV:c_UART_CLK|clks[15] ; UART_RX:data_receive|CLK_DIV:c_UART_CLK|clk      ; i_FPGA_CLK                                  ; i_FPGA_CLK  ; 1.000        ; -0.082     ; 4.547      ;
; -3.626 ; UART_RX:data_receive|UART_CLK_freq[11]           ; UART_RX:data_receive|CLK_DIV:c_UART_CLK|clk      ; UART_RX:data_receive|CLK_DIV:c_UART_CLK|clk ; i_FPGA_CLK  ; 1.000        ; -1.186     ; 3.431      ;
; -3.624 ; UART_RX:data_receive|CLK_DIV:c_UART_CLK|clks[7]  ; UART_RX:data_receive|CLK_DIV:c_UART_CLK|clk      ; i_FPGA_CLK                                  ; i_FPGA_CLK  ; 1.000        ; -0.082     ; 4.543      ;
; -3.580 ; UART_RX:data_receive|CLK_DIV:c_UART_CLK|clks[1]  ; UART_RX:data_receive|CLK_DIV:c_UART_CLK|clks[31] ; i_FPGA_CLK                                  ; i_FPGA_CLK  ; 1.000        ; -0.081     ; 4.500      ;
; -3.580 ; UART_RX:data_receive|CLK_DIV:c_UART_CLK|clks[1]  ; UART_RX:data_receive|CLK_DIV:c_UART_CLK|clks[18] ; i_FPGA_CLK                                  ; i_FPGA_CLK  ; 1.000        ; -0.081     ; 4.500      ;
; -3.580 ; UART_RX:data_receive|CLK_DIV:c_UART_CLK|clks[1]  ; UART_RX:data_receive|CLK_DIV:c_UART_CLK|clks[16] ; i_FPGA_CLK                                  ; i_FPGA_CLK  ; 1.000        ; -0.081     ; 4.500      ;
; -3.580 ; UART_RX:data_receive|CLK_DIV:c_UART_CLK|clks[1]  ; UART_RX:data_receive|CLK_DIV:c_UART_CLK|clks[17] ; i_FPGA_CLK                                  ; i_FPGA_CLK  ; 1.000        ; -0.081     ; 4.500      ;
; -3.580 ; UART_RX:data_receive|CLK_DIV:c_UART_CLK|clks[1]  ; UART_RX:data_receive|CLK_DIV:c_UART_CLK|clks[19] ; i_FPGA_CLK                                  ; i_FPGA_CLK  ; 1.000        ; -0.081     ; 4.500      ;
; -3.580 ; UART_RX:data_receive|CLK_DIV:c_UART_CLK|clks[1]  ; UART_RX:data_receive|CLK_DIV:c_UART_CLK|clks[21] ; i_FPGA_CLK                                  ; i_FPGA_CLK  ; 1.000        ; -0.081     ; 4.500      ;
; -3.580 ; UART_RX:data_receive|CLK_DIV:c_UART_CLK|clks[1]  ; UART_RX:data_receive|CLK_DIV:c_UART_CLK|clks[20] ; i_FPGA_CLK                                  ; i_FPGA_CLK  ; 1.000        ; -0.081     ; 4.500      ;
; -3.580 ; UART_RX:data_receive|CLK_DIV:c_UART_CLK|clks[1]  ; UART_RX:data_receive|CLK_DIV:c_UART_CLK|clks[22] ; i_FPGA_CLK                                  ; i_FPGA_CLK  ; 1.000        ; -0.081     ; 4.500      ;
; -3.580 ; UART_RX:data_receive|CLK_DIV:c_UART_CLK|clks[1]  ; UART_RX:data_receive|CLK_DIV:c_UART_CLK|clks[23] ; i_FPGA_CLK                                  ; i_FPGA_CLK  ; 1.000        ; -0.081     ; 4.500      ;
; -3.580 ; UART_RX:data_receive|CLK_DIV:c_UART_CLK|clks[1]  ; UART_RX:data_receive|CLK_DIV:c_UART_CLK|clks[25] ; i_FPGA_CLK                                  ; i_FPGA_CLK  ; 1.000        ; -0.081     ; 4.500      ;
; -3.580 ; UART_RX:data_receive|CLK_DIV:c_UART_CLK|clks[1]  ; UART_RX:data_receive|CLK_DIV:c_UART_CLK|clks[24] ; i_FPGA_CLK                                  ; i_FPGA_CLK  ; 1.000        ; -0.081     ; 4.500      ;
; -3.580 ; UART_RX:data_receive|CLK_DIV:c_UART_CLK|clks[1]  ; UART_RX:data_receive|CLK_DIV:c_UART_CLK|clks[26] ; i_FPGA_CLK                                  ; i_FPGA_CLK  ; 1.000        ; -0.081     ; 4.500      ;
; -3.580 ; UART_RX:data_receive|CLK_DIV:c_UART_CLK|clks[1]  ; UART_RX:data_receive|CLK_DIV:c_UART_CLK|clks[28] ; i_FPGA_CLK                                  ; i_FPGA_CLK  ; 1.000        ; -0.081     ; 4.500      ;
+--------+--------------------------------------------------+--------------------------------------------------+---------------------------------------------+-------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'UART_RX:data_receive|CLK_DIV:c_UART_CLK|clk'                                                                                                                                            ;
+--------+------------------------------------+------------------------------------+---------------------------------------------+---------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                          ; To Node                            ; Launch Clock                                ; Latch Clock                                 ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------------------+------------------------------------+---------------------------------------------+---------------------------------------------+--------------+------------+------------+
; -2.255 ; UART_RX:data_receive|data_index[1] ; UART_RX:data_receive|DATA[6]       ; UART_RX:data_receive|CLK_DIV:c_UART_CLK|clk ; UART_RX:data_receive|CLK_DIV:c_UART_CLK|clk ; 1.000        ; -0.082     ; 3.174      ;
; -2.217 ; UART_RX:data_receive|data_index[2] ; UART_RX:data_receive|o_DATA[6]     ; UART_RX:data_receive|CLK_DIV:c_UART_CLK|clk ; UART_RX:data_receive|CLK_DIV:c_UART_CLK|clk ; 1.000        ; -0.082     ; 3.136      ;
; -2.217 ; UART_RX:data_receive|data_index[2] ; UART_RX:data_receive|o_DATA[1]     ; UART_RX:data_receive|CLK_DIV:c_UART_CLK|clk ; UART_RX:data_receive|CLK_DIV:c_UART_CLK|clk ; 1.000        ; -0.082     ; 3.136      ;
; -2.217 ; UART_RX:data_receive|data_index[2] ; UART_RX:data_receive|o_DATA[0]     ; UART_RX:data_receive|CLK_DIV:c_UART_CLK|clk ; UART_RX:data_receive|CLK_DIV:c_UART_CLK|clk ; 1.000        ; -0.082     ; 3.136      ;
; -2.209 ; UART_RX:data_receive|data_index[1] ; UART_RX:data_receive|DATA[1]       ; UART_RX:data_receive|CLK_DIV:c_UART_CLK|clk ; UART_RX:data_receive|CLK_DIV:c_UART_CLK|clk ; 1.000        ; -0.082     ; 3.128      ;
; -2.208 ; UART_RX:data_receive|data_index[1] ; UART_RX:data_receive|DATA[4]       ; UART_RX:data_receive|CLK_DIV:c_UART_CLK|clk ; UART_RX:data_receive|CLK_DIV:c_UART_CLK|clk ; 1.000        ; -0.081     ; 3.128      ;
; -2.104 ; UART_RX:data_receive|data_index[0] ; UART_RX:data_receive|o_DATA[6]     ; UART_RX:data_receive|CLK_DIV:c_UART_CLK|clk ; UART_RX:data_receive|CLK_DIV:c_UART_CLK|clk ; 1.000        ; -0.082     ; 3.023      ;
; -2.104 ; UART_RX:data_receive|data_index[0] ; UART_RX:data_receive|o_DATA[1]     ; UART_RX:data_receive|CLK_DIV:c_UART_CLK|clk ; UART_RX:data_receive|CLK_DIV:c_UART_CLK|clk ; 1.000        ; -0.082     ; 3.023      ;
; -2.104 ; UART_RX:data_receive|data_index[0] ; UART_RX:data_receive|o_DATA[0]     ; UART_RX:data_receive|CLK_DIV:c_UART_CLK|clk ; UART_RX:data_receive|CLK_DIV:c_UART_CLK|clk ; 1.000        ; -0.082     ; 3.023      ;
; -2.044 ; UART_RX:data_receive|data_index[1] ; UART_RX:data_receive|o_DATA[6]     ; UART_RX:data_receive|CLK_DIV:c_UART_CLK|clk ; UART_RX:data_receive|CLK_DIV:c_UART_CLK|clk ; 1.000        ; -0.082     ; 2.963      ;
; -2.044 ; UART_RX:data_receive|data_index[1] ; UART_RX:data_receive|o_DATA[1]     ; UART_RX:data_receive|CLK_DIV:c_UART_CLK|clk ; UART_RX:data_receive|CLK_DIV:c_UART_CLK|clk ; 1.000        ; -0.082     ; 2.963      ;
; -2.044 ; UART_RX:data_receive|data_index[1] ; UART_RX:data_receive|o_DATA[0]     ; UART_RX:data_receive|CLK_DIV:c_UART_CLK|clk ; UART_RX:data_receive|CLK_DIV:c_UART_CLK|clk ; 1.000        ; -0.082     ; 2.963      ;
; -2.025 ; UART_RX:data_receive|data_index[0] ; UART_RX:data_receive|DATA[6]       ; UART_RX:data_receive|CLK_DIV:c_UART_CLK|clk ; UART_RX:data_receive|CLK_DIV:c_UART_CLK|clk ; 1.000        ; -0.082     ; 2.944      ;
; -2.002 ; UART_RX:data_receive|data_index[2] ; UART_RX:data_receive|o_DATA[7]     ; UART_RX:data_receive|CLK_DIV:c_UART_CLK|clk ; UART_RX:data_receive|CLK_DIV:c_UART_CLK|clk ; 1.000        ; -0.081     ; 2.922      ;
; -2.002 ; UART_RX:data_receive|data_index[2] ; UART_RX:data_receive|o_DATA[5]     ; UART_RX:data_receive|CLK_DIV:c_UART_CLK|clk ; UART_RX:data_receive|CLK_DIV:c_UART_CLK|clk ; 1.000        ; -0.081     ; 2.922      ;
; -2.002 ; UART_RX:data_receive|data_index[2] ; UART_RX:data_receive|o_DATA[4]     ; UART_RX:data_receive|CLK_DIV:c_UART_CLK|clk ; UART_RX:data_receive|CLK_DIV:c_UART_CLK|clk ; 1.000        ; -0.081     ; 2.922      ;
; -2.002 ; UART_RX:data_receive|data_index[2] ; UART_RX:data_receive|o_DATA[3]     ; UART_RX:data_receive|CLK_DIV:c_UART_CLK|clk ; UART_RX:data_receive|CLK_DIV:c_UART_CLK|clk ; 1.000        ; -0.081     ; 2.922      ;
; -2.002 ; UART_RX:data_receive|data_index[2] ; UART_RX:data_receive|o_DATA[2]     ; UART_RX:data_receive|CLK_DIV:c_UART_CLK|clk ; UART_RX:data_receive|CLK_DIV:c_UART_CLK|clk ; 1.000        ; -0.081     ; 2.922      ;
; -1.999 ; UART_RX:data_receive|data_index[1] ; UART_RX:data_receive|DATA[2]       ; UART_RX:data_receive|CLK_DIV:c_UART_CLK|clk ; UART_RX:data_receive|CLK_DIV:c_UART_CLK|clk ; 1.000        ; -0.081     ; 2.919      ;
; -1.996 ; UART_RX:data_receive|data_index[1] ; UART_RX:data_receive|DATA[3]       ; UART_RX:data_receive|CLK_DIV:c_UART_CLK|clk ; UART_RX:data_receive|CLK_DIV:c_UART_CLK|clk ; 1.000        ; -0.081     ; 2.916      ;
; -1.994 ; UART_RX:data_receive|data_index[1] ; UART_RX:data_receive|DATA[7]       ; UART_RX:data_receive|CLK_DIV:c_UART_CLK|clk ; UART_RX:data_receive|CLK_DIV:c_UART_CLK|clk ; 1.000        ; -0.081     ; 2.914      ;
; -1.993 ; UART_RX:data_receive|data_index[1] ; UART_RX:data_receive|DATA[5]       ; UART_RX:data_receive|CLK_DIV:c_UART_CLK|clk ; UART_RX:data_receive|CLK_DIV:c_UART_CLK|clk ; 1.000        ; -0.081     ; 2.913      ;
; -1.979 ; UART_RX:data_receive|data_index[0] ; UART_RX:data_receive|DATA[1]       ; UART_RX:data_receive|CLK_DIV:c_UART_CLK|clk ; UART_RX:data_receive|CLK_DIV:c_UART_CLK|clk ; 1.000        ; -0.082     ; 2.898      ;
; -1.978 ; UART_RX:data_receive|data_index[0] ; UART_RX:data_receive|DATA[4]       ; UART_RX:data_receive|CLK_DIV:c_UART_CLK|clk ; UART_RX:data_receive|CLK_DIV:c_UART_CLK|clk ; 1.000        ; -0.081     ; 2.898      ;
; -1.936 ; UART_RX:data_receive|data_index[0] ; UART_RX:data_receive|data_index[1] ; UART_RX:data_receive|CLK_DIV:c_UART_CLK|clk ; UART_RX:data_receive|CLK_DIV:c_UART_CLK|clk ; 1.000        ; -0.081     ; 2.856      ;
; -1.936 ; UART_RX:data_receive|data_index[0] ; UART_RX:data_receive|data_index[0] ; UART_RX:data_receive|CLK_DIV:c_UART_CLK|clk ; UART_RX:data_receive|CLK_DIV:c_UART_CLK|clk ; 1.000        ; -0.081     ; 2.856      ;
; -1.927 ; UART_RX:data_receive|data_index[1] ; UART_RX:data_receive|data_index[1] ; UART_RX:data_receive|CLK_DIV:c_UART_CLK|clk ; UART_RX:data_receive|CLK_DIV:c_UART_CLK|clk ; 1.000        ; -0.081     ; 2.847      ;
; -1.927 ; UART_RX:data_receive|data_index[1] ; UART_RX:data_receive|data_index[0] ; UART_RX:data_receive|CLK_DIV:c_UART_CLK|clk ; UART_RX:data_receive|CLK_DIV:c_UART_CLK|clk ; 1.000        ; -0.081     ; 2.847      ;
; -1.889 ; UART_RX:data_receive|data_index[0] ; UART_RX:data_receive|o_DATA[7]     ; UART_RX:data_receive|CLK_DIV:c_UART_CLK|clk ; UART_RX:data_receive|CLK_DIV:c_UART_CLK|clk ; 1.000        ; -0.081     ; 2.809      ;
; -1.889 ; UART_RX:data_receive|data_index[0] ; UART_RX:data_receive|o_DATA[5]     ; UART_RX:data_receive|CLK_DIV:c_UART_CLK|clk ; UART_RX:data_receive|CLK_DIV:c_UART_CLK|clk ; 1.000        ; -0.081     ; 2.809      ;
; -1.889 ; UART_RX:data_receive|data_index[0] ; UART_RX:data_receive|o_DATA[4]     ; UART_RX:data_receive|CLK_DIV:c_UART_CLK|clk ; UART_RX:data_receive|CLK_DIV:c_UART_CLK|clk ; 1.000        ; -0.081     ; 2.809      ;
; -1.889 ; UART_RX:data_receive|data_index[0] ; UART_RX:data_receive|o_DATA[3]     ; UART_RX:data_receive|CLK_DIV:c_UART_CLK|clk ; UART_RX:data_receive|CLK_DIV:c_UART_CLK|clk ; 1.000        ; -0.081     ; 2.809      ;
; -1.889 ; UART_RX:data_receive|data_index[0] ; UART_RX:data_receive|o_DATA[2]     ; UART_RX:data_receive|CLK_DIV:c_UART_CLK|clk ; UART_RX:data_receive|CLK_DIV:c_UART_CLK|clk ; 1.000        ; -0.081     ; 2.809      ;
; -1.886 ; UART_RX:data_receive|data_index[2] ; UART_RX:data_receive|DATA[6]       ; UART_RX:data_receive|CLK_DIV:c_UART_CLK|clk ; UART_RX:data_receive|CLK_DIV:c_UART_CLK|clk ; 1.000        ; -0.082     ; 2.805      ;
; -1.840 ; UART_RX:data_receive|data_index[2] ; UART_RX:data_receive|DATA[1]       ; UART_RX:data_receive|CLK_DIV:c_UART_CLK|clk ; UART_RX:data_receive|CLK_DIV:c_UART_CLK|clk ; 1.000        ; -0.082     ; 2.759      ;
; -1.839 ; UART_RX:data_receive|data_index[2] ; UART_RX:data_receive|DATA[4]       ; UART_RX:data_receive|CLK_DIV:c_UART_CLK|clk ; UART_RX:data_receive|CLK_DIV:c_UART_CLK|clk ; 1.000        ; -0.081     ; 2.759      ;
; -1.829 ; UART_RX:data_receive|data_index[1] ; UART_RX:data_receive|o_DATA[7]     ; UART_RX:data_receive|CLK_DIV:c_UART_CLK|clk ; UART_RX:data_receive|CLK_DIV:c_UART_CLK|clk ; 1.000        ; -0.081     ; 2.749      ;
; -1.829 ; UART_RX:data_receive|data_index[1] ; UART_RX:data_receive|o_DATA[5]     ; UART_RX:data_receive|CLK_DIV:c_UART_CLK|clk ; UART_RX:data_receive|CLK_DIV:c_UART_CLK|clk ; 1.000        ; -0.081     ; 2.749      ;
; -1.829 ; UART_RX:data_receive|data_index[1] ; UART_RX:data_receive|o_DATA[4]     ; UART_RX:data_receive|CLK_DIV:c_UART_CLK|clk ; UART_RX:data_receive|CLK_DIV:c_UART_CLK|clk ; 1.000        ; -0.081     ; 2.749      ;
; -1.829 ; UART_RX:data_receive|data_index[1] ; UART_RX:data_receive|o_DATA[3]     ; UART_RX:data_receive|CLK_DIV:c_UART_CLK|clk ; UART_RX:data_receive|CLK_DIV:c_UART_CLK|clk ; 1.000        ; -0.081     ; 2.749      ;
; -1.829 ; UART_RX:data_receive|data_index[1] ; UART_RX:data_receive|o_DATA[2]     ; UART_RX:data_receive|CLK_DIV:c_UART_CLK|clk ; UART_RX:data_receive|CLK_DIV:c_UART_CLK|clk ; 1.000        ; -0.081     ; 2.749      ;
; -1.814 ; UART_RX:data_receive|data_index[3] ; UART_RX:data_receive|DATA[6]       ; UART_RX:data_receive|CLK_DIV:c_UART_CLK|clk ; UART_RX:data_receive|CLK_DIV:c_UART_CLK|clk ; 1.000        ; -0.082     ; 2.733      ;
; -1.802 ; UART_RX:data_receive|middle        ; UART_RX:data_receive|o_DATA[6]     ; UART_RX:data_receive|CLK_DIV:c_UART_CLK|clk ; UART_RX:data_receive|CLK_DIV:c_UART_CLK|clk ; 1.000        ; -0.082     ; 2.721      ;
; -1.802 ; UART_RX:data_receive|middle        ; UART_RX:data_receive|o_DATA[1]     ; UART_RX:data_receive|CLK_DIV:c_UART_CLK|clk ; UART_RX:data_receive|CLK_DIV:c_UART_CLK|clk ; 1.000        ; -0.082     ; 2.721      ;
; -1.802 ; UART_RX:data_receive|middle        ; UART_RX:data_receive|o_DATA[0]     ; UART_RX:data_receive|CLK_DIV:c_UART_CLK|clk ; UART_RX:data_receive|CLK_DIV:c_UART_CLK|clk ; 1.000        ; -0.082     ; 2.721      ;
; -1.769 ; UART_RX:data_receive|data_index[0] ; UART_RX:data_receive|DATA[2]       ; UART_RX:data_receive|CLK_DIV:c_UART_CLK|clk ; UART_RX:data_receive|CLK_DIV:c_UART_CLK|clk ; 1.000        ; -0.081     ; 2.689      ;
; -1.768 ; UART_RX:data_receive|data_index[3] ; UART_RX:data_receive|DATA[1]       ; UART_RX:data_receive|CLK_DIV:c_UART_CLK|clk ; UART_RX:data_receive|CLK_DIV:c_UART_CLK|clk ; 1.000        ; -0.082     ; 2.687      ;
; -1.767 ; UART_RX:data_receive|data_index[3] ; UART_RX:data_receive|DATA[4]       ; UART_RX:data_receive|CLK_DIV:c_UART_CLK|clk ; UART_RX:data_receive|CLK_DIV:c_UART_CLK|clk ; 1.000        ; -0.081     ; 2.687      ;
; -1.766 ; UART_RX:data_receive|data_index[0] ; UART_RX:data_receive|DATA[3]       ; UART_RX:data_receive|CLK_DIV:c_UART_CLK|clk ; UART_RX:data_receive|CLK_DIV:c_UART_CLK|clk ; 1.000        ; -0.081     ; 2.686      ;
; -1.764 ; UART_RX:data_receive|data_index[0] ; UART_RX:data_receive|DATA[7]       ; UART_RX:data_receive|CLK_DIV:c_UART_CLK|clk ; UART_RX:data_receive|CLK_DIV:c_UART_CLK|clk ; 1.000        ; -0.081     ; 2.684      ;
; -1.763 ; UART_RX:data_receive|data_index[0] ; UART_RX:data_receive|DATA[5]       ; UART_RX:data_receive|CLK_DIV:c_UART_CLK|clk ; UART_RX:data_receive|CLK_DIV:c_UART_CLK|clk ; 1.000        ; -0.081     ; 2.683      ;
; -1.747 ; UART_RX:data_receive|data_index[3] ; UART_RX:data_receive|data_index[1] ; UART_RX:data_receive|CLK_DIV:c_UART_CLK|clk ; UART_RX:data_receive|CLK_DIV:c_UART_CLK|clk ; 1.000        ; -0.081     ; 2.667      ;
; -1.747 ; UART_RX:data_receive|data_index[3] ; UART_RX:data_receive|data_index[0] ; UART_RX:data_receive|CLK_DIV:c_UART_CLK|clk ; UART_RX:data_receive|CLK_DIV:c_UART_CLK|clk ; 1.000        ; -0.081     ; 2.667      ;
; -1.741 ; UART_RX:data_receive|data_index[0] ; UART_RX:data_receive|data_index[3] ; UART_RX:data_receive|CLK_DIV:c_UART_CLK|clk ; UART_RX:data_receive|CLK_DIV:c_UART_CLK|clk ; 1.000        ; -0.081     ; 2.661      ;
; -1.739 ; UART_RX:data_receive|data_index[0] ; UART_RX:data_receive|data_index[2] ; UART_RX:data_receive|CLK_DIV:c_UART_CLK|clk ; UART_RX:data_receive|CLK_DIV:c_UART_CLK|clk ; 1.000        ; -0.081     ; 2.659      ;
; -1.732 ; UART_RX:data_receive|data_index[1] ; UART_RX:data_receive|data_index[3] ; UART_RX:data_receive|CLK_DIV:c_UART_CLK|clk ; UART_RX:data_receive|CLK_DIV:c_UART_CLK|clk ; 1.000        ; -0.081     ; 2.652      ;
; -1.731 ; UART_RX:data_receive|act_state     ; UART_RX:data_receive|DATA[6]       ; UART_RX:data_receive|CLK_DIV:c_UART_CLK|clk ; UART_RX:data_receive|CLK_DIV:c_UART_CLK|clk ; 1.000        ; -0.082     ; 2.650      ;
; -1.730 ; UART_RX:data_receive|data_index[1] ; UART_RX:data_receive|data_index[2] ; UART_RX:data_receive|CLK_DIV:c_UART_CLK|clk ; UART_RX:data_receive|CLK_DIV:c_UART_CLK|clk ; 1.000        ; -0.081     ; 2.650      ;
; -1.722 ; UART_RX:data_receive|data_index[1] ; UART_RX:data_receive|DATA[0]       ; UART_RX:data_receive|CLK_DIV:c_UART_CLK|clk ; UART_RX:data_receive|CLK_DIV:c_UART_CLK|clk ; 1.000        ; -0.081     ; 2.642      ;
; -1.714 ; UART_RX:data_receive|middle        ; UART_RX:data_receive|DATA[6]       ; UART_RX:data_receive|CLK_DIV:c_UART_CLK|clk ; UART_RX:data_receive|CLK_DIV:c_UART_CLK|clk ; 1.000        ; -0.082     ; 2.633      ;
; -1.685 ; UART_RX:data_receive|act_state     ; UART_RX:data_receive|DATA[1]       ; UART_RX:data_receive|CLK_DIV:c_UART_CLK|clk ; UART_RX:data_receive|CLK_DIV:c_UART_CLK|clk ; 1.000        ; -0.082     ; 2.604      ;
; -1.684 ; UART_RX:data_receive|act_state     ; UART_RX:data_receive|DATA[4]       ; UART_RX:data_receive|CLK_DIV:c_UART_CLK|clk ; UART_RX:data_receive|CLK_DIV:c_UART_CLK|clk ; 1.000        ; -0.081     ; 2.604      ;
; -1.668 ; UART_RX:data_receive|middle        ; UART_RX:data_receive|DATA[1]       ; UART_RX:data_receive|CLK_DIV:c_UART_CLK|clk ; UART_RX:data_receive|CLK_DIV:c_UART_CLK|clk ; 1.000        ; -0.082     ; 2.587      ;
; -1.667 ; UART_RX:data_receive|middle        ; UART_RX:data_receive|DATA[4]       ; UART_RX:data_receive|CLK_DIV:c_UART_CLK|clk ; UART_RX:data_receive|CLK_DIV:c_UART_CLK|clk ; 1.000        ; -0.081     ; 2.587      ;
; -1.632 ; UART_RX:data_receive|act_state     ; UART_RX:data_receive|o_DATA[6]     ; UART_RX:data_receive|CLK_DIV:c_UART_CLK|clk ; UART_RX:data_receive|CLK_DIV:c_UART_CLK|clk ; 1.000        ; -0.082     ; 2.551      ;
; -1.632 ; UART_RX:data_receive|act_state     ; UART_RX:data_receive|o_DATA[1]     ; UART_RX:data_receive|CLK_DIV:c_UART_CLK|clk ; UART_RX:data_receive|CLK_DIV:c_UART_CLK|clk ; 1.000        ; -0.082     ; 2.551      ;
; -1.632 ; UART_RX:data_receive|act_state     ; UART_RX:data_receive|o_DATA[0]     ; UART_RX:data_receive|CLK_DIV:c_UART_CLK|clk ; UART_RX:data_receive|CLK_DIV:c_UART_CLK|clk ; 1.000        ; -0.082     ; 2.551      ;
; -1.630 ; UART_RX:data_receive|data_index[2] ; UART_RX:data_receive|DATA[2]       ; UART_RX:data_receive|CLK_DIV:c_UART_CLK|clk ; UART_RX:data_receive|CLK_DIV:c_UART_CLK|clk ; 1.000        ; -0.081     ; 2.550      ;
; -1.627 ; UART_RX:data_receive|data_index[2] ; UART_RX:data_receive|DATA[3]       ; UART_RX:data_receive|CLK_DIV:c_UART_CLK|clk ; UART_RX:data_receive|CLK_DIV:c_UART_CLK|clk ; 1.000        ; -0.081     ; 2.547      ;
; -1.625 ; UART_RX:data_receive|data_index[2] ; UART_RX:data_receive|DATA[7]       ; UART_RX:data_receive|CLK_DIV:c_UART_CLK|clk ; UART_RX:data_receive|CLK_DIV:c_UART_CLK|clk ; 1.000        ; -0.081     ; 2.545      ;
; -1.624 ; UART_RX:data_receive|data_index[2] ; UART_RX:data_receive|DATA[5]       ; UART_RX:data_receive|CLK_DIV:c_UART_CLK|clk ; UART_RX:data_receive|CLK_DIV:c_UART_CLK|clk ; 1.000        ; -0.081     ; 2.544      ;
; -1.609 ; UART_RX:data_receive|data_index[2] ; UART_RX:data_receive|data_index[1] ; UART_RX:data_receive|CLK_DIV:c_UART_CLK|clk ; UART_RX:data_receive|CLK_DIV:c_UART_CLK|clk ; 1.000        ; -0.081     ; 2.529      ;
; -1.609 ; UART_RX:data_receive|data_index[2] ; UART_RX:data_receive|data_index[0] ; UART_RX:data_receive|CLK_DIV:c_UART_CLK|clk ; UART_RX:data_receive|CLK_DIV:c_UART_CLK|clk ; 1.000        ; -0.081     ; 2.529      ;
; -1.595 ; UART_RX:data_receive|data_index[3] ; UART_RX:data_receive|o_DATA[6]     ; UART_RX:data_receive|CLK_DIV:c_UART_CLK|clk ; UART_RX:data_receive|CLK_DIV:c_UART_CLK|clk ; 1.000        ; -0.082     ; 2.514      ;
; -1.595 ; UART_RX:data_receive|data_index[3] ; UART_RX:data_receive|o_DATA[1]     ; UART_RX:data_receive|CLK_DIV:c_UART_CLK|clk ; UART_RX:data_receive|CLK_DIV:c_UART_CLK|clk ; 1.000        ; -0.082     ; 2.514      ;
; -1.595 ; UART_RX:data_receive|data_index[3] ; UART_RX:data_receive|o_DATA[0]     ; UART_RX:data_receive|CLK_DIV:c_UART_CLK|clk ; UART_RX:data_receive|CLK_DIV:c_UART_CLK|clk ; 1.000        ; -0.082     ; 2.514      ;
; -1.587 ; UART_RX:data_receive|middle        ; UART_RX:data_receive|o_DATA[7]     ; UART_RX:data_receive|CLK_DIV:c_UART_CLK|clk ; UART_RX:data_receive|CLK_DIV:c_UART_CLK|clk ; 1.000        ; -0.081     ; 2.507      ;
; -1.587 ; UART_RX:data_receive|middle        ; UART_RX:data_receive|o_DATA[5]     ; UART_RX:data_receive|CLK_DIV:c_UART_CLK|clk ; UART_RX:data_receive|CLK_DIV:c_UART_CLK|clk ; 1.000        ; -0.081     ; 2.507      ;
; -1.587 ; UART_RX:data_receive|middle        ; UART_RX:data_receive|o_DATA[4]     ; UART_RX:data_receive|CLK_DIV:c_UART_CLK|clk ; UART_RX:data_receive|CLK_DIV:c_UART_CLK|clk ; 1.000        ; -0.081     ; 2.507      ;
; -1.587 ; UART_RX:data_receive|middle        ; UART_RX:data_receive|o_DATA[3]     ; UART_RX:data_receive|CLK_DIV:c_UART_CLK|clk ; UART_RX:data_receive|CLK_DIV:c_UART_CLK|clk ; 1.000        ; -0.081     ; 2.507      ;
; -1.587 ; UART_RX:data_receive|middle        ; UART_RX:data_receive|o_DATA[2]     ; UART_RX:data_receive|CLK_DIV:c_UART_CLK|clk ; UART_RX:data_receive|CLK_DIV:c_UART_CLK|clk ; 1.000        ; -0.081     ; 2.507      ;
; -1.558 ; UART_RX:data_receive|data_index[3] ; UART_RX:data_receive|DATA[2]       ; UART_RX:data_receive|CLK_DIV:c_UART_CLK|clk ; UART_RX:data_receive|CLK_DIV:c_UART_CLK|clk ; 1.000        ; -0.081     ; 2.478      ;
; -1.555 ; UART_RX:data_receive|data_index[3] ; UART_RX:data_receive|DATA[3]       ; UART_RX:data_receive|CLK_DIV:c_UART_CLK|clk ; UART_RX:data_receive|CLK_DIV:c_UART_CLK|clk ; 1.000        ; -0.081     ; 2.475      ;
; -1.553 ; UART_RX:data_receive|data_index[3] ; UART_RX:data_receive|DATA[7]       ; UART_RX:data_receive|CLK_DIV:c_UART_CLK|clk ; UART_RX:data_receive|CLK_DIV:c_UART_CLK|clk ; 1.000        ; -0.081     ; 2.473      ;
; -1.552 ; UART_RX:data_receive|data_index[3] ; UART_RX:data_receive|DATA[5]       ; UART_RX:data_receive|CLK_DIV:c_UART_CLK|clk ; UART_RX:data_receive|CLK_DIV:c_UART_CLK|clk ; 1.000        ; -0.081     ; 2.472      ;
; -1.552 ; UART_RX:data_receive|data_index[3] ; UART_RX:data_receive|data_index[3] ; UART_RX:data_receive|CLK_DIV:c_UART_CLK|clk ; UART_RX:data_receive|CLK_DIV:c_UART_CLK|clk ; 1.000        ; -0.081     ; 2.472      ;
; -1.550 ; UART_RX:data_receive|data_index[3] ; UART_RX:data_receive|data_index[2] ; UART_RX:data_receive|CLK_DIV:c_UART_CLK|clk ; UART_RX:data_receive|CLK_DIV:c_UART_CLK|clk ; 1.000        ; -0.081     ; 2.470      ;
; -1.492 ; UART_RX:data_receive|data_index[0] ; UART_RX:data_receive|DATA[0]       ; UART_RX:data_receive|CLK_DIV:c_UART_CLK|clk ; UART_RX:data_receive|CLK_DIV:c_UART_CLK|clk ; 1.000        ; -0.081     ; 2.412      ;
; -1.486 ; UART_RX:data_receive|act_state     ; UART_RX:data_receive|DATA[2]       ; UART_RX:data_receive|CLK_DIV:c_UART_CLK|clk ; UART_RX:data_receive|CLK_DIV:c_UART_CLK|clk ; 1.000        ; -0.081     ; 2.406      ;
; -1.482 ; UART_RX:data_receive|act_state     ; UART_RX:data_receive|DATA[3]       ; UART_RX:data_receive|CLK_DIV:c_UART_CLK|clk ; UART_RX:data_receive|CLK_DIV:c_UART_CLK|clk ; 1.000        ; -0.081     ; 2.402      ;
; -1.480 ; UART_RX:data_receive|act_state     ; UART_RX:data_receive|DATA[7]       ; UART_RX:data_receive|CLK_DIV:c_UART_CLK|clk ; UART_RX:data_receive|CLK_DIV:c_UART_CLK|clk ; 1.000        ; -0.081     ; 2.400      ;
; -1.478 ; UART_RX:data_receive|act_state     ; UART_RX:data_receive|DATA[5]       ; UART_RX:data_receive|CLK_DIV:c_UART_CLK|clk ; UART_RX:data_receive|CLK_DIV:c_UART_CLK|clk ; 1.000        ; -0.081     ; 2.398      ;
; -1.458 ; UART_RX:data_receive|middle        ; UART_RX:data_receive|DATA[2]       ; UART_RX:data_receive|CLK_DIV:c_UART_CLK|clk ; UART_RX:data_receive|CLK_DIV:c_UART_CLK|clk ; 1.000        ; -0.081     ; 2.378      ;
; -1.455 ; UART_RX:data_receive|middle        ; UART_RX:data_receive|DATA[3]       ; UART_RX:data_receive|CLK_DIV:c_UART_CLK|clk ; UART_RX:data_receive|CLK_DIV:c_UART_CLK|clk ; 1.000        ; -0.081     ; 2.375      ;
; -1.453 ; UART_RX:data_receive|middle        ; UART_RX:data_receive|DATA[7]       ; UART_RX:data_receive|CLK_DIV:c_UART_CLK|clk ; UART_RX:data_receive|CLK_DIV:c_UART_CLK|clk ; 1.000        ; -0.081     ; 2.373      ;
; -1.452 ; UART_RX:data_receive|middle        ; UART_RX:data_receive|DATA[5]       ; UART_RX:data_receive|CLK_DIV:c_UART_CLK|clk ; UART_RX:data_receive|CLK_DIV:c_UART_CLK|clk ; 1.000        ; -0.081     ; 2.372      ;
; -1.417 ; UART_RX:data_receive|act_state     ; UART_RX:data_receive|o_DATA[7]     ; UART_RX:data_receive|CLK_DIV:c_UART_CLK|clk ; UART_RX:data_receive|CLK_DIV:c_UART_CLK|clk ; 1.000        ; -0.081     ; 2.337      ;
; -1.417 ; UART_RX:data_receive|act_state     ; UART_RX:data_receive|o_DATA[5]     ; UART_RX:data_receive|CLK_DIV:c_UART_CLK|clk ; UART_RX:data_receive|CLK_DIV:c_UART_CLK|clk ; 1.000        ; -0.081     ; 2.337      ;
; -1.417 ; UART_RX:data_receive|act_state     ; UART_RX:data_receive|o_DATA[4]     ; UART_RX:data_receive|CLK_DIV:c_UART_CLK|clk ; UART_RX:data_receive|CLK_DIV:c_UART_CLK|clk ; 1.000        ; -0.081     ; 2.337      ;
; -1.417 ; UART_RX:data_receive|act_state     ; UART_RX:data_receive|o_DATA[3]     ; UART_RX:data_receive|CLK_DIV:c_UART_CLK|clk ; UART_RX:data_receive|CLK_DIV:c_UART_CLK|clk ; 1.000        ; -0.081     ; 2.337      ;
+--------+------------------------------------+------------------------------------+---------------------------------------------+---------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'i_FPGA_CLK'                                                                                                                                                                         ;
+-------+--------------------------------------------------+--------------------------------------------------+---------------------------------------------+-------------+--------------+------------+------------+
; Slack ; From Node                                        ; To Node                                          ; Launch Clock                                ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------------------------+--------------------------------------------------+---------------------------------------------+-------------+--------------+------------+------------+
; 0.452 ; LCD:data_printing|act_state.S6                   ; LCD:data_printing|act_state.S6                   ; i_FPGA_CLK                                  ; i_FPGA_CLK  ; 0.000        ; 0.082      ; 0.746      ;
; 0.492 ; LCD:data_printing|act_state.S6                   ; LCD:data_printing|act_state.S0                   ; i_FPGA_CLK                                  ; i_FPGA_CLK  ; 0.000        ; 0.082      ; 0.786      ;
; 0.500 ; LCD:data_printing|act_state.S8                   ; LCD:data_printing|act_state.IDLE                 ; i_FPGA_CLK                                  ; i_FPGA_CLK  ; 0.000        ; 0.082      ; 0.794      ;
; 0.508 ; LCD:data_printing|act_state.S2                   ; LCD:data_printing|act_state.S3                   ; i_FPGA_CLK                                  ; i_FPGA_CLK  ; 0.000        ; 0.082      ; 0.802      ;
; 0.518 ; LCD:data_printing|act_state.S0                   ; LCD:data_printing|act_state.S1                   ; i_FPGA_CLK                                  ; i_FPGA_CLK  ; 0.000        ; 0.082      ; 0.812      ;
; 0.542 ; LCD:data_printing|act_state.S7                   ; LCD:data_printing|act_state.S8                   ; i_FPGA_CLK                                  ; i_FPGA_CLK  ; 0.000        ; 0.082      ; 0.836      ;
; 0.697 ; LCD:data_printing|act_state.S1                   ; LCD:data_printing|act_state.S2                   ; i_FPGA_CLK                                  ; i_FPGA_CLK  ; 0.000        ; 0.082      ; 0.991      ;
; 0.698 ; LCD:data_printing|act_state.S3                   ; LCD:data_printing|act_state.S4                   ; i_FPGA_CLK                                  ; i_FPGA_CLK  ; 0.000        ; 0.082      ; 0.992      ;
; 0.731 ; LCD:data_printing|act_state.S4                   ; LCD:data_printing|act_state.S5                   ; i_FPGA_CLK                                  ; i_FPGA_CLK  ; 0.000        ; 0.082      ; 1.025      ;
; 0.744 ; LCD:data_printing|count[15]                      ; LCD:data_printing|count[15]                      ; i_FPGA_CLK                                  ; i_FPGA_CLK  ; 0.000        ; 0.082      ; 1.038      ;
; 0.744 ; LCD:data_printing|count[14]                      ; LCD:data_printing|count[14]                      ; i_FPGA_CLK                                  ; i_FPGA_CLK  ; 0.000        ; 0.082      ; 1.038      ;
; 0.744 ; LCD:data_printing|count[3]                       ; LCD:data_printing|count[3]                       ; i_FPGA_CLK                                  ; i_FPGA_CLK  ; 0.000        ; 0.082      ; 1.038      ;
; 0.746 ; LCD:data_printing|count[19]                      ; LCD:data_printing|count[19]                      ; i_FPGA_CLK                                  ; i_FPGA_CLK  ; 0.000        ; 0.082      ; 1.040      ;
; 0.747 ; LCD:data_printing|count[20]                      ; LCD:data_printing|count[20]                      ; i_FPGA_CLK                                  ; i_FPGA_CLK  ; 0.000        ; 0.082      ; 1.041      ;
; 0.757 ; LCD:data_printing|act_state.IDLE                 ; LCD:data_printing|act_state.S6                   ; i_FPGA_CLK                                  ; i_FPGA_CLK  ; 0.000        ; 0.082      ; 1.051      ;
; 0.760 ; UART_RX:data_receive|CLK_DIV:c_UART_CLK|clks[3]  ; UART_RX:data_receive|CLK_DIV:c_UART_CLK|clks[3]  ; i_FPGA_CLK                                  ; i_FPGA_CLK  ; 0.000        ; 0.081      ; 1.053      ;
; 0.760 ; UART_RX:data_receive|CLK_DIV:c_UART_CLK|clks[15] ; UART_RX:data_receive|CLK_DIV:c_UART_CLK|clks[15] ; i_FPGA_CLK                                  ; i_FPGA_CLK  ; 0.000        ; 0.081      ; 1.053      ;
; 0.760 ; UART_RX:data_receive|CLK_DIV:c_UART_CLK|clks[19] ; UART_RX:data_receive|CLK_DIV:c_UART_CLK|clks[19] ; i_FPGA_CLK                                  ; i_FPGA_CLK  ; 0.000        ; 0.082      ; 1.054      ;
; 0.760 ; LCD:data_printing|count[11]                      ; LCD:data_printing|count[11]                      ; i_FPGA_CLK                                  ; i_FPGA_CLK  ; 0.000        ; 0.082      ; 1.054      ;
; 0.760 ; LCD:data_printing|count[1]                       ; LCD:data_printing|count[1]                       ; i_FPGA_CLK                                  ; i_FPGA_CLK  ; 0.000        ; 0.082      ; 1.054      ;
; 0.761 ; UART_RX:data_receive|CLK_DIV:c_UART_CLK|clks[0]  ; UART_RX:data_receive|CLK_DIV:c_UART_CLK|clks[0]  ; i_FPGA_CLK                                  ; i_FPGA_CLK  ; 0.000        ; 0.081      ; 1.054      ;
; 0.761 ; UART_RX:data_receive|CLK_DIV:c_UART_CLK|clks[1]  ; UART_RX:data_receive|CLK_DIV:c_UART_CLK|clks[1]  ; i_FPGA_CLK                                  ; i_FPGA_CLK  ; 0.000        ; 0.081      ; 1.054      ;
; 0.761 ; UART_RX:data_receive|CLK_DIV:c_UART_CLK|clks[5]  ; UART_RX:data_receive|CLK_DIV:c_UART_CLK|clks[5]  ; i_FPGA_CLK                                  ; i_FPGA_CLK  ; 0.000        ; 0.081      ; 1.054      ;
; 0.761 ; UART_RX:data_receive|CLK_DIV:c_UART_CLK|clks[11] ; UART_RX:data_receive|CLK_DIV:c_UART_CLK|clks[11] ; i_FPGA_CLK                                  ; i_FPGA_CLK  ; 0.000        ; 0.081      ; 1.054      ;
; 0.761 ; UART_RX:data_receive|CLK_DIV:c_UART_CLK|clks[13] ; UART_RX:data_receive|CLK_DIV:c_UART_CLK|clks[13] ; i_FPGA_CLK                                  ; i_FPGA_CLK  ; 0.000        ; 0.081      ; 1.054      ;
; 0.761 ; UART_RX:data_receive|CLK_DIV:c_UART_CLK|clks[17] ; UART_RX:data_receive|CLK_DIV:c_UART_CLK|clks[17] ; i_FPGA_CLK                                  ; i_FPGA_CLK  ; 0.000        ; 0.082      ; 1.055      ;
; 0.761 ; UART_RX:data_receive|CLK_DIV:c_UART_CLK|clks[21] ; UART_RX:data_receive|CLK_DIV:c_UART_CLK|clks[21] ; i_FPGA_CLK                                  ; i_FPGA_CLK  ; 0.000        ; 0.082      ; 1.055      ;
; 0.761 ; UART_RX:data_receive|CLK_DIV:c_UART_CLK|clks[27] ; UART_RX:data_receive|CLK_DIV:c_UART_CLK|clks[27] ; i_FPGA_CLK                                  ; i_FPGA_CLK  ; 0.000        ; 0.082      ; 1.055      ;
; 0.761 ; UART_RX:data_receive|CLK_DIV:c_UART_CLK|clks[29] ; UART_RX:data_receive|CLK_DIV:c_UART_CLK|clks[29] ; i_FPGA_CLK                                  ; i_FPGA_CLK  ; 0.000        ; 0.082      ; 1.055      ;
; 0.761 ; LCD:data_printing|count[9]                       ; LCD:data_printing|count[9]                       ; i_FPGA_CLK                                  ; i_FPGA_CLK  ; 0.000        ; 0.082      ; 1.055      ;
; 0.762 ; UART_RX:data_receive|CLK_DIV:c_UART_CLK|clks[31] ; UART_RX:data_receive|CLK_DIV:c_UART_CLK|clks[31] ; i_FPGA_CLK                                  ; i_FPGA_CLK  ; 0.000        ; 0.082      ; 1.056      ;
; 0.762 ; UART_RX:data_receive|CLK_DIV:c_UART_CLK|clks[16] ; UART_RX:data_receive|CLK_DIV:c_UART_CLK|clks[16] ; i_FPGA_CLK                                  ; i_FPGA_CLK  ; 0.000        ; 0.082      ; 1.056      ;
; 0.762 ; LCD:data_printing|count[6]                       ; LCD:data_printing|count[6]                       ; i_FPGA_CLK                                  ; i_FPGA_CLK  ; 0.000        ; 0.082      ; 1.056      ;
; 0.763 ; UART_RX:data_receive|CLK_DIV:c_UART_CLK|clks[2]  ; UART_RX:data_receive|CLK_DIV:c_UART_CLK|clks[2]  ; i_FPGA_CLK                                  ; i_FPGA_CLK  ; 0.000        ; 0.081      ; 1.056      ;
; 0.763 ; UART_RX:data_receive|CLK_DIV:c_UART_CLK|clks[6]  ; UART_RX:data_receive|CLK_DIV:c_UART_CLK|clks[6]  ; i_FPGA_CLK                                  ; i_FPGA_CLK  ; 0.000        ; 0.081      ; 1.056      ;
; 0.763 ; UART_RX:data_receive|CLK_DIV:c_UART_CLK|clks[7]  ; UART_RX:data_receive|CLK_DIV:c_UART_CLK|clks[7]  ; i_FPGA_CLK                                  ; i_FPGA_CLK  ; 0.000        ; 0.081      ; 1.056      ;
; 0.763 ; UART_RX:data_receive|CLK_DIV:c_UART_CLK|clks[9]  ; UART_RX:data_receive|CLK_DIV:c_UART_CLK|clks[9]  ; i_FPGA_CLK                                  ; i_FPGA_CLK  ; 0.000        ; 0.081      ; 1.056      ;
; 0.763 ; UART_RX:data_receive|CLK_DIV:c_UART_CLK|clks[18] ; UART_RX:data_receive|CLK_DIV:c_UART_CLK|clks[18] ; i_FPGA_CLK                                  ; i_FPGA_CLK  ; 0.000        ; 0.082      ; 1.057      ;
; 0.763 ; UART_RX:data_receive|CLK_DIV:c_UART_CLK|clks[22] ; UART_RX:data_receive|CLK_DIV:c_UART_CLK|clks[22] ; i_FPGA_CLK                                  ; i_FPGA_CLK  ; 0.000        ; 0.082      ; 1.057      ;
; 0.763 ; UART_RX:data_receive|CLK_DIV:c_UART_CLK|clks[23] ; UART_RX:data_receive|CLK_DIV:c_UART_CLK|clks[23] ; i_FPGA_CLK                                  ; i_FPGA_CLK  ; 0.000        ; 0.082      ; 1.057      ;
; 0.763 ; UART_RX:data_receive|CLK_DIV:c_UART_CLK|clks[25] ; UART_RX:data_receive|CLK_DIV:c_UART_CLK|clks[25] ; i_FPGA_CLK                                  ; i_FPGA_CLK  ; 0.000        ; 0.082      ; 1.057      ;
; 0.763 ; LCD:data_printing|count[16]                      ; LCD:data_printing|count[16]                      ; i_FPGA_CLK                                  ; i_FPGA_CLK  ; 0.000        ; 0.082      ; 1.057      ;
; 0.763 ; LCD:data_printing|count[12]                      ; LCD:data_printing|count[12]                      ; i_FPGA_CLK                                  ; i_FPGA_CLK  ; 0.000        ; 0.082      ; 1.057      ;
; 0.764 ; UART_RX:data_receive|CLK_DIV:c_UART_CLK|clks[4]  ; UART_RX:data_receive|CLK_DIV:c_UART_CLK|clks[4]  ; i_FPGA_CLK                                  ; i_FPGA_CLK  ; 0.000        ; 0.081      ; 1.057      ;
; 0.764 ; UART_RX:data_receive|CLK_DIV:c_UART_CLK|clks[12] ; UART_RX:data_receive|CLK_DIV:c_UART_CLK|clks[12] ; i_FPGA_CLK                                  ; i_FPGA_CLK  ; 0.000        ; 0.081      ; 1.057      ;
; 0.764 ; UART_RX:data_receive|CLK_DIV:c_UART_CLK|clks[14] ; UART_RX:data_receive|CLK_DIV:c_UART_CLK|clks[14] ; i_FPGA_CLK                                  ; i_FPGA_CLK  ; 0.000        ; 0.081      ; 1.057      ;
; 0.764 ; UART_RX:data_receive|CLK_DIV:c_UART_CLK|clks[20] ; UART_RX:data_receive|CLK_DIV:c_UART_CLK|clks[20] ; i_FPGA_CLK                                  ; i_FPGA_CLK  ; 0.000        ; 0.082      ; 1.058      ;
; 0.764 ; UART_RX:data_receive|CLK_DIV:c_UART_CLK|clks[30] ; UART_RX:data_receive|CLK_DIV:c_UART_CLK|clks[30] ; i_FPGA_CLK                                  ; i_FPGA_CLK  ; 0.000        ; 0.082      ; 1.058      ;
; 0.764 ; LCD:data_printing|count[4]                       ; LCD:data_printing|count[4]                       ; i_FPGA_CLK                                  ; i_FPGA_CLK  ; 0.000        ; 0.082      ; 1.058      ;
; 0.764 ; LCD:data_printing|count[2]                       ; LCD:data_printing|count[2]                       ; i_FPGA_CLK                                  ; i_FPGA_CLK  ; 0.000        ; 0.082      ; 1.058      ;
; 0.765 ; UART_RX:data_receive|CLK_DIV:c_UART_CLK|clks[10] ; UART_RX:data_receive|CLK_DIV:c_UART_CLK|clks[10] ; i_FPGA_CLK                                  ; i_FPGA_CLK  ; 0.000        ; 0.081      ; 1.058      ;
; 0.765 ; UART_RX:data_receive|CLK_DIV:c_UART_CLK|clks[8]  ; UART_RX:data_receive|CLK_DIV:c_UART_CLK|clks[8]  ; i_FPGA_CLK                                  ; i_FPGA_CLK  ; 0.000        ; 0.081      ; 1.058      ;
; 0.765 ; UART_RX:data_receive|CLK_DIV:c_UART_CLK|clks[24] ; UART_RX:data_receive|CLK_DIV:c_UART_CLK|clks[24] ; i_FPGA_CLK                                  ; i_FPGA_CLK  ; 0.000        ; 0.082      ; 1.059      ;
; 0.765 ; UART_RX:data_receive|CLK_DIV:c_UART_CLK|clks[26] ; UART_RX:data_receive|CLK_DIV:c_UART_CLK|clks[26] ; i_FPGA_CLK                                  ; i_FPGA_CLK  ; 0.000        ; 0.082      ; 1.059      ;
; 0.765 ; UART_RX:data_receive|CLK_DIV:c_UART_CLK|clks[28] ; UART_RX:data_receive|CLK_DIV:c_UART_CLK|clks[28] ; i_FPGA_CLK                                  ; i_FPGA_CLK  ; 0.000        ; 0.082      ; 1.059      ;
; 0.797 ; LCD:data_printing|act_state.S6                   ; LCD:data_printing|act_state.S7                   ; i_FPGA_CLK                                  ; i_FPGA_CLK  ; 0.000        ; 0.082      ; 1.091      ;
; 0.830 ; LCD:data_printing|act_state.IDLE                 ; LCD:data_printing|act_state.S0                   ; i_FPGA_CLK                                  ; i_FPGA_CLK  ; 0.000        ; 0.082      ; 1.124      ;
; 0.868 ; UART_RX:data_receive|CLK_DIV:c_UART_CLK|clk      ; UART_RX:data_receive|CLK_DIV:c_UART_CLK|clk      ; UART_RX:data_receive|CLK_DIV:c_UART_CLK|clk ; i_FPGA_CLK  ; 0.000        ; 2.616      ; 3.987      ;
; 1.010 ; LCD:data_printing|act_state.S5                   ; LCD:data_printing|act_state.IDLE                 ; i_FPGA_CLK                                  ; i_FPGA_CLK  ; 0.000        ; 0.082      ; 1.304      ;
; 1.098 ; LCD:data_printing|count[15]                      ; LCD:data_printing|count[16]                      ; i_FPGA_CLK                                  ; i_FPGA_CLK  ; 0.000        ; 0.082      ; 1.392      ;
; 1.098 ; LCD:data_printing|count[3]                       ; LCD:data_printing|count[4]                       ; i_FPGA_CLK                                  ; i_FPGA_CLK  ; 0.000        ; 0.082      ; 1.392      ;
; 1.099 ; UART_RX:data_receive|CLK_DIV:c_UART_CLK|clks[0]  ; UART_RX:data_receive|CLK_DIV:c_UART_CLK|clks[1]  ; i_FPGA_CLK                                  ; i_FPGA_CLK  ; 0.000        ; 0.081      ; 1.392      ;
; 1.100 ; LCD:data_printing|count[19]                      ; LCD:data_printing|count[20]                      ; i_FPGA_CLK                                  ; i_FPGA_CLK  ; 0.000        ; 0.082      ; 1.394      ;
; 1.100 ; LCD:data_printing|count[5]                       ; LCD:data_printing|count[6]                       ; i_FPGA_CLK                                  ; i_FPGA_CLK  ; 0.000        ; 0.082      ; 1.394      ;
; 1.105 ; LCD:data_printing|count[14]                      ; LCD:data_printing|count[15]                      ; i_FPGA_CLK                                  ; i_FPGA_CLK  ; 0.000        ; 0.082      ; 1.399      ;
; 1.108 ; UART_RX:data_receive|CLK_DIV:c_UART_CLK|clks[0]  ; UART_RX:data_receive|CLK_DIV:c_UART_CLK|clks[2]  ; i_FPGA_CLK                                  ; i_FPGA_CLK  ; 0.000        ; 0.081      ; 1.401      ;
; 1.114 ; UART_RX:data_receive|CLK_DIV:c_UART_CLK|clks[15] ; UART_RX:data_receive|CLK_DIV:c_UART_CLK|clks[16] ; i_FPGA_CLK                                  ; i_FPGA_CLK  ; 0.000        ; 0.082      ; 1.408      ;
; 1.114 ; LCD:data_printing|count[11]                      ; LCD:data_printing|count[12]                      ; i_FPGA_CLK                                  ; i_FPGA_CLK  ; 0.000        ; 0.082      ; 1.408      ;
; 1.114 ; LCD:data_printing|count[14]                      ; LCD:data_printing|count[16]                      ; i_FPGA_CLK                                  ; i_FPGA_CLK  ; 0.000        ; 0.082      ; 1.408      ;
; 1.115 ; UART_RX:data_receive|CLK_DIV:c_UART_CLK|clks[17] ; UART_RX:data_receive|CLK_DIV:c_UART_CLK|clks[18] ; i_FPGA_CLK                                  ; i_FPGA_CLK  ; 0.000        ; 0.082      ; 1.409      ;
; 1.115 ; UART_RX:data_receive|CLK_DIV:c_UART_CLK|clks[3]  ; UART_RX:data_receive|CLK_DIV:c_UART_CLK|clks[4]  ; i_FPGA_CLK                                  ; i_FPGA_CLK  ; 0.000        ; 0.081      ; 1.408      ;
; 1.115 ; UART_RX:data_receive|CLK_DIV:c_UART_CLK|clks[19] ; UART_RX:data_receive|CLK_DIV:c_UART_CLK|clks[20] ; i_FPGA_CLK                                  ; i_FPGA_CLK  ; 0.000        ; 0.082      ; 1.409      ;
; 1.115 ; LCD:data_printing|count[1]                       ; LCD:data_printing|count[2]                       ; i_FPGA_CLK                                  ; i_FPGA_CLK  ; 0.000        ; 0.082      ; 1.409      ;
; 1.115 ; UART_RX:data_receive|CLK_DIV:c_UART_CLK|clks[1]  ; UART_RX:data_receive|CLK_DIV:c_UART_CLK|clks[2]  ; i_FPGA_CLK                                  ; i_FPGA_CLK  ; 0.000        ; 0.081      ; 1.408      ;
; 1.116 ; UART_RX:data_receive|CLK_DIV:c_UART_CLK|clks[5]  ; UART_RX:data_receive|CLK_DIV:c_UART_CLK|clks[6]  ; i_FPGA_CLK                                  ; i_FPGA_CLK  ; 0.000        ; 0.081      ; 1.409      ;
; 1.116 ; UART_RX:data_receive|CLK_DIV:c_UART_CLK|clks[21] ; UART_RX:data_receive|CLK_DIV:c_UART_CLK|clks[22] ; i_FPGA_CLK                                  ; i_FPGA_CLK  ; 0.000        ; 0.082      ; 1.410      ;
; 1.116 ; UART_RX:data_receive|CLK_DIV:c_UART_CLK|clks[11] ; UART_RX:data_receive|CLK_DIV:c_UART_CLK|clks[12] ; i_FPGA_CLK                                  ; i_FPGA_CLK  ; 0.000        ; 0.081      ; 1.409      ;
; 1.116 ; UART_RX:data_receive|CLK_DIV:c_UART_CLK|clks[13] ; UART_RX:data_receive|CLK_DIV:c_UART_CLK|clks[14] ; i_FPGA_CLK                                  ; i_FPGA_CLK  ; 0.000        ; 0.081      ; 1.409      ;
; 1.116 ; UART_RX:data_receive|CLK_DIV:c_UART_CLK|clks[29] ; UART_RX:data_receive|CLK_DIV:c_UART_CLK|clks[30] ; i_FPGA_CLK                                  ; i_FPGA_CLK  ; 0.000        ; 0.082      ; 1.410      ;
; 1.116 ; UART_RX:data_receive|CLK_DIV:c_UART_CLK|clks[27] ; UART_RX:data_receive|CLK_DIV:c_UART_CLK|clks[28] ; i_FPGA_CLK                                  ; i_FPGA_CLK  ; 0.000        ; 0.082      ; 1.410      ;
; 1.117 ; UART_RX:data_receive|CLK_DIV:c_UART_CLK|clks[9]  ; UART_RX:data_receive|CLK_DIV:c_UART_CLK|clks[10] ; i_FPGA_CLK                                  ; i_FPGA_CLK  ; 0.000        ; 0.081      ; 1.410      ;
; 1.117 ; UART_RX:data_receive|CLK_DIV:c_UART_CLK|clks[7]  ; UART_RX:data_receive|CLK_DIV:c_UART_CLK|clks[8]  ; i_FPGA_CLK                                  ; i_FPGA_CLK  ; 0.000        ; 0.081      ; 1.410      ;
; 1.117 ; UART_RX:data_receive|CLK_DIV:c_UART_CLK|clks[23] ; UART_RX:data_receive|CLK_DIV:c_UART_CLK|clks[24] ; i_FPGA_CLK                                  ; i_FPGA_CLK  ; 0.000        ; 0.082      ; 1.411      ;
; 1.117 ; UART_RX:data_receive|CLK_DIV:c_UART_CLK|clks[25] ; UART_RX:data_receive|CLK_DIV:c_UART_CLK|clks[26] ; i_FPGA_CLK                                  ; i_FPGA_CLK  ; 0.000        ; 0.082      ; 1.411      ;
; 1.123 ; UART_RX:data_receive|CLK_DIV:c_UART_CLK|clks[16] ; UART_RX:data_receive|CLK_DIV:c_UART_CLK|clks[17] ; i_FPGA_CLK                                  ; i_FPGA_CLK  ; 0.000        ; 0.082      ; 1.417      ;
; 1.124 ; UART_RX:data_receive|CLK_DIV:c_UART_CLK|clks[2]  ; UART_RX:data_receive|CLK_DIV:c_UART_CLK|clks[3]  ; i_FPGA_CLK                                  ; i_FPGA_CLK  ; 0.000        ; 0.081      ; 1.417      ;
; 1.124 ; UART_RX:data_receive|CLK_DIV:c_UART_CLK|clks[18] ; UART_RX:data_receive|CLK_DIV:c_UART_CLK|clks[19] ; i_FPGA_CLK                                  ; i_FPGA_CLK  ; 0.000        ; 0.082      ; 1.418      ;
; 1.124 ; UART_RX:data_receive|CLK_DIV:c_UART_CLK|clks[6]  ; UART_RX:data_receive|CLK_DIV:c_UART_CLK|clks[7]  ; i_FPGA_CLK                                  ; i_FPGA_CLK  ; 0.000        ; 0.081      ; 1.417      ;
; 1.124 ; UART_RX:data_receive|CLK_DIV:c_UART_CLK|clks[22] ; UART_RX:data_receive|CLK_DIV:c_UART_CLK|clks[23] ; i_FPGA_CLK                                  ; i_FPGA_CLK  ; 0.000        ; 0.082      ; 1.418      ;
; 1.125 ; LCD:data_printing|count[2]                       ; LCD:data_printing|count[3]                       ; i_FPGA_CLK                                  ; i_FPGA_CLK  ; 0.000        ; 0.082      ; 1.419      ;
; 1.125 ; UART_RX:data_receive|CLK_DIV:c_UART_CLK|clks[14] ; UART_RX:data_receive|CLK_DIV:c_UART_CLK|clks[15] ; i_FPGA_CLK                                  ; i_FPGA_CLK  ; 0.000        ; 0.081      ; 1.418      ;
; 1.125 ; UART_RX:data_receive|CLK_DIV:c_UART_CLK|clks[4]  ; UART_RX:data_receive|CLK_DIV:c_UART_CLK|clks[5]  ; i_FPGA_CLK                                  ; i_FPGA_CLK  ; 0.000        ; 0.081      ; 1.418      ;
; 1.125 ; UART_RX:data_receive|CLK_DIV:c_UART_CLK|clks[12] ; UART_RX:data_receive|CLK_DIV:c_UART_CLK|clks[13] ; i_FPGA_CLK                                  ; i_FPGA_CLK  ; 0.000        ; 0.081      ; 1.418      ;
; 1.125 ; UART_RX:data_receive|CLK_DIV:c_UART_CLK|clks[20] ; UART_RX:data_receive|CLK_DIV:c_UART_CLK|clks[21] ; i_FPGA_CLK                                  ; i_FPGA_CLK  ; 0.000        ; 0.082      ; 1.419      ;
; 1.125 ; UART_RX:data_receive|CLK_DIV:c_UART_CLK|clks[30] ; UART_RX:data_receive|CLK_DIV:c_UART_CLK|clks[31] ; i_FPGA_CLK                                  ; i_FPGA_CLK  ; 0.000        ; 0.082      ; 1.419      ;
; 1.126 ; LCD:data_printing|count[18]                      ; LCD:data_printing|count[19]                      ; i_FPGA_CLK                                  ; i_FPGA_CLK  ; 0.000        ; 0.082      ; 1.420      ;
; 1.126 ; UART_RX:data_receive|CLK_DIV:c_UART_CLK|clks[10] ; UART_RX:data_receive|CLK_DIV:c_UART_CLK|clks[11] ; i_FPGA_CLK                                  ; i_FPGA_CLK  ; 0.000        ; 0.081      ; 1.419      ;
; 1.126 ; UART_RX:data_receive|CLK_DIV:c_UART_CLK|clks[26] ; UART_RX:data_receive|CLK_DIV:c_UART_CLK|clks[27] ; i_FPGA_CLK                                  ; i_FPGA_CLK  ; 0.000        ; 0.082      ; 1.420      ;
; 1.126 ; UART_RX:data_receive|CLK_DIV:c_UART_CLK|clks[28] ; UART_RX:data_receive|CLK_DIV:c_UART_CLK|clks[29] ; i_FPGA_CLK                                  ; i_FPGA_CLK  ; 0.000        ; 0.082      ; 1.420      ;
; 1.126 ; UART_RX:data_receive|CLK_DIV:c_UART_CLK|clks[8]  ; UART_RX:data_receive|CLK_DIV:c_UART_CLK|clks[9]  ; i_FPGA_CLK                                  ; i_FPGA_CLK  ; 0.000        ; 0.081      ; 1.419      ;
+-------+--------------------------------------------------+--------------------------------------------------+---------------------------------------------+-------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'UART_RX:data_receive|CLK_DIV:c_UART_CLK|clk'                                                                                                                                                    ;
+-------+----------------------------------------+----------------------------------------+---------------------------------------------+---------------------------------------------+--------------+------------+------------+
; Slack ; From Node                              ; To Node                                ; Launch Clock                                ; Latch Clock                                 ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------------+----------------------------------------+---------------------------------------------+---------------------------------------------+--------------+------------+------------+
; 0.453 ; UART_RX:data_receive|DATA[7]           ; UART_RX:data_receive|DATA[7]           ; UART_RX:data_receive|CLK_DIV:c_UART_CLK|clk ; UART_RX:data_receive|CLK_DIV:c_UART_CLK|clk ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; UART_RX:data_receive|DATA[6]           ; UART_RX:data_receive|DATA[6]           ; UART_RX:data_receive|CLK_DIV:c_UART_CLK|clk ; UART_RX:data_receive|CLK_DIV:c_UART_CLK|clk ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; UART_RX:data_receive|DATA[5]           ; UART_RX:data_receive|DATA[5]           ; UART_RX:data_receive|CLK_DIV:c_UART_CLK|clk ; UART_RX:data_receive|CLK_DIV:c_UART_CLK|clk ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; UART_RX:data_receive|DATA[4]           ; UART_RX:data_receive|DATA[4]           ; UART_RX:data_receive|CLK_DIV:c_UART_CLK|clk ; UART_RX:data_receive|CLK_DIV:c_UART_CLK|clk ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; UART_RX:data_receive|DATA[3]           ; UART_RX:data_receive|DATA[3]           ; UART_RX:data_receive|CLK_DIV:c_UART_CLK|clk ; UART_RX:data_receive|CLK_DIV:c_UART_CLK|clk ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; UART_RX:data_receive|DATA[2]           ; UART_RX:data_receive|DATA[2]           ; UART_RX:data_receive|CLK_DIV:c_UART_CLK|clk ; UART_RX:data_receive|CLK_DIV:c_UART_CLK|clk ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; UART_RX:data_receive|DATA[1]           ; UART_RX:data_receive|DATA[1]           ; UART_RX:data_receive|CLK_DIV:c_UART_CLK|clk ; UART_RX:data_receive|CLK_DIV:c_UART_CLK|clk ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; UART_RX:data_receive|DATA[0]           ; UART_RX:data_receive|DATA[0]           ; UART_RX:data_receive|CLK_DIV:c_UART_CLK|clk ; UART_RX:data_receive|CLK_DIV:c_UART_CLK|clk ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; UART_RX:data_receive|UART_CLK_freq[11] ; UART_RX:data_receive|UART_CLK_freq[11] ; UART_RX:data_receive|CLK_DIV:c_UART_CLK|clk ; UART_RX:data_receive|CLK_DIV:c_UART_CLK|clk ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; UART_RX:data_receive|act_state         ; UART_RX:data_receive|act_state         ; UART_RX:data_receive|CLK_DIV:c_UART_CLK|clk ; UART_RX:data_receive|CLK_DIV:c_UART_CLK|clk ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; UART_RX:data_receive|data_index[1]     ; UART_RX:data_receive|data_index[1]     ; UART_RX:data_receive|CLK_DIV:c_UART_CLK|clk ; UART_RX:data_receive|CLK_DIV:c_UART_CLK|clk ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; UART_RX:data_receive|data_index[3]     ; UART_RX:data_receive|data_index[3]     ; UART_RX:data_receive|CLK_DIV:c_UART_CLK|clk ; UART_RX:data_receive|CLK_DIV:c_UART_CLK|clk ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; UART_RX:data_receive|data_index[2]     ; UART_RX:data_receive|data_index[2]     ; UART_RX:data_receive|CLK_DIV:c_UART_CLK|clk ; UART_RX:data_receive|CLK_DIV:c_UART_CLK|clk ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; UART_RX:data_receive|middle            ; UART_RX:data_receive|middle            ; UART_RX:data_receive|CLK_DIV:c_UART_CLK|clk ; UART_RX:data_receive|CLK_DIV:c_UART_CLK|clk ; 0.000        ; 0.081      ; 0.746      ;
; 0.465 ; UART_RX:data_receive|data_index[0]     ; UART_RX:data_receive|data_index[0]     ; UART_RX:data_receive|CLK_DIV:c_UART_CLK|clk ; UART_RX:data_receive|CLK_DIV:c_UART_CLK|clk ; 0.000        ; 0.081      ; 0.758      ;
; 0.560 ; UART_RX:data_receive|act_state         ; UART_RX:data_receive|middle            ; UART_RX:data_receive|CLK_DIV:c_UART_CLK|clk ; UART_RX:data_receive|CLK_DIV:c_UART_CLK|clk ; 0.000        ; 0.081      ; 0.853      ;
; 0.570 ; UART_RX:data_receive|act_state         ; UART_RX:data_receive|data_index[1]     ; UART_RX:data_receive|CLK_DIV:c_UART_CLK|clk ; UART_RX:data_receive|CLK_DIV:c_UART_CLK|clk ; 0.000        ; 0.081      ; 0.863      ;
; 0.576 ; UART_RX:data_receive|act_state         ; UART_RX:data_receive|data_index[2]     ; UART_RX:data_receive|CLK_DIV:c_UART_CLK|clk ; UART_RX:data_receive|CLK_DIV:c_UART_CLK|clk ; 0.000        ; 0.081      ; 0.869      ;
; 0.579 ; UART_RX:data_receive|act_state         ; UART_RX:data_receive|data_index[0]     ; UART_RX:data_receive|CLK_DIV:c_UART_CLK|clk ; UART_RX:data_receive|CLK_DIV:c_UART_CLK|clk ; 0.000        ; 0.081      ; 0.872      ;
; 0.580 ; UART_RX:data_receive|act_state         ; UART_RX:data_receive|data_index[3]     ; UART_RX:data_receive|CLK_DIV:c_UART_CLK|clk ; UART_RX:data_receive|CLK_DIV:c_UART_CLK|clk ; 0.000        ; 0.081      ; 0.873      ;
; 0.627 ; UART_RX:data_receive|DATA[6]           ; UART_RX:data_receive|o_DATA[6]         ; UART_RX:data_receive|CLK_DIV:c_UART_CLK|clk ; UART_RX:data_receive|CLK_DIV:c_UART_CLK|clk ; 0.000        ; 0.081      ; 0.920      ;
; 0.699 ; UART_RX:data_receive|DATA[1]           ; UART_RX:data_receive|o_DATA[1]         ; UART_RX:data_receive|CLK_DIV:c_UART_CLK|clk ; UART_RX:data_receive|CLK_DIV:c_UART_CLK|clk ; 0.000        ; 0.081      ; 0.992      ;
; 0.700 ; UART_RX:data_receive|DATA[3]           ; UART_RX:data_receive|o_DATA[3]         ; UART_RX:data_receive|CLK_DIV:c_UART_CLK|clk ; UART_RX:data_receive|CLK_DIV:c_UART_CLK|clk ; 0.000        ; 0.081      ; 0.993      ;
; 0.701 ; UART_RX:data_receive|DATA[7]           ; UART_RX:data_receive|o_DATA[7]         ; UART_RX:data_receive|CLK_DIV:c_UART_CLK|clk ; UART_RX:data_receive|CLK_DIV:c_UART_CLK|clk ; 0.000        ; 0.081      ; 0.994      ;
; 0.702 ; UART_RX:data_receive|DATA[5]           ; UART_RX:data_receive|o_DATA[5]         ; UART_RX:data_receive|CLK_DIV:c_UART_CLK|clk ; UART_RX:data_receive|CLK_DIV:c_UART_CLK|clk ; 0.000        ; 0.081      ; 0.995      ;
; 0.901 ; UART_RX:data_receive|DATA[2]           ; UART_RX:data_receive|o_DATA[2]         ; UART_RX:data_receive|CLK_DIV:c_UART_CLK|clk ; UART_RX:data_receive|CLK_DIV:c_UART_CLK|clk ; 0.000        ; 0.081      ; 1.194      ;
; 0.941 ; UART_RX:data_receive|act_state         ; UART_RX:data_receive|UART_CLK_freq[11] ; UART_RX:data_receive|CLK_DIV:c_UART_CLK|clk ; UART_RX:data_receive|CLK_DIV:c_UART_CLK|clk ; 0.000        ; 0.082      ; 1.235      ;
; 0.942 ; UART_RX:data_receive|middle            ; UART_RX:data_receive|act_state         ; UART_RX:data_receive|CLK_DIV:c_UART_CLK|clk ; UART_RX:data_receive|CLK_DIV:c_UART_CLK|clk ; 0.000        ; 0.081      ; 1.235      ;
; 0.986 ; UART_RX:data_receive|DATA[0]           ; UART_RX:data_receive|o_DATA[0]         ; UART_RX:data_receive|CLK_DIV:c_UART_CLK|clk ; UART_RX:data_receive|CLK_DIV:c_UART_CLK|clk ; 0.000        ; 0.080      ; 1.278      ;
; 1.014 ; UART_RX:data_receive|data_index[3]     ; UART_RX:data_receive|act_state         ; UART_RX:data_receive|CLK_DIV:c_UART_CLK|clk ; UART_RX:data_receive|CLK_DIV:c_UART_CLK|clk ; 0.000        ; 0.081      ; 1.307      ;
; 1.030 ; UART_RX:data_receive|data_index[0]     ; UART_RX:data_receive|data_index[1]     ; UART_RX:data_receive|CLK_DIV:c_UART_CLK|clk ; UART_RX:data_receive|CLK_DIV:c_UART_CLK|clk ; 0.000        ; 0.081      ; 1.323      ;
; 1.124 ; UART_RX:data_receive|data_index[1]     ; UART_RX:data_receive|act_state         ; UART_RX:data_receive|CLK_DIV:c_UART_CLK|clk ; UART_RX:data_receive|CLK_DIV:c_UART_CLK|clk ; 0.000        ; 0.081      ; 1.417      ;
; 1.149 ; UART_RX:data_receive|DATA[4]           ; UART_RX:data_receive|o_DATA[4]         ; UART_RX:data_receive|CLK_DIV:c_UART_CLK|clk ; UART_RX:data_receive|CLK_DIV:c_UART_CLK|clk ; 0.000        ; 0.081      ; 1.442      ;
; 1.231 ; UART_RX:data_receive|data_index[0]     ; UART_RX:data_receive|act_state         ; UART_RX:data_receive|CLK_DIV:c_UART_CLK|clk ; UART_RX:data_receive|CLK_DIV:c_UART_CLK|clk ; 0.000        ; 0.081      ; 1.524      ;
; 1.269 ; UART_RX:data_receive|data_index[1]     ; UART_RX:data_receive|DATA[0]           ; UART_RX:data_receive|CLK_DIV:c_UART_CLK|clk ; UART_RX:data_receive|CLK_DIV:c_UART_CLK|clk ; 0.000        ; 0.081      ; 1.562      ;
; 1.277 ; UART_RX:data_receive|data_index[2]     ; UART_RX:data_receive|act_state         ; UART_RX:data_receive|CLK_DIV:c_UART_CLK|clk ; UART_RX:data_receive|CLK_DIV:c_UART_CLK|clk ; 0.000        ; 0.081      ; 1.570      ;
; 1.301 ; UART_RX:data_receive|data_index[1]     ; UART_RX:data_receive|DATA[7]           ; UART_RX:data_receive|CLK_DIV:c_UART_CLK|clk ; UART_RX:data_receive|CLK_DIV:c_UART_CLK|clk ; 0.000        ; 0.081      ; 1.594      ;
; 1.301 ; UART_RX:data_receive|data_index[1]     ; UART_RX:data_receive|DATA[3]           ; UART_RX:data_receive|CLK_DIV:c_UART_CLK|clk ; UART_RX:data_receive|CLK_DIV:c_UART_CLK|clk ; 0.000        ; 0.081      ; 1.594      ;
; 1.316 ; UART_RX:data_receive|data_index[1]     ; UART_RX:data_receive|DATA[2]           ; UART_RX:data_receive|CLK_DIV:c_UART_CLK|clk ; UART_RX:data_receive|CLK_DIV:c_UART_CLK|clk ; 0.000        ; 0.081      ; 1.609      ;
; 1.318 ; UART_RX:data_receive|data_index[1]     ; UART_RX:data_receive|DATA[5]           ; UART_RX:data_receive|CLK_DIV:c_UART_CLK|clk ; UART_RX:data_receive|CLK_DIV:c_UART_CLK|clk ; 0.000        ; 0.081      ; 1.611      ;
; 1.407 ; UART_RX:data_receive|data_index[2]     ; UART_RX:data_receive|DATA[0]           ; UART_RX:data_receive|CLK_DIV:c_UART_CLK|clk ; UART_RX:data_receive|CLK_DIV:c_UART_CLK|clk ; 0.000        ; 0.081      ; 1.700      ;
; 1.421 ; UART_RX:data_receive|data_index[0]     ; UART_RX:data_receive|data_index[2]     ; UART_RX:data_receive|CLK_DIV:c_UART_CLK|clk ; UART_RX:data_receive|CLK_DIV:c_UART_CLK|clk ; 0.000        ; 0.081      ; 1.714      ;
; 1.425 ; UART_RX:data_receive|data_index[0]     ; UART_RX:data_receive|data_index[3]     ; UART_RX:data_receive|CLK_DIV:c_UART_CLK|clk ; UART_RX:data_receive|CLK_DIV:c_UART_CLK|clk ; 0.000        ; 0.081      ; 1.718      ;
; 1.429 ; UART_RX:data_receive|data_index[0]     ; UART_RX:data_receive|DATA[0]           ; UART_RX:data_receive|CLK_DIV:c_UART_CLK|clk ; UART_RX:data_receive|CLK_DIV:c_UART_CLK|clk ; 0.000        ; 0.081      ; 1.722      ;
; 1.431 ; UART_RX:data_receive|middle            ; UART_RX:data_receive|data_index[2]     ; UART_RX:data_receive|CLK_DIV:c_UART_CLK|clk ; UART_RX:data_receive|CLK_DIV:c_UART_CLK|clk ; 0.000        ; 0.081      ; 1.724      ;
; 1.433 ; UART_RX:data_receive|middle            ; UART_RX:data_receive|data_index[3]     ; UART_RX:data_receive|CLK_DIV:c_UART_CLK|clk ; UART_RX:data_receive|CLK_DIV:c_UART_CLK|clk ; 0.000        ; 0.081      ; 1.726      ;
; 1.450 ; UART_RX:data_receive|data_index[1]     ; UART_RX:data_receive|DATA[4]           ; UART_RX:data_receive|CLK_DIV:c_UART_CLK|clk ; UART_RX:data_receive|CLK_DIV:c_UART_CLK|clk ; 0.000        ; 0.081      ; 1.743      ;
; 1.490 ; UART_RX:data_receive|data_index[0]     ; UART_RX:data_receive|DATA[2]           ; UART_RX:data_receive|CLK_DIV:c_UART_CLK|clk ; UART_RX:data_receive|CLK_DIV:c_UART_CLK|clk ; 0.000        ; 0.081      ; 1.783      ;
; 1.496 ; UART_RX:data_receive|data_index[0]     ; UART_RX:data_receive|DATA[7]           ; UART_RX:data_receive|CLK_DIV:c_UART_CLK|clk ; UART_RX:data_receive|CLK_DIV:c_UART_CLK|clk ; 0.000        ; 0.081      ; 1.789      ;
; 1.504 ; UART_RX:data_receive|data_index[1]     ; UART_RX:data_receive|DATA[1]           ; UART_RX:data_receive|CLK_DIV:c_UART_CLK|clk ; UART_RX:data_receive|CLK_DIV:c_UART_CLK|clk ; 0.000        ; 0.080      ; 1.796      ;
; 1.507 ; UART_RX:data_receive|data_index[0]     ; UART_RX:data_receive|DATA[3]           ; UART_RX:data_receive|CLK_DIV:c_UART_CLK|clk ; UART_RX:data_receive|CLK_DIV:c_UART_CLK|clk ; 0.000        ; 0.081      ; 1.800      ;
; 1.515 ; UART_RX:data_receive|data_index[0]     ; UART_RX:data_receive|DATA[5]           ; UART_RX:data_receive|CLK_DIV:c_UART_CLK|clk ; UART_RX:data_receive|CLK_DIV:c_UART_CLK|clk ; 0.000        ; 0.081      ; 1.808      ;
; 1.566 ; UART_RX:data_receive|data_index[1]     ; UART_RX:data_receive|DATA[6]           ; UART_RX:data_receive|CLK_DIV:c_UART_CLK|clk ; UART_RX:data_receive|CLK_DIV:c_UART_CLK|clk ; 0.000        ; 0.080      ; 1.858      ;
; 1.632 ; UART_RX:data_receive|data_index[3]     ; UART_RX:data_receive|DATA[0]           ; UART_RX:data_receive|CLK_DIV:c_UART_CLK|clk ; UART_RX:data_receive|CLK_DIV:c_UART_CLK|clk ; 0.000        ; 0.081      ; 1.925      ;
; 1.639 ; UART_RX:data_receive|data_index[0]     ; UART_RX:data_receive|DATA[1]           ; UART_RX:data_receive|CLK_DIV:c_UART_CLK|clk ; UART_RX:data_receive|CLK_DIV:c_UART_CLK|clk ; 0.000        ; 0.080      ; 1.931      ;
; 1.644 ; UART_RX:data_receive|data_index[1]     ; UART_RX:data_receive|data_index[2]     ; UART_RX:data_receive|CLK_DIV:c_UART_CLK|clk ; UART_RX:data_receive|CLK_DIV:c_UART_CLK|clk ; 0.000        ; 0.081      ; 1.937      ;
; 1.653 ; UART_RX:data_receive|act_state         ; UART_RX:data_receive|DATA[0]           ; UART_RX:data_receive|CLK_DIV:c_UART_CLK|clk ; UART_RX:data_receive|CLK_DIV:c_UART_CLK|clk ; 0.000        ; 0.081      ; 1.946      ;
; 1.665 ; UART_RX:data_receive|data_index[1]     ; UART_RX:data_receive|data_index[3]     ; UART_RX:data_receive|CLK_DIV:c_UART_CLK|clk ; UART_RX:data_receive|CLK_DIV:c_UART_CLK|clk ; 0.000        ; 0.081      ; 1.958      ;
; 1.674 ; UART_RX:data_receive|data_index[0]     ; UART_RX:data_receive|DATA[4]           ; UART_RX:data_receive|CLK_DIV:c_UART_CLK|clk ; UART_RX:data_receive|CLK_DIV:c_UART_CLK|clk ; 0.000        ; 0.081      ; 1.967      ;
; 1.688 ; UART_RX:data_receive|data_index[0]     ; UART_RX:data_receive|DATA[6]           ; UART_RX:data_receive|CLK_DIV:c_UART_CLK|clk ; UART_RX:data_receive|CLK_DIV:c_UART_CLK|clk ; 0.000        ; 0.080      ; 1.980      ;
; 1.693 ; UART_RX:data_receive|middle            ; UART_RX:data_receive|DATA[0]           ; UART_RX:data_receive|CLK_DIV:c_UART_CLK|clk ; UART_RX:data_receive|CLK_DIV:c_UART_CLK|clk ; 0.000        ; 0.081      ; 1.986      ;
; 1.734 ; UART_RX:data_receive|data_index[2]     ; UART_RX:data_receive|DATA[5]           ; UART_RX:data_receive|CLK_DIV:c_UART_CLK|clk ; UART_RX:data_receive|CLK_DIV:c_UART_CLK|clk ; 0.000        ; 0.081      ; 2.027      ;
; 1.736 ; UART_RX:data_receive|data_index[2]     ; UART_RX:data_receive|DATA[6]           ; UART_RX:data_receive|CLK_DIV:c_UART_CLK|clk ; UART_RX:data_receive|CLK_DIV:c_UART_CLK|clk ; 0.000        ; 0.080      ; 2.028      ;
; 1.741 ; UART_RX:data_receive|data_index[2]     ; UART_RX:data_receive|DATA[3]           ; UART_RX:data_receive|CLK_DIV:c_UART_CLK|clk ; UART_RX:data_receive|CLK_DIV:c_UART_CLK|clk ; 0.000        ; 0.081      ; 2.034      ;
; 1.761 ; UART_RX:data_receive|data_index[2]     ; UART_RX:data_receive|DATA[7]           ; UART_RX:data_receive|CLK_DIV:c_UART_CLK|clk ; UART_RX:data_receive|CLK_DIV:c_UART_CLK|clk ; 0.000        ; 0.081      ; 2.054      ;
; 1.797 ; UART_RX:data_receive|data_index[2]     ; UART_RX:data_receive|DATA[2]           ; UART_RX:data_receive|CLK_DIV:c_UART_CLK|clk ; UART_RX:data_receive|CLK_DIV:c_UART_CLK|clk ; 0.000        ; 0.081      ; 2.090      ;
; 1.798 ; UART_RX:data_receive|data_index[2]     ; UART_RX:data_receive|data_index[3]     ; UART_RX:data_receive|CLK_DIV:c_UART_CLK|clk ; UART_RX:data_receive|CLK_DIV:c_UART_CLK|clk ; 0.000        ; 0.081      ; 2.091      ;
; 1.891 ; UART_RX:data_receive|middle            ; UART_RX:data_receive|data_index[1]     ; UART_RX:data_receive|CLK_DIV:c_UART_CLK|clk ; UART_RX:data_receive|CLK_DIV:c_UART_CLK|clk ; 0.000        ; 0.081      ; 2.184      ;
; 1.891 ; UART_RX:data_receive|middle            ; UART_RX:data_receive|data_index[0]     ; UART_RX:data_receive|CLK_DIV:c_UART_CLK|clk ; UART_RX:data_receive|CLK_DIV:c_UART_CLK|clk ; 0.000        ; 0.081      ; 2.184      ;
; 1.893 ; UART_RX:data_receive|data_index[3]     ; UART_RX:data_receive|DATA[5]           ; UART_RX:data_receive|CLK_DIV:c_UART_CLK|clk ; UART_RX:data_receive|CLK_DIV:c_UART_CLK|clk ; 0.000        ; 0.081      ; 2.186      ;
; 1.895 ; UART_RX:data_receive|data_index[3]     ; UART_RX:data_receive|DATA[7]           ; UART_RX:data_receive|CLK_DIV:c_UART_CLK|clk ; UART_RX:data_receive|CLK_DIV:c_UART_CLK|clk ; 0.000        ; 0.081      ; 2.188      ;
; 1.896 ; UART_RX:data_receive|data_index[3]     ; UART_RX:data_receive|DATA[3]           ; UART_RX:data_receive|CLK_DIV:c_UART_CLK|clk ; UART_RX:data_receive|CLK_DIV:c_UART_CLK|clk ; 0.000        ; 0.081      ; 2.189      ;
; 1.899 ; UART_RX:data_receive|data_index[3]     ; UART_RX:data_receive|DATA[2]           ; UART_RX:data_receive|CLK_DIV:c_UART_CLK|clk ; UART_RX:data_receive|CLK_DIV:c_UART_CLK|clk ; 0.000        ; 0.081      ; 2.192      ;
; 1.914 ; UART_RX:data_receive|act_state         ; UART_RX:data_receive|DATA[5]           ; UART_RX:data_receive|CLK_DIV:c_UART_CLK|clk ; UART_RX:data_receive|CLK_DIV:c_UART_CLK|clk ; 0.000        ; 0.081      ; 2.207      ;
; 1.916 ; UART_RX:data_receive|data_index[2]     ; UART_RX:data_receive|DATA[4]           ; UART_RX:data_receive|CLK_DIV:c_UART_CLK|clk ; UART_RX:data_receive|CLK_DIV:c_UART_CLK|clk ; 0.000        ; 0.081      ; 2.209      ;
; 1.916 ; UART_RX:data_receive|act_state         ; UART_RX:data_receive|DATA[7]           ; UART_RX:data_receive|CLK_DIV:c_UART_CLK|clk ; UART_RX:data_receive|CLK_DIV:c_UART_CLK|clk ; 0.000        ; 0.081      ; 2.209      ;
; 1.917 ; UART_RX:data_receive|act_state         ; UART_RX:data_receive|DATA[3]           ; UART_RX:data_receive|CLK_DIV:c_UART_CLK|clk ; UART_RX:data_receive|CLK_DIV:c_UART_CLK|clk ; 0.000        ; 0.081      ; 2.210      ;
; 1.919 ; UART_RX:data_receive|middle            ; UART_RX:data_receive|DATA[5]           ; UART_RX:data_receive|CLK_DIV:c_UART_CLK|clk ; UART_RX:data_receive|CLK_DIV:c_UART_CLK|clk ; 0.000        ; 0.081      ; 2.212      ;
; 1.920 ; UART_RX:data_receive|middle            ; UART_RX:data_receive|DATA[7]           ; UART_RX:data_receive|CLK_DIV:c_UART_CLK|clk ; UART_RX:data_receive|CLK_DIV:c_UART_CLK|clk ; 0.000        ; 0.081      ; 2.213      ;
; 1.920 ; UART_RX:data_receive|act_state         ; UART_RX:data_receive|DATA[2]           ; UART_RX:data_receive|CLK_DIV:c_UART_CLK|clk ; UART_RX:data_receive|CLK_DIV:c_UART_CLK|clk ; 0.000        ; 0.081      ; 2.213      ;
; 1.923 ; UART_RX:data_receive|middle            ; UART_RX:data_receive|DATA[3]           ; UART_RX:data_receive|CLK_DIV:c_UART_CLK|clk ; UART_RX:data_receive|CLK_DIV:c_UART_CLK|clk ; 0.000        ; 0.081      ; 2.216      ;
; 1.925 ; UART_RX:data_receive|middle            ; UART_RX:data_receive|DATA[2]           ; UART_RX:data_receive|CLK_DIV:c_UART_CLK|clk ; UART_RX:data_receive|CLK_DIV:c_UART_CLK|clk ; 0.000        ; 0.081      ; 2.218      ;
; 1.926 ; UART_RX:data_receive|data_index[2]     ; UART_RX:data_receive|DATA[1]           ; UART_RX:data_receive|CLK_DIV:c_UART_CLK|clk ; UART_RX:data_receive|CLK_DIV:c_UART_CLK|clk ; 0.000        ; 0.080      ; 2.218      ;
; 1.936 ; UART_RX:data_receive|data_index[3]     ; UART_RX:data_receive|data_index[2]     ; UART_RX:data_receive|CLK_DIV:c_UART_CLK|clk ; UART_RX:data_receive|CLK_DIV:c_UART_CLK|clk ; 0.000        ; 0.081      ; 2.229      ;
; 2.064 ; UART_RX:data_receive|data_index[3]     ; UART_RX:data_receive|o_DATA[7]         ; UART_RX:data_receive|CLK_DIV:c_UART_CLK|clk ; UART_RX:data_receive|CLK_DIV:c_UART_CLK|clk ; 0.000        ; 0.081      ; 2.357      ;
; 2.064 ; UART_RX:data_receive|data_index[3]     ; UART_RX:data_receive|o_DATA[5]         ; UART_RX:data_receive|CLK_DIV:c_UART_CLK|clk ; UART_RX:data_receive|CLK_DIV:c_UART_CLK|clk ; 0.000        ; 0.081      ; 2.357      ;
; 2.064 ; UART_RX:data_receive|data_index[3]     ; UART_RX:data_receive|o_DATA[4]         ; UART_RX:data_receive|CLK_DIV:c_UART_CLK|clk ; UART_RX:data_receive|CLK_DIV:c_UART_CLK|clk ; 0.000        ; 0.081      ; 2.357      ;
; 2.064 ; UART_RX:data_receive|data_index[3]     ; UART_RX:data_receive|o_DATA[3]         ; UART_RX:data_receive|CLK_DIV:c_UART_CLK|clk ; UART_RX:data_receive|CLK_DIV:c_UART_CLK|clk ; 0.000        ; 0.081      ; 2.357      ;
; 2.064 ; UART_RX:data_receive|data_index[3]     ; UART_RX:data_receive|o_DATA[2]         ; UART_RX:data_receive|CLK_DIV:c_UART_CLK|clk ; UART_RX:data_receive|CLK_DIV:c_UART_CLK|clk ; 0.000        ; 0.081      ; 2.357      ;
; 2.074 ; UART_RX:data_receive|middle            ; UART_RX:data_receive|DATA[1]           ; UART_RX:data_receive|CLK_DIV:c_UART_CLK|clk ; UART_RX:data_receive|CLK_DIV:c_UART_CLK|clk ; 0.000        ; 0.080      ; 2.366      ;
; 2.081 ; UART_RX:data_receive|middle            ; UART_RX:data_receive|DATA[4]           ; UART_RX:data_receive|CLK_DIV:c_UART_CLK|clk ; UART_RX:data_receive|CLK_DIV:c_UART_CLK|clk ; 0.000        ; 0.081      ; 2.374      ;
; 2.089 ; UART_RX:data_receive|data_index[3]     ; UART_RX:data_receive|DATA[1]           ; UART_RX:data_receive|CLK_DIV:c_UART_CLK|clk ; UART_RX:data_receive|CLK_DIV:c_UART_CLK|clk ; 0.000        ; 0.080      ; 2.381      ;
; 2.096 ; UART_RX:data_receive|data_index[3]     ; UART_RX:data_receive|DATA[4]           ; UART_RX:data_receive|CLK_DIV:c_UART_CLK|clk ; UART_RX:data_receive|CLK_DIV:c_UART_CLK|clk ; 0.000        ; 0.081      ; 2.389      ;
; 2.098 ; UART_RX:data_receive|act_state         ; UART_RX:data_receive|o_DATA[7]         ; UART_RX:data_receive|CLK_DIV:c_UART_CLK|clk ; UART_RX:data_receive|CLK_DIV:c_UART_CLK|clk ; 0.000        ; 0.081      ; 2.391      ;
; 2.098 ; UART_RX:data_receive|act_state         ; UART_RX:data_receive|o_DATA[5]         ; UART_RX:data_receive|CLK_DIV:c_UART_CLK|clk ; UART_RX:data_receive|CLK_DIV:c_UART_CLK|clk ; 0.000        ; 0.081      ; 2.391      ;
; 2.098 ; UART_RX:data_receive|act_state         ; UART_RX:data_receive|o_DATA[4]         ; UART_RX:data_receive|CLK_DIV:c_UART_CLK|clk ; UART_RX:data_receive|CLK_DIV:c_UART_CLK|clk ; 0.000        ; 0.081      ; 2.391      ;
; 2.098 ; UART_RX:data_receive|act_state         ; UART_RX:data_receive|o_DATA[3]         ; UART_RX:data_receive|CLK_DIV:c_UART_CLK|clk ; UART_RX:data_receive|CLK_DIV:c_UART_CLK|clk ; 0.000        ; 0.081      ; 2.391      ;
; 2.098 ; UART_RX:data_receive|act_state         ; UART_RX:data_receive|o_DATA[2]         ; UART_RX:data_receive|CLK_DIV:c_UART_CLK|clk ; UART_RX:data_receive|CLK_DIV:c_UART_CLK|clk ; 0.000        ; 0.081      ; 2.391      ;
; 2.112 ; UART_RX:data_receive|act_state         ; UART_RX:data_receive|DATA[1]           ; UART_RX:data_receive|CLK_DIV:c_UART_CLK|clk ; UART_RX:data_receive|CLK_DIV:c_UART_CLK|clk ; 0.000        ; 0.080      ; 2.404      ;
; 2.119 ; UART_RX:data_receive|act_state         ; UART_RX:data_receive|DATA[4]           ; UART_RX:data_receive|CLK_DIV:c_UART_CLK|clk ; UART_RX:data_receive|CLK_DIV:c_UART_CLK|clk ; 0.000        ; 0.081      ; 2.412      ;
+-------+----------------------------------------+----------------------------------------+---------------------------------------------+---------------------------------------------+--------------+------------+------------+


-----------------------------------------------
; Slow 1200mV 85C Model Metastability Summary ;
-----------------------------------------------
No synchronizer chains to report.


+-----------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Fmax Summary                                                 ;
+------------+-----------------+---------------------------------------------+------+
; Fmax       ; Restricted Fmax ; Clock Name                                  ; Note ;
+------------+-----------------+---------------------------------------------+------+
; 205.59 MHz ; 205.59 MHz      ; i_FPGA_CLK                                  ;      ;
; 329.92 MHz ; 329.92 MHz      ; UART_RX:data_receive|CLK_DIV:c_UART_CLK|clk ;      ;
+------------+-----------------+---------------------------------------------+------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


+----------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup Summary                                   ;
+---------------------------------------------+--------+---------------+
; Clock                                       ; Slack  ; End Point TNS ;
+---------------------------------------------+--------+---------------+
; i_FPGA_CLK                                  ; -3.864 ; -180.272      ;
; UART_RX:data_receive|CLK_DIV:c_UART_CLK|clk ; -2.031 ; -36.993       ;
+---------------------------------------------+--------+---------------+


+---------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold Summary                                   ;
+---------------------------------------------+-------+---------------+
; Clock                                       ; Slack ; End Point TNS ;
+---------------------------------------------+-------+---------------+
; i_FPGA_CLK                                  ; 0.400 ; 0.000         ;
; UART_RX:data_receive|CLK_DIV:c_UART_CLK|clk ; 0.401 ; 0.000         ;
+---------------------------------------------+-------+---------------+


-----------------------------------------
; Slow 1200mV 0C Model Recovery Summary ;
-----------------------------------------
No paths to report.


----------------------------------------
; Slow 1200mV 0C Model Removal Summary ;
----------------------------------------
No paths to report.


+----------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width Summary                     ;
+---------------------------------------------+--------+---------------+
; Clock                                       ; Slack  ; End Point TNS ;
+---------------------------------------------+--------+---------------+
; i_FPGA_CLK                                  ; -3.000 ; -99.655       ;
; UART_RX:data_receive|CLK_DIV:c_UART_CLK|clk ; -1.487 ; -34.416       ;
+---------------------------------------------+--------+---------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'i_FPGA_CLK'                                                                                                                                                                          ;
+--------+--------------------------------------------------+--------------------------------------------------+---------------------------------------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                        ; To Node                                          ; Launch Clock                                ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------------------------+--------------------------------------------------+---------------------------------------------+-------------+--------------+------------+------------+
; -3.864 ; UART_RX:data_receive|CLK_DIV:c_UART_CLK|clks[28] ; UART_RX:data_receive|CLK_DIV:c_UART_CLK|clk      ; i_FPGA_CLK                                  ; i_FPGA_CLK  ; 1.000        ; -0.074     ; 4.792      ;
; -3.840 ; UART_RX:data_receive|CLK_DIV:c_UART_CLK|clks[29] ; UART_RX:data_receive|CLK_DIV:c_UART_CLK|clk      ; i_FPGA_CLK                                  ; i_FPGA_CLK  ; 1.000        ; -0.074     ; 4.768      ;
; -3.830 ; UART_RX:data_receive|CLK_DIV:c_UART_CLK|clks[19] ; UART_RX:data_receive|CLK_DIV:c_UART_CLK|clk      ; i_FPGA_CLK                                  ; i_FPGA_CLK  ; 1.000        ; -0.074     ; 4.758      ;
; -3.810 ; UART_RX:data_receive|CLK_DIV:c_UART_CLK|clks[27] ; UART_RX:data_receive|CLK_DIV:c_UART_CLK|clk      ; i_FPGA_CLK                                  ; i_FPGA_CLK  ; 1.000        ; -0.074     ; 4.738      ;
; -3.759 ; UART_RX:data_receive|CLK_DIV:c_UART_CLK|clks[23] ; UART_RX:data_receive|CLK_DIV:c_UART_CLK|clk      ; i_FPGA_CLK                                  ; i_FPGA_CLK  ; 1.000        ; -0.074     ; 4.687      ;
; -3.755 ; UART_RX:data_receive|CLK_DIV:c_UART_CLK|clks[3]  ; UART_RX:data_receive|CLK_DIV:c_UART_CLK|clk      ; i_FPGA_CLK                                  ; i_FPGA_CLK  ; 1.000        ; -0.073     ; 4.684      ;
; -3.753 ; UART_RX:data_receive|CLK_DIV:c_UART_CLK|clks[1]  ; UART_RX:data_receive|CLK_DIV:c_UART_CLK|clk      ; i_FPGA_CLK                                  ; i_FPGA_CLK  ; 1.000        ; -0.073     ; 4.682      ;
; -3.749 ; UART_RX:data_receive|CLK_DIV:c_UART_CLK|clks[16] ; UART_RX:data_receive|CLK_DIV:c_UART_CLK|clk      ; i_FPGA_CLK                                  ; i_FPGA_CLK  ; 1.000        ; -0.074     ; 4.677      ;
; -3.738 ; UART_RX:data_receive|CLK_DIV:c_UART_CLK|clks[5]  ; UART_RX:data_receive|CLK_DIV:c_UART_CLK|clk      ; i_FPGA_CLK                                  ; i_FPGA_CLK  ; 1.000        ; -0.073     ; 4.667      ;
; -3.738 ; UART_RX:data_receive|CLK_DIV:c_UART_CLK|clks[24] ; UART_RX:data_receive|CLK_DIV:c_UART_CLK|clk      ; i_FPGA_CLK                                  ; i_FPGA_CLK  ; 1.000        ; -0.074     ; 4.666      ;
; -3.726 ; UART_RX:data_receive|CLK_DIV:c_UART_CLK|clks[25] ; UART_RX:data_receive|CLK_DIV:c_UART_CLK|clk      ; i_FPGA_CLK                                  ; i_FPGA_CLK  ; 1.000        ; -0.074     ; 4.654      ;
; -3.714 ; UART_RX:data_receive|CLK_DIV:c_UART_CLK|clks[26] ; UART_RX:data_receive|CLK_DIV:c_UART_CLK|clk      ; i_FPGA_CLK                                  ; i_FPGA_CLK  ; 1.000        ; -0.074     ; 4.642      ;
; -3.679 ; UART_RX:data_receive|CLK_DIV:c_UART_CLK|clks[4]  ; UART_RX:data_receive|CLK_DIV:c_UART_CLK|clk      ; i_FPGA_CLK                                  ; i_FPGA_CLK  ; 1.000        ; -0.073     ; 4.608      ;
; -3.630 ; UART_RX:data_receive|CLK_DIV:c_UART_CLK|clks[6]  ; UART_RX:data_receive|CLK_DIV:c_UART_CLK|clk      ; i_FPGA_CLK                                  ; i_FPGA_CLK  ; 1.000        ; -0.073     ; 4.559      ;
; -3.604 ; UART_RX:data_receive|CLK_DIV:c_UART_CLK|clks[2]  ; UART_RX:data_receive|CLK_DIV:c_UART_CLK|clk      ; i_FPGA_CLK                                  ; i_FPGA_CLK  ; 1.000        ; -0.073     ; 4.533      ;
; -3.586 ; UART_RX:data_receive|CLK_DIV:c_UART_CLK|clks[22] ; UART_RX:data_receive|CLK_DIV:c_UART_CLK|clk      ; i_FPGA_CLK                                  ; i_FPGA_CLK  ; 1.000        ; -0.074     ; 4.514      ;
; -3.558 ; UART_RX:data_receive|CLK_DIV:c_UART_CLK|clks[17] ; UART_RX:data_receive|CLK_DIV:c_UART_CLK|clk      ; i_FPGA_CLK                                  ; i_FPGA_CLK  ; 1.000        ; -0.074     ; 4.486      ;
; -3.508 ; UART_RX:data_receive|CLK_DIV:c_UART_CLK|clks[21] ; UART_RX:data_receive|CLK_DIV:c_UART_CLK|clk      ; i_FPGA_CLK                                  ; i_FPGA_CLK  ; 1.000        ; -0.074     ; 4.436      ;
; -3.493 ; UART_RX:data_receive|CLK_DIV:c_UART_CLK|clks[14] ; UART_RX:data_receive|CLK_DIV:c_UART_CLK|clk      ; i_FPGA_CLK                                  ; i_FPGA_CLK  ; 1.000        ; -0.073     ; 4.422      ;
; -3.492 ; UART_RX:data_receive|CLK_DIV:c_UART_CLK|clks[20] ; UART_RX:data_receive|CLK_DIV:c_UART_CLK|clk      ; i_FPGA_CLK                                  ; i_FPGA_CLK  ; 1.000        ; -0.074     ; 4.420      ;
; -3.412 ; UART_RX:data_receive|CLK_DIV:c_UART_CLK|clks[28] ; UART_RX:data_receive|CLK_DIV:c_UART_CLK|clks[31] ; i_FPGA_CLK                                  ; i_FPGA_CLK  ; 1.000        ; -0.073     ; 4.341      ;
; -3.412 ; UART_RX:data_receive|CLK_DIV:c_UART_CLK|clks[28] ; UART_RX:data_receive|CLK_DIV:c_UART_CLK|clks[18] ; i_FPGA_CLK                                  ; i_FPGA_CLK  ; 1.000        ; -0.073     ; 4.341      ;
; -3.412 ; UART_RX:data_receive|CLK_DIV:c_UART_CLK|clks[28] ; UART_RX:data_receive|CLK_DIV:c_UART_CLK|clks[16] ; i_FPGA_CLK                                  ; i_FPGA_CLK  ; 1.000        ; -0.073     ; 4.341      ;
; -3.412 ; UART_RX:data_receive|CLK_DIV:c_UART_CLK|clks[28] ; UART_RX:data_receive|CLK_DIV:c_UART_CLK|clks[17] ; i_FPGA_CLK                                  ; i_FPGA_CLK  ; 1.000        ; -0.073     ; 4.341      ;
; -3.412 ; UART_RX:data_receive|CLK_DIV:c_UART_CLK|clks[28] ; UART_RX:data_receive|CLK_DIV:c_UART_CLK|clks[19] ; i_FPGA_CLK                                  ; i_FPGA_CLK  ; 1.000        ; -0.073     ; 4.341      ;
; -3.412 ; UART_RX:data_receive|CLK_DIV:c_UART_CLK|clks[28] ; UART_RX:data_receive|CLK_DIV:c_UART_CLK|clks[21] ; i_FPGA_CLK                                  ; i_FPGA_CLK  ; 1.000        ; -0.073     ; 4.341      ;
; -3.412 ; UART_RX:data_receive|CLK_DIV:c_UART_CLK|clks[28] ; UART_RX:data_receive|CLK_DIV:c_UART_CLK|clks[20] ; i_FPGA_CLK                                  ; i_FPGA_CLK  ; 1.000        ; -0.073     ; 4.341      ;
; -3.412 ; UART_RX:data_receive|CLK_DIV:c_UART_CLK|clks[28] ; UART_RX:data_receive|CLK_DIV:c_UART_CLK|clks[22] ; i_FPGA_CLK                                  ; i_FPGA_CLK  ; 1.000        ; -0.073     ; 4.341      ;
; -3.412 ; UART_RX:data_receive|CLK_DIV:c_UART_CLK|clks[28] ; UART_RX:data_receive|CLK_DIV:c_UART_CLK|clks[23] ; i_FPGA_CLK                                  ; i_FPGA_CLK  ; 1.000        ; -0.073     ; 4.341      ;
; -3.412 ; UART_RX:data_receive|CLK_DIV:c_UART_CLK|clks[28] ; UART_RX:data_receive|CLK_DIV:c_UART_CLK|clks[25] ; i_FPGA_CLK                                  ; i_FPGA_CLK  ; 1.000        ; -0.073     ; 4.341      ;
; -3.412 ; UART_RX:data_receive|CLK_DIV:c_UART_CLK|clks[28] ; UART_RX:data_receive|CLK_DIV:c_UART_CLK|clks[24] ; i_FPGA_CLK                                  ; i_FPGA_CLK  ; 1.000        ; -0.073     ; 4.341      ;
; -3.412 ; UART_RX:data_receive|CLK_DIV:c_UART_CLK|clks[28] ; UART_RX:data_receive|CLK_DIV:c_UART_CLK|clks[26] ; i_FPGA_CLK                                  ; i_FPGA_CLK  ; 1.000        ; -0.073     ; 4.341      ;
; -3.412 ; UART_RX:data_receive|CLK_DIV:c_UART_CLK|clks[28] ; UART_RX:data_receive|CLK_DIV:c_UART_CLK|clks[28] ; i_FPGA_CLK                                  ; i_FPGA_CLK  ; 1.000        ; -0.073     ; 4.341      ;
; -3.412 ; UART_RX:data_receive|CLK_DIV:c_UART_CLK|clks[28] ; UART_RX:data_receive|CLK_DIV:c_UART_CLK|clks[27] ; i_FPGA_CLK                                  ; i_FPGA_CLK  ; 1.000        ; -0.073     ; 4.341      ;
; -3.412 ; UART_RX:data_receive|CLK_DIV:c_UART_CLK|clks[28] ; UART_RX:data_receive|CLK_DIV:c_UART_CLK|clks[29] ; i_FPGA_CLK                                  ; i_FPGA_CLK  ; 1.000        ; -0.073     ; 4.341      ;
; -3.412 ; UART_RX:data_receive|CLK_DIV:c_UART_CLK|clks[28] ; UART_RX:data_receive|CLK_DIV:c_UART_CLK|clks[30] ; i_FPGA_CLK                                  ; i_FPGA_CLK  ; 1.000        ; -0.073     ; 4.341      ;
; -3.400 ; UART_RX:data_receive|UART_CLK_freq[11]           ; UART_RX:data_receive|CLK_DIV:c_UART_CLK|clk      ; UART_RX:data_receive|CLK_DIV:c_UART_CLK|clk ; i_FPGA_CLK  ; 1.000        ; -1.151     ; 3.241      ;
; -3.388 ; UART_RX:data_receive|CLK_DIV:c_UART_CLK|clks[29] ; UART_RX:data_receive|CLK_DIV:c_UART_CLK|clks[31] ; i_FPGA_CLK                                  ; i_FPGA_CLK  ; 1.000        ; -0.073     ; 4.317      ;
; -3.388 ; UART_RX:data_receive|CLK_DIV:c_UART_CLK|clks[29] ; UART_RX:data_receive|CLK_DIV:c_UART_CLK|clks[18] ; i_FPGA_CLK                                  ; i_FPGA_CLK  ; 1.000        ; -0.073     ; 4.317      ;
; -3.388 ; UART_RX:data_receive|CLK_DIV:c_UART_CLK|clks[29] ; UART_RX:data_receive|CLK_DIV:c_UART_CLK|clks[16] ; i_FPGA_CLK                                  ; i_FPGA_CLK  ; 1.000        ; -0.073     ; 4.317      ;
; -3.388 ; UART_RX:data_receive|CLK_DIV:c_UART_CLK|clks[29] ; UART_RX:data_receive|CLK_DIV:c_UART_CLK|clks[17] ; i_FPGA_CLK                                  ; i_FPGA_CLK  ; 1.000        ; -0.073     ; 4.317      ;
; -3.388 ; UART_RX:data_receive|CLK_DIV:c_UART_CLK|clks[29] ; UART_RX:data_receive|CLK_DIV:c_UART_CLK|clks[19] ; i_FPGA_CLK                                  ; i_FPGA_CLK  ; 1.000        ; -0.073     ; 4.317      ;
; -3.388 ; UART_RX:data_receive|CLK_DIV:c_UART_CLK|clks[29] ; UART_RX:data_receive|CLK_DIV:c_UART_CLK|clks[21] ; i_FPGA_CLK                                  ; i_FPGA_CLK  ; 1.000        ; -0.073     ; 4.317      ;
; -3.388 ; UART_RX:data_receive|CLK_DIV:c_UART_CLK|clks[29] ; UART_RX:data_receive|CLK_DIV:c_UART_CLK|clks[20] ; i_FPGA_CLK                                  ; i_FPGA_CLK  ; 1.000        ; -0.073     ; 4.317      ;
; -3.388 ; UART_RX:data_receive|CLK_DIV:c_UART_CLK|clks[29] ; UART_RX:data_receive|CLK_DIV:c_UART_CLK|clks[22] ; i_FPGA_CLK                                  ; i_FPGA_CLK  ; 1.000        ; -0.073     ; 4.317      ;
; -3.388 ; UART_RX:data_receive|CLK_DIV:c_UART_CLK|clks[29] ; UART_RX:data_receive|CLK_DIV:c_UART_CLK|clks[23] ; i_FPGA_CLK                                  ; i_FPGA_CLK  ; 1.000        ; -0.073     ; 4.317      ;
; -3.388 ; UART_RX:data_receive|CLK_DIV:c_UART_CLK|clks[29] ; UART_RX:data_receive|CLK_DIV:c_UART_CLK|clks[25] ; i_FPGA_CLK                                  ; i_FPGA_CLK  ; 1.000        ; -0.073     ; 4.317      ;
; -3.388 ; UART_RX:data_receive|CLK_DIV:c_UART_CLK|clks[29] ; UART_RX:data_receive|CLK_DIV:c_UART_CLK|clks[24] ; i_FPGA_CLK                                  ; i_FPGA_CLK  ; 1.000        ; -0.073     ; 4.317      ;
; -3.388 ; UART_RX:data_receive|CLK_DIV:c_UART_CLK|clks[29] ; UART_RX:data_receive|CLK_DIV:c_UART_CLK|clks[26] ; i_FPGA_CLK                                  ; i_FPGA_CLK  ; 1.000        ; -0.073     ; 4.317      ;
; -3.388 ; UART_RX:data_receive|CLK_DIV:c_UART_CLK|clks[29] ; UART_RX:data_receive|CLK_DIV:c_UART_CLK|clks[28] ; i_FPGA_CLK                                  ; i_FPGA_CLK  ; 1.000        ; -0.073     ; 4.317      ;
; -3.388 ; UART_RX:data_receive|CLK_DIV:c_UART_CLK|clks[29] ; UART_RX:data_receive|CLK_DIV:c_UART_CLK|clks[27] ; i_FPGA_CLK                                  ; i_FPGA_CLK  ; 1.000        ; -0.073     ; 4.317      ;
; -3.388 ; UART_RX:data_receive|CLK_DIV:c_UART_CLK|clks[29] ; UART_RX:data_receive|CLK_DIV:c_UART_CLK|clks[29] ; i_FPGA_CLK                                  ; i_FPGA_CLK  ; 1.000        ; -0.073     ; 4.317      ;
; -3.388 ; UART_RX:data_receive|CLK_DIV:c_UART_CLK|clks[29] ; UART_RX:data_receive|CLK_DIV:c_UART_CLK|clks[30] ; i_FPGA_CLK                                  ; i_FPGA_CLK  ; 1.000        ; -0.073     ; 4.317      ;
; -3.378 ; UART_RX:data_receive|CLK_DIV:c_UART_CLK|clks[19] ; UART_RX:data_receive|CLK_DIV:c_UART_CLK|clks[31] ; i_FPGA_CLK                                  ; i_FPGA_CLK  ; 1.000        ; -0.073     ; 4.307      ;
; -3.378 ; UART_RX:data_receive|CLK_DIV:c_UART_CLK|clks[19] ; UART_RX:data_receive|CLK_DIV:c_UART_CLK|clks[18] ; i_FPGA_CLK                                  ; i_FPGA_CLK  ; 1.000        ; -0.073     ; 4.307      ;
; -3.378 ; UART_RX:data_receive|CLK_DIV:c_UART_CLK|clks[19] ; UART_RX:data_receive|CLK_DIV:c_UART_CLK|clks[16] ; i_FPGA_CLK                                  ; i_FPGA_CLK  ; 1.000        ; -0.073     ; 4.307      ;
; -3.378 ; UART_RX:data_receive|CLK_DIV:c_UART_CLK|clks[19] ; UART_RX:data_receive|CLK_DIV:c_UART_CLK|clks[17] ; i_FPGA_CLK                                  ; i_FPGA_CLK  ; 1.000        ; -0.073     ; 4.307      ;
; -3.378 ; UART_RX:data_receive|CLK_DIV:c_UART_CLK|clks[19] ; UART_RX:data_receive|CLK_DIV:c_UART_CLK|clks[19] ; i_FPGA_CLK                                  ; i_FPGA_CLK  ; 1.000        ; -0.073     ; 4.307      ;
; -3.378 ; UART_RX:data_receive|CLK_DIV:c_UART_CLK|clks[19] ; UART_RX:data_receive|CLK_DIV:c_UART_CLK|clks[21] ; i_FPGA_CLK                                  ; i_FPGA_CLK  ; 1.000        ; -0.073     ; 4.307      ;
; -3.378 ; UART_RX:data_receive|CLK_DIV:c_UART_CLK|clks[19] ; UART_RX:data_receive|CLK_DIV:c_UART_CLK|clks[20] ; i_FPGA_CLK                                  ; i_FPGA_CLK  ; 1.000        ; -0.073     ; 4.307      ;
; -3.378 ; UART_RX:data_receive|CLK_DIV:c_UART_CLK|clks[19] ; UART_RX:data_receive|CLK_DIV:c_UART_CLK|clks[22] ; i_FPGA_CLK                                  ; i_FPGA_CLK  ; 1.000        ; -0.073     ; 4.307      ;
; -3.378 ; UART_RX:data_receive|CLK_DIV:c_UART_CLK|clks[19] ; UART_RX:data_receive|CLK_DIV:c_UART_CLK|clks[23] ; i_FPGA_CLK                                  ; i_FPGA_CLK  ; 1.000        ; -0.073     ; 4.307      ;
; -3.378 ; UART_RX:data_receive|CLK_DIV:c_UART_CLK|clks[19] ; UART_RX:data_receive|CLK_DIV:c_UART_CLK|clks[25] ; i_FPGA_CLK                                  ; i_FPGA_CLK  ; 1.000        ; -0.073     ; 4.307      ;
; -3.378 ; UART_RX:data_receive|CLK_DIV:c_UART_CLK|clks[19] ; UART_RX:data_receive|CLK_DIV:c_UART_CLK|clks[24] ; i_FPGA_CLK                                  ; i_FPGA_CLK  ; 1.000        ; -0.073     ; 4.307      ;
; -3.378 ; UART_RX:data_receive|CLK_DIV:c_UART_CLK|clks[19] ; UART_RX:data_receive|CLK_DIV:c_UART_CLK|clks[26] ; i_FPGA_CLK                                  ; i_FPGA_CLK  ; 1.000        ; -0.073     ; 4.307      ;
; -3.378 ; UART_RX:data_receive|CLK_DIV:c_UART_CLK|clks[19] ; UART_RX:data_receive|CLK_DIV:c_UART_CLK|clks[28] ; i_FPGA_CLK                                  ; i_FPGA_CLK  ; 1.000        ; -0.073     ; 4.307      ;
; -3.378 ; UART_RX:data_receive|CLK_DIV:c_UART_CLK|clks[19] ; UART_RX:data_receive|CLK_DIV:c_UART_CLK|clks[27] ; i_FPGA_CLK                                  ; i_FPGA_CLK  ; 1.000        ; -0.073     ; 4.307      ;
; -3.378 ; UART_RX:data_receive|CLK_DIV:c_UART_CLK|clks[19] ; UART_RX:data_receive|CLK_DIV:c_UART_CLK|clks[29] ; i_FPGA_CLK                                  ; i_FPGA_CLK  ; 1.000        ; -0.073     ; 4.307      ;
; -3.378 ; UART_RX:data_receive|CLK_DIV:c_UART_CLK|clks[19] ; UART_RX:data_receive|CLK_DIV:c_UART_CLK|clks[30] ; i_FPGA_CLK                                  ; i_FPGA_CLK  ; 1.000        ; -0.073     ; 4.307      ;
; -3.374 ; UART_RX:data_receive|CLK_DIV:c_UART_CLK|clks[15] ; UART_RX:data_receive|CLK_DIV:c_UART_CLK|clk      ; i_FPGA_CLK                                  ; i_FPGA_CLK  ; 1.000        ; -0.073     ; 4.303      ;
; -3.358 ; UART_RX:data_receive|CLK_DIV:c_UART_CLK|clks[27] ; UART_RX:data_receive|CLK_DIV:c_UART_CLK|clks[31] ; i_FPGA_CLK                                  ; i_FPGA_CLK  ; 1.000        ; -0.073     ; 4.287      ;
; -3.358 ; UART_RX:data_receive|CLK_DIV:c_UART_CLK|clks[27] ; UART_RX:data_receive|CLK_DIV:c_UART_CLK|clks[18] ; i_FPGA_CLK                                  ; i_FPGA_CLK  ; 1.000        ; -0.073     ; 4.287      ;
; -3.358 ; UART_RX:data_receive|CLK_DIV:c_UART_CLK|clks[27] ; UART_RX:data_receive|CLK_DIV:c_UART_CLK|clks[16] ; i_FPGA_CLK                                  ; i_FPGA_CLK  ; 1.000        ; -0.073     ; 4.287      ;
; -3.358 ; UART_RX:data_receive|CLK_DIV:c_UART_CLK|clks[27] ; UART_RX:data_receive|CLK_DIV:c_UART_CLK|clks[17] ; i_FPGA_CLK                                  ; i_FPGA_CLK  ; 1.000        ; -0.073     ; 4.287      ;
; -3.358 ; UART_RX:data_receive|CLK_DIV:c_UART_CLK|clks[27] ; UART_RX:data_receive|CLK_DIV:c_UART_CLK|clks[19] ; i_FPGA_CLK                                  ; i_FPGA_CLK  ; 1.000        ; -0.073     ; 4.287      ;
; -3.358 ; UART_RX:data_receive|CLK_DIV:c_UART_CLK|clks[27] ; UART_RX:data_receive|CLK_DIV:c_UART_CLK|clks[21] ; i_FPGA_CLK                                  ; i_FPGA_CLK  ; 1.000        ; -0.073     ; 4.287      ;
; -3.358 ; UART_RX:data_receive|CLK_DIV:c_UART_CLK|clks[27] ; UART_RX:data_receive|CLK_DIV:c_UART_CLK|clks[20] ; i_FPGA_CLK                                  ; i_FPGA_CLK  ; 1.000        ; -0.073     ; 4.287      ;
; -3.358 ; UART_RX:data_receive|CLK_DIV:c_UART_CLK|clks[27] ; UART_RX:data_receive|CLK_DIV:c_UART_CLK|clks[22] ; i_FPGA_CLK                                  ; i_FPGA_CLK  ; 1.000        ; -0.073     ; 4.287      ;
; -3.358 ; UART_RX:data_receive|CLK_DIV:c_UART_CLK|clks[27] ; UART_RX:data_receive|CLK_DIV:c_UART_CLK|clks[23] ; i_FPGA_CLK                                  ; i_FPGA_CLK  ; 1.000        ; -0.073     ; 4.287      ;
; -3.358 ; UART_RX:data_receive|CLK_DIV:c_UART_CLK|clks[27] ; UART_RX:data_receive|CLK_DIV:c_UART_CLK|clks[25] ; i_FPGA_CLK                                  ; i_FPGA_CLK  ; 1.000        ; -0.073     ; 4.287      ;
; -3.358 ; UART_RX:data_receive|CLK_DIV:c_UART_CLK|clks[27] ; UART_RX:data_receive|CLK_DIV:c_UART_CLK|clks[24] ; i_FPGA_CLK                                  ; i_FPGA_CLK  ; 1.000        ; -0.073     ; 4.287      ;
; -3.358 ; UART_RX:data_receive|CLK_DIV:c_UART_CLK|clks[27] ; UART_RX:data_receive|CLK_DIV:c_UART_CLK|clks[26] ; i_FPGA_CLK                                  ; i_FPGA_CLK  ; 1.000        ; -0.073     ; 4.287      ;
; -3.358 ; UART_RX:data_receive|CLK_DIV:c_UART_CLK|clks[27] ; UART_RX:data_receive|CLK_DIV:c_UART_CLK|clks[28] ; i_FPGA_CLK                                  ; i_FPGA_CLK  ; 1.000        ; -0.073     ; 4.287      ;
; -3.358 ; UART_RX:data_receive|CLK_DIV:c_UART_CLK|clks[27] ; UART_RX:data_receive|CLK_DIV:c_UART_CLK|clks[27] ; i_FPGA_CLK                                  ; i_FPGA_CLK  ; 1.000        ; -0.073     ; 4.287      ;
; -3.358 ; UART_RX:data_receive|CLK_DIV:c_UART_CLK|clks[27] ; UART_RX:data_receive|CLK_DIV:c_UART_CLK|clks[29] ; i_FPGA_CLK                                  ; i_FPGA_CLK  ; 1.000        ; -0.073     ; 4.287      ;
; -3.358 ; UART_RX:data_receive|CLK_DIV:c_UART_CLK|clks[27] ; UART_RX:data_receive|CLK_DIV:c_UART_CLK|clks[30] ; i_FPGA_CLK                                  ; i_FPGA_CLK  ; 1.000        ; -0.073     ; 4.287      ;
; -3.337 ; UART_RX:data_receive|CLK_DIV:c_UART_CLK|clks[7]  ; UART_RX:data_receive|CLK_DIV:c_UART_CLK|clk      ; i_FPGA_CLK                                  ; i_FPGA_CLK  ; 1.000        ; -0.073     ; 4.266      ;
; -3.319 ; UART_RX:data_receive|CLK_DIV:c_UART_CLK|clks[12] ; UART_RX:data_receive|CLK_DIV:c_UART_CLK|clk      ; i_FPGA_CLK                                  ; i_FPGA_CLK  ; 1.000        ; -0.073     ; 4.248      ;
; -3.307 ; UART_RX:data_receive|CLK_DIV:c_UART_CLK|clks[23] ; UART_RX:data_receive|CLK_DIV:c_UART_CLK|clks[31] ; i_FPGA_CLK                                  ; i_FPGA_CLK  ; 1.000        ; -0.073     ; 4.236      ;
; -3.307 ; UART_RX:data_receive|CLK_DIV:c_UART_CLK|clks[23] ; UART_RX:data_receive|CLK_DIV:c_UART_CLK|clks[18] ; i_FPGA_CLK                                  ; i_FPGA_CLK  ; 1.000        ; -0.073     ; 4.236      ;
; -3.307 ; UART_RX:data_receive|CLK_DIV:c_UART_CLK|clks[23] ; UART_RX:data_receive|CLK_DIV:c_UART_CLK|clks[16] ; i_FPGA_CLK                                  ; i_FPGA_CLK  ; 1.000        ; -0.073     ; 4.236      ;
; -3.307 ; UART_RX:data_receive|CLK_DIV:c_UART_CLK|clks[23] ; UART_RX:data_receive|CLK_DIV:c_UART_CLK|clks[17] ; i_FPGA_CLK                                  ; i_FPGA_CLK  ; 1.000        ; -0.073     ; 4.236      ;
; -3.307 ; UART_RX:data_receive|CLK_DIV:c_UART_CLK|clks[23] ; UART_RX:data_receive|CLK_DIV:c_UART_CLK|clks[19] ; i_FPGA_CLK                                  ; i_FPGA_CLK  ; 1.000        ; -0.073     ; 4.236      ;
; -3.307 ; UART_RX:data_receive|CLK_DIV:c_UART_CLK|clks[23] ; UART_RX:data_receive|CLK_DIV:c_UART_CLK|clks[21] ; i_FPGA_CLK                                  ; i_FPGA_CLK  ; 1.000        ; -0.073     ; 4.236      ;
; -3.307 ; UART_RX:data_receive|CLK_DIV:c_UART_CLK|clks[23] ; UART_RX:data_receive|CLK_DIV:c_UART_CLK|clks[20] ; i_FPGA_CLK                                  ; i_FPGA_CLK  ; 1.000        ; -0.073     ; 4.236      ;
; -3.307 ; UART_RX:data_receive|CLK_DIV:c_UART_CLK|clks[23] ; UART_RX:data_receive|CLK_DIV:c_UART_CLK|clks[22] ; i_FPGA_CLK                                  ; i_FPGA_CLK  ; 1.000        ; -0.073     ; 4.236      ;
; -3.307 ; UART_RX:data_receive|CLK_DIV:c_UART_CLK|clks[23] ; UART_RX:data_receive|CLK_DIV:c_UART_CLK|clks[23] ; i_FPGA_CLK                                  ; i_FPGA_CLK  ; 1.000        ; -0.073     ; 4.236      ;
; -3.307 ; UART_RX:data_receive|CLK_DIV:c_UART_CLK|clks[23] ; UART_RX:data_receive|CLK_DIV:c_UART_CLK|clks[25] ; i_FPGA_CLK                                  ; i_FPGA_CLK  ; 1.000        ; -0.073     ; 4.236      ;
; -3.307 ; UART_RX:data_receive|CLK_DIV:c_UART_CLK|clks[23] ; UART_RX:data_receive|CLK_DIV:c_UART_CLK|clks[24] ; i_FPGA_CLK                                  ; i_FPGA_CLK  ; 1.000        ; -0.073     ; 4.236      ;
; -3.307 ; UART_RX:data_receive|CLK_DIV:c_UART_CLK|clks[23] ; UART_RX:data_receive|CLK_DIV:c_UART_CLK|clks[26] ; i_FPGA_CLK                                  ; i_FPGA_CLK  ; 1.000        ; -0.073     ; 4.236      ;
+--------+--------------------------------------------------+--------------------------------------------------+---------------------------------------------+-------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'UART_RX:data_receive|CLK_DIV:c_UART_CLK|clk'                                                                                                                                             ;
+--------+------------------------------------+------------------------------------+---------------------------------------------+---------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                          ; To Node                            ; Launch Clock                                ; Latch Clock                                 ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------------------+------------------------------------+---------------------------------------------+---------------------------------------------+--------------+------------+------------+
; -2.031 ; UART_RX:data_receive|data_index[1] ; UART_RX:data_receive|DATA[6]       ; UART_RX:data_receive|CLK_DIV:c_UART_CLK|clk ; UART_RX:data_receive|CLK_DIV:c_UART_CLK|clk ; 1.000        ; -0.074     ; 2.959      ;
; -1.996 ; UART_RX:data_receive|data_index[1] ; UART_RX:data_receive|DATA[1]       ; UART_RX:data_receive|CLK_DIV:c_UART_CLK|clk ; UART_RX:data_receive|CLK_DIV:c_UART_CLK|clk ; 1.000        ; -0.074     ; 2.924      ;
; -1.995 ; UART_RX:data_receive|data_index[2] ; UART_RX:data_receive|o_DATA[6]     ; UART_RX:data_receive|CLK_DIV:c_UART_CLK|clk ; UART_RX:data_receive|CLK_DIV:c_UART_CLK|clk ; 1.000        ; -0.074     ; 2.923      ;
; -1.995 ; UART_RX:data_receive|data_index[2] ; UART_RX:data_receive|o_DATA[1]     ; UART_RX:data_receive|CLK_DIV:c_UART_CLK|clk ; UART_RX:data_receive|CLK_DIV:c_UART_CLK|clk ; 1.000        ; -0.074     ; 2.923      ;
; -1.995 ; UART_RX:data_receive|data_index[2] ; UART_RX:data_receive|o_DATA[0]     ; UART_RX:data_receive|CLK_DIV:c_UART_CLK|clk ; UART_RX:data_receive|CLK_DIV:c_UART_CLK|clk ; 1.000        ; -0.074     ; 2.923      ;
; -1.994 ; UART_RX:data_receive|data_index[1] ; UART_RX:data_receive|DATA[4]       ; UART_RX:data_receive|CLK_DIV:c_UART_CLK|clk ; UART_RX:data_receive|CLK_DIV:c_UART_CLK|clk ; 1.000        ; -0.074     ; 2.922      ;
; -1.930 ; UART_RX:data_receive|data_index[0] ; UART_RX:data_receive|o_DATA[6]     ; UART_RX:data_receive|CLK_DIV:c_UART_CLK|clk ; UART_RX:data_receive|CLK_DIV:c_UART_CLK|clk ; 1.000        ; -0.074     ; 2.858      ;
; -1.930 ; UART_RX:data_receive|data_index[0] ; UART_RX:data_receive|o_DATA[1]     ; UART_RX:data_receive|CLK_DIV:c_UART_CLK|clk ; UART_RX:data_receive|CLK_DIV:c_UART_CLK|clk ; 1.000        ; -0.074     ; 2.858      ;
; -1.930 ; UART_RX:data_receive|data_index[0] ; UART_RX:data_receive|o_DATA[0]     ; UART_RX:data_receive|CLK_DIV:c_UART_CLK|clk ; UART_RX:data_receive|CLK_DIV:c_UART_CLK|clk ; 1.000        ; -0.074     ; 2.858      ;
; -1.850 ; UART_RX:data_receive|data_index[1] ; UART_RX:data_receive|o_DATA[6]     ; UART_RX:data_receive|CLK_DIV:c_UART_CLK|clk ; UART_RX:data_receive|CLK_DIV:c_UART_CLK|clk ; 1.000        ; -0.074     ; 2.778      ;
; -1.850 ; UART_RX:data_receive|data_index[1] ; UART_RX:data_receive|o_DATA[1]     ; UART_RX:data_receive|CLK_DIV:c_UART_CLK|clk ; UART_RX:data_receive|CLK_DIV:c_UART_CLK|clk ; 1.000        ; -0.074     ; 2.778      ;
; -1.850 ; UART_RX:data_receive|data_index[1] ; UART_RX:data_receive|o_DATA[0]     ; UART_RX:data_receive|CLK_DIV:c_UART_CLK|clk ; UART_RX:data_receive|CLK_DIV:c_UART_CLK|clk ; 1.000        ; -0.074     ; 2.778      ;
; -1.839 ; UART_RX:data_receive|data_index[0] ; UART_RX:data_receive|DATA[6]       ; UART_RX:data_receive|CLK_DIV:c_UART_CLK|clk ; UART_RX:data_receive|CLK_DIV:c_UART_CLK|clk ; 1.000        ; -0.074     ; 2.767      ;
; -1.804 ; UART_RX:data_receive|data_index[0] ; UART_RX:data_receive|DATA[1]       ; UART_RX:data_receive|CLK_DIV:c_UART_CLK|clk ; UART_RX:data_receive|CLK_DIV:c_UART_CLK|clk ; 1.000        ; -0.074     ; 2.732      ;
; -1.802 ; UART_RX:data_receive|data_index[0] ; UART_RX:data_receive|DATA[4]       ; UART_RX:data_receive|CLK_DIV:c_UART_CLK|clk ; UART_RX:data_receive|CLK_DIV:c_UART_CLK|clk ; 1.000        ; -0.074     ; 2.730      ;
; -1.786 ; UART_RX:data_receive|data_index[1] ; UART_RX:data_receive|DATA[2]       ; UART_RX:data_receive|CLK_DIV:c_UART_CLK|clk ; UART_RX:data_receive|CLK_DIV:c_UART_CLK|clk ; 1.000        ; -0.074     ; 2.714      ;
; -1.782 ; UART_RX:data_receive|data_index[1] ; UART_RX:data_receive|DATA[3]       ; UART_RX:data_receive|CLK_DIV:c_UART_CLK|clk ; UART_RX:data_receive|CLK_DIV:c_UART_CLK|clk ; 1.000        ; -0.074     ; 2.710      ;
; -1.781 ; UART_RX:data_receive|data_index[1] ; UART_RX:data_receive|DATA[7]       ; UART_RX:data_receive|CLK_DIV:c_UART_CLK|clk ; UART_RX:data_receive|CLK_DIV:c_UART_CLK|clk ; 1.000        ; -0.074     ; 2.709      ;
; -1.780 ; UART_RX:data_receive|data_index[2] ; UART_RX:data_receive|o_DATA[7]     ; UART_RX:data_receive|CLK_DIV:c_UART_CLK|clk ; UART_RX:data_receive|CLK_DIV:c_UART_CLK|clk ; 1.000        ; -0.074     ; 2.708      ;
; -1.780 ; UART_RX:data_receive|data_index[2] ; UART_RX:data_receive|o_DATA[5]     ; UART_RX:data_receive|CLK_DIV:c_UART_CLK|clk ; UART_RX:data_receive|CLK_DIV:c_UART_CLK|clk ; 1.000        ; -0.074     ; 2.708      ;
; -1.780 ; UART_RX:data_receive|data_index[2] ; UART_RX:data_receive|o_DATA[4]     ; UART_RX:data_receive|CLK_DIV:c_UART_CLK|clk ; UART_RX:data_receive|CLK_DIV:c_UART_CLK|clk ; 1.000        ; -0.074     ; 2.708      ;
; -1.780 ; UART_RX:data_receive|data_index[2] ; UART_RX:data_receive|o_DATA[3]     ; UART_RX:data_receive|CLK_DIV:c_UART_CLK|clk ; UART_RX:data_receive|CLK_DIV:c_UART_CLK|clk ; 1.000        ; -0.074     ; 2.708      ;
; -1.780 ; UART_RX:data_receive|data_index[2] ; UART_RX:data_receive|o_DATA[2]     ; UART_RX:data_receive|CLK_DIV:c_UART_CLK|clk ; UART_RX:data_receive|CLK_DIV:c_UART_CLK|clk ; 1.000        ; -0.074     ; 2.708      ;
; -1.779 ; UART_RX:data_receive|data_index[1] ; UART_RX:data_receive|DATA[5]       ; UART_RX:data_receive|CLK_DIV:c_UART_CLK|clk ; UART_RX:data_receive|CLK_DIV:c_UART_CLK|clk ; 1.000        ; -0.074     ; 2.707      ;
; -1.715 ; UART_RX:data_receive|data_index[0] ; UART_RX:data_receive|o_DATA[7]     ; UART_RX:data_receive|CLK_DIV:c_UART_CLK|clk ; UART_RX:data_receive|CLK_DIV:c_UART_CLK|clk ; 1.000        ; -0.074     ; 2.643      ;
; -1.715 ; UART_RX:data_receive|data_index[0] ; UART_RX:data_receive|o_DATA[5]     ; UART_RX:data_receive|CLK_DIV:c_UART_CLK|clk ; UART_RX:data_receive|CLK_DIV:c_UART_CLK|clk ; 1.000        ; -0.074     ; 2.643      ;
; -1.715 ; UART_RX:data_receive|data_index[0] ; UART_RX:data_receive|o_DATA[4]     ; UART_RX:data_receive|CLK_DIV:c_UART_CLK|clk ; UART_RX:data_receive|CLK_DIV:c_UART_CLK|clk ; 1.000        ; -0.074     ; 2.643      ;
; -1.715 ; UART_RX:data_receive|data_index[0] ; UART_RX:data_receive|o_DATA[3]     ; UART_RX:data_receive|CLK_DIV:c_UART_CLK|clk ; UART_RX:data_receive|CLK_DIV:c_UART_CLK|clk ; 1.000        ; -0.074     ; 2.643      ;
; -1.715 ; UART_RX:data_receive|data_index[0] ; UART_RX:data_receive|o_DATA[2]     ; UART_RX:data_receive|CLK_DIV:c_UART_CLK|clk ; UART_RX:data_receive|CLK_DIV:c_UART_CLK|clk ; 1.000        ; -0.074     ; 2.643      ;
; -1.709 ; UART_RX:data_receive|data_index[0] ; UART_RX:data_receive|data_index[1] ; UART_RX:data_receive|CLK_DIV:c_UART_CLK|clk ; UART_RX:data_receive|CLK_DIV:c_UART_CLK|clk ; 1.000        ; -0.073     ; 2.638      ;
; -1.709 ; UART_RX:data_receive|data_index[0] ; UART_RX:data_receive|data_index[0] ; UART_RX:data_receive|CLK_DIV:c_UART_CLK|clk ; UART_RX:data_receive|CLK_DIV:c_UART_CLK|clk ; 1.000        ; -0.073     ; 2.638      ;
; -1.707 ; UART_RX:data_receive|data_index[2] ; UART_RX:data_receive|DATA[6]       ; UART_RX:data_receive|CLK_DIV:c_UART_CLK|clk ; UART_RX:data_receive|CLK_DIV:c_UART_CLK|clk ; 1.000        ; -0.074     ; 2.635      ;
; -1.700 ; UART_RX:data_receive|data_index[1] ; UART_RX:data_receive|data_index[1] ; UART_RX:data_receive|CLK_DIV:c_UART_CLK|clk ; UART_RX:data_receive|CLK_DIV:c_UART_CLK|clk ; 1.000        ; -0.073     ; 2.629      ;
; -1.700 ; UART_RX:data_receive|data_index[1] ; UART_RX:data_receive|data_index[0] ; UART_RX:data_receive|CLK_DIV:c_UART_CLK|clk ; UART_RX:data_receive|CLK_DIV:c_UART_CLK|clk ; 1.000        ; -0.073     ; 2.629      ;
; -1.672 ; UART_RX:data_receive|data_index[2] ; UART_RX:data_receive|DATA[1]       ; UART_RX:data_receive|CLK_DIV:c_UART_CLK|clk ; UART_RX:data_receive|CLK_DIV:c_UART_CLK|clk ; 1.000        ; -0.074     ; 2.600      ;
; -1.670 ; UART_RX:data_receive|data_index[2] ; UART_RX:data_receive|DATA[4]       ; UART_RX:data_receive|CLK_DIV:c_UART_CLK|clk ; UART_RX:data_receive|CLK_DIV:c_UART_CLK|clk ; 1.000        ; -0.074     ; 2.598      ;
; -1.647 ; UART_RX:data_receive|middle        ; UART_RX:data_receive|o_DATA[6]     ; UART_RX:data_receive|CLK_DIV:c_UART_CLK|clk ; UART_RX:data_receive|CLK_DIV:c_UART_CLK|clk ; 1.000        ; -0.074     ; 2.575      ;
; -1.647 ; UART_RX:data_receive|middle        ; UART_RX:data_receive|o_DATA[1]     ; UART_RX:data_receive|CLK_DIV:c_UART_CLK|clk ; UART_RX:data_receive|CLK_DIV:c_UART_CLK|clk ; 1.000        ; -0.074     ; 2.575      ;
; -1.647 ; UART_RX:data_receive|middle        ; UART_RX:data_receive|o_DATA[0]     ; UART_RX:data_receive|CLK_DIV:c_UART_CLK|clk ; UART_RX:data_receive|CLK_DIV:c_UART_CLK|clk ; 1.000        ; -0.074     ; 2.575      ;
; -1.635 ; UART_RX:data_receive|data_index[1] ; UART_RX:data_receive|o_DATA[7]     ; UART_RX:data_receive|CLK_DIV:c_UART_CLK|clk ; UART_RX:data_receive|CLK_DIV:c_UART_CLK|clk ; 1.000        ; -0.074     ; 2.563      ;
; -1.635 ; UART_RX:data_receive|data_index[1] ; UART_RX:data_receive|o_DATA[5]     ; UART_RX:data_receive|CLK_DIV:c_UART_CLK|clk ; UART_RX:data_receive|CLK_DIV:c_UART_CLK|clk ; 1.000        ; -0.074     ; 2.563      ;
; -1.635 ; UART_RX:data_receive|data_index[1] ; UART_RX:data_receive|o_DATA[4]     ; UART_RX:data_receive|CLK_DIV:c_UART_CLK|clk ; UART_RX:data_receive|CLK_DIV:c_UART_CLK|clk ; 1.000        ; -0.074     ; 2.563      ;
; -1.635 ; UART_RX:data_receive|data_index[1] ; UART_RX:data_receive|o_DATA[3]     ; UART_RX:data_receive|CLK_DIV:c_UART_CLK|clk ; UART_RX:data_receive|CLK_DIV:c_UART_CLK|clk ; 1.000        ; -0.074     ; 2.563      ;
; -1.635 ; UART_RX:data_receive|data_index[1] ; UART_RX:data_receive|o_DATA[2]     ; UART_RX:data_receive|CLK_DIV:c_UART_CLK|clk ; UART_RX:data_receive|CLK_DIV:c_UART_CLK|clk ; 1.000        ; -0.074     ; 2.563      ;
; -1.619 ; UART_RX:data_receive|data_index[3] ; UART_RX:data_receive|DATA[6]       ; UART_RX:data_receive|CLK_DIV:c_UART_CLK|clk ; UART_RX:data_receive|CLK_DIV:c_UART_CLK|clk ; 1.000        ; -0.074     ; 2.547      ;
; -1.594 ; UART_RX:data_receive|data_index[0] ; UART_RX:data_receive|DATA[2]       ; UART_RX:data_receive|CLK_DIV:c_UART_CLK|clk ; UART_RX:data_receive|CLK_DIV:c_UART_CLK|clk ; 1.000        ; -0.074     ; 2.522      ;
; -1.590 ; UART_RX:data_receive|data_index[0] ; UART_RX:data_receive|DATA[3]       ; UART_RX:data_receive|CLK_DIV:c_UART_CLK|clk ; UART_RX:data_receive|CLK_DIV:c_UART_CLK|clk ; 1.000        ; -0.074     ; 2.518      ;
; -1.589 ; UART_RX:data_receive|data_index[0] ; UART_RX:data_receive|DATA[7]       ; UART_RX:data_receive|CLK_DIV:c_UART_CLK|clk ; UART_RX:data_receive|CLK_DIV:c_UART_CLK|clk ; 1.000        ; -0.074     ; 2.517      ;
; -1.587 ; UART_RX:data_receive|data_index[0] ; UART_RX:data_receive|DATA[5]       ; UART_RX:data_receive|CLK_DIV:c_UART_CLK|clk ; UART_RX:data_receive|CLK_DIV:c_UART_CLK|clk ; 1.000        ; -0.074     ; 2.515      ;
; -1.584 ; UART_RX:data_receive|data_index[3] ; UART_RX:data_receive|DATA[1]       ; UART_RX:data_receive|CLK_DIV:c_UART_CLK|clk ; UART_RX:data_receive|CLK_DIV:c_UART_CLK|clk ; 1.000        ; -0.074     ; 2.512      ;
; -1.582 ; UART_RX:data_receive|data_index[3] ; UART_RX:data_receive|DATA[4]       ; UART_RX:data_receive|CLK_DIV:c_UART_CLK|clk ; UART_RX:data_receive|CLK_DIV:c_UART_CLK|clk ; 1.000        ; -0.074     ; 2.510      ;
; -1.575 ; UART_RX:data_receive|middle        ; UART_RX:data_receive|DATA[6]       ; UART_RX:data_receive|CLK_DIV:c_UART_CLK|clk ; UART_RX:data_receive|CLK_DIV:c_UART_CLK|clk ; 1.000        ; -0.074     ; 2.503      ;
; -1.573 ; UART_RX:data_receive|act_state     ; UART_RX:data_receive|DATA[6]       ; UART_RX:data_receive|CLK_DIV:c_UART_CLK|clk ; UART_RX:data_receive|CLK_DIV:c_UART_CLK|clk ; 1.000        ; -0.074     ; 2.501      ;
; -1.549 ; UART_RX:data_receive|data_index[3] ; UART_RX:data_receive|data_index[1] ; UART_RX:data_receive|CLK_DIV:c_UART_CLK|clk ; UART_RX:data_receive|CLK_DIV:c_UART_CLK|clk ; 1.000        ; -0.073     ; 2.478      ;
; -1.549 ; UART_RX:data_receive|data_index[3] ; UART_RX:data_receive|data_index[0] ; UART_RX:data_receive|CLK_DIV:c_UART_CLK|clk ; UART_RX:data_receive|CLK_DIV:c_UART_CLK|clk ; 1.000        ; -0.073     ; 2.478      ;
; -1.540 ; UART_RX:data_receive|middle        ; UART_RX:data_receive|DATA[1]       ; UART_RX:data_receive|CLK_DIV:c_UART_CLK|clk ; UART_RX:data_receive|CLK_DIV:c_UART_CLK|clk ; 1.000        ; -0.074     ; 2.468      ;
; -1.538 ; UART_RX:data_receive|act_state     ; UART_RX:data_receive|DATA[1]       ; UART_RX:data_receive|CLK_DIV:c_UART_CLK|clk ; UART_RX:data_receive|CLK_DIV:c_UART_CLK|clk ; 1.000        ; -0.074     ; 2.466      ;
; -1.538 ; UART_RX:data_receive|middle        ; UART_RX:data_receive|DATA[4]       ; UART_RX:data_receive|CLK_DIV:c_UART_CLK|clk ; UART_RX:data_receive|CLK_DIV:c_UART_CLK|clk ; 1.000        ; -0.074     ; 2.466      ;
; -1.536 ; UART_RX:data_receive|act_state     ; UART_RX:data_receive|DATA[4]       ; UART_RX:data_receive|CLK_DIV:c_UART_CLK|clk ; UART_RX:data_receive|CLK_DIV:c_UART_CLK|clk ; 1.000        ; -0.074     ; 2.464      ;
; -1.521 ; UART_RX:data_receive|data_index[0] ; UART_RX:data_receive|data_index[3] ; UART_RX:data_receive|CLK_DIV:c_UART_CLK|clk ; UART_RX:data_receive|CLK_DIV:c_UART_CLK|clk ; 1.000        ; -0.073     ; 2.450      ;
; -1.519 ; UART_RX:data_receive|data_index[0] ; UART_RX:data_receive|data_index[2] ; UART_RX:data_receive|CLK_DIV:c_UART_CLK|clk ; UART_RX:data_receive|CLK_DIV:c_UART_CLK|clk ; 1.000        ; -0.073     ; 2.448      ;
; -1.512 ; UART_RX:data_receive|data_index[1] ; UART_RX:data_receive|data_index[3] ; UART_RX:data_receive|CLK_DIV:c_UART_CLK|clk ; UART_RX:data_receive|CLK_DIV:c_UART_CLK|clk ; 1.000        ; -0.073     ; 2.441      ;
; -1.510 ; UART_RX:data_receive|data_index[1] ; UART_RX:data_receive|data_index[2] ; UART_RX:data_receive|CLK_DIV:c_UART_CLK|clk ; UART_RX:data_receive|CLK_DIV:c_UART_CLK|clk ; 1.000        ; -0.073     ; 2.439      ;
; -1.509 ; UART_RX:data_receive|data_index[1] ; UART_RX:data_receive|DATA[0]       ; UART_RX:data_receive|CLK_DIV:c_UART_CLK|clk ; UART_RX:data_receive|CLK_DIV:c_UART_CLK|clk ; 1.000        ; -0.073     ; 2.438      ;
; -1.480 ; UART_RX:data_receive|act_state     ; UART_RX:data_receive|o_DATA[6]     ; UART_RX:data_receive|CLK_DIV:c_UART_CLK|clk ; UART_RX:data_receive|CLK_DIV:c_UART_CLK|clk ; 1.000        ; -0.074     ; 2.408      ;
; -1.480 ; UART_RX:data_receive|act_state     ; UART_RX:data_receive|o_DATA[1]     ; UART_RX:data_receive|CLK_DIV:c_UART_CLK|clk ; UART_RX:data_receive|CLK_DIV:c_UART_CLK|clk ; 1.000        ; -0.074     ; 2.408      ;
; -1.480 ; UART_RX:data_receive|act_state     ; UART_RX:data_receive|o_DATA[0]     ; UART_RX:data_receive|CLK_DIV:c_UART_CLK|clk ; UART_RX:data_receive|CLK_DIV:c_UART_CLK|clk ; 1.000        ; -0.074     ; 2.408      ;
; -1.462 ; UART_RX:data_receive|data_index[2] ; UART_RX:data_receive|DATA[2]       ; UART_RX:data_receive|CLK_DIV:c_UART_CLK|clk ; UART_RX:data_receive|CLK_DIV:c_UART_CLK|clk ; 1.000        ; -0.074     ; 2.390      ;
; -1.458 ; UART_RX:data_receive|data_index[2] ; UART_RX:data_receive|DATA[3]       ; UART_RX:data_receive|CLK_DIV:c_UART_CLK|clk ; UART_RX:data_receive|CLK_DIV:c_UART_CLK|clk ; 1.000        ; -0.074     ; 2.386      ;
; -1.457 ; UART_RX:data_receive|data_index[2] ; UART_RX:data_receive|DATA[7]       ; UART_RX:data_receive|CLK_DIV:c_UART_CLK|clk ; UART_RX:data_receive|CLK_DIV:c_UART_CLK|clk ; 1.000        ; -0.074     ; 2.385      ;
; -1.455 ; UART_RX:data_receive|data_index[2] ; UART_RX:data_receive|DATA[5]       ; UART_RX:data_receive|CLK_DIV:c_UART_CLK|clk ; UART_RX:data_receive|CLK_DIV:c_UART_CLK|clk ; 1.000        ; -0.074     ; 2.383      ;
; -1.442 ; UART_RX:data_receive|data_index[3] ; UART_RX:data_receive|o_DATA[6]     ; UART_RX:data_receive|CLK_DIV:c_UART_CLK|clk ; UART_RX:data_receive|CLK_DIV:c_UART_CLK|clk ; 1.000        ; -0.074     ; 2.370      ;
; -1.442 ; UART_RX:data_receive|data_index[3] ; UART_RX:data_receive|o_DATA[1]     ; UART_RX:data_receive|CLK_DIV:c_UART_CLK|clk ; UART_RX:data_receive|CLK_DIV:c_UART_CLK|clk ; 1.000        ; -0.074     ; 2.370      ;
; -1.442 ; UART_RX:data_receive|data_index[3] ; UART_RX:data_receive|o_DATA[0]     ; UART_RX:data_receive|CLK_DIV:c_UART_CLK|clk ; UART_RX:data_receive|CLK_DIV:c_UART_CLK|clk ; 1.000        ; -0.074     ; 2.370      ;
; -1.432 ; UART_RX:data_receive|middle        ; UART_RX:data_receive|o_DATA[7]     ; UART_RX:data_receive|CLK_DIV:c_UART_CLK|clk ; UART_RX:data_receive|CLK_DIV:c_UART_CLK|clk ; 1.000        ; -0.074     ; 2.360      ;
; -1.432 ; UART_RX:data_receive|middle        ; UART_RX:data_receive|o_DATA[5]     ; UART_RX:data_receive|CLK_DIV:c_UART_CLK|clk ; UART_RX:data_receive|CLK_DIV:c_UART_CLK|clk ; 1.000        ; -0.074     ; 2.360      ;
; -1.432 ; UART_RX:data_receive|middle        ; UART_RX:data_receive|o_DATA[4]     ; UART_RX:data_receive|CLK_DIV:c_UART_CLK|clk ; UART_RX:data_receive|CLK_DIV:c_UART_CLK|clk ; 1.000        ; -0.074     ; 2.360      ;
; -1.432 ; UART_RX:data_receive|middle        ; UART_RX:data_receive|o_DATA[3]     ; UART_RX:data_receive|CLK_DIV:c_UART_CLK|clk ; UART_RX:data_receive|CLK_DIV:c_UART_CLK|clk ; 1.000        ; -0.074     ; 2.360      ;
; -1.432 ; UART_RX:data_receive|middle        ; UART_RX:data_receive|o_DATA[2]     ; UART_RX:data_receive|CLK_DIV:c_UART_CLK|clk ; UART_RX:data_receive|CLK_DIV:c_UART_CLK|clk ; 1.000        ; -0.074     ; 2.360      ;
; -1.418 ; UART_RX:data_receive|data_index[2] ; UART_RX:data_receive|data_index[1] ; UART_RX:data_receive|CLK_DIV:c_UART_CLK|clk ; UART_RX:data_receive|CLK_DIV:c_UART_CLK|clk ; 1.000        ; -0.073     ; 2.347      ;
; -1.418 ; UART_RX:data_receive|data_index[2] ; UART_RX:data_receive|data_index[0] ; UART_RX:data_receive|CLK_DIV:c_UART_CLK|clk ; UART_RX:data_receive|CLK_DIV:c_UART_CLK|clk ; 1.000        ; -0.073     ; 2.347      ;
; -1.374 ; UART_RX:data_receive|data_index[3] ; UART_RX:data_receive|DATA[2]       ; UART_RX:data_receive|CLK_DIV:c_UART_CLK|clk ; UART_RX:data_receive|CLK_DIV:c_UART_CLK|clk ; 1.000        ; -0.074     ; 2.302      ;
; -1.370 ; UART_RX:data_receive|data_index[3] ; UART_RX:data_receive|DATA[3]       ; UART_RX:data_receive|CLK_DIV:c_UART_CLK|clk ; UART_RX:data_receive|CLK_DIV:c_UART_CLK|clk ; 1.000        ; -0.074     ; 2.298      ;
; -1.369 ; UART_RX:data_receive|data_index[3] ; UART_RX:data_receive|DATA[7]       ; UART_RX:data_receive|CLK_DIV:c_UART_CLK|clk ; UART_RX:data_receive|CLK_DIV:c_UART_CLK|clk ; 1.000        ; -0.074     ; 2.297      ;
; -1.367 ; UART_RX:data_receive|data_index[3] ; UART_RX:data_receive|DATA[5]       ; UART_RX:data_receive|CLK_DIV:c_UART_CLK|clk ; UART_RX:data_receive|CLK_DIV:c_UART_CLK|clk ; 1.000        ; -0.074     ; 2.295      ;
; -1.361 ; UART_RX:data_receive|data_index[3] ; UART_RX:data_receive|data_index[3] ; UART_RX:data_receive|CLK_DIV:c_UART_CLK|clk ; UART_RX:data_receive|CLK_DIV:c_UART_CLK|clk ; 1.000        ; -0.073     ; 2.290      ;
; -1.359 ; UART_RX:data_receive|data_index[3] ; UART_RX:data_receive|data_index[2] ; UART_RX:data_receive|CLK_DIV:c_UART_CLK|clk ; UART_RX:data_receive|CLK_DIV:c_UART_CLK|clk ; 1.000        ; -0.073     ; 2.288      ;
; -1.330 ; UART_RX:data_receive|middle        ; UART_RX:data_receive|DATA[2]       ; UART_RX:data_receive|CLK_DIV:c_UART_CLK|clk ; UART_RX:data_receive|CLK_DIV:c_UART_CLK|clk ; 1.000        ; -0.074     ; 2.258      ;
; -1.328 ; UART_RX:data_receive|act_state     ; UART_RX:data_receive|DATA[2]       ; UART_RX:data_receive|CLK_DIV:c_UART_CLK|clk ; UART_RX:data_receive|CLK_DIV:c_UART_CLK|clk ; 1.000        ; -0.074     ; 2.256      ;
; -1.326 ; UART_RX:data_receive|middle        ; UART_RX:data_receive|DATA[3]       ; UART_RX:data_receive|CLK_DIV:c_UART_CLK|clk ; UART_RX:data_receive|CLK_DIV:c_UART_CLK|clk ; 1.000        ; -0.074     ; 2.254      ;
; -1.325 ; UART_RX:data_receive|middle        ; UART_RX:data_receive|DATA[7]       ; UART_RX:data_receive|CLK_DIV:c_UART_CLK|clk ; UART_RX:data_receive|CLK_DIV:c_UART_CLK|clk ; 1.000        ; -0.074     ; 2.253      ;
; -1.324 ; UART_RX:data_receive|act_state     ; UART_RX:data_receive|DATA[3]       ; UART_RX:data_receive|CLK_DIV:c_UART_CLK|clk ; UART_RX:data_receive|CLK_DIV:c_UART_CLK|clk ; 1.000        ; -0.074     ; 2.252      ;
; -1.323 ; UART_RX:data_receive|act_state     ; UART_RX:data_receive|DATA[7]       ; UART_RX:data_receive|CLK_DIV:c_UART_CLK|clk ; UART_RX:data_receive|CLK_DIV:c_UART_CLK|clk ; 1.000        ; -0.074     ; 2.251      ;
; -1.323 ; UART_RX:data_receive|middle        ; UART_RX:data_receive|DATA[5]       ; UART_RX:data_receive|CLK_DIV:c_UART_CLK|clk ; UART_RX:data_receive|CLK_DIV:c_UART_CLK|clk ; 1.000        ; -0.074     ; 2.251      ;
; -1.321 ; UART_RX:data_receive|act_state     ; UART_RX:data_receive|DATA[5]       ; UART_RX:data_receive|CLK_DIV:c_UART_CLK|clk ; UART_RX:data_receive|CLK_DIV:c_UART_CLK|clk ; 1.000        ; -0.074     ; 2.249      ;
; -1.317 ; UART_RX:data_receive|data_index[0] ; UART_RX:data_receive|DATA[0]       ; UART_RX:data_receive|CLK_DIV:c_UART_CLK|clk ; UART_RX:data_receive|CLK_DIV:c_UART_CLK|clk ; 1.000        ; -0.073     ; 2.246      ;
; -1.265 ; UART_RX:data_receive|act_state     ; UART_RX:data_receive|o_DATA[7]     ; UART_RX:data_receive|CLK_DIV:c_UART_CLK|clk ; UART_RX:data_receive|CLK_DIV:c_UART_CLK|clk ; 1.000        ; -0.074     ; 2.193      ;
; -1.265 ; UART_RX:data_receive|act_state     ; UART_RX:data_receive|o_DATA[5]     ; UART_RX:data_receive|CLK_DIV:c_UART_CLK|clk ; UART_RX:data_receive|CLK_DIV:c_UART_CLK|clk ; 1.000        ; -0.074     ; 2.193      ;
; -1.265 ; UART_RX:data_receive|act_state     ; UART_RX:data_receive|o_DATA[4]     ; UART_RX:data_receive|CLK_DIV:c_UART_CLK|clk ; UART_RX:data_receive|CLK_DIV:c_UART_CLK|clk ; 1.000        ; -0.074     ; 2.193      ;
; -1.265 ; UART_RX:data_receive|act_state     ; UART_RX:data_receive|o_DATA[3]     ; UART_RX:data_receive|CLK_DIV:c_UART_CLK|clk ; UART_RX:data_receive|CLK_DIV:c_UART_CLK|clk ; 1.000        ; -0.074     ; 2.193      ;
+--------+------------------------------------+------------------------------------+---------------------------------------------+---------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'i_FPGA_CLK'                                                                                                                                                                          ;
+-------+--------------------------------------------------+--------------------------------------------------+---------------------------------------------+-------------+--------------+------------+------------+
; Slack ; From Node                                        ; To Node                                          ; Launch Clock                                ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------------------------+--------------------------------------------------+---------------------------------------------+-------------+--------------+------------+------------+
; 0.400 ; LCD:data_printing|act_state.S6                   ; LCD:data_printing|act_state.S6                   ; i_FPGA_CLK                                  ; i_FPGA_CLK  ; 0.000        ; 0.074      ; 0.669      ;
; 0.456 ; LCD:data_printing|act_state.S6                   ; LCD:data_printing|act_state.S0                   ; i_FPGA_CLK                                  ; i_FPGA_CLK  ; 0.000        ; 0.074      ; 0.725      ;
; 0.469 ; LCD:data_printing|act_state.S8                   ; LCD:data_printing|act_state.IDLE                 ; i_FPGA_CLK                                  ; i_FPGA_CLK  ; 0.000        ; 0.074      ; 0.738      ;
; 0.478 ; LCD:data_printing|act_state.S2                   ; LCD:data_printing|act_state.S3                   ; i_FPGA_CLK                                  ; i_FPGA_CLK  ; 0.000        ; 0.074      ; 0.747      ;
; 0.478 ; LCD:data_printing|act_state.S0                   ; LCD:data_printing|act_state.S1                   ; i_FPGA_CLK                                  ; i_FPGA_CLK  ; 0.000        ; 0.074      ; 0.747      ;
; 0.504 ; LCD:data_printing|act_state.S7                   ; LCD:data_printing|act_state.S8                   ; i_FPGA_CLK                                  ; i_FPGA_CLK  ; 0.000        ; 0.074      ; 0.773      ;
; 0.644 ; LCD:data_printing|act_state.S3                   ; LCD:data_printing|act_state.S4                   ; i_FPGA_CLK                                  ; i_FPGA_CLK  ; 0.000        ; 0.074      ; 0.913      ;
; 0.644 ; LCD:data_printing|act_state.S1                   ; LCD:data_printing|act_state.S2                   ; i_FPGA_CLK                                  ; i_FPGA_CLK  ; 0.000        ; 0.074      ; 0.913      ;
; 0.674 ; LCD:data_printing|act_state.S4                   ; LCD:data_printing|act_state.S5                   ; i_FPGA_CLK                                  ; i_FPGA_CLK  ; 0.000        ; 0.074      ; 0.943      ;
; 0.692 ; LCD:data_printing|count[14]                      ; LCD:data_printing|count[14]                      ; i_FPGA_CLK                                  ; i_FPGA_CLK  ; 0.000        ; 0.074      ; 0.961      ;
; 0.693 ; LCD:data_printing|count[19]                      ; LCD:data_printing|count[19]                      ; i_FPGA_CLK                                  ; i_FPGA_CLK  ; 0.000        ; 0.074      ; 0.962      ;
; 0.693 ; LCD:data_printing|count[15]                      ; LCD:data_printing|count[15]                      ; i_FPGA_CLK                                  ; i_FPGA_CLK  ; 0.000        ; 0.074      ; 0.962      ;
; 0.694 ; LCD:data_printing|count[3]                       ; LCD:data_printing|count[3]                       ; i_FPGA_CLK                                  ; i_FPGA_CLK  ; 0.000        ; 0.073      ; 0.962      ;
; 0.697 ; LCD:data_printing|count[20]                      ; LCD:data_printing|count[20]                      ; i_FPGA_CLK                                  ; i_FPGA_CLK  ; 0.000        ; 0.074      ; 0.966      ;
; 0.704 ; UART_RX:data_receive|CLK_DIV:c_UART_CLK|clks[3]  ; UART_RX:data_receive|CLK_DIV:c_UART_CLK|clks[3]  ; i_FPGA_CLK                                  ; i_FPGA_CLK  ; 0.000        ; 0.073      ; 0.972      ;
; 0.704 ; UART_RX:data_receive|CLK_DIV:c_UART_CLK|clks[5]  ; UART_RX:data_receive|CLK_DIV:c_UART_CLK|clks[5]  ; i_FPGA_CLK                                  ; i_FPGA_CLK  ; 0.000        ; 0.073      ; 0.972      ;
; 0.704 ; UART_RX:data_receive|CLK_DIV:c_UART_CLK|clks[13] ; UART_RX:data_receive|CLK_DIV:c_UART_CLK|clks[13] ; i_FPGA_CLK                                  ; i_FPGA_CLK  ; 0.000        ; 0.073      ; 0.972      ;
; 0.704 ; UART_RX:data_receive|CLK_DIV:c_UART_CLK|clks[15] ; UART_RX:data_receive|CLK_DIV:c_UART_CLK|clks[15] ; i_FPGA_CLK                                  ; i_FPGA_CLK  ; 0.000        ; 0.073      ; 0.972      ;
; 0.704 ; LCD:data_printing|count[1]                       ; LCD:data_printing|count[1]                       ; i_FPGA_CLK                                  ; i_FPGA_CLK  ; 0.000        ; 0.073      ; 0.972      ;
; 0.705 ; UART_RX:data_receive|CLK_DIV:c_UART_CLK|clks[11] ; UART_RX:data_receive|CLK_DIV:c_UART_CLK|clks[11] ; i_FPGA_CLK                                  ; i_FPGA_CLK  ; 0.000        ; 0.073      ; 0.973      ;
; 0.705 ; UART_RX:data_receive|CLK_DIV:c_UART_CLK|clks[19] ; UART_RX:data_receive|CLK_DIV:c_UART_CLK|clks[19] ; i_FPGA_CLK                                  ; i_FPGA_CLK  ; 0.000        ; 0.073      ; 0.973      ;
; 0.705 ; UART_RX:data_receive|CLK_DIV:c_UART_CLK|clks[21] ; UART_RX:data_receive|CLK_DIV:c_UART_CLK|clks[21] ; i_FPGA_CLK                                  ; i_FPGA_CLK  ; 0.000        ; 0.073      ; 0.973      ;
; 0.705 ; UART_RX:data_receive|CLK_DIV:c_UART_CLK|clks[29] ; UART_RX:data_receive|CLK_DIV:c_UART_CLK|clks[29] ; i_FPGA_CLK                                  ; i_FPGA_CLK  ; 0.000        ; 0.073      ; 0.973      ;
; 0.705 ; LCD:data_printing|count[11]                      ; LCD:data_printing|count[11]                      ; i_FPGA_CLK                                  ; i_FPGA_CLK  ; 0.000        ; 0.074      ; 0.974      ;
; 0.706 ; UART_RX:data_receive|CLK_DIV:c_UART_CLK|clks[1]  ; UART_RX:data_receive|CLK_DIV:c_UART_CLK|clks[1]  ; i_FPGA_CLK                                  ; i_FPGA_CLK  ; 0.000        ; 0.073      ; 0.974      ;
; 0.706 ; UART_RX:data_receive|CLK_DIV:c_UART_CLK|clks[17] ; UART_RX:data_receive|CLK_DIV:c_UART_CLK|clks[17] ; i_FPGA_CLK                                  ; i_FPGA_CLK  ; 0.000        ; 0.073      ; 0.974      ;
; 0.706 ; UART_RX:data_receive|CLK_DIV:c_UART_CLK|clks[27] ; UART_RX:data_receive|CLK_DIV:c_UART_CLK|clks[27] ; i_FPGA_CLK                                  ; i_FPGA_CLK  ; 0.000        ; 0.073      ; 0.974      ;
; 0.706 ; LCD:data_printing|count[9]                       ; LCD:data_printing|count[9]                       ; i_FPGA_CLK                                  ; i_FPGA_CLK  ; 0.000        ; 0.073      ; 0.974      ;
; 0.706 ; LCD:data_printing|count[16]                      ; LCD:data_printing|count[16]                      ; i_FPGA_CLK                                  ; i_FPGA_CLK  ; 0.000        ; 0.074      ; 0.975      ;
; 0.707 ; UART_RX:data_receive|CLK_DIV:c_UART_CLK|clks[31] ; UART_RX:data_receive|CLK_DIV:c_UART_CLK|clks[31] ; i_FPGA_CLK                                  ; i_FPGA_CLK  ; 0.000        ; 0.073      ; 0.975      ;
; 0.707 ; UART_RX:data_receive|CLK_DIV:c_UART_CLK|clks[6]  ; UART_RX:data_receive|CLK_DIV:c_UART_CLK|clks[6]  ; i_FPGA_CLK                                  ; i_FPGA_CLK  ; 0.000        ; 0.073      ; 0.975      ;
; 0.707 ; UART_RX:data_receive|CLK_DIV:c_UART_CLK|clks[9]  ; UART_RX:data_receive|CLK_DIV:c_UART_CLK|clks[9]  ; i_FPGA_CLK                                  ; i_FPGA_CLK  ; 0.000        ; 0.073      ; 0.975      ;
; 0.707 ; UART_RX:data_receive|CLK_DIV:c_UART_CLK|clks[22] ; UART_RX:data_receive|CLK_DIV:c_UART_CLK|clks[22] ; i_FPGA_CLK                                  ; i_FPGA_CLK  ; 0.000        ; 0.073      ; 0.975      ;
; 0.707 ; LCD:data_printing|count[6]                       ; LCD:data_printing|count[6]                       ; i_FPGA_CLK                                  ; i_FPGA_CLK  ; 0.000        ; 0.073      ; 0.975      ;
; 0.707 ; LCD:data_printing|act_state.IDLE                 ; LCD:data_printing|act_state.S6                   ; i_FPGA_CLK                                  ; i_FPGA_CLK  ; 0.000        ; 0.074      ; 0.976      ;
; 0.708 ; UART_RX:data_receive|CLK_DIV:c_UART_CLK|clks[7]  ; UART_RX:data_receive|CLK_DIV:c_UART_CLK|clks[7]  ; i_FPGA_CLK                                  ; i_FPGA_CLK  ; 0.000        ; 0.073      ; 0.976      ;
; 0.708 ; UART_RX:data_receive|CLK_DIV:c_UART_CLK|clks[23] ; UART_RX:data_receive|CLK_DIV:c_UART_CLK|clks[23] ; i_FPGA_CLK                                  ; i_FPGA_CLK  ; 0.000        ; 0.073      ; 0.976      ;
; 0.708 ; UART_RX:data_receive|CLK_DIV:c_UART_CLK|clks[25] ; UART_RX:data_receive|CLK_DIV:c_UART_CLK|clks[25] ; i_FPGA_CLK                                  ; i_FPGA_CLK  ; 0.000        ; 0.073      ; 0.976      ;
; 0.708 ; LCD:data_printing|count[12]                      ; LCD:data_printing|count[12]                      ; i_FPGA_CLK                                  ; i_FPGA_CLK  ; 0.000        ; 0.074      ; 0.977      ;
; 0.709 ; UART_RX:data_receive|CLK_DIV:c_UART_CLK|clks[2]  ; UART_RX:data_receive|CLK_DIV:c_UART_CLK|clks[2]  ; i_FPGA_CLK                                  ; i_FPGA_CLK  ; 0.000        ; 0.073      ; 0.977      ;
; 0.709 ; UART_RX:data_receive|CLK_DIV:c_UART_CLK|clks[14] ; UART_RX:data_receive|CLK_DIV:c_UART_CLK|clks[14] ; i_FPGA_CLK                                  ; i_FPGA_CLK  ; 0.000        ; 0.073      ; 0.977      ;
; 0.709 ; UART_RX:data_receive|CLK_DIV:c_UART_CLK|clks[16] ; UART_RX:data_receive|CLK_DIV:c_UART_CLK|clks[16] ; i_FPGA_CLK                                  ; i_FPGA_CLK  ; 0.000        ; 0.073      ; 0.977      ;
; 0.710 ; UART_RX:data_receive|CLK_DIV:c_UART_CLK|clks[4]  ; UART_RX:data_receive|CLK_DIV:c_UART_CLK|clks[4]  ; i_FPGA_CLK                                  ; i_FPGA_CLK  ; 0.000        ; 0.073      ; 0.978      ;
; 0.710 ; UART_RX:data_receive|CLK_DIV:c_UART_CLK|clks[10] ; UART_RX:data_receive|CLK_DIV:c_UART_CLK|clks[10] ; i_FPGA_CLK                                  ; i_FPGA_CLK  ; 0.000        ; 0.073      ; 0.978      ;
; 0.710 ; UART_RX:data_receive|CLK_DIV:c_UART_CLK|clks[12] ; UART_RX:data_receive|CLK_DIV:c_UART_CLK|clks[12] ; i_FPGA_CLK                                  ; i_FPGA_CLK  ; 0.000        ; 0.073      ; 0.978      ;
; 0.710 ; UART_RX:data_receive|CLK_DIV:c_UART_CLK|clks[18] ; UART_RX:data_receive|CLK_DIV:c_UART_CLK|clks[18] ; i_FPGA_CLK                                  ; i_FPGA_CLK  ; 0.000        ; 0.073      ; 0.978      ;
; 0.710 ; LCD:data_printing|count[4]                       ; LCD:data_printing|count[4]                       ; i_FPGA_CLK                                  ; i_FPGA_CLK  ; 0.000        ; 0.073      ; 0.978      ;
; 0.710 ; LCD:data_printing|count[2]                       ; LCD:data_printing|count[2]                       ; i_FPGA_CLK                                  ; i_FPGA_CLK  ; 0.000        ; 0.073      ; 0.978      ;
; 0.711 ; UART_RX:data_receive|CLK_DIV:c_UART_CLK|clks[0]  ; UART_RX:data_receive|CLK_DIV:c_UART_CLK|clks[0]  ; i_FPGA_CLK                                  ; i_FPGA_CLK  ; 0.000        ; 0.073      ; 0.979      ;
; 0.711 ; UART_RX:data_receive|CLK_DIV:c_UART_CLK|clks[8]  ; UART_RX:data_receive|CLK_DIV:c_UART_CLK|clks[8]  ; i_FPGA_CLK                                  ; i_FPGA_CLK  ; 0.000        ; 0.073      ; 0.979      ;
; 0.711 ; UART_RX:data_receive|CLK_DIV:c_UART_CLK|clks[20] ; UART_RX:data_receive|CLK_DIV:c_UART_CLK|clks[20] ; i_FPGA_CLK                                  ; i_FPGA_CLK  ; 0.000        ; 0.073      ; 0.979      ;
; 0.711 ; UART_RX:data_receive|CLK_DIV:c_UART_CLK|clks[26] ; UART_RX:data_receive|CLK_DIV:c_UART_CLK|clks[26] ; i_FPGA_CLK                                  ; i_FPGA_CLK  ; 0.000        ; 0.073      ; 0.979      ;
; 0.711 ; UART_RX:data_receive|CLK_DIV:c_UART_CLK|clks[28] ; UART_RX:data_receive|CLK_DIV:c_UART_CLK|clks[28] ; i_FPGA_CLK                                  ; i_FPGA_CLK  ; 0.000        ; 0.073      ; 0.979      ;
; 0.711 ; UART_RX:data_receive|CLK_DIV:c_UART_CLK|clks[30] ; UART_RX:data_receive|CLK_DIV:c_UART_CLK|clks[30] ; i_FPGA_CLK                                  ; i_FPGA_CLK  ; 0.000        ; 0.073      ; 0.979      ;
; 0.712 ; UART_RX:data_receive|CLK_DIV:c_UART_CLK|clks[24] ; UART_RX:data_receive|CLK_DIV:c_UART_CLK|clks[24] ; i_FPGA_CLK                                  ; i_FPGA_CLK  ; 0.000        ; 0.073      ; 0.980      ;
; 0.740 ; LCD:data_printing|act_state.S6                   ; LCD:data_printing|act_state.S7                   ; i_FPGA_CLK                                  ; i_FPGA_CLK  ; 0.000        ; 0.074      ; 1.009      ;
; 0.778 ; LCD:data_printing|act_state.IDLE                 ; LCD:data_printing|act_state.S0                   ; i_FPGA_CLK                                  ; i_FPGA_CLK  ; 0.000        ; 0.074      ; 1.047      ;
; 0.847 ; UART_RX:data_receive|CLK_DIV:c_UART_CLK|clk      ; UART_RX:data_receive|CLK_DIV:c_UART_CLK|clk      ; UART_RX:data_receive|CLK_DIV:c_UART_CLK|clk ; i_FPGA_CLK  ; 0.000        ; 2.404      ; 3.716      ;
; 0.907 ; LCD:data_printing|act_state.S5                   ; LCD:data_printing|act_state.IDLE                 ; i_FPGA_CLK                                  ; i_FPGA_CLK  ; 0.000        ; 0.074      ; 1.176      ;
; 1.004 ; UART_RX:data_receive|CLK_DIV:c_UART_CLK|clks[0]  ; UART_RX:data_receive|CLK_DIV:c_UART_CLK|clks[1]  ; i_FPGA_CLK                                  ; i_FPGA_CLK  ; 0.000        ; 0.073      ; 1.272      ;
; 1.011 ; LCD:data_printing|count[14]                      ; LCD:data_printing|count[15]                      ; i_FPGA_CLK                                  ; i_FPGA_CLK  ; 0.000        ; 0.074      ; 1.280      ;
; 1.017 ; LCD:data_printing|count[19]                      ; LCD:data_printing|count[20]                      ; i_FPGA_CLK                                  ; i_FPGA_CLK  ; 0.000        ; 0.074      ; 1.286      ;
; 1.017 ; LCD:data_printing|count[15]                      ; LCD:data_printing|count[16]                      ; i_FPGA_CLK                                  ; i_FPGA_CLK  ; 0.000        ; 0.074      ; 1.286      ;
; 1.018 ; LCD:data_printing|count[5]                       ; LCD:data_printing|count[6]                       ; i_FPGA_CLK                                  ; i_FPGA_CLK  ; 0.000        ; 0.073      ; 1.286      ;
; 1.018 ; LCD:data_printing|count[3]                       ; LCD:data_printing|count[4]                       ; i_FPGA_CLK                                  ; i_FPGA_CLK  ; 0.000        ; 0.073      ; 1.286      ;
; 1.021 ; UART_RX:data_receive|CLK_DIV:c_UART_CLK|clks[0]  ; UART_RX:data_receive|CLK_DIV:c_UART_CLK|clks[2]  ; i_FPGA_CLK                                  ; i_FPGA_CLK  ; 0.000        ; 0.073      ; 1.289      ;
; 1.025 ; UART_RX:data_receive|CLK_DIV:c_UART_CLK|clks[15] ; UART_RX:data_receive|CLK_DIV:c_UART_CLK|clks[16] ; i_FPGA_CLK                                  ; i_FPGA_CLK  ; 0.000        ; 0.074      ; 1.294      ;
; 1.026 ; UART_RX:data_receive|CLK_DIV:c_UART_CLK|clks[5]  ; UART_RX:data_receive|CLK_DIV:c_UART_CLK|clks[6]  ; i_FPGA_CLK                                  ; i_FPGA_CLK  ; 0.000        ; 0.073      ; 1.294      ;
; 1.026 ; UART_RX:data_receive|CLK_DIV:c_UART_CLK|clks[13] ; UART_RX:data_receive|CLK_DIV:c_UART_CLK|clks[14] ; i_FPGA_CLK                                  ; i_FPGA_CLK  ; 0.000        ; 0.073      ; 1.294      ;
; 1.026 ; UART_RX:data_receive|CLK_DIV:c_UART_CLK|clks[3]  ; UART_RX:data_receive|CLK_DIV:c_UART_CLK|clks[4]  ; i_FPGA_CLK                                  ; i_FPGA_CLK  ; 0.000        ; 0.073      ; 1.294      ;
; 1.026 ; LCD:data_printing|count[1]                       ; LCD:data_printing|count[2]                       ; i_FPGA_CLK                                  ; i_FPGA_CLK  ; 0.000        ; 0.073      ; 1.294      ;
; 1.026 ; UART_RX:data_receive|CLK_DIV:c_UART_CLK|clks[6]  ; UART_RX:data_receive|CLK_DIV:c_UART_CLK|clks[7]  ; i_FPGA_CLK                                  ; i_FPGA_CLK  ; 0.000        ; 0.073      ; 1.294      ;
; 1.026 ; UART_RX:data_receive|CLK_DIV:c_UART_CLK|clks[22] ; UART_RX:data_receive|CLK_DIV:c_UART_CLK|clks[23] ; i_FPGA_CLK                                  ; i_FPGA_CLK  ; 0.000        ; 0.073      ; 1.294      ;
; 1.026 ; LCD:data_printing|count[14]                      ; LCD:data_printing|count[16]                      ; i_FPGA_CLK                                  ; i_FPGA_CLK  ; 0.000        ; 0.074      ; 1.295      ;
; 1.027 ; UART_RX:data_receive|CLK_DIV:c_UART_CLK|clks[2]  ; UART_RX:data_receive|CLK_DIV:c_UART_CLK|clks[3]  ; i_FPGA_CLK                                  ; i_FPGA_CLK  ; 0.000        ; 0.073      ; 1.295      ;
; 1.027 ; UART_RX:data_receive|CLK_DIV:c_UART_CLK|clks[14] ; UART_RX:data_receive|CLK_DIV:c_UART_CLK|clks[15] ; i_FPGA_CLK                                  ; i_FPGA_CLK  ; 0.000        ; 0.073      ; 1.295      ;
; 1.027 ; UART_RX:data_receive|CLK_DIV:c_UART_CLK|clks[16] ; UART_RX:data_receive|CLK_DIV:c_UART_CLK|clks[17] ; i_FPGA_CLK                                  ; i_FPGA_CLK  ; 0.000        ; 0.073      ; 1.295      ;
; 1.027 ; UART_RX:data_receive|CLK_DIV:c_UART_CLK|clks[21] ; UART_RX:data_receive|CLK_DIV:c_UART_CLK|clks[22] ; i_FPGA_CLK                                  ; i_FPGA_CLK  ; 0.000        ; 0.073      ; 1.295      ;
; 1.027 ; UART_RX:data_receive|CLK_DIV:c_UART_CLK|clks[11] ; UART_RX:data_receive|CLK_DIV:c_UART_CLK|clks[12] ; i_FPGA_CLK                                  ; i_FPGA_CLK  ; 0.000        ; 0.073      ; 1.295      ;
; 1.027 ; UART_RX:data_receive|CLK_DIV:c_UART_CLK|clks[19] ; UART_RX:data_receive|CLK_DIV:c_UART_CLK|clks[20] ; i_FPGA_CLK                                  ; i_FPGA_CLK  ; 0.000        ; 0.073      ; 1.295      ;
; 1.027 ; UART_RX:data_receive|CLK_DIV:c_UART_CLK|clks[29] ; UART_RX:data_receive|CLK_DIV:c_UART_CLK|clks[30] ; i_FPGA_CLK                                  ; i_FPGA_CLK  ; 0.000        ; 0.073      ; 1.295      ;
; 1.028 ; LCD:data_printing|count[2]                       ; LCD:data_printing|count[3]                       ; i_FPGA_CLK                                  ; i_FPGA_CLK  ; 0.000        ; 0.073      ; 1.296      ;
; 1.028 ; UART_RX:data_receive|CLK_DIV:c_UART_CLK|clks[4]  ; UART_RX:data_receive|CLK_DIV:c_UART_CLK|clks[5]  ; i_FPGA_CLK                                  ; i_FPGA_CLK  ; 0.000        ; 0.073      ; 1.296      ;
; 1.028 ; UART_RX:data_receive|CLK_DIV:c_UART_CLK|clks[12] ; UART_RX:data_receive|CLK_DIV:c_UART_CLK|clks[13] ; i_FPGA_CLK                                  ; i_FPGA_CLK  ; 0.000        ; 0.073      ; 1.296      ;
; 1.028 ; UART_RX:data_receive|CLK_DIV:c_UART_CLK|clks[10] ; UART_RX:data_receive|CLK_DIV:c_UART_CLK|clks[11] ; i_FPGA_CLK                                  ; i_FPGA_CLK  ; 0.000        ; 0.073      ; 1.296      ;
; 1.028 ; UART_RX:data_receive|CLK_DIV:c_UART_CLK|clks[18] ; UART_RX:data_receive|CLK_DIV:c_UART_CLK|clks[19] ; i_FPGA_CLK                                  ; i_FPGA_CLK  ; 0.000        ; 0.073      ; 1.296      ;
; 1.028 ; UART_RX:data_receive|CLK_DIV:c_UART_CLK|clks[20] ; UART_RX:data_receive|CLK_DIV:c_UART_CLK|clks[21] ; i_FPGA_CLK                                  ; i_FPGA_CLK  ; 0.000        ; 0.073      ; 1.296      ;
; 1.028 ; UART_RX:data_receive|CLK_DIV:c_UART_CLK|clks[27] ; UART_RX:data_receive|CLK_DIV:c_UART_CLK|clks[28] ; i_FPGA_CLK                                  ; i_FPGA_CLK  ; 0.000        ; 0.073      ; 1.296      ;
; 1.029 ; LCD:data_printing|count[18]                      ; LCD:data_printing|count[19]                      ; i_FPGA_CLK                                  ; i_FPGA_CLK  ; 0.000        ; 0.074      ; 1.298      ;
; 1.029 ; UART_RX:data_receive|CLK_DIV:c_UART_CLK|clks[28] ; UART_RX:data_receive|CLK_DIV:c_UART_CLK|clks[29] ; i_FPGA_CLK                                  ; i_FPGA_CLK  ; 0.000        ; 0.073      ; 1.297      ;
; 1.029 ; UART_RX:data_receive|CLK_DIV:c_UART_CLK|clks[26] ; UART_RX:data_receive|CLK_DIV:c_UART_CLK|clks[27] ; i_FPGA_CLK                                  ; i_FPGA_CLK  ; 0.000        ; 0.073      ; 1.297      ;
; 1.029 ; UART_RX:data_receive|CLK_DIV:c_UART_CLK|clks[30] ; UART_RX:data_receive|CLK_DIV:c_UART_CLK|clks[31] ; i_FPGA_CLK                                  ; i_FPGA_CLK  ; 0.000        ; 0.073      ; 1.297      ;
; 1.029 ; UART_RX:data_receive|CLK_DIV:c_UART_CLK|clks[8]  ; UART_RX:data_receive|CLK_DIV:c_UART_CLK|clks[9]  ; i_FPGA_CLK                                  ; i_FPGA_CLK  ; 0.000        ; 0.073      ; 1.297      ;
; 1.029 ; LCD:data_printing|count[11]                      ; LCD:data_printing|count[12]                      ; i_FPGA_CLK                                  ; i_FPGA_CLK  ; 0.000        ; 0.074      ; 1.298      ;
; 1.030 ; UART_RX:data_receive|CLK_DIV:c_UART_CLK|clks[24] ; UART_RX:data_receive|CLK_DIV:c_UART_CLK|clks[25] ; i_FPGA_CLK                                  ; i_FPGA_CLK  ; 0.000        ; 0.073      ; 1.298      ;
; 1.030 ; UART_RX:data_receive|CLK_DIV:c_UART_CLK|clks[17] ; UART_RX:data_receive|CLK_DIV:c_UART_CLK|clks[18] ; i_FPGA_CLK                                  ; i_FPGA_CLK  ; 0.000        ; 0.073      ; 1.298      ;
; 1.030 ; UART_RX:data_receive|CLK_DIV:c_UART_CLK|clks[1]  ; UART_RX:data_receive|CLK_DIV:c_UART_CLK|clks[2]  ; i_FPGA_CLK                                  ; i_FPGA_CLK  ; 0.000        ; 0.073      ; 1.298      ;
; 1.031 ; LCD:data_printing|count[10]                      ; LCD:data_printing|count[11]                      ; i_FPGA_CLK                                  ; i_FPGA_CLK  ; 0.000        ; 0.073      ; 1.299      ;
; 1.031 ; LCD:data_printing|count[8]                       ; LCD:data_printing|count[9]                       ; i_FPGA_CLK                                  ; i_FPGA_CLK  ; 0.000        ; 0.073      ; 1.299      ;
; 1.031 ; UART_RX:data_receive|CLK_DIV:c_UART_CLK|clks[9]  ; UART_RX:data_receive|CLK_DIV:c_UART_CLK|clks[10] ; i_FPGA_CLK                                  ; i_FPGA_CLK  ; 0.000        ; 0.073      ; 1.299      ;
+-------+--------------------------------------------------+--------------------------------------------------+---------------------------------------------+-------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'UART_RX:data_receive|CLK_DIV:c_UART_CLK|clk'                                                                                                                                                     ;
+-------+----------------------------------------+----------------------------------------+---------------------------------------------+---------------------------------------------+--------------+------------+------------+
; Slack ; From Node                              ; To Node                                ; Launch Clock                                ; Latch Clock                                 ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------------+----------------------------------------+---------------------------------------------+---------------------------------------------+--------------+------------+------------+
; 0.401 ; UART_RX:data_receive|DATA[7]           ; UART_RX:data_receive|DATA[7]           ; UART_RX:data_receive|CLK_DIV:c_UART_CLK|clk ; UART_RX:data_receive|CLK_DIV:c_UART_CLK|clk ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; UART_RX:data_receive|DATA[5]           ; UART_RX:data_receive|DATA[5]           ; UART_RX:data_receive|CLK_DIV:c_UART_CLK|clk ; UART_RX:data_receive|CLK_DIV:c_UART_CLK|clk ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; UART_RX:data_receive|DATA[4]           ; UART_RX:data_receive|DATA[4]           ; UART_RX:data_receive|CLK_DIV:c_UART_CLK|clk ; UART_RX:data_receive|CLK_DIV:c_UART_CLK|clk ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; UART_RX:data_receive|DATA[3]           ; UART_RX:data_receive|DATA[3]           ; UART_RX:data_receive|CLK_DIV:c_UART_CLK|clk ; UART_RX:data_receive|CLK_DIV:c_UART_CLK|clk ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; UART_RX:data_receive|DATA[2]           ; UART_RX:data_receive|DATA[2]           ; UART_RX:data_receive|CLK_DIV:c_UART_CLK|clk ; UART_RX:data_receive|CLK_DIV:c_UART_CLK|clk ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; UART_RX:data_receive|DATA[0]           ; UART_RX:data_receive|DATA[0]           ; UART_RX:data_receive|CLK_DIV:c_UART_CLK|clk ; UART_RX:data_receive|CLK_DIV:c_UART_CLK|clk ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; UART_RX:data_receive|UART_CLK_freq[11] ; UART_RX:data_receive|UART_CLK_freq[11] ; UART_RX:data_receive|CLK_DIV:c_UART_CLK|clk ; UART_RX:data_receive|CLK_DIV:c_UART_CLK|clk ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; UART_RX:data_receive|act_state         ; UART_RX:data_receive|act_state         ; UART_RX:data_receive|CLK_DIV:c_UART_CLK|clk ; UART_RX:data_receive|CLK_DIV:c_UART_CLK|clk ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; UART_RX:data_receive|data_index[1]     ; UART_RX:data_receive|data_index[1]     ; UART_RX:data_receive|CLK_DIV:c_UART_CLK|clk ; UART_RX:data_receive|CLK_DIV:c_UART_CLK|clk ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; UART_RX:data_receive|data_index[3]     ; UART_RX:data_receive|data_index[3]     ; UART_RX:data_receive|CLK_DIV:c_UART_CLK|clk ; UART_RX:data_receive|CLK_DIV:c_UART_CLK|clk ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; UART_RX:data_receive|data_index[2]     ; UART_RX:data_receive|data_index[2]     ; UART_RX:data_receive|CLK_DIV:c_UART_CLK|clk ; UART_RX:data_receive|CLK_DIV:c_UART_CLK|clk ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; UART_RX:data_receive|middle            ; UART_RX:data_receive|middle            ; UART_RX:data_receive|CLK_DIV:c_UART_CLK|clk ; UART_RX:data_receive|CLK_DIV:c_UART_CLK|clk ; 0.000        ; 0.073      ; 0.669      ;
; 0.402 ; UART_RX:data_receive|DATA[6]           ; UART_RX:data_receive|DATA[6]           ; UART_RX:data_receive|CLK_DIV:c_UART_CLK|clk ; UART_RX:data_receive|CLK_DIV:c_UART_CLK|clk ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; UART_RX:data_receive|DATA[1]           ; UART_RX:data_receive|DATA[1]           ; UART_RX:data_receive|CLK_DIV:c_UART_CLK|clk ; UART_RX:data_receive|CLK_DIV:c_UART_CLK|clk ; 0.000        ; 0.072      ; 0.669      ;
; 0.416 ; UART_RX:data_receive|data_index[0]     ; UART_RX:data_receive|data_index[0]     ; UART_RX:data_receive|CLK_DIV:c_UART_CLK|clk ; UART_RX:data_receive|CLK_DIV:c_UART_CLK|clk ; 0.000        ; 0.073      ; 0.684      ;
; 0.515 ; UART_RX:data_receive|act_state         ; UART_RX:data_receive|middle            ; UART_RX:data_receive|CLK_DIV:c_UART_CLK|clk ; UART_RX:data_receive|CLK_DIV:c_UART_CLK|clk ; 0.000        ; 0.073      ; 0.783      ;
; 0.530 ; UART_RX:data_receive|act_state         ; UART_RX:data_receive|data_index[1]     ; UART_RX:data_receive|CLK_DIV:c_UART_CLK|clk ; UART_RX:data_receive|CLK_DIV:c_UART_CLK|clk ; 0.000        ; 0.073      ; 0.798      ;
; 0.536 ; UART_RX:data_receive|act_state         ; UART_RX:data_receive|data_index[2]     ; UART_RX:data_receive|CLK_DIV:c_UART_CLK|clk ; UART_RX:data_receive|CLK_DIV:c_UART_CLK|clk ; 0.000        ; 0.073      ; 0.804      ;
; 0.539 ; UART_RX:data_receive|act_state         ; UART_RX:data_receive|data_index[0]     ; UART_RX:data_receive|CLK_DIV:c_UART_CLK|clk ; UART_RX:data_receive|CLK_DIV:c_UART_CLK|clk ; 0.000        ; 0.073      ; 0.807      ;
; 0.541 ; UART_RX:data_receive|act_state         ; UART_RX:data_receive|data_index[3]     ; UART_RX:data_receive|CLK_DIV:c_UART_CLK|clk ; UART_RX:data_receive|CLK_DIV:c_UART_CLK|clk ; 0.000        ; 0.073      ; 0.809      ;
; 0.581 ; UART_RX:data_receive|DATA[6]           ; UART_RX:data_receive|o_DATA[6]         ; UART_RX:data_receive|CLK_DIV:c_UART_CLK|clk ; UART_RX:data_receive|CLK_DIV:c_UART_CLK|clk ; 0.000        ; 0.072      ; 0.848      ;
; 0.646 ; UART_RX:data_receive|DATA[3]           ; UART_RX:data_receive|o_DATA[3]         ; UART_RX:data_receive|CLK_DIV:c_UART_CLK|clk ; UART_RX:data_receive|CLK_DIV:c_UART_CLK|clk ; 0.000        ; 0.073      ; 0.914      ;
; 0.647 ; UART_RX:data_receive|DATA[7]           ; UART_RX:data_receive|o_DATA[7]         ; UART_RX:data_receive|CLK_DIV:c_UART_CLK|clk ; UART_RX:data_receive|CLK_DIV:c_UART_CLK|clk ; 0.000        ; 0.073      ; 0.915      ;
; 0.647 ; UART_RX:data_receive|DATA[1]           ; UART_RX:data_receive|o_DATA[1]         ; UART_RX:data_receive|CLK_DIV:c_UART_CLK|clk ; UART_RX:data_receive|CLK_DIV:c_UART_CLK|clk ; 0.000        ; 0.072      ; 0.914      ;
; 0.649 ; UART_RX:data_receive|DATA[5]           ; UART_RX:data_receive|o_DATA[5]         ; UART_RX:data_receive|CLK_DIV:c_UART_CLK|clk ; UART_RX:data_receive|CLK_DIV:c_UART_CLK|clk ; 0.000        ; 0.073      ; 0.917      ;
; 0.832 ; UART_RX:data_receive|act_state         ; UART_RX:data_receive|UART_CLK_freq[11] ; UART_RX:data_receive|CLK_DIV:c_UART_CLK|clk ; UART_RX:data_receive|CLK_DIV:c_UART_CLK|clk ; 0.000        ; 0.074      ; 1.101      ;
; 0.833 ; UART_RX:data_receive|DATA[2]           ; UART_RX:data_receive|o_DATA[2]         ; UART_RX:data_receive|CLK_DIV:c_UART_CLK|clk ; UART_RX:data_receive|CLK_DIV:c_UART_CLK|clk ; 0.000        ; 0.073      ; 1.101      ;
; 0.879 ; UART_RX:data_receive|middle            ; UART_RX:data_receive|act_state         ; UART_RX:data_receive|CLK_DIV:c_UART_CLK|clk ; UART_RX:data_receive|CLK_DIV:c_UART_CLK|clk ; 0.000        ; 0.073      ; 1.147      ;
; 0.881 ; UART_RX:data_receive|DATA[0]           ; UART_RX:data_receive|o_DATA[0]         ; UART_RX:data_receive|CLK_DIV:c_UART_CLK|clk ; UART_RX:data_receive|CLK_DIV:c_UART_CLK|clk ; 0.000        ; 0.071      ; 1.147      ;
; 0.919 ; UART_RX:data_receive|data_index[3]     ; UART_RX:data_receive|act_state         ; UART_RX:data_receive|CLK_DIV:c_UART_CLK|clk ; UART_RX:data_receive|CLK_DIV:c_UART_CLK|clk ; 0.000        ; 0.073      ; 1.187      ;
; 0.939 ; UART_RX:data_receive|data_index[0]     ; UART_RX:data_receive|data_index[1]     ; UART_RX:data_receive|CLK_DIV:c_UART_CLK|clk ; UART_RX:data_receive|CLK_DIV:c_UART_CLK|clk ; 0.000        ; 0.073      ; 1.207      ;
; 1.035 ; UART_RX:data_receive|data_index[1]     ; UART_RX:data_receive|act_state         ; UART_RX:data_receive|CLK_DIV:c_UART_CLK|clk ; UART_RX:data_receive|CLK_DIV:c_UART_CLK|clk ; 0.000        ; 0.073      ; 1.303      ;
; 1.038 ; UART_RX:data_receive|DATA[4]           ; UART_RX:data_receive|o_DATA[4]         ; UART_RX:data_receive|CLK_DIV:c_UART_CLK|clk ; UART_RX:data_receive|CLK_DIV:c_UART_CLK|clk ; 0.000        ; 0.073      ; 1.306      ;
; 1.150 ; UART_RX:data_receive|data_index[0]     ; UART_RX:data_receive|act_state         ; UART_RX:data_receive|CLK_DIV:c_UART_CLK|clk ; UART_RX:data_receive|CLK_DIV:c_UART_CLK|clk ; 0.000        ; 0.073      ; 1.418      ;
; 1.171 ; UART_RX:data_receive|data_index[2]     ; UART_RX:data_receive|act_state         ; UART_RX:data_receive|CLK_DIV:c_UART_CLK|clk ; UART_RX:data_receive|CLK_DIV:c_UART_CLK|clk ; 0.000        ; 0.073      ; 1.439      ;
; 1.176 ; UART_RX:data_receive|data_index[1]     ; UART_RX:data_receive|DATA[0]           ; UART_RX:data_receive|CLK_DIV:c_UART_CLK|clk ; UART_RX:data_receive|CLK_DIV:c_UART_CLK|clk ; 0.000        ; 0.073      ; 1.444      ;
; 1.212 ; UART_RX:data_receive|data_index[1]     ; UART_RX:data_receive|DATA[2]           ; UART_RX:data_receive|CLK_DIV:c_UART_CLK|clk ; UART_RX:data_receive|CLK_DIV:c_UART_CLK|clk ; 0.000        ; 0.072      ; 1.479      ;
; 1.213 ; UART_RX:data_receive|data_index[1]     ; UART_RX:data_receive|DATA[3]           ; UART_RX:data_receive|CLK_DIV:c_UART_CLK|clk ; UART_RX:data_receive|CLK_DIV:c_UART_CLK|clk ; 0.000        ; 0.072      ; 1.480      ;
; 1.214 ; UART_RX:data_receive|data_index[1]     ; UART_RX:data_receive|DATA[7]           ; UART_RX:data_receive|CLK_DIV:c_UART_CLK|clk ; UART_RX:data_receive|CLK_DIV:c_UART_CLK|clk ; 0.000        ; 0.072      ; 1.481      ;
; 1.215 ; UART_RX:data_receive|data_index[1]     ; UART_RX:data_receive|DATA[5]           ; UART_RX:data_receive|CLK_DIV:c_UART_CLK|clk ; UART_RX:data_receive|CLK_DIV:c_UART_CLK|clk ; 0.000        ; 0.072      ; 1.482      ;
; 1.279 ; UART_RX:data_receive|data_index[0]     ; UART_RX:data_receive|DATA[0]           ; UART_RX:data_receive|CLK_DIV:c_UART_CLK|clk ; UART_RX:data_receive|CLK_DIV:c_UART_CLK|clk ; 0.000        ; 0.073      ; 1.547      ;
; 1.300 ; UART_RX:data_receive|data_index[2]     ; UART_RX:data_receive|DATA[0]           ; UART_RX:data_receive|CLK_DIV:c_UART_CLK|clk ; UART_RX:data_receive|CLK_DIV:c_UART_CLK|clk ; 0.000        ; 0.073      ; 1.568      ;
; 1.303 ; UART_RX:data_receive|data_index[0]     ; UART_RX:data_receive|data_index[2]     ; UART_RX:data_receive|CLK_DIV:c_UART_CLK|clk ; UART_RX:data_receive|CLK_DIV:c_UART_CLK|clk ; 0.000        ; 0.073      ; 1.571      ;
; 1.308 ; UART_RX:data_receive|data_index[0]     ; UART_RX:data_receive|data_index[3]     ; UART_RX:data_receive|CLK_DIV:c_UART_CLK|clk ; UART_RX:data_receive|CLK_DIV:c_UART_CLK|clk ; 0.000        ; 0.073      ; 1.576      ;
; 1.330 ; UART_RX:data_receive|data_index[0]     ; UART_RX:data_receive|DATA[2]           ; UART_RX:data_receive|CLK_DIV:c_UART_CLK|clk ; UART_RX:data_receive|CLK_DIV:c_UART_CLK|clk ; 0.000        ; 0.072      ; 1.597      ;
; 1.335 ; UART_RX:data_receive|middle            ; UART_RX:data_receive|data_index[2]     ; UART_RX:data_receive|CLK_DIV:c_UART_CLK|clk ; UART_RX:data_receive|CLK_DIV:c_UART_CLK|clk ; 0.000        ; 0.073      ; 1.603      ;
; 1.337 ; UART_RX:data_receive|middle            ; UART_RX:data_receive|data_index[3]     ; UART_RX:data_receive|CLK_DIV:c_UART_CLK|clk ; UART_RX:data_receive|CLK_DIV:c_UART_CLK|clk ; 0.000        ; 0.073      ; 1.605      ;
; 1.339 ; UART_RX:data_receive|data_index[1]     ; UART_RX:data_receive|DATA[1]           ; UART_RX:data_receive|CLK_DIV:c_UART_CLK|clk ; UART_RX:data_receive|CLK_DIV:c_UART_CLK|clk ; 0.000        ; 0.071      ; 1.605      ;
; 1.343 ; UART_RX:data_receive|data_index[1]     ; UART_RX:data_receive|DATA[4]           ; UART_RX:data_receive|CLK_DIV:c_UART_CLK|clk ; UART_RX:data_receive|CLK_DIV:c_UART_CLK|clk ; 0.000        ; 0.072      ; 1.610      ;
; 1.364 ; UART_RX:data_receive|data_index[0]     ; UART_RX:data_receive|DATA[7]           ; UART_RX:data_receive|CLK_DIV:c_UART_CLK|clk ; UART_RX:data_receive|CLK_DIV:c_UART_CLK|clk ; 0.000        ; 0.072      ; 1.631      ;
; 1.387 ; UART_RX:data_receive|data_index[0]     ; UART_RX:data_receive|DATA[5]           ; UART_RX:data_receive|CLK_DIV:c_UART_CLK|clk ; UART_RX:data_receive|CLK_DIV:c_UART_CLK|clk ; 0.000        ; 0.072      ; 1.654      ;
; 1.390 ; UART_RX:data_receive|data_index[0]     ; UART_RX:data_receive|DATA[3]           ; UART_RX:data_receive|CLK_DIV:c_UART_CLK|clk ; UART_RX:data_receive|CLK_DIV:c_UART_CLK|clk ; 0.000        ; 0.072      ; 1.657      ;
; 1.404 ; UART_RX:data_receive|data_index[1]     ; UART_RX:data_receive|DATA[6]           ; UART_RX:data_receive|CLK_DIV:c_UART_CLK|clk ; UART_RX:data_receive|CLK_DIV:c_UART_CLK|clk ; 0.000        ; 0.071      ; 1.670      ;
; 1.492 ; UART_RX:data_receive|data_index[0]     ; UART_RX:data_receive|DATA[4]           ; UART_RX:data_receive|CLK_DIV:c_UART_CLK|clk ; UART_RX:data_receive|CLK_DIV:c_UART_CLK|clk ; 0.000        ; 0.072      ; 1.759      ;
; 1.510 ; UART_RX:data_receive|data_index[0]     ; UART_RX:data_receive|DATA[6]           ; UART_RX:data_receive|CLK_DIV:c_UART_CLK|clk ; UART_RX:data_receive|CLK_DIV:c_UART_CLK|clk ; 0.000        ; 0.071      ; 1.776      ;
; 1.516 ; UART_RX:data_receive|data_index[1]     ; UART_RX:data_receive|data_index[3]     ; UART_RX:data_receive|CLK_DIV:c_UART_CLK|clk ; UART_RX:data_receive|CLK_DIV:c_UART_CLK|clk ; 0.000        ; 0.073      ; 1.784      ;
; 1.521 ; UART_RX:data_receive|middle            ; UART_RX:data_receive|DATA[0]           ; UART_RX:data_receive|CLK_DIV:c_UART_CLK|clk ; UART_RX:data_receive|CLK_DIV:c_UART_CLK|clk ; 0.000        ; 0.073      ; 1.789      ;
; 1.523 ; UART_RX:data_receive|data_index[1]     ; UART_RX:data_receive|data_index[2]     ; UART_RX:data_receive|CLK_DIV:c_UART_CLK|clk ; UART_RX:data_receive|CLK_DIV:c_UART_CLK|clk ; 0.000        ; 0.073      ; 1.791      ;
; 1.525 ; UART_RX:data_receive|data_index[3]     ; UART_RX:data_receive|DATA[0]           ; UART_RX:data_receive|CLK_DIV:c_UART_CLK|clk ; UART_RX:data_receive|CLK_DIV:c_UART_CLK|clk ; 0.000        ; 0.073      ; 1.793      ;
; 1.542 ; UART_RX:data_receive|act_state         ; UART_RX:data_receive|DATA[0]           ; UART_RX:data_receive|CLK_DIV:c_UART_CLK|clk ; UART_RX:data_receive|CLK_DIV:c_UART_CLK|clk ; 0.000        ; 0.073      ; 1.810      ;
; 1.543 ; UART_RX:data_receive|data_index[2]     ; UART_RX:data_receive|DATA[5]           ; UART_RX:data_receive|CLK_DIV:c_UART_CLK|clk ; UART_RX:data_receive|CLK_DIV:c_UART_CLK|clk ; 0.000        ; 0.072      ; 1.810      ;
; 1.544 ; UART_RX:data_receive|data_index[0]     ; UART_RX:data_receive|DATA[1]           ; UART_RX:data_receive|CLK_DIV:c_UART_CLK|clk ; UART_RX:data_receive|CLK_DIV:c_UART_CLK|clk ; 0.000        ; 0.071      ; 1.810      ;
; 1.551 ; UART_RX:data_receive|data_index[2]     ; UART_RX:data_receive|DATA[3]           ; UART_RX:data_receive|CLK_DIV:c_UART_CLK|clk ; UART_RX:data_receive|CLK_DIV:c_UART_CLK|clk ; 0.000        ; 0.072      ; 1.818      ;
; 1.551 ; UART_RX:data_receive|data_index[2]     ; UART_RX:data_receive|DATA[6]           ; UART_RX:data_receive|CLK_DIV:c_UART_CLK|clk ; UART_RX:data_receive|CLK_DIV:c_UART_CLK|clk ; 0.000        ; 0.071      ; 1.817      ;
; 1.583 ; UART_RX:data_receive|data_index[2]     ; UART_RX:data_receive|DATA[7]           ; UART_RX:data_receive|CLK_DIV:c_UART_CLK|clk ; UART_RX:data_receive|CLK_DIV:c_UART_CLK|clk ; 0.000        ; 0.072      ; 1.850      ;
; 1.615 ; UART_RX:data_receive|data_index[2]     ; UART_RX:data_receive|DATA[2]           ; UART_RX:data_receive|CLK_DIV:c_UART_CLK|clk ; UART_RX:data_receive|CLK_DIV:c_UART_CLK|clk ; 0.000        ; 0.072      ; 1.882      ;
; 1.636 ; UART_RX:data_receive|data_index[2]     ; UART_RX:data_receive|data_index[3]     ; UART_RX:data_receive|CLK_DIV:c_UART_CLK|clk ; UART_RX:data_receive|CLK_DIV:c_UART_CLK|clk ; 0.000        ; 0.073      ; 1.904      ;
; 1.700 ; UART_RX:data_receive|data_index[2]     ; UART_RX:data_receive|DATA[4]           ; UART_RX:data_receive|CLK_DIV:c_UART_CLK|clk ; UART_RX:data_receive|CLK_DIV:c_UART_CLK|clk ; 0.000        ; 0.072      ; 1.967      ;
; 1.713 ; UART_RX:data_receive|middle            ; UART_RX:data_receive|DATA[5]           ; UART_RX:data_receive|CLK_DIV:c_UART_CLK|clk ; UART_RX:data_receive|CLK_DIV:c_UART_CLK|clk ; 0.000        ; 0.072      ; 1.980      ;
; 1.715 ; UART_RX:data_receive|middle            ; UART_RX:data_receive|DATA[7]           ; UART_RX:data_receive|CLK_DIV:c_UART_CLK|clk ; UART_RX:data_receive|CLK_DIV:c_UART_CLK|clk ; 0.000        ; 0.072      ; 1.982      ;
; 1.718 ; UART_RX:data_receive|middle            ; UART_RX:data_receive|DATA[3]           ; UART_RX:data_receive|CLK_DIV:c_UART_CLK|clk ; UART_RX:data_receive|CLK_DIV:c_UART_CLK|clk ; 0.000        ; 0.072      ; 1.985      ;
; 1.720 ; UART_RX:data_receive|middle            ; UART_RX:data_receive|DATA[2]           ; UART_RX:data_receive|CLK_DIV:c_UART_CLK|clk ; UART_RX:data_receive|CLK_DIV:c_UART_CLK|clk ; 0.000        ; 0.072      ; 1.987      ;
; 1.729 ; UART_RX:data_receive|data_index[3]     ; UART_RX:data_receive|DATA[5]           ; UART_RX:data_receive|CLK_DIV:c_UART_CLK|clk ; UART_RX:data_receive|CLK_DIV:c_UART_CLK|clk ; 0.000        ; 0.072      ; 1.996      ;
; 1.731 ; UART_RX:data_receive|data_index[3]     ; UART_RX:data_receive|DATA[7]           ; UART_RX:data_receive|CLK_DIV:c_UART_CLK|clk ; UART_RX:data_receive|CLK_DIV:c_UART_CLK|clk ; 0.000        ; 0.072      ; 1.998      ;
; 1.734 ; UART_RX:data_receive|data_index[3]     ; UART_RX:data_receive|DATA[3]           ; UART_RX:data_receive|CLK_DIV:c_UART_CLK|clk ; UART_RX:data_receive|CLK_DIV:c_UART_CLK|clk ; 0.000        ; 0.072      ; 2.001      ;
; 1.736 ; UART_RX:data_receive|data_index[3]     ; UART_RX:data_receive|DATA[2]           ; UART_RX:data_receive|CLK_DIV:c_UART_CLK|clk ; UART_RX:data_receive|CLK_DIV:c_UART_CLK|clk ; 0.000        ; 0.072      ; 2.003      ;
; 1.742 ; UART_RX:data_receive|act_state         ; UART_RX:data_receive|DATA[5]           ; UART_RX:data_receive|CLK_DIV:c_UART_CLK|clk ; UART_RX:data_receive|CLK_DIV:c_UART_CLK|clk ; 0.000        ; 0.072      ; 2.009      ;
; 1.744 ; UART_RX:data_receive|act_state         ; UART_RX:data_receive|DATA[7]           ; UART_RX:data_receive|CLK_DIV:c_UART_CLK|clk ; UART_RX:data_receive|CLK_DIV:c_UART_CLK|clk ; 0.000        ; 0.072      ; 2.011      ;
; 1.747 ; UART_RX:data_receive|act_state         ; UART_RX:data_receive|DATA[3]           ; UART_RX:data_receive|CLK_DIV:c_UART_CLK|clk ; UART_RX:data_receive|CLK_DIV:c_UART_CLK|clk ; 0.000        ; 0.072      ; 2.014      ;
; 1.749 ; UART_RX:data_receive|act_state         ; UART_RX:data_receive|DATA[2]           ; UART_RX:data_receive|CLK_DIV:c_UART_CLK|clk ; UART_RX:data_receive|CLK_DIV:c_UART_CLK|clk ; 0.000        ; 0.072      ; 2.016      ;
; 1.766 ; UART_RX:data_receive|middle            ; UART_RX:data_receive|data_index[1]     ; UART_RX:data_receive|CLK_DIV:c_UART_CLK|clk ; UART_RX:data_receive|CLK_DIV:c_UART_CLK|clk ; 0.000        ; 0.073      ; 2.034      ;
; 1.766 ; UART_RX:data_receive|middle            ; UART_RX:data_receive|data_index[0]     ; UART_RX:data_receive|CLK_DIV:c_UART_CLK|clk ; UART_RX:data_receive|CLK_DIV:c_UART_CLK|clk ; 0.000        ; 0.073      ; 2.034      ;
; 1.767 ; UART_RX:data_receive|data_index[3]     ; UART_RX:data_receive|data_index[2]     ; UART_RX:data_receive|CLK_DIV:c_UART_CLK|clk ; UART_RX:data_receive|CLK_DIV:c_UART_CLK|clk ; 0.000        ; 0.073      ; 2.035      ;
; 1.787 ; UART_RX:data_receive|data_index[2]     ; UART_RX:data_receive|DATA[1]           ; UART_RX:data_receive|CLK_DIV:c_UART_CLK|clk ; UART_RX:data_receive|CLK_DIV:c_UART_CLK|clk ; 0.000        ; 0.071      ; 2.053      ;
; 1.846 ; UART_RX:data_receive|middle            ; UART_RX:data_receive|DATA[1]           ; UART_RX:data_receive|CLK_DIV:c_UART_CLK|clk ; UART_RX:data_receive|CLK_DIV:c_UART_CLK|clk ; 0.000        ; 0.071      ; 2.112      ;
; 1.855 ; UART_RX:data_receive|middle            ; UART_RX:data_receive|DATA[4]           ; UART_RX:data_receive|CLK_DIV:c_UART_CLK|clk ; UART_RX:data_receive|CLK_DIV:c_UART_CLK|clk ; 0.000        ; 0.072      ; 2.122      ;
; 1.862 ; UART_RX:data_receive|data_index[3]     ; UART_RX:data_receive|DATA[1]           ; UART_RX:data_receive|CLK_DIV:c_UART_CLK|clk ; UART_RX:data_receive|CLK_DIV:c_UART_CLK|clk ; 0.000        ; 0.071      ; 2.128      ;
; 1.871 ; UART_RX:data_receive|data_index[3]     ; UART_RX:data_receive|DATA[4]           ; UART_RX:data_receive|CLK_DIV:c_UART_CLK|clk ; UART_RX:data_receive|CLK_DIV:c_UART_CLK|clk ; 0.000        ; 0.072      ; 2.138      ;
; 1.875 ; UART_RX:data_receive|act_state         ; UART_RX:data_receive|DATA[1]           ; UART_RX:data_receive|CLK_DIV:c_UART_CLK|clk ; UART_RX:data_receive|CLK_DIV:c_UART_CLK|clk ; 0.000        ; 0.071      ; 2.141      ;
; 1.879 ; UART_RX:data_receive|data_index[3]     ; UART_RX:data_receive|o_DATA[7]         ; UART_RX:data_receive|CLK_DIV:c_UART_CLK|clk ; UART_RX:data_receive|CLK_DIV:c_UART_CLK|clk ; 0.000        ; 0.072      ; 2.146      ;
; 1.879 ; UART_RX:data_receive|data_index[3]     ; UART_RX:data_receive|o_DATA[5]         ; UART_RX:data_receive|CLK_DIV:c_UART_CLK|clk ; UART_RX:data_receive|CLK_DIV:c_UART_CLK|clk ; 0.000        ; 0.072      ; 2.146      ;
; 1.879 ; UART_RX:data_receive|data_index[3]     ; UART_RX:data_receive|o_DATA[4]         ; UART_RX:data_receive|CLK_DIV:c_UART_CLK|clk ; UART_RX:data_receive|CLK_DIV:c_UART_CLK|clk ; 0.000        ; 0.072      ; 2.146      ;
; 1.879 ; UART_RX:data_receive|data_index[3]     ; UART_RX:data_receive|o_DATA[3]         ; UART_RX:data_receive|CLK_DIV:c_UART_CLK|clk ; UART_RX:data_receive|CLK_DIV:c_UART_CLK|clk ; 0.000        ; 0.072      ; 2.146      ;
; 1.879 ; UART_RX:data_receive|data_index[3]     ; UART_RX:data_receive|o_DATA[2]         ; UART_RX:data_receive|CLK_DIV:c_UART_CLK|clk ; UART_RX:data_receive|CLK_DIV:c_UART_CLK|clk ; 0.000        ; 0.072      ; 2.146      ;
; 1.884 ; UART_RX:data_receive|act_state         ; UART_RX:data_receive|DATA[4]           ; UART_RX:data_receive|CLK_DIV:c_UART_CLK|clk ; UART_RX:data_receive|CLK_DIV:c_UART_CLK|clk ; 0.000        ; 0.072      ; 2.151      ;
; 1.904 ; UART_RX:data_receive|middle            ; UART_RX:data_receive|DATA[6]           ; UART_RX:data_receive|CLK_DIV:c_UART_CLK|clk ; UART_RX:data_receive|CLK_DIV:c_UART_CLK|clk ; 0.000        ; 0.071      ; 2.170      ;
; 1.905 ; UART_RX:data_receive|act_state         ; UART_RX:data_receive|o_DATA[7]         ; UART_RX:data_receive|CLK_DIV:c_UART_CLK|clk ; UART_RX:data_receive|CLK_DIV:c_UART_CLK|clk ; 0.000        ; 0.072      ; 2.172      ;
; 1.905 ; UART_RX:data_receive|act_state         ; UART_RX:data_receive|o_DATA[5]         ; UART_RX:data_receive|CLK_DIV:c_UART_CLK|clk ; UART_RX:data_receive|CLK_DIV:c_UART_CLK|clk ; 0.000        ; 0.072      ; 2.172      ;
; 1.905 ; UART_RX:data_receive|act_state         ; UART_RX:data_receive|o_DATA[4]         ; UART_RX:data_receive|CLK_DIV:c_UART_CLK|clk ; UART_RX:data_receive|CLK_DIV:c_UART_CLK|clk ; 0.000        ; 0.072      ; 2.172      ;
; 1.905 ; UART_RX:data_receive|act_state         ; UART_RX:data_receive|o_DATA[3]         ; UART_RX:data_receive|CLK_DIV:c_UART_CLK|clk ; UART_RX:data_receive|CLK_DIV:c_UART_CLK|clk ; 0.000        ; 0.072      ; 2.172      ;
+-------+----------------------------------------+----------------------------------------+---------------------------------------------+---------------------------------------------+--------------+------------+------------+


----------------------------------------------
; Slow 1200mV 0C Model Metastability Summary ;
----------------------------------------------
No synchronizer chains to report.


+----------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup Summary                                   ;
+---------------------------------------------+--------+---------------+
; Clock                                       ; Slack  ; End Point TNS ;
+---------------------------------------------+--------+---------------+
; i_FPGA_CLK                                  ; -1.157 ; -45.903       ;
; UART_RX:data_receive|CLK_DIV:c_UART_CLK|clk ; -0.389 ; -5.471        ;
+---------------------------------------------+--------+---------------+


+---------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold Summary                                   ;
+---------------------------------------------+-------+---------------+
; Clock                                       ; Slack ; End Point TNS ;
+---------------------------------------------+-------+---------------+
; UART_RX:data_receive|CLK_DIV:c_UART_CLK|clk ; 0.186 ; 0.000         ;
; i_FPGA_CLK                                  ; 0.186 ; 0.000         ;
+---------------------------------------------+-------+---------------+


-----------------------------------------
; Fast 1200mV 0C Model Recovery Summary ;
-----------------------------------------
No paths to report.


----------------------------------------
; Fast 1200mV 0C Model Removal Summary ;
----------------------------------------
No paths to report.


+----------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width Summary                     ;
+---------------------------------------------+--------+---------------+
; Clock                                       ; Slack  ; End Point TNS ;
+---------------------------------------------+--------+---------------+
; i_FPGA_CLK                                  ; -3.000 ; -72.175       ;
; UART_RX:data_receive|CLK_DIV:c_UART_CLK|clk ; -1.000 ; -23.000       ;
+---------------------------------------------+--------+---------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'i_FPGA_CLK'                                                                                                                                           ;
+--------+--------------------------------------------------+--------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                        ; To Node                                          ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------------------------+--------------------------------------------------+--------------+-------------+--------------+------------+------------+
; -1.157 ; UART_RX:data_receive|CLK_DIV:c_UART_CLK|clks[28] ; UART_RX:data_receive|CLK_DIV:c_UART_CLK|clk      ; i_FPGA_CLK   ; i_FPGA_CLK  ; 1.000        ; -0.037     ; 2.107      ;
; -1.153 ; UART_RX:data_receive|CLK_DIV:c_UART_CLK|clks[29] ; UART_RX:data_receive|CLK_DIV:c_UART_CLK|clk      ; i_FPGA_CLK   ; i_FPGA_CLK  ; 1.000        ; -0.037     ; 2.103      ;
; -1.148 ; UART_RX:data_receive|CLK_DIV:c_UART_CLK|clks[27] ; UART_RX:data_receive|CLK_DIV:c_UART_CLK|clk      ; i_FPGA_CLK   ; i_FPGA_CLK  ; 1.000        ; -0.037     ; 2.098      ;
; -1.137 ; UART_RX:data_receive|CLK_DIV:c_UART_CLK|clks[19] ; UART_RX:data_receive|CLK_DIV:c_UART_CLK|clk      ; i_FPGA_CLK   ; i_FPGA_CLK  ; 1.000        ; -0.037     ; 2.087      ;
; -1.110 ; UART_RX:data_receive|CLK_DIV:c_UART_CLK|clks[23] ; UART_RX:data_receive|CLK_DIV:c_UART_CLK|clk      ; i_FPGA_CLK   ; i_FPGA_CLK  ; 1.000        ; -0.037     ; 2.060      ;
; -1.106 ; UART_RX:data_receive|CLK_DIV:c_UART_CLK|clks[3]  ; UART_RX:data_receive|CLK_DIV:c_UART_CLK|clk      ; i_FPGA_CLK   ; i_FPGA_CLK  ; 1.000        ; -0.037     ; 2.056      ;
; -1.104 ; UART_RX:data_receive|CLK_DIV:c_UART_CLK|clks[24] ; UART_RX:data_receive|CLK_DIV:c_UART_CLK|clk      ; i_FPGA_CLK   ; i_FPGA_CLK  ; 1.000        ; -0.037     ; 2.054      ;
; -1.103 ; UART_RX:data_receive|CLK_DIV:c_UART_CLK|clks[1]  ; UART_RX:data_receive|CLK_DIV:c_UART_CLK|clk      ; i_FPGA_CLK   ; i_FPGA_CLK  ; 1.000        ; -0.037     ; 2.053      ;
; -1.102 ; UART_RX:data_receive|CLK_DIV:c_UART_CLK|clks[26] ; UART_RX:data_receive|CLK_DIV:c_UART_CLK|clk      ; i_FPGA_CLK   ; i_FPGA_CLK  ; 1.000        ; -0.037     ; 2.052      ;
; -1.094 ; UART_RX:data_receive|CLK_DIV:c_UART_CLK|clks[25] ; UART_RX:data_receive|CLK_DIV:c_UART_CLK|clk      ; i_FPGA_CLK   ; i_FPGA_CLK  ; 1.000        ; -0.037     ; 2.044      ;
; -1.079 ; UART_RX:data_receive|CLK_DIV:c_UART_CLK|clks[16] ; UART_RX:data_receive|CLK_DIV:c_UART_CLK|clk      ; i_FPGA_CLK   ; i_FPGA_CLK  ; 1.000        ; -0.037     ; 2.029      ;
; -1.070 ; UART_RX:data_receive|CLK_DIV:c_UART_CLK|clks[4]  ; UART_RX:data_receive|CLK_DIV:c_UART_CLK|clk      ; i_FPGA_CLK   ; i_FPGA_CLK  ; 1.000        ; -0.037     ; 2.020      ;
; -1.065 ; UART_RX:data_receive|CLK_DIV:c_UART_CLK|clks[5]  ; UART_RX:data_receive|CLK_DIV:c_UART_CLK|clk      ; i_FPGA_CLK   ; i_FPGA_CLK  ; 1.000        ; -0.037     ; 2.015      ;
; -1.046 ; UART_RX:data_receive|CLK_DIV:c_UART_CLK|clks[6]  ; UART_RX:data_receive|CLK_DIV:c_UART_CLK|clk      ; i_FPGA_CLK   ; i_FPGA_CLK  ; 1.000        ; -0.037     ; 1.996      ;
; -1.043 ; UART_RX:data_receive|CLK_DIV:c_UART_CLK|clks[22] ; UART_RX:data_receive|CLK_DIV:c_UART_CLK|clk      ; i_FPGA_CLK   ; i_FPGA_CLK  ; 1.000        ; -0.037     ; 1.993      ;
; -1.019 ; UART_RX:data_receive|CLK_DIV:c_UART_CLK|clks[20] ; UART_RX:data_receive|CLK_DIV:c_UART_CLK|clk      ; i_FPGA_CLK   ; i_FPGA_CLK  ; 1.000        ; -0.037     ; 1.969      ;
; -1.016 ; UART_RX:data_receive|CLK_DIV:c_UART_CLK|clks[21] ; UART_RX:data_receive|CLK_DIV:c_UART_CLK|clk      ; i_FPGA_CLK   ; i_FPGA_CLK  ; 1.000        ; -0.037     ; 1.966      ;
; -1.016 ; UART_RX:data_receive|CLK_DIV:c_UART_CLK|clks[2]  ; UART_RX:data_receive|CLK_DIV:c_UART_CLK|clk      ; i_FPGA_CLK   ; i_FPGA_CLK  ; 1.000        ; -0.037     ; 1.966      ;
; -1.015 ; UART_RX:data_receive|CLK_DIV:c_UART_CLK|clks[17] ; UART_RX:data_receive|CLK_DIV:c_UART_CLK|clk      ; i_FPGA_CLK   ; i_FPGA_CLK  ; 1.000        ; -0.037     ; 1.965      ;
; -0.968 ; UART_RX:data_receive|CLK_DIV:c_UART_CLK|clks[14] ; UART_RX:data_receive|CLK_DIV:c_UART_CLK|clk      ; i_FPGA_CLK   ; i_FPGA_CLK  ; 1.000        ; -0.037     ; 1.918      ;
; -0.962 ; UART_RX:data_receive|CLK_DIV:c_UART_CLK|clks[28] ; UART_RX:data_receive|CLK_DIV:c_UART_CLK|clks[31] ; i_FPGA_CLK   ; i_FPGA_CLK  ; 1.000        ; -0.036     ; 1.913      ;
; -0.962 ; UART_RX:data_receive|CLK_DIV:c_UART_CLK|clks[28] ; UART_RX:data_receive|CLK_DIV:c_UART_CLK|clks[18] ; i_FPGA_CLK   ; i_FPGA_CLK  ; 1.000        ; -0.036     ; 1.913      ;
; -0.962 ; UART_RX:data_receive|CLK_DIV:c_UART_CLK|clks[28] ; UART_RX:data_receive|CLK_DIV:c_UART_CLK|clks[16] ; i_FPGA_CLK   ; i_FPGA_CLK  ; 1.000        ; -0.036     ; 1.913      ;
; -0.962 ; UART_RX:data_receive|CLK_DIV:c_UART_CLK|clks[28] ; UART_RX:data_receive|CLK_DIV:c_UART_CLK|clks[17] ; i_FPGA_CLK   ; i_FPGA_CLK  ; 1.000        ; -0.036     ; 1.913      ;
; -0.962 ; UART_RX:data_receive|CLK_DIV:c_UART_CLK|clks[28] ; UART_RX:data_receive|CLK_DIV:c_UART_CLK|clks[19] ; i_FPGA_CLK   ; i_FPGA_CLK  ; 1.000        ; -0.036     ; 1.913      ;
; -0.962 ; UART_RX:data_receive|CLK_DIV:c_UART_CLK|clks[28] ; UART_RX:data_receive|CLK_DIV:c_UART_CLK|clks[21] ; i_FPGA_CLK   ; i_FPGA_CLK  ; 1.000        ; -0.036     ; 1.913      ;
; -0.962 ; UART_RX:data_receive|CLK_DIV:c_UART_CLK|clks[28] ; UART_RX:data_receive|CLK_DIV:c_UART_CLK|clks[20] ; i_FPGA_CLK   ; i_FPGA_CLK  ; 1.000        ; -0.036     ; 1.913      ;
; -0.962 ; UART_RX:data_receive|CLK_DIV:c_UART_CLK|clks[28] ; UART_RX:data_receive|CLK_DIV:c_UART_CLK|clks[22] ; i_FPGA_CLK   ; i_FPGA_CLK  ; 1.000        ; -0.036     ; 1.913      ;
; -0.962 ; UART_RX:data_receive|CLK_DIV:c_UART_CLK|clks[28] ; UART_RX:data_receive|CLK_DIV:c_UART_CLK|clks[23] ; i_FPGA_CLK   ; i_FPGA_CLK  ; 1.000        ; -0.036     ; 1.913      ;
; -0.962 ; UART_RX:data_receive|CLK_DIV:c_UART_CLK|clks[28] ; UART_RX:data_receive|CLK_DIV:c_UART_CLK|clks[25] ; i_FPGA_CLK   ; i_FPGA_CLK  ; 1.000        ; -0.036     ; 1.913      ;
; -0.962 ; UART_RX:data_receive|CLK_DIV:c_UART_CLK|clks[28] ; UART_RX:data_receive|CLK_DIV:c_UART_CLK|clks[24] ; i_FPGA_CLK   ; i_FPGA_CLK  ; 1.000        ; -0.036     ; 1.913      ;
; -0.962 ; UART_RX:data_receive|CLK_DIV:c_UART_CLK|clks[28] ; UART_RX:data_receive|CLK_DIV:c_UART_CLK|clks[26] ; i_FPGA_CLK   ; i_FPGA_CLK  ; 1.000        ; -0.036     ; 1.913      ;
; -0.962 ; UART_RX:data_receive|CLK_DIV:c_UART_CLK|clks[28] ; UART_RX:data_receive|CLK_DIV:c_UART_CLK|clks[28] ; i_FPGA_CLK   ; i_FPGA_CLK  ; 1.000        ; -0.036     ; 1.913      ;
; -0.962 ; UART_RX:data_receive|CLK_DIV:c_UART_CLK|clks[28] ; UART_RX:data_receive|CLK_DIV:c_UART_CLK|clks[27] ; i_FPGA_CLK   ; i_FPGA_CLK  ; 1.000        ; -0.036     ; 1.913      ;
; -0.962 ; UART_RX:data_receive|CLK_DIV:c_UART_CLK|clks[28] ; UART_RX:data_receive|CLK_DIV:c_UART_CLK|clks[29] ; i_FPGA_CLK   ; i_FPGA_CLK  ; 1.000        ; -0.036     ; 1.913      ;
; -0.962 ; UART_RX:data_receive|CLK_DIV:c_UART_CLK|clks[28] ; UART_RX:data_receive|CLK_DIV:c_UART_CLK|clks[30] ; i_FPGA_CLK   ; i_FPGA_CLK  ; 1.000        ; -0.036     ; 1.913      ;
; -0.958 ; UART_RX:data_receive|CLK_DIV:c_UART_CLK|clks[29] ; UART_RX:data_receive|CLK_DIV:c_UART_CLK|clks[31] ; i_FPGA_CLK   ; i_FPGA_CLK  ; 1.000        ; -0.036     ; 1.909      ;
; -0.958 ; UART_RX:data_receive|CLK_DIV:c_UART_CLK|clks[29] ; UART_RX:data_receive|CLK_DIV:c_UART_CLK|clks[18] ; i_FPGA_CLK   ; i_FPGA_CLK  ; 1.000        ; -0.036     ; 1.909      ;
; -0.958 ; UART_RX:data_receive|CLK_DIV:c_UART_CLK|clks[29] ; UART_RX:data_receive|CLK_DIV:c_UART_CLK|clks[16] ; i_FPGA_CLK   ; i_FPGA_CLK  ; 1.000        ; -0.036     ; 1.909      ;
; -0.958 ; UART_RX:data_receive|CLK_DIV:c_UART_CLK|clks[29] ; UART_RX:data_receive|CLK_DIV:c_UART_CLK|clks[17] ; i_FPGA_CLK   ; i_FPGA_CLK  ; 1.000        ; -0.036     ; 1.909      ;
; -0.958 ; UART_RX:data_receive|CLK_DIV:c_UART_CLK|clks[29] ; UART_RX:data_receive|CLK_DIV:c_UART_CLK|clks[19] ; i_FPGA_CLK   ; i_FPGA_CLK  ; 1.000        ; -0.036     ; 1.909      ;
; -0.958 ; UART_RX:data_receive|CLK_DIV:c_UART_CLK|clks[29] ; UART_RX:data_receive|CLK_DIV:c_UART_CLK|clks[21] ; i_FPGA_CLK   ; i_FPGA_CLK  ; 1.000        ; -0.036     ; 1.909      ;
; -0.958 ; UART_RX:data_receive|CLK_DIV:c_UART_CLK|clks[29] ; UART_RX:data_receive|CLK_DIV:c_UART_CLK|clks[20] ; i_FPGA_CLK   ; i_FPGA_CLK  ; 1.000        ; -0.036     ; 1.909      ;
; -0.958 ; UART_RX:data_receive|CLK_DIV:c_UART_CLK|clks[29] ; UART_RX:data_receive|CLK_DIV:c_UART_CLK|clks[22] ; i_FPGA_CLK   ; i_FPGA_CLK  ; 1.000        ; -0.036     ; 1.909      ;
; -0.958 ; UART_RX:data_receive|CLK_DIV:c_UART_CLK|clks[29] ; UART_RX:data_receive|CLK_DIV:c_UART_CLK|clks[23] ; i_FPGA_CLK   ; i_FPGA_CLK  ; 1.000        ; -0.036     ; 1.909      ;
; -0.958 ; UART_RX:data_receive|CLK_DIV:c_UART_CLK|clks[29] ; UART_RX:data_receive|CLK_DIV:c_UART_CLK|clks[25] ; i_FPGA_CLK   ; i_FPGA_CLK  ; 1.000        ; -0.036     ; 1.909      ;
; -0.958 ; UART_RX:data_receive|CLK_DIV:c_UART_CLK|clks[29] ; UART_RX:data_receive|CLK_DIV:c_UART_CLK|clks[24] ; i_FPGA_CLK   ; i_FPGA_CLK  ; 1.000        ; -0.036     ; 1.909      ;
; -0.958 ; UART_RX:data_receive|CLK_DIV:c_UART_CLK|clks[29] ; UART_RX:data_receive|CLK_DIV:c_UART_CLK|clks[26] ; i_FPGA_CLK   ; i_FPGA_CLK  ; 1.000        ; -0.036     ; 1.909      ;
; -0.958 ; UART_RX:data_receive|CLK_DIV:c_UART_CLK|clks[29] ; UART_RX:data_receive|CLK_DIV:c_UART_CLK|clks[28] ; i_FPGA_CLK   ; i_FPGA_CLK  ; 1.000        ; -0.036     ; 1.909      ;
; -0.958 ; UART_RX:data_receive|CLK_DIV:c_UART_CLK|clks[29] ; UART_RX:data_receive|CLK_DIV:c_UART_CLK|clks[27] ; i_FPGA_CLK   ; i_FPGA_CLK  ; 1.000        ; -0.036     ; 1.909      ;
; -0.958 ; UART_RX:data_receive|CLK_DIV:c_UART_CLK|clks[29] ; UART_RX:data_receive|CLK_DIV:c_UART_CLK|clks[29] ; i_FPGA_CLK   ; i_FPGA_CLK  ; 1.000        ; -0.036     ; 1.909      ;
; -0.958 ; UART_RX:data_receive|CLK_DIV:c_UART_CLK|clks[29] ; UART_RX:data_receive|CLK_DIV:c_UART_CLK|clks[30] ; i_FPGA_CLK   ; i_FPGA_CLK  ; 1.000        ; -0.036     ; 1.909      ;
; -0.953 ; UART_RX:data_receive|CLK_DIV:c_UART_CLK|clks[27] ; UART_RX:data_receive|CLK_DIV:c_UART_CLK|clks[31] ; i_FPGA_CLK   ; i_FPGA_CLK  ; 1.000        ; -0.036     ; 1.904      ;
; -0.953 ; UART_RX:data_receive|CLK_DIV:c_UART_CLK|clks[27] ; UART_RX:data_receive|CLK_DIV:c_UART_CLK|clks[18] ; i_FPGA_CLK   ; i_FPGA_CLK  ; 1.000        ; -0.036     ; 1.904      ;
; -0.953 ; UART_RX:data_receive|CLK_DIV:c_UART_CLK|clks[27] ; UART_RX:data_receive|CLK_DIV:c_UART_CLK|clks[16] ; i_FPGA_CLK   ; i_FPGA_CLK  ; 1.000        ; -0.036     ; 1.904      ;
; -0.953 ; UART_RX:data_receive|CLK_DIV:c_UART_CLK|clks[27] ; UART_RX:data_receive|CLK_DIV:c_UART_CLK|clks[17] ; i_FPGA_CLK   ; i_FPGA_CLK  ; 1.000        ; -0.036     ; 1.904      ;
; -0.953 ; UART_RX:data_receive|CLK_DIV:c_UART_CLK|clks[27] ; UART_RX:data_receive|CLK_DIV:c_UART_CLK|clks[19] ; i_FPGA_CLK   ; i_FPGA_CLK  ; 1.000        ; -0.036     ; 1.904      ;
; -0.953 ; UART_RX:data_receive|CLK_DIV:c_UART_CLK|clks[27] ; UART_RX:data_receive|CLK_DIV:c_UART_CLK|clks[21] ; i_FPGA_CLK   ; i_FPGA_CLK  ; 1.000        ; -0.036     ; 1.904      ;
; -0.953 ; UART_RX:data_receive|CLK_DIV:c_UART_CLK|clks[27] ; UART_RX:data_receive|CLK_DIV:c_UART_CLK|clks[20] ; i_FPGA_CLK   ; i_FPGA_CLK  ; 1.000        ; -0.036     ; 1.904      ;
; -0.953 ; UART_RX:data_receive|CLK_DIV:c_UART_CLK|clks[27] ; UART_RX:data_receive|CLK_DIV:c_UART_CLK|clks[22] ; i_FPGA_CLK   ; i_FPGA_CLK  ; 1.000        ; -0.036     ; 1.904      ;
; -0.953 ; UART_RX:data_receive|CLK_DIV:c_UART_CLK|clks[27] ; UART_RX:data_receive|CLK_DIV:c_UART_CLK|clks[23] ; i_FPGA_CLK   ; i_FPGA_CLK  ; 1.000        ; -0.036     ; 1.904      ;
; -0.953 ; UART_RX:data_receive|CLK_DIV:c_UART_CLK|clks[27] ; UART_RX:data_receive|CLK_DIV:c_UART_CLK|clks[25] ; i_FPGA_CLK   ; i_FPGA_CLK  ; 1.000        ; -0.036     ; 1.904      ;
; -0.953 ; UART_RX:data_receive|CLK_DIV:c_UART_CLK|clks[27] ; UART_RX:data_receive|CLK_DIV:c_UART_CLK|clks[24] ; i_FPGA_CLK   ; i_FPGA_CLK  ; 1.000        ; -0.036     ; 1.904      ;
; -0.953 ; UART_RX:data_receive|CLK_DIV:c_UART_CLK|clks[27] ; UART_RX:data_receive|CLK_DIV:c_UART_CLK|clks[26] ; i_FPGA_CLK   ; i_FPGA_CLK  ; 1.000        ; -0.036     ; 1.904      ;
; -0.953 ; UART_RX:data_receive|CLK_DIV:c_UART_CLK|clks[27] ; UART_RX:data_receive|CLK_DIV:c_UART_CLK|clks[28] ; i_FPGA_CLK   ; i_FPGA_CLK  ; 1.000        ; -0.036     ; 1.904      ;
; -0.953 ; UART_RX:data_receive|CLK_DIV:c_UART_CLK|clks[27] ; UART_RX:data_receive|CLK_DIV:c_UART_CLK|clks[27] ; i_FPGA_CLK   ; i_FPGA_CLK  ; 1.000        ; -0.036     ; 1.904      ;
; -0.953 ; UART_RX:data_receive|CLK_DIV:c_UART_CLK|clks[27] ; UART_RX:data_receive|CLK_DIV:c_UART_CLK|clks[29] ; i_FPGA_CLK   ; i_FPGA_CLK  ; 1.000        ; -0.036     ; 1.904      ;
; -0.953 ; UART_RX:data_receive|CLK_DIV:c_UART_CLK|clks[27] ; UART_RX:data_receive|CLK_DIV:c_UART_CLK|clks[30] ; i_FPGA_CLK   ; i_FPGA_CLK  ; 1.000        ; -0.036     ; 1.904      ;
; -0.942 ; UART_RX:data_receive|CLK_DIV:c_UART_CLK|clks[19] ; UART_RX:data_receive|CLK_DIV:c_UART_CLK|clks[31] ; i_FPGA_CLK   ; i_FPGA_CLK  ; 1.000        ; -0.036     ; 1.893      ;
; -0.942 ; UART_RX:data_receive|CLK_DIV:c_UART_CLK|clks[19] ; UART_RX:data_receive|CLK_DIV:c_UART_CLK|clks[18] ; i_FPGA_CLK   ; i_FPGA_CLK  ; 1.000        ; -0.036     ; 1.893      ;
; -0.942 ; UART_RX:data_receive|CLK_DIV:c_UART_CLK|clks[19] ; UART_RX:data_receive|CLK_DIV:c_UART_CLK|clks[16] ; i_FPGA_CLK   ; i_FPGA_CLK  ; 1.000        ; -0.036     ; 1.893      ;
; -0.942 ; UART_RX:data_receive|CLK_DIV:c_UART_CLK|clks[19] ; UART_RX:data_receive|CLK_DIV:c_UART_CLK|clks[17] ; i_FPGA_CLK   ; i_FPGA_CLK  ; 1.000        ; -0.036     ; 1.893      ;
; -0.942 ; UART_RX:data_receive|CLK_DIV:c_UART_CLK|clks[19] ; UART_RX:data_receive|CLK_DIV:c_UART_CLK|clks[19] ; i_FPGA_CLK   ; i_FPGA_CLK  ; 1.000        ; -0.036     ; 1.893      ;
; -0.942 ; UART_RX:data_receive|CLK_DIV:c_UART_CLK|clks[19] ; UART_RX:data_receive|CLK_DIV:c_UART_CLK|clks[21] ; i_FPGA_CLK   ; i_FPGA_CLK  ; 1.000        ; -0.036     ; 1.893      ;
; -0.942 ; UART_RX:data_receive|CLK_DIV:c_UART_CLK|clks[19] ; UART_RX:data_receive|CLK_DIV:c_UART_CLK|clks[20] ; i_FPGA_CLK   ; i_FPGA_CLK  ; 1.000        ; -0.036     ; 1.893      ;
; -0.942 ; UART_RX:data_receive|CLK_DIV:c_UART_CLK|clks[19] ; UART_RX:data_receive|CLK_DIV:c_UART_CLK|clks[22] ; i_FPGA_CLK   ; i_FPGA_CLK  ; 1.000        ; -0.036     ; 1.893      ;
; -0.942 ; UART_RX:data_receive|CLK_DIV:c_UART_CLK|clks[19] ; UART_RX:data_receive|CLK_DIV:c_UART_CLK|clks[23] ; i_FPGA_CLK   ; i_FPGA_CLK  ; 1.000        ; -0.036     ; 1.893      ;
; -0.942 ; UART_RX:data_receive|CLK_DIV:c_UART_CLK|clks[19] ; UART_RX:data_receive|CLK_DIV:c_UART_CLK|clks[25] ; i_FPGA_CLK   ; i_FPGA_CLK  ; 1.000        ; -0.036     ; 1.893      ;
; -0.942 ; UART_RX:data_receive|CLK_DIV:c_UART_CLK|clks[19] ; UART_RX:data_receive|CLK_DIV:c_UART_CLK|clks[24] ; i_FPGA_CLK   ; i_FPGA_CLK  ; 1.000        ; -0.036     ; 1.893      ;
; -0.942 ; UART_RX:data_receive|CLK_DIV:c_UART_CLK|clks[19] ; UART_RX:data_receive|CLK_DIV:c_UART_CLK|clks[26] ; i_FPGA_CLK   ; i_FPGA_CLK  ; 1.000        ; -0.036     ; 1.893      ;
; -0.942 ; UART_RX:data_receive|CLK_DIV:c_UART_CLK|clks[19] ; UART_RX:data_receive|CLK_DIV:c_UART_CLK|clks[28] ; i_FPGA_CLK   ; i_FPGA_CLK  ; 1.000        ; -0.036     ; 1.893      ;
; -0.942 ; UART_RX:data_receive|CLK_DIV:c_UART_CLK|clks[19] ; UART_RX:data_receive|CLK_DIV:c_UART_CLK|clks[27] ; i_FPGA_CLK   ; i_FPGA_CLK  ; 1.000        ; -0.036     ; 1.893      ;
; -0.942 ; UART_RX:data_receive|CLK_DIV:c_UART_CLK|clks[19] ; UART_RX:data_receive|CLK_DIV:c_UART_CLK|clks[29] ; i_FPGA_CLK   ; i_FPGA_CLK  ; 1.000        ; -0.036     ; 1.893      ;
; -0.942 ; UART_RX:data_receive|CLK_DIV:c_UART_CLK|clks[19] ; UART_RX:data_receive|CLK_DIV:c_UART_CLK|clks[30] ; i_FPGA_CLK   ; i_FPGA_CLK  ; 1.000        ; -0.036     ; 1.893      ;
; -0.933 ; UART_RX:data_receive|CLK_DIV:c_UART_CLK|clks[7]  ; UART_RX:data_receive|CLK_DIV:c_UART_CLK|clk      ; i_FPGA_CLK   ; i_FPGA_CLK  ; 1.000        ; -0.037     ; 1.883      ;
; -0.922 ; UART_RX:data_receive|CLK_DIV:c_UART_CLK|clks[15] ; UART_RX:data_receive|CLK_DIV:c_UART_CLK|clk      ; i_FPGA_CLK   ; i_FPGA_CLK  ; 1.000        ; -0.037     ; 1.872      ;
; -0.915 ; UART_RX:data_receive|CLK_DIV:c_UART_CLK|clks[23] ; UART_RX:data_receive|CLK_DIV:c_UART_CLK|clks[31] ; i_FPGA_CLK   ; i_FPGA_CLK  ; 1.000        ; -0.036     ; 1.866      ;
; -0.915 ; UART_RX:data_receive|CLK_DIV:c_UART_CLK|clks[23] ; UART_RX:data_receive|CLK_DIV:c_UART_CLK|clks[18] ; i_FPGA_CLK   ; i_FPGA_CLK  ; 1.000        ; -0.036     ; 1.866      ;
; -0.915 ; UART_RX:data_receive|CLK_DIV:c_UART_CLK|clks[23] ; UART_RX:data_receive|CLK_DIV:c_UART_CLK|clks[16] ; i_FPGA_CLK   ; i_FPGA_CLK  ; 1.000        ; -0.036     ; 1.866      ;
; -0.915 ; UART_RX:data_receive|CLK_DIV:c_UART_CLK|clks[23] ; UART_RX:data_receive|CLK_DIV:c_UART_CLK|clks[17] ; i_FPGA_CLK   ; i_FPGA_CLK  ; 1.000        ; -0.036     ; 1.866      ;
; -0.915 ; UART_RX:data_receive|CLK_DIV:c_UART_CLK|clks[23] ; UART_RX:data_receive|CLK_DIV:c_UART_CLK|clks[19] ; i_FPGA_CLK   ; i_FPGA_CLK  ; 1.000        ; -0.036     ; 1.866      ;
; -0.915 ; UART_RX:data_receive|CLK_DIV:c_UART_CLK|clks[23] ; UART_RX:data_receive|CLK_DIV:c_UART_CLK|clks[21] ; i_FPGA_CLK   ; i_FPGA_CLK  ; 1.000        ; -0.036     ; 1.866      ;
; -0.915 ; UART_RX:data_receive|CLK_DIV:c_UART_CLK|clks[23] ; UART_RX:data_receive|CLK_DIV:c_UART_CLK|clks[20] ; i_FPGA_CLK   ; i_FPGA_CLK  ; 1.000        ; -0.036     ; 1.866      ;
; -0.915 ; UART_RX:data_receive|CLK_DIV:c_UART_CLK|clks[23] ; UART_RX:data_receive|CLK_DIV:c_UART_CLK|clks[22] ; i_FPGA_CLK   ; i_FPGA_CLK  ; 1.000        ; -0.036     ; 1.866      ;
; -0.915 ; UART_RX:data_receive|CLK_DIV:c_UART_CLK|clks[23] ; UART_RX:data_receive|CLK_DIV:c_UART_CLK|clks[23] ; i_FPGA_CLK   ; i_FPGA_CLK  ; 1.000        ; -0.036     ; 1.866      ;
; -0.915 ; UART_RX:data_receive|CLK_DIV:c_UART_CLK|clks[23] ; UART_RX:data_receive|CLK_DIV:c_UART_CLK|clks[25] ; i_FPGA_CLK   ; i_FPGA_CLK  ; 1.000        ; -0.036     ; 1.866      ;
; -0.915 ; UART_RX:data_receive|CLK_DIV:c_UART_CLK|clks[23] ; UART_RX:data_receive|CLK_DIV:c_UART_CLK|clks[24] ; i_FPGA_CLK   ; i_FPGA_CLK  ; 1.000        ; -0.036     ; 1.866      ;
; -0.915 ; UART_RX:data_receive|CLK_DIV:c_UART_CLK|clks[23] ; UART_RX:data_receive|CLK_DIV:c_UART_CLK|clks[26] ; i_FPGA_CLK   ; i_FPGA_CLK  ; 1.000        ; -0.036     ; 1.866      ;
; -0.915 ; UART_RX:data_receive|CLK_DIV:c_UART_CLK|clks[23] ; UART_RX:data_receive|CLK_DIV:c_UART_CLK|clks[28] ; i_FPGA_CLK   ; i_FPGA_CLK  ; 1.000        ; -0.036     ; 1.866      ;
; -0.915 ; UART_RX:data_receive|CLK_DIV:c_UART_CLK|clks[23] ; UART_RX:data_receive|CLK_DIV:c_UART_CLK|clks[27] ; i_FPGA_CLK   ; i_FPGA_CLK  ; 1.000        ; -0.036     ; 1.866      ;
+--------+--------------------------------------------------+--------------------------------------------------+--------------+-------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'UART_RX:data_receive|CLK_DIV:c_UART_CLK|clk'                                                                                                                                             ;
+--------+------------------------------------+------------------------------------+---------------------------------------------+---------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                          ; To Node                            ; Launch Clock                                ; Latch Clock                                 ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------------------+------------------------------------+---------------------------------------------+---------------------------------------------+--------------+------------+------------+
; -0.389 ; UART_RX:data_receive|data_index[1] ; UART_RX:data_receive|DATA[6]       ; UART_RX:data_receive|CLK_DIV:c_UART_CLK|clk ; UART_RX:data_receive|CLK_DIV:c_UART_CLK|clk ; 1.000        ; -0.039     ; 1.337      ;
; -0.369 ; UART_RX:data_receive|data_index[1] ; UART_RX:data_receive|DATA[4]       ; UART_RX:data_receive|CLK_DIV:c_UART_CLK|clk ; UART_RX:data_receive|CLK_DIV:c_UART_CLK|clk ; 1.000        ; -0.038     ; 1.318      ;
; -0.363 ; UART_RX:data_receive|data_index[1] ; UART_RX:data_receive|DATA[1]       ; UART_RX:data_receive|CLK_DIV:c_UART_CLK|clk ; UART_RX:data_receive|CLK_DIV:c_UART_CLK|clk ; 1.000        ; -0.039     ; 1.311      ;
; -0.330 ; UART_RX:data_receive|data_index[0] ; UART_RX:data_receive|o_DATA[6]     ; UART_RX:data_receive|CLK_DIV:c_UART_CLK|clk ; UART_RX:data_receive|CLK_DIV:c_UART_CLK|clk ; 1.000        ; -0.039     ; 1.278      ;
; -0.330 ; UART_RX:data_receive|data_index[0] ; UART_RX:data_receive|o_DATA[1]     ; UART_RX:data_receive|CLK_DIV:c_UART_CLK|clk ; UART_RX:data_receive|CLK_DIV:c_UART_CLK|clk ; 1.000        ; -0.039     ; 1.278      ;
; -0.330 ; UART_RX:data_receive|data_index[0] ; UART_RX:data_receive|o_DATA[0]     ; UART_RX:data_receive|CLK_DIV:c_UART_CLK|clk ; UART_RX:data_receive|CLK_DIV:c_UART_CLK|clk ; 1.000        ; -0.039     ; 1.278      ;
; -0.324 ; UART_RX:data_receive|data_index[2] ; UART_RX:data_receive|o_DATA[6]     ; UART_RX:data_receive|CLK_DIV:c_UART_CLK|clk ; UART_RX:data_receive|CLK_DIV:c_UART_CLK|clk ; 1.000        ; -0.039     ; 1.272      ;
; -0.324 ; UART_RX:data_receive|data_index[2] ; UART_RX:data_receive|o_DATA[1]     ; UART_RX:data_receive|CLK_DIV:c_UART_CLK|clk ; UART_RX:data_receive|CLK_DIV:c_UART_CLK|clk ; 1.000        ; -0.039     ; 1.272      ;
; -0.324 ; UART_RX:data_receive|data_index[2] ; UART_RX:data_receive|o_DATA[0]     ; UART_RX:data_receive|CLK_DIV:c_UART_CLK|clk ; UART_RX:data_receive|CLK_DIV:c_UART_CLK|clk ; 1.000        ; -0.039     ; 1.272      ;
; -0.287 ; UART_RX:data_receive|data_index[1] ; UART_RX:data_receive|DATA[2]       ; UART_RX:data_receive|CLK_DIV:c_UART_CLK|clk ; UART_RX:data_receive|CLK_DIV:c_UART_CLK|clk ; 1.000        ; -0.038     ; 1.236      ;
; -0.283 ; UART_RX:data_receive|data_index[1] ; UART_RX:data_receive|DATA[3]       ; UART_RX:data_receive|CLK_DIV:c_UART_CLK|clk ; UART_RX:data_receive|CLK_DIV:c_UART_CLK|clk ; 1.000        ; -0.038     ; 1.232      ;
; -0.281 ; UART_RX:data_receive|data_index[1] ; UART_RX:data_receive|DATA[7]       ; UART_RX:data_receive|CLK_DIV:c_UART_CLK|clk ; UART_RX:data_receive|CLK_DIV:c_UART_CLK|clk ; 1.000        ; -0.038     ; 1.230      ;
; -0.279 ; UART_RX:data_receive|data_index[1] ; UART_RX:data_receive|DATA[5]       ; UART_RX:data_receive|CLK_DIV:c_UART_CLK|clk ; UART_RX:data_receive|CLK_DIV:c_UART_CLK|clk ; 1.000        ; -0.038     ; 1.228      ;
; -0.276 ; UART_RX:data_receive|data_index[0] ; UART_RX:data_receive|DATA[6]       ; UART_RX:data_receive|CLK_DIV:c_UART_CLK|clk ; UART_RX:data_receive|CLK_DIV:c_UART_CLK|clk ; 1.000        ; -0.039     ; 1.224      ;
; -0.256 ; UART_RX:data_receive|data_index[0] ; UART_RX:data_receive|DATA[4]       ; UART_RX:data_receive|CLK_DIV:c_UART_CLK|clk ; UART_RX:data_receive|CLK_DIV:c_UART_CLK|clk ; 1.000        ; -0.038     ; 1.205      ;
; -0.251 ; UART_RX:data_receive|data_index[2] ; UART_RX:data_receive|o_DATA[7]     ; UART_RX:data_receive|CLK_DIV:c_UART_CLK|clk ; UART_RX:data_receive|CLK_DIV:c_UART_CLK|clk ; 1.000        ; -0.038     ; 1.200      ;
; -0.251 ; UART_RX:data_receive|data_index[2] ; UART_RX:data_receive|o_DATA[5]     ; UART_RX:data_receive|CLK_DIV:c_UART_CLK|clk ; UART_RX:data_receive|CLK_DIV:c_UART_CLK|clk ; 1.000        ; -0.038     ; 1.200      ;
; -0.251 ; UART_RX:data_receive|data_index[2] ; UART_RX:data_receive|o_DATA[4]     ; UART_RX:data_receive|CLK_DIV:c_UART_CLK|clk ; UART_RX:data_receive|CLK_DIV:c_UART_CLK|clk ; 1.000        ; -0.038     ; 1.200      ;
; -0.251 ; UART_RX:data_receive|data_index[2] ; UART_RX:data_receive|o_DATA[3]     ; UART_RX:data_receive|CLK_DIV:c_UART_CLK|clk ; UART_RX:data_receive|CLK_DIV:c_UART_CLK|clk ; 1.000        ; -0.038     ; 1.200      ;
; -0.251 ; UART_RX:data_receive|data_index[2] ; UART_RX:data_receive|o_DATA[2]     ; UART_RX:data_receive|CLK_DIV:c_UART_CLK|clk ; UART_RX:data_receive|CLK_DIV:c_UART_CLK|clk ; 1.000        ; -0.038     ; 1.200      ;
; -0.250 ; UART_RX:data_receive|data_index[0] ; UART_RX:data_receive|o_DATA[7]     ; UART_RX:data_receive|CLK_DIV:c_UART_CLK|clk ; UART_RX:data_receive|CLK_DIV:c_UART_CLK|clk ; 1.000        ; -0.038     ; 1.199      ;
; -0.250 ; UART_RX:data_receive|data_index[0] ; UART_RX:data_receive|o_DATA[5]     ; UART_RX:data_receive|CLK_DIV:c_UART_CLK|clk ; UART_RX:data_receive|CLK_DIV:c_UART_CLK|clk ; 1.000        ; -0.038     ; 1.199      ;
; -0.250 ; UART_RX:data_receive|data_index[0] ; UART_RX:data_receive|o_DATA[4]     ; UART_RX:data_receive|CLK_DIV:c_UART_CLK|clk ; UART_RX:data_receive|CLK_DIV:c_UART_CLK|clk ; 1.000        ; -0.038     ; 1.199      ;
; -0.250 ; UART_RX:data_receive|data_index[0] ; UART_RX:data_receive|o_DATA[3]     ; UART_RX:data_receive|CLK_DIV:c_UART_CLK|clk ; UART_RX:data_receive|CLK_DIV:c_UART_CLK|clk ; 1.000        ; -0.038     ; 1.199      ;
; -0.250 ; UART_RX:data_receive|data_index[0] ; UART_RX:data_receive|o_DATA[2]     ; UART_RX:data_receive|CLK_DIV:c_UART_CLK|clk ; UART_RX:data_receive|CLK_DIV:c_UART_CLK|clk ; 1.000        ; -0.038     ; 1.199      ;
; -0.250 ; UART_RX:data_receive|data_index[0] ; UART_RX:data_receive|DATA[1]       ; UART_RX:data_receive|CLK_DIV:c_UART_CLK|clk ; UART_RX:data_receive|CLK_DIV:c_UART_CLK|clk ; 1.000        ; -0.039     ; 1.198      ;
; -0.243 ; UART_RX:data_receive|data_index[0] ; UART_RX:data_receive|data_index[1] ; UART_RX:data_receive|CLK_DIV:c_UART_CLK|clk ; UART_RX:data_receive|CLK_DIV:c_UART_CLK|clk ; 1.000        ; -0.037     ; 1.193      ;
; -0.243 ; UART_RX:data_receive|data_index[0] ; UART_RX:data_receive|data_index[0] ; UART_RX:data_receive|CLK_DIV:c_UART_CLK|clk ; UART_RX:data_receive|CLK_DIV:c_UART_CLK|clk ; 1.000        ; -0.037     ; 1.193      ;
; -0.236 ; UART_RX:data_receive|data_index[1] ; UART_RX:data_receive|o_DATA[6]     ; UART_RX:data_receive|CLK_DIV:c_UART_CLK|clk ; UART_RX:data_receive|CLK_DIV:c_UART_CLK|clk ; 1.000        ; -0.039     ; 1.184      ;
; -0.236 ; UART_RX:data_receive|data_index[1] ; UART_RX:data_receive|o_DATA[1]     ; UART_RX:data_receive|CLK_DIV:c_UART_CLK|clk ; UART_RX:data_receive|CLK_DIV:c_UART_CLK|clk ; 1.000        ; -0.039     ; 1.184      ;
; -0.236 ; UART_RX:data_receive|data_index[1] ; UART_RX:data_receive|o_DATA[0]     ; UART_RX:data_receive|CLK_DIV:c_UART_CLK|clk ; UART_RX:data_receive|CLK_DIV:c_UART_CLK|clk ; 1.000        ; -0.039     ; 1.184      ;
; -0.236 ; UART_RX:data_receive|data_index[1] ; UART_RX:data_receive|data_index[1] ; UART_RX:data_receive|CLK_DIV:c_UART_CLK|clk ; UART_RX:data_receive|CLK_DIV:c_UART_CLK|clk ; 1.000        ; -0.037     ; 1.186      ;
; -0.236 ; UART_RX:data_receive|data_index[1] ; UART_RX:data_receive|data_index[0] ; UART_RX:data_receive|CLK_DIV:c_UART_CLK|clk ; UART_RX:data_receive|CLK_DIV:c_UART_CLK|clk ; 1.000        ; -0.037     ; 1.186      ;
; -0.220 ; UART_RX:data_receive|data_index[2] ; UART_RX:data_receive|DATA[6]       ; UART_RX:data_receive|CLK_DIV:c_UART_CLK|clk ; UART_RX:data_receive|CLK_DIV:c_UART_CLK|clk ; 1.000        ; -0.039     ; 1.168      ;
; -0.208 ; UART_RX:data_receive|act_state     ; UART_RX:data_receive|DATA[6]       ; UART_RX:data_receive|CLK_DIV:c_UART_CLK|clk ; UART_RX:data_receive|CLK_DIV:c_UART_CLK|clk ; 1.000        ; -0.039     ; 1.156      ;
; -0.200 ; UART_RX:data_receive|data_index[2] ; UART_RX:data_receive|DATA[4]       ; UART_RX:data_receive|CLK_DIV:c_UART_CLK|clk ; UART_RX:data_receive|CLK_DIV:c_UART_CLK|clk ; 1.000        ; -0.038     ; 1.149      ;
; -0.194 ; UART_RX:data_receive|data_index[2] ; UART_RX:data_receive|DATA[1]       ; UART_RX:data_receive|CLK_DIV:c_UART_CLK|clk ; UART_RX:data_receive|CLK_DIV:c_UART_CLK|clk ; 1.000        ; -0.039     ; 1.142      ;
; -0.188 ; UART_RX:data_receive|data_index[3] ; UART_RX:data_receive|DATA[6]       ; UART_RX:data_receive|CLK_DIV:c_UART_CLK|clk ; UART_RX:data_receive|CLK_DIV:c_UART_CLK|clk ; 1.000        ; -0.039     ; 1.136      ;
; -0.188 ; UART_RX:data_receive|act_state     ; UART_RX:data_receive|DATA[4]       ; UART_RX:data_receive|CLK_DIV:c_UART_CLK|clk ; UART_RX:data_receive|CLK_DIV:c_UART_CLK|clk ; 1.000        ; -0.038     ; 1.137      ;
; -0.187 ; UART_RX:data_receive|middle        ; UART_RX:data_receive|o_DATA[6]     ; UART_RX:data_receive|CLK_DIV:c_UART_CLK|clk ; UART_RX:data_receive|CLK_DIV:c_UART_CLK|clk ; 1.000        ; -0.039     ; 1.135      ;
; -0.187 ; UART_RX:data_receive|middle        ; UART_RX:data_receive|o_DATA[1]     ; UART_RX:data_receive|CLK_DIV:c_UART_CLK|clk ; UART_RX:data_receive|CLK_DIV:c_UART_CLK|clk ; 1.000        ; -0.039     ; 1.135      ;
; -0.187 ; UART_RX:data_receive|middle        ; UART_RX:data_receive|o_DATA[0]     ; UART_RX:data_receive|CLK_DIV:c_UART_CLK|clk ; UART_RX:data_receive|CLK_DIV:c_UART_CLK|clk ; 1.000        ; -0.039     ; 1.135      ;
; -0.182 ; UART_RX:data_receive|act_state     ; UART_RX:data_receive|DATA[1]       ; UART_RX:data_receive|CLK_DIV:c_UART_CLK|clk ; UART_RX:data_receive|CLK_DIV:c_UART_CLK|clk ; 1.000        ; -0.039     ; 1.130      ;
; -0.174 ; UART_RX:data_receive|middle        ; UART_RX:data_receive|DATA[6]       ; UART_RX:data_receive|CLK_DIV:c_UART_CLK|clk ; UART_RX:data_receive|CLK_DIV:c_UART_CLK|clk ; 1.000        ; -0.039     ; 1.122      ;
; -0.174 ; UART_RX:data_receive|data_index[0] ; UART_RX:data_receive|DATA[2]       ; UART_RX:data_receive|CLK_DIV:c_UART_CLK|clk ; UART_RX:data_receive|CLK_DIV:c_UART_CLK|clk ; 1.000        ; -0.038     ; 1.123      ;
; -0.170 ; UART_RX:data_receive|data_index[0] ; UART_RX:data_receive|DATA[3]       ; UART_RX:data_receive|CLK_DIV:c_UART_CLK|clk ; UART_RX:data_receive|CLK_DIV:c_UART_CLK|clk ; 1.000        ; -0.038     ; 1.119      ;
; -0.168 ; UART_RX:data_receive|data_index[3] ; UART_RX:data_receive|DATA[4]       ; UART_RX:data_receive|CLK_DIV:c_UART_CLK|clk ; UART_RX:data_receive|CLK_DIV:c_UART_CLK|clk ; 1.000        ; -0.038     ; 1.117      ;
; -0.168 ; UART_RX:data_receive|data_index[0] ; UART_RX:data_receive|DATA[7]       ; UART_RX:data_receive|CLK_DIV:c_UART_CLK|clk ; UART_RX:data_receive|CLK_DIV:c_UART_CLK|clk ; 1.000        ; -0.038     ; 1.117      ;
; -0.167 ; UART_RX:data_receive|data_index[1] ; UART_RX:data_receive|DATA[0]       ; UART_RX:data_receive|CLK_DIV:c_UART_CLK|clk ; UART_RX:data_receive|CLK_DIV:c_UART_CLK|clk ; 1.000        ; -0.037     ; 1.117      ;
; -0.166 ; UART_RX:data_receive|data_index[0] ; UART_RX:data_receive|DATA[5]       ; UART_RX:data_receive|CLK_DIV:c_UART_CLK|clk ; UART_RX:data_receive|CLK_DIV:c_UART_CLK|clk ; 1.000        ; -0.038     ; 1.115      ;
; -0.163 ; UART_RX:data_receive|data_index[1] ; UART_RX:data_receive|o_DATA[7]     ; UART_RX:data_receive|CLK_DIV:c_UART_CLK|clk ; UART_RX:data_receive|CLK_DIV:c_UART_CLK|clk ; 1.000        ; -0.038     ; 1.112      ;
; -0.163 ; UART_RX:data_receive|data_index[1] ; UART_RX:data_receive|o_DATA[5]     ; UART_RX:data_receive|CLK_DIV:c_UART_CLK|clk ; UART_RX:data_receive|CLK_DIV:c_UART_CLK|clk ; 1.000        ; -0.038     ; 1.112      ;
; -0.163 ; UART_RX:data_receive|data_index[1] ; UART_RX:data_receive|o_DATA[4]     ; UART_RX:data_receive|CLK_DIV:c_UART_CLK|clk ; UART_RX:data_receive|CLK_DIV:c_UART_CLK|clk ; 1.000        ; -0.038     ; 1.112      ;
; -0.163 ; UART_RX:data_receive|data_index[1] ; UART_RX:data_receive|o_DATA[3]     ; UART_RX:data_receive|CLK_DIV:c_UART_CLK|clk ; UART_RX:data_receive|CLK_DIV:c_UART_CLK|clk ; 1.000        ; -0.038     ; 1.112      ;
; -0.163 ; UART_RX:data_receive|data_index[1] ; UART_RX:data_receive|o_DATA[2]     ; UART_RX:data_receive|CLK_DIV:c_UART_CLK|clk ; UART_RX:data_receive|CLK_DIV:c_UART_CLK|clk ; 1.000        ; -0.038     ; 1.112      ;
; -0.162 ; UART_RX:data_receive|data_index[0] ; UART_RX:data_receive|data_index[3] ; UART_RX:data_receive|CLK_DIV:c_UART_CLK|clk ; UART_RX:data_receive|CLK_DIV:c_UART_CLK|clk ; 1.000        ; -0.037     ; 1.112      ;
; -0.162 ; UART_RX:data_receive|data_index[3] ; UART_RX:data_receive|DATA[1]       ; UART_RX:data_receive|CLK_DIV:c_UART_CLK|clk ; UART_RX:data_receive|CLK_DIV:c_UART_CLK|clk ; 1.000        ; -0.039     ; 1.110      ;
; -0.160 ; UART_RX:data_receive|data_index[0] ; UART_RX:data_receive|data_index[2] ; UART_RX:data_receive|CLK_DIV:c_UART_CLK|clk ; UART_RX:data_receive|CLK_DIV:c_UART_CLK|clk ; 1.000        ; -0.037     ; 1.110      ;
; -0.155 ; UART_RX:data_receive|data_index[1] ; UART_RX:data_receive|data_index[3] ; UART_RX:data_receive|CLK_DIV:c_UART_CLK|clk ; UART_RX:data_receive|CLK_DIV:c_UART_CLK|clk ; 1.000        ; -0.037     ; 1.105      ;
; -0.154 ; UART_RX:data_receive|middle        ; UART_RX:data_receive|DATA[4]       ; UART_RX:data_receive|CLK_DIV:c_UART_CLK|clk ; UART_RX:data_receive|CLK_DIV:c_UART_CLK|clk ; 1.000        ; -0.038     ; 1.103      ;
; -0.153 ; UART_RX:data_receive|data_index[1] ; UART_RX:data_receive|data_index[2] ; UART_RX:data_receive|CLK_DIV:c_UART_CLK|clk ; UART_RX:data_receive|CLK_DIV:c_UART_CLK|clk ; 1.000        ; -0.037     ; 1.103      ;
; -0.148 ; UART_RX:data_receive|middle        ; UART_RX:data_receive|DATA[1]       ; UART_RX:data_receive|CLK_DIV:c_UART_CLK|clk ; UART_RX:data_receive|CLK_DIV:c_UART_CLK|clk ; 1.000        ; -0.039     ; 1.096      ;
; -0.148 ; UART_RX:data_receive|data_index[3] ; UART_RX:data_receive|data_index[1] ; UART_RX:data_receive|CLK_DIV:c_UART_CLK|clk ; UART_RX:data_receive|CLK_DIV:c_UART_CLK|clk ; 1.000        ; -0.037     ; 1.098      ;
; -0.148 ; UART_RX:data_receive|data_index[3] ; UART_RX:data_receive|data_index[0] ; UART_RX:data_receive|CLK_DIV:c_UART_CLK|clk ; UART_RX:data_receive|CLK_DIV:c_UART_CLK|clk ; 1.000        ; -0.037     ; 1.098      ;
; -0.137 ; UART_RX:data_receive|act_state     ; UART_RX:data_receive|o_DATA[6]     ; UART_RX:data_receive|CLK_DIV:c_UART_CLK|clk ; UART_RX:data_receive|CLK_DIV:c_UART_CLK|clk ; 1.000        ; -0.039     ; 1.085      ;
; -0.137 ; UART_RX:data_receive|act_state     ; UART_RX:data_receive|o_DATA[1]     ; UART_RX:data_receive|CLK_DIV:c_UART_CLK|clk ; UART_RX:data_receive|CLK_DIV:c_UART_CLK|clk ; 1.000        ; -0.039     ; 1.085      ;
; -0.137 ; UART_RX:data_receive|act_state     ; UART_RX:data_receive|o_DATA[0]     ; UART_RX:data_receive|CLK_DIV:c_UART_CLK|clk ; UART_RX:data_receive|CLK_DIV:c_UART_CLK|clk ; 1.000        ; -0.039     ; 1.085      ;
; -0.129 ; UART_RX:data_receive|data_index[3] ; UART_RX:data_receive|o_DATA[6]     ; UART_RX:data_receive|CLK_DIV:c_UART_CLK|clk ; UART_RX:data_receive|CLK_DIV:c_UART_CLK|clk ; 1.000        ; -0.039     ; 1.077      ;
; -0.129 ; UART_RX:data_receive|data_index[3] ; UART_RX:data_receive|o_DATA[1]     ; UART_RX:data_receive|CLK_DIV:c_UART_CLK|clk ; UART_RX:data_receive|CLK_DIV:c_UART_CLK|clk ; 1.000        ; -0.039     ; 1.077      ;
; -0.129 ; UART_RX:data_receive|data_index[3] ; UART_RX:data_receive|o_DATA[0]     ; UART_RX:data_receive|CLK_DIV:c_UART_CLK|clk ; UART_RX:data_receive|CLK_DIV:c_UART_CLK|clk ; 1.000        ; -0.039     ; 1.077      ;
; -0.118 ; UART_RX:data_receive|data_index[2] ; UART_RX:data_receive|DATA[2]       ; UART_RX:data_receive|CLK_DIV:c_UART_CLK|clk ; UART_RX:data_receive|CLK_DIV:c_UART_CLK|clk ; 1.000        ; -0.038     ; 1.067      ;
; -0.114 ; UART_RX:data_receive|data_index[2] ; UART_RX:data_receive|DATA[3]       ; UART_RX:data_receive|CLK_DIV:c_UART_CLK|clk ; UART_RX:data_receive|CLK_DIV:c_UART_CLK|clk ; 1.000        ; -0.038     ; 1.063      ;
; -0.112 ; UART_RX:data_receive|data_index[2] ; UART_RX:data_receive|DATA[7]       ; UART_RX:data_receive|CLK_DIV:c_UART_CLK|clk ; UART_RX:data_receive|CLK_DIV:c_UART_CLK|clk ; 1.000        ; -0.038     ; 1.061      ;
; -0.110 ; UART_RX:data_receive|data_index[2] ; UART_RX:data_receive|DATA[5]       ; UART_RX:data_receive|CLK_DIV:c_UART_CLK|clk ; UART_RX:data_receive|CLK_DIV:c_UART_CLK|clk ; 1.000        ; -0.038     ; 1.059      ;
; -0.107 ; UART_RX:data_receive|middle        ; UART_RX:data_receive|o_DATA[7]     ; UART_RX:data_receive|CLK_DIV:c_UART_CLK|clk ; UART_RX:data_receive|CLK_DIV:c_UART_CLK|clk ; 1.000        ; -0.038     ; 1.056      ;
; -0.107 ; UART_RX:data_receive|middle        ; UART_RX:data_receive|o_DATA[5]     ; UART_RX:data_receive|CLK_DIV:c_UART_CLK|clk ; UART_RX:data_receive|CLK_DIV:c_UART_CLK|clk ; 1.000        ; -0.038     ; 1.056      ;
; -0.107 ; UART_RX:data_receive|middle        ; UART_RX:data_receive|o_DATA[4]     ; UART_RX:data_receive|CLK_DIV:c_UART_CLK|clk ; UART_RX:data_receive|CLK_DIV:c_UART_CLK|clk ; 1.000        ; -0.038     ; 1.056      ;
; -0.107 ; UART_RX:data_receive|middle        ; UART_RX:data_receive|o_DATA[3]     ; UART_RX:data_receive|CLK_DIV:c_UART_CLK|clk ; UART_RX:data_receive|CLK_DIV:c_UART_CLK|clk ; 1.000        ; -0.038     ; 1.056      ;
; -0.107 ; UART_RX:data_receive|middle        ; UART_RX:data_receive|o_DATA[2]     ; UART_RX:data_receive|CLK_DIV:c_UART_CLK|clk ; UART_RX:data_receive|CLK_DIV:c_UART_CLK|clk ; 1.000        ; -0.038     ; 1.056      ;
; -0.106 ; UART_RX:data_receive|act_state     ; UART_RX:data_receive|DATA[2]       ; UART_RX:data_receive|CLK_DIV:c_UART_CLK|clk ; UART_RX:data_receive|CLK_DIV:c_UART_CLK|clk ; 1.000        ; -0.038     ; 1.055      ;
; -0.102 ; UART_RX:data_receive|act_state     ; UART_RX:data_receive|DATA[3]       ; UART_RX:data_receive|CLK_DIV:c_UART_CLK|clk ; UART_RX:data_receive|CLK_DIV:c_UART_CLK|clk ; 1.000        ; -0.038     ; 1.051      ;
; -0.100 ; UART_RX:data_receive|act_state     ; UART_RX:data_receive|DATA[7]       ; UART_RX:data_receive|CLK_DIV:c_UART_CLK|clk ; UART_RX:data_receive|CLK_DIV:c_UART_CLK|clk ; 1.000        ; -0.038     ; 1.049      ;
; -0.098 ; UART_RX:data_receive|act_state     ; UART_RX:data_receive|DATA[5]       ; UART_RX:data_receive|CLK_DIV:c_UART_CLK|clk ; UART_RX:data_receive|CLK_DIV:c_UART_CLK|clk ; 1.000        ; -0.038     ; 1.047      ;
; -0.091 ; UART_RX:data_receive|data_index[2] ; UART_RX:data_receive|data_index[1] ; UART_RX:data_receive|CLK_DIV:c_UART_CLK|clk ; UART_RX:data_receive|CLK_DIV:c_UART_CLK|clk ; 1.000        ; -0.037     ; 1.041      ;
; -0.091 ; UART_RX:data_receive|data_index[2] ; UART_RX:data_receive|data_index[0] ; UART_RX:data_receive|CLK_DIV:c_UART_CLK|clk ; UART_RX:data_receive|CLK_DIV:c_UART_CLK|clk ; 1.000        ; -0.037     ; 1.041      ;
; -0.086 ; UART_RX:data_receive|data_index[3] ; UART_RX:data_receive|DATA[2]       ; UART_RX:data_receive|CLK_DIV:c_UART_CLK|clk ; UART_RX:data_receive|CLK_DIV:c_UART_CLK|clk ; 1.000        ; -0.038     ; 1.035      ;
; -0.082 ; UART_RX:data_receive|data_index[3] ; UART_RX:data_receive|DATA[3]       ; UART_RX:data_receive|CLK_DIV:c_UART_CLK|clk ; UART_RX:data_receive|CLK_DIV:c_UART_CLK|clk ; 1.000        ; -0.038     ; 1.031      ;
; -0.080 ; UART_RX:data_receive|data_index[3] ; UART_RX:data_receive|DATA[7]       ; UART_RX:data_receive|CLK_DIV:c_UART_CLK|clk ; UART_RX:data_receive|CLK_DIV:c_UART_CLK|clk ; 1.000        ; -0.038     ; 1.029      ;
; -0.078 ; UART_RX:data_receive|data_index[3] ; UART_RX:data_receive|DATA[5]       ; UART_RX:data_receive|CLK_DIV:c_UART_CLK|clk ; UART_RX:data_receive|CLK_DIV:c_UART_CLK|clk ; 1.000        ; -0.038     ; 1.027      ;
; -0.075 ; UART_RX:data_receive|data_index[3] ; UART_RX:data_receive|data_index[3] ; UART_RX:data_receive|CLK_DIV:c_UART_CLK|clk ; UART_RX:data_receive|CLK_DIV:c_UART_CLK|clk ; 1.000        ; -0.037     ; 1.025      ;
; -0.073 ; UART_RX:data_receive|data_index[3] ; UART_RX:data_receive|data_index[2] ; UART_RX:data_receive|CLK_DIV:c_UART_CLK|clk ; UART_RX:data_receive|CLK_DIV:c_UART_CLK|clk ; 1.000        ; -0.037     ; 1.023      ;
; -0.072 ; UART_RX:data_receive|middle        ; UART_RX:data_receive|DATA[2]       ; UART_RX:data_receive|CLK_DIV:c_UART_CLK|clk ; UART_RX:data_receive|CLK_DIV:c_UART_CLK|clk ; 1.000        ; -0.038     ; 1.021      ;
; -0.069 ; UART_RX:data_receive|data_index[2] ; UART_RX:data_receive|data_index[3] ; UART_RX:data_receive|CLK_DIV:c_UART_CLK|clk ; UART_RX:data_receive|CLK_DIV:c_UART_CLK|clk ; 1.000        ; -0.037     ; 1.019      ;
; -0.068 ; UART_RX:data_receive|middle        ; UART_RX:data_receive|DATA[3]       ; UART_RX:data_receive|CLK_DIV:c_UART_CLK|clk ; UART_RX:data_receive|CLK_DIV:c_UART_CLK|clk ; 1.000        ; -0.038     ; 1.017      ;
; -0.067 ; UART_RX:data_receive|data_index[2] ; UART_RX:data_receive|data_index[2] ; UART_RX:data_receive|CLK_DIV:c_UART_CLK|clk ; UART_RX:data_receive|CLK_DIV:c_UART_CLK|clk ; 1.000        ; -0.037     ; 1.017      ;
; -0.066 ; UART_RX:data_receive|middle        ; UART_RX:data_receive|DATA[7]       ; UART_RX:data_receive|CLK_DIV:c_UART_CLK|clk ; UART_RX:data_receive|CLK_DIV:c_UART_CLK|clk ; 1.000        ; -0.038     ; 1.015      ;
; -0.064 ; UART_RX:data_receive|middle        ; UART_RX:data_receive|DATA[5]       ; UART_RX:data_receive|CLK_DIV:c_UART_CLK|clk ; UART_RX:data_receive|CLK_DIV:c_UART_CLK|clk ; 1.000        ; -0.038     ; 1.013      ;
; -0.057 ; UART_RX:data_receive|act_state     ; UART_RX:data_receive|o_DATA[7]     ; UART_RX:data_receive|CLK_DIV:c_UART_CLK|clk ; UART_RX:data_receive|CLK_DIV:c_UART_CLK|clk ; 1.000        ; -0.038     ; 1.006      ;
; -0.057 ; UART_RX:data_receive|act_state     ; UART_RX:data_receive|o_DATA[5]     ; UART_RX:data_receive|CLK_DIV:c_UART_CLK|clk ; UART_RX:data_receive|CLK_DIV:c_UART_CLK|clk ; 1.000        ; -0.038     ; 1.006      ;
; -0.057 ; UART_RX:data_receive|act_state     ; UART_RX:data_receive|o_DATA[4]     ; UART_RX:data_receive|CLK_DIV:c_UART_CLK|clk ; UART_RX:data_receive|CLK_DIV:c_UART_CLK|clk ; 1.000        ; -0.038     ; 1.006      ;
+--------+------------------------------------+------------------------------------+---------------------------------------------+---------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'UART_RX:data_receive|CLK_DIV:c_UART_CLK|clk'                                                                                                                                                     ;
+-------+----------------------------------------+----------------------------------------+---------------------------------------------+---------------------------------------------+--------------+------------+------------+
; Slack ; From Node                              ; To Node                                ; Launch Clock                                ; Latch Clock                                 ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------------+----------------------------------------+---------------------------------------------+---------------------------------------------+--------------+------------+------------+
; 0.186 ; UART_RX:data_receive|DATA[7]           ; UART_RX:data_receive|DATA[7]           ; UART_RX:data_receive|CLK_DIV:c_UART_CLK|clk ; UART_RX:data_receive|CLK_DIV:c_UART_CLK|clk ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; UART_RX:data_receive|DATA[6]           ; UART_RX:data_receive|DATA[6]           ; UART_RX:data_receive|CLK_DIV:c_UART_CLK|clk ; UART_RX:data_receive|CLK_DIV:c_UART_CLK|clk ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; UART_RX:data_receive|DATA[5]           ; UART_RX:data_receive|DATA[5]           ; UART_RX:data_receive|CLK_DIV:c_UART_CLK|clk ; UART_RX:data_receive|CLK_DIV:c_UART_CLK|clk ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; UART_RX:data_receive|DATA[4]           ; UART_RX:data_receive|DATA[4]           ; UART_RX:data_receive|CLK_DIV:c_UART_CLK|clk ; UART_RX:data_receive|CLK_DIV:c_UART_CLK|clk ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; UART_RX:data_receive|DATA[3]           ; UART_RX:data_receive|DATA[3]           ; UART_RX:data_receive|CLK_DIV:c_UART_CLK|clk ; UART_RX:data_receive|CLK_DIV:c_UART_CLK|clk ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; UART_RX:data_receive|DATA[2]           ; UART_RX:data_receive|DATA[2]           ; UART_RX:data_receive|CLK_DIV:c_UART_CLK|clk ; UART_RX:data_receive|CLK_DIV:c_UART_CLK|clk ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; UART_RX:data_receive|DATA[1]           ; UART_RX:data_receive|DATA[1]           ; UART_RX:data_receive|CLK_DIV:c_UART_CLK|clk ; UART_RX:data_receive|CLK_DIV:c_UART_CLK|clk ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; UART_RX:data_receive|DATA[0]           ; UART_RX:data_receive|DATA[0]           ; UART_RX:data_receive|CLK_DIV:c_UART_CLK|clk ; UART_RX:data_receive|CLK_DIV:c_UART_CLK|clk ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; UART_RX:data_receive|act_state         ; UART_RX:data_receive|act_state         ; UART_RX:data_receive|CLK_DIV:c_UART_CLK|clk ; UART_RX:data_receive|CLK_DIV:c_UART_CLK|clk ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; UART_RX:data_receive|data_index[1]     ; UART_RX:data_receive|data_index[1]     ; UART_RX:data_receive|CLK_DIV:c_UART_CLK|clk ; UART_RX:data_receive|CLK_DIV:c_UART_CLK|clk ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; UART_RX:data_receive|data_index[3]     ; UART_RX:data_receive|data_index[3]     ; UART_RX:data_receive|CLK_DIV:c_UART_CLK|clk ; UART_RX:data_receive|CLK_DIV:c_UART_CLK|clk ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; UART_RX:data_receive|data_index[2]     ; UART_RX:data_receive|data_index[2]     ; UART_RX:data_receive|CLK_DIV:c_UART_CLK|clk ; UART_RX:data_receive|CLK_DIV:c_UART_CLK|clk ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; UART_RX:data_receive|middle            ; UART_RX:data_receive|middle            ; UART_RX:data_receive|CLK_DIV:c_UART_CLK|clk ; UART_RX:data_receive|CLK_DIV:c_UART_CLK|clk ; 0.000        ; 0.037      ; 0.307      ;
; 0.187 ; UART_RX:data_receive|UART_CLK_freq[11] ; UART_RX:data_receive|UART_CLK_freq[11] ; UART_RX:data_receive|CLK_DIV:c_UART_CLK|clk ; UART_RX:data_receive|CLK_DIV:c_UART_CLK|clk ; 0.000        ; 0.036      ; 0.307      ;
; 0.193 ; UART_RX:data_receive|data_index[0]     ; UART_RX:data_receive|data_index[0]     ; UART_RX:data_receive|CLK_DIV:c_UART_CLK|clk ; UART_RX:data_receive|CLK_DIV:c_UART_CLK|clk ; 0.000        ; 0.037      ; 0.314      ;
; 0.224 ; UART_RX:data_receive|act_state         ; UART_RX:data_receive|data_index[1]     ; UART_RX:data_receive|CLK_DIV:c_UART_CLK|clk ; UART_RX:data_receive|CLK_DIV:c_UART_CLK|clk ; 0.000        ; 0.037      ; 0.345      ;
; 0.231 ; UART_RX:data_receive|act_state         ; UART_RX:data_receive|data_index[2]     ; UART_RX:data_receive|CLK_DIV:c_UART_CLK|clk ; UART_RX:data_receive|CLK_DIV:c_UART_CLK|clk ; 0.000        ; 0.037      ; 0.352      ;
; 0.232 ; UART_RX:data_receive|act_state         ; UART_RX:data_receive|middle            ; UART_RX:data_receive|CLK_DIV:c_UART_CLK|clk ; UART_RX:data_receive|CLK_DIV:c_UART_CLK|clk ; 0.000        ; 0.037      ; 0.353      ;
; 0.233 ; UART_RX:data_receive|act_state         ; UART_RX:data_receive|data_index[0]     ; UART_RX:data_receive|CLK_DIV:c_UART_CLK|clk ; UART_RX:data_receive|CLK_DIV:c_UART_CLK|clk ; 0.000        ; 0.037      ; 0.354      ;
; 0.234 ; UART_RX:data_receive|act_state         ; UART_RX:data_receive|data_index[3]     ; UART_RX:data_receive|CLK_DIV:c_UART_CLK|clk ; UART_RX:data_receive|CLK_DIV:c_UART_CLK|clk ; 0.000        ; 0.037      ; 0.355      ;
; 0.253 ; UART_RX:data_receive|DATA[6]           ; UART_RX:data_receive|o_DATA[6]         ; UART_RX:data_receive|CLK_DIV:c_UART_CLK|clk ; UART_RX:data_receive|CLK_DIV:c_UART_CLK|clk ; 0.000        ; 0.037      ; 0.374      ;
; 0.267 ; UART_RX:data_receive|DATA[1]           ; UART_RX:data_receive|o_DATA[1]         ; UART_RX:data_receive|CLK_DIV:c_UART_CLK|clk ; UART_RX:data_receive|CLK_DIV:c_UART_CLK|clk ; 0.000        ; 0.037      ; 0.388      ;
; 0.268 ; UART_RX:data_receive|DATA[7]           ; UART_RX:data_receive|o_DATA[7]         ; UART_RX:data_receive|CLK_DIV:c_UART_CLK|clk ; UART_RX:data_receive|CLK_DIV:c_UART_CLK|clk ; 0.000        ; 0.037      ; 0.389      ;
; 0.268 ; UART_RX:data_receive|DATA[3]           ; UART_RX:data_receive|o_DATA[3]         ; UART_RX:data_receive|CLK_DIV:c_UART_CLK|clk ; UART_RX:data_receive|CLK_DIV:c_UART_CLK|clk ; 0.000        ; 0.037      ; 0.389      ;
; 0.270 ; UART_RX:data_receive|DATA[5]           ; UART_RX:data_receive|o_DATA[5]         ; UART_RX:data_receive|CLK_DIV:c_UART_CLK|clk ; UART_RX:data_receive|CLK_DIV:c_UART_CLK|clk ; 0.000        ; 0.037      ; 0.391      ;
; 0.334 ; UART_RX:data_receive|DATA[2]           ; UART_RX:data_receive|o_DATA[2]         ; UART_RX:data_receive|CLK_DIV:c_UART_CLK|clk ; UART_RX:data_receive|CLK_DIV:c_UART_CLK|clk ; 0.000        ; 0.037      ; 0.455      ;
; 0.370 ; UART_RX:data_receive|act_state         ; UART_RX:data_receive|UART_CLK_freq[11] ; UART_RX:data_receive|CLK_DIV:c_UART_CLK|clk ; UART_RX:data_receive|CLK_DIV:c_UART_CLK|clk ; 0.000        ; 0.037      ; 0.491      ;
; 0.379 ; UART_RX:data_receive|middle            ; UART_RX:data_receive|act_state         ; UART_RX:data_receive|CLK_DIV:c_UART_CLK|clk ; UART_RX:data_receive|CLK_DIV:c_UART_CLK|clk ; 0.000        ; 0.037      ; 0.500      ;
; 0.384 ; UART_RX:data_receive|DATA[0]           ; UART_RX:data_receive|o_DATA[0]         ; UART_RX:data_receive|CLK_DIV:c_UART_CLK|clk ; UART_RX:data_receive|CLK_DIV:c_UART_CLK|clk ; 0.000        ; 0.035      ; 0.503      ;
; 0.401 ; UART_RX:data_receive|data_index[3]     ; UART_RX:data_receive|act_state         ; UART_RX:data_receive|CLK_DIV:c_UART_CLK|clk ; UART_RX:data_receive|CLK_DIV:c_UART_CLK|clk ; 0.000        ; 0.037      ; 0.522      ;
; 0.405 ; UART_RX:data_receive|data_index[0]     ; UART_RX:data_receive|data_index[1]     ; UART_RX:data_receive|CLK_DIV:c_UART_CLK|clk ; UART_RX:data_receive|CLK_DIV:c_UART_CLK|clk ; 0.000        ; 0.037      ; 0.526      ;
; 0.438 ; UART_RX:data_receive|DATA[4]           ; UART_RX:data_receive|o_DATA[4]         ; UART_RX:data_receive|CLK_DIV:c_UART_CLK|clk ; UART_RX:data_receive|CLK_DIV:c_UART_CLK|clk ; 0.000        ; 0.037      ; 0.559      ;
; 0.469 ; UART_RX:data_receive|data_index[1]     ; UART_RX:data_receive|act_state         ; UART_RX:data_receive|CLK_DIV:c_UART_CLK|clk ; UART_RX:data_receive|CLK_DIV:c_UART_CLK|clk ; 0.000        ; 0.037      ; 0.590      ;
; 0.503 ; UART_RX:data_receive|data_index[0]     ; UART_RX:data_receive|act_state         ; UART_RX:data_receive|CLK_DIV:c_UART_CLK|clk ; UART_RX:data_receive|CLK_DIV:c_UART_CLK|clk ; 0.000        ; 0.037      ; 0.624      ;
; 0.516 ; UART_RX:data_receive|data_index[1]     ; UART_RX:data_receive|DATA[0]           ; UART_RX:data_receive|CLK_DIV:c_UART_CLK|clk ; UART_RX:data_receive|CLK_DIV:c_UART_CLK|clk ; 0.000        ; 0.037      ; 0.637      ;
; 0.521 ; UART_RX:data_receive|data_index[1]     ; UART_RX:data_receive|DATA[2]           ; UART_RX:data_receive|CLK_DIV:c_UART_CLK|clk ; UART_RX:data_receive|CLK_DIV:c_UART_CLK|clk ; 0.000        ; 0.036      ; 0.641      ;
; 0.525 ; UART_RX:data_receive|data_index[1]     ; UART_RX:data_receive|DATA[5]           ; UART_RX:data_receive|CLK_DIV:c_UART_CLK|clk ; UART_RX:data_receive|CLK_DIV:c_UART_CLK|clk ; 0.000        ; 0.036      ; 0.645      ;
; 0.529 ; UART_RX:data_receive|data_index[2]     ; UART_RX:data_receive|act_state         ; UART_RX:data_receive|CLK_DIV:c_UART_CLK|clk ; UART_RX:data_receive|CLK_DIV:c_UART_CLK|clk ; 0.000        ; 0.037      ; 0.650      ;
; 0.537 ; UART_RX:data_receive|data_index[1]     ; UART_RX:data_receive|DATA[7]           ; UART_RX:data_receive|CLK_DIV:c_UART_CLK|clk ; UART_RX:data_receive|CLK_DIV:c_UART_CLK|clk ; 0.000        ; 0.036      ; 0.657      ;
; 0.537 ; UART_RX:data_receive|data_index[1]     ; UART_RX:data_receive|DATA[3]           ; UART_RX:data_receive|CLK_DIV:c_UART_CLK|clk ; UART_RX:data_receive|CLK_DIV:c_UART_CLK|clk ; 0.000        ; 0.036      ; 0.657      ;
; 0.551 ; UART_RX:data_receive|data_index[0]     ; UART_RX:data_receive|data_index[2]     ; UART_RX:data_receive|CLK_DIV:c_UART_CLK|clk ; UART_RX:data_receive|CLK_DIV:c_UART_CLK|clk ; 0.000        ; 0.037      ; 0.672      ;
; 0.555 ; UART_RX:data_receive|data_index[0]     ; UART_RX:data_receive|data_index[3]     ; UART_RX:data_receive|CLK_DIV:c_UART_CLK|clk ; UART_RX:data_receive|CLK_DIV:c_UART_CLK|clk ; 0.000        ; 0.037      ; 0.676      ;
; 0.563 ; UART_RX:data_receive|data_index[0]     ; UART_RX:data_receive|DATA[0]           ; UART_RX:data_receive|CLK_DIV:c_UART_CLK|clk ; UART_RX:data_receive|CLK_DIV:c_UART_CLK|clk ; 0.000        ; 0.037      ; 0.684      ;
; 0.569 ; UART_RX:data_receive|data_index[2]     ; UART_RX:data_receive|DATA[0]           ; UART_RX:data_receive|CLK_DIV:c_UART_CLK|clk ; UART_RX:data_receive|CLK_DIV:c_UART_CLK|clk ; 0.000        ; 0.037      ; 0.690      ;
; 0.577 ; UART_RX:data_receive|middle            ; UART_RX:data_receive|data_index[2]     ; UART_RX:data_receive|CLK_DIV:c_UART_CLK|clk ; UART_RX:data_receive|CLK_DIV:c_UART_CLK|clk ; 0.000        ; 0.037      ; 0.698      ;
; 0.579 ; UART_RX:data_receive|middle            ; UART_RX:data_receive|data_index[3]     ; UART_RX:data_receive|CLK_DIV:c_UART_CLK|clk ; UART_RX:data_receive|CLK_DIV:c_UART_CLK|clk ; 0.000        ; 0.037      ; 0.700      ;
; 0.586 ; UART_RX:data_receive|data_index[0]     ; UART_RX:data_receive|DATA[2]           ; UART_RX:data_receive|CLK_DIV:c_UART_CLK|clk ; UART_RX:data_receive|CLK_DIV:c_UART_CLK|clk ; 0.000        ; 0.036      ; 0.706      ;
; 0.591 ; UART_RX:data_receive|data_index[1]     ; UART_RX:data_receive|DATA[1]           ; UART_RX:data_receive|CLK_DIV:c_UART_CLK|clk ; UART_RX:data_receive|CLK_DIV:c_UART_CLK|clk ; 0.000        ; 0.035      ; 0.710      ;
; 0.599 ; UART_RX:data_receive|data_index[0]     ; UART_RX:data_receive|DATA[7]           ; UART_RX:data_receive|CLK_DIV:c_UART_CLK|clk ; UART_RX:data_receive|CLK_DIV:c_UART_CLK|clk ; 0.000        ; 0.036      ; 0.719      ;
; 0.609 ; UART_RX:data_receive|data_index[1]     ; UART_RX:data_receive|DATA[4]           ; UART_RX:data_receive|CLK_DIV:c_UART_CLK|clk ; UART_RX:data_receive|CLK_DIV:c_UART_CLK|clk ; 0.000        ; 0.036      ; 0.729      ;
; 0.610 ; UART_RX:data_receive|data_index[0]     ; UART_RX:data_receive|DATA[3]           ; UART_RX:data_receive|CLK_DIV:c_UART_CLK|clk ; UART_RX:data_receive|CLK_DIV:c_UART_CLK|clk ; 0.000        ; 0.036      ; 0.730      ;
; 0.612 ; UART_RX:data_receive|data_index[0]     ; UART_RX:data_receive|DATA[5]           ; UART_RX:data_receive|CLK_DIV:c_UART_CLK|clk ; UART_RX:data_receive|CLK_DIV:c_UART_CLK|clk ; 0.000        ; 0.036      ; 0.732      ;
; 0.621 ; UART_RX:data_receive|data_index[1]     ; UART_RX:data_receive|DATA[6]           ; UART_RX:data_receive|CLK_DIV:c_UART_CLK|clk ; UART_RX:data_receive|CLK_DIV:c_UART_CLK|clk ; 0.000        ; 0.035      ; 0.740      ;
; 0.647 ; UART_RX:data_receive|data_index[0]     ; UART_RX:data_receive|DATA[4]           ; UART_RX:data_receive|CLK_DIV:c_UART_CLK|clk ; UART_RX:data_receive|CLK_DIV:c_UART_CLK|clk ; 0.000        ; 0.036      ; 0.767      ;
; 0.650 ; UART_RX:data_receive|data_index[1]     ; UART_RX:data_receive|data_index[2]     ; UART_RX:data_receive|CLK_DIV:c_UART_CLK|clk ; UART_RX:data_receive|CLK_DIV:c_UART_CLK|clk ; 0.000        ; 0.037      ; 0.771      ;
; 0.656 ; UART_RX:data_receive|data_index[3]     ; UART_RX:data_receive|DATA[0]           ; UART_RX:data_receive|CLK_DIV:c_UART_CLK|clk ; UART_RX:data_receive|CLK_DIV:c_UART_CLK|clk ; 0.000        ; 0.037      ; 0.777      ;
; 0.656 ; UART_RX:data_receive|data_index[1]     ; UART_RX:data_receive|data_index[3]     ; UART_RX:data_receive|CLK_DIV:c_UART_CLK|clk ; UART_RX:data_receive|CLK_DIV:c_UART_CLK|clk ; 0.000        ; 0.037      ; 0.777      ;
; 0.662 ; UART_RX:data_receive|middle            ; UART_RX:data_receive|DATA[0]           ; UART_RX:data_receive|CLK_DIV:c_UART_CLK|clk ; UART_RX:data_receive|CLK_DIV:c_UART_CLK|clk ; 0.000        ; 0.037      ; 0.783      ;
; 0.668 ; UART_RX:data_receive|data_index[0]     ; UART_RX:data_receive|DATA[6]           ; UART_RX:data_receive|CLK_DIV:c_UART_CLK|clk ; UART_RX:data_receive|CLK_DIV:c_UART_CLK|clk ; 0.000        ; 0.035      ; 0.787      ;
; 0.669 ; UART_RX:data_receive|act_state         ; UART_RX:data_receive|DATA[0]           ; UART_RX:data_receive|CLK_DIV:c_UART_CLK|clk ; UART_RX:data_receive|CLK_DIV:c_UART_CLK|clk ; 0.000        ; 0.037      ; 0.790      ;
; 0.675 ; UART_RX:data_receive|data_index[0]     ; UART_RX:data_receive|DATA[1]           ; UART_RX:data_receive|CLK_DIV:c_UART_CLK|clk ; UART_RX:data_receive|CLK_DIV:c_UART_CLK|clk ; 0.000        ; 0.035      ; 0.794      ;
; 0.693 ; UART_RX:data_receive|data_index[2]     ; UART_RX:data_receive|DATA[6]           ; UART_RX:data_receive|CLK_DIV:c_UART_CLK|clk ; UART_RX:data_receive|CLK_DIV:c_UART_CLK|clk ; 0.000        ; 0.035      ; 0.812      ;
; 0.702 ; UART_RX:data_receive|data_index[2]     ; UART_RX:data_receive|DATA[3]           ; UART_RX:data_receive|CLK_DIV:c_UART_CLK|clk ; UART_RX:data_receive|CLK_DIV:c_UART_CLK|clk ; 0.000        ; 0.036      ; 0.822      ;
; 0.703 ; UART_RX:data_receive|data_index[2]     ; UART_RX:data_receive|DATA[5]           ; UART_RX:data_receive|CLK_DIV:c_UART_CLK|clk ; UART_RX:data_receive|CLK_DIV:c_UART_CLK|clk ; 0.000        ; 0.036      ; 0.823      ;
; 0.720 ; UART_RX:data_receive|data_index[2]     ; UART_RX:data_receive|DATA[7]           ; UART_RX:data_receive|CLK_DIV:c_UART_CLK|clk ; UART_RX:data_receive|CLK_DIV:c_UART_CLK|clk ; 0.000        ; 0.036      ; 0.840      ;
; 0.732 ; UART_RX:data_receive|data_index[2]     ; UART_RX:data_receive|DATA[2]           ; UART_RX:data_receive|CLK_DIV:c_UART_CLK|clk ; UART_RX:data_receive|CLK_DIV:c_UART_CLK|clk ; 0.000        ; 0.036      ; 0.852      ;
; 0.735 ; UART_RX:data_receive|data_index[2]     ; UART_RX:data_receive|data_index[3]     ; UART_RX:data_receive|CLK_DIV:c_UART_CLK|clk ; UART_RX:data_receive|CLK_DIV:c_UART_CLK|clk ; 0.000        ; 0.037      ; 0.856      ;
; 0.746 ; UART_RX:data_receive|data_index[3]     ; UART_RX:data_receive|DATA[5]           ; UART_RX:data_receive|CLK_DIV:c_UART_CLK|clk ; UART_RX:data_receive|CLK_DIV:c_UART_CLK|clk ; 0.000        ; 0.036      ; 0.866      ;
; 0.748 ; UART_RX:data_receive|data_index[3]     ; UART_RX:data_receive|DATA[7]           ; UART_RX:data_receive|CLK_DIV:c_UART_CLK|clk ; UART_RX:data_receive|CLK_DIV:c_UART_CLK|clk ; 0.000        ; 0.036      ; 0.868      ;
; 0.749 ; UART_RX:data_receive|data_index[3]     ; UART_RX:data_receive|DATA[3]           ; UART_RX:data_receive|CLK_DIV:c_UART_CLK|clk ; UART_RX:data_receive|CLK_DIV:c_UART_CLK|clk ; 0.000        ; 0.036      ; 0.869      ;
; 0.751 ; UART_RX:data_receive|data_index[3]     ; UART_RX:data_receive|DATA[2]           ; UART_RX:data_receive|CLK_DIV:c_UART_CLK|clk ; UART_RX:data_receive|CLK_DIV:c_UART_CLK|clk ; 0.000        ; 0.036      ; 0.871      ;
; 0.752 ; UART_RX:data_receive|middle            ; UART_RX:data_receive|DATA[5]           ; UART_RX:data_receive|CLK_DIV:c_UART_CLK|clk ; UART_RX:data_receive|CLK_DIV:c_UART_CLK|clk ; 0.000        ; 0.036      ; 0.872      ;
; 0.754 ; UART_RX:data_receive|middle            ; UART_RX:data_receive|DATA[7]           ; UART_RX:data_receive|CLK_DIV:c_UART_CLK|clk ; UART_RX:data_receive|CLK_DIV:c_UART_CLK|clk ; 0.000        ; 0.036      ; 0.874      ;
; 0.755 ; UART_RX:data_receive|middle            ; UART_RX:data_receive|DATA[3]           ; UART_RX:data_receive|CLK_DIV:c_UART_CLK|clk ; UART_RX:data_receive|CLK_DIV:c_UART_CLK|clk ; 0.000        ; 0.036      ; 0.875      ;
; 0.757 ; UART_RX:data_receive|middle            ; UART_RX:data_receive|DATA[2]           ; UART_RX:data_receive|CLK_DIV:c_UART_CLK|clk ; UART_RX:data_receive|CLK_DIV:c_UART_CLK|clk ; 0.000        ; 0.036      ; 0.877      ;
; 0.759 ; UART_RX:data_receive|act_state         ; UART_RX:data_receive|DATA[5]           ; UART_RX:data_receive|CLK_DIV:c_UART_CLK|clk ; UART_RX:data_receive|CLK_DIV:c_UART_CLK|clk ; 0.000        ; 0.036      ; 0.879      ;
; 0.761 ; UART_RX:data_receive|data_index[2]     ; UART_RX:data_receive|DATA[4]           ; UART_RX:data_receive|CLK_DIV:c_UART_CLK|clk ; UART_RX:data_receive|CLK_DIV:c_UART_CLK|clk ; 0.000        ; 0.036      ; 0.881      ;
; 0.761 ; UART_RX:data_receive|act_state         ; UART_RX:data_receive|DATA[7]           ; UART_RX:data_receive|CLK_DIV:c_UART_CLK|clk ; UART_RX:data_receive|CLK_DIV:c_UART_CLK|clk ; 0.000        ; 0.036      ; 0.881      ;
; 0.762 ; UART_RX:data_receive|act_state         ; UART_RX:data_receive|DATA[3]           ; UART_RX:data_receive|CLK_DIV:c_UART_CLK|clk ; UART_RX:data_receive|CLK_DIV:c_UART_CLK|clk ; 0.000        ; 0.036      ; 0.882      ;
; 0.764 ; UART_RX:data_receive|act_state         ; UART_RX:data_receive|DATA[2]           ; UART_RX:data_receive|CLK_DIV:c_UART_CLK|clk ; UART_RX:data_receive|CLK_DIV:c_UART_CLK|clk ; 0.000        ; 0.036      ; 0.884      ;
; 0.775 ; UART_RX:data_receive|middle            ; UART_RX:data_receive|data_index[1]     ; UART_RX:data_receive|CLK_DIV:c_UART_CLK|clk ; UART_RX:data_receive|CLK_DIV:c_UART_CLK|clk ; 0.000        ; 0.037      ; 0.896      ;
; 0.775 ; UART_RX:data_receive|middle            ; UART_RX:data_receive|data_index[0]     ; UART_RX:data_receive|CLK_DIV:c_UART_CLK|clk ; UART_RX:data_receive|CLK_DIV:c_UART_CLK|clk ; 0.000        ; 0.037      ; 0.896      ;
; 0.793 ; UART_RX:data_receive|data_index[2]     ; UART_RX:data_receive|DATA[1]           ; UART_RX:data_receive|CLK_DIV:c_UART_CLK|clk ; UART_RX:data_receive|CLK_DIV:c_UART_CLK|clk ; 0.000        ; 0.035      ; 0.912      ;
; 0.797 ; UART_RX:data_receive|data_index[3]     ; UART_RX:data_receive|data_index[2]     ; UART_RX:data_receive|CLK_DIV:c_UART_CLK|clk ; UART_RX:data_receive|CLK_DIV:c_UART_CLK|clk ; 0.000        ; 0.037      ; 0.918      ;
; 0.820 ; UART_RX:data_receive|data_index[3]     ; UART_RX:data_receive|DATA[1]           ; UART_RX:data_receive|CLK_DIV:c_UART_CLK|clk ; UART_RX:data_receive|CLK_DIV:c_UART_CLK|clk ; 0.000        ; 0.035      ; 0.939      ;
; 0.821 ; UART_RX:data_receive|data_index[3]     ; UART_RX:data_receive|DATA[4]           ; UART_RX:data_receive|CLK_DIV:c_UART_CLK|clk ; UART_RX:data_receive|CLK_DIV:c_UART_CLK|clk ; 0.000        ; 0.036      ; 0.941      ;
; 0.826 ; UART_RX:data_receive|middle            ; UART_RX:data_receive|DATA[1]           ; UART_RX:data_receive|CLK_DIV:c_UART_CLK|clk ; UART_RX:data_receive|CLK_DIV:c_UART_CLK|clk ; 0.000        ; 0.035      ; 0.945      ;
; 0.827 ; UART_RX:data_receive|middle            ; UART_RX:data_receive|DATA[4]           ; UART_RX:data_receive|CLK_DIV:c_UART_CLK|clk ; UART_RX:data_receive|CLK_DIV:c_UART_CLK|clk ; 0.000        ; 0.036      ; 0.947      ;
; 0.833 ; UART_RX:data_receive|act_state         ; UART_RX:data_receive|DATA[1]           ; UART_RX:data_receive|CLK_DIV:c_UART_CLK|clk ; UART_RX:data_receive|CLK_DIV:c_UART_CLK|clk ; 0.000        ; 0.035      ; 0.952      ;
; 0.834 ; UART_RX:data_receive|data_index[3]     ; UART_RX:data_receive|o_DATA[7]         ; UART_RX:data_receive|CLK_DIV:c_UART_CLK|clk ; UART_RX:data_receive|CLK_DIV:c_UART_CLK|clk ; 0.000        ; 0.036      ; 0.954      ;
; 0.834 ; UART_RX:data_receive|data_index[3]     ; UART_RX:data_receive|o_DATA[5]         ; UART_RX:data_receive|CLK_DIV:c_UART_CLK|clk ; UART_RX:data_receive|CLK_DIV:c_UART_CLK|clk ; 0.000        ; 0.036      ; 0.954      ;
; 0.834 ; UART_RX:data_receive|data_index[3]     ; UART_RX:data_receive|o_DATA[4]         ; UART_RX:data_receive|CLK_DIV:c_UART_CLK|clk ; UART_RX:data_receive|CLK_DIV:c_UART_CLK|clk ; 0.000        ; 0.036      ; 0.954      ;
; 0.834 ; UART_RX:data_receive|data_index[3]     ; UART_RX:data_receive|o_DATA[3]         ; UART_RX:data_receive|CLK_DIV:c_UART_CLK|clk ; UART_RX:data_receive|CLK_DIV:c_UART_CLK|clk ; 0.000        ; 0.036      ; 0.954      ;
; 0.834 ; UART_RX:data_receive|data_index[3]     ; UART_RX:data_receive|o_DATA[2]         ; UART_RX:data_receive|CLK_DIV:c_UART_CLK|clk ; UART_RX:data_receive|CLK_DIV:c_UART_CLK|clk ; 0.000        ; 0.036      ; 0.954      ;
; 0.834 ; UART_RX:data_receive|act_state         ; UART_RX:data_receive|DATA[4]           ; UART_RX:data_receive|CLK_DIV:c_UART_CLK|clk ; UART_RX:data_receive|CLK_DIV:c_UART_CLK|clk ; 0.000        ; 0.036      ; 0.954      ;
; 0.840 ; UART_RX:data_receive|act_state         ; UART_RX:data_receive|o_DATA[7]         ; UART_RX:data_receive|CLK_DIV:c_UART_CLK|clk ; UART_RX:data_receive|CLK_DIV:c_UART_CLK|clk ; 0.000        ; 0.036      ; 0.960      ;
; 0.840 ; UART_RX:data_receive|act_state         ; UART_RX:data_receive|o_DATA[5]         ; UART_RX:data_receive|CLK_DIV:c_UART_CLK|clk ; UART_RX:data_receive|CLK_DIV:c_UART_CLK|clk ; 0.000        ; 0.036      ; 0.960      ;
; 0.840 ; UART_RX:data_receive|act_state         ; UART_RX:data_receive|o_DATA[4]         ; UART_RX:data_receive|CLK_DIV:c_UART_CLK|clk ; UART_RX:data_receive|CLK_DIV:c_UART_CLK|clk ; 0.000        ; 0.036      ; 0.960      ;
; 0.840 ; UART_RX:data_receive|act_state         ; UART_RX:data_receive|o_DATA[3]         ; UART_RX:data_receive|CLK_DIV:c_UART_CLK|clk ; UART_RX:data_receive|CLK_DIV:c_UART_CLK|clk ; 0.000        ; 0.036      ; 0.960      ;
; 0.840 ; UART_RX:data_receive|act_state         ; UART_RX:data_receive|o_DATA[2]         ; UART_RX:data_receive|CLK_DIV:c_UART_CLK|clk ; UART_RX:data_receive|CLK_DIV:c_UART_CLK|clk ; 0.000        ; 0.036      ; 0.960      ;
+-------+----------------------------------------+----------------------------------------+---------------------------------------------+---------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'i_FPGA_CLK'                                                                                                                                                                          ;
+-------+--------------------------------------------------+--------------------------------------------------+---------------------------------------------+-------------+--------------+------------+------------+
; Slack ; From Node                                        ; To Node                                          ; Launch Clock                                ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------------------------+--------------------------------------------------+---------------------------------------------+-------------+--------------+------------+------------+
; 0.186 ; LCD:data_printing|act_state.S6                   ; LCD:data_printing|act_state.S6                   ; i_FPGA_CLK                                  ; i_FPGA_CLK  ; 0.000        ; 0.037      ; 0.307      ;
; 0.193 ; LCD:data_printing|act_state.S8                   ; LCD:data_printing|act_state.IDLE                 ; i_FPGA_CLK                                  ; i_FPGA_CLK  ; 0.000        ; 0.037      ; 0.314      ;
; 0.199 ; LCD:data_printing|act_state.S2                   ; LCD:data_printing|act_state.S3                   ; i_FPGA_CLK                                  ; i_FPGA_CLK  ; 0.000        ; 0.037      ; 0.320      ;
; 0.202 ; LCD:data_printing|act_state.S6                   ; LCD:data_printing|act_state.S0                   ; i_FPGA_CLK                                  ; i_FPGA_CLK  ; 0.000        ; 0.037      ; 0.323      ;
; 0.212 ; LCD:data_printing|act_state.S7                   ; LCD:data_printing|act_state.S8                   ; i_FPGA_CLK                                  ; i_FPGA_CLK  ; 0.000        ; 0.037      ; 0.333      ;
; 0.215 ; LCD:data_printing|act_state.S0                   ; LCD:data_printing|act_state.S1                   ; i_FPGA_CLK                                  ; i_FPGA_CLK  ; 0.000        ; 0.037      ; 0.336      ;
; 0.216 ; UART_RX:data_receive|CLK_DIV:c_UART_CLK|clk      ; UART_RX:data_receive|CLK_DIV:c_UART_CLK|clk      ; UART_RX:data_receive|CLK_DIV:c_UART_CLK|clk ; i_FPGA_CLK  ; 0.000        ; 1.186      ; 1.621      ;
; 0.266 ; LCD:data_printing|act_state.S3                   ; LCD:data_printing|act_state.S4                   ; i_FPGA_CLK                                  ; i_FPGA_CLK  ; 0.000        ; 0.037      ; 0.387      ;
; 0.266 ; LCD:data_printing|act_state.S1                   ; LCD:data_printing|act_state.S2                   ; i_FPGA_CLK                                  ; i_FPGA_CLK  ; 0.000        ; 0.037      ; 0.387      ;
; 0.282 ; LCD:data_printing|act_state.S4                   ; LCD:data_printing|act_state.S5                   ; i_FPGA_CLK                                  ; i_FPGA_CLK  ; 0.000        ; 0.037      ; 0.403      ;
; 0.298 ; LCD:data_printing|count[19]                      ; LCD:data_printing|count[19]                      ; i_FPGA_CLK                                  ; i_FPGA_CLK  ; 0.000        ; 0.037      ; 0.419      ;
; 0.298 ; LCD:data_printing|count[15]                      ; LCD:data_printing|count[15]                      ; i_FPGA_CLK                                  ; i_FPGA_CLK  ; 0.000        ; 0.037      ; 0.419      ;
; 0.298 ; LCD:data_printing|count[14]                      ; LCD:data_printing|count[14]                      ; i_FPGA_CLK                                  ; i_FPGA_CLK  ; 0.000        ; 0.037      ; 0.419      ;
; 0.298 ; LCD:data_printing|count[3]                       ; LCD:data_printing|count[3]                       ; i_FPGA_CLK                                  ; i_FPGA_CLK  ; 0.000        ; 0.037      ; 0.419      ;
; 0.300 ; LCD:data_printing|count[20]                      ; LCD:data_printing|count[20]                      ; i_FPGA_CLK                                  ; i_FPGA_CLK  ; 0.000        ; 0.037      ; 0.421      ;
; 0.302 ; UART_RX:data_receive|CLK_DIV:c_UART_CLK|clks[15] ; UART_RX:data_receive|CLK_DIV:c_UART_CLK|clks[15] ; i_FPGA_CLK                                  ; i_FPGA_CLK  ; 0.000        ; 0.037      ; 0.423      ;
; 0.303 ; UART_RX:data_receive|CLK_DIV:c_UART_CLK|clks[3]  ; UART_RX:data_receive|CLK_DIV:c_UART_CLK|clks[3]  ; i_FPGA_CLK                                  ; i_FPGA_CLK  ; 0.000        ; 0.037      ; 0.424      ;
; 0.303 ; UART_RX:data_receive|CLK_DIV:c_UART_CLK|clks[5]  ; UART_RX:data_receive|CLK_DIV:c_UART_CLK|clks[5]  ; i_FPGA_CLK                                  ; i_FPGA_CLK  ; 0.000        ; 0.037      ; 0.424      ;
; 0.303 ; UART_RX:data_receive|CLK_DIV:c_UART_CLK|clks[13] ; UART_RX:data_receive|CLK_DIV:c_UART_CLK|clks[13] ; i_FPGA_CLK                                  ; i_FPGA_CLK  ; 0.000        ; 0.037      ; 0.424      ;
; 0.303 ; LCD:data_printing|count[1]                       ; LCD:data_printing|count[1]                       ; i_FPGA_CLK                                  ; i_FPGA_CLK  ; 0.000        ; 0.037      ; 0.424      ;
; 0.304 ; UART_RX:data_receive|CLK_DIV:c_UART_CLK|clks[31] ; UART_RX:data_receive|CLK_DIV:c_UART_CLK|clks[31] ; i_FPGA_CLK                                  ; i_FPGA_CLK  ; 0.000        ; 0.036      ; 0.424      ;
; 0.304 ; UART_RX:data_receive|CLK_DIV:c_UART_CLK|clks[0]  ; UART_RX:data_receive|CLK_DIV:c_UART_CLK|clks[0]  ; i_FPGA_CLK                                  ; i_FPGA_CLK  ; 0.000        ; 0.037      ; 0.425      ;
; 0.304 ; UART_RX:data_receive|CLK_DIV:c_UART_CLK|clks[1]  ; UART_RX:data_receive|CLK_DIV:c_UART_CLK|clks[1]  ; i_FPGA_CLK                                  ; i_FPGA_CLK  ; 0.000        ; 0.037      ; 0.425      ;
; 0.304 ; UART_RX:data_receive|CLK_DIV:c_UART_CLK|clks[6]  ; UART_RX:data_receive|CLK_DIV:c_UART_CLK|clks[6]  ; i_FPGA_CLK                                  ; i_FPGA_CLK  ; 0.000        ; 0.037      ; 0.425      ;
; 0.304 ; UART_RX:data_receive|CLK_DIV:c_UART_CLK|clks[7]  ; UART_RX:data_receive|CLK_DIV:c_UART_CLK|clks[7]  ; i_FPGA_CLK                                  ; i_FPGA_CLK  ; 0.000        ; 0.037      ; 0.425      ;
; 0.304 ; UART_RX:data_receive|CLK_DIV:c_UART_CLK|clks[11] ; UART_RX:data_receive|CLK_DIV:c_UART_CLK|clks[11] ; i_FPGA_CLK                                  ; i_FPGA_CLK  ; 0.000        ; 0.037      ; 0.425      ;
; 0.304 ; LCD:data_printing|count[9]                       ; LCD:data_printing|count[9]                       ; i_FPGA_CLK                                  ; i_FPGA_CLK  ; 0.000        ; 0.037      ; 0.425      ;
; 0.304 ; LCD:data_printing|count[11]                      ; LCD:data_printing|count[11]                      ; i_FPGA_CLK                                  ; i_FPGA_CLK  ; 0.000        ; 0.037      ; 0.425      ;
; 0.305 ; UART_RX:data_receive|CLK_DIV:c_UART_CLK|clks[2]  ; UART_RX:data_receive|CLK_DIV:c_UART_CLK|clks[2]  ; i_FPGA_CLK                                  ; i_FPGA_CLK  ; 0.000        ; 0.037      ; 0.426      ;
; 0.305 ; UART_RX:data_receive|CLK_DIV:c_UART_CLK|clks[8]  ; UART_RX:data_receive|CLK_DIV:c_UART_CLK|clks[8]  ; i_FPGA_CLK                                  ; i_FPGA_CLK  ; 0.000        ; 0.037      ; 0.426      ;
; 0.305 ; UART_RX:data_receive|CLK_DIV:c_UART_CLK|clks[9]  ; UART_RX:data_receive|CLK_DIV:c_UART_CLK|clks[9]  ; i_FPGA_CLK                                  ; i_FPGA_CLK  ; 0.000        ; 0.037      ; 0.426      ;
; 0.305 ; UART_RX:data_receive|CLK_DIV:c_UART_CLK|clks[14] ; UART_RX:data_receive|CLK_DIV:c_UART_CLK|clks[14] ; i_FPGA_CLK                                  ; i_FPGA_CLK  ; 0.000        ; 0.037      ; 0.426      ;
; 0.305 ; UART_RX:data_receive|CLK_DIV:c_UART_CLK|clks[17] ; UART_RX:data_receive|CLK_DIV:c_UART_CLK|clks[17] ; i_FPGA_CLK                                  ; i_FPGA_CLK  ; 0.000        ; 0.036      ; 0.425      ;
; 0.305 ; UART_RX:data_receive|CLK_DIV:c_UART_CLK|clks[19] ; UART_RX:data_receive|CLK_DIV:c_UART_CLK|clks[19] ; i_FPGA_CLK                                  ; i_FPGA_CLK  ; 0.000        ; 0.036      ; 0.425      ;
; 0.305 ; UART_RX:data_receive|CLK_DIV:c_UART_CLK|clks[21] ; UART_RX:data_receive|CLK_DIV:c_UART_CLK|clks[21] ; i_FPGA_CLK                                  ; i_FPGA_CLK  ; 0.000        ; 0.036      ; 0.425      ;
; 0.305 ; UART_RX:data_receive|CLK_DIV:c_UART_CLK|clks[27] ; UART_RX:data_receive|CLK_DIV:c_UART_CLK|clks[27] ; i_FPGA_CLK                                  ; i_FPGA_CLK  ; 0.000        ; 0.036      ; 0.425      ;
; 0.305 ; UART_RX:data_receive|CLK_DIV:c_UART_CLK|clks[29] ; UART_RX:data_receive|CLK_DIV:c_UART_CLK|clks[29] ; i_FPGA_CLK                                  ; i_FPGA_CLK  ; 0.000        ; 0.036      ; 0.425      ;
; 0.305 ; LCD:data_printing|count[6]                       ; LCD:data_printing|count[6]                       ; i_FPGA_CLK                                  ; i_FPGA_CLK  ; 0.000        ; 0.037      ; 0.426      ;
; 0.305 ; LCD:data_printing|count[16]                      ; LCD:data_printing|count[16]                      ; i_FPGA_CLK                                  ; i_FPGA_CLK  ; 0.000        ; 0.037      ; 0.426      ;
; 0.305 ; LCD:data_printing|count[12]                      ; LCD:data_printing|count[12]                      ; i_FPGA_CLK                                  ; i_FPGA_CLK  ; 0.000        ; 0.037      ; 0.426      ;
; 0.305 ; LCD:data_printing|count[2]                       ; LCD:data_printing|count[2]                       ; i_FPGA_CLK                                  ; i_FPGA_CLK  ; 0.000        ; 0.037      ; 0.426      ;
; 0.306 ; UART_RX:data_receive|CLK_DIV:c_UART_CLK|clks[4]  ; UART_RX:data_receive|CLK_DIV:c_UART_CLK|clks[4]  ; i_FPGA_CLK                                  ; i_FPGA_CLK  ; 0.000        ; 0.037      ; 0.427      ;
; 0.306 ; UART_RX:data_receive|CLK_DIV:c_UART_CLK|clks[10] ; UART_RX:data_receive|CLK_DIV:c_UART_CLK|clks[10] ; i_FPGA_CLK                                  ; i_FPGA_CLK  ; 0.000        ; 0.037      ; 0.427      ;
; 0.306 ; UART_RX:data_receive|CLK_DIV:c_UART_CLK|clks[12] ; UART_RX:data_receive|CLK_DIV:c_UART_CLK|clks[12] ; i_FPGA_CLK                                  ; i_FPGA_CLK  ; 0.000        ; 0.037      ; 0.427      ;
; 0.306 ; UART_RX:data_receive|CLK_DIV:c_UART_CLK|clks[16] ; UART_RX:data_receive|CLK_DIV:c_UART_CLK|clks[16] ; i_FPGA_CLK                                  ; i_FPGA_CLK  ; 0.000        ; 0.036      ; 0.426      ;
; 0.306 ; UART_RX:data_receive|CLK_DIV:c_UART_CLK|clks[22] ; UART_RX:data_receive|CLK_DIV:c_UART_CLK|clks[22] ; i_FPGA_CLK                                  ; i_FPGA_CLK  ; 0.000        ; 0.036      ; 0.426      ;
; 0.306 ; UART_RX:data_receive|CLK_DIV:c_UART_CLK|clks[23] ; UART_RX:data_receive|CLK_DIV:c_UART_CLK|clks[23] ; i_FPGA_CLK                                  ; i_FPGA_CLK  ; 0.000        ; 0.036      ; 0.426      ;
; 0.306 ; UART_RX:data_receive|CLK_DIV:c_UART_CLK|clks[25] ; UART_RX:data_receive|CLK_DIV:c_UART_CLK|clks[25] ; i_FPGA_CLK                                  ; i_FPGA_CLK  ; 0.000        ; 0.036      ; 0.426      ;
; 0.306 ; LCD:data_printing|count[4]                       ; LCD:data_printing|count[4]                       ; i_FPGA_CLK                                  ; i_FPGA_CLK  ; 0.000        ; 0.037      ; 0.427      ;
; 0.307 ; UART_RX:data_receive|CLK_DIV:c_UART_CLK|clks[18] ; UART_RX:data_receive|CLK_DIV:c_UART_CLK|clks[18] ; i_FPGA_CLK                                  ; i_FPGA_CLK  ; 0.000        ; 0.036      ; 0.427      ;
; 0.307 ; UART_RX:data_receive|CLK_DIV:c_UART_CLK|clks[20] ; UART_RX:data_receive|CLK_DIV:c_UART_CLK|clks[20] ; i_FPGA_CLK                                  ; i_FPGA_CLK  ; 0.000        ; 0.036      ; 0.427      ;
; 0.307 ; UART_RX:data_receive|CLK_DIV:c_UART_CLK|clks[24] ; UART_RX:data_receive|CLK_DIV:c_UART_CLK|clks[24] ; i_FPGA_CLK                                  ; i_FPGA_CLK  ; 0.000        ; 0.036      ; 0.427      ;
; 0.307 ; UART_RX:data_receive|CLK_DIV:c_UART_CLK|clks[30] ; UART_RX:data_receive|CLK_DIV:c_UART_CLK|clks[30] ; i_FPGA_CLK                                  ; i_FPGA_CLK  ; 0.000        ; 0.036      ; 0.427      ;
; 0.307 ; LCD:data_printing|act_state.IDLE                 ; LCD:data_printing|act_state.S6                   ; i_FPGA_CLK                                  ; i_FPGA_CLK  ; 0.000        ; 0.037      ; 0.428      ;
; 0.308 ; UART_RX:data_receive|CLK_DIV:c_UART_CLK|clks[26] ; UART_RX:data_receive|CLK_DIV:c_UART_CLK|clks[26] ; i_FPGA_CLK                                  ; i_FPGA_CLK  ; 0.000        ; 0.036      ; 0.428      ;
; 0.308 ; UART_RX:data_receive|CLK_DIV:c_UART_CLK|clks[28] ; UART_RX:data_receive|CLK_DIV:c_UART_CLK|clks[28] ; i_FPGA_CLK                                  ; i_FPGA_CLK  ; 0.000        ; 0.036      ; 0.428      ;
; 0.319 ; LCD:data_printing|act_state.S6                   ; LCD:data_printing|act_state.S7                   ; i_FPGA_CLK                                  ; i_FPGA_CLK  ; 0.000        ; 0.037      ; 0.440      ;
; 0.335 ; LCD:data_printing|act_state.IDLE                 ; LCD:data_printing|act_state.S0                   ; i_FPGA_CLK                                  ; i_FPGA_CLK  ; 0.000        ; 0.037      ; 0.456      ;
; 0.400 ; LCD:data_printing|act_state.S5                   ; LCD:data_printing|act_state.IDLE                 ; i_FPGA_CLK                                  ; i_FPGA_CLK  ; 0.000        ; 0.037      ; 0.521      ;
; 0.447 ; LCD:data_printing|count[19]                      ; LCD:data_printing|count[20]                      ; i_FPGA_CLK                                  ; i_FPGA_CLK  ; 0.000        ; 0.037      ; 0.568      ;
; 0.447 ; LCD:data_printing|count[15]                      ; LCD:data_printing|count[16]                      ; i_FPGA_CLK                                  ; i_FPGA_CLK  ; 0.000        ; 0.037      ; 0.568      ;
; 0.447 ; LCD:data_printing|count[3]                       ; LCD:data_printing|count[4]                       ; i_FPGA_CLK                                  ; i_FPGA_CLK  ; 0.000        ; 0.037      ; 0.568      ;
; 0.449 ; LCD:data_printing|count[5]                       ; LCD:data_printing|count[6]                       ; i_FPGA_CLK                                  ; i_FPGA_CLK  ; 0.000        ; 0.037      ; 0.570      ;
; 0.451 ; LCD:data_printing|count[21]                      ; LCD:data_printing|count[21]                      ; i_FPGA_CLK                                  ; i_FPGA_CLK  ; 0.000        ; 0.037      ; 0.572      ;
; 0.451 ; UART_RX:data_receive|CLK_DIV:c_UART_CLK|clks[0]  ; UART_RX:data_receive|CLK_DIV:c_UART_CLK|clks[1]  ; i_FPGA_CLK                                  ; i_FPGA_CLK  ; 0.000        ; 0.037      ; 0.572      ;
; 0.451 ; UART_RX:data_receive|CLK_DIV:c_UART_CLK|clks[15] ; UART_RX:data_receive|CLK_DIV:c_UART_CLK|clks[16] ; i_FPGA_CLK                                  ; i_FPGA_CLK  ; 0.000        ; 0.037      ; 0.572      ;
; 0.452 ; LCD:data_printing|count[17]                      ; LCD:data_printing|count[17]                      ; i_FPGA_CLK                                  ; i_FPGA_CLK  ; 0.000        ; 0.037      ; 0.573      ;
; 0.452 ; UART_RX:data_receive|CLK_DIV:c_UART_CLK|clks[5]  ; UART_RX:data_receive|CLK_DIV:c_UART_CLK|clks[6]  ; i_FPGA_CLK                                  ; i_FPGA_CLK  ; 0.000        ; 0.037      ; 0.573      ;
; 0.452 ; UART_RX:data_receive|CLK_DIV:c_UART_CLK|clks[13] ; UART_RX:data_receive|CLK_DIV:c_UART_CLK|clks[14] ; i_FPGA_CLK                                  ; i_FPGA_CLK  ; 0.000        ; 0.037      ; 0.573      ;
; 0.452 ; LCD:data_printing|count[1]                       ; LCD:data_printing|count[2]                       ; i_FPGA_CLK                                  ; i_FPGA_CLK  ; 0.000        ; 0.037      ; 0.573      ;
; 0.452 ; UART_RX:data_receive|CLK_DIV:c_UART_CLK|clks[3]  ; UART_RX:data_receive|CLK_DIV:c_UART_CLK|clks[4]  ; i_FPGA_CLK                                  ; i_FPGA_CLK  ; 0.000        ; 0.037      ; 0.573      ;
; 0.453 ; UART_RX:data_receive|CLK_DIV:c_UART_CLK|clks[1]  ; UART_RX:data_receive|CLK_DIV:c_UART_CLK|clks[2]  ; i_FPGA_CLK                                  ; i_FPGA_CLK  ; 0.000        ; 0.037      ; 0.574      ;
; 0.453 ; UART_RX:data_receive|CLK_DIV:c_UART_CLK|clks[7]  ; UART_RX:data_receive|CLK_DIV:c_UART_CLK|clks[8]  ; i_FPGA_CLK                                  ; i_FPGA_CLK  ; 0.000        ; 0.037      ; 0.574      ;
; 0.453 ; LCD:data_printing|count[11]                      ; LCD:data_printing|count[12]                      ; i_FPGA_CLK                                  ; i_FPGA_CLK  ; 0.000        ; 0.037      ; 0.574      ;
; 0.453 ; UART_RX:data_receive|CLK_DIV:c_UART_CLK|clks[11] ; UART_RX:data_receive|CLK_DIV:c_UART_CLK|clks[12] ; i_FPGA_CLK                                  ; i_FPGA_CLK  ; 0.000        ; 0.037      ; 0.574      ;
; 0.454 ; UART_RX:data_receive|CLK_DIV:c_UART_CLK|clks[9]  ; UART_RX:data_receive|CLK_DIV:c_UART_CLK|clks[10] ; i_FPGA_CLK                                  ; i_FPGA_CLK  ; 0.000        ; 0.037      ; 0.575      ;
; 0.454 ; UART_RX:data_receive|CLK_DIV:c_UART_CLK|clks[21] ; UART_RX:data_receive|CLK_DIV:c_UART_CLK|clks[22] ; i_FPGA_CLK                                  ; i_FPGA_CLK  ; 0.000        ; 0.036      ; 0.574      ;
; 0.454 ; UART_RX:data_receive|CLK_DIV:c_UART_CLK|clks[17] ; UART_RX:data_receive|CLK_DIV:c_UART_CLK|clks[18] ; i_FPGA_CLK                                  ; i_FPGA_CLK  ; 0.000        ; 0.036      ; 0.574      ;
; 0.454 ; UART_RX:data_receive|CLK_DIV:c_UART_CLK|clks[19] ; UART_RX:data_receive|CLK_DIV:c_UART_CLK|clks[20] ; i_FPGA_CLK                                  ; i_FPGA_CLK  ; 0.000        ; 0.036      ; 0.574      ;
; 0.454 ; UART_RX:data_receive|CLK_DIV:c_UART_CLK|clks[29] ; UART_RX:data_receive|CLK_DIV:c_UART_CLK|clks[30] ; i_FPGA_CLK                                  ; i_FPGA_CLK  ; 0.000        ; 0.036      ; 0.574      ;
; 0.454 ; UART_RX:data_receive|CLK_DIV:c_UART_CLK|clks[27] ; UART_RX:data_receive|CLK_DIV:c_UART_CLK|clks[28] ; i_FPGA_CLK                                  ; i_FPGA_CLK  ; 0.000        ; 0.036      ; 0.574      ;
; 0.454 ; UART_RX:data_receive|CLK_DIV:c_UART_CLK|clks[0]  ; UART_RX:data_receive|CLK_DIV:c_UART_CLK|clks[2]  ; i_FPGA_CLK                                  ; i_FPGA_CLK  ; 0.000        ; 0.037      ; 0.575      ;
; 0.455 ; UART_RX:data_receive|CLK_DIV:c_UART_CLK|clks[23] ; UART_RX:data_receive|CLK_DIV:c_UART_CLK|clks[24] ; i_FPGA_CLK                                  ; i_FPGA_CLK  ; 0.000        ; 0.036      ; 0.575      ;
; 0.455 ; UART_RX:data_receive|CLK_DIV:c_UART_CLK|clks[25] ; UART_RX:data_receive|CLK_DIV:c_UART_CLK|clks[26] ; i_FPGA_CLK                                  ; i_FPGA_CLK  ; 0.000        ; 0.036      ; 0.575      ;
; 0.456 ; LCD:data_printing|count[14]                      ; LCD:data_printing|count[15]                      ; i_FPGA_CLK                                  ; i_FPGA_CLK  ; 0.000        ; 0.037      ; 0.577      ;
; 0.459 ; LCD:data_printing|count[14]                      ; LCD:data_printing|count[16]                      ; i_FPGA_CLK                                  ; i_FPGA_CLK  ; 0.000        ; 0.037      ; 0.580      ;
; 0.462 ; UART_RX:data_receive|CLK_DIV:c_UART_CLK|clks[6]  ; UART_RX:data_receive|CLK_DIV:c_UART_CLK|clks[7]  ; i_FPGA_CLK                                  ; i_FPGA_CLK  ; 0.000        ; 0.037      ; 0.583      ;
; 0.463 ; LCD:data_printing|count[2]                       ; LCD:data_printing|count[3]                       ; i_FPGA_CLK                                  ; i_FPGA_CLK  ; 0.000        ; 0.037      ; 0.584      ;
; 0.463 ; UART_RX:data_receive|CLK_DIV:c_UART_CLK|clks[14] ; UART_RX:data_receive|CLK_DIV:c_UART_CLK|clks[15] ; i_FPGA_CLK                                  ; i_FPGA_CLK  ; 0.000        ; 0.037      ; 0.584      ;
; 0.463 ; UART_RX:data_receive|CLK_DIV:c_UART_CLK|clks[2]  ; UART_RX:data_receive|CLK_DIV:c_UART_CLK|clks[3]  ; i_FPGA_CLK                                  ; i_FPGA_CLK  ; 0.000        ; 0.037      ; 0.584      ;
; 0.463 ; UART_RX:data_receive|CLK_DIV:c_UART_CLK|clks[8]  ; UART_RX:data_receive|CLK_DIV:c_UART_CLK|clks[9]  ; i_FPGA_CLK                                  ; i_FPGA_CLK  ; 0.000        ; 0.037      ; 0.584      ;
; 0.464 ; UART_RX:data_receive|CLK_DIV:c_UART_CLK|clks[4]  ; UART_RX:data_receive|CLK_DIV:c_UART_CLK|clks[5]  ; i_FPGA_CLK                                  ; i_FPGA_CLK  ; 0.000        ; 0.037      ; 0.585      ;
; 0.464 ; UART_RX:data_receive|CLK_DIV:c_UART_CLK|clks[12] ; UART_RX:data_receive|CLK_DIV:c_UART_CLK|clks[13] ; i_FPGA_CLK                                  ; i_FPGA_CLK  ; 0.000        ; 0.037      ; 0.585      ;
; 0.464 ; UART_RX:data_receive|CLK_DIV:c_UART_CLK|clks[10] ; UART_RX:data_receive|CLK_DIV:c_UART_CLK|clks[11] ; i_FPGA_CLK                                  ; i_FPGA_CLK  ; 0.000        ; 0.037      ; 0.585      ;
; 0.464 ; UART_RX:data_receive|CLK_DIV:c_UART_CLK|clks[16] ; UART_RX:data_receive|CLK_DIV:c_UART_CLK|clks[17] ; i_FPGA_CLK                                  ; i_FPGA_CLK  ; 0.000        ; 0.036      ; 0.584      ;
; 0.464 ; UART_RX:data_receive|CLK_DIV:c_UART_CLK|clks[22] ; UART_RX:data_receive|CLK_DIV:c_UART_CLK|clks[23] ; i_FPGA_CLK                                  ; i_FPGA_CLK  ; 0.000        ; 0.036      ; 0.584      ;
; 0.465 ; UART_RX:data_receive|CLK_DIV:c_UART_CLK|clks[30] ; UART_RX:data_receive|CLK_DIV:c_UART_CLK|clks[31] ; i_FPGA_CLK                                  ; i_FPGA_CLK  ; 0.000        ; 0.036      ; 0.585      ;
; 0.465 ; UART_RX:data_receive|CLK_DIV:c_UART_CLK|clks[18] ; UART_RX:data_receive|CLK_DIV:c_UART_CLK|clks[19] ; i_FPGA_CLK                                  ; i_FPGA_CLK  ; 0.000        ; 0.036      ; 0.585      ;
; 0.465 ; UART_RX:data_receive|CLK_DIV:c_UART_CLK|clks[20] ; UART_RX:data_receive|CLK_DIV:c_UART_CLK|clks[21] ; i_FPGA_CLK                                  ; i_FPGA_CLK  ; 0.000        ; 0.036      ; 0.585      ;
; 0.465 ; UART_RX:data_receive|CLK_DIV:c_UART_CLK|clks[24] ; UART_RX:data_receive|CLK_DIV:c_UART_CLK|clks[25] ; i_FPGA_CLK                                  ; i_FPGA_CLK  ; 0.000        ; 0.036      ; 0.585      ;
+-------+--------------------------------------------------+--------------------------------------------------+---------------------------------------------+-------------+--------------+------------+------------+


----------------------------------------------
; Fast 1200mV 0C Model Metastability Summary ;
----------------------------------------------
No synchronizer chains to report.


+------------------------------------------------------------------------------------------------------------+
; Multicorner Timing Analysis Summary                                                                        ;
+----------------------------------------------+----------+-------+----------+---------+---------------------+
; Clock                                        ; Setup    ; Hold  ; Recovery ; Removal ; Minimum Pulse Width ;
+----------------------------------------------+----------+-------+----------+---------+---------------------+
; Worst-case Slack                             ; -4.144   ; 0.186 ; N/A      ; N/A     ; -3.000              ;
;  UART_RX:data_receive|CLK_DIV:c_UART_CLK|clk ; -2.255   ; 0.186 ; N/A      ; N/A     ; -1.487              ;
;  i_FPGA_CLK                                  ; -4.144   ; 0.186 ; N/A      ; N/A     ; -3.000              ;
; Design-wide TNS                              ; -240.105 ; 0.0   ; 0.0      ; 0.0     ; -134.071            ;
;  UART_RX:data_receive|CLK_DIV:c_UART_CLK|clk ; -41.698  ; 0.000 ; N/A      ; N/A     ; -34.416             ;
;  i_FPGA_CLK                                  ; -198.407 ; 0.000 ; N/A      ; N/A     ; -99.655             ;
+----------------------------------------------+----------+-------+----------+---------+---------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Board Trace Model Assignments                                                                                                                                                                                                                                                                                                                                                                                    ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; Pin           ; I/O Standard ; Near Tline Length ; Near Tline L per Length ; Near Tline C per Length ; Near Series R ; Near Differential R ; Near Pull-up R ; Near Pull-down R ; Near C ; Far Tline Length ; Far Tline L per Length ; Far Tline C per Length ; Far Series R ; Far Pull-up R ; Far Pull-down R ; Far C ; Termination Voltage ; Far Differential R ; EBD File Name ; EBD Signal Name ; EBD Far-end ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; o_RS          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; o_E           ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; o_RW          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; o_LCD_DATA[0] ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; o_LCD_DATA[1] ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; o_LCD_DATA[2] ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; o_LCD_DATA[3] ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; o_LCD_DATA[4] ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; o_LCD_DATA[5] ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; o_LCD_DATA[6] ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; o_LCD_DATA[7] ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ~ALTERA_DCLK~ ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ~ALTERA_nCEO~ ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+


+----------------------------------------------------------------------------+
; Input Transition Times                                                     ;
+-------------------------+--------------+-----------------+-----------------+
; Pin                     ; I/O Standard ; 10-90 Rise Time ; 90-10 Fall Time ;
+-------------------------+--------------+-----------------+-----------------+
; i_ST                    ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; i_RST                   ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; i_FPGA_CLK              ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; i_RX                    ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_ASDO_DATA1~     ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_FLASH_nCE_nCSO~ ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_DATA0~          ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
+-------------------------+--------------+-----------------+-----------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 1200mv 0c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; o_RS          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; o_E           ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; o_RW          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; o_LCD_DATA[0] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; o_LCD_DATA[1] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.07e-09 V                   ; 2.38 V              ; -0.0073 V           ; 0.097 V                              ; 0.018 V                              ; 4.24e-10 s                  ; 3.65e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 2.07e-09 V                  ; 2.38 V             ; -0.0073 V          ; 0.097 V                             ; 0.018 V                             ; 4.24e-10 s                 ; 3.65e-10 s                 ; No                        ; Yes                       ;
; o_LCD_DATA[2] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; o_LCD_DATA[3] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.07e-09 V                   ; 2.38 V              ; -0.0073 V           ; 0.097 V                              ; 0.018 V                              ; 4.24e-10 s                  ; 3.65e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 2.07e-09 V                  ; 2.38 V             ; -0.0073 V          ; 0.097 V                             ; 0.018 V                             ; 4.24e-10 s                 ; 3.65e-10 s                 ; No                        ; Yes                       ;
; o_LCD_DATA[4] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.07e-09 V                   ; 2.38 V              ; -0.0073 V           ; 0.097 V                              ; 0.018 V                              ; 4.24e-10 s                  ; 3.65e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 2.07e-09 V                  ; 2.38 V             ; -0.0073 V          ; 0.097 V                             ; 0.018 V                             ; 4.24e-10 s                 ; 3.65e-10 s                 ; No                        ; Yes                       ;
; o_LCD_DATA[5] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.07e-09 V                   ; 2.36 V              ; -0.00737 V          ; 0.209 V                              ; 0.012 V                              ; 5.22e-10 s                  ; 5.33e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.07e-09 V                  ; 2.36 V             ; -0.00737 V         ; 0.209 V                             ; 0.012 V                             ; 5.22e-10 s                 ; 5.33e-10 s                 ; Yes                       ; Yes                       ;
; o_LCD_DATA[6] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.07e-09 V                   ; 2.33 V              ; -0.00421 V          ; 0.165 V                              ; 0.078 V                              ; 3.11e-09 s                  ; 2.85e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.07e-09 V                  ; 2.33 V             ; -0.00421 V         ; 0.165 V                             ; 0.078 V                             ; 3.11e-09 s                 ; 2.85e-09 s                 ; Yes                       ; Yes                       ;
; o_LCD_DATA[7] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.07e-09 V                   ; 2.36 V              ; -0.00737 V          ; 0.209 V                              ; 0.012 V                              ; 5.22e-10 s                  ; 5.33e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.07e-09 V                  ; 2.36 V             ; -0.00737 V         ; 0.209 V                             ; 0.012 V                             ; 5.22e-10 s                 ; 5.33e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_DCLK~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.74e-09 V                   ; 2.37 V              ; -0.0346 V           ; 0.198 V                              ; 0.094 V                              ; 3.14e-10 s                  ; 2.92e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.74e-09 V                  ; 2.37 V             ; -0.0346 V          ; 0.198 V                             ; 0.094 V                             ; 3.14e-10 s                 ; 2.92e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_nCEO~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.57e-09 V                   ; 2.37 V              ; -0.00683 V          ; 0.171 V                              ; 0.018 V                              ; 4.97e-10 s                  ; 6.66e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.57e-09 V                  ; 2.37 V             ; -0.00683 V         ; 0.171 V                             ; 0.018 V                             ; 4.97e-10 s                 ; 6.66e-10 s                 ; Yes                       ; Yes                       ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 1200mv 85c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; o_RS          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; o_E           ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; o_RW          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; o_LCD_DATA[0] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; o_LCD_DATA[1] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.93e-07 V                   ; 2.35 V              ; -0.00834 V          ; 0.127 V                              ; 0.035 V                              ; 4.7e-10 s                   ; 4.64e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.93e-07 V                  ; 2.35 V             ; -0.00834 V         ; 0.127 V                             ; 0.035 V                             ; 4.7e-10 s                  ; 4.64e-10 s                 ; Yes                       ; Yes                       ;
; o_LCD_DATA[2] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; o_LCD_DATA[3] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.93e-07 V                   ; 2.35 V              ; -0.00834 V          ; 0.127 V                              ; 0.035 V                              ; 4.7e-10 s                   ; 4.64e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.93e-07 V                  ; 2.35 V             ; -0.00834 V         ; 0.127 V                             ; 0.035 V                             ; 4.7e-10 s                  ; 4.64e-10 s                 ; Yes                       ; Yes                       ;
; o_LCD_DATA[4] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.93e-07 V                   ; 2.35 V              ; -0.00834 V          ; 0.127 V                              ; 0.035 V                              ; 4.7e-10 s                   ; 4.64e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.93e-07 V                  ; 2.35 V             ; -0.00834 V         ; 0.127 V                             ; 0.035 V                             ; 4.7e-10 s                  ; 4.64e-10 s                 ; Yes                       ; Yes                       ;
; o_LCD_DATA[5] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.93e-07 V                   ; 2.34 V              ; -0.00869 V          ; 0.14 V                               ; 0.046 V                              ; 6.89e-10 s                  ; 6.56e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.93e-07 V                  ; 2.34 V             ; -0.00869 V         ; 0.14 V                              ; 0.046 V                             ; 6.89e-10 s                 ; 6.56e-10 s                 ; Yes                       ; Yes                       ;
; o_LCD_DATA[6] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.93e-07 V                   ; 2.33 V              ; -0.0022 V           ; 0.088 V                              ; 0.056 V                              ; 3.76e-09 s                  ; 3.48e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.93e-07 V                  ; 2.33 V             ; -0.0022 V          ; 0.088 V                             ; 0.056 V                             ; 3.76e-09 s                 ; 3.48e-09 s                 ; Yes                       ; Yes                       ;
; o_LCD_DATA[7] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.93e-07 V                   ; 2.34 V              ; -0.00869 V          ; 0.14 V                               ; 0.046 V                              ; 6.89e-10 s                  ; 6.56e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.93e-07 V                  ; 2.34 V             ; -0.00869 V         ; 0.14 V                              ; 0.046 V                             ; 6.89e-10 s                 ; 6.56e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_DCLK~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.55e-07 V                   ; 2.35 V              ; -0.00221 V          ; 0.097 V                              ; 0.005 V                              ; 4.49e-10 s                  ; 3.85e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.55e-07 V                  ; 2.35 V             ; -0.00221 V         ; 0.097 V                             ; 0.005 V                             ; 4.49e-10 s                 ; 3.85e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_nCEO~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.54e-07 V                   ; 2.34 V              ; -0.00774 V          ; 0.109 V                              ; 0.026 V                              ; 6.58e-10 s                  ; 8.24e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.54e-07 V                  ; 2.34 V             ; -0.00774 V         ; 0.109 V                             ; 0.026 V                             ; 6.58e-10 s                 ; 8.24e-10 s                 ; Yes                       ; Yes                       ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Fast 1200mv 0c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; o_RS          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; o_E           ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; o_RW          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; o_LCD_DATA[0] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; o_LCD_DATA[1] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.73 V              ; -0.0384 V           ; 0.169 V                              ; 0.089 V                              ; 2.7e-10 s                   ; 2.62e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.73 V             ; -0.0384 V          ; 0.169 V                             ; 0.089 V                             ; 2.7e-10 s                  ; 2.62e-10 s                 ; Yes                       ; Yes                       ;
; o_LCD_DATA[2] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; o_LCD_DATA[3] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.73 V              ; -0.0384 V           ; 0.169 V                              ; 0.089 V                              ; 2.7e-10 s                   ; 2.62e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.73 V             ; -0.0384 V          ; 0.169 V                             ; 0.089 V                             ; 2.7e-10 s                  ; 2.62e-10 s                 ; Yes                       ; Yes                       ;
; o_LCD_DATA[4] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.73 V              ; -0.0384 V           ; 0.169 V                              ; 0.089 V                              ; 2.7e-10 s                   ; 2.62e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.73 V             ; -0.0384 V          ; 0.169 V                             ; 0.089 V                             ; 2.7e-10 s                  ; 2.62e-10 s                 ; Yes                       ; Yes                       ;
; o_LCD_DATA[5] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; o_LCD_DATA[6] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.64 V              ; -0.0117 V           ; 0.202 V                              ; 0.176 V                              ; 2.38e-09 s                  ; 2.22e-09 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.64 V             ; -0.0117 V          ; 0.202 V                             ; 0.176 V                             ; 2.38e-09 s                 ; 2.22e-09 s                 ; No                        ; Yes                       ;
; o_LCD_DATA[7] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; ~ALTERA_DCLK~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.22e-08 V                   ; 2.74 V              ; -0.06 V             ; 0.158 V                              ; 0.08 V                               ; 2.68e-10 s                  ; 2.19e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 2.22e-08 V                  ; 2.74 V             ; -0.06 V            ; 0.158 V                             ; 0.08 V                              ; 2.68e-10 s                 ; 2.19e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_nCEO~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 3.54e-08 V                   ; 2.7 V               ; -0.00943 V          ; 0.276 V                              ; 0.035 V                              ; 3.19e-10 s                  ; 4.99e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 3.54e-08 V                  ; 2.7 V              ; -0.00943 V         ; 0.276 V                             ; 0.035 V                             ; 3.19e-10 s                 ; 4.99e-10 s                 ; No                        ; Yes                       ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------+
; Setup Transfers                                                                                                                       ;
+---------------------------------------------+---------------------------------------------+----------+----------+----------+----------+
; From Clock                                  ; To Clock                                    ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+---------------------------------------------+---------------------------------------------+----------+----------+----------+----------+
; i_FPGA_CLK                                  ; i_FPGA_CLK                                  ; 2236     ; 0        ; 0        ; 0        ;
; UART_RX:data_receive|CLK_DIV:c_UART_CLK|clk ; i_FPGA_CLK                                  ; 34       ; 1        ; 0        ; 0        ;
; UART_RX:data_receive|CLK_DIV:c_UART_CLK|clk ; UART_RX:data_receive|CLK_DIV:c_UART_CLK|clk ; 186      ; 0        ; 0        ; 0        ;
+---------------------------------------------+---------------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+---------------------------------------------------------------------------------------------------------------------------------------+
; Hold Transfers                                                                                                                        ;
+---------------------------------------------+---------------------------------------------+----------+----------+----------+----------+
; From Clock                                  ; To Clock                                    ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+---------------------------------------------+---------------------------------------------+----------+----------+----------+----------+
; i_FPGA_CLK                                  ; i_FPGA_CLK                                  ; 2236     ; 0        ; 0        ; 0        ;
; UART_RX:data_receive|CLK_DIV:c_UART_CLK|clk ; i_FPGA_CLK                                  ; 34       ; 1        ; 0        ; 0        ;
; UART_RX:data_receive|CLK_DIV:c_UART_CLK|clk ; UART_RX:data_receive|CLK_DIV:c_UART_CLK|clk ; 186      ; 0        ; 0        ; 0        ;
+---------------------------------------------+---------------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


---------------
; Report TCCS ;
---------------
No dedicated SERDES Transmitter circuitry present in device or used in design


---------------
; Report RSKM ;
---------------
No non-DPA dedicated SERDES Receiver circuitry present in device or used in design


+------------------------------------------------+
; Unconstrained Paths Summary                    ;
+---------------------------------+-------+------+
; Property                        ; Setup ; Hold ;
+---------------------------------+-------+------+
; Illegal Clocks                  ; 0     ; 0    ;
; Unconstrained Clocks            ; 0     ; 0    ;
; Unconstrained Input Ports       ; 3     ; 3    ;
; Unconstrained Input Port Paths  ; 22    ; 22   ;
; Unconstrained Output Ports      ; 10    ; 10   ;
; Unconstrained Output Port Paths ; 28    ; 28   ;
+---------------------------------+-------+------+


+----------------------------------------------------------------------------------------------------------------+
; Clock Status Summary                                                                                           ;
+---------------------------------------------+---------------------------------------------+------+-------------+
; Target                                      ; Clock                                       ; Type ; Status      ;
+---------------------------------------------+---------------------------------------------+------+-------------+
; UART_RX:data_receive|CLK_DIV:c_UART_CLK|clk ; UART_RX:data_receive|CLK_DIV:c_UART_CLK|clk ; Base ; Constrained ;
; i_FPGA_CLK                                  ; i_FPGA_CLK                                  ; Base ; Constrained ;
+---------------------------------------------+---------------------------------------------+------+-------------+


+---------------------------------------------------------------------------------------------------+
; Unconstrained Input Ports                                                                         ;
+------------+--------------------------------------------------------------------------------------+
; Input Port ; Comment                                                                              ;
+------------+--------------------------------------------------------------------------------------+
; i_RST      ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; i_RX       ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; i_ST       ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
+------------+--------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------+
; Unconstrained Output Ports                                                                            ;
+---------------+---------------------------------------------------------------------------------------+
; Output Port   ; Comment                                                                               ;
+---------------+---------------------------------------------------------------------------------------+
; o_E           ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; o_LCD_DATA[0] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; o_LCD_DATA[1] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; o_LCD_DATA[2] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; o_LCD_DATA[3] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; o_LCD_DATA[4] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; o_LCD_DATA[5] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; o_LCD_DATA[6] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; o_LCD_DATA[7] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; o_RS          ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
+---------------+---------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------+
; Unconstrained Input Ports                                                                         ;
+------------+--------------------------------------------------------------------------------------+
; Input Port ; Comment                                                                              ;
+------------+--------------------------------------------------------------------------------------+
; i_RST      ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; i_RX       ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; i_ST       ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
+------------+--------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------+
; Unconstrained Output Ports                                                                            ;
+---------------+---------------------------------------------------------------------------------------+
; Output Port   ; Comment                                                                               ;
+---------------+---------------------------------------------------------------------------------------+
; o_E           ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; o_LCD_DATA[0] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; o_LCD_DATA[1] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; o_LCD_DATA[2] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; o_LCD_DATA[3] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; o_LCD_DATA[4] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; o_LCD_DATA[5] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; o_LCD_DATA[6] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; o_LCD_DATA[7] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; o_RS          ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
+---------------+---------------------------------------------------------------------------------------+


+--------------------------+
; Timing Analyzer Messages ;
+--------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Timing Analyzer
    Info: Version 23.1std.1 Build 993 05/14/2024 SC Lite Edition
    Info: Processing started: Sat Nov  9 05:22:26 2024
Info: Command: quartus_sta Practica_9 -c Practica_9
Info: qsta_default_script.tcl version: #1
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 6 of the 6 processors detected
Info (21077): Low junction temperature is 0 degrees C
Info (21077): High junction temperature is 85 degrees C
Critical Warning (332012): Synopsys Design Constraints File file not found: 'Practica_9.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design.
Info (332142): No user constrained base clocks found in the design. Calling "derive_clocks -period 1.0"
Info (332105): Deriving Clocks
    Info (332105): create_clock -period 1.000 -name i_FPGA_CLK i_FPGA_CLK
    Info (332105): create_clock -period 1.000 -name UART_RX:data_receive|CLK_DIV:c_UART_CLK|clk UART_RX:data_receive|CLK_DIV:c_UART_CLK|clk
Info (332143): No user constrained clock uncertainty found in the design. Calling "derive_clock_uncertainty"
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties.
Info: Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON
Info: Analyzing Slow 1200mV 85C Model
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer.
Info (332146): Worst-case setup slack is -4.144
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -4.144            -198.407 i_FPGA_CLK 
    Info (332119):    -2.255             -41.698 UART_RX:data_receive|CLK_DIV:c_UART_CLK|clk 
Info (332146): Worst-case hold slack is 0.452
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.452               0.000 i_FPGA_CLK 
    Info (332119):     0.453               0.000 UART_RX:data_receive|CLK_DIV:c_UART_CLK|clk 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is -3.000
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -3.000             -99.655 i_FPGA_CLK 
    Info (332119):    -1.487             -34.201 UART_RX:data_receive|CLK_DIV:c_UART_CLK|clk 
Info: Analyzing Slow 1200mV 0C Model
Info (334003): Started post-fitting delay annotation
Info (334004): Delay annotation completed successfully
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties.
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer.
Info (332146): Worst-case setup slack is -3.864
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -3.864            -180.272 i_FPGA_CLK 
    Info (332119):    -2.031             -36.993 UART_RX:data_receive|CLK_DIV:c_UART_CLK|clk 
Info (332146): Worst-case hold slack is 0.400
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.400               0.000 i_FPGA_CLK 
    Info (332119):     0.401               0.000 UART_RX:data_receive|CLK_DIV:c_UART_CLK|clk 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is -3.000
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -3.000             -99.655 i_FPGA_CLK 
    Info (332119):    -1.487             -34.416 UART_RX:data_receive|CLK_DIV:c_UART_CLK|clk 
Info: Analyzing Fast 1200mV 0C Model
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties.
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer.
Info (332146): Worst-case setup slack is -1.157
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -1.157             -45.903 i_FPGA_CLK 
    Info (332119):    -0.389              -5.471 UART_RX:data_receive|CLK_DIV:c_UART_CLK|clk 
Info (332146): Worst-case hold slack is 0.186
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.186               0.000 UART_RX:data_receive|CLK_DIV:c_UART_CLK|clk 
    Info (332119):     0.186               0.000 i_FPGA_CLK 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is -3.000
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -3.000             -72.175 i_FPGA_CLK 
    Info (332119):    -1.000             -23.000 UART_RX:data_receive|CLK_DIV:c_UART_CLK|clk 
Info (332102): Design is not fully constrained for setup requirements
Info (332102): Design is not fully constrained for hold requirements
Info: Quartus Prime Timing Analyzer was successful. 0 errors, 5 warnings
    Info: Peak virtual memory: 4779 megabytes
    Info: Processing ended: Sat Nov  9 05:22:27 2024
    Info: Elapsed time: 00:00:01
    Info: Total CPU time (on all processors): 00:00:01


