git clone --depth 1 --no-tags https://github.com/frankych/clk_val.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/577173437
git clone --depth 1 --no-tags https://github.com/shubaspb/xilinx_template.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/578606033
git clone --depth 1 --no-tags https://github.com/yagnavivek/RISC4R.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/581851603
git clone --depth 1 --no-tags https://github.com/fezaemircelik/Bilkent_CS223_Lab_Assignments.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/583146674
git clone --depth 1 --no-tags https://github.com/MolecularPrism/RISC.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/583843331
git clone --depth 1 --no-tags https://github.com/Mahendra-Maddirala/LC3-Adding-a-Decode-Environment-A-UVM-.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/585590688
git clone --depth 1 --no-tags https://github.com/Haxrox/HaxElevator.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/584272133
git clone --depth 1 --no-tags https://github.com/jaeyoon0531/ddr2-controller.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/584271345
git clone --depth 1 --no-tags https://github.com/Basanthkp21/Hldd_verification_lab2.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/582336451
git clone --depth 1 --no-tags https://github.com/JackSabine/stonehaven_math_ops.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/576432475
git clone --depth 1 --no-tags https://github.com/Wave7t/THUEE-fall2022-Digital-System-Design-lab2.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/573442968
git clone --depth 1 --no-tags https://github.com/Cognoscan/femto-riscv-demo-rust.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/573687645
git clone --depth 1 --no-tags https://github.com/MatthewPat1/StudentCounter.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/573957839
git clone --depth 1 --no-tags https://github.com/rlaguswo/Digital-Logic-Design.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/574394658
git clone --depth 1 --no-tags https://github.com/Ramkasetty/SVTB_3To8decoder.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/591179426
git clone --depth 1 --no-tags https://github.com/kingshrimp007/bist_sandbox.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/589130438
git clone --depth 1 --no-tags https://github.com/rimjhim14/rimjhim_CPU_design.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/596419535
git clone --depth 1 --no-tags https://github.com/UCSB-ECE154B-Aaditya-Ayush/ECE154BLabs.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/596433207
git clone --depth 1 --no-tags https://github.com/iskbaga/cache.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/597374685
git clone --depth 1 --no-tags https://github.com/DirkDiggler2992/cuddly-octo-parakeet.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/597510517
git clone --depth 1 --no-tags https://github.com/mmitri/ECE201.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/585996194
git clone --depth 1 --no-tags https://github.com/LaPriseDeRISC/cva6-softcore-contest-lpdr.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/588610071
git clone --depth 1 --no-tags https://github.com/zedyjy/CS223.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/587884672
git clone --depth 1 --no-tags https://github.com/andythebreaker/chip.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/586566709
git clone --depth 1 --no-tags https://github.com/Maleeshas/SystemVerilogEx.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/593222494
git clone --depth 1 --no-tags https://github.com/2019ee25unioni/M-extention-for-riscv.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/594440343
git clone --depth 1 --no-tags https://github.com/amarquez4498/Risc-v-5stage-Processor.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/594955648
git clone --depth 1 --no-tags https://github.com/JoaoPi314/AXI4-Lite-VIP.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/596706977
git clone --depth 1 --no-tags https://github.com/crisbour/hw-verif.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/578939387
git clone --depth 1 --no-tags https://github.com/msyverw/ecen323_student.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/591454702
git clone --depth 1 --no-tags https://github.com/unlim-int-soumya/Design_Verification_Projects.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/581065074
git clone --depth 1 --no-tags https://github.com/ChuanlaiZang/riscv_core.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/587122775
git clone --depth 1 --no-tags https://github.com/kato17/GIT_TEST.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/577199737
git clone --depth 1 --no-tags https://github.com/JustRevolt/JTAG_implementation.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/591336000
git clone --depth 1 --no-tags https://github.com/rjmdhr/fir-uvm.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/588324109
git clone --depth 1 --no-tags https://github.com/angrammenos97/wide_alu.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/590791600
git clone --depth 1 --no-tags https://github.com/s-griffith/Simulation_1-SystemVerilog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/591648414
git clone --depth 1 --no-tags https://github.com/Ouhznehc/NJU-COE.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/595028115
git clone --depth 1 --no-tags https://github.com/mthimm2/risc_v_single_cycle_cpu.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/593004184
git clone --depth 1 --no-tags https://github.com/DQL-3264/enigma.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/587033023
git clone --depth 1 --no-tags https://github.com/hanamcvicker/CSE371.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/590233471
git clone --depth 1 --no-tags https://github.com/KAMOME-code/ECC-Add-test.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/573366937
git clone --depth 1 --no-tags https://github.com/cmu-stuco-98154/f22-tt02-jrecta.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/573342804
git clone --depth 1 --no-tags https://github.com/bsilverriverd/mini_computer.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/574470087
git clone --depth 1 --no-tags https://github.com/kirtan03/Memory-Cache.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/581959996
git clone --depth 1 --no-tags https://github.com/Engghassanali/Three-Stage-Pipeline-with-Uart-configuration.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/581487535
git clone --depth 1 --no-tags https://github.com/ninec09/float-point-multiplication-sv.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/583464870
git clone --depth 1 --no-tags https://github.com/G-uit-student/SystemVerilog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/585317518
git clone --depth 1 --no-tags https://github.com/Aakash-Jana/Traffic-Controller.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/581030616
git clone --depth 1 --no-tags https://github.com/augustinjk/Interface-connection-with-modport.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/575698440
git clone --depth 1 --no-tags https://github.com/GarrettTP/system-verilog-3d-renderer.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/576483011
git clone --depth 1 --no-tags https://github.com/miyajiro/miyajiro_cpu.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/583962059
git clone --depth 1 --no-tags https://github.com/tobias-stadler/risc-core.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/582152880
git clone --depth 1 --no-tags https://github.com/Cramos221/Verilog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/575771917
git clone --depth 1 --no-tags https://github.com/wdevore/RangerRisc-RISC-V.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/581710774
git clone --depth 1 --no-tags https://github.com/Ego-max/CVA6-PMP.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/579057821
git clone --depth 1 --no-tags https://github.com/leksarodic/pnrs2.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/579105035
git clone --depth 1 --no-tags https://github.com/shiyuan-l/rasterizer_unit.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/578792025
git clone --depth 1 --no-tags https://github.com/shihjimmy/Digital_Circuit_Labs.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/582702047
git clone --depth 1 --no-tags https://github.com/shihjimmy/Real-time_FFT_and_Effctor.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/582705951
git clone --depth 1 --no-tags https://github.com/Devil2702/Pipelined_RISC_Processsor_4Stage.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/582657949
git clone --depth 1 --no-tags https://github.com/mohamedelshafie/system-verilog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/580945771
git clone --depth 1 --no-tags https://github.com/davoudifatemeh/Multi-Cycle-MIPS-Processor.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/581115723
git clone --depth 1 --no-tags https://github.com/JoaoPi314/ral-hands-on-files.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/577764749
git clone --depth 1 --no-tags https://github.com/IlyaChichkov/RISC_V-CPU.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/577933430
git clone --depth 1 --no-tags https://github.com/fabio-pecora/verilog-alu.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/576422153
git clone --depth 1 --no-tags https://github.com/William-An/CPU-X.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/579852133
git clone --depth 1 --no-tags https://github.com/asmwriter/system_verilog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/585477936
git clone --depth 1 --no-tags https://github.com/Mahendra-Maddirala/LC3-Micro-Controller-Decode_in-Interface-UVM-.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/585567498
git clone --depth 1 --no-tags https://github.com/s-griffith/DigitalSystemsSimulation2.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/585193914
git clone --depth 1 --no-tags https://github.com/ACVenkatesh/AXI.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/586174519
git clone --depth 1 --no-tags https://github.com/dmquirozc/Serial_Basic_Interfaces.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/577480602
git clone --depth 1 --no-tags https://github.com/Fall-2022-Classes/fa22-final-project-team-11.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/574073621
git clone --depth 1 --no-tags https://github.com/besology512/digital-Stopwatch.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/577267534
git clone --depth 1 --no-tags https://github.com/Kobzon86/Intel-video-switch-analog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/582926555
git clone --depth 1 --no-tags https://github.com/bosco0127/TPU.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/584091276
git clone --depth 1 --no-tags https://github.com/Qrisno/Engineering-5.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/574918426
git clone --depth 1 --no-tags https://github.com/Kholoud-Ebrahim/Up_Down_Counter_4bit.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/593407472
git clone --depth 1 --no-tags https://github.com/natelannan-osu/dldFinalProject_Spring23.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/591838289
git clone --depth 1 --no-tags https://github.com/a7mad-reda/FIR-Filter-Implementation-using-System-Verilog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/596273179
git clone --depth 1 --no-tags https://github.com/zhouxinyu0723/SystemVerilog_for_verification.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/596483450
git clone --depth 1 --no-tags https://github.com/xwd0418/ece111_2.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/592204653
git clone --depth 1 --no-tags https://github.com/sushakam/Cache.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/592130865
git clone --depth 1 --no-tags https://github.com/ldaleyb/Basys3.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/592131375
git clone --depth 1 --no-tags https://github.com/yishaim/RTL-Designs-and-Verification.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/592483848
git clone --depth 1 --no-tags https://github.com/onurozdemr/Simple-Microprocessor.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/593588754
git clone --depth 1 --no-tags https://github.com/nikaemami/Switch-and-Gate-Structures.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/598443327
git clone --depth 1 --no-tags https://github.com/Ham-Choi/COMP-541.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/590642652
git clone --depth 1 --no-tags https://github.com/irvinglopezcuriel/hdc.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/598360743
git clone --depth 1 --no-tags https://github.com/Ashkanaaa/MISC-Machine.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/583998651
git clone --depth 1 --no-tags https://github.com/akashlevy/ember-digital.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/590228060
git clone --depth 1 --no-tags https://github.com/AlexrAlves/pulp_soc.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/590746014
git clone --depth 1 --no-tags https://github.com/Ahmed0100/apb_pwm_gen_slave.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/576920902
git clone --depth 1 --no-tags https://github.com/sehes2solve/IEEE-32-bit-Floating-Point-Adder-Circuit-Design-In-Verliog-with-Simulation-Testing.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/576291826
git clone --depth 1 --no-tags https://github.com/fabio-pecora/verilog-incrementer.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/576413488
git clone --depth 1 --no-tags https://github.com/pranavnreddy/Digital-Systems-Design-Modules.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/577534611
git clone --depth 1 --no-tags https://github.com/tempasdfg/ece-385.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/577942344
git clone --depth 1 --no-tags https://github.com/Mahesh-Jasti/VLIW_Scheduler_and_Processor_Design.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/576064311
