|m68hc11
Flag_C <= Flags:inst5.C
BOTON => sensa_boton:inst14.BOTON
CLK => sensa_boton:inst14.CLK
RESET => secuenciador:inst7.RESET
RESET => registro_instruccion:inst8.RESET
RESET => acumulador:ACCA.RESET
RESET => registro_direccion:inst.RESET
RESET => contador:AUX.RESET
RESET => contador:AP.RESET
RESET => contador:PC.RESET
RESET => contador_ID:X.RESET
RESET => contador_ID:Y.RESET
RESET => acumulador:ACCB.RESET
RESET => registro_interrupcion:REG_INT_I.RESET
RESET => registro_interrupcion:REG_INT_X.RESET
RESET => ctrl_interrupciones:inst3.RESET
RESET => Flags:inst5.RESET
IRQn => ctrl_interrupciones:inst3.IRQn
XIRQn => ctrl_interrupciones:inst3.XIRQn
Flag_V <= Flags:inst5.V
Flag_Z <= Flags:inst5.Z
Flag_N <= Flags:inst5.N
Flag_I <= Flags:inst5.I
Flag_H <= Flags:inst5.H
Flag_X <= Flags:inst5.X
Flag_S <= Flags:inst5.S
enaY_D <= enaY_gen:inst10.nCSY
INT_D <= ctrl_interrupciones:inst3.INT
led9 <= <GND>
led8 <= <GND>
led7 <= <GND>
led6 <= <GND>
led5 <= <GND>
led4 <= <GND>
led3 <= <GND>
led2 <= <GND>
led1 <= <GND>
ACCA_D[0] <= acumulador_A[0].DB_MAX_OUTPUT_PORT_TYPE
ACCA_D[1] <= acumulador_A[1].DB_MAX_OUTPUT_PORT_TYPE
ACCA_D[2] <= acumulador_A[2].DB_MAX_OUTPUT_PORT_TYPE
ACCA_D[3] <= acumulador_A[3].DB_MAX_OUTPUT_PORT_TYPE
ACCA_D[4] <= acumulador_A[4].DB_MAX_OUTPUT_PORT_TYPE
ACCA_D[5] <= acumulador_A[5].DB_MAX_OUTPUT_PORT_TYPE
ACCA_D[6] <= acumulador_A[6].DB_MAX_OUTPUT_PORT_TYPE
ACCA_D[7] <= acumulador_A[7].DB_MAX_OUTPUT_PORT_TYPE
ACCB_D[0] <= acumulador_B[0].DB_MAX_OUTPUT_PORT_TYPE
ACCB_D[1] <= acumulador_B[1].DB_MAX_OUTPUT_PORT_TYPE
ACCB_D[2] <= acumulador_B[2].DB_MAX_OUTPUT_PORT_TYPE
ACCB_D[3] <= acumulador_B[3].DB_MAX_OUTPUT_PORT_TYPE
ACCB_D[4] <= acumulador_B[4].DB_MAX_OUTPUT_PORT_TYPE
ACCB_D[5] <= acumulador_B[5].DB_MAX_OUTPUT_PORT_TYPE
ACCB_D[6] <= acumulador_B[6].DB_MAX_OUTPUT_PORT_TYPE
ACCB_D[7] <= acumulador_B[7].DB_MAX_OUTPUT_PORT_TYPE
ADDRESS[0] <= registro_direccion:inst.SALIDA[0]
ADDRESS[1] <= registro_direccion:inst.SALIDA[1]
ADDRESS[2] <= registro_direccion:inst.SALIDA[2]
ADDRESS[3] <= registro_direccion:inst.SALIDA[3]
ADDRESS[4] <= registro_direccion:inst.SALIDA[4]
ADDRESS[5] <= registro_direccion:inst.SALIDA[5]
ADDRESS[6] <= registro_direccion:inst.SALIDA[6]
ADDRESS[7] <= registro_direccion:inst.SALIDA[7]
ADDRESS[8] <= registro_direccion:inst.SALIDA[8]
ADDRESS[9] <= registro_direccion:inst.SALIDA[9]
ADDRESS[10] <= registro_direccion:inst.SALIDA[10]
ADDRESS[11] <= registro_direccion:inst.SALIDA[11]
ADDRESS[12] <= registro_direccion:inst.SALIDA[12]
ADDRESS[13] <= registro_direccion:inst.SALIDA[13]
ADDRESS[14] <= registro_direccion:inst.SALIDA[14]
ADDRESS[15] <= registro_direccion:inst.SALIDA[15]
AP_D[0] <= registro_pila[0].DB_MAX_OUTPUT_PORT_TYPE
AP_D[1] <= registro_pila[1].DB_MAX_OUTPUT_PORT_TYPE
AP_D[2] <= registro_pila[2].DB_MAX_OUTPUT_PORT_TYPE
AP_D[3] <= registro_pila[3].DB_MAX_OUTPUT_PORT_TYPE
AP_D[4] <= registro_pila[4].DB_MAX_OUTPUT_PORT_TYPE
AP_D[5] <= registro_pila[5].DB_MAX_OUTPUT_PORT_TYPE
AP_D[6] <= registro_pila[6].DB_MAX_OUTPUT_PORT_TYPE
AP_D[7] <= registro_pila[7].DB_MAX_OUTPUT_PORT_TYPE
AP_D[8] <= registro_pila[8].DB_MAX_OUTPUT_PORT_TYPE
AP_D[9] <= registro_pila[9].DB_MAX_OUTPUT_PORT_TYPE
AP_D[10] <= registro_pila[10].DB_MAX_OUTPUT_PORT_TYPE
AP_D[11] <= registro_pila[11].DB_MAX_OUTPUT_PORT_TYPE
AP_D[12] <= registro_pila[12].DB_MAX_OUTPUT_PORT_TYPE
AP_D[13] <= registro_pila[13].DB_MAX_OUTPUT_PORT_TYPE
AP_D[14] <= registro_pila[14].DB_MAX_OUTPUT_PORT_TYPE
AP_D[15] <= registro_pila[15].DB_MAX_OUTPUT_PORT_TYPE
AUX_D[0] <= contador:AUX.Debug[0]
AUX_D[1] <= contador:AUX.Debug[1]
AUX_D[2] <= contador:AUX.Debug[2]
AUX_D[3] <= contador:AUX.Debug[3]
AUX_D[4] <= contador:AUX.Debug[4]
AUX_D[5] <= contador:AUX.Debug[5]
AUX_D[6] <= contador:AUX.Debug[6]
AUX_D[7] <= contador:AUX.Debug[7]
AUX_D[8] <= contador:AUX.Debug[8]
AUX_D[9] <= contador:AUX.Debug[9]
AUX_D[10] <= contador:AUX.Debug[10]
AUX_D[11] <= contador:AUX.Debug[11]
AUX_D[12] <= contador:AUX.Debug[12]
AUX_D[13] <= contador:AUX.Debug[13]
AUX_D[14] <= contador:AUX.Debug[14]
AUX_D[15] <= contador:AUX.Debug[15]
Debug_Q[0] <= upa:inst1.Debug_Q[0]
Debug_Q[1] <= upa:inst1.Debug_Q[1]
Debug_Q[2] <= upa:inst1.Debug_Q[2]
Debug_Q[3] <= upa:inst1.Debug_Q[3]
Debug_Q[4] <= upa:inst1.Debug_Q[4]
Debug_Q[5] <= upa:inst1.Debug_Q[5]
Debug_Q[6] <= upa:inst1.Debug_Q[6]
Debug_Q[7] <= upa:inst1.Debug_Q[7]
Debug_Yupa[0] <= upa:inst1.Debug_Yupa[0]
Debug_Yupa[1] <= upa:inst1.Debug_Yupa[1]
Debug_Yupa[2] <= upa:inst1.Debug_Yupa[2]
Debug_Yupa[3] <= upa:inst1.Debug_Yupa[3]
Debug_Yupa[4] <= upa:inst1.Debug_Yupa[4]
Debug_Yupa[5] <= upa:inst1.Debug_Yupa[5]
Debug_Yupa[6] <= upa:inst1.Debug_Yupa[6]
Debug_Yupa[7] <= upa:inst1.Debug_Yupa[7]
Edo_Pres[0] <= estado_presente[0].DB_MAX_OUTPUT_PORT_TYPE
Edo_Pres[1] <= estado_presente[1].DB_MAX_OUTPUT_PORT_TYPE
Edo_Pres[2] <= estado_presente[2].DB_MAX_OUTPUT_PORT_TYPE
Edo_Pres[3] <= estado_presente[3].DB_MAX_OUTPUT_PORT_TYPE
Edo_Pres[4] <= estado_presente[4].DB_MAX_OUTPUT_PORT_TYPE
Edo_Pres[5] <= estado_presente[5].DB_MAX_OUTPUT_PORT_TYPE
Edo_Pres[6] <= estado_presente[6].DB_MAX_OUTPUT_PORT_TYPE
Edo_Pres[7] <= estado_presente[7].DB_MAX_OUTPUT_PORT_TYPE
Edo_Pres[8] <= estado_presente[8].DB_MAX_OUTPUT_PORT_TYPE
Edo_Pres[9] <= estado_presente[9].DB_MAX_OUTPUT_PORT_TYPE
Edo_Pres[10] <= estado_presente[10].DB_MAX_OUTPUT_PORT_TYPE
Edo_Pres[11] <= estado_presente[11].DB_MAX_OUTPUT_PORT_TYPE
INSTRUC_D[0] <= registro_instruccion:inst8.INSTRUCT_D[0]
INSTRUC_D[1] <= registro_instruccion:inst8.INSTRUCT_D[1]
INSTRUC_D[2] <= registro_instruccion:inst8.INSTRUCT_D[2]
INSTRUC_D[3] <= registro_instruccion:inst8.INSTRUCT_D[3]
INSTRUC_D[4] <= registro_instruccion:inst8.INSTRUCT_D[4]
INSTRUC_D[5] <= registro_instruccion:inst8.INSTRUCT_D[5]
INSTRUC_D[6] <= registro_instruccion:inst8.INSTRUCT_D[6]
INSTRUC_D[7] <= registro_instruccion:inst8.INSTRUCT_D[7]
O0[0] <= mux_display:inst15.O0[0]
O0[1] <= mux_display:inst15.O0[1]
O0[2] <= mux_display:inst15.O0[2]
O0[3] <= mux_display:inst15.O0[3]
O0[4] <= mux_display:inst15.O0[4]
O0[5] <= mux_display:inst15.O0[5]
O0[6] <= mux_display:inst15.O0[6]
O0[7] <= mux_display:inst15.O0[7]
sel2 => mux_display:inst15.sel2
sel1 => mux_display:inst15.sel1
sel0 => mux_display:inst15.sel0
O1[0] <= mux_display:inst15.O1[0]
O1[1] <= mux_display:inst15.O1[1]
O1[2] <= mux_display:inst15.O1[2]
O1[3] <= mux_display:inst15.O1[3]
O1[4] <= mux_display:inst15.O1[4]
O1[5] <= mux_display:inst15.O1[5]
O1[6] <= mux_display:inst15.O1[6]
O1[7] <= mux_display:inst15.O1[7]
O2[0] <= mux_display:inst15.O2[0]
O2[1] <= mux_display:inst15.O2[1]
O2[2] <= mux_display:inst15.O2[2]
O2[3] <= mux_display:inst15.O2[3]
O2[4] <= mux_display:inst15.O2[4]
O2[5] <= mux_display:inst15.O2[5]
O2[6] <= mux_display:inst15.O2[6]
O2[7] <= mux_display:inst15.O2[7]
O3[0] <= mux_display:inst15.O3[0]
O3[1] <= mux_display:inst15.O3[1]
O3[2] <= mux_display:inst15.O3[2]
O3[3] <= mux_display:inst15.O3[3]
O3[4] <= mux_display:inst15.O3[4]
O3[5] <= mux_display:inst15.O3[5]
O3[6] <= mux_display:inst15.O3[6]
O3[7] <= mux_display:inst15.O3[7]
O4[0] <= mux_display:inst15.O4[0]
O4[1] <= mux_display:inst15.O4[1]
O4[2] <= mux_display:inst15.O4[2]
O4[3] <= mux_display:inst15.O4[3]
O4[4] <= mux_display:inst15.O4[4]
O4[5] <= mux_display:inst15.O4[5]
O4[6] <= mux_display:inst15.O4[6]
O4[7] <= mux_display:inst15.O4[7]
O5[0] <= mux_display:inst15.O5[0]
O5[1] <= mux_display:inst15.O5[1]
O5[2] <= mux_display:inst15.O5[2]
O5[3] <= mux_display:inst15.O5[3]
O5[4] <= mux_display:inst15.O5[4]
O5[5] <= mux_display:inst15.O5[5]
O5[6] <= mux_display:inst15.O5[6]
O5[7] <= mux_display:inst15.O5[7]
PC_D[0] <= registro_pc[0].DB_MAX_OUTPUT_PORT_TYPE
PC_D[1] <= registro_pc[1].DB_MAX_OUTPUT_PORT_TYPE
PC_D[2] <= registro_pc[2].DB_MAX_OUTPUT_PORT_TYPE
PC_D[3] <= registro_pc[3].DB_MAX_OUTPUT_PORT_TYPE
PC_D[4] <= registro_pc[4].DB_MAX_OUTPUT_PORT_TYPE
PC_D[5] <= registro_pc[5].DB_MAX_OUTPUT_PORT_TYPE
PC_D[6] <= registro_pc[6].DB_MAX_OUTPUT_PORT_TYPE
PC_D[7] <= registro_pc[7].DB_MAX_OUTPUT_PORT_TYPE
PC_D[8] <= registro_pc[8].DB_MAX_OUTPUT_PORT_TYPE
PC_D[9] <= registro_pc[9].DB_MAX_OUTPUT_PORT_TYPE
PC_D[10] <= registro_pc[10].DB_MAX_OUTPUT_PORT_TYPE
PC_D[11] <= registro_pc[11].DB_MAX_OUTPUT_PORT_TYPE
PC_D[12] <= registro_pc[12].DB_MAX_OUTPUT_PORT_TYPE
PC_D[13] <= registro_pc[13].DB_MAX_OUTPUT_PORT_TYPE
PC_D[14] <= registro_pc[14].DB_MAX_OUTPUT_PORT_TYPE
PC_D[15] <= registro_pc[15].DB_MAX_OUTPUT_PORT_TYPE
RAM[0] <= gdfx_temp0[0].DB_MAX_OUTPUT_PORT_TYPE
RAM[1] <= gdfx_temp0[1].DB_MAX_OUTPUT_PORT_TYPE
RAM[2] <= gdfx_temp0[2].DB_MAX_OUTPUT_PORT_TYPE
RAM[3] <= gdfx_temp0[3].DB_MAX_OUTPUT_PORT_TYPE
RAM[4] <= gdfx_temp0[4].DB_MAX_OUTPUT_PORT_TYPE
RAM[5] <= gdfx_temp0[5].DB_MAX_OUTPUT_PORT_TYPE
RAM[6] <= gdfx_temp0[6].DB_MAX_OUTPUT_PORT_TYPE
RAM[7] <= gdfx_temp0[7].DB_MAX_OUTPUT_PORT_TYPE
REG_INTI_D[0] <= registro_interrupcion:REG_INT_I.Debug[0]
REG_INTI_D[1] <= registro_interrupcion:REG_INT_I.Debug[1]
REG_INTI_D[2] <= registro_interrupcion:REG_INT_I.Debug[2]
REG_INTI_D[3] <= registro_interrupcion:REG_INT_I.Debug[3]
REG_INTI_D[4] <= registro_interrupcion:REG_INT_I.Debug[4]
REG_INTI_D[5] <= registro_interrupcion:REG_INT_I.Debug[5]
REG_INTI_D[6] <= registro_interrupcion:REG_INT_I.Debug[6]
REG_INTI_D[7] <= registro_interrupcion:REG_INT_I.Debug[7]
REG_INTI_D[8] <= registro_interrupcion:REG_INT_I.Debug[8]
REG_INTI_D[9] <= registro_interrupcion:REG_INT_I.Debug[9]
REG_INTI_D[10] <= registro_interrupcion:REG_INT_I.Debug[10]
REG_INTI_D[11] <= registro_interrupcion:REG_INT_I.Debug[11]
REG_INTI_D[12] <= registro_interrupcion:REG_INT_I.Debug[12]
REG_INTI_D[13] <= registro_interrupcion:REG_INT_I.Debug[13]
REG_INTI_D[14] <= registro_interrupcion:REG_INT_I.Debug[14]
REG_INTI_D[15] <= registro_interrupcion:REG_INT_I.Debug[15]
REG_INTX_D[0] <= registro_interrupcion:REG_INT_X.Debug[0]
REG_INTX_D[1] <= registro_interrupcion:REG_INT_X.Debug[1]
REG_INTX_D[2] <= registro_interrupcion:REG_INT_X.Debug[2]
REG_INTX_D[3] <= registro_interrupcion:REG_INT_X.Debug[3]
REG_INTX_D[4] <= registro_interrupcion:REG_INT_X.Debug[4]
REG_INTX_D[5] <= registro_interrupcion:REG_INT_X.Debug[5]
REG_INTX_D[6] <= registro_interrupcion:REG_INT_X.Debug[6]
REG_INTX_D[7] <= registro_interrupcion:REG_INT_X.Debug[7]
REG_INTX_D[8] <= registro_interrupcion:REG_INT_X.Debug[8]
REG_INTX_D[9] <= registro_interrupcion:REG_INT_X.Debug[9]
REG_INTX_D[10] <= registro_interrupcion:REG_INT_X.Debug[10]
REG_INTX_D[11] <= registro_interrupcion:REG_INT_X.Debug[11]
REG_INTX_D[12] <= registro_interrupcion:REG_INT_X.Debug[12]
REG_INTX_D[13] <= registro_interrupcion:REG_INT_X.Debug[13]
REG_INTX_D[14] <= registro_interrupcion:REG_INT_X.Debug[14]
REG_INTX_D[15] <= registro_interrupcion:REG_INT_X.Debug[15]
X_D[0] <= registro_IX[0].DB_MAX_OUTPUT_PORT_TYPE
X_D[1] <= registro_IX[1].DB_MAX_OUTPUT_PORT_TYPE
X_D[2] <= registro_IX[2].DB_MAX_OUTPUT_PORT_TYPE
X_D[3] <= registro_IX[3].DB_MAX_OUTPUT_PORT_TYPE
X_D[4] <= registro_IX[4].DB_MAX_OUTPUT_PORT_TYPE
X_D[5] <= registro_IX[5].DB_MAX_OUTPUT_PORT_TYPE
X_D[6] <= registro_IX[6].DB_MAX_OUTPUT_PORT_TYPE
X_D[7] <= registro_IX[7].DB_MAX_OUTPUT_PORT_TYPE
X_D[8] <= registro_IX[8].DB_MAX_OUTPUT_PORT_TYPE
X_D[9] <= registro_IX[9].DB_MAX_OUTPUT_PORT_TYPE
X_D[10] <= registro_IX[10].DB_MAX_OUTPUT_PORT_TYPE
X_D[11] <= registro_IX[11].DB_MAX_OUTPUT_PORT_TYPE
X_D[12] <= registro_IX[12].DB_MAX_OUTPUT_PORT_TYPE
X_D[13] <= registro_IX[13].DB_MAX_OUTPUT_PORT_TYPE
X_D[14] <= registro_IX[14].DB_MAX_OUTPUT_PORT_TYPE
X_D[15] <= registro_IX[15].DB_MAX_OUTPUT_PORT_TYPE
Y_D[0] <= registro_IY[0].DB_MAX_OUTPUT_PORT_TYPE
Y_D[1] <= registro_IY[1].DB_MAX_OUTPUT_PORT_TYPE
Y_D[2] <= registro_IY[2].DB_MAX_OUTPUT_PORT_TYPE
Y_D[3] <= registro_IY[3].DB_MAX_OUTPUT_PORT_TYPE
Y_D[4] <= registro_IY[4].DB_MAX_OUTPUT_PORT_TYPE
Y_D[5] <= registro_IY[5].DB_MAX_OUTPUT_PORT_TYPE
Y_D[6] <= registro_IY[6].DB_MAX_OUTPUT_PORT_TYPE
Y_D[7] <= registro_IY[7].DB_MAX_OUTPUT_PORT_TYPE
Y_D[8] <= registro_IY[8].DB_MAX_OUTPUT_PORT_TYPE
Y_D[9] <= registro_IY[9].DB_MAX_OUTPUT_PORT_TYPE
Y_D[10] <= registro_IY[10].DB_MAX_OUTPUT_PORT_TYPE
Y_D[11] <= registro_IY[11].DB_MAX_OUTPUT_PORT_TYPE
Y_D[12] <= registro_IY[12].DB_MAX_OUTPUT_PORT_TYPE
Y_D[13] <= registro_IY[13].DB_MAX_OUTPUT_PORT_TYPE
Y_D[14] <= registro_IY[14].DB_MAX_OUTPUT_PORT_TYPE
Y_D[15] <= registro_IY[15].DB_MAX_OUTPUT_PORT_TYPE


|m68hc11|Flags:inst5
I <= registro:inst4.SALIDA2
CI => registro:inst4.clk
RESET => registro:inst4.RESET
RESET => registro:inst6.RESET
RESET => registro:inst.RESET
RESET => registro:inst1.RESET
RESET => registro:inst2.RESET
RESET => registro:inst3.RESET
RESET => registro:inst5.RESET
RESET => registro:inst7.RESET
data[0] <> inst8[0]
data[1] <> inst8[1]
data[2] <> inst8[2]
data[3] <> inst8[3]
data[4] <> inst8[4]
data[5] <> inst8[5]
data[6] <> inst8[6]
data[7] <> inst8[7]
X <= registro:inst6.SALIDA2
CX => registro:inst6.clk
C <= registro:inst.SALIDA2
CC => registro:inst.clk
B0 => mux1:inst13.sel
CUPA => mux1:inst13.I0
V <= registro:inst1.SALIDA2
CV => registro:inst1.clk
B2 => mux2:inst9.sel1
B1 => mux2:inst9.sel0
VUPA => mux2:inst9.I0
Z <= registro:inst2.SALIDA2
CZ => registro:inst2.clk
B5 => mux3:inst10.sel2
B4 => mux3:inst10.sel1
B3 => mux3:inst10.sel0
ZUPA => mux3:inst10.I0
ZA => mux3:inst10.I1
ZB => mux3:inst10.I2
ZX_ZY => mux3:inst10.I3
ZAP => mux3:inst10.I4
ZPC => mux3:inst10.I5
N <= registro:inst3.SALIDA2
CN => registro:inst3.clk
B8 => mux3:inst11.sel2
B7 => mux3:inst11.sel1
B6 => mux3:inst11.sel0
NUPA => mux3:inst11.I0
NA => mux3:inst11.I1
NB => mux3:inst11.I2
NX_NY => mux3:inst11.I3
NAP => mux3:inst11.I4
NPC => mux3:inst11.I5
H <= registro:inst5.SALIDA2
CH => registro:inst5.clk
B9 => mux1:inst12.sel
HUPA => mux1:inst12.I0
S <= registro:inst7.SALIDA2
CS => registro:inst7.clk
HBn => inst16.IN0


|m68hc11|Flags:inst5|registro:inst4
clk => valor_interno.CLK
RESET => valor_interno.ACLR
ENTRADA => valor_interno.DATAIN
SALIDA <= valor_interno.DB_MAX_OUTPUT_PORT_TYPE
SALIDA2 <= valor_interno.DB_MAX_OUTPUT_PORT_TYPE


|m68hc11|Flags:inst5|divisor_datos:inst15
input[0] => d0.DATAIN
input[1] => d1.DATAIN
input[2] => d2.DATAIN
input[3] => d3.DATAIN
input[4] => d4.DATAIN
input[5] => d5.DATAIN
input[6] => d6.DATAIN
input[7] => d7.DATAIN
d0 <= input[0].DB_MAX_OUTPUT_PORT_TYPE
d1 <= input[1].DB_MAX_OUTPUT_PORT_TYPE
d2 <= input[2].DB_MAX_OUTPUT_PORT_TYPE
d3 <= input[3].DB_MAX_OUTPUT_PORT_TYPE
d4 <= input[4].DB_MAX_OUTPUT_PORT_TYPE
d5 <= input[5].DB_MAX_OUTPUT_PORT_TYPE
d6 <= input[6].DB_MAX_OUTPUT_PORT_TYPE
d7 <= input[7].DB_MAX_OUTPUT_PORT_TYPE
gnd <= <GND>


|m68hc11|Flags:inst5|registro:inst6
clk => valor_interno.CLK
RESET => valor_interno.ACLR
ENTRADA => valor_interno.DATAIN
SALIDA <= valor_interno.DB_MAX_OUTPUT_PORT_TYPE
SALIDA2 <= valor_interno.DB_MAX_OUTPUT_PORT_TYPE


|m68hc11|Flags:inst5|registro:inst
clk => valor_interno.CLK
RESET => valor_interno.ACLR
ENTRADA => valor_interno.DATAIN
SALIDA <= valor_interno.DB_MAX_OUTPUT_PORT_TYPE
SALIDA2 <= valor_interno.DB_MAX_OUTPUT_PORT_TYPE


|m68hc11|Flags:inst5|mux1:inst13
sel => output.OUTPUTSELECT
I0 => output.DATAB
I1 => output.DATAA
output <= output.DB_MAX_OUTPUT_PORT_TYPE


|m68hc11|Flags:inst5|registro:inst1
clk => valor_interno.CLK
RESET => valor_interno.ACLR
ENTRADA => valor_interno.DATAIN
SALIDA <= valor_interno.DB_MAX_OUTPUT_PORT_TYPE
SALIDA2 <= valor_interno.DB_MAX_OUTPUT_PORT_TYPE


|m68hc11|Flags:inst5|mux2:inst9
sel1 => process_0.IN0
sel1 => process_0.IN0
sel1 => process_0.IN0
sel1 => process_0.IN0
sel0 => process_0.IN1
sel0 => process_0.IN1
sel0 => process_0.IN1
sel0 => process_0.IN1
I0 => output.DATAB
I1 => output.DATAB
I2 => output.DATAB
I3 => output.DATAB
output <= output.DB_MAX_OUTPUT_PORT_TYPE


|m68hc11|Flags:inst5|registro:inst2
clk => valor_interno.CLK
RESET => valor_interno.ACLR
ENTRADA => valor_interno.DATAIN
SALIDA <= valor_interno.DB_MAX_OUTPUT_PORT_TYPE
SALIDA2 <= valor_interno.DB_MAX_OUTPUT_PORT_TYPE


|m68hc11|Flags:inst5|mux3:inst10
sel2 => process_0.IN0
sel2 => process_0.IN0
sel2 => process_0.IN0
sel2 => process_0.IN0
sel1 => process_0.IN1
sel1 => process_0.IN1
sel1 => process_0.IN1
sel1 => process_0.IN1
sel0 => process_0.IN1
sel0 => process_0.IN1
sel0 => process_0.IN1
sel0 => process_0.IN1
sel0 => process_0.IN1
sel0 => process_0.IN1
sel0 => process_0.IN1
sel0 => process_0.IN1
I0 => output.DATAB
I1 => output.DATAB
I2 => output.DATAB
I3 => output.DATAB
I4 => output.DATAB
I5 => output.DATAB
I6 => output.DATAB
I7 => output.DATAB
output <= output.DB_MAX_OUTPUT_PORT_TYPE


|m68hc11|Flags:inst5|registro:inst3
clk => valor_interno.CLK
RESET => valor_interno.ACLR
ENTRADA => valor_interno.DATAIN
SALIDA <= valor_interno.DB_MAX_OUTPUT_PORT_TYPE
SALIDA2 <= valor_interno.DB_MAX_OUTPUT_PORT_TYPE


|m68hc11|Flags:inst5|mux3:inst11
sel2 => process_0.IN0
sel2 => process_0.IN0
sel2 => process_0.IN0
sel2 => process_0.IN0
sel1 => process_0.IN1
sel1 => process_0.IN1
sel1 => process_0.IN1
sel1 => process_0.IN1
sel0 => process_0.IN1
sel0 => process_0.IN1
sel0 => process_0.IN1
sel0 => process_0.IN1
sel0 => process_0.IN1
sel0 => process_0.IN1
sel0 => process_0.IN1
sel0 => process_0.IN1
I0 => output.DATAB
I1 => output.DATAB
I2 => output.DATAB
I3 => output.DATAB
I4 => output.DATAB
I5 => output.DATAB
I6 => output.DATAB
I7 => output.DATAB
output <= output.DB_MAX_OUTPUT_PORT_TYPE


|m68hc11|Flags:inst5|registro:inst5
clk => valor_interno.CLK
RESET => valor_interno.ACLR
ENTRADA => valor_interno.DATAIN
SALIDA <= valor_interno.DB_MAX_OUTPUT_PORT_TYPE
SALIDA2 <= valor_interno.DB_MAX_OUTPUT_PORT_TYPE


|m68hc11|Flags:inst5|mux1:inst12
sel => output.OUTPUTSELECT
I0 => output.DATAB
I1 => output.DATAA
output <= output.DB_MAX_OUTPUT_PORT_TYPE


|m68hc11|Flags:inst5|registro:inst7
clk => valor_interno.CLK
RESET => valor_interno.ACLR
ENTRADA => valor_interno.DATAIN
SALIDA <= valor_interno.DB_MAX_OUTPUT_PORT_TYPE
SALIDA2 <= valor_interno.DB_MAX_OUTPUT_PORT_TYPE


|m68hc11|Flags:inst5|concatenador_datos:inst14
d0 => data[0].DATAIN
d1 => data[1].DATAIN
d2 => data[2].DATAIN
d3 => data[3].DATAIN
d4 => data[4].DATAIN
d5 => data[5].DATAIN
d6 => data[6].DATAIN
d7 => data[7].DATAIN
data[0] <= d0.DB_MAX_OUTPUT_PORT_TYPE
data[1] <= d1.DB_MAX_OUTPUT_PORT_TYPE
data[2] <= d2.DB_MAX_OUTPUT_PORT_TYPE
data[3] <= d3.DB_MAX_OUTPUT_PORT_TYPE
data[4] <= d4.DB_MAX_OUTPUT_PORT_TYPE
data[5] <= d5.DB_MAX_OUTPUT_PORT_TYPE
data[6] <= d6.DB_MAX_OUTPUT_PORT_TYPE
data[7] <= d7.DB_MAX_OUTPUT_PORT_TYPE


|m68hc11|secuenciador:inst7
nCRI <= registro_sec:inst2.nCRI
RELOJ => registro_sec:inst2.CLK
RELOJ => registro_MicroInst:inst4.RELOJ
RESET => registro_sec:inst2.RESET
RESET => registro_MicroInst:inst4.RESET
entradas[0] => MUX:inst6.data[0]
entradas[1] => MUX:inst6.data[1]
entradas[2] => MUX:inst6.data[2]
entradas[3] => MUX:inst6.data[3]
entradas[4] => MUX:inst6.data[4]
entradas[5] => MUX:inst6.data[5]
entradas[6] => MUX:inst6.data[6]
entradas[7] => MUX:inst6.data[7]
entradas[8] => MUX:inst6.data[8]
entradas[9] => MUX:inst6.data[9]
entradas[10] => MUX:inst6.data[10]
entradas[11] => MUX:inst6.data[11]
entradas[12] => MUX:inst6.data[12]
entradas[13] => MUX:inst6.data[13]
entradas[14] => MUX:inst6.data[14]
entradas[15] => MUX:inst6.data[15]
entradas[16] => MUX:inst6.data[16]
entradas[17] => MUX:inst6.data[17]
entradas[18] => MUX:inst6.data[18]
entradas[19] => MUX:inst6.data[19]
entradas[20] => MUX:inst6.data[20]
entradas[21] => MUX:inst6.data[21]
entradas[22] => MUX:inst6.data[22]
entradas[23] => MUX:inst6.data[23]
entradas[24] => MUX:inst6.data[24]
entradas[25] => MUX:inst6.data[25]
entradas[26] => MUX:inst6.data[26]
entradas[27] => MUX:inst6.data[27]
entradas[28] => MUX:inst6.data[28]
entradas[29] => MUX:inst6.data[29]
entradas[30] => MUX:inst6.data[30]
entradas[31] => MUX:inst6.data[31]
D[0] => datab.IN0
D[1] => datab.IN0
D[2] => datab.IN0
D[3] => datab.IN0
D[4] => datab.IN0
D[5] => datab.IN0
D[6] => datab.IN0
D[7] => datab.IN0
D[8] => datab.IN0
D[9] => datab.IN0
D[10] => datab.IN0
D[11] => datab.IN0
nWB <= registro_sec:inst2.nWB
nWA <= registro_sec:inst2.nWA
selbus <= registro_sec:inst2.selbus
nOEUPA <= registro_sec:inst2.nOEUPA
nDUPA <= registro_sec:inst2.nDUPA
selmux <= registro_sec:inst2.selmux
nEX2 <= registro_sec:inst2.nEX2
nEX1 <= registro_sec:inst2.nEX1
nEX0 <= registro_sec:inst2.nEX0
enaY <= registro_sec:inst2.enaY
nERA2 <= registro_sec:inst2.nERA2
nERA1 <= registro_sec:inst2.nERA1
nERA0 <= registro_sec:inst2.nERA0
nEAP2 <= registro_sec:inst2.nEAP2
nEAP1 <= registro_sec:inst2.nEAP1
nEAP0 <= registro_sec:inst2.nEAP0
nEPC2 <= registro_sec:inst2.nEPC2
nEPC1 <= registro_sec:inst2.nEPC1
nEPC0 <= registro_sec:inst2.nEPC0
nCBD <= registro_sec:inst2.nCBD
nAS <= registro_sec:inst2.nAS
nRW <= registro_sec:inst2.nRW
BD <= registro_sec:inst2.BD
DINT <= registro_sec:inst2.DINT
HINT <= registro_sec:inst2.HINT
SET_IRQ <= registro_sec:inst2.SET_IRQ
SET_XIRQ <= registro_sec:inst2.SET_XIRQ
B9 <= registro_sec:inst2.B9
B8 <= registro_sec:inst2.B8
B7 <= registro_sec:inst2.B7
B6 <= registro_sec:inst2.B6
B5 <= registro_sec:inst2.B5
B4 <= registro_sec:inst2.B4
B3 <= registro_sec:inst2.B3
B2 <= registro_sec:inst2.B2
B1 <= registro_sec:inst2.B1
B0 <= registro_sec:inst2.B0
CC <= registro_sec:inst2.CC
CN <= registro_sec:inst2.CN
CV <= registro_sec:inst2.CV
CZ <= registro_sec:inst2.CZ
CI <= registro_sec:inst2.CI
CH <= registro_sec:inst2.CH
CX <= registro_sec:inst2.CX
CS <= registro_sec:inst2.CS
nHB <= registro_sec:inst2.nHB
ACCSEC <= registro_sec:inst2.ACCSEC
MAP1 <= logica_seleccion:inst3.MAP1
VECTn <= inst8.DB_MAX_OUTPUT_PORT_TYPE
nEI <= registro_sec:inst2.nEI
nEX <= registro_sec:inst2.nEX
nWI <= registro_sec:inst2.nWI
nWN <= registro_sec:inst2.nWN
AP[0] <= registro_sec:inst2.AP[0]
AP[1] <= registro_sec:inst2.AP[1]
AP[2] <= registro_sec:inst2.AP[2]
EA[0] <= registro_sec:inst2.EA[0]
EA[1] <= registro_sec:inst2.EA[1]
EB[0] <= registro_sec:inst2.EB[0]
EB[1] <= registro_sec:inst2.EB[1]
Edo_Pres[0] <= BUSMUX:inst5.result[0]
Edo_Pres[1] <= BUSMUX:inst5.result[1]
Edo_Pres[2] <= BUSMUX:inst5.result[2]
Edo_Pres[3] <= BUSMUX:inst5.result[3]
Edo_Pres[4] <= BUSMUX:inst5.result[4]
Edo_Pres[5] <= BUSMUX:inst5.result[5]
Edo_Pres[6] <= BUSMUX:inst5.result[6]
Edo_Pres[7] <= BUSMUX:inst5.result[7]
Edo_Pres[8] <= BUSMUX:inst5.result[8]
Edo_Pres[9] <= BUSMUX:inst5.result[9]
Edo_Pres[10] <= BUSMUX:inst5.result[10]
Edo_Pres[11] <= BUSMUX:inst5.result[11]
PC[0] <= registro_sec:inst2.PC[0]
PC[1] <= registro_sec:inst2.PC[1]
PC[2] <= registro_sec:inst2.PC[2]
RA[0] <= registro_sec:inst2.RA[0]
RA[1] <= registro_sec:inst2.RA[1]
RA[2] <= registro_sec:inst2.RA[2]
UPA[0] <= registro_sec:inst2.UPA[0]
UPA[1] <= registro_sec:inst2.UPA[1]
UPA[2] <= registro_sec:inst2.UPA[2]
UPA[3] <= registro_sec:inst2.UPA[3]
UPA[4] <= registro_sec:inst2.UPA[4]
UPA[5] <= registro_sec:inst2.UPA[5]
UPA[6] <= registro_sec:inst2.UPA[6]
UPA[7] <= registro_sec:inst2.UPA[7]
UPA[8] <= registro_sec:inst2.UPA[8]
UPA[9] <= registro_sec:inst2.UPA[9]
X[0] <= registro_sec:inst2.X[0]
X[1] <= registro_sec:inst2.X[1]
X[2] <= registro_sec:inst2.X[2]


|m68hc11|secuenciador:inst7|registro_sec:inst2
CLK => nWN~reg0.CLK
CLK => nWI~reg0.CLK
CLK => nEX~reg0.CLK
CLK => nEI~reg0.CLK
CLK => ACCSEC~reg0.CLK
CLK => nHB~reg0.CLK
CLK => CS~reg0.CLK
CLK => CX~reg0.CLK
CLK => CH~reg0.CLK
CLK => CI~reg0.CLK
CLK => CZ~reg0.CLK
CLK => CV~reg0.CLK
CLK => CN~reg0.CLK
CLK => CC~reg0.CLK
CLK => B0~reg0.CLK
CLK => B1~reg0.CLK
CLK => B2~reg0.CLK
CLK => B3~reg0.CLK
CLK => B4~reg0.CLK
CLK => B5~reg0.CLK
CLK => B6~reg0.CLK
CLK => B7~reg0.CLK
CLK => B8~reg0.CLK
CLK => B9~reg0.CLK
CLK => SET_XIRQ~reg0.CLK
CLK => SET_IRQ~reg0.CLK
CLK => HINT~reg0.CLK
CLK => DINT~reg0.CLK
CLK => BD~reg0.CLK
CLK => nRW~reg0.CLK
CLK => nAS~reg0.CLK
CLK => nCBD~reg0.CLK
CLK => PC[0]~reg0.CLK
CLK => PC[1]~reg0.CLK
CLK => PC[2]~reg0.CLK
CLK => nEPC0~reg0.CLK
CLK => nEPC1~reg0.CLK
CLK => nEPC2~reg0.CLK
CLK => AP[0]~reg0.CLK
CLK => AP[1]~reg0.CLK
CLK => AP[2]~reg0.CLK
CLK => nEAP0~reg0.CLK
CLK => nEAP1~reg0.CLK
CLK => nEAP2~reg0.CLK
CLK => RA[0]~reg0.CLK
CLK => RA[1]~reg0.CLK
CLK => RA[2]~reg0.CLK
CLK => nERA0~reg0.CLK
CLK => nERA1~reg0.CLK
CLK => nERA2~reg0.CLK
CLK => enaY~reg0.CLK
CLK => X[0]~reg0.CLK
CLK => X[1]~reg0.CLK
CLK => X[2]~reg0.CLK
CLK => nEX0~reg0.CLK
CLK => nEX1~reg0.CLK
CLK => nEX2~reg0.CLK
CLK => selmux~reg0.CLK
CLK => nDUPA~reg0.CLK
CLK => nOEUPA~reg0.CLK
CLK => UPA[0]~reg0.CLK
CLK => UPA[1]~reg0.CLK
CLK => UPA[2]~reg0.CLK
CLK => UPA[3]~reg0.CLK
CLK => UPA[4]~reg0.CLK
CLK => UPA[5]~reg0.CLK
CLK => UPA[6]~reg0.CLK
CLK => UPA[7]~reg0.CLK
CLK => UPA[8]~reg0.CLK
CLK => UPA[9]~reg0.CLK
CLK => selbus~reg0.CLK
CLK => nWA~reg0.CLK
CLK => EA[0]~reg0.CLK
CLK => EA[1]~reg0.CLK
CLK => nWB~reg0.CLK
CLK => EB[0]~reg0.CLK
CLK => EB[1]~reg0.CLK
CLK => nCRI~reg0.CLK
CLK => liga[0]~reg0.CLK
CLK => liga[1]~reg0.CLK
CLK => liga[2]~reg0.CLK
CLK => liga[3]~reg0.CLK
CLK => liga[4]~reg0.CLK
CLK => liga[5]~reg0.CLK
CLK => liga[6]~reg0.CLK
CLK => liga[7]~reg0.CLK
CLK => liga[8]~reg0.CLK
CLK => liga[9]~reg0.CLK
CLK => liga[10]~reg0.CLK
CLK => liga[11]~reg0.CLK
CLK => instruccion[0]~reg0.CLK
CLK => instruccion[1]~reg0.CLK
CLK => vf~reg0.CLK
CLK => prueba[0]~reg0.CLK
CLK => prueba[1]~reg0.CLK
CLK => prueba[2]~reg0.CLK
CLK => prueba[3]~reg0.CLK
CLK => prueba[4]~reg0.CLK
RESET => nWN~reg0.PRESET
RESET => nWI~reg0.PRESET
RESET => nEX~reg0.PRESET
RESET => nEI~reg0.PRESET
RESET => ACCSEC~reg0.ACLR
RESET => nHB~reg0.PRESET
RESET => CS~reg0.ACLR
RESET => CX~reg0.ACLR
RESET => CH~reg0.ACLR
RESET => CI~reg0.ACLR
RESET => CZ~reg0.ACLR
RESET => CV~reg0.ACLR
RESET => CN~reg0.ACLR
RESET => CC~reg0.ACLR
RESET => B0~reg0.ACLR
RESET => B1~reg0.ACLR
RESET => B2~reg0.ACLR
RESET => B3~reg0.ACLR
RESET => B4~reg0.ACLR
RESET => B5~reg0.ACLR
RESET => B6~reg0.ACLR
RESET => B7~reg0.ACLR
RESET => B8~reg0.ACLR
RESET => B9~reg0.ACLR
RESET => SET_XIRQ~reg0.ACLR
RESET => SET_IRQ~reg0.ACLR
RESET => HINT~reg0.ACLR
RESET => DINT~reg0.ACLR
RESET => BD~reg0.ACLR
RESET => nRW~reg0.PRESET
RESET => nAS~reg0.PRESET
RESET => nCBD~reg0.PRESET
RESET => PC[0]~reg0.ACLR
RESET => PC[1]~reg0.ACLR
RESET => PC[2]~reg0.ACLR
RESET => nEPC0~reg0.PRESET
RESET => nEPC1~reg0.PRESET
RESET => nEPC2~reg0.PRESET
RESET => AP[0]~reg0.ACLR
RESET => AP[1]~reg0.ACLR
RESET => AP[2]~reg0.ACLR
RESET => nEAP0~reg0.PRESET
RESET => nEAP1~reg0.PRESET
RESET => nEAP2~reg0.PRESET
RESET => RA[0]~reg0.ACLR
RESET => RA[1]~reg0.ACLR
RESET => RA[2]~reg0.ACLR
RESET => nERA0~reg0.PRESET
RESET => nERA1~reg0.PRESET
RESET => nERA2~reg0.PRESET
RESET => enaY~reg0.ACLR
RESET => X[0]~reg0.ACLR
RESET => X[1]~reg0.ACLR
RESET => X[2]~reg0.ACLR
RESET => nEX0~reg0.PRESET
RESET => nEX1~reg0.PRESET
RESET => nEX2~reg0.PRESET
RESET => selmux~reg0.ACLR
RESET => nDUPA~reg0.PRESET
RESET => nOEUPA~reg0.PRESET
RESET => UPA[0]~reg0.ACLR
RESET => UPA[1]~reg0.ACLR
RESET => UPA[2]~reg0.ACLR
RESET => UPA[3]~reg0.ACLR
RESET => UPA[4]~reg0.ACLR
RESET => UPA[5]~reg0.ACLR
RESET => UPA[6]~reg0.ACLR
RESET => UPA[7]~reg0.ACLR
RESET => UPA[8]~reg0.ACLR
RESET => UPA[9]~reg0.ACLR
RESET => selbus~reg0.ACLR
RESET => nWA~reg0.PRESET
RESET => EA[0]~reg0.ACLR
RESET => EA[1]~reg0.ACLR
RESET => nWB~reg0.PRESET
RESET => EB[0]~reg0.ACLR
RESET => EB[1]~reg0.ACLR
RESET => nCRI~reg0.PRESET
RESET => liga[0]~reg0.ACLR
RESET => liga[1]~reg0.ACLR
RESET => liga[2]~reg0.ACLR
RESET => liga[3]~reg0.ACLR
RESET => liga[4]~reg0.ACLR
RESET => liga[5]~reg0.ACLR
RESET => liga[6]~reg0.ACLR
RESET => liga[7]~reg0.ACLR
RESET => liga[8]~reg0.ACLR
RESET => liga[9]~reg0.ACLR
RESET => liga[10]~reg0.ACLR
RESET => liga[11]~reg0.ACLR
RESET => instruccion[0]~reg0.ACLR
RESET => instruccion[1]~reg0.ACLR
RESET => vf~reg0.ACLR
RESET => prueba[0]~reg0.ACLR
RESET => prueba[1]~reg0.ACLR
RESET => prueba[2]~reg0.ACLR
RESET => prueba[3]~reg0.ACLR
RESET => prueba[4]~reg0.ACLR
ENTRADA[0] => nWN~reg0.DATAIN
ENTRADA[1] => nWI~reg0.DATAIN
ENTRADA[2] => nEX~reg0.DATAIN
ENTRADA[3] => nEI~reg0.DATAIN
ENTRADA[4] => ACCSEC~reg0.DATAIN
ENTRADA[5] => nHB~reg0.DATAIN
ENTRADA[6] => CS~reg0.DATAIN
ENTRADA[7] => CX~reg0.DATAIN
ENTRADA[8] => CH~reg0.DATAIN
ENTRADA[9] => CI~reg0.DATAIN
ENTRADA[10] => CZ~reg0.DATAIN
ENTRADA[11] => CV~reg0.DATAIN
ENTRADA[12] => CN~reg0.DATAIN
ENTRADA[13] => CC~reg0.DATAIN
ENTRADA[14] => B0~reg0.DATAIN
ENTRADA[15] => B1~reg0.DATAIN
ENTRADA[16] => B2~reg0.DATAIN
ENTRADA[17] => B3~reg0.DATAIN
ENTRADA[18] => B4~reg0.DATAIN
ENTRADA[19] => B5~reg0.DATAIN
ENTRADA[20] => B6~reg0.DATAIN
ENTRADA[21] => B7~reg0.DATAIN
ENTRADA[22] => B8~reg0.DATAIN
ENTRADA[23] => B9~reg0.DATAIN
ENTRADA[24] => SET_XIRQ~reg0.DATAIN
ENTRADA[25] => SET_IRQ~reg0.DATAIN
ENTRADA[26] => HINT~reg0.DATAIN
ENTRADA[27] => DINT~reg0.DATAIN
ENTRADA[28] => BD~reg0.DATAIN
ENTRADA[29] => nRW~reg0.DATAIN
ENTRADA[30] => nAS~reg0.DATAIN
ENTRADA[31] => nCBD~reg0.DATAIN
ENTRADA[32] => PC[0]~reg0.DATAIN
ENTRADA[33] => PC[1]~reg0.DATAIN
ENTRADA[34] => PC[2]~reg0.DATAIN
ENTRADA[35] => nEPC0~reg0.DATAIN
ENTRADA[36] => nEPC1~reg0.DATAIN
ENTRADA[37] => nEPC2~reg0.DATAIN
ENTRADA[38] => AP[0]~reg0.DATAIN
ENTRADA[39] => AP[1]~reg0.DATAIN
ENTRADA[40] => AP[2]~reg0.DATAIN
ENTRADA[41] => nEAP0~reg0.DATAIN
ENTRADA[42] => nEAP1~reg0.DATAIN
ENTRADA[43] => nEAP2~reg0.DATAIN
ENTRADA[44] => RA[0]~reg0.DATAIN
ENTRADA[45] => RA[1]~reg0.DATAIN
ENTRADA[46] => RA[2]~reg0.DATAIN
ENTRADA[47] => nERA0~reg0.DATAIN
ENTRADA[48] => nERA1~reg0.DATAIN
ENTRADA[49] => nERA2~reg0.DATAIN
ENTRADA[50] => enaY~reg0.DATAIN
ENTRADA[51] => X[0]~reg0.DATAIN
ENTRADA[52] => X[1]~reg0.DATAIN
ENTRADA[53] => X[2]~reg0.DATAIN
ENTRADA[54] => nEX0~reg0.DATAIN
ENTRADA[55] => nEX1~reg0.DATAIN
ENTRADA[56] => nEX2~reg0.DATAIN
ENTRADA[57] => selmux~reg0.DATAIN
ENTRADA[58] => nDUPA~reg0.DATAIN
ENTRADA[59] => nOEUPA~reg0.DATAIN
ENTRADA[60] => UPA[0]~reg0.DATAIN
ENTRADA[61] => UPA[1]~reg0.DATAIN
ENTRADA[62] => UPA[2]~reg0.DATAIN
ENTRADA[63] => UPA[3]~reg0.DATAIN
ENTRADA[64] => UPA[4]~reg0.DATAIN
ENTRADA[65] => UPA[5]~reg0.DATAIN
ENTRADA[66] => UPA[6]~reg0.DATAIN
ENTRADA[67] => UPA[7]~reg0.DATAIN
ENTRADA[68] => UPA[8]~reg0.DATAIN
ENTRADA[69] => UPA[9]~reg0.DATAIN
ENTRADA[70] => selbus~reg0.DATAIN
ENTRADA[71] => nWA~reg0.DATAIN
ENTRADA[72] => EA[0]~reg0.DATAIN
ENTRADA[73] => EA[1]~reg0.DATAIN
ENTRADA[74] => nWB~reg0.DATAIN
ENTRADA[75] => EB[0]~reg0.DATAIN
ENTRADA[76] => EB[1]~reg0.DATAIN
ENTRADA[77] => nCRI~reg0.DATAIN
ENTRADA[78] => liga[0]~reg0.DATAIN
ENTRADA[79] => liga[1]~reg0.DATAIN
ENTRADA[80] => liga[2]~reg0.DATAIN
ENTRADA[81] => liga[3]~reg0.DATAIN
ENTRADA[82] => liga[4]~reg0.DATAIN
ENTRADA[83] => liga[5]~reg0.DATAIN
ENTRADA[84] => liga[6]~reg0.DATAIN
ENTRADA[85] => liga[7]~reg0.DATAIN
ENTRADA[86] => liga[8]~reg0.DATAIN
ENTRADA[87] => liga[9]~reg0.DATAIN
ENTRADA[88] => liga[10]~reg0.DATAIN
ENTRADA[89] => liga[11]~reg0.DATAIN
ENTRADA[90] => instruccion[0]~reg0.DATAIN
ENTRADA[91] => instruccion[1]~reg0.DATAIN
ENTRADA[92] => vf~reg0.DATAIN
ENTRADA[93] => prueba[0]~reg0.DATAIN
ENTRADA[94] => prueba[1]~reg0.DATAIN
ENTRADA[95] => prueba[2]~reg0.DATAIN
ENTRADA[96] => prueba[3]~reg0.DATAIN
ENTRADA[97] => prueba[4]~reg0.DATAIN
prueba[0] <= prueba[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
prueba[1] <= prueba[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
prueba[2] <= prueba[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
prueba[3] <= prueba[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
prueba[4] <= prueba[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
vf <= vf~reg0.DB_MAX_OUTPUT_PORT_TYPE
instruccion[0] <= instruccion[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
instruccion[1] <= instruccion[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
liga[0] <= liga[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
liga[1] <= liga[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
liga[2] <= liga[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
liga[3] <= liga[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
liga[4] <= liga[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
liga[5] <= liga[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
liga[6] <= liga[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
liga[7] <= liga[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
liga[8] <= liga[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
liga[9] <= liga[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
liga[10] <= liga[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
liga[11] <= liga[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
nCRI <= nCRI~reg0.DB_MAX_OUTPUT_PORT_TYPE
EB[0] <= EB[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
EB[1] <= EB[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
nWB <= nWB~reg0.DB_MAX_OUTPUT_PORT_TYPE
EA[0] <= EA[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
EA[1] <= EA[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
nWA <= nWA~reg0.DB_MAX_OUTPUT_PORT_TYPE
selbus <= selbus~reg0.DB_MAX_OUTPUT_PORT_TYPE
UPA[0] <= UPA[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
UPA[1] <= UPA[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
UPA[2] <= UPA[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
UPA[3] <= UPA[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
UPA[4] <= UPA[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
UPA[5] <= UPA[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
UPA[6] <= UPA[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
UPA[7] <= UPA[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
UPA[8] <= UPA[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
UPA[9] <= UPA[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
nOEUPA <= nOEUPA~reg0.DB_MAX_OUTPUT_PORT_TYPE
nDUPA <= nDUPA~reg0.DB_MAX_OUTPUT_PORT_TYPE
selmux <= selmux~reg0.DB_MAX_OUTPUT_PORT_TYPE
nEX2 <= nEX2~reg0.DB_MAX_OUTPUT_PORT_TYPE
nEX1 <= nEX1~reg0.DB_MAX_OUTPUT_PORT_TYPE
nEX0 <= nEX0~reg0.DB_MAX_OUTPUT_PORT_TYPE
X[0] <= X[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
X[1] <= X[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
X[2] <= X[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
enaY <= enaY~reg0.DB_MAX_OUTPUT_PORT_TYPE
nERA2 <= nERA2~reg0.DB_MAX_OUTPUT_PORT_TYPE
nERA1 <= nERA1~reg0.DB_MAX_OUTPUT_PORT_TYPE
nERA0 <= nERA0~reg0.DB_MAX_OUTPUT_PORT_TYPE
RA[0] <= RA[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
RA[1] <= RA[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
RA[2] <= RA[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
nEAP2 <= nEAP2~reg0.DB_MAX_OUTPUT_PORT_TYPE
nEAP1 <= nEAP1~reg0.DB_MAX_OUTPUT_PORT_TYPE
nEAP0 <= nEAP0~reg0.DB_MAX_OUTPUT_PORT_TYPE
AP[0] <= AP[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
AP[1] <= AP[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
AP[2] <= AP[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
nEPC2 <= nEPC2~reg0.DB_MAX_OUTPUT_PORT_TYPE
nEPC1 <= nEPC1~reg0.DB_MAX_OUTPUT_PORT_TYPE
nEPC0 <= nEPC0~reg0.DB_MAX_OUTPUT_PORT_TYPE
PC[0] <= PC[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PC[1] <= PC[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PC[2] <= PC[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
nCBD <= nCBD~reg0.DB_MAX_OUTPUT_PORT_TYPE
nAS <= nAS~reg0.DB_MAX_OUTPUT_PORT_TYPE
nRW <= nRW~reg0.DB_MAX_OUTPUT_PORT_TYPE
BD <= BD~reg0.DB_MAX_OUTPUT_PORT_TYPE
DINT <= DINT~reg0.DB_MAX_OUTPUT_PORT_TYPE
HINT <= HINT~reg0.DB_MAX_OUTPUT_PORT_TYPE
SET_IRQ <= SET_IRQ~reg0.DB_MAX_OUTPUT_PORT_TYPE
SET_XIRQ <= SET_XIRQ~reg0.DB_MAX_OUTPUT_PORT_TYPE
B9 <= B9~reg0.DB_MAX_OUTPUT_PORT_TYPE
B8 <= B8~reg0.DB_MAX_OUTPUT_PORT_TYPE
B7 <= B7~reg0.DB_MAX_OUTPUT_PORT_TYPE
B6 <= B6~reg0.DB_MAX_OUTPUT_PORT_TYPE
B5 <= B5~reg0.DB_MAX_OUTPUT_PORT_TYPE
B4 <= B4~reg0.DB_MAX_OUTPUT_PORT_TYPE
B3 <= B3~reg0.DB_MAX_OUTPUT_PORT_TYPE
B2 <= B2~reg0.DB_MAX_OUTPUT_PORT_TYPE
B1 <= B1~reg0.DB_MAX_OUTPUT_PORT_TYPE
B0 <= B0~reg0.DB_MAX_OUTPUT_PORT_TYPE
CC <= CC~reg0.DB_MAX_OUTPUT_PORT_TYPE
CN <= CN~reg0.DB_MAX_OUTPUT_PORT_TYPE
CV <= CV~reg0.DB_MAX_OUTPUT_PORT_TYPE
CZ <= CZ~reg0.DB_MAX_OUTPUT_PORT_TYPE
CI <= CI~reg0.DB_MAX_OUTPUT_PORT_TYPE
CH <= CH~reg0.DB_MAX_OUTPUT_PORT_TYPE
CX <= CX~reg0.DB_MAX_OUTPUT_PORT_TYPE
CS <= CS~reg0.DB_MAX_OUTPUT_PORT_TYPE
nHB <= nHB~reg0.DB_MAX_OUTPUT_PORT_TYPE
ACCSEC <= ACCSEC~reg0.DB_MAX_OUTPUT_PORT_TYPE
nEI <= nEI~reg0.DB_MAX_OUTPUT_PORT_TYPE
nEX <= nEX~reg0.DB_MAX_OUTPUT_PORT_TYPE
nWI <= nWI~reg0.DB_MAX_OUTPUT_PORT_TYPE
nWN <= nWN~reg0.DB_MAX_OUTPUT_PORT_TYPE


|m68hc11|secuenciador:inst7|memory:inst1
dir[0] => mem.RADDR
dir[1] => mem.RADDR1
dir[2] => mem.RADDR2
dir[3] => mem.RADDR3
dir[4] => mem.RADDR4
dir[5] => mem.RADDR5
dir[6] => mem.RADDR6
dir[7] => mem.RADDR7
dir[8] => mem.RADDR8
dir[9] => mem.RADDR9
dir[10] => mem.RADDR10
dir[11] => mem.RADDR11
data[0] <= mem.DATAOUT
data[1] <= mem.DATAOUT1
data[2] <= mem.DATAOUT2
data[3] <= mem.DATAOUT3
data[4] <= mem.DATAOUT4
data[5] <= mem.DATAOUT5
data[6] <= mem.DATAOUT6
data[7] <= mem.DATAOUT7
data[8] <= mem.DATAOUT8
data[9] <= mem.DATAOUT9
data[10] <= mem.DATAOUT10
data[11] <= mem.DATAOUT11
data[12] <= mem.DATAOUT12
data[13] <= mem.DATAOUT13
data[14] <= mem.DATAOUT14
data[15] <= mem.DATAOUT15
data[16] <= mem.DATAOUT16
data[17] <= mem.DATAOUT17
data[18] <= mem.DATAOUT18
data[19] <= mem.DATAOUT19
data[20] <= mem.DATAOUT20
data[21] <= mem.DATAOUT21
data[22] <= mem.DATAOUT22
data[23] <= mem.DATAOUT23
data[24] <= mem.DATAOUT24
data[25] <= mem.DATAOUT25
data[26] <= mem.DATAOUT26
data[27] <= mem.DATAOUT27
data[28] <= mem.DATAOUT28
data[29] <= mem.DATAOUT29
data[30] <= mem.DATAOUT30
data[31] <= mem.DATAOUT31
data[32] <= mem.DATAOUT32
data[33] <= mem.DATAOUT33
data[34] <= mem.DATAOUT34
data[35] <= mem.DATAOUT35
data[36] <= mem.DATAOUT36
data[37] <= mem.DATAOUT37
data[38] <= mem.DATAOUT38
data[39] <= mem.DATAOUT39
data[40] <= mem.DATAOUT40
data[41] <= mem.DATAOUT41
data[42] <= mem.DATAOUT42
data[43] <= mem.DATAOUT43
data[44] <= mem.DATAOUT44
data[45] <= mem.DATAOUT45
data[46] <= mem.DATAOUT46
data[47] <= mem.DATAOUT47
data[48] <= mem.DATAOUT48
data[49] <= mem.DATAOUT49
data[50] <= mem.DATAOUT50
data[51] <= mem.DATAOUT51
data[52] <= mem.DATAOUT52
data[53] <= mem.DATAOUT53
data[54] <= mem.DATAOUT54
data[55] <= mem.DATAOUT55
data[56] <= mem.DATAOUT56
data[57] <= mem.DATAOUT57
data[58] <= mem.DATAOUT58
data[59] <= mem.DATAOUT59
data[60] <= mem.DATAOUT60
data[61] <= mem.DATAOUT61
data[62] <= mem.DATAOUT62
data[63] <= mem.DATAOUT63
data[64] <= mem.DATAOUT64
data[65] <= mem.DATAOUT65
data[66] <= mem.DATAOUT66
data[67] <= mem.DATAOUT67
data[68] <= mem.DATAOUT68
data[69] <= mem.DATAOUT69
data[70] <= mem.DATAOUT70
data[71] <= mem.DATAOUT71
data[72] <= mem.DATAOUT72
data[73] <= mem.DATAOUT73
data[74] <= mem.DATAOUT74
data[75] <= mem.DATAOUT75
data[76] <= mem.DATAOUT76
data[77] <= mem.DATAOUT77
data[78] <= mem.DATAOUT78
data[79] <= mem.DATAOUT79
data[80] <= mem.DATAOUT80
data[81] <= mem.DATAOUT81
data[82] <= mem.DATAOUT82
data[83] <= mem.DATAOUT83
data[84] <= mem.DATAOUT84
data[85] <= mem.DATAOUT85
data[86] <= mem.DATAOUT86
data[87] <= mem.DATAOUT87
data[88] <= mem.DATAOUT88
data[89] <= mem.DATAOUT89
data[90] <= mem.DATAOUT90
data[91] <= mem.DATAOUT91
data[92] <= mem.DATAOUT92
data[93] <= mem.DATAOUT93
data[94] <= mem.DATAOUT94
data[95] <= mem.DATAOUT95
data[96] <= mem.DATAOUT96
data[97] <= mem.DATAOUT97


|m68hc11|secuenciador:inst7|BUSMUX:inst5
dataa[0] => lpm_mux:$00000.data[0][0]
dataa[1] => lpm_mux:$00000.data[0][1]
dataa[2] => lpm_mux:$00000.data[0][2]
dataa[3] => lpm_mux:$00000.data[0][3]
dataa[4] => lpm_mux:$00000.data[0][4]
dataa[5] => lpm_mux:$00000.data[0][5]
dataa[6] => lpm_mux:$00000.data[0][6]
dataa[7] => lpm_mux:$00000.data[0][7]
dataa[8] => lpm_mux:$00000.data[0][8]
dataa[9] => lpm_mux:$00000.data[0][9]
dataa[10] => lpm_mux:$00000.data[0][10]
dataa[11] => lpm_mux:$00000.data[0][11]
datab[0] => lpm_mux:$00000.data[1][0]
datab[1] => lpm_mux:$00000.data[1][1]
datab[2] => lpm_mux:$00000.data[1][2]
datab[3] => lpm_mux:$00000.data[1][3]
datab[4] => lpm_mux:$00000.data[1][4]
datab[5] => lpm_mux:$00000.data[1][5]
datab[6] => lpm_mux:$00000.data[1][6]
datab[7] => lpm_mux:$00000.data[1][7]
datab[8] => lpm_mux:$00000.data[1][8]
datab[9] => lpm_mux:$00000.data[1][9]
datab[10] => lpm_mux:$00000.data[1][10]
datab[11] => lpm_mux:$00000.data[1][11]
sel => lpm_mux:$00000.sel[0]
result[0] <= lpm_mux:$00000.result[0]
result[1] <= lpm_mux:$00000.result[1]
result[2] <= lpm_mux:$00000.result[2]
result[3] <= lpm_mux:$00000.result[3]
result[4] <= lpm_mux:$00000.result[4]
result[5] <= lpm_mux:$00000.result[5]
result[6] <= lpm_mux:$00000.result[6]
result[7] <= lpm_mux:$00000.result[7]
result[8] <= lpm_mux:$00000.result[8]
result[9] <= lpm_mux:$00000.result[9]
result[10] <= lpm_mux:$00000.result[10]
result[11] <= lpm_mux:$00000.result[11]


|m68hc11|secuenciador:inst7|BUSMUX:inst5|lpm_mux:$00000
data[0][0] => mux_f7c:auto_generated.data[0]
data[0][1] => mux_f7c:auto_generated.data[1]
data[0][2] => mux_f7c:auto_generated.data[2]
data[0][3] => mux_f7c:auto_generated.data[3]
data[0][4] => mux_f7c:auto_generated.data[4]
data[0][5] => mux_f7c:auto_generated.data[5]
data[0][6] => mux_f7c:auto_generated.data[6]
data[0][7] => mux_f7c:auto_generated.data[7]
data[0][8] => mux_f7c:auto_generated.data[8]
data[0][9] => mux_f7c:auto_generated.data[9]
data[0][10] => mux_f7c:auto_generated.data[10]
data[0][11] => mux_f7c:auto_generated.data[11]
data[1][0] => mux_f7c:auto_generated.data[12]
data[1][1] => mux_f7c:auto_generated.data[13]
data[1][2] => mux_f7c:auto_generated.data[14]
data[1][3] => mux_f7c:auto_generated.data[15]
data[1][4] => mux_f7c:auto_generated.data[16]
data[1][5] => mux_f7c:auto_generated.data[17]
data[1][6] => mux_f7c:auto_generated.data[18]
data[1][7] => mux_f7c:auto_generated.data[19]
data[1][8] => mux_f7c:auto_generated.data[20]
data[1][9] => mux_f7c:auto_generated.data[21]
data[1][10] => mux_f7c:auto_generated.data[22]
data[1][11] => mux_f7c:auto_generated.data[23]
sel[0] => mux_f7c:auto_generated.sel[0]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_f7c:auto_generated.result[0]
result[1] <= mux_f7c:auto_generated.result[1]
result[2] <= mux_f7c:auto_generated.result[2]
result[3] <= mux_f7c:auto_generated.result[3]
result[4] <= mux_f7c:auto_generated.result[4]
result[5] <= mux_f7c:auto_generated.result[5]
result[6] <= mux_f7c:auto_generated.result[6]
result[7] <= mux_f7c:auto_generated.result[7]
result[8] <= mux_f7c:auto_generated.result[8]
result[9] <= mux_f7c:auto_generated.result[9]
result[10] <= mux_f7c:auto_generated.result[10]
result[11] <= mux_f7c:auto_generated.result[11]


|m68hc11|secuenciador:inst7|BUSMUX:inst5|lpm_mux:$00000|mux_f7c:auto_generated
data[0] => result_node[0].IN1
data[1] => result_node[1].IN1
data[2] => result_node[2].IN1
data[3] => result_node[3].IN1
data[4] => result_node[4].IN1
data[5] => result_node[5].IN1
data[6] => result_node[6].IN1
data[7] => result_node[7].IN1
data[8] => result_node[8].IN1
data[9] => result_node[9].IN1
data[10] => result_node[10].IN1
data[11] => result_node[11].IN1
data[12] => result_node[0].IN1
data[13] => result_node[1].IN1
data[14] => result_node[2].IN1
data[15] => result_node[3].IN1
data[16] => result_node[4].IN1
data[17] => result_node[5].IN1
data[18] => result_node[6].IN1
data[19] => result_node[7].IN1
data[20] => result_node[8].IN1
data[21] => result_node[9].IN1
data[22] => result_node[10].IN1
data[23] => result_node[11].IN1
result[0] <= result_node[0].DB_MAX_OUTPUT_PORT_TYPE
result[1] <= result_node[1].DB_MAX_OUTPUT_PORT_TYPE
result[2] <= result_node[2].DB_MAX_OUTPUT_PORT_TYPE
result[3] <= result_node[3].DB_MAX_OUTPUT_PORT_TYPE
result[4] <= result_node[4].DB_MAX_OUTPUT_PORT_TYPE
result[5] <= result_node[5].DB_MAX_OUTPUT_PORT_TYPE
result[6] <= result_node[6].DB_MAX_OUTPUT_PORT_TYPE
result[7] <= result_node[7].DB_MAX_OUTPUT_PORT_TYPE
result[8] <= result_node[8].DB_MAX_OUTPUT_PORT_TYPE
result[9] <= result_node[9].DB_MAX_OUTPUT_PORT_TYPE
result[10] <= result_node[10].DB_MAX_OUTPUT_PORT_TYPE
result[11] <= result_node[11].DB_MAX_OUTPUT_PORT_TYPE
sel[0] => result_node[11].IN0
sel[0] => _.IN0
sel[0] => result_node[10].IN0
sel[0] => _.IN0
sel[0] => result_node[9].IN0
sel[0] => _.IN0
sel[0] => result_node[8].IN0
sel[0] => _.IN0
sel[0] => result_node[7].IN0
sel[0] => _.IN0
sel[0] => result_node[6].IN0
sel[0] => _.IN0
sel[0] => result_node[5].IN0
sel[0] => _.IN0
sel[0] => result_node[4].IN0
sel[0] => _.IN0
sel[0] => result_node[3].IN0
sel[0] => _.IN0
sel[0] => result_node[2].IN0
sel[0] => _.IN0
sel[0] => result_node[1].IN0
sel[0] => _.IN0
sel[0] => result_node[0].IN0
sel[0] => _.IN0


|m68hc11|secuenciador:inst7|logica_seleccion:inst3
inst[0] => Mux0.IN9
inst[0] => Mux1.IN5
inst[0] => Mux2.IN5
inst[0] => Mux3.IN5
inst[1] => Mux0.IN8
inst[1] => Mux1.IN4
inst[1] => Mux2.IN4
inst[1] => Mux3.IN4
CC => Mux0.IN10
SELECTOR <= Mux0.DB_MAX_OUTPUT_PORT_TYPE
PL <= Mux1.DB_MAX_OUTPUT_PORT_TYPE
MAP1 <= Mux2.DB_MAX_OUTPUT_PORT_TYPE
VECT <= Mux3.DB_MAX_OUTPUT_PORT_TYPE


|m68hc11|secuenciador:inst7|MUX:inst6
data[0] => lpm_mux:$00001.data[0][0]
data[1] => lpm_mux:$00001.data[1][0]
data[2] => lpm_mux:$00001.data[2][0]
data[3] => lpm_mux:$00001.data[3][0]
data[4] => lpm_mux:$00001.data[4][0]
data[5] => lpm_mux:$00001.data[5][0]
data[6] => lpm_mux:$00001.data[6][0]
data[7] => lpm_mux:$00001.data[7][0]
data[8] => lpm_mux:$00001.data[8][0]
data[9] => lpm_mux:$00001.data[9][0]
data[10] => lpm_mux:$00001.data[10][0]
data[11] => lpm_mux:$00001.data[11][0]
data[12] => lpm_mux:$00001.data[12][0]
data[13] => lpm_mux:$00001.data[13][0]
data[14] => lpm_mux:$00001.data[14][0]
data[15] => lpm_mux:$00001.data[15][0]
data[16] => lpm_mux:$00001.data[16][0]
data[17] => lpm_mux:$00001.data[17][0]
data[18] => lpm_mux:$00001.data[18][0]
data[19] => lpm_mux:$00001.data[19][0]
data[20] => lpm_mux:$00001.data[20][0]
data[21] => lpm_mux:$00001.data[21][0]
data[22] => lpm_mux:$00001.data[22][0]
data[23] => lpm_mux:$00001.data[23][0]
data[24] => lpm_mux:$00001.data[24][0]
data[25] => lpm_mux:$00001.data[25][0]
data[26] => lpm_mux:$00001.data[26][0]
data[27] => lpm_mux:$00001.data[27][0]
data[28] => lpm_mux:$00001.data[28][0]
data[29] => lpm_mux:$00001.data[29][0]
data[30] => lpm_mux:$00001.data[30][0]
data[31] => lpm_mux:$00001.data[31][0]
sel[0] => lpm_mux:$00001.sel[0]
sel[1] => lpm_mux:$00001.sel[1]
sel[2] => lpm_mux:$00001.sel[2]
sel[3] => lpm_mux:$00001.sel[3]
sel[4] => lpm_mux:$00001.sel[4]
result <= lpm_mux:$00001.result[0]


|m68hc11|secuenciador:inst7|MUX:inst6|lpm_mux:$00001
data[0][0] => mux_k7c:auto_generated.data[0]
data[1][0] => mux_k7c:auto_generated.data[1]
data[2][0] => mux_k7c:auto_generated.data[2]
data[3][0] => mux_k7c:auto_generated.data[3]
data[4][0] => mux_k7c:auto_generated.data[4]
data[5][0] => mux_k7c:auto_generated.data[5]
data[6][0] => mux_k7c:auto_generated.data[6]
data[7][0] => mux_k7c:auto_generated.data[7]
data[8][0] => mux_k7c:auto_generated.data[8]
data[9][0] => mux_k7c:auto_generated.data[9]
data[10][0] => mux_k7c:auto_generated.data[10]
data[11][0] => mux_k7c:auto_generated.data[11]
data[12][0] => mux_k7c:auto_generated.data[12]
data[13][0] => mux_k7c:auto_generated.data[13]
data[14][0] => mux_k7c:auto_generated.data[14]
data[15][0] => mux_k7c:auto_generated.data[15]
data[16][0] => mux_k7c:auto_generated.data[16]
data[17][0] => mux_k7c:auto_generated.data[17]
data[18][0] => mux_k7c:auto_generated.data[18]
data[19][0] => mux_k7c:auto_generated.data[19]
data[20][0] => mux_k7c:auto_generated.data[20]
data[21][0] => mux_k7c:auto_generated.data[21]
data[22][0] => mux_k7c:auto_generated.data[22]
data[23][0] => mux_k7c:auto_generated.data[23]
data[24][0] => mux_k7c:auto_generated.data[24]
data[25][0] => mux_k7c:auto_generated.data[25]
data[26][0] => mux_k7c:auto_generated.data[26]
data[27][0] => mux_k7c:auto_generated.data[27]
data[28][0] => mux_k7c:auto_generated.data[28]
data[29][0] => mux_k7c:auto_generated.data[29]
data[30][0] => mux_k7c:auto_generated.data[30]
data[31][0] => mux_k7c:auto_generated.data[31]
sel[0] => mux_k7c:auto_generated.sel[0]
sel[1] => mux_k7c:auto_generated.sel[1]
sel[2] => mux_k7c:auto_generated.sel[2]
sel[3] => mux_k7c:auto_generated.sel[3]
sel[4] => mux_k7c:auto_generated.sel[4]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_k7c:auto_generated.result[0]


|m68hc11|secuenciador:inst7|MUX:inst6|lpm_mux:$00001|mux_k7c:auto_generated
data[0] => _.IN0
data[0] => _.IN0
data[0] => _.IN0
data[0] => _.IN0
data[1] => _.IN0
data[1] => _.IN0
data[2] => _.IN1
data[2] => _.IN1
data[2] => _.IN1
data[2] => _.IN1
data[3] => _.IN0
data[3] => _.IN0
data[4] => _.IN0
data[4] => _.IN0
data[5] => _.IN0
data[6] => _.IN1
data[6] => _.IN1
data[7] => _.IN0
data[8] => _.IN0
data[8] => _.IN0
data[8] => _.IN0
data[8] => _.IN0
data[9] => _.IN0
data[9] => _.IN0
data[10] => _.IN1
data[10] => _.IN1
data[10] => _.IN1
data[10] => _.IN1
data[11] => _.IN0
data[11] => _.IN0
data[12] => _.IN0
data[12] => _.IN0
data[13] => _.IN0
data[14] => _.IN1
data[14] => _.IN1
data[15] => _.IN0
data[16] => _.IN0
data[16] => _.IN0
data[16] => _.IN0
data[16] => _.IN0
data[17] => _.IN0
data[17] => _.IN0
data[18] => _.IN1
data[18] => _.IN1
data[18] => _.IN1
data[18] => _.IN1
data[19] => _.IN0
data[19] => _.IN0
data[20] => _.IN0
data[20] => _.IN0
data[21] => _.IN0
data[22] => _.IN1
data[22] => _.IN1
data[23] => _.IN0
data[24] => _.IN0
data[24] => _.IN0
data[24] => _.IN0
data[24] => _.IN0
data[25] => _.IN0
data[25] => _.IN0
data[26] => _.IN1
data[26] => _.IN1
data[26] => _.IN1
data[26] => _.IN1
data[27] => _.IN0
data[27] => _.IN0
data[28] => _.IN0
data[28] => _.IN0
data[29] => _.IN0
data[30] => _.IN1
data[30] => _.IN1
data[31] => _.IN0
result[0] <= result_node[0].DB_MAX_OUTPUT_PORT_TYPE
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[2] => _.IN1
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN1
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN0
sel[3] => _.IN0
sel[3] => _.IN0
sel[3] => _.IN0
sel[3] => _.IN0
sel[3] => _.IN0
sel[3] => _.IN0
sel[3] => _.IN0
sel[3] => _.IN0
sel[4] => result_node[0].IN0
sel[4] => _.IN0


|m68hc11|secuenciador:inst7|registro_MicroInst:inst4
RELOJ => valor_interno[0].CLK
RELOJ => valor_interno[1].CLK
RELOJ => valor_interno[2].CLK
RELOJ => valor_interno[3].CLK
RELOJ => valor_interno[4].CLK
RELOJ => valor_interno[5].CLK
RELOJ => valor_interno[6].CLK
RELOJ => valor_interno[7].CLK
RELOJ => valor_interno[8].CLK
RELOJ => valor_interno[9].CLK
RELOJ => valor_interno[10].CLK
RELOJ => valor_interno[11].CLK
RESET => valor_interno[0].ACLR
RESET => valor_interno[1].ACLR
RESET => valor_interno[2].ACLR
RESET => valor_interno[3].ACLR
RESET => valor_interno[4].ACLR
RESET => valor_interno[5].ACLR
RESET => valor_interno[6].ACLR
RESET => valor_interno[7].ACLR
RESET => valor_interno[8].ACLR
RESET => valor_interno[9].ACLR
RESET => valor_interno[10].ACLR
RESET => valor_interno[11].ACLR
ENTRADA[0] => Add0.IN24
ENTRADA[1] => Add0.IN23
ENTRADA[2] => Add0.IN22
ENTRADA[3] => Add0.IN21
ENTRADA[4] => Add0.IN20
ENTRADA[5] => Add0.IN19
ENTRADA[6] => Add0.IN18
ENTRADA[7] => Add0.IN17
ENTRADA[8] => Add0.IN16
ENTRADA[9] => Add0.IN15
ENTRADA[10] => Add0.IN14
ENTRADA[11] => Add0.IN13
SALIDA[0] <= valor_interno[0].DB_MAX_OUTPUT_PORT_TYPE
SALIDA[1] <= valor_interno[1].DB_MAX_OUTPUT_PORT_TYPE
SALIDA[2] <= valor_interno[2].DB_MAX_OUTPUT_PORT_TYPE
SALIDA[3] <= valor_interno[3].DB_MAX_OUTPUT_PORT_TYPE
SALIDA[4] <= valor_interno[4].DB_MAX_OUTPUT_PORT_TYPE
SALIDA[5] <= valor_interno[5].DB_MAX_OUTPUT_PORT_TYPE
SALIDA[6] <= valor_interno[6].DB_MAX_OUTPUT_PORT_TYPE
SALIDA[7] <= valor_interno[7].DB_MAX_OUTPUT_PORT_TYPE
SALIDA[8] <= valor_interno[8].DB_MAX_OUTPUT_PORT_TYPE
SALIDA[9] <= valor_interno[9].DB_MAX_OUTPUT_PORT_TYPE
SALIDA[10] <= valor_interno[10].DB_MAX_OUTPUT_PORT_TYPE
SALIDA[11] <= valor_interno[11].DB_MAX_OUTPUT_PORT_TYPE


|m68hc11|sensa_boton:inst14
BOTON => ESIGUIENTE.DATAIN
BOTON => RELOJ.DATAB
CLK => ESIGUIENTE.CLK
CLK => RELOJ~reg0.CLK
RELOJ <= RELOJ~reg0.DB_MAX_OUTPUT_PORT_TYPE
EPRESENTE <= ESIGUIENTE.DB_MAX_OUTPUT_PORT_TYPE


|m68hc11|registro_instruccion:inst8
RELOJ => instruct_int[0].CLK
RELOJ => instruct_int[1].CLK
RELOJ => instruct_int[2].CLK
RELOJ => instruct_int[3].CLK
RELOJ => instruct_int[4].CLK
RELOJ => instruct_int[5].CLK
RELOJ => instruct_int[6].CLK
RELOJ => instruct_int[7].CLK
RELOJ => valor_interno[0].CLK
RELOJ => valor_interno[1].CLK
RELOJ => valor_interno[2].CLK
RELOJ => valor_interno[3].CLK
RELOJ => valor_interno[4].CLK
RELOJ => valor_interno[5].CLK
RELOJ => valor_interno[6].CLK
RELOJ => valor_interno[7].CLK
RELOJ => valor_interno[8].CLK
RELOJ => valor_interno[9].CLK
RELOJ => valor_interno[10].CLK
RELOJ => valor_interno[11].CLK
ENA => valor_interno[0].ENA
ENA => instruct_int[0].ENA
ENA => instruct_int[1].ENA
ENA => instruct_int[2].ENA
ENA => instruct_int[3].ENA
ENA => instruct_int[4].ENA
ENA => instruct_int[5].ENA
ENA => instruct_int[6].ENA
ENA => instruct_int[7].ENA
ENA => valor_interno[1].ENA
ENA => valor_interno[2].ENA
ENA => valor_interno[3].ENA
ENA => valor_interno[4].ENA
ENA => valor_interno[5].ENA
ENA => valor_interno[6].ENA
ENA => valor_interno[7].ENA
ENA => valor_interno[8].ENA
ENA => valor_interno[9].ENA
ENA => valor_interno[10].ENA
ENA => valor_interno[11].ENA
RESET => valor_interno[0].ACLR
RESET => valor_interno[1].ACLR
RESET => valor_interno[2].ACLR
RESET => valor_interno[3].ACLR
RESET => valor_interno[4].ACLR
RESET => valor_interno[5].ACLR
RESET => valor_interno[6].ACLR
RESET => valor_interno[7].ACLR
RESET => valor_interno[8].ACLR
RESET => valor_interno[9].ACLR
RESET => valor_interno[10].ACLR
RESET => valor_interno[11].ACLR
RESET => instruct_int[0].ACLR
RESET => instruct_int[1].ACLR
RESET => instruct_int[2].ACLR
RESET => instruct_int[3].ACLR
RESET => instruct_int[4].ACLR
RESET => instruct_int[5].ACLR
RESET => instruct_int[6].ACLR
RESET => instruct_int[7].ACLR
ENTRADA[0] => instruct_int[0].DATAIN
ENTRADA[0] => valor_interno[4].DATAIN
ENTRADA[1] => instruct_int[1].DATAIN
ENTRADA[1] => valor_interno[5].DATAIN
ENTRADA[2] => instruct_int[2].DATAIN
ENTRADA[2] => valor_interno[6].DATAIN
ENTRADA[3] => instruct_int[3].DATAIN
ENTRADA[3] => valor_interno[7].DATAIN
ENTRADA[4] => instruct_int[4].DATAIN
ENTRADA[4] => valor_interno[8].DATAIN
ENTRADA[5] => instruct_int[5].DATAIN
ENTRADA[5] => valor_interno[9].DATAIN
ENTRADA[6] => instruct_int[6].DATAIN
ENTRADA[6] => valor_interno[10].DATAIN
ENTRADA[7] => instruct_int[7].DATAIN
ENTRADA[7] => valor_interno[11].DATAIN
INSTRUCT_D[0] <= instruct_int[0].DB_MAX_OUTPUT_PORT_TYPE
INSTRUCT_D[1] <= instruct_int[1].DB_MAX_OUTPUT_PORT_TYPE
INSTRUCT_D[2] <= instruct_int[2].DB_MAX_OUTPUT_PORT_TYPE
INSTRUCT_D[3] <= instruct_int[3].DB_MAX_OUTPUT_PORT_TYPE
INSTRUCT_D[4] <= instruct_int[4].DB_MAX_OUTPUT_PORT_TYPE
INSTRUCT_D[5] <= instruct_int[5].DB_MAX_OUTPUT_PORT_TYPE
INSTRUCT_D[6] <= instruct_int[6].DB_MAX_OUTPUT_PORT_TYPE
INSTRUCT_D[7] <= instruct_int[7].DB_MAX_OUTPUT_PORT_TYPE
SALIDA[0] <= valor_interno[0].DB_MAX_OUTPUT_PORT_TYPE
SALIDA[1] <= valor_interno[1].DB_MAX_OUTPUT_PORT_TYPE
SALIDA[2] <= valor_interno[2].DB_MAX_OUTPUT_PORT_TYPE
SALIDA[3] <= valor_interno[3].DB_MAX_OUTPUT_PORT_TYPE
SALIDA[4] <= valor_interno[4].DB_MAX_OUTPUT_PORT_TYPE
SALIDA[5] <= valor_interno[5].DB_MAX_OUTPUT_PORT_TYPE
SALIDA[6] <= valor_interno[6].DB_MAX_OUTPUT_PORT_TYPE
SALIDA[7] <= valor_interno[7].DB_MAX_OUTPUT_PORT_TYPE
SALIDA[8] <= valor_interno[8].DB_MAX_OUTPUT_PORT_TYPE
SALIDA[9] <= valor_interno[9].DB_MAX_OUTPUT_PORT_TYPE
SALIDA[10] <= valor_interno[10].DB_MAX_OUTPUT_PORT_TYPE
SALIDA[11] <= valor_interno[11].DB_MAX_OUTPUT_PORT_TYPE


|m68hc11|acumulador:ACCA
E[0] => Equal0.IN3
E[0] => Equal1.IN3
E[0] => Equal2.IN3
E[1] => Equal0.IN2
E[1] => Equal1.IN2
E[1] => Equal2.IN2
A[0] <> A[0]
A[1] <> A[1]
A[2] <> A[2]
A[3] <> A[3]
A[4] <> A[4]
A[5] <> A[5]
A[6] <> A[6]
A[7] <> A[7]
B[0] <> B[0]
B[1] <> B[1]
B[2] <> B[2]
B[3] <> B[3]
B[4] <> B[4]
B[5] <> B[5]
B[6] <> B[6]
B[7] <> B[7]
C[0] <= C[0].DB_MAX_OUTPUT_PORT_TYPE
C[1] <= C[1].DB_MAX_OUTPUT_PORT_TYPE
C[2] <= C[2].DB_MAX_OUTPUT_PORT_TYPE
C[3] <= C[3].DB_MAX_OUTPUT_PORT_TYPE
C[4] <= C[4].DB_MAX_OUTPUT_PORT_TYPE
C[5] <= C[5].DB_MAX_OUTPUT_PORT_TYPE
C[6] <= C[6].DB_MAX_OUTPUT_PORT_TYPE
C[7] <= C[7].DB_MAX_OUTPUT_PORT_TYPE
nW => TRI_STATE.IN1
nW => TRI_STATE.IN1
nW => TRI_STATE.IN1
nW => data_out[0].ENA
nW => data_out[1].ENA
nW => data_out[2].ENA
nW => data_out[3].ENA
nW => data_out[4].ENA
nW => data_out[5].ENA
nW => data_out[6].ENA
nW => data_out[7].ENA
clk => data_out[0].CLK
clk => data_out[1].CLK
clk => data_out[2].CLK
clk => data_out[3].CLK
clk => data_out[4].CLK
clk => data_out[5].CLK
clk => data_out[6].CLK
clk => data_out[7].CLK
RESET => data_out[0].ACLR
RESET => data_out[1].ACLR
RESET => data_out[2].ACLR
RESET => data_out[3].ACLR
RESET => data_out[4].ACLR
RESET => data_out[5].ACLR
RESET => data_out[6].ACLR
RESET => data_out[7].ACLR
Z <= WideOr0.DB_MAX_OUTPUT_PORT_TYPE
N <= data_out[7].DB_MAX_OUTPUT_PORT_TYPE
Debug[0] <= data_out[0].DB_MAX_OUTPUT_PORT_TYPE
Debug[1] <= data_out[1].DB_MAX_OUTPUT_PORT_TYPE
Debug[2] <= data_out[2].DB_MAX_OUTPUT_PORT_TYPE
Debug[3] <= data_out[3].DB_MAX_OUTPUT_PORT_TYPE
Debug[4] <= data_out[4].DB_MAX_OUTPUT_PORT_TYPE
Debug[5] <= data_out[5].DB_MAX_OUTPUT_PORT_TYPE
Debug[6] <= data_out[6].DB_MAX_OUTPUT_PORT_TYPE
Debug[7] <= data_out[7].DB_MAX_OUTPUT_PORT_TYPE


|m68hc11|bufferDataBus:bufferAlta
PortL[0] <> PortL[0]
PortL[1] <> PortL[1]
PortL[2] <> PortL[2]
PortL[3] <> PortL[3]
PortL[4] <> PortL[4]
PortL[5] <> PortL[5]
PortL[6] <> PortL[6]
PortL[7] <> PortL[7]
PortR[0] <> PortR[0]
PortR[1] <> PortR[1]
PortR[2] <> PortR[2]
PortR[3] <> PortR[3]
PortR[4] <> PortR[4]
PortR[5] <> PortR[5]
PortR[6] <> PortR[6]
PortR[7] <> PortR[7]
nRW => PortL.IN0
nRW => PortR.IN0
BD => PortR.IN1
BD => PortL.IN1


|m68hc11|bufferDataBus:bufferBaja
PortL[0] <> PortL[0]
PortL[1] <> PortL[1]
PortL[2] <> PortL[2]
PortL[3] <> PortL[3]
PortL[4] <> PortL[4]
PortL[5] <> PortL[5]
PortL[6] <> PortL[6]
PortL[7] <> PortL[7]
PortR[0] <> PortR[0]
PortR[1] <> PortR[1]
PortR[2] <> PortR[2]
PortR[3] <> PortR[3]
PortR[4] <> PortR[4]
PortR[5] <> PortR[5]
PortR[6] <> PortR[6]
PortR[7] <> PortR[7]
nRW => PortL.IN0
nRW => PortR.IN0
BD => PortR.IN1
BD => PortL.IN1


|m68hc11|ram:inst6
address[0] => mem~15.DATAIN
address[0] => mem.WADDR
address[0] => mem.RADDR
address[1] => mem~14.DATAIN
address[1] => mem.WADDR1
address[1] => mem.RADDR1
address[2] => mem~13.DATAIN
address[2] => mem.WADDR2
address[2] => mem.RADDR2
address[3] => mem~12.DATAIN
address[3] => mem.WADDR3
address[3] => mem.RADDR3
address[4] => mem~11.DATAIN
address[4] => mem.WADDR4
address[4] => mem.RADDR4
address[5] => mem~10.DATAIN
address[5] => mem.WADDR5
address[5] => mem.RADDR5
address[6] => mem~9.DATAIN
address[6] => mem.WADDR6
address[6] => mem.RADDR6
address[7] => mem~8.DATAIN
address[7] => mem.WADDR7
address[7] => mem.RADDR7
address[8] => mem~7.DATAIN
address[8] => mem.WADDR8
address[8] => mem.RADDR8
address[9] => mem~6.DATAIN
address[9] => mem.WADDR9
address[9] => mem.RADDR9
address[10] => mem~5.DATAIN
address[10] => mem.WADDR10
address[10] => mem.RADDR10
address[11] => mem~4.DATAIN
address[11] => mem.WADDR11
address[11] => mem.RADDR11
address[12] => mem~3.DATAIN
address[12] => mem.WADDR12
address[12] => mem.RADDR12
address[13] => mem~2.DATAIN
address[13] => mem.WADDR13
address[13] => mem.RADDR13
address[14] => mem~1.DATAIN
address[14] => mem.WADDR14
address[14] => mem.RADDR14
address[15] => mem~0.DATAIN
address[15] => mem.WADDR15
address[15] => mem.RADDR15
data[0] <> data[0]
data[1] <> data[1]
data[2] <> data[2]
data[3] <> data[3]
data[4] <> data[4]
data[5] <> data[5]
data[6] <> data[6]
data[7] <> data[7]
Wn => MEM_READ.IN0
Wn => MEM_WRITE.IN0
CSn => MEM_READ.IN1
CSn => MEM_WRITE.IN1
clk => mem~24.CLK
clk => mem~0.CLK
clk => mem~1.CLK
clk => mem~2.CLK
clk => mem~3.CLK
clk => mem~4.CLK
clk => mem~5.CLK
clk => mem~6.CLK
clk => mem~7.CLK
clk => mem~8.CLK
clk => mem~9.CLK
clk => mem~10.CLK
clk => mem~11.CLK
clk => mem~12.CLK
clk => mem~13.CLK
clk => mem~14.CLK
clk => mem~15.CLK
clk => mem~16.CLK
clk => mem~17.CLK
clk => mem~18.CLK
clk => mem~19.CLK
clk => mem~20.CLK
clk => mem~21.CLK
clk => mem~22.CLK
clk => mem~23.CLK
clk => mem.CLK0


|m68hc11|registro_direccion:inst
RELOJ => valor_interno[0].CLK
RELOJ => valor_interno[1].CLK
RELOJ => valor_interno[2].CLK
RELOJ => valor_interno[3].CLK
RELOJ => valor_interno[4].CLK
RELOJ => valor_interno[5].CLK
RELOJ => valor_interno[6].CLK
RELOJ => valor_interno[7].CLK
RELOJ => valor_interno[8].CLK
RELOJ => valor_interno[9].CLK
RELOJ => valor_interno[10].CLK
RELOJ => valor_interno[11].CLK
RELOJ => valor_interno[12].CLK
RELOJ => valor_interno[13].CLK
RELOJ => valor_interno[14].CLK
RELOJ => valor_interno[15].CLK
ENA => valor_interno[0].ENA
ENA => valor_interno[1].ENA
ENA => valor_interno[2].ENA
ENA => valor_interno[3].ENA
ENA => valor_interno[4].ENA
ENA => valor_interno[5].ENA
ENA => valor_interno[6].ENA
ENA => valor_interno[7].ENA
ENA => valor_interno[8].ENA
ENA => valor_interno[9].ENA
ENA => valor_interno[10].ENA
ENA => valor_interno[11].ENA
ENA => valor_interno[12].ENA
ENA => valor_interno[13].ENA
ENA => valor_interno[14].ENA
ENA => valor_interno[15].ENA
RESET => valor_interno[0].ACLR
RESET => valor_interno[1].ACLR
RESET => valor_interno[2].ACLR
RESET => valor_interno[3].ACLR
RESET => valor_interno[4].ACLR
RESET => valor_interno[5].ACLR
RESET => valor_interno[6].ACLR
RESET => valor_interno[7].ACLR
RESET => valor_interno[8].ACLR
RESET => valor_interno[9].ACLR
RESET => valor_interno[10].ACLR
RESET => valor_interno[11].ACLR
RESET => valor_interno[12].ACLR
RESET => valor_interno[13].ACLR
RESET => valor_interno[14].ACLR
RESET => valor_interno[15].ACLR
ENTRADA[0] => valor_interno[0].DATAIN
ENTRADA[1] => valor_interno[1].DATAIN
ENTRADA[2] => valor_interno[2].DATAIN
ENTRADA[3] => valor_interno[3].DATAIN
ENTRADA[4] => valor_interno[4].DATAIN
ENTRADA[5] => valor_interno[5].DATAIN
ENTRADA[6] => valor_interno[6].DATAIN
ENTRADA[7] => valor_interno[7].DATAIN
ENTRADA[8] => valor_interno[8].DATAIN
ENTRADA[9] => valor_interno[9].DATAIN
ENTRADA[10] => valor_interno[10].DATAIN
ENTRADA[11] => valor_interno[11].DATAIN
ENTRADA[12] => valor_interno[12].DATAIN
ENTRADA[13] => valor_interno[13].DATAIN
ENTRADA[14] => valor_interno[14].DATAIN
ENTRADA[15] => valor_interno[15].DATAIN
SALIDA[0] <= valor_interno[0].DB_MAX_OUTPUT_PORT_TYPE
SALIDA[1] <= valor_interno[1].DB_MAX_OUTPUT_PORT_TYPE
SALIDA[2] <= valor_interno[2].DB_MAX_OUTPUT_PORT_TYPE
SALIDA[3] <= valor_interno[3].DB_MAX_OUTPUT_PORT_TYPE
SALIDA[4] <= valor_interno[4].DB_MAX_OUTPUT_PORT_TYPE
SALIDA[5] <= valor_interno[5].DB_MAX_OUTPUT_PORT_TYPE
SALIDA[6] <= valor_interno[6].DB_MAX_OUTPUT_PORT_TYPE
SALIDA[7] <= valor_interno[7].DB_MAX_OUTPUT_PORT_TYPE
SALIDA[8] <= valor_interno[8].DB_MAX_OUTPUT_PORT_TYPE
SALIDA[9] <= valor_interno[9].DB_MAX_OUTPUT_PORT_TYPE
SALIDA[10] <= valor_interno[10].DB_MAX_OUTPUT_PORT_TYPE
SALIDA[11] <= valor_interno[11].DB_MAX_OUTPUT_PORT_TYPE
SALIDA[12] <= valor_interno[12].DB_MAX_OUTPUT_PORT_TYPE
SALIDA[13] <= valor_interno[13].DB_MAX_OUTPUT_PORT_TYPE
SALIDA[14] <= valor_interno[14].DB_MAX_OUTPUT_PORT_TYPE
SALIDA[15] <= valor_interno[15].DB_MAX_OUTPUT_PORT_TYPE


|m68hc11|contador:AUX
Control[0] => Equal0.IN5
Control[0] => Equal1.IN5
Control[0] => Equal2.IN5
Control[0] => Equal3.IN5
Control[0] => Equal4.IN5
Control[0] => Equal5.IN5
Control[0] => Equal6.IN5
Control[0] => Equal7.IN5
Control[1] => Equal0.IN4
Control[1] => Equal1.IN4
Control[1] => Equal2.IN4
Control[1] => Equal3.IN4
Control[1] => Equal4.IN4
Control[1] => Equal5.IN4
Control[1] => Equal6.IN4
Control[1] => Equal7.IN4
Control[2] => Equal0.IN3
Control[2] => Equal1.IN3
Control[2] => Equal2.IN3
Control[2] => Equal3.IN3
Control[2] => Equal4.IN3
Control[2] => Equal5.IN3
Control[2] => Equal6.IN3
Control[2] => Equal7.IN3
C[0] <> C[0]
C[1] <> C[1]
C[2] <> C[2]
C[3] <> C[3]
C[4] <> C[4]
C[5] <> C[5]
C[6] <> C[6]
C[7] <> C[7]
D[0] <> D[0]
D[1] <> D[1]
D[2] <> D[2]
D[3] <> D[3]
D[4] <> D[4]
D[5] <> D[5]
D[6] <> D[6]
D[7] <> D[7]
E[0] <= E[0].DB_MAX_OUTPUT_PORT_TYPE
E[1] <= E[1].DB_MAX_OUTPUT_PORT_TYPE
E[2] <= E[2].DB_MAX_OUTPUT_PORT_TYPE
E[3] <= E[3].DB_MAX_OUTPUT_PORT_TYPE
E[4] <= E[4].DB_MAX_OUTPUT_PORT_TYPE
E[5] <= E[5].DB_MAX_OUTPUT_PORT_TYPE
E[6] <= E[6].DB_MAX_OUTPUT_PORT_TYPE
E[7] <= E[7].DB_MAX_OUTPUT_PORT_TYPE
E[8] <= E[8].DB_MAX_OUTPUT_PORT_TYPE
E[9] <= E[9].DB_MAX_OUTPUT_PORT_TYPE
E[10] <= E[10].DB_MAX_OUTPUT_PORT_TYPE
E[11] <= E[11].DB_MAX_OUTPUT_PORT_TYPE
E[12] <= E[12].DB_MAX_OUTPUT_PORT_TYPE
E[13] <= E[13].DB_MAX_OUTPUT_PORT_TYPE
E[14] <= E[14].DB_MAX_OUTPUT_PORT_TYPE
E[15] <= E[15].DB_MAX_OUTPUT_PORT_TYPE
ENA0 => TRI_STATE_D.IN1
ENA0 => ACC_WRITE.IN1
ENA0 => ACC_WRITE.IN1
ENA1 => TRI_STATE_C.IN1
ENA1 => ACC_WRITE.IN1
ENA1 => ACC_WRITE.IN1
ENA2 => TRI_STATE_E.IN1
R15 <> R15
R0 <> R0
Z <= WideOr0.DB_MAX_OUTPUT_PORT_TYPE
N <= data_out[15].DB_MAX_OUTPUT_PORT_TYPE
Debug[0] <= data_out[0].DB_MAX_OUTPUT_PORT_TYPE
Debug[1] <= data_out[1].DB_MAX_OUTPUT_PORT_TYPE
Debug[2] <= data_out[2].DB_MAX_OUTPUT_PORT_TYPE
Debug[3] <= data_out[3].DB_MAX_OUTPUT_PORT_TYPE
Debug[4] <= data_out[4].DB_MAX_OUTPUT_PORT_TYPE
Debug[5] <= data_out[5].DB_MAX_OUTPUT_PORT_TYPE
Debug[6] <= data_out[6].DB_MAX_OUTPUT_PORT_TYPE
Debug[7] <= data_out[7].DB_MAX_OUTPUT_PORT_TYPE
Debug[8] <= data_out[8].DB_MAX_OUTPUT_PORT_TYPE
Debug[9] <= data_out[9].DB_MAX_OUTPUT_PORT_TYPE
Debug[10] <= data_out[10].DB_MAX_OUTPUT_PORT_TYPE
Debug[11] <= data_out[11].DB_MAX_OUTPUT_PORT_TYPE
Debug[12] <= data_out[12].DB_MAX_OUTPUT_PORT_TYPE
Debug[13] <= data_out[13].DB_MAX_OUTPUT_PORT_TYPE
Debug[14] <= data_out[14].DB_MAX_OUTPUT_PORT_TYPE
Debug[15] <= data_out[15].DB_MAX_OUTPUT_PORT_TYPE
clk => data_out[0].CLK
clk => data_out[1].CLK
clk => data_out[2].CLK
clk => data_out[3].CLK
clk => data_out[4].CLK
clk => data_out[5].CLK
clk => data_out[6].CLK
clk => data_out[7].CLK
clk => data_out[8].CLK
clk => data_out[9].CLK
clk => data_out[10].CLK
clk => data_out[11].CLK
clk => data_out[12].CLK
clk => data_out[13].CLK
clk => data_out[14].CLK
clk => data_out[15].CLK
RESET => data_out[0].ACLR
RESET => data_out[1].ACLR
RESET => data_out[2].ACLR
RESET => data_out[3].ACLR
RESET => data_out[4].ACLR
RESET => data_out[5].ACLR
RESET => data_out[6].ACLR
RESET => data_out[7].ACLR
RESET => data_out[8].ACLR
RESET => data_out[9].ACLR
RESET => data_out[10].ACLR
RESET => data_out[11].ACLR
RESET => data_out[12].ACLR
RESET => data_out[13].ACLR
RESET => data_out[14].ACLR
RESET => data_out[15].ACLR


|m68hc11|contador:AP
Control[0] => Equal0.IN5
Control[0] => Equal1.IN5
Control[0] => Equal2.IN5
Control[0] => Equal3.IN5
Control[0] => Equal4.IN5
Control[0] => Equal5.IN5
Control[0] => Equal6.IN5
Control[0] => Equal7.IN5
Control[1] => Equal0.IN4
Control[1] => Equal1.IN4
Control[1] => Equal2.IN4
Control[1] => Equal3.IN4
Control[1] => Equal4.IN4
Control[1] => Equal5.IN4
Control[1] => Equal6.IN4
Control[1] => Equal7.IN4
Control[2] => Equal0.IN3
Control[2] => Equal1.IN3
Control[2] => Equal2.IN3
Control[2] => Equal3.IN3
Control[2] => Equal4.IN3
Control[2] => Equal5.IN3
Control[2] => Equal6.IN3
Control[2] => Equal7.IN3
C[0] <> C[0]
C[1] <> C[1]
C[2] <> C[2]
C[3] <> C[3]
C[4] <> C[4]
C[5] <> C[5]
C[6] <> C[6]
C[7] <> C[7]
D[0] <> D[0]
D[1] <> D[1]
D[2] <> D[2]
D[3] <> D[3]
D[4] <> D[4]
D[5] <> D[5]
D[6] <> D[6]
D[7] <> D[7]
E[0] <= E[0].DB_MAX_OUTPUT_PORT_TYPE
E[1] <= E[1].DB_MAX_OUTPUT_PORT_TYPE
E[2] <= E[2].DB_MAX_OUTPUT_PORT_TYPE
E[3] <= E[3].DB_MAX_OUTPUT_PORT_TYPE
E[4] <= E[4].DB_MAX_OUTPUT_PORT_TYPE
E[5] <= E[5].DB_MAX_OUTPUT_PORT_TYPE
E[6] <= E[6].DB_MAX_OUTPUT_PORT_TYPE
E[7] <= E[7].DB_MAX_OUTPUT_PORT_TYPE
E[8] <= E[8].DB_MAX_OUTPUT_PORT_TYPE
E[9] <= E[9].DB_MAX_OUTPUT_PORT_TYPE
E[10] <= E[10].DB_MAX_OUTPUT_PORT_TYPE
E[11] <= E[11].DB_MAX_OUTPUT_PORT_TYPE
E[12] <= E[12].DB_MAX_OUTPUT_PORT_TYPE
E[13] <= E[13].DB_MAX_OUTPUT_PORT_TYPE
E[14] <= E[14].DB_MAX_OUTPUT_PORT_TYPE
E[15] <= E[15].DB_MAX_OUTPUT_PORT_TYPE
ENA0 => TRI_STATE_D.IN1
ENA0 => ACC_WRITE.IN1
ENA0 => ACC_WRITE.IN1
ENA1 => TRI_STATE_C.IN1
ENA1 => ACC_WRITE.IN1
ENA1 => ACC_WRITE.IN1
ENA2 => TRI_STATE_E.IN1
R15 <> R15
R0 <> R0
Z <= WideOr0.DB_MAX_OUTPUT_PORT_TYPE
N <= data_out[15].DB_MAX_OUTPUT_PORT_TYPE
Debug[0] <= data_out[0].DB_MAX_OUTPUT_PORT_TYPE
Debug[1] <= data_out[1].DB_MAX_OUTPUT_PORT_TYPE
Debug[2] <= data_out[2].DB_MAX_OUTPUT_PORT_TYPE
Debug[3] <= data_out[3].DB_MAX_OUTPUT_PORT_TYPE
Debug[4] <= data_out[4].DB_MAX_OUTPUT_PORT_TYPE
Debug[5] <= data_out[5].DB_MAX_OUTPUT_PORT_TYPE
Debug[6] <= data_out[6].DB_MAX_OUTPUT_PORT_TYPE
Debug[7] <= data_out[7].DB_MAX_OUTPUT_PORT_TYPE
Debug[8] <= data_out[8].DB_MAX_OUTPUT_PORT_TYPE
Debug[9] <= data_out[9].DB_MAX_OUTPUT_PORT_TYPE
Debug[10] <= data_out[10].DB_MAX_OUTPUT_PORT_TYPE
Debug[11] <= data_out[11].DB_MAX_OUTPUT_PORT_TYPE
Debug[12] <= data_out[12].DB_MAX_OUTPUT_PORT_TYPE
Debug[13] <= data_out[13].DB_MAX_OUTPUT_PORT_TYPE
Debug[14] <= data_out[14].DB_MAX_OUTPUT_PORT_TYPE
Debug[15] <= data_out[15].DB_MAX_OUTPUT_PORT_TYPE
clk => data_out[0].CLK
clk => data_out[1].CLK
clk => data_out[2].CLK
clk => data_out[3].CLK
clk => data_out[4].CLK
clk => data_out[5].CLK
clk => data_out[6].CLK
clk => data_out[7].CLK
clk => data_out[8].CLK
clk => data_out[9].CLK
clk => data_out[10].CLK
clk => data_out[11].CLK
clk => data_out[12].CLK
clk => data_out[13].CLK
clk => data_out[14].CLK
clk => data_out[15].CLK
RESET => data_out[0].ACLR
RESET => data_out[1].ACLR
RESET => data_out[2].ACLR
RESET => data_out[3].ACLR
RESET => data_out[4].ACLR
RESET => data_out[5].ACLR
RESET => data_out[6].ACLR
RESET => data_out[7].ACLR
RESET => data_out[8].ACLR
RESET => data_out[9].ACLR
RESET => data_out[10].ACLR
RESET => data_out[11].ACLR
RESET => data_out[12].ACLR
RESET => data_out[13].ACLR
RESET => data_out[14].ACLR
RESET => data_out[15].ACLR


|m68hc11|contador:PC
Control[0] => Equal0.IN5
Control[0] => Equal1.IN5
Control[0] => Equal2.IN5
Control[0] => Equal3.IN5
Control[0] => Equal4.IN5
Control[0] => Equal5.IN5
Control[0] => Equal6.IN5
Control[0] => Equal7.IN5
Control[1] => Equal0.IN4
Control[1] => Equal1.IN4
Control[1] => Equal2.IN4
Control[1] => Equal3.IN4
Control[1] => Equal4.IN4
Control[1] => Equal5.IN4
Control[1] => Equal6.IN4
Control[1] => Equal7.IN4
Control[2] => Equal0.IN3
Control[2] => Equal1.IN3
Control[2] => Equal2.IN3
Control[2] => Equal3.IN3
Control[2] => Equal4.IN3
Control[2] => Equal5.IN3
Control[2] => Equal6.IN3
Control[2] => Equal7.IN3
C[0] <> C[0]
C[1] <> C[1]
C[2] <> C[2]
C[3] <> C[3]
C[4] <> C[4]
C[5] <> C[5]
C[6] <> C[6]
C[7] <> C[7]
D[0] <> D[0]
D[1] <> D[1]
D[2] <> D[2]
D[3] <> D[3]
D[4] <> D[4]
D[5] <> D[5]
D[6] <> D[6]
D[7] <> D[7]
E[0] <= E[0].DB_MAX_OUTPUT_PORT_TYPE
E[1] <= E[1].DB_MAX_OUTPUT_PORT_TYPE
E[2] <= E[2].DB_MAX_OUTPUT_PORT_TYPE
E[3] <= E[3].DB_MAX_OUTPUT_PORT_TYPE
E[4] <= E[4].DB_MAX_OUTPUT_PORT_TYPE
E[5] <= E[5].DB_MAX_OUTPUT_PORT_TYPE
E[6] <= E[6].DB_MAX_OUTPUT_PORT_TYPE
E[7] <= E[7].DB_MAX_OUTPUT_PORT_TYPE
E[8] <= E[8].DB_MAX_OUTPUT_PORT_TYPE
E[9] <= E[9].DB_MAX_OUTPUT_PORT_TYPE
E[10] <= E[10].DB_MAX_OUTPUT_PORT_TYPE
E[11] <= E[11].DB_MAX_OUTPUT_PORT_TYPE
E[12] <= E[12].DB_MAX_OUTPUT_PORT_TYPE
E[13] <= E[13].DB_MAX_OUTPUT_PORT_TYPE
E[14] <= E[14].DB_MAX_OUTPUT_PORT_TYPE
E[15] <= E[15].DB_MAX_OUTPUT_PORT_TYPE
ENA0 => TRI_STATE_D.IN1
ENA0 => ACC_WRITE.IN1
ENA0 => ACC_WRITE.IN1
ENA1 => TRI_STATE_C.IN1
ENA1 => ACC_WRITE.IN1
ENA1 => ACC_WRITE.IN1
ENA2 => TRI_STATE_E.IN1
R15 <> R15
R0 <> R0
Z <= WideOr0.DB_MAX_OUTPUT_PORT_TYPE
N <= data_out[15].DB_MAX_OUTPUT_PORT_TYPE
Debug[0] <= data_out[0].DB_MAX_OUTPUT_PORT_TYPE
Debug[1] <= data_out[1].DB_MAX_OUTPUT_PORT_TYPE
Debug[2] <= data_out[2].DB_MAX_OUTPUT_PORT_TYPE
Debug[3] <= data_out[3].DB_MAX_OUTPUT_PORT_TYPE
Debug[4] <= data_out[4].DB_MAX_OUTPUT_PORT_TYPE
Debug[5] <= data_out[5].DB_MAX_OUTPUT_PORT_TYPE
Debug[6] <= data_out[6].DB_MAX_OUTPUT_PORT_TYPE
Debug[7] <= data_out[7].DB_MAX_OUTPUT_PORT_TYPE
Debug[8] <= data_out[8].DB_MAX_OUTPUT_PORT_TYPE
Debug[9] <= data_out[9].DB_MAX_OUTPUT_PORT_TYPE
Debug[10] <= data_out[10].DB_MAX_OUTPUT_PORT_TYPE
Debug[11] <= data_out[11].DB_MAX_OUTPUT_PORT_TYPE
Debug[12] <= data_out[12].DB_MAX_OUTPUT_PORT_TYPE
Debug[13] <= data_out[13].DB_MAX_OUTPUT_PORT_TYPE
Debug[14] <= data_out[14].DB_MAX_OUTPUT_PORT_TYPE
Debug[15] <= data_out[15].DB_MAX_OUTPUT_PORT_TYPE
clk => data_out[0].CLK
clk => data_out[1].CLK
clk => data_out[2].CLK
clk => data_out[3].CLK
clk => data_out[4].CLK
clk => data_out[5].CLK
clk => data_out[6].CLK
clk => data_out[7].CLK
clk => data_out[8].CLK
clk => data_out[9].CLK
clk => data_out[10].CLK
clk => data_out[11].CLK
clk => data_out[12].CLK
clk => data_out[13].CLK
clk => data_out[14].CLK
clk => data_out[15].CLK
RESET => data_out[0].ACLR
RESET => data_out[1].ACLR
RESET => data_out[2].ACLR
RESET => data_out[3].ACLR
RESET => data_out[4].ACLR
RESET => data_out[5].ACLR
RESET => data_out[6].ACLR
RESET => data_out[7].ACLR
RESET => data_out[8].ACLR
RESET => data_out[9].ACLR
RESET => data_out[10].ACLR
RESET => data_out[11].ACLR
RESET => data_out[12].ACLR
RESET => data_out[13].ACLR
RESET => data_out[14].ACLR
RESET => data_out[15].ACLR


|m68hc11|contador_ID:X
Control[0] => Equal0.IN5
Control[0] => Equal1.IN5
Control[0] => Equal2.IN5
Control[0] => Equal3.IN5
Control[0] => Equal4.IN5
Control[0] => Equal5.IN5
Control[0] => Equal6.IN5
Control[0] => Equal7.IN5
Control[1] => Equal0.IN4
Control[1] => Equal1.IN4
Control[1] => Equal2.IN4
Control[1] => Equal3.IN4
Control[1] => Equal4.IN4
Control[1] => Equal5.IN4
Control[1] => Equal6.IN4
Control[1] => Equal7.IN4
Control[2] => Equal0.IN3
Control[2] => Equal1.IN3
Control[2] => Equal2.IN3
Control[2] => Equal3.IN3
Control[2] => Equal4.IN3
Control[2] => Equal5.IN3
Control[2] => Equal6.IN3
Control[2] => Equal7.IN3
C[0] <> C[0]
C[1] <> C[1]
C[2] <> C[2]
C[3] <> C[3]
C[4] <> C[4]
C[5] <> C[5]
C[6] <> C[6]
C[7] <> C[7]
D[0] <> D[0]
D[1] <> D[1]
D[2] <> D[2]
D[3] <> D[3]
D[4] <> D[4]
D[5] <> D[5]
D[6] <> D[6]
D[7] <> D[7]
E[0] <= E[0].DB_MAX_OUTPUT_PORT_TYPE
E[1] <= E[1].DB_MAX_OUTPUT_PORT_TYPE
E[2] <= E[2].DB_MAX_OUTPUT_PORT_TYPE
E[3] <= E[3].DB_MAX_OUTPUT_PORT_TYPE
E[4] <= E[4].DB_MAX_OUTPUT_PORT_TYPE
E[5] <= E[5].DB_MAX_OUTPUT_PORT_TYPE
E[6] <= E[6].DB_MAX_OUTPUT_PORT_TYPE
E[7] <= E[7].DB_MAX_OUTPUT_PORT_TYPE
E[8] <= E[8].DB_MAX_OUTPUT_PORT_TYPE
E[9] <= E[9].DB_MAX_OUTPUT_PORT_TYPE
E[10] <= E[10].DB_MAX_OUTPUT_PORT_TYPE
E[11] <= E[11].DB_MAX_OUTPUT_PORT_TYPE
E[12] <= E[12].DB_MAX_OUTPUT_PORT_TYPE
E[13] <= E[13].DB_MAX_OUTPUT_PORT_TYPE
E[14] <= E[14].DB_MAX_OUTPUT_PORT_TYPE
E[15] <= E[15].DB_MAX_OUTPUT_PORT_TYPE
ENA0 => TRI_STATE_D.IN1
ENA0 => ACC_WRITE.IN1
ENA0 => ACC_WRITE.IN1
ENA1 => TRI_STATE_C.IN1
ENA1 => ACC_WRITE.IN1
ENA1 => ACC_WRITE.IN1
ENA2 => TRI_STATE_E.IN1
R15 <> R15
R0 <> R0
Z <= Z.DB_MAX_OUTPUT_PORT_TYPE
N <= N.DB_MAX_OUTPUT_PORT_TYPE
Debug[0] <= data_out[0].DB_MAX_OUTPUT_PORT_TYPE
Debug[1] <= data_out[1].DB_MAX_OUTPUT_PORT_TYPE
Debug[2] <= data_out[2].DB_MAX_OUTPUT_PORT_TYPE
Debug[3] <= data_out[3].DB_MAX_OUTPUT_PORT_TYPE
Debug[4] <= data_out[4].DB_MAX_OUTPUT_PORT_TYPE
Debug[5] <= data_out[5].DB_MAX_OUTPUT_PORT_TYPE
Debug[6] <= data_out[6].DB_MAX_OUTPUT_PORT_TYPE
Debug[7] <= data_out[7].DB_MAX_OUTPUT_PORT_TYPE
Debug[8] <= data_out[8].DB_MAX_OUTPUT_PORT_TYPE
Debug[9] <= data_out[9].DB_MAX_OUTPUT_PORT_TYPE
Debug[10] <= data_out[10].DB_MAX_OUTPUT_PORT_TYPE
Debug[11] <= data_out[11].DB_MAX_OUTPUT_PORT_TYPE
Debug[12] <= data_out[12].DB_MAX_OUTPUT_PORT_TYPE
Debug[13] <= data_out[13].DB_MAX_OUTPUT_PORT_TYPE
Debug[14] <= data_out[14].DB_MAX_OUTPUT_PORT_TYPE
Debug[15] <= data_out[15].DB_MAX_OUTPUT_PORT_TYPE
clk => data_out[0].CLK
clk => data_out[1].CLK
clk => data_out[2].CLK
clk => data_out[3].CLK
clk => data_out[4].CLK
clk => data_out[5].CLK
clk => data_out[6].CLK
clk => data_out[7].CLK
clk => data_out[8].CLK
clk => data_out[9].CLK
clk => data_out[10].CLK
clk => data_out[11].CLK
clk => data_out[12].CLK
clk => data_out[13].CLK
clk => data_out[14].CLK
clk => data_out[15].CLK
nCS => TRI_STATE_C.IN1
nCS => TRI_STATE_D.IN1
nCS => TRI_STATE_E.IN1
nCS => TRI_STATE_Rs.IN1
nCS => N.OE
nCS => Z.OE
nCS => data_out[0].ENA
nCS => data_out[1].ENA
nCS => data_out[2].ENA
nCS => data_out[3].ENA
nCS => data_out[4].ENA
nCS => data_out[5].ENA
nCS => data_out[6].ENA
nCS => data_out[7].ENA
nCS => data_out[8].ENA
nCS => data_out[9].ENA
nCS => data_out[10].ENA
nCS => data_out[11].ENA
nCS => data_out[12].ENA
nCS => data_out[13].ENA
nCS => data_out[14].ENA
nCS => data_out[15].ENA
RESET => data_out[0].ACLR
RESET => data_out[1].ACLR
RESET => data_out[2].ACLR
RESET => data_out[3].ACLR
RESET => data_out[4].ACLR
RESET => data_out[5].ACLR
RESET => data_out[6].ACLR
RESET => data_out[7].ACLR
RESET => data_out[8].ACLR
RESET => data_out[9].ACLR
RESET => data_out[10].ACLR
RESET => data_out[11].ACLR
RESET => data_out[12].ACLR
RESET => data_out[13].ACLR
RESET => data_out[14].ACLR
RESET => data_out[15].ACLR


|m68hc11|enaY_gen:inst10
edo_pres[0] => Equal0.IN23
edo_pres[0] => Equal1.IN23
edo_pres[1] => Equal0.IN22
edo_pres[1] => Equal1.IN22
edo_pres[2] => Equal0.IN21
edo_pres[2] => Equal1.IN21
edo_pres[3] => Equal0.IN20
edo_pres[3] => Equal1.IN20
edo_pres[4] => Equal0.IN19
edo_pres[4] => Equal1.IN19
edo_pres[5] => Equal0.IN18
edo_pres[5] => Equal1.IN18
edo_pres[6] => Equal0.IN17
edo_pres[6] => Equal1.IN17
edo_pres[7] => Equal0.IN16
edo_pres[7] => Equal1.IN16
edo_pres[8] => Equal0.IN15
edo_pres[8] => Equal1.IN15
edo_pres[9] => Equal0.IN14
edo_pres[9] => Equal1.IN14
edo_pres[10] => Equal0.IN13
edo_pres[10] => Equal1.IN13
edo_pres[11] => Equal0.IN12
edo_pres[11] => Equal1.IN12
enaY => process_1.IN1
enaY => process_1.IN1
enaY => process_1.IN1
nCSX <= temp.DB_MAX_OUTPUT_PORT_TYPE
nCSY <= temp.DB_MAX_OUTPUT_PORT_TYPE


|m68hc11|contador_ID:Y
Control[0] => Equal0.IN5
Control[0] => Equal1.IN5
Control[0] => Equal2.IN5
Control[0] => Equal3.IN5
Control[0] => Equal4.IN5
Control[0] => Equal5.IN5
Control[0] => Equal6.IN5
Control[0] => Equal7.IN5
Control[1] => Equal0.IN4
Control[1] => Equal1.IN4
Control[1] => Equal2.IN4
Control[1] => Equal3.IN4
Control[1] => Equal4.IN4
Control[1] => Equal5.IN4
Control[1] => Equal6.IN4
Control[1] => Equal7.IN4
Control[2] => Equal0.IN3
Control[2] => Equal1.IN3
Control[2] => Equal2.IN3
Control[2] => Equal3.IN3
Control[2] => Equal4.IN3
Control[2] => Equal5.IN3
Control[2] => Equal6.IN3
Control[2] => Equal7.IN3
C[0] <> C[0]
C[1] <> C[1]
C[2] <> C[2]
C[3] <> C[3]
C[4] <> C[4]
C[5] <> C[5]
C[6] <> C[6]
C[7] <> C[7]
D[0] <> D[0]
D[1] <> D[1]
D[2] <> D[2]
D[3] <> D[3]
D[4] <> D[4]
D[5] <> D[5]
D[6] <> D[6]
D[7] <> D[7]
E[0] <= E[0].DB_MAX_OUTPUT_PORT_TYPE
E[1] <= E[1].DB_MAX_OUTPUT_PORT_TYPE
E[2] <= E[2].DB_MAX_OUTPUT_PORT_TYPE
E[3] <= E[3].DB_MAX_OUTPUT_PORT_TYPE
E[4] <= E[4].DB_MAX_OUTPUT_PORT_TYPE
E[5] <= E[5].DB_MAX_OUTPUT_PORT_TYPE
E[6] <= E[6].DB_MAX_OUTPUT_PORT_TYPE
E[7] <= E[7].DB_MAX_OUTPUT_PORT_TYPE
E[8] <= E[8].DB_MAX_OUTPUT_PORT_TYPE
E[9] <= E[9].DB_MAX_OUTPUT_PORT_TYPE
E[10] <= E[10].DB_MAX_OUTPUT_PORT_TYPE
E[11] <= E[11].DB_MAX_OUTPUT_PORT_TYPE
E[12] <= E[12].DB_MAX_OUTPUT_PORT_TYPE
E[13] <= E[13].DB_MAX_OUTPUT_PORT_TYPE
E[14] <= E[14].DB_MAX_OUTPUT_PORT_TYPE
E[15] <= E[15].DB_MAX_OUTPUT_PORT_TYPE
ENA0 => TRI_STATE_D.IN1
ENA0 => ACC_WRITE.IN1
ENA0 => ACC_WRITE.IN1
ENA1 => TRI_STATE_C.IN1
ENA1 => ACC_WRITE.IN1
ENA1 => ACC_WRITE.IN1
ENA2 => TRI_STATE_E.IN1
R15 <> R15
R0 <> R0
Z <= Z.DB_MAX_OUTPUT_PORT_TYPE
N <= N.DB_MAX_OUTPUT_PORT_TYPE
Debug[0] <= data_out[0].DB_MAX_OUTPUT_PORT_TYPE
Debug[1] <= data_out[1].DB_MAX_OUTPUT_PORT_TYPE
Debug[2] <= data_out[2].DB_MAX_OUTPUT_PORT_TYPE
Debug[3] <= data_out[3].DB_MAX_OUTPUT_PORT_TYPE
Debug[4] <= data_out[4].DB_MAX_OUTPUT_PORT_TYPE
Debug[5] <= data_out[5].DB_MAX_OUTPUT_PORT_TYPE
Debug[6] <= data_out[6].DB_MAX_OUTPUT_PORT_TYPE
Debug[7] <= data_out[7].DB_MAX_OUTPUT_PORT_TYPE
Debug[8] <= data_out[8].DB_MAX_OUTPUT_PORT_TYPE
Debug[9] <= data_out[9].DB_MAX_OUTPUT_PORT_TYPE
Debug[10] <= data_out[10].DB_MAX_OUTPUT_PORT_TYPE
Debug[11] <= data_out[11].DB_MAX_OUTPUT_PORT_TYPE
Debug[12] <= data_out[12].DB_MAX_OUTPUT_PORT_TYPE
Debug[13] <= data_out[13].DB_MAX_OUTPUT_PORT_TYPE
Debug[14] <= data_out[14].DB_MAX_OUTPUT_PORT_TYPE
Debug[15] <= data_out[15].DB_MAX_OUTPUT_PORT_TYPE
clk => data_out[0].CLK
clk => data_out[1].CLK
clk => data_out[2].CLK
clk => data_out[3].CLK
clk => data_out[4].CLK
clk => data_out[5].CLK
clk => data_out[6].CLK
clk => data_out[7].CLK
clk => data_out[8].CLK
clk => data_out[9].CLK
clk => data_out[10].CLK
clk => data_out[11].CLK
clk => data_out[12].CLK
clk => data_out[13].CLK
clk => data_out[14].CLK
clk => data_out[15].CLK
nCS => TRI_STATE_C.IN1
nCS => TRI_STATE_D.IN1
nCS => TRI_STATE_E.IN1
nCS => TRI_STATE_Rs.IN1
nCS => N.OE
nCS => Z.OE
nCS => data_out[0].ENA
nCS => data_out[1].ENA
nCS => data_out[2].ENA
nCS => data_out[3].ENA
nCS => data_out[4].ENA
nCS => data_out[5].ENA
nCS => data_out[6].ENA
nCS => data_out[7].ENA
nCS => data_out[8].ENA
nCS => data_out[9].ENA
nCS => data_out[10].ENA
nCS => data_out[11].ENA
nCS => data_out[12].ENA
nCS => data_out[13].ENA
nCS => data_out[14].ENA
nCS => data_out[15].ENA
RESET => data_out[0].ACLR
RESET => data_out[1].ACLR
RESET => data_out[2].ACLR
RESET => data_out[3].ACLR
RESET => data_out[4].ACLR
RESET => data_out[5].ACLR
RESET => data_out[6].ACLR
RESET => data_out[7].ACLR
RESET => data_out[8].ACLR
RESET => data_out[9].ACLR
RESET => data_out[10].ACLR
RESET => data_out[11].ACLR
RESET => data_out[12].ACLR
RESET => data_out[13].ACLR
RESET => data_out[14].ACLR
RESET => data_out[15].ACLR


|m68hc11|acumulador:ACCB
E[0] => Equal0.IN3
E[0] => Equal1.IN3
E[0] => Equal2.IN3
E[1] => Equal0.IN2
E[1] => Equal1.IN2
E[1] => Equal2.IN2
A[0] <> A[0]
A[1] <> A[1]
A[2] <> A[2]
A[3] <> A[3]
A[4] <> A[4]
A[5] <> A[5]
A[6] <> A[6]
A[7] <> A[7]
B[0] <> B[0]
B[1] <> B[1]
B[2] <> B[2]
B[3] <> B[3]
B[4] <> B[4]
B[5] <> B[5]
B[6] <> B[6]
B[7] <> B[7]
C[0] <= C[0].DB_MAX_OUTPUT_PORT_TYPE
C[1] <= C[1].DB_MAX_OUTPUT_PORT_TYPE
C[2] <= C[2].DB_MAX_OUTPUT_PORT_TYPE
C[3] <= C[3].DB_MAX_OUTPUT_PORT_TYPE
C[4] <= C[4].DB_MAX_OUTPUT_PORT_TYPE
C[5] <= C[5].DB_MAX_OUTPUT_PORT_TYPE
C[6] <= C[6].DB_MAX_OUTPUT_PORT_TYPE
C[7] <= C[7].DB_MAX_OUTPUT_PORT_TYPE
nW => TRI_STATE.IN1
nW => TRI_STATE.IN1
nW => TRI_STATE.IN1
nW => data_out[0].ENA
nW => data_out[1].ENA
nW => data_out[2].ENA
nW => data_out[3].ENA
nW => data_out[4].ENA
nW => data_out[5].ENA
nW => data_out[6].ENA
nW => data_out[7].ENA
clk => data_out[0].CLK
clk => data_out[1].CLK
clk => data_out[2].CLK
clk => data_out[3].CLK
clk => data_out[4].CLK
clk => data_out[5].CLK
clk => data_out[6].CLK
clk => data_out[7].CLK
RESET => data_out[0].ACLR
RESET => data_out[1].ACLR
RESET => data_out[2].ACLR
RESET => data_out[3].ACLR
RESET => data_out[4].ACLR
RESET => data_out[5].ACLR
RESET => data_out[6].ACLR
RESET => data_out[7].ACLR
Z <= WideOr0.DB_MAX_OUTPUT_PORT_TYPE
N <= data_out[7].DB_MAX_OUTPUT_PORT_TYPE
Debug[0] <= data_out[0].DB_MAX_OUTPUT_PORT_TYPE
Debug[1] <= data_out[1].DB_MAX_OUTPUT_PORT_TYPE
Debug[2] <= data_out[2].DB_MAX_OUTPUT_PORT_TYPE
Debug[3] <= data_out[3].DB_MAX_OUTPUT_PORT_TYPE
Debug[4] <= data_out[4].DB_MAX_OUTPUT_PORT_TYPE
Debug[5] <= data_out[5].DB_MAX_OUTPUT_PORT_TYPE
Debug[6] <= data_out[6].DB_MAX_OUTPUT_PORT_TYPE
Debug[7] <= data_out[7].DB_MAX_OUTPUT_PORT_TYPE


|m68hc11|registro_interrupcion:REG_INT_I
ENA => TRI_STATE_C_D.IN0
ENA => REG_WRITE.IN0
nRW => TRI_STATE_C_D.IN1
nRW => REG_WRITE.IN1
clk => data_out[0].CLK
clk => data_out[1].CLK
clk => data_out[2].CLK
clk => data_out[3].CLK
clk => data_out[4].CLK
clk => data_out[5].CLK
clk => data_out[6].CLK
clk => data_out[7].CLK
clk => data_out[8].CLK
clk => data_out[9].CLK
clk => data_out[10].CLK
clk => data_out[11].CLK
clk => data_out[12].CLK
clk => data_out[13].CLK
clk => data_out[14].CLK
clk => data_out[15].CLK
RESET => data_out[0].ACLR
RESET => data_out[1].ACLR
RESET => data_out[2].ACLR
RESET => data_out[3].ACLR
RESET => data_out[4].ACLR
RESET => data_out[5].ACLR
RESET => data_out[6].ACLR
RESET => data_out[7].ACLR
RESET => data_out[8].ACLR
RESET => data_out[9].ACLR
RESET => data_out[10].ACLR
RESET => data_out[11].ACLR
RESET => data_out[12].ACLR
RESET => data_out[13].ACLR
RESET => data_out[14].ACLR
RESET => data_out[15].ACLR
C[0] <> C[0]
C[1] <> C[1]
C[2] <> C[2]
C[3] <> C[3]
C[4] <> C[4]
C[5] <> C[5]
C[6] <> C[6]
C[7] <> C[7]
D[0] <> D[0]
D[1] <> D[1]
D[2] <> D[2]
D[3] <> D[3]
D[4] <> D[4]
D[5] <> D[5]
D[6] <> D[6]
D[7] <> D[7]
Debug[0] <= data_out[0].DB_MAX_OUTPUT_PORT_TYPE
Debug[1] <= data_out[1].DB_MAX_OUTPUT_PORT_TYPE
Debug[2] <= data_out[2].DB_MAX_OUTPUT_PORT_TYPE
Debug[3] <= data_out[3].DB_MAX_OUTPUT_PORT_TYPE
Debug[4] <= data_out[4].DB_MAX_OUTPUT_PORT_TYPE
Debug[5] <= data_out[5].DB_MAX_OUTPUT_PORT_TYPE
Debug[6] <= data_out[6].DB_MAX_OUTPUT_PORT_TYPE
Debug[7] <= data_out[7].DB_MAX_OUTPUT_PORT_TYPE
Debug[8] <= data_out[8].DB_MAX_OUTPUT_PORT_TYPE
Debug[9] <= data_out[9].DB_MAX_OUTPUT_PORT_TYPE
Debug[10] <= data_out[10].DB_MAX_OUTPUT_PORT_TYPE
Debug[11] <= data_out[11].DB_MAX_OUTPUT_PORT_TYPE
Debug[12] <= data_out[12].DB_MAX_OUTPUT_PORT_TYPE
Debug[13] <= data_out[13].DB_MAX_OUTPUT_PORT_TYPE
Debug[14] <= data_out[14].DB_MAX_OUTPUT_PORT_TYPE
Debug[15] <= data_out[15].DB_MAX_OUTPUT_PORT_TYPE


|m68hc11|registro_interrupcion:REG_INT_X
ENA => TRI_STATE_C_D.IN0
ENA => REG_WRITE.IN0
nRW => TRI_STATE_C_D.IN1
nRW => REG_WRITE.IN1
clk => data_out[0].CLK
clk => data_out[1].CLK
clk => data_out[2].CLK
clk => data_out[3].CLK
clk => data_out[4].CLK
clk => data_out[5].CLK
clk => data_out[6].CLK
clk => data_out[7].CLK
clk => data_out[8].CLK
clk => data_out[9].CLK
clk => data_out[10].CLK
clk => data_out[11].CLK
clk => data_out[12].CLK
clk => data_out[13].CLK
clk => data_out[14].CLK
clk => data_out[15].CLK
RESET => data_out[0].ACLR
RESET => data_out[1].ACLR
RESET => data_out[2].ACLR
RESET => data_out[3].ACLR
RESET => data_out[4].ACLR
RESET => data_out[5].ACLR
RESET => data_out[6].ACLR
RESET => data_out[7].ACLR
RESET => data_out[8].ACLR
RESET => data_out[9].ACLR
RESET => data_out[10].ACLR
RESET => data_out[11].ACLR
RESET => data_out[12].ACLR
RESET => data_out[13].ACLR
RESET => data_out[14].ACLR
RESET => data_out[15].ACLR
C[0] <> C[0]
C[1] <> C[1]
C[2] <> C[2]
C[3] <> C[3]
C[4] <> C[4]
C[5] <> C[5]
C[6] <> C[6]
C[7] <> C[7]
D[0] <> D[0]
D[1] <> D[1]
D[2] <> D[2]
D[3] <> D[3]
D[4] <> D[4]
D[5] <> D[5]
D[6] <> D[6]
D[7] <> D[7]
Debug[0] <= data_out[0].DB_MAX_OUTPUT_PORT_TYPE
Debug[1] <= data_out[1].DB_MAX_OUTPUT_PORT_TYPE
Debug[2] <= data_out[2].DB_MAX_OUTPUT_PORT_TYPE
Debug[3] <= data_out[3].DB_MAX_OUTPUT_PORT_TYPE
Debug[4] <= data_out[4].DB_MAX_OUTPUT_PORT_TYPE
Debug[5] <= data_out[5].DB_MAX_OUTPUT_PORT_TYPE
Debug[6] <= data_out[6].DB_MAX_OUTPUT_PORT_TYPE
Debug[7] <= data_out[7].DB_MAX_OUTPUT_PORT_TYPE
Debug[8] <= data_out[8].DB_MAX_OUTPUT_PORT_TYPE
Debug[9] <= data_out[9].DB_MAX_OUTPUT_PORT_TYPE
Debug[10] <= data_out[10].DB_MAX_OUTPUT_PORT_TYPE
Debug[11] <= data_out[11].DB_MAX_OUTPUT_PORT_TYPE
Debug[12] <= data_out[12].DB_MAX_OUTPUT_PORT_TYPE
Debug[13] <= data_out[13].DB_MAX_OUTPUT_PORT_TYPE
Debug[14] <= data_out[14].DB_MAX_OUTPUT_PORT_TYPE
Debug[15] <= data_out[15].DB_MAX_OUTPUT_PORT_TYPE


|m68hc11|upa:inst1
UPA_C[0] => Mux0.IN19
UPA_C[0] => Mux1.IN19
UPA_C[0] => Mux27.IN12
UPA_C[0] => Mux28.IN19
UPA_C[0] => Mux29.IN12
UPA_C[0] => Mux30.IN12
UPA_C[0] => Mux31.IN12
UPA_C[0] => Mux32.IN12
UPA_C[0] => Mux33.IN12
UPA_C[0] => Mux34.IN12
UPA_C[0] => Mux35.IN12
UPA_C[0] => Mux36.IN9
UPA_C[0] => Mux37.IN9
UPA_C[0] => Mux38.IN9
UPA_C[0] => Mux39.IN9
UPA_C[0] => Mux40.IN9
UPA_C[0] => Mux41.IN9
UPA_C[0] => Mux42.IN9
UPA_C[0] => Mux43.IN9
UPA_C[1] => Mux0.IN18
UPA_C[1] => Mux1.IN18
UPA_C[1] => Mux27.IN11
UPA_C[1] => Mux28.IN18
UPA_C[1] => Mux29.IN11
UPA_C[1] => Mux30.IN11
UPA_C[1] => Mux31.IN11
UPA_C[1] => Mux32.IN11
UPA_C[1] => Mux33.IN11
UPA_C[1] => Mux34.IN11
UPA_C[1] => Mux35.IN11
UPA_C[1] => Mux36.IN8
UPA_C[1] => Mux37.IN8
UPA_C[1] => Mux38.IN8
UPA_C[1] => Mux39.IN8
UPA_C[1] => Mux40.IN8
UPA_C[1] => Mux41.IN8
UPA_C[1] => Mux42.IN8
UPA_C[1] => Mux43.IN8
UPA_C[2] => Mux0.IN17
UPA_C[2] => Mux1.IN17
UPA_C[2] => Mux27.IN10
UPA_C[2] => Mux28.IN17
UPA_C[2] => Mux29.IN10
UPA_C[2] => Mux30.IN10
UPA_C[2] => Mux31.IN10
UPA_C[2] => Mux32.IN10
UPA_C[2] => Mux33.IN10
UPA_C[2] => Mux34.IN10
UPA_C[2] => Mux35.IN10
UPA_C[2] => Mux36.IN7
UPA_C[2] => Mux37.IN7
UPA_C[2] => Mux38.IN7
UPA_C[2] => Mux39.IN7
UPA_C[2] => Mux40.IN7
UPA_C[2] => Mux41.IN7
UPA_C[2] => Mux42.IN7
UPA_C[2] => Mux43.IN7
UPA_C[3] => Mux0.IN16
UPA_C[3] => Mux1.IN16
UPA_C[3] => Mux27.IN9
UPA_C[3] => Mux28.IN16
UPA_C[3] => Mux29.IN9
UPA_C[3] => Mux30.IN9
UPA_C[3] => Mux31.IN9
UPA_C[3] => Mux32.IN9
UPA_C[3] => Mux33.IN9
UPA_C[3] => Mux34.IN9
UPA_C[3] => Mux35.IN9
UPA_C[3] => Mux36.IN6
UPA_C[3] => Mux37.IN6
UPA_C[3] => Mux38.IN6
UPA_C[3] => Mux39.IN6
UPA_C[3] => Mux40.IN6
UPA_C[3] => Mux41.IN6
UPA_C[3] => Mux42.IN6
UPA_C[3] => Mux43.IN6
UPA_C[4] => Mux2.IN10
UPA_C[4] => Mux3.IN10
UPA_C[4] => Mux4.IN10
UPA_C[4] => Mux5.IN10
UPA_C[4] => Mux6.IN10
UPA_C[4] => Mux7.IN10
UPA_C[4] => Mux8.IN10
UPA_C[4] => Mux9.IN10
UPA_C[4] => Mux10.IN10
UPA_C[5] => Mux2.IN9
UPA_C[5] => Mux3.IN9
UPA_C[5] => Mux4.IN9
UPA_C[5] => Mux5.IN9
UPA_C[5] => Mux6.IN9
UPA_C[5] => Mux7.IN9
UPA_C[5] => Mux8.IN9
UPA_C[5] => Mux9.IN9
UPA_C[5] => Mux10.IN9
UPA_C[6] => Mux2.IN8
UPA_C[6] => Mux3.IN8
UPA_C[6] => Mux4.IN8
UPA_C[6] => Mux5.IN8
UPA_C[6] => Mux6.IN8
UPA_C[6] => Mux7.IN8
UPA_C[6] => Mux8.IN8
UPA_C[6] => Mux9.IN8
UPA_C[6] => Mux10.IN8
UPA_C[7] => Mux11.IN2
UPA_C[7] => Mux12.IN2
UPA_C[7] => Mux13.IN2
UPA_C[7] => Mux14.IN2
UPA_C[7] => Mux15.IN2
UPA_C[7] => Mux16.IN2
UPA_C[7] => Mux17.IN2
UPA_C[7] => Mux18.IN2
UPA_C[7] => Mux19.IN2
UPA_C[7] => Mux20.IN2
UPA_C[7] => Mux21.IN2
UPA_C[7] => Mux22.IN2
UPA_C[7] => Mux23.IN2
UPA_C[7] => Mux24.IN2
UPA_C[7] => Mux25.IN2
UPA_C[7] => Mux26.IN2
UPA_C[8] => Mux11.IN1
UPA_C[8] => Mux12.IN1
UPA_C[8] => Mux13.IN1
UPA_C[8] => Mux14.IN1
UPA_C[8] => Mux15.IN1
UPA_C[8] => Mux16.IN1
UPA_C[8] => Mux17.IN1
UPA_C[8] => Mux18.IN1
UPA_C[8] => Mux19.IN1
UPA_C[8] => Mux20.IN1
UPA_C[8] => Mux21.IN1
UPA_C[8] => Mux22.IN1
UPA_C[8] => Mux23.IN1
UPA_C[8] => Mux24.IN1
UPA_C[8] => Mux25.IN1
UPA_C[8] => Mux26.IN1
UPA_C[9] => Mux11.IN0
UPA_C[9] => Mux12.IN0
UPA_C[9] => Mux13.IN0
UPA_C[9] => Mux14.IN0
UPA_C[9] => Mux15.IN0
UPA_C[9] => Mux16.IN0
UPA_C[9] => Mux17.IN0
UPA_C[9] => Mux18.IN0
UPA_C[9] => Mux19.IN0
UPA_C[9] => Mux20.IN0
UPA_C[9] => Mux21.IN0
UPA_C[9] => Mux22.IN0
UPA_C[9] => Mux23.IN0
UPA_C[9] => Mux24.IN0
UPA_C[9] => Mux25.IN0
UPA_C[9] => Mux26.IN0
A[0] => Mux18.IN3
A[0] => Mux27.IN13
A[0] => Mux27.IN14
A[0] => Mux27.IN15
A[0] => Mux36.IN10
A[0] => Mux36.IN11
A[1] => Mux17.IN3
A[1] => Mux29.IN13
A[1] => Mux29.IN14
A[1] => Mux29.IN15
A[1] => Mux37.IN10
A[1] => Mux37.IN11
A[2] => Mux16.IN3
A[2] => Mux30.IN13
A[2] => Mux30.IN14
A[2] => Mux30.IN15
A[2] => Mux38.IN10
A[2] => Mux38.IN11
A[3] => Mux15.IN3
A[3] => Mux31.IN13
A[3] => Mux31.IN14
A[3] => Mux31.IN15
A[3] => Mux39.IN10
A[3] => Mux39.IN11
A[4] => Mux14.IN3
A[4] => Mux32.IN13
A[4] => Mux32.IN14
A[4] => Mux32.IN15
A[4] => Mux40.IN10
A[4] => Mux40.IN11
A[5] => Mux13.IN3
A[5] => Mux33.IN13
A[5] => Mux33.IN14
A[5] => Mux33.IN15
A[5] => Mux41.IN10
A[5] => Mux41.IN11
A[6] => Mux12.IN3
A[6] => Mux34.IN13
A[6] => Mux34.IN14
A[6] => Mux34.IN15
A[6] => Mux42.IN10
A[6] => Mux42.IN11
A[7] => Mux11.IN3
A[7] => Mux35.IN13
A[7] => Mux35.IN14
A[7] => Mux35.IN15
A[7] => Mux43.IN10
A[7] => Mux43.IN11
B[0] => Mux18.IN4
B[0] => Mux27.IN16
B[0] => Mux27.IN17
B[0] => Mux27.IN18
B[0] => Mux36.IN12
B[1] => Mux17.IN4
B[1] => Mux29.IN16
B[1] => Mux29.IN17
B[1] => Mux29.IN18
B[1] => Mux37.IN12
B[2] => Mux16.IN4
B[2] => Mux30.IN16
B[2] => Mux30.IN17
B[2] => Mux30.IN18
B[2] => Mux38.IN12
B[3] => Mux15.IN4
B[3] => Mux31.IN16
B[3] => Mux31.IN17
B[3] => Mux31.IN18
B[3] => Mux39.IN12
B[4] => Mux14.IN4
B[4] => Mux32.IN16
B[4] => Mux32.IN17
B[4] => Mux32.IN18
B[4] => Mux40.IN12
B[5] => Mux13.IN4
B[5] => Mux33.IN16
B[5] => Mux33.IN17
B[5] => Mux33.IN18
B[5] => Mux41.IN12
B[6] => Mux12.IN4
B[6] => Mux34.IN16
B[6] => Mux34.IN17
B[6] => Mux34.IN18
B[6] => Mux42.IN12
B[7] => Mux11.IN4
B[7] => Mux35.IN16
B[7] => Mux35.IN17
B[7] => Mux35.IN18
B[7] => Mux43.IN12
D[0] => Mux36.IN13
D[0] => Mux36.IN14
D[0] => Mux36.IN15
D[0] => Mux36.IN16
D[1] => Mux37.IN13
D[1] => Mux37.IN14
D[1] => Mux37.IN15
D[1] => Mux37.IN16
D[2] => Mux38.IN13
D[2] => Mux38.IN14
D[2] => Mux38.IN15
D[2] => Mux38.IN16
D[3] => Mux39.IN13
D[3] => Mux39.IN14
D[3] => Mux39.IN15
D[3] => Mux39.IN16
D[4] => Mux40.IN13
D[4] => Mux40.IN14
D[4] => Mux40.IN15
D[4] => Mux40.IN16
D[5] => Mux41.IN13
D[5] => Mux41.IN14
D[5] => Mux41.IN15
D[5] => Mux41.IN16
D[6] => Mux42.IN13
D[6] => Mux42.IN14
D[6] => Mux42.IN15
D[6] => Mux42.IN16
D[7] => Mux43.IN13
D[7] => Mux43.IN14
D[7] => Mux43.IN15
D[7] => Mux43.IN16
nDUPA => Banderas[0].ENA
nDUPA => Banderas[1].ENA
nDUPA => Banderas[2].ENA
nDUPA => Banderas[3].ENA
nDUPA => Banderas[4].ENA
nDUPA => Q[0].ENA
nDUPA => Q[1].ENA
nDUPA => Q[2].ENA
nDUPA => Q[3].ENA
nDUPA => Q[4].ENA
nDUPA => Q[5].ENA
nDUPA => Q[6].ENA
nDUPA => Q[7].ENA
nDUPA => Yupa_interno[0].ENA
nDUPA => Yupa_interno[1].ENA
nDUPA => Yupa_interno[2].ENA
nDUPA => Yupa_interno[3].ENA
nDUPA => Yupa_interno[4].ENA
nDUPA => Yupa_interno[5].ENA
nDUPA => Yupa_interno[6].ENA
nDUPA => Yupa_interno[7].ENA
nOEUPA => Yupa2[0].OE
nOEUPA => Yupa2[1].OE
nOEUPA => Yupa2[2].OE
nOEUPA => Yupa2[3].OE
nOEUPA => Yupa2[4].OE
nOEUPA => Yupa2[5].OE
nOEUPA => Yupa2[6].OE
nOEUPA => Yupa2[7].OE
nOEUPA => Yupa[0].OE
nOEUPA => Yupa[1].OE
nOEUPA => Yupa[2].OE
nOEUPA => Yupa[3].OE
nOEUPA => Yupa[4].OE
nOEUPA => Yupa[5].OE
nOEUPA => Yupa[6].OE
nOEUPA => Yupa[7].OE
Cin => Add1.IN18
Cin => Add3.IN18
Cin => Add5.IN18
Q7 <= Q[7].DB_MAX_OUTPUT_PORT_TYPE
Q0 <= Q[0].DB_MAX_OUTPUT_PORT_TYPE
Y7 <= Yupa_interno[7].DB_MAX_OUTPUT_PORT_TYPE
Y0 <= Yupa_interno[0].DB_MAX_OUTPUT_PORT_TYPE
C <= Banderas[3].DB_MAX_OUTPUT_PORT_TYPE
N <= Banderas[2].DB_MAX_OUTPUT_PORT_TYPE
V <= Banderas[1].DB_MAX_OUTPUT_PORT_TYPE
Z <= Banderas[0].DB_MAX_OUTPUT_PORT_TYPE
H <= Banderas[4].DB_MAX_OUTPUT_PORT_TYPE
FC <= WideAnd0.DB_MAX_OUTPUT_PORT_TYPE
Yupa[0] <= Yupa[0].DB_MAX_OUTPUT_PORT_TYPE
Yupa[1] <= Yupa[1].DB_MAX_OUTPUT_PORT_TYPE
Yupa[2] <= Yupa[2].DB_MAX_OUTPUT_PORT_TYPE
Yupa[3] <= Yupa[3].DB_MAX_OUTPUT_PORT_TYPE
Yupa[4] <= Yupa[4].DB_MAX_OUTPUT_PORT_TYPE
Yupa[5] <= Yupa[5].DB_MAX_OUTPUT_PORT_TYPE
Yupa[6] <= Yupa[6].DB_MAX_OUTPUT_PORT_TYPE
Yupa[7] <= Yupa[7].DB_MAX_OUTPUT_PORT_TYPE
Yupa2[0] <= Yupa2[0].DB_MAX_OUTPUT_PORT_TYPE
Yupa2[1] <= Yupa2[1].DB_MAX_OUTPUT_PORT_TYPE
Yupa2[2] <= Yupa2[2].DB_MAX_OUTPUT_PORT_TYPE
Yupa2[3] <= Yupa2[3].DB_MAX_OUTPUT_PORT_TYPE
Yupa2[4] <= Yupa2[4].DB_MAX_OUTPUT_PORT_TYPE
Yupa2[5] <= Yupa2[5].DB_MAX_OUTPUT_PORT_TYPE
Yupa2[6] <= Yupa2[6].DB_MAX_OUTPUT_PORT_TYPE
Yupa2[7] <= Yupa2[7].DB_MAX_OUTPUT_PORT_TYPE
Debug_Yupa[0] <= Yupa_interno[0].DB_MAX_OUTPUT_PORT_TYPE
Debug_Yupa[1] <= Yupa_interno[1].DB_MAX_OUTPUT_PORT_TYPE
Debug_Yupa[2] <= Yupa_interno[2].DB_MAX_OUTPUT_PORT_TYPE
Debug_Yupa[3] <= Yupa_interno[3].DB_MAX_OUTPUT_PORT_TYPE
Debug_Yupa[4] <= Yupa_interno[4].DB_MAX_OUTPUT_PORT_TYPE
Debug_Yupa[5] <= Yupa_interno[5].DB_MAX_OUTPUT_PORT_TYPE
Debug_Yupa[6] <= Yupa_interno[6].DB_MAX_OUTPUT_PORT_TYPE
Debug_Yupa[7] <= Yupa_interno[7].DB_MAX_OUTPUT_PORT_TYPE
Debug_Q[0] <= Q[0].DB_MAX_OUTPUT_PORT_TYPE
Debug_Q[1] <= Q[1].DB_MAX_OUTPUT_PORT_TYPE
Debug_Q[2] <= Q[2].DB_MAX_OUTPUT_PORT_TYPE
Debug_Q[3] <= Q[3].DB_MAX_OUTPUT_PORT_TYPE
Debug_Q[4] <= Q[4].DB_MAX_OUTPUT_PORT_TYPE
Debug_Q[5] <= Q[5].DB_MAX_OUTPUT_PORT_TYPE
Debug_Q[6] <= Q[6].DB_MAX_OUTPUT_PORT_TYPE
Debug_Q[7] <= Q[7].DB_MAX_OUTPUT_PORT_TYPE
clk => Banderas[0].CLK
clk => Banderas[1].CLK
clk => Banderas[2].CLK
clk => Banderas[3].CLK
clk => Banderas[4].CLK
clk => Q[0].CLK
clk => Q[1].CLK
clk => Q[2].CLK
clk => Q[3].CLK
clk => Q[4].CLK
clk => Q[5].CLK
clk => Q[6].CLK
clk => Q[7].CLK
clk => Yupa_interno[0].CLK
clk => Yupa_interno[1].CLK
clk => Yupa_interno[2].CLK
clk => Yupa_interno[3].CLK
clk => Yupa_interno[4].CLK
clk => Yupa_interno[5].CLK
clk => Yupa_interno[6].CLK
clk => Yupa_interno[7].CLK
clk => contador[0].CLK
clk => contador[1].CLK
clk => contador[2].CLK


|m68hc11|BUSMUX:inst13
dataa[0] => lpm_mux:$00000.data[0][0]
datab[0] => lpm_mux:$00000.data[1][0]
sel => lpm_mux:$00000.sel[0]
result[0] <= lpm_mux:$00000.result[0]


|m68hc11|BUSMUX:inst13|lpm_mux:$00000
data[0][0] => mux_t5c:auto_generated.data[0]
data[1][0] => mux_t5c:auto_generated.data[1]
sel[0] => mux_t5c:auto_generated.sel[0]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_t5c:auto_generated.result[0]


|m68hc11|BUSMUX:inst13|lpm_mux:$00000|mux_t5c:auto_generated
data[0] => result_node[0].IN1
data[1] => result_node[0].IN1
result[0] <= result_node[0].DB_MAX_OUTPUT_PORT_TYPE
sel[0] => result_node[0].IN0
sel[0] => _.IN0


|m68hc11|BUSMUX:inst12
dataa[0] => lpm_mux:$00000.data[0][0]
dataa[1] => lpm_mux:$00000.data[0][1]
dataa[2] => lpm_mux:$00000.data[0][2]
dataa[3] => lpm_mux:$00000.data[0][3]
dataa[4] => lpm_mux:$00000.data[0][4]
dataa[5] => lpm_mux:$00000.data[0][5]
dataa[6] => lpm_mux:$00000.data[0][6]
dataa[7] => lpm_mux:$00000.data[0][7]
datab[0] => lpm_mux:$00000.data[1][0]
datab[1] => lpm_mux:$00000.data[1][1]
datab[2] => lpm_mux:$00000.data[1][2]
datab[3] => lpm_mux:$00000.data[1][3]
datab[4] => lpm_mux:$00000.data[1][4]
datab[5] => lpm_mux:$00000.data[1][5]
datab[6] => lpm_mux:$00000.data[1][6]
datab[7] => lpm_mux:$00000.data[1][7]
sel => lpm_mux:$00000.sel[0]
result[0] <= lpm_mux:$00000.result[0]
result[1] <= lpm_mux:$00000.result[1]
result[2] <= lpm_mux:$00000.result[2]
result[3] <= lpm_mux:$00000.result[3]
result[4] <= lpm_mux:$00000.result[4]
result[5] <= lpm_mux:$00000.result[5]
result[6] <= lpm_mux:$00000.result[6]
result[7] <= lpm_mux:$00000.result[7]


|m68hc11|BUSMUX:inst12|lpm_mux:$00000
data[0][0] => mux_46c:auto_generated.data[0]
data[0][1] => mux_46c:auto_generated.data[1]
data[0][2] => mux_46c:auto_generated.data[2]
data[0][3] => mux_46c:auto_generated.data[3]
data[0][4] => mux_46c:auto_generated.data[4]
data[0][5] => mux_46c:auto_generated.data[5]
data[0][6] => mux_46c:auto_generated.data[6]
data[0][7] => mux_46c:auto_generated.data[7]
data[1][0] => mux_46c:auto_generated.data[8]
data[1][1] => mux_46c:auto_generated.data[9]
data[1][2] => mux_46c:auto_generated.data[10]
data[1][3] => mux_46c:auto_generated.data[11]
data[1][4] => mux_46c:auto_generated.data[12]
data[1][5] => mux_46c:auto_generated.data[13]
data[1][6] => mux_46c:auto_generated.data[14]
data[1][7] => mux_46c:auto_generated.data[15]
sel[0] => mux_46c:auto_generated.sel[0]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_46c:auto_generated.result[0]
result[1] <= mux_46c:auto_generated.result[1]
result[2] <= mux_46c:auto_generated.result[2]
result[3] <= mux_46c:auto_generated.result[3]
result[4] <= mux_46c:auto_generated.result[4]
result[5] <= mux_46c:auto_generated.result[5]
result[6] <= mux_46c:auto_generated.result[6]
result[7] <= mux_46c:auto_generated.result[7]


|m68hc11|BUSMUX:inst12|lpm_mux:$00000|mux_46c:auto_generated
data[0] => result_node[0].IN1
data[1] => result_node[1].IN1
data[2] => result_node[2].IN1
data[3] => result_node[3].IN1
data[4] => result_node[4].IN1
data[5] => result_node[5].IN1
data[6] => result_node[6].IN1
data[7] => result_node[7].IN1
data[8] => result_node[0].IN1
data[9] => result_node[1].IN1
data[10] => result_node[2].IN1
data[11] => result_node[3].IN1
data[12] => result_node[4].IN1
data[13] => result_node[5].IN1
data[14] => result_node[6].IN1
data[15] => result_node[7].IN1
result[0] <= result_node[0].DB_MAX_OUTPUT_PORT_TYPE
result[1] <= result_node[1].DB_MAX_OUTPUT_PORT_TYPE
result[2] <= result_node[2].DB_MAX_OUTPUT_PORT_TYPE
result[3] <= result_node[3].DB_MAX_OUTPUT_PORT_TYPE
result[4] <= result_node[4].DB_MAX_OUTPUT_PORT_TYPE
result[5] <= result_node[5].DB_MAX_OUTPUT_PORT_TYPE
result[6] <= result_node[6].DB_MAX_OUTPUT_PORT_TYPE
result[7] <= result_node[7].DB_MAX_OUTPUT_PORT_TYPE
sel[0] => result_node[7].IN0
sel[0] => _.IN0
sel[0] => result_node[6].IN0
sel[0] => _.IN0
sel[0] => result_node[5].IN0
sel[0] => _.IN0
sel[0] => result_node[4].IN0
sel[0] => _.IN0
sel[0] => result_node[3].IN0
sel[0] => _.IN0
sel[0] => result_node[2].IN0
sel[0] => _.IN0
sel[0] => result_node[1].IN0
sel[0] => _.IN0
sel[0] => result_node[0].IN0
sel[0] => _.IN0


|m68hc11|ctrl_interrupciones:inst3
IRQn => CTRL_IRQ.IN0
IRQn => CTRL_IRQ.IN0
IRQn => CTRL_IRQ.IN0
XIRQn => CTRL_XIRQ.IN0
XIRQn => CTRL_XIRQ.IN0
XIRQn => CTRL_XIRQ.IN0
SET_IRQ => CTRL_IRQ.IN1
SET_IRQ => CTRL_IRQ.IN1
SET_IRQ => CTRL_IRQ.IN1
SET_XIRQ => CTRL_XIRQ.IN1
SET_XIRQ => CTRL_XIRQ.IN1
SET_XIRQ => CTRL_XIRQ.IN1
I_flag => aux_IRQ.IN1
X_flag => aux_XIRQ.IN1
DINT => CTRL_INT_DH.IN0
DINT => CTRL_INT_DH.IN0
DINT => CTRL_INT_DH.IN0
HINT => CTRL_INT_DH.IN1
HINT => CTRL_INT_DH.IN1
HINT => CTRL_INT_DH.IN1
VECTn => Y[11].IN1
clk => INT_flag.CLK
clk => IRQ_flag.CLK
clk => XIRQ_flag.CLK
RESET => INT_flag.ACLR
RESET => IRQ_flag.PRESET
RESET => XIRQ_flag.PRESET
INT <= INT.DB_MAX_OUTPUT_PORT_TYPE
Y[0] <= Y[0].DB_MAX_OUTPUT_PORT_TYPE
Y[1] <= Y[1].DB_MAX_OUTPUT_PORT_TYPE
Y[2] <= Y[2].DB_MAX_OUTPUT_PORT_TYPE
Y[3] <= Y[3].DB_MAX_OUTPUT_PORT_TYPE
Y[4] <= Y[4].DB_MAX_OUTPUT_PORT_TYPE
Y[5] <= Y[5].DB_MAX_OUTPUT_PORT_TYPE
Y[6] <= Y[6].DB_MAX_OUTPUT_PORT_TYPE
Y[7] <= Y[7].DB_MAX_OUTPUT_PORT_TYPE
Y[8] <= Y[8].DB_MAX_OUTPUT_PORT_TYPE
Y[9] <= Y[9].DB_MAX_OUTPUT_PORT_TYPE
Y[10] <= Y[10].DB_MAX_OUTPUT_PORT_TYPE
Y[11] <= Y[11].DB_MAX_OUTPUT_PORT_TYPE


|m68hc11|concatenador_entradas:inst2
e0 => data[0].DATAIN
e1 => data[1].DATAIN
e2 => data[2].DATAIN
e3 => data[3].DATAIN
e4 => data[4].DATAIN
e5 => data[5].DATAIN
e6 => data[6].DATAIN
e7 => data[7].DATAIN
e8 => data[8].DATAIN
e9 => data[9].DATAIN
e10 => data[10].DATAIN
e11 => data[11].DATAIN
e12 => data[12].DATAIN
e13 => data[13].DATAIN
e14 => data[14].DATAIN
e15 => data[15].DATAIN
e16 => data[16].DATAIN
e17 => data[17].DATAIN
e18 => data[18].DATAIN
e19 => data[19].DATAIN
e20 => data[20].DATAIN
e21 => data[21].DATAIN
e22 => data[22].DATAIN
e23 => data[23].DATAIN
e24 => data[24].DATAIN
e25 => data[25].DATAIN
e26 => data[26].DATAIN
e27 => data[27].DATAIN
e28 => data[28].DATAIN
e29 => data[29].DATAIN
e30 => data[30].DATAIN
e31 => data[31].DATAIN
data[0] <= e0.DB_MAX_OUTPUT_PORT_TYPE
data[1] <= e1.DB_MAX_OUTPUT_PORT_TYPE
data[2] <= e2.DB_MAX_OUTPUT_PORT_TYPE
data[3] <= e3.DB_MAX_OUTPUT_PORT_TYPE
data[4] <= e4.DB_MAX_OUTPUT_PORT_TYPE
data[5] <= e5.DB_MAX_OUTPUT_PORT_TYPE
data[6] <= e6.DB_MAX_OUTPUT_PORT_TYPE
data[7] <= e7.DB_MAX_OUTPUT_PORT_TYPE
data[8] <= e8.DB_MAX_OUTPUT_PORT_TYPE
data[9] <= e9.DB_MAX_OUTPUT_PORT_TYPE
data[10] <= e10.DB_MAX_OUTPUT_PORT_TYPE
data[11] <= e11.DB_MAX_OUTPUT_PORT_TYPE
data[12] <= e12.DB_MAX_OUTPUT_PORT_TYPE
data[13] <= e13.DB_MAX_OUTPUT_PORT_TYPE
data[14] <= e14.DB_MAX_OUTPUT_PORT_TYPE
data[15] <= e15.DB_MAX_OUTPUT_PORT_TYPE
data[16] <= e16.DB_MAX_OUTPUT_PORT_TYPE
data[17] <= e17.DB_MAX_OUTPUT_PORT_TYPE
data[18] <= e18.DB_MAX_OUTPUT_PORT_TYPE
data[19] <= e19.DB_MAX_OUTPUT_PORT_TYPE
data[20] <= e20.DB_MAX_OUTPUT_PORT_TYPE
data[21] <= e21.DB_MAX_OUTPUT_PORT_TYPE
data[22] <= e22.DB_MAX_OUTPUT_PORT_TYPE
data[23] <= e23.DB_MAX_OUTPUT_PORT_TYPE
data[24] <= e24.DB_MAX_OUTPUT_PORT_TYPE
data[25] <= e25.DB_MAX_OUTPUT_PORT_TYPE
data[26] <= e26.DB_MAX_OUTPUT_PORT_TYPE
data[27] <= e27.DB_MAX_OUTPUT_PORT_TYPE
data[28] <= e28.DB_MAX_OUTPUT_PORT_TYPE
data[29] <= e29.DB_MAX_OUTPUT_PORT_TYPE
data[30] <= e30.DB_MAX_OUTPUT_PORT_TYPE
data[31] <= e31.DB_MAX_OUTPUT_PORT_TYPE


|m68hc11|mux_display:inst15
sel2 => Equal0.IN0
sel2 => Equal1.IN0
sel2 => Equal2.IN0
sel2 => Equal3.IN0
sel1 => Equal0.IN1
sel1 => Equal1.IN1
sel1 => Equal2.IN2
sel1 => Equal3.IN1
sel0 => Equal0.IN2
sel0 => Equal1.IN2
sel0 => Equal2.IN1
sel0 => Equal3.IN2
I0_5[0] => O5.DATAB
I0_5[1] => O5.DATAB
I0_5[2] => O5.DATAB
I0_5[3] => O5.DATAB
I0_5[4] => O5.DATAB
I0_5[5] => O5.DATAB
I0_5[6] => O5.DATAB
I0_5[7] => O5.DATAB
I0_4[0] => O4.DATAB
I0_4[1] => O4.DATAB
I0_4[2] => O4.DATAB
I0_4[3] => O4.DATAB
I0_4[4] => O4.DATAB
I0_4[5] => O4.DATAB
I0_4[6] => O4.DATAB
I0_4[7] => O4.DATAB
I0_3[0] => O3.DATAB
I0_3[1] => O3.DATAB
I0_3[2] => O3.DATAB
I0_3[3] => O3.DATAB
I0_3[4] => O3.DATAB
I0_3[5] => O3.DATAB
I0_3[6] => O3.DATAB
I0_3[7] => O3.DATAB
I0_2[0] => O2.DATAB
I0_2[1] => O2.DATAB
I0_2[2] => O2.DATAB
I0_2[3] => O2.DATAB
I0_2[4] => O2.DATAB
I0_2[5] => O2.DATAB
I0_2[6] => O2.DATAB
I0_2[7] => O2.DATAB
I0_1[0] => O1.DATAB
I0_1[1] => O1.DATAB
I0_1[2] => O1.DATAB
I0_1[3] => O1.DATAB
I0_1[4] => O1.DATAB
I0_1[5] => O1.DATAB
I0_1[6] => O1.DATAB
I0_1[7] => O1.DATAB
I0_0[0] => O0.DATAB
I0_0[1] => O0.DATAB
I0_0[2] => O0.DATAB
I0_0[3] => O0.DATAB
I0_0[4] => O0.DATAB
I0_0[5] => O0.DATAB
I0_0[6] => O0.DATAB
I0_0[7] => O0.DATAB
I1_5[0] => O5.DATAB
I1_5[1] => O5.DATAB
I1_5[2] => O5.DATAB
I1_5[3] => O5.DATAB
I1_5[4] => O5.DATAB
I1_5[5] => O5.DATAB
I1_5[6] => O5.DATAB
I1_5[7] => O5.DATAB
I1_4[0] => O4.DATAB
I1_4[1] => O4.DATAB
I1_4[2] => O4.DATAB
I1_4[3] => O4.DATAB
I1_4[4] => O4.DATAB
I1_4[5] => O4.DATAB
I1_4[6] => O4.DATAB
I1_4[7] => O4.DATAB
I1_3[0] => O3.DATAB
I1_3[1] => O3.DATAB
I1_3[2] => O3.DATAB
I1_3[3] => O3.DATAB
I1_3[4] => O3.DATAB
I1_3[5] => O3.DATAB
I1_3[6] => O3.DATAB
I1_3[7] => O3.DATAB
I1_2[0] => O2.DATAB
I1_2[1] => O2.DATAB
I1_2[2] => O2.DATAB
I1_2[3] => O2.DATAB
I1_2[4] => O2.DATAB
I1_2[5] => O2.DATAB
I1_2[6] => O2.DATAB
I1_2[7] => O2.DATAB
I1_1[0] => O1.DATAB
I1_1[1] => O1.DATAB
I1_1[2] => O1.DATAB
I1_1[3] => O1.DATAB
I1_1[4] => O1.DATAB
I1_1[5] => O1.DATAB
I1_1[6] => O1.DATAB
I1_1[7] => O1.DATAB
I1_0[0] => O0.DATAB
I1_0[1] => O0.DATAB
I1_0[2] => O0.DATAB
I1_0[3] => O0.DATAB
I1_0[4] => O0.DATAB
I1_0[5] => O0.DATAB
I1_0[6] => O0.DATAB
I1_0[7] => O0.DATAB
I2_5[0] => O5.DATAB
I2_5[1] => O5.DATAB
I2_5[2] => O5.DATAB
I2_5[3] => O5.DATAB
I2_5[4] => O5.DATAB
I2_5[5] => O5.DATAB
I2_5[6] => O5.DATAB
I2_5[7] => O5.DATAB
I2_4[0] => O4.DATAB
I2_4[1] => O4.DATAB
I2_4[2] => O4.DATAB
I2_4[3] => O4.DATAB
I2_4[4] => O4.DATAB
I2_4[5] => O4.DATAB
I2_4[6] => O4.DATAB
I2_4[7] => O4.DATAB
I2_3[0] => O3.DATAB
I2_3[1] => O3.DATAB
I2_3[2] => O3.DATAB
I2_3[3] => O3.DATAB
I2_3[4] => O3.DATAB
I2_3[5] => O3.DATAB
I2_3[6] => O3.DATAB
I2_3[7] => O3.DATAB
I2_2[0] => O2.DATAB
I2_2[1] => O2.DATAB
I2_2[2] => O2.DATAB
I2_2[3] => O2.DATAB
I2_2[4] => O2.DATAB
I2_2[5] => O2.DATAB
I2_2[6] => O2.DATAB
I2_2[7] => O2.DATAB
I2_1[0] => O1.DATAB
I2_1[1] => O1.DATAB
I2_1[2] => O1.DATAB
I2_1[3] => O1.DATAB
I2_1[4] => O1.DATAB
I2_1[5] => O1.DATAB
I2_1[6] => O1.DATAB
I2_1[7] => O1.DATAB
I2_0[0] => O0.DATAB
I2_0[1] => O0.DATAB
I2_0[2] => O0.DATAB
I2_0[3] => O0.DATAB
I2_0[4] => O0.DATAB
I2_0[5] => O0.DATAB
I2_0[6] => O0.DATAB
I2_0[7] => O0.DATAB
I3_5[0] => O5.DATAB
I3_5[1] => O5.DATAB
I3_5[2] => O5.DATAB
I3_5[3] => O5.DATAB
I3_5[4] => O5.DATAB
I3_5[5] => O5.DATAB
I3_5[6] => O5.DATAB
I3_5[7] => O5.DATAB
I3_4[0] => O4.DATAB
I3_4[1] => O4.DATAB
I3_4[2] => O4.DATAB
I3_4[3] => O4.DATAB
I3_4[4] => O4.DATAB
I3_4[5] => O4.DATAB
I3_4[6] => O4.DATAB
I3_4[7] => O4.DATAB
I3_3[0] => O3.DATAB
I3_3[1] => O3.DATAB
I3_3[2] => O3.DATAB
I3_3[3] => O3.DATAB
I3_3[4] => O3.DATAB
I3_3[5] => O3.DATAB
I3_3[6] => O3.DATAB
I3_3[7] => O3.DATAB
I3_2[0] => O2.DATAB
I3_2[1] => O2.DATAB
I3_2[2] => O2.DATAB
I3_2[3] => O2.DATAB
I3_2[4] => O2.DATAB
I3_2[5] => O2.DATAB
I3_2[6] => O2.DATAB
I3_2[7] => O2.DATAB
I3_1[0] => O1.DATAB
I3_1[1] => O1.DATAB
I3_1[2] => O1.DATAB
I3_1[3] => O1.DATAB
I3_1[4] => O1.DATAB
I3_1[5] => O1.DATAB
I3_1[6] => O1.DATAB
I3_1[7] => O1.DATAB
I3_0[0] => O0.DATAB
I3_0[1] => O0.DATAB
I3_0[2] => O0.DATAB
I3_0[3] => O0.DATAB
I3_0[4] => O0.DATAB
I3_0[5] => O0.DATAB
I3_0[6] => O0.DATAB
I3_0[7] => O0.DATAB
I4_5[0] => O5.DATAA
I4_5[1] => O5.DATAA
I4_5[2] => O5.DATAA
I4_5[3] => O5.DATAA
I4_5[4] => O5.DATAA
I4_5[5] => O5.DATAA
I4_5[6] => O5.DATAA
I4_5[7] => O5.DATAA
I4_4[0] => O4.DATAA
I4_4[1] => O4.DATAA
I4_4[2] => O4.DATAA
I4_4[3] => O4.DATAA
I4_4[4] => O4.DATAA
I4_4[5] => O4.DATAA
I4_4[6] => O4.DATAA
I4_4[7] => O4.DATAA
I4_3[0] => O3.DATAA
I4_3[1] => O3.DATAA
I4_3[2] => O3.DATAA
I4_3[3] => O3.DATAA
I4_3[4] => O3.DATAA
I4_3[5] => O3.DATAA
I4_3[6] => O3.DATAA
I4_3[7] => O3.DATAA
I4_2[0] => O2.DATAA
I4_2[1] => O2.DATAA
I4_2[2] => O2.DATAA
I4_2[3] => O2.DATAA
I4_2[4] => O2.DATAA
I4_2[5] => O2.DATAA
I4_2[6] => O2.DATAA
I4_2[7] => O2.DATAA
I4_1[0] => O1.DATAA
I4_1[1] => O1.DATAA
I4_1[2] => O1.DATAA
I4_1[3] => O1.DATAA
I4_1[4] => O1.DATAA
I4_1[5] => O1.DATAA
I4_1[6] => O1.DATAA
I4_1[7] => O1.DATAA
I4_0[0] => O0.DATAA
I4_0[1] => O0.DATAA
I4_0[2] => O0.DATAA
I4_0[3] => O0.DATAA
I4_0[4] => O0.DATAA
I4_0[5] => O0.DATAA
I4_0[6] => O0.DATAA
I4_0[7] => O0.DATAA
O5[0] <= O5.DB_MAX_OUTPUT_PORT_TYPE
O5[1] <= O5.DB_MAX_OUTPUT_PORT_TYPE
O5[2] <= O5.DB_MAX_OUTPUT_PORT_TYPE
O5[3] <= O5.DB_MAX_OUTPUT_PORT_TYPE
O5[4] <= O5.DB_MAX_OUTPUT_PORT_TYPE
O5[5] <= O5.DB_MAX_OUTPUT_PORT_TYPE
O5[6] <= O5.DB_MAX_OUTPUT_PORT_TYPE
O5[7] <= O5.DB_MAX_OUTPUT_PORT_TYPE
O4[0] <= O4.DB_MAX_OUTPUT_PORT_TYPE
O4[1] <= O4.DB_MAX_OUTPUT_PORT_TYPE
O4[2] <= O4.DB_MAX_OUTPUT_PORT_TYPE
O4[3] <= O4.DB_MAX_OUTPUT_PORT_TYPE
O4[4] <= O4.DB_MAX_OUTPUT_PORT_TYPE
O4[5] <= O4.DB_MAX_OUTPUT_PORT_TYPE
O4[6] <= O4.DB_MAX_OUTPUT_PORT_TYPE
O4[7] <= O4.DB_MAX_OUTPUT_PORT_TYPE
O3[0] <= O3.DB_MAX_OUTPUT_PORT_TYPE
O3[1] <= O3.DB_MAX_OUTPUT_PORT_TYPE
O3[2] <= O3.DB_MAX_OUTPUT_PORT_TYPE
O3[3] <= O3.DB_MAX_OUTPUT_PORT_TYPE
O3[4] <= O3.DB_MAX_OUTPUT_PORT_TYPE
O3[5] <= O3.DB_MAX_OUTPUT_PORT_TYPE
O3[6] <= O3.DB_MAX_OUTPUT_PORT_TYPE
O3[7] <= O3.DB_MAX_OUTPUT_PORT_TYPE
O2[0] <= O2.DB_MAX_OUTPUT_PORT_TYPE
O2[1] <= O2.DB_MAX_OUTPUT_PORT_TYPE
O2[2] <= O2.DB_MAX_OUTPUT_PORT_TYPE
O2[3] <= O2.DB_MAX_OUTPUT_PORT_TYPE
O2[4] <= O2.DB_MAX_OUTPUT_PORT_TYPE
O2[5] <= O2.DB_MAX_OUTPUT_PORT_TYPE
O2[6] <= O2.DB_MAX_OUTPUT_PORT_TYPE
O2[7] <= O2.DB_MAX_OUTPUT_PORT_TYPE
O1[0] <= O1.DB_MAX_OUTPUT_PORT_TYPE
O1[1] <= O1.DB_MAX_OUTPUT_PORT_TYPE
O1[2] <= O1.DB_MAX_OUTPUT_PORT_TYPE
O1[3] <= O1.DB_MAX_OUTPUT_PORT_TYPE
O1[4] <= O1.DB_MAX_OUTPUT_PORT_TYPE
O1[5] <= O1.DB_MAX_OUTPUT_PORT_TYPE
O1[6] <= O1.DB_MAX_OUTPUT_PORT_TYPE
O1[7] <= O1.DB_MAX_OUTPUT_PORT_TYPE
O0[0] <= O0.DB_MAX_OUTPUT_PORT_TYPE
O0[1] <= O0.DB_MAX_OUTPUT_PORT_TYPE
O0[2] <= O0.DB_MAX_OUTPUT_PORT_TYPE
O0[3] <= O0.DB_MAX_OUTPUT_PORT_TYPE
O0[4] <= O0.DB_MAX_OUTPUT_PORT_TYPE
O0[5] <= O0.DB_MAX_OUTPUT_PORT_TYPE
O0[6] <= O0.DB_MAX_OUTPUT_PORT_TYPE
O0[7] <= O0.DB_MAX_OUTPUT_PORT_TYPE


|m68hc11|decoDisplays:inst17
BCD5[0] => Mux35.IN19
BCD5[0] => Mux36.IN19
BCD5[0] => Mux37.IN19
BCD5[0] => Mux38.IN19
BCD5[0] => Mux39.IN19
BCD5[0] => Mux40.IN19
BCD5[0] => Mux41.IN19
BCD5[1] => Mux35.IN18
BCD5[1] => Mux36.IN18
BCD5[1] => Mux37.IN18
BCD5[1] => Mux38.IN18
BCD5[1] => Mux39.IN18
BCD5[1] => Mux40.IN18
BCD5[1] => Mux41.IN18
BCD5[2] => Mux35.IN17
BCD5[2] => Mux36.IN17
BCD5[2] => Mux37.IN17
BCD5[2] => Mux38.IN17
BCD5[2] => Mux39.IN17
BCD5[2] => Mux40.IN17
BCD5[2] => Mux41.IN17
BCD5[3] => Mux35.IN16
BCD5[3] => Mux36.IN16
BCD5[3] => Mux37.IN16
BCD5[3] => Mux38.IN16
BCD5[3] => Mux39.IN16
BCD5[3] => Mux40.IN16
BCD5[3] => Mux41.IN16
BCD4[0] => Mux28.IN19
BCD4[0] => Mux29.IN19
BCD4[0] => Mux30.IN19
BCD4[0] => Mux31.IN19
BCD4[0] => Mux32.IN19
BCD4[0] => Mux33.IN19
BCD4[0] => Mux34.IN19
BCD4[1] => Mux28.IN18
BCD4[1] => Mux29.IN18
BCD4[1] => Mux30.IN18
BCD4[1] => Mux31.IN18
BCD4[1] => Mux32.IN18
BCD4[1] => Mux33.IN18
BCD4[1] => Mux34.IN18
BCD4[2] => Mux28.IN17
BCD4[2] => Mux29.IN17
BCD4[2] => Mux30.IN17
BCD4[2] => Mux31.IN17
BCD4[2] => Mux32.IN17
BCD4[2] => Mux33.IN17
BCD4[2] => Mux34.IN17
BCD4[3] => Mux28.IN16
BCD4[3] => Mux29.IN16
BCD4[3] => Mux30.IN16
BCD4[3] => Mux31.IN16
BCD4[3] => Mux32.IN16
BCD4[3] => Mux33.IN16
BCD4[3] => Mux34.IN16
BCD3[0] => Mux21.IN19
BCD3[0] => Mux22.IN19
BCD3[0] => Mux23.IN19
BCD3[0] => Mux24.IN19
BCD3[0] => Mux25.IN19
BCD3[0] => Mux26.IN19
BCD3[0] => Mux27.IN19
BCD3[1] => Mux21.IN18
BCD3[1] => Mux22.IN18
BCD3[1] => Mux23.IN18
BCD3[1] => Mux24.IN18
BCD3[1] => Mux25.IN18
BCD3[1] => Mux26.IN18
BCD3[1] => Mux27.IN18
BCD3[2] => Mux21.IN17
BCD3[2] => Mux22.IN17
BCD3[2] => Mux23.IN17
BCD3[2] => Mux24.IN17
BCD3[2] => Mux25.IN17
BCD3[2] => Mux26.IN17
BCD3[2] => Mux27.IN17
BCD3[3] => Mux21.IN16
BCD3[3] => Mux22.IN16
BCD3[3] => Mux23.IN16
BCD3[3] => Mux24.IN16
BCD3[3] => Mux25.IN16
BCD3[3] => Mux26.IN16
BCD3[3] => Mux27.IN16
BCD2[0] => Mux14.IN19
BCD2[0] => Mux15.IN19
BCD2[0] => Mux16.IN19
BCD2[0] => Mux17.IN19
BCD2[0] => Mux18.IN19
BCD2[0] => Mux19.IN19
BCD2[0] => Mux20.IN19
BCD2[1] => Mux14.IN18
BCD2[1] => Mux15.IN18
BCD2[1] => Mux16.IN18
BCD2[1] => Mux17.IN18
BCD2[1] => Mux18.IN18
BCD2[1] => Mux19.IN18
BCD2[1] => Mux20.IN18
BCD2[2] => Mux14.IN17
BCD2[2] => Mux15.IN17
BCD2[2] => Mux16.IN17
BCD2[2] => Mux17.IN17
BCD2[2] => Mux18.IN17
BCD2[2] => Mux19.IN17
BCD2[2] => Mux20.IN17
BCD2[3] => Mux14.IN16
BCD2[3] => Mux15.IN16
BCD2[3] => Mux16.IN16
BCD2[3] => Mux17.IN16
BCD2[3] => Mux18.IN16
BCD2[3] => Mux19.IN16
BCD2[3] => Mux20.IN16
BCD1[0] => Mux7.IN19
BCD1[0] => Mux8.IN19
BCD1[0] => Mux9.IN19
BCD1[0] => Mux10.IN19
BCD1[0] => Mux11.IN19
BCD1[0] => Mux12.IN19
BCD1[0] => Mux13.IN19
BCD1[1] => Mux7.IN18
BCD1[1] => Mux8.IN18
BCD1[1] => Mux9.IN18
BCD1[1] => Mux10.IN18
BCD1[1] => Mux11.IN18
BCD1[1] => Mux12.IN18
BCD1[1] => Mux13.IN18
BCD1[2] => Mux7.IN17
BCD1[2] => Mux8.IN17
BCD1[2] => Mux9.IN17
BCD1[2] => Mux10.IN17
BCD1[2] => Mux11.IN17
BCD1[2] => Mux12.IN17
BCD1[2] => Mux13.IN17
BCD1[3] => Mux7.IN16
BCD1[3] => Mux8.IN16
BCD1[3] => Mux9.IN16
BCD1[3] => Mux10.IN16
BCD1[3] => Mux11.IN16
BCD1[3] => Mux12.IN16
BCD1[3] => Mux13.IN16
BCD0[0] => Mux0.IN19
BCD0[0] => Mux1.IN19
BCD0[0] => Mux2.IN19
BCD0[0] => Mux3.IN19
BCD0[0] => Mux4.IN19
BCD0[0] => Mux5.IN19
BCD0[0] => Mux6.IN19
BCD0[1] => Mux0.IN18
BCD0[1] => Mux1.IN18
BCD0[1] => Mux2.IN18
BCD0[1] => Mux3.IN18
BCD0[1] => Mux4.IN18
BCD0[1] => Mux5.IN18
BCD0[1] => Mux6.IN18
BCD0[2] => Mux0.IN17
BCD0[2] => Mux1.IN17
BCD0[2] => Mux2.IN17
BCD0[2] => Mux3.IN17
BCD0[2] => Mux4.IN17
BCD0[2] => Mux5.IN17
BCD0[2] => Mux6.IN17
BCD0[3] => Mux0.IN16
BCD0[3] => Mux1.IN16
BCD0[3] => Mux2.IN16
BCD0[3] => Mux3.IN16
BCD0[3] => Mux4.IN16
BCD0[3] => Mux5.IN16
BCD0[3] => Mux6.IN16
digit5[0] <= Mux41.DB_MAX_OUTPUT_PORT_TYPE
digit5[1] <= Mux40.DB_MAX_OUTPUT_PORT_TYPE
digit5[2] <= Mux39.DB_MAX_OUTPUT_PORT_TYPE
digit5[3] <= Mux38.DB_MAX_OUTPUT_PORT_TYPE
digit5[4] <= Mux37.DB_MAX_OUTPUT_PORT_TYPE
digit5[5] <= Mux36.DB_MAX_OUTPUT_PORT_TYPE
digit5[6] <= Mux35.DB_MAX_OUTPUT_PORT_TYPE
digit5[7] <= <VCC>
digit4[0] <= Mux34.DB_MAX_OUTPUT_PORT_TYPE
digit4[1] <= Mux33.DB_MAX_OUTPUT_PORT_TYPE
digit4[2] <= Mux32.DB_MAX_OUTPUT_PORT_TYPE
digit4[3] <= Mux31.DB_MAX_OUTPUT_PORT_TYPE
digit4[4] <= Mux30.DB_MAX_OUTPUT_PORT_TYPE
digit4[5] <= Mux29.DB_MAX_OUTPUT_PORT_TYPE
digit4[6] <= Mux28.DB_MAX_OUTPUT_PORT_TYPE
digit4[7] <= <VCC>
digit3[0] <= Mux27.DB_MAX_OUTPUT_PORT_TYPE
digit3[1] <= Mux26.DB_MAX_OUTPUT_PORT_TYPE
digit3[2] <= Mux25.DB_MAX_OUTPUT_PORT_TYPE
digit3[3] <= Mux24.DB_MAX_OUTPUT_PORT_TYPE
digit3[4] <= Mux23.DB_MAX_OUTPUT_PORT_TYPE
digit3[5] <= Mux22.DB_MAX_OUTPUT_PORT_TYPE
digit3[6] <= Mux21.DB_MAX_OUTPUT_PORT_TYPE
digit3[7] <= <VCC>
digit2[0] <= Mux20.DB_MAX_OUTPUT_PORT_TYPE
digit2[1] <= Mux19.DB_MAX_OUTPUT_PORT_TYPE
digit2[2] <= Mux18.DB_MAX_OUTPUT_PORT_TYPE
digit2[3] <= Mux17.DB_MAX_OUTPUT_PORT_TYPE
digit2[4] <= Mux16.DB_MAX_OUTPUT_PORT_TYPE
digit2[5] <= Mux15.DB_MAX_OUTPUT_PORT_TYPE
digit2[6] <= Mux14.DB_MAX_OUTPUT_PORT_TYPE
digit2[7] <= <VCC>
digit1[0] <= Mux13.DB_MAX_OUTPUT_PORT_TYPE
digit1[1] <= Mux12.DB_MAX_OUTPUT_PORT_TYPE
digit1[2] <= Mux11.DB_MAX_OUTPUT_PORT_TYPE
digit1[3] <= Mux10.DB_MAX_OUTPUT_PORT_TYPE
digit1[4] <= Mux9.DB_MAX_OUTPUT_PORT_TYPE
digit1[5] <= Mux8.DB_MAX_OUTPUT_PORT_TYPE
digit1[6] <= Mux7.DB_MAX_OUTPUT_PORT_TYPE
digit1[7] <= <VCC>
digit0[0] <= Mux6.DB_MAX_OUTPUT_PORT_TYPE
digit0[1] <= Mux5.DB_MAX_OUTPUT_PORT_TYPE
digit0[2] <= Mux4.DB_MAX_OUTPUT_PORT_TYPE
digit0[3] <= Mux3.DB_MAX_OUTPUT_PORT_TYPE
digit0[4] <= Mux2.DB_MAX_OUTPUT_PORT_TYPE
digit0[5] <= Mux1.DB_MAX_OUTPUT_PORT_TYPE
digit0[6] <= Mux0.DB_MAX_OUTPUT_PORT_TYPE
digit0[7] <= <VCC>


|m68hc11|decoDisplays:inst21
BCD5[0] => Mux35.IN19
BCD5[0] => Mux36.IN19
BCD5[0] => Mux37.IN19
BCD5[0] => Mux38.IN19
BCD5[0] => Mux39.IN19
BCD5[0] => Mux40.IN19
BCD5[0] => Mux41.IN19
BCD5[1] => Mux35.IN18
BCD5[1] => Mux36.IN18
BCD5[1] => Mux37.IN18
BCD5[1] => Mux38.IN18
BCD5[1] => Mux39.IN18
BCD5[1] => Mux40.IN18
BCD5[1] => Mux41.IN18
BCD5[2] => Mux35.IN17
BCD5[2] => Mux36.IN17
BCD5[2] => Mux37.IN17
BCD5[2] => Mux38.IN17
BCD5[2] => Mux39.IN17
BCD5[2] => Mux40.IN17
BCD5[2] => Mux41.IN17
BCD5[3] => Mux35.IN16
BCD5[3] => Mux36.IN16
BCD5[3] => Mux37.IN16
BCD5[3] => Mux38.IN16
BCD5[3] => Mux39.IN16
BCD5[3] => Mux40.IN16
BCD5[3] => Mux41.IN16
BCD4[0] => Mux28.IN19
BCD4[0] => Mux29.IN19
BCD4[0] => Mux30.IN19
BCD4[0] => Mux31.IN19
BCD4[0] => Mux32.IN19
BCD4[0] => Mux33.IN19
BCD4[0] => Mux34.IN19
BCD4[1] => Mux28.IN18
BCD4[1] => Mux29.IN18
BCD4[1] => Mux30.IN18
BCD4[1] => Mux31.IN18
BCD4[1] => Mux32.IN18
BCD4[1] => Mux33.IN18
BCD4[1] => Mux34.IN18
BCD4[2] => Mux28.IN17
BCD4[2] => Mux29.IN17
BCD4[2] => Mux30.IN17
BCD4[2] => Mux31.IN17
BCD4[2] => Mux32.IN17
BCD4[2] => Mux33.IN17
BCD4[2] => Mux34.IN17
BCD4[3] => Mux28.IN16
BCD4[3] => Mux29.IN16
BCD4[3] => Mux30.IN16
BCD4[3] => Mux31.IN16
BCD4[3] => Mux32.IN16
BCD4[3] => Mux33.IN16
BCD4[3] => Mux34.IN16
BCD3[0] => Mux21.IN19
BCD3[0] => Mux22.IN19
BCD3[0] => Mux23.IN19
BCD3[0] => Mux24.IN19
BCD3[0] => Mux25.IN19
BCD3[0] => Mux26.IN19
BCD3[0] => Mux27.IN19
BCD3[1] => Mux21.IN18
BCD3[1] => Mux22.IN18
BCD3[1] => Mux23.IN18
BCD3[1] => Mux24.IN18
BCD3[1] => Mux25.IN18
BCD3[1] => Mux26.IN18
BCD3[1] => Mux27.IN18
BCD3[2] => Mux21.IN17
BCD3[2] => Mux22.IN17
BCD3[2] => Mux23.IN17
BCD3[2] => Mux24.IN17
BCD3[2] => Mux25.IN17
BCD3[2] => Mux26.IN17
BCD3[2] => Mux27.IN17
BCD3[3] => Mux21.IN16
BCD3[3] => Mux22.IN16
BCD3[3] => Mux23.IN16
BCD3[3] => Mux24.IN16
BCD3[3] => Mux25.IN16
BCD3[3] => Mux26.IN16
BCD3[3] => Mux27.IN16
BCD2[0] => Mux14.IN19
BCD2[0] => Mux15.IN19
BCD2[0] => Mux16.IN19
BCD2[0] => Mux17.IN19
BCD2[0] => Mux18.IN19
BCD2[0] => Mux19.IN19
BCD2[0] => Mux20.IN19
BCD2[1] => Mux14.IN18
BCD2[1] => Mux15.IN18
BCD2[1] => Mux16.IN18
BCD2[1] => Mux17.IN18
BCD2[1] => Mux18.IN18
BCD2[1] => Mux19.IN18
BCD2[1] => Mux20.IN18
BCD2[2] => Mux14.IN17
BCD2[2] => Mux15.IN17
BCD2[2] => Mux16.IN17
BCD2[2] => Mux17.IN17
BCD2[2] => Mux18.IN17
BCD2[2] => Mux19.IN17
BCD2[2] => Mux20.IN17
BCD2[3] => Mux14.IN16
BCD2[3] => Mux15.IN16
BCD2[3] => Mux16.IN16
BCD2[3] => Mux17.IN16
BCD2[3] => Mux18.IN16
BCD2[3] => Mux19.IN16
BCD2[3] => Mux20.IN16
BCD1[0] => Mux7.IN19
BCD1[0] => Mux8.IN19
BCD1[0] => Mux9.IN19
BCD1[0] => Mux10.IN19
BCD1[0] => Mux11.IN19
BCD1[0] => Mux12.IN19
BCD1[0] => Mux13.IN19
BCD1[1] => Mux7.IN18
BCD1[1] => Mux8.IN18
BCD1[1] => Mux9.IN18
BCD1[1] => Mux10.IN18
BCD1[1] => Mux11.IN18
BCD1[1] => Mux12.IN18
BCD1[1] => Mux13.IN18
BCD1[2] => Mux7.IN17
BCD1[2] => Mux8.IN17
BCD1[2] => Mux9.IN17
BCD1[2] => Mux10.IN17
BCD1[2] => Mux11.IN17
BCD1[2] => Mux12.IN17
BCD1[2] => Mux13.IN17
BCD1[3] => Mux7.IN16
BCD1[3] => Mux8.IN16
BCD1[3] => Mux9.IN16
BCD1[3] => Mux10.IN16
BCD1[3] => Mux11.IN16
BCD1[3] => Mux12.IN16
BCD1[3] => Mux13.IN16
BCD0[0] => Mux0.IN19
BCD0[0] => Mux1.IN19
BCD0[0] => Mux2.IN19
BCD0[0] => Mux3.IN19
BCD0[0] => Mux4.IN19
BCD0[0] => Mux5.IN19
BCD0[0] => Mux6.IN19
BCD0[1] => Mux0.IN18
BCD0[1] => Mux1.IN18
BCD0[1] => Mux2.IN18
BCD0[1] => Mux3.IN18
BCD0[1] => Mux4.IN18
BCD0[1] => Mux5.IN18
BCD0[1] => Mux6.IN18
BCD0[2] => Mux0.IN17
BCD0[2] => Mux1.IN17
BCD0[2] => Mux2.IN17
BCD0[2] => Mux3.IN17
BCD0[2] => Mux4.IN17
BCD0[2] => Mux5.IN17
BCD0[2] => Mux6.IN17
BCD0[3] => Mux0.IN16
BCD0[3] => Mux1.IN16
BCD0[3] => Mux2.IN16
BCD0[3] => Mux3.IN16
BCD0[3] => Mux4.IN16
BCD0[3] => Mux5.IN16
BCD0[3] => Mux6.IN16
digit5[0] <= Mux41.DB_MAX_OUTPUT_PORT_TYPE
digit5[1] <= Mux40.DB_MAX_OUTPUT_PORT_TYPE
digit5[2] <= Mux39.DB_MAX_OUTPUT_PORT_TYPE
digit5[3] <= Mux38.DB_MAX_OUTPUT_PORT_TYPE
digit5[4] <= Mux37.DB_MAX_OUTPUT_PORT_TYPE
digit5[5] <= Mux36.DB_MAX_OUTPUT_PORT_TYPE
digit5[6] <= Mux35.DB_MAX_OUTPUT_PORT_TYPE
digit5[7] <= <VCC>
digit4[0] <= Mux34.DB_MAX_OUTPUT_PORT_TYPE
digit4[1] <= Mux33.DB_MAX_OUTPUT_PORT_TYPE
digit4[2] <= Mux32.DB_MAX_OUTPUT_PORT_TYPE
digit4[3] <= Mux31.DB_MAX_OUTPUT_PORT_TYPE
digit4[4] <= Mux30.DB_MAX_OUTPUT_PORT_TYPE
digit4[5] <= Mux29.DB_MAX_OUTPUT_PORT_TYPE
digit4[6] <= Mux28.DB_MAX_OUTPUT_PORT_TYPE
digit4[7] <= <VCC>
digit3[0] <= Mux27.DB_MAX_OUTPUT_PORT_TYPE
digit3[1] <= Mux26.DB_MAX_OUTPUT_PORT_TYPE
digit3[2] <= Mux25.DB_MAX_OUTPUT_PORT_TYPE
digit3[3] <= Mux24.DB_MAX_OUTPUT_PORT_TYPE
digit3[4] <= Mux23.DB_MAX_OUTPUT_PORT_TYPE
digit3[5] <= Mux22.DB_MAX_OUTPUT_PORT_TYPE
digit3[6] <= Mux21.DB_MAX_OUTPUT_PORT_TYPE
digit3[7] <= <VCC>
digit2[0] <= Mux20.DB_MAX_OUTPUT_PORT_TYPE
digit2[1] <= Mux19.DB_MAX_OUTPUT_PORT_TYPE
digit2[2] <= Mux18.DB_MAX_OUTPUT_PORT_TYPE
digit2[3] <= Mux17.DB_MAX_OUTPUT_PORT_TYPE
digit2[4] <= Mux16.DB_MAX_OUTPUT_PORT_TYPE
digit2[5] <= Mux15.DB_MAX_OUTPUT_PORT_TYPE
digit2[6] <= Mux14.DB_MAX_OUTPUT_PORT_TYPE
digit2[7] <= <VCC>
digit1[0] <= Mux13.DB_MAX_OUTPUT_PORT_TYPE
digit1[1] <= Mux12.DB_MAX_OUTPUT_PORT_TYPE
digit1[2] <= Mux11.DB_MAX_OUTPUT_PORT_TYPE
digit1[3] <= Mux10.DB_MAX_OUTPUT_PORT_TYPE
digit1[4] <= Mux9.DB_MAX_OUTPUT_PORT_TYPE
digit1[5] <= Mux8.DB_MAX_OUTPUT_PORT_TYPE
digit1[6] <= Mux7.DB_MAX_OUTPUT_PORT_TYPE
digit1[7] <= <VCC>
digit0[0] <= Mux6.DB_MAX_OUTPUT_PORT_TYPE
digit0[1] <= Mux5.DB_MAX_OUTPUT_PORT_TYPE
digit0[2] <= Mux4.DB_MAX_OUTPUT_PORT_TYPE
digit0[3] <= Mux3.DB_MAX_OUTPUT_PORT_TYPE
digit0[4] <= Mux2.DB_MAX_OUTPUT_PORT_TYPE
digit0[5] <= Mux1.DB_MAX_OUTPUT_PORT_TYPE
digit0[6] <= Mux0.DB_MAX_OUTPUT_PORT_TYPE
digit0[7] <= <VCC>


|m68hc11|decoDisplays:inst22
BCD5[0] => ~NO_FANOUT~
BCD5[1] => ~NO_FANOUT~
BCD5[2] => ~NO_FANOUT~
BCD5[3] => ~NO_FANOUT~
BCD4[0] => ~NO_FANOUT~
BCD4[1] => ~NO_FANOUT~
BCD4[2] => ~NO_FANOUT~
BCD4[3] => ~NO_FANOUT~
BCD3[0] => Mux21.IN19
BCD3[0] => Mux22.IN19
BCD3[0] => Mux23.IN19
BCD3[0] => Mux24.IN19
BCD3[0] => Mux25.IN19
BCD3[0] => Mux26.IN19
BCD3[0] => Mux27.IN19
BCD3[1] => Mux21.IN18
BCD3[1] => Mux22.IN18
BCD3[1] => Mux23.IN18
BCD3[1] => Mux24.IN18
BCD3[1] => Mux25.IN18
BCD3[1] => Mux26.IN18
BCD3[1] => Mux27.IN18
BCD3[2] => Mux21.IN17
BCD3[2] => Mux22.IN17
BCD3[2] => Mux23.IN17
BCD3[2] => Mux24.IN17
BCD3[2] => Mux25.IN17
BCD3[2] => Mux26.IN17
BCD3[2] => Mux27.IN17
BCD3[3] => Mux21.IN16
BCD3[3] => Mux22.IN16
BCD3[3] => Mux23.IN16
BCD3[3] => Mux24.IN16
BCD3[3] => Mux25.IN16
BCD3[3] => Mux26.IN16
BCD3[3] => Mux27.IN16
BCD2[0] => Mux14.IN19
BCD2[0] => Mux15.IN19
BCD2[0] => Mux16.IN19
BCD2[0] => Mux17.IN19
BCD2[0] => Mux18.IN19
BCD2[0] => Mux19.IN19
BCD2[0] => Mux20.IN19
BCD2[1] => Mux14.IN18
BCD2[1] => Mux15.IN18
BCD2[1] => Mux16.IN18
BCD2[1] => Mux17.IN18
BCD2[1] => Mux18.IN18
BCD2[1] => Mux19.IN18
BCD2[1] => Mux20.IN18
BCD2[2] => Mux14.IN17
BCD2[2] => Mux15.IN17
BCD2[2] => Mux16.IN17
BCD2[2] => Mux17.IN17
BCD2[2] => Mux18.IN17
BCD2[2] => Mux19.IN17
BCD2[2] => Mux20.IN17
BCD2[3] => Mux14.IN16
BCD2[3] => Mux15.IN16
BCD2[3] => Mux16.IN16
BCD2[3] => Mux17.IN16
BCD2[3] => Mux18.IN16
BCD2[3] => Mux19.IN16
BCD2[3] => Mux20.IN16
BCD1[0] => Mux7.IN19
BCD1[0] => Mux8.IN19
BCD1[0] => Mux9.IN19
BCD1[0] => Mux10.IN19
BCD1[0] => Mux11.IN19
BCD1[0] => Mux12.IN19
BCD1[0] => Mux13.IN19
BCD1[1] => Mux7.IN18
BCD1[1] => Mux8.IN18
BCD1[1] => Mux9.IN18
BCD1[1] => Mux10.IN18
BCD1[1] => Mux11.IN18
BCD1[1] => Mux12.IN18
BCD1[1] => Mux13.IN18
BCD1[2] => Mux7.IN17
BCD1[2] => Mux8.IN17
BCD1[2] => Mux9.IN17
BCD1[2] => Mux10.IN17
BCD1[2] => Mux11.IN17
BCD1[2] => Mux12.IN17
BCD1[2] => Mux13.IN17
BCD1[3] => Mux7.IN16
BCD1[3] => Mux8.IN16
BCD1[3] => Mux9.IN16
BCD1[3] => Mux10.IN16
BCD1[3] => Mux11.IN16
BCD1[3] => Mux12.IN16
BCD1[3] => Mux13.IN16
BCD0[0] => Mux0.IN19
BCD0[0] => Mux1.IN19
BCD0[0] => Mux2.IN19
BCD0[0] => Mux3.IN19
BCD0[0] => Mux4.IN19
BCD0[0] => Mux5.IN19
BCD0[0] => Mux6.IN19
BCD0[1] => Mux0.IN18
BCD0[1] => Mux1.IN18
BCD0[1] => Mux2.IN18
BCD0[1] => Mux3.IN18
BCD0[1] => Mux4.IN18
BCD0[1] => Mux5.IN18
BCD0[1] => Mux6.IN18
BCD0[2] => Mux0.IN17
BCD0[2] => Mux1.IN17
BCD0[2] => Mux2.IN17
BCD0[2] => Mux3.IN17
BCD0[2] => Mux4.IN17
BCD0[2] => Mux5.IN17
BCD0[2] => Mux6.IN17
BCD0[3] => Mux0.IN16
BCD0[3] => Mux1.IN16
BCD0[3] => Mux2.IN16
BCD0[3] => Mux3.IN16
BCD0[3] => Mux4.IN16
BCD0[3] => Mux5.IN16
BCD0[3] => Mux6.IN16
digit5[0] <= <VCC>
digit5[1] <= <VCC>
digit5[2] <= <VCC>
digit5[3] <= <VCC>
digit5[4] <= <VCC>
digit5[5] <= <VCC>
digit5[6] <= <VCC>
digit5[7] <= <VCC>
digit4[0] <= <VCC>
digit4[1] <= <VCC>
digit4[2] <= <VCC>
digit4[3] <= <VCC>
digit4[4] <= <VCC>
digit4[5] <= <VCC>
digit4[6] <= <VCC>
digit4[7] <= <VCC>
digit3[0] <= Mux27.DB_MAX_OUTPUT_PORT_TYPE
digit3[1] <= Mux26.DB_MAX_OUTPUT_PORT_TYPE
digit3[2] <= Mux25.DB_MAX_OUTPUT_PORT_TYPE
digit3[3] <= Mux24.DB_MAX_OUTPUT_PORT_TYPE
digit3[4] <= Mux23.DB_MAX_OUTPUT_PORT_TYPE
digit3[5] <= Mux22.DB_MAX_OUTPUT_PORT_TYPE
digit3[6] <= Mux21.DB_MAX_OUTPUT_PORT_TYPE
digit3[7] <= <VCC>
digit2[0] <= Mux20.DB_MAX_OUTPUT_PORT_TYPE
digit2[1] <= Mux19.DB_MAX_OUTPUT_PORT_TYPE
digit2[2] <= Mux18.DB_MAX_OUTPUT_PORT_TYPE
digit2[3] <= Mux17.DB_MAX_OUTPUT_PORT_TYPE
digit2[4] <= Mux16.DB_MAX_OUTPUT_PORT_TYPE
digit2[5] <= Mux15.DB_MAX_OUTPUT_PORT_TYPE
digit2[6] <= Mux14.DB_MAX_OUTPUT_PORT_TYPE
digit2[7] <= <VCC>
digit1[0] <= Mux13.DB_MAX_OUTPUT_PORT_TYPE
digit1[1] <= Mux12.DB_MAX_OUTPUT_PORT_TYPE
digit1[2] <= Mux11.DB_MAX_OUTPUT_PORT_TYPE
digit1[3] <= Mux10.DB_MAX_OUTPUT_PORT_TYPE
digit1[4] <= Mux9.DB_MAX_OUTPUT_PORT_TYPE
digit1[5] <= Mux8.DB_MAX_OUTPUT_PORT_TYPE
digit1[6] <= Mux7.DB_MAX_OUTPUT_PORT_TYPE
digit1[7] <= <VCC>
digit0[0] <= Mux6.DB_MAX_OUTPUT_PORT_TYPE
digit0[1] <= Mux5.DB_MAX_OUTPUT_PORT_TYPE
digit0[2] <= Mux4.DB_MAX_OUTPUT_PORT_TYPE
digit0[3] <= Mux3.DB_MAX_OUTPUT_PORT_TYPE
digit0[4] <= Mux2.DB_MAX_OUTPUT_PORT_TYPE
digit0[5] <= Mux1.DB_MAX_OUTPUT_PORT_TYPE
digit0[6] <= Mux0.DB_MAX_OUTPUT_PORT_TYPE
digit0[7] <= <VCC>


|m68hc11|decoDisplays:inst26
BCD5[0] => ~NO_FANOUT~
BCD5[1] => ~NO_FANOUT~
BCD5[2] => ~NO_FANOUT~
BCD5[3] => ~NO_FANOUT~
BCD4[0] => ~NO_FANOUT~
BCD4[1] => ~NO_FANOUT~
BCD4[2] => ~NO_FANOUT~
BCD4[3] => ~NO_FANOUT~
BCD3[0] => Mux21.IN19
BCD3[0] => Mux22.IN19
BCD3[0] => Mux23.IN19
BCD3[0] => Mux24.IN19
BCD3[0] => Mux25.IN19
BCD3[0] => Mux26.IN19
BCD3[0] => Mux27.IN19
BCD3[1] => Mux21.IN18
BCD3[1] => Mux22.IN18
BCD3[1] => Mux23.IN18
BCD3[1] => Mux24.IN18
BCD3[1] => Mux25.IN18
BCD3[1] => Mux26.IN18
BCD3[1] => Mux27.IN18
BCD3[2] => Mux21.IN17
BCD3[2] => Mux22.IN17
BCD3[2] => Mux23.IN17
BCD3[2] => Mux24.IN17
BCD3[2] => Mux25.IN17
BCD3[2] => Mux26.IN17
BCD3[2] => Mux27.IN17
BCD3[3] => Mux21.IN16
BCD3[3] => Mux22.IN16
BCD3[3] => Mux23.IN16
BCD3[3] => Mux24.IN16
BCD3[3] => Mux25.IN16
BCD3[3] => Mux26.IN16
BCD3[3] => Mux27.IN16
BCD2[0] => Mux14.IN19
BCD2[0] => Mux15.IN19
BCD2[0] => Mux16.IN19
BCD2[0] => Mux17.IN19
BCD2[0] => Mux18.IN19
BCD2[0] => Mux19.IN19
BCD2[0] => Mux20.IN19
BCD2[1] => Mux14.IN18
BCD2[1] => Mux15.IN18
BCD2[1] => Mux16.IN18
BCD2[1] => Mux17.IN18
BCD2[1] => Mux18.IN18
BCD2[1] => Mux19.IN18
BCD2[1] => Mux20.IN18
BCD2[2] => Mux14.IN17
BCD2[2] => Mux15.IN17
BCD2[2] => Mux16.IN17
BCD2[2] => Mux17.IN17
BCD2[2] => Mux18.IN17
BCD2[2] => Mux19.IN17
BCD2[2] => Mux20.IN17
BCD2[3] => Mux14.IN16
BCD2[3] => Mux15.IN16
BCD2[3] => Mux16.IN16
BCD2[3] => Mux17.IN16
BCD2[3] => Mux18.IN16
BCD2[3] => Mux19.IN16
BCD2[3] => Mux20.IN16
BCD1[0] => Mux7.IN19
BCD1[0] => Mux8.IN19
BCD1[0] => Mux9.IN19
BCD1[0] => Mux10.IN19
BCD1[0] => Mux11.IN19
BCD1[0] => Mux12.IN19
BCD1[0] => Mux13.IN19
BCD1[1] => Mux7.IN18
BCD1[1] => Mux8.IN18
BCD1[1] => Mux9.IN18
BCD1[1] => Mux10.IN18
BCD1[1] => Mux11.IN18
BCD1[1] => Mux12.IN18
BCD1[1] => Mux13.IN18
BCD1[2] => Mux7.IN17
BCD1[2] => Mux8.IN17
BCD1[2] => Mux9.IN17
BCD1[2] => Mux10.IN17
BCD1[2] => Mux11.IN17
BCD1[2] => Mux12.IN17
BCD1[2] => Mux13.IN17
BCD1[3] => Mux7.IN16
BCD1[3] => Mux8.IN16
BCD1[3] => Mux9.IN16
BCD1[3] => Mux10.IN16
BCD1[3] => Mux11.IN16
BCD1[3] => Mux12.IN16
BCD1[3] => Mux13.IN16
BCD0[0] => Mux0.IN19
BCD0[0] => Mux1.IN19
BCD0[0] => Mux2.IN19
BCD0[0] => Mux3.IN19
BCD0[0] => Mux4.IN19
BCD0[0] => Mux5.IN19
BCD0[0] => Mux6.IN19
BCD0[1] => Mux0.IN18
BCD0[1] => Mux1.IN18
BCD0[1] => Mux2.IN18
BCD0[1] => Mux3.IN18
BCD0[1] => Mux4.IN18
BCD0[1] => Mux5.IN18
BCD0[1] => Mux6.IN18
BCD0[2] => Mux0.IN17
BCD0[2] => Mux1.IN17
BCD0[2] => Mux2.IN17
BCD0[2] => Mux3.IN17
BCD0[2] => Mux4.IN17
BCD0[2] => Mux5.IN17
BCD0[2] => Mux6.IN17
BCD0[3] => Mux0.IN16
BCD0[3] => Mux1.IN16
BCD0[3] => Mux2.IN16
BCD0[3] => Mux3.IN16
BCD0[3] => Mux4.IN16
BCD0[3] => Mux5.IN16
BCD0[3] => Mux6.IN16
digit5[0] <= <VCC>
digit5[1] <= <VCC>
digit5[2] <= <VCC>
digit5[3] <= <VCC>
digit5[4] <= <VCC>
digit5[5] <= <VCC>
digit5[6] <= <VCC>
digit5[7] <= <VCC>
digit4[0] <= <VCC>
digit4[1] <= <VCC>
digit4[2] <= <VCC>
digit4[3] <= <VCC>
digit4[4] <= <VCC>
digit4[5] <= <VCC>
digit4[6] <= <VCC>
digit4[7] <= <VCC>
digit3[0] <= Mux27.DB_MAX_OUTPUT_PORT_TYPE
digit3[1] <= Mux26.DB_MAX_OUTPUT_PORT_TYPE
digit3[2] <= Mux25.DB_MAX_OUTPUT_PORT_TYPE
digit3[3] <= Mux24.DB_MAX_OUTPUT_PORT_TYPE
digit3[4] <= Mux23.DB_MAX_OUTPUT_PORT_TYPE
digit3[5] <= Mux22.DB_MAX_OUTPUT_PORT_TYPE
digit3[6] <= Mux21.DB_MAX_OUTPUT_PORT_TYPE
digit3[7] <= <VCC>
digit2[0] <= Mux20.DB_MAX_OUTPUT_PORT_TYPE
digit2[1] <= Mux19.DB_MAX_OUTPUT_PORT_TYPE
digit2[2] <= Mux18.DB_MAX_OUTPUT_PORT_TYPE
digit2[3] <= Mux17.DB_MAX_OUTPUT_PORT_TYPE
digit2[4] <= Mux16.DB_MAX_OUTPUT_PORT_TYPE
digit2[5] <= Mux15.DB_MAX_OUTPUT_PORT_TYPE
digit2[6] <= Mux14.DB_MAX_OUTPUT_PORT_TYPE
digit2[7] <= <VCC>
digit1[0] <= Mux13.DB_MAX_OUTPUT_PORT_TYPE
digit1[1] <= Mux12.DB_MAX_OUTPUT_PORT_TYPE
digit1[2] <= Mux11.DB_MAX_OUTPUT_PORT_TYPE
digit1[3] <= Mux10.DB_MAX_OUTPUT_PORT_TYPE
digit1[4] <= Mux9.DB_MAX_OUTPUT_PORT_TYPE
digit1[5] <= Mux8.DB_MAX_OUTPUT_PORT_TYPE
digit1[6] <= Mux7.DB_MAX_OUTPUT_PORT_TYPE
digit1[7] <= <VCC>
digit0[0] <= Mux6.DB_MAX_OUTPUT_PORT_TYPE
digit0[1] <= Mux5.DB_MAX_OUTPUT_PORT_TYPE
digit0[2] <= Mux4.DB_MAX_OUTPUT_PORT_TYPE
digit0[3] <= Mux3.DB_MAX_OUTPUT_PORT_TYPE
digit0[4] <= Mux2.DB_MAX_OUTPUT_PORT_TYPE
digit0[5] <= Mux1.DB_MAX_OUTPUT_PORT_TYPE
digit0[6] <= Mux0.DB_MAX_OUTPUT_PORT_TYPE
digit0[7] <= <VCC>


|m68hc11|decoDisplays:inst20
BCD5[0] => ~NO_FANOUT~
BCD5[1] => ~NO_FANOUT~
BCD5[2] => ~NO_FANOUT~
BCD5[3] => ~NO_FANOUT~
BCD4[0] => ~NO_FANOUT~
BCD4[1] => ~NO_FANOUT~
BCD4[2] => ~NO_FANOUT~
BCD4[3] => ~NO_FANOUT~
BCD3[0] => ~NO_FANOUT~
BCD3[1] => ~NO_FANOUT~
BCD3[2] => ~NO_FANOUT~
BCD3[3] => ~NO_FANOUT~
BCD2[0] => Mux14.IN19
BCD2[0] => Mux15.IN19
BCD2[0] => Mux16.IN19
BCD2[0] => Mux17.IN19
BCD2[0] => Mux18.IN19
BCD2[0] => Mux19.IN19
BCD2[0] => Mux20.IN19
BCD2[1] => Mux14.IN18
BCD2[1] => Mux15.IN18
BCD2[1] => Mux16.IN18
BCD2[1] => Mux17.IN18
BCD2[1] => Mux18.IN18
BCD2[1] => Mux19.IN18
BCD2[1] => Mux20.IN18
BCD2[2] => Mux14.IN17
BCD2[2] => Mux15.IN17
BCD2[2] => Mux16.IN17
BCD2[2] => Mux17.IN17
BCD2[2] => Mux18.IN17
BCD2[2] => Mux19.IN17
BCD2[2] => Mux20.IN17
BCD2[3] => Mux14.IN16
BCD2[3] => Mux15.IN16
BCD2[3] => Mux16.IN16
BCD2[3] => Mux17.IN16
BCD2[3] => Mux18.IN16
BCD2[3] => Mux19.IN16
BCD2[3] => Mux20.IN16
BCD1[0] => Mux7.IN19
BCD1[0] => Mux8.IN19
BCD1[0] => Mux9.IN19
BCD1[0] => Mux10.IN19
BCD1[0] => Mux11.IN19
BCD1[0] => Mux12.IN19
BCD1[0] => Mux13.IN19
BCD1[1] => Mux7.IN18
BCD1[1] => Mux8.IN18
BCD1[1] => Mux9.IN18
BCD1[1] => Mux10.IN18
BCD1[1] => Mux11.IN18
BCD1[1] => Mux12.IN18
BCD1[1] => Mux13.IN18
BCD1[2] => Mux7.IN17
BCD1[2] => Mux8.IN17
BCD1[2] => Mux9.IN17
BCD1[2] => Mux10.IN17
BCD1[2] => Mux11.IN17
BCD1[2] => Mux12.IN17
BCD1[2] => Mux13.IN17
BCD1[3] => Mux7.IN16
BCD1[3] => Mux8.IN16
BCD1[3] => Mux9.IN16
BCD1[3] => Mux10.IN16
BCD1[3] => Mux11.IN16
BCD1[3] => Mux12.IN16
BCD1[3] => Mux13.IN16
BCD0[0] => Mux0.IN19
BCD0[0] => Mux1.IN19
BCD0[0] => Mux2.IN19
BCD0[0] => Mux3.IN19
BCD0[0] => Mux4.IN19
BCD0[0] => Mux5.IN19
BCD0[0] => Mux6.IN19
BCD0[1] => Mux0.IN18
BCD0[1] => Mux1.IN18
BCD0[1] => Mux2.IN18
BCD0[1] => Mux3.IN18
BCD0[1] => Mux4.IN18
BCD0[1] => Mux5.IN18
BCD0[1] => Mux6.IN18
BCD0[2] => Mux0.IN17
BCD0[2] => Mux1.IN17
BCD0[2] => Mux2.IN17
BCD0[2] => Mux3.IN17
BCD0[2] => Mux4.IN17
BCD0[2] => Mux5.IN17
BCD0[2] => Mux6.IN17
BCD0[3] => Mux0.IN16
BCD0[3] => Mux1.IN16
BCD0[3] => Mux2.IN16
BCD0[3] => Mux3.IN16
BCD0[3] => Mux4.IN16
BCD0[3] => Mux5.IN16
BCD0[3] => Mux6.IN16
digit5[0] <= <VCC>
digit5[1] <= <VCC>
digit5[2] <= <VCC>
digit5[3] <= <VCC>
digit5[4] <= <VCC>
digit5[5] <= <VCC>
digit5[6] <= <VCC>
digit5[7] <= <VCC>
digit4[0] <= <VCC>
digit4[1] <= <VCC>
digit4[2] <= <VCC>
digit4[3] <= <VCC>
digit4[4] <= <VCC>
digit4[5] <= <VCC>
digit4[6] <= <VCC>
digit4[7] <= <VCC>
digit3[0] <= <VCC>
digit3[1] <= <VCC>
digit3[2] <= <VCC>
digit3[3] <= <VCC>
digit3[4] <= <VCC>
digit3[5] <= <VCC>
digit3[6] <= <VCC>
digit3[7] <= <VCC>
digit2[0] <= Mux20.DB_MAX_OUTPUT_PORT_TYPE
digit2[1] <= Mux19.DB_MAX_OUTPUT_PORT_TYPE
digit2[2] <= Mux18.DB_MAX_OUTPUT_PORT_TYPE
digit2[3] <= Mux17.DB_MAX_OUTPUT_PORT_TYPE
digit2[4] <= Mux16.DB_MAX_OUTPUT_PORT_TYPE
digit2[5] <= Mux15.DB_MAX_OUTPUT_PORT_TYPE
digit2[6] <= Mux14.DB_MAX_OUTPUT_PORT_TYPE
digit2[7] <= <VCC>
digit1[0] <= Mux13.DB_MAX_OUTPUT_PORT_TYPE
digit1[1] <= Mux12.DB_MAX_OUTPUT_PORT_TYPE
digit1[2] <= Mux11.DB_MAX_OUTPUT_PORT_TYPE
digit1[3] <= Mux10.DB_MAX_OUTPUT_PORT_TYPE
digit1[4] <= Mux9.DB_MAX_OUTPUT_PORT_TYPE
digit1[5] <= Mux8.DB_MAX_OUTPUT_PORT_TYPE
digit1[6] <= Mux7.DB_MAX_OUTPUT_PORT_TYPE
digit1[7] <= <VCC>
digit0[0] <= Mux6.DB_MAX_OUTPUT_PORT_TYPE
digit0[1] <= Mux5.DB_MAX_OUTPUT_PORT_TYPE
digit0[2] <= Mux4.DB_MAX_OUTPUT_PORT_TYPE
digit0[3] <= Mux3.DB_MAX_OUTPUT_PORT_TYPE
digit0[4] <= Mux2.DB_MAX_OUTPUT_PORT_TYPE
digit0[5] <= Mux1.DB_MAX_OUTPUT_PORT_TYPE
digit0[6] <= Mux0.DB_MAX_OUTPUT_PORT_TYPE
digit0[7] <= <VCC>


