Release 14.7 - xst P.20131013 (nt)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.09 secs
 
--> Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.09 secs
 
--> Reading design: pop_cpu.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Compilation
  3) Design Hierarchy Analysis
  4) HDL Analysis
  5) HDL Synthesis
     5.1) HDL Synthesis Report
  6) Advanced HDL Synthesis
     6.1) Advanced HDL Synthesis Report
  7) Low Level Synthesis
  8) Partition Report
  9) Final Report
	9.1) Device utilization summary
	9.2) Partition Resource Summary
	9.3) TIMING REPORT


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "pop_cpu.prj"
Input Format                       : mixed
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "pop_cpu"
Output Format                      : NGC
Target Device                      : xc3s1200e-4-fg320

---- Source Options
Top Module Name                    : pop_cpu
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Mux Style                          : Auto
Decoder Extraction                 : YES
Priority Encoder Extraction        : Yes
Shift Register Extraction          : YES
Logical Shifter Extraction         : YES
XOR Collapsing                     : YES
ROM Style                          : Auto
Mux Extraction                     : Yes
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Multiplier Style                   : Auto
Automatic Register Balancing       : No

---- Target Options
Add IO Buffers                     : YES
Global Maximum Fanout              : 100000
Add Generic Clock Buffer(BUFG)     : 24
Register Duplication               : YES
Slice Packing                      : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Yes
Use Synchronous Set                : Yes
Use Synchronous Reset              : Yes
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
Verilog 2001                       : YES
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

=========================================================================


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling vhdl file "C:/pop_cpu1/recordDefs.vhd" in Library work.
Package <recorddefs> compiled.
Package body <recorddefs> compiled.
Compiling vhdl file "C:/pop_cpu1/shumaDecoder.vhd" in Library work.
Architecture behavioral of Entity shumadecoder is up to date.
Compiling vhdl file "C:/pop_cpu1/PC.vhd" in Library work.
Architecture pcbehavioral of Entity pc is up to date.
Compiling vhdl file "C:/pop_cpu1/InsFetcher.vhd" in Library work.
Architecture behavioral of Entity insfetcher is up to date.
Compiling vhdl file "C:/pop_cpu1/PCAdder.vhd" in Library work.
Architecture pcadderbehavioral of Entity pcadder is up to date.
Compiling vhdl file "C:/pop_cpu1/PCSelector.vhd" in Library work.
Architecture pcselectorbehavioral of Entity pcselector is up to date.
Compiling vhdl file "C:/pop_cpu1/IF_IDRegs.vhd" in Library work.
Architecture behavioral of Entity if_idregs is up to date.
Compiling vhdl file "C:/pop_cpu1/Registers.vhd" in Library work.
Architecture behavioral of Entity registers is up to date.
Compiling vhdl file "C:/pop_cpu1/bypasser.vhd" in Library work.
Architecture behavioral of Entity bypasser is up to date.
Compiling vhdl file "C:/pop_cpu1/Control.vhd" in Library work.
Architecture behavioral of Entity control is up to date.
Compiling vhdl file "C:/pop_cpu1/extender.vhd" in Library work.
Architecture extenderbehavioral of Entity extender is up to date.
Compiling vhdl file "C:/pop_cpu1/AddressAdder.vhd" in Library work.
Architecture behavioral of Entity addressadder is up to date.
Compiling vhdl file "C:/pop_cpu1/ID_EXERegs.vhd" in Library work.
Architecture behavioral of Entity id_exeregs is up to date.
Compiling vhdl file "C:/pop_cpu1/ALUSrc0MUX.vhd" in Library work.
Architecture behavioral of Entity alusrc0mux is up to date.
Compiling vhdl file "C:/pop_cpu1/ALUSrc1MUX.vhd" in Library work.
WARNING:HDLParsers:817 - "C:/pop_cpu1/ALUSrc1MUX.vhd" Line 51. Choice . is not a locally static expression.
WARNING:HDLParsers:817 - "C:/pop_cpu1/ALUSrc1MUX.vhd" Line 53. Choice . is not a locally static expression.
WARNING:HDLParsers:817 - "C:/pop_cpu1/ALUSrc1MUX.vhd" Line 55. Choice . is not a locally static expression.
WARNING:HDLParsers:817 - "C:/pop_cpu1/ALUSrc1MUX.vhd" Line 57. Choice . is not a locally static expression.
WARNING:HDLParsers:817 - "C:/pop_cpu1/ALUSrc1MUX.vhd" Line 59. Choice . is not a locally static expression.
Architecture behavioral of Entity alusrc1mux is up to date.
Compiling vhdl file "C:/pop_cpu1/ALU.vhd" in Library work.
WARNING:HDLParsers:817 - "C:/pop_cpu1/ALU.vhd" Line 49. Choice . is not a locally static expression.
WARNING:HDLParsers:817 - "C:/pop_cpu1/ALU.vhd" Line 51. Choice . is not a locally static expression.
WARNING:HDLParsers:817 - "C:/pop_cpu1/ALU.vhd" Line 53. Choice . is not a locally static expression.
WARNING:HDLParsers:817 - "C:/pop_cpu1/ALU.vhd" Line 55. Choice . is not a locally static expression.
WARNING:HDLParsers:817 - "C:/pop_cpu1/ALU.vhd" Line 57. Choice . is not a locally static expression.
WARNING:HDLParsers:817 - "C:/pop_cpu1/ALU.vhd" Line 59. Choice . is not a locally static expression.
WARNING:HDLParsers:817 - "C:/pop_cpu1/ALU.vhd" Line 61. Choice . is not a locally static expression.
WARNING:HDLParsers:817 - "C:/pop_cpu1/ALU.vhd" Line 63. Choice . is not a locally static expression.
Architecture behavioral of Entity alu is up to date.
Compiling vhdl file "C:/pop_cpu1/ReadWritePauser.vhd" in Library work.
Architecture behavioral of Entity readwritepauser is up to date.
Compiling vhdl file "C:/pop_cpu1/EXE_MEMRegs.vhd" in Library work.
Architecture behavioral of Entity exe_memregs is up to date.
Compiling vhdl file "C:/pop_cpu1/MEMSrcMUX.vhd" in Library work.
WARNING:HDLParsers:817 - "C:/pop_cpu1/MEMSrcMUX.vhd" Line 47. Choice . is not a locally static expression.
WARNING:HDLParsers:817 - "C:/pop_cpu1/MEMSrcMUX.vhd" Line 49. Choice . is not a locally static expression.
WARNING:HDLParsers:817 - "C:/pop_cpu1/MEMSrcMUX.vhd" Line 51. Choice . is not a locally static expression.
Architecture behavioral of Entity memsrcmux is up to date.
Compiling vhdl file "C:/pop_cpu1/MEMAccess.vhd" in Library work.
Architecture behavioral of Entity memaccess is up to date.
Compiling vhdl file "C:/pop_cpu1/MEM_WBRegs.vhd" in Library work.
Architecture behavioral of Entity mem_wbregs is up to date.
Compiling vhdl file "C:/pop_cpu1/WBSrcMUX.vhd" in Library work.
Architecture behavioral of Entity wbsrcmux is up to date.
Compiling vhdl file "C:/pop_cpu1/MEMTypeMUX.vhd" in Library work.
Architecture behavioral of Entity memtypemux is up to date.
Compiling vhdl file "C:/pop_cpu1/VGAAccess.vhd" in Library work.
Architecture behavioral of Entity vgaaccess is up to date.
Compiling vhdl file "C:/pop_cpu1/cachedVGAControler.vhd" in Library work.
Entity <cachedvgacontroler> compiled.
Entity <cachedvgacontroler> (Architecture <behavioral>) compiled.
Compiling vhdl file "C:/pop_cpu1/vgaInterface.vhd" in Library work.
Architecture behavioral of Entity vgainterface is up to date.
Compiling vhdl file "C:/pop_cpu1/clockDivider.vhd" in Library work.
Architecture behavioral of Entity clockdivider is up to date.
Compiling vhdl file "C:/pop_cpu1/pop_cpu.vhd" in Library work.
Architecture behavioral of Entity pop_cpu is up to date.

=========================================================================
*                     Design Hierarchy Analysis                         *
=========================================================================
Analyzing hierarchy for entity <pop_cpu> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <shumaDecoder> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <PC> in library <work> (architecture <pcbehavioral>).

Analyzing hierarchy for entity <InsFetcher> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <PCAdder> in library <work> (architecture <pcadderbehavioral>).

Analyzing hierarchy for entity <PCSelector> in library <work> (architecture <pcselectorbehavioral>).

Analyzing hierarchy for entity <IF_IDRegs> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <Registers> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <bypasser> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <Control> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <Extender> in library <work> (architecture <extenderbehavioral>).

Analyzing hierarchy for entity <AddressAdder> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <ID_EXERegs> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <ALUSrc0MUX> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <ALUSrc1MUX> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <ALU> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <ReadWritePauser> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <EXE_MEMRegs> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <MEMSrcMUX> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <MEMAccess> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <MEM_WBRegs> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <WBSrcMUX> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <MEMTypeMUX> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <VGAAccess> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <cachedVGAControler> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <vgaInterface> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <clockDivider> in library <work> (architecture <behavioral>).


=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing Entity <pop_cpu> in library <work> (Architecture <behavioral>).
WARNING:Xst:819 - "C:/pop_cpu1/pop_cpu.vhd" line 667: One or more signals are missing in the process sensitivity list. To enable synthesis of FPGA/CPLD hardware, XST will assume that all necessary signals are present in the sensitivity list. Please note that the result of the synthesis may differ from the initial design specification. The missing signals are:
   <rdn>, <dataReady>, <tsre>, <EXEMEMRegs_MEMAccess_MemType>
WARNING:Xst:753 - "C:/pop_cpu1/pop_cpu.vhd" line 737: Unconnected output port 'RA' of component 'Registers'.
Entity <pop_cpu> analyzed. Unit <pop_cpu> generated.

Analyzing Entity <shumaDecoder> in library <work> (Architecture <behavioral>).
INFO:Xst:1561 - "C:/pop_cpu1/shumaDecoder.vhd" line 74: Mux is complete : default of case is discarded
Entity <shumaDecoder> analyzed. Unit <shumaDecoder> generated.

Analyzing Entity <PC> in library <work> (Architecture <pcbehavioral>).
Entity <PC> analyzed. Unit <PC> generated.

Analyzing Entity <InsFetcher> in library <work> (Architecture <behavioral>).
WARNING:Xst:819 - "C:/pop_cpu1/InsFetcher.vhd" line 86: One or more signals are missing in the process sensitivity list. To enable synthesis of FPGA/CPLD hardware, XST will assume that all necessary signals are present in the sensitivity list. Please note that the result of the synthesis may differ from the initial design specification. The missing signals are:
   <MEMRead>, <MEMWrite>, <MEMAddr>
INFO:Xst:2679 - Register <Ram2EN> in unit <InsFetcher> has a constant value of 0 during circuit operation. The register is replaced by logic.
Entity <InsFetcher> analyzed. Unit <InsFetcher> generated.

Analyzing Entity <PCAdder> in library <work> (Architecture <pcadderbehavioral>).
Entity <PCAdder> analyzed. Unit <PCAdder> generated.

Analyzing Entity <PCSelector> in library <work> (Architecture <pcselectorbehavioral>).
Entity <PCSelector> analyzed. Unit <PCSelector> generated.

Analyzing Entity <IF_IDRegs> in library <work> (Architecture <behavioral>).
Entity <IF_IDRegs> analyzed. Unit <IF_IDRegs> generated.

Analyzing Entity <Registers> in library <work> (Architecture <behavioral>).
WARNING:Xst:819 - "C:/pop_cpu1/Registers.vhd" line 53: One or more signals are missing in the process sensitivity list. To enable synthesis of FPGA/CPLD hardware, XST will assume that all necessary signals are present in the sensitivity list. Please note that the result of the synthesis may differ from the initial design specification. The missing signals are:
   <r000>, <r001>, <r010>, <r011>, <r100>, <r101>, <r110>, <r111>, <rT>, <rIH>, <rSP>, <rRA>
Entity <Registers> analyzed. Unit <Registers> generated.

Analyzing Entity <bypasser> in library <work> (Architecture <behavioral>).
Entity <bypasser> analyzed. Unit <bypasser> generated.

Analyzing Entity <Control> in library <work> (Architecture <behavioral>).
Entity <Control> analyzed. Unit <Control> generated.

Analyzing Entity <Extender> in library <work> (Architecture <extenderbehavioral>).
Entity <Extender> analyzed. Unit <Extender> generated.

Analyzing Entity <AddressAdder> in library <work> (Architecture <behavioral>).
Entity <AddressAdder> analyzed. Unit <AddressAdder> generated.

Analyzing Entity <ID_EXERegs> in library <work> (Architecture <behavioral>).
Entity <ID_EXERegs> analyzed. Unit <ID_EXERegs> generated.

Analyzing Entity <ALUSrc0MUX> in library <work> (Architecture <behavioral>).
INFO:Xst:1561 - "C:/pop_cpu1/ALUSrc0MUX.vhd" line 57: Mux is complete : default of case is discarded
Entity <ALUSrc0MUX> analyzed. Unit <ALUSrc0MUX> generated.

Analyzing Entity <ALUSrc1MUX> in library <work> (Architecture <behavioral>).
Entity <ALUSrc1MUX> analyzed. Unit <ALUSrc1MUX> generated.

Analyzing Entity <ALU> in library <work> (Architecture <behavioral>).
INFO:Xst:1561 - "C:/pop_cpu1/ALU.vhd" line 67: Mux is complete : default of case is discarded
Entity <ALU> analyzed. Unit <ALU> generated.

Analyzing Entity <ReadWritePauser> in library <work> (Architecture <behavioral>).
Entity <ReadWritePauser> analyzed. Unit <ReadWritePauser> generated.

Analyzing Entity <EXE_MEMRegs> in library <work> (Architecture <behavioral>).
Entity <EXE_MEMRegs> analyzed. Unit <EXE_MEMRegs> generated.

Analyzing Entity <MEMSrcMUX> in library <work> (Architecture <behavioral>).
Entity <MEMSrcMUX> analyzed. Unit <MEMSrcMUX> generated.

Analyzing Entity <MEMAccess> in library <work> (Architecture <behavioral>).
Entity <MEMAccess> analyzed. Unit <MEMAccess> generated.

Analyzing Entity <MEM_WBRegs> in library <work> (Architecture <behavioral>).
Entity <MEM_WBRegs> analyzed. Unit <MEM_WBRegs> generated.

Analyzing Entity <WBSrcMUX> in library <work> (Architecture <behavioral>).
INFO:Xst:1561 - "C:/pop_cpu1/WBSrcMUX.vhd" line 49: Mux is complete : default of case is discarded
Entity <WBSrcMUX> analyzed. Unit <WBSrcMUX> generated.

Analyzing Entity <MEMTypeMUX> in library <work> (Architecture <behavioral>).
Entity <MEMTypeMUX> analyzed. Unit <MEMTypeMUX> generated.

Analyzing Entity <VGAAccess> in library <work> (Architecture <behavioral>).
Entity <VGAAccess> analyzed. Unit <VGAAccess> generated.

Analyzing Entity <cachedVGAControler> in library <work> (Architecture <behavioral>).
WARNING:Xst:790 - "C:/pop_cpu1/cachedVGAControler.vhd" line 85: Index value(s) does not match array range, simulation mismatch.
