Start time: 11:00:25 on Jan 12,2023
qverilog passbyah.sv 
-- Compiling module top
** Warning: passbyah.sv(22): (qverilog-2240) Treating stand-alone use of function 'create' as an implicit VOID cast.

Top level modules:
	top
# vsim -lib work work.top -c -do "run -all; quit -f" -appendlog -l qverilog.log -vopt 
# ** Note: (vsim-8009) Loading existing optimized design _opt
# //  Questa Sim-64
# //  Version 2019.2 linux_x86_64 Apr 16 2019
# //
# //  Copyright 1991-2019 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  QuestaSim and its associated documentation contain trade
# //  secrets and commercial or financial information that are the property of
# //  Mentor Graphics Corporation and are privileged, confidential,
# //  and exempt from disclosure under the Freedom of Information Act,
# //  5 U.S.C. Section 552. Furthermore, this information
# //  is prohibited from disclosure under the Trade Secrets Act,
# //  18 U.S.C. Section 1905.
# //
# Loading sv_std.std
# Loading work.top(fast)
# run -all
#          23
#  quit -f
# End time: 11:00:26 on Jan 12,2023, Elapsed time: 0:00:01
# Errors: 0, Warnings: 1
