
*** Running vivado
    with args -log top.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source top.tcl


****** Vivado v2018.3 (64-bit)
  **** SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
  **** IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source top.tcl -notrace
Command: synth_design -top top -part xc7a35tcpg236-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 7524 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:01 ; elapsed = 00:00:02 . Memory (MB): peak = 378.645 ; gain = 99.406
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'top' [C:/Users/oatchula/Documents/Year 3 Term 1/HW LAB/project_2/project_2.srcs/sources_1/top.v:23]
INFO: [Synth 8-6157] synthesizing module 'PS2Receiver' [C:/Users/oatchula/Documents/Year 3 Term 1/HW LAB/project_2/project_2.srcs/sources_1/PS2Receiver.v:1]
INFO: [Synth 8-6157] synthesizing module 'debouncer' [C:/Users/oatchula/Documents/Year 3 Term 1/HW LAB/project_2/project_2.srcs/sources_1/debouncer.v:23]
	Parameter COUNT_MAX bound to: 99 - type: integer 
	Parameter COUNT_WIDTH bound to: 7 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'debouncer' (1#1) [C:/Users/oatchula/Documents/Year 3 Term 1/HW LAB/project_2/project_2.srcs/sources_1/debouncer.v:23]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/oatchula/Documents/Year 3 Term 1/HW LAB/project_2/project_2.srcs/sources_1/PS2Receiver.v:40]
WARNING: [Synth 8-6014] Unused sequential element last_keycode_reg was removed.  [C:/Users/oatchula/Documents/Year 3 Term 1/HW LAB/project_2/project_2.srcs/sources_1/PS2Receiver.v:75]
INFO: [Synth 8-6155] done synthesizing module 'PS2Receiver' (2#1) [C:/Users/oatchula/Documents/Year 3 Term 1/HW LAB/project_2/project_2.srcs/sources_1/PS2Receiver.v:1]
WARNING: [Synth 8-567] referenced signal 'keycodev' should be on the sensitivity list [C:/Users/oatchula/Documents/Year 3 Term 1/HW LAB/project_2/project_2.srcs/sources_1/top.v:58]
INFO: [Synth 8-6157] synthesizing module 'bin2ascii' [C:/Users/oatchula/Documents/Year 3 Term 1/HW LAB/project_2/project_2.srcs/sources_1/bin2ascii.v:23]
	Parameter NBYTES bound to: 2 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'bin2ascii' (3#1) [C:/Users/oatchula/Documents/Year 3 Term 1/HW LAB/project_2/project_2.srcs/sources_1/bin2ascii.v:23]
INFO: [Synth 8-6157] synthesizing module 'uart_buf_con' [C:/Users/oatchula/Documents/Year 3 Term 1/HW LAB/project_2/project_2.srcs/sources_1/uart_buf_con.v:23]
INFO: [Synth 8-6155] done synthesizing module 'uart_buf_con' (4#1) [C:/Users/oatchula/Documents/Year 3 Term 1/HW LAB/project_2/project_2.srcs/sources_1/uart_buf_con.v:23]
INFO: [Synth 8-6157] synthesizing module 'uart_tx' [C:/Users/oatchula/Documents/Year 3 Term 1/HW LAB/project_2/project_2.srcs/sources_1/uart_tx.v:23]
	Parameter CD_MAX bound to: 108 - type: integer 
	Parameter CD_WIDTH bound to: 16 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'uart_tx' (5#1) [C:/Users/oatchula/Documents/Year 3 Term 1/HW LAB/project_2/project_2.srcs/sources_1/uart_tx.v:23]
INFO: [Synth 8-6157] synthesizing module 'uart_translate' [C:/Users/oatchula/Documents/Year 3 Term 1/HW LAB/project_2/project_2.srcs/sources_1/new/uart_translate.v:1]
INFO: [Synth 8-6157] synthesizing module 'uart_rx' [C:/Users/oatchula/Documents/Year 3 Term 1/HW LAB/project_2/project_2.srcs/sources_1/new/uart_rx.v:1]
	Parameter CD_MAX bound to: 109 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'uart_rx' (6#1) [C:/Users/oatchula/Documents/Year 3 Term 1/HW LAB/project_2/project_2.srcs/sources_1/new/uart_rx.v:1]
INFO: [Synth 8-6155] done synthesizing module 'uart_translate' (7#1) [C:/Users/oatchula/Documents/Year 3 Term 1/HW LAB/project_2/project_2.srcs/sources_1/new/uart_translate.v:1]
INFO: [Synth 8-6155] done synthesizing module 'top' (8#1) [C:/Users/oatchula/Documents/Year 3 Term 1/HW LAB/project_2/project_2.srcs/sources_1/top.v:23]
WARNING: [Synth 8-3331] design top has unconnected port RsRx
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 434.840 ; gain = 155.602
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 434.840 ; gain = 155.602
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 434.840 ; gain = 155.602
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7a35tcpg236-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/Users/oatchula/Documents/Year 3 Term 1/HW LAB/project_2/project_2.srcs/constrs_1/Basys3_Master.xdc]
Finished Parsing XDC File [C:/Users/oatchula/Documents/Year 3 Term 1/HW LAB/project_2/project_2.srcs/constrs_1/Basys3_Master.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/Users/oatchula/Documents/Year 3 Term 1/HW LAB/project_2/project_2.srcs/constrs_1/Basys3_Master.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/top_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/top_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 768.113 ; gain = 0.000
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 768.125 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 768.125 ; gain = 0.000
Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.002 . Memory (MB): peak = 768.125 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 768.125 ; gain = 488.887
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a35tcpg236-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 768.125 ; gain = 488.887
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 768.125 ; gain = 488.887
---------------------------------------------------------------------------------
INFO: [Synth 8-5546] ROM "O" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "count" won't be mapped to RAM because it is too sparse
WARNING: [Synth 8-3936] Found unconnected internal register 'pbuf_reg' and it is trimmed from '32' to '8' bits. [C:/Users/oatchula/Documents/Year 3 Term 1/HW LAB/project_2/project_2.srcs/sources_1/uart_buf_con.v:51]
INFO: [Synth 8-5544] ROM "running" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "shift" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "running" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "running" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "bit_count" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "caps_lock" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "key_char" won't be mapped to RAM because it is too sparse
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 768.125 ; gain = 488.887
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 3     
	   2 Input      7 Bit       Adders := 2     
	   2 Input      4 Bit       Adders := 4     
	   2 Input      3 Bit       Adders := 2     
+---Registers : 
	               16 Bit    Registers := 5     
	               11 Bit    Registers := 2     
	               10 Bit    Registers := 1     
	                8 Bit    Registers := 6     
	                7 Bit    Registers := 2     
	                4 Bit    Registers := 4     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 17    
+---Muxes : 
	   3 Input     16 Bit        Muxes := 1     
	   2 Input     16 Bit        Muxes := 4     
	   2 Input     11 Bit        Muxes := 2     
	   8 Input      8 Bit        Muxes := 1     
	   2 Input      7 Bit        Muxes := 27    
	  37 Input      7 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 2     
	   2 Input      3 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 30    
	  12 Input      1 Bit        Muxes := 2     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module top 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 2     
Module debouncer 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      7 Bit       Adders := 1     
+---Registers : 
	                7 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 2     
Module PS2Receiver 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 1     
	                8 Bit    Registers := 2     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   3 Input     16 Bit        Muxes := 1     
	   2 Input     16 Bit        Muxes := 1     
	  12 Input      1 Bit        Muxes := 2     
Module uart_buf_con 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 2     
+---Registers : 
	                8 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   8 Input      8 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 5     
Module uart_tx 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 1     
	               11 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   2 Input     11 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 5     
Module uart_rx 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 1     
	               10 Bit    Registers := 1     
	                8 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 5     
Module uart_translate 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      7 Bit        Muxes := 27    
	  37 Input      7 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 4     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 90 (col length:60)
BRAMs: 100 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
INFO: [Synth 8-5544] ROM "tx_con/running" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "uut/db_clk/count" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "uut/db_clk/O" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "uut/db_data/count" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "uut/db_data/O" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "echo_module2/key_char" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "echo_module2/caps_lock" won't be mapped to RAM because it is too sparse
WARNING: [Synth 8-3331] design top has unconnected port RsRx
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\get_tx/shift_reg[10] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\echo_module2/transmitter/shift_reg[10] )
INFO: [Synth 8-3886] merging instance 'uut/dataprev_reg[6]' (FDE) to 'uut/keycode_reg[6]'
INFO: [Synth 8-3886] merging instance 'uut/dataprev_reg[7]' (FDE) to 'uut/keycode_reg[7]'
INFO: [Synth 8-3886] merging instance 'uut/dataprev_reg[5]' (FDE) to 'uut/keycode_reg[5]'
INFO: [Synth 8-3886] merging instance 'uut/dataprev_reg[4]' (FDE) to 'uut/keycode_reg[4]'
INFO: [Synth 8-3886] merging instance 'uut/dataprev_reg[3]' (FDE) to 'uut/keycode_reg[3]'
INFO: [Synth 8-3886] merging instance 'uut/dataprev_reg[2]' (FDE) to 'uut/keycode_reg[2]'
INFO: [Synth 8-3886] merging instance 'uut/dataprev_reg[1]' (FDE) to 'uut/keycode_reg[1]'
INFO: [Synth 8-3886] merging instance 'uut/dataprev_reg[0]' (FDE) to 'uut/keycode_reg[0]'
INFO: [Synth 8-3886] merging instance 'get_tx/shift_reg[10]' (FDE) to 'get_tx/shift_reg[9]'
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\get_tx/shift_reg[9] )
INFO: [Synth 8-3886] merging instance 'echo_module2/transmitter/shift_reg[10]' (FDE) to 'echo_module2/transmitter/shift_reg[9]'
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\echo_module2/transmitter/shift_reg[9] )
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:09 ; elapsed = 00:00:10 . Memory (MB): peak = 768.125 ; gain = 488.887
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:14 ; elapsed = 00:00:15 . Memory (MB): peak = 768.125 ; gain = 488.887
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:14 ; elapsed = 00:00:16 . Memory (MB): peak = 779.410 ; gain = 500.172
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:14 ; elapsed = 00:00:16 . Memory (MB): peak = 782.191 ; gain = 502.953
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:15 ; elapsed = 00:00:16 . Memory (MB): peak = 782.191 ; gain = 502.953
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:15 ; elapsed = 00:00:16 . Memory (MB): peak = 782.191 ; gain = 502.953
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:15 ; elapsed = 00:00:16 . Memory (MB): peak = 782.191 ; gain = 502.953
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:15 ; elapsed = 00:00:16 . Memory (MB): peak = 782.191 ; gain = 502.953
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:15 ; elapsed = 00:00:17 . Memory (MB): peak = 782.191 ; gain = 502.953
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:15 ; elapsed = 00:00:17 . Memory (MB): peak = 782.191 ; gain = 502.953
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |BUFG   |     2|
|2     |CARRY4 |    12|
|3     |LUT1   |     7|
|4     |LUT2   |    46|
|5     |LUT3   |    18|
|6     |LUT4   |    44|
|7     |LUT5   |    15|
|8     |LUT6   |    59|
|9     |FDRE   |   187|
|10    |IBUF   |     4|
|11    |OBUF   |     2|
+------+-------+------+

Report Instance Areas: 
+------+----------------+---------------+------+
|      |Instance        |Module         |Cells |
+------+----------------+---------------+------+
|1     |top             |               |   396|
|2     |  echo_module2  |uart_translate |   196|
|3     |    receiver    |uart_rx        |   112|
|4     |    transmitter |uart_tx_1      |    66|
|5     |  get_tx        |uart_tx        |    58|
|6     |  tx_con        |uart_buf_con   |    27|
|7     |  uut           |PS2Receiver    |    96|
|8     |    db_clk      |debouncer      |    21|
|9     |    db_data     |debouncer_0    |    22|
+------+----------------+---------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:15 ; elapsed = 00:00:17 . Memory (MB): peak = 782.191 ; gain = 502.953
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 2 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:09 ; elapsed = 00:00:12 . Memory (MB): peak = 782.191 ; gain = 169.668
Synthesis Optimization Complete : Time (s): cpu = 00:00:15 ; elapsed = 00:00:17 . Memory (MB): peak = 782.191 ; gain = 502.953
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 12 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 782.191 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
59 Infos, 5 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:17 ; elapsed = 00:00:19 . Memory (MB): peak = 782.191 ; gain = 515.613
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 782.191 ; gain = 0.000
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint 'C:/Users/oatchula/Documents/Year 3 Term 1/HW LAB/project_2/project_2.runs/synth_1/top.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file top_utilization_synth.rpt -pb top_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Tue Dec  3 21:46:37 2024...
