 
****************************************
Report : timing
        -path full
        -delay min
        -max_paths 10
Design : boothMultiplier
Version: U-2022.12-SP7
Date   : Sun Dec 24 13:04:41 2023
****************************************

Operating Conditions: TYPICAL   Library: saed90nm_typ_ht
Wire Load Model Mode: enclosed

  Startpoint: count_reg[31]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: count_reg[31]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  boothMultiplier    16000                 saed90nm_typ_ht

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  count_reg[31]/CLK (DFFX1)                0.00       0.00 r
  count_reg[31]/Q (DFFX1)                  0.30       0.30 f
  U388/Q (AO21X1)                          0.13       0.43 f
  count_reg[31]/D (DFFX1)                  0.03       0.46 f
  data arrival time                                   0.46

  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  count_reg[31]/CLK (DFFX1)                0.00       0.00 r
  library hold time                       -0.03      -0.03
  data required time                                 -0.03
  -----------------------------------------------------------
  data required time                                 -0.03
  data arrival time                                  -0.46
  -----------------------------------------------------------
  slack (MET)                                         0.49


  Startpoint: Q_1_reg (rising edge-triggered flip-flop clocked by clk)
  Endpoint: Q_1_reg (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  boothMultiplier    16000                 saed90nm_typ_ht

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  Q_1_reg/CLK (DFFX1)                      0.00       0.00 r
  Q_1_reg/Q (DFFX1)                        0.28       0.28 r
  U155/Q (AO22X1)                          0.14       0.42 r
  Q_1_reg/D (DFFX1)                        0.03       0.46 r
  data arrival time                                   0.46

  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  Q_1_reg/CLK (DFFX1)                      0.00       0.00 r
  library hold time                       -0.06      -0.06
  data required time                                 -0.06
  -----------------------------------------------------------
  data required time                                 -0.06
  data arrival time                                  -0.46
  -----------------------------------------------------------
  slack (MET)                                         0.51


  Startpoint: result_reg[41]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: result_reg[41]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  boothMultiplier    16000                 saed90nm_typ_ht

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  result_reg[41]/CLK (DFFX1)               0.00       0.00 r
  result_reg[41]/Q (DFFX1)                 0.29       0.29 f
  U286/Q (MUX21X1)                         0.17       0.46 f
  result_reg[41]/D (DFFX1)                 0.03       0.49 f
  data arrival time                                   0.49

  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  result_reg[41]/CLK (DFFX1)               0.00       0.00 r
  library hold time                       -0.03      -0.03
  data required time                                 -0.03
  -----------------------------------------------------------
  data required time                                 -0.03
  data arrival time                                  -0.49
  -----------------------------------------------------------
  slack (MET)                                         0.52


  Startpoint: result_reg[48]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: result_reg[48]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  boothMultiplier    16000                 saed90nm_typ_ht

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  result_reg[48]/CLK (DFFX1)               0.00       0.00 r
  result_reg[48]/Q (DFFX1)                 0.29       0.29 f
  U285/Q (MUX21X1)                         0.17       0.46 f
  result_reg[48]/D (DFFX1)                 0.03       0.49 f
  data arrival time                                   0.49

  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  result_reg[48]/CLK (DFFX1)               0.00       0.00 r
  library hold time                       -0.03      -0.03
  data required time                                 -0.03
  -----------------------------------------------------------
  data required time                                 -0.03
  data arrival time                                  -0.49
  -----------------------------------------------------------
  slack (MET)                                         0.52


  Startpoint: result_reg[60]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: result_reg[60]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  boothMultiplier    16000                 saed90nm_typ_ht

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  result_reg[60]/CLK (DFFX1)               0.00       0.00 r
  result_reg[60]/Q (DFFX1)                 0.29       0.29 f
  U283/Q (MUX21X1)                         0.17       0.46 f
  result_reg[60]/D (DFFX1)                 0.03       0.49 f
  data arrival time                                   0.49

  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  result_reg[60]/CLK (DFFX1)               0.00       0.00 r
  library hold time                       -0.03      -0.03
  data required time                                 -0.03
  -----------------------------------------------------------
  data required time                                 -0.03
  data arrival time                                  -0.49
  -----------------------------------------------------------
  slack (MET)                                         0.52


  Startpoint: result_reg[40]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: result_reg[40]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  boothMultiplier    16000                 saed90nm_typ_ht

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  result_reg[40]/CLK (DFFX1)               0.00       0.00 r
  result_reg[40]/Q (DFFX1)                 0.29       0.29 f
  U482/Q (MUX21X1)                         0.17       0.46 f
  result_reg[40]/D (DFFX1)                 0.03       0.49 f
  data arrival time                                   0.49

  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  result_reg[40]/CLK (DFFX1)               0.00       0.00 r
  library hold time                       -0.03      -0.03
  data required time                                 -0.03
  -----------------------------------------------------------
  data required time                                 -0.03
  data arrival time                                  -0.49
  -----------------------------------------------------------
  slack (MET)                                         0.52


  Startpoint: result_reg[50]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: result_reg[50]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  boothMultiplier    16000                 saed90nm_typ_ht

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  result_reg[50]/CLK (DFFX1)               0.00       0.00 r
  result_reg[50]/Q (DFFX1)                 0.29       0.29 f
  U284/Q (MUX21X1)                         0.17       0.46 f
  result_reg[50]/D (DFFX1)                 0.03       0.49 f
  data arrival time                                   0.49

  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  result_reg[50]/CLK (DFFX1)               0.00       0.00 r
  library hold time                       -0.03      -0.03
  data required time                                 -0.03
  -----------------------------------------------------------
  data required time                                 -0.03
  data arrival time                                  -0.49
  -----------------------------------------------------------
  slack (MET)                                         0.52


  Startpoint: result_reg[44]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: result_reg[44]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  boothMultiplier    16000                 saed90nm_typ_ht

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  result_reg[44]/CLK (DFFX1)               0.00       0.00 r
  result_reg[44]/Q (DFFX1)                 0.29       0.29 f
  U485/Q (MUX21X1)                         0.17       0.46 f
  result_reg[44]/D (DFFX1)                 0.03       0.49 f
  data arrival time                                   0.49

  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  result_reg[44]/CLK (DFFX1)               0.00       0.00 r
  library hold time                       -0.03      -0.03
  data required time                                 -0.03
  -----------------------------------------------------------
  data required time                                 -0.03
  data arrival time                                  -0.49
  -----------------------------------------------------------
  slack (MET)                                         0.52


  Startpoint: result_reg[51]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: result_reg[51]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  boothMultiplier    16000                 saed90nm_typ_ht

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  result_reg[51]/CLK (DFFX1)               0.00       0.00 r
  result_reg[51]/Q (DFFX1)                 0.29       0.29 f
  U490/Q (MUX21X1)                         0.17       0.46 f
  result_reg[51]/D (DFFX1)                 0.03       0.49 f
  data arrival time                                   0.49

  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  result_reg[51]/CLK (DFFX1)               0.00       0.00 r
  library hold time                       -0.03      -0.03
  data required time                                 -0.03
  -----------------------------------------------------------
  data required time                                 -0.03
  data arrival time                                  -0.49
  -----------------------------------------------------------
  slack (MET)                                         0.52


  Startpoint: result_reg[59]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: result_reg[59]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  boothMultiplier    16000                 saed90nm_typ_ht

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  result_reg[59]/CLK (DFFX1)               0.00       0.00 r
  result_reg[59]/Q (DFFX1)                 0.29       0.29 f
  U498/Q (MUX21X1)                         0.17       0.46 f
  result_reg[59]/D (DFFX1)                 0.03       0.49 f
  data arrival time                                   0.49

  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  result_reg[59]/CLK (DFFX1)               0.00       0.00 r
  library hold time                       -0.03      -0.03
  data required time                                 -0.03
  -----------------------------------------------------------
  data required time                                 -0.03
  data arrival time                                  -0.49
  -----------------------------------------------------------
  slack (MET)                                         0.52


1
