Vivado Simulator v2022.2
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: /tools/Xilinx/Vivado/2022.2/bin/unwrapped/lnx64.o/xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L secureip --snapshot MIPS_32b_CPU_tb_behav xil_defaultlib.MIPS_32b_CPU_tb -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
WARNING: [VRFC 10-8856] comparison between unequal length arrays always returns FALSE; left argument length 5 is different from right argument length 8 for 'std_logic_vector_93' array [/home/benisneb/Documents/SchoolWork/Engineering/ECE_524L_FPGA_ASIC/MIPS_Single_Cycle_CPU_Local/MIPS_Single_Cycle_CPU_Local.srcs/sources_1/new/Registers.vhd:49]
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
