#ifndef DRAM_H
#define DRAM_H

#include "memory_class.h"

extern uint32_t DRAM_MTPS, DRAM_DBUS_RETURN_TIME, DRAM_DBUS_MAX_CAS;

void print_dram_config();

// DRAM
class MEMORY_CONTROLLER : public MEMORY
{
  public:
  const string NAME;

  DRAM_ARRAY dram_array[DRAM_CHANNELS][DRAM_RANKS][DRAM_BANKS];
  uint64_t   dbus_cycle_available[DRAM_CHANNELS],
    dbus_cycle_congested[DRAM_CHANNELS],
    dbus_congested[DRAM_CHANNELS][NUM_TYPES + 1][NUM_TYPES + 1];
  uint64_t bank_cycle_available[DRAM_CHANNELS][DRAM_RANKS][DRAM_BANKS];
  uint8_t  do_write, write_mode[DRAM_CHANNELS];
  uint32_t processed_writes, scheduled_reads[DRAM_CHANNELS],
    scheduled_writes[DRAM_CHANNELS];
  int fill_level;

  BANK_REQUEST bank_request[DRAM_CHANNELS][DRAM_RANKS][DRAM_BANKS];

  // queues
  PACKET_QUEUE WQ[DRAM_CHANNELS], RQ[DRAM_CHANNELS];

  // to measure bandwidth
  uint64_t rq_enqueue_count, last_enqueue_count, epoch_enqueue_count,
    next_bw_measure_cycle;
  uint8_t  bw;
  uint64_t total_bw_epochs;
  uint64_t bw_level_hist[DRAM_BW_LEVELS];

  // constructor
  MEMORY_CONTROLLER(string v1)
      : NAME(v1)
  {
    for (uint32_t channel = 0; channel < DRAM_CHANNELS; ++channel) {
      for (uint32_t i = 0; i < NUM_TYPES + 1; i++) {
        for (uint32_t j = 0; j < NUM_TYPES + 1; j++) {
          dbus_congested[channel][i][j] = 0;
        }
      }
    }
    do_write         = 0;
    processed_writes = 0;
    for (uint32_t i = 0; i < DRAM_CHANNELS; i++) {
      dbus_cycle_available[i] = 0;
      dbus_cycle_congested[i] = 0;
      write_mode[i]           = 0;
      scheduled_reads[i]      = 0;
      scheduled_writes[i]     = 0;

      for (uint32_t j = 0; j < DRAM_RANKS; j++) {
        for (uint32_t k = 0; k < DRAM_BANKS; k++)
          bank_cycle_available[i][j][k] = 0;
      }

      WQ[i].NAME  = "DRAM_WQ" + to_string(i);
      WQ[i].SIZE  = DRAM_WQ_SIZE;
      WQ[i].entry = new PACKET[DRAM_WQ_SIZE];

      RQ[i].NAME  = "DRAM_RQ" + to_string(i);
      RQ[i].SIZE  = DRAM_RQ_SIZE;
      RQ[i].entry = new PACKET[DRAM_RQ_SIZE];
    }

    fill_level = FILL_DRAM;

    rq_enqueue_count      = 0;
    last_enqueue_count    = 0;
    epoch_enqueue_count   = 0;
    next_bw_measure_cycle = 1;
    bw                    = 0;
  };

  // destructor
  ~MEMORY_CONTROLLER() {

  };

  // functions
  int add_rq(PACKET *packet), add_wq(PACKET *packet), add_pq(PACKET *packet);

  void return_data(PACKET *packet), operate(),
    increment_WQ_FULL(uint64_t address);

  uint32_t get_occupancy(uint8_t queue_type, uint64_t address),
    get_size(uint8_t queue_type, uint64_t address);

  void schedule(PACKET_QUEUE *queue), process(PACKET_QUEUE *queue),
    update_schedule_cycle(PACKET_QUEUE *queue),
    update_process_cycle(PACKET_QUEUE *queue),
    reset_remain_requests(PACKET_QUEUE *queue, uint32_t channel);

  uint32_t dram_get_channel(uint64_t address), dram_get_rank(uint64_t address),
    dram_get_bank(uint64_t address), dram_get_row(uint64_t address),
    dram_get_column(uint64_t address),
    drc_check_hit(uint64_t address,
                  uint32_t cpu,
                  uint32_t channel,
                  uint32_t rank,
                  uint32_t bank,
                  uint32_t row);

  uint64_t get_bank_earliest_cycle();

  int check_dram_queue(PACKET_QUEUE *queue, PACKET *packet);
};

#endif
