0.6
2018.3
Dec  7 2018
00:33:28
D:/FPGA_project/prac/RCA/RCA_with_tff/RCA_with_tff.sim/sim_1/behav/xsim/glbl.v,1544155481,verilog,,,,glbl,,,,,,,,
,,,,,,test,,,,,,,,
D:/FPGA_project/prac/RCA/RCA_with_tff/RCA_with_tff.srcs/sources_1/new/top.v,1689235393,verilog,,D:/FPGA_project/prac/RCA/RCA_with_tff/RCA_with_tff.srcs/sim_1/new/tb_top.v,,ripple_carry_counter;tff,,,,,,,,
