#! /usr/local/bin/vvp
:ivl_version "13.0 (devel)" "(s20221226-331-g77d7f0b8f)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/usr/local/lib/ivl/system.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/local/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/local/lib/ivl/va_math.vpi";
:vpi_module "/usr/local/lib/ivl/v2009.vpi";
S_0x2346b50 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0x2307320 .scope module, "tb" "tb" 3 84;
 .timescale -12 -12;
L_0x230ea90 .functor NOT 1, L_0x237a850, C4<0>, C4<0>, C4<0>;
L_0x237a630 .functor XOR 2, L_0x237a4f0, L_0x237a590, C4<00>, C4<00>;
L_0x237a740 .functor XOR 2, L_0x237a630, L_0x237a6a0, C4<00>, C4<00>;
v0x23721b0_0 .net *"_ivl_10", 1 0, L_0x237a6a0;  1 drivers
v0x23722b0_0 .net *"_ivl_12", 1 0, L_0x237a740;  1 drivers
v0x2372390_0 .net *"_ivl_2", 1 0, L_0x23754d0;  1 drivers
v0x2372450_0 .net *"_ivl_4", 1 0, L_0x237a4f0;  1 drivers
v0x2372530_0 .net *"_ivl_6", 1 0, L_0x237a590;  1 drivers
v0x2372660_0 .net *"_ivl_8", 1 0, L_0x237a630;  1 drivers
v0x2372740_0 .net "a", 0 0, v0x236cef0_0;  1 drivers
v0x23727e0_0 .net "b", 0 0, v0x236cf90_0;  1 drivers
v0x2372880_0 .net "c", 0 0, v0x236d030_0;  1 drivers
v0x2372920_0 .var "clk", 0 0;
v0x23729c0_0 .net "d", 0 0, v0x236d170_0;  1 drivers
v0x2372a60_0 .net "out_pos_dut", 0 0, L_0x237a160;  1 drivers
v0x2372b00_0 .net "out_pos_ref", 0 0, L_0x2374030;  1 drivers
v0x2372ba0_0 .net "out_sop_dut", 0 0, L_0x23773d0;  1 drivers
v0x2372c40_0 .net "out_sop_ref", 0 0, L_0x2348060;  1 drivers
v0x2372ce0_0 .var/2u "stats1", 223 0;
v0x2372d80_0 .var/2u "strobe", 0 0;
v0x2372e20_0 .net "tb_match", 0 0, L_0x237a850;  1 drivers
v0x2372ef0_0 .net "tb_mismatch", 0 0, L_0x230ea90;  1 drivers
v0x2372f90_0 .net "wavedrom_enable", 0 0, v0x236d440_0;  1 drivers
v0x2373060_0 .net "wavedrom_title", 511 0, v0x236d4e0_0;  1 drivers
L_0x23754d0 .concat [ 1 1 0 0], L_0x2374030, L_0x2348060;
L_0x237a4f0 .concat [ 1 1 0 0], L_0x2374030, L_0x2348060;
L_0x237a590 .concat [ 1 1 0 0], L_0x237a160, L_0x23773d0;
L_0x237a6a0 .concat [ 1 1 0 0], L_0x2374030, L_0x2348060;
L_0x237a850 .cmp/eeq 2, L_0x23754d0, L_0x237a740;
S_0x230b7c0 .scope module, "good1" "reference_module" 3 133, 3 4 0, S_0x2307320;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /INPUT 1 "d";
    .port_info 4 /OUTPUT 1 "out_sop";
    .port_info 5 /OUTPUT 1 "out_pos";
L_0x230ee70 .functor AND 1, v0x236d030_0, v0x236d170_0, C4<1>, C4<1>;
L_0x230f250 .functor NOT 1, v0x236cef0_0, C4<0>, C4<0>, C4<0>;
L_0x230f630 .functor NOT 1, v0x236cf90_0, C4<0>, C4<0>, C4<0>;
L_0x230f8b0 .functor AND 1, L_0x230f250, L_0x230f630, C4<1>, C4<1>;
L_0x23288b0 .functor AND 1, L_0x230f8b0, v0x236d030_0, C4<1>, C4<1>;
L_0x2348060 .functor OR 1, L_0x230ee70, L_0x23288b0, C4<0>, C4<0>;
L_0x23734b0 .functor NOT 1, v0x236cf90_0, C4<0>, C4<0>, C4<0>;
L_0x2373520 .functor OR 1, L_0x23734b0, v0x236d170_0, C4<0>, C4<0>;
L_0x2373630 .functor AND 1, v0x236d030_0, L_0x2373520, C4<1>, C4<1>;
L_0x23736f0 .functor NOT 1, v0x236cef0_0, C4<0>, C4<0>, C4<0>;
L_0x23737c0 .functor OR 1, L_0x23736f0, v0x236cf90_0, C4<0>, C4<0>;
L_0x2373830 .functor AND 1, L_0x2373630, L_0x23737c0, C4<1>, C4<1>;
L_0x23739b0 .functor NOT 1, v0x236cf90_0, C4<0>, C4<0>, C4<0>;
L_0x2373a20 .functor OR 1, L_0x23739b0, v0x236d170_0, C4<0>, C4<0>;
L_0x2373940 .functor AND 1, v0x236d030_0, L_0x2373a20, C4<1>, C4<1>;
L_0x2373bb0 .functor NOT 1, v0x236cef0_0, C4<0>, C4<0>, C4<0>;
L_0x2373cb0 .functor OR 1, L_0x2373bb0, v0x236d170_0, C4<0>, C4<0>;
L_0x2373d70 .functor AND 1, L_0x2373940, L_0x2373cb0, C4<1>, C4<1>;
L_0x2373f20 .functor XNOR 1, L_0x2373830, L_0x2373d70, C4<0>, C4<0>;
v0x230e3c0_0 .net *"_ivl_0", 0 0, L_0x230ee70;  1 drivers
v0x230e7c0_0 .net *"_ivl_12", 0 0, L_0x23734b0;  1 drivers
v0x230eba0_0 .net *"_ivl_14", 0 0, L_0x2373520;  1 drivers
v0x230ef80_0 .net *"_ivl_16", 0 0, L_0x2373630;  1 drivers
v0x230f360_0 .net *"_ivl_18", 0 0, L_0x23736f0;  1 drivers
v0x230f740_0 .net *"_ivl_2", 0 0, L_0x230f250;  1 drivers
v0x230f9c0_0 .net *"_ivl_20", 0 0, L_0x23737c0;  1 drivers
v0x236b460_0 .net *"_ivl_24", 0 0, L_0x23739b0;  1 drivers
v0x236b540_0 .net *"_ivl_26", 0 0, L_0x2373a20;  1 drivers
v0x236b620_0 .net *"_ivl_28", 0 0, L_0x2373940;  1 drivers
v0x236b700_0 .net *"_ivl_30", 0 0, L_0x2373bb0;  1 drivers
v0x236b7e0_0 .net *"_ivl_32", 0 0, L_0x2373cb0;  1 drivers
v0x236b8c0_0 .net *"_ivl_36", 0 0, L_0x2373f20;  1 drivers
L_0x7eff0fa50018 .functor BUFT 1, C4<x>, C4<0>, C4<0>, C4<0>;
v0x236b980_0 .net *"_ivl_38", 0 0, L_0x7eff0fa50018;  1 drivers
v0x236ba60_0 .net *"_ivl_4", 0 0, L_0x230f630;  1 drivers
v0x236bb40_0 .net *"_ivl_6", 0 0, L_0x230f8b0;  1 drivers
v0x236bc20_0 .net *"_ivl_8", 0 0, L_0x23288b0;  1 drivers
v0x236bd00_0 .net "a", 0 0, v0x236cef0_0;  alias, 1 drivers
v0x236bdc0_0 .net "b", 0 0, v0x236cf90_0;  alias, 1 drivers
v0x236be80_0 .net "c", 0 0, v0x236d030_0;  alias, 1 drivers
v0x236bf40_0 .net "d", 0 0, v0x236d170_0;  alias, 1 drivers
v0x236c000_0 .net "out_pos", 0 0, L_0x2374030;  alias, 1 drivers
v0x236c0c0_0 .net "out_sop", 0 0, L_0x2348060;  alias, 1 drivers
v0x236c180_0 .net "pos0", 0 0, L_0x2373830;  1 drivers
v0x236c240_0 .net "pos1", 0 0, L_0x2373d70;  1 drivers
L_0x2374030 .functor MUXZ 1, L_0x7eff0fa50018, L_0x2373830, L_0x2373f20, C4<>;
S_0x236c3c0 .scope module, "stim1" "stimulus_gen" 3 126, 3 22 0, S_0x2307320;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /OUTPUT 1 "a";
    .port_info 2 /OUTPUT 1 "b";
    .port_info 3 /OUTPUT 1 "c";
    .port_info 4 /OUTPUT 1 "d";
    .port_info 5 /OUTPUT 512 "wavedrom_title";
    .port_info 6 /OUTPUT 1 "wavedrom_enable";
    .port_info 7 /INPUT 1 "tb_match";
v0x236cef0_0 .var "a", 0 0;
v0x236cf90_0 .var "b", 0 0;
v0x236d030_0 .var "c", 0 0;
v0x236d0d0_0 .net "clk", 0 0, v0x2372920_0;  1 drivers
v0x236d170_0 .var "d", 0 0;
v0x236d260_0 .var/2u "fail", 0 0;
v0x236d300_0 .var/2u "fail1", 0 0;
v0x236d3a0_0 .net "tb_match", 0 0, L_0x237a850;  alias, 1 drivers
v0x236d440_0 .var "wavedrom_enable", 0 0;
v0x236d4e0_0 .var "wavedrom_title", 511 0;
E_0x231c200/0 .event negedge, v0x236d0d0_0;
E_0x231c200/1 .event posedge, v0x236d0d0_0;
E_0x231c200 .event/or E_0x231c200/0, E_0x231c200/1;
S_0x236c6f0 .scope begin, "$ivl_for_loop0" "$ivl_for_loop0" 3 68, 3 68 0, S_0x236c3c0;
 .timescale -12 -12;
v0x236c930_0 .var/2s "i", 31 0;
E_0x231c0a0 .event posedge, v0x236d0d0_0;
S_0x236ca30 .scope task, "wavedrom_start" "wavedrom_start" 3 34, 3 34 0, S_0x236c3c0;
 .timescale -12 -12;
v0x236cc30_0 .var "title", 511 0;
TD_tb.stim1.wavedrom_start ;
    %end;
S_0x236cd10 .scope task, "wavedrom_stop" "wavedrom_stop" 3 37, 3 37 0, S_0x236c3c0;
 .timescale -12 -12;
TD_tb.stim1.wavedrom_stop ;
    %delay 1, 0;
    %end;
S_0x236d6c0 .scope module, "top_module1" "top_module" 3 141, 4 1 0, S_0x2307320;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /INPUT 1 "d";
    .port_info 4 /OUTPUT 1 "out_sop";
    .port_info 5 /OUTPUT 1 "out_pos";
L_0x23741e0 .functor NOT 1, v0x236cf90_0, C4<0>, C4<0>, C4<0>;
L_0x2374380 .functor AND 1, v0x236cef0_0, L_0x23741e0, C4<1>, C4<1>;
L_0x2374460 .functor NOT 1, v0x236d030_0, C4<0>, C4<0>, C4<0>;
L_0x23745e0 .functor AND 1, L_0x2374380, L_0x2374460, C4<1>, C4<1>;
L_0x2374720 .functor NOT 1, v0x236d170_0, C4<0>, C4<0>, C4<0>;
L_0x23748a0 .functor AND 1, L_0x23745e0, L_0x2374720, C4<1>, C4<1>;
L_0x23749f0 .functor NOT 1, v0x236cef0_0, C4<0>, C4<0>, C4<0>;
L_0x2374b70 .functor AND 1, L_0x23749f0, v0x236cf90_0, C4<1>, C4<1>;
L_0x2374c80 .functor NOT 1, v0x236d030_0, C4<0>, C4<0>, C4<0>;
L_0x2374cf0 .functor AND 1, L_0x2374b70, L_0x2374c80, C4<1>, C4<1>;
L_0x2374e60 .functor NOT 1, v0x236d170_0, C4<0>, C4<0>, C4<0>;
L_0x2374ed0 .functor AND 1, L_0x2374cf0, L_0x2374e60, C4<1>, C4<1>;
L_0x2375000 .functor OR 1, L_0x23748a0, L_0x2374ed0, C4<0>, C4<0>;
L_0x2375110 .functor NOT 1, v0x236cef0_0, C4<0>, C4<0>, C4<0>;
L_0x2374f90 .functor NOT 1, v0x236cf90_0, C4<0>, C4<0>, C4<0>;
L_0x2375200 .functor AND 1, L_0x2375110, L_0x2374f90, C4<1>, C4<1>;
L_0x23753a0 .functor AND 1, L_0x2375200, v0x236d030_0, C4<1>, C4<1>;
L_0x2375460 .functor NOT 1, v0x236d170_0, C4<0>, C4<0>, C4<0>;
L_0x2375570 .functor AND 1, L_0x23753a0, L_0x2375460, C4<1>, C4<1>;
L_0x2375680 .functor OR 1, L_0x2375000, L_0x2375570, C4<0>, C4<0>;
L_0x2375840 .functor NOT 1, v0x236cef0_0, C4<0>, C4<0>, C4<0>;
L_0x23758b0 .functor NOT 1, v0x236cf90_0, C4<0>, C4<0>, C4<0>;
L_0x23759e0 .functor AND 1, L_0x2375840, L_0x23758b0, C4<1>, C4<1>;
L_0x2375af0 .functor NOT 1, v0x236d030_0, C4<0>, C4<0>, C4<0>;
L_0x2375c30 .functor AND 1, L_0x23759e0, L_0x2375af0, C4<1>, C4<1>;
L_0x2375d40 .functor AND 1, L_0x2375c30, v0x236d170_0, C4<1>, C4<1>;
L_0x2375ee0 .functor OR 1, L_0x2375680, L_0x2375d40, C4<0>, C4<0>;
L_0x2375ff0 .functor NOT 1, v0x236cef0_0, C4<0>, C4<0>, C4<0>;
L_0x2376150 .functor NOT 1, v0x236cf90_0, C4<0>, C4<0>, C4<0>;
L_0x23761c0 .functor AND 1, L_0x2375ff0, L_0x2376150, C4<1>, C4<1>;
L_0x23763d0 .functor NOT 1, v0x236d030_0, C4<0>, C4<0>, C4<0>;
L_0x2376440 .functor AND 1, L_0x23761c0, L_0x23763d0, C4<1>, C4<1>;
L_0x2376660 .functor NOT 1, v0x236d170_0, C4<0>, C4<0>, C4<0>;
L_0x23766d0 .functor AND 1, L_0x2376440, L_0x2376660, C4<1>, C4<1>;
L_0x2376900 .functor OR 1, L_0x2375ee0, L_0x23766d0, C4<0>, C4<0>;
L_0x2376a10 .functor AND 1, v0x236cef0_0, v0x236cf90_0, C4<1>, C4<1>;
L_0x2376bb0 .functor AND 1, L_0x2376a10, v0x236d030_0, C4<1>, C4<1>;
L_0x2376c70 .functor NOT 1, v0x236d170_0, C4<0>, C4<0>, C4<0>;
L_0x2376a80 .functor AND 1, L_0x2376bb0, L_0x2376c70, C4<1>, C4<1>;
L_0x2376e20 .functor OR 1, L_0x2376900, L_0x2376a80, C4<0>, C4<0>;
L_0x2377080 .functor AND 1, v0x236cef0_0, v0x236cf90_0, C4<1>, C4<1>;
L_0x23770f0 .functor AND 1, L_0x2377080, v0x236d030_0, C4<1>, C4<1>;
L_0x2377310 .functor AND 1, L_0x23770f0, v0x236d170_0, C4<1>, C4<1>;
L_0x23773d0 .functor OR 1, L_0x2376e20, L_0x2377310, C4<0>, C4<0>;
L_0x23776a0 .functor NOT 1, v0x236cef0_0, C4<0>, C4<0>, C4<0>;
L_0x2377710 .functor NOT 1, v0x236cf90_0, C4<0>, C4<0>, C4<0>;
L_0x2377900 .functor OR 1, L_0x23776a0, L_0x2377710, C4<0>, C4<0>;
L_0x2377a10 .functor NOT 1, v0x236d030_0, C4<0>, C4<0>, C4<0>;
L_0x2377c10 .functor OR 1, L_0x2377900, L_0x2377a10, C4<0>, C4<0>;
L_0x2377d20 .functor NOT 1, v0x236d170_0, C4<0>, C4<0>, C4<0>;
L_0x2377f30 .functor OR 1, L_0x2377c10, L_0x2377d20, C4<0>, C4<0>;
L_0x2378040 .functor OR 1, v0x236cef0_0, v0x236cf90_0, C4<0>, C4<0>;
L_0x2378260 .functor NOT 1, v0x236d030_0, C4<0>, C4<0>, C4<0>;
L_0x23784e0 .functor OR 1, L_0x2378040, L_0x2378260, C4<0>, C4<0>;
L_0x23787b0 .functor NOT 1, v0x236d170_0, C4<0>, C4<0>, C4<0>;
L_0x2378a30 .functor OR 1, L_0x23784e0, L_0x23787b0, C4<0>, C4<0>;
L_0x2378d10 .functor NOT 1, v0x236cef0_0, C4<0>, C4<0>, C4<0>;
L_0x2378f90 .functor OR 1, L_0x2378d10, v0x236cf90_0, C4<0>, C4<0>;
L_0x2379230 .functor OR 1, L_0x2378f90, v0x236d030_0, C4<0>, C4<0>;
L_0x23792f0 .functor NOT 1, v0x236d170_0, C4<0>, C4<0>, C4<0>;
L_0x2379550 .functor OR 1, L_0x2379230, L_0x23792f0, C4<0>, C4<0>;
L_0x2379660 .functor NOT 1, v0x236cef0_0, C4<0>, C4<0>, C4<0>;
L_0x23798d0 .functor NOT 1, v0x236cf90_0, C4<0>, C4<0>, C4<0>;
L_0x2379940 .functor OR 1, L_0x2379660, L_0x23798d0, C4<0>, C4<0>;
L_0x2379c60 .functor OR 1, L_0x2379940, v0x236d170_0, C4<0>, C4<0>;
L_0x2379d20 .functor AND 1, L_0x2377f30, L_0x2378a30, C4<1>, C4<1>;
L_0x237a050 .functor AND 1, L_0x2379550, L_0x2379c60, C4<1>, C4<1>;
L_0x237a160 .functor OR 1, L_0x2379d20, L_0x237a050, C4<0>, C4<0>;
v0x236d880_0 .net *"_ivl_0", 0 0, L_0x23741e0;  1 drivers
v0x236d960_0 .net *"_ivl_10", 0 0, L_0x23748a0;  1 drivers
v0x236da40_0 .net *"_ivl_102", 0 0, L_0x2378040;  1 drivers
v0x236db30_0 .net *"_ivl_104", 0 0, L_0x2378260;  1 drivers
v0x236dc10_0 .net *"_ivl_106", 0 0, L_0x23784e0;  1 drivers
v0x236dd40_0 .net *"_ivl_108", 0 0, L_0x23787b0;  1 drivers
v0x236de20_0 .net *"_ivl_112", 0 0, L_0x2378d10;  1 drivers
v0x236df00_0 .net *"_ivl_114", 0 0, L_0x2378f90;  1 drivers
v0x236dfe0_0 .net *"_ivl_116", 0 0, L_0x2379230;  1 drivers
v0x236e150_0 .net *"_ivl_118", 0 0, L_0x23792f0;  1 drivers
v0x236e230_0 .net *"_ivl_12", 0 0, L_0x23749f0;  1 drivers
v0x236e310_0 .net *"_ivl_122", 0 0, L_0x2379660;  1 drivers
v0x236e3f0_0 .net *"_ivl_124", 0 0, L_0x23798d0;  1 drivers
v0x236e4d0_0 .net *"_ivl_126", 0 0, L_0x2379940;  1 drivers
v0x236e5b0_0 .net *"_ivl_130", 0 0, L_0x2379d20;  1 drivers
v0x236e690_0 .net *"_ivl_132", 0 0, L_0x237a050;  1 drivers
v0x236e770_0 .net *"_ivl_14", 0 0, L_0x2374b70;  1 drivers
v0x236e960_0 .net *"_ivl_16", 0 0, L_0x2374c80;  1 drivers
v0x236ea40_0 .net *"_ivl_18", 0 0, L_0x2374cf0;  1 drivers
v0x236eb20_0 .net *"_ivl_2", 0 0, L_0x2374380;  1 drivers
v0x236ec00_0 .net *"_ivl_20", 0 0, L_0x2374e60;  1 drivers
v0x236ece0_0 .net *"_ivl_22", 0 0, L_0x2374ed0;  1 drivers
v0x236edc0_0 .net *"_ivl_24", 0 0, L_0x2375000;  1 drivers
v0x236eea0_0 .net *"_ivl_26", 0 0, L_0x2375110;  1 drivers
v0x236ef80_0 .net *"_ivl_28", 0 0, L_0x2374f90;  1 drivers
v0x236f060_0 .net *"_ivl_30", 0 0, L_0x2375200;  1 drivers
v0x236f140_0 .net *"_ivl_32", 0 0, L_0x23753a0;  1 drivers
v0x236f220_0 .net *"_ivl_34", 0 0, L_0x2375460;  1 drivers
v0x236f300_0 .net *"_ivl_36", 0 0, L_0x2375570;  1 drivers
v0x236f3e0_0 .net *"_ivl_38", 0 0, L_0x2375680;  1 drivers
v0x236f4c0_0 .net *"_ivl_4", 0 0, L_0x2374460;  1 drivers
v0x236f5a0_0 .net *"_ivl_40", 0 0, L_0x2375840;  1 drivers
v0x236f680_0 .net *"_ivl_42", 0 0, L_0x23758b0;  1 drivers
v0x236f970_0 .net *"_ivl_44", 0 0, L_0x23759e0;  1 drivers
v0x236fa50_0 .net *"_ivl_46", 0 0, L_0x2375af0;  1 drivers
v0x236fb30_0 .net *"_ivl_48", 0 0, L_0x2375c30;  1 drivers
v0x236fc10_0 .net *"_ivl_50", 0 0, L_0x2375d40;  1 drivers
v0x236fcf0_0 .net *"_ivl_52", 0 0, L_0x2375ee0;  1 drivers
v0x236fdd0_0 .net *"_ivl_54", 0 0, L_0x2375ff0;  1 drivers
v0x236feb0_0 .net *"_ivl_56", 0 0, L_0x2376150;  1 drivers
v0x236ff90_0 .net *"_ivl_58", 0 0, L_0x23761c0;  1 drivers
v0x2370070_0 .net *"_ivl_6", 0 0, L_0x23745e0;  1 drivers
v0x2370150_0 .net *"_ivl_60", 0 0, L_0x23763d0;  1 drivers
v0x2370230_0 .net *"_ivl_62", 0 0, L_0x2376440;  1 drivers
v0x2370310_0 .net *"_ivl_64", 0 0, L_0x2376660;  1 drivers
v0x23703f0_0 .net *"_ivl_66", 0 0, L_0x23766d0;  1 drivers
v0x23704d0_0 .net *"_ivl_68", 0 0, L_0x2376900;  1 drivers
v0x23705b0_0 .net *"_ivl_70", 0 0, L_0x2376a10;  1 drivers
v0x2370690_0 .net *"_ivl_72", 0 0, L_0x2376bb0;  1 drivers
v0x2370770_0 .net *"_ivl_74", 0 0, L_0x2376c70;  1 drivers
v0x2370850_0 .net *"_ivl_76", 0 0, L_0x2376a80;  1 drivers
v0x2370930_0 .net *"_ivl_78", 0 0, L_0x2376e20;  1 drivers
v0x2370a10_0 .net *"_ivl_8", 0 0, L_0x2374720;  1 drivers
v0x2370af0_0 .net *"_ivl_80", 0 0, L_0x2377080;  1 drivers
v0x2370bd0_0 .net *"_ivl_82", 0 0, L_0x23770f0;  1 drivers
v0x2370cb0_0 .net *"_ivl_84", 0 0, L_0x2377310;  1 drivers
v0x2370d90_0 .net *"_ivl_88", 0 0, L_0x23776a0;  1 drivers
v0x2370e70_0 .net *"_ivl_90", 0 0, L_0x2377710;  1 drivers
v0x2370f50_0 .net *"_ivl_92", 0 0, L_0x2377900;  1 drivers
v0x2371030_0 .net *"_ivl_94", 0 0, L_0x2377a10;  1 drivers
v0x2371110_0 .net *"_ivl_96", 0 0, L_0x2377c10;  1 drivers
v0x23711f0_0 .net *"_ivl_98", 0 0, L_0x2377d20;  1 drivers
v0x23712d0_0 .net "a", 0 0, v0x236cef0_0;  alias, 1 drivers
v0x2371370_0 .net "b", 0 0, v0x236cf90_0;  alias, 1 drivers
v0x2371460_0 .net "c", 0 0, v0x236d030_0;  alias, 1 drivers
v0x2371960_0 .net "d", 0 0, v0x236d170_0;  alias, 1 drivers
v0x2371a50_0 .net "out_pos", 0 0, L_0x237a160;  alias, 1 drivers
v0x2371b10_0 .net "out_sop", 0 0, L_0x23773d0;  alias, 1 drivers
v0x2371bd0_0 .net "w1", 0 0, L_0x2377f30;  1 drivers
v0x2371c90_0 .net "w2", 0 0, L_0x2378a30;  1 drivers
v0x2371d50_0 .net "w3", 0 0, L_0x2379550;  1 drivers
v0x2371e10_0 .net "w4", 0 0, L_0x2379c60;  1 drivers
S_0x2371f90 .scope task, "wait_for_end_of_timestep" "wait_for_end_of_timestep" 3 151, 3 151 0, S_0x2307320;
 .timescale -12 -12;
E_0x23039f0 .event anyedge, v0x2372d80_0;
TD_tb.wait_for_end_of_timestep ;
    %pushi/vec4 5, 0, 32;
T_2.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_2.1, 5;
    %jmp/1 T_2.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %load/vec4 v0x2372d80_0;
    %nor/r;
    %assign/vec4 v0x2372d80_0, 0;
    %wait E_0x23039f0;
    %jmp T_2.0;
T_2.1 ;
    %pop/vec4 1;
    %end;
    .scope S_0x236c3c0;
T_3 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x236d260_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x236d300_0, 0, 1;
    %end;
    .thread T_3, $init;
    .scope S_0x236c3c0;
T_4 ;
    %wait E_0x231c200;
    %load/vec4 v0x236d3a0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x236d260_0, 0, 1;
T_4.0 ;
    %jmp T_4;
    .thread T_4;
    .scope S_0x236c3c0;
T_5 ;
    %wait E_0x231c0a0;
    %pushi/vec4 0, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x236d170_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x236d030_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x236cf90_0, 0;
    %assign/vec4 v0x236cef0_0, 0;
    %wait E_0x231c0a0;
    %pushi/vec4 1, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x236d170_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x236d030_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x236cf90_0, 0;
    %assign/vec4 v0x236cef0_0, 0;
    %wait E_0x231c0a0;
    %pushi/vec4 2, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x236d170_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x236d030_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x236cf90_0, 0;
    %assign/vec4 v0x236cef0_0, 0;
    %wait E_0x231c0a0;
    %pushi/vec4 4, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x236d170_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x236d030_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x236cf90_0, 0;
    %assign/vec4 v0x236cef0_0, 0;
    %wait E_0x231c0a0;
    %pushi/vec4 5, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x236d170_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x236d030_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x236cf90_0, 0;
    %assign/vec4 v0x236cef0_0, 0;
    %wait E_0x231c0a0;
    %pushi/vec4 6, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x236d170_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x236d030_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x236cf90_0, 0;
    %assign/vec4 v0x236cef0_0, 0;
    %wait E_0x231c0a0;
    %pushi/vec4 7, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x236d170_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x236d030_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x236cf90_0, 0;
    %assign/vec4 v0x236cef0_0, 0;
    %wait E_0x231c0a0;
    %pushi/vec4 9, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x236d170_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x236d030_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x236cf90_0, 0;
    %assign/vec4 v0x236cef0_0, 0;
    %wait E_0x231c0a0;
    %pushi/vec4 10, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x236d170_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x236d030_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x236cf90_0, 0;
    %assign/vec4 v0x236cef0_0, 0;
    %wait E_0x231c0a0;
    %pushi/vec4 13, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x236d170_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x236d030_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x236cf90_0, 0;
    %assign/vec4 v0x236cef0_0, 0;
    %wait E_0x231c0a0;
    %pushi/vec4 14, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x236d170_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x236d030_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x236cf90_0, 0;
    %assign/vec4 v0x236cef0_0, 0;
    %wait E_0x231c0a0;
    %pushi/vec4 15, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x236d170_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x236d030_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x236cf90_0, 0;
    %assign/vec4 v0x236cef0_0, 0;
    %wait E_0x231c0a0;
    %load/vec4 v0x236d260_0;
    %store/vec4 v0x236d300_0, 0, 1;
    %fork t_1, S_0x236c6f0;
    %jmp t_0;
    .scope S_0x236c6f0;
t_1 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x236c930_0, 0, 32;
T_5.0 ; Top of for-loop 
    %load/vec4 v0x236c930_0;
    %cmpi/s 16, 0, 32;
    %jmp/0xz T_5.1, 5;
    %wait E_0x231c0a0;
    %load/vec4 v0x236c930_0;
    %pad/s 4;
    %split/vec4 1;
    %assign/vec4 v0x236d170_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x236d030_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x236cf90_0, 0;
    %assign/vec4 v0x236cef0_0, 0;
T_5.2 ; for-loop step statement
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x236c930_0;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %store/vec4 v0x236c930_0, 0, 32;
    %jmp T_5.0;
T_5.1 ; for-loop exit label
    %end;
    .scope S_0x236c3c0;
t_0 %join;
    %pushi/vec4 50, 0, 32;
T_5.3 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_5.4, 5;
    %jmp/1 T_5.4, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x231c200;
    %vpi_func 3 74 "$random" 32 {0 0 0};
    %pad/s 4;
    %split/vec4 1;
    %assign/vec4 v0x236d170_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x236d030_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x236cf90_0, 0;
    %assign/vec4 v0x236cef0_0, 0;
    %jmp T_5.3;
T_5.4 ;
    %pop/vec4 1;
    %load/vec4 v0x236d260_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_5.7, 9;
    %load/vec4 v0x236d300_0;
    %inv;
    %and;
T_5.7;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.5, 8;
    %vpi_call/w 3 77 "$display", "Hint: Your circuit passes on the 12 required input combinations, but doesn't match the don't-care cases. Are you using minimal SOP and POS?" {0 0 0};
T_5.5 ;
    %vpi_call/w 3 79 "$finish" {0 0 0};
    %end;
    .thread T_5;
    .scope S_0x2307320;
T_6 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x2372920_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x2372d80_0, 0, 1;
    %end;
    .thread T_6, $init;
    .scope S_0x2307320;
T_7 ;
T_7.0 ;
    %delay 5, 0;
    %load/vec4 v0x2372920_0;
    %inv;
    %store/vec4 v0x2372920_0, 0, 1;
    %jmp T_7.0;
T_7.1 ;
    %end;
    .thread T_7;
    .scope S_0x2307320;
T_8 ;
    %vpi_call/w 3 118 "$dumpfile", "wave.vcd" {0 0 0};
    %vpi_call/w 3 119 "$dumpvars", 32'sb00000000000000000000000000000001, v0x236d0d0_0, v0x2372ef0_0, v0x2372740_0, v0x23727e0_0, v0x2372880_0, v0x23729c0_0, v0x2372c40_0, v0x2372ba0_0, v0x2372b00_0, v0x2372a60_0 {0 0 0};
    %end;
    .thread T_8;
    .scope S_0x2307320;
T_9 ;
    %load/vec4 v0x2372ce0_0;
    %parti/u 32, 128, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_9.0, 4;
    %load/vec4 v0x2372ce0_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0x2372ce0_0;
    %parti/u 32, 96, 32;
    %vpi_call/w 3 160 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "out_sop", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_9.1;
T_9.0 ;
    %vpi_call/w 3 161 "$display", "Hint: Output '%s' has no mismatches.", "out_sop" {0 0 0};
T_9.1 ;
    %load/vec4 v0x2372ce0_0;
    %parti/u 32, 64, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_9.2, 4;
    %load/vec4 v0x2372ce0_0;
    %parti/u 32, 64, 32;
    %load/vec4 v0x2372ce0_0;
    %parti/u 32, 32, 32;
    %vpi_call/w 3 162 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "out_pos", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_9.3;
T_9.2 ;
    %vpi_call/w 3 163 "$display", "Hint: Output '%s' has no mismatches.", "out_pos" {0 0 0};
T_9.3 ;
    %load/vec4 v0x2372ce0_0;
    %parti/u 32, 192, 32;
    %load/vec4 v0x2372ce0_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 165 "$display", "Hint: Total mismatched samples is %1d out of %1d samples\012", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %vpi_call/w 3 166 "$display", "Simulation finished at %0d ps", $time {0 0 0};
    %load/vec4 v0x2372ce0_0;
    %parti/u 32, 192, 32;
    %load/vec4 v0x2372ce0_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 167 "$display", "Mismatches: %1d in %1d samples", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %end;
    .thread T_9, $final;
    .scope S_0x2307320;
T_10 ;
    %wait E_0x231c200;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x2372ce0_0;
    %pushi/vec4 0, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x2372ce0_0, 4, 32;
    %load/vec4 v0x2372e20_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.0, 8;
    %load/vec4 v0x2372ce0_0;
    %parti/u 32, 192, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_10.2, 4;
    %vpi_func 3 178 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 160, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x2372ce0_0, 4, 32;
T_10.2 ;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x2372ce0_0;
    %pushi/vec4 192, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 192, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x2372ce0_0, 4, 32;
T_10.0 ;
    %load/vec4 v0x2372c40_0;
    %load/vec4 v0x2372c40_0;
    %load/vec4 v0x2372ba0_0;
    %xor;
    %load/vec4 v0x2372c40_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_10.4, 6;
    %load/vec4 v0x2372ce0_0;
    %parti/u 32, 128, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_10.6, 4;
    %vpi_func 3 182 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 96, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x2372ce0_0, 4, 32;
T_10.6 ;
    %load/vec4 v0x2372ce0_0;
    %parti/u 32, 128, 32;
    %addi 1, 0, 32;
    %ix/load 4, 128, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x2372ce0_0, 4, 32;
T_10.4 ;
    %load/vec4 v0x2372b00_0;
    %load/vec4 v0x2372b00_0;
    %load/vec4 v0x2372a60_0;
    %xor;
    %load/vec4 v0x2372b00_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_10.8, 6;
    %load/vec4 v0x2372ce0_0;
    %parti/u 32, 64, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_10.10, 4;
    %vpi_func 3 185 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 32, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x2372ce0_0, 4, 32;
T_10.10 ;
    %load/vec4 v0x2372ce0_0;
    %parti/u 32, 64, 32;
    %addi 1, 0, 32;
    %ix/load 4, 64, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x2372ce0_0, 4, 32;
T_10.8 ;
    %jmp T_10;
    .thread T_10;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "-";
    "/home/jmb9986/AutoChip/autochip_scripts/../verilogeval_prompts_tbs/ve_testbenches_human/ece241_2013_q2/ece241_2013_q2_tb.sv";
    "/home/jmb9986/AutoChip/autochip_scripts/outputs/claude-3-haiku-20240307_full_feedback/can5_depth1/human/ece241_2013_q2/iter1/response0/top_module.sv";
