INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/fatma/Desktop/lab5/lab5.srcs/sources_1/new/CPU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pc_counter
INFO: [VRFC 10-311] analyzing module inst_mem
WARNING: [VRFC 10-986] literal value truncated to fit in 6 bits [C:/Users/fatma/Desktop/lab5/lab5.srcs/sources_1/new/CPU.v:37]
INFO: [VRFC 10-311] analyzing module pc_adder
INFO: [VRFC 10-311] analyzing module ifid_reg
INFO: [VRFC 10-311] analyzing module control_unit
INFO: [VRFC 10-311] analyzing module regrt
INFO: [VRFC 10-311] analyzing module register_file
INFO: [VRFC 10-311] analyzing module immediate_extender
INFO: [VRFC 10-311] analyzing module idexe_reg
INFO: [VRFC 10-311] analyzing module alu_mux
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-311] analyzing module exemem
INFO: [VRFC 10-311] analyzing module data_memory
INFO: [VRFC 10-311] analyzing module memwb
INFO: [VRFC 10-311] analyzing module wbmux
INFO: [VRFC 10-311] analyzing module labv
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/fatma/Desktop/lab5/lab5.srcs/sim_1/new/testbench.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module testbenchv
