// ==============================================================
// RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and OpenCL
// Version: 2020.1
// Copyright (C) 1986-2020 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

#ifndef _conv_1_HH_
#define _conv_1_HH_

#include "systemc.h"
#include "AESL_pkg.h"

#include "pad_3_51_0_9.h"
#include "test_hadd_16ns_16eOg.h"
#include "test_hmul_16ns_16fYi.h"
#include "conv_1_layerconv1bkb.h"
#include "conv_1_layerconv1cud.h"
#include "conv_1_input_aftedEe.h"

namespace ap_rtl {

struct conv_1 : public sc_module {
    // Port declarations 14
    sc_in_clk ap_clk;
    sc_in< sc_logic > ap_rst;
    sc_in< sc_logic > ap_start;
    sc_out< sc_logic > ap_done;
    sc_out< sc_logic > ap_idle;
    sc_out< sc_logic > ap_ready;
    sc_out< sc_lv<13> > input_r_address0;
    sc_out< sc_logic > input_r_ce0;
    sc_in< sc_lv<16> > input_r_q0;
    sc_out< sc_lv<15> > output_r_address0;
    sc_out< sc_logic > output_r_ce0;
    sc_out< sc_logic > output_r_we0;
    sc_out< sc_lv<16> > output_r_d0;
    sc_in< sc_lv<16> > output_r_q0;
    sc_signal< sc_logic > ap_var_for_const0;


    // Module declarations
    conv_1(sc_module_name name);
    SC_HAS_PROCESS(conv_1);

    ~conv_1();

    sc_trace_file* mVcdFile;

    conv_1_layerconv1bkb* layerconv1_0_weight_U;
    conv_1_layerconv1cud* layerconv1_0_bias_U;
    conv_1_input_aftedEe* input_after_padding_U;
    pad_3_51_0_9* grp_pad_3_51_0_9_fu_297;
    test_hadd_16ns_16eOg<1,2,16,16,16>* test_hadd_16ns_16eOg_U3;
    test_hmul_16ns_16fYi<1,2,16,16,16>* test_hmul_16ns_16fYi_U4;
    sc_signal< sc_lv<18> > ap_CS_fsm;
    sc_signal< sc_logic > ap_CS_fsm_state1;
    sc_signal< sc_lv<8> > layerconv1_0_weight_address0;
    sc_signal< sc_logic > layerconv1_0_weight_ce0;
    sc_signal< sc_lv<16> > layerconv1_0_weight_q0;
    sc_signal< sc_lv<3> > layerconv1_0_bias_address0;
    sc_signal< sc_logic > layerconv1_0_bias_ce0;
    sc_signal< sc_lv<16> > layerconv1_0_bias_q0;
    sc_signal< sc_lv<9> > add_ln31_fu_318_p2;
    sc_signal< sc_lv<9> > add_ln31_reg_673;
    sc_signal< sc_logic > ap_CS_fsm_state3;
    sc_signal< sc_lv<4> > i_fu_330_p2;
    sc_signal< sc_lv<4> > i_reg_681;
    sc_signal< sc_lv<8> > sext_ln47_fu_358_p1;
    sc_signal< sc_lv<8> > sext_ln47_reg_686;
    sc_signal< sc_lv<1> > icmp_ln31_fu_324_p2;
    sc_signal< sc_lv<6> > x_fu_368_p2;
    sc_signal< sc_lv<6> > x_reg_694;
    sc_signal< sc_logic > ap_CS_fsm_state4;
    sc_signal< sc_lv<15> > mul_ln51_fu_388_p2;
    sc_signal< sc_lv<15> > mul_ln51_reg_699;
    sc_signal< sc_lv<1> > icmp_ln34_fu_362_p2;
    sc_signal< sc_lv<6> > y_3_fu_400_p2;
    sc_signal< sc_lv<6> > y_3_reg_707;
    sc_signal< sc_logic > ap_CS_fsm_state5;
    sc_signal< sc_lv<8> > add_ln39_fu_406_p2;
    sc_signal< sc_lv<8> > add_ln39_reg_712;
    sc_signal< sc_logic > ap_CS_fsm_state6;
    sc_signal< sc_lv<2> > j_fu_418_p2;
    sc_signal< sc_lv<2> > j_reg_720;
    sc_signal< sc_lv<64> > sub_ln47_5_fu_449_p2;
    sc_signal< sc_lv<64> > sub_ln47_5_reg_725;
    sc_signal< sc_lv<1> > icmp_ln39_fu_412_p2;
    sc_signal< sc_lv<2> > i1_fu_479_p2;
    sc_signal< sc_lv<2> > i1_reg_733;
    sc_signal< sc_logic > ap_CS_fsm_state7;
    sc_signal< sc_lv<14> > mul_ln47_fu_505_p2;
    sc_signal< sc_lv<14> > mul_ln47_reg_738;
    sc_signal< sc_lv<1> > icmp_ln41_fu_473_p2;
    sc_signal< sc_lv<9> > sub_ln47_6_fu_536_p2;
    sc_signal< sc_lv<9> > sub_ln47_6_reg_743;
    sc_signal< sc_lv<2> > j1_fu_552_p2;
    sc_signal< sc_lv<2> > j1_reg_751;
    sc_signal< sc_logic > ap_CS_fsm_state8;
    sc_signal< sc_lv<1> > icmp_ln44_fu_546_p2;
    sc_signal< sc_lv<16> > input_after_padding_q0;
    sc_signal< sc_logic > ap_CS_fsm_state9;
    sc_signal< sc_lv<16> > grp_fu_312_p2;
    sc_signal< sc_lv<16> > tmp_6_reg_776;
    sc_signal< sc_logic > ap_CS_fsm_state10;
    sc_signal< sc_lv<16> > grp_fu_305_p2;
    sc_signal< sc_logic > ap_CS_fsm_state12;
    sc_signal< sc_lv<9> > add_ln55_fu_592_p2;
    sc_signal< sc_lv<9> > add_ln55_reg_786;
    sc_signal< sc_logic > ap_CS_fsm_state13;
    sc_signal< sc_lv<4> > i_3_fu_604_p2;
    sc_signal< sc_lv<4> > i_3_reg_794;
    sc_signal< sc_lv<1> > icmp_ln55_fu_598_p2;
    sc_signal< sc_lv<16> > layerconv1_0_bias_lo_reg_804;
    sc_signal< sc_logic > ap_CS_fsm_state14;
    sc_signal< sc_lv<6> > x_3_fu_621_p2;
    sc_signal< sc_lv<6> > x_3_reg_812;
    sc_signal< sc_logic > ap_CS_fsm_state15;
    sc_signal< sc_lv<15> > mul_ln63_fu_641_p2;
    sc_signal< sc_lv<15> > mul_ln63_reg_817;
    sc_signal< sc_lv<1> > icmp_ln57_fu_615_p2;
    sc_signal< sc_lv<6> > y_fu_653_p2;
    sc_signal< sc_lv<6> > y_reg_825;
    sc_signal< sc_logic > ap_CS_fsm_state16;
    sc_signal< sc_lv<15> > output_addr_reg_830;
    sc_signal< sc_lv<1> > icmp_ln60_fu_647_p2;
    sc_signal< sc_logic > ap_CS_fsm_state17;
    sc_signal< sc_lv<13> > input_after_padding_address0;
    sc_signal< sc_logic > input_after_padding_ce0;
    sc_signal< sc_logic > input_after_padding_we0;
    sc_signal< sc_logic > grp_pad_3_51_0_9_fu_297_ap_start;
    sc_signal< sc_logic > grp_pad_3_51_0_9_fu_297_ap_done;
    sc_signal< sc_logic > grp_pad_3_51_0_9_fu_297_ap_idle;
    sc_signal< sc_logic > grp_pad_3_51_0_9_fu_297_ap_ready;
    sc_signal< sc_lv<13> > grp_pad_3_51_0_9_fu_297_input_r_address0;
    sc_signal< sc_logic > grp_pad_3_51_0_9_fu_297_input_r_ce0;
    sc_signal< sc_lv<13> > grp_pad_3_51_0_9_fu_297_output_r_address0;
    sc_signal< sc_logic > grp_pad_3_51_0_9_fu_297_output_r_ce0;
    sc_signal< sc_logic > grp_pad_3_51_0_9_fu_297_output_r_we0;
    sc_signal< sc_lv<16> > grp_pad_3_51_0_9_fu_297_output_r_d0;
    sc_signal< sc_lv<4> > i_0_reg_123;
    sc_signal< sc_logic > ap_CS_fsm_state2;
    sc_signal< sc_lv<9> > phi_mul3_reg_134;
    sc_signal< sc_lv<6> > x_0_reg_146;
    sc_signal< sc_lv<1> > icmp_ln36_fu_394_p2;
    sc_signal< sc_lv<6> > y_0_reg_158;
    sc_signal< sc_lv<2> > j_0_reg_170;
    sc_signal< sc_lv<16> > convsum_0_reg_181;
    sc_signal< sc_lv<8> > phi_mul_reg_194;
    sc_signal< sc_lv<16> > convsum_1_reg_206;
    sc_signal< sc_lv<2> > i1_0_reg_218;
    sc_signal< sc_lv<16> > convsum_2_reg_229;
    sc_signal< sc_lv<2> > j1_0_reg_241;
    sc_signal< sc_lv<4> > i2_0_reg_252;
    sc_signal< sc_lv<9> > phi_mul5_reg_263;
    sc_signal< sc_lv<6> > x3_0_reg_275;
    sc_signal< sc_lv<6> > y4_0_reg_286;
    sc_signal< sc_logic > ap_CS_fsm_state18;
    sc_signal< sc_logic > grp_pad_3_51_0_9_fu_297_ap_start_reg;
    sc_signal< sc_lv<64> > zext_ln51_6_fu_464_p1;
    sc_signal< sc_lv<64> > zext_ln47_16_fu_573_p1;
    sc_signal< sc_lv<64> > zext_ln47_18_fu_587_p1;
    sc_signal< sc_lv<64> > zext_ln63_fu_610_p1;
    sc_signal< sc_lv<64> > zext_ln63_8_fu_668_p1;
    sc_signal< sc_lv<16> > grp_fu_305_p0;
    sc_signal< sc_lv<16> > grp_fu_305_p1;
    sc_signal< sc_logic > ap_CS_fsm_state11;
    sc_signal< sc_lv<6> > tmp_s_fu_340_p3;
    sc_signal< sc_lv<7> > zext_ln47_11_fu_348_p1;
    sc_signal< sc_lv<7> > zext_ln47_fu_336_p1;
    sc_signal< sc_lv<7> > sub_ln47_fu_352_p2;
    sc_signal< sc_lv<9> > zext_ln51_fu_374_p1;
    sc_signal< sc_lv<9> > add_ln51_fu_378_p2;
    sc_signal< sc_lv<9> > mul_ln51_fu_388_p0;
    sc_signal< sc_lv<8> > zext_ln47_12_fu_424_p1;
    sc_signal< sc_lv<8> > add_ln47_7_fu_428_p2;
    sc_signal< sc_lv<10> > tmp_3_fu_437_p3;
    sc_signal< sc_lv<64> > sext_ln47_5_fu_445_p1;
    sc_signal< sc_lv<64> > sext_ln47_4_fu_433_p1;
    sc_signal< sc_lv<15> > zext_ln51_5_fu_455_p1;
    sc_signal< sc_lv<15> > add_ln51_2_fu_459_p2;
    sc_signal< sc_lv<6> > zext_ln41_fu_469_p1;
    sc_signal< sc_lv<6> > add_ln47_fu_485_p2;
    sc_signal< sc_lv<8> > zext_ln47_13_fu_491_p1;
    sc_signal< sc_lv<8> > add_ln47_8_fu_495_p2;
    sc_signal< sc_lv<8> > mul_ln47_fu_505_p1;
    sc_signal< sc_lv<64> > zext_ln47_8_fu_511_p1;
    sc_signal< sc_lv<64> > add_ln47_9_fu_515_p2;
    sc_signal< sc_lv<7> > trunc_ln47_3_fu_524_p1;
    sc_signal< sc_lv<9> > p_shl2_cast_fu_528_p3;
    sc_signal< sc_lv<9> > trunc_ln47_fu_520_p1;
    sc_signal< sc_lv<6> > zext_ln44_fu_542_p1;
    sc_signal< sc_lv<6> > add_ln47_2_fu_558_p2;
    sc_signal< sc_lv<14> > zext_ln47_15_fu_564_p1;
    sc_signal< sc_lv<14> > add_ln47_10_fu_568_p2;
    sc_signal< sc_lv<9> > zext_ln47_17_fu_578_p1;
    sc_signal< sc_lv<9> > add_ln47_11_fu_582_p2;
    sc_signal< sc_lv<9> > zext_ln63_5_fu_627_p1;
    sc_signal< sc_lv<9> > add_ln63_fu_631_p2;
    sc_signal< sc_lv<9> > mul_ln63_fu_641_p0;
    sc_signal< sc_lv<15> > zext_ln63_7_fu_659_p1;
    sc_signal< sc_lv<15> > add_ln63_2_fu_663_p2;
    sc_signal< sc_lv<18> > ap_NS_fsm;
    sc_signal< sc_lv<14> > mul_ln47_fu_505_p10;
    sc_signal< sc_lv<15> > mul_ln51_fu_388_p00;
    sc_signal< sc_lv<15> > mul_ln63_fu_641_p00;
    static const sc_logic ap_const_logic_1;
    static const sc_logic ap_const_logic_0;
    static const sc_lv<18> ap_ST_fsm_state1;
    static const sc_lv<18> ap_ST_fsm_state2;
    static const sc_lv<18> ap_ST_fsm_state3;
    static const sc_lv<18> ap_ST_fsm_state4;
    static const sc_lv<18> ap_ST_fsm_state5;
    static const sc_lv<18> ap_ST_fsm_state6;
    static const sc_lv<18> ap_ST_fsm_state7;
    static const sc_lv<18> ap_ST_fsm_state8;
    static const sc_lv<18> ap_ST_fsm_state9;
    static const sc_lv<18> ap_ST_fsm_state10;
    static const sc_lv<18> ap_ST_fsm_state11;
    static const sc_lv<18> ap_ST_fsm_state12;
    static const sc_lv<18> ap_ST_fsm_state13;
    static const sc_lv<18> ap_ST_fsm_state14;
    static const sc_lv<18> ap_ST_fsm_state15;
    static const sc_lv<18> ap_ST_fsm_state16;
    static const sc_lv<18> ap_ST_fsm_state17;
    static const sc_lv<18> ap_ST_fsm_state18;
    static const sc_lv<32> ap_const_lv32_0;
    static const sc_lv<32> ap_const_lv32_2;
    static const sc_lv<1> ap_const_lv1_0;
    static const sc_lv<32> ap_const_lv32_3;
    static const sc_lv<32> ap_const_lv32_4;
    static const sc_lv<32> ap_const_lv32_5;
    static const sc_lv<32> ap_const_lv32_6;
    static const sc_lv<32> ap_const_lv32_7;
    static const sc_lv<32> ap_const_lv32_8;
    static const sc_lv<32> ap_const_lv32_9;
    static const sc_lv<32> ap_const_lv32_B;
    static const sc_lv<32> ap_const_lv32_C;
    static const sc_lv<32> ap_const_lv32_D;
    static const sc_lv<32> ap_const_lv32_E;
    static const sc_lv<32> ap_const_lv32_F;
    static const sc_lv<32> ap_const_lv32_10;
    static const sc_lv<4> ap_const_lv4_0;
    static const sc_lv<32> ap_const_lv32_1;
    static const sc_lv<1> ap_const_lv1_1;
    static const sc_lv<9> ap_const_lv9_0;
    static const sc_lv<6> ap_const_lv6_0;
    static const sc_lv<2> ap_const_lv2_0;
    static const sc_lv<16> ap_const_lv16_0;
    static const sc_lv<8> ap_const_lv8_0;
    static const sc_lv<32> ap_const_lv32_11;
    static const sc_lv<32> ap_const_lv32_A;
    static const sc_lv<9> ap_const_lv9_31;
    static const sc_lv<4> ap_const_lv4_8;
    static const sc_lv<4> ap_const_lv4_1;
    static const sc_lv<6> ap_const_lv6_31;
    static const sc_lv<6> ap_const_lv6_1;
    static const sc_lv<15> ap_const_lv15_31;
    static const sc_lv<8> ap_const_lv8_33;
    static const sc_lv<2> ap_const_lv2_3;
    static const sc_lv<2> ap_const_lv2_1;
    static const sc_lv<14> ap_const_lv14_33;
    static const bool ap_const_boolean_1;
    // Thread declarations
    void thread_ap_var_for_const0();
    void thread_ap_clk_no_reset_();
    void thread_add_ln31_fu_318_p2();
    void thread_add_ln39_fu_406_p2();
    void thread_add_ln47_10_fu_568_p2();
    void thread_add_ln47_11_fu_582_p2();
    void thread_add_ln47_2_fu_558_p2();
    void thread_add_ln47_7_fu_428_p2();
    void thread_add_ln47_8_fu_495_p2();
    void thread_add_ln47_9_fu_515_p2();
    void thread_add_ln47_fu_485_p2();
    void thread_add_ln51_2_fu_459_p2();
    void thread_add_ln51_fu_378_p2();
    void thread_add_ln55_fu_592_p2();
    void thread_add_ln63_2_fu_663_p2();
    void thread_add_ln63_fu_631_p2();
    void thread_ap_CS_fsm_state1();
    void thread_ap_CS_fsm_state10();
    void thread_ap_CS_fsm_state11();
    void thread_ap_CS_fsm_state12();
    void thread_ap_CS_fsm_state13();
    void thread_ap_CS_fsm_state14();
    void thread_ap_CS_fsm_state15();
    void thread_ap_CS_fsm_state16();
    void thread_ap_CS_fsm_state17();
    void thread_ap_CS_fsm_state18();
    void thread_ap_CS_fsm_state2();
    void thread_ap_CS_fsm_state3();
    void thread_ap_CS_fsm_state4();
    void thread_ap_CS_fsm_state5();
    void thread_ap_CS_fsm_state6();
    void thread_ap_CS_fsm_state7();
    void thread_ap_CS_fsm_state8();
    void thread_ap_CS_fsm_state9();
    void thread_ap_done();
    void thread_ap_idle();
    void thread_ap_ready();
    void thread_grp_fu_305_p0();
    void thread_grp_fu_305_p1();
    void thread_grp_pad_3_51_0_9_fu_297_ap_start();
    void thread_i1_fu_479_p2();
    void thread_i_3_fu_604_p2();
    void thread_i_fu_330_p2();
    void thread_icmp_ln31_fu_324_p2();
    void thread_icmp_ln34_fu_362_p2();
    void thread_icmp_ln36_fu_394_p2();
    void thread_icmp_ln39_fu_412_p2();
    void thread_icmp_ln41_fu_473_p2();
    void thread_icmp_ln44_fu_546_p2();
    void thread_icmp_ln55_fu_598_p2();
    void thread_icmp_ln57_fu_615_p2();
    void thread_icmp_ln60_fu_647_p2();
    void thread_input_after_padding_address0();
    void thread_input_after_padding_ce0();
    void thread_input_after_padding_we0();
    void thread_input_r_address0();
    void thread_input_r_ce0();
    void thread_j1_fu_552_p2();
    void thread_j_fu_418_p2();
    void thread_layerconv1_0_bias_address0();
    void thread_layerconv1_0_bias_ce0();
    void thread_layerconv1_0_weight_address0();
    void thread_layerconv1_0_weight_ce0();
    void thread_mul_ln47_fu_505_p1();
    void thread_mul_ln47_fu_505_p10();
    void thread_mul_ln47_fu_505_p2();
    void thread_mul_ln51_fu_388_p0();
    void thread_mul_ln51_fu_388_p00();
    void thread_mul_ln51_fu_388_p2();
    void thread_mul_ln63_fu_641_p0();
    void thread_mul_ln63_fu_641_p00();
    void thread_mul_ln63_fu_641_p2();
    void thread_output_r_address0();
    void thread_output_r_ce0();
    void thread_output_r_d0();
    void thread_output_r_we0();
    void thread_p_shl2_cast_fu_528_p3();
    void thread_sext_ln47_4_fu_433_p1();
    void thread_sext_ln47_5_fu_445_p1();
    void thread_sext_ln47_fu_358_p1();
    void thread_sub_ln47_5_fu_449_p2();
    void thread_sub_ln47_6_fu_536_p2();
    void thread_sub_ln47_fu_352_p2();
    void thread_tmp_3_fu_437_p3();
    void thread_tmp_s_fu_340_p3();
    void thread_trunc_ln47_3_fu_524_p1();
    void thread_trunc_ln47_fu_520_p1();
    void thread_x_3_fu_621_p2();
    void thread_x_fu_368_p2();
    void thread_y_3_fu_400_p2();
    void thread_y_fu_653_p2();
    void thread_zext_ln41_fu_469_p1();
    void thread_zext_ln44_fu_542_p1();
    void thread_zext_ln47_11_fu_348_p1();
    void thread_zext_ln47_12_fu_424_p1();
    void thread_zext_ln47_13_fu_491_p1();
    void thread_zext_ln47_15_fu_564_p1();
    void thread_zext_ln47_16_fu_573_p1();
    void thread_zext_ln47_17_fu_578_p1();
    void thread_zext_ln47_18_fu_587_p1();
    void thread_zext_ln47_8_fu_511_p1();
    void thread_zext_ln47_fu_336_p1();
    void thread_zext_ln51_5_fu_455_p1();
    void thread_zext_ln51_6_fu_464_p1();
    void thread_zext_ln51_fu_374_p1();
    void thread_zext_ln63_5_fu_627_p1();
    void thread_zext_ln63_7_fu_659_p1();
    void thread_zext_ln63_8_fu_668_p1();
    void thread_zext_ln63_fu_610_p1();
    void thread_ap_NS_fsm();
};

}

using namespace ap_rtl;

#endif
