<!DOCTYPE HTML PUBLIC "-//W3C//DTD HTML 4.0 Transitional//EN">
<html>
<head>
    <meta http-equiv="Content-Type" content="text/html;charset=UTF-8">
    <title>Nut/OS API</title>
    <link href="nut_en.css" rel="stylesheet" type="text/css">
    <link href="nut_entabs.css" rel="stylesheet" type="text/css">
</head>
<body>
<!-- Generated by Doxygen 1.5.8 -->
  <div class="navpath"><a class="el" href="dir_81006e530ae69d901a01dddafc7fbce4.html">include</a>&nbsp;&raquo&nbsp;<a class="el" href="dir_29e0dcc87985a941e12843c236561edc.html">dev</a>
  </div>
<div class="contents">
<h1>npl.h File Reference</h1>Nut Programmable Logic Header File.  
<a href="#_details">More...</a>
<p>

<p>
<a href="npl_8h-source.html">Go to the source code of this file.</a><table border="0" cellpadding="0" cellspacing="0">
<tr><td></td></tr>
<tr><td colspan="2"><br><h2>Defines</h2></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_npl.html#gbdcfcf9afc968e859afd05e188a36e78">NPL_BASE</a>&nbsp;&nbsp;&nbsp;0xFF00</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">CPLD register base address.  <a href="group__xg_npl.html#gbdcfcf9afc968e859afd05e188a36e78"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_npl.html#ga7063aea1c0be330f0b7de130fb662cf">NPL_RSCR</a>&nbsp;&nbsp;&nbsp;_SFR_MEM8(NPL_BASE + 0x00)</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">RS232 command register.  <a href="group__xg_npl.html#ga7063aea1c0be330f0b7de130fb662cf"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_npl.html#gc3f6b1017d79acd7fdb5ab2b7091d2e8">NPL_RSFON</a>&nbsp;&nbsp;&nbsp;0x0001</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Force on.  <a href="group__xg_npl.html#gc3f6b1017d79acd7fdb5ab2b7091d2e8"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_npl.html#gd6b8c4880373bbef802d09135199d5a6">NPL_RSFOFF</a>&nbsp;&nbsp;&nbsp;0x0002</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Force off.  <a href="group__xg_npl.html#gd6b8c4880373bbef802d09135199d5a6"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_npl.html#gda0c683726e2a55cbcd9f81c88704729">NPL_RSDTR</a>&nbsp;&nbsp;&nbsp;0x0004</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">DTR handshake.  <a href="group__xg_npl.html#gda0c683726e2a55cbcd9f81c88704729"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_npl.html#g22da5e9d264887d728b8264671a61583">NPL_RSRTS</a>&nbsp;&nbsp;&nbsp;0x0008</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">RTS handshake.  <a href="group__xg_npl.html#g22da5e9d264887d728b8264671a61583"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_npl.html#g5fb62e55a870464ec0309f1a2c19f7e3">NPL_RSUS0E</a>&nbsp;&nbsp;&nbsp;0x0020</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">USART0 select.  <a href="group__xg_npl.html#g5fb62e55a870464ec0309f1a2c19f7e3"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_npl.html#g00fe899b444495d73c058689cab7dd60">NPL_RSUS1E</a>&nbsp;&nbsp;&nbsp;0x0040</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">USART1 select.  <a href="group__xg_npl.html#g00fe899b444495d73c058689cab7dd60"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_npl.html#gd60f77a09a87170e23cfba55c5d6fb4f">NPL_RSUS1P</a>&nbsp;&nbsp;&nbsp;0x0080</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">USART1 primary.  <a href="group__xg_npl.html#gd60f77a09a87170e23cfba55c5d6fb4f"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_npl.html#g0389252d4ce333f4857605eb1e799812">NPL_IMR</a>&nbsp;&nbsp;&nbsp;_SFR_MEM16(NPL_BASE + 0x04)</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Interrupt mask register.  <a href="group__xg_npl.html#g0389252d4ce333f4857605eb1e799812"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_npl.html#g566f071a5f0d6831b79f4e692c6c7586">NPL_SLR</a>&nbsp;&nbsp;&nbsp;_SFR_MEM16(NPL_BASE + 0x0C)</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Signal latch register.  <a href="group__xg_npl.html#g566f071a5f0d6831b79f4e692c6c7586"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_npl.html#gd726bf8896b89e345ed358617fc4048e">NPL_SCR</a>&nbsp;&nbsp;&nbsp;_SFR_MEM16(NPL_BASE + 0x10)</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Signal clear register.  <a href="group__xg_npl.html#gd726bf8896b89e345ed358617fc4048e"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_npl.html#g04f78bc06cd0df51135db7f2c15e4ba4">NPL_RSCTS</a>&nbsp;&nbsp;&nbsp;0x0001</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">RS232 CTS interrupt.  <a href="group__xg_npl.html#g04f78bc06cd0df51135db7f2c15e4ba4"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_npl.html#g2cf8d1f7ca0a66047708bc0d0c8f9a9e">NPL_RSDSR</a>&nbsp;&nbsp;&nbsp;0x0002</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">RS232 DSR interrupt.  <a href="group__xg_npl.html#g2cf8d1f7ca0a66047708bc0d0c8f9a9e"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_npl.html#gc2692ef772e41fb5c7e619a37fbb1ab5">NPL_RSDCD</a>&nbsp;&nbsp;&nbsp;0x0004</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">RS232 DCD interrupt.  <a href="group__xg_npl.html#gc2692ef772e41fb5c7e619a37fbb1ab5"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_npl.html#g70e61dbba08afef1b7f1ab945bbc46e5">NPL_RSRI</a>&nbsp;&nbsp;&nbsp;0x0008</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">RS232 RI interrupt.  <a href="group__xg_npl.html#g70e61dbba08afef1b7f1ab945bbc46e5"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_npl.html#gacc04d96207d25f5e164e7fe933752e6">NPL_RTCALARM</a>&nbsp;&nbsp;&nbsp;0x0010</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">RTC alarm interrupt.  <a href="group__xg_npl.html#gacc04d96207d25f5e164e7fe933752e6"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_npl.html#gf49e81203a05083215d6d7e9d73b68f0">NPL_LANWAKEUP</a>&nbsp;&nbsp;&nbsp;0x0020</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">NIC wakeup interrupt.  <a href="group__xg_npl.html#gf49e81203a05083215d6d7e9d73b68f0"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_npl.html#g70ace8d16f422e9c21f212a0b705a1eb">NPL_FMBUSY</a>&nbsp;&nbsp;&nbsp;0x0040</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">FLASH ready interrupt.  <a href="group__xg_npl.html#g70ace8d16f422e9c21f212a0b705a1eb"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_npl.html#g85fc12479e988fe426dc2e7fb0f21d6e">NPL_MMCREADY</a>&nbsp;&nbsp;&nbsp;0x0080</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">MMC shift register ready.  <a href="group__xg_npl.html#g85fc12479e988fe426dc2e7fb0f21d6e"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_npl.html#g37b4132181ba23605f04da05b314b7e2">NPL_RSINVAL</a>&nbsp;&nbsp;&nbsp;0x0100</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">RS232 invalid interrupt.  <a href="group__xg_npl.html#g37b4132181ba23605f04da05b314b7e2"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_npl.html#g456b0a01b9355a5cb1b51e3dc4dc71ab">NPL_NRSINVAL</a>&nbsp;&nbsp;&nbsp;0x0200</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">RS232 valid interrupt.  <a href="group__xg_npl.html#g456b0a01b9355a5cb1b51e3dc4dc71ab"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_npl.html#ga699b5bd77d17a73d2b5d122ab7cfe6f">NPL_MMCD</a>&nbsp;&nbsp;&nbsp;0x0400</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">MMC insert interrupt.  <a href="group__xg_npl.html#ga699b5bd77d17a73d2b5d122ab7cfe6f"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_npl.html#gaf57f8b7c2a43f583f10f7c6a7a386a8">NPL_NMMCD</a>&nbsp;&nbsp;&nbsp;0x0800</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">MMC remove interrupt.  <a href="group__xg_npl.html#gaf57f8b7c2a43f583f10f7c6a7a386a8"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_npl.html#g6671e440b860578a8ab988624621ac8f">NPL_MMCDR</a>&nbsp;&nbsp;&nbsp;_SFR_MEM8(NPL_BASE + 0x14)</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">MMC data register.  <a href="group__xg_npl.html#g6671e440b860578a8ab988624621ac8f"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_npl.html#g0202109e48bb00054dde6e583f21028c">NPL_XER</a>&nbsp;&nbsp;&nbsp;_SFR_MEM8(NPL_BASE + 0x18)</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">External enable register.  <a href="group__xg_npl.html#g0202109e48bb00054dde6e583f21028c"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_npl.html#gec8452251c8ff84ad283f384f50e16ca">NPL_MMCS</a>&nbsp;&nbsp;&nbsp;0x0001</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">MMC select.  <a href="group__xg_npl.html#gec8452251c8ff84ad283f384f50e16ca"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_npl.html#g24e0faea40a21326930ebad4718eb35d">NPL_PANCS</a>&nbsp;&nbsp;&nbsp;0x0002</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Panel select.  <a href="group__xg_npl.html#g24e0faea40a21326930ebad4718eb35d"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_npl.html#gbc4f47e4033345e916c999d14be6c5f1">NPL_USRLED</a>&nbsp;&nbsp;&nbsp;0x0004</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">User LED.  <a href="group__xg_npl.html#gbc4f47e4033345e916c999d14be6c5f1"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_npl.html#gcd31d75d66be8e8da57bcf51eaa07c1c">NPL_NPCS0</a>&nbsp;&nbsp;&nbsp;0x0008</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">DataFlash CS.  <a href="group__xg_npl.html#gcd31d75d66be8e8da57bcf51eaa07c1c"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_npl.html#g538574f4cc128cb4c720f41362d3c695">NPL_VIDR</a>&nbsp;&nbsp;&nbsp;_SFR_MEM8(NPL_BASE + 0x1C)</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Version identifier register.  <a href="group__xg_npl.html#g538574f4cc128cb4c720f41362d3c695"></a><br></td></tr>
<tr><td colspan="2"><br><h2>Functions</h2></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">int&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_npl.html#gb3fbaa01c9509972943ace618852ddee">NplRegisterIrqHandler</a> (<a class="el" href="struct_i_r_q___h_a_n_d_l_e_r.html">IRQ_HANDLER</a> *irq, void(*handler)(void *), void *arg)</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Register an NPL interrupt handler.  <a href="group__xg_npl.html#gb3fbaa01c9509972943ace618852ddee"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">int&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_npl.html#ge7810f775995e70109955c0cb7780def">NplIrqEnable</a> (<a class="el" href="struct_i_r_q___h_a_n_d_l_e_r.html">IRQ_HANDLER</a> *irq)</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Enable a specified NPL interrupt.  <a href="group__xg_npl.html#ge7810f775995e70109955c0cb7780def"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">int&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_npl.html#gebc89762fbab5729bde9c6d5b8a84eb3">NplIrqDisable</a> (<a class="el" href="struct_i_r_q___h_a_n_d_l_e_r.html">IRQ_HANDLER</a> *irq)</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Disable a specified NPL interrupt.  <a href="group__xg_npl.html#gebc89762fbab5729bde9c6d5b8a84eb3"></a><br></td></tr>
<tr><td colspan="2"><br><h2>Variables</h2></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top"><a class="el" href="struct_i_r_q___h_a_n_d_l_e_r.html">IRQ_HANDLER</a>&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_npl.html#g16013ec7d4afdf4ea4591e83fff9f401">sig_RSCTS</a></td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">RS232 CTS interrupt handler info.  <a href="group__xg_npl.html#g16013ec7d4afdf4ea4591e83fff9f401"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top"><a class="el" href="struct_i_r_q___h_a_n_d_l_e_r.html">IRQ_HANDLER</a>&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_npl.html#g4d14f7491ab614c59de3ec3cb346f8b5">sig_RSDSR</a></td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">RS232 DSR interrupt handler info.  <a href="group__xg_npl.html#g4d14f7491ab614c59de3ec3cb346f8b5"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top"><a class="el" href="struct_i_r_q___h_a_n_d_l_e_r.html">IRQ_HANDLER</a>&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_npl.html#g2bd26de0ea2a7902fd289d9726bf5311">sig_RSDCD</a></td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">RS232 DCD interrupt handler info.  <a href="group__xg_npl.html#g2bd26de0ea2a7902fd289d9726bf5311"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top"><a class="el" href="struct_i_r_q___h_a_n_d_l_e_r.html">IRQ_HANDLER</a>&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_npl.html#gdcef8c86164625de02732e81c0cc4ec3">sig_RSRI</a></td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">RS232 RI interrupt handler info.  <a href="group__xg_npl.html#gdcef8c86164625de02732e81c0cc4ec3"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top"><a class="el" href="struct_i_r_q___h_a_n_d_l_e_r.html">IRQ_HANDLER</a>&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_npl.html#g54bc10aeeeed72b6c5abdd0e8cdd68f6">sig_RTCALARM</a></td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">RTC alarm interrupt handler info.  <a href="group__xg_npl.html#g54bc10aeeeed72b6c5abdd0e8cdd68f6"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top"><a class="el" href="struct_i_r_q___h_a_n_d_l_e_r.html">IRQ_HANDLER</a>&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_npl.html#g1c2215094e80044e8c2ceb4fdba38d0f">sig_LANWAKEUP</a></td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">LAN wakeup interrupt handler info.  <a href="group__xg_npl.html#g1c2215094e80044e8c2ceb4fdba38d0f"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top"><a class="el" href="struct_i_r_q___h_a_n_d_l_e_r.html">IRQ_HANDLER</a>&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_npl.html#g3c39f05048c5845e04aa0eae629180bc">sig_FMBUSY</a></td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Flash memory busy interrupt handler info.  <a href="group__xg_npl.html#g3c39f05048c5845e04aa0eae629180bc"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top"><a class="el" href="struct_i_r_q___h_a_n_d_l_e_r.html">IRQ_HANDLER</a>&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_npl.html#g1c3694a55ae61033a2885e9e3cd056f5">sig_RSINVAL</a></td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">RS232 signal invalid interrupt handler info.  <a href="group__xg_npl.html#g1c3694a55ae61033a2885e9e3cd056f5"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top"><a class="el" href="struct_i_r_q___h_a_n_d_l_e_r.html">IRQ_HANDLER</a>&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_npl.html#g857bfdf874c9b47c3bcd1b6f252304bc">sig_NRSINVAL</a></td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">RS232 signal valid interrupt handler info.  <a href="group__xg_npl.html#g857bfdf874c9b47c3bcd1b6f252304bc"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top"><a class="el" href="struct_i_r_q___h_a_n_d_l_e_r.html">IRQ_HANDLER</a>&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_npl.html#g4306a90a8b4504d536047a2dfe2e36ea">sig_MMCD</a></td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Multimedia card insertion interrupt handler info.  <a href="group__xg_npl.html#g4306a90a8b4504d536047a2dfe2e36ea"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top"><a class="el" href="struct_i_r_q___h_a_n_d_l_e_r.html">IRQ_HANDLER</a>&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_npl.html#g027f8f138eb3aadd5e0e73f7ccc3d8d0">sig_NMMCD</a></td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Multimedia card removal interrupt handler info.  <a href="group__xg_npl.html#g027f8f138eb3aadd5e0e73f7ccc3d8d0"></a><br></td></tr>
</table>
<hr><a name="_details"></a><h2>Detailed Description</h2>
Nut Programmable Logic Header File. 
<p>
<div class="fragment"><pre class="fragment">
 *
 * $Log$
 * Revision 1.2  2006/05/25 09:38:40  haraldkipp
 * Use the AVR way of defining memory mapped I/O.
 *
 * Revision 1.1  2006/01/05 16:32:16  haraldkipp
 * First check-in.
 *
 *
 * </pre></div> 
<p>Definition in file <a class="el" href="npl_8h-source.html">npl.h</a>.</p>
</div>
<hr>
<address>
  <small>
    &copy;&nbsp;2000-2007 by egnite Software GmbH - 
    visit <a href="http://www.ethernut.de/">http://www.ethernut.de/</a>
  </small>
</address>
</body>
</html>
