

================================================================
== Vivado HLS Report for 'pretest'
================================================================
* Date:           Tue Jun  4 11:20:04 2019

* Version:        2019.1 (Build 2552052 on Fri May 24 15:28:33 MDT 2019)
* Project:        mandelbrotHLS
* Solution:       AXI
* Product family: artix7
* Target device:  xc7a100t-csg324-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |   8.00|     6.204|        1.50|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |   11|   11|   11|   11|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+-----+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  | URAM|
+-----------------+---------+-------+--------+-------+-----+
|DSP              |        -|      -|       -|      -|    -|
|Expression       |        -|      -|       0|    621|    -|
|FIFO             |        -|      -|       -|      -|    -|
|Instance         |        -|      8|     456|    204|    -|
|Memory           |        -|      -|       -|      -|    -|
|Multiplexer      |        -|      -|       -|    410|    -|
|Register         |        -|      -|     366|      -|    -|
+-----------------+---------+-------+--------+-------+-----+
|Total            |        0|      8|     822|   1235|    0|
+-----------------+---------+-------+--------+-------+-----+
|Available        |      270|    240|  126800|  63400|    0|
+-----------------+---------+-------+--------+-------+-----+
|Utilization (%)  |        0|      3|   ~0   |      1|    0|
+-----------------+---------+-------+--------+-------+-----+

+ Detail: 
    * Instance: 
    +-------------------------+----------------------+---------+-------+-----+-----+-----+
    |         Instance        |        Module        | BRAM_18K| DSP48E|  FF | LUT | URAM|
    +-------------------------+----------------------+---------+-------+-----+-----+-----+
    |calc_mul_36s_36s_bkb_U1  |calc_mul_36s_36s_bkb  |        0|      4|  224|   84|    0|
    |calc_mul_37s_36s_cud_U2  |calc_mul_37s_36s_cud  |        0|      4|  232|  120|    0|
    +-------------------------+----------------------+---------+-------+-----+-----+-----+
    |Total                    |                      |        0|      8|  456|  204|    0|
    +-------------------------+----------------------+---------+-------+-----+-----+-----+

    * DSP48E: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +------------------------------+----------+-------+---+----+------------+------------+
    |         Variable Name        | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +------------------------------+----------+-------+---+----+------------+------------+
    |grp_fu_106_p2                 |     +    |      0|  0|  79|          72|          72|
    |grp_fu_92_p2                  |     +    |      0|  0|  79|          72|          72|
    |ret_V_5_fu_375_p2             |     +    |      0|  0|  44|          32|          37|
    |ret_V_7_fu_174_p2             |     +    |      0|  0|  44|          33|          37|
    |and_ln412_1_fu_652_p2         |    and   |      0|  0|   2|           1|           1|
    |and_ln412_fu_365_p2           |    and   |      0|  0|   2|           1|           1|
    |and_ln779_1_fu_709_p2         |    and   |      0|  0|   2|           1|           1|
    |and_ln779_fu_442_p2           |    and   |      0|  0|   2|           1|           1|
    |and_ln781_1_fu_721_p2         |    and   |      0|  0|   2|           1|           1|
    |and_ln781_fu_453_p2           |    and   |      0|  0|   2|           1|           1|
    |and_ln786_3_fu_731_p2         |    and   |      0|  0|   2|           1|           1|
    |and_ln786_5_fu_225_p2         |    and   |      0|  0|   2|           1|           1|
    |and_ln786_fu_479_p2           |    and   |      0|  0|   2|           1|           1|
    |carry_1_fu_395_p2             |    and   |      0|  0|   2|           1|           1|
    |carry_3_fu_682_p2             |    and   |      0|  0|   2|           1|           1|
    |overflow_1_fu_775_p2          |    and   |      0|  0|   2|           1|           1|
    |overflow_2_fu_219_p2          |    and   |      0|  0|   2|           1|           1|
    |overflow_fu_473_p2            |    and   |      0|  0|   2|           1|           1|
    |underflow_1_fu_126_p2         |    and   |      0|  0|   2|           1|           1|
    |underflow_2_fu_749_p2         |    and   |      0|  0|   2|           1|           1|
    |underflow_3_fu_235_p2         |    and   |      0|  0|   2|           1|           1|
    |underflow_fu_496_p2           |    and   |      0|  0|   2|           1|           1|
    |Range1_all_ones_2_fu_584_p2   |   icmp   |      0|  0|   9|           4|           2|
    |Range1_all_ones_fu_409_p2     |   icmp   |      0|  0|   9|           4|           2|
    |Range1_all_zeros_1_fu_606_p2  |   icmp   |      0|  0|   9|           4|           1|
    |Range1_all_zeros_fu_419_p2    |   icmp   |      0|  0|   9|           4|           1|
    |Range2_all_ones_1_fu_600_p2   |   icmp   |      0|  0|   9|           3|           2|
    |Range2_all_ones_fu_414_p2     |   icmp   |      0|  0|   9|           3|           2|
    |grp_fu_569_p2                 |   icmp   |      0|  0|  18|          31|           1|
    |grp_fu_851_p2                 |   icmp   |      0|  0|  50|          73|          73|
    |ap_return                     |    or    |      0|  0|   2|           1|           1|
    |or_ln340_1_fu_513_p2          |    or    |      0|  0|   2|           1|           1|
    |or_ln340_2_fu_507_p2          |    or    |      0|  0|   2|           1|           1|
    |or_ln340_3_fu_144_p2          |    or    |      0|  0|   2|           1|           1|
    |or_ln340_4_fu_780_p2          |    or    |      0|  0|   2|           1|           1|
    |or_ln340_5_fu_785_p2          |    or    |      0|  0|   2|           1|           1|
    |or_ln340_6_fu_789_p2          |    or    |      0|  0|   2|           1|           1|
    |or_ln340_7_fu_240_p2          |    or    |      0|  0|   2|           1|           1|
    |or_ln340_8_fu_246_p2          |    or    |      0|  0|   2|           1|           1|
    |or_ln340_fu_501_p2            |    or    |      0|  0|   2|           1|           1|
    |or_ln785_1_fu_770_p2          |    or    |      0|  0|   2|           1|           1|
    |or_ln785_2_fu_210_p2          |    or    |      0|  0|   2|           1|           1|
    |or_ln785_fu_463_p2            |    or    |      0|  0|   2|           1|           1|
    |or_ln786_1_fu_737_p2          |    or    |      0|  0|   2|           1|           1|
    |or_ln786_fu_484_p2            |    or    |      0|  0|   2|           1|           1|
    |r_3_fu_640_p2                 |    or    |      0|  0|   2|           1|           1|
    |r_fu_352_p2                   |    or    |      0|  0|   2|           1|           1|
    |deleted_ones_2_fu_252_p3      |  select  |      0|  0|   2|           1|           1|
    |deleted_ones_fu_447_p3        |  select  |      0|  0|   2|           1|           1|
    |deleted_zeros_1_fu_759_p3     |  select  |      0|  0|   2|           1|           1|
    |deleted_zeros_fu_424_p3       |  select  |      0|  0|   2|           1|           1|
    |grp_fu_150_p3                 |  select  |      0|  0|  36|           1|          35|
    |grp_fu_158_p3                 |  select  |      0|  0|  37|           1|          37|
    |grp_fu_533_p3                 |  select  |      0|  0|  36|           1|          36|
    |p_Val2_12_fu_807_p3           |  select  |      0|  0|  36|           1|          36|
    |grp_fu_703_p2                 |    xor   |      0|  0|   2|           1|           2|
    |xor_ln1497_fu_856_p2          |    xor   |      0|  0|   2|           1|           2|
    |xor_ln340_1_fu_138_p2         |    xor   |      0|  0|   2|           1|           2|
    |xor_ln340_fu_132_p2           |    xor   |      0|  0|   2|           1|           1|
    |xor_ln779_1_fu_676_p2         |    xor   |      0|  0|   2|           1|           2|
    |xor_ln779_fu_436_p2           |    xor   |      0|  0|   2|           1|           2|
    |xor_ln785_1_fu_468_p2         |    xor   |      0|  0|   2|           1|           2|
    |xor_ln785_2_fu_764_p2         |    xor   |      0|  0|   2|           1|           2|
    |xor_ln785_3_fu_726_p2         |    xor   |      0|  0|   2|           1|           2|
    |xor_ln785_4_fu_214_p2         |    xor   |      0|  0|   2|           1|           2|
    |xor_ln785_fu_457_p2           |    xor   |      0|  0|   2|           1|           2|
    |xor_ln786_1_fu_120_p2         |    xor   |      0|  0|   2|           1|           2|
    |xor_ln786_2_fu_743_p2         |    xor   |      0|  0|   2|           1|           2|
    |xor_ln786_3_fu_229_p2         |    xor   |      0|  0|   2|           2|           1|
    |xor_ln786_fu_490_p2           |    xor   |      0|  0|   2|           1|           2|
    +------------------------------+----------+-------+---+----+------------+------------+
    |Total                         |          |      0|  0| 621|         394|         513|
    +------------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +---------------+----+-----------+-----+-----------+
    |      Name     | LUT| Input Size| Bits| Total Bits|
    +---------------+----+-----------+-----+-----------+
    |ap_NS_fsm      |  56|         13|    1|         13|
    |grp_fu_106_p0  |  15|          3|   72|        216|
    |grp_fu_106_p1  |  15|          3|   72|        216|
    |grp_fu_150_p0  |  27|          5|    1|          5|
    |grp_fu_150_p2  |  15|          3|   36|        108|
    |grp_fu_158_p0  |  27|          5|    1|          5|
    |grp_fu_158_p2  |  15|          3|   36|        108|
    |grp_fu_309_p0  |  15|          3|   37|        111|
    |grp_fu_309_p1  |  15|          3|   36|        108|
    |grp_fu_533_p0  |  21|          4|    1|          4|
    |grp_fu_82_p0   |  15|          3|   36|        108|
    |grp_fu_82_p1   |  15|          3|   36|        108|
    |grp_fu_851_p0  |  15|          3|   73|        219|
    |grp_fu_851_p1  |  15|          3|   73|        219|
    |grp_fu_92_p0   |  33|          6|   72|        432|
    |grp_fu_92_p1   |  33|          6|   72|        432|
    |reg_908        |  33|          6|   73|        438|
    |reg_917        |  21|          4|   73|        292|
    |reg_982        |   9|          2|   72|        144|
    +---------------+----+-----------+-----+-----------+
    |Total          | 410|         81|  873|       3286|
    +---------------+----+-----------+-----+-----------+

    * Register: 
    +-----------------------------+----+----+-----+-----------+
    |             Name            | FF | LUT| Bits| Const Bits|
    +-----------------------------+----+----+-----+-----------+
    |Range1_all_ones_2_reg_1028   |   1|   0|    1|          0|
    |Range1_all_ones_reg_970      |   1|   0|    1|          0|
    |Range1_all_zeros_1_reg_1045  |   1|   0|    1|          0|
    |Range1_all_zeros_reg_987     |   1|   0|    1|          0|
    |Range2_all_ones_1_reg_1033   |   1|   0|    1|          0|
    |Range2_all_ones_reg_975      |   1|   0|    1|          0|
    |and_ln781_1_reg_1071         |   1|   0|    1|          0|
    |and_ln786_3_reg_1082         |   1|   0|    1|          0|
    |ap_CS_fsm                    |  12|   0|   12|          0|
    |carry_1_reg_964              |   1|   0|    1|          0|
    |carry_3_reg_1061             |   1|   0|    1|          0|
    |icmp_ln1497_1_reg_1088       |   1|   0|    1|          0|
    |p_Result_10_reg_897          |   1|   0|    1|          0|
    |p_Result_1_reg_903           |   4|   0|    4|          0|
    |p_Result_3_reg_957           |   1|   0|    1|          0|
    |p_Result_6_reg_1023          |   1|   0|    1|          0|
    |p_Result_8_reg_1056          |   1|   0|    1|          0|
    |p_Result_9_reg_867           |   1|   0|    1|          0|
    |p_Result_s_15_reg_939        |   3|   0|    3|          0|
    |p_Result_s_reg_923           |   1|   0|    1|          0|
    |p_Val2_13_reg_879            |  36|   0|   36|          0|
    |r_2_reg_1017                 |   1|   0|    1|          0|
    |reg_1113                     |  72|   0|   72|          0|
    |reg_908                      |  73|   0|   73|          0|
    |reg_917                      |  73|   0|   73|          0|
    |reg_982                      |  72|   0|   72|          0|
    |tmp_20_reg_891               |   1|   0|    1|          0|
    |underflow_2_reg_1077         |   1|   0|    1|          0|
    |xor_ln785_3_reg_1066         |   1|   0|    1|          0|
    +-----------------------------+----+----+-----+-----------+
    |Total                        | 366|   0|  366|          0|
    +-----------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-----------+-----+-----+------------+--------------+--------------+
| RTL Ports | Dir | Bits|  Protocol  | Source Object|    C Type    |
+-----------+-----+-----+------------+--------------+--------------+
|ap_clk     |  in |    1| ap_ctrl_hs |    pretest   | return value |
|ap_rst     |  in |    1| ap_ctrl_hs |    pretest   | return value |
|ap_start   |  in |    1| ap_ctrl_hs |    pretest   | return value |
|ap_done    | out |    1| ap_ctrl_hs |    pretest   | return value |
|ap_idle    | out |    1| ap_ctrl_hs |    pretest   | return value |
|ap_ready   | out |    1| ap_ctrl_hs |    pretest   | return value |
|ap_return  | out |    1| ap_ctrl_hs |    pretest   | return value |
|x_V        |  in |   36|   ap_none  |      x_V     |    scalar    |
|y_V        |  in |   36|   ap_none  |      y_V     |    scalar    |
+-----------+-----+-----+------------+--------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 12
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 5.69>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%y_V_read = call i36 @_ssdm_op_Read.ap_auto.i36(i36 %y_V)" [mandelbrotHLS/pretest.cpp:12]   --->   Operation 13 'read' 'y_V_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%x_V_read = call i36 @_ssdm_op_Read.ap_auto.i36(i36 %x_V)" [mandelbrotHLS/pretest.cpp:12]   --->   Operation 14 'read' 'x_V_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%r_V = sext i36 %y_V_read to i72" [mandelbrotHLS/pretest.cpp:12]   --->   Operation 15 'sext' 'r_V' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [3/3] (5.69ns)   --->   "%r_V_9 = mul nsw i72 %r_V, %r_V" [mandelbrotHLS/pretest.cpp:12]   --->   Operation 16 'mul' 'r_V_9' <Predicate = true> <Delay = 5.69> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 2> <II = 1> <Delay = 5.69> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%lhs_V = sext i36 %x_V_read to i37" [mandelbrotHLS/pretest.cpp:13]   --->   Operation 17 'sext' 'lhs_V' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (2.79ns)   --->   "%ret_V_5 = add nsw i37 -1073741824, %lhs_V" [mandelbrotHLS/pretest.cpp:13]   --->   Operation 18 'add' 'ret_V_5' <Predicate = true> <Delay = 2.79> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.81> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%p_Result_4 = call i1 @_ssdm_op_BitSelect.i1.i37.i32(i37 %ret_V_5, i32 36)" [mandelbrotHLS/pretest.cpp:13]   --->   Operation 19 'bitselect' 'p_Result_4' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (2.79ns)   --->   "%x_1_V = add i36 -1073741824, %x_V_read" [mandelbrotHLS/pretest.cpp:13]   --->   Operation 20 'add' 'x_1_V' <Predicate = true> <Delay = 2.79> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.81> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%p_Result_5 = call i1 @_ssdm_op_BitSelect.i1.i36.i32(i36 %x_1_V, i32 35)" [mandelbrotHLS/pretest.cpp:13]   --->   Operation 21 'bitselect' 'p_Result_5' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns) (grouped into LUT with out node select_ln388_1)   --->   "%xor_ln786_1 = xor i1 %p_Result_5, true" [mandelbrotHLS/pretest.cpp:13]   --->   Operation 22 'xor' 'xor_ln786_1' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 23 [1/1] (0.00ns) (grouped into LUT with out node select_ln388_1)   --->   "%underflow_1 = and i1 %p_Result_4, %xor_ln786_1" [mandelbrotHLS/pretest.cpp:13]   --->   Operation 23 'and' 'underflow_1' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 24 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_13)   --->   "%xor_ln340 = xor i1 %p_Result_4, %p_Result_5" [mandelbrotHLS/pretest.cpp:13]   --->   Operation 24 'xor' 'xor_ln340' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 25 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_13)   --->   "%xor_ln340_1 = xor i1 %p_Result_4, true" [mandelbrotHLS/pretest.cpp:13]   --->   Operation 25 'xor' 'xor_ln340_1' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 26 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_13)   --->   "%or_ln340_3 = or i1 %p_Result_5, %xor_ln340_1" [mandelbrotHLS/pretest.cpp:13]   --->   Operation 26 'or' 'or_ln340_3' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 27 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_13)   --->   "%select_ln340_1 = select i1 %xor_ln340, i36 34359738367, i36 %x_1_V" [mandelbrotHLS/pretest.cpp:13]   --->   Operation 27 'select' 'select_ln340_1' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.93> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 28 [1/1] (0.97ns) (out node of the LUT)   --->   "%select_ln388_1 = select i1 %underflow_1, i36 -34359738368, i36 %x_1_V" [mandelbrotHLS/pretest.cpp:13]   --->   Operation 28 'select' 'select_ln388_1' <Predicate = true> <Delay = 0.97> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.93> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 29 [1/1] (0.97ns) (out node of the LUT)   --->   "%p_Val2_13 = select i1 %or_ln340_3, i36 %select_ln340_1, i36 %select_ln388_1" [mandelbrotHLS/pretest.cpp:13]   --->   Operation 29 'select' 'p_Val2_13' <Predicate = true> <Delay = 0.97> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.93> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 30 [1/1] (2.79ns)   --->   "%ret_V_7 = add i37 4294967296, %lhs_V" [mandelbrotHLS/pretest.cpp:15]   --->   Operation 30 'add' 'ret_V_7' <Predicate = true> <Delay = 2.79> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.81> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%p_Result_9 = call i1 @_ssdm_op_BitSelect.i1.i37.i32(i37 %ret_V_7, i32 36)" [mandelbrotHLS/pretest.cpp:15]   --->   Operation 31 'bitselect' 'p_Result_9' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 32 [1/1] (2.79ns)   --->   "%xp1_V = add i36 4294967296, %x_V_read" [mandelbrotHLS/pretest.cpp:15]   --->   Operation 32 'add' 'xp1_V' <Predicate = true> <Delay = 2.79> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.81> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "%p_Result_10 = call i1 @_ssdm_op_BitSelect.i1.i36.i32(i36 %xp1_V, i32 35)" [mandelbrotHLS/pretest.cpp:15]   --->   Operation 33 'bitselect' 'p_Result_10' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 34 [1/1] (0.00ns)   --->   "%tmp_20 = call i1 @_ssdm_op_BitSelect.i1.i37.i32(i37 %ret_V_7, i32 36)" [mandelbrotHLS/pretest.cpp:15]   --->   Operation 34 'bitselect' 'tmp_20' <Predicate = true> <Delay = 0.00>

State 2 <SV = 1> <Delay = 5.69>
ST_2 : Operation 35 [2/3] (5.69ns)   --->   "%r_V_9 = mul nsw i72 %r_V, %r_V" [mandelbrotHLS/pretest.cpp:12]   --->   Operation 35 'mul' 'r_V_9' <Predicate = true> <Delay = 5.69> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 2> <II = 1> <Delay = 5.69> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 36 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_3)   --->   "%or_ln785_2 = or i1 %p_Result_10, %tmp_20" [mandelbrotHLS/pretest.cpp:15]   --->   Operation 36 'or' 'or_ln785_2' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 37 [1/1] (0.97ns)   --->   "%xor_ln785_4 = xor i1 %p_Result_9, true" [mandelbrotHLS/pretest.cpp:15]   --->   Operation 37 'xor' 'xor_ln785_4' <Predicate = true> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 38 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_3)   --->   "%overflow_2 = and i1 %or_ln785_2, %xor_ln785_4" [mandelbrotHLS/pretest.cpp:15]   --->   Operation 38 'and' 'overflow_2' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 39 [1/1] (0.97ns)   --->   "%and_ln786_5 = and i1 %tmp_20, %p_Result_10" [mandelbrotHLS/pretest.cpp:15]   --->   Operation 39 'and' 'and_ln786_5' <Predicate = true> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 40 [1/1] (0.00ns) (grouped into LUT with out node underflow_3)   --->   "%xor_ln786_3 = xor i1 %and_ln786_5, true" [mandelbrotHLS/pretest.cpp:15]   --->   Operation 40 'xor' 'xor_ln786_3' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 41 [1/1] (0.97ns) (out node of the LUT)   --->   "%underflow_3 = and i1 %p_Result_9, %xor_ln786_3" [mandelbrotHLS/pretest.cpp:15]   --->   Operation 41 'and' 'underflow_3' <Predicate = true> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 42 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_3)   --->   "%or_ln340_7 = or i1 %underflow_3, %overflow_2" [mandelbrotHLS/pretest.cpp:15]   --->   Operation 42 'or' 'or_ln340_7' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 43 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_7)   --->   "%or_ln340_8 = or i1 %and_ln786_5, %xor_ln785_4" [mandelbrotHLS/pretest.cpp:15]   --->   Operation 43 'or' 'or_ln340_8' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 44 [1/1] (0.97ns) (out node of the LUT)   --->   "%select_ln340_3 = select i1 %or_ln340_7, i36 34359738367, i36 %xp1_V" [mandelbrotHLS/pretest.cpp:15]   --->   Operation 44 'select' 'select_ln340_3' <Predicate = true> <Delay = 0.97> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.93> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 45 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_7)   --->   "%select_ln388_3 = select i1 %underflow_3, i36 -34359738368, i36 %xp1_V" [mandelbrotHLS/pretest.cpp:15]   --->   Operation 45 'select' 'select_ln388_3' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.93> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 46 [1/1] (0.97ns) (out node of the LUT)   --->   "%select_ln340_7 = select i1 %or_ln340_8, i36 %select_ln340_3, i36 %select_ln388_3" [mandelbrotHLS/pretest.cpp:15]   --->   Operation 46 'select' 'select_ln340_7' <Predicate = true> <Delay = 0.97> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.93> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 3 <SV = 2> <Delay = 5.69>
ST_3 : Operation 47 [1/3] (5.69ns)   --->   "%r_V_9 = mul nsw i72 %r_V, %r_V" [mandelbrotHLS/pretest.cpp:12]   --->   Operation 47 'mul' 'r_V_9' <Predicate = true> <Delay = 5.69> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 2> <II = 1> <Delay = 5.69> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 48 [1/1] (0.00ns)   --->   "%p_Result_s = call i1 @_ssdm_op_BitSelect.i1.i72.i32(i72 %r_V_9, i32 71)" [mandelbrotHLS/pretest.cpp:12]   --->   Operation 48 'bitselect' 'p_Result_s' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 49 [1/1] (0.00ns)   --->   "%trunc_ln718 = trunc i72 %r_V_9 to i31" [mandelbrotHLS/pretest.cpp:12]   --->   Operation 49 'trunc' 'trunc_ln718' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 50 [1/1] (0.00ns)   --->   "%p_Result_s_15 = call i3 @_ssdm_op_PartSelect.i3.i72.i32.i32(i72 %r_V_9, i32 69, i32 71)" [mandelbrotHLS/pretest.cpp:12]   --->   Operation 50 'partselect' 'p_Result_s_15' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 51 [1/1] (0.00ns)   --->   "%p_Result_1 = call i4 @_ssdm_op_PartSelect.i4.i72.i32.i32(i72 %r_V_9, i32 68, i32 71)" [mandelbrotHLS/pretest.cpp:12]   --->   Operation 51 'partselect' 'p_Result_1' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 52 [1/1] (0.00ns)   --->   "%r_V_2 = sext i36 %p_Val2_13 to i72" [mandelbrotHLS/pretest.cpp:14]   --->   Operation 52 'sext' 'r_V_2' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 53 [3/3] (5.69ns)   --->   "%r_V_10 = mul nsw i72 %r_V_2, %r_V_2" [mandelbrotHLS/pretest.cpp:14]   --->   Operation 53 'mul' 'r_V_10' <Predicate = true> <Delay = 5.69> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 2> <II = 1> <Delay = 5.69> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 54 [1/1] (0.00ns)   --->   "%r_V_7 = sext i36 %select_ln340_7 to i72" [mandelbrotHLS/pretest.cpp:17]   --->   Operation 54 'sext' 'r_V_7' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 55 [3/3] (5.69ns)   --->   "%r_V_11 = mul nsw i72 %r_V_7, %r_V_7" [mandelbrotHLS/pretest.cpp:17]   --->   Operation 55 'mul' 'r_V_11' <Predicate = true> <Delay = 5.69> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 2> <II = 1> <Delay = 5.69> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 4 <SV = 3> <Delay = 6.20>
ST_4 : Operation 56 [1/1] (0.00ns) (grouped into LUT with out node y2_V_1)   --->   "%y2_V = call i36 @_ssdm_op_PartSelect.i36.i72.i32.i32(i72 %r_V_9, i32 32, i32 67)" [mandelbrotHLS/pretest.cpp:12]   --->   Operation 56 'partselect' 'y2_V' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 57 [1/1] (0.00ns) (grouped into LUT with out node y2_V_1)   --->   "%tmp_3 = call i1 @_ssdm_op_BitSelect.i1.i72.i32(i72 %r_V_9, i32 32)" [mandelbrotHLS/pretest.cpp:12]   --->   Operation 57 'bitselect' 'tmp_3' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 58 [1/1] (2.43ns)   --->   "%r_1 = icmp ne i31 %trunc_ln718, 0" [mandelbrotHLS/pretest.cpp:12]   --->   Operation 58 'icmp' 'r_1' <Predicate = true> <Delay = 2.43> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.92> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 59 [1/1] (0.00ns) (grouped into LUT with out node carry_1)   --->   "%p_Result_2 = call i1 @_ssdm_op_BitSelect.i1.i72.i32(i72 %r_V_9, i32 67)" [mandelbrotHLS/pretest.cpp:12]   --->   Operation 59 'bitselect' 'p_Result_2' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 60 [1/1] (0.00ns) (grouped into LUT with out node y2_V_1)   --->   "%r = or i1 %r_1, %tmp_3" [mandelbrotHLS/pretest.cpp:12]   --->   Operation 60 'or' 'r' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 61 [1/1] (0.00ns) (grouped into LUT with out node y2_V_1)   --->   "%tmp_5 = call i1 @_ssdm_op_BitSelect.i1.i72.i32(i72 %r_V_9, i32 31)" [mandelbrotHLS/pretest.cpp:12]   --->   Operation 61 'bitselect' 'tmp_5' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 62 [1/1] (0.00ns) (grouped into LUT with out node y2_V_1)   --->   "%and_ln412 = and i1 %tmp_5, %r" [mandelbrotHLS/pretest.cpp:12]   --->   Operation 62 'and' 'and_ln412' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 63 [1/1] (0.00ns) (grouped into LUT with out node y2_V_1)   --->   "%zext_ln415 = zext i1 %and_ln412 to i36" [mandelbrotHLS/pretest.cpp:12]   --->   Operation 63 'zext' 'zext_ln415' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 64 [1/1] (2.79ns) (out node of the LUT)   --->   "%y2_V_1 = add nsw i36 %y2_V, %zext_ln415" [mandelbrotHLS/pretest.cpp:12]   --->   Operation 64 'add' 'y2_V_1' <Predicate = true> <Delay = 2.79> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.81> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 65 [1/1] (0.00ns) (grouped into LUT with out node carry_1)   --->   "%tmp_6 = call i1 @_ssdm_op_BitSelect.i1.i36.i32(i36 %y2_V_1, i32 35)" [mandelbrotHLS/pretest.cpp:12]   --->   Operation 65 'bitselect' 'tmp_6' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 66 [1/1] (0.00ns) (grouped into LUT with out node carry_1)   --->   "%xor_ln416 = xor i1 %tmp_6, true" [mandelbrotHLS/pretest.cpp:12]   --->   Operation 66 'xor' 'xor_ln416' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 67 [1/1] (0.97ns) (out node of the LUT)   --->   "%carry_1 = and i1 %p_Result_2, %xor_ln416" [mandelbrotHLS/pretest.cpp:12]   --->   Operation 67 'and' 'carry_1' <Predicate = true> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 68 [1/1] (0.00ns)   --->   "%p_Result_3 = call i1 @_ssdm_op_BitSelect.i1.i36.i32(i36 %y2_V_1, i32 35)" [mandelbrotHLS/pretest.cpp:12]   --->   Operation 68 'bitselect' 'p_Result_3' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 69 [1/1] (1.18ns)   --->   "%Range2_all_ones = icmp eq i3 %p_Result_s_15, -1" [mandelbrotHLS/pretest.cpp:12]   --->   Operation 69 'icmp' 'Range2_all_ones' <Predicate = true> <Delay = 1.18> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.92> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 70 [1/1] (1.44ns)   --->   "%Range1_all_ones = icmp eq i4 %p_Result_1, -1" [mandelbrotHLS/pretest.cpp:12]   --->   Operation 70 'icmp' 'Range1_all_ones' <Predicate = true> <Delay = 1.44> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.92> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 71 [1/1] (1.44ns)   --->   "%Range1_all_zeros = icmp eq i4 %p_Result_1, 0" [mandelbrotHLS/pretest.cpp:12]   --->   Operation 71 'icmp' 'Range1_all_zeros' <Predicate = true> <Delay = 1.44> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.92> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 72 [2/3] (5.69ns)   --->   "%r_V_10 = mul nsw i72 %r_V_2, %r_V_2" [mandelbrotHLS/pretest.cpp:14]   --->   Operation 72 'mul' 'r_V_10' <Predicate = true> <Delay = 5.69> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 2> <II = 1> <Delay = 5.69> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 73 [2/3] (5.69ns)   --->   "%r_V_11 = mul nsw i72 %r_V_7, %r_V_7" [mandelbrotHLS/pretest.cpp:17]   --->   Operation 73 'mul' 'r_V_11' <Predicate = true> <Delay = 5.69> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 2> <II = 1> <Delay = 5.69> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 5 <SV = 4> <Delay = 5.69>
ST_5 : Operation 74 [1/1] (0.00ns) (grouped into LUT with out node or_ln340)   --->   "%deleted_zeros = select i1 %carry_1, i1 %Range1_all_ones, i1 %Range1_all_zeros" [mandelbrotHLS/pretest.cpp:12]   --->   Operation 74 'select' 'deleted_zeros' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.93> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 75 [1/1] (0.00ns) (grouped into LUT with out node and_ln786)   --->   "%tmp_8 = call i1 @_ssdm_op_BitSelect.i1.i72.i32(i72 %r_V_9, i32 68)" [mandelbrotHLS/pretest.cpp:12]   --->   Operation 75 'bitselect' 'tmp_8' <Predicate = (carry_1)> <Delay = 0.00>
ST_5 : Operation 76 [1/1] (0.00ns) (grouped into LUT with out node and_ln786)   --->   "%xor_ln779 = xor i1 %tmp_8, true" [mandelbrotHLS/pretest.cpp:12]   --->   Operation 76 'xor' 'xor_ln779' <Predicate = (carry_1)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 77 [1/1] (0.00ns) (grouped into LUT with out node and_ln786)   --->   "%and_ln779 = and i1 %Range2_all_ones, %xor_ln779" [mandelbrotHLS/pretest.cpp:12]   --->   Operation 77 'and' 'and_ln779' <Predicate = (carry_1)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 78 [1/1] (0.00ns) (grouped into LUT with out node and_ln786)   --->   "%deleted_ones = select i1 %carry_1, i1 %and_ln779, i1 %Range1_all_ones" [mandelbrotHLS/pretest.cpp:12]   --->   Operation 78 'select' 'deleted_ones' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.93> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 79 [1/1] (0.97ns)   --->   "%and_ln781 = and i1 %carry_1, %Range1_all_ones" [mandelbrotHLS/pretest.cpp:12]   --->   Operation 79 'and' 'and_ln781' <Predicate = true> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 80 [1/1] (0.00ns) (grouped into LUT with out node or_ln340)   --->   "%xor_ln785 = xor i1 %deleted_zeros, true" [mandelbrotHLS/pretest.cpp:12]   --->   Operation 80 'xor' 'xor_ln785' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 81 [1/1] (0.00ns) (grouped into LUT with out node or_ln340)   --->   "%or_ln785 = or i1 %p_Result_3, %xor_ln785" [mandelbrotHLS/pretest.cpp:12]   --->   Operation 81 'or' 'or_ln785' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 82 [1/1] (0.97ns)   --->   "%xor_ln785_1 = xor i1 %p_Result_s, true" [mandelbrotHLS/pretest.cpp:12]   --->   Operation 82 'xor' 'xor_ln785_1' <Predicate = true> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 83 [1/1] (0.00ns) (grouped into LUT with out node or_ln340)   --->   "%overflow = and i1 %or_ln785, %xor_ln785_1" [mandelbrotHLS/pretest.cpp:12]   --->   Operation 83 'and' 'overflow' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 84 [1/1] (0.99ns) (out node of the LUT)   --->   "%and_ln786 = and i1 %p_Result_3, %deleted_ones" [mandelbrotHLS/pretest.cpp:12]   --->   Operation 84 'and' 'and_ln786' <Predicate = true> <Delay = 0.99> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 85 [1/1] (0.00ns) (grouped into LUT with out node underflow)   --->   "%or_ln786 = or i1 %and_ln781, %and_ln786" [mandelbrotHLS/pretest.cpp:12]   --->   Operation 85 'or' 'or_ln786' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 86 [1/1] (0.00ns) (grouped into LUT with out node underflow)   --->   "%xor_ln786 = xor i1 %or_ln786, true" [mandelbrotHLS/pretest.cpp:12]   --->   Operation 86 'xor' 'xor_ln786' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 87 [1/1] (0.97ns) (out node of the LUT)   --->   "%underflow = and i1 %p_Result_s, %xor_ln786" [mandelbrotHLS/pretest.cpp:12]   --->   Operation 87 'and' 'underflow' <Predicate = true> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 88 [1/1] (0.99ns) (out node of the LUT)   --->   "%or_ln340 = or i1 %underflow, %overflow" [mandelbrotHLS/pretest.cpp:12]   --->   Operation 88 'or' 'or_ln340' <Predicate = true> <Delay = 0.99> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 89 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_6)   --->   "%or_ln340_2 = or i1 %and_ln786, %xor_ln785_1" [mandelbrotHLS/pretest.cpp:12]   --->   Operation 89 'or' 'or_ln340_2' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 90 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_6)   --->   "%or_ln340_1 = or i1 %or_ln340_2, %and_ln781" [mandelbrotHLS/pretest.cpp:12]   --->   Operation 90 'or' 'or_ln340_1' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 91 [1/1] (0.93ns) (out node of the LUT)   --->   "%select_ln340 = select i1 %or_ln340, i36 34359738367, i36 %y2_V_1" [mandelbrotHLS/pretest.cpp:12]   --->   Operation 91 'select' 'select_ln340' <Predicate = true> <Delay = 0.93> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.93> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 92 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_6)   --->   "%select_ln388 = select i1 %underflow, i36 -34359738368, i36 %y2_V_1" [mandelbrotHLS/pretest.cpp:12]   --->   Operation 92 'select' 'select_ln388' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.93> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 93 [1/1] (0.97ns) (out node of the LUT)   --->   "%p_Val2_6 = select i1 %or_ln340_1, i36 %select_ln340, i36 %select_ln388" [mandelbrotHLS/pretest.cpp:12]   --->   Operation 93 'select' 'p_Val2_6' <Predicate = true> <Delay = 0.97> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.93> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 94 [1/3] (5.69ns)   --->   "%r_V_10 = mul nsw i72 %r_V_2, %r_V_2" [mandelbrotHLS/pretest.cpp:14]   --->   Operation 94 'mul' 'r_V_10' <Predicate = true> <Delay = 5.69> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 2> <II = 1> <Delay = 5.69> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 95 [1/1] (0.00ns)   --->   "%trunc_ln718_1 = trunc i72 %r_V_10 to i31" [mandelbrotHLS/pretest.cpp:14]   --->   Operation 95 'trunc' 'trunc_ln718_1' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 96 [1/3] (5.69ns)   --->   "%r_V_11 = mul nsw i72 %r_V_7, %r_V_7" [mandelbrotHLS/pretest.cpp:17]   --->   Operation 96 'mul' 'r_V_11' <Predicate = true> <Delay = 5.69> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 2> <II = 1> <Delay = 5.69> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 6 <SV = 5> <Delay = 5.22>
ST_6 : Operation 97 [1/1] (0.00ns)   --->   "%rhs_V = call i68 @_ssdm_op_BitConcatenate.i68.i36.i32(i36 %p_Val2_6, i32 0)" [mandelbrotHLS/pretest.cpp:14]   --->   Operation 97 'bitconcatenate' 'rhs_V' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 98 [1/1] (0.00ns)   --->   "%sext_ln728 = sext i68 %rhs_V to i72" [mandelbrotHLS/pretest.cpp:14]   --->   Operation 98 'sext' 'sext_ln728' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 99 [1/1] (3.78ns)   --->   "%ret_V_6 = add i72 %sext_ln728, %r_V_10" [mandelbrotHLS/pretest.cpp:14]   --->   Operation 99 'add' 'ret_V_6' <Predicate = true> <Delay = 3.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.81> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 100 [1/1] (0.00ns)   --->   "%p_Result_6 = call i1 @_ssdm_op_BitSelect.i1.i72.i32(i72 %ret_V_6, i32 71)" [mandelbrotHLS/pretest.cpp:14]   --->   Operation 100 'bitselect' 'p_Result_6' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 101 [1/1] (2.43ns)   --->   "%r_2 = icmp ne i31 %trunc_ln718_1, 0" [mandelbrotHLS/pretest.cpp:14]   --->   Operation 101 'icmp' 'r_2' <Predicate = true> <Delay = 2.43> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.92> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 102 [1/1] (0.00ns)   --->   "%tmp = call i3 @_ssdm_op_PartSelect.i3.i72.i32.i32(i72 %ret_V_6, i32 69, i32 71)" [mandelbrotHLS/pretest.cpp:14]   --->   Operation 102 'partselect' 'tmp' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 103 [1/1] (1.18ns)   --->   "%Range2_all_ones_1 = icmp eq i3 %tmp, -1" [mandelbrotHLS/pretest.cpp:14]   --->   Operation 103 'icmp' 'Range2_all_ones_1' <Predicate = true> <Delay = 1.18> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.92> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 104 [1/1] (0.00ns)   --->   "%tmp_1 = call i4 @_ssdm_op_PartSelect.i4.i72.i32.i32(i72 %ret_V_6, i32 68, i32 71)" [mandelbrotHLS/pretest.cpp:14]   --->   Operation 104 'partselect' 'tmp_1' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 105 [1/1] (1.44ns)   --->   "%Range1_all_ones_2 = icmp eq i4 %tmp_1, -1" [mandelbrotHLS/pretest.cpp:14]   --->   Operation 105 'icmp' 'Range1_all_ones_2' <Predicate = true> <Delay = 1.44> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.92> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 106 [1/1] (1.44ns)   --->   "%Range1_all_zeros_1 = icmp eq i4 %tmp_1, 0" [mandelbrotHLS/pretest.cpp:14]   --->   Operation 106 'icmp' 'Range1_all_zeros_1' <Predicate = true> <Delay = 1.44> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.92> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 107 [1/1] (3.78ns)   --->   "%ret_V_4 = add i72 %sext_ln728, %r_V_11" [mandelbrotHLS/pretest.cpp:17]   --->   Operation 107 'add' 'ret_V_4' <Predicate = true> <Delay = 3.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.81> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 7 <SV = 6> <Delay = 5.74>
ST_7 : Operation 108 [1/1] (0.00ns) (grouped into LUT with out node q_V_1)   --->   "%q_V = call i36 @_ssdm_op_PartSelect.i36.i72.i32.i32(i72 %ret_V_6, i32 32, i32 67)" [mandelbrotHLS/pretest.cpp:14]   --->   Operation 108 'partselect' 'q_V' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 109 [1/1] (0.00ns) (grouped into LUT with out node q_V_1)   --->   "%tmp_12 = call i1 @_ssdm_op_BitSelect.i1.i72.i32(i72 %ret_V_6, i32 32)" [mandelbrotHLS/pretest.cpp:14]   --->   Operation 109 'bitselect' 'tmp_12' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 110 [1/1] (0.00ns) (grouped into LUT with out node carry_3)   --->   "%p_Result_7 = call i1 @_ssdm_op_BitSelect.i1.i72.i32(i72 %ret_V_6, i32 67)" [mandelbrotHLS/pretest.cpp:14]   --->   Operation 110 'bitselect' 'p_Result_7' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 111 [1/1] (0.00ns) (grouped into LUT with out node q_V_1)   --->   "%r_3 = or i1 %r_2, %tmp_12" [mandelbrotHLS/pretest.cpp:14]   --->   Operation 111 'or' 'r_3' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 112 [1/1] (0.00ns) (grouped into LUT with out node q_V_1)   --->   "%tmp_14 = call i1 @_ssdm_op_BitSelect.i1.i72.i32(i72 %r_V_10, i32 31)" [mandelbrotHLS/pretest.cpp:14]   --->   Operation 112 'bitselect' 'tmp_14' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 113 [1/1] (0.00ns) (grouped into LUT with out node q_V_1)   --->   "%and_ln412_1 = and i1 %tmp_14, %r_3" [mandelbrotHLS/pretest.cpp:14]   --->   Operation 113 'and' 'and_ln412_1' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 114 [1/1] (0.00ns) (grouped into LUT with out node q_V_1)   --->   "%zext_ln415_1 = zext i1 %and_ln412_1 to i36" [mandelbrotHLS/pretest.cpp:14]   --->   Operation 114 'zext' 'zext_ln415_1' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 115 [1/1] (2.79ns) (out node of the LUT)   --->   "%q_V_1 = add nsw i36 %q_V, %zext_ln415_1" [mandelbrotHLS/pretest.cpp:14]   --->   Operation 115 'add' 'q_V_1' <Predicate = true> <Delay = 2.79> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.81> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 116 [1/1] (0.00ns) (grouped into LUT with out node carry_3)   --->   "%tmp_15 = call i1 @_ssdm_op_BitSelect.i1.i36.i32(i36 %q_V_1, i32 35)" [mandelbrotHLS/pretest.cpp:14]   --->   Operation 116 'bitselect' 'tmp_15' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 117 [1/1] (0.00ns) (grouped into LUT with out node carry_3)   --->   "%xor_ln416_1 = xor i1 %tmp_15, true" [mandelbrotHLS/pretest.cpp:14]   --->   Operation 117 'xor' 'xor_ln416_1' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 118 [1/1] (0.97ns) (out node of the LUT)   --->   "%carry_3 = and i1 %p_Result_7, %xor_ln416_1" [mandelbrotHLS/pretest.cpp:14]   --->   Operation 118 'and' 'carry_3' <Predicate = true> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 119 [1/1] (0.00ns)   --->   "%p_Result_8 = call i1 @_ssdm_op_BitSelect.i1.i36.i32(i36 %q_V_1, i32 35)" [mandelbrotHLS/pretest.cpp:14]   --->   Operation 119 'bitselect' 'p_Result_8' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 120 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_3)   --->   "%tmp_17 = call i1 @_ssdm_op_BitSelect.i1.i72.i32(i72 %ret_V_6, i32 68)" [mandelbrotHLS/pretest.cpp:14]   --->   Operation 120 'bitselect' 'tmp_17' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 121 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_3)   --->   "%xor_ln779_1 = xor i1 %tmp_17, true" [mandelbrotHLS/pretest.cpp:14]   --->   Operation 121 'xor' 'xor_ln779_1' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 122 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_3)   --->   "%and_ln779_1 = and i1 %Range2_all_ones_1, %xor_ln779_1" [mandelbrotHLS/pretest.cpp:14]   --->   Operation 122 'and' 'and_ln779_1' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 123 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_3)   --->   "%deleted_ones_2 = select i1 %carry_3, i1 %and_ln779_1, i1 %Range1_all_ones_2" [mandelbrotHLS/pretest.cpp:14]   --->   Operation 123 'select' 'deleted_ones_2' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.93> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 124 [1/1] (0.97ns)   --->   "%and_ln781_1 = and i1 %carry_3, %Range1_all_ones_2" [mandelbrotHLS/pretest.cpp:14]   --->   Operation 124 'and' 'and_ln781_1' <Predicate = true> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 125 [1/1] (0.97ns)   --->   "%xor_ln785_3 = xor i1 %p_Result_6, true" [mandelbrotHLS/pretest.cpp:14]   --->   Operation 125 'xor' 'xor_ln785_3' <Predicate = true> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 126 [1/1] (0.99ns) (out node of the LUT)   --->   "%and_ln786_3 = and i1 %p_Result_8, %deleted_ones_2" [mandelbrotHLS/pretest.cpp:14]   --->   Operation 126 'and' 'and_ln786_3' <Predicate = true> <Delay = 0.99> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 127 [1/1] (0.00ns) (grouped into LUT with out node underflow_2)   --->   "%or_ln786_1 = or i1 %and_ln781_1, %and_ln786_3" [mandelbrotHLS/pretest.cpp:14]   --->   Operation 127 'or' 'or_ln786_1' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 128 [1/1] (0.00ns) (grouped into LUT with out node underflow_2)   --->   "%xor_ln786_2 = xor i1 %or_ln786_1, true" [mandelbrotHLS/pretest.cpp:14]   --->   Operation 128 'xor' 'xor_ln786_2' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 129 [1/1] (0.97ns) (out node of the LUT)   --->   "%underflow_2 = and i1 %p_Result_6, %xor_ln786_2" [mandelbrotHLS/pretest.cpp:14]   --->   Operation 129 'and' 'underflow_2' <Predicate = true> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 130 [1/1] (2.91ns)   --->   "%icmp_ln1497_1 = icmp slt i72 %ret_V_4, 1152921504606846977" [mandelbrotHLS/pretest.cpp:17]   --->   Operation 130 'icmp' 'icmp_ln1497_1' <Predicate = true> <Delay = 2.91> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.92> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>

State 8 <SV = 7> <Delay = 5.69>
ST_8 : Operation 131 [1/1] (0.00ns) (grouped into LUT with out node or_ln340_4)   --->   "%deleted_zeros_1 = select i1 %carry_3, i1 %Range1_all_ones_2, i1 %Range1_all_zeros_1" [mandelbrotHLS/pretest.cpp:14]   --->   Operation 131 'select' 'deleted_zeros_1' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.93> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_8 : Operation 132 [1/1] (0.00ns) (grouped into LUT with out node or_ln340_4)   --->   "%xor_ln785_2 = xor i1 %deleted_zeros_1, true" [mandelbrotHLS/pretest.cpp:14]   --->   Operation 132 'xor' 'xor_ln785_2' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 133 [1/1] (0.00ns) (grouped into LUT with out node or_ln340_4)   --->   "%or_ln785_1 = or i1 %p_Result_8, %xor_ln785_2" [mandelbrotHLS/pretest.cpp:14]   --->   Operation 133 'or' 'or_ln785_1' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 134 [1/1] (0.00ns) (grouped into LUT with out node or_ln340_4)   --->   "%overflow_1 = and i1 %or_ln785_1, %xor_ln785_3" [mandelbrotHLS/pretest.cpp:14]   --->   Operation 134 'and' 'overflow_1' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 135 [1/1] (0.99ns) (out node of the LUT)   --->   "%or_ln340_4 = or i1 %underflow_2, %overflow_1" [mandelbrotHLS/pretest.cpp:14]   --->   Operation 135 'or' 'or_ln340_4' <Predicate = true> <Delay = 0.99> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 136 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_12)   --->   "%or_ln340_5 = or i1 %and_ln786_3, %xor_ln785_3" [mandelbrotHLS/pretest.cpp:14]   --->   Operation 136 'or' 'or_ln340_5' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 137 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_12)   --->   "%or_ln340_6 = or i1 %or_ln340_5, %and_ln781_1" [mandelbrotHLS/pretest.cpp:14]   --->   Operation 137 'or' 'or_ln340_6' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 138 [1/1] (0.93ns) (out node of the LUT)   --->   "%select_ln340_2 = select i1 %or_ln340_4, i36 34359738367, i36 %q_V_1" [mandelbrotHLS/pretest.cpp:14]   --->   Operation 138 'select' 'select_ln340_2' <Predicate = true> <Delay = 0.93> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.93> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_8 : Operation 139 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_12)   --->   "%select_ln388_2 = select i1 %underflow_2, i36 -34359738368, i36 %q_V_1" [mandelbrotHLS/pretest.cpp:14]   --->   Operation 139 'select' 'select_ln388_2' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.93> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_8 : Operation 140 [1/1] (0.97ns) (out node of the LUT)   --->   "%p_Val2_12 = select i1 %or_ln340_6, i36 %select_ln340_2, i36 %select_ln388_2" [mandelbrotHLS/pretest.cpp:14]   --->   Operation 140 'select' 'p_Val2_12' <Predicate = true> <Delay = 0.97> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.93> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_8 : Operation 141 [1/1] (0.00ns)   --->   "%lhs_V_1 = sext i36 %p_Val2_12 to i37" [mandelbrotHLS/pretest.cpp:17]   --->   Operation 141 'sext' 'lhs_V_1' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 142 [1/1] (0.00ns)   --->   "%rhs_V_1 = sext i36 %p_Val2_13 to i37" [mandelbrotHLS/pretest.cpp:17]   --->   Operation 142 'sext' 'rhs_V_1' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 143 [1/1] (2.79ns)   --->   "%ret_V = add nsw i37 %lhs_V_1, %rhs_V_1" [mandelbrotHLS/pretest.cpp:17]   --->   Operation 143 'add' 'ret_V' <Predicate = true> <Delay = 2.79> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.81> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 9 <SV = 8> <Delay = 5.69>
ST_9 : Operation 144 [1/1] (0.00ns)   --->   "%r_V_4 = sext i36 %p_Val2_12 to i73" [mandelbrotHLS/pretest.cpp:17]   --->   Operation 144 'sext' 'r_V_4' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 145 [1/1] (0.00ns)   --->   "%sext_ln1118 = sext i37 %ret_V to i73" [mandelbrotHLS/pretest.cpp:17]   --->   Operation 145 'sext' 'sext_ln1118' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 146 [3/3] (5.69ns)   --->   "%r_V_5 = mul nsw i73 %sext_ln1118, %r_V_4" [mandelbrotHLS/pretest.cpp:17]   --->   Operation 146 'mul' 'r_V_5' <Predicate = true> <Delay = 5.69> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 2> <II = 1> <Delay = 5.69> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 10 <SV = 9> <Delay = 5.69>
ST_10 : Operation 147 [2/3] (5.69ns)   --->   "%r_V_5 = mul nsw i73 %sext_ln1118, %r_V_4" [mandelbrotHLS/pretest.cpp:17]   --->   Operation 147 'mul' 'r_V_5' <Predicate = true> <Delay = 5.69> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 2> <II = 1> <Delay = 5.69> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 11 <SV = 10> <Delay = 5.69>
ST_11 : Operation 148 [1/3] (5.69ns)   --->   "%r_V_5 = mul nsw i73 %sext_ln1118, %r_V_4" [mandelbrotHLS/pretest.cpp:17]   --->   Operation 148 'mul' 'r_V_5' <Predicate = true> <Delay = 5.69> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 2> <II = 1> <Delay = 5.69> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 12 <SV = 11> <Delay = 3.89>
ST_12 : Operation 149 [1/1] (0.00ns)   --->   "%r_V_6 = call i66 @_ssdm_op_BitConcatenate.i66.i36.i30(i36 %p_Val2_6, i30 0)" [mandelbrotHLS/pretest.cpp:17]   --->   Operation 149 'bitconcatenate' 'r_V_6' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 150 [1/1] (0.00ns)   --->   "%sext_ln1497 = sext i66 %r_V_6 to i73" [mandelbrotHLS/pretest.cpp:17]   --->   Operation 150 'sext' 'sext_ln1497' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 151 [1/1] (2.92ns)   --->   "%icmp_ln1497 = icmp slt i73 %sext_ln1497, %r_V_5" [mandelbrotHLS/pretest.cpp:17]   --->   Operation 151 'icmp' 'icmp_ln1497' <Predicate = true> <Delay = 2.92> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.92> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 152 [1/1] (0.00ns) (grouped into LUT with out node or_ln1497)   --->   "%xor_ln1497 = xor i1 %icmp_ln1497, true" [mandelbrotHLS/pretest.cpp:17]   --->   Operation 152 'xor' 'xor_ln1497' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 153 [1/1] (0.97ns) (out node of the LUT)   --->   "%or_ln1497 = or i1 %icmp_ln1497_1, %xor_ln1497" [mandelbrotHLS/pretest.cpp:17]   --->   Operation 153 'or' 'or_ln1497' <Predicate = true> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 154 [1/1] (0.00ns)   --->   "ret i1 %or_ln1497" [mandelbrotHLS/pretest.cpp:26]   --->   Operation 154 'ret' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ x_V]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ y_V]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
y_V_read           (read          ) [ 0000000000000]
x_V_read           (read          ) [ 0000000000000]
r_V                (sext          ) [ 0011000000000]
lhs_V              (sext          ) [ 0000000000000]
ret_V_5            (add           ) [ 0000000000000]
p_Result_4         (bitselect     ) [ 0000000000000]
x_1_V              (add           ) [ 0000000000000]
p_Result_5         (bitselect     ) [ 0000000000000]
xor_ln786_1        (xor           ) [ 0000000000000]
underflow_1        (and           ) [ 0000000000000]
xor_ln340          (xor           ) [ 0000000000000]
xor_ln340_1        (xor           ) [ 0000000000000]
or_ln340_3         (or            ) [ 0000000000000]
select_ln340_1     (select        ) [ 0000000000000]
select_ln388_1     (select        ) [ 0000000000000]
p_Val2_13          (select        ) [ 0011111110000]
ret_V_7            (add           ) [ 0000000000000]
p_Result_9         (bitselect     ) [ 0010000000000]
xp1_V              (add           ) [ 0010000000000]
p_Result_10        (bitselect     ) [ 0010000000000]
tmp_20             (bitselect     ) [ 0010000000000]
or_ln785_2         (or            ) [ 0000000000000]
xor_ln785_4        (xor           ) [ 0000000000000]
overflow_2         (and           ) [ 0000000000000]
and_ln786_5        (and           ) [ 0000000000000]
xor_ln786_3        (xor           ) [ 0000000000000]
underflow_3        (and           ) [ 0000000000000]
or_ln340_7         (or            ) [ 0000000000000]
or_ln340_8         (or            ) [ 0000000000000]
select_ln340_3     (select        ) [ 0000000000000]
select_ln388_3     (select        ) [ 0000000000000]
select_ln340_7     (select        ) [ 0001000000000]
r_V_9              (mul           ) [ 0000110000000]
p_Result_s         (bitselect     ) [ 0000110000000]
trunc_ln718        (trunc         ) [ 0000100000000]
p_Result_s_15      (partselect    ) [ 0000100000000]
p_Result_1         (partselect    ) [ 0000100000000]
r_V_2              (sext          ) [ 0000110000000]
r_V_7              (sext          ) [ 0000110000000]
y2_V               (partselect    ) [ 0000000000000]
tmp_3              (bitselect     ) [ 0000000000000]
r_1                (icmp          ) [ 0000000000000]
p_Result_2         (bitselect     ) [ 0000000000000]
r                  (or            ) [ 0000000000000]
tmp_5              (bitselect     ) [ 0000000000000]
and_ln412          (and           ) [ 0000000000000]
zext_ln415         (zext          ) [ 0000000000000]
y2_V_1             (add           ) [ 0000010000000]
tmp_6              (bitselect     ) [ 0000000000000]
xor_ln416          (xor           ) [ 0000000000000]
carry_1            (and           ) [ 0000010000000]
p_Result_3         (bitselect     ) [ 0000010000000]
Range2_all_ones    (icmp          ) [ 0000010000000]
Range1_all_ones    (icmp          ) [ 0000010000000]
Range1_all_zeros   (icmp          ) [ 0000010000000]
deleted_zeros      (select        ) [ 0000000000000]
tmp_8              (bitselect     ) [ 0000000000000]
xor_ln779          (xor           ) [ 0000000000000]
and_ln779          (and           ) [ 0000000000000]
deleted_ones       (select        ) [ 0000000000000]
and_ln781          (and           ) [ 0000000000000]
xor_ln785          (xor           ) [ 0000000000000]
or_ln785           (or            ) [ 0000000000000]
xor_ln785_1        (xor           ) [ 0000000000000]
overflow           (and           ) [ 0000000000000]
and_ln786          (and           ) [ 0000000000000]
or_ln786           (or            ) [ 0000000000000]
xor_ln786          (xor           ) [ 0000000000000]
underflow          (and           ) [ 0000000000000]
or_ln340           (or            ) [ 0000000000000]
or_ln340_2         (or            ) [ 0000000000000]
or_ln340_1         (or            ) [ 0000000000000]
select_ln340       (select        ) [ 0000000000000]
select_ln388       (select        ) [ 0000000000000]
p_Val2_6           (select        ) [ 0000001111111]
r_V_10             (mul           ) [ 0000001100000]
trunc_ln718_1      (trunc         ) [ 0000001000000]
r_V_11             (mul           ) [ 0000001000000]
rhs_V              (bitconcatenate) [ 0000000000000]
sext_ln728         (sext          ) [ 0000000000000]
ret_V_6            (add           ) [ 0000000100000]
p_Result_6         (bitselect     ) [ 0000000100000]
r_2                (icmp          ) [ 0000000100000]
tmp                (partselect    ) [ 0000000000000]
Range2_all_ones_1  (icmp          ) [ 0000000100000]
tmp_1              (partselect    ) [ 0000000000000]
Range1_all_ones_2  (icmp          ) [ 0000000110000]
Range1_all_zeros_1 (icmp          ) [ 0000000110000]
ret_V_4            (add           ) [ 0000000100000]
q_V                (partselect    ) [ 0000000000000]
tmp_12             (bitselect     ) [ 0000000000000]
p_Result_7         (bitselect     ) [ 0000000000000]
r_3                (or            ) [ 0000000000000]
tmp_14             (bitselect     ) [ 0000000000000]
and_ln412_1        (and           ) [ 0000000000000]
zext_ln415_1       (zext          ) [ 0000000000000]
q_V_1              (add           ) [ 0000000010000]
tmp_15             (bitselect     ) [ 0000000000000]
xor_ln416_1        (xor           ) [ 0000000000000]
carry_3            (and           ) [ 0000000010000]
p_Result_8         (bitselect     ) [ 0000000010000]
tmp_17             (bitselect     ) [ 0000000000000]
xor_ln779_1        (xor           ) [ 0000000000000]
and_ln779_1        (and           ) [ 0000000000000]
deleted_ones_2     (select        ) [ 0000000000000]
and_ln781_1        (and           ) [ 0000000010000]
xor_ln785_3        (xor           ) [ 0000000010000]
and_ln786_3        (and           ) [ 0000000010000]
or_ln786_1         (or            ) [ 0000000000000]
xor_ln786_2        (xor           ) [ 0000000000000]
underflow_2        (and           ) [ 0000000010000]
icmp_ln1497_1      (icmp          ) [ 0000000011111]
deleted_zeros_1    (select        ) [ 0000000000000]
xor_ln785_2        (xor           ) [ 0000000000000]
or_ln785_1         (or            ) [ 0000000000000]
overflow_1         (and           ) [ 0000000000000]
or_ln340_4         (or            ) [ 0000000000000]
or_ln340_5         (or            ) [ 0000000000000]
or_ln340_6         (or            ) [ 0000000000000]
select_ln340_2     (select        ) [ 0000000000000]
select_ln388_2     (select        ) [ 0000000000000]
p_Val2_12          (select        ) [ 0000000001000]
lhs_V_1            (sext          ) [ 0000000000000]
rhs_V_1            (sext          ) [ 0000000000000]
ret_V              (add           ) [ 0000000001000]
r_V_4              (sext          ) [ 0000000000110]
sext_ln1118        (sext          ) [ 0000000000110]
r_V_5              (mul           ) [ 0000000000001]
r_V_6              (bitconcatenate) [ 0000000000000]
sext_ln1497        (sext          ) [ 0000000000000]
icmp_ln1497        (icmp          ) [ 0000000000000]
xor_ln1497         (xor           ) [ 0000000000000]
or_ln1497          (or            ) [ 0000000000000]
ret_ln26           (ret           ) [ 0000000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="x_V">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="x_V"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="y_V">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="y_V"/></StgValue>
</bind>
</comp>

<comp id="4" class="1001" name="const_4">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i36"/></StgValue>
</bind>
</comp>

<comp id="6" class="1001" name="const_6">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i37.i32"/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i36.i32"/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i72.i32"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i3.i72.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i4.i72.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i36.i72.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i68.i36.i32"/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i66.i36.i30"/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="66" class="1004" name="y_V_read_read_fu_66">
<pin_list>
<pin id="67" dir="0" index="0" bw="36" slack="0"/>
<pin id="68" dir="0" index="1" bw="36" slack="0"/>
<pin id="69" dir="1" index="2" bw="36" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="y_V_read/1 "/>
</bind>
</comp>

<comp id="72" class="1004" name="x_V_read_read_fu_72">
<pin_list>
<pin id="73" dir="0" index="0" bw="36" slack="0"/>
<pin id="74" dir="0" index="1" bw="36" slack="0"/>
<pin id="75" dir="1" index="2" bw="36" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="x_V_read/1 "/>
</bind>
</comp>

<comp id="78" class="1004" name="r_V_fu_78">
<pin_list>
<pin id="553494" dir="0" index="0" bw="36" slack="0"/>
<pin id="553495" dir="1" index="1" bw="72" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="r_V/1 "/>
</bind>
</comp>

<comp id="82" class="1004" name="grp_fu_82">
<pin_list>
<pin id="161057" dir="0" index="0" bw="36" slack="0"/>
<pin id="161058" dir="0" index="1" bw="36" slack="0"/>
<pin id="161059" dir="1" index="2" bw="72" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="r_V_10/3 r_V_9/1 "/>
</bind>
</comp>

<comp id="88" class="1004" name="lhs_V_fu_88">
<pin_list>
<pin id="553500" dir="0" index="0" bw="36" slack="0"/>
<pin id="553501" dir="1" index="1" bw="37" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="lhs_V/1 "/>
</bind>
</comp>

<comp id="92" class="1004" name="grp_fu_92">
<pin_list>
<pin id="44275" dir="0" index="0" bw="68" slack="0"/>
<pin id="44276" dir="0" index="1" bw="72" slack="0"/>
<pin id="44277" dir="1" index="2" bw="72" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="ret_V_6/6 q_V_1/7 y2_V_1/4 xp1_V/1 ret_V/8 "/>
</bind>
</comp>

<comp id="98" class="1004" name="p_Result_4_fu_98">
<pin_list>
<pin id="553645" dir="0" index="0" bw="1" slack="0"/>
<pin id="553646" dir="0" index="1" bw="37" slack="0"/>
<pin id="553647" dir="0" index="2" bw="7" slack="0"/>
<pin id="553648" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="p_Result_4/1 "/>
</bind>
</comp>

<comp id="106" class="1004" name="grp_fu_106">
<pin_list>
<pin id="552679" dir="0" index="0" bw="68" slack="0"/>
<pin id="552680" dir="0" index="1" bw="72" slack="0"/>
<pin id="552681" dir="1" index="2" bw="72" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="x_1_V/1 ret_V_4/6 "/>
</bind>
</comp>

<comp id="112" class="1004" name="p_Result_5_fu_112">
<pin_list>
<pin id="553655" dir="0" index="0" bw="1" slack="0"/>
<pin id="553656" dir="0" index="1" bw="36" slack="0"/>
<pin id="553657" dir="0" index="2" bw="7" slack="0"/>
<pin id="553658" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="p_Result_5/1 "/>
</bind>
</comp>

<comp id="120" class="1004" name="xor_ln786_1_fu_120">
<pin_list>
<pin id="554215" dir="0" index="0" bw="1" slack="0"/>
<pin id="554216" dir="0" index="1" bw="1" slack="0"/>
<pin id="554217" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln786_1/1 "/>
</bind>
</comp>

<comp id="126" class="1004" name="underflow_1_fu_126">
<pin_list>
<pin id="562321" dir="0" index="0" bw="1" slack="0"/>
<pin id="562322" dir="0" index="1" bw="1" slack="0"/>
<pin id="562323" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="underflow_1/1 "/>
</bind>
</comp>

<comp id="132" class="1004" name="xor_ln340_fu_132">
<pin_list>
<pin id="554221" dir="0" index="0" bw="1" slack="0"/>
<pin id="554222" dir="0" index="1" bw="1" slack="0"/>
<pin id="554223" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln340/1 "/>
</bind>
</comp>

<comp id="138" class="1004" name="xor_ln340_1_fu_138">
<pin_list>
<pin id="558429" dir="0" index="0" bw="1" slack="0"/>
<pin id="558430" dir="0" index="1" bw="1" slack="0"/>
<pin id="558431" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln340_1/1 "/>
</bind>
</comp>

<comp id="144" class="1004" name="or_ln340_3_fu_144">
<pin_list>
<pin id="557511" dir="0" index="0" bw="1" slack="0"/>
<pin id="557512" dir="0" index="1" bw="1" slack="0"/>
<pin id="557513" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln340_3/1 "/>
</bind>
</comp>

<comp id="150" class="1004" name="grp_fu_150">
<pin_list>
<pin id="41387" dir="0" index="0" bw="1" slack="0"/>
<pin id="41388" dir="0" index="1" bw="36" slack="0"/>
<pin id="41389" dir="0" index="2" bw="36" slack="0"/>
<pin id="41390" dir="1" index="3" bw="36" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln340_2/8 select_ln340/5 select_ln340_1/1 select_ln340_3/2 "/>
</bind>
</comp>

<comp id="158" class="1004" name="grp_fu_158">
<pin_list>
<pin id="41682" dir="0" index="0" bw="1" slack="0"/>
<pin id="41683" dir="0" index="1" bw="36" slack="0"/>
<pin id="41684" dir="0" index="2" bw="36" slack="0"/>
<pin id="41685" dir="1" index="3" bw="36" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln388_2/8 select_ln388/5 select_ln388_1/1 select_ln388_3/2 "/>
</bind>
</comp>

<comp id="174" class="1004" name="ret_V_7_fu_174">
<pin_list>
<pin id="561561" dir="0" index="0" bw="34" slack="0"/>
<pin id="561562" dir="0" index="1" bw="36" slack="0"/>
<pin id="561563" dir="1" index="2" bw="37" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="ret_V_7/1 "/>
</bind>
</comp>

<comp id="180" class="1004" name="p_Result_9_fu_180">
<pin_list>
<pin id="561478" dir="0" index="0" bw="1" slack="0"/>
<pin id="561479" dir="0" index="1" bw="37" slack="0"/>
<pin id="561480" dir="0" index="2" bw="7" slack="0"/>
<pin id="561481" dir="1" index="3" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="p_Result_9/1 "/>
</bind>
</comp>

<comp id="194" class="1004" name="grp_fu_194">
<pin_list>
<pin id="122544" dir="0" index="0" bw="1" slack="0"/>
<pin id="122545" dir="0" index="1" bw="36" slack="0"/>
<pin id="122546" dir="0" index="2" bw="7" slack="0"/>
<pin id="122547" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="p_Result_10/1 tmp_6/4 tmp_15/7 "/>
</bind>
</comp>

<comp id="202" class="1004" name="tmp_20_fu_202">
<pin_list>
<pin id="561490" dir="0" index="0" bw="1" slack="0"/>
<pin id="561491" dir="0" index="1" bw="37" slack="0"/>
<pin id="561492" dir="0" index="2" bw="7" slack="0"/>
<pin id="561493" dir="1" index="3" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_20/1 "/>
</bind>
</comp>

<comp id="210" class="1004" name="or_ln785_2_fu_210">
<pin_list>
<pin id="554638" dir="0" index="0" bw="1" slack="1"/>
<pin id="554639" dir="0" index="1" bw="1" slack="1"/>
<pin id="554640" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln785_2/2 "/>
</bind>
</comp>

<comp id="214" class="1004" name="xor_ln785_4_fu_214">
<pin_list>
<pin id="555118" dir="0" index="0" bw="1" slack="1"/>
<pin id="555119" dir="0" index="1" bw="1" slack="0"/>
<pin id="555120" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln785_4/2 "/>
</bind>
</comp>

<comp id="219" class="1004" name="overflow_2_fu_219">
<pin_list>
<pin id="555375" dir="0" index="0" bw="1" slack="0"/>
<pin id="555376" dir="0" index="1" bw="1" slack="0"/>
<pin id="555377" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="overflow_2/2 "/>
</bind>
</comp>

<comp id="225" class="1004" name="and_ln786_5_fu_225">
<pin_list>
<pin id="555381" dir="0" index="0" bw="1" slack="1"/>
<pin id="555382" dir="0" index="1" bw="1" slack="1"/>
<pin id="555383" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln786_5/2 "/>
</bind>
</comp>

<comp id="229" class="1004" name="xor_ln786_3_fu_229">
<pin_list>
<pin id="555125" dir="0" index="0" bw="1" slack="0"/>
<pin id="555126" dir="0" index="1" bw="1" slack="0"/>
<pin id="555127" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln786_3/2 "/>
</bind>
</comp>

<comp id="235" class="1004" name="underflow_3_fu_235">
<pin_list>
<pin id="557122" dir="0" index="0" bw="1" slack="1"/>
<pin id="557123" dir="0" index="1" bw="1" slack="0"/>
<pin id="557124" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="underflow_3/2 "/>
</bind>
</comp>

<comp id="240" class="1004" name="or_ln340_7_fu_240">
<pin_list>
<pin id="557520" dir="0" index="0" bw="1" slack="0"/>
<pin id="557521" dir="0" index="1" bw="1" slack="0"/>
<pin id="557522" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln340_7/2 "/>
</bind>
</comp>

<comp id="246" class="1004" name="or_ln340_8_fu_246">
<pin_list>
<pin id="554644" dir="0" index="0" bw="1" slack="0"/>
<pin id="554645" dir="0" index="1" bw="1" slack="0"/>
<pin id="554646" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln340_8/2 "/>
</bind>
</comp>

<comp id="252" class="1004" name="deleted_ones_2_fu_252">
<pin_list>
<pin id="562157" dir="0" index="0" bw="1" slack="0"/>
<pin id="562158" dir="0" index="1" bw="1" slack="0"/>
<pin id="562159" dir="0" index="2" bw="1" slack="1"/>
<pin id="562160" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="deleted_ones_2/7 "/>
</bind>
</comp>

<comp id="274" class="1004" name="p_Result_s_fu_274">
<pin_list>
<pin id="562337" dir="0" index="0" bw="1" slack="0"/>
<pin id="562338" dir="0" index="1" bw="72" slack="0"/>
<pin id="562339" dir="0" index="2" bw="8" slack="0"/>
<pin id="562340" dir="1" index="3" bw="1" slack="2"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="p_Result_s/3 "/>
</bind>
</comp>

<comp id="282" class="1004" name="trunc_ln718_fu_282">
<pin_list>
<pin id="555496" dir="0" index="0" bw="72" slack="0"/>
<pin id="555497" dir="1" index="1" bw="31" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln718/3 "/>
</bind>
</comp>

<comp id="286" class="1004" name="p_Result_s_15_fu_286">
<pin_list>
<pin id="555572" dir="0" index="0" bw="3" slack="0"/>
<pin id="555573" dir="0" index="1" bw="72" slack="0"/>
<pin id="555574" dir="0" index="2" bw="8" slack="0"/>
<pin id="555575" dir="0" index="3" bw="8" slack="0"/>
<pin id="555576" dir="1" index="4" bw="3" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="p_Result_s_15/3 "/>
</bind>
</comp>

<comp id="296" class="1004" name="p_Result_1_fu_296">
<pin_list>
<pin id="555582" dir="0" index="0" bw="4" slack="0"/>
<pin id="555583" dir="0" index="1" bw="72" slack="0"/>
<pin id="555584" dir="0" index="2" bw="8" slack="0"/>
<pin id="555585" dir="0" index="3" bw="8" slack="0"/>
<pin id="555586" dir="1" index="4" bw="4" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="p_Result_1/3 "/>
</bind>
</comp>

<comp id="306" class="1004" name="r_V_2_fu_306">
<pin_list>
<pin id="551881" dir="0" index="0" bw="36" slack="2"/>
<pin id="551882" dir="1" index="1" bw="72" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="r_V_2/3 "/>
</bind>
</comp>

<comp id="309" class="1004" name="grp_fu_309">
<pin_list>
<pin id="181347" dir="0" index="0" bw="37" slack="0"/>
<pin id="181348" dir="0" index="1" bw="36" slack="0"/>
<pin id="181349" dir="1" index="2" bw="73" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="r_V_11/3 r_V_5/9 "/>
</bind>
</comp>

<comp id="315" class="1004" name="r_V_7_fu_315">
<pin_list>
<pin id="551929" dir="0" index="0" bw="36" slack="1"/>
<pin id="551930" dir="1" index="1" bw="72" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="r_V_7/3 "/>
</bind>
</comp>

<comp id="324" class="1004" name="y2_V_fu_324">
<pin_list>
<pin id="552001" dir="0" index="0" bw="36" slack="0"/>
<pin id="552002" dir="0" index="1" bw="72" slack="1"/>
<pin id="552003" dir="0" index="2" bw="7" slack="0"/>
<pin id="552004" dir="0" index="3" bw="8" slack="0"/>
<pin id="552005" dir="1" index="4" bw="36" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="y2_V/4 "/>
</bind>
</comp>

<comp id="333" class="1004" name="tmp_3_fu_333">
<pin_list>
<pin id="555643" dir="0" index="0" bw="1" slack="0"/>
<pin id="555644" dir="0" index="1" bw="72" slack="1"/>
<pin id="555645" dir="0" index="2" bw="7" slack="0"/>
<pin id="555646" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_3/4 "/>
</bind>
</comp>

<comp id="345" class="1004" name="p_Result_2_fu_345">
<pin_list>
<pin id="555651" dir="0" index="0" bw="1" slack="0"/>
<pin id="555652" dir="0" index="1" bw="72" slack="1"/>
<pin id="555653" dir="0" index="2" bw="8" slack="0"/>
<pin id="555654" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="p_Result_2/4 "/>
</bind>
</comp>

<comp id="352" class="1004" name="r_fu_352">
<pin_list>
<pin id="562287" dir="0" index="0" bw="1" slack="0"/>
<pin id="562288" dir="0" index="1" bw="1" slack="0"/>
<pin id="562289" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="r/4 "/>
</bind>
</comp>

<comp id="358" class="1004" name="tmp_5_fu_358">
<pin_list>
<pin id="555738" dir="0" index="0" bw="1" slack="0"/>
<pin id="555739" dir="0" index="1" bw="72" slack="1"/>
<pin id="555740" dir="0" index="2" bw="6" slack="0"/>
<pin id="555741" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_5/4 "/>
</bind>
</comp>

<comp id="365" class="1004" name="and_ln412_fu_365">
<pin_list>
<pin id="562315" dir="0" index="0" bw="1" slack="0"/>
<pin id="562316" dir="0" index="1" bw="1" slack="0"/>
<pin id="562317" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln412/4 "/>
</bind>
</comp>

<comp id="371" class="1004" name="zext_ln415_fu_371">
<pin_list>
<pin id="556103" dir="0" index="0" bw="1" slack="0"/>
<pin id="556104" dir="1" index="1" bw="36" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln415/4 "/>
</bind>
</comp>

<comp id="375" class="1004" name="ret_V_5_fu_375">
<pin_list>
<pin id="519388" dir="0" index="0" bw="31" slack="0"/>
<pin id="519389" dir="0" index="1" bw="36" slack="0"/>
<pin id="519390" dir="1" index="2" bw="37" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="ret_V_5/1 "/>
</bind>
</comp>

<comp id="395" class="1004" name="carry_1_fu_395">
<pin_list>
<pin id="562363" dir="0" index="0" bw="1" slack="0"/>
<pin id="562364" dir="0" index="1" bw="1" slack="0"/>
<pin id="562365" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="carry_1/4 "/>
</bind>
</comp>

<comp id="401" class="1004" name="p_Result_3_fu_401">
<pin_list>
<pin id="504117" dir="0" index="0" bw="1" slack="0"/>
<pin id="504118" dir="0" index="1" bw="36" slack="0"/>
<pin id="504119" dir="0" index="2" bw="7" slack="0"/>
<pin id="504120" dir="1" index="3" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="p_Result_3/4 "/>
</bind>
</comp>

<comp id="409" class="1004" name="Range1_all_ones_fu_409">
<pin_list>
<pin id="556271" dir="0" index="0" bw="4" slack="1"/>
<pin id="556272" dir="0" index="1" bw="4" slack="0"/>
<pin id="556273" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="Range1_all_ones/4 "/>
</bind>
</comp>

<comp id="414" class="1004" name="Range2_all_ones_fu_414">
<pin_list>
<pin id="556265" dir="0" index="0" bw="3" slack="1"/>
<pin id="556266" dir="0" index="1" bw="3" slack="0"/>
<pin id="556267" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="Range2_all_ones/4 "/>
</bind>
</comp>

<comp id="419" class="1004" name="Range1_all_zeros_fu_419">
<pin_list>
<pin id="557689" dir="0" index="0" bw="4" slack="1"/>
<pin id="557690" dir="0" index="1" bw="4" slack="0"/>
<pin id="557691" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="Range1_all_zeros/4 "/>
</bind>
</comp>

<comp id="424" class="1004" name="deleted_zeros_fu_424">
<pin_list>
<pin id="556351" dir="0" index="0" bw="1" slack="1"/>
<pin id="556352" dir="0" index="1" bw="1" slack="1"/>
<pin id="556353" dir="0" index="2" bw="1" slack="1"/>
<pin id="556354" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="deleted_zeros/5 "/>
</bind>
</comp>

<comp id="429" class="1004" name="tmp_8_fu_429">
<pin_list>
<pin id="562327" dir="0" index="0" bw="1" slack="0"/>
<pin id="562328" dir="0" index="1" bw="72" slack="2"/>
<pin id="562329" dir="0" index="2" bw="8" slack="0"/>
<pin id="562330" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_8/5 "/>
</bind>
</comp>

<comp id="436" class="1004" name="xor_ln779_fu_436">
<pin_list>
<pin id="556745" dir="0" index="0" bw="1" slack="0"/>
<pin id="556746" dir="0" index="1" bw="1" slack="0"/>
<pin id="556747" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln779/5 "/>
</bind>
</comp>

<comp id="442" class="1004" name="and_ln779_fu_442">
<pin_list>
<pin id="557097" dir="0" index="0" bw="1" slack="1"/>
<pin id="557098" dir="0" index="1" bw="1" slack="0"/>
<pin id="557099" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln779/5 "/>
</bind>
</comp>

<comp id="447" class="1004" name="deleted_ones_fu_447">
<pin_list>
<pin id="556359" dir="0" index="0" bw="1" slack="1"/>
<pin id="556360" dir="0" index="1" bw="1" slack="0"/>
<pin id="556361" dir="0" index="2" bw="1" slack="1"/>
<pin id="556362" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="deleted_ones/5 "/>
</bind>
</comp>

<comp id="453" class="1004" name="and_ln781_fu_453">
<pin_list>
<pin id="555419" dir="0" index="0" bw="1" slack="1"/>
<pin id="555420" dir="0" index="1" bw="1" slack="1"/>
<pin id="555421" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln781/5 "/>
</bind>
</comp>

<comp id="457" class="1004" name="xor_ln785_fu_457">
<pin_list>
<pin id="556751" dir="0" index="0" bw="1" slack="0"/>
<pin id="556752" dir="0" index="1" bw="1" slack="0"/>
<pin id="556753" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln785/5 "/>
</bind>
</comp>

<comp id="463" class="1004" name="or_ln785_fu_463">
<pin_list>
<pin id="557435" dir="0" index="0" bw="1" slack="1"/>
<pin id="557436" dir="0" index="1" bw="1" slack="0"/>
<pin id="557437" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln785/5 "/>
</bind>
</comp>

<comp id="468" class="1004" name="xor_ln785_1_fu_468">
<pin_list>
<pin id="558441" dir="0" index="0" bw="1" slack="2"/>
<pin id="558442" dir="0" index="1" bw="1" slack="0"/>
<pin id="558443" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln785_1/5 "/>
</bind>
</comp>

<comp id="473" class="1004" name="overflow_fu_473">
<pin_list>
<pin id="557103" dir="0" index="0" bw="1" slack="0"/>
<pin id="557104" dir="0" index="1" bw="1" slack="0"/>
<pin id="557105" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="overflow/5 "/>
</bind>
</comp>

<comp id="479" class="1004" name="and_ln786_fu_479">
<pin_list>
<pin id="556664" dir="0" index="0" bw="1" slack="1"/>
<pin id="556665" dir="0" index="1" bw="1" slack="0"/>
<pin id="556666" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln786/5 "/>
</bind>
</comp>

<comp id="484" class="1004" name="or_ln786_fu_484">
<pin_list>
<pin id="557441" dir="0" index="0" bw="1" slack="0"/>
<pin id="557442" dir="0" index="1" bw="1" slack="0"/>
<pin id="557443" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln786/5 "/>
</bind>
</comp>

<comp id="490" class="1004" name="xor_ln786_fu_490">
<pin_list>
<pin id="558450" dir="0" index="0" bw="1" slack="0"/>
<pin id="558451" dir="0" index="1" bw="1" slack="0"/>
<pin id="558452" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln786/5 "/>
</bind>
</comp>

<comp id="496" class="1004" name="underflow_fu_496">
<pin_list>
<pin id="555450" dir="0" index="0" bw="1" slack="2"/>
<pin id="555451" dir="0" index="1" bw="1" slack="0"/>
<pin id="555452" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="underflow/5 "/>
</bind>
</comp>

<comp id="501" class="1004" name="or_ln340_fu_501">
<pin_list>
<pin id="557496" dir="0" index="0" bw="1" slack="0"/>
<pin id="557497" dir="0" index="1" bw="1" slack="0"/>
<pin id="557498" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln340/5 "/>
</bind>
</comp>

<comp id="507" class="1004" name="or_ln340_2_fu_507">
<pin_list>
<pin id="557502" dir="0" index="0" bw="1" slack="0"/>
<pin id="557503" dir="0" index="1" bw="1" slack="0"/>
<pin id="557504" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln340_2/5 "/>
</bind>
</comp>

<comp id="513" class="1004" name="or_ln340_1_fu_513">
<pin_list>
<pin id="557419" dir="0" index="0" bw="1" slack="0"/>
<pin id="557420" dir="0" index="1" bw="1" slack="0"/>
<pin id="557421" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln340_1/5 "/>
</bind>
</comp>

<comp id="533" class="1004" name="grp_fu_533">
<pin_list>
<pin id="74936" dir="0" index="0" bw="1" slack="0"/>
<pin id="74937" dir="0" index="1" bw="36" slack="0"/>
<pin id="74938" dir="0" index="2" bw="36" slack="0"/>
<pin id="74939" dir="1" index="3" bw="36" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="p_Val2_13/1 select_ln340_7/2 p_Val2_6/5 "/>
</bind>
</comp>

<comp id="541" class="1004" name="trunc_ln718_1_fu_541">
<pin_list>
<pin id="555500" dir="0" index="0" bw="72" slack="0"/>
<pin id="555501" dir="1" index="1" bw="31" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln718_1/5 "/>
</bind>
</comp>

<comp id="545" class="1004" name="rhs_V_fu_545">
<pin_list>
<pin id="557618" dir="0" index="0" bw="68" slack="0"/>
<pin id="557619" dir="0" index="1" bw="36" slack="1"/>
<pin id="557620" dir="0" index="2" bw="1" slack="0"/>
<pin id="557621" dir="1" index="3" bw="68" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="rhs_V/6 "/>
</bind>
</comp>

<comp id="552" class="1004" name="sext_ln728_fu_552">
<pin_list>
<pin id="553204" dir="0" index="0" bw="68" slack="0"/>
<pin id="553205" dir="1" index="1" bw="72" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln728/6 "/>
</bind>
</comp>

<comp id="561" class="1004" name="p_Result_6_fu_561">
<pin_list>
<pin id="558280" dir="0" index="0" bw="1" slack="0"/>
<pin id="558281" dir="0" index="1" bw="72" slack="0"/>
<pin id="558282" dir="0" index="2" bw="8" slack="0"/>
<pin id="558283" dir="1" index="3" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="p_Result_6/6 "/>
</bind>
</comp>

<comp id="569" class="1004" name="grp_fu_569">
<pin_list>
<pin id="118174" dir="0" index="0" bw="31" slack="1"/>
<pin id="118175" dir="0" index="1" bw="31" slack="0"/>
<pin id="118176" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="r_1/4 r_2/6 "/>
</bind>
</comp>

<comp id="574" class="1004" name="tmp_fu_574">
<pin_list>
<pin id="552177" dir="0" index="0" bw="3" slack="0"/>
<pin id="552178" dir="0" index="1" bw="72" slack="0"/>
<pin id="552179" dir="0" index="2" bw="8" slack="0"/>
<pin id="552180" dir="0" index="3" bw="8" slack="0"/>
<pin id="552181" dir="1" index="4" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp/6 "/>
</bind>
</comp>

<comp id="584" class="1004" name="Range1_all_ones_2_fu_584">
<pin_list>
<pin id="557680" dir="0" index="0" bw="4" slack="0"/>
<pin id="557681" dir="0" index="1" bw="4" slack="0"/>
<pin id="557682" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="Range1_all_ones_2/6 "/>
</bind>
</comp>

<comp id="590" class="1004" name="tmp_1_fu_590">
<pin_list>
<pin id="555595" dir="0" index="0" bw="4" slack="0"/>
<pin id="555596" dir="0" index="1" bw="72" slack="0"/>
<pin id="555597" dir="0" index="2" bw="8" slack="0"/>
<pin id="555598" dir="0" index="3" bw="8" slack="0"/>
<pin id="555599" dir="1" index="4" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_1/6 "/>
</bind>
</comp>

<comp id="600" class="1004" name="Range2_all_ones_1_fu_600">
<pin_list>
<pin id="557674" dir="0" index="0" bw="3" slack="0"/>
<pin id="557675" dir="0" index="1" bw="3" slack="0"/>
<pin id="557676" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="Range2_all_ones_1/6 "/>
</bind>
</comp>

<comp id="606" class="1004" name="Range1_all_zeros_1_fu_606">
<pin_list>
<pin id="556297" dir="0" index="0" bw="4" slack="0"/>
<pin id="556298" dir="0" index="1" bw="4" slack="0"/>
<pin id="556299" dir="1" index="2" bw="1" slack="2"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="Range1_all_zeros_1/6 "/>
</bind>
</comp>

<comp id="617" class="1004" name="q_V_fu_617">
<pin_list>
<pin id="552341" dir="0" index="0" bw="36" slack="0"/>
<pin id="552342" dir="0" index="1" bw="72" slack="1"/>
<pin id="552343" dir="0" index="2" bw="7" slack="0"/>
<pin id="552344" dir="0" index="3" bw="8" slack="0"/>
<pin id="552345" dir="1" index="4" bw="36" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="q_V/7 "/>
</bind>
</comp>

<comp id="626" class="1004" name="tmp_12_fu_626">
<pin_list>
<pin id="557857" dir="0" index="0" bw="1" slack="0"/>
<pin id="557858" dir="0" index="1" bw="72" slack="1"/>
<pin id="557859" dir="0" index="2" bw="7" slack="0"/>
<pin id="557860" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_12/7 "/>
</bind>
</comp>

<comp id="633" class="1004" name="p_Result_7_fu_633">
<pin_list>
<pin id="557865" dir="0" index="0" bw="1" slack="0"/>
<pin id="557866" dir="0" index="1" bw="72" slack="1"/>
<pin id="557867" dir="0" index="2" bw="8" slack="0"/>
<pin id="557868" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="p_Result_7/7 "/>
</bind>
</comp>

<comp id="640" class="1004" name="r_3_fu_640">
<pin_list>
<pin id="560841" dir="0" index="0" bw="1" slack="1"/>
<pin id="560842" dir="0" index="1" bw="1" slack="0"/>
<pin id="560843" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="r_3/7 "/>
</bind>
</comp>

<comp id="645" class="1004" name="tmp_14_fu_645">
<pin_list>
<pin id="558060" dir="0" index="0" bw="1" slack="0"/>
<pin id="558061" dir="0" index="1" bw="72" slack="2"/>
<pin id="558062" dir="0" index="2" bw="6" slack="0"/>
<pin id="558063" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_14/7 "/>
</bind>
</comp>

<comp id="652" class="1004" name="and_ln412_1_fu_652">
<pin_list>
<pin id="561716" dir="0" index="0" bw="1" slack="0"/>
<pin id="561717" dir="0" index="1" bw="1" slack="0"/>
<pin id="561718" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln412_1/7 "/>
</bind>
</comp>

<comp id="658" class="1004" name="zext_ln415_1_fu_658">
<pin_list>
<pin id="556107" dir="0" index="0" bw="1" slack="0"/>
<pin id="556108" dir="1" index="1" bw="36" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln415_1/7 "/>
</bind>
</comp>

<comp id="676" class="1004" name="xor_ln779_1_fu_676">
<pin_list>
<pin id="558415" dir="0" index="0" bw="1" slack="0"/>
<pin id="558416" dir="0" index="1" bw="1" slack="0"/>
<pin id="558417" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln779_1/7 "/>
</bind>
</comp>

<comp id="682" class="1004" name="carry_3_fu_682">
<pin_list>
<pin id="560349" dir="0" index="0" bw="1" slack="0"/>
<pin id="560350" dir="0" index="1" bw="1" slack="0"/>
<pin id="560351" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="carry_3/7 "/>
</bind>
</comp>

<comp id="688" class="1004" name="p_Result_8_fu_688">
<pin_list>
<pin id="558232" dir="0" index="0" bw="1" slack="0"/>
<pin id="558233" dir="0" index="1" bw="36" slack="0"/>
<pin id="558234" dir="0" index="2" bw="7" slack="0"/>
<pin id="558235" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="p_Result_8/7 "/>
</bind>
</comp>

<comp id="696" class="1004" name="tmp_17_fu_696">
<pin_list>
<pin id="561520" dir="0" index="0" bw="1" slack="0"/>
<pin id="561521" dir="0" index="1" bw="72" slack="1"/>
<pin id="561522" dir="0" index="2" bw="8" slack="0"/>
<pin id="561523" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_17/7 "/>
</bind>
</comp>

<comp id="703" class="1004" name="grp_fu_703">
<pin_list>
<pin id="140220" dir="0" index="0" bw="1" slack="0"/>
<pin id="140221" dir="0" index="1" bw="1" slack="0"/>
<pin id="140222" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln416/4 xor_ln416_1/7 "/>
</bind>
</comp>

<comp id="709" class="1004" name="and_ln779_1_fu_709">
<pin_list>
<pin id="560680" dir="0" index="0" bw="1" slack="1"/>
<pin id="560681" dir="0" index="1" bw="1" slack="0"/>
<pin id="560682" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln779_1/7 "/>
</bind>
</comp>

<comp id="721" class="1004" name="and_ln781_1_fu_721">
<pin_list>
<pin id="560690" dir="0" index="0" bw="1" slack="0"/>
<pin id="560691" dir="0" index="1" bw="1" slack="1"/>
<pin id="560692" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln781_1/7 "/>
</bind>
</comp>

<comp id="726" class="1004" name="xor_ln785_3_fu_726">
<pin_list>
<pin id="558421" dir="0" index="0" bw="1" slack="1"/>
<pin id="558422" dir="0" index="1" bw="1" slack="0"/>
<pin id="558423" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln785_3/7 "/>
</bind>
</comp>

<comp id="731" class="1004" name="and_ln786_3_fu_731">
<pin_list>
<pin id="560701" dir="0" index="0" bw="1" slack="0"/>
<pin id="560702" dir="0" index="1" bw="1" slack="0"/>
<pin id="560703" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln786_3/7 "/>
</bind>
</comp>

<comp id="737" class="1004" name="or_ln786_1_fu_737">
<pin_list>
<pin id="560859" dir="0" index="0" bw="1" slack="0"/>
<pin id="560860" dir="0" index="1" bw="1" slack="0"/>
<pin id="560861" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln786_1/7 "/>
</bind>
</comp>

<comp id="743" class="1004" name="xor_ln786_2_fu_743">
<pin_list>
<pin id="539638" dir="0" index="0" bw="1" slack="0"/>
<pin id="539639" dir="0" index="1" bw="1" slack="0"/>
<pin id="539640" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln786_2/7 "/>
</bind>
</comp>

<comp id="749" class="1004" name="underflow_2_fu_749">
<pin_list>
<pin id="560711" dir="0" index="0" bw="1" slack="1"/>
<pin id="560712" dir="0" index="1" bw="1" slack="0"/>
<pin id="560713" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="underflow_2/7 "/>
</bind>
</comp>

<comp id="759" class="1004" name="deleted_zeros_1_fu_759">
<pin_list>
<pin id="91263" dir="0" index="0" bw="1" slack="1"/>
<pin id="91264" dir="0" index="1" bw="1" slack="2"/>
<pin id="91265" dir="0" index="2" bw="1" slack="2"/>
<pin id="91266" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="deleted_zeros_1/8 "/>
</bind>
</comp>

<comp id="764" class="1004" name="xor_ln785_2_fu_764">
<pin_list>
<pin id="562353" dir="0" index="0" bw="1" slack="0"/>
<pin id="562354" dir="0" index="1" bw="1" slack="0"/>
<pin id="562355" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln785_2/8 "/>
</bind>
</comp>

<comp id="770" class="1004" name="or_ln785_1_fu_770">
<pin_list>
<pin id="557556" dir="0" index="0" bw="1" slack="1"/>
<pin id="557557" dir="0" index="1" bw="1" slack="0"/>
<pin id="557558" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln785_1/8 "/>
</bind>
</comp>

<comp id="775" class="1004" name="overflow_1_fu_775">
<pin_list>
<pin id="562309" dir="0" index="0" bw="1" slack="0"/>
<pin id="562310" dir="0" index="1" bw="1" slack="1"/>
<pin id="562311" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="overflow_1/8 "/>
</bind>
</comp>

<comp id="780" class="1004" name="or_ln340_4_fu_780">
<pin_list>
<pin id="557565" dir="0" index="0" bw="1" slack="1"/>
<pin id="557566" dir="0" index="1" bw="1" slack="0"/>
<pin id="557567" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln340_4/8 "/>
</bind>
</comp>

<comp id="785" class="1004" name="or_ln340_5_fu_785">
<pin_list>
<pin id="557574" dir="0" index="0" bw="1" slack="1"/>
<pin id="557575" dir="0" index="1" bw="1" slack="1"/>
<pin id="557576" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln340_5/8 "/>
</bind>
</comp>

<comp id="789" class="1004" name="or_ln340_6_fu_789">
<pin_list>
<pin id="557583" dir="0" index="0" bw="1" slack="0"/>
<pin id="557584" dir="0" index="1" bw="1" slack="1"/>
<pin id="557585" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln340_6/8 "/>
</bind>
</comp>

<comp id="807" class="1004" name="p_Val2_12_fu_807">
<pin_list>
<pin id="91331" dir="0" index="0" bw="1" slack="0"/>
<pin id="91332" dir="0" index="1" bw="36" slack="0"/>
<pin id="91333" dir="0" index="2" bw="36" slack="0"/>
<pin id="91334" dir="1" index="3" bw="36" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="p_Val2_12/8 "/>
</bind>
</comp>

<comp id="815" class="1004" name="lhs_V_1_fu_815">
<pin_list>
<pin id="552391" dir="0" index="0" bw="36" slack="0"/>
<pin id="552392" dir="1" index="1" bw="37" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="lhs_V_1/8 "/>
</bind>
</comp>

<comp id="819" class="1004" name="rhs_V_1_fu_819">
<pin_list>
<pin id="552431" dir="0" index="0" bw="36" slack="7"/>
<pin id="552432" dir="1" index="1" bw="37" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="rhs_V_1/8 "/>
</bind>
</comp>

<comp id="828" class="1004" name="r_V_4_fu_828">
<pin_list>
<pin id="552474" dir="0" index="0" bw="36" slack="1"/>
<pin id="552475" dir="1" index="1" bw="73" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="r_V_4/9 "/>
</bind>
</comp>

<comp id="831" class="1004" name="sext_ln1118_fu_831">
<pin_list>
<pin id="552518" dir="0" index="0" bw="37" slack="1"/>
<pin id="552519" dir="1" index="1" bw="73" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1118/9 "/>
</bind>
</comp>

<comp id="840" class="1004" name="r_V_6_fu_840">
<pin_list>
<pin id="557626" dir="0" index="0" bw="66" slack="0"/>
<pin id="557627" dir="0" index="1" bw="36" slack="7"/>
<pin id="557628" dir="0" index="2" bw="1" slack="0"/>
<pin id="557629" dir="1" index="3" bw="66" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="r_V_6/12 "/>
</bind>
</comp>

<comp id="847" class="1004" name="sext_ln1497_fu_847">
<pin_list>
<pin id="552559" dir="0" index="0" bw="66" slack="0"/>
<pin id="552560" dir="1" index="1" bw="73" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1497/12 "/>
</bind>
</comp>

<comp id="851" class="1004" name="grp_fu_851">
<pin_list>
<pin id="33972" dir="0" index="0" bw="73" slack="0"/>
<pin id="33973" dir="0" index="1" bw="73" slack="0"/>
<pin id="33974" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln1497_1/7 icmp_ln1497/12 "/>
</bind>
</comp>

<comp id="856" class="1004" name="xor_ln1497_fu_856">
<pin_list>
<pin id="562369" dir="0" index="0" bw="1" slack="0"/>
<pin id="562370" dir="0" index="1" bw="1" slack="0"/>
<pin id="562371" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln1497/12 "/>
</bind>
</comp>

<comp id="862" class="1004" name="or_ln1497_fu_862">
<pin_list>
<pin id="560874" dir="0" index="0" bw="1" slack="5"/>
<pin id="560875" dir="0" index="1" bw="1" slack="0"/>
<pin id="560876" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln1497/12 "/>
</bind>
</comp>

<comp id="867" class="1005" name="p_Result_9_reg_867">
<pin_list>
<pin id="868" dir="0" index="0" bw="1" slack="1"/>
<pin id="869" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="p_Result_9 "/>
</bind>
</comp>

<comp id="879" class="1005" name="p_Val2_13_reg_879">
<pin_list>
<pin id="880" dir="0" index="0" bw="36" slack="2"/>
<pin id="881" dir="1" index="1" bw="36" slack="2"/>
</pin_list>
<bind>
<opset="p_Val2_13 "/>
</bind>
</comp>

<comp id="891" class="1005" name="tmp_20_reg_891">
<pin_list>
<pin id="892" dir="0" index="0" bw="1" slack="1"/>
<pin id="893" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="tmp_20 "/>
</bind>
</comp>

<comp id="897" class="1005" name="p_Result_10_reg_897">
<pin_list>
<pin id="898" dir="0" index="0" bw="1" slack="1"/>
<pin id="899" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="p_Result_10 "/>
</bind>
</comp>

<comp id="903" class="1005" name="p_Result_1_reg_903">
<pin_list>
<pin id="904" dir="0" index="0" bw="4" slack="1"/>
<pin id="905" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="p_Result_1 "/>
</bind>
</comp>

<comp id="908" class="1005" name="reg_908">
<pin_list>
<pin id="909" dir="0" index="0" bw="73" slack="1"/>
<pin id="910" dir="1" index="1" bw="73" slack="1"/>
</pin_list>
<bind>
<opset="r_V_4 p_Val2_12 r_V r_V_2 r_V_11 r_V_5 ret_V_4 "/>
</bind>
</comp>

<comp id="917" class="1005" name="reg_917">
<pin_list>
<pin id="918" dir="0" index="0" bw="73" slack="1"/>
<pin id="919" dir="1" index="1" bw="73" slack="1"/>
</pin_list>
<bind>
<opset="sext_ln1118 trunc_ln718 y2_V_1 q_V_1 xp1_V ret_V trunc_ln718_1 ret_V_6 "/>
</bind>
</comp>

<comp id="923" class="1005" name="p_Result_s_reg_923">
<pin_list>
<pin id="924" dir="0" index="0" bw="1" slack="2"/>
<pin id="925" dir="1" index="1" bw="1" slack="2"/>
</pin_list>
<bind>
<opset="p_Result_s "/>
</bind>
</comp>

<comp id="939" class="1005" name="p_Result_s_15_reg_939">
<pin_list>
<pin id="940" dir="0" index="0" bw="3" slack="1"/>
<pin id="941" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="p_Result_s_15 "/>
</bind>
</comp>

<comp id="957" class="1005" name="p_Result_3_reg_957">
<pin_list>
<pin id="958" dir="0" index="0" bw="1" slack="1"/>
<pin id="959" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="p_Result_3 "/>
</bind>
</comp>

<comp id="964" class="1005" name="carry_1_reg_964">
<pin_list>
<pin id="965" dir="0" index="0" bw="1" slack="1"/>
<pin id="966" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="carry_1 "/>
</bind>
</comp>

<comp id="970" class="1005" name="Range1_all_ones_reg_970">
<pin_list>
<pin id="971" dir="0" index="0" bw="1" slack="1"/>
<pin id="972" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="Range1_all_ones "/>
</bind>
</comp>

<comp id="975" class="1005" name="Range2_all_ones_reg_975">
<pin_list>
<pin id="976" dir="0" index="0" bw="1" slack="1"/>
<pin id="977" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="Range2_all_ones "/>
</bind>
</comp>

<comp id="982" class="1005" name="reg_982">
<pin_list>
<pin id="983" dir="0" index="0" bw="72" slack="1"/>
<pin id="984" dir="1" index="1" bw="72" slack="1"/>
</pin_list>
<bind>
<opset="p_Val2_6 r_V_7 select_ln340_7 "/>
</bind>
</comp>

<comp id="987" class="1005" name="Range1_all_zeros_reg_987">
<pin_list>
<pin id="988" dir="0" index="0" bw="1" slack="1"/>
<pin id="989" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="Range1_all_zeros "/>
</bind>
</comp>

<comp id="1017" class="1005" name="r_2_reg_1017">
<pin_list>
<pin id="1018" dir="0" index="0" bw="1" slack="1"/>
<pin id="1019" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="r_2 "/>
</bind>
</comp>

<comp id="1023" class="1005" name="p_Result_6_reg_1023">
<pin_list>
<pin id="1024" dir="0" index="0" bw="1" slack="1"/>
<pin id="1025" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="p_Result_6 "/>
</bind>
</comp>

<comp id="1028" class="1005" name="Range1_all_ones_2_reg_1028">
<pin_list>
<pin id="1029" dir="0" index="0" bw="1" slack="1"/>
<pin id="1030" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="Range1_all_ones_2 "/>
</bind>
</comp>

<comp id="1033" class="1005" name="Range2_all_ones_1_reg_1033">
<pin_list>
<pin id="1034" dir="0" index="0" bw="1" slack="1"/>
<pin id="1035" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="Range2_all_ones_1 "/>
</bind>
</comp>

<comp id="1045" class="1005" name="Range1_all_zeros_1_reg_1045">
<pin_list>
<pin id="1046" dir="0" index="0" bw="1" slack="2"/>
<pin id="1047" dir="1" index="1" bw="1" slack="2"/>
</pin_list>
<bind>
<opset="Range1_all_zeros_1 "/>
</bind>
</comp>

<comp id="1056" class="1005" name="p_Result_8_reg_1056">
<pin_list>
<pin id="1057" dir="0" index="0" bw="1" slack="1"/>
<pin id="1058" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="p_Result_8 "/>
</bind>
</comp>

<comp id="1061" class="1005" name="carry_3_reg_1061">
<pin_list>
<pin id="1062" dir="0" index="0" bw="1" slack="1"/>
<pin id="1063" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="carry_3 "/>
</bind>
</comp>

<comp id="1066" class="1005" name="xor_ln785_3_reg_1066">
<pin_list>
<pin id="1067" dir="0" index="0" bw="1" slack="1"/>
<pin id="1068" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="xor_ln785_3 "/>
</bind>
</comp>

<comp id="1071" class="1005" name="and_ln781_1_reg_1071">
<pin_list>
<pin id="1072" dir="0" index="0" bw="1" slack="1"/>
<pin id="1073" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="and_ln781_1 "/>
</bind>
</comp>

<comp id="1077" class="1005" name="underflow_2_reg_1077">
<pin_list>
<pin id="1078" dir="0" index="0" bw="1" slack="1"/>
<pin id="1079" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="underflow_2 "/>
</bind>
</comp>

<comp id="1082" class="1005" name="and_ln786_3_reg_1082">
<pin_list>
<pin id="1083" dir="0" index="0" bw="1" slack="1"/>
<pin id="1084" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="and_ln786_3 "/>
</bind>
</comp>

<comp id="1088" class="1005" name="icmp_ln1497_1_reg_1088">
<pin_list>
<pin id="1089" dir="0" index="0" bw="1" slack="5"/>
<pin id="1090" dir="1" index="1" bw="1" slack="5"/>
</pin_list>
<bind>
<opset="icmp_ln1497_1 "/>
</bind>
</comp>

<comp id="1113" class="1005" name="reg_1113">
<pin_list>
<pin id="1114" dir="0" index="0" bw="72" slack="1"/>
<pin id="1115" dir="1" index="1" bw="72" slack="1"/>
</pin_list>
<bind>
<opset="r_V_9 r_V_10 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="70"><net_src comp="4" pin="0"/><net_sink comp="66" pin=0"/></net>

<net id="71"><net_src comp="2" pin="0"/><net_sink comp="66" pin=1"/></net>

<net id="76"><net_src comp="4" pin="0"/><net_sink comp="72" pin=0"/></net>

<net id="77"><net_src comp="0" pin="0"/><net_sink comp="72" pin=1"/></net>

<net id="37233"><net_src comp="60" pin="0"/><net_sink comp="851" pin=1"/></net>

<net id="41392"><net_src comp="20" pin="0"/><net_sink comp="150" pin=1"/></net>

<net id="41687"><net_src comp="22" pin="0"/><net_sink comp="158" pin=1"/></net>

<net id="91336"><net_src comp="150" pin="3"/><net_sink comp="807" pin=1"/></net>

<net id="91337"><net_src comp="158" pin="3"/><net_sink comp="807" pin=2"/></net>

<net id="118178"><net_src comp="46" pin="0"/><net_sink comp="569" pin=1"/></net>

<net id="122548"><net_src comp="14" pin="0"/><net_sink comp="194" pin=0"/></net>

<net id="122550"><net_src comp="16" pin="0"/><net_sink comp="194" pin=2"/></net>

<net id="128859"><net_src comp="158" pin="3"/><net_sink comp="533" pin=2"/></net>

<net id="129031"><net_src comp="150" pin="3"/><net_sink comp="533" pin=1"/></net>

<net id="140224"><net_src comp="18" pin="0"/><net_sink comp="703" pin=1"/></net>

<net id="161106"><net_src comp="194" pin="3"/><net_sink comp="703" pin=0"/></net>

<net id="504121"><net_src comp="14" pin="0"/><net_sink comp="401" pin=0"/></net>

<net id="504123"><net_src comp="16" pin="0"/><net_sink comp="401" pin=2"/></net>

<net id="539642"><net_src comp="18" pin="0"/><net_sink comp="743" pin=1"/></net>

<net id="550344"><net_src comp="82" pin="2"/><net_sink comp="1113" pin=0"/></net>

<net id="551884"><net_src comp="306" pin="1"/><net_sink comp="82" pin=0"/></net>

<net id="551885"><net_src comp="306" pin="1"/><net_sink comp="82" pin=1"/></net>

<net id="551932"><net_src comp="315" pin="1"/><net_sink comp="309" pin=0"/></net>

<net id="551933"><net_src comp="315" pin="1"/><net_sink comp="309" pin=1"/></net>

<net id="552006"><net_src comp="40" pin="0"/><net_sink comp="324" pin=0"/></net>

<net id="552008"><net_src comp="42" pin="0"/><net_sink comp="324" pin=2"/></net>

<net id="552009"><net_src comp="44" pin="0"/><net_sink comp="324" pin=3"/></net>

<net id="552182"><net_src comp="32" pin="0"/><net_sink comp="574" pin=0"/></net>

<net id="552184"><net_src comp="34" pin="0"/><net_sink comp="574" pin=2"/></net>

<net id="552185"><net_src comp="30" pin="0"/><net_sink comp="574" pin=3"/></net>

<net id="552346"><net_src comp="40" pin="0"/><net_sink comp="617" pin=0"/></net>

<net id="552348"><net_src comp="42" pin="0"/><net_sink comp="617" pin=2"/></net>

<net id="552349"><net_src comp="44" pin="0"/><net_sink comp="617" pin=3"/></net>

<net id="552393"><net_src comp="807" pin="3"/><net_sink comp="815" pin=0"/></net>

<net id="552477"><net_src comp="828" pin="1"/><net_sink comp="309" pin=1"/></net>

<net id="552521"><net_src comp="831" pin="1"/><net_sink comp="309" pin=0"/></net>

<net id="552562"><net_src comp="847" pin="1"/><net_sink comp="851" pin=0"/></net>

<net id="552676"><net_src comp="6" pin="0"/><net_sink comp="375" pin=0"/></net>

<net id="552682"><net_src comp="12" pin="0"/><net_sink comp="106" pin=0"/></net>

<net id="552683"><net_src comp="72" pin="2"/><net_sink comp="106" pin=1"/></net>

<net id="553496"><net_src comp="66" pin="2"/><net_sink comp="78" pin=0"/></net>

<net id="553497"><net_src comp="78" pin="1"/><net_sink comp="82" pin=0"/></net>

<net id="553498"><net_src comp="78" pin="1"/><net_sink comp="82" pin=1"/></net>

<net id="553502"><net_src comp="72" pin="2"/><net_sink comp="88" pin=0"/></net>

<net id="553503"><net_src comp="88" pin="1"/><net_sink comp="375" pin=1"/></net>

<net id="553649"><net_src comp="8" pin="0"/><net_sink comp="98" pin=0"/></net>

<net id="553650"><net_src comp="375" pin="2"/><net_sink comp="98" pin=1"/></net>

<net id="553651"><net_src comp="10" pin="0"/><net_sink comp="98" pin=2"/></net>

<net id="553659"><net_src comp="14" pin="0"/><net_sink comp="112" pin=0"/></net>

<net id="553660"><net_src comp="106" pin="2"/><net_sink comp="112" pin=1"/></net>

<net id="553661"><net_src comp="16" pin="0"/><net_sink comp="112" pin=2"/></net>

<net id="554218"><net_src comp="112" pin="3"/><net_sink comp="120" pin=0"/></net>

<net id="554219"><net_src comp="18" pin="0"/><net_sink comp="120" pin=1"/></net>

<net id="554224"><net_src comp="98" pin="3"/><net_sink comp="132" pin=0"/></net>

<net id="554225"><net_src comp="112" pin="3"/><net_sink comp="132" pin=1"/></net>

<net id="555122"><net_src comp="18" pin="0"/><net_sink comp="214" pin=1"/></net>

<net id="555124"><net_src comp="214" pin="2"/><net_sink comp="246" pin=1"/></net>

<net id="555129"><net_src comp="18" pin="0"/><net_sink comp="229" pin=1"/></net>

<net id="555378"><net_src comp="210" pin="2"/><net_sink comp="219" pin=0"/></net>

<net id="555379"><net_src comp="214" pin="2"/><net_sink comp="219" pin=1"/></net>

<net id="555386"><net_src comp="225" pin="2"/><net_sink comp="229" pin=0"/></net>

<net id="555387"><net_src comp="225" pin="2"/><net_sink comp="246" pin=0"/></net>

<net id="555456"><net_src comp="496" pin="2"/><net_sink comp="158" pin=0"/></net>

<net id="555498"><net_src comp="82" pin="2"/><net_sink comp="282" pin=0"/></net>

<net id="555502"><net_src comp="82" pin="2"/><net_sink comp="541" pin=0"/></net>

<net id="555577"><net_src comp="32" pin="0"/><net_sink comp="286" pin=0"/></net>

<net id="555578"><net_src comp="82" pin="2"/><net_sink comp="286" pin=1"/></net>

<net id="555579"><net_src comp="34" pin="0"/><net_sink comp="286" pin=2"/></net>

<net id="555580"><net_src comp="30" pin="0"/><net_sink comp="286" pin=3"/></net>

<net id="555587"><net_src comp="36" pin="0"/><net_sink comp="296" pin=0"/></net>

<net id="555588"><net_src comp="82" pin="2"/><net_sink comp="296" pin=1"/></net>

<net id="555589"><net_src comp="38" pin="0"/><net_sink comp="296" pin=2"/></net>

<net id="555590"><net_src comp="30" pin="0"/><net_sink comp="296" pin=3"/></net>

<net id="555600"><net_src comp="36" pin="0"/><net_sink comp="590" pin=0"/></net>

<net id="555602"><net_src comp="38" pin="0"/><net_sink comp="590" pin=2"/></net>

<net id="555603"><net_src comp="30" pin="0"/><net_sink comp="590" pin=3"/></net>

<net id="555647"><net_src comp="28" pin="0"/><net_sink comp="333" pin=0"/></net>

<net id="555649"><net_src comp="42" pin="0"/><net_sink comp="333" pin=2"/></net>

<net id="555655"><net_src comp="28" pin="0"/><net_sink comp="345" pin=0"/></net>

<net id="555657"><net_src comp="44" pin="0"/><net_sink comp="345" pin=2"/></net>

<net id="555742"><net_src comp="28" pin="0"/><net_sink comp="358" pin=0"/></net>

<net id="555744"><net_src comp="48" pin="0"/><net_sink comp="358" pin=2"/></net>

<net id="556269"><net_src comp="50" pin="0"/><net_sink comp="414" pin=1"/></net>

<net id="556275"><net_src comp="52" pin="0"/><net_sink comp="409" pin=1"/></net>

<net id="556300"><net_src comp="590" pin="4"/><net_sink comp="606" pin=0"/></net>

<net id="556301"><net_src comp="54" pin="0"/><net_sink comp="606" pin=1"/></net>

<net id="556668"><net_src comp="447" pin="3"/><net_sink comp="479" pin=1"/></net>

<net id="556749"><net_src comp="18" pin="0"/><net_sink comp="436" pin=1"/></net>

<net id="556754"><net_src comp="424" pin="3"/><net_sink comp="457" pin=0"/></net>

<net id="556755"><net_src comp="18" pin="0"/><net_sink comp="457" pin=1"/></net>

<net id="557101"><net_src comp="436" pin="2"/><net_sink comp="442" pin=1"/></net>

<net id="557102"><net_src comp="442" pin="2"/><net_sink comp="447" pin=1"/></net>

<net id="557126"><net_src comp="229" pin="2"/><net_sink comp="235" pin=1"/></net>

<net id="557423"><net_src comp="453" pin="2"/><net_sink comp="513" pin=1"/></net>

<net id="557439"><net_src comp="457" pin="2"/><net_sink comp="463" pin=1"/></net>

<net id="557440"><net_src comp="463" pin="2"/><net_sink comp="473" pin=0"/></net>

<net id="557444"><net_src comp="453" pin="2"/><net_sink comp="484" pin=0"/></net>

<net id="557445"><net_src comp="479" pin="2"/><net_sink comp="484" pin=1"/></net>

<net id="557499"><net_src comp="496" pin="2"/><net_sink comp="501" pin=0"/></net>

<net id="557500"><net_src comp="473" pin="2"/><net_sink comp="501" pin=1"/></net>

<net id="557501"><net_src comp="501" pin="2"/><net_sink comp="150" pin=0"/></net>

<net id="557505"><net_src comp="479" pin="2"/><net_sink comp="507" pin=0"/></net>

<net id="557507"><net_src comp="507" pin="2"/><net_sink comp="513" pin=0"/></net>

<net id="557514"><net_src comp="112" pin="3"/><net_sink comp="144" pin=0"/></net>

<net id="557523"><net_src comp="235" pin="2"/><net_sink comp="240" pin=0"/></net>

<net id="557524"><net_src comp="219" pin="2"/><net_sink comp="240" pin=1"/></net>

<net id="557570"><net_src comp="780" pin="2"/><net_sink comp="150" pin=0"/></net>

<net id="557586"><net_src comp="785" pin="2"/><net_sink comp="789" pin=0"/></net>

<net id="557588"><net_src comp="789" pin="2"/><net_sink comp="807" pin=0"/></net>

<net id="557622"><net_src comp="56" pin="0"/><net_sink comp="545" pin=0"/></net>

<net id="557624"><net_src comp="58" pin="0"/><net_sink comp="545" pin=2"/></net>

<net id="557625"><net_src comp="545" pin="3"/><net_sink comp="552" pin=0"/></net>

<net id="557630"><net_src comp="62" pin="0"/><net_sink comp="840" pin=0"/></net>

<net id="557632"><net_src comp="64" pin="0"/><net_sink comp="840" pin=2"/></net>

<net id="557633"><net_src comp="840" pin="3"/><net_sink comp="847" pin=0"/></net>

<net id="557677"><net_src comp="574" pin="4"/><net_sink comp="600" pin=0"/></net>

<net id="557678"><net_src comp="50" pin="0"/><net_sink comp="600" pin=1"/></net>

<net id="557683"><net_src comp="590" pin="4"/><net_sink comp="584" pin=0"/></net>

<net id="557684"><net_src comp="52" pin="0"/><net_sink comp="584" pin=1"/></net>

<net id="557693"><net_src comp="54" pin="0"/><net_sink comp="419" pin=1"/></net>

<net id="557707"><net_src comp="552" pin="1"/><net_sink comp="106" pin=0"/></net>

<net id="557723"><net_src comp="552" pin="1"/><net_sink comp="92" pin=0"/></net>

<net id="557726"><net_src comp="92" pin="2"/><net_sink comp="574" pin=1"/></net>

<net id="557727"><net_src comp="92" pin="2"/><net_sink comp="590" pin=1"/></net>

<net id="557861"><net_src comp="28" pin="0"/><net_sink comp="626" pin=0"/></net>

<net id="557863"><net_src comp="42" pin="0"/><net_sink comp="626" pin=2"/></net>

<net id="557869"><net_src comp="28" pin="0"/><net_sink comp="633" pin=0"/></net>

<net id="557871"><net_src comp="44" pin="0"/><net_sink comp="633" pin=2"/></net>

<net id="558064"><net_src comp="28" pin="0"/><net_sink comp="645" pin=0"/></net>

<net id="558066"><net_src comp="48" pin="0"/><net_sink comp="645" pin=2"/></net>

<net id="558236"><net_src comp="14" pin="0"/><net_sink comp="688" pin=0"/></net>

<net id="558238"><net_src comp="16" pin="0"/><net_sink comp="688" pin=2"/></net>

<net id="558284"><net_src comp="28" pin="0"/><net_sink comp="561" pin=0"/></net>

<net id="558286"><net_src comp="30" pin="0"/><net_sink comp="561" pin=2"/></net>

<net id="558419"><net_src comp="18" pin="0"/><net_sink comp="676" pin=1"/></net>

<net id="558425"><net_src comp="18" pin="0"/><net_sink comp="726" pin=1"/></net>

<net id="558432"><net_src comp="98" pin="3"/><net_sink comp="138" pin=0"/></net>

<net id="558433"><net_src comp="18" pin="0"/><net_sink comp="138" pin=1"/></net>

<net id="558434"><net_src comp="138" pin="2"/><net_sink comp="144" pin=1"/></net>

<net id="558445"><net_src comp="18" pin="0"/><net_sink comp="468" pin=1"/></net>

<net id="558446"><net_src comp="468" pin="2"/><net_sink comp="473" pin=1"/></net>

<net id="558447"><net_src comp="468" pin="2"/><net_sink comp="507" pin=1"/></net>

<net id="558453"><net_src comp="484" pin="2"/><net_sink comp="490" pin=0"/></net>

<net id="558454"><net_src comp="18" pin="0"/><net_sink comp="490" pin=1"/></net>

<net id="558455"><net_src comp="490" pin="2"/><net_sink comp="496" pin=1"/></net>

<net id="558502"><net_src comp="831" pin="1"/><net_sink comp="917" pin=0"/></net>

<net id="558503"><net_src comp="917" pin="1"/><net_sink comp="309" pin=0"/></net>

<net id="558504"><net_src comp="828" pin="1"/><net_sink comp="908" pin=0"/></net>

<net id="558505"><net_src comp="908" pin="1"/><net_sink comp="309" pin=1"/></net>

<net id="558709"><net_src comp="879" pin="1"/><net_sink comp="306" pin=0"/></net>

<net id="558710"><net_src comp="879" pin="1"/><net_sink comp="819" pin=0"/></net>

<net id="558715"><net_src comp="867" pin="1"/><net_sink comp="214" pin=0"/></net>

<net id="558716"><net_src comp="867" pin="1"/><net_sink comp="235" pin=0"/></net>

<net id="558721"><net_src comp="891" pin="1"/><net_sink comp="210" pin=1"/></net>

<net id="558722"><net_src comp="891" pin="1"/><net_sink comp="225" pin=0"/></net>

<net id="558726"><net_src comp="194" pin="3"/><net_sink comp="897" pin=0"/></net>

<net id="558727"><net_src comp="897" pin="1"/><net_sink comp="210" pin=0"/></net>

<net id="558728"><net_src comp="897" pin="1"/><net_sink comp="225" pin=1"/></net>

<net id="558732"><net_src comp="296" pin="4"/><net_sink comp="903" pin=0"/></net>

<net id="558733"><net_src comp="903" pin="1"/><net_sink comp="409" pin=0"/></net>

<net id="558734"><net_src comp="903" pin="1"/><net_sink comp="419" pin=0"/></net>

<net id="558788"><net_src comp="923" pin="1"/><net_sink comp="468" pin=0"/></net>

<net id="558789"><net_src comp="923" pin="1"/><net_sink comp="496" pin=0"/></net>

<net id="558797"><net_src comp="401" pin="3"/><net_sink comp="957" pin=0"/></net>

<net id="558798"><net_src comp="957" pin="1"/><net_sink comp="463" pin=0"/></net>

<net id="558799"><net_src comp="957" pin="1"/><net_sink comp="479" pin=0"/></net>

<net id="558805"><net_src comp="964" pin="1"/><net_sink comp="424" pin=0"/></net>

<net id="558806"><net_src comp="964" pin="1"/><net_sink comp="447" pin=0"/></net>

<net id="558807"><net_src comp="964" pin="1"/><net_sink comp="453" pin=0"/></net>

<net id="558812"><net_src comp="409" pin="2"/><net_sink comp="970" pin=0"/></net>

<net id="558813"><net_src comp="970" pin="1"/><net_sink comp="424" pin=1"/></net>

<net id="558814"><net_src comp="970" pin="1"/><net_sink comp="447" pin=2"/></net>

<net id="558815"><net_src comp="970" pin="1"/><net_sink comp="453" pin=1"/></net>

<net id="558818"><net_src comp="414" pin="2"/><net_sink comp="975" pin=0"/></net>

<net id="558819"><net_src comp="975" pin="1"/><net_sink comp="442" pin=0"/></net>

<net id="558836"><net_src comp="419" pin="2"/><net_sink comp="987" pin=0"/></net>

<net id="558837"><net_src comp="987" pin="1"/><net_sink comp="424" pin=2"/></net>

<net id="558840"><net_src comp="569" pin="2"/><net_sink comp="1017" pin=0"/></net>

<net id="558846"><net_src comp="1023" pin="1"/><net_sink comp="726" pin=0"/></net>

<net id="558852"><net_src comp="584" pin="2"/><net_sink comp="1028" pin=0"/></net>

<net id="558855"><net_src comp="1028" pin="1"/><net_sink comp="759" pin=1"/></net>

<net id="558858"><net_src comp="600" pin="2"/><net_sink comp="1033" pin=0"/></net>

<net id="558862"><net_src comp="606" pin="2"/><net_sink comp="1045" pin=0"/></net>

<net id="558863"><net_src comp="1045" pin="1"/><net_sink comp="759" pin=2"/></net>

<net id="558866"><net_src comp="688" pin="3"/><net_sink comp="1056" pin=0"/></net>

<net id="558867"><net_src comp="1056" pin="1"/><net_sink comp="770" pin=0"/></net>

<net id="558871"><net_src comp="1061" pin="1"/><net_sink comp="759" pin=0"/></net>

<net id="558875"><net_src comp="726" pin="2"/><net_sink comp="1066" pin=0"/></net>

<net id="558877"><net_src comp="1066" pin="1"/><net_sink comp="785" pin=1"/></net>

<net id="558881"><net_src comp="1071" pin="1"/><net_sink comp="789" pin=1"/></net>

<net id="558886"><net_src comp="1077" pin="1"/><net_sink comp="780" pin=0"/></net>

<net id="558887"><net_src comp="1077" pin="1"/><net_sink comp="158" pin=0"/></net>

<net id="558891"><net_src comp="1082" pin="1"/><net_sink comp="785" pin=0"/></net>

<net id="558894"><net_src comp="851" pin="2"/><net_sink comp="1088" pin=0"/></net>

<net id="559202"><net_src comp="1113" pin="1"/><net_sink comp="324" pin=1"/></net>

<net id="559203"><net_src comp="1113" pin="1"/><net_sink comp="333" pin=1"/></net>

<net id="559204"><net_src comp="1113" pin="1"/><net_sink comp="345" pin=1"/></net>

<net id="559205"><net_src comp="1113" pin="1"/><net_sink comp="358" pin=1"/></net>

<net id="560683"><net_src comp="1033" pin="1"/><net_sink comp="709" pin=0"/></net>

<net id="560684"><net_src comp="676" pin="2"/><net_sink comp="709" pin=1"/></net>

<net id="560694"><net_src comp="1028" pin="1"/><net_sink comp="721" pin=1"/></net>

<net id="560696"><net_src comp="721" pin="2"/><net_sink comp="1071" pin=0"/></net>

<net id="560704"><net_src comp="688" pin="3"/><net_sink comp="731" pin=0"/></net>

<net id="560707"><net_src comp="731" pin="2"/><net_sink comp="1082" pin=0"/></net>

<net id="560714"><net_src comp="1023" pin="1"/><net_sink comp="749" pin=0"/></net>

<net id="560715"><net_src comp="743" pin="2"/><net_sink comp="749" pin=1"/></net>

<net id="560716"><net_src comp="749" pin="2"/><net_sink comp="1077" pin=0"/></net>

<net id="560746"><net_src comp="703" pin="2"/><net_sink comp="682" pin=1"/></net>

<net id="560844"><net_src comp="1017" pin="1"/><net_sink comp="640" pin=0"/></net>

<net id="560845"><net_src comp="626" pin="3"/><net_sink comp="640" pin=1"/></net>

<net id="560862"><net_src comp="721" pin="2"/><net_sink comp="737" pin=0"/></net>

<net id="560863"><net_src comp="731" pin="2"/><net_sink comp="737" pin=1"/></net>

<net id="560864"><net_src comp="737" pin="2"/><net_sink comp="743" pin=0"/></net>

<net id="560877"><net_src comp="1088" pin="1"/><net_sink comp="862" pin=0"/></net>

<net id="561256"><net_src comp="235" pin="2"/><net_sink comp="158" pin=0"/></net>

<net id="561482"><net_src comp="8" pin="0"/><net_sink comp="180" pin=0"/></net>

<net id="561484"><net_src comp="10" pin="0"/><net_sink comp="180" pin=2"/></net>

<net id="561485"><net_src comp="180" pin="3"/><net_sink comp="867" pin=0"/></net>

<net id="561494"><net_src comp="8" pin="0"/><net_sink comp="202" pin=0"/></net>

<net id="561496"><net_src comp="10" pin="0"/><net_sink comp="202" pin=2"/></net>

<net id="561497"><net_src comp="202" pin="3"/><net_sink comp="891" pin=0"/></net>

<net id="561524"><net_src comp="28" pin="0"/><net_sink comp="696" pin=0"/></net>

<net id="561526"><net_src comp="38" pin="0"/><net_sink comp="696" pin=2"/></net>

<net id="561527"><net_src comp="696" pin="3"/><net_sink comp="676" pin=0"/></net>

<net id="561719"><net_src comp="645" pin="3"/><net_sink comp="652" pin=0"/></net>

<net id="561720"><net_src comp="640" pin="2"/><net_sink comp="652" pin=1"/></net>

<net id="561721"><net_src comp="652" pin="2"/><net_sink comp="658" pin=0"/></net>

<net id="562015"><net_src comp="132" pin="2"/><net_sink comp="150" pin=0"/></net>

<net id="562016"><net_src comp="106" pin="2"/><net_sink comp="150" pin=2"/></net>

<net id="562026"><net_src comp="106" pin="2"/><net_sink comp="158" pin=2"/></net>

<net id="562037"><net_src comp="144" pin="2"/><net_sink comp="533" pin=0"/></net>

<net id="562038"><net_src comp="533" pin="3"/><net_sink comp="879" pin=0"/></net>

<net id="562074"><net_src comp="240" pin="2"/><net_sink comp="150" pin=0"/></net>

<net id="562093"><net_src comp="246" pin="2"/><net_sink comp="533" pin=0"/></net>

<net id="562123"><net_src comp="513" pin="2"/><net_sink comp="533" pin=0"/></net>

<net id="562162"><net_src comp="709" pin="2"/><net_sink comp="252" pin=1"/></net>

<net id="562163"><net_src comp="1028" pin="1"/><net_sink comp="252" pin=2"/></net>

<net id="562164"><net_src comp="252" pin="3"/><net_sink comp="731" pin=1"/></net>

<net id="562277"><net_src comp="282" pin="1"/><net_sink comp="917" pin=0"/></net>

<net id="562278"><net_src comp="917" pin="1"/><net_sink comp="569" pin=0"/></net>

<net id="562279"><net_src comp="286" pin="4"/><net_sink comp="939" pin=0"/></net>

<net id="562280"><net_src comp="939" pin="1"/><net_sink comp="414" pin=0"/></net>

<net id="562285"><net_src comp="917" pin="1"/><net_sink comp="150" pin=2"/></net>

<net id="562286"><net_src comp="917" pin="1"/><net_sink comp="158" pin=2"/></net>

<net id="562290"><net_src comp="569" pin="2"/><net_sink comp="352" pin=0"/></net>

<net id="562291"><net_src comp="333" pin="3"/><net_sink comp="352" pin=1"/></net>

<net id="562293"><net_src comp="617" pin="4"/><net_sink comp="92" pin=0"/></net>

<net id="562294"><net_src comp="658" pin="1"/><net_sink comp="92" pin=1"/></net>

<net id="562295"><net_src comp="92" pin="2"/><net_sink comp="194" pin=1"/></net>

<net id="562296"><net_src comp="92" pin="2"/><net_sink comp="688" pin=1"/></net>

<net id="562297"><net_src comp="324" pin="4"/><net_sink comp="92" pin=0"/></net>

<net id="562298"><net_src comp="371" pin="1"/><net_sink comp="92" pin=1"/></net>

<net id="562299"><net_src comp="92" pin="2"/><net_sink comp="401" pin=1"/></net>

<net id="562300"><net_src comp="92" pin="2"/><net_sink comp="917" pin=0"/></net>

<net id="562301"><net_src comp="26" pin="0"/><net_sink comp="92" pin=0"/></net>

<net id="562302"><net_src comp="72" pin="2"/><net_sink comp="92" pin=1"/></net>

<net id="562303"><net_src comp="24" pin="0"/><net_sink comp="174" pin=0"/></net>

<net id="562304"><net_src comp="88" pin="1"/><net_sink comp="174" pin=1"/></net>

<net id="562305"><net_src comp="174" pin="2"/><net_sink comp="180" pin=1"/></net>

<net id="562306"><net_src comp="174" pin="2"/><net_sink comp="202" pin=1"/></net>

<net id="562307"><net_src comp="815" pin="1"/><net_sink comp="92" pin=0"/></net>

<net id="562308"><net_src comp="819" pin="1"/><net_sink comp="92" pin=1"/></net>

<net id="562312"><net_src comp="770" pin="2"/><net_sink comp="775" pin=0"/></net>

<net id="562313"><net_src comp="1066" pin="1"/><net_sink comp="775" pin=1"/></net>

<net id="562314"><net_src comp="775" pin="2"/><net_sink comp="780" pin=1"/></net>

<net id="562318"><net_src comp="358" pin="3"/><net_sink comp="365" pin=0"/></net>

<net id="562319"><net_src comp="352" pin="2"/><net_sink comp="365" pin=1"/></net>

<net id="562320"><net_src comp="365" pin="2"/><net_sink comp="371" pin=0"/></net>

<net id="562324"><net_src comp="98" pin="3"/><net_sink comp="126" pin=0"/></net>

<net id="562325"><net_src comp="120" pin="2"/><net_sink comp="126" pin=1"/></net>

<net id="562326"><net_src comp="126" pin="2"/><net_sink comp="158" pin=0"/></net>

<net id="562331"><net_src comp="28" pin="0"/><net_sink comp="429" pin=0"/></net>

<net id="562332"><net_src comp="1113" pin="1"/><net_sink comp="429" pin=1"/></net>

<net id="562333"><net_src comp="38" pin="0"/><net_sink comp="429" pin=2"/></net>

<net id="562334"><net_src comp="429" pin="3"/><net_sink comp="436" pin=0"/></net>

<net id="562335"><net_src comp="92" pin="2"/><net_sink comp="561" pin=1"/></net>

<net id="562336"><net_src comp="561" pin="3"/><net_sink comp="1023" pin=0"/></net>

<net id="562341"><net_src comp="28" pin="0"/><net_sink comp="274" pin=0"/></net>

<net id="562342"><net_src comp="82" pin="2"/><net_sink comp="274" pin=1"/></net>

<net id="562343"><net_src comp="30" pin="0"/><net_sink comp="274" pin=2"/></net>

<net id="562344"><net_src comp="274" pin="3"/><net_sink comp="923" pin=0"/></net>

<net id="562345"><net_src comp="917" pin="1"/><net_sink comp="831" pin=0"/></net>

<net id="562346"><net_src comp="807" pin="3"/><net_sink comp="908" pin=0"/></net>

<net id="562347"><net_src comp="908" pin="1"/><net_sink comp="828" pin=0"/></net>

<net id="562348"><net_src comp="533" pin="3"/><net_sink comp="982" pin=0"/></net>

<net id="562349"><net_src comp="982" pin="1"/><net_sink comp="545" pin=1"/></net>

<net id="562350"><net_src comp="982" pin="1"/><net_sink comp="840" pin=1"/></net>

<net id="562351"><net_src comp="1113" pin="1"/><net_sink comp="92" pin=1"/></net>

<net id="562352"><net_src comp="1113" pin="1"/><net_sink comp="645" pin=1"/></net>

<net id="562356"><net_src comp="759" pin="3"/><net_sink comp="764" pin=0"/></net>

<net id="562357"><net_src comp="18" pin="0"/><net_sink comp="764" pin=1"/></net>

<net id="562358"><net_src comp="764" pin="2"/><net_sink comp="770" pin=1"/></net>

<net id="562359"><net_src comp="633" pin="3"/><net_sink comp="682" pin=0"/></net>

<net id="562360"><net_src comp="682" pin="2"/><net_sink comp="252" pin=0"/></net>

<net id="562361"><net_src comp="682" pin="2"/><net_sink comp="721" pin=0"/></net>

<net id="562362"><net_src comp="682" pin="2"/><net_sink comp="1061" pin=0"/></net>

<net id="562366"><net_src comp="345" pin="3"/><net_sink comp="395" pin=0"/></net>

<net id="562367"><net_src comp="703" pin="2"/><net_sink comp="395" pin=1"/></net>

<net id="562368"><net_src comp="395" pin="2"/><net_sink comp="964" pin=0"/></net>

<net id="562372"><net_src comp="851" pin="2"/><net_sink comp="856" pin=0"/></net>

<net id="562373"><net_src comp="18" pin="0"/><net_sink comp="856" pin=1"/></net>

<net id="562374"><net_src comp="856" pin="2"/><net_sink comp="862" pin=1"/></net>

<net id="562375"><net_src comp="78" pin="1"/><net_sink comp="908" pin=0"/></net>

<net id="562376"><net_src comp="908" pin="1"/><net_sink comp="82" pin=0"/></net>

<net id="562377"><net_src comp="908" pin="1"/><net_sink comp="82" pin=1"/></net>

<net id="562378"><net_src comp="306" pin="1"/><net_sink comp="908" pin=0"/></net>

<net id="562379"><net_src comp="315" pin="1"/><net_sink comp="982" pin=0"/></net>

<net id="562380"><net_src comp="982" pin="1"/><net_sink comp="309" pin=0"/></net>

<net id="562381"><net_src comp="982" pin="1"/><net_sink comp="309" pin=1"/></net>

<net id="562382"><net_src comp="309" pin="2"/><net_sink comp="908" pin=0"/></net>

<net id="562383"><net_src comp="908" pin="1"/><net_sink comp="106" pin=1"/></net>

<net id="562384"><net_src comp="541" pin="1"/><net_sink comp="917" pin=0"/></net>

<net id="562385"><net_src comp="908" pin="1"/><net_sink comp="851" pin=1"/></net>

<net id="562386"><net_src comp="106" pin="2"/><net_sink comp="908" pin=0"/></net>

<net id="562387"><net_src comp="908" pin="1"/><net_sink comp="851" pin=0"/></net>

<net id="562388"><net_src comp="917" pin="1"/><net_sink comp="617" pin=1"/></net>

<net id="562389"><net_src comp="917" pin="1"/><net_sink comp="626" pin=1"/></net>

<net id="562390"><net_src comp="917" pin="1"/><net_sink comp="633" pin=1"/></net>

<net id="562391"><net_src comp="917" pin="1"/><net_sink comp="696" pin=1"/></net>

<net id="562392"><net_src comp="982" pin="1"/><net_sink comp="315" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
 - Input state : 
	Port: pretest : x_V | {1 }
	Port: pretest : y_V | {1 }
  - Chain level:
	State 1
		r_V_9 : 1
		ret_V_5 : 1
		p_Result_4 : 2
		p_Result_5 : 1
		xor_ln786_1 : 2
		underflow_1 : 2
		xor_ln340 : 3
		xor_ln340_1 : 3
		or_ln340_3 : 3
		select_ln340_1 : 3
		select_ln388_1 : 2
		p_Val2_13 : 3
		ret_V_7 : 1
		p_Result_9 : 2
		p_Result_10 : 1
		tmp_20 : 2
	State 2
		select_ln340_7 : 1
	State 3
		p_Result_s : 1
		trunc_ln718 : 1
		p_Result_s_15 : 1
		p_Result_1 : 1
		r_V_10 : 1
		r_V_11 : 1
	State 4
		r : 1
		and_ln412 : 1
		zext_ln415 : 1
		y2_V_1 : 2
		tmp_6 : 3
		xor_ln416 : 4
		carry_1 : 4
		p_Result_3 : 3
	State 5
		xor_ln779 : 1
		and_ln779 : 1
		deleted_ones : 1
		xor_ln785 : 1
		or_ln785 : 1
		overflow : 1
		and_ln786 : 2
		or_ln786 : 2
		xor_ln786 : 2
		underflow : 2
		or_ln340 : 2
		or_ln340_2 : 2
		or_ln340_1 : 2
		select_ln340 : 2
		select_ln388 : 2
		p_Val2_6 : 3
		trunc_ln718_1 : 1
	State 6
		sext_ln728 : 1
		ret_V_6 : 2
		p_Result_6 : 3
		tmp : 3
		Range2_all_ones_1 : 4
		tmp_1 : 3
		Range1_all_ones_2 : 4
		Range1_all_zeros_1 : 4
		ret_V_4 : 2
	State 7
		r_3 : 1
		and_ln412_1 : 1
		zext_ln415_1 : 1
		q_V_1 : 2
		tmp_15 : 3
		xor_ln416_1 : 4
		carry_3 : 4
		p_Result_8 : 3
		xor_ln779_1 : 1
		and_ln779_1 : 1
		deleted_ones_2 : 4
		and_ln781_1 : 4
		and_ln786_3 : 5
		or_ln786_1 : 5
		xor_ln786_2 : 5
		underflow_2 : 5
	State 8
		xor_ln785_2 : 1
		or_ln785_1 : 1
		overflow_1 : 1
		or_ln340_4 : 1
		select_ln340_2 : 1
		p_Val2_12 : 2
		lhs_V_1 : 3
		ret_V : 4
	State 9
		r_V_5 : 1
	State 10
	State 11
	State 12
		sext_ln1497 : 1
		icmp_ln1497 : 2
		xor_ln1497 : 3
		or_ln1497 : 3
		ret_ln26 : 3


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|---------------------------|---------|---------|---------|
| Operation|      Functional Unit      |  DSP48E |    FF   |   LUT   |
|----------|---------------------------|---------|---------|---------|
|    mul   |         grp_fu_82         |    4    |   224   |    84   |
|          |         grp_fu_309        |    4    |   232   |   120   |
|----------|---------------------------|---------|---------|---------|
|          |         grp_fu_92         |    0    |    0    |    79   |
|    add   |         grp_fu_106        |    0    |    0    |    79   |
|          |       ret_V_7_fu_174      |    0    |    0    |    43   |
|          |       ret_V_5_fu_375      |    0    |    0    |    43   |
|----------|---------------------------|---------|---------|---------|
|          |         grp_fu_150        |    0    |    0    |    36   |
|          |         grp_fu_158        |    0    |    0    |    36   |
|          |   deleted_ones_2_fu_252   |    0    |    0    |    2    |
|  select  |    deleted_zeros_fu_424   |    0    |    0    |    2    |
|          |    deleted_ones_fu_447    |    0    |    0    |    2    |
|          |         grp_fu_533        |    0    |    0    |    36   |
|          |   deleted_zeros_1_fu_759  |    0    |    0    |    2    |
|          |      p_Val2_12_fu_807     |    0    |    0    |    36   |
|----------|---------------------------|---------|---------|---------|
|          |   Range1_all_ones_fu_409  |    0    |    0    |    9    |
|          |   Range2_all_ones_fu_414  |    0    |    0    |    9    |
|          |  Range1_all_zeros_fu_419  |    0    |    0    |    9    |
|   icmp   |         grp_fu_569        |    0    |    0    |    18   |
|          |  Range1_all_ones_2_fu_584 |    0    |    0    |    9    |
|          |  Range2_all_ones_1_fu_600 |    0    |    0    |    9    |
|          | Range1_all_zeros_1_fu_606 |    0    |    0    |    9    |
|          |         grp_fu_851        |    0    |    0    |    50   |
|----------|---------------------------|---------|---------|---------|
|          |     underflow_1_fu_126    |    0    |    0    |    2    |
|          |     overflow_2_fu_219     |    0    |    0    |    2    |
|          |     and_ln786_5_fu_225    |    0    |    0    |    2    |
|          |     underflow_3_fu_235    |    0    |    0    |    2    |
|          |      and_ln412_fu_365     |    0    |    0    |    2    |
|          |       carry_1_fu_395      |    0    |    0    |    2    |
|          |      and_ln779_fu_442     |    0    |    0    |    2    |
|          |      and_ln781_fu_453     |    0    |    0    |    2    |
|    and   |      overflow_fu_473      |    0    |    0    |    2    |
|          |      and_ln786_fu_479     |    0    |    0    |    2    |
|          |      underflow_fu_496     |    0    |    0    |    2    |
|          |     and_ln412_1_fu_652    |    0    |    0    |    2    |
|          |       carry_3_fu_682      |    0    |    0    |    2    |
|          |     and_ln779_1_fu_709    |    0    |    0    |    2    |
|          |     and_ln781_1_fu_721    |    0    |    0    |    2    |
|          |     and_ln786_3_fu_731    |    0    |    0    |    2    |
|          |     underflow_2_fu_749    |    0    |    0    |    2    |
|          |     overflow_1_fu_775     |    0    |    0    |    2    |
|----------|---------------------------|---------|---------|---------|
|          |     or_ln340_3_fu_144     |    0    |    0    |    2    |
|          |     or_ln785_2_fu_210     |    0    |    0    |    2    |
|          |     or_ln340_7_fu_240     |    0    |    0    |    2    |
|          |     or_ln340_8_fu_246     |    0    |    0    |    2    |
|          |          r_fu_352         |    0    |    0    |    2    |
|          |      or_ln785_fu_463      |    0    |    0    |    2    |
|          |      or_ln786_fu_484      |    0    |    0    |    2    |
|          |      or_ln340_fu_501      |    0    |    0    |    2    |
|    or    |     or_ln340_2_fu_507     |    0    |    0    |    2    |
|          |     or_ln340_1_fu_513     |    0    |    0    |    2    |
|          |         r_3_fu_640        |    0    |    0    |    2    |
|          |     or_ln786_1_fu_737     |    0    |    0    |    2    |
|          |     or_ln785_1_fu_770     |    0    |    0    |    2    |
|          |     or_ln340_4_fu_780     |    0    |    0    |    2    |
|          |     or_ln340_5_fu_785     |    0    |    0    |    2    |
|          |     or_ln340_6_fu_789     |    0    |    0    |    2    |
|          |      or_ln1497_fu_862     |    0    |    0    |    2    |
|----------|---------------------------|---------|---------|---------|
|          |     xor_ln786_1_fu_120    |    0    |    0    |    2    |
|          |      xor_ln340_fu_132     |    0    |    0    |    2    |
|          |     xor_ln340_1_fu_138    |    0    |    0    |    2    |
|          |     xor_ln785_4_fu_214    |    0    |    0    |    2    |
|          |     xor_ln786_3_fu_229    |    0    |    0    |    2    |
|          |      xor_ln779_fu_436     |    0    |    0    |    2    |
|          |      xor_ln785_fu_457     |    0    |    0    |    2    |
|    xor   |     xor_ln785_1_fu_468    |    0    |    0    |    2    |
|          |      xor_ln786_fu_490     |    0    |    0    |    2    |
|          |     xor_ln779_1_fu_676    |    0    |    0    |    2    |
|          |         grp_fu_703        |    0    |    0    |    2    |
|          |     xor_ln785_3_fu_726    |    0    |    0    |    2    |
|          |     xor_ln786_2_fu_743    |    0    |    0    |    2    |
|          |     xor_ln785_2_fu_764    |    0    |    0    |    2    |
|          |     xor_ln1497_fu_856     |    0    |    0    |    2    |
|----------|---------------------------|---------|---------|---------|
|   read   |    y_V_read_read_fu_66    |    0    |    0    |    0    |
|          |    x_V_read_read_fu_72    |    0    |    0    |    0    |
|----------|---------------------------|---------|---------|---------|
|          |         r_V_fu_78         |    0    |    0    |    0    |
|          |        lhs_V_fu_88        |    0    |    0    |    0    |
|          |        r_V_2_fu_306       |    0    |    0    |    0    |
|          |        r_V_7_fu_315       |    0    |    0    |    0    |
|   sext   |     sext_ln728_fu_552     |    0    |    0    |    0    |
|          |       lhs_V_1_fu_815      |    0    |    0    |    0    |
|          |       rhs_V_1_fu_819      |    0    |    0    |    0    |
|          |        r_V_4_fu_828       |    0    |    0    |    0    |
|          |     sext_ln1118_fu_831    |    0    |    0    |    0    |
|          |     sext_ln1497_fu_847    |    0    |    0    |    0    |
|----------|---------------------------|---------|---------|---------|
|          |      p_Result_4_fu_98     |    0    |    0    |    0    |
|          |     p_Result_5_fu_112     |    0    |    0    |    0    |
|          |     p_Result_9_fu_180     |    0    |    0    |    0    |
|          |         grp_fu_194        |    0    |    0    |    0    |
|          |       tmp_20_fu_202       |    0    |    0    |    0    |
|          |     p_Result_s_fu_274     |    0    |    0    |    0    |
|          |        tmp_3_fu_333       |    0    |    0    |    0    |
|          |     p_Result_2_fu_345     |    0    |    0    |    0    |
| bitselect|        tmp_5_fu_358       |    0    |    0    |    0    |
|          |     p_Result_3_fu_401     |    0    |    0    |    0    |
|          |        tmp_8_fu_429       |    0    |    0    |    0    |
|          |     p_Result_6_fu_561     |    0    |    0    |    0    |
|          |       tmp_12_fu_626       |    0    |    0    |    0    |
|          |     p_Result_7_fu_633     |    0    |    0    |    0    |
|          |       tmp_14_fu_645       |    0    |    0    |    0    |
|          |     p_Result_8_fu_688     |    0    |    0    |    0    |
|          |       tmp_17_fu_696       |    0    |    0    |    0    |
|----------|---------------------------|---------|---------|---------|
|   trunc  |     trunc_ln718_fu_282    |    0    |    0    |    0    |
|          |    trunc_ln718_1_fu_541   |    0    |    0    |    0    |
|----------|---------------------------|---------|---------|---------|
|          |    p_Result_s_15_fu_286   |    0    |    0    |    0    |
|          |     p_Result_1_fu_296     |    0    |    0    |    0    |
|partselect|        y2_V_fu_324        |    0    |    0    |    0    |
|          |         tmp_fu_574        |    0    |    0    |    0    |
|          |        tmp_1_fu_590       |    0    |    0    |    0    |
|          |         q_V_fu_617        |    0    |    0    |    0    |
|----------|---------------------------|---------|---------|---------|
|   zext   |     zext_ln415_fu_371     |    0    |    0    |    0    |
|          |    zext_ln415_1_fu_658    |    0    |    0    |    0    |
|----------|---------------------------|---------|---------|---------|
|bitconcatenate|        rhs_V_fu_545       |    0    |    0    |    0    |
|          |        r_V_6_fu_840       |    0    |    0    |    0    |
|----------|---------------------------|---------|---------|---------|
|   Total  |                           |    8    |   456   |   822   |
|----------|---------------------------|---------|---------|---------|

Memories:
N/A

* Register list:
+---------------------------+--------+
|                           |   FF   |
+---------------------------+--------+
| Range1_all_ones_2_reg_1028|    1   |
|  Range1_all_ones_reg_970  |    1   |
|Range1_all_zeros_1_reg_1045|    1   |
|  Range1_all_zeros_reg_987 |    1   |
| Range2_all_ones_1_reg_1033|    1   |
|  Range2_all_ones_reg_975  |    1   |
|    and_ln781_1_reg_1071   |    1   |
|    and_ln786_3_reg_1082   |    1   |
|      carry_1_reg_964      |    1   |
|      carry_3_reg_1061     |    1   |
|   icmp_ln1497_1_reg_1088  |    1   |
|    p_Result_10_reg_897    |    1   |
|     p_Result_1_reg_903    |    4   |
|     p_Result_3_reg_957    |    1   |
|    p_Result_6_reg_1023    |    1   |
|    p_Result_8_reg_1056    |    1   |
|     p_Result_9_reg_867    |    1   |
|   p_Result_s_15_reg_939   |    3   |
|     p_Result_s_reg_923    |    1   |
|     p_Val2_13_reg_879     |   36   |
|        r_2_reg_1017       |    1   |
|          reg_1113         |   72   |
|          reg_908          |   73   |
|          reg_917          |   73   |
|          reg_982          |   72   |
|       tmp_20_reg_891      |    1   |
|    underflow_2_reg_1077   |    1   |
|    xor_ln785_3_reg_1066   |    1   |
+---------------------------+--------+
|           Total           |   354  |
+---------------------------+--------+

* Multiplexer (MUX) list: 
|------------|------|------|------|--------||---------||---------|
|    Comp    |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|------------|------|------|------|--------||---------||---------|
|  grp_fu_82 |  p0  |   3  |  36  |   108  ||    15   |
|  grp_fu_82 |  p1  |   3  |  36  |   108  ||    15   |
|  grp_fu_92 |  p0  |   5  |  68  |   340  ||    27   |
|  grp_fu_92 |  p1  |   5  |  72  |   360  ||    27   |
| grp_fu_106 |  p0  |   2  |  68  |   136  ||    9    |
| grp_fu_106 |  p1  |   2  |  72  |   144  ||    9    |
| grp_fu_150 |  p0  |   4  |   1  |    4   ||    21   |
| grp_fu_150 |  p2  |   2  |  36  |   72   ||    9    |
| grp_fu_158 |  p0  |   4  |   1  |    4   ||    21   |
| grp_fu_158 |  p2  |   2  |  36  |   72   ||    9    |
| grp_fu_309 |  p0  |   4  |  37  |   148  ||    21   |
| grp_fu_309 |  p1  |   4  |  36  |   144  ||    21   |
| grp_fu_533 |  p0  |   3  |   1  |    3   ||    15   |
| grp_fu_851 |  p0  |   2  |  73  |   146  ||    9    |
| grp_fu_851 |  p1  |   2  |  73  |   146  ||    9    |
|   reg_908  |  p0  |   6  |  73  |   438  ||    33   |
|   reg_917  |  p0  |   4  |  73  |   292  ||    21   |
|   reg_982  |  p0  |   2  |  72  |   144  ||    9    |
|------------|------|------|------|--------||---------||---------|
|    Total   |      |      |      |  2809  || 30.9812 ||   300   |
|------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           | DSP48E |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |    8   |    -   |   456  |   822  |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |   30   |    -   |   300  |
|  Register |    -   |    -   |   354  |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |    8   |   30   |   810  |  1122  |
+-----------+--------+--------+--------+--------+
