
                           Design Compiler Graphical 
                                 DC Ultra (TM)
                                  DFTMAX (TM)
                              Power Compiler (TM)
                                 DesignWare (R)
                                 DC Expert (TM)
                               Design Vision (TM)
                               HDL Compiler (TM)
                               VHDL Compiler (TM)
                                  DFT Compiler
                               Design Compiler(R)

                 Version V-2023.12 for linux64 - Nov 27, 2023 

                    Copyright (c) 1988 - 2023 Synopsys, Inc.
   This software and the associated documentation are proprietary to Synopsys,
 Inc. This software may only be used in accordance with the terms and conditions
 of a written license agreement with Synopsys, Inc. All other use, reproduction,
   or distribution of this software is strictly prohibited.  Licensed Products
     communicate with Synopsys servers for the purpose of providing software
    updates, detecting software piracy and verifying that customers are using
    Licensed Products in conformity with the applicable License Key for such
  Licensed Products. Synopsys will use information gathered in connection with
    this process to deliver software updates and pursue software pirates and
                                   infringers.

 Inclusivity & Diversity - Visit SolvNetPlus to read the "Synopsys Statement on
            Inclusivity and Diversity" (Refer to article 000036315 at
                        https://solvnetplus.synopsys.com)
Initializing...
Initializing gui preferences from file  /home/vlsi0217/.synopsys_dc_gui/preferences.tcl
Current time:       Thu Aug  1 06:10:47 2024
Hostname:           katsuo
CPU Model:          Intel(R) Xeon(R) E-2186G CPU @ 3.80GHz
CPU Details:        Cores = 12 : Sockets = 1 : Cache Size = 12288 KB : Freq = 1.11 GHz
OS:                 Linux 5.4.0-176-generic
RAM:                125 GB (Free  11 GB)
Swap:                 7 GB (Free   7 GB)
Work Filesystem:    / mounted to /dev/mapper/ubuntu--vg-ubuntu--lv
Tmp Filesystem:     / mounted to /dev/mapper/ubuntu--vg-ubuntu--lv
Work Disk:          904 GB (Free 455 GB)
Tmp Disk:           904 GB (Free 455 GB)

CPU Load: 1%, Ram Free: 11 GB, Swap Free: 7 GB, Work Disk Free: 455 GB, Tmp Disk Free: 455 GB
#
# Your design
#
set base_name "mips32"
mips32
set rtl_file  "mips32.v"
mips32.v
set clock_name "clk"
clk
set clock_period 10.0
10.0
#
# Libraries
#
set target_library "/home/cad/lib/NANGATE45/typical.db"
/home/cad/lib/NANGATE45/typical.db
set synthetic_library "dw_foundation.sldb"
dw_foundation.sldb
set link_library [concat "*" $target_library $synthetic_library]
* /home/cad/lib/NANGATE45/typical.db dw_foundation.sldb
set symbol_library "generic.sldb"
generic.sldb
define_design_lib WORK -path ./WORK
1
#
# Read RTL file(s)
#
analyze -format verilog $rtl_file
Running PRESTO HDLC
Compiling source file ./mips32.v
Warning:  ./mips32.v:238: Parameter keyword used in local parameter declaration. (VER-329)
Presto compilation completed successfully.
Loading db file '/home/cad/lib/NANGATE45/typical.db'
Information: Using CCS timing libraries. (TIM-024)
Loading db file '/home/cad/synopsys/syn/V-2023.12/libraries/syn/dw_foundation.sldb'
1
elaborate $base_name
Loading db file '/home/cad/synopsys/syn/V-2023.12/libraries/syn/gtech.db'
Loading db file '/home/cad/synopsys/syn/V-2023.12/libraries/syn/standard.sldb'
  Loading link library 'NangateOpenCellLibrary'
  Loading link library 'gtech'
Running PRESTO HDLC
Presto compilation completed successfully. (mips32)
Elaborated 1 design.
Current design is now 'mips32'.
Information: Building the design 'controller'. (HDL-193)

Statistics for case statements in always block at line 76 in file
	'./mips32.v'
===============================================
|           Line           |  full/ parallel  |
===============================================
|            77            |    auto/auto     |
|            84            |    auto/auto     |
|            97            |    auto/auto     |
===============================================

Statistics for case statements in always block at line 118 in file
	'./mips32.v'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           128            |     no/auto      |
===============================================

Inferred memory devices in process
	in routine controller line 72 in file
		'./mips32.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|      state_reg      | Flip-flop |   4   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully. (controller)
Information: Building the design 'alucontrol'. (HDL-193)

Statistics for case statements in always block at line 207 in file
	'./mips32.v'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           208            |    auto/auto     |
|           211            |    auto/auto     |
===============================================
Presto compilation completed successfully. (alucontrol)
Information: Building the design 'datapath' instantiated from design 'mips32' with
	the parameters "32,3". (HDL-193)
Presto compilation completed successfully. (datapath_WIDTH32_REGBITS3)
Information: Building the design 'mux2' instantiated from design 'datapath_WIDTH32_REGBITS3' with
	the parameters "3". (HDL-193)
Presto compilation completed successfully. (mux2_WIDTH3)
Information: Building the design 'flopen' instantiated from design 'datapath_WIDTH32_REGBITS3' with
	the parameters "32". (HDL-193)

Inferred memory devices in process
	in routine flopen_WIDTH32 line 347 in file
		'./mips32.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|        q_reg        | Flip-flop |  32   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully. (flopen_WIDTH32)
Information: Building the design 'flopenr' instantiated from design 'datapath_WIDTH32_REGBITS3' with
	the parameters "32". (HDL-193)

Inferred memory devices in process
	in routine flopenr_WIDTH32 line 357 in file
		'./mips32.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|        q_reg        | Flip-flop |  32   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully. (flopenr_WIDTH32)
Information: Building the design 'flop' instantiated from design 'datapath_WIDTH32_REGBITS3' with
	the parameters "32". (HDL-193)

Inferred memory devices in process
	in routine flop_WIDTH32 line 337 in file
		'./mips32.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|        q_reg        | Flip-flop |  32   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully. (flop_WIDTH32)
Information: Building the design 'mux2' instantiated from design 'datapath_WIDTH32_REGBITS3' with
	the parameters "32". (HDL-193)
Presto compilation completed successfully. (mux2_WIDTH32)
Information: Building the design 'mux4' instantiated from design 'datapath_WIDTH32_REGBITS3' with
	the parameters "32". (HDL-193)

Statistics for case statements in always block at line 377 in file
	'./mips32.v'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           378            |    auto/auto     |
===============================================
Presto compilation completed successfully. (mux4_WIDTH32)
Information: Building the design 'regfile' instantiated from design 'datapath_WIDTH32_REGBITS3' with
	the parameters "32,3". (HDL-193)

Inferred memory devices in process
	in routine regfile_WIDTH32_REGBITS3 line 317 in file
		'./mips32.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|       RAM_reg       | Flip-flop |  256  |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Statistics for MUX_OPs
==================================================================
|       block name/line        | Inputs | Outputs | # sel inputs |
==================================================================
| regfile_WIDTH32_REGBITS3/319 |   8    |   32    |      3       |
| regfile_WIDTH32_REGBITS3/320 |   8    |   32    |      3       |
==================================================================
Presto compilation completed successfully. (regfile_WIDTH32_REGBITS3)
Information: Building the design 'alu' instantiated from design 'datapath_WIDTH32_REGBITS3' with
	the parameters "32". (HDL-193)

Statistics for case statements in always block at line 295 in file
	'./mips32.v'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           296            |    auto/auto     |
===============================================
Presto compilation completed successfully. (alu_WIDTH32)
Information: Building the design 'zerodetect' instantiated from design 'datapath_WIDTH32_REGBITS3' with
	the parameters "32". (HDL-193)
Presto compilation completed successfully. (zerodetect_WIDTH32)
1
current_design $base_name
Current design is 'mips32'.
{mips32}
link

  Linking design 'mips32'
  Using the following designs and libraries:
  --------------------------------------------------------------------------
  * (13 designs)              /home/vlsi0217/files_14/mips32.db, etc
  NangateOpenCellLibrary (library) /home/cad/lib/NANGATE45/typical.db
  dw_foundation.sldb (library) /home/cad/synopsys/syn/V-2023.12/libraries/syn/dw_foundation.sldb

1
uniquify
Information: Uniquified 4 instances of design 'flop_WIDTH32'. (OPT-1056)
Information: Uniquified 3 instances of design 'mux2_WIDTH32'. (OPT-1056)
Information: Uniquified 2 instances of design 'mux4_WIDTH32'. (OPT-1056)
1
#
# Timing
#
create_clock -name $clock_name -period $clock_period [find port $clock_name]
1
set_clock_uncertainty 0.02 [get_clocks $clock_name]
1
set_input_delay 0.1 -clock clk [remove_from_collection [all_inputs] {clk reset}]
1
set_output_delay 0.1 -clock clk [all_outputs]
1
#
# Clock gating
#
#set_clock_gating_style -sequential latch
#insert_clock_gating
#
# Design synthesis
#
compile -map_effort high
CPU Load: 1%, Ram Free: 11 GB, Swap Free: 7 GB, Work Disk Free: 455 GB, Tmp Disk Free: 455 GB
Information: Checking out the license 'DesignWare'. (SEC-104)
Information: Evaluating DesignWare library utilization. (UISN-27)

============================================================================
| DesignWare Building Block Library  |         Version         | Available |
============================================================================
| Basic DW Building Blocks           | V-2023.12-DWBB_202312.0 |     *     |
| Licensed DW Building Blocks        | V-2023.12-DWBB_202312.0 |     *     |
============================================================================

====================================================================================================
| Flow Information                                                                                 |
----------------------------------------------------------------------------------------------------
| Flow         | Design Compiler                                                                   |
====================================================================================================
| Design Information                                      | Value                                  |
====================================================================================================
| Number of Scenarios                                     | 0                                      |
| Leaf Cell Count                                         | 1009                                   |
| Number of User Hierarchies                              | 18                                     |
| Sequential Cell Count                                   | 452                                    |
| Macro Count                                             | 0                                      |
| Number of Power Domains                                 | 0                                      |
| Number of Path Groups                                   | 2                                      |
| Number of VT Class                                      | 0                                      |
| Number of Clocks                                        | 1                                      |
| Number of Dont Touch Cells                              | 187                                    |
| Number of Dont Touch Nets                               | 0                                      |
| Number of Size Only Cells                               | 0                                      |
| Design with UPF Data                                    | false                                  |
====================================================================================================

Information: There are 124 potential problems in your design. Please run 'check_design' for more information. (LINT-99)



  Beginning Pass 1 Mapping
  ------------------------
  Processing 'zerodetect_WIDTH32'
  Processing 'alu_WIDTH32'
  Processing 'regfile_WIDTH32_REGBITS3'
  Processing 'mux2_WIDTH32_0'
  Processing 'mux4_WIDTH32_0'
  Processing 'flop_WIDTH32_0'
  Processing 'flopenr_WIDTH32'
  Processing 'flopen_WIDTH32'
  Processing 'mux2_WIDTH3'
  Processing 'datapath_WIDTH32_REGBITS3'
  Processing 'alucontrol'
  Processing 'controller'
  Processing 'mips32'

  Updating timing information
Information: Updating design information... (UID-85)

  Beginning Implementation Selection
  ----------------------------------
  Processing 'alu_WIDTH32_DW01_add_0'

  Beginning Mapping Optimizations  (High effort)
  -------------------------------

                                  TOTAL                                      
   ELAPSED            WORST NEG   SETUP    DESIGN                            
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT         
  --------- --------- --------- --------- --------- -------------------------
    0:00:02    7802.0      0.00       0.0      38.8                          
    0:00:02    7802.0      0.00       0.0      38.8                          
    0:00:02    7802.0      0.00       0.0      38.8                          
    0:00:02    7802.0      0.00       0.0      38.8                          
    0:00:02    7802.0      0.00       0.0      38.8                          
    0:00:03    4231.0      0.00       0.0       0.0                          
    0:00:03    4211.8      0.00       0.0       0.0                          
    0:00:03    4211.8      0.00       0.0       0.0                          
    0:00:03    4211.8      0.00       0.0       0.0                          
    0:00:03    4211.8      0.00       0.0       0.0                          
    0:00:03    4211.8      0.00       0.0       0.0                          
    0:00:03    4211.8      0.00       0.0       0.0                          
    0:00:03    4211.8      0.00       0.0       0.0                          
    0:00:03    4211.8      0.00       0.0       0.0                          



  Beginning Delay Optimization Phase
  ----------------------------------

                                  TOTAL                                      
   ELAPSED            WORST NEG   SETUP    DESIGN                            
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT         
  --------- --------- --------- --------- --------- -------------------------
    0:00:03    4211.8      0.00       0.0       0.0                          
    0:00:03    4211.8      0.00       0.0       0.0                          
    0:00:03    4211.8      0.00       0.0       0.0                          
    0:00:03    4211.8      0.00       0.0       0.0                          
    0:00:03    4211.8      0.00       0.0       0.0                          


  Beginning Area-Recovery Phase  (cleanup)
  -----------------------------

                                  TOTAL                                      
   ELAPSED            WORST NEG   SETUP    DESIGN                            
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT         
  --------- --------- --------- --------- --------- -------------------------
    0:00:03    4211.8      0.00       0.0       0.0                          
    0:00:03    4211.8      0.00       0.0       0.0                          
    0:00:03    4208.4      0.00       0.0       0.0                          
    0:00:03    4203.6      0.00       0.0       0.0                          
    0:00:03    4199.6      0.00       0.0       0.0                          
    0:00:03    4197.2      0.00       0.0       0.0                          
    0:00:03    4195.6      0.00       0.0       0.0                          
    0:00:03    4195.6      0.00       0.0       0.0                          
    0:00:03    4195.6      0.00       0.0       0.0                          
    0:00:03    4194.0      0.00       0.0       0.0                          
    0:00:03    4194.0      0.00       0.0       0.0                          
    0:00:03    4194.0      0.00       0.0       0.0                          
    0:00:03    4194.0      0.00       0.0       0.0                          
    0:00:03    4194.0      0.00       0.0       0.0                          
    0:00:03    4194.0      0.00       0.0       0.0                          
    0:00:03    4194.0      0.00       0.0       0.0                          


Note: Symbol # after min delay cost means estimated hold TNS across all active scenarios 


  Optimization Complete
  ---------------------
CPU Load: 2%, Ram Free: 11 GB, Swap Free: 7 GB, Work Disk Free: 455 GB, Tmp Disk Free: 455 GB
Information: Total number of MV cells in the design.
----------------------------------------------------------------------------------------------------
 MV Cells                                           Total Number                                   
----------------------------------------------------------------------------------------------------
 Level Shifter:                                     0                                             
 Enable Level Shifter:                              0                                             
 Isolation Cell:                                    0                                             
 Retention Cell:                                    0                                             
 Retention Clamp Cell:                              0                                             
 Switch Cell:                                       0                                             
 Always-On Cell:                                    0                                             
 Repeater Cell:                                     0                                             

----------------------------------------------------------------------------------------------------
Unmapped MV Cells 
----------------------------------------------------------------------------------------------------
0 Isolation Cells are unmapped 
0 Retention Clamp Cells are unmapped 
----------------------------------------------------------------------------------------------------
1
compile -incremental_mapping -map_effort high
CPU Load: 2%, Ram Free: 11 GB, Swap Free: 7 GB, Work Disk Free: 455 GB, Tmp Disk Free: 455 GB
====================================================================================================
| Flow Information                                                                                 |
----------------------------------------------------------------------------------------------------
| Flow         | Design Compiler                                                                   |
====================================================================================================
| Design Information                                      | Value                                  |
====================================================================================================
| Number of Scenarios                                     | 0                                      |
| Leaf Cell Count                                         | 2469                                   |
| Number of User Hierarchies                              | 19                                     |
| Sequential Cell Count                                   | 452                                    |
| Macro Count                                             | 0                                      |
| Number of Power Domains                                 | 0                                      |
| Number of Path Groups                                   | 2                                      |
| Number of VT Class                                      | 0                                      |
| Number of Clocks                                        | 1                                      |
| Number of Dont Touch Cells                              | 0                                      |
| Number of Dont Touch Nets                               | 0                                      |
| Number of Size Only Cells                               | 0                                      |
| Design with UPF Data                                    | false                                  |
====================================================================================================

Information: There are 106 potential problems in your design. Please run 'check_design' for more information. (LINT-99)



  Beginning Pass 1 Mapping  (Incremental)
  ------------------------

  Updating timing information
Information: Updating design information... (UID-85)

  Beginning Mapping Optimizations  (High effort)  (Incremental)
  -------------------------------

  Beginning Incremental Implementation Selection
  ----------------------------------------------
  Selecting implementations
  Building model 'DW01_NAND2'
  Building model 'DW01_add_width32' (rpl)

  Beginning Delay Optimization Phase
  ----------------------------------

                                  TOTAL                                      
   ELAPSED            WORST NEG   SETUP    DESIGN                            
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT         
  --------- --------- --------- --------- --------- -------------------------
    0:00:01    4194.0      0.00       0.0       0.0                          
    0:00:01    4194.0      0.00       0.0       0.0                          
    0:00:01    4194.0      0.00       0.0       0.0                          


Note: Symbol # after min delay cost means estimated hold TNS across all active scenarios 


  Optimization Complete
  ---------------------
CPU Load: 2%, Ram Free: 11 GB, Swap Free: 7 GB, Work Disk Free: 455 GB, Tmp Disk Free: 455 GB
Information: Total number of MV cells in the design.
----------------------------------------------------------------------------------------------------
 MV Cells                                           Total Number                                   
----------------------------------------------------------------------------------------------------
 Level Shifter:                                     0                                             
 Enable Level Shifter:                              0                                             
 Isolation Cell:                                    0                                             
 Retention Cell:                                    0                                             
 Retention Clamp Cell:                              0                                             
 Switch Cell:                                       0                                             
 Always-On Cell:                                    0                                             
 Repeater Cell:                                     0                                             

----------------------------------------------------------------------------------------------------
Unmapped MV Cells 
----------------------------------------------------------------------------------------------------
0 Isolation Cells are unmapped 
0 Retention Clamp Cells are unmapped 
----------------------------------------------------------------------------------------------------
1
#
# Output
#
write -format verilog -hierarchy -output ${base_name}.vnet
Writing verilog file '/home/vlsi0217/files_14/mips32.vnet'.
Warning: Verilog 'assign' or 'tran' statements are written out. (VO-4)
Warning: Verilog writer has added 20 nets to module mips32 using SYNOPSYS_UNCONNECTED_ as prefix.  Please use the change_names command to make the correct changes before invoking the verilog writer.  (VO-11)
1
write_sdc ${base_name}.sdc
1
# report_timing
# report_reference -hier
# quit
Information: Term was not able to be set up using xterm-256color . Using "xterm" by default instead. (CLE-10)
Warning: Cannot use command line editor for terminal type 'xterm-256color'.  (UI-74)
dc_shell> Error: ambiguous command 'report_timin' matched 3 commands:
	(report_timing, report_timing_derate, report_timing_requirements) (CMD-006)
dc_shell> Information: Updating design information... (UID-85)
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : mips32
Version: V-2023.12
Date   : Thu Aug  1 06:23:34 2024
****************************************

Operating Conditions: typical   Library: NangateOpenCellLibrary
Wire Load Model Mode: top

  Startpoint: cont/state_reg[3]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: dp/pcreg/q_reg[21]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mips32             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  cont/state_reg[3]/CK (DFF_X1)                           0.00       0.00 r
  cont/state_reg[3]/QN (DFF_X1)                           0.08       0.08 f
  cont/U71/ZN (NAND2_X1)                                  0.06       0.15 r
  cont/U21/ZN (NOR3_X1)                                   0.03       0.18 f
  cont/U20/Z (BUF_X1)                                     0.04       0.22 f
  cont/U16/ZN (NOR4_X1)                                   0.15       0.38 r
  cont/U64/ZN (NAND2_X1)                                  0.05       0.43 f
  cont/alusrcb[0] (controller)                            0.00       0.43 f
  dp/alusrcb[0] (datapath_WIDTH32_REGBITS3)               0.00       0.43 f
  dp/src2mux/s[0] (mux4_WIDTH32_1)                        0.00       0.43 f
  dp/src2mux/U5/ZN (INV_X1)                               0.05       0.48 r
  dp/src2mux/U18/ZN (AND2_X1)                             0.04       0.52 r
  dp/src2mux/U1/Z (BUF_X1)                                0.04       0.56 r
  dp/src2mux/U6/Z (BUF_X1)                                0.10       0.66 r
  dp/src2mux/U23/ZN (AOI22_X1)                            0.06       0.72 f
  dp/src2mux/U101/ZN (NAND2_X1)                           0.04       0.76 r
  dp/src2mux/y[0] (mux4_WIDTH32_1)                        0.00       0.76 r
  dp/alunit/b[0] (alu_WIDTH32)                            0.00       0.76 r
  dp/alunit/U167/Z (XOR2_X1)                              0.04       0.81 f
  dp/alunit/add_1_root_add_292_2/B[0] (alu_WIDTH32_DW01_add_0)
                                                          0.00       0.81 f
  dp/alunit/add_1_root_add_292_2/U1_0/CO (FA_X1)          0.11       0.92 f
  dp/alunit/add_1_root_add_292_2/U1_1/CO (FA_X1)          0.09       1.01 f
  dp/alunit/add_1_root_add_292_2/U1_2/CO (FA_X1)          0.09       1.10 f
  dp/alunit/add_1_root_add_292_2/U1_3/CO (FA_X1)          0.09       1.20 f
  dp/alunit/add_1_root_add_292_2/U1_4/CO (FA_X1)          0.09       1.29 f
  dp/alunit/add_1_root_add_292_2/U1_5/CO (FA_X1)          0.09       1.38 f
  dp/alunit/add_1_root_add_292_2/U1_6/CO (FA_X1)          0.09       1.48 f
  dp/alunit/add_1_root_add_292_2/U1_7/CO (FA_X1)          0.09       1.57 f
  dp/alunit/add_1_root_add_292_2/U1_8/CO (FA_X1)          0.09       1.66 f
  dp/alunit/add_1_root_add_292_2/U1_9/CO (FA_X1)          0.09       1.75 f
  dp/alunit/add_1_root_add_292_2/U1_10/CO (FA_X1)         0.09       1.85 f
  dp/alunit/add_1_root_add_292_2/U1_11/CO (FA_X1)         0.09       1.94 f
  dp/alunit/add_1_root_add_292_2/U1_12/CO (FA_X1)         0.09       2.03 f
  dp/alunit/add_1_root_add_292_2/U1_13/CO (FA_X1)         0.09       2.13 f
  dp/alunit/add_1_root_add_292_2/U1_14/CO (FA_X1)         0.09       2.22 f
  dp/alunit/add_1_root_add_292_2/U1_15/CO (FA_X1)         0.09       2.31 f
  dp/alunit/add_1_root_add_292_2/U1_16/CO (FA_X1)         0.09       2.41 f
  dp/alunit/add_1_root_add_292_2/U1_17/CO (FA_X1)         0.09       2.50 f
  dp/alunit/add_1_root_add_292_2/U1_18/CO (FA_X1)         0.09       2.59 f
  dp/alunit/add_1_root_add_292_2/U1_19/CO (FA_X1)         0.09       2.69 f
  dp/alunit/add_1_root_add_292_2/U1_20/CO (FA_X1)         0.09       2.78 f
  dp/alunit/add_1_root_add_292_2/U1_21/CO (FA_X1)         0.09       2.87 f
  dp/alunit/add_1_root_add_292_2/U1_22/CO (FA_X1)         0.09       2.96 f
  dp/alunit/add_1_root_add_292_2/U1_23/CO (FA_X1)         0.09       3.06 f
  dp/alunit/add_1_root_add_292_2/U1_24/CO (FA_X1)         0.09       3.15 f
  dp/alunit/add_1_root_add_292_2/U1_25/CO (FA_X1)         0.09       3.24 f
  dp/alunit/add_1_root_add_292_2/U1_26/CO (FA_X1)         0.09       3.34 f
  dp/alunit/add_1_root_add_292_2/U1_27/CO (FA_X1)         0.09       3.43 f
  dp/alunit/add_1_root_add_292_2/U1_28/CO (FA_X1)         0.09       3.52 f
  dp/alunit/add_1_root_add_292_2/U1_29/CO (FA_X1)         0.09       3.62 f
  dp/alunit/add_1_root_add_292_2/U1_30/CO (FA_X1)         0.09       3.71 f
  dp/alunit/add_1_root_add_292_2/U1_31/S (FA_X1)          0.11       3.82 f
  dp/alunit/add_1_root_add_292_2/SUM[31] (alu_WIDTH32_DW01_add_0)
                                                          0.00       3.82 f
  dp/alunit/U15/ZN (AOI222_X1)                            0.08       3.90 r
  dp/alunit/U14/ZN (INV_X1)                               0.04       3.94 f
  dp/alunit/result[31] (alu_WIDTH32)                      0.00       3.94 f
  dp/zd/a[31] (zerodetect_WIDTH32)                        0.00       3.94 f
  dp/zd/U1/ZN (NOR4_X1)                                   0.11       4.05 r
  dp/zd/U11/ZN (NAND4_X1)                                 0.05       4.10 f
  dp/zd/U9/ZN (NOR2_X1)                                   0.04       4.14 r
  dp/zd/y (zerodetect_WIDTH32)                            0.00       4.14 r
  dp/zero (datapath_WIDTH32_REGBITS3)                     0.00       4.14 r
  cont/zero (controller)                                  0.00       4.14 r
  cont/U6/ZN (AOI21_X1)                                   0.03       4.17 f
  cont/U61/ZN (NAND2_X1)                                  0.04       4.21 r
  cont/pcen (controller)                                  0.00       4.21 r
  dp/pcen (datapath_WIDTH32_REGBITS3)                     0.00       4.21 r
  dp/pcreg/en (flopenr_WIDTH32)                           0.00       4.21 r
  dp/pcreg/U28/ZN (INV_X1)                                0.02       4.23 f
  dp/pcreg/U27/ZN (NOR2_X1)                               0.03       4.27 r
  dp/pcreg/U3/Z (BUF_X1)                                  0.04       4.31 r
  dp/pcreg/U5/Z (BUF_X1)                                  0.11       4.41 r
  dp/pcreg/U29/ZN (NOR2_X1)                               0.04       4.45 f
  dp/pcreg/U4/Z (BUF_X1)                                  0.04       4.49 f
  dp/pcreg/U8/Z (BUF_X1)                                  0.07       4.57 f
  dp/pcreg/U55/ZN (AOI22_X1)                              0.08       4.65 r
  dp/pcreg/U54/ZN (INV_X1)                                0.02       4.67 f
  dp/pcreg/q_reg[21]/D (DFF_X1)                           0.01       4.68 f
  data arrival time                                                  4.68

  clock clk (rise edge)                                  10.00      10.00
  clock network delay (ideal)                             0.00      10.00
  clock uncertainty                                      -0.02       9.98
  dp/pcreg/q_reg[21]/CK (DFF_X1)                          0.00       9.98 r
  library setup time                                     -0.04       9.94
  data required time                                                 9.94
  --------------------------------------------------------------------------
  data required time                                                 9.94
  data arrival time                                                 -4.68
  --------------------------------------------------------------------------
  slack (MET)                                                        5.26


1
dc_shell>  
****************************************
Report : reference
Design : mips32
Version: V-2023.12
Date   : Thu Aug  1 06:24:27 2024
****************************************

Attributes:
    b - black box (unknown)
   bo - allows boundary optimization
    d - dont_touch
   mo - map_only
    h - hierarchical
    n - noncombinational
    r - removable
    s - synthetic operator
    u - contains unmapped logic

Reference          Library       Unit Area   Count    Total Area   Attributes
-----------------------------------------------------------------------------
alucontrol                       14.630000       1     14.630000  h
controller                       84.322000       1     84.322000  h, n
datapath_WIDTH32_REGBITS3      4095.069946       1   4095.069946  h, n
-----------------------------------------------------------------------------
Total 3 references                                   4194.021946
1
dc_shell> Loading db file '/home/cad/lib/NANGATE45/typical.db'
Information: Propagating switching activity (low effort zero delay simulation). (PWR-6)
Warning: Design has unannotated primary inputs. (PWR-414)
Warning: Design has unannotated sequential cell outputs. (PWR-415)
 
****************************************
Report : power
        -analysis_effort low
Design : mips32
Version: V-2023.12
Date   : Thu Aug  1 06:26:35 2024
****************************************


Library(s) Used:

    NangateOpenCellLibrary (File: /home/cad/lib/NANGATE45/typical.db)


Operating Conditions: typical   Library: NangateOpenCellLibrary
Wire Load Model Mode: top

Design        Wire Load Model            Library
------------------------------------------------
mips32                 5K_hvratio_1_1    NangateOpenCellLibrary


Global Operating Voltage = 1.1  
Power-specific unit information :
    Voltage Units = 1V
    Capacitance Units = 1.000000ff
    Time Units = 1ns
    Dynamic Power Units = 1uW    (derived from V,C,T units)
    Leakage Power Units = 1nW


Attributes
----------
i - Including register clock pin internal power


  Cell Internal Power  = 277.8731 uW   (82%)
  Net Switching Power  =  61.3042 uW   (18%)
                         ---------
Total Dynamic Power    = 339.1773 uW  (100%)

Cell Leakage Power     =  88.8568 uW


                 Internal         Switching           Leakage            Total
Power Group      Power            Power               Power              Power   (   %    )  Attrs
--------------------------------------------------------------------------------------------------
io_pad             0.0000            0.0000            0.0000            0.0000  (   0.00%)
memory             0.0000            0.0000            0.0000            0.0000  (   0.00%)
black_box          0.0000            0.0000            0.0000            0.0000  (   0.00%)
clock_network    227.8297            0.0000            0.0000          227.8297  (  53.23%)  i
register          17.8377            7.4230        3.5347e+04           60.6076  (  14.16%)
sequential         0.0000            0.0000            0.0000            0.0000  (   0.00%)
combinational     32.2057           53.8813        5.3510e+04          139.5968  (  32.61%)
--------------------------------------------------------------------------------------------------
Total            277.8731 uW        61.3043 uW     8.8857e+04 nW       428.0341 uW
1
dc_shell> 
Memory usage for this session 155 Mbytes.
Memory usage for this session including child processes 155 Mbytes.
CPU usage for this session 7 seconds ( 0.00 hours ).
Elapsed time for this session 973 seconds ( 0.27 hours ).

Thank you...
