// Seed: 4019887478
`timescale 1ps / 1ps
module module_0 #(
    parameter id_2 = 32'd26,
    parameter id_4 = 32'd72,
    parameter id_6 = 32'd36,
    parameter id_7 = 32'd11
) (
    output logic id_1,
    output _id_2,
    input id_3,
    input _id_4,
    input id_5,
    output logic _id_6,
    output _id_7
);
  assign id_3 = 1;
  assign id_5 = 1;
  assign id_2[id_6[1+1 : id_4]] = ~id_4;
  type_14(
      1'b0, 1, 1, id_5
  );
  logic id_8, id_9, id_10;
  always @(posedge 1) begin
    #1;
    id_1 = 1'h0;
  end
  type_16(
      id_9, id_8, 1
  );
  logic id_11;
  assign id_4[id_7+1-id_2] = 1;
  type_18(
      ({1{1 * 1}}) + 1, 1'b0, 1
  );
endmodule
