[INF:CM0023] Creating log file ${SURELOG_DIR}/build/regression/InterpElab1/slpp_unit/surelog.log.

[INF:CM0020] Separate compilation-unit mode is on.

[INF:PP0122] Preprocessing source file "${SURELOG_DIR}/tests/InterpElab1/dut.sv".

[INF:PA0201] Parsing source file "${SURELOG_DIR}/tests/InterpElab1/dut.sv".

[WRN:PA0205] ${SURELOG_DIR}/tests/InterpElab1/dut.sv:1:1: No timescale set for "dut".

[INF:CP0300] Compilation...

[INF:CP0303] ${SURELOG_DIR}/tests/InterpElab1/dut.sv:1:1: Compile module "work@dut".

[INF:CP0302] Compile class "work@mailbox".

[INF:CP0302] Compile class "work@process".

[INF:CP0302] Compile class "work@semaphore".

[INF:EL0526] Design Elaboration...

[NTE:EL0503] ${SURELOG_DIR}/tests/InterpElab1/dut.sv:1:1: Top level module "work@dut".

[NTE:EL0508] Nb Top level modules: 1.

[NTE:EL0509] Max instance depth: 1.

[NTE:EL0510] Nb instances: 1.

[NTE:EL0511] Nb leaf instances: 1.

[INF:UH0706] Creating UHDM Model...

=== UHDM Object Stats Begin (Non-Elaborated Model) ===
class_defn                                             8
class_typespec                                         4
class_var                                              3
constant                                              38
design                                                 1
enum_const                                             9
enum_typespec                                          2
enum_var                                               1
function                                               9
int_typespec                                          15
int_var                                                4
io_decl                                               11
logic_typespec                                         4
logic_var                                              1
module_inst                                            5
operation                                              3
package                                                2
param_assign                                           6
parameter                                              6
range                                                  4
ref_obj                                                4
struct_typespec                                        1
sys_func_call                                          1
task                                                   9
typespec_member                                        4
=== UHDM Object Stats End ===
[INF:UH0707] Elaborating UHDM...

=== UHDM Object Stats Begin (Elaborated Model) ===
class_defn                                             8
class_typespec                                         4
class_var                                              3
constant                                              38
design                                                 1
enum_const                                            14
enum_typespec                                          3
enum_var                                               1
function                                              18
int_typespec                                          15
int_var                                                4
io_decl                                               22
logic_typespec                                         4
logic_var                                              1
module_inst                                            5
operation                                              3
package                                                2
param_assign                                           6
parameter                                              6
range                                                  4
ref_obj                                                4
struct_typespec                                        1
sys_func_call                                          1
task                                                  18
typespec_member                                        4
=== UHDM Object Stats End ===
[INF:UH0708] Writing UHDM DB: ${SURELOG_DIR}/build/regression/InterpElab1/slpp_unit/surelog.uhdm ...

[INF:UH0709] Writing UHDM Html Coverage: ${SURELOG_DIR}/build/regression/InterpElab1/slpp_unit/checker/surelog.chk.html ...

[INF:UH0710] Loading UHDM DB: ${SURELOG_DIR}/build/regression/InterpElab1/slpp_unit/surelog.uhdm ...

[INF:UH0711] Decompiling UHDM...

====== UHDM =======
design: (work@dut)
|vpiElaborated:1
|vpiName:work@dut
|uhdmallPackages:
\_package: builtin (builtin::)
  |vpiParent:
  \_design: (work@dut)
  |vpiName:builtin
  |vpiFullName:builtin::
  |vpiDefName:builtin
|uhdmtopPackages:
\_package: builtin (builtin::)
  |vpiParent:
  \_design: (work@dut)
  |vpiName:builtin
  |vpiFullName:builtin::
  |vpiDefName:builtin
  |vpiTop:1
  |vpiClassDefn:
  \_class_defn: (builtin::any_sverilog_class)
    |vpiParent:
    \_package: builtin (builtin::)
    |vpiName:any_sverilog_class
    |vpiFullName:builtin::any_sverilog_class
  |vpiClassDefn:
  \_class_defn: (builtin::array)
    |vpiParent:
    \_package: builtin (builtin::)
    |vpiName:array
    |vpiFullName:builtin::array
  |vpiClassDefn:
  \_class_defn: (builtin::queue)
    |vpiParent:
    \_package: builtin (builtin::)
    |vpiName:queue
    |vpiFullName:builtin::queue
  |vpiClassDefn:
  \_class_defn: (builtin::string)
    |vpiParent:
    \_package: builtin (builtin::)
    |vpiName:string
    |vpiFullName:builtin::string
  |vpiClassDefn:
  \_class_defn: (builtin::system)
    |vpiParent:
    \_package: builtin (builtin::)
    |vpiName:system
    |vpiFullName:builtin::system
|uhdmallClasses:
\_class_defn: (work@mailbox), file:${SURELOG_DIR}/tests/InterpElab1/builtin.sv
  |vpiParent:
  \_design: (work@dut)
  |vpiName:work@mailbox
  |vpiMethod:
  \_function: (work@mailbox::new)
    |vpiName:new
    |vpiFullName:work@mailbox::new
    |vpiMethod:1
    |vpiReturn:
    \_class_var: 
      |vpiTypespec:
      \_class_typespec: 
        |vpiClassDefn:
        \_class_defn: (work@mailbox), file:${SURELOG_DIR}/tests/InterpElab1/builtin.sv
    |vpiIODecl:
    \_io_decl: (bound)
      |vpiParent:
      \_function: (work@mailbox::new)
      |vpiDirection:1
      |vpiName:bound
      |vpiExpr:
      \_constant: 
        |vpiDecompile:0
        |vpiSize:64
        |UINT:0
        |vpiConstType:9
      |vpiTypedef:
      \_int_typespec: 
        |vpiSigned:1
  |vpiMethod:
  \_function: (work@mailbox::num)
    |vpiName:num
    |vpiFullName:work@mailbox::num
    |vpiMethod:1
    |vpiVisibility:1
    |vpiReturn:
    \_int_var: 
      |vpiTypespec:
      \_int_typespec: 
        |vpiSigned:1
      |vpiSigned:1
  |vpiMethod:
  \_task: (work@mailbox::put)
    |vpiName:put
    |vpiFullName:work@mailbox::put
    |vpiMethod:1
    |vpiVisibility:1
    |vpiIODecl:
    \_io_decl: (message)
      |vpiParent:
      \_task: (work@mailbox::put)
      |vpiDirection:1
      |vpiName:message
  |vpiMethod:
  \_function: (work@mailbox::try_put)
    |vpiName:try_put
    |vpiFullName:work@mailbox::try_put
    |vpiMethod:1
    |vpiVisibility:1
    |vpiReturn:
    \_logic_var: 
    |vpiIODecl:
    \_io_decl: (message)
      |vpiParent:
      \_function: (work@mailbox::try_put)
      |vpiDirection:1
      |vpiName:message
  |vpiMethod:
  \_task: (work@mailbox::get)
    |vpiName:get
    |vpiFullName:work@mailbox::get
    |vpiMethod:1
    |vpiVisibility:1
    |vpiIODecl:
    \_io_decl: (message)
      |vpiParent:
      \_task: (work@mailbox::get)
      |vpiDirection:6
      |vpiName:message
  |vpiMethod:
  \_function: (work@mailbox::try_get)
    |vpiName:try_get
    |vpiFullName:work@mailbox::try_get
    |vpiMethod:1
    |vpiVisibility:1
    |vpiReturn:
    \_int_var: 
      |vpiTypespec:
      \_int_typespec: 
        |vpiSigned:1
      |vpiSigned:1
    |vpiIODecl:
    \_io_decl: (message)
      |vpiParent:
      \_function: (work@mailbox::try_get)
      |vpiDirection:6
      |vpiName:message
  |vpiMethod:
  \_task: (work@mailbox::peek)
    |vpiName:peek
    |vpiFullName:work@mailbox::peek
    |vpiMethod:1
    |vpiVisibility:1
    |vpiIODecl:
    \_io_decl: (message)
      |vpiParent:
      \_task: (work@mailbox::peek)
      |vpiDirection:6
      |vpiName:message
  |vpiMethod:
  \_function: (work@mailbox::try_peek)
    |vpiName:try_peek
    |vpiFullName:work@mailbox::try_peek
    |vpiMethod:1
    |vpiVisibility:1
    |vpiReturn:
    \_int_var: 
      |vpiTypespec:
      \_int_typespec: 
        |vpiSigned:1
      |vpiSigned:1
    |vpiIODecl:
    \_io_decl: (message)
      |vpiParent:
      \_function: (work@mailbox::try_peek)
      |vpiDirection:6
      |vpiName:message
|uhdmallClasses:
\_class_defn: (work@process), file:${SURELOG_DIR}/tests/InterpElab1/builtin.sv
  |vpiParent:
  \_design: (work@dut)
  |vpiName:work@process
  |vpiTypedef:
  \_enum_typespec: (state)
    |vpiParent:
    \_class_defn: (work@process), file:${SURELOG_DIR}/tests/InterpElab1/builtin.sv
    |vpiName:state
    |vpiEnumConst:
    \_enum_const: (FINISHED)
      |vpiParent:
      \_enum_typespec: (state)
      |vpiName:FINISHED
      |INT:0
      |vpiDecompile:0
      |vpiSize:64
    |vpiEnumConst:
    \_enum_const: (RUNNING)
      |vpiParent:
      \_enum_typespec: (state)
      |vpiName:RUNNING
      |INT:1
      |vpiDecompile:1
      |vpiSize:64
    |vpiEnumConst:
    \_enum_const: (WAITING)
      |vpiParent:
      \_enum_typespec: (state)
      |vpiName:WAITING
      |INT:2
      |vpiDecompile:2
      |vpiSize:64
    |vpiEnumConst:
    \_enum_const: (SUSPENDED)
      |vpiParent:
      \_enum_typespec: (state)
      |vpiName:SUSPENDED
      |INT:3
      |vpiDecompile:3
      |vpiSize:64
    |vpiEnumConst:
    \_enum_const: (KILLED)
      |vpiParent:
      \_enum_typespec: (state)
      |vpiName:KILLED
      |INT:4
      |vpiDecompile:4
      |vpiSize:64
  |vpiMethod:
  \_function: (work@process::self)
    |vpiName:self
    |vpiFullName:work@process::self
    |vpiMethod:1
    |vpiVisibility:1
    |vpiReturn:
    \_class_var: 
      |vpiTypespec:
      \_class_typespec: 
        |vpiClassDefn:
        \_class_defn: (work@process), file:${SURELOG_DIR}/tests/InterpElab1/builtin.sv
  |vpiMethod:
  \_function: (work@process::status)
    |vpiName:status
    |vpiFullName:work@process::status
    |vpiMethod:1
    |vpiVisibility:1
    |vpiReturn:
    \_enum_var: 
      |vpiTypespec:
      \_enum_typespec: (state)
        |vpiParent:
        \_class_defn: (work@process), file:${SURELOG_DIR}/tests/InterpElab1/builtin.sv
        |vpiName:state
        |vpiEnumConst:
        \_enum_const: (FINISHED)
          |vpiName:FINISHED
          |INT:0
          |vpiDecompile:0
          |vpiSize:64
        |vpiEnumConst:
        \_enum_const: (RUNNING)
          |vpiName:RUNNING
          |INT:1
          |vpiDecompile:1
          |vpiSize:64
        |vpiEnumConst:
        \_enum_const: (WAITING)
          |vpiName:WAITING
          |INT:2
          |vpiDecompile:2
          |vpiSize:64
        |vpiEnumConst:
        \_enum_const: (SUSPENDED)
          |vpiName:SUSPENDED
          |INT:3
          |vpiDecompile:3
          |vpiSize:64
        |vpiEnumConst:
        \_enum_const: (KILLED)
          |vpiName:KILLED
          |INT:4
          |vpiDecompile:4
          |vpiSize:64
  |vpiMethod:
  \_task: (work@process::kill)
    |vpiName:kill
    |vpiFullName:work@process::kill
    |vpiMethod:1
    |vpiVisibility:1
  |vpiMethod:
  \_task: (work@process::await)
    |vpiName:await
    |vpiFullName:work@process::await
    |vpiMethod:1
    |vpiVisibility:1
  |vpiMethod:
  \_task: (work@process::suspend)
    |vpiName:suspend
    |vpiFullName:work@process::suspend
    |vpiMethod:1
    |vpiVisibility:1
  |vpiMethod:
  \_task: (work@process::resume)
    |vpiName:resume
    |vpiFullName:work@process::resume
    |vpiMethod:1
    |vpiVisibility:1
|uhdmallClasses:
\_class_defn: (work@semaphore), file:${SURELOG_DIR}/tests/InterpElab1/builtin.sv
  |vpiParent:
  \_design: (work@dut)
  |vpiName:work@semaphore
  |vpiMethod:
  \_function: (work@semaphore::new)
    |vpiName:new
    |vpiFullName:work@semaphore::new
    |vpiMethod:1
    |vpiReturn:
    \_class_var: 
      |vpiTypespec:
      \_class_typespec: 
        |vpiClassDefn:
        \_class_defn: (work@semaphore), file:${SURELOG_DIR}/tests/InterpElab1/builtin.sv
    |vpiIODecl:
    \_io_decl: (keyCount)
      |vpiParent:
      \_function: (work@semaphore::new)
      |vpiDirection:1
      |vpiName:keyCount
      |vpiExpr:
      \_constant: 
        |vpiDecompile:0
        |vpiSize:64
        |UINT:0
        |vpiConstType:9
      |vpiTypedef:
      \_int_typespec: 
        |vpiSigned:1
  |vpiMethod:
  \_task: (work@semaphore::put)
    |vpiName:put
    |vpiFullName:work@semaphore::put
    |vpiMethod:1
    |vpiVisibility:1
    |vpiIODecl:
    \_io_decl: (keyCount)
      |vpiParent:
      \_task: (work@semaphore::put)
      |vpiDirection:1
      |vpiName:keyCount
      |vpiExpr:
      \_constant: 
        |vpiDecompile:1
        |vpiSize:64
        |UINT:1
        |vpiConstType:9
      |vpiTypedef:
      \_int_typespec: 
        |vpiSigned:1
  |vpiMethod:
  \_task: (work@semaphore::get)
    |vpiName:get
    |vpiFullName:work@semaphore::get
    |vpiMethod:1
    |vpiVisibility:1
    |vpiIODecl:
    \_io_decl: (keyCount)
      |vpiParent:
      \_task: (work@semaphore::get)
      |vpiDirection:1
      |vpiName:keyCount
      |vpiExpr:
      \_constant: 
        |vpiDecompile:1
        |vpiSize:64
        |UINT:1
        |vpiConstType:9
      |vpiTypedef:
      \_int_typespec: 
        |vpiSigned:1
  |vpiMethod:
  \_function: (work@semaphore::try_get)
    |vpiName:try_get
    |vpiFullName:work@semaphore::try_get
    |vpiMethod:1
    |vpiVisibility:1
    |vpiReturn:
    \_int_var: 
      |vpiTypespec:
      \_int_typespec: 
        |vpiSigned:1
      |vpiSigned:1
    |vpiIODecl:
    \_io_decl: (keyCount)
      |vpiParent:
      \_function: (work@semaphore::try_get)
      |vpiDirection:1
      |vpiName:keyCount
      |vpiExpr:
      \_constant: 
        |vpiDecompile:1
        |vpiSize:64
        |UINT:1
        |vpiConstType:9
      |vpiTypedef:
      \_int_typespec: 
        |vpiSigned:1
|uhdmallModules:
\_module_inst: work@dut (work@dut), file:${SURELOG_DIR}/tests/InterpElab1/dut.sv, line:1:1, endln:21:10
  |vpiParent:
  \_design: (work@dut)
  |vpiFullName:work@dut
  |vpiParameter:
  \_parameter: (work@dut.TIMEOUT_CNT_W), line:3:28, endln:3:41
    |vpiParent:
    \_module_inst: work@dut (work@dut), file:${SURELOG_DIR}/tests/InterpElab1/dut.sv, line:1:1, endln:21:10
    |UINT:5
    |vpiTypespec:
    \_int_typespec: , line:3:15, endln:3:27
      |vpiParent:
      \_parameter: (work@dut.TIMEOUT_CNT_W), line:3:28, endln:3:41
    |vpiLocalParam:1
    |vpiName:TIMEOUT_CNT_W
    |vpiFullName:work@dut.TIMEOUT_CNT_W
  |vpiParameter:
  \_parameter: (work@dut.OP_W), line:4:28, endln:4:32
    |vpiParent:
    \_module_inst: work@dut (work@dut), file:${SURELOG_DIR}/tests/InterpElab1/dut.sv, line:1:1, endln:21:10
    |UINT:5
    |vpiTypespec:
    \_int_typespec: , line:4:15, endln:4:27
      |vpiParent:
      \_parameter: (work@dut.OP_W), line:4:28, endln:4:32
    |vpiLocalParam:1
    |vpiName:OP_W
    |vpiFullName:work@dut.OP_W
  |vpiParameter:
  \_parameter: (work@dut.LFSR_OUT_W), line:19:29, endln:19:39
    |vpiParent:
    \_module_inst: work@dut (work@dut), file:${SURELOG_DIR}/tests/InterpElab1/dut.sv, line:1:1, endln:21:10
    |vpiTypespec:
    \_int_typespec: , line:19:16, endln:19:28
      |vpiParent:
      \_parameter: (work@dut.LFSR_OUT_W), line:19:29, endln:19:39
    |vpiLocalParam:1
    |vpiName:LFSR_OUT_W
    |vpiFullName:work@dut.LFSR_OUT_W
  |vpiParamAssign:
  \_param_assign: , line:3:28, endln:3:45
    |vpiParent:
    \_module_inst: work@dut (work@dut), file:${SURELOG_DIR}/tests/InterpElab1/dut.sv, line:1:1, endln:21:10
    |vpiRhs:
    \_constant: , line:3:44, endln:3:45
      |vpiDecompile:5
      |vpiSize:32
      |UINT:5
      |vpiTypespec:
      \_int_typespec: , line:3:15, endln:3:27
      |vpiConstType:9
    |vpiLhs:
    \_parameter: (work@dut.TIMEOUT_CNT_W), line:3:28, endln:3:41
  |vpiParamAssign:
  \_param_assign: , line:4:28, endln:4:45
    |vpiParent:
    \_module_inst: work@dut (work@dut), file:${SURELOG_DIR}/tests/InterpElab1/dut.sv, line:1:1, endln:21:10
    |vpiRhs:
    \_constant: , line:4:44, endln:4:45
      |vpiDecompile:5
      |vpiSize:32
      |UINT:5
      |vpiTypespec:
      \_int_typespec: , line:4:15, endln:4:27
      |vpiConstType:9
    |vpiLhs:
    \_parameter: (work@dut.OP_W), line:4:28, endln:4:32
  |vpiParamAssign:
  \_param_assign: , line:19:29, endln:19:60
    |vpiParent:
    \_module_inst: work@dut (work@dut), file:${SURELOG_DIR}/tests/InterpElab1/dut.sv, line:1:1, endln:21:10
    |vpiRhs:
    \_sys_func_call: ($bits), line:19:42, endln:19:60
      |vpiArgument:
      \_ref_obj: (lfsr_data_t), line:19:48, endln:19:59
        |vpiParent:
        \_sys_func_call: ($bits), line:19:42, endln:19:60
        |vpiName:lfsr_data_t
      |vpiName:$bits
    |vpiLhs:
    \_parameter: (work@dut.LFSR_OUT_W), line:19:29, endln:19:39
  |vpiTypedef:
  \_enum_typespec: (dummy_instr_e), line:6:5, endln:11:21
    |vpiParent:
    \_module_inst: work@dut (work@dut), file:${SURELOG_DIR}/tests/InterpElab1/dut.sv, line:1:1, endln:21:10
    |vpiName:dummy_instr_e
    |vpiInstance:
    \_module_inst: work@dut (work@dut), file:${SURELOG_DIR}/tests/InterpElab1/dut.sv, line:1:1, endln:21:10
    |vpiBaseTypespec:
    \_logic_typespec: , line:6:18, endln:6:29
      |vpiRange:
      \_range: , line:6:24, endln:6:29
        |vpiLeftRange:
        \_constant: , line:6:25, endln:6:26
          |vpiParent:
          \_range: , line:6:24, endln:6:29
          |vpiDecompile:1
          |vpiSize:64
          |UINT:1
          |vpiConstType:9
        |vpiRightRange:
        \_constant: , line:6:27, endln:6:28
          |vpiParent:
          \_range: , line:6:24, endln:6:29
          |vpiDecompile:0
          |vpiSize:64
          |UINT:0
          |vpiConstType:9
    |vpiEnumConst:
    \_enum_const: (DUMMY_ADD), line:7:7, endln:7:24
      |vpiName:DUMMY_ADD
      |BIN:00
      |vpiDecompile:2'b00
      |vpiSize:2
    |vpiEnumConst:
    \_enum_const: (DUMMY_MUL), line:8:7, endln:8:24
      |vpiName:DUMMY_MUL
      |BIN:01
      |vpiDecompile:2'b01
      |vpiSize:2
    |vpiEnumConst:
    \_enum_const: (DUMMY_DIV), line:9:7, endln:9:24
      |vpiName:DUMMY_DIV
      |BIN:10
      |vpiDecompile:2'b10
      |vpiSize:2
    |vpiEnumConst:
    \_enum_const: (DUMMY_AND), line:10:7, endln:10:24
      |vpiName:DUMMY_AND
      |BIN:11
      |vpiDecompile:2'b11
      |vpiSize:2
  |vpiTypedef:
  \_struct_typespec: (lfsr_data_t), line:13:13, endln:13:19
    |vpiParent:
    \_module_inst: work@dut (work@dut), file:${SURELOG_DIR}/tests/InterpElab1/dut.sv, line:1:1, endln:21:10
    |vpiName:lfsr_data_t
    |vpiInstance:
    \_module_inst: work@dut (work@dut), file:${SURELOG_DIR}/tests/InterpElab1/dut.sv, line:1:1, endln:21:10
    |vpiPacked:1
    |vpiTypespecMember:
    \_typespec_member: (instr_type), line:14:33, endln:14:43
      |vpiParent:
      \_struct_typespec: (lfsr_data_t), line:13:13, endln:13:19
      |vpiName:instr_type
      |vpiTypespec:
      \_enum_typespec: (dummy_instr_e), line:6:5, endln:11:21
      |vpiRefFile:${SURELOG_DIR}/tests/InterpElab1/dut.sv
      |vpiRefLineNo:14
      |vpiRefColumnNo:7
      |vpiRefEndLineNo:14
      |vpiRefEndColumnNo:20
    |vpiTypespecMember:
    \_typespec_member: (op_b), line:15:33, endln:15:37
      |vpiParent:
      \_struct_typespec: (lfsr_data_t), line:13:13, endln:13:19
      |vpiName:op_b
      |vpiTypespec:
      \_logic_typespec: , line:15:7, endln:15:23
        |vpiParent:
        \_typespec_member: (op_b), line:15:33, endln:15:37
        |vpiRange:
        \_range: , line:15:13, endln:15:23
          |vpiParent:
          \_struct_typespec: (lfsr_data_t), line:13:13, endln:13:19
          |vpiLeftRange:
          \_operation: , line:15:14, endln:15:20
            |vpiParent:
            \_range: , line:15:13, endln:15:23
            |vpiOpType:11
            |vpiOperand:
            \_ref_obj: (work@dut.lfsr_data_t.OP_W), line:15:14, endln:15:18
              |vpiParent:
              \_operation: , line:15:14, endln:15:20
              |vpiName:OP_W
              |vpiFullName:work@dut.lfsr_data_t.OP_W
              |vpiActual:
              \_parameter: (work@dut.OP_W), line:4:28, endln:4:32
            |vpiOperand:
            \_constant: , line:15:19, endln:15:20
              |vpiParent:
              \_operation: , line:15:14, endln:15:20
              |vpiDecompile:1
              |vpiSize:64
              |UINT:1
              |vpiConstType:9
          |vpiRightRange:
          \_constant: , line:15:21, endln:15:22
            |vpiParent:
            \_range: , line:15:13, endln:15:23
            |vpiDecompile:0
            |vpiSize:64
            |UINT:0
            |vpiConstType:9
      |vpiRefFile:${SURELOG_DIR}/tests/InterpElab1/dut.sv
      |vpiRefLineNo:15
      |vpiRefColumnNo:7
      |vpiRefEndLineNo:15
      |vpiRefEndColumnNo:23
    |vpiTypespecMember:
    \_typespec_member: (op_a), line:16:33, endln:16:37
      |vpiParent:
      \_struct_typespec: (lfsr_data_t), line:13:13, endln:13:19
      |vpiName:op_a
      |vpiTypespec:
      \_logic_typespec: , line:16:7, endln:16:23
        |vpiParent:
        \_typespec_member: (op_a), line:16:33, endln:16:37
        |vpiRange:
        \_range: , line:16:13, endln:16:23
          |vpiParent:
          \_struct_typespec: (lfsr_data_t), line:13:13, endln:13:19
          |vpiLeftRange:
          \_operation: , line:16:14, endln:16:20
            |vpiParent:
            \_range: , line:16:13, endln:16:23
            |vpiOpType:11
            |vpiOperand:
            \_ref_obj: (work@dut.lfsr_data_t.OP_W), line:16:14, endln:16:18
              |vpiParent:
              \_operation: , line:16:14, endln:16:20
              |vpiName:OP_W
              |vpiFullName:work@dut.lfsr_data_t.OP_W
              |vpiActual:
              \_parameter: (work@dut.OP_W), line:4:28, endln:4:32
            |vpiOperand:
            \_constant: , line:16:19, endln:16:20
              |vpiParent:
              \_operation: , line:16:14, endln:16:20
              |vpiDecompile:1
              |vpiSize:64
              |UINT:1
              |vpiConstType:9
          |vpiRightRange:
          \_constant: , line:16:21, endln:16:22
            |vpiParent:
            \_range: , line:16:13, endln:16:23
            |vpiDecompile:0
            |vpiSize:64
            |UINT:0
            |vpiConstType:9
      |vpiRefFile:${SURELOG_DIR}/tests/InterpElab1/dut.sv
      |vpiRefLineNo:16
      |vpiRefColumnNo:7
      |vpiRefEndLineNo:16
      |vpiRefEndColumnNo:23
    |vpiTypespecMember:
    \_typespec_member: (cnt), line:17:33, endln:17:36
      |vpiParent:
      \_struct_typespec: (lfsr_data_t), line:13:13, endln:13:19
      |vpiName:cnt
      |vpiTypespec:
      \_logic_typespec: , line:17:7, endln:17:32
        |vpiParent:
        \_typespec_member: (cnt), line:17:33, endln:17:36
        |vpiRange:
        \_range: , line:17:13, endln:17:32
          |vpiParent:
          \_struct_typespec: (lfsr_data_t), line:13:13, endln:13:19
          |vpiLeftRange:
          \_operation: , line:17:14, endln:17:29
            |vpiParent:
            \_range: , line:17:13, endln:17:32
            |vpiOpType:11
            |vpiOperand:
            \_ref_obj: (work@dut.lfsr_data_t.TIMEOUT_CNT_W), line:17:14, endln:17:27
              |vpiParent:
              \_operation: , line:17:14, endln:17:29
              |vpiName:TIMEOUT_CNT_W
              |vpiFullName:work@dut.lfsr_data_t.TIMEOUT_CNT_W
              |vpiActual:
              \_parameter: (work@dut.TIMEOUT_CNT_W), line:3:28, endln:3:41
            |vpiOperand:
            \_constant: , line:17:28, endln:17:29
              |vpiParent:
              \_operation: , line:17:14, endln:17:29
              |vpiDecompile:1
              |vpiSize:64
              |UINT:1
              |vpiConstType:9
          |vpiRightRange:
          \_constant: , line:17:30, endln:17:31
            |vpiParent:
            \_range: , line:17:13, endln:17:32
            |vpiDecompile:0
            |vpiSize:64
            |UINT:0
            |vpiConstType:9
      |vpiRefFile:${SURELOG_DIR}/tests/InterpElab1/dut.sv
      |vpiRefLineNo:17
      |vpiRefColumnNo:7
      |vpiRefEndLineNo:17
      |vpiRefEndColumnNo:32
  |vpiDefName:work@dut
|uhdmtopModules:
\_module_inst: work@dut (work@dut), file:${SURELOG_DIR}/tests/InterpElab1/dut.sv, line:1:1, endln:21:10
  |vpiName:work@dut
  |vpiParameter:
  \_parameter: (work@dut.TIMEOUT_CNT_W), line:3:28, endln:3:41
    |vpiParent:
    \_module_inst: work@dut (work@dut), file:${SURELOG_DIR}/tests/InterpElab1/dut.sv, line:1:1, endln:21:10
    |UINT:5
    |vpiTypespec:
    \_int_typespec: , line:3:15, endln:3:27
      |vpiParent:
      \_parameter: (work@dut.TIMEOUT_CNT_W), line:3:28, endln:3:41
    |vpiLocalParam:1
    |vpiName:TIMEOUT_CNT_W
    |vpiFullName:work@dut.TIMEOUT_CNT_W
  |vpiParameter:
  \_parameter: (work@dut.OP_W), line:4:28, endln:4:32
    |vpiParent:
    \_module_inst: work@dut (work@dut), file:${SURELOG_DIR}/tests/InterpElab1/dut.sv, line:1:1, endln:21:10
    |UINT:5
    |vpiTypespec:
    \_int_typespec: , line:4:15, endln:4:27
      |vpiParent:
      \_parameter: (work@dut.OP_W), line:4:28, endln:4:32
    |vpiLocalParam:1
    |vpiName:OP_W
    |vpiFullName:work@dut.OP_W
  |vpiParameter:
  \_parameter: (work@dut.LFSR_OUT_W), line:19:29, endln:19:39
    |vpiParent:
    \_module_inst: work@dut (work@dut), file:${SURELOG_DIR}/tests/InterpElab1/dut.sv, line:1:1, endln:21:10
    |vpiTypespec:
    \_int_typespec: , line:19:16, endln:19:28
      |vpiParent:
      \_parameter: (work@dut.LFSR_OUT_W), line:19:29, endln:19:39
    |vpiLocalParam:1
    |vpiName:LFSR_OUT_W
    |vpiFullName:work@dut.LFSR_OUT_W
  |vpiParamAssign:
  \_param_assign: , line:3:28, endln:3:45
    |vpiParent:
    \_module_inst: work@dut (work@dut), file:${SURELOG_DIR}/tests/InterpElab1/dut.sv, line:1:1, endln:21:10
    |vpiRhs:
    \_constant: , line:3:44, endln:3:45
      |vpiDecompile:5
      |vpiSize:32
      |UINT:5
      |vpiTypespec:
      \_int_typespec: , line:3:15, endln:3:27
      |vpiConstType:9
    |vpiLhs:
    \_parameter: (work@dut.TIMEOUT_CNT_W), line:3:28, endln:3:41
  |vpiParamAssign:
  \_param_assign: , line:4:28, endln:4:45
    |vpiParent:
    \_module_inst: work@dut (work@dut), file:${SURELOG_DIR}/tests/InterpElab1/dut.sv, line:1:1, endln:21:10
    |vpiRhs:
    \_constant: , line:4:44, endln:4:45
      |vpiDecompile:5
      |vpiSize:32
      |UINT:5
      |vpiTypespec:
      \_int_typespec: , line:4:15, endln:4:27
      |vpiConstType:9
    |vpiLhs:
    \_parameter: (work@dut.OP_W), line:4:28, endln:4:32
  |vpiParamAssign:
  \_param_assign: , line:19:29, endln:19:60
    |vpiParent:
    \_module_inst: work@dut (work@dut), file:${SURELOG_DIR}/tests/InterpElab1/dut.sv, line:1:1, endln:21:10
    |vpiRhs:
    \_constant: , line:19:42, endln:19:60
      |vpiDecompile:17
      |vpiSize:32
      |UINT:17
      |vpiTypespec:
      \_int_typespec: , line:19:16, endln:19:28
      |vpiConstType:9
    |vpiLhs:
    \_parameter: (work@dut.LFSR_OUT_W), line:19:29, endln:19:39
  |vpiTypedef:
  \_enum_typespec: (dummy_instr_e), line:6:5, endln:11:21
  |vpiTypedef:
  \_struct_typespec: (lfsr_data_t), line:13:13, endln:13:19
  |vpiDefName:work@dut
  |vpiTop:1
  |vpiTopModule:1
===================
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 1
[   NOTE] : 5


[roundtrip]: ${SURELOG_DIR}/tests/InterpElab1/dut.sv | ${SURELOG_DIR}/build/regression/InterpElab1/roundtrip/dut_000.sv | 0 | 21 |