Simulator report for Stack7_20
Tue Nov 03 21:04:10 2020
Quartus II 64-Bit Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Simulator Summary
  3. Simulator Settings
  4. Simulation Waveforms
  5. Coverage Summary
  6. Complete 1/0-Value Coverage
  7. Missing 1-Value Coverage
  8. Missing 0-Value Coverage
  9. Simulator INI Usage
 10. Simulator Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2013 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+--------------------------------------------+
; Simulator Summary                          ;
+-----------------------------+--------------+
; Type                        ; Value        ;
+-----------------------------+--------------+
; Simulation Start Time       ; 0 ps         ;
; Simulation End Time         ; 1.0 us       ;
; Simulation Netlist Size     ; 774 nodes    ;
; Simulation Coverage         ;      66.28 % ;
; Total Number of Transitions ; 12324        ;
; Simulation Breakpoints      ; 0            ;
; Family                      ; Cyclone II   ;
+-----------------------------+--------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Simulator Settings                                                                                                                                                               ;
+--------------------------------------------------------------------------------------------+---------------------------------------------------------------------+---------------+
; Option                                                                                     ; Setting                                                             ; Default Value ;
+--------------------------------------------------------------------------------------------+---------------------------------------------------------------------+---------------+
; Simulation mode                                                                            ; Functional                                                          ; Timing        ;
; Start time                                                                                 ; 0 ns                                                                ; 0 ns          ;
; Simulation results format                                                                  ; VWF                                                                 ;               ;
; Vector input source                                                                        ; E:/TAILIEUHOCTAP/VerilogHDL/BaiTap/Stack7_20/Stack7_20_Waveform.vwf ;               ;
; Add pins automatically to simulation output waveforms                                      ; On                                                                  ; On            ;
; Check outputs                                                                              ; Off                                                                 ; Off           ;
; Report simulation coverage                                                                 ; On                                                                  ; On            ;
; Display complete 1/0 value coverage report                                                 ; On                                                                  ; On            ;
; Display missing 1-value coverage report                                                    ; On                                                                  ; On            ;
; Display missing 0-value coverage report                                                    ; On                                                                  ; On            ;
; Detect setup and hold time violations                                                      ; Off                                                                 ; Off           ;
; Detect glitches                                                                            ; Off                                                                 ; Off           ;
; Disable timing delays in Timing Simulation                                                 ; Off                                                                 ; Off           ;
; Generate Signal Activity File                                                              ; Off                                                                 ; Off           ;
; Generate VCD File for PowerPlay Power Analyzer                                             ; Off                                                                 ; Off           ;
; Group bus channels in simulation results                                                   ; Off                                                                 ; Off           ;
; Preserve fewer signal transitions to reduce memory requirements                            ; On                                                                  ; On            ;
; Trigger vector comparison with the specified mode                                          ; INPUT_EDGE                                                          ; INPUT_EDGE    ;
; Disable setup and hold time violations detection in input registers of bi-directional pins ; Off                                                                 ; Off           ;
; Overwrite Waveform Inputs With Simulation Outputs                                          ; Off                                                                 ;               ;
; Perform Glitch Filtering in Timing Simulation                                              ; Auto                                                                ; Auto          ;
+--------------------------------------------------------------------------------------------+---------------------------------------------------------------------+---------------+


+----------------------+
; Simulation Waveforms ;
+----------------------+
Waveform report data cannot be output to ASCII.
Please use Quartus II 64-Bit to view the waveform report data.


+--------------------------------------------------------------------+
; Coverage Summary                                                   ;
+-----------------------------------------------------+--------------+
; Type                                                ; Value        ;
+-----------------------------------------------------+--------------+
; Total coverage as a percentage                      ;      66.28 % ;
; Total nodes checked                                 ; 774          ;
; Total output ports checked                          ; 774          ;
; Total output ports with complete 1/0-value coverage ; 513          ;
; Total output ports with no 1/0-value coverage       ; 192          ;
; Total output ports with no 1-value coverage         ; 232          ;
; Total output ports with no 0-value coverage         ; 221          ;
+-----------------------------------------------------+--------------+


The following table displays output ports that toggle between 1 and 0 during simulation.
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Complete 1/0-Value Coverage                                                                                                                                                                          ;
+-----------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------+------------------+
; Node Name                                                                               ; Output Port Name                                                                        ; Output Port Type ;
+-----------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------+------------------+
; |Stack7_20|empty~3                                                                      ; |Stack7_20|empty~3                                                                      ; out0             ;
; |Stack7_20|empty~4                                                                      ; |Stack7_20|empty~4                                                                      ; out0             ;
; |Stack7_20|empty~5                                                                      ; |Stack7_20|empty~5                                                                      ; out0             ;
; |Stack7_20|empty~6                                                                      ; |Stack7_20|empty~6                                                                      ; out0             ;
; |Stack7_20|full~0                                                                       ; |Stack7_20|full~0                                                                       ; out0             ;
; |Stack7_20|full~1                                                                       ; |Stack7_20|full~1                                                                       ; out0             ;
; |Stack7_20|full~2                                                                       ; |Stack7_20|full~2                                                                       ; out0             ;
; |Stack7_20|full~3                                                                       ; |Stack7_20|full~3                                                                       ; out0             ;
; |Stack7_20|sel1~0                                                                       ; |Stack7_20|sel1~0                                                                       ; out0             ;
; |Stack7_20|sel1~1                                                                       ; |Stack7_20|sel1~1                                                                       ; out0             ;
; |Stack7_20|sel1~2                                                                       ; |Stack7_20|sel1~2                                                                       ; out0             ;
; |Stack7_20|sel1~3                                                                       ; |Stack7_20|sel1~3                                                                       ; out0             ;
; |Stack7_20|sel1~4                                                                       ; |Stack7_20|sel1~4                                                                       ; out0             ;
; |Stack7_20|sel1~5                                                                       ; |Stack7_20|sel1~5                                                                       ; out0             ;
; |Stack7_20|sel1~6                                                                       ; |Stack7_20|sel1~6                                                                       ; out0             ;
; |Stack7_20|sel1~7                                                                       ; |Stack7_20|sel1~7                                                                       ; out0             ;
; |Stack7_20|sel1~8                                                                       ; |Stack7_20|sel1~8                                                                       ; out0             ;
; |Stack7_20|sel1~9                                                                       ; |Stack7_20|sel1~9                                                                       ; out0             ;
; |Stack7_20|sel1                                                                         ; |Stack7_20|sel1                                                                         ; out0             ;
; |Stack7_20|sel0~0                                                                       ; |Stack7_20|sel0~0                                                                       ; out0             ;
; |Stack7_20|sel0~1                                                                       ; |Stack7_20|sel0~1                                                                       ; out0             ;
; |Stack7_20|sel0                                                                         ; |Stack7_20|sel0                                                                         ; out0             ;
; |Stack7_20|D~0                                                                          ; |Stack7_20|D~0                                                                          ; out0             ;
; |Stack7_20|D                                                                            ; |Stack7_20|D                                                                            ; out0             ;
; |Stack7_20|counter[0]                                                                   ; |Stack7_20|counter[0]                                                                   ; pin_out          ;
; |Stack7_20|counter[1]                                                                   ; |Stack7_20|counter[1]                                                                   ; pin_out          ;
; |Stack7_20|counter[2]                                                                   ; |Stack7_20|counter[2]                                                                   ; pin_out          ;
; |Stack7_20|counter[3]                                                                   ; |Stack7_20|counter[3]                                                                   ; pin_out          ;
; |Stack7_20|OUT[0]                                                                       ; |Stack7_20|OUT[0]                                                                       ; pin_out          ;
; |Stack7_20|OUT[1]                                                                       ; |Stack7_20|OUT[1]                                                                       ; pin_out          ;
; |Stack7_20|OUT[2]                                                                       ; |Stack7_20|OUT[2]                                                                       ; pin_out          ;
; |Stack7_20|OUT[3]                                                                       ; |Stack7_20|OUT[3]                                                                       ; pin_out          ;
; |Stack7_20|OUT[4]                                                                       ; |Stack7_20|OUT[4]                                                                       ; pin_out          ;
; |Stack7_20|empty                                                                        ; |Stack7_20|empty                                                                        ; pin_out          ;
; |Stack7_20|full                                                                         ; |Stack7_20|full                                                                         ; pin_out          ;
; |Stack7_20|IN[0]                                                                        ; |Stack7_20|IN[0]                                                                        ; out              ;
; |Stack7_20|IN[1]                                                                        ; |Stack7_20|IN[1]                                                                        ; out              ;
; |Stack7_20|IN[2]                                                                        ; |Stack7_20|IN[2]                                                                        ; out              ;
; |Stack7_20|IN[3]                                                                        ; |Stack7_20|IN[3]                                                                        ; out              ;
; |Stack7_20|IN[4]                                                                        ; |Stack7_20|IN[4]                                                                        ; out              ;
; |Stack7_20|IN[5]                                                                        ; |Stack7_20|IN[5]                                                                        ; out              ;
; |Stack7_20|clk                                                                          ; |Stack7_20|clk                                                                          ; out              ;
; |Stack7_20|PushPop                                                                      ; |Stack7_20|PushPop                                                                      ; out              ;
; |Stack7_20|En                                                                           ; |Stack7_20|En                                                                           ; out              ;
; |Stack7_20|reset                                                                        ; |Stack7_20|reset                                                                        ; out              ;
; |Stack7_20|CounterWithParallelLoad:CounterWithParallelLoad_inst|D_ff:D_ff_inst[7]|nand2 ; |Stack7_20|CounterWithParallelLoad:CounterWithParallelLoad_inst|D_ff:D_ff_inst[7]|nand2 ; out0             ;
; |Stack7_20|CounterWithParallelLoad:CounterWithParallelLoad_inst|D_ff:D_ff_inst[6]|nand2 ; |Stack7_20|CounterWithParallelLoad:CounterWithParallelLoad_inst|D_ff:D_ff_inst[6]|nand2 ; out0             ;
; |Stack7_20|CounterWithParallelLoad:CounterWithParallelLoad_inst|D_ff:D_ff_inst[5]|nand2 ; |Stack7_20|CounterWithParallelLoad:CounterWithParallelLoad_inst|D_ff:D_ff_inst[5]|nand2 ; out0             ;
; |Stack7_20|CounterWithParallelLoad:CounterWithParallelLoad_inst|D_ff:D_ff_inst[4]|nand2 ; |Stack7_20|CounterWithParallelLoad:CounterWithParallelLoad_inst|D_ff:D_ff_inst[4]|nand2 ; out0             ;
; |Stack7_20|CounterWithParallelLoad:CounterWithParallelLoad_inst|D_ff:D_ff_inst[3]|nand0 ; |Stack7_20|CounterWithParallelLoad:CounterWithParallelLoad_inst|D_ff:D_ff_inst[3]|nand0 ; out0             ;
; |Stack7_20|CounterWithParallelLoad:CounterWithParallelLoad_inst|D_ff:D_ff_inst[3]|nand1 ; |Stack7_20|CounterWithParallelLoad:CounterWithParallelLoad_inst|D_ff:D_ff_inst[3]|nand1 ; out0             ;
; |Stack7_20|CounterWithParallelLoad:CounterWithParallelLoad_inst|D_ff:D_ff_inst[3]|nand2 ; |Stack7_20|CounterWithParallelLoad:CounterWithParallelLoad_inst|D_ff:D_ff_inst[3]|nand2 ; out0             ;
; |Stack7_20|CounterWithParallelLoad:CounterWithParallelLoad_inst|D_ff:D_ff_inst[3]|nand3 ; |Stack7_20|CounterWithParallelLoad:CounterWithParallelLoad_inst|D_ff:D_ff_inst[3]|nand3 ; out0             ;
; |Stack7_20|CounterWithParallelLoad:CounterWithParallelLoad_inst|D_ff:D_ff_inst[3]|nand4 ; |Stack7_20|CounterWithParallelLoad:CounterWithParallelLoad_inst|D_ff:D_ff_inst[3]|nand4 ; out0             ;
; |Stack7_20|CounterWithParallelLoad:CounterWithParallelLoad_inst|D_ff:D_ff_inst[3]|nand5 ; |Stack7_20|CounterWithParallelLoad:CounterWithParallelLoad_inst|D_ff:D_ff_inst[3]|nand5 ; out0             ;
; |Stack7_20|CounterWithParallelLoad:CounterWithParallelLoad_inst|D_ff:D_ff_inst[2]|nand0 ; |Stack7_20|CounterWithParallelLoad:CounterWithParallelLoad_inst|D_ff:D_ff_inst[2]|nand0 ; out0             ;
; |Stack7_20|CounterWithParallelLoad:CounterWithParallelLoad_inst|D_ff:D_ff_inst[2]|nand1 ; |Stack7_20|CounterWithParallelLoad:CounterWithParallelLoad_inst|D_ff:D_ff_inst[2]|nand1 ; out0             ;
; |Stack7_20|CounterWithParallelLoad:CounterWithParallelLoad_inst|D_ff:D_ff_inst[2]|nand2 ; |Stack7_20|CounterWithParallelLoad:CounterWithParallelLoad_inst|D_ff:D_ff_inst[2]|nand2 ; out0             ;
; |Stack7_20|CounterWithParallelLoad:CounterWithParallelLoad_inst|D_ff:D_ff_inst[2]|nand3 ; |Stack7_20|CounterWithParallelLoad:CounterWithParallelLoad_inst|D_ff:D_ff_inst[2]|nand3 ; out0             ;
; |Stack7_20|CounterWithParallelLoad:CounterWithParallelLoad_inst|D_ff:D_ff_inst[2]|nand4 ; |Stack7_20|CounterWithParallelLoad:CounterWithParallelLoad_inst|D_ff:D_ff_inst[2]|nand4 ; out0             ;
; |Stack7_20|CounterWithParallelLoad:CounterWithParallelLoad_inst|D_ff:D_ff_inst[2]|nand5 ; |Stack7_20|CounterWithParallelLoad:CounterWithParallelLoad_inst|D_ff:D_ff_inst[2]|nand5 ; out0             ;
; |Stack7_20|CounterWithParallelLoad:CounterWithParallelLoad_inst|D_ff:D_ff_inst[1]|nand0 ; |Stack7_20|CounterWithParallelLoad:CounterWithParallelLoad_inst|D_ff:D_ff_inst[1]|nand0 ; out0             ;
; |Stack7_20|CounterWithParallelLoad:CounterWithParallelLoad_inst|D_ff:D_ff_inst[1]|nand1 ; |Stack7_20|CounterWithParallelLoad:CounterWithParallelLoad_inst|D_ff:D_ff_inst[1]|nand1 ; out0             ;
; |Stack7_20|CounterWithParallelLoad:CounterWithParallelLoad_inst|D_ff:D_ff_inst[1]|nand2 ; |Stack7_20|CounterWithParallelLoad:CounterWithParallelLoad_inst|D_ff:D_ff_inst[1]|nand2 ; out0             ;
; |Stack7_20|CounterWithParallelLoad:CounterWithParallelLoad_inst|D_ff:D_ff_inst[1]|nand3 ; |Stack7_20|CounterWithParallelLoad:CounterWithParallelLoad_inst|D_ff:D_ff_inst[1]|nand3 ; out0             ;
; |Stack7_20|CounterWithParallelLoad:CounterWithParallelLoad_inst|D_ff:D_ff_inst[1]|nand4 ; |Stack7_20|CounterWithParallelLoad:CounterWithParallelLoad_inst|D_ff:D_ff_inst[1]|nand4 ; out0             ;
; |Stack7_20|CounterWithParallelLoad:CounterWithParallelLoad_inst|D_ff:D_ff_inst[1]|nand5 ; |Stack7_20|CounterWithParallelLoad:CounterWithParallelLoad_inst|D_ff:D_ff_inst[1]|nand5 ; out0             ;
; |Stack7_20|CounterWithParallelLoad:CounterWithParallelLoad_inst|D_ff:D_ff_inst[0]|nand0 ; |Stack7_20|CounterWithParallelLoad:CounterWithParallelLoad_inst|D_ff:D_ff_inst[0]|nand0 ; out0             ;
; |Stack7_20|CounterWithParallelLoad:CounterWithParallelLoad_inst|D_ff:D_ff_inst[0]|nand1 ; |Stack7_20|CounterWithParallelLoad:CounterWithParallelLoad_inst|D_ff:D_ff_inst[0]|nand1 ; out0             ;
; |Stack7_20|CounterWithParallelLoad:CounterWithParallelLoad_inst|D_ff:D_ff_inst[0]|nand2 ; |Stack7_20|CounterWithParallelLoad:CounterWithParallelLoad_inst|D_ff:D_ff_inst[0]|nand2 ; out0             ;
; |Stack7_20|CounterWithParallelLoad:CounterWithParallelLoad_inst|D_ff:D_ff_inst[0]|nand3 ; |Stack7_20|CounterWithParallelLoad:CounterWithParallelLoad_inst|D_ff:D_ff_inst[0]|nand3 ; out0             ;
; |Stack7_20|CounterWithParallelLoad:CounterWithParallelLoad_inst|D_ff:D_ff_inst[0]|nand4 ; |Stack7_20|CounterWithParallelLoad:CounterWithParallelLoad_inst|D_ff:D_ff_inst[0]|nand4 ; out0             ;
; |Stack7_20|CounterWithParallelLoad:CounterWithParallelLoad_inst|D_ff:D_ff_inst[0]|nand5 ; |Stack7_20|CounterWithParallelLoad:CounterWithParallelLoad_inst|D_ff:D_ff_inst[0]|nand5 ; out0             ;
; |Stack7_20|CounterWithParallelLoad:CounterWithParallelLoad_inst|mux2_1:mux_inst[7]|and0 ; |Stack7_20|CounterWithParallelLoad:CounterWithParallelLoad_inst|mux2_1:mux_inst[7]|and0 ; out0             ;
; |Stack7_20|CounterWithParallelLoad:CounterWithParallelLoad_inst|mux2_1:mux_inst[6]|and0 ; |Stack7_20|CounterWithParallelLoad:CounterWithParallelLoad_inst|mux2_1:mux_inst[6]|and0 ; out0             ;
; |Stack7_20|CounterWithParallelLoad:CounterWithParallelLoad_inst|mux2_1:mux_inst[5]|and0 ; |Stack7_20|CounterWithParallelLoad:CounterWithParallelLoad_inst|mux2_1:mux_inst[5]|and0 ; out0             ;
; |Stack7_20|CounterWithParallelLoad:CounterWithParallelLoad_inst|mux2_1:mux_inst[4]|and0 ; |Stack7_20|CounterWithParallelLoad:CounterWithParallelLoad_inst|mux2_1:mux_inst[4]|and0 ; out0             ;
; |Stack7_20|CounterWithParallelLoad:CounterWithParallelLoad_inst|mux2_1:mux_inst[3]|and0 ; |Stack7_20|CounterWithParallelLoad:CounterWithParallelLoad_inst|mux2_1:mux_inst[3]|and0 ; out0             ;
; |Stack7_20|CounterWithParallelLoad:CounterWithParallelLoad_inst|mux2_1:mux_inst[2]|and0 ; |Stack7_20|CounterWithParallelLoad:CounterWithParallelLoad_inst|mux2_1:mux_inst[2]|and0 ; out0             ;
; |Stack7_20|CounterWithParallelLoad:CounterWithParallelLoad_inst|mux2_1:mux_inst[1]|and0 ; |Stack7_20|CounterWithParallelLoad:CounterWithParallelLoad_inst|mux2_1:mux_inst[1]|and0 ; out0             ;
; |Stack7_20|CounterWithParallelLoad:CounterWithParallelLoad_inst|mux2_1:mux_inst[0]|and0 ; |Stack7_20|CounterWithParallelLoad:CounterWithParallelLoad_inst|mux2_1:mux_inst[0]|and0 ; out0             ;
; |Stack7_20|CounterWithParallelLoad:CounterWithParallelLoad_inst|HAS:HAS_inst[7]|xor0    ; |Stack7_20|CounterWithParallelLoad:CounterWithParallelLoad_inst|HAS:HAS_inst[7]|xor0    ; out0             ;
; |Stack7_20|CounterWithParallelLoad:CounterWithParallelLoad_inst|HAS:HAS_inst[6]|and0    ; |Stack7_20|CounterWithParallelLoad:CounterWithParallelLoad_inst|HAS:HAS_inst[6]|and0    ; out0             ;
; |Stack7_20|CounterWithParallelLoad:CounterWithParallelLoad_inst|HAS:HAS_inst[6]|or0     ; |Stack7_20|CounterWithParallelLoad:CounterWithParallelLoad_inst|HAS:HAS_inst[6]|or0     ; out0             ;
; |Stack7_20|CounterWithParallelLoad:CounterWithParallelLoad_inst|HAS:HAS_inst[6]|xor0    ; |Stack7_20|CounterWithParallelLoad:CounterWithParallelLoad_inst|HAS:HAS_inst[6]|xor0    ; out0             ;
; |Stack7_20|CounterWithParallelLoad:CounterWithParallelLoad_inst|HAS:HAS_inst[5]|and0    ; |Stack7_20|CounterWithParallelLoad:CounterWithParallelLoad_inst|HAS:HAS_inst[5]|and0    ; out0             ;
; |Stack7_20|CounterWithParallelLoad:CounterWithParallelLoad_inst|HAS:HAS_inst[5]|or0     ; |Stack7_20|CounterWithParallelLoad:CounterWithParallelLoad_inst|HAS:HAS_inst[5]|or0     ; out0             ;
; |Stack7_20|CounterWithParallelLoad:CounterWithParallelLoad_inst|HAS:HAS_inst[5]|xor0    ; |Stack7_20|CounterWithParallelLoad:CounterWithParallelLoad_inst|HAS:HAS_inst[5]|xor0    ; out0             ;
; |Stack7_20|CounterWithParallelLoad:CounterWithParallelLoad_inst|HAS:HAS_inst[4]|and0    ; |Stack7_20|CounterWithParallelLoad:CounterWithParallelLoad_inst|HAS:HAS_inst[4]|and0    ; out0             ;
; |Stack7_20|CounterWithParallelLoad:CounterWithParallelLoad_inst|HAS:HAS_inst[4]|or0     ; |Stack7_20|CounterWithParallelLoad:CounterWithParallelLoad_inst|HAS:HAS_inst[4]|or0     ; out0             ;
; |Stack7_20|CounterWithParallelLoad:CounterWithParallelLoad_inst|HAS:HAS_inst[4]|xor0    ; |Stack7_20|CounterWithParallelLoad:CounterWithParallelLoad_inst|HAS:HAS_inst[4]|xor0    ; out0             ;
; |Stack7_20|CounterWithParallelLoad:CounterWithParallelLoad_inst|HAS:HAS_inst[3]|and0    ; |Stack7_20|CounterWithParallelLoad:CounterWithParallelLoad_inst|HAS:HAS_inst[3]|and0    ; out0             ;
; |Stack7_20|CounterWithParallelLoad:CounterWithParallelLoad_inst|HAS:HAS_inst[3]|and1    ; |Stack7_20|CounterWithParallelLoad:CounterWithParallelLoad_inst|HAS:HAS_inst[3]|and1    ; out0             ;
; |Stack7_20|CounterWithParallelLoad:CounterWithParallelLoad_inst|HAS:HAS_inst[3]|or0     ; |Stack7_20|CounterWithParallelLoad:CounterWithParallelLoad_inst|HAS:HAS_inst[3]|or0     ; out0             ;
; |Stack7_20|CounterWithParallelLoad:CounterWithParallelLoad_inst|HAS:HAS_inst[3]|xor0    ; |Stack7_20|CounterWithParallelLoad:CounterWithParallelLoad_inst|HAS:HAS_inst[3]|xor0    ; out0             ;
; |Stack7_20|CounterWithParallelLoad:CounterWithParallelLoad_inst|HAS:HAS_inst[2]|and0    ; |Stack7_20|CounterWithParallelLoad:CounterWithParallelLoad_inst|HAS:HAS_inst[2]|and0    ; out0             ;
; |Stack7_20|CounterWithParallelLoad:CounterWithParallelLoad_inst|HAS:HAS_inst[2]|and1    ; |Stack7_20|CounterWithParallelLoad:CounterWithParallelLoad_inst|HAS:HAS_inst[2]|and1    ; out0             ;
; |Stack7_20|CounterWithParallelLoad:CounterWithParallelLoad_inst|HAS:HAS_inst[2]|or0     ; |Stack7_20|CounterWithParallelLoad:CounterWithParallelLoad_inst|HAS:HAS_inst[2]|or0     ; out0             ;
; |Stack7_20|CounterWithParallelLoad:CounterWithParallelLoad_inst|HAS:HAS_inst[2]|xor0    ; |Stack7_20|CounterWithParallelLoad:CounterWithParallelLoad_inst|HAS:HAS_inst[2]|xor0    ; out0             ;
; |Stack7_20|CounterWithParallelLoad:CounterWithParallelLoad_inst|HAS:HAS_inst[1]|and0    ; |Stack7_20|CounterWithParallelLoad:CounterWithParallelLoad_inst|HAS:HAS_inst[1]|and0    ; out0             ;
; |Stack7_20|CounterWithParallelLoad:CounterWithParallelLoad_inst|HAS:HAS_inst[1]|and1    ; |Stack7_20|CounterWithParallelLoad:CounterWithParallelLoad_inst|HAS:HAS_inst[1]|and1    ; out0             ;
; |Stack7_20|CounterWithParallelLoad:CounterWithParallelLoad_inst|HAS:HAS_inst[1]|or0     ; |Stack7_20|CounterWithParallelLoad:CounterWithParallelLoad_inst|HAS:HAS_inst[1]|or0     ; out0             ;
; |Stack7_20|CounterWithParallelLoad:CounterWithParallelLoad_inst|HAS:HAS_inst[1]|xor0    ; |Stack7_20|CounterWithParallelLoad:CounterWithParallelLoad_inst|HAS:HAS_inst[1]|xor0    ; out0             ;
; |Stack7_20|CounterWithParallelLoad:CounterWithParallelLoad_inst|HAS:HAS_inst[0]|and0    ; |Stack7_20|CounterWithParallelLoad:CounterWithParallelLoad_inst|HAS:HAS_inst[0]|and0    ; out0             ;
; |Stack7_20|CounterWithParallelLoad:CounterWithParallelLoad_inst|HAS:HAS_inst[0]|and1    ; |Stack7_20|CounterWithParallelLoad:CounterWithParallelLoad_inst|HAS:HAS_inst[0]|and1    ; out0             ;
; |Stack7_20|CounterWithParallelLoad:CounterWithParallelLoad_inst|HAS:HAS_inst[0]|or0     ; |Stack7_20|CounterWithParallelLoad:CounterWithParallelLoad_inst|HAS:HAS_inst[0]|or0     ; out0             ;
; |Stack7_20|CounterWithParallelLoad:CounterWithParallelLoad_inst|HAS:HAS_inst[0]|xor0    ; |Stack7_20|CounterWithParallelLoad:CounterWithParallelLoad_inst|HAS:HAS_inst[0]|xor0    ; out0             ;
; |Stack7_20|SRwPL_stack:SRwPL_stack_inst[7]|D_ff:D[7]|nand2                              ; |Stack7_20|SRwPL_stack:SRwPL_stack_inst[7]|D_ff:D[7]|nand2                              ; out0             ;
; |Stack7_20|SRwPL_stack:SRwPL_stack_inst[7]|D_ff:D[6]|nand2                              ; |Stack7_20|SRwPL_stack:SRwPL_stack_inst[7]|D_ff:D[6]|nand2                              ; out0             ;
; |Stack7_20|SRwPL_stack:SRwPL_stack_inst[7]|D_ff:D[5]|nand2                              ; |Stack7_20|SRwPL_stack:SRwPL_stack_inst[7]|D_ff:D[5]|nand2                              ; out0             ;
; |Stack7_20|SRwPL_stack:SRwPL_stack_inst[7]|D_ff:D[4]|nand2                              ; |Stack7_20|SRwPL_stack:SRwPL_stack_inst[7]|D_ff:D[4]|nand2                              ; out0             ;
; |Stack7_20|SRwPL_stack:SRwPL_stack_inst[7]|D_ff:D[3]|nand2                              ; |Stack7_20|SRwPL_stack:SRwPL_stack_inst[7]|D_ff:D[3]|nand2                              ; out0             ;
; |Stack7_20|SRwPL_stack:SRwPL_stack_inst[7]|D_ff:D[2]|nand2                              ; |Stack7_20|SRwPL_stack:SRwPL_stack_inst[7]|D_ff:D[2]|nand2                              ; out0             ;
; |Stack7_20|SRwPL_stack:SRwPL_stack_inst[7]|D_ff:D[1]|nand2                              ; |Stack7_20|SRwPL_stack:SRwPL_stack_inst[7]|D_ff:D[1]|nand2                              ; out0             ;
; |Stack7_20|SRwPL_stack:SRwPL_stack_inst[7]|D_ff:D[0]|nand2                              ; |Stack7_20|SRwPL_stack:SRwPL_stack_inst[7]|D_ff:D[0]|nand2                              ; out0             ;
; |Stack7_20|SRwPL_stack:SRwPL_stack_inst[6]|D_ff:D[7]|nand2                              ; |Stack7_20|SRwPL_stack:SRwPL_stack_inst[6]|D_ff:D[7]|nand2                              ; out0             ;
; |Stack7_20|SRwPL_stack:SRwPL_stack_inst[6]|D_ff:D[6]|nand2                              ; |Stack7_20|SRwPL_stack:SRwPL_stack_inst[6]|D_ff:D[6]|nand2                              ; out0             ;
; |Stack7_20|SRwPL_stack:SRwPL_stack_inst[6]|D_ff:D[5]|nand2                              ; |Stack7_20|SRwPL_stack:SRwPL_stack_inst[6]|D_ff:D[5]|nand2                              ; out0             ;
; |Stack7_20|SRwPL_stack:SRwPL_stack_inst[6]|D_ff:D[4]|nand2                              ; |Stack7_20|SRwPL_stack:SRwPL_stack_inst[6]|D_ff:D[4]|nand2                              ; out0             ;
; |Stack7_20|SRwPL_stack:SRwPL_stack_inst[6]|D_ff:D[3]|nand2                              ; |Stack7_20|SRwPL_stack:SRwPL_stack_inst[6]|D_ff:D[3]|nand2                              ; out0             ;
; |Stack7_20|SRwPL_stack:SRwPL_stack_inst[6]|D_ff:D[2]|nand2                              ; |Stack7_20|SRwPL_stack:SRwPL_stack_inst[6]|D_ff:D[2]|nand2                              ; out0             ;
; |Stack7_20|SRwPL_stack:SRwPL_stack_inst[6]|D_ff:D[1]|nand2                              ; |Stack7_20|SRwPL_stack:SRwPL_stack_inst[6]|D_ff:D[1]|nand2                              ; out0             ;
; |Stack7_20|SRwPL_stack:SRwPL_stack_inst[6]|D_ff:D[0]|nand2                              ; |Stack7_20|SRwPL_stack:SRwPL_stack_inst[6]|D_ff:D[0]|nand2                              ; out0             ;
; |Stack7_20|SRwPL_stack:SRwPL_stack_inst[5]|D_ff:D[7]|nand2                              ; |Stack7_20|SRwPL_stack:SRwPL_stack_inst[5]|D_ff:D[7]|nand2                              ; out0             ;
; |Stack7_20|SRwPL_stack:SRwPL_stack_inst[5]|D_ff:D[6]|nand2                              ; |Stack7_20|SRwPL_stack:SRwPL_stack_inst[5]|D_ff:D[6]|nand2                              ; out0             ;
; |Stack7_20|SRwPL_stack:SRwPL_stack_inst[5]|D_ff:D[5]|nand2                              ; |Stack7_20|SRwPL_stack:SRwPL_stack_inst[5]|D_ff:D[5]|nand2                              ; out0             ;
; |Stack7_20|SRwPL_stack:SRwPL_stack_inst[5]|D_ff:D[4]|nand2                              ; |Stack7_20|SRwPL_stack:SRwPL_stack_inst[5]|D_ff:D[4]|nand2                              ; out0             ;
; |Stack7_20|SRwPL_stack:SRwPL_stack_inst[5]|D_ff:D[3]|nand2                              ; |Stack7_20|SRwPL_stack:SRwPL_stack_inst[5]|D_ff:D[3]|nand2                              ; out0             ;
; |Stack7_20|SRwPL_stack:SRwPL_stack_inst[5]|D_ff:D[2]|nand2                              ; |Stack7_20|SRwPL_stack:SRwPL_stack_inst[5]|D_ff:D[2]|nand2                              ; out0             ;
; |Stack7_20|SRwPL_stack:SRwPL_stack_inst[5]|D_ff:D[1]|nand2                              ; |Stack7_20|SRwPL_stack:SRwPL_stack_inst[5]|D_ff:D[1]|nand2                              ; out0             ;
; |Stack7_20|SRwPL_stack:SRwPL_stack_inst[5]|D_ff:D[0]|nand2                              ; |Stack7_20|SRwPL_stack:SRwPL_stack_inst[5]|D_ff:D[0]|nand2                              ; out0             ;
; |Stack7_20|SRwPL_stack:SRwPL_stack_inst[4]|mux4_1:mux[7]|and3                           ; |Stack7_20|SRwPL_stack:SRwPL_stack_inst[4]|mux4_1:mux[7]|and3                           ; out0             ;
; |Stack7_20|SRwPL_stack:SRwPL_stack_inst[4]|mux4_1:mux[7]|and2                           ; |Stack7_20|SRwPL_stack:SRwPL_stack_inst[4]|mux4_1:mux[7]|and2                           ; out0             ;
; |Stack7_20|SRwPL_stack:SRwPL_stack_inst[4]|mux4_1:mux[7]|and0                           ; |Stack7_20|SRwPL_stack:SRwPL_stack_inst[4]|mux4_1:mux[7]|and0                           ; out0             ;
; |Stack7_20|SRwPL_stack:SRwPL_stack_inst[4]|mux4_1:mux[7]|or0                            ; |Stack7_20|SRwPL_stack:SRwPL_stack_inst[4]|mux4_1:mux[7]|or0                            ; out0             ;
; |Stack7_20|SRwPL_stack:SRwPL_stack_inst[4]|mux4_1:mux[6]|and3                           ; |Stack7_20|SRwPL_stack:SRwPL_stack_inst[4]|mux4_1:mux[6]|and3                           ; out0             ;
; |Stack7_20|SRwPL_stack:SRwPL_stack_inst[4]|mux4_1:mux[6]|and2                           ; |Stack7_20|SRwPL_stack:SRwPL_stack_inst[4]|mux4_1:mux[6]|and2                           ; out0             ;
; |Stack7_20|SRwPL_stack:SRwPL_stack_inst[4]|mux4_1:mux[6]|and0                           ; |Stack7_20|SRwPL_stack:SRwPL_stack_inst[4]|mux4_1:mux[6]|and0                           ; out0             ;
; |Stack7_20|SRwPL_stack:SRwPL_stack_inst[4]|mux4_1:mux[6]|or0                            ; |Stack7_20|SRwPL_stack:SRwPL_stack_inst[4]|mux4_1:mux[6]|or0                            ; out0             ;
; |Stack7_20|SRwPL_stack:SRwPL_stack_inst[4]|mux4_1:mux[5]|and3                           ; |Stack7_20|SRwPL_stack:SRwPL_stack_inst[4]|mux4_1:mux[5]|and3                           ; out0             ;
; |Stack7_20|SRwPL_stack:SRwPL_stack_inst[4]|mux4_1:mux[5]|and2                           ; |Stack7_20|SRwPL_stack:SRwPL_stack_inst[4]|mux4_1:mux[5]|and2                           ; out0             ;
; |Stack7_20|SRwPL_stack:SRwPL_stack_inst[4]|mux4_1:mux[5]|and0                           ; |Stack7_20|SRwPL_stack:SRwPL_stack_inst[4]|mux4_1:mux[5]|and0                           ; out0             ;
; |Stack7_20|SRwPL_stack:SRwPL_stack_inst[4]|mux4_1:mux[5]|or0                            ; |Stack7_20|SRwPL_stack:SRwPL_stack_inst[4]|mux4_1:mux[5]|or0                            ; out0             ;
; |Stack7_20|SRwPL_stack:SRwPL_stack_inst[4]|mux4_1:mux[4]|and3                           ; |Stack7_20|SRwPL_stack:SRwPL_stack_inst[4]|mux4_1:mux[4]|and3                           ; out0             ;
; |Stack7_20|SRwPL_stack:SRwPL_stack_inst[4]|mux4_1:mux[4]|and2                           ; |Stack7_20|SRwPL_stack:SRwPL_stack_inst[4]|mux4_1:mux[4]|and2                           ; out0             ;
; |Stack7_20|SRwPL_stack:SRwPL_stack_inst[4]|mux4_1:mux[4]|and0                           ; |Stack7_20|SRwPL_stack:SRwPL_stack_inst[4]|mux4_1:mux[4]|and0                           ; out0             ;
; |Stack7_20|SRwPL_stack:SRwPL_stack_inst[4]|mux4_1:mux[4]|or0                            ; |Stack7_20|SRwPL_stack:SRwPL_stack_inst[4]|mux4_1:mux[4]|or0                            ; out0             ;
; |Stack7_20|SRwPL_stack:SRwPL_stack_inst[4]|mux4_1:mux[3]|and3                           ; |Stack7_20|SRwPL_stack:SRwPL_stack_inst[4]|mux4_1:mux[3]|and3                           ; out0             ;
; |Stack7_20|SRwPL_stack:SRwPL_stack_inst[4]|mux4_1:mux[3]|and2                           ; |Stack7_20|SRwPL_stack:SRwPL_stack_inst[4]|mux4_1:mux[3]|and2                           ; out0             ;
; |Stack7_20|SRwPL_stack:SRwPL_stack_inst[4]|mux4_1:mux[3]|and0                           ; |Stack7_20|SRwPL_stack:SRwPL_stack_inst[4]|mux4_1:mux[3]|and0                           ; out0             ;
; |Stack7_20|SRwPL_stack:SRwPL_stack_inst[4]|mux4_1:mux[3]|or0                            ; |Stack7_20|SRwPL_stack:SRwPL_stack_inst[4]|mux4_1:mux[3]|or0                            ; out0             ;
; |Stack7_20|SRwPL_stack:SRwPL_stack_inst[4]|mux4_1:mux[2]|and3                           ; |Stack7_20|SRwPL_stack:SRwPL_stack_inst[4]|mux4_1:mux[2]|and3                           ; out0             ;
; |Stack7_20|SRwPL_stack:SRwPL_stack_inst[4]|mux4_1:mux[2]|and2                           ; |Stack7_20|SRwPL_stack:SRwPL_stack_inst[4]|mux4_1:mux[2]|and2                           ; out0             ;
; |Stack7_20|SRwPL_stack:SRwPL_stack_inst[4]|mux4_1:mux[2]|and0                           ; |Stack7_20|SRwPL_stack:SRwPL_stack_inst[4]|mux4_1:mux[2]|and0                           ; out0             ;
; |Stack7_20|SRwPL_stack:SRwPL_stack_inst[4]|mux4_1:mux[2]|or0                            ; |Stack7_20|SRwPL_stack:SRwPL_stack_inst[4]|mux4_1:mux[2]|or0                            ; out0             ;
; |Stack7_20|SRwPL_stack:SRwPL_stack_inst[4]|mux4_1:mux[1]|and3                           ; |Stack7_20|SRwPL_stack:SRwPL_stack_inst[4]|mux4_1:mux[1]|and3                           ; out0             ;
; |Stack7_20|SRwPL_stack:SRwPL_stack_inst[4]|mux4_1:mux[1]|and0                           ; |Stack7_20|SRwPL_stack:SRwPL_stack_inst[4]|mux4_1:mux[1]|and0                           ; out0             ;
; |Stack7_20|SRwPL_stack:SRwPL_stack_inst[4]|mux4_1:mux[1]|or0                            ; |Stack7_20|SRwPL_stack:SRwPL_stack_inst[4]|mux4_1:mux[1]|or0                            ; out0             ;
; |Stack7_20|SRwPL_stack:SRwPL_stack_inst[4]|mux4_1:mux[0]|and3                           ; |Stack7_20|SRwPL_stack:SRwPL_stack_inst[4]|mux4_1:mux[0]|and3                           ; out0             ;
; |Stack7_20|SRwPL_stack:SRwPL_stack_inst[4]|mux4_1:mux[0]|or0                            ; |Stack7_20|SRwPL_stack:SRwPL_stack_inst[4]|mux4_1:mux[0]|or0                            ; out0             ;
; |Stack7_20|SRwPL_stack:SRwPL_stack_inst[4]|D_ff:D[7]|nand0                              ; |Stack7_20|SRwPL_stack:SRwPL_stack_inst[4]|D_ff:D[7]|nand0                              ; out0             ;
; |Stack7_20|SRwPL_stack:SRwPL_stack_inst[4]|D_ff:D[7]|nand1                              ; |Stack7_20|SRwPL_stack:SRwPL_stack_inst[4]|D_ff:D[7]|nand1                              ; out0             ;
; |Stack7_20|SRwPL_stack:SRwPL_stack_inst[4]|D_ff:D[7]|nand2                              ; |Stack7_20|SRwPL_stack:SRwPL_stack_inst[4]|D_ff:D[7]|nand2                              ; out0             ;
; |Stack7_20|SRwPL_stack:SRwPL_stack_inst[4]|D_ff:D[7]|nand3                              ; |Stack7_20|SRwPL_stack:SRwPL_stack_inst[4]|D_ff:D[7]|nand3                              ; out0             ;
; |Stack7_20|SRwPL_stack:SRwPL_stack_inst[4]|D_ff:D[7]|nand4                              ; |Stack7_20|SRwPL_stack:SRwPL_stack_inst[4]|D_ff:D[7]|nand4                              ; out0             ;
; |Stack7_20|SRwPL_stack:SRwPL_stack_inst[4]|D_ff:D[7]|nand5                              ; |Stack7_20|SRwPL_stack:SRwPL_stack_inst[4]|D_ff:D[7]|nand5                              ; out0             ;
; |Stack7_20|SRwPL_stack:SRwPL_stack_inst[4]|D_ff:D[6]|nand0                              ; |Stack7_20|SRwPL_stack:SRwPL_stack_inst[4]|D_ff:D[6]|nand0                              ; out0             ;
; |Stack7_20|SRwPL_stack:SRwPL_stack_inst[4]|D_ff:D[6]|nand1                              ; |Stack7_20|SRwPL_stack:SRwPL_stack_inst[4]|D_ff:D[6]|nand1                              ; out0             ;
; |Stack7_20|SRwPL_stack:SRwPL_stack_inst[4]|D_ff:D[6]|nand2                              ; |Stack7_20|SRwPL_stack:SRwPL_stack_inst[4]|D_ff:D[6]|nand2                              ; out0             ;
; |Stack7_20|SRwPL_stack:SRwPL_stack_inst[4]|D_ff:D[6]|nand3                              ; |Stack7_20|SRwPL_stack:SRwPL_stack_inst[4]|D_ff:D[6]|nand3                              ; out0             ;
; |Stack7_20|SRwPL_stack:SRwPL_stack_inst[4]|D_ff:D[6]|nand4                              ; |Stack7_20|SRwPL_stack:SRwPL_stack_inst[4]|D_ff:D[6]|nand4                              ; out0             ;
; |Stack7_20|SRwPL_stack:SRwPL_stack_inst[4]|D_ff:D[6]|nand5                              ; |Stack7_20|SRwPL_stack:SRwPL_stack_inst[4]|D_ff:D[6]|nand5                              ; out0             ;
; |Stack7_20|SRwPL_stack:SRwPL_stack_inst[4]|D_ff:D[5]|nand0                              ; |Stack7_20|SRwPL_stack:SRwPL_stack_inst[4]|D_ff:D[5]|nand0                              ; out0             ;
; |Stack7_20|SRwPL_stack:SRwPL_stack_inst[4]|D_ff:D[5]|nand1                              ; |Stack7_20|SRwPL_stack:SRwPL_stack_inst[4]|D_ff:D[5]|nand1                              ; out0             ;
; |Stack7_20|SRwPL_stack:SRwPL_stack_inst[4]|D_ff:D[5]|nand2                              ; |Stack7_20|SRwPL_stack:SRwPL_stack_inst[4]|D_ff:D[5]|nand2                              ; out0             ;
; |Stack7_20|SRwPL_stack:SRwPL_stack_inst[4]|D_ff:D[5]|nand3                              ; |Stack7_20|SRwPL_stack:SRwPL_stack_inst[4]|D_ff:D[5]|nand3                              ; out0             ;
; |Stack7_20|SRwPL_stack:SRwPL_stack_inst[4]|D_ff:D[5]|nand4                              ; |Stack7_20|SRwPL_stack:SRwPL_stack_inst[4]|D_ff:D[5]|nand4                              ; out0             ;
; |Stack7_20|SRwPL_stack:SRwPL_stack_inst[4]|D_ff:D[5]|nand5                              ; |Stack7_20|SRwPL_stack:SRwPL_stack_inst[4]|D_ff:D[5]|nand5                              ; out0             ;
; |Stack7_20|SRwPL_stack:SRwPL_stack_inst[4]|D_ff:D[4]|nand0                              ; |Stack7_20|SRwPL_stack:SRwPL_stack_inst[4]|D_ff:D[4]|nand0                              ; out0             ;
; |Stack7_20|SRwPL_stack:SRwPL_stack_inst[4]|D_ff:D[4]|nand1                              ; |Stack7_20|SRwPL_stack:SRwPL_stack_inst[4]|D_ff:D[4]|nand1                              ; out0             ;
; |Stack7_20|SRwPL_stack:SRwPL_stack_inst[4]|D_ff:D[4]|nand2                              ; |Stack7_20|SRwPL_stack:SRwPL_stack_inst[4]|D_ff:D[4]|nand2                              ; out0             ;
; |Stack7_20|SRwPL_stack:SRwPL_stack_inst[4]|D_ff:D[4]|nand3                              ; |Stack7_20|SRwPL_stack:SRwPL_stack_inst[4]|D_ff:D[4]|nand3                              ; out0             ;
; |Stack7_20|SRwPL_stack:SRwPL_stack_inst[4]|D_ff:D[4]|nand4                              ; |Stack7_20|SRwPL_stack:SRwPL_stack_inst[4]|D_ff:D[4]|nand4                              ; out0             ;
; |Stack7_20|SRwPL_stack:SRwPL_stack_inst[4]|D_ff:D[4]|nand5                              ; |Stack7_20|SRwPL_stack:SRwPL_stack_inst[4]|D_ff:D[4]|nand5                              ; out0             ;
; |Stack7_20|SRwPL_stack:SRwPL_stack_inst[4]|D_ff:D[3]|nand0                              ; |Stack7_20|SRwPL_stack:SRwPL_stack_inst[4]|D_ff:D[3]|nand0                              ; out0             ;
; |Stack7_20|SRwPL_stack:SRwPL_stack_inst[4]|D_ff:D[3]|nand1                              ; |Stack7_20|SRwPL_stack:SRwPL_stack_inst[4]|D_ff:D[3]|nand1                              ; out0             ;
; |Stack7_20|SRwPL_stack:SRwPL_stack_inst[4]|D_ff:D[3]|nand2                              ; |Stack7_20|SRwPL_stack:SRwPL_stack_inst[4]|D_ff:D[3]|nand2                              ; out0             ;
; |Stack7_20|SRwPL_stack:SRwPL_stack_inst[4]|D_ff:D[3]|nand3                              ; |Stack7_20|SRwPL_stack:SRwPL_stack_inst[4]|D_ff:D[3]|nand3                              ; out0             ;
; |Stack7_20|SRwPL_stack:SRwPL_stack_inst[4]|D_ff:D[3]|nand4                              ; |Stack7_20|SRwPL_stack:SRwPL_stack_inst[4]|D_ff:D[3]|nand4                              ; out0             ;
; |Stack7_20|SRwPL_stack:SRwPL_stack_inst[4]|D_ff:D[3]|nand5                              ; |Stack7_20|SRwPL_stack:SRwPL_stack_inst[4]|D_ff:D[3]|nand5                              ; out0             ;
; |Stack7_20|SRwPL_stack:SRwPL_stack_inst[4]|D_ff:D[2]|nand0                              ; |Stack7_20|SRwPL_stack:SRwPL_stack_inst[4]|D_ff:D[2]|nand0                              ; out0             ;
; |Stack7_20|SRwPL_stack:SRwPL_stack_inst[4]|D_ff:D[2]|nand1                              ; |Stack7_20|SRwPL_stack:SRwPL_stack_inst[4]|D_ff:D[2]|nand1                              ; out0             ;
; |Stack7_20|SRwPL_stack:SRwPL_stack_inst[4]|D_ff:D[2]|nand2                              ; |Stack7_20|SRwPL_stack:SRwPL_stack_inst[4]|D_ff:D[2]|nand2                              ; out0             ;
; |Stack7_20|SRwPL_stack:SRwPL_stack_inst[4]|D_ff:D[2]|nand3                              ; |Stack7_20|SRwPL_stack:SRwPL_stack_inst[4]|D_ff:D[2]|nand3                              ; out0             ;
; |Stack7_20|SRwPL_stack:SRwPL_stack_inst[4]|D_ff:D[2]|nand4                              ; |Stack7_20|SRwPL_stack:SRwPL_stack_inst[4]|D_ff:D[2]|nand4                              ; out0             ;
; |Stack7_20|SRwPL_stack:SRwPL_stack_inst[4]|D_ff:D[2]|nand5                              ; |Stack7_20|SRwPL_stack:SRwPL_stack_inst[4]|D_ff:D[2]|nand5                              ; out0             ;
; |Stack7_20|SRwPL_stack:SRwPL_stack_inst[4]|D_ff:D[1]|nand0                              ; |Stack7_20|SRwPL_stack:SRwPL_stack_inst[4]|D_ff:D[1]|nand0                              ; out0             ;
; |Stack7_20|SRwPL_stack:SRwPL_stack_inst[4]|D_ff:D[1]|nand1                              ; |Stack7_20|SRwPL_stack:SRwPL_stack_inst[4]|D_ff:D[1]|nand1                              ; out0             ;
; |Stack7_20|SRwPL_stack:SRwPL_stack_inst[4]|D_ff:D[1]|nand2                              ; |Stack7_20|SRwPL_stack:SRwPL_stack_inst[4]|D_ff:D[1]|nand2                              ; out0             ;
; |Stack7_20|SRwPL_stack:SRwPL_stack_inst[4]|D_ff:D[1]|nand3                              ; |Stack7_20|SRwPL_stack:SRwPL_stack_inst[4]|D_ff:D[1]|nand3                              ; out0             ;
; |Stack7_20|SRwPL_stack:SRwPL_stack_inst[4]|D_ff:D[1]|nand4                              ; |Stack7_20|SRwPL_stack:SRwPL_stack_inst[4]|D_ff:D[1]|nand4                              ; out0             ;
; |Stack7_20|SRwPL_stack:SRwPL_stack_inst[4]|D_ff:D[1]|nand5                              ; |Stack7_20|SRwPL_stack:SRwPL_stack_inst[4]|D_ff:D[1]|nand5                              ; out0             ;
; |Stack7_20|SRwPL_stack:SRwPL_stack_inst[4]|D_ff:D[0]|nand2                              ; |Stack7_20|SRwPL_stack:SRwPL_stack_inst[4]|D_ff:D[0]|nand2                              ; out0             ;
; |Stack7_20|SRwPL_stack:SRwPL_stack_inst[3]|mux4_1:mux[7]|and3                           ; |Stack7_20|SRwPL_stack:SRwPL_stack_inst[3]|mux4_1:mux[7]|and3                           ; out0             ;
; |Stack7_20|SRwPL_stack:SRwPL_stack_inst[3]|mux4_1:mux[7]|and2                           ; |Stack7_20|SRwPL_stack:SRwPL_stack_inst[3]|mux4_1:mux[7]|and2                           ; out0             ;
; |Stack7_20|SRwPL_stack:SRwPL_stack_inst[3]|mux4_1:mux[7]|and0                           ; |Stack7_20|SRwPL_stack:SRwPL_stack_inst[3]|mux4_1:mux[7]|and0                           ; out0             ;
; |Stack7_20|SRwPL_stack:SRwPL_stack_inst[3]|mux4_1:mux[7]|or0                            ; |Stack7_20|SRwPL_stack:SRwPL_stack_inst[3]|mux4_1:mux[7]|or0                            ; out0             ;
; |Stack7_20|SRwPL_stack:SRwPL_stack_inst[3]|mux4_1:mux[6]|and3                           ; |Stack7_20|SRwPL_stack:SRwPL_stack_inst[3]|mux4_1:mux[6]|and3                           ; out0             ;
; |Stack7_20|SRwPL_stack:SRwPL_stack_inst[3]|mux4_1:mux[6]|and2                           ; |Stack7_20|SRwPL_stack:SRwPL_stack_inst[3]|mux4_1:mux[6]|and2                           ; out0             ;
; |Stack7_20|SRwPL_stack:SRwPL_stack_inst[3]|mux4_1:mux[6]|and0                           ; |Stack7_20|SRwPL_stack:SRwPL_stack_inst[3]|mux4_1:mux[6]|and0                           ; out0             ;
; |Stack7_20|SRwPL_stack:SRwPL_stack_inst[3]|mux4_1:mux[6]|or0                            ; |Stack7_20|SRwPL_stack:SRwPL_stack_inst[3]|mux4_1:mux[6]|or0                            ; out0             ;
; |Stack7_20|SRwPL_stack:SRwPL_stack_inst[3]|mux4_1:mux[5]|and3                           ; |Stack7_20|SRwPL_stack:SRwPL_stack_inst[3]|mux4_1:mux[5]|and3                           ; out0             ;
; |Stack7_20|SRwPL_stack:SRwPL_stack_inst[3]|mux4_1:mux[5]|and2                           ; |Stack7_20|SRwPL_stack:SRwPL_stack_inst[3]|mux4_1:mux[5]|and2                           ; out0             ;
; |Stack7_20|SRwPL_stack:SRwPL_stack_inst[3]|mux4_1:mux[5]|and0                           ; |Stack7_20|SRwPL_stack:SRwPL_stack_inst[3]|mux4_1:mux[5]|and0                           ; out0             ;
; |Stack7_20|SRwPL_stack:SRwPL_stack_inst[3]|mux4_1:mux[5]|or0                            ; |Stack7_20|SRwPL_stack:SRwPL_stack_inst[3]|mux4_1:mux[5]|or0                            ; out0             ;
; |Stack7_20|SRwPL_stack:SRwPL_stack_inst[3]|mux4_1:mux[4]|and3                           ; |Stack7_20|SRwPL_stack:SRwPL_stack_inst[3]|mux4_1:mux[4]|and3                           ; out0             ;
; |Stack7_20|SRwPL_stack:SRwPL_stack_inst[3]|mux4_1:mux[4]|and2                           ; |Stack7_20|SRwPL_stack:SRwPL_stack_inst[3]|mux4_1:mux[4]|and2                           ; out0             ;
; |Stack7_20|SRwPL_stack:SRwPL_stack_inst[3]|mux4_1:mux[4]|and0                           ; |Stack7_20|SRwPL_stack:SRwPL_stack_inst[3]|mux4_1:mux[4]|and0                           ; out0             ;
; |Stack7_20|SRwPL_stack:SRwPL_stack_inst[3]|mux4_1:mux[4]|or0                            ; |Stack7_20|SRwPL_stack:SRwPL_stack_inst[3]|mux4_1:mux[4]|or0                            ; out0             ;
; |Stack7_20|SRwPL_stack:SRwPL_stack_inst[3]|mux4_1:mux[3]|and3                           ; |Stack7_20|SRwPL_stack:SRwPL_stack_inst[3]|mux4_1:mux[3]|and3                           ; out0             ;
; |Stack7_20|SRwPL_stack:SRwPL_stack_inst[3]|mux4_1:mux[3]|and2                           ; |Stack7_20|SRwPL_stack:SRwPL_stack_inst[3]|mux4_1:mux[3]|and2                           ; out0             ;
; |Stack7_20|SRwPL_stack:SRwPL_stack_inst[3]|mux4_1:mux[3]|or0                            ; |Stack7_20|SRwPL_stack:SRwPL_stack_inst[3]|mux4_1:mux[3]|or0                            ; out0             ;
; |Stack7_20|SRwPL_stack:SRwPL_stack_inst[3]|mux4_1:mux[2]|and3                           ; |Stack7_20|SRwPL_stack:SRwPL_stack_inst[3]|mux4_1:mux[2]|and3                           ; out0             ;
; |Stack7_20|SRwPL_stack:SRwPL_stack_inst[3]|mux4_1:mux[2]|and2                           ; |Stack7_20|SRwPL_stack:SRwPL_stack_inst[3]|mux4_1:mux[2]|and2                           ; out0             ;
; |Stack7_20|SRwPL_stack:SRwPL_stack_inst[3]|mux4_1:mux[2]|or0                            ; |Stack7_20|SRwPL_stack:SRwPL_stack_inst[3]|mux4_1:mux[2]|or0                            ; out0             ;
; |Stack7_20|SRwPL_stack:SRwPL_stack_inst[3]|mux4_1:mux[1]|and3                           ; |Stack7_20|SRwPL_stack:SRwPL_stack_inst[3]|mux4_1:mux[1]|and3                           ; out0             ;
; |Stack7_20|SRwPL_stack:SRwPL_stack_inst[3]|mux4_1:mux[1]|and2                           ; |Stack7_20|SRwPL_stack:SRwPL_stack_inst[3]|mux4_1:mux[1]|and2                           ; out0             ;
; |Stack7_20|SRwPL_stack:SRwPL_stack_inst[3]|mux4_1:mux[1]|or0                            ; |Stack7_20|SRwPL_stack:SRwPL_stack_inst[3]|mux4_1:mux[1]|or0                            ; out0             ;
; |Stack7_20|SRwPL_stack:SRwPL_stack_inst[3]|mux4_1:mux[0]|and3                           ; |Stack7_20|SRwPL_stack:SRwPL_stack_inst[3]|mux4_1:mux[0]|and3                           ; out0             ;
; |Stack7_20|SRwPL_stack:SRwPL_stack_inst[3]|mux4_1:mux[0]|and0                           ; |Stack7_20|SRwPL_stack:SRwPL_stack_inst[3]|mux4_1:mux[0]|and0                           ; out0             ;
; |Stack7_20|SRwPL_stack:SRwPL_stack_inst[3]|mux4_1:mux[0]|or0                            ; |Stack7_20|SRwPL_stack:SRwPL_stack_inst[3]|mux4_1:mux[0]|or0                            ; out0             ;
; |Stack7_20|SRwPL_stack:SRwPL_stack_inst[3]|D_ff:D[7]|nand0                              ; |Stack7_20|SRwPL_stack:SRwPL_stack_inst[3]|D_ff:D[7]|nand0                              ; out0             ;
; |Stack7_20|SRwPL_stack:SRwPL_stack_inst[3]|D_ff:D[7]|nand1                              ; |Stack7_20|SRwPL_stack:SRwPL_stack_inst[3]|D_ff:D[7]|nand1                              ; out0             ;
; |Stack7_20|SRwPL_stack:SRwPL_stack_inst[3]|D_ff:D[7]|nand2                              ; |Stack7_20|SRwPL_stack:SRwPL_stack_inst[3]|D_ff:D[7]|nand2                              ; out0             ;
; |Stack7_20|SRwPL_stack:SRwPL_stack_inst[3]|D_ff:D[7]|nand3                              ; |Stack7_20|SRwPL_stack:SRwPL_stack_inst[3]|D_ff:D[7]|nand3                              ; out0             ;
; |Stack7_20|SRwPL_stack:SRwPL_stack_inst[3]|D_ff:D[7]|nand4                              ; |Stack7_20|SRwPL_stack:SRwPL_stack_inst[3]|D_ff:D[7]|nand4                              ; out0             ;
; |Stack7_20|SRwPL_stack:SRwPL_stack_inst[3]|D_ff:D[7]|nand5                              ; |Stack7_20|SRwPL_stack:SRwPL_stack_inst[3]|D_ff:D[7]|nand5                              ; out0             ;
; |Stack7_20|SRwPL_stack:SRwPL_stack_inst[3]|D_ff:D[6]|nand0                              ; |Stack7_20|SRwPL_stack:SRwPL_stack_inst[3]|D_ff:D[6]|nand0                              ; out0             ;
; |Stack7_20|SRwPL_stack:SRwPL_stack_inst[3]|D_ff:D[6]|nand1                              ; |Stack7_20|SRwPL_stack:SRwPL_stack_inst[3]|D_ff:D[6]|nand1                              ; out0             ;
; |Stack7_20|SRwPL_stack:SRwPL_stack_inst[3]|D_ff:D[6]|nand2                              ; |Stack7_20|SRwPL_stack:SRwPL_stack_inst[3]|D_ff:D[6]|nand2                              ; out0             ;
; |Stack7_20|SRwPL_stack:SRwPL_stack_inst[3]|D_ff:D[6]|nand3                              ; |Stack7_20|SRwPL_stack:SRwPL_stack_inst[3]|D_ff:D[6]|nand3                              ; out0             ;
; |Stack7_20|SRwPL_stack:SRwPL_stack_inst[3]|D_ff:D[6]|nand4                              ; |Stack7_20|SRwPL_stack:SRwPL_stack_inst[3]|D_ff:D[6]|nand4                              ; out0             ;
; |Stack7_20|SRwPL_stack:SRwPL_stack_inst[3]|D_ff:D[6]|nand5                              ; |Stack7_20|SRwPL_stack:SRwPL_stack_inst[3]|D_ff:D[6]|nand5                              ; out0             ;
; |Stack7_20|SRwPL_stack:SRwPL_stack_inst[3]|D_ff:D[5]|nand0                              ; |Stack7_20|SRwPL_stack:SRwPL_stack_inst[3]|D_ff:D[5]|nand0                              ; out0             ;
; |Stack7_20|SRwPL_stack:SRwPL_stack_inst[3]|D_ff:D[5]|nand1                              ; |Stack7_20|SRwPL_stack:SRwPL_stack_inst[3]|D_ff:D[5]|nand1                              ; out0             ;
; |Stack7_20|SRwPL_stack:SRwPL_stack_inst[3]|D_ff:D[5]|nand2                              ; |Stack7_20|SRwPL_stack:SRwPL_stack_inst[3]|D_ff:D[5]|nand2                              ; out0             ;
; |Stack7_20|SRwPL_stack:SRwPL_stack_inst[3]|D_ff:D[5]|nand3                              ; |Stack7_20|SRwPL_stack:SRwPL_stack_inst[3]|D_ff:D[5]|nand3                              ; out0             ;
; |Stack7_20|SRwPL_stack:SRwPL_stack_inst[3]|D_ff:D[5]|nand4                              ; |Stack7_20|SRwPL_stack:SRwPL_stack_inst[3]|D_ff:D[5]|nand4                              ; out0             ;
; |Stack7_20|SRwPL_stack:SRwPL_stack_inst[3]|D_ff:D[5]|nand5                              ; |Stack7_20|SRwPL_stack:SRwPL_stack_inst[3]|D_ff:D[5]|nand5                              ; out0             ;
; |Stack7_20|SRwPL_stack:SRwPL_stack_inst[3]|D_ff:D[4]|nand0                              ; |Stack7_20|SRwPL_stack:SRwPL_stack_inst[3]|D_ff:D[4]|nand0                              ; out0             ;
; |Stack7_20|SRwPL_stack:SRwPL_stack_inst[3]|D_ff:D[4]|nand1                              ; |Stack7_20|SRwPL_stack:SRwPL_stack_inst[3]|D_ff:D[4]|nand1                              ; out0             ;
; |Stack7_20|SRwPL_stack:SRwPL_stack_inst[3]|D_ff:D[4]|nand2                              ; |Stack7_20|SRwPL_stack:SRwPL_stack_inst[3]|D_ff:D[4]|nand2                              ; out0             ;
; |Stack7_20|SRwPL_stack:SRwPL_stack_inst[3]|D_ff:D[4]|nand3                              ; |Stack7_20|SRwPL_stack:SRwPL_stack_inst[3]|D_ff:D[4]|nand3                              ; out0             ;
; |Stack7_20|SRwPL_stack:SRwPL_stack_inst[3]|D_ff:D[4]|nand4                              ; |Stack7_20|SRwPL_stack:SRwPL_stack_inst[3]|D_ff:D[4]|nand4                              ; out0             ;
; |Stack7_20|SRwPL_stack:SRwPL_stack_inst[3]|D_ff:D[4]|nand5                              ; |Stack7_20|SRwPL_stack:SRwPL_stack_inst[3]|D_ff:D[4]|nand5                              ; out0             ;
; |Stack7_20|SRwPL_stack:SRwPL_stack_inst[3]|D_ff:D[3]|nand0                              ; |Stack7_20|SRwPL_stack:SRwPL_stack_inst[3]|D_ff:D[3]|nand0                              ; out0             ;
; |Stack7_20|SRwPL_stack:SRwPL_stack_inst[3]|D_ff:D[3]|nand1                              ; |Stack7_20|SRwPL_stack:SRwPL_stack_inst[3]|D_ff:D[3]|nand1                              ; out0             ;
; |Stack7_20|SRwPL_stack:SRwPL_stack_inst[3]|D_ff:D[3]|nand2                              ; |Stack7_20|SRwPL_stack:SRwPL_stack_inst[3]|D_ff:D[3]|nand2                              ; out0             ;
; |Stack7_20|SRwPL_stack:SRwPL_stack_inst[3]|D_ff:D[3]|nand3                              ; |Stack7_20|SRwPL_stack:SRwPL_stack_inst[3]|D_ff:D[3]|nand3                              ; out0             ;
; |Stack7_20|SRwPL_stack:SRwPL_stack_inst[3]|D_ff:D[3]|nand4                              ; |Stack7_20|SRwPL_stack:SRwPL_stack_inst[3]|D_ff:D[3]|nand4                              ; out0             ;
; |Stack7_20|SRwPL_stack:SRwPL_stack_inst[3]|D_ff:D[3]|nand5                              ; |Stack7_20|SRwPL_stack:SRwPL_stack_inst[3]|D_ff:D[3]|nand5                              ; out0             ;
; |Stack7_20|SRwPL_stack:SRwPL_stack_inst[3]|D_ff:D[2]|nand0                              ; |Stack7_20|SRwPL_stack:SRwPL_stack_inst[3]|D_ff:D[2]|nand0                              ; out0             ;
; |Stack7_20|SRwPL_stack:SRwPL_stack_inst[3]|D_ff:D[2]|nand1                              ; |Stack7_20|SRwPL_stack:SRwPL_stack_inst[3]|D_ff:D[2]|nand1                              ; out0             ;
; |Stack7_20|SRwPL_stack:SRwPL_stack_inst[3]|D_ff:D[2]|nand2                              ; |Stack7_20|SRwPL_stack:SRwPL_stack_inst[3]|D_ff:D[2]|nand2                              ; out0             ;
; |Stack7_20|SRwPL_stack:SRwPL_stack_inst[3]|D_ff:D[2]|nand3                              ; |Stack7_20|SRwPL_stack:SRwPL_stack_inst[3]|D_ff:D[2]|nand3                              ; out0             ;
; |Stack7_20|SRwPL_stack:SRwPL_stack_inst[3]|D_ff:D[2]|nand4                              ; |Stack7_20|SRwPL_stack:SRwPL_stack_inst[3]|D_ff:D[2]|nand4                              ; out0             ;
; |Stack7_20|SRwPL_stack:SRwPL_stack_inst[3]|D_ff:D[2]|nand5                              ; |Stack7_20|SRwPL_stack:SRwPL_stack_inst[3]|D_ff:D[2]|nand5                              ; out0             ;
; |Stack7_20|SRwPL_stack:SRwPL_stack_inst[3]|D_ff:D[1]|nand0                              ; |Stack7_20|SRwPL_stack:SRwPL_stack_inst[3]|D_ff:D[1]|nand0                              ; out0             ;
; |Stack7_20|SRwPL_stack:SRwPL_stack_inst[3]|D_ff:D[1]|nand1                              ; |Stack7_20|SRwPL_stack:SRwPL_stack_inst[3]|D_ff:D[1]|nand1                              ; out0             ;
; |Stack7_20|SRwPL_stack:SRwPL_stack_inst[3]|D_ff:D[1]|nand2                              ; |Stack7_20|SRwPL_stack:SRwPL_stack_inst[3]|D_ff:D[1]|nand2                              ; out0             ;
; |Stack7_20|SRwPL_stack:SRwPL_stack_inst[3]|D_ff:D[1]|nand3                              ; |Stack7_20|SRwPL_stack:SRwPL_stack_inst[3]|D_ff:D[1]|nand3                              ; out0             ;
; |Stack7_20|SRwPL_stack:SRwPL_stack_inst[3]|D_ff:D[1]|nand4                              ; |Stack7_20|SRwPL_stack:SRwPL_stack_inst[3]|D_ff:D[1]|nand4                              ; out0             ;
; |Stack7_20|SRwPL_stack:SRwPL_stack_inst[3]|D_ff:D[1]|nand5                              ; |Stack7_20|SRwPL_stack:SRwPL_stack_inst[3]|D_ff:D[1]|nand5                              ; out0             ;
; |Stack7_20|SRwPL_stack:SRwPL_stack_inst[3]|D_ff:D[0]|nand0                              ; |Stack7_20|SRwPL_stack:SRwPL_stack_inst[3]|D_ff:D[0]|nand0                              ; out0             ;
; |Stack7_20|SRwPL_stack:SRwPL_stack_inst[3]|D_ff:D[0]|nand1                              ; |Stack7_20|SRwPL_stack:SRwPL_stack_inst[3]|D_ff:D[0]|nand1                              ; out0             ;
; |Stack7_20|SRwPL_stack:SRwPL_stack_inst[3]|D_ff:D[0]|nand2                              ; |Stack7_20|SRwPL_stack:SRwPL_stack_inst[3]|D_ff:D[0]|nand2                              ; out0             ;
; |Stack7_20|SRwPL_stack:SRwPL_stack_inst[3]|D_ff:D[0]|nand3                              ; |Stack7_20|SRwPL_stack:SRwPL_stack_inst[3]|D_ff:D[0]|nand3                              ; out0             ;
; |Stack7_20|SRwPL_stack:SRwPL_stack_inst[3]|D_ff:D[0]|nand4                              ; |Stack7_20|SRwPL_stack:SRwPL_stack_inst[3]|D_ff:D[0]|nand4                              ; out0             ;
; |Stack7_20|SRwPL_stack:SRwPL_stack_inst[3]|D_ff:D[0]|nand5                              ; |Stack7_20|SRwPL_stack:SRwPL_stack_inst[3]|D_ff:D[0]|nand5                              ; out0             ;
; |Stack7_20|SRwPL_stack:SRwPL_stack_inst[2]|mux4_1:mux[7]|and3                           ; |Stack7_20|SRwPL_stack:SRwPL_stack_inst[2]|mux4_1:mux[7]|and3                           ; out0             ;
; |Stack7_20|SRwPL_stack:SRwPL_stack_inst[2]|mux4_1:mux[7]|and2                           ; |Stack7_20|SRwPL_stack:SRwPL_stack_inst[2]|mux4_1:mux[7]|and2                           ; out0             ;
; |Stack7_20|SRwPL_stack:SRwPL_stack_inst[2]|mux4_1:mux[7]|and0                           ; |Stack7_20|SRwPL_stack:SRwPL_stack_inst[2]|mux4_1:mux[7]|and0                           ; out0             ;
; |Stack7_20|SRwPL_stack:SRwPL_stack_inst[2]|mux4_1:mux[7]|or0                            ; |Stack7_20|SRwPL_stack:SRwPL_stack_inst[2]|mux4_1:mux[7]|or0                            ; out0             ;
; |Stack7_20|SRwPL_stack:SRwPL_stack_inst[2]|mux4_1:mux[6]|and3                           ; |Stack7_20|SRwPL_stack:SRwPL_stack_inst[2]|mux4_1:mux[6]|and3                           ; out0             ;
; |Stack7_20|SRwPL_stack:SRwPL_stack_inst[2]|mux4_1:mux[6]|and2                           ; |Stack7_20|SRwPL_stack:SRwPL_stack_inst[2]|mux4_1:mux[6]|and2                           ; out0             ;
; |Stack7_20|SRwPL_stack:SRwPL_stack_inst[2]|mux4_1:mux[6]|and0                           ; |Stack7_20|SRwPL_stack:SRwPL_stack_inst[2]|mux4_1:mux[6]|and0                           ; out0             ;
; |Stack7_20|SRwPL_stack:SRwPL_stack_inst[2]|mux4_1:mux[6]|or0                            ; |Stack7_20|SRwPL_stack:SRwPL_stack_inst[2]|mux4_1:mux[6]|or0                            ; out0             ;
; |Stack7_20|SRwPL_stack:SRwPL_stack_inst[2]|mux4_1:mux[5]|and3                           ; |Stack7_20|SRwPL_stack:SRwPL_stack_inst[2]|mux4_1:mux[5]|and3                           ; out0             ;
; |Stack7_20|SRwPL_stack:SRwPL_stack_inst[2]|mux4_1:mux[5]|and2                           ; |Stack7_20|SRwPL_stack:SRwPL_stack_inst[2]|mux4_1:mux[5]|and2                           ; out0             ;
; |Stack7_20|SRwPL_stack:SRwPL_stack_inst[2]|mux4_1:mux[5]|and0                           ; |Stack7_20|SRwPL_stack:SRwPL_stack_inst[2]|mux4_1:mux[5]|and0                           ; out0             ;
; |Stack7_20|SRwPL_stack:SRwPL_stack_inst[2]|mux4_1:mux[5]|or0                            ; |Stack7_20|SRwPL_stack:SRwPL_stack_inst[2]|mux4_1:mux[5]|or0                            ; out0             ;
; |Stack7_20|SRwPL_stack:SRwPL_stack_inst[2]|mux4_1:mux[4]|and3                           ; |Stack7_20|SRwPL_stack:SRwPL_stack_inst[2]|mux4_1:mux[4]|and3                           ; out0             ;
; |Stack7_20|SRwPL_stack:SRwPL_stack_inst[2]|mux4_1:mux[4]|and2                           ; |Stack7_20|SRwPL_stack:SRwPL_stack_inst[2]|mux4_1:mux[4]|and2                           ; out0             ;
; |Stack7_20|SRwPL_stack:SRwPL_stack_inst[2]|mux4_1:mux[4]|and0                           ; |Stack7_20|SRwPL_stack:SRwPL_stack_inst[2]|mux4_1:mux[4]|and0                           ; out0             ;
; |Stack7_20|SRwPL_stack:SRwPL_stack_inst[2]|mux4_1:mux[4]|or0                            ; |Stack7_20|SRwPL_stack:SRwPL_stack_inst[2]|mux4_1:mux[4]|or0                            ; out0             ;
; |Stack7_20|SRwPL_stack:SRwPL_stack_inst[2]|mux4_1:mux[3]|and3                           ; |Stack7_20|SRwPL_stack:SRwPL_stack_inst[2]|mux4_1:mux[3]|and3                           ; out0             ;
; |Stack7_20|SRwPL_stack:SRwPL_stack_inst[2]|mux4_1:mux[3]|and2                           ; |Stack7_20|SRwPL_stack:SRwPL_stack_inst[2]|mux4_1:mux[3]|and2                           ; out0             ;
; |Stack7_20|SRwPL_stack:SRwPL_stack_inst[2]|mux4_1:mux[3]|and0                           ; |Stack7_20|SRwPL_stack:SRwPL_stack_inst[2]|mux4_1:mux[3]|and0                           ; out0             ;
; |Stack7_20|SRwPL_stack:SRwPL_stack_inst[2]|mux4_1:mux[3]|or0                            ; |Stack7_20|SRwPL_stack:SRwPL_stack_inst[2]|mux4_1:mux[3]|or0                            ; out0             ;
; |Stack7_20|SRwPL_stack:SRwPL_stack_inst[2]|mux4_1:mux[2]|and3                           ; |Stack7_20|SRwPL_stack:SRwPL_stack_inst[2]|mux4_1:mux[2]|and3                           ; out0             ;
; |Stack7_20|SRwPL_stack:SRwPL_stack_inst[2]|mux4_1:mux[2]|and2                           ; |Stack7_20|SRwPL_stack:SRwPL_stack_inst[2]|mux4_1:mux[2]|and2                           ; out0             ;
; |Stack7_20|SRwPL_stack:SRwPL_stack_inst[2]|mux4_1:mux[2]|and0                           ; |Stack7_20|SRwPL_stack:SRwPL_stack_inst[2]|mux4_1:mux[2]|and0                           ; out0             ;
; |Stack7_20|SRwPL_stack:SRwPL_stack_inst[2]|mux4_1:mux[2]|or0                            ; |Stack7_20|SRwPL_stack:SRwPL_stack_inst[2]|mux4_1:mux[2]|or0                            ; out0             ;
; |Stack7_20|SRwPL_stack:SRwPL_stack_inst[2]|mux4_1:mux[1]|and3                           ; |Stack7_20|SRwPL_stack:SRwPL_stack_inst[2]|mux4_1:mux[1]|and3                           ; out0             ;
; |Stack7_20|SRwPL_stack:SRwPL_stack_inst[2]|mux4_1:mux[1]|and2                           ; |Stack7_20|SRwPL_stack:SRwPL_stack_inst[2]|mux4_1:mux[1]|and2                           ; out0             ;
; |Stack7_20|SRwPL_stack:SRwPL_stack_inst[2]|mux4_1:mux[1]|or0                            ; |Stack7_20|SRwPL_stack:SRwPL_stack_inst[2]|mux4_1:mux[1]|or0                            ; out0             ;
; |Stack7_20|SRwPL_stack:SRwPL_stack_inst[2]|mux4_1:mux[0]|and3                           ; |Stack7_20|SRwPL_stack:SRwPL_stack_inst[2]|mux4_1:mux[0]|and3                           ; out0             ;
; |Stack7_20|SRwPL_stack:SRwPL_stack_inst[2]|mux4_1:mux[0]|and0                           ; |Stack7_20|SRwPL_stack:SRwPL_stack_inst[2]|mux4_1:mux[0]|and0                           ; out0             ;
; |Stack7_20|SRwPL_stack:SRwPL_stack_inst[2]|mux4_1:mux[0]|or0                            ; |Stack7_20|SRwPL_stack:SRwPL_stack_inst[2]|mux4_1:mux[0]|or0                            ; out0             ;
; |Stack7_20|SRwPL_stack:SRwPL_stack_inst[2]|D_ff:D[7]|nand0                              ; |Stack7_20|SRwPL_stack:SRwPL_stack_inst[2]|D_ff:D[7]|nand0                              ; out0             ;
; |Stack7_20|SRwPL_stack:SRwPL_stack_inst[2]|D_ff:D[7]|nand1                              ; |Stack7_20|SRwPL_stack:SRwPL_stack_inst[2]|D_ff:D[7]|nand1                              ; out0             ;
; |Stack7_20|SRwPL_stack:SRwPL_stack_inst[2]|D_ff:D[7]|nand2                              ; |Stack7_20|SRwPL_stack:SRwPL_stack_inst[2]|D_ff:D[7]|nand2                              ; out0             ;
; |Stack7_20|SRwPL_stack:SRwPL_stack_inst[2]|D_ff:D[7]|nand3                              ; |Stack7_20|SRwPL_stack:SRwPL_stack_inst[2]|D_ff:D[7]|nand3                              ; out0             ;
; |Stack7_20|SRwPL_stack:SRwPL_stack_inst[2]|D_ff:D[7]|nand4                              ; |Stack7_20|SRwPL_stack:SRwPL_stack_inst[2]|D_ff:D[7]|nand4                              ; out0             ;
; |Stack7_20|SRwPL_stack:SRwPL_stack_inst[2]|D_ff:D[7]|nand5                              ; |Stack7_20|SRwPL_stack:SRwPL_stack_inst[2]|D_ff:D[7]|nand5                              ; out0             ;
; |Stack7_20|SRwPL_stack:SRwPL_stack_inst[2]|D_ff:D[6]|nand0                              ; |Stack7_20|SRwPL_stack:SRwPL_stack_inst[2]|D_ff:D[6]|nand0                              ; out0             ;
; |Stack7_20|SRwPL_stack:SRwPL_stack_inst[2]|D_ff:D[6]|nand1                              ; |Stack7_20|SRwPL_stack:SRwPL_stack_inst[2]|D_ff:D[6]|nand1                              ; out0             ;
; |Stack7_20|SRwPL_stack:SRwPL_stack_inst[2]|D_ff:D[6]|nand2                              ; |Stack7_20|SRwPL_stack:SRwPL_stack_inst[2]|D_ff:D[6]|nand2                              ; out0             ;
; |Stack7_20|SRwPL_stack:SRwPL_stack_inst[2]|D_ff:D[6]|nand3                              ; |Stack7_20|SRwPL_stack:SRwPL_stack_inst[2]|D_ff:D[6]|nand3                              ; out0             ;
; |Stack7_20|SRwPL_stack:SRwPL_stack_inst[2]|D_ff:D[6]|nand4                              ; |Stack7_20|SRwPL_stack:SRwPL_stack_inst[2]|D_ff:D[6]|nand4                              ; out0             ;
; |Stack7_20|SRwPL_stack:SRwPL_stack_inst[2]|D_ff:D[6]|nand5                              ; |Stack7_20|SRwPL_stack:SRwPL_stack_inst[2]|D_ff:D[6]|nand5                              ; out0             ;
; |Stack7_20|SRwPL_stack:SRwPL_stack_inst[2]|D_ff:D[5]|nand0                              ; |Stack7_20|SRwPL_stack:SRwPL_stack_inst[2]|D_ff:D[5]|nand0                              ; out0             ;
; |Stack7_20|SRwPL_stack:SRwPL_stack_inst[2]|D_ff:D[5]|nand1                              ; |Stack7_20|SRwPL_stack:SRwPL_stack_inst[2]|D_ff:D[5]|nand1                              ; out0             ;
; |Stack7_20|SRwPL_stack:SRwPL_stack_inst[2]|D_ff:D[5]|nand2                              ; |Stack7_20|SRwPL_stack:SRwPL_stack_inst[2]|D_ff:D[5]|nand2                              ; out0             ;
; |Stack7_20|SRwPL_stack:SRwPL_stack_inst[2]|D_ff:D[5]|nand3                              ; |Stack7_20|SRwPL_stack:SRwPL_stack_inst[2]|D_ff:D[5]|nand3                              ; out0             ;
; |Stack7_20|SRwPL_stack:SRwPL_stack_inst[2]|D_ff:D[5]|nand4                              ; |Stack7_20|SRwPL_stack:SRwPL_stack_inst[2]|D_ff:D[5]|nand4                              ; out0             ;
; |Stack7_20|SRwPL_stack:SRwPL_stack_inst[2]|D_ff:D[5]|nand5                              ; |Stack7_20|SRwPL_stack:SRwPL_stack_inst[2]|D_ff:D[5]|nand5                              ; out0             ;
; |Stack7_20|SRwPL_stack:SRwPL_stack_inst[2]|D_ff:D[4]|nand0                              ; |Stack7_20|SRwPL_stack:SRwPL_stack_inst[2]|D_ff:D[4]|nand0                              ; out0             ;
; |Stack7_20|SRwPL_stack:SRwPL_stack_inst[2]|D_ff:D[4]|nand1                              ; |Stack7_20|SRwPL_stack:SRwPL_stack_inst[2]|D_ff:D[4]|nand1                              ; out0             ;
; |Stack7_20|SRwPL_stack:SRwPL_stack_inst[2]|D_ff:D[4]|nand2                              ; |Stack7_20|SRwPL_stack:SRwPL_stack_inst[2]|D_ff:D[4]|nand2                              ; out0             ;
; |Stack7_20|SRwPL_stack:SRwPL_stack_inst[2]|D_ff:D[4]|nand3                              ; |Stack7_20|SRwPL_stack:SRwPL_stack_inst[2]|D_ff:D[4]|nand3                              ; out0             ;
; |Stack7_20|SRwPL_stack:SRwPL_stack_inst[2]|D_ff:D[4]|nand4                              ; |Stack7_20|SRwPL_stack:SRwPL_stack_inst[2]|D_ff:D[4]|nand4                              ; out0             ;
; |Stack7_20|SRwPL_stack:SRwPL_stack_inst[2]|D_ff:D[4]|nand5                              ; |Stack7_20|SRwPL_stack:SRwPL_stack_inst[2]|D_ff:D[4]|nand5                              ; out0             ;
; |Stack7_20|SRwPL_stack:SRwPL_stack_inst[2]|D_ff:D[3]|nand0                              ; |Stack7_20|SRwPL_stack:SRwPL_stack_inst[2]|D_ff:D[3]|nand0                              ; out0             ;
; |Stack7_20|SRwPL_stack:SRwPL_stack_inst[2]|D_ff:D[3]|nand1                              ; |Stack7_20|SRwPL_stack:SRwPL_stack_inst[2]|D_ff:D[3]|nand1                              ; out0             ;
; |Stack7_20|SRwPL_stack:SRwPL_stack_inst[2]|D_ff:D[3]|nand2                              ; |Stack7_20|SRwPL_stack:SRwPL_stack_inst[2]|D_ff:D[3]|nand2                              ; out0             ;
; |Stack7_20|SRwPL_stack:SRwPL_stack_inst[2]|D_ff:D[3]|nand3                              ; |Stack7_20|SRwPL_stack:SRwPL_stack_inst[2]|D_ff:D[3]|nand3                              ; out0             ;
; |Stack7_20|SRwPL_stack:SRwPL_stack_inst[2]|D_ff:D[3]|nand4                              ; |Stack7_20|SRwPL_stack:SRwPL_stack_inst[2]|D_ff:D[3]|nand4                              ; out0             ;
; |Stack7_20|SRwPL_stack:SRwPL_stack_inst[2]|D_ff:D[3]|nand5                              ; |Stack7_20|SRwPL_stack:SRwPL_stack_inst[2]|D_ff:D[3]|nand5                              ; out0             ;
; |Stack7_20|SRwPL_stack:SRwPL_stack_inst[2]|D_ff:D[2]|nand0                              ; |Stack7_20|SRwPL_stack:SRwPL_stack_inst[2]|D_ff:D[2]|nand0                              ; out0             ;
; |Stack7_20|SRwPL_stack:SRwPL_stack_inst[2]|D_ff:D[2]|nand1                              ; |Stack7_20|SRwPL_stack:SRwPL_stack_inst[2]|D_ff:D[2]|nand1                              ; out0             ;
; |Stack7_20|SRwPL_stack:SRwPL_stack_inst[2]|D_ff:D[2]|nand2                              ; |Stack7_20|SRwPL_stack:SRwPL_stack_inst[2]|D_ff:D[2]|nand2                              ; out0             ;
; |Stack7_20|SRwPL_stack:SRwPL_stack_inst[2]|D_ff:D[2]|nand3                              ; |Stack7_20|SRwPL_stack:SRwPL_stack_inst[2]|D_ff:D[2]|nand3                              ; out0             ;
; |Stack7_20|SRwPL_stack:SRwPL_stack_inst[2]|D_ff:D[2]|nand4                              ; |Stack7_20|SRwPL_stack:SRwPL_stack_inst[2]|D_ff:D[2]|nand4                              ; out0             ;
; |Stack7_20|SRwPL_stack:SRwPL_stack_inst[2]|D_ff:D[2]|nand5                              ; |Stack7_20|SRwPL_stack:SRwPL_stack_inst[2]|D_ff:D[2]|nand5                              ; out0             ;
; |Stack7_20|SRwPL_stack:SRwPL_stack_inst[2]|D_ff:D[1]|nand0                              ; |Stack7_20|SRwPL_stack:SRwPL_stack_inst[2]|D_ff:D[1]|nand0                              ; out0             ;
; |Stack7_20|SRwPL_stack:SRwPL_stack_inst[2]|D_ff:D[1]|nand1                              ; |Stack7_20|SRwPL_stack:SRwPL_stack_inst[2]|D_ff:D[1]|nand1                              ; out0             ;
; |Stack7_20|SRwPL_stack:SRwPL_stack_inst[2]|D_ff:D[1]|nand2                              ; |Stack7_20|SRwPL_stack:SRwPL_stack_inst[2]|D_ff:D[1]|nand2                              ; out0             ;
; |Stack7_20|SRwPL_stack:SRwPL_stack_inst[2]|D_ff:D[1]|nand3                              ; |Stack7_20|SRwPL_stack:SRwPL_stack_inst[2]|D_ff:D[1]|nand3                              ; out0             ;
; |Stack7_20|SRwPL_stack:SRwPL_stack_inst[2]|D_ff:D[1]|nand4                              ; |Stack7_20|SRwPL_stack:SRwPL_stack_inst[2]|D_ff:D[1]|nand4                              ; out0             ;
; |Stack7_20|SRwPL_stack:SRwPL_stack_inst[2]|D_ff:D[1]|nand5                              ; |Stack7_20|SRwPL_stack:SRwPL_stack_inst[2]|D_ff:D[1]|nand5                              ; out0             ;
; |Stack7_20|SRwPL_stack:SRwPL_stack_inst[2]|D_ff:D[0]|nand0                              ; |Stack7_20|SRwPL_stack:SRwPL_stack_inst[2]|D_ff:D[0]|nand0                              ; out0             ;
; |Stack7_20|SRwPL_stack:SRwPL_stack_inst[2]|D_ff:D[0]|nand1                              ; |Stack7_20|SRwPL_stack:SRwPL_stack_inst[2]|D_ff:D[0]|nand1                              ; out0             ;
; |Stack7_20|SRwPL_stack:SRwPL_stack_inst[2]|D_ff:D[0]|nand2                              ; |Stack7_20|SRwPL_stack:SRwPL_stack_inst[2]|D_ff:D[0]|nand2                              ; out0             ;
; |Stack7_20|SRwPL_stack:SRwPL_stack_inst[2]|D_ff:D[0]|nand3                              ; |Stack7_20|SRwPL_stack:SRwPL_stack_inst[2]|D_ff:D[0]|nand3                              ; out0             ;
; |Stack7_20|SRwPL_stack:SRwPL_stack_inst[2]|D_ff:D[0]|nand4                              ; |Stack7_20|SRwPL_stack:SRwPL_stack_inst[2]|D_ff:D[0]|nand4                              ; out0             ;
; |Stack7_20|SRwPL_stack:SRwPL_stack_inst[2]|D_ff:D[0]|nand5                              ; |Stack7_20|SRwPL_stack:SRwPL_stack_inst[2]|D_ff:D[0]|nand5                              ; out0             ;
; |Stack7_20|SRwPL_stack:SRwPL_stack_inst[1]|mux4_1:mux[7]|and3                           ; |Stack7_20|SRwPL_stack:SRwPL_stack_inst[1]|mux4_1:mux[7]|and3                           ; out0             ;
; |Stack7_20|SRwPL_stack:SRwPL_stack_inst[1]|mux4_1:mux[7]|and2                           ; |Stack7_20|SRwPL_stack:SRwPL_stack_inst[1]|mux4_1:mux[7]|and2                           ; out0             ;
; |Stack7_20|SRwPL_stack:SRwPL_stack_inst[1]|mux4_1:mux[7]|and0                           ; |Stack7_20|SRwPL_stack:SRwPL_stack_inst[1]|mux4_1:mux[7]|and0                           ; out0             ;
; |Stack7_20|SRwPL_stack:SRwPL_stack_inst[1]|mux4_1:mux[7]|or0                            ; |Stack7_20|SRwPL_stack:SRwPL_stack_inst[1]|mux4_1:mux[7]|or0                            ; out0             ;
; |Stack7_20|SRwPL_stack:SRwPL_stack_inst[1]|mux4_1:mux[6]|and3                           ; |Stack7_20|SRwPL_stack:SRwPL_stack_inst[1]|mux4_1:mux[6]|and3                           ; out0             ;
; |Stack7_20|SRwPL_stack:SRwPL_stack_inst[1]|mux4_1:mux[6]|and2                           ; |Stack7_20|SRwPL_stack:SRwPL_stack_inst[1]|mux4_1:mux[6]|and2                           ; out0             ;
; |Stack7_20|SRwPL_stack:SRwPL_stack_inst[1]|mux4_1:mux[6]|and0                           ; |Stack7_20|SRwPL_stack:SRwPL_stack_inst[1]|mux4_1:mux[6]|and0                           ; out0             ;
; |Stack7_20|SRwPL_stack:SRwPL_stack_inst[1]|mux4_1:mux[6]|or0                            ; |Stack7_20|SRwPL_stack:SRwPL_stack_inst[1]|mux4_1:mux[6]|or0                            ; out0             ;
; |Stack7_20|SRwPL_stack:SRwPL_stack_inst[1]|mux4_1:mux[5]|and3                           ; |Stack7_20|SRwPL_stack:SRwPL_stack_inst[1]|mux4_1:mux[5]|and3                           ; out0             ;
; |Stack7_20|SRwPL_stack:SRwPL_stack_inst[1]|mux4_1:mux[5]|and2                           ; |Stack7_20|SRwPL_stack:SRwPL_stack_inst[1]|mux4_1:mux[5]|and2                           ; out0             ;
; |Stack7_20|SRwPL_stack:SRwPL_stack_inst[1]|mux4_1:mux[5]|and0                           ; |Stack7_20|SRwPL_stack:SRwPL_stack_inst[1]|mux4_1:mux[5]|and0                           ; out0             ;
; |Stack7_20|SRwPL_stack:SRwPL_stack_inst[1]|mux4_1:mux[5]|or0                            ; |Stack7_20|SRwPL_stack:SRwPL_stack_inst[1]|mux4_1:mux[5]|or0                            ; out0             ;
; |Stack7_20|SRwPL_stack:SRwPL_stack_inst[1]|mux4_1:mux[4]|and3                           ; |Stack7_20|SRwPL_stack:SRwPL_stack_inst[1]|mux4_1:mux[4]|and3                           ; out0             ;
; |Stack7_20|SRwPL_stack:SRwPL_stack_inst[1]|mux4_1:mux[4]|and2                           ; |Stack7_20|SRwPL_stack:SRwPL_stack_inst[1]|mux4_1:mux[4]|and2                           ; out0             ;
; |Stack7_20|SRwPL_stack:SRwPL_stack_inst[1]|mux4_1:mux[4]|and0                           ; |Stack7_20|SRwPL_stack:SRwPL_stack_inst[1]|mux4_1:mux[4]|and0                           ; out0             ;
; |Stack7_20|SRwPL_stack:SRwPL_stack_inst[1]|mux4_1:mux[4]|or0                            ; |Stack7_20|SRwPL_stack:SRwPL_stack_inst[1]|mux4_1:mux[4]|or0                            ; out0             ;
; |Stack7_20|SRwPL_stack:SRwPL_stack_inst[1]|mux4_1:mux[3]|and3                           ; |Stack7_20|SRwPL_stack:SRwPL_stack_inst[1]|mux4_1:mux[3]|and3                           ; out0             ;
; |Stack7_20|SRwPL_stack:SRwPL_stack_inst[1]|mux4_1:mux[3]|and2                           ; |Stack7_20|SRwPL_stack:SRwPL_stack_inst[1]|mux4_1:mux[3]|and2                           ; out0             ;
; |Stack7_20|SRwPL_stack:SRwPL_stack_inst[1]|mux4_1:mux[3]|and0                           ; |Stack7_20|SRwPL_stack:SRwPL_stack_inst[1]|mux4_1:mux[3]|and0                           ; out0             ;
; |Stack7_20|SRwPL_stack:SRwPL_stack_inst[1]|mux4_1:mux[3]|or0                            ; |Stack7_20|SRwPL_stack:SRwPL_stack_inst[1]|mux4_1:mux[3]|or0                            ; out0             ;
; |Stack7_20|SRwPL_stack:SRwPL_stack_inst[1]|mux4_1:mux[2]|and3                           ; |Stack7_20|SRwPL_stack:SRwPL_stack_inst[1]|mux4_1:mux[2]|and3                           ; out0             ;
; |Stack7_20|SRwPL_stack:SRwPL_stack_inst[1]|mux4_1:mux[2]|and2                           ; |Stack7_20|SRwPL_stack:SRwPL_stack_inst[1]|mux4_1:mux[2]|and2                           ; out0             ;
; |Stack7_20|SRwPL_stack:SRwPL_stack_inst[1]|mux4_1:mux[2]|and0                           ; |Stack7_20|SRwPL_stack:SRwPL_stack_inst[1]|mux4_1:mux[2]|and0                           ; out0             ;
; |Stack7_20|SRwPL_stack:SRwPL_stack_inst[1]|mux4_1:mux[2]|or0                            ; |Stack7_20|SRwPL_stack:SRwPL_stack_inst[1]|mux4_1:mux[2]|or0                            ; out0             ;
; |Stack7_20|SRwPL_stack:SRwPL_stack_inst[1]|mux4_1:mux[1]|and3                           ; |Stack7_20|SRwPL_stack:SRwPL_stack_inst[1]|mux4_1:mux[1]|and3                           ; out0             ;
; |Stack7_20|SRwPL_stack:SRwPL_stack_inst[1]|mux4_1:mux[1]|and2                           ; |Stack7_20|SRwPL_stack:SRwPL_stack_inst[1]|mux4_1:mux[1]|and2                           ; out0             ;
; |Stack7_20|SRwPL_stack:SRwPL_stack_inst[1]|mux4_1:mux[1]|and0                           ; |Stack7_20|SRwPL_stack:SRwPL_stack_inst[1]|mux4_1:mux[1]|and0                           ; out0             ;
; |Stack7_20|SRwPL_stack:SRwPL_stack_inst[1]|mux4_1:mux[1]|or0                            ; |Stack7_20|SRwPL_stack:SRwPL_stack_inst[1]|mux4_1:mux[1]|or0                            ; out0             ;
; |Stack7_20|SRwPL_stack:SRwPL_stack_inst[1]|mux4_1:mux[0]|and3                           ; |Stack7_20|SRwPL_stack:SRwPL_stack_inst[1]|mux4_1:mux[0]|and3                           ; out0             ;
; |Stack7_20|SRwPL_stack:SRwPL_stack_inst[1]|mux4_1:mux[0]|and0                           ; |Stack7_20|SRwPL_stack:SRwPL_stack_inst[1]|mux4_1:mux[0]|and0                           ; out0             ;
; |Stack7_20|SRwPL_stack:SRwPL_stack_inst[1]|mux4_1:mux[0]|or0                            ; |Stack7_20|SRwPL_stack:SRwPL_stack_inst[1]|mux4_1:mux[0]|or0                            ; out0             ;
; |Stack7_20|SRwPL_stack:SRwPL_stack_inst[1]|D_ff:D[7]|nand0                              ; |Stack7_20|SRwPL_stack:SRwPL_stack_inst[1]|D_ff:D[7]|nand0                              ; out0             ;
; |Stack7_20|SRwPL_stack:SRwPL_stack_inst[1]|D_ff:D[7]|nand1                              ; |Stack7_20|SRwPL_stack:SRwPL_stack_inst[1]|D_ff:D[7]|nand1                              ; out0             ;
; |Stack7_20|SRwPL_stack:SRwPL_stack_inst[1]|D_ff:D[7]|nand2                              ; |Stack7_20|SRwPL_stack:SRwPL_stack_inst[1]|D_ff:D[7]|nand2                              ; out0             ;
; |Stack7_20|SRwPL_stack:SRwPL_stack_inst[1]|D_ff:D[7]|nand3                              ; |Stack7_20|SRwPL_stack:SRwPL_stack_inst[1]|D_ff:D[7]|nand3                              ; out0             ;
; |Stack7_20|SRwPL_stack:SRwPL_stack_inst[1]|D_ff:D[7]|nand4                              ; |Stack7_20|SRwPL_stack:SRwPL_stack_inst[1]|D_ff:D[7]|nand4                              ; out0             ;
; |Stack7_20|SRwPL_stack:SRwPL_stack_inst[1]|D_ff:D[7]|nand5                              ; |Stack7_20|SRwPL_stack:SRwPL_stack_inst[1]|D_ff:D[7]|nand5                              ; out0             ;
; |Stack7_20|SRwPL_stack:SRwPL_stack_inst[1]|D_ff:D[6]|nand0                              ; |Stack7_20|SRwPL_stack:SRwPL_stack_inst[1]|D_ff:D[6]|nand0                              ; out0             ;
; |Stack7_20|SRwPL_stack:SRwPL_stack_inst[1]|D_ff:D[6]|nand1                              ; |Stack7_20|SRwPL_stack:SRwPL_stack_inst[1]|D_ff:D[6]|nand1                              ; out0             ;
; |Stack7_20|SRwPL_stack:SRwPL_stack_inst[1]|D_ff:D[6]|nand2                              ; |Stack7_20|SRwPL_stack:SRwPL_stack_inst[1]|D_ff:D[6]|nand2                              ; out0             ;
; |Stack7_20|SRwPL_stack:SRwPL_stack_inst[1]|D_ff:D[6]|nand3                              ; |Stack7_20|SRwPL_stack:SRwPL_stack_inst[1]|D_ff:D[6]|nand3                              ; out0             ;
; |Stack7_20|SRwPL_stack:SRwPL_stack_inst[1]|D_ff:D[6]|nand4                              ; |Stack7_20|SRwPL_stack:SRwPL_stack_inst[1]|D_ff:D[6]|nand4                              ; out0             ;
; |Stack7_20|SRwPL_stack:SRwPL_stack_inst[1]|D_ff:D[6]|nand5                              ; |Stack7_20|SRwPL_stack:SRwPL_stack_inst[1]|D_ff:D[6]|nand5                              ; out0             ;
; |Stack7_20|SRwPL_stack:SRwPL_stack_inst[1]|D_ff:D[5]|nand0                              ; |Stack7_20|SRwPL_stack:SRwPL_stack_inst[1]|D_ff:D[5]|nand0                              ; out0             ;
; |Stack7_20|SRwPL_stack:SRwPL_stack_inst[1]|D_ff:D[5]|nand1                              ; |Stack7_20|SRwPL_stack:SRwPL_stack_inst[1]|D_ff:D[5]|nand1                              ; out0             ;
; |Stack7_20|SRwPL_stack:SRwPL_stack_inst[1]|D_ff:D[5]|nand2                              ; |Stack7_20|SRwPL_stack:SRwPL_stack_inst[1]|D_ff:D[5]|nand2                              ; out0             ;
; |Stack7_20|SRwPL_stack:SRwPL_stack_inst[1]|D_ff:D[5]|nand3                              ; |Stack7_20|SRwPL_stack:SRwPL_stack_inst[1]|D_ff:D[5]|nand3                              ; out0             ;
; |Stack7_20|SRwPL_stack:SRwPL_stack_inst[1]|D_ff:D[5]|nand4                              ; |Stack7_20|SRwPL_stack:SRwPL_stack_inst[1]|D_ff:D[5]|nand4                              ; out0             ;
; |Stack7_20|SRwPL_stack:SRwPL_stack_inst[1]|D_ff:D[5]|nand5                              ; |Stack7_20|SRwPL_stack:SRwPL_stack_inst[1]|D_ff:D[5]|nand5                              ; out0             ;
; |Stack7_20|SRwPL_stack:SRwPL_stack_inst[1]|D_ff:D[4]|nand0                              ; |Stack7_20|SRwPL_stack:SRwPL_stack_inst[1]|D_ff:D[4]|nand0                              ; out0             ;
; |Stack7_20|SRwPL_stack:SRwPL_stack_inst[1]|D_ff:D[4]|nand1                              ; |Stack7_20|SRwPL_stack:SRwPL_stack_inst[1]|D_ff:D[4]|nand1                              ; out0             ;
; |Stack7_20|SRwPL_stack:SRwPL_stack_inst[1]|D_ff:D[4]|nand2                              ; |Stack7_20|SRwPL_stack:SRwPL_stack_inst[1]|D_ff:D[4]|nand2                              ; out0             ;
; |Stack7_20|SRwPL_stack:SRwPL_stack_inst[1]|D_ff:D[4]|nand3                              ; |Stack7_20|SRwPL_stack:SRwPL_stack_inst[1]|D_ff:D[4]|nand3                              ; out0             ;
; |Stack7_20|SRwPL_stack:SRwPL_stack_inst[1]|D_ff:D[4]|nand4                              ; |Stack7_20|SRwPL_stack:SRwPL_stack_inst[1]|D_ff:D[4]|nand4                              ; out0             ;
; |Stack7_20|SRwPL_stack:SRwPL_stack_inst[1]|D_ff:D[4]|nand5                              ; |Stack7_20|SRwPL_stack:SRwPL_stack_inst[1]|D_ff:D[4]|nand5                              ; out0             ;
; |Stack7_20|SRwPL_stack:SRwPL_stack_inst[1]|D_ff:D[3]|nand0                              ; |Stack7_20|SRwPL_stack:SRwPL_stack_inst[1]|D_ff:D[3]|nand0                              ; out0             ;
; |Stack7_20|SRwPL_stack:SRwPL_stack_inst[1]|D_ff:D[3]|nand1                              ; |Stack7_20|SRwPL_stack:SRwPL_stack_inst[1]|D_ff:D[3]|nand1                              ; out0             ;
; |Stack7_20|SRwPL_stack:SRwPL_stack_inst[1]|D_ff:D[3]|nand2                              ; |Stack7_20|SRwPL_stack:SRwPL_stack_inst[1]|D_ff:D[3]|nand2                              ; out0             ;
; |Stack7_20|SRwPL_stack:SRwPL_stack_inst[1]|D_ff:D[3]|nand3                              ; |Stack7_20|SRwPL_stack:SRwPL_stack_inst[1]|D_ff:D[3]|nand3                              ; out0             ;
; |Stack7_20|SRwPL_stack:SRwPL_stack_inst[1]|D_ff:D[3]|nand4                              ; |Stack7_20|SRwPL_stack:SRwPL_stack_inst[1]|D_ff:D[3]|nand4                              ; out0             ;
; |Stack7_20|SRwPL_stack:SRwPL_stack_inst[1]|D_ff:D[3]|nand5                              ; |Stack7_20|SRwPL_stack:SRwPL_stack_inst[1]|D_ff:D[3]|nand5                              ; out0             ;
; |Stack7_20|SRwPL_stack:SRwPL_stack_inst[1]|D_ff:D[2]|nand0                              ; |Stack7_20|SRwPL_stack:SRwPL_stack_inst[1]|D_ff:D[2]|nand0                              ; out0             ;
; |Stack7_20|SRwPL_stack:SRwPL_stack_inst[1]|D_ff:D[2]|nand1                              ; |Stack7_20|SRwPL_stack:SRwPL_stack_inst[1]|D_ff:D[2]|nand1                              ; out0             ;
; |Stack7_20|SRwPL_stack:SRwPL_stack_inst[1]|D_ff:D[2]|nand2                              ; |Stack7_20|SRwPL_stack:SRwPL_stack_inst[1]|D_ff:D[2]|nand2                              ; out0             ;
; |Stack7_20|SRwPL_stack:SRwPL_stack_inst[1]|D_ff:D[2]|nand3                              ; |Stack7_20|SRwPL_stack:SRwPL_stack_inst[1]|D_ff:D[2]|nand3                              ; out0             ;
; |Stack7_20|SRwPL_stack:SRwPL_stack_inst[1]|D_ff:D[2]|nand4                              ; |Stack7_20|SRwPL_stack:SRwPL_stack_inst[1]|D_ff:D[2]|nand4                              ; out0             ;
; |Stack7_20|SRwPL_stack:SRwPL_stack_inst[1]|D_ff:D[2]|nand5                              ; |Stack7_20|SRwPL_stack:SRwPL_stack_inst[1]|D_ff:D[2]|nand5                              ; out0             ;
; |Stack7_20|SRwPL_stack:SRwPL_stack_inst[1]|D_ff:D[1]|nand0                              ; |Stack7_20|SRwPL_stack:SRwPL_stack_inst[1]|D_ff:D[1]|nand0                              ; out0             ;
; |Stack7_20|SRwPL_stack:SRwPL_stack_inst[1]|D_ff:D[1]|nand1                              ; |Stack7_20|SRwPL_stack:SRwPL_stack_inst[1]|D_ff:D[1]|nand1                              ; out0             ;
; |Stack7_20|SRwPL_stack:SRwPL_stack_inst[1]|D_ff:D[1]|nand2                              ; |Stack7_20|SRwPL_stack:SRwPL_stack_inst[1]|D_ff:D[1]|nand2                              ; out0             ;
; |Stack7_20|SRwPL_stack:SRwPL_stack_inst[1]|D_ff:D[1]|nand3                              ; |Stack7_20|SRwPL_stack:SRwPL_stack_inst[1]|D_ff:D[1]|nand3                              ; out0             ;
; |Stack7_20|SRwPL_stack:SRwPL_stack_inst[1]|D_ff:D[1]|nand4                              ; |Stack7_20|SRwPL_stack:SRwPL_stack_inst[1]|D_ff:D[1]|nand4                              ; out0             ;
; |Stack7_20|SRwPL_stack:SRwPL_stack_inst[1]|D_ff:D[1]|nand5                              ; |Stack7_20|SRwPL_stack:SRwPL_stack_inst[1]|D_ff:D[1]|nand5                              ; out0             ;
; |Stack7_20|SRwPL_stack:SRwPL_stack_inst[1]|D_ff:D[0]|nand0                              ; |Stack7_20|SRwPL_stack:SRwPL_stack_inst[1]|D_ff:D[0]|nand0                              ; out0             ;
; |Stack7_20|SRwPL_stack:SRwPL_stack_inst[1]|D_ff:D[0]|nand1                              ; |Stack7_20|SRwPL_stack:SRwPL_stack_inst[1]|D_ff:D[0]|nand1                              ; out0             ;
; |Stack7_20|SRwPL_stack:SRwPL_stack_inst[1]|D_ff:D[0]|nand2                              ; |Stack7_20|SRwPL_stack:SRwPL_stack_inst[1]|D_ff:D[0]|nand2                              ; out0             ;
; |Stack7_20|SRwPL_stack:SRwPL_stack_inst[1]|D_ff:D[0]|nand3                              ; |Stack7_20|SRwPL_stack:SRwPL_stack_inst[1]|D_ff:D[0]|nand3                              ; out0             ;
; |Stack7_20|SRwPL_stack:SRwPL_stack_inst[1]|D_ff:D[0]|nand4                              ; |Stack7_20|SRwPL_stack:SRwPL_stack_inst[1]|D_ff:D[0]|nand4                              ; out0             ;
; |Stack7_20|SRwPL_stack:SRwPL_stack_inst[1]|D_ff:D[0]|nand5                              ; |Stack7_20|SRwPL_stack:SRwPL_stack_inst[1]|D_ff:D[0]|nand5                              ; out0             ;
; |Stack7_20|SRwPL_stack:SRwPL_stack_inst[0]|mux4_1:mux[7]|and3                           ; |Stack7_20|SRwPL_stack:SRwPL_stack_inst[0]|mux4_1:mux[7]|and3                           ; out0             ;
; |Stack7_20|SRwPL_stack:SRwPL_stack_inst[0]|mux4_1:mux[7]|and2                           ; |Stack7_20|SRwPL_stack:SRwPL_stack_inst[0]|mux4_1:mux[7]|and2                           ; out0             ;
; |Stack7_20|SRwPL_stack:SRwPL_stack_inst[0]|mux4_1:mux[7]|and0                           ; |Stack7_20|SRwPL_stack:SRwPL_stack_inst[0]|mux4_1:mux[7]|and0                           ; out0             ;
; |Stack7_20|SRwPL_stack:SRwPL_stack_inst[0]|mux4_1:mux[7]|or0                            ; |Stack7_20|SRwPL_stack:SRwPL_stack_inst[0]|mux4_1:mux[7]|or0                            ; out0             ;
; |Stack7_20|SRwPL_stack:SRwPL_stack_inst[0]|mux4_1:mux[6]|and3                           ; |Stack7_20|SRwPL_stack:SRwPL_stack_inst[0]|mux4_1:mux[6]|and3                           ; out0             ;
; |Stack7_20|SRwPL_stack:SRwPL_stack_inst[0]|mux4_1:mux[6]|and2                           ; |Stack7_20|SRwPL_stack:SRwPL_stack_inst[0]|mux4_1:mux[6]|and2                           ; out0             ;
; |Stack7_20|SRwPL_stack:SRwPL_stack_inst[0]|mux4_1:mux[6]|and0                           ; |Stack7_20|SRwPL_stack:SRwPL_stack_inst[0]|mux4_1:mux[6]|and0                           ; out0             ;
; |Stack7_20|SRwPL_stack:SRwPL_stack_inst[0]|mux4_1:mux[6]|or0                            ; |Stack7_20|SRwPL_stack:SRwPL_stack_inst[0]|mux4_1:mux[6]|or0                            ; out0             ;
; |Stack7_20|SRwPL_stack:SRwPL_stack_inst[0]|mux4_1:mux[5]|and3                           ; |Stack7_20|SRwPL_stack:SRwPL_stack_inst[0]|mux4_1:mux[5]|and3                           ; out0             ;
; |Stack7_20|SRwPL_stack:SRwPL_stack_inst[0]|mux4_1:mux[5]|and2                           ; |Stack7_20|SRwPL_stack:SRwPL_stack_inst[0]|mux4_1:mux[5]|and2                           ; out0             ;
; |Stack7_20|SRwPL_stack:SRwPL_stack_inst[0]|mux4_1:mux[5]|and0                           ; |Stack7_20|SRwPL_stack:SRwPL_stack_inst[0]|mux4_1:mux[5]|and0                           ; out0             ;
; |Stack7_20|SRwPL_stack:SRwPL_stack_inst[0]|mux4_1:mux[5]|or0                            ; |Stack7_20|SRwPL_stack:SRwPL_stack_inst[0]|mux4_1:mux[5]|or0                            ; out0             ;
; |Stack7_20|SRwPL_stack:SRwPL_stack_inst[0]|mux4_1:mux[4]|and3                           ; |Stack7_20|SRwPL_stack:SRwPL_stack_inst[0]|mux4_1:mux[4]|and3                           ; out0             ;
; |Stack7_20|SRwPL_stack:SRwPL_stack_inst[0]|mux4_1:mux[4]|and2                           ; |Stack7_20|SRwPL_stack:SRwPL_stack_inst[0]|mux4_1:mux[4]|and2                           ; out0             ;
; |Stack7_20|SRwPL_stack:SRwPL_stack_inst[0]|mux4_1:mux[4]|and0                           ; |Stack7_20|SRwPL_stack:SRwPL_stack_inst[0]|mux4_1:mux[4]|and0                           ; out0             ;
; |Stack7_20|SRwPL_stack:SRwPL_stack_inst[0]|mux4_1:mux[4]|or0                            ; |Stack7_20|SRwPL_stack:SRwPL_stack_inst[0]|mux4_1:mux[4]|or0                            ; out0             ;
; |Stack7_20|SRwPL_stack:SRwPL_stack_inst[0]|mux4_1:mux[3]|and3                           ; |Stack7_20|SRwPL_stack:SRwPL_stack_inst[0]|mux4_1:mux[3]|and3                           ; out0             ;
; |Stack7_20|SRwPL_stack:SRwPL_stack_inst[0]|mux4_1:mux[3]|and2                           ; |Stack7_20|SRwPL_stack:SRwPL_stack_inst[0]|mux4_1:mux[3]|and2                           ; out0             ;
; |Stack7_20|SRwPL_stack:SRwPL_stack_inst[0]|mux4_1:mux[3]|or0                            ; |Stack7_20|SRwPL_stack:SRwPL_stack_inst[0]|mux4_1:mux[3]|or0                            ; out0             ;
; |Stack7_20|SRwPL_stack:SRwPL_stack_inst[0]|mux4_1:mux[2]|and3                           ; |Stack7_20|SRwPL_stack:SRwPL_stack_inst[0]|mux4_1:mux[2]|and3                           ; out0             ;
; |Stack7_20|SRwPL_stack:SRwPL_stack_inst[0]|mux4_1:mux[2]|and2                           ; |Stack7_20|SRwPL_stack:SRwPL_stack_inst[0]|mux4_1:mux[2]|and2                           ; out0             ;
; |Stack7_20|SRwPL_stack:SRwPL_stack_inst[0]|mux4_1:mux[2]|and0                           ; |Stack7_20|SRwPL_stack:SRwPL_stack_inst[0]|mux4_1:mux[2]|and0                           ; out0             ;
; |Stack7_20|SRwPL_stack:SRwPL_stack_inst[0]|mux4_1:mux[2]|or0                            ; |Stack7_20|SRwPL_stack:SRwPL_stack_inst[0]|mux4_1:mux[2]|or0                            ; out0             ;
; |Stack7_20|SRwPL_stack:SRwPL_stack_inst[0]|mux4_1:mux[1]|and3                           ; |Stack7_20|SRwPL_stack:SRwPL_stack_inst[0]|mux4_1:mux[1]|and3                           ; out0             ;
; |Stack7_20|SRwPL_stack:SRwPL_stack_inst[0]|mux4_1:mux[1]|and2                           ; |Stack7_20|SRwPL_stack:SRwPL_stack_inst[0]|mux4_1:mux[1]|and2                           ; out0             ;
; |Stack7_20|SRwPL_stack:SRwPL_stack_inst[0]|mux4_1:mux[1]|or0                            ; |Stack7_20|SRwPL_stack:SRwPL_stack_inst[0]|mux4_1:mux[1]|or0                            ; out0             ;
; |Stack7_20|SRwPL_stack:SRwPL_stack_inst[0]|mux4_1:mux[0]|and3                           ; |Stack7_20|SRwPL_stack:SRwPL_stack_inst[0]|mux4_1:mux[0]|and3                           ; out0             ;
; |Stack7_20|SRwPL_stack:SRwPL_stack_inst[0]|mux4_1:mux[0]|and0                           ; |Stack7_20|SRwPL_stack:SRwPL_stack_inst[0]|mux4_1:mux[0]|and0                           ; out0             ;
; |Stack7_20|SRwPL_stack:SRwPL_stack_inst[0]|mux4_1:mux[0]|or0                            ; |Stack7_20|SRwPL_stack:SRwPL_stack_inst[0]|mux4_1:mux[0]|or0                            ; out0             ;
; |Stack7_20|SRwPL_stack:SRwPL_stack_inst[0]|D_ff:D[7]|nand0                              ; |Stack7_20|SRwPL_stack:SRwPL_stack_inst[0]|D_ff:D[7]|nand0                              ; out0             ;
; |Stack7_20|SRwPL_stack:SRwPL_stack_inst[0]|D_ff:D[7]|nand1                              ; |Stack7_20|SRwPL_stack:SRwPL_stack_inst[0]|D_ff:D[7]|nand1                              ; out0             ;
; |Stack7_20|SRwPL_stack:SRwPL_stack_inst[0]|D_ff:D[7]|nand2                              ; |Stack7_20|SRwPL_stack:SRwPL_stack_inst[0]|D_ff:D[7]|nand2                              ; out0             ;
; |Stack7_20|SRwPL_stack:SRwPL_stack_inst[0]|D_ff:D[7]|nand3                              ; |Stack7_20|SRwPL_stack:SRwPL_stack_inst[0]|D_ff:D[7]|nand3                              ; out0             ;
; |Stack7_20|SRwPL_stack:SRwPL_stack_inst[0]|D_ff:D[7]|nand4                              ; |Stack7_20|SRwPL_stack:SRwPL_stack_inst[0]|D_ff:D[7]|nand4                              ; out0             ;
; |Stack7_20|SRwPL_stack:SRwPL_stack_inst[0]|D_ff:D[7]|nand5                              ; |Stack7_20|SRwPL_stack:SRwPL_stack_inst[0]|D_ff:D[7]|nand5                              ; out0             ;
; |Stack7_20|SRwPL_stack:SRwPL_stack_inst[0]|D_ff:D[6]|nand0                              ; |Stack7_20|SRwPL_stack:SRwPL_stack_inst[0]|D_ff:D[6]|nand0                              ; out0             ;
; |Stack7_20|SRwPL_stack:SRwPL_stack_inst[0]|D_ff:D[6]|nand1                              ; |Stack7_20|SRwPL_stack:SRwPL_stack_inst[0]|D_ff:D[6]|nand1                              ; out0             ;
; |Stack7_20|SRwPL_stack:SRwPL_stack_inst[0]|D_ff:D[6]|nand2                              ; |Stack7_20|SRwPL_stack:SRwPL_stack_inst[0]|D_ff:D[6]|nand2                              ; out0             ;
; |Stack7_20|SRwPL_stack:SRwPL_stack_inst[0]|D_ff:D[6]|nand3                              ; |Stack7_20|SRwPL_stack:SRwPL_stack_inst[0]|D_ff:D[6]|nand3                              ; out0             ;
; |Stack7_20|SRwPL_stack:SRwPL_stack_inst[0]|D_ff:D[6]|nand4                              ; |Stack7_20|SRwPL_stack:SRwPL_stack_inst[0]|D_ff:D[6]|nand4                              ; out0             ;
; |Stack7_20|SRwPL_stack:SRwPL_stack_inst[0]|D_ff:D[6]|nand5                              ; |Stack7_20|SRwPL_stack:SRwPL_stack_inst[0]|D_ff:D[6]|nand5                              ; out0             ;
; |Stack7_20|SRwPL_stack:SRwPL_stack_inst[0]|D_ff:D[5]|nand0                              ; |Stack7_20|SRwPL_stack:SRwPL_stack_inst[0]|D_ff:D[5]|nand0                              ; out0             ;
; |Stack7_20|SRwPL_stack:SRwPL_stack_inst[0]|D_ff:D[5]|nand1                              ; |Stack7_20|SRwPL_stack:SRwPL_stack_inst[0]|D_ff:D[5]|nand1                              ; out0             ;
; |Stack7_20|SRwPL_stack:SRwPL_stack_inst[0]|D_ff:D[5]|nand2                              ; |Stack7_20|SRwPL_stack:SRwPL_stack_inst[0]|D_ff:D[5]|nand2                              ; out0             ;
; |Stack7_20|SRwPL_stack:SRwPL_stack_inst[0]|D_ff:D[5]|nand3                              ; |Stack7_20|SRwPL_stack:SRwPL_stack_inst[0]|D_ff:D[5]|nand3                              ; out0             ;
; |Stack7_20|SRwPL_stack:SRwPL_stack_inst[0]|D_ff:D[5]|nand4                              ; |Stack7_20|SRwPL_stack:SRwPL_stack_inst[0]|D_ff:D[5]|nand4                              ; out0             ;
; |Stack7_20|SRwPL_stack:SRwPL_stack_inst[0]|D_ff:D[5]|nand5                              ; |Stack7_20|SRwPL_stack:SRwPL_stack_inst[0]|D_ff:D[5]|nand5                              ; out0             ;
; |Stack7_20|SRwPL_stack:SRwPL_stack_inst[0]|D_ff:D[4]|nand0                              ; |Stack7_20|SRwPL_stack:SRwPL_stack_inst[0]|D_ff:D[4]|nand0                              ; out0             ;
; |Stack7_20|SRwPL_stack:SRwPL_stack_inst[0]|D_ff:D[4]|nand1                              ; |Stack7_20|SRwPL_stack:SRwPL_stack_inst[0]|D_ff:D[4]|nand1                              ; out0             ;
; |Stack7_20|SRwPL_stack:SRwPL_stack_inst[0]|D_ff:D[4]|nand2                              ; |Stack7_20|SRwPL_stack:SRwPL_stack_inst[0]|D_ff:D[4]|nand2                              ; out0             ;
; |Stack7_20|SRwPL_stack:SRwPL_stack_inst[0]|D_ff:D[4]|nand3                              ; |Stack7_20|SRwPL_stack:SRwPL_stack_inst[0]|D_ff:D[4]|nand3                              ; out0             ;
; |Stack7_20|SRwPL_stack:SRwPL_stack_inst[0]|D_ff:D[4]|nand4                              ; |Stack7_20|SRwPL_stack:SRwPL_stack_inst[0]|D_ff:D[4]|nand4                              ; out0             ;
; |Stack7_20|SRwPL_stack:SRwPL_stack_inst[0]|D_ff:D[4]|nand5                              ; |Stack7_20|SRwPL_stack:SRwPL_stack_inst[0]|D_ff:D[4]|nand5                              ; out0             ;
; |Stack7_20|SRwPL_stack:SRwPL_stack_inst[0]|D_ff:D[3]|nand0                              ; |Stack7_20|SRwPL_stack:SRwPL_stack_inst[0]|D_ff:D[3]|nand0                              ; out0             ;
; |Stack7_20|SRwPL_stack:SRwPL_stack_inst[0]|D_ff:D[3]|nand1                              ; |Stack7_20|SRwPL_stack:SRwPL_stack_inst[0]|D_ff:D[3]|nand1                              ; out0             ;
; |Stack7_20|SRwPL_stack:SRwPL_stack_inst[0]|D_ff:D[3]|nand2                              ; |Stack7_20|SRwPL_stack:SRwPL_stack_inst[0]|D_ff:D[3]|nand2                              ; out0             ;
; |Stack7_20|SRwPL_stack:SRwPL_stack_inst[0]|D_ff:D[3]|nand3                              ; |Stack7_20|SRwPL_stack:SRwPL_stack_inst[0]|D_ff:D[3]|nand3                              ; out0             ;
; |Stack7_20|SRwPL_stack:SRwPL_stack_inst[0]|D_ff:D[3]|nand4                              ; |Stack7_20|SRwPL_stack:SRwPL_stack_inst[0]|D_ff:D[3]|nand4                              ; out0             ;
; |Stack7_20|SRwPL_stack:SRwPL_stack_inst[0]|D_ff:D[3]|nand5                              ; |Stack7_20|SRwPL_stack:SRwPL_stack_inst[0]|D_ff:D[3]|nand5                              ; out0             ;
; |Stack7_20|SRwPL_stack:SRwPL_stack_inst[0]|D_ff:D[2]|nand0                              ; |Stack7_20|SRwPL_stack:SRwPL_stack_inst[0]|D_ff:D[2]|nand0                              ; out0             ;
; |Stack7_20|SRwPL_stack:SRwPL_stack_inst[0]|D_ff:D[2]|nand1                              ; |Stack7_20|SRwPL_stack:SRwPL_stack_inst[0]|D_ff:D[2]|nand1                              ; out0             ;
; |Stack7_20|SRwPL_stack:SRwPL_stack_inst[0]|D_ff:D[2]|nand2                              ; |Stack7_20|SRwPL_stack:SRwPL_stack_inst[0]|D_ff:D[2]|nand2                              ; out0             ;
; |Stack7_20|SRwPL_stack:SRwPL_stack_inst[0]|D_ff:D[2]|nand3                              ; |Stack7_20|SRwPL_stack:SRwPL_stack_inst[0]|D_ff:D[2]|nand3                              ; out0             ;
; |Stack7_20|SRwPL_stack:SRwPL_stack_inst[0]|D_ff:D[2]|nand4                              ; |Stack7_20|SRwPL_stack:SRwPL_stack_inst[0]|D_ff:D[2]|nand4                              ; out0             ;
; |Stack7_20|SRwPL_stack:SRwPL_stack_inst[0]|D_ff:D[2]|nand5                              ; |Stack7_20|SRwPL_stack:SRwPL_stack_inst[0]|D_ff:D[2]|nand5                              ; out0             ;
; |Stack7_20|SRwPL_stack:SRwPL_stack_inst[0]|D_ff:D[1]|nand0                              ; |Stack7_20|SRwPL_stack:SRwPL_stack_inst[0]|D_ff:D[1]|nand0                              ; out0             ;
; |Stack7_20|SRwPL_stack:SRwPL_stack_inst[0]|D_ff:D[1]|nand1                              ; |Stack7_20|SRwPL_stack:SRwPL_stack_inst[0]|D_ff:D[1]|nand1                              ; out0             ;
; |Stack7_20|SRwPL_stack:SRwPL_stack_inst[0]|D_ff:D[1]|nand2                              ; |Stack7_20|SRwPL_stack:SRwPL_stack_inst[0]|D_ff:D[1]|nand2                              ; out0             ;
; |Stack7_20|SRwPL_stack:SRwPL_stack_inst[0]|D_ff:D[1]|nand3                              ; |Stack7_20|SRwPL_stack:SRwPL_stack_inst[0]|D_ff:D[1]|nand3                              ; out0             ;
; |Stack7_20|SRwPL_stack:SRwPL_stack_inst[0]|D_ff:D[1]|nand4                              ; |Stack7_20|SRwPL_stack:SRwPL_stack_inst[0]|D_ff:D[1]|nand4                              ; out0             ;
; |Stack7_20|SRwPL_stack:SRwPL_stack_inst[0]|D_ff:D[1]|nand5                              ; |Stack7_20|SRwPL_stack:SRwPL_stack_inst[0]|D_ff:D[1]|nand5                              ; out0             ;
; |Stack7_20|SRwPL_stack:SRwPL_stack_inst[0]|D_ff:D[0]|nand0                              ; |Stack7_20|SRwPL_stack:SRwPL_stack_inst[0]|D_ff:D[0]|nand0                              ; out0             ;
; |Stack7_20|SRwPL_stack:SRwPL_stack_inst[0]|D_ff:D[0]|nand1                              ; |Stack7_20|SRwPL_stack:SRwPL_stack_inst[0]|D_ff:D[0]|nand1                              ; out0             ;
; |Stack7_20|SRwPL_stack:SRwPL_stack_inst[0]|D_ff:D[0]|nand2                              ; |Stack7_20|SRwPL_stack:SRwPL_stack_inst[0]|D_ff:D[0]|nand2                              ; out0             ;
; |Stack7_20|SRwPL_stack:SRwPL_stack_inst[0]|D_ff:D[0]|nand3                              ; |Stack7_20|SRwPL_stack:SRwPL_stack_inst[0]|D_ff:D[0]|nand3                              ; out0             ;
; |Stack7_20|SRwPL_stack:SRwPL_stack_inst[0]|D_ff:D[0]|nand4                              ; |Stack7_20|SRwPL_stack:SRwPL_stack_inst[0]|D_ff:D[0]|nand4                              ; out0             ;
; |Stack7_20|SRwPL_stack:SRwPL_stack_inst[0]|D_ff:D[0]|nand5                              ; |Stack7_20|SRwPL_stack:SRwPL_stack_inst[0]|D_ff:D[0]|nand5                              ; out0             ;
+-----------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------+------------------+


The following table displays output ports that do not toggle to 1 during simulation.
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Missing 1-Value Coverage                                                                                                                                                                             ;
+-----------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------+------------------+
; Node Name                                                                               ; Output Port Name                                                                        ; Output Port Type ;
+-----------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------+------------------+
; |Stack7_20|empty~0                                                                      ; |Stack7_20|empty~0                                                                      ; out0             ;
; |Stack7_20|empty~1                                                                      ; |Stack7_20|empty~1                                                                      ; out0             ;
; |Stack7_20|empty~2                                                                      ; |Stack7_20|empty~2                                                                      ; out0             ;
; |Stack7_20|counter[4]                                                                   ; |Stack7_20|counter[4]                                                                   ; pin_out          ;
; |Stack7_20|counter[5]                                                                   ; |Stack7_20|counter[5]                                                                   ; pin_out          ;
; |Stack7_20|counter[6]                                                                   ; |Stack7_20|counter[6]                                                                   ; pin_out          ;
; |Stack7_20|counter[7]                                                                   ; |Stack7_20|counter[7]                                                                   ; pin_out          ;
; |Stack7_20|OUT[5]                                                                       ; |Stack7_20|OUT[5]                                                                       ; pin_out          ;
; |Stack7_20|OUT[6]                                                                       ; |Stack7_20|OUT[6]                                                                       ; pin_out          ;
; |Stack7_20|OUT[7]                                                                       ; |Stack7_20|OUT[7]                                                                       ; pin_out          ;
; |Stack7_20|IN[6]                                                                        ; |Stack7_20|IN[6]                                                                        ; out              ;
; |Stack7_20|IN[7]                                                                        ; |Stack7_20|IN[7]                                                                        ; out              ;
; |Stack7_20|CounterWithParallelLoad:CounterWithParallelLoad_inst|D_ff:D_ff_inst[7]|nand0 ; |Stack7_20|CounterWithParallelLoad:CounterWithParallelLoad_inst|D_ff:D_ff_inst[7]|nand0 ; out0             ;
; |Stack7_20|CounterWithParallelLoad:CounterWithParallelLoad_inst|D_ff:D_ff_inst[7]|nand1 ; |Stack7_20|CounterWithParallelLoad:CounterWithParallelLoad_inst|D_ff:D_ff_inst[7]|nand1 ; out0             ;
; |Stack7_20|CounterWithParallelLoad:CounterWithParallelLoad_inst|D_ff:D_ff_inst[7]|nand3 ; |Stack7_20|CounterWithParallelLoad:CounterWithParallelLoad_inst|D_ff:D_ff_inst[7]|nand3 ; out0             ;
; |Stack7_20|CounterWithParallelLoad:CounterWithParallelLoad_inst|D_ff:D_ff_inst[7]|nand5 ; |Stack7_20|CounterWithParallelLoad:CounterWithParallelLoad_inst|D_ff:D_ff_inst[7]|nand5 ; out0             ;
; |Stack7_20|CounterWithParallelLoad:CounterWithParallelLoad_inst|D_ff:D_ff_inst[6]|nand0 ; |Stack7_20|CounterWithParallelLoad:CounterWithParallelLoad_inst|D_ff:D_ff_inst[6]|nand0 ; out0             ;
; |Stack7_20|CounterWithParallelLoad:CounterWithParallelLoad_inst|D_ff:D_ff_inst[6]|nand1 ; |Stack7_20|CounterWithParallelLoad:CounterWithParallelLoad_inst|D_ff:D_ff_inst[6]|nand1 ; out0             ;
; |Stack7_20|CounterWithParallelLoad:CounterWithParallelLoad_inst|D_ff:D_ff_inst[6]|nand3 ; |Stack7_20|CounterWithParallelLoad:CounterWithParallelLoad_inst|D_ff:D_ff_inst[6]|nand3 ; out0             ;
; |Stack7_20|CounterWithParallelLoad:CounterWithParallelLoad_inst|D_ff:D_ff_inst[6]|nand5 ; |Stack7_20|CounterWithParallelLoad:CounterWithParallelLoad_inst|D_ff:D_ff_inst[6]|nand5 ; out0             ;
; |Stack7_20|CounterWithParallelLoad:CounterWithParallelLoad_inst|D_ff:D_ff_inst[5]|nand0 ; |Stack7_20|CounterWithParallelLoad:CounterWithParallelLoad_inst|D_ff:D_ff_inst[5]|nand0 ; out0             ;
; |Stack7_20|CounterWithParallelLoad:CounterWithParallelLoad_inst|D_ff:D_ff_inst[5]|nand1 ; |Stack7_20|CounterWithParallelLoad:CounterWithParallelLoad_inst|D_ff:D_ff_inst[5]|nand1 ; out0             ;
; |Stack7_20|CounterWithParallelLoad:CounterWithParallelLoad_inst|D_ff:D_ff_inst[5]|nand3 ; |Stack7_20|CounterWithParallelLoad:CounterWithParallelLoad_inst|D_ff:D_ff_inst[5]|nand3 ; out0             ;
; |Stack7_20|CounterWithParallelLoad:CounterWithParallelLoad_inst|D_ff:D_ff_inst[5]|nand5 ; |Stack7_20|CounterWithParallelLoad:CounterWithParallelLoad_inst|D_ff:D_ff_inst[5]|nand5 ; out0             ;
; |Stack7_20|CounterWithParallelLoad:CounterWithParallelLoad_inst|D_ff:D_ff_inst[4]|nand0 ; |Stack7_20|CounterWithParallelLoad:CounterWithParallelLoad_inst|D_ff:D_ff_inst[4]|nand0 ; out0             ;
; |Stack7_20|CounterWithParallelLoad:CounterWithParallelLoad_inst|D_ff:D_ff_inst[4]|nand1 ; |Stack7_20|CounterWithParallelLoad:CounterWithParallelLoad_inst|D_ff:D_ff_inst[4]|nand1 ; out0             ;
; |Stack7_20|CounterWithParallelLoad:CounterWithParallelLoad_inst|D_ff:D_ff_inst[4]|nand3 ; |Stack7_20|CounterWithParallelLoad:CounterWithParallelLoad_inst|D_ff:D_ff_inst[4]|nand3 ; out0             ;
; |Stack7_20|CounterWithParallelLoad:CounterWithParallelLoad_inst|D_ff:D_ff_inst[4]|nand5 ; |Stack7_20|CounterWithParallelLoad:CounterWithParallelLoad_inst|D_ff:D_ff_inst[4]|nand5 ; out0             ;
; |Stack7_20|CounterWithParallelLoad:CounterWithParallelLoad_inst|HAS:HAS_inst[6]|and1    ; |Stack7_20|CounterWithParallelLoad:CounterWithParallelLoad_inst|HAS:HAS_inst[6]|and1    ; out0             ;
; |Stack7_20|CounterWithParallelLoad:CounterWithParallelLoad_inst|HAS:HAS_inst[5]|and1    ; |Stack7_20|CounterWithParallelLoad:CounterWithParallelLoad_inst|HAS:HAS_inst[5]|and1    ; out0             ;
; |Stack7_20|CounterWithParallelLoad:CounterWithParallelLoad_inst|HAS:HAS_inst[4]|and1    ; |Stack7_20|CounterWithParallelLoad:CounterWithParallelLoad_inst|HAS:HAS_inst[4]|and1    ; out0             ;
; |Stack7_20|SRwPL_stack:SRwPL_stack_inst[7]|mux4_1:mux[7]|and3                           ; |Stack7_20|SRwPL_stack:SRwPL_stack_inst[7]|mux4_1:mux[7]|and3                           ; out0             ;
; |Stack7_20|SRwPL_stack:SRwPL_stack_inst[7]|mux4_1:mux[7]|and2                           ; |Stack7_20|SRwPL_stack:SRwPL_stack_inst[7]|mux4_1:mux[7]|and2                           ; out0             ;
; |Stack7_20|SRwPL_stack:SRwPL_stack_inst[7]|mux4_1:mux[7]|and0                           ; |Stack7_20|SRwPL_stack:SRwPL_stack_inst[7]|mux4_1:mux[7]|and0                           ; out0             ;
; |Stack7_20|SRwPL_stack:SRwPL_stack_inst[7]|mux4_1:mux[7]|or0                            ; |Stack7_20|SRwPL_stack:SRwPL_stack_inst[7]|mux4_1:mux[7]|or0                            ; out0             ;
; |Stack7_20|SRwPL_stack:SRwPL_stack_inst[7]|mux4_1:mux[6]|and3                           ; |Stack7_20|SRwPL_stack:SRwPL_stack_inst[7]|mux4_1:mux[6]|and3                           ; out0             ;
; |Stack7_20|SRwPL_stack:SRwPL_stack_inst[7]|mux4_1:mux[6]|and2                           ; |Stack7_20|SRwPL_stack:SRwPL_stack_inst[7]|mux4_1:mux[6]|and2                           ; out0             ;
; |Stack7_20|SRwPL_stack:SRwPL_stack_inst[7]|mux4_1:mux[6]|and0                           ; |Stack7_20|SRwPL_stack:SRwPL_stack_inst[7]|mux4_1:mux[6]|and0                           ; out0             ;
; |Stack7_20|SRwPL_stack:SRwPL_stack_inst[7]|mux4_1:mux[6]|or0                            ; |Stack7_20|SRwPL_stack:SRwPL_stack_inst[7]|mux4_1:mux[6]|or0                            ; out0             ;
; |Stack7_20|SRwPL_stack:SRwPL_stack_inst[7]|mux4_1:mux[5]|and3                           ; |Stack7_20|SRwPL_stack:SRwPL_stack_inst[7]|mux4_1:mux[5]|and3                           ; out0             ;
; |Stack7_20|SRwPL_stack:SRwPL_stack_inst[7]|mux4_1:mux[5]|and2                           ; |Stack7_20|SRwPL_stack:SRwPL_stack_inst[7]|mux4_1:mux[5]|and2                           ; out0             ;
; |Stack7_20|SRwPL_stack:SRwPL_stack_inst[7]|mux4_1:mux[5]|and0                           ; |Stack7_20|SRwPL_stack:SRwPL_stack_inst[7]|mux4_1:mux[5]|and0                           ; out0             ;
; |Stack7_20|SRwPL_stack:SRwPL_stack_inst[7]|mux4_1:mux[5]|or0                            ; |Stack7_20|SRwPL_stack:SRwPL_stack_inst[7]|mux4_1:mux[5]|or0                            ; out0             ;
; |Stack7_20|SRwPL_stack:SRwPL_stack_inst[7]|mux4_1:mux[4]|and3                           ; |Stack7_20|SRwPL_stack:SRwPL_stack_inst[7]|mux4_1:mux[4]|and3                           ; out0             ;
; |Stack7_20|SRwPL_stack:SRwPL_stack_inst[7]|mux4_1:mux[4]|and2                           ; |Stack7_20|SRwPL_stack:SRwPL_stack_inst[7]|mux4_1:mux[4]|and2                           ; out0             ;
; |Stack7_20|SRwPL_stack:SRwPL_stack_inst[7]|mux4_1:mux[4]|and0                           ; |Stack7_20|SRwPL_stack:SRwPL_stack_inst[7]|mux4_1:mux[4]|and0                           ; out0             ;
; |Stack7_20|SRwPL_stack:SRwPL_stack_inst[7]|mux4_1:mux[4]|or0                            ; |Stack7_20|SRwPL_stack:SRwPL_stack_inst[7]|mux4_1:mux[4]|or0                            ; out0             ;
; |Stack7_20|SRwPL_stack:SRwPL_stack_inst[7]|mux4_1:mux[3]|and3                           ; |Stack7_20|SRwPL_stack:SRwPL_stack_inst[7]|mux4_1:mux[3]|and3                           ; out0             ;
; |Stack7_20|SRwPL_stack:SRwPL_stack_inst[7]|mux4_1:mux[3]|and2                           ; |Stack7_20|SRwPL_stack:SRwPL_stack_inst[7]|mux4_1:mux[3]|and2                           ; out0             ;
; |Stack7_20|SRwPL_stack:SRwPL_stack_inst[7]|mux4_1:mux[3]|and0                           ; |Stack7_20|SRwPL_stack:SRwPL_stack_inst[7]|mux4_1:mux[3]|and0                           ; out0             ;
; |Stack7_20|SRwPL_stack:SRwPL_stack_inst[7]|mux4_1:mux[3]|or0                            ; |Stack7_20|SRwPL_stack:SRwPL_stack_inst[7]|mux4_1:mux[3]|or0                            ; out0             ;
; |Stack7_20|SRwPL_stack:SRwPL_stack_inst[7]|mux4_1:mux[2]|and3                           ; |Stack7_20|SRwPL_stack:SRwPL_stack_inst[7]|mux4_1:mux[2]|and3                           ; out0             ;
; |Stack7_20|SRwPL_stack:SRwPL_stack_inst[7]|mux4_1:mux[2]|and2                           ; |Stack7_20|SRwPL_stack:SRwPL_stack_inst[7]|mux4_1:mux[2]|and2                           ; out0             ;
; |Stack7_20|SRwPL_stack:SRwPL_stack_inst[7]|mux4_1:mux[2]|and0                           ; |Stack7_20|SRwPL_stack:SRwPL_stack_inst[7]|mux4_1:mux[2]|and0                           ; out0             ;
; |Stack7_20|SRwPL_stack:SRwPL_stack_inst[7]|mux4_1:mux[2]|or0                            ; |Stack7_20|SRwPL_stack:SRwPL_stack_inst[7]|mux4_1:mux[2]|or0                            ; out0             ;
; |Stack7_20|SRwPL_stack:SRwPL_stack_inst[7]|mux4_1:mux[1]|and3                           ; |Stack7_20|SRwPL_stack:SRwPL_stack_inst[7]|mux4_1:mux[1]|and3                           ; out0             ;
; |Stack7_20|SRwPL_stack:SRwPL_stack_inst[7]|mux4_1:mux[1]|and2                           ; |Stack7_20|SRwPL_stack:SRwPL_stack_inst[7]|mux4_1:mux[1]|and2                           ; out0             ;
; |Stack7_20|SRwPL_stack:SRwPL_stack_inst[7]|mux4_1:mux[1]|and0                           ; |Stack7_20|SRwPL_stack:SRwPL_stack_inst[7]|mux4_1:mux[1]|and0                           ; out0             ;
; |Stack7_20|SRwPL_stack:SRwPL_stack_inst[7]|mux4_1:mux[1]|or0                            ; |Stack7_20|SRwPL_stack:SRwPL_stack_inst[7]|mux4_1:mux[1]|or0                            ; out0             ;
; |Stack7_20|SRwPL_stack:SRwPL_stack_inst[7]|mux4_1:mux[0]|and3                           ; |Stack7_20|SRwPL_stack:SRwPL_stack_inst[7]|mux4_1:mux[0]|and3                           ; out0             ;
; |Stack7_20|SRwPL_stack:SRwPL_stack_inst[7]|mux4_1:mux[0]|and0                           ; |Stack7_20|SRwPL_stack:SRwPL_stack_inst[7]|mux4_1:mux[0]|and0                           ; out0             ;
; |Stack7_20|SRwPL_stack:SRwPL_stack_inst[7]|mux4_1:mux[0]|or0                            ; |Stack7_20|SRwPL_stack:SRwPL_stack_inst[7]|mux4_1:mux[0]|or0                            ; out0             ;
; |Stack7_20|SRwPL_stack:SRwPL_stack_inst[7]|D_ff:D[7]|nand0                              ; |Stack7_20|SRwPL_stack:SRwPL_stack_inst[7]|D_ff:D[7]|nand0                              ; out0             ;
; |Stack7_20|SRwPL_stack:SRwPL_stack_inst[7]|D_ff:D[7]|nand1                              ; |Stack7_20|SRwPL_stack:SRwPL_stack_inst[7]|D_ff:D[7]|nand1                              ; out0             ;
; |Stack7_20|SRwPL_stack:SRwPL_stack_inst[7]|D_ff:D[7]|nand3                              ; |Stack7_20|SRwPL_stack:SRwPL_stack_inst[7]|D_ff:D[7]|nand3                              ; out0             ;
; |Stack7_20|SRwPL_stack:SRwPL_stack_inst[7]|D_ff:D[7]|nand5                              ; |Stack7_20|SRwPL_stack:SRwPL_stack_inst[7]|D_ff:D[7]|nand5                              ; out0             ;
; |Stack7_20|SRwPL_stack:SRwPL_stack_inst[7]|D_ff:D[6]|nand0                              ; |Stack7_20|SRwPL_stack:SRwPL_stack_inst[7]|D_ff:D[6]|nand0                              ; out0             ;
; |Stack7_20|SRwPL_stack:SRwPL_stack_inst[7]|D_ff:D[6]|nand1                              ; |Stack7_20|SRwPL_stack:SRwPL_stack_inst[7]|D_ff:D[6]|nand1                              ; out0             ;
; |Stack7_20|SRwPL_stack:SRwPL_stack_inst[7]|D_ff:D[6]|nand3                              ; |Stack7_20|SRwPL_stack:SRwPL_stack_inst[7]|D_ff:D[6]|nand3                              ; out0             ;
; |Stack7_20|SRwPL_stack:SRwPL_stack_inst[7]|D_ff:D[6]|nand5                              ; |Stack7_20|SRwPL_stack:SRwPL_stack_inst[7]|D_ff:D[6]|nand5                              ; out0             ;
; |Stack7_20|SRwPL_stack:SRwPL_stack_inst[7]|D_ff:D[5]|nand0                              ; |Stack7_20|SRwPL_stack:SRwPL_stack_inst[7]|D_ff:D[5]|nand0                              ; out0             ;
; |Stack7_20|SRwPL_stack:SRwPL_stack_inst[7]|D_ff:D[5]|nand1                              ; |Stack7_20|SRwPL_stack:SRwPL_stack_inst[7]|D_ff:D[5]|nand1                              ; out0             ;
; |Stack7_20|SRwPL_stack:SRwPL_stack_inst[7]|D_ff:D[5]|nand3                              ; |Stack7_20|SRwPL_stack:SRwPL_stack_inst[7]|D_ff:D[5]|nand3                              ; out0             ;
; |Stack7_20|SRwPL_stack:SRwPL_stack_inst[7]|D_ff:D[5]|nand5                              ; |Stack7_20|SRwPL_stack:SRwPL_stack_inst[7]|D_ff:D[5]|nand5                              ; out0             ;
; |Stack7_20|SRwPL_stack:SRwPL_stack_inst[7]|D_ff:D[4]|nand0                              ; |Stack7_20|SRwPL_stack:SRwPL_stack_inst[7]|D_ff:D[4]|nand0                              ; out0             ;
; |Stack7_20|SRwPL_stack:SRwPL_stack_inst[7]|D_ff:D[4]|nand1                              ; |Stack7_20|SRwPL_stack:SRwPL_stack_inst[7]|D_ff:D[4]|nand1                              ; out0             ;
; |Stack7_20|SRwPL_stack:SRwPL_stack_inst[7]|D_ff:D[4]|nand3                              ; |Stack7_20|SRwPL_stack:SRwPL_stack_inst[7]|D_ff:D[4]|nand3                              ; out0             ;
; |Stack7_20|SRwPL_stack:SRwPL_stack_inst[7]|D_ff:D[4]|nand5                              ; |Stack7_20|SRwPL_stack:SRwPL_stack_inst[7]|D_ff:D[4]|nand5                              ; out0             ;
; |Stack7_20|SRwPL_stack:SRwPL_stack_inst[7]|D_ff:D[3]|nand0                              ; |Stack7_20|SRwPL_stack:SRwPL_stack_inst[7]|D_ff:D[3]|nand0                              ; out0             ;
; |Stack7_20|SRwPL_stack:SRwPL_stack_inst[7]|D_ff:D[3]|nand1                              ; |Stack7_20|SRwPL_stack:SRwPL_stack_inst[7]|D_ff:D[3]|nand1                              ; out0             ;
; |Stack7_20|SRwPL_stack:SRwPL_stack_inst[7]|D_ff:D[3]|nand3                              ; |Stack7_20|SRwPL_stack:SRwPL_stack_inst[7]|D_ff:D[3]|nand3                              ; out0             ;
; |Stack7_20|SRwPL_stack:SRwPL_stack_inst[7]|D_ff:D[3]|nand5                              ; |Stack7_20|SRwPL_stack:SRwPL_stack_inst[7]|D_ff:D[3]|nand5                              ; out0             ;
; |Stack7_20|SRwPL_stack:SRwPL_stack_inst[7]|D_ff:D[2]|nand0                              ; |Stack7_20|SRwPL_stack:SRwPL_stack_inst[7]|D_ff:D[2]|nand0                              ; out0             ;
; |Stack7_20|SRwPL_stack:SRwPL_stack_inst[7]|D_ff:D[2]|nand1                              ; |Stack7_20|SRwPL_stack:SRwPL_stack_inst[7]|D_ff:D[2]|nand1                              ; out0             ;
; |Stack7_20|SRwPL_stack:SRwPL_stack_inst[7]|D_ff:D[2]|nand3                              ; |Stack7_20|SRwPL_stack:SRwPL_stack_inst[7]|D_ff:D[2]|nand3                              ; out0             ;
; |Stack7_20|SRwPL_stack:SRwPL_stack_inst[7]|D_ff:D[2]|nand5                              ; |Stack7_20|SRwPL_stack:SRwPL_stack_inst[7]|D_ff:D[2]|nand5                              ; out0             ;
; |Stack7_20|SRwPL_stack:SRwPL_stack_inst[7]|D_ff:D[1]|nand0                              ; |Stack7_20|SRwPL_stack:SRwPL_stack_inst[7]|D_ff:D[1]|nand0                              ; out0             ;
; |Stack7_20|SRwPL_stack:SRwPL_stack_inst[7]|D_ff:D[1]|nand1                              ; |Stack7_20|SRwPL_stack:SRwPL_stack_inst[7]|D_ff:D[1]|nand1                              ; out0             ;
; |Stack7_20|SRwPL_stack:SRwPL_stack_inst[7]|D_ff:D[1]|nand3                              ; |Stack7_20|SRwPL_stack:SRwPL_stack_inst[7]|D_ff:D[1]|nand3                              ; out0             ;
; |Stack7_20|SRwPL_stack:SRwPL_stack_inst[7]|D_ff:D[1]|nand5                              ; |Stack7_20|SRwPL_stack:SRwPL_stack_inst[7]|D_ff:D[1]|nand5                              ; out0             ;
; |Stack7_20|SRwPL_stack:SRwPL_stack_inst[7]|D_ff:D[0]|nand0                              ; |Stack7_20|SRwPL_stack:SRwPL_stack_inst[7]|D_ff:D[0]|nand0                              ; out0             ;
; |Stack7_20|SRwPL_stack:SRwPL_stack_inst[7]|D_ff:D[0]|nand1                              ; |Stack7_20|SRwPL_stack:SRwPL_stack_inst[7]|D_ff:D[0]|nand1                              ; out0             ;
; |Stack7_20|SRwPL_stack:SRwPL_stack_inst[7]|D_ff:D[0]|nand3                              ; |Stack7_20|SRwPL_stack:SRwPL_stack_inst[7]|D_ff:D[0]|nand3                              ; out0             ;
; |Stack7_20|SRwPL_stack:SRwPL_stack_inst[7]|D_ff:D[0]|nand5                              ; |Stack7_20|SRwPL_stack:SRwPL_stack_inst[7]|D_ff:D[0]|nand5                              ; out0             ;
; |Stack7_20|SRwPL_stack:SRwPL_stack_inst[6]|mux4_1:mux[7]|and3                           ; |Stack7_20|SRwPL_stack:SRwPL_stack_inst[6]|mux4_1:mux[7]|and3                           ; out0             ;
; |Stack7_20|SRwPL_stack:SRwPL_stack_inst[6]|mux4_1:mux[7]|and2                           ; |Stack7_20|SRwPL_stack:SRwPL_stack_inst[6]|mux4_1:mux[7]|and2                           ; out0             ;
; |Stack7_20|SRwPL_stack:SRwPL_stack_inst[6]|mux4_1:mux[7]|and0                           ; |Stack7_20|SRwPL_stack:SRwPL_stack_inst[6]|mux4_1:mux[7]|and0                           ; out0             ;
; |Stack7_20|SRwPL_stack:SRwPL_stack_inst[6]|mux4_1:mux[7]|or0                            ; |Stack7_20|SRwPL_stack:SRwPL_stack_inst[6]|mux4_1:mux[7]|or0                            ; out0             ;
; |Stack7_20|SRwPL_stack:SRwPL_stack_inst[6]|mux4_1:mux[6]|and3                           ; |Stack7_20|SRwPL_stack:SRwPL_stack_inst[6]|mux4_1:mux[6]|and3                           ; out0             ;
; |Stack7_20|SRwPL_stack:SRwPL_stack_inst[6]|mux4_1:mux[6]|and2                           ; |Stack7_20|SRwPL_stack:SRwPL_stack_inst[6]|mux4_1:mux[6]|and2                           ; out0             ;
; |Stack7_20|SRwPL_stack:SRwPL_stack_inst[6]|mux4_1:mux[6]|and0                           ; |Stack7_20|SRwPL_stack:SRwPL_stack_inst[6]|mux4_1:mux[6]|and0                           ; out0             ;
; |Stack7_20|SRwPL_stack:SRwPL_stack_inst[6]|mux4_1:mux[6]|or0                            ; |Stack7_20|SRwPL_stack:SRwPL_stack_inst[6]|mux4_1:mux[6]|or0                            ; out0             ;
; |Stack7_20|SRwPL_stack:SRwPL_stack_inst[6]|mux4_1:mux[5]|and3                           ; |Stack7_20|SRwPL_stack:SRwPL_stack_inst[6]|mux4_1:mux[5]|and3                           ; out0             ;
; |Stack7_20|SRwPL_stack:SRwPL_stack_inst[6]|mux4_1:mux[5]|and2                           ; |Stack7_20|SRwPL_stack:SRwPL_stack_inst[6]|mux4_1:mux[5]|and2                           ; out0             ;
; |Stack7_20|SRwPL_stack:SRwPL_stack_inst[6]|mux4_1:mux[5]|and0                           ; |Stack7_20|SRwPL_stack:SRwPL_stack_inst[6]|mux4_1:mux[5]|and0                           ; out0             ;
; |Stack7_20|SRwPL_stack:SRwPL_stack_inst[6]|mux4_1:mux[5]|or0                            ; |Stack7_20|SRwPL_stack:SRwPL_stack_inst[6]|mux4_1:mux[5]|or0                            ; out0             ;
; |Stack7_20|SRwPL_stack:SRwPL_stack_inst[6]|mux4_1:mux[4]|and3                           ; |Stack7_20|SRwPL_stack:SRwPL_stack_inst[6]|mux4_1:mux[4]|and3                           ; out0             ;
; |Stack7_20|SRwPL_stack:SRwPL_stack_inst[6]|mux4_1:mux[4]|and2                           ; |Stack7_20|SRwPL_stack:SRwPL_stack_inst[6]|mux4_1:mux[4]|and2                           ; out0             ;
; |Stack7_20|SRwPL_stack:SRwPL_stack_inst[6]|mux4_1:mux[4]|and0                           ; |Stack7_20|SRwPL_stack:SRwPL_stack_inst[6]|mux4_1:mux[4]|and0                           ; out0             ;
; |Stack7_20|SRwPL_stack:SRwPL_stack_inst[6]|mux4_1:mux[4]|or0                            ; |Stack7_20|SRwPL_stack:SRwPL_stack_inst[6]|mux4_1:mux[4]|or0                            ; out0             ;
; |Stack7_20|SRwPL_stack:SRwPL_stack_inst[6]|mux4_1:mux[3]|and3                           ; |Stack7_20|SRwPL_stack:SRwPL_stack_inst[6]|mux4_1:mux[3]|and3                           ; out0             ;
; |Stack7_20|SRwPL_stack:SRwPL_stack_inst[6]|mux4_1:mux[3]|and2                           ; |Stack7_20|SRwPL_stack:SRwPL_stack_inst[6]|mux4_1:mux[3]|and2                           ; out0             ;
; |Stack7_20|SRwPL_stack:SRwPL_stack_inst[6]|mux4_1:mux[3]|and0                           ; |Stack7_20|SRwPL_stack:SRwPL_stack_inst[6]|mux4_1:mux[3]|and0                           ; out0             ;
; |Stack7_20|SRwPL_stack:SRwPL_stack_inst[6]|mux4_1:mux[3]|or0                            ; |Stack7_20|SRwPL_stack:SRwPL_stack_inst[6]|mux4_1:mux[3]|or0                            ; out0             ;
; |Stack7_20|SRwPL_stack:SRwPL_stack_inst[6]|mux4_1:mux[2]|and3                           ; |Stack7_20|SRwPL_stack:SRwPL_stack_inst[6]|mux4_1:mux[2]|and3                           ; out0             ;
; |Stack7_20|SRwPL_stack:SRwPL_stack_inst[6]|mux4_1:mux[2]|and2                           ; |Stack7_20|SRwPL_stack:SRwPL_stack_inst[6]|mux4_1:mux[2]|and2                           ; out0             ;
; |Stack7_20|SRwPL_stack:SRwPL_stack_inst[6]|mux4_1:mux[2]|and0                           ; |Stack7_20|SRwPL_stack:SRwPL_stack_inst[6]|mux4_1:mux[2]|and0                           ; out0             ;
; |Stack7_20|SRwPL_stack:SRwPL_stack_inst[6]|mux4_1:mux[2]|or0                            ; |Stack7_20|SRwPL_stack:SRwPL_stack_inst[6]|mux4_1:mux[2]|or0                            ; out0             ;
; |Stack7_20|SRwPL_stack:SRwPL_stack_inst[6]|mux4_1:mux[1]|and3                           ; |Stack7_20|SRwPL_stack:SRwPL_stack_inst[6]|mux4_1:mux[1]|and3                           ; out0             ;
; |Stack7_20|SRwPL_stack:SRwPL_stack_inst[6]|mux4_1:mux[1]|and2                           ; |Stack7_20|SRwPL_stack:SRwPL_stack_inst[6]|mux4_1:mux[1]|and2                           ; out0             ;
; |Stack7_20|SRwPL_stack:SRwPL_stack_inst[6]|mux4_1:mux[1]|and0                           ; |Stack7_20|SRwPL_stack:SRwPL_stack_inst[6]|mux4_1:mux[1]|and0                           ; out0             ;
; |Stack7_20|SRwPL_stack:SRwPL_stack_inst[6]|mux4_1:mux[1]|or0                            ; |Stack7_20|SRwPL_stack:SRwPL_stack_inst[6]|mux4_1:mux[1]|or0                            ; out0             ;
; |Stack7_20|SRwPL_stack:SRwPL_stack_inst[6]|mux4_1:mux[0]|and3                           ; |Stack7_20|SRwPL_stack:SRwPL_stack_inst[6]|mux4_1:mux[0]|and3                           ; out0             ;
; |Stack7_20|SRwPL_stack:SRwPL_stack_inst[6]|mux4_1:mux[0]|and0                           ; |Stack7_20|SRwPL_stack:SRwPL_stack_inst[6]|mux4_1:mux[0]|and0                           ; out0             ;
; |Stack7_20|SRwPL_stack:SRwPL_stack_inst[6]|mux4_1:mux[0]|or0                            ; |Stack7_20|SRwPL_stack:SRwPL_stack_inst[6]|mux4_1:mux[0]|or0                            ; out0             ;
; |Stack7_20|SRwPL_stack:SRwPL_stack_inst[6]|D_ff:D[7]|nand0                              ; |Stack7_20|SRwPL_stack:SRwPL_stack_inst[6]|D_ff:D[7]|nand0                              ; out0             ;
; |Stack7_20|SRwPL_stack:SRwPL_stack_inst[6]|D_ff:D[7]|nand1                              ; |Stack7_20|SRwPL_stack:SRwPL_stack_inst[6]|D_ff:D[7]|nand1                              ; out0             ;
; |Stack7_20|SRwPL_stack:SRwPL_stack_inst[6]|D_ff:D[7]|nand3                              ; |Stack7_20|SRwPL_stack:SRwPL_stack_inst[6]|D_ff:D[7]|nand3                              ; out0             ;
; |Stack7_20|SRwPL_stack:SRwPL_stack_inst[6]|D_ff:D[7]|nand5                              ; |Stack7_20|SRwPL_stack:SRwPL_stack_inst[6]|D_ff:D[7]|nand5                              ; out0             ;
; |Stack7_20|SRwPL_stack:SRwPL_stack_inst[6]|D_ff:D[6]|nand0                              ; |Stack7_20|SRwPL_stack:SRwPL_stack_inst[6]|D_ff:D[6]|nand0                              ; out0             ;
; |Stack7_20|SRwPL_stack:SRwPL_stack_inst[6]|D_ff:D[6]|nand1                              ; |Stack7_20|SRwPL_stack:SRwPL_stack_inst[6]|D_ff:D[6]|nand1                              ; out0             ;
; |Stack7_20|SRwPL_stack:SRwPL_stack_inst[6]|D_ff:D[6]|nand3                              ; |Stack7_20|SRwPL_stack:SRwPL_stack_inst[6]|D_ff:D[6]|nand3                              ; out0             ;
; |Stack7_20|SRwPL_stack:SRwPL_stack_inst[6]|D_ff:D[6]|nand5                              ; |Stack7_20|SRwPL_stack:SRwPL_stack_inst[6]|D_ff:D[6]|nand5                              ; out0             ;
; |Stack7_20|SRwPL_stack:SRwPL_stack_inst[6]|D_ff:D[5]|nand0                              ; |Stack7_20|SRwPL_stack:SRwPL_stack_inst[6]|D_ff:D[5]|nand0                              ; out0             ;
; |Stack7_20|SRwPL_stack:SRwPL_stack_inst[6]|D_ff:D[5]|nand1                              ; |Stack7_20|SRwPL_stack:SRwPL_stack_inst[6]|D_ff:D[5]|nand1                              ; out0             ;
; |Stack7_20|SRwPL_stack:SRwPL_stack_inst[6]|D_ff:D[5]|nand3                              ; |Stack7_20|SRwPL_stack:SRwPL_stack_inst[6]|D_ff:D[5]|nand3                              ; out0             ;
; |Stack7_20|SRwPL_stack:SRwPL_stack_inst[6]|D_ff:D[5]|nand5                              ; |Stack7_20|SRwPL_stack:SRwPL_stack_inst[6]|D_ff:D[5]|nand5                              ; out0             ;
; |Stack7_20|SRwPL_stack:SRwPL_stack_inst[6]|D_ff:D[4]|nand0                              ; |Stack7_20|SRwPL_stack:SRwPL_stack_inst[6]|D_ff:D[4]|nand0                              ; out0             ;
; |Stack7_20|SRwPL_stack:SRwPL_stack_inst[6]|D_ff:D[4]|nand1                              ; |Stack7_20|SRwPL_stack:SRwPL_stack_inst[6]|D_ff:D[4]|nand1                              ; out0             ;
; |Stack7_20|SRwPL_stack:SRwPL_stack_inst[6]|D_ff:D[4]|nand3                              ; |Stack7_20|SRwPL_stack:SRwPL_stack_inst[6]|D_ff:D[4]|nand3                              ; out0             ;
; |Stack7_20|SRwPL_stack:SRwPL_stack_inst[6]|D_ff:D[4]|nand5                              ; |Stack7_20|SRwPL_stack:SRwPL_stack_inst[6]|D_ff:D[4]|nand5                              ; out0             ;
; |Stack7_20|SRwPL_stack:SRwPL_stack_inst[6]|D_ff:D[3]|nand0                              ; |Stack7_20|SRwPL_stack:SRwPL_stack_inst[6]|D_ff:D[3]|nand0                              ; out0             ;
; |Stack7_20|SRwPL_stack:SRwPL_stack_inst[6]|D_ff:D[3]|nand1                              ; |Stack7_20|SRwPL_stack:SRwPL_stack_inst[6]|D_ff:D[3]|nand1                              ; out0             ;
; |Stack7_20|SRwPL_stack:SRwPL_stack_inst[6]|D_ff:D[3]|nand3                              ; |Stack7_20|SRwPL_stack:SRwPL_stack_inst[6]|D_ff:D[3]|nand3                              ; out0             ;
; |Stack7_20|SRwPL_stack:SRwPL_stack_inst[6]|D_ff:D[3]|nand5                              ; |Stack7_20|SRwPL_stack:SRwPL_stack_inst[6]|D_ff:D[3]|nand5                              ; out0             ;
; |Stack7_20|SRwPL_stack:SRwPL_stack_inst[6]|D_ff:D[2]|nand0                              ; |Stack7_20|SRwPL_stack:SRwPL_stack_inst[6]|D_ff:D[2]|nand0                              ; out0             ;
; |Stack7_20|SRwPL_stack:SRwPL_stack_inst[6]|D_ff:D[2]|nand1                              ; |Stack7_20|SRwPL_stack:SRwPL_stack_inst[6]|D_ff:D[2]|nand1                              ; out0             ;
; |Stack7_20|SRwPL_stack:SRwPL_stack_inst[6]|D_ff:D[2]|nand3                              ; |Stack7_20|SRwPL_stack:SRwPL_stack_inst[6]|D_ff:D[2]|nand3                              ; out0             ;
; |Stack7_20|SRwPL_stack:SRwPL_stack_inst[6]|D_ff:D[2]|nand5                              ; |Stack7_20|SRwPL_stack:SRwPL_stack_inst[6]|D_ff:D[2]|nand5                              ; out0             ;
; |Stack7_20|SRwPL_stack:SRwPL_stack_inst[6]|D_ff:D[1]|nand0                              ; |Stack7_20|SRwPL_stack:SRwPL_stack_inst[6]|D_ff:D[1]|nand0                              ; out0             ;
; |Stack7_20|SRwPL_stack:SRwPL_stack_inst[6]|D_ff:D[1]|nand1                              ; |Stack7_20|SRwPL_stack:SRwPL_stack_inst[6]|D_ff:D[1]|nand1                              ; out0             ;
; |Stack7_20|SRwPL_stack:SRwPL_stack_inst[6]|D_ff:D[1]|nand3                              ; |Stack7_20|SRwPL_stack:SRwPL_stack_inst[6]|D_ff:D[1]|nand3                              ; out0             ;
; |Stack7_20|SRwPL_stack:SRwPL_stack_inst[6]|D_ff:D[1]|nand5                              ; |Stack7_20|SRwPL_stack:SRwPL_stack_inst[6]|D_ff:D[1]|nand5                              ; out0             ;
; |Stack7_20|SRwPL_stack:SRwPL_stack_inst[6]|D_ff:D[0]|nand0                              ; |Stack7_20|SRwPL_stack:SRwPL_stack_inst[6]|D_ff:D[0]|nand0                              ; out0             ;
; |Stack7_20|SRwPL_stack:SRwPL_stack_inst[6]|D_ff:D[0]|nand1                              ; |Stack7_20|SRwPL_stack:SRwPL_stack_inst[6]|D_ff:D[0]|nand1                              ; out0             ;
; |Stack7_20|SRwPL_stack:SRwPL_stack_inst[6]|D_ff:D[0]|nand3                              ; |Stack7_20|SRwPL_stack:SRwPL_stack_inst[6]|D_ff:D[0]|nand3                              ; out0             ;
; |Stack7_20|SRwPL_stack:SRwPL_stack_inst[6]|D_ff:D[0]|nand5                              ; |Stack7_20|SRwPL_stack:SRwPL_stack_inst[6]|D_ff:D[0]|nand5                              ; out0             ;
; |Stack7_20|SRwPL_stack:SRwPL_stack_inst[5]|mux4_1:mux[7]|and3                           ; |Stack7_20|SRwPL_stack:SRwPL_stack_inst[5]|mux4_1:mux[7]|and3                           ; out0             ;
; |Stack7_20|SRwPL_stack:SRwPL_stack_inst[5]|mux4_1:mux[7]|and2                           ; |Stack7_20|SRwPL_stack:SRwPL_stack_inst[5]|mux4_1:mux[7]|and2                           ; out0             ;
; |Stack7_20|SRwPL_stack:SRwPL_stack_inst[5]|mux4_1:mux[7]|and0                           ; |Stack7_20|SRwPL_stack:SRwPL_stack_inst[5]|mux4_1:mux[7]|and0                           ; out0             ;
; |Stack7_20|SRwPL_stack:SRwPL_stack_inst[5]|mux4_1:mux[7]|or0                            ; |Stack7_20|SRwPL_stack:SRwPL_stack_inst[5]|mux4_1:mux[7]|or0                            ; out0             ;
; |Stack7_20|SRwPL_stack:SRwPL_stack_inst[5]|mux4_1:mux[6]|and3                           ; |Stack7_20|SRwPL_stack:SRwPL_stack_inst[5]|mux4_1:mux[6]|and3                           ; out0             ;
; |Stack7_20|SRwPL_stack:SRwPL_stack_inst[5]|mux4_1:mux[6]|and2                           ; |Stack7_20|SRwPL_stack:SRwPL_stack_inst[5]|mux4_1:mux[6]|and2                           ; out0             ;
; |Stack7_20|SRwPL_stack:SRwPL_stack_inst[5]|mux4_1:mux[6]|and0                           ; |Stack7_20|SRwPL_stack:SRwPL_stack_inst[5]|mux4_1:mux[6]|and0                           ; out0             ;
; |Stack7_20|SRwPL_stack:SRwPL_stack_inst[5]|mux4_1:mux[6]|or0                            ; |Stack7_20|SRwPL_stack:SRwPL_stack_inst[5]|mux4_1:mux[6]|or0                            ; out0             ;
; |Stack7_20|SRwPL_stack:SRwPL_stack_inst[5]|mux4_1:mux[5]|and3                           ; |Stack7_20|SRwPL_stack:SRwPL_stack_inst[5]|mux4_1:mux[5]|and3                           ; out0             ;
; |Stack7_20|SRwPL_stack:SRwPL_stack_inst[5]|mux4_1:mux[5]|and2                           ; |Stack7_20|SRwPL_stack:SRwPL_stack_inst[5]|mux4_1:mux[5]|and2                           ; out0             ;
; |Stack7_20|SRwPL_stack:SRwPL_stack_inst[5]|mux4_1:mux[5]|and0                           ; |Stack7_20|SRwPL_stack:SRwPL_stack_inst[5]|mux4_1:mux[5]|and0                           ; out0             ;
; |Stack7_20|SRwPL_stack:SRwPL_stack_inst[5]|mux4_1:mux[5]|or0                            ; |Stack7_20|SRwPL_stack:SRwPL_stack_inst[5]|mux4_1:mux[5]|or0                            ; out0             ;
; |Stack7_20|SRwPL_stack:SRwPL_stack_inst[5]|mux4_1:mux[4]|and3                           ; |Stack7_20|SRwPL_stack:SRwPL_stack_inst[5]|mux4_1:mux[4]|and3                           ; out0             ;
; |Stack7_20|SRwPL_stack:SRwPL_stack_inst[5]|mux4_1:mux[4]|and2                           ; |Stack7_20|SRwPL_stack:SRwPL_stack_inst[5]|mux4_1:mux[4]|and2                           ; out0             ;
; |Stack7_20|SRwPL_stack:SRwPL_stack_inst[5]|mux4_1:mux[4]|and0                           ; |Stack7_20|SRwPL_stack:SRwPL_stack_inst[5]|mux4_1:mux[4]|and0                           ; out0             ;
; |Stack7_20|SRwPL_stack:SRwPL_stack_inst[5]|mux4_1:mux[4]|or0                            ; |Stack7_20|SRwPL_stack:SRwPL_stack_inst[5]|mux4_1:mux[4]|or0                            ; out0             ;
; |Stack7_20|SRwPL_stack:SRwPL_stack_inst[5]|mux4_1:mux[3]|and3                           ; |Stack7_20|SRwPL_stack:SRwPL_stack_inst[5]|mux4_1:mux[3]|and3                           ; out0             ;
; |Stack7_20|SRwPL_stack:SRwPL_stack_inst[5]|mux4_1:mux[3]|and2                           ; |Stack7_20|SRwPL_stack:SRwPL_stack_inst[5]|mux4_1:mux[3]|and2                           ; out0             ;
; |Stack7_20|SRwPL_stack:SRwPL_stack_inst[5]|mux4_1:mux[3]|and0                           ; |Stack7_20|SRwPL_stack:SRwPL_stack_inst[5]|mux4_1:mux[3]|and0                           ; out0             ;
; |Stack7_20|SRwPL_stack:SRwPL_stack_inst[5]|mux4_1:mux[3]|or0                            ; |Stack7_20|SRwPL_stack:SRwPL_stack_inst[5]|mux4_1:mux[3]|or0                            ; out0             ;
; |Stack7_20|SRwPL_stack:SRwPL_stack_inst[5]|mux4_1:mux[2]|and3                           ; |Stack7_20|SRwPL_stack:SRwPL_stack_inst[5]|mux4_1:mux[2]|and3                           ; out0             ;
; |Stack7_20|SRwPL_stack:SRwPL_stack_inst[5]|mux4_1:mux[2]|and2                           ; |Stack7_20|SRwPL_stack:SRwPL_stack_inst[5]|mux4_1:mux[2]|and2                           ; out0             ;
; |Stack7_20|SRwPL_stack:SRwPL_stack_inst[5]|mux4_1:mux[2]|and0                           ; |Stack7_20|SRwPL_stack:SRwPL_stack_inst[5]|mux4_1:mux[2]|and0                           ; out0             ;
; |Stack7_20|SRwPL_stack:SRwPL_stack_inst[5]|mux4_1:mux[2]|or0                            ; |Stack7_20|SRwPL_stack:SRwPL_stack_inst[5]|mux4_1:mux[2]|or0                            ; out0             ;
; |Stack7_20|SRwPL_stack:SRwPL_stack_inst[5]|mux4_1:mux[1]|and3                           ; |Stack7_20|SRwPL_stack:SRwPL_stack_inst[5]|mux4_1:mux[1]|and3                           ; out0             ;
; |Stack7_20|SRwPL_stack:SRwPL_stack_inst[5]|mux4_1:mux[1]|and2                           ; |Stack7_20|SRwPL_stack:SRwPL_stack_inst[5]|mux4_1:mux[1]|and2                           ; out0             ;
; |Stack7_20|SRwPL_stack:SRwPL_stack_inst[5]|mux4_1:mux[1]|and0                           ; |Stack7_20|SRwPL_stack:SRwPL_stack_inst[5]|mux4_1:mux[1]|and0                           ; out0             ;
; |Stack7_20|SRwPL_stack:SRwPL_stack_inst[5]|mux4_1:mux[1]|or0                            ; |Stack7_20|SRwPL_stack:SRwPL_stack_inst[5]|mux4_1:mux[1]|or0                            ; out0             ;
; |Stack7_20|SRwPL_stack:SRwPL_stack_inst[5]|mux4_1:mux[0]|and3                           ; |Stack7_20|SRwPL_stack:SRwPL_stack_inst[5]|mux4_1:mux[0]|and3                           ; out0             ;
; |Stack7_20|SRwPL_stack:SRwPL_stack_inst[5]|mux4_1:mux[0]|and0                           ; |Stack7_20|SRwPL_stack:SRwPL_stack_inst[5]|mux4_1:mux[0]|and0                           ; out0             ;
; |Stack7_20|SRwPL_stack:SRwPL_stack_inst[5]|mux4_1:mux[0]|or0                            ; |Stack7_20|SRwPL_stack:SRwPL_stack_inst[5]|mux4_1:mux[0]|or0                            ; out0             ;
; |Stack7_20|SRwPL_stack:SRwPL_stack_inst[5]|D_ff:D[7]|nand0                              ; |Stack7_20|SRwPL_stack:SRwPL_stack_inst[5]|D_ff:D[7]|nand0                              ; out0             ;
; |Stack7_20|SRwPL_stack:SRwPL_stack_inst[5]|D_ff:D[7]|nand1                              ; |Stack7_20|SRwPL_stack:SRwPL_stack_inst[5]|D_ff:D[7]|nand1                              ; out0             ;
; |Stack7_20|SRwPL_stack:SRwPL_stack_inst[5]|D_ff:D[7]|nand3                              ; |Stack7_20|SRwPL_stack:SRwPL_stack_inst[5]|D_ff:D[7]|nand3                              ; out0             ;
; |Stack7_20|SRwPL_stack:SRwPL_stack_inst[5]|D_ff:D[7]|nand5                              ; |Stack7_20|SRwPL_stack:SRwPL_stack_inst[5]|D_ff:D[7]|nand5                              ; out0             ;
; |Stack7_20|SRwPL_stack:SRwPL_stack_inst[5]|D_ff:D[6]|nand0                              ; |Stack7_20|SRwPL_stack:SRwPL_stack_inst[5]|D_ff:D[6]|nand0                              ; out0             ;
; |Stack7_20|SRwPL_stack:SRwPL_stack_inst[5]|D_ff:D[6]|nand1                              ; |Stack7_20|SRwPL_stack:SRwPL_stack_inst[5]|D_ff:D[6]|nand1                              ; out0             ;
; |Stack7_20|SRwPL_stack:SRwPL_stack_inst[5]|D_ff:D[6]|nand3                              ; |Stack7_20|SRwPL_stack:SRwPL_stack_inst[5]|D_ff:D[6]|nand3                              ; out0             ;
; |Stack7_20|SRwPL_stack:SRwPL_stack_inst[5]|D_ff:D[6]|nand5                              ; |Stack7_20|SRwPL_stack:SRwPL_stack_inst[5]|D_ff:D[6]|nand5                              ; out0             ;
; |Stack7_20|SRwPL_stack:SRwPL_stack_inst[5]|D_ff:D[5]|nand0                              ; |Stack7_20|SRwPL_stack:SRwPL_stack_inst[5]|D_ff:D[5]|nand0                              ; out0             ;
; |Stack7_20|SRwPL_stack:SRwPL_stack_inst[5]|D_ff:D[5]|nand1                              ; |Stack7_20|SRwPL_stack:SRwPL_stack_inst[5]|D_ff:D[5]|nand1                              ; out0             ;
; |Stack7_20|SRwPL_stack:SRwPL_stack_inst[5]|D_ff:D[5]|nand3                              ; |Stack7_20|SRwPL_stack:SRwPL_stack_inst[5]|D_ff:D[5]|nand3                              ; out0             ;
; |Stack7_20|SRwPL_stack:SRwPL_stack_inst[5]|D_ff:D[5]|nand5                              ; |Stack7_20|SRwPL_stack:SRwPL_stack_inst[5]|D_ff:D[5]|nand5                              ; out0             ;
; |Stack7_20|SRwPL_stack:SRwPL_stack_inst[5]|D_ff:D[4]|nand0                              ; |Stack7_20|SRwPL_stack:SRwPL_stack_inst[5]|D_ff:D[4]|nand0                              ; out0             ;
; |Stack7_20|SRwPL_stack:SRwPL_stack_inst[5]|D_ff:D[4]|nand1                              ; |Stack7_20|SRwPL_stack:SRwPL_stack_inst[5]|D_ff:D[4]|nand1                              ; out0             ;
; |Stack7_20|SRwPL_stack:SRwPL_stack_inst[5]|D_ff:D[4]|nand3                              ; |Stack7_20|SRwPL_stack:SRwPL_stack_inst[5]|D_ff:D[4]|nand3                              ; out0             ;
; |Stack7_20|SRwPL_stack:SRwPL_stack_inst[5]|D_ff:D[4]|nand5                              ; |Stack7_20|SRwPL_stack:SRwPL_stack_inst[5]|D_ff:D[4]|nand5                              ; out0             ;
; |Stack7_20|SRwPL_stack:SRwPL_stack_inst[5]|D_ff:D[3]|nand0                              ; |Stack7_20|SRwPL_stack:SRwPL_stack_inst[5]|D_ff:D[3]|nand0                              ; out0             ;
; |Stack7_20|SRwPL_stack:SRwPL_stack_inst[5]|D_ff:D[3]|nand1                              ; |Stack7_20|SRwPL_stack:SRwPL_stack_inst[5]|D_ff:D[3]|nand1                              ; out0             ;
; |Stack7_20|SRwPL_stack:SRwPL_stack_inst[5]|D_ff:D[3]|nand3                              ; |Stack7_20|SRwPL_stack:SRwPL_stack_inst[5]|D_ff:D[3]|nand3                              ; out0             ;
; |Stack7_20|SRwPL_stack:SRwPL_stack_inst[5]|D_ff:D[3]|nand5                              ; |Stack7_20|SRwPL_stack:SRwPL_stack_inst[5]|D_ff:D[3]|nand5                              ; out0             ;
; |Stack7_20|SRwPL_stack:SRwPL_stack_inst[5]|D_ff:D[2]|nand0                              ; |Stack7_20|SRwPL_stack:SRwPL_stack_inst[5]|D_ff:D[2]|nand0                              ; out0             ;
; |Stack7_20|SRwPL_stack:SRwPL_stack_inst[5]|D_ff:D[2]|nand1                              ; |Stack7_20|SRwPL_stack:SRwPL_stack_inst[5]|D_ff:D[2]|nand1                              ; out0             ;
; |Stack7_20|SRwPL_stack:SRwPL_stack_inst[5]|D_ff:D[2]|nand3                              ; |Stack7_20|SRwPL_stack:SRwPL_stack_inst[5]|D_ff:D[2]|nand3                              ; out0             ;
; |Stack7_20|SRwPL_stack:SRwPL_stack_inst[5]|D_ff:D[2]|nand5                              ; |Stack7_20|SRwPL_stack:SRwPL_stack_inst[5]|D_ff:D[2]|nand5                              ; out0             ;
; |Stack7_20|SRwPL_stack:SRwPL_stack_inst[5]|D_ff:D[1]|nand0                              ; |Stack7_20|SRwPL_stack:SRwPL_stack_inst[5]|D_ff:D[1]|nand0                              ; out0             ;
; |Stack7_20|SRwPL_stack:SRwPL_stack_inst[5]|D_ff:D[1]|nand1                              ; |Stack7_20|SRwPL_stack:SRwPL_stack_inst[5]|D_ff:D[1]|nand1                              ; out0             ;
; |Stack7_20|SRwPL_stack:SRwPL_stack_inst[5]|D_ff:D[1]|nand3                              ; |Stack7_20|SRwPL_stack:SRwPL_stack_inst[5]|D_ff:D[1]|nand3                              ; out0             ;
; |Stack7_20|SRwPL_stack:SRwPL_stack_inst[5]|D_ff:D[1]|nand5                              ; |Stack7_20|SRwPL_stack:SRwPL_stack_inst[5]|D_ff:D[1]|nand5                              ; out0             ;
; |Stack7_20|SRwPL_stack:SRwPL_stack_inst[5]|D_ff:D[0]|nand0                              ; |Stack7_20|SRwPL_stack:SRwPL_stack_inst[5]|D_ff:D[0]|nand0                              ; out0             ;
; |Stack7_20|SRwPL_stack:SRwPL_stack_inst[5]|D_ff:D[0]|nand1                              ; |Stack7_20|SRwPL_stack:SRwPL_stack_inst[5]|D_ff:D[0]|nand1                              ; out0             ;
; |Stack7_20|SRwPL_stack:SRwPL_stack_inst[5]|D_ff:D[0]|nand3                              ; |Stack7_20|SRwPL_stack:SRwPL_stack_inst[5]|D_ff:D[0]|nand3                              ; out0             ;
; |Stack7_20|SRwPL_stack:SRwPL_stack_inst[5]|D_ff:D[0]|nand5                              ; |Stack7_20|SRwPL_stack:SRwPL_stack_inst[5]|D_ff:D[0]|nand5                              ; out0             ;
; |Stack7_20|SRwPL_stack:SRwPL_stack_inst[4]|mux4_1:mux[1]|and2                           ; |Stack7_20|SRwPL_stack:SRwPL_stack_inst[4]|mux4_1:mux[1]|and2                           ; out0             ;
; |Stack7_20|SRwPL_stack:SRwPL_stack_inst[4]|mux4_1:mux[0]|and0                           ; |Stack7_20|SRwPL_stack:SRwPL_stack_inst[4]|mux4_1:mux[0]|and0                           ; out0             ;
; |Stack7_20|SRwPL_stack:SRwPL_stack_inst[4]|D_ff:D[0]|nand0                              ; |Stack7_20|SRwPL_stack:SRwPL_stack_inst[4]|D_ff:D[0]|nand0                              ; out0             ;
; |Stack7_20|SRwPL_stack:SRwPL_stack_inst[4]|D_ff:D[0]|nand1                              ; |Stack7_20|SRwPL_stack:SRwPL_stack_inst[4]|D_ff:D[0]|nand1                              ; out0             ;
; |Stack7_20|SRwPL_stack:SRwPL_stack_inst[4]|D_ff:D[0]|nand3                              ; |Stack7_20|SRwPL_stack:SRwPL_stack_inst[4]|D_ff:D[0]|nand3                              ; out0             ;
; |Stack7_20|SRwPL_stack:SRwPL_stack_inst[4]|D_ff:D[0]|nand5                              ; |Stack7_20|SRwPL_stack:SRwPL_stack_inst[4]|D_ff:D[0]|nand5                              ; out0             ;
; |Stack7_20|SRwPL_stack:SRwPL_stack_inst[3]|mux4_1:mux[3]|and0                           ; |Stack7_20|SRwPL_stack:SRwPL_stack_inst[3]|mux4_1:mux[3]|and0                           ; out0             ;
; |Stack7_20|SRwPL_stack:SRwPL_stack_inst[3]|mux4_1:mux[2]|and0                           ; |Stack7_20|SRwPL_stack:SRwPL_stack_inst[3]|mux4_1:mux[2]|and0                           ; out0             ;
; |Stack7_20|SRwPL_stack:SRwPL_stack_inst[3]|mux4_1:mux[1]|and0                           ; |Stack7_20|SRwPL_stack:SRwPL_stack_inst[3]|mux4_1:mux[1]|and0                           ; out0             ;
; |Stack7_20|SRwPL_stack:SRwPL_stack_inst[2]|mux4_1:mux[1]|and0                           ; |Stack7_20|SRwPL_stack:SRwPL_stack_inst[2]|mux4_1:mux[1]|and0                           ; out0             ;
; |Stack7_20|SRwPL_stack:SRwPL_stack_inst[0]|mux4_1:mux[3]|and0                           ; |Stack7_20|SRwPL_stack:SRwPL_stack_inst[0]|mux4_1:mux[3]|and0                           ; out0             ;
; |Stack7_20|SRwPL_stack:SRwPL_stack_inst[0]|mux4_1:mux[1]|and0                           ; |Stack7_20|SRwPL_stack:SRwPL_stack_inst[0]|mux4_1:mux[1]|and0                           ; out0             ;
+-----------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------+------------------+


The following table displays output ports that do not toggle to 0 during simulation.
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Missing 0-Value Coverage                                                                                                                                                                             ;
+-----------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------+------------------+
; Node Name                                                                               ; Output Port Name                                                                        ; Output Port Type ;
+-----------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------+------------------+
; |Stack7_20|IN[7]                                                                        ; |Stack7_20|IN[7]                                                                        ; out              ;
; |Stack7_20|CounterWithParallelLoad:CounterWithParallelLoad_inst|D_ff:D_ff_inst[7]|nand0 ; |Stack7_20|CounterWithParallelLoad:CounterWithParallelLoad_inst|D_ff:D_ff_inst[7]|nand0 ; out0             ;
; |Stack7_20|CounterWithParallelLoad:CounterWithParallelLoad_inst|D_ff:D_ff_inst[7]|nand1 ; |Stack7_20|CounterWithParallelLoad:CounterWithParallelLoad_inst|D_ff:D_ff_inst[7]|nand1 ; out0             ;
; |Stack7_20|CounterWithParallelLoad:CounterWithParallelLoad_inst|D_ff:D_ff_inst[7]|nand3 ; |Stack7_20|CounterWithParallelLoad:CounterWithParallelLoad_inst|D_ff:D_ff_inst[7]|nand3 ; out0             ;
; |Stack7_20|CounterWithParallelLoad:CounterWithParallelLoad_inst|D_ff:D_ff_inst[7]|nand4 ; |Stack7_20|CounterWithParallelLoad:CounterWithParallelLoad_inst|D_ff:D_ff_inst[7]|nand4 ; out0             ;
; |Stack7_20|CounterWithParallelLoad:CounterWithParallelLoad_inst|D_ff:D_ff_inst[6]|nand0 ; |Stack7_20|CounterWithParallelLoad:CounterWithParallelLoad_inst|D_ff:D_ff_inst[6]|nand0 ; out0             ;
; |Stack7_20|CounterWithParallelLoad:CounterWithParallelLoad_inst|D_ff:D_ff_inst[6]|nand1 ; |Stack7_20|CounterWithParallelLoad:CounterWithParallelLoad_inst|D_ff:D_ff_inst[6]|nand1 ; out0             ;
; |Stack7_20|CounterWithParallelLoad:CounterWithParallelLoad_inst|D_ff:D_ff_inst[6]|nand3 ; |Stack7_20|CounterWithParallelLoad:CounterWithParallelLoad_inst|D_ff:D_ff_inst[6]|nand3 ; out0             ;
; |Stack7_20|CounterWithParallelLoad:CounterWithParallelLoad_inst|D_ff:D_ff_inst[6]|nand4 ; |Stack7_20|CounterWithParallelLoad:CounterWithParallelLoad_inst|D_ff:D_ff_inst[6]|nand4 ; out0             ;
; |Stack7_20|CounterWithParallelLoad:CounterWithParallelLoad_inst|D_ff:D_ff_inst[5]|nand0 ; |Stack7_20|CounterWithParallelLoad:CounterWithParallelLoad_inst|D_ff:D_ff_inst[5]|nand0 ; out0             ;
; |Stack7_20|CounterWithParallelLoad:CounterWithParallelLoad_inst|D_ff:D_ff_inst[5]|nand1 ; |Stack7_20|CounterWithParallelLoad:CounterWithParallelLoad_inst|D_ff:D_ff_inst[5]|nand1 ; out0             ;
; |Stack7_20|CounterWithParallelLoad:CounterWithParallelLoad_inst|D_ff:D_ff_inst[5]|nand3 ; |Stack7_20|CounterWithParallelLoad:CounterWithParallelLoad_inst|D_ff:D_ff_inst[5]|nand3 ; out0             ;
; |Stack7_20|CounterWithParallelLoad:CounterWithParallelLoad_inst|D_ff:D_ff_inst[5]|nand4 ; |Stack7_20|CounterWithParallelLoad:CounterWithParallelLoad_inst|D_ff:D_ff_inst[5]|nand4 ; out0             ;
; |Stack7_20|CounterWithParallelLoad:CounterWithParallelLoad_inst|D_ff:D_ff_inst[4]|nand0 ; |Stack7_20|CounterWithParallelLoad:CounterWithParallelLoad_inst|D_ff:D_ff_inst[4]|nand0 ; out0             ;
; |Stack7_20|CounterWithParallelLoad:CounterWithParallelLoad_inst|D_ff:D_ff_inst[4]|nand1 ; |Stack7_20|CounterWithParallelLoad:CounterWithParallelLoad_inst|D_ff:D_ff_inst[4]|nand1 ; out0             ;
; |Stack7_20|CounterWithParallelLoad:CounterWithParallelLoad_inst|D_ff:D_ff_inst[4]|nand3 ; |Stack7_20|CounterWithParallelLoad:CounterWithParallelLoad_inst|D_ff:D_ff_inst[4]|nand3 ; out0             ;
; |Stack7_20|CounterWithParallelLoad:CounterWithParallelLoad_inst|D_ff:D_ff_inst[4]|nand4 ; |Stack7_20|CounterWithParallelLoad:CounterWithParallelLoad_inst|D_ff:D_ff_inst[4]|nand4 ; out0             ;
; |Stack7_20|CounterWithParallelLoad:CounterWithParallelLoad_inst|HAS:HAS_inst[6]|and1    ; |Stack7_20|CounterWithParallelLoad:CounterWithParallelLoad_inst|HAS:HAS_inst[6]|and1    ; out0             ;
; |Stack7_20|CounterWithParallelLoad:CounterWithParallelLoad_inst|HAS:HAS_inst[5]|and1    ; |Stack7_20|CounterWithParallelLoad:CounterWithParallelLoad_inst|HAS:HAS_inst[5]|and1    ; out0             ;
; |Stack7_20|CounterWithParallelLoad:CounterWithParallelLoad_inst|HAS:HAS_inst[4]|and1    ; |Stack7_20|CounterWithParallelLoad:CounterWithParallelLoad_inst|HAS:HAS_inst[4]|and1    ; out0             ;
; |Stack7_20|SRwPL_stack:SRwPL_stack_inst[7]|mux4_1:mux[7]|and3                           ; |Stack7_20|SRwPL_stack:SRwPL_stack_inst[7]|mux4_1:mux[7]|and3                           ; out0             ;
; |Stack7_20|SRwPL_stack:SRwPL_stack_inst[7]|mux4_1:mux[7]|and2                           ; |Stack7_20|SRwPL_stack:SRwPL_stack_inst[7]|mux4_1:mux[7]|and2                           ; out0             ;
; |Stack7_20|SRwPL_stack:SRwPL_stack_inst[7]|mux4_1:mux[7]|and0                           ; |Stack7_20|SRwPL_stack:SRwPL_stack_inst[7]|mux4_1:mux[7]|and0                           ; out0             ;
; |Stack7_20|SRwPL_stack:SRwPL_stack_inst[7]|mux4_1:mux[7]|or0                            ; |Stack7_20|SRwPL_stack:SRwPL_stack_inst[7]|mux4_1:mux[7]|or0                            ; out0             ;
; |Stack7_20|SRwPL_stack:SRwPL_stack_inst[7]|mux4_1:mux[6]|and3                           ; |Stack7_20|SRwPL_stack:SRwPL_stack_inst[7]|mux4_1:mux[6]|and3                           ; out0             ;
; |Stack7_20|SRwPL_stack:SRwPL_stack_inst[7]|mux4_1:mux[6]|and2                           ; |Stack7_20|SRwPL_stack:SRwPL_stack_inst[7]|mux4_1:mux[6]|and2                           ; out0             ;
; |Stack7_20|SRwPL_stack:SRwPL_stack_inst[7]|mux4_1:mux[6]|and0                           ; |Stack7_20|SRwPL_stack:SRwPL_stack_inst[7]|mux4_1:mux[6]|and0                           ; out0             ;
; |Stack7_20|SRwPL_stack:SRwPL_stack_inst[7]|mux4_1:mux[6]|or0                            ; |Stack7_20|SRwPL_stack:SRwPL_stack_inst[7]|mux4_1:mux[6]|or0                            ; out0             ;
; |Stack7_20|SRwPL_stack:SRwPL_stack_inst[7]|mux4_1:mux[5]|and3                           ; |Stack7_20|SRwPL_stack:SRwPL_stack_inst[7]|mux4_1:mux[5]|and3                           ; out0             ;
; |Stack7_20|SRwPL_stack:SRwPL_stack_inst[7]|mux4_1:mux[5]|and2                           ; |Stack7_20|SRwPL_stack:SRwPL_stack_inst[7]|mux4_1:mux[5]|and2                           ; out0             ;
; |Stack7_20|SRwPL_stack:SRwPL_stack_inst[7]|mux4_1:mux[5]|and0                           ; |Stack7_20|SRwPL_stack:SRwPL_stack_inst[7]|mux4_1:mux[5]|and0                           ; out0             ;
; |Stack7_20|SRwPL_stack:SRwPL_stack_inst[7]|mux4_1:mux[5]|or0                            ; |Stack7_20|SRwPL_stack:SRwPL_stack_inst[7]|mux4_1:mux[5]|or0                            ; out0             ;
; |Stack7_20|SRwPL_stack:SRwPL_stack_inst[7]|mux4_1:mux[4]|and3                           ; |Stack7_20|SRwPL_stack:SRwPL_stack_inst[7]|mux4_1:mux[4]|and3                           ; out0             ;
; |Stack7_20|SRwPL_stack:SRwPL_stack_inst[7]|mux4_1:mux[4]|and2                           ; |Stack7_20|SRwPL_stack:SRwPL_stack_inst[7]|mux4_1:mux[4]|and2                           ; out0             ;
; |Stack7_20|SRwPL_stack:SRwPL_stack_inst[7]|mux4_1:mux[4]|and0                           ; |Stack7_20|SRwPL_stack:SRwPL_stack_inst[7]|mux4_1:mux[4]|and0                           ; out0             ;
; |Stack7_20|SRwPL_stack:SRwPL_stack_inst[7]|mux4_1:mux[4]|or0                            ; |Stack7_20|SRwPL_stack:SRwPL_stack_inst[7]|mux4_1:mux[4]|or0                            ; out0             ;
; |Stack7_20|SRwPL_stack:SRwPL_stack_inst[7]|mux4_1:mux[3]|and3                           ; |Stack7_20|SRwPL_stack:SRwPL_stack_inst[7]|mux4_1:mux[3]|and3                           ; out0             ;
; |Stack7_20|SRwPL_stack:SRwPL_stack_inst[7]|mux4_1:mux[3]|and2                           ; |Stack7_20|SRwPL_stack:SRwPL_stack_inst[7]|mux4_1:mux[3]|and2                           ; out0             ;
; |Stack7_20|SRwPL_stack:SRwPL_stack_inst[7]|mux4_1:mux[3]|and0                           ; |Stack7_20|SRwPL_stack:SRwPL_stack_inst[7]|mux4_1:mux[3]|and0                           ; out0             ;
; |Stack7_20|SRwPL_stack:SRwPL_stack_inst[7]|mux4_1:mux[3]|or0                            ; |Stack7_20|SRwPL_stack:SRwPL_stack_inst[7]|mux4_1:mux[3]|or0                            ; out0             ;
; |Stack7_20|SRwPL_stack:SRwPL_stack_inst[7]|mux4_1:mux[2]|and3                           ; |Stack7_20|SRwPL_stack:SRwPL_stack_inst[7]|mux4_1:mux[2]|and3                           ; out0             ;
; |Stack7_20|SRwPL_stack:SRwPL_stack_inst[7]|mux4_1:mux[2]|and2                           ; |Stack7_20|SRwPL_stack:SRwPL_stack_inst[7]|mux4_1:mux[2]|and2                           ; out0             ;
; |Stack7_20|SRwPL_stack:SRwPL_stack_inst[7]|mux4_1:mux[2]|and0                           ; |Stack7_20|SRwPL_stack:SRwPL_stack_inst[7]|mux4_1:mux[2]|and0                           ; out0             ;
; |Stack7_20|SRwPL_stack:SRwPL_stack_inst[7]|mux4_1:mux[2]|or0                            ; |Stack7_20|SRwPL_stack:SRwPL_stack_inst[7]|mux4_1:mux[2]|or0                            ; out0             ;
; |Stack7_20|SRwPL_stack:SRwPL_stack_inst[7]|mux4_1:mux[1]|and3                           ; |Stack7_20|SRwPL_stack:SRwPL_stack_inst[7]|mux4_1:mux[1]|and3                           ; out0             ;
; |Stack7_20|SRwPL_stack:SRwPL_stack_inst[7]|mux4_1:mux[1]|and2                           ; |Stack7_20|SRwPL_stack:SRwPL_stack_inst[7]|mux4_1:mux[1]|and2                           ; out0             ;
; |Stack7_20|SRwPL_stack:SRwPL_stack_inst[7]|mux4_1:mux[1]|and0                           ; |Stack7_20|SRwPL_stack:SRwPL_stack_inst[7]|mux4_1:mux[1]|and0                           ; out0             ;
; |Stack7_20|SRwPL_stack:SRwPL_stack_inst[7]|mux4_1:mux[1]|or0                            ; |Stack7_20|SRwPL_stack:SRwPL_stack_inst[7]|mux4_1:mux[1]|or0                            ; out0             ;
; |Stack7_20|SRwPL_stack:SRwPL_stack_inst[7]|mux4_1:mux[0]|and3                           ; |Stack7_20|SRwPL_stack:SRwPL_stack_inst[7]|mux4_1:mux[0]|and3                           ; out0             ;
; |Stack7_20|SRwPL_stack:SRwPL_stack_inst[7]|mux4_1:mux[0]|and0                           ; |Stack7_20|SRwPL_stack:SRwPL_stack_inst[7]|mux4_1:mux[0]|and0                           ; out0             ;
; |Stack7_20|SRwPL_stack:SRwPL_stack_inst[7]|mux4_1:mux[0]|or0                            ; |Stack7_20|SRwPL_stack:SRwPL_stack_inst[7]|mux4_1:mux[0]|or0                            ; out0             ;
; |Stack7_20|SRwPL_stack:SRwPL_stack_inst[7]|D_ff:D[7]|nand0                              ; |Stack7_20|SRwPL_stack:SRwPL_stack_inst[7]|D_ff:D[7]|nand0                              ; out0             ;
; |Stack7_20|SRwPL_stack:SRwPL_stack_inst[7]|D_ff:D[7]|nand1                              ; |Stack7_20|SRwPL_stack:SRwPL_stack_inst[7]|D_ff:D[7]|nand1                              ; out0             ;
; |Stack7_20|SRwPL_stack:SRwPL_stack_inst[7]|D_ff:D[7]|nand3                              ; |Stack7_20|SRwPL_stack:SRwPL_stack_inst[7]|D_ff:D[7]|nand3                              ; out0             ;
; |Stack7_20|SRwPL_stack:SRwPL_stack_inst[7]|D_ff:D[7]|nand4                              ; |Stack7_20|SRwPL_stack:SRwPL_stack_inst[7]|D_ff:D[7]|nand4                              ; out0             ;
; |Stack7_20|SRwPL_stack:SRwPL_stack_inst[7]|D_ff:D[6]|nand0                              ; |Stack7_20|SRwPL_stack:SRwPL_stack_inst[7]|D_ff:D[6]|nand0                              ; out0             ;
; |Stack7_20|SRwPL_stack:SRwPL_stack_inst[7]|D_ff:D[6]|nand1                              ; |Stack7_20|SRwPL_stack:SRwPL_stack_inst[7]|D_ff:D[6]|nand1                              ; out0             ;
; |Stack7_20|SRwPL_stack:SRwPL_stack_inst[7]|D_ff:D[6]|nand3                              ; |Stack7_20|SRwPL_stack:SRwPL_stack_inst[7]|D_ff:D[6]|nand3                              ; out0             ;
; |Stack7_20|SRwPL_stack:SRwPL_stack_inst[7]|D_ff:D[6]|nand4                              ; |Stack7_20|SRwPL_stack:SRwPL_stack_inst[7]|D_ff:D[6]|nand4                              ; out0             ;
; |Stack7_20|SRwPL_stack:SRwPL_stack_inst[7]|D_ff:D[5]|nand0                              ; |Stack7_20|SRwPL_stack:SRwPL_stack_inst[7]|D_ff:D[5]|nand0                              ; out0             ;
; |Stack7_20|SRwPL_stack:SRwPL_stack_inst[7]|D_ff:D[5]|nand1                              ; |Stack7_20|SRwPL_stack:SRwPL_stack_inst[7]|D_ff:D[5]|nand1                              ; out0             ;
; |Stack7_20|SRwPL_stack:SRwPL_stack_inst[7]|D_ff:D[5]|nand3                              ; |Stack7_20|SRwPL_stack:SRwPL_stack_inst[7]|D_ff:D[5]|nand3                              ; out0             ;
; |Stack7_20|SRwPL_stack:SRwPL_stack_inst[7]|D_ff:D[5]|nand4                              ; |Stack7_20|SRwPL_stack:SRwPL_stack_inst[7]|D_ff:D[5]|nand4                              ; out0             ;
; |Stack7_20|SRwPL_stack:SRwPL_stack_inst[7]|D_ff:D[4]|nand0                              ; |Stack7_20|SRwPL_stack:SRwPL_stack_inst[7]|D_ff:D[4]|nand0                              ; out0             ;
; |Stack7_20|SRwPL_stack:SRwPL_stack_inst[7]|D_ff:D[4]|nand1                              ; |Stack7_20|SRwPL_stack:SRwPL_stack_inst[7]|D_ff:D[4]|nand1                              ; out0             ;
; |Stack7_20|SRwPL_stack:SRwPL_stack_inst[7]|D_ff:D[4]|nand3                              ; |Stack7_20|SRwPL_stack:SRwPL_stack_inst[7]|D_ff:D[4]|nand3                              ; out0             ;
; |Stack7_20|SRwPL_stack:SRwPL_stack_inst[7]|D_ff:D[4]|nand4                              ; |Stack7_20|SRwPL_stack:SRwPL_stack_inst[7]|D_ff:D[4]|nand4                              ; out0             ;
; |Stack7_20|SRwPL_stack:SRwPL_stack_inst[7]|D_ff:D[3]|nand0                              ; |Stack7_20|SRwPL_stack:SRwPL_stack_inst[7]|D_ff:D[3]|nand0                              ; out0             ;
; |Stack7_20|SRwPL_stack:SRwPL_stack_inst[7]|D_ff:D[3]|nand1                              ; |Stack7_20|SRwPL_stack:SRwPL_stack_inst[7]|D_ff:D[3]|nand1                              ; out0             ;
; |Stack7_20|SRwPL_stack:SRwPL_stack_inst[7]|D_ff:D[3]|nand3                              ; |Stack7_20|SRwPL_stack:SRwPL_stack_inst[7]|D_ff:D[3]|nand3                              ; out0             ;
; |Stack7_20|SRwPL_stack:SRwPL_stack_inst[7]|D_ff:D[3]|nand4                              ; |Stack7_20|SRwPL_stack:SRwPL_stack_inst[7]|D_ff:D[3]|nand4                              ; out0             ;
; |Stack7_20|SRwPL_stack:SRwPL_stack_inst[7]|D_ff:D[2]|nand0                              ; |Stack7_20|SRwPL_stack:SRwPL_stack_inst[7]|D_ff:D[2]|nand0                              ; out0             ;
; |Stack7_20|SRwPL_stack:SRwPL_stack_inst[7]|D_ff:D[2]|nand1                              ; |Stack7_20|SRwPL_stack:SRwPL_stack_inst[7]|D_ff:D[2]|nand1                              ; out0             ;
; |Stack7_20|SRwPL_stack:SRwPL_stack_inst[7]|D_ff:D[2]|nand3                              ; |Stack7_20|SRwPL_stack:SRwPL_stack_inst[7]|D_ff:D[2]|nand3                              ; out0             ;
; |Stack7_20|SRwPL_stack:SRwPL_stack_inst[7]|D_ff:D[2]|nand4                              ; |Stack7_20|SRwPL_stack:SRwPL_stack_inst[7]|D_ff:D[2]|nand4                              ; out0             ;
; |Stack7_20|SRwPL_stack:SRwPL_stack_inst[7]|D_ff:D[1]|nand0                              ; |Stack7_20|SRwPL_stack:SRwPL_stack_inst[7]|D_ff:D[1]|nand0                              ; out0             ;
; |Stack7_20|SRwPL_stack:SRwPL_stack_inst[7]|D_ff:D[1]|nand1                              ; |Stack7_20|SRwPL_stack:SRwPL_stack_inst[7]|D_ff:D[1]|nand1                              ; out0             ;
; |Stack7_20|SRwPL_stack:SRwPL_stack_inst[7]|D_ff:D[1]|nand3                              ; |Stack7_20|SRwPL_stack:SRwPL_stack_inst[7]|D_ff:D[1]|nand3                              ; out0             ;
; |Stack7_20|SRwPL_stack:SRwPL_stack_inst[7]|D_ff:D[1]|nand4                              ; |Stack7_20|SRwPL_stack:SRwPL_stack_inst[7]|D_ff:D[1]|nand4                              ; out0             ;
; |Stack7_20|SRwPL_stack:SRwPL_stack_inst[7]|D_ff:D[0]|nand0                              ; |Stack7_20|SRwPL_stack:SRwPL_stack_inst[7]|D_ff:D[0]|nand0                              ; out0             ;
; |Stack7_20|SRwPL_stack:SRwPL_stack_inst[7]|D_ff:D[0]|nand1                              ; |Stack7_20|SRwPL_stack:SRwPL_stack_inst[7]|D_ff:D[0]|nand1                              ; out0             ;
; |Stack7_20|SRwPL_stack:SRwPL_stack_inst[7]|D_ff:D[0]|nand3                              ; |Stack7_20|SRwPL_stack:SRwPL_stack_inst[7]|D_ff:D[0]|nand3                              ; out0             ;
; |Stack7_20|SRwPL_stack:SRwPL_stack_inst[7]|D_ff:D[0]|nand4                              ; |Stack7_20|SRwPL_stack:SRwPL_stack_inst[7]|D_ff:D[0]|nand4                              ; out0             ;
; |Stack7_20|SRwPL_stack:SRwPL_stack_inst[6]|mux4_1:mux[7]|and3                           ; |Stack7_20|SRwPL_stack:SRwPL_stack_inst[6]|mux4_1:mux[7]|and3                           ; out0             ;
; |Stack7_20|SRwPL_stack:SRwPL_stack_inst[6]|mux4_1:mux[7]|and2                           ; |Stack7_20|SRwPL_stack:SRwPL_stack_inst[6]|mux4_1:mux[7]|and2                           ; out0             ;
; |Stack7_20|SRwPL_stack:SRwPL_stack_inst[6]|mux4_1:mux[7]|and0                           ; |Stack7_20|SRwPL_stack:SRwPL_stack_inst[6]|mux4_1:mux[7]|and0                           ; out0             ;
; |Stack7_20|SRwPL_stack:SRwPL_stack_inst[6]|mux4_1:mux[7]|or0                            ; |Stack7_20|SRwPL_stack:SRwPL_stack_inst[6]|mux4_1:mux[7]|or0                            ; out0             ;
; |Stack7_20|SRwPL_stack:SRwPL_stack_inst[6]|mux4_1:mux[6]|and3                           ; |Stack7_20|SRwPL_stack:SRwPL_stack_inst[6]|mux4_1:mux[6]|and3                           ; out0             ;
; |Stack7_20|SRwPL_stack:SRwPL_stack_inst[6]|mux4_1:mux[6]|and2                           ; |Stack7_20|SRwPL_stack:SRwPL_stack_inst[6]|mux4_1:mux[6]|and2                           ; out0             ;
; |Stack7_20|SRwPL_stack:SRwPL_stack_inst[6]|mux4_1:mux[6]|and0                           ; |Stack7_20|SRwPL_stack:SRwPL_stack_inst[6]|mux4_1:mux[6]|and0                           ; out0             ;
; |Stack7_20|SRwPL_stack:SRwPL_stack_inst[6]|mux4_1:mux[6]|or0                            ; |Stack7_20|SRwPL_stack:SRwPL_stack_inst[6]|mux4_1:mux[6]|or0                            ; out0             ;
; |Stack7_20|SRwPL_stack:SRwPL_stack_inst[6]|mux4_1:mux[5]|and3                           ; |Stack7_20|SRwPL_stack:SRwPL_stack_inst[6]|mux4_1:mux[5]|and3                           ; out0             ;
; |Stack7_20|SRwPL_stack:SRwPL_stack_inst[6]|mux4_1:mux[5]|and2                           ; |Stack7_20|SRwPL_stack:SRwPL_stack_inst[6]|mux4_1:mux[5]|and2                           ; out0             ;
; |Stack7_20|SRwPL_stack:SRwPL_stack_inst[6]|mux4_1:mux[5]|and0                           ; |Stack7_20|SRwPL_stack:SRwPL_stack_inst[6]|mux4_1:mux[5]|and0                           ; out0             ;
; |Stack7_20|SRwPL_stack:SRwPL_stack_inst[6]|mux4_1:mux[5]|or0                            ; |Stack7_20|SRwPL_stack:SRwPL_stack_inst[6]|mux4_1:mux[5]|or0                            ; out0             ;
; |Stack7_20|SRwPL_stack:SRwPL_stack_inst[6]|mux4_1:mux[4]|and3                           ; |Stack7_20|SRwPL_stack:SRwPL_stack_inst[6]|mux4_1:mux[4]|and3                           ; out0             ;
; |Stack7_20|SRwPL_stack:SRwPL_stack_inst[6]|mux4_1:mux[4]|and2                           ; |Stack7_20|SRwPL_stack:SRwPL_stack_inst[6]|mux4_1:mux[4]|and2                           ; out0             ;
; |Stack7_20|SRwPL_stack:SRwPL_stack_inst[6]|mux4_1:mux[4]|and0                           ; |Stack7_20|SRwPL_stack:SRwPL_stack_inst[6]|mux4_1:mux[4]|and0                           ; out0             ;
; |Stack7_20|SRwPL_stack:SRwPL_stack_inst[6]|mux4_1:mux[4]|or0                            ; |Stack7_20|SRwPL_stack:SRwPL_stack_inst[6]|mux4_1:mux[4]|or0                            ; out0             ;
; |Stack7_20|SRwPL_stack:SRwPL_stack_inst[6]|mux4_1:mux[3]|and3                           ; |Stack7_20|SRwPL_stack:SRwPL_stack_inst[6]|mux4_1:mux[3]|and3                           ; out0             ;
; |Stack7_20|SRwPL_stack:SRwPL_stack_inst[6]|mux4_1:mux[3]|and2                           ; |Stack7_20|SRwPL_stack:SRwPL_stack_inst[6]|mux4_1:mux[3]|and2                           ; out0             ;
; |Stack7_20|SRwPL_stack:SRwPL_stack_inst[6]|mux4_1:mux[3]|and0                           ; |Stack7_20|SRwPL_stack:SRwPL_stack_inst[6]|mux4_1:mux[3]|and0                           ; out0             ;
; |Stack7_20|SRwPL_stack:SRwPL_stack_inst[6]|mux4_1:mux[3]|or0                            ; |Stack7_20|SRwPL_stack:SRwPL_stack_inst[6]|mux4_1:mux[3]|or0                            ; out0             ;
; |Stack7_20|SRwPL_stack:SRwPL_stack_inst[6]|mux4_1:mux[2]|and3                           ; |Stack7_20|SRwPL_stack:SRwPL_stack_inst[6]|mux4_1:mux[2]|and3                           ; out0             ;
; |Stack7_20|SRwPL_stack:SRwPL_stack_inst[6]|mux4_1:mux[2]|and2                           ; |Stack7_20|SRwPL_stack:SRwPL_stack_inst[6]|mux4_1:mux[2]|and2                           ; out0             ;
; |Stack7_20|SRwPL_stack:SRwPL_stack_inst[6]|mux4_1:mux[2]|and0                           ; |Stack7_20|SRwPL_stack:SRwPL_stack_inst[6]|mux4_1:mux[2]|and0                           ; out0             ;
; |Stack7_20|SRwPL_stack:SRwPL_stack_inst[6]|mux4_1:mux[2]|or0                            ; |Stack7_20|SRwPL_stack:SRwPL_stack_inst[6]|mux4_1:mux[2]|or0                            ; out0             ;
; |Stack7_20|SRwPL_stack:SRwPL_stack_inst[6]|mux4_1:mux[1]|and3                           ; |Stack7_20|SRwPL_stack:SRwPL_stack_inst[6]|mux4_1:mux[1]|and3                           ; out0             ;
; |Stack7_20|SRwPL_stack:SRwPL_stack_inst[6]|mux4_1:mux[1]|and2                           ; |Stack7_20|SRwPL_stack:SRwPL_stack_inst[6]|mux4_1:mux[1]|and2                           ; out0             ;
; |Stack7_20|SRwPL_stack:SRwPL_stack_inst[6]|mux4_1:mux[1]|and0                           ; |Stack7_20|SRwPL_stack:SRwPL_stack_inst[6]|mux4_1:mux[1]|and0                           ; out0             ;
; |Stack7_20|SRwPL_stack:SRwPL_stack_inst[6]|mux4_1:mux[1]|or0                            ; |Stack7_20|SRwPL_stack:SRwPL_stack_inst[6]|mux4_1:mux[1]|or0                            ; out0             ;
; |Stack7_20|SRwPL_stack:SRwPL_stack_inst[6]|mux4_1:mux[0]|and3                           ; |Stack7_20|SRwPL_stack:SRwPL_stack_inst[6]|mux4_1:mux[0]|and3                           ; out0             ;
; |Stack7_20|SRwPL_stack:SRwPL_stack_inst[6]|mux4_1:mux[0]|and0                           ; |Stack7_20|SRwPL_stack:SRwPL_stack_inst[6]|mux4_1:mux[0]|and0                           ; out0             ;
; |Stack7_20|SRwPL_stack:SRwPL_stack_inst[6]|mux4_1:mux[0]|or0                            ; |Stack7_20|SRwPL_stack:SRwPL_stack_inst[6]|mux4_1:mux[0]|or0                            ; out0             ;
; |Stack7_20|SRwPL_stack:SRwPL_stack_inst[6]|D_ff:D[7]|nand0                              ; |Stack7_20|SRwPL_stack:SRwPL_stack_inst[6]|D_ff:D[7]|nand0                              ; out0             ;
; |Stack7_20|SRwPL_stack:SRwPL_stack_inst[6]|D_ff:D[7]|nand1                              ; |Stack7_20|SRwPL_stack:SRwPL_stack_inst[6]|D_ff:D[7]|nand1                              ; out0             ;
; |Stack7_20|SRwPL_stack:SRwPL_stack_inst[6]|D_ff:D[7]|nand3                              ; |Stack7_20|SRwPL_stack:SRwPL_stack_inst[6]|D_ff:D[7]|nand3                              ; out0             ;
; |Stack7_20|SRwPL_stack:SRwPL_stack_inst[6]|D_ff:D[7]|nand4                              ; |Stack7_20|SRwPL_stack:SRwPL_stack_inst[6]|D_ff:D[7]|nand4                              ; out0             ;
; |Stack7_20|SRwPL_stack:SRwPL_stack_inst[6]|D_ff:D[6]|nand0                              ; |Stack7_20|SRwPL_stack:SRwPL_stack_inst[6]|D_ff:D[6]|nand0                              ; out0             ;
; |Stack7_20|SRwPL_stack:SRwPL_stack_inst[6]|D_ff:D[6]|nand1                              ; |Stack7_20|SRwPL_stack:SRwPL_stack_inst[6]|D_ff:D[6]|nand1                              ; out0             ;
; |Stack7_20|SRwPL_stack:SRwPL_stack_inst[6]|D_ff:D[6]|nand3                              ; |Stack7_20|SRwPL_stack:SRwPL_stack_inst[6]|D_ff:D[6]|nand3                              ; out0             ;
; |Stack7_20|SRwPL_stack:SRwPL_stack_inst[6]|D_ff:D[6]|nand4                              ; |Stack7_20|SRwPL_stack:SRwPL_stack_inst[6]|D_ff:D[6]|nand4                              ; out0             ;
; |Stack7_20|SRwPL_stack:SRwPL_stack_inst[6]|D_ff:D[5]|nand0                              ; |Stack7_20|SRwPL_stack:SRwPL_stack_inst[6]|D_ff:D[5]|nand0                              ; out0             ;
; |Stack7_20|SRwPL_stack:SRwPL_stack_inst[6]|D_ff:D[5]|nand1                              ; |Stack7_20|SRwPL_stack:SRwPL_stack_inst[6]|D_ff:D[5]|nand1                              ; out0             ;
; |Stack7_20|SRwPL_stack:SRwPL_stack_inst[6]|D_ff:D[5]|nand3                              ; |Stack7_20|SRwPL_stack:SRwPL_stack_inst[6]|D_ff:D[5]|nand3                              ; out0             ;
; |Stack7_20|SRwPL_stack:SRwPL_stack_inst[6]|D_ff:D[5]|nand4                              ; |Stack7_20|SRwPL_stack:SRwPL_stack_inst[6]|D_ff:D[5]|nand4                              ; out0             ;
; |Stack7_20|SRwPL_stack:SRwPL_stack_inst[6]|D_ff:D[4]|nand0                              ; |Stack7_20|SRwPL_stack:SRwPL_stack_inst[6]|D_ff:D[4]|nand0                              ; out0             ;
; |Stack7_20|SRwPL_stack:SRwPL_stack_inst[6]|D_ff:D[4]|nand1                              ; |Stack7_20|SRwPL_stack:SRwPL_stack_inst[6]|D_ff:D[4]|nand1                              ; out0             ;
; |Stack7_20|SRwPL_stack:SRwPL_stack_inst[6]|D_ff:D[4]|nand3                              ; |Stack7_20|SRwPL_stack:SRwPL_stack_inst[6]|D_ff:D[4]|nand3                              ; out0             ;
; |Stack7_20|SRwPL_stack:SRwPL_stack_inst[6]|D_ff:D[4]|nand4                              ; |Stack7_20|SRwPL_stack:SRwPL_stack_inst[6]|D_ff:D[4]|nand4                              ; out0             ;
; |Stack7_20|SRwPL_stack:SRwPL_stack_inst[6]|D_ff:D[3]|nand0                              ; |Stack7_20|SRwPL_stack:SRwPL_stack_inst[6]|D_ff:D[3]|nand0                              ; out0             ;
; |Stack7_20|SRwPL_stack:SRwPL_stack_inst[6]|D_ff:D[3]|nand1                              ; |Stack7_20|SRwPL_stack:SRwPL_stack_inst[6]|D_ff:D[3]|nand1                              ; out0             ;
; |Stack7_20|SRwPL_stack:SRwPL_stack_inst[6]|D_ff:D[3]|nand3                              ; |Stack7_20|SRwPL_stack:SRwPL_stack_inst[6]|D_ff:D[3]|nand3                              ; out0             ;
; |Stack7_20|SRwPL_stack:SRwPL_stack_inst[6]|D_ff:D[3]|nand4                              ; |Stack7_20|SRwPL_stack:SRwPL_stack_inst[6]|D_ff:D[3]|nand4                              ; out0             ;
; |Stack7_20|SRwPL_stack:SRwPL_stack_inst[6]|D_ff:D[2]|nand0                              ; |Stack7_20|SRwPL_stack:SRwPL_stack_inst[6]|D_ff:D[2]|nand0                              ; out0             ;
; |Stack7_20|SRwPL_stack:SRwPL_stack_inst[6]|D_ff:D[2]|nand1                              ; |Stack7_20|SRwPL_stack:SRwPL_stack_inst[6]|D_ff:D[2]|nand1                              ; out0             ;
; |Stack7_20|SRwPL_stack:SRwPL_stack_inst[6]|D_ff:D[2]|nand3                              ; |Stack7_20|SRwPL_stack:SRwPL_stack_inst[6]|D_ff:D[2]|nand3                              ; out0             ;
; |Stack7_20|SRwPL_stack:SRwPL_stack_inst[6]|D_ff:D[2]|nand4                              ; |Stack7_20|SRwPL_stack:SRwPL_stack_inst[6]|D_ff:D[2]|nand4                              ; out0             ;
; |Stack7_20|SRwPL_stack:SRwPL_stack_inst[6]|D_ff:D[1]|nand0                              ; |Stack7_20|SRwPL_stack:SRwPL_stack_inst[6]|D_ff:D[1]|nand0                              ; out0             ;
; |Stack7_20|SRwPL_stack:SRwPL_stack_inst[6]|D_ff:D[1]|nand1                              ; |Stack7_20|SRwPL_stack:SRwPL_stack_inst[6]|D_ff:D[1]|nand1                              ; out0             ;
; |Stack7_20|SRwPL_stack:SRwPL_stack_inst[6]|D_ff:D[1]|nand3                              ; |Stack7_20|SRwPL_stack:SRwPL_stack_inst[6]|D_ff:D[1]|nand3                              ; out0             ;
; |Stack7_20|SRwPL_stack:SRwPL_stack_inst[6]|D_ff:D[1]|nand4                              ; |Stack7_20|SRwPL_stack:SRwPL_stack_inst[6]|D_ff:D[1]|nand4                              ; out0             ;
; |Stack7_20|SRwPL_stack:SRwPL_stack_inst[6]|D_ff:D[0]|nand0                              ; |Stack7_20|SRwPL_stack:SRwPL_stack_inst[6]|D_ff:D[0]|nand0                              ; out0             ;
; |Stack7_20|SRwPL_stack:SRwPL_stack_inst[6]|D_ff:D[0]|nand1                              ; |Stack7_20|SRwPL_stack:SRwPL_stack_inst[6]|D_ff:D[0]|nand1                              ; out0             ;
; |Stack7_20|SRwPL_stack:SRwPL_stack_inst[6]|D_ff:D[0]|nand3                              ; |Stack7_20|SRwPL_stack:SRwPL_stack_inst[6]|D_ff:D[0]|nand3                              ; out0             ;
; |Stack7_20|SRwPL_stack:SRwPL_stack_inst[6]|D_ff:D[0]|nand4                              ; |Stack7_20|SRwPL_stack:SRwPL_stack_inst[6]|D_ff:D[0]|nand4                              ; out0             ;
; |Stack7_20|SRwPL_stack:SRwPL_stack_inst[5]|mux4_1:mux[7]|and3                           ; |Stack7_20|SRwPL_stack:SRwPL_stack_inst[5]|mux4_1:mux[7]|and3                           ; out0             ;
; |Stack7_20|SRwPL_stack:SRwPL_stack_inst[5]|mux4_1:mux[7]|and2                           ; |Stack7_20|SRwPL_stack:SRwPL_stack_inst[5]|mux4_1:mux[7]|and2                           ; out0             ;
; |Stack7_20|SRwPL_stack:SRwPL_stack_inst[5]|mux4_1:mux[7]|and0                           ; |Stack7_20|SRwPL_stack:SRwPL_stack_inst[5]|mux4_1:mux[7]|and0                           ; out0             ;
; |Stack7_20|SRwPL_stack:SRwPL_stack_inst[5]|mux4_1:mux[7]|or0                            ; |Stack7_20|SRwPL_stack:SRwPL_stack_inst[5]|mux4_1:mux[7]|or0                            ; out0             ;
; |Stack7_20|SRwPL_stack:SRwPL_stack_inst[5]|mux4_1:mux[6]|and3                           ; |Stack7_20|SRwPL_stack:SRwPL_stack_inst[5]|mux4_1:mux[6]|and3                           ; out0             ;
; |Stack7_20|SRwPL_stack:SRwPL_stack_inst[5]|mux4_1:mux[6]|and2                           ; |Stack7_20|SRwPL_stack:SRwPL_stack_inst[5]|mux4_1:mux[6]|and2                           ; out0             ;
; |Stack7_20|SRwPL_stack:SRwPL_stack_inst[5]|mux4_1:mux[6]|and0                           ; |Stack7_20|SRwPL_stack:SRwPL_stack_inst[5]|mux4_1:mux[6]|and0                           ; out0             ;
; |Stack7_20|SRwPL_stack:SRwPL_stack_inst[5]|mux4_1:mux[6]|or0                            ; |Stack7_20|SRwPL_stack:SRwPL_stack_inst[5]|mux4_1:mux[6]|or0                            ; out0             ;
; |Stack7_20|SRwPL_stack:SRwPL_stack_inst[5]|mux4_1:mux[5]|and3                           ; |Stack7_20|SRwPL_stack:SRwPL_stack_inst[5]|mux4_1:mux[5]|and3                           ; out0             ;
; |Stack7_20|SRwPL_stack:SRwPL_stack_inst[5]|mux4_1:mux[5]|and2                           ; |Stack7_20|SRwPL_stack:SRwPL_stack_inst[5]|mux4_1:mux[5]|and2                           ; out0             ;
; |Stack7_20|SRwPL_stack:SRwPL_stack_inst[5]|mux4_1:mux[5]|and0                           ; |Stack7_20|SRwPL_stack:SRwPL_stack_inst[5]|mux4_1:mux[5]|and0                           ; out0             ;
; |Stack7_20|SRwPL_stack:SRwPL_stack_inst[5]|mux4_1:mux[5]|or0                            ; |Stack7_20|SRwPL_stack:SRwPL_stack_inst[5]|mux4_1:mux[5]|or0                            ; out0             ;
; |Stack7_20|SRwPL_stack:SRwPL_stack_inst[5]|mux4_1:mux[4]|and3                           ; |Stack7_20|SRwPL_stack:SRwPL_stack_inst[5]|mux4_1:mux[4]|and3                           ; out0             ;
; |Stack7_20|SRwPL_stack:SRwPL_stack_inst[5]|mux4_1:mux[4]|and2                           ; |Stack7_20|SRwPL_stack:SRwPL_stack_inst[5]|mux4_1:mux[4]|and2                           ; out0             ;
; |Stack7_20|SRwPL_stack:SRwPL_stack_inst[5]|mux4_1:mux[4]|and0                           ; |Stack7_20|SRwPL_stack:SRwPL_stack_inst[5]|mux4_1:mux[4]|and0                           ; out0             ;
; |Stack7_20|SRwPL_stack:SRwPL_stack_inst[5]|mux4_1:mux[4]|or0                            ; |Stack7_20|SRwPL_stack:SRwPL_stack_inst[5]|mux4_1:mux[4]|or0                            ; out0             ;
; |Stack7_20|SRwPL_stack:SRwPL_stack_inst[5]|mux4_1:mux[3]|and3                           ; |Stack7_20|SRwPL_stack:SRwPL_stack_inst[5]|mux4_1:mux[3]|and3                           ; out0             ;
; |Stack7_20|SRwPL_stack:SRwPL_stack_inst[5]|mux4_1:mux[3]|and2                           ; |Stack7_20|SRwPL_stack:SRwPL_stack_inst[5]|mux4_1:mux[3]|and2                           ; out0             ;
; |Stack7_20|SRwPL_stack:SRwPL_stack_inst[5]|mux4_1:mux[3]|and0                           ; |Stack7_20|SRwPL_stack:SRwPL_stack_inst[5]|mux4_1:mux[3]|and0                           ; out0             ;
; |Stack7_20|SRwPL_stack:SRwPL_stack_inst[5]|mux4_1:mux[3]|or0                            ; |Stack7_20|SRwPL_stack:SRwPL_stack_inst[5]|mux4_1:mux[3]|or0                            ; out0             ;
; |Stack7_20|SRwPL_stack:SRwPL_stack_inst[5]|mux4_1:mux[2]|and3                           ; |Stack7_20|SRwPL_stack:SRwPL_stack_inst[5]|mux4_1:mux[2]|and3                           ; out0             ;
; |Stack7_20|SRwPL_stack:SRwPL_stack_inst[5]|mux4_1:mux[2]|and2                           ; |Stack7_20|SRwPL_stack:SRwPL_stack_inst[5]|mux4_1:mux[2]|and2                           ; out0             ;
; |Stack7_20|SRwPL_stack:SRwPL_stack_inst[5]|mux4_1:mux[2]|and0                           ; |Stack7_20|SRwPL_stack:SRwPL_stack_inst[5]|mux4_1:mux[2]|and0                           ; out0             ;
; |Stack7_20|SRwPL_stack:SRwPL_stack_inst[5]|mux4_1:mux[2]|or0                            ; |Stack7_20|SRwPL_stack:SRwPL_stack_inst[5]|mux4_1:mux[2]|or0                            ; out0             ;
; |Stack7_20|SRwPL_stack:SRwPL_stack_inst[5]|mux4_1:mux[1]|and3                           ; |Stack7_20|SRwPL_stack:SRwPL_stack_inst[5]|mux4_1:mux[1]|and3                           ; out0             ;
; |Stack7_20|SRwPL_stack:SRwPL_stack_inst[5]|mux4_1:mux[1]|and2                           ; |Stack7_20|SRwPL_stack:SRwPL_stack_inst[5]|mux4_1:mux[1]|and2                           ; out0             ;
; |Stack7_20|SRwPL_stack:SRwPL_stack_inst[5]|mux4_1:mux[1]|and0                           ; |Stack7_20|SRwPL_stack:SRwPL_stack_inst[5]|mux4_1:mux[1]|and0                           ; out0             ;
; |Stack7_20|SRwPL_stack:SRwPL_stack_inst[5]|mux4_1:mux[1]|or0                            ; |Stack7_20|SRwPL_stack:SRwPL_stack_inst[5]|mux4_1:mux[1]|or0                            ; out0             ;
; |Stack7_20|SRwPL_stack:SRwPL_stack_inst[5]|mux4_1:mux[0]|and3                           ; |Stack7_20|SRwPL_stack:SRwPL_stack_inst[5]|mux4_1:mux[0]|and3                           ; out0             ;
; |Stack7_20|SRwPL_stack:SRwPL_stack_inst[5]|mux4_1:mux[0]|and0                           ; |Stack7_20|SRwPL_stack:SRwPL_stack_inst[5]|mux4_1:mux[0]|and0                           ; out0             ;
; |Stack7_20|SRwPL_stack:SRwPL_stack_inst[5]|mux4_1:mux[0]|or0                            ; |Stack7_20|SRwPL_stack:SRwPL_stack_inst[5]|mux4_1:mux[0]|or0                            ; out0             ;
; |Stack7_20|SRwPL_stack:SRwPL_stack_inst[5]|D_ff:D[7]|nand0                              ; |Stack7_20|SRwPL_stack:SRwPL_stack_inst[5]|D_ff:D[7]|nand0                              ; out0             ;
; |Stack7_20|SRwPL_stack:SRwPL_stack_inst[5]|D_ff:D[7]|nand1                              ; |Stack7_20|SRwPL_stack:SRwPL_stack_inst[5]|D_ff:D[7]|nand1                              ; out0             ;
; |Stack7_20|SRwPL_stack:SRwPL_stack_inst[5]|D_ff:D[7]|nand3                              ; |Stack7_20|SRwPL_stack:SRwPL_stack_inst[5]|D_ff:D[7]|nand3                              ; out0             ;
; |Stack7_20|SRwPL_stack:SRwPL_stack_inst[5]|D_ff:D[7]|nand4                              ; |Stack7_20|SRwPL_stack:SRwPL_stack_inst[5]|D_ff:D[7]|nand4                              ; out0             ;
; |Stack7_20|SRwPL_stack:SRwPL_stack_inst[5]|D_ff:D[6]|nand0                              ; |Stack7_20|SRwPL_stack:SRwPL_stack_inst[5]|D_ff:D[6]|nand0                              ; out0             ;
; |Stack7_20|SRwPL_stack:SRwPL_stack_inst[5]|D_ff:D[6]|nand1                              ; |Stack7_20|SRwPL_stack:SRwPL_stack_inst[5]|D_ff:D[6]|nand1                              ; out0             ;
; |Stack7_20|SRwPL_stack:SRwPL_stack_inst[5]|D_ff:D[6]|nand3                              ; |Stack7_20|SRwPL_stack:SRwPL_stack_inst[5]|D_ff:D[6]|nand3                              ; out0             ;
; |Stack7_20|SRwPL_stack:SRwPL_stack_inst[5]|D_ff:D[6]|nand4                              ; |Stack7_20|SRwPL_stack:SRwPL_stack_inst[5]|D_ff:D[6]|nand4                              ; out0             ;
; |Stack7_20|SRwPL_stack:SRwPL_stack_inst[5]|D_ff:D[5]|nand0                              ; |Stack7_20|SRwPL_stack:SRwPL_stack_inst[5]|D_ff:D[5]|nand0                              ; out0             ;
; |Stack7_20|SRwPL_stack:SRwPL_stack_inst[5]|D_ff:D[5]|nand1                              ; |Stack7_20|SRwPL_stack:SRwPL_stack_inst[5]|D_ff:D[5]|nand1                              ; out0             ;
; |Stack7_20|SRwPL_stack:SRwPL_stack_inst[5]|D_ff:D[5]|nand3                              ; |Stack7_20|SRwPL_stack:SRwPL_stack_inst[5]|D_ff:D[5]|nand3                              ; out0             ;
; |Stack7_20|SRwPL_stack:SRwPL_stack_inst[5]|D_ff:D[5]|nand4                              ; |Stack7_20|SRwPL_stack:SRwPL_stack_inst[5]|D_ff:D[5]|nand4                              ; out0             ;
; |Stack7_20|SRwPL_stack:SRwPL_stack_inst[5]|D_ff:D[4]|nand0                              ; |Stack7_20|SRwPL_stack:SRwPL_stack_inst[5]|D_ff:D[4]|nand0                              ; out0             ;
; |Stack7_20|SRwPL_stack:SRwPL_stack_inst[5]|D_ff:D[4]|nand1                              ; |Stack7_20|SRwPL_stack:SRwPL_stack_inst[5]|D_ff:D[4]|nand1                              ; out0             ;
; |Stack7_20|SRwPL_stack:SRwPL_stack_inst[5]|D_ff:D[4]|nand3                              ; |Stack7_20|SRwPL_stack:SRwPL_stack_inst[5]|D_ff:D[4]|nand3                              ; out0             ;
; |Stack7_20|SRwPL_stack:SRwPL_stack_inst[5]|D_ff:D[4]|nand4                              ; |Stack7_20|SRwPL_stack:SRwPL_stack_inst[5]|D_ff:D[4]|nand4                              ; out0             ;
; |Stack7_20|SRwPL_stack:SRwPL_stack_inst[5]|D_ff:D[3]|nand0                              ; |Stack7_20|SRwPL_stack:SRwPL_stack_inst[5]|D_ff:D[3]|nand0                              ; out0             ;
; |Stack7_20|SRwPL_stack:SRwPL_stack_inst[5]|D_ff:D[3]|nand1                              ; |Stack7_20|SRwPL_stack:SRwPL_stack_inst[5]|D_ff:D[3]|nand1                              ; out0             ;
; |Stack7_20|SRwPL_stack:SRwPL_stack_inst[5]|D_ff:D[3]|nand3                              ; |Stack7_20|SRwPL_stack:SRwPL_stack_inst[5]|D_ff:D[3]|nand3                              ; out0             ;
; |Stack7_20|SRwPL_stack:SRwPL_stack_inst[5]|D_ff:D[3]|nand4                              ; |Stack7_20|SRwPL_stack:SRwPL_stack_inst[5]|D_ff:D[3]|nand4                              ; out0             ;
; |Stack7_20|SRwPL_stack:SRwPL_stack_inst[5]|D_ff:D[2]|nand0                              ; |Stack7_20|SRwPL_stack:SRwPL_stack_inst[5]|D_ff:D[2]|nand0                              ; out0             ;
; |Stack7_20|SRwPL_stack:SRwPL_stack_inst[5]|D_ff:D[2]|nand1                              ; |Stack7_20|SRwPL_stack:SRwPL_stack_inst[5]|D_ff:D[2]|nand1                              ; out0             ;
; |Stack7_20|SRwPL_stack:SRwPL_stack_inst[5]|D_ff:D[2]|nand3                              ; |Stack7_20|SRwPL_stack:SRwPL_stack_inst[5]|D_ff:D[2]|nand3                              ; out0             ;
; |Stack7_20|SRwPL_stack:SRwPL_stack_inst[5]|D_ff:D[2]|nand4                              ; |Stack7_20|SRwPL_stack:SRwPL_stack_inst[5]|D_ff:D[2]|nand4                              ; out0             ;
; |Stack7_20|SRwPL_stack:SRwPL_stack_inst[5]|D_ff:D[1]|nand0                              ; |Stack7_20|SRwPL_stack:SRwPL_stack_inst[5]|D_ff:D[1]|nand0                              ; out0             ;
; |Stack7_20|SRwPL_stack:SRwPL_stack_inst[5]|D_ff:D[1]|nand1                              ; |Stack7_20|SRwPL_stack:SRwPL_stack_inst[5]|D_ff:D[1]|nand1                              ; out0             ;
; |Stack7_20|SRwPL_stack:SRwPL_stack_inst[5]|D_ff:D[1]|nand3                              ; |Stack7_20|SRwPL_stack:SRwPL_stack_inst[5]|D_ff:D[1]|nand3                              ; out0             ;
; |Stack7_20|SRwPL_stack:SRwPL_stack_inst[5]|D_ff:D[1]|nand4                              ; |Stack7_20|SRwPL_stack:SRwPL_stack_inst[5]|D_ff:D[1]|nand4                              ; out0             ;
; |Stack7_20|SRwPL_stack:SRwPL_stack_inst[5]|D_ff:D[0]|nand0                              ; |Stack7_20|SRwPL_stack:SRwPL_stack_inst[5]|D_ff:D[0]|nand0                              ; out0             ;
; |Stack7_20|SRwPL_stack:SRwPL_stack_inst[5]|D_ff:D[0]|nand1                              ; |Stack7_20|SRwPL_stack:SRwPL_stack_inst[5]|D_ff:D[0]|nand1                              ; out0             ;
; |Stack7_20|SRwPL_stack:SRwPL_stack_inst[5]|D_ff:D[0]|nand3                              ; |Stack7_20|SRwPL_stack:SRwPL_stack_inst[5]|D_ff:D[0]|nand3                              ; out0             ;
; |Stack7_20|SRwPL_stack:SRwPL_stack_inst[5]|D_ff:D[0]|nand4                              ; |Stack7_20|SRwPL_stack:SRwPL_stack_inst[5]|D_ff:D[0]|nand4                              ; out0             ;
; |Stack7_20|SRwPL_stack:SRwPL_stack_inst[4]|mux4_1:mux[1]|and2                           ; |Stack7_20|SRwPL_stack:SRwPL_stack_inst[4]|mux4_1:mux[1]|and2                           ; out0             ;
; |Stack7_20|SRwPL_stack:SRwPL_stack_inst[4]|mux4_1:mux[0]|and0                           ; |Stack7_20|SRwPL_stack:SRwPL_stack_inst[4]|mux4_1:mux[0]|and0                           ; out0             ;
; |Stack7_20|SRwPL_stack:SRwPL_stack_inst[4]|D_ff:D[0]|nand0                              ; |Stack7_20|SRwPL_stack:SRwPL_stack_inst[4]|D_ff:D[0]|nand0                              ; out0             ;
; |Stack7_20|SRwPL_stack:SRwPL_stack_inst[4]|D_ff:D[0]|nand1                              ; |Stack7_20|SRwPL_stack:SRwPL_stack_inst[4]|D_ff:D[0]|nand1                              ; out0             ;
; |Stack7_20|SRwPL_stack:SRwPL_stack_inst[4]|D_ff:D[0]|nand3                              ; |Stack7_20|SRwPL_stack:SRwPL_stack_inst[4]|D_ff:D[0]|nand3                              ; out0             ;
; |Stack7_20|SRwPL_stack:SRwPL_stack_inst[4]|D_ff:D[0]|nand4                              ; |Stack7_20|SRwPL_stack:SRwPL_stack_inst[4]|D_ff:D[0]|nand4                              ; out0             ;
; |Stack7_20|SRwPL_stack:SRwPL_stack_inst[3]|mux4_1:mux[3]|and0                           ; |Stack7_20|SRwPL_stack:SRwPL_stack_inst[3]|mux4_1:mux[3]|and0                           ; out0             ;
; |Stack7_20|SRwPL_stack:SRwPL_stack_inst[3]|mux4_1:mux[2]|and0                           ; |Stack7_20|SRwPL_stack:SRwPL_stack_inst[3]|mux4_1:mux[2]|and0                           ; out0             ;
; |Stack7_20|SRwPL_stack:SRwPL_stack_inst[3]|mux4_1:mux[1]|and0                           ; |Stack7_20|SRwPL_stack:SRwPL_stack_inst[3]|mux4_1:mux[1]|and0                           ; out0             ;
; |Stack7_20|SRwPL_stack:SRwPL_stack_inst[2]|mux4_1:mux[1]|and0                           ; |Stack7_20|SRwPL_stack:SRwPL_stack_inst[2]|mux4_1:mux[1]|and0                           ; out0             ;
; |Stack7_20|SRwPL_stack:SRwPL_stack_inst[0]|mux4_1:mux[3]|and0                           ; |Stack7_20|SRwPL_stack:SRwPL_stack_inst[0]|mux4_1:mux[3]|and0                           ; out0             ;
; |Stack7_20|SRwPL_stack:SRwPL_stack_inst[0]|mux4_1:mux[1]|and0                           ; |Stack7_20|SRwPL_stack:SRwPL_stack_inst[0]|mux4_1:mux[1]|and0                           ; out0             ;
+-----------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------+------------------+


+---------------------+
; Simulator INI Usage ;
+--------+------------+
; Option ; Usage      ;
+--------+------------+


+--------------------+
; Simulator Messages ;
+--------------------+
Info: *******************************************************************
Info: Running Quartus II 64-Bit Simulator
    Info: Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition
    Info: Processing started: Tue Nov 03 21:04:09 2020
Info: Command: quartus_sim --simulation_results_format=VWF Stack7_20 -c Stack7_20
Info (324025): Using vector source file "E:/TAILIEUHOCTAP/VerilogHDL/BaiTap/Stack7_20/Stack7_20_Waveform.vwf"
Info (310003): Option to preserve fewer signal transitions to reduce memory requirements is enabled
    Info (310004): Simulation has been partitioned into sub-simulations according to the maximum transition count determined by the engine. Transitions from memory will be flushed out to disk at the end of each sub-simulation to reduce memory requirements.
Info (310002): Simulation partitioned into 1 sub-simulations
Info (328053): Simulation coverage is      66.28 %
Info (328052): Number of transitions in simulation is 12324
Info (324045): Vector file Stack7_20.sim.vwf is saved in VWF text format. You can compress it into CVWF format in order to reduce file size. For more details please refer to the Quartus II Help.
Info: Quartus II 64-Bit Simulator was successful. 0 errors, 0 warnings
    Info: Peak virtual memory: 4449 megabytes
    Info: Processing ended: Tue Nov 03 21:04:10 2020
    Info: Elapsed time: 00:00:01
    Info: Total CPU time (on all processors): 00:00:01


