[connectivity]
sp=fuzzy_kernel_1.buf_in:PLRAM[0]
sp=fuzzy_kernel_1.csv_part0:DDR[0]
sp=fuzzy_kernel_1.csv_part1:DDR[0]
sp=fuzzy_kernel_1.csv_part2:DDR[0]
sp=fuzzy_kernel_1.csv_part3:DDR[0]
sp=fuzzy_kernel_1.csv_part4:DDR[0]
sp=fuzzy_kernel_1.csv_part5:DDR[0]
sp=fuzzy_kernel_1.csv_part6:DDR[0]
sp=fuzzy_kernel_1.csv_part7:DDR[0]
sp=fuzzy_kernel_1.buf_out:PLRAM[0]
sp=fuzzy_kernel_2.buf_in:PLRAM[1]
sp=fuzzy_kernel_2.csv_part0:DDR[1]
sp=fuzzy_kernel_2.csv_part1:DDR[1]
sp=fuzzy_kernel_2.csv_part2:DDR[1]
sp=fuzzy_kernel_2.csv_part3:DDR[1]
sp=fuzzy_kernel_2.csv_part4:DDR[1]
sp=fuzzy_kernel_2.csv_part5:DDR[1]
sp=fuzzy_kernel_2.csv_part6:DDR[1]
sp=fuzzy_kernel_2.csv_part7:DDR[1]
sp=fuzzy_kernel_2.buf_out:PLRAM[1]
sp=fuzzy_kernel_3.buf_in:PLRAM[2]
sp=fuzzy_kernel_3.csv_part0:DDR[2]
sp=fuzzy_kernel_3.csv_part1:DDR[2]
sp=fuzzy_kernel_3.csv_part2:DDR[2]
sp=fuzzy_kernel_3.csv_part3:DDR[2]
sp=fuzzy_kernel_3.csv_part4:DDR[2]
sp=fuzzy_kernel_3.csv_part5:DDR[2]
sp=fuzzy_kernel_3.csv_part6:DDR[2]
sp=fuzzy_kernel_3.csv_part7:DDR[2]
sp=fuzzy_kernel_3.buf_out:PLRAM[2]
sp=fuzzy_kernel_4.buf_in:PLRAM[3]
sp=fuzzy_kernel_4.csv_part0:DDR[3]
sp=fuzzy_kernel_4.csv_part1:DDR[3]
sp=fuzzy_kernel_4.csv_part2:DDR[3]
sp=fuzzy_kernel_4.csv_part3:DDR[3]
sp=fuzzy_kernel_4.csv_part4:DDR[3]
sp=fuzzy_kernel_4.csv_part5:DDR[3]
sp=fuzzy_kernel_4.csv_part6:DDR[3]
sp=fuzzy_kernel_4.csv_part7:DDR[3]
sp=fuzzy_kernel_4.buf_out:PLRAM[3]

nk=fuzzy_kernel:4:fuzzy_kernel_1.fuzzy_kernel_2.fuzzy_kernel_3.fuzzy_kernel_4
