Vivado Simulator v2023.1.1
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: D:/Vivado/2023.1/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L blk_mem_gen_v8_4_6 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot Block_Design_TB_behav xil_defaultlib.Block_Design_TB xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.Add_Div_Normaliser
Compiling module xil_defaultlib.Adder
Compiling module xil_defaultlib.Mul_Normaliser
Compiling module xil_defaultlib.Multiplier
Compiling module xil_defaultlib.Divider
Compiling module xil_defaultlib.FPU
Compiling module xil_defaultlib.FPU_IP_Slave_v1_0_S00_AXI_defaul...
Compiling module xil_defaultlib.FPU_IP_Slave_v1_0
Compiling module xil_defaultlib.Block_Design_FPU_IP_Slave_0_0
Compiling module unisims_ver.GND
Compiling module unisims_ver.LUT6
Compiling module unisims_ver.LUT4
Compiling module unisims_ver.FDRE_default
Compiling module unisims_ver.FDSE_default
Compiling module unisims_ver.x_lut3_mux8
Compiling module unisims_ver.LUT3
Compiling module unisims_ver.x_lut2_mux4
Compiling module unisims_ver.LUT2
Compiling module unisims_ver.LUT5
Compiling module xil_defaultlib.Block_Design_axi_uartlite_0_0_ps...
Compiling module xil_defaultlib.Block_Design_axi_uartlite_0_0_ps...
Compiling module xil_defaultlib.Block_Design_axi_uartlite_0_0_ad...
Compiling module xil_defaultlib.Block_Design_axi_uartlite_0_0_sl...
Compiling module xil_defaultlib.Block_Design_axi_uartlite_0_0_ax...
Compiling module xil_defaultlib.Block_Design_axi_uartlite_0_0_ba...
Compiling module xil_defaultlib.Block_Design_axi_uartlite_0_0_cd...
Compiling module unisims_ver.x_lut1_mux2
Compiling module unisims_ver.LUT1
Compiling module xil_defaultlib.Block_Design_axi_uartlite_0_0_cn...
Compiling module unisims_ver.SRL16E_default
Compiling module xil_defaultlib.Block_Design_axi_uartlite_0_0_dy...
Compiling module xil_defaultlib.Block_Design_axi_uartlite_0_0_sr...
Compiling module xil_defaultlib.Block_Design_axi_uartlite_0_0_sr...
Compiling module xil_defaultlib.Block_Design_axi_uartlite_0_0_ua...
Compiling module xil_defaultlib.Block_Design_axi_uartlite_0_0_cn...
Compiling module unisims_ver.MUXF7
Compiling module xil_defaultlib.Block_Design_axi_uartlite_0_0_dy...
Compiling module xil_defaultlib.Block_Design_axi_uartlite_0_0_sr...
Compiling module xil_defaultlib.Block_Design_axi_uartlite_0_0_sr...
Compiling module xil_defaultlib.Block_Design_axi_uartlite_0_0_ua...
Compiling module xil_defaultlib.Block_Design_axi_uartlite_0_0_ua...
Compiling module xil_defaultlib.Block_Design_axi_uartlite_0_0_ax...
Compiling module xil_defaultlib.Block_Design_axi_uartlite_0_0
Compiling module unisims_ver.BUFG
Compiling module unisims_ver.IBUF
Compiling module unisims_ver.MMCME2_ADV(CLKFBOUT_MULT_F=62.5,...
Compiling module xil_defaultlib.Block_Design_clk_wiz_0_0_clk_wiz
Compiling module xil_defaultlib.Block_Design_clk_wiz_0_0
Compiling module unisims_ver.FDCE(IS_C_INVERTED=1'b1)
Compiling module xil_defaultlib.Block_Design_mdm_1_0_MB_FDC_1
Compiling module unisims_ver.FDRE(IS_C_INVERTED=1'b1)
Compiling module xil_defaultlib.Block_Design_mdm_1_0_MB_FDRE_1
Compiling module xil_defaultlib.Block_Design_mdm_1_0_MB_SRL16E
Compiling module xil_defaultlib.Block_Design_mdm_1_0_MB_SRL16E__...
Compiling module xil_defaultlib.Block_Design_mdm_1_0_MB_SRL16E__...
Compiling module xil_defaultlib.Block_Design_mdm_1_0_MB_SRL16E__...
Compiling module unisims_ver.FDPE_default
Compiling module xil_defaultlib.Block_Design_mdm_1_0_JTAG_CONTRO...
Compiling module unisims_ver.FDCE_default
Compiling module xil_defaultlib.Block_Design_mdm_1_0_MDM_Core
Compiling module unisims_ver.BUFGCTRL(INIT_OUT=1,PRESELECT_I0...
Compiling module xil_defaultlib.Block_Design_mdm_1_0_MB_BUFGCE_1
Compiling module unisims_ver.BSCANE2(JTAG_CHAIN=2)
Compiling module xil_defaultlib.Block_Design_mdm_1_0_MB_BSCANE2
Compiling module xil_defaultlib.Block_Design_mdm_1_0_MB_LUT1
Compiling module xil_defaultlib.Block_Design_mdm_1_0_MDM
Compiling module xil_defaultlib.Block_Design_mdm_1_0
Compiling module unisims_ver.LUT6_2
Compiling module unisims_ver.CARRY4
Compiling module unisims_ver.RAM32M
Compiling module unisims_ver.VCC
Compiling module unisims_ver.AND2B1L
Compiling module unisims_ver.SRLC16E_default
Compiling module xil_defaultlib.Block_Design_microblaze_0_0
Compiling module xil_defaultlib.m00_couplers_imp_H1K87E
Compiling module xil_defaultlib.m01_couplers_imp_BQ78ZU
Compiling module xil_defaultlib.s00_couplers_imp_8XTMXL
Compiling module xil_defaultlib.Block_Design_xbar_0_axi_crossbar...
Compiling module xil_defaultlib.Block_Design_xbar_0_axi_crossbar...
Compiling module xil_defaultlib.Block_Design_xbar_0_axi_register...
Compiling module xil_defaultlib.Block_Design_xbar_0_axi_crossbar...
Compiling module xil_defaultlib.Block_Design_xbar_0_axi_crossbar...
Compiling module xil_defaultlib.Block_Design_xbar_0_axi_crossbar...
Compiling module xil_defaultlib.Block_Design_xbar_0_axi_crossbar...
Compiling module xil_defaultlib.Block_Design_xbar_0
Compiling module xil_defaultlib.Block_Design_microblaze_0_axi_pe...
Compiling module xil_defaultlib.Block_Design_dlmb_bram_if_cntlr_...
Compiling module xil_defaultlib.Block_Design_dlmb_bram_if_cntlr_...
Compiling module xil_defaultlib.Block_Design_dlmb_v10_0_lmb_v10
Compiling module xil_defaultlib.Block_Design_dlmb_v10_0
Compiling module xil_defaultlib.Block_Design_ilmb_bram_if_cntlr_...
Compiling module xil_defaultlib.Block_Design_ilmb_bram_if_cntlr_...
Compiling module xil_defaultlib.Block_Design_ilmb_v10_0_lmb_v10
Compiling module xil_defaultlib.Block_Design_ilmb_v10_0
Compiling module blk_mem_gen_v8_4_6.blk_mem_gen_v8_4_6_output_stage(...
Compiling module blk_mem_gen_v8_4_6.blk_mem_gen_v8_4_6_softecc_outpu...
Compiling module blk_mem_gen_v8_4_6.blk_mem_gen_v8_4_6_mem_module(C_...
Compiling module blk_mem_gen_v8_4_6.blk_mem_gen_v8_4_6(C_FAMILY="spa...
Compiling module xil_defaultlib.Block_Design_lmb_bram_0
Compiling module xil_defaultlib.microblaze_0_local_memory_imp_1K...
Compiling module xil_defaultlib.Block_Design_rst_clk_wiz_0_100M_...
Compiling module xil_defaultlib.Block_Design_rst_clk_wiz_0_100M_...
Compiling module xil_defaultlib.Block_Design_rst_clk_wiz_0_100M_...
Compiling module xil_defaultlib.Block_Design_rst_clk_wiz_0_100M_...
Compiling module xil_defaultlib.Block_Design_rst_clk_wiz_0_100M_...
Compiling module xil_defaultlib.Block_Design_rst_clk_wiz_0_100M_...
Compiling module xil_defaultlib.Block_Design_rst_clk_wiz_0_100M_...
Compiling module xil_defaultlib.Block_Design
Compiling module xil_defaultlib.Block_Design_wrapper
Compiling module xil_defaultlib.Block_Design_TB
Compiling module xil_defaultlib.glbl
Built simulation snapshot Block_Design_TB_behav
