# compile vhdl design source files
vhdl xil_defaultlib  \
"../../../../HDL Example 4.7 FULL ADDER.srcs/sources_1/imports/HDL Example 4.7 FULL ADDER/fulladder.vhd" \
"../../../../HDL Example 4.7 FULL ADDER.srcs/sources_1/imports/HDL Example 4.7 FULL ADDER/fulladder_top.vhd" \

# Do not sort compile order
nosort
