Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.
----------------------------------------------------------------------------------------
| Tool Version : Vivado v.2016.1 (lin64) Build 1538259 Fri Apr  8 15:45:23 MDT 2016
| Date         : Thu Oct 17 20:50:20 2019
| Host         : laic-ws1 running 64-bit Ubuntu 16.04.2 LTS
| Command      : report_control_sets -verbose -file rt_feedback_control_sets_placed.rpt
| Design       : rt_feedback
| Device       : xc7k325t
----------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Flip-Flop Distribution
3. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |     4 |
| Unused register locations in slices containing registers |    12 |
+----------------------------------------------------------+-------+


2. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |              12 |            6 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |               6 |            3 |
| Yes          | No                    | No                     |              32 |           12 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |              18 |            5 |
+--------------+-----------------------+------------------------+-----------------+--------------+


3. Detailed Control Set Information
-----------------------------------

+--------------+------------------------------+------------------+------------------+----------------+
| Clock Signal |         Enable Signal        | Set/Reset Signal | Slice Load Count | Bel Load Count |
+--------------+------------------------------+------------------+------------------+----------------+
|  ap_clk      |                              | ap_rst_n_inv     |                3 |              6 |
|  ap_clk      |                              |                  |                6 |             12 |
|  ap_clk      | j_reg_8909_out               | j_reg_890        |                5 |             18 |
|  ap_clk      | val_assign_fu_60[31]_i_1_n_2 |                  |               12 |             32 |
+--------------+------------------------------+------------------+------------------+----------------+


