Release 12.1 - xst M.53d (lin64)
Copyright (c) 1995-2010 Xilinx, Inc.  All rights reserved.
--> 

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Compilation
  3) Design Hierarchy Analysis
  4) HDL Analysis
  5) HDL Synthesis
     5.1) HDL Synthesis Report
  6) Advanced HDL Synthesis
     6.1) Advanced HDL Synthesis Report
  7) Low Level Synthesis
  8) Partition Report
  9) Final Report
	9.1) Device utilization summary
	9.2) Partition Resource Summary
	9.3) TIMING REPORT


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input Format                       : MIXED
Input File Name                    : "system_xst.prj"
Verilog Include Directory          : {"/home/aalonso/workspace/ppc405/xilinx-ml405-ref/pcores/" "/opt/Xilinx/12.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/" }

---- Target Parameters
Target Device                      : xc4vfx20ff672-10
Output File Name                   : "../implementation/system.ngc"

---- Source Options
Top Module Name                    : system

---- Target Options
Add IO Buffers                     : YES
Global Maximum Fanout              : 10000

---- General Options
Optimization Goal                  : speed
Netlist Hierarchy                  : as_optimized
Optimization Effort                : 1
Hierarchy Separator                : /

---- Other Options
Cores Search Directories           : {../implementation}

=========================================================================


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling vhdl file "/home/aalonso/workspace/ppc405/xilinx-ml405-ref/hdl/system.vhd" in Library work.
Entity <system> compiled.
Entity <system> (Architecture <STRUCTURE>) compiled.

=========================================================================
*                     Design Hierarchy Analysis                         *
=========================================================================
Analyzing hierarchy for entity <system> in library <work> (architecture <STRUCTURE>).


=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing Entity <system> in library <work> (Architecture <STRUCTURE>).
    Set property "BUFFER_TYPE = BUFGP" for signal <fpga_0_SysACE_CompactFlash_SysACE_CLK_pin> in unit <system>.
WARNING:Xst:753 - "/home/aalonso/workspace/ppc405/xilinx-ml405-ref/hdl/system.vhd" line 3784: Unconnected output port 'C405CPMCORESLEEPREQ' of component 'ppc405_0_wrapper'.
WARNING:Xst:753 - "/home/aalonso/workspace/ppc405/xilinx-ml405-ref/hdl/system.vhd" line 3784: Unconnected output port 'C405CPMMSRCE' of component 'ppc405_0_wrapper'.
WARNING:Xst:753 - "/home/aalonso/workspace/ppc405/xilinx-ml405-ref/hdl/system.vhd" line 3784: Unconnected output port 'C405CPMMSREE' of component 'ppc405_0_wrapper'.
WARNING:Xst:753 - "/home/aalonso/workspace/ppc405/xilinx-ml405-ref/hdl/system.vhd" line 3784: Unconnected output port 'C405CPMTIMERIRQ' of component 'ppc405_0_wrapper'.
WARNING:Xst:753 - "/home/aalonso/workspace/ppc405/xilinx-ml405-ref/hdl/system.vhd" line 3784: Unconnected output port 'C405CPMTIMERRESETREQ' of component 'ppc405_0_wrapper'.
WARNING:Xst:753 - "/home/aalonso/workspace/ppc405/xilinx-ml405-ref/hdl/system.vhd" line 3784: Unconnected output port 'C405XXXMACHINECHECK' of component 'ppc405_0_wrapper'.
WARNING:Xst:753 - "/home/aalonso/workspace/ppc405/xilinx-ml405-ref/hdl/system.vhd" line 3784: Unconnected output port 'APUFCMDECODED' of component 'ppc405_0_wrapper'.
WARNING:Xst:753 - "/home/aalonso/workspace/ppc405/xilinx-ml405-ref/hdl/system.vhd" line 3784: Unconnected output port 'APUFCMDECUDI' of component 'ppc405_0_wrapper'.
WARNING:Xst:753 - "/home/aalonso/workspace/ppc405/xilinx-ml405-ref/hdl/system.vhd" line 3784: Unconnected output port 'APUFCMDECUDIVALID' of component 'ppc405_0_wrapper'.
WARNING:Xst:753 - "/home/aalonso/workspace/ppc405/xilinx-ml405-ref/hdl/system.vhd" line 3784: Unconnected output port 'APUFCMENDIAN' of component 'ppc405_0_wrapper'.
WARNING:Xst:753 - "/home/aalonso/workspace/ppc405/xilinx-ml405-ref/hdl/system.vhd" line 3784: Unconnected output port 'APUFCMFLUSH' of component 'ppc405_0_wrapper'.
WARNING:Xst:753 - "/home/aalonso/workspace/ppc405/xilinx-ml405-ref/hdl/system.vhd" line 3784: Unconnected output port 'APUFCMINSTRUCTION' of component 'ppc405_0_wrapper'.
WARNING:Xst:753 - "/home/aalonso/workspace/ppc405/xilinx-ml405-ref/hdl/system.vhd" line 3784: Unconnected output port 'APUFCMINSTRVALID' of component 'ppc405_0_wrapper'.
WARNING:Xst:753 - "/home/aalonso/workspace/ppc405/xilinx-ml405-ref/hdl/system.vhd" line 3784: Unconnected output port 'APUFCMLOADBYTEEN' of component 'ppc405_0_wrapper'.
WARNING:Xst:753 - "/home/aalonso/workspace/ppc405/xilinx-ml405-ref/hdl/system.vhd" line 3784: Unconnected output port 'APUFCMLOADDATA' of component 'ppc405_0_wrapper'.
WARNING:Xst:753 - "/home/aalonso/workspace/ppc405/xilinx-ml405-ref/hdl/system.vhd" line 3784: Unconnected output port 'APUFCMLOADDVALID' of component 'ppc405_0_wrapper'.
WARNING:Xst:753 - "/home/aalonso/workspace/ppc405/xilinx-ml405-ref/hdl/system.vhd" line 3784: Unconnected output port 'APUFCMOPERANDVALID' of component 'ppc405_0_wrapper'.
WARNING:Xst:753 - "/home/aalonso/workspace/ppc405/xilinx-ml405-ref/hdl/system.vhd" line 3784: Unconnected output port 'APUFCMRADATA' of component 'ppc405_0_wrapper'.
WARNING:Xst:753 - "/home/aalonso/workspace/ppc405/xilinx-ml405-ref/hdl/system.vhd" line 3784: Unconnected output port 'APUFCMRBDATA' of component 'ppc405_0_wrapper'.
WARNING:Xst:753 - "/home/aalonso/workspace/ppc405/xilinx-ml405-ref/hdl/system.vhd" line 3784: Unconnected output port 'APUFCMWRITEBACKOK' of component 'ppc405_0_wrapper'.
WARNING:Xst:753 - "/home/aalonso/workspace/ppc405/xilinx-ml405-ref/hdl/system.vhd" line 3784: Unconnected output port 'APUFCMXERCA' of component 'ppc405_0_wrapper'.
WARNING:Xst:753 - "/home/aalonso/workspace/ppc405/xilinx-ml405-ref/hdl/system.vhd" line 3784: Unconnected output port 'DSOCMBRAMABUS' of component 'ppc405_0_wrapper'.
WARNING:Xst:753 - "/home/aalonso/workspace/ppc405/xilinx-ml405-ref/hdl/system.vhd" line 3784: Unconnected output port 'DSOCMBRAMBYTEWRITE' of component 'ppc405_0_wrapper'.
WARNING:Xst:753 - "/home/aalonso/workspace/ppc405/xilinx-ml405-ref/hdl/system.vhd" line 3784: Unconnected output port 'DSOCMBRAMEN' of component 'ppc405_0_wrapper'.
WARNING:Xst:753 - "/home/aalonso/workspace/ppc405/xilinx-ml405-ref/hdl/system.vhd" line 3784: Unconnected output port 'DSOCMBRAMWRDBUS' of component 'ppc405_0_wrapper'.
WARNING:Xst:753 - "/home/aalonso/workspace/ppc405/xilinx-ml405-ref/hdl/system.vhd" line 3784: Unconnected output port 'DSOCMBUSY' of component 'ppc405_0_wrapper'.
WARNING:Xst:753 - "/home/aalonso/workspace/ppc405/xilinx-ml405-ref/hdl/system.vhd" line 3784: Unconnected output port 'DSOCMRDADDRVALID' of component 'ppc405_0_wrapper'.
WARNING:Xst:753 - "/home/aalonso/workspace/ppc405/xilinx-ml405-ref/hdl/system.vhd" line 3784: Unconnected output port 'DSOCMWRADDRVALID' of component 'ppc405_0_wrapper'.
WARNING:Xst:753 - "/home/aalonso/workspace/ppc405/xilinx-ml405-ref/hdl/system.vhd" line 3784: Unconnected output port 'ISOCMBRAMEN' of component 'ppc405_0_wrapper'.
WARNING:Xst:753 - "/home/aalonso/workspace/ppc405/xilinx-ml405-ref/hdl/system.vhd" line 3784: Unconnected output port 'ISOCMBRAMEVENWRITEEN' of component 'ppc405_0_wrapper'.
WARNING:Xst:753 - "/home/aalonso/workspace/ppc405/xilinx-ml405-ref/hdl/system.vhd" line 3784: Unconnected output port 'ISOCMBRAMODDWRITEEN' of component 'ppc405_0_wrapper'.
WARNING:Xst:753 - "/home/aalonso/workspace/ppc405/xilinx-ml405-ref/hdl/system.vhd" line 3784: Unconnected output port 'ISOCMBRAMRDABUS' of component 'ppc405_0_wrapper'.
WARNING:Xst:753 - "/home/aalonso/workspace/ppc405/xilinx-ml405-ref/hdl/system.vhd" line 3784: Unconnected output port 'ISOCMBRAMWRABUS' of component 'ppc405_0_wrapper'.
WARNING:Xst:753 - "/home/aalonso/workspace/ppc405/xilinx-ml405-ref/hdl/system.vhd" line 3784: Unconnected output port 'ISOCMBRAMWRDBUS' of component 'ppc405_0_wrapper'.
WARNING:Xst:753 - "/home/aalonso/workspace/ppc405/xilinx-ml405-ref/hdl/system.vhd" line 3784: Unconnected output port 'ISOCMDCRBRAMEVENEN' of component 'ppc405_0_wrapper'.
WARNING:Xst:753 - "/home/aalonso/workspace/ppc405/xilinx-ml405-ref/hdl/system.vhd" line 3784: Unconnected output port 'ISOCMDCRBRAMODDEN' of component 'ppc405_0_wrapper'.
WARNING:Xst:753 - "/home/aalonso/workspace/ppc405/xilinx-ml405-ref/hdl/system.vhd" line 3784: Unconnected output port 'ISOCMDCRBRAMRDSELECT' of component 'ppc405_0_wrapper'.
WARNING:Xst:753 - "/home/aalonso/workspace/ppc405/xilinx-ml405-ref/hdl/system.vhd" line 3784: Unconnected output port 'DCREMACABUS' of component 'ppc405_0_wrapper'.
WARNING:Xst:753 - "/home/aalonso/workspace/ppc405/xilinx-ml405-ref/hdl/system.vhd" line 3784: Unconnected output port 'DCREMACCLK' of component 'ppc405_0_wrapper'.
WARNING:Xst:753 - "/home/aalonso/workspace/ppc405/xilinx-ml405-ref/hdl/system.vhd" line 3784: Unconnected output port 'DCREMACDBUS' of component 'ppc405_0_wrapper'.
WARNING:Xst:753 - "/home/aalonso/workspace/ppc405/xilinx-ml405-ref/hdl/system.vhd" line 3784: Unconnected output port 'DCREMACENABLER' of component 'ppc405_0_wrapper'.
WARNING:Xst:753 - "/home/aalonso/workspace/ppc405/xilinx-ml405-ref/hdl/system.vhd" line 3784: Unconnected output port 'DCREMACREAD' of component 'ppc405_0_wrapper'.
WARNING:Xst:753 - "/home/aalonso/workspace/ppc405/xilinx-ml405-ref/hdl/system.vhd" line 3784: Unconnected output port 'DCREMACWRITE' of component 'ppc405_0_wrapper'.
WARNING:Xst:753 - "/home/aalonso/workspace/ppc405/xilinx-ml405-ref/hdl/system.vhd" line 3784: Unconnected output port 'EXTDCRABUS' of component 'ppc405_0_wrapper'.
WARNING:Xst:753 - "/home/aalonso/workspace/ppc405/xilinx-ml405-ref/hdl/system.vhd" line 3784: Unconnected output port 'EXTDCRDBUSOUT' of component 'ppc405_0_wrapper'.
WARNING:Xst:753 - "/home/aalonso/workspace/ppc405/xilinx-ml405-ref/hdl/system.vhd" line 3784: Unconnected output port 'EXTDCRREAD' of component 'ppc405_0_wrapper'.
WARNING:Xst:753 - "/home/aalonso/workspace/ppc405/xilinx-ml405-ref/hdl/system.vhd" line 3784: Unconnected output port 'EXTDCRWRITE' of component 'ppc405_0_wrapper'.
WARNING:Xst:753 - "/home/aalonso/workspace/ppc405/xilinx-ml405-ref/hdl/system.vhd" line 3784: Unconnected output port 'C405JTGCAPTUREDR' of component 'ppc405_0_wrapper'.
WARNING:Xst:753 - "/home/aalonso/workspace/ppc405/xilinx-ml405-ref/hdl/system.vhd" line 3784: Unconnected output port 'C405JTGEXTEST' of component 'ppc405_0_wrapper'.
WARNING:Xst:753 - "/home/aalonso/workspace/ppc405/xilinx-ml405-ref/hdl/system.vhd" line 3784: Unconnected output port 'C405JTGPGMOUT' of component 'ppc405_0_wrapper'.
WARNING:Xst:753 - "/home/aalonso/workspace/ppc405/xilinx-ml405-ref/hdl/system.vhd" line 3784: Unconnected output port 'C405JTGSHIFTDR' of component 'ppc405_0_wrapper'.
WARNING:Xst:753 - "/home/aalonso/workspace/ppc405/xilinx-ml405-ref/hdl/system.vhd" line 3784: Unconnected output port 'C405JTGUPDATEDR' of component 'ppc405_0_wrapper'.
WARNING:Xst:753 - "/home/aalonso/workspace/ppc405/xilinx-ml405-ref/hdl/system.vhd" line 3784: Unconnected output port 'C405DBGMSRWE' of component 'ppc405_0_wrapper'.
WARNING:Xst:753 - "/home/aalonso/workspace/ppc405/xilinx-ml405-ref/hdl/system.vhd" line 3784: Unconnected output port 'C405DBGSTOPACK' of component 'ppc405_0_wrapper'.
WARNING:Xst:753 - "/home/aalonso/workspace/ppc405/xilinx-ml405-ref/hdl/system.vhd" line 3784: Unconnected output port 'C405DBGWBCOMPLETE' of component 'ppc405_0_wrapper'.
WARNING:Xst:753 - "/home/aalonso/workspace/ppc405/xilinx-ml405-ref/hdl/system.vhd" line 3784: Unconnected output port 'C405DBGWBFULL' of component 'ppc405_0_wrapper'.
WARNING:Xst:753 - "/home/aalonso/workspace/ppc405/xilinx-ml405-ref/hdl/system.vhd" line 3784: Unconnected output port 'C405DBGWBIAR' of component 'ppc405_0_wrapper'.
WARNING:Xst:753 - "/home/aalonso/workspace/ppc405/xilinx-ml405-ref/hdl/system.vhd" line 3784: Unconnected output port 'C405DBGLOADDATAONAPUDBUS' of component 'ppc405_0_wrapper'.
WARNING:Xst:753 - "/home/aalonso/workspace/ppc405/xilinx-ml405-ref/hdl/system.vhd" line 3784: Unconnected output port 'C405TRCCYCLE' of component 'ppc405_0_wrapper'.
WARNING:Xst:753 - "/home/aalonso/workspace/ppc405/xilinx-ml405-ref/hdl/system.vhd" line 3784: Unconnected output port 'C405TRCEVENEXECUTIONSTATUS' of component 'ppc405_0_wrapper'.
WARNING:Xst:753 - "/home/aalonso/workspace/ppc405/xilinx-ml405-ref/hdl/system.vhd" line 3784: Unconnected output port 'C405TRCODDEXECUTIONSTATUS' of component 'ppc405_0_wrapper'.
WARNING:Xst:753 - "/home/aalonso/workspace/ppc405/xilinx-ml405-ref/hdl/system.vhd" line 3784: Unconnected output port 'C405TRCTRACESTATUS' of component 'ppc405_0_wrapper'.
WARNING:Xst:753 - "/home/aalonso/workspace/ppc405/xilinx-ml405-ref/hdl/system.vhd" line 3784: Unconnected output port 'C405TRCTRIGGEREVENTOUT' of component 'ppc405_0_wrapper'.
WARNING:Xst:753 - "/home/aalonso/workspace/ppc405/xilinx-ml405-ref/hdl/system.vhd" line 3784: Unconnected output port 'C405TRCTRIGGEREVENTTYPE' of component 'ppc405_0_wrapper'.
WARNING:Xst:753 - "/home/aalonso/workspace/ppc405/xilinx-ml405-ref/hdl/system.vhd" line 4057: Unconnected output port 'PLB_Rst' of component 'plb_wrapper'.
WARNING:Xst:753 - "/home/aalonso/workspace/ppc405/xilinx-ml405-ref/hdl/system.vhd" line 4057: Unconnected output port 'PLB_dcrAck' of component 'plb_wrapper'.
WARNING:Xst:753 - "/home/aalonso/workspace/ppc405/xilinx-ml405-ref/hdl/system.vhd" line 4057: Unconnected output port 'PLB_dcrDBus' of component 'plb_wrapper'.
WARNING:Xst:753 - "/home/aalonso/workspace/ppc405/xilinx-ml405-ref/hdl/system.vhd" line 4057: Unconnected output port 'PLB_MIRQ' of component 'plb_wrapper'.
WARNING:Xst:753 - "/home/aalonso/workspace/ppc405/xilinx-ml405-ref/hdl/system.vhd" line 4057: Unconnected output port 'PLB_SaddrAck' of component 'plb_wrapper'.
WARNING:Xst:753 - "/home/aalonso/workspace/ppc405/xilinx-ml405-ref/hdl/system.vhd" line 4057: Unconnected output port 'PLB_SMRdErr' of component 'plb_wrapper'.
WARNING:Xst:753 - "/home/aalonso/workspace/ppc405/xilinx-ml405-ref/hdl/system.vhd" line 4057: Unconnected output port 'PLB_SMWrErr' of component 'plb_wrapper'.
WARNING:Xst:753 - "/home/aalonso/workspace/ppc405/xilinx-ml405-ref/hdl/system.vhd" line 4057: Unconnected output port 'PLB_SMBusy' of component 'plb_wrapper'.
WARNING:Xst:753 - "/home/aalonso/workspace/ppc405/xilinx-ml405-ref/hdl/system.vhd" line 4057: Unconnected output port 'PLB_SrdBTerm' of component 'plb_wrapper'.
WARNING:Xst:753 - "/home/aalonso/workspace/ppc405/xilinx-ml405-ref/hdl/system.vhd" line 4057: Unconnected output port 'PLB_SrdComp' of component 'plb_wrapper'.
WARNING:Xst:753 - "/home/aalonso/workspace/ppc405/xilinx-ml405-ref/hdl/system.vhd" line 4057: Unconnected output port 'PLB_SrdDAck' of component 'plb_wrapper'.
WARNING:Xst:753 - "/home/aalonso/workspace/ppc405/xilinx-ml405-ref/hdl/system.vhd" line 4057: Unconnected output port 'PLB_SrdDBus' of component 'plb_wrapper'.
WARNING:Xst:753 - "/home/aalonso/workspace/ppc405/xilinx-ml405-ref/hdl/system.vhd" line 4057: Unconnected output port 'PLB_SrdWdAddr' of component 'plb_wrapper'.
WARNING:Xst:753 - "/home/aalonso/workspace/ppc405/xilinx-ml405-ref/hdl/system.vhd" line 4057: Unconnected output port 'PLB_Srearbitrate' of component 'plb_wrapper'.
WARNING:Xst:753 - "/home/aalonso/workspace/ppc405/xilinx-ml405-ref/hdl/system.vhd" line 4057: Unconnected output port 'PLB_Sssize' of component 'plb_wrapper'.
WARNING:Xst:753 - "/home/aalonso/workspace/ppc405/xilinx-ml405-ref/hdl/system.vhd" line 4057: Unconnected output port 'PLB_Swait' of component 'plb_wrapper'.
WARNING:Xst:753 - "/home/aalonso/workspace/ppc405/xilinx-ml405-ref/hdl/system.vhd" line 4057: Unconnected output port 'PLB_SwrBTerm' of component 'plb_wrapper'.
WARNING:Xst:753 - "/home/aalonso/workspace/ppc405/xilinx-ml405-ref/hdl/system.vhd" line 4057: Unconnected output port 'PLB_SwrComp' of component 'plb_wrapper'.
WARNING:Xst:753 - "/home/aalonso/workspace/ppc405/xilinx-ml405-ref/hdl/system.vhd" line 4057: Unconnected output port 'PLB_SwrDAck' of component 'plb_wrapper'.
WARNING:Xst:753 - "/home/aalonso/workspace/ppc405/xilinx-ml405-ref/hdl/system.vhd" line 4057: Unconnected output port 'Bus_Error_Det' of component 'plb_wrapper'.
WARNING:Xst:753 - "/home/aalonso/workspace/ppc405/xilinx-ml405-ref/hdl/system.vhd" line 4211: Unconnected output port 'BRAM_Din_B' of component 'plb_bram_if_cntlr_1_bram_wrapper'.
WARNING:Xst:753 - "/home/aalonso/workspace/ppc405/xilinx-ml405-ref/hdl/system.vhd" line 4229: Unconnected output port 'IP2INTC_Irpt' of component 'leds_4bit_wrapper'.
WARNING:Xst:753 - "/home/aalonso/workspace/ppc405/xilinx-ml405-ref/hdl/system.vhd" line 4229: Unconnected output port 'GPIO2_IO_O' of component 'leds_4bit_wrapper'.
WARNING:Xst:753 - "/home/aalonso/workspace/ppc405/xilinx-ml405-ref/hdl/system.vhd" line 4229: Unconnected output port 'GPIO2_IO_T' of component 'leds_4bit_wrapper'.
WARNING:Xst:753 - "/home/aalonso/workspace/ppc405/xilinx-ml405-ref/hdl/system.vhd" line 4282: Unconnected output port 'IP2INTC_Irpt' of component 'leds_positions_wrapper'.
WARNING:Xst:753 - "/home/aalonso/workspace/ppc405/xilinx-ml405-ref/hdl/system.vhd" line 4282: Unconnected output port 'GPIO2_IO_O' of component 'leds_positions_wrapper'.
WARNING:Xst:753 - "/home/aalonso/workspace/ppc405/xilinx-ml405-ref/hdl/system.vhd" line 4282: Unconnected output port 'GPIO2_IO_T' of component 'leds_positions_wrapper'.
WARNING:Xst:753 - "/home/aalonso/workspace/ppc405/xilinx-ml405-ref/hdl/system.vhd" line 4335: Unconnected output port 'GPIO2_IO_O' of component 'push_buttons_position_wrapper'.
WARNING:Xst:753 - "/home/aalonso/workspace/ppc405/xilinx-ml405-ref/hdl/system.vhd" line 4335: Unconnected output port 'GPIO2_IO_T' of component 'push_buttons_position_wrapper'.
WARNING:Xst:753 - "/home/aalonso/workspace/ppc405/xilinx-ml405-ref/hdl/system.vhd" line 4388: Unconnected output port 'Gpo' of component 'iic_eeprom_wrapper'.
WARNING:Xst:753 - "/home/aalonso/workspace/ppc405/xilinx-ml405-ref/hdl/system.vhd" line 4498: Unconnected output port 'FSL0_M_Full' of component 'ddr_sdram_wrapper'.
WARNING:Xst:753 - "/home/aalonso/workspace/ppc405/xilinx-ml405-ref/hdl/system.vhd" line 4498: Unconnected output port 'FSL0_S_Data' of component 'ddr_sdram_wrapper'.
WARNING:Xst:753 - "/home/aalonso/workspace/ppc405/xilinx-ml405-ref/hdl/system.vhd" line 4498: Unconnected output port 'FSL0_S_Control' of component 'ddr_sdram_wrapper'.
WARNING:Xst:753 - "/home/aalonso/workspace/ppc405/xilinx-ml405-ref/hdl/system.vhd" line 4498: Unconnected output port 'FSL0_S_Exists' of component 'ddr_sdram_wrapper'.
WARNING:Xst:753 - "/home/aalonso/workspace/ppc405/xilinx-ml405-ref/hdl/system.vhd" line 4498: Unconnected output port 'FSL0_B_M_Full' of component 'ddr_sdram_wrapper'.
WARNING:Xst:753 - "/home/aalonso/workspace/ppc405/xilinx-ml405-ref/hdl/system.vhd" line 4498: Unconnected output port 'FSL0_B_S_Data' of component 'ddr_sdram_wrapper'.
WARNING:Xst:753 - "/home/aalonso/workspace/ppc405/xilinx-ml405-ref/hdl/system.vhd" line 4498: Unconnected output port 'FSL0_B_S_Control' of component 'ddr_sdram_wrapper'.
WARNING:Xst:753 - "/home/aalonso/workspace/ppc405/xilinx-ml405-ref/hdl/system.vhd" line 4498: Unconnected output port 'FSL0_B_S_Exists' of component 'ddr_sdram_wrapper'.
WARNING:Xst:753 - "/home/aalonso/workspace/ppc405/xilinx-ml405-ref/hdl/system.vhd" line 4498: Unconnected output port 'SDMA0_Rx_IntOut' of component 'ddr_sdram_wrapper'.
WARNING:Xst:753 - "/home/aalonso/workspace/ppc405/xilinx-ml405-ref/hdl/system.vhd" line 4498: Unconnected output port 'SDMA0_Tx_IntOut' of component 'ddr_sdram_wrapper'.
WARNING:Xst:753 - "/home/aalonso/workspace/ppc405/xilinx-ml405-ref/hdl/system.vhd" line 4498: Unconnected output port 'SDMA0_RstOut' of component 'ddr_sdram_wrapper'.
WARNING:Xst:753 - "/home/aalonso/workspace/ppc405/xilinx-ml405-ref/hdl/system.vhd" line 4498: Unconnected output port 'SDMA0_TX_D' of component 'ddr_sdram_wrapper'.
WARNING:Xst:753 - "/home/aalonso/workspace/ppc405/xilinx-ml405-ref/hdl/system.vhd" line 4498: Unconnected output port 'SDMA0_TX_Rem' of component 'ddr_sdram_wrapper'.
WARNING:Xst:753 - "/home/aalonso/workspace/ppc405/xilinx-ml405-ref/hdl/system.vhd" line 4498: Unconnected output port 'SDMA0_TX_SOF' of component 'ddr_sdram_wrapper'.
WARNING:Xst:753 - "/home/aalonso/workspace/ppc405/xilinx-ml405-ref/hdl/system.vhd" line 4498: Unconnected output port 'SDMA0_TX_EOF' of component 'ddr_sdram_wrapper'.
WARNING:Xst:753 - "/home/aalonso/workspace/ppc405/xilinx-ml405-ref/hdl/system.vhd" line 4498: Unconnected output port 'SDMA0_TX_SOP' of component 'ddr_sdram_wrapper'.
WARNING:Xst:753 - "/home/aalonso/workspace/ppc405/xilinx-ml405-ref/hdl/system.vhd" line 4498: Unconnected output port 'SDMA0_TX_EOP' of component 'ddr_sdram_wrapper'.
WARNING:Xst:753 - "/home/aalonso/workspace/ppc405/xilinx-ml405-ref/hdl/system.vhd" line 4498: Unconnected output port 'SDMA0_TX_Src_Rdy' of component 'ddr_sdram_wrapper'.
WARNING:Xst:753 - "/home/aalonso/workspace/ppc405/xilinx-ml405-ref/hdl/system.vhd" line 4498: Unconnected output port 'SDMA0_RX_Dst_Rdy' of component 'ddr_sdram_wrapper'.
WARNING:Xst:753 - "/home/aalonso/workspace/ppc405/xilinx-ml405-ref/hdl/system.vhd" line 4498: Unconnected output port 'SDMA_CTRL0_Sl_addrAck' of component 'ddr_sdram_wrapper'.
WARNING:Xst:753 - "/home/aalonso/workspace/ppc405/xilinx-ml405-ref/hdl/system.vhd" line 4498: Unconnected output port 'SDMA_CTRL0_Sl_SSize' of component 'ddr_sdram_wrapper'.
WARNING:Xst:753 - "/home/aalonso/workspace/ppc405/xilinx-ml405-ref/hdl/system.vhd" line 4498: Unconnected output port 'SDMA_CTRL0_Sl_wait' of component 'ddr_sdram_wrapper'.
WARNING:Xst:753 - "/home/aalonso/workspace/ppc405/xilinx-ml405-ref/hdl/system.vhd" line 4498: Unconnected output port 'SDMA_CTRL0_Sl_rearbitrate' of component 'ddr_sdram_wrapper'.
WARNING:Xst:753 - "/home/aalonso/workspace/ppc405/xilinx-ml405-ref/hdl/system.vhd" line 4498: Unconnected output port 'SDMA_CTRL0_Sl_wrDAck' of component 'ddr_sdram_wrapper'.
WARNING:Xst:753 - "/home/aalonso/workspace/ppc405/xilinx-ml405-ref/hdl/system.vhd" line 4498: Unconnected output port 'SDMA_CTRL0_Sl_wrComp' of component 'ddr_sdram_wrapper'.
WARNING:Xst:753 - "/home/aalonso/workspace/ppc405/xilinx-ml405-ref/hdl/system.vhd" line 4498: Unconnected output port 'SDMA_CTRL0_Sl_wrBTerm' of component 'ddr_sdram_wrapper'.
WARNING:Xst:753 - "/home/aalonso/workspace/ppc405/xilinx-ml405-ref/hdl/system.vhd" line 4498: Unconnected output port 'SDMA_CTRL0_Sl_rdDBus' of component 'ddr_sdram_wrapper'.
WARNING:Xst:753 - "/home/aalonso/workspace/ppc405/xilinx-ml405-ref/hdl/system.vhd" line 4498: Unconnected output port 'SDMA_CTRL0_Sl_rdWdAddr' of component 'ddr_sdram_wrapper'.
WARNING:Xst:753 - "/home/aalonso/workspace/ppc405/xilinx-ml405-ref/hdl/system.vhd" line 4498: Unconnected output port 'SDMA_CTRL0_Sl_rdDAck' of component 'ddr_sdram_wrapper'.
WARNING:Xst:753 - "/home/aalonso/workspace/ppc405/xilinx-ml405-ref/hdl/system.vhd" line 4498: Unconnected output port 'SDMA_CTRL0_Sl_rdComp' of component 'ddr_sdram_wrapper'.
WARNING:Xst:753 - "/home/aalonso/workspace/ppc405/xilinx-ml405-ref/hdl/system.vhd" line 4498: Unconnected output port 'SDMA_CTRL0_Sl_rdBTerm' of component 'ddr_sdram_wrapper'.
WARNING:Xst:753 - "/home/aalonso/workspace/ppc405/xilinx-ml405-ref/hdl/system.vhd" line 4498: Unconnected output port 'SDMA_CTRL0_Sl_MBusy' of component 'ddr_sdram_wrapper'.
WARNING:Xst:753 - "/home/aalonso/workspace/ppc405/xilinx-ml405-ref/hdl/system.vhd" line 4498: Unconnected output port 'SDMA_CTRL0_Sl_MRdErr' of component 'ddr_sdram_wrapper'.
WARNING:Xst:753 - "/home/aalonso/workspace/ppc405/xilinx-ml405-ref/hdl/system.vhd" line 4498: Unconnected output port 'SDMA_CTRL0_Sl_MWrErr' of component 'ddr_sdram_wrapper'.
WARNING:Xst:753 - "/home/aalonso/workspace/ppc405/xilinx-ml405-ref/hdl/system.vhd" line 4498: Unconnected output port 'SDMA_CTRL0_Sl_MIRQ' of component 'ddr_sdram_wrapper'.
WARNING:Xst:753 - "/home/aalonso/workspace/ppc405/xilinx-ml405-ref/hdl/system.vhd" line 4498: Unconnected output port 'PIM0_AddrAck' of component 'ddr_sdram_wrapper'.
WARNING:Xst:753 - "/home/aalonso/workspace/ppc405/xilinx-ml405-ref/hdl/system.vhd" line 4498: Unconnected output port 'PIM0_RdFIFO_Data' of component 'ddr_sdram_wrapper'.
WARNING:Xst:753 - "/home/aalonso/workspace/ppc405/xilinx-ml405-ref/hdl/system.vhd" line 4498: Unconnected output port 'PIM0_RdFIFO_RdWdAddr' of component 'ddr_sdram_wrapper'.
WARNING:Xst:753 - "/home/aalonso/workspace/ppc405/xilinx-ml405-ref/hdl/system.vhd" line 4498: Unconnected output port 'PIM0_WrFIFO_Empty' of component 'ddr_sdram_wrapper'.
WARNING:Xst:753 - "/home/aalonso/workspace/ppc405/xilinx-ml405-ref/hdl/system.vhd" line 4498: Unconnected output port 'PIM0_WrFIFO_AlmostFull' of component 'ddr_sdram_wrapper'.
WARNING:Xst:753 - "/home/aalonso/workspace/ppc405/xilinx-ml405-ref/hdl/system.vhd" line 4498: Unconnected output port 'PIM0_RdFIFO_Empty' of component 'ddr_sdram_wrapper'.
WARNING:Xst:753 - "/home/aalonso/workspace/ppc405/xilinx-ml405-ref/hdl/system.vhd" line 4498: Unconnected output port 'PIM0_RdFIFO_Latency' of component 'ddr_sdram_wrapper'.
WARNING:Xst:753 - "/home/aalonso/workspace/ppc405/xilinx-ml405-ref/hdl/system.vhd" line 4498: Unconnected output port 'PIM0_InitDone' of component 'ddr_sdram_wrapper'.
WARNING:Xst:753 - "/home/aalonso/workspace/ppc405/xilinx-ml405-ref/hdl/system.vhd" line 4498: Unconnected output port 'PPC440MC0_MCMIReadData' of component 'ddr_sdram_wrapper'.
WARNING:Xst:753 - "/home/aalonso/workspace/ppc405/xilinx-ml405-ref/hdl/system.vhd" line 4498: Unconnected output port 'PPC440MC0_MCMIReadDataValid' of component 'ddr_sdram_wrapper'.
WARNING:Xst:753 - "/home/aalonso/workspace/ppc405/xilinx-ml405-ref/hdl/system.vhd" line 4498: Unconnected output port 'PPC440MC0_MCMIReadDataErr' of component 'ddr_sdram_wrapper'.
WARNING:Xst:753 - "/home/aalonso/workspace/ppc405/xilinx-ml405-ref/hdl/system.vhd" line 4498: Unconnected output port 'PPC440MC0_MCMIAddrReadyToAccept' of component 'ddr_sdram_wrapper'.
WARNING:Xst:753 - "/home/aalonso/workspace/ppc405/xilinx-ml405-ref/hdl/system.vhd" line 4498: Unconnected output port 'VFBC0_Cmd_Full' of component 'ddr_sdram_wrapper'.
WARNING:Xst:753 - "/home/aalonso/workspace/ppc405/xilinx-ml405-ref/hdl/system.vhd" line 4498: Unconnected output port 'VFBC0_Cmd_Almost_Full' of component 'ddr_sdram_wrapper'.
WARNING:Xst:753 - "/home/aalonso/workspace/ppc405/xilinx-ml405-ref/hdl/system.vhd" line 4498: Unconnected output port 'VFBC0_Cmd_Idle' of component 'ddr_sdram_wrapper'.
WARNING:Xst:753 - "/home/aalonso/workspace/ppc405/xilinx-ml405-ref/hdl/system.vhd" line 4498: Unconnected output port 'VFBC0_Wd_Full' of component 'ddr_sdram_wrapper'.
WARNING:Xst:753 - "/home/aalonso/workspace/ppc405/xilinx-ml405-ref/hdl/system.vhd" line 4498: Unconnected output port 'VFBC0_Wd_Almost_Full' of component 'ddr_sdram_wrapper'.
WARNING:Xst:753 - "/home/aalonso/workspace/ppc405/xilinx-ml405-ref/hdl/system.vhd" line 4498: Unconnected output port 'VFBC0_Rd_Data' of component 'ddr_sdram_wrapper'.
WARNING:Xst:753 - "/home/aalonso/workspace/ppc405/xilinx-ml405-ref/hdl/system.vhd" line 4498: Unconnected output port 'VFBC0_Rd_Empty' of component 'ddr_sdram_wrapper'.
WARNING:Xst:753 - "/home/aalonso/workspace/ppc405/xilinx-ml405-ref/hdl/system.vhd" line 4498: Unconnected output port 'VFBC0_Rd_Almost_Empty' of component 'ddr_sdram_wrapper'.
WARNING:Xst:753 - "/home/aalonso/workspace/ppc405/xilinx-ml405-ref/hdl/system.vhd" line 4498: Unconnected output port 'MCB0_cmd_empty' of component 'ddr_sdram_wrapper'.
WARNING:Xst:753 - "/home/aalonso/workspace/ppc405/xilinx-ml405-ref/hdl/system.vhd" line 4498: Unconnected output port 'MCB0_cmd_full' of component 'ddr_sdram_wrapper'.
WARNING:Xst:753 - "/home/aalonso/workspace/ppc405/xilinx-ml405-ref/hdl/system.vhd" line 4498: Unconnected output port 'MCB0_wr_full' of component 'ddr_sdram_wrapper'.
WARNING:Xst:753 - "/home/aalonso/workspace/ppc405/xilinx-ml405-ref/hdl/system.vhd" line 4498: Unconnected output port 'MCB0_wr_empty' of component 'ddr_sdram_wrapper'.
WARNING:Xst:753 - "/home/aalonso/workspace/ppc405/xilinx-ml405-ref/hdl/system.vhd" line 4498: Unconnected output port 'MCB0_wr_count' of component 'ddr_sdram_wrapper'.
WARNING:Xst:753 - "/home/aalonso/workspace/ppc405/xilinx-ml405-ref/hdl/system.vhd" line 4498: Unconnected output port 'MCB0_wr_underrun' of component 'ddr_sdram_wrapper'.
WARNING:Xst:753 - "/home/aalonso/workspace/ppc405/xilinx-ml405-ref/hdl/system.vhd" line 4498: Unconnected output port 'MCB0_wr_error' of component 'ddr_sdram_wrapper'.
WARNING:Xst:753 - "/home/aalonso/workspace/ppc405/xilinx-ml405-ref/hdl/system.vhd" line 4498: Unconnected output port 'MCB0_rd_data' of component 'ddr_sdram_wrapper'.
WARNING:Xst:753 - "/home/aalonso/workspace/ppc405/xilinx-ml405-ref/hdl/system.vhd" line 4498: Unconnected output port 'MCB0_rd_full' of component 'ddr_sdram_wrapper'.
WARNING:Xst:753 - "/home/aalonso/workspace/ppc405/xilinx-ml405-ref/hdl/system.vhd" line 4498: Unconnected output port 'MCB0_rd_empty' of component 'ddr_sdram_wrapper'.
WARNING:Xst:753 - "/home/aalonso/workspace/ppc405/xilinx-ml405-ref/hdl/system.vhd" line 4498: Unconnected output port 'MCB0_rd_count' of component 'ddr_sdram_wrapper'.
WARNING:Xst:753 - "/home/aalonso/workspace/ppc405/xilinx-ml405-ref/hdl/system.vhd" line 4498: Unconnected output port 'MCB0_rd_overflow' of component 'ddr_sdram_wrapper'.
WARNING:Xst:753 - "/home/aalonso/workspace/ppc405/xilinx-ml405-ref/hdl/system.vhd" line 4498: Unconnected output port 'MCB0_rd_error' of component 'ddr_sdram_wrapper'.
WARNING:Xst:753 - "/home/aalonso/workspace/ppc405/xilinx-ml405-ref/hdl/system.vhd" line 4498: Unconnected output port 'FSL1_M_Full' of component 'ddr_sdram_wrapper'.
WARNING:Xst:753 - "/home/aalonso/workspace/ppc405/xilinx-ml405-ref/hdl/system.vhd" line 4498: Unconnected output port 'FSL1_S_Data' of component 'ddr_sdram_wrapper'.
WARNING:Xst:753 - "/home/aalonso/workspace/ppc405/xilinx-ml405-ref/hdl/system.vhd" line 4498: Unconnected output port 'FSL1_S_Control' of component 'ddr_sdram_wrapper'.
WARNING:Xst:753 - "/home/aalonso/workspace/ppc405/xilinx-ml405-ref/hdl/system.vhd" line 4498: Unconnected output port 'FSL1_S_Exists' of component 'ddr_sdram_wrapper'.
WARNING:Xst:753 - "/home/aalonso/workspace/ppc405/xilinx-ml405-ref/hdl/system.vhd" line 4498: Unconnected output port 'FSL1_B_M_Full' of component 'ddr_sdram_wrapper'.
WARNING:Xst:753 - "/home/aalonso/workspace/ppc405/xilinx-ml405-ref/hdl/system.vhd" line 4498: Unconnected output port 'FSL1_B_S_Data' of component 'ddr_sdram_wrapper'.
WARNING:Xst:753 - "/home/aalonso/workspace/ppc405/xilinx-ml405-ref/hdl/system.vhd" line 4498: Unconnected output port 'FSL1_B_S_Control' of component 'ddr_sdram_wrapper'.
WARNING:Xst:753 - "/home/aalonso/workspace/ppc405/xilinx-ml405-ref/hdl/system.vhd" line 4498: Unconnected output port 'FSL1_B_S_Exists' of component 'ddr_sdram_wrapper'.
WARNING:Xst:753 - "/home/aalonso/workspace/ppc405/xilinx-ml405-ref/hdl/system.vhd" line 4498: Unconnected output port 'SDMA1_Rx_IntOut' of component 'ddr_sdram_wrapper'.
WARNING:Xst:753 - "/home/aalonso/workspace/ppc405/xilinx-ml405-ref/hdl/system.vhd" line 4498: Unconnected output port 'SDMA1_Tx_IntOut' of component 'ddr_sdram_wrapper'.
WARNING:Xst:753 - "/home/aalonso/workspace/ppc405/xilinx-ml405-ref/hdl/system.vhd" line 4498: Unconnected output port 'SDMA1_RstOut' of component 'ddr_sdram_wrapper'.
WARNING:Xst:753 - "/home/aalonso/workspace/ppc405/xilinx-ml405-ref/hdl/system.vhd" line 4498: Unconnected output port 'SDMA1_TX_D' of component 'ddr_sdram_wrapper'.
WARNING:Xst:753 - "/home/aalonso/workspace/ppc405/xilinx-ml405-ref/hdl/system.vhd" line 4498: Unconnected output port 'SDMA1_TX_Rem' of component 'ddr_sdram_wrapper'.
WARNING:Xst:753 - "/home/aalonso/workspace/ppc405/xilinx-ml405-ref/hdl/system.vhd" line 4498: Unconnected output port 'SDMA1_TX_SOF' of component 'ddr_sdram_wrapper'.
WARNING:Xst:753 - "/home/aalonso/workspace/ppc405/xilinx-ml405-ref/hdl/system.vhd" line 4498: Unconnected output port 'SDMA1_TX_EOF' of component 'ddr_sdram_wrapper'.
WARNING:Xst:753 - "/home/aalonso/workspace/ppc405/xilinx-ml405-ref/hdl/system.vhd" line 4498: Unconnected output port 'SDMA1_TX_SOP' of component 'ddr_sdram_wrapper'.
WARNING:Xst:753 - "/home/aalonso/workspace/ppc405/xilinx-ml405-ref/hdl/system.vhd" line 4498: Unconnected output port 'SDMA1_TX_EOP' of component 'ddr_sdram_wrapper'.
WARNING:Xst:753 - "/home/aalonso/workspace/ppc405/xilinx-ml405-ref/hdl/system.vhd" line 4498: Unconnected output port 'SDMA1_TX_Src_Rdy' of component 'ddr_sdram_wrapper'.
WARNING:Xst:753 - "/home/aalonso/workspace/ppc405/xilinx-ml405-ref/hdl/system.vhd" line 4498: Unconnected output port 'SDMA1_RX_Dst_Rdy' of component 'ddr_sdram_wrapper'.
WARNING:Xst:753 - "/home/aalonso/workspace/ppc405/xilinx-ml405-ref/hdl/system.vhd" line 4498: Unconnected output port 'SDMA_CTRL1_Sl_addrAck' of component 'ddr_sdram_wrapper'.
WARNING:Xst:753 - "/home/aalonso/workspace/ppc405/xilinx-ml405-ref/hdl/system.vhd" line 4498: Unconnected output port 'SDMA_CTRL1_Sl_SSize' of component 'ddr_sdram_wrapper'.
WARNING:Xst:753 - "/home/aalonso/workspace/ppc405/xilinx-ml405-ref/hdl/system.vhd" line 4498: Unconnected output port 'SDMA_CTRL1_Sl_wait' of component 'ddr_sdram_wrapper'.
WARNING:Xst:753 - "/home/aalonso/workspace/ppc405/xilinx-ml405-ref/hdl/system.vhd" line 4498: Unconnected output port 'SDMA_CTRL1_Sl_rearbitrate' of component 'ddr_sdram_wrapper'.
WARNING:Xst:753 - "/home/aalonso/workspace/ppc405/xilinx-ml405-ref/hdl/system.vhd" line 4498: Unconnected output port 'SDMA_CTRL1_Sl_wrDAck' of component 'ddr_sdram_wrapper'.
WARNING:Xst:753 - "/home/aalonso/workspace/ppc405/xilinx-ml405-ref/hdl/system.vhd" line 4498: Unconnected output port 'SDMA_CTRL1_Sl_wrComp' of component 'ddr_sdram_wrapper'.
WARNING:Xst:753 - "/home/aalonso/workspace/ppc405/xilinx-ml405-ref/hdl/system.vhd" line 4498: Unconnected output port 'SDMA_CTRL1_Sl_wrBTerm' of component 'ddr_sdram_wrapper'.
WARNING:Xst:753 - "/home/aalonso/workspace/ppc405/xilinx-ml405-ref/hdl/system.vhd" line 4498: Unconnected output port 'SDMA_CTRL1_Sl_rdDBus' of component 'ddr_sdram_wrapper'.
WARNING:Xst:753 - "/home/aalonso/workspace/ppc405/xilinx-ml405-ref/hdl/system.vhd" line 4498: Unconnected output port 'SDMA_CTRL1_Sl_rdWdAddr' of component 'ddr_sdram_wrapper'.
WARNING:Xst:753 - "/home/aalonso/workspace/ppc405/xilinx-ml405-ref/hdl/system.vhd" line 4498: Unconnected output port 'SDMA_CTRL1_Sl_rdDAck' of component 'ddr_sdram_wrapper'.
WARNING:Xst:753 - "/home/aalonso/workspace/ppc405/xilinx-ml405-ref/hdl/system.vhd" line 4498: Unconnected output port 'SDMA_CTRL1_Sl_rdComp' of component 'ddr_sdram_wrapper'.
WARNING:Xst:753 - "/home/aalonso/workspace/ppc405/xilinx-ml405-ref/hdl/system.vhd" line 4498: Unconnected output port 'SDMA_CTRL1_Sl_rdBTerm' of component 'ddr_sdram_wrapper'.
WARNING:Xst:753 - "/home/aalonso/workspace/ppc405/xilinx-ml405-ref/hdl/system.vhd" line 4498: Unconnected output port 'SDMA_CTRL1_Sl_MBusy' of component 'ddr_sdram_wrapper'.
WARNING:Xst:753 - "/home/aalonso/workspace/ppc405/xilinx-ml405-ref/hdl/system.vhd" line 4498: Unconnected output port 'SDMA_CTRL1_Sl_MRdErr' of component 'ddr_sdram_wrapper'.
WARNING:Xst:753 - "/home/aalonso/workspace/ppc405/xilinx-ml405-ref/hdl/system.vhd" line 4498: Unconnected output port 'SDMA_CTRL1_Sl_MWrErr' of component 'ddr_sdram_wrapper'.
WARNING:Xst:753 - "/home/aalonso/workspace/ppc405/xilinx-ml405-ref/hdl/system.vhd" line 4498: Unconnected output port 'SDMA_CTRL1_Sl_MIRQ' of component 'ddr_sdram_wrapper'.
WARNING:Xst:753 - "/home/aalonso/workspace/ppc405/xilinx-ml405-ref/hdl/system.vhd" line 4498: Unconnected output port 'PIM1_AddrAck' of component 'ddr_sdram_wrapper'.
WARNING:Xst:753 - "/home/aalonso/workspace/ppc405/xilinx-ml405-ref/hdl/system.vhd" line 4498: Unconnected output port 'PIM1_RdFIFO_Data' of component 'ddr_sdram_wrapper'.
WARNING:Xst:753 - "/home/aalonso/workspace/ppc405/xilinx-ml405-ref/hdl/system.vhd" line 4498: Unconnected output port 'PIM1_RdFIFO_RdWdAddr' of component 'ddr_sdram_wrapper'.
WARNING:Xst:753 - "/home/aalonso/workspace/ppc405/xilinx-ml405-ref/hdl/system.vhd" line 4498: Unconnected output port 'PIM1_WrFIFO_Empty' of component 'ddr_sdram_wrapper'.
WARNING:Xst:753 - "/home/aalonso/workspace/ppc405/xilinx-ml405-ref/hdl/system.vhd" line 4498: Unconnected output port 'PIM1_WrFIFO_AlmostFull' of component 'ddr_sdram_wrapper'.
WARNING:Xst:753 - "/home/aalonso/workspace/ppc405/xilinx-ml405-ref/hdl/system.vhd" line 4498: Unconnected output port 'PIM1_RdFIFO_Empty' of component 'ddr_sdram_wrapper'.
WARNING:Xst:753 - "/home/aalonso/workspace/ppc405/xilinx-ml405-ref/hdl/system.vhd" line 4498: Unconnected output port 'PIM1_RdFIFO_Latency' of component 'ddr_sdram_wrapper'.
WARNING:Xst:753 - "/home/aalonso/workspace/ppc405/xilinx-ml405-ref/hdl/system.vhd" line 4498: Unconnected output port 'PIM1_InitDone' of component 'ddr_sdram_wrapper'.
WARNING:Xst:753 - "/home/aalonso/workspace/ppc405/xilinx-ml405-ref/hdl/system.vhd" line 4498: Unconnected output port 'PPC440MC1_MCMIReadData' of component 'ddr_sdram_wrapper'.
WARNING:Xst:753 - "/home/aalonso/workspace/ppc405/xilinx-ml405-ref/hdl/system.vhd" line 4498: Unconnected output port 'PPC440MC1_MCMIReadDataValid' of component 'ddr_sdram_wrapper'.
WARNING:Xst:753 - "/home/aalonso/workspace/ppc405/xilinx-ml405-ref/hdl/system.vhd" line 4498: Unconnected output port 'PPC440MC1_MCMIReadDataErr' of component 'ddr_sdram_wrapper'.
WARNING:Xst:753 - "/home/aalonso/workspace/ppc405/xilinx-ml405-ref/hdl/system.vhd" line 4498: Unconnected output port 'PPC440MC1_MCMIAddrReadyToAccept' of component 'ddr_sdram_wrapper'.
WARNING:Xst:753 - "/home/aalonso/workspace/ppc405/xilinx-ml405-ref/hdl/system.vhd" line 4498: Unconnected output port 'VFBC1_Cmd_Full' of component 'ddr_sdram_wrapper'.
WARNING:Xst:753 - "/home/aalonso/workspace/ppc405/xilinx-ml405-ref/hdl/system.vhd" line 4498: Unconnected output port 'VFBC1_Cmd_Almost_Full' of component 'ddr_sdram_wrapper'.
WARNING:Xst:753 - "/home/aalonso/workspace/ppc405/xilinx-ml405-ref/hdl/system.vhd" line 4498: Unconnected output port 'VFBC1_Cmd_Idle' of component 'ddr_sdram_wrapper'.
WARNING:Xst:753 - "/home/aalonso/workspace/ppc405/xilinx-ml405-ref/hdl/system.vhd" line 4498: Unconnected output port 'VFBC1_Wd_Full' of component 'ddr_sdram_wrapper'.
WARNING:Xst:753 - "/home/aalonso/workspace/ppc405/xilinx-ml405-ref/hdl/system.vhd" line 4498: Unconnected output port 'VFBC1_Wd_Almost_Full' of component 'ddr_sdram_wrapper'.
WARNING:Xst:753 - "/home/aalonso/workspace/ppc405/xilinx-ml405-ref/hdl/system.vhd" line 4498: Unconnected output port 'VFBC1_Rd_Data' of component 'ddr_sdram_wrapper'.
WARNING:Xst:753 - "/home/aalonso/workspace/ppc405/xilinx-ml405-ref/hdl/system.vhd" line 4498: Unconnected output port 'VFBC1_Rd_Empty' of component 'ddr_sdram_wrapper'.
WARNING:Xst:753 - "/home/aalonso/workspace/ppc405/xilinx-ml405-ref/hdl/system.vhd" line 4498: Unconnected output port 'VFBC1_Rd_Almost_Empty' of component 'ddr_sdram_wrapper'.
WARNING:Xst:753 - "/home/aalonso/workspace/ppc405/xilinx-ml405-ref/hdl/system.vhd" line 4498: Unconnected output port 'MCB1_cmd_empty' of component 'ddr_sdram_wrapper'.
WARNING:Xst:753 - "/home/aalonso/workspace/ppc405/xilinx-ml405-ref/hdl/system.vhd" line 4498: Unconnected output port 'MCB1_cmd_full' of component 'ddr_sdram_wrapper'.
WARNING:Xst:753 - "/home/aalonso/workspace/ppc405/xilinx-ml405-ref/hdl/system.vhd" line 4498: Unconnected output port 'MCB1_wr_full' of component 'ddr_sdram_wrapper'.
WARNING:Xst:753 - "/home/aalonso/workspace/ppc405/xilinx-ml405-ref/hdl/system.vhd" line 4498: Unconnected output port 'MCB1_wr_empty' of component 'ddr_sdram_wrapper'.
WARNING:Xst:753 - "/home/aalonso/workspace/ppc405/xilinx-ml405-ref/hdl/system.vhd" line 4498: Unconnected output port 'MCB1_wr_count' of component 'ddr_sdram_wrapper'.
WARNING:Xst:753 - "/home/aalonso/workspace/ppc405/xilinx-ml405-ref/hdl/system.vhd" line 4498: Unconnected output port 'MCB1_wr_underrun' of component 'ddr_sdram_wrapper'.
WARNING:Xst:753 - "/home/aalonso/workspace/ppc405/xilinx-ml405-ref/hdl/system.vhd" line 4498: Unconnected output port 'MCB1_wr_error' of component 'ddr_sdram_wrapper'.
WARNING:Xst:753 - "/home/aalonso/workspace/ppc405/xilinx-ml405-ref/hdl/system.vhd" line 4498: Unconnected output port 'MCB1_rd_data' of component 'ddr_sdram_wrapper'.
WARNING:Xst:753 - "/home/aalonso/workspace/ppc405/xilinx-ml405-ref/hdl/system.vhd" line 4498: Unconnected output port 'MCB1_rd_full' of component 'ddr_sdram_wrapper'.
WARNING:Xst:753 - "/home/aalonso/workspace/ppc405/xilinx-ml405-ref/hdl/system.vhd" line 4498: Unconnected output port 'MCB1_rd_empty' of component 'ddr_sdram_wrapper'.
WARNING:Xst:753 - "/home/aalonso/workspace/ppc405/xilinx-ml405-ref/hdl/system.vhd" line 4498: Unconnected output port 'MCB1_rd_count' of component 'ddr_sdram_wrapper'.
WARNING:Xst:753 - "/home/aalonso/workspace/ppc405/xilinx-ml405-ref/hdl/system.vhd" line 4498: Unconnected output port 'MCB1_rd_overflow' of component 'ddr_sdram_wrapper'.
WARNING:Xst:753 - "/home/aalonso/workspace/ppc405/xilinx-ml405-ref/hdl/system.vhd" line 4498: Unconnected output port 'MCB1_rd_error' of component 'ddr_sdram_wrapper'.
WARNING:Xst:753 - "/home/aalonso/workspace/ppc405/xilinx-ml405-ref/hdl/system.vhd" line 4498: Unconnected output port 'FSL2_M_Full' of component 'ddr_sdram_wrapper'.
WARNING:Xst:753 - "/home/aalonso/workspace/ppc405/xilinx-ml405-ref/hdl/system.vhd" line 4498: Unconnected output port 'FSL2_S_Data' of component 'ddr_sdram_wrapper'.
WARNING:Xst:753 - "/home/aalonso/workspace/ppc405/xilinx-ml405-ref/hdl/system.vhd" line 4498: Unconnected output port 'FSL2_S_Control' of component 'ddr_sdram_wrapper'.
WARNING:Xst:753 - "/home/aalonso/workspace/ppc405/xilinx-ml405-ref/hdl/system.vhd" line 4498: Unconnected output port 'FSL2_S_Exists' of component 'ddr_sdram_wrapper'.
WARNING:Xst:753 - "/home/aalonso/workspace/ppc405/xilinx-ml405-ref/hdl/system.vhd" line 4498: Unconnected output port 'FSL2_B_M_Full' of component 'ddr_sdram_wrapper'.
WARNING:Xst:753 - "/home/aalonso/workspace/ppc405/xilinx-ml405-ref/hdl/system.vhd" line 4498: Unconnected output port 'FSL2_B_S_Data' of component 'ddr_sdram_wrapper'.
WARNING:Xst:753 - "/home/aalonso/workspace/ppc405/xilinx-ml405-ref/hdl/system.vhd" line 4498: Unconnected output port 'FSL2_B_S_Control' of component 'ddr_sdram_wrapper'.
WARNING:Xst:753 - "/home/aalonso/workspace/ppc405/xilinx-ml405-ref/hdl/system.vhd" line 4498: Unconnected output port 'FSL2_B_S_Exists' of component 'ddr_sdram_wrapper'.
WARNING:Xst:753 - "/home/aalonso/workspace/ppc405/xilinx-ml405-ref/hdl/system.vhd" line 4498: Unconnected output port 'SPLB2_Sl_addrAck' of component 'ddr_sdram_wrapper'.
WARNING:Xst:753 - "/home/aalonso/workspace/ppc405/xilinx-ml405-ref/hdl/system.vhd" line 4498: Unconnected output port 'SPLB2_Sl_SSize' of component 'ddr_sdram_wrapper'.
WARNING:Xst:753 - "/home/aalonso/workspace/ppc405/xilinx-ml405-ref/hdl/system.vhd" line 4498: Unconnected output port 'SPLB2_Sl_wait' of component 'ddr_sdram_wrapper'.
WARNING:Xst:753 - "/home/aalonso/workspace/ppc405/xilinx-ml405-ref/hdl/system.vhd" line 4498: Unconnected output port 'SPLB2_Sl_rearbitrate' of component 'ddr_sdram_wrapper'.
WARNING:Xst:753 - "/home/aalonso/workspace/ppc405/xilinx-ml405-ref/hdl/system.vhd" line 4498: Unconnected output port 'SPLB2_Sl_wrDAck' of component 'ddr_sdram_wrapper'.
WARNING:Xst:753 - "/home/aalonso/workspace/ppc405/xilinx-ml405-ref/hdl/system.vhd" line 4498: Unconnected output port 'SPLB2_Sl_wrComp' of component 'ddr_sdram_wrapper'.
WARNING:Xst:753 - "/home/aalonso/workspace/ppc405/xilinx-ml405-ref/hdl/system.vhd" line 4498: Unconnected output port 'SPLB2_Sl_wrBTerm' of component 'ddr_sdram_wrapper'.
WARNING:Xst:753 - "/home/aalonso/workspace/ppc405/xilinx-ml405-ref/hdl/system.vhd" line 4498: Unconnected output port 'SPLB2_Sl_rdDBus' of component 'ddr_sdram_wrapper'.
WARNING:Xst:753 - "/home/aalonso/workspace/ppc405/xilinx-ml405-ref/hdl/system.vhd" line 4498: Unconnected output port 'SPLB2_Sl_rdWdAddr' of component 'ddr_sdram_wrapper'.
WARNING:Xst:753 - "/home/aalonso/workspace/ppc405/xilinx-ml405-ref/hdl/system.vhd" line 4498: Unconnected output port 'SPLB2_Sl_rdDAck' of component 'ddr_sdram_wrapper'.
WARNING:Xst:753 - "/home/aalonso/workspace/ppc405/xilinx-ml405-ref/hdl/system.vhd" line 4498: Unconnected output port 'SPLB2_Sl_rdComp' of component 'ddr_sdram_wrapper'.
WARNING:Xst:753 - "/home/aalonso/workspace/ppc405/xilinx-ml405-ref/hdl/system.vhd" line 4498: Unconnected output port 'SPLB2_Sl_rdBTerm' of component 'ddr_sdram_wrapper'.
WARNING:Xst:753 - "/home/aalonso/workspace/ppc405/xilinx-ml405-ref/hdl/system.vhd" line 4498: Unconnected output port 'SPLB2_Sl_MBusy' of component 'ddr_sdram_wrapper'.
WARNING:Xst:753 - "/home/aalonso/workspace/ppc405/xilinx-ml405-ref/hdl/system.vhd" line 4498: Unconnected output port 'SPLB2_Sl_MRdErr' of component 'ddr_sdram_wrapper'.
WARNING:Xst:753 - "/home/aalonso/workspace/ppc405/xilinx-ml405-ref/hdl/system.vhd" line 4498: Unconnected output port 'SPLB2_Sl_MWrErr' of component 'ddr_sdram_wrapper'.
WARNING:Xst:753 - "/home/aalonso/workspace/ppc405/xilinx-ml405-ref/hdl/system.vhd" line 4498: Unconnected output port 'SPLB2_Sl_MIRQ' of component 'ddr_sdram_wrapper'.
WARNING:Xst:753 - "/home/aalonso/workspace/ppc405/xilinx-ml405-ref/hdl/system.vhd" line 4498: Unconnected output port 'PIM2_AddrAck' of component 'ddr_sdram_wrapper'.
WARNING:Xst:753 - "/home/aalonso/workspace/ppc405/xilinx-ml405-ref/hdl/system.vhd" line 4498: Unconnected output port 'PIM2_RdFIFO_Data' of component 'ddr_sdram_wrapper'.
WARNING:Xst:753 - "/home/aalonso/workspace/ppc405/xilinx-ml405-ref/hdl/system.vhd" line 4498: Unconnected output port 'PIM2_RdFIFO_RdWdAddr' of component 'ddr_sdram_wrapper'.
WARNING:Xst:753 - "/home/aalonso/workspace/ppc405/xilinx-ml405-ref/hdl/system.vhd" line 4498: Unconnected output port 'PIM2_WrFIFO_Empty' of component 'ddr_sdram_wrapper'.
WARNING:Xst:753 - "/home/aalonso/workspace/ppc405/xilinx-ml405-ref/hdl/system.vhd" line 4498: Unconnected output port 'PIM2_WrFIFO_AlmostFull' of component 'ddr_sdram_wrapper'.
WARNING:Xst:753 - "/home/aalonso/workspace/ppc405/xilinx-ml405-ref/hdl/system.vhd" line 4498: Unconnected output port 'PIM2_RdFIFO_Empty' of component 'ddr_sdram_wrapper'.
WARNING:Xst:753 - "/home/aalonso/workspace/ppc405/xilinx-ml405-ref/hdl/system.vhd" line 4498: Unconnected output port 'PIM2_RdFIFO_Latency' of component 'ddr_sdram_wrapper'.
WARNING:Xst:753 - "/home/aalonso/workspace/ppc405/xilinx-ml405-ref/hdl/system.vhd" line 4498: Unconnected output port 'PIM2_InitDone' of component 'ddr_sdram_wrapper'.
WARNING:Xst:753 - "/home/aalonso/workspace/ppc405/xilinx-ml405-ref/hdl/system.vhd" line 4498: Unconnected output port 'PPC440MC2_MCMIReadData' of component 'ddr_sdram_wrapper'.
WARNING:Xst:753 - "/home/aalonso/workspace/ppc405/xilinx-ml405-ref/hdl/system.vhd" line 4498: Unconnected output port 'PPC440MC2_MCMIReadDataValid' of component 'ddr_sdram_wrapper'.
WARNING:Xst:753 - "/home/aalonso/workspace/ppc405/xilinx-ml405-ref/hdl/system.vhd" line 4498: Unconnected output port 'PPC440MC2_MCMIReadDataErr' of component 'ddr_sdram_wrapper'.
WARNING:Xst:753 - "/home/aalonso/workspace/ppc405/xilinx-ml405-ref/hdl/system.vhd" line 4498: Unconnected output port 'PPC440MC2_MCMIAddrReadyToAccept' of component 'ddr_sdram_wrapper'.
WARNING:Xst:753 - "/home/aalonso/workspace/ppc405/xilinx-ml405-ref/hdl/system.vhd" line 4498: Unconnected output port 'VFBC2_Cmd_Full' of component 'ddr_sdram_wrapper'.
WARNING:Xst:753 - "/home/aalonso/workspace/ppc405/xilinx-ml405-ref/hdl/system.vhd" line 4498: Unconnected output port 'VFBC2_Cmd_Almost_Full' of component 'ddr_sdram_wrapper'.
WARNING:Xst:753 - "/home/aalonso/workspace/ppc405/xilinx-ml405-ref/hdl/system.vhd" line 4498: Unconnected output port 'VFBC2_Cmd_Idle' of component 'ddr_sdram_wrapper'.
WARNING:Xst:753 - "/home/aalonso/workspace/ppc405/xilinx-ml405-ref/hdl/system.vhd" line 4498: Unconnected output port 'VFBC2_Wd_Full' of component 'ddr_sdram_wrapper'.
WARNING:Xst:753 - "/home/aalonso/workspace/ppc405/xilinx-ml405-ref/hdl/system.vhd" line 4498: Unconnected output port 'VFBC2_Wd_Almost_Full' of component 'ddr_sdram_wrapper'.
WARNING:Xst:753 - "/home/aalonso/workspace/ppc405/xilinx-ml405-ref/hdl/system.vhd" line 4498: Unconnected output port 'VFBC2_Rd_Data' of component 'ddr_sdram_wrapper'.
WARNING:Xst:753 - "/home/aalonso/workspace/ppc405/xilinx-ml405-ref/hdl/system.vhd" line 4498: Unconnected output port 'VFBC2_Rd_Empty' of component 'ddr_sdram_wrapper'.
WARNING:Xst:753 - "/home/aalonso/workspace/ppc405/xilinx-ml405-ref/hdl/system.vhd" line 4498: Unconnected output port 'VFBC2_Rd_Almost_Empty' of component 'ddr_sdram_wrapper'.
WARNING:Xst:753 - "/home/aalonso/workspace/ppc405/xilinx-ml405-ref/hdl/system.vhd" line 4498: Unconnected output port 'MCB2_cmd_empty' of component 'ddr_sdram_wrapper'.
WARNING:Xst:753 - "/home/aalonso/workspace/ppc405/xilinx-ml405-ref/hdl/system.vhd" line 4498: Unconnected output port 'MCB2_cmd_full' of component 'ddr_sdram_wrapper'.
WARNING:Xst:753 - "/home/aalonso/workspace/ppc405/xilinx-ml405-ref/hdl/system.vhd" line 4498: Unconnected output port 'MCB2_wr_full' of component 'ddr_sdram_wrapper'.
WARNING:Xst:753 - "/home/aalonso/workspace/ppc405/xilinx-ml405-ref/hdl/system.vhd" line 4498: Unconnected output port 'MCB2_wr_empty' of component 'ddr_sdram_wrapper'.
WARNING:Xst:753 - "/home/aalonso/workspace/ppc405/xilinx-ml405-ref/hdl/system.vhd" line 4498: Unconnected output port 'MCB2_wr_count' of component 'ddr_sdram_wrapper'.
WARNING:Xst:753 - "/home/aalonso/workspace/ppc405/xilinx-ml405-ref/hdl/system.vhd" line 4498: Unconnected output port 'MCB2_wr_underrun' of component 'ddr_sdram_wrapper'.
WARNING:Xst:753 - "/home/aalonso/workspace/ppc405/xilinx-ml405-ref/hdl/system.vhd" line 4498: Unconnected output port 'MCB2_wr_error' of component 'ddr_sdram_wrapper'.
WARNING:Xst:753 - "/home/aalonso/workspace/ppc405/xilinx-ml405-ref/hdl/system.vhd" line 4498: Unconnected output port 'MCB2_rd_data' of component 'ddr_sdram_wrapper'.
WARNING:Xst:753 - "/home/aalonso/workspace/ppc405/xilinx-ml405-ref/hdl/system.vhd" line 4498: Unconnected output port 'MCB2_rd_full' of component 'ddr_sdram_wrapper'.
WARNING:Xst:753 - "/home/aalonso/workspace/ppc405/xilinx-ml405-ref/hdl/system.vhd" line 4498: Unconnected output port 'MCB2_rd_empty' of component 'ddr_sdram_wrapper'.
WARNING:Xst:753 - "/home/aalonso/workspace/ppc405/xilinx-ml405-ref/hdl/system.vhd" line 4498: Unconnected output port 'MCB2_rd_count' of component 'ddr_sdram_wrapper'.
WARNING:Xst:753 - "/home/aalonso/workspace/ppc405/xilinx-ml405-ref/hdl/system.vhd" line 4498: Unconnected output port 'MCB2_rd_overflow' of component 'ddr_sdram_wrapper'.
WARNING:Xst:753 - "/home/aalonso/workspace/ppc405/xilinx-ml405-ref/hdl/system.vhd" line 4498: Unconnected output port 'MCB2_rd_error' of component 'ddr_sdram_wrapper'.
WARNING:Xst:753 - "/home/aalonso/workspace/ppc405/xilinx-ml405-ref/hdl/system.vhd" line 4498: Unconnected output port 'FSL3_M_Full' of component 'ddr_sdram_wrapper'.
WARNING:Xst:753 - "/home/aalonso/workspace/ppc405/xilinx-ml405-ref/hdl/system.vhd" line 4498: Unconnected output port 'FSL3_S_Data' of component 'ddr_sdram_wrapper'.
WARNING:Xst:753 - "/home/aalonso/workspace/ppc405/xilinx-ml405-ref/hdl/system.vhd" line 4498: Unconnected output port 'FSL3_S_Control' of component 'ddr_sdram_wrapper'.
WARNING:Xst:753 - "/home/aalonso/workspace/ppc405/xilinx-ml405-ref/hdl/system.vhd" line 4498: Unconnected output port 'FSL3_S_Exists' of component 'ddr_sdram_wrapper'.
WARNING:Xst:753 - "/home/aalonso/workspace/ppc405/xilinx-ml405-ref/hdl/system.vhd" line 4498: Unconnected output port 'FSL3_B_M_Full' of component 'ddr_sdram_wrapper'.
WARNING:Xst:753 - "/home/aalonso/workspace/ppc405/xilinx-ml405-ref/hdl/system.vhd" line 4498: Unconnected output port 'FSL3_B_S_Data' of component 'ddr_sdram_wrapper'.
WARNING:Xst:753 - "/home/aalonso/workspace/ppc405/xilinx-ml405-ref/hdl/system.vhd" line 4498: Unconnected output port 'FSL3_B_S_Control' of component 'ddr_sdram_wrapper'.
WARNING:Xst:753 - "/home/aalonso/workspace/ppc405/xilinx-ml405-ref/hdl/system.vhd" line 4498: Unconnected output port 'FSL3_B_S_Exists' of component 'ddr_sdram_wrapper'.
WARNING:Xst:753 - "/home/aalonso/workspace/ppc405/xilinx-ml405-ref/hdl/system.vhd" line 4498: Unconnected output port 'SPLB3_Sl_addrAck' of component 'ddr_sdram_wrapper'.
WARNING:Xst:753 - "/home/aalonso/workspace/ppc405/xilinx-ml405-ref/hdl/system.vhd" line 4498: Unconnected output port 'SPLB3_Sl_SSize' of component 'ddr_sdram_wrapper'.
WARNING:Xst:753 - "/home/aalonso/workspace/ppc405/xilinx-ml405-ref/hdl/system.vhd" line 4498: Unconnected output port 'SPLB3_Sl_wait' of component 'ddr_sdram_wrapper'.
WARNING:Xst:753 - "/home/aalonso/workspace/ppc405/xilinx-ml405-ref/hdl/system.vhd" line 4498: Unconnected output port 'SPLB3_Sl_rearbitrate' of component 'ddr_sdram_wrapper'.
WARNING:Xst:753 - "/home/aalonso/workspace/ppc405/xilinx-ml405-ref/hdl/system.vhd" line 4498: Unconnected output port 'SPLB3_Sl_wrDAck' of component 'ddr_sdram_wrapper'.
WARNING:Xst:753 - "/home/aalonso/workspace/ppc405/xilinx-ml405-ref/hdl/system.vhd" line 4498: Unconnected output port 'SPLB3_Sl_wrComp' of component 'ddr_sdram_wrapper'.
WARNING:Xst:753 - "/home/aalonso/workspace/ppc405/xilinx-ml405-ref/hdl/system.vhd" line 4498: Unconnected output port 'SPLB3_Sl_wrBTerm' of component 'ddr_sdram_wrapper'.
WARNING:Xst:753 - "/home/aalonso/workspace/ppc405/xilinx-ml405-ref/hdl/system.vhd" line 4498: Unconnected output port 'SPLB3_Sl_rdDBus' of component 'ddr_sdram_wrapper'.
WARNING:Xst:753 - "/home/aalonso/workspace/ppc405/xilinx-ml405-ref/hdl/system.vhd" line 4498: Unconnected output port 'SPLB3_Sl_rdWdAddr' of component 'ddr_sdram_wrapper'.
WARNING:Xst:753 - "/home/aalonso/workspace/ppc405/xilinx-ml405-ref/hdl/system.vhd" line 4498: Unconnected output port 'SPLB3_Sl_rdDAck' of component 'ddr_sdram_wrapper'.
WARNING:Xst:753 - "/home/aalonso/workspace/ppc405/xilinx-ml405-ref/hdl/system.vhd" line 4498: Unconnected output port 'SPLB3_Sl_rdComp' of component 'ddr_sdram_wrapper'.
WARNING:Xst:753 - "/home/aalonso/workspace/ppc405/xilinx-ml405-ref/hdl/system.vhd" line 4498: Unconnected output port 'SPLB3_Sl_rdBTerm' of component 'ddr_sdram_wrapper'.
WARNING:Xst:753 - "/home/aalonso/workspace/ppc405/xilinx-ml405-ref/hdl/system.vhd" line 4498: Unconnected output port 'SPLB3_Sl_MBusy' of component 'ddr_sdram_wrapper'.
WARNING:Xst:753 - "/home/aalonso/workspace/ppc405/xilinx-ml405-ref/hdl/system.vhd" line 4498: Unconnected output port 'SPLB3_Sl_MRdErr' of component 'ddr_sdram_wrapper'.
WARNING:Xst:753 - "/home/aalonso/workspace/ppc405/xilinx-ml405-ref/hdl/system.vhd" line 4498: Unconnected output port 'SPLB3_Sl_MWrErr' of component 'ddr_sdram_wrapper'.
WARNING:Xst:753 - "/home/aalonso/workspace/ppc405/xilinx-ml405-ref/hdl/system.vhd" line 4498: Unconnected output port 'SPLB3_Sl_MIRQ' of component 'ddr_sdram_wrapper'.
WARNING:Xst:753 - "/home/aalonso/workspace/ppc405/xilinx-ml405-ref/hdl/system.vhd" line 4498: Unconnected output port 'SDMA3_Rx_IntOut' of component 'ddr_sdram_wrapper'.
WARNING:Xst:753 - "/home/aalonso/workspace/ppc405/xilinx-ml405-ref/hdl/system.vhd" line 4498: Unconnected output port 'SDMA3_Tx_IntOut' of component 'ddr_sdram_wrapper'.
WARNING:Xst:753 - "/home/aalonso/workspace/ppc405/xilinx-ml405-ref/hdl/system.vhd" line 4498: Unconnected output port 'SDMA3_RstOut' of component 'ddr_sdram_wrapper'.
WARNING:Xst:753 - "/home/aalonso/workspace/ppc405/xilinx-ml405-ref/hdl/system.vhd" line 4498: Unconnected output port 'SDMA3_TX_D' of component 'ddr_sdram_wrapper'.
WARNING:Xst:753 - "/home/aalonso/workspace/ppc405/xilinx-ml405-ref/hdl/system.vhd" line 4498: Unconnected output port 'SDMA3_TX_Rem' of component 'ddr_sdram_wrapper'.
WARNING:Xst:753 - "/home/aalonso/workspace/ppc405/xilinx-ml405-ref/hdl/system.vhd" line 4498: Unconnected output port 'SDMA3_TX_SOF' of component 'ddr_sdram_wrapper'.
WARNING:Xst:753 - "/home/aalonso/workspace/ppc405/xilinx-ml405-ref/hdl/system.vhd" line 4498: Unconnected output port 'SDMA3_TX_EOF' of component 'ddr_sdram_wrapper'.
WARNING:Xst:753 - "/home/aalonso/workspace/ppc405/xilinx-ml405-ref/hdl/system.vhd" line 4498: Unconnected output port 'SDMA3_TX_SOP' of component 'ddr_sdram_wrapper'.
WARNING:Xst:753 - "/home/aalonso/workspace/ppc405/xilinx-ml405-ref/hdl/system.vhd" line 4498: Unconnected output port 'SDMA3_TX_EOP' of component 'ddr_sdram_wrapper'.
WARNING:Xst:753 - "/home/aalonso/workspace/ppc405/xilinx-ml405-ref/hdl/system.vhd" line 4498: Unconnected output port 'SDMA3_TX_Src_Rdy' of component 'ddr_sdram_wrapper'.
WARNING:Xst:753 - "/home/aalonso/workspace/ppc405/xilinx-ml405-ref/hdl/system.vhd" line 4498: Unconnected output port 'SDMA3_RX_Dst_Rdy' of component 'ddr_sdram_wrapper'.
WARNING:Xst:753 - "/home/aalonso/workspace/ppc405/xilinx-ml405-ref/hdl/system.vhd" line 4498: Unconnected output port 'SDMA_CTRL3_Sl_addrAck' of component 'ddr_sdram_wrapper'.
WARNING:Xst:753 - "/home/aalonso/workspace/ppc405/xilinx-ml405-ref/hdl/system.vhd" line 4498: Unconnected output port 'SDMA_CTRL3_Sl_SSize' of component 'ddr_sdram_wrapper'.
WARNING:Xst:753 - "/home/aalonso/workspace/ppc405/xilinx-ml405-ref/hdl/system.vhd" line 4498: Unconnected output port 'SDMA_CTRL3_Sl_wait' of component 'ddr_sdram_wrapper'.
WARNING:Xst:753 - "/home/aalonso/workspace/ppc405/xilinx-ml405-ref/hdl/system.vhd" line 4498: Unconnected output port 'SDMA_CTRL3_Sl_rearbitrate' of component 'ddr_sdram_wrapper'.
WARNING:Xst:753 - "/home/aalonso/workspace/ppc405/xilinx-ml405-ref/hdl/system.vhd" line 4498: Unconnected output port 'SDMA_CTRL3_Sl_wrDAck' of component 'ddr_sdram_wrapper'.
WARNING:Xst:753 - "/home/aalonso/workspace/ppc405/xilinx-ml405-ref/hdl/system.vhd" line 4498: Unconnected output port 'SDMA_CTRL3_Sl_wrComp' of component 'ddr_sdram_wrapper'.
WARNING:Xst:753 - "/home/aalonso/workspace/ppc405/xilinx-ml405-ref/hdl/system.vhd" line 4498: Unconnected output port 'SDMA_CTRL3_Sl_wrBTerm' of component 'ddr_sdram_wrapper'.
WARNING:Xst:753 - "/home/aalonso/workspace/ppc405/xilinx-ml405-ref/hdl/system.vhd" line 4498: Unconnected output port 'SDMA_CTRL3_Sl_rdDBus' of component 'ddr_sdram_wrapper'.
WARNING:Xst:753 - "/home/aalonso/workspace/ppc405/xilinx-ml405-ref/hdl/system.vhd" line 4498: Unconnected output port 'SDMA_CTRL3_Sl_rdWdAddr' of component 'ddr_sdram_wrapper'.
WARNING:Xst:753 - "/home/aalonso/workspace/ppc405/xilinx-ml405-ref/hdl/system.vhd" line 4498: Unconnected output port 'SDMA_CTRL3_Sl_rdDAck' of component 'ddr_sdram_wrapper'.
WARNING:Xst:753 - "/home/aalonso/workspace/ppc405/xilinx-ml405-ref/hdl/system.vhd" line 4498: Unconnected output port 'SDMA_CTRL3_Sl_rdComp' of component 'ddr_sdram_wrapper'.
WARNING:Xst:753 - "/home/aalonso/workspace/ppc405/xilinx-ml405-ref/hdl/system.vhd" line 4498: Unconnected output port 'SDMA_CTRL3_Sl_rdBTerm' of component 'ddr_sdram_wrapper'.
WARNING:Xst:753 - "/home/aalonso/workspace/ppc405/xilinx-ml405-ref/hdl/system.vhd" line 4498: Unconnected output port 'SDMA_CTRL3_Sl_MBusy' of component 'ddr_sdram_wrapper'.
WARNING:Xst:753 - "/home/aalonso/workspace/ppc405/xilinx-ml405-ref/hdl/system.vhd" line 4498: Unconnected output port 'SDMA_CTRL3_Sl_MRdErr' of component 'ddr_sdram_wrapper'.
WARNING:Xst:753 - "/home/aalonso/workspace/ppc405/xilinx-ml405-ref/hdl/system.vhd" line 4498: Unconnected output port 'SDMA_CTRL3_Sl_MWrErr' of component 'ddr_sdram_wrapper'.
WARNING:Xst:753 - "/home/aalonso/workspace/ppc405/xilinx-ml405-ref/hdl/system.vhd" line 4498: Unconnected output port 'SDMA_CTRL3_Sl_MIRQ' of component 'ddr_sdram_wrapper'.
WARNING:Xst:753 - "/home/aalonso/workspace/ppc405/xilinx-ml405-ref/hdl/system.vhd" line 4498: Unconnected output port 'PIM3_AddrAck' of component 'ddr_sdram_wrapper'.
WARNING:Xst:753 - "/home/aalonso/workspace/ppc405/xilinx-ml405-ref/hdl/system.vhd" line 4498: Unconnected output port 'PIM3_RdFIFO_Data' of component 'ddr_sdram_wrapper'.
WARNING:Xst:753 - "/home/aalonso/workspace/ppc405/xilinx-ml405-ref/hdl/system.vhd" line 4498: Unconnected output port 'PIM3_RdFIFO_RdWdAddr' of component 'ddr_sdram_wrapper'.
WARNING:Xst:753 - "/home/aalonso/workspace/ppc405/xilinx-ml405-ref/hdl/system.vhd" line 4498: Unconnected output port 'PIM3_WrFIFO_Empty' of component 'ddr_sdram_wrapper'.
WARNING:Xst:753 - "/home/aalonso/workspace/ppc405/xilinx-ml405-ref/hdl/system.vhd" line 4498: Unconnected output port 'PIM3_WrFIFO_AlmostFull' of component 'ddr_sdram_wrapper'.
WARNING:Xst:753 - "/home/aalonso/workspace/ppc405/xilinx-ml405-ref/hdl/system.vhd" line 4498: Unconnected output port 'PIM3_RdFIFO_Empty' of component 'ddr_sdram_wrapper'.
WARNING:Xst:753 - "/home/aalonso/workspace/ppc405/xilinx-ml405-ref/hdl/system.vhd" line 4498: Unconnected output port 'PIM3_RdFIFO_Latency' of component 'ddr_sdram_wrapper'.
WARNING:Xst:753 - "/home/aalonso/workspace/ppc405/xilinx-ml405-ref/hdl/system.vhd" line 4498: Unconnected output port 'PIM3_InitDone' of component 'ddr_sdram_wrapper'.
WARNING:Xst:753 - "/home/aalonso/workspace/ppc405/xilinx-ml405-ref/hdl/system.vhd" line 4498: Unconnected output port 'PPC440MC3_MCMIReadData' of component 'ddr_sdram_wrapper'.
WARNING:Xst:753 - "/home/aalonso/workspace/ppc405/xilinx-ml405-ref/hdl/system.vhd" line 4498: Unconnected output port 'PPC440MC3_MCMIReadDataValid' of component 'ddr_sdram_wrapper'.
WARNING:Xst:753 - "/home/aalonso/workspace/ppc405/xilinx-ml405-ref/hdl/system.vhd" line 4498: Unconnected output port 'PPC440MC3_MCMIReadDataErr' of component 'ddr_sdram_wrapper'.
WARNING:Xst:753 - "/home/aalonso/workspace/ppc405/xilinx-ml405-ref/hdl/system.vhd" line 4498: Unconnected output port 'PPC440MC3_MCMIAddrReadyToAccept' of component 'ddr_sdram_wrapper'.
WARNING:Xst:753 - "/home/aalonso/workspace/ppc405/xilinx-ml405-ref/hdl/system.vhd" line 4498: Unconnected output port 'VFBC3_Cmd_Full' of component 'ddr_sdram_wrapper'.
WARNING:Xst:753 - "/home/aalonso/workspace/ppc405/xilinx-ml405-ref/hdl/system.vhd" line 4498: Unconnected output port 'VFBC3_Cmd_Almost_Full' of component 'ddr_sdram_wrapper'.
WARNING:Xst:753 - "/home/aalonso/workspace/ppc405/xilinx-ml405-ref/hdl/system.vhd" line 4498: Unconnected output port 'VFBC3_Cmd_Idle' of component 'ddr_sdram_wrapper'.
WARNING:Xst:753 - "/home/aalonso/workspace/ppc405/xilinx-ml405-ref/hdl/system.vhd" line 4498: Unconnected output port 'VFBC3_Wd_Full' of component 'ddr_sdram_wrapper'.
WARNING:Xst:753 - "/home/aalonso/workspace/ppc405/xilinx-ml405-ref/hdl/system.vhd" line 4498: Unconnected output port 'VFBC3_Wd_Almost_Full' of component 'ddr_sdram_wrapper'.
WARNING:Xst:753 - "/home/aalonso/workspace/ppc405/xilinx-ml405-ref/hdl/system.vhd" line 4498: Unconnected output port 'VFBC3_Rd_Data' of component 'ddr_sdram_wrapper'.
WARNING:Xst:753 - "/home/aalonso/workspace/ppc405/xilinx-ml405-ref/hdl/system.vhd" line 4498: Unconnected output port 'VFBC3_Rd_Empty' of component 'ddr_sdram_wrapper'.
WARNING:Xst:753 - "/home/aalonso/workspace/ppc405/xilinx-ml405-ref/hdl/system.vhd" line 4498: Unconnected output port 'VFBC3_Rd_Almost_Empty' of component 'ddr_sdram_wrapper'.
WARNING:Xst:753 - "/home/aalonso/workspace/ppc405/xilinx-ml405-ref/hdl/system.vhd" line 4498: Unconnected output port 'MCB3_cmd_empty' of component 'ddr_sdram_wrapper'.
WARNING:Xst:753 - "/home/aalonso/workspace/ppc405/xilinx-ml405-ref/hdl/system.vhd" line 4498: Unconnected output port 'MCB3_cmd_full' of component 'ddr_sdram_wrapper'.
WARNING:Xst:753 - "/home/aalonso/workspace/ppc405/xilinx-ml405-ref/hdl/system.vhd" line 4498: Unconnected output port 'MCB3_wr_full' of component 'ddr_sdram_wrapper'.
WARNING:Xst:753 - "/home/aalonso/workspace/ppc405/xilinx-ml405-ref/hdl/system.vhd" line 4498: Unconnected output port 'MCB3_wr_empty' of component 'ddr_sdram_wrapper'.
WARNING:Xst:753 - "/home/aalonso/workspace/ppc405/xilinx-ml405-ref/hdl/system.vhd" line 4498: Unconnected output port 'MCB3_wr_count' of component 'ddr_sdram_wrapper'.
WARNING:Xst:753 - "/home/aalonso/workspace/ppc405/xilinx-ml405-ref/hdl/system.vhd" line 4498: Unconnected output port 'MCB3_wr_underrun' of component 'ddr_sdram_wrapper'.
WARNING:Xst:753 - "/home/aalonso/workspace/ppc405/xilinx-ml405-ref/hdl/system.vhd" line 4498: Unconnected output port 'MCB3_wr_error' of component 'ddr_sdram_wrapper'.
WARNING:Xst:753 - "/home/aalonso/workspace/ppc405/xilinx-ml405-ref/hdl/system.vhd" line 4498: Unconnected output port 'MCB3_rd_data' of component 'ddr_sdram_wrapper'.
WARNING:Xst:753 - "/home/aalonso/workspace/ppc405/xilinx-ml405-ref/hdl/system.vhd" line 4498: Unconnected output port 'MCB3_rd_full' of component 'ddr_sdram_wrapper'.
WARNING:Xst:753 - "/home/aalonso/workspace/ppc405/xilinx-ml405-ref/hdl/system.vhd" line 4498: Unconnected output port 'MCB3_rd_empty' of component 'ddr_sdram_wrapper'.
WARNING:Xst:753 - "/home/aalonso/workspace/ppc405/xilinx-ml405-ref/hdl/system.vhd" line 4498: Unconnected output port 'MCB3_rd_count' of component 'ddr_sdram_wrapper'.
WARNING:Xst:753 - "/home/aalonso/workspace/ppc405/xilinx-ml405-ref/hdl/system.vhd" line 4498: Unconnected output port 'MCB3_rd_overflow' of component 'ddr_sdram_wrapper'.
WARNING:Xst:753 - "/home/aalonso/workspace/ppc405/xilinx-ml405-ref/hdl/system.vhd" line 4498: Unconnected output port 'MCB3_rd_error' of component 'ddr_sdram_wrapper'.
WARNING:Xst:753 - "/home/aalonso/workspace/ppc405/xilinx-ml405-ref/hdl/system.vhd" line 4498: Unconnected output port 'FSL4_M_Full' of component 'ddr_sdram_wrapper'.
WARNING:Xst:753 - "/home/aalonso/workspace/ppc405/xilinx-ml405-ref/hdl/system.vhd" line 4498: Unconnected output port 'FSL4_S_Data' of component 'ddr_sdram_wrapper'.
WARNING:Xst:753 - "/home/aalonso/workspace/ppc405/xilinx-ml405-ref/hdl/system.vhd" line 4498: Unconnected output port 'FSL4_S_Control' of component 'ddr_sdram_wrapper'.
WARNING:Xst:753 - "/home/aalonso/workspace/ppc405/xilinx-ml405-ref/hdl/system.vhd" line 4498: Unconnected output port 'FSL4_S_Exists' of component 'ddr_sdram_wrapper'.
WARNING:Xst:753 - "/home/aalonso/workspace/ppc405/xilinx-ml405-ref/hdl/system.vhd" line 4498: Unconnected output port 'FSL4_B_M_Full' of component 'ddr_sdram_wrapper'.
WARNING:Xst:753 - "/home/aalonso/workspace/ppc405/xilinx-ml405-ref/hdl/system.vhd" line 4498: Unconnected output port 'FSL4_B_S_Data' of component 'ddr_sdram_wrapper'.
WARNING:Xst:753 - "/home/aalonso/workspace/ppc405/xilinx-ml405-ref/hdl/system.vhd" line 4498: Unconnected output port 'FSL4_B_S_Control' of component 'ddr_sdram_wrapper'.
WARNING:Xst:753 - "/home/aalonso/workspace/ppc405/xilinx-ml405-ref/hdl/system.vhd" line 4498: Unconnected output port 'FSL4_B_S_Exists' of component 'ddr_sdram_wrapper'.
WARNING:Xst:753 - "/home/aalonso/workspace/ppc405/xilinx-ml405-ref/hdl/system.vhd" line 4498: Unconnected output port 'SPLB4_Sl_addrAck' of component 'ddr_sdram_wrapper'.
WARNING:Xst:753 - "/home/aalonso/workspace/ppc405/xilinx-ml405-ref/hdl/system.vhd" line 4498: Unconnected output port 'SPLB4_Sl_SSize' of component 'ddr_sdram_wrapper'.
WARNING:Xst:753 - "/home/aalonso/workspace/ppc405/xilinx-ml405-ref/hdl/system.vhd" line 4498: Unconnected output port 'SPLB4_Sl_wait' of component 'ddr_sdram_wrapper'.
WARNING:Xst:753 - "/home/aalonso/workspace/ppc405/xilinx-ml405-ref/hdl/system.vhd" line 4498: Unconnected output port 'SPLB4_Sl_rearbitrate' of component 'ddr_sdram_wrapper'.
WARNING:Xst:753 - "/home/aalonso/workspace/ppc405/xilinx-ml405-ref/hdl/system.vhd" line 4498: Unconnected output port 'SPLB4_Sl_wrDAck' of component 'ddr_sdram_wrapper'.
WARNING:Xst:753 - "/home/aalonso/workspace/ppc405/xilinx-ml405-ref/hdl/system.vhd" line 4498: Unconnected output port 'SPLB4_Sl_wrComp' of component 'ddr_sdram_wrapper'.
WARNING:Xst:753 - "/home/aalonso/workspace/ppc405/xilinx-ml405-ref/hdl/system.vhd" line 4498: Unconnected output port 'SPLB4_Sl_wrBTerm' of component 'ddr_sdram_wrapper'.
WARNING:Xst:753 - "/home/aalonso/workspace/ppc405/xilinx-ml405-ref/hdl/system.vhd" line 4498: Unconnected output port 'SPLB4_Sl_rdDBus' of component 'ddr_sdram_wrapper'.
WARNING:Xst:753 - "/home/aalonso/workspace/ppc405/xilinx-ml405-ref/hdl/system.vhd" line 4498: Unconnected output port 'SPLB4_Sl_rdWdAddr' of component 'ddr_sdram_wrapper'.
WARNING:Xst:753 - "/home/aalonso/workspace/ppc405/xilinx-ml405-ref/hdl/system.vhd" line 4498: Unconnected output port 'SPLB4_Sl_rdDAck' of component 'ddr_sdram_wrapper'.
WARNING:Xst:753 - "/home/aalonso/workspace/ppc405/xilinx-ml405-ref/hdl/system.vhd" line 4498: Unconnected output port 'SPLB4_Sl_rdComp' of component 'ddr_sdram_wrapper'.
WARNING:Xst:753 - "/home/aalonso/workspace/ppc405/xilinx-ml405-ref/hdl/system.vhd" line 4498: Unconnected output port 'SPLB4_Sl_rdBTerm' of component 'ddr_sdram_wrapper'.
WARNING:Xst:753 - "/home/aalonso/workspace/ppc405/xilinx-ml405-ref/hdl/system.vhd" line 4498: Unconnected output port 'SPLB4_Sl_MBusy' of component 'ddr_sdram_wrapper'.
WARNING:Xst:753 - "/home/aalonso/workspace/ppc405/xilinx-ml405-ref/hdl/system.vhd" line 4498: Unconnected output port 'SPLB4_Sl_MRdErr' of component 'ddr_sdram_wrapper'.
WARNING:Xst:753 - "/home/aalonso/workspace/ppc405/xilinx-ml405-ref/hdl/system.vhd" line 4498: Unconnected output port 'SPLB4_Sl_MWrErr' of component 'ddr_sdram_wrapper'.
WARNING:Xst:753 - "/home/aalonso/workspace/ppc405/xilinx-ml405-ref/hdl/system.vhd" line 4498: Unconnected output port 'SPLB4_Sl_MIRQ' of component 'ddr_sdram_wrapper'.
WARNING:Xst:753 - "/home/aalonso/workspace/ppc405/xilinx-ml405-ref/hdl/system.vhd" line 4498: Unconnected output port 'SDMA4_Rx_IntOut' of component 'ddr_sdram_wrapper'.
WARNING:Xst:753 - "/home/aalonso/workspace/ppc405/xilinx-ml405-ref/hdl/system.vhd" line 4498: Unconnected output port 'SDMA4_Tx_IntOut' of component 'ddr_sdram_wrapper'.
WARNING:Xst:753 - "/home/aalonso/workspace/ppc405/xilinx-ml405-ref/hdl/system.vhd" line 4498: Unconnected output port 'SDMA4_RstOut' of component 'ddr_sdram_wrapper'.
WARNING:Xst:753 - "/home/aalonso/workspace/ppc405/xilinx-ml405-ref/hdl/system.vhd" line 4498: Unconnected output port 'SDMA4_TX_D' of component 'ddr_sdram_wrapper'.
WARNING:Xst:753 - "/home/aalonso/workspace/ppc405/xilinx-ml405-ref/hdl/system.vhd" line 4498: Unconnected output port 'SDMA4_TX_Rem' of component 'ddr_sdram_wrapper'.
WARNING:Xst:753 - "/home/aalonso/workspace/ppc405/xilinx-ml405-ref/hdl/system.vhd" line 4498: Unconnected output port 'SDMA4_TX_SOF' of component 'ddr_sdram_wrapper'.
WARNING:Xst:753 - "/home/aalonso/workspace/ppc405/xilinx-ml405-ref/hdl/system.vhd" line 4498: Unconnected output port 'SDMA4_TX_EOF' of component 'ddr_sdram_wrapper'.
WARNING:Xst:753 - "/home/aalonso/workspace/ppc405/xilinx-ml405-ref/hdl/system.vhd" line 4498: Unconnected output port 'SDMA4_TX_SOP' of component 'ddr_sdram_wrapper'.
WARNING:Xst:753 - "/home/aalonso/workspace/ppc405/xilinx-ml405-ref/hdl/system.vhd" line 4498: Unconnected output port 'SDMA4_TX_EOP' of component 'ddr_sdram_wrapper'.
WARNING:Xst:753 - "/home/aalonso/workspace/ppc405/xilinx-ml405-ref/hdl/system.vhd" line 4498: Unconnected output port 'SDMA4_TX_Src_Rdy' of component 'ddr_sdram_wrapper'.
WARNING:Xst:753 - "/home/aalonso/workspace/ppc405/xilinx-ml405-ref/hdl/system.vhd" line 4498: Unconnected output port 'SDMA4_RX_Dst_Rdy' of component 'ddr_sdram_wrapper'.
WARNING:Xst:753 - "/home/aalonso/workspace/ppc405/xilinx-ml405-ref/hdl/system.vhd" line 4498: Unconnected output port 'SDMA_CTRL4_Sl_addrAck' of component 'ddr_sdram_wrapper'.
WARNING:Xst:753 - "/home/aalonso/workspace/ppc405/xilinx-ml405-ref/hdl/system.vhd" line 4498: Unconnected output port 'SDMA_CTRL4_Sl_SSize' of component 'ddr_sdram_wrapper'.
WARNING:Xst:753 - "/home/aalonso/workspace/ppc405/xilinx-ml405-ref/hdl/system.vhd" line 4498: Unconnected output port 'SDMA_CTRL4_Sl_wait' of component 'ddr_sdram_wrapper'.
WARNING:Xst:753 - "/home/aalonso/workspace/ppc405/xilinx-ml405-ref/hdl/system.vhd" line 4498: Unconnected output port 'SDMA_CTRL4_Sl_rearbitrate' of component 'ddr_sdram_wrapper'.
WARNING:Xst:753 - "/home/aalonso/workspace/ppc405/xilinx-ml405-ref/hdl/system.vhd" line 4498: Unconnected output port 'SDMA_CTRL4_Sl_wrDAck' of component 'ddr_sdram_wrapper'.
WARNING:Xst:753 - "/home/aalonso/workspace/ppc405/xilinx-ml405-ref/hdl/system.vhd" line 4498: Unconnected output port 'SDMA_CTRL4_Sl_wrComp' of component 'ddr_sdram_wrapper'.
WARNING:Xst:753 - "/home/aalonso/workspace/ppc405/xilinx-ml405-ref/hdl/system.vhd" line 4498: Unconnected output port 'SDMA_CTRL4_Sl_wrBTerm' of component 'ddr_sdram_wrapper'.
WARNING:Xst:753 - "/home/aalonso/workspace/ppc405/xilinx-ml405-ref/hdl/system.vhd" line 4498: Unconnected output port 'SDMA_CTRL4_Sl_rdDBus' of component 'ddr_sdram_wrapper'.
WARNING:Xst:753 - "/home/aalonso/workspace/ppc405/xilinx-ml405-ref/hdl/system.vhd" line 4498: Unconnected output port 'SDMA_CTRL4_Sl_rdWdAddr' of component 'ddr_sdram_wrapper'.
WARNING:Xst:753 - "/home/aalonso/workspace/ppc405/xilinx-ml405-ref/hdl/system.vhd" line 4498: Unconnected output port 'SDMA_CTRL4_Sl_rdDAck' of component 'ddr_sdram_wrapper'.
WARNING:Xst:753 - "/home/aalonso/workspace/ppc405/xilinx-ml405-ref/hdl/system.vhd" line 4498: Unconnected output port 'SDMA_CTRL4_Sl_rdComp' of component 'ddr_sdram_wrapper'.
WARNING:Xst:753 - "/home/aalonso/workspace/ppc405/xilinx-ml405-ref/hdl/system.vhd" line 4498: Unconnected output port 'SDMA_CTRL4_Sl_rdBTerm' of component 'ddr_sdram_wrapper'.
WARNING:Xst:753 - "/home/aalonso/workspace/ppc405/xilinx-ml405-ref/hdl/system.vhd" line 4498: Unconnected output port 'SDMA_CTRL4_Sl_MBusy' of component 'ddr_sdram_wrapper'.
WARNING:Xst:753 - "/home/aalonso/workspace/ppc405/xilinx-ml405-ref/hdl/system.vhd" line 4498: Unconnected output port 'SDMA_CTRL4_Sl_MRdErr' of component 'ddr_sdram_wrapper'.
WARNING:Xst:753 - "/home/aalonso/workspace/ppc405/xilinx-ml405-ref/hdl/system.vhd" line 4498: Unconnected output port 'SDMA_CTRL4_Sl_MWrErr' of component 'ddr_sdram_wrapper'.
WARNING:Xst:753 - "/home/aalonso/workspace/ppc405/xilinx-ml405-ref/hdl/system.vhd" line 4498: Unconnected output port 'SDMA_CTRL4_Sl_MIRQ' of component 'ddr_sdram_wrapper'.
WARNING:Xst:753 - "/home/aalonso/workspace/ppc405/xilinx-ml405-ref/hdl/system.vhd" line 4498: Unconnected output port 'PIM4_AddrAck' of component 'ddr_sdram_wrapper'.
WARNING:Xst:753 - "/home/aalonso/workspace/ppc405/xilinx-ml405-ref/hdl/system.vhd" line 4498: Unconnected output port 'PIM4_RdFIFO_Data' of component 'ddr_sdram_wrapper'.
WARNING:Xst:753 - "/home/aalonso/workspace/ppc405/xilinx-ml405-ref/hdl/system.vhd" line 4498: Unconnected output port 'PIM4_RdFIFO_RdWdAddr' of component 'ddr_sdram_wrapper'.
WARNING:Xst:753 - "/home/aalonso/workspace/ppc405/xilinx-ml405-ref/hdl/system.vhd" line 4498: Unconnected output port 'PIM4_WrFIFO_Empty' of component 'ddr_sdram_wrapper'.
WARNING:Xst:753 - "/home/aalonso/workspace/ppc405/xilinx-ml405-ref/hdl/system.vhd" line 4498: Unconnected output port 'PIM4_WrFIFO_AlmostFull' of component 'ddr_sdram_wrapper'.
WARNING:Xst:753 - "/home/aalonso/workspace/ppc405/xilinx-ml405-ref/hdl/system.vhd" line 4498: Unconnected output port 'PIM4_RdFIFO_Empty' of component 'ddr_sdram_wrapper'.
WARNING:Xst:753 - "/home/aalonso/workspace/ppc405/xilinx-ml405-ref/hdl/system.vhd" line 4498: Unconnected output port 'PIM4_RdFIFO_Latency' of component 'ddr_sdram_wrapper'.
WARNING:Xst:753 - "/home/aalonso/workspace/ppc405/xilinx-ml405-ref/hdl/system.vhd" line 4498: Unconnected output port 'PIM4_InitDone' of component 'ddr_sdram_wrapper'.
WARNING:Xst:753 - "/home/aalonso/workspace/ppc405/xilinx-ml405-ref/hdl/system.vhd" line 4498: Unconnected output port 'PPC440MC4_MCMIReadData' of component 'ddr_sdram_wrapper'.
WARNING:Xst:753 - "/home/aalonso/workspace/ppc405/xilinx-ml405-ref/hdl/system.vhd" line 4498: Unconnected output port 'PPC440MC4_MCMIReadDataValid' of component 'ddr_sdram_wrapper'.
WARNING:Xst:753 - "/home/aalonso/workspace/ppc405/xilinx-ml405-ref/hdl/system.vhd" line 4498: Unconnected output port 'PPC440MC4_MCMIReadDataErr' of component 'ddr_sdram_wrapper'.
WARNING:Xst:753 - "/home/aalonso/workspace/ppc405/xilinx-ml405-ref/hdl/system.vhd" line 4498: Unconnected output port 'PPC440MC4_MCMIAddrReadyToAccept' of component 'ddr_sdram_wrapper'.
WARNING:Xst:753 - "/home/aalonso/workspace/ppc405/xilinx-ml405-ref/hdl/system.vhd" line 4498: Unconnected output port 'VFBC4_Cmd_Full' of component 'ddr_sdram_wrapper'.
WARNING:Xst:753 - "/home/aalonso/workspace/ppc405/xilinx-ml405-ref/hdl/system.vhd" line 4498: Unconnected output port 'VFBC4_Cmd_Almost_Full' of component 'ddr_sdram_wrapper'.
WARNING:Xst:753 - "/home/aalonso/workspace/ppc405/xilinx-ml405-ref/hdl/system.vhd" line 4498: Unconnected output port 'VFBC4_Cmd_Idle' of component 'ddr_sdram_wrapper'.
WARNING:Xst:753 - "/home/aalonso/workspace/ppc405/xilinx-ml405-ref/hdl/system.vhd" line 4498: Unconnected output port 'VFBC4_Wd_Full' of component 'ddr_sdram_wrapper'.
WARNING:Xst:753 - "/home/aalonso/workspace/ppc405/xilinx-ml405-ref/hdl/system.vhd" line 4498: Unconnected output port 'VFBC4_Wd_Almost_Full' of component 'ddr_sdram_wrapper'.
WARNING:Xst:753 - "/home/aalonso/workspace/ppc405/xilinx-ml405-ref/hdl/system.vhd" line 4498: Unconnected output port 'VFBC4_Rd_Data' of component 'ddr_sdram_wrapper'.
WARNING:Xst:753 - "/home/aalonso/workspace/ppc405/xilinx-ml405-ref/hdl/system.vhd" line 4498: Unconnected output port 'VFBC4_Rd_Empty' of component 'ddr_sdram_wrapper'.
WARNING:Xst:753 - "/home/aalonso/workspace/ppc405/xilinx-ml405-ref/hdl/system.vhd" line 4498: Unconnected output port 'VFBC4_Rd_Almost_Empty' of component 'ddr_sdram_wrapper'.
WARNING:Xst:753 - "/home/aalonso/workspace/ppc405/xilinx-ml405-ref/hdl/system.vhd" line 4498: Unconnected output port 'MCB4_cmd_empty' of component 'ddr_sdram_wrapper'.
WARNING:Xst:753 - "/home/aalonso/workspace/ppc405/xilinx-ml405-ref/hdl/system.vhd" line 4498: Unconnected output port 'MCB4_cmd_full' of component 'ddr_sdram_wrapper'.
WARNING:Xst:753 - "/home/aalonso/workspace/ppc405/xilinx-ml405-ref/hdl/system.vhd" line 4498: Unconnected output port 'MCB4_wr_full' of component 'ddr_sdram_wrapper'.
WARNING:Xst:753 - "/home/aalonso/workspace/ppc405/xilinx-ml405-ref/hdl/system.vhd" line 4498: Unconnected output port 'MCB4_wr_empty' of component 'ddr_sdram_wrapper'.
WARNING:Xst:753 - "/home/aalonso/workspace/ppc405/xilinx-ml405-ref/hdl/system.vhd" line 4498: Unconnected output port 'MCB4_wr_count' of component 'ddr_sdram_wrapper'.
WARNING:Xst:753 - "/home/aalonso/workspace/ppc405/xilinx-ml405-ref/hdl/system.vhd" line 4498: Unconnected output port 'MCB4_wr_underrun' of component 'ddr_sdram_wrapper'.
WARNING:Xst:753 - "/home/aalonso/workspace/ppc405/xilinx-ml405-ref/hdl/system.vhd" line 4498: Unconnected output port 'MCB4_wr_error' of component 'ddr_sdram_wrapper'.
WARNING:Xst:753 - "/home/aalonso/workspace/ppc405/xilinx-ml405-ref/hdl/system.vhd" line 4498: Unconnected output port 'MCB4_rd_data' of component 'ddr_sdram_wrapper'.
WARNING:Xst:753 - "/home/aalonso/workspace/ppc405/xilinx-ml405-ref/hdl/system.vhd" line 4498: Unconnected output port 'MCB4_rd_full' of component 'ddr_sdram_wrapper'.
WARNING:Xst:753 - "/home/aalonso/workspace/ppc405/xilinx-ml405-ref/hdl/system.vhd" line 4498: Unconnected output port 'MCB4_rd_empty' of component 'ddr_sdram_wrapper'.
WARNING:Xst:753 - "/home/aalonso/workspace/ppc405/xilinx-ml405-ref/hdl/system.vhd" line 4498: Unconnected output port 'MCB4_rd_count' of component 'ddr_sdram_wrapper'.
WARNING:Xst:753 - "/home/aalonso/workspace/ppc405/xilinx-ml405-ref/hdl/system.vhd" line 4498: Unconnected output port 'MCB4_rd_overflow' of component 'ddr_sdram_wrapper'.
WARNING:Xst:753 - "/home/aalonso/workspace/ppc405/xilinx-ml405-ref/hdl/system.vhd" line 4498: Unconnected output port 'MCB4_rd_error' of component 'ddr_sdram_wrapper'.
WARNING:Xst:753 - "/home/aalonso/workspace/ppc405/xilinx-ml405-ref/hdl/system.vhd" line 4498: Unconnected output port 'FSL5_M_Full' of component 'ddr_sdram_wrapper'.
WARNING:Xst:753 - "/home/aalonso/workspace/ppc405/xilinx-ml405-ref/hdl/system.vhd" line 4498: Unconnected output port 'FSL5_S_Data' of component 'ddr_sdram_wrapper'.
WARNING:Xst:753 - "/home/aalonso/workspace/ppc405/xilinx-ml405-ref/hdl/system.vhd" line 4498: Unconnected output port 'FSL5_S_Control' of component 'ddr_sdram_wrapper'.
WARNING:Xst:753 - "/home/aalonso/workspace/ppc405/xilinx-ml405-ref/hdl/system.vhd" line 4498: Unconnected output port 'FSL5_S_Exists' of component 'ddr_sdram_wrapper'.
WARNING:Xst:753 - "/home/aalonso/workspace/ppc405/xilinx-ml405-ref/hdl/system.vhd" line 4498: Unconnected output port 'FSL5_B_M_Full' of component 'ddr_sdram_wrapper'.
WARNING:Xst:753 - "/home/aalonso/workspace/ppc405/xilinx-ml405-ref/hdl/system.vhd" line 4498: Unconnected output port 'FSL5_B_S_Data' of component 'ddr_sdram_wrapper'.
WARNING:Xst:753 - "/home/aalonso/workspace/ppc405/xilinx-ml405-ref/hdl/system.vhd" line 4498: Unconnected output port 'FSL5_B_S_Control' of component 'ddr_sdram_wrapper'.
WARNING:Xst:753 - "/home/aalonso/workspace/ppc405/xilinx-ml405-ref/hdl/system.vhd" line 4498: Unconnected output port 'FSL5_B_S_Exists' of component 'ddr_sdram_wrapper'.
WARNING:Xst:753 - "/home/aalonso/workspace/ppc405/xilinx-ml405-ref/hdl/system.vhd" line 4498: Unconnected output port 'SPLB5_Sl_addrAck' of component 'ddr_sdram_wrapper'.
WARNING:Xst:753 - "/home/aalonso/workspace/ppc405/xilinx-ml405-ref/hdl/system.vhd" line 4498: Unconnected output port 'SPLB5_Sl_SSize' of component 'ddr_sdram_wrapper'.
WARNING:Xst:753 - "/home/aalonso/workspace/ppc405/xilinx-ml405-ref/hdl/system.vhd" line 4498: Unconnected output port 'SPLB5_Sl_wait' of component 'ddr_sdram_wrapper'.
WARNING:Xst:753 - "/home/aalonso/workspace/ppc405/xilinx-ml405-ref/hdl/system.vhd" line 4498: Unconnected output port 'SPLB5_Sl_rearbitrate' of component 'ddr_sdram_wrapper'.
WARNING:Xst:753 - "/home/aalonso/workspace/ppc405/xilinx-ml405-ref/hdl/system.vhd" line 4498: Unconnected output port 'SPLB5_Sl_wrDAck' of component 'ddr_sdram_wrapper'.
WARNING:Xst:753 - "/home/aalonso/workspace/ppc405/xilinx-ml405-ref/hdl/system.vhd" line 4498: Unconnected output port 'SPLB5_Sl_wrComp' of component 'ddr_sdram_wrapper'.
WARNING:Xst:753 - "/home/aalonso/workspace/ppc405/xilinx-ml405-ref/hdl/system.vhd" line 4498: Unconnected output port 'SPLB5_Sl_wrBTerm' of component 'ddr_sdram_wrapper'.
WARNING:Xst:753 - "/home/aalonso/workspace/ppc405/xilinx-ml405-ref/hdl/system.vhd" line 4498: Unconnected output port 'SPLB5_Sl_rdDBus' of component 'ddr_sdram_wrapper'.
WARNING:Xst:753 - "/home/aalonso/workspace/ppc405/xilinx-ml405-ref/hdl/system.vhd" line 4498: Unconnected output port 'SPLB5_Sl_rdWdAddr' of component 'ddr_sdram_wrapper'.
WARNING:Xst:753 - "/home/aalonso/workspace/ppc405/xilinx-ml405-ref/hdl/system.vhd" line 4498: Unconnected output port 'SPLB5_Sl_rdDAck' of component 'ddr_sdram_wrapper'.
WARNING:Xst:753 - "/home/aalonso/workspace/ppc405/xilinx-ml405-ref/hdl/system.vhd" line 4498: Unconnected output port 'SPLB5_Sl_rdComp' of component 'ddr_sdram_wrapper'.
WARNING:Xst:753 - "/home/aalonso/workspace/ppc405/xilinx-ml405-ref/hdl/system.vhd" line 4498: Unconnected output port 'SPLB5_Sl_rdBTerm' of component 'ddr_sdram_wrapper'.
WARNING:Xst:753 - "/home/aalonso/workspace/ppc405/xilinx-ml405-ref/hdl/system.vhd" line 4498: Unconnected output port 'SPLB5_Sl_MBusy' of component 'ddr_sdram_wrapper'.
WARNING:Xst:753 - "/home/aalonso/workspace/ppc405/xilinx-ml405-ref/hdl/system.vhd" line 4498: Unconnected output port 'SPLB5_Sl_MRdErr' of component 'ddr_sdram_wrapper'.
WARNING:Xst:753 - "/home/aalonso/workspace/ppc405/xilinx-ml405-ref/hdl/system.vhd" line 4498: Unconnected output port 'SPLB5_Sl_MWrErr' of component 'ddr_sdram_wrapper'.
WARNING:Xst:753 - "/home/aalonso/workspace/ppc405/xilinx-ml405-ref/hdl/system.vhd" line 4498: Unconnected output port 'SPLB5_Sl_MIRQ' of component 'ddr_sdram_wrapper'.
WARNING:Xst:753 - "/home/aalonso/workspace/ppc405/xilinx-ml405-ref/hdl/system.vhd" line 4498: Unconnected output port 'SDMA5_Rx_IntOut' of component 'ddr_sdram_wrapper'.
WARNING:Xst:753 - "/home/aalonso/workspace/ppc405/xilinx-ml405-ref/hdl/system.vhd" line 4498: Unconnected output port 'SDMA5_Tx_IntOut' of component 'ddr_sdram_wrapper'.
WARNING:Xst:753 - "/home/aalonso/workspace/ppc405/xilinx-ml405-ref/hdl/system.vhd" line 4498: Unconnected output port 'SDMA5_RstOut' of component 'ddr_sdram_wrapper'.
WARNING:Xst:753 - "/home/aalonso/workspace/ppc405/xilinx-ml405-ref/hdl/system.vhd" line 4498: Unconnected output port 'SDMA5_TX_D' of component 'ddr_sdram_wrapper'.
WARNING:Xst:753 - "/home/aalonso/workspace/ppc405/xilinx-ml405-ref/hdl/system.vhd" line 4498: Unconnected output port 'SDMA5_TX_Rem' of component 'ddr_sdram_wrapper'.
WARNING:Xst:753 - "/home/aalonso/workspace/ppc405/xilinx-ml405-ref/hdl/system.vhd" line 4498: Unconnected output port 'SDMA5_TX_SOF' of component 'ddr_sdram_wrapper'.
WARNING:Xst:753 - "/home/aalonso/workspace/ppc405/xilinx-ml405-ref/hdl/system.vhd" line 4498: Unconnected output port 'SDMA5_TX_EOF' of component 'ddr_sdram_wrapper'.
WARNING:Xst:753 - "/home/aalonso/workspace/ppc405/xilinx-ml405-ref/hdl/system.vhd" line 4498: Unconnected output port 'SDMA5_TX_SOP' of component 'ddr_sdram_wrapper'.
WARNING:Xst:753 - "/home/aalonso/workspace/ppc405/xilinx-ml405-ref/hdl/system.vhd" line 4498: Unconnected output port 'SDMA5_TX_EOP' of component 'ddr_sdram_wrapper'.
WARNING:Xst:753 - "/home/aalonso/workspace/ppc405/xilinx-ml405-ref/hdl/system.vhd" line 4498: Unconnected output port 'SDMA5_TX_Src_Rdy' of component 'ddr_sdram_wrapper'.
WARNING:Xst:753 - "/home/aalonso/workspace/ppc405/xilinx-ml405-ref/hdl/system.vhd" line 4498: Unconnected output port 'SDMA5_RX_Dst_Rdy' of component 'ddr_sdram_wrapper'.
WARNING:Xst:753 - "/home/aalonso/workspace/ppc405/xilinx-ml405-ref/hdl/system.vhd" line 4498: Unconnected output port 'SDMA_CTRL5_Sl_addrAck' of component 'ddr_sdram_wrapper'.
WARNING:Xst:753 - "/home/aalonso/workspace/ppc405/xilinx-ml405-ref/hdl/system.vhd" line 4498: Unconnected output port 'SDMA_CTRL5_Sl_SSize' of component 'ddr_sdram_wrapper'.
WARNING:Xst:753 - "/home/aalonso/workspace/ppc405/xilinx-ml405-ref/hdl/system.vhd" line 4498: Unconnected output port 'SDMA_CTRL5_Sl_wait' of component 'ddr_sdram_wrapper'.
WARNING:Xst:753 - "/home/aalonso/workspace/ppc405/xilinx-ml405-ref/hdl/system.vhd" line 4498: Unconnected output port 'SDMA_CTRL5_Sl_rearbitrate' of component 'ddr_sdram_wrapper'.
WARNING:Xst:753 - "/home/aalonso/workspace/ppc405/xilinx-ml405-ref/hdl/system.vhd" line 4498: Unconnected output port 'SDMA_CTRL5_Sl_wrDAck' of component 'ddr_sdram_wrapper'.
WARNING:Xst:753 - "/home/aalonso/workspace/ppc405/xilinx-ml405-ref/hdl/system.vhd" line 4498: Unconnected output port 'SDMA_CTRL5_Sl_wrComp' of component 'ddr_sdram_wrapper'.
WARNING:Xst:753 - "/home/aalonso/workspace/ppc405/xilinx-ml405-ref/hdl/system.vhd" line 4498: Unconnected output port 'SDMA_CTRL5_Sl_wrBTerm' of component 'ddr_sdram_wrapper'.
WARNING:Xst:753 - "/home/aalonso/workspace/ppc405/xilinx-ml405-ref/hdl/system.vhd" line 4498: Unconnected output port 'SDMA_CTRL5_Sl_rdDBus' of component 'ddr_sdram_wrapper'.
WARNING:Xst:753 - "/home/aalonso/workspace/ppc405/xilinx-ml405-ref/hdl/system.vhd" line 4498: Unconnected output port 'SDMA_CTRL5_Sl_rdWdAddr' of component 'ddr_sdram_wrapper'.
WARNING:Xst:753 - "/home/aalonso/workspace/ppc405/xilinx-ml405-ref/hdl/system.vhd" line 4498: Unconnected output port 'SDMA_CTRL5_Sl_rdDAck' of component 'ddr_sdram_wrapper'.
WARNING:Xst:753 - "/home/aalonso/workspace/ppc405/xilinx-ml405-ref/hdl/system.vhd" line 4498: Unconnected output port 'SDMA_CTRL5_Sl_rdComp' of component 'ddr_sdram_wrapper'.
WARNING:Xst:753 - "/home/aalonso/workspace/ppc405/xilinx-ml405-ref/hdl/system.vhd" line 4498: Unconnected output port 'SDMA_CTRL5_Sl_rdBTerm' of component 'ddr_sdram_wrapper'.
WARNING:Xst:753 - "/home/aalonso/workspace/ppc405/xilinx-ml405-ref/hdl/system.vhd" line 4498: Unconnected output port 'SDMA_CTRL5_Sl_MBusy' of component 'ddr_sdram_wrapper'.
WARNING:Xst:753 - "/home/aalonso/workspace/ppc405/xilinx-ml405-ref/hdl/system.vhd" line 4498: Unconnected output port 'SDMA_CTRL5_Sl_MRdErr' of component 'ddr_sdram_wrapper'.
WARNING:Xst:753 - "/home/aalonso/workspace/ppc405/xilinx-ml405-ref/hdl/system.vhd" line 4498: Unconnected output port 'SDMA_CTRL5_Sl_MWrErr' of component 'ddr_sdram_wrapper'.
WARNING:Xst:753 - "/home/aalonso/workspace/ppc405/xilinx-ml405-ref/hdl/system.vhd" line 4498: Unconnected output port 'SDMA_CTRL5_Sl_MIRQ' of component 'ddr_sdram_wrapper'.
WARNING:Xst:753 - "/home/aalonso/workspace/ppc405/xilinx-ml405-ref/hdl/system.vhd" line 4498: Unconnected output port 'PIM5_AddrAck' of component 'ddr_sdram_wrapper'.
WARNING:Xst:753 - "/home/aalonso/workspace/ppc405/xilinx-ml405-ref/hdl/system.vhd" line 4498: Unconnected output port 'PIM5_RdFIFO_Data' of component 'ddr_sdram_wrapper'.
WARNING:Xst:753 - "/home/aalonso/workspace/ppc405/xilinx-ml405-ref/hdl/system.vhd" line 4498: Unconnected output port 'PIM5_RdFIFO_RdWdAddr' of component 'ddr_sdram_wrapper'.
WARNING:Xst:753 - "/home/aalonso/workspace/ppc405/xilinx-ml405-ref/hdl/system.vhd" line 4498: Unconnected output port 'PIM5_WrFIFO_Empty' of component 'ddr_sdram_wrapper'.
WARNING:Xst:753 - "/home/aalonso/workspace/ppc405/xilinx-ml405-ref/hdl/system.vhd" line 4498: Unconnected output port 'PIM5_WrFIFO_AlmostFull' of component 'ddr_sdram_wrapper'.
WARNING:Xst:753 - "/home/aalonso/workspace/ppc405/xilinx-ml405-ref/hdl/system.vhd" line 4498: Unconnected output port 'PIM5_RdFIFO_Empty' of component 'ddr_sdram_wrapper'.
WARNING:Xst:753 - "/home/aalonso/workspace/ppc405/xilinx-ml405-ref/hdl/system.vhd" line 4498: Unconnected output port 'PIM5_RdFIFO_Latency' of component 'ddr_sdram_wrapper'.
WARNING:Xst:753 - "/home/aalonso/workspace/ppc405/xilinx-ml405-ref/hdl/system.vhd" line 4498: Unconnected output port 'PIM5_InitDone' of component 'ddr_sdram_wrapper'.
WARNING:Xst:753 - "/home/aalonso/workspace/ppc405/xilinx-ml405-ref/hdl/system.vhd" line 4498: Unconnected output port 'PPC440MC5_MCMIReadData' of component 'ddr_sdram_wrapper'.
WARNING:Xst:753 - "/home/aalonso/workspace/ppc405/xilinx-ml405-ref/hdl/system.vhd" line 4498: Unconnected output port 'PPC440MC5_MCMIReadDataValid' of component 'ddr_sdram_wrapper'.
WARNING:Xst:753 - "/home/aalonso/workspace/ppc405/xilinx-ml405-ref/hdl/system.vhd" line 4498: Unconnected output port 'PPC440MC5_MCMIReadDataErr' of component 'ddr_sdram_wrapper'.
WARNING:Xst:753 - "/home/aalonso/workspace/ppc405/xilinx-ml405-ref/hdl/system.vhd" line 4498: Unconnected output port 'PPC440MC5_MCMIAddrReadyToAccept' of component 'ddr_sdram_wrapper'.
WARNING:Xst:753 - "/home/aalonso/workspace/ppc405/xilinx-ml405-ref/hdl/system.vhd" line 4498: Unconnected output port 'VFBC5_Cmd_Full' of component 'ddr_sdram_wrapper'.
WARNING:Xst:753 - "/home/aalonso/workspace/ppc405/xilinx-ml405-ref/hdl/system.vhd" line 4498: Unconnected output port 'VFBC5_Cmd_Almost_Full' of component 'ddr_sdram_wrapper'.
WARNING:Xst:753 - "/home/aalonso/workspace/ppc405/xilinx-ml405-ref/hdl/system.vhd" line 4498: Unconnected output port 'VFBC5_Cmd_Idle' of component 'ddr_sdram_wrapper'.
WARNING:Xst:753 - "/home/aalonso/workspace/ppc405/xilinx-ml405-ref/hdl/system.vhd" line 4498: Unconnected output port 'VFBC5_Wd_Full' of component 'ddr_sdram_wrapper'.
WARNING:Xst:753 - "/home/aalonso/workspace/ppc405/xilinx-ml405-ref/hdl/system.vhd" line 4498: Unconnected output port 'VFBC5_Wd_Almost_Full' of component 'ddr_sdram_wrapper'.
WARNING:Xst:753 - "/home/aalonso/workspace/ppc405/xilinx-ml405-ref/hdl/system.vhd" line 4498: Unconnected output port 'VFBC5_Rd_Data' of component 'ddr_sdram_wrapper'.
WARNING:Xst:753 - "/home/aalonso/workspace/ppc405/xilinx-ml405-ref/hdl/system.vhd" line 4498: Unconnected output port 'VFBC5_Rd_Empty' of component 'ddr_sdram_wrapper'.
WARNING:Xst:753 - "/home/aalonso/workspace/ppc405/xilinx-ml405-ref/hdl/system.vhd" line 4498: Unconnected output port 'VFBC5_Rd_Almost_Empty' of component 'ddr_sdram_wrapper'.
WARNING:Xst:753 - "/home/aalonso/workspace/ppc405/xilinx-ml405-ref/hdl/system.vhd" line 4498: Unconnected output port 'MCB5_cmd_empty' of component 'ddr_sdram_wrapper'.
WARNING:Xst:753 - "/home/aalonso/workspace/ppc405/xilinx-ml405-ref/hdl/system.vhd" line 4498: Unconnected output port 'MCB5_cmd_full' of component 'ddr_sdram_wrapper'.
WARNING:Xst:753 - "/home/aalonso/workspace/ppc405/xilinx-ml405-ref/hdl/system.vhd" line 4498: Unconnected output port 'MCB5_wr_full' of component 'ddr_sdram_wrapper'.
WARNING:Xst:753 - "/home/aalonso/workspace/ppc405/xilinx-ml405-ref/hdl/system.vhd" line 4498: Unconnected output port 'MCB5_wr_empty' of component 'ddr_sdram_wrapper'.
WARNING:Xst:753 - "/home/aalonso/workspace/ppc405/xilinx-ml405-ref/hdl/system.vhd" line 4498: Unconnected output port 'MCB5_wr_count' of component 'ddr_sdram_wrapper'.
WARNING:Xst:753 - "/home/aalonso/workspace/ppc405/xilinx-ml405-ref/hdl/system.vhd" line 4498: Unconnected output port 'MCB5_wr_underrun' of component 'ddr_sdram_wrapper'.
WARNING:Xst:753 - "/home/aalonso/workspace/ppc405/xilinx-ml405-ref/hdl/system.vhd" line 4498: Unconnected output port 'MCB5_wr_error' of component 'ddr_sdram_wrapper'.
WARNING:Xst:753 - "/home/aalonso/workspace/ppc405/xilinx-ml405-ref/hdl/system.vhd" line 4498: Unconnected output port 'MCB5_rd_data' of component 'ddr_sdram_wrapper'.
WARNING:Xst:753 - "/home/aalonso/workspace/ppc405/xilinx-ml405-ref/hdl/system.vhd" line 4498: Unconnected output port 'MCB5_rd_full' of component 'ddr_sdram_wrapper'.
WARNING:Xst:753 - "/home/aalonso/workspace/ppc405/xilinx-ml405-ref/hdl/system.vhd" line 4498: Unconnected output port 'MCB5_rd_empty' of component 'ddr_sdram_wrapper'.
WARNING:Xst:753 - "/home/aalonso/workspace/ppc405/xilinx-ml405-ref/hdl/system.vhd" line 4498: Unconnected output port 'MCB5_rd_count' of component 'ddr_sdram_wrapper'.
WARNING:Xst:753 - "/home/aalonso/workspace/ppc405/xilinx-ml405-ref/hdl/system.vhd" line 4498: Unconnected output port 'MCB5_rd_overflow' of component 'ddr_sdram_wrapper'.
WARNING:Xst:753 - "/home/aalonso/workspace/ppc405/xilinx-ml405-ref/hdl/system.vhd" line 4498: Unconnected output port 'MCB5_rd_error' of component 'ddr_sdram_wrapper'.
WARNING:Xst:753 - "/home/aalonso/workspace/ppc405/xilinx-ml405-ref/hdl/system.vhd" line 4498: Unconnected output port 'FSL6_M_Full' of component 'ddr_sdram_wrapper'.
WARNING:Xst:753 - "/home/aalonso/workspace/ppc405/xilinx-ml405-ref/hdl/system.vhd" line 4498: Unconnected output port 'FSL6_S_Data' of component 'ddr_sdram_wrapper'.
WARNING:Xst:753 - "/home/aalonso/workspace/ppc405/xilinx-ml405-ref/hdl/system.vhd" line 4498: Unconnected output port 'FSL6_S_Control' of component 'ddr_sdram_wrapper'.
WARNING:Xst:753 - "/home/aalonso/workspace/ppc405/xilinx-ml405-ref/hdl/system.vhd" line 4498: Unconnected output port 'FSL6_S_Exists' of component 'ddr_sdram_wrapper'.
WARNING:Xst:753 - "/home/aalonso/workspace/ppc405/xilinx-ml405-ref/hdl/system.vhd" line 4498: Unconnected output port 'FSL6_B_M_Full' of component 'ddr_sdram_wrapper'.
WARNING:Xst:753 - "/home/aalonso/workspace/ppc405/xilinx-ml405-ref/hdl/system.vhd" line 4498: Unconnected output port 'FSL6_B_S_Data' of component 'ddr_sdram_wrapper'.
WARNING:Xst:753 - "/home/aalonso/workspace/ppc405/xilinx-ml405-ref/hdl/system.vhd" line 4498: Unconnected output port 'FSL6_B_S_Control' of component 'ddr_sdram_wrapper'.
WARNING:Xst:753 - "/home/aalonso/workspace/ppc405/xilinx-ml405-ref/hdl/system.vhd" line 4498: Unconnected output port 'FSL6_B_S_Exists' of component 'ddr_sdram_wrapper'.
WARNING:Xst:753 - "/home/aalonso/workspace/ppc405/xilinx-ml405-ref/hdl/system.vhd" line 4498: Unconnected output port 'SPLB6_Sl_addrAck' of component 'ddr_sdram_wrapper'.
WARNING:Xst:753 - "/home/aalonso/workspace/ppc405/xilinx-ml405-ref/hdl/system.vhd" line 4498: Unconnected output port 'SPLB6_Sl_SSize' of component 'ddr_sdram_wrapper'.
WARNING:Xst:753 - "/home/aalonso/workspace/ppc405/xilinx-ml405-ref/hdl/system.vhd" line 4498: Unconnected output port 'SPLB6_Sl_wait' of component 'ddr_sdram_wrapper'.
WARNING:Xst:753 - "/home/aalonso/workspace/ppc405/xilinx-ml405-ref/hdl/system.vhd" line 4498: Unconnected output port 'SPLB6_Sl_rearbitrate' of component 'ddr_sdram_wrapper'.
WARNING:Xst:753 - "/home/aalonso/workspace/ppc405/xilinx-ml405-ref/hdl/system.vhd" line 4498: Unconnected output port 'SPLB6_Sl_wrDAck' of component 'ddr_sdram_wrapper'.
WARNING:Xst:753 - "/home/aalonso/workspace/ppc405/xilinx-ml405-ref/hdl/system.vhd" line 4498: Unconnected output port 'SPLB6_Sl_wrComp' of component 'ddr_sdram_wrapper'.
WARNING:Xst:753 - "/home/aalonso/workspace/ppc405/xilinx-ml405-ref/hdl/system.vhd" line 4498: Unconnected output port 'SPLB6_Sl_wrBTerm' of component 'ddr_sdram_wrapper'.
WARNING:Xst:753 - "/home/aalonso/workspace/ppc405/xilinx-ml405-ref/hdl/system.vhd" line 4498: Unconnected output port 'SPLB6_Sl_rdDBus' of component 'ddr_sdram_wrapper'.
WARNING:Xst:753 - "/home/aalonso/workspace/ppc405/xilinx-ml405-ref/hdl/system.vhd" line 4498: Unconnected output port 'SPLB6_Sl_rdWdAddr' of component 'ddr_sdram_wrapper'.
WARNING:Xst:753 - "/home/aalonso/workspace/ppc405/xilinx-ml405-ref/hdl/system.vhd" line 4498: Unconnected output port 'SPLB6_Sl_rdDAck' of component 'ddr_sdram_wrapper'.
WARNING:Xst:753 - "/home/aalonso/workspace/ppc405/xilinx-ml405-ref/hdl/system.vhd" line 4498: Unconnected output port 'SPLB6_Sl_rdComp' of component 'ddr_sdram_wrapper'.
WARNING:Xst:753 - "/home/aalonso/workspace/ppc405/xilinx-ml405-ref/hdl/system.vhd" line 4498: Unconnected output port 'SPLB6_Sl_rdBTerm' of component 'ddr_sdram_wrapper'.
WARNING:Xst:753 - "/home/aalonso/workspace/ppc405/xilinx-ml405-ref/hdl/system.vhd" line 4498: Unconnected output port 'SPLB6_Sl_MBusy' of component 'ddr_sdram_wrapper'.
WARNING:Xst:753 - "/home/aalonso/workspace/ppc405/xilinx-ml405-ref/hdl/system.vhd" line 4498: Unconnected output port 'SPLB6_Sl_MRdErr' of component 'ddr_sdram_wrapper'.
WARNING:Xst:753 - "/home/aalonso/workspace/ppc405/xilinx-ml405-ref/hdl/system.vhd" line 4498: Unconnected output port 'SPLB6_Sl_MWrErr' of component 'ddr_sdram_wrapper'.
WARNING:Xst:753 - "/home/aalonso/workspace/ppc405/xilinx-ml405-ref/hdl/system.vhd" line 4498: Unconnected output port 'SPLB6_Sl_MIRQ' of component 'ddr_sdram_wrapper'.
WARNING:Xst:753 - "/home/aalonso/workspace/ppc405/xilinx-ml405-ref/hdl/system.vhd" line 4498: Unconnected output port 'SDMA6_Rx_IntOut' of component 'ddr_sdram_wrapper'.
WARNING:Xst:753 - "/home/aalonso/workspace/ppc405/xilinx-ml405-ref/hdl/system.vhd" line 4498: Unconnected output port 'SDMA6_Tx_IntOut' of component 'ddr_sdram_wrapper'.
WARNING:Xst:753 - "/home/aalonso/workspace/ppc405/xilinx-ml405-ref/hdl/system.vhd" line 4498: Unconnected output port 'SDMA6_RstOut' of component 'ddr_sdram_wrapper'.
WARNING:Xst:753 - "/home/aalonso/workspace/ppc405/xilinx-ml405-ref/hdl/system.vhd" line 4498: Unconnected output port 'SDMA6_TX_D' of component 'ddr_sdram_wrapper'.
WARNING:Xst:753 - "/home/aalonso/workspace/ppc405/xilinx-ml405-ref/hdl/system.vhd" line 4498: Unconnected output port 'SDMA6_TX_Rem' of component 'ddr_sdram_wrapper'.
WARNING:Xst:753 - "/home/aalonso/workspace/ppc405/xilinx-ml405-ref/hdl/system.vhd" line 4498: Unconnected output port 'SDMA6_TX_SOF' of component 'ddr_sdram_wrapper'.
WARNING:Xst:753 - "/home/aalonso/workspace/ppc405/xilinx-ml405-ref/hdl/system.vhd" line 4498: Unconnected output port 'SDMA6_TX_EOF' of component 'ddr_sdram_wrapper'.
WARNING:Xst:753 - "/home/aalonso/workspace/ppc405/xilinx-ml405-ref/hdl/system.vhd" line 4498: Unconnected output port 'SDMA6_TX_SOP' of component 'ddr_sdram_wrapper'.
WARNING:Xst:753 - "/home/aalonso/workspace/ppc405/xilinx-ml405-ref/hdl/system.vhd" line 4498: Unconnected output port 'SDMA6_TX_EOP' of component 'ddr_sdram_wrapper'.
WARNING:Xst:753 - "/home/aalonso/workspace/ppc405/xilinx-ml405-ref/hdl/system.vhd" line 4498: Unconnected output port 'SDMA6_TX_Src_Rdy' of component 'ddr_sdram_wrapper'.
WARNING:Xst:753 - "/home/aalonso/workspace/ppc405/xilinx-ml405-ref/hdl/system.vhd" line 4498: Unconnected output port 'SDMA6_RX_Dst_Rdy' of component 'ddr_sdram_wrapper'.
WARNING:Xst:753 - "/home/aalonso/workspace/ppc405/xilinx-ml405-ref/hdl/system.vhd" line 4498: Unconnected output port 'SDMA_CTRL6_Sl_addrAck' of component 'ddr_sdram_wrapper'.
WARNING:Xst:753 - "/home/aalonso/workspace/ppc405/xilinx-ml405-ref/hdl/system.vhd" line 4498: Unconnected output port 'SDMA_CTRL6_Sl_SSize' of component 'ddr_sdram_wrapper'.
WARNING:Xst:753 - "/home/aalonso/workspace/ppc405/xilinx-ml405-ref/hdl/system.vhd" line 4498: Unconnected output port 'SDMA_CTRL6_Sl_wait' of component 'ddr_sdram_wrapper'.
WARNING:Xst:753 - "/home/aalonso/workspace/ppc405/xilinx-ml405-ref/hdl/system.vhd" line 4498: Unconnected output port 'SDMA_CTRL6_Sl_rearbitrate' of component 'ddr_sdram_wrapper'.
WARNING:Xst:753 - "/home/aalonso/workspace/ppc405/xilinx-ml405-ref/hdl/system.vhd" line 4498: Unconnected output port 'SDMA_CTRL6_Sl_wrDAck' of component 'ddr_sdram_wrapper'.
WARNING:Xst:753 - "/home/aalonso/workspace/ppc405/xilinx-ml405-ref/hdl/system.vhd" line 4498: Unconnected output port 'SDMA_CTRL6_Sl_wrComp' of component 'ddr_sdram_wrapper'.
WARNING:Xst:753 - "/home/aalonso/workspace/ppc405/xilinx-ml405-ref/hdl/system.vhd" line 4498: Unconnected output port 'SDMA_CTRL6_Sl_wrBTerm' of component 'ddr_sdram_wrapper'.
WARNING:Xst:753 - "/home/aalonso/workspace/ppc405/xilinx-ml405-ref/hdl/system.vhd" line 4498: Unconnected output port 'SDMA_CTRL6_Sl_rdDBus' of component 'ddr_sdram_wrapper'.
WARNING:Xst:753 - "/home/aalonso/workspace/ppc405/xilinx-ml405-ref/hdl/system.vhd" line 4498: Unconnected output port 'SDMA_CTRL6_Sl_rdWdAddr' of component 'ddr_sdram_wrapper'.
WARNING:Xst:753 - "/home/aalonso/workspace/ppc405/xilinx-ml405-ref/hdl/system.vhd" line 4498: Unconnected output port 'SDMA_CTRL6_Sl_rdDAck' of component 'ddr_sdram_wrapper'.
WARNING:Xst:753 - "/home/aalonso/workspace/ppc405/xilinx-ml405-ref/hdl/system.vhd" line 4498: Unconnected output port 'SDMA_CTRL6_Sl_rdComp' of component 'ddr_sdram_wrapper'.
WARNING:Xst:753 - "/home/aalonso/workspace/ppc405/xilinx-ml405-ref/hdl/system.vhd" line 4498: Unconnected output port 'SDMA_CTRL6_Sl_rdBTerm' of component 'ddr_sdram_wrapper'.
WARNING:Xst:753 - "/home/aalonso/workspace/ppc405/xilinx-ml405-ref/hdl/system.vhd" line 4498: Unconnected output port 'SDMA_CTRL6_Sl_MBusy' of component 'ddr_sdram_wrapper'.
WARNING:Xst:753 - "/home/aalonso/workspace/ppc405/xilinx-ml405-ref/hdl/system.vhd" line 4498: Unconnected output port 'SDMA_CTRL6_Sl_MRdErr' of component 'ddr_sdram_wrapper'.
WARNING:Xst:753 - "/home/aalonso/workspace/ppc405/xilinx-ml405-ref/hdl/system.vhd" line 4498: Unconnected output port 'SDMA_CTRL6_Sl_MWrErr' of component 'ddr_sdram_wrapper'.
WARNING:Xst:753 - "/home/aalonso/workspace/ppc405/xilinx-ml405-ref/hdl/system.vhd" line 4498: Unconnected output port 'SDMA_CTRL6_Sl_MIRQ' of component 'ddr_sdram_wrapper'.
WARNING:Xst:753 - "/home/aalonso/workspace/ppc405/xilinx-ml405-ref/hdl/system.vhd" line 4498: Unconnected output port 'PIM6_AddrAck' of component 'ddr_sdram_wrapper'.
WARNING:Xst:753 - "/home/aalonso/workspace/ppc405/xilinx-ml405-ref/hdl/system.vhd" line 4498: Unconnected output port 'PIM6_RdFIFO_Data' of component 'ddr_sdram_wrapper'.
WARNING:Xst:753 - "/home/aalonso/workspace/ppc405/xilinx-ml405-ref/hdl/system.vhd" line 4498: Unconnected output port 'PIM6_RdFIFO_RdWdAddr' of component 'ddr_sdram_wrapper'.
WARNING:Xst:753 - "/home/aalonso/workspace/ppc405/xilinx-ml405-ref/hdl/system.vhd" line 4498: Unconnected output port 'PIM6_WrFIFO_Empty' of component 'ddr_sdram_wrapper'.
WARNING:Xst:753 - "/home/aalonso/workspace/ppc405/xilinx-ml405-ref/hdl/system.vhd" line 4498: Unconnected output port 'PIM6_WrFIFO_AlmostFull' of component 'ddr_sdram_wrapper'.
WARNING:Xst:753 - "/home/aalonso/workspace/ppc405/xilinx-ml405-ref/hdl/system.vhd" line 4498: Unconnected output port 'PIM6_RdFIFO_Empty' of component 'ddr_sdram_wrapper'.
WARNING:Xst:753 - "/home/aalonso/workspace/ppc405/xilinx-ml405-ref/hdl/system.vhd" line 4498: Unconnected output port 'PIM6_RdFIFO_Latency' of component 'ddr_sdram_wrapper'.
WARNING:Xst:753 - "/home/aalonso/workspace/ppc405/xilinx-ml405-ref/hdl/system.vhd" line 4498: Unconnected output port 'PIM6_InitDone' of component 'ddr_sdram_wrapper'.
WARNING:Xst:753 - "/home/aalonso/workspace/ppc405/xilinx-ml405-ref/hdl/system.vhd" line 4498: Unconnected output port 'PPC440MC6_MCMIReadData' of component 'ddr_sdram_wrapper'.
WARNING:Xst:753 - "/home/aalonso/workspace/ppc405/xilinx-ml405-ref/hdl/system.vhd" line 4498: Unconnected output port 'PPC440MC6_MCMIReadDataValid' of component 'ddr_sdram_wrapper'.
WARNING:Xst:753 - "/home/aalonso/workspace/ppc405/xilinx-ml405-ref/hdl/system.vhd" line 4498: Unconnected output port 'PPC440MC6_MCMIReadDataErr' of component 'ddr_sdram_wrapper'.
WARNING:Xst:753 - "/home/aalonso/workspace/ppc405/xilinx-ml405-ref/hdl/system.vhd" line 4498: Unconnected output port 'PPC440MC6_MCMIAddrReadyToAccept' of component 'ddr_sdram_wrapper'.
WARNING:Xst:753 - "/home/aalonso/workspace/ppc405/xilinx-ml405-ref/hdl/system.vhd" line 4498: Unconnected output port 'VFBC6_Cmd_Full' of component 'ddr_sdram_wrapper'.
WARNING:Xst:753 - "/home/aalonso/workspace/ppc405/xilinx-ml405-ref/hdl/system.vhd" line 4498: Unconnected output port 'VFBC6_Cmd_Almost_Full' of component 'ddr_sdram_wrapper'.
WARNING:Xst:753 - "/home/aalonso/workspace/ppc405/xilinx-ml405-ref/hdl/system.vhd" line 4498: Unconnected output port 'VFBC6_Cmd_Idle' of component 'ddr_sdram_wrapper'.
WARNING:Xst:753 - "/home/aalonso/workspace/ppc405/xilinx-ml405-ref/hdl/system.vhd" line 4498: Unconnected output port 'VFBC6_Wd_Full' of component 'ddr_sdram_wrapper'.
WARNING:Xst:753 - "/home/aalonso/workspace/ppc405/xilinx-ml405-ref/hdl/system.vhd" line 4498: Unconnected output port 'VFBC6_Wd_Almost_Full' of component 'ddr_sdram_wrapper'.
WARNING:Xst:753 - "/home/aalonso/workspace/ppc405/xilinx-ml405-ref/hdl/system.vhd" line 4498: Unconnected output port 'VFBC6_Rd_Data' of component 'ddr_sdram_wrapper'.
WARNING:Xst:753 - "/home/aalonso/workspace/ppc405/xilinx-ml405-ref/hdl/system.vhd" line 4498: Unconnected output port 'VFBC6_Rd_Empty' of component 'ddr_sdram_wrapper'.
WARNING:Xst:753 - "/home/aalonso/workspace/ppc405/xilinx-ml405-ref/hdl/system.vhd" line 4498: Unconnected output port 'VFBC6_Rd_Almost_Empty' of component 'ddr_sdram_wrapper'.
WARNING:Xst:753 - "/home/aalonso/workspace/ppc405/xilinx-ml405-ref/hdl/system.vhd" line 4498: Unconnected output port 'MCB6_cmd_empty' of component 'ddr_sdram_wrapper'.
WARNING:Xst:753 - "/home/aalonso/workspace/ppc405/xilinx-ml405-ref/hdl/system.vhd" line 4498: Unconnected output port 'MCB6_cmd_full' of component 'ddr_sdram_wrapper'.
WARNING:Xst:753 - "/home/aalonso/workspace/ppc405/xilinx-ml405-ref/hdl/system.vhd" line 4498: Unconnected output port 'MCB6_wr_full' of component 'ddr_sdram_wrapper'.
WARNING:Xst:753 - "/home/aalonso/workspace/ppc405/xilinx-ml405-ref/hdl/system.vhd" line 4498: Unconnected output port 'MCB6_wr_empty' of component 'ddr_sdram_wrapper'.
WARNING:Xst:753 - "/home/aalonso/workspace/ppc405/xilinx-ml405-ref/hdl/system.vhd" line 4498: Unconnected output port 'MCB6_wr_count' of component 'ddr_sdram_wrapper'.
WARNING:Xst:753 - "/home/aalonso/workspace/ppc405/xilinx-ml405-ref/hdl/system.vhd" line 4498: Unconnected output port 'MCB6_wr_underrun' of component 'ddr_sdram_wrapper'.
WARNING:Xst:753 - "/home/aalonso/workspace/ppc405/xilinx-ml405-ref/hdl/system.vhd" line 4498: Unconnected output port 'MCB6_wr_error' of component 'ddr_sdram_wrapper'.
WARNING:Xst:753 - "/home/aalonso/workspace/ppc405/xilinx-ml405-ref/hdl/system.vhd" line 4498: Unconnected output port 'MCB6_rd_data' of component 'ddr_sdram_wrapper'.
WARNING:Xst:753 - "/home/aalonso/workspace/ppc405/xilinx-ml405-ref/hdl/system.vhd" line 4498: Unconnected output port 'MCB6_rd_full' of component 'ddr_sdram_wrapper'.
WARNING:Xst:753 - "/home/aalonso/workspace/ppc405/xilinx-ml405-ref/hdl/system.vhd" line 4498: Unconnected output port 'MCB6_rd_empty' of component 'ddr_sdram_wrapper'.
WARNING:Xst:753 - "/home/aalonso/workspace/ppc405/xilinx-ml405-ref/hdl/system.vhd" line 4498: Unconnected output port 'MCB6_rd_count' of component 'ddr_sdram_wrapper'.
WARNING:Xst:753 - "/home/aalonso/workspace/ppc405/xilinx-ml405-ref/hdl/system.vhd" line 4498: Unconnected output port 'MCB6_rd_overflow' of component 'ddr_sdram_wrapper'.
WARNING:Xst:753 - "/home/aalonso/workspace/ppc405/xilinx-ml405-ref/hdl/system.vhd" line 4498: Unconnected output port 'MCB6_rd_error' of component 'ddr_sdram_wrapper'.
WARNING:Xst:753 - "/home/aalonso/workspace/ppc405/xilinx-ml405-ref/hdl/system.vhd" line 4498: Unconnected output port 'FSL7_M_Full' of component 'ddr_sdram_wrapper'.
WARNING:Xst:753 - "/home/aalonso/workspace/ppc405/xilinx-ml405-ref/hdl/system.vhd" line 4498: Unconnected output port 'FSL7_S_Data' of component 'ddr_sdram_wrapper'.
WARNING:Xst:753 - "/home/aalonso/workspace/ppc405/xilinx-ml405-ref/hdl/system.vhd" line 4498: Unconnected output port 'FSL7_S_Control' of component 'ddr_sdram_wrapper'.
WARNING:Xst:753 - "/home/aalonso/workspace/ppc405/xilinx-ml405-ref/hdl/system.vhd" line 4498: Unconnected output port 'FSL7_S_Exists' of component 'ddr_sdram_wrapper'.
WARNING:Xst:753 - "/home/aalonso/workspace/ppc405/xilinx-ml405-ref/hdl/system.vhd" line 4498: Unconnected output port 'FSL7_B_M_Full' of component 'ddr_sdram_wrapper'.
WARNING:Xst:753 - "/home/aalonso/workspace/ppc405/xilinx-ml405-ref/hdl/system.vhd" line 4498: Unconnected output port 'FSL7_B_S_Data' of component 'ddr_sdram_wrapper'.
WARNING:Xst:753 - "/home/aalonso/workspace/ppc405/xilinx-ml405-ref/hdl/system.vhd" line 4498: Unconnected output port 'FSL7_B_S_Control' of component 'ddr_sdram_wrapper'.
WARNING:Xst:753 - "/home/aalonso/workspace/ppc405/xilinx-ml405-ref/hdl/system.vhd" line 4498: Unconnected output port 'FSL7_B_S_Exists' of component 'ddr_sdram_wrapper'.
WARNING:Xst:753 - "/home/aalonso/workspace/ppc405/xilinx-ml405-ref/hdl/system.vhd" line 4498: Unconnected output port 'SPLB7_Sl_addrAck' of component 'ddr_sdram_wrapper'.
WARNING:Xst:753 - "/home/aalonso/workspace/ppc405/xilinx-ml405-ref/hdl/system.vhd" line 4498: Unconnected output port 'SPLB7_Sl_SSize' of component 'ddr_sdram_wrapper'.
WARNING:Xst:753 - "/home/aalonso/workspace/ppc405/xilinx-ml405-ref/hdl/system.vhd" line 4498: Unconnected output port 'SPLB7_Sl_wait' of component 'ddr_sdram_wrapper'.
WARNING:Xst:753 - "/home/aalonso/workspace/ppc405/xilinx-ml405-ref/hdl/system.vhd" line 4498: Unconnected output port 'SPLB7_Sl_rearbitrate' of component 'ddr_sdram_wrapper'.
WARNING:Xst:753 - "/home/aalonso/workspace/ppc405/xilinx-ml405-ref/hdl/system.vhd" line 4498: Unconnected output port 'SPLB7_Sl_wrDAck' of component 'ddr_sdram_wrapper'.
WARNING:Xst:753 - "/home/aalonso/workspace/ppc405/xilinx-ml405-ref/hdl/system.vhd" line 4498: Unconnected output port 'SPLB7_Sl_wrComp' of component 'ddr_sdram_wrapper'.
WARNING:Xst:753 - "/home/aalonso/workspace/ppc405/xilinx-ml405-ref/hdl/system.vhd" line 4498: Unconnected output port 'SPLB7_Sl_wrBTerm' of component 'ddr_sdram_wrapper'.
WARNING:Xst:753 - "/home/aalonso/workspace/ppc405/xilinx-ml405-ref/hdl/system.vhd" line 4498: Unconnected output port 'SPLB7_Sl_rdDBus' of component 'ddr_sdram_wrapper'.
WARNING:Xst:753 - "/home/aalonso/workspace/ppc405/xilinx-ml405-ref/hdl/system.vhd" line 4498: Unconnected output port 'SPLB7_Sl_rdWdAddr' of component 'ddr_sdram_wrapper'.
WARNING:Xst:753 - "/home/aalonso/workspace/ppc405/xilinx-ml405-ref/hdl/system.vhd" line 4498: Unconnected output port 'SPLB7_Sl_rdDAck' of component 'ddr_sdram_wrapper'.
WARNING:Xst:753 - "/home/aalonso/workspace/ppc405/xilinx-ml405-ref/hdl/system.vhd" line 4498: Unconnected output port 'SPLB7_Sl_rdComp' of component 'ddr_sdram_wrapper'.
WARNING:Xst:753 - "/home/aalonso/workspace/ppc405/xilinx-ml405-ref/hdl/system.vhd" line 4498: Unconnected output port 'SPLB7_Sl_rdBTerm' of component 'ddr_sdram_wrapper'.
WARNING:Xst:753 - "/home/aalonso/workspace/ppc405/xilinx-ml405-ref/hdl/system.vhd" line 4498: Unconnected output port 'SPLB7_Sl_MBusy' of component 'ddr_sdram_wrapper'.
WARNING:Xst:753 - "/home/aalonso/workspace/ppc405/xilinx-ml405-ref/hdl/system.vhd" line 4498: Unconnected output port 'SPLB7_Sl_MRdErr' of component 'ddr_sdram_wrapper'.
WARNING:Xst:753 - "/home/aalonso/workspace/ppc405/xilinx-ml405-ref/hdl/system.vhd" line 4498: Unconnected output port 'SPLB7_Sl_MWrErr' of component 'ddr_sdram_wrapper'.
WARNING:Xst:753 - "/home/aalonso/workspace/ppc405/xilinx-ml405-ref/hdl/system.vhd" line 4498: Unconnected output port 'SPLB7_Sl_MIRQ' of component 'ddr_sdram_wrapper'.
WARNING:Xst:753 - "/home/aalonso/workspace/ppc405/xilinx-ml405-ref/hdl/system.vhd" line 4498: Unconnected output port 'SDMA7_Rx_IntOut' of component 'ddr_sdram_wrapper'.
WARNING:Xst:753 - "/home/aalonso/workspace/ppc405/xilinx-ml405-ref/hdl/system.vhd" line 4498: Unconnected output port 'SDMA7_Tx_IntOut' of component 'ddr_sdram_wrapper'.
WARNING:Xst:753 - "/home/aalonso/workspace/ppc405/xilinx-ml405-ref/hdl/system.vhd" line 4498: Unconnected output port 'SDMA7_RstOut' of component 'ddr_sdram_wrapper'.
WARNING:Xst:753 - "/home/aalonso/workspace/ppc405/xilinx-ml405-ref/hdl/system.vhd" line 4498: Unconnected output port 'SDMA7_TX_D' of component 'ddr_sdram_wrapper'.
WARNING:Xst:753 - "/home/aalonso/workspace/ppc405/xilinx-ml405-ref/hdl/system.vhd" line 4498: Unconnected output port 'SDMA7_TX_Rem' of component 'ddr_sdram_wrapper'.
WARNING:Xst:753 - "/home/aalonso/workspace/ppc405/xilinx-ml405-ref/hdl/system.vhd" line 4498: Unconnected output port 'SDMA7_TX_SOF' of component 'ddr_sdram_wrapper'.
WARNING:Xst:753 - "/home/aalonso/workspace/ppc405/xilinx-ml405-ref/hdl/system.vhd" line 4498: Unconnected output port 'SDMA7_TX_EOF' of component 'ddr_sdram_wrapper'.
WARNING:Xst:753 - "/home/aalonso/workspace/ppc405/xilinx-ml405-ref/hdl/system.vhd" line 4498: Unconnected output port 'SDMA7_TX_SOP' of component 'ddr_sdram_wrapper'.
WARNING:Xst:753 - "/home/aalonso/workspace/ppc405/xilinx-ml405-ref/hdl/system.vhd" line 4498: Unconnected output port 'SDMA7_TX_EOP' of component 'ddr_sdram_wrapper'.
WARNING:Xst:753 - "/home/aalonso/workspace/ppc405/xilinx-ml405-ref/hdl/system.vhd" line 4498: Unconnected output port 'SDMA7_TX_Src_Rdy' of component 'ddr_sdram_wrapper'.
WARNING:Xst:753 - "/home/aalonso/workspace/ppc405/xilinx-ml405-ref/hdl/system.vhd" line 4498: Unconnected output port 'SDMA7_RX_Dst_Rdy' of component 'ddr_sdram_wrapper'.
WARNING:Xst:753 - "/home/aalonso/workspace/ppc405/xilinx-ml405-ref/hdl/system.vhd" line 4498: Unconnected output port 'SDMA_CTRL7_Sl_addrAck' of component 'ddr_sdram_wrapper'.
WARNING:Xst:753 - "/home/aalonso/workspace/ppc405/xilinx-ml405-ref/hdl/system.vhd" line 4498: Unconnected output port 'SDMA_CTRL7_Sl_SSize' of component 'ddr_sdram_wrapper'.
WARNING:Xst:753 - "/home/aalonso/workspace/ppc405/xilinx-ml405-ref/hdl/system.vhd" line 4498: Unconnected output port 'SDMA_CTRL7_Sl_wait' of component 'ddr_sdram_wrapper'.
WARNING:Xst:753 - "/home/aalonso/workspace/ppc405/xilinx-ml405-ref/hdl/system.vhd" line 4498: Unconnected output port 'SDMA_CTRL7_Sl_rearbitrate' of component 'ddr_sdram_wrapper'.
WARNING:Xst:753 - "/home/aalonso/workspace/ppc405/xilinx-ml405-ref/hdl/system.vhd" line 4498: Unconnected output port 'SDMA_CTRL7_Sl_wrDAck' of component 'ddr_sdram_wrapper'.
WARNING:Xst:753 - "/home/aalonso/workspace/ppc405/xilinx-ml405-ref/hdl/system.vhd" line 4498: Unconnected output port 'SDMA_CTRL7_Sl_wrComp' of component 'ddr_sdram_wrapper'.
WARNING:Xst:753 - "/home/aalonso/workspace/ppc405/xilinx-ml405-ref/hdl/system.vhd" line 4498: Unconnected output port 'SDMA_CTRL7_Sl_wrBTerm' of component 'ddr_sdram_wrapper'.
WARNING:Xst:753 - "/home/aalonso/workspace/ppc405/xilinx-ml405-ref/hdl/system.vhd" line 4498: Unconnected output port 'SDMA_CTRL7_Sl_rdDBus' of component 'ddr_sdram_wrapper'.
WARNING:Xst:753 - "/home/aalonso/workspace/ppc405/xilinx-ml405-ref/hdl/system.vhd" line 4498: Unconnected output port 'SDMA_CTRL7_Sl_rdWdAddr' of component 'ddr_sdram_wrapper'.
WARNING:Xst:753 - "/home/aalonso/workspace/ppc405/xilinx-ml405-ref/hdl/system.vhd" line 4498: Unconnected output port 'SDMA_CTRL7_Sl_rdDAck' of component 'ddr_sdram_wrapper'.
WARNING:Xst:753 - "/home/aalonso/workspace/ppc405/xilinx-ml405-ref/hdl/system.vhd" line 4498: Unconnected output port 'SDMA_CTRL7_Sl_rdComp' of component 'ddr_sdram_wrapper'.
WARNING:Xst:753 - "/home/aalonso/workspace/ppc405/xilinx-ml405-ref/hdl/system.vhd" line 4498: Unconnected output port 'SDMA_CTRL7_Sl_rdBTerm' of component 'ddr_sdram_wrapper'.
WARNING:Xst:753 - "/home/aalonso/workspace/ppc405/xilinx-ml405-ref/hdl/system.vhd" line 4498: Unconnected output port 'SDMA_CTRL7_Sl_MBusy' of component 'ddr_sdram_wrapper'.
WARNING:Xst:753 - "/home/aalonso/workspace/ppc405/xilinx-ml405-ref/hdl/system.vhd" line 4498: Unconnected output port 'SDMA_CTRL7_Sl_MRdErr' of component 'ddr_sdram_wrapper'.
WARNING:Xst:753 - "/home/aalonso/workspace/ppc405/xilinx-ml405-ref/hdl/system.vhd" line 4498: Unconnected output port 'SDMA_CTRL7_Sl_MWrErr' of component 'ddr_sdram_wrapper'.
WARNING:Xst:753 - "/home/aalonso/workspace/ppc405/xilinx-ml405-ref/hdl/system.vhd" line 4498: Unconnected output port 'SDMA_CTRL7_Sl_MIRQ' of component 'ddr_sdram_wrapper'.
WARNING:Xst:753 - "/home/aalonso/workspace/ppc405/xilinx-ml405-ref/hdl/system.vhd" line 4498: Unconnected output port 'PIM7_AddrAck' of component 'ddr_sdram_wrapper'.
WARNING:Xst:753 - "/home/aalonso/workspace/ppc405/xilinx-ml405-ref/hdl/system.vhd" line 4498: Unconnected output port 'PIM7_RdFIFO_Data' of component 'ddr_sdram_wrapper'.
WARNING:Xst:753 - "/home/aalonso/workspace/ppc405/xilinx-ml405-ref/hdl/system.vhd" line 4498: Unconnected output port 'PIM7_RdFIFO_RdWdAddr' of component 'ddr_sdram_wrapper'.
WARNING:Xst:753 - "/home/aalonso/workspace/ppc405/xilinx-ml405-ref/hdl/system.vhd" line 4498: Unconnected output port 'PIM7_WrFIFO_Empty' of component 'ddr_sdram_wrapper'.
WARNING:Xst:753 - "/home/aalonso/workspace/ppc405/xilinx-ml405-ref/hdl/system.vhd" line 4498: Unconnected output port 'PIM7_WrFIFO_AlmostFull' of component 'ddr_sdram_wrapper'.
WARNING:Xst:753 - "/home/aalonso/workspace/ppc405/xilinx-ml405-ref/hdl/system.vhd" line 4498: Unconnected output port 'PIM7_RdFIFO_Empty' of component 'ddr_sdram_wrapper'.
WARNING:Xst:753 - "/home/aalonso/workspace/ppc405/xilinx-ml405-ref/hdl/system.vhd" line 4498: Unconnected output port 'PIM7_RdFIFO_Latency' of component 'ddr_sdram_wrapper'.
WARNING:Xst:753 - "/home/aalonso/workspace/ppc405/xilinx-ml405-ref/hdl/system.vhd" line 4498: Unconnected output port 'PIM7_InitDone' of component 'ddr_sdram_wrapper'.
WARNING:Xst:753 - "/home/aalonso/workspace/ppc405/xilinx-ml405-ref/hdl/system.vhd" line 4498: Unconnected output port 'PPC440MC7_MCMIReadData' of component 'ddr_sdram_wrapper'.
WARNING:Xst:753 - "/home/aalonso/workspace/ppc405/xilinx-ml405-ref/hdl/system.vhd" line 4498: Unconnected output port 'PPC440MC7_MCMIReadDataValid' of component 'ddr_sdram_wrapper'.
WARNING:Xst:753 - "/home/aalonso/workspace/ppc405/xilinx-ml405-ref/hdl/system.vhd" line 4498: Unconnected output port 'PPC440MC7_MCMIReadDataErr' of component 'ddr_sdram_wrapper'.
WARNING:Xst:753 - "/home/aalonso/workspace/ppc405/xilinx-ml405-ref/hdl/system.vhd" line 4498: Unconnected output port 'PPC440MC7_MCMIAddrReadyToAccept' of component 'ddr_sdram_wrapper'.
WARNING:Xst:753 - "/home/aalonso/workspace/ppc405/xilinx-ml405-ref/hdl/system.vhd" line 4498: Unconnected output port 'VFBC7_Cmd_Full' of component 'ddr_sdram_wrapper'.
WARNING:Xst:753 - "/home/aalonso/workspace/ppc405/xilinx-ml405-ref/hdl/system.vhd" line 4498: Unconnected output port 'VFBC7_Cmd_Almost_Full' of component 'ddr_sdram_wrapper'.
WARNING:Xst:753 - "/home/aalonso/workspace/ppc405/xilinx-ml405-ref/hdl/system.vhd" line 4498: Unconnected output port 'VFBC7_Cmd_Idle' of component 'ddr_sdram_wrapper'.
WARNING:Xst:753 - "/home/aalonso/workspace/ppc405/xilinx-ml405-ref/hdl/system.vhd" line 4498: Unconnected output port 'VFBC7_Wd_Full' of component 'ddr_sdram_wrapper'.
WARNING:Xst:753 - "/home/aalonso/workspace/ppc405/xilinx-ml405-ref/hdl/system.vhd" line 4498: Unconnected output port 'VFBC7_Wd_Almost_Full' of component 'ddr_sdram_wrapper'.
WARNING:Xst:753 - "/home/aalonso/workspace/ppc405/xilinx-ml405-ref/hdl/system.vhd" line 4498: Unconnected output port 'VFBC7_Rd_Data' of component 'ddr_sdram_wrapper'.
WARNING:Xst:753 - "/home/aalonso/workspace/ppc405/xilinx-ml405-ref/hdl/system.vhd" line 4498: Unconnected output port 'VFBC7_Rd_Empty' of component 'ddr_sdram_wrapper'.
WARNING:Xst:753 - "/home/aalonso/workspace/ppc405/xilinx-ml405-ref/hdl/system.vhd" line 4498: Unconnected output port 'VFBC7_Rd_Almost_Empty' of component 'ddr_sdram_wrapper'.
WARNING:Xst:753 - "/home/aalonso/workspace/ppc405/xilinx-ml405-ref/hdl/system.vhd" line 4498: Unconnected output port 'MCB7_cmd_empty' of component 'ddr_sdram_wrapper'.
WARNING:Xst:753 - "/home/aalonso/workspace/ppc405/xilinx-ml405-ref/hdl/system.vhd" line 4498: Unconnected output port 'MCB7_cmd_full' of component 'ddr_sdram_wrapper'.
WARNING:Xst:753 - "/home/aalonso/workspace/ppc405/xilinx-ml405-ref/hdl/system.vhd" line 4498: Unconnected output port 'MCB7_wr_full' of component 'ddr_sdram_wrapper'.
WARNING:Xst:753 - "/home/aalonso/workspace/ppc405/xilinx-ml405-ref/hdl/system.vhd" line 4498: Unconnected output port 'MCB7_wr_empty' of component 'ddr_sdram_wrapper'.
WARNING:Xst:753 - "/home/aalonso/workspace/ppc405/xilinx-ml405-ref/hdl/system.vhd" line 4498: Unconnected output port 'MCB7_wr_count' of component 'ddr_sdram_wrapper'.
WARNING:Xst:753 - "/home/aalonso/workspace/ppc405/xilinx-ml405-ref/hdl/system.vhd" line 4498: Unconnected output port 'MCB7_wr_underrun' of component 'ddr_sdram_wrapper'.
WARNING:Xst:753 - "/home/aalonso/workspace/ppc405/xilinx-ml405-ref/hdl/system.vhd" line 4498: Unconnected output port 'MCB7_wr_error' of component 'ddr_sdram_wrapper'.
WARNING:Xst:753 - "/home/aalonso/workspace/ppc405/xilinx-ml405-ref/hdl/system.vhd" line 4498: Unconnected output port 'MCB7_rd_data' of component 'ddr_sdram_wrapper'.
WARNING:Xst:753 - "/home/aalonso/workspace/ppc405/xilinx-ml405-ref/hdl/system.vhd" line 4498: Unconnected output port 'MCB7_rd_full' of component 'ddr_sdram_wrapper'.
WARNING:Xst:753 - "/home/aalonso/workspace/ppc405/xilinx-ml405-ref/hdl/system.vhd" line 4498: Unconnected output port 'MCB7_rd_empty' of component 'ddr_sdram_wrapper'.
WARNING:Xst:753 - "/home/aalonso/workspace/ppc405/xilinx-ml405-ref/hdl/system.vhd" line 4498: Unconnected output port 'MCB7_rd_count' of component 'ddr_sdram_wrapper'.
WARNING:Xst:753 - "/home/aalonso/workspace/ppc405/xilinx-ml405-ref/hdl/system.vhd" line 4498: Unconnected output port 'MCB7_rd_overflow' of component 'ddr_sdram_wrapper'.
WARNING:Xst:753 - "/home/aalonso/workspace/ppc405/xilinx-ml405-ref/hdl/system.vhd" line 4498: Unconnected output port 'MCB7_rd_error' of component 'ddr_sdram_wrapper'.
WARNING:Xst:753 - "/home/aalonso/workspace/ppc405/xilinx-ml405-ref/hdl/system.vhd" line 4498: Unconnected output port 'MPMC_CTRL_Sl_addrAck' of component 'ddr_sdram_wrapper'.
WARNING:Xst:753 - "/home/aalonso/workspace/ppc405/xilinx-ml405-ref/hdl/system.vhd" line 4498: Unconnected output port 'MPMC_CTRL_Sl_SSize' of component 'ddr_sdram_wrapper'.
WARNING:Xst:753 - "/home/aalonso/workspace/ppc405/xilinx-ml405-ref/hdl/system.vhd" line 4498: Unconnected output port 'MPMC_CTRL_Sl_wait' of component 'ddr_sdram_wrapper'.
WARNING:Xst:753 - "/home/aalonso/workspace/ppc405/xilinx-ml405-ref/hdl/system.vhd" line 4498: Unconnected output port 'MPMC_CTRL_Sl_rearbitrate' of component 'ddr_sdram_wrapper'.
WARNING:Xst:753 - "/home/aalonso/workspace/ppc405/xilinx-ml405-ref/hdl/system.vhd" line 4498: Unconnected output port 'MPMC_CTRL_Sl_wrDAck' of component 'ddr_sdram_wrapper'.
WARNING:Xst:753 - "/home/aalonso/workspace/ppc405/xilinx-ml405-ref/hdl/system.vhd" line 4498: Unconnected output port 'MPMC_CTRL_Sl_wrComp' of component 'ddr_sdram_wrapper'.
WARNING:Xst:753 - "/home/aalonso/workspace/ppc405/xilinx-ml405-ref/hdl/system.vhd" line 4498: Unconnected output port 'MPMC_CTRL_Sl_wrBTerm' of component 'ddr_sdram_wrapper'.
WARNING:Xst:753 - "/home/aalonso/workspace/ppc405/xilinx-ml405-ref/hdl/system.vhd" line 4498: Unconnected output port 'MPMC_CTRL_Sl_rdDBus' of component 'ddr_sdram_wrapper'.
WARNING:Xst:753 - "/home/aalonso/workspace/ppc405/xilinx-ml405-ref/hdl/system.vhd" line 4498: Unconnected output port 'MPMC_CTRL_Sl_rdWdAddr' of component 'ddr_sdram_wrapper'.
WARNING:Xst:753 - "/home/aalonso/workspace/ppc405/xilinx-ml405-ref/hdl/system.vhd" line 4498: Unconnected output port 'MPMC_CTRL_Sl_rdDAck' of component 'ddr_sdram_wrapper'.
WARNING:Xst:753 - "/home/aalonso/workspace/ppc405/xilinx-ml405-ref/hdl/system.vhd" line 4498: Unconnected output port 'MPMC_CTRL_Sl_rdComp' of component 'ddr_sdram_wrapper'.
WARNING:Xst:753 - "/home/aalonso/workspace/ppc405/xilinx-ml405-ref/hdl/system.vhd" line 4498: Unconnected output port 'MPMC_CTRL_Sl_rdBTerm' of component 'ddr_sdram_wrapper'.
WARNING:Xst:753 - "/home/aalonso/workspace/ppc405/xilinx-ml405-ref/hdl/system.vhd" line 4498: Unconnected output port 'MPMC_CTRL_Sl_MBusy' of component 'ddr_sdram_wrapper'.
WARNING:Xst:753 - "/home/aalonso/workspace/ppc405/xilinx-ml405-ref/hdl/system.vhd" line 4498: Unconnected output port 'MPMC_CTRL_Sl_MRdErr' of component 'ddr_sdram_wrapper'.
WARNING:Xst:753 - "/home/aalonso/workspace/ppc405/xilinx-ml405-ref/hdl/system.vhd" line 4498: Unconnected output port 'MPMC_CTRL_Sl_MWrErr' of component 'ddr_sdram_wrapper'.
WARNING:Xst:753 - "/home/aalonso/workspace/ppc405/xilinx-ml405-ref/hdl/system.vhd" line 4498: Unconnected output port 'MPMC_CTRL_Sl_MIRQ' of component 'ddr_sdram_wrapper'.
WARNING:Xst:753 - "/home/aalonso/workspace/ppc405/xilinx-ml405-ref/hdl/system.vhd" line 4498: Unconnected output port 'MPMC_Idelayctrl_Rdy_O' of component 'ddr_sdram_wrapper'.
WARNING:Xst:753 - "/home/aalonso/workspace/ppc405/xilinx-ml405-ref/hdl/system.vhd" line 4498: Unconnected output port 'MPMC_InitDone' of component 'ddr_sdram_wrapper'.
WARNING:Xst:753 - "/home/aalonso/workspace/ppc405/xilinx-ml405-ref/hdl/system.vhd" line 4498: Unconnected output port 'MPMC_ECC_Intr' of component 'ddr_sdram_wrapper'.
WARNING:Xst:753 - "/home/aalonso/workspace/ppc405/xilinx-ml405-ref/hdl/system.vhd" line 4498: Unconnected output port 'MPMC_DCM_PSEN' of component 'ddr_sdram_wrapper'.
WARNING:Xst:753 - "/home/aalonso/workspace/ppc405/xilinx-ml405-ref/hdl/system.vhd" line 4498: Unconnected output port 'MPMC_DCM_PSINCDEC' of component 'ddr_sdram_wrapper'.
WARNING:Xst:753 - "/home/aalonso/workspace/ppc405/xilinx-ml405-ref/hdl/system.vhd" line 4498: Unconnected output port 'SDRAM_Clk' of component 'ddr_sdram_wrapper'.
WARNING:Xst:753 - "/home/aalonso/workspace/ppc405/xilinx-ml405-ref/hdl/system.vhd" line 4498: Unconnected output port 'SDRAM_CE' of component 'ddr_sdram_wrapper'.
WARNING:Xst:753 - "/home/aalonso/workspace/ppc405/xilinx-ml405-ref/hdl/system.vhd" line 4498: Unconnected output port 'SDRAM_CS_n' of component 'ddr_sdram_wrapper'.
WARNING:Xst:753 - "/home/aalonso/workspace/ppc405/xilinx-ml405-ref/hdl/system.vhd" line 4498: Unconnected output port 'SDRAM_RAS_n' of component 'ddr_sdram_wrapper'.
WARNING:Xst:753 - "/home/aalonso/workspace/ppc405/xilinx-ml405-ref/hdl/system.vhd" line 4498: Unconnected output port 'SDRAM_CAS_n' of component 'ddr_sdram_wrapper'.
WARNING:Xst:753 - "/home/aalonso/workspace/ppc405/xilinx-ml405-ref/hdl/system.vhd" line 4498: Unconnected output port 'SDRAM_WE_n' of component 'ddr_sdram_wrapper'.
WARNING:Xst:753 - "/home/aalonso/workspace/ppc405/xilinx-ml405-ref/hdl/system.vhd" line 4498: Unconnected output port 'SDRAM_BankAddr' of component 'ddr_sdram_wrapper'.
WARNING:Xst:753 - "/home/aalonso/workspace/ppc405/xilinx-ml405-ref/hdl/system.vhd" line 4498: Unconnected output port 'SDRAM_Addr' of component 'ddr_sdram_wrapper'.
WARNING:Xst:754 - "/home/aalonso/workspace/ppc405/xilinx-ml405-ref/hdl/system.vhd" line 4498: Unconnected inout port 'SDRAM_DQ' of component 'ddr_sdram_wrapper'.
WARNING:Xst:753 - "/home/aalonso/workspace/ppc405/xilinx-ml405-ref/hdl/system.vhd" line 4498: Unconnected output port 'SDRAM_DM' of component 'ddr_sdram_wrapper'.
WARNING:Xst:753 - "/home/aalonso/workspace/ppc405/xilinx-ml405-ref/hdl/system.vhd" line 4498: Unconnected output port 'DDR_DQS_Div_O' of component 'ddr_sdram_wrapper'.
WARNING:Xst:753 - "/home/aalonso/workspace/ppc405/xilinx-ml405-ref/hdl/system.vhd" line 4498: Unconnected output port 'DDR2_Clk' of component 'ddr_sdram_wrapper'.
WARNING:Xst:753 - "/home/aalonso/workspace/ppc405/xilinx-ml405-ref/hdl/system.vhd" line 4498: Unconnected output port 'DDR2_Clk_n' of component 'ddr_sdram_wrapper'.
WARNING:Xst:753 - "/home/aalonso/workspace/ppc405/xilinx-ml405-ref/hdl/system.vhd" line 4498: Unconnected output port 'DDR2_CE' of component 'ddr_sdram_wrapper'.
WARNING:Xst:753 - "/home/aalonso/workspace/ppc405/xilinx-ml405-ref/hdl/system.vhd" line 4498: Unconnected output port 'DDR2_CS_n' of component 'ddr_sdram_wrapper'.
WARNING:Xst:753 - "/home/aalonso/workspace/ppc405/xilinx-ml405-ref/hdl/system.vhd" line 4498: Unconnected output port 'DDR2_ODT' of component 'ddr_sdram_wrapper'.
WARNING:Xst:753 - "/home/aalonso/workspace/ppc405/xilinx-ml405-ref/hdl/system.vhd" line 4498: Unconnected output port 'DDR2_RAS_n' of component 'ddr_sdram_wrapper'.
WARNING:Xst:753 - "/home/aalonso/workspace/ppc405/xilinx-ml405-ref/hdl/system.vhd" line 4498: Unconnected output port 'DDR2_CAS_n' of component 'ddr_sdram_wrapper'.
WARNING:Xst:753 - "/home/aalonso/workspace/ppc405/xilinx-ml405-ref/hdl/system.vhd" line 4498: Unconnected output port 'DDR2_WE_n' of component 'ddr_sdram_wrapper'.
WARNING:Xst:753 - "/home/aalonso/workspace/ppc405/xilinx-ml405-ref/hdl/system.vhd" line 4498: Unconnected output port 'DDR2_BankAddr' of component 'ddr_sdram_wrapper'.
WARNING:Xst:753 - "/home/aalonso/workspace/ppc405/xilinx-ml405-ref/hdl/system.vhd" line 4498: Unconnected output port 'DDR2_Addr' of component 'ddr_sdram_wrapper'.
WARNING:Xst:754 - "/home/aalonso/workspace/ppc405/xilinx-ml405-ref/hdl/system.vhd" line 4498: Unconnected inout port 'DDR2_DQ' of component 'ddr_sdram_wrapper'.
WARNING:Xst:753 - "/home/aalonso/workspace/ppc405/xilinx-ml405-ref/hdl/system.vhd" line 4498: Unconnected output port 'DDR2_DM' of component 'ddr_sdram_wrapper'.
WARNING:Xst:754 - "/home/aalonso/workspace/ppc405/xilinx-ml405-ref/hdl/system.vhd" line 4498: Unconnected inout port 'DDR2_DQS' of component 'ddr_sdram_wrapper'.
WARNING:Xst:754 - "/home/aalonso/workspace/ppc405/xilinx-ml405-ref/hdl/system.vhd" line 4498: Unconnected inout port 'DDR2_DQS_n' of component 'ddr_sdram_wrapper'.
WARNING:Xst:753 - "/home/aalonso/workspace/ppc405/xilinx-ml405-ref/hdl/system.vhd" line 4498: Unconnected output port 'DDR2_DQS_Div_O' of component 'ddr_sdram_wrapper'.
WARNING:Xst:753 - "/home/aalonso/workspace/ppc405/xilinx-ml405-ref/hdl/system.vhd" line 4498: Unconnected output port 'DDR3_Clk' of component 'ddr_sdram_wrapper'.
WARNING:Xst:753 - "/home/aalonso/workspace/ppc405/xilinx-ml405-ref/hdl/system.vhd" line 4498: Unconnected output port 'DDR3_Clk_n' of component 'ddr_sdram_wrapper'.
WARNING:Xst:753 - "/home/aalonso/workspace/ppc405/xilinx-ml405-ref/hdl/system.vhd" line 4498: Unconnected output port 'DDR3_CE' of component 'ddr_sdram_wrapper'.
WARNING:Xst:753 - "/home/aalonso/workspace/ppc405/xilinx-ml405-ref/hdl/system.vhd" line 4498: Unconnected output port 'DDR3_CS_n' of component 'ddr_sdram_wrapper'.
WARNING:Xst:753 - "/home/aalonso/workspace/ppc405/xilinx-ml405-ref/hdl/system.vhd" line 4498: Unconnected output port 'DDR3_ODT' of component 'ddr_sdram_wrapper'.
WARNING:Xst:753 - "/home/aalonso/workspace/ppc405/xilinx-ml405-ref/hdl/system.vhd" line 4498: Unconnected output port 'DDR3_RAS_n' of component 'ddr_sdram_wrapper'.
WARNING:Xst:753 - "/home/aalonso/workspace/ppc405/xilinx-ml405-ref/hdl/system.vhd" line 4498: Unconnected output port 'DDR3_CAS_n' of component 'ddr_sdram_wrapper'.
WARNING:Xst:753 - "/home/aalonso/workspace/ppc405/xilinx-ml405-ref/hdl/system.vhd" line 4498: Unconnected output port 'DDR3_WE_n' of component 'ddr_sdram_wrapper'.
WARNING:Xst:753 - "/home/aalonso/workspace/ppc405/xilinx-ml405-ref/hdl/system.vhd" line 4498: Unconnected output port 'DDR3_BankAddr' of component 'ddr_sdram_wrapper'.
WARNING:Xst:753 - "/home/aalonso/workspace/ppc405/xilinx-ml405-ref/hdl/system.vhd" line 4498: Unconnected output port 'DDR3_Addr' of component 'ddr_sdram_wrapper'.
WARNING:Xst:754 - "/home/aalonso/workspace/ppc405/xilinx-ml405-ref/hdl/system.vhd" line 4498: Unconnected inout port 'DDR3_DQ' of component 'ddr_sdram_wrapper'.
WARNING:Xst:753 - "/home/aalonso/workspace/ppc405/xilinx-ml405-ref/hdl/system.vhd" line 4498: Unconnected output port 'DDR3_DM' of component 'ddr_sdram_wrapper'.
WARNING:Xst:753 - "/home/aalonso/workspace/ppc405/xilinx-ml405-ref/hdl/system.vhd" line 4498: Unconnected output port 'DDR3_Reset_n' of component 'ddr_sdram_wrapper'.
WARNING:Xst:754 - "/home/aalonso/workspace/ppc405/xilinx-ml405-ref/hdl/system.vhd" line 4498: Unconnected inout port 'DDR3_DQS' of component 'ddr_sdram_wrapper'.
WARNING:Xst:754 - "/home/aalonso/workspace/ppc405/xilinx-ml405-ref/hdl/system.vhd" line 4498: Unconnected inout port 'DDR3_DQS_n' of component 'ddr_sdram_wrapper'.
WARNING:Xst:753 - "/home/aalonso/workspace/ppc405/xilinx-ml405-ref/hdl/system.vhd" line 4498: Unconnected output port 'mcbx_dram_addr' of component 'ddr_sdram_wrapper'.
WARNING:Xst:753 - "/home/aalonso/workspace/ppc405/xilinx-ml405-ref/hdl/system.vhd" line 4498: Unconnected output port 'mcbx_dram_ba' of component 'ddr_sdram_wrapper'.
WARNING:Xst:753 - "/home/aalonso/workspace/ppc405/xilinx-ml405-ref/hdl/system.vhd" line 4498: Unconnected output port 'mcbx_dram_ras_n' of component 'ddr_sdram_wrapper'.
WARNING:Xst:753 - "/home/aalonso/workspace/ppc405/xilinx-ml405-ref/hdl/system.vhd" line 4498: Unconnected output port 'mcbx_dram_cas_n' of component 'ddr_sdram_wrapper'.
WARNING:Xst:753 - "/home/aalonso/workspace/ppc405/xilinx-ml405-ref/hdl/system.vhd" line 4498: Unconnected output port 'mcbx_dram_we_n' of component 'ddr_sdram_wrapper'.
WARNING:Xst:753 - "/home/aalonso/workspace/ppc405/xilinx-ml405-ref/hdl/system.vhd" line 4498: Unconnected output port 'mcbx_dram_cke' of component 'ddr_sdram_wrapper'.
WARNING:Xst:753 - "/home/aalonso/workspace/ppc405/xilinx-ml405-ref/hdl/system.vhd" line 4498: Unconnected output port 'mcbx_dram_clk' of component 'ddr_sdram_wrapper'.
WARNING:Xst:753 - "/home/aalonso/workspace/ppc405/xilinx-ml405-ref/hdl/system.vhd" line 4498: Unconnected output port 'mcbx_dram_clk_n' of component 'ddr_sdram_wrapper'.
WARNING:Xst:754 - "/home/aalonso/workspace/ppc405/xilinx-ml405-ref/hdl/system.vhd" line 4498: Unconnected inout port 'mcbx_dram_dq' of component 'ddr_sdram_wrapper'.
WARNING:Xst:754 - "/home/aalonso/workspace/ppc405/xilinx-ml405-ref/hdl/system.vhd" line 4498: Unconnected inout port 'mcbx_dram_dqs' of component 'ddr_sdram_wrapper'.
WARNING:Xst:754 - "/home/aalonso/workspace/ppc405/xilinx-ml405-ref/hdl/system.vhd" line 4498: Unconnected inout port 'mcbx_dram_dqs_n' of component 'ddr_sdram_wrapper'.
WARNING:Xst:754 - "/home/aalonso/workspace/ppc405/xilinx-ml405-ref/hdl/system.vhd" line 4498: Unconnected inout port 'mcbx_dram_udqs' of component 'ddr_sdram_wrapper'.
WARNING:Xst:754 - "/home/aalonso/workspace/ppc405/xilinx-ml405-ref/hdl/system.vhd" line 4498: Unconnected inout port 'mcbx_dram_udqs_n' of component 'ddr_sdram_wrapper'.
WARNING:Xst:753 - "/home/aalonso/workspace/ppc405/xilinx-ml405-ref/hdl/system.vhd" line 4498: Unconnected output port 'mcbx_dram_udm' of component 'ddr_sdram_wrapper'.
WARNING:Xst:753 - "/home/aalonso/workspace/ppc405/xilinx-ml405-ref/hdl/system.vhd" line 4498: Unconnected output port 'mcbx_dram_ldm' of component 'ddr_sdram_wrapper'.
WARNING:Xst:753 - "/home/aalonso/workspace/ppc405/xilinx-ml405-ref/hdl/system.vhd" line 4498: Unconnected output port 'mcbx_dram_odt' of component 'ddr_sdram_wrapper'.
WARNING:Xst:753 - "/home/aalonso/workspace/ppc405/xilinx-ml405-ref/hdl/system.vhd" line 4498: Unconnected output port 'mcbx_dram_ddr3_rst' of component 'ddr_sdram_wrapper'.
WARNING:Xst:753 - "/home/aalonso/workspace/ppc405/xilinx-ml405-ref/hdl/system.vhd" line 4498: Unconnected output port 'selfrefresh_mode' of component 'ddr_sdram_wrapper'.
WARNING:Xst:754 - "/home/aalonso/workspace/ppc405/xilinx-ml405-ref/hdl/system.vhd" line 4498: Unconnected inout port 'rzq' of component 'ddr_sdram_wrapper'.
WARNING:Xst:754 - "/home/aalonso/workspace/ppc405/xilinx-ml405-ref/hdl/system.vhd" line 4498: Unconnected inout port 'zio' of component 'ddr_sdram_wrapper'.
WARNING:Xst:753 - "/home/aalonso/workspace/ppc405/xilinx-ml405-ref/hdl/system.vhd" line 6273: Unconnected output port 'PLB_Rst' of component 'ppc405_0_iplb1_wrapper'.
WARNING:Xst:753 - "/home/aalonso/workspace/ppc405/xilinx-ml405-ref/hdl/system.vhd" line 6273: Unconnected output port 'PLB_dcrAck' of component 'ppc405_0_iplb1_wrapper'.
WARNING:Xst:753 - "/home/aalonso/workspace/ppc405/xilinx-ml405-ref/hdl/system.vhd" line 6273: Unconnected output port 'PLB_dcrDBus' of component 'ppc405_0_iplb1_wrapper'.
WARNING:Xst:753 - "/home/aalonso/workspace/ppc405/xilinx-ml405-ref/hdl/system.vhd" line 6273: Unconnected output port 'PLB_MIRQ' of component 'ppc405_0_iplb1_wrapper'.
WARNING:Xst:753 - "/home/aalonso/workspace/ppc405/xilinx-ml405-ref/hdl/system.vhd" line 6273: Unconnected output port 'PLB_SaddrAck' of component 'ppc405_0_iplb1_wrapper'.
WARNING:Xst:753 - "/home/aalonso/workspace/ppc405/xilinx-ml405-ref/hdl/system.vhd" line 6273: Unconnected output port 'PLB_SMRdErr' of component 'ppc405_0_iplb1_wrapper'.
WARNING:Xst:753 - "/home/aalonso/workspace/ppc405/xilinx-ml405-ref/hdl/system.vhd" line 6273: Unconnected output port 'PLB_SMWrErr' of component 'ppc405_0_iplb1_wrapper'.
WARNING:Xst:753 - "/home/aalonso/workspace/ppc405/xilinx-ml405-ref/hdl/system.vhd" line 6273: Unconnected output port 'PLB_SMBusy' of component 'ppc405_0_iplb1_wrapper'.
WARNING:Xst:753 - "/home/aalonso/workspace/ppc405/xilinx-ml405-ref/hdl/system.vhd" line 6273: Unconnected output port 'PLB_SrdBTerm' of component 'ppc405_0_iplb1_wrapper'.
WARNING:Xst:753 - "/home/aalonso/workspace/ppc405/xilinx-ml405-ref/hdl/system.vhd" line 6273: Unconnected output port 'PLB_SrdComp' of component 'ppc405_0_iplb1_wrapper'.
WARNING:Xst:753 - "/home/aalonso/workspace/ppc405/xilinx-ml405-ref/hdl/system.vhd" line 6273: Unconnected output port 'PLB_SrdDAck' of component 'ppc405_0_iplb1_wrapper'.
WARNING:Xst:753 - "/home/aalonso/workspace/ppc405/xilinx-ml405-ref/hdl/system.vhd" line 6273: Unconnected output port 'PLB_SrdDBus' of component 'ppc405_0_iplb1_wrapper'.
WARNING:Xst:753 - "/home/aalonso/workspace/ppc405/xilinx-ml405-ref/hdl/system.vhd" line 6273: Unconnected output port 'PLB_SrdWdAddr' of component 'ppc405_0_iplb1_wrapper'.
WARNING:Xst:753 - "/home/aalonso/workspace/ppc405/xilinx-ml405-ref/hdl/system.vhd" line 6273: Unconnected output port 'PLB_Srearbitrate' of component 'ppc405_0_iplb1_wrapper'.
WARNING:Xst:753 - "/home/aalonso/workspace/ppc405/xilinx-ml405-ref/hdl/system.vhd" line 6273: Unconnected output port 'PLB_Sssize' of component 'ppc405_0_iplb1_wrapper'.
WARNING:Xst:753 - "/home/aalonso/workspace/ppc405/xilinx-ml405-ref/hdl/system.vhd" line 6273: Unconnected output port 'PLB_Swait' of component 'ppc405_0_iplb1_wrapper'.
WARNING:Xst:753 - "/home/aalonso/workspace/ppc405/xilinx-ml405-ref/hdl/system.vhd" line 6273: Unconnected output port 'PLB_SwrBTerm' of component 'ppc405_0_iplb1_wrapper'.
WARNING:Xst:753 - "/home/aalonso/workspace/ppc405/xilinx-ml405-ref/hdl/system.vhd" line 6273: Unconnected output port 'PLB_SwrComp' of component 'ppc405_0_iplb1_wrapper'.
WARNING:Xst:753 - "/home/aalonso/workspace/ppc405/xilinx-ml405-ref/hdl/system.vhd" line 6273: Unconnected output port 'PLB_SwrDAck' of component 'ppc405_0_iplb1_wrapper'.
WARNING:Xst:753 - "/home/aalonso/workspace/ppc405/xilinx-ml405-ref/hdl/system.vhd" line 6273: Unconnected output port 'Bus_Error_Det' of component 'ppc405_0_iplb1_wrapper'.
WARNING:Xst:753 - "/home/aalonso/workspace/ppc405/xilinx-ml405-ref/hdl/system.vhd" line 6374: Unconnected output port 'PLB_Rst' of component 'ppc405_0_dplb1_wrapper'.
WARNING:Xst:753 - "/home/aalonso/workspace/ppc405/xilinx-ml405-ref/hdl/system.vhd" line 6374: Unconnected output port 'PLB_dcrAck' of component 'ppc405_0_dplb1_wrapper'.
WARNING:Xst:753 - "/home/aalonso/workspace/ppc405/xilinx-ml405-ref/hdl/system.vhd" line 6374: Unconnected output port 'PLB_dcrDBus' of component 'ppc405_0_dplb1_wrapper'.
WARNING:Xst:753 - "/home/aalonso/workspace/ppc405/xilinx-ml405-ref/hdl/system.vhd" line 6374: Unconnected output port 'PLB_MIRQ' of component 'ppc405_0_dplb1_wrapper'.
WARNING:Xst:753 - "/home/aalonso/workspace/ppc405/xilinx-ml405-ref/hdl/system.vhd" line 6374: Unconnected output port 'PLB_SaddrAck' of component 'ppc405_0_dplb1_wrapper'.
WARNING:Xst:753 - "/home/aalonso/workspace/ppc405/xilinx-ml405-ref/hdl/system.vhd" line 6374: Unconnected output port 'PLB_SMRdErr' of component 'ppc405_0_dplb1_wrapper'.
WARNING:Xst:753 - "/home/aalonso/workspace/ppc405/xilinx-ml405-ref/hdl/system.vhd" line 6374: Unconnected output port 'PLB_SMWrErr' of component 'ppc405_0_dplb1_wrapper'.
WARNING:Xst:753 - "/home/aalonso/workspace/ppc405/xilinx-ml405-ref/hdl/system.vhd" line 6374: Unconnected output port 'PLB_SMBusy' of component 'ppc405_0_dplb1_wrapper'.
WARNING:Xst:753 - "/home/aalonso/workspace/ppc405/xilinx-ml405-ref/hdl/system.vhd" line 6374: Unconnected output port 'PLB_SrdBTerm' of component 'ppc405_0_dplb1_wrapper'.
WARNING:Xst:753 - "/home/aalonso/workspace/ppc405/xilinx-ml405-ref/hdl/system.vhd" line 6374: Unconnected output port 'PLB_SrdComp' of component 'ppc405_0_dplb1_wrapper'.
WARNING:Xst:753 - "/home/aalonso/workspace/ppc405/xilinx-ml405-ref/hdl/system.vhd" line 6374: Unconnected output port 'PLB_SrdDAck' of component 'ppc405_0_dplb1_wrapper'.
WARNING:Xst:753 - "/home/aalonso/workspace/ppc405/xilinx-ml405-ref/hdl/system.vhd" line 6374: Unconnected output port 'PLB_SrdDBus' of component 'ppc405_0_dplb1_wrapper'.
WARNING:Xst:753 - "/home/aalonso/workspace/ppc405/xilinx-ml405-ref/hdl/system.vhd" line 6374: Unconnected output port 'PLB_SrdWdAddr' of component 'ppc405_0_dplb1_wrapper'.
WARNING:Xst:753 - "/home/aalonso/workspace/ppc405/xilinx-ml405-ref/hdl/system.vhd" line 6374: Unconnected output port 'PLB_Srearbitrate' of component 'ppc405_0_dplb1_wrapper'.
WARNING:Xst:753 - "/home/aalonso/workspace/ppc405/xilinx-ml405-ref/hdl/system.vhd" line 6374: Unconnected output port 'PLB_Sssize' of component 'ppc405_0_dplb1_wrapper'.
WARNING:Xst:753 - "/home/aalonso/workspace/ppc405/xilinx-ml405-ref/hdl/system.vhd" line 6374: Unconnected output port 'PLB_Swait' of component 'ppc405_0_dplb1_wrapper'.
WARNING:Xst:753 - "/home/aalonso/workspace/ppc405/xilinx-ml405-ref/hdl/system.vhd" line 6374: Unconnected output port 'PLB_SwrBTerm' of component 'ppc405_0_dplb1_wrapper'.
WARNING:Xst:753 - "/home/aalonso/workspace/ppc405/xilinx-ml405-ref/hdl/system.vhd" line 6374: Unconnected output port 'PLB_SwrComp' of component 'ppc405_0_dplb1_wrapper'.
WARNING:Xst:753 - "/home/aalonso/workspace/ppc405/xilinx-ml405-ref/hdl/system.vhd" line 6374: Unconnected output port 'PLB_SwrDAck' of component 'ppc405_0_dplb1_wrapper'.
WARNING:Xst:753 - "/home/aalonso/workspace/ppc405/xilinx-ml405-ref/hdl/system.vhd" line 6374: Unconnected output port 'Bus_Error_Det' of component 'ppc405_0_dplb1_wrapper'.
WARNING:Xst:753 - "/home/aalonso/workspace/ppc405/xilinx-ml405-ref/hdl/system.vhd" line 6480: Unconnected output port 'TemacIntc1_Irpt' of component 'trimode_mac_gmii_wrapper'.
WARNING:Xst:753 - "/home/aalonso/workspace/ppc405/xilinx-ml405-ref/hdl/system.vhd" line 6480: Unconnected output port 'Temac1Llink_DST_RDY_n' of component 'trimode_mac_gmii_wrapper'.
WARNING:Xst:753 - "/home/aalonso/workspace/ppc405/xilinx-ml405-ref/hdl/system.vhd" line 6480: Unconnected output port 'Temac1Llink_SOP_n' of component 'trimode_mac_gmii_wrapper'.
WARNING:Xst:753 - "/home/aalonso/workspace/ppc405/xilinx-ml405-ref/hdl/system.vhd" line 6480: Unconnected output port 'Temac1Llink_EOP_n' of component 'trimode_mac_gmii_wrapper'.
WARNING:Xst:753 - "/home/aalonso/workspace/ppc405/xilinx-ml405-ref/hdl/system.vhd" line 6480: Unconnected output port 'Temac1Llink_SOF_n' of component 'trimode_mac_gmii_wrapper'.
WARNING:Xst:753 - "/home/aalonso/workspace/ppc405/xilinx-ml405-ref/hdl/system.vhd" line 6480: Unconnected output port 'Temac1Llink_EOF_n' of component 'trimode_mac_gmii_wrapper'.
WARNING:Xst:753 - "/home/aalonso/workspace/ppc405/xilinx-ml405-ref/hdl/system.vhd" line 6480: Unconnected output port 'Temac1Llink_REM' of component 'trimode_mac_gmii_wrapper'.
WARNING:Xst:753 - "/home/aalonso/workspace/ppc405/xilinx-ml405-ref/hdl/system.vhd" line 6480: Unconnected output port 'Temac1Llink_Data' of component 'trimode_mac_gmii_wrapper'.
WARNING:Xst:753 - "/home/aalonso/workspace/ppc405/xilinx-ml405-ref/hdl/system.vhd" line 6480: Unconnected output port 'Temac1Llink_SRC_RDY_n' of component 'trimode_mac_gmii_wrapper'.
WARNING:Xst:753 - "/home/aalonso/workspace/ppc405/xilinx-ml405-ref/hdl/system.vhd" line 6480: Unconnected output port 'MII_TXD_0' of component 'trimode_mac_gmii_wrapper'.
WARNING:Xst:753 - "/home/aalonso/workspace/ppc405/xilinx-ml405-ref/hdl/system.vhd" line 6480: Unconnected output port 'MII_TX_EN_0' of component 'trimode_mac_gmii_wrapper'.
WARNING:Xst:753 - "/home/aalonso/workspace/ppc405/xilinx-ml405-ref/hdl/system.vhd" line 6480: Unconnected output port 'MII_TX_ER_0' of component 'trimode_mac_gmii_wrapper'.
WARNING:Xst:753 - "/home/aalonso/workspace/ppc405/xilinx-ml405-ref/hdl/system.vhd" line 6480: Unconnected output port 'MII_TXD_1' of component 'trimode_mac_gmii_wrapper'.
WARNING:Xst:753 - "/home/aalonso/workspace/ppc405/xilinx-ml405-ref/hdl/system.vhd" line 6480: Unconnected output port 'MII_TX_EN_1' of component 'trimode_mac_gmii_wrapper'.
WARNING:Xst:753 - "/home/aalonso/workspace/ppc405/xilinx-ml405-ref/hdl/system.vhd" line 6480: Unconnected output port 'MII_TX_ER_1' of component 'trimode_mac_gmii_wrapper'.
WARNING:Xst:753 - "/home/aalonso/workspace/ppc405/xilinx-ml405-ref/hdl/system.vhd" line 6480: Unconnected output port 'GMII_TXD_1' of component 'trimode_mac_gmii_wrapper'.
WARNING:Xst:753 - "/home/aalonso/workspace/ppc405/xilinx-ml405-ref/hdl/system.vhd" line 6480: Unconnected output port 'GMII_TX_EN_1' of component 'trimode_mac_gmii_wrapper'.
WARNING:Xst:753 - "/home/aalonso/workspace/ppc405/xilinx-ml405-ref/hdl/system.vhd" line 6480: Unconnected output port 'GMII_TX_ER_1' of component 'trimode_mac_gmii_wrapper'.
WARNING:Xst:753 - "/home/aalonso/workspace/ppc405/xilinx-ml405-ref/hdl/system.vhd" line 6480: Unconnected output port 'GMII_TX_CLK_1' of component 'trimode_mac_gmii_wrapper'.
WARNING:Xst:753 - "/home/aalonso/workspace/ppc405/xilinx-ml405-ref/hdl/system.vhd" line 6480: Unconnected output port 'TXP_0' of component 'trimode_mac_gmii_wrapper'.
WARNING:Xst:753 - "/home/aalonso/workspace/ppc405/xilinx-ml405-ref/hdl/system.vhd" line 6480: Unconnected output port 'TXN_0' of component 'trimode_mac_gmii_wrapper'.
WARNING:Xst:753 - "/home/aalonso/workspace/ppc405/xilinx-ml405-ref/hdl/system.vhd" line 6480: Unconnected output port 'TXP_1' of component 'trimode_mac_gmii_wrapper'.
WARNING:Xst:753 - "/home/aalonso/workspace/ppc405/xilinx-ml405-ref/hdl/system.vhd" line 6480: Unconnected output port 'TXN_1' of component 'trimode_mac_gmii_wrapper'.
WARNING:Xst:753 - "/home/aalonso/workspace/ppc405/xilinx-ml405-ref/hdl/system.vhd" line 6480: Unconnected output port 'RGMII_TXD_0' of component 'trimode_mac_gmii_wrapper'.
WARNING:Xst:753 - "/home/aalonso/workspace/ppc405/xilinx-ml405-ref/hdl/system.vhd" line 6480: Unconnected output port 'RGMII_TX_CTL_0' of component 'trimode_mac_gmii_wrapper'.
WARNING:Xst:753 - "/home/aalonso/workspace/ppc405/xilinx-ml405-ref/hdl/system.vhd" line 6480: Unconnected output port 'RGMII_TXC_0' of component 'trimode_mac_gmii_wrapper'.
WARNING:Xst:753 - "/home/aalonso/workspace/ppc405/xilinx-ml405-ref/hdl/system.vhd" line 6480: Unconnected output port 'RGMII_TXD_1' of component 'trimode_mac_gmii_wrapper'.
WARNING:Xst:753 - "/home/aalonso/workspace/ppc405/xilinx-ml405-ref/hdl/system.vhd" line 6480: Unconnected output port 'RGMII_TX_CTL_1' of component 'trimode_mac_gmii_wrapper'.
WARNING:Xst:753 - "/home/aalonso/workspace/ppc405/xilinx-ml405-ref/hdl/system.vhd" line 6480: Unconnected output port 'RGMII_TXC_1' of component 'trimode_mac_gmii_wrapper'.
WARNING:Xst:753 - "/home/aalonso/workspace/ppc405/xilinx-ml405-ref/hdl/system.vhd" line 6480: Unconnected output port 'MDC_1' of component 'trimode_mac_gmii_wrapper'.
WARNING:Xst:753 - "/home/aalonso/workspace/ppc405/xilinx-ml405-ref/hdl/system.vhd" line 6480: Unconnected output port 'HostMiimSel' of component 'trimode_mac_gmii_wrapper'.
WARNING:Xst:753 - "/home/aalonso/workspace/ppc405/xilinx-ml405-ref/hdl/system.vhd" line 6480: Unconnected output port 'HostReq' of component 'trimode_mac_gmii_wrapper'.
WARNING:Xst:753 - "/home/aalonso/workspace/ppc405/xilinx-ml405-ref/hdl/system.vhd" line 6480: Unconnected output port 'HostAddr' of component 'trimode_mac_gmii_wrapper'.
WARNING:Xst:753 - "/home/aalonso/workspace/ppc405/xilinx-ml405-ref/hdl/system.vhd" line 6480: Unconnected output port 'HostEmac1Sel' of component 'trimode_mac_gmii_wrapper'.
WARNING:Xst:753 - "/home/aalonso/workspace/ppc405/xilinx-ml405-ref/hdl/system.vhd" line 6480: Unconnected output port 'Temac0AvbTxClk' of component 'trimode_mac_gmii_wrapper'.
WARNING:Xst:753 - "/home/aalonso/workspace/ppc405/xilinx-ml405-ref/hdl/system.vhd" line 6480: Unconnected output port 'Temac0AvbTxClkEn' of component 'trimode_mac_gmii_wrapper'.
WARNING:Xst:753 - "/home/aalonso/workspace/ppc405/xilinx-ml405-ref/hdl/system.vhd" line 6480: Unconnected output port 'Temac0AvbRxClk' of component 'trimode_mac_gmii_wrapper'.
WARNING:Xst:753 - "/home/aalonso/workspace/ppc405/xilinx-ml405-ref/hdl/system.vhd" line 6480: Unconnected output port 'Temac0AvbRxClkEn' of component 'trimode_mac_gmii_wrapper'.
WARNING:Xst:753 - "/home/aalonso/workspace/ppc405/xilinx-ml405-ref/hdl/system.vhd" line 6480: Unconnected output port 'Mac02AvbTxAck' of component 'trimode_mac_gmii_wrapper'.
WARNING:Xst:753 - "/home/aalonso/workspace/ppc405/xilinx-ml405-ref/hdl/system.vhd" line 6480: Unconnected output port 'Mac02AvbRxData' of component 'trimode_mac_gmii_wrapper'.
WARNING:Xst:753 - "/home/aalonso/workspace/ppc405/xilinx-ml405-ref/hdl/system.vhd" line 6480: Unconnected output port 'Mac02AvbRxDataValid' of component 'trimode_mac_gmii_wrapper'.
WARNING:Xst:753 - "/home/aalonso/workspace/ppc405/xilinx-ml405-ref/hdl/system.vhd" line 6480: Unconnected output port 'Mac02AvbRxFrameGood' of component 'trimode_mac_gmii_wrapper'.
WARNING:Xst:753 - "/home/aalonso/workspace/ppc405/xilinx-ml405-ref/hdl/system.vhd" line 6480: Unconnected output port 'Mac02AvbRxFrameBad' of component 'trimode_mac_gmii_wrapper'.
WARNING:Xst:753 - "/home/aalonso/workspace/ppc405/xilinx-ml405-ref/hdl/system.vhd" line 6480: Unconnected output port 'Temac02AvbTxData' of component 'trimode_mac_gmii_wrapper'.
WARNING:Xst:753 - "/home/aalonso/workspace/ppc405/xilinx-ml405-ref/hdl/system.vhd" line 6480: Unconnected output port 'Temac02AvbTxDataValid' of component 'trimode_mac_gmii_wrapper'.
WARNING:Xst:753 - "/home/aalonso/workspace/ppc405/xilinx-ml405-ref/hdl/system.vhd" line 6480: Unconnected output port 'Temac02AvbTxUnderrun' of component 'trimode_mac_gmii_wrapper'.
WARNING:Xst:753 - "/home/aalonso/workspace/ppc405/xilinx-ml405-ref/hdl/system.vhd" line 6480: Unconnected output port 'Temac1AvbTxClk' of component 'trimode_mac_gmii_wrapper'.
WARNING:Xst:753 - "/home/aalonso/workspace/ppc405/xilinx-ml405-ref/hdl/system.vhd" line 6480: Unconnected output port 'Temac1AvbTxClkEn' of component 'trimode_mac_gmii_wrapper'.
WARNING:Xst:753 - "/home/aalonso/workspace/ppc405/xilinx-ml405-ref/hdl/system.vhd" line 6480: Unconnected output port 'Temac1AvbRxClk' of component 'trimode_mac_gmii_wrapper'.
WARNING:Xst:753 - "/home/aalonso/workspace/ppc405/xilinx-ml405-ref/hdl/system.vhd" line 6480: Unconnected output port 'Temac1AvbRxClkEn' of component 'trimode_mac_gmii_wrapper'.
WARNING:Xst:753 - "/home/aalonso/workspace/ppc405/xilinx-ml405-ref/hdl/system.vhd" line 6480: Unconnected output port 'Mac12AvbTxAck' of component 'trimode_mac_gmii_wrapper'.
WARNING:Xst:753 - "/home/aalonso/workspace/ppc405/xilinx-ml405-ref/hdl/system.vhd" line 6480: Unconnected output port 'Mac12AvbRxData' of component 'trimode_mac_gmii_wrapper'.
WARNING:Xst:753 - "/home/aalonso/workspace/ppc405/xilinx-ml405-ref/hdl/system.vhd" line 6480: Unconnected output port 'Mac12AvbRxDataValid' of component 'trimode_mac_gmii_wrapper'.
WARNING:Xst:753 - "/home/aalonso/workspace/ppc405/xilinx-ml405-ref/hdl/system.vhd" line 6480: Unconnected output port 'Mac12AvbRxFrameGood' of component 'trimode_mac_gmii_wrapper'.
WARNING:Xst:753 - "/home/aalonso/workspace/ppc405/xilinx-ml405-ref/hdl/system.vhd" line 6480: Unconnected output port 'Mac12AvbRxFrameBad' of component 'trimode_mac_gmii_wrapper'.
WARNING:Xst:753 - "/home/aalonso/workspace/ppc405/xilinx-ml405-ref/hdl/system.vhd" line 6480: Unconnected output port 'Temac12AvbTxData' of component 'trimode_mac_gmii_wrapper'.
WARNING:Xst:753 - "/home/aalonso/workspace/ppc405/xilinx-ml405-ref/hdl/system.vhd" line 6480: Unconnected output port 'Temac12AvbTxDataValid' of component 'trimode_mac_gmii_wrapper'.
WARNING:Xst:753 - "/home/aalonso/workspace/ppc405/xilinx-ml405-ref/hdl/system.vhd" line 6480: Unconnected output port 'Temac12AvbTxUnderrun' of component 'trimode_mac_gmii_wrapper'.
WARNING:Xst:753 - "/home/aalonso/workspace/ppc405/xilinx-ml405-ref/hdl/system.vhd" line 6480: Unconnected output port 'TxClientClk_0' of component 'trimode_mac_gmii_wrapper'.
WARNING:Xst:753 - "/home/aalonso/workspace/ppc405/xilinx-ml405-ref/hdl/system.vhd" line 6480: Unconnected output port 'ClientTxStat_0' of component 'trimode_mac_gmii_wrapper'.
WARNING:Xst:753 - "/home/aalonso/workspace/ppc405/xilinx-ml405-ref/hdl/system.vhd" line 6480: Unconnected output port 'ClientTxStatsVld_0' of component 'trimode_mac_gmii_wrapper'.
WARNING:Xst:753 - "/home/aalonso/workspace/ppc405/xilinx-ml405-ref/hdl/system.vhd" line 6480: Unconnected output port 'ClientTxStatsByteVld_0' of component 'trimode_mac_gmii_wrapper'.
WARNING:Xst:753 - "/home/aalonso/workspace/ppc405/xilinx-ml405-ref/hdl/system.vhd" line 6480: Unconnected output port 'RxClientClk_0' of component 'trimode_mac_gmii_wrapper'.
WARNING:Xst:753 - "/home/aalonso/workspace/ppc405/xilinx-ml405-ref/hdl/system.vhd" line 6480: Unconnected output port 'ClientRxStats_0' of component 'trimode_mac_gmii_wrapper'.
WARNING:Xst:753 - "/home/aalonso/workspace/ppc405/xilinx-ml405-ref/hdl/system.vhd" line 6480: Unconnected output port 'ClientRxStatsVld_0' of component 'trimode_mac_gmii_wrapper'.
WARNING:Xst:753 - "/home/aalonso/workspace/ppc405/xilinx-ml405-ref/hdl/system.vhd" line 6480: Unconnected output port 'ClientRxStatsByteVld_0' of component 'trimode_mac_gmii_wrapper'.
WARNING:Xst:753 - "/home/aalonso/workspace/ppc405/xilinx-ml405-ref/hdl/system.vhd" line 6480: Unconnected output port 'TxClientClk_1' of component 'trimode_mac_gmii_wrapper'.
WARNING:Xst:753 - "/home/aalonso/workspace/ppc405/xilinx-ml405-ref/hdl/system.vhd" line 6480: Unconnected output port 'ClientTxStat_1' of component 'trimode_mac_gmii_wrapper'.
WARNING:Xst:753 - "/home/aalonso/workspace/ppc405/xilinx-ml405-ref/hdl/system.vhd" line 6480: Unconnected output port 'ClientTxStatsVld_1' of component 'trimode_mac_gmii_wrapper'.
WARNING:Xst:753 - "/home/aalonso/workspace/ppc405/xilinx-ml405-ref/hdl/system.vhd" line 6480: Unconnected output port 'ClientTxStatsByteVld_1' of component 'trimode_mac_gmii_wrapper'.
WARNING:Xst:753 - "/home/aalonso/workspace/ppc405/xilinx-ml405-ref/hdl/system.vhd" line 6480: Unconnected output port 'RxClientClk_1' of component 'trimode_mac_gmii_wrapper'.
WARNING:Xst:753 - "/home/aalonso/workspace/ppc405/xilinx-ml405-ref/hdl/system.vhd" line 6480: Unconnected output port 'ClientRxStats_1' of component 'trimode_mac_gmii_wrapper'.
WARNING:Xst:753 - "/home/aalonso/workspace/ppc405/xilinx-ml405-ref/hdl/system.vhd" line 6480: Unconnected output port 'ClientRxStatsVld_1' of component 'trimode_mac_gmii_wrapper'.
WARNING:Xst:753 - "/home/aalonso/workspace/ppc405/xilinx-ml405-ref/hdl/system.vhd" line 6480: Unconnected output port 'ClientRxStatsByteVld_1' of component 'trimode_mac_gmii_wrapper'.
WARNING:Xst:753 - "/home/aalonso/workspace/ppc405/xilinx-ml405-ref/hdl/system.vhd" line 6480: Unconnected output port 'MDIO_1_O' of component 'trimode_mac_gmii_wrapper'.
WARNING:Xst:753 - "/home/aalonso/workspace/ppc405/xilinx-ml405-ref/hdl/system.vhd" line 6480: Unconnected output port 'MDIO_1_T' of component 'trimode_mac_gmii_wrapper'.
WARNING:Xst:753 - "/home/aalonso/workspace/ppc405/xilinx-ml405-ref/hdl/system.vhd" line 6693: Unconnected output port 'MCH0_Access_Full' of component 'flash_wrapper'.
WARNING:Xst:753 - "/home/aalonso/workspace/ppc405/xilinx-ml405-ref/hdl/system.vhd" line 6693: Unconnected output port 'MCH0_ReadData_Control' of component 'flash_wrapper'.
WARNING:Xst:753 - "/home/aalonso/workspace/ppc405/xilinx-ml405-ref/hdl/system.vhd" line 6693: Unconnected output port 'MCH0_ReadData_Data' of component 'flash_wrapper'.
WARNING:Xst:753 - "/home/aalonso/workspace/ppc405/xilinx-ml405-ref/hdl/system.vhd" line 6693: Unconnected output port 'MCH0_ReadData_Exists' of component 'flash_wrapper'.
WARNING:Xst:753 - "/home/aalonso/workspace/ppc405/xilinx-ml405-ref/hdl/system.vhd" line 6693: Unconnected output port 'MCH1_Access_Full' of component 'flash_wrapper'.
WARNING:Xst:753 - "/home/aalonso/workspace/ppc405/xilinx-ml405-ref/hdl/system.vhd" line 6693: Unconnected output port 'MCH1_ReadData_Control' of component 'flash_wrapper'.
WARNING:Xst:753 - "/home/aalonso/workspace/ppc405/xilinx-ml405-ref/hdl/system.vhd" line 6693: Unconnected output port 'MCH1_ReadData_Data' of component 'flash_wrapper'.
WARNING:Xst:753 - "/home/aalonso/workspace/ppc405/xilinx-ml405-ref/hdl/system.vhd" line 6693: Unconnected output port 'MCH1_ReadData_Exists' of component 'flash_wrapper'.
WARNING:Xst:753 - "/home/aalonso/workspace/ppc405/xilinx-ml405-ref/hdl/system.vhd" line 6693: Unconnected output port 'MCH2_Access_Full' of component 'flash_wrapper'.
WARNING:Xst:753 - "/home/aalonso/workspace/ppc405/xilinx-ml405-ref/hdl/system.vhd" line 6693: Unconnected output port 'MCH2_ReadData_Control' of component 'flash_wrapper'.
WARNING:Xst:753 - "/home/aalonso/workspace/ppc405/xilinx-ml405-ref/hdl/system.vhd" line 6693: Unconnected output port 'MCH2_ReadData_Data' of component 'flash_wrapper'.
WARNING:Xst:753 - "/home/aalonso/workspace/ppc405/xilinx-ml405-ref/hdl/system.vhd" line 6693: Unconnected output port 'MCH2_ReadData_Exists' of component 'flash_wrapper'.
WARNING:Xst:753 - "/home/aalonso/workspace/ppc405/xilinx-ml405-ref/hdl/system.vhd" line 6693: Unconnected output port 'MCH3_Access_Full' of component 'flash_wrapper'.
WARNING:Xst:753 - "/home/aalonso/workspace/ppc405/xilinx-ml405-ref/hdl/system.vhd" line 6693: Unconnected output port 'MCH3_ReadData_Control' of component 'flash_wrapper'.
WARNING:Xst:753 - "/home/aalonso/workspace/ppc405/xilinx-ml405-ref/hdl/system.vhd" line 6693: Unconnected output port 'MCH3_ReadData_Data' of component 'flash_wrapper'.
WARNING:Xst:753 - "/home/aalonso/workspace/ppc405/xilinx-ml405-ref/hdl/system.vhd" line 6693: Unconnected output port 'MCH3_ReadData_Exists' of component 'flash_wrapper'.
WARNING:Xst:753 - "/home/aalonso/workspace/ppc405/xilinx-ml405-ref/hdl/system.vhd" line 6693: Unconnected output port 'Mem_RPN' of component 'flash_wrapper'.
WARNING:Xst:753 - "/home/aalonso/workspace/ppc405/xilinx-ml405-ref/hdl/system.vhd" line 6693: Unconnected output port 'Mem_CEN' of component 'flash_wrapper'.
WARNING:Xst:753 - "/home/aalonso/workspace/ppc405/xilinx-ml405-ref/hdl/system.vhd" line 6693: Unconnected output port 'Mem_QWEN' of component 'flash_wrapper'.
WARNING:Xst:753 - "/home/aalonso/workspace/ppc405/xilinx-ml405-ref/hdl/system.vhd" line 6693: Unconnected output port 'Mem_BEN' of component 'flash_wrapper'.
WARNING:Xst:753 - "/home/aalonso/workspace/ppc405/xilinx-ml405-ref/hdl/system.vhd" line 6693: Unconnected output port 'Mem_ADV_LDN' of component 'flash_wrapper'.
WARNING:Xst:753 - "/home/aalonso/workspace/ppc405/xilinx-ml405-ref/hdl/system.vhd" line 6693: Unconnected output port 'Mem_LBON' of component 'flash_wrapper'.
WARNING:Xst:753 - "/home/aalonso/workspace/ppc405/xilinx-ml405-ref/hdl/system.vhd" line 6693: Unconnected output port 'Mem_CKEN' of component 'flash_wrapper'.
WARNING:Xst:753 - "/home/aalonso/workspace/ppc405/xilinx-ml405-ref/hdl/system.vhd" line 6693: Unconnected output port 'Mem_RNW' of component 'flash_wrapper'.
WARNING:Xst:753 - "/home/aalonso/workspace/ppc405/xilinx-ml405-ref/hdl/system.vhd" line 6787: Unconnected output port 'WDT_Reset' of component 'xps_timebase_wdt_0_wrapper'.
WARNING:Xst:753 - "/home/aalonso/workspace/ppc405/xilinx-ml405-ref/hdl/system.vhd" line 6836: Unconnected output port 'GenerateOut0' of component 'xps_timer_0_wrapper'.
WARNING:Xst:753 - "/home/aalonso/workspace/ppc405/xilinx-ml405-ref/hdl/system.vhd" line 6836: Unconnected output port 'GenerateOut1' of component 'xps_timer_0_wrapper'.
WARNING:Xst:753 - "/home/aalonso/workspace/ppc405/xilinx-ml405-ref/hdl/system.vhd" line 6836: Unconnected output port 'PWM0' of component 'xps_timer_0_wrapper'.
WARNING:Xst:753 - "/home/aalonso/workspace/ppc405/xilinx-ml405-ref/hdl/system.vhd" line 6889: Unconnected output port 'baudoutN' of component 'rs232_uart_wrapper'.
WARNING:Xst:753 - "/home/aalonso/workspace/ppc405/xilinx-ml405-ref/hdl/system.vhd" line 6889: Unconnected output port 'ddis' of component 'rs232_uart_wrapper'.
WARNING:Xst:753 - "/home/aalonso/workspace/ppc405/xilinx-ml405-ref/hdl/system.vhd" line 6889: Unconnected output port 'dtrN' of component 'rs232_uart_wrapper'.
WARNING:Xst:753 - "/home/aalonso/workspace/ppc405/xilinx-ml405-ref/hdl/system.vhd" line 6889: Unconnected output port 'out1N' of component 'rs232_uart_wrapper'.
WARNING:Xst:753 - "/home/aalonso/workspace/ppc405/xilinx-ml405-ref/hdl/system.vhd" line 6889: Unconnected output port 'out2N' of component 'rs232_uart_wrapper'.
WARNING:Xst:753 - "/home/aalonso/workspace/ppc405/xilinx-ml405-ref/hdl/system.vhd" line 6889: Unconnected output port 'rtsN' of component 'rs232_uart_wrapper'.
WARNING:Xst:753 - "/home/aalonso/workspace/ppc405/xilinx-ml405-ref/hdl/system.vhd" line 6889: Unconnected output port 'rxrdyN' of component 'rs232_uart_wrapper'.
WARNING:Xst:753 - "/home/aalonso/workspace/ppc405/xilinx-ml405-ref/hdl/system.vhd" line 6889: Unconnected output port 'txrdyN' of component 'rs232_uart_wrapper'.
WARNING:Xst:753 - "/home/aalonso/workspace/ppc405/xilinx-ml405-ref/hdl/system.vhd" line 6889: Unconnected output port 'xout' of component 'rs232_uart_wrapper'.
WARNING:Xst:753 - "/home/aalonso/workspace/ppc405/xilinx-ml405-ref/hdl/system.vhd" line 6954: Unconnected output port 'CLKOUT5' of component 'clock_generator_0_wrapper'.
WARNING:Xst:753 - "/home/aalonso/workspace/ppc405/xilinx-ml405-ref/hdl/system.vhd" line 6954: Unconnected output port 'CLKOUT6' of component 'clock_generator_0_wrapper'.
WARNING:Xst:753 - "/home/aalonso/workspace/ppc405/xilinx-ml405-ref/hdl/system.vhd" line 6954: Unconnected output port 'CLKOUT7' of component 'clock_generator_0_wrapper'.
WARNING:Xst:753 - "/home/aalonso/workspace/ppc405/xilinx-ml405-ref/hdl/system.vhd" line 6954: Unconnected output port 'CLKOUT8' of component 'clock_generator_0_wrapper'.
WARNING:Xst:753 - "/home/aalonso/workspace/ppc405/xilinx-ml405-ref/hdl/system.vhd" line 6954: Unconnected output port 'CLKOUT9' of component 'clock_generator_0_wrapper'.
WARNING:Xst:753 - "/home/aalonso/workspace/ppc405/xilinx-ml405-ref/hdl/system.vhd" line 6954: Unconnected output port 'CLKOUT10' of component 'clock_generator_0_wrapper'.
WARNING:Xst:753 - "/home/aalonso/workspace/ppc405/xilinx-ml405-ref/hdl/system.vhd" line 6954: Unconnected output port 'CLKOUT11' of component 'clock_generator_0_wrapper'.
WARNING:Xst:753 - "/home/aalonso/workspace/ppc405/xilinx-ml405-ref/hdl/system.vhd" line 6954: Unconnected output port 'CLKOUT12' of component 'clock_generator_0_wrapper'.
WARNING:Xst:753 - "/home/aalonso/workspace/ppc405/xilinx-ml405-ref/hdl/system.vhd" line 6954: Unconnected output port 'CLKOUT13' of component 'clock_generator_0_wrapper'.
WARNING:Xst:753 - "/home/aalonso/workspace/ppc405/xilinx-ml405-ref/hdl/system.vhd" line 6954: Unconnected output port 'CLKOUT14' of component 'clock_generator_0_wrapper'.
WARNING:Xst:753 - "/home/aalonso/workspace/ppc405/xilinx-ml405-ref/hdl/system.vhd" line 6954: Unconnected output port 'CLKOUT15' of component 'clock_generator_0_wrapper'.
WARNING:Xst:753 - "/home/aalonso/workspace/ppc405/xilinx-ml405-ref/hdl/system.vhd" line 6954: Unconnected output port 'CLKFBOUT' of component 'clock_generator_0_wrapper'.
WARNING:Xst:753 - "/home/aalonso/workspace/ppc405/xilinx-ml405-ref/hdl/system.vhd" line 6954: Unconnected output port 'PSDONE' of component 'clock_generator_0_wrapper'.
WARNING:Xst:753 - "/home/aalonso/workspace/ppc405/xilinx-ml405-ref/hdl/system.vhd" line 6983: Unconnected output port 'DBGC405DEBUGHALT0' of component 'jtagppc_cntlr_inst_wrapper'.
WARNING:Xst:753 - "/home/aalonso/workspace/ppc405/xilinx-ml405-ref/hdl/system.vhd" line 6983: Unconnected output port 'DBGC405DEBUGHALT1' of component 'jtagppc_cntlr_inst_wrapper'.
WARNING:Xst:753 - "/home/aalonso/workspace/ppc405/xilinx-ml405-ref/hdl/system.vhd" line 6983: Unconnected output port 'JTGC405TCK1' of component 'jtagppc_cntlr_inst_wrapper'.
WARNING:Xst:753 - "/home/aalonso/workspace/ppc405/xilinx-ml405-ref/hdl/system.vhd" line 6983: Unconnected output port 'JTGC405TDI1' of component 'jtagppc_cntlr_inst_wrapper'.
WARNING:Xst:753 - "/home/aalonso/workspace/ppc405/xilinx-ml405-ref/hdl/system.vhd" line 6983: Unconnected output port 'JTGC405TMS1' of component 'jtagppc_cntlr_inst_wrapper'.
WARNING:Xst:753 - "/home/aalonso/workspace/ppc405/xilinx-ml405-ref/hdl/system.vhd" line 6983: Unconnected output port 'JTGC405TRSTNEG1' of component 'jtagppc_cntlr_inst_wrapper'.
WARNING:Xst:753 - "/home/aalonso/workspace/ppc405/xilinx-ml405-ref/hdl/system.vhd" line 7004: Unconnected output port 'RstcPPCresetcore_1' of component 'proc_sys_reset_0_wrapper'.
WARNING:Xst:753 - "/home/aalonso/workspace/ppc405/xilinx-ml405-ref/hdl/system.vhd" line 7004: Unconnected output port 'RstcPPCresetchip_1' of component 'proc_sys_reset_0_wrapper'.
WARNING:Xst:753 - "/home/aalonso/workspace/ppc405/xilinx-ml405-ref/hdl/system.vhd" line 7004: Unconnected output port 'RstcPPCresetsys_1' of component 'proc_sys_reset_0_wrapper'.
WARNING:Xst:753 - "/home/aalonso/workspace/ppc405/xilinx-ml405-ref/hdl/system.vhd" line 7004: Unconnected output port 'MB_Reset' of component 'proc_sys_reset_0_wrapper'.
WARNING:Xst:2211 - "/home/aalonso/workspace/ppc405/xilinx-ml405-ref/hdl/system.vhd" line 7076: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "/home/aalonso/workspace/ppc405/xilinx-ml405-ref/hdl/system.vhd" line 7084: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "/home/aalonso/workspace/ppc405/xilinx-ml405-ref/hdl/system.vhd" line 7092: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "/home/aalonso/workspace/ppc405/xilinx-ml405-ref/hdl/system.vhd" line 7100: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "/home/aalonso/workspace/ppc405/xilinx-ml405-ref/hdl/system.vhd" line 7108: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "/home/aalonso/workspace/ppc405/xilinx-ml405-ref/hdl/system.vhd" line 7116: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "/home/aalonso/workspace/ppc405/xilinx-ml405-ref/hdl/system.vhd" line 7124: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "/home/aalonso/workspace/ppc405/xilinx-ml405-ref/hdl/system.vhd" line 7132: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "/home/aalonso/workspace/ppc405/xilinx-ml405-ref/hdl/system.vhd" line 7140: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "/home/aalonso/workspace/ppc405/xilinx-ml405-ref/hdl/system.vhd" line 7148: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "/home/aalonso/workspace/ppc405/xilinx-ml405-ref/hdl/system.vhd" line 7156: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "/home/aalonso/workspace/ppc405/xilinx-ml405-ref/hdl/system.vhd" line 7164: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "/home/aalonso/workspace/ppc405/xilinx-ml405-ref/hdl/system.vhd" line 7172: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "/home/aalonso/workspace/ppc405/xilinx-ml405-ref/hdl/system.vhd" line 7180: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "/home/aalonso/workspace/ppc405/xilinx-ml405-ref/hdl/system.vhd" line 7188: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "/home/aalonso/workspace/ppc405/xilinx-ml405-ref/hdl/system.vhd" line 7196: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "/home/aalonso/workspace/ppc405/xilinx-ml405-ref/hdl/system.vhd" line 7204: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "/home/aalonso/workspace/ppc405/xilinx-ml405-ref/hdl/system.vhd" line 7212: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "/home/aalonso/workspace/ppc405/xilinx-ml405-ref/hdl/system.vhd" line 7220: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "/home/aalonso/workspace/ppc405/xilinx-ml405-ref/hdl/system.vhd" line 7228: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "/home/aalonso/workspace/ppc405/xilinx-ml405-ref/hdl/system.vhd" line 7236: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "/home/aalonso/workspace/ppc405/xilinx-ml405-ref/hdl/system.vhd" line 7244: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "/home/aalonso/workspace/ppc405/xilinx-ml405-ref/hdl/system.vhd" line 7252: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "/home/aalonso/workspace/ppc405/xilinx-ml405-ref/hdl/system.vhd" line 7260: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "/home/aalonso/workspace/ppc405/xilinx-ml405-ref/hdl/system.vhd" line 7268: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "/home/aalonso/workspace/ppc405/xilinx-ml405-ref/hdl/system.vhd" line 7276: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "/home/aalonso/workspace/ppc405/xilinx-ml405-ref/hdl/system.vhd" line 7284: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "/home/aalonso/workspace/ppc405/xilinx-ml405-ref/hdl/system.vhd" line 7292: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "/home/aalonso/workspace/ppc405/xilinx-ml405-ref/hdl/system.vhd" line 7300: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "/home/aalonso/workspace/ppc405/xilinx-ml405-ref/hdl/system.vhd" line 7308: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "/home/aalonso/workspace/ppc405/xilinx-ml405-ref/hdl/system.vhd" line 7316: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "/home/aalonso/workspace/ppc405/xilinx-ml405-ref/hdl/system.vhd" line 7324: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "/home/aalonso/workspace/ppc405/xilinx-ml405-ref/hdl/system.vhd" line 7332: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "/home/aalonso/workspace/ppc405/xilinx-ml405-ref/hdl/system.vhd" line 7340: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "/home/aalonso/workspace/ppc405/xilinx-ml405-ref/hdl/system.vhd" line 7348: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "/home/aalonso/workspace/ppc405/xilinx-ml405-ref/hdl/system.vhd" line 7356: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "/home/aalonso/workspace/ppc405/xilinx-ml405-ref/hdl/system.vhd" line 7364: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "/home/aalonso/workspace/ppc405/xilinx-ml405-ref/hdl/system.vhd" line 7372: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "/home/aalonso/workspace/ppc405/xilinx-ml405-ref/hdl/system.vhd" line 7380: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "/home/aalonso/workspace/ppc405/xilinx-ml405-ref/hdl/system.vhd" line 7388: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "/home/aalonso/workspace/ppc405/xilinx-ml405-ref/hdl/system.vhd" line 7396: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "/home/aalonso/workspace/ppc405/xilinx-ml405-ref/hdl/system.vhd" line 7404: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "/home/aalonso/workspace/ppc405/xilinx-ml405-ref/hdl/system.vhd" line 7412: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "/home/aalonso/workspace/ppc405/xilinx-ml405-ref/hdl/system.vhd" line 7420: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "/home/aalonso/workspace/ppc405/xilinx-ml405-ref/hdl/system.vhd" line 7428: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "/home/aalonso/workspace/ppc405/xilinx-ml405-ref/hdl/system.vhd" line 7436: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "/home/aalonso/workspace/ppc405/xilinx-ml405-ref/hdl/system.vhd" line 7444: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "/home/aalonso/workspace/ppc405/xilinx-ml405-ref/hdl/system.vhd" line 7452: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "/home/aalonso/workspace/ppc405/xilinx-ml405-ref/hdl/system.vhd" line 7460: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "/home/aalonso/workspace/ppc405/xilinx-ml405-ref/hdl/system.vhd" line 7468: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "/home/aalonso/workspace/ppc405/xilinx-ml405-ref/hdl/system.vhd" line 7476: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "/home/aalonso/workspace/ppc405/xilinx-ml405-ref/hdl/system.vhd" line 7484: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "/home/aalonso/workspace/ppc405/xilinx-ml405-ref/hdl/system.vhd" line 7492: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "/home/aalonso/workspace/ppc405/xilinx-ml405-ref/hdl/system.vhd" line 7500: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "/home/aalonso/workspace/ppc405/xilinx-ml405-ref/hdl/system.vhd" line 7508: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "/home/aalonso/workspace/ppc405/xilinx-ml405-ref/hdl/system.vhd" line 7516: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "/home/aalonso/workspace/ppc405/xilinx-ml405-ref/hdl/system.vhd" line 7524: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "/home/aalonso/workspace/ppc405/xilinx-ml405-ref/hdl/system.vhd" line 7532: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "/home/aalonso/workspace/ppc405/xilinx-ml405-ref/hdl/system.vhd" line 7540: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "/home/aalonso/workspace/ppc405/xilinx-ml405-ref/hdl/system.vhd" line 7548: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "/home/aalonso/workspace/ppc405/xilinx-ml405-ref/hdl/system.vhd" line 7556: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "/home/aalonso/workspace/ppc405/xilinx-ml405-ref/hdl/system.vhd" line 7564: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "/home/aalonso/workspace/ppc405/xilinx-ml405-ref/hdl/system.vhd" line 7572: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "/home/aalonso/workspace/ppc405/xilinx-ml405-ref/hdl/system.vhd" line 7580: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "/home/aalonso/workspace/ppc405/xilinx-ml405-ref/hdl/system.vhd" line 7588: Instantiating black box module <IOBUF>.
Entity <system> analyzed. Unit <system> generated.


=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Performing bidirectional port resolution...

Synthesizing Unit <system>.
    Related source file is "/home/aalonso/workspace/ppc405/xilinx-ml405-ref/hdl/system.vhd".
WARNING:Xst:646 - Signal <pgassign9> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <pgassign8> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <pgassign7<0>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <pgassign11<0:8>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <pgassign11<30:31>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <pgassign10<0>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
Unit <system> synthesized.


=========================================================================
HDL Synthesis Report

Found no macro
=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

Reading core <../implementation/ppc405_0_wrapper.ngc>.
Reading core <../implementation/plb_wrapper.ngc>.
Reading core <../implementation/xps_bram_if_cntlr_1_wrapper.ngc>.
Reading core <../implementation/plb_bram_if_cntlr_1_bram_wrapper.ngc>.
Reading core <../implementation/leds_4bit_wrapper.ngc>.
Reading core <../implementation/leds_positions_wrapper.ngc>.
Reading core <../implementation/push_buttons_position_wrapper.ngc>.
Reading core <../implementation/iic_eeprom_wrapper.ngc>.
Reading core <../implementation/sysace_compactflash_wrapper.ngc>.
Reading core <../implementation/ddr_sdram_wrapper.ngc>.
Reading core <../implementation/ppc405_0_iplb1_wrapper.ngc>.
Reading core <../implementation/ppc405_0_dplb1_wrapper.ngc>.
Reading core <../implementation/mgt_wrapper_wrapper.ngc>.
Reading core <../implementation/trimode_mac_gmii_wrapper.ngc>.
Reading core <../implementation/flash_wrapper.ngc>.
Reading core <../implementation/xps_timebase_wdt_0_wrapper.ngc>.
Reading core <../implementation/xps_timer_0_wrapper.ngc>.
Reading core <../implementation/rs232_uart_wrapper.ngc>.
Reading core <../implementation/clock_generator_0_wrapper.ngc>.
Reading core <../implementation/jtagppc_cntlr_inst_wrapper.ngc>.
Reading core <../implementation/proc_sys_reset_0_wrapper.ngc>.
Reading core <../implementation/xps_intc_0_wrapper.ngc>.
Loading core <ppc405_0_wrapper> for timing and area information for instance <ppc405_0>.
Loading core <plb_wrapper> for timing and area information for instance <plb>.
Loading core <xps_bram_if_cntlr_1_wrapper> for timing and area information for instance <xps_bram_if_cntlr_1>.
Loading core <plb_bram_if_cntlr_1_bram_wrapper> for timing and area information for instance <plb_bram_if_cntlr_1_bram>.
Loading core <leds_4bit_wrapper> for timing and area information for instance <LEDs_4Bit>.
Loading core <leds_positions_wrapper> for timing and area information for instance <LEDs_Positions>.
Loading core <push_buttons_position_wrapper> for timing and area information for instance <Push_Buttons_Position>.
Loading core <iic_eeprom_wrapper> for timing and area information for instance <IIC_EEPROM>.
Loading core <sysace_compactflash_wrapper> for timing and area information for instance <SysACE_CompactFlash>.
Loading core <ddr_sdram_wrapper> for timing and area information for instance <DDR_SDRAM>.
Loading core <ppc405_0_iplb1_wrapper> for timing and area information for instance <ppc405_0_iplb1>.
Loading core <ppc405_0_dplb1_wrapper> for timing and area information for instance <ppc405_0_dplb1>.
Loading core <mgt_wrapper_wrapper> for timing and area information for instance <MGT_wrapper>.
Loading core <trimode_mac_gmii_wrapper> for timing and area information for instance <TriMode_MAC_GMII>.
Loading core <flash_wrapper> for timing and area information for instance <FLASH>.
Loading core <xps_timebase_wdt_0_wrapper> for timing and area information for instance <xps_timebase_wdt_0>.
Loading core <xps_timer_0_wrapper> for timing and area information for instance <xps_timer_0>.
Loading core <rs232_uart_wrapper> for timing and area information for instance <RS232_Uart>.
Loading core <clock_generator_0_wrapper> for timing and area information for instance <clock_generator_0>.
Loading core <jtagppc_cntlr_inst_wrapper> for timing and area information for instance <jtagppc_cntlr_inst>.
Loading core <proc_sys_reset_0_wrapper> for timing and area information for instance <proc_sys_reset_0>.
Loading core <xps_intc_0_wrapper> for timing and area information for instance <xps_intc_0>.

=========================================================================
Advanced HDL Synthesis Report

Found no macro
=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================

Optimizing unit <system> ...

Mapping all equations...
WARNING:Xst:1513 - No elements found for TNM 'FFS : ppc405_0_WRAPPER' on object 'ppc405_0/ppc405_0/PPC405_ADV_i/PPC405_ADV_i'.
Building and optimizing final netlist ...
INFO:Xst:2260 - The FF/Latch <plb/GEN_SHARED.I_PLB_ARBITER_LOGIC/I_ARB_ENCODER/arbAddrSelReg_i_0> in Unit <plb> is equivalent to the following 3 FFs/Latches : <plb/GEN_SHARED.I_PLB_ARBITER_LOGIC/I_ARB_ENCODER/arbAddrSelReg_i_0_1> <plb/GEN_SHARED.I_PLB_ARBITER_LOGIC/I_ARB_ENCODER/arbAddrSelReg_i_0_2> <plb/GEN_SHARED.I_PLB_ARBITER_LOGIC/I_ARB_ENCODER/arbAddrSelReg_i_0_3> 
INFO:Xst:2260 - The FF/Latch <plb/GEN_SHARED.I_PLB_ARBITER_LOGIC/I_ARBCONTROL_SM/arbSecRdInProgReg_i> in Unit <plb> is equivalent to the following FF/Latch : <plb/GEN_SHARED.I_PLB_ARBITER_LOGIC/I_ARBCONTROL_SM/arbSecRdInProgReg_i_1> 
INFO:Xst:2260 - The FF/Latch <plb/GEN_SHARED.I_PLB_ARBITER_LOGIC/I_ARBCONTROL_SM/arbctrl_sm_cs_FSM_FFd1> in Unit <plb> is equivalent to the following FF/Latch : <plb/GEN_SHARED.I_PLB_ARBITER_LOGIC/I_ARBCONTROL_SM/arbctrl_sm_cs_FSM_FFd1_1> 
INFO:Xst:2260 - The FF/Latch <plb/GEN_MPLB_RST[1].I_MPLB_RST> in Unit <plb> is equivalent to the following 15 FFs/Latches : <plb/GEN_MPLB_RST[0].I_MPLB_RST> <plb/GEN_SPLB_RST[12].I_SPLB_RST> <plb/GEN_SPLB_RST[11].I_SPLB_RST> <plb/GEN_SPLB_RST[10].I_SPLB_RST> <plb/GEN_SPLB_RST[9].I_SPLB_RST> <plb/GEN_SPLB_RST[8].I_SPLB_RST> <plb/GEN_SPLB_RST[7].I_SPLB_RST> <plb/GEN_SPLB_RST[6].I_SPLB_RST> <plb/GEN_SPLB_RST[5].I_SPLB_RST> <plb/GEN_SPLB_RST[4].I_SPLB_RST> <plb/GEN_SPLB_RST[3].I_SPLB_RST> <plb/GEN_SPLB_RST[2].I_SPLB_RST> <plb/GEN_SPLB_RST[1].I_SPLB_RST> <plb/GEN_SPLB_RST[0].I_SPLB_RST> <plb/I_PLB_RST> 
INFO:Xst:2260 - The FF/Latch <plb/GEN_SHARED.I_PLB_ARBITER_LOGIC/I_ARBCONTROL_SM/arbctrl_sm_cs_FSM_FFd3> in Unit <plb> is equivalent to the following FF/Latch : <plb/GEN_SHARED.I_PLB_ARBITER_LOGIC/I_ARBCONTROL_SM/arbctrl_sm_cs_FSM_FFd3_1> 
INFO:Xst:2260 - The FF/Latch <plb/GEN_SHARED.I_PLB_ARBITER_LOGIC/I_ARBCONTROL_SM/arbctrl_sm_cs_FSM_FFd2> in Unit <plb> is equivalent to the following FF/Latch : <plb/GEN_SHARED.I_PLB_ARBITER_LOGIC/I_ARBCONTROL_SM/arbctrl_sm_cs_FSM_FFd2_1> 
INFO:Xst:2260 - The FF/Latch <plb/GEN_SHARED.I_PLB_ARBITER_LOGIC/I_ARB_ENCODER/arbAddrSelReg_i_1> in Unit <plb> is equivalent to the following 3 FFs/Latches : <plb/GEN_SHARED.I_PLB_ARBITER_LOGIC/I_ARB_ENCODER/arbAddrSelReg_i_1_1> <plb/GEN_SHARED.I_PLB_ARBITER_LOGIC/I_ARB_ENCODER/arbAddrSelReg_i_1_2> <plb/GEN_SHARED.I_PLB_ARBITER_LOGIC/I_ARB_ENCODER/arbAddrSelReg_i_1_3> 
INFO:Xst:2260 - The FF/Latch <xps_bram_if_cntlr_1/INCLUDE_BURST_SUPPORT.I_SLAVE_BURST_ATTACH/I_FLOP_ADDRACK> in Unit <xps_bram_if_cntlr_1> is equivalent to the following FF/Latch : <xps_bram_if_cntlr_1/INCLUDE_BURST_SUPPORT.I_SLAVE_BURST_ATTACH/I_FLOP_SET_SLBUSY> 
INFO:Xst:2260 - The FF/Latch <xps_bram_if_cntlr_1/INCLUDE_BURST_SUPPORT.I_SLAVE_BURST_ATTACH/I_FLOP_WRACK_2BUS> in Unit <xps_bram_if_cntlr_1> is equivalent to the following FF/Latch : <xps_bram_if_cntlr_1/INCLUDE_BURST_SUPPORT.I_SLAVE_BURST_ATTACH/I_FLOP_WRACK> 
INFO:Xst:2260 - The FF/Latch <SysACE_CompactFlash/PLBV46_I/I_SLAVE_ATTACHMENT/data_timeout> in Unit <SysACE_CompactFlash> is equivalent to the following FF/Latch : <SysACE_CompactFlash/PLBV46_I/I_SLAVE_ATTACHMENT/data_timeout_1> 
INFO:Xst:2260 - The FF/Latch <SysACE_CompactFlash/I_SYSACE_CONTROLLER/SYNC_2_CLOCKS_I/rdAck_sync2sysclk_int> in Unit <SysACE_CompactFlash> is equivalent to the following FF/Latch : <SysACE_CompactFlash/I_SYSACE_CONTROLLER/SYNC_2_CLOCKS_I/rdAck_sync2sysclk_int_1> 
INFO:Xst:2260 - The FF/Latch <DDR_SDRAM/mpmc_core_0/gen_v4_ddr_phy.mpmc_phy_if_0/gen_pattern_compare[2].u_pattern_compare/rd_en_r1> in Unit <DDR_SDRAM> is equivalent to the following FF/Latch : <DDR_SDRAM/mpmc_core_0/gen_v4_ddr_phy.mpmc_phy_if_0/gen_pattern_compare[2].u_pattern_compare/cntrl_rden_r> 
INFO:Xst:2260 - The FF/Latch <DDR_SDRAM/mpmc_core_0/gen_v4_ddr_phy.mpmc_phy_if_0/tap_logic_0/gen_phy_data_tap_inc[1].gen_normal.data_tap_inc_0/chan_sel_int_4> in Unit <DDR_SDRAM> is equivalent to the following FF/Latch : <DDR_SDRAM/mpmc_core_0/gen_v4_ddr_phy.mpmc_phy_if_0/tap_logic_0/gen_phy_data_tap_inc[1].gen_normal.data_tap_inc_0/chan_sel_int_4_1> 
INFO:Xst:2260 - The FF/Latch <DDR_SDRAM/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_ISPLB_PLBV46_PIM.PIM_ADDRESS_DECODER/CLOCK_TO_N_SAMPLE_CIRCUIT/plb_rst_pipe_1> in Unit <DDR_SDRAM> is equivalent to the following 7 FFs/Latches : <DDR_SDRAM/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_ISPLB_PLBV46_PIM.PIM_ADDRESS_DECODER/CLOCK_TO_N_SAMPLE_CIRCUIT/plb_rst_pipe_1_1> <DDR_SDRAM/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_ISPLB_PLBV46_PIM.PIM_ADDRESS_DECODER/CLOCK_TO_N_SAMPLE_CIRCUIT/plb_rst_pipe_1_2> <DDR_SDRAM/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_ISPLB_PLBV46_PIM.PIM_ADDRESS_DECODER/CLOCK_TO_N_SAMPLE_CIRCUIT/plb_rst_pipe_1_3> <DDR_SDRAM/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_ISPLB_PLBV46_PIM.PIM_ADDRESS_DECODER/CLOCK_TO_N_SAMPLE_CIRCUIT/plb_rst_pipe_1_4> <DDR_SDRAM/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_ISPLB_PLBV46_PIM.PIM_ADDRESS_DECODER/CLOCK_TO_N_SAMPLE_CIRCUIT/plb_rst_pipe_1_5>
   <DDR_SDRAM/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_ISPLB_PLBV46_PIM.PIM_ADDRESS_DECODER/CLOCK_TO_N_SAMPLE_CIRCUIT/plb_rst_pipe_1_6> <DDR_SDRAM/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_ISPLB_PLBV46_PIM.PIM_ADDRESS_DECODER/CLOCK_TO_N_SAMPLE_CIRCUIT/plb_rst_pipe_1_7> 
INFO:Xst:2260 - The FF/Latch <DDR_SDRAM/mpmc_core_0/gen_v4_ddr_phy.mpmc_phy_if_0/tap_logic_0/gen_phy_data_tap_inc[0].gen_normal.data_tap_inc_0/calibration_dq_r_0> in Unit <DDR_SDRAM> is equivalent to the following FF/Latch : <DDR_SDRAM/mpmc_core_0/gen_v4_ddr_phy.mpmc_phy_if_0/gen_pattern_compare[0].u_pattern_compare/rd_data_rise_r_0> 
INFO:Xst:2260 - The FF/Latch <DDR_SDRAM/mpmc_core_0/gen_v4_ddr_phy.mpmc_phy_if_0/tap_logic_0/gen_phy_data_tap_inc[0].gen_normal.data_tap_inc_0/calibration_dq_r_1> in Unit <DDR_SDRAM> is equivalent to the following FF/Latch : <DDR_SDRAM/mpmc_core_0/gen_v4_ddr_phy.mpmc_phy_if_0/gen_pattern_compare[0].u_pattern_compare/rd_data_rise_r_1> 
INFO:Xst:2260 - The FF/Latch <DDR_SDRAM/mpmc_core_0/gen_v4_ddr_phy.mpmc_phy_if_0/tap_logic_0/gen_phy_data_tap_inc[0].gen_normal.data_tap_inc_0/calibration_dq_r_2> in Unit <DDR_SDRAM> is equivalent to the following FF/Latch : <DDR_SDRAM/mpmc_core_0/gen_v4_ddr_phy.mpmc_phy_if_0/gen_pattern_compare[0].u_pattern_compare/rd_data_rise_r_2> 
INFO:Xst:2260 - The FF/Latch <DDR_SDRAM/mpmc_core_0/gen_v4_ddr_phy.mpmc_phy_if_0/tap_logic_0/gen_phy_data_tap_inc[0].gen_normal.data_tap_inc_0/calibration_dq_r_3> in Unit <DDR_SDRAM> is equivalent to the following FF/Latch : <DDR_SDRAM/mpmc_core_0/gen_v4_ddr_phy.mpmc_phy_if_0/gen_pattern_compare[0].u_pattern_compare/rd_data_rise_r_3> 
INFO:Xst:2260 - The FF/Latch <DDR_SDRAM/mpmc_core_0/gen_v4_ddr_phy.mpmc_phy_if_0/gen_pattern_compare[1].u_pattern_compare/rd_en_r1> in Unit <DDR_SDRAM> is equivalent to the following FF/Latch : <DDR_SDRAM/mpmc_core_0/gen_v4_ddr_phy.mpmc_phy_if_0/gen_pattern_compare[1].u_pattern_compare/cntrl_rden_r> 
INFO:Xst:2260 - The FF/Latch <DDR_SDRAM/mpmc_core_0/gen_v4_ddr_phy.mpmc_phy_if_0/tap_logic_0/gen_phy_data_tap_inc[0].gen_normal.data_tap_inc_0/calibration_dq_r_4> in Unit <DDR_SDRAM> is equivalent to the following FF/Latch : <DDR_SDRAM/mpmc_core_0/gen_v4_ddr_phy.mpmc_phy_if_0/gen_pattern_compare[0].u_pattern_compare/rd_data_rise_r_4> 
INFO:Xst:2260 - The FF/Latch <DDR_SDRAM/mpmc_core_0/gen_v4_ddr_phy.mpmc_phy_if_0/tap_logic_0/gen_phy_data_tap_inc[0].gen_normal.data_tap_inc_0/calibration_dq_r_5> in Unit <DDR_SDRAM> is equivalent to the following FF/Latch : <DDR_SDRAM/mpmc_core_0/gen_v4_ddr_phy.mpmc_phy_if_0/gen_pattern_compare[0].u_pattern_compare/rd_data_rise_r_5> 
INFO:Xst:2260 - The FF/Latch <DDR_SDRAM/mpmc_core_0/gen_v4_ddr_phy.mpmc_phy_if_0/tap_logic_0/gen_phy_data_tap_inc[0].gen_normal.data_tap_inc_0/calibration_dq_r_6> in Unit <DDR_SDRAM> is equivalent to the following FF/Latch : <DDR_SDRAM/mpmc_core_0/gen_v4_ddr_phy.mpmc_phy_if_0/gen_pattern_compare[0].u_pattern_compare/rd_data_rise_r_6> 
INFO:Xst:2260 - The FF/Latch <DDR_SDRAM/mpmc_core_0/gen_v4_ddr_phy.mpmc_phy_if_0/tap_logic_0/gen_phy_data_tap_inc[0].gen_normal.data_tap_inc_0/calibration_dq_r_7> in Unit <DDR_SDRAM> is equivalent to the following FF/Latch : <DDR_SDRAM/mpmc_core_0/gen_v4_ddr_phy.mpmc_phy_if_0/gen_pattern_compare[0].u_pattern_compare/rd_data_rise_r_7> 
INFO:Xst:2260 - The FF/Latch <DDR_SDRAM/mpmc_core_0/gen_v4_ddr_phy.mpmc_phy_if_0/tap_logic_0/gen_phy_data_tap_inc[1].gen_normal.data_tap_inc_0/calibration_dq_r_2> in Unit <DDR_SDRAM> is equivalent to the following FF/Latch : <DDR_SDRAM/mpmc_core_0/gen_v4_ddr_phy.mpmc_phy_if_0/gen_pattern_compare[1].u_pattern_compare/rd_data_rise_r_2> 
INFO:Xst:2260 - The FF/Latch <DDR_SDRAM/mpmc_core_0/gen_v4_ddr_phy.mpmc_phy_if_0/tap_logic_0/gen_phy_data_tap_inc[1].gen_normal.data_tap_inc_0/calibration_dq_r_0> in Unit <DDR_SDRAM> is equivalent to the following FF/Latch : <DDR_SDRAM/mpmc_core_0/gen_v4_ddr_phy.mpmc_phy_if_0/gen_pattern_compare[1].u_pattern_compare/rd_data_rise_r_0> 
INFO:Xst:2260 - The FF/Latch <DDR_SDRAM/mpmc_core_0/gen_v4_ddr_phy.mpmc_phy_if_0/tap_logic_0/gen_phy_data_tap_inc[1].gen_normal.data_tap_inc_0/calibration_dq_r_3> in Unit <DDR_SDRAM> is equivalent to the following FF/Latch : <DDR_SDRAM/mpmc_core_0/gen_v4_ddr_phy.mpmc_phy_if_0/gen_pattern_compare[1].u_pattern_compare/rd_data_rise_r_3> 
INFO:Xst:2260 - The FF/Latch <DDR_SDRAM/mpmc_core_0/gen_v4_ddr_phy.mpmc_phy_if_0/tap_logic_0/gen_phy_data_tap_inc[1].gen_normal.data_tap_inc_0/calibration_dq_r_1> in Unit <DDR_SDRAM> is equivalent to the following FF/Latch : <DDR_SDRAM/mpmc_core_0/gen_v4_ddr_phy.mpmc_phy_if_0/gen_pattern_compare[1].u_pattern_compare/rd_data_rise_r_1> 
INFO:Xst:2260 - The FF/Latch <DDR_SDRAM/mpmc_core_0/gen_v4_ddr_phy.mpmc_phy_if_0/tap_logic_0/gen_phy_data_tap_inc[1].gen_normal.data_tap_inc_0/calibration_dq_r_4> in Unit <DDR_SDRAM> is equivalent to the following FF/Latch : <DDR_SDRAM/mpmc_core_0/gen_v4_ddr_phy.mpmc_phy_if_0/gen_pattern_compare[1].u_pattern_compare/rd_data_rise_r_4> 
INFO:Xst:2260 - The FF/Latch <DDR_SDRAM/mpmc_core_0/gen_v4_ddr_phy.mpmc_phy_if_0/iobs_0/data_path_iobs_00/gen_v4_phy_dqs_iob[3].v4_dqs_iob/data1> in Unit <DDR_SDRAM> is equivalent to the following 3 FFs/Latches : <DDR_SDRAM/mpmc_core_0/gen_v4_ddr_phy.mpmc_phy_if_0/iobs_0/data_path_iobs_00/gen_v4_phy_dqs_iob[2].v4_dqs_iob/data1> <DDR_SDRAM/mpmc_core_0/gen_v4_ddr_phy.mpmc_phy_if_0/iobs_0/data_path_iobs_00/gen_v4_phy_dqs_iob[1].v4_dqs_iob/data1> <DDR_SDRAM/mpmc_core_0/gen_v4_ddr_phy.mpmc_phy_if_0/iobs_0/data_path_iobs_00/gen_v4_phy_dqs_iob[0].v4_dqs_iob/data1> 
INFO:Xst:2260 - The FF/Latch <DDR_SDRAM/mpmc_core_0/gen_v4_ddr_phy.mpmc_phy_if_0/tap_logic_0/gen_phy_data_tap_inc[1].gen_normal.data_tap_inc_0/calibration_dq_r_5> in Unit <DDR_SDRAM> is equivalent to the following FF/Latch : <DDR_SDRAM/mpmc_core_0/gen_v4_ddr_phy.mpmc_phy_if_0/gen_pattern_compare[1].u_pattern_compare/rd_data_rise_r_5> 
INFO:Xst:2260 - The FF/Latch <DDR_SDRAM/mpmc_core_0/gen_v4_ddr_phy.mpmc_phy_if_0/tap_logic_0/gen_phy_data_tap_inc[1].gen_normal.data_tap_inc_0/calibration_dq_r_6> in Unit <DDR_SDRAM> is equivalent to the following FF/Latch : <DDR_SDRAM/mpmc_core_0/gen_v4_ddr_phy.mpmc_phy_if_0/gen_pattern_compare[1].u_pattern_compare/rd_data_rise_r_6> 
INFO:Xst:2260 - The FF/Latch <DDR_SDRAM/mpmc_core_0/gen_v4_ddr_phy.mpmc_phy_if_0/tap_logic_0/gen_phy_data_tap_inc[1].gen_normal.data_tap_inc_0/calibration_dq_r_7> in Unit <DDR_SDRAM> is equivalent to the following FF/Latch : <DDR_SDRAM/mpmc_core_0/gen_v4_ddr_phy.mpmc_phy_if_0/gen_pattern_compare[1].u_pattern_compare/rd_data_rise_r_7> 
INFO:Xst:2260 - The FF/Latch <DDR_SDRAM/mpmc_core_0/gen_v4_ddr_phy.mpmc_phy_if_0/tap_logic_0/gen_phy_data_tap_inc[2].gen_normal.data_tap_inc_0/calibration_dq_r_4> in Unit <DDR_SDRAM> is equivalent to the following FF/Latch : <DDR_SDRAM/mpmc_core_0/gen_v4_ddr_phy.mpmc_phy_if_0/gen_pattern_compare[2].u_pattern_compare/rd_data_rise_r_4> 
INFO:Xst:2260 - The FF/Latch <DDR_SDRAM/mpmc_core_0/gen_v4_ddr_phy.mpmc_phy_if_0/tap_logic_0/gen_phy_data_tap_inc[2].gen_normal.data_tap_inc_0/calibration_dq_r_0> in Unit <DDR_SDRAM> is equivalent to the following FF/Latch : <DDR_SDRAM/mpmc_core_0/gen_v4_ddr_phy.mpmc_phy_if_0/gen_pattern_compare[2].u_pattern_compare/rd_data_rise_r_0> 
INFO:Xst:2260 - The FF/Latch <DDR_SDRAM/mpmc_core_0/gen_v4_ddr_phy.mpmc_phy_if_0/tap_logic_0/gen_phy_data_tap_inc[2].gen_normal.data_tap_inc_0/calibration_dq_r_5> in Unit <DDR_SDRAM> is equivalent to the following FF/Latch : <DDR_SDRAM/mpmc_core_0/gen_v4_ddr_phy.mpmc_phy_if_0/gen_pattern_compare[2].u_pattern_compare/rd_data_rise_r_5> 
INFO:Xst:2260 - The FF/Latch <DDR_SDRAM/mpmc_core_0/gen_v4_ddr_phy.mpmc_phy_if_0/tap_logic_0/gen_phy_data_tap_inc[2].gen_normal.data_tap_inc_0/calibration_dq_r_6> in Unit <DDR_SDRAM> is equivalent to the following FF/Latch : <DDR_SDRAM/mpmc_core_0/gen_v4_ddr_phy.mpmc_phy_if_0/gen_pattern_compare[2].u_pattern_compare/rd_data_rise_r_6> 
INFO:Xst:2260 - The FF/Latch <DDR_SDRAM/mpmc_core_0/gen_v4_ddr_phy.mpmc_phy_if_0/tap_logic_0/gen_phy_data_tap_inc[2].gen_normal.data_tap_inc_0/calibration_dq_r_1> in Unit <DDR_SDRAM> is equivalent to the following FF/Latch : <DDR_SDRAM/mpmc_core_0/gen_v4_ddr_phy.mpmc_phy_if_0/gen_pattern_compare[2].u_pattern_compare/rd_data_rise_r_1> 
INFO:Xst:2260 - The FF/Latch <DDR_SDRAM/mpmc_core_0/gen_v4_ddr_phy.mpmc_phy_if_0/tap_logic_0/gen_phy_data_tap_inc[2].gen_normal.data_tap_inc_0/calibration_dq_r_7> in Unit <DDR_SDRAM> is equivalent to the following FF/Latch : <DDR_SDRAM/mpmc_core_0/gen_v4_ddr_phy.mpmc_phy_if_0/gen_pattern_compare[2].u_pattern_compare/rd_data_rise_r_7> 
INFO:Xst:2260 - The FF/Latch <DDR_SDRAM/mpmc_core_0/gen_v4_ddr_phy.mpmc_phy_if_0/tap_logic_0/gen_phy_data_tap_inc[2].gen_normal.data_tap_inc_0/calibration_dq_r_2> in Unit <DDR_SDRAM> is equivalent to the following FF/Latch : <DDR_SDRAM/mpmc_core_0/gen_v4_ddr_phy.mpmc_phy_if_0/gen_pattern_compare[2].u_pattern_compare/rd_data_rise_r_2> 
INFO:Xst:2260 - The FF/Latch <DDR_SDRAM/mpmc_core_0/gen_v4_ddr_phy.mpmc_phy_if_0/tap_logic_0/gen_phy_data_tap_inc[2].gen_normal.data_tap_inc_0/calibration_dq_r_3> in Unit <DDR_SDRAM> is equivalent to the following FF/Latch : <DDR_SDRAM/mpmc_core_0/gen_v4_ddr_phy.mpmc_phy_if_0/gen_pattern_compare[2].u_pattern_compare/rd_data_rise_r_3> 
INFO:Xst:2260 - The FF/Latch <DDR_SDRAM/mpmc_core_0/gen_v4_ddr_phy.mpmc_phy_if_0/tap_logic_0/gen_phy_data_tap_inc[3].gen_normal.data_tap_inc_0/calibration_dq_r_0> in Unit <DDR_SDRAM> is equivalent to the following FF/Latch : <DDR_SDRAM/mpmc_core_0/gen_v4_ddr_phy.mpmc_phy_if_0/gen_pattern_compare[3].u_pattern_compare/rd_data_rise_r_0> 
INFO:Xst:2260 - The FF/Latch <DDR_SDRAM/mpmc_core_0/gen_v4_ddr_phy.mpmc_phy_if_0/tap_logic_0/gen_phy_data_tap_inc[3].gen_normal.data_tap_inc_0/calibration_dq_r_1> in Unit <DDR_SDRAM> is equivalent to the following FF/Latch : <DDR_SDRAM/mpmc_core_0/gen_v4_ddr_phy.mpmc_phy_if_0/gen_pattern_compare[3].u_pattern_compare/rd_data_rise_r_1> 
INFO:Xst:2260 - The FF/Latch <DDR_SDRAM/mpmc_core_0/gen_v4_ddr_phy.mpmc_phy_if_0/tap_logic_0/gen_phy_data_tap_inc[3].gen_normal.data_tap_inc_0/calibration_dq_r_6> in Unit <DDR_SDRAM> is equivalent to the following FF/Latch : <DDR_SDRAM/mpmc_core_0/gen_v4_ddr_phy.mpmc_phy_if_0/gen_pattern_compare[3].u_pattern_compare/rd_data_rise_r_6> 
INFO:Xst:2260 - The FF/Latch <DDR_SDRAM/mpmc_core_0/gen_v4_ddr_phy.mpmc_phy_if_0/tap_logic_0/gen_phy_data_tap_inc[3].gen_normal.data_tap_inc_0/calibration_dq_r_2> in Unit <DDR_SDRAM> is equivalent to the following FF/Latch : <DDR_SDRAM/mpmc_core_0/gen_v4_ddr_phy.mpmc_phy_if_0/gen_pattern_compare[3].u_pattern_compare/rd_data_rise_r_2> 
INFO:Xst:2260 - The FF/Latch <DDR_SDRAM/mpmc_core_0/gen_v4_ddr_phy.mpmc_phy_if_0/tap_logic_0/gen_phy_data_tap_inc[3].gen_normal.data_tap_inc_0/calibration_dq_r_7> in Unit <DDR_SDRAM> is equivalent to the following FF/Latch : <DDR_SDRAM/mpmc_core_0/gen_v4_ddr_phy.mpmc_phy_if_0/gen_pattern_compare[3].u_pattern_compare/rd_data_rise_r_7> 
INFO:Xst:2260 - The FF/Latch <DDR_SDRAM/mpmc_core_0/gen_v4_ddr_phy.mpmc_phy_if_0/tap_logic_0/gen_phy_data_tap_inc[3].gen_normal.data_tap_inc_0/calibration_dq_r_3> in Unit <DDR_SDRAM> is equivalent to the following FF/Latch : <DDR_SDRAM/mpmc_core_0/gen_v4_ddr_phy.mpmc_phy_if_0/gen_pattern_compare[3].u_pattern_compare/rd_data_rise_r_3> 
INFO:Xst:2260 - The FF/Latch <DDR_SDRAM/mpmc_core_0/gen_v4_ddr_phy.mpmc_phy_if_0/tap_logic_0/gen_phy_data_tap_inc[3].gen_normal.data_tap_inc_0/calibration_dq_r_4> in Unit <DDR_SDRAM> is equivalent to the following FF/Latch : <DDR_SDRAM/mpmc_core_0/gen_v4_ddr_phy.mpmc_phy_if_0/gen_pattern_compare[3].u_pattern_compare/rd_data_rise_r_4> 
INFO:Xst:2260 - The FF/Latch <DDR_SDRAM/mpmc_core_0/gen_v4_ddr_phy.mpmc_phy_if_0/tap_logic_0/gen_phy_data_tap_inc[3].gen_normal.data_tap_inc_0/calibration_dq_r_5> in Unit <DDR_SDRAM> is equivalent to the following FF/Latch : <DDR_SDRAM/mpmc_core_0/gen_v4_ddr_phy.mpmc_phy_if_0/gen_pattern_compare[3].u_pattern_compare/rd_data_rise_r_5> 
INFO:Xst:2260 - The FF/Latch <DDR_SDRAM/mpmc_core_0/gen_v4_ddr_phy.mpmc_phy_if_0/gen_pattern_compare[0].u_pattern_compare/rd_en_r1> in Unit <DDR_SDRAM> is equivalent to the following FF/Latch : <DDR_SDRAM/mpmc_core_0/gen_v4_ddr_phy.mpmc_phy_if_0/gen_pattern_compare[0].u_pattern_compare/cntrl_rden_r> 
INFO:Xst:2260 - The FF/Latch <DDR_SDRAM/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_ISPLB_PLBV46_PIM.PIM_READ_MODULE/sig_sl_rdack_i> in Unit <DDR_SDRAM> is equivalent to the following FF/Latch : <DDR_SDRAM/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_ISPLB_PLBV46_PIM.PIM_READ_MODULE/sig_sl_rdack> 
INFO:Xst:2260 - The FF/Latch <DDR_SDRAM/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_ISPLB_PLBV46_PIM.PIM_ADDRESS_DECODER/CLOCK_TO_N_SAMPLE_CIRCUIT/sc2wr_sample_cycle_i> in Unit <DDR_SDRAM> is equivalent to the following 2 FFs/Latches : <DDR_SDRAM/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_ISPLB_PLBV46_PIM.PIM_ADDRESS_DECODER/CLOCK_TO_N_SAMPLE_CIRCUIT/sc2rd_sample_cycle_i> <DDR_SDRAM/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_ISPLB_PLBV46_PIM.PIM_ADDRESS_DECODER/CLOCK_TO_N_SAMPLE_CIRCUIT/sc2ad_sample_cycle_i> 
INFO:Xst:2260 - The FF/Latch <DDR_SDRAM/PLB_1_INST.plbv46_pim_1/comp_plbv46_pim/GENERATE_DSPLB_PLBV46_PIM.PIM_ADDRESS_DECODER/CLOCK_TO_N_SAMPLE_CIRCUIT/plb_rst_pipe_1> in Unit <DDR_SDRAM> is equivalent to the following 10 FFs/Latches : <DDR_SDRAM/PLB_1_INST.plbv46_pim_1/comp_plbv46_pim/GENERATE_DSPLB_PLBV46_PIM.PIM_ADDRESS_DECODER/CLOCK_TO_N_SAMPLE_CIRCUIT/plb_rst_pipe_1_1> <DDR_SDRAM/PLB_1_INST.plbv46_pim_1/comp_plbv46_pim/GENERATE_DSPLB_PLBV46_PIM.PIM_ADDRESS_DECODER/CLOCK_TO_N_SAMPLE_CIRCUIT/plb_rst_pipe_1_2> <DDR_SDRAM/PLB_1_INST.plbv46_pim_1/comp_plbv46_pim/GENERATE_DSPLB_PLBV46_PIM.PIM_ADDRESS_DECODER/CLOCK_TO_N_SAMPLE_CIRCUIT/plb_rst_pipe_1_3> <DDR_SDRAM/PLB_1_INST.plbv46_pim_1/comp_plbv46_pim/GENERATE_DSPLB_PLBV46_PIM.PIM_ADDRESS_DECODER/CLOCK_TO_N_SAMPLE_CIRCUIT/plb_rst_pipe_1_4> <DDR_SDRAM/PLB_1_INST.plbv46_pim_1/comp_plbv46_pim/GENERATE_DSPLB_PLBV46_PIM.PIM_ADDRESS_DECODER/CLOCK_TO_N_SAMPLE_CIRCUIT/plb_rst_pipe_1_5>
   <DDR_SDRAM/PLB_1_INST.plbv46_pim_1/comp_plbv46_pim/GENERATE_DSPLB_PLBV46_PIM.PIM_ADDRESS_DECODER/CLOCK_TO_N_SAMPLE_CIRCUIT/plb_rst_pipe_1_6> <DDR_SDRAM/PLB_1_INST.plbv46_pim_1/comp_plbv46_pim/GENERATE_DSPLB_PLBV46_PIM.PIM_ADDRESS_DECODER/CLOCK_TO_N_SAMPLE_CIRCUIT/plb_rst_pipe_1_7> <DDR_SDRAM/PLB_1_INST.plbv46_pim_1/comp_plbv46_pim/GENERATE_DSPLB_PLBV46_PIM.PIM_ADDRESS_DECODER/CLOCK_TO_N_SAMPLE_CIRCUIT/plb_rst_pipe_1_8> <DDR_SDRAM/PLB_1_INST.plbv46_pim_1/comp_plbv46_pim/GENERATE_DSPLB_PLBV46_PIM.PIM_ADDRESS_DECODER/CLOCK_TO_N_SAMPLE_CIRCUIT/plb_rst_pipe_1_9> <DDR_SDRAM/PLB_1_INST.plbv46_pim_1/comp_plbv46_pim/GENERATE_DSPLB_PLBV46_PIM.PIM_ADDRESS_DECODER/CLOCK_TO_N_SAMPLE_CIRCUIT/plb_rst_pipe_1_10> 
INFO:Xst:2260 - The FF/Latch <DDR_SDRAM/mpmc_core_0/gen_v4_ddr_phy.mpmc_phy_if_0/tap_logic_0/gen_phy_data_tap_inc[3].gen_normal.data_tap_inc_0/chan_sel_int_4> in Unit <DDR_SDRAM> is equivalent to the following FF/Latch : <DDR_SDRAM/mpmc_core_0/gen_v4_ddr_phy.mpmc_phy_if_0/tap_logic_0/gen_phy_data_tap_inc[3].gen_normal.data_tap_inc_0/chan_sel_int_4_1> 
INFO:Xst:2260 - The FF/Latch <DDR_SDRAM/SDMA2_INST.mpmc_sdma_2/comp_sdma/DMA_DATA_I/RST_MODULE_I/ChannelRST> in Unit <DDR_SDRAM> is equivalent to the following FF/Latch : <DDR_SDRAM/SDMA2_INST.mpmc_sdma_2/comp_sdma/DMA_DATA_I/RST_MODULE_I/ChannelRST_1> 
INFO:Xst:2260 - The FF/Latch <DDR_SDRAM/PLB_1_INST.plbv46_pim_1/comp_plbv46_pim/GENERATE_DSPLB_PLBV46_PIM.PIM_ADDRESS_DECODER/CLOCK_TO_N_SAMPLE_CIRCUIT/sc2wr_sample_cycle_i> in Unit <DDR_SDRAM> is equivalent to the following 2 FFs/Latches : <DDR_SDRAM/PLB_1_INST.plbv46_pim_1/comp_plbv46_pim/GENERATE_DSPLB_PLBV46_PIM.PIM_ADDRESS_DECODER/CLOCK_TO_N_SAMPLE_CIRCUIT/sc2rd_sample_cycle_i> <DDR_SDRAM/PLB_1_INST.plbv46_pim_1/comp_plbv46_pim/GENERATE_DSPLB_PLBV46_PIM.PIM_ADDRESS_DECODER/CLOCK_TO_N_SAMPLE_CIRCUIT/sc2ad_sample_cycle_i> 
INFO:Xst:2260 - The FF/Latch <DDR_SDRAM/mpmc_core_0/gen_v4_ddr_phy.mpmc_phy_if_0/iobs_0/data_path_iobs_00/gen_v4_phy_dqs_iob[3].v4_dqs_iob/RESET_r1> in Unit <DDR_SDRAM> is equivalent to the following 16 FFs/Latches : <DDR_SDRAM/mpmc_core_0/gen_v4_ddr_phy.mpmc_phy_if_0/iobs_0/data_path_iobs_00/gen_v4_phy_dqs_iob[2].v4_dqs_iob/RESET_r1> <DDR_SDRAM/mpmc_core_0/gen_v4_ddr_phy.mpmc_phy_if_0/iobs_0/data_path_iobs_00/gen_v4_phy_dqs_iob[1].v4_dqs_iob/RESET_r1> <DDR_SDRAM/mpmc_core_0/gen_v4_ddr_phy.mpmc_phy_if_0/iobs_0/data_path_iobs_00/gen_v4_phy_dqs_iob[0].v4_dqs_iob/RESET_r1> <DDR_SDRAM/mpmc_core_0/gen_v4_ddr_phy.mpmc_phy_if_0/tap_logic_0/RESET0_r1> <DDR_SDRAM/mpmc_core_0/gen_v4_ddr_phy.mpmc_phy_if_0/tap_logic_0/gen_phy_tap_ctrl[3].tap_ctrl_0/reset_r1> <DDR_SDRAM/mpmc_core_0/gen_v4_ddr_phy.mpmc_phy_if_0/tap_logic_0/gen_phy_tap_ctrl[2].tap_ctrl_0/reset_r1> <DDR_SDRAM/mpmc_core_0/gen_v4_ddr_phy.mpmc_phy_if_0/tap_logic_0/gen_phy_tap_ctrl[1].tap_ctrl_0/reset_r1>
   <DDR_SDRAM/mpmc_core_0/gen_v4_ddr_phy.mpmc_phy_if_0/tap_logic_0/gen_phy_tap_ctrl[0].tap_ctrl_0/reset_r1> <DDR_SDRAM/mpmc_core_0/gen_v4_ddr_phy.mpmc_phy_if_0/tap_logic_0/gen_phy_data_tap_inc[3].gen_normal.data_tap_inc_0/RESET_r1> <DDR_SDRAM/mpmc_core_0/gen_v4_ddr_phy.mpmc_phy_if_0/tap_logic_0/gen_phy_data_tap_inc[2].gen_normal.data_tap_inc_0/RESET_r1> <DDR_SDRAM/mpmc_core_0/gen_v4_ddr_phy.mpmc_phy_if_0/tap_logic_0/gen_phy_data_tap_inc[1].gen_normal.data_tap_inc_0/RESET_r1> <DDR_SDRAM/mpmc_core_0/gen_v4_ddr_phy.mpmc_phy_if_0/tap_logic_0/gen_phy_data_tap_inc[0].gen_normal.data_tap_inc_0/RESET_r1> <DDR_SDRAM/mpmc_core_0/gen_v4_ddr_phy.mpmc_phy_if_0/gen_pattern_compare[0].u_pattern_compare/rst_r1> <DDR_SDRAM/mpmc_core_0/gen_v4_ddr_phy.mpmc_phy_if_0/gen_pattern_compare[1].u_pattern_compare/rst_r1> <DDR_SDRAM/mpmc_core_0/gen_v4_ddr_phy.mpmc_phy_if_0/gen_pattern_compare[2].u_pattern_compare/rst_r1> <DDR_SDRAM/mpmc_core_0/gen_v4_ddr_phy.mpmc_phy_if_0/gen_pattern_compare[3].u_pattern_compare/rst_r1> 
INFO:Xst:2260 - The FF/Latch <DDR_SDRAM/mpmc_core_0/gen_v4_ddr_phy.mpmc_phy_if_0/tap_logic_0/gen_phy_data_tap_inc[2].gen_normal.data_tap_inc_0/chan_sel_int_1> in Unit <DDR_SDRAM> is equivalent to the following FF/Latch : <DDR_SDRAM/mpmc_core_0/gen_v4_ddr_phy.mpmc_phy_if_0/tap_logic_0/gen_phy_data_tap_inc[2].gen_normal.data_tap_inc_0/chan_sel_int_1_1> 
INFO:Xst:2260 - The FF/Latch <DDR_SDRAM/mpmc_core_0/gen_v4_ddr_phy.mpmc_phy_if_0/tap_logic_0/gen_phy_data_tap_inc[0].gen_normal.data_tap_inc_0/chan_sel_int_1> in Unit <DDR_SDRAM> is equivalent to the following FF/Latch : <DDR_SDRAM/mpmc_core_0/gen_v4_ddr_phy.mpmc_phy_if_0/tap_logic_0/gen_phy_data_tap_inc[0].gen_normal.data_tap_inc_0/chan_sel_int_1_1> 
INFO:Xst:2260 - The FF/Latch <DDR_SDRAM/mpmc_core_0/InitDone> in Unit <DDR_SDRAM> is equivalent to the following 2 FFs/Latches : <DDR_SDRAM/mpmc_core_0/InitDone_i2_0> <DDR_SDRAM/mpmc_core_0/InitDone_i2_1> 
INFO:Xst:2260 - The FF/Latch <DDR_SDRAM/PLB_1_INST.plbv46_pim_1/comp_plbv46_pim/GENERATE_DSPLB_PLBV46_PIM.PIM_READ_MODULE/sig_sl_rdack_i> in Unit <DDR_SDRAM> is equivalent to the following FF/Latch : <DDR_SDRAM/PLB_1_INST.plbv46_pim_1/comp_plbv46_pim/GENERATE_DSPLB_PLBV46_PIM.PIM_READ_MODULE/sig_sl_rdack> 
INFO:Xst:2260 - The FF/Latch <DDR_SDRAM/Rst_tocore_9> in Unit <DDR_SDRAM> is equivalent to the following 6 FFs/Latches : <DDR_SDRAM/Rst_tocore_8> <DDR_SDRAM/Rst_tocore_5> <DDR_SDRAM/Rst_tocore_3> <DDR_SDRAM/Rst_tocore_2> <DDR_SDRAM/Rst_tocore_4> <DDR_SDRAM/Rst_tocore_1> 
INFO:Xst:2260 - The FF/Latch <DDR_SDRAM/mpmc_core_0/gen_v4_ddr_phy.mpmc_phy_if_0/tap_logic_0/gen_phy_data_tap_inc[2].gen_normal.data_tap_inc_0/chan_sel_int_4> in Unit <DDR_SDRAM> is equivalent to the following FF/Latch : <DDR_SDRAM/mpmc_core_0/gen_v4_ddr_phy.mpmc_phy_if_0/tap_logic_0/gen_phy_data_tap_inc[2].gen_normal.data_tap_inc_0/chan_sel_int_4_1> 
INFO:Xst:2260 - The FF/Latch <DDR_SDRAM/mpmc_core_0/gen_v4_ddr_phy.mpmc_phy_if_0/tap_logic_0/gen_phy_data_tap_inc[0].gen_normal.data_tap_inc_0/chan_sel_int_4> in Unit <DDR_SDRAM> is equivalent to the following FF/Latch : <DDR_SDRAM/mpmc_core_0/gen_v4_ddr_phy.mpmc_phy_if_0/tap_logic_0/gen_phy_data_tap_inc[0].gen_normal.data_tap_inc_0/chan_sel_int_4_1> 
INFO:Xst:2260 - The FF/Latch <DDR_SDRAM/mpmc_core_0/gen_v4_ddr_phy.mpmc_phy_if_0/tap_logic_0/gen_phy_data_tap_inc[3].gen_normal.data_tap_inc_0/chan_sel_int_1> in Unit <DDR_SDRAM> is equivalent to the following FF/Latch : <DDR_SDRAM/mpmc_core_0/gen_v4_ddr_phy.mpmc_phy_if_0/tap_logic_0/gen_phy_data_tap_inc[3].gen_normal.data_tap_inc_0/chan_sel_int_1_1> 
INFO:Xst:2260 - The FF/Latch <DDR_SDRAM/mpmc_core_0/Ctrl_PhyIF_Force_DM_d1_1> in Unit <DDR_SDRAM> is equivalent to the following FF/Latch : <DDR_SDRAM/mpmc_core_0/Ctrl_PhyIF_Force_DM_d1_2> 
INFO:Xst:2260 - The FF/Latch <DDR_SDRAM/mpmc_core_0/gen_v4_ddr_phy.mpmc_phy_if_0/tap_logic_0/gen_phy_data_tap_inc[1].gen_normal.data_tap_inc_0/chan_sel_int_1> in Unit <DDR_SDRAM> is equivalent to the following FF/Latch : <DDR_SDRAM/mpmc_core_0/gen_v4_ddr_phy.mpmc_phy_if_0/tap_logic_0/gen_phy_data_tap_inc[1].gen_normal.data_tap_inc_0/chan_sel_int_1_1> 
INFO:Xst:2260 - The FF/Latch <DDR_SDRAM/mpmc_core_0/gen_v4_ddr_phy.mpmc_phy_if_0/ctrl_wren_r> in Unit <DDR_SDRAM> is equivalent to the following FF/Latch : <DDR_SDRAM/mpmc_core_0/gen_v4_ddr_phy.mpmc_phy_if_0/ctrl_wren_r_phy_write> 
INFO:Xst:2260 - The FF/Latch <DDR_SDRAM/mpmc_core_0/gen_v4_ddr_phy.mpmc_phy_if_0/gen_pattern_compare[3].u_pattern_compare/rd_en_r1> in Unit <DDR_SDRAM> is equivalent to the following FF/Latch : <DDR_SDRAM/mpmc_core_0/gen_v4_ddr_phy.mpmc_phy_if_0/gen_pattern_compare[3].u_pattern_compare/cntrl_rden_r> 
INFO:Xst:2260 - The FF/Latch <DDR_SDRAM/Rst_topim_2> in Unit <DDR_SDRAM> is equivalent to the following 2 FFs/Latches : <DDR_SDRAM/Rst_topim_1> <DDR_SDRAM/Rst_topim_0> 
INFO:Xst:2260 - The FF/Latch <ppc405_0_iplb1/GEN_MPLB_RST[0].I_MPLB_RST> in Unit <ppc405_0_iplb1> is equivalent to the following 2 FFs/Latches : <ppc405_0_iplb1/GEN_SPLB_RST[0].I_SPLB_RST> <ppc405_0_iplb1/I_PLB_RST> 
INFO:Xst:2260 - The FF/Latch <ppc405_0_dplb1/GEN_MPLB_RST[0].I_MPLB_RST> in Unit <ppc405_0_dplb1> is equivalent to the following 2 FFs/Latches : <ppc405_0_dplb1/GEN_SPLB_RST[0].I_SPLB_RST> <ppc405_0_dplb1/I_PLB_RST> 
INFO:Xst:2260 - The FF/Latch <U0/grf.rf/gl0.rd/grss.rsts/ram_empty_fb_i> in Unit <BU3> is equivalent to the following FF/Latch : <U0/grf.rf/gl0.rd/grss.rsts/ram_empty_i> 
INFO:Xst:2260 - The FF/Latch <U0/grf.rf/gl0.wr/gwss.wsts/ram_full_fb_i> in Unit <BU3> is equivalent to the following FF/Latch : <U0/grf.rf/gl0.wr/gwss.wsts/ram_full_i> 
INFO:Xst:2260 - The FF/Latch <U0/grf.rf/gl0.rd/grss.rsts/ram_empty_fb_i> in Unit <BU3> is equivalent to the following FF/Latch : <U0/grf.rf/gl0.rd/grss.rsts/ram_empty_i> 
INFO:Xst:2260 - The FF/Latch <U0/grf.rf/gl0.wr/gwss.wsts/ram_full_fb_i> in Unit <BU3> is equivalent to the following FF/Latch : <U0/grf.rf/gl0.wr/gwss.wsts/ram_full_i> 
INFO:Xst:2260 - The FF/Latch <U0/grf.rf/gl0.wr/gwas.wsts/ram_full_i> in Unit <BU3> is equivalent to the following FF/Latch : <U0/grf.rf/gl0.wr/gwas.wsts/ram_full_fb_i> 
INFO:Xst:2260 - The FF/Latch <U0/grf.rf/rstblk/wr_rst_reg_1> in Unit <BU3> is equivalent to the following FF/Latch : <U0/grf.rf/rstblk/wr_rst_reg_0> 
INFO:Xst:2260 - The FF/Latch <U0/grf.rf/gl0.rd/gras.rsts/ram_empty_fb_i> in Unit <BU3> is equivalent to the following FF/Latch : <U0/grf.rf/gl0.rd/gras.rsts/ram_empty_i> 
INFO:Xst:2260 - The FF/Latch <U0/grf.rf/rstblk/rd_rst_reg_2> in Unit <BU3> is equivalent to the following 2 FFs/Latches : <U0/grf.rf/rstblk/rd_rst_reg_1> <U0/grf.rf/rstblk/rd_rst_reg_0> 
INFO:Xst:2260 - The FF/Latch <U0/grf.rf/gl0.rd/gr1.rfwft/empty_fwft_i> in Unit <BU3> is equivalent to the following FF/Latch : <U0/grf.rf/gl0.rd/gr1.rfwft/empty_fwft_fb> 
INFO:Xst:2260 - The FF/Latch <U0/grf.rf/gl0.wr/gwss.wsts/ram_full_fb_i> in Unit <BU3> is equivalent to the following FF/Latch : <U0/grf.rf/gl0.wr/gwss.wsts/ram_full_i> 
INFO:Xst:2260 - The FF/Latch <U0/grf.rf/gl0.rd/gr1.rfwft/curr_fwft_state_FSM_FFd2> in Unit <BU3> is equivalent to the following FF/Latch : <U0/grf.rf/gl0.rd/gr1.rfwft/user_valid> 
INFO:Xst:2260 - The FF/Latch <U0/grf.rf/gl0.wr/wpntr/count_d2_2> in Unit <BU3> is equivalent to the following FF/Latch : <U0/grf.rf/gl0.wr/wpntr/count_d2_2_1> 
INFO:Xst:2260 - The FF/Latch <U0/grf.rf/gl0.wr/wpntr/count_d2_1> in Unit <BU3> is equivalent to the following FF/Latch : <U0/grf.rf/gl0.wr/wpntr/count_d2_1_1> 
INFO:Xst:2260 - The FF/Latch <FLASH/MCH_PLB_IPIF_I/NO_CHNL_IF_GEN.PLBV46_SLAVE_BURST_I/I_SLAVE_ATTACHMENT/I_BUS_ADDRESS_COUNTER/GEN_FOR_SHARED.GEN_S_H_SIZE_REG[3].I_SIZE_S_H_REG> in Unit <FLASH> is equivalent to the following FF/Latch : <FLASH/MCH_PLB_IPIF_I/NO_CHNL_IF_GEN.PLBV46_SLAVE_BURST_I/I_SLAVE_ATTACHMENT/I_STEER_ADDRESS_COUNTER/GEN_FOR_SHARED.GEN_S_H_SIZE_REG[3].I_SIZE_S_H_REG> 
INFO:Xst:2260 - The FF/Latch <FLASH/MCH_PLB_IPIF_I/NO_CHNL_IF_GEN.PLBV46_SLAVE_BURST_I/I_SLAVE_ATTACHMENT/I_BUS_ADDRESS_COUNTER/GEN_FOR_SHARED.I_CACHLN_S_H_REG> in Unit <FLASH> is equivalent to the following FF/Latch : <FLASH/MCH_PLB_IPIF_I/NO_CHNL_IF_GEN.PLBV46_SLAVE_BURST_I/I_SLAVE_ATTACHMENT/I_STEER_ADDRESS_COUNTER/GEN_FOR_SHARED.I_CACHLN_S_H_REG> 
INFO:Xst:2260 - The FF/Latch <FLASH/MCH_PLB_IPIF_I/NO_CHNL_IF_GEN.PLBV46_SLAVE_BURST_I/I_SLAVE_ATTACHMENT/I_BUS_ADDRESS_COUNTER/GEN_FOR_SHARED.I_BURST_S_H_REG> in Unit <FLASH> is equivalent to the following FF/Latch : <FLASH/MCH_PLB_IPIF_I/NO_CHNL_IF_GEN.PLBV46_SLAVE_BURST_I/I_SLAVE_ATTACHMENT/I_STEER_ADDRESS_COUNTER/GEN_FOR_SHARED.I_BURST_S_H_REG> 
INFO:Xst:2260 - The FF/Latch <FLASH/MCH_PLB_IPIF_I/NO_CHNL_IF_GEN.PLBV46_SLAVE_BURST_I/I_SLAVE_ATTACHMENT/I_BUS_ADDRESS_COUNTER/GEN_FOR_SHARED.GEN_S_H_SIZE_REG[2].I_SIZE_S_H_REG> in Unit <FLASH> is equivalent to the following FF/Latch : <FLASH/MCH_PLB_IPIF_I/NO_CHNL_IF_GEN.PLBV46_SLAVE_BURST_I/I_SLAVE_ATTACHMENT/I_STEER_ADDRESS_COUNTER/GEN_FOR_SHARED.GEN_S_H_SIZE_REG[2].I_SIZE_S_H_REG> 
INFO:Xst:2260 - The FF/Latch <FLASH/MCH_PLB_IPIF_I/NO_CHNL_IF_GEN.PLBV46_SLAVE_BURST_I/I_SLAVE_ATTACHMENT/I_BUS_ADDRESS_COUNTER/GEN_FOR_SHARED.GEN_S_H_SIZE_REG[1].I_SIZE_S_H_REG> in Unit <FLASH> is equivalent to the following FF/Latch : <FLASH/MCH_PLB_IPIF_I/NO_CHNL_IF_GEN.PLBV46_SLAVE_BURST_I/I_SLAVE_ATTACHMENT/I_STEER_ADDRESS_COUNTER/GEN_FOR_SHARED.GEN_S_H_SIZE_REG[1].I_SIZE_S_H_REG> 
INFO:Xst:2260 - The FF/Latch <FLASH/MCH_PLB_IPIF_I/NO_CHNL_IF_GEN.PLBV46_SLAVE_BURST_I/I_SLAVE_ATTACHMENT/I_BUS_ADDRESS_COUNTER/GEN_FOR_SHARED.I_SNGL_S_H_REG> in Unit <FLASH> is equivalent to the following FF/Latch : <FLASH/MCH_PLB_IPIF_I/NO_CHNL_IF_GEN.PLBV46_SLAVE_BURST_I/I_SLAVE_ATTACHMENT/I_STEER_ADDRESS_COUNTER/GEN_FOR_SHARED.I_SNGL_S_H_REG> 
INFO:Xst:2260 - The FF/Latch <FLASH/MCH_PLB_IPIF_I/NO_CHNL_IF_GEN.PLBV46_SLAVE_BURST_I/I_SLAVE_ATTACHMENT/GEN_WRITE_BUFFER.GEN_WRBUF_WREN1> in Unit <FLASH> is equivalent to the following FF/Latch : <FLASH/MCH_PLB_IPIF_I/NO_CHNL_IF_GEN.PLBV46_SLAVE_BURST_I/I_SLAVE_ATTACHMENT/GEN_WRITE_BUFFER.GEN_WRBUF_WREN2> 
INFO:Xst:2260 - The FF/Latch <xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[21].TCSR0_FF_I> in Unit <xps_timer_0> is equivalent to the following FF/Latch : <xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR1_GENERATE[21].TCSR1_FF_I> 
INFO:Xst:2260 - The FF/Latch <RS232_Uart/XUART_I_1/UART16550_I_1/addr_d_0> in Unit <RS232_Uart> is equivalent to the following FF/Latch : <RS232_Uart/XUART_I_1/UART16550_I_1/addr_d_0_1> 
INFO:Xst:2260 - The FF/Latch <plb/GEN_SHARED.I_PLB_ARBITER_LOGIC/I_ARB_ENCODER/arbAddrSelReg_i_0> in Unit <plb> is equivalent to the following 3 FFs/Latches : <plb/GEN_SHARED.I_PLB_ARBITER_LOGIC/I_ARB_ENCODER/arbAddrSelReg_i_0_1> <plb/GEN_SHARED.I_PLB_ARBITER_LOGIC/I_ARB_ENCODER/arbAddrSelReg_i_0_2> <plb/GEN_SHARED.I_PLB_ARBITER_LOGIC/I_ARB_ENCODER/arbAddrSelReg_i_0_3> 
INFO:Xst:2260 - The FF/Latch <plb/GEN_SHARED.I_PLB_ARBITER_LOGIC/I_ARBCONTROL_SM/arbSecRdInProgReg_i> in Unit <plb> is equivalent to the following FF/Latch : <plb/GEN_SHARED.I_PLB_ARBITER_LOGIC/I_ARBCONTROL_SM/arbSecRdInProgReg_i_1> 
INFO:Xst:2260 - The FF/Latch <plb/GEN_SHARED.I_PLB_ARBITER_LOGIC/I_ARBCONTROL_SM/arbctrl_sm_cs_FSM_FFd1> in Unit <plb> is equivalent to the following FF/Latch : <plb/GEN_SHARED.I_PLB_ARBITER_LOGIC/I_ARBCONTROL_SM/arbctrl_sm_cs_FSM_FFd1_1> 
INFO:Xst:2260 - The FF/Latch <plb/GEN_MPLB_RST[1].I_MPLB_RST> in Unit <plb> is equivalent to the following 15 FFs/Latches : <plb/GEN_MPLB_RST[0].I_MPLB_RST> <plb/GEN_SPLB_RST[12].I_SPLB_RST> <plb/GEN_SPLB_RST[11].I_SPLB_RST> <plb/GEN_SPLB_RST[10].I_SPLB_RST> <plb/GEN_SPLB_RST[9].I_SPLB_RST> <plb/GEN_SPLB_RST[8].I_SPLB_RST> <plb/GEN_SPLB_RST[7].I_SPLB_RST> <plb/GEN_SPLB_RST[6].I_SPLB_RST> <plb/GEN_SPLB_RST[5].I_SPLB_RST> <plb/GEN_SPLB_RST[4].I_SPLB_RST> <plb/GEN_SPLB_RST[3].I_SPLB_RST> <plb/GEN_SPLB_RST[2].I_SPLB_RST> <plb/GEN_SPLB_RST[1].I_SPLB_RST> <plb/GEN_SPLB_RST[0].I_SPLB_RST> <plb/I_PLB_RST> 
INFO:Xst:2260 - The FF/Latch <plb/GEN_SHARED.I_PLB_ARBITER_LOGIC/I_ARBCONTROL_SM/arbctrl_sm_cs_FSM_FFd3> in Unit <plb> is equivalent to the following FF/Latch : <plb/GEN_SHARED.I_PLB_ARBITER_LOGIC/I_ARBCONTROL_SM/arbctrl_sm_cs_FSM_FFd3_1> 
INFO:Xst:2260 - The FF/Latch <plb/GEN_SHARED.I_PLB_ARBITER_LOGIC/I_ARBCONTROL_SM/arbctrl_sm_cs_FSM_FFd2> in Unit <plb> is equivalent to the following FF/Latch : <plb/GEN_SHARED.I_PLB_ARBITER_LOGIC/I_ARBCONTROL_SM/arbctrl_sm_cs_FSM_FFd2_1> 
INFO:Xst:2260 - The FF/Latch <plb/GEN_SHARED.I_PLB_ARBITER_LOGIC/I_ARB_ENCODER/arbAddrSelReg_i_1> in Unit <plb> is equivalent to the following 3 FFs/Latches : <plb/GEN_SHARED.I_PLB_ARBITER_LOGIC/I_ARB_ENCODER/arbAddrSelReg_i_1_1> <plb/GEN_SHARED.I_PLB_ARBITER_LOGIC/I_ARB_ENCODER/arbAddrSelReg_i_1_2> <plb/GEN_SHARED.I_PLB_ARBITER_LOGIC/I_ARB_ENCODER/arbAddrSelReg_i_1_3> 
INFO:Xst:2260 - The FF/Latch <xps_bram_if_cntlr_1/INCLUDE_BURST_SUPPORT.I_SLAVE_BURST_ATTACH/I_FLOP_ADDRACK> in Unit <xps_bram_if_cntlr_1> is equivalent to the following FF/Latch : <xps_bram_if_cntlr_1/INCLUDE_BURST_SUPPORT.I_SLAVE_BURST_ATTACH/I_FLOP_SET_SLBUSY> 
INFO:Xst:2260 - The FF/Latch <xps_bram_if_cntlr_1/INCLUDE_BURST_SUPPORT.I_SLAVE_BURST_ATTACH/I_FLOP_WRACK_2BUS> in Unit <xps_bram_if_cntlr_1> is equivalent to the following FF/Latch : <xps_bram_if_cntlr_1/INCLUDE_BURST_SUPPORT.I_SLAVE_BURST_ATTACH/I_FLOP_WRACK> 
INFO:Xst:2260 - The FF/Latch <SysACE_CompactFlash/PLBV46_I/I_SLAVE_ATTACHMENT/data_timeout> in Unit <SysACE_CompactFlash> is equivalent to the following FF/Latch : <SysACE_CompactFlash/PLBV46_I/I_SLAVE_ATTACHMENT/data_timeout_1> 
INFO:Xst:2260 - The FF/Latch <SysACE_CompactFlash/I_SYSACE_CONTROLLER/SYNC_2_CLOCKS_I/rdAck_sync2sysclk_int> in Unit <SysACE_CompactFlash> is equivalent to the following FF/Latch : <SysACE_CompactFlash/I_SYSACE_CONTROLLER/SYNC_2_CLOCKS_I/rdAck_sync2sysclk_int_1> 
INFO:Xst:2260 - The FF/Latch <DDR_SDRAM/mpmc_core_0/gen_v4_ddr_phy.mpmc_phy_if_0/gen_pattern_compare[2].u_pattern_compare/rd_en_r1> in Unit <DDR_SDRAM> is equivalent to the following FF/Latch : <DDR_SDRAM/mpmc_core_0/gen_v4_ddr_phy.mpmc_phy_if_0/gen_pattern_compare[2].u_pattern_compare/cntrl_rden_r> 
INFO:Xst:2260 - The FF/Latch <DDR_SDRAM/mpmc_core_0/gen_v4_ddr_phy.mpmc_phy_if_0/tap_logic_0/gen_phy_data_tap_inc[1].gen_normal.data_tap_inc_0/chan_sel_int_4> in Unit <DDR_SDRAM> is equivalent to the following FF/Latch : <DDR_SDRAM/mpmc_core_0/gen_v4_ddr_phy.mpmc_phy_if_0/tap_logic_0/gen_phy_data_tap_inc[1].gen_normal.data_tap_inc_0/chan_sel_int_4_1> 
INFO:Xst:2260 - The FF/Latch <DDR_SDRAM/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_ISPLB_PLBV46_PIM.PIM_ADDRESS_DECODER/CLOCK_TO_N_SAMPLE_CIRCUIT/plb_rst_pipe_1> in Unit <DDR_SDRAM> is equivalent to the following 7 FFs/Latches : <DDR_SDRAM/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_ISPLB_PLBV46_PIM.PIM_ADDRESS_DECODER/CLOCK_TO_N_SAMPLE_CIRCUIT/plb_rst_pipe_1_1> <DDR_SDRAM/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_ISPLB_PLBV46_PIM.PIM_ADDRESS_DECODER/CLOCK_TO_N_SAMPLE_CIRCUIT/plb_rst_pipe_1_2> <DDR_SDRAM/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_ISPLB_PLBV46_PIM.PIM_ADDRESS_DECODER/CLOCK_TO_N_SAMPLE_CIRCUIT/plb_rst_pipe_1_3> <DDR_SDRAM/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_ISPLB_PLBV46_PIM.PIM_ADDRESS_DECODER/CLOCK_TO_N_SAMPLE_CIRCUIT/plb_rst_pipe_1_4> <DDR_SDRAM/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_ISPLB_PLBV46_PIM.PIM_ADDRESS_DECODER/CLOCK_TO_N_SAMPLE_CIRCUIT/plb_rst_pipe_1_5>
   <DDR_SDRAM/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_ISPLB_PLBV46_PIM.PIM_ADDRESS_DECODER/CLOCK_TO_N_SAMPLE_CIRCUIT/plb_rst_pipe_1_6> <DDR_SDRAM/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_ISPLB_PLBV46_PIM.PIM_ADDRESS_DECODER/CLOCK_TO_N_SAMPLE_CIRCUIT/plb_rst_pipe_1_7> 
INFO:Xst:2260 - The FF/Latch <DDR_SDRAM/mpmc_core_0/gen_v4_ddr_phy.mpmc_phy_if_0/tap_logic_0/gen_phy_data_tap_inc[0].gen_normal.data_tap_inc_0/calibration_dq_r_0> in Unit <DDR_SDRAM> is equivalent to the following FF/Latch : <DDR_SDRAM/mpmc_core_0/gen_v4_ddr_phy.mpmc_phy_if_0/gen_pattern_compare[0].u_pattern_compare/rd_data_rise_r_0> 
INFO:Xst:2260 - The FF/Latch <DDR_SDRAM/mpmc_core_0/gen_v4_ddr_phy.mpmc_phy_if_0/tap_logic_0/gen_phy_data_tap_inc[0].gen_normal.data_tap_inc_0/calibration_dq_r_1> in Unit <DDR_SDRAM> is equivalent to the following FF/Latch : <DDR_SDRAM/mpmc_core_0/gen_v4_ddr_phy.mpmc_phy_if_0/gen_pattern_compare[0].u_pattern_compare/rd_data_rise_r_1> 
INFO:Xst:2260 - The FF/Latch <DDR_SDRAM/mpmc_core_0/gen_v4_ddr_phy.mpmc_phy_if_0/tap_logic_0/gen_phy_data_tap_inc[0].gen_normal.data_tap_inc_0/calibration_dq_r_2> in Unit <DDR_SDRAM> is equivalent to the following FF/Latch : <DDR_SDRAM/mpmc_core_0/gen_v4_ddr_phy.mpmc_phy_if_0/gen_pattern_compare[0].u_pattern_compare/rd_data_rise_r_2> 
INFO:Xst:2260 - The FF/Latch <DDR_SDRAM/mpmc_core_0/gen_v4_ddr_phy.mpmc_phy_if_0/tap_logic_0/gen_phy_data_tap_inc[0].gen_normal.data_tap_inc_0/calibration_dq_r_3> in Unit <DDR_SDRAM> is equivalent to the following FF/Latch : <DDR_SDRAM/mpmc_core_0/gen_v4_ddr_phy.mpmc_phy_if_0/gen_pattern_compare[0].u_pattern_compare/rd_data_rise_r_3> 
INFO:Xst:2260 - The FF/Latch <DDR_SDRAM/mpmc_core_0/gen_v4_ddr_phy.mpmc_phy_if_0/gen_pattern_compare[1].u_pattern_compare/rd_en_r1> in Unit <DDR_SDRAM> is equivalent to the following FF/Latch : <DDR_SDRAM/mpmc_core_0/gen_v4_ddr_phy.mpmc_phy_if_0/gen_pattern_compare[1].u_pattern_compare/cntrl_rden_r> 
INFO:Xst:2260 - The FF/Latch <DDR_SDRAM/mpmc_core_0/gen_v4_ddr_phy.mpmc_phy_if_0/tap_logic_0/gen_phy_data_tap_inc[0].gen_normal.data_tap_inc_0/calibration_dq_r_4> in Unit <DDR_SDRAM> is equivalent to the following FF/Latch : <DDR_SDRAM/mpmc_core_0/gen_v4_ddr_phy.mpmc_phy_if_0/gen_pattern_compare[0].u_pattern_compare/rd_data_rise_r_4> 
INFO:Xst:2260 - The FF/Latch <DDR_SDRAM/mpmc_core_0/gen_v4_ddr_phy.mpmc_phy_if_0/tap_logic_0/gen_phy_data_tap_inc[0].gen_normal.data_tap_inc_0/calibration_dq_r_5> in Unit <DDR_SDRAM> is equivalent to the following FF/Latch : <DDR_SDRAM/mpmc_core_0/gen_v4_ddr_phy.mpmc_phy_if_0/gen_pattern_compare[0].u_pattern_compare/rd_data_rise_r_5> 
INFO:Xst:2260 - The FF/Latch <DDR_SDRAM/mpmc_core_0/gen_v4_ddr_phy.mpmc_phy_if_0/tap_logic_0/gen_phy_data_tap_inc[0].gen_normal.data_tap_inc_0/calibration_dq_r_6> in Unit <DDR_SDRAM> is equivalent to the following FF/Latch : <DDR_SDRAM/mpmc_core_0/gen_v4_ddr_phy.mpmc_phy_if_0/gen_pattern_compare[0].u_pattern_compare/rd_data_rise_r_6> 
INFO:Xst:2260 - The FF/Latch <DDR_SDRAM/mpmc_core_0/gen_v4_ddr_phy.mpmc_phy_if_0/tap_logic_0/gen_phy_data_tap_inc[0].gen_normal.data_tap_inc_0/calibration_dq_r_7> in Unit <DDR_SDRAM> is equivalent to the following FF/Latch : <DDR_SDRAM/mpmc_core_0/gen_v4_ddr_phy.mpmc_phy_if_0/gen_pattern_compare[0].u_pattern_compare/rd_data_rise_r_7> 
INFO:Xst:2260 - The FF/Latch <DDR_SDRAM/mpmc_core_0/gen_v4_ddr_phy.mpmc_phy_if_0/tap_logic_0/gen_phy_data_tap_inc[1].gen_normal.data_tap_inc_0/calibration_dq_r_2> in Unit <DDR_SDRAM> is equivalent to the following FF/Latch : <DDR_SDRAM/mpmc_core_0/gen_v4_ddr_phy.mpmc_phy_if_0/gen_pattern_compare[1].u_pattern_compare/rd_data_rise_r_2> 
INFO:Xst:2260 - The FF/Latch <DDR_SDRAM/mpmc_core_0/gen_v4_ddr_phy.mpmc_phy_if_0/tap_logic_0/gen_phy_data_tap_inc[1].gen_normal.data_tap_inc_0/calibration_dq_r_0> in Unit <DDR_SDRAM> is equivalent to the following FF/Latch : <DDR_SDRAM/mpmc_core_0/gen_v4_ddr_phy.mpmc_phy_if_0/gen_pattern_compare[1].u_pattern_compare/rd_data_rise_r_0> 
INFO:Xst:2260 - The FF/Latch <DDR_SDRAM/mpmc_core_0/gen_v4_ddr_phy.mpmc_phy_if_0/tap_logic_0/gen_phy_data_tap_inc[1].gen_normal.data_tap_inc_0/calibration_dq_r_3> in Unit <DDR_SDRAM> is equivalent to the following FF/Latch : <DDR_SDRAM/mpmc_core_0/gen_v4_ddr_phy.mpmc_phy_if_0/gen_pattern_compare[1].u_pattern_compare/rd_data_rise_r_3> 
INFO:Xst:2260 - The FF/Latch <DDR_SDRAM/mpmc_core_0/gen_v4_ddr_phy.mpmc_phy_if_0/tap_logic_0/gen_phy_data_tap_inc[1].gen_normal.data_tap_inc_0/calibration_dq_r_1> in Unit <DDR_SDRAM> is equivalent to the following FF/Latch : <DDR_SDRAM/mpmc_core_0/gen_v4_ddr_phy.mpmc_phy_if_0/gen_pattern_compare[1].u_pattern_compare/rd_data_rise_r_1> 
INFO:Xst:2260 - The FF/Latch <DDR_SDRAM/mpmc_core_0/gen_v4_ddr_phy.mpmc_phy_if_0/tap_logic_0/gen_phy_data_tap_inc[1].gen_normal.data_tap_inc_0/calibration_dq_r_4> in Unit <DDR_SDRAM> is equivalent to the following FF/Latch : <DDR_SDRAM/mpmc_core_0/gen_v4_ddr_phy.mpmc_phy_if_0/gen_pattern_compare[1].u_pattern_compare/rd_data_rise_r_4> 
INFO:Xst:2260 - The FF/Latch <DDR_SDRAM/mpmc_core_0/gen_v4_ddr_phy.mpmc_phy_if_0/iobs_0/data_path_iobs_00/gen_v4_phy_dqs_iob[3].v4_dqs_iob/data1> in Unit <DDR_SDRAM> is equivalent to the following 3 FFs/Latches : <DDR_SDRAM/mpmc_core_0/gen_v4_ddr_phy.mpmc_phy_if_0/iobs_0/data_path_iobs_00/gen_v4_phy_dqs_iob[2].v4_dqs_iob/data1> <DDR_SDRAM/mpmc_core_0/gen_v4_ddr_phy.mpmc_phy_if_0/iobs_0/data_path_iobs_00/gen_v4_phy_dqs_iob[1].v4_dqs_iob/data1> <DDR_SDRAM/mpmc_core_0/gen_v4_ddr_phy.mpmc_phy_if_0/iobs_0/data_path_iobs_00/gen_v4_phy_dqs_iob[0].v4_dqs_iob/data1> 
INFO:Xst:2260 - The FF/Latch <DDR_SDRAM/mpmc_core_0/gen_v4_ddr_phy.mpmc_phy_if_0/tap_logic_0/gen_phy_data_tap_inc[1].gen_normal.data_tap_inc_0/calibration_dq_r_5> in Unit <DDR_SDRAM> is equivalent to the following FF/Latch : <DDR_SDRAM/mpmc_core_0/gen_v4_ddr_phy.mpmc_phy_if_0/gen_pattern_compare[1].u_pattern_compare/rd_data_rise_r_5> 
INFO:Xst:2260 - The FF/Latch <DDR_SDRAM/mpmc_core_0/gen_v4_ddr_phy.mpmc_phy_if_0/tap_logic_0/gen_phy_data_tap_inc[1].gen_normal.data_tap_inc_0/calibration_dq_r_6> in Unit <DDR_SDRAM> is equivalent to the following FF/Latch : <DDR_SDRAM/mpmc_core_0/gen_v4_ddr_phy.mpmc_phy_if_0/gen_pattern_compare[1].u_pattern_compare/rd_data_rise_r_6> 
INFO:Xst:2260 - The FF/Latch <DDR_SDRAM/mpmc_core_0/gen_v4_ddr_phy.mpmc_phy_if_0/tap_logic_0/gen_phy_data_tap_inc[1].gen_normal.data_tap_inc_0/calibration_dq_r_7> in Unit <DDR_SDRAM> is equivalent to the following FF/Latch : <DDR_SDRAM/mpmc_core_0/gen_v4_ddr_phy.mpmc_phy_if_0/gen_pattern_compare[1].u_pattern_compare/rd_data_rise_r_7> 
INFO:Xst:2260 - The FF/Latch <DDR_SDRAM/mpmc_core_0/gen_v4_ddr_phy.mpmc_phy_if_0/tap_logic_0/gen_phy_data_tap_inc[2].gen_normal.data_tap_inc_0/calibration_dq_r_4> in Unit <DDR_SDRAM> is equivalent to the following FF/Latch : <DDR_SDRAM/mpmc_core_0/gen_v4_ddr_phy.mpmc_phy_if_0/gen_pattern_compare[2].u_pattern_compare/rd_data_rise_r_4> 
INFO:Xst:2260 - The FF/Latch <DDR_SDRAM/mpmc_core_0/gen_v4_ddr_phy.mpmc_phy_if_0/tap_logic_0/gen_phy_data_tap_inc[2].gen_normal.data_tap_inc_0/calibration_dq_r_0> in Unit <DDR_SDRAM> is equivalent to the following FF/Latch : <DDR_SDRAM/mpmc_core_0/gen_v4_ddr_phy.mpmc_phy_if_0/gen_pattern_compare[2].u_pattern_compare/rd_data_rise_r_0> 
INFO:Xst:2260 - The FF/Latch <DDR_SDRAM/mpmc_core_0/gen_v4_ddr_phy.mpmc_phy_if_0/tap_logic_0/gen_phy_data_tap_inc[2].gen_normal.data_tap_inc_0/calibration_dq_r_5> in Unit <DDR_SDRAM> is equivalent to the following FF/Latch : <DDR_SDRAM/mpmc_core_0/gen_v4_ddr_phy.mpmc_phy_if_0/gen_pattern_compare[2].u_pattern_compare/rd_data_rise_r_5> 
INFO:Xst:2260 - The FF/Latch <DDR_SDRAM/mpmc_core_0/gen_v4_ddr_phy.mpmc_phy_if_0/tap_logic_0/gen_phy_data_tap_inc[2].gen_normal.data_tap_inc_0/calibration_dq_r_6> in Unit <DDR_SDRAM> is equivalent to the following FF/Latch : <DDR_SDRAM/mpmc_core_0/gen_v4_ddr_phy.mpmc_phy_if_0/gen_pattern_compare[2].u_pattern_compare/rd_data_rise_r_6> 
INFO:Xst:2260 - The FF/Latch <DDR_SDRAM/mpmc_core_0/gen_v4_ddr_phy.mpmc_phy_if_0/tap_logic_0/gen_phy_data_tap_inc[2].gen_normal.data_tap_inc_0/calibration_dq_r_1> in Unit <DDR_SDRAM> is equivalent to the following FF/Latch : <DDR_SDRAM/mpmc_core_0/gen_v4_ddr_phy.mpmc_phy_if_0/gen_pattern_compare[2].u_pattern_compare/rd_data_rise_r_1> 
INFO:Xst:2260 - The FF/Latch <DDR_SDRAM/mpmc_core_0/gen_v4_ddr_phy.mpmc_phy_if_0/tap_logic_0/gen_phy_data_tap_inc[2].gen_normal.data_tap_inc_0/calibration_dq_r_7> in Unit <DDR_SDRAM> is equivalent to the following FF/Latch : <DDR_SDRAM/mpmc_core_0/gen_v4_ddr_phy.mpmc_phy_if_0/gen_pattern_compare[2].u_pattern_compare/rd_data_rise_r_7> 
INFO:Xst:2260 - The FF/Latch <DDR_SDRAM/mpmc_core_0/gen_v4_ddr_phy.mpmc_phy_if_0/tap_logic_0/gen_phy_data_tap_inc[2].gen_normal.data_tap_inc_0/calibration_dq_r_2> in Unit <DDR_SDRAM> is equivalent to the following FF/Latch : <DDR_SDRAM/mpmc_core_0/gen_v4_ddr_phy.mpmc_phy_if_0/gen_pattern_compare[2].u_pattern_compare/rd_data_rise_r_2> 
INFO:Xst:2260 - The FF/Latch <DDR_SDRAM/mpmc_core_0/gen_v4_ddr_phy.mpmc_phy_if_0/tap_logic_0/gen_phy_data_tap_inc[2].gen_normal.data_tap_inc_0/calibration_dq_r_3> in Unit <DDR_SDRAM> is equivalent to the following FF/Latch : <DDR_SDRAM/mpmc_core_0/gen_v4_ddr_phy.mpmc_phy_if_0/gen_pattern_compare[2].u_pattern_compare/rd_data_rise_r_3> 
INFO:Xst:2260 - The FF/Latch <DDR_SDRAM/mpmc_core_0/gen_v4_ddr_phy.mpmc_phy_if_0/tap_logic_0/gen_phy_data_tap_inc[3].gen_normal.data_tap_inc_0/calibration_dq_r_0> in Unit <DDR_SDRAM> is equivalent to the following FF/Latch : <DDR_SDRAM/mpmc_core_0/gen_v4_ddr_phy.mpmc_phy_if_0/gen_pattern_compare[3].u_pattern_compare/rd_data_rise_r_0> 
INFO:Xst:2260 - The FF/Latch <DDR_SDRAM/mpmc_core_0/gen_v4_ddr_phy.mpmc_phy_if_0/tap_logic_0/gen_phy_data_tap_inc[3].gen_normal.data_tap_inc_0/calibration_dq_r_1> in Unit <DDR_SDRAM> is equivalent to the following FF/Latch : <DDR_SDRAM/mpmc_core_0/gen_v4_ddr_phy.mpmc_phy_if_0/gen_pattern_compare[3].u_pattern_compare/rd_data_rise_r_1> 
INFO:Xst:2260 - The FF/Latch <DDR_SDRAM/mpmc_core_0/gen_v4_ddr_phy.mpmc_phy_if_0/tap_logic_0/gen_phy_data_tap_inc[3].gen_normal.data_tap_inc_0/calibration_dq_r_6> in Unit <DDR_SDRAM> is equivalent to the following FF/Latch : <DDR_SDRAM/mpmc_core_0/gen_v4_ddr_phy.mpmc_phy_if_0/gen_pattern_compare[3].u_pattern_compare/rd_data_rise_r_6> 
INFO:Xst:2260 - The FF/Latch <DDR_SDRAM/mpmc_core_0/gen_v4_ddr_phy.mpmc_phy_if_0/tap_logic_0/gen_phy_data_tap_inc[3].gen_normal.data_tap_inc_0/calibration_dq_r_2> in Unit <DDR_SDRAM> is equivalent to the following FF/Latch : <DDR_SDRAM/mpmc_core_0/gen_v4_ddr_phy.mpmc_phy_if_0/gen_pattern_compare[3].u_pattern_compare/rd_data_rise_r_2> 
INFO:Xst:2260 - The FF/Latch <DDR_SDRAM/mpmc_core_0/gen_v4_ddr_phy.mpmc_phy_if_0/tap_logic_0/gen_phy_data_tap_inc[3].gen_normal.data_tap_inc_0/calibration_dq_r_7> in Unit <DDR_SDRAM> is equivalent to the following FF/Latch : <DDR_SDRAM/mpmc_core_0/gen_v4_ddr_phy.mpmc_phy_if_0/gen_pattern_compare[3].u_pattern_compare/rd_data_rise_r_7> 
INFO:Xst:2260 - The FF/Latch <DDR_SDRAM/mpmc_core_0/gen_v4_ddr_phy.mpmc_phy_if_0/tap_logic_0/gen_phy_data_tap_inc[3].gen_normal.data_tap_inc_0/calibration_dq_r_3> in Unit <DDR_SDRAM> is equivalent to the following FF/Latch : <DDR_SDRAM/mpmc_core_0/gen_v4_ddr_phy.mpmc_phy_if_0/gen_pattern_compare[3].u_pattern_compare/rd_data_rise_r_3> 
INFO:Xst:2260 - The FF/Latch <DDR_SDRAM/mpmc_core_0/gen_v4_ddr_phy.mpmc_phy_if_0/tap_logic_0/gen_phy_data_tap_inc[3].gen_normal.data_tap_inc_0/calibration_dq_r_4> in Unit <DDR_SDRAM> is equivalent to the following FF/Latch : <DDR_SDRAM/mpmc_core_0/gen_v4_ddr_phy.mpmc_phy_if_0/gen_pattern_compare[3].u_pattern_compare/rd_data_rise_r_4> 
INFO:Xst:2260 - The FF/Latch <DDR_SDRAM/mpmc_core_0/gen_v4_ddr_phy.mpmc_phy_if_0/tap_logic_0/gen_phy_data_tap_inc[3].gen_normal.data_tap_inc_0/calibration_dq_r_5> in Unit <DDR_SDRAM> is equivalent to the following FF/Latch : <DDR_SDRAM/mpmc_core_0/gen_v4_ddr_phy.mpmc_phy_if_0/gen_pattern_compare[3].u_pattern_compare/rd_data_rise_r_5> 
INFO:Xst:2260 - The FF/Latch <DDR_SDRAM/mpmc_core_0/gen_v4_ddr_phy.mpmc_phy_if_0/gen_pattern_compare[0].u_pattern_compare/rd_en_r1> in Unit <DDR_SDRAM> is equivalent to the following FF/Latch : <DDR_SDRAM/mpmc_core_0/gen_v4_ddr_phy.mpmc_phy_if_0/gen_pattern_compare[0].u_pattern_compare/cntrl_rden_r> 
INFO:Xst:2260 - The FF/Latch <DDR_SDRAM/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_ISPLB_PLBV46_PIM.PIM_READ_MODULE/sig_sl_rdack_i> in Unit <DDR_SDRAM> is equivalent to the following FF/Latch : <DDR_SDRAM/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_ISPLB_PLBV46_PIM.PIM_READ_MODULE/sig_sl_rdack> 
INFO:Xst:2260 - The FF/Latch <DDR_SDRAM/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_ISPLB_PLBV46_PIM.PIM_ADDRESS_DECODER/CLOCK_TO_N_SAMPLE_CIRCUIT/sc2wr_sample_cycle_i> in Unit <DDR_SDRAM> is equivalent to the following 2 FFs/Latches : <DDR_SDRAM/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_ISPLB_PLBV46_PIM.PIM_ADDRESS_DECODER/CLOCK_TO_N_SAMPLE_CIRCUIT/sc2rd_sample_cycle_i> <DDR_SDRAM/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_ISPLB_PLBV46_PIM.PIM_ADDRESS_DECODER/CLOCK_TO_N_SAMPLE_CIRCUIT/sc2ad_sample_cycle_i> 
INFO:Xst:2260 - The FF/Latch <DDR_SDRAM/PLB_1_INST.plbv46_pim_1/comp_plbv46_pim/GENERATE_DSPLB_PLBV46_PIM.PIM_ADDRESS_DECODER/CLOCK_TO_N_SAMPLE_CIRCUIT/plb_rst_pipe_1> in Unit <DDR_SDRAM> is equivalent to the following 10 FFs/Latches : <DDR_SDRAM/PLB_1_INST.plbv46_pim_1/comp_plbv46_pim/GENERATE_DSPLB_PLBV46_PIM.PIM_ADDRESS_DECODER/CLOCK_TO_N_SAMPLE_CIRCUIT/plb_rst_pipe_1_1> <DDR_SDRAM/PLB_1_INST.plbv46_pim_1/comp_plbv46_pim/GENERATE_DSPLB_PLBV46_PIM.PIM_ADDRESS_DECODER/CLOCK_TO_N_SAMPLE_CIRCUIT/plb_rst_pipe_1_2> <DDR_SDRAM/PLB_1_INST.plbv46_pim_1/comp_plbv46_pim/GENERATE_DSPLB_PLBV46_PIM.PIM_ADDRESS_DECODER/CLOCK_TO_N_SAMPLE_CIRCUIT/plb_rst_pipe_1_3> <DDR_SDRAM/PLB_1_INST.plbv46_pim_1/comp_plbv46_pim/GENERATE_DSPLB_PLBV46_PIM.PIM_ADDRESS_DECODER/CLOCK_TO_N_SAMPLE_CIRCUIT/plb_rst_pipe_1_4> <DDR_SDRAM/PLB_1_INST.plbv46_pim_1/comp_plbv46_pim/GENERATE_DSPLB_PLBV46_PIM.PIM_ADDRESS_DECODER/CLOCK_TO_N_SAMPLE_CIRCUIT/plb_rst_pipe_1_5>
   <DDR_SDRAM/PLB_1_INST.plbv46_pim_1/comp_plbv46_pim/GENERATE_DSPLB_PLBV46_PIM.PIM_ADDRESS_DECODER/CLOCK_TO_N_SAMPLE_CIRCUIT/plb_rst_pipe_1_6> <DDR_SDRAM/PLB_1_INST.plbv46_pim_1/comp_plbv46_pim/GENERATE_DSPLB_PLBV46_PIM.PIM_ADDRESS_DECODER/CLOCK_TO_N_SAMPLE_CIRCUIT/plb_rst_pipe_1_7> <DDR_SDRAM/PLB_1_INST.plbv46_pim_1/comp_plbv46_pim/GENERATE_DSPLB_PLBV46_PIM.PIM_ADDRESS_DECODER/CLOCK_TO_N_SAMPLE_CIRCUIT/plb_rst_pipe_1_8> <DDR_SDRAM/PLB_1_INST.plbv46_pim_1/comp_plbv46_pim/GENERATE_DSPLB_PLBV46_PIM.PIM_ADDRESS_DECODER/CLOCK_TO_N_SAMPLE_CIRCUIT/plb_rst_pipe_1_9> <DDR_SDRAM/PLB_1_INST.plbv46_pim_1/comp_plbv46_pim/GENERATE_DSPLB_PLBV46_PIM.PIM_ADDRESS_DECODER/CLOCK_TO_N_SAMPLE_CIRCUIT/plb_rst_pipe_1_10> 
INFO:Xst:2260 - The FF/Latch <DDR_SDRAM/mpmc_core_0/gen_v4_ddr_phy.mpmc_phy_if_0/tap_logic_0/gen_phy_data_tap_inc[3].gen_normal.data_tap_inc_0/chan_sel_int_4> in Unit <DDR_SDRAM> is equivalent to the following FF/Latch : <DDR_SDRAM/mpmc_core_0/gen_v4_ddr_phy.mpmc_phy_if_0/tap_logic_0/gen_phy_data_tap_inc[3].gen_normal.data_tap_inc_0/chan_sel_int_4_1> 
INFO:Xst:2260 - The FF/Latch <DDR_SDRAM/SDMA2_INST.mpmc_sdma_2/comp_sdma/DMA_DATA_I/RST_MODULE_I/ChannelRST> in Unit <DDR_SDRAM> is equivalent to the following FF/Latch : <DDR_SDRAM/SDMA2_INST.mpmc_sdma_2/comp_sdma/DMA_DATA_I/RST_MODULE_I/ChannelRST_1> 
INFO:Xst:2260 - The FF/Latch <DDR_SDRAM/PLB_1_INST.plbv46_pim_1/comp_plbv46_pim/GENERATE_DSPLB_PLBV46_PIM.PIM_ADDRESS_DECODER/CLOCK_TO_N_SAMPLE_CIRCUIT/sc2wr_sample_cycle_i> in Unit <DDR_SDRAM> is equivalent to the following 2 FFs/Latches : <DDR_SDRAM/PLB_1_INST.plbv46_pim_1/comp_plbv46_pim/GENERATE_DSPLB_PLBV46_PIM.PIM_ADDRESS_DECODER/CLOCK_TO_N_SAMPLE_CIRCUIT/sc2rd_sample_cycle_i> <DDR_SDRAM/PLB_1_INST.plbv46_pim_1/comp_plbv46_pim/GENERATE_DSPLB_PLBV46_PIM.PIM_ADDRESS_DECODER/CLOCK_TO_N_SAMPLE_CIRCUIT/sc2ad_sample_cycle_i> 
INFO:Xst:2260 - The FF/Latch <DDR_SDRAM/mpmc_core_0/gen_v4_ddr_phy.mpmc_phy_if_0/iobs_0/data_path_iobs_00/gen_v4_phy_dqs_iob[3].v4_dqs_iob/RESET_r1> in Unit <DDR_SDRAM> is equivalent to the following 16 FFs/Latches : <DDR_SDRAM/mpmc_core_0/gen_v4_ddr_phy.mpmc_phy_if_0/iobs_0/data_path_iobs_00/gen_v4_phy_dqs_iob[2].v4_dqs_iob/RESET_r1> <DDR_SDRAM/mpmc_core_0/gen_v4_ddr_phy.mpmc_phy_if_0/iobs_0/data_path_iobs_00/gen_v4_phy_dqs_iob[1].v4_dqs_iob/RESET_r1> <DDR_SDRAM/mpmc_core_0/gen_v4_ddr_phy.mpmc_phy_if_0/iobs_0/data_path_iobs_00/gen_v4_phy_dqs_iob[0].v4_dqs_iob/RESET_r1> <DDR_SDRAM/mpmc_core_0/gen_v4_ddr_phy.mpmc_phy_if_0/tap_logic_0/RESET0_r1> <DDR_SDRAM/mpmc_core_0/gen_v4_ddr_phy.mpmc_phy_if_0/tap_logic_0/gen_phy_tap_ctrl[3].tap_ctrl_0/reset_r1> <DDR_SDRAM/mpmc_core_0/gen_v4_ddr_phy.mpmc_phy_if_0/tap_logic_0/gen_phy_tap_ctrl[2].tap_ctrl_0/reset_r1> <DDR_SDRAM/mpmc_core_0/gen_v4_ddr_phy.mpmc_phy_if_0/tap_logic_0/gen_phy_tap_ctrl[1].tap_ctrl_0/reset_r1>
   <DDR_SDRAM/mpmc_core_0/gen_v4_ddr_phy.mpmc_phy_if_0/tap_logic_0/gen_phy_tap_ctrl[0].tap_ctrl_0/reset_r1> <DDR_SDRAM/mpmc_core_0/gen_v4_ddr_phy.mpmc_phy_if_0/tap_logic_0/gen_phy_data_tap_inc[3].gen_normal.data_tap_inc_0/RESET_r1> <DDR_SDRAM/mpmc_core_0/gen_v4_ddr_phy.mpmc_phy_if_0/tap_logic_0/gen_phy_data_tap_inc[2].gen_normal.data_tap_inc_0/RESET_r1> <DDR_SDRAM/mpmc_core_0/gen_v4_ddr_phy.mpmc_phy_if_0/tap_logic_0/gen_phy_data_tap_inc[1].gen_normal.data_tap_inc_0/RESET_r1> <DDR_SDRAM/mpmc_core_0/gen_v4_ddr_phy.mpmc_phy_if_0/tap_logic_0/gen_phy_data_tap_inc[0].gen_normal.data_tap_inc_0/RESET_r1> <DDR_SDRAM/mpmc_core_0/gen_v4_ddr_phy.mpmc_phy_if_0/gen_pattern_compare[0].u_pattern_compare/rst_r1> <DDR_SDRAM/mpmc_core_0/gen_v4_ddr_phy.mpmc_phy_if_0/gen_pattern_compare[1].u_pattern_compare/rst_r1> <DDR_SDRAM/mpmc_core_0/gen_v4_ddr_phy.mpmc_phy_if_0/gen_pattern_compare[2].u_pattern_compare/rst_r1> <DDR_SDRAM/mpmc_core_0/gen_v4_ddr_phy.mpmc_phy_if_0/gen_pattern_compare[3].u_pattern_compare/rst_r1> 
INFO:Xst:2260 - The FF/Latch <DDR_SDRAM/mpmc_core_0/gen_v4_ddr_phy.mpmc_phy_if_0/tap_logic_0/gen_phy_data_tap_inc[2].gen_normal.data_tap_inc_0/chan_sel_int_1> in Unit <DDR_SDRAM> is equivalent to the following FF/Latch : <DDR_SDRAM/mpmc_core_0/gen_v4_ddr_phy.mpmc_phy_if_0/tap_logic_0/gen_phy_data_tap_inc[2].gen_normal.data_tap_inc_0/chan_sel_int_1_1> 
INFO:Xst:2260 - The FF/Latch <DDR_SDRAM/mpmc_core_0/gen_v4_ddr_phy.mpmc_phy_if_0/tap_logic_0/gen_phy_data_tap_inc[0].gen_normal.data_tap_inc_0/chan_sel_int_1> in Unit <DDR_SDRAM> is equivalent to the following FF/Latch : <DDR_SDRAM/mpmc_core_0/gen_v4_ddr_phy.mpmc_phy_if_0/tap_logic_0/gen_phy_data_tap_inc[0].gen_normal.data_tap_inc_0/chan_sel_int_1_1> 
INFO:Xst:2260 - The FF/Latch <DDR_SDRAM/mpmc_core_0/InitDone> in Unit <DDR_SDRAM> is equivalent to the following 2 FFs/Latches : <DDR_SDRAM/mpmc_core_0/InitDone_i2_0> <DDR_SDRAM/mpmc_core_0/InitDone_i2_1> 
INFO:Xst:2260 - The FF/Latch <DDR_SDRAM/PLB_1_INST.plbv46_pim_1/comp_plbv46_pim/GENERATE_DSPLB_PLBV46_PIM.PIM_READ_MODULE/sig_sl_rdack_i> in Unit <DDR_SDRAM> is equivalent to the following FF/Latch : <DDR_SDRAM/PLB_1_INST.plbv46_pim_1/comp_plbv46_pim/GENERATE_DSPLB_PLBV46_PIM.PIM_READ_MODULE/sig_sl_rdack> 
INFO:Xst:2260 - The FF/Latch <DDR_SDRAM/Rst_tocore_9> in Unit <DDR_SDRAM> is equivalent to the following 6 FFs/Latches : <DDR_SDRAM/Rst_tocore_8> <DDR_SDRAM/Rst_tocore_5> <DDR_SDRAM/Rst_tocore_3> <DDR_SDRAM/Rst_tocore_2> <DDR_SDRAM/Rst_tocore_4> <DDR_SDRAM/Rst_tocore_1> 
INFO:Xst:2260 - The FF/Latch <DDR_SDRAM/mpmc_core_0/gen_v4_ddr_phy.mpmc_phy_if_0/tap_logic_0/gen_phy_data_tap_inc[2].gen_normal.data_tap_inc_0/chan_sel_int_4> in Unit <DDR_SDRAM> is equivalent to the following FF/Latch : <DDR_SDRAM/mpmc_core_0/gen_v4_ddr_phy.mpmc_phy_if_0/tap_logic_0/gen_phy_data_tap_inc[2].gen_normal.data_tap_inc_0/chan_sel_int_4_1> 
INFO:Xst:2260 - The FF/Latch <DDR_SDRAM/mpmc_core_0/gen_v4_ddr_phy.mpmc_phy_if_0/tap_logic_0/gen_phy_data_tap_inc[0].gen_normal.data_tap_inc_0/chan_sel_int_4> in Unit <DDR_SDRAM> is equivalent to the following FF/Latch : <DDR_SDRAM/mpmc_core_0/gen_v4_ddr_phy.mpmc_phy_if_0/tap_logic_0/gen_phy_data_tap_inc[0].gen_normal.data_tap_inc_0/chan_sel_int_4_1> 
INFO:Xst:2260 - The FF/Latch <DDR_SDRAM/mpmc_core_0/gen_v4_ddr_phy.mpmc_phy_if_0/tap_logic_0/gen_phy_data_tap_inc[3].gen_normal.data_tap_inc_0/chan_sel_int_1> in Unit <DDR_SDRAM> is equivalent to the following FF/Latch : <DDR_SDRAM/mpmc_core_0/gen_v4_ddr_phy.mpmc_phy_if_0/tap_logic_0/gen_phy_data_tap_inc[3].gen_normal.data_tap_inc_0/chan_sel_int_1_1> 
INFO:Xst:2260 - The FF/Latch <DDR_SDRAM/mpmc_core_0/Ctrl_PhyIF_Force_DM_d1_1> in Unit <DDR_SDRAM> is equivalent to the following FF/Latch : <DDR_SDRAM/mpmc_core_0/Ctrl_PhyIF_Force_DM_d1_2> 
INFO:Xst:2260 - The FF/Latch <DDR_SDRAM/mpmc_core_0/gen_v4_ddr_phy.mpmc_phy_if_0/tap_logic_0/gen_phy_data_tap_inc[1].gen_normal.data_tap_inc_0/chan_sel_int_1> in Unit <DDR_SDRAM> is equivalent to the following FF/Latch : <DDR_SDRAM/mpmc_core_0/gen_v4_ddr_phy.mpmc_phy_if_0/tap_logic_0/gen_phy_data_tap_inc[1].gen_normal.data_tap_inc_0/chan_sel_int_1_1> 
INFO:Xst:2260 - The FF/Latch <DDR_SDRAM/mpmc_core_0/gen_v4_ddr_phy.mpmc_phy_if_0/ctrl_wren_r> in Unit <DDR_SDRAM> is equivalent to the following FF/Latch : <DDR_SDRAM/mpmc_core_0/gen_v4_ddr_phy.mpmc_phy_if_0/ctrl_wren_r_phy_write> 
INFO:Xst:2260 - The FF/Latch <DDR_SDRAM/mpmc_core_0/gen_v4_ddr_phy.mpmc_phy_if_0/gen_pattern_compare[3].u_pattern_compare/rd_en_r1> in Unit <DDR_SDRAM> is equivalent to the following FF/Latch : <DDR_SDRAM/mpmc_core_0/gen_v4_ddr_phy.mpmc_phy_if_0/gen_pattern_compare[3].u_pattern_compare/cntrl_rden_r> 
INFO:Xst:2260 - The FF/Latch <DDR_SDRAM/Rst_topim_2> in Unit <DDR_SDRAM> is equivalent to the following 2 FFs/Latches : <DDR_SDRAM/Rst_topim_1> <DDR_SDRAM/Rst_topim_0> 
INFO:Xst:2260 - The FF/Latch <ppc405_0_iplb1/GEN_MPLB_RST[0].I_MPLB_RST> in Unit <ppc405_0_iplb1> is equivalent to the following 2 FFs/Latches : <ppc405_0_iplb1/GEN_SPLB_RST[0].I_SPLB_RST> <ppc405_0_iplb1/I_PLB_RST> 
INFO:Xst:2260 - The FF/Latch <ppc405_0_dplb1/GEN_MPLB_RST[0].I_MPLB_RST> in Unit <ppc405_0_dplb1> is equivalent to the following 2 FFs/Latches : <ppc405_0_dplb1/GEN_SPLB_RST[0].I_SPLB_RST> <ppc405_0_dplb1/I_PLB_RST> 
INFO:Xst:2260 - The FF/Latch <U0/grf.rf/gl0.wr/gwss.wsts/ram_full_fb_i> in Unit <BU3> is equivalent to the following FF/Latch : <U0/grf.rf/gl0.wr/gwss.wsts/ram_full_i> 
INFO:Xst:2260 - The FF/Latch <U0/grf.rf/gl0.rd/grss.rsts/ram_empty_fb_i> in Unit <BU3> is equivalent to the following FF/Latch : <U0/grf.rf/gl0.rd/grss.rsts/ram_empty_i> 
INFO:Xst:2260 - The FF/Latch <U0/grf.rf/gl0.wr/gwss.wsts/ram_full_fb_i> in Unit <BU3> is equivalent to the following FF/Latch : <U0/grf.rf/gl0.wr/gwss.wsts/ram_full_i> 
INFO:Xst:2260 - The FF/Latch <U0/grf.rf/gl0.rd/grss.rsts/ram_empty_fb_i> in Unit <BU3> is equivalent to the following FF/Latch : <U0/grf.rf/gl0.rd/grss.rsts/ram_empty_i> 
INFO:Xst:2260 - The FF/Latch <U0/grf.rf/gl0.wr/gwas.wsts/ram_full_i> in Unit <BU3> is equivalent to the following FF/Latch : <U0/grf.rf/gl0.wr/gwas.wsts/ram_full_fb_i> 
INFO:Xst:2260 - The FF/Latch <U0/grf.rf/gl0.rd/gras.rsts/ram_empty_fb_i> in Unit <BU3> is equivalent to the following FF/Latch : <U0/grf.rf/gl0.rd/gras.rsts/ram_empty_i> 
INFO:Xst:2260 - The FF/Latch <U0/grf.rf/rstblk/rd_rst_reg_2> in Unit <BU3> is equivalent to the following 2 FFs/Latches : <U0/grf.rf/rstblk/rd_rst_reg_1> <U0/grf.rf/rstblk/rd_rst_reg_0> 
INFO:Xst:2260 - The FF/Latch <U0/grf.rf/rstblk/wr_rst_reg_1> in Unit <BU3> is equivalent to the following FF/Latch : <U0/grf.rf/rstblk/wr_rst_reg_0> 
INFO:Xst:2260 - The FF/Latch <U0/grf.rf/gl0.rd/gr1.rfwft/curr_fwft_state_FSM_FFd2> in Unit <BU3> is equivalent to the following FF/Latch : <U0/grf.rf/gl0.rd/gr1.rfwft/user_valid> 
INFO:Xst:2260 - The FF/Latch <U0/grf.rf/gl0.wr/wpntr/count_d2_2> in Unit <BU3> is equivalent to the following FF/Latch : <U0/grf.rf/gl0.wr/wpntr/count_d2_2_1> 
INFO:Xst:2260 - The FF/Latch <U0/grf.rf/gl0.wr/wpntr/count_d2_1> in Unit <BU3> is equivalent to the following FF/Latch : <U0/grf.rf/gl0.wr/wpntr/count_d2_1_1> 
INFO:Xst:2260 - The FF/Latch <U0/grf.rf/gl0.rd/gr1.rfwft/empty_fwft_i> in Unit <BU3> is equivalent to the following FF/Latch : <U0/grf.rf/gl0.rd/gr1.rfwft/empty_fwft_fb> 
INFO:Xst:2260 - The FF/Latch <U0/grf.rf/gl0.wr/gwss.wsts/ram_full_fb_i> in Unit <BU3> is equivalent to the following FF/Latch : <U0/grf.rf/gl0.wr/gwss.wsts/ram_full_i> 
INFO:Xst:2260 - The FF/Latch <FLASH/MCH_PLB_IPIF_I/NO_CHNL_IF_GEN.PLBV46_SLAVE_BURST_I/I_SLAVE_ATTACHMENT/I_BUS_ADDRESS_COUNTER/GEN_FOR_SHARED.GEN_S_H_SIZE_REG[1].I_SIZE_S_H_REG> in Unit <FLASH> is equivalent to the following FF/Latch : <FLASH/MCH_PLB_IPIF_I/NO_CHNL_IF_GEN.PLBV46_SLAVE_BURST_I/I_SLAVE_ATTACHMENT/I_STEER_ADDRESS_COUNTER/GEN_FOR_SHARED.GEN_S_H_SIZE_REG[1].I_SIZE_S_H_REG> 
INFO:Xst:2260 - The FF/Latch <FLASH/MCH_PLB_IPIF_I/NO_CHNL_IF_GEN.PLBV46_SLAVE_BURST_I/I_SLAVE_ATTACHMENT/GEN_WRITE_BUFFER.GEN_WRBUF_WREN1> in Unit <FLASH> is equivalent to the following FF/Latch : <FLASH/MCH_PLB_IPIF_I/NO_CHNL_IF_GEN.PLBV46_SLAVE_BURST_I/I_SLAVE_ATTACHMENT/GEN_WRITE_BUFFER.GEN_WRBUF_WREN2> 
INFO:Xst:2260 - The FF/Latch <FLASH/MCH_PLB_IPIF_I/NO_CHNL_IF_GEN.PLBV46_SLAVE_BURST_I/I_SLAVE_ATTACHMENT/I_BUS_ADDRESS_COUNTER/GEN_FOR_SHARED.GEN_S_H_SIZE_REG[3].I_SIZE_S_H_REG> in Unit <FLASH> is equivalent to the following FF/Latch : <FLASH/MCH_PLB_IPIF_I/NO_CHNL_IF_GEN.PLBV46_SLAVE_BURST_I/I_SLAVE_ATTACHMENT/I_STEER_ADDRESS_COUNTER/GEN_FOR_SHARED.GEN_S_H_SIZE_REG[3].I_SIZE_S_H_REG> 
INFO:Xst:2260 - The FF/Latch <FLASH/MCH_PLB_IPIF_I/NO_CHNL_IF_GEN.PLBV46_SLAVE_BURST_I/I_SLAVE_ATTACHMENT/I_BUS_ADDRESS_COUNTER/GEN_FOR_SHARED.GEN_S_H_SIZE_REG[2].I_SIZE_S_H_REG> in Unit <FLASH> is equivalent to the following FF/Latch : <FLASH/MCH_PLB_IPIF_I/NO_CHNL_IF_GEN.PLBV46_SLAVE_BURST_I/I_SLAVE_ATTACHMENT/I_STEER_ADDRESS_COUNTER/GEN_FOR_SHARED.GEN_S_H_SIZE_REG[2].I_SIZE_S_H_REG> 
INFO:Xst:2260 - The FF/Latch <FLASH/MCH_PLB_IPIF_I/NO_CHNL_IF_GEN.PLBV46_SLAVE_BURST_I/I_SLAVE_ATTACHMENT/I_BUS_ADDRESS_COUNTER/GEN_FOR_SHARED.I_BURST_S_H_REG> in Unit <FLASH> is equivalent to the following FF/Latch : <FLASH/MCH_PLB_IPIF_I/NO_CHNL_IF_GEN.PLBV46_SLAVE_BURST_I/I_SLAVE_ATTACHMENT/I_STEER_ADDRESS_COUNTER/GEN_FOR_SHARED.I_BURST_S_H_REG> 
INFO:Xst:2260 - The FF/Latch <FLASH/MCH_PLB_IPIF_I/NO_CHNL_IF_GEN.PLBV46_SLAVE_BURST_I/I_SLAVE_ATTACHMENT/I_BUS_ADDRESS_COUNTER/GEN_FOR_SHARED.I_SNGL_S_H_REG> in Unit <FLASH> is equivalent to the following FF/Latch : <FLASH/MCH_PLB_IPIF_I/NO_CHNL_IF_GEN.PLBV46_SLAVE_BURST_I/I_SLAVE_ATTACHMENT/I_STEER_ADDRESS_COUNTER/GEN_FOR_SHARED.I_SNGL_S_H_REG> 
INFO:Xst:2260 - The FF/Latch <FLASH/MCH_PLB_IPIF_I/NO_CHNL_IF_GEN.PLBV46_SLAVE_BURST_I/I_SLAVE_ATTACHMENT/I_BUS_ADDRESS_COUNTER/GEN_FOR_SHARED.I_CACHLN_S_H_REG> in Unit <FLASH> is equivalent to the following FF/Latch : <FLASH/MCH_PLB_IPIF_I/NO_CHNL_IF_GEN.PLBV46_SLAVE_BURST_I/I_SLAVE_ATTACHMENT/I_STEER_ADDRESS_COUNTER/GEN_FOR_SHARED.I_CACHLN_S_H_REG> 
INFO:Xst:2260 - The FF/Latch <xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[21].TCSR0_FF_I> in Unit <xps_timer_0> is equivalent to the following FF/Latch : <xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR1_GENERATE[21].TCSR1_FF_I> 
INFO:Xst:2260 - The FF/Latch <RS232_Uart/XUART_I_1/UART16550_I_1/addr_d_0> in Unit <RS232_Uart> is equivalent to the following FF/Latch : <RS232_Uart/XUART_I_1/UART16550_I_1/addr_d_0_1> 

Final Macro Processing ...

=========================================================================
Final Register Report

Found no macro
=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Final Report                               *
=========================================================================
Final Results
Top Level Output File Name         : ../implementation/system.ngc
Output Format                      : ngc
Optimization Goal                  : speed
Keep Hierarchy                     : no

Design Statistics
# IOs                              : 191

Cell Usage :
# BELS                             : 13411
#      BUF                         : 145
#      GND                         : 31
#      INV                         : 316
#      LUT1                        : 292
#      LUT2                        : 1336
#      LUT2_D                      : 46
#      LUT2_L                      : 70
#      LUT3                        : 2323
#      LUT3_D                      : 93
#      LUT3_L                      : 111
#      LUT4                        : 5270
#      LUT4_D                      : 261
#      LUT4_L                      : 363
#      MULT_AND                    : 77
#      MUXCY                       : 1121
#      MUXCY_L                     : 126
#      MUXF5                       : 655
#      OR3                         : 2
#      VCC                         : 28
#      XORCY                       : 745
# FlipFlops/Latches                : 9431
#      FD                          : 1561
#      FD_1                        : 4
#      FDC                         : 134
#      FDCE                        : 220
#      FDE                         : 319
#      FDP                         : 48
#      FDPE                        : 15
#      FDR                         : 2717
#      FDR_1                       : 1
#      FDRE                        : 3390
#      FDRS                        : 214
#      FDRSE                       : 208
#      FDS                         : 351
#      FDS_1                       : 1
#      FDSE                        : 141
#      IDDR                        : 32
#      ODDR                        : 75
# RAMS                             : 153
#      RAM16X1D                    : 72
#      RAM16X1S                    : 32
#      RAMB16                      : 49
# Shift Registers                  : 261
#      SRL16                       : 55
#      SRL16_1                     : 2
#      SRL16E                      : 204
# Clock Buffers                    : 11
#      BUFG                        : 9
#      BUFGCTRL                    : 1
#      BUFGP                       : 1
# IO Buffers                       : 190
#      IBUF                        : 13
#      IBUFG                       : 3
#      IOBUF                       : 101
#      OBUF                        : 72
#      OBUFDS                      : 1
# DCM_ADVs                         : 2
#      DCM_ADV                     : 2
# GigabitIOs                       : 8
#      GT11                        : 8
# Others                           : 53
#      EMAC                        : 1
#      IDELAY                      : 43
#      IDELAYCTRL                  : 6
#      JTAGPPC                     : 1
#      PPC405_ADV                  : 1
#      TIMEGRP                     : 1
=========================================================================

Device utilization summary:
---------------------------

Selected Device : 4vfx20ff672-10 

 Number of Slices:                     7553  out of   8544    88%  
 Number of Slice Flip Flops:           9309  out of  17088    54%  
 Number of 4 input LUTs:              10918  out of  17088    63%  
    Number used as logic:             10481
    Number used as Shift registers:     261
    Number used as RAMs:                176
 Number of IOs:                         191
 Number of bonded IOBs:                 179  out of    320    55%  
    IOB Flip Flops:                     122
 Number of FIFO16/RAMB16s:               49  out of     68    72%  
    Number used as RAMB16s:              49
 Number of GCLKs:                        11  out of     32    34%  
 Number of PPC405s:                       1  out of      1   100%  
 Number of DCM_ADVs:                      2  out of      4    50%  
 Number of EMACs:                         1  out of      1   100%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
TIMING REPORT

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------+-------+
Clock Signal                                                                                     | Clock buffer(FF name)                                                                                    | Load  |
-------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------+-------+
fpga_0_clk_1_sys_clk_pin                                                                         | clock_generator_0/DCM0_INST/Using_DCM_ADV.DCM_ADV_INST:CLK0                                              | 9395  |
fpga_0_clk_1_sys_clk_pin                                                                         | clock_generator_0/DCM0_INST/Using_DCM_ADV.DCM_ADV_INST:CLKFX                                             | 1     |
N1                                                                                               | NONE(ppc405_0/ppc405_0/PPC405_ADV_i/PPC405_ADV_i)                                                        | 1     |
jtagppc_cntlr_inst/JTGC405TCK0                                                                   | NONE(ppc405_0/ppc405_0/PPC405_ADV_i/PPC405_ADV_i)                                                        | 1     |
N0                                                                                               | NONE(plb_bram_if_cntlr_1_bram/plb_bram_if_cntlr_1_bram/ramb16_0)                                         | 32    |
fpga_0_SysACE_CompactFlash_SysACE_CLK_pin                                                        | BUFGP                                                                                                    | 95    |
fpga_0_clk_1_sys_clk_pin                                                                         | clock_generator_0/DCM0_INST/Using_DCM_ADV.DCM_ADV_INST:CLK90                                             | 84    |
MGT_wrapper/MGT_wrapper/g1[0].g2.pcore/null_pair_inst/N1                                         | NONE(MGT_wrapper/MGT_wrapper/g1[0].g2.pcore/null_pair_inst/GT11_INST_A/GT11_10GE_4_INST)                 | 2     |
MGT_wrapper/MGT_wrapper/g1[0].g2.pcore/null_pair_inst/GT11_INST_A/TXOUTCLK1_OUT                  | NONE(MGT_wrapper/MGT_wrapper/g1[0].g2.pcore/null_pair_inst/GT11_INST_A/GT11_10GE_4_INST)                 | 1     |
MGT_wrapper/MGT_wrapper/g1[0].g2.pcore/null_pair_inst/GT11_INST_B/TXOUTCLK1_OUT                  | NONE(MGT_wrapper/MGT_wrapper/g1[0].g2.pcore/null_pair_inst/GT11_INST_B/GT11_10GE_4_INST)                 | 1     |
MGT_wrapper/MGT_wrapper/g1[1].g2.pcore/null_pair_inst/N1                                         | NONE(MGT_wrapper/MGT_wrapper/g1[1].g2.pcore/null_pair_inst/GT11_INST_A/GT11_10GE_4_INST)                 | 2     |
MGT_wrapper/MGT_wrapper/g1[1].g2.pcore/null_pair_inst/GT11_INST_A/TXOUTCLK1_OUT                  | NONE(MGT_wrapper/MGT_wrapper/g1[1].g2.pcore/null_pair_inst/GT11_INST_A/GT11_10GE_4_INST)                 | 1     |
MGT_wrapper/MGT_wrapper/g1[1].g2.pcore/null_pair_inst/GT11_INST_B/TXOUTCLK1_OUT                  | NONE(MGT_wrapper/MGT_wrapper/g1[1].g2.pcore/null_pair_inst/GT11_INST_B/GT11_10GE_4_INST)                 | 1     |
MGT_wrapper/MGT_wrapper/g1[2].g2.pcore/null_pair_inst/N1                                         | NONE(MGT_wrapper/MGT_wrapper/g1[2].g2.pcore/null_pair_inst/GT11_INST_A/GT11_10GE_4_INST)                 | 2     |
MGT_wrapper/MGT_wrapper/g1[2].g2.pcore/null_pair_inst/GT11_INST_A/TXOUTCLK1_OUT                  | NONE(MGT_wrapper/MGT_wrapper/g1[2].g2.pcore/null_pair_inst/GT11_INST_A/GT11_10GE_4_INST)                 | 1     |
MGT_wrapper/MGT_wrapper/g1[2].g2.pcore/null_pair_inst/GT11_INST_B/TXOUTCLK1_OUT                  | NONE(MGT_wrapper/MGT_wrapper/g1[2].g2.pcore/null_pair_inst/GT11_INST_B/GT11_10GE_4_INST)                 | 1     |
MGT_wrapper/MGT_wrapper/g1[3].g2.pcore/null_pair_inst/N1                                         | NONE(MGT_wrapper/MGT_wrapper/g1[3].g2.pcore/null_pair_inst/GT11_INST_A/GT11_10GE_4_INST)                 | 2     |
MGT_wrapper/MGT_wrapper/g1[3].g2.pcore/null_pair_inst/GT11_INST_A/TXOUTCLK1_OUT                  | NONE(MGT_wrapper/MGT_wrapper/g1[3].g2.pcore/null_pair_inst/GT11_INST_A/GT11_10GE_4_INST)                 | 1     |
MGT_wrapper/MGT_wrapper/g1[3].g2.pcore/null_pair_inst/GT11_INST_B/TXOUTCLK1_OUT                  | NONE(MGT_wrapper/MGT_wrapper/g1[3].g2.pcore/null_pair_inst/GT11_INST_B/GT11_10GE_4_INST)                 | 1     |
TriMode_MAC_GMII/TriMode_MAC_GMII/V4HARD_SYS.I_TEMAC/SINGLE_GMII.I_EMAC_TOP/tx_client_clk_out_0_i| BUFG                                                                                                     | 46    |
TriMode_MAC_GMII/TriMode_MAC_GMII/V4HARD_SYS.I_TEMAC/SINGLE_GMII.I_EMAC_TOP/rx_client_clk_out_0_i| BUFG                                                                                                     | 198   |
fpga_0_TriMode_MAC_GMII_MII_TX_CLK_0_pin                                                         | IBUFG+BUFGCTRL                                                                                           | 22    |
fpga_0_clk_1_sys_clk_pin                                                                         | clock_generator_0/DCM1_INST/Using_DCM_ADV.DCM_ADV_INST:CLK2X                                             | 1     |
fpga_0_clk_1_sys_clk_pin                                                                         | clock_generator_0/DCM1_INST/Using_DCM_ADV.DCM_ADV_INST:CLKFX                                             | 1     |
TriMode_MAC_GMII/MII_TXD_1<0>                                                                    | NONE(TriMode_MAC_GMII/TriMode_MAC_GMII/V4HARD_SYS.I_TEMAC/SINGLE_GMII.I_EMAC_TOP/v4_emac_wrapper/v4_emac)| 1     |
fpga_0_TriMode_MAC_GMII_GMII_RX_CLK_0_pin                                                        | IBUFG+IDELAY+BUFG                                                                                        | 11    |
xps_timebase_wdt_0/Timebase_Interrupt                                                            | NONE(xps_intc_0/xps_intc_0/INTC_CORE_I/intr_sync0_5)                                                     | 1     |
xps_timer_0/Interrupt                                                                            | NONE(xps_intc_0/xps_intc_0/INTC_CORE_I/intr_sync_3)                                                      | 1     |
-------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------+-------+
INFO:Xst:2169 - HDL ADVISOR - Some clock signals were not automatically buffered by XST with BUFG/BUFR resources. Please use the buffer_type constraint in order to insert these buffers to the clock signals to help prevent skew problems.

Asynchronous Control Signals Information:
----------------------------------------
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------+
Control Signal                                                                                                                                                                                                                                                                                                                                   | Buffer(FF name)                                                                                                                                                                                                                                                      | Load  |
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------+
TriMode_MAC_GMII/MII_TXD_1<0>(TriMode_MAC_GMII/XST_GND:G)                                                                                                                                                                                                                                                                                        | NONE(TriMode_MAC_GMII/TriMode_MAC_GMII/V4HARD_SYS.I_TEMAC/SINGLE_GMII.I_EMAC_TOP/v4_emac_wrapper/v4_emac)                                                                                                                                                            | 1547  |
TriMode_MAC_GMII/N1(TriMode_MAC_GMII/XST_VCC:P)                                                                                                                                                                                                                                                                                                  | NONE(TriMode_MAC_GMII/TriMode_MAC_GMII/V4HARD_SYS.I_TEMAC/SINGLE_GMII.I_EMAC_TOP/v4_emac_wrapper/v4_emac)                                                                                                                                                            | 595   |
ppc405_0/IPLB0_M_UABus<31>(ppc405_0/XST_GND:G)                                                                                                                                                                                                                                                                                                   | NONE(ppc405_0/ppc405_0/PPC405_ADV_i/PPC405_ADV_i)                                                                                                                                                                                                                    | 528   |
ppc405_0/IPLB1_M_BE<7>(ppc405_0/XST_VCC:P)                                                                                                                                                                                                                                                                                                       | NONE(ppc405_0/ppc405_0/PPC405_ADV_i/PPC405_ADV_i)                                                                                                                                                                                                                    | 376   |
N0(XST_GND:G)                                                                                                                                                                                                                                                                                                                                    | NONE(ppc405_0/ppc405_0/PPC405_ADV_i/PPC405_ADV_i)                                                                                                                                                                                                                    | 260   |
plb_bram_if_cntlr_1_bram/plb_bram_if_cntlr_1_bram/net_gnd0(plb_bram_if_cntlr_1_bram/plb_bram_if_cntlr_1_bram/XST_GND:G)                                                                                                                                                                                                                          | NONE(plb_bram_if_cntlr_1_bram/plb_bram_if_cntlr_1_bram/ramb16_0)                                                                                                                                                                                                     | 128   |
TriMode_MAC_GMII/TriMode_MAC_GMII/I_RX0/NO_INCLUDE_RX_VLAN.I_RX_LL_IF/NOT_V6_OR_S6.ELASTIC_FIFO/BU3/underflow(TriMode_MAC_GMII/TriMode_MAC_GMII/I_RX0/NO_INCLUDE_RX_VLAN.I_RX_LL_IF/NOT_V6_OR_S6.ELASTIC_FIFO/BU3/XST_GND:G)                                                                                                                     | NONE(TriMode_MAC_GMII/TriMode_MAC_GMII/I_RX0/NO_INCLUDE_RX_VLAN.I_RX_LL_IF/NOT_V6_OR_S6.ELASTIC_FIFO/BU3/U0/grf.rf/gl0.rd/gr1.gdcf.dc/dc/count_0)                                                                                                                    | 123   |
plb/SPLB_Rst<5>(plb/plb/GEN_SPLB_RST[5].I_SPLB_RST:Q)                                                                                                                                                                                                                                                                                            | NONE(SysACE_CompactFlash/SysACE_CompactFlash/I_SYSACE_CONTROLLER/MEM_STATE_MACHINE_I/Done)                                                                                                                                                                           | 89    |
TriMode_MAC_GMII/TriMode_MAC_GMII/I_TX0/I_TX_FIFO/NOT_V6_OR_S6.I_SYNC_FIFO_BRAM/BU3/underflow(TriMode_MAC_GMII/TriMode_MAC_GMII/I_TX0/I_TX_FIFO/NOT_V6_OR_S6.I_SYNC_FIFO_BRAM/BU3/XST_GND:G)                                                                                                                                                     | NONE(TriMode_MAC_GMII/TriMode_MAC_GMII/I_TX0/I_TX_FIFO/NOT_V6_OR_S6.I_SYNC_FIFO_BRAM/BU3/U0/grf.rf/gl0.rd/grss.gdc.dc/dc/count_0)                                                                                                                                    | 69    |
MGT_wrapper/MGT_wrapper/g1[0].g2.pcore/null_pair_inst/N1(MGT_wrapper/MGT_wrapper/g1[0].g2.pcore/null_pair_inst/XST_GND:G)                                                                                                                                                                                                                        | NONE(MGT_wrapper/MGT_wrapper/g1[0].g2.pcore/null_pair_inst/GT11_INST_A/GT11_10GE_4_INST)                                                                                                                                                                             | 52    |
MGT_wrapper/MGT_wrapper/g1[1].g2.pcore/null_pair_inst/N1(MGT_wrapper/MGT_wrapper/g1[1].g2.pcore/null_pair_inst/XST_GND:G)                                                                                                                                                                                                                        | NONE(MGT_wrapper/MGT_wrapper/g1[1].g2.pcore/null_pair_inst/GT11_INST_A/GT11_10GE_4_INST)                                                                                                                                                                             | 52    |
MGT_wrapper/MGT_wrapper/g1[2].g2.pcore/null_pair_inst/N1(MGT_wrapper/MGT_wrapper/g1[2].g2.pcore/null_pair_inst/XST_GND:G)                                                                                                                                                                                                                        | NONE(MGT_wrapper/MGT_wrapper/g1[2].g2.pcore/null_pair_inst/GT11_INST_A/GT11_10GE_4_INST)                                                                                                                                                                             | 52    |
MGT_wrapper/MGT_wrapper/g1[3].g2.pcore/null_pair_inst/N1(MGT_wrapper/MGT_wrapper/g1[3].g2.pcore/null_pair_inst/XST_GND:G)                                                                                                                                                                                                                        | NONE(MGT_wrapper/MGT_wrapper/g1[3].g2.pcore/null_pair_inst/GT11_INST_A/GT11_10GE_4_INST)                                                                                                                                                                             | 52    |
MGT_wrapper/MGT_wrapper/g1[0].g2.pcore/null_pair_inst/N0(MGT_wrapper/MGT_wrapper/g1[0].g2.pcore/null_pair_inst/XST_VCC:P)                                                                                                                                                                                                                        | NONE(MGT_wrapper/MGT_wrapper/g1[0].g2.pcore/null_pair_inst/GT11_INST_A/GT11_10GE_4_INST)                                                                                                                                                                             | 44    |
MGT_wrapper/MGT_wrapper/g1[1].g2.pcore/null_pair_inst/N0(MGT_wrapper/MGT_wrapper/g1[1].g2.pcore/null_pair_inst/XST_VCC:P)                                                                                                                                                                                                                        | NONE(MGT_wrapper/MGT_wrapper/g1[1].g2.pcore/null_pair_inst/GT11_INST_A/GT11_10GE_4_INST)                                                                                                                                                                             | 44    |
MGT_wrapper/MGT_wrapper/g1[2].g2.pcore/null_pair_inst/N0(MGT_wrapper/MGT_wrapper/g1[2].g2.pcore/null_pair_inst/XST_VCC:P)                                                                                                                                                                                                                        | NONE(MGT_wrapper/MGT_wrapper/g1[2].g2.pcore/null_pair_inst/GT11_INST_A/GT11_10GE_4_INST)                                                                                                                                                                             | 44    |
MGT_wrapper/MGT_wrapper/g1[3].g2.pcore/null_pair_inst/N0(MGT_wrapper/MGT_wrapper/g1[3].g2.pcore/null_pair_inst/XST_VCC:P)                                                                                                                                                                                                                        | NONE(MGT_wrapper/MGT_wrapper/g1[3].g2.pcore/null_pair_inst/GT11_INST_A/GT11_10GE_4_INST)                                                                                                                                                                             | 44    |
TriMode_MAC_GMII/TriMode_MAC_GMII/I_TX0/I_TX_CSUM_FIFO/NOT_V6_OR_S6.I_SYNC_FIFO_BRAM/BU3/underflow(TriMode_MAC_GMII/TriMode_MAC_GMII/I_TX0/I_TX_CSUM_FIFO/NOT_V6_OR_S6.I_SYNC_FIFO_BRAM/BU3/XST_GND:G)                                                                                                                                           | NONE(TriMode_MAC_GMII/TriMode_MAC_GMII/I_TX0/I_TX_CSUM_FIFO/NOT_V6_OR_S6.I_SYNC_FIFO_BRAM/BU3/U0/grf.rf/gl0.rd/grhf.rhf/ram_valid_d1)                                                                                                                                | 38    |
MGT_wrapper/N1(MGT_wrapper/XST_VCC:P)                                                                                                                                                                                                                                                                                                            | NONE(MGT_wrapper/MGT_wrapper/g1[0].g2.pcore/null_pair_inst/GT11_INST_A/GT11_10GE_4_INST)                                                                                                                                                                             | 32    |
TriMode_MAC_GMII/TriMode_MAC_GMII/V4HARD_SYS.I_TEMAC/SINGLE_GMII.I_EMAC_TOP/reset_r<3>(TriMode_MAC_GMII/TriMode_MAC_GMII/V4HARD_SYS.I_TEMAC/SINGLE_GMII.I_EMAC_TOP/reset_r_3:Q)                                                                                                                                                                  | NONE(TriMode_MAC_GMII/TriMode_MAC_GMII/V4HARD_SYS.I_TEMAC/SINGLE_GMII.I_EMAC_TOP/capture_speed_vector_0_1)                                                                                                                                                           | 28    |
DDR_SDRAM/SDMA_CTRL6_Sl_MBusy<0>(DDR_SDRAM/XST_GND:G)                                                                                                                                                                                                                                                                                            | NONE(DDR_SDRAM/DDR_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_read_fifos[0].gen_fifos.mpmc_read_fifo_0/gen_fifos_bram.mpmc_bram_fifo_0/gen_brams_normal.gen_v4.gen_brams[0].bram)                                                                              | 20    |
TriMode_MAC_GMII/TriMode_MAC_GMII/I_TX0/I_TX_TEMAC_IF/I_TX_CL_IF/I_TX_CLIENT_FIFO/LEGACY_COREGEN_DEPTH.NO_S6_OR_V6.I_ASYNC_FIFO_BRAM/BU3/U0/grf.rf/rstblk/wr_rst_reg<1>(TriMode_MAC_GMII/TriMode_MAC_GMII/I_TX0/I_TX_TEMAC_IF/I_TX_CL_IF/I_TX_CLIENT_FIFO/LEGACY_COREGEN_DEPTH.NO_S6_OR_V6.I_ASYNC_FIFO_BRAM/BU3/U0/grf.rf/rstblk/wr_rst_reg_1:Q)| NONE(TriMode_MAC_GMII/TriMode_MAC_GMII/I_TX0/I_TX_TEMAC_IF/I_TX_CL_IF/I_TX_CLIENT_FIFO/LEGACY_COREGEN_DEPTH.NO_S6_OR_V6.I_ASYNC_FIFO_BRAM/BU3/U0/grf.rf/gl0.wr/gwas.gwdc0.wdc/wr_data_count_i_0)                                                                     | 18    |
N1(XST_VCC:P)                                                                                                                                                                                                                                                                                                                                    | NONE(ppc405_0/ppc405_0/PPC405_ADV_i/PPC405_ADV_i)                                                                                                                                                                                                                    | 16    |
TriMode_MAC_GMII/TriMode_MAC_GMII/I_TX0/I_TX_TEMAC_IF/I_TX_CL_IF/I_TX_CLIENT_FIFO/LEGACY_COREGEN_DEPTH.NO_S6_OR_V6.I_ASYNC_FIFO_BRAM/BU3/U0/grf.rf/rstblk/rd_rst_reg<1>(TriMode_MAC_GMII/TriMode_MAC_GMII/I_TX0/I_TX_TEMAC_IF/I_TX_CL_IF/I_TX_CLIENT_FIFO/LEGACY_COREGEN_DEPTH.NO_S6_OR_V6.I_ASYNC_FIFO_BRAM/BU3/U0/grf.rf/rstblk/rd_rst_reg_1:Q)| NONE(TriMode_MAC_GMII/TriMode_MAC_GMII/I_TX0/I_TX_TEMAC_IF/I_TX_CL_IF/I_TX_CLIENT_FIFO/LEGACY_COREGEN_DEPTH.NO_S6_OR_V6.I_ASYNC_FIFO_BRAM/BU3/U0/grf.rf/gcx.clkx/rd_pntr_gc_0)                                                                                       | 16    |
TriMode_MAC_GMII/TriMode_MAC_GMII/I_TX0/I_TX_TEMAC_IF/I_TX_CL_IF/I_TX_CLIENT_FIFO/LEGACY_COREGEN_DEPTH.NO_S6_OR_V6.I_ASYNC_FIFO_BRAM/BU3/U0/grf.rf/rstblk/wr_rst_reg<0>(TriMode_MAC_GMII/TriMode_MAC_GMII/I_TX0/I_TX_TEMAC_IF/I_TX_CL_IF/I_TX_CLIENT_FIFO/LEGACY_COREGEN_DEPTH.NO_S6_OR_V6.I_ASYNC_FIFO_BRAM/BU3/U0/grf.rf/rstblk/wr_rst_reg_0:Q)| NONE(TriMode_MAC_GMII/TriMode_MAC_GMII/I_TX0/I_TX_TEMAC_IF/I_TX_CL_IF/I_TX_CLIENT_FIFO/LEGACY_COREGEN_DEPTH.NO_S6_OR_V6.I_ASYNC_FIFO_BRAM/BU3/U0/grf.rf/gcx.clkx/rd_pntr_bin_0)                                                                                      | 16    |
TriMode_MAC_GMII/TriMode_MAC_GMII/I_TX0/I_TX_TEMAC_IF/I_TX_CL_IF/I_TX_CLIENT_FIFO/LEGACY_COREGEN_DEPTH.NO_S6_OR_V6.I_ASYNC_FIFO_BRAM/BU3/U0/grf.rf/rstblk/rd_rst_reg<2>(TriMode_MAC_GMII/TriMode_MAC_GMII/I_TX0/I_TX_TEMAC_IF/I_TX_CL_IF/I_TX_CLIENT_FIFO/LEGACY_COREGEN_DEPTH.NO_S6_OR_V6.I_ASYNC_FIFO_BRAM/BU3/U0/grf.rf/rstblk/rd_rst_reg_2:Q)| NONE(TriMode_MAC_GMII/TriMode_MAC_GMII/I_TX0/I_TX_TEMAC_IF/I_TX_CL_IF/I_TX_CLIENT_FIFO/LEGACY_COREGEN_DEPTH.NO_S6_OR_V6.I_ASYNC_FIFO_BRAM/BU3/U0/grf.rf/gl0.rd/gras.rsts/ram_empty_fb_i)                                                                             | 10    |
TriMode_MAC_GMII/TriMode_MAC_GMII/I_RX0/I_RX_CL_IF/I_RX_MEM/NOT_V6_OR_S6.I_TRUE_DUAL_PORT_BLK_MEM_GEN/BU3/dbiterr(TriMode_MAC_GMII/TriMode_MAC_GMII/I_RX0/I_RX_CL_IF/I_RX_MEM/NOT_V6_OR_S6.I_TRUE_DUAL_PORT_BLK_MEM_GEN/BU3/XST_GND:G)                                                                                                           | NONE(TriMode_MAC_GMII/TriMode_MAC_GMII/I_RX0/I_RX_CL_IF/I_RX_MEM/NOT_V6_OR_S6.I_TRUE_DUAL_PORT_BLK_MEM_GEN/BU3/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v4_noinit.ram/TRUE_DP.SINGLE_PRIM.TDP)                                                               | 8     |
SysACE_CompactFlash/SysACE_CompactFlash/I_SYSACE_CONTROLLER/SYNC_2_CLOCKS_I/done3(SysACE_CompactFlash/SysACE_CompactFlash/I_SYSACE_CONTROLLER/SYNC_2_CLOCKS_I/DONE_REG3:Q)                                                                                                                                                                       | NONE(SysACE_CompactFlash/SysACE_CompactFlash/I_SYSACE_CONTROLLER/SYNC_2_CLOCKS_I/RDCE_REG1)                                                                                                                                                                          | 6     |
TriMode_MAC_GMII/TriMode_MAC_GMII/I_TX0/I_TX_TEMAC_IF/I_TX_CL_IF/I_TX_CLIENT_FIFO/LEGACY_COREGEN_DEPTH.NO_S6_OR_V6.I_ASYNC_FIFO_BRAM/BU3/underflow(TriMode_MAC_GMII/TriMode_MAC_GMII/I_TX0/I_TX_TEMAC_IF/I_TX_CL_IF/I_TX_CLIENT_FIFO/LEGACY_COREGEN_DEPTH.NO_S6_OR_V6.I_ASYNC_FIFO_BRAM/BU3/XST_GND:G)                                           | NONE(TriMode_MAC_GMII/TriMode_MAC_GMII/I_TX0/I_TX_TEMAC_IF/I_TX_CL_IF/I_TX_CLIENT_FIFO/LEGACY_COREGEN_DEPTH.NO_S6_OR_V6.I_ASYNC_FIFO_BRAM/BU3/U0/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v4_noinit.ram/SDP.SINGLE_PRIM.SDP)| 4     |
TriMode_MAC_GMII/TriMode_MAC_GMII/hRst(TriMode_MAC_GMII/TriMode_MAC_GMII/hRst1:O)                                                                                                                                                                                                                                                                | NONE(TriMode_MAC_GMII/TriMode_MAC_GMII/V4HARD_SYS.I_TEMAC/SINGLE_GMII.I_EMAC_TOP/reset_r_0)                                                                                                                                                                          | 4     |
clock_generator_0/clock_generator_0/DCM0_INST/reset(clock_generator_0/clock_generator_0/DCM0_INST/reset1_INV_0:O)                                                                                                                                                                                                                                | NONE(clock_generator_0/clock_generator_0/DCM0_INST/rst_delay_0)                                                                                                                                                                                                      | 4     |
TriMode_MAC_GMII/TriMode_MAC_GMII/I_TX0/I_TX_TEMAC_IF/I_TX_CL_IF/I_TX_CLIENT_FIFO/LEGACY_COREGEN_DEPTH.NO_S6_OR_V6.I_ASYNC_FIFO_BRAM/BU3/U0/grf.rf/rstblk/rd_rst_comb(TriMode_MAC_GMII/TriMode_MAC_GMII/I_TX0/I_TX_TEMAC_IF/I_TX_CL_IF/I_TX_CLIENT_FIFO/LEGACY_COREGEN_DEPTH.NO_S6_OR_V6.I_ASYNC_FIFO_BRAM/BU3/U0/grf.rf/rstblk/rd_rst_comb1:O)  | NONE(TriMode_MAC_GMII/TriMode_MAC_GMII/I_TX0/I_TX_TEMAC_IF/I_TX_CL_IF/I_TX_CLIENT_FIFO/LEGACY_COREGEN_DEPTH.NO_S6_OR_V6.I_ASYNC_FIFO_BRAM/BU3/U0/grf.rf/rstblk/rd_rst_reg_0)                                                                                         | 3     |
TriMode_MAC_GMII/TriMode_MAC_GMII/I_TX0/I_TX_TEMAC_IF/I_TX_CL_IF/I_TX_CLIENT_FIFO/LEGACY_COREGEN_DEPTH.NO_S6_OR_V6.I_ASYNC_FIFO_BRAM/BU3/U0/grf.rf/rstblk/wr_rst_comb(TriMode_MAC_GMII/TriMode_MAC_GMII/I_TX0/I_TX_TEMAC_IF/I_TX_CL_IF/I_TX_CLIENT_FIFO/LEGACY_COREGEN_DEPTH.NO_S6_OR_V6.I_ASYNC_FIFO_BRAM/BU3/U0/grf.rf/rstblk/wr_rst_comb1:O)  | NONE(TriMode_MAC_GMII/TriMode_MAC_GMII/I_TX0/I_TX_TEMAC_IF/I_TX_CL_IF/I_TX_CLIENT_FIFO/LEGACY_COREGEN_DEPTH.NO_S6_OR_V6.I_ASYNC_FIFO_BRAM/BU3/U0/grf.rf/rstblk/wr_rst_reg_0)                                                                                         | 2     |
TriMode_MAC_GMII/TriMode_MAC_GMII/lLinkClkTemac0LlPlb_RST_i(TriMode_MAC_GMII/TriMode_MAC_GMII/lLinkClkTemac0LlPlb_RST_i1:O)                                                                                                                                                                                                                      | NONE(TriMode_MAC_GMII/TriMode_MAC_GMII/I_TX0/I_TX_TEMAC_IF/I_TX_CL_IF/I_TX_CLIENT_FIFO/LEGACY_COREGEN_DEPTH.NO_S6_OR_V6.I_ASYNC_FIFO_BRAM/BU3/U0/grf.rf/rstblk/rd_rst_asreg)                                                                                         | 2     |
xps_intc_0/xps_intc_0/INTC_CORE_I/iar_3_or0000(xps_intc_0/xps_intc_0/INTC_CORE_I/iar_3_or00001:O)                                                                                                                                                                                                                                                | NONE(xps_intc_0/xps_intc_0/INTC_CORE_I/intr_sync_3)                                                                                                                                                                                                                  | 1     |
xps_intc_0/xps_intc_0/INTC_CORE_I/intr_sync0_5_or0000(xps_intc_0/xps_intc_0/INTC_CORE_I/intr_sync0_5_or00001:O)                                                                                                                                                                                                                                  | NONE(xps_intc_0/xps_intc_0/INTC_CORE_I/intr_sync0_5)                                                                                                                                                                                                                 | 1     |
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------+

Timing Summary:
---------------
Speed Grade: -10

   Minimum period: 11.064ns (Maximum Frequency: 90.384MHz)
   Minimum input arrival time before clock: 3.867ns
   Maximum output required time after clock: 7.293ns
   Maximum combinational path delay: No path found

Timing Detail:
--------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'fpga_0_clk_1_sys_clk_pin'
  Clock period: 11.064ns (frequency: 90.384MHz)
  Total number of paths / destination ports: 235700 / 23669
-------------------------------------------------------------------------
Delay:               3.688ns (Levels of Logic = 1)
  Source:            ppc405_0/ppc405_0/PPC405_ADV_i/PPC405_ADV_i (CPU)
  Destination:       proc_sys_reset_0/proc_sys_reset_0/Mshreg_Core_Reset_Req_0_d2 (FF)
  Source Clock:      fpga_0_clk_1_sys_clk_pin rising 3.0X
  Destination Clock: fpga_0_clk_1_sys_clk_pin rising

  Data Path: ppc405_0/ppc405_0/PPC405_ADV_i/PPC405_ADV_i to proc_sys_reset_0/proc_sys_reset_0/Mshreg_Core_Reset_Req_0_d2
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     PPC405_ADV:CPMC405CLOCK->C405RSTCORERESETREQ    1   1.800   0.360  ppc405_0/PPC405_ADV_i/PPC405_ADV_i (C405RSTCORERESETREQ)
     end scope: 'ppc405_0'
     begin scope: 'proc_sys_reset_0'
     SRL16:D                   1.528          proc_sys_reset_0/Mshreg_Core_Reset_Req_0_d2
    ----------------------------------------
    Total                      3.688ns (3.328ns logic, 0.360ns route)
                                       (90.2% logic, 9.8% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'fpga_0_SysACE_CompactFlash_SysACE_CLK_pin'
  Clock period: 2.777ns (frequency: 360.055MHz)
  Total number of paths / destination ports: 229 / 70
-------------------------------------------------------------------------
Delay:               2.777ns (Levels of Logic = 3)
  Source:            SysACE_CompactFlash/SysACE_CompactFlash/I_SYSACE_CONTROLLER/MEM_STATE_MACHINE_I/current_State_FSM_FFd2 (FF)
  Destination:       SysACE_CompactFlash/SysACE_CompactFlash/I_SYSACE_CONTROLLER/SYNC_2_CLOCKS_I/MEM_DQ_T_GEN[7].DQT_REG1 (FF)
  Source Clock:      fpga_0_SysACE_CompactFlash_SysACE_CLK_pin rising
  Destination Clock: fpga_0_SysACE_CompactFlash_SysACE_CLK_pin rising

  Data Path: SysACE_CompactFlash/SysACE_CompactFlash/I_SYSACE_CONTROLLER/MEM_STATE_MACHINE_I/current_State_FSM_FFd2 to SysACE_CompactFlash/SysACE_CompactFlash/I_SYSACE_CONTROLLER/SYNC_2_CLOCKS_I/MEM_DQ_T_GEN[7].DQT_REG1
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:C->Q             19   0.360   0.764  SysACE_CompactFlash/I_SYSACE_CONTROLLER/MEM_STATE_MACHINE_I/current_State_FSM_FFd2 (SysACE_CompactFlash/I_SYSACE_CONTROLLER/MEM_STATE_MACHINE_I/current_State_FSM_FFd2)
     LUT3:I2->O            1   0.195   0.523  SysACE_CompactFlash/I_SYSACE_CONTROLLER/MEM_STATE_MACHINE_I/sysace_wen_cmb2_SW0 (N6)
     LUT4_D:I3->O          1   0.195   0.523  SysACE_CompactFlash/I_SYSACE_CONTROLLER/MEM_STATE_MACHINE_I/sysace_wen_cmb2 (SysACE_CompactFlash/I_SYSACE_CONTROLLER/MEM_STATE_MACHINE_I/N3)
     LUT4:I3->O           16   0.195   0.000  SysACE_CompactFlash/I_SYSACE_CONTROLLER/MEM_STATE_MACHINE_I/valid_mem_t_cmb1 (SysACE_CompactFlash/I_SYSACE_CONTROLLER/valid_mem_t)
     FDP:D                     0.022          SysACE_CompactFlash/I_SYSACE_CONTROLLER/SYNC_2_CLOCKS_I/MEM_DQ_T_GEN[7].DQT_REG1
    ----------------------------------------
    Total                      2.777ns (0.967ns logic, 1.810ns route)
                                       (34.8% logic, 65.2% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'TriMode_MAC_GMII/TriMode_MAC_GMII/V4HARD_SYS.I_TEMAC/SINGLE_GMII.I_EMAC_TOP/tx_client_clk_out_0_i'
  Clock period: 5.351ns (frequency: 186.884MHz)
  Total number of paths / destination ports: 225 / 66
-------------------------------------------------------------------------
Delay:               5.351ns (Levels of Logic = 5)
  Source:            TriMode_MAC_GMII/TriMode_MAC_GMII/I_TX0/I_TX_TEMAC_IF/I_TX_CL_IF/I_TX_CLIENT_FIFO/LEGACY_COREGEN_DEPTH.NO_S6_OR_V6.I_ASYNC_FIFO_BRAM/BU3/U0/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v4_noinit.ram/SDP.SINGLE_PRIM.SDP (RAM)
  Destination:       TriMode_MAC_GMII/TriMode_MAC_GMII/I_TX0/I_TX_TEMAC_IF/I_TX_CL_IF/emacClientTxAck_cmplt (FF)
  Source Clock:      TriMode_MAC_GMII/TriMode_MAC_GMII/V4HARD_SYS.I_TEMAC/SINGLE_GMII.I_EMAC_TOP/tx_client_clk_out_0_i rising
  Destination Clock: TriMode_MAC_GMII/TriMode_MAC_GMII/V4HARD_SYS.I_TEMAC/SINGLE_GMII.I_EMAC_TOP/tx_client_clk_out_0_i rising

  Data Path: TriMode_MAC_GMII/TriMode_MAC_GMII/I_TX0/I_TX_TEMAC_IF/I_TX_CL_IF/I_TX_CLIENT_FIFO/LEGACY_COREGEN_DEPTH.NO_S6_OR_V6.I_ASYNC_FIFO_BRAM/BU3/U0/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v4_noinit.ram/SDP.SINGLE_PRIM.SDP to TriMode_MAC_GMII/TriMode_MAC_GMII/I_TX0/I_TX_TEMAC_IF/I_TX_CL_IF/emacClientTxAck_cmplt
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     RAMB16:CLKB->DOB26    6   2.100   0.622  U0/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v4_noinit.ram/SDP.SINGLE_PRIM.SDP (dout(16))
     end scope: 'BU3'
     end scope: 'TriMode_MAC_GMII/I_TX0/I_TX_TEMAC_IF/I_TX_CL_IF/I_TX_CLIENT_FIFO/LEGACY_COREGEN_DEPTH.NO_S6_OR_V6.I_ASYNC_FIFO_BRAM'
     LUT3:I1->O            1   0.195   0.688  TriMode_MAC_GMII/I_TX0/I_TX_TEMAC_IF/I_TX_CL_IF/mux_sel_or000011_SW1 (N342)
     LUT4_D:I1->LO         1   0.195   0.381  TriMode_MAC_GMII/I_TX0/I_TX_TEMAC_IF/I_TX_CL_IF/emacClientTxAck_cmplt_or000011 (N657)
     LUT4:I0->O            2   0.195   0.758  TriMode_MAC_GMII/I_TX0/I_TX_TEMAC_IF/I_TX_CL_IF/emacClientTxAck_cmplt_or000040 (TriMode_MAC_GMII/I_TX0/I_TX_TEMAC_IF/I_TX_CL_IF/emacClientTxAck_cmplt_or0000)
     LUT4:I0->O            1   0.195   0.000  TriMode_MAC_GMII/I_TX0/I_TX_TEMAC_IF/I_TX_CL_IF/emacClientTxAck_cmplt_rstpot (TriMode_MAC_GMII/I_TX0/I_TX_TEMAC_IF/I_TX_CL_IF/emacClientTxAck_cmplt_rstpot)
     FD:D                      0.022          TriMode_MAC_GMII/I_TX0/I_TX_TEMAC_IF/I_TX_CL_IF/emacClientTxAck_cmplt
    ----------------------------------------
    Total                      5.351ns (2.902ns logic, 2.449ns route)
                                       (54.2% logic, 45.8% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'TriMode_MAC_GMII/TriMode_MAC_GMII/V4HARD_SYS.I_TEMAC/SINGLE_GMII.I_EMAC_TOP/rx_client_clk_out_0_i'
  Clock period: 5.347ns (frequency: 187.030MHz)
  Total number of paths / destination ports: 2379 / 470
-------------------------------------------------------------------------
Delay:               5.347ns (Levels of Logic = 8)
  Source:            TriMode_MAC_GMII/TriMode_MAC_GMII/I_RX0/I_RX_CL_IF/rxClWrSm_Cs_FSM_FFd7 (FF)
  Destination:       TriMode_MAC_GMII/TriMode_MAC_GMII/I_RX0/I_RX_CL_IF/rxClClkMemFullBeforeStart (FF)
  Source Clock:      TriMode_MAC_GMII/TriMode_MAC_GMII/V4HARD_SYS.I_TEMAC/SINGLE_GMII.I_EMAC_TOP/rx_client_clk_out_0_i rising
  Destination Clock: TriMode_MAC_GMII/TriMode_MAC_GMII/V4HARD_SYS.I_TEMAC/SINGLE_GMII.I_EMAC_TOP/rx_client_clk_out_0_i rising

  Data Path: TriMode_MAC_GMII/TriMode_MAC_GMII/I_RX0/I_RX_CL_IF/rxClWrSm_Cs_FSM_FFd7 to TriMode_MAC_GMII/TriMode_MAC_GMII/I_RX0/I_RX_CL_IF/rxClClkMemFullBeforeStart
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDR:C->Q             24   0.360   1.143  TriMode_MAC_GMII/I_RX0/I_RX_CL_IF/rxClWrSm_Cs_FSM_FFd7 (TriMode_MAC_GMII/I_RX0/I_RX_CL_IF/rxClWrSm_Cs_FSM_FFd7)
     LUT3_D:I0->O          8   0.195   0.773  TriMode_MAC_GMII/I_RX0/I_RX_CL_IF/rxClClkNextAvailable_or00001 (TriMode_MAC_GMII/I_RX0/I_RX_CL_IF/rxClClkNextAvailable_or0000)
     LUT4:I1->O            3   0.195   0.756  TriMode_MAC_GMII/I_RX0/I_RX_CL_IF/rxClClkNextAvailable<2>1 (TriMode_MAC_GMII/I_RX0/I_RX_CL_IF/rxClClkNextAvailable<2>)
     LUT4:I0->O            1   0.195   0.000  TriMode_MAC_GMII/I_RX0/I_RX_CL_IF/Mcompar_rxClClkMemFullBeforeStart_cmp_eq0003_lut<1> (TriMode_MAC_GMII/I_RX0/I_RX_CL_IF/Mcompar_rxClClkMemFullBeforeStart_cmp_eq0003_lut<1>)
     MUXCY:S->O            1   0.366   0.000  TriMode_MAC_GMII/I_RX0/I_RX_CL_IF/Mcompar_rxClClkMemFullBeforeStart_cmp_eq0003_cy<1> (TriMode_MAC_GMII/I_RX0/I_RX_CL_IF/Mcompar_rxClClkMemFullBeforeStart_cmp_eq0003_cy<1>)
     MUXCY:CI->O           1   0.044   0.000  TriMode_MAC_GMII/I_RX0/I_RX_CL_IF/Mcompar_rxClClkMemFullBeforeStart_cmp_eq0003_cy<2> (TriMode_MAC_GMII/I_RX0/I_RX_CL_IF/Mcompar_rxClClkMemFullBeforeStart_cmp_eq0003_cy<2>)
     MUXCY:CI->O           1   0.044   0.000  TriMode_MAC_GMII/I_RX0/I_RX_CL_IF/Mcompar_rxClClkMemFullBeforeStart_cmp_eq0003_cy<3> (TriMode_MAC_GMII/I_RX0/I_RX_CL_IF/Mcompar_rxClClkMemFullBeforeStart_cmp_eq0003_cy<3>)
     MUXCY:CI->O           1   0.370   0.688  TriMode_MAC_GMII/I_RX0/I_RX_CL_IF/Mcompar_rxClClkMemFullBeforeStart_cmp_eq0003_cy<4> (TriMode_MAC_GMII/I_RX0/I_RX_CL_IF/Mcompar_rxClClkMemFullBeforeStart_cmp_eq0003_cy<4>)
     LUT4:I1->O            1   0.195   0.000  TriMode_MAC_GMII/I_RX0/I_RX_CL_IF/rxClClkMemFullBeforeStart_rstpot (TriMode_MAC_GMII/I_RX0/I_RX_CL_IF/rxClClkMemFullBeforeStart_rstpot)
     FDR:D                     0.022          TriMode_MAC_GMII/I_RX0/I_RX_CL_IF/rxClClkMemFullBeforeStart
    ----------------------------------------
    Total                      5.347ns (1.986ns logic, 3.360ns route)
                                       (37.2% logic, 62.8% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'fpga_0_TriMode_MAC_GMII_MII_TX_CLK_0_pin'
  Clock period: 3.209ns (frequency: 311.628MHz)
  Total number of paths / destination ports: 20 / 20
-------------------------------------------------------------------------
Delay:               3.209ns (Levels of Logic = 0)
  Source:            TriMode_MAC_GMII/TriMode_MAC_GMII/V4HARD_SYS.I_TEMAC/SINGLE_GMII.I_EMAC_TOP/v4_emac_wrapper/v4_emac (UNKNOWN)
  Destination:       TriMode_MAC_GMII/TriMode_MAC_GMII/V4HARD_SYS.I_TEMAC/SINGLE_GMII.I_EMAC_TOP/gmii_txd_0_i_0 (FF)
  Source Clock:      fpga_0_TriMode_MAC_GMII_MII_TX_CLK_0_pin rising
  Destination Clock: fpga_0_TriMode_MAC_GMII_MII_TX_CLK_0_pin rising

  Data Path: TriMode_MAC_GMII/TriMode_MAC_GMII/V4HARD_SYS.I_TEMAC/SINGLE_GMII.I_EMAC_TOP/v4_emac_wrapper/v4_emac to TriMode_MAC_GMII/TriMode_MAC_GMII/V4HARD_SYS.I_TEMAC/SINGLE_GMII.I_EMAC_TOP/gmii_txd_0_i_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     EMAC:CLIENTEMAC0TXGMIIMIICLKIN->EMAC0PHYTXD0    1   2.827   0.360  TriMode_MAC_GMII/V4HARD_SYS.I_TEMAC/SINGLE_GMII.I_EMAC_TOP/v4_emac_wrapper/v4_emac (TriMode_MAC_GMII/V4HARD_SYS.I_TEMAC/SINGLE_GMII.I_EMAC_TOP/gmii_txd_0_i_tk<0>)
     FD:D                      0.022          TriMode_MAC_GMII/V4HARD_SYS.I_TEMAC/SINGLE_GMII.I_EMAC_TOP/gmii_txd_0_i_0
    ----------------------------------------
    Total                      3.209ns (2.849ns logic, 0.360ns route)
                                       (88.8% logic, 11.2% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'fpga_0_TriMode_MAC_GMII_GMII_RX_CLK_0_pin'
  Clock period: 1.620ns (frequency: 617.303MHz)
  Total number of paths / destination ports: 10 / 10
-------------------------------------------------------------------------
Delay:               1.620ns (Levels of Logic = 0)
  Source:            TriMode_MAC_GMII/TriMode_MAC_GMII/V4HARD_SYS.I_TEMAC/SINGLE_GMII.I_EMAC_TOP/gmii0/RX_DV_TO_MAC (FF)
  Destination:       TriMode_MAC_GMII/TriMode_MAC_GMII/V4HARD_SYS.I_TEMAC/SINGLE_GMII.I_EMAC_TOP/v4_emac_wrapper/v4_emac (UNKNOWN)
  Source Clock:      fpga_0_TriMode_MAC_GMII_GMII_RX_CLK_0_pin rising
  Destination Clock: fpga_0_TriMode_MAC_GMII_GMII_RX_CLK_0_pin rising

  Data Path: TriMode_MAC_GMII/TriMode_MAC_GMII/V4HARD_SYS.I_TEMAC/SINGLE_GMII.I_EMAC_TOP/gmii0/RX_DV_TO_MAC to TriMode_MAC_GMII/TriMode_MAC_GMII/V4HARD_SYS.I_TEMAC/SINGLE_GMII.I_EMAC_TOP/v4_emac_wrapper/v4_emac
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:C->Q              1   0.360   0.360  TriMode_MAC_GMII/V4HARD_SYS.I_TEMAC/SINGLE_GMII.I_EMAC_TOP/gmii0/RX_DV_TO_MAC (TriMode_MAC_GMII/V4HARD_SYS.I_TEMAC/SINGLE_GMII.I_EMAC_TOP/gmii0/RX_DV_TO_MAC)
     EMAC:PHYEMAC0RXDV         0.900          TriMode_MAC_GMII/V4HARD_SYS.I_TEMAC/SINGLE_GMII.I_EMAC_TOP/v4_emac_wrapper/v4_emac
    ----------------------------------------
    Total                      1.620ns (1.260ns logic, 0.360ns route)
                                       (77.8% logic, 22.2% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'jtagppc_cntlr_inst/JTGC405TCK0'
  Total number of paths / destination ports: 2 / 2
-------------------------------------------------------------------------
Offset:              2.100ns (Levels of Logic = 1)
  Source:            jtagppc_cntlr_inst/jtagppc_cntlr_inst/single_ppc_connectivity.single_PPC405.JTAGPPC_i0:TMS (PAD)
  Destination:       ppc405_0/ppc405_0/PPC405_ADV_i/PPC405_ADV_i (CPU)
  Destination Clock: jtagppc_cntlr_inst/JTGC405TCK0 rising

  Data Path: jtagppc_cntlr_inst/jtagppc_cntlr_inst/single_ppc_connectivity.single_PPC405.JTAGPPC_i0:TMS to ppc405_0/ppc405_0/PPC405_ADV_i/PPC405_ADV_i
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
    JTAGPPC:TMS            1   0.000   0.000  jtagppc_cntlr_inst/single_ppc_connectivity.single_PPC405.JTAGPPC_i0 (JTGC405TMS0)
     end scope: 'jtagppc_cntlr_inst'
     begin scope: 'ppc405_0'
     PPC405_ADV:JTGC405TMS        1.740          ppc405_0/PPC405_ADV_i/PPC405_ADV_i
    ----------------------------------------
    Total                      2.100ns (2.100ns logic, 0.000ns route)
                                       (100.0% logic, 0.0% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'fpga_0_clk_1_sys_clk_pin'
  Total number of paths / destination ports: 181 / 91
-------------------------------------------------------------------------
Offset:              3.867ns (Levels of Logic = 4)
  Source:            fpga_0_IIC_EEPROM_Sda_pin (PAD)
  Destination:       IIC_EEPROM/IIC_EEPROM/X_IIC/FILTER_I/SDA_DEBOUNCE/debounce_ct_0 (FF)
  Destination Clock: fpga_0_clk_1_sys_clk_pin rising

  Data Path: fpga_0_IIC_EEPROM_Sda_pin to IIC_EEPROM/IIC_EEPROM/X_IIC/FILTER_I/SDA_DEBOUNCE/debounce_ct_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IOBUF:IO->O          12   0.965   0.745  iobuf_14 (fpga_0_IIC_EEPROM_Sda_pin_I)
     begin scope: 'IIC_EEPROM'
     LUT2:I0->O            2   0.195   0.758  IIC_EEPROM/X_IIC/FILTER_I/SDA_DEBOUNCE/debounce_ct_not00011 (IIC_EEPROM/X_IIC/FILTER_I/SDA_DEBOUNCE/debounce_ct_not0001)
     LUT4:I0->O            9   0.195   0.469  IIC_EEPROM/X_IIC/FILTER_I/SDA_DEBOUNCE/debounce_ct_not00021 (IIC_EEPROM/X_IIC/FILTER_I/SDA_DEBOUNCE/debounce_ct_not0002)
     FDE:CE                    0.540          IIC_EEPROM/X_IIC/FILTER_I/SDA_DEBOUNCE/debounce_ct_0
    ----------------------------------------
    Total                      3.867ns (1.895ns logic, 1.972ns route)
                                       (49.0% logic, 51.0% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'fpga_0_SysACE_CompactFlash_SysACE_CLK_pin'
  Total number of paths / destination ports: 16 / 16
-------------------------------------------------------------------------
Offset:              1.347ns (Levels of Logic = 2)
  Source:            fpga_0_SysACE_CompactFlash_SysACE_MPD_pin<0> (PAD)
  Destination:       SysACE_CompactFlash/SysACE_CompactFlash/I_SYSACE_CONTROLLER/SYNC_2_CLOCKS_I/MEM_DQ_I_GEN[7].MEM_DQ_I_1 (FF)
  Destination Clock: fpga_0_SysACE_CompactFlash_SysACE_CLK_pin rising

  Data Path: fpga_0_SysACE_CompactFlash_SysACE_MPD_pin<0> to SysACE_CompactFlash/SysACE_CompactFlash/I_SYSACE_CONTROLLER/SYNC_2_CLOCKS_I/MEM_DQ_I_GEN[7].MEM_DQ_I_1
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IOBUF:IO->O           1   0.965   0.360  iobuf_31 (fpga_0_SysACE_CompactFlash_SysACE_MPD_pin_I<0>)
     begin scope: 'SysACE_CompactFlash'
     FDCE:D                    0.022          SysACE_CompactFlash/I_SYSACE_CONTROLLER/SYNC_2_CLOCKS_I/MEM_DQ_I_GEN[7].MEM_DQ_I_1
    ----------------------------------------
    Total                      1.347ns (0.987ns logic, 0.360ns route)
                                       (73.3% logic, 26.7% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'fpga_0_clk_1_sys_clk_pin'
  Total number of paths / destination ports: 230 / 138
-------------------------------------------------------------------------
Offset:              7.293ns (Levels of Logic = 2)
  Source:            TriMode_MAC_GMII/TriMode_MAC_GMII/V4HARD_SYS.I_TEMAC/SINGLE_GMII.I_EMAC_TOP/v4_emac_wrapper/v4_emac (UNKNOWN)
  Destination:       fpga_0_TriMode_MAC_GMII_MDIO_0_pin (PAD)
  Source Clock:      fpga_0_clk_1_sys_clk_pin rising

  Data Path: TriMode_MAC_GMII/TriMode_MAC_GMII/V4HARD_SYS.I_TEMAC/SINGLE_GMII.I_EMAC_TOP/v4_emac_wrapper/v4_emac to fpga_0_TriMode_MAC_GMII_MDIO_0_pin
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     EMAC:HOSTCLK->EMAC0PHYMDOUT    1   2.976   0.360  TriMode_MAC_GMII/V4HARD_SYS.I_TEMAC/SINGLE_GMII.I_EMAC_TOP/v4_emac_wrapper/v4_emac (MDIO_0_O)
     end scope: 'TriMode_MAC_GMII'
     IOBUF:I->IO               3.957          iobuf_32 (fpga_0_TriMode_MAC_GMII_MDIO_0_pin)
    ----------------------------------------
    Total                      7.293ns (6.933ns logic, 0.360ns route)
                                       (95.1% logic, 4.9% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'fpga_0_TriMode_MAC_GMII_MII_TX_CLK_0_pin'
  Total number of paths / destination ports: 11 / 11
-------------------------------------------------------------------------
Offset:              4.901ns (Levels of Logic = 2)
  Source:            TriMode_MAC_GMII/TriMode_MAC_GMII/V4HARD_SYS.I_TEMAC/SINGLE_GMII.I_EMAC_TOP/gmii0/YES_IO.gmii_tx_clk_oddr (FF)
  Destination:       fpga_0_TriMode_MAC_GMII_GMII_TX_CLK_0_pin (PAD)
  Source Clock:      fpga_0_TriMode_MAC_GMII_MII_TX_CLK_0_pin rising

  Data Path: TriMode_MAC_GMII/TriMode_MAC_GMII/V4HARD_SYS.I_TEMAC/SINGLE_GMII.I_EMAC_TOP/gmii0/YES_IO.gmii_tx_clk_oddr to fpga_0_TriMode_MAC_GMII_GMII_TX_CLK_0_pin
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     ODDR:C->Q             1   0.584   0.360  TriMode_MAC_GMII/V4HARD_SYS.I_TEMAC/SINGLE_GMII.I_EMAC_TOP/gmii0/YES_IO.gmii_tx_clk_oddr (TriMode_MAC_GMII/V4HARD_SYS.I_TEMAC/SINGLE_GMII.I_EMAC_TOP/gmii0/gmii_tx_clk_i)
     OBUF:I->O                 3.957          TriMode_MAC_GMII/V4HARD_SYS.I_TEMAC/SINGLE_GMII.I_EMAC_TOP/gmii0/YES_IO.gmii_tx_clk_obuf (GMII_TX_CLK_0)
     end scope: 'TriMode_MAC_GMII'
    ----------------------------------------
    Total                      4.901ns (4.541ns logic, 0.360ns route)
                                       (92.7% logic, 7.3% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'fpga_0_SysACE_CompactFlash_SysACE_CLK_pin'
  Total number of paths / destination ports: 41 / 25
-------------------------------------------------------------------------
Offset:              4.677ns (Levels of Logic = 2)
  Source:            SysACE_CompactFlash/SysACE_CompactFlash/I_SYSACE_CONTROLLER/MEM_STATE_MACHINE_I/SYSACE_CEN_REG (FF)
  Destination:       fpga_0_SysACE_CompactFlash_SysACE_CEN_pin (PAD)
  Source Clock:      fpga_0_SysACE_CompactFlash_SysACE_CLK_pin rising

  Data Path: SysACE_CompactFlash/SysACE_CompactFlash/I_SYSACE_CONTROLLER/MEM_STATE_MACHINE_I/SYSACE_CEN_REG to fpga_0_SysACE_CompactFlash_SysACE_CEN_pin
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDP:C->Q              1   0.360   0.360  SysACE_CompactFlash/I_SYSACE_CONTROLLER/MEM_STATE_MACHINE_I/SYSACE_CEN_REG (SysACE_CEN)
     end scope: 'SysACE_CompactFlash'
     OBUF:I->O                 3.957          fpga_0_SysACE_CompactFlash_SysACE_CEN_pin_OBUF (fpga_0_SysACE_CompactFlash_SysACE_CEN_pin)
    ----------------------------------------
    Total                      4.677ns (4.317ns logic, 0.360ns route)
                                       (92.3% logic, 7.7% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'jtagppc_cntlr_inst/JTGC405TCK0'
  Total number of paths / destination ports: 2 / 2
-------------------------------------------------------------------------
Offset:              2.170ns (Levels of Logic = 1)
  Source:            ppc405_0/ppc405_0/PPC405_ADV_i/PPC405_ADV_i (CPU)
  Destination:       jtagppc_cntlr_inst/jtagppc_cntlr_inst/single_ppc_connectivity.single_PPC405.JTAGPPC_i0:TDOTSPPC (PAD)
  Source Clock:      jtagppc_cntlr_inst/JTGC405TCK0 rising

  Data Path: ppc405_0/ppc405_0/PPC405_ADV_i/PPC405_ADV_i to jtagppc_cntlr_inst/jtagppc_cntlr_inst/single_ppc_connectivity.single_PPC405.JTAGPPC_i0:TDOTSPPC
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     PPC405_ADV:JTGC405TCK->C405JTGTDOEN    0   2.170   0.000  ppc405_0/PPC405_ADV_i/PPC405_ADV_i (C405JTGTDOEN)
     end scope: 'ppc405_0'
     begin scope: 'jtagppc_cntlr_inst'
    JTAGPPC:TDOTSPPC           0.000          jtagppc_cntlr_inst/single_ppc_connectivity.single_PPC405.JTAGPPC_i0
    ----------------------------------------
    Total                      2.170ns (2.170ns logic, 0.000ns route)
                                       (100.0% logic, 0.0% route)

=========================================================================


Total REAL time to Xst completion: 98.00 secs
Total CPU time to Xst completion: 97.04 secs
 
--> 


Total memory usage is 637096 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings : 1037 (   0 filtered)
Number of infos    :  187 (   0 filtered)

