{
  "Top": "hfilt",
  "RtlTop": "hfilt",
  "RtlPrefix": "",
  "RtlSubPrefix": "hfilt_",
  "SourceLanguage": "cpp",
  "HostMachineBits": "64",
  "FunctionProtocol": "ap_ctrl_none",
  "ResetStyle": "control",
  "Target": {
    "Family": "zynq",
    "Device": "xc7z020",
    "Package": "-clg400",
    "Speed": "-1",
    "Triple": "fpga64-xilinx-none"
  },
  "Args": {
    "src": {
      "index": "0",
      "direction": "in",
      "srcType": "stream<hls::axis<ap_uint<32>, 1, 1, 1, '8', false>, 0>&",
      "srcSize": "96",
      "hwRefs": [{
          "type": "interface",
          "interface": "src",
          "name": "",
          "usage": "data",
          "direction": "in"
        }]
    },
    "dst": {
      "index": "1",
      "direction": "out",
      "srcType": "stream<hls::axis<ap_uint<32>, 1, 1, 1, '8', false>, 0>&",
      "srcSize": "96",
      "hwRefs": [{
          "type": "interface",
          "interface": "dst",
          "name": "",
          "usage": "data",
          "direction": "out"
        }]
    }
  },
  "HlsSolution": {
    "FlowTarget": "vivado",
    "DirectiveTcl": ["set_directive_top hfilt -name hfilt"],
    "ProfileOption": "0",
    "ProfileType": "none",
    "KernelName": "hfilt"
  },
  "ClockInfo": {
    "ClockName": "ap_clk",
    "ClockPeriod": "10",
    "Uncertainty": "2.7",
    "IsCombinational": "0",
    "II": "6",
    "Latency": "5"
  },
  "Xdc": {"OocClocks": ["create_clock -name ap_clk -period 10.000 [get_ports ap_clk]"]},
  "Ipx": {
    "Vendor": "xilinx.com",
    "Library": "hls",
    "Name": "hfilt",
    "Version": "1.0",
    "DisplayName": "Hfilt",
    "Revision": "2113340005",
    "Description": "An IP generated by Vitis HLS",
    "Taxonomy": "\/VITIS_HLS_IP",
    "AutoFamilySupport": "",
    "ZipFile": "xilinx_com_hls_hfilt_1_0.zip"
  },
  "Files": {
    "CSource": ["..\/..\/..\/hfilt.cpp"],
    "Vhdl": [
      "impl\/vhdl\/hfilt_buffer_r_RAM_2P_LUTRAM_1R1W.vhd",
      "impl\/vhdl\/hfilt_mux_3_2_24_1_1.vhd",
      "impl\/vhdl\/hfilt_regslice_both.vhd",
      "impl\/vhdl\/hfilt_selection_0_ROM_AUTO_1R.vhd",
      "impl\/vhdl\/hfilt_selection_1_ROM_AUTO_1R.vhd",
      "impl\/vhdl\/hfilt_selection_2_ROM_AUTO_1R.vhd",
      "impl\/vhdl\/hfilt.vhd"
    ],
    "Verilog": [
      "impl\/verilog\/hfilt_buffer_r_RAM_2P_LUTRAM_1R1W.dat",
      "impl\/verilog\/hfilt_buffer_r_RAM_2P_LUTRAM_1R1W.v",
      "impl\/verilog\/hfilt_mux_3_2_24_1_1.v",
      "impl\/verilog\/hfilt_regslice_both.v",
      "impl\/verilog\/hfilt_selection_0_ROM_AUTO_1R.dat",
      "impl\/verilog\/hfilt_selection_0_ROM_AUTO_1R.v",
      "impl\/verilog\/hfilt_selection_1_ROM_AUTO_1R.dat",
      "impl\/verilog\/hfilt_selection_1_ROM_AUTO_1R.v",
      "impl\/verilog\/hfilt_selection_2_ROM_AUTO_1R.dat",
      "impl\/verilog\/hfilt_selection_2_ROM_AUTO_1R.v",
      "impl\/verilog\/hfilt.v"
    ],
    "IpMisc": ["impl\/misc\/logo.png"],
    "CsynthXml": "syn\/report\/csynth.xml",
    "DebugDir": ".debug",
    "KernelXml": ".autopilot\/db\/kernel.internal.xml",
    "Xo": "",
    "XoHlsDir": "",
    "ProtoInst": [".debug\/hfilt.protoinst"]
  },
  "SubcoreInfo": {
    "HasXpmMemory": false,
    "HasClockedDsp": false,
    "Ip": []
  },
  "Interfaces": {
    "ap_clk": {
      "type": "clock",
      "busTypeName": "clock",
      "mode": "slave",
      "busParams": {
        "ASSOCIATED_BUSIF": "src:dst",
        "ASSOCIATED_RESET": "ap_rst_n"
      },
      "portMap": {"ap_clk": "CLK"},
      "ports": ["ap_clk"]
    },
    "ap_rst_n": {
      "type": "reset",
      "busTypeName": "reset",
      "mode": "slave",
      "busParams": {"POLARITY": "ACTIVE_LOW"},
      "portMap": {"ap_rst_n": "RST"},
      "ports": ["ap_rst_n"]
    },
    "src": {
      "type": "axi4stream",
      "busTypeName": "axis",
      "mode": "slave",
      "dataWidth": "32",
      "portPrefix": "src_",
      "ports": [
        "src_TDATA",
        "src_TDEST",
        "src_TID",
        "src_TKEEP",
        "src_TLAST",
        "src_TREADY",
        "src_TSTRB",
        "src_TUSER",
        "src_TVALID"
      ],
      "constraints": [{
          "constraint_type": "pragma interface",
          "mode": "axis",
          "register_option": "0",
          "register_mode": "both",
          "argName": "src"
        }]
    },
    "dst": {
      "type": "axi4stream",
      "busTypeName": "axis",
      "mode": "master",
      "dataWidth": "32",
      "portPrefix": "dst_",
      "ports": [
        "dst_TDATA",
        "dst_TDEST",
        "dst_TID",
        "dst_TKEEP",
        "dst_TLAST",
        "dst_TREADY",
        "dst_TSTRB",
        "dst_TUSER",
        "dst_TVALID"
      ],
      "constraints": [{
          "constraint_type": "pragma interface",
          "mode": "axis",
          "register_option": "0",
          "register_mode": "both",
          "argName": "dst"
        }]
    }
  },
  "RtlPorts": {
    "ap_clk": {
      "dir": "in",
      "width": "1"
    },
    "ap_rst_n": {
      "dir": "in",
      "width": "1"
    },
    "src_TDATA": {
      "dir": "in",
      "width": "32"
    },
    "src_TVALID": {
      "dir": "in",
      "width": "1"
    },
    "src_TREADY": {
      "dir": "out",
      "width": "1"
    },
    "src_TDEST": {
      "dir": "in",
      "width": "1",
      "isVector": "true"
    },
    "src_TKEEP": {
      "dir": "in",
      "width": "4"
    },
    "src_TSTRB": {
      "dir": "in",
      "width": "4"
    },
    "src_TUSER": {
      "dir": "in",
      "width": "1",
      "isVector": "true"
    },
    "src_TLAST": {
      "dir": "in",
      "width": "1",
      "isVector": "true"
    },
    "src_TID": {
      "dir": "in",
      "width": "1",
      "isVector": "true"
    },
    "dst_TDATA": {
      "dir": "out",
      "width": "32"
    },
    "dst_TVALID": {
      "dir": "out",
      "width": "1"
    },
    "dst_TREADY": {
      "dir": "in",
      "width": "1"
    },
    "dst_TDEST": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "dst_TKEEP": {
      "dir": "out",
      "width": "4"
    },
    "dst_TSTRB": {
      "dir": "out",
      "width": "4"
    },
    "dst_TUSER": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "dst_TLAST": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "dst_TID": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    }
  },
  "ModuleInfo": {
    "Hierarchy": {"ModuleName": "hfilt"},
    "Info": {"hfilt": {
        "FunctionProtocol": "ap_ctrl_none",
        "isTaskLevelControl": "0",
        "isPipelined": "0",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      }},
    "Metrics": {"hfilt": {
        "Latency": {
          "LatencyBest": "5",
          "LatencyAvg": "5",
          "LatencyWorst": "5",
          "PipelineII": "6",
          "PipelineDepth": "",
          "PipelineType": "no"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "2.70",
          "Estimate": "7.156"
        },
        "Area": {
          "BRAM_18K": "0",
          "AVAIL_BRAM": "280",
          "UTIL_BRAM": "0",
          "FF": "689",
          "AVAIL_FF": "106400",
          "UTIL_FF": "~0",
          "LUT": "3033",
          "AVAIL_LUT": "53200",
          "UTIL_LUT": "5",
          "DSP": "0",
          "AVAIL_DSP": "220",
          "UTIL_DSP": "0",
          "URAM": "0",
          "AVAIL_URAM": "0",
          "UTIL_URAM": "0"
        }
      }}
  },
  "GenerateBdFiles": "0",
  "GenData": {
    "DataVersion": "0.2",
    "Time": "2023-12-15 15:25:30 CET",
    "ToolName": "vitis_hls",
    "ToolVersion": "2023.2"
  }
}
