<def f='llvm/llvm/lib/Target/AMDGPU/AMDGPUGenRegisterBankInfo.def' l='139' ll='146' type='const RegisterBankInfo::ValueMapping [5]'/>
<use f='llvm/llvm/lib/Target/AMDGPU/AMDGPUGenRegisterBankInfo.def' l='207' u='a' c='_ZN4llvm6AMDGPU25getValueMappingSGPR64OnlyEjj'/>
<use f='llvm/llvm/lib/Target/AMDGPU/AMDGPUGenRegisterBankInfo.def' l='210' u='a' c='_ZN4llvm6AMDGPU25getValueMappingSGPR64OnlyEjj'/>
<use f='llvm/llvm/lib/Target/AMDGPU/AMDGPUGenRegisterBankInfo.def' l='219' u='a' c='_ZN4llvm6AMDGPU22getValueMappingSplit64Ejj'/>
<use f='llvm/llvm/lib/Target/AMDGPU/AMDGPUGenRegisterBankInfo.def' l='222' u='a' c='_ZN4llvm6AMDGPU22getValueMappingSplit64Ejj'/>
<doc f='llvm/llvm/lib/Target/AMDGPU/AMDGPUGenRegisterBankInfo.def' l='137'>// For some instructions which can operate 64-bit only for the scalar
// version. Otherwise, these need to be split into 2 32-bit operations.</doc>
