#-----------------------------------------------------------
# Vivado v2017.4 (64-bit)
# SW Build 2086221 on Fri Dec 15 20:55:39 MST 2017
# IP Build 2085800 on Fri Dec 15 22:25:07 MST 2017
# Start of session at: Mon Dec 14 22:10:36 2020
# Process ID: 11284
# Current directory: C:/Users/xiao/Desktop/Vivado/rom/rom.runs/synth_1
# Command line: vivado.exe -log top.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source top.tcl
# Log file: C:/Users/xiao/Desktop/Vivado/rom/rom.runs/synth_1/top.vds
# Journal file: C:/Users/xiao/Desktop/Vivado/rom/rom.runs/synth_1\vivado.jou
#-----------------------------------------------------------
source top.tcl -notrace
Command: synth_design -top top -part xc7a35tcpg236-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 560 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 402.969 ; gain = 99.309
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'top' [C:/Users/xiao/Desktop/Vivado/rom/rom.srcs/sources_1/new/top.v:23]
INFO: [Synth 8-638] synthesizing module 'pc' [C:/Users/xiao/Desktop/Vivado/rom/rom.srcs/sources_1/new/pc.v:23]
INFO: [Synth 8-256] done synthesizing module 'pc' (1#1) [C:/Users/xiao/Desktop/Vivado/rom/rom.srcs/sources_1/new/pc.v:23]
INFO: [Synth 8-638] synthesizing module 'clk_div' [C:/Users/xiao/Desktop/Vivado/rom/rom.srcs/sources_1/new/div_clk.v:23]
	Parameter T1MS bound to: 50000000 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'clk_div' (2#1) [C:/Users/xiao/Desktop/Vivado/rom/rom.srcs/sources_1/new/div_clk.v:23]
INFO: [Synth 8-638] synthesizing module 'ins_rom' [C:/Users/xiao/Desktop/Vivado/rom/rom.runs/synth_1/.Xil/Vivado-11284-XIAOE822/realtime/ins_rom_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'ins_rom' (3#1) [C:/Users/xiao/Desktop/Vivado/rom/rom.runs/synth_1/.Xil/Vivado-11284-XIAOE822/realtime/ins_rom_stub.v:6]
WARNING: [Synth 8-350] instance 'rom' of module 'ins_rom' requires 5 connections, but only 3 given [C:/Users/xiao/Desktop/Vivado/rom/rom.srcs/sources_1/new/top.v:41]
INFO: [Synth 8-638] synthesizing module 'display' [C:/Users/xiao/Desktop/Vivado/rom/rom.srcs/sources_1/new/display.v:22]
INFO: [Synth 8-638] synthesizing module 'seg7' [C:/Users/xiao/Desktop/Vivado/rom/rom.srcs/sources_1/new/seg7.v:22]
INFO: [Synth 8-226] default block is never used [C:/Users/xiao/Desktop/Vivado/rom/rom.srcs/sources_1/new/seg7.v:28]
INFO: [Synth 8-256] done synthesizing module 'seg7' (4#1) [C:/Users/xiao/Desktop/Vivado/rom/rom.srcs/sources_1/new/seg7.v:22]
WARNING: [Synth 8-689] width (5) of port connection 'din' does not match port width (4) of module 'seg7' [C:/Users/xiao/Desktop/Vivado/rom/rom.srcs/sources_1/new/display.v:59]
INFO: [Synth 8-256] done synthesizing module 'display' (5#1) [C:/Users/xiao/Desktop/Vivado/rom/rom.srcs/sources_1/new/display.v:22]
INFO: [Synth 8-638] synthesizing module 'controller' [C:/Users/xiao/Desktop/Vivado/rom/rom.srcs/sources_1/new/controller.v:2]
INFO: [Synth 8-638] synthesizing module 'main_dec' [C:/Users/xiao/Desktop/Vivado/rom/rom.srcs/sources_1/new/main_decoder.v:2]
INFO: [Synth 8-256] done synthesizing module 'main_dec' (6#1) [C:/Users/xiao/Desktop/Vivado/rom/rom.srcs/sources_1/new/main_decoder.v:2]
INFO: [Synth 8-638] synthesizing module 'alu_dec' [C:/Users/xiao/Desktop/Vivado/rom/rom.srcs/sources_1/new/alu_decoder.v:2]
INFO: [Synth 8-256] done synthesizing module 'alu_dec' (7#1) [C:/Users/xiao/Desktop/Vivado/rom/rom.srcs/sources_1/new/alu_decoder.v:2]
INFO: [Synth 8-256] done synthesizing module 'controller' (8#1) [C:/Users/xiao/Desktop/Vivado/rom/rom.srcs/sources_1/new/controller.v:2]
WARNING: [Synth 8-350] instance 'main_controller' of module 'controller' requires 12 connections, but only 3 given [C:/Users/xiao/Desktop/Vivado/rom/rom.srcs/sources_1/new/top.v:43]
INFO: [Synth 8-256] done synthesizing module 'top' (9#1) [C:/Users/xiao/Desktop/Vivado/rom/rom.srcs/sources_1/new/top.v:23]
WARNING: [Synth 8-3331] design controller has unconnected port clk
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 455.102 ; gain = 151.441
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 455.102 ; gain = 151.441
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7a35tcpg236-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/Users/xiao/Desktop/Vivado/rom/rom.runs/synth_1/.Xil/Vivado-11284-XIAOE822/dcp1/ins_rom_in_context.xdc] for cell 'rom'
Finished Parsing XDC File [C:/Users/xiao/Desktop/Vivado/rom/rom.runs/synth_1/.Xil/Vivado-11284-XIAOE822/dcp1/ins_rom_in_context.xdc] for cell 'rom'
Parsing XDC File [C:/Users/xiao/Desktop/Vivado/rom/rom.srcs/constrs_1/new/contrainst.xdc]
Finished Parsing XDC File [C:/Users/xiao/Desktop/Vivado/rom/rom.srcs/constrs_1/new/contrainst.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/Users/xiao/Desktop/Vivado/rom/rom.srcs/constrs_1/new/contrainst.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/top_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/top_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.003 . Memory (MB): peak = 788.047 ; gain = 0.000
WARNING: [Timing 38-316] Clock period '20.000' specified during out-of-context synthesis of instance 'rom' at clock pin 'clka' is different from the actual clock period '10.000', this can lead to different synthesis results.
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:18 ; elapsed = 00:00:19 . Memory (MB): peak = 789.512 ; gain = 485.852
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a35tcpg236-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:18 ; elapsed = 00:00:19 . Memory (MB): peak = 789.512 ; gain = 485.852
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property DONT_TOUCH = true for rom. (constraint file  auto generated constraint, line ).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:18 ; elapsed = 00:00:19 . Memory (MB): peak = 789.512 ; gain = 485.852
---------------------------------------------------------------------------------
WARNING: [Synth 8-6014] Unused sequential element pc_val_reg was removed.  [C:/Users/xiao/Desktop/Vivado/rom/rom.srcs/sources_1/new/pc.v:29]
INFO: [Synth 8-5545] ROM "count" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "div_clk" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
WARNING: [Synth 8-6014] Unused sequential element count_reg was removed.  [C:/Users/xiao/Desktop/Vivado/rom/rom.srcs/sources_1/new/display.v:32]
INFO: [Synth 8-5546] ROM "control_output" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5587] ROM size for "alu_control_output" is below threshold of ROM address width. It will be mapped to LUTs
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:19 ; elapsed = 00:00:20 . Memory (MB): peak = 789.512 ; gain = 485.852
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 1     
	                4 Bit    Registers := 2     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   7 Input      9 Bit        Muxes := 1     
	   4 Input      4 Bit        Muxes := 2     
	   7 Input      3 Bit        Muxes := 1     
	   9 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module clk_div 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module display 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 2     
+---Muxes : 
	   4 Input      4 Bit        Muxes := 2     
Module main_dec 
Detailed RTL Component Info : 
+---Muxes : 
	   7 Input      9 Bit        Muxes := 1     
	   7 Input      3 Bit        Muxes := 1     
Module alu_dec 
Detailed RTL Component Info : 
+---Muxes : 
	   9 Input      3 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 90 (col length:60)
BRAMs: 100 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
INFO: [Synth 8-5545] ROM "divider/count" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "divider/div_clk" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5546] ROM "main_controller/main_decoder/control_output" won't be mapped to RAM because it is too sparse
WARNING: [Synth 8-6014] Unused sequential element pc_reg/pc_val_reg was removed.  [C:/Users/xiao/Desktop/Vivado/rom/rom.srcs/sources_1/new/pc.v:29]
WARNING: [Synth 8-6014] Unused sequential element display_digit/count_reg was removed.  [C:/Users/xiao/Desktop/Vivado/rom/rom.srcs/sources_1/new/display.v:32]
WARNING: [Synth 8-3917] design top has port led[1] driven by constant 0
WARNING: [Synth 8-3332] Sequential element (pc_reg/pc_val_reg[0]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (pc_reg/pc_val_reg[1]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (pc_reg/pc_val_reg[10]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (pc_reg/pc_val_reg[11]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (pc_reg/pc_val_reg[12]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (pc_reg/pc_val_reg[13]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (pc_reg/pc_val_reg[14]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (pc_reg/pc_val_reg[15]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (pc_reg/pc_val_reg[16]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (pc_reg/pc_val_reg[17]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (pc_reg/pc_val_reg[18]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (pc_reg/pc_val_reg[19]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (pc_reg/pc_val_reg[20]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (pc_reg/pc_val_reg[21]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (pc_reg/pc_val_reg[22]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (pc_reg/pc_val_reg[23]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (pc_reg/pc_val_reg[24]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (pc_reg/pc_val_reg[25]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (pc_reg/pc_val_reg[26]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (pc_reg/pc_val_reg[27]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (pc_reg/pc_val_reg[28]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (pc_reg/pc_val_reg[29]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (pc_reg/pc_val_reg[30]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (pc_reg/pc_val_reg[31]) is unused and will be removed from module top.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:20 ; elapsed = 00:00:21 . Memory (MB): peak = 789.512 ; gain = 485.852
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:29 ; elapsed = 00:00:30 . Memory (MB): peak = 789.512 ; gain = 485.852
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:29 ; elapsed = 00:00:31 . Memory (MB): peak = 804.594 ; gain = 500.934
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:29 ; elapsed = 00:00:31 . Memory (MB): peak = 805.418 ; gain = 501.758
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
CRITICAL WARNING: [Synth 8-4442] BlackBox module rom has unconnected pin wea[0]
CRITICAL WARNING: [Synth 8-4442] BlackBox module rom has unconnected pin dina[31]
CRITICAL WARNING: [Synth 8-4442] BlackBox module rom has unconnected pin dina[30]
CRITICAL WARNING: [Synth 8-4442] BlackBox module rom has unconnected pin dina[29]
CRITICAL WARNING: [Synth 8-4442] BlackBox module rom has unconnected pin dina[28]
CRITICAL WARNING: [Synth 8-4442] BlackBox module rom has unconnected pin dina[27]
CRITICAL WARNING: [Synth 8-4442] BlackBox module rom has unconnected pin dina[26]
CRITICAL WARNING: [Synth 8-4442] BlackBox module rom has unconnected pin dina[25]
CRITICAL WARNING: [Synth 8-4442] BlackBox module rom has unconnected pin dina[24]
CRITICAL WARNING: [Synth 8-4442] BlackBox module rom has unconnected pin dina[23]
CRITICAL WARNING: [Synth 8-4442] BlackBox module rom has unconnected pin dina[22]
CRITICAL WARNING: [Synth 8-4442] BlackBox module rom has unconnected pin dina[21]
CRITICAL WARNING: [Synth 8-4442] BlackBox module rom has unconnected pin dina[20]
CRITICAL WARNING: [Synth 8-4442] BlackBox module rom has unconnected pin dina[19]
CRITICAL WARNING: [Synth 8-4442] BlackBox module rom has unconnected pin dina[18]
CRITICAL WARNING: [Synth 8-4442] BlackBox module rom has unconnected pin dina[17]
CRITICAL WARNING: [Synth 8-4442] BlackBox module rom has unconnected pin dina[16]
CRITICAL WARNING: [Synth 8-4442] BlackBox module rom has unconnected pin dina[15]
CRITICAL WARNING: [Synth 8-4442] BlackBox module rom has unconnected pin dina[14]
CRITICAL WARNING: [Synth 8-4442] BlackBox module rom has unconnected pin dina[13]
CRITICAL WARNING: [Synth 8-4442] BlackBox module rom has unconnected pin dina[12]
CRITICAL WARNING: [Synth 8-4442] BlackBox module rom has unconnected pin dina[11]
CRITICAL WARNING: [Synth 8-4442] BlackBox module rom has unconnected pin dina[10]
CRITICAL WARNING: [Synth 8-4442] BlackBox module rom has unconnected pin dina[9]
CRITICAL WARNING: [Synth 8-4442] BlackBox module rom has unconnected pin dina[8]
CRITICAL WARNING: [Synth 8-4442] BlackBox module rom has unconnected pin dina[7]
CRITICAL WARNING: [Synth 8-4442] BlackBox module rom has unconnected pin dina[6]
CRITICAL WARNING: [Synth 8-4442] BlackBox module rom has unconnected pin dina[5]
CRITICAL WARNING: [Synth 8-4442] BlackBox module rom has unconnected pin dina[4]
CRITICAL WARNING: [Synth 8-4442] BlackBox module rom has unconnected pin dina[3]
CRITICAL WARNING: [Synth 8-4442] BlackBox module rom has unconnected pin dina[2]
CRITICAL WARNING: [Synth 8-4442] BlackBox module rom has unconnected pin dina[1]
CRITICAL WARNING: [Synth 8-4442] BlackBox module rom has unconnected pin dina[0]
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:30 ; elapsed = 00:00:31 . Memory (MB): peak = 805.418 ; gain = 501.758
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:30 ; elapsed = 00:00:32 . Memory (MB): peak = 805.418 ; gain = 501.758
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:30 ; elapsed = 00:00:32 . Memory (MB): peak = 805.418 ; gain = 501.758
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:30 ; elapsed = 00:00:32 . Memory (MB): peak = 805.418 ; gain = 501.758
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:30 ; elapsed = 00:00:32 . Memory (MB): peak = 805.418 ; gain = 501.758
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:30 ; elapsed = 00:00:32 . Memory (MB): peak = 805.418 ; gain = 501.758
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+--------------+----------+
|      |BlackBox name |Instances |
+------+--------------+----------+
|1     |ins_rom       |         1|
+------+--------------+----------+

Report Cell Usage: 
+------+--------+------+
|      |Cell    |Count |
+------+--------+------+
|1     |ins_rom |     1|
|2     |BUFG    |     1|
|3     |CARRY4  |    16|
|4     |LUT1    |     2|
|5     |LUT2    |     4|
|6     |LUT3    |     1|
|7     |LUT4    |    14|
|8     |LUT5    |     5|
|9     |LUT6    |    12|
|10    |FDCE    |    21|
|11    |FDRE    |    49|
|12    |IBUF    |     2|
|13    |OBUF    |    22|
+------+--------+------+

Report Instance Areas: 
+------+----------------+--------+------+
|      |Instance        |Module  |Cells |
+------+----------------+--------+------+
|1     |top             |        |   181|
|2     |  display_digit |display |    51|
|3     |    U4          |seg7    |     7|
|4     |  divider       |clk_div |    52|
|5     |  pc_reg        |pc      |    11|
+------+----------------+--------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:30 ; elapsed = 00:00:32 . Memory (MB): peak = 805.418 ; gain = 501.758
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 33 critical warnings and 29 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:17 ; elapsed = 00:00:25 . Memory (MB): peak = 805.418 ; gain = 167.348
Synthesis Optimization Complete : Time (s): cpu = 00:00:30 ; elapsed = 00:00:32 . Memory (MB): peak = 805.418 ; gain = 501.758
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 18 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
38 Infos, 34 Warnings, 33 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:32 ; elapsed = 00:00:36 . Memory (MB): peak = 805.418 ; gain = 513.270
INFO: [Common 17-1381] The checkpoint 'C:/Users/xiao/Desktop/Vivado/rom/rom.runs/synth_1/top.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file top_utilization_synth.rpt -pb top_utilization_synth.pb
report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.022 . Memory (MB): peak = 805.418 ; gain = 0.000
INFO: [Common 17-206] Exiting Vivado at Mon Dec 14 22:11:18 2020...
