
<html><head><title>How CDL Out Translates Global Signals?</title>
<meta name="Approver" content="Technical Publications" />
<meta name="Author" content="sumehta" />
<meta name="CreateDate" content="2020-09-20" />
<meta name="CreateTime" content="1600586872" />
<meta name="DataType" content="Manuals" />
<meta name="Description" content="" />
<meta name="DocTitle" content="CDL Out Task Assistant" />
<meta name="DocType" content="Getting Started" />
<meta name="FileTitle" content="How CDL Out Translates Global Signals?" />
<meta name="Keywords" content="" />
<meta name="topic_type" content="" />
<meta name="reference_type" content="" />
<meta name="prod_feature" content="" />
<meta name="prod_subfeature" content="" />
<meta name="new_topic" content="" />
<meta name="spotlight_topic" content="" />
<meta name="FileType" content="Chapter" />
<meta name="Keyword" content="cdloutta" />
<meta name="Language" content="English" />
<meta name="ModifiedDate" content="2020-09-20" />
<meta name="ModifiedTime" content="1600586872" />
<meta name="NextFile" content="Which_CDL_Formats_are_Generated_for_Primitive_Components_.html" />
<meta name="Group" content="" />
<meta name="Platform" content="Custom IC Design," />
<meta name="PrevFile" content="How_CDL_Out_Translates_Instances_of_Primitive_Devices_.html" />
<meta name="c_product" content="Virtuoso Layout Suite," />
<meta name="Product" content="Virtuoso Layout Suite," />
<meta name="ProductFamily" content="Virtuoso Layout Suite," />
<meta name="ProductVersion" content="ICADVM20.1" />
<meta name="RightsManagement" content="Copyright 2020 Cadence Design Systems Inc." />
<meta name="Title" content="CDL Out Task Assistant -- How CDL Out Translates Global Signals?" />
<meta name="Version" content="ICADVM20.1" />
<meta name="Renderer" content="WIKI" />
<meta name="SpaceKey" content="cdloutta" />
<meta name="confluence-version" content="6.13.3" />
<meta name="ecms-plugin-version" content="03.30.006" />

        
        <link href="styles/site.css" rel="stylesheet" type="text/css" />
        <meta content="text/html; charset=UTF-8" http-equiv="Content-Type" />
    

    </head><body style="background-color: #FFFFFF;"><!-- Begin Buttons --><header xmlns:html="http://www.w3.org/1999/xhtml"><div class="docHeadr">Product Documentation<img src="images/Cadence-Logo.jpg" /></div>
<nav class="blueHead"><ul><li><a class="content" href="cdlouttaTOC.html">Contents</a></li><li><a class="prev" href="How_CDL_Out_Translates_Instances_of_Primitive_Devices_.html" title="How_CDL_Out_Translates_Instances_of_Primitive_Devices_">How_CDL_Out_Translates_Instanc ...</a></li><li style="float: right;"><a class="viewPrint" href="cdloutta.pdf">View/Print PDF</a></li><li style="float: right;margin-right: 25px;"><a class="nextd" href="Which_CDL_Formats_are_Generated_for_Primitive_Components_.html" title="Which_CDL_Formats_are_Generated_for_Primitive_Components_">Which_CDL_Formats_are_Generate ...</a></li></ul></nav></header><!-- End Buttons --><div xmlns:html="http://www.w3.org/1999/xhtml" style="font-size:14px;line-height:1.42857142857;margin:20px 0 0 0;font-weight:bold;"><center>CDL Out Task Assistant<br />Product Version ICADVM20.1, October 2020</center></div>
<div xmlns:html="http://www.w3.org/1999/xhtml" style="margin-left:5%;">
<p></p>

<p></p>
<div id="main-header">
                    
                    
                                                <h1 style="margin: 4px 0 4px;"><span>How CDL Out Translates Global Signals?</span></h1>

                    
                </div>
<div class="wiki-content group" id="main-content">
                    
<p>CDL Out interprets a signal that ends with a <code>!</code> as a global signal. The signal name appears in the <code>.globa</code>l and <code>.pin</code> statements. If the global signal is associated with a component, the signal does not appear in the I/O signal list of a subcircuit definition.</p>

<p>Do not use global signals with a hierarchical input connector unless the schematic is the top-level block of the design. If you use the global signal with a hierarchical input connector, the signal appears in the I/O signal list of a subcircuit definition and creates warnings when you run LOGLVS. Assign wire or label connections directly to instances in the schematic (for example, when you use globals with components.)</p>

<p>For nmos, pmos, and cap devices in the Cadence Library, by default a substrate connection to power or ground is made in the netlist. To override the VDD and GND defaults for these connections, include the following declarations in the .simrc file:</p>

<p><code>hnlCDLNMOSBulkNetName=&quot;cvss!&quot;</code></p>

<p><code>hnlCDLPMOSBulkNetName=&quot;cvdd!&quot;</code></p>

<p><code>hnlCDLCAPBulkNetName=&quot;dvss!&quot;</code></p>

<p>In this example, <code>cvss</code> is the bulk connection for the nmos device, <code>cvdd</code> is the bulk connection for the pmos device, and <code>dvss</code> is the bulk connection for the cap device. The signals appear as <code>CVSS!</code>, <code>CVDD!</code>, and <code>DVSS!</code> in the netlist.</p>

<p>Just like in the schematic where the global signal names are suffixed with <code>!</code>, the global signal names in the output CDL netlist file also end with <code>!</code>.</p>
</div>
<br /><br /></div>
<footer xmlns:html="http://www.w3.org/1999/xhtml"><nav class="navigation"><b><em><a href="How_CDL_Out_Translates_Instances_of_Primitive_Devices_.html" id="prev" title="How_CDL_Out_Translates_Instances_of_Primitive_Devices_">How_CDL_Out_Translates_Instanc ...</a></em></b><b><em><a href="Which_CDL_Formats_are_Generated_for_Primitive_Components_.html" id="nex" title="Which_CDL_Formats_are_Generated_for_Primitive_Components_">Which_CDL_Formats_are_Generate ...</a></em></b></nav><div>
          For further assistance, contact <a href="https://support.cadence.com">Cadence Online Support</a>. Copyright &#169; 2020, <a href="https://www.cadence.com">Cadence Design Systems, Inc.</a> All rights reserved.
        </div>
</footer><br xmlns:html="http://www.w3.org/1999/xhtml" /></body></html>