#-----------------------------------------------------------
# Vivado v2018.1 (64-bit)
# SW Build 2188600 on Wed Apr  4 18:40:38 MDT 2018
# IP Build 2185939 on Wed Apr  4 20:55:05 MDT 2018
# Start of session at: Fri Dec 21 12:14:33 2018
# Process ID: 199612
# Current directory: D:/vivado/35T_lab3/project
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent200836 D:\vivado\35T_lab3\project\project_1.xpr
# Log file: D:/vivado/35T_lab3/project/vivado.log
# Journal file: D:/vivado/35T_lab3/project\vivado.jou
#-----------------------------------------------------------
start_gui
open_project D:/vivado/35T_lab3/project/project_1.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'F:/software/xilinx/Vivado/2018.1/data/ip'.
open_project: Time (s): cpu = 00:00:16 ; elapsed = 00:00:14 . Memory (MB): peak = 812.926 ; gain = 117.199
update_compile_order -fileset sources_1
launch_simulation
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/vivado/35T_lab3/project/project_1.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'F:/software/xilinx/Vivado/2018.1/data/xsim/ip/xsim_ip.ini' copied to run dir:'D:/vivado/35T_lab3/project/project_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'test_warpper' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/vivado/35T_lab3/project/project_1.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj test_warpper_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/35T_lab3/project/project_1.srcs/sources_1/new/axi_wrapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module axi_wrapper
INFO: [VRFC 10-2458] undeclared symbol awid, assumed default net type wire [D:/vivado/35T_lab3/project/project_1.srcs/sources_1/new/axi_wrapper.v:479]
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/35T_lab3/project/project_1.srcs/sim_1/new/test_warpper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module test_warpper
INFO: [VRFC 10-311] analyzing module wrapper_model
"xvhdl --incr --relax -prj test_warpper_vhdl.prj"
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/vivado/35T_lab3/project/project_1.sim/sim_1/behav/xsim'
Vivado Simulator 2018.1
Copyright 1986-1999, 2001-2017 Xilinx, Inc. All Rights Reserved.
Running: F:/software/xilinx/Vivado/2018.1/bin/unwrapped/win64.o/xelab.exe -wto c791423ef94145f2bff069b8ae028558 --incr --debug typical --relax --mt 2 -L blk_mem_gen_v8_3_6 -L axi_bram_ctrl_v4_0_14 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot test_warpper_behav xil_defaultlib.test_warpper xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 21 differs from formal bit length 32 for port addr [D:/vivado/35T_lab3/project/project_1.srcs/sim_1/new/test_warpper.v:277]
WARNING: [VRFC 10-278] actual bit length 1 differs from formal bit length 2 for port axi_wlock [D:/vivado/35T_lab3/project/project_1.srcs/sim_1/new/test_warpper.v:306]
WARNING: [VRFC 10-278] actual bit length 1 differs from formal bit length 2 for port axi_rlock [D:/vivado/35T_lab3/project/project_1.srcs/sim_1/new/test_warpper.v:329]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package ieee.std_logic_arith
Compiling package xpm.vcomponents
Compiling package axi_bram_ctrl_v4_0_14.axi_bram_ctrl_funcs
Compiling package ieee.vital_timing
Compiling package ieee.vital_primitives
Compiling package unisim.vpkg
Compiling package unisim.vcomponents
Compiling module xil_defaultlib.axi_wrapper(C_AXI_ADDR_WIDTH=20,...
Compiling module xil_defaultlib.wrapper_model
Compiling architecture implementation of entity axi_bram_ctrl_v4_0_14.wrap_brst [\wrap_brst(c_axi_addr_width=20,c...]
Compiling architecture muxcy_v of entity unisim.MUXCY [muxcy_default]
Compiling architecture muxcy_l_v of entity unisim.MUXCY_L [muxcy_l_default]
Compiling architecture xorcy_v of entity unisim.XORCY [xorcy_default]
Compiling architecture srl16e_v of entity unisim.SRL16E [\SRL16E(0,15)\]
Compiling architecture fdre_v of entity unisim.FDRE [fdre_default]
Compiling architecture fdr_v of entity unisim.FDR [fdr_default]
Compiling architecture imp of entity axi_bram_ctrl_v4_0_14.SRL_FIFO [\SRL_FIFO(c_data_bits=4,c_depth=...]
Compiling architecture implementation of entity axi_bram_ctrl_v4_0_14.wr_chnl [\wr_chnl(c_axi_addr_width=20,c_s...]
Compiling architecture implementation of entity axi_bram_ctrl_v4_0_14.rd_chnl [\rd_chnl(c_axi_addr_width=20,c_s...]
Compiling architecture implementation of entity axi_bram_ctrl_v4_0_14.full_axi [\full_axi(c_s_axi_addr_width=20,...]
Compiling architecture implementation of entity axi_bram_ctrl_v4_0_14.axi_bram_ctrl_top [\axi_bram_ctrl_top(c_bram_addr_w...]
Compiling module xpm.xpm_memory_base(MEMORY_SIZE=8388...
Compiling module xpm.xpm_memory_tdpram(MEMORY_SIZE=83...
Compiling architecture implementation of entity axi_bram_ctrl_v4_0_14.axi_bram_ctrl [\axi_bram_ctrl(c_bram_inst_mode=...]
Compiling architecture axi_bram_ctrl_0_arch of entity xil_defaultlib.axi_bram_ctrl_0 [axi_bram_ctrl_0_default]
Compiling module xil_defaultlib.test_warpper
Compiling module xil_defaultlib.glbl
Built simulation snapshot test_warpper_behav
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 875.547 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '6' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/vivado/35T_lab3/project/project_1.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "test_warpper_behav -key {Behavioral:sim_1:Functional:test_warpper} -tclbatch {test_warpper.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.1
Time resolution is 1 ps
source test_warpper.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 20us
Info: [XPM_MEMORY 20-2] MEMORY_INIT_FILE (none), MEMORY_INIT_PARAM together specify no memory initialization. Initial memory contents will be all 0's. test_warpper.axi_bram.U0.gint_inst.xpm_tdpram_mem_gen.xpm_memory_inst.xpm_memory_base_inst.config_drc  0
Time: 1 ps  Iteration: 0  Process: /test_warpper/axi_bram/U0/gint_inst/xpm_tdpram_mem_gen/xpm_memory_inst/xpm_memory_base_inst/Initial270_48  File: /wrk/2018.1/nightly/2018_04_04_2188600/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv
INFO: [USF-XSim-96] XSim completed. Design snapshot 'test_warpper_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 20us
launch_simulation: Time (s): cpu = 00:00:12 ; elapsed = 00:00:16 . Memory (MB): peak = 885.664 ; gain = 35.336
current_wave_config {Untitled 1}
Untitled 1
add_wave {{/test_warpper/axi_bram/U0/xpm_memory_inst/xpm_memory_base_inst/addra}} {{/test_warpper/axi_bram/U0/xpm_memory_inst/xpm_memory_base_inst/addrb}} 
current_wave_config {Untitled 1}
Untitled 1
add_wave {{/test_warpper/axi_bram/U0/xpm_memory_inst/xpm_memory_base_inst/wea}} {{/test_warpper/axi_bram/U0/xpm_memory_inst/xpm_memory_base_inst/web}} 
current_wave_config {Untitled 1*}
WARNING: [Wavedata 42-16] Error Unable to get wave configuration 'Untitled 1*'.
Untitled 1
add_wave {{/test_warpper/axi_bram/U0/xpm_memory_inst/xpm_memory_base_inst/douta}} {{/test_warpper/axi_bram/U0/xpm_memory_inst/xpm_memory_base_inst/doutb}} 
current_wave_config {Untitled 1*}
WARNING: [Wavedata 42-16] Error Unable to get wave configuration 'Untitled 1*'.
Untitled 1
add_wave {{/test_warpper/axi_bram/U0/xpm_memory_inst/xpm_memory_base_inst/dina}} {{/test_warpper/axi_bram/U0/xpm_memory_inst/xpm_memory_base_inst/dinb}} 
relaunch_sim
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/vivado/35T_lab3/project/project_1.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'F:/software/xilinx/Vivado/2018.1/data/xsim/ip/xsim_ip.ini' copied to run dir:'D:/vivado/35T_lab3/project/project_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'test_warpper' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/vivado/35T_lab3/project/project_1.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj test_warpper_vlog.prj"
"xvhdl --incr --relax -prj test_warpper_vhdl.prj"
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/vivado/35T_lab3/project/project_1.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/vivado/35T_lab3/project/project_1.sim/sim_1/behav/xsim'
Vivado Simulator 2018.1
Copyright 1986-1999, 2001-2017 Xilinx, Inc. All Rights Reserved.
Running: F:/software/xilinx/Vivado/2018.1/bin/unwrapped/win64.o/xelab.exe -wto c791423ef94145f2bff069b8ae028558 --incr --debug typical --relax --mt 2 -L blk_mem_gen_v8_3_6 -L axi_bram_ctrl_v4_0_14 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot test_warpper_behav xil_defaultlib.test_warpper xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 21 differs from formal bit length 32 for port addr [D:/vivado/35T_lab3/project/project_1.srcs/sim_1/new/test_warpper.v:277]
WARNING: [VRFC 10-278] actual bit length 1 differs from formal bit length 2 for port axi_wlock [D:/vivado/35T_lab3/project/project_1.srcs/sim_1/new/test_warpper.v:306]
WARNING: [VRFC 10-278] actual bit length 1 differs from formal bit length 2 for port axi_rlock [D:/vivado/35T_lab3/project/project_1.srcs/sim_1/new/test_warpper.v:329]
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
Vivado Simulator 2018.1
Time resolution is 1 ps
Info: [XPM_MEMORY 20-2] MEMORY_INIT_FILE (none), MEMORY_INIT_PARAM together specify no memory initialization. Initial memory contents will be all 0's. test_warpper.axi_bram.U0.gint_inst.xpm_tdpram_mem_gen.xpm_memory_inst.xpm_memory_base_inst.config_drc  0
Time: 1 ps  Iteration: 0  Process: /test_warpper/axi_bram/U0/gint_inst/xpm_tdpram_mem_gen/xpm_memory_inst/xpm_memory_base_inst/Initial270_48  File: /wrk/2018.1/nightly/2018_04_04_2188600/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv
relaunch_sim: Time (s): cpu = 00:00:04 ; elapsed = 00:00:11 . Memory (MB): peak = 921.461 ; gain = 0.000
relaunch_sim
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/vivado/35T_lab3/project/project_1.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'F:/software/xilinx/Vivado/2018.1/data/xsim/ip/xsim_ip.ini' copied to run dir:'D:/vivado/35T_lab3/project/project_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'test_warpper' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/vivado/35T_lab3/project/project_1.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj test_warpper_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/35T_lab3/project/project_1.srcs/sources_1/new/axi_wrapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module axi_wrapper
INFO: [VRFC 10-2458] undeclared symbol awid, assumed default net type wire [D:/vivado/35T_lab3/project/project_1.srcs/sources_1/new/axi_wrapper.v:479]
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/35T_lab3/project/project_1.srcs/sim_1/new/test_warpper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module test_warpper
INFO: [VRFC 10-311] analyzing module wrapper_model
"xvhdl --incr --relax -prj test_warpper_vhdl.prj"
INFO: [USF-XSim-69] 'compile' step finished in '4' seconds
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/vivado/35T_lab3/project/project_1.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/vivado/35T_lab3/project/project_1.sim/sim_1/behav/xsim'
Vivado Simulator 2018.1
Copyright 1986-1999, 2001-2017 Xilinx, Inc. All Rights Reserved.
Running: F:/software/xilinx/Vivado/2018.1/bin/unwrapped/win64.o/xelab.exe -wto c791423ef94145f2bff069b8ae028558 --incr --debug typical --relax --mt 2 -L blk_mem_gen_v8_3_6 -L axi_bram_ctrl_v4_0_14 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot test_warpper_behav xil_defaultlib.test_warpper xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 21 differs from formal bit length 32 for port addr [D:/vivado/35T_lab3/project/project_1.srcs/sim_1/new/test_warpper.v:277]
WARNING: [VRFC 10-278] actual bit length 1 differs from formal bit length 2 for port axi_wlock [D:/vivado/35T_lab3/project/project_1.srcs/sim_1/new/test_warpper.v:306]
WARNING: [VRFC 10-278] actual bit length 1 differs from formal bit length 2 for port axi_rlock [D:/vivado/35T_lab3/project/project_1.srcs/sim_1/new/test_warpper.v:329]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package ieee.std_logic_arith
Compiling package xpm.vcomponents
Compiling package axi_bram_ctrl_v4_0_14.axi_bram_ctrl_funcs
Compiling package ieee.vital_timing
Compiling package ieee.vital_primitives
Compiling package unisim.vpkg
Compiling package unisim.vcomponents
Compiling module xil_defaultlib.axi_wrapper(C_AXI_ADDR_WIDTH=20,...
Compiling module xil_defaultlib.wrapper_model
Compiling architecture implementation of entity axi_bram_ctrl_v4_0_14.wrap_brst [\wrap_brst(c_axi_addr_width=20,c...]
Compiling architecture muxcy_v of entity unisim.MUXCY [muxcy_default]
Compiling architecture muxcy_l_v of entity unisim.MUXCY_L [muxcy_l_default]
Compiling architecture xorcy_v of entity unisim.XORCY [xorcy_default]
Compiling architecture srl16e_v of entity unisim.SRL16E [\SRL16E(0,15)\]
Compiling architecture fdre_v of entity unisim.FDRE [fdre_default]
Compiling architecture fdr_v of entity unisim.FDR [fdr_default]
Compiling architecture imp of entity axi_bram_ctrl_v4_0_14.SRL_FIFO [\SRL_FIFO(c_data_bits=4,c_depth=...]
Compiling architecture implementation of entity axi_bram_ctrl_v4_0_14.wr_chnl [\wr_chnl(c_axi_addr_width=20,c_s...]
Compiling architecture implementation of entity axi_bram_ctrl_v4_0_14.rd_chnl [\rd_chnl(c_axi_addr_width=20,c_s...]
Compiling architecture implementation of entity axi_bram_ctrl_v4_0_14.full_axi [\full_axi(c_s_axi_addr_width=20,...]
Compiling architecture implementation of entity axi_bram_ctrl_v4_0_14.axi_bram_ctrl_top [\axi_bram_ctrl_top(c_bram_addr_w...]
Compiling module xpm.xpm_memory_base(MEMORY_SIZE=8388...
Compiling module xpm.xpm_memory_tdpram(MEMORY_SIZE=83...
Compiling architecture implementation of entity axi_bram_ctrl_v4_0_14.axi_bram_ctrl [\axi_bram_ctrl(c_bram_inst_mode=...]
Compiling architecture axi_bram_ctrl_0_arch of entity xil_defaultlib.axi_bram_ctrl_0 [axi_bram_ctrl_0_default]
Compiling module xil_defaultlib.test_warpper
Compiling module xil_defaultlib.glbl
Built simulation snapshot test_warpper_behav
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 921.461 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '5' seconds
launch_simulation: Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 921.461 ; gain = 0.000
Vivado Simulator 2018.1
Time resolution is 1 ps
Info: [XPM_MEMORY 20-2] MEMORY_INIT_FILE (none), MEMORY_INIT_PARAM together specify no memory initialization. Initial memory contents will be all 0's. test_warpper.axi_bram.U0.gint_inst.xpm_tdpram_mem_gen.xpm_memory_inst.xpm_memory_base_inst.config_drc  0
Time: 1 ps  Iteration: 0  Process: /test_warpper/axi_bram/U0/gint_inst/xpm_tdpram_mem_gen/xpm_memory_inst/xpm_memory_base_inst/Initial270_48  File: /wrk/2018.1/nightly/2018_04_04_2188600/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv
relaunch_sim: Time (s): cpu = 00:00:04 ; elapsed = 00:00:13 . Memory (MB): peak = 921.461 ; gain = 0.000
current_wave_config {Untitled 1*}
WARNING: [Wavedata 42-16] Error Unable to get wave configuration 'Untitled 1*'.
Untitled 1
add_wave {{/test_warpper/u_wrapper_model}} 
relaunch_sim
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/vivado/35T_lab3/project/project_1.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'F:/software/xilinx/Vivado/2018.1/data/xsim/ip/xsim_ip.ini' copied to run dir:'D:/vivado/35T_lab3/project/project_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'test_warpper' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/vivado/35T_lab3/project/project_1.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj test_warpper_vlog.prj"
"xvhdl --incr --relax -prj test_warpper_vhdl.prj"
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/vivado/35T_lab3/project/project_1.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/vivado/35T_lab3/project/project_1.sim/sim_1/behav/xsim'
Vivado Simulator 2018.1
Copyright 1986-1999, 2001-2017 Xilinx, Inc. All Rights Reserved.
Running: F:/software/xilinx/Vivado/2018.1/bin/unwrapped/win64.o/xelab.exe -wto c791423ef94145f2bff069b8ae028558 --incr --debug typical --relax --mt 2 -L blk_mem_gen_v8_3_6 -L axi_bram_ctrl_v4_0_14 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot test_warpper_behav xil_defaultlib.test_warpper xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 21 differs from formal bit length 32 for port addr [D:/vivado/35T_lab3/project/project_1.srcs/sim_1/new/test_warpper.v:277]
WARNING: [VRFC 10-278] actual bit length 1 differs from formal bit length 2 for port axi_wlock [D:/vivado/35T_lab3/project/project_1.srcs/sim_1/new/test_warpper.v:306]
WARNING: [VRFC 10-278] actual bit length 1 differs from formal bit length 2 for port axi_rlock [D:/vivado/35T_lab3/project/project_1.srcs/sim_1/new/test_warpper.v:329]
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
Vivado Simulator 2018.1
Time resolution is 1 ps
Info: [XPM_MEMORY 20-2] MEMORY_INIT_FILE (none), MEMORY_INIT_PARAM together specify no memory initialization. Initial memory contents will be all 0's. test_warpper.axi_bram.U0.gint_inst.xpm_tdpram_mem_gen.xpm_memory_inst.xpm_memory_base_inst.config_drc  0
Time: 1 ps  Iteration: 0  Process: /test_warpper/axi_bram/U0/gint_inst/xpm_tdpram_mem_gen/xpm_memory_inst/xpm_memory_base_inst/Initial270_48  File: /wrk/2018.1/nightly/2018_04_04_2188600/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv
relaunch_sim: Time (s): cpu = 00:00:03 ; elapsed = 00:00:11 . Memory (MB): peak = 930.969 ; gain = 4.902
relaunch_sim
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/vivado/35T_lab3/project/project_1.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'F:/software/xilinx/Vivado/2018.1/data/xsim/ip/xsim_ip.ini' copied to run dir:'D:/vivado/35T_lab3/project/project_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'test_warpper' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/vivado/35T_lab3/project/project_1.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj test_warpper_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/35T_lab3/project/project_1.srcs/sources_1/new/axi_wrapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module axi_wrapper
INFO: [VRFC 10-2458] undeclared symbol awid, assumed default net type wire [D:/vivado/35T_lab3/project/project_1.srcs/sources_1/new/axi_wrapper.v:479]
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/35T_lab3/project/project_1.srcs/sim_1/new/test_warpper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module test_warpper
INFO: [VRFC 10-311] analyzing module wrapper_model
"xvhdl --incr --relax -prj test_warpper_vhdl.prj"
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/vivado/35T_lab3/project/project_1.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/vivado/35T_lab3/project/project_1.sim/sim_1/behav/xsim'
Vivado Simulator 2018.1
Copyright 1986-1999, 2001-2017 Xilinx, Inc. All Rights Reserved.
Running: F:/software/xilinx/Vivado/2018.1/bin/unwrapped/win64.o/xelab.exe -wto c791423ef94145f2bff069b8ae028558 --incr --debug typical --relax --mt 2 -L blk_mem_gen_v8_3_6 -L axi_bram_ctrl_v4_0_14 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot test_warpper_behav xil_defaultlib.test_warpper xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 21 differs from formal bit length 20 for port addr [D:/vivado/35T_lab3/project/project_1.srcs/sim_1/new/test_warpper.v:277]
WARNING: [VRFC 10-278] actual bit length 1 differs from formal bit length 2 for port axi_wlock [D:/vivado/35T_lab3/project/project_1.srcs/sim_1/new/test_warpper.v:306]
WARNING: [VRFC 10-278] actual bit length 1 differs from formal bit length 2 for port axi_rlock [D:/vivado/35T_lab3/project/project_1.srcs/sim_1/new/test_warpper.v:329]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package ieee.std_logic_arith
Compiling package xpm.vcomponents
Compiling package axi_bram_ctrl_v4_0_14.axi_bram_ctrl_funcs
Compiling package ieee.vital_timing
Compiling package ieee.vital_primitives
Compiling package unisim.vpkg
Compiling package unisim.vcomponents
Compiling module xil_defaultlib.axi_wrapper(C_AXI_ADDR_WIDTH=20,...
Compiling module xil_defaultlib.wrapper_model
Compiling architecture implementation of entity axi_bram_ctrl_v4_0_14.wrap_brst [\wrap_brst(c_axi_addr_width=20,c...]
Compiling architecture muxcy_v of entity unisim.MUXCY [muxcy_default]
Compiling architecture muxcy_l_v of entity unisim.MUXCY_L [muxcy_l_default]
Compiling architecture xorcy_v of entity unisim.XORCY [xorcy_default]
Compiling architecture srl16e_v of entity unisim.SRL16E [\SRL16E(0,15)\]
Compiling architecture fdre_v of entity unisim.FDRE [fdre_default]
Compiling architecture fdr_v of entity unisim.FDR [fdr_default]
Compiling architecture imp of entity axi_bram_ctrl_v4_0_14.SRL_FIFO [\SRL_FIFO(c_data_bits=4,c_depth=...]
Compiling architecture implementation of entity axi_bram_ctrl_v4_0_14.wr_chnl [\wr_chnl(c_axi_addr_width=20,c_s...]
Compiling architecture implementation of entity axi_bram_ctrl_v4_0_14.rd_chnl [\rd_chnl(c_axi_addr_width=20,c_s...]
Compiling architecture implementation of entity axi_bram_ctrl_v4_0_14.full_axi [\full_axi(c_s_axi_addr_width=20,...]
Compiling architecture implementation of entity axi_bram_ctrl_v4_0_14.axi_bram_ctrl_top [\axi_bram_ctrl_top(c_bram_addr_w...]
Compiling module xpm.xpm_memory_base(MEMORY_SIZE=8388...
Compiling module xpm.xpm_memory_tdpram(MEMORY_SIZE=83...
Compiling architecture implementation of entity axi_bram_ctrl_v4_0_14.axi_bram_ctrl [\axi_bram_ctrl(c_bram_inst_mode=...]
Compiling architecture axi_bram_ctrl_0_arch of entity xil_defaultlib.axi_bram_ctrl_0 [axi_bram_ctrl_0_default]
Compiling module xil_defaultlib.test_warpper
Compiling module xil_defaultlib.glbl
Built simulation snapshot test_warpper_behav
run_program: Time (s): cpu = 00:00:02 ; elapsed = 00:00:05 . Memory (MB): peak = 937.836 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '5' seconds
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:05 . Memory (MB): peak = 937.836 ; gain = 0.000
Vivado Simulator 2018.1
Time resolution is 1 ps
Info: [XPM_MEMORY 20-2] MEMORY_INIT_FILE (none), MEMORY_INIT_PARAM together specify no memory initialization. Initial memory contents will be all 0's. test_warpper.axi_bram.U0.gint_inst.xpm_tdpram_mem_gen.xpm_memory_inst.xpm_memory_base_inst.config_drc  0
Time: 1 ps  Iteration: 0  Process: /test_warpper/axi_bram/U0/gint_inst/xpm_tdpram_mem_gen/xpm_memory_inst/xpm_memory_base_inst/Initial270_48  File: /wrk/2018.1/nightly/2018_04_04_2188600/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv
relaunch_sim: Time (s): cpu = 00:00:04 ; elapsed = 00:00:13 . Memory (MB): peak = 937.836 ; gain = 5.266
current_wave_config {Untitled 1*}
WARNING: [Wavedata 42-16] Error Unable to get wave configuration 'Untitled 1*'.
Untitled 1
add_wave {{/test_warpper/u_wrapper_model/u_axi_warpper}} 
relaunch_sim
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/vivado/35T_lab3/project/project_1.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'F:/software/xilinx/Vivado/2018.1/data/xsim/ip/xsim_ip.ini' copied to run dir:'D:/vivado/35T_lab3/project/project_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'test_warpper' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/vivado/35T_lab3/project/project_1.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj test_warpper_vlog.prj"
"xvhdl --incr --relax -prj test_warpper_vhdl.prj"
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/vivado/35T_lab3/project/project_1.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/vivado/35T_lab3/project/project_1.sim/sim_1/behav/xsim'
Vivado Simulator 2018.1
Copyright 1986-1999, 2001-2017 Xilinx, Inc. All Rights Reserved.
Running: F:/software/xilinx/Vivado/2018.1/bin/unwrapped/win64.o/xelab.exe -wto c791423ef94145f2bff069b8ae028558 --incr --debug typical --relax --mt 2 -L blk_mem_gen_v8_3_6 -L axi_bram_ctrl_v4_0_14 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot test_warpper_behav xil_defaultlib.test_warpper xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 21 differs from formal bit length 20 for port addr [D:/vivado/35T_lab3/project/project_1.srcs/sim_1/new/test_warpper.v:277]
WARNING: [VRFC 10-278] actual bit length 1 differs from formal bit length 2 for port axi_wlock [D:/vivado/35T_lab3/project/project_1.srcs/sim_1/new/test_warpper.v:306]
WARNING: [VRFC 10-278] actual bit length 1 differs from formal bit length 2 for port axi_rlock [D:/vivado/35T_lab3/project/project_1.srcs/sim_1/new/test_warpper.v:329]
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
Vivado Simulator 2018.1
Time resolution is 1 ps
Info: [XPM_MEMORY 20-2] MEMORY_INIT_FILE (none), MEMORY_INIT_PARAM together specify no memory initialization. Initial memory contents will be all 0's. test_warpper.axi_bram.U0.gint_inst.xpm_tdpram_mem_gen.xpm_memory_inst.xpm_memory_base_inst.config_drc  0
Time: 1 ps  Iteration: 0  Process: /test_warpper/axi_bram/U0/gint_inst/xpm_tdpram_mem_gen/xpm_memory_inst/xpm_memory_base_inst/Initial270_48  File: /wrk/2018.1/nightly/2018_04_04_2188600/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv
relaunch_sim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:10 . Memory (MB): peak = 953.484 ; gain = 13.547
current_wave_config {Untitled 1*}
WARNING: [Wavedata 42-16] Error Unable to get wave configuration 'Untitled 1*'.
Untitled 1
add_wave {{/test_warpper/u_wrapper_model/u_axi_warpper/wrdata_r1}} 
current_wave_config {Untitled 1*}
WARNING: [Wavedata 42-16] Error Unable to get wave configuration 'Untitled 1*'.
Untitled 1
add_wave {{/test_warpper/u_wrapper_model/u_axi_warpper/wrdata_r2}} 
current_wave_config {Untitled 1*}
WARNING: [Wavedata 42-16] Error Unable to get wave configuration 'Untitled 1*'.
Untitled 1
add_wave {{/test_warpper/u_wrapper_model/u_axi_warpper/axi_wd_data}} 
current_wave_config {Untitled 1*}
WARNING: [Wavedata 42-16] Error Unable to get wave configuration 'Untitled 1*'.
Untitled 1
add_wave {{/test_warpper/u_wrapper_model/u_axi_warpper/axi_wd_wready}} 
current_wave_config {Untitled 1*}
WARNING: [Wavedata 42-16] Error Unable to get wave configuration 'Untitled 1*'.
Untitled 1
add_wave {{/test_warpper/u_wrapper_model/u_axi_warpper/wstate}} 
current_wave_config {Untitled 1*}
WARNING: [Wavedata 42-16] Error Unable to get wave configuration 'Untitled 1*'.
Untitled 1
add_wave {{/test_warpper/u_wrapper_model/u_axi_warpper/next_wstate}} 
current_wave_config {Untitled 1*}
WARNING: [Wavedata 42-16] Error Unable to get wave configuration 'Untitled 1*'.
Untitled 1
add_wave {{/test_warpper/u_wrapper_model/u_axi_warpper/wrdata_mux_ctrl}} 
relaunch_sim
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/vivado/35T_lab3/project/project_1.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'F:/software/xilinx/Vivado/2018.1/data/xsim/ip/xsim_ip.ini' copied to run dir:'D:/vivado/35T_lab3/project/project_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'test_warpper' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/vivado/35T_lab3/project/project_1.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj test_warpper_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/35T_lab3/project/project_1.srcs/sources_1/new/axi_wrapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module axi_wrapper
INFO: [VRFC 10-2458] undeclared symbol awid, assumed default net type wire [D:/vivado/35T_lab3/project/project_1.srcs/sources_1/new/axi_wrapper.v:479]
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/35T_lab3/project/project_1.srcs/sim_1/new/test_warpper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module test_warpper
INFO: [VRFC 10-311] analyzing module wrapper_model
"xvhdl --incr --relax -prj test_warpper_vhdl.prj"
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:05 . Memory (MB): peak = 958.609 ; gain = 0.000
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/vivado/35T_lab3/project/project_1.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/vivado/35T_lab3/project/project_1.sim/sim_1/behav/xsim'
Vivado Simulator 2018.1
Copyright 1986-1999, 2001-2017 Xilinx, Inc. All Rights Reserved.
Running: F:/software/xilinx/Vivado/2018.1/bin/unwrapped/win64.o/xelab.exe -wto c791423ef94145f2bff069b8ae028558 --incr --debug typical --relax --mt 2 -L blk_mem_gen_v8_3_6 -L axi_bram_ctrl_v4_0_14 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot test_warpper_behav xil_defaultlib.test_warpper xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 21 differs from formal bit length 20 for port addr [D:/vivado/35T_lab3/project/project_1.srcs/sim_1/new/test_warpper.v:277]
WARNING: [VRFC 10-278] actual bit length 1 differs from formal bit length 2 for port axi_wlock [D:/vivado/35T_lab3/project/project_1.srcs/sim_1/new/test_warpper.v:306]
WARNING: [VRFC 10-278] actual bit length 1 differs from formal bit length 2 for port axi_rlock [D:/vivado/35T_lab3/project/project_1.srcs/sim_1/new/test_warpper.v:329]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package ieee.std_logic_arith
Compiling package xpm.vcomponents
Compiling package axi_bram_ctrl_v4_0_14.axi_bram_ctrl_funcs
Compiling package ieee.vital_timing
Compiling package ieee.vital_primitives
Compiling package unisim.vpkg
Compiling package unisim.vcomponents
Compiling module xil_defaultlib.axi_wrapper(C_AXI_ADDR_WIDTH=20,...
Compiling module xil_defaultlib.wrapper_model
Compiling architecture implementation of entity axi_bram_ctrl_v4_0_14.wrap_brst [\wrap_brst(c_axi_addr_width=20,c...]
Compiling architecture muxcy_v of entity unisim.MUXCY [muxcy_default]
Compiling architecture muxcy_l_v of entity unisim.MUXCY_L [muxcy_l_default]
Compiling architecture xorcy_v of entity unisim.XORCY [xorcy_default]
Compiling architecture srl16e_v of entity unisim.SRL16E [\SRL16E(0,15)\]
Compiling architecture fdre_v of entity unisim.FDRE [fdre_default]
Compiling architecture fdr_v of entity unisim.FDR [fdr_default]
Compiling architecture imp of entity axi_bram_ctrl_v4_0_14.SRL_FIFO [\SRL_FIFO(c_data_bits=4,c_depth=...]
Compiling architecture implementation of entity axi_bram_ctrl_v4_0_14.wr_chnl [\wr_chnl(c_axi_addr_width=20,c_s...]
Compiling architecture implementation of entity axi_bram_ctrl_v4_0_14.rd_chnl [\rd_chnl(c_axi_addr_width=20,c_s...]
Compiling architecture implementation of entity axi_bram_ctrl_v4_0_14.full_axi [\full_axi(c_s_axi_addr_width=20,...]
Compiling architecture implementation of entity axi_bram_ctrl_v4_0_14.axi_bram_ctrl_top [\axi_bram_ctrl_top(c_bram_addr_w...]
Compiling module xpm.xpm_memory_base(MEMORY_SIZE=8388...
Compiling module xpm.xpm_memory_tdpram(MEMORY_SIZE=83...
Compiling architecture implementation of entity axi_bram_ctrl_v4_0_14.axi_bram_ctrl [\axi_bram_ctrl(c_bram_inst_mode=...]
Compiling architecture axi_bram_ctrl_0_arch of entity xil_defaultlib.axi_bram_ctrl_0 [axi_bram_ctrl_0_default]
Compiling module xil_defaultlib.test_warpper
Compiling module xil_defaultlib.glbl
Built simulation snapshot test_warpper_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '5' seconds
Vivado Simulator 2018.1
Time resolution is 1 ps
Info: [XPM_MEMORY 20-2] MEMORY_INIT_FILE (none), MEMORY_INIT_PARAM together specify no memory initialization. Initial memory contents will be all 0's. test_warpper.axi_bram.U0.gint_inst.xpm_tdpram_mem_gen.xpm_memory_inst.xpm_memory_base_inst.config_drc  0
Time: 1 ps  Iteration: 0  Process: /test_warpper/axi_bram/U0/gint_inst/xpm_tdpram_mem_gen/xpm_memory_inst/xpm_memory_base_inst/Initial270_48  File: /wrk/2018.1/nightly/2018_04_04_2188600/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv
relaunch_sim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:13 . Memory (MB): peak = 958.871 ; gain = 0.262
current_wave_config {Untitled 1*}
WARNING: [Wavedata 42-16] Error Unable to get wave configuration 'Untitled 1*'.
Untitled 1
add_wave {{/test_warpper/u_wrapper_model/u_axi_warpper/wrdata_cmptd_r}} 
relaunch_sim
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/vivado/35T_lab3/project/project_1.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'F:/software/xilinx/Vivado/2018.1/data/xsim/ip/xsim_ip.ini' copied to run dir:'D:/vivado/35T_lab3/project/project_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'test_warpper' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/vivado/35T_lab3/project/project_1.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj test_warpper_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/35T_lab3/project/project_1.srcs/sources_1/new/axi_wrapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module axi_wrapper
INFO: [VRFC 10-2458] undeclared symbol awid, assumed default net type wire [D:/vivado/35T_lab3/project/project_1.srcs/sources_1/new/axi_wrapper.v:479]
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/35T_lab3/project/project_1.srcs/sim_1/new/test_warpper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module test_warpper
INFO: [VRFC 10-311] analyzing module wrapper_model
"xvhdl --incr --relax -prj test_warpper_vhdl.prj"
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 963.145 ; gain = 0.000
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/vivado/35T_lab3/project/project_1.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/vivado/35T_lab3/project/project_1.sim/sim_1/behav/xsim'
Vivado Simulator 2018.1
Copyright 1986-1999, 2001-2017 Xilinx, Inc. All Rights Reserved.
Running: F:/software/xilinx/Vivado/2018.1/bin/unwrapped/win64.o/xelab.exe -wto c791423ef94145f2bff069b8ae028558 --incr --debug typical --relax --mt 2 -L blk_mem_gen_v8_3_6 -L axi_bram_ctrl_v4_0_14 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot test_warpper_behav xil_defaultlib.test_warpper xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 21 differs from formal bit length 20 for port addr [D:/vivado/35T_lab3/project/project_1.srcs/sim_1/new/test_warpper.v:277]
WARNING: [VRFC 10-278] actual bit length 1 differs from formal bit length 2 for port axi_wlock [D:/vivado/35T_lab3/project/project_1.srcs/sim_1/new/test_warpper.v:306]
WARNING: [VRFC 10-278] actual bit length 1 differs from formal bit length 2 for port axi_rlock [D:/vivado/35T_lab3/project/project_1.srcs/sim_1/new/test_warpper.v:329]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package ieee.std_logic_arith
Compiling package xpm.vcomponents
Compiling package axi_bram_ctrl_v4_0_14.axi_bram_ctrl_funcs
Compiling package ieee.vital_timing
Compiling package ieee.vital_primitives
Compiling package unisim.vpkg
Compiling package unisim.vcomponents
Compiling module xil_defaultlib.axi_wrapper(C_AXI_ADDR_WIDTH=20,...
Compiling module xil_defaultlib.wrapper_model
Compiling architecture implementation of entity axi_bram_ctrl_v4_0_14.wrap_brst [\wrap_brst(c_axi_addr_width=20,c...]
Compiling architecture muxcy_v of entity unisim.MUXCY [muxcy_default]
Compiling architecture muxcy_l_v of entity unisim.MUXCY_L [muxcy_l_default]
Compiling architecture xorcy_v of entity unisim.XORCY [xorcy_default]
Compiling architecture srl16e_v of entity unisim.SRL16E [\SRL16E(0,15)\]
Compiling architecture fdre_v of entity unisim.FDRE [fdre_default]
Compiling architecture fdr_v of entity unisim.FDR [fdr_default]
Compiling architecture imp of entity axi_bram_ctrl_v4_0_14.SRL_FIFO [\SRL_FIFO(c_data_bits=4,c_depth=...]
Compiling architecture implementation of entity axi_bram_ctrl_v4_0_14.wr_chnl [\wr_chnl(c_axi_addr_width=20,c_s...]
Compiling architecture implementation of entity axi_bram_ctrl_v4_0_14.rd_chnl [\rd_chnl(c_axi_addr_width=20,c_s...]
Compiling architecture implementation of entity axi_bram_ctrl_v4_0_14.full_axi [\full_axi(c_s_axi_addr_width=20,...]
Compiling architecture implementation of entity axi_bram_ctrl_v4_0_14.axi_bram_ctrl_top [\axi_bram_ctrl_top(c_bram_addr_w...]
Compiling module xpm.xpm_memory_base(MEMORY_SIZE=8388...
Compiling module xpm.xpm_memory_tdpram(MEMORY_SIZE=83...
Compiling architecture implementation of entity axi_bram_ctrl_v4_0_14.axi_bram_ctrl [\axi_bram_ctrl(c_bram_inst_mode=...]
Compiling architecture axi_bram_ctrl_0_arch of entity xil_defaultlib.axi_bram_ctrl_0 [axi_bram_ctrl_0_default]
Compiling module xil_defaultlib.test_warpper
Compiling module xil_defaultlib.glbl
Built simulation snapshot test_warpper_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '5' seconds
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:05 . Memory (MB): peak = 963.145 ; gain = 0.000
Vivado Simulator 2018.1
Time resolution is 1 ps
Info: [XPM_MEMORY 20-2] MEMORY_INIT_FILE (none), MEMORY_INIT_PARAM together specify no memory initialization. Initial memory contents will be all 0's. test_warpper.axi_bram.U0.gint_inst.xpm_tdpram_mem_gen.xpm_memory_inst.xpm_memory_base_inst.config_drc  0
Time: 1 ps  Iteration: 0  Process: /test_warpper/axi_bram/U0/gint_inst/xpm_tdpram_mem_gen/xpm_memory_inst/xpm_memory_base_inst/Initial270_48  File: /wrk/2018.1/nightly/2018_04_04_2188600/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv
relaunch_sim: Time (s): cpu = 00:00:03 ; elapsed = 00:00:15 . Memory (MB): peak = 963.145 ; gain = 0.000
current_wave_config {Untitled 1*}
WARNING: [Wavedata 42-16] Error Unable to get wave configuration 'Untitled 1*'.
Untitled 1
add_wave {{/test_warpper/u_wrapper_model/u_axi_warpper/axi_rready}} 
current_wave_config {Untitled 1*}
WARNING: [Wavedata 42-16] Error Unable to get wave configuration 'Untitled 1*'.
Untitled 1
add_wave {{/test_warpper/u_wrapper_model/u_axi_warpper/axi_rvalid}} 
current_wave_config {Untitled 1*}
WARNING: [Wavedata 42-16] Error Unable to get wave configuration 'Untitled 1*'.
Untitled 1
add_wave {{/test_warpper/u_wrapper_model/u_axi_warpper/rddata_rdy}} 
current_wave_config {Untitled 1*}
WARNING: [Wavedata 42-16] Error Unable to get wave configuration 'Untitled 1*'.
Untitled 1
add_wave {{/test_warpper/u_wrapper_model/u_axi_warpper/axi_wd_wready}} 
relaunch_sim
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/vivado/35T_lab3/project/project_1.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'F:/software/xilinx/Vivado/2018.1/data/xsim/ip/xsim_ip.ini' copied to run dir:'D:/vivado/35T_lab3/project/project_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'test_warpper' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/vivado/35T_lab3/project/project_1.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj test_warpper_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/35T_lab3/project/project_1.srcs/sources_1/new/axi_wrapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module axi_wrapper
INFO: [VRFC 10-2458] undeclared symbol awid, assumed default net type wire [D:/vivado/35T_lab3/project/project_1.srcs/sources_1/new/axi_wrapper.v:479]
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/35T_lab3/project/project_1.srcs/sim_1/new/test_warpper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module test_warpper
INFO: [VRFC 10-311] analyzing module wrapper_model
"xvhdl --incr --relax -prj test_warpper_vhdl.prj"
INFO: [USF-XSim-69] 'compile' step finished in '4' seconds
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:05 . Memory (MB): peak = 963.441 ; gain = 0.000
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/vivado/35T_lab3/project/project_1.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/vivado/35T_lab3/project/project_1.sim/sim_1/behav/xsim'
Vivado Simulator 2018.1
Copyright 1986-1999, 2001-2017 Xilinx, Inc. All Rights Reserved.
Running: F:/software/xilinx/Vivado/2018.1/bin/unwrapped/win64.o/xelab.exe -wto c791423ef94145f2bff069b8ae028558 --incr --debug typical --relax --mt 2 -L blk_mem_gen_v8_3_6 -L axi_bram_ctrl_v4_0_14 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot test_warpper_behav xil_defaultlib.test_warpper xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 21 differs from formal bit length 20 for port addr [D:/vivado/35T_lab3/project/project_1.srcs/sim_1/new/test_warpper.v:277]
WARNING: [VRFC 10-278] actual bit length 1 differs from formal bit length 2 for port axi_wlock [D:/vivado/35T_lab3/project/project_1.srcs/sim_1/new/test_warpper.v:306]
WARNING: [VRFC 10-278] actual bit length 1 differs from formal bit length 2 for port axi_rlock [D:/vivado/35T_lab3/project/project_1.srcs/sim_1/new/test_warpper.v:329]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package ieee.std_logic_arith
Compiling package xpm.vcomponents
Compiling package axi_bram_ctrl_v4_0_14.axi_bram_ctrl_funcs
Compiling package ieee.vital_timing
Compiling package ieee.vital_primitives
Compiling package unisim.vpkg
Compiling package unisim.vcomponents
Compiling module xil_defaultlib.axi_wrapper(C_AXI_ADDR_WIDTH=20,...
Compiling module xil_defaultlib.wrapper_model
Compiling architecture implementation of entity axi_bram_ctrl_v4_0_14.wrap_brst [\wrap_brst(c_axi_addr_width=20,c...]
Compiling architecture muxcy_v of entity unisim.MUXCY [muxcy_default]
Compiling architecture muxcy_l_v of entity unisim.MUXCY_L [muxcy_l_default]
Compiling architecture xorcy_v of entity unisim.XORCY [xorcy_default]
Compiling architecture srl16e_v of entity unisim.SRL16E [\SRL16E(0,15)\]
Compiling architecture fdre_v of entity unisim.FDRE [fdre_default]
Compiling architecture fdr_v of entity unisim.FDR [fdr_default]
Compiling architecture imp of entity axi_bram_ctrl_v4_0_14.SRL_FIFO [\SRL_FIFO(c_data_bits=4,c_depth=...]
Compiling architecture implementation of entity axi_bram_ctrl_v4_0_14.wr_chnl [\wr_chnl(c_axi_addr_width=20,c_s...]
Compiling architecture implementation of entity axi_bram_ctrl_v4_0_14.rd_chnl [\rd_chnl(c_axi_addr_width=20,c_s...]
Compiling architecture implementation of entity axi_bram_ctrl_v4_0_14.full_axi [\full_axi(c_s_axi_addr_width=20,...]
Compiling architecture implementation of entity axi_bram_ctrl_v4_0_14.axi_bram_ctrl_top [\axi_bram_ctrl_top(c_bram_addr_w...]
Compiling module xpm.xpm_memory_base(MEMORY_SIZE=8388...
Compiling module xpm.xpm_memory_tdpram(MEMORY_SIZE=83...
Compiling architecture implementation of entity axi_bram_ctrl_v4_0_14.axi_bram_ctrl [\axi_bram_ctrl(c_bram_inst_mode=...]
Compiling architecture axi_bram_ctrl_0_arch of entity xil_defaultlib.axi_bram_ctrl_0 [axi_bram_ctrl_0_default]
Compiling module xil_defaultlib.test_warpper
Compiling module xil_defaultlib.glbl
Built simulation snapshot test_warpper_behav
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 963.441 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '5' seconds
launch_simulation: Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 963.441 ; gain = 0.000
Vivado Simulator 2018.1
Time resolution is 1 ps
Info: [XPM_MEMORY 20-2] MEMORY_INIT_FILE (none), MEMORY_INIT_PARAM together specify no memory initialization. Initial memory contents will be all 0's. test_warpper.axi_bram.U0.gint_inst.xpm_tdpram_mem_gen.xpm_memory_inst.xpm_memory_base_inst.config_drc  0
Time: 1 ps  Iteration: 0  Process: /test_warpper/axi_bram/U0/gint_inst/xpm_tdpram_mem_gen/xpm_memory_inst/xpm_memory_base_inst/Initial270_48  File: /wrk/2018.1/nightly/2018_04_04_2188600/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv
relaunch_sim: Time (s): cpu = 00:00:03 ; elapsed = 00:00:13 . Memory (MB): peak = 966.461 ; gain = 3.020
relaunch_sim
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/vivado/35T_lab3/project/project_1.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'F:/software/xilinx/Vivado/2018.1/data/xsim/ip/xsim_ip.ini' copied to run dir:'D:/vivado/35T_lab3/project/project_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'test_warpper' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/vivado/35T_lab3/project/project_1.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj test_warpper_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/35T_lab3/project/project_1.srcs/sources_1/new/axi_wrapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module axi_wrapper
INFO: [VRFC 10-2458] undeclared symbol awid, assumed default net type wire [D:/vivado/35T_lab3/project/project_1.srcs/sources_1/new/axi_wrapper.v:479]
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/35T_lab3/project/project_1.srcs/sim_1/new/test_warpper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module test_warpper
INFO: [VRFC 10-311] analyzing module wrapper_model
"xvhdl --incr --relax -prj test_warpper_vhdl.prj"
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:07 . Memory (MB): peak = 967.664 ; gain = 0.000
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/vivado/35T_lab3/project/project_1.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/vivado/35T_lab3/project/project_1.sim/sim_1/behav/xsim'
Vivado Simulator 2018.1
Copyright 1986-1999, 2001-2017 Xilinx, Inc. All Rights Reserved.
Running: F:/software/xilinx/Vivado/2018.1/bin/unwrapped/win64.o/xelab.exe -wto c791423ef94145f2bff069b8ae028558 --incr --debug typical --relax --mt 2 -L blk_mem_gen_v8_3_6 -L axi_bram_ctrl_v4_0_14 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot test_warpper_behav xil_defaultlib.test_warpper xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 21 differs from formal bit length 20 for port addr [D:/vivado/35T_lab3/project/project_1.srcs/sim_1/new/test_warpper.v:277]
WARNING: [VRFC 10-278] actual bit length 1 differs from formal bit length 2 for port axi_wlock [D:/vivado/35T_lab3/project/project_1.srcs/sim_1/new/test_warpper.v:306]
WARNING: [VRFC 10-278] actual bit length 1 differs from formal bit length 2 for port axi_rlock [D:/vivado/35T_lab3/project/project_1.srcs/sim_1/new/test_warpper.v:329]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package ieee.std_logic_arith
Compiling package xpm.vcomponents
Compiling package axi_bram_ctrl_v4_0_14.axi_bram_ctrl_funcs
Compiling package ieee.vital_timing
Compiling package ieee.vital_primitives
Compiling package unisim.vpkg
Compiling package unisim.vcomponents
Compiling module xil_defaultlib.axi_wrapper(C_AXI_ADDR_WIDTH=20,...
Compiling module xil_defaultlib.wrapper_model
Compiling architecture implementation of entity axi_bram_ctrl_v4_0_14.wrap_brst [\wrap_brst(c_axi_addr_width=20,c...]
Compiling architecture muxcy_v of entity unisim.MUXCY [muxcy_default]
Compiling architecture muxcy_l_v of entity unisim.MUXCY_L [muxcy_l_default]
Compiling architecture xorcy_v of entity unisim.XORCY [xorcy_default]
Compiling architecture srl16e_v of entity unisim.SRL16E [\SRL16E(0,15)\]
Compiling architecture fdre_v of entity unisim.FDRE [fdre_default]
Compiling architecture fdr_v of entity unisim.FDR [fdr_default]
Compiling architecture imp of entity axi_bram_ctrl_v4_0_14.SRL_FIFO [\SRL_FIFO(c_data_bits=4,c_depth=...]
Compiling architecture implementation of entity axi_bram_ctrl_v4_0_14.wr_chnl [\wr_chnl(c_axi_addr_width=20,c_s...]
Compiling architecture implementation of entity axi_bram_ctrl_v4_0_14.rd_chnl [\rd_chnl(c_axi_addr_width=20,c_s...]
Compiling architecture implementation of entity axi_bram_ctrl_v4_0_14.full_axi [\full_axi(c_s_axi_addr_width=20,...]
Compiling architecture implementation of entity axi_bram_ctrl_v4_0_14.axi_bram_ctrl_top [\axi_bram_ctrl_top(c_bram_addr_w...]
Compiling module xpm.xpm_memory_base(MEMORY_SIZE=8388...
Compiling module xpm.xpm_memory_tdpram(MEMORY_SIZE=83...
Compiling architecture implementation of entity axi_bram_ctrl_v4_0_14.axi_bram_ctrl [\axi_bram_ctrl(c_bram_inst_mode=...]
Compiling architecture axi_bram_ctrl_0_arch of entity xil_defaultlib.axi_bram_ctrl_0 [axi_bram_ctrl_0_default]
Compiling module xil_defaultlib.test_warpper
Compiling module xil_defaultlib.glbl
Built simulation snapshot test_warpper_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '4' seconds
launch_simulation: Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 967.664 ; gain = 0.000
Vivado Simulator 2018.1
Time resolution is 1 ps
Info: [XPM_MEMORY 20-2] MEMORY_INIT_FILE (none), MEMORY_INIT_PARAM together specify no memory initialization. Initial memory contents will be all 0's. test_warpper.axi_bram.U0.gint_inst.xpm_tdpram_mem_gen.xpm_memory_inst.xpm_memory_base_inst.config_drc  0
Time: 1 ps  Iteration: 0  Process: /test_warpper/axi_bram/U0/gint_inst/xpm_tdpram_mem_gen/xpm_memory_inst/xpm_memory_base_inst/Initial270_48  File: /wrk/2018.1/nightly/2018_04_04_2188600/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv
relaunch_sim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:14 . Memory (MB): peak = 968.227 ; gain = 0.563
current_wave_config {Untitled 1*}
WARNING: [Wavedata 42-16] Error Unable to get wave configuration 'Untitled 1*'.
Untitled 1
add_wave {{/test_warpper/u_wrapper_model/u_axi_warpper/wrdata_rdy}} 
current_wave_config {Untitled 1*}
WARNING: [Wavedata 42-16] Error Unable to get wave configuration 'Untitled 1*'.
Untitled 1
add_wave {{/test_warpper/u_wrapper_model/u_axi_warpper/wrdata_vld}} 
current_wave_config {Untitled 1*}
WARNING: [Wavedata 42-16] Error Unable to get wave configuration 'Untitled 1*'.
Untitled 1
add_wave {{/test_warpper/u_wrapper_model/u_axi_warpper/wrdata}} 
current_wave_config {Untitled 1*}
WARNING: [Wavedata 42-16] Error Unable to get wave configuration 'Untitled 1*'.
Untitled 1
add_wave {{/test_warpper/u_wrapper_model/u_axi_warpper/cmd_en}} 
current_wave_config {Untitled 1*}
WARNING: [Wavedata 42-16] Error Unable to get wave configuration 'Untitled 1*'.
Untitled 1
add_wave {{/test_warpper/u_wrapper_model/u_axi_warpper/cmd_ack}} 
relaunch_sim
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/vivado/35T_lab3/project/project_1.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'F:/software/xilinx/Vivado/2018.1/data/xsim/ip/xsim_ip.ini' copied to run dir:'D:/vivado/35T_lab3/project/project_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'test_warpper' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/vivado/35T_lab3/project/project_1.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj test_warpper_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/35T_lab3/project/project_1.srcs/sources_1/new/axi_wrapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module axi_wrapper
INFO: [VRFC 10-2458] undeclared symbol awid, assumed default net type wire [D:/vivado/35T_lab3/project/project_1.srcs/sources_1/new/axi_wrapper.v:479]
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/35T_lab3/project/project_1.srcs/sim_1/new/test_warpper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module test_warpper
INFO: [VRFC 10-311] analyzing module wrapper_model
"xvhdl --incr --relax -prj test_warpper_vhdl.prj"
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:07 . Memory (MB): peak = 970.488 ; gain = 0.000
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/vivado/35T_lab3/project/project_1.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/vivado/35T_lab3/project/project_1.sim/sim_1/behav/xsim'
Vivado Simulator 2018.1
Copyright 1986-1999, 2001-2017 Xilinx, Inc. All Rights Reserved.
Running: F:/software/xilinx/Vivado/2018.1/bin/unwrapped/win64.o/xelab.exe -wto c791423ef94145f2bff069b8ae028558 --incr --debug typical --relax --mt 2 -L blk_mem_gen_v8_3_6 -L axi_bram_ctrl_v4_0_14 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot test_warpper_behav xil_defaultlib.test_warpper xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 21 differs from formal bit length 20 for port addr [D:/vivado/35T_lab3/project/project_1.srcs/sim_1/new/test_warpper.v:277]
WARNING: [VRFC 10-278] actual bit length 1 differs from formal bit length 2 for port axi_wlock [D:/vivado/35T_lab3/project/project_1.srcs/sim_1/new/test_warpper.v:306]
WARNING: [VRFC 10-278] actual bit length 1 differs from formal bit length 2 for port axi_rlock [D:/vivado/35T_lab3/project/project_1.srcs/sim_1/new/test_warpper.v:329]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package ieee.std_logic_arith
Compiling package xpm.vcomponents
Compiling package axi_bram_ctrl_v4_0_14.axi_bram_ctrl_funcs
Compiling package ieee.vital_timing
Compiling package ieee.vital_primitives
Compiling package unisim.vpkg
Compiling package unisim.vcomponents
Compiling module xil_defaultlib.axi_wrapper(C_AXI_ADDR_WIDTH=20,...
Compiling module xil_defaultlib.wrapper_model
Compiling architecture implementation of entity axi_bram_ctrl_v4_0_14.wrap_brst [\wrap_brst(c_axi_addr_width=20,c...]
Compiling architecture muxcy_v of entity unisim.MUXCY [muxcy_default]
Compiling architecture muxcy_l_v of entity unisim.MUXCY_L [muxcy_l_default]
Compiling architecture xorcy_v of entity unisim.XORCY [xorcy_default]
Compiling architecture srl16e_v of entity unisim.SRL16E [\SRL16E(0,15)\]
Compiling architecture fdre_v of entity unisim.FDRE [fdre_default]
Compiling architecture fdr_v of entity unisim.FDR [fdr_default]
Compiling architecture imp of entity axi_bram_ctrl_v4_0_14.SRL_FIFO [\SRL_FIFO(c_data_bits=4,c_depth=...]
Compiling architecture implementation of entity axi_bram_ctrl_v4_0_14.wr_chnl [\wr_chnl(c_axi_addr_width=20,c_s...]
Compiling architecture implementation of entity axi_bram_ctrl_v4_0_14.rd_chnl [\rd_chnl(c_axi_addr_width=20,c_s...]
Compiling architecture implementation of entity axi_bram_ctrl_v4_0_14.full_axi [\full_axi(c_s_axi_addr_width=20,...]
Compiling architecture implementation of entity axi_bram_ctrl_v4_0_14.axi_bram_ctrl_top [\axi_bram_ctrl_top(c_bram_addr_w...]
Compiling module xpm.xpm_memory_base(MEMORY_SIZE=8388...
Compiling module xpm.xpm_memory_tdpram(MEMORY_SIZE=83...
Compiling architecture implementation of entity axi_bram_ctrl_v4_0_14.axi_bram_ctrl [\axi_bram_ctrl(c_bram_inst_mode=...]
Compiling architecture axi_bram_ctrl_0_arch of entity xil_defaultlib.axi_bram_ctrl_0 [axi_bram_ctrl_0_default]
Compiling module xil_defaultlib.test_warpper
Compiling module xil_defaultlib.glbl
Built simulation snapshot test_warpper_behav
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 970.488 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '6' seconds
launch_simulation: Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 970.488 ; gain = 0.000
Vivado Simulator 2018.1
Time resolution is 1 ps
Info: [XPM_MEMORY 20-2] MEMORY_INIT_FILE (none), MEMORY_INIT_PARAM together specify no memory initialization. Initial memory contents will be all 0's. test_warpper.axi_bram.U0.gint_inst.xpm_tdpram_mem_gen.xpm_memory_inst.xpm_memory_base_inst.config_drc  0
Time: 1 ps  Iteration: 0  Process: /test_warpper/axi_bram/U0/gint_inst/xpm_tdpram_mem_gen/xpm_memory_inst/xpm_memory_base_inst/Initial270_48  File: /wrk/2018.1/nightly/2018_04_04_2188600/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv
relaunch_sim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:15 . Memory (MB): peak = 971.660 ; gain = 1.172
relaunch_sim
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/vivado/35T_lab3/project/project_1.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'F:/software/xilinx/Vivado/2018.1/data/xsim/ip/xsim_ip.ini' copied to run dir:'D:/vivado/35T_lab3/project/project_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'test_warpper' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/vivado/35T_lab3/project/project_1.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj test_warpper_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/35T_lab3/project/project_1.srcs/sources_1/new/axi_wrapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module axi_wrapper
INFO: [VRFC 10-2458] undeclared symbol awid, assumed default net type wire [D:/vivado/35T_lab3/project/project_1.srcs/sources_1/new/axi_wrapper.v:479]
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/35T_lab3/project/project_1.srcs/sim_1/new/test_warpper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module test_warpper
INFO: [VRFC 10-311] analyzing module wrapper_model
"xvhdl --incr --relax -prj test_warpper_vhdl.prj"
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/vivado/35T_lab3/project/project_1.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/vivado/35T_lab3/project/project_1.sim/sim_1/behav/xsim'
Vivado Simulator 2018.1
Copyright 1986-1999, 2001-2017 Xilinx, Inc. All Rights Reserved.
Running: F:/software/xilinx/Vivado/2018.1/bin/unwrapped/win64.o/xelab.exe -wto c791423ef94145f2bff069b8ae028558 --incr --debug typical --relax --mt 2 -L blk_mem_gen_v8_3_6 -L axi_bram_ctrl_v4_0_14 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot test_warpper_behav xil_defaultlib.test_warpper xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 21 differs from formal bit length 20 for port addr [D:/vivado/35T_lab3/project/project_1.srcs/sim_1/new/test_warpper.v:278]
WARNING: [VRFC 10-278] actual bit length 1 differs from formal bit length 2 for port axi_wlock [D:/vivado/35T_lab3/project/project_1.srcs/sim_1/new/test_warpper.v:307]
WARNING: [VRFC 10-278] actual bit length 1 differs from formal bit length 2 for port axi_rlock [D:/vivado/35T_lab3/project/project_1.srcs/sim_1/new/test_warpper.v:330]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package ieee.std_logic_arith
Compiling package xpm.vcomponents
Compiling package axi_bram_ctrl_v4_0_14.axi_bram_ctrl_funcs
Compiling package ieee.vital_timing
Compiling package ieee.vital_primitives
Compiling package unisim.vpkg
Compiling package unisim.vcomponents
Compiling module xil_defaultlib.axi_wrapper(C_AXI_ADDR_WIDTH=20,...
Compiling module xil_defaultlib.wrapper_model
Compiling architecture implementation of entity axi_bram_ctrl_v4_0_14.wrap_brst [\wrap_brst(c_axi_addr_width=20,c...]
Compiling architecture muxcy_v of entity unisim.MUXCY [muxcy_default]
Compiling architecture muxcy_l_v of entity unisim.MUXCY_L [muxcy_l_default]
Compiling architecture xorcy_v of entity unisim.XORCY [xorcy_default]
Compiling architecture srl16e_v of entity unisim.SRL16E [\SRL16E(0,15)\]
Compiling architecture fdre_v of entity unisim.FDRE [fdre_default]
Compiling architecture fdr_v of entity unisim.FDR [fdr_default]
Compiling architecture imp of entity axi_bram_ctrl_v4_0_14.SRL_FIFO [\SRL_FIFO(c_data_bits=4,c_depth=...]
Compiling architecture implementation of entity axi_bram_ctrl_v4_0_14.wr_chnl [\wr_chnl(c_axi_addr_width=20,c_s...]
Compiling architecture implementation of entity axi_bram_ctrl_v4_0_14.rd_chnl [\rd_chnl(c_axi_addr_width=20,c_s...]
Compiling architecture implementation of entity axi_bram_ctrl_v4_0_14.full_axi [\full_axi(c_s_axi_addr_width=20,...]
Compiling architecture implementation of entity axi_bram_ctrl_v4_0_14.axi_bram_ctrl_top [\axi_bram_ctrl_top(c_bram_addr_w...]
Compiling module xpm.xpm_memory_base(MEMORY_SIZE=8388...
Compiling module xpm.xpm_memory_tdpram(MEMORY_SIZE=83...
Compiling architecture implementation of entity axi_bram_ctrl_v4_0_14.axi_bram_ctrl [\axi_bram_ctrl(c_bram_inst_mode=...]
Compiling architecture axi_bram_ctrl_0_arch of entity xil_defaultlib.axi_bram_ctrl_0 [axi_bram_ctrl_0_default]
Compiling module xil_defaultlib.test_warpper
Compiling module xil_defaultlib.glbl
Built simulation snapshot test_warpper_behav
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 1077.973 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '5' seconds
launch_simulation: Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 1077.973 ; gain = 0.000
Vivado Simulator 2018.1
Time resolution is 1 ps
Info: [XPM_MEMORY 20-2] MEMORY_INIT_FILE (none), MEMORY_INIT_PARAM together specify no memory initialization. Initial memory contents will be all 0's. test_warpper.axi_bram.U0.gint_inst.xpm_tdpram_mem_gen.xpm_memory_inst.xpm_memory_base_inst.config_drc  0
Time: 1 ps  Iteration: 0  Process: /test_warpper/axi_bram/U0/gint_inst/xpm_tdpram_mem_gen/xpm_memory_inst/xpm_memory_base_inst/Initial270_48  File: /wrk/2018.1/nightly/2018_04_04_2188600/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv
relaunch_sim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:13 . Memory (MB): peak = 1080.902 ; gain = 2.930
relaunch_sim
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/vivado/35T_lab3/project/project_1.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'F:/software/xilinx/Vivado/2018.1/data/xsim/ip/xsim_ip.ini' copied to run dir:'D:/vivado/35T_lab3/project/project_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'test_warpper' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/vivado/35T_lab3/project/project_1.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj test_warpper_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/35T_lab3/project/project_1.srcs/sources_1/new/axi_wrapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module axi_wrapper
INFO: [VRFC 10-2458] undeclared symbol awid, assumed default net type wire [D:/vivado/35T_lab3/project/project_1.srcs/sources_1/new/axi_wrapper.v:479]
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/35T_lab3/project/project_1.srcs/sim_1/new/test_warpper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module test_warpper
INFO: [VRFC 10-311] analyzing module wrapper_model
"xvhdl --incr --relax -prj test_warpper_vhdl.prj"
INFO: [USF-XSim-69] 'compile' step finished in '4' seconds
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 1081.250 ; gain = 0.000
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/vivado/35T_lab3/project/project_1.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/vivado/35T_lab3/project/project_1.sim/sim_1/behav/xsim'
Vivado Simulator 2018.1
Copyright 1986-1999, 2001-2017 Xilinx, Inc. All Rights Reserved.
Running: F:/software/xilinx/Vivado/2018.1/bin/unwrapped/win64.o/xelab.exe -wto c791423ef94145f2bff069b8ae028558 --incr --debug typical --relax --mt 2 -L blk_mem_gen_v8_3_6 -L axi_bram_ctrl_v4_0_14 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot test_warpper_behav xil_defaultlib.test_warpper xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 21 differs from formal bit length 20 for port addr [D:/vivado/35T_lab3/project/project_1.srcs/sim_1/new/test_warpper.v:278]
WARNING: [VRFC 10-278] actual bit length 1 differs from formal bit length 2 for port axi_wlock [D:/vivado/35T_lab3/project/project_1.srcs/sim_1/new/test_warpper.v:307]
WARNING: [VRFC 10-278] actual bit length 1 differs from formal bit length 2 for port axi_rlock [D:/vivado/35T_lab3/project/project_1.srcs/sim_1/new/test_warpper.v:330]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package ieee.std_logic_arith
Compiling package xpm.vcomponents
Compiling package axi_bram_ctrl_v4_0_14.axi_bram_ctrl_funcs
Compiling package ieee.vital_timing
Compiling package ieee.vital_primitives
Compiling package unisim.vpkg
Compiling package unisim.vcomponents
Compiling module xil_defaultlib.axi_wrapper(C_AXI_ADDR_WIDTH=20,...
Compiling module xil_defaultlib.wrapper_model
Compiling architecture implementation of entity axi_bram_ctrl_v4_0_14.wrap_brst [\wrap_brst(c_axi_addr_width=20,c...]
Compiling architecture muxcy_v of entity unisim.MUXCY [muxcy_default]
Compiling architecture muxcy_l_v of entity unisim.MUXCY_L [muxcy_l_default]
Compiling architecture xorcy_v of entity unisim.XORCY [xorcy_default]
Compiling architecture srl16e_v of entity unisim.SRL16E [\SRL16E(0,15)\]
Compiling architecture fdre_v of entity unisim.FDRE [fdre_default]
Compiling architecture fdr_v of entity unisim.FDR [fdr_default]
Compiling architecture imp of entity axi_bram_ctrl_v4_0_14.SRL_FIFO [\SRL_FIFO(c_data_bits=4,c_depth=...]
Compiling architecture implementation of entity axi_bram_ctrl_v4_0_14.wr_chnl [\wr_chnl(c_axi_addr_width=20,c_s...]
Compiling architecture implementation of entity axi_bram_ctrl_v4_0_14.rd_chnl [\rd_chnl(c_axi_addr_width=20,c_s...]
Compiling architecture implementation of entity axi_bram_ctrl_v4_0_14.full_axi [\full_axi(c_s_axi_addr_width=20,...]
Compiling architecture implementation of entity axi_bram_ctrl_v4_0_14.axi_bram_ctrl_top [\axi_bram_ctrl_top(c_bram_addr_w...]
Compiling module xpm.xpm_memory_base(MEMORY_SIZE=8388...
Compiling module xpm.xpm_memory_tdpram(MEMORY_SIZE=83...
Compiling architecture implementation of entity axi_bram_ctrl_v4_0_14.axi_bram_ctrl [\axi_bram_ctrl(c_bram_inst_mode=...]
Compiling architecture axi_bram_ctrl_0_arch of entity xil_defaultlib.axi_bram_ctrl_0 [axi_bram_ctrl_0_default]
Compiling module xil_defaultlib.test_warpper
Compiling module xil_defaultlib.glbl
Built simulation snapshot test_warpper_behav
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 1081.250 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '5' seconds
launch_simulation: Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 1081.250 ; gain = 0.000
Vivado Simulator 2018.1
Time resolution is 1 ps
Info: [XPM_MEMORY 20-2] MEMORY_INIT_FILE (none), MEMORY_INIT_PARAM together specify no memory initialization. Initial memory contents will be all 0's. test_warpper.axi_bram.U0.gint_inst.xpm_tdpram_mem_gen.xpm_memory_inst.xpm_memory_base_inst.config_drc  0
Time: 1 ps  Iteration: 0  Process: /test_warpper/axi_bram/U0/gint_inst/xpm_tdpram_mem_gen/xpm_memory_inst/xpm_memory_base_inst/Initial270_48  File: /wrk/2018.1/nightly/2018_04_04_2188600/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv
relaunch_sim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:14 . Memory (MB): peak = 1082.246 ; gain = 1.023
current_wave_config {Untitled 1*}
WARNING: [Wavedata 42-16] Error Unable to get wave configuration 'Untitled 1*'.
Untitled 1
add_wave {{/test_warpper/u_wrapper_model/u_axi_warpper/axi_wd_valid}} 
current_wave_config {Untitled 1*}
WARNING: [Wavedata 42-16] Error Unable to get wave configuration 'Untitled 1*'.
Untitled 1
add_wave {{/test_warpper/u_wrapper_model/u_axi_warpper/axi_wd_wready}} 
current_wave_config {Untitled 1*}
WARNING: [Wavedata 42-16] Error Unable to get wave configuration 'Untitled 1*'.
Untitled 1
add_wave {{/test_warpper/u_wrapper_model/u_axi_warpper/wrdata_vld_r}} 
relaunch_sim
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/vivado/35T_lab3/project/project_1.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'F:/software/xilinx/Vivado/2018.1/data/xsim/ip/xsim_ip.ini' copied to run dir:'D:/vivado/35T_lab3/project/project_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'test_warpper' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/vivado/35T_lab3/project/project_1.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj test_warpper_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/35T_lab3/project/project_1.srcs/sources_1/new/axi_wrapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module axi_wrapper
INFO: [VRFC 10-2458] undeclared symbol awid, assumed default net type wire [D:/vivado/35T_lab3/project/project_1.srcs/sources_1/new/axi_wrapper.v:479]
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/35T_lab3/project/project_1.srcs/sim_1/new/test_warpper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module test_warpper
INFO: [VRFC 10-311] analyzing module wrapper_model
"xvhdl --incr --relax -prj test_warpper_vhdl.prj"
INFO: [USF-XSim-69] 'compile' step finished in '4' seconds
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/vivado/35T_lab3/project/project_1.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/vivado/35T_lab3/project/project_1.sim/sim_1/behav/xsim'
Vivado Simulator 2018.1
Copyright 1986-1999, 2001-2017 Xilinx, Inc. All Rights Reserved.
Running: F:/software/xilinx/Vivado/2018.1/bin/unwrapped/win64.o/xelab.exe -wto c791423ef94145f2bff069b8ae028558 --incr --debug typical --relax --mt 2 -L blk_mem_gen_v8_3_6 -L axi_bram_ctrl_v4_0_14 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot test_warpper_behav xil_defaultlib.test_warpper xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 21 differs from formal bit length 20 for port addr [D:/vivado/35T_lab3/project/project_1.srcs/sim_1/new/test_warpper.v:278]
WARNING: [VRFC 10-278] actual bit length 1 differs from formal bit length 2 for port axi_wlock [D:/vivado/35T_lab3/project/project_1.srcs/sim_1/new/test_warpper.v:307]
WARNING: [VRFC 10-278] actual bit length 1 differs from formal bit length 2 for port axi_rlock [D:/vivado/35T_lab3/project/project_1.srcs/sim_1/new/test_warpper.v:330]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package ieee.std_logic_arith
Compiling package xpm.vcomponents
Compiling package axi_bram_ctrl_v4_0_14.axi_bram_ctrl_funcs
Compiling package ieee.vital_timing
Compiling package ieee.vital_primitives
Compiling package unisim.vpkg
Compiling package unisim.vcomponents
Compiling module xil_defaultlib.axi_wrapper(C_AXI_ADDR_WIDTH=20,...
Compiling module xil_defaultlib.wrapper_model
Compiling architecture implementation of entity axi_bram_ctrl_v4_0_14.wrap_brst [\wrap_brst(c_axi_addr_width=20,c...]
Compiling architecture muxcy_v of entity unisim.MUXCY [muxcy_default]
Compiling architecture muxcy_l_v of entity unisim.MUXCY_L [muxcy_l_default]
Compiling architecture xorcy_v of entity unisim.XORCY [xorcy_default]
Compiling architecture srl16e_v of entity unisim.SRL16E [\SRL16E(0,15)\]
Compiling architecture fdre_v of entity unisim.FDRE [fdre_default]
Compiling architecture fdr_v of entity unisim.FDR [fdr_default]
Compiling architecture imp of entity axi_bram_ctrl_v4_0_14.SRL_FIFO [\SRL_FIFO(c_data_bits=4,c_depth=...]
Compiling architecture implementation of entity axi_bram_ctrl_v4_0_14.wr_chnl [\wr_chnl(c_axi_addr_width=20,c_s...]
Compiling architecture implementation of entity axi_bram_ctrl_v4_0_14.rd_chnl [\rd_chnl(c_axi_addr_width=20,c_s...]
Compiling architecture implementation of entity axi_bram_ctrl_v4_0_14.full_axi [\full_axi(c_s_axi_addr_width=20,...]
Compiling architecture implementation of entity axi_bram_ctrl_v4_0_14.axi_bram_ctrl_top [\axi_bram_ctrl_top(c_bram_addr_w...]
Compiling module xpm.xpm_memory_base(MEMORY_SIZE=8388...
Compiling module xpm.xpm_memory_tdpram(MEMORY_SIZE=83...
Compiling architecture implementation of entity axi_bram_ctrl_v4_0_14.axi_bram_ctrl [\axi_bram_ctrl(c_bram_inst_mode=...]
Compiling architecture axi_bram_ctrl_0_arch of entity xil_defaultlib.axi_bram_ctrl_0 [axi_bram_ctrl_0_default]
Compiling module xil_defaultlib.test_warpper
Compiling module xil_defaultlib.glbl
Built simulation snapshot test_warpper_behav
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:05 . Memory (MB): peak = 1086.598 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '5' seconds
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:05 . Memory (MB): peak = 1086.598 ; gain = 0.000
Vivado Simulator 2018.1
Time resolution is 1 ps
Info: [XPM_MEMORY 20-2] MEMORY_INIT_FILE (none), MEMORY_INIT_PARAM together specify no memory initialization. Initial memory contents will be all 0's. test_warpper.axi_bram.U0.gint_inst.xpm_tdpram_mem_gen.xpm_memory_inst.xpm_memory_base_inst.config_drc  0
Time: 1 ps  Iteration: 0  Process: /test_warpper/axi_bram/U0/gint_inst/xpm_tdpram_mem_gen/xpm_memory_inst/xpm_memory_base_inst/Initial270_48  File: /wrk/2018.1/nightly/2018_04_04_2188600/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv
relaunch_sim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:13 . Memory (MB): peak = 1088.664 ; gain = 2.066
current_wave_config {Untitled 1*}
WARNING: [Wavedata 42-16] Error Unable to get wave configuration 'Untitled 1*'.
Untitled 1
add_wave {{/test_warpper/clk}} 
relaunch_sim
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/vivado/35T_lab3/project/project_1.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'F:/software/xilinx/Vivado/2018.1/data/xsim/ip/xsim_ip.ini' copied to run dir:'D:/vivado/35T_lab3/project/project_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'test_warpper' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/vivado/35T_lab3/project/project_1.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj test_warpper_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/35T_lab3/project/project_1.srcs/sources_1/new/axi_wrapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module axi_wrapper
INFO: [VRFC 10-2458] undeclared symbol awid, assumed default net type wire [D:/vivado/35T_lab3/project/project_1.srcs/sources_1/new/axi_wrapper.v:479]
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/35T_lab3/project/project_1.srcs/sim_1/new/test_warpper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module test_warpper
INFO: [VRFC 10-311] analyzing module wrapper_model
"xvhdl --incr --relax -prj test_warpper_vhdl.prj"
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/vivado/35T_lab3/project/project_1.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/vivado/35T_lab3/project/project_1.sim/sim_1/behav/xsim'
Vivado Simulator 2018.1
Copyright 1986-1999, 2001-2017 Xilinx, Inc. All Rights Reserved.
Running: F:/software/xilinx/Vivado/2018.1/bin/unwrapped/win64.o/xelab.exe -wto c791423ef94145f2bff069b8ae028558 --incr --debug typical --relax --mt 2 -L blk_mem_gen_v8_3_6 -L axi_bram_ctrl_v4_0_14 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot test_warpper_behav xil_defaultlib.test_warpper xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 21 differs from formal bit length 20 for port addr [D:/vivado/35T_lab3/project/project_1.srcs/sim_1/new/test_warpper.v:284]
WARNING: [VRFC 10-278] actual bit length 1 differs from formal bit length 2 for port axi_wlock [D:/vivado/35T_lab3/project/project_1.srcs/sim_1/new/test_warpper.v:313]
WARNING: [VRFC 10-278] actual bit length 1 differs from formal bit length 2 for port axi_rlock [D:/vivado/35T_lab3/project/project_1.srcs/sim_1/new/test_warpper.v:336]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package ieee.std_logic_arith
Compiling package xpm.vcomponents
Compiling package axi_bram_ctrl_v4_0_14.axi_bram_ctrl_funcs
Compiling package ieee.vital_timing
Compiling package ieee.vital_primitives
Compiling package unisim.vpkg
Compiling package unisim.vcomponents
Compiling module xil_defaultlib.axi_wrapper(C_AXI_ADDR_WIDTH=20,...
Compiling module xil_defaultlib.wrapper_model
Compiling architecture implementation of entity axi_bram_ctrl_v4_0_14.wrap_brst [\wrap_brst(c_axi_addr_width=20,c...]
Compiling architecture muxcy_v of entity unisim.MUXCY [muxcy_default]
Compiling architecture muxcy_l_v of entity unisim.MUXCY_L [muxcy_l_default]
Compiling architecture xorcy_v of entity unisim.XORCY [xorcy_default]
Compiling architecture srl16e_v of entity unisim.SRL16E [\SRL16E(0,15)\]
Compiling architecture fdre_v of entity unisim.FDRE [fdre_default]
Compiling architecture fdr_v of entity unisim.FDR [fdr_default]
Compiling architecture imp of entity axi_bram_ctrl_v4_0_14.SRL_FIFO [\SRL_FIFO(c_data_bits=4,c_depth=...]
Compiling architecture implementation of entity axi_bram_ctrl_v4_0_14.wr_chnl [\wr_chnl(c_axi_addr_width=20,c_s...]
Compiling architecture implementation of entity axi_bram_ctrl_v4_0_14.rd_chnl [\rd_chnl(c_axi_addr_width=20,c_s...]
Compiling architecture implementation of entity axi_bram_ctrl_v4_0_14.full_axi [\full_axi(c_s_axi_addr_width=20,...]
Compiling architecture implementation of entity axi_bram_ctrl_v4_0_14.axi_bram_ctrl_top [\axi_bram_ctrl_top(c_bram_addr_w...]
Compiling module xpm.xpm_memory_base(MEMORY_SIZE=8388...
Compiling module xpm.xpm_memory_tdpram(MEMORY_SIZE=83...
Compiling architecture implementation of entity axi_bram_ctrl_v4_0_14.axi_bram_ctrl [\axi_bram_ctrl(c_bram_inst_mode=...]
Compiling architecture axi_bram_ctrl_0_arch of entity xil_defaultlib.axi_bram_ctrl_0 [axi_bram_ctrl_0_default]
Compiling module xil_defaultlib.test_warpper
Compiling module xil_defaultlib.glbl
Built simulation snapshot test_warpper_behav
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 1090.559 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '5' seconds
launch_simulation: Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 1090.559 ; gain = 0.000
Vivado Simulator 2018.1
Time resolution is 1 ps
Info: [XPM_MEMORY 20-2] MEMORY_INIT_FILE (none), MEMORY_INIT_PARAM together specify no memory initialization. Initial memory contents will be all 0's. test_warpper.axi_bram.U0.gint_inst.xpm_tdpram_mem_gen.xpm_memory_inst.xpm_memory_base_inst.config_drc  0
Time: 1 ps  Iteration: 0  Process: /test_warpper/axi_bram/U0/gint_inst/xpm_tdpram_mem_gen/xpm_memory_inst/xpm_memory_base_inst/Initial270_49  File: /wrk/2018.1/nightly/2018_04_04_2188600/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv
relaunch_sim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:13 . Memory (MB): peak = 1090.816 ; gain = 0.258
relaunch_sim
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/vivado/35T_lab3/project/project_1.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'F:/software/xilinx/Vivado/2018.1/data/xsim/ip/xsim_ip.ini' copied to run dir:'D:/vivado/35T_lab3/project/project_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'test_warpper' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/vivado/35T_lab3/project/project_1.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj test_warpper_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/35T_lab3/project/project_1.srcs/sources_1/new/axi_wrapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module axi_wrapper
INFO: [VRFC 10-2458] undeclared symbol awid, assumed default net type wire [D:/vivado/35T_lab3/project/project_1.srcs/sources_1/new/axi_wrapper.v:479]
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/35T_lab3/project/project_1.srcs/sim_1/new/test_warpper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module test_warpper
INFO: [VRFC 10-311] analyzing module wrapper_model
"xvhdl --incr --relax -prj test_warpper_vhdl.prj"
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 1093.660 ; gain = 0.000
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/vivado/35T_lab3/project/project_1.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/vivado/35T_lab3/project/project_1.sim/sim_1/behav/xsim'
Vivado Simulator 2018.1
Copyright 1986-1999, 2001-2017 Xilinx, Inc. All Rights Reserved.
Running: F:/software/xilinx/Vivado/2018.1/bin/unwrapped/win64.o/xelab.exe -wto c791423ef94145f2bff069b8ae028558 --incr --debug typical --relax --mt 2 -L blk_mem_gen_v8_3_6 -L axi_bram_ctrl_v4_0_14 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot test_warpper_behav xil_defaultlib.test_warpper xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 21 differs from formal bit length 20 for port addr [D:/vivado/35T_lab3/project/project_1.srcs/sim_1/new/test_warpper.v:284]
WARNING: [VRFC 10-278] actual bit length 1 differs from formal bit length 2 for port axi_wlock [D:/vivado/35T_lab3/project/project_1.srcs/sim_1/new/test_warpper.v:313]
WARNING: [VRFC 10-278] actual bit length 1 differs from formal bit length 2 for port axi_rlock [D:/vivado/35T_lab3/project/project_1.srcs/sim_1/new/test_warpper.v:336]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package ieee.std_logic_arith
Compiling package xpm.vcomponents
Compiling package axi_bram_ctrl_v4_0_14.axi_bram_ctrl_funcs
Compiling package ieee.vital_timing
Compiling package ieee.vital_primitives
Compiling package unisim.vpkg
Compiling package unisim.vcomponents
Compiling module xil_defaultlib.axi_wrapper(C_AXI_ADDR_WIDTH=20,...
Compiling module xil_defaultlib.wrapper_model
Compiling architecture implementation of entity axi_bram_ctrl_v4_0_14.wrap_brst [\wrap_brst(c_axi_addr_width=20,c...]
Compiling architecture muxcy_v of entity unisim.MUXCY [muxcy_default]
Compiling architecture muxcy_l_v of entity unisim.MUXCY_L [muxcy_l_default]
Compiling architecture xorcy_v of entity unisim.XORCY [xorcy_default]
Compiling architecture srl16e_v of entity unisim.SRL16E [\SRL16E(0,15)\]
Compiling architecture fdre_v of entity unisim.FDRE [fdre_default]
Compiling architecture fdr_v of entity unisim.FDR [fdr_default]
Compiling architecture imp of entity axi_bram_ctrl_v4_0_14.SRL_FIFO [\SRL_FIFO(c_data_bits=4,c_depth=...]
Compiling architecture implementation of entity axi_bram_ctrl_v4_0_14.wr_chnl [\wr_chnl(c_axi_addr_width=20,c_s...]
Compiling architecture implementation of entity axi_bram_ctrl_v4_0_14.rd_chnl [\rd_chnl(c_axi_addr_width=20,c_s...]
Compiling architecture implementation of entity axi_bram_ctrl_v4_0_14.full_axi [\full_axi(c_s_axi_addr_width=20,...]
Compiling architecture implementation of entity axi_bram_ctrl_v4_0_14.axi_bram_ctrl_top [\axi_bram_ctrl_top(c_bram_addr_w...]
Compiling module xpm.xpm_memory_base(MEMORY_SIZE=8388...
Compiling module xpm.xpm_memory_tdpram(MEMORY_SIZE=83...
Compiling architecture implementation of entity axi_bram_ctrl_v4_0_14.axi_bram_ctrl [\axi_bram_ctrl(c_bram_inst_mode=...]
Compiling architecture axi_bram_ctrl_0_arch of entity xil_defaultlib.axi_bram_ctrl_0 [axi_bram_ctrl_0_default]
Compiling module xil_defaultlib.test_warpper
Compiling module xil_defaultlib.glbl
Built simulation snapshot test_warpper_behav
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 1093.660 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '5' seconds
launch_simulation: Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 1093.660 ; gain = 0.000
Vivado Simulator 2018.1
Time resolution is 1 ps
Info: [XPM_MEMORY 20-2] MEMORY_INIT_FILE (none), MEMORY_INIT_PARAM together specify no memory initialization. Initial memory contents will be all 0's. test_warpper.axi_bram.U0.gint_inst.xpm_tdpram_mem_gen.xpm_memory_inst.xpm_memory_base_inst.config_drc  0
Time: 1 ps  Iteration: 0  Process: /test_warpper/axi_bram/U0/gint_inst/xpm_tdpram_mem_gen/xpm_memory_inst/xpm_memory_base_inst/Initial270_49  File: /wrk/2018.1/nightly/2018_04_04_2188600/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv
relaunch_sim: Time (s): cpu = 00:00:03 ; elapsed = 00:00:14 . Memory (MB): peak = 1095.113 ; gain = 1.453
current_wave_config {Untitled 1*}
WARNING: [Wavedata 42-16] Error Unable to get wave configuration 'Untitled 1*'.
Untitled 1
add_wave {{/test_warpper/u_wrapper_model/u_axi_warpper/wrdata_vld_r}} 
relaunch_sim
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/vivado/35T_lab3/project/project_1.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'F:/software/xilinx/Vivado/2018.1/data/xsim/ip/xsim_ip.ini' copied to run dir:'D:/vivado/35T_lab3/project/project_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'test_warpper' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/vivado/35T_lab3/project/project_1.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj test_warpper_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/35T_lab3/project/project_1.srcs/sources_1/new/axi_wrapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module axi_wrapper
INFO: [VRFC 10-2458] undeclared symbol awid, assumed default net type wire [D:/vivado/35T_lab3/project/project_1.srcs/sources_1/new/axi_wrapper.v:479]
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/35T_lab3/project/project_1.srcs/sim_1/new/test_warpper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module test_warpper
INFO: [VRFC 10-311] analyzing module wrapper_model
"xvhdl --incr --relax -prj test_warpper_vhdl.prj"
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/vivado/35T_lab3/project/project_1.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/vivado/35T_lab3/project/project_1.sim/sim_1/behav/xsim'
Vivado Simulator 2018.1
Copyright 1986-1999, 2001-2017 Xilinx, Inc. All Rights Reserved.
Running: F:/software/xilinx/Vivado/2018.1/bin/unwrapped/win64.o/xelab.exe -wto c791423ef94145f2bff069b8ae028558 --incr --debug typical --relax --mt 2 -L blk_mem_gen_v8_3_6 -L axi_bram_ctrl_v4_0_14 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot test_warpper_behav xil_defaultlib.test_warpper xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 21 differs from formal bit length 20 for port addr [D:/vivado/35T_lab3/project/project_1.srcs/sim_1/new/test_warpper.v:284]
WARNING: [VRFC 10-278] actual bit length 1 differs from formal bit length 2 for port axi_wlock [D:/vivado/35T_lab3/project/project_1.srcs/sim_1/new/test_warpper.v:313]
WARNING: [VRFC 10-278] actual bit length 1 differs from formal bit length 2 for port axi_rlock [D:/vivado/35T_lab3/project/project_1.srcs/sim_1/new/test_warpper.v:336]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package ieee.std_logic_arith
Compiling package xpm.vcomponents
Compiling package axi_bram_ctrl_v4_0_14.axi_bram_ctrl_funcs
Compiling package ieee.vital_timing
Compiling package ieee.vital_primitives
Compiling package unisim.vpkg
Compiling package unisim.vcomponents
Compiling module xil_defaultlib.axi_wrapper(C_AXI_ADDR_WIDTH=20,...
Compiling module xil_defaultlib.wrapper_model
Compiling architecture implementation of entity axi_bram_ctrl_v4_0_14.wrap_brst [\wrap_brst(c_axi_addr_width=20,c...]
Compiling architecture muxcy_v of entity unisim.MUXCY [muxcy_default]
Compiling architecture muxcy_l_v of entity unisim.MUXCY_L [muxcy_l_default]
Compiling architecture xorcy_v of entity unisim.XORCY [xorcy_default]
Compiling architecture srl16e_v of entity unisim.SRL16E [\SRL16E(0,15)\]
Compiling architecture fdre_v of entity unisim.FDRE [fdre_default]
Compiling architecture fdr_v of entity unisim.FDR [fdr_default]
Compiling architecture imp of entity axi_bram_ctrl_v4_0_14.SRL_FIFO [\SRL_FIFO(c_data_bits=4,c_depth=...]
Compiling architecture implementation of entity axi_bram_ctrl_v4_0_14.wr_chnl [\wr_chnl(c_axi_addr_width=20,c_s...]
Compiling architecture implementation of entity axi_bram_ctrl_v4_0_14.rd_chnl [\rd_chnl(c_axi_addr_width=20,c_s...]
Compiling architecture implementation of entity axi_bram_ctrl_v4_0_14.full_axi [\full_axi(c_s_axi_addr_width=20,...]
Compiling architecture implementation of entity axi_bram_ctrl_v4_0_14.axi_bram_ctrl_top [\axi_bram_ctrl_top(c_bram_addr_w...]
Compiling module xpm.xpm_memory_base(MEMORY_SIZE=8388...
Compiling module xpm.xpm_memory_tdpram(MEMORY_SIZE=83...
Compiling architecture implementation of entity axi_bram_ctrl_v4_0_14.axi_bram_ctrl [\axi_bram_ctrl(c_bram_inst_mode=...]
Compiling architecture axi_bram_ctrl_0_arch of entity xil_defaultlib.axi_bram_ctrl_0 [axi_bram_ctrl_0_default]
Compiling module xil_defaultlib.test_warpper
Compiling module xil_defaultlib.glbl
Built simulation snapshot test_warpper_behav
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 1095.785 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '5' seconds
launch_simulation: Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 1095.785 ; gain = 0.000
Vivado Simulator 2018.1
Time resolution is 1 ps
Info: [XPM_MEMORY 20-2] MEMORY_INIT_FILE (none), MEMORY_INIT_PARAM together specify no memory initialization. Initial memory contents will be all 0's. test_warpper.axi_bram.U0.gint_inst.xpm_tdpram_mem_gen.xpm_memory_inst.xpm_memory_base_inst.config_drc  0
Time: 1 ps  Iteration: 0  Process: /test_warpper/axi_bram/U0/gint_inst/xpm_tdpram_mem_gen/xpm_memory_inst/xpm_memory_base_inst/Initial270_49  File: /wrk/2018.1/nightly/2018_04_04_2188600/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv
relaunch_sim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:13 . Memory (MB): peak = 1099.293 ; gain = 3.508
relaunch_sim
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/vivado/35T_lab3/project/project_1.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'F:/software/xilinx/Vivado/2018.1/data/xsim/ip/xsim_ip.ini' copied to run dir:'D:/vivado/35T_lab3/project/project_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'test_warpper' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/vivado/35T_lab3/project/project_1.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj test_warpper_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/35T_lab3/project/project_1.srcs/sources_1/new/axi_wrapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module axi_wrapper
INFO: [VRFC 10-2458] undeclared symbol awid, assumed default net type wire [D:/vivado/35T_lab3/project/project_1.srcs/sources_1/new/axi_wrapper.v:479]
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/35T_lab3/project/project_1.srcs/sim_1/new/test_warpper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module test_warpper
INFO: [VRFC 10-311] analyzing module wrapper_model
"xvhdl --incr --relax -prj test_warpper_vhdl.prj"
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/vivado/35T_lab3/project/project_1.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/vivado/35T_lab3/project/project_1.sim/sim_1/behav/xsim'
Vivado Simulator 2018.1
Copyright 1986-1999, 2001-2017 Xilinx, Inc. All Rights Reserved.
Running: F:/software/xilinx/Vivado/2018.1/bin/unwrapped/win64.o/xelab.exe -wto c791423ef94145f2bff069b8ae028558 --incr --debug typical --relax --mt 2 -L blk_mem_gen_v8_3_6 -L axi_bram_ctrl_v4_0_14 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot test_warpper_behav xil_defaultlib.test_warpper xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 21 differs from formal bit length 20 for port addr [D:/vivado/35T_lab3/project/project_1.srcs/sim_1/new/test_warpper.v:284]
WARNING: [VRFC 10-278] actual bit length 1 differs from formal bit length 2 for port axi_wlock [D:/vivado/35T_lab3/project/project_1.srcs/sim_1/new/test_warpper.v:313]
WARNING: [VRFC 10-278] actual bit length 1 differs from formal bit length 2 for port axi_rlock [D:/vivado/35T_lab3/project/project_1.srcs/sim_1/new/test_warpper.v:336]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package ieee.std_logic_arith
Compiling package xpm.vcomponents
Compiling package axi_bram_ctrl_v4_0_14.axi_bram_ctrl_funcs
Compiling package ieee.vital_timing
Compiling package ieee.vital_primitives
Compiling package unisim.vpkg
Compiling package unisim.vcomponents
Compiling module xil_defaultlib.axi_wrapper(C_AXI_ADDR_WIDTH=20,...
Compiling module xil_defaultlib.wrapper_model
Compiling architecture implementation of entity axi_bram_ctrl_v4_0_14.wrap_brst [\wrap_brst(c_axi_addr_width=20,c...]
Compiling architecture muxcy_v of entity unisim.MUXCY [muxcy_default]
Compiling architecture muxcy_l_v of entity unisim.MUXCY_L [muxcy_l_default]
Compiling architecture xorcy_v of entity unisim.XORCY [xorcy_default]
Compiling architecture srl16e_v of entity unisim.SRL16E [\SRL16E(0,15)\]
Compiling architecture fdre_v of entity unisim.FDRE [fdre_default]
Compiling architecture fdr_v of entity unisim.FDR [fdr_default]
Compiling architecture imp of entity axi_bram_ctrl_v4_0_14.SRL_FIFO [\SRL_FIFO(c_data_bits=4,c_depth=...]
Compiling architecture implementation of entity axi_bram_ctrl_v4_0_14.wr_chnl [\wr_chnl(c_axi_addr_width=20,c_s...]
Compiling architecture implementation of entity axi_bram_ctrl_v4_0_14.rd_chnl [\rd_chnl(c_axi_addr_width=20,c_s...]
Compiling architecture implementation of entity axi_bram_ctrl_v4_0_14.full_axi [\full_axi(c_s_axi_addr_width=20,...]
Compiling architecture implementation of entity axi_bram_ctrl_v4_0_14.axi_bram_ctrl_top [\axi_bram_ctrl_top(c_bram_addr_w...]
Compiling module xpm.xpm_memory_base(MEMORY_SIZE=8388...
Compiling module xpm.xpm_memory_tdpram(MEMORY_SIZE=83...
Compiling architecture implementation of entity axi_bram_ctrl_v4_0_14.axi_bram_ctrl [\axi_bram_ctrl(c_bram_inst_mode=...]
Compiling architecture axi_bram_ctrl_0_arch of entity xil_defaultlib.axi_bram_ctrl_0 [axi_bram_ctrl_0_default]
Compiling module xil_defaultlib.test_warpper
Compiling module xil_defaultlib.glbl
Built simulation snapshot test_warpper_behav
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 1102.523 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '5' seconds
launch_simulation: Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 1102.523 ; gain = 0.000
Vivado Simulator 2018.1
Time resolution is 1 ps
Info: [XPM_MEMORY 20-2] MEMORY_INIT_FILE (none), MEMORY_INIT_PARAM together specify no memory initialization. Initial memory contents will be all 0's. test_warpper.axi_bram.U0.gint_inst.xpm_tdpram_mem_gen.xpm_memory_inst.xpm_memory_base_inst.config_drc  0
Time: 1 ps  Iteration: 0  Process: /test_warpper/axi_bram/U0/gint_inst/xpm_tdpram_mem_gen/xpm_memory_inst/xpm_memory_base_inst/Initial270_49  File: /wrk/2018.1/nightly/2018_04_04_2188600/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv
relaunch_sim: Time (s): cpu = 00:00:03 ; elapsed = 00:00:13 . Memory (MB): peak = 1103.645 ; gain = 1.121
relaunch_sim
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/vivado/35T_lab3/project/project_1.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'F:/software/xilinx/Vivado/2018.1/data/xsim/ip/xsim_ip.ini' copied to run dir:'D:/vivado/35T_lab3/project/project_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'test_warpper' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/vivado/35T_lab3/project/project_1.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj test_warpper_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/35T_lab3/project/project_1.srcs/sources_1/new/axi_wrapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module axi_wrapper
INFO: [VRFC 10-2458] undeclared symbol awid, assumed default net type wire [D:/vivado/35T_lab3/project/project_1.srcs/sources_1/new/axi_wrapper.v:479]
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/35T_lab3/project/project_1.srcs/sim_1/new/test_warpper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module test_warpper
INFO: [VRFC 10-311] analyzing module wrapper_model
"xvhdl --incr --relax -prj test_warpper_vhdl.prj"
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/vivado/35T_lab3/project/project_1.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/vivado/35T_lab3/project/project_1.sim/sim_1/behav/xsim'
Vivado Simulator 2018.1
Copyright 1986-1999, 2001-2017 Xilinx, Inc. All Rights Reserved.
Running: F:/software/xilinx/Vivado/2018.1/bin/unwrapped/win64.o/xelab.exe -wto c791423ef94145f2bff069b8ae028558 --incr --debug typical --relax --mt 2 -L blk_mem_gen_v8_3_6 -L axi_bram_ctrl_v4_0_14 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot test_warpper_behav xil_defaultlib.test_warpper xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 21 differs from formal bit length 20 for port addr [D:/vivado/35T_lab3/project/project_1.srcs/sim_1/new/test_warpper.v:284]
WARNING: [VRFC 10-278] actual bit length 1 differs from formal bit length 2 for port axi_wlock [D:/vivado/35T_lab3/project/project_1.srcs/sim_1/new/test_warpper.v:313]
WARNING: [VRFC 10-278] actual bit length 1 differs from formal bit length 2 for port axi_rlock [D:/vivado/35T_lab3/project/project_1.srcs/sim_1/new/test_warpper.v:336]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package ieee.std_logic_arith
Compiling package xpm.vcomponents
Compiling package axi_bram_ctrl_v4_0_14.axi_bram_ctrl_funcs
Compiling package ieee.vital_timing
Compiling package ieee.vital_primitives
Compiling package unisim.vpkg
Compiling package unisim.vcomponents
Compiling module xil_defaultlib.axi_wrapper(C_AXI_ADDR_WIDTH=20,...
Compiling module xil_defaultlib.wrapper_model
Compiling architecture implementation of entity axi_bram_ctrl_v4_0_14.wrap_brst [\wrap_brst(c_axi_addr_width=20,c...]
Compiling architecture muxcy_v of entity unisim.MUXCY [muxcy_default]
Compiling architecture muxcy_l_v of entity unisim.MUXCY_L [muxcy_l_default]
Compiling architecture xorcy_v of entity unisim.XORCY [xorcy_default]
Compiling architecture srl16e_v of entity unisim.SRL16E [\SRL16E(0,15)\]
Compiling architecture fdre_v of entity unisim.FDRE [fdre_default]
Compiling architecture fdr_v of entity unisim.FDR [fdr_default]
Compiling architecture imp of entity axi_bram_ctrl_v4_0_14.SRL_FIFO [\SRL_FIFO(c_data_bits=4,c_depth=...]
Compiling architecture implementation of entity axi_bram_ctrl_v4_0_14.wr_chnl [\wr_chnl(c_axi_addr_width=20,c_s...]
Compiling architecture implementation of entity axi_bram_ctrl_v4_0_14.rd_chnl [\rd_chnl(c_axi_addr_width=20,c_s...]
Compiling architecture implementation of entity axi_bram_ctrl_v4_0_14.full_axi [\full_axi(c_s_axi_addr_width=20,...]
Compiling architecture implementation of entity axi_bram_ctrl_v4_0_14.axi_bram_ctrl_top [\axi_bram_ctrl_top(c_bram_addr_w...]
Compiling module xpm.xpm_memory_base(MEMORY_SIZE=8388...
Compiling module xpm.xpm_memory_tdpram(MEMORY_SIZE=83...
Compiling architecture implementation of entity axi_bram_ctrl_v4_0_14.axi_bram_ctrl [\axi_bram_ctrl(c_bram_inst_mode=...]
Compiling architecture axi_bram_ctrl_0_arch of entity xil_defaultlib.axi_bram_ctrl_0 [axi_bram_ctrl_0_default]
Compiling module xil_defaultlib.test_warpper
Compiling module xil_defaultlib.glbl
Built simulation snapshot test_warpper_behav
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 1103.816 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '6' seconds
launch_simulation: Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 1103.816 ; gain = 0.000
Vivado Simulator 2018.1
Time resolution is 1 ps
Info: [XPM_MEMORY 20-2] MEMORY_INIT_FILE (none), MEMORY_INIT_PARAM together specify no memory initialization. Initial memory contents will be all 0's. test_warpper.axi_bram.U0.gint_inst.xpm_tdpram_mem_gen.xpm_memory_inst.xpm_memory_base_inst.config_drc  0
Time: 1 ps  Iteration: 0  Process: /test_warpper/axi_bram/U0/gint_inst/xpm_tdpram_mem_gen/xpm_memory_inst/xpm_memory_base_inst/Initial270_49  File: /wrk/2018.1/nightly/2018_04_04_2188600/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv
relaunch_sim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:13 . Memory (MB): peak = 1104.629 ; gain = 0.813
relaunch_sim
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/vivado/35T_lab3/project/project_1.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'F:/software/xilinx/Vivado/2018.1/data/xsim/ip/xsim_ip.ini' copied to run dir:'D:/vivado/35T_lab3/project/project_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'test_warpper' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/vivado/35T_lab3/project/project_1.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj test_warpper_vlog.prj"
INFO: [Common 17-41] Interrupt caught. Command should exit soon.
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/35T_lab3/project/project_1.srcs/sources_1/new/axi_wrapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module axi_wrapper
INFO: [VRFC 10-2458] undeclared symbol awid, assumed default net type wire [D:/vivado/35T_lab3/project/project_1.srcs/sources_1/new/axi_wrapper.v:479]
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/35T_lab3/project/project_1.srcs/sim_1/new/test_warpper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module test_warpper
INFO: [VRFC 10-311] analyzing module wrapper_model
"xvhdl --incr --relax -prj test_warpper_vhdl.prj"
INFO: [Common 17-344] 'run_program' was cancelled
INFO: [Vivado 12-5357] 'compile' step aborted
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:05 . Memory (MB): peak = 1108.613 ; gain = 0.000
INFO: [Common 17-344] 'launch_simulation' was cancelled
INFO: [Common 17-344] 'relaunch_sim' was cancelled
relaunch_sim
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/vivado/35T_lab3/project/project_1.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'F:/software/xilinx/Vivado/2018.1/data/xsim/ip/xsim_ip.ini' copied to run dir:'D:/vivado/35T_lab3/project/project_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'test_warpper' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/vivado/35T_lab3/project/project_1.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj test_warpper_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/35T_lab3/project/project_1.srcs/sources_1/new/axi_wrapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module axi_wrapper
INFO: [VRFC 10-2458] undeclared symbol awid, assumed default net type wire [D:/vivado/35T_lab3/project/project_1.srcs/sources_1/new/axi_wrapper.v:479]
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/35T_lab3/project/project_1.srcs/sim_1/new/test_warpper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module test_warpper
INFO: [VRFC 10-311] analyzing module wrapper_model
"xvhdl --incr --relax -prj test_warpper_vhdl.prj"
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/vivado/35T_lab3/project/project_1.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/vivado/35T_lab3/project/project_1.sim/sim_1/behav/xsim'
Vivado Simulator 2018.1
Copyright 1986-1999, 2001-2017 Xilinx, Inc. All Rights Reserved.
Running: F:/software/xilinx/Vivado/2018.1/bin/unwrapped/win64.o/xelab.exe -wto c791423ef94145f2bff069b8ae028558 --incr --debug typical --relax --mt 2 -L blk_mem_gen_v8_3_6 -L axi_bram_ctrl_v4_0_14 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot test_warpper_behav xil_defaultlib.test_warpper xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 21 differs from formal bit length 20 for port addr [D:/vivado/35T_lab3/project/project_1.srcs/sim_1/new/test_warpper.v:284]
WARNING: [VRFC 10-278] actual bit length 1 differs from formal bit length 2 for port axi_wlock [D:/vivado/35T_lab3/project/project_1.srcs/sim_1/new/test_warpper.v:313]
WARNING: [VRFC 10-278] actual bit length 1 differs from formal bit length 2 for port axi_rlock [D:/vivado/35T_lab3/project/project_1.srcs/sim_1/new/test_warpper.v:336]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package ieee.std_logic_arith
Compiling package xpm.vcomponents
Compiling package axi_bram_ctrl_v4_0_14.axi_bram_ctrl_funcs
Compiling package ieee.vital_timing
Compiling package ieee.vital_primitives
Compiling package unisim.vpkg
Compiling package unisim.vcomponents
Compiling module xil_defaultlib.axi_wrapper(C_AXI_ADDR_WIDTH=20,...
Compiling module xil_defaultlib.wrapper_model
Compiling architecture implementation of entity axi_bram_ctrl_v4_0_14.wrap_brst [\wrap_brst(c_axi_addr_width=20,c...]
Compiling architecture muxcy_v of entity unisim.MUXCY [muxcy_default]
Compiling architecture muxcy_l_v of entity unisim.MUXCY_L [muxcy_l_default]
Compiling architecture xorcy_v of entity unisim.XORCY [xorcy_default]
Compiling architecture srl16e_v of entity unisim.SRL16E [\SRL16E(0,15)\]
Compiling architecture fdre_v of entity unisim.FDRE [fdre_default]
Compiling architecture fdr_v of entity unisim.FDR [fdr_default]
Compiling architecture imp of entity axi_bram_ctrl_v4_0_14.SRL_FIFO [\SRL_FIFO(c_data_bits=4,c_depth=...]
Compiling architecture implementation of entity axi_bram_ctrl_v4_0_14.wr_chnl [\wr_chnl(c_axi_addr_width=20,c_s...]
Compiling architecture implementation of entity axi_bram_ctrl_v4_0_14.rd_chnl [\rd_chnl(c_axi_addr_width=20,c_s...]
Compiling architecture implementation of entity axi_bram_ctrl_v4_0_14.full_axi [\full_axi(c_s_axi_addr_width=20,...]
Compiling architecture implementation of entity axi_bram_ctrl_v4_0_14.axi_bram_ctrl_top [\axi_bram_ctrl_top(c_bram_addr_w...]
Compiling module xpm.xpm_memory_base(MEMORY_SIZE=8388...
Compiling module xpm.xpm_memory_tdpram(MEMORY_SIZE=83...
Compiling architecture implementation of entity axi_bram_ctrl_v4_0_14.axi_bram_ctrl [\axi_bram_ctrl(c_bram_inst_mode=...]
Compiling architecture axi_bram_ctrl_0_arch of entity xil_defaultlib.axi_bram_ctrl_0 [axi_bram_ctrl_0_default]
Compiling module xil_defaultlib.test_warpper
Compiling module xil_defaultlib.glbl
Built simulation snapshot test_warpper_behav
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 1108.613 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '5' seconds
launch_simulation: Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 1108.613 ; gain = 0.000
Vivado Simulator 2018.1
Time resolution is 1 ps
Info: [XPM_MEMORY 20-2] MEMORY_INIT_FILE (none), MEMORY_INIT_PARAM together specify no memory initialization. Initial memory contents will be all 0's. test_warpper.axi_bram.U0.gint_inst.xpm_tdpram_mem_gen.xpm_memory_inst.xpm_memory_base_inst.config_drc  0
Time: 1 ps  Iteration: 0  Process: /test_warpper/axi_bram/U0/gint_inst/xpm_tdpram_mem_gen/xpm_memory_inst/xpm_memory_base_inst/Initial270_49  File: /wrk/2018.1/nightly/2018_04_04_2188600/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv
relaunch_sim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:12 . Memory (MB): peak = 1110.297 ; gain = 1.684
current_wave_config {Untitled 1*}
WARNING: [Wavedata 42-16] Error Unable to get wave configuration 'Untitled 1*'.
Untitled 1
add_wave {{/test_warpper/u_wrapper_model/u_axi_warpper/rddata_rdy}} {{/test_warpper/u_wrapper_model/u_axi_warpper/rddata_vld}} 
current_wave_config {Untitled 1*}
WARNING: [Wavedata 42-16] Error Unable to get wave configuration 'Untitled 1*'.
Untitled 1
add_wave {{/test_warpper/u_wrapper_model/u_axi_warpper/rddata}} 
set_property top lab3_ddr_tb [get_filesets sim_1]
set_property top_lib xil_defaultlib [get_filesets sim_1]
relaunch_sim
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/vivado/35T_lab3/project/project_1.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'F:/software/xilinx/Vivado/2018.1/data/xsim/ip/xsim_ip.ini' copied to run dir:'D:/vivado/35T_lab3/project/project_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'lab3_ddr_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/vivado/35T_lab3/project/project_1.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj lab3_ddr_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/35T_lab3/project/project_1.srcs/sources_1/new/axi_wrapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module axi_wrapper
INFO: [VRFC 10-2458] undeclared symbol awid, assumed default net type wire [D:/vivado/35T_lab3/project/project_1.srcs/sources_1/new/axi_wrapper.v:479]
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/35T_lab3/project/project_1.srcs/sources_1/imports/rtl/core/e203_biu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module e203_biu
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/35T_lab3/project/project_1.srcs/sources_1/imports/rtl/core/e203_clk_ctrl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module e203_clk_ctrl
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/35T_lab3/project/project_1.srcs/sources_1/imports/rtl/core/e203_clkgate.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module e203_clkgate
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/35T_lab3/project/project_1.srcs/sources_1/imports/rtl/core/e203_core.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module e203_core
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/35T_lab3/project/project_1.srcs/sources_1/imports/rtl/core/e203_cpu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module e203_cpu
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/35T_lab3/project/project_1.srcs/sources_1/imports/rtl/core/e203_cpu_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module e203_cpu_top
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/35T_lab3/project/project_1.srcs/sources_1/imports/rtl/core/e203_dtcm_ram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module e203_dtcm_ram
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/35T_lab3/project/project_1.srcs/sources_1/imports/rtl/core/e203_extend_csr.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module e203_extend_csr
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/35T_lab3/project/project_1.srcs/sources_1/imports/rtl/core/e203_exu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module e203_exu
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/35T_lab3/project/project_1.srcs/sources_1/imports/rtl/core/e203_exu_alu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module e203_exu_alu
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/35T_lab3/project/project_1.srcs/sources_1/imports/rtl/core/e203_exu_alu_bjp.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module e203_exu_alu_bjp
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/35T_lab3/project/project_1.srcs/sources_1/imports/rtl/core/e203_exu_alu_csrctrl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module e203_exu_alu_csrctrl
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/35T_lab3/project/project_1.srcs/sources_1/imports/rtl/core/e203_exu_alu_dpath.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module e203_exu_alu_dpath
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/35T_lab3/project/project_1.srcs/sources_1/imports/rtl/core/e203_exu_alu_lsuagu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module e203_exu_alu_lsuagu
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/35T_lab3/project/project_1.srcs/sources_1/imports/rtl/core/e203_exu_alu_muldiv.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module e203_exu_alu_muldiv
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/35T_lab3/project/project_1.srcs/sources_1/imports/rtl/core/e203_exu_alu_rglr.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module e203_exu_alu_rglr
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/35T_lab3/project/project_1.srcs/sources_1/imports/rtl/core/e203_exu_branchslv.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module e203_exu_branchslv
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/35T_lab3/project/project_1.srcs/sources_1/imports/rtl/core/e203_exu_commit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module e203_exu_commit
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/35T_lab3/project/project_1.srcs/sources_1/imports/rtl/core/e203_exu_csr.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module e203_exu_csr
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/35T_lab3/project/project_1.srcs/sources_1/imports/rtl/core/e203_exu_decode.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module e203_exu_decode
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/35T_lab3/project/project_1.srcs/sources_1/imports/rtl/core/e203_exu_disp.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module e203_exu_disp
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/35T_lab3/project/project_1.srcs/sources_1/imports/rtl/core/e203_exu_excp.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module e203_exu_excp
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/35T_lab3/project/project_1.srcs/sources_1/imports/rtl/core/e203_exu_longpwbck.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module e203_exu_longpwbck
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/35T_lab3/project/project_1.srcs/sources_1/imports/rtl/core/e203_exu_oitf.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module e203_exu_oitf
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/35T_lab3/project/project_1.srcs/sources_1/imports/rtl/core/e203_exu_regfile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module e203_exu_regfile
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/35T_lab3/project/project_1.srcs/sources_1/imports/rtl/core/e203_exu_wbck.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module e203_exu_wbck
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/35T_lab3/project/project_1.srcs/sources_1/imports/rtl/core/e203_ifu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module e203_ifu
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/35T_lab3/project/project_1.srcs/sources_1/imports/rtl/core/e203_ifu_ifetch.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module e203_ifu_ifetch
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/35T_lab3/project/project_1.srcs/sources_1/imports/rtl/core/e203_ifu_ift2icb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module e203_ifu_ift2icb
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/35T_lab3/project/project_1.srcs/sources_1/imports/rtl/core/e203_ifu_litebpu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module e203_ifu_litebpu
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/35T_lab3/project/project_1.srcs/sources_1/imports/rtl/core/e203_ifu_minidec.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module e203_ifu_minidec
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/35T_lab3/project/project_1.srcs/sources_1/imports/rtl/core/e203_irq_sync.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module e203_irq_sync
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/35T_lab3/project/project_1.srcs/sources_1/imports/rtl/core/e203_itcm_ctrl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module e203_itcm_ctrl
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/35T_lab3/project/project_1.srcs/sources_1/imports/rtl/core/e203_itcm_ram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module e203_itcm_ram
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/35T_lab3/project/project_1.srcs/sources_1/imports/rtl/core/e203_lsu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module e203_lsu
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/35T_lab3/project/project_1.srcs/sources_1/imports/rtl/core/e203_lsu_ctrl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module e203_lsu_ctrl
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/35T_lab3/project/project_1.srcs/sources_1/imports/rtl/core/e203_reset_ctrl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module e203_reset_ctrl
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/35T_lab3/project/project_1.srcs/sources_1/imports/rtl/soc/e203_soc_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module e203_soc_top
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/35T_lab3/project/project_1.srcs/sources_1/imports/rtl/core/e203_srams.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module e203_srams
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/35T_lab3/project/project_1.srcs/sources_1/imports/rtl/subsys/e203_subsys_clint.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module e203_subsys_clint
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/35T_lab3/project/project_1.srcs/sources_1/imports/rtl/subsys/e203_subsys_gfcm.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module e203_subsys_gfcm
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/35T_lab3/project/project_1.srcs/sources_1/imports/rtl/subsys/e203_subsys_hclkgen.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module e203_subsys_hclkgen
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/35T_lab3/project/project_1.srcs/sources_1/imports/rtl/subsys/e203_subsys_hclkgen_rstsync.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module e203_subsys_hclkgen_rstsync
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/35T_lab3/project/project_1.srcs/sources_1/imports/rtl/subsys/e203_subsys_main.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module e203_subsys_main
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/35T_lab3/project/project_1.srcs/sources_1/imports/rtl/subsys/e203_subsys_mems.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module e203_subsys_mems
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/35T_lab3/project/project_1.srcs/sources_1/imports/rtl/subsys/e203_subsys_perips.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module e203_subsys_perips
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/35T_lab3/project/project_1.srcs/sources_1/imports/rtl/subsys/e203_subsys_plic.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module e203_subsys_plic
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/35T_lab3/project/project_1.srcs/sources_1/imports/rtl/subsys/e203_subsys_pll.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module e203_subsys_pll
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/35T_lab3/project/project_1.srcs/sources_1/imports/rtl/subsys/e203_subsys_pllclkdiv.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module e203_subsys_pllclkdiv
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/35T_lab3/project/project_1.srcs/sources_1/imports/rtl/subsys/e203_subsys_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module e203_subsys_top
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/35T_lab3/project/project_1.srcs/sources_1/imports/rtl/perips/i2c_master_bit_ctrl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module i2c_master_bit_ctrl
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/35T_lab3/project/project_1.srcs/sources_1/imports/rtl/perips/i2c_master_byte_ctrl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module i2c_master_byte_ctrl
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/35T_lab3/project/project_1.srcs/sources_1/imports/rtl/perips/i2c_master_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module i2c_master_top
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/35T_lab3/project/project_1.srcs/sources_1/new/lab3_ddr_ctrl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module lab3_ddr_ctrlxx
INFO: [VRFC 10-311] analyzing module lab3_ddr_ctrl
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/35T_lab3/project/project_1.srcs/sources_1/imports/rtl/general/sirv_1cyc_sram_ctrl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sirv_1cyc_sram_ctrl
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/35T_lab3/project/project_1.srcs/sources_1/imports/rtl/perips/sirv_AsyncResetReg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sirv_AsyncResetReg
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/35T_lab3/project/project_1.srcs/sources_1/imports/rtl/perips/sirv_AsyncResetRegVec.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sirv_AsyncResetRegVec
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/35T_lab3/project/project_1.srcs/sources_1/imports/rtl/perips/sirv_AsyncResetRegVec_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sirv_AsyncResetRegVec_1
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/35T_lab3/project/project_1.srcs/sources_1/imports/rtl/perips/sirv_AsyncResetRegVec_129.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sirv_AsyncResetRegVec_129
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/35T_lab3/project/project_1.srcs/sources_1/imports/rtl/perips/sirv_AsyncResetRegVec_36.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sirv_AsyncResetRegVec_36
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/35T_lab3/project/project_1.srcs/sources_1/imports/rtl/perips/sirv_AsyncResetRegVec_67.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sirv_AsyncResetRegVec_67
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/35T_lab3/project/project_1.srcs/sources_1/imports/rtl/perips/sirv_DeglitchShiftRegister.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sirv_DeglitchShiftRegister
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/35T_lab3/project/project_1.srcs/sources_1/imports/rtl/perips/sirv_LevelGateway.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sirv_LevelGateway
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/35T_lab3/project/project_1.srcs/sources_1/imports/rtl/perips/sirv_ResetCatchAndSync.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sirv_ResetCatchAndSync
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/35T_lab3/project/project_1.srcs/sources_1/imports/rtl/perips/sirv_ResetCatchAndSync_2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sirv_ResetCatchAndSync_2
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/35T_lab3/project/project_1.srcs/sources_1/imports/rtl/perips/sirv_aon.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sirv_aon
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/35T_lab3/project/project_1.srcs/sources_1/imports/rtl/perips/sirv_aon_lclkgen_regs.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sirv_aon_lclkgen_regs
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/35T_lab3/project/project_1.srcs/sources_1/imports/rtl/perips/sirv_aon_porrst.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sirv_aon_porrst
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/35T_lab3/project/project_1.srcs/sources_1/imports/rtl/perips/sirv_aon_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sirv_aon_top
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/35T_lab3/project/project_1.srcs/sources_1/imports/rtl/perips/sirv_aon_wrapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sirv_aon_wrapper
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/35T_lab3/project/project_1.srcs/sources_1/imports/rtl/perips/sirv_clint.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sirv_clint
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/35T_lab3/project/project_1.srcs/sources_1/imports/rtl/perips/sirv_clint_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sirv_clint_top
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/35T_lab3/project/project_1.srcs/sources_1/imports/rtl/debug/sirv_debug_csr.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sirv_debug_csr
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/35T_lab3/project/project_1.srcs/sources_1/imports/rtl/debug/sirv_debug_module.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sirv_debug_module
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/35T_lab3/project/project_1.srcs/sources_1/imports/rtl/debug/sirv_debug_ram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sirv_debug_ram
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/35T_lab3/project/project_1.srcs/sources_1/imports/rtl/debug/sirv_debug_rom.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sirv_debug_rom
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/35T_lab3/project/project_1.srcs/sources_1/imports/rtl/perips/sirv_expl_apb_slv.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sirv_expl_apb_slv
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/35T_lab3/project/project_1.srcs/sources_1/imports/rtl/perips/sirv_expl_axi_slv.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sirv_expl_axi_slv
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/35T_lab3/project/project_1.srcs/sources_1/imports/rtl/perips/sirv_flash_qspi.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sirv_flash_qspi
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/35T_lab3/project/project_1.srcs/sources_1/imports/rtl/perips/sirv_flash_qspi_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sirv_flash_qspi_top
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/35T_lab3/project/project_1.srcs/sources_1/imports/rtl/general/sirv_gnrl_bufs.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sirv_gnrl_pipe_stage
INFO: [VRFC 10-311] analyzing module sirv_gnrl_sync
INFO: [VRFC 10-311] analyzing module sirv_gnrl_cdc_rx
INFO: [VRFC 10-311] analyzing module sirv_gnrl_cdc_tx
INFO: [VRFC 10-311] analyzing module sirv_gnrl_bypbuf
INFO: [VRFC 10-311] analyzing module sirv_gnrl_fifo
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/35T_lab3/project/project_1.srcs/sources_1/imports/rtl/general/sirv_gnrl_dffs.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sirv_gnrl_dfflrs
INFO: [VRFC 10-311] analyzing module sirv_gnrl_dfflr
INFO: [VRFC 10-311] analyzing module sirv_gnrl_dffl
INFO: [VRFC 10-311] analyzing module sirv_gnrl_dffrs
INFO: [VRFC 10-311] analyzing module sirv_gnrl_dffr
INFO: [VRFC 10-311] analyzing module sirv_gnrl_ltch
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/35T_lab3/project/project_1.srcs/sources_1/imports/rtl/general/sirv_gnrl_icbs.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sirv_gnrl_icb_arbt
INFO: [VRFC 10-311] analyzing module sirv_gnrl_icb_buffer
INFO: [VRFC 10-311] analyzing module sirv_gnrl_icb_n2w
INFO: [VRFC 10-311] analyzing module sirv_gnrl_icb_splt
INFO: [VRFC 10-311] analyzing module sirv_gnrl_icb2axi
INFO: [VRFC 10-311] analyzing module sirv_gnrl_icb32towishb8
INFO: [VRFC 10-311] analyzing module sirv_gnrl_icb2apb
INFO: [VRFC 10-311] analyzing module sirv_gnrl_axi_buffer
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/35T_lab3/project/project_1.srcs/sources_1/imports/rtl/general/sirv_gnrl_ram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sirv_gnrl_ram
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/35T_lab3/project/project_1.srcs/sources_1/imports/rtl/perips/sirv_gpio.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sirv_gpio
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/35T_lab3/project/project_1.srcs/sources_1/imports/rtl/perips/sirv_gpio_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sirv_gpio_top
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/35T_lab3/project/project_1.srcs/sources_1/imports/rtl/perips/sirv_hclkgen_regs.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sirv_hclkgen_regs
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/35T_lab3/project/project_1.srcs/sources_1/imports/rtl/fab/sirv_icb1to16_bus.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sirv_icb1to16_bus
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/35T_lab3/project/project_1.srcs/sources_1/imports/rtl/fab/sirv_icb1to2_bus.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sirv_icb1to2_bus
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/35T_lab3/project/project_1.srcs/sources_1/imports/rtl/fab/sirv_icb1to8_bus.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sirv_icb1to8_bus
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/35T_lab3/project/project_1.srcs/sources_1/imports/rtl/debug/sirv_jtag_dtm.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sirv_jtag_dtm
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/35T_lab3/project/project_1.srcs/sources_1/imports/rtl/perips/sirv_jtaggpioport.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sirv_jtaggpioport
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/35T_lab3/project/project_1.srcs/sources_1/imports/rtl/mems/sirv_mrom.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sirv_mrom
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/35T_lab3/project/project_1.srcs/sources_1/imports/rtl/mems/sirv_mrom_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sirv_mrom_top
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/35T_lab3/project/project_1.srcs/sources_1/imports/rtl/perips/sirv_otp_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sirv_otp_top
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/35T_lab3/project/project_1.srcs/sources_1/imports/rtl/perips/sirv_plic_man.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sirv_plic_man
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/35T_lab3/project/project_1.srcs/sources_1/imports/rtl/perips/sirv_plic_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sirv_plic_top
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/35T_lab3/project/project_1.srcs/sources_1/imports/rtl/perips/sirv_pmu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sirv_pmu
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/35T_lab3/project/project_1.srcs/sources_1/imports/rtl/perips/sirv_pmu_core.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sirv_pmu_core
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/35T_lab3/project/project_1.srcs/sources_1/imports/rtl/perips/sirv_pwm16.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sirv_pwm16
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/35T_lab3/project/project_1.srcs/sources_1/imports/rtl/perips/sirv_pwm16_core.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sirv_pwm16_core
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/35T_lab3/project/project_1.srcs/sources_1/imports/rtl/perips/sirv_pwm16_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sirv_pwm16_top
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/35T_lab3/project/project_1.srcs/sources_1/imports/rtl/perips/sirv_pwm8.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sirv_pwm8
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/35T_lab3/project/project_1.srcs/sources_1/imports/rtl/perips/sirv_pwm8_core.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sirv_pwm8_core
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/35T_lab3/project/project_1.srcs/sources_1/imports/rtl/perips/sirv_pwm8_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sirv_pwm8_top
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/35T_lab3/project/project_1.srcs/sources_1/imports/rtl/perips/sirv_pwmgpioport.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sirv_pwmgpioport
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/35T_lab3/project/project_1.srcs/sources_1/imports/rtl/perips/sirv_qspi_1cs.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sirv_qspi_1cs
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/35T_lab3/project/project_1.srcs/sources_1/imports/rtl/perips/sirv_qspi_1cs_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sirv_qspi_1cs_top
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/35T_lab3/project/project_1.srcs/sources_1/imports/rtl/perips/sirv_qspi_4cs.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sirv_qspi_4cs
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/35T_lab3/project/project_1.srcs/sources_1/imports/rtl/perips/sirv_qspi_4cs_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sirv_qspi_4cs_top
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/35T_lab3/project/project_1.srcs/sources_1/imports/rtl/perips/sirv_qspi_arbiter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sirv_qspi_arbiter
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/35T_lab3/project/project_1.srcs/sources_1/imports/rtl/perips/sirv_qspi_fifo.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sirv_qspi_fifo
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/35T_lab3/project/project_1.srcs/sources_1/imports/rtl/perips/sirv_qspi_media.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sirv_qspi_media
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/35T_lab3/project/project_1.srcs/sources_1/imports/rtl/perips/sirv_qspi_media_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sirv_qspi_media_1
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/35T_lab3/project/project_1.srcs/sources_1/imports/rtl/perips/sirv_qspi_media_2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sirv_qspi_media_2
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/35T_lab3/project/project_1.srcs/sources_1/imports/rtl/perips/sirv_qspi_physical.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sirv_qspi_physical
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/35T_lab3/project/project_1.srcs/sources_1/imports/rtl/perips/sirv_qspi_physical_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sirv_qspi_physical_1
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/35T_lab3/project/project_1.srcs/sources_1/imports/rtl/perips/sirv_qspi_physical_2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sirv_qspi_physical_2
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/35T_lab3/project/project_1.srcs/sources_1/imports/rtl/perips/sirv_queue.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sirv_queue
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/35T_lab3/project/project_1.srcs/sources_1/imports/rtl/perips/sirv_queue_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sirv_queue_1
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/35T_lab3/project/project_1.srcs/sources_1/imports/rtl/perips/sirv_repeater_6.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sirv_repeater_6
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/35T_lab3/project/project_1.srcs/sources_1/imports/rtl/perips/sirv_rtc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sirv_rtc
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/35T_lab3/project/project_1.srcs/sources_1/imports/rtl/general/sirv_sim_ram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sirv_sim_ram
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/35T_lab3/project/project_1.srcs/sources_1/imports/rtl/perips/sirv_spi_flashmap.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sirv_qspi_flashmap
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/35T_lab3/project/project_1.srcs/sources_1/imports/rtl/perips/sirv_spigpioport.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sirv_spigpioport
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/35T_lab3/project/project_1.srcs/sources_1/imports/rtl/perips/sirv_spigpioport_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sirv_spigpioport_1
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/35T_lab3/project/project_1.srcs/sources_1/imports/rtl/perips/sirv_spigpioport_2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sirv_spigpioport_2
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/35T_lab3/project/project_1.srcs/sources_1/imports/rtl/general/sirv_sram_icb_ctrl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sirv_sram_icb_ctrl
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/35T_lab3/project/project_1.srcs/sources_1/imports/rtl/perips/sirv_tl_repeater_5.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sirv_tl_repeater_5
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/35T_lab3/project/project_1.srcs/sources_1/imports/rtl/perips/sirv_tlfragmenter_qspi_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sirv_tlfragmenter_qspi_1
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/35T_lab3/project/project_1.srcs/sources_1/imports/rtl/perips/sirv_tlwidthwidget_qspi.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sirv_tlwidthwidget_qspi
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/35T_lab3/project/project_1.srcs/sources_1/imports/rtl/perips/sirv_uart.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sirv_uart
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/35T_lab3/project/project_1.srcs/sources_1/imports/rtl/perips/sirv_uart_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sirv_uart_top
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/35T_lab3/project/project_1.srcs/sources_1/imports/rtl/perips/sirv_uartgpioport.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sirv_uartgpioport
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/35T_lab3/project/project_1.srcs/sources_1/imports/rtl/perips/sirv_uartrx.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sirv_uartrx
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/35T_lab3/project/project_1.srcs/sources_1/imports/rtl/perips/sirv_uarttx.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sirv_uarttx
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/35T_lab3/project/project_1.srcs/sources_1/imports/rtl/perips/sirv_wdog.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sirv_wdog
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/35T_lab3/project/project_1.srcs/sim_1/new/lab3_ddr_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module lab3_ddr_tb
"xvhdl --incr --relax -prj lab3_ddr_tb_vhdl.prj"
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:17 . Memory (MB): peak = 1113.789 ; gain = 0.000
INFO: [USF-XSim-69] 'compile' step finished in '18' seconds
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:19 . Memory (MB): peak = 1113.789 ; gain = 0.000
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/vivado/35T_lab3/project/project_1.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/vivado/35T_lab3/project/project_1.sim/sim_1/behav/xsim'
Vivado Simulator 2018.1
Copyright 1986-1999, 2001-2017 Xilinx, Inc. All Rights Reserved.
Running: F:/software/xilinx/Vivado/2018.1/bin/unwrapped/win64.o/xelab.exe -wto c791423ef94145f2bff069b8ae028558 --incr --debug typical --relax --mt 2 -L blk_mem_gen_v8_3_6 -L axi_bram_ctrl_v4_0_14 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot lab3_ddr_tb_behav xil_defaultlib.lab3_ddr_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
ERROR: [VRFC 10-426] cannot find port test_mode on this module [D:/vivado/35T_lab3/project/project_1.srcs/sources_1/imports/rtl/core/e203_cpu.v:848]
ERROR: [VRFC 10-2063] Module <axi_wrapper> not found while processing module instance <u_axi_warpper> [D:/vivado/35T_lab3/project/project_1.srcs/sources_1/new/lab3_ddr_ctrl.v:520]
ERROR: [VRFC 10-2063] Module <e203_srams> not found while processing module instance <u_e203_srams> [D:/vivado/35T_lab3/project/project_1.srcs/sources_1/imports/rtl/core/e203_cpu_top.v:641]
ERROR: [VRFC 10-2063] Module <e203_subsys_plic> not found while processing module instance <u_e203_subsys_plic> [D:/vivado/35T_lab3/project/project_1.srcs/sources_1/imports/rtl/subsys/e203_subsys_main.v:1217]
ERROR: [VRFC 10-2063] Module <e203_subsys_clint> not found while processing module instance <u_e203_subsys_clint> [D:/vivado/35T_lab3/project/project_1.srcs/sources_1/imports/rtl/subsys/e203_subsys_main.v:1296]
ERROR: [VRFC 10-2063] Module <e203_subsys_perips> not found while processing module instance <u_e203_subsys_perips> [D:/vivado/35T_lab3/project/project_1.srcs/sources_1/imports/rtl/subsys/e203_subsys_main.v:1343]
ERROR: [VRFC 10-2063] Module <e203_subsys_mems> not found while processing module instance <u_e203_subsys_mems> [D:/vivado/35T_lab3/project/project_1.srcs/sources_1/imports/rtl/subsys/e203_subsys_main.v:1714]
ERROR: [VRFC 10-2063] Module <sirv_debug_module> not found while processing module instance <u_sirv_debug_module> [D:/vivado/35T_lab3/project/project_1.srcs/sources_1/imports/rtl/subsys/e203_subsys_top.v:977]
ERROR: [VRFC 10-2063] Module <sirv_aon_top> not found while processing module instance <u_sirv_aon_top> [D:/vivado/35T_lab3/project/project_1.srcs/sources_1/imports/rtl/subsys/e203_subsys_top.v:1067]
ERROR: [VRFC 10-2063] Module <axi_bram_ctrl_0> not found while processing module instance <axi_bram> [D:/vivado/35T_lab3/project/project_1.srcs/sim_1/new/lab3_ddr_tb.v:623]
ERROR: [XSIM 43-3322] Static elaboration of top level Verilog design unit(s) in library work failed.
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-99] Step results log file:'D:/vivado/35T_lab3/project/project_1.sim/sim_1/behav/xsim/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or 'D:/vivado/35T_lab3/project/project_1.sim/sim_1/behav/xsim/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
ERROR: [Common 17-69] Command failed: ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.

update_compile_order -fileset sim_1
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/vivado/35T_lab3/project/project_1.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'F:/software/xilinx/Vivado/2018.1/data/xsim/ip/xsim_ip.ini' copied to run dir:'D:/vivado/35T_lab3/project/project_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'lab3_ddr_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/vivado/35T_lab3/project/project_1.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj lab3_ddr_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/35T_lab3/project/project_1.srcs/sources_1/new/axi_wrapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module axi_wrapper
INFO: [VRFC 10-2458] undeclared symbol awid, assumed default net type wire [D:/vivado/35T_lab3/project/project_1.srcs/sources_1/new/axi_wrapper.v:479]
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/35T_lab3/project/project_1.srcs/sources_1/imports/rtl/core/e203_biu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module e203_biu
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/35T_lab3/project/project_1.srcs/sources_1/imports/rtl/core/e203_clk_ctrl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module e203_clk_ctrl
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/35T_lab3/project/project_1.srcs/sources_1/imports/rtl/core/e203_clkgate.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module e203_clkgate
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/35T_lab3/project/project_1.srcs/sources_1/imports/rtl/core/e203_core.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module e203_core
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/35T_lab3/project/project_1.srcs/sources_1/imports/rtl/core/e203_cpu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module e203_cpu
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/35T_lab3/project/project_1.srcs/sources_1/imports/rtl/core/e203_cpu_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module e203_cpu_top
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/35T_lab3/project/project_1.srcs/sources_1/imports/rtl/core/e203_dtcm_ram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module e203_dtcm_ram
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/35T_lab3/project/project_1.srcs/sources_1/imports/rtl/core/e203_extend_csr.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module e203_extend_csr
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/35T_lab3/project/project_1.srcs/sources_1/imports/rtl/core/e203_exu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module e203_exu
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/35T_lab3/project/project_1.srcs/sources_1/imports/rtl/core/e203_exu_alu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module e203_exu_alu
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/35T_lab3/project/project_1.srcs/sources_1/imports/rtl/core/e203_exu_alu_bjp.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module e203_exu_alu_bjp
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/35T_lab3/project/project_1.srcs/sources_1/imports/rtl/core/e203_exu_alu_csrctrl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module e203_exu_alu_csrctrl
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/35T_lab3/project/project_1.srcs/sources_1/imports/rtl/core/e203_exu_alu_dpath.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module e203_exu_alu_dpath
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/35T_lab3/project/project_1.srcs/sources_1/imports/rtl/core/e203_exu_alu_lsuagu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module e203_exu_alu_lsuagu
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/35T_lab3/project/project_1.srcs/sources_1/imports/rtl/core/e203_exu_alu_muldiv.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module e203_exu_alu_muldiv
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/35T_lab3/project/project_1.srcs/sources_1/imports/rtl/core/e203_exu_alu_rglr.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module e203_exu_alu_rglr
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/35T_lab3/project/project_1.srcs/sources_1/imports/rtl/core/e203_exu_branchslv.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module e203_exu_branchslv
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/35T_lab3/project/project_1.srcs/sources_1/imports/rtl/core/e203_exu_commit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module e203_exu_commit
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/35T_lab3/project/project_1.srcs/sources_1/imports/rtl/core/e203_exu_csr.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module e203_exu_csr
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/35T_lab3/project/project_1.srcs/sources_1/imports/rtl/core/e203_exu_decode.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module e203_exu_decode
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/35T_lab3/project/project_1.srcs/sources_1/imports/rtl/core/e203_exu_disp.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module e203_exu_disp
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/35T_lab3/project/project_1.srcs/sources_1/imports/rtl/core/e203_exu_excp.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module e203_exu_excp
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/35T_lab3/project/project_1.srcs/sources_1/imports/rtl/core/e203_exu_longpwbck.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module e203_exu_longpwbck
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/35T_lab3/project/project_1.srcs/sources_1/imports/rtl/core/e203_exu_oitf.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module e203_exu_oitf
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/35T_lab3/project/project_1.srcs/sources_1/imports/rtl/core/e203_exu_regfile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module e203_exu_regfile
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/35T_lab3/project/project_1.srcs/sources_1/imports/rtl/core/e203_exu_wbck.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module e203_exu_wbck
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/35T_lab3/project/project_1.srcs/sources_1/imports/rtl/core/e203_ifu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module e203_ifu
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/35T_lab3/project/project_1.srcs/sources_1/imports/rtl/core/e203_ifu_ifetch.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module e203_ifu_ifetch
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/35T_lab3/project/project_1.srcs/sources_1/imports/rtl/core/e203_ifu_ift2icb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module e203_ifu_ift2icb
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/35T_lab3/project/project_1.srcs/sources_1/imports/rtl/core/e203_ifu_litebpu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module e203_ifu_litebpu
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/35T_lab3/project/project_1.srcs/sources_1/imports/rtl/core/e203_ifu_minidec.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module e203_ifu_minidec
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/35T_lab3/project/project_1.srcs/sources_1/imports/rtl/core/e203_irq_sync.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module e203_irq_sync
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/35T_lab3/project/project_1.srcs/sources_1/imports/rtl/core/e203_itcm_ctrl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module e203_itcm_ctrl
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/35T_lab3/project/project_1.srcs/sources_1/imports/rtl/core/e203_itcm_ram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module e203_itcm_ram
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/35T_lab3/project/project_1.srcs/sources_1/imports/rtl/core/e203_lsu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module e203_lsu
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/35T_lab3/project/project_1.srcs/sources_1/imports/rtl/core/e203_lsu_ctrl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module e203_lsu_ctrl
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/35T_lab3/project/project_1.srcs/sources_1/imports/rtl/core/e203_reset_ctrl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module e203_reset_ctrl
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/35T_lab3/project/project_1.srcs/sources_1/imports/rtl/soc/e203_soc_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module e203_soc_top
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/35T_lab3/project/project_1.srcs/sources_1/imports/rtl/core/e203_srams.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module e203_srams
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/35T_lab3/project/project_1.srcs/sources_1/imports/rtl/subsys/e203_subsys_clint.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module e203_subsys_clint
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/35T_lab3/project/project_1.srcs/sources_1/imports/rtl/subsys/e203_subsys_gfcm.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module e203_subsys_gfcm
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/35T_lab3/project/project_1.srcs/sources_1/imports/rtl/subsys/e203_subsys_hclkgen.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module e203_subsys_hclkgen
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/35T_lab3/project/project_1.srcs/sources_1/imports/rtl/subsys/e203_subsys_hclkgen_rstsync.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module e203_subsys_hclkgen_rstsync
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/35T_lab3/project/project_1.srcs/sources_1/imports/rtl/subsys/e203_subsys_main.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module e203_subsys_main
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/35T_lab3/project/project_1.srcs/sources_1/imports/rtl/subsys/e203_subsys_mems.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module e203_subsys_mems
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/35T_lab3/project/project_1.srcs/sources_1/imports/rtl/subsys/e203_subsys_perips.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module e203_subsys_perips
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/35T_lab3/project/project_1.srcs/sources_1/imports/rtl/subsys/e203_subsys_plic.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module e203_subsys_plic
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/35T_lab3/project/project_1.srcs/sources_1/imports/rtl/subsys/e203_subsys_pll.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module e203_subsys_pll
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/35T_lab3/project/project_1.srcs/sources_1/imports/rtl/subsys/e203_subsys_pllclkdiv.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module e203_subsys_pllclkdiv
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/35T_lab3/project/project_1.srcs/sources_1/imports/rtl/subsys/e203_subsys_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module e203_subsys_top
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/35T_lab3/project/project_1.srcs/sources_1/imports/rtl/perips/i2c_master_bit_ctrl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module i2c_master_bit_ctrl
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/35T_lab3/project/project_1.srcs/sources_1/imports/rtl/perips/i2c_master_byte_ctrl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module i2c_master_byte_ctrl
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/35T_lab3/project/project_1.srcs/sources_1/imports/rtl/perips/i2c_master_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module i2c_master_top
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/35T_lab3/project/project_1.srcs/sources_1/new/lab3_ddr_ctrl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module lab3_ddr_ctrlxx
INFO: [VRFC 10-311] analyzing module lab3_ddr_ctrl
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/35T_lab3/project/project_1.srcs/sources_1/imports/rtl/general/sirv_1cyc_sram_ctrl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sirv_1cyc_sram_ctrl
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/35T_lab3/project/project_1.srcs/sources_1/imports/rtl/perips/sirv_AsyncResetReg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sirv_AsyncResetReg
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/35T_lab3/project/project_1.srcs/sources_1/imports/rtl/perips/sirv_AsyncResetRegVec.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sirv_AsyncResetRegVec
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/35T_lab3/project/project_1.srcs/sources_1/imports/rtl/perips/sirv_AsyncResetRegVec_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sirv_AsyncResetRegVec_1
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/35T_lab3/project/project_1.srcs/sources_1/imports/rtl/perips/sirv_AsyncResetRegVec_129.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sirv_AsyncResetRegVec_129
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/35T_lab3/project/project_1.srcs/sources_1/imports/rtl/perips/sirv_AsyncResetRegVec_36.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sirv_AsyncResetRegVec_36
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/35T_lab3/project/project_1.srcs/sources_1/imports/rtl/perips/sirv_AsyncResetRegVec_67.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sirv_AsyncResetRegVec_67
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/35T_lab3/project/project_1.srcs/sources_1/imports/rtl/perips/sirv_DeglitchShiftRegister.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sirv_DeglitchShiftRegister
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/35T_lab3/project/project_1.srcs/sources_1/imports/rtl/perips/sirv_LevelGateway.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sirv_LevelGateway
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/35T_lab3/project/project_1.srcs/sources_1/imports/rtl/perips/sirv_ResetCatchAndSync.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sirv_ResetCatchAndSync
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/35T_lab3/project/project_1.srcs/sources_1/imports/rtl/perips/sirv_ResetCatchAndSync_2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sirv_ResetCatchAndSync_2
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/35T_lab3/project/project_1.srcs/sources_1/imports/rtl/perips/sirv_aon.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sirv_aon
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/35T_lab3/project/project_1.srcs/sources_1/imports/rtl/perips/sirv_aon_lclkgen_regs.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sirv_aon_lclkgen_regs
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/35T_lab3/project/project_1.srcs/sources_1/imports/rtl/perips/sirv_aon_porrst.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sirv_aon_porrst
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/35T_lab3/project/project_1.srcs/sources_1/imports/rtl/perips/sirv_aon_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sirv_aon_top
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/35T_lab3/project/project_1.srcs/sources_1/imports/rtl/perips/sirv_aon_wrapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sirv_aon_wrapper
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/35T_lab3/project/project_1.srcs/sources_1/imports/rtl/perips/sirv_clint.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sirv_clint
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/35T_lab3/project/project_1.srcs/sources_1/imports/rtl/perips/sirv_clint_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sirv_clint_top
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/35T_lab3/project/project_1.srcs/sources_1/imports/rtl/debug/sirv_debug_csr.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sirv_debug_csr
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/35T_lab3/project/project_1.srcs/sources_1/imports/rtl/debug/sirv_debug_module.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sirv_debug_module
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/35T_lab3/project/project_1.srcs/sources_1/imports/rtl/debug/sirv_debug_ram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sirv_debug_ram
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/35T_lab3/project/project_1.srcs/sources_1/imports/rtl/debug/sirv_debug_rom.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sirv_debug_rom
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/35T_lab3/project/project_1.srcs/sources_1/imports/rtl/perips/sirv_expl_apb_slv.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sirv_expl_apb_slv
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/35T_lab3/project/project_1.srcs/sources_1/imports/rtl/perips/sirv_expl_axi_slv.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sirv_expl_axi_slv
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/35T_lab3/project/project_1.srcs/sources_1/imports/rtl/perips/sirv_flash_qspi.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sirv_flash_qspi
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/35T_lab3/project/project_1.srcs/sources_1/imports/rtl/perips/sirv_flash_qspi_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sirv_flash_qspi_top
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/35T_lab3/project/project_1.srcs/sources_1/imports/rtl/general/sirv_gnrl_bufs.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sirv_gnrl_pipe_stage
INFO: [VRFC 10-311] analyzing module sirv_gnrl_sync
INFO: [VRFC 10-311] analyzing module sirv_gnrl_cdc_rx
INFO: [VRFC 10-311] analyzing module sirv_gnrl_cdc_tx
INFO: [VRFC 10-311] analyzing module sirv_gnrl_bypbuf
INFO: [VRFC 10-311] analyzing module sirv_gnrl_fifo
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/35T_lab3/project/project_1.srcs/sources_1/imports/rtl/general/sirv_gnrl_dffs.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sirv_gnrl_dfflrs
INFO: [VRFC 10-311] analyzing module sirv_gnrl_dfflr
INFO: [VRFC 10-311] analyzing module sirv_gnrl_dffl
INFO: [VRFC 10-311] analyzing module sirv_gnrl_dffrs
INFO: [VRFC 10-311] analyzing module sirv_gnrl_dffr
INFO: [VRFC 10-311] analyzing module sirv_gnrl_ltch
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/35T_lab3/project/project_1.srcs/sources_1/imports/rtl/general/sirv_gnrl_icbs.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sirv_gnrl_icb_arbt
INFO: [VRFC 10-311] analyzing module sirv_gnrl_icb_buffer
INFO: [VRFC 10-311] analyzing module sirv_gnrl_icb_n2w
INFO: [VRFC 10-311] analyzing module sirv_gnrl_icb_splt
INFO: [VRFC 10-311] analyzing module sirv_gnrl_icb2axi
INFO: [VRFC 10-311] analyzing module sirv_gnrl_icb32towishb8
INFO: [VRFC 10-311] analyzing module sirv_gnrl_icb2apb
INFO: [VRFC 10-311] analyzing module sirv_gnrl_axi_buffer
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/35T_lab3/project/project_1.srcs/sources_1/imports/rtl/general/sirv_gnrl_ram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sirv_gnrl_ram
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/35T_lab3/project/project_1.srcs/sources_1/imports/rtl/perips/sirv_gpio.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sirv_gpio
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/35T_lab3/project/project_1.srcs/sources_1/imports/rtl/perips/sirv_gpio_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sirv_gpio_top
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/35T_lab3/project/project_1.srcs/sources_1/imports/rtl/perips/sirv_hclkgen_regs.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sirv_hclkgen_regs
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/35T_lab3/project/project_1.srcs/sources_1/imports/rtl/fab/sirv_icb1to16_bus.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sirv_icb1to16_bus
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/35T_lab3/project/project_1.srcs/sources_1/imports/rtl/fab/sirv_icb1to2_bus.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sirv_icb1to2_bus
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/35T_lab3/project/project_1.srcs/sources_1/imports/rtl/fab/sirv_icb1to8_bus.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sirv_icb1to8_bus
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/35T_lab3/project/project_1.srcs/sources_1/imports/rtl/debug/sirv_jtag_dtm.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sirv_jtag_dtm
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/35T_lab3/project/project_1.srcs/sources_1/imports/rtl/perips/sirv_jtaggpioport.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sirv_jtaggpioport
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/35T_lab3/project/project_1.srcs/sources_1/imports/rtl/mems/sirv_mrom.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sirv_mrom
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/35T_lab3/project/project_1.srcs/sources_1/imports/rtl/mems/sirv_mrom_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sirv_mrom_top
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/35T_lab3/project/project_1.srcs/sources_1/imports/rtl/perips/sirv_otp_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sirv_otp_top
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/35T_lab3/project/project_1.srcs/sources_1/imports/rtl/perips/sirv_plic_man.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sirv_plic_man
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/35T_lab3/project/project_1.srcs/sources_1/imports/rtl/perips/sirv_plic_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sirv_plic_top
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/35T_lab3/project/project_1.srcs/sources_1/imports/rtl/perips/sirv_pmu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sirv_pmu
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/35T_lab3/project/project_1.srcs/sources_1/imports/rtl/perips/sirv_pmu_core.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sirv_pmu_core
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/35T_lab3/project/project_1.srcs/sources_1/imports/rtl/perips/sirv_pwm16.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sirv_pwm16
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/35T_lab3/project/project_1.srcs/sources_1/imports/rtl/perips/sirv_pwm16_core.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sirv_pwm16_core
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/35T_lab3/project/project_1.srcs/sources_1/imports/rtl/perips/sirv_pwm16_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sirv_pwm16_top
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/35T_lab3/project/project_1.srcs/sources_1/imports/rtl/perips/sirv_pwm8.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sirv_pwm8
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/35T_lab3/project/project_1.srcs/sources_1/imports/rtl/perips/sirv_pwm8_core.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sirv_pwm8_core
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/35T_lab3/project/project_1.srcs/sources_1/imports/rtl/perips/sirv_pwm8_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sirv_pwm8_top
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/35T_lab3/project/project_1.srcs/sources_1/imports/rtl/perips/sirv_pwmgpioport.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sirv_pwmgpioport
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/35T_lab3/project/project_1.srcs/sources_1/imports/rtl/perips/sirv_qspi_1cs.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sirv_qspi_1cs
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/35T_lab3/project/project_1.srcs/sources_1/imports/rtl/perips/sirv_qspi_1cs_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sirv_qspi_1cs_top
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/35T_lab3/project/project_1.srcs/sources_1/imports/rtl/perips/sirv_qspi_4cs.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sirv_qspi_4cs
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/35T_lab3/project/project_1.srcs/sources_1/imports/rtl/perips/sirv_qspi_4cs_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sirv_qspi_4cs_top
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/35T_lab3/project/project_1.srcs/sources_1/imports/rtl/perips/sirv_qspi_arbiter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sirv_qspi_arbiter
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/35T_lab3/project/project_1.srcs/sources_1/imports/rtl/perips/sirv_qspi_fifo.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sirv_qspi_fifo
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/35T_lab3/project/project_1.srcs/sources_1/imports/rtl/perips/sirv_qspi_media.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sirv_qspi_media
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/35T_lab3/project/project_1.srcs/sources_1/imports/rtl/perips/sirv_qspi_media_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sirv_qspi_media_1
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/35T_lab3/project/project_1.srcs/sources_1/imports/rtl/perips/sirv_qspi_media_2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sirv_qspi_media_2
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/35T_lab3/project/project_1.srcs/sources_1/imports/rtl/perips/sirv_qspi_physical.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sirv_qspi_physical
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/35T_lab3/project/project_1.srcs/sources_1/imports/rtl/perips/sirv_qspi_physical_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sirv_qspi_physical_1
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/35T_lab3/project/project_1.srcs/sources_1/imports/rtl/perips/sirv_qspi_physical_2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sirv_qspi_physical_2
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/35T_lab3/project/project_1.srcs/sources_1/imports/rtl/perips/sirv_queue.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sirv_queue
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/35T_lab3/project/project_1.srcs/sources_1/imports/rtl/perips/sirv_queue_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sirv_queue_1
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/35T_lab3/project/project_1.srcs/sources_1/imports/rtl/perips/sirv_repeater_6.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sirv_repeater_6
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/35T_lab3/project/project_1.srcs/sources_1/imports/rtl/perips/sirv_rtc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sirv_rtc
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/35T_lab3/project/project_1.srcs/sources_1/imports/rtl/general/sirv_sim_ram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sirv_sim_ram
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/35T_lab3/project/project_1.srcs/sources_1/imports/rtl/perips/sirv_spi_flashmap.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sirv_qspi_flashmap
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/35T_lab3/project/project_1.srcs/sources_1/imports/rtl/perips/sirv_spigpioport.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sirv_spigpioport
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/35T_lab3/project/project_1.srcs/sources_1/imports/rtl/perips/sirv_spigpioport_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sirv_spigpioport_1
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/35T_lab3/project/project_1.srcs/sources_1/imports/rtl/perips/sirv_spigpioport_2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sirv_spigpioport_2
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/35T_lab3/project/project_1.srcs/sources_1/imports/rtl/general/sirv_sram_icb_ctrl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sirv_sram_icb_ctrl
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/35T_lab3/project/project_1.srcs/sources_1/imports/rtl/perips/sirv_tl_repeater_5.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sirv_tl_repeater_5
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/35T_lab3/project/project_1.srcs/sources_1/imports/rtl/perips/sirv_tlfragmenter_qspi_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sirv_tlfragmenter_qspi_1
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/35T_lab3/project/project_1.srcs/sources_1/imports/rtl/perips/sirv_tlwidthwidget_qspi.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sirv_tlwidthwidget_qspi
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/35T_lab3/project/project_1.srcs/sources_1/imports/rtl/perips/sirv_uart.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sirv_uart
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/35T_lab3/project/project_1.srcs/sources_1/imports/rtl/perips/sirv_uart_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sirv_uart_top
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/35T_lab3/project/project_1.srcs/sources_1/imports/rtl/perips/sirv_uartgpioport.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sirv_uartgpioport
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/35T_lab3/project/project_1.srcs/sources_1/imports/rtl/perips/sirv_uartrx.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sirv_uartrx
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/35T_lab3/project/project_1.srcs/sources_1/imports/rtl/perips/sirv_uarttx.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sirv_uarttx
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/35T_lab3/project/project_1.srcs/sources_1/imports/rtl/perips/sirv_wdog.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sirv_wdog
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/35T_lab3/project/project_1.srcs/sim_1/new/lab3_ddr_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module lab3_ddr_tb
"xvhdl --incr --relax -prj lab3_ddr_tb_vhdl.prj"
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:17 . Memory (MB): peak = 1119.809 ; gain = 0.000
INFO: [USF-XSim-69] 'compile' step finished in '17' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/vivado/35T_lab3/project/project_1.sim/sim_1/behav/xsim'
Vivado Simulator 2018.1
Copyright 1986-1999, 2001-2017 Xilinx, Inc. All Rights Reserved.
Running: F:/software/xilinx/Vivado/2018.1/bin/unwrapped/win64.o/xelab.exe -wto c791423ef94145f2bff069b8ae028558 --incr --debug typical --relax --mt 2 -L blk_mem_gen_v8_3_6 -L axi_bram_ctrl_v4_0_14 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot lab3_ddr_tb_behav xil_defaultlib.lab3_ddr_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
ERROR: [VRFC 10-426] cannot find port test_mode on this module [D:/vivado/35T_lab3/project/project_1.srcs/sources_1/imports/rtl/core/e203_cpu.v:848]
ERROR: [VRFC 10-2063] Module <axi_wrapper> not found while processing module instance <u_axi_warpper> [D:/vivado/35T_lab3/project/project_1.srcs/sources_1/new/lab3_ddr_ctrl.v:520]
ERROR: [VRFC 10-2063] Module <e203_srams> not found while processing module instance <u_e203_srams> [D:/vivado/35T_lab3/project/project_1.srcs/sources_1/imports/rtl/core/e203_cpu_top.v:641]
ERROR: [VRFC 10-2063] Module <e203_subsys_plic> not found while processing module instance <u_e203_subsys_plic> [D:/vivado/35T_lab3/project/project_1.srcs/sources_1/imports/rtl/subsys/e203_subsys_main.v:1217]
ERROR: [VRFC 10-2063] Module <e203_subsys_clint> not found while processing module instance <u_e203_subsys_clint> [D:/vivado/35T_lab3/project/project_1.srcs/sources_1/imports/rtl/subsys/e203_subsys_main.v:1296]
ERROR: [VRFC 10-2063] Module <e203_subsys_perips> not found while processing module instance <u_e203_subsys_perips> [D:/vivado/35T_lab3/project/project_1.srcs/sources_1/imports/rtl/subsys/e203_subsys_main.v:1343]
ERROR: [VRFC 10-2063] Module <e203_subsys_mems> not found while processing module instance <u_e203_subsys_mems> [D:/vivado/35T_lab3/project/project_1.srcs/sources_1/imports/rtl/subsys/e203_subsys_main.v:1714]
ERROR: [VRFC 10-2063] Module <sirv_debug_module> not found while processing module instance <u_sirv_debug_module> [D:/vivado/35T_lab3/project/project_1.srcs/sources_1/imports/rtl/subsys/e203_subsys_top.v:977]
ERROR: [VRFC 10-2063] Module <sirv_aon_top> not found while processing module instance <u_sirv_aon_top> [D:/vivado/35T_lab3/project/project_1.srcs/sources_1/imports/rtl/subsys/e203_subsys_top.v:1067]
ERROR: [VRFC 10-2063] Module <axi_bram_ctrl_0> not found while processing module instance <axi_bram> [D:/vivado/35T_lab3/project/project_1.srcs/sim_1/new/lab3_ddr_tb.v:623]
ERROR: [XSIM 43-3322] Static elaboration of top level Verilog design unit(s) in library work failed.
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-99] Step results log file:'D:/vivado/35T_lab3/project/project_1.sim/sim_1/behav/xsim/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or 'D:/vivado/35T_lab3/project/project_1.sim/sim_1/behav/xsim/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
launch_simulation: Time (s): cpu = 00:00:04 ; elapsed = 00:00:21 . Memory (MB): peak = 1119.809 ; gain = 5.844
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/vivado/35T_lab3/project/project_1.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'F:/software/xilinx/Vivado/2018.1/data/xsim/ip/xsim_ip.ini' copied to run dir:'D:/vivado/35T_lab3/project/project_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'lab3_ddr_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/vivado/35T_lab3/project/project_1.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj lab3_ddr_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/35T_lab3/project/project_1.srcs/sources_1/new/axi_wrapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module axi_wrapper
INFO: [VRFC 10-2458] undeclared symbol awid, assumed default net type wire [D:/vivado/35T_lab3/project/project_1.srcs/sources_1/new/axi_wrapper.v:479]
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/35T_lab3/project/project_1.srcs/sources_1/imports/rtl/core/e203_biu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module e203_biu
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/35T_lab3/project/project_1.srcs/sources_1/imports/rtl/core/e203_clk_ctrl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module e203_clk_ctrl
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/35T_lab3/project/project_1.srcs/sources_1/imports/rtl/core/e203_clkgate.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module e203_clkgate
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/35T_lab3/project/project_1.srcs/sources_1/imports/rtl/core/e203_core.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module e203_core
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/35T_lab3/project/project_1.srcs/sources_1/imports/rtl/core/e203_cpu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module e203_cpu
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/35T_lab3/project/project_1.srcs/sources_1/imports/rtl/core/e203_cpu_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module e203_cpu_top
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/35T_lab3/project/project_1.srcs/sources_1/imports/rtl/core/e203_dtcm_ram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module e203_dtcm_ram
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/35T_lab3/project/project_1.srcs/sources_1/imports/rtl/core/e203_extend_csr.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module e203_extend_csr
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/35T_lab3/project/project_1.srcs/sources_1/imports/rtl/core/e203_exu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module e203_exu
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/35T_lab3/project/project_1.srcs/sources_1/imports/rtl/core/e203_exu_alu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module e203_exu_alu
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/35T_lab3/project/project_1.srcs/sources_1/imports/rtl/core/e203_exu_alu_bjp.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module e203_exu_alu_bjp
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/35T_lab3/project/project_1.srcs/sources_1/imports/rtl/core/e203_exu_alu_csrctrl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module e203_exu_alu_csrctrl
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/35T_lab3/project/project_1.srcs/sources_1/imports/rtl/core/e203_exu_alu_dpath.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module e203_exu_alu_dpath
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/35T_lab3/project/project_1.srcs/sources_1/imports/rtl/core/e203_exu_alu_lsuagu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module e203_exu_alu_lsuagu
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/35T_lab3/project/project_1.srcs/sources_1/imports/rtl/core/e203_exu_alu_muldiv.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module e203_exu_alu_muldiv
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/35T_lab3/project/project_1.srcs/sources_1/imports/rtl/core/e203_exu_alu_rglr.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module e203_exu_alu_rglr
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/35T_lab3/project/project_1.srcs/sources_1/imports/rtl/core/e203_exu_branchslv.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module e203_exu_branchslv
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/35T_lab3/project/project_1.srcs/sources_1/imports/rtl/core/e203_exu_commit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module e203_exu_commit
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/35T_lab3/project/project_1.srcs/sources_1/imports/rtl/core/e203_exu_csr.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module e203_exu_csr
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/35T_lab3/project/project_1.srcs/sources_1/imports/rtl/core/e203_exu_decode.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module e203_exu_decode
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/35T_lab3/project/project_1.srcs/sources_1/imports/rtl/core/e203_exu_disp.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module e203_exu_disp
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/35T_lab3/project/project_1.srcs/sources_1/imports/rtl/core/e203_exu_excp.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module e203_exu_excp
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/35T_lab3/project/project_1.srcs/sources_1/imports/rtl/core/e203_exu_longpwbck.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module e203_exu_longpwbck
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/35T_lab3/project/project_1.srcs/sources_1/imports/rtl/core/e203_exu_oitf.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module e203_exu_oitf
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/35T_lab3/project/project_1.srcs/sources_1/imports/rtl/core/e203_exu_regfile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module e203_exu_regfile
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/35T_lab3/project/project_1.srcs/sources_1/imports/rtl/core/e203_exu_wbck.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module e203_exu_wbck
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/35T_lab3/project/project_1.srcs/sources_1/imports/rtl/core/e203_ifu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module e203_ifu
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/35T_lab3/project/project_1.srcs/sources_1/imports/rtl/core/e203_ifu_ifetch.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module e203_ifu_ifetch
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/35T_lab3/project/project_1.srcs/sources_1/imports/rtl/core/e203_ifu_ift2icb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module e203_ifu_ift2icb
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/35T_lab3/project/project_1.srcs/sources_1/imports/rtl/core/e203_ifu_litebpu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module e203_ifu_litebpu
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/35T_lab3/project/project_1.srcs/sources_1/imports/rtl/core/e203_ifu_minidec.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module e203_ifu_minidec
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/35T_lab3/project/project_1.srcs/sources_1/imports/rtl/core/e203_irq_sync.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module e203_irq_sync
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/35T_lab3/project/project_1.srcs/sources_1/imports/rtl/core/e203_itcm_ctrl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module e203_itcm_ctrl
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/35T_lab3/project/project_1.srcs/sources_1/imports/rtl/core/e203_itcm_ram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module e203_itcm_ram
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/35T_lab3/project/project_1.srcs/sources_1/imports/rtl/core/e203_lsu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module e203_lsu
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/35T_lab3/project/project_1.srcs/sources_1/imports/rtl/core/e203_lsu_ctrl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module e203_lsu_ctrl
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/35T_lab3/project/project_1.srcs/sources_1/imports/rtl/core/e203_reset_ctrl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module e203_reset_ctrl
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/35T_lab3/project/project_1.srcs/sources_1/imports/rtl/soc/e203_soc_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module e203_soc_top
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/35T_lab3/project/project_1.srcs/sources_1/imports/rtl/core/e203_srams.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module e203_srams
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/35T_lab3/project/project_1.srcs/sources_1/imports/rtl/subsys/e203_subsys_clint.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module e203_subsys_clint
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/35T_lab3/project/project_1.srcs/sources_1/imports/rtl/subsys/e203_subsys_gfcm.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module e203_subsys_gfcm
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/35T_lab3/project/project_1.srcs/sources_1/imports/rtl/subsys/e203_subsys_hclkgen.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module e203_subsys_hclkgen
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/35T_lab3/project/project_1.srcs/sources_1/imports/rtl/subsys/e203_subsys_hclkgen_rstsync.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module e203_subsys_hclkgen_rstsync
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/35T_lab3/project/project_1.srcs/sources_1/imports/rtl/subsys/e203_subsys_main.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module e203_subsys_main
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/35T_lab3/project/project_1.srcs/sources_1/imports/rtl/subsys/e203_subsys_mems.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module e203_subsys_mems
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/35T_lab3/project/project_1.srcs/sources_1/imports/rtl/subsys/e203_subsys_perips.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module e203_subsys_perips
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/35T_lab3/project/project_1.srcs/sources_1/imports/rtl/subsys/e203_subsys_plic.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module e203_subsys_plic
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/35T_lab3/project/project_1.srcs/sources_1/imports/rtl/subsys/e203_subsys_pll.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module e203_subsys_pll
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/35T_lab3/project/project_1.srcs/sources_1/imports/rtl/subsys/e203_subsys_pllclkdiv.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module e203_subsys_pllclkdiv
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/35T_lab3/project/project_1.srcs/sources_1/imports/rtl/subsys/e203_subsys_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module e203_subsys_top
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/35T_lab3/project/project_1.srcs/sources_1/imports/rtl/perips/i2c_master_bit_ctrl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module i2c_master_bit_ctrl
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/35T_lab3/project/project_1.srcs/sources_1/imports/rtl/perips/i2c_master_byte_ctrl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module i2c_master_byte_ctrl
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/35T_lab3/project/project_1.srcs/sources_1/imports/rtl/perips/i2c_master_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module i2c_master_top
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/35T_lab3/project/project_1.srcs/sources_1/new/lab3_ddr_ctrl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module lab3_ddr_ctrl
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/35T_lab3/project/project_1.srcs/sources_1/imports/rtl/general/sirv_1cyc_sram_ctrl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sirv_1cyc_sram_ctrl
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/35T_lab3/project/project_1.srcs/sources_1/imports/rtl/perips/sirv_AsyncResetReg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sirv_AsyncResetReg
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/35T_lab3/project/project_1.srcs/sources_1/imports/rtl/perips/sirv_AsyncResetRegVec.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sirv_AsyncResetRegVec
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/35T_lab3/project/project_1.srcs/sources_1/imports/rtl/perips/sirv_AsyncResetRegVec_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sirv_AsyncResetRegVec_1
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/35T_lab3/project/project_1.srcs/sources_1/imports/rtl/perips/sirv_AsyncResetRegVec_129.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sirv_AsyncResetRegVec_129
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/35T_lab3/project/project_1.srcs/sources_1/imports/rtl/perips/sirv_AsyncResetRegVec_36.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sirv_AsyncResetRegVec_36
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/35T_lab3/project/project_1.srcs/sources_1/imports/rtl/perips/sirv_AsyncResetRegVec_67.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sirv_AsyncResetRegVec_67
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/35T_lab3/project/project_1.srcs/sources_1/imports/rtl/perips/sirv_DeglitchShiftRegister.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sirv_DeglitchShiftRegister
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/35T_lab3/project/project_1.srcs/sources_1/imports/rtl/perips/sirv_LevelGateway.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sirv_LevelGateway
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/35T_lab3/project/project_1.srcs/sources_1/imports/rtl/perips/sirv_ResetCatchAndSync.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sirv_ResetCatchAndSync
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/35T_lab3/project/project_1.srcs/sources_1/imports/rtl/perips/sirv_ResetCatchAndSync_2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sirv_ResetCatchAndSync_2
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/35T_lab3/project/project_1.srcs/sources_1/imports/rtl/perips/sirv_aon.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sirv_aon
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/35T_lab3/project/project_1.srcs/sources_1/imports/rtl/perips/sirv_aon_lclkgen_regs.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sirv_aon_lclkgen_regs
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/35T_lab3/project/project_1.srcs/sources_1/imports/rtl/perips/sirv_aon_porrst.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sirv_aon_porrst
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/35T_lab3/project/project_1.srcs/sources_1/imports/rtl/perips/sirv_aon_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sirv_aon_top
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/35T_lab3/project/project_1.srcs/sources_1/imports/rtl/perips/sirv_aon_wrapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sirv_aon_wrapper
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/35T_lab3/project/project_1.srcs/sources_1/imports/rtl/perips/sirv_clint.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sirv_clint
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/35T_lab3/project/project_1.srcs/sources_1/imports/rtl/perips/sirv_clint_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sirv_clint_top
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/35T_lab3/project/project_1.srcs/sources_1/imports/rtl/debug/sirv_debug_csr.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sirv_debug_csr
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/35T_lab3/project/project_1.srcs/sources_1/imports/rtl/debug/sirv_debug_module.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sirv_debug_module
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/35T_lab3/project/project_1.srcs/sources_1/imports/rtl/debug/sirv_debug_ram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sirv_debug_ram
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/35T_lab3/project/project_1.srcs/sources_1/imports/rtl/debug/sirv_debug_rom.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sirv_debug_rom
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/35T_lab3/project/project_1.srcs/sources_1/imports/rtl/perips/sirv_expl_apb_slv.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sirv_expl_apb_slv
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/35T_lab3/project/project_1.srcs/sources_1/imports/rtl/perips/sirv_expl_axi_slv.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sirv_expl_axi_slv
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/35T_lab3/project/project_1.srcs/sources_1/imports/rtl/perips/sirv_flash_qspi.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sirv_flash_qspi
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/35T_lab3/project/project_1.srcs/sources_1/imports/rtl/perips/sirv_flash_qspi_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sirv_flash_qspi_top
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/35T_lab3/project/project_1.srcs/sources_1/imports/rtl/general/sirv_gnrl_bufs.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sirv_gnrl_pipe_stage
INFO: [VRFC 10-311] analyzing module sirv_gnrl_sync
INFO: [VRFC 10-311] analyzing module sirv_gnrl_cdc_rx
INFO: [VRFC 10-311] analyzing module sirv_gnrl_cdc_tx
INFO: [VRFC 10-311] analyzing module sirv_gnrl_bypbuf
INFO: [VRFC 10-311] analyzing module sirv_gnrl_fifo
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/35T_lab3/project/project_1.srcs/sources_1/imports/rtl/general/sirv_gnrl_dffs.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sirv_gnrl_dfflrs
INFO: [VRFC 10-311] analyzing module sirv_gnrl_dfflr
INFO: [VRFC 10-311] analyzing module sirv_gnrl_dffl
INFO: [VRFC 10-311] analyzing module sirv_gnrl_dffrs
INFO: [VRFC 10-311] analyzing module sirv_gnrl_dffr
INFO: [VRFC 10-311] analyzing module sirv_gnrl_ltch
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/35T_lab3/project/project_1.srcs/sources_1/imports/rtl/general/sirv_gnrl_icbs.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sirv_gnrl_icb_arbt
INFO: [VRFC 10-311] analyzing module sirv_gnrl_icb_buffer
INFO: [VRFC 10-311] analyzing module sirv_gnrl_icb_n2w
INFO: [VRFC 10-311] analyzing module sirv_gnrl_icb_splt
INFO: [VRFC 10-311] analyzing module sirv_gnrl_icb2axi
INFO: [VRFC 10-311] analyzing module sirv_gnrl_icb32towishb8
INFO: [VRFC 10-311] analyzing module sirv_gnrl_icb2apb
INFO: [VRFC 10-311] analyzing module sirv_gnrl_axi_buffer
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/35T_lab3/project/project_1.srcs/sources_1/imports/rtl/general/sirv_gnrl_ram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sirv_gnrl_ram
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/35T_lab3/project/project_1.srcs/sources_1/imports/rtl/perips/sirv_gpio.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sirv_gpio
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/35T_lab3/project/project_1.srcs/sources_1/imports/rtl/perips/sirv_gpio_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sirv_gpio_top
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/35T_lab3/project/project_1.srcs/sources_1/imports/rtl/perips/sirv_hclkgen_regs.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sirv_hclkgen_regs
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/35T_lab3/project/project_1.srcs/sources_1/imports/rtl/fab/sirv_icb1to16_bus.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sirv_icb1to16_bus
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/35T_lab3/project/project_1.srcs/sources_1/imports/rtl/fab/sirv_icb1to2_bus.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sirv_icb1to2_bus
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/35T_lab3/project/project_1.srcs/sources_1/imports/rtl/fab/sirv_icb1to8_bus.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sirv_icb1to8_bus
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/35T_lab3/project/project_1.srcs/sources_1/imports/rtl/debug/sirv_jtag_dtm.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sirv_jtag_dtm
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/35T_lab3/project/project_1.srcs/sources_1/imports/rtl/perips/sirv_jtaggpioport.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sirv_jtaggpioport
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/35T_lab3/project/project_1.srcs/sources_1/imports/rtl/mems/sirv_mrom.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sirv_mrom
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/35T_lab3/project/project_1.srcs/sources_1/imports/rtl/mems/sirv_mrom_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sirv_mrom_top
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/35T_lab3/project/project_1.srcs/sources_1/imports/rtl/perips/sirv_otp_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sirv_otp_top
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/35T_lab3/project/project_1.srcs/sources_1/imports/rtl/perips/sirv_plic_man.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sirv_plic_man
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/35T_lab3/project/project_1.srcs/sources_1/imports/rtl/perips/sirv_plic_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sirv_plic_top
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/35T_lab3/project/project_1.srcs/sources_1/imports/rtl/perips/sirv_pmu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sirv_pmu
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/35T_lab3/project/project_1.srcs/sources_1/imports/rtl/perips/sirv_pmu_core.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sirv_pmu_core
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/35T_lab3/project/project_1.srcs/sources_1/imports/rtl/perips/sirv_pwm16.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sirv_pwm16
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/35T_lab3/project/project_1.srcs/sources_1/imports/rtl/perips/sirv_pwm16_core.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sirv_pwm16_core
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/35T_lab3/project/project_1.srcs/sources_1/imports/rtl/perips/sirv_pwm16_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sirv_pwm16_top
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/35T_lab3/project/project_1.srcs/sources_1/imports/rtl/perips/sirv_pwm8.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sirv_pwm8
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/35T_lab3/project/project_1.srcs/sources_1/imports/rtl/perips/sirv_pwm8_core.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sirv_pwm8_core
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/35T_lab3/project/project_1.srcs/sources_1/imports/rtl/perips/sirv_pwm8_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sirv_pwm8_top
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/35T_lab3/project/project_1.srcs/sources_1/imports/rtl/perips/sirv_pwmgpioport.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sirv_pwmgpioport
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/35T_lab3/project/project_1.srcs/sources_1/imports/rtl/perips/sirv_qspi_1cs.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sirv_qspi_1cs
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/35T_lab3/project/project_1.srcs/sources_1/imports/rtl/perips/sirv_qspi_1cs_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sirv_qspi_1cs_top
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/35T_lab3/project/project_1.srcs/sources_1/imports/rtl/perips/sirv_qspi_4cs.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sirv_qspi_4cs
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/35T_lab3/project/project_1.srcs/sources_1/imports/rtl/perips/sirv_qspi_4cs_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sirv_qspi_4cs_top
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/35T_lab3/project/project_1.srcs/sources_1/imports/rtl/perips/sirv_qspi_arbiter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sirv_qspi_arbiter
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/35T_lab3/project/project_1.srcs/sources_1/imports/rtl/perips/sirv_qspi_fifo.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sirv_qspi_fifo
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/35T_lab3/project/project_1.srcs/sources_1/imports/rtl/perips/sirv_qspi_media.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sirv_qspi_media
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/35T_lab3/project/project_1.srcs/sources_1/imports/rtl/perips/sirv_qspi_media_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sirv_qspi_media_1
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/35T_lab3/project/project_1.srcs/sources_1/imports/rtl/perips/sirv_qspi_media_2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sirv_qspi_media_2
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/35T_lab3/project/project_1.srcs/sources_1/imports/rtl/perips/sirv_qspi_physical.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sirv_qspi_physical
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/35T_lab3/project/project_1.srcs/sources_1/imports/rtl/perips/sirv_qspi_physical_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sirv_qspi_physical_1
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/35T_lab3/project/project_1.srcs/sources_1/imports/rtl/perips/sirv_qspi_physical_2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sirv_qspi_physical_2
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/35T_lab3/project/project_1.srcs/sources_1/imports/rtl/perips/sirv_queue.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sirv_queue
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/35T_lab3/project/project_1.srcs/sources_1/imports/rtl/perips/sirv_queue_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sirv_queue_1
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/35T_lab3/project/project_1.srcs/sources_1/imports/rtl/perips/sirv_repeater_6.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sirv_repeater_6
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/35T_lab3/project/project_1.srcs/sources_1/imports/rtl/perips/sirv_rtc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sirv_rtc
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/35T_lab3/project/project_1.srcs/sources_1/imports/rtl/general/sirv_sim_ram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sirv_sim_ram
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/35T_lab3/project/project_1.srcs/sources_1/imports/rtl/perips/sirv_spi_flashmap.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sirv_qspi_flashmap
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/35T_lab3/project/project_1.srcs/sources_1/imports/rtl/perips/sirv_spigpioport.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sirv_spigpioport
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/35T_lab3/project/project_1.srcs/sources_1/imports/rtl/perips/sirv_spigpioport_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sirv_spigpioport_1
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/35T_lab3/project/project_1.srcs/sources_1/imports/rtl/perips/sirv_spigpioport_2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sirv_spigpioport_2
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/35T_lab3/project/project_1.srcs/sources_1/imports/rtl/general/sirv_sram_icb_ctrl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sirv_sram_icb_ctrl
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/35T_lab3/project/project_1.srcs/sources_1/imports/rtl/perips/sirv_tl_repeater_5.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sirv_tl_repeater_5
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/35T_lab3/project/project_1.srcs/sources_1/imports/rtl/perips/sirv_tlfragmenter_qspi_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sirv_tlfragmenter_qspi_1
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/35T_lab3/project/project_1.srcs/sources_1/imports/rtl/perips/sirv_tlwidthwidget_qspi.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sirv_tlwidthwidget_qspi
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/35T_lab3/project/project_1.srcs/sources_1/imports/rtl/perips/sirv_uart.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sirv_uart
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/35T_lab3/project/project_1.srcs/sources_1/imports/rtl/perips/sirv_uart_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sirv_uart_top
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/35T_lab3/project/project_1.srcs/sources_1/imports/rtl/perips/sirv_uartgpioport.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sirv_uartgpioport
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/35T_lab3/project/project_1.srcs/sources_1/imports/rtl/perips/sirv_uartrx.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sirv_uartrx
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/35T_lab3/project/project_1.srcs/sources_1/imports/rtl/perips/sirv_uarttx.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sirv_uarttx
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/35T_lab3/project/project_1.srcs/sources_1/imports/rtl/perips/sirv_wdog.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sirv_wdog
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/35T_lab3/project/project_1.srcs/sim_1/new/lab3_ddr_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module lab3_ddr_tb
"xvhdl --incr --relax -prj lab3_ddr_tb_vhdl.prj"
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:17 . Memory (MB): peak = 1119.809 ; gain = 0.000
INFO: [USF-XSim-69] 'compile' step finished in '18' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/vivado/35T_lab3/project/project_1.sim/sim_1/behav/xsim'
Vivado Simulator 2018.1
Copyright 1986-1999, 2001-2017 Xilinx, Inc. All Rights Reserved.
Running: F:/software/xilinx/Vivado/2018.1/bin/unwrapped/win64.o/xelab.exe -wto c791423ef94145f2bff069b8ae028558 --incr --debug typical --relax --mt 2 -L blk_mem_gen_v8_3_6 -L axi_bram_ctrl_v4_0_14 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot lab3_ddr_tb_behav xil_defaultlib.lab3_ddr_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
ERROR: [VRFC 10-426] cannot find port test_mode on this module [D:/vivado/35T_lab3/project/project_1.srcs/sources_1/imports/rtl/core/e203_cpu.v:848]
ERROR: [VRFC 10-2063] Module <axi_wrapper> not found while processing module instance <u_axi_warpper> [D:/vivado/35T_lab3/project/project_1.srcs/sources_1/new/lab3_ddr_ctrl.v:520]
ERROR: [VRFC 10-2063] Module <e203_srams> not found while processing module instance <u_e203_srams> [D:/vivado/35T_lab3/project/project_1.srcs/sources_1/imports/rtl/core/e203_cpu_top.v:641]
ERROR: [VRFC 10-2063] Module <e203_subsys_plic> not found while processing module instance <u_e203_subsys_plic> [D:/vivado/35T_lab3/project/project_1.srcs/sources_1/imports/rtl/subsys/e203_subsys_main.v:1217]
ERROR: [VRFC 10-2063] Module <e203_subsys_clint> not found while processing module instance <u_e203_subsys_clint> [D:/vivado/35T_lab3/project/project_1.srcs/sources_1/imports/rtl/subsys/e203_subsys_main.v:1296]
ERROR: [VRFC 10-2063] Module <e203_subsys_perips> not found while processing module instance <u_e203_subsys_perips> [D:/vivado/35T_lab3/project/project_1.srcs/sources_1/imports/rtl/subsys/e203_subsys_main.v:1343]
ERROR: [VRFC 10-2063] Module <e203_subsys_mems> not found while processing module instance <u_e203_subsys_mems> [D:/vivado/35T_lab3/project/project_1.srcs/sources_1/imports/rtl/subsys/e203_subsys_main.v:1714]
ERROR: [VRFC 10-2063] Module <sirv_debug_module> not found while processing module instance <u_sirv_debug_module> [D:/vivado/35T_lab3/project/project_1.srcs/sources_1/imports/rtl/subsys/e203_subsys_top.v:977]
ERROR: [VRFC 10-2063] Module <sirv_aon_top> not found while processing module instance <u_sirv_aon_top> [D:/vivado/35T_lab3/project/project_1.srcs/sources_1/imports/rtl/subsys/e203_subsys_top.v:1067]
ERROR: [VRFC 10-2063] Module <axi_bram_ctrl_0> not found while processing module instance <axi_bram> [D:/vivado/35T_lab3/project/project_1.srcs/sim_1/new/lab3_ddr_tb.v:623]
ERROR: [XSIM 43-3322] Static elaboration of top level Verilog design unit(s) in library work failed.
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 1119.809 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '5' seconds
INFO: [USF-XSim-99] Step results log file:'D:/vivado/35T_lab3/project/project_1.sim/sim_1/behav/xsim/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or 'D:/vivado/35T_lab3/project/project_1.sim/sim_1/behav/xsim/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:25 . Memory (MB): peak = 1119.809 ; gain = 0.000
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/vivado/35T_lab3/project/project_1.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'F:/software/xilinx/Vivado/2018.1/data/xsim/ip/xsim_ip.ini' copied to run dir:'D:/vivado/35T_lab3/project/project_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'lab3_ddr_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/vivado/35T_lab3/project/project_1.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj lab3_ddr_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/35T_lab3/project/project_1.srcs/sources_1/new/axi_wrapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module axi_wrapper
INFO: [VRFC 10-2458] undeclared symbol awid, assumed default net type wire [D:/vivado/35T_lab3/project/project_1.srcs/sources_1/new/axi_wrapper.v:479]
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/35T_lab3/project/project_1.srcs/sources_1/imports/rtl/core/e203_biu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module e203_biu
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/35T_lab3/project/project_1.srcs/sources_1/imports/rtl/core/e203_clk_ctrl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module e203_clk_ctrl
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/35T_lab3/project/project_1.srcs/sources_1/imports/rtl/core/e203_clkgate.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module e203_clkgate
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/35T_lab3/project/project_1.srcs/sources_1/imports/rtl/core/e203_core.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module e203_core
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/35T_lab3/project/project_1.srcs/sources_1/imports/rtl/core/e203_cpu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module e203_cpu
INFO: [VRFC 10-2458] undeclared symbol test_mode, assumed default net type wire [D:/vivado/35T_lab3/project/project_1.srcs/sources_1/imports/rtl/core/e203_cpu.v:371]
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/35T_lab3/project/project_1.srcs/sources_1/imports/rtl/core/e203_cpu_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module e203_cpu_top
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/35T_lab3/project/project_1.srcs/sources_1/imports/rtl/core/e203_dtcm_ram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module e203_dtcm_ram
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/35T_lab3/project/project_1.srcs/sources_1/imports/rtl/core/e203_extend_csr.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module e203_extend_csr
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/35T_lab3/project/project_1.srcs/sources_1/imports/rtl/core/e203_exu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module e203_exu
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/35T_lab3/project/project_1.srcs/sources_1/imports/rtl/core/e203_exu_alu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module e203_exu_alu
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/35T_lab3/project/project_1.srcs/sources_1/imports/rtl/core/e203_exu_alu_bjp.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module e203_exu_alu_bjp
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/35T_lab3/project/project_1.srcs/sources_1/imports/rtl/core/e203_exu_alu_csrctrl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module e203_exu_alu_csrctrl
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/35T_lab3/project/project_1.srcs/sources_1/imports/rtl/core/e203_exu_alu_dpath.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module e203_exu_alu_dpath
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/35T_lab3/project/project_1.srcs/sources_1/imports/rtl/core/e203_exu_alu_lsuagu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module e203_exu_alu_lsuagu
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/35T_lab3/project/project_1.srcs/sources_1/imports/rtl/core/e203_exu_alu_muldiv.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module e203_exu_alu_muldiv
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/35T_lab3/project/project_1.srcs/sources_1/imports/rtl/core/e203_exu_alu_rglr.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module e203_exu_alu_rglr
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/35T_lab3/project/project_1.srcs/sources_1/imports/rtl/core/e203_exu_branchslv.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module e203_exu_branchslv
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/35T_lab3/project/project_1.srcs/sources_1/imports/rtl/core/e203_exu_commit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module e203_exu_commit
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/35T_lab3/project/project_1.srcs/sources_1/imports/rtl/core/e203_exu_csr.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module e203_exu_csr
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/35T_lab3/project/project_1.srcs/sources_1/imports/rtl/core/e203_exu_decode.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module e203_exu_decode
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/35T_lab3/project/project_1.srcs/sources_1/imports/rtl/core/e203_exu_disp.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module e203_exu_disp
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/35T_lab3/project/project_1.srcs/sources_1/imports/rtl/core/e203_exu_excp.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module e203_exu_excp
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/35T_lab3/project/project_1.srcs/sources_1/imports/rtl/core/e203_exu_longpwbck.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module e203_exu_longpwbck
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/35T_lab3/project/project_1.srcs/sources_1/imports/rtl/core/e203_exu_oitf.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module e203_exu_oitf
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/35T_lab3/project/project_1.srcs/sources_1/imports/rtl/core/e203_exu_regfile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module e203_exu_regfile
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/35T_lab3/project/project_1.srcs/sources_1/imports/rtl/core/e203_exu_wbck.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module e203_exu_wbck
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/35T_lab3/project/project_1.srcs/sources_1/imports/rtl/core/e203_ifu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module e203_ifu
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/35T_lab3/project/project_1.srcs/sources_1/imports/rtl/core/e203_ifu_ifetch.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module e203_ifu_ifetch
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/35T_lab3/project/project_1.srcs/sources_1/imports/rtl/core/e203_ifu_ift2icb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module e203_ifu_ift2icb
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/35T_lab3/project/project_1.srcs/sources_1/imports/rtl/core/e203_ifu_litebpu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module e203_ifu_litebpu
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/35T_lab3/project/project_1.srcs/sources_1/imports/rtl/core/e203_ifu_minidec.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module e203_ifu_minidec
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/35T_lab3/project/project_1.srcs/sources_1/imports/rtl/core/e203_irq_sync.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module e203_irq_sync
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/35T_lab3/project/project_1.srcs/sources_1/imports/rtl/core/e203_itcm_ctrl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module e203_itcm_ctrl
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/35T_lab3/project/project_1.srcs/sources_1/imports/rtl/core/e203_itcm_ram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module e203_itcm_ram
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/35T_lab3/project/project_1.srcs/sources_1/imports/rtl/core/e203_lsu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module e203_lsu
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/35T_lab3/project/project_1.srcs/sources_1/imports/rtl/core/e203_lsu_ctrl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module e203_lsu_ctrl
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/35T_lab3/project/project_1.srcs/sources_1/imports/rtl/core/e203_reset_ctrl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module e203_reset_ctrl
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/35T_lab3/project/project_1.srcs/sources_1/imports/rtl/soc/e203_soc_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module e203_soc_top
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/35T_lab3/project/project_1.srcs/sources_1/imports/rtl/core/e203_srams.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module e203_srams
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/35T_lab3/project/project_1.srcs/sources_1/imports/rtl/subsys/e203_subsys_clint.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module e203_subsys_clint
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/35T_lab3/project/project_1.srcs/sources_1/imports/rtl/subsys/e203_subsys_gfcm.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module e203_subsys_gfcm
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/35T_lab3/project/project_1.srcs/sources_1/imports/rtl/subsys/e203_subsys_hclkgen.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module e203_subsys_hclkgen
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/35T_lab3/project/project_1.srcs/sources_1/imports/rtl/subsys/e203_subsys_hclkgen_rstsync.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module e203_subsys_hclkgen_rstsync
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/35T_lab3/project/project_1.srcs/sources_1/imports/rtl/subsys/e203_subsys_main.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module e203_subsys_main
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/35T_lab3/project/project_1.srcs/sources_1/imports/rtl/subsys/e203_subsys_mems.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module e203_subsys_mems
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/35T_lab3/project/project_1.srcs/sources_1/imports/rtl/subsys/e203_subsys_perips.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module e203_subsys_perips
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/35T_lab3/project/project_1.srcs/sources_1/imports/rtl/subsys/e203_subsys_plic.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module e203_subsys_plic
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/35T_lab3/project/project_1.srcs/sources_1/imports/rtl/subsys/e203_subsys_pll.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module e203_subsys_pll
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/35T_lab3/project/project_1.srcs/sources_1/imports/rtl/subsys/e203_subsys_pllclkdiv.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module e203_subsys_pllclkdiv
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/35T_lab3/project/project_1.srcs/sources_1/imports/rtl/subsys/e203_subsys_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module e203_subsys_top
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/35T_lab3/project/project_1.srcs/sources_1/imports/rtl/perips/i2c_master_bit_ctrl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module i2c_master_bit_ctrl
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/35T_lab3/project/project_1.srcs/sources_1/imports/rtl/perips/i2c_master_byte_ctrl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module i2c_master_byte_ctrl
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/35T_lab3/project/project_1.srcs/sources_1/imports/rtl/perips/i2c_master_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module i2c_master_top
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/35T_lab3/project/project_1.srcs/sources_1/new/lab3_ddr_ctrl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module lab3_ddr_ctrl
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/35T_lab3/project/project_1.srcs/sources_1/imports/rtl/general/sirv_1cyc_sram_ctrl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sirv_1cyc_sram_ctrl
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/35T_lab3/project/project_1.srcs/sources_1/imports/rtl/perips/sirv_AsyncResetReg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sirv_AsyncResetReg
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/35T_lab3/project/project_1.srcs/sources_1/imports/rtl/perips/sirv_AsyncResetRegVec.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sirv_AsyncResetRegVec
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/35T_lab3/project/project_1.srcs/sources_1/imports/rtl/perips/sirv_AsyncResetRegVec_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sirv_AsyncResetRegVec_1
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/35T_lab3/project/project_1.srcs/sources_1/imports/rtl/perips/sirv_AsyncResetRegVec_129.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sirv_AsyncResetRegVec_129
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/35T_lab3/project/project_1.srcs/sources_1/imports/rtl/perips/sirv_AsyncResetRegVec_36.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sirv_AsyncResetRegVec_36
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/35T_lab3/project/project_1.srcs/sources_1/imports/rtl/perips/sirv_AsyncResetRegVec_67.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sirv_AsyncResetRegVec_67
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/35T_lab3/project/project_1.srcs/sources_1/imports/rtl/perips/sirv_DeglitchShiftRegister.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sirv_DeglitchShiftRegister
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/35T_lab3/project/project_1.srcs/sources_1/imports/rtl/perips/sirv_LevelGateway.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sirv_LevelGateway
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/35T_lab3/project/project_1.srcs/sources_1/imports/rtl/perips/sirv_ResetCatchAndSync.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sirv_ResetCatchAndSync
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/35T_lab3/project/project_1.srcs/sources_1/imports/rtl/perips/sirv_ResetCatchAndSync_2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sirv_ResetCatchAndSync_2
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/35T_lab3/project/project_1.srcs/sources_1/imports/rtl/perips/sirv_aon.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sirv_aon
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/35T_lab3/project/project_1.srcs/sources_1/imports/rtl/perips/sirv_aon_lclkgen_regs.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sirv_aon_lclkgen_regs
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/35T_lab3/project/project_1.srcs/sources_1/imports/rtl/perips/sirv_aon_porrst.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sirv_aon_porrst
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/35T_lab3/project/project_1.srcs/sources_1/imports/rtl/perips/sirv_aon_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sirv_aon_top
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/35T_lab3/project/project_1.srcs/sources_1/imports/rtl/perips/sirv_aon_wrapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sirv_aon_wrapper
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/35T_lab3/project/project_1.srcs/sources_1/imports/rtl/perips/sirv_clint.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sirv_clint
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/35T_lab3/project/project_1.srcs/sources_1/imports/rtl/perips/sirv_clint_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sirv_clint_top
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/35T_lab3/project/project_1.srcs/sources_1/imports/rtl/debug/sirv_debug_csr.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sirv_debug_csr
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/35T_lab3/project/project_1.srcs/sources_1/imports/rtl/debug/sirv_debug_module.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sirv_debug_module
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/35T_lab3/project/project_1.srcs/sources_1/imports/rtl/debug/sirv_debug_ram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sirv_debug_ram
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/35T_lab3/project/project_1.srcs/sources_1/imports/rtl/debug/sirv_debug_rom.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sirv_debug_rom
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/35T_lab3/project/project_1.srcs/sources_1/imports/rtl/perips/sirv_expl_apb_slv.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sirv_expl_apb_slv
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/35T_lab3/project/project_1.srcs/sources_1/imports/rtl/perips/sirv_expl_axi_slv.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sirv_expl_axi_slv
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/35T_lab3/project/project_1.srcs/sources_1/imports/rtl/perips/sirv_flash_qspi.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sirv_flash_qspi
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/35T_lab3/project/project_1.srcs/sources_1/imports/rtl/perips/sirv_flash_qspi_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sirv_flash_qspi_top
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/35T_lab3/project/project_1.srcs/sources_1/imports/rtl/general/sirv_gnrl_bufs.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sirv_gnrl_pipe_stage
INFO: [VRFC 10-311] analyzing module sirv_gnrl_sync
INFO: [VRFC 10-311] analyzing module sirv_gnrl_cdc_rx
INFO: [VRFC 10-311] analyzing module sirv_gnrl_cdc_tx
INFO: [VRFC 10-311] analyzing module sirv_gnrl_bypbuf
INFO: [VRFC 10-311] analyzing module sirv_gnrl_fifo
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/35T_lab3/project/project_1.srcs/sources_1/imports/rtl/general/sirv_gnrl_dffs.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sirv_gnrl_dfflrs
INFO: [VRFC 10-311] analyzing module sirv_gnrl_dfflr
INFO: [VRFC 10-311] analyzing module sirv_gnrl_dffl
INFO: [VRFC 10-311] analyzing module sirv_gnrl_dffrs
INFO: [VRFC 10-311] analyzing module sirv_gnrl_dffr
INFO: [VRFC 10-311] analyzing module sirv_gnrl_ltch
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/35T_lab3/project/project_1.srcs/sources_1/imports/rtl/general/sirv_gnrl_icbs.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sirv_gnrl_icb_arbt
INFO: [VRFC 10-311] analyzing module sirv_gnrl_icb_buffer
INFO: [VRFC 10-311] analyzing module sirv_gnrl_icb_n2w
INFO: [VRFC 10-311] analyzing module sirv_gnrl_icb_splt
INFO: [VRFC 10-311] analyzing module sirv_gnrl_icb2axi
INFO: [VRFC 10-311] analyzing module sirv_gnrl_icb32towishb8
INFO: [VRFC 10-311] analyzing module sirv_gnrl_icb2apb
INFO: [VRFC 10-311] analyzing module sirv_gnrl_axi_buffer
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/35T_lab3/project/project_1.srcs/sources_1/imports/rtl/general/sirv_gnrl_ram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sirv_gnrl_ram
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/35T_lab3/project/project_1.srcs/sources_1/imports/rtl/perips/sirv_gpio.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sirv_gpio
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/35T_lab3/project/project_1.srcs/sources_1/imports/rtl/perips/sirv_gpio_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sirv_gpio_top
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/35T_lab3/project/project_1.srcs/sources_1/imports/rtl/perips/sirv_hclkgen_regs.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sirv_hclkgen_regs
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/35T_lab3/project/project_1.srcs/sources_1/imports/rtl/fab/sirv_icb1to16_bus.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sirv_icb1to16_bus
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/35T_lab3/project/project_1.srcs/sources_1/imports/rtl/fab/sirv_icb1to2_bus.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sirv_icb1to2_bus
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/35T_lab3/project/project_1.srcs/sources_1/imports/rtl/fab/sirv_icb1to8_bus.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sirv_icb1to8_bus
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/35T_lab3/project/project_1.srcs/sources_1/imports/rtl/debug/sirv_jtag_dtm.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sirv_jtag_dtm
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/35T_lab3/project/project_1.srcs/sources_1/imports/rtl/perips/sirv_jtaggpioport.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sirv_jtaggpioport
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/35T_lab3/project/project_1.srcs/sources_1/imports/rtl/mems/sirv_mrom.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sirv_mrom
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/35T_lab3/project/project_1.srcs/sources_1/imports/rtl/mems/sirv_mrom_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sirv_mrom_top
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/35T_lab3/project/project_1.srcs/sources_1/imports/rtl/perips/sirv_otp_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sirv_otp_top
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/35T_lab3/project/project_1.srcs/sources_1/imports/rtl/perips/sirv_plic_man.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sirv_plic_man
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/35T_lab3/project/project_1.srcs/sources_1/imports/rtl/perips/sirv_plic_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sirv_plic_top
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/35T_lab3/project/project_1.srcs/sources_1/imports/rtl/perips/sirv_pmu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sirv_pmu
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/35T_lab3/project/project_1.srcs/sources_1/imports/rtl/perips/sirv_pmu_core.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sirv_pmu_core
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/35T_lab3/project/project_1.srcs/sources_1/imports/rtl/perips/sirv_pwm16.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sirv_pwm16
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/35T_lab3/project/project_1.srcs/sources_1/imports/rtl/perips/sirv_pwm16_core.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sirv_pwm16_core
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/35T_lab3/project/project_1.srcs/sources_1/imports/rtl/perips/sirv_pwm16_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sirv_pwm16_top
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/35T_lab3/project/project_1.srcs/sources_1/imports/rtl/perips/sirv_pwm8.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sirv_pwm8
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/35T_lab3/project/project_1.srcs/sources_1/imports/rtl/perips/sirv_pwm8_core.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sirv_pwm8_core
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/35T_lab3/project/project_1.srcs/sources_1/imports/rtl/perips/sirv_pwm8_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sirv_pwm8_top
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/35T_lab3/project/project_1.srcs/sources_1/imports/rtl/perips/sirv_pwmgpioport.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sirv_pwmgpioport
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/35T_lab3/project/project_1.srcs/sources_1/imports/rtl/perips/sirv_qspi_1cs.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sirv_qspi_1cs
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/35T_lab3/project/project_1.srcs/sources_1/imports/rtl/perips/sirv_qspi_1cs_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sirv_qspi_1cs_top
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/35T_lab3/project/project_1.srcs/sources_1/imports/rtl/perips/sirv_qspi_4cs.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sirv_qspi_4cs
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/35T_lab3/project/project_1.srcs/sources_1/imports/rtl/perips/sirv_qspi_4cs_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sirv_qspi_4cs_top
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/35T_lab3/project/project_1.srcs/sources_1/imports/rtl/perips/sirv_qspi_arbiter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sirv_qspi_arbiter
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/35T_lab3/project/project_1.srcs/sources_1/imports/rtl/perips/sirv_qspi_fifo.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sirv_qspi_fifo
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/35T_lab3/project/project_1.srcs/sources_1/imports/rtl/perips/sirv_qspi_media.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sirv_qspi_media
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/35T_lab3/project/project_1.srcs/sources_1/imports/rtl/perips/sirv_qspi_media_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sirv_qspi_media_1
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/35T_lab3/project/project_1.srcs/sources_1/imports/rtl/perips/sirv_qspi_media_2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sirv_qspi_media_2
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/35T_lab3/project/project_1.srcs/sources_1/imports/rtl/perips/sirv_qspi_physical.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sirv_qspi_physical
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/35T_lab3/project/project_1.srcs/sources_1/imports/rtl/perips/sirv_qspi_physical_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sirv_qspi_physical_1
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/35T_lab3/project/project_1.srcs/sources_1/imports/rtl/perips/sirv_qspi_physical_2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sirv_qspi_physical_2
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/35T_lab3/project/project_1.srcs/sources_1/imports/rtl/perips/sirv_queue.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sirv_queue
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/35T_lab3/project/project_1.srcs/sources_1/imports/rtl/perips/sirv_queue_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sirv_queue_1
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/35T_lab3/project/project_1.srcs/sources_1/imports/rtl/perips/sirv_repeater_6.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sirv_repeater_6
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/35T_lab3/project/project_1.srcs/sources_1/imports/rtl/perips/sirv_rtc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sirv_rtc
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/35T_lab3/project/project_1.srcs/sources_1/imports/rtl/general/sirv_sim_ram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sirv_sim_ram
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/35T_lab3/project/project_1.srcs/sources_1/imports/rtl/perips/sirv_spi_flashmap.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sirv_qspi_flashmap
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/35T_lab3/project/project_1.srcs/sources_1/imports/rtl/perips/sirv_spigpioport.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sirv_spigpioport
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/35T_lab3/project/project_1.srcs/sources_1/imports/rtl/perips/sirv_spigpioport_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sirv_spigpioport_1
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/35T_lab3/project/project_1.srcs/sources_1/imports/rtl/perips/sirv_spigpioport_2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sirv_spigpioport_2
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/35T_lab3/project/project_1.srcs/sources_1/imports/rtl/general/sirv_sram_icb_ctrl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sirv_sram_icb_ctrl
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/35T_lab3/project/project_1.srcs/sources_1/imports/rtl/perips/sirv_tl_repeater_5.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sirv_tl_repeater_5
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/35T_lab3/project/project_1.srcs/sources_1/imports/rtl/perips/sirv_tlfragmenter_qspi_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sirv_tlfragmenter_qspi_1
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/35T_lab3/project/project_1.srcs/sources_1/imports/rtl/perips/sirv_tlwidthwidget_qspi.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sirv_tlwidthwidget_qspi
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/35T_lab3/project/project_1.srcs/sources_1/imports/rtl/perips/sirv_uart.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sirv_uart
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/35T_lab3/project/project_1.srcs/sources_1/imports/rtl/perips/sirv_uart_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sirv_uart_top
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/35T_lab3/project/project_1.srcs/sources_1/imports/rtl/perips/sirv_uartgpioport.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sirv_uartgpioport
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/35T_lab3/project/project_1.srcs/sources_1/imports/rtl/perips/sirv_uartrx.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sirv_uartrx
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/35T_lab3/project/project_1.srcs/sources_1/imports/rtl/perips/sirv_uarttx.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sirv_uarttx
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/35T_lab3/project/project_1.srcs/sources_1/imports/rtl/perips/sirv_wdog.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sirv_wdog
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/35T_lab3/project/project_1.srcs/sim_1/new/lab3_ddr_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module lab3_ddr_tb
"xvhdl --incr --relax -prj lab3_ddr_tb_vhdl.prj"
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:17 . Memory (MB): peak = 1119.809 ; gain = 0.000
INFO: [USF-XSim-69] 'compile' step finished in '18' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/vivado/35T_lab3/project/project_1.sim/sim_1/behav/xsim'
Vivado Simulator 2018.1
Copyright 1986-1999, 2001-2017 Xilinx, Inc. All Rights Reserved.
Running: F:/software/xilinx/Vivado/2018.1/bin/unwrapped/win64.o/xelab.exe -wto c791423ef94145f2bff069b8ae028558 --incr --debug typical --relax --mt 2 -L blk_mem_gen_v8_3_6 -L axi_bram_ctrl_v4_0_14 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot lab3_ddr_tb_behav xil_defaultlib.lab3_ddr_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
ERROR: [VRFC 10-426] cannot find port test_mode on this module [D:/vivado/35T_lab3/project/project_1.srcs/sources_1/imports/rtl/core/e203_cpu_top.v:633]
ERROR: [VRFC 10-2063] Module <e203_reset_ctrl> not found while processing module instance <u_e203_reset_ctrl> [D:/vivado/35T_lab3/project/project_1.srcs/sources_1/imports/rtl/core/e203_cpu.v:368]
ERROR: [VRFC 10-2063] Module <e203_clk_ctrl> not found while processing module instance <u_e203_clk_ctrl> [D:/vivado/35T_lab3/project/project_1.srcs/sources_1/imports/rtl/core/e203_cpu.v:389]
ERROR: [VRFC 10-2063] Module <e203_irq_sync> not found while processing module instance <u_e203_irq_sync> [D:/vivado/35T_lab3/project/project_1.srcs/sources_1/imports/rtl/core/e203_cpu.v:426]
ERROR: [VRFC 10-2063] Module <e203_extend_csr> not found while processing module instance <u_e203_extend_csr> [D:/vivado/35T_lab3/project/project_1.srcs/sources_1/imports/rtl/core/e203_cpu.v:498]
ERROR: [VRFC 10-2063] Module <e203_core> not found while processing module instance <u_e203_core> [D:/vivado/35T_lab3/project/project_1.srcs/sources_1/imports/rtl/core/e203_cpu.v:512]
ERROR: [VRFC 10-2063] Module <e203_itcm_ctrl> not found while processing module instance <u_e203_itcm_ctrl> [D:/vivado/35T_lab3/project/project_1.srcs/sources_1/imports/rtl/core/e203_cpu.v:734]
ERROR: [VRFC 10-2063] Module <lab3_ddr_ctrl> not found while processing module instance <u_lab3_ddr_ctrl> [D:/vivado/35T_lab3/project/project_1.srcs/sources_1/imports/rtl/core/e203_cpu.v:795]
ERROR: [VRFC 10-2063] Module <e203_srams> not found while processing module instance <u_e203_srams> [D:/vivado/35T_lab3/project/project_1.srcs/sources_1/imports/rtl/core/e203_cpu_top.v:641]
ERROR: [VRFC 10-2063] Module <e203_subsys_plic> not found while processing module instance <u_e203_subsys_plic> [D:/vivado/35T_lab3/project/project_1.srcs/sources_1/imports/rtl/subsys/e203_subsys_main.v:1217]
ERROR: [VRFC 10-2063] Module <e203_subsys_clint> not found while processing module instance <u_e203_subsys_clint> [D:/vivado/35T_lab3/project/project_1.srcs/sources_1/imports/rtl/subsys/e203_subsys_main.v:1296]
ERROR: [VRFC 10-2063] Module <e203_subsys_perips> not found while processing module instance <u_e203_subsys_perips> [D:/vivado/35T_lab3/project/project_1.srcs/sources_1/imports/rtl/subsys/e203_subsys_main.v:1343]
ERROR: [VRFC 10-2063] Module <e203_subsys_mems> not found while processing module instance <u_e203_subsys_mems> [D:/vivado/35T_lab3/project/project_1.srcs/sources_1/imports/rtl/subsys/e203_subsys_main.v:1714]
ERROR: [VRFC 10-2063] Module <sirv_debug_module> not found while processing module instance <u_sirv_debug_module> [D:/vivado/35T_lab3/project/project_1.srcs/sources_1/imports/rtl/subsys/e203_subsys_top.v:977]
ERROR: [VRFC 10-2063] Module <sirv_aon_top> not found while processing module instance <u_sirv_aon_top> [D:/vivado/35T_lab3/project/project_1.srcs/sources_1/imports/rtl/subsys/e203_subsys_top.v:1067]
ERROR: [VRFC 10-2063] Module <axi_bram_ctrl_0> not found while processing module instance <axi_bram> [D:/vivado/35T_lab3/project/project_1.srcs/sim_1/new/lab3_ddr_tb.v:623]
ERROR: [XSIM 43-3322] Static elaboration of top level Verilog design unit(s) in library work failed.
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-99] Step results log file:'D:/vivado/35T_lab3/project/project_1.sim/sim_1/behav/xsim/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or 'D:/vivado/35T_lab3/project/project_1.sim/sim_1/behav/xsim/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:22 . Memory (MB): peak = 1119.809 ; gain = 0.000
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/vivado/35T_lab3/project/project_1.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'F:/software/xilinx/Vivado/2018.1/data/xsim/ip/xsim_ip.ini' copied to run dir:'D:/vivado/35T_lab3/project/project_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'lab3_ddr_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/vivado/35T_lab3/project/project_1.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj lab3_ddr_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/35T_lab3/project/project_1.srcs/sources_1/new/axi_wrapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module axi_wrapper
INFO: [VRFC 10-2458] undeclared symbol awid, assumed default net type wire [D:/vivado/35T_lab3/project/project_1.srcs/sources_1/new/axi_wrapper.v:479]
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/35T_lab3/project/project_1.srcs/sources_1/imports/rtl/core/e203_biu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module e203_biu
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/35T_lab3/project/project_1.srcs/sources_1/imports/rtl/core/e203_clk_ctrl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module e203_clk_ctrl
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/35T_lab3/project/project_1.srcs/sources_1/imports/rtl/core/e203_clkgate.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module e203_clkgate
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/35T_lab3/project/project_1.srcs/sources_1/imports/rtl/core/e203_core.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module e203_core
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/35T_lab3/project/project_1.srcs/sources_1/imports/rtl/core/e203_cpu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module e203_cpu
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/35T_lab3/project/project_1.srcs/sources_1/imports/rtl/core/e203_cpu_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module e203_cpu_top
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/35T_lab3/project/project_1.srcs/sources_1/imports/rtl/core/e203_dtcm_ram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module e203_dtcm_ram
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/35T_lab3/project/project_1.srcs/sources_1/imports/rtl/core/e203_extend_csr.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module e203_extend_csr
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/35T_lab3/project/project_1.srcs/sources_1/imports/rtl/core/e203_exu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module e203_exu
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/35T_lab3/project/project_1.srcs/sources_1/imports/rtl/core/e203_exu_alu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module e203_exu_alu
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/35T_lab3/project/project_1.srcs/sources_1/imports/rtl/core/e203_exu_alu_bjp.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module e203_exu_alu_bjp
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/35T_lab3/project/project_1.srcs/sources_1/imports/rtl/core/e203_exu_alu_csrctrl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module e203_exu_alu_csrctrl
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/35T_lab3/project/project_1.srcs/sources_1/imports/rtl/core/e203_exu_alu_dpath.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module e203_exu_alu_dpath
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/35T_lab3/project/project_1.srcs/sources_1/imports/rtl/core/e203_exu_alu_lsuagu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module e203_exu_alu_lsuagu
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/35T_lab3/project/project_1.srcs/sources_1/imports/rtl/core/e203_exu_alu_muldiv.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module e203_exu_alu_muldiv
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/35T_lab3/project/project_1.srcs/sources_1/imports/rtl/core/e203_exu_alu_rglr.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module e203_exu_alu_rglr
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/35T_lab3/project/project_1.srcs/sources_1/imports/rtl/core/e203_exu_branchslv.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module e203_exu_branchslv
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/35T_lab3/project/project_1.srcs/sources_1/imports/rtl/core/e203_exu_commit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module e203_exu_commit
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/35T_lab3/project/project_1.srcs/sources_1/imports/rtl/core/e203_exu_csr.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module e203_exu_csr
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/35T_lab3/project/project_1.srcs/sources_1/imports/rtl/core/e203_exu_decode.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module e203_exu_decode
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/35T_lab3/project/project_1.srcs/sources_1/imports/rtl/core/e203_exu_disp.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module e203_exu_disp
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/35T_lab3/project/project_1.srcs/sources_1/imports/rtl/core/e203_exu_excp.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module e203_exu_excp
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/35T_lab3/project/project_1.srcs/sources_1/imports/rtl/core/e203_exu_longpwbck.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module e203_exu_longpwbck
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/35T_lab3/project/project_1.srcs/sources_1/imports/rtl/core/e203_exu_oitf.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module e203_exu_oitf
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/35T_lab3/project/project_1.srcs/sources_1/imports/rtl/core/e203_exu_regfile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module e203_exu_regfile
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/35T_lab3/project/project_1.srcs/sources_1/imports/rtl/core/e203_exu_wbck.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module e203_exu_wbck
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/35T_lab3/project/project_1.srcs/sources_1/imports/rtl/core/e203_ifu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module e203_ifu
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/35T_lab3/project/project_1.srcs/sources_1/imports/rtl/core/e203_ifu_ifetch.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module e203_ifu_ifetch
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/35T_lab3/project/project_1.srcs/sources_1/imports/rtl/core/e203_ifu_ift2icb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module e203_ifu_ift2icb
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/35T_lab3/project/project_1.srcs/sources_1/imports/rtl/core/e203_ifu_litebpu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module e203_ifu_litebpu
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/35T_lab3/project/project_1.srcs/sources_1/imports/rtl/core/e203_ifu_minidec.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module e203_ifu_minidec
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/35T_lab3/project/project_1.srcs/sources_1/imports/rtl/core/e203_irq_sync.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module e203_irq_sync
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/35T_lab3/project/project_1.srcs/sources_1/imports/rtl/core/e203_itcm_ctrl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module e203_itcm_ctrl
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/35T_lab3/project/project_1.srcs/sources_1/imports/rtl/core/e203_itcm_ram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module e203_itcm_ram
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/35T_lab3/project/project_1.srcs/sources_1/imports/rtl/core/e203_lsu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module e203_lsu
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/35T_lab3/project/project_1.srcs/sources_1/imports/rtl/core/e203_lsu_ctrl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module e203_lsu_ctrl
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/35T_lab3/project/project_1.srcs/sources_1/imports/rtl/core/e203_reset_ctrl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module e203_reset_ctrl
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/35T_lab3/project/project_1.srcs/sources_1/imports/rtl/soc/e203_soc_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module e203_soc_top
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/35T_lab3/project/project_1.srcs/sources_1/imports/rtl/core/e203_srams.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module e203_srams
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/35T_lab3/project/project_1.srcs/sources_1/imports/rtl/subsys/e203_subsys_clint.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module e203_subsys_clint
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/35T_lab3/project/project_1.srcs/sources_1/imports/rtl/subsys/e203_subsys_gfcm.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module e203_subsys_gfcm
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/35T_lab3/project/project_1.srcs/sources_1/imports/rtl/subsys/e203_subsys_hclkgen.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module e203_subsys_hclkgen
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/35T_lab3/project/project_1.srcs/sources_1/imports/rtl/subsys/e203_subsys_hclkgen_rstsync.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module e203_subsys_hclkgen_rstsync
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/35T_lab3/project/project_1.srcs/sources_1/imports/rtl/subsys/e203_subsys_main.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module e203_subsys_main
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/35T_lab3/project/project_1.srcs/sources_1/imports/rtl/subsys/e203_subsys_mems.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module e203_subsys_mems
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/35T_lab3/project/project_1.srcs/sources_1/imports/rtl/subsys/e203_subsys_perips.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module e203_subsys_perips
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/35T_lab3/project/project_1.srcs/sources_1/imports/rtl/subsys/e203_subsys_plic.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module e203_subsys_plic
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/35T_lab3/project/project_1.srcs/sources_1/imports/rtl/subsys/e203_subsys_pll.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module e203_subsys_pll
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/35T_lab3/project/project_1.srcs/sources_1/imports/rtl/subsys/e203_subsys_pllclkdiv.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module e203_subsys_pllclkdiv
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/35T_lab3/project/project_1.srcs/sources_1/imports/rtl/subsys/e203_subsys_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module e203_subsys_top
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/35T_lab3/project/project_1.srcs/sources_1/imports/rtl/perips/i2c_master_bit_ctrl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module i2c_master_bit_ctrl
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/35T_lab3/project/project_1.srcs/sources_1/imports/rtl/perips/i2c_master_byte_ctrl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module i2c_master_byte_ctrl
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/35T_lab3/project/project_1.srcs/sources_1/imports/rtl/perips/i2c_master_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module i2c_master_top
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/35T_lab3/project/project_1.srcs/sources_1/new/lab3_ddr_ctrl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module lab3_ddr_ctrl
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/35T_lab3/project/project_1.srcs/sources_1/imports/rtl/general/sirv_1cyc_sram_ctrl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sirv_1cyc_sram_ctrl
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/35T_lab3/project/project_1.srcs/sources_1/imports/rtl/perips/sirv_AsyncResetReg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sirv_AsyncResetReg
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/35T_lab3/project/project_1.srcs/sources_1/imports/rtl/perips/sirv_AsyncResetRegVec.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sirv_AsyncResetRegVec
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/35T_lab3/project/project_1.srcs/sources_1/imports/rtl/perips/sirv_AsyncResetRegVec_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sirv_AsyncResetRegVec_1
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/35T_lab3/project/project_1.srcs/sources_1/imports/rtl/perips/sirv_AsyncResetRegVec_129.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sirv_AsyncResetRegVec_129
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/35T_lab3/project/project_1.srcs/sources_1/imports/rtl/perips/sirv_AsyncResetRegVec_36.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sirv_AsyncResetRegVec_36
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/35T_lab3/project/project_1.srcs/sources_1/imports/rtl/perips/sirv_AsyncResetRegVec_67.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sirv_AsyncResetRegVec_67
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/35T_lab3/project/project_1.srcs/sources_1/imports/rtl/perips/sirv_DeglitchShiftRegister.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sirv_DeglitchShiftRegister
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/35T_lab3/project/project_1.srcs/sources_1/imports/rtl/perips/sirv_LevelGateway.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sirv_LevelGateway
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/35T_lab3/project/project_1.srcs/sources_1/imports/rtl/perips/sirv_ResetCatchAndSync.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sirv_ResetCatchAndSync
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/35T_lab3/project/project_1.srcs/sources_1/imports/rtl/perips/sirv_ResetCatchAndSync_2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sirv_ResetCatchAndSync_2
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/35T_lab3/project/project_1.srcs/sources_1/imports/rtl/perips/sirv_aon.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sirv_aon
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/35T_lab3/project/project_1.srcs/sources_1/imports/rtl/perips/sirv_aon_lclkgen_regs.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sirv_aon_lclkgen_regs
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/35T_lab3/project/project_1.srcs/sources_1/imports/rtl/perips/sirv_aon_porrst.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sirv_aon_porrst
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/35T_lab3/project/project_1.srcs/sources_1/imports/rtl/perips/sirv_aon_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sirv_aon_top
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/35T_lab3/project/project_1.srcs/sources_1/imports/rtl/perips/sirv_aon_wrapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sirv_aon_wrapper
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/35T_lab3/project/project_1.srcs/sources_1/imports/rtl/perips/sirv_clint.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sirv_clint
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/35T_lab3/project/project_1.srcs/sources_1/imports/rtl/perips/sirv_clint_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sirv_clint_top
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/35T_lab3/project/project_1.srcs/sources_1/imports/rtl/debug/sirv_debug_csr.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sirv_debug_csr
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/35T_lab3/project/project_1.srcs/sources_1/imports/rtl/debug/sirv_debug_module.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sirv_debug_module
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/35T_lab3/project/project_1.srcs/sources_1/imports/rtl/debug/sirv_debug_ram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sirv_debug_ram
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/35T_lab3/project/project_1.srcs/sources_1/imports/rtl/debug/sirv_debug_rom.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sirv_debug_rom
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/35T_lab3/project/project_1.srcs/sources_1/imports/rtl/perips/sirv_expl_apb_slv.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sirv_expl_apb_slv
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/35T_lab3/project/project_1.srcs/sources_1/imports/rtl/perips/sirv_expl_axi_slv.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sirv_expl_axi_slv
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/35T_lab3/project/project_1.srcs/sources_1/imports/rtl/perips/sirv_flash_qspi.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sirv_flash_qspi
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/35T_lab3/project/project_1.srcs/sources_1/imports/rtl/perips/sirv_flash_qspi_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sirv_flash_qspi_top
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/35T_lab3/project/project_1.srcs/sources_1/imports/rtl/general/sirv_gnrl_bufs.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sirv_gnrl_pipe_stage
INFO: [VRFC 10-311] analyzing module sirv_gnrl_sync
INFO: [VRFC 10-311] analyzing module sirv_gnrl_cdc_rx
INFO: [VRFC 10-311] analyzing module sirv_gnrl_cdc_tx
INFO: [VRFC 10-311] analyzing module sirv_gnrl_bypbuf
INFO: [VRFC 10-311] analyzing module sirv_gnrl_fifo
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/35T_lab3/project/project_1.srcs/sources_1/imports/rtl/general/sirv_gnrl_dffs.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sirv_gnrl_dfflrs
INFO: [VRFC 10-311] analyzing module sirv_gnrl_dfflr
INFO: [VRFC 10-311] analyzing module sirv_gnrl_dffl
INFO: [VRFC 10-311] analyzing module sirv_gnrl_dffrs
INFO: [VRFC 10-311] analyzing module sirv_gnrl_dffr
INFO: [VRFC 10-311] analyzing module sirv_gnrl_ltch
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/35T_lab3/project/project_1.srcs/sources_1/imports/rtl/general/sirv_gnrl_icbs.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sirv_gnrl_icb_arbt
INFO: [VRFC 10-311] analyzing module sirv_gnrl_icb_buffer
INFO: [VRFC 10-311] analyzing module sirv_gnrl_icb_n2w
INFO: [VRFC 10-311] analyzing module sirv_gnrl_icb_splt
INFO: [VRFC 10-311] analyzing module sirv_gnrl_icb2axi
INFO: [VRFC 10-311] analyzing module sirv_gnrl_icb32towishb8
INFO: [VRFC 10-311] analyzing module sirv_gnrl_icb2apb
INFO: [VRFC 10-311] analyzing module sirv_gnrl_axi_buffer
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/35T_lab3/project/project_1.srcs/sources_1/imports/rtl/general/sirv_gnrl_ram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sirv_gnrl_ram
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/35T_lab3/project/project_1.srcs/sources_1/imports/rtl/perips/sirv_gpio.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sirv_gpio
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/35T_lab3/project/project_1.srcs/sources_1/imports/rtl/perips/sirv_gpio_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sirv_gpio_top
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/35T_lab3/project/project_1.srcs/sources_1/imports/rtl/perips/sirv_hclkgen_regs.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sirv_hclkgen_regs
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/35T_lab3/project/project_1.srcs/sources_1/imports/rtl/fab/sirv_icb1to16_bus.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sirv_icb1to16_bus
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/35T_lab3/project/project_1.srcs/sources_1/imports/rtl/fab/sirv_icb1to2_bus.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sirv_icb1to2_bus
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/35T_lab3/project/project_1.srcs/sources_1/imports/rtl/fab/sirv_icb1to8_bus.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sirv_icb1to8_bus
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/35T_lab3/project/project_1.srcs/sources_1/imports/rtl/debug/sirv_jtag_dtm.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sirv_jtag_dtm
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/35T_lab3/project/project_1.srcs/sources_1/imports/rtl/perips/sirv_jtaggpioport.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sirv_jtaggpioport
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/35T_lab3/project/project_1.srcs/sources_1/imports/rtl/mems/sirv_mrom.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sirv_mrom
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/35T_lab3/project/project_1.srcs/sources_1/imports/rtl/mems/sirv_mrom_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sirv_mrom_top
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/35T_lab3/project/project_1.srcs/sources_1/imports/rtl/perips/sirv_otp_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sirv_otp_top
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/35T_lab3/project/project_1.srcs/sources_1/imports/rtl/perips/sirv_plic_man.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sirv_plic_man
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/35T_lab3/project/project_1.srcs/sources_1/imports/rtl/perips/sirv_plic_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sirv_plic_top
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/35T_lab3/project/project_1.srcs/sources_1/imports/rtl/perips/sirv_pmu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sirv_pmu
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/35T_lab3/project/project_1.srcs/sources_1/imports/rtl/perips/sirv_pmu_core.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sirv_pmu_core
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/35T_lab3/project/project_1.srcs/sources_1/imports/rtl/perips/sirv_pwm16.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sirv_pwm16
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/35T_lab3/project/project_1.srcs/sources_1/imports/rtl/perips/sirv_pwm16_core.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sirv_pwm16_core
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/35T_lab3/project/project_1.srcs/sources_1/imports/rtl/perips/sirv_pwm16_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sirv_pwm16_top
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/35T_lab3/project/project_1.srcs/sources_1/imports/rtl/perips/sirv_pwm8.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sirv_pwm8
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/35T_lab3/project/project_1.srcs/sources_1/imports/rtl/perips/sirv_pwm8_core.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sirv_pwm8_core
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/35T_lab3/project/project_1.srcs/sources_1/imports/rtl/perips/sirv_pwm8_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sirv_pwm8_top
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/35T_lab3/project/project_1.srcs/sources_1/imports/rtl/perips/sirv_pwmgpioport.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sirv_pwmgpioport
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/35T_lab3/project/project_1.srcs/sources_1/imports/rtl/perips/sirv_qspi_1cs.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sirv_qspi_1cs
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/35T_lab3/project/project_1.srcs/sources_1/imports/rtl/perips/sirv_qspi_1cs_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sirv_qspi_1cs_top
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/35T_lab3/project/project_1.srcs/sources_1/imports/rtl/perips/sirv_qspi_4cs.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sirv_qspi_4cs
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/35T_lab3/project/project_1.srcs/sources_1/imports/rtl/perips/sirv_qspi_4cs_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sirv_qspi_4cs_top
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/35T_lab3/project/project_1.srcs/sources_1/imports/rtl/perips/sirv_qspi_arbiter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sirv_qspi_arbiter
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/35T_lab3/project/project_1.srcs/sources_1/imports/rtl/perips/sirv_qspi_fifo.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sirv_qspi_fifo
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/35T_lab3/project/project_1.srcs/sources_1/imports/rtl/perips/sirv_qspi_media.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sirv_qspi_media
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/35T_lab3/project/project_1.srcs/sources_1/imports/rtl/perips/sirv_qspi_media_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sirv_qspi_media_1
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/35T_lab3/project/project_1.srcs/sources_1/imports/rtl/perips/sirv_qspi_media_2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sirv_qspi_media_2
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/35T_lab3/project/project_1.srcs/sources_1/imports/rtl/perips/sirv_qspi_physical.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sirv_qspi_physical
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/35T_lab3/project/project_1.srcs/sources_1/imports/rtl/perips/sirv_qspi_physical_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sirv_qspi_physical_1
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/35T_lab3/project/project_1.srcs/sources_1/imports/rtl/perips/sirv_qspi_physical_2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sirv_qspi_physical_2
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/35T_lab3/project/project_1.srcs/sources_1/imports/rtl/perips/sirv_queue.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sirv_queue
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/35T_lab3/project/project_1.srcs/sources_1/imports/rtl/perips/sirv_queue_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sirv_queue_1
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/35T_lab3/project/project_1.srcs/sources_1/imports/rtl/perips/sirv_repeater_6.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sirv_repeater_6
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/35T_lab3/project/project_1.srcs/sources_1/imports/rtl/perips/sirv_rtc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sirv_rtc
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/35T_lab3/project/project_1.srcs/sources_1/imports/rtl/general/sirv_sim_ram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sirv_sim_ram
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/35T_lab3/project/project_1.srcs/sources_1/imports/rtl/perips/sirv_spi_flashmap.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sirv_qspi_flashmap
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/35T_lab3/project/project_1.srcs/sources_1/imports/rtl/perips/sirv_spigpioport.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sirv_spigpioport
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/35T_lab3/project/project_1.srcs/sources_1/imports/rtl/perips/sirv_spigpioport_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sirv_spigpioport_1
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/35T_lab3/project/project_1.srcs/sources_1/imports/rtl/perips/sirv_spigpioport_2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sirv_spigpioport_2
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/35T_lab3/project/project_1.srcs/sources_1/imports/rtl/general/sirv_sram_icb_ctrl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sirv_sram_icb_ctrl
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/35T_lab3/project/project_1.srcs/sources_1/imports/rtl/perips/sirv_tl_repeater_5.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sirv_tl_repeater_5
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/35T_lab3/project/project_1.srcs/sources_1/imports/rtl/perips/sirv_tlfragmenter_qspi_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sirv_tlfragmenter_qspi_1
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/35T_lab3/project/project_1.srcs/sources_1/imports/rtl/perips/sirv_tlwidthwidget_qspi.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sirv_tlwidthwidget_qspi
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/35T_lab3/project/project_1.srcs/sources_1/imports/rtl/perips/sirv_uart.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sirv_uart
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/35T_lab3/project/project_1.srcs/sources_1/imports/rtl/perips/sirv_uart_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sirv_uart_top
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/35T_lab3/project/project_1.srcs/sources_1/imports/rtl/perips/sirv_uartgpioport.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sirv_uartgpioport
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/35T_lab3/project/project_1.srcs/sources_1/imports/rtl/perips/sirv_uartrx.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sirv_uartrx
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/35T_lab3/project/project_1.srcs/sources_1/imports/rtl/perips/sirv_uarttx.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sirv_uarttx
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/35T_lab3/project/project_1.srcs/sources_1/imports/rtl/perips/sirv_wdog.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sirv_wdog
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/35T_lab3/project/project_1.srcs/sim_1/new/lab3_ddr_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module lab3_ddr_tb
"xvhdl --incr --relax -prj lab3_ddr_tb_vhdl.prj"
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:17 . Memory (MB): peak = 1123.688 ; gain = 0.000
INFO: [USF-XSim-69] 'compile' step finished in '17' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/vivado/35T_lab3/project/project_1.sim/sim_1/behav/xsim'
Vivado Simulator 2018.1
Copyright 1986-1999, 2001-2017 Xilinx, Inc. All Rights Reserved.
Running: F:/software/xilinx/Vivado/2018.1/bin/unwrapped/win64.o/xelab.exe -wto c791423ef94145f2bff069b8ae028558 --incr --debug typical --relax --mt 2 -L blk_mem_gen_v8_3_6 -L axi_bram_ctrl_v4_0_14 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot lab3_ddr_tb_behav xil_defaultlib.lab3_ddr_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 21 differs from formal bit length 20 for port addr [D:/vivado/35T_lab3/project/project_1.srcs/sources_1/new/lab3_ddr_ctrl.v:532]
WARNING: [VRFC 10-278] actual bit length 1 differs from formal bit length 2 for port axi_wlock [D:/vivado/35T_lab3/project/project_1.srcs/sources_1/new/lab3_ddr_ctrl.v:561]
WARNING: [VRFC 10-278] actual bit length 1 differs from formal bit length 2 for port axi_rlock [D:/vivado/35T_lab3/project/project_1.srcs/sources_1/new/lab3_ddr_ctrl.v:584]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package ieee.std_logic_arith
Compiling package xpm.vcomponents
Compiling package axi_bram_ctrl_v4_0_14.axi_bram_ctrl_funcs
Compiling package ieee.vital_timing
Compiling package ieee.vital_primitives
Compiling package unisim.vpkg
Compiling package unisim.vcomponents
Compiling module xil_defaultlib.sirv_AsyncResetReg
Compiling module xil_defaultlib.sirv_AsyncResetRegVec_129
Compiling module xil_defaultlib.sirv_ResetCatchAndSync_2
Compiling module xil_defaultlib.e203_subsys_pll
Compiling module xil_defaultlib.e203_subsys_hclkgen_rstsync
Compiling module xil_defaultlib.sirv_gnrl_dfflr(DW=6)
Compiling module xil_defaultlib.sirv_gnrl_dfflr(DW=1)
Compiling module xil_defaultlib.e203_clkgate
Compiling module xil_defaultlib.e203_subsys_pllclkdiv
Compiling module xil_defaultlib.e203_subsys_gfcm
Compiling module xil_defaultlib.e203_subsys_hclkgen
Compiling module xil_defaultlib.e203_reset_ctrl_default
Compiling module xil_defaultlib.sirv_gnrl_dffr(DW=1)
Compiling module xil_defaultlib.e203_clk_ctrl
Compiling module xil_defaultlib.sirv_gnrl_sync(DW=1)
Compiling module xil_defaultlib.e203_irq_sync_default
Compiling module xil_defaultlib.e203_extend_csr
Compiling module xil_defaultlib.sirv_gnrl_dffrs(DW=1)
Compiling module xil_defaultlib.sirv_gnrl_dfflr(DW=16)
Compiling module xil_defaultlib.sirv_gnrl_dfflr(DW=5)
Compiling module xil_defaultlib.sirv_gnrl_dfflr
Compiling module xil_defaultlib.e203_exu_decode
Compiling module xil_defaultlib.e203_ifu_minidec
Compiling module xil_defaultlib.e203_ifu_litebpu
Compiling module xil_defaultlib.e203_ifu_ifetch
Compiling module xil_defaultlib.sirv_gnrl_dfflrs(DW=1)
Compiling module xil_defaultlib.sirv_gnrl_dffl(DW=33)
Compiling module xil_defaultlib.sirv_gnrl_fifo(CUT_READY=1,DP=1,...
Compiling module xil_defaultlib.sirv_gnrl_bypbuf(DP=1,DW=33)
Compiling module xil_defaultlib.sirv_gnrl_dfflr(DW=2)
Compiling module xil_defaultlib.sirv_gnrl_dffl(DW=2)
Compiling module xil_defaultlib.sirv_gnrl_dffl(DW=16)
Compiling module xil_defaultlib.e203_ifu_ift2icb
Compiling module xil_defaultlib.e203_ifu
Compiling module xil_defaultlib.sirv_gnrl_dffl
Compiling module xil_defaultlib.e203_exu_regfile_default
Compiling module xil_defaultlib.e203_exu_disp
Compiling module xil_defaultlib.sirv_gnrl_dffl(DW=5)
Compiling module xil_defaultlib.sirv_gnrl_dffl(DW=1)
Compiling module xil_defaultlib.e203_exu_oitf_default
Compiling module xil_defaultlib.e203_exu_alu_csrctrl
Compiling module xil_defaultlib.e203_exu_alu_bjp
Compiling module xil_defaultlib.sirv_gnrl_dfflr(DW=4)
Compiling module xil_defaultlib.e203_exu_alu_lsuagu
Compiling module xil_defaultlib.e203_exu_alu_rglr
Compiling module xil_defaultlib.sirv_gnrl_dfflr(DW=3)
Compiling module xil_defaultlib.e203_exu_alu_muldiv
Compiling module xil_defaultlib.e203_exu_alu_dpath
Compiling module xil_defaultlib.e203_exu_alu
Compiling module xil_defaultlib.e203_exu_longpwbck
Compiling module xil_defaultlib.e203_exu_wbck
Compiling module xil_defaultlib.e203_exu_branchslv
Compiling module xil_defaultlib.e203_exu_excp
Compiling module xil_defaultlib.e203_exu_commit
Compiling module xil_defaultlib.e203_exu_csr
Compiling module xil_defaultlib.e203_exu
Compiling module xil_defaultlib.sirv_gnrl_pipe_stage(DW=1)
Compiling module xil_defaultlib.sirv_gnrl_icb_arbt(DW=32,USR_W=3...
Compiling module xil_defaultlib.sirv_gnrl_dffl(DW=44)
Compiling module xil_defaultlib.sirv_gnrl_pipe_stage(DW=44)
Compiling module xil_defaultlib.e203_lsu_ctrl_default
Compiling module xil_defaultlib.e203_lsu
Compiling module xil_defaultlib.sirv_gnrl_pipe_stage(CUT_READY=1...
Compiling module xil_defaultlib.sirv_gnrl_icb_arbt(DW=32,FIFO_CU...
Compiling module xil_defaultlib.sirv_gnrl_dffl(DW=78)
Compiling module xil_defaultlib.sirv_gnrl_fifo(CUT_READY=1,DP=1,...
Compiling module xil_defaultlib.sirv_gnrl_dffl(DW=35)
Compiling module xil_defaultlib.sirv_gnrl_fifo(CUT_READY=1,DP=1,...
Compiling module xil_defaultlib.sirv_gnrl_icb_buffer(CMD_CUT_REA...
Compiling module xil_defaultlib.sirv_gnrl_dffl(DW=6)
Compiling module xil_defaultlib.sirv_gnrl_pipe_stage(CUT_READY=1...
Compiling module xil_defaultlib.sirv_gnrl_icb_splt(DW=32,FIFO_OU...
Compiling module xil_defaultlib.e203_biu_default
Compiling module xil_defaultlib.e203_core
Compiling module xil_defaultlib.sirv_gnrl_icb_n2w(AW=16,FIFO_OUT...
Compiling module xil_defaultlib.sirv_gnrl_icb_arbt(AW=16,ARBT_NU...
Compiling module xil_defaultlib.sirv_gnrl_dffl(DW=91)
Compiling module xil_defaultlib.sirv_gnrl_fifo(CUT_READY=1,DP=1,...
Compiling module xil_defaultlib.sirv_gnrl_bypbuf(DP=1,DW=91)
Compiling module xil_defaultlib.sirv_gnrl_pipe_stage(DW=2)
Compiling module xil_defaultlib.sirv_1cyc_sram_ctrl(DW=64,MW=8,A...
Compiling module xil_defaultlib.sirv_sram_icb_ctrl(DW=64,MW=8,AW...
Compiling module xil_defaultlib.e203_itcm_ctrl
Compiling module xil_defaultlib.axi_wrapper(C_AXI_ADDR_WIDTH=20,...
Compiling module xil_defaultlib.lab3_ddr_ctrl
Compiling module xil_defaultlib.e203_cpu
Compiling module xil_defaultlib.sirv_sim_ram(DP=8192,FORCE_X2ZER...
Compiling module xil_defaultlib.sirv_gnrl_ram(DP=8192,DW=64,FORC...
Compiling module xil_defaultlib.e203_itcm_ram
Compiling module xil_defaultlib.sirv_sim_ram(DP=16384,FORCE_X2ZE...
Compiling module xil_defaultlib.sirv_gnrl_ram(DP=16384,FORCE_X2Z...
Compiling module xil_defaultlib.e203_dtcm_ram
Compiling module xil_defaultlib.e203_srams
Compiling module xil_defaultlib.e203_cpu_top
Compiling module xil_defaultlib.sirv_gnrl_dffr(DW=53)
Compiling module xil_defaultlib.sirv_gnrl_dffr(DW=6)
Compiling module xil_defaultlib.sirv_gnrl_dffr(DW=3)
Compiling module xil_defaultlib.sirv_LevelGateway
Compiling module xil_defaultlib.sirv_gnrl_pipe_stage(CUT_READY=1...
Compiling module xil_defaultlib.sirv_plic_man(PLIC_IRQ_NUM=53,PL...
Compiling module xil_defaultlib.sirv_plic_top
Compiling module xil_defaultlib.e203_subsys_plic
Compiling module xil_defaultlib.sirv_clint
Compiling module xil_defaultlib.sirv_clint_top
Compiling module xil_defaultlib.e203_subsys_clint
Compiling module xil_defaultlib.sirv_gnrl_fifo(CUT_READY=1,DP=2,...
Compiling module xil_defaultlib.sirv_gnrl_fifo(CUT_READY=1,DP=2,...
Compiling module xil_defaultlib.sirv_gnrl_icb_buffer(CMD_CUT_REA...
Compiling module xil_defaultlib.sirv_gnrl_dffl(DW=17)
Compiling module xil_defaultlib.sirv_gnrl_pipe_stage(CUT_READY=1...
Compiling module xil_defaultlib.sirv_gnrl_icb_splt(DW=32,FIFO_OU...
Compiling module xil_defaultlib.sirv_icb1to16_bus(ICB_FIFO_DP=2,...
Compiling module xil_defaultlib.sirv_otp_top
Compiling module xil_defaultlib.sirv_AsyncResetRegVec_67
Compiling module xil_defaultlib.sirv_gpio
Compiling module xil_defaultlib.sirv_gpio_top
Compiling module xil_defaultlib.sirv_uarttx
Compiling module xil_defaultlib.sirv_queue_1
Compiling module xil_defaultlib.sirv_uartrx
Compiling module xil_defaultlib.sirv_uart
Compiling module xil_defaultlib.sirv_uart_top
Compiling module xil_defaultlib.sirv_tl_repeater_5
Compiling module xil_defaultlib.sirv_tlwidthwidget_qspi
Compiling module xil_defaultlib.sirv_repeater_6
Compiling module xil_defaultlib.sirv_tlfragmenter_qspi_1
Compiling module xil_defaultlib.sirv_qspi_fifo
Compiling module xil_defaultlib.sirv_qspi_physical
Compiling module xil_defaultlib.sirv_qspi_media
Compiling module xil_defaultlib.sirv_qspi_flashmap
Compiling module xil_defaultlib.sirv_qspi_arbiter
Compiling module xil_defaultlib.sirv_flash_qspi
Compiling module xil_defaultlib.sirv_flash_qspi_top
Compiling module xil_defaultlib.sirv_pwm8_core
Compiling module xil_defaultlib.sirv_pwm8
Compiling module xil_defaultlib.sirv_pwm8_top
Compiling module xil_defaultlib.sirv_qspi_physical_1
Compiling module xil_defaultlib.sirv_qspi_media_1
Compiling module xil_defaultlib.sirv_qspi_4cs
Compiling module xil_defaultlib.sirv_qspi_4cs_top
Compiling module xil_defaultlib.sirv_pwm16_core
Compiling module xil_defaultlib.sirv_pwm16
Compiling module xil_defaultlib.sirv_pwm16_top
Compiling module xil_defaultlib.sirv_qspi_physical_2
Compiling module xil_defaultlib.sirv_qspi_media_2
Compiling module xil_defaultlib.sirv_qspi_1cs
Compiling module xil_defaultlib.sirv_qspi_1cs_top
Compiling module xil_defaultlib.sirv_uartgpioport
Compiling module xil_defaultlib.sirv_pwmgpioport
Compiling module xil_defaultlib.sirv_spigpioport
Compiling module xil_defaultlib.sirv_spigpioport_1
Compiling module xil_defaultlib.sirv_spigpioport_2
Compiling module xil_defaultlib.sirv_gnrl_dfflr(DW=65)
Compiling module xil_defaultlib.sirv_gnrl_cdc_tx(DW=65)
Compiling module xil_defaultlib.sirv_gnrl_dfflr(DW=33)
Compiling module xil_defaultlib.sirv_gnrl_cdc_rx(DW=33)
Compiling module xil_defaultlib.sirv_gnrl_fifo(CUT_READY=1,MSKO=...
Compiling module xil_defaultlib.sirv_gnrl_dffl(DW=50)
Compiling module xil_defaultlib.sirv_gnrl_fifo(CUT_READY=1,DP=2,...
Compiling module xil_defaultlib.sirv_gnrl_dffl(DW=37)
Compiling module xil_defaultlib.sirv_gnrl_fifo(CUT_READY=1,DP=2,...
Compiling module xil_defaultlib.sirv_gnrl_fifo(CUT_READY=1,DP=2,...
Compiling module xil_defaultlib.sirv_gnrl_axi_buffer(CHNL_FIFO_C...
Compiling module xil_defaultlib.sirv_gnrl_icb2axi(AXI_FIFO_DP=2,...
Compiling module xil_defaultlib.sirv_expl_axi_slv
Compiling module xil_defaultlib.sirv_gnrl_fifo(CUT_READY=1,DP=1)
Compiling module xil_defaultlib.sirv_gnrl_icb2apb(DW=32)
Compiling module xil_defaultlib.sirv_expl_apb_slv
Compiling module xil_defaultlib.sirv_gnrl_icb32towishb8
Compiling module xil_defaultlib.i2c_master_bit_ctrl
Compiling module xil_defaultlib.i2c_master_byte_ctrl
Compiling module xil_defaultlib.i2c_master_top
Compiling module xil_defaultlib.sirv_hclkgen_regs
Compiling module xil_defaultlib.e203_subsys_perips
Compiling module xil_defaultlib.sirv_gnrl_dffl(DW=9)
Compiling module xil_defaultlib.sirv_gnrl_pipe_stage(CUT_READY=1...
Compiling module xil_defaultlib.sirv_gnrl_icb_splt(DW=32,FIFO_OU...
Compiling module xil_defaultlib.sirv_icb1to8_bus(ICB_FIFO_DP=2,O...
Compiling module xil_defaultlib.sirv_mrom
Compiling module xil_defaultlib.sirv_mrom_top
Compiling module xil_defaultlib.sirv_gnrl_fifo(CUT_READY=1,MSKO=...
Compiling module xil_defaultlib.sirv_gnrl_icb2axi(AXI_FIFO_DP=2,...
Compiling module xil_defaultlib.e203_subsys_mems
Compiling module xil_defaultlib.e203_subsys_main
Compiling module xil_defaultlib.sirv_AsyncResetRegVec_36
Compiling module xil_defaultlib.sirv_ResetCatchAndSync
Compiling module xil_defaultlib.sirv_jtaggpioport
Compiling module xil_defaultlib.sirv_debug_csr
Compiling module xil_defaultlib.sirv_gnrl_dfflr(DW=41)
Compiling module xil_defaultlib.sirv_gnrl_cdc_tx(DW=41)
Compiling module xil_defaultlib.sirv_gnrl_dfflr(DW=36)
Compiling module xil_defaultlib.sirv_gnrl_cdc_rx(DW=36)
Compiling module xil_defaultlib.sirv_jtag_dtm_default
Compiling module xil_defaultlib.sirv_gnrl_cdc_tx(DW=36)
Compiling module xil_defaultlib.sirv_gnrl_cdc_rx(DW=41)
Compiling module xil_defaultlib.sirv_debug_rom
Compiling module xil_defaultlib.sirv_debug_ram_default
Compiling module xil_defaultlib.sirv_debug_module_default
Compiling module xil_defaultlib.sirv_gnrl_cdc_tx
Compiling module xil_defaultlib.sirv_gnrl_cdc_rx(DW=65)
Compiling module xil_defaultlib.sirv_gnrl_fifo(CUT_READY=1,DP=0,...
Compiling module xil_defaultlib.sirv_gnrl_fifo(CUT_READY=1,DP=0,...
Compiling module xil_defaultlib.sirv_gnrl_icb_buffer(AW=15,CMD_C...
Compiling module xil_defaultlib.sirv_gnrl_pipe_stage(CUT_READY=1...
Compiling module xil_defaultlib.sirv_gnrl_icb_splt(AW=15,DW=32,F...
Compiling module xil_defaultlib.sirv_icb1to2_bus(AW=15,O0_BASE_A...
Compiling module xil_defaultlib.sirv_aon_lclkgen_regs
Compiling module xil_defaultlib.sirv_AsyncResetRegVec
Compiling module xil_defaultlib.sirv_rtc
Compiling module xil_defaultlib.sirv_pmu_core
Compiling module xil_defaultlib.sirv_AsyncResetRegVec_1
Compiling module xil_defaultlib.sirv_pmu
Compiling module xil_defaultlib.sirv_wdog
Compiling module xil_defaultlib.sirv_queue
Compiling module xil_defaultlib.sirv_aon
Compiling module xil_defaultlib.sirv_DeglitchShiftRegister
Compiling module xil_defaultlib.sirv_aon_porrst
Compiling module xil_defaultlib.sirv_aon_wrapper
Compiling module xil_defaultlib.sirv_aon_top
Compiling module xil_defaultlib.e203_subsys_top
Compiling module xil_defaultlib.e203_soc_top
Compiling architecture implementation of entity axi_bram_ctrl_v4_0_14.wrap_brst [\wrap_brst(c_axi_addr_width=20,c...]
Compiling architecture muxcy_v of entity unisim.MUXCY [muxcy_default]
Compiling architecture muxcy_l_v of entity unisim.MUXCY_L [muxcy_l_default]
Compiling architecture xorcy_v of entity unisim.XORCY [xorcy_default]
Compiling architecture srl16e_v of entity unisim.SRL16E [\SRL16E(0,15)\]
Compiling architecture fdre_v of entity unisim.FDRE [fdre_default]
Compiling architecture fdr_v of entity unisim.FDR [fdr_default]
Compiling architecture imp of entity axi_bram_ctrl_v4_0_14.SRL_FIFO [\SRL_FIFO(c_data_bits=4,c_depth=...]
Compiling architecture implementation of entity axi_bram_ctrl_v4_0_14.wr_chnl [\wr_chnl(c_axi_addr_width=20,c_s...]
Compiling architecture implementation of entity axi_bram_ctrl_v4_0_14.rd_chnl [\rd_chnl(c_axi_addr_width=20,c_s...]
Compiling architecture implementation of entity axi_bram_ctrl_v4_0_14.full_axi [\full_axi(c_s_axi_addr_width=20,...]
Compiling architecture implementation of entity axi_bram_ctrl_v4_0_14.axi_bram_ctrl_top [\axi_bram_ctrl_top(c_bram_addr_w...]
Compiling module xpm.xpm_memory_base(MEMORY_SIZE=8388...
Compiling module xpm.xpm_memory_tdpram(MEMORY_SIZE=83...
Compiling architecture implementation of entity axi_bram_ctrl_v4_0_14.axi_bram_ctrl [\axi_bram_ctrl(c_bram_inst_mode=...]
Compiling architecture axi_bram_ctrl_0_arch of entity xil_defaultlib.axi_bram_ctrl_0 [axi_bram_ctrl_0_default]
Compiling module xil_defaultlib.lab3_ddr_tb
WARNING: [XSIM 43-3373] "D:/vivado/35T_lab3/project/project_1.srcs/sim_1/new/lab3_ddr_tb.v" Line 249. System function $value$plusargs is used as system task. This system function should have a LHS e.g. x=$value$plusargs().
Compiling module xil_defaultlib.glbl
Built simulation snapshot lab3_ddr_tb_behav

****** Webtalk v2018.1 (64-bit)
  **** SW Build 2188600 on Wed Apr  4 18:40:38 MDT 2018
  **** IP Build 2185939 on Wed Apr  4 20:55:05 MDT 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source D:/vivado/35T_lab3/project/project_1.sim/sim_1/behav/xsim/xsim.dir/lab3_ddr_tb_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-186] 'D:/vivado/35T_lab3/project/project_1.sim/sim_1/behav/xsim/xsim.dir/lab3_ddr_tb_behav/webtalk/usage_statistics_ext_xsim.xml' has been successfully sent to Xilinx on Fri Dec 21 17:09:43 2018. For additional details about this file, please refer to the WebTalk help file at F:/software/xilinx/Vivado/2018.1/doc/webtalk_introduction.html.
INFO: [Common 17-206] Exiting Webtalk at Fri Dec 21 17:09:43 2018...
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:32 . Memory (MB): peak = 1123.688 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '32' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/vivado/35T_lab3/project/project_1.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "lab3_ddr_tb_behav -key {Behavioral:sim_1:Functional:lab3_ddr_tb} -tclbatch {lab3_ddr_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.1
Time resolution is 1 ps
source lab3_ddr_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
WARNING: [Wavedata 42-489] Can't add object "/lab3_ddr_tb/itcm_mem" to the wave window because it has 524288 bits, which exceeds the display limit of 65536 bits.  To change the display limit, use the command "set_property display_limit <new limit> [current_wave_config]".
# run 20us
!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!
TESTCASE=                                                                                                                                                                                                                                                                                      D:/rv32ui-p-lw.verilog
ITCM 0x00: 340510730001aa0d
ITCM 0x01: ff85051300002517
ITCM 0x02: 01f5222301e52023
ITCM 0x03: 040f416334202f73
ITCM 0x04: 4fa507ff02634fa1
ITCM 0x05: 0c634fad05ff0f63
ITCM 0x06: 0bff05634f8505ff
ITCM 0x07: 4f9d0dff00634f95
ITCM 0x16: 2f03f52505130000
ITCM 0x20: 2f8300052f03f065
Info: [XPM_MEMORY 20-2] MEMORY_INIT_FILE (none), MEMORY_INIT_PARAM together specify no memory initialization. Initial memory contents will be all 0's. lab3_ddr_tb.axi_bram.U0.gint_inst.xpm_tdpram_mem_gen.xpm_memory_inst.xpm_memory_base_inst.config_drc  0
Time: 1 ps  Iteration: 0  Process: /lab3_ddr_tb/axi_bram/U0/gint_inst/xpm_tdpram_mem_gen/xpm_memory_inst/xpm_memory_base_inst/Initial270_1225  File: /wrk/2018.1/nightly/2018_04_04_2188600/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv
INFO: [USF-XSim-96] XSim completed. Design snapshot 'lab3_ddr_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 20us
launch_simulation: Time (s): cpu = 00:00:07 ; elapsed = 00:01:00 . Memory (MB): peak = 1151.441 ; gain = 31.633
run all
run: Time (s): cpu = 00:00:03 ; elapsed = 00:00:07 . Memory (MB): peak = 1151.441 ; gain = 0.000
current_wave_config {Untitled 2}
Untitled 2
add_wave {{/lab3_ddr_tb/u_e203_soc_top/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_lab3_ddr_ctrl}} 
run all
WARNING: [Simulator 45-29] Cannot open source file /wrk/2018.1/nightly/2018_04_04_2188600/packages/customer/vivado/data/ip/xilinx/axi_bram_ctrl_v4_0/hdl/axi_bram_ctrl_v4_0_rfs.vhd: file does not exist.
relaunch_sim
INFO: [Common 17-41] Interrupt caught. Command should exit soon.
suspend_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 1151.453 ; gain = 0.012
INFO: [Common 17-344] 'suspend_sim' was cancelled
INFO: [Common 17-17] undo 'relaunch_sim'
INFO: [Common 17-17] undo 'relaunch_sim'
INFO: [Common 17-344] 'relaunch_sim' was cancelled
relaunch_sim
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/vivado/35T_lab3/project/project_1.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'F:/software/xilinx/Vivado/2018.1/data/xsim/ip/xsim_ip.ini' copied to run dir:'D:/vivado/35T_lab3/project/project_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'lab3_ddr_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/vivado/35T_lab3/project/project_1.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj lab3_ddr_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/35T_lab3/project/project_1.srcs/sources_1/new/axi_wrapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module axi_wrapper
INFO: [VRFC 10-2458] undeclared symbol awid, assumed default net type wire [D:/vivado/35T_lab3/project/project_1.srcs/sources_1/new/axi_wrapper.v:479]
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/35T_lab3/project/project_1.srcs/sources_1/imports/rtl/core/e203_biu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module e203_biu
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/35T_lab3/project/project_1.srcs/sources_1/imports/rtl/core/e203_clk_ctrl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module e203_clk_ctrl
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/35T_lab3/project/project_1.srcs/sources_1/imports/rtl/core/e203_clkgate.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module e203_clkgate
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/35T_lab3/project/project_1.srcs/sources_1/imports/rtl/core/e203_core.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module e203_core
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/35T_lab3/project/project_1.srcs/sources_1/imports/rtl/core/e203_cpu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module e203_cpu
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/35T_lab3/project/project_1.srcs/sources_1/imports/rtl/core/e203_cpu_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module e203_cpu_top
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/35T_lab3/project/project_1.srcs/sources_1/imports/rtl/core/e203_dtcm_ram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module e203_dtcm_ram
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/35T_lab3/project/project_1.srcs/sources_1/imports/rtl/core/e203_extend_csr.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module e203_extend_csr
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/35T_lab3/project/project_1.srcs/sources_1/imports/rtl/core/e203_exu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module e203_exu
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/35T_lab3/project/project_1.srcs/sources_1/imports/rtl/core/e203_exu_alu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module e203_exu_alu
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/35T_lab3/project/project_1.srcs/sources_1/imports/rtl/core/e203_exu_alu_bjp.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module e203_exu_alu_bjp
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/35T_lab3/project/project_1.srcs/sources_1/imports/rtl/core/e203_exu_alu_csrctrl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module e203_exu_alu_csrctrl
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/35T_lab3/project/project_1.srcs/sources_1/imports/rtl/core/e203_exu_alu_dpath.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module e203_exu_alu_dpath
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/35T_lab3/project/project_1.srcs/sources_1/imports/rtl/core/e203_exu_alu_lsuagu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module e203_exu_alu_lsuagu
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/35T_lab3/project/project_1.srcs/sources_1/imports/rtl/core/e203_exu_alu_muldiv.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module e203_exu_alu_muldiv
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/35T_lab3/project/project_1.srcs/sources_1/imports/rtl/core/e203_exu_alu_rglr.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module e203_exu_alu_rglr
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/35T_lab3/project/project_1.srcs/sources_1/imports/rtl/core/e203_exu_branchslv.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module e203_exu_branchslv
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/35T_lab3/project/project_1.srcs/sources_1/imports/rtl/core/e203_exu_commit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module e203_exu_commit
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/35T_lab3/project/project_1.srcs/sources_1/imports/rtl/core/e203_exu_csr.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module e203_exu_csr
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/35T_lab3/project/project_1.srcs/sources_1/imports/rtl/core/e203_exu_decode.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module e203_exu_decode
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/35T_lab3/project/project_1.srcs/sources_1/imports/rtl/core/e203_exu_disp.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module e203_exu_disp
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/35T_lab3/project/project_1.srcs/sources_1/imports/rtl/core/e203_exu_excp.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module e203_exu_excp
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/35T_lab3/project/project_1.srcs/sources_1/imports/rtl/core/e203_exu_longpwbck.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module e203_exu_longpwbck
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/35T_lab3/project/project_1.srcs/sources_1/imports/rtl/core/e203_exu_oitf.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module e203_exu_oitf
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/35T_lab3/project/project_1.srcs/sources_1/imports/rtl/core/e203_exu_regfile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module e203_exu_regfile
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/35T_lab3/project/project_1.srcs/sources_1/imports/rtl/core/e203_exu_wbck.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module e203_exu_wbck
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/35T_lab3/project/project_1.srcs/sources_1/imports/rtl/core/e203_ifu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module e203_ifu
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/35T_lab3/project/project_1.srcs/sources_1/imports/rtl/core/e203_ifu_ifetch.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module e203_ifu_ifetch
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/35T_lab3/project/project_1.srcs/sources_1/imports/rtl/core/e203_ifu_ift2icb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module e203_ifu_ift2icb
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/35T_lab3/project/project_1.srcs/sources_1/imports/rtl/core/e203_ifu_litebpu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module e203_ifu_litebpu
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/35T_lab3/project/project_1.srcs/sources_1/imports/rtl/core/e203_ifu_minidec.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module e203_ifu_minidec
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/35T_lab3/project/project_1.srcs/sources_1/imports/rtl/core/e203_irq_sync.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module e203_irq_sync
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/35T_lab3/project/project_1.srcs/sources_1/imports/rtl/core/e203_itcm_ctrl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module e203_itcm_ctrl
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/35T_lab3/project/project_1.srcs/sources_1/imports/rtl/core/e203_itcm_ram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module e203_itcm_ram
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/35T_lab3/project/project_1.srcs/sources_1/imports/rtl/core/e203_lsu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module e203_lsu
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/35T_lab3/project/project_1.srcs/sources_1/imports/rtl/core/e203_lsu_ctrl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module e203_lsu_ctrl
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/35T_lab3/project/project_1.srcs/sources_1/imports/rtl/core/e203_reset_ctrl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module e203_reset_ctrl
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/35T_lab3/project/project_1.srcs/sources_1/imports/rtl/soc/e203_soc_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module e203_soc_top
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/35T_lab3/project/project_1.srcs/sources_1/imports/rtl/core/e203_srams.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module e203_srams
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/35T_lab3/project/project_1.srcs/sources_1/imports/rtl/subsys/e203_subsys_clint.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module e203_subsys_clint
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/35T_lab3/project/project_1.srcs/sources_1/imports/rtl/subsys/e203_subsys_gfcm.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module e203_subsys_gfcm
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/35T_lab3/project/project_1.srcs/sources_1/imports/rtl/subsys/e203_subsys_hclkgen.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module e203_subsys_hclkgen
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/35T_lab3/project/project_1.srcs/sources_1/imports/rtl/subsys/e203_subsys_hclkgen_rstsync.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module e203_subsys_hclkgen_rstsync
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/35T_lab3/project/project_1.srcs/sources_1/imports/rtl/subsys/e203_subsys_main.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module e203_subsys_main
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/35T_lab3/project/project_1.srcs/sources_1/imports/rtl/subsys/e203_subsys_mems.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module e203_subsys_mems
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/35T_lab3/project/project_1.srcs/sources_1/imports/rtl/subsys/e203_subsys_perips.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module e203_subsys_perips
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/35T_lab3/project/project_1.srcs/sources_1/imports/rtl/subsys/e203_subsys_plic.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module e203_subsys_plic
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/35T_lab3/project/project_1.srcs/sources_1/imports/rtl/subsys/e203_subsys_pll.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module e203_subsys_pll
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/35T_lab3/project/project_1.srcs/sources_1/imports/rtl/subsys/e203_subsys_pllclkdiv.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module e203_subsys_pllclkdiv
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/35T_lab3/project/project_1.srcs/sources_1/imports/rtl/subsys/e203_subsys_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module e203_subsys_top
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/35T_lab3/project/project_1.srcs/sources_1/imports/rtl/perips/i2c_master_bit_ctrl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module i2c_master_bit_ctrl
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/35T_lab3/project/project_1.srcs/sources_1/imports/rtl/perips/i2c_master_byte_ctrl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module i2c_master_byte_ctrl
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/35T_lab3/project/project_1.srcs/sources_1/imports/rtl/perips/i2c_master_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module i2c_master_top
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/35T_lab3/project/project_1.srcs/sources_1/new/lab3_ddr_ctrl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module lab3_ddr_ctrl
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/35T_lab3/project/project_1.srcs/sources_1/imports/rtl/general/sirv_1cyc_sram_ctrl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sirv_1cyc_sram_ctrl
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/35T_lab3/project/project_1.srcs/sources_1/imports/rtl/perips/sirv_AsyncResetReg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sirv_AsyncResetReg
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/35T_lab3/project/project_1.srcs/sources_1/imports/rtl/perips/sirv_AsyncResetRegVec.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sirv_AsyncResetRegVec
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/35T_lab3/project/project_1.srcs/sources_1/imports/rtl/perips/sirv_AsyncResetRegVec_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sirv_AsyncResetRegVec_1
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/35T_lab3/project/project_1.srcs/sources_1/imports/rtl/perips/sirv_AsyncResetRegVec_129.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sirv_AsyncResetRegVec_129
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/35T_lab3/project/project_1.srcs/sources_1/imports/rtl/perips/sirv_AsyncResetRegVec_36.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sirv_AsyncResetRegVec_36
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/35T_lab3/project/project_1.srcs/sources_1/imports/rtl/perips/sirv_AsyncResetRegVec_67.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sirv_AsyncResetRegVec_67
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/35T_lab3/project/project_1.srcs/sources_1/imports/rtl/perips/sirv_DeglitchShiftRegister.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sirv_DeglitchShiftRegister
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/35T_lab3/project/project_1.srcs/sources_1/imports/rtl/perips/sirv_LevelGateway.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sirv_LevelGateway
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/35T_lab3/project/project_1.srcs/sources_1/imports/rtl/perips/sirv_ResetCatchAndSync.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sirv_ResetCatchAndSync
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/35T_lab3/project/project_1.srcs/sources_1/imports/rtl/perips/sirv_ResetCatchAndSync_2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sirv_ResetCatchAndSync_2
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/35T_lab3/project/project_1.srcs/sources_1/imports/rtl/perips/sirv_aon.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sirv_aon
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/35T_lab3/project/project_1.srcs/sources_1/imports/rtl/perips/sirv_aon_lclkgen_regs.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sirv_aon_lclkgen_regs
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/35T_lab3/project/project_1.srcs/sources_1/imports/rtl/perips/sirv_aon_porrst.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sirv_aon_porrst
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/35T_lab3/project/project_1.srcs/sources_1/imports/rtl/perips/sirv_aon_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sirv_aon_top
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/35T_lab3/project/project_1.srcs/sources_1/imports/rtl/perips/sirv_aon_wrapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sirv_aon_wrapper
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/35T_lab3/project/project_1.srcs/sources_1/imports/rtl/perips/sirv_clint.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sirv_clint
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/35T_lab3/project/project_1.srcs/sources_1/imports/rtl/perips/sirv_clint_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sirv_clint_top
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/35T_lab3/project/project_1.srcs/sources_1/imports/rtl/debug/sirv_debug_csr.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sirv_debug_csr
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/35T_lab3/project/project_1.srcs/sources_1/imports/rtl/debug/sirv_debug_module.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sirv_debug_module
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/35T_lab3/project/project_1.srcs/sources_1/imports/rtl/debug/sirv_debug_ram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sirv_debug_ram
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/35T_lab3/project/project_1.srcs/sources_1/imports/rtl/debug/sirv_debug_rom.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sirv_debug_rom
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/35T_lab3/project/project_1.srcs/sources_1/imports/rtl/perips/sirv_expl_apb_slv.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sirv_expl_apb_slv
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/35T_lab3/project/project_1.srcs/sources_1/imports/rtl/perips/sirv_expl_axi_slv.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sirv_expl_axi_slv
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/35T_lab3/project/project_1.srcs/sources_1/imports/rtl/perips/sirv_flash_qspi.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sirv_flash_qspi
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/35T_lab3/project/project_1.srcs/sources_1/imports/rtl/perips/sirv_flash_qspi_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sirv_flash_qspi_top
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/35T_lab3/project/project_1.srcs/sources_1/imports/rtl/general/sirv_gnrl_bufs.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sirv_gnrl_pipe_stage
INFO: [VRFC 10-311] analyzing module sirv_gnrl_sync
INFO: [VRFC 10-311] analyzing module sirv_gnrl_cdc_rx
INFO: [VRFC 10-311] analyzing module sirv_gnrl_cdc_tx
INFO: [VRFC 10-311] analyzing module sirv_gnrl_bypbuf
INFO: [VRFC 10-311] analyzing module sirv_gnrl_fifo
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/35T_lab3/project/project_1.srcs/sources_1/imports/rtl/general/sirv_gnrl_dffs.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sirv_gnrl_dfflrs
INFO: [VRFC 10-311] analyzing module sirv_gnrl_dfflr
INFO: [VRFC 10-311] analyzing module sirv_gnrl_dffl
INFO: [VRFC 10-311] analyzing module sirv_gnrl_dffrs
INFO: [VRFC 10-311] analyzing module sirv_gnrl_dffr
INFO: [VRFC 10-311] analyzing module sirv_gnrl_ltch
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/35T_lab3/project/project_1.srcs/sources_1/imports/rtl/general/sirv_gnrl_icbs.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sirv_gnrl_icb_arbt
INFO: [VRFC 10-311] analyzing module sirv_gnrl_icb_buffer
INFO: [VRFC 10-311] analyzing module sirv_gnrl_icb_n2w
INFO: [VRFC 10-311] analyzing module sirv_gnrl_icb_splt
INFO: [VRFC 10-311] analyzing module sirv_gnrl_icb2axi
INFO: [VRFC 10-311] analyzing module sirv_gnrl_icb32towishb8
INFO: [VRFC 10-311] analyzing module sirv_gnrl_icb2apb
INFO: [VRFC 10-311] analyzing module sirv_gnrl_axi_buffer
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/35T_lab3/project/project_1.srcs/sources_1/imports/rtl/general/sirv_gnrl_ram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sirv_gnrl_ram
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/35T_lab3/project/project_1.srcs/sources_1/imports/rtl/perips/sirv_gpio.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sirv_gpio
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/35T_lab3/project/project_1.srcs/sources_1/imports/rtl/perips/sirv_gpio_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sirv_gpio_top
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/35T_lab3/project/project_1.srcs/sources_1/imports/rtl/perips/sirv_hclkgen_regs.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sirv_hclkgen_regs
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/35T_lab3/project/project_1.srcs/sources_1/imports/rtl/fab/sirv_icb1to16_bus.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sirv_icb1to16_bus
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/35T_lab3/project/project_1.srcs/sources_1/imports/rtl/fab/sirv_icb1to2_bus.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sirv_icb1to2_bus
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/35T_lab3/project/project_1.srcs/sources_1/imports/rtl/fab/sirv_icb1to8_bus.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sirv_icb1to8_bus
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/35T_lab3/project/project_1.srcs/sources_1/imports/rtl/debug/sirv_jtag_dtm.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sirv_jtag_dtm
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/35T_lab3/project/project_1.srcs/sources_1/imports/rtl/perips/sirv_jtaggpioport.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sirv_jtaggpioport
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/35T_lab3/project/project_1.srcs/sources_1/imports/rtl/mems/sirv_mrom.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sirv_mrom
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/35T_lab3/project/project_1.srcs/sources_1/imports/rtl/mems/sirv_mrom_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sirv_mrom_top
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/35T_lab3/project/project_1.srcs/sources_1/imports/rtl/perips/sirv_otp_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sirv_otp_top
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/35T_lab3/project/project_1.srcs/sources_1/imports/rtl/perips/sirv_plic_man.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sirv_plic_man
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/35T_lab3/project/project_1.srcs/sources_1/imports/rtl/perips/sirv_plic_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sirv_plic_top
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/35T_lab3/project/project_1.srcs/sources_1/imports/rtl/perips/sirv_pmu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sirv_pmu
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/35T_lab3/project/project_1.srcs/sources_1/imports/rtl/perips/sirv_pmu_core.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sirv_pmu_core
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/35T_lab3/project/project_1.srcs/sources_1/imports/rtl/perips/sirv_pwm16.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sirv_pwm16
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/35T_lab3/project/project_1.srcs/sources_1/imports/rtl/perips/sirv_pwm16_core.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sirv_pwm16_core
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/35T_lab3/project/project_1.srcs/sources_1/imports/rtl/perips/sirv_pwm16_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sirv_pwm16_top
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/35T_lab3/project/project_1.srcs/sources_1/imports/rtl/perips/sirv_pwm8.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sirv_pwm8
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/35T_lab3/project/project_1.srcs/sources_1/imports/rtl/perips/sirv_pwm8_core.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sirv_pwm8_core
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/35T_lab3/project/project_1.srcs/sources_1/imports/rtl/perips/sirv_pwm8_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sirv_pwm8_top
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/35T_lab3/project/project_1.srcs/sources_1/imports/rtl/perips/sirv_pwmgpioport.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sirv_pwmgpioport
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/35T_lab3/project/project_1.srcs/sources_1/imports/rtl/perips/sirv_qspi_1cs.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sirv_qspi_1cs
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/35T_lab3/project/project_1.srcs/sources_1/imports/rtl/perips/sirv_qspi_1cs_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sirv_qspi_1cs_top
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/35T_lab3/project/project_1.srcs/sources_1/imports/rtl/perips/sirv_qspi_4cs.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sirv_qspi_4cs
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/35T_lab3/project/project_1.srcs/sources_1/imports/rtl/perips/sirv_qspi_4cs_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sirv_qspi_4cs_top
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/35T_lab3/project/project_1.srcs/sources_1/imports/rtl/perips/sirv_qspi_arbiter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sirv_qspi_arbiter
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/35T_lab3/project/project_1.srcs/sources_1/imports/rtl/perips/sirv_qspi_fifo.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sirv_qspi_fifo
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/35T_lab3/project/project_1.srcs/sources_1/imports/rtl/perips/sirv_qspi_media.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sirv_qspi_media
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/35T_lab3/project/project_1.srcs/sources_1/imports/rtl/perips/sirv_qspi_media_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sirv_qspi_media_1
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/35T_lab3/project/project_1.srcs/sources_1/imports/rtl/perips/sirv_qspi_media_2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sirv_qspi_media_2
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/35T_lab3/project/project_1.srcs/sources_1/imports/rtl/perips/sirv_qspi_physical.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sirv_qspi_physical
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/35T_lab3/project/project_1.srcs/sources_1/imports/rtl/perips/sirv_qspi_physical_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sirv_qspi_physical_1
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/35T_lab3/project/project_1.srcs/sources_1/imports/rtl/perips/sirv_qspi_physical_2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sirv_qspi_physical_2
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/35T_lab3/project/project_1.srcs/sources_1/imports/rtl/perips/sirv_queue.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sirv_queue
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/35T_lab3/project/project_1.srcs/sources_1/imports/rtl/perips/sirv_queue_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sirv_queue_1
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/35T_lab3/project/project_1.srcs/sources_1/imports/rtl/perips/sirv_repeater_6.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sirv_repeater_6
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/35T_lab3/project/project_1.srcs/sources_1/imports/rtl/perips/sirv_rtc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sirv_rtc
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/35T_lab3/project/project_1.srcs/sources_1/imports/rtl/general/sirv_sim_ram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sirv_sim_ram
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/35T_lab3/project/project_1.srcs/sources_1/imports/rtl/perips/sirv_spi_flashmap.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sirv_qspi_flashmap
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/35T_lab3/project/project_1.srcs/sources_1/imports/rtl/perips/sirv_spigpioport.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sirv_spigpioport
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/35T_lab3/project/project_1.srcs/sources_1/imports/rtl/perips/sirv_spigpioport_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sirv_spigpioport_1
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/35T_lab3/project/project_1.srcs/sources_1/imports/rtl/perips/sirv_spigpioport_2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sirv_spigpioport_2
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/35T_lab3/project/project_1.srcs/sources_1/imports/rtl/general/sirv_sram_icb_ctrl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sirv_sram_icb_ctrl
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/35T_lab3/project/project_1.srcs/sources_1/imports/rtl/perips/sirv_tl_repeater_5.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sirv_tl_repeater_5
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/35T_lab3/project/project_1.srcs/sources_1/imports/rtl/perips/sirv_tlfragmenter_qspi_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sirv_tlfragmenter_qspi_1
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/35T_lab3/project/project_1.srcs/sources_1/imports/rtl/perips/sirv_tlwidthwidget_qspi.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sirv_tlwidthwidget_qspi
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/35T_lab3/project/project_1.srcs/sources_1/imports/rtl/perips/sirv_uart.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sirv_uart
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/35T_lab3/project/project_1.srcs/sources_1/imports/rtl/perips/sirv_uart_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sirv_uart_top
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/35T_lab3/project/project_1.srcs/sources_1/imports/rtl/perips/sirv_uartgpioport.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sirv_uartgpioport
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/35T_lab3/project/project_1.srcs/sources_1/imports/rtl/perips/sirv_uartrx.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sirv_uartrx
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/35T_lab3/project/project_1.srcs/sources_1/imports/rtl/perips/sirv_uarttx.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sirv_uarttx
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/35T_lab3/project/project_1.srcs/sources_1/imports/rtl/perips/sirv_wdog.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sirv_wdog
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/35T_lab3/project/project_1.srcs/sim_1/new/lab3_ddr_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module lab3_ddr_tb
"xvhdl --incr --relax -prj lab3_ddr_tb_vhdl.prj"
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:17 . Memory (MB): peak = 1156.742 ; gain = 0.000
INFO: [USF-XSim-69] 'compile' step finished in '18' seconds
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:23 . Memory (MB): peak = 1156.742 ; gain = 5.289
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/vivado/35T_lab3/project/project_1.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/vivado/35T_lab3/project/project_1.sim/sim_1/behav/xsim'
Vivado Simulator 2018.1
Copyright 1986-1999, 2001-2017 Xilinx, Inc. All Rights Reserved.
Running: F:/software/xilinx/Vivado/2018.1/bin/unwrapped/win64.o/xelab.exe -wto c791423ef94145f2bff069b8ae028558 --incr --debug typical --relax --mt 2 -L blk_mem_gen_v8_3_6 -L axi_bram_ctrl_v4_0_14 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot lab3_ddr_tb_behav xil_defaultlib.lab3_ddr_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 21 differs from formal bit length 20 for port addr [D:/vivado/35T_lab3/project/project_1.srcs/sources_1/new/lab3_ddr_ctrl.v:534]
WARNING: [VRFC 10-278] actual bit length 1 differs from formal bit length 2 for port axi_wlock [D:/vivado/35T_lab3/project/project_1.srcs/sources_1/new/lab3_ddr_ctrl.v:563]
WARNING: [VRFC 10-278] actual bit length 1 differs from formal bit length 2 for port axi_rlock [D:/vivado/35T_lab3/project/project_1.srcs/sources_1/new/lab3_ddr_ctrl.v:586]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package ieee.std_logic_arith
Compiling package xpm.vcomponents
Compiling package axi_bram_ctrl_v4_0_14.axi_bram_ctrl_funcs
Compiling package ieee.vital_timing
Compiling package ieee.vital_primitives
Compiling package unisim.vpkg
Compiling package unisim.vcomponents
Compiling module xil_defaultlib.sirv_AsyncResetReg
Compiling module xil_defaultlib.sirv_AsyncResetRegVec_129
Compiling module xil_defaultlib.sirv_ResetCatchAndSync_2
Compiling module xil_defaultlib.e203_subsys_pll
Compiling module xil_defaultlib.e203_subsys_hclkgen_rstsync
Compiling module xil_defaultlib.sirv_gnrl_dfflr(DW=6)
Compiling module xil_defaultlib.sirv_gnrl_dfflr(DW=1)
Compiling module xil_defaultlib.e203_clkgate
Compiling module xil_defaultlib.e203_subsys_pllclkdiv
Compiling module xil_defaultlib.e203_subsys_gfcm
Compiling module xil_defaultlib.e203_subsys_hclkgen
Compiling module xil_defaultlib.e203_reset_ctrl_default
Compiling module xil_defaultlib.sirv_gnrl_dffr(DW=1)
Compiling module xil_defaultlib.e203_clk_ctrl
Compiling module xil_defaultlib.sirv_gnrl_sync(DW=1)
Compiling module xil_defaultlib.e203_irq_sync_default
Compiling module xil_defaultlib.e203_extend_csr
Compiling module xil_defaultlib.sirv_gnrl_dffrs(DW=1)
Compiling module xil_defaultlib.sirv_gnrl_dfflr(DW=16)
Compiling module xil_defaultlib.sirv_gnrl_dfflr(DW=5)
Compiling module xil_defaultlib.sirv_gnrl_dfflr
Compiling module xil_defaultlib.e203_exu_decode
Compiling module xil_defaultlib.e203_ifu_minidec
Compiling module xil_defaultlib.e203_ifu_litebpu
Compiling module xil_defaultlib.e203_ifu_ifetch
Compiling module xil_defaultlib.sirv_gnrl_dfflrs(DW=1)
Compiling module xil_defaultlib.sirv_gnrl_dffl(DW=33)
Compiling module xil_defaultlib.sirv_gnrl_fifo(CUT_READY=1,DP=1,...
Compiling module xil_defaultlib.sirv_gnrl_bypbuf(DP=1,DW=33)
Compiling module xil_defaultlib.sirv_gnrl_dfflr(DW=2)
Compiling module xil_defaultlib.sirv_gnrl_dffl(DW=2)
Compiling module xil_defaultlib.sirv_gnrl_dffl(DW=16)
Compiling module xil_defaultlib.e203_ifu_ift2icb
Compiling module xil_defaultlib.e203_ifu
Compiling module xil_defaultlib.sirv_gnrl_dffl
Compiling module xil_defaultlib.e203_exu_regfile_default
Compiling module xil_defaultlib.e203_exu_disp
Compiling module xil_defaultlib.sirv_gnrl_dffl(DW=5)
Compiling module xil_defaultlib.sirv_gnrl_dffl(DW=1)
Compiling module xil_defaultlib.e203_exu_oitf_default
Compiling module xil_defaultlib.e203_exu_alu_csrctrl
Compiling module xil_defaultlib.e203_exu_alu_bjp
Compiling module xil_defaultlib.sirv_gnrl_dfflr(DW=4)
Compiling module xil_defaultlib.e203_exu_alu_lsuagu
Compiling module xil_defaultlib.e203_exu_alu_rglr
Compiling module xil_defaultlib.sirv_gnrl_dfflr(DW=3)
Compiling module xil_defaultlib.e203_exu_alu_muldiv
Compiling module xil_defaultlib.e203_exu_alu_dpath
Compiling module xil_defaultlib.e203_exu_alu
Compiling module xil_defaultlib.e203_exu_longpwbck
Compiling module xil_defaultlib.e203_exu_wbck
Compiling module xil_defaultlib.e203_exu_branchslv
Compiling module xil_defaultlib.e203_exu_excp
Compiling module xil_defaultlib.e203_exu_commit
Compiling module xil_defaultlib.e203_exu_csr
Compiling module xil_defaultlib.e203_exu
Compiling module xil_defaultlib.sirv_gnrl_pipe_stage(DW=1)
Compiling module xil_defaultlib.sirv_gnrl_icb_arbt(DW=32,USR_W=3...
Compiling module xil_defaultlib.sirv_gnrl_dffl(DW=44)
Compiling module xil_defaultlib.sirv_gnrl_pipe_stage(DW=44)
Compiling module xil_defaultlib.e203_lsu_ctrl_default
Compiling module xil_defaultlib.e203_lsu
Compiling module xil_defaultlib.sirv_gnrl_pipe_stage(CUT_READY=1...
Compiling module xil_defaultlib.sirv_gnrl_icb_arbt(DW=32,FIFO_CU...
Compiling module xil_defaultlib.sirv_gnrl_dffl(DW=78)
Compiling module xil_defaultlib.sirv_gnrl_fifo(CUT_READY=1,DP=1,...
Compiling module xil_defaultlib.sirv_gnrl_dffl(DW=35)
Compiling module xil_defaultlib.sirv_gnrl_fifo(CUT_READY=1,DP=1,...
Compiling module xil_defaultlib.sirv_gnrl_icb_buffer(CMD_CUT_REA...
Compiling module xil_defaultlib.sirv_gnrl_dffl(DW=6)
Compiling module xil_defaultlib.sirv_gnrl_pipe_stage(CUT_READY=1...
Compiling module xil_defaultlib.sirv_gnrl_icb_splt(DW=32,FIFO_OU...
Compiling module xil_defaultlib.e203_biu_default
Compiling module xil_defaultlib.e203_core
Compiling module xil_defaultlib.sirv_gnrl_icb_n2w(AW=16,FIFO_OUT...
Compiling module xil_defaultlib.sirv_gnrl_icb_arbt(AW=16,ARBT_NU...
Compiling module xil_defaultlib.sirv_gnrl_dffl(DW=91)
Compiling module xil_defaultlib.sirv_gnrl_fifo(CUT_READY=1,DP=1,...
Compiling module xil_defaultlib.sirv_gnrl_bypbuf(DP=1,DW=91)
Compiling module xil_defaultlib.sirv_gnrl_pipe_stage(DW=2)
Compiling module xil_defaultlib.sirv_1cyc_sram_ctrl(DW=64,MW=8,A...
Compiling module xil_defaultlib.sirv_sram_icb_ctrl(DW=64,MW=8,AW...
Compiling module xil_defaultlib.e203_itcm_ctrl
Compiling module xil_defaultlib.axi_wrapper(C_AXI_ADDR_WIDTH=20,...
Compiling module xil_defaultlib.lab3_ddr_ctrl
Compiling module xil_defaultlib.e203_cpu
Compiling module xil_defaultlib.sirv_sim_ram(DP=8192,FORCE_X2ZER...
Compiling module xil_defaultlib.sirv_gnrl_ram(DP=8192,DW=64,FORC...
Compiling module xil_defaultlib.e203_itcm_ram
Compiling module xil_defaultlib.sirv_sim_ram(DP=16384,FORCE_X2ZE...
Compiling module xil_defaultlib.sirv_gnrl_ram(DP=16384,FORCE_X2Z...
Compiling module xil_defaultlib.e203_dtcm_ram
Compiling module xil_defaultlib.e203_srams
Compiling module xil_defaultlib.e203_cpu_top
Compiling module xil_defaultlib.sirv_gnrl_dffr(DW=53)
Compiling module xil_defaultlib.sirv_gnrl_dffr(DW=6)
Compiling module xil_defaultlib.sirv_gnrl_dffr(DW=3)
Compiling module xil_defaultlib.sirv_LevelGateway
Compiling module xil_defaultlib.sirv_gnrl_pipe_stage(CUT_READY=1...
Compiling module xil_defaultlib.sirv_plic_man(PLIC_IRQ_NUM=53,PL...
Compiling module xil_defaultlib.sirv_plic_top
Compiling module xil_defaultlib.e203_subsys_plic
Compiling module xil_defaultlib.sirv_clint
Compiling module xil_defaultlib.sirv_clint_top
Compiling module xil_defaultlib.e203_subsys_clint
Compiling module xil_defaultlib.sirv_gnrl_fifo(CUT_READY=1,DP=2,...
Compiling module xil_defaultlib.sirv_gnrl_fifo(CUT_READY=1,DP=2,...
Compiling module xil_defaultlib.sirv_gnrl_icb_buffer(CMD_CUT_REA...
Compiling module xil_defaultlib.sirv_gnrl_dffl(DW=17)
Compiling module xil_defaultlib.sirv_gnrl_pipe_stage(CUT_READY=1...
Compiling module xil_defaultlib.sirv_gnrl_icb_splt(DW=32,FIFO_OU...
Compiling module xil_defaultlib.sirv_icb1to16_bus(ICB_FIFO_DP=2,...
Compiling module xil_defaultlib.sirv_otp_top
Compiling module xil_defaultlib.sirv_AsyncResetRegVec_67
Compiling module xil_defaultlib.sirv_gpio
Compiling module xil_defaultlib.sirv_gpio_top
Compiling module xil_defaultlib.sirv_uarttx
Compiling module xil_defaultlib.sirv_queue_1
Compiling module xil_defaultlib.sirv_uartrx
Compiling module xil_defaultlib.sirv_uart
Compiling module xil_defaultlib.sirv_uart_top
Compiling module xil_defaultlib.sirv_tl_repeater_5
Compiling module xil_defaultlib.sirv_tlwidthwidget_qspi
Compiling module xil_defaultlib.sirv_repeater_6
Compiling module xil_defaultlib.sirv_tlfragmenter_qspi_1
Compiling module xil_defaultlib.sirv_qspi_fifo
Compiling module xil_defaultlib.sirv_qspi_physical
Compiling module xil_defaultlib.sirv_qspi_media
Compiling module xil_defaultlib.sirv_qspi_flashmap
Compiling module xil_defaultlib.sirv_qspi_arbiter
Compiling module xil_defaultlib.sirv_flash_qspi
Compiling module xil_defaultlib.sirv_flash_qspi_top
Compiling module xil_defaultlib.sirv_pwm8_core
Compiling module xil_defaultlib.sirv_pwm8
Compiling module xil_defaultlib.sirv_pwm8_top
Compiling module xil_defaultlib.sirv_qspi_physical_1
Compiling module xil_defaultlib.sirv_qspi_media_1
Compiling module xil_defaultlib.sirv_qspi_4cs
Compiling module xil_defaultlib.sirv_qspi_4cs_top
Compiling module xil_defaultlib.sirv_pwm16_core
Compiling module xil_defaultlib.sirv_pwm16
Compiling module xil_defaultlib.sirv_pwm16_top
Compiling module xil_defaultlib.sirv_qspi_physical_2
Compiling module xil_defaultlib.sirv_qspi_media_2
Compiling module xil_defaultlib.sirv_qspi_1cs
Compiling module xil_defaultlib.sirv_qspi_1cs_top
Compiling module xil_defaultlib.sirv_uartgpioport
Compiling module xil_defaultlib.sirv_pwmgpioport
Compiling module xil_defaultlib.sirv_spigpioport
Compiling module xil_defaultlib.sirv_spigpioport_1
Compiling module xil_defaultlib.sirv_spigpioport_2
Compiling module xil_defaultlib.sirv_gnrl_dfflr(DW=65)
Compiling module xil_defaultlib.sirv_gnrl_cdc_tx(DW=65)
Compiling module xil_defaultlib.sirv_gnrl_dfflr(DW=33)
Compiling module xil_defaultlib.sirv_gnrl_cdc_rx(DW=33)
Compiling module xil_defaultlib.sirv_gnrl_fifo(CUT_READY=1,MSKO=...
Compiling module xil_defaultlib.sirv_gnrl_dffl(DW=50)
Compiling module xil_defaultlib.sirv_gnrl_fifo(CUT_READY=1,DP=2,...
Compiling module xil_defaultlib.sirv_gnrl_dffl(DW=37)
Compiling module xil_defaultlib.sirv_gnrl_fifo(CUT_READY=1,DP=2,...
Compiling module xil_defaultlib.sirv_gnrl_fifo(CUT_READY=1,DP=2,...
Compiling module xil_defaultlib.sirv_gnrl_axi_buffer(CHNL_FIFO_C...
Compiling module xil_defaultlib.sirv_gnrl_icb2axi(AXI_FIFO_DP=2,...
Compiling module xil_defaultlib.sirv_expl_axi_slv
Compiling module xil_defaultlib.sirv_gnrl_fifo(CUT_READY=1,DP=1)
Compiling module xil_defaultlib.sirv_gnrl_icb2apb(DW=32)
Compiling module xil_defaultlib.sirv_expl_apb_slv
Compiling module xil_defaultlib.sirv_gnrl_icb32towishb8
Compiling module xil_defaultlib.i2c_master_bit_ctrl
Compiling module xil_defaultlib.i2c_master_byte_ctrl
Compiling module xil_defaultlib.i2c_master_top
Compiling module xil_defaultlib.sirv_hclkgen_regs
Compiling module xil_defaultlib.e203_subsys_perips
Compiling module xil_defaultlib.sirv_gnrl_dffl(DW=9)
Compiling module xil_defaultlib.sirv_gnrl_pipe_stage(CUT_READY=1...
Compiling module xil_defaultlib.sirv_gnrl_icb_splt(DW=32,FIFO_OU...
Compiling module xil_defaultlib.sirv_icb1to8_bus(ICB_FIFO_DP=2,O...
Compiling module xil_defaultlib.sirv_mrom
Compiling module xil_defaultlib.sirv_mrom_top
Compiling module xil_defaultlib.sirv_gnrl_fifo(CUT_READY=1,MSKO=...
Compiling module xil_defaultlib.sirv_gnrl_icb2axi(AXI_FIFO_DP=2,...
Compiling module xil_defaultlib.e203_subsys_mems
Compiling module xil_defaultlib.e203_subsys_main
Compiling module xil_defaultlib.sirv_AsyncResetRegVec_36
Compiling module xil_defaultlib.sirv_ResetCatchAndSync
Compiling module xil_defaultlib.sirv_jtaggpioport
Compiling module xil_defaultlib.sirv_debug_csr
Compiling module xil_defaultlib.sirv_gnrl_dfflr(DW=41)
Compiling module xil_defaultlib.sirv_gnrl_cdc_tx(DW=41)
Compiling module xil_defaultlib.sirv_gnrl_dfflr(DW=36)
Compiling module xil_defaultlib.sirv_gnrl_cdc_rx(DW=36)
Compiling module xil_defaultlib.sirv_jtag_dtm_default
Compiling module xil_defaultlib.sirv_gnrl_cdc_tx(DW=36)
Compiling module xil_defaultlib.sirv_gnrl_cdc_rx(DW=41)
Compiling module xil_defaultlib.sirv_debug_rom
Compiling module xil_defaultlib.sirv_debug_ram_default
Compiling module xil_defaultlib.sirv_debug_module_default
Compiling module xil_defaultlib.sirv_gnrl_cdc_tx
Compiling module xil_defaultlib.sirv_gnrl_cdc_rx(DW=65)
Compiling module xil_defaultlib.sirv_gnrl_fifo(CUT_READY=1,DP=0,...
Compiling module xil_defaultlib.sirv_gnrl_fifo(CUT_READY=1,DP=0,...
Compiling module xil_defaultlib.sirv_gnrl_icb_buffer(AW=15,CMD_C...
Compiling module xil_defaultlib.sirv_gnrl_pipe_stage(CUT_READY=1...
Compiling module xil_defaultlib.sirv_gnrl_icb_splt(AW=15,DW=32,F...
Compiling module xil_defaultlib.sirv_icb1to2_bus(AW=15,O0_BASE_A...
Compiling module xil_defaultlib.sirv_aon_lclkgen_regs
Compiling module xil_defaultlib.sirv_AsyncResetRegVec
Compiling module xil_defaultlib.sirv_rtc
Compiling module xil_defaultlib.sirv_pmu_core
Compiling module xil_defaultlib.sirv_AsyncResetRegVec_1
Compiling module xil_defaultlib.sirv_pmu
Compiling module xil_defaultlib.sirv_wdog
Compiling module xil_defaultlib.sirv_queue
Compiling module xil_defaultlib.sirv_aon
Compiling module xil_defaultlib.sirv_DeglitchShiftRegister
Compiling module xil_defaultlib.sirv_aon_porrst
Compiling module xil_defaultlib.sirv_aon_wrapper
Compiling module xil_defaultlib.sirv_aon_top
Compiling module xil_defaultlib.e203_subsys_top
Compiling module xil_defaultlib.e203_soc_top
Compiling architecture implementation of entity axi_bram_ctrl_v4_0_14.wrap_brst [\wrap_brst(c_axi_addr_width=20,c...]
Compiling architecture muxcy_v of entity unisim.MUXCY [muxcy_default]
Compiling architecture muxcy_l_v of entity unisim.MUXCY_L [muxcy_l_default]
Compiling architecture xorcy_v of entity unisim.XORCY [xorcy_default]
Compiling architecture srl16e_v of entity unisim.SRL16E [\SRL16E(0,15)\]
Compiling architecture fdre_v of entity unisim.FDRE [fdre_default]
Compiling architecture fdr_v of entity unisim.FDR [fdr_default]
Compiling architecture imp of entity axi_bram_ctrl_v4_0_14.SRL_FIFO [\SRL_FIFO(c_data_bits=4,c_depth=...]
Compiling architecture implementation of entity axi_bram_ctrl_v4_0_14.wr_chnl [\wr_chnl(c_axi_addr_width=20,c_s...]
Compiling architecture implementation of entity axi_bram_ctrl_v4_0_14.rd_chnl [\rd_chnl(c_axi_addr_width=20,c_s...]
Compiling architecture implementation of entity axi_bram_ctrl_v4_0_14.full_axi [\full_axi(c_s_axi_addr_width=20,...]
Compiling architecture implementation of entity axi_bram_ctrl_v4_0_14.axi_bram_ctrl_top [\axi_bram_ctrl_top(c_bram_addr_w...]
Compiling module xpm.xpm_memory_base(MEMORY_SIZE=8388...
Compiling module xpm.xpm_memory_tdpram(MEMORY_SIZE=83...
Compiling architecture implementation of entity axi_bram_ctrl_v4_0_14.axi_bram_ctrl [\axi_bram_ctrl(c_bram_inst_mode=...]
Compiling architecture axi_bram_ctrl_0_arch of entity xil_defaultlib.axi_bram_ctrl_0 [axi_bram_ctrl_0_default]
Compiling module xil_defaultlib.lab3_ddr_tb
WARNING: [XSIM 43-3373] "D:/vivado/35T_lab3/project/project_1.srcs/sim_1/new/lab3_ddr_tb.v" Line 249. System function $value$plusargs is used as system task. This system function should have a LHS e.g. x=$value$plusargs().
Compiling module xil_defaultlib.glbl
Built simulation snapshot lab3_ddr_tb_behav
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:25 . Memory (MB): peak = 1156.742 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '24' seconds
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:25 . Memory (MB): peak = 1156.742 ; gain = 0.000
Vivado Simulator 2018.1
Time resolution is 1 ps
!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!
TESTCASE=                                                                                                                                                                                                                                                                                      D:/rv32ui-p-lw.verilog
ITCM 0x00: 340510730001aa0d
ITCM 0x01: ff85051300002517
ITCM 0x02: 01f5222301e52023
ITCM 0x03: 040f416334202f73
ITCM 0x04: 4fa507ff02634fa1
ITCM 0x05: 0c634fad05ff0f63
ITCM 0x06: 0bff05634f8505ff
ITCM 0x07: 4f9d0dff00634f95
ITCM 0x16: 2f03f52505130000
ITCM 0x20: 2f8300052f03f065
Info: [XPM_MEMORY 20-2] MEMORY_INIT_FILE (none), MEMORY_INIT_PARAM together specify no memory initialization. Initial memory contents will be all 0's. lab3_ddr_tb.axi_bram.U0.gint_inst.xpm_tdpram_mem_gen.xpm_memory_inst.xpm_memory_base_inst.config_drc  0
Time: 1 ps  Iteration: 0  Process: /lab3_ddr_tb/axi_bram/U0/gint_inst/xpm_tdpram_mem_gen/xpm_memory_inst/xpm_memory_base_inst/Initial270_1225  File: /wrk/2018.1/nightly/2018_04_04_2188600/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv
relaunch_sim: Time (s): cpu = 00:00:03 ; elapsed = 00:00:52 . Memory (MB): peak = 1156.742 ; gain = 5.289
run all
run all
run: Time (s): cpu = 00:00:07 ; elapsed = 00:00:12 . Memory (MB): peak = 1156.742 ; gain = 0.000
relaunch_sim
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/vivado/35T_lab3/project/project_1.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'F:/software/xilinx/Vivado/2018.1/data/xsim/ip/xsim_ip.ini' copied to run dir:'D:/vivado/35T_lab3/project/project_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'lab3_ddr_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/vivado/35T_lab3/project/project_1.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj lab3_ddr_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/35T_lab3/project/project_1.srcs/sources_1/new/axi_wrapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module axi_wrapper
INFO: [VRFC 10-2458] undeclared symbol awid, assumed default net type wire [D:/vivado/35T_lab3/project/project_1.srcs/sources_1/new/axi_wrapper.v:479]
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/35T_lab3/project/project_1.srcs/sources_1/imports/rtl/core/e203_biu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module e203_biu
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/35T_lab3/project/project_1.srcs/sources_1/imports/rtl/core/e203_clk_ctrl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module e203_clk_ctrl
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/35T_lab3/project/project_1.srcs/sources_1/imports/rtl/core/e203_clkgate.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module e203_clkgate
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/35T_lab3/project/project_1.srcs/sources_1/imports/rtl/core/e203_core.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module e203_core
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/35T_lab3/project/project_1.srcs/sources_1/imports/rtl/core/e203_cpu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module e203_cpu
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/35T_lab3/project/project_1.srcs/sources_1/imports/rtl/core/e203_cpu_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module e203_cpu_top
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/35T_lab3/project/project_1.srcs/sources_1/imports/rtl/core/e203_dtcm_ram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module e203_dtcm_ram
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/35T_lab3/project/project_1.srcs/sources_1/imports/rtl/core/e203_extend_csr.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module e203_extend_csr
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/35T_lab3/project/project_1.srcs/sources_1/imports/rtl/core/e203_exu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module e203_exu
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/35T_lab3/project/project_1.srcs/sources_1/imports/rtl/core/e203_exu_alu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module e203_exu_alu
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/35T_lab3/project/project_1.srcs/sources_1/imports/rtl/core/e203_exu_alu_bjp.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module e203_exu_alu_bjp
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/35T_lab3/project/project_1.srcs/sources_1/imports/rtl/core/e203_exu_alu_csrctrl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module e203_exu_alu_csrctrl
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/35T_lab3/project/project_1.srcs/sources_1/imports/rtl/core/e203_exu_alu_dpath.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module e203_exu_alu_dpath
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/35T_lab3/project/project_1.srcs/sources_1/imports/rtl/core/e203_exu_alu_lsuagu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module e203_exu_alu_lsuagu
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/35T_lab3/project/project_1.srcs/sources_1/imports/rtl/core/e203_exu_alu_muldiv.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module e203_exu_alu_muldiv
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/35T_lab3/project/project_1.srcs/sources_1/imports/rtl/core/e203_exu_alu_rglr.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module e203_exu_alu_rglr
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/35T_lab3/project/project_1.srcs/sources_1/imports/rtl/core/e203_exu_branchslv.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module e203_exu_branchslv
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/35T_lab3/project/project_1.srcs/sources_1/imports/rtl/core/e203_exu_commit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module e203_exu_commit
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/35T_lab3/project/project_1.srcs/sources_1/imports/rtl/core/e203_exu_csr.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module e203_exu_csr
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/35T_lab3/project/project_1.srcs/sources_1/imports/rtl/core/e203_exu_decode.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module e203_exu_decode
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/35T_lab3/project/project_1.srcs/sources_1/imports/rtl/core/e203_exu_disp.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module e203_exu_disp
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/35T_lab3/project/project_1.srcs/sources_1/imports/rtl/core/e203_exu_excp.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module e203_exu_excp
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/35T_lab3/project/project_1.srcs/sources_1/imports/rtl/core/e203_exu_longpwbck.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module e203_exu_longpwbck
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/35T_lab3/project/project_1.srcs/sources_1/imports/rtl/core/e203_exu_oitf.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module e203_exu_oitf
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/35T_lab3/project/project_1.srcs/sources_1/imports/rtl/core/e203_exu_regfile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module e203_exu_regfile
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/35T_lab3/project/project_1.srcs/sources_1/imports/rtl/core/e203_exu_wbck.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module e203_exu_wbck
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/35T_lab3/project/project_1.srcs/sources_1/imports/rtl/core/e203_ifu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module e203_ifu
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/35T_lab3/project/project_1.srcs/sources_1/imports/rtl/core/e203_ifu_ifetch.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module e203_ifu_ifetch
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/35T_lab3/project/project_1.srcs/sources_1/imports/rtl/core/e203_ifu_ift2icb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module e203_ifu_ift2icb
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/35T_lab3/project/project_1.srcs/sources_1/imports/rtl/core/e203_ifu_litebpu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module e203_ifu_litebpu
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/35T_lab3/project/project_1.srcs/sources_1/imports/rtl/core/e203_ifu_minidec.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module e203_ifu_minidec
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/35T_lab3/project/project_1.srcs/sources_1/imports/rtl/core/e203_irq_sync.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module e203_irq_sync
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/35T_lab3/project/project_1.srcs/sources_1/imports/rtl/core/e203_itcm_ctrl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module e203_itcm_ctrl
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/35T_lab3/project/project_1.srcs/sources_1/imports/rtl/core/e203_itcm_ram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module e203_itcm_ram
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/35T_lab3/project/project_1.srcs/sources_1/imports/rtl/core/e203_lsu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module e203_lsu
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/35T_lab3/project/project_1.srcs/sources_1/imports/rtl/core/e203_lsu_ctrl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module e203_lsu_ctrl
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/35T_lab3/project/project_1.srcs/sources_1/imports/rtl/core/e203_reset_ctrl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module e203_reset_ctrl
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/35T_lab3/project/project_1.srcs/sources_1/imports/rtl/soc/e203_soc_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module e203_soc_top
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/35T_lab3/project/project_1.srcs/sources_1/imports/rtl/core/e203_srams.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module e203_srams
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/35T_lab3/project/project_1.srcs/sources_1/imports/rtl/subsys/e203_subsys_clint.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module e203_subsys_clint
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/35T_lab3/project/project_1.srcs/sources_1/imports/rtl/subsys/e203_subsys_gfcm.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module e203_subsys_gfcm
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/35T_lab3/project/project_1.srcs/sources_1/imports/rtl/subsys/e203_subsys_hclkgen.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module e203_subsys_hclkgen
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/35T_lab3/project/project_1.srcs/sources_1/imports/rtl/subsys/e203_subsys_hclkgen_rstsync.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module e203_subsys_hclkgen_rstsync
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/35T_lab3/project/project_1.srcs/sources_1/imports/rtl/subsys/e203_subsys_main.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module e203_subsys_main
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/35T_lab3/project/project_1.srcs/sources_1/imports/rtl/subsys/e203_subsys_mems.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module e203_subsys_mems
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/35T_lab3/project/project_1.srcs/sources_1/imports/rtl/subsys/e203_subsys_perips.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module e203_subsys_perips
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/35T_lab3/project/project_1.srcs/sources_1/imports/rtl/subsys/e203_subsys_plic.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module e203_subsys_plic
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/35T_lab3/project/project_1.srcs/sources_1/imports/rtl/subsys/e203_subsys_pll.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module e203_subsys_pll
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/35T_lab3/project/project_1.srcs/sources_1/imports/rtl/subsys/e203_subsys_pllclkdiv.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module e203_subsys_pllclkdiv
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/35T_lab3/project/project_1.srcs/sources_1/imports/rtl/subsys/e203_subsys_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module e203_subsys_top
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/35T_lab3/project/project_1.srcs/sources_1/imports/rtl/perips/i2c_master_bit_ctrl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module i2c_master_bit_ctrl
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/35T_lab3/project/project_1.srcs/sources_1/imports/rtl/perips/i2c_master_byte_ctrl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module i2c_master_byte_ctrl
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/35T_lab3/project/project_1.srcs/sources_1/imports/rtl/perips/i2c_master_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module i2c_master_top
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/35T_lab3/project/project_1.srcs/sources_1/new/lab3_ddr_ctrl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module lab3_ddr_ctrl
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/35T_lab3/project/project_1.srcs/sources_1/imports/rtl/general/sirv_1cyc_sram_ctrl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sirv_1cyc_sram_ctrl
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/35T_lab3/project/project_1.srcs/sources_1/imports/rtl/perips/sirv_AsyncResetReg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sirv_AsyncResetReg
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/35T_lab3/project/project_1.srcs/sources_1/imports/rtl/perips/sirv_AsyncResetRegVec.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sirv_AsyncResetRegVec
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/35T_lab3/project/project_1.srcs/sources_1/imports/rtl/perips/sirv_AsyncResetRegVec_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sirv_AsyncResetRegVec_1
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/35T_lab3/project/project_1.srcs/sources_1/imports/rtl/perips/sirv_AsyncResetRegVec_129.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sirv_AsyncResetRegVec_129
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/35T_lab3/project/project_1.srcs/sources_1/imports/rtl/perips/sirv_AsyncResetRegVec_36.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sirv_AsyncResetRegVec_36
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/35T_lab3/project/project_1.srcs/sources_1/imports/rtl/perips/sirv_AsyncResetRegVec_67.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sirv_AsyncResetRegVec_67
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/35T_lab3/project/project_1.srcs/sources_1/imports/rtl/perips/sirv_DeglitchShiftRegister.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sirv_DeglitchShiftRegister
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/35T_lab3/project/project_1.srcs/sources_1/imports/rtl/perips/sirv_LevelGateway.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sirv_LevelGateway
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/35T_lab3/project/project_1.srcs/sources_1/imports/rtl/perips/sirv_ResetCatchAndSync.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sirv_ResetCatchAndSync
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/35T_lab3/project/project_1.srcs/sources_1/imports/rtl/perips/sirv_ResetCatchAndSync_2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sirv_ResetCatchAndSync_2
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/35T_lab3/project/project_1.srcs/sources_1/imports/rtl/perips/sirv_aon.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sirv_aon
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/35T_lab3/project/project_1.srcs/sources_1/imports/rtl/perips/sirv_aon_lclkgen_regs.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sirv_aon_lclkgen_regs
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/35T_lab3/project/project_1.srcs/sources_1/imports/rtl/perips/sirv_aon_porrst.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sirv_aon_porrst
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/35T_lab3/project/project_1.srcs/sources_1/imports/rtl/perips/sirv_aon_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sirv_aon_top
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/35T_lab3/project/project_1.srcs/sources_1/imports/rtl/perips/sirv_aon_wrapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sirv_aon_wrapper
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/35T_lab3/project/project_1.srcs/sources_1/imports/rtl/perips/sirv_clint.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sirv_clint
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/35T_lab3/project/project_1.srcs/sources_1/imports/rtl/perips/sirv_clint_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sirv_clint_top
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/35T_lab3/project/project_1.srcs/sources_1/imports/rtl/debug/sirv_debug_csr.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sirv_debug_csr
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/35T_lab3/project/project_1.srcs/sources_1/imports/rtl/debug/sirv_debug_module.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sirv_debug_module
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/35T_lab3/project/project_1.srcs/sources_1/imports/rtl/debug/sirv_debug_ram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sirv_debug_ram
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/35T_lab3/project/project_1.srcs/sources_1/imports/rtl/debug/sirv_debug_rom.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sirv_debug_rom
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/35T_lab3/project/project_1.srcs/sources_1/imports/rtl/perips/sirv_expl_apb_slv.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sirv_expl_apb_slv
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/35T_lab3/project/project_1.srcs/sources_1/imports/rtl/perips/sirv_expl_axi_slv.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sirv_expl_axi_slv
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/35T_lab3/project/project_1.srcs/sources_1/imports/rtl/perips/sirv_flash_qspi.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sirv_flash_qspi
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/35T_lab3/project/project_1.srcs/sources_1/imports/rtl/perips/sirv_flash_qspi_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sirv_flash_qspi_top
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/35T_lab3/project/project_1.srcs/sources_1/imports/rtl/general/sirv_gnrl_bufs.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sirv_gnrl_pipe_stage
INFO: [VRFC 10-311] analyzing module sirv_gnrl_sync
INFO: [VRFC 10-311] analyzing module sirv_gnrl_cdc_rx
INFO: [VRFC 10-311] analyzing module sirv_gnrl_cdc_tx
INFO: [VRFC 10-311] analyzing module sirv_gnrl_bypbuf
INFO: [VRFC 10-311] analyzing module sirv_gnrl_fifo
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/35T_lab3/project/project_1.srcs/sources_1/imports/rtl/general/sirv_gnrl_dffs.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sirv_gnrl_dfflrs
INFO: [VRFC 10-311] analyzing module sirv_gnrl_dfflr
INFO: [VRFC 10-311] analyzing module sirv_gnrl_dffl
INFO: [VRFC 10-311] analyzing module sirv_gnrl_dffrs
INFO: [VRFC 10-311] analyzing module sirv_gnrl_dffr
INFO: [VRFC 10-311] analyzing module sirv_gnrl_ltch
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/35T_lab3/project/project_1.srcs/sources_1/imports/rtl/general/sirv_gnrl_icbs.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sirv_gnrl_icb_arbt
INFO: [VRFC 10-311] analyzing module sirv_gnrl_icb_buffer
INFO: [VRFC 10-311] analyzing module sirv_gnrl_icb_n2w
INFO: [VRFC 10-311] analyzing module sirv_gnrl_icb_splt
INFO: [VRFC 10-311] analyzing module sirv_gnrl_icb2axi
INFO: [VRFC 10-311] analyzing module sirv_gnrl_icb32towishb8
INFO: [VRFC 10-311] analyzing module sirv_gnrl_icb2apb
INFO: [VRFC 10-311] analyzing module sirv_gnrl_axi_buffer
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/35T_lab3/project/project_1.srcs/sources_1/imports/rtl/general/sirv_gnrl_ram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sirv_gnrl_ram
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/35T_lab3/project/project_1.srcs/sources_1/imports/rtl/perips/sirv_gpio.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sirv_gpio
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/35T_lab3/project/project_1.srcs/sources_1/imports/rtl/perips/sirv_gpio_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sirv_gpio_top
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/35T_lab3/project/project_1.srcs/sources_1/imports/rtl/perips/sirv_hclkgen_regs.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sirv_hclkgen_regs
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/35T_lab3/project/project_1.srcs/sources_1/imports/rtl/fab/sirv_icb1to16_bus.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sirv_icb1to16_bus
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/35T_lab3/project/project_1.srcs/sources_1/imports/rtl/fab/sirv_icb1to2_bus.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sirv_icb1to2_bus
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/35T_lab3/project/project_1.srcs/sources_1/imports/rtl/fab/sirv_icb1to8_bus.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sirv_icb1to8_bus
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/35T_lab3/project/project_1.srcs/sources_1/imports/rtl/debug/sirv_jtag_dtm.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sirv_jtag_dtm
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/35T_lab3/project/project_1.srcs/sources_1/imports/rtl/perips/sirv_jtaggpioport.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sirv_jtaggpioport
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/35T_lab3/project/project_1.srcs/sources_1/imports/rtl/mems/sirv_mrom.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sirv_mrom
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/35T_lab3/project/project_1.srcs/sources_1/imports/rtl/mems/sirv_mrom_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sirv_mrom_top
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/35T_lab3/project/project_1.srcs/sources_1/imports/rtl/perips/sirv_otp_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sirv_otp_top
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/35T_lab3/project/project_1.srcs/sources_1/imports/rtl/perips/sirv_plic_man.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sirv_plic_man
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/35T_lab3/project/project_1.srcs/sources_1/imports/rtl/perips/sirv_plic_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sirv_plic_top
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/35T_lab3/project/project_1.srcs/sources_1/imports/rtl/perips/sirv_pmu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sirv_pmu
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/35T_lab3/project/project_1.srcs/sources_1/imports/rtl/perips/sirv_pmu_core.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sirv_pmu_core
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/35T_lab3/project/project_1.srcs/sources_1/imports/rtl/perips/sirv_pwm16.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sirv_pwm16
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/35T_lab3/project/project_1.srcs/sources_1/imports/rtl/perips/sirv_pwm16_core.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sirv_pwm16_core
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/35T_lab3/project/project_1.srcs/sources_1/imports/rtl/perips/sirv_pwm16_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sirv_pwm16_top
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/35T_lab3/project/project_1.srcs/sources_1/imports/rtl/perips/sirv_pwm8.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sirv_pwm8
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/35T_lab3/project/project_1.srcs/sources_1/imports/rtl/perips/sirv_pwm8_core.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sirv_pwm8_core
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/35T_lab3/project/project_1.srcs/sources_1/imports/rtl/perips/sirv_pwm8_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sirv_pwm8_top
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/35T_lab3/project/project_1.srcs/sources_1/imports/rtl/perips/sirv_pwmgpioport.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sirv_pwmgpioport
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/35T_lab3/project/project_1.srcs/sources_1/imports/rtl/perips/sirv_qspi_1cs.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sirv_qspi_1cs
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/35T_lab3/project/project_1.srcs/sources_1/imports/rtl/perips/sirv_qspi_1cs_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sirv_qspi_1cs_top
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/35T_lab3/project/project_1.srcs/sources_1/imports/rtl/perips/sirv_qspi_4cs.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sirv_qspi_4cs
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/35T_lab3/project/project_1.srcs/sources_1/imports/rtl/perips/sirv_qspi_4cs_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sirv_qspi_4cs_top
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/35T_lab3/project/project_1.srcs/sources_1/imports/rtl/perips/sirv_qspi_arbiter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sirv_qspi_arbiter
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/35T_lab3/project/project_1.srcs/sources_1/imports/rtl/perips/sirv_qspi_fifo.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sirv_qspi_fifo
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/35T_lab3/project/project_1.srcs/sources_1/imports/rtl/perips/sirv_qspi_media.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sirv_qspi_media
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/35T_lab3/project/project_1.srcs/sources_1/imports/rtl/perips/sirv_qspi_media_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sirv_qspi_media_1
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/35T_lab3/project/project_1.srcs/sources_1/imports/rtl/perips/sirv_qspi_media_2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sirv_qspi_media_2
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/35T_lab3/project/project_1.srcs/sources_1/imports/rtl/perips/sirv_qspi_physical.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sirv_qspi_physical
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/35T_lab3/project/project_1.srcs/sources_1/imports/rtl/perips/sirv_qspi_physical_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sirv_qspi_physical_1
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/35T_lab3/project/project_1.srcs/sources_1/imports/rtl/perips/sirv_qspi_physical_2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sirv_qspi_physical_2
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/35T_lab3/project/project_1.srcs/sources_1/imports/rtl/perips/sirv_queue.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sirv_queue
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/35T_lab3/project/project_1.srcs/sources_1/imports/rtl/perips/sirv_queue_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sirv_queue_1
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/35T_lab3/project/project_1.srcs/sources_1/imports/rtl/perips/sirv_repeater_6.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sirv_repeater_6
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/35T_lab3/project/project_1.srcs/sources_1/imports/rtl/perips/sirv_rtc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sirv_rtc
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/35T_lab3/project/project_1.srcs/sources_1/imports/rtl/general/sirv_sim_ram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sirv_sim_ram
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/35T_lab3/project/project_1.srcs/sources_1/imports/rtl/perips/sirv_spi_flashmap.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sirv_qspi_flashmap
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/35T_lab3/project/project_1.srcs/sources_1/imports/rtl/perips/sirv_spigpioport.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sirv_spigpioport
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/35T_lab3/project/project_1.srcs/sources_1/imports/rtl/perips/sirv_spigpioport_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sirv_spigpioport_1
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/35T_lab3/project/project_1.srcs/sources_1/imports/rtl/perips/sirv_spigpioport_2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sirv_spigpioport_2
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/35T_lab3/project/project_1.srcs/sources_1/imports/rtl/general/sirv_sram_icb_ctrl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sirv_sram_icb_ctrl
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/35T_lab3/project/project_1.srcs/sources_1/imports/rtl/perips/sirv_tl_repeater_5.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sirv_tl_repeater_5
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/35T_lab3/project/project_1.srcs/sources_1/imports/rtl/perips/sirv_tlfragmenter_qspi_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sirv_tlfragmenter_qspi_1
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/35T_lab3/project/project_1.srcs/sources_1/imports/rtl/perips/sirv_tlwidthwidget_qspi.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sirv_tlwidthwidget_qspi
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/35T_lab3/project/project_1.srcs/sources_1/imports/rtl/perips/sirv_uart.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sirv_uart
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/35T_lab3/project/project_1.srcs/sources_1/imports/rtl/perips/sirv_uart_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sirv_uart_top
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/35T_lab3/project/project_1.srcs/sources_1/imports/rtl/perips/sirv_uartgpioport.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sirv_uartgpioport
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/35T_lab3/project/project_1.srcs/sources_1/imports/rtl/perips/sirv_uartrx.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sirv_uartrx
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/35T_lab3/project/project_1.srcs/sources_1/imports/rtl/perips/sirv_uarttx.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sirv_uarttx
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/35T_lab3/project/project_1.srcs/sources_1/imports/rtl/perips/sirv_wdog.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sirv_wdog
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/35T_lab3/project/project_1.srcs/sim_1/new/lab3_ddr_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module lab3_ddr_tb
"xvhdl --incr --relax -prj lab3_ddr_tb_vhdl.prj"
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:17 . Memory (MB): peak = 1165.668 ; gain = 0.000
INFO: [USF-XSim-69] 'compile' step finished in '17' seconds
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:19 . Memory (MB): peak = 1165.668 ; gain = 8.895
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/vivado/35T_lab3/project/project_1.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/vivado/35T_lab3/project/project_1.sim/sim_1/behav/xsim'
Vivado Simulator 2018.1
Copyright 1986-1999, 2001-2017 Xilinx, Inc. All Rights Reserved.
Running: F:/software/xilinx/Vivado/2018.1/bin/unwrapped/win64.o/xelab.exe -wto c791423ef94145f2bff069b8ae028558 --incr --debug typical --relax --mt 2 -L blk_mem_gen_v8_3_6 -L axi_bram_ctrl_v4_0_14 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot lab3_ddr_tb_behav xil_defaultlib.lab3_ddr_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 21 differs from formal bit length 20 for port addr [D:/vivado/35T_lab3/project/project_1.srcs/sources_1/new/lab3_ddr_ctrl.v:537]
WARNING: [VRFC 10-278] actual bit length 1 differs from formal bit length 2 for port axi_wlock [D:/vivado/35T_lab3/project/project_1.srcs/sources_1/new/lab3_ddr_ctrl.v:566]
WARNING: [VRFC 10-278] actual bit length 1 differs from formal bit length 2 for port axi_rlock [D:/vivado/35T_lab3/project/project_1.srcs/sources_1/new/lab3_ddr_ctrl.v:589]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package ieee.std_logic_arith
Compiling package xpm.vcomponents
Compiling package axi_bram_ctrl_v4_0_14.axi_bram_ctrl_funcs
Compiling package ieee.vital_timing
Compiling package ieee.vital_primitives
Compiling package unisim.vpkg
Compiling package unisim.vcomponents
Compiling module xil_defaultlib.sirv_AsyncResetReg
Compiling module xil_defaultlib.sirv_AsyncResetRegVec_129
Compiling module xil_defaultlib.sirv_ResetCatchAndSync_2
Compiling module xil_defaultlib.e203_subsys_pll
Compiling module xil_defaultlib.e203_subsys_hclkgen_rstsync
Compiling module xil_defaultlib.sirv_gnrl_dfflr(DW=6)
Compiling module xil_defaultlib.sirv_gnrl_dfflr(DW=1)
Compiling module xil_defaultlib.e203_clkgate
Compiling module xil_defaultlib.e203_subsys_pllclkdiv
Compiling module xil_defaultlib.e203_subsys_gfcm
Compiling module xil_defaultlib.e203_subsys_hclkgen
Compiling module xil_defaultlib.e203_reset_ctrl_default
Compiling module xil_defaultlib.sirv_gnrl_dffr(DW=1)
Compiling module xil_defaultlib.e203_clk_ctrl
Compiling module xil_defaultlib.sirv_gnrl_sync(DW=1)
Compiling module xil_defaultlib.e203_irq_sync_default
Compiling module xil_defaultlib.e203_extend_csr
Compiling module xil_defaultlib.sirv_gnrl_dffrs(DW=1)
Compiling module xil_defaultlib.sirv_gnrl_dfflr(DW=16)
Compiling module xil_defaultlib.sirv_gnrl_dfflr(DW=5)
Compiling module xil_defaultlib.sirv_gnrl_dfflr
Compiling module xil_defaultlib.e203_exu_decode
Compiling module xil_defaultlib.e203_ifu_minidec
Compiling module xil_defaultlib.e203_ifu_litebpu
Compiling module xil_defaultlib.e203_ifu_ifetch
Compiling module xil_defaultlib.sirv_gnrl_dfflrs(DW=1)
Compiling module xil_defaultlib.sirv_gnrl_dffl(DW=33)
Compiling module xil_defaultlib.sirv_gnrl_fifo(CUT_READY=1,DP=1,...
Compiling module xil_defaultlib.sirv_gnrl_bypbuf(DP=1,DW=33)
Compiling module xil_defaultlib.sirv_gnrl_dfflr(DW=2)
Compiling module xil_defaultlib.sirv_gnrl_dffl(DW=2)
Compiling module xil_defaultlib.sirv_gnrl_dffl(DW=16)
Compiling module xil_defaultlib.e203_ifu_ift2icb
Compiling module xil_defaultlib.e203_ifu
Compiling module xil_defaultlib.sirv_gnrl_dffl
Compiling module xil_defaultlib.e203_exu_regfile_default
Compiling module xil_defaultlib.e203_exu_disp
Compiling module xil_defaultlib.sirv_gnrl_dffl(DW=5)
Compiling module xil_defaultlib.sirv_gnrl_dffl(DW=1)
Compiling module xil_defaultlib.e203_exu_oitf_default
Compiling module xil_defaultlib.e203_exu_alu_csrctrl
Compiling module xil_defaultlib.e203_exu_alu_bjp
Compiling module xil_defaultlib.sirv_gnrl_dfflr(DW=4)
Compiling module xil_defaultlib.e203_exu_alu_lsuagu
Compiling module xil_defaultlib.e203_exu_alu_rglr
Compiling module xil_defaultlib.sirv_gnrl_dfflr(DW=3)
Compiling module xil_defaultlib.e203_exu_alu_muldiv
Compiling module xil_defaultlib.e203_exu_alu_dpath
Compiling module xil_defaultlib.e203_exu_alu
Compiling module xil_defaultlib.e203_exu_longpwbck
Compiling module xil_defaultlib.e203_exu_wbck
Compiling module xil_defaultlib.e203_exu_branchslv
Compiling module xil_defaultlib.e203_exu_excp
Compiling module xil_defaultlib.e203_exu_commit
Compiling module xil_defaultlib.e203_exu_csr
Compiling module xil_defaultlib.e203_exu
Compiling module xil_defaultlib.sirv_gnrl_pipe_stage(DW=1)
Compiling module xil_defaultlib.sirv_gnrl_icb_arbt(DW=32,USR_W=3...
Compiling module xil_defaultlib.sirv_gnrl_dffl(DW=44)
Compiling module xil_defaultlib.sirv_gnrl_pipe_stage(DW=44)
Compiling module xil_defaultlib.e203_lsu_ctrl_default
Compiling module xil_defaultlib.e203_lsu
Compiling module xil_defaultlib.sirv_gnrl_pipe_stage(CUT_READY=1...
Compiling module xil_defaultlib.sirv_gnrl_icb_arbt(DW=32,FIFO_CU...
Compiling module xil_defaultlib.sirv_gnrl_dffl(DW=78)
Compiling module xil_defaultlib.sirv_gnrl_fifo(CUT_READY=1,DP=1,...
Compiling module xil_defaultlib.sirv_gnrl_dffl(DW=35)
Compiling module xil_defaultlib.sirv_gnrl_fifo(CUT_READY=1,DP=1,...
Compiling module xil_defaultlib.sirv_gnrl_icb_buffer(CMD_CUT_REA...
Compiling module xil_defaultlib.sirv_gnrl_dffl(DW=6)
Compiling module xil_defaultlib.sirv_gnrl_pipe_stage(CUT_READY=1...
Compiling module xil_defaultlib.sirv_gnrl_icb_splt(DW=32,FIFO_OU...
Compiling module xil_defaultlib.e203_biu_default
Compiling module xil_defaultlib.e203_core
Compiling module xil_defaultlib.sirv_gnrl_icb_n2w(AW=16,FIFO_OUT...
Compiling module xil_defaultlib.sirv_gnrl_icb_arbt(AW=16,ARBT_NU...
Compiling module xil_defaultlib.sirv_gnrl_dffl(DW=91)
Compiling module xil_defaultlib.sirv_gnrl_fifo(CUT_READY=1,DP=1,...
Compiling module xil_defaultlib.sirv_gnrl_bypbuf(DP=1,DW=91)
Compiling module xil_defaultlib.sirv_gnrl_pipe_stage(DW=2)
Compiling module xil_defaultlib.sirv_1cyc_sram_ctrl(DW=64,MW=8,A...
Compiling module xil_defaultlib.sirv_sram_icb_ctrl(DW=64,MW=8,AW...
Compiling module xil_defaultlib.e203_itcm_ctrl
Compiling module xil_defaultlib.axi_wrapper(C_AXI_ADDR_WIDTH=20,...
Compiling module xil_defaultlib.lab3_ddr_ctrl
Compiling module xil_defaultlib.e203_cpu
Compiling module xil_defaultlib.sirv_sim_ram(DP=8192,FORCE_X2ZER...
Compiling module xil_defaultlib.sirv_gnrl_ram(DP=8192,DW=64,FORC...
Compiling module xil_defaultlib.e203_itcm_ram
Compiling module xil_defaultlib.sirv_sim_ram(DP=16384,FORCE_X2ZE...
Compiling module xil_defaultlib.sirv_gnrl_ram(DP=16384,FORCE_X2Z...
Compiling module xil_defaultlib.e203_dtcm_ram
Compiling module xil_defaultlib.e203_srams
Compiling module xil_defaultlib.e203_cpu_top
Compiling module xil_defaultlib.sirv_gnrl_dffr(DW=53)
Compiling module xil_defaultlib.sirv_gnrl_dffr(DW=6)
Compiling module xil_defaultlib.sirv_gnrl_dffr(DW=3)
Compiling module xil_defaultlib.sirv_LevelGateway
Compiling module xil_defaultlib.sirv_gnrl_pipe_stage(CUT_READY=1...
Compiling module xil_defaultlib.sirv_plic_man(PLIC_IRQ_NUM=53,PL...
Compiling module xil_defaultlib.sirv_plic_top
Compiling module xil_defaultlib.e203_subsys_plic
Compiling module xil_defaultlib.sirv_clint
Compiling module xil_defaultlib.sirv_clint_top
Compiling module xil_defaultlib.e203_subsys_clint
Compiling module xil_defaultlib.sirv_gnrl_fifo(CUT_READY=1,DP=2,...
Compiling module xil_defaultlib.sirv_gnrl_fifo(CUT_READY=1,DP=2,...
Compiling module xil_defaultlib.sirv_gnrl_icb_buffer(CMD_CUT_REA...
Compiling module xil_defaultlib.sirv_gnrl_dffl(DW=17)
Compiling module xil_defaultlib.sirv_gnrl_pipe_stage(CUT_READY=1...
Compiling module xil_defaultlib.sirv_gnrl_icb_splt(DW=32,FIFO_OU...
Compiling module xil_defaultlib.sirv_icb1to16_bus(ICB_FIFO_DP=2,...
Compiling module xil_defaultlib.sirv_otp_top
Compiling module xil_defaultlib.sirv_AsyncResetRegVec_67
Compiling module xil_defaultlib.sirv_gpio
Compiling module xil_defaultlib.sirv_gpio_top
Compiling module xil_defaultlib.sirv_uarttx
Compiling module xil_defaultlib.sirv_queue_1
Compiling module xil_defaultlib.sirv_uartrx
Compiling module xil_defaultlib.sirv_uart
Compiling module xil_defaultlib.sirv_uart_top
Compiling module xil_defaultlib.sirv_tl_repeater_5
Compiling module xil_defaultlib.sirv_tlwidthwidget_qspi
Compiling module xil_defaultlib.sirv_repeater_6
Compiling module xil_defaultlib.sirv_tlfragmenter_qspi_1
Compiling module xil_defaultlib.sirv_qspi_fifo
Compiling module xil_defaultlib.sirv_qspi_physical
Compiling module xil_defaultlib.sirv_qspi_media
Compiling module xil_defaultlib.sirv_qspi_flashmap
Compiling module xil_defaultlib.sirv_qspi_arbiter
Compiling module xil_defaultlib.sirv_flash_qspi
Compiling module xil_defaultlib.sirv_flash_qspi_top
Compiling module xil_defaultlib.sirv_pwm8_core
Compiling module xil_defaultlib.sirv_pwm8
Compiling module xil_defaultlib.sirv_pwm8_top
Compiling module xil_defaultlib.sirv_qspi_physical_1
Compiling module xil_defaultlib.sirv_qspi_media_1
Compiling module xil_defaultlib.sirv_qspi_4cs
Compiling module xil_defaultlib.sirv_qspi_4cs_top
Compiling module xil_defaultlib.sirv_pwm16_core
Compiling module xil_defaultlib.sirv_pwm16
Compiling module xil_defaultlib.sirv_pwm16_top
Compiling module xil_defaultlib.sirv_qspi_physical_2
Compiling module xil_defaultlib.sirv_qspi_media_2
Compiling module xil_defaultlib.sirv_qspi_1cs
Compiling module xil_defaultlib.sirv_qspi_1cs_top
Compiling module xil_defaultlib.sirv_uartgpioport
Compiling module xil_defaultlib.sirv_pwmgpioport
Compiling module xil_defaultlib.sirv_spigpioport
Compiling module xil_defaultlib.sirv_spigpioport_1
Compiling module xil_defaultlib.sirv_spigpioport_2
Compiling module xil_defaultlib.sirv_gnrl_dfflr(DW=65)
Compiling module xil_defaultlib.sirv_gnrl_cdc_tx(DW=65)
Compiling module xil_defaultlib.sirv_gnrl_dfflr(DW=33)
Compiling module xil_defaultlib.sirv_gnrl_cdc_rx(DW=33)
Compiling module xil_defaultlib.sirv_gnrl_fifo(CUT_READY=1,MSKO=...
Compiling module xil_defaultlib.sirv_gnrl_dffl(DW=50)
Compiling module xil_defaultlib.sirv_gnrl_fifo(CUT_READY=1,DP=2,...
Compiling module xil_defaultlib.sirv_gnrl_dffl(DW=37)
Compiling module xil_defaultlib.sirv_gnrl_fifo(CUT_READY=1,DP=2,...
Compiling module xil_defaultlib.sirv_gnrl_fifo(CUT_READY=1,DP=2,...
Compiling module xil_defaultlib.sirv_gnrl_axi_buffer(CHNL_FIFO_C...
Compiling module xil_defaultlib.sirv_gnrl_icb2axi(AXI_FIFO_DP=2,...
Compiling module xil_defaultlib.sirv_expl_axi_slv
Compiling module xil_defaultlib.sirv_gnrl_fifo(CUT_READY=1,DP=1)
Compiling module xil_defaultlib.sirv_gnrl_icb2apb(DW=32)
Compiling module xil_defaultlib.sirv_expl_apb_slv
Compiling module xil_defaultlib.sirv_gnrl_icb32towishb8
Compiling module xil_defaultlib.i2c_master_bit_ctrl
Compiling module xil_defaultlib.i2c_master_byte_ctrl
Compiling module xil_defaultlib.i2c_master_top
Compiling module xil_defaultlib.sirv_hclkgen_regs
Compiling module xil_defaultlib.e203_subsys_perips
Compiling module xil_defaultlib.sirv_gnrl_dffl(DW=9)
Compiling module xil_defaultlib.sirv_gnrl_pipe_stage(CUT_READY=1...
Compiling module xil_defaultlib.sirv_gnrl_icb_splt(DW=32,FIFO_OU...
Compiling module xil_defaultlib.sirv_icb1to8_bus(ICB_FIFO_DP=2,O...
Compiling module xil_defaultlib.sirv_mrom
Compiling module xil_defaultlib.sirv_mrom_top
Compiling module xil_defaultlib.sirv_gnrl_fifo(CUT_READY=1,MSKO=...
Compiling module xil_defaultlib.sirv_gnrl_icb2axi(AXI_FIFO_DP=2,...
Compiling module xil_defaultlib.e203_subsys_mems
Compiling module xil_defaultlib.e203_subsys_main
Compiling module xil_defaultlib.sirv_AsyncResetRegVec_36
Compiling module xil_defaultlib.sirv_ResetCatchAndSync
Compiling module xil_defaultlib.sirv_jtaggpioport
Compiling module xil_defaultlib.sirv_debug_csr
Compiling module xil_defaultlib.sirv_gnrl_dfflr(DW=41)
Compiling module xil_defaultlib.sirv_gnrl_cdc_tx(DW=41)
Compiling module xil_defaultlib.sirv_gnrl_dfflr(DW=36)
Compiling module xil_defaultlib.sirv_gnrl_cdc_rx(DW=36)
Compiling module xil_defaultlib.sirv_jtag_dtm_default
Compiling module xil_defaultlib.sirv_gnrl_cdc_tx(DW=36)
Compiling module xil_defaultlib.sirv_gnrl_cdc_rx(DW=41)
Compiling module xil_defaultlib.sirv_debug_rom
Compiling module xil_defaultlib.sirv_debug_ram_default
Compiling module xil_defaultlib.sirv_debug_module_default
Compiling module xil_defaultlib.sirv_gnrl_cdc_tx
Compiling module xil_defaultlib.sirv_gnrl_cdc_rx(DW=65)
Compiling module xil_defaultlib.sirv_gnrl_fifo(CUT_READY=1,DP=0,...
Compiling module xil_defaultlib.sirv_gnrl_fifo(CUT_READY=1,DP=0,...
Compiling module xil_defaultlib.sirv_gnrl_icb_buffer(AW=15,CMD_C...
Compiling module xil_defaultlib.sirv_gnrl_pipe_stage(CUT_READY=1...
Compiling module xil_defaultlib.sirv_gnrl_icb_splt(AW=15,DW=32,F...
Compiling module xil_defaultlib.sirv_icb1to2_bus(AW=15,O0_BASE_A...
Compiling module xil_defaultlib.sirv_aon_lclkgen_regs
Compiling module xil_defaultlib.sirv_AsyncResetRegVec
Compiling module xil_defaultlib.sirv_rtc
Compiling module xil_defaultlib.sirv_pmu_core
Compiling module xil_defaultlib.sirv_AsyncResetRegVec_1
Compiling module xil_defaultlib.sirv_pmu
Compiling module xil_defaultlib.sirv_wdog
Compiling module xil_defaultlib.sirv_queue
Compiling module xil_defaultlib.sirv_aon
Compiling module xil_defaultlib.sirv_DeglitchShiftRegister
Compiling module xil_defaultlib.sirv_aon_porrst
Compiling module xil_defaultlib.sirv_aon_wrapper
Compiling module xil_defaultlib.sirv_aon_top
Compiling module xil_defaultlib.e203_subsys_top
Compiling module xil_defaultlib.e203_soc_top
Compiling architecture implementation of entity axi_bram_ctrl_v4_0_14.wrap_brst [\wrap_brst(c_axi_addr_width=20,c...]
Compiling architecture muxcy_v of entity unisim.MUXCY [muxcy_default]
Compiling architecture muxcy_l_v of entity unisim.MUXCY_L [muxcy_l_default]
Compiling architecture xorcy_v of entity unisim.XORCY [xorcy_default]
Compiling architecture srl16e_v of entity unisim.SRL16E [\SRL16E(0,15)\]
Compiling architecture fdre_v of entity unisim.FDRE [fdre_default]
Compiling architecture fdr_v of entity unisim.FDR [fdr_default]
Compiling architecture imp of entity axi_bram_ctrl_v4_0_14.SRL_FIFO [\SRL_FIFO(c_data_bits=4,c_depth=...]
Compiling architecture implementation of entity axi_bram_ctrl_v4_0_14.wr_chnl [\wr_chnl(c_axi_addr_width=20,c_s...]
Compiling architecture implementation of entity axi_bram_ctrl_v4_0_14.rd_chnl [\rd_chnl(c_axi_addr_width=20,c_s...]
Compiling architecture implementation of entity axi_bram_ctrl_v4_0_14.full_axi [\full_axi(c_s_axi_addr_width=20,...]
Compiling architecture implementation of entity axi_bram_ctrl_v4_0_14.axi_bram_ctrl_top [\axi_bram_ctrl_top(c_bram_addr_w...]
Compiling module xpm.xpm_memory_base(MEMORY_SIZE=8388...
Compiling module xpm.xpm_memory_tdpram(MEMORY_SIZE=83...
Compiling architecture implementation of entity axi_bram_ctrl_v4_0_14.axi_bram_ctrl [\axi_bram_ctrl(c_bram_inst_mode=...]
Compiling architecture axi_bram_ctrl_0_arch of entity xil_defaultlib.axi_bram_ctrl_0 [axi_bram_ctrl_0_default]
Compiling module xil_defaultlib.lab3_ddr_tb
WARNING: [XSIM 43-3373] "D:/vivado/35T_lab3/project/project_1.srcs/sim_1/new/lab3_ddr_tb.v" Line 249. System function $value$plusargs is used as system task. This system function should have a LHS e.g. x=$value$plusargs().
Compiling module xil_defaultlib.glbl
Built simulation snapshot lab3_ddr_tb_behav
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:25 . Memory (MB): peak = 1165.668 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '25' seconds
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:25 . Memory (MB): peak = 1165.668 ; gain = 0.000
Vivado Simulator 2018.1
Time resolution is 1 ps
!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!
TESTCASE=                                                                                                                                                                                                                                                                                      D:/rv32ui-p-lw.verilog
ITCM 0x00: 340510730001aa0d
ITCM 0x01: ff85051300002517
ITCM 0x02: 01f5222301e52023
ITCM 0x03: 040f416334202f73
ITCM 0x04: 4fa507ff02634fa1
ITCM 0x05: 0c634fad05ff0f63
ITCM 0x06: 0bff05634f8505ff
ITCM 0x07: 4f9d0dff00634f95
ITCM 0x16: 2f03f52505130000
ITCM 0x20: 2f8300052f03f065
Info: [XPM_MEMORY 20-2] MEMORY_INIT_FILE (none), MEMORY_INIT_PARAM together specify no memory initialization. Initial memory contents will be all 0's. lab3_ddr_tb.axi_bram.U0.gint_inst.xpm_tdpram_mem_gen.xpm_memory_inst.xpm_memory_base_inst.config_drc  0
Time: 1 ps  Iteration: 0  Process: /lab3_ddr_tb/axi_bram/U0/gint_inst/xpm_tdpram_mem_gen/xpm_memory_inst/xpm_memory_base_inst/Initial270_1225  File: /wrk/2018.1/nightly/2018_04_04_2188600/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv
relaunch_sim: Time (s): cpu = 00:00:05 ; elapsed = 00:00:49 . Memory (MB): peak = 1165.668 ; gain = 8.895
run all
run: Time (s): cpu = 00:00:05 ; elapsed = 00:00:09 . Memory (MB): peak = 1165.668 ; gain = 0.000
relaunch_sim
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/vivado/35T_lab3/project/project_1.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'F:/software/xilinx/Vivado/2018.1/data/xsim/ip/xsim_ip.ini' copied to run dir:'D:/vivado/35T_lab3/project/project_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'lab3_ddr_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/vivado/35T_lab3/project/project_1.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj lab3_ddr_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/35T_lab3/project/project_1.srcs/sources_1/new/axi_wrapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module axi_wrapper
INFO: [VRFC 10-2458] undeclared symbol awid, assumed default net type wire [D:/vivado/35T_lab3/project/project_1.srcs/sources_1/new/axi_wrapper.v:479]
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/35T_lab3/project/project_1.srcs/sources_1/imports/rtl/core/e203_biu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module e203_biu
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/35T_lab3/project/project_1.srcs/sources_1/imports/rtl/core/e203_clk_ctrl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module e203_clk_ctrl
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/35T_lab3/project/project_1.srcs/sources_1/imports/rtl/core/e203_clkgate.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module e203_clkgate
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/35T_lab3/project/project_1.srcs/sources_1/imports/rtl/core/e203_core.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module e203_core
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/35T_lab3/project/project_1.srcs/sources_1/imports/rtl/core/e203_cpu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module e203_cpu
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/35T_lab3/project/project_1.srcs/sources_1/imports/rtl/core/e203_cpu_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module e203_cpu_top
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/35T_lab3/project/project_1.srcs/sources_1/imports/rtl/core/e203_dtcm_ram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module e203_dtcm_ram
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/35T_lab3/project/project_1.srcs/sources_1/imports/rtl/core/e203_extend_csr.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module e203_extend_csr
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/35T_lab3/project/project_1.srcs/sources_1/imports/rtl/core/e203_exu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module e203_exu
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/35T_lab3/project/project_1.srcs/sources_1/imports/rtl/core/e203_exu_alu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module e203_exu_alu
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/35T_lab3/project/project_1.srcs/sources_1/imports/rtl/core/e203_exu_alu_bjp.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module e203_exu_alu_bjp
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/35T_lab3/project/project_1.srcs/sources_1/imports/rtl/core/e203_exu_alu_csrctrl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module e203_exu_alu_csrctrl
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/35T_lab3/project/project_1.srcs/sources_1/imports/rtl/core/e203_exu_alu_dpath.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module e203_exu_alu_dpath
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/35T_lab3/project/project_1.srcs/sources_1/imports/rtl/core/e203_exu_alu_lsuagu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module e203_exu_alu_lsuagu
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/35T_lab3/project/project_1.srcs/sources_1/imports/rtl/core/e203_exu_alu_muldiv.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module e203_exu_alu_muldiv
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/35T_lab3/project/project_1.srcs/sources_1/imports/rtl/core/e203_exu_alu_rglr.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module e203_exu_alu_rglr
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/35T_lab3/project/project_1.srcs/sources_1/imports/rtl/core/e203_exu_branchslv.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module e203_exu_branchslv
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/35T_lab3/project/project_1.srcs/sources_1/imports/rtl/core/e203_exu_commit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module e203_exu_commit
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/35T_lab3/project/project_1.srcs/sources_1/imports/rtl/core/e203_exu_csr.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module e203_exu_csr
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/35T_lab3/project/project_1.srcs/sources_1/imports/rtl/core/e203_exu_decode.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module e203_exu_decode
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/35T_lab3/project/project_1.srcs/sources_1/imports/rtl/core/e203_exu_disp.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module e203_exu_disp
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/35T_lab3/project/project_1.srcs/sources_1/imports/rtl/core/e203_exu_excp.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module e203_exu_excp
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/35T_lab3/project/project_1.srcs/sources_1/imports/rtl/core/e203_exu_longpwbck.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module e203_exu_longpwbck
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/35T_lab3/project/project_1.srcs/sources_1/imports/rtl/core/e203_exu_oitf.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module e203_exu_oitf
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/35T_lab3/project/project_1.srcs/sources_1/imports/rtl/core/e203_exu_regfile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module e203_exu_regfile
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/35T_lab3/project/project_1.srcs/sources_1/imports/rtl/core/e203_exu_wbck.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module e203_exu_wbck
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/35T_lab3/project/project_1.srcs/sources_1/imports/rtl/core/e203_ifu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module e203_ifu
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/35T_lab3/project/project_1.srcs/sources_1/imports/rtl/core/e203_ifu_ifetch.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module e203_ifu_ifetch
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/35T_lab3/project/project_1.srcs/sources_1/imports/rtl/core/e203_ifu_ift2icb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module e203_ifu_ift2icb
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/35T_lab3/project/project_1.srcs/sources_1/imports/rtl/core/e203_ifu_litebpu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module e203_ifu_litebpu
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/35T_lab3/project/project_1.srcs/sources_1/imports/rtl/core/e203_ifu_minidec.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module e203_ifu_minidec
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/35T_lab3/project/project_1.srcs/sources_1/imports/rtl/core/e203_irq_sync.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module e203_irq_sync
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/35T_lab3/project/project_1.srcs/sources_1/imports/rtl/core/e203_itcm_ctrl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module e203_itcm_ctrl
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/35T_lab3/project/project_1.srcs/sources_1/imports/rtl/core/e203_itcm_ram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module e203_itcm_ram
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/35T_lab3/project/project_1.srcs/sources_1/imports/rtl/core/e203_lsu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module e203_lsu
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/35T_lab3/project/project_1.srcs/sources_1/imports/rtl/core/e203_lsu_ctrl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module e203_lsu_ctrl
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/35T_lab3/project/project_1.srcs/sources_1/imports/rtl/core/e203_reset_ctrl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module e203_reset_ctrl
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/35T_lab3/project/project_1.srcs/sources_1/imports/rtl/soc/e203_soc_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module e203_soc_top
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/35T_lab3/project/project_1.srcs/sources_1/imports/rtl/core/e203_srams.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module e203_srams
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/35T_lab3/project/project_1.srcs/sources_1/imports/rtl/subsys/e203_subsys_clint.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module e203_subsys_clint
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/35T_lab3/project/project_1.srcs/sources_1/imports/rtl/subsys/e203_subsys_gfcm.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module e203_subsys_gfcm
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/35T_lab3/project/project_1.srcs/sources_1/imports/rtl/subsys/e203_subsys_hclkgen.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module e203_subsys_hclkgen
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/35T_lab3/project/project_1.srcs/sources_1/imports/rtl/subsys/e203_subsys_hclkgen_rstsync.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module e203_subsys_hclkgen_rstsync
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/35T_lab3/project/project_1.srcs/sources_1/imports/rtl/subsys/e203_subsys_main.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module e203_subsys_main
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/35T_lab3/project/project_1.srcs/sources_1/imports/rtl/subsys/e203_subsys_mems.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module e203_subsys_mems
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/35T_lab3/project/project_1.srcs/sources_1/imports/rtl/subsys/e203_subsys_perips.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module e203_subsys_perips
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/35T_lab3/project/project_1.srcs/sources_1/imports/rtl/subsys/e203_subsys_plic.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module e203_subsys_plic
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/35T_lab3/project/project_1.srcs/sources_1/imports/rtl/subsys/e203_subsys_pll.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module e203_subsys_pll
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/35T_lab3/project/project_1.srcs/sources_1/imports/rtl/subsys/e203_subsys_pllclkdiv.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module e203_subsys_pllclkdiv
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/35T_lab3/project/project_1.srcs/sources_1/imports/rtl/subsys/e203_subsys_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module e203_subsys_top
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/35T_lab3/project/project_1.srcs/sources_1/imports/rtl/perips/i2c_master_bit_ctrl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module i2c_master_bit_ctrl
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/35T_lab3/project/project_1.srcs/sources_1/imports/rtl/perips/i2c_master_byte_ctrl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module i2c_master_byte_ctrl
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/35T_lab3/project/project_1.srcs/sources_1/imports/rtl/perips/i2c_master_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module i2c_master_top
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/35T_lab3/project/project_1.srcs/sources_1/new/lab3_ddr_ctrl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module lab3_ddr_ctrl
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/35T_lab3/project/project_1.srcs/sources_1/imports/rtl/general/sirv_1cyc_sram_ctrl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sirv_1cyc_sram_ctrl
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/35T_lab3/project/project_1.srcs/sources_1/imports/rtl/perips/sirv_AsyncResetReg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sirv_AsyncResetReg
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/35T_lab3/project/project_1.srcs/sources_1/imports/rtl/perips/sirv_AsyncResetRegVec.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sirv_AsyncResetRegVec
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/35T_lab3/project/project_1.srcs/sources_1/imports/rtl/perips/sirv_AsyncResetRegVec_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sirv_AsyncResetRegVec_1
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/35T_lab3/project/project_1.srcs/sources_1/imports/rtl/perips/sirv_AsyncResetRegVec_129.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sirv_AsyncResetRegVec_129
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/35T_lab3/project/project_1.srcs/sources_1/imports/rtl/perips/sirv_AsyncResetRegVec_36.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sirv_AsyncResetRegVec_36
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/35T_lab3/project/project_1.srcs/sources_1/imports/rtl/perips/sirv_AsyncResetRegVec_67.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sirv_AsyncResetRegVec_67
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/35T_lab3/project/project_1.srcs/sources_1/imports/rtl/perips/sirv_DeglitchShiftRegister.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sirv_DeglitchShiftRegister
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/35T_lab3/project/project_1.srcs/sources_1/imports/rtl/perips/sirv_LevelGateway.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sirv_LevelGateway
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/35T_lab3/project/project_1.srcs/sources_1/imports/rtl/perips/sirv_ResetCatchAndSync.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sirv_ResetCatchAndSync
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/35T_lab3/project/project_1.srcs/sources_1/imports/rtl/perips/sirv_ResetCatchAndSync_2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sirv_ResetCatchAndSync_2
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/35T_lab3/project/project_1.srcs/sources_1/imports/rtl/perips/sirv_aon.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sirv_aon
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/35T_lab3/project/project_1.srcs/sources_1/imports/rtl/perips/sirv_aon_lclkgen_regs.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sirv_aon_lclkgen_regs
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/35T_lab3/project/project_1.srcs/sources_1/imports/rtl/perips/sirv_aon_porrst.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sirv_aon_porrst
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/35T_lab3/project/project_1.srcs/sources_1/imports/rtl/perips/sirv_aon_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sirv_aon_top
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/35T_lab3/project/project_1.srcs/sources_1/imports/rtl/perips/sirv_aon_wrapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sirv_aon_wrapper
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/35T_lab3/project/project_1.srcs/sources_1/imports/rtl/perips/sirv_clint.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sirv_clint
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/35T_lab3/project/project_1.srcs/sources_1/imports/rtl/perips/sirv_clint_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sirv_clint_top
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/35T_lab3/project/project_1.srcs/sources_1/imports/rtl/debug/sirv_debug_csr.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sirv_debug_csr
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/35T_lab3/project/project_1.srcs/sources_1/imports/rtl/debug/sirv_debug_module.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sirv_debug_module
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/35T_lab3/project/project_1.srcs/sources_1/imports/rtl/debug/sirv_debug_ram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sirv_debug_ram
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/35T_lab3/project/project_1.srcs/sources_1/imports/rtl/debug/sirv_debug_rom.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sirv_debug_rom
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/35T_lab3/project/project_1.srcs/sources_1/imports/rtl/perips/sirv_expl_apb_slv.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sirv_expl_apb_slv
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/35T_lab3/project/project_1.srcs/sources_1/imports/rtl/perips/sirv_expl_axi_slv.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sirv_expl_axi_slv
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/35T_lab3/project/project_1.srcs/sources_1/imports/rtl/perips/sirv_flash_qspi.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sirv_flash_qspi
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/35T_lab3/project/project_1.srcs/sources_1/imports/rtl/perips/sirv_flash_qspi_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sirv_flash_qspi_top
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/35T_lab3/project/project_1.srcs/sources_1/imports/rtl/general/sirv_gnrl_bufs.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sirv_gnrl_pipe_stage
INFO: [VRFC 10-311] analyzing module sirv_gnrl_sync
INFO: [VRFC 10-311] analyzing module sirv_gnrl_cdc_rx
INFO: [VRFC 10-311] analyzing module sirv_gnrl_cdc_tx
INFO: [VRFC 10-311] analyzing module sirv_gnrl_bypbuf
INFO: [VRFC 10-311] analyzing module sirv_gnrl_fifo
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/35T_lab3/project/project_1.srcs/sources_1/imports/rtl/general/sirv_gnrl_dffs.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sirv_gnrl_dfflrs
INFO: [VRFC 10-311] analyzing module sirv_gnrl_dfflr
INFO: [VRFC 10-311] analyzing module sirv_gnrl_dffl
INFO: [VRFC 10-311] analyzing module sirv_gnrl_dffrs
INFO: [VRFC 10-311] analyzing module sirv_gnrl_dffr
INFO: [VRFC 10-311] analyzing module sirv_gnrl_ltch
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/35T_lab3/project/project_1.srcs/sources_1/imports/rtl/general/sirv_gnrl_icbs.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sirv_gnrl_icb_arbt
INFO: [VRFC 10-311] analyzing module sirv_gnrl_icb_buffer
INFO: [VRFC 10-311] analyzing module sirv_gnrl_icb_n2w
INFO: [VRFC 10-311] analyzing module sirv_gnrl_icb_splt
INFO: [VRFC 10-311] analyzing module sirv_gnrl_icb2axi
INFO: [VRFC 10-311] analyzing module sirv_gnrl_icb32towishb8
INFO: [VRFC 10-311] analyzing module sirv_gnrl_icb2apb
INFO: [VRFC 10-311] analyzing module sirv_gnrl_axi_buffer
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/35T_lab3/project/project_1.srcs/sources_1/imports/rtl/general/sirv_gnrl_ram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sirv_gnrl_ram
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/35T_lab3/project/project_1.srcs/sources_1/imports/rtl/perips/sirv_gpio.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sirv_gpio
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/35T_lab3/project/project_1.srcs/sources_1/imports/rtl/perips/sirv_gpio_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sirv_gpio_top
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/35T_lab3/project/project_1.srcs/sources_1/imports/rtl/perips/sirv_hclkgen_regs.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sirv_hclkgen_regs
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/35T_lab3/project/project_1.srcs/sources_1/imports/rtl/fab/sirv_icb1to16_bus.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sirv_icb1to16_bus
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/35T_lab3/project/project_1.srcs/sources_1/imports/rtl/fab/sirv_icb1to2_bus.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sirv_icb1to2_bus
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/35T_lab3/project/project_1.srcs/sources_1/imports/rtl/fab/sirv_icb1to8_bus.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sirv_icb1to8_bus
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/35T_lab3/project/project_1.srcs/sources_1/imports/rtl/debug/sirv_jtag_dtm.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sirv_jtag_dtm
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/35T_lab3/project/project_1.srcs/sources_1/imports/rtl/perips/sirv_jtaggpioport.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sirv_jtaggpioport
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/35T_lab3/project/project_1.srcs/sources_1/imports/rtl/mems/sirv_mrom.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sirv_mrom
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/35T_lab3/project/project_1.srcs/sources_1/imports/rtl/mems/sirv_mrom_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sirv_mrom_top
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/35T_lab3/project/project_1.srcs/sources_1/imports/rtl/perips/sirv_otp_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sirv_otp_top
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/35T_lab3/project/project_1.srcs/sources_1/imports/rtl/perips/sirv_plic_man.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sirv_plic_man
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/35T_lab3/project/project_1.srcs/sources_1/imports/rtl/perips/sirv_plic_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sirv_plic_top
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/35T_lab3/project/project_1.srcs/sources_1/imports/rtl/perips/sirv_pmu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sirv_pmu
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/35T_lab3/project/project_1.srcs/sources_1/imports/rtl/perips/sirv_pmu_core.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sirv_pmu_core
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/35T_lab3/project/project_1.srcs/sources_1/imports/rtl/perips/sirv_pwm16.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sirv_pwm16
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/35T_lab3/project/project_1.srcs/sources_1/imports/rtl/perips/sirv_pwm16_core.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sirv_pwm16_core
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/35T_lab3/project/project_1.srcs/sources_1/imports/rtl/perips/sirv_pwm16_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sirv_pwm16_top
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/35T_lab3/project/project_1.srcs/sources_1/imports/rtl/perips/sirv_pwm8.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sirv_pwm8
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/35T_lab3/project/project_1.srcs/sources_1/imports/rtl/perips/sirv_pwm8_core.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sirv_pwm8_core
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/35T_lab3/project/project_1.srcs/sources_1/imports/rtl/perips/sirv_pwm8_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sirv_pwm8_top
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/35T_lab3/project/project_1.srcs/sources_1/imports/rtl/perips/sirv_pwmgpioport.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sirv_pwmgpioport
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/35T_lab3/project/project_1.srcs/sources_1/imports/rtl/perips/sirv_qspi_1cs.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sirv_qspi_1cs
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/35T_lab3/project/project_1.srcs/sources_1/imports/rtl/perips/sirv_qspi_1cs_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sirv_qspi_1cs_top
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/35T_lab3/project/project_1.srcs/sources_1/imports/rtl/perips/sirv_qspi_4cs.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sirv_qspi_4cs
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/35T_lab3/project/project_1.srcs/sources_1/imports/rtl/perips/sirv_qspi_4cs_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sirv_qspi_4cs_top
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/35T_lab3/project/project_1.srcs/sources_1/imports/rtl/perips/sirv_qspi_arbiter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sirv_qspi_arbiter
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/35T_lab3/project/project_1.srcs/sources_1/imports/rtl/perips/sirv_qspi_fifo.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sirv_qspi_fifo
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/35T_lab3/project/project_1.srcs/sources_1/imports/rtl/perips/sirv_qspi_media.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sirv_qspi_media
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/35T_lab3/project/project_1.srcs/sources_1/imports/rtl/perips/sirv_qspi_media_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sirv_qspi_media_1
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/35T_lab3/project/project_1.srcs/sources_1/imports/rtl/perips/sirv_qspi_media_2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sirv_qspi_media_2
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/35T_lab3/project/project_1.srcs/sources_1/imports/rtl/perips/sirv_qspi_physical.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sirv_qspi_physical
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/35T_lab3/project/project_1.srcs/sources_1/imports/rtl/perips/sirv_qspi_physical_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sirv_qspi_physical_1
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/35T_lab3/project/project_1.srcs/sources_1/imports/rtl/perips/sirv_qspi_physical_2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sirv_qspi_physical_2
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/35T_lab3/project/project_1.srcs/sources_1/imports/rtl/perips/sirv_queue.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sirv_queue
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/35T_lab3/project/project_1.srcs/sources_1/imports/rtl/perips/sirv_queue_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sirv_queue_1
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/35T_lab3/project/project_1.srcs/sources_1/imports/rtl/perips/sirv_repeater_6.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sirv_repeater_6
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/35T_lab3/project/project_1.srcs/sources_1/imports/rtl/perips/sirv_rtc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sirv_rtc
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/35T_lab3/project/project_1.srcs/sources_1/imports/rtl/general/sirv_sim_ram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sirv_sim_ram
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/35T_lab3/project/project_1.srcs/sources_1/imports/rtl/perips/sirv_spi_flashmap.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sirv_qspi_flashmap
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/35T_lab3/project/project_1.srcs/sources_1/imports/rtl/perips/sirv_spigpioport.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sirv_spigpioport
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/35T_lab3/project/project_1.srcs/sources_1/imports/rtl/perips/sirv_spigpioport_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sirv_spigpioport_1
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/35T_lab3/project/project_1.srcs/sources_1/imports/rtl/perips/sirv_spigpioport_2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sirv_spigpioport_2
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/35T_lab3/project/project_1.srcs/sources_1/imports/rtl/general/sirv_sram_icb_ctrl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sirv_sram_icb_ctrl
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/35T_lab3/project/project_1.srcs/sources_1/imports/rtl/perips/sirv_tl_repeater_5.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sirv_tl_repeater_5
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/35T_lab3/project/project_1.srcs/sources_1/imports/rtl/perips/sirv_tlfragmenter_qspi_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sirv_tlfragmenter_qspi_1
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/35T_lab3/project/project_1.srcs/sources_1/imports/rtl/perips/sirv_tlwidthwidget_qspi.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sirv_tlwidthwidget_qspi
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/35T_lab3/project/project_1.srcs/sources_1/imports/rtl/perips/sirv_uart.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sirv_uart
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/35T_lab3/project/project_1.srcs/sources_1/imports/rtl/perips/sirv_uart_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sirv_uart_top
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/35T_lab3/project/project_1.srcs/sources_1/imports/rtl/perips/sirv_uartgpioport.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sirv_uartgpioport
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/35T_lab3/project/project_1.srcs/sources_1/imports/rtl/perips/sirv_uartrx.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sirv_uartrx
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/35T_lab3/project/project_1.srcs/sources_1/imports/rtl/perips/sirv_uarttx.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sirv_uarttx
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/35T_lab3/project/project_1.srcs/sources_1/imports/rtl/perips/sirv_wdog.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sirv_wdog
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/35T_lab3/project/project_1.srcs/sim_1/new/lab3_ddr_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module lab3_ddr_tb
"xvhdl --incr --relax -prj lab3_ddr_tb_vhdl.prj"
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:17 . Memory (MB): peak = 1172.957 ; gain = 0.000
INFO: [USF-XSim-69] 'compile' step finished in '17' seconds
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:19 . Memory (MB): peak = 1172.957 ; gain = 7.289
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/vivado/35T_lab3/project/project_1.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/vivado/35T_lab3/project/project_1.sim/sim_1/behav/xsim'
Vivado Simulator 2018.1
Copyright 1986-1999, 2001-2017 Xilinx, Inc. All Rights Reserved.
Running: F:/software/xilinx/Vivado/2018.1/bin/unwrapped/win64.o/xelab.exe -wto c791423ef94145f2bff069b8ae028558 --incr --debug typical --relax --mt 2 -L blk_mem_gen_v8_3_6 -L axi_bram_ctrl_v4_0_14 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot lab3_ddr_tb_behav xil_defaultlib.lab3_ddr_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 21 differs from formal bit length 20 for port addr [D:/vivado/35T_lab3/project/project_1.srcs/sources_1/new/lab3_ddr_ctrl.v:538]
WARNING: [VRFC 10-278] actual bit length 1 differs from formal bit length 2 for port axi_wlock [D:/vivado/35T_lab3/project/project_1.srcs/sources_1/new/lab3_ddr_ctrl.v:567]
WARNING: [VRFC 10-278] actual bit length 1 differs from formal bit length 2 for port axi_rlock [D:/vivado/35T_lab3/project/project_1.srcs/sources_1/new/lab3_ddr_ctrl.v:590]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package ieee.std_logic_arith
Compiling package xpm.vcomponents
Compiling package axi_bram_ctrl_v4_0_14.axi_bram_ctrl_funcs
Compiling package ieee.vital_timing
Compiling package ieee.vital_primitives
Compiling package unisim.vpkg
Compiling package unisim.vcomponents
Compiling module xil_defaultlib.sirv_AsyncResetReg
Compiling module xil_defaultlib.sirv_AsyncResetRegVec_129
Compiling module xil_defaultlib.sirv_ResetCatchAndSync_2
Compiling module xil_defaultlib.e203_subsys_pll
Compiling module xil_defaultlib.e203_subsys_hclkgen_rstsync
Compiling module xil_defaultlib.sirv_gnrl_dfflr(DW=6)
Compiling module xil_defaultlib.sirv_gnrl_dfflr(DW=1)
Compiling module xil_defaultlib.e203_clkgate
Compiling module xil_defaultlib.e203_subsys_pllclkdiv
Compiling module xil_defaultlib.e203_subsys_gfcm
Compiling module xil_defaultlib.e203_subsys_hclkgen
Compiling module xil_defaultlib.e203_reset_ctrl_default
Compiling module xil_defaultlib.sirv_gnrl_dffr(DW=1)
Compiling module xil_defaultlib.e203_clk_ctrl
Compiling module xil_defaultlib.sirv_gnrl_sync(DW=1)
Compiling module xil_defaultlib.e203_irq_sync_default
Compiling module xil_defaultlib.e203_extend_csr
Compiling module xil_defaultlib.sirv_gnrl_dffrs(DW=1)
Compiling module xil_defaultlib.sirv_gnrl_dfflr(DW=16)
Compiling module xil_defaultlib.sirv_gnrl_dfflr(DW=5)
Compiling module xil_defaultlib.sirv_gnrl_dfflr
Compiling module xil_defaultlib.e203_exu_decode
Compiling module xil_defaultlib.e203_ifu_minidec
Compiling module xil_defaultlib.e203_ifu_litebpu
Compiling module xil_defaultlib.e203_ifu_ifetch
Compiling module xil_defaultlib.sirv_gnrl_dfflrs(DW=1)
Compiling module xil_defaultlib.sirv_gnrl_dffl(DW=33)
Compiling module xil_defaultlib.sirv_gnrl_fifo(CUT_READY=1,DP=1,...
Compiling module xil_defaultlib.sirv_gnrl_bypbuf(DP=1,DW=33)
Compiling module xil_defaultlib.sirv_gnrl_dfflr(DW=2)
Compiling module xil_defaultlib.sirv_gnrl_dffl(DW=2)
Compiling module xil_defaultlib.sirv_gnrl_dffl(DW=16)
Compiling module xil_defaultlib.e203_ifu_ift2icb
Compiling module xil_defaultlib.e203_ifu
Compiling module xil_defaultlib.sirv_gnrl_dffl
Compiling module xil_defaultlib.e203_exu_regfile_default
Compiling module xil_defaultlib.e203_exu_disp
Compiling module xil_defaultlib.sirv_gnrl_dffl(DW=5)
Compiling module xil_defaultlib.sirv_gnrl_dffl(DW=1)
Compiling module xil_defaultlib.e203_exu_oitf_default
Compiling module xil_defaultlib.e203_exu_alu_csrctrl
Compiling module xil_defaultlib.e203_exu_alu_bjp
Compiling module xil_defaultlib.sirv_gnrl_dfflr(DW=4)
Compiling module xil_defaultlib.e203_exu_alu_lsuagu
Compiling module xil_defaultlib.e203_exu_alu_rglr
Compiling module xil_defaultlib.sirv_gnrl_dfflr(DW=3)
Compiling module xil_defaultlib.e203_exu_alu_muldiv
Compiling module xil_defaultlib.e203_exu_alu_dpath
Compiling module xil_defaultlib.e203_exu_alu
Compiling module xil_defaultlib.e203_exu_longpwbck
Compiling module xil_defaultlib.e203_exu_wbck
Compiling module xil_defaultlib.e203_exu_branchslv
Compiling module xil_defaultlib.e203_exu_excp
Compiling module xil_defaultlib.e203_exu_commit
Compiling module xil_defaultlib.e203_exu_csr
Compiling module xil_defaultlib.e203_exu
Compiling module xil_defaultlib.sirv_gnrl_pipe_stage(DW=1)
Compiling module xil_defaultlib.sirv_gnrl_icb_arbt(DW=32,USR_W=3...
Compiling module xil_defaultlib.sirv_gnrl_dffl(DW=44)
Compiling module xil_defaultlib.sirv_gnrl_pipe_stage(DW=44)
Compiling module xil_defaultlib.e203_lsu_ctrl_default
Compiling module xil_defaultlib.e203_lsu
Compiling module xil_defaultlib.sirv_gnrl_pipe_stage(CUT_READY=1...
Compiling module xil_defaultlib.sirv_gnrl_icb_arbt(DW=32,FIFO_CU...
Compiling module xil_defaultlib.sirv_gnrl_dffl(DW=78)
Compiling module xil_defaultlib.sirv_gnrl_fifo(CUT_READY=1,DP=1,...
Compiling module xil_defaultlib.sirv_gnrl_dffl(DW=35)
Compiling module xil_defaultlib.sirv_gnrl_fifo(CUT_READY=1,DP=1,...
Compiling module xil_defaultlib.sirv_gnrl_icb_buffer(CMD_CUT_REA...
Compiling module xil_defaultlib.sirv_gnrl_dffl(DW=6)
Compiling module xil_defaultlib.sirv_gnrl_pipe_stage(CUT_READY=1...
Compiling module xil_defaultlib.sirv_gnrl_icb_splt(DW=32,FIFO_OU...
Compiling module xil_defaultlib.e203_biu_default
Compiling module xil_defaultlib.e203_core
Compiling module xil_defaultlib.sirv_gnrl_icb_n2w(AW=16,FIFO_OUT...
Compiling module xil_defaultlib.sirv_gnrl_icb_arbt(AW=16,ARBT_NU...
Compiling module xil_defaultlib.sirv_gnrl_dffl(DW=91)
Compiling module xil_defaultlib.sirv_gnrl_fifo(CUT_READY=1,DP=1,...
Compiling module xil_defaultlib.sirv_gnrl_bypbuf(DP=1,DW=91)
Compiling module xil_defaultlib.sirv_gnrl_pipe_stage(DW=2)
Compiling module xil_defaultlib.sirv_1cyc_sram_ctrl(DW=64,MW=8,A...
Compiling module xil_defaultlib.sirv_sram_icb_ctrl(DW=64,MW=8,AW...
Compiling module xil_defaultlib.e203_itcm_ctrl
Compiling module xil_defaultlib.axi_wrapper(C_AXI_ADDR_WIDTH=20,...
Compiling module xil_defaultlib.lab3_ddr_ctrl
Compiling module xil_defaultlib.e203_cpu
Compiling module xil_defaultlib.sirv_sim_ram(DP=8192,FORCE_X2ZER...
Compiling module xil_defaultlib.sirv_gnrl_ram(DP=8192,DW=64,FORC...
Compiling module xil_defaultlib.e203_itcm_ram
Compiling module xil_defaultlib.sirv_sim_ram(DP=16384,FORCE_X2ZE...
Compiling module xil_defaultlib.sirv_gnrl_ram(DP=16384,FORCE_X2Z...
Compiling module xil_defaultlib.e203_dtcm_ram
Compiling module xil_defaultlib.e203_srams
Compiling module xil_defaultlib.e203_cpu_top
Compiling module xil_defaultlib.sirv_gnrl_dffr(DW=53)
Compiling module xil_defaultlib.sirv_gnrl_dffr(DW=6)
Compiling module xil_defaultlib.sirv_gnrl_dffr(DW=3)
Compiling module xil_defaultlib.sirv_LevelGateway
Compiling module xil_defaultlib.sirv_gnrl_pipe_stage(CUT_READY=1...
Compiling module xil_defaultlib.sirv_plic_man(PLIC_IRQ_NUM=53,PL...
Compiling module xil_defaultlib.sirv_plic_top
Compiling module xil_defaultlib.e203_subsys_plic
Compiling module xil_defaultlib.sirv_clint
Compiling module xil_defaultlib.sirv_clint_top
Compiling module xil_defaultlib.e203_subsys_clint
Compiling module xil_defaultlib.sirv_gnrl_fifo(CUT_READY=1,DP=2,...
Compiling module xil_defaultlib.sirv_gnrl_fifo(CUT_READY=1,DP=2,...
Compiling module xil_defaultlib.sirv_gnrl_icb_buffer(CMD_CUT_REA...
Compiling module xil_defaultlib.sirv_gnrl_dffl(DW=17)
Compiling module xil_defaultlib.sirv_gnrl_pipe_stage(CUT_READY=1...
Compiling module xil_defaultlib.sirv_gnrl_icb_splt(DW=32,FIFO_OU...
Compiling module xil_defaultlib.sirv_icb1to16_bus(ICB_FIFO_DP=2,...
Compiling module xil_defaultlib.sirv_otp_top
Compiling module xil_defaultlib.sirv_AsyncResetRegVec_67
Compiling module xil_defaultlib.sirv_gpio
Compiling module xil_defaultlib.sirv_gpio_top
Compiling module xil_defaultlib.sirv_uarttx
Compiling module xil_defaultlib.sirv_queue_1
Compiling module xil_defaultlib.sirv_uartrx
Compiling module xil_defaultlib.sirv_uart
Compiling module xil_defaultlib.sirv_uart_top
Compiling module xil_defaultlib.sirv_tl_repeater_5
Compiling module xil_defaultlib.sirv_tlwidthwidget_qspi
Compiling module xil_defaultlib.sirv_repeater_6
Compiling module xil_defaultlib.sirv_tlfragmenter_qspi_1
Compiling module xil_defaultlib.sirv_qspi_fifo
Compiling module xil_defaultlib.sirv_qspi_physical
Compiling module xil_defaultlib.sirv_qspi_media
Compiling module xil_defaultlib.sirv_qspi_flashmap
Compiling module xil_defaultlib.sirv_qspi_arbiter
Compiling module xil_defaultlib.sirv_flash_qspi
Compiling module xil_defaultlib.sirv_flash_qspi_top
Compiling module xil_defaultlib.sirv_pwm8_core
Compiling module xil_defaultlib.sirv_pwm8
Compiling module xil_defaultlib.sirv_pwm8_top
Compiling module xil_defaultlib.sirv_qspi_physical_1
Compiling module xil_defaultlib.sirv_qspi_media_1
Compiling module xil_defaultlib.sirv_qspi_4cs
Compiling module xil_defaultlib.sirv_qspi_4cs_top
Compiling module xil_defaultlib.sirv_pwm16_core
Compiling module xil_defaultlib.sirv_pwm16
Compiling module xil_defaultlib.sirv_pwm16_top
Compiling module xil_defaultlib.sirv_qspi_physical_2
Compiling module xil_defaultlib.sirv_qspi_media_2
Compiling module xil_defaultlib.sirv_qspi_1cs
Compiling module xil_defaultlib.sirv_qspi_1cs_top
Compiling module xil_defaultlib.sirv_uartgpioport
Compiling module xil_defaultlib.sirv_pwmgpioport
Compiling module xil_defaultlib.sirv_spigpioport
Compiling module xil_defaultlib.sirv_spigpioport_1
Compiling module xil_defaultlib.sirv_spigpioport_2
Compiling module xil_defaultlib.sirv_gnrl_dfflr(DW=65)
Compiling module xil_defaultlib.sirv_gnrl_cdc_tx(DW=65)
Compiling module xil_defaultlib.sirv_gnrl_dfflr(DW=33)
Compiling module xil_defaultlib.sirv_gnrl_cdc_rx(DW=33)
Compiling module xil_defaultlib.sirv_gnrl_fifo(CUT_READY=1,MSKO=...
Compiling module xil_defaultlib.sirv_gnrl_dffl(DW=50)
Compiling module xil_defaultlib.sirv_gnrl_fifo(CUT_READY=1,DP=2,...
Compiling module xil_defaultlib.sirv_gnrl_dffl(DW=37)
Compiling module xil_defaultlib.sirv_gnrl_fifo(CUT_READY=1,DP=2,...
Compiling module xil_defaultlib.sirv_gnrl_fifo(CUT_READY=1,DP=2,...
Compiling module xil_defaultlib.sirv_gnrl_axi_buffer(CHNL_FIFO_C...
Compiling module xil_defaultlib.sirv_gnrl_icb2axi(AXI_FIFO_DP=2,...
Compiling module xil_defaultlib.sirv_expl_axi_slv
Compiling module xil_defaultlib.sirv_gnrl_fifo(CUT_READY=1,DP=1)
Compiling module xil_defaultlib.sirv_gnrl_icb2apb(DW=32)
Compiling module xil_defaultlib.sirv_expl_apb_slv
Compiling module xil_defaultlib.sirv_gnrl_icb32towishb8
Compiling module xil_defaultlib.i2c_master_bit_ctrl
Compiling module xil_defaultlib.i2c_master_byte_ctrl
Compiling module xil_defaultlib.i2c_master_top
Compiling module xil_defaultlib.sirv_hclkgen_regs
Compiling module xil_defaultlib.e203_subsys_perips
Compiling module xil_defaultlib.sirv_gnrl_dffl(DW=9)
Compiling module xil_defaultlib.sirv_gnrl_pipe_stage(CUT_READY=1...
Compiling module xil_defaultlib.sirv_gnrl_icb_splt(DW=32,FIFO_OU...
Compiling module xil_defaultlib.sirv_icb1to8_bus(ICB_FIFO_DP=2,O...
Compiling module xil_defaultlib.sirv_mrom
Compiling module xil_defaultlib.sirv_mrom_top
Compiling module xil_defaultlib.sirv_gnrl_fifo(CUT_READY=1,MSKO=...
Compiling module xil_defaultlib.sirv_gnrl_icb2axi(AXI_FIFO_DP=2,...
Compiling module xil_defaultlib.e203_subsys_mems
Compiling module xil_defaultlib.e203_subsys_main
Compiling module xil_defaultlib.sirv_AsyncResetRegVec_36
Compiling module xil_defaultlib.sirv_ResetCatchAndSync
Compiling module xil_defaultlib.sirv_jtaggpioport
Compiling module xil_defaultlib.sirv_debug_csr
Compiling module xil_defaultlib.sirv_gnrl_dfflr(DW=41)
Compiling module xil_defaultlib.sirv_gnrl_cdc_tx(DW=41)
Compiling module xil_defaultlib.sirv_gnrl_dfflr(DW=36)
Compiling module xil_defaultlib.sirv_gnrl_cdc_rx(DW=36)
Compiling module xil_defaultlib.sirv_jtag_dtm_default
Compiling module xil_defaultlib.sirv_gnrl_cdc_tx(DW=36)
Compiling module xil_defaultlib.sirv_gnrl_cdc_rx(DW=41)
Compiling module xil_defaultlib.sirv_debug_rom
Compiling module xil_defaultlib.sirv_debug_ram_default
Compiling module xil_defaultlib.sirv_debug_module_default
Compiling module xil_defaultlib.sirv_gnrl_cdc_tx
Compiling module xil_defaultlib.sirv_gnrl_cdc_rx(DW=65)
Compiling module xil_defaultlib.sirv_gnrl_fifo(CUT_READY=1,DP=0,...
Compiling module xil_defaultlib.sirv_gnrl_fifo(CUT_READY=1,DP=0,...
Compiling module xil_defaultlib.sirv_gnrl_icb_buffer(AW=15,CMD_C...
Compiling module xil_defaultlib.sirv_gnrl_pipe_stage(CUT_READY=1...
Compiling module xil_defaultlib.sirv_gnrl_icb_splt(AW=15,DW=32,F...
Compiling module xil_defaultlib.sirv_icb1to2_bus(AW=15,O0_BASE_A...
Compiling module xil_defaultlib.sirv_aon_lclkgen_regs
Compiling module xil_defaultlib.sirv_AsyncResetRegVec
Compiling module xil_defaultlib.sirv_rtc
Compiling module xil_defaultlib.sirv_pmu_core
Compiling module xil_defaultlib.sirv_AsyncResetRegVec_1
Compiling module xil_defaultlib.sirv_pmu
Compiling module xil_defaultlib.sirv_wdog
Compiling module xil_defaultlib.sirv_queue
Compiling module xil_defaultlib.sirv_aon
Compiling module xil_defaultlib.sirv_DeglitchShiftRegister
Compiling module xil_defaultlib.sirv_aon_porrst
Compiling module xil_defaultlib.sirv_aon_wrapper
Compiling module xil_defaultlib.sirv_aon_top
Compiling module xil_defaultlib.e203_subsys_top
Compiling module xil_defaultlib.e203_soc_top
Compiling architecture implementation of entity axi_bram_ctrl_v4_0_14.wrap_brst [\wrap_brst(c_axi_addr_width=20,c...]
Compiling architecture muxcy_v of entity unisim.MUXCY [muxcy_default]
Compiling architecture muxcy_l_v of entity unisim.MUXCY_L [muxcy_l_default]
Compiling architecture xorcy_v of entity unisim.XORCY [xorcy_default]
Compiling architecture srl16e_v of entity unisim.SRL16E [\SRL16E(0,15)\]
Compiling architecture fdre_v of entity unisim.FDRE [fdre_default]
Compiling architecture fdr_v of entity unisim.FDR [fdr_default]
Compiling architecture imp of entity axi_bram_ctrl_v4_0_14.SRL_FIFO [\SRL_FIFO(c_data_bits=4,c_depth=...]
Compiling architecture implementation of entity axi_bram_ctrl_v4_0_14.wr_chnl [\wr_chnl(c_axi_addr_width=20,c_s...]
Compiling architecture implementation of entity axi_bram_ctrl_v4_0_14.rd_chnl [\rd_chnl(c_axi_addr_width=20,c_s...]
Compiling architecture implementation of entity axi_bram_ctrl_v4_0_14.full_axi [\full_axi(c_s_axi_addr_width=20,...]
Compiling architecture implementation of entity axi_bram_ctrl_v4_0_14.axi_bram_ctrl_top [\axi_bram_ctrl_top(c_bram_addr_w...]
Compiling module xpm.xpm_memory_base(MEMORY_SIZE=8388...
Compiling module xpm.xpm_memory_tdpram(MEMORY_SIZE=83...
Compiling architecture implementation of entity axi_bram_ctrl_v4_0_14.axi_bram_ctrl [\axi_bram_ctrl(c_bram_inst_mode=...]
Compiling architecture axi_bram_ctrl_0_arch of entity xil_defaultlib.axi_bram_ctrl_0 [axi_bram_ctrl_0_default]
Compiling module xil_defaultlib.lab3_ddr_tb
WARNING: [XSIM 43-3373] "D:/vivado/35T_lab3/project/project_1.srcs/sim_1/new/lab3_ddr_tb.v" Line 249. System function $value$plusargs is used as system task. This system function should have a LHS e.g. x=$value$plusargs().
Compiling module xil_defaultlib.glbl
Built simulation snapshot lab3_ddr_tb_behav
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:25 . Memory (MB): peak = 1172.957 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '24' seconds
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:25 . Memory (MB): peak = 1172.957 ; gain = 0.000
Vivado Simulator 2018.1
Time resolution is 1 ps
!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!
TESTCASE=                                                                                                                                                                                                                                                                                      D:/rv32ui-p-lw.verilog
ITCM 0x00: 340510730001aa0d
ITCM 0x01: ff85051300002517
ITCM 0x02: 01f5222301e52023
ITCM 0x03: 040f416334202f73
ITCM 0x04: 4fa507ff02634fa1
ITCM 0x05: 0c634fad05ff0f63
ITCM 0x06: 0bff05634f8505ff
ITCM 0x07: 4f9d0dff00634f95
ITCM 0x16: 2f03f52505130000
ITCM 0x20: 2f8300052f03f065
Info: [XPM_MEMORY 20-2] MEMORY_INIT_FILE (none), MEMORY_INIT_PARAM together specify no memory initialization. Initial memory contents will be all 0's. lab3_ddr_tb.axi_bram.U0.gint_inst.xpm_tdpram_mem_gen.xpm_memory_inst.xpm_memory_base_inst.config_drc  0
Time: 1 ps  Iteration: 0  Process: /lab3_ddr_tb/axi_bram/U0/gint_inst/xpm_tdpram_mem_gen/xpm_memory_inst/xpm_memory_base_inst/Initial270_1225  File: /wrk/2018.1/nightly/2018_04_04_2188600/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv
relaunch_sim: Time (s): cpu = 00:00:04 ; elapsed = 00:00:49 . Memory (MB): peak = 1174.590 ; gain = 8.922
run all
run: Time (s): cpu = 00:00:06 ; elapsed = 00:00:14 . Memory (MB): peak = 1177.930 ; gain = 3.297
current_wave_config {Untitled 2*}
WARNING: [Wavedata 42-16] Error Unable to get wave configuration 'Untitled 2*'.
Untitled 2
add_wave {{/lab3_ddr_tb/u_e203_soc_top/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_lab3_ddr_ctrl/u_axi_warpper}} 
run all
current_wave_config {Untitled 2*}
WARNING: [Wavedata 42-16] Error Unable to get wave configuration 'Untitled 2*'.
Untitled 2
add_wave {{/lab3_ddr_tb/u_e203_soc_top/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_lab3_ddr_ctrl/u_axi_warpper/wstate}} {{/lab3_ddr_tb/u_e203_soc_top/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_lab3_ddr_ctrl/u_axi_warpper/next_wstate}} {{/lab3_ddr_tb/u_e203_soc_top/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_lab3_ddr_ctrl/u_axi_warpper/rstate}} {{/lab3_ddr_tb/u_e203_soc_top/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_lab3_ddr_ctrl/u_axi_warpper/next_rstate}} 
relaunch_sim
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/vivado/35T_lab3/project/project_1.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'F:/software/xilinx/Vivado/2018.1/data/xsim/ip/xsim_ip.ini' copied to run dir:'D:/vivado/35T_lab3/project/project_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'lab3_ddr_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/vivado/35T_lab3/project/project_1.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj lab3_ddr_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/35T_lab3/project/project_1.srcs/sources_1/new/axi_wrapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module axi_wrapper
INFO: [VRFC 10-2458] undeclared symbol awid, assumed default net type wire [D:/vivado/35T_lab3/project/project_1.srcs/sources_1/new/axi_wrapper.v:479]
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/35T_lab3/project/project_1.srcs/sources_1/imports/rtl/core/e203_biu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module e203_biu
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/35T_lab3/project/project_1.srcs/sources_1/imports/rtl/core/e203_clk_ctrl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module e203_clk_ctrl
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/35T_lab3/project/project_1.srcs/sources_1/imports/rtl/core/e203_clkgate.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module e203_clkgate
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/35T_lab3/project/project_1.srcs/sources_1/imports/rtl/core/e203_core.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module e203_core
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/35T_lab3/project/project_1.srcs/sources_1/imports/rtl/core/e203_cpu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module e203_cpu
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/35T_lab3/project/project_1.srcs/sources_1/imports/rtl/core/e203_cpu_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module e203_cpu_top
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/35T_lab3/project/project_1.srcs/sources_1/imports/rtl/core/e203_dtcm_ram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module e203_dtcm_ram
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/35T_lab3/project/project_1.srcs/sources_1/imports/rtl/core/e203_extend_csr.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module e203_extend_csr
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/35T_lab3/project/project_1.srcs/sources_1/imports/rtl/core/e203_exu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module e203_exu
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/35T_lab3/project/project_1.srcs/sources_1/imports/rtl/core/e203_exu_alu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module e203_exu_alu
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/35T_lab3/project/project_1.srcs/sources_1/imports/rtl/core/e203_exu_alu_bjp.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module e203_exu_alu_bjp
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/35T_lab3/project/project_1.srcs/sources_1/imports/rtl/core/e203_exu_alu_csrctrl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module e203_exu_alu_csrctrl
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/35T_lab3/project/project_1.srcs/sources_1/imports/rtl/core/e203_exu_alu_dpath.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module e203_exu_alu_dpath
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/35T_lab3/project/project_1.srcs/sources_1/imports/rtl/core/e203_exu_alu_lsuagu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module e203_exu_alu_lsuagu
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/35T_lab3/project/project_1.srcs/sources_1/imports/rtl/core/e203_exu_alu_muldiv.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module e203_exu_alu_muldiv
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/35T_lab3/project/project_1.srcs/sources_1/imports/rtl/core/e203_exu_alu_rglr.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module e203_exu_alu_rglr
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/35T_lab3/project/project_1.srcs/sources_1/imports/rtl/core/e203_exu_branchslv.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module e203_exu_branchslv
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/35T_lab3/project/project_1.srcs/sources_1/imports/rtl/core/e203_exu_commit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module e203_exu_commit
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/35T_lab3/project/project_1.srcs/sources_1/imports/rtl/core/e203_exu_csr.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module e203_exu_csr
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/35T_lab3/project/project_1.srcs/sources_1/imports/rtl/core/e203_exu_decode.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module e203_exu_decode
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/35T_lab3/project/project_1.srcs/sources_1/imports/rtl/core/e203_exu_disp.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module e203_exu_disp
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/35T_lab3/project/project_1.srcs/sources_1/imports/rtl/core/e203_exu_excp.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module e203_exu_excp
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/35T_lab3/project/project_1.srcs/sources_1/imports/rtl/core/e203_exu_longpwbck.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module e203_exu_longpwbck
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/35T_lab3/project/project_1.srcs/sources_1/imports/rtl/core/e203_exu_oitf.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module e203_exu_oitf
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/35T_lab3/project/project_1.srcs/sources_1/imports/rtl/core/e203_exu_regfile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module e203_exu_regfile
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/35T_lab3/project/project_1.srcs/sources_1/imports/rtl/core/e203_exu_wbck.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module e203_exu_wbck
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/35T_lab3/project/project_1.srcs/sources_1/imports/rtl/core/e203_ifu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module e203_ifu
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/35T_lab3/project/project_1.srcs/sources_1/imports/rtl/core/e203_ifu_ifetch.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module e203_ifu_ifetch
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/35T_lab3/project/project_1.srcs/sources_1/imports/rtl/core/e203_ifu_ift2icb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module e203_ifu_ift2icb
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/35T_lab3/project/project_1.srcs/sources_1/imports/rtl/core/e203_ifu_litebpu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module e203_ifu_litebpu
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/35T_lab3/project/project_1.srcs/sources_1/imports/rtl/core/e203_ifu_minidec.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module e203_ifu_minidec
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/35T_lab3/project/project_1.srcs/sources_1/imports/rtl/core/e203_irq_sync.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module e203_irq_sync
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/35T_lab3/project/project_1.srcs/sources_1/imports/rtl/core/e203_itcm_ctrl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module e203_itcm_ctrl
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/35T_lab3/project/project_1.srcs/sources_1/imports/rtl/core/e203_itcm_ram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module e203_itcm_ram
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/35T_lab3/project/project_1.srcs/sources_1/imports/rtl/core/e203_lsu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module e203_lsu
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/35T_lab3/project/project_1.srcs/sources_1/imports/rtl/core/e203_lsu_ctrl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module e203_lsu_ctrl
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/35T_lab3/project/project_1.srcs/sources_1/imports/rtl/core/e203_reset_ctrl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module e203_reset_ctrl
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/35T_lab3/project/project_1.srcs/sources_1/imports/rtl/soc/e203_soc_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module e203_soc_top
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/35T_lab3/project/project_1.srcs/sources_1/imports/rtl/core/e203_srams.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module e203_srams
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/35T_lab3/project/project_1.srcs/sources_1/imports/rtl/subsys/e203_subsys_clint.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module e203_subsys_clint
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/35T_lab3/project/project_1.srcs/sources_1/imports/rtl/subsys/e203_subsys_gfcm.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module e203_subsys_gfcm
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/35T_lab3/project/project_1.srcs/sources_1/imports/rtl/subsys/e203_subsys_hclkgen.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module e203_subsys_hclkgen
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/35T_lab3/project/project_1.srcs/sources_1/imports/rtl/subsys/e203_subsys_hclkgen_rstsync.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module e203_subsys_hclkgen_rstsync
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/35T_lab3/project/project_1.srcs/sources_1/imports/rtl/subsys/e203_subsys_main.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module e203_subsys_main
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/35T_lab3/project/project_1.srcs/sources_1/imports/rtl/subsys/e203_subsys_mems.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module e203_subsys_mems
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/35T_lab3/project/project_1.srcs/sources_1/imports/rtl/subsys/e203_subsys_perips.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module e203_subsys_perips
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/35T_lab3/project/project_1.srcs/sources_1/imports/rtl/subsys/e203_subsys_plic.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module e203_subsys_plic
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/35T_lab3/project/project_1.srcs/sources_1/imports/rtl/subsys/e203_subsys_pll.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module e203_subsys_pll
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/35T_lab3/project/project_1.srcs/sources_1/imports/rtl/subsys/e203_subsys_pllclkdiv.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module e203_subsys_pllclkdiv
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/35T_lab3/project/project_1.srcs/sources_1/imports/rtl/subsys/e203_subsys_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module e203_subsys_top
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/35T_lab3/project/project_1.srcs/sources_1/imports/rtl/perips/i2c_master_bit_ctrl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module i2c_master_bit_ctrl
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/35T_lab3/project/project_1.srcs/sources_1/imports/rtl/perips/i2c_master_byte_ctrl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module i2c_master_byte_ctrl
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/35T_lab3/project/project_1.srcs/sources_1/imports/rtl/perips/i2c_master_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module i2c_master_top
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/35T_lab3/project/project_1.srcs/sources_1/new/lab3_ddr_ctrl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module lab3_ddr_ctrl
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/35T_lab3/project/project_1.srcs/sources_1/imports/rtl/general/sirv_1cyc_sram_ctrl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sirv_1cyc_sram_ctrl
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/35T_lab3/project/project_1.srcs/sources_1/imports/rtl/perips/sirv_AsyncResetReg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sirv_AsyncResetReg
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/35T_lab3/project/project_1.srcs/sources_1/imports/rtl/perips/sirv_AsyncResetRegVec.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sirv_AsyncResetRegVec
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/35T_lab3/project/project_1.srcs/sources_1/imports/rtl/perips/sirv_AsyncResetRegVec_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sirv_AsyncResetRegVec_1
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/35T_lab3/project/project_1.srcs/sources_1/imports/rtl/perips/sirv_AsyncResetRegVec_129.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sirv_AsyncResetRegVec_129
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/35T_lab3/project/project_1.srcs/sources_1/imports/rtl/perips/sirv_AsyncResetRegVec_36.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sirv_AsyncResetRegVec_36
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/35T_lab3/project/project_1.srcs/sources_1/imports/rtl/perips/sirv_AsyncResetRegVec_67.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sirv_AsyncResetRegVec_67
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/35T_lab3/project/project_1.srcs/sources_1/imports/rtl/perips/sirv_DeglitchShiftRegister.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sirv_DeglitchShiftRegister
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/35T_lab3/project/project_1.srcs/sources_1/imports/rtl/perips/sirv_LevelGateway.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sirv_LevelGateway
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/35T_lab3/project/project_1.srcs/sources_1/imports/rtl/perips/sirv_ResetCatchAndSync.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sirv_ResetCatchAndSync
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/35T_lab3/project/project_1.srcs/sources_1/imports/rtl/perips/sirv_ResetCatchAndSync_2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sirv_ResetCatchAndSync_2
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/35T_lab3/project/project_1.srcs/sources_1/imports/rtl/perips/sirv_aon.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sirv_aon
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/35T_lab3/project/project_1.srcs/sources_1/imports/rtl/perips/sirv_aon_lclkgen_regs.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sirv_aon_lclkgen_regs
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/35T_lab3/project/project_1.srcs/sources_1/imports/rtl/perips/sirv_aon_porrst.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sirv_aon_porrst
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/35T_lab3/project/project_1.srcs/sources_1/imports/rtl/perips/sirv_aon_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sirv_aon_top
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/35T_lab3/project/project_1.srcs/sources_1/imports/rtl/perips/sirv_aon_wrapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sirv_aon_wrapper
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/35T_lab3/project/project_1.srcs/sources_1/imports/rtl/perips/sirv_clint.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sirv_clint
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/35T_lab3/project/project_1.srcs/sources_1/imports/rtl/perips/sirv_clint_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sirv_clint_top
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/35T_lab3/project/project_1.srcs/sources_1/imports/rtl/debug/sirv_debug_csr.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sirv_debug_csr
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/35T_lab3/project/project_1.srcs/sources_1/imports/rtl/debug/sirv_debug_module.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sirv_debug_module
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/35T_lab3/project/project_1.srcs/sources_1/imports/rtl/debug/sirv_debug_ram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sirv_debug_ram
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/35T_lab3/project/project_1.srcs/sources_1/imports/rtl/debug/sirv_debug_rom.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sirv_debug_rom
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/35T_lab3/project/project_1.srcs/sources_1/imports/rtl/perips/sirv_expl_apb_slv.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sirv_expl_apb_slv
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/35T_lab3/project/project_1.srcs/sources_1/imports/rtl/perips/sirv_expl_axi_slv.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sirv_expl_axi_slv
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/35T_lab3/project/project_1.srcs/sources_1/imports/rtl/perips/sirv_flash_qspi.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sirv_flash_qspi
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/35T_lab3/project/project_1.srcs/sources_1/imports/rtl/perips/sirv_flash_qspi_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sirv_flash_qspi_top
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/35T_lab3/project/project_1.srcs/sources_1/imports/rtl/general/sirv_gnrl_bufs.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sirv_gnrl_pipe_stage
INFO: [VRFC 10-311] analyzing module sirv_gnrl_sync
INFO: [VRFC 10-311] analyzing module sirv_gnrl_cdc_rx
INFO: [VRFC 10-311] analyzing module sirv_gnrl_cdc_tx
INFO: [VRFC 10-311] analyzing module sirv_gnrl_bypbuf
INFO: [VRFC 10-311] analyzing module sirv_gnrl_fifo
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/35T_lab3/project/project_1.srcs/sources_1/imports/rtl/general/sirv_gnrl_dffs.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sirv_gnrl_dfflrs
INFO: [VRFC 10-311] analyzing module sirv_gnrl_dfflr
INFO: [VRFC 10-311] analyzing module sirv_gnrl_dffl
INFO: [VRFC 10-311] analyzing module sirv_gnrl_dffrs
INFO: [VRFC 10-311] analyzing module sirv_gnrl_dffr
INFO: [VRFC 10-311] analyzing module sirv_gnrl_ltch
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/35T_lab3/project/project_1.srcs/sources_1/imports/rtl/general/sirv_gnrl_icbs.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sirv_gnrl_icb_arbt
INFO: [VRFC 10-311] analyzing module sirv_gnrl_icb_buffer
INFO: [VRFC 10-311] analyzing module sirv_gnrl_icb_n2w
INFO: [VRFC 10-311] analyzing module sirv_gnrl_icb_splt
INFO: [VRFC 10-311] analyzing module sirv_gnrl_icb2axi
INFO: [VRFC 10-311] analyzing module sirv_gnrl_icb32towishb8
INFO: [VRFC 10-311] analyzing module sirv_gnrl_icb2apb
INFO: [VRFC 10-311] analyzing module sirv_gnrl_axi_buffer
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/35T_lab3/project/project_1.srcs/sources_1/imports/rtl/general/sirv_gnrl_ram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sirv_gnrl_ram
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/35T_lab3/project/project_1.srcs/sources_1/imports/rtl/perips/sirv_gpio.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sirv_gpio
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/35T_lab3/project/project_1.srcs/sources_1/imports/rtl/perips/sirv_gpio_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sirv_gpio_top
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/35T_lab3/project/project_1.srcs/sources_1/imports/rtl/perips/sirv_hclkgen_regs.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sirv_hclkgen_regs
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/35T_lab3/project/project_1.srcs/sources_1/imports/rtl/fab/sirv_icb1to16_bus.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sirv_icb1to16_bus
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/35T_lab3/project/project_1.srcs/sources_1/imports/rtl/fab/sirv_icb1to2_bus.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sirv_icb1to2_bus
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/35T_lab3/project/project_1.srcs/sources_1/imports/rtl/fab/sirv_icb1to8_bus.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sirv_icb1to8_bus
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/35T_lab3/project/project_1.srcs/sources_1/imports/rtl/debug/sirv_jtag_dtm.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sirv_jtag_dtm
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/35T_lab3/project/project_1.srcs/sources_1/imports/rtl/perips/sirv_jtaggpioport.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sirv_jtaggpioport
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/35T_lab3/project/project_1.srcs/sources_1/imports/rtl/mems/sirv_mrom.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sirv_mrom
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/35T_lab3/project/project_1.srcs/sources_1/imports/rtl/mems/sirv_mrom_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sirv_mrom_top
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/35T_lab3/project/project_1.srcs/sources_1/imports/rtl/perips/sirv_otp_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sirv_otp_top
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/35T_lab3/project/project_1.srcs/sources_1/imports/rtl/perips/sirv_plic_man.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sirv_plic_man
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/35T_lab3/project/project_1.srcs/sources_1/imports/rtl/perips/sirv_plic_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sirv_plic_top
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/35T_lab3/project/project_1.srcs/sources_1/imports/rtl/perips/sirv_pmu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sirv_pmu
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/35T_lab3/project/project_1.srcs/sources_1/imports/rtl/perips/sirv_pmu_core.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sirv_pmu_core
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/35T_lab3/project/project_1.srcs/sources_1/imports/rtl/perips/sirv_pwm16.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sirv_pwm16
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/35T_lab3/project/project_1.srcs/sources_1/imports/rtl/perips/sirv_pwm16_core.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sirv_pwm16_core
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/35T_lab3/project/project_1.srcs/sources_1/imports/rtl/perips/sirv_pwm16_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sirv_pwm16_top
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/35T_lab3/project/project_1.srcs/sources_1/imports/rtl/perips/sirv_pwm8.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sirv_pwm8
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/35T_lab3/project/project_1.srcs/sources_1/imports/rtl/perips/sirv_pwm8_core.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sirv_pwm8_core
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/35T_lab3/project/project_1.srcs/sources_1/imports/rtl/perips/sirv_pwm8_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sirv_pwm8_top
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/35T_lab3/project/project_1.srcs/sources_1/imports/rtl/perips/sirv_pwmgpioport.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sirv_pwmgpioport
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/35T_lab3/project/project_1.srcs/sources_1/imports/rtl/perips/sirv_qspi_1cs.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sirv_qspi_1cs
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/35T_lab3/project/project_1.srcs/sources_1/imports/rtl/perips/sirv_qspi_1cs_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sirv_qspi_1cs_top
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/35T_lab3/project/project_1.srcs/sources_1/imports/rtl/perips/sirv_qspi_4cs.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sirv_qspi_4cs
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/35T_lab3/project/project_1.srcs/sources_1/imports/rtl/perips/sirv_qspi_4cs_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sirv_qspi_4cs_top
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/35T_lab3/project/project_1.srcs/sources_1/imports/rtl/perips/sirv_qspi_arbiter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sirv_qspi_arbiter
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/35T_lab3/project/project_1.srcs/sources_1/imports/rtl/perips/sirv_qspi_fifo.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sirv_qspi_fifo
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/35T_lab3/project/project_1.srcs/sources_1/imports/rtl/perips/sirv_qspi_media.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sirv_qspi_media
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/35T_lab3/project/project_1.srcs/sources_1/imports/rtl/perips/sirv_qspi_media_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sirv_qspi_media_1
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/35T_lab3/project/project_1.srcs/sources_1/imports/rtl/perips/sirv_qspi_media_2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sirv_qspi_media_2
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/35T_lab3/project/project_1.srcs/sources_1/imports/rtl/perips/sirv_qspi_physical.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sirv_qspi_physical
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/35T_lab3/project/project_1.srcs/sources_1/imports/rtl/perips/sirv_qspi_physical_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sirv_qspi_physical_1
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/35T_lab3/project/project_1.srcs/sources_1/imports/rtl/perips/sirv_qspi_physical_2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sirv_qspi_physical_2
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/35T_lab3/project/project_1.srcs/sources_1/imports/rtl/perips/sirv_queue.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sirv_queue
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/35T_lab3/project/project_1.srcs/sources_1/imports/rtl/perips/sirv_queue_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sirv_queue_1
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/35T_lab3/project/project_1.srcs/sources_1/imports/rtl/perips/sirv_repeater_6.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sirv_repeater_6
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/35T_lab3/project/project_1.srcs/sources_1/imports/rtl/perips/sirv_rtc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sirv_rtc
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/35T_lab3/project/project_1.srcs/sources_1/imports/rtl/general/sirv_sim_ram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sirv_sim_ram
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/35T_lab3/project/project_1.srcs/sources_1/imports/rtl/perips/sirv_spi_flashmap.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sirv_qspi_flashmap
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/35T_lab3/project/project_1.srcs/sources_1/imports/rtl/perips/sirv_spigpioport.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sirv_spigpioport
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/35T_lab3/project/project_1.srcs/sources_1/imports/rtl/perips/sirv_spigpioport_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sirv_spigpioport_1
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/35T_lab3/project/project_1.srcs/sources_1/imports/rtl/perips/sirv_spigpioport_2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sirv_spigpioport_2
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/35T_lab3/project/project_1.srcs/sources_1/imports/rtl/general/sirv_sram_icb_ctrl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sirv_sram_icb_ctrl
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/35T_lab3/project/project_1.srcs/sources_1/imports/rtl/perips/sirv_tl_repeater_5.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sirv_tl_repeater_5
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/35T_lab3/project/project_1.srcs/sources_1/imports/rtl/perips/sirv_tlfragmenter_qspi_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sirv_tlfragmenter_qspi_1
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/35T_lab3/project/project_1.srcs/sources_1/imports/rtl/perips/sirv_tlwidthwidget_qspi.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sirv_tlwidthwidget_qspi
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/35T_lab3/project/project_1.srcs/sources_1/imports/rtl/perips/sirv_uart.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sirv_uart
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/35T_lab3/project/project_1.srcs/sources_1/imports/rtl/perips/sirv_uart_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sirv_uart_top
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/35T_lab3/project/project_1.srcs/sources_1/imports/rtl/perips/sirv_uartgpioport.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sirv_uartgpioport
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/35T_lab3/project/project_1.srcs/sources_1/imports/rtl/perips/sirv_uartrx.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sirv_uartrx
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/35T_lab3/project/project_1.srcs/sources_1/imports/rtl/perips/sirv_uarttx.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sirv_uarttx
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/35T_lab3/project/project_1.srcs/sources_1/imports/rtl/perips/sirv_wdog.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sirv_wdog
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/35T_lab3/project/project_1.srcs/sim_1/new/lab3_ddr_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module lab3_ddr_tb
"xvhdl --incr --relax -prj lab3_ddr_tb_vhdl.prj"
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:17 . Memory (MB): peak = 1183.020 ; gain = 0.000
INFO: [USF-XSim-69] 'compile' step finished in '17' seconds
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:19 . Memory (MB): peak = 1183.020 ; gain = 0.000
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/vivado/35T_lab3/project/project_1.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/vivado/35T_lab3/project/project_1.sim/sim_1/behav/xsim'
Vivado Simulator 2018.1
Copyright 1986-1999, 2001-2017 Xilinx, Inc. All Rights Reserved.
Running: F:/software/xilinx/Vivado/2018.1/bin/unwrapped/win64.o/xelab.exe -wto c791423ef94145f2bff069b8ae028558 --incr --debug typical --relax --mt 2 -L blk_mem_gen_v8_3_6 -L axi_bram_ctrl_v4_0_14 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot lab3_ddr_tb_behav xil_defaultlib.lab3_ddr_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 21 differs from formal bit length 20 for port addr [D:/vivado/35T_lab3/project/project_1.srcs/sources_1/new/lab3_ddr_ctrl.v:538]
WARNING: [VRFC 10-278] actual bit length 1 differs from formal bit length 2 for port axi_wlock [D:/vivado/35T_lab3/project/project_1.srcs/sources_1/new/lab3_ddr_ctrl.v:567]
WARNING: [VRFC 10-278] actual bit length 1 differs from formal bit length 2 for port axi_rlock [D:/vivado/35T_lab3/project/project_1.srcs/sources_1/new/lab3_ddr_ctrl.v:590]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package ieee.std_logic_arith
Compiling package xpm.vcomponents
Compiling package axi_bram_ctrl_v4_0_14.axi_bram_ctrl_funcs
Compiling package ieee.vital_timing
Compiling package ieee.vital_primitives
Compiling package unisim.vpkg
Compiling package unisim.vcomponents
Compiling module xil_defaultlib.sirv_AsyncResetReg
Compiling module xil_defaultlib.sirv_AsyncResetRegVec_129
Compiling module xil_defaultlib.sirv_ResetCatchAndSync_2
Compiling module xil_defaultlib.e203_subsys_pll
Compiling module xil_defaultlib.e203_subsys_hclkgen_rstsync
Compiling module xil_defaultlib.sirv_gnrl_dfflr(DW=6)
Compiling module xil_defaultlib.sirv_gnrl_dfflr(DW=1)
Compiling module xil_defaultlib.e203_clkgate
Compiling module xil_defaultlib.e203_subsys_pllclkdiv
Compiling module xil_defaultlib.e203_subsys_gfcm
Compiling module xil_defaultlib.e203_subsys_hclkgen
Compiling module xil_defaultlib.e203_reset_ctrl_default
Compiling module xil_defaultlib.sirv_gnrl_dffr(DW=1)
Compiling module xil_defaultlib.e203_clk_ctrl
Compiling module xil_defaultlib.sirv_gnrl_sync(DW=1)
Compiling module xil_defaultlib.e203_irq_sync_default
Compiling module xil_defaultlib.e203_extend_csr
Compiling module xil_defaultlib.sirv_gnrl_dffrs(DW=1)
Compiling module xil_defaultlib.sirv_gnrl_dfflr(DW=16)
Compiling module xil_defaultlib.sirv_gnrl_dfflr(DW=5)
Compiling module xil_defaultlib.sirv_gnrl_dfflr
Compiling module xil_defaultlib.e203_exu_decode
Compiling module xil_defaultlib.e203_ifu_minidec
Compiling module xil_defaultlib.e203_ifu_litebpu
Compiling module xil_defaultlib.e203_ifu_ifetch
Compiling module xil_defaultlib.sirv_gnrl_dfflrs(DW=1)
Compiling module xil_defaultlib.sirv_gnrl_dffl(DW=33)
Compiling module xil_defaultlib.sirv_gnrl_fifo(CUT_READY=1,DP=1,...
Compiling module xil_defaultlib.sirv_gnrl_bypbuf(DP=1,DW=33)
Compiling module xil_defaultlib.sirv_gnrl_dfflr(DW=2)
Compiling module xil_defaultlib.sirv_gnrl_dffl(DW=2)
Compiling module xil_defaultlib.sirv_gnrl_dffl(DW=16)
Compiling module xil_defaultlib.e203_ifu_ift2icb
Compiling module xil_defaultlib.e203_ifu
Compiling module xil_defaultlib.sirv_gnrl_dffl
Compiling module xil_defaultlib.e203_exu_regfile_default
Compiling module xil_defaultlib.e203_exu_disp
Compiling module xil_defaultlib.sirv_gnrl_dffl(DW=5)
Compiling module xil_defaultlib.sirv_gnrl_dffl(DW=1)
Compiling module xil_defaultlib.e203_exu_oitf_default
Compiling module xil_defaultlib.e203_exu_alu_csrctrl
Compiling module xil_defaultlib.e203_exu_alu_bjp
Compiling module xil_defaultlib.sirv_gnrl_dfflr(DW=4)
Compiling module xil_defaultlib.e203_exu_alu_lsuagu
Compiling module xil_defaultlib.e203_exu_alu_rglr
Compiling module xil_defaultlib.sirv_gnrl_dfflr(DW=3)
Compiling module xil_defaultlib.e203_exu_alu_muldiv
Compiling module xil_defaultlib.e203_exu_alu_dpath
Compiling module xil_defaultlib.e203_exu_alu
Compiling module xil_defaultlib.e203_exu_longpwbck
Compiling module xil_defaultlib.e203_exu_wbck
Compiling module xil_defaultlib.e203_exu_branchslv
Compiling module xil_defaultlib.e203_exu_excp
Compiling module xil_defaultlib.e203_exu_commit
Compiling module xil_defaultlib.e203_exu_csr
Compiling module xil_defaultlib.e203_exu
Compiling module xil_defaultlib.sirv_gnrl_pipe_stage(DW=1)
Compiling module xil_defaultlib.sirv_gnrl_icb_arbt(DW=32,USR_W=3...
Compiling module xil_defaultlib.sirv_gnrl_dffl(DW=44)
Compiling module xil_defaultlib.sirv_gnrl_pipe_stage(DW=44)
Compiling module xil_defaultlib.e203_lsu_ctrl_default
Compiling module xil_defaultlib.e203_lsu
Compiling module xil_defaultlib.sirv_gnrl_pipe_stage(CUT_READY=1...
Compiling module xil_defaultlib.sirv_gnrl_icb_arbt(DW=32,FIFO_CU...
Compiling module xil_defaultlib.sirv_gnrl_dffl(DW=78)
Compiling module xil_defaultlib.sirv_gnrl_fifo(CUT_READY=1,DP=1,...
Compiling module xil_defaultlib.sirv_gnrl_dffl(DW=35)
Compiling module xil_defaultlib.sirv_gnrl_fifo(CUT_READY=1,DP=1,...
Compiling module xil_defaultlib.sirv_gnrl_icb_buffer(CMD_CUT_REA...
Compiling module xil_defaultlib.sirv_gnrl_dffl(DW=6)
Compiling module xil_defaultlib.sirv_gnrl_pipe_stage(CUT_READY=1...
Compiling module xil_defaultlib.sirv_gnrl_icb_splt(DW=32,FIFO_OU...
Compiling module xil_defaultlib.e203_biu_default
Compiling module xil_defaultlib.e203_core
Compiling module xil_defaultlib.sirv_gnrl_icb_n2w(AW=16,FIFO_OUT...
Compiling module xil_defaultlib.sirv_gnrl_icb_arbt(AW=16,ARBT_NU...
Compiling module xil_defaultlib.sirv_gnrl_dffl(DW=91)
Compiling module xil_defaultlib.sirv_gnrl_fifo(CUT_READY=1,DP=1,...
Compiling module xil_defaultlib.sirv_gnrl_bypbuf(DP=1,DW=91)
Compiling module xil_defaultlib.sirv_gnrl_pipe_stage(DW=2)
Compiling module xil_defaultlib.sirv_1cyc_sram_ctrl(DW=64,MW=8,A...
Compiling module xil_defaultlib.sirv_sram_icb_ctrl(DW=64,MW=8,AW...
Compiling module xil_defaultlib.e203_itcm_ctrl
Compiling module xil_defaultlib.axi_wrapper(C_AXI_ADDR_WIDTH=20,...
Compiling module xil_defaultlib.lab3_ddr_ctrl
Compiling module xil_defaultlib.e203_cpu
Compiling module xil_defaultlib.sirv_sim_ram(DP=8192,FORCE_X2ZER...
Compiling module xil_defaultlib.sirv_gnrl_ram(DP=8192,DW=64,FORC...
Compiling module xil_defaultlib.e203_itcm_ram
Compiling module xil_defaultlib.sirv_sim_ram(DP=16384,FORCE_X2ZE...
Compiling module xil_defaultlib.sirv_gnrl_ram(DP=16384,FORCE_X2Z...
Compiling module xil_defaultlib.e203_dtcm_ram
Compiling module xil_defaultlib.e203_srams
Compiling module xil_defaultlib.e203_cpu_top
Compiling module xil_defaultlib.sirv_gnrl_dffr(DW=53)
Compiling module xil_defaultlib.sirv_gnrl_dffr(DW=6)
Compiling module xil_defaultlib.sirv_gnrl_dffr(DW=3)
Compiling module xil_defaultlib.sirv_LevelGateway
Compiling module xil_defaultlib.sirv_gnrl_pipe_stage(CUT_READY=1...
Compiling module xil_defaultlib.sirv_plic_man(PLIC_IRQ_NUM=53,PL...
Compiling module xil_defaultlib.sirv_plic_top
Compiling module xil_defaultlib.e203_subsys_plic
Compiling module xil_defaultlib.sirv_clint
Compiling module xil_defaultlib.sirv_clint_top
Compiling module xil_defaultlib.e203_subsys_clint
Compiling module xil_defaultlib.sirv_gnrl_fifo(CUT_READY=1,DP=2,...
Compiling module xil_defaultlib.sirv_gnrl_fifo(CUT_READY=1,DP=2,...
Compiling module xil_defaultlib.sirv_gnrl_icb_buffer(CMD_CUT_REA...
Compiling module xil_defaultlib.sirv_gnrl_dffl(DW=17)
Compiling module xil_defaultlib.sirv_gnrl_pipe_stage(CUT_READY=1...
Compiling module xil_defaultlib.sirv_gnrl_icb_splt(DW=32,FIFO_OU...
Compiling module xil_defaultlib.sirv_icb1to16_bus(ICB_FIFO_DP=2,...
Compiling module xil_defaultlib.sirv_otp_top
Compiling module xil_defaultlib.sirv_AsyncResetRegVec_67
Compiling module xil_defaultlib.sirv_gpio
Compiling module xil_defaultlib.sirv_gpio_top
Compiling module xil_defaultlib.sirv_uarttx
Compiling module xil_defaultlib.sirv_queue_1
Compiling module xil_defaultlib.sirv_uartrx
Compiling module xil_defaultlib.sirv_uart
Compiling module xil_defaultlib.sirv_uart_top
Compiling module xil_defaultlib.sirv_tl_repeater_5
Compiling module xil_defaultlib.sirv_tlwidthwidget_qspi
Compiling module xil_defaultlib.sirv_repeater_6
Compiling module xil_defaultlib.sirv_tlfragmenter_qspi_1
Compiling module xil_defaultlib.sirv_qspi_fifo
Compiling module xil_defaultlib.sirv_qspi_physical
Compiling module xil_defaultlib.sirv_qspi_media
Compiling module xil_defaultlib.sirv_qspi_flashmap
Compiling module xil_defaultlib.sirv_qspi_arbiter
Compiling module xil_defaultlib.sirv_flash_qspi
Compiling module xil_defaultlib.sirv_flash_qspi_top
Compiling module xil_defaultlib.sirv_pwm8_core
Compiling module xil_defaultlib.sirv_pwm8
Compiling module xil_defaultlib.sirv_pwm8_top
Compiling module xil_defaultlib.sirv_qspi_physical_1
Compiling module xil_defaultlib.sirv_qspi_media_1
Compiling module xil_defaultlib.sirv_qspi_4cs
Compiling module xil_defaultlib.sirv_qspi_4cs_top
Compiling module xil_defaultlib.sirv_pwm16_core
Compiling module xil_defaultlib.sirv_pwm16
Compiling module xil_defaultlib.sirv_pwm16_top
Compiling module xil_defaultlib.sirv_qspi_physical_2
Compiling module xil_defaultlib.sirv_qspi_media_2
Compiling module xil_defaultlib.sirv_qspi_1cs
Compiling module xil_defaultlib.sirv_qspi_1cs_top
Compiling module xil_defaultlib.sirv_uartgpioport
Compiling module xil_defaultlib.sirv_pwmgpioport
Compiling module xil_defaultlib.sirv_spigpioport
Compiling module xil_defaultlib.sirv_spigpioport_1
Compiling module xil_defaultlib.sirv_spigpioport_2
Compiling module xil_defaultlib.sirv_gnrl_dfflr(DW=65)
Compiling module xil_defaultlib.sirv_gnrl_cdc_tx(DW=65)
Compiling module xil_defaultlib.sirv_gnrl_dfflr(DW=33)
Compiling module xil_defaultlib.sirv_gnrl_cdc_rx(DW=33)
Compiling module xil_defaultlib.sirv_gnrl_fifo(CUT_READY=1,MSKO=...
Compiling module xil_defaultlib.sirv_gnrl_dffl(DW=50)
Compiling module xil_defaultlib.sirv_gnrl_fifo(CUT_READY=1,DP=2,...
Compiling module xil_defaultlib.sirv_gnrl_dffl(DW=37)
Compiling module xil_defaultlib.sirv_gnrl_fifo(CUT_READY=1,DP=2,...
Compiling module xil_defaultlib.sirv_gnrl_fifo(CUT_READY=1,DP=2,...
Compiling module xil_defaultlib.sirv_gnrl_axi_buffer(CHNL_FIFO_C...
Compiling module xil_defaultlib.sirv_gnrl_icb2axi(AXI_FIFO_DP=2,...
Compiling module xil_defaultlib.sirv_expl_axi_slv
Compiling module xil_defaultlib.sirv_gnrl_fifo(CUT_READY=1,DP=1)
Compiling module xil_defaultlib.sirv_gnrl_icb2apb(DW=32)
Compiling module xil_defaultlib.sirv_expl_apb_slv
Compiling module xil_defaultlib.sirv_gnrl_icb32towishb8
Compiling module xil_defaultlib.i2c_master_bit_ctrl
Compiling module xil_defaultlib.i2c_master_byte_ctrl
Compiling module xil_defaultlib.i2c_master_top
Compiling module xil_defaultlib.sirv_hclkgen_regs
Compiling module xil_defaultlib.e203_subsys_perips
Compiling module xil_defaultlib.sirv_gnrl_dffl(DW=9)
Compiling module xil_defaultlib.sirv_gnrl_pipe_stage(CUT_READY=1...
Compiling module xil_defaultlib.sirv_gnrl_icb_splt(DW=32,FIFO_OU...
Compiling module xil_defaultlib.sirv_icb1to8_bus(ICB_FIFO_DP=2,O...
Compiling module xil_defaultlib.sirv_mrom
Compiling module xil_defaultlib.sirv_mrom_top
Compiling module xil_defaultlib.sirv_gnrl_fifo(CUT_READY=1,MSKO=...
Compiling module xil_defaultlib.sirv_gnrl_icb2axi(AXI_FIFO_DP=2,...
Compiling module xil_defaultlib.e203_subsys_mems
Compiling module xil_defaultlib.e203_subsys_main
Compiling module xil_defaultlib.sirv_AsyncResetRegVec_36
Compiling module xil_defaultlib.sirv_ResetCatchAndSync
Compiling module xil_defaultlib.sirv_jtaggpioport
Compiling module xil_defaultlib.sirv_debug_csr
Compiling module xil_defaultlib.sirv_gnrl_dfflr(DW=41)
Compiling module xil_defaultlib.sirv_gnrl_cdc_tx(DW=41)
Compiling module xil_defaultlib.sirv_gnrl_dfflr(DW=36)
Compiling module xil_defaultlib.sirv_gnrl_cdc_rx(DW=36)
Compiling module xil_defaultlib.sirv_jtag_dtm_default
Compiling module xil_defaultlib.sirv_gnrl_cdc_tx(DW=36)
Compiling module xil_defaultlib.sirv_gnrl_cdc_rx(DW=41)
Compiling module xil_defaultlib.sirv_debug_rom
Compiling module xil_defaultlib.sirv_debug_ram_default
Compiling module xil_defaultlib.sirv_debug_module_default
Compiling module xil_defaultlib.sirv_gnrl_cdc_tx
Compiling module xil_defaultlib.sirv_gnrl_cdc_rx(DW=65)
Compiling module xil_defaultlib.sirv_gnrl_fifo(CUT_READY=1,DP=0,...
Compiling module xil_defaultlib.sirv_gnrl_fifo(CUT_READY=1,DP=0,...
Compiling module xil_defaultlib.sirv_gnrl_icb_buffer(AW=15,CMD_C...
Compiling module xil_defaultlib.sirv_gnrl_pipe_stage(CUT_READY=1...
Compiling module xil_defaultlib.sirv_gnrl_icb_splt(AW=15,DW=32,F...
Compiling module xil_defaultlib.sirv_icb1to2_bus(AW=15,O0_BASE_A...
Compiling module xil_defaultlib.sirv_aon_lclkgen_regs
Compiling module xil_defaultlib.sirv_AsyncResetRegVec
Compiling module xil_defaultlib.sirv_rtc
Compiling module xil_defaultlib.sirv_pmu_core
Compiling module xil_defaultlib.sirv_AsyncResetRegVec_1
Compiling module xil_defaultlib.sirv_pmu
Compiling module xil_defaultlib.sirv_wdog
Compiling module xil_defaultlib.sirv_queue
Compiling module xil_defaultlib.sirv_aon
Compiling module xil_defaultlib.sirv_DeglitchShiftRegister
Compiling module xil_defaultlib.sirv_aon_porrst
Compiling module xil_defaultlib.sirv_aon_wrapper
Compiling module xil_defaultlib.sirv_aon_top
Compiling module xil_defaultlib.e203_subsys_top
Compiling module xil_defaultlib.e203_soc_top
Compiling architecture implementation of entity axi_bram_ctrl_v4_0_14.wrap_brst [\wrap_brst(c_axi_addr_width=20,c...]
Compiling architecture muxcy_v of entity unisim.MUXCY [muxcy_default]
Compiling architecture muxcy_l_v of entity unisim.MUXCY_L [muxcy_l_default]
Compiling architecture xorcy_v of entity unisim.XORCY [xorcy_default]
Compiling architecture srl16e_v of entity unisim.SRL16E [\SRL16E(0,15)\]
Compiling architecture fdre_v of entity unisim.FDRE [fdre_default]
Compiling architecture fdr_v of entity unisim.FDR [fdr_default]
Compiling architecture imp of entity axi_bram_ctrl_v4_0_14.SRL_FIFO [\SRL_FIFO(c_data_bits=4,c_depth=...]
Compiling architecture implementation of entity axi_bram_ctrl_v4_0_14.wr_chnl [\wr_chnl(c_axi_addr_width=20,c_s...]
Compiling architecture implementation of entity axi_bram_ctrl_v4_0_14.rd_chnl [\rd_chnl(c_axi_addr_width=20,c_s...]
Compiling architecture implementation of entity axi_bram_ctrl_v4_0_14.full_axi [\full_axi(c_s_axi_addr_width=20,...]
Compiling architecture implementation of entity axi_bram_ctrl_v4_0_14.axi_bram_ctrl_top [\axi_bram_ctrl_top(c_bram_addr_w...]
Compiling module xpm.xpm_memory_base(MEMORY_SIZE=8388...
Compiling module xpm.xpm_memory_tdpram(MEMORY_SIZE=83...
Compiling architecture implementation of entity axi_bram_ctrl_v4_0_14.axi_bram_ctrl [\axi_bram_ctrl(c_bram_inst_mode=...]
Compiling architecture axi_bram_ctrl_0_arch of entity xil_defaultlib.axi_bram_ctrl_0 [axi_bram_ctrl_0_default]
Compiling module xil_defaultlib.lab3_ddr_tb
WARNING: [XSIM 43-3373] "D:/vivado/35T_lab3/project/project_1.srcs/sim_1/new/lab3_ddr_tb.v" Line 249. System function $value$plusargs is used as system task. This system function should have a LHS e.g. x=$value$plusargs().
Compiling module xil_defaultlib.glbl
Built simulation snapshot lab3_ddr_tb_behav
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:25 . Memory (MB): peak = 1183.020 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '25' seconds
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:25 . Memory (MB): peak = 1183.020 ; gain = 0.000
Vivado Simulator 2018.1
Time resolution is 1 ps
!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!
TESTCASE=                                                                                                                                                                                                                                                                                      D:/rv32ui-p-lw.verilog
ITCM 0x00: 340510730001aa0d
ITCM 0x01: ff85051300002517
ITCM 0x02: 01f5222301e52023
ITCM 0x03: 040f416334202f73
ITCM 0x04: 4fa507ff02634fa1
ITCM 0x05: 0c634fad05ff0f63
ITCM 0x06: 0bff05634f8505ff
ITCM 0x07: 4f9d0dff00634f95
ITCM 0x16: 2f03f52505130000
ITCM 0x20: 2f8300052f03f065
Info: [XPM_MEMORY 20-2] MEMORY_INIT_FILE (none), MEMORY_INIT_PARAM together specify no memory initialization. Initial memory contents will be all 0's. lab3_ddr_tb.axi_bram.U0.gint_inst.xpm_tdpram_mem_gen.xpm_memory_inst.xpm_memory_base_inst.config_drc  0
Time: 1 ps  Iteration: 0  Process: /lab3_ddr_tb/axi_bram/U0/gint_inst/xpm_tdpram_mem_gen/xpm_memory_inst/xpm_memory_base_inst/Initial270_1225  File: /wrk/2018.1/nightly/2018_04_04_2188600/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv
relaunch_sim: Time (s): cpu = 00:00:04 ; elapsed = 00:00:49 . Memory (MB): peak = 1190.215 ; gain = 7.195
run all
run: Time (s): cpu = 00:00:07 ; elapsed = 00:00:13 . Memory (MB): peak = 1194.473 ; gain = 4.250
current_wave_config {Untitled 2*}
WARNING: [Wavedata 42-16] Error Unable to get wave configuration 'Untitled 2*'.
Untitled 2
add_wave {{/lab3_ddr_tb/u_e203_soc_top/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_lab3_ddr_ctrl/lsu2dtcm_icb_rsp_ready}} 
current_wave_config {Untitled 2*}
WARNING: [Wavedata 42-16] Error Unable to get wave configuration 'Untitled 2*'.
Untitled 2
add_wave {{/lab3_ddr_tb/u_e203_soc_top/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_lab3_ddr_ctrl/lsu2dtcm_icb_rsp_valid}} 
current_wave_config {Untitled 2*}
WARNING: [Wavedata 42-16] Error Unable to get wave configuration 'Untitled 2*'.
Untitled 2
add_wave {{/lab3_ddr_tb/u_e203_soc_top/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_lab3_ddr_ctrl/rddata_vld}} 
current_wave_config {Untitled 2*}
WARNING: [Wavedata 42-16] Error Unable to get wave configuration 'Untitled 2*'.
Untitled 2
add_wave {{/lab3_ddr_tb/u_e203_soc_top/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_lab3_ddr_ctrl/rddata_cmptd}} 
current_wave_config {Untitled 2*}
WARNING: [Wavedata 42-16] Error Unable to get wave configuration 'Untitled 2*'.
Untitled 2
add_wave {{/lab3_ddr_tb/u_e203_soc_top/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_lab3_ddr_ctrl/u_axi_warpper/rddata_cmptd}} 
current_wave_config {Untitled 2*}
WARNING: [Wavedata 42-16] Error Unable to get wave configuration 'Untitled 2*'.
Untitled 2
add_wave {{/lab3_ddr_tb/u_e203_soc_top/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_lab3_ddr_ctrl/u_axi_warpper/wrdata_rdy}} 
current_wave_config {Untitled 2*}
WARNING: [Wavedata 42-16] Error Unable to get wave configuration 'Untitled 2*'.
Untitled 2
add_wave {{/lab3_ddr_tb/u_e203_soc_top/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_lab3_ddr_ctrl/u_axi_warpper/wrdata_cmptd}} 
relaunch_sim
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/vivado/35T_lab3/project/project_1.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'F:/software/xilinx/Vivado/2018.1/data/xsim/ip/xsim_ip.ini' copied to run dir:'D:/vivado/35T_lab3/project/project_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'lab3_ddr_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/vivado/35T_lab3/project/project_1.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj lab3_ddr_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/35T_lab3/project/project_1.srcs/sources_1/new/axi_wrapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module axi_wrapper
INFO: [VRFC 10-2458] undeclared symbol awid, assumed default net type wire [D:/vivado/35T_lab3/project/project_1.srcs/sources_1/new/axi_wrapper.v:479]
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/35T_lab3/project/project_1.srcs/sources_1/imports/rtl/core/e203_biu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module e203_biu
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/35T_lab3/project/project_1.srcs/sources_1/imports/rtl/core/e203_clk_ctrl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module e203_clk_ctrl
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/35T_lab3/project/project_1.srcs/sources_1/imports/rtl/core/e203_clkgate.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module e203_clkgate
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/35T_lab3/project/project_1.srcs/sources_1/imports/rtl/core/e203_core.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module e203_core
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/35T_lab3/project/project_1.srcs/sources_1/imports/rtl/core/e203_cpu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module e203_cpu
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/35T_lab3/project/project_1.srcs/sources_1/imports/rtl/core/e203_cpu_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module e203_cpu_top
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/35T_lab3/project/project_1.srcs/sources_1/imports/rtl/core/e203_dtcm_ram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module e203_dtcm_ram
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/35T_lab3/project/project_1.srcs/sources_1/imports/rtl/core/e203_extend_csr.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module e203_extend_csr
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/35T_lab3/project/project_1.srcs/sources_1/imports/rtl/core/e203_exu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module e203_exu
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/35T_lab3/project/project_1.srcs/sources_1/imports/rtl/core/e203_exu_alu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module e203_exu_alu
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/35T_lab3/project/project_1.srcs/sources_1/imports/rtl/core/e203_exu_alu_bjp.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module e203_exu_alu_bjp
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/35T_lab3/project/project_1.srcs/sources_1/imports/rtl/core/e203_exu_alu_csrctrl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module e203_exu_alu_csrctrl
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/35T_lab3/project/project_1.srcs/sources_1/imports/rtl/core/e203_exu_alu_dpath.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module e203_exu_alu_dpath
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/35T_lab3/project/project_1.srcs/sources_1/imports/rtl/core/e203_exu_alu_lsuagu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module e203_exu_alu_lsuagu
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/35T_lab3/project/project_1.srcs/sources_1/imports/rtl/core/e203_exu_alu_muldiv.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module e203_exu_alu_muldiv
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/35T_lab3/project/project_1.srcs/sources_1/imports/rtl/core/e203_exu_alu_rglr.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module e203_exu_alu_rglr
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/35T_lab3/project/project_1.srcs/sources_1/imports/rtl/core/e203_exu_branchslv.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module e203_exu_branchslv
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/35T_lab3/project/project_1.srcs/sources_1/imports/rtl/core/e203_exu_commit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module e203_exu_commit
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/35T_lab3/project/project_1.srcs/sources_1/imports/rtl/core/e203_exu_csr.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module e203_exu_csr
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/35T_lab3/project/project_1.srcs/sources_1/imports/rtl/core/e203_exu_decode.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module e203_exu_decode
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/35T_lab3/project/project_1.srcs/sources_1/imports/rtl/core/e203_exu_disp.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module e203_exu_disp
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/35T_lab3/project/project_1.srcs/sources_1/imports/rtl/core/e203_exu_excp.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module e203_exu_excp
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/35T_lab3/project/project_1.srcs/sources_1/imports/rtl/core/e203_exu_longpwbck.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module e203_exu_longpwbck
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/35T_lab3/project/project_1.srcs/sources_1/imports/rtl/core/e203_exu_oitf.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module e203_exu_oitf
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/35T_lab3/project/project_1.srcs/sources_1/imports/rtl/core/e203_exu_regfile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module e203_exu_regfile
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/35T_lab3/project/project_1.srcs/sources_1/imports/rtl/core/e203_exu_wbck.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module e203_exu_wbck
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/35T_lab3/project/project_1.srcs/sources_1/imports/rtl/core/e203_ifu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module e203_ifu
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/35T_lab3/project/project_1.srcs/sources_1/imports/rtl/core/e203_ifu_ifetch.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module e203_ifu_ifetch
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/35T_lab3/project/project_1.srcs/sources_1/imports/rtl/core/e203_ifu_ift2icb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module e203_ifu_ift2icb
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/35T_lab3/project/project_1.srcs/sources_1/imports/rtl/core/e203_ifu_litebpu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module e203_ifu_litebpu
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/35T_lab3/project/project_1.srcs/sources_1/imports/rtl/core/e203_ifu_minidec.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module e203_ifu_minidec
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/35T_lab3/project/project_1.srcs/sources_1/imports/rtl/core/e203_irq_sync.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module e203_irq_sync
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/35T_lab3/project/project_1.srcs/sources_1/imports/rtl/core/e203_itcm_ctrl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module e203_itcm_ctrl
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/35T_lab3/project/project_1.srcs/sources_1/imports/rtl/core/e203_itcm_ram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module e203_itcm_ram
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/35T_lab3/project/project_1.srcs/sources_1/imports/rtl/core/e203_lsu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module e203_lsu
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/35T_lab3/project/project_1.srcs/sources_1/imports/rtl/core/e203_lsu_ctrl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module e203_lsu_ctrl
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/35T_lab3/project/project_1.srcs/sources_1/imports/rtl/core/e203_reset_ctrl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module e203_reset_ctrl
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/35T_lab3/project/project_1.srcs/sources_1/imports/rtl/soc/e203_soc_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module e203_soc_top
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/35T_lab3/project/project_1.srcs/sources_1/imports/rtl/core/e203_srams.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module e203_srams
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/35T_lab3/project/project_1.srcs/sources_1/imports/rtl/subsys/e203_subsys_clint.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module e203_subsys_clint
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/35T_lab3/project/project_1.srcs/sources_1/imports/rtl/subsys/e203_subsys_gfcm.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module e203_subsys_gfcm
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/35T_lab3/project/project_1.srcs/sources_1/imports/rtl/subsys/e203_subsys_hclkgen.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module e203_subsys_hclkgen
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/35T_lab3/project/project_1.srcs/sources_1/imports/rtl/subsys/e203_subsys_hclkgen_rstsync.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module e203_subsys_hclkgen_rstsync
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/35T_lab3/project/project_1.srcs/sources_1/imports/rtl/subsys/e203_subsys_main.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module e203_subsys_main
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/35T_lab3/project/project_1.srcs/sources_1/imports/rtl/subsys/e203_subsys_mems.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module e203_subsys_mems
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/35T_lab3/project/project_1.srcs/sources_1/imports/rtl/subsys/e203_subsys_perips.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module e203_subsys_perips
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/35T_lab3/project/project_1.srcs/sources_1/imports/rtl/subsys/e203_subsys_plic.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module e203_subsys_plic
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/35T_lab3/project/project_1.srcs/sources_1/imports/rtl/subsys/e203_subsys_pll.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module e203_subsys_pll
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/35T_lab3/project/project_1.srcs/sources_1/imports/rtl/subsys/e203_subsys_pllclkdiv.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module e203_subsys_pllclkdiv
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/35T_lab3/project/project_1.srcs/sources_1/imports/rtl/subsys/e203_subsys_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module e203_subsys_top
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/35T_lab3/project/project_1.srcs/sources_1/imports/rtl/perips/i2c_master_bit_ctrl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module i2c_master_bit_ctrl
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/35T_lab3/project/project_1.srcs/sources_1/imports/rtl/perips/i2c_master_byte_ctrl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module i2c_master_byte_ctrl
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/35T_lab3/project/project_1.srcs/sources_1/imports/rtl/perips/i2c_master_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module i2c_master_top
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/35T_lab3/project/project_1.srcs/sources_1/new/lab3_ddr_ctrl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module lab3_ddr_ctrl
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/35T_lab3/project/project_1.srcs/sources_1/imports/rtl/general/sirv_1cyc_sram_ctrl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sirv_1cyc_sram_ctrl
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/35T_lab3/project/project_1.srcs/sources_1/imports/rtl/perips/sirv_AsyncResetReg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sirv_AsyncResetReg
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/35T_lab3/project/project_1.srcs/sources_1/imports/rtl/perips/sirv_AsyncResetRegVec.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sirv_AsyncResetRegVec
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/35T_lab3/project/project_1.srcs/sources_1/imports/rtl/perips/sirv_AsyncResetRegVec_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sirv_AsyncResetRegVec_1
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/35T_lab3/project/project_1.srcs/sources_1/imports/rtl/perips/sirv_AsyncResetRegVec_129.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sirv_AsyncResetRegVec_129
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/35T_lab3/project/project_1.srcs/sources_1/imports/rtl/perips/sirv_AsyncResetRegVec_36.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sirv_AsyncResetRegVec_36
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/35T_lab3/project/project_1.srcs/sources_1/imports/rtl/perips/sirv_AsyncResetRegVec_67.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sirv_AsyncResetRegVec_67
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/35T_lab3/project/project_1.srcs/sources_1/imports/rtl/perips/sirv_DeglitchShiftRegister.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sirv_DeglitchShiftRegister
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/35T_lab3/project/project_1.srcs/sources_1/imports/rtl/perips/sirv_LevelGateway.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sirv_LevelGateway
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/35T_lab3/project/project_1.srcs/sources_1/imports/rtl/perips/sirv_ResetCatchAndSync.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sirv_ResetCatchAndSync
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/35T_lab3/project/project_1.srcs/sources_1/imports/rtl/perips/sirv_ResetCatchAndSync_2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sirv_ResetCatchAndSync_2
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/35T_lab3/project/project_1.srcs/sources_1/imports/rtl/perips/sirv_aon.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sirv_aon
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/35T_lab3/project/project_1.srcs/sources_1/imports/rtl/perips/sirv_aon_lclkgen_regs.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sirv_aon_lclkgen_regs
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/35T_lab3/project/project_1.srcs/sources_1/imports/rtl/perips/sirv_aon_porrst.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sirv_aon_porrst
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/35T_lab3/project/project_1.srcs/sources_1/imports/rtl/perips/sirv_aon_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sirv_aon_top
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/35T_lab3/project/project_1.srcs/sources_1/imports/rtl/perips/sirv_aon_wrapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sirv_aon_wrapper
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/35T_lab3/project/project_1.srcs/sources_1/imports/rtl/perips/sirv_clint.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sirv_clint
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/35T_lab3/project/project_1.srcs/sources_1/imports/rtl/perips/sirv_clint_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sirv_clint_top
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/35T_lab3/project/project_1.srcs/sources_1/imports/rtl/debug/sirv_debug_csr.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sirv_debug_csr
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/35T_lab3/project/project_1.srcs/sources_1/imports/rtl/debug/sirv_debug_module.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sirv_debug_module
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/35T_lab3/project/project_1.srcs/sources_1/imports/rtl/debug/sirv_debug_ram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sirv_debug_ram
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/35T_lab3/project/project_1.srcs/sources_1/imports/rtl/debug/sirv_debug_rom.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sirv_debug_rom
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/35T_lab3/project/project_1.srcs/sources_1/imports/rtl/perips/sirv_expl_apb_slv.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sirv_expl_apb_slv
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/35T_lab3/project/project_1.srcs/sources_1/imports/rtl/perips/sirv_expl_axi_slv.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sirv_expl_axi_slv
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/35T_lab3/project/project_1.srcs/sources_1/imports/rtl/perips/sirv_flash_qspi.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sirv_flash_qspi
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/35T_lab3/project/project_1.srcs/sources_1/imports/rtl/perips/sirv_flash_qspi_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sirv_flash_qspi_top
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/35T_lab3/project/project_1.srcs/sources_1/imports/rtl/general/sirv_gnrl_bufs.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sirv_gnrl_pipe_stage
INFO: [VRFC 10-311] analyzing module sirv_gnrl_sync
INFO: [VRFC 10-311] analyzing module sirv_gnrl_cdc_rx
INFO: [VRFC 10-311] analyzing module sirv_gnrl_cdc_tx
INFO: [VRFC 10-311] analyzing module sirv_gnrl_bypbuf
INFO: [VRFC 10-311] analyzing module sirv_gnrl_fifo
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/35T_lab3/project/project_1.srcs/sources_1/imports/rtl/general/sirv_gnrl_dffs.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sirv_gnrl_dfflrs
INFO: [VRFC 10-311] analyzing module sirv_gnrl_dfflr
INFO: [VRFC 10-311] analyzing module sirv_gnrl_dffl
INFO: [VRFC 10-311] analyzing module sirv_gnrl_dffrs
INFO: [VRFC 10-311] analyzing module sirv_gnrl_dffr
INFO: [VRFC 10-311] analyzing module sirv_gnrl_ltch
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/35T_lab3/project/project_1.srcs/sources_1/imports/rtl/general/sirv_gnrl_icbs.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sirv_gnrl_icb_arbt
INFO: [VRFC 10-311] analyzing module sirv_gnrl_icb_buffer
INFO: [VRFC 10-311] analyzing module sirv_gnrl_icb_n2w
INFO: [VRFC 10-311] analyzing module sirv_gnrl_icb_splt
INFO: [VRFC 10-311] analyzing module sirv_gnrl_icb2axi
INFO: [VRFC 10-311] analyzing module sirv_gnrl_icb32towishb8
INFO: [VRFC 10-311] analyzing module sirv_gnrl_icb2apb
INFO: [VRFC 10-311] analyzing module sirv_gnrl_axi_buffer
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/35T_lab3/project/project_1.srcs/sources_1/imports/rtl/general/sirv_gnrl_ram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sirv_gnrl_ram
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/35T_lab3/project/project_1.srcs/sources_1/imports/rtl/perips/sirv_gpio.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sirv_gpio
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/35T_lab3/project/project_1.srcs/sources_1/imports/rtl/perips/sirv_gpio_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sirv_gpio_top
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/35T_lab3/project/project_1.srcs/sources_1/imports/rtl/perips/sirv_hclkgen_regs.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sirv_hclkgen_regs
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/35T_lab3/project/project_1.srcs/sources_1/imports/rtl/fab/sirv_icb1to16_bus.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sirv_icb1to16_bus
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/35T_lab3/project/project_1.srcs/sources_1/imports/rtl/fab/sirv_icb1to2_bus.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sirv_icb1to2_bus
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/35T_lab3/project/project_1.srcs/sources_1/imports/rtl/fab/sirv_icb1to8_bus.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sirv_icb1to8_bus
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/35T_lab3/project/project_1.srcs/sources_1/imports/rtl/debug/sirv_jtag_dtm.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sirv_jtag_dtm
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/35T_lab3/project/project_1.srcs/sources_1/imports/rtl/perips/sirv_jtaggpioport.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sirv_jtaggpioport
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/35T_lab3/project/project_1.srcs/sources_1/imports/rtl/mems/sirv_mrom.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sirv_mrom
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/35T_lab3/project/project_1.srcs/sources_1/imports/rtl/mems/sirv_mrom_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sirv_mrom_top
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/35T_lab3/project/project_1.srcs/sources_1/imports/rtl/perips/sirv_otp_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sirv_otp_top
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/35T_lab3/project/project_1.srcs/sources_1/imports/rtl/perips/sirv_plic_man.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sirv_plic_man
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/35T_lab3/project/project_1.srcs/sources_1/imports/rtl/perips/sirv_plic_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sirv_plic_top
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/35T_lab3/project/project_1.srcs/sources_1/imports/rtl/perips/sirv_pmu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sirv_pmu
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/35T_lab3/project/project_1.srcs/sources_1/imports/rtl/perips/sirv_pmu_core.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sirv_pmu_core
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/35T_lab3/project/project_1.srcs/sources_1/imports/rtl/perips/sirv_pwm16.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sirv_pwm16
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/35T_lab3/project/project_1.srcs/sources_1/imports/rtl/perips/sirv_pwm16_core.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sirv_pwm16_core
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/35T_lab3/project/project_1.srcs/sources_1/imports/rtl/perips/sirv_pwm16_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sirv_pwm16_top
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/35T_lab3/project/project_1.srcs/sources_1/imports/rtl/perips/sirv_pwm8.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sirv_pwm8
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/35T_lab3/project/project_1.srcs/sources_1/imports/rtl/perips/sirv_pwm8_core.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sirv_pwm8_core
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/35T_lab3/project/project_1.srcs/sources_1/imports/rtl/perips/sirv_pwm8_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sirv_pwm8_top
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/35T_lab3/project/project_1.srcs/sources_1/imports/rtl/perips/sirv_pwmgpioport.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sirv_pwmgpioport
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/35T_lab3/project/project_1.srcs/sources_1/imports/rtl/perips/sirv_qspi_1cs.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sirv_qspi_1cs
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/35T_lab3/project/project_1.srcs/sources_1/imports/rtl/perips/sirv_qspi_1cs_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sirv_qspi_1cs_top
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/35T_lab3/project/project_1.srcs/sources_1/imports/rtl/perips/sirv_qspi_4cs.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sirv_qspi_4cs
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/35T_lab3/project/project_1.srcs/sources_1/imports/rtl/perips/sirv_qspi_4cs_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sirv_qspi_4cs_top
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/35T_lab3/project/project_1.srcs/sources_1/imports/rtl/perips/sirv_qspi_arbiter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sirv_qspi_arbiter
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/35T_lab3/project/project_1.srcs/sources_1/imports/rtl/perips/sirv_qspi_fifo.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sirv_qspi_fifo
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/35T_lab3/project/project_1.srcs/sources_1/imports/rtl/perips/sirv_qspi_media.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sirv_qspi_media
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/35T_lab3/project/project_1.srcs/sources_1/imports/rtl/perips/sirv_qspi_media_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sirv_qspi_media_1
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/35T_lab3/project/project_1.srcs/sources_1/imports/rtl/perips/sirv_qspi_media_2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sirv_qspi_media_2
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/35T_lab3/project/project_1.srcs/sources_1/imports/rtl/perips/sirv_qspi_physical.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sirv_qspi_physical
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/35T_lab3/project/project_1.srcs/sources_1/imports/rtl/perips/sirv_qspi_physical_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sirv_qspi_physical_1
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/35T_lab3/project/project_1.srcs/sources_1/imports/rtl/perips/sirv_qspi_physical_2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sirv_qspi_physical_2
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/35T_lab3/project/project_1.srcs/sources_1/imports/rtl/perips/sirv_queue.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sirv_queue
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/35T_lab3/project/project_1.srcs/sources_1/imports/rtl/perips/sirv_queue_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sirv_queue_1
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/35T_lab3/project/project_1.srcs/sources_1/imports/rtl/perips/sirv_repeater_6.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sirv_repeater_6
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/35T_lab3/project/project_1.srcs/sources_1/imports/rtl/perips/sirv_rtc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sirv_rtc
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/35T_lab3/project/project_1.srcs/sources_1/imports/rtl/general/sirv_sim_ram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sirv_sim_ram
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/35T_lab3/project/project_1.srcs/sources_1/imports/rtl/perips/sirv_spi_flashmap.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sirv_qspi_flashmap
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/35T_lab3/project/project_1.srcs/sources_1/imports/rtl/perips/sirv_spigpioport.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sirv_spigpioport
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/35T_lab3/project/project_1.srcs/sources_1/imports/rtl/perips/sirv_spigpioport_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sirv_spigpioport_1
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/35T_lab3/project/project_1.srcs/sources_1/imports/rtl/perips/sirv_spigpioport_2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sirv_spigpioport_2
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/35T_lab3/project/project_1.srcs/sources_1/imports/rtl/general/sirv_sram_icb_ctrl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sirv_sram_icb_ctrl
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/35T_lab3/project/project_1.srcs/sources_1/imports/rtl/perips/sirv_tl_repeater_5.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sirv_tl_repeater_5
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/35T_lab3/project/project_1.srcs/sources_1/imports/rtl/perips/sirv_tlfragmenter_qspi_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sirv_tlfragmenter_qspi_1
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/35T_lab3/project/project_1.srcs/sources_1/imports/rtl/perips/sirv_tlwidthwidget_qspi.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sirv_tlwidthwidget_qspi
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/35T_lab3/project/project_1.srcs/sources_1/imports/rtl/perips/sirv_uart.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sirv_uart
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/35T_lab3/project/project_1.srcs/sources_1/imports/rtl/perips/sirv_uart_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sirv_uart_top
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/35T_lab3/project/project_1.srcs/sources_1/imports/rtl/perips/sirv_uartgpioport.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sirv_uartgpioport
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/35T_lab3/project/project_1.srcs/sources_1/imports/rtl/perips/sirv_uartrx.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sirv_uartrx
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/35T_lab3/project/project_1.srcs/sources_1/imports/rtl/perips/sirv_uarttx.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sirv_uarttx
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/35T_lab3/project/project_1.srcs/sources_1/imports/rtl/perips/sirv_wdog.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sirv_wdog
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/35T_lab3/project/project_1.srcs/sim_1/new/lab3_ddr_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module lab3_ddr_tb
"xvhdl --incr --relax -prj lab3_ddr_tb_vhdl.prj"
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:17 . Memory (MB): peak = 1198.602 ; gain = 0.000
INFO: [USF-XSim-69] 'compile' step finished in '18' seconds
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:23 . Memory (MB): peak = 1198.602 ; gain = 0.000
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/vivado/35T_lab3/project/project_1.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/vivado/35T_lab3/project/project_1.sim/sim_1/behav/xsim'
Vivado Simulator 2018.1
Copyright 1986-1999, 2001-2017 Xilinx, Inc. All Rights Reserved.
Running: F:/software/xilinx/Vivado/2018.1/bin/unwrapped/win64.o/xelab.exe -wto c791423ef94145f2bff069b8ae028558 --incr --debug typical --relax --mt 2 -L blk_mem_gen_v8_3_6 -L axi_bram_ctrl_v4_0_14 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot lab3_ddr_tb_behav xil_defaultlib.lab3_ddr_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 21 differs from formal bit length 20 for port addr [D:/vivado/35T_lab3/project/project_1.srcs/sources_1/new/lab3_ddr_ctrl.v:538]
WARNING: [VRFC 10-278] actual bit length 1 differs from formal bit length 2 for port axi_wlock [D:/vivado/35T_lab3/project/project_1.srcs/sources_1/new/lab3_ddr_ctrl.v:567]
WARNING: [VRFC 10-278] actual bit length 1 differs from formal bit length 2 for port axi_rlock [D:/vivado/35T_lab3/project/project_1.srcs/sources_1/new/lab3_ddr_ctrl.v:590]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package ieee.std_logic_arith
Compiling package xpm.vcomponents
Compiling package axi_bram_ctrl_v4_0_14.axi_bram_ctrl_funcs
Compiling package ieee.vital_timing
Compiling package ieee.vital_primitives
Compiling package unisim.vpkg
Compiling package unisim.vcomponents
Compiling module xil_defaultlib.sirv_AsyncResetReg
Compiling module xil_defaultlib.sirv_AsyncResetRegVec_129
Compiling module xil_defaultlib.sirv_ResetCatchAndSync_2
Compiling module xil_defaultlib.e203_subsys_pll
Compiling module xil_defaultlib.e203_subsys_hclkgen_rstsync
Compiling module xil_defaultlib.sirv_gnrl_dfflr(DW=6)
Compiling module xil_defaultlib.sirv_gnrl_dfflr(DW=1)
Compiling module xil_defaultlib.e203_clkgate
Compiling module xil_defaultlib.e203_subsys_pllclkdiv
Compiling module xil_defaultlib.e203_subsys_gfcm
Compiling module xil_defaultlib.e203_subsys_hclkgen
Compiling module xil_defaultlib.e203_reset_ctrl_default
Compiling module xil_defaultlib.sirv_gnrl_dffr(DW=1)
Compiling module xil_defaultlib.e203_clk_ctrl
Compiling module xil_defaultlib.sirv_gnrl_sync(DW=1)
Compiling module xil_defaultlib.e203_irq_sync_default
Compiling module xil_defaultlib.e203_extend_csr
Compiling module xil_defaultlib.sirv_gnrl_dffrs(DW=1)
Compiling module xil_defaultlib.sirv_gnrl_dfflr(DW=16)
Compiling module xil_defaultlib.sirv_gnrl_dfflr(DW=5)
Compiling module xil_defaultlib.sirv_gnrl_dfflr
Compiling module xil_defaultlib.e203_exu_decode
Compiling module xil_defaultlib.e203_ifu_minidec
Compiling module xil_defaultlib.e203_ifu_litebpu
Compiling module xil_defaultlib.e203_ifu_ifetch
Compiling module xil_defaultlib.sirv_gnrl_dfflrs(DW=1)
Compiling module xil_defaultlib.sirv_gnrl_dffl(DW=33)
Compiling module xil_defaultlib.sirv_gnrl_fifo(CUT_READY=1,DP=1,...
Compiling module xil_defaultlib.sirv_gnrl_bypbuf(DP=1,DW=33)
Compiling module xil_defaultlib.sirv_gnrl_dfflr(DW=2)
Compiling module xil_defaultlib.sirv_gnrl_dffl(DW=2)
Compiling module xil_defaultlib.sirv_gnrl_dffl(DW=16)
Compiling module xil_defaultlib.e203_ifu_ift2icb
Compiling module xil_defaultlib.e203_ifu
Compiling module xil_defaultlib.sirv_gnrl_dffl
Compiling module xil_defaultlib.e203_exu_regfile_default
Compiling module xil_defaultlib.e203_exu_disp
Compiling module xil_defaultlib.sirv_gnrl_dffl(DW=5)
Compiling module xil_defaultlib.sirv_gnrl_dffl(DW=1)
Compiling module xil_defaultlib.e203_exu_oitf_default
Compiling module xil_defaultlib.e203_exu_alu_csrctrl
Compiling module xil_defaultlib.e203_exu_alu_bjp
Compiling module xil_defaultlib.sirv_gnrl_dfflr(DW=4)
Compiling module xil_defaultlib.e203_exu_alu_lsuagu
Compiling module xil_defaultlib.e203_exu_alu_rglr
Compiling module xil_defaultlib.sirv_gnrl_dfflr(DW=3)
Compiling module xil_defaultlib.e203_exu_alu_muldiv
Compiling module xil_defaultlib.e203_exu_alu_dpath
Compiling module xil_defaultlib.e203_exu_alu
Compiling module xil_defaultlib.e203_exu_longpwbck
Compiling module xil_defaultlib.e203_exu_wbck
Compiling module xil_defaultlib.e203_exu_branchslv
Compiling module xil_defaultlib.e203_exu_excp
Compiling module xil_defaultlib.e203_exu_commit
Compiling module xil_defaultlib.e203_exu_csr
Compiling module xil_defaultlib.e203_exu
Compiling module xil_defaultlib.sirv_gnrl_pipe_stage(DW=1)
Compiling module xil_defaultlib.sirv_gnrl_icb_arbt(DW=32,USR_W=3...
Compiling module xil_defaultlib.sirv_gnrl_dffl(DW=44)
Compiling module xil_defaultlib.sirv_gnrl_pipe_stage(DW=44)
Compiling module xil_defaultlib.e203_lsu_ctrl_default
Compiling module xil_defaultlib.e203_lsu
Compiling module xil_defaultlib.sirv_gnrl_pipe_stage(CUT_READY=1...
Compiling module xil_defaultlib.sirv_gnrl_icb_arbt(DW=32,FIFO_CU...
Compiling module xil_defaultlib.sirv_gnrl_dffl(DW=78)
Compiling module xil_defaultlib.sirv_gnrl_fifo(CUT_READY=1,DP=1,...
Compiling module xil_defaultlib.sirv_gnrl_dffl(DW=35)
Compiling module xil_defaultlib.sirv_gnrl_fifo(CUT_READY=1,DP=1,...
Compiling module xil_defaultlib.sirv_gnrl_icb_buffer(CMD_CUT_REA...
Compiling module xil_defaultlib.sirv_gnrl_dffl(DW=6)
Compiling module xil_defaultlib.sirv_gnrl_pipe_stage(CUT_READY=1...
Compiling module xil_defaultlib.sirv_gnrl_icb_splt(DW=32,FIFO_OU...
Compiling module xil_defaultlib.e203_biu_default
Compiling module xil_defaultlib.e203_core
Compiling module xil_defaultlib.sirv_gnrl_icb_n2w(AW=16,FIFO_OUT...
Compiling module xil_defaultlib.sirv_gnrl_icb_arbt(AW=16,ARBT_NU...
Compiling module xil_defaultlib.sirv_gnrl_dffl(DW=91)
Compiling module xil_defaultlib.sirv_gnrl_fifo(CUT_READY=1,DP=1,...
Compiling module xil_defaultlib.sirv_gnrl_bypbuf(DP=1,DW=91)
Compiling module xil_defaultlib.sirv_gnrl_pipe_stage(DW=2)
Compiling module xil_defaultlib.sirv_1cyc_sram_ctrl(DW=64,MW=8,A...
Compiling module xil_defaultlib.sirv_sram_icb_ctrl(DW=64,MW=8,AW...
Compiling module xil_defaultlib.e203_itcm_ctrl
Compiling module xil_defaultlib.axi_wrapper(C_AXI_ADDR_WIDTH=20,...
Compiling module xil_defaultlib.lab3_ddr_ctrl
Compiling module xil_defaultlib.e203_cpu
Compiling module xil_defaultlib.sirv_sim_ram(DP=8192,FORCE_X2ZER...
Compiling module xil_defaultlib.sirv_gnrl_ram(DP=8192,DW=64,FORC...
Compiling module xil_defaultlib.e203_itcm_ram
Compiling module xil_defaultlib.sirv_sim_ram(DP=16384,FORCE_X2ZE...
Compiling module xil_defaultlib.sirv_gnrl_ram(DP=16384,FORCE_X2Z...
Compiling module xil_defaultlib.e203_dtcm_ram
Compiling module xil_defaultlib.e203_srams
Compiling module xil_defaultlib.e203_cpu_top
Compiling module xil_defaultlib.sirv_gnrl_dffr(DW=53)
Compiling module xil_defaultlib.sirv_gnrl_dffr(DW=6)
Compiling module xil_defaultlib.sirv_gnrl_dffr(DW=3)
Compiling module xil_defaultlib.sirv_LevelGateway
Compiling module xil_defaultlib.sirv_gnrl_pipe_stage(CUT_READY=1...
Compiling module xil_defaultlib.sirv_plic_man(PLIC_IRQ_NUM=53,PL...
Compiling module xil_defaultlib.sirv_plic_top
Compiling module xil_defaultlib.e203_subsys_plic
Compiling module xil_defaultlib.sirv_clint
Compiling module xil_defaultlib.sirv_clint_top
Compiling module xil_defaultlib.e203_subsys_clint
Compiling module xil_defaultlib.sirv_gnrl_fifo(CUT_READY=1,DP=2,...
Compiling module xil_defaultlib.sirv_gnrl_fifo(CUT_READY=1,DP=2,...
Compiling module xil_defaultlib.sirv_gnrl_icb_buffer(CMD_CUT_REA...
Compiling module xil_defaultlib.sirv_gnrl_dffl(DW=17)
Compiling module xil_defaultlib.sirv_gnrl_pipe_stage(CUT_READY=1...
Compiling module xil_defaultlib.sirv_gnrl_icb_splt(DW=32,FIFO_OU...
Compiling module xil_defaultlib.sirv_icb1to16_bus(ICB_FIFO_DP=2,...
Compiling module xil_defaultlib.sirv_otp_top
Compiling module xil_defaultlib.sirv_AsyncResetRegVec_67
Compiling module xil_defaultlib.sirv_gpio
Compiling module xil_defaultlib.sirv_gpio_top
Compiling module xil_defaultlib.sirv_uarttx
Compiling module xil_defaultlib.sirv_queue_1
Compiling module xil_defaultlib.sirv_uartrx
Compiling module xil_defaultlib.sirv_uart
Compiling module xil_defaultlib.sirv_uart_top
Compiling module xil_defaultlib.sirv_tl_repeater_5
Compiling module xil_defaultlib.sirv_tlwidthwidget_qspi
Compiling module xil_defaultlib.sirv_repeater_6
Compiling module xil_defaultlib.sirv_tlfragmenter_qspi_1
Compiling module xil_defaultlib.sirv_qspi_fifo
Compiling module xil_defaultlib.sirv_qspi_physical
Compiling module xil_defaultlib.sirv_qspi_media
Compiling module xil_defaultlib.sirv_qspi_flashmap
Compiling module xil_defaultlib.sirv_qspi_arbiter
Compiling module xil_defaultlib.sirv_flash_qspi
Compiling module xil_defaultlib.sirv_flash_qspi_top
Compiling module xil_defaultlib.sirv_pwm8_core
Compiling module xil_defaultlib.sirv_pwm8
Compiling module xil_defaultlib.sirv_pwm8_top
Compiling module xil_defaultlib.sirv_qspi_physical_1
Compiling module xil_defaultlib.sirv_qspi_media_1
Compiling module xil_defaultlib.sirv_qspi_4cs
Compiling module xil_defaultlib.sirv_qspi_4cs_top
Compiling module xil_defaultlib.sirv_pwm16_core
Compiling module xil_defaultlib.sirv_pwm16
Compiling module xil_defaultlib.sirv_pwm16_top
Compiling module xil_defaultlib.sirv_qspi_physical_2
Compiling module xil_defaultlib.sirv_qspi_media_2
Compiling module xil_defaultlib.sirv_qspi_1cs
Compiling module xil_defaultlib.sirv_qspi_1cs_top
Compiling module xil_defaultlib.sirv_uartgpioport
Compiling module xil_defaultlib.sirv_pwmgpioport
Compiling module xil_defaultlib.sirv_spigpioport
Compiling module xil_defaultlib.sirv_spigpioport_1
Compiling module xil_defaultlib.sirv_spigpioport_2
Compiling module xil_defaultlib.sirv_gnrl_dfflr(DW=65)
Compiling module xil_defaultlib.sirv_gnrl_cdc_tx(DW=65)
Compiling module xil_defaultlib.sirv_gnrl_dfflr(DW=33)
Compiling module xil_defaultlib.sirv_gnrl_cdc_rx(DW=33)
Compiling module xil_defaultlib.sirv_gnrl_fifo(CUT_READY=1,MSKO=...
Compiling module xil_defaultlib.sirv_gnrl_dffl(DW=50)
Compiling module xil_defaultlib.sirv_gnrl_fifo(CUT_READY=1,DP=2,...
Compiling module xil_defaultlib.sirv_gnrl_dffl(DW=37)
Compiling module xil_defaultlib.sirv_gnrl_fifo(CUT_READY=1,DP=2,...
Compiling module xil_defaultlib.sirv_gnrl_fifo(CUT_READY=1,DP=2,...
Compiling module xil_defaultlib.sirv_gnrl_axi_buffer(CHNL_FIFO_C...
Compiling module xil_defaultlib.sirv_gnrl_icb2axi(AXI_FIFO_DP=2,...
Compiling module xil_defaultlib.sirv_expl_axi_slv
Compiling module xil_defaultlib.sirv_gnrl_fifo(CUT_READY=1,DP=1)
Compiling module xil_defaultlib.sirv_gnrl_icb2apb(DW=32)
Compiling module xil_defaultlib.sirv_expl_apb_slv
Compiling module xil_defaultlib.sirv_gnrl_icb32towishb8
Compiling module xil_defaultlib.i2c_master_bit_ctrl
Compiling module xil_defaultlib.i2c_master_byte_ctrl
Compiling module xil_defaultlib.i2c_master_top
Compiling module xil_defaultlib.sirv_hclkgen_regs
Compiling module xil_defaultlib.e203_subsys_perips
Compiling module xil_defaultlib.sirv_gnrl_dffl(DW=9)
Compiling module xil_defaultlib.sirv_gnrl_pipe_stage(CUT_READY=1...
Compiling module xil_defaultlib.sirv_gnrl_icb_splt(DW=32,FIFO_OU...
Compiling module xil_defaultlib.sirv_icb1to8_bus(ICB_FIFO_DP=2,O...
Compiling module xil_defaultlib.sirv_mrom
Compiling module xil_defaultlib.sirv_mrom_top
Compiling module xil_defaultlib.sirv_gnrl_fifo(CUT_READY=1,MSKO=...
Compiling module xil_defaultlib.sirv_gnrl_icb2axi(AXI_FIFO_DP=2,...
Compiling module xil_defaultlib.e203_subsys_mems
Compiling module xil_defaultlib.e203_subsys_main
Compiling module xil_defaultlib.sirv_AsyncResetRegVec_36
Compiling module xil_defaultlib.sirv_ResetCatchAndSync
Compiling module xil_defaultlib.sirv_jtaggpioport
Compiling module xil_defaultlib.sirv_debug_csr
Compiling module xil_defaultlib.sirv_gnrl_dfflr(DW=41)
Compiling module xil_defaultlib.sirv_gnrl_cdc_tx(DW=41)
Compiling module xil_defaultlib.sirv_gnrl_dfflr(DW=36)
Compiling module xil_defaultlib.sirv_gnrl_cdc_rx(DW=36)
Compiling module xil_defaultlib.sirv_jtag_dtm_default
Compiling module xil_defaultlib.sirv_gnrl_cdc_tx(DW=36)
Compiling module xil_defaultlib.sirv_gnrl_cdc_rx(DW=41)
Compiling module xil_defaultlib.sirv_debug_rom
Compiling module xil_defaultlib.sirv_debug_ram_default
Compiling module xil_defaultlib.sirv_debug_module_default
Compiling module xil_defaultlib.sirv_gnrl_cdc_tx
Compiling module xil_defaultlib.sirv_gnrl_cdc_rx(DW=65)
Compiling module xil_defaultlib.sirv_gnrl_fifo(CUT_READY=1,DP=0,...
Compiling module xil_defaultlib.sirv_gnrl_fifo(CUT_READY=1,DP=0,...
Compiling module xil_defaultlib.sirv_gnrl_icb_buffer(AW=15,CMD_C...
Compiling module xil_defaultlib.sirv_gnrl_pipe_stage(CUT_READY=1...
Compiling module xil_defaultlib.sirv_gnrl_icb_splt(AW=15,DW=32,F...
Compiling module xil_defaultlib.sirv_icb1to2_bus(AW=15,O0_BASE_A...
Compiling module xil_defaultlib.sirv_aon_lclkgen_regs
Compiling module xil_defaultlib.sirv_AsyncResetRegVec
Compiling module xil_defaultlib.sirv_rtc
Compiling module xil_defaultlib.sirv_pmu_core
Compiling module xil_defaultlib.sirv_AsyncResetRegVec_1
Compiling module xil_defaultlib.sirv_pmu
Compiling module xil_defaultlib.sirv_wdog
Compiling module xil_defaultlib.sirv_queue
Compiling module xil_defaultlib.sirv_aon
Compiling module xil_defaultlib.sirv_DeglitchShiftRegister
Compiling module xil_defaultlib.sirv_aon_porrst
Compiling module xil_defaultlib.sirv_aon_wrapper
Compiling module xil_defaultlib.sirv_aon_top
Compiling module xil_defaultlib.e203_subsys_top
Compiling module xil_defaultlib.e203_soc_top
Compiling architecture implementation of entity axi_bram_ctrl_v4_0_14.wrap_brst [\wrap_brst(c_axi_addr_width=20,c...]
Compiling architecture muxcy_v of entity unisim.MUXCY [muxcy_default]
Compiling architecture muxcy_l_v of entity unisim.MUXCY_L [muxcy_l_default]
Compiling architecture xorcy_v of entity unisim.XORCY [xorcy_default]
Compiling architecture srl16e_v of entity unisim.SRL16E [\SRL16E(0,15)\]
Compiling architecture fdre_v of entity unisim.FDRE [fdre_default]
Compiling architecture fdr_v of entity unisim.FDR [fdr_default]
Compiling architecture imp of entity axi_bram_ctrl_v4_0_14.SRL_FIFO [\SRL_FIFO(c_data_bits=4,c_depth=...]
Compiling architecture implementation of entity axi_bram_ctrl_v4_0_14.wr_chnl [\wr_chnl(c_axi_addr_width=20,c_s...]
Compiling architecture implementation of entity axi_bram_ctrl_v4_0_14.rd_chnl [\rd_chnl(c_axi_addr_width=20,c_s...]
Compiling architecture implementation of entity axi_bram_ctrl_v4_0_14.full_axi [\full_axi(c_s_axi_addr_width=20,...]
Compiling architecture implementation of entity axi_bram_ctrl_v4_0_14.axi_bram_ctrl_top [\axi_bram_ctrl_top(c_bram_addr_w...]
Compiling module xpm.xpm_memory_base(MEMORY_SIZE=8388...
Compiling module xpm.xpm_memory_tdpram(MEMORY_SIZE=83...
Compiling architecture implementation of entity axi_bram_ctrl_v4_0_14.axi_bram_ctrl [\axi_bram_ctrl(c_bram_inst_mode=...]
Compiling architecture axi_bram_ctrl_0_arch of entity xil_defaultlib.axi_bram_ctrl_0 [axi_bram_ctrl_0_default]
Compiling module xil_defaultlib.lab3_ddr_tb
WARNING: [XSIM 43-3373] "D:/vivado/35T_lab3/project/project_1.srcs/sim_1/new/lab3_ddr_tb.v" Line 249. System function $value$plusargs is used as system task. This system function should have a LHS e.g. x=$value$plusargs().
Compiling module xil_defaultlib.glbl
Built simulation snapshot lab3_ddr_tb_behav
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:25 . Memory (MB): peak = 1198.602 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '25' seconds
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:25 . Memory (MB): peak = 1198.602 ; gain = 0.000
Vivado Simulator 2018.1
Time resolution is 1 ps
!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!
TESTCASE=                                                                                                                                                                                                                                                                                      D:/rv32ui-p-lw.verilog
ITCM 0x00: 340510730001aa0d
ITCM 0x01: ff85051300002517
ITCM 0x02: 01f5222301e52023
ITCM 0x03: 040f416334202f73
ITCM 0x04: 4fa507ff02634fa1
ITCM 0x05: 0c634fad05ff0f63
ITCM 0x06: 0bff05634f8505ff
ITCM 0x07: 4f9d0dff00634f95
ITCM 0x16: 2f03f52505130000
ITCM 0x20: 2f8300052f03f065
Info: [XPM_MEMORY 20-2] MEMORY_INIT_FILE (none), MEMORY_INIT_PARAM together specify no memory initialization. Initial memory contents will be all 0's. lab3_ddr_tb.axi_bram.U0.gint_inst.xpm_tdpram_mem_gen.xpm_memory_inst.xpm_memory_base_inst.config_drc  0
Time: 1 ps  Iteration: 0  Process: /lab3_ddr_tb/axi_bram/U0/gint_inst/xpm_tdpram_mem_gen/xpm_memory_inst/xpm_memory_base_inst/Initial270_1225  File: /wrk/2018.1/nightly/2018_04_04_2188600/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv
relaunch_sim: Time (s): cpu = 00:00:04 ; elapsed = 00:00:53 . Memory (MB): peak = 1205.254 ; gain = 6.652
run all
~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
~~~~~~~~~~~~~ Test Result Summary ~~~~~~~~~~~~~~~~~~~~~~
~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
~TESTCASE:                                                                                                                                                                                                                                                                                       D:/rv32ui-p-lw.verilog ~~~~~~~~~~~~~
~~~~~~~~~~~~~~Total cycle_count value:      22997 ~~~~~~~~~~~~~
~~~~~~~~~~The valid Instruction Count:      13917 ~~~~~~~~~~~~~
~~~~~The test ending reached at cycle:      22945 ~~~~~~~~~~~~~
~~~~~~~~~~~~~~~The final x3 Reg value:          1 ~~~~~~~~~~~~~
~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
~~~~~~~~~~~~~~~~ TEST_PASS ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
~~~~~~~~~ #####     ##     ####    #### ~~~~~~~~~~~~~~~~
~~~~~~~~~ #    #   #  #   #       #     ~~~~~~~~~~~~~~~~
~~~~~~~~~ #    #  #    #   ####    #### ~~~~~~~~~~~~~~~~
~~~~~~~~~ #####   ######       #       #~~~~~~~~~~~~~~~~
~~~~~~~~~ #       #    #  #    #  #    #~~~~~~~~~~~~~~~~
~~~~~~~~~ #       #    #   ####    #### ~~~~~~~~~~~~~~~~
~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
$finish called at time : 92118 ns : File "D:/vivado/35T_lab3/project/project_1.srcs/sim_1/new/lab3_ddr_tb.v" Line 225
run: Time (s): cpu = 00:00:04 ; elapsed = 00:00:10 . Memory (MB): peak = 1212.121 ; gain = 6.828
relaunch_sim
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/vivado/35T_lab3/project/project_1.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'F:/software/xilinx/Vivado/2018.1/data/xsim/ip/xsim_ip.ini' copied to run dir:'D:/vivado/35T_lab3/project/project_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'lab3_ddr_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/vivado/35T_lab3/project/project_1.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj lab3_ddr_tb_vlog.prj"
"xvhdl --incr --relax -prj lab3_ddr_tb_vhdl.prj"
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/vivado/35T_lab3/project/project_1.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/vivado/35T_lab3/project/project_1.sim/sim_1/behav/xsim'
Vivado Simulator 2018.1
Copyright 1986-1999, 2001-2017 Xilinx, Inc. All Rights Reserved.
Running: F:/software/xilinx/Vivado/2018.1/bin/unwrapped/win64.o/xelab.exe -wto c791423ef94145f2bff069b8ae028558 --incr --debug typical --relax --mt 2 -L blk_mem_gen_v8_3_6 -L axi_bram_ctrl_v4_0_14 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot lab3_ddr_tb_behav xil_defaultlib.lab3_ddr_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 21 differs from formal bit length 20 for port addr [D:/vivado/35T_lab3/project/project_1.srcs/sources_1/new/lab3_ddr_ctrl.v:538]
WARNING: [VRFC 10-278] actual bit length 1 differs from formal bit length 2 for port axi_wlock [D:/vivado/35T_lab3/project/project_1.srcs/sources_1/new/lab3_ddr_ctrl.v:567]
WARNING: [VRFC 10-278] actual bit length 1 differs from formal bit length 2 for port axi_rlock [D:/vivado/35T_lab3/project/project_1.srcs/sources_1/new/lab3_ddr_ctrl.v:590]
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '5' seconds
Vivado Simulator 2018.1
Time resolution is 1 ps
!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!
TESTCASE=                                                                                                                                                                                                                                                                                      D:/rv32ui-p-lw.verilog
ITCM 0x00: 340510730001aa0d
ITCM 0x01: ff85051300002517
ITCM 0x02: 01f5222301e52023
ITCM 0x03: 040f416334202f73
ITCM 0x04: 4fa507ff02634fa1
ITCM 0x05: 0c634fad05ff0f63
ITCM 0x06: 0bff05634f8505ff
ITCM 0x07: 4f9d0dff00634f95
ITCM 0x16: 2f03f52505130000
ITCM 0x20: 2f8300052f03f065
Info: [XPM_MEMORY 20-2] MEMORY_INIT_FILE (none), MEMORY_INIT_PARAM together specify no memory initialization. Initial memory contents will be all 0's. lab3_ddr_tb.axi_bram.U0.gint_inst.xpm_tdpram_mem_gen.xpm_memory_inst.xpm_memory_base_inst.config_drc  0
Time: 1 ps  Iteration: 0  Process: /lab3_ddr_tb/axi_bram/U0/gint_inst/xpm_tdpram_mem_gen/xpm_memory_inst/xpm_memory_base_inst/Initial270_1225  File: /wrk/2018.1/nightly/2018_04_04_2188600/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv
relaunch_sim: Time (s): cpu = 00:00:04 ; elapsed = 00:00:15 . Memory (MB): peak = 1217.645 ; gain = 0.000
run all
~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
~~~~~~~~~~~~~ Test Result Summary ~~~~~~~~~~~~~~~~~~~~~~
~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
~TESTCASE:                                                                                                                                                                                                                                                                                       D:/rv32ui-p-lw.verilog ~~~~~~~~~~~~~
~~~~~~~~~~~~~~Total cycle_count value:      22999 ~~~~~~~~~~~~~
~~~~~~~~~~The valid Instruction Count:      13918 ~~~~~~~~~~~~~
~~~~~The test ending reached at cycle:      22947 ~~~~~~~~~~~~~
~~~~~~~~~~~~~~~The final x3 Reg value:          1 ~~~~~~~~~~~~~
~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
~~~~~~~~~~~~~~~~ TEST_PASS ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
~~~~~~~~~ #####     ##     ####    #### ~~~~~~~~~~~~~~~~
~~~~~~~~~ #    #   #  #   #       #     ~~~~~~~~~~~~~~~~
~~~~~~~~~ #    #  #    #   ####    #### ~~~~~~~~~~~~~~~~
~~~~~~~~~ #####   ######       #       #~~~~~~~~~~~~~~~~
~~~~~~~~~ #       #    #  #    #  #    #~~~~~~~~~~~~~~~~
~~~~~~~~~ #       #    #   ####    #### ~~~~~~~~~~~~~~~~
~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
$finish called at time : 92126 ns : File "D:/vivado/35T_lab3/project/project_1.srcs/sim_1/new/lab3_ddr_tb.v" Line 225
run: Time (s): cpu = 00:00:03 ; elapsed = 00:00:10 . Memory (MB): peak = 1222.457 ; gain = 4.813
relaunch_sim
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/vivado/35T_lab3/project/project_1.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'F:/software/xilinx/Vivado/2018.1/data/xsim/ip/xsim_ip.ini' copied to run dir:'D:/vivado/35T_lab3/project/project_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'lab3_ddr_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/vivado/35T_lab3/project/project_1.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj lab3_ddr_tb_vlog.prj"
"xvhdl --incr --relax -prj lab3_ddr_tb_vhdl.prj"
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/vivado/35T_lab3/project/project_1.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/vivado/35T_lab3/project/project_1.sim/sim_1/behav/xsim'
Vivado Simulator 2018.1
Copyright 1986-1999, 2001-2017 Xilinx, Inc. All Rights Reserved.
Running: F:/software/xilinx/Vivado/2018.1/bin/unwrapped/win64.o/xelab.exe -wto c791423ef94145f2bff069b8ae028558 --incr --debug typical --relax --mt 2 -L blk_mem_gen_v8_3_6 -L axi_bram_ctrl_v4_0_14 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot lab3_ddr_tb_behav xil_defaultlib.lab3_ddr_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 21 differs from formal bit length 20 for port addr [D:/vivado/35T_lab3/project/project_1.srcs/sources_1/new/lab3_ddr_ctrl.v:538]
WARNING: [VRFC 10-278] actual bit length 1 differs from formal bit length 2 for port axi_wlock [D:/vivado/35T_lab3/project/project_1.srcs/sources_1/new/lab3_ddr_ctrl.v:567]
WARNING: [VRFC 10-278] actual bit length 1 differs from formal bit length 2 for port axi_rlock [D:/vivado/35T_lab3/project/project_1.srcs/sources_1/new/lab3_ddr_ctrl.v:590]
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '4' seconds
Vivado Simulator 2018.1
Time resolution is 1 ps
!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!
TESTCASE=                                                                                                                                                                                                                                                                                      D:/rv32ui-p-lw.verilog
ITCM 0x00: 340510730001aa0d
ITCM 0x01: ff85051300002517
ITCM 0x02: 01f5222301e52023
ITCM 0x03: 040f416334202f73
ITCM 0x04: 4fa507ff02634fa1
ITCM 0x05: 0c634fad05ff0f63
ITCM 0x06: 0bff05634f8505ff
ITCM 0x07: 4f9d0dff00634f95
ITCM 0x16: 2f03f52505130000
ITCM 0x20: 2f8300052f03f065
Info: [XPM_MEMORY 20-2] MEMORY_INIT_FILE (none), MEMORY_INIT_PARAM together specify no memory initialization. Initial memory contents will be all 0's. lab3_ddr_tb.axi_bram.U0.gint_inst.xpm_tdpram_mem_gen.xpm_memory_inst.xpm_memory_base_inst.config_drc  0
Time: 1 ps  Iteration: 0  Process: /lab3_ddr_tb/axi_bram/U0/gint_inst/xpm_tdpram_mem_gen/xpm_memory_inst/xpm_memory_base_inst/Initial270_1225  File: /wrk/2018.1/nightly/2018_04_04_2188600/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv
relaunch_sim: Time (s): cpu = 00:00:04 ; elapsed = 00:00:15 . Memory (MB): peak = 1224.820 ; gain = 0.000
run all
~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
~~~~~~~~~~~~~ Test Result Summary ~~~~~~~~~~~~~~~~~~~~~~
~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
~TESTCASE:                                                                                                                                                                                                                                                                                       D:/rv32ui-p-lw.verilog ~~~~~~~~~~~~~
~~~~~~~~~~~~~~Total cycle_count value:      23029 ~~~~~~~~~~~~~
~~~~~~~~~~The valid Instruction Count:      13921 ~~~~~~~~~~~~~
~~~~~The test ending reached at cycle:      22977 ~~~~~~~~~~~~~
~~~~~~~~~~~~~~~The final x3 Reg value:          1 ~~~~~~~~~~~~~
~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
~~~~~~~~~~~~~~~~ TEST_PASS ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
~~~~~~~~~ #####     ##     ####    #### ~~~~~~~~~~~~~~~~
~~~~~~~~~ #    #   #  #   #       #     ~~~~~~~~~~~~~~~~
~~~~~~~~~ #    #  #    #   ####    #### ~~~~~~~~~~~~~~~~
~~~~~~~~~ #####   ######       #       #~~~~~~~~~~~~~~~~
~~~~~~~~~ #       #    #  #    #  #    #~~~~~~~~~~~~~~~~
~~~~~~~~~ #       #    #   ####    #### ~~~~~~~~~~~~~~~~
~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
$finish called at time : 92246 ns : File "D:/vivado/35T_lab3/project/project_1.srcs/sim_1/new/lab3_ddr_tb.v" Line 225
run: Time (s): cpu = 00:00:02 ; elapsed = 00:00:10 . Memory (MB): peak = 1230.242 ; gain = 5.422
current_wave_config {Untitled 2*}
WARNING: [Wavedata 42-16] Error Unable to get wave configuration 'Untitled 2*'.
Untitled 2
add_wave {{/lab3_ddr_tb/u_e203_soc_top/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_lab3_ddr_ctrl/s_axi_awaddr}} 
current_wave_config {Untitled 2*}
WARNING: [Wavedata 42-16] Error Unable to get wave configuration 'Untitled 2*'.
Untitled 2
add_wave {{/lab3_ddr_tb/u_e203_soc_top/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_lab3_ddr_ctrl/s_axi_wdata}} 
current_wave_config {Untitled 2*}
WARNING: [Wavedata 42-16] Error Unable to get wave configuration 'Untitled 2*'.
Untitled 2
add_wave {{/lab3_ddr_tb/u_e203_soc_top/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_lab3_ddr_ctrl/lsu2dtcm_icb_cmd_wdata}} 
relaunch_sim
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/vivado/35T_lab3/project/project_1.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'F:/software/xilinx/Vivado/2018.1/data/xsim/ip/xsim_ip.ini' copied to run dir:'D:/vivado/35T_lab3/project/project_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'lab3_ddr_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/vivado/35T_lab3/project/project_1.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj lab3_ddr_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/35T_lab3/project/project_1.srcs/sources_1/new/axi_wrapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module axi_wrapper
INFO: [VRFC 10-2458] undeclared symbol awid, assumed default net type wire [D:/vivado/35T_lab3/project/project_1.srcs/sources_1/new/axi_wrapper.v:479]
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/35T_lab3/project/project_1.srcs/sources_1/imports/rtl/core/e203_biu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module e203_biu
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/35T_lab3/project/project_1.srcs/sources_1/imports/rtl/core/e203_clk_ctrl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module e203_clk_ctrl
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/35T_lab3/project/project_1.srcs/sources_1/imports/rtl/core/e203_clkgate.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module e203_clkgate
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/35T_lab3/project/project_1.srcs/sources_1/imports/rtl/core/e203_core.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module e203_core
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/35T_lab3/project/project_1.srcs/sources_1/imports/rtl/core/e203_cpu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module e203_cpu
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/35T_lab3/project/project_1.srcs/sources_1/imports/rtl/core/e203_cpu_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module e203_cpu_top
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/35T_lab3/project/project_1.srcs/sources_1/imports/rtl/core/e203_dtcm_ram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module e203_dtcm_ram
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/35T_lab3/project/project_1.srcs/sources_1/imports/rtl/core/e203_extend_csr.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module e203_extend_csr
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/35T_lab3/project/project_1.srcs/sources_1/imports/rtl/core/e203_exu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module e203_exu
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/35T_lab3/project/project_1.srcs/sources_1/imports/rtl/core/e203_exu_alu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module e203_exu_alu
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/35T_lab3/project/project_1.srcs/sources_1/imports/rtl/core/e203_exu_alu_bjp.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module e203_exu_alu_bjp
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/35T_lab3/project/project_1.srcs/sources_1/imports/rtl/core/e203_exu_alu_csrctrl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module e203_exu_alu_csrctrl
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/35T_lab3/project/project_1.srcs/sources_1/imports/rtl/core/e203_exu_alu_dpath.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module e203_exu_alu_dpath
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/35T_lab3/project/project_1.srcs/sources_1/imports/rtl/core/e203_exu_alu_lsuagu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module e203_exu_alu_lsuagu
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/35T_lab3/project/project_1.srcs/sources_1/imports/rtl/core/e203_exu_alu_muldiv.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module e203_exu_alu_muldiv
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/35T_lab3/project/project_1.srcs/sources_1/imports/rtl/core/e203_exu_alu_rglr.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module e203_exu_alu_rglr
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/35T_lab3/project/project_1.srcs/sources_1/imports/rtl/core/e203_exu_branchslv.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module e203_exu_branchslv
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/35T_lab3/project/project_1.srcs/sources_1/imports/rtl/core/e203_exu_commit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module e203_exu_commit
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/35T_lab3/project/project_1.srcs/sources_1/imports/rtl/core/e203_exu_csr.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module e203_exu_csr
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/35T_lab3/project/project_1.srcs/sources_1/imports/rtl/core/e203_exu_decode.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module e203_exu_decode
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/35T_lab3/project/project_1.srcs/sources_1/imports/rtl/core/e203_exu_disp.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module e203_exu_disp
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/35T_lab3/project/project_1.srcs/sources_1/imports/rtl/core/e203_exu_excp.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module e203_exu_excp
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/35T_lab3/project/project_1.srcs/sources_1/imports/rtl/core/e203_exu_longpwbck.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module e203_exu_longpwbck
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/35T_lab3/project/project_1.srcs/sources_1/imports/rtl/core/e203_exu_oitf.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module e203_exu_oitf
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/35T_lab3/project/project_1.srcs/sources_1/imports/rtl/core/e203_exu_regfile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module e203_exu_regfile
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/35T_lab3/project/project_1.srcs/sources_1/imports/rtl/core/e203_exu_wbck.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module e203_exu_wbck
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/35T_lab3/project/project_1.srcs/sources_1/imports/rtl/core/e203_ifu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module e203_ifu
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/35T_lab3/project/project_1.srcs/sources_1/imports/rtl/core/e203_ifu_ifetch.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module e203_ifu_ifetch
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/35T_lab3/project/project_1.srcs/sources_1/imports/rtl/core/e203_ifu_ift2icb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module e203_ifu_ift2icb
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/35T_lab3/project/project_1.srcs/sources_1/imports/rtl/core/e203_ifu_litebpu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module e203_ifu_litebpu
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/35T_lab3/project/project_1.srcs/sources_1/imports/rtl/core/e203_ifu_minidec.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module e203_ifu_minidec
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/35T_lab3/project/project_1.srcs/sources_1/imports/rtl/core/e203_irq_sync.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module e203_irq_sync
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/35T_lab3/project/project_1.srcs/sources_1/imports/rtl/core/e203_itcm_ctrl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module e203_itcm_ctrl
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/35T_lab3/project/project_1.srcs/sources_1/imports/rtl/core/e203_itcm_ram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module e203_itcm_ram
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/35T_lab3/project/project_1.srcs/sources_1/imports/rtl/core/e203_lsu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module e203_lsu
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/35T_lab3/project/project_1.srcs/sources_1/imports/rtl/core/e203_lsu_ctrl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module e203_lsu_ctrl
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/35T_lab3/project/project_1.srcs/sources_1/imports/rtl/core/e203_reset_ctrl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module e203_reset_ctrl
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/35T_lab3/project/project_1.srcs/sources_1/imports/rtl/soc/e203_soc_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module e203_soc_top
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/35T_lab3/project/project_1.srcs/sources_1/imports/rtl/core/e203_srams.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module e203_srams
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/35T_lab3/project/project_1.srcs/sources_1/imports/rtl/subsys/e203_subsys_clint.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module e203_subsys_clint
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/35T_lab3/project/project_1.srcs/sources_1/imports/rtl/subsys/e203_subsys_gfcm.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module e203_subsys_gfcm
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/35T_lab3/project/project_1.srcs/sources_1/imports/rtl/subsys/e203_subsys_hclkgen.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module e203_subsys_hclkgen
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/35T_lab3/project/project_1.srcs/sources_1/imports/rtl/subsys/e203_subsys_hclkgen_rstsync.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module e203_subsys_hclkgen_rstsync
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/35T_lab3/project/project_1.srcs/sources_1/imports/rtl/subsys/e203_subsys_main.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module e203_subsys_main
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/35T_lab3/project/project_1.srcs/sources_1/imports/rtl/subsys/e203_subsys_mems.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module e203_subsys_mems
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/35T_lab3/project/project_1.srcs/sources_1/imports/rtl/subsys/e203_subsys_perips.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module e203_subsys_perips
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/35T_lab3/project/project_1.srcs/sources_1/imports/rtl/subsys/e203_subsys_plic.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module e203_subsys_plic
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/35T_lab3/project/project_1.srcs/sources_1/imports/rtl/subsys/e203_subsys_pll.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module e203_subsys_pll
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/35T_lab3/project/project_1.srcs/sources_1/imports/rtl/subsys/e203_subsys_pllclkdiv.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module e203_subsys_pllclkdiv
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/35T_lab3/project/project_1.srcs/sources_1/imports/rtl/subsys/e203_subsys_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module e203_subsys_top
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/35T_lab3/project/project_1.srcs/sources_1/imports/rtl/perips/i2c_master_bit_ctrl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module i2c_master_bit_ctrl
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/35T_lab3/project/project_1.srcs/sources_1/imports/rtl/perips/i2c_master_byte_ctrl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module i2c_master_byte_ctrl
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/35T_lab3/project/project_1.srcs/sources_1/imports/rtl/perips/i2c_master_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module i2c_master_top
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/35T_lab3/project/project_1.srcs/sources_1/new/lab3_ddr_ctrl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module lab3_ddr_ctrl
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/35T_lab3/project/project_1.srcs/sources_1/imports/rtl/general/sirv_1cyc_sram_ctrl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sirv_1cyc_sram_ctrl
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/35T_lab3/project/project_1.srcs/sources_1/imports/rtl/perips/sirv_AsyncResetReg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sirv_AsyncResetReg
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/35T_lab3/project/project_1.srcs/sources_1/imports/rtl/perips/sirv_AsyncResetRegVec.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sirv_AsyncResetRegVec
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/35T_lab3/project/project_1.srcs/sources_1/imports/rtl/perips/sirv_AsyncResetRegVec_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sirv_AsyncResetRegVec_1
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/35T_lab3/project/project_1.srcs/sources_1/imports/rtl/perips/sirv_AsyncResetRegVec_129.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sirv_AsyncResetRegVec_129
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/35T_lab3/project/project_1.srcs/sources_1/imports/rtl/perips/sirv_AsyncResetRegVec_36.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sirv_AsyncResetRegVec_36
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/35T_lab3/project/project_1.srcs/sources_1/imports/rtl/perips/sirv_AsyncResetRegVec_67.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sirv_AsyncResetRegVec_67
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/35T_lab3/project/project_1.srcs/sources_1/imports/rtl/perips/sirv_DeglitchShiftRegister.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sirv_DeglitchShiftRegister
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/35T_lab3/project/project_1.srcs/sources_1/imports/rtl/perips/sirv_LevelGateway.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sirv_LevelGateway
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/35T_lab3/project/project_1.srcs/sources_1/imports/rtl/perips/sirv_ResetCatchAndSync.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sirv_ResetCatchAndSync
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/35T_lab3/project/project_1.srcs/sources_1/imports/rtl/perips/sirv_ResetCatchAndSync_2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sirv_ResetCatchAndSync_2
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/35T_lab3/project/project_1.srcs/sources_1/imports/rtl/perips/sirv_aon.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sirv_aon
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/35T_lab3/project/project_1.srcs/sources_1/imports/rtl/perips/sirv_aon_lclkgen_regs.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sirv_aon_lclkgen_regs
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/35T_lab3/project/project_1.srcs/sources_1/imports/rtl/perips/sirv_aon_porrst.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sirv_aon_porrst
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/35T_lab3/project/project_1.srcs/sources_1/imports/rtl/perips/sirv_aon_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sirv_aon_top
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/35T_lab3/project/project_1.srcs/sources_1/imports/rtl/perips/sirv_aon_wrapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sirv_aon_wrapper
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/35T_lab3/project/project_1.srcs/sources_1/imports/rtl/perips/sirv_clint.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sirv_clint
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/35T_lab3/project/project_1.srcs/sources_1/imports/rtl/perips/sirv_clint_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sirv_clint_top
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/35T_lab3/project/project_1.srcs/sources_1/imports/rtl/debug/sirv_debug_csr.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sirv_debug_csr
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/35T_lab3/project/project_1.srcs/sources_1/imports/rtl/debug/sirv_debug_module.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sirv_debug_module
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/35T_lab3/project/project_1.srcs/sources_1/imports/rtl/debug/sirv_debug_ram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sirv_debug_ram
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/35T_lab3/project/project_1.srcs/sources_1/imports/rtl/debug/sirv_debug_rom.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sirv_debug_rom
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/35T_lab3/project/project_1.srcs/sources_1/imports/rtl/perips/sirv_expl_apb_slv.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sirv_expl_apb_slv
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/35T_lab3/project/project_1.srcs/sources_1/imports/rtl/perips/sirv_expl_axi_slv.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sirv_expl_axi_slv
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/35T_lab3/project/project_1.srcs/sources_1/imports/rtl/perips/sirv_flash_qspi.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sirv_flash_qspi
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/35T_lab3/project/project_1.srcs/sources_1/imports/rtl/perips/sirv_flash_qspi_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sirv_flash_qspi_top
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/35T_lab3/project/project_1.srcs/sources_1/imports/rtl/general/sirv_gnrl_bufs.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sirv_gnrl_pipe_stage
INFO: [VRFC 10-311] analyzing module sirv_gnrl_sync
INFO: [VRFC 10-311] analyzing module sirv_gnrl_cdc_rx
INFO: [VRFC 10-311] analyzing module sirv_gnrl_cdc_tx
INFO: [VRFC 10-311] analyzing module sirv_gnrl_bypbuf
INFO: [VRFC 10-311] analyzing module sirv_gnrl_fifo
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/35T_lab3/project/project_1.srcs/sources_1/imports/rtl/general/sirv_gnrl_dffs.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sirv_gnrl_dfflrs
INFO: [VRFC 10-311] analyzing module sirv_gnrl_dfflr
INFO: [VRFC 10-311] analyzing module sirv_gnrl_dffl
INFO: [VRFC 10-311] analyzing module sirv_gnrl_dffrs
INFO: [VRFC 10-311] analyzing module sirv_gnrl_dffr
INFO: [VRFC 10-311] analyzing module sirv_gnrl_ltch
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/35T_lab3/project/project_1.srcs/sources_1/imports/rtl/general/sirv_gnrl_icbs.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sirv_gnrl_icb_arbt
INFO: [VRFC 10-311] analyzing module sirv_gnrl_icb_buffer
INFO: [VRFC 10-311] analyzing module sirv_gnrl_icb_n2w
INFO: [VRFC 10-311] analyzing module sirv_gnrl_icb_splt
INFO: [VRFC 10-311] analyzing module sirv_gnrl_icb2axi
INFO: [VRFC 10-311] analyzing module sirv_gnrl_icb32towishb8
INFO: [VRFC 10-311] analyzing module sirv_gnrl_icb2apb
INFO: [VRFC 10-311] analyzing module sirv_gnrl_axi_buffer
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/35T_lab3/project/project_1.srcs/sources_1/imports/rtl/general/sirv_gnrl_ram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sirv_gnrl_ram
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/35T_lab3/project/project_1.srcs/sources_1/imports/rtl/perips/sirv_gpio.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sirv_gpio
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/35T_lab3/project/project_1.srcs/sources_1/imports/rtl/perips/sirv_gpio_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sirv_gpio_top
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/35T_lab3/project/project_1.srcs/sources_1/imports/rtl/perips/sirv_hclkgen_regs.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sirv_hclkgen_regs
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/35T_lab3/project/project_1.srcs/sources_1/imports/rtl/fab/sirv_icb1to16_bus.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sirv_icb1to16_bus
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/35T_lab3/project/project_1.srcs/sources_1/imports/rtl/fab/sirv_icb1to2_bus.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sirv_icb1to2_bus
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/35T_lab3/project/project_1.srcs/sources_1/imports/rtl/fab/sirv_icb1to8_bus.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sirv_icb1to8_bus
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/35T_lab3/project/project_1.srcs/sources_1/imports/rtl/debug/sirv_jtag_dtm.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sirv_jtag_dtm
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/35T_lab3/project/project_1.srcs/sources_1/imports/rtl/perips/sirv_jtaggpioport.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sirv_jtaggpioport
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/35T_lab3/project/project_1.srcs/sources_1/imports/rtl/mems/sirv_mrom.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sirv_mrom
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/35T_lab3/project/project_1.srcs/sources_1/imports/rtl/mems/sirv_mrom_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sirv_mrom_top
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/35T_lab3/project/project_1.srcs/sources_1/imports/rtl/perips/sirv_otp_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sirv_otp_top
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/35T_lab3/project/project_1.srcs/sources_1/imports/rtl/perips/sirv_plic_man.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sirv_plic_man
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/35T_lab3/project/project_1.srcs/sources_1/imports/rtl/perips/sirv_plic_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sirv_plic_top
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/35T_lab3/project/project_1.srcs/sources_1/imports/rtl/perips/sirv_pmu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sirv_pmu
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/35T_lab3/project/project_1.srcs/sources_1/imports/rtl/perips/sirv_pmu_core.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sirv_pmu_core
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/35T_lab3/project/project_1.srcs/sources_1/imports/rtl/perips/sirv_pwm16.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sirv_pwm16
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/35T_lab3/project/project_1.srcs/sources_1/imports/rtl/perips/sirv_pwm16_core.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sirv_pwm16_core
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/35T_lab3/project/project_1.srcs/sources_1/imports/rtl/perips/sirv_pwm16_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sirv_pwm16_top
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/35T_lab3/project/project_1.srcs/sources_1/imports/rtl/perips/sirv_pwm8.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sirv_pwm8
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/35T_lab3/project/project_1.srcs/sources_1/imports/rtl/perips/sirv_pwm8_core.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sirv_pwm8_core
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/35T_lab3/project/project_1.srcs/sources_1/imports/rtl/perips/sirv_pwm8_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sirv_pwm8_top
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/35T_lab3/project/project_1.srcs/sources_1/imports/rtl/perips/sirv_pwmgpioport.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sirv_pwmgpioport
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/35T_lab3/project/project_1.srcs/sources_1/imports/rtl/perips/sirv_qspi_1cs.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sirv_qspi_1cs
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/35T_lab3/project/project_1.srcs/sources_1/imports/rtl/perips/sirv_qspi_1cs_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sirv_qspi_1cs_top
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/35T_lab3/project/project_1.srcs/sources_1/imports/rtl/perips/sirv_qspi_4cs.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sirv_qspi_4cs
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/35T_lab3/project/project_1.srcs/sources_1/imports/rtl/perips/sirv_qspi_4cs_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sirv_qspi_4cs_top
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/35T_lab3/project/project_1.srcs/sources_1/imports/rtl/perips/sirv_qspi_arbiter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sirv_qspi_arbiter
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/35T_lab3/project/project_1.srcs/sources_1/imports/rtl/perips/sirv_qspi_fifo.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sirv_qspi_fifo
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/35T_lab3/project/project_1.srcs/sources_1/imports/rtl/perips/sirv_qspi_media.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sirv_qspi_media
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/35T_lab3/project/project_1.srcs/sources_1/imports/rtl/perips/sirv_qspi_media_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sirv_qspi_media_1
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/35T_lab3/project/project_1.srcs/sources_1/imports/rtl/perips/sirv_qspi_media_2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sirv_qspi_media_2
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/35T_lab3/project/project_1.srcs/sources_1/imports/rtl/perips/sirv_qspi_physical.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sirv_qspi_physical
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/35T_lab3/project/project_1.srcs/sources_1/imports/rtl/perips/sirv_qspi_physical_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sirv_qspi_physical_1
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/35T_lab3/project/project_1.srcs/sources_1/imports/rtl/perips/sirv_qspi_physical_2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sirv_qspi_physical_2
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/35T_lab3/project/project_1.srcs/sources_1/imports/rtl/perips/sirv_queue.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sirv_queue
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/35T_lab3/project/project_1.srcs/sources_1/imports/rtl/perips/sirv_queue_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sirv_queue_1
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/35T_lab3/project/project_1.srcs/sources_1/imports/rtl/perips/sirv_repeater_6.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sirv_repeater_6
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/35T_lab3/project/project_1.srcs/sources_1/imports/rtl/perips/sirv_rtc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sirv_rtc
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/35T_lab3/project/project_1.srcs/sources_1/imports/rtl/general/sirv_sim_ram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sirv_sim_ram
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/35T_lab3/project/project_1.srcs/sources_1/imports/rtl/perips/sirv_spi_flashmap.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sirv_qspi_flashmap
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/35T_lab3/project/project_1.srcs/sources_1/imports/rtl/perips/sirv_spigpioport.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sirv_spigpioport
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/35T_lab3/project/project_1.srcs/sources_1/imports/rtl/perips/sirv_spigpioport_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sirv_spigpioport_1
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/35T_lab3/project/project_1.srcs/sources_1/imports/rtl/perips/sirv_spigpioport_2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sirv_spigpioport_2
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/35T_lab3/project/project_1.srcs/sources_1/imports/rtl/general/sirv_sram_icb_ctrl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sirv_sram_icb_ctrl
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/35T_lab3/project/project_1.srcs/sources_1/imports/rtl/perips/sirv_tl_repeater_5.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sirv_tl_repeater_5
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/35T_lab3/project/project_1.srcs/sources_1/imports/rtl/perips/sirv_tlfragmenter_qspi_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sirv_tlfragmenter_qspi_1
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/35T_lab3/project/project_1.srcs/sources_1/imports/rtl/perips/sirv_tlwidthwidget_qspi.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sirv_tlwidthwidget_qspi
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/35T_lab3/project/project_1.srcs/sources_1/imports/rtl/perips/sirv_uart.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sirv_uart
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/35T_lab3/project/project_1.srcs/sources_1/imports/rtl/perips/sirv_uart_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sirv_uart_top
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/35T_lab3/project/project_1.srcs/sources_1/imports/rtl/perips/sirv_uartgpioport.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sirv_uartgpioport
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/35T_lab3/project/project_1.srcs/sources_1/imports/rtl/perips/sirv_uartrx.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sirv_uartrx
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/35T_lab3/project/project_1.srcs/sources_1/imports/rtl/perips/sirv_uarttx.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sirv_uarttx
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/35T_lab3/project/project_1.srcs/sources_1/imports/rtl/perips/sirv_wdog.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sirv_wdog
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/35T_lab3/project/project_1.srcs/sim_1/new/lab3_ddr_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module lab3_ddr_tb
"xvhdl --incr --relax -prj lab3_ddr_tb_vhdl.prj"
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:17 . Memory (MB): peak = 1231.391 ; gain = 0.000
INFO: [USF-XSim-69] 'compile' step finished in '18' seconds
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:23 . Memory (MB): peak = 1231.391 ; gain = 0.000
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/vivado/35T_lab3/project/project_1.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/vivado/35T_lab3/project/project_1.sim/sim_1/behav/xsim'
Vivado Simulator 2018.1
Copyright 1986-1999, 2001-2017 Xilinx, Inc. All Rights Reserved.
Running: F:/software/xilinx/Vivado/2018.1/bin/unwrapped/win64.o/xelab.exe -wto c791423ef94145f2bff069b8ae028558 --incr --debug typical --relax --mt 2 -L blk_mem_gen_v8_3_6 -L axi_bram_ctrl_v4_0_14 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot lab3_ddr_tb_behav xil_defaultlib.lab3_ddr_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 21 differs from formal bit length 20 for port addr [D:/vivado/35T_lab3/project/project_1.srcs/sources_1/new/lab3_ddr_ctrl.v:540]
WARNING: [VRFC 10-278] actual bit length 1 differs from formal bit length 2 for port axi_wlock [D:/vivado/35T_lab3/project/project_1.srcs/sources_1/new/lab3_ddr_ctrl.v:569]
WARNING: [VRFC 10-278] actual bit length 1 differs from formal bit length 2 for port axi_rlock [D:/vivado/35T_lab3/project/project_1.srcs/sources_1/new/lab3_ddr_ctrl.v:592]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package ieee.std_logic_arith
Compiling package xpm.vcomponents
Compiling package axi_bram_ctrl_v4_0_14.axi_bram_ctrl_funcs
Compiling package ieee.vital_timing
Compiling package ieee.vital_primitives
Compiling package unisim.vpkg
Compiling package unisim.vcomponents
Compiling module xil_defaultlib.sirv_AsyncResetReg
Compiling module xil_defaultlib.sirv_AsyncResetRegVec_129
Compiling module xil_defaultlib.sirv_ResetCatchAndSync_2
Compiling module xil_defaultlib.e203_subsys_pll
Compiling module xil_defaultlib.e203_subsys_hclkgen_rstsync
Compiling module xil_defaultlib.sirv_gnrl_dfflr(DW=6)
Compiling module xil_defaultlib.sirv_gnrl_dfflr(DW=1)
Compiling module xil_defaultlib.e203_clkgate
Compiling module xil_defaultlib.e203_subsys_pllclkdiv
Compiling module xil_defaultlib.e203_subsys_gfcm
Compiling module xil_defaultlib.e203_subsys_hclkgen
Compiling module xil_defaultlib.e203_reset_ctrl_default
Compiling module xil_defaultlib.sirv_gnrl_dffr(DW=1)
Compiling module xil_defaultlib.e203_clk_ctrl
Compiling module xil_defaultlib.sirv_gnrl_sync(DW=1)
Compiling module xil_defaultlib.e203_irq_sync_default
Compiling module xil_defaultlib.e203_extend_csr
Compiling module xil_defaultlib.sirv_gnrl_dffrs(DW=1)
Compiling module xil_defaultlib.sirv_gnrl_dfflr(DW=16)
Compiling module xil_defaultlib.sirv_gnrl_dfflr(DW=5)
Compiling module xil_defaultlib.sirv_gnrl_dfflr
Compiling module xil_defaultlib.e203_exu_decode
Compiling module xil_defaultlib.e203_ifu_minidec
Compiling module xil_defaultlib.e203_ifu_litebpu
Compiling module xil_defaultlib.e203_ifu_ifetch
Compiling module xil_defaultlib.sirv_gnrl_dfflrs(DW=1)
Compiling module xil_defaultlib.sirv_gnrl_dffl(DW=33)
Compiling module xil_defaultlib.sirv_gnrl_fifo(CUT_READY=1,DP=1,...
Compiling module xil_defaultlib.sirv_gnrl_bypbuf(DP=1,DW=33)
Compiling module xil_defaultlib.sirv_gnrl_dfflr(DW=2)
Compiling module xil_defaultlib.sirv_gnrl_dffl(DW=2)
Compiling module xil_defaultlib.sirv_gnrl_dffl(DW=16)
Compiling module xil_defaultlib.e203_ifu_ift2icb
Compiling module xil_defaultlib.e203_ifu
Compiling module xil_defaultlib.sirv_gnrl_dffl
Compiling module xil_defaultlib.e203_exu_regfile_default
Compiling module xil_defaultlib.e203_exu_disp
Compiling module xil_defaultlib.sirv_gnrl_dffl(DW=5)
Compiling module xil_defaultlib.sirv_gnrl_dffl(DW=1)
Compiling module xil_defaultlib.e203_exu_oitf_default
Compiling module xil_defaultlib.e203_exu_alu_csrctrl
Compiling module xil_defaultlib.e203_exu_alu_bjp
Compiling module xil_defaultlib.sirv_gnrl_dfflr(DW=4)
Compiling module xil_defaultlib.e203_exu_alu_lsuagu
Compiling module xil_defaultlib.e203_exu_alu_rglr
Compiling module xil_defaultlib.sirv_gnrl_dfflr(DW=3)
Compiling module xil_defaultlib.e203_exu_alu_muldiv
Compiling module xil_defaultlib.e203_exu_alu_dpath
Compiling module xil_defaultlib.e203_exu_alu
Compiling module xil_defaultlib.e203_exu_longpwbck
Compiling module xil_defaultlib.e203_exu_wbck
Compiling module xil_defaultlib.e203_exu_branchslv
Compiling module xil_defaultlib.e203_exu_excp
Compiling module xil_defaultlib.e203_exu_commit
Compiling module xil_defaultlib.e203_exu_csr
Compiling module xil_defaultlib.e203_exu
Compiling module xil_defaultlib.sirv_gnrl_pipe_stage(DW=1)
Compiling module xil_defaultlib.sirv_gnrl_icb_arbt(DW=32,USR_W=3...
Compiling module xil_defaultlib.sirv_gnrl_dffl(DW=44)
Compiling module xil_defaultlib.sirv_gnrl_pipe_stage(DW=44)
Compiling module xil_defaultlib.e203_lsu_ctrl_default
Compiling module xil_defaultlib.e203_lsu
Compiling module xil_defaultlib.sirv_gnrl_pipe_stage(CUT_READY=1...
Compiling module xil_defaultlib.sirv_gnrl_icb_arbt(DW=32,FIFO_CU...
Compiling module xil_defaultlib.sirv_gnrl_dffl(DW=78)
Compiling module xil_defaultlib.sirv_gnrl_fifo(CUT_READY=1,DP=1,...
Compiling module xil_defaultlib.sirv_gnrl_dffl(DW=35)
Compiling module xil_defaultlib.sirv_gnrl_fifo(CUT_READY=1,DP=1,...
Compiling module xil_defaultlib.sirv_gnrl_icb_buffer(CMD_CUT_REA...
Compiling module xil_defaultlib.sirv_gnrl_dffl(DW=6)
Compiling module xil_defaultlib.sirv_gnrl_pipe_stage(CUT_READY=1...
Compiling module xil_defaultlib.sirv_gnrl_icb_splt(DW=32,FIFO_OU...
Compiling module xil_defaultlib.e203_biu_default
Compiling module xil_defaultlib.e203_core
Compiling module xil_defaultlib.sirv_gnrl_icb_n2w(AW=16,FIFO_OUT...
Compiling module xil_defaultlib.sirv_gnrl_icb_arbt(AW=16,ARBT_NU...
Compiling module xil_defaultlib.sirv_gnrl_dffl(DW=91)
Compiling module xil_defaultlib.sirv_gnrl_fifo(CUT_READY=1,DP=1,...
Compiling module xil_defaultlib.sirv_gnrl_bypbuf(DP=1,DW=91)
Compiling module xil_defaultlib.sirv_gnrl_pipe_stage(DW=2)
Compiling module xil_defaultlib.sirv_1cyc_sram_ctrl(DW=64,MW=8,A...
Compiling module xil_defaultlib.sirv_sram_icb_ctrl(DW=64,MW=8,AW...
Compiling module xil_defaultlib.e203_itcm_ctrl
Compiling module xil_defaultlib.axi_wrapper(C_AXI_ADDR_WIDTH=20,...
Compiling module xil_defaultlib.lab3_ddr_ctrl
Compiling module xil_defaultlib.e203_cpu
Compiling module xil_defaultlib.sirv_sim_ram(DP=8192,FORCE_X2ZER...
Compiling module xil_defaultlib.sirv_gnrl_ram(DP=8192,DW=64,FORC...
Compiling module xil_defaultlib.e203_itcm_ram
Compiling module xil_defaultlib.sirv_sim_ram(DP=16384,FORCE_X2ZE...
Compiling module xil_defaultlib.sirv_gnrl_ram(DP=16384,FORCE_X2Z...
Compiling module xil_defaultlib.e203_dtcm_ram
Compiling module xil_defaultlib.e203_srams
Compiling module xil_defaultlib.e203_cpu_top
Compiling module xil_defaultlib.sirv_gnrl_dffr(DW=53)
Compiling module xil_defaultlib.sirv_gnrl_dffr(DW=6)
Compiling module xil_defaultlib.sirv_gnrl_dffr(DW=3)
Compiling module xil_defaultlib.sirv_LevelGateway
Compiling module xil_defaultlib.sirv_gnrl_pipe_stage(CUT_READY=1...
Compiling module xil_defaultlib.sirv_plic_man(PLIC_IRQ_NUM=53,PL...
Compiling module xil_defaultlib.sirv_plic_top
Compiling module xil_defaultlib.e203_subsys_plic
Compiling module xil_defaultlib.sirv_clint
Compiling module xil_defaultlib.sirv_clint_top
Compiling module xil_defaultlib.e203_subsys_clint
Compiling module xil_defaultlib.sirv_gnrl_fifo(CUT_READY=1,DP=2,...
Compiling module xil_defaultlib.sirv_gnrl_fifo(CUT_READY=1,DP=2,...
Compiling module xil_defaultlib.sirv_gnrl_icb_buffer(CMD_CUT_REA...
Compiling module xil_defaultlib.sirv_gnrl_dffl(DW=17)
Compiling module xil_defaultlib.sirv_gnrl_pipe_stage(CUT_READY=1...
Compiling module xil_defaultlib.sirv_gnrl_icb_splt(DW=32,FIFO_OU...
Compiling module xil_defaultlib.sirv_icb1to16_bus(ICB_FIFO_DP=2,...
Compiling module xil_defaultlib.sirv_otp_top
Compiling module xil_defaultlib.sirv_AsyncResetRegVec_67
Compiling module xil_defaultlib.sirv_gpio
Compiling module xil_defaultlib.sirv_gpio_top
Compiling module xil_defaultlib.sirv_uarttx
Compiling module xil_defaultlib.sirv_queue_1
Compiling module xil_defaultlib.sirv_uartrx
Compiling module xil_defaultlib.sirv_uart
Compiling module xil_defaultlib.sirv_uart_top
Compiling module xil_defaultlib.sirv_tl_repeater_5
Compiling module xil_defaultlib.sirv_tlwidthwidget_qspi
Compiling module xil_defaultlib.sirv_repeater_6
Compiling module xil_defaultlib.sirv_tlfragmenter_qspi_1
Compiling module xil_defaultlib.sirv_qspi_fifo
Compiling module xil_defaultlib.sirv_qspi_physical
Compiling module xil_defaultlib.sirv_qspi_media
Compiling module xil_defaultlib.sirv_qspi_flashmap
Compiling module xil_defaultlib.sirv_qspi_arbiter
Compiling module xil_defaultlib.sirv_flash_qspi
Compiling module xil_defaultlib.sirv_flash_qspi_top
Compiling module xil_defaultlib.sirv_pwm8_core
Compiling module xil_defaultlib.sirv_pwm8
Compiling module xil_defaultlib.sirv_pwm8_top
Compiling module xil_defaultlib.sirv_qspi_physical_1
Compiling module xil_defaultlib.sirv_qspi_media_1
Compiling module xil_defaultlib.sirv_qspi_4cs
Compiling module xil_defaultlib.sirv_qspi_4cs_top
Compiling module xil_defaultlib.sirv_pwm16_core
Compiling module xil_defaultlib.sirv_pwm16
Compiling module xil_defaultlib.sirv_pwm16_top
Compiling module xil_defaultlib.sirv_qspi_physical_2
Compiling module xil_defaultlib.sirv_qspi_media_2
Compiling module xil_defaultlib.sirv_qspi_1cs
Compiling module xil_defaultlib.sirv_qspi_1cs_top
Compiling module xil_defaultlib.sirv_uartgpioport
Compiling module xil_defaultlib.sirv_pwmgpioport
Compiling module xil_defaultlib.sirv_spigpioport
Compiling module xil_defaultlib.sirv_spigpioport_1
Compiling module xil_defaultlib.sirv_spigpioport_2
Compiling module xil_defaultlib.sirv_gnrl_dfflr(DW=65)
Compiling module xil_defaultlib.sirv_gnrl_cdc_tx(DW=65)
Compiling module xil_defaultlib.sirv_gnrl_dfflr(DW=33)
Compiling module xil_defaultlib.sirv_gnrl_cdc_rx(DW=33)
Compiling module xil_defaultlib.sirv_gnrl_fifo(CUT_READY=1,MSKO=...
Compiling module xil_defaultlib.sirv_gnrl_dffl(DW=50)
Compiling module xil_defaultlib.sirv_gnrl_fifo(CUT_READY=1,DP=2,...
Compiling module xil_defaultlib.sirv_gnrl_dffl(DW=37)
Compiling module xil_defaultlib.sirv_gnrl_fifo(CUT_READY=1,DP=2,...
Compiling module xil_defaultlib.sirv_gnrl_fifo(CUT_READY=1,DP=2,...
Compiling module xil_defaultlib.sirv_gnrl_axi_buffer(CHNL_FIFO_C...
Compiling module xil_defaultlib.sirv_gnrl_icb2axi(AXI_FIFO_DP=2,...
Compiling module xil_defaultlib.sirv_expl_axi_slv
Compiling module xil_defaultlib.sirv_gnrl_fifo(CUT_READY=1,DP=1)
Compiling module xil_defaultlib.sirv_gnrl_icb2apb(DW=32)
Compiling module xil_defaultlib.sirv_expl_apb_slv
Compiling module xil_defaultlib.sirv_gnrl_icb32towishb8
Compiling module xil_defaultlib.i2c_master_bit_ctrl
Compiling module xil_defaultlib.i2c_master_byte_ctrl
Compiling module xil_defaultlib.i2c_master_top
Compiling module xil_defaultlib.sirv_hclkgen_regs
Compiling module xil_defaultlib.e203_subsys_perips
Compiling module xil_defaultlib.sirv_gnrl_dffl(DW=9)
Compiling module xil_defaultlib.sirv_gnrl_pipe_stage(CUT_READY=1...
Compiling module xil_defaultlib.sirv_gnrl_icb_splt(DW=32,FIFO_OU...
Compiling module xil_defaultlib.sirv_icb1to8_bus(ICB_FIFO_DP=2,O...
Compiling module xil_defaultlib.sirv_mrom
Compiling module xil_defaultlib.sirv_mrom_top
Compiling module xil_defaultlib.sirv_gnrl_fifo(CUT_READY=1,MSKO=...
Compiling module xil_defaultlib.sirv_gnrl_icb2axi(AXI_FIFO_DP=2,...
Compiling module xil_defaultlib.e203_subsys_mems
Compiling module xil_defaultlib.e203_subsys_main
Compiling module xil_defaultlib.sirv_AsyncResetRegVec_36
Compiling module xil_defaultlib.sirv_ResetCatchAndSync
Compiling module xil_defaultlib.sirv_jtaggpioport
Compiling module xil_defaultlib.sirv_debug_csr
Compiling module xil_defaultlib.sirv_gnrl_dfflr(DW=41)
Compiling module xil_defaultlib.sirv_gnrl_cdc_tx(DW=41)
Compiling module xil_defaultlib.sirv_gnrl_dfflr(DW=36)
Compiling module xil_defaultlib.sirv_gnrl_cdc_rx(DW=36)
Compiling module xil_defaultlib.sirv_jtag_dtm_default
Compiling module xil_defaultlib.sirv_gnrl_cdc_tx(DW=36)
Compiling module xil_defaultlib.sirv_gnrl_cdc_rx(DW=41)
Compiling module xil_defaultlib.sirv_debug_rom
Compiling module xil_defaultlib.sirv_debug_ram_default
Compiling module xil_defaultlib.sirv_debug_module_default
Compiling module xil_defaultlib.sirv_gnrl_cdc_tx
Compiling module xil_defaultlib.sirv_gnrl_cdc_rx(DW=65)
Compiling module xil_defaultlib.sirv_gnrl_fifo(CUT_READY=1,DP=0,...
Compiling module xil_defaultlib.sirv_gnrl_fifo(CUT_READY=1,DP=0,...
Compiling module xil_defaultlib.sirv_gnrl_icb_buffer(AW=15,CMD_C...
Compiling module xil_defaultlib.sirv_gnrl_pipe_stage(CUT_READY=1...
Compiling module xil_defaultlib.sirv_gnrl_icb_splt(AW=15,DW=32,F...
Compiling module xil_defaultlib.sirv_icb1to2_bus(AW=15,O0_BASE_A...
Compiling module xil_defaultlib.sirv_aon_lclkgen_regs
Compiling module xil_defaultlib.sirv_AsyncResetRegVec
Compiling module xil_defaultlib.sirv_rtc
Compiling module xil_defaultlib.sirv_pmu_core
Compiling module xil_defaultlib.sirv_AsyncResetRegVec_1
Compiling module xil_defaultlib.sirv_pmu
Compiling module xil_defaultlib.sirv_wdog
Compiling module xil_defaultlib.sirv_queue
Compiling module xil_defaultlib.sirv_aon
Compiling module xil_defaultlib.sirv_DeglitchShiftRegister
Compiling module xil_defaultlib.sirv_aon_porrst
Compiling module xil_defaultlib.sirv_aon_wrapper
Compiling module xil_defaultlib.sirv_aon_top
Compiling module xil_defaultlib.e203_subsys_top
Compiling module xil_defaultlib.e203_soc_top
Compiling architecture implementation of entity axi_bram_ctrl_v4_0_14.wrap_brst [\wrap_brst(c_axi_addr_width=20,c...]
Compiling architecture muxcy_v of entity unisim.MUXCY [muxcy_default]
Compiling architecture muxcy_l_v of entity unisim.MUXCY_L [muxcy_l_default]
Compiling architecture xorcy_v of entity unisim.XORCY [xorcy_default]
Compiling architecture srl16e_v of entity unisim.SRL16E [\SRL16E(0,15)\]
Compiling architecture fdre_v of entity unisim.FDRE [fdre_default]
Compiling architecture fdr_v of entity unisim.FDR [fdr_default]
Compiling architecture imp of entity axi_bram_ctrl_v4_0_14.SRL_FIFO [\SRL_FIFO(c_data_bits=4,c_depth=...]
Compiling architecture implementation of entity axi_bram_ctrl_v4_0_14.wr_chnl [\wr_chnl(c_axi_addr_width=20,c_s...]
Compiling architecture implementation of entity axi_bram_ctrl_v4_0_14.rd_chnl [\rd_chnl(c_axi_addr_width=20,c_s...]
Compiling architecture implementation of entity axi_bram_ctrl_v4_0_14.full_axi [\full_axi(c_s_axi_addr_width=20,...]
Compiling architecture implementation of entity axi_bram_ctrl_v4_0_14.axi_bram_ctrl_top [\axi_bram_ctrl_top(c_bram_addr_w...]
Compiling module xpm.xpm_memory_base(MEMORY_SIZE=8388...
Compiling module xpm.xpm_memory_tdpram(MEMORY_SIZE=83...
Compiling architecture implementation of entity axi_bram_ctrl_v4_0_14.axi_bram_ctrl [\axi_bram_ctrl(c_bram_inst_mode=...]
Compiling architecture axi_bram_ctrl_0_arch of entity xil_defaultlib.axi_bram_ctrl_0 [axi_bram_ctrl_0_default]
Compiling module xil_defaultlib.lab3_ddr_tb
WARNING: [XSIM 43-3373] "D:/vivado/35T_lab3/project/project_1.srcs/sim_1/new/lab3_ddr_tb.v" Line 249. System function $value$plusargs is used as system task. This system function should have a LHS e.g. x=$value$plusargs().
Compiling module xil_defaultlib.glbl
Built simulation snapshot lab3_ddr_tb_behav
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:25 . Memory (MB): peak = 1231.391 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '25' seconds
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:25 . Memory (MB): peak = 1231.391 ; gain = 0.000
Vivado Simulator 2018.1
Time resolution is 1 ps
!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!
TESTCASE=                                                                                                                                                                                                                                                                                      D:/rv32ui-p-lw.verilog
ITCM 0x00: 340510730001aa0d
ITCM 0x01: ff85051300002517
ITCM 0x02: 01f5222301e52023
ITCM 0x03: 040f416334202f73
ITCM 0x04: 4fa507ff02634fa1
ITCM 0x05: 0c634fad05ff0f63
ITCM 0x06: 0bff05634f8505ff
ITCM 0x07: 4f9d0dff00634f95
ITCM 0x16: 2f03f52505130000
ITCM 0x20: 2f8300052f03f065
Info: [XPM_MEMORY 20-2] MEMORY_INIT_FILE (none), MEMORY_INIT_PARAM together specify no memory initialization. Initial memory contents will be all 0's. lab3_ddr_tb.axi_bram.U0.gint_inst.xpm_tdpram_mem_gen.xpm_memory_inst.xpm_memory_base_inst.config_drc  0
Time: 1 ps  Iteration: 0  Process: /lab3_ddr_tb/axi_bram/U0/gint_inst/xpm_tdpram_mem_gen/xpm_memory_inst/xpm_memory_base_inst/Initial270_1225  File: /wrk/2018.1/nightly/2018_04_04_2188600/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv
relaunch_sim: Time (s): cpu = 00:00:04 ; elapsed = 00:00:53 . Memory (MB): peak = 1233.684 ; gain = 2.293
run all
~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
~~~~~~~~~~~~~ Test Result Summary ~~~~~~~~~~~~~~~~~~~~~~
~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
~TESTCASE:                                                                                                                                                                                                                                                                                       D:/rv32ui-p-lw.verilog ~~~~~~~~~~~~~
~~~~~~~~~~~~~~Total cycle_count value:      23029 ~~~~~~~~~~~~~
~~~~~~~~~~The valid Instruction Count:      13921 ~~~~~~~~~~~~~
~~~~~The test ending reached at cycle:      22977 ~~~~~~~~~~~~~
~~~~~~~~~~~~~~~The final x3 Reg value:          1 ~~~~~~~~~~~~~
~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
~~~~~~~~~~~~~~~~ TEST_PASS ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
~~~~~~~~~ #####     ##     ####    #### ~~~~~~~~~~~~~~~~
~~~~~~~~~ #    #   #  #   #       #     ~~~~~~~~~~~~~~~~
~~~~~~~~~ #    #  #    #   ####    #### ~~~~~~~~~~~~~~~~
~~~~~~~~~ #####   ######       #       #~~~~~~~~~~~~~~~~
~~~~~~~~~ #       #    #  #    #  #    #~~~~~~~~~~~~~~~~
~~~~~~~~~ #       #    #   ####    #### ~~~~~~~~~~~~~~~~
~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
$finish called at time : 92246 ns : File "D:/vivado/35T_lab3/project/project_1.srcs/sim_1/new/lab3_ddr_tb.v" Line 225
run: Time (s): cpu = 00:00:03 ; elapsed = 00:00:10 . Memory (MB): peak = 1241.750 ; gain = 8.027
current_wave_config {Untitled 2*}
WARNING: [Wavedata 42-16] Error Unable to get wave configuration 'Untitled 2*'.
Untitled 2
add_wave {{/lab3_ddr_tb/u_e203_soc_top/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_lab3_ddr_ctrl/s_axi_bresp}} 
current_wave_config {Untitled 2*}
WARNING: [Wavedata 42-16] Error Unable to get wave configuration 'Untitled 2*'.
Untitled 2
add_wave {{/lab3_ddr_tb/u_e203_soc_top/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_lab3_ddr_ctrl/s_axi_rdata}} 
current_wave_config {Untitled 2*}
WARNING: [Wavedata 42-16] Error Unable to get wave configuration 'Untitled 2*'.
Untitled 2
add_wave {{/lab3_ddr_tb/u_e203_soc_top/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_lab3_ddr_ctrl/s_axi_rresp}} 
current_wave_config {Untitled 2*}
WARNING: [Wavedata 42-16] Error Unable to get wave configuration 'Untitled 2*'.
Untitled 2
add_wave {{/lab3_ddr_tb/u_e203_soc_top/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_lab3_ddr_ctrl/s_axi_awvalid}} 
current_wave_config {Untitled 2*}
WARNING: [Wavedata 42-16] Error Unable to get wave configuration 'Untitled 2*'.
Untitled 2
add_wave {{/lab3_ddr_tb/u_e203_soc_top/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_lab3_ddr_ctrl/s_axi_wvalid}} 
current_wave_config {Untitled 2*}
WARNING: [Wavedata 42-16] Error Unable to get wave configuration 'Untitled 2*'.
Untitled 2
add_wave {{/lab3_ddr_tb/u_e203_soc_top/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_lab3_ddr_ctrl/s_axi_wready}} 
current_wave_config {Untitled 2*}
WARNING: [Wavedata 42-16] Error Unable to get wave configuration 'Untitled 2*'.
Untitled 2
add_wave {{/lab3_ddr_tb/axi_bram/U0/xpm_memory_inst/dina}} {{/lab3_ddr_tb/axi_bram/U0/xpm_memory_inst/douta}} {{/lab3_ddr_tb/axi_bram/U0/xpm_memory_inst/dinb}} {{/lab3_ddr_tb/axi_bram/U0/xpm_memory_inst/doutb}} 
current_wave_config {Untitled 2*}
WARNING: [Wavedata 42-16] Error Unable to get wave configuration 'Untitled 2*'.
Untitled 2
add_wave {{/lab3_ddr_tb/axi_bram/U0/xpm_memory_inst/addra}} {{/lab3_ddr_tb/axi_bram/U0/xpm_memory_inst/addrb}} 
relaunch_sim
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/vivado/35T_lab3/project/project_1.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'F:/software/xilinx/Vivado/2018.1/data/xsim/ip/xsim_ip.ini' copied to run dir:'D:/vivado/35T_lab3/project/project_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'lab3_ddr_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/vivado/35T_lab3/project/project_1.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj lab3_ddr_tb_vlog.prj"
"xvhdl --incr --relax -prj lab3_ddr_tb_vhdl.prj"
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:05 . Memory (MB): peak = 1242.711 ; gain = 0.000
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/vivado/35T_lab3/project/project_1.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/vivado/35T_lab3/project/project_1.sim/sim_1/behav/xsim'
Vivado Simulator 2018.1
Copyright 1986-1999, 2001-2017 Xilinx, Inc. All Rights Reserved.
Running: F:/software/xilinx/Vivado/2018.1/bin/unwrapped/win64.o/xelab.exe -wto c791423ef94145f2bff069b8ae028558 --incr --debug typical --relax --mt 2 -L blk_mem_gen_v8_3_6 -L axi_bram_ctrl_v4_0_14 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot lab3_ddr_tb_behav xil_defaultlib.lab3_ddr_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 21 differs from formal bit length 20 for port addr [D:/vivado/35T_lab3/project/project_1.srcs/sources_1/new/lab3_ddr_ctrl.v:540]
WARNING: [VRFC 10-278] actual bit length 1 differs from formal bit length 2 for port axi_wlock [D:/vivado/35T_lab3/project/project_1.srcs/sources_1/new/lab3_ddr_ctrl.v:569]
WARNING: [VRFC 10-278] actual bit length 1 differs from formal bit length 2 for port axi_rlock [D:/vivado/35T_lab3/project/project_1.srcs/sources_1/new/lab3_ddr_ctrl.v:592]
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '4' seconds
Vivado Simulator 2018.1
Time resolution is 1 ps
!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!
TESTCASE=                                                                                                                                                                                                                                                                                      D:/rv32ui-p-lw.verilog
ITCM 0x00: 340510730001aa0d
ITCM 0x01: ff85051300002517
ITCM 0x02: 01f5222301e52023
ITCM 0x03: 040f416334202f73
ITCM 0x04: 4fa507ff02634fa1
ITCM 0x05: 0c634fad05ff0f63
ITCM 0x06: 0bff05634f8505ff
ITCM 0x07: 4f9d0dff00634f95
ITCM 0x16: 2f03f52505130000
ITCM 0x20: 2f8300052f03f065
Info: [XPM_MEMORY 20-2] MEMORY_INIT_FILE (none), MEMORY_INIT_PARAM together specify no memory initialization. Initial memory contents will be all 0's. lab3_ddr_tb.axi_bram.U0.gint_inst.xpm_tdpram_mem_gen.xpm_memory_inst.xpm_memory_base_inst.config_drc  0
Time: 1 ps  Iteration: 0  Process: /lab3_ddr_tb/axi_bram/U0/gint_inst/xpm_tdpram_mem_gen/xpm_memory_inst/xpm_memory_base_inst/Initial270_1225  File: /wrk/2018.1/nightly/2018_04_04_2188600/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv
relaunch_sim: Time (s): cpu = 00:00:04 ; elapsed = 00:00:15 . Memory (MB): peak = 1242.711 ; gain = 0.000
run all
~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
~~~~~~~~~~~~~ Test Result Summary ~~~~~~~~~~~~~~~~~~~~~~
~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
~TESTCASE:                                                                                                                                                                                                                                                                                       D:/rv32ui-p-lw.verilog ~~~~~~~~~~~~~
~~~~~~~~~~~~~~Total cycle_count value:      23029 ~~~~~~~~~~~~~
~~~~~~~~~~The valid Instruction Count:      13921 ~~~~~~~~~~~~~
~~~~~The test ending reached at cycle:      22977 ~~~~~~~~~~~~~
~~~~~~~~~~~~~~~The final x3 Reg value:          1 ~~~~~~~~~~~~~
~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
~~~~~~~~~~~~~~~~ TEST_PASS ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
~~~~~~~~~ #####     ##     ####    #### ~~~~~~~~~~~~~~~~
~~~~~~~~~ #    #   #  #   #       #     ~~~~~~~~~~~~~~~~
~~~~~~~~~ #    #  #    #   ####    #### ~~~~~~~~~~~~~~~~
~~~~~~~~~ #####   ######       #       #~~~~~~~~~~~~~~~~
~~~~~~~~~ #       #    #  #    #  #    #~~~~~~~~~~~~~~~~
~~~~~~~~~ #       #    #   ####    #### ~~~~~~~~~~~~~~~~
~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
$finish called at time : 92246 ns : File "D:/vivado/35T_lab3/project/project_1.srcs/sim_1/new/lab3_ddr_tb.v" Line 225
run: Time (s): cpu = 00:00:02 ; elapsed = 00:00:10 . Memory (MB): peak = 1243.316 ; gain = 0.605
current_wave_config {Untitled 2*}
WARNING: [Wavedata 42-16] Error Unable to get wave configuration 'Untitled 2*'.
Untitled 2
add_wave {{/lab3_ddr_tb/s_axi_rdata}} 
current_wave_config {Untitled 2*}
WARNING: [Wavedata 42-16] Error Unable to get wave configuration 'Untitled 2*'.
Untitled 2
add_wave {{/lab3_ddr_tb/axi_bram/U0/xpm_memory_inst/wea}} {{/lab3_ddr_tb/axi_bram/U0/xpm_memory_inst/web}} 
relaunch_sim
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/vivado/35T_lab3/project/project_1.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'F:/software/xilinx/Vivado/2018.1/data/xsim/ip/xsim_ip.ini' copied to run dir:'D:/vivado/35T_lab3/project/project_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'lab3_ddr_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/vivado/35T_lab3/project/project_1.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj lab3_ddr_tb_vlog.prj"
"xvhdl --incr --relax -prj lab3_ddr_tb_vhdl.prj"
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:05 . Memory (MB): peak = 1253.496 ; gain = 0.000
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/vivado/35T_lab3/project/project_1.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/vivado/35T_lab3/project/project_1.sim/sim_1/behav/xsim'
Vivado Simulator 2018.1
Copyright 1986-1999, 2001-2017 Xilinx, Inc. All Rights Reserved.
Running: F:/software/xilinx/Vivado/2018.1/bin/unwrapped/win64.o/xelab.exe -wto c791423ef94145f2bff069b8ae028558 --incr --debug typical --relax --mt 2 -L blk_mem_gen_v8_3_6 -L axi_bram_ctrl_v4_0_14 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot lab3_ddr_tb_behav xil_defaultlib.lab3_ddr_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 21 differs from formal bit length 20 for port addr [D:/vivado/35T_lab3/project/project_1.srcs/sources_1/new/lab3_ddr_ctrl.v:540]
WARNING: [VRFC 10-278] actual bit length 1 differs from formal bit length 2 for port axi_wlock [D:/vivado/35T_lab3/project/project_1.srcs/sources_1/new/lab3_ddr_ctrl.v:569]
WARNING: [VRFC 10-278] actual bit length 1 differs from formal bit length 2 for port axi_rlock [D:/vivado/35T_lab3/project/project_1.srcs/sources_1/new/lab3_ddr_ctrl.v:592]
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '4' seconds
Vivado Simulator 2018.1
Time resolution is 1 ps
!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!
TESTCASE=                                                                                                                                                                                                                                                                                      D:/rv32ui-p-lw.verilog
ITCM 0x00: 340510730001aa0d
ITCM 0x01: ff85051300002517
ITCM 0x02: 01f5222301e52023
ITCM 0x03: 040f416334202f73
ITCM 0x04: 4fa507ff02634fa1
ITCM 0x05: 0c634fad05ff0f63
ITCM 0x06: 0bff05634f8505ff
ITCM 0x07: 4f9d0dff00634f95
ITCM 0x16: 2f03f52505130000
ITCM 0x20: 2f8300052f03f065
Info: [XPM_MEMORY 20-2] MEMORY_INIT_FILE (none), MEMORY_INIT_PARAM together specify no memory initialization. Initial memory contents will be all 0's. lab3_ddr_tb.axi_bram.U0.gint_inst.xpm_tdpram_mem_gen.xpm_memory_inst.xpm_memory_base_inst.config_drc  0
Time: 1 ps  Iteration: 0  Process: /lab3_ddr_tb/axi_bram/U0/gint_inst/xpm_tdpram_mem_gen/xpm_memory_inst/xpm_memory_base_inst/Initial270_1225  File: /wrk/2018.1/nightly/2018_04_04_2188600/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv
relaunch_sim: Time (s): cpu = 00:00:04 ; elapsed = 00:00:15 . Memory (MB): peak = 1253.496 ; gain = 0.000
run all
~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
~~~~~~~~~~~~~ Test Result Summary ~~~~~~~~~~~~~~~~~~~~~~
~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
~TESTCASE:                                                                                                                                                                                                                                                                                       D:/rv32ui-p-lw.verilog ~~~~~~~~~~~~~
~~~~~~~~~~~~~~Total cycle_count value:      23029 ~~~~~~~~~~~~~
~~~~~~~~~~The valid Instruction Count:      13921 ~~~~~~~~~~~~~
~~~~~The test ending reached at cycle:      22977 ~~~~~~~~~~~~~
~~~~~~~~~~~~~~~The final x3 Reg value:          1 ~~~~~~~~~~~~~
~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
~~~~~~~~~~~~~~~~ TEST_PASS ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
~~~~~~~~~ #####     ##     ####    #### ~~~~~~~~~~~~~~~~
~~~~~~~~~ #    #   #  #   #       #     ~~~~~~~~~~~~~~~~
~~~~~~~~~ #    #  #    #   ####    #### ~~~~~~~~~~~~~~~~
~~~~~~~~~ #####   ######       #       #~~~~~~~~~~~~~~~~
~~~~~~~~~ #       #    #  #    #  #    #~~~~~~~~~~~~~~~~
~~~~~~~~~ #       #    #   ####    #### ~~~~~~~~~~~~~~~~
~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
$finish called at time : 92246 ns : File "D:/vivado/35T_lab3/project/project_1.srcs/sim_1/new/lab3_ddr_tb.v" Line 225
run: Time (s): cpu = 00:00:02 ; elapsed = 00:00:10 . Memory (MB): peak = 1258.988 ; gain = 5.492
current_wave_config {Untitled 2*}
WARNING: [Wavedata 42-16] Error Unable to get wave configuration 'Untitled 2*'.
Untitled 2
add_wave {{/lab3_ddr_tb/s_axi_wstrb}} 
relaunch_sim
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/vivado/35T_lab3/project/project_1.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'F:/software/xilinx/Vivado/2018.1/data/xsim/ip/xsim_ip.ini' copied to run dir:'D:/vivado/35T_lab3/project/project_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'lab3_ddr_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/vivado/35T_lab3/project/project_1.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj lab3_ddr_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/35T_lab3/project/project_1.srcs/sources_1/new/axi_wrapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module axi_wrapper
INFO: [VRFC 10-2458] undeclared symbol awid, assumed default net type wire [D:/vivado/35T_lab3/project/project_1.srcs/sources_1/new/axi_wrapper.v:479]
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/35T_lab3/project/project_1.srcs/sources_1/imports/rtl/core/e203_biu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module e203_biu
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/35T_lab3/project/project_1.srcs/sources_1/imports/rtl/core/e203_clk_ctrl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module e203_clk_ctrl
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/35T_lab3/project/project_1.srcs/sources_1/imports/rtl/core/e203_clkgate.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module e203_clkgate
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/35T_lab3/project/project_1.srcs/sources_1/imports/rtl/core/e203_core.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module e203_core
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/35T_lab3/project/project_1.srcs/sources_1/imports/rtl/core/e203_cpu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module e203_cpu
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/35T_lab3/project/project_1.srcs/sources_1/imports/rtl/core/e203_cpu_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module e203_cpu_top
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/35T_lab3/project/project_1.srcs/sources_1/imports/rtl/core/e203_dtcm_ram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module e203_dtcm_ram
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/35T_lab3/project/project_1.srcs/sources_1/imports/rtl/core/e203_extend_csr.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module e203_extend_csr
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/35T_lab3/project/project_1.srcs/sources_1/imports/rtl/core/e203_exu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module e203_exu
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/35T_lab3/project/project_1.srcs/sources_1/imports/rtl/core/e203_exu_alu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module e203_exu_alu
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/35T_lab3/project/project_1.srcs/sources_1/imports/rtl/core/e203_exu_alu_bjp.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module e203_exu_alu_bjp
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/35T_lab3/project/project_1.srcs/sources_1/imports/rtl/core/e203_exu_alu_csrctrl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module e203_exu_alu_csrctrl
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/35T_lab3/project/project_1.srcs/sources_1/imports/rtl/core/e203_exu_alu_dpath.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module e203_exu_alu_dpath
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/35T_lab3/project/project_1.srcs/sources_1/imports/rtl/core/e203_exu_alu_lsuagu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module e203_exu_alu_lsuagu
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/35T_lab3/project/project_1.srcs/sources_1/imports/rtl/core/e203_exu_alu_muldiv.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module e203_exu_alu_muldiv
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/35T_lab3/project/project_1.srcs/sources_1/imports/rtl/core/e203_exu_alu_rglr.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module e203_exu_alu_rglr
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/35T_lab3/project/project_1.srcs/sources_1/imports/rtl/core/e203_exu_branchslv.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module e203_exu_branchslv
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/35T_lab3/project/project_1.srcs/sources_1/imports/rtl/core/e203_exu_commit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module e203_exu_commit
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/35T_lab3/project/project_1.srcs/sources_1/imports/rtl/core/e203_exu_csr.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module e203_exu_csr
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/35T_lab3/project/project_1.srcs/sources_1/imports/rtl/core/e203_exu_decode.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module e203_exu_decode
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/35T_lab3/project/project_1.srcs/sources_1/imports/rtl/core/e203_exu_disp.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module e203_exu_disp
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/35T_lab3/project/project_1.srcs/sources_1/imports/rtl/core/e203_exu_excp.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module e203_exu_excp
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/35T_lab3/project/project_1.srcs/sources_1/imports/rtl/core/e203_exu_longpwbck.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module e203_exu_longpwbck
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/35T_lab3/project/project_1.srcs/sources_1/imports/rtl/core/e203_exu_oitf.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module e203_exu_oitf
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/35T_lab3/project/project_1.srcs/sources_1/imports/rtl/core/e203_exu_regfile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module e203_exu_regfile
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/35T_lab3/project/project_1.srcs/sources_1/imports/rtl/core/e203_exu_wbck.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module e203_exu_wbck
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/35T_lab3/project/project_1.srcs/sources_1/imports/rtl/core/e203_ifu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module e203_ifu
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/35T_lab3/project/project_1.srcs/sources_1/imports/rtl/core/e203_ifu_ifetch.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module e203_ifu_ifetch
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/35T_lab3/project/project_1.srcs/sources_1/imports/rtl/core/e203_ifu_ift2icb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module e203_ifu_ift2icb
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/35T_lab3/project/project_1.srcs/sources_1/imports/rtl/core/e203_ifu_litebpu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module e203_ifu_litebpu
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/35T_lab3/project/project_1.srcs/sources_1/imports/rtl/core/e203_ifu_minidec.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module e203_ifu_minidec
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/35T_lab3/project/project_1.srcs/sources_1/imports/rtl/core/e203_irq_sync.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module e203_irq_sync
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/35T_lab3/project/project_1.srcs/sources_1/imports/rtl/core/e203_itcm_ctrl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module e203_itcm_ctrl
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/35T_lab3/project/project_1.srcs/sources_1/imports/rtl/core/e203_itcm_ram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module e203_itcm_ram
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/35T_lab3/project/project_1.srcs/sources_1/imports/rtl/core/e203_lsu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module e203_lsu
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/35T_lab3/project/project_1.srcs/sources_1/imports/rtl/core/e203_lsu_ctrl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module e203_lsu_ctrl
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/35T_lab3/project/project_1.srcs/sources_1/imports/rtl/core/e203_reset_ctrl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module e203_reset_ctrl
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/35T_lab3/project/project_1.srcs/sources_1/imports/rtl/soc/e203_soc_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module e203_soc_top
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/35T_lab3/project/project_1.srcs/sources_1/imports/rtl/core/e203_srams.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module e203_srams
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/35T_lab3/project/project_1.srcs/sources_1/imports/rtl/subsys/e203_subsys_clint.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module e203_subsys_clint
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/35T_lab3/project/project_1.srcs/sources_1/imports/rtl/subsys/e203_subsys_gfcm.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module e203_subsys_gfcm
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/35T_lab3/project/project_1.srcs/sources_1/imports/rtl/subsys/e203_subsys_hclkgen.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module e203_subsys_hclkgen
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/35T_lab3/project/project_1.srcs/sources_1/imports/rtl/subsys/e203_subsys_hclkgen_rstsync.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module e203_subsys_hclkgen_rstsync
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/35T_lab3/project/project_1.srcs/sources_1/imports/rtl/subsys/e203_subsys_main.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module e203_subsys_main
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/35T_lab3/project/project_1.srcs/sources_1/imports/rtl/subsys/e203_subsys_mems.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module e203_subsys_mems
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/35T_lab3/project/project_1.srcs/sources_1/imports/rtl/subsys/e203_subsys_perips.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module e203_subsys_perips
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/35T_lab3/project/project_1.srcs/sources_1/imports/rtl/subsys/e203_subsys_plic.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module e203_subsys_plic
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/35T_lab3/project/project_1.srcs/sources_1/imports/rtl/subsys/e203_subsys_pll.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module e203_subsys_pll
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/35T_lab3/project/project_1.srcs/sources_1/imports/rtl/subsys/e203_subsys_pllclkdiv.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module e203_subsys_pllclkdiv
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/35T_lab3/project/project_1.srcs/sources_1/imports/rtl/subsys/e203_subsys_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module e203_subsys_top
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/35T_lab3/project/project_1.srcs/sources_1/imports/rtl/perips/i2c_master_bit_ctrl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module i2c_master_bit_ctrl
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/35T_lab3/project/project_1.srcs/sources_1/imports/rtl/perips/i2c_master_byte_ctrl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module i2c_master_byte_ctrl
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/35T_lab3/project/project_1.srcs/sources_1/imports/rtl/perips/i2c_master_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module i2c_master_top
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/35T_lab3/project/project_1.srcs/sources_1/new/lab3_ddr_ctrl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module lab3_ddr_ctrl
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/35T_lab3/project/project_1.srcs/sources_1/imports/rtl/general/sirv_1cyc_sram_ctrl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sirv_1cyc_sram_ctrl
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/35T_lab3/project/project_1.srcs/sources_1/imports/rtl/perips/sirv_AsyncResetReg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sirv_AsyncResetReg
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/35T_lab3/project/project_1.srcs/sources_1/imports/rtl/perips/sirv_AsyncResetRegVec.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sirv_AsyncResetRegVec
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/35T_lab3/project/project_1.srcs/sources_1/imports/rtl/perips/sirv_AsyncResetRegVec_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sirv_AsyncResetRegVec_1
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/35T_lab3/project/project_1.srcs/sources_1/imports/rtl/perips/sirv_AsyncResetRegVec_129.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sirv_AsyncResetRegVec_129
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/35T_lab3/project/project_1.srcs/sources_1/imports/rtl/perips/sirv_AsyncResetRegVec_36.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sirv_AsyncResetRegVec_36
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/35T_lab3/project/project_1.srcs/sources_1/imports/rtl/perips/sirv_AsyncResetRegVec_67.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sirv_AsyncResetRegVec_67
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/35T_lab3/project/project_1.srcs/sources_1/imports/rtl/perips/sirv_DeglitchShiftRegister.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sirv_DeglitchShiftRegister
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/35T_lab3/project/project_1.srcs/sources_1/imports/rtl/perips/sirv_LevelGateway.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sirv_LevelGateway
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/35T_lab3/project/project_1.srcs/sources_1/imports/rtl/perips/sirv_ResetCatchAndSync.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sirv_ResetCatchAndSync
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/35T_lab3/project/project_1.srcs/sources_1/imports/rtl/perips/sirv_ResetCatchAndSync_2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sirv_ResetCatchAndSync_2
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/35T_lab3/project/project_1.srcs/sources_1/imports/rtl/perips/sirv_aon.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sirv_aon
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/35T_lab3/project/project_1.srcs/sources_1/imports/rtl/perips/sirv_aon_lclkgen_regs.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sirv_aon_lclkgen_regs
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/35T_lab3/project/project_1.srcs/sources_1/imports/rtl/perips/sirv_aon_porrst.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sirv_aon_porrst
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/35T_lab3/project/project_1.srcs/sources_1/imports/rtl/perips/sirv_aon_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sirv_aon_top
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/35T_lab3/project/project_1.srcs/sources_1/imports/rtl/perips/sirv_aon_wrapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sirv_aon_wrapper
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/35T_lab3/project/project_1.srcs/sources_1/imports/rtl/perips/sirv_clint.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sirv_clint
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/35T_lab3/project/project_1.srcs/sources_1/imports/rtl/perips/sirv_clint_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sirv_clint_top
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/35T_lab3/project/project_1.srcs/sources_1/imports/rtl/debug/sirv_debug_csr.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sirv_debug_csr
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/35T_lab3/project/project_1.srcs/sources_1/imports/rtl/debug/sirv_debug_module.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sirv_debug_module
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/35T_lab3/project/project_1.srcs/sources_1/imports/rtl/debug/sirv_debug_ram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sirv_debug_ram
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/35T_lab3/project/project_1.srcs/sources_1/imports/rtl/debug/sirv_debug_rom.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sirv_debug_rom
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/35T_lab3/project/project_1.srcs/sources_1/imports/rtl/perips/sirv_expl_apb_slv.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sirv_expl_apb_slv
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/35T_lab3/project/project_1.srcs/sources_1/imports/rtl/perips/sirv_expl_axi_slv.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sirv_expl_axi_slv
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/35T_lab3/project/project_1.srcs/sources_1/imports/rtl/perips/sirv_flash_qspi.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sirv_flash_qspi
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/35T_lab3/project/project_1.srcs/sources_1/imports/rtl/perips/sirv_flash_qspi_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sirv_flash_qspi_top
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/35T_lab3/project/project_1.srcs/sources_1/imports/rtl/general/sirv_gnrl_bufs.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sirv_gnrl_pipe_stage
INFO: [VRFC 10-311] analyzing module sirv_gnrl_sync
INFO: [VRFC 10-311] analyzing module sirv_gnrl_cdc_rx
INFO: [VRFC 10-311] analyzing module sirv_gnrl_cdc_tx
INFO: [VRFC 10-311] analyzing module sirv_gnrl_bypbuf
INFO: [VRFC 10-311] analyzing module sirv_gnrl_fifo
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/35T_lab3/project/project_1.srcs/sources_1/imports/rtl/general/sirv_gnrl_dffs.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sirv_gnrl_dfflrs
INFO: [VRFC 10-311] analyzing module sirv_gnrl_dfflr
INFO: [VRFC 10-311] analyzing module sirv_gnrl_dffl
INFO: [VRFC 10-311] analyzing module sirv_gnrl_dffrs
INFO: [VRFC 10-311] analyzing module sirv_gnrl_dffr
INFO: [VRFC 10-311] analyzing module sirv_gnrl_ltch
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/35T_lab3/project/project_1.srcs/sources_1/imports/rtl/general/sirv_gnrl_icbs.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sirv_gnrl_icb_arbt
INFO: [VRFC 10-311] analyzing module sirv_gnrl_icb_buffer
INFO: [VRFC 10-311] analyzing module sirv_gnrl_icb_n2w
INFO: [VRFC 10-311] analyzing module sirv_gnrl_icb_splt
INFO: [VRFC 10-311] analyzing module sirv_gnrl_icb2axi
INFO: [VRFC 10-311] analyzing module sirv_gnrl_icb32towishb8
INFO: [VRFC 10-311] analyzing module sirv_gnrl_icb2apb
INFO: [VRFC 10-311] analyzing module sirv_gnrl_axi_buffer
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/35T_lab3/project/project_1.srcs/sources_1/imports/rtl/general/sirv_gnrl_ram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sirv_gnrl_ram
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/35T_lab3/project/project_1.srcs/sources_1/imports/rtl/perips/sirv_gpio.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sirv_gpio
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/35T_lab3/project/project_1.srcs/sources_1/imports/rtl/perips/sirv_gpio_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sirv_gpio_top
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/35T_lab3/project/project_1.srcs/sources_1/imports/rtl/perips/sirv_hclkgen_regs.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sirv_hclkgen_regs
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/35T_lab3/project/project_1.srcs/sources_1/imports/rtl/fab/sirv_icb1to16_bus.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sirv_icb1to16_bus
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/35T_lab3/project/project_1.srcs/sources_1/imports/rtl/fab/sirv_icb1to2_bus.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sirv_icb1to2_bus
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/35T_lab3/project/project_1.srcs/sources_1/imports/rtl/fab/sirv_icb1to8_bus.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sirv_icb1to8_bus
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/35T_lab3/project/project_1.srcs/sources_1/imports/rtl/debug/sirv_jtag_dtm.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sirv_jtag_dtm
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/35T_lab3/project/project_1.srcs/sources_1/imports/rtl/perips/sirv_jtaggpioport.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sirv_jtaggpioport
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/35T_lab3/project/project_1.srcs/sources_1/imports/rtl/mems/sirv_mrom.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sirv_mrom
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/35T_lab3/project/project_1.srcs/sources_1/imports/rtl/mems/sirv_mrom_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sirv_mrom_top
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/35T_lab3/project/project_1.srcs/sources_1/imports/rtl/perips/sirv_otp_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sirv_otp_top
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/35T_lab3/project/project_1.srcs/sources_1/imports/rtl/perips/sirv_plic_man.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sirv_plic_man
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/35T_lab3/project/project_1.srcs/sources_1/imports/rtl/perips/sirv_plic_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sirv_plic_top
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/35T_lab3/project/project_1.srcs/sources_1/imports/rtl/perips/sirv_pmu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sirv_pmu
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/35T_lab3/project/project_1.srcs/sources_1/imports/rtl/perips/sirv_pmu_core.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sirv_pmu_core
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/35T_lab3/project/project_1.srcs/sources_1/imports/rtl/perips/sirv_pwm16.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sirv_pwm16
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/35T_lab3/project/project_1.srcs/sources_1/imports/rtl/perips/sirv_pwm16_core.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sirv_pwm16_core
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/35T_lab3/project/project_1.srcs/sources_1/imports/rtl/perips/sirv_pwm16_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sirv_pwm16_top
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/35T_lab3/project/project_1.srcs/sources_1/imports/rtl/perips/sirv_pwm8.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sirv_pwm8
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/35T_lab3/project/project_1.srcs/sources_1/imports/rtl/perips/sirv_pwm8_core.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sirv_pwm8_core
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/35T_lab3/project/project_1.srcs/sources_1/imports/rtl/perips/sirv_pwm8_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sirv_pwm8_top
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/35T_lab3/project/project_1.srcs/sources_1/imports/rtl/perips/sirv_pwmgpioport.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sirv_pwmgpioport
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/35T_lab3/project/project_1.srcs/sources_1/imports/rtl/perips/sirv_qspi_1cs.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sirv_qspi_1cs
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/35T_lab3/project/project_1.srcs/sources_1/imports/rtl/perips/sirv_qspi_1cs_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sirv_qspi_1cs_top
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/35T_lab3/project/project_1.srcs/sources_1/imports/rtl/perips/sirv_qspi_4cs.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sirv_qspi_4cs
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/35T_lab3/project/project_1.srcs/sources_1/imports/rtl/perips/sirv_qspi_4cs_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sirv_qspi_4cs_top
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/35T_lab3/project/project_1.srcs/sources_1/imports/rtl/perips/sirv_qspi_arbiter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sirv_qspi_arbiter
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/35T_lab3/project/project_1.srcs/sources_1/imports/rtl/perips/sirv_qspi_fifo.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sirv_qspi_fifo
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/35T_lab3/project/project_1.srcs/sources_1/imports/rtl/perips/sirv_qspi_media.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sirv_qspi_media
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/35T_lab3/project/project_1.srcs/sources_1/imports/rtl/perips/sirv_qspi_media_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sirv_qspi_media_1
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/35T_lab3/project/project_1.srcs/sources_1/imports/rtl/perips/sirv_qspi_media_2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sirv_qspi_media_2
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/35T_lab3/project/project_1.srcs/sources_1/imports/rtl/perips/sirv_qspi_physical.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sirv_qspi_physical
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/35T_lab3/project/project_1.srcs/sources_1/imports/rtl/perips/sirv_qspi_physical_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sirv_qspi_physical_1
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/35T_lab3/project/project_1.srcs/sources_1/imports/rtl/perips/sirv_qspi_physical_2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sirv_qspi_physical_2
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/35T_lab3/project/project_1.srcs/sources_1/imports/rtl/perips/sirv_queue.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sirv_queue
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/35T_lab3/project/project_1.srcs/sources_1/imports/rtl/perips/sirv_queue_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sirv_queue_1
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/35T_lab3/project/project_1.srcs/sources_1/imports/rtl/perips/sirv_repeater_6.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sirv_repeater_6
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/35T_lab3/project/project_1.srcs/sources_1/imports/rtl/perips/sirv_rtc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sirv_rtc
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/35T_lab3/project/project_1.srcs/sources_1/imports/rtl/general/sirv_sim_ram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sirv_sim_ram
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/35T_lab3/project/project_1.srcs/sources_1/imports/rtl/perips/sirv_spi_flashmap.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sirv_qspi_flashmap
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/35T_lab3/project/project_1.srcs/sources_1/imports/rtl/perips/sirv_spigpioport.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sirv_spigpioport
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/35T_lab3/project/project_1.srcs/sources_1/imports/rtl/perips/sirv_spigpioport_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sirv_spigpioport_1
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/35T_lab3/project/project_1.srcs/sources_1/imports/rtl/perips/sirv_spigpioport_2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sirv_spigpioport_2
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/35T_lab3/project/project_1.srcs/sources_1/imports/rtl/general/sirv_sram_icb_ctrl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sirv_sram_icb_ctrl
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/35T_lab3/project/project_1.srcs/sources_1/imports/rtl/perips/sirv_tl_repeater_5.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sirv_tl_repeater_5
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/35T_lab3/project/project_1.srcs/sources_1/imports/rtl/perips/sirv_tlfragmenter_qspi_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sirv_tlfragmenter_qspi_1
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/35T_lab3/project/project_1.srcs/sources_1/imports/rtl/perips/sirv_tlwidthwidget_qspi.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sirv_tlwidthwidget_qspi
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/35T_lab3/project/project_1.srcs/sources_1/imports/rtl/perips/sirv_uart.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sirv_uart
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/35T_lab3/project/project_1.srcs/sources_1/imports/rtl/perips/sirv_uart_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sirv_uart_top
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/35T_lab3/project/project_1.srcs/sources_1/imports/rtl/perips/sirv_uartgpioport.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sirv_uartgpioport
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/35T_lab3/project/project_1.srcs/sources_1/imports/rtl/perips/sirv_uartrx.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sirv_uartrx
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/35T_lab3/project/project_1.srcs/sources_1/imports/rtl/perips/sirv_uarttx.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sirv_uarttx
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/35T_lab3/project/project_1.srcs/sources_1/imports/rtl/perips/sirv_wdog.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sirv_wdog
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/35T_lab3/project/project_1.srcs/sim_1/new/lab3_ddr_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module lab3_ddr_tb
"xvhdl --incr --relax -prj lab3_ddr_tb_vhdl.prj"
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:17 . Memory (MB): peak = 1260.344 ; gain = 0.000
INFO: [USF-XSim-69] 'compile' step finished in '17' seconds
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:19 . Memory (MB): peak = 1260.344 ; gain = 0.000
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/vivado/35T_lab3/project/project_1.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/vivado/35T_lab3/project/project_1.sim/sim_1/behav/xsim'
Vivado Simulator 2018.1
Copyright 1986-1999, 2001-2017 Xilinx, Inc. All Rights Reserved.
Running: F:/software/xilinx/Vivado/2018.1/bin/unwrapped/win64.o/xelab.exe -wto c791423ef94145f2bff069b8ae028558 --incr --debug typical --relax --mt 2 -L blk_mem_gen_v8_3_6 -L axi_bram_ctrl_v4_0_14 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot lab3_ddr_tb_behav xil_defaultlib.lab3_ddr_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 21 differs from formal bit length 20 for port addr [D:/vivado/35T_lab3/project/project_1.srcs/sources_1/new/lab3_ddr_ctrl.v:542]
WARNING: [VRFC 10-278] actual bit length 1 differs from formal bit length 2 for port axi_wlock [D:/vivado/35T_lab3/project/project_1.srcs/sources_1/new/lab3_ddr_ctrl.v:571]
WARNING: [VRFC 10-278] actual bit length 1 differs from formal bit length 2 for port axi_rlock [D:/vivado/35T_lab3/project/project_1.srcs/sources_1/new/lab3_ddr_ctrl.v:594]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package ieee.std_logic_arith
Compiling package xpm.vcomponents
Compiling package axi_bram_ctrl_v4_0_14.axi_bram_ctrl_funcs
Compiling package ieee.vital_timing
Compiling package ieee.vital_primitives
Compiling package unisim.vpkg
Compiling package unisim.vcomponents
Compiling module xil_defaultlib.sirv_AsyncResetReg
Compiling module xil_defaultlib.sirv_AsyncResetRegVec_129
Compiling module xil_defaultlib.sirv_ResetCatchAndSync_2
Compiling module xil_defaultlib.e203_subsys_pll
Compiling module xil_defaultlib.e203_subsys_hclkgen_rstsync
Compiling module xil_defaultlib.sirv_gnrl_dfflr(DW=6)
Compiling module xil_defaultlib.sirv_gnrl_dfflr(DW=1)
Compiling module xil_defaultlib.e203_clkgate
Compiling module xil_defaultlib.e203_subsys_pllclkdiv
Compiling module xil_defaultlib.e203_subsys_gfcm
Compiling module xil_defaultlib.e203_subsys_hclkgen
Compiling module xil_defaultlib.e203_reset_ctrl_default
Compiling module xil_defaultlib.sirv_gnrl_dffr(DW=1)
Compiling module xil_defaultlib.e203_clk_ctrl
Compiling module xil_defaultlib.sirv_gnrl_sync(DW=1)
Compiling module xil_defaultlib.e203_irq_sync_default
Compiling module xil_defaultlib.e203_extend_csr
Compiling module xil_defaultlib.sirv_gnrl_dffrs(DW=1)
Compiling module xil_defaultlib.sirv_gnrl_dfflr(DW=16)
Compiling module xil_defaultlib.sirv_gnrl_dfflr(DW=5)
Compiling module xil_defaultlib.sirv_gnrl_dfflr
Compiling module xil_defaultlib.e203_exu_decode
Compiling module xil_defaultlib.e203_ifu_minidec
Compiling module xil_defaultlib.e203_ifu_litebpu
Compiling module xil_defaultlib.e203_ifu_ifetch
Compiling module xil_defaultlib.sirv_gnrl_dfflrs(DW=1)
Compiling module xil_defaultlib.sirv_gnrl_dffl(DW=33)
Compiling module xil_defaultlib.sirv_gnrl_fifo(CUT_READY=1,DP=1,...
Compiling module xil_defaultlib.sirv_gnrl_bypbuf(DP=1,DW=33)
Compiling module xil_defaultlib.sirv_gnrl_dfflr(DW=2)
Compiling module xil_defaultlib.sirv_gnrl_dffl(DW=2)
Compiling module xil_defaultlib.sirv_gnrl_dffl(DW=16)
Compiling module xil_defaultlib.e203_ifu_ift2icb
Compiling module xil_defaultlib.e203_ifu
Compiling module xil_defaultlib.sirv_gnrl_dffl
Compiling module xil_defaultlib.e203_exu_regfile_default
Compiling module xil_defaultlib.e203_exu_disp
Compiling module xil_defaultlib.sirv_gnrl_dffl(DW=5)
Compiling module xil_defaultlib.sirv_gnrl_dffl(DW=1)
Compiling module xil_defaultlib.e203_exu_oitf_default
Compiling module xil_defaultlib.e203_exu_alu_csrctrl
Compiling module xil_defaultlib.e203_exu_alu_bjp
Compiling module xil_defaultlib.sirv_gnrl_dfflr(DW=4)
Compiling module xil_defaultlib.e203_exu_alu_lsuagu
Compiling module xil_defaultlib.e203_exu_alu_rglr
Compiling module xil_defaultlib.sirv_gnrl_dfflr(DW=3)
Compiling module xil_defaultlib.e203_exu_alu_muldiv
Compiling module xil_defaultlib.e203_exu_alu_dpath
Compiling module xil_defaultlib.e203_exu_alu
Compiling module xil_defaultlib.e203_exu_longpwbck
Compiling module xil_defaultlib.e203_exu_wbck
Compiling module xil_defaultlib.e203_exu_branchslv
Compiling module xil_defaultlib.e203_exu_excp
Compiling module xil_defaultlib.e203_exu_commit
Compiling module xil_defaultlib.e203_exu_csr
Compiling module xil_defaultlib.e203_exu
Compiling module xil_defaultlib.sirv_gnrl_pipe_stage(DW=1)
Compiling module xil_defaultlib.sirv_gnrl_icb_arbt(DW=32,USR_W=3...
Compiling module xil_defaultlib.sirv_gnrl_dffl(DW=44)
Compiling module xil_defaultlib.sirv_gnrl_pipe_stage(DW=44)
Compiling module xil_defaultlib.e203_lsu_ctrl_default
Compiling module xil_defaultlib.e203_lsu
Compiling module xil_defaultlib.sirv_gnrl_pipe_stage(CUT_READY=1...
Compiling module xil_defaultlib.sirv_gnrl_icb_arbt(DW=32,FIFO_CU...
Compiling module xil_defaultlib.sirv_gnrl_dffl(DW=78)
Compiling module xil_defaultlib.sirv_gnrl_fifo(CUT_READY=1,DP=1,...
Compiling module xil_defaultlib.sirv_gnrl_dffl(DW=35)
Compiling module xil_defaultlib.sirv_gnrl_fifo(CUT_READY=1,DP=1,...
Compiling module xil_defaultlib.sirv_gnrl_icb_buffer(CMD_CUT_REA...
Compiling module xil_defaultlib.sirv_gnrl_dffl(DW=6)
Compiling module xil_defaultlib.sirv_gnrl_pipe_stage(CUT_READY=1...
Compiling module xil_defaultlib.sirv_gnrl_icb_splt(DW=32,FIFO_OU...
Compiling module xil_defaultlib.e203_biu_default
Compiling module xil_defaultlib.e203_core
Compiling module xil_defaultlib.sirv_gnrl_icb_n2w(AW=16,FIFO_OUT...
Compiling module xil_defaultlib.sirv_gnrl_icb_arbt(AW=16,ARBT_NU...
Compiling module xil_defaultlib.sirv_gnrl_dffl(DW=91)
Compiling module xil_defaultlib.sirv_gnrl_fifo(CUT_READY=1,DP=1,...
Compiling module xil_defaultlib.sirv_gnrl_bypbuf(DP=1,DW=91)
Compiling module xil_defaultlib.sirv_gnrl_pipe_stage(DW=2)
Compiling module xil_defaultlib.sirv_1cyc_sram_ctrl(DW=64,MW=8,A...
Compiling module xil_defaultlib.sirv_sram_icb_ctrl(DW=64,MW=8,AW...
Compiling module xil_defaultlib.e203_itcm_ctrl
Compiling module xil_defaultlib.axi_wrapper(C_AXI_ADDR_WIDTH=20,...
Compiling module xil_defaultlib.lab3_ddr_ctrl
Compiling module xil_defaultlib.e203_cpu
Compiling module xil_defaultlib.sirv_sim_ram(DP=8192,FORCE_X2ZER...
Compiling module xil_defaultlib.sirv_gnrl_ram(DP=8192,DW=64,FORC...
Compiling module xil_defaultlib.e203_itcm_ram
Compiling module xil_defaultlib.sirv_sim_ram(DP=16384,FORCE_X2ZE...
Compiling module xil_defaultlib.sirv_gnrl_ram(DP=16384,FORCE_X2Z...
Compiling module xil_defaultlib.e203_dtcm_ram
Compiling module xil_defaultlib.e203_srams
Compiling module xil_defaultlib.e203_cpu_top
Compiling module xil_defaultlib.sirv_gnrl_dffr(DW=53)
Compiling module xil_defaultlib.sirv_gnrl_dffr(DW=6)
Compiling module xil_defaultlib.sirv_gnrl_dffr(DW=3)
Compiling module xil_defaultlib.sirv_LevelGateway
Compiling module xil_defaultlib.sirv_gnrl_pipe_stage(CUT_READY=1...
Compiling module xil_defaultlib.sirv_plic_man(PLIC_IRQ_NUM=53,PL...
Compiling module xil_defaultlib.sirv_plic_top
Compiling module xil_defaultlib.e203_subsys_plic
Compiling module xil_defaultlib.sirv_clint
Compiling module xil_defaultlib.sirv_clint_top
Compiling module xil_defaultlib.e203_subsys_clint
Compiling module xil_defaultlib.sirv_gnrl_fifo(CUT_READY=1,DP=2,...
Compiling module xil_defaultlib.sirv_gnrl_fifo(CUT_READY=1,DP=2,...
Compiling module xil_defaultlib.sirv_gnrl_icb_buffer(CMD_CUT_REA...
Compiling module xil_defaultlib.sirv_gnrl_dffl(DW=17)
Compiling module xil_defaultlib.sirv_gnrl_pipe_stage(CUT_READY=1...
Compiling module xil_defaultlib.sirv_gnrl_icb_splt(DW=32,FIFO_OU...
Compiling module xil_defaultlib.sirv_icb1to16_bus(ICB_FIFO_DP=2,...
Compiling module xil_defaultlib.sirv_otp_top
Compiling module xil_defaultlib.sirv_AsyncResetRegVec_67
Compiling module xil_defaultlib.sirv_gpio
Compiling module xil_defaultlib.sirv_gpio_top
Compiling module xil_defaultlib.sirv_uarttx
Compiling module xil_defaultlib.sirv_queue_1
Compiling module xil_defaultlib.sirv_uartrx
Compiling module xil_defaultlib.sirv_uart
Compiling module xil_defaultlib.sirv_uart_top
Compiling module xil_defaultlib.sirv_tl_repeater_5
Compiling module xil_defaultlib.sirv_tlwidthwidget_qspi
Compiling module xil_defaultlib.sirv_repeater_6
Compiling module xil_defaultlib.sirv_tlfragmenter_qspi_1
Compiling module xil_defaultlib.sirv_qspi_fifo
Compiling module xil_defaultlib.sirv_qspi_physical
Compiling module xil_defaultlib.sirv_qspi_media
Compiling module xil_defaultlib.sirv_qspi_flashmap
Compiling module xil_defaultlib.sirv_qspi_arbiter
Compiling module xil_defaultlib.sirv_flash_qspi
Compiling module xil_defaultlib.sirv_flash_qspi_top
Compiling module xil_defaultlib.sirv_pwm8_core
Compiling module xil_defaultlib.sirv_pwm8
Compiling module xil_defaultlib.sirv_pwm8_top
Compiling module xil_defaultlib.sirv_qspi_physical_1
Compiling module xil_defaultlib.sirv_qspi_media_1
Compiling module xil_defaultlib.sirv_qspi_4cs
Compiling module xil_defaultlib.sirv_qspi_4cs_top
Compiling module xil_defaultlib.sirv_pwm16_core
Compiling module xil_defaultlib.sirv_pwm16
Compiling module xil_defaultlib.sirv_pwm16_top
Compiling module xil_defaultlib.sirv_qspi_physical_2
Compiling module xil_defaultlib.sirv_qspi_media_2
Compiling module xil_defaultlib.sirv_qspi_1cs
Compiling module xil_defaultlib.sirv_qspi_1cs_top
Compiling module xil_defaultlib.sirv_uartgpioport
Compiling module xil_defaultlib.sirv_pwmgpioport
Compiling module xil_defaultlib.sirv_spigpioport
Compiling module xil_defaultlib.sirv_spigpioport_1
Compiling module xil_defaultlib.sirv_spigpioport_2
Compiling module xil_defaultlib.sirv_gnrl_dfflr(DW=65)
Compiling module xil_defaultlib.sirv_gnrl_cdc_tx(DW=65)
Compiling module xil_defaultlib.sirv_gnrl_dfflr(DW=33)
Compiling module xil_defaultlib.sirv_gnrl_cdc_rx(DW=33)
Compiling module xil_defaultlib.sirv_gnrl_fifo(CUT_READY=1,MSKO=...
Compiling module xil_defaultlib.sirv_gnrl_dffl(DW=50)
Compiling module xil_defaultlib.sirv_gnrl_fifo(CUT_READY=1,DP=2,...
Compiling module xil_defaultlib.sirv_gnrl_dffl(DW=37)
Compiling module xil_defaultlib.sirv_gnrl_fifo(CUT_READY=1,DP=2,...
Compiling module xil_defaultlib.sirv_gnrl_fifo(CUT_READY=1,DP=2,...
Compiling module xil_defaultlib.sirv_gnrl_axi_buffer(CHNL_FIFO_C...
Compiling module xil_defaultlib.sirv_gnrl_icb2axi(AXI_FIFO_DP=2,...
Compiling module xil_defaultlib.sirv_expl_axi_slv
Compiling module xil_defaultlib.sirv_gnrl_fifo(CUT_READY=1,DP=1)
Compiling module xil_defaultlib.sirv_gnrl_icb2apb(DW=32)
Compiling module xil_defaultlib.sirv_expl_apb_slv
Compiling module xil_defaultlib.sirv_gnrl_icb32towishb8
Compiling module xil_defaultlib.i2c_master_bit_ctrl
Compiling module xil_defaultlib.i2c_master_byte_ctrl
Compiling module xil_defaultlib.i2c_master_top
Compiling module xil_defaultlib.sirv_hclkgen_regs
Compiling module xil_defaultlib.e203_subsys_perips
Compiling module xil_defaultlib.sirv_gnrl_dffl(DW=9)
Compiling module xil_defaultlib.sirv_gnrl_pipe_stage(CUT_READY=1...
Compiling module xil_defaultlib.sirv_gnrl_icb_splt(DW=32,FIFO_OU...
Compiling module xil_defaultlib.sirv_icb1to8_bus(ICB_FIFO_DP=2,O...
Compiling module xil_defaultlib.sirv_mrom
Compiling module xil_defaultlib.sirv_mrom_top
Compiling module xil_defaultlib.sirv_gnrl_fifo(CUT_READY=1,MSKO=...
Compiling module xil_defaultlib.sirv_gnrl_icb2axi(AXI_FIFO_DP=2,...
Compiling module xil_defaultlib.e203_subsys_mems
Compiling module xil_defaultlib.e203_subsys_main
Compiling module xil_defaultlib.sirv_AsyncResetRegVec_36
Compiling module xil_defaultlib.sirv_ResetCatchAndSync
Compiling module xil_defaultlib.sirv_jtaggpioport
Compiling module xil_defaultlib.sirv_debug_csr
Compiling module xil_defaultlib.sirv_gnrl_dfflr(DW=41)
Compiling module xil_defaultlib.sirv_gnrl_cdc_tx(DW=41)
Compiling module xil_defaultlib.sirv_gnrl_dfflr(DW=36)
Compiling module xil_defaultlib.sirv_gnrl_cdc_rx(DW=36)
Compiling module xil_defaultlib.sirv_jtag_dtm_default
Compiling module xil_defaultlib.sirv_gnrl_cdc_tx(DW=36)
Compiling module xil_defaultlib.sirv_gnrl_cdc_rx(DW=41)
Compiling module xil_defaultlib.sirv_debug_rom
Compiling module xil_defaultlib.sirv_debug_ram_default
Compiling module xil_defaultlib.sirv_debug_module_default
Compiling module xil_defaultlib.sirv_gnrl_cdc_tx
Compiling module xil_defaultlib.sirv_gnrl_cdc_rx(DW=65)
Compiling module xil_defaultlib.sirv_gnrl_fifo(CUT_READY=1,DP=0,...
Compiling module xil_defaultlib.sirv_gnrl_fifo(CUT_READY=1,DP=0,...
Compiling module xil_defaultlib.sirv_gnrl_icb_buffer(AW=15,CMD_C...
Compiling module xil_defaultlib.sirv_gnrl_pipe_stage(CUT_READY=1...
Compiling module xil_defaultlib.sirv_gnrl_icb_splt(AW=15,DW=32,F...
Compiling module xil_defaultlib.sirv_icb1to2_bus(AW=15,O0_BASE_A...
Compiling module xil_defaultlib.sirv_aon_lclkgen_regs
Compiling module xil_defaultlib.sirv_AsyncResetRegVec
Compiling module xil_defaultlib.sirv_rtc
Compiling module xil_defaultlib.sirv_pmu_core
Compiling module xil_defaultlib.sirv_AsyncResetRegVec_1
Compiling module xil_defaultlib.sirv_pmu
Compiling module xil_defaultlib.sirv_wdog
Compiling module xil_defaultlib.sirv_queue
Compiling module xil_defaultlib.sirv_aon
Compiling module xil_defaultlib.sirv_DeglitchShiftRegister
Compiling module xil_defaultlib.sirv_aon_porrst
Compiling module xil_defaultlib.sirv_aon_wrapper
Compiling module xil_defaultlib.sirv_aon_top
Compiling module xil_defaultlib.e203_subsys_top
Compiling module xil_defaultlib.e203_soc_top
Compiling architecture implementation of entity axi_bram_ctrl_v4_0_14.wrap_brst [\wrap_brst(c_axi_addr_width=20,c...]
Compiling architecture muxcy_v of entity unisim.MUXCY [muxcy_default]
Compiling architecture muxcy_l_v of entity unisim.MUXCY_L [muxcy_l_default]
Compiling architecture xorcy_v of entity unisim.XORCY [xorcy_default]
Compiling architecture srl16e_v of entity unisim.SRL16E [\SRL16E(0,15)\]
Compiling architecture fdre_v of entity unisim.FDRE [fdre_default]
Compiling architecture fdr_v of entity unisim.FDR [fdr_default]
Compiling architecture imp of entity axi_bram_ctrl_v4_0_14.SRL_FIFO [\SRL_FIFO(c_data_bits=4,c_depth=...]
Compiling architecture implementation of entity axi_bram_ctrl_v4_0_14.wr_chnl [\wr_chnl(c_axi_addr_width=20,c_s...]
Compiling architecture implementation of entity axi_bram_ctrl_v4_0_14.rd_chnl [\rd_chnl(c_axi_addr_width=20,c_s...]
Compiling architecture implementation of entity axi_bram_ctrl_v4_0_14.full_axi [\full_axi(c_s_axi_addr_width=20,...]
Compiling architecture implementation of entity axi_bram_ctrl_v4_0_14.axi_bram_ctrl_top [\axi_bram_ctrl_top(c_bram_addr_w...]
Compiling module xpm.xpm_memory_base(MEMORY_SIZE=8388...
Compiling module xpm.xpm_memory_tdpram(MEMORY_SIZE=83...
Compiling architecture implementation of entity axi_bram_ctrl_v4_0_14.axi_bram_ctrl [\axi_bram_ctrl(c_bram_inst_mode=...]
Compiling architecture axi_bram_ctrl_0_arch of entity xil_defaultlib.axi_bram_ctrl_0 [axi_bram_ctrl_0_default]
Compiling module xil_defaultlib.lab3_ddr_tb
WARNING: [XSIM 43-3373] "D:/vivado/35T_lab3/project/project_1.srcs/sim_1/new/lab3_ddr_tb.v" Line 249. System function $value$plusargs is used as system task. This system function should have a LHS e.g. x=$value$plusargs().
Compiling module xil_defaultlib.glbl
Built simulation snapshot lab3_ddr_tb_behav
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:25 . Memory (MB): peak = 1260.344 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '25' seconds
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:25 . Memory (MB): peak = 1260.344 ; gain = 0.000
Vivado Simulator 2018.1
Time resolution is 1 ps
!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!
TESTCASE=                                                                                                                                                                                                                                                                                      D:/rv32ui-p-lw.verilog
ITCM 0x00: 340510730001aa0d
ITCM 0x01: ff85051300002517
ITCM 0x02: 01f5222301e52023
ITCM 0x03: 040f416334202f73
ITCM 0x04: 4fa507ff02634fa1
ITCM 0x05: 0c634fad05ff0f63
ITCM 0x06: 0bff05634f8505ff
ITCM 0x07: 4f9d0dff00634f95
ITCM 0x16: 2f03f52505130000
ITCM 0x20: 2f8300052f03f065
Info: [XPM_MEMORY 20-2] MEMORY_INIT_FILE (none), MEMORY_INIT_PARAM together specify no memory initialization. Initial memory contents will be all 0's. lab3_ddr_tb.axi_bram.U0.gint_inst.xpm_tdpram_mem_gen.xpm_memory_inst.xpm_memory_base_inst.config_drc  0
Time: 1 ps  Iteration: 0  Process: /lab3_ddr_tb/axi_bram/U0/gint_inst/xpm_tdpram_mem_gen/xpm_memory_inst/xpm_memory_base_inst/Initial270_1225  File: /wrk/2018.1/nightly/2018_04_04_2188600/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv
relaunch_sim: Time (s): cpu = 00:00:04 ; elapsed = 00:00:49 . Memory (MB): peak = 1260.344 ; gain = 0.000
run all
~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
~~~~~~~~~~~~~ Test Result Summary ~~~~~~~~~~~~~~~~~~~~~~
~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
~TESTCASE:                                                                                                                                                                                                                                                                                       D:/rv32ui-p-lw.verilog ~~~~~~~~~~~~~
~~~~~~~~~~~~~~Total cycle_count value:      23029 ~~~~~~~~~~~~~
~~~~~~~~~~The valid Instruction Count:      13921 ~~~~~~~~~~~~~
~~~~~The test ending reached at cycle:      22977 ~~~~~~~~~~~~~
~~~~~~~~~~~~~~~The final x3 Reg value:          1 ~~~~~~~~~~~~~
~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
~~~~~~~~~~~~~~~~ TEST_PASS ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
~~~~~~~~~ #####     ##     ####    #### ~~~~~~~~~~~~~~~~
~~~~~~~~~ #    #   #  #   #       #     ~~~~~~~~~~~~~~~~
~~~~~~~~~ #    #  #    #   ####    #### ~~~~~~~~~~~~~~~~
~~~~~~~~~ #####   ######       #       #~~~~~~~~~~~~~~~~
~~~~~~~~~ #       #    #  #    #  #    #~~~~~~~~~~~~~~~~
~~~~~~~~~ #       #    #   ####    #### ~~~~~~~~~~~~~~~~
~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
$finish called at time : 92246 ns : File "D:/vivado/35T_lab3/project/project_1.srcs/sim_1/new/lab3_ddr_tb.v" Line 225
run: Time (s): cpu = 00:00:04 ; elapsed = 00:00:10 . Memory (MB): peak = 1265.816 ; gain = 5.020
relaunch_sim
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/vivado/35T_lab3/project/project_1.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'F:/software/xilinx/Vivado/2018.1/data/xsim/ip/xsim_ip.ini' copied to run dir:'D:/vivado/35T_lab3/project/project_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'lab3_ddr_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/vivado/35T_lab3/project/project_1.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj lab3_ddr_tb_vlog.prj"
"xvhdl --incr --relax -prj lab3_ddr_tb_vhdl.prj"
INFO: [USF-XSim-69] 'compile' step finished in '4' seconds
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/vivado/35T_lab3/project/project_1.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/vivado/35T_lab3/project/project_1.sim/sim_1/behav/xsim'
Vivado Simulator 2018.1
Copyright 1986-1999, 2001-2017 Xilinx, Inc. All Rights Reserved.
Running: F:/software/xilinx/Vivado/2018.1/bin/unwrapped/win64.o/xelab.exe -wto c791423ef94145f2bff069b8ae028558 --incr --debug typical --relax --mt 2 -L blk_mem_gen_v8_3_6 -L axi_bram_ctrl_v4_0_14 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot lab3_ddr_tb_behav xil_defaultlib.lab3_ddr_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 21 differs from formal bit length 20 for port addr [D:/vivado/35T_lab3/project/project_1.srcs/sources_1/new/lab3_ddr_ctrl.v:542]
WARNING: [VRFC 10-278] actual bit length 1 differs from formal bit length 2 for port axi_wlock [D:/vivado/35T_lab3/project/project_1.srcs/sources_1/new/lab3_ddr_ctrl.v:571]
WARNING: [VRFC 10-278] actual bit length 1 differs from formal bit length 2 for port axi_rlock [D:/vivado/35T_lab3/project/project_1.srcs/sources_1/new/lab3_ddr_ctrl.v:594]
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '5' seconds
Vivado Simulator 2018.1
Time resolution is 1 ps
!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!
TESTCASE=                                                                                                                                                                                                                                                                                      D:/rv32ui-p-lw.verilog
ITCM 0x00: 340510730001aa0d
ITCM 0x01: ff85051300002517
ITCM 0x02: 01f5222301e52023
ITCM 0x03: 040f416334202f73
ITCM 0x04: 4fa507ff02634fa1
ITCM 0x05: 0c634fad05ff0f63
ITCM 0x06: 0bff05634f8505ff
ITCM 0x07: 4f9d0dff00634f95
ITCM 0x16: 2f03f52505130000
ITCM 0x20: 2f8300052f03f065
Info: [XPM_MEMORY 20-2] MEMORY_INIT_FILE (none), MEMORY_INIT_PARAM together specify no memory initialization. Initial memory contents will be all 0's. lab3_ddr_tb.axi_bram.U0.gint_inst.xpm_tdpram_mem_gen.xpm_memory_inst.xpm_memory_base_inst.config_drc  0
Time: 1 ps  Iteration: 0  Process: /lab3_ddr_tb/axi_bram/U0/gint_inst/xpm_tdpram_mem_gen/xpm_memory_inst/xpm_memory_base_inst/Initial270_1225  File: /wrk/2018.1/nightly/2018_04_04_2188600/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv
relaunch_sim: Time (s): cpu = 00:00:03 ; elapsed = 00:00:15 . Memory (MB): peak = 1265.816 ; gain = 0.000
run all
~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
~~~~~~~~~~~~~ Test Result Summary ~~~~~~~~~~~~~~~~~~~~~~
~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
~TESTCASE:                                                                                                                                                                                                                                                                                       D:/rv32ui-p-lw.verilog ~~~~~~~~~~~~~
~~~~~~~~~~~~~~Total cycle_count value:      22997 ~~~~~~~~~~~~~
~~~~~~~~~~The valid Instruction Count:      13917 ~~~~~~~~~~~~~
~~~~~The test ending reached at cycle:      22945 ~~~~~~~~~~~~~
~~~~~~~~~~~~~~~The final x3 Reg value:          1 ~~~~~~~~~~~~~
~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
~~~~~~~~~~~~~~~~ TEST_PASS ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
~~~~~~~~~ #####     ##     ####    #### ~~~~~~~~~~~~~~~~
~~~~~~~~~ #    #   #  #   #       #     ~~~~~~~~~~~~~~~~
~~~~~~~~~ #    #  #    #   ####    #### ~~~~~~~~~~~~~~~~
~~~~~~~~~ #####   ######       #       #~~~~~~~~~~~~~~~~
~~~~~~~~~ #       #    #  #    #  #    #~~~~~~~~~~~~~~~~
~~~~~~~~~ #       #    #   ####    #### ~~~~~~~~~~~~~~~~
~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
$finish called at time : 92118 ns : File "D:/vivado/35T_lab3/project/project_1.srcs/sim_1/new/lab3_ddr_tb.v" Line 225
run: Time (s): cpu = 00:00:05 ; elapsed = 00:00:11 . Memory (MB): peak = 1272.602 ; gain = 6.785
synth_design -rtl -name rtl_1
Command: synth_design -rtl -name rtl_1
Starting synth_design
Using part: xc7a35tftg256-1
Top: system
WARNING: [Synth 8-2507] parameter declaration becomes local in axi_wrapper with formal parameter declaration list [D:/vivado/35T_lab3/project/project_1.srcs/sources_1/new/axi_wrapper.v:203]
WARNING: [Synth 8-2507] parameter declaration becomes local in axi_wrapper with formal parameter declaration list [D:/vivado/35T_lab3/project/project_1.srcs/sources_1/new/axi_wrapper.v:210]
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 1394.793 ; gain = 117.871
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'system' [D:/vivado/35T_lab3/project/project_1.srcs/sources_1/imports/rtl/system.v:3]
INFO: [Synth 8-6157] synthesizing module 'mmcm' [D:/vivado/35T_lab3/project/.Xil/Vivado-199612-DESKTOP-T0S5AKR/realtime/mmcm_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'mmcm' (1#1) [D:/vivado/35T_lab3/project/.Xil/Vivado-199612-DESKTOP-T0S5AKR/realtime/mmcm_stub.v:5]
WARNING: [Synth 8-350] instance 'ip_mmcm' of module 'mmcm' requires 6 connections, but only 5 given [D:/vivado/35T_lab3/project/project_1.srcs/sources_1/imports/rtl/system.v:321]
INFO: [Synth 8-6157] synthesizing module 'clkdivider' [D:/vivado/35T_lab3/project/project_1.srcs/sources_1/imports/src/clkdivider.v:2]
INFO: [Synth 8-6155] done synthesizing module 'clkdivider' (2#1) [D:/vivado/35T_lab3/project/project_1.srcs/sources_1/imports/src/clkdivider.v:2]
INFO: [Synth 8-6157] synthesizing module 'reset_sys' [D:/vivado/35T_lab3/project/.Xil/Vivado-199612-DESKTOP-T0S5AKR/realtime/reset_sys_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'reset_sys' (3#1) [D:/vivado/35T_lab3/project/.Xil/Vivado-199612-DESKTOP-T0S5AKR/realtime/reset_sys_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'PULLUP' [F:/software/xilinx/Vivado/2018.1/scripts/rt/data/unisim_comp.v:43853]
INFO: [Synth 8-6155] done synthesizing module 'PULLUP' (4#1) [F:/software/xilinx/Vivado/2018.1/scripts/rt/data/unisim_comp.v:43853]
INFO: [Synth 8-6157] synthesizing module 'IOBUF' [F:/software/xilinx/Vivado/2018.1/scripts/rt/data/unisim_comp.v:22659]
	Parameter DRIVE bound to: 12 - type: integer 
	Parameter IBUF_LOW_PWR bound to: TRUE - type: string 
	Parameter IOSTANDARD bound to: DEFAULT - type: string 
	Parameter SLEW bound to: SLOW - type: string 
INFO: [Synth 8-6155] done synthesizing module 'IOBUF' (5#1) [F:/software/xilinx/Vivado/2018.1/scripts/rt/data/unisim_comp.v:22659]
INFO: [Synth 8-6157] synthesizing module 'IOBUF__parameterized0' [F:/software/xilinx/Vivado/2018.1/scripts/rt/data/unisim_comp.v:22659]
	Parameter DRIVE bound to: 12 - type: integer 
	Parameter IBUF_LOW_PWR bound to: TRUE - type: string 
	Parameter IOSTANDARD bound to: DEFAULT - type: string 
	Parameter SLEW bound to: SLOW - type: string 
INFO: [Synth 8-6155] done synthesizing module 'IOBUF__parameterized0' (5#1) [F:/software/xilinx/Vivado/2018.1/scripts/rt/data/unisim_comp.v:22659]
INFO: [Synth 8-6157] synthesizing module 'e203_soc_top' [D:/vivado/35T_lab3/project/project_1.srcs/sources_1/imports/rtl/soc/e203_soc_top.v:19]
INFO: [Synth 8-6157] synthesizing module 'e203_subsys_top' [D:/vivado/35T_lab3/project/project_1.srcs/sources_1/imports/rtl/subsys/e203_subsys_top.v:38]
INFO: [Synth 8-6157] synthesizing module 'e203_subsys_main' [D:/vivado/35T_lab3/project/project_1.srcs/sources_1/imports/rtl/subsys/e203_subsys_main.v:39]
INFO: [Synth 8-6157] synthesizing module 'sirv_ResetCatchAndSync_2' [D:/vivado/35T_lab3/project/project_1.srcs/sources_1/imports/rtl/perips/sirv_ResetCatchAndSync_2.v:19]
INFO: [Synth 8-6157] synthesizing module 'sirv_AsyncResetRegVec_129' [D:/vivado/35T_lab3/project/project_1.srcs/sources_1/imports/rtl/perips/sirv_AsyncResetRegVec_129.v:19]
INFO: [Synth 8-6157] synthesizing module 'sirv_AsyncResetReg' [D:/vivado/35T_lab3/project/project_1.srcs/sources_1/imports/rtl/perips/sirv_AsyncResetReg.v:19]
INFO: [Synth 8-6155] done synthesizing module 'sirv_AsyncResetReg' (6#1) [D:/vivado/35T_lab3/project/project_1.srcs/sources_1/imports/rtl/perips/sirv_AsyncResetReg.v:19]
INFO: [Synth 8-6155] done synthesizing module 'sirv_AsyncResetRegVec_129' (7#1) [D:/vivado/35T_lab3/project/project_1.srcs/sources_1/imports/rtl/perips/sirv_AsyncResetRegVec_129.v:19]
INFO: [Synth 8-6155] done synthesizing module 'sirv_ResetCatchAndSync_2' (8#1) [D:/vivado/35T_lab3/project/project_1.srcs/sources_1/imports/rtl/perips/sirv_ResetCatchAndSync_2.v:19]
INFO: [Synth 8-6157] synthesizing module 'e203_subsys_hclkgen' [D:/vivado/35T_lab3/project/project_1.srcs/sources_1/imports/rtl/subsys/e203_subsys_hclkgen.v:38]
INFO: [Synth 8-6157] synthesizing module 'e203_subsys_pll' [D:/vivado/35T_lab3/project/project_1.srcs/sources_1/imports/rtl/subsys/e203_subsys_pll.v:38]
INFO: [Synth 8-6155] done synthesizing module 'e203_subsys_pll' (9#1) [D:/vivado/35T_lab3/project/project_1.srcs/sources_1/imports/rtl/subsys/e203_subsys_pll.v:38]
INFO: [Synth 8-6157] synthesizing module 'e203_subsys_hclkgen_rstsync' [D:/vivado/35T_lab3/project/project_1.srcs/sources_1/imports/rtl/subsys/e203_subsys_hclkgen_rstsync.v:36]
	Parameter RST_SYNC_LEVEL bound to: 2 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'e203_subsys_hclkgen_rstsync' (10#1) [D:/vivado/35T_lab3/project/project_1.srcs/sources_1/imports/rtl/subsys/e203_subsys_hclkgen_rstsync.v:36]
INFO: [Synth 8-6157] synthesizing module 'e203_subsys_pllclkdiv' [D:/vivado/35T_lab3/project/project_1.srcs/sources_1/imports/rtl/subsys/e203_subsys_pllclkdiv.v:38]
INFO: [Synth 8-6157] synthesizing module 'sirv_gnrl_dfflr' [D:/vivado/35T_lab3/project/project_1.srcs/sources_1/imports/rtl/general/sirv_gnrl_dffs.v:94]
	Parameter DW bound to: 6 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'sirv_gnrl_dfflr' (11#1) [D:/vivado/35T_lab3/project/project_1.srcs/sources_1/imports/rtl/general/sirv_gnrl_dffs.v:94]
INFO: [Synth 8-6157] synthesizing module 'sirv_gnrl_dfflr__parameterized0' [D:/vivado/35T_lab3/project/project_1.srcs/sources_1/imports/rtl/general/sirv_gnrl_dffs.v:94]
	Parameter DW bound to: 1 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'sirv_gnrl_dfflr__parameterized0' (11#1) [D:/vivado/35T_lab3/project/project_1.srcs/sources_1/imports/rtl/general/sirv_gnrl_dffs.v:94]
INFO: [Synth 8-6157] synthesizing module 'e203_clkgate' [D:/vivado/35T_lab3/project/project_1.srcs/sources_1/imports/rtl/core/e203_clkgate.v:35]
INFO: [Synth 8-6155] done synthesizing module 'e203_clkgate' (12#1) [D:/vivado/35T_lab3/project/project_1.srcs/sources_1/imports/rtl/core/e203_clkgate.v:35]
INFO: [Synth 8-6155] done synthesizing module 'e203_subsys_pllclkdiv' (13#1) [D:/vivado/35T_lab3/project/project_1.srcs/sources_1/imports/rtl/subsys/e203_subsys_pllclkdiv.v:38]
INFO: [Synth 8-6157] synthesizing module 'e203_subsys_gfcm' [D:/vivado/35T_lab3/project/project_1.srcs/sources_1/imports/rtl/subsys/e203_subsys_gfcm.v:38]
	Parameter SYNC_LEVEL bound to: 3 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'e203_subsys_gfcm' (14#1) [D:/vivado/35T_lab3/project/project_1.srcs/sources_1/imports/rtl/subsys/e203_subsys_gfcm.v:38]
INFO: [Synth 8-6155] done synthesizing module 'e203_subsys_hclkgen' (15#1) [D:/vivado/35T_lab3/project/project_1.srcs/sources_1/imports/rtl/subsys/e203_subsys_hclkgen.v:38]
INFO: [Synth 8-6157] synthesizing module 'e203_cpu_top' [D:/vivado/35T_lab3/project/project_1.srcs/sources_1/imports/rtl/core/e203_cpu_top.v:37]
INFO: [Synth 8-6157] synthesizing module 'e203_cpu' [D:/vivado/35T_lab3/project/project_1.srcs/sources_1/imports/rtl/core/e203_cpu.v:37]
	Parameter MASTER bound to: 1 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'e203_reset_ctrl' [D:/vivado/35T_lab3/project/project_1.srcs/sources_1/imports/rtl/core/e203_reset_ctrl.v:36]
	Parameter MASTER bound to: 1 - type: integer 
	Parameter RST_SYNC_LEVEL bound to: 2 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'e203_reset_ctrl' (16#1) [D:/vivado/35T_lab3/project/project_1.srcs/sources_1/imports/rtl/core/e203_reset_ctrl.v:36]
INFO: [Synth 8-6157] synthesizing module 'e203_clk_ctrl' [D:/vivado/35T_lab3/project/project_1.srcs/sources_1/imports/rtl/core/e203_clk_ctrl.v:37]
INFO: [Synth 8-6157] synthesizing module 'sirv_gnrl_dffr' [D:/vivado/35T_lab3/project/project_1.srcs/sources_1/imports/rtl/general/sirv_gnrl_dffs.v:216]
	Parameter DW bound to: 1 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'sirv_gnrl_dffr' (17#1) [D:/vivado/35T_lab3/project/project_1.srcs/sources_1/imports/rtl/general/sirv_gnrl_dffs.v:216]
INFO: [Synth 8-6155] done synthesizing module 'e203_clk_ctrl' (18#1) [D:/vivado/35T_lab3/project/project_1.srcs/sources_1/imports/rtl/core/e203_clk_ctrl.v:37]
INFO: [Synth 8-6157] synthesizing module 'e203_irq_sync' [D:/vivado/35T_lab3/project/project_1.srcs/sources_1/imports/rtl/core/e203_irq_sync.v:36]
	Parameter MASTER bound to: 1 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'sirv_gnrl_sync' [D:/vivado/35T_lab3/project/project_1.srcs/sources_1/imports/rtl/general/sirv_gnrl_bufs.v:106]
	Parameter DP bound to: 2 - type: integer 
	Parameter DW bound to: 1 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'sirv_gnrl_sync' (19#1) [D:/vivado/35T_lab3/project/project_1.srcs/sources_1/imports/rtl/general/sirv_gnrl_bufs.v:106]
INFO: [Synth 8-6155] done synthesizing module 'e203_irq_sync' (20#1) [D:/vivado/35T_lab3/project/project_1.srcs/sources_1/imports/rtl/core/e203_irq_sync.v:36]
INFO: [Synth 8-6157] synthesizing module 'e203_extend_csr' [D:/vivado/35T_lab3/project/project_1.srcs/sources_1/imports/rtl/core/e203_extend_csr.v:39]
INFO: [Synth 8-6155] done synthesizing module 'e203_extend_csr' (21#1) [D:/vivado/35T_lab3/project/project_1.srcs/sources_1/imports/rtl/core/e203_extend_csr.v:39]
INFO: [Synth 8-6157] synthesizing module 'e203_core' [D:/vivado/35T_lab3/project/project_1.srcs/sources_1/imports/rtl/core/e203_core.v:37]
INFO: [Synth 8-6157] synthesizing module 'e203_ifu' [D:/vivado/35T_lab3/project/project_1.srcs/sources_1/imports/rtl/core/e203_ifu.v:36]
INFO: [Synth 8-6157] synthesizing module 'e203_ifu_ifetch' [D:/vivado/35T_lab3/project/project_1.srcs/sources_1/imports/rtl/core/e203_ifu_ifetch.v:36]
INFO: [Synth 8-6157] synthesizing module 'sirv_gnrl_dffrs' [D:/vivado/35T_lab3/project/project_1.srcs/sources_1/imports/rtl/general/sirv_gnrl_dffs.v:184]
	Parameter DW bound to: 1 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'sirv_gnrl_dffrs' (22#1) [D:/vivado/35T_lab3/project/project_1.srcs/sources_1/imports/rtl/general/sirv_gnrl_dffs.v:184]
INFO: [Synth 8-6157] synthesizing module 'sirv_gnrl_dfflr__parameterized1' [D:/vivado/35T_lab3/project/project_1.srcs/sources_1/imports/rtl/general/sirv_gnrl_dffs.v:94]
	Parameter DW bound to: 16 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'sirv_gnrl_dfflr__parameterized1' (22#1) [D:/vivado/35T_lab3/project/project_1.srcs/sources_1/imports/rtl/general/sirv_gnrl_dffs.v:94]
INFO: [Synth 8-6157] synthesizing module 'sirv_gnrl_dfflr__parameterized2' [D:/vivado/35T_lab3/project/project_1.srcs/sources_1/imports/rtl/general/sirv_gnrl_dffs.v:94]
	Parameter DW bound to: 5 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'sirv_gnrl_dfflr__parameterized2' (22#1) [D:/vivado/35T_lab3/project/project_1.srcs/sources_1/imports/rtl/general/sirv_gnrl_dffs.v:94]
INFO: [Synth 8-6157] synthesizing module 'sirv_gnrl_dfflr__parameterized3' [D:/vivado/35T_lab3/project/project_1.srcs/sources_1/imports/rtl/general/sirv_gnrl_dffs.v:94]
	Parameter DW bound to: 32 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'sirv_gnrl_dfflr__parameterized3' (22#1) [D:/vivado/35T_lab3/project/project_1.srcs/sources_1/imports/rtl/general/sirv_gnrl_dffs.v:94]
INFO: [Synth 8-6157] synthesizing module 'e203_ifu_minidec' [D:/vivado/35T_lab3/project/project_1.srcs/sources_1/imports/rtl/core/e203_ifu_minidec.v:35]
INFO: [Synth 8-6157] synthesizing module 'e203_exu_decode' [D:/vivado/35T_lab3/project/project_1.srcs/sources_1/imports/rtl/core/e203_exu_decode.v:36]
INFO: [Synth 8-6155] done synthesizing module 'e203_exu_decode' (23#1) [D:/vivado/35T_lab3/project/project_1.srcs/sources_1/imports/rtl/core/e203_exu_decode.v:36]
INFO: [Synth 8-6155] done synthesizing module 'e203_ifu_minidec' (24#1) [D:/vivado/35T_lab3/project/project_1.srcs/sources_1/imports/rtl/core/e203_ifu_minidec.v:35]
INFO: [Synth 8-6157] synthesizing module 'e203_ifu_litebpu' [D:/vivado/35T_lab3/project/project_1.srcs/sources_1/imports/rtl/core/e203_ifu_litebpu.v:35]
INFO: [Synth 8-6155] done synthesizing module 'e203_ifu_litebpu' (25#1) [D:/vivado/35T_lab3/project/project_1.srcs/sources_1/imports/rtl/core/e203_ifu_litebpu.v:35]
INFO: [Synth 8-6155] done synthesizing module 'e203_ifu_ifetch' (26#1) [D:/vivado/35T_lab3/project/project_1.srcs/sources_1/imports/rtl/core/e203_ifu_ifetch.v:36]
INFO: [Synth 8-6157] synthesizing module 'e203_ifu_ift2icb' [D:/vivado/35T_lab3/project/project_1.srcs/sources_1/imports/rtl/core/e203_ifu_ift2icb.v:37]
	Parameter ICB_STATE_WIDTH bound to: 2 - type: integer 
	Parameter ICB_STATE_IDLE bound to: 2'b00 
	Parameter ICB_STATE_1ST bound to: 2'b01 
	Parameter ICB_STATE_WAIT2ND bound to: 2'b10 
	Parameter ICB_STATE_2ND bound to: 2'b11 
INFO: [Synth 8-6157] synthesizing module 'sirv_gnrl_bypbuf' [D:/vivado/35T_lab3/project/project_1.srcs/sources_1/imports/rtl/general/sirv_gnrl_bufs.v:313]
	Parameter DP bound to: 1 - type: integer 
	Parameter DW bound to: 33 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'sirv_gnrl_fifo' [D:/vivado/35T_lab3/project/project_1.srcs/sources_1/imports/rtl/general/sirv_gnrl_bufs.v:388]
	Parameter CUT_READY bound to: 1 - type: integer 
	Parameter MSKO bound to: 0 - type: integer 
	Parameter DP bound to: 1 - type: integer 
	Parameter DW bound to: 33 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'sirv_gnrl_dffl' [D:/vivado/35T_lab3/project/project_1.srcs/sources_1/imports/rtl/general/sirv_gnrl_dffs.v:140]
	Parameter DW bound to: 33 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'sirv_gnrl_dffl' (27#1) [D:/vivado/35T_lab3/project/project_1.srcs/sources_1/imports/rtl/general/sirv_gnrl_dffs.v:140]
INFO: [Synth 8-6157] synthesizing module 'sirv_gnrl_dfflrs' [D:/vivado/35T_lab3/project/project_1.srcs/sources_1/imports/rtl/general/sirv_gnrl_dffs.v:47]
	Parameter DW bound to: 1 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'sirv_gnrl_dfflrs' (28#1) [D:/vivado/35T_lab3/project/project_1.srcs/sources_1/imports/rtl/general/sirv_gnrl_dffs.v:47]
INFO: [Synth 8-6155] done synthesizing module 'sirv_gnrl_fifo' (29#1) [D:/vivado/35T_lab3/project/project_1.srcs/sources_1/imports/rtl/general/sirv_gnrl_bufs.v:388]
INFO: [Synth 8-6155] done synthesizing module 'sirv_gnrl_bypbuf' (30#1) [D:/vivado/35T_lab3/project/project_1.srcs/sources_1/imports/rtl/general/sirv_gnrl_bufs.v:313]
INFO: [Synth 8-6157] synthesizing module 'sirv_gnrl_dfflr__parameterized4' [D:/vivado/35T_lab3/project/project_1.srcs/sources_1/imports/rtl/general/sirv_gnrl_dffs.v:94]
	Parameter DW bound to: 2 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'sirv_gnrl_dfflr__parameterized4' (30#1) [D:/vivado/35T_lab3/project/project_1.srcs/sources_1/imports/rtl/general/sirv_gnrl_dffs.v:94]
INFO: [Synth 8-6157] synthesizing module 'sirv_gnrl_dffl__parameterized0' [D:/vivado/35T_lab3/project/project_1.srcs/sources_1/imports/rtl/general/sirv_gnrl_dffs.v:140]
	Parameter DW bound to: 2 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'sirv_gnrl_dffl__parameterized0' (30#1) [D:/vivado/35T_lab3/project/project_1.srcs/sources_1/imports/rtl/general/sirv_gnrl_dffs.v:140]
INFO: [Synth 8-6157] synthesizing module 'sirv_gnrl_dffl__parameterized1' [D:/vivado/35T_lab3/project/project_1.srcs/sources_1/imports/rtl/general/sirv_gnrl_dffs.v:140]
	Parameter DW bound to: 16 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'sirv_gnrl_dffl__parameterized1' (30#1) [D:/vivado/35T_lab3/project/project_1.srcs/sources_1/imports/rtl/general/sirv_gnrl_dffs.v:140]
INFO: [Synth 8-6155] done synthesizing module 'e203_ifu_ift2icb' (31#1) [D:/vivado/35T_lab3/project/project_1.srcs/sources_1/imports/rtl/core/e203_ifu_ift2icb.v:37]
INFO: [Synth 8-6155] done synthesizing module 'e203_ifu' (32#1) [D:/vivado/35T_lab3/project/project_1.srcs/sources_1/imports/rtl/core/e203_ifu.v:36]
INFO: [Synth 8-6157] synthesizing module 'e203_exu' [D:/vivado/35T_lab3/project/project_1.srcs/sources_1/imports/rtl/core/e203_exu.v:36]
INFO: [Synth 8-6157] synthesizing module 'e203_exu_regfile' [D:/vivado/35T_lab3/project/project_1.srcs/sources_1/imports/rtl/core/e203_exu_regfile.v:35]
INFO: [Synth 8-6157] synthesizing module 'sirv_gnrl_dffl__parameterized2' [D:/vivado/35T_lab3/project/project_1.srcs/sources_1/imports/rtl/general/sirv_gnrl_dffs.v:140]
	Parameter DW bound to: 32 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'sirv_gnrl_dffl__parameterized2' (32#1) [D:/vivado/35T_lab3/project/project_1.srcs/sources_1/imports/rtl/general/sirv_gnrl_dffs.v:140]
INFO: [Synth 8-6155] done synthesizing module 'e203_exu_regfile' (33#1) [D:/vivado/35T_lab3/project/project_1.srcs/sources_1/imports/rtl/core/e203_exu_regfile.v:35]
INFO: [Synth 8-6157] synthesizing module 'e203_exu_disp' [D:/vivado/35T_lab3/project/project_1.srcs/sources_1/imports/rtl/core/e203_exu_disp.v:36]
INFO: [Synth 8-6155] done synthesizing module 'e203_exu_disp' (34#1) [D:/vivado/35T_lab3/project/project_1.srcs/sources_1/imports/rtl/core/e203_exu_disp.v:36]
INFO: [Synth 8-6157] synthesizing module 'e203_exu_oitf' [D:/vivado/35T_lab3/project/project_1.srcs/sources_1/imports/rtl/core/e203_exu_oitf.v:36]
INFO: [Synth 8-6157] synthesizing module 'sirv_gnrl_dffl__parameterized3' [D:/vivado/35T_lab3/project/project_1.srcs/sources_1/imports/rtl/general/sirv_gnrl_dffs.v:140]
	Parameter DW bound to: 5 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'sirv_gnrl_dffl__parameterized3' (34#1) [D:/vivado/35T_lab3/project/project_1.srcs/sources_1/imports/rtl/general/sirv_gnrl_dffs.v:140]
INFO: [Synth 8-6157] synthesizing module 'sirv_gnrl_dffl__parameterized4' [D:/vivado/35T_lab3/project/project_1.srcs/sources_1/imports/rtl/general/sirv_gnrl_dffs.v:140]
	Parameter DW bound to: 1 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'sirv_gnrl_dffl__parameterized4' (34#1) [D:/vivado/35T_lab3/project/project_1.srcs/sources_1/imports/rtl/general/sirv_gnrl_dffs.v:140]
INFO: [Synth 8-6155] done synthesizing module 'e203_exu_oitf' (35#1) [D:/vivado/35T_lab3/project/project_1.srcs/sources_1/imports/rtl/core/e203_exu_oitf.v:36]
INFO: [Synth 8-6157] synthesizing module 'e203_exu_alu' [D:/vivado/35T_lab3/project/project_1.srcs/sources_1/imports/rtl/core/e203_exu_alu.v:39]
INFO: [Synth 8-6157] synthesizing module 'e203_exu_alu_csrctrl' [D:/vivado/35T_lab3/project/project_1.srcs/sources_1/imports/rtl/core/e203_exu_alu_csrctrl.v:36]
INFO: [Synth 8-6155] done synthesizing module 'e203_exu_alu_csrctrl' (36#1) [D:/vivado/35T_lab3/project/project_1.srcs/sources_1/imports/rtl/core/e203_exu_alu_csrctrl.v:36]
INFO: [Synth 8-6157] synthesizing module 'e203_exu_alu_bjp' [D:/vivado/35T_lab3/project/project_1.srcs/sources_1/imports/rtl/core/e203_exu_alu_bjp.v:39]
INFO: [Synth 8-6155] done synthesizing module 'e203_exu_alu_bjp' (37#1) [D:/vivado/35T_lab3/project/project_1.srcs/sources_1/imports/rtl/core/e203_exu_alu_bjp.v:39]
INFO: [Synth 8-6157] synthesizing module 'e203_exu_alu_lsuagu' [D:/vivado/35T_lab3/project/project_1.srcs/sources_1/imports/rtl/core/e203_exu_alu_lsuagu.v:39]
	Parameter ICB_STATE_WIDTH bound to: 4 - type: integer 
	Parameter ICB_STATE_IDLE bound to: 4'b0000 
	Parameter ICB_STATE_1ST bound to: 4'b0001 
	Parameter ICB_STATE_WAIT2ND bound to: 4'b0010 
	Parameter ICB_STATE_2ND bound to: 4'b0011 
	Parameter ICB_STATE_AMOALU bound to: 4'b0100 
	Parameter ICB_STATE_AMORDY bound to: 4'b0101 
	Parameter ICB_STATE_WBCK bound to: 4'b0110 
INFO: [Synth 8-6157] synthesizing module 'sirv_gnrl_dfflr__parameterized5' [D:/vivado/35T_lab3/project/project_1.srcs/sources_1/imports/rtl/general/sirv_gnrl_dffs.v:94]
	Parameter DW bound to: 4 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'sirv_gnrl_dfflr__parameterized5' (37#1) [D:/vivado/35T_lab3/project/project_1.srcs/sources_1/imports/rtl/general/sirv_gnrl_dffs.v:94]
INFO: [Synth 8-6155] done synthesizing module 'e203_exu_alu_lsuagu' (38#1) [D:/vivado/35T_lab3/project/project_1.srcs/sources_1/imports/rtl/core/e203_exu_alu_lsuagu.v:39]
INFO: [Synth 8-6157] synthesizing module 'e203_exu_alu_rglr' [D:/vivado/35T_lab3/project/project_1.srcs/sources_1/imports/rtl/core/e203_exu_alu_rglr.v:37]
INFO: [Synth 8-6155] done synthesizing module 'e203_exu_alu_rglr' (39#1) [D:/vivado/35T_lab3/project/project_1.srcs/sources_1/imports/rtl/core/e203_exu_alu_rglr.v:37]
INFO: [Synth 8-6157] synthesizing module 'e203_exu_alu_muldiv' [D:/vivado/35T_lab3/project/project_1.srcs/sources_1/imports/rtl/core/e203_exu_alu_muldiv.v:39]
	Parameter MULDIV_STATE_WIDTH bound to: 3 - type: integer 
	Parameter MULDIV_STATE_0TH bound to: 3'b000 
	Parameter MULDIV_STATE_EXEC bound to: 3'b001 
	Parameter MULDIV_STATE_REMD_CHCK bound to: 3'b010 
	Parameter MULDIV_STATE_QUOT_CORR bound to: 3'b011 
	Parameter MULDIV_STATE_REMD_CORR bound to: 3'b100 
	Parameter EXEC_CNT_W bound to: 6 - type: integer 
	Parameter EXEC_CNT_1 bound to: 6'b000001 
	Parameter EXEC_CNT_16 bound to: 6'b010000 
	Parameter EXEC_CNT_32 bound to: 6'b100000 
INFO: [Synth 8-6157] synthesizing module 'sirv_gnrl_dfflr__parameterized6' [D:/vivado/35T_lab3/project/project_1.srcs/sources_1/imports/rtl/general/sirv_gnrl_dffs.v:94]
	Parameter DW bound to: 3 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'sirv_gnrl_dfflr__parameterized6' (39#1) [D:/vivado/35T_lab3/project/project_1.srcs/sources_1/imports/rtl/general/sirv_gnrl_dffs.v:94]
INFO: [Synth 8-6155] done synthesizing module 'e203_exu_alu_muldiv' (40#1) [D:/vivado/35T_lab3/project/project_1.srcs/sources_1/imports/rtl/core/e203_exu_alu_muldiv.v:39]
INFO: [Synth 8-6157] synthesizing module 'e203_exu_alu_dpath' [D:/vivado/35T_lab3/project/project_1.srcs/sources_1/imports/rtl/core/e203_exu_alu_dpath.v:36]
	Parameter DPATH_MUX_WIDTH bound to: 85 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'e203_exu_alu_dpath' (41#1) [D:/vivado/35T_lab3/project/project_1.srcs/sources_1/imports/rtl/core/e203_exu_alu_dpath.v:36]
INFO: [Synth 8-6155] done synthesizing module 'e203_exu_alu' (42#1) [D:/vivado/35T_lab3/project/project_1.srcs/sources_1/imports/rtl/core/e203_exu_alu.v:39]
INFO: [Synth 8-6157] synthesizing module 'e203_exu_longpwbck' [D:/vivado/35T_lab3/project/project_1.srcs/sources_1/imports/rtl/core/e203_exu_longpwbck.v:37]
WARNING: [Synth 8-693] zero replication count - replication ignored [D:/vivado/35T_lab3/project/project_1.srcs/sources_1/imports/rtl/core/e203_exu_longpwbck.v:132]
INFO: [Synth 8-6155] done synthesizing module 'e203_exu_longpwbck' (43#1) [D:/vivado/35T_lab3/project/project_1.srcs/sources_1/imports/rtl/core/e203_exu_longpwbck.v:37]
INFO: [Synth 8-6157] synthesizing module 'e203_exu_wbck' [D:/vivado/35T_lab3/project/project_1.srcs/sources_1/imports/rtl/core/e203_exu_wbck.v:37]
WARNING: [Synth 8-693] zero replication count - replication ignored [D:/vivado/35T_lab3/project/project_1.srcs/sources_1/imports/rtl/core/e203_exu_wbck.v:100]
INFO: [Synth 8-6155] done synthesizing module 'e203_exu_wbck' (44#1) [D:/vivado/35T_lab3/project/project_1.srcs/sources_1/imports/rtl/core/e203_exu_wbck.v:37]
INFO: [Synth 8-6157] synthesizing module 'e203_exu_commit' [D:/vivado/35T_lab3/project/project_1.srcs/sources_1/imports/rtl/core/e203_exu_commit.v:38]
INFO: [Synth 8-6157] synthesizing module 'e203_exu_branchslv' [D:/vivado/35T_lab3/project/project_1.srcs/sources_1/imports/rtl/core/e203_exu_branchslv.v:37]
INFO: [Synth 8-6155] done synthesizing module 'e203_exu_branchslv' (45#1) [D:/vivado/35T_lab3/project/project_1.srcs/sources_1/imports/rtl/core/e203_exu_branchslv.v:37]
INFO: [Synth 8-6157] synthesizing module 'e203_exu_excp' [D:/vivado/35T_lab3/project/project_1.srcs/sources_1/imports/rtl/core/e203_exu_excp.v:36]
INFO: [Synth 8-6155] done synthesizing module 'e203_exu_excp' (46#1) [D:/vivado/35T_lab3/project/project_1.srcs/sources_1/imports/rtl/core/e203_exu_excp.v:36]
INFO: [Synth 8-6155] done synthesizing module 'e203_exu_commit' (47#1) [D:/vivado/35T_lab3/project/project_1.srcs/sources_1/imports/rtl/core/e203_exu_commit.v:38]
INFO: [Synth 8-6157] synthesizing module 'e203_exu_csr' [D:/vivado/35T_lab3/project/project_1.srcs/sources_1/imports/rtl/core/e203_exu_csr.v:36]
INFO: [Synth 8-6155] done synthesizing module 'e203_exu_csr' (48#1) [D:/vivado/35T_lab3/project/project_1.srcs/sources_1/imports/rtl/core/e203_exu_csr.v:36]
INFO: [Synth 8-6155] done synthesizing module 'e203_exu' (49#1) [D:/vivado/35T_lab3/project/project_1.srcs/sources_1/imports/rtl/core/e203_exu.v:36]
INFO: [Synth 8-6157] synthesizing module 'e203_lsu' [D:/vivado/35T_lab3/project/project_1.srcs/sources_1/imports/rtl/core/e203_lsu.v:35]
INFO: [Synth 8-6157] synthesizing module 'e203_lsu_ctrl' [D:/vivado/35T_lab3/project/project_1.srcs/sources_1/imports/rtl/core/e203_lsu_ctrl.v:35]
	Parameter LSU_ARBT_I_NUM bound to: 2 - type: integer 
	Parameter LSU_ARBT_I_PTR_W bound to: 1 - type: integer 
	Parameter USR_W bound to: 39 - type: integer 
	Parameter USR_PACK_EXCL bound to: 0 - type: integer 
	Parameter SPLT_FIFO_W bound to: 44 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'sirv_gnrl_icb_arbt' [D:/vivado/35T_lab3/project/project_1.srcs/sources_1/imports/rtl/general/sirv_gnrl_icbs.v:44]
	Parameter AW bound to: 32 - type: integer 
	Parameter DW bound to: 32 - type: integer 
	Parameter USR_W bound to: 39 - type: integer 
	Parameter ARBT_SCHEME bound to: 0 - type: integer 
	Parameter FIFO_OUTS_NUM bound to: 1 - type: integer 
	Parameter FIFO_CUT_READY bound to: 0 - type: integer 
	Parameter ARBT_NUM bound to: 2 - type: integer 
	Parameter ALLOW_0CYCL_RSP bound to: 0 - type: integer 
	Parameter ARBT_PTR_W bound to: 1 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'sirv_gnrl_pipe_stage' [D:/vivado/35T_lab3/project/project_1.srcs/sources_1/imports/rtl/general/sirv_gnrl_bufs.v:35]
	Parameter CUT_READY bound to: 0 - type: integer 
	Parameter DP bound to: 1 - type: integer 
	Parameter DW bound to: 1 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'sirv_gnrl_pipe_stage' (50#1) [D:/vivado/35T_lab3/project/project_1.srcs/sources_1/imports/rtl/general/sirv_gnrl_bufs.v:35]
INFO: [Synth 8-6155] done synthesizing module 'sirv_gnrl_icb_arbt' (51#1) [D:/vivado/35T_lab3/project/project_1.srcs/sources_1/imports/rtl/general/sirv_gnrl_icbs.v:44]
INFO: [Synth 8-6157] synthesizing module 'sirv_gnrl_pipe_stage__parameterized0' [D:/vivado/35T_lab3/project/project_1.srcs/sources_1/imports/rtl/general/sirv_gnrl_bufs.v:35]
	Parameter CUT_READY bound to: 0 - type: integer 
	Parameter DP bound to: 1 - type: integer 
	Parameter DW bound to: 44 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'sirv_gnrl_dffl__parameterized5' [D:/vivado/35T_lab3/project/project_1.srcs/sources_1/imports/rtl/general/sirv_gnrl_dffs.v:140]
	Parameter DW bound to: 44 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'sirv_gnrl_dffl__parameterized5' (51#1) [D:/vivado/35T_lab3/project/project_1.srcs/sources_1/imports/rtl/general/sirv_gnrl_dffs.v:140]
INFO: [Synth 8-6155] done synthesizing module 'sirv_gnrl_pipe_stage__parameterized0' (51#1) [D:/vivado/35T_lab3/project/project_1.srcs/sources_1/imports/rtl/general/sirv_gnrl_bufs.v:35]
INFO: [Synth 8-6155] done synthesizing module 'e203_lsu_ctrl' (52#1) [D:/vivado/35T_lab3/project/project_1.srcs/sources_1/imports/rtl/core/e203_lsu_ctrl.v:35]
INFO: [Synth 8-6155] done synthesizing module 'e203_lsu' (53#1) [D:/vivado/35T_lab3/project/project_1.srcs/sources_1/imports/rtl/core/e203_lsu.v:35]
INFO: [Synth 8-6157] synthesizing module 'e203_biu' [D:/vivado/35T_lab3/project/project_1.srcs/sources_1/imports/rtl/core/e203_biu.v:36]
	Parameter BIU_ARBT_I_NUM bound to: 2 - type: integer 
	Parameter BIU_ARBT_I_PTR_W bound to: 1 - type: integer 
	Parameter BIU_SPLT_I_NUM_0 bound to: 4 - type: integer 
	Parameter BIU_SPLT_I_NUM_1 bound to: 5 - type: integer 
	Parameter BIU_SPLT_I_NUM_2 bound to: 6 - type: integer 
	Parameter BIU_SPLT_I_NUM bound to: 6 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'sirv_gnrl_icb_arbt__parameterized0' [D:/vivado/35T_lab3/project/project_1.srcs/sources_1/imports/rtl/general/sirv_gnrl_icbs.v:44]
	Parameter AW bound to: 32 - type: integer 
	Parameter DW bound to: 32 - type: integer 
	Parameter USR_W bound to: 1 - type: integer 
	Parameter ARBT_SCHEME bound to: 0 - type: integer 
	Parameter FIFO_OUTS_NUM bound to: 1 - type: integer 
	Parameter FIFO_CUT_READY bound to: 1 - type: integer 
	Parameter ARBT_NUM bound to: 2 - type: integer 
	Parameter ALLOW_0CYCL_RSP bound to: 0 - type: integer 
	Parameter ARBT_PTR_W bound to: 1 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'sirv_gnrl_pipe_stage__parameterized1' [D:/vivado/35T_lab3/project/project_1.srcs/sources_1/imports/rtl/general/sirv_gnrl_bufs.v:35]
	Parameter CUT_READY bound to: 1 - type: integer 
	Parameter DP bound to: 1 - type: integer 
	Parameter DW bound to: 1 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'sirv_gnrl_pipe_stage__parameterized1' (53#1) [D:/vivado/35T_lab3/project/project_1.srcs/sources_1/imports/rtl/general/sirv_gnrl_bufs.v:35]
INFO: [Synth 8-6155] done synthesizing module 'sirv_gnrl_icb_arbt__parameterized0' (53#1) [D:/vivado/35T_lab3/project/project_1.srcs/sources_1/imports/rtl/general/sirv_gnrl_icbs.v:44]
INFO: [Synth 8-6157] synthesizing module 'sirv_gnrl_icb_buffer' [D:/vivado/35T_lab3/project/project_1.srcs/sources_1/imports/rtl/general/sirv_gnrl_icbs.v:358]
	Parameter OUTS_CNT_W bound to: 1 - type: integer 
	Parameter AW bound to: 32 - type: integer 
	Parameter DW bound to: 32 - type: integer 
	Parameter CMD_CUT_READY bound to: 1 - type: integer 
	Parameter RSP_CUT_READY bound to: 1 - type: integer 
	Parameter CMD_DP bound to: 1 - type: integer 
	Parameter RSP_DP bound to: 1 - type: integer 
	Parameter USR_W bound to: 1 - type: integer 
	Parameter CMD_PACK_W bound to: 78 - type: integer 
	Parameter RSP_PACK_W bound to: 35 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'sirv_gnrl_fifo__parameterized0' [D:/vivado/35T_lab3/project/project_1.srcs/sources_1/imports/rtl/general/sirv_gnrl_bufs.v:388]
	Parameter CUT_READY bound to: 1 - type: integer 
	Parameter MSKO bound to: 0 - type: integer 
	Parameter DP bound to: 1 - type: integer 
	Parameter DW bound to: 78 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'sirv_gnrl_dffl__parameterized6' [D:/vivado/35T_lab3/project/project_1.srcs/sources_1/imports/rtl/general/sirv_gnrl_dffs.v:140]
	Parameter DW bound to: 78 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'sirv_gnrl_dffl__parameterized6' (53#1) [D:/vivado/35T_lab3/project/project_1.srcs/sources_1/imports/rtl/general/sirv_gnrl_dffs.v:140]
INFO: [Synth 8-6155] done synthesizing module 'sirv_gnrl_fifo__parameterized0' (53#1) [D:/vivado/35T_lab3/project/project_1.srcs/sources_1/imports/rtl/general/sirv_gnrl_bufs.v:388]
INFO: [Synth 8-6157] synthesizing module 'sirv_gnrl_fifo__parameterized1' [D:/vivado/35T_lab3/project/project_1.srcs/sources_1/imports/rtl/general/sirv_gnrl_bufs.v:388]
	Parameter CUT_READY bound to: 1 - type: integer 
	Parameter MSKO bound to: 0 - type: integer 
	Parameter DP bound to: 1 - type: integer 
	Parameter DW bound to: 35 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'sirv_gnrl_dffl__parameterized7' [D:/vivado/35T_lab3/project/project_1.srcs/sources_1/imports/rtl/general/sirv_gnrl_dffs.v:140]
	Parameter DW bound to: 35 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'sirv_gnrl_dffl__parameterized7' (53#1) [D:/vivado/35T_lab3/project/project_1.srcs/sources_1/imports/rtl/general/sirv_gnrl_dffs.v:140]
INFO: [Synth 8-6155] done synthesizing module 'sirv_gnrl_fifo__parameterized1' (53#1) [D:/vivado/35T_lab3/project/project_1.srcs/sources_1/imports/rtl/general/sirv_gnrl_bufs.v:388]
INFO: [Synth 8-6155] done synthesizing module 'sirv_gnrl_icb_buffer' (54#1) [D:/vivado/35T_lab3/project/project_1.srcs/sources_1/imports/rtl/general/sirv_gnrl_icbs.v:358]
INFO: [Synth 8-6157] synthesizing module 'sirv_gnrl_icb_splt' [D:/vivado/35T_lab3/project/project_1.srcs/sources_1/imports/rtl/general/sirv_gnrl_icbs.v:655]
	Parameter AW bound to: 32 - type: integer 
	Parameter DW bound to: 32 - type: integer 
	Parameter FIFO_OUTS_NUM bound to: 1 - type: integer 
	Parameter FIFO_CUT_READY bound to: 1 - type: integer 
	Parameter SPLT_NUM bound to: 6 - type: integer 
	Parameter SPLT_PTR_1HOT bound to: 1 - type: integer 
	Parameter SPLT_PTR_W bound to: 6 - type: integer 
	Parameter ALLOW_DIFF bound to: 0 - type: integer 
	Parameter ALLOW_0CYCL_RSP bound to: 1 - type: integer 
	Parameter VLD_MSK_PAYLOAD bound to: 0 - type: integer 
	Parameter USR_W bound to: 1 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'sirv_gnrl_pipe_stage__parameterized2' [D:/vivado/35T_lab3/project/project_1.srcs/sources_1/imports/rtl/general/sirv_gnrl_bufs.v:35]
	Parameter CUT_READY bound to: 1 - type: integer 
	Parameter DP bound to: 1 - type: integer 
	Parameter DW bound to: 6 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'sirv_gnrl_dffl__parameterized8' [D:/vivado/35T_lab3/project/project_1.srcs/sources_1/imports/rtl/general/sirv_gnrl_dffs.v:140]
	Parameter DW bound to: 6 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'sirv_gnrl_dffl__parameterized8' (54#1) [D:/vivado/35T_lab3/project/project_1.srcs/sources_1/imports/rtl/general/sirv_gnrl_dffs.v:140]
INFO: [Synth 8-6155] done synthesizing module 'sirv_gnrl_pipe_stage__parameterized2' (54#1) [D:/vivado/35T_lab3/project/project_1.srcs/sources_1/imports/rtl/general/sirv_gnrl_bufs.v:35]
INFO: [Synth 8-6155] done synthesizing module 'sirv_gnrl_icb_splt' (55#1) [D:/vivado/35T_lab3/project/project_1.srcs/sources_1/imports/rtl/general/sirv_gnrl_icbs.v:655]
INFO: [Synth 8-6155] done synthesizing module 'e203_biu' (56#1) [D:/vivado/35T_lab3/project/project_1.srcs/sources_1/imports/rtl/core/e203_biu.v:36]
INFO: [Synth 8-6155] done synthesizing module 'e203_core' (57#1) [D:/vivado/35T_lab3/project/project_1.srcs/sources_1/imports/rtl/core/e203_core.v:37]
INFO: [Synth 8-6157] synthesizing module 'e203_itcm_ctrl' [D:/vivado/35T_lab3/project/project_1.srcs/sources_1/imports/rtl/core/e203_itcm_ctrl.v:38]
	Parameter ITCM_ARBT_I_NUM bound to: 2 - type: integer 
	Parameter ITCM_ARBT_I_PTR_W bound to: 1 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'sirv_gnrl_icb_n2w' [D:/vivado/35T_lab3/project/project_1.srcs/sources_1/imports/rtl/general/sirv_gnrl_icbs.v:510]
	Parameter AW bound to: 16 - type: integer 
	Parameter USR_W bound to: 1 - type: integer 
	Parameter FIFO_OUTS_NUM bound to: 1 - type: integer 
	Parameter FIFO_CUT_READY bound to: 0 - type: integer 
	Parameter X_W bound to: 32 - type: integer 
	Parameter Y_W bound to: 64 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'sirv_gnrl_icb_n2w' (58#1) [D:/vivado/35T_lab3/project/project_1.srcs/sources_1/imports/rtl/general/sirv_gnrl_icbs.v:510]
INFO: [Synth 8-6157] synthesizing module 'sirv_gnrl_icb_arbt__parameterized1' [D:/vivado/35T_lab3/project/project_1.srcs/sources_1/imports/rtl/general/sirv_gnrl_icbs.v:44]
	Parameter AW bound to: 16 - type: integer 
	Parameter DW bound to: 64 - type: integer 
	Parameter USR_W bound to: 1 - type: integer 
	Parameter ARBT_SCHEME bound to: 0 - type: integer 
	Parameter FIFO_OUTS_NUM bound to: 1 - type: integer 
	Parameter FIFO_CUT_READY bound to: 0 - type: integer 
	Parameter ARBT_NUM bound to: 2 - type: integer 
	Parameter ALLOW_0CYCL_RSP bound to: 0 - type: integer 
	Parameter ARBT_PTR_W bound to: 1 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'sirv_gnrl_icb_arbt__parameterized1' (58#1) [D:/vivado/35T_lab3/project/project_1.srcs/sources_1/imports/rtl/general/sirv_gnrl_icbs.v:44]
INFO: [Synth 8-6157] synthesizing module 'sirv_sram_icb_ctrl' [D:/vivado/35T_lab3/project/project_1.srcs/sources_1/imports/rtl/general/sirv_sram_icb_ctrl.v:36]
	Parameter DW bound to: 64 - type: integer 
	Parameter MW bound to: 8 - type: integer 
	Parameter AW bound to: 16 - type: integer 
	Parameter AW_LSB bound to: 3 - type: integer 
	Parameter USR_W bound to: 2 - type: integer 
	Parameter BUF_CMD_PACK_W bound to: 91 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'sirv_gnrl_bypbuf__parameterized0' [D:/vivado/35T_lab3/project/project_1.srcs/sources_1/imports/rtl/general/sirv_gnrl_bufs.v:313]
	Parameter DP bound to: 1 - type: integer 
	Parameter DW bound to: 91 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'sirv_gnrl_fifo__parameterized2' [D:/vivado/35T_lab3/project/project_1.srcs/sources_1/imports/rtl/general/sirv_gnrl_bufs.v:388]
	Parameter CUT_READY bound to: 1 - type: integer 
	Parameter MSKO bound to: 0 - type: integer 
	Parameter DP bound to: 1 - type: integer 
	Parameter DW bound to: 91 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'sirv_gnrl_dffl__parameterized9' [D:/vivado/35T_lab3/project/project_1.srcs/sources_1/imports/rtl/general/sirv_gnrl_dffs.v:140]
	Parameter DW bound to: 91 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'sirv_gnrl_dffl__parameterized9' (58#1) [D:/vivado/35T_lab3/project/project_1.srcs/sources_1/imports/rtl/general/sirv_gnrl_dffs.v:140]
INFO: [Synth 8-6155] done synthesizing module 'sirv_gnrl_fifo__parameterized2' (58#1) [D:/vivado/35T_lab3/project/project_1.srcs/sources_1/imports/rtl/general/sirv_gnrl_bufs.v:388]
INFO: [Synth 8-6155] done synthesizing module 'sirv_gnrl_bypbuf__parameterized0' (58#1) [D:/vivado/35T_lab3/project/project_1.srcs/sources_1/imports/rtl/general/sirv_gnrl_bufs.v:313]
INFO: [Synth 8-6157] synthesizing module 'sirv_1cyc_sram_ctrl' [D:/vivado/35T_lab3/project/project_1.srcs/sources_1/imports/rtl/general/sirv_1cyc_sram_ctrl.v:36]
	Parameter DW bound to: 64 - type: integer 
	Parameter MW bound to: 8 - type: integer 
	Parameter AW bound to: 16 - type: integer 
	Parameter AW_LSB bound to: 3 - type: integer 
	Parameter USR_W bound to: 2 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'sirv_gnrl_pipe_stage__parameterized3' [D:/vivado/35T_lab3/project/project_1.srcs/sources_1/imports/rtl/general/sirv_gnrl_bufs.v:35]
	Parameter CUT_READY bound to: 0 - type: integer 
	Parameter DP bound to: 1 - type: integer 
	Parameter DW bound to: 2 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'sirv_gnrl_pipe_stage__parameterized3' (58#1) [D:/vivado/35T_lab3/project/project_1.srcs/sources_1/imports/rtl/general/sirv_gnrl_bufs.v:35]
INFO: [Synth 8-6155] done synthesizing module 'sirv_1cyc_sram_ctrl' (59#1) [D:/vivado/35T_lab3/project/project_1.srcs/sources_1/imports/rtl/general/sirv_1cyc_sram_ctrl.v:36]
INFO: [Synth 8-6155] done synthesizing module 'sirv_sram_icb_ctrl' (60#1) [D:/vivado/35T_lab3/project/project_1.srcs/sources_1/imports/rtl/general/sirv_sram_icb_ctrl.v:36]
INFO: [Synth 8-6155] done synthesizing module 'e203_itcm_ctrl' (61#1) [D:/vivado/35T_lab3/project/project_1.srcs/sources_1/imports/rtl/core/e203_itcm_ctrl.v:38]
INFO: [Synth 8-6157] synthesizing module 'lab3_ddr_ctrl' [D:/vivado/35T_lab3/project/project_1.srcs/sources_1/new/lab3_ddr_ctrl.v:420]
INFO: [Synth 8-6157] synthesizing module 'axi_wrapper' [D:/vivado/35T_lab3/project/project_1.srcs/sources_1/new/axi_wrapper.v:70]
	Parameter C_AXI_ID_WIDTH bound to: 4 - type: integer 
	Parameter C_AXI_ADDR_WIDTH bound to: 20 - type: integer 
	Parameter C_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_NBURST_SUPPORT bound to: 0 - type: integer 
	Parameter C_BEGIN_ADDRESS bound to: 0 - type: integer 
	Parameter C_END_ADDRESS bound to: -1 - type: integer 
	Parameter CTL_SIG_WIDTH bound to: 3 - type: integer 
	Parameter WR_STS_WIDTH bound to: 16 - type: integer 
	Parameter RD_STS_WIDTH bound to: 16 - type: integer 
	Parameter EN_UPSIZER bound to: 0 - type: integer 
	Parameter WDG_TIMER_WIDTH bound to: 9 - type: integer 
	Parameter AXI_WRIDLE bound to: 9'b000000000 
	Parameter AXI_WRCTL bound to: 9'b000000001 
	Parameter AXI_WRRDY bound to: 9'b000000010 
	Parameter AXI_WRDAT bound to: 9'b000000011 
	Parameter AXI_WRDAT_WT bound to: 9'b000000100 
	Parameter AXI_WRDAT_LST bound to: 9'b000000101 
	Parameter AXI_WRDAT_DMY bound to: 9'b000000110 
	Parameter AXI_WRRESP_WT bound to: 9'b000000111 
	Parameter AXI_WRTO bound to: 9'b000001000 
	Parameter AXI_RDIDLE bound to: 6'b000000 
	Parameter AXI_RDCTL bound to: 6'b000001 
	Parameter AXI_RDDAT bound to: 6'b000010 
	Parameter AXI_RDDAT_LST bound to: 6'b000011 
	Parameter AXI_RDDAT_WT bound to: 6'b000100 
	Parameter AXI_RDTO bound to: 6'b000101 
INFO: [Synth 8-155] case statement is not full and has no default [D:/vivado/35T_lab3/project/project_1.srcs/sources_1/new/axi_wrapper.v:376]
INFO: [Synth 8-155] case statement is not full and has no default [D:/vivado/35T_lab3/project/project_1.srcs/sources_1/new/axi_wrapper.v:667]
INFO: [Synth 8-6155] done synthesizing module 'axi_wrapper' (62#1) [D:/vivado/35T_lab3/project/project_1.srcs/sources_1/new/axi_wrapper.v:70]
WARNING: [Synth 8-689] width (21) of port connection 'addr' does not match port width (20) of module 'axi_wrapper' [D:/vivado/35T_lab3/project/project_1.srcs/sources_1/new/lab3_ddr_ctrl.v:542]
WARNING: [Synth 8-689] width (1) of port connection 'axi_wlock' does not match port width (2) of module 'axi_wrapper' [D:/vivado/35T_lab3/project/project_1.srcs/sources_1/new/lab3_ddr_ctrl.v:571]
WARNING: [Synth 8-689] width (1) of port connection 'axi_rlock' does not match port width (2) of module 'axi_wrapper' [D:/vivado/35T_lab3/project/project_1.srcs/sources_1/new/lab3_ddr_ctrl.v:594]
WARNING: [Synth 8-350] instance 'u_axi_warpper' of module 'axi_wrapper' requires 59 connections, but only 58 given [D:/vivado/35T_lab3/project/project_1.srcs/sources_1/new/lab3_ddr_ctrl.v:535]
WARNING: [Synth 8-6014] Unused sequential element is_read_reg was removed.  [D:/vivado/35T_lab3/project/project_1.srcs/sources_1/new/lab3_ddr_ctrl.v:501]
INFO: [Synth 8-6155] done synthesizing module 'lab3_ddr_ctrl' (63#1) [D:/vivado/35T_lab3/project/project_1.srcs/sources_1/new/lab3_ddr_ctrl.v:420]
WARNING: [Synth 8-3848] Net ext2dtcm_icb_cmd_ready in module/entity e203_cpu does not have driver. [D:/vivado/35T_lab3/project/project_1.srcs/sources_1/imports/rtl/core/e203_cpu.v:174]
WARNING: [Synth 8-3848] Net ext2dtcm_icb_rsp_valid in module/entity e203_cpu does not have driver. [D:/vivado/35T_lab3/project/project_1.srcs/sources_1/imports/rtl/core/e203_cpu.v:181]
WARNING: [Synth 8-3848] Net ext2dtcm_icb_rsp_err in module/entity e203_cpu does not have driver. [D:/vivado/35T_lab3/project/project_1.srcs/sources_1/imports/rtl/core/e203_cpu.v:183]
WARNING: [Synth 8-3848] Net ext2dtcm_icb_rsp_rdata in module/entity e203_cpu does not have driver. [D:/vivado/35T_lab3/project/project_1.srcs/sources_1/imports/rtl/core/e203_cpu.v:184]
WARNING: [Synth 8-3848] Net dtcm_ram_cs in module/entity e203_cpu does not have driver. [D:/vivado/35T_lab3/project/project_1.srcs/sources_1/imports/rtl/core/e203_cpu.v:322]
WARNING: [Synth 8-3848] Net dtcm_ram_we in module/entity e203_cpu does not have driver. [D:/vivado/35T_lab3/project/project_1.srcs/sources_1/imports/rtl/core/e203_cpu.v:323]
WARNING: [Synth 8-3848] Net dtcm_ram_addr in module/entity e203_cpu does not have driver. [D:/vivado/35T_lab3/project/project_1.srcs/sources_1/imports/rtl/core/e203_cpu.v:324]
WARNING: [Synth 8-3848] Net dtcm_ram_wem in module/entity e203_cpu does not have driver. [D:/vivado/35T_lab3/project/project_1.srcs/sources_1/imports/rtl/core/e203_cpu.v:325]
WARNING: [Synth 8-3848] Net dtcm_ram_din in module/entity e203_cpu does not have driver. [D:/vivado/35T_lab3/project/project_1.srcs/sources_1/imports/rtl/core/e203_cpu.v:326]
WARNING: [Synth 8-3848] Net clk_dtcm_ram in module/entity e203_cpu does not have driver. [D:/vivado/35T_lab3/project/project_1.srcs/sources_1/imports/rtl/core/e203_cpu.v:328]
INFO: [Synth 8-6155] done synthesizing module 'e203_cpu' (64#1) [D:/vivado/35T_lab3/project/project_1.srcs/sources_1/imports/rtl/core/e203_cpu.v:37]
INFO: [Synth 8-6157] synthesizing module 'e203_srams' [D:/vivado/35T_lab3/project/project_1.srcs/sources_1/imports/rtl/core/e203_srams.v:37]
INFO: [Synth 8-6157] synthesizing module 'e203_itcm_ram' [D:/vivado/35T_lab3/project/project_1.srcs/sources_1/imports/rtl/core/e203_itcm_ram.v:37]
INFO: [Synth 8-6157] synthesizing module 'sirv_gnrl_ram' [D:/vivado/35T_lab3/project/project_1.srcs/sources_1/imports/rtl/general/sirv_gnrl_ram.v:35]
INFO: [Common 17-14] Message 'Synth 8-6157' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
	Parameter DP bound to: 8192 - type: integer 
	Parameter DW bound to: 64 - type: integer 
	Parameter FORCE_X2ZERO bound to: 0 - type: integer 
	Parameter MW bound to: 8 - type: integer 
	Parameter AW bound to: 13 - type: integer 
	Parameter DP bound to: 8192 - type: integer 
	Parameter FORCE_X2ZERO bound to: 1'b0 
	Parameter DW bound to: 64 - type: integer 
	Parameter MW bound to: 8 - type: integer 
	Parameter AW bound to: 13 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'sirv_sim_ram' (65#1) [D:/vivado/35T_lab3/project/project_1.srcs/sources_1/imports/rtl/general/sirv_sim_ram.v:34]
INFO: [Synth 8-6155] done synthesizing module 'sirv_gnrl_ram' (66#1) [D:/vivado/35T_lab3/project/project_1.srcs/sources_1/imports/rtl/general/sirv_gnrl_ram.v:35]
INFO: [Synth 8-6155] done synthesizing module 'e203_itcm_ram' (67#1) [D:/vivado/35T_lab3/project/project_1.srcs/sources_1/imports/rtl/core/e203_itcm_ram.v:37]
	Parameter DP bound to: 16384 - type: integer 
	Parameter DW bound to: 32 - type: integer 
	Parameter FORCE_X2ZERO bound to: 0 - type: integer 
	Parameter MW bound to: 4 - type: integer 
	Parameter AW bound to: 14 - type: integer 
	Parameter DP bound to: 16384 - type: integer 
	Parameter FORCE_X2ZERO bound to: 1'b0 
	Parameter DW bound to: 32 - type: integer 
	Parameter MW bound to: 4 - type: integer 
	Parameter AW bound to: 14 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'sirv_sim_ram__parameterized0' (67#1) [D:/vivado/35T_lab3/project/project_1.srcs/sources_1/imports/rtl/general/sirv_sim_ram.v:34]
INFO: [Synth 8-6155] done synthesizing module 'sirv_gnrl_ram__parameterized0' (67#1) [D:/vivado/35T_lab3/project/project_1.srcs/sources_1/imports/rtl/general/sirv_gnrl_ram.v:35]
INFO: [Synth 8-6155] done synthesizing module 'e203_dtcm_ram' (68#1) [D:/vivado/35T_lab3/project/project_1.srcs/sources_1/imports/rtl/core/e203_dtcm_ram.v:39]
INFO: [Synth 8-6155] done synthesizing module 'e203_srams' (69#1) [D:/vivado/35T_lab3/project/project_1.srcs/sources_1/imports/rtl/core/e203_srams.v:37]
INFO: [Synth 8-6155] done synthesizing module 'e203_cpu_top' (70#1) [D:/vivado/35T_lab3/project/project_1.srcs/sources_1/imports/rtl/core/e203_cpu_top.v:37]
INFO: [Common 17-14] Message 'Synth 8-6155' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
	Parameter PLIC_IRQ_NUM bound to: 53 - type: integer 
	Parameter PLIC_PRIO_WIDTH bound to: 3 - type: integer 
	Parameter PLIC_IRQ_NUM bound to: 53 - type: integer 
	Parameter PLIC_IRQ_NUM_LOG2 bound to: 6 - type: integer 
	Parameter PLIC_ICB_RSP_FLOP bound to: 1 - type: integer 
	Parameter PLIC_IRQ_I_FLOP bound to: 1 - type: integer 
	Parameter PLIC_IRQ_O_FLOP bound to: 1 - type: integer 
	Parameter PLIC_PEND_ARRAY bound to: 2 - type: integer 
	Parameter DW bound to: 53 - type: integer 
	Parameter DW bound to: 6 - type: integer 
	Parameter DW bound to: 3 - type: integer 
	Parameter CUT_READY bound to: 1 - type: integer 
	Parameter DP bound to: 1 - type: integer 
	Parameter DW bound to: 32 - type: integer 
	Parameter CMD_PACK_W bound to: 65 - type: integer 
	Parameter RSP_PACK_W bound to: 33 - type: integer 
	Parameter ICB_FIFO_DP bound to: 2 - type: integer 
	Parameter ICB_FIFO_CUT_READY bound to: 1 - type: integer 
	Parameter AW bound to: 32 - type: integer 
	Parameter DW bound to: 32 - type: integer 
	Parameter SPLT_FIFO_OUTS_NUM bound to: 1 - type: integer 
	Parameter SPLT_FIFO_CUT_READY bound to: 1 - type: integer 
	Parameter O0_BASE_ADDR bound to: 268435456 - type: integer 
	Parameter O0_BASE_REGION_LSB bound to: 15 - type: integer 
	Parameter O1_BASE_ADDR bound to: 268468224 - type: integer 
	Parameter O1_BASE_REGION_LSB bound to: 12 - type: integer 
	Parameter O2_BASE_ADDR bound to: 268500992 - type: integer 
	Parameter O2_BASE_REGION_LSB bound to: 12 - type: integer 
	Parameter O3_BASE_ADDR bound to: 268509184 - type: integer 
	Parameter O3_BASE_REGION_LSB bound to: 12 - type: integer 
	Parameter O4_BASE_ADDR bound to: 268513280 - type: integer 
	Parameter O4_BASE_REGION_LSB bound to: 12 - type: integer 
	Parameter O5_BASE_ADDR bound to: 268517376 - type: integer 
	Parameter O5_BASE_REGION_LSB bound to: 12 - type: integer 
	Parameter O6_BASE_ADDR bound to: 268521472 - type: integer 
	Parameter O6_BASE_REGION_LSB bound to: 12 - type: integer 
	Parameter O7_BASE_ADDR bound to: 268578816 - type: integer 
	Parameter O7_BASE_REGION_LSB bound to: 12 - type: integer 
	Parameter O8_BASE_ADDR bound to: 268582912 - type: integer 
	Parameter O8_BASE_REGION_LSB bound to: 12 - type: integer 
	Parameter O9_BASE_ADDR bound to: 268587008 - type: integer 
	Parameter O9_BASE_REGION_LSB bound to: 12 - type: integer 
	Parameter O10_BASE_ADDR bound to: 268648448 - type: integer 
	Parameter O10_BASE_REGION_LSB bound to: 12 - type: integer 
	Parameter O11_BASE_ADDR bound to: 268652544 - type: integer 
	Parameter O11_BASE_REGION_LSB bound to: 12 - type: integer 
	Parameter O12_BASE_ADDR bound to: 285212672 - type: integer 
	Parameter O12_BASE_REGION_LSB bound to: 24 - type: integer 
	Parameter O13_BASE_ADDR bound to: 268697600 - type: integer 
	Parameter O13_BASE_REGION_LSB bound to: 12 - type: integer 
	Parameter O14_BASE_ADDR bound to: 268701696 - type: integer 
	Parameter O14_BASE_REGION_LSB bound to: 12 - type: integer 
	Parameter O15_BASE_ADDR bound to: 268705792 - type: integer 
	Parameter O15_BASE_REGION_LSB bound to: 3 - type: integer 
	Parameter BASE_REGION_MSB bound to: 31 - type: integer 
	Parameter SPLT_I_NUM bound to: 17 - type: integer 
	Parameter OUTS_CNT_W bound to: 1 - type: integer 
	Parameter AW bound to: 32 - type: integer 
	Parameter DW bound to: 32 - type: integer 
	Parameter CMD_CUT_READY bound to: 1 - type: integer 
	Parameter RSP_CUT_READY bound to: 1 - type: integer 
	Parameter CMD_DP bound to: 2 - type: integer 
	Parameter RSP_DP bound to: 2 - type: integer 
	Parameter USR_W bound to: 1 - type: integer 
	Parameter CMD_PACK_W bound to: 78 - type: integer 
	Parameter RSP_PACK_W bound to: 35 - type: integer 
	Parameter CUT_READY bound to: 1 - type: integer 
	Parameter MSKO bound to: 0 - type: integer 
	Parameter DP bound to: 2 - type: integer 
	Parameter DW bound to: 78 - type: integer 
	Parameter CUT_READY bound to: 1 - type: integer 
	Parameter MSKO bound to: 0 - type: integer 
	Parameter DP bound to: 2 - type: integer 
	Parameter DW bound to: 35 - type: integer 
	Parameter AW bound to: 32 - type: integer 
	Parameter DW bound to: 32 - type: integer 
	Parameter FIFO_OUTS_NUM bound to: 1 - type: integer 
	Parameter FIFO_CUT_READY bound to: 1 - type: integer 
	Parameter SPLT_NUM bound to: 17 - type: integer 
	Parameter SPLT_PTR_1HOT bound to: 1 - type: integer 
	Parameter SPLT_PTR_W bound to: 17 - type: integer 
	Parameter ALLOW_DIFF bound to: 0 - type: integer 
	Parameter ALLOW_0CYCL_RSP bound to: 1 - type: integer 
	Parameter VLD_MSK_PAYLOAD bound to: 1 - type: integer 
	Parameter USR_W bound to: 1 - type: integer 
	Parameter CUT_READY bound to: 1 - type: integer 
	Parameter DP bound to: 1 - type: integer 
	Parameter DW bound to: 17 - type: integer 
	Parameter DW bound to: 17 - type: integer 
WARNING: [Synth 8-6014] Unused sequential element T_1514_reg was removed.  [D:/vivado/35T_lab3/project/project_1.srcs/sources_1/imports/rtl/perips/sirv_tlwidthwidget_qspi.v:386]
WARNING: [Synth 8-6014] Unused sequential element a_opcode_reg was removed.  [D:/vivado/35T_lab3/project/project_1.srcs/sources_1/imports/rtl/perips/sirv_flash_qspi.v:2220]
WARNING: [Synth 8-6014] Unused sequential element a_param_reg was removed.  [D:/vivado/35T_lab3/project/project_1.srcs/sources_1/imports/rtl/perips/sirv_flash_qspi.v:2221]
WARNING: [Synth 8-6014] Unused sequential element a_mask_reg was removed.  [D:/vivado/35T_lab3/project/project_1.srcs/sources_1/imports/rtl/perips/sirv_flash_qspi.v:2225]
WARNING: [Synth 8-6014] Unused sequential element a_data_reg was removed.  [D:/vivado/35T_lab3/project/project_1.srcs/sources_1/imports/rtl/perips/sirv_flash_qspi.v:2226]
	Parameter DW bound to: 65 - type: integer 
	Parameter SYNC_DP bound to: 2 - type: integer 
	Parameter DW bound to: 65 - type: integer 
	Parameter DW bound to: 33 - type: integer 
	Parameter SYNC_DP bound to: 2 - type: integer 
	Parameter DW bound to: 33 - type: integer 
	Parameter AXI_FIFO_DP bound to: 2 - type: integer 
	Parameter AXI_FIFO_CUT_READY bound to: 1 - type: integer 
	Parameter AW bound to: 32 - type: integer 
	Parameter FIFO_OUTS_NUM bound to: 1 - type: integer 
	Parameter FIFO_CUT_READY bound to: 1 - type: integer 
	Parameter DW bound to: 32 - type: integer 
	Parameter CUT_READY bound to: 1 - type: integer 
	Parameter MSKO bound to: 1 - type: integer 
	Parameter DP bound to: 1 - type: integer 
	Parameter DW bound to: 1 - type: integer 
	Parameter CHNL_FIFO_DP bound to: 2 - type: integer 
	Parameter CHNL_FIFO_CUT_READY bound to: 1 - type: integer 
	Parameter AW bound to: 32 - type: integer 
	Parameter DW bound to: 32 - type: integer 
	Parameter AR_CHNL_W bound to: 50 - type: integer 
	Parameter AW_CHNL_W bound to: 50 - type: integer 
	Parameter W_CHNL_W bound to: 37 - type: integer 
	Parameter R_CHNL_W bound to: 35 - type: integer 
	Parameter B_CHNL_W bound to: 2 - type: integer 
	Parameter CUT_READY bound to: 1 - type: integer 
	Parameter MSKO bound to: 0 - type: integer 
	Parameter DP bound to: 2 - type: integer 
	Parameter DW bound to: 50 - type: integer 
	Parameter DW bound to: 50 - type: integer 
	Parameter CUT_READY bound to: 1 - type: integer 
	Parameter MSKO bound to: 0 - type: integer 
	Parameter DP bound to: 2 - type: integer 
	Parameter DW bound to: 37 - type: integer 
	Parameter DW bound to: 37 - type: integer 
	Parameter CUT_READY bound to: 1 - type: integer 
	Parameter MSKO bound to: 0 - type: integer 
	Parameter DP bound to: 2 - type: integer 
	Parameter DW bound to: 2 - type: integer 
	Parameter AW bound to: 32 - type: integer 
	Parameter DW bound to: 32 - type: integer 
	Parameter AW bound to: 32 - type: integer 
	Parameter FIFO_OUTS_NUM bound to: 8 - type: integer 
	Parameter FIFO_CUT_READY bound to: 0 - type: integer 
	Parameter DW bound to: 32 - type: integer 
	Parameter CUT_READY bound to: 1 - type: integer 
	Parameter MSKO bound to: 0 - type: integer 
	Parameter DP bound to: 1 - type: integer 
	Parameter DW bound to: 32 - type: integer 
	Parameter AW bound to: 32 - type: integer 
	Parameter DW bound to: 32 - type: integer 
	Parameter AW bound to: 32 - type: integer 
	Parameter ARST_LVL bound to: 1'b0 
INFO: [Synth 8-155] case statement is not full and has no default [D:/vivado/35T_lab3/project/project_1.srcs/sources_1/imports/rtl/perips/i2c_master_top.v:215]
	Parameter ST_IDLE bound to: 5'b00000 
	Parameter ST_START bound to: 5'b00001 
	Parameter ST_READ bound to: 5'b00010 
	Parameter ST_WRITE bound to: 5'b00100 
	Parameter ST_ACK bound to: 5'b01000 
	Parameter ST_STOP bound to: 5'b10000 
	Parameter idle bound to: 17'b00000000000000000 
	Parameter start_a bound to: 17'b00000000000000001 
	Parameter start_b bound to: 17'b00000000000000010 
	Parameter start_c bound to: 17'b00000000000000100 
	Parameter start_d bound to: 17'b00000000000001000 
	Parameter start_e bound to: 17'b00000000000010000 
	Parameter stop_a bound to: 17'b00000000000100000 
	Parameter stop_b bound to: 17'b00000000001000000 
	Parameter stop_c bound to: 17'b00000000010000000 
	Parameter stop_d bound to: 17'b00000000100000000 
	Parameter rd_a bound to: 17'b00000001000000000 
	Parameter rd_b bound to: 17'b00000010000000000 
	Parameter rd_c bound to: 17'b00000100000000000 
	Parameter rd_d bound to: 17'b00001000000000000 
	Parameter wr_a bound to: 17'b00010000000000000 
	Parameter wr_b bound to: 17'b00100000000000000 
	Parameter wr_c bound to: 17'b01000000000000000 
	Parameter wr_d bound to: 17'b10000000000000000 
INFO: [Synth 8-3536] HDL ADVISOR - Pragma parallel_case detected. Simulation mismatch may occur [D:/vivado/35T_lab3/project/project_1.srcs/sources_1/imports/rtl/perips/i2c_master_bit_ctrl.v:375]
INFO: [Synth 8-3536] HDL ADVISOR - Pragma full_case detected. Simulation mismatch may occur [D:/vivado/35T_lab3/project/project_1.srcs/sources_1/imports/rtl/perips/i2c_master_bit_ctrl.v:375]
INFO: [Synth 8-3536] HDL ADVISOR - Pragma parallel_case detected. Simulation mismatch may occur [D:/vivado/35T_lab3/project/project_1.srcs/sources_1/imports/rtl/perips/i2c_master_bit_ctrl.v:379]
INFO: [Synth 8-3536] HDL ADVISOR - Pragma full_case detected. Simulation mismatch may occur [D:/vivado/35T_lab3/project/project_1.srcs/sources_1/imports/rtl/perips/i2c_master_bit_ctrl.v:379]
INFO: [Synth 8-3536] HDL ADVISOR - Pragma parallel_case detected. Simulation mismatch may occur [D:/vivado/35T_lab3/project/project_1.srcs/sources_1/imports/rtl/perips/i2c_master_byte_ctrl.v:248]
INFO: [Synth 8-3536] HDL ADVISOR - Pragma full_case detected. Simulation mismatch may occur [D:/vivado/35T_lab3/project/project_1.srcs/sources_1/imports/rtl/perips/i2c_master_byte_ctrl.v:248]
	Parameter MROM_AW bound to: 12 - type: integer 
	Parameter MROM_DP bound to: 1024 - type: integer 
	Parameter ICB_FIFO_DP bound to: 2 - type: integer 
	Parameter ICB_FIFO_CUT_READY bound to: 1 - type: integer 
	Parameter AW bound to: 32 - type: integer 
	Parameter DW bound to: 32 - type: integer 
	Parameter SPLT_FIFO_OUTS_NUM bound to: 1 - type: integer 
	Parameter SPLT_FIFO_CUT_READY bound to: 1 - type: integer 
	Parameter O0_BASE_ADDR bound to: 0 - type: integer 
	Parameter O0_BASE_REGION_LSB bound to: 12 - type: integer 
	Parameter O1_BASE_ADDR bound to: 4096 - type: integer 
	Parameter O1_BASE_REGION_LSB bound to: 12 - type: integer 
	Parameter O2_BASE_ADDR bound to: 131072 - type: integer 
	Parameter O2_BASE_REGION_LSB bound to: 17 - type: integer 
	Parameter O3_BASE_ADDR bound to: 536870912 - type: integer 
	Parameter O3_BASE_REGION_LSB bound to: 29 - type: integer 
	Parameter O4_BASE_ADDR bound to: -2147483648 - type: integer 
	Parameter O4_BASE_REGION_LSB bound to: 31 - type: integer 
	Parameter O5_BASE_ADDR bound to: 1073741824 - type: integer 
	Parameter O5_BASE_REGION_LSB bound to: 28 - type: integer 
	Parameter O6_BASE_ADDR bound to: 0 - type: integer 
	Parameter O6_BASE_REGION_LSB bound to: 0 - type: integer 
	Parameter O7_BASE_ADDR bound to: 0 - type: integer 
	Parameter O7_BASE_REGION_LSB bound to: 0 - type: integer 
	Parameter BASE_REGION_MSB bound to: 31 - type: integer 
	Parameter SPLT_I_NUM bound to: 9 - type: integer 
	Parameter AW bound to: 32 - type: integer 
	Parameter DW bound to: 32 - type: integer 
	Parameter FIFO_OUTS_NUM bound to: 1 - type: integer 
	Parameter FIFO_CUT_READY bound to: 1 - type: integer 
	Parameter SPLT_NUM bound to: 9 - type: integer 
	Parameter SPLT_PTR_1HOT bound to: 1 - type: integer 
	Parameter SPLT_PTR_W bound to: 9 - type: integer 
	Parameter ALLOW_DIFF bound to: 0 - type: integer 
	Parameter ALLOW_0CYCL_RSP bound to: 1 - type: integer 
	Parameter VLD_MSK_PAYLOAD bound to: 1 - type: integer 
	Parameter USR_W bound to: 1 - type: integer 
	Parameter CUT_READY bound to: 1 - type: integer 
	Parameter DP bound to: 1 - type: integer 
	Parameter DW bound to: 9 - type: integer 
	Parameter DW bound to: 9 - type: integer 
	Parameter AW bound to: 12 - type: integer 
	Parameter DW bound to: 32 - type: integer 
	Parameter DP bound to: 1024 - type: integer 
	Parameter AW bound to: 12 - type: integer 
	Parameter DW bound to: 32 - type: integer 
	Parameter DP bound to: 1024 - type: integer 
	Parameter AXI_FIFO_DP bound to: 2 - type: integer 
	Parameter AXI_FIFO_CUT_READY bound to: 1 - type: integer 
	Parameter AW bound to: 32 - type: integer 
	Parameter FIFO_OUTS_NUM bound to: 4 - type: integer 
	Parameter FIFO_CUT_READY bound to: 1 - type: integer 
	Parameter DW bound to: 32 - type: integer 
	Parameter CUT_READY bound to: 1 - type: integer 
	Parameter MSKO bound to: 1 - type: integer 
	Parameter DP bound to: 4 - type: integer 
	Parameter DW bound to: 1 - type: integer 
	Parameter SUPPORT_JTAG_DTM bound to: 1 - type: integer 
	Parameter ASYNC_FF_LEVELS bound to: 2 - type: integer 
	Parameter PC_SIZE bound to: 32 - type: integer 
	Parameter HART_NUM bound to: 1 - type: integer 
	Parameter HART_ID_W bound to: 1 - type: integer 
	Parameter ASYNC_FF_LEVELS bound to: 2 - type: integer 
	Parameter DEBUG_DATA_BITS bound to: 34 - type: integer 
	Parameter DEBUG_ADDR_BITS bound to: 5 - type: integer 
	Parameter DEBUG_OP_BITS bound to: 2 - type: integer 
	Parameter JTAG_VERSION bound to: 4'b0001 
	Parameter JTAG_PART_NUM bound to: 16'b0000111000110001 
	Parameter JTAG_MANUF_ID bound to: 11'b10010001001 
	Parameter DBUS_IDLE_CYCLES bound to: 3'b101 
	Parameter IR_BITS bound to: 5 - type: integer 
	Parameter DEBUG_VERSION bound to: 0 - type: integer 
	Parameter TEST_LOGIC_RESET bound to: 4'b0000 
	Parameter RUN_TEST_IDLE bound to: 4'b0001 
	Parameter SELECT_DR bound to: 4'b0010 
	Parameter CAPTURE_DR bound to: 4'b0011 
	Parameter SHIFT_DR bound to: 4'b0100 
	Parameter EXIT1_DR bound to: 4'b0101 
	Parameter PAUSE_DR bound to: 4'b0110 
	Parameter EXIT2_DR bound to: 4'b0111 
	Parameter UPDATE_DR bound to: 4'b1000 
	Parameter SELECT_IR bound to: 4'b1001 
	Parameter CAPTURE_IR bound to: 4'b1010 
	Parameter SHIFT_IR bound to: 4'b1011 
	Parameter EXIT1_IR bound to: 4'b1100 
	Parameter PAUSE_IR bound to: 4'b1101 
	Parameter EXIT2_IR bound to: 4'b1110 
	Parameter UPDATE_IR bound to: 4'b1111 
	Parameter REG_BYPASS bound to: 5'b11111 
	Parameter REG_IDCODE bound to: 5'b00001 
	Parameter REG_DEBUG_ACCESS bound to: 5'b10001 
	Parameter REG_DTM_INFO bound to: 5'b10000 
	Parameter DBUS_REG_BITS bound to: 41 - type: integer 
	Parameter DBUS_REQ_BITS bound to: 41 - type: integer 
	Parameter DBUS_RESP_BITS bound to: 36 - type: integer 
	Parameter SHIFT_REG_BITS bound to: 41 - type: integer 
INFO: [Synth 8-155] case statement is not full and has no default [D:/vivado/35T_lab3/project/project_1.srcs/sources_1/imports/rtl/debug/sirv_jtag_dtm.v:239]
INFO: [Synth 8-155] case statement is not full and has no default [D:/vivado/35T_lab3/project/project_1.srcs/sources_1/imports/rtl/debug/sirv_jtag_dtm.v:297]
INFO: [Synth 8-155] case statement is not full and has no default [D:/vivado/35T_lab3/project/project_1.srcs/sources_1/imports/rtl/debug/sirv_jtag_dtm.v:310]
	Parameter DW bound to: 41 - type: integer 
	Parameter SYNC_DP bound to: 2 - type: integer 
	Parameter DW bound to: 41 - type: integer 
	Parameter DW bound to: 36 - type: integer 
	Parameter SYNC_DP bound to: 2 - type: integer 
	Parameter DW bound to: 36 - type: integer 
	Parameter PC_SIZE bound to: 32 - type: integer 
	Parameter DW bound to: 36 - type: integer 
	Parameter SYNC_DP bound to: 2 - type: integer 
	Parameter DW bound to: 41 - type: integer 
	Parameter SYNC_DP bound to: 2 - type: integer 
	Parameter ASYNC_FF_LEVELS bound to: 2 - type: integer 
	Parameter CMD_PACK_W bound to: 65 - type: integer 
	Parameter DW bound to: 32 - type: integer 
	Parameter SYNC_DP bound to: 2 - type: integer 
	Parameter DW bound to: 65 - type: integer 
	Parameter SYNC_DP bound to: 2 - type: integer 
	Parameter ICB_FIFO_DP bound to: 0 - type: integer 
	Parameter ICB_FIFO_CUT_READY bound to: 1 - type: integer 
	Parameter AW bound to: 15 - type: integer 
	Parameter DW bound to: 32 - type: integer 
	Parameter SPLT_FIFO_OUTS_NUM bound to: 1 - type: integer 
	Parameter SPLT_FIFO_CUT_READY bound to: 1 - type: integer 
	Parameter O0_BASE_ADDR bound to: 15'b000001000000000 
	Parameter O0_BASE_REGION_LSB bound to: 8 - type: integer 
	Parameter BASE_REGION_MSB bound to: 14 - type: integer 
	Parameter SPLT_I_NUM bound to: 2 - type: integer 
	Parameter OUTS_CNT_W bound to: 1 - type: integer 
	Parameter AW bound to: 15 - type: integer 
	Parameter DW bound to: 32 - type: integer 
	Parameter CMD_CUT_READY bound to: 1 - type: integer 
	Parameter RSP_CUT_READY bound to: 1 - type: integer 
	Parameter CMD_DP bound to: 0 - type: integer 
	Parameter RSP_DP bound to: 0 - type: integer 
	Parameter USR_W bound to: 1 - type: integer 
	Parameter CMD_PACK_W bound to: 61 - type: integer 
	Parameter RSP_PACK_W bound to: 35 - type: integer 
	Parameter CUT_READY bound to: 1 - type: integer 
	Parameter MSKO bound to: 0 - type: integer 
	Parameter DP bound to: 0 - type: integer 
	Parameter DW bound to: 61 - type: integer 
	Parameter CUT_READY bound to: 1 - type: integer 
	Parameter MSKO bound to: 0 - type: integer 
	Parameter DP bound to: 0 - type: integer 
	Parameter DW bound to: 35 - type: integer 
	Parameter AW bound to: 15 - type: integer 
	Parameter DW bound to: 32 - type: integer 
	Parameter FIFO_OUTS_NUM bound to: 1 - type: integer 
	Parameter FIFO_CUT_READY bound to: 1 - type: integer 
	Parameter SPLT_NUM bound to: 2 - type: integer 
	Parameter SPLT_PTR_1HOT bound to: 1 - type: integer 
	Parameter SPLT_PTR_W bound to: 2 - type: integer 
	Parameter ALLOW_DIFF bound to: 0 - type: integer 
	Parameter ALLOW_0CYCL_RSP bound to: 1 - type: integer 
	Parameter VLD_MSK_PAYLOAD bound to: 1 - type: integer 
	Parameter USR_W bound to: 1 - type: integer 
	Parameter CUT_READY bound to: 1 - type: integer 
	Parameter DP bound to: 1 - type: integer 
	Parameter DW bound to: 2 - type: integer 
WARNING: [Synth 8-4767] Trying to implement RAM 'ram_read_reg' in registers. Block RAM or DRAM implementation is not possible; see log for reasons.
Reason is one or more of the following :
	1: Write port has constant address. 
	2: No valid read/write found for RAM. 
	2: Only 1 word in RAM 
RAM "ram_read_reg" dissolved into registers
WARNING: [Synth 8-4767] Trying to implement RAM 'ram_index_reg' in registers. Block RAM or DRAM implementation is not possible; see log for reasons.
Reason is one or more of the following :
	1: Write port has constant address. 
	2: No valid read/write found for RAM. 
	2: Only 1 word in RAM 
RAM "ram_index_reg" dissolved into registers
WARNING: [Synth 8-4767] Trying to implement RAM 'ram_data_reg' in registers. Block RAM or DRAM implementation is not possible; see log for reasons.
Reason is one or more of the following :
	1: Write port has constant address. 
	2: No valid read/write found for RAM. 
	2: Only 1 word in RAM 
RAM "ram_data_reg" dissolved into registers
WARNING: [Synth 8-4767] Trying to implement RAM 'ram_mask_reg' in registers. Block RAM or DRAM implementation is not possible; see log for reasons.
Reason is one or more of the following :
	1: Write port has constant address. 
	2: No valid read/write found for RAM. 
	2: Only 1 word in RAM 
RAM "ram_mask_reg" dissolved into registers
WARNING: [Synth 8-4767] Trying to implement RAM 'ram_extra_reg' in registers. Block RAM or DRAM implementation is not possible; see log for reasons.
Reason is one or more of the following :
	1: Write port has constant address. 
	2: No valid read/write found for RAM. 
	2: Only 1 word in RAM 
RAM "ram_extra_reg" dissolved into registers
WARNING: [Synth 8-3848] Net dut_io_pads_bootrom_n_i_ival in module/entity system does not have driver. [D:/vivado/35T_lab3/project/project_1.srcs/sources_1/imports/rtl/system.v:311]
WARNING: [Synth 8-3848] Net dut_io_pads_dbgmode0_n_i_ival in module/entity system does not have driver. [D:/vivado/35T_lab3/project/project_1.srcs/sources_1/imports/rtl/system.v:312]
WARNING: [Synth 8-3848] Net dut_io_pads_dbgmode1_n_i_ival in module/entity system does not have driver. [D:/vivado/35T_lab3/project/project_1.srcs/sources_1/imports/rtl/system.v:313]
WARNING: [Synth 8-3848] Net dut_io_pads_dbgmode2_n_i_ival in module/entity system does not have driver. [D:/vivado/35T_lab3/project/project_1.srcs/sources_1/imports/rtl/system.v:314]
WARNING: [Synth 8-3331] design sirv_DeglitchShiftRegister has unconnected port reset
WARNING: [Synth 8-3331] design sirv_wdog has unconnected port io_regs_cfg_write_bits[31]
WARNING: [Synth 8-3331] design sirv_wdog has unconnected port io_regs_cfg_write_bits[30]
WARNING: [Synth 8-3331] design sirv_wdog has unconnected port io_regs_cfg_write_bits[29]
WARNING: [Synth 8-3331] design sirv_wdog has unconnected port io_regs_cfg_write_bits[27]
WARNING: [Synth 8-3331] design sirv_wdog has unconnected port io_regs_cfg_write_bits[26]
WARNING: [Synth 8-3331] design sirv_wdog has unconnected port io_regs_cfg_write_bits[25]
WARNING: [Synth 8-3331] design sirv_wdog has unconnected port io_regs_cfg_write_bits[24]
WARNING: [Synth 8-3331] design sirv_wdog has unconnected port io_regs_cfg_write_bits[23]
WARNING: [Synth 8-3331] design sirv_wdog has unconnected port io_regs_cfg_write_bits[22]
WARNING: [Synth 8-3331] design sirv_wdog has unconnected port io_regs_cfg_write_bits[21]
WARNING: [Synth 8-3331] design sirv_wdog has unconnected port io_regs_cfg_write_bits[20]
WARNING: [Synth 8-3331] design sirv_wdog has unconnected port io_regs_cfg_write_bits[19]
WARNING: [Synth 8-3331] design sirv_wdog has unconnected port io_regs_cfg_write_bits[18]
WARNING: [Synth 8-3331] design sirv_wdog has unconnected port io_regs_cfg_write_bits[17]
WARNING: [Synth 8-3331] design sirv_wdog has unconnected port io_regs_cfg_write_bits[16]
WARNING: [Synth 8-3331] design sirv_wdog has unconnected port io_regs_cfg_write_bits[15]
WARNING: [Synth 8-3331] design sirv_wdog has unconnected port io_regs_cfg_write_bits[14]
WARNING: [Synth 8-3331] design sirv_wdog has unconnected port io_regs_cfg_write_bits[11]
WARNING: [Synth 8-3331] design sirv_wdog has unconnected port io_regs_cfg_write_bits[10]
WARNING: [Synth 8-3331] design sirv_wdog has unconnected port io_regs_cfg_write_bits[7]
WARNING: [Synth 8-3331] design sirv_wdog has unconnected port io_regs_cfg_write_bits[6]
WARNING: [Synth 8-3331] design sirv_wdog has unconnected port io_regs_cfg_write_bits[5]
WARNING: [Synth 8-3331] design sirv_wdog has unconnected port io_regs_cfg_write_bits[4]
WARNING: [Synth 8-3331] design sirv_wdog has unconnected port io_regs_countLo_write_bits[31]
WARNING: [Synth 8-3331] design sirv_wdog has unconnected port io_regs_countHi_write_bits[31]
WARNING: [Synth 8-3331] design sirv_wdog has unconnected port io_regs_countHi_write_bits[30]
WARNING: [Synth 8-3331] design sirv_wdog has unconnected port io_regs_countHi_write_bits[29]
WARNING: [Synth 8-3331] design sirv_wdog has unconnected port io_regs_countHi_write_bits[28]
WARNING: [Synth 8-3331] design sirv_wdog has unconnected port io_regs_countHi_write_bits[27]
WARNING: [Synth 8-3331] design sirv_wdog has unconnected port io_regs_countHi_write_bits[26]
WARNING: [Synth 8-3331] design sirv_wdog has unconnected port io_regs_countHi_write_bits[25]
WARNING: [Synth 8-3331] design sirv_wdog has unconnected port io_regs_countHi_write_bits[24]
WARNING: [Synth 8-3331] design sirv_wdog has unconnected port io_regs_countHi_write_bits[23]
WARNING: [Synth 8-3331] design sirv_wdog has unconnected port io_regs_countHi_write_bits[22]
WARNING: [Synth 8-3331] design sirv_wdog has unconnected port io_regs_countHi_write_bits[21]
WARNING: [Synth 8-3331] design sirv_wdog has unconnected port io_regs_countHi_write_bits[20]
WARNING: [Synth 8-3331] design sirv_wdog has unconnected port io_regs_countHi_write_bits[19]
WARNING: [Synth 8-3331] design sirv_wdog has unconnected port io_regs_countHi_write_bits[18]
WARNING: [Synth 8-3331] design sirv_wdog has unconnected port io_regs_countHi_write_bits[17]
WARNING: [Synth 8-3331] design sirv_wdog has unconnected port io_regs_countHi_write_bits[16]
WARNING: [Synth 8-3331] design sirv_wdog has unconnected port io_regs_countHi_write_bits[15]
WARNING: [Synth 8-3331] design sirv_wdog has unconnected port io_regs_countHi_write_bits[14]
WARNING: [Synth 8-3331] design sirv_wdog has unconnected port io_regs_countHi_write_bits[13]
WARNING: [Synth 8-3331] design sirv_wdog has unconnected port io_regs_countHi_write_bits[12]
WARNING: [Synth 8-3331] design sirv_wdog has unconnected port io_regs_countHi_write_bits[11]
WARNING: [Synth 8-3331] design sirv_wdog has unconnected port io_regs_countHi_write_bits[10]
WARNING: [Synth 8-3331] design sirv_wdog has unconnected port io_regs_countHi_write_bits[9]
WARNING: [Synth 8-3331] design sirv_wdog has unconnected port io_regs_countHi_write_bits[8]
WARNING: [Synth 8-3331] design sirv_wdog has unconnected port io_regs_countHi_write_bits[7]
WARNING: [Synth 8-3331] design sirv_wdog has unconnected port io_regs_countHi_write_bits[6]
WARNING: [Synth 8-3331] design sirv_wdog has unconnected port io_regs_countHi_write_bits[5]
WARNING: [Synth 8-3331] design sirv_wdog has unconnected port io_regs_countHi_write_bits[4]
WARNING: [Synth 8-3331] design sirv_wdog has unconnected port io_regs_countHi_write_bits[3]
WARNING: [Synth 8-3331] design sirv_wdog has unconnected port io_regs_countHi_write_bits[2]
WARNING: [Synth 8-3331] design sirv_wdog has unconnected port io_regs_countHi_write_bits[1]
WARNING: [Synth 8-3331] design sirv_wdog has unconnected port io_regs_countHi_write_bits[0]
WARNING: [Synth 8-3331] design sirv_wdog has unconnected port io_regs_s_write_bits[15]
WARNING: [Synth 8-3331] design sirv_wdog has unconnected port io_regs_s_write_bits[14]
WARNING: [Synth 8-3331] design sirv_wdog has unconnected port io_regs_s_write_bits[13]
WARNING: [Synth 8-3331] design sirv_wdog has unconnected port io_regs_s_write_bits[12]
WARNING: [Synth 8-3331] design sirv_wdog has unconnected port io_regs_s_write_bits[11]
WARNING: [Synth 8-3331] design sirv_wdog has unconnected port io_regs_s_write_bits[10]
WARNING: [Synth 8-3331] design sirv_wdog has unconnected port io_regs_s_write_bits[9]
WARNING: [Synth 8-3331] design sirv_wdog has unconnected port io_regs_s_write_bits[8]
WARNING: [Synth 8-3331] design sirv_wdog has unconnected port io_regs_s_write_bits[7]
WARNING: [Synth 8-3331] design sirv_wdog has unconnected port io_regs_s_write_bits[6]
WARNING: [Synth 8-3331] design sirv_wdog has unconnected port io_regs_s_write_bits[5]
WARNING: [Synth 8-3331] design sirv_wdog has unconnected port io_regs_s_write_bits[4]
WARNING: [Synth 8-3331] design sirv_wdog has unconnected port io_regs_s_write_bits[3]
WARNING: [Synth 8-3331] design sirv_wdog has unconnected port io_regs_s_write_bits[2]
WARNING: [Synth 8-3331] design sirv_wdog has unconnected port io_regs_s_write_bits[1]
WARNING: [Synth 8-3331] design sirv_wdog has unconnected port io_regs_s_write_bits[0]
WARNING: [Synth 8-3331] design sirv_pmu_core has unconnected port io_regs_cause_write_bits[31]
WARNING: [Synth 8-3331] design sirv_pmu_core has unconnected port io_regs_cause_write_bits[30]
WARNING: [Synth 8-3331] design sirv_pmu_core has unconnected port io_regs_cause_write_bits[29]
WARNING: [Synth 8-3331] design sirv_pmu_core has unconnected port io_regs_cause_write_bits[28]
WARNING: [Synth 8-3331] design sirv_pmu_core has unconnected port io_regs_cause_write_bits[27]
WARNING: [Synth 8-3331] design sirv_pmu_core has unconnected port io_regs_cause_write_bits[26]
WARNING: [Synth 8-3331] design sirv_pmu_core has unconnected port io_regs_cause_write_bits[25]
WARNING: [Synth 8-3331] design sirv_pmu_core has unconnected port io_regs_cause_write_bits[24]
WARNING: [Synth 8-3331] design sirv_pmu_core has unconnected port io_regs_cause_write_bits[23]
WARNING: [Synth 8-3331] design sirv_pmu_core has unconnected port io_regs_cause_write_bits[22]
WARNING: [Synth 8-3331] design sirv_pmu_core has unconnected port io_regs_cause_write_bits[21]
WARNING: [Synth 8-3331] design sirv_pmu_core has unconnected port io_regs_cause_write_bits[20]
WARNING: [Synth 8-3331] design sirv_pmu_core has unconnected port io_regs_cause_write_bits[19]
WARNING: [Synth 8-3331] design sirv_pmu_core has unconnected port io_regs_cause_write_bits[18]
WARNING: [Synth 8-3331] design sirv_pmu_core has unconnected port io_regs_cause_write_bits[17]
WARNING: [Synth 8-3331] design sirv_pmu_core has unconnected port io_regs_cause_write_bits[16]
WARNING: [Synth 8-3331] design sirv_pmu_core has unconnected port io_regs_cause_write_bits[15]
WARNING: [Synth 8-3331] design sirv_pmu_core has unconnected port io_regs_cause_write_bits[14]
WARNING: [Synth 8-3331] design sirv_pmu_core has unconnected port io_regs_cause_write_bits[13]
WARNING: [Synth 8-3331] design sirv_pmu_core has unconnected port io_regs_cause_write_bits[12]
WARNING: [Synth 8-3331] design sirv_pmu_core has unconnected port io_regs_cause_write_bits[11]
WARNING: [Synth 8-3331] design sirv_pmu_core has unconnected port io_regs_cause_write_bits[10]
WARNING: [Synth 8-3331] design sirv_pmu_core has unconnected port io_regs_cause_write_bits[9]
WARNING: [Synth 8-3331] design sirv_pmu_core has unconnected port io_regs_cause_write_bits[8]
WARNING: [Synth 8-3331] design sirv_pmu_core has unconnected port io_regs_cause_write_bits[7]
WARNING: [Synth 8-3331] design sirv_pmu_core has unconnected port io_regs_cause_write_bits[6]
WARNING: [Synth 8-3331] design sirv_pmu_core has unconnected port io_regs_cause_write_bits[5]
INFO: [Common 17-14] Message 'Synth 8-3331' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:20 ; elapsed = 00:00:21 . Memory (MB): peak = 1633.730 ; gain = 356.809
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:22 ; elapsed = 00:00:23 . Memory (MB): peak = 1633.730 ; gain = 356.809
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:22 ; elapsed = 00:00:23 . Memory (MB): peak = 1633.730 ; gain = 356.809
---------------------------------------------------------------------------------
INFO: [Project 1-454] Reading design checkpoint 'd:/vivado/35T_lab3/project/project_1.srcs/sources_1/ip/mmcm_1/mmcm.dcp' for cell 'ip_mmcm'
INFO: [Project 1-454] Reading design checkpoint 'd:/vivado/35T_lab3/project/project_1.srcs/sources_1/ip/reset_sys_1/reset_sys.dcp' for cell 'ip_reset_sys'
INFO: [Project 1-454] Reading design checkpoint 'd:/vivado/35T_lab3/project/project_1.srcs/sources_1/ip/axi_bram_ctrl_0/axi_bram_ctrl_0.dcp' for cell 'axi_bram'
INFO: [Netlist 29-17] Analyzing 299 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2018.1
INFO: [Device 21-403] Loading part xc7a35tftg256-1
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-140] Inserted 1 IBUFs to IO ports without IO buffers.

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [d:/vivado/35T_lab3/project/project_1.srcs/sources_1/ip/reset_sys_1/reset_sys_board.xdc] for cell 'ip_reset_sys/U0'
Finished Parsing XDC File [d:/vivado/35T_lab3/project/project_1.srcs/sources_1/ip/reset_sys_1/reset_sys_board.xdc] for cell 'ip_reset_sys/U0'
Parsing XDC File [d:/vivado/35T_lab3/project/project_1.srcs/sources_1/ip/reset_sys_1/reset_sys.xdc] for cell 'ip_reset_sys/U0'
Finished Parsing XDC File [d:/vivado/35T_lab3/project/project_1.srcs/sources_1/ip/reset_sys_1/reset_sys.xdc] for cell 'ip_reset_sys/U0'
Parsing XDC File [d:/vivado/35T_lab3/project/project_1.srcs/sources_1/ip/mmcm_1/mmcm_board.xdc] for cell 'ip_mmcm/inst'
Finished Parsing XDC File [d:/vivado/35T_lab3/project/project_1.srcs/sources_1/ip/mmcm_1/mmcm_board.xdc] for cell 'ip_mmcm/inst'
Parsing XDC File [d:/vivado/35T_lab3/project/project_1.srcs/sources_1/ip/mmcm_1/mmcm.xdc] for cell 'ip_mmcm/inst'
Finished Parsing XDC File [d:/vivado/35T_lab3/project/project_1.srcs/sources_1/ip/mmcm_1/mmcm.xdc] for cell 'ip_mmcm/inst'
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [d:/vivado/35T_lab3/project/project_1.srcs/sources_1/ip/mmcm_1/mmcm.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/system_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/system_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
INFO: [Timing 38-2] Deriving generated clocks
Parsing XDC File [D:/vivado/35T_lab3/project/project_1.srcs/constrs_1/new/e203_0408.xdc]
Finished Parsing XDC File [D:/vivado/35T_lab3/project/project_1.srcs/constrs_1/new/e203_0408.xdc]
Sourcing Tcl File [F:/software/xilinx/Vivado/2018.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'axi_bram/U0/gint_inst.xpm_tdpram_mem_gen.xpm_memory_inst'
Finished Sourcing Tcl File [F:/software/xilinx/Vivado/2018.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'axi_bram/U0/gint_inst.xpm_tdpram_mem_gen.xpm_memory_inst'
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [F:/software/xilinx/Vivado/2018.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/system_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/system_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 38 instances were transformed.
  IOBUF => IOBUF (IBUF, OBUFT): 38 instances

RTL Elaboration Complete:  : Time (s): cpu = 00:00:56 ; elapsed = 00:00:55 . Memory (MB): peak = 2005.109 ; gain = 728.188
229 Infos, 134 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:56 ; elapsed = 00:00:55 . Memory (MB): peak = 2005.109 ; gain = 732.191
relaunch_sim
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/vivado/35T_lab3/project/project_1.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'F:/software/xilinx/Vivado/2018.1/data/xsim/ip/xsim_ip.ini' copied to run dir:'D:/vivado/35T_lab3/project/project_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'lab3_ddr_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/vivado/35T_lab3/project/project_1.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj lab3_ddr_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/35T_lab3/project/project_1.srcs/sources_1/new/axi_wrapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module axi_wrapper
INFO: [VRFC 10-2458] undeclared symbol awid, assumed default net type wire [D:/vivado/35T_lab3/project/project_1.srcs/sources_1/new/axi_wrapper.v:479]
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/35T_lab3/project/project_1.srcs/sources_1/imports/rtl/core/e203_biu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module e203_biu
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/35T_lab3/project/project_1.srcs/sources_1/imports/rtl/core/e203_clk_ctrl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module e203_clk_ctrl
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/35T_lab3/project/project_1.srcs/sources_1/imports/rtl/core/e203_clkgate.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module e203_clkgate
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/35T_lab3/project/project_1.srcs/sources_1/imports/rtl/core/e203_core.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module e203_core
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/35T_lab3/project/project_1.srcs/sources_1/imports/rtl/core/e203_cpu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module e203_cpu
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/35T_lab3/project/project_1.srcs/sources_1/imports/rtl/core/e203_cpu_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module e203_cpu_top
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/35T_lab3/project/project_1.srcs/sources_1/imports/rtl/core/e203_dtcm_ram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module e203_dtcm_ram
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/35T_lab3/project/project_1.srcs/sources_1/imports/rtl/core/e203_extend_csr.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module e203_extend_csr
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/35T_lab3/project/project_1.srcs/sources_1/imports/rtl/core/e203_exu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module e203_exu
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/35T_lab3/project/project_1.srcs/sources_1/imports/rtl/core/e203_exu_alu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module e203_exu_alu
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/35T_lab3/project/project_1.srcs/sources_1/imports/rtl/core/e203_exu_alu_bjp.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module e203_exu_alu_bjp
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/35T_lab3/project/project_1.srcs/sources_1/imports/rtl/core/e203_exu_alu_csrctrl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module e203_exu_alu_csrctrl
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/35T_lab3/project/project_1.srcs/sources_1/imports/rtl/core/e203_exu_alu_dpath.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module e203_exu_alu_dpath
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/35T_lab3/project/project_1.srcs/sources_1/imports/rtl/core/e203_exu_alu_lsuagu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module e203_exu_alu_lsuagu
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/35T_lab3/project/project_1.srcs/sources_1/imports/rtl/core/e203_exu_alu_muldiv.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module e203_exu_alu_muldiv
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/35T_lab3/project/project_1.srcs/sources_1/imports/rtl/core/e203_exu_alu_rglr.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module e203_exu_alu_rglr
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/35T_lab3/project/project_1.srcs/sources_1/imports/rtl/core/e203_exu_branchslv.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module e203_exu_branchslv
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/35T_lab3/project/project_1.srcs/sources_1/imports/rtl/core/e203_exu_commit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module e203_exu_commit
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/35T_lab3/project/project_1.srcs/sources_1/imports/rtl/core/e203_exu_csr.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module e203_exu_csr
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/35T_lab3/project/project_1.srcs/sources_1/imports/rtl/core/e203_exu_decode.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module e203_exu_decode
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/35T_lab3/project/project_1.srcs/sources_1/imports/rtl/core/e203_exu_disp.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module e203_exu_disp
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/35T_lab3/project/project_1.srcs/sources_1/imports/rtl/core/e203_exu_excp.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module e203_exu_excp
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/35T_lab3/project/project_1.srcs/sources_1/imports/rtl/core/e203_exu_longpwbck.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module e203_exu_longpwbck
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/35T_lab3/project/project_1.srcs/sources_1/imports/rtl/core/e203_exu_oitf.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module e203_exu_oitf
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/35T_lab3/project/project_1.srcs/sources_1/imports/rtl/core/e203_exu_regfile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module e203_exu_regfile
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/35T_lab3/project/project_1.srcs/sources_1/imports/rtl/core/e203_exu_wbck.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module e203_exu_wbck
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/35T_lab3/project/project_1.srcs/sources_1/imports/rtl/core/e203_ifu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module e203_ifu
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/35T_lab3/project/project_1.srcs/sources_1/imports/rtl/core/e203_ifu_ifetch.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module e203_ifu_ifetch
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/35T_lab3/project/project_1.srcs/sources_1/imports/rtl/core/e203_ifu_ift2icb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module e203_ifu_ift2icb
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/35T_lab3/project/project_1.srcs/sources_1/imports/rtl/core/e203_ifu_litebpu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module e203_ifu_litebpu
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/35T_lab3/project/project_1.srcs/sources_1/imports/rtl/core/e203_ifu_minidec.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module e203_ifu_minidec
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/35T_lab3/project/project_1.srcs/sources_1/imports/rtl/core/e203_irq_sync.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module e203_irq_sync
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/35T_lab3/project/project_1.srcs/sources_1/imports/rtl/core/e203_itcm_ctrl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module e203_itcm_ctrl
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/35T_lab3/project/project_1.srcs/sources_1/imports/rtl/core/e203_itcm_ram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module e203_itcm_ram
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/35T_lab3/project/project_1.srcs/sources_1/imports/rtl/core/e203_lsu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module e203_lsu
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/35T_lab3/project/project_1.srcs/sources_1/imports/rtl/core/e203_lsu_ctrl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module e203_lsu_ctrl
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/35T_lab3/project/project_1.srcs/sources_1/imports/rtl/core/e203_reset_ctrl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module e203_reset_ctrl
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/35T_lab3/project/project_1.srcs/sources_1/imports/rtl/soc/e203_soc_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module e203_soc_top
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/35T_lab3/project/project_1.srcs/sources_1/imports/rtl/core/e203_srams.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module e203_srams
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/35T_lab3/project/project_1.srcs/sources_1/imports/rtl/subsys/e203_subsys_clint.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module e203_subsys_clint
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/35T_lab3/project/project_1.srcs/sources_1/imports/rtl/subsys/e203_subsys_gfcm.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module e203_subsys_gfcm
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/35T_lab3/project/project_1.srcs/sources_1/imports/rtl/subsys/e203_subsys_hclkgen.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module e203_subsys_hclkgen
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/35T_lab3/project/project_1.srcs/sources_1/imports/rtl/subsys/e203_subsys_hclkgen_rstsync.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module e203_subsys_hclkgen_rstsync
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/35T_lab3/project/project_1.srcs/sources_1/imports/rtl/subsys/e203_subsys_main.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module e203_subsys_main
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/35T_lab3/project/project_1.srcs/sources_1/imports/rtl/subsys/e203_subsys_mems.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module e203_subsys_mems
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/35T_lab3/project/project_1.srcs/sources_1/imports/rtl/subsys/e203_subsys_perips.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module e203_subsys_perips
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/35T_lab3/project/project_1.srcs/sources_1/imports/rtl/subsys/e203_subsys_plic.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module e203_subsys_plic
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/35T_lab3/project/project_1.srcs/sources_1/imports/rtl/subsys/e203_subsys_pll.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module e203_subsys_pll
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/35T_lab3/project/project_1.srcs/sources_1/imports/rtl/subsys/e203_subsys_pllclkdiv.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module e203_subsys_pllclkdiv
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/35T_lab3/project/project_1.srcs/sources_1/imports/rtl/subsys/e203_subsys_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module e203_subsys_top
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/35T_lab3/project/project_1.srcs/sources_1/imports/rtl/perips/i2c_master_bit_ctrl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module i2c_master_bit_ctrl
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/35T_lab3/project/project_1.srcs/sources_1/imports/rtl/perips/i2c_master_byte_ctrl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module i2c_master_byte_ctrl
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/35T_lab3/project/project_1.srcs/sources_1/imports/rtl/perips/i2c_master_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module i2c_master_top
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/35T_lab3/project/project_1.srcs/sources_1/new/lab3_ddr_ctrl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module lab3_ddr_ctrl
INFO: [VRFC 10-311] analyzing module ddr_request
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/35T_lab3/project/project_1.srcs/sources_1/imports/rtl/general/sirv_1cyc_sram_ctrl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sirv_1cyc_sram_ctrl
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/35T_lab3/project/project_1.srcs/sources_1/imports/rtl/perips/sirv_AsyncResetReg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sirv_AsyncResetReg
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/35T_lab3/project/project_1.srcs/sources_1/imports/rtl/perips/sirv_AsyncResetRegVec.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sirv_AsyncResetRegVec
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/35T_lab3/project/project_1.srcs/sources_1/imports/rtl/perips/sirv_AsyncResetRegVec_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sirv_AsyncResetRegVec_1
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/35T_lab3/project/project_1.srcs/sources_1/imports/rtl/perips/sirv_AsyncResetRegVec_129.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sirv_AsyncResetRegVec_129
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/35T_lab3/project/project_1.srcs/sources_1/imports/rtl/perips/sirv_AsyncResetRegVec_36.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sirv_AsyncResetRegVec_36
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/35T_lab3/project/project_1.srcs/sources_1/imports/rtl/perips/sirv_AsyncResetRegVec_67.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sirv_AsyncResetRegVec_67
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/35T_lab3/project/project_1.srcs/sources_1/imports/rtl/perips/sirv_DeglitchShiftRegister.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sirv_DeglitchShiftRegister
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/35T_lab3/project/project_1.srcs/sources_1/imports/rtl/perips/sirv_LevelGateway.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sirv_LevelGateway
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/35T_lab3/project/project_1.srcs/sources_1/imports/rtl/perips/sirv_ResetCatchAndSync.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sirv_ResetCatchAndSync
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/35T_lab3/project/project_1.srcs/sources_1/imports/rtl/perips/sirv_ResetCatchAndSync_2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sirv_ResetCatchAndSync_2
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/35T_lab3/project/project_1.srcs/sources_1/imports/rtl/perips/sirv_aon.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sirv_aon
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/35T_lab3/project/project_1.srcs/sources_1/imports/rtl/perips/sirv_aon_lclkgen_regs.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sirv_aon_lclkgen_regs
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/35T_lab3/project/project_1.srcs/sources_1/imports/rtl/perips/sirv_aon_porrst.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sirv_aon_porrst
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/35T_lab3/project/project_1.srcs/sources_1/imports/rtl/perips/sirv_aon_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sirv_aon_top
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/35T_lab3/project/project_1.srcs/sources_1/imports/rtl/perips/sirv_aon_wrapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sirv_aon_wrapper
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/35T_lab3/project/project_1.srcs/sources_1/imports/rtl/perips/sirv_clint.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sirv_clint
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/35T_lab3/project/project_1.srcs/sources_1/imports/rtl/perips/sirv_clint_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sirv_clint_top
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/35T_lab3/project/project_1.srcs/sources_1/imports/rtl/debug/sirv_debug_csr.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sirv_debug_csr
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/35T_lab3/project/project_1.srcs/sources_1/imports/rtl/debug/sirv_debug_module.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sirv_debug_module
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/35T_lab3/project/project_1.srcs/sources_1/imports/rtl/debug/sirv_debug_ram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sirv_debug_ram
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/35T_lab3/project/project_1.srcs/sources_1/imports/rtl/debug/sirv_debug_rom.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sirv_debug_rom
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/35T_lab3/project/project_1.srcs/sources_1/imports/rtl/perips/sirv_expl_apb_slv.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sirv_expl_apb_slv
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/35T_lab3/project/project_1.srcs/sources_1/imports/rtl/perips/sirv_expl_axi_slv.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sirv_expl_axi_slv
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/35T_lab3/project/project_1.srcs/sources_1/imports/rtl/perips/sirv_flash_qspi.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sirv_flash_qspi
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/35T_lab3/project/project_1.srcs/sources_1/imports/rtl/perips/sirv_flash_qspi_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sirv_flash_qspi_top
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/35T_lab3/project/project_1.srcs/sources_1/imports/rtl/general/sirv_gnrl_bufs.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sirv_gnrl_pipe_stage
INFO: [VRFC 10-311] analyzing module sirv_gnrl_sync
INFO: [VRFC 10-311] analyzing module sirv_gnrl_cdc_rx
INFO: [VRFC 10-311] analyzing module sirv_gnrl_cdc_tx
INFO: [VRFC 10-311] analyzing module sirv_gnrl_bypbuf
INFO: [VRFC 10-311] analyzing module sirv_gnrl_fifo
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/35T_lab3/project/project_1.srcs/sources_1/imports/rtl/general/sirv_gnrl_dffs.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sirv_gnrl_dfflrs
INFO: [VRFC 10-311] analyzing module sirv_gnrl_dfflr
INFO: [VRFC 10-311] analyzing module sirv_gnrl_dffl
INFO: [VRFC 10-311] analyzing module sirv_gnrl_dffrs
INFO: [VRFC 10-311] analyzing module sirv_gnrl_dffr
INFO: [VRFC 10-311] analyzing module sirv_gnrl_ltch
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/35T_lab3/project/project_1.srcs/sources_1/imports/rtl/general/sirv_gnrl_icbs.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sirv_gnrl_icb_arbt
INFO: [VRFC 10-311] analyzing module sirv_gnrl_icb_buffer
INFO: [VRFC 10-311] analyzing module sirv_gnrl_icb_n2w
INFO: [VRFC 10-311] analyzing module sirv_gnrl_icb_splt
INFO: [VRFC 10-311] analyzing module sirv_gnrl_icb2axi
INFO: [VRFC 10-311] analyzing module sirv_gnrl_icb32towishb8
INFO: [VRFC 10-311] analyzing module sirv_gnrl_icb2apb
INFO: [VRFC 10-311] analyzing module sirv_gnrl_axi_buffer
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/35T_lab3/project/project_1.srcs/sources_1/imports/rtl/general/sirv_gnrl_ram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sirv_gnrl_ram
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/35T_lab3/project/project_1.srcs/sources_1/imports/rtl/perips/sirv_gpio.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sirv_gpio
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/35T_lab3/project/project_1.srcs/sources_1/imports/rtl/perips/sirv_gpio_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sirv_gpio_top
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/35T_lab3/project/project_1.srcs/sources_1/imports/rtl/perips/sirv_hclkgen_regs.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sirv_hclkgen_regs
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/35T_lab3/project/project_1.srcs/sources_1/imports/rtl/fab/sirv_icb1to16_bus.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sirv_icb1to16_bus
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/35T_lab3/project/project_1.srcs/sources_1/imports/rtl/fab/sirv_icb1to2_bus.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sirv_icb1to2_bus
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/35T_lab3/project/project_1.srcs/sources_1/imports/rtl/fab/sirv_icb1to8_bus.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sirv_icb1to8_bus
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/35T_lab3/project/project_1.srcs/sources_1/imports/rtl/debug/sirv_jtag_dtm.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sirv_jtag_dtm
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/35T_lab3/project/project_1.srcs/sources_1/imports/rtl/perips/sirv_jtaggpioport.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sirv_jtaggpioport
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/35T_lab3/project/project_1.srcs/sources_1/imports/rtl/mems/sirv_mrom.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sirv_mrom
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/35T_lab3/project/project_1.srcs/sources_1/imports/rtl/mems/sirv_mrom_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sirv_mrom_top
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/35T_lab3/project/project_1.srcs/sources_1/imports/rtl/perips/sirv_otp_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sirv_otp_top
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/35T_lab3/project/project_1.srcs/sources_1/imports/rtl/perips/sirv_plic_man.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sirv_plic_man
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/35T_lab3/project/project_1.srcs/sources_1/imports/rtl/perips/sirv_plic_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sirv_plic_top
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/35T_lab3/project/project_1.srcs/sources_1/imports/rtl/perips/sirv_pmu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sirv_pmu
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/35T_lab3/project/project_1.srcs/sources_1/imports/rtl/perips/sirv_pmu_core.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sirv_pmu_core
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/35T_lab3/project/project_1.srcs/sources_1/imports/rtl/perips/sirv_pwm16.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sirv_pwm16
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/35T_lab3/project/project_1.srcs/sources_1/imports/rtl/perips/sirv_pwm16_core.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sirv_pwm16_core
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/35T_lab3/project/project_1.srcs/sources_1/imports/rtl/perips/sirv_pwm16_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sirv_pwm16_top
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/35T_lab3/project/project_1.srcs/sources_1/imports/rtl/perips/sirv_pwm8.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sirv_pwm8
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/35T_lab3/project/project_1.srcs/sources_1/imports/rtl/perips/sirv_pwm8_core.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sirv_pwm8_core
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/35T_lab3/project/project_1.srcs/sources_1/imports/rtl/perips/sirv_pwm8_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sirv_pwm8_top
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/35T_lab3/project/project_1.srcs/sources_1/imports/rtl/perips/sirv_pwmgpioport.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sirv_pwmgpioport
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/35T_lab3/project/project_1.srcs/sources_1/imports/rtl/perips/sirv_qspi_1cs.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sirv_qspi_1cs
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/35T_lab3/project/project_1.srcs/sources_1/imports/rtl/perips/sirv_qspi_1cs_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sirv_qspi_1cs_top
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/35T_lab3/project/project_1.srcs/sources_1/imports/rtl/perips/sirv_qspi_4cs.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sirv_qspi_4cs
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/35T_lab3/project/project_1.srcs/sources_1/imports/rtl/perips/sirv_qspi_4cs_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sirv_qspi_4cs_top
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/35T_lab3/project/project_1.srcs/sources_1/imports/rtl/perips/sirv_qspi_arbiter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sirv_qspi_arbiter
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/35T_lab3/project/project_1.srcs/sources_1/imports/rtl/perips/sirv_qspi_fifo.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sirv_qspi_fifo
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/35T_lab3/project/project_1.srcs/sources_1/imports/rtl/perips/sirv_qspi_media.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sirv_qspi_media
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/35T_lab3/project/project_1.srcs/sources_1/imports/rtl/perips/sirv_qspi_media_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sirv_qspi_media_1
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/35T_lab3/project/project_1.srcs/sources_1/imports/rtl/perips/sirv_qspi_media_2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sirv_qspi_media_2
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/35T_lab3/project/project_1.srcs/sources_1/imports/rtl/perips/sirv_qspi_physical.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sirv_qspi_physical
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/35T_lab3/project/project_1.srcs/sources_1/imports/rtl/perips/sirv_qspi_physical_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sirv_qspi_physical_1
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/35T_lab3/project/project_1.srcs/sources_1/imports/rtl/perips/sirv_qspi_physical_2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sirv_qspi_physical_2
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/35T_lab3/project/project_1.srcs/sources_1/imports/rtl/perips/sirv_queue.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sirv_queue
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/35T_lab3/project/project_1.srcs/sources_1/imports/rtl/perips/sirv_queue_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sirv_queue_1
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/35T_lab3/project/project_1.srcs/sources_1/imports/rtl/perips/sirv_repeater_6.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sirv_repeater_6
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/35T_lab3/project/project_1.srcs/sources_1/imports/rtl/perips/sirv_rtc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sirv_rtc
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/35T_lab3/project/project_1.srcs/sources_1/imports/rtl/general/sirv_sim_ram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sirv_sim_ram
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/35T_lab3/project/project_1.srcs/sources_1/imports/rtl/perips/sirv_spi_flashmap.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sirv_qspi_flashmap
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/35T_lab3/project/project_1.srcs/sources_1/imports/rtl/perips/sirv_spigpioport.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sirv_spigpioport
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/35T_lab3/project/project_1.srcs/sources_1/imports/rtl/perips/sirv_spigpioport_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sirv_spigpioport_1
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/35T_lab3/project/project_1.srcs/sources_1/imports/rtl/perips/sirv_spigpioport_2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sirv_spigpioport_2
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/35T_lab3/project/project_1.srcs/sources_1/imports/rtl/general/sirv_sram_icb_ctrl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sirv_sram_icb_ctrl
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/35T_lab3/project/project_1.srcs/sources_1/imports/rtl/perips/sirv_tl_repeater_5.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sirv_tl_repeater_5
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/35T_lab3/project/project_1.srcs/sources_1/imports/rtl/perips/sirv_tlfragmenter_qspi_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sirv_tlfragmenter_qspi_1
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/35T_lab3/project/project_1.srcs/sources_1/imports/rtl/perips/sirv_tlwidthwidget_qspi.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sirv_tlwidthwidget_qspi
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/35T_lab3/project/project_1.srcs/sources_1/imports/rtl/perips/sirv_uart.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sirv_uart
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/35T_lab3/project/project_1.srcs/sources_1/imports/rtl/perips/sirv_uart_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sirv_uart_top
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/35T_lab3/project/project_1.srcs/sources_1/imports/rtl/perips/sirv_uartgpioport.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sirv_uartgpioport
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/35T_lab3/project/project_1.srcs/sources_1/imports/rtl/perips/sirv_uartrx.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sirv_uartrx
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/35T_lab3/project/project_1.srcs/sources_1/imports/rtl/perips/sirv_uarttx.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sirv_uarttx
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/35T_lab3/project/project_1.srcs/sources_1/imports/rtl/perips/sirv_wdog.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sirv_wdog
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/35T_lab3/project/project_1.srcs/sim_1/new/lab3_ddr_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module lab3_ddr_tb
"xvhdl --incr --relax -prj lab3_ddr_tb_vhdl.prj"
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:17 . Memory (MB): peak = 2114.059 ; gain = 0.000
INFO: [USF-XSim-69] 'compile' step finished in '17' seconds
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:19 . Memory (MB): peak = 2114.059 ; gain = 0.000
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/vivado/35T_lab3/project/project_1.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/vivado/35T_lab3/project/project_1.sim/sim_1/behav/xsim'
Vivado Simulator 2018.1
Copyright 1986-1999, 2001-2017 Xilinx, Inc. All Rights Reserved.
Running: F:/software/xilinx/Vivado/2018.1/bin/unwrapped/win64.o/xelab.exe -wto c791423ef94145f2bff069b8ae028558 --incr --debug typical --relax --mt 2 -L blk_mem_gen_v8_3_6 -L axi_bram_ctrl_v4_0_14 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot lab3_ddr_tb_behav xil_defaultlib.lab3_ddr_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
ERROR: [VRFC 10-2538] module instantiation should have an instance name [D:/vivado/35T_lab3/project/project_1.srcs/sources_1/new/lab3_ddr_ctrl.v:84]
ERROR: [VRFC 10-2063] Module <axi_wrapper> not found while processing module instance <u_axi_wrapper> [D:/vivado/35T_lab3/project/project_1.srcs/sources_1/new/lab3_ddr_ctrl.v:245]
ERROR: [VRFC 10-2063] Module <e203_srams> not found while processing module instance <u_e203_srams> [D:/vivado/35T_lab3/project/project_1.srcs/sources_1/imports/rtl/core/e203_cpu_top.v:641]
ERROR: [VRFC 10-2063] Module <e203_subsys_plic> not found while processing module instance <u_e203_subsys_plic> [D:/vivado/35T_lab3/project/project_1.srcs/sources_1/imports/rtl/subsys/e203_subsys_main.v:1217]
ERROR: [VRFC 10-2063] Module <e203_subsys_clint> not found while processing module instance <u_e203_subsys_clint> [D:/vivado/35T_lab3/project/project_1.srcs/sources_1/imports/rtl/subsys/e203_subsys_main.v:1296]
ERROR: [VRFC 10-2063] Module <e203_subsys_perips> not found while processing module instance <u_e203_subsys_perips> [D:/vivado/35T_lab3/project/project_1.srcs/sources_1/imports/rtl/subsys/e203_subsys_main.v:1343]
ERROR: [VRFC 10-2063] Module <e203_subsys_mems> not found while processing module instance <u_e203_subsys_mems> [D:/vivado/35T_lab3/project/project_1.srcs/sources_1/imports/rtl/subsys/e203_subsys_main.v:1714]
ERROR: [VRFC 10-2063] Module <sirv_debug_module> not found while processing module instance <u_sirv_debug_module> [D:/vivado/35T_lab3/project/project_1.srcs/sources_1/imports/rtl/subsys/e203_subsys_top.v:977]
ERROR: [VRFC 10-2063] Module <sirv_aon_top> not found while processing module instance <u_sirv_aon_top> [D:/vivado/35T_lab3/project/project_1.srcs/sources_1/imports/rtl/subsys/e203_subsys_top.v:1067]
ERROR: [VRFC 10-2063] Module <axi_bram_ctrl_0> not found while processing module instance <axi_bram> [D:/vivado/35T_lab3/project/project_1.srcs/sim_1/new/lab3_ddr_tb.v:623]
ERROR: [XSIM 43-3322] Static elaboration of top level Verilog design unit(s) in library work failed.
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-99] Step results log file:'D:/vivado/35T_lab3/project/project_1.sim/sim_1/behav/xsim/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or 'D:/vivado/35T_lab3/project/project_1.sim/sim_1/behav/xsim/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
ERROR: [Common 17-69] Command failed: ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.

relaunch_sim
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/vivado/35T_lab3/project/project_1.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'F:/software/xilinx/Vivado/2018.1/data/xsim/ip/xsim_ip.ini' copied to run dir:'D:/vivado/35T_lab3/project/project_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'lab3_ddr_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/vivado/35T_lab3/project/project_1.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj lab3_ddr_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/35T_lab3/project/project_1.srcs/sources_1/new/axi_wrapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module axi_wrapper
INFO: [VRFC 10-2458] undeclared symbol awid, assumed default net type wire [D:/vivado/35T_lab3/project/project_1.srcs/sources_1/new/axi_wrapper.v:479]
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/35T_lab3/project/project_1.srcs/sources_1/imports/rtl/core/e203_biu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module e203_biu
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/35T_lab3/project/project_1.srcs/sources_1/imports/rtl/core/e203_clk_ctrl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module e203_clk_ctrl
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/35T_lab3/project/project_1.srcs/sources_1/imports/rtl/core/e203_clkgate.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module e203_clkgate
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/35T_lab3/project/project_1.srcs/sources_1/imports/rtl/core/e203_core.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module e203_core
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/35T_lab3/project/project_1.srcs/sources_1/imports/rtl/core/e203_cpu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module e203_cpu
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/35T_lab3/project/project_1.srcs/sources_1/imports/rtl/core/e203_cpu_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module e203_cpu_top
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/35T_lab3/project/project_1.srcs/sources_1/imports/rtl/core/e203_dtcm_ram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module e203_dtcm_ram
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/35T_lab3/project/project_1.srcs/sources_1/imports/rtl/core/e203_extend_csr.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module e203_extend_csr
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/35T_lab3/project/project_1.srcs/sources_1/imports/rtl/core/e203_exu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module e203_exu
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/35T_lab3/project/project_1.srcs/sources_1/imports/rtl/core/e203_exu_alu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module e203_exu_alu
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/35T_lab3/project/project_1.srcs/sources_1/imports/rtl/core/e203_exu_alu_bjp.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module e203_exu_alu_bjp
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/35T_lab3/project/project_1.srcs/sources_1/imports/rtl/core/e203_exu_alu_csrctrl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module e203_exu_alu_csrctrl
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/35T_lab3/project/project_1.srcs/sources_1/imports/rtl/core/e203_exu_alu_dpath.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module e203_exu_alu_dpath
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/35T_lab3/project/project_1.srcs/sources_1/imports/rtl/core/e203_exu_alu_lsuagu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module e203_exu_alu_lsuagu
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/35T_lab3/project/project_1.srcs/sources_1/imports/rtl/core/e203_exu_alu_muldiv.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module e203_exu_alu_muldiv
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/35T_lab3/project/project_1.srcs/sources_1/imports/rtl/core/e203_exu_alu_rglr.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module e203_exu_alu_rglr
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/35T_lab3/project/project_1.srcs/sources_1/imports/rtl/core/e203_exu_branchslv.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module e203_exu_branchslv
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/35T_lab3/project/project_1.srcs/sources_1/imports/rtl/core/e203_exu_commit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module e203_exu_commit
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/35T_lab3/project/project_1.srcs/sources_1/imports/rtl/core/e203_exu_csr.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module e203_exu_csr
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/35T_lab3/project/project_1.srcs/sources_1/imports/rtl/core/e203_exu_decode.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module e203_exu_decode
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/35T_lab3/project/project_1.srcs/sources_1/imports/rtl/core/e203_exu_disp.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module e203_exu_disp
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/35T_lab3/project/project_1.srcs/sources_1/imports/rtl/core/e203_exu_excp.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module e203_exu_excp
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/35T_lab3/project/project_1.srcs/sources_1/imports/rtl/core/e203_exu_longpwbck.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module e203_exu_longpwbck
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/35T_lab3/project/project_1.srcs/sources_1/imports/rtl/core/e203_exu_oitf.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module e203_exu_oitf
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/35T_lab3/project/project_1.srcs/sources_1/imports/rtl/core/e203_exu_regfile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module e203_exu_regfile
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/35T_lab3/project/project_1.srcs/sources_1/imports/rtl/core/e203_exu_wbck.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module e203_exu_wbck
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/35T_lab3/project/project_1.srcs/sources_1/imports/rtl/core/e203_ifu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module e203_ifu
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/35T_lab3/project/project_1.srcs/sources_1/imports/rtl/core/e203_ifu_ifetch.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module e203_ifu_ifetch
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/35T_lab3/project/project_1.srcs/sources_1/imports/rtl/core/e203_ifu_ift2icb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module e203_ifu_ift2icb
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/35T_lab3/project/project_1.srcs/sources_1/imports/rtl/core/e203_ifu_litebpu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module e203_ifu_litebpu
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/35T_lab3/project/project_1.srcs/sources_1/imports/rtl/core/e203_ifu_minidec.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module e203_ifu_minidec
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/35T_lab3/project/project_1.srcs/sources_1/imports/rtl/core/e203_irq_sync.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module e203_irq_sync
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/35T_lab3/project/project_1.srcs/sources_1/imports/rtl/core/e203_itcm_ctrl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module e203_itcm_ctrl
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/35T_lab3/project/project_1.srcs/sources_1/imports/rtl/core/e203_itcm_ram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module e203_itcm_ram
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/35T_lab3/project/project_1.srcs/sources_1/imports/rtl/core/e203_lsu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module e203_lsu
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/35T_lab3/project/project_1.srcs/sources_1/imports/rtl/core/e203_lsu_ctrl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module e203_lsu_ctrl
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/35T_lab3/project/project_1.srcs/sources_1/imports/rtl/core/e203_reset_ctrl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module e203_reset_ctrl
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/35T_lab3/project/project_1.srcs/sources_1/imports/rtl/soc/e203_soc_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module e203_soc_top
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/35T_lab3/project/project_1.srcs/sources_1/imports/rtl/core/e203_srams.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module e203_srams
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/35T_lab3/project/project_1.srcs/sources_1/imports/rtl/subsys/e203_subsys_clint.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module e203_subsys_clint
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/35T_lab3/project/project_1.srcs/sources_1/imports/rtl/subsys/e203_subsys_gfcm.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module e203_subsys_gfcm
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/35T_lab3/project/project_1.srcs/sources_1/imports/rtl/subsys/e203_subsys_hclkgen.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module e203_subsys_hclkgen
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/35T_lab3/project/project_1.srcs/sources_1/imports/rtl/subsys/e203_subsys_hclkgen_rstsync.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module e203_subsys_hclkgen_rstsync
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/35T_lab3/project/project_1.srcs/sources_1/imports/rtl/subsys/e203_subsys_main.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module e203_subsys_main
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/35T_lab3/project/project_1.srcs/sources_1/imports/rtl/subsys/e203_subsys_mems.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module e203_subsys_mems
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/35T_lab3/project/project_1.srcs/sources_1/imports/rtl/subsys/e203_subsys_perips.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module e203_subsys_perips
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/35T_lab3/project/project_1.srcs/sources_1/imports/rtl/subsys/e203_subsys_plic.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module e203_subsys_plic
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/35T_lab3/project/project_1.srcs/sources_1/imports/rtl/subsys/e203_subsys_pll.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module e203_subsys_pll
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/35T_lab3/project/project_1.srcs/sources_1/imports/rtl/subsys/e203_subsys_pllclkdiv.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module e203_subsys_pllclkdiv
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/35T_lab3/project/project_1.srcs/sources_1/imports/rtl/subsys/e203_subsys_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module e203_subsys_top
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/35T_lab3/project/project_1.srcs/sources_1/imports/rtl/perips/i2c_master_bit_ctrl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module i2c_master_bit_ctrl
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/35T_lab3/project/project_1.srcs/sources_1/imports/rtl/perips/i2c_master_byte_ctrl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module i2c_master_byte_ctrl
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/35T_lab3/project/project_1.srcs/sources_1/imports/rtl/perips/i2c_master_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module i2c_master_top
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/35T_lab3/project/project_1.srcs/sources_1/new/lab3_ddr_ctrl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module lab3_ddr_ctrl
INFO: [VRFC 10-311] analyzing module ddr_request
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/35T_lab3/project/project_1.srcs/sources_1/imports/rtl/general/sirv_1cyc_sram_ctrl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sirv_1cyc_sram_ctrl
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/35T_lab3/project/project_1.srcs/sources_1/imports/rtl/perips/sirv_AsyncResetReg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sirv_AsyncResetReg
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/35T_lab3/project/project_1.srcs/sources_1/imports/rtl/perips/sirv_AsyncResetRegVec.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sirv_AsyncResetRegVec
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/35T_lab3/project/project_1.srcs/sources_1/imports/rtl/perips/sirv_AsyncResetRegVec_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sirv_AsyncResetRegVec_1
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/35T_lab3/project/project_1.srcs/sources_1/imports/rtl/perips/sirv_AsyncResetRegVec_129.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sirv_AsyncResetRegVec_129
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/35T_lab3/project/project_1.srcs/sources_1/imports/rtl/perips/sirv_AsyncResetRegVec_36.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sirv_AsyncResetRegVec_36
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/35T_lab3/project/project_1.srcs/sources_1/imports/rtl/perips/sirv_AsyncResetRegVec_67.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sirv_AsyncResetRegVec_67
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/35T_lab3/project/project_1.srcs/sources_1/imports/rtl/perips/sirv_DeglitchShiftRegister.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sirv_DeglitchShiftRegister
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/35T_lab3/project/project_1.srcs/sources_1/imports/rtl/perips/sirv_LevelGateway.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sirv_LevelGateway
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/35T_lab3/project/project_1.srcs/sources_1/imports/rtl/perips/sirv_ResetCatchAndSync.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sirv_ResetCatchAndSync
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/35T_lab3/project/project_1.srcs/sources_1/imports/rtl/perips/sirv_ResetCatchAndSync_2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sirv_ResetCatchAndSync_2
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/35T_lab3/project/project_1.srcs/sources_1/imports/rtl/perips/sirv_aon.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sirv_aon
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/35T_lab3/project/project_1.srcs/sources_1/imports/rtl/perips/sirv_aon_lclkgen_regs.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sirv_aon_lclkgen_regs
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/35T_lab3/project/project_1.srcs/sources_1/imports/rtl/perips/sirv_aon_porrst.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sirv_aon_porrst
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/35T_lab3/project/project_1.srcs/sources_1/imports/rtl/perips/sirv_aon_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sirv_aon_top
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/35T_lab3/project/project_1.srcs/sources_1/imports/rtl/perips/sirv_aon_wrapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sirv_aon_wrapper
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/35T_lab3/project/project_1.srcs/sources_1/imports/rtl/perips/sirv_clint.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sirv_clint
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/35T_lab3/project/project_1.srcs/sources_1/imports/rtl/perips/sirv_clint_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sirv_clint_top
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/35T_lab3/project/project_1.srcs/sources_1/imports/rtl/debug/sirv_debug_csr.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sirv_debug_csr
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/35T_lab3/project/project_1.srcs/sources_1/imports/rtl/debug/sirv_debug_module.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sirv_debug_module
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/35T_lab3/project/project_1.srcs/sources_1/imports/rtl/debug/sirv_debug_ram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sirv_debug_ram
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/35T_lab3/project/project_1.srcs/sources_1/imports/rtl/debug/sirv_debug_rom.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sirv_debug_rom
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/35T_lab3/project/project_1.srcs/sources_1/imports/rtl/perips/sirv_expl_apb_slv.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sirv_expl_apb_slv
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/35T_lab3/project/project_1.srcs/sources_1/imports/rtl/perips/sirv_expl_axi_slv.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sirv_expl_axi_slv
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/35T_lab3/project/project_1.srcs/sources_1/imports/rtl/perips/sirv_flash_qspi.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sirv_flash_qspi
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/35T_lab3/project/project_1.srcs/sources_1/imports/rtl/perips/sirv_flash_qspi_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sirv_flash_qspi_top
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/35T_lab3/project/project_1.srcs/sources_1/imports/rtl/general/sirv_gnrl_bufs.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sirv_gnrl_pipe_stage
INFO: [VRFC 10-311] analyzing module sirv_gnrl_sync
INFO: [VRFC 10-311] analyzing module sirv_gnrl_cdc_rx
INFO: [VRFC 10-311] analyzing module sirv_gnrl_cdc_tx
INFO: [VRFC 10-311] analyzing module sirv_gnrl_bypbuf
INFO: [VRFC 10-311] analyzing module sirv_gnrl_fifo
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/35T_lab3/project/project_1.srcs/sources_1/imports/rtl/general/sirv_gnrl_dffs.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sirv_gnrl_dfflrs
INFO: [VRFC 10-311] analyzing module sirv_gnrl_dfflr
INFO: [VRFC 10-311] analyzing module sirv_gnrl_dffl
INFO: [VRFC 10-311] analyzing module sirv_gnrl_dffrs
INFO: [VRFC 10-311] analyzing module sirv_gnrl_dffr
INFO: [VRFC 10-311] analyzing module sirv_gnrl_ltch
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/35T_lab3/project/project_1.srcs/sources_1/imports/rtl/general/sirv_gnrl_icbs.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sirv_gnrl_icb_arbt
INFO: [VRFC 10-311] analyzing module sirv_gnrl_icb_buffer
INFO: [VRFC 10-311] analyzing module sirv_gnrl_icb_n2w
INFO: [VRFC 10-311] analyzing module sirv_gnrl_icb_splt
INFO: [VRFC 10-311] analyzing module sirv_gnrl_icb2axi
INFO: [VRFC 10-311] analyzing module sirv_gnrl_icb32towishb8
INFO: [VRFC 10-311] analyzing module sirv_gnrl_icb2apb
INFO: [VRFC 10-311] analyzing module sirv_gnrl_axi_buffer
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/35T_lab3/project/project_1.srcs/sources_1/imports/rtl/general/sirv_gnrl_ram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sirv_gnrl_ram
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/35T_lab3/project/project_1.srcs/sources_1/imports/rtl/perips/sirv_gpio.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sirv_gpio
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/35T_lab3/project/project_1.srcs/sources_1/imports/rtl/perips/sirv_gpio_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sirv_gpio_top
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/35T_lab3/project/project_1.srcs/sources_1/imports/rtl/perips/sirv_hclkgen_regs.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sirv_hclkgen_regs
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/35T_lab3/project/project_1.srcs/sources_1/imports/rtl/fab/sirv_icb1to16_bus.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sirv_icb1to16_bus
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/35T_lab3/project/project_1.srcs/sources_1/imports/rtl/fab/sirv_icb1to2_bus.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sirv_icb1to2_bus
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/35T_lab3/project/project_1.srcs/sources_1/imports/rtl/fab/sirv_icb1to8_bus.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sirv_icb1to8_bus
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/35T_lab3/project/project_1.srcs/sources_1/imports/rtl/debug/sirv_jtag_dtm.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sirv_jtag_dtm
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/35T_lab3/project/project_1.srcs/sources_1/imports/rtl/perips/sirv_jtaggpioport.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sirv_jtaggpioport
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/35T_lab3/project/project_1.srcs/sources_1/imports/rtl/mems/sirv_mrom.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sirv_mrom
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/35T_lab3/project/project_1.srcs/sources_1/imports/rtl/mems/sirv_mrom_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sirv_mrom_top
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/35T_lab3/project/project_1.srcs/sources_1/imports/rtl/perips/sirv_otp_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sirv_otp_top
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/35T_lab3/project/project_1.srcs/sources_1/imports/rtl/perips/sirv_plic_man.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sirv_plic_man
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/35T_lab3/project/project_1.srcs/sources_1/imports/rtl/perips/sirv_plic_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sirv_plic_top
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/35T_lab3/project/project_1.srcs/sources_1/imports/rtl/perips/sirv_pmu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sirv_pmu
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/35T_lab3/project/project_1.srcs/sources_1/imports/rtl/perips/sirv_pmu_core.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sirv_pmu_core
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/35T_lab3/project/project_1.srcs/sources_1/imports/rtl/perips/sirv_pwm16.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sirv_pwm16
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/35T_lab3/project/project_1.srcs/sources_1/imports/rtl/perips/sirv_pwm16_core.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sirv_pwm16_core
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/35T_lab3/project/project_1.srcs/sources_1/imports/rtl/perips/sirv_pwm16_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sirv_pwm16_top
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/35T_lab3/project/project_1.srcs/sources_1/imports/rtl/perips/sirv_pwm8.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sirv_pwm8
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/35T_lab3/project/project_1.srcs/sources_1/imports/rtl/perips/sirv_pwm8_core.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sirv_pwm8_core
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/35T_lab3/project/project_1.srcs/sources_1/imports/rtl/perips/sirv_pwm8_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sirv_pwm8_top
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/35T_lab3/project/project_1.srcs/sources_1/imports/rtl/perips/sirv_pwmgpioport.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sirv_pwmgpioport
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/35T_lab3/project/project_1.srcs/sources_1/imports/rtl/perips/sirv_qspi_1cs.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sirv_qspi_1cs
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/35T_lab3/project/project_1.srcs/sources_1/imports/rtl/perips/sirv_qspi_1cs_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sirv_qspi_1cs_top
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/35T_lab3/project/project_1.srcs/sources_1/imports/rtl/perips/sirv_qspi_4cs.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sirv_qspi_4cs
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/35T_lab3/project/project_1.srcs/sources_1/imports/rtl/perips/sirv_qspi_4cs_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sirv_qspi_4cs_top
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/35T_lab3/project/project_1.srcs/sources_1/imports/rtl/perips/sirv_qspi_arbiter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sirv_qspi_arbiter
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/35T_lab3/project/project_1.srcs/sources_1/imports/rtl/perips/sirv_qspi_fifo.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sirv_qspi_fifo
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/35T_lab3/project/project_1.srcs/sources_1/imports/rtl/perips/sirv_qspi_media.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sirv_qspi_media
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/35T_lab3/project/project_1.srcs/sources_1/imports/rtl/perips/sirv_qspi_media_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sirv_qspi_media_1
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/35T_lab3/project/project_1.srcs/sources_1/imports/rtl/perips/sirv_qspi_media_2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sirv_qspi_media_2
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/35T_lab3/project/project_1.srcs/sources_1/imports/rtl/perips/sirv_qspi_physical.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sirv_qspi_physical
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/35T_lab3/project/project_1.srcs/sources_1/imports/rtl/perips/sirv_qspi_physical_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sirv_qspi_physical_1
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/35T_lab3/project/project_1.srcs/sources_1/imports/rtl/perips/sirv_qspi_physical_2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sirv_qspi_physical_2
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/35T_lab3/project/project_1.srcs/sources_1/imports/rtl/perips/sirv_queue.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sirv_queue
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/35T_lab3/project/project_1.srcs/sources_1/imports/rtl/perips/sirv_queue_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sirv_queue_1
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/35T_lab3/project/project_1.srcs/sources_1/imports/rtl/perips/sirv_repeater_6.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sirv_repeater_6
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/35T_lab3/project/project_1.srcs/sources_1/imports/rtl/perips/sirv_rtc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sirv_rtc
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/35T_lab3/project/project_1.srcs/sources_1/imports/rtl/general/sirv_sim_ram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sirv_sim_ram
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/35T_lab3/project/project_1.srcs/sources_1/imports/rtl/perips/sirv_spi_flashmap.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sirv_qspi_flashmap
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/35T_lab3/project/project_1.srcs/sources_1/imports/rtl/perips/sirv_spigpioport.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sirv_spigpioport
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/35T_lab3/project/project_1.srcs/sources_1/imports/rtl/perips/sirv_spigpioport_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sirv_spigpioport_1
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/35T_lab3/project/project_1.srcs/sources_1/imports/rtl/perips/sirv_spigpioport_2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sirv_spigpioport_2
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/35T_lab3/project/project_1.srcs/sources_1/imports/rtl/general/sirv_sram_icb_ctrl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sirv_sram_icb_ctrl
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/35T_lab3/project/project_1.srcs/sources_1/imports/rtl/perips/sirv_tl_repeater_5.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sirv_tl_repeater_5
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/35T_lab3/project/project_1.srcs/sources_1/imports/rtl/perips/sirv_tlfragmenter_qspi_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sirv_tlfragmenter_qspi_1
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/35T_lab3/project/project_1.srcs/sources_1/imports/rtl/perips/sirv_tlwidthwidget_qspi.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sirv_tlwidthwidget_qspi
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/35T_lab3/project/project_1.srcs/sources_1/imports/rtl/perips/sirv_uart.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sirv_uart
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/35T_lab3/project/project_1.srcs/sources_1/imports/rtl/perips/sirv_uart_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sirv_uart_top
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/35T_lab3/project/project_1.srcs/sources_1/imports/rtl/perips/sirv_uartgpioport.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sirv_uartgpioport
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/35T_lab3/project/project_1.srcs/sources_1/imports/rtl/perips/sirv_uartrx.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sirv_uartrx
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/35T_lab3/project/project_1.srcs/sources_1/imports/rtl/perips/sirv_uarttx.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sirv_uarttx
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/35T_lab3/project/project_1.srcs/sources_1/imports/rtl/perips/sirv_wdog.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sirv_wdog
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/35T_lab3/project/project_1.srcs/sim_1/new/lab3_ddr_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module lab3_ddr_tb
"xvhdl --incr --relax -prj lab3_ddr_tb_vhdl.prj"
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:17 . Memory (MB): peak = 2114.059 ; gain = 0.000
INFO: [USF-XSim-69] 'compile' step finished in '18' seconds
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:23 . Memory (MB): peak = 2114.059 ; gain = 0.000
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/vivado/35T_lab3/project/project_1.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/vivado/35T_lab3/project/project_1.sim/sim_1/behav/xsim'
Vivado Simulator 2018.1
Copyright 1986-1999, 2001-2017 Xilinx, Inc. All Rights Reserved.
Running: F:/software/xilinx/Vivado/2018.1/bin/unwrapped/win64.o/xelab.exe -wto c791423ef94145f2bff069b8ae028558 --incr --debug typical --relax --mt 2 -L blk_mem_gen_v8_3_6 -L axi_bram_ctrl_v4_0_14 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot lab3_ddr_tb_behav xil_defaultlib.lab3_ddr_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 21 differs from formal bit length 20 for port addr [D:/vivado/35T_lab3/project/project_1.srcs/sources_1/new/lab3_ddr_ctrl.v:257]
WARNING: [VRFC 10-278] actual bit length 1 differs from formal bit length 2 for port axi_wlock [D:/vivado/35T_lab3/project/project_1.srcs/sources_1/new/lab3_ddr_ctrl.v:286]
WARNING: [VRFC 10-278] actual bit length 1 differs from formal bit length 2 for port axi_rlock [D:/vivado/35T_lab3/project/project_1.srcs/sources_1/new/lab3_ddr_ctrl.v:309]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package ieee.std_logic_arith
Compiling package xpm.vcomponents
Compiling package axi_bram_ctrl_v4_0_14.axi_bram_ctrl_funcs
Compiling package ieee.vital_timing
Compiling package ieee.vital_primitives
Compiling package unisim.vpkg
Compiling package unisim.vcomponents
Compiling module xil_defaultlib.sirv_AsyncResetReg
Compiling module xil_defaultlib.sirv_AsyncResetRegVec_129
Compiling module xil_defaultlib.sirv_ResetCatchAndSync_2
Compiling module xil_defaultlib.e203_subsys_pll
Compiling module xil_defaultlib.e203_subsys_hclkgen_rstsync
Compiling module xil_defaultlib.sirv_gnrl_dfflr(DW=6)
Compiling module xil_defaultlib.sirv_gnrl_dfflr(DW=1)
Compiling module xil_defaultlib.e203_clkgate
Compiling module xil_defaultlib.e203_subsys_pllclkdiv
Compiling module xil_defaultlib.e203_subsys_gfcm
Compiling module xil_defaultlib.e203_subsys_hclkgen
Compiling module xil_defaultlib.e203_reset_ctrl_default
Compiling module xil_defaultlib.sirv_gnrl_dffr(DW=1)
Compiling module xil_defaultlib.e203_clk_ctrl
Compiling module xil_defaultlib.sirv_gnrl_sync(DW=1)
Compiling module xil_defaultlib.e203_irq_sync_default
Compiling module xil_defaultlib.e203_extend_csr
Compiling module xil_defaultlib.sirv_gnrl_dffrs(DW=1)
Compiling module xil_defaultlib.sirv_gnrl_dfflr(DW=16)
Compiling module xil_defaultlib.sirv_gnrl_dfflr(DW=5)
Compiling module xil_defaultlib.sirv_gnrl_dfflr
Compiling module xil_defaultlib.e203_exu_decode
Compiling module xil_defaultlib.e203_ifu_minidec
Compiling module xil_defaultlib.e203_ifu_litebpu
Compiling module xil_defaultlib.e203_ifu_ifetch
Compiling module xil_defaultlib.sirv_gnrl_dfflrs(DW=1)
Compiling module xil_defaultlib.sirv_gnrl_dffl(DW=33)
Compiling module xil_defaultlib.sirv_gnrl_fifo(CUT_READY=1,DP=1,...
Compiling module xil_defaultlib.sirv_gnrl_bypbuf(DP=1,DW=33)
Compiling module xil_defaultlib.sirv_gnrl_dfflr(DW=2)
Compiling module xil_defaultlib.sirv_gnrl_dffl(DW=2)
Compiling module xil_defaultlib.sirv_gnrl_dffl(DW=16)
Compiling module xil_defaultlib.e203_ifu_ift2icb
Compiling module xil_defaultlib.e203_ifu
Compiling module xil_defaultlib.sirv_gnrl_dffl
Compiling module xil_defaultlib.e203_exu_regfile_default
Compiling module xil_defaultlib.e203_exu_disp
Compiling module xil_defaultlib.sirv_gnrl_dffl(DW=5)
Compiling module xil_defaultlib.sirv_gnrl_dffl(DW=1)
Compiling module xil_defaultlib.e203_exu_oitf_default
Compiling module xil_defaultlib.e203_exu_alu_csrctrl
Compiling module xil_defaultlib.e203_exu_alu_bjp
Compiling module xil_defaultlib.sirv_gnrl_dfflr(DW=4)
Compiling module xil_defaultlib.e203_exu_alu_lsuagu
Compiling module xil_defaultlib.e203_exu_alu_rglr
Compiling module xil_defaultlib.sirv_gnrl_dfflr(DW=3)
Compiling module xil_defaultlib.e203_exu_alu_muldiv
Compiling module xil_defaultlib.e203_exu_alu_dpath
Compiling module xil_defaultlib.e203_exu_alu
Compiling module xil_defaultlib.e203_exu_longpwbck
Compiling module xil_defaultlib.e203_exu_wbck
Compiling module xil_defaultlib.e203_exu_branchslv
Compiling module xil_defaultlib.e203_exu_excp
Compiling module xil_defaultlib.e203_exu_commit
Compiling module xil_defaultlib.e203_exu_csr
Compiling module xil_defaultlib.e203_exu
Compiling module xil_defaultlib.sirv_gnrl_pipe_stage(DW=1)
Compiling module xil_defaultlib.sirv_gnrl_icb_arbt(DW=32,USR_W=3...
Compiling module xil_defaultlib.sirv_gnrl_dffl(DW=44)
Compiling module xil_defaultlib.sirv_gnrl_pipe_stage(DW=44)
Compiling module xil_defaultlib.e203_lsu_ctrl_default
Compiling module xil_defaultlib.e203_lsu
Compiling module xil_defaultlib.sirv_gnrl_pipe_stage(CUT_READY=1...
Compiling module xil_defaultlib.sirv_gnrl_icb_arbt(DW=32,FIFO_CU...
Compiling module xil_defaultlib.sirv_gnrl_dffl(DW=78)
Compiling module xil_defaultlib.sirv_gnrl_fifo(CUT_READY=1,DP=1,...
Compiling module xil_defaultlib.sirv_gnrl_dffl(DW=35)
Compiling module xil_defaultlib.sirv_gnrl_fifo(CUT_READY=1,DP=1,...
Compiling module xil_defaultlib.sirv_gnrl_icb_buffer(CMD_CUT_REA...
Compiling module xil_defaultlib.sirv_gnrl_dffl(DW=6)
Compiling module xil_defaultlib.sirv_gnrl_pipe_stage(CUT_READY=1...
Compiling module xil_defaultlib.sirv_gnrl_icb_splt(DW=32,FIFO_OU...
Compiling module xil_defaultlib.e203_biu_default
Compiling module xil_defaultlib.e203_core
Compiling module xil_defaultlib.sirv_gnrl_icb_n2w(AW=16,FIFO_OUT...
Compiling module xil_defaultlib.sirv_gnrl_icb_arbt(AW=16,ARBT_NU...
Compiling module xil_defaultlib.sirv_gnrl_dffl(DW=91)
Compiling module xil_defaultlib.sirv_gnrl_fifo(CUT_READY=1,DP=1,...
Compiling module xil_defaultlib.sirv_gnrl_bypbuf(DP=1,DW=91)
Compiling module xil_defaultlib.sirv_gnrl_pipe_stage(DW=2)
Compiling module xil_defaultlib.sirv_1cyc_sram_ctrl(DW=64,MW=8,A...
Compiling module xil_defaultlib.sirv_sram_icb_ctrl(DW=64,MW=8,AW...
Compiling module xil_defaultlib.e203_itcm_ctrl
Compiling module xil_defaultlib.axi_wrapper(C_AXI_ADDR_WIDTH=20,...
Compiling module xil_defaultlib.ddr_request
Compiling module xil_defaultlib.lab3_ddr_ctrl
Compiling module xil_defaultlib.e203_cpu
Compiling module xil_defaultlib.sirv_sim_ram(DP=8192,FORCE_X2ZER...
Compiling module xil_defaultlib.sirv_gnrl_ram(DP=8192,DW=64,FORC...
Compiling module xil_defaultlib.e203_itcm_ram
Compiling module xil_defaultlib.sirv_sim_ram(DP=16384,FORCE_X2ZE...
Compiling module xil_defaultlib.sirv_gnrl_ram(DP=16384,FORCE_X2Z...
Compiling module xil_defaultlib.e203_dtcm_ram
Compiling module xil_defaultlib.e203_srams
Compiling module xil_defaultlib.e203_cpu_top
Compiling module xil_defaultlib.sirv_gnrl_dffr(DW=53)
Compiling module xil_defaultlib.sirv_gnrl_dffr(DW=6)
Compiling module xil_defaultlib.sirv_gnrl_dffr(DW=3)
Compiling module xil_defaultlib.sirv_LevelGateway
Compiling module xil_defaultlib.sirv_gnrl_pipe_stage(CUT_READY=1...
Compiling module xil_defaultlib.sirv_plic_man(PLIC_IRQ_NUM=53,PL...
Compiling module xil_defaultlib.sirv_plic_top
Compiling module xil_defaultlib.e203_subsys_plic
Compiling module xil_defaultlib.sirv_clint
Compiling module xil_defaultlib.sirv_clint_top
Compiling module xil_defaultlib.e203_subsys_clint
Compiling module xil_defaultlib.sirv_gnrl_fifo(CUT_READY=1,DP=2,...
Compiling module xil_defaultlib.sirv_gnrl_fifo(CUT_READY=1,DP=2,...
Compiling module xil_defaultlib.sirv_gnrl_icb_buffer(CMD_CUT_REA...
Compiling module xil_defaultlib.sirv_gnrl_dffl(DW=17)
Compiling module xil_defaultlib.sirv_gnrl_pipe_stage(CUT_READY=1...
Compiling module xil_defaultlib.sirv_gnrl_icb_splt(DW=32,FIFO_OU...
Compiling module xil_defaultlib.sirv_icb1to16_bus(ICB_FIFO_DP=2,...
Compiling module xil_defaultlib.sirv_otp_top
Compiling module xil_defaultlib.sirv_AsyncResetRegVec_67
Compiling module xil_defaultlib.sirv_gpio
Compiling module xil_defaultlib.sirv_gpio_top
Compiling module xil_defaultlib.sirv_uarttx
Compiling module xil_defaultlib.sirv_queue_1
Compiling module xil_defaultlib.sirv_uartrx
Compiling module xil_defaultlib.sirv_uart
Compiling module xil_defaultlib.sirv_uart_top
Compiling module xil_defaultlib.sirv_tl_repeater_5
Compiling module xil_defaultlib.sirv_tlwidthwidget_qspi
Compiling module xil_defaultlib.sirv_repeater_6
Compiling module xil_defaultlib.sirv_tlfragmenter_qspi_1
Compiling module xil_defaultlib.sirv_qspi_fifo
Compiling module xil_defaultlib.sirv_qspi_physical
Compiling module xil_defaultlib.sirv_qspi_media
Compiling module xil_defaultlib.sirv_qspi_flashmap
Compiling module xil_defaultlib.sirv_qspi_arbiter
Compiling module xil_defaultlib.sirv_flash_qspi
Compiling module xil_defaultlib.sirv_flash_qspi_top
Compiling module xil_defaultlib.sirv_pwm8_core
Compiling module xil_defaultlib.sirv_pwm8
Compiling module xil_defaultlib.sirv_pwm8_top
Compiling module xil_defaultlib.sirv_qspi_physical_1
Compiling module xil_defaultlib.sirv_qspi_media_1
Compiling module xil_defaultlib.sirv_qspi_4cs
Compiling module xil_defaultlib.sirv_qspi_4cs_top
Compiling module xil_defaultlib.sirv_pwm16_core
Compiling module xil_defaultlib.sirv_pwm16
Compiling module xil_defaultlib.sirv_pwm16_top
Compiling module xil_defaultlib.sirv_qspi_physical_2
Compiling module xil_defaultlib.sirv_qspi_media_2
Compiling module xil_defaultlib.sirv_qspi_1cs
Compiling module xil_defaultlib.sirv_qspi_1cs_top
Compiling module xil_defaultlib.sirv_uartgpioport
Compiling module xil_defaultlib.sirv_pwmgpioport
Compiling module xil_defaultlib.sirv_spigpioport
Compiling module xil_defaultlib.sirv_spigpioport_1
Compiling module xil_defaultlib.sirv_spigpioport_2
Compiling module xil_defaultlib.sirv_gnrl_dfflr(DW=65)
Compiling module xil_defaultlib.sirv_gnrl_cdc_tx(DW=65)
Compiling module xil_defaultlib.sirv_gnrl_dfflr(DW=33)
Compiling module xil_defaultlib.sirv_gnrl_cdc_rx(DW=33)
Compiling module xil_defaultlib.sirv_gnrl_fifo(CUT_READY=1,MSKO=...
Compiling module xil_defaultlib.sirv_gnrl_dffl(DW=50)
Compiling module xil_defaultlib.sirv_gnrl_fifo(CUT_READY=1,DP=2,...
Compiling module xil_defaultlib.sirv_gnrl_dffl(DW=37)
Compiling module xil_defaultlib.sirv_gnrl_fifo(CUT_READY=1,DP=2,...
Compiling module xil_defaultlib.sirv_gnrl_fifo(CUT_READY=1,DP=2,...
Compiling module xil_defaultlib.sirv_gnrl_axi_buffer(CHNL_FIFO_C...
Compiling module xil_defaultlib.sirv_gnrl_icb2axi(AXI_FIFO_DP=2,...
Compiling module xil_defaultlib.sirv_expl_axi_slv
Compiling module xil_defaultlib.sirv_gnrl_fifo(CUT_READY=1,DP=1)
Compiling module xil_defaultlib.sirv_gnrl_icb2apb(DW=32)
Compiling module xil_defaultlib.sirv_expl_apb_slv
Compiling module xil_defaultlib.sirv_gnrl_icb32towishb8
Compiling module xil_defaultlib.i2c_master_bit_ctrl
Compiling module xil_defaultlib.i2c_master_byte_ctrl
Compiling module xil_defaultlib.i2c_master_top
Compiling module xil_defaultlib.sirv_hclkgen_regs
Compiling module xil_defaultlib.e203_subsys_perips
Compiling module xil_defaultlib.sirv_gnrl_dffl(DW=9)
Compiling module xil_defaultlib.sirv_gnrl_pipe_stage(CUT_READY=1...
Compiling module xil_defaultlib.sirv_gnrl_icb_splt(DW=32,FIFO_OU...
Compiling module xil_defaultlib.sirv_icb1to8_bus(ICB_FIFO_DP=2,O...
Compiling module xil_defaultlib.sirv_mrom
Compiling module xil_defaultlib.sirv_mrom_top
Compiling module xil_defaultlib.sirv_gnrl_fifo(CUT_READY=1,MSKO=...
Compiling module xil_defaultlib.sirv_gnrl_icb2axi(AXI_FIFO_DP=2,...
Compiling module xil_defaultlib.e203_subsys_mems
Compiling module xil_defaultlib.e203_subsys_main
Compiling module xil_defaultlib.sirv_AsyncResetRegVec_36
Compiling module xil_defaultlib.sirv_ResetCatchAndSync
Compiling module xil_defaultlib.sirv_jtaggpioport
Compiling module xil_defaultlib.sirv_debug_csr
Compiling module xil_defaultlib.sirv_gnrl_dfflr(DW=41)
Compiling module xil_defaultlib.sirv_gnrl_cdc_tx(DW=41)
Compiling module xil_defaultlib.sirv_gnrl_dfflr(DW=36)
Compiling module xil_defaultlib.sirv_gnrl_cdc_rx(DW=36)
Compiling module xil_defaultlib.sirv_jtag_dtm_default
Compiling module xil_defaultlib.sirv_gnrl_cdc_tx(DW=36)
Compiling module xil_defaultlib.sirv_gnrl_cdc_rx(DW=41)
Compiling module xil_defaultlib.sirv_debug_rom
Compiling module xil_defaultlib.sirv_debug_ram_default
Compiling module xil_defaultlib.sirv_debug_module_default
Compiling module xil_defaultlib.sirv_gnrl_cdc_tx
Compiling module xil_defaultlib.sirv_gnrl_cdc_rx(DW=65)
Compiling module xil_defaultlib.sirv_gnrl_fifo(CUT_READY=1,DP=0,...
Compiling module xil_defaultlib.sirv_gnrl_fifo(CUT_READY=1,DP=0,...
Compiling module xil_defaultlib.sirv_gnrl_icb_buffer(AW=15,CMD_C...
Compiling module xil_defaultlib.sirv_gnrl_pipe_stage(CUT_READY=1...
Compiling module xil_defaultlib.sirv_gnrl_icb_splt(AW=15,DW=32,F...
Compiling module xil_defaultlib.sirv_icb1to2_bus(AW=15,O0_BASE_A...
Compiling module xil_defaultlib.sirv_aon_lclkgen_regs
Compiling module xil_defaultlib.sirv_AsyncResetRegVec
Compiling module xil_defaultlib.sirv_rtc
Compiling module xil_defaultlib.sirv_pmu_core
Compiling module xil_defaultlib.sirv_AsyncResetRegVec_1
Compiling module xil_defaultlib.sirv_pmu
Compiling module xil_defaultlib.sirv_wdog
Compiling module xil_defaultlib.sirv_queue
Compiling module xil_defaultlib.sirv_aon
Compiling module xil_defaultlib.sirv_DeglitchShiftRegister
Compiling module xil_defaultlib.sirv_aon_porrst
Compiling module xil_defaultlib.sirv_aon_wrapper
Compiling module xil_defaultlib.sirv_aon_top
Compiling module xil_defaultlib.e203_subsys_top
Compiling module xil_defaultlib.e203_soc_top
Compiling architecture implementation of entity axi_bram_ctrl_v4_0_14.wrap_brst [\wrap_brst(c_axi_addr_width=20,c...]
Compiling architecture muxcy_v of entity unisim.MUXCY [muxcy_default]
Compiling architecture muxcy_l_v of entity unisim.MUXCY_L [muxcy_l_default]
Compiling architecture xorcy_v of entity unisim.XORCY [xorcy_default]
Compiling architecture srl16e_v of entity unisim.SRL16E [\SRL16E(0,15)\]
Compiling architecture fdre_v of entity unisim.FDRE [fdre_default]
Compiling architecture fdr_v of entity unisim.FDR [fdr_default]
Compiling architecture imp of entity axi_bram_ctrl_v4_0_14.SRL_FIFO [\SRL_FIFO(c_data_bits=4,c_depth=...]
Compiling architecture implementation of entity axi_bram_ctrl_v4_0_14.wr_chnl [\wr_chnl(c_axi_addr_width=20,c_s...]
Compiling architecture implementation of entity axi_bram_ctrl_v4_0_14.rd_chnl [\rd_chnl(c_axi_addr_width=20,c_s...]
Compiling architecture implementation of entity axi_bram_ctrl_v4_0_14.full_axi [\full_axi(c_s_axi_addr_width=20,...]
Compiling architecture implementation of entity axi_bram_ctrl_v4_0_14.axi_bram_ctrl_top [\axi_bram_ctrl_top(c_bram_addr_w...]
Compiling module xpm.xpm_memory_base(MEMORY_SIZE=8388...
Compiling module xpm.xpm_memory_tdpram(MEMORY_SIZE=83...
Compiling architecture implementation of entity axi_bram_ctrl_v4_0_14.axi_bram_ctrl [\axi_bram_ctrl(c_bram_inst_mode=...]
Compiling architecture axi_bram_ctrl_0_arch of entity xil_defaultlib.axi_bram_ctrl_0 [axi_bram_ctrl_0_default]
Compiling module xil_defaultlib.lab3_ddr_tb
WARNING: [XSIM 43-3373] "D:/vivado/35T_lab3/project/project_1.srcs/sim_1/new/lab3_ddr_tb.v" Line 249. System function $value$plusargs is used as system task. This system function should have a LHS e.g. x=$value$plusargs().
Compiling module xil_defaultlib.glbl
Built simulation snapshot lab3_ddr_tb_behav
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:26 . Memory (MB): peak = 2114.059 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '26' seconds
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:26 . Memory (MB): peak = 2114.059 ; gain = 0.000
Vivado Simulator 2018.1
Time resolution is 1 ps
!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!
TESTCASE=                                                                                                                                                                                                                                                                                      D:/rv32ui-p-lw.verilog
ITCM 0x00: 340510730001aa0d
ITCM 0x01: ff85051300002517
ITCM 0x02: 01f5222301e52023
ITCM 0x03: 040f416334202f73
ITCM 0x04: 4fa507ff02634fa1
ITCM 0x05: 0c634fad05ff0f63
ITCM 0x06: 0bff05634f8505ff
ITCM 0x07: 4f9d0dff00634f95
ITCM 0x16: 2f03f52505130000
ITCM 0x20: 2f8300052f03f065
Info: [XPM_MEMORY 20-2] MEMORY_INIT_FILE (none), MEMORY_INIT_PARAM together specify no memory initialization. Initial memory contents will be all 0's. lab3_ddr_tb.axi_bram.U0.gint_inst.xpm_tdpram_mem_gen.xpm_memory_inst.xpm_memory_base_inst.config_drc  0
Time: 1 ps  Iteration: 0  Process: /lab3_ddr_tb/axi_bram/U0/gint_inst/xpm_tdpram_mem_gen/xpm_memory_inst/xpm_memory_base_inst/Initial270_1225  File: /wrk/2018.1/nightly/2018_04_04_2188600/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv
relaunch_sim: Time (s): cpu = 00:00:04 ; elapsed = 00:00:54 . Memory (MB): peak = 2114.059 ; gain = 0.000
run all
~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
~~~~~~~~~~~~~ Test Result Summary ~~~~~~~~~~~~~~~~~~~~~~
~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
~TESTCASE:                                                                                                                                                                                                                                                                                       D:/rv32ui-p-lw.verilog ~~~~~~~~~~~~~
~~~~~~~~~~~~~~Total cycle_count value:      22997 ~~~~~~~~~~~~~
~~~~~~~~~~The valid Instruction Count:      13917 ~~~~~~~~~~~~~
~~~~~The test ending reached at cycle:      22945 ~~~~~~~~~~~~~
~~~~~~~~~~~~~~~The final x3 Reg value:          1 ~~~~~~~~~~~~~
~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
~~~~~~~~~~~~~~~~ TEST_PASS ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
~~~~~~~~~ #####     ##     ####    #### ~~~~~~~~~~~~~~~~
~~~~~~~~~ #    #   #  #   #       #     ~~~~~~~~~~~~~~~~
~~~~~~~~~ #    #  #    #   ####    #### ~~~~~~~~~~~~~~~~
~~~~~~~~~ #####   ######       #       #~~~~~~~~~~~~~~~~
~~~~~~~~~ #       #    #  #    #  #    #~~~~~~~~~~~~~~~~
~~~~~~~~~ #       #    #   ####    #### ~~~~~~~~~~~~~~~~
~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
$finish called at time : 92118 ns : File "D:/vivado/35T_lab3/project/project_1.srcs/sim_1/new/lab3_ddr_tb.v" Line 225
run: Time (s): cpu = 00:00:03 ; elapsed = 00:00:10 . Memory (MB): peak = 2114.059 ; gain = 0.000
update_compile_order -fileset sources_1
relaunch_sim
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/vivado/35T_lab3/project/project_1.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'F:/software/xilinx/Vivado/2018.1/data/xsim/ip/xsim_ip.ini' copied to run dir:'D:/vivado/35T_lab3/project/project_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'lab3_ddr_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/vivado/35T_lab3/project/project_1.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj lab3_ddr_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/35T_lab3/project/project_1.srcs/sources_1/new/axi_wrapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module axi_wrapper
INFO: [VRFC 10-2458] undeclared symbol awid, assumed default net type wire [D:/vivado/35T_lab3/project/project_1.srcs/sources_1/new/axi_wrapper.v:479]
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/35T_lab3/project/project_1.srcs/sources_1/imports/rtl/core/e203_biu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module e203_biu
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/35T_lab3/project/project_1.srcs/sources_1/imports/rtl/core/e203_clk_ctrl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module e203_clk_ctrl
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/35T_lab3/project/project_1.srcs/sources_1/imports/rtl/core/e203_clkgate.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module e203_clkgate
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/35T_lab3/project/project_1.srcs/sources_1/imports/rtl/core/e203_core.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module e203_core
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/35T_lab3/project/project_1.srcs/sources_1/imports/rtl/core/e203_cpu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module e203_cpu
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/35T_lab3/project/project_1.srcs/sources_1/imports/rtl/core/e203_cpu_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module e203_cpu_top
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/35T_lab3/project/project_1.srcs/sources_1/imports/rtl/core/e203_dtcm_ram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module e203_dtcm_ram
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/35T_lab3/project/project_1.srcs/sources_1/imports/rtl/core/e203_extend_csr.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module e203_extend_csr
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/35T_lab3/project/project_1.srcs/sources_1/imports/rtl/core/e203_exu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module e203_exu
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/35T_lab3/project/project_1.srcs/sources_1/imports/rtl/core/e203_exu_alu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module e203_exu_alu
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/35T_lab3/project/project_1.srcs/sources_1/imports/rtl/core/e203_exu_alu_bjp.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module e203_exu_alu_bjp
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/35T_lab3/project/project_1.srcs/sources_1/imports/rtl/core/e203_exu_alu_csrctrl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module e203_exu_alu_csrctrl
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/35T_lab3/project/project_1.srcs/sources_1/imports/rtl/core/e203_exu_alu_dpath.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module e203_exu_alu_dpath
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/35T_lab3/project/project_1.srcs/sources_1/imports/rtl/core/e203_exu_alu_lsuagu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module e203_exu_alu_lsuagu
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/35T_lab3/project/project_1.srcs/sources_1/imports/rtl/core/e203_exu_alu_muldiv.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module e203_exu_alu_muldiv
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/35T_lab3/project/project_1.srcs/sources_1/imports/rtl/core/e203_exu_alu_rglr.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module e203_exu_alu_rglr
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/35T_lab3/project/project_1.srcs/sources_1/imports/rtl/core/e203_exu_branchslv.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module e203_exu_branchslv
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/35T_lab3/project/project_1.srcs/sources_1/imports/rtl/core/e203_exu_commit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module e203_exu_commit
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/35T_lab3/project/project_1.srcs/sources_1/imports/rtl/core/e203_exu_csr.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module e203_exu_csr
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/35T_lab3/project/project_1.srcs/sources_1/imports/rtl/core/e203_exu_decode.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module e203_exu_decode
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/35T_lab3/project/project_1.srcs/sources_1/imports/rtl/core/e203_exu_disp.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module e203_exu_disp
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/35T_lab3/project/project_1.srcs/sources_1/imports/rtl/core/e203_exu_excp.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module e203_exu_excp
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/35T_lab3/project/project_1.srcs/sources_1/imports/rtl/core/e203_exu_longpwbck.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module e203_exu_longpwbck
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/35T_lab3/project/project_1.srcs/sources_1/imports/rtl/core/e203_exu_oitf.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module e203_exu_oitf
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/35T_lab3/project/project_1.srcs/sources_1/imports/rtl/core/e203_exu_regfile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module e203_exu_regfile
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/35T_lab3/project/project_1.srcs/sources_1/imports/rtl/core/e203_exu_wbck.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module e203_exu_wbck
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/35T_lab3/project/project_1.srcs/sources_1/imports/rtl/core/e203_ifu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module e203_ifu
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/35T_lab3/project/project_1.srcs/sources_1/imports/rtl/core/e203_ifu_ifetch.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module e203_ifu_ifetch
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/35T_lab3/project/project_1.srcs/sources_1/imports/rtl/core/e203_ifu_ift2icb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module e203_ifu_ift2icb
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/35T_lab3/project/project_1.srcs/sources_1/imports/rtl/core/e203_ifu_litebpu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module e203_ifu_litebpu
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/35T_lab3/project/project_1.srcs/sources_1/imports/rtl/core/e203_ifu_minidec.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module e203_ifu_minidec
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/35T_lab3/project/project_1.srcs/sources_1/imports/rtl/core/e203_irq_sync.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module e203_irq_sync
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/35T_lab3/project/project_1.srcs/sources_1/imports/rtl/core/e203_itcm_ctrl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module e203_itcm_ctrl
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/35T_lab3/project/project_1.srcs/sources_1/imports/rtl/core/e203_itcm_ram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module e203_itcm_ram
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/35T_lab3/project/project_1.srcs/sources_1/imports/rtl/core/e203_lsu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module e203_lsu
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/35T_lab3/project/project_1.srcs/sources_1/imports/rtl/core/e203_lsu_ctrl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module e203_lsu_ctrl
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/35T_lab3/project/project_1.srcs/sources_1/imports/rtl/core/e203_reset_ctrl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module e203_reset_ctrl
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/35T_lab3/project/project_1.srcs/sources_1/imports/rtl/soc/e203_soc_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module e203_soc_top
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/35T_lab3/project/project_1.srcs/sources_1/imports/rtl/core/e203_srams.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module e203_srams
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/35T_lab3/project/project_1.srcs/sources_1/imports/rtl/subsys/e203_subsys_clint.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module e203_subsys_clint
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/35T_lab3/project/project_1.srcs/sources_1/imports/rtl/subsys/e203_subsys_gfcm.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module e203_subsys_gfcm
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/35T_lab3/project/project_1.srcs/sources_1/imports/rtl/subsys/e203_subsys_hclkgen.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module e203_subsys_hclkgen
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/35T_lab3/project/project_1.srcs/sources_1/imports/rtl/subsys/e203_subsys_hclkgen_rstsync.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module e203_subsys_hclkgen_rstsync
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/35T_lab3/project/project_1.srcs/sources_1/imports/rtl/subsys/e203_subsys_main.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module e203_subsys_main
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/35T_lab3/project/project_1.srcs/sources_1/imports/rtl/subsys/e203_subsys_mems.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module e203_subsys_mems
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/35T_lab3/project/project_1.srcs/sources_1/imports/rtl/subsys/e203_subsys_perips.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module e203_subsys_perips
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/35T_lab3/project/project_1.srcs/sources_1/imports/rtl/subsys/e203_subsys_plic.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module e203_subsys_plic
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/35T_lab3/project/project_1.srcs/sources_1/imports/rtl/subsys/e203_subsys_pll.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module e203_subsys_pll
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/35T_lab3/project/project_1.srcs/sources_1/imports/rtl/subsys/e203_subsys_pllclkdiv.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module e203_subsys_pllclkdiv
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/35T_lab3/project/project_1.srcs/sources_1/imports/rtl/subsys/e203_subsys_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module e203_subsys_top
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/35T_lab3/project/project_1.srcs/sources_1/imports/rtl/perips/i2c_master_bit_ctrl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module i2c_master_bit_ctrl
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/35T_lab3/project/project_1.srcs/sources_1/imports/rtl/perips/i2c_master_byte_ctrl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module i2c_master_byte_ctrl
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/35T_lab3/project/project_1.srcs/sources_1/imports/rtl/perips/i2c_master_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module i2c_master_top
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/35T_lab3/project/project_1.srcs/sources_1/new/lab3_ddr_ctrl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module lab3_mem_ctrl
INFO: [VRFC 10-311] analyzing module ddr_request
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/35T_lab3/project/project_1.srcs/sources_1/imports/rtl/general/sirv_1cyc_sram_ctrl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sirv_1cyc_sram_ctrl
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/35T_lab3/project/project_1.srcs/sources_1/imports/rtl/perips/sirv_AsyncResetReg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sirv_AsyncResetReg
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/35T_lab3/project/project_1.srcs/sources_1/imports/rtl/perips/sirv_AsyncResetRegVec.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sirv_AsyncResetRegVec
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/35T_lab3/project/project_1.srcs/sources_1/imports/rtl/perips/sirv_AsyncResetRegVec_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sirv_AsyncResetRegVec_1
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/35T_lab3/project/project_1.srcs/sources_1/imports/rtl/perips/sirv_AsyncResetRegVec_129.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sirv_AsyncResetRegVec_129
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/35T_lab3/project/project_1.srcs/sources_1/imports/rtl/perips/sirv_AsyncResetRegVec_36.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sirv_AsyncResetRegVec_36
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/35T_lab3/project/project_1.srcs/sources_1/imports/rtl/perips/sirv_AsyncResetRegVec_67.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sirv_AsyncResetRegVec_67
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/35T_lab3/project/project_1.srcs/sources_1/imports/rtl/perips/sirv_DeglitchShiftRegister.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sirv_DeglitchShiftRegister
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/35T_lab3/project/project_1.srcs/sources_1/imports/rtl/perips/sirv_LevelGateway.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sirv_LevelGateway
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/35T_lab3/project/project_1.srcs/sources_1/imports/rtl/perips/sirv_ResetCatchAndSync.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sirv_ResetCatchAndSync
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/35T_lab3/project/project_1.srcs/sources_1/imports/rtl/perips/sirv_ResetCatchAndSync_2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sirv_ResetCatchAndSync_2
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/35T_lab3/project/project_1.srcs/sources_1/imports/rtl/perips/sirv_aon.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sirv_aon
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/35T_lab3/project/project_1.srcs/sources_1/imports/rtl/perips/sirv_aon_lclkgen_regs.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sirv_aon_lclkgen_regs
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/35T_lab3/project/project_1.srcs/sources_1/imports/rtl/perips/sirv_aon_porrst.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sirv_aon_porrst
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/35T_lab3/project/project_1.srcs/sources_1/imports/rtl/perips/sirv_aon_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sirv_aon_top
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/35T_lab3/project/project_1.srcs/sources_1/imports/rtl/perips/sirv_aon_wrapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sirv_aon_wrapper
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/35T_lab3/project/project_1.srcs/sources_1/imports/rtl/perips/sirv_clint.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sirv_clint
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/35T_lab3/project/project_1.srcs/sources_1/imports/rtl/perips/sirv_clint_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sirv_clint_top
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/35T_lab3/project/project_1.srcs/sources_1/imports/rtl/debug/sirv_debug_csr.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sirv_debug_csr
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/35T_lab3/project/project_1.srcs/sources_1/imports/rtl/debug/sirv_debug_module.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sirv_debug_module
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/35T_lab3/project/project_1.srcs/sources_1/imports/rtl/debug/sirv_debug_ram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sirv_debug_ram
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/35T_lab3/project/project_1.srcs/sources_1/imports/rtl/debug/sirv_debug_rom.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sirv_debug_rom
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/35T_lab3/project/project_1.srcs/sources_1/imports/rtl/perips/sirv_expl_apb_slv.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sirv_expl_apb_slv
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/35T_lab3/project/project_1.srcs/sources_1/imports/rtl/perips/sirv_expl_axi_slv.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sirv_expl_axi_slv
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/35T_lab3/project/project_1.srcs/sources_1/imports/rtl/perips/sirv_flash_qspi.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sirv_flash_qspi
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/35T_lab3/project/project_1.srcs/sources_1/imports/rtl/perips/sirv_flash_qspi_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sirv_flash_qspi_top
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/35T_lab3/project/project_1.srcs/sources_1/imports/rtl/general/sirv_gnrl_bufs.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sirv_gnrl_pipe_stage
INFO: [VRFC 10-311] analyzing module sirv_gnrl_sync
INFO: [VRFC 10-311] analyzing module sirv_gnrl_cdc_rx
INFO: [VRFC 10-311] analyzing module sirv_gnrl_cdc_tx
INFO: [VRFC 10-311] analyzing module sirv_gnrl_bypbuf
INFO: [VRFC 10-311] analyzing module sirv_gnrl_fifo
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/35T_lab3/project/project_1.srcs/sources_1/imports/rtl/general/sirv_gnrl_dffs.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sirv_gnrl_dfflrs
INFO: [VRFC 10-311] analyzing module sirv_gnrl_dfflr
INFO: [VRFC 10-311] analyzing module sirv_gnrl_dffl
INFO: [VRFC 10-311] analyzing module sirv_gnrl_dffrs
INFO: [VRFC 10-311] analyzing module sirv_gnrl_dffr
INFO: [VRFC 10-311] analyzing module sirv_gnrl_ltch
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/35T_lab3/project/project_1.srcs/sources_1/imports/rtl/general/sirv_gnrl_icbs.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sirv_gnrl_icb_arbt
INFO: [VRFC 10-311] analyzing module sirv_gnrl_icb_buffer
INFO: [VRFC 10-311] analyzing module sirv_gnrl_icb_n2w
INFO: [VRFC 10-311] analyzing module sirv_gnrl_icb_splt
INFO: [VRFC 10-311] analyzing module sirv_gnrl_icb2axi
INFO: [VRFC 10-311] analyzing module sirv_gnrl_icb32towishb8
INFO: [VRFC 10-311] analyzing module sirv_gnrl_icb2apb
INFO: [VRFC 10-311] analyzing module sirv_gnrl_axi_buffer
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/35T_lab3/project/project_1.srcs/sources_1/imports/rtl/general/sirv_gnrl_ram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sirv_gnrl_ram
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/35T_lab3/project/project_1.srcs/sources_1/imports/rtl/perips/sirv_gpio.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sirv_gpio
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/35T_lab3/project/project_1.srcs/sources_1/imports/rtl/perips/sirv_gpio_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sirv_gpio_top
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/35T_lab3/project/project_1.srcs/sources_1/imports/rtl/perips/sirv_hclkgen_regs.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sirv_hclkgen_regs
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/35T_lab3/project/project_1.srcs/sources_1/imports/rtl/fab/sirv_icb1to16_bus.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sirv_icb1to16_bus
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/35T_lab3/project/project_1.srcs/sources_1/imports/rtl/fab/sirv_icb1to2_bus.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sirv_icb1to2_bus
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/35T_lab3/project/project_1.srcs/sources_1/imports/rtl/fab/sirv_icb1to8_bus.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sirv_icb1to8_bus
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/35T_lab3/project/project_1.srcs/sources_1/imports/rtl/debug/sirv_jtag_dtm.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sirv_jtag_dtm
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/35T_lab3/project/project_1.srcs/sources_1/imports/rtl/perips/sirv_jtaggpioport.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sirv_jtaggpioport
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/35T_lab3/project/project_1.srcs/sources_1/imports/rtl/mems/sirv_mrom.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sirv_mrom
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/35T_lab3/project/project_1.srcs/sources_1/imports/rtl/mems/sirv_mrom_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sirv_mrom_top
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/35T_lab3/project/project_1.srcs/sources_1/imports/rtl/perips/sirv_otp_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sirv_otp_top
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/35T_lab3/project/project_1.srcs/sources_1/imports/rtl/perips/sirv_plic_man.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sirv_plic_man
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/35T_lab3/project/project_1.srcs/sources_1/imports/rtl/perips/sirv_plic_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sirv_plic_top
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/35T_lab3/project/project_1.srcs/sources_1/imports/rtl/perips/sirv_pmu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sirv_pmu
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/35T_lab3/project/project_1.srcs/sources_1/imports/rtl/perips/sirv_pmu_core.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sirv_pmu_core
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/35T_lab3/project/project_1.srcs/sources_1/imports/rtl/perips/sirv_pwm16.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sirv_pwm16
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/35T_lab3/project/project_1.srcs/sources_1/imports/rtl/perips/sirv_pwm16_core.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sirv_pwm16_core
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/35T_lab3/project/project_1.srcs/sources_1/imports/rtl/perips/sirv_pwm16_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sirv_pwm16_top
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/35T_lab3/project/project_1.srcs/sources_1/imports/rtl/perips/sirv_pwm8.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sirv_pwm8
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/35T_lab3/project/project_1.srcs/sources_1/imports/rtl/perips/sirv_pwm8_core.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sirv_pwm8_core
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/35T_lab3/project/project_1.srcs/sources_1/imports/rtl/perips/sirv_pwm8_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sirv_pwm8_top
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/35T_lab3/project/project_1.srcs/sources_1/imports/rtl/perips/sirv_pwmgpioport.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sirv_pwmgpioport
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/35T_lab3/project/project_1.srcs/sources_1/imports/rtl/perips/sirv_qspi_1cs.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sirv_qspi_1cs
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/35T_lab3/project/project_1.srcs/sources_1/imports/rtl/perips/sirv_qspi_1cs_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sirv_qspi_1cs_top
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/35T_lab3/project/project_1.srcs/sources_1/imports/rtl/perips/sirv_qspi_4cs.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sirv_qspi_4cs
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/35T_lab3/project/project_1.srcs/sources_1/imports/rtl/perips/sirv_qspi_4cs_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sirv_qspi_4cs_top
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/35T_lab3/project/project_1.srcs/sources_1/imports/rtl/perips/sirv_qspi_arbiter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sirv_qspi_arbiter
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/35T_lab3/project/project_1.srcs/sources_1/imports/rtl/perips/sirv_qspi_fifo.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sirv_qspi_fifo
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/35T_lab3/project/project_1.srcs/sources_1/imports/rtl/perips/sirv_qspi_media.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sirv_qspi_media
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/35T_lab3/project/project_1.srcs/sources_1/imports/rtl/perips/sirv_qspi_media_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sirv_qspi_media_1
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/35T_lab3/project/project_1.srcs/sources_1/imports/rtl/perips/sirv_qspi_media_2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sirv_qspi_media_2
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/35T_lab3/project/project_1.srcs/sources_1/imports/rtl/perips/sirv_qspi_physical.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sirv_qspi_physical
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/35T_lab3/project/project_1.srcs/sources_1/imports/rtl/perips/sirv_qspi_physical_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sirv_qspi_physical_1
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/35T_lab3/project/project_1.srcs/sources_1/imports/rtl/perips/sirv_qspi_physical_2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sirv_qspi_physical_2
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/35T_lab3/project/project_1.srcs/sources_1/imports/rtl/perips/sirv_queue.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sirv_queue
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/35T_lab3/project/project_1.srcs/sources_1/imports/rtl/perips/sirv_queue_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sirv_queue_1
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/35T_lab3/project/project_1.srcs/sources_1/imports/rtl/perips/sirv_repeater_6.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sirv_repeater_6
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/35T_lab3/project/project_1.srcs/sources_1/imports/rtl/perips/sirv_rtc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sirv_rtc
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/35T_lab3/project/project_1.srcs/sources_1/imports/rtl/general/sirv_sim_ram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sirv_sim_ram
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/35T_lab3/project/project_1.srcs/sources_1/imports/rtl/perips/sirv_spi_flashmap.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sirv_qspi_flashmap
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/35T_lab3/project/project_1.srcs/sources_1/imports/rtl/perips/sirv_spigpioport.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sirv_spigpioport
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/35T_lab3/project/project_1.srcs/sources_1/imports/rtl/perips/sirv_spigpioport_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sirv_spigpioport_1
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/35T_lab3/project/project_1.srcs/sources_1/imports/rtl/perips/sirv_spigpioport_2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sirv_spigpioport_2
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/35T_lab3/project/project_1.srcs/sources_1/imports/rtl/general/sirv_sram_icb_ctrl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sirv_sram_icb_ctrl
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/35T_lab3/project/project_1.srcs/sources_1/imports/rtl/perips/sirv_tl_repeater_5.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sirv_tl_repeater_5
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/35T_lab3/project/project_1.srcs/sources_1/imports/rtl/perips/sirv_tlfragmenter_qspi_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sirv_tlfragmenter_qspi_1
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/35T_lab3/project/project_1.srcs/sources_1/imports/rtl/perips/sirv_tlwidthwidget_qspi.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sirv_tlwidthwidget_qspi
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/35T_lab3/project/project_1.srcs/sources_1/imports/rtl/perips/sirv_uart.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sirv_uart
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/35T_lab3/project/project_1.srcs/sources_1/imports/rtl/perips/sirv_uart_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sirv_uart_top
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/35T_lab3/project/project_1.srcs/sources_1/imports/rtl/perips/sirv_uartgpioport.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sirv_uartgpioport
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/35T_lab3/project/project_1.srcs/sources_1/imports/rtl/perips/sirv_uartrx.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sirv_uartrx
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/35T_lab3/project/project_1.srcs/sources_1/imports/rtl/perips/sirv_uarttx.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sirv_uarttx
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/35T_lab3/project/project_1.srcs/sources_1/imports/rtl/perips/sirv_wdog.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sirv_wdog
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/35T_lab3/project/project_1.srcs/sim_1/new/lab3_ddr_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module lab3_ddr_tb
"xvhdl --incr --relax -prj lab3_ddr_tb_vhdl.prj"
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:17 . Memory (MB): peak = 2114.059 ; gain = 0.000
INFO: [USF-XSim-69] 'compile' step finished in '17' seconds
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:23 . Memory (MB): peak = 2114.059 ; gain = 0.000
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/vivado/35T_lab3/project/project_1.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/vivado/35T_lab3/project/project_1.sim/sim_1/behav/xsim'
Vivado Simulator 2018.1
Copyright 1986-1999, 2001-2017 Xilinx, Inc. All Rights Reserved.
Running: F:/software/xilinx/Vivado/2018.1/bin/unwrapped/win64.o/xelab.exe -wto c791423ef94145f2bff069b8ae028558 --incr --debug typical --relax --mt 2 -L blk_mem_gen_v8_3_6 -L axi_bram_ctrl_v4_0_14 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot lab3_ddr_tb_behav xil_defaultlib.lab3_ddr_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 21 differs from formal bit length 20 for port addr [D:/vivado/35T_lab3/project/project_1.srcs/sources_1/new/lab3_ddr_ctrl.v:257]
WARNING: [VRFC 10-278] actual bit length 1 differs from formal bit length 2 for port axi_wlock [D:/vivado/35T_lab3/project/project_1.srcs/sources_1/new/lab3_ddr_ctrl.v:286]
WARNING: [VRFC 10-278] actual bit length 1 differs from formal bit length 2 for port axi_rlock [D:/vivado/35T_lab3/project/project_1.srcs/sources_1/new/lab3_ddr_ctrl.v:309]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package ieee.std_logic_arith
Compiling package xpm.vcomponents
Compiling package axi_bram_ctrl_v4_0_14.axi_bram_ctrl_funcs
Compiling package ieee.vital_timing
Compiling package ieee.vital_primitives
Compiling package unisim.vpkg
Compiling package unisim.vcomponents
Compiling module xil_defaultlib.sirv_AsyncResetReg
Compiling module xil_defaultlib.sirv_AsyncResetRegVec_129
Compiling module xil_defaultlib.sirv_ResetCatchAndSync_2
Compiling module xil_defaultlib.e203_subsys_pll
Compiling module xil_defaultlib.e203_subsys_hclkgen_rstsync
Compiling module xil_defaultlib.sirv_gnrl_dfflr(DW=6)
Compiling module xil_defaultlib.sirv_gnrl_dfflr(DW=1)
Compiling module xil_defaultlib.e203_clkgate
Compiling module xil_defaultlib.e203_subsys_pllclkdiv
Compiling module xil_defaultlib.e203_subsys_gfcm
Compiling module xil_defaultlib.e203_subsys_hclkgen
Compiling module xil_defaultlib.e203_reset_ctrl_default
Compiling module xil_defaultlib.sirv_gnrl_dffr(DW=1)
Compiling module xil_defaultlib.e203_clk_ctrl
Compiling module xil_defaultlib.sirv_gnrl_sync(DW=1)
Compiling module xil_defaultlib.e203_irq_sync_default
Compiling module xil_defaultlib.e203_extend_csr
Compiling module xil_defaultlib.sirv_gnrl_dffrs(DW=1)
Compiling module xil_defaultlib.sirv_gnrl_dfflr(DW=16)
Compiling module xil_defaultlib.sirv_gnrl_dfflr(DW=5)
Compiling module xil_defaultlib.sirv_gnrl_dfflr
Compiling module xil_defaultlib.e203_exu_decode
Compiling module xil_defaultlib.e203_ifu_minidec
Compiling module xil_defaultlib.e203_ifu_litebpu
Compiling module xil_defaultlib.e203_ifu_ifetch
Compiling module xil_defaultlib.sirv_gnrl_dfflrs(DW=1)
Compiling module xil_defaultlib.sirv_gnrl_dffl(DW=33)
Compiling module xil_defaultlib.sirv_gnrl_fifo(CUT_READY=1,DP=1,...
Compiling module xil_defaultlib.sirv_gnrl_bypbuf(DP=1,DW=33)
Compiling module xil_defaultlib.sirv_gnrl_dfflr(DW=2)
Compiling module xil_defaultlib.sirv_gnrl_dffl(DW=2)
Compiling module xil_defaultlib.sirv_gnrl_dffl(DW=16)
Compiling module xil_defaultlib.e203_ifu_ift2icb
Compiling module xil_defaultlib.e203_ifu
Compiling module xil_defaultlib.sirv_gnrl_dffl
Compiling module xil_defaultlib.e203_exu_regfile_default
Compiling module xil_defaultlib.e203_exu_disp
Compiling module xil_defaultlib.sirv_gnrl_dffl(DW=5)
Compiling module xil_defaultlib.sirv_gnrl_dffl(DW=1)
Compiling module xil_defaultlib.e203_exu_oitf_default
Compiling module xil_defaultlib.e203_exu_alu_csrctrl
Compiling module xil_defaultlib.e203_exu_alu_bjp
Compiling module xil_defaultlib.sirv_gnrl_dfflr(DW=4)
Compiling module xil_defaultlib.e203_exu_alu_lsuagu
Compiling module xil_defaultlib.e203_exu_alu_rglr
Compiling module xil_defaultlib.sirv_gnrl_dfflr(DW=3)
Compiling module xil_defaultlib.e203_exu_alu_muldiv
Compiling module xil_defaultlib.e203_exu_alu_dpath
Compiling module xil_defaultlib.e203_exu_alu
Compiling module xil_defaultlib.e203_exu_longpwbck
Compiling module xil_defaultlib.e203_exu_wbck
Compiling module xil_defaultlib.e203_exu_branchslv
Compiling module xil_defaultlib.e203_exu_excp
Compiling module xil_defaultlib.e203_exu_commit
Compiling module xil_defaultlib.e203_exu_csr
Compiling module xil_defaultlib.e203_exu
Compiling module xil_defaultlib.sirv_gnrl_pipe_stage(DW=1)
Compiling module xil_defaultlib.sirv_gnrl_icb_arbt(DW=32,USR_W=3...
Compiling module xil_defaultlib.sirv_gnrl_dffl(DW=44)
Compiling module xil_defaultlib.sirv_gnrl_pipe_stage(DW=44)
Compiling module xil_defaultlib.e203_lsu_ctrl_default
Compiling module xil_defaultlib.e203_lsu
Compiling module xil_defaultlib.sirv_gnrl_pipe_stage(CUT_READY=1...
Compiling module xil_defaultlib.sirv_gnrl_icb_arbt(DW=32,FIFO_CU...
Compiling module xil_defaultlib.sirv_gnrl_dffl(DW=78)
Compiling module xil_defaultlib.sirv_gnrl_fifo(CUT_READY=1,DP=1,...
Compiling module xil_defaultlib.sirv_gnrl_dffl(DW=35)
Compiling module xil_defaultlib.sirv_gnrl_fifo(CUT_READY=1,DP=1,...
Compiling module xil_defaultlib.sirv_gnrl_icb_buffer(CMD_CUT_REA...
Compiling module xil_defaultlib.sirv_gnrl_dffl(DW=6)
Compiling module xil_defaultlib.sirv_gnrl_pipe_stage(CUT_READY=1...
Compiling module xil_defaultlib.sirv_gnrl_icb_splt(DW=32,FIFO_OU...
Compiling module xil_defaultlib.e203_biu_default
Compiling module xil_defaultlib.e203_core
Compiling module xil_defaultlib.sirv_gnrl_icb_n2w(AW=16,FIFO_OUT...
Compiling module xil_defaultlib.sirv_gnrl_icb_arbt(AW=16,ARBT_NU...
Compiling module xil_defaultlib.sirv_gnrl_dffl(DW=91)
Compiling module xil_defaultlib.sirv_gnrl_fifo(CUT_READY=1,DP=1,...
Compiling module xil_defaultlib.sirv_gnrl_bypbuf(DP=1,DW=91)
Compiling module xil_defaultlib.sirv_gnrl_pipe_stage(DW=2)
Compiling module xil_defaultlib.sirv_1cyc_sram_ctrl(DW=64,MW=8,A...
Compiling module xil_defaultlib.sirv_sram_icb_ctrl(DW=64,MW=8,AW...
Compiling module xil_defaultlib.e203_itcm_ctrl
Compiling module xil_defaultlib.axi_wrapper(C_AXI_ADDR_WIDTH=20,...
Compiling module xil_defaultlib.ddr_request
Compiling module xil_defaultlib.lab3_mem_ctrl
Compiling module xil_defaultlib.e203_cpu
Compiling module xil_defaultlib.sirv_sim_ram(DP=8192,FORCE_X2ZER...
Compiling module xil_defaultlib.sirv_gnrl_ram(DP=8192,DW=64,FORC...
Compiling module xil_defaultlib.e203_itcm_ram
Compiling module xil_defaultlib.sirv_sim_ram(DP=16384,FORCE_X2ZE...
Compiling module xil_defaultlib.sirv_gnrl_ram(DP=16384,FORCE_X2Z...
Compiling module xil_defaultlib.e203_dtcm_ram
Compiling module xil_defaultlib.e203_srams
Compiling module xil_defaultlib.e203_cpu_top
Compiling module xil_defaultlib.sirv_gnrl_dffr(DW=53)
Compiling module xil_defaultlib.sirv_gnrl_dffr(DW=6)
Compiling module xil_defaultlib.sirv_gnrl_dffr(DW=3)
Compiling module xil_defaultlib.sirv_LevelGateway
Compiling module xil_defaultlib.sirv_gnrl_pipe_stage(CUT_READY=1...
Compiling module xil_defaultlib.sirv_plic_man(PLIC_IRQ_NUM=53,PL...
Compiling module xil_defaultlib.sirv_plic_top
Compiling module xil_defaultlib.e203_subsys_plic
Compiling module xil_defaultlib.sirv_clint
Compiling module xil_defaultlib.sirv_clint_top
Compiling module xil_defaultlib.e203_subsys_clint
Compiling module xil_defaultlib.sirv_gnrl_fifo(CUT_READY=1,DP=2,...
Compiling module xil_defaultlib.sirv_gnrl_fifo(CUT_READY=1,DP=2,...
Compiling module xil_defaultlib.sirv_gnrl_icb_buffer(CMD_CUT_REA...
Compiling module xil_defaultlib.sirv_gnrl_dffl(DW=17)
Compiling module xil_defaultlib.sirv_gnrl_pipe_stage(CUT_READY=1...
Compiling module xil_defaultlib.sirv_gnrl_icb_splt(DW=32,FIFO_OU...
Compiling module xil_defaultlib.sirv_icb1to16_bus(ICB_FIFO_DP=2,...
Compiling module xil_defaultlib.sirv_otp_top
Compiling module xil_defaultlib.sirv_AsyncResetRegVec_67
Compiling module xil_defaultlib.sirv_gpio
Compiling module xil_defaultlib.sirv_gpio_top
Compiling module xil_defaultlib.sirv_uarttx
Compiling module xil_defaultlib.sirv_queue_1
Compiling module xil_defaultlib.sirv_uartrx
Compiling module xil_defaultlib.sirv_uart
Compiling module xil_defaultlib.sirv_uart_top
Compiling module xil_defaultlib.sirv_tl_repeater_5
Compiling module xil_defaultlib.sirv_tlwidthwidget_qspi
Compiling module xil_defaultlib.sirv_repeater_6
Compiling module xil_defaultlib.sirv_tlfragmenter_qspi_1
Compiling module xil_defaultlib.sirv_qspi_fifo
Compiling module xil_defaultlib.sirv_qspi_physical
Compiling module xil_defaultlib.sirv_qspi_media
Compiling module xil_defaultlib.sirv_qspi_flashmap
Compiling module xil_defaultlib.sirv_qspi_arbiter
Compiling module xil_defaultlib.sirv_flash_qspi
Compiling module xil_defaultlib.sirv_flash_qspi_top
Compiling module xil_defaultlib.sirv_pwm8_core
Compiling module xil_defaultlib.sirv_pwm8
Compiling module xil_defaultlib.sirv_pwm8_top
Compiling module xil_defaultlib.sirv_qspi_physical_1
Compiling module xil_defaultlib.sirv_qspi_media_1
Compiling module xil_defaultlib.sirv_qspi_4cs
Compiling module xil_defaultlib.sirv_qspi_4cs_top
Compiling module xil_defaultlib.sirv_pwm16_core
Compiling module xil_defaultlib.sirv_pwm16
Compiling module xil_defaultlib.sirv_pwm16_top
Compiling module xil_defaultlib.sirv_qspi_physical_2
Compiling module xil_defaultlib.sirv_qspi_media_2
Compiling module xil_defaultlib.sirv_qspi_1cs
Compiling module xil_defaultlib.sirv_qspi_1cs_top
Compiling module xil_defaultlib.sirv_uartgpioport
Compiling module xil_defaultlib.sirv_pwmgpioport
Compiling module xil_defaultlib.sirv_spigpioport
Compiling module xil_defaultlib.sirv_spigpioport_1
Compiling module xil_defaultlib.sirv_spigpioport_2
Compiling module xil_defaultlib.sirv_gnrl_dfflr(DW=65)
Compiling module xil_defaultlib.sirv_gnrl_cdc_tx(DW=65)
Compiling module xil_defaultlib.sirv_gnrl_dfflr(DW=33)
Compiling module xil_defaultlib.sirv_gnrl_cdc_rx(DW=33)
Compiling module xil_defaultlib.sirv_gnrl_fifo(CUT_READY=1,MSKO=...
Compiling module xil_defaultlib.sirv_gnrl_dffl(DW=50)
Compiling module xil_defaultlib.sirv_gnrl_fifo(CUT_READY=1,DP=2,...
Compiling module xil_defaultlib.sirv_gnrl_dffl(DW=37)
Compiling module xil_defaultlib.sirv_gnrl_fifo(CUT_READY=1,DP=2,...
Compiling module xil_defaultlib.sirv_gnrl_fifo(CUT_READY=1,DP=2,...
Compiling module xil_defaultlib.sirv_gnrl_axi_buffer(CHNL_FIFO_C...
Compiling module xil_defaultlib.sirv_gnrl_icb2axi(AXI_FIFO_DP=2,...
Compiling module xil_defaultlib.sirv_expl_axi_slv
Compiling module xil_defaultlib.sirv_gnrl_fifo(CUT_READY=1,DP=1)
Compiling module xil_defaultlib.sirv_gnrl_icb2apb(DW=32)
Compiling module xil_defaultlib.sirv_expl_apb_slv
Compiling module xil_defaultlib.sirv_gnrl_icb32towishb8
Compiling module xil_defaultlib.i2c_master_bit_ctrl
Compiling module xil_defaultlib.i2c_master_byte_ctrl
Compiling module xil_defaultlib.i2c_master_top
Compiling module xil_defaultlib.sirv_hclkgen_regs
Compiling module xil_defaultlib.e203_subsys_perips
Compiling module xil_defaultlib.sirv_gnrl_dffl(DW=9)
Compiling module xil_defaultlib.sirv_gnrl_pipe_stage(CUT_READY=1...
Compiling module xil_defaultlib.sirv_gnrl_icb_splt(DW=32,FIFO_OU...
Compiling module xil_defaultlib.sirv_icb1to8_bus(ICB_FIFO_DP=2,O...
Compiling module xil_defaultlib.sirv_mrom
Compiling module xil_defaultlib.sirv_mrom_top
Compiling module xil_defaultlib.sirv_gnrl_fifo(CUT_READY=1,MSKO=...
Compiling module xil_defaultlib.sirv_gnrl_icb2axi(AXI_FIFO_DP=2,...
Compiling module xil_defaultlib.e203_subsys_mems
Compiling module xil_defaultlib.e203_subsys_main
Compiling module xil_defaultlib.sirv_AsyncResetRegVec_36
Compiling module xil_defaultlib.sirv_ResetCatchAndSync
Compiling module xil_defaultlib.sirv_jtaggpioport
Compiling module xil_defaultlib.sirv_debug_csr
Compiling module xil_defaultlib.sirv_gnrl_dfflr(DW=41)
Compiling module xil_defaultlib.sirv_gnrl_cdc_tx(DW=41)
Compiling module xil_defaultlib.sirv_gnrl_dfflr(DW=36)
Compiling module xil_defaultlib.sirv_gnrl_cdc_rx(DW=36)
Compiling module xil_defaultlib.sirv_jtag_dtm_default
Compiling module xil_defaultlib.sirv_gnrl_cdc_tx(DW=36)
Compiling module xil_defaultlib.sirv_gnrl_cdc_rx(DW=41)
Compiling module xil_defaultlib.sirv_debug_rom
Compiling module xil_defaultlib.sirv_debug_ram_default
Compiling module xil_defaultlib.sirv_debug_module_default
Compiling module xil_defaultlib.sirv_gnrl_cdc_tx
Compiling module xil_defaultlib.sirv_gnrl_cdc_rx(DW=65)
Compiling module xil_defaultlib.sirv_gnrl_fifo(CUT_READY=1,DP=0,...
Compiling module xil_defaultlib.sirv_gnrl_fifo(CUT_READY=1,DP=0,...
Compiling module xil_defaultlib.sirv_gnrl_icb_buffer(AW=15,CMD_C...
Compiling module xil_defaultlib.sirv_gnrl_pipe_stage(CUT_READY=1...
Compiling module xil_defaultlib.sirv_gnrl_icb_splt(AW=15,DW=32,F...
Compiling module xil_defaultlib.sirv_icb1to2_bus(AW=15,O0_BASE_A...
Compiling module xil_defaultlib.sirv_aon_lclkgen_regs
Compiling module xil_defaultlib.sirv_AsyncResetRegVec
Compiling module xil_defaultlib.sirv_rtc
Compiling module xil_defaultlib.sirv_pmu_core
Compiling module xil_defaultlib.sirv_AsyncResetRegVec_1
Compiling module xil_defaultlib.sirv_pmu
Compiling module xil_defaultlib.sirv_wdog
Compiling module xil_defaultlib.sirv_queue
Compiling module xil_defaultlib.sirv_aon
Compiling module xil_defaultlib.sirv_DeglitchShiftRegister
Compiling module xil_defaultlib.sirv_aon_porrst
Compiling module xil_defaultlib.sirv_aon_wrapper
Compiling module xil_defaultlib.sirv_aon_top
Compiling module xil_defaultlib.e203_subsys_top
Compiling module xil_defaultlib.e203_soc_top
Compiling architecture implementation of entity axi_bram_ctrl_v4_0_14.wrap_brst [\wrap_brst(c_axi_addr_width=20,c...]
Compiling architecture muxcy_v of entity unisim.MUXCY [muxcy_default]
Compiling architecture muxcy_l_v of entity unisim.MUXCY_L [muxcy_l_default]
Compiling architecture xorcy_v of entity unisim.XORCY [xorcy_default]
Compiling architecture srl16e_v of entity unisim.SRL16E [\SRL16E(0,15)\]
Compiling architecture fdre_v of entity unisim.FDRE [fdre_default]
Compiling architecture fdr_v of entity unisim.FDR [fdr_default]
Compiling architecture imp of entity axi_bram_ctrl_v4_0_14.SRL_FIFO [\SRL_FIFO(c_data_bits=4,c_depth=...]
Compiling architecture implementation of entity axi_bram_ctrl_v4_0_14.wr_chnl [\wr_chnl(c_axi_addr_width=20,c_s...]
Compiling architecture implementation of entity axi_bram_ctrl_v4_0_14.rd_chnl [\rd_chnl(c_axi_addr_width=20,c_s...]
Compiling architecture implementation of entity axi_bram_ctrl_v4_0_14.full_axi [\full_axi(c_s_axi_addr_width=20,...]
Compiling architecture implementation of entity axi_bram_ctrl_v4_0_14.axi_bram_ctrl_top [\axi_bram_ctrl_top(c_bram_addr_w...]
Compiling module xpm.xpm_memory_base(MEMORY_SIZE=8388...
Compiling module xpm.xpm_memory_tdpram(MEMORY_SIZE=83...
Compiling architecture implementation of entity axi_bram_ctrl_v4_0_14.axi_bram_ctrl [\axi_bram_ctrl(c_bram_inst_mode=...]
Compiling architecture axi_bram_ctrl_0_arch of entity xil_defaultlib.axi_bram_ctrl_0 [axi_bram_ctrl_0_default]
Compiling module xil_defaultlib.lab3_ddr_tb
WARNING: [XSIM 43-3373] "D:/vivado/35T_lab3/project/project_1.srcs/sim_1/new/lab3_ddr_tb.v" Line 249. System function $value$plusargs is used as system task. This system function should have a LHS e.g. x=$value$plusargs().
Compiling module xil_defaultlib.glbl
Built simulation snapshot lab3_ddr_tb_behav
run_program: Time (s): cpu = 00:00:02 ; elapsed = 00:00:25 . Memory (MB): peak = 2114.059 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '25' seconds
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:25 . Memory (MB): peak = 2114.059 ; gain = 0.000
Vivado Simulator 2018.1
Time resolution is 1 ps
!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!
TESTCASE=                                                                                                                                                                                                                                                                                      D:/rv32ui-p-lw.verilog
ITCM 0x00: 340510730001aa0d
ITCM 0x01: ff85051300002517
ITCM 0x02: 01f5222301e52023
ITCM 0x03: 040f416334202f73
ITCM 0x04: 4fa507ff02634fa1
ITCM 0x05: 0c634fad05ff0f63
ITCM 0x06: 0bff05634f8505ff
ITCM 0x07: 4f9d0dff00634f95
ITCM 0x16: 2f03f52505130000
ITCM 0x20: 2f8300052f03f065
Info: [XPM_MEMORY 20-2] MEMORY_INIT_FILE (none), MEMORY_INIT_PARAM together specify no memory initialization. Initial memory contents will be all 0's. lab3_ddr_tb.axi_bram.U0.gint_inst.xpm_tdpram_mem_gen.xpm_memory_inst.xpm_memory_base_inst.config_drc  0
Time: 1 ps  Iteration: 0  Process: /lab3_ddr_tb/axi_bram/U0/gint_inst/xpm_tdpram_mem_gen/xpm_memory_inst/xpm_memory_base_inst/Initial270_1225  File: /wrk/2018.1/nightly/2018_04_04_2188600/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv
relaunch_sim: Time (s): cpu = 00:00:05 ; elapsed = 00:00:52 . Memory (MB): peak = 2114.059 ; gain = 0.000
update_compile_order -fileset sources_1
run all
~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
~~~~~~~~~~~~~ Test Result Summary ~~~~~~~~~~~~~~~~~~~~~~
~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
~TESTCASE:                                                                                                                                                                                                                                                                                       D:/rv32ui-p-lw.verilog ~~~~~~~~~~~~~
~~~~~~~~~~~~~~Total cycle_count value:      22997 ~~~~~~~~~~~~~
~~~~~~~~~~The valid Instruction Count:      13917 ~~~~~~~~~~~~~
~~~~~The test ending reached at cycle:      22945 ~~~~~~~~~~~~~
~~~~~~~~~~~~~~~The final x3 Reg value:          1 ~~~~~~~~~~~~~
~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
~~~~~~~~~~~~~~~~ TEST_PASS ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
~~~~~~~~~ #####     ##     ####    #### ~~~~~~~~~~~~~~~~
~~~~~~~~~ #    #   #  #   #       #     ~~~~~~~~~~~~~~~~
~~~~~~~~~ #    #  #    #   ####    #### ~~~~~~~~~~~~~~~~
~~~~~~~~~ #####   ######       #       #~~~~~~~~~~~~~~~~
~~~~~~~~~ #       #    #  #    #  #    #~~~~~~~~~~~~~~~~
~~~~~~~~~ #       #    #   ####    #### ~~~~~~~~~~~~~~~~
~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
$finish called at time : 92118 ns : File "D:/vivado/35T_lab3/project/project_1.srcs/sim_1/new/lab3_ddr_tb.v" Line 225
run: Time (s): cpu = 00:00:05 ; elapsed = 00:00:10 . Memory (MB): peak = 2114.059 ; gain = 0.000
run all
run: Time (s): cpu = 00:00:11 ; elapsed = 00:00:29 . Memory (MB): peak = 2114.059 ; gain = 0.000
make_wrapper -files [get_files D:/vivado/35T_lab3/project/project_1.srcs/sources_1/bd/ddr3_controller/ddr3_controller.bd] -top
CRITICAL WARNING: [BD 41-1356] Address block </mig_7series_0/memmap/memaddr> is not mapped into </S00_AXI_0>. Please use Address Editor to either map or exclude it.
CRITICAL WARNING: [BD 41-1348] Reset pin /mig_7series_0/aresetn (associated clock /mig_7series_0/ui_clk) is connected to asynchronous reset source /ARESETN_0.
This may prevent design from meeting timing. Please add Processor System Reset module to create a reset that is synchronous to the associated clock source /mig_7series_0/ui_clk.
CRITICAL WARNING: [BD 41-1660] Reset pin /axi_interconnect_0/ARESETN (associated clock /axi_interconnect_0/ACLK) is connected to asynchronous reset source /ARESETN_0.
This may prevent design from meeting timing. Please update 'Associated Reset' configuration parameter of external clock-source /S00_ACLK_0 to include reset source name ARESETN_0.
CRITICAL WARNING: [BD 41-1660] Reset pin /axi_interconnect_0/S00_ARESETN (associated clock /axi_interconnect_0/S00_ACLK) is connected to asynchronous reset source /ARESETN_0.
This may prevent design from meeting timing. Please update 'Associated Reset' configuration parameter of external clock-source /S00_ACLK_0 to include reset source name ARESETN_0.
CRITICAL WARNING: [BD 41-1356] Address block </mig_7series_0/memmap/memaddr> is not mapped into </S00_AXI_0>. Please use Address Editor to either map or exclude it.
ERROR: [BD 41-238] Port/Pin property POLARITY does not match between /axi_interconnect_0/s00_couplers/auto_cc/m_axi_aresetn(ACTIVE_LOW) and /mig_7series_0/ui_clk_sync_rst(ACTIVE_HIGH)
ERROR: [BD 41-1031] Hdl Generation failed for the IP Integrator design D:/vivado/35T_lab3/project/project_1.srcs/sources_1/bd/ddr3_controller/ddr3_controller.bd 
make_wrapper: Time (s): cpu = 00:00:02 ; elapsed = 00:00:06 . Memory (MB): peak = 2117.504 ; gain = 0.000
ERROR: [Common 17-39] 'make_wrapper' failed due to earlier errors.
open_bd_design {D:/vivado/35T_lab3/project/project_1.srcs/sources_1/bd/ddr3_controller/ddr3_controller.bd}
Adding cell -- xilinx.com:ip:mig_7series:4.1 - mig_7series_0
Successfully read diagram <ddr3_controller> from BD file <D:/vivado/35T_lab3/project/project_1.srcs/sources_1/bd/ddr3_controller/ddr3_controller.bd>
open_bd_design: Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 2125.629 ; gain = 8.125
set_property -dict [list CONFIG.POLARITY {ACTIVE_LOW}] [get_bd_ports ARESETN_0]
delete_bd_objs [get_bd_nets mig_7series_0_ui_clk_sync_rst]
connect_bd_net [get_bd_ports ARESETN_0] [get_bd_pins axi_interconnect_0/M00_ARESETN]
save_bd_design
Wrote  : <D:/vivado/35T_lab3/project/project_1.srcs/sources_1/bd/ddr3_controller/ddr3_controller.bd> 
Wrote  : <D:/vivado/35T_lab3/project/project_1.srcs/sources_1/bd/ddr3_controller/ui/bd_6e2ca63a.ui> 
make_wrapper -files [get_files D:/vivado/35T_lab3/project/project_1.srcs/sources_1/bd/ddr3_controller/ddr3_controller.bd] -top
CRITICAL WARNING: [BD 41-1356] Address block </mig_7series_0/memmap/memaddr> is not mapped into </S00_AXI_0>. Please use Address Editor to either map or exclude it.
CRITICAL WARNING: [BD 41-1348] Reset pin /mig_7series_0/aresetn (associated clock /mig_7series_0/ui_clk) is connected to asynchronous reset source /ARESETN_0.
This may prevent design from meeting timing. Please add Processor System Reset module to create a reset that is synchronous to the associated clock source /mig_7series_0/ui_clk.
CRITICAL WARNING: [BD 41-1660] Reset pin /axi_interconnect_0/ARESETN (associated clock /axi_interconnect_0/ACLK) is connected to asynchronous reset source /ARESETN_0.
This may prevent design from meeting timing. Please update 'Associated Reset' configuration parameter of external clock-source /S00_ACLK_0 to include reset source name ARESETN_0.
CRITICAL WARNING: [BD 41-1660] Reset pin /axi_interconnect_0/S00_ARESETN (associated clock /axi_interconnect_0/S00_ACLK) is connected to asynchronous reset source /ARESETN_0.
This may prevent design from meeting timing. Please update 'Associated Reset' configuration parameter of external clock-source /S00_ACLK_0 to include reset source name ARESETN_0.
CRITICAL WARNING: [BD 41-1348] Reset pin /axi_interconnect_0/M00_ARESETN (associated clock /axi_interconnect_0/M00_ACLK) is connected to asynchronous reset source /ARESETN_0.
This may prevent design from meeting timing. Please add Processor System Reset module to create a reset that is synchronous to the associated clock source /mig_7series_0/ui_clk.
CRITICAL WARNING: [BD 41-1356] Address block </mig_7series_0/memmap/memaddr> is not mapped into </S00_AXI_0>. Please use Address Editor to either map or exclude it.
Wrote  : <D:/vivado/35T_lab3/project/project_1.srcs/sources_1/bd/ddr3_controller/ddr3_controller.bd> 
VHDL Output written to : D:/vivado/35T_lab3/project/project_1.srcs/sources_1/bd/ddr3_controller/synth/ddr3_controller.v
VHDL Output written to : D:/vivado/35T_lab3/project/project_1.srcs/sources_1/bd/ddr3_controller/sim/ddr3_controller.v
VHDL Output written to : D:/vivado/35T_lab3/project/project_1.srcs/sources_1/bd/ddr3_controller/hdl/ddr3_controller_wrapper.v
add_files -norecurse D:/vivado/35T_lab3/project/project_1.srcs/sources_1/bd/ddr3_controller/hdl/ddr3_controller_wrapper.v
update_compile_order -fileset sources_1
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/vivado/35T_lab3/project/project_1.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'F:/software/xilinx/Vivado/2018.1/data/xsim/ip/xsim_ip.ini' copied to run dir:'D:/vivado/35T_lab3/project/project_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'lab3_ddr_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/vivado/35T_lab3/project/project_1.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj lab3_ddr_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/35T_lab3/project/project_1.srcs/sources_1/new/axi_wrapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module axi_wrapper
INFO: [VRFC 10-2458] undeclared symbol awid, assumed default net type wire [D:/vivado/35T_lab3/project/project_1.srcs/sources_1/new/axi_wrapper.v:479]
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/35T_lab3/project/project_1.srcs/sources_1/imports/rtl/core/e203_biu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module e203_biu
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/35T_lab3/project/project_1.srcs/sources_1/imports/rtl/core/e203_clk_ctrl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module e203_clk_ctrl
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/35T_lab3/project/project_1.srcs/sources_1/imports/rtl/core/e203_clkgate.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module e203_clkgate
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/35T_lab3/project/project_1.srcs/sources_1/imports/rtl/core/e203_core.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module e203_core
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/35T_lab3/project/project_1.srcs/sources_1/imports/rtl/core/e203_cpu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module e203_cpu
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/35T_lab3/project/project_1.srcs/sources_1/imports/rtl/core/e203_cpu_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module e203_cpu_top
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/35T_lab3/project/project_1.srcs/sources_1/imports/rtl/core/e203_dtcm_ram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module e203_dtcm_ram
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/35T_lab3/project/project_1.srcs/sources_1/imports/rtl/core/e203_extend_csr.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module e203_extend_csr
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/35T_lab3/project/project_1.srcs/sources_1/imports/rtl/core/e203_exu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module e203_exu
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/35T_lab3/project/project_1.srcs/sources_1/imports/rtl/core/e203_exu_alu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module e203_exu_alu
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/35T_lab3/project/project_1.srcs/sources_1/imports/rtl/core/e203_exu_alu_bjp.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module e203_exu_alu_bjp
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/35T_lab3/project/project_1.srcs/sources_1/imports/rtl/core/e203_exu_alu_csrctrl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module e203_exu_alu_csrctrl
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/35T_lab3/project/project_1.srcs/sources_1/imports/rtl/core/e203_exu_alu_dpath.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module e203_exu_alu_dpath
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/35T_lab3/project/project_1.srcs/sources_1/imports/rtl/core/e203_exu_alu_lsuagu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module e203_exu_alu_lsuagu
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/35T_lab3/project/project_1.srcs/sources_1/imports/rtl/core/e203_exu_alu_muldiv.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module e203_exu_alu_muldiv
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/35T_lab3/project/project_1.srcs/sources_1/imports/rtl/core/e203_exu_alu_rglr.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module e203_exu_alu_rglr
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/35T_lab3/project/project_1.srcs/sources_1/imports/rtl/core/e203_exu_branchslv.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module e203_exu_branchslv
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/35T_lab3/project/project_1.srcs/sources_1/imports/rtl/core/e203_exu_commit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module e203_exu_commit
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/35T_lab3/project/project_1.srcs/sources_1/imports/rtl/core/e203_exu_csr.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module e203_exu_csr
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/35T_lab3/project/project_1.srcs/sources_1/imports/rtl/core/e203_exu_decode.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module e203_exu_decode
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/35T_lab3/project/project_1.srcs/sources_1/imports/rtl/core/e203_exu_disp.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module e203_exu_disp
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/35T_lab3/project/project_1.srcs/sources_1/imports/rtl/core/e203_exu_excp.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module e203_exu_excp
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/35T_lab3/project/project_1.srcs/sources_1/imports/rtl/core/e203_exu_longpwbck.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module e203_exu_longpwbck
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/35T_lab3/project/project_1.srcs/sources_1/imports/rtl/core/e203_exu_oitf.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module e203_exu_oitf
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/35T_lab3/project/project_1.srcs/sources_1/imports/rtl/core/e203_exu_regfile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module e203_exu_regfile
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/35T_lab3/project/project_1.srcs/sources_1/imports/rtl/core/e203_exu_wbck.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module e203_exu_wbck
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/35T_lab3/project/project_1.srcs/sources_1/imports/rtl/core/e203_ifu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module e203_ifu
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/35T_lab3/project/project_1.srcs/sources_1/imports/rtl/core/e203_ifu_ifetch.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module e203_ifu_ifetch
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/35T_lab3/project/project_1.srcs/sources_1/imports/rtl/core/e203_ifu_ift2icb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module e203_ifu_ift2icb
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/35T_lab3/project/project_1.srcs/sources_1/imports/rtl/core/e203_ifu_litebpu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module e203_ifu_litebpu
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/35T_lab3/project/project_1.srcs/sources_1/imports/rtl/core/e203_ifu_minidec.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module e203_ifu_minidec
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/35T_lab3/project/project_1.srcs/sources_1/imports/rtl/core/e203_irq_sync.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module e203_irq_sync
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/35T_lab3/project/project_1.srcs/sources_1/imports/rtl/core/e203_itcm_ctrl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module e203_itcm_ctrl
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/35T_lab3/project/project_1.srcs/sources_1/imports/rtl/core/e203_itcm_ram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module e203_itcm_ram
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/35T_lab3/project/project_1.srcs/sources_1/imports/rtl/core/e203_lsu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module e203_lsu
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/35T_lab3/project/project_1.srcs/sources_1/imports/rtl/core/e203_lsu_ctrl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module e203_lsu_ctrl
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/35T_lab3/project/project_1.srcs/sources_1/imports/rtl/core/e203_reset_ctrl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module e203_reset_ctrl
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/35T_lab3/project/project_1.srcs/sources_1/imports/rtl/soc/e203_soc_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module e203_soc_top
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/35T_lab3/project/project_1.srcs/sources_1/imports/rtl/core/e203_srams.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module e203_srams
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/35T_lab3/project/project_1.srcs/sources_1/imports/rtl/subsys/e203_subsys_clint.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module e203_subsys_clint
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/35T_lab3/project/project_1.srcs/sources_1/imports/rtl/subsys/e203_subsys_gfcm.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module e203_subsys_gfcm
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/35T_lab3/project/project_1.srcs/sources_1/imports/rtl/subsys/e203_subsys_hclkgen.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module e203_subsys_hclkgen
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/35T_lab3/project/project_1.srcs/sources_1/imports/rtl/subsys/e203_subsys_hclkgen_rstsync.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module e203_subsys_hclkgen_rstsync
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/35T_lab3/project/project_1.srcs/sources_1/imports/rtl/subsys/e203_subsys_main.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module e203_subsys_main
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/35T_lab3/project/project_1.srcs/sources_1/imports/rtl/subsys/e203_subsys_mems.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module e203_subsys_mems
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/35T_lab3/project/project_1.srcs/sources_1/imports/rtl/subsys/e203_subsys_perips.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module e203_subsys_perips
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/35T_lab3/project/project_1.srcs/sources_1/imports/rtl/subsys/e203_subsys_plic.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module e203_subsys_plic
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/35T_lab3/project/project_1.srcs/sources_1/imports/rtl/subsys/e203_subsys_pll.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module e203_subsys_pll
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/35T_lab3/project/project_1.srcs/sources_1/imports/rtl/subsys/e203_subsys_pllclkdiv.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module e203_subsys_pllclkdiv
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/35T_lab3/project/project_1.srcs/sources_1/imports/rtl/subsys/e203_subsys_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module e203_subsys_top
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/35T_lab3/project/project_1.srcs/sources_1/imports/rtl/perips/i2c_master_bit_ctrl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module i2c_master_bit_ctrl
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/35T_lab3/project/project_1.srcs/sources_1/imports/rtl/perips/i2c_master_byte_ctrl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module i2c_master_byte_ctrl
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/35T_lab3/project/project_1.srcs/sources_1/imports/rtl/perips/i2c_master_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module i2c_master_top
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/35T_lab3/project/project_1.srcs/sources_1/new/lab3_ddr_ctrl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module lab3_mem_ctrl
INFO: [VRFC 10-311] analyzing module ddr_request
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/35T_lab3/project/project_1.srcs/sources_1/imports/rtl/general/sirv_1cyc_sram_ctrl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sirv_1cyc_sram_ctrl
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/35T_lab3/project/project_1.srcs/sources_1/imports/rtl/perips/sirv_AsyncResetReg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sirv_AsyncResetReg
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/35T_lab3/project/project_1.srcs/sources_1/imports/rtl/perips/sirv_AsyncResetRegVec.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sirv_AsyncResetRegVec
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/35T_lab3/project/project_1.srcs/sources_1/imports/rtl/perips/sirv_AsyncResetRegVec_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sirv_AsyncResetRegVec_1
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/35T_lab3/project/project_1.srcs/sources_1/imports/rtl/perips/sirv_AsyncResetRegVec_129.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sirv_AsyncResetRegVec_129
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/35T_lab3/project/project_1.srcs/sources_1/imports/rtl/perips/sirv_AsyncResetRegVec_36.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sirv_AsyncResetRegVec_36
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/35T_lab3/project/project_1.srcs/sources_1/imports/rtl/perips/sirv_AsyncResetRegVec_67.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sirv_AsyncResetRegVec_67
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/35T_lab3/project/project_1.srcs/sources_1/imports/rtl/perips/sirv_DeglitchShiftRegister.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sirv_DeglitchShiftRegister
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/35T_lab3/project/project_1.srcs/sources_1/imports/rtl/perips/sirv_LevelGateway.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sirv_LevelGateway
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/35T_lab3/project/project_1.srcs/sources_1/imports/rtl/perips/sirv_ResetCatchAndSync.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sirv_ResetCatchAndSync
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/35T_lab3/project/project_1.srcs/sources_1/imports/rtl/perips/sirv_ResetCatchAndSync_2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sirv_ResetCatchAndSync_2
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/35T_lab3/project/project_1.srcs/sources_1/imports/rtl/perips/sirv_aon.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sirv_aon
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/35T_lab3/project/project_1.srcs/sources_1/imports/rtl/perips/sirv_aon_lclkgen_regs.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sirv_aon_lclkgen_regs
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/35T_lab3/project/project_1.srcs/sources_1/imports/rtl/perips/sirv_aon_porrst.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sirv_aon_porrst
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/35T_lab3/project/project_1.srcs/sources_1/imports/rtl/perips/sirv_aon_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sirv_aon_top
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/35T_lab3/project/project_1.srcs/sources_1/imports/rtl/perips/sirv_aon_wrapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sirv_aon_wrapper
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/35T_lab3/project/project_1.srcs/sources_1/imports/rtl/perips/sirv_clint.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sirv_clint
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/35T_lab3/project/project_1.srcs/sources_1/imports/rtl/perips/sirv_clint_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sirv_clint_top
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/35T_lab3/project/project_1.srcs/sources_1/imports/rtl/debug/sirv_debug_csr.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sirv_debug_csr
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/35T_lab3/project/project_1.srcs/sources_1/imports/rtl/debug/sirv_debug_module.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sirv_debug_module
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/35T_lab3/project/project_1.srcs/sources_1/imports/rtl/debug/sirv_debug_ram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sirv_debug_ram
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/35T_lab3/project/project_1.srcs/sources_1/imports/rtl/debug/sirv_debug_rom.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sirv_debug_rom
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/35T_lab3/project/project_1.srcs/sources_1/imports/rtl/perips/sirv_expl_apb_slv.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sirv_expl_apb_slv
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/35T_lab3/project/project_1.srcs/sources_1/imports/rtl/perips/sirv_expl_axi_slv.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sirv_expl_axi_slv
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/35T_lab3/project/project_1.srcs/sources_1/imports/rtl/perips/sirv_flash_qspi.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sirv_flash_qspi
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/35T_lab3/project/project_1.srcs/sources_1/imports/rtl/perips/sirv_flash_qspi_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sirv_flash_qspi_top
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/35T_lab3/project/project_1.srcs/sources_1/imports/rtl/general/sirv_gnrl_bufs.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sirv_gnrl_pipe_stage
INFO: [VRFC 10-311] analyzing module sirv_gnrl_sync
INFO: [VRFC 10-311] analyzing module sirv_gnrl_cdc_rx
INFO: [VRFC 10-311] analyzing module sirv_gnrl_cdc_tx
INFO: [VRFC 10-311] analyzing module sirv_gnrl_bypbuf
INFO: [VRFC 10-311] analyzing module sirv_gnrl_fifo
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/35T_lab3/project/project_1.srcs/sources_1/imports/rtl/general/sirv_gnrl_dffs.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sirv_gnrl_dfflrs
INFO: [VRFC 10-311] analyzing module sirv_gnrl_dfflr
INFO: [VRFC 10-311] analyzing module sirv_gnrl_dffl
INFO: [VRFC 10-311] analyzing module sirv_gnrl_dffrs
INFO: [VRFC 10-311] analyzing module sirv_gnrl_dffr
INFO: [VRFC 10-311] analyzing module sirv_gnrl_ltch
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/35T_lab3/project/project_1.srcs/sources_1/imports/rtl/general/sirv_gnrl_icbs.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sirv_gnrl_icb_arbt
INFO: [VRFC 10-311] analyzing module sirv_gnrl_icb_buffer
INFO: [VRFC 10-311] analyzing module sirv_gnrl_icb_n2w
INFO: [VRFC 10-311] analyzing module sirv_gnrl_icb_splt
INFO: [VRFC 10-311] analyzing module sirv_gnrl_icb2axi
INFO: [VRFC 10-311] analyzing module sirv_gnrl_icb32towishb8
INFO: [VRFC 10-311] analyzing module sirv_gnrl_icb2apb
INFO: [VRFC 10-311] analyzing module sirv_gnrl_axi_buffer
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/35T_lab3/project/project_1.srcs/sources_1/imports/rtl/general/sirv_gnrl_ram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sirv_gnrl_ram
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/35T_lab3/project/project_1.srcs/sources_1/imports/rtl/perips/sirv_gpio.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sirv_gpio
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/35T_lab3/project/project_1.srcs/sources_1/imports/rtl/perips/sirv_gpio_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sirv_gpio_top
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/35T_lab3/project/project_1.srcs/sources_1/imports/rtl/perips/sirv_hclkgen_regs.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sirv_hclkgen_regs
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/35T_lab3/project/project_1.srcs/sources_1/imports/rtl/fab/sirv_icb1to16_bus.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sirv_icb1to16_bus
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/35T_lab3/project/project_1.srcs/sources_1/imports/rtl/fab/sirv_icb1to2_bus.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sirv_icb1to2_bus
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/35T_lab3/project/project_1.srcs/sources_1/imports/rtl/fab/sirv_icb1to8_bus.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sirv_icb1to8_bus
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/35T_lab3/project/project_1.srcs/sources_1/imports/rtl/debug/sirv_jtag_dtm.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sirv_jtag_dtm
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/35T_lab3/project/project_1.srcs/sources_1/imports/rtl/perips/sirv_jtaggpioport.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sirv_jtaggpioport
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/35T_lab3/project/project_1.srcs/sources_1/imports/rtl/mems/sirv_mrom.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sirv_mrom
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/35T_lab3/project/project_1.srcs/sources_1/imports/rtl/mems/sirv_mrom_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sirv_mrom_top
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/35T_lab3/project/project_1.srcs/sources_1/imports/rtl/perips/sirv_otp_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sirv_otp_top
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/35T_lab3/project/project_1.srcs/sources_1/imports/rtl/perips/sirv_plic_man.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sirv_plic_man
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/35T_lab3/project/project_1.srcs/sources_1/imports/rtl/perips/sirv_plic_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sirv_plic_top
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/35T_lab3/project/project_1.srcs/sources_1/imports/rtl/perips/sirv_pmu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sirv_pmu
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/35T_lab3/project/project_1.srcs/sources_1/imports/rtl/perips/sirv_pmu_core.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sirv_pmu_core
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/35T_lab3/project/project_1.srcs/sources_1/imports/rtl/perips/sirv_pwm16.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sirv_pwm16
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/35T_lab3/project/project_1.srcs/sources_1/imports/rtl/perips/sirv_pwm16_core.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sirv_pwm16_core
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/35T_lab3/project/project_1.srcs/sources_1/imports/rtl/perips/sirv_pwm16_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sirv_pwm16_top
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/35T_lab3/project/project_1.srcs/sources_1/imports/rtl/perips/sirv_pwm8.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sirv_pwm8
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/35T_lab3/project/project_1.srcs/sources_1/imports/rtl/perips/sirv_pwm8_core.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sirv_pwm8_core
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/35T_lab3/project/project_1.srcs/sources_1/imports/rtl/perips/sirv_pwm8_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sirv_pwm8_top
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/35T_lab3/project/project_1.srcs/sources_1/imports/rtl/perips/sirv_pwmgpioport.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sirv_pwmgpioport
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/35T_lab3/project/project_1.srcs/sources_1/imports/rtl/perips/sirv_qspi_1cs.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sirv_qspi_1cs
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/35T_lab3/project/project_1.srcs/sources_1/imports/rtl/perips/sirv_qspi_1cs_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sirv_qspi_1cs_top
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/35T_lab3/project/project_1.srcs/sources_1/imports/rtl/perips/sirv_qspi_4cs.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sirv_qspi_4cs
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/35T_lab3/project/project_1.srcs/sources_1/imports/rtl/perips/sirv_qspi_4cs_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sirv_qspi_4cs_top
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/35T_lab3/project/project_1.srcs/sources_1/imports/rtl/perips/sirv_qspi_arbiter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sirv_qspi_arbiter
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/35T_lab3/project/project_1.srcs/sources_1/imports/rtl/perips/sirv_qspi_fifo.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sirv_qspi_fifo
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/35T_lab3/project/project_1.srcs/sources_1/imports/rtl/perips/sirv_qspi_media.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sirv_qspi_media
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/35T_lab3/project/project_1.srcs/sources_1/imports/rtl/perips/sirv_qspi_media_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sirv_qspi_media_1
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/35T_lab3/project/project_1.srcs/sources_1/imports/rtl/perips/sirv_qspi_media_2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sirv_qspi_media_2
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/35T_lab3/project/project_1.srcs/sources_1/imports/rtl/perips/sirv_qspi_physical.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sirv_qspi_physical
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/35T_lab3/project/project_1.srcs/sources_1/imports/rtl/perips/sirv_qspi_physical_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sirv_qspi_physical_1
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/35T_lab3/project/project_1.srcs/sources_1/imports/rtl/perips/sirv_qspi_physical_2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sirv_qspi_physical_2
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/35T_lab3/project/project_1.srcs/sources_1/imports/rtl/perips/sirv_queue.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sirv_queue
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/35T_lab3/project/project_1.srcs/sources_1/imports/rtl/perips/sirv_queue_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sirv_queue_1
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/35T_lab3/project/project_1.srcs/sources_1/imports/rtl/perips/sirv_repeater_6.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sirv_repeater_6
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/35T_lab3/project/project_1.srcs/sources_1/imports/rtl/perips/sirv_rtc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sirv_rtc
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/35T_lab3/project/project_1.srcs/sources_1/imports/rtl/general/sirv_sim_ram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sirv_sim_ram
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/35T_lab3/project/project_1.srcs/sources_1/imports/rtl/perips/sirv_spi_flashmap.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sirv_qspi_flashmap
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/35T_lab3/project/project_1.srcs/sources_1/imports/rtl/perips/sirv_spigpioport.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sirv_spigpioport
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/35T_lab3/project/project_1.srcs/sources_1/imports/rtl/perips/sirv_spigpioport_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sirv_spigpioport_1
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/35T_lab3/project/project_1.srcs/sources_1/imports/rtl/perips/sirv_spigpioport_2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sirv_spigpioport_2
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/35T_lab3/project/project_1.srcs/sources_1/imports/rtl/general/sirv_sram_icb_ctrl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sirv_sram_icb_ctrl
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/35T_lab3/project/project_1.srcs/sources_1/imports/rtl/perips/sirv_tl_repeater_5.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sirv_tl_repeater_5
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/35T_lab3/project/project_1.srcs/sources_1/imports/rtl/perips/sirv_tlfragmenter_qspi_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sirv_tlfragmenter_qspi_1
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/35T_lab3/project/project_1.srcs/sources_1/imports/rtl/perips/sirv_tlwidthwidget_qspi.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sirv_tlwidthwidget_qspi
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/35T_lab3/project/project_1.srcs/sources_1/imports/rtl/perips/sirv_uart.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sirv_uart
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/35T_lab3/project/project_1.srcs/sources_1/imports/rtl/perips/sirv_uart_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sirv_uart_top
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/35T_lab3/project/project_1.srcs/sources_1/imports/rtl/perips/sirv_uartgpioport.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sirv_uartgpioport
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/35T_lab3/project/project_1.srcs/sources_1/imports/rtl/perips/sirv_uartrx.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sirv_uartrx
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/35T_lab3/project/project_1.srcs/sources_1/imports/rtl/perips/sirv_uarttx.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sirv_uarttx
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/35T_lab3/project/project_1.srcs/sources_1/imports/rtl/perips/sirv_wdog.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sirv_wdog
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/35T_lab3/project/project_1.srcs/sim_1/new/lab3_ddr_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module lab3_ddr_tb
"xvhdl --incr --relax -prj lab3_ddr_tb_vhdl.prj"
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:17 . Memory (MB): peak = 2220.629 ; gain = 0.000
INFO: [USF-XSim-69] 'compile' step finished in '18' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/vivado/35T_lab3/project/project_1.sim/sim_1/behav/xsim'
Vivado Simulator 2018.1
Copyright 1986-1999, 2001-2017 Xilinx, Inc. All Rights Reserved.
Running: F:/software/xilinx/Vivado/2018.1/bin/unwrapped/win64.o/xelab.exe -wto c791423ef94145f2bff069b8ae028558 --incr --debug typical --relax --mt 2 -L blk_mem_gen_v8_3_6 -L axi_bram_ctrl_v4_0_14 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot lab3_ddr_tb_behav xil_defaultlib.lab3_ddr_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 21 differs from formal bit length 20 for port addr [D:/vivado/35T_lab3/project/project_1.srcs/sources_1/new/lab3_ddr_ctrl.v:257]
WARNING: [VRFC 10-278] actual bit length 1 differs from formal bit length 2 for port axi_wlock [D:/vivado/35T_lab3/project/project_1.srcs/sources_1/new/lab3_ddr_ctrl.v:286]
WARNING: [VRFC 10-278] actual bit length 1 differs from formal bit length 2 for port axi_rlock [D:/vivado/35T_lab3/project/project_1.srcs/sources_1/new/lab3_ddr_ctrl.v:309]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package ieee.std_logic_arith
Compiling package xpm.vcomponents
Compiling package axi_bram_ctrl_v4_0_14.axi_bram_ctrl_funcs
Compiling package ieee.vital_timing
Compiling package ieee.vital_primitives
Compiling package unisim.vpkg
Compiling package unisim.vcomponents
Compiling module xil_defaultlib.sirv_AsyncResetReg
Compiling module xil_defaultlib.sirv_AsyncResetRegVec_129
Compiling module xil_defaultlib.sirv_ResetCatchAndSync_2
Compiling module xil_defaultlib.e203_subsys_pll
Compiling module xil_defaultlib.e203_subsys_hclkgen_rstsync
Compiling module xil_defaultlib.sirv_gnrl_dfflr(DW=6)
Compiling module xil_defaultlib.sirv_gnrl_dfflr(DW=1)
Compiling module xil_defaultlib.e203_clkgate
Compiling module xil_defaultlib.e203_subsys_pllclkdiv
Compiling module xil_defaultlib.e203_subsys_gfcm
Compiling module xil_defaultlib.e203_subsys_hclkgen
Compiling module xil_defaultlib.e203_reset_ctrl_default
Compiling module xil_defaultlib.sirv_gnrl_dffr(DW=1)
Compiling module xil_defaultlib.e203_clk_ctrl
Compiling module xil_defaultlib.sirv_gnrl_sync(DW=1)
Compiling module xil_defaultlib.e203_irq_sync_default
Compiling module xil_defaultlib.e203_extend_csr
Compiling module xil_defaultlib.sirv_gnrl_dffrs(DW=1)
Compiling module xil_defaultlib.sirv_gnrl_dfflr(DW=16)
Compiling module xil_defaultlib.sirv_gnrl_dfflr(DW=5)
Compiling module xil_defaultlib.sirv_gnrl_dfflr
Compiling module xil_defaultlib.e203_exu_decode
Compiling module xil_defaultlib.e203_ifu_minidec
Compiling module xil_defaultlib.e203_ifu_litebpu
Compiling module xil_defaultlib.e203_ifu_ifetch
Compiling module xil_defaultlib.sirv_gnrl_dfflrs(DW=1)
Compiling module xil_defaultlib.sirv_gnrl_dffl(DW=33)
Compiling module xil_defaultlib.sirv_gnrl_fifo(CUT_READY=1,DP=1,...
Compiling module xil_defaultlib.sirv_gnrl_bypbuf(DP=1,DW=33)
Compiling module xil_defaultlib.sirv_gnrl_dfflr(DW=2)
Compiling module xil_defaultlib.sirv_gnrl_dffl(DW=2)
Compiling module xil_defaultlib.sirv_gnrl_dffl(DW=16)
Compiling module xil_defaultlib.e203_ifu_ift2icb
Compiling module xil_defaultlib.e203_ifu
Compiling module xil_defaultlib.sirv_gnrl_dffl
Compiling module xil_defaultlib.e203_exu_regfile_default
Compiling module xil_defaultlib.e203_exu_disp
Compiling module xil_defaultlib.sirv_gnrl_dffl(DW=5)
Compiling module xil_defaultlib.sirv_gnrl_dffl(DW=1)
Compiling module xil_defaultlib.e203_exu_oitf_default
Compiling module xil_defaultlib.e203_exu_alu_csrctrl
Compiling module xil_defaultlib.e203_exu_alu_bjp
Compiling module xil_defaultlib.sirv_gnrl_dfflr(DW=4)
Compiling module xil_defaultlib.e203_exu_alu_lsuagu
Compiling module xil_defaultlib.e203_exu_alu_rglr
Compiling module xil_defaultlib.sirv_gnrl_dfflr(DW=3)
Compiling module xil_defaultlib.e203_exu_alu_muldiv
Compiling module xil_defaultlib.e203_exu_alu_dpath
Compiling module xil_defaultlib.e203_exu_alu
Compiling module xil_defaultlib.e203_exu_longpwbck
Compiling module xil_defaultlib.e203_exu_wbck
Compiling module xil_defaultlib.e203_exu_branchslv
Compiling module xil_defaultlib.e203_exu_excp
Compiling module xil_defaultlib.e203_exu_commit
Compiling module xil_defaultlib.e203_exu_csr
Compiling module xil_defaultlib.e203_exu
Compiling module xil_defaultlib.sirv_gnrl_pipe_stage(DW=1)
Compiling module xil_defaultlib.sirv_gnrl_icb_arbt(DW=32,USR_W=3...
Compiling module xil_defaultlib.sirv_gnrl_dffl(DW=44)
Compiling module xil_defaultlib.sirv_gnrl_pipe_stage(DW=44)
Compiling module xil_defaultlib.e203_lsu_ctrl_default
Compiling module xil_defaultlib.e203_lsu
Compiling module xil_defaultlib.sirv_gnrl_pipe_stage(CUT_READY=1...
Compiling module xil_defaultlib.sirv_gnrl_icb_arbt(DW=32,FIFO_CU...
Compiling module xil_defaultlib.sirv_gnrl_dffl(DW=78)
Compiling module xil_defaultlib.sirv_gnrl_fifo(CUT_READY=1,DP=1,...
Compiling module xil_defaultlib.sirv_gnrl_dffl(DW=35)
Compiling module xil_defaultlib.sirv_gnrl_fifo(CUT_READY=1,DP=1,...
Compiling module xil_defaultlib.sirv_gnrl_icb_buffer(CMD_CUT_REA...
Compiling module xil_defaultlib.sirv_gnrl_dffl(DW=6)
Compiling module xil_defaultlib.sirv_gnrl_pipe_stage(CUT_READY=1...
Compiling module xil_defaultlib.sirv_gnrl_icb_splt(DW=32,FIFO_OU...
Compiling module xil_defaultlib.e203_biu_default
Compiling module xil_defaultlib.e203_core
Compiling module xil_defaultlib.sirv_gnrl_icb_n2w(AW=16,FIFO_OUT...
Compiling module xil_defaultlib.sirv_gnrl_icb_arbt(AW=16,ARBT_NU...
Compiling module xil_defaultlib.sirv_gnrl_dffl(DW=91)
Compiling module xil_defaultlib.sirv_gnrl_fifo(CUT_READY=1,DP=1,...
Compiling module xil_defaultlib.sirv_gnrl_bypbuf(DP=1,DW=91)
Compiling module xil_defaultlib.sirv_gnrl_pipe_stage(DW=2)
Compiling module xil_defaultlib.sirv_1cyc_sram_ctrl(DW=64,MW=8,A...
Compiling module xil_defaultlib.sirv_sram_icb_ctrl(DW=64,MW=8,AW...
Compiling module xil_defaultlib.e203_itcm_ctrl
Compiling module xil_defaultlib.axi_wrapper(C_AXI_ADDR_WIDTH=20,...
Compiling module xil_defaultlib.ddr_request
Compiling module xil_defaultlib.lab3_mem_ctrl
Compiling module xil_defaultlib.e203_cpu
Compiling module xil_defaultlib.sirv_sim_ram(DP=8192,FORCE_X2ZER...
Compiling module xil_defaultlib.sirv_gnrl_ram(DP=8192,DW=64,FORC...
Compiling module xil_defaultlib.e203_itcm_ram
Compiling module xil_defaultlib.sirv_sim_ram(DP=262144,FORCE_X2Z...
Compiling module xil_defaultlib.sirv_gnrl_ram(DP=262144,FORCE_X2...
Compiling module xil_defaultlib.e203_dtcm_ram
Compiling module xil_defaultlib.e203_srams
Compiling module xil_defaultlib.e203_cpu_top
Compiling module xil_defaultlib.sirv_gnrl_dffr(DW=53)
Compiling module xil_defaultlib.sirv_gnrl_dffr(DW=6)
Compiling module xil_defaultlib.sirv_gnrl_dffr(DW=3)
Compiling module xil_defaultlib.sirv_LevelGateway
Compiling module xil_defaultlib.sirv_gnrl_pipe_stage(CUT_READY=1...
Compiling module xil_defaultlib.sirv_plic_man(PLIC_IRQ_NUM=53,PL...
Compiling module xil_defaultlib.sirv_plic_top
Compiling module xil_defaultlib.e203_subsys_plic
Compiling module xil_defaultlib.sirv_clint
Compiling module xil_defaultlib.sirv_clint_top
Compiling module xil_defaultlib.e203_subsys_clint
Compiling module xil_defaultlib.sirv_gnrl_fifo(CUT_READY=1,DP=2,...
Compiling module xil_defaultlib.sirv_gnrl_fifo(CUT_READY=1,DP=2,...
Compiling module xil_defaultlib.sirv_gnrl_icb_buffer(CMD_CUT_REA...
Compiling module xil_defaultlib.sirv_gnrl_dffl(DW=17)
Compiling module xil_defaultlib.sirv_gnrl_pipe_stage(CUT_READY=1...
Compiling module xil_defaultlib.sirv_gnrl_icb_splt(DW=32,FIFO_OU...
Compiling module xil_defaultlib.sirv_icb1to16_bus(ICB_FIFO_DP=2,...
Compiling module xil_defaultlib.sirv_otp_top
Compiling module xil_defaultlib.sirv_AsyncResetRegVec_67
Compiling module xil_defaultlib.sirv_gpio
Compiling module xil_defaultlib.sirv_gpio_top
Compiling module xil_defaultlib.sirv_uarttx
Compiling module xil_defaultlib.sirv_queue_1
Compiling module xil_defaultlib.sirv_uartrx
Compiling module xil_defaultlib.sirv_uart
Compiling module xil_defaultlib.sirv_uart_top
Compiling module xil_defaultlib.sirv_tl_repeater_5
Compiling module xil_defaultlib.sirv_tlwidthwidget_qspi
Compiling module xil_defaultlib.sirv_repeater_6
Compiling module xil_defaultlib.sirv_tlfragmenter_qspi_1
Compiling module xil_defaultlib.sirv_qspi_fifo
Compiling module xil_defaultlib.sirv_qspi_physical
Compiling module xil_defaultlib.sirv_qspi_media
Compiling module xil_defaultlib.sirv_qspi_flashmap
Compiling module xil_defaultlib.sirv_qspi_arbiter
Compiling module xil_defaultlib.sirv_flash_qspi
Compiling module xil_defaultlib.sirv_flash_qspi_top
Compiling module xil_defaultlib.sirv_pwm8_core
Compiling module xil_defaultlib.sirv_pwm8
Compiling module xil_defaultlib.sirv_pwm8_top
Compiling module xil_defaultlib.sirv_qspi_physical_1
Compiling module xil_defaultlib.sirv_qspi_media_1
Compiling module xil_defaultlib.sirv_qspi_4cs
Compiling module xil_defaultlib.sirv_qspi_4cs_top
Compiling module xil_defaultlib.sirv_pwm16_core
Compiling module xil_defaultlib.sirv_pwm16
Compiling module xil_defaultlib.sirv_pwm16_top
Compiling module xil_defaultlib.sirv_qspi_physical_2
Compiling module xil_defaultlib.sirv_qspi_media_2
Compiling module xil_defaultlib.sirv_qspi_1cs
Compiling module xil_defaultlib.sirv_qspi_1cs_top
Compiling module xil_defaultlib.sirv_uartgpioport
Compiling module xil_defaultlib.sirv_pwmgpioport
Compiling module xil_defaultlib.sirv_spigpioport
Compiling module xil_defaultlib.sirv_spigpioport_1
Compiling module xil_defaultlib.sirv_spigpioport_2
Compiling module xil_defaultlib.sirv_gnrl_dfflr(DW=65)
Compiling module xil_defaultlib.sirv_gnrl_cdc_tx(DW=65)
Compiling module xil_defaultlib.sirv_gnrl_dfflr(DW=33)
Compiling module xil_defaultlib.sirv_gnrl_cdc_rx(DW=33)
Compiling module xil_defaultlib.sirv_gnrl_fifo(CUT_READY=1,MSKO=...
Compiling module xil_defaultlib.sirv_gnrl_dffl(DW=50)
Compiling module xil_defaultlib.sirv_gnrl_fifo(CUT_READY=1,DP=2,...
Compiling module xil_defaultlib.sirv_gnrl_dffl(DW=37)
Compiling module xil_defaultlib.sirv_gnrl_fifo(CUT_READY=1,DP=2,...
Compiling module xil_defaultlib.sirv_gnrl_fifo(CUT_READY=1,DP=2,...
Compiling module xil_defaultlib.sirv_gnrl_axi_buffer(CHNL_FIFO_C...
Compiling module xil_defaultlib.sirv_gnrl_icb2axi(AXI_FIFO_DP=2,...
Compiling module xil_defaultlib.sirv_expl_axi_slv
Compiling module xil_defaultlib.sirv_gnrl_fifo(CUT_READY=1,DP=1)
Compiling module xil_defaultlib.sirv_gnrl_icb2apb(DW=32)
Compiling module xil_defaultlib.sirv_expl_apb_slv
Compiling module xil_defaultlib.sirv_gnrl_icb32towishb8
Compiling module xil_defaultlib.i2c_master_bit_ctrl
Compiling module xil_defaultlib.i2c_master_byte_ctrl
Compiling module xil_defaultlib.i2c_master_top
Compiling module xil_defaultlib.sirv_hclkgen_regs
Compiling module xil_defaultlib.e203_subsys_perips
Compiling module xil_defaultlib.sirv_gnrl_dffl(DW=9)
Compiling module xil_defaultlib.sirv_gnrl_pipe_stage(CUT_READY=1...
Compiling module xil_defaultlib.sirv_gnrl_icb_splt(DW=32,FIFO_OU...
Compiling module xil_defaultlib.sirv_icb1to8_bus(ICB_FIFO_DP=2,O...
Compiling module xil_defaultlib.sirv_mrom
Compiling module xil_defaultlib.sirv_mrom_top
Compiling module xil_defaultlib.sirv_gnrl_fifo(CUT_READY=1,MSKO=...
Compiling module xil_defaultlib.sirv_gnrl_icb2axi(AXI_FIFO_DP=2,...
Compiling module xil_defaultlib.e203_subsys_mems
Compiling module xil_defaultlib.e203_subsys_main
Compiling module xil_defaultlib.sirv_AsyncResetRegVec_36
Compiling module xil_defaultlib.sirv_ResetCatchAndSync
Compiling module xil_defaultlib.sirv_jtaggpioport
Compiling module xil_defaultlib.sirv_debug_csr
Compiling module xil_defaultlib.sirv_gnrl_dfflr(DW=41)
Compiling module xil_defaultlib.sirv_gnrl_cdc_tx(DW=41)
Compiling module xil_defaultlib.sirv_gnrl_dfflr(DW=36)
Compiling module xil_defaultlib.sirv_gnrl_cdc_rx(DW=36)
Compiling module xil_defaultlib.sirv_jtag_dtm_default
Compiling module xil_defaultlib.sirv_gnrl_cdc_tx(DW=36)
Compiling module xil_defaultlib.sirv_gnrl_cdc_rx(DW=41)
Compiling module xil_defaultlib.sirv_debug_rom
Compiling module xil_defaultlib.sirv_debug_ram_default
Compiling module xil_defaultlib.sirv_debug_module_default
Compiling module xil_defaultlib.sirv_gnrl_cdc_tx
Compiling module xil_defaultlib.sirv_gnrl_cdc_rx(DW=65)
Compiling module xil_defaultlib.sirv_gnrl_fifo(CUT_READY=1,DP=0,...
Compiling module xil_defaultlib.sirv_gnrl_fifo(CUT_READY=1,DP=0,...
Compiling module xil_defaultlib.sirv_gnrl_icb_buffer(AW=15,CMD_C...
Compiling module xil_defaultlib.sirv_gnrl_pipe_stage(CUT_READY=1...
Compiling module xil_defaultlib.sirv_gnrl_icb_splt(AW=15,DW=32,F...
Compiling module xil_defaultlib.sirv_icb1to2_bus(AW=15,O0_BASE_A...
Compiling module xil_defaultlib.sirv_aon_lclkgen_regs
Compiling module xil_defaultlib.sirv_AsyncResetRegVec
Compiling module xil_defaultlib.sirv_rtc
Compiling module xil_defaultlib.sirv_pmu_core
Compiling module xil_defaultlib.sirv_AsyncResetRegVec_1
Compiling module xil_defaultlib.sirv_pmu
Compiling module xil_defaultlib.sirv_wdog
Compiling module xil_defaultlib.sirv_queue
Compiling module xil_defaultlib.sirv_aon
Compiling module xil_defaultlib.sirv_DeglitchShiftRegister
Compiling module xil_defaultlib.sirv_aon_porrst
Compiling module xil_defaultlib.sirv_aon_wrapper
Compiling module xil_defaultlib.sirv_aon_top
Compiling module xil_defaultlib.e203_subsys_top
Compiling module xil_defaultlib.e203_soc_top
Compiling architecture implementation of entity axi_bram_ctrl_v4_0_14.wrap_brst [\wrap_brst(c_axi_addr_width=20,c...]
Compiling architecture muxcy_v of entity unisim.MUXCY [muxcy_default]
Compiling architecture muxcy_l_v of entity unisim.MUXCY_L [muxcy_l_default]
Compiling architecture xorcy_v of entity unisim.XORCY [xorcy_default]
Compiling architecture srl16e_v of entity unisim.SRL16E [\SRL16E(0,15)\]
Compiling architecture fdre_v of entity unisim.FDRE [fdre_default]
Compiling architecture fdr_v of entity unisim.FDR [fdr_default]
Compiling architecture imp of entity axi_bram_ctrl_v4_0_14.SRL_FIFO [\SRL_FIFO(c_data_bits=4,c_depth=...]
Compiling architecture implementation of entity axi_bram_ctrl_v4_0_14.wr_chnl [\wr_chnl(c_axi_addr_width=20,c_s...]
Compiling architecture implementation of entity axi_bram_ctrl_v4_0_14.rd_chnl [\rd_chnl(c_axi_addr_width=20,c_s...]
Compiling architecture implementation of entity axi_bram_ctrl_v4_0_14.full_axi [\full_axi(c_s_axi_addr_width=20,...]
Compiling architecture implementation of entity axi_bram_ctrl_v4_0_14.axi_bram_ctrl_top [\axi_bram_ctrl_top(c_bram_addr_w...]
Compiling module xpm.xpm_memory_base(MEMORY_SIZE=8388...
Compiling module xpm.xpm_memory_tdpram(MEMORY_SIZE=83...
Compiling architecture implementation of entity axi_bram_ctrl_v4_0_14.axi_bram_ctrl [\axi_bram_ctrl(c_bram_inst_mode=...]
Compiling architecture axi_bram_ctrl_0_arch of entity xil_defaultlib.axi_bram_ctrl_0 [axi_bram_ctrl_0_default]
Compiling module xil_defaultlib.lab3_ddr_tb
WARNING: [XSIM 43-3373] "D:/vivado/35T_lab3/project/project_1.srcs/sim_1/new/lab3_ddr_tb.v" Line 249. System function $value$plusargs is used as system task. This system function should have a LHS e.g. x=$value$plusargs().
Compiling module xil_defaultlib.glbl
Built simulation snapshot lab3_ddr_tb_behav
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:25 . Memory (MB): peak = 2220.629 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '25' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/vivado/35T_lab3/project/project_1.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "lab3_ddr_tb_behav -key {Behavioral:sim_1:Functional:lab3_ddr_tb} -tclbatch {lab3_ddr_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.1
Time resolution is 1 ps
source lab3_ddr_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
WARNING: [Wavedata 42-489] Can't add object "/lab3_ddr_tb/itcm_mem" to the wave window because it has 524288 bits, which exceeds the display limit of 65536 bits.  To change the display limit, use the command "set_property display_limit <new limit> [current_wave_config]".
# run 20us
!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!
TESTCASE=                                                                                                                                                                                                                                                                                      D:/rv32ui-p-lw.verilog
ITCM 0x00: 340510730001aa0d
ITCM 0x01: ff85051300002517
ITCM 0x02: 01f5222301e52023
ITCM 0x03: 040f416334202f73
ITCM 0x04: 4fa507ff02634fa1
ITCM 0x05: 0c634fad05ff0f63
ITCM 0x06: 0bff05634f8505ff
ITCM 0x07: 4f9d0dff00634f95
ITCM 0x16: 2f03f52505130000
ITCM 0x20: 2f8300052f03f065
Info: [XPM_MEMORY 20-2] MEMORY_INIT_FILE (none), MEMORY_INIT_PARAM together specify no memory initialization. Initial memory contents will be all 0's. lab3_ddr_tb.axi_bram.U0.gint_inst.xpm_tdpram_mem_gen.xpm_memory_inst.xpm_memory_base_inst.config_drc  0
Time: 1 ps  Iteration: 0  Process: /lab3_ddr_tb/axi_bram/U0/gint_inst/xpm_tdpram_mem_gen/xpm_memory_inst/xpm_memory_base_inst/Initial270_1225  File: /wrk/2018.1/nightly/2018_04_04_2188600/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv
INFO: [USF-XSim-96] XSim completed. Design snapshot 'lab3_ddr_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 20us
launch_simulation: Time (s): cpu = 00:00:09 ; elapsed = 00:00:50 . Memory (MB): peak = 2220.629 ; gain = 0.000
run all
~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
~~~~~~~~~~~~~ Test Result Summary ~~~~~~~~~~~~~~~~~~~~~~
~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
~TESTCASE:                                                                                                                                                                                                                                                                                       D:/rv32ui-p-lw.verilog ~~~~~~~~~~~~~
~~~~~~~~~~~~~~Total cycle_count value:      22997 ~~~~~~~~~~~~~
~~~~~~~~~~The valid Instruction Count:      13917 ~~~~~~~~~~~~~
~~~~~The test ending reached at cycle:      22945 ~~~~~~~~~~~~~
~~~~~~~~~~~~~~~The final x3 Reg value:          1 ~~~~~~~~~~~~~
~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
~~~~~~~~~~~~~~~~ TEST_PASS ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
~~~~~~~~~ #####     ##     ####    #### ~~~~~~~~~~~~~~~~
~~~~~~~~~ #    #   #  #   #       #     ~~~~~~~~~~~~~~~~
~~~~~~~~~ #    #  #    #   ####    #### ~~~~~~~~~~~~~~~~
~~~~~~~~~ #####   ######       #       #~~~~~~~~~~~~~~~~
~~~~~~~~~ #       #    #  #    #  #    #~~~~~~~~~~~~~~~~
~~~~~~~~~ #       #    #   ####    #### ~~~~~~~~~~~~~~~~
~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
$finish called at time : 92118 ns : File "D:/vivado/35T_lab3/project/project_1.srcs/sim_1/new/lab3_ddr_tb.v" Line 225
run: Time (s): cpu = 00:00:04 ; elapsed = 00:00:10 . Memory (MB): peak = 2220.629 ; gain = 0.000
current_wave_config {Untitled 3}
Untitled 3
add_wave {{/lab3_ddr_tb/u_e203_soc_top/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_lab3_mem_ctrl/lsu2dtcm_icb_cmd_addr}} 
