<profile>

<section name = "Vitis HLS Report for 'mq_pointer_table_500_s'" level="0">
<item name = "Date">Tue Aug 15 18:30:20 2023
</item>
<item name = "Version">2022.2 (Build 3670227 on Oct 13 2022)</item>
<item name = "Project">rocev2_prj</item>
<item name = "Solution">solution1 (Vivado IP Flow Target)</item>
<item name = "Product family">virtex7</item>
<item name = "Target device">xc7vx690t-ffg1761-2</item>
</section>

<section name = "Performance Estimates" level="0">
<item name = "Timing">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="4">Clock, Target, Estimated, Uncertainty</keys>
<column name="ap_clk">6.40 ns, 4.602 ns, 1.73 ns</column>
</table>
</item>
</section>
</item>
<item name = "Latency">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="8">, min, max, min, max, min, max, Type</keys>
<column name="">3, 3, 19.200 ns, 19.200 ns, 1, 1, yes</column>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="0">
<keys size="9">Instance, Module, min, max, min, max, min, max, Type</keys>
</table>
</item>
<item name = "Loop"><table name="" hasTotal="0">
<keys size="8">Loop Name, min, max, Latency, achieved, target, Count, Pipelined</keys>
</table>
</item>
</section>
</item>
</section>
</item>
</section>

<section name = "Utilization Estimates" level="0">
<item name = "Summary"><table name="" hasTotal="1">
<keys size="6">Name, BRAM_18K, DSP, FF, LUT, URAM</keys>
<column name="DSP">-, -, -, -, -</column>
<column name="Expression">-, -, 0, 53, -</column>
<column name="FIFO">-, -, -, -, -</column>
<column name="Instance">-, -, -, -, -</column>
<column name="Memory">3, -, 0, 0, -</column>
<column name="Multiplexer">-, -, -, 113, -</column>
<column name="Register">-, -, 193, 32, -</column>
<specialColumn name="Available">2940, 3600, 866400, 433200, 0</specialColumn>
<specialColumn name="Utilization (%)">~0, 0, ~0, ~0, 0</specialColumn>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="1">
<keys size="7">Instance, Module, BRAM_18K, DSP, FF, LUT, URAM</keys>
</table>
</item>
<item name = "DSP"><table name="" hasTotal="0">
<keys size="3">Instance, Module, Expression</keys>
</table>
</item>
<item name = "Memory"><table name="" hasTotal="1">
<keys size="10">Memory, Module, BRAM_18K, FF, LUT, URAM, Words, Bits, Banks, W*Bits*Banks</keys>
<column name="ptr_table_head_V_U">mq_pointer_table_500_s_ptr_table_head_V_RAM_T2P_BRAM_1R1W, 1, 0, 0, 0, 500, 16, 1, 8000</column>
<column name="ptr_table_tail_V_U">mq_pointer_table_500_s_ptr_table_head_V_RAM_T2P_BRAM_1R1W, 1, 0, 0, 0, 500, 16, 1, 8000</column>
<column name="ptr_table_valid_U">mq_pointer_table_500_s_ptr_table_valid_RAM_T2P_BRAM_1R1W, 1, 0, 0, 0, 500, 1, 1, 500</column>
</table>
</item>
<item name = "FIFO"><table name="" hasTotal="1">
<keys size="8">Name, BRAM_18K, FF, LUT, URAM, Depth, Bits, Size:D*B</keys>
</table>
</item>
<item name = "Expression"><table name="" hasTotal="1">
<keys size="7">Variable Name, Operation, DSP, FF, LUT, Bitwidth P0, Bitwidth P1</keys>
<column name="ap_block_state2_pp0_stage0_iter1">and, 0, 0, 2, 1, 1</column>
<column name="ap_condition_412">and, 0, 0, 2, 1, 1</column>
<column name="ap_condition_413">and, 0, 0, 2, 1, 1</column>
<column name="ap_condition_418">and, 0, 0, 2, 1, 1</column>
<column name="ap_condition_421">and, 0, 0, 2, 1, 1</column>
<column name="ap_condition_427">and, 0, 0, 2, 1, 1</column>
<column name="ap_condition_430">and, 0, 0, 2, 1, 1</column>
<column name="ap_condition_434">and, 0, 0, 2, 1, 1</column>
<column name="ap_predicate_op101_write_state4">and, 0, 0, 2, 1, 1</column>
<column name="ap_predicate_op108_write_state4">and, 0, 0, 2, 1, 1</column>
<column name="ap_predicate_op38_read_state2">and, 0, 0, 2, 1, 1</column>
<column name="ap_predicate_op94_write_state4">and, 0, 0, 2, 1, 1</column>
<column name="tmp_i_254_nbreadreq_fu_90_p3">and, 0, 0, 2, 1, 0</column>
<column name="tmp_i_nbreadreq_fu_76_p3">and, 0, 0, 2, 1, 0</column>
<column name="icmp_ln1019_fu_354_p2">icmp, 0, 0, 13, 16, 16</column>
<column name="ap_block_pp0_stage0_01001">or, 0, 0, 2, 1, 1</column>
<column name="ap_block_state1_pp0_stage0_iter0">or, 0, 0, 2, 1, 1</column>
<column name="ap_block_state4_pp0_stage0_iter3">or, 0, 0, 2, 1, 1</column>
<column name="or_ln146_fu_284_p2">or, 0, 0, 2, 1, 1</column>
<column name="ap_enable_pp0">xor, 0, 0, 2, 1, 2</column>
<column name="xor_ln146_fu_274_p2">xor, 0, 0, 2, 1, 2</column>
</table>
</item>
<item name = "Multiplexer"><table name="" hasTotal="1">
<keys size="5">Name, LUT, Input Size, Bits, Total Bits</keys>
<column name="ap_done">9, 2, 1, 2</column>
<column name="mq_lockedKey_V">9, 2, 16, 32</column>
<column name="mq_pointerReqFifo_blk_n">9, 2, 1, 2</column>
<column name="mq_pointerRspFifo_blk_n">9, 2, 1, 2</column>
<column name="mq_pointerRspFifo_din">17, 4, 48, 192</column>
<column name="mq_pointerUpdFifo_blk_n">9, 2, 1, 2</column>
<column name="ptr_table_head_V_address1">17, 4, 9, 36</column>
<column name="ptr_table_tail_V_address1">17, 4, 9, 36</column>
<column name="ptr_table_valid_address1">17, 4, 9, 36</column>
</table>
</item>
<item name = "Register"><table name="" hasTotal="1">
<keys size="5">Name, FF, LUT, Bits, Const Bits</keys>
<column name="ap_CS_fsm">1, 0, 1, 0</column>
<column name="ap_done_reg">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter1">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter2">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter3">1, 0, 1, 0</column>
<column name="mq_isLocked">1, 0, 1, 0</column>
<column name="mq_isLocked_load_reg_453">1, 0, 1, 0</column>
<column name="mq_isLocked_load_reg_453_pp0_iter2_reg">1, 0, 1, 0</column>
<column name="mq_lockedKey_V">16, 0, 16, 0</column>
<column name="mq_request_key_V">16, 0, 16, 0</column>
<column name="mq_request_key_V_load_reg_465">16, 0, 16, 0</column>
<column name="mq_wait">1, 0, 1, 0</column>
<column name="mq_wait_load_reg_457">1, 0, 1, 0</column>
<column name="mq_wait_load_reg_457_pp0_iter2_reg">1, 0, 1, 0</column>
<column name="or_ln146_reg_461">1, 0, 1, 0</column>
<column name="or_ln146_reg_461_pp0_iter2_reg">1, 0, 1, 0</column>
<column name="tmp_i_reg_428">1, 0, 1, 0</column>
<column name="tmp_reg_476">1, 0, 1, 0</column>
<column name="tmp_reg_476_pp0_iter2_reg">1, 0, 1, 0</column>
<column name="trunc_ln148_reg_470">16, 0, 16, 0</column>
<column name="udpate_entry_head_V_reg_438">16, 0, 16, 0</column>
<column name="udpate_entry_tail_V_reg_443">16, 0, 16, 0</column>
<column name="udpate_entry_valid_reg_448">1, 0, 1, 0</column>
<column name="udpate_key_V_reg_432">16, 0, 16, 0</column>
<column name="tmp_i_reg_428">64, 32, 1, 0</column>
</table>
</item>
</section>
</item>
</section>

<section name = "Interface" level="0">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="6">RTL Ports, Dir, Bits, Protocol, Source Object, C Type</keys>
<column name="ap_clk">in, 1, ap_ctrl_hs, mq_pointer_table&lt;500&gt;, return value</column>
<column name="ap_rst">in, 1, ap_ctrl_hs, mq_pointer_table&lt;500&gt;, return value</column>
<column name="ap_start">in, 1, ap_ctrl_hs, mq_pointer_table&lt;500&gt;, return value</column>
<column name="ap_done">out, 1, ap_ctrl_hs, mq_pointer_table&lt;500&gt;, return value</column>
<column name="ap_continue">in, 1, ap_ctrl_hs, mq_pointer_table&lt;500&gt;, return value</column>
<column name="ap_idle">out, 1, ap_ctrl_hs, mq_pointer_table&lt;500&gt;, return value</column>
<column name="ap_ready">out, 1, ap_ctrl_hs, mq_pointer_table&lt;500&gt;, return value</column>
<column name="mq_pointerUpdFifo_dout">in, 64, ap_fifo, mq_pointerUpdFifo, pointer</column>
<column name="mq_pointerUpdFifo_num_data_valid">in, 2, ap_fifo, mq_pointerUpdFifo, pointer</column>
<column name="mq_pointerUpdFifo_fifo_cap">in, 2, ap_fifo, mq_pointerUpdFifo, pointer</column>
<column name="mq_pointerUpdFifo_empty_n">in, 1, ap_fifo, mq_pointerUpdFifo, pointer</column>
<column name="mq_pointerUpdFifo_read">out, 1, ap_fifo, mq_pointerUpdFifo, pointer</column>
<column name="mq_pointerReqFifo_dout">in, 32, ap_fifo, mq_pointerReqFifo, pointer</column>
<column name="mq_pointerReqFifo_num_data_valid">in, 2, ap_fifo, mq_pointerReqFifo, pointer</column>
<column name="mq_pointerReqFifo_fifo_cap">in, 2, ap_fifo, mq_pointerReqFifo, pointer</column>
<column name="mq_pointerReqFifo_empty_n">in, 1, ap_fifo, mq_pointerReqFifo, pointer</column>
<column name="mq_pointerReqFifo_read">out, 1, ap_fifo, mq_pointerReqFifo, pointer</column>
<column name="mq_pointerRspFifo_din">out, 48, ap_fifo, mq_pointerRspFifo, pointer</column>
<column name="mq_pointerRspFifo_num_data_valid">in, 2, ap_fifo, mq_pointerRspFifo, pointer</column>
<column name="mq_pointerRspFifo_fifo_cap">in, 2, ap_fifo, mq_pointerRspFifo, pointer</column>
<column name="mq_pointerRspFifo_full_n">in, 1, ap_fifo, mq_pointerRspFifo, pointer</column>
<column name="mq_pointerRspFifo_write">out, 1, ap_fifo, mq_pointerRspFifo, pointer</column>
</table>
</item>
</section>
</profile>
