--------------------------------------------------------------------------------
Release 14.7 Trace  (lin64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

/opt/Xilinx/14.7/ISE_DS/ISE/bin/lin64/unwrapped/trce -intstyle ise -v 3 -s 2 -n
3 -fastpaths -xml MOTOR_top.twx MOTOR_top.ncd -o MOTOR_top.twr MOTOR_top.pcf
-ucf MOTOR.ucf

Design file:              MOTOR_top.ncd
Physical constraint file: MOTOR_top.pcf
Device,package,speed:     xc6slx9,csg225,C,-2 (PRODUCTION 1.23 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:2698 - No timing constraints found, doing default enumeration.
INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.



Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Setup/Hold to clock CLK
------------+------------+------------+------------+------------+------------------+--------+
            |Max Setup to|  Process   |Max Hold to |  Process   |                  | Clock  |
Source      | clk (edge) |   Corner   | clk (edge) |   Corner   |Internal Clock(s) | Phase  |
------------+------------+------------+------------+------------+------------------+--------+
ENABLE      |    4.606(R)|      SLOW  |   -2.260(R)|      FAST  |CLK_BUFGP         |   0.000|
SEL<0>      |    5.283(R)|      SLOW  |   -0.601(R)|      FAST  |CLK_BUFGP         |   0.000|
SEL<1>      |    5.121(R)|      SLOW  |   -0.260(R)|      SLOW  |CLK_BUFGP         |   0.000|
SENSD       |    1.264(R)|      SLOW  |    0.000(R)|      SLOW  |CLK_BUFGP         |   0.000|
SENSI       |    1.221(R)|      SLOW  |    0.039(R)|      SLOW  |CLK_BUFGP         |   0.000|
------------+------------+------------+------------+------------+------------------+--------+

Clock to Setup on destination clock CLK
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
CLK            |    4.562|         |         |         |
---------------+---------+---------+---------+---------+

Pad to Pad
---------------+---------------+---------+
Source Pad     |Destination Pad|  Delay  |
---------------+---------------+---------+
ENABLE         |LEDSW<7>       |    6.938|
SEL<0>         |LEDSW<0>       |    8.773|
SEL<1>         |LEDSW<1>       |    6.934|
---------------+---------------+---------+


Analysis completed Tue Dec 15 23:02:46 2020 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 384 MB



