// Seed: 3114738506
module module_0 (
    input supply1 id_0,
    input supply0 id_1,
    input supply0 id_2,
    input supply1 id_3,
    output wire id_4
);
endmodule
module module_1 (
    input  tri0  id_0,
    output uwire id_1,
    input  tri0  id_2
);
  assign id_1 = id_0;
  module_0(
      id_2, id_2, id_0, id_0, id_1
  );
endmodule
module module_2 (
    id_1,
    id_2,
    id_3,
    id_4
);
  output wire id_4;
  inout wire id_3;
  output wire id_2;
  output wire id_1;
endmodule
module module_3 (
    id_1,
    id_2
);
  inout wire id_2;
  input wire id_1;
  wire id_3;
  module_2(
      id_3, id_2, id_2, id_2
  );
endmodule
