SetActiveLib -work
comp -include "$dsn\src\arithmetic_module.vhd" 
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: E:/education/Computer-Aided design/my_designs/CADHW02/sixteen_bit_arithmetic/src/arithmetic_module.vhd
# Compile Entity "arithmetic_module"
# Compile Architecture "Behavioral" of Entity "arithmetic_module"
# Compile success 0 Errors 0 Warnings  Analysis time :  0.3 [s]
comp -include "$dsn\src\TestBench\arithmetic_module_TB.vhd" 
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: E:/education/Computer-Aided design/my_designs/CADHW02/sixteen_bit_arithmetic/src/TestBench/arithmetic_module_TB.vhd
# Compile Entity "arithmetic_module_tb"
# Compile Architecture "TB_ARCHITECTURE" of Entity "arithmetic_module_tb"
# Compile Configuration "TESTBENCH_FOR_arithmetic_module"
# Compile success 0 Errors 0 Warnings  Analysis time :  62.0 [ms]
asim +access +r TESTBENCH_FOR_arithmetic_module 
# ELBREAD: Elaboration process.
# ELBREAD: Elaboration time 0.0 [s].
# VSIM: Stack memory: 32MB
# VSIM: Retval memory: 32MB
# KERNEL: Main thread initiated.
# KERNEL: Kernel process initialization phase.
# ELAB2: Elaboration final pass...
# ELAB2: Create instances ...
# KERNEL: Time resolution set to 1ps.
# ELAB2: Create instances complete.
# SLP: Started
# SLP: Elaboration phase ...
# SLP: Elaboration phase ... skipped, nothing to simulate in SLP mode : 0.0 [s]
# SLP: Finished : 0.0 [s]
# ELAB2: Elaboration final pass complete - time: 0.0 [s].
# KERNEL: Kernel process initialization done.
# Allocation: Simulator allocated 5570 kB (elbread=427 elab2=5004 kernel=139 sdf=0)
# KERNEL: ASDB file was created in location E:\education\Computer-Aided design\my_designs\CADHW02\sixteen_bit_arithmetic\src\wave.asdb
#  04:45 ».Ÿ, ‘‰»Â, 26 ¬»«‰ 1403
#  Simulation has been initialized
wave 
wave -noreg A
wave -noreg B
wave -noreg fn
wave -noreg Cin
wave -noreg R
wave -noreg Cout
wave -noreg F_O
# # The following lines can be used for timing simulation
# # acom <backannotated_vhdl_file_name>
# # comp -include "$dsn\src\TestBench\arithmetic_module_TB_tim_cfg.vhd" 
# # asim +access +r TIMING_FOR_arithmetic_module 
# VSIM: 7 object(s) traced.
# Waveform file 'untitled.awc' connected to 'E:/education/Computer-Aided design/my_designs/CADHW02/sixteen_bit_arithmetic/src/wave.asdb'.
run
# KERNEL: Simulation has finished. There are no more test vectors to simulate.
acom -O3 -e 100 -work sixteen_bit_arithmetic -2002  $dsn/src/TestBench/arithmetic_module_TB.vhd
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: E:/education/Computer-Aided design/my_designs/CADHW02/sixteen_bit_arithmetic/src/TestBench/arithmetic_module_TB.vhd
# Compile Entity "arithmetic_module_tb"
# Compile Architecture "TB_ARCHITECTURE" of Entity "arithmetic_module_tb"
# Compile Configuration "TESTBENCH_FOR_arithmetic_module"
# Compile success 0 Errors 0 Warnings  Analysis time :  47.0 [ms]
SetActiveLib -work
comp -include "$dsn\src\arithmetic_module.vhd" 
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: E:/education/Computer-Aided design/my_designs/CADHW02/sixteen_bit_arithmetic/src/arithmetic_module.vhd
# Compile Entity "arithmetic_module"
# Compile Architecture "Behavioral" of Entity "arithmetic_module"
# Compile success 0 Errors 0 Warnings  Analysis time :  62.0 [ms]
comp -include "$dsn\src\TestBench\arithmetic_module_TB.vhd" 
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: E:/education/Computer-Aided design/my_designs/CADHW02/sixteen_bit_arithmetic/src/TestBench/arithmetic_module_TB.vhd
# Compile Entity "arithmetic_module_tb"
# Compile Architecture "TB_ARCHITECTURE" of Entity "arithmetic_module_tb"
# Compile Configuration "TESTBENCH_FOR_arithmetic_module"
# Compile success 0 Errors 0 Warnings  Analysis time :  15.0 [ms]
asim +access +r TESTBENCH_FOR_arithmetic_module 
# VSIM: Simulation has finished.
# ELBREAD: Elaboration process.
# ELBREAD: Elaboration time 0.0 [s].
# VSIM: Stack memory: 32MB
# VSIM: Retval memory: 32MB
# KERNEL: Main thread initiated.
# KERNEL: Kernel process initialization phase.
# ELAB2: Elaboration final pass...
# ELAB2: Create instances ...
# KERNEL: Time resolution set to 1ps.
# ELAB2: Create instances complete.
# SLP: Started
# SLP: Elaboration phase ...
# SLP: Elaboration phase ... skipped, nothing to simulate in SLP mode : 0.0 [s]
# SLP: Finished : 0.0 [s]
# ELAB2: Elaboration final pass complete - time: 0.0 [s].
# KERNEL: Kernel process initialization done.
# Allocation: Simulator allocated 5570 kB (elbread=427 elab2=5004 kernel=139 sdf=0)
# KERNEL: ASDB file was created in location E:\education\Computer-Aided design\my_designs\CADHW02\sixteen_bit_arithmetic\src\wave.asdb
#  04:52 ».Ÿ, ‘‰»Â, 26 ¬»«‰ 1403
#  Simulation has been initialized
wave 
wave -noreg A
wave -noreg B
wave -noreg fn
wave -noreg Cin
wave -noreg R
wave -noreg Cout
wave -noreg F_O
# # The following lines can be used for timing simulation
# # acom <backannotated_vhdl_file_name>
# # comp -include "$dsn\src\TestBench\arithmetic_module_TB_tim_cfg.vhd" 
# # asim +access +r TIMING_FOR_arithmetic_module 
# VSIM: 7 object(s) traced.
# Waveform file 'untitled.awc' connected to 'E:/education/Computer-Aided design/my_designs/CADHW02/sixteen_bit_arithmetic/src/wave.asdb'.
run
# KERNEL: Simulation has finished. There are no more test vectors to simulate.
