cpu - Quartus II Compilation Report File
-------------------------------------------------------------------------------

+---------------------------------------------------------------------------------------+
| Report Information                                                                    |
+--------------------+------------------------------------------------------------------+
| Project            | C:\OpenCoreCpu\applications\Cpu4Bit\Altera/                      |
| Compiler Settings  | cpu                                                              |
| Quartus II Version | 2.2 Build 191 03/31/2003 SP 2 SJ Web Edition                     |
+--------------------+------------------------------------------------------------------+

Table of Contents
    Compilation Report
        Legal Notice
        Project Settings
            General Settings
        Results for "4Cpu" Compiler Settings
            Summary
            Compiler Settings
            Messages
            Hierarchy
            State Machines
                cpu_du:I3|code_c
            Logic Options
            Synthesis Section
                Resource Utilization by Entity
            Device Options
            Floorplan View
            Resource Section
                Input Pins
                Output Pins
                All Package Pins
                Control Signals
                Global & Other Fast Signals
                Carry Chains
                Cascade Chains
                Non-Global High Fan-Out Signals
                LAB
                Local Routing Interconnect
                LAB External Interconnect
                Row Interconnect
                LAB Column Interconnect
                EAB Column Interconnect
                Resource Usage Summary
                Resource Utilization by Entity
                Delay Chain Summary
            Equations
            Pin-Out File
            Timing Analyses
                Timing Settings
                fmax (not incl. delays to/from pins)
                Register-to-Register fmax
                tpd (Pin to Pin Delays)
                tsu (Input Setup Times)
                th (Input Hold Times)
                tco (Clock to Output Delays)
            Processing Time

+-----------------------------------------------------------------------------+
| Legal Notice                                                                |
+-----------------------------------------------------------------------------+
Copyright (C) 1991-2003 Altera Corporation
Any  megafunction  design,  and related netlist (encrypted  or  decrypted),
support information,  device programming or simulation file,  and any other
associated  documentation or information  provided by  Altera  or a partner
under  Altera's   Megafunction   Partnership   Program  may  be  used  only
to program  PLD  devices (but not masked  PLD  devices) from  Altera.   Any
other  use  of such  megafunction  design,  netlist,  support  information,
device programming or simulation file,  or any other  related documentation
or information  is prohibited  for  any  other purpose,  including, but not
limited to  modification,  reverse engineering,  de-compiling, or use  with
any other  silicon devices,  unless such use is  explicitly  licensed under
a separate agreement with  Altera  or a megafunction partner.  Title to the
intellectual property,  including patents,  copyrights,  trademarks,  trade
secrets,  or maskworks,  embodied in any such megafunction design, netlist,
support  information,  device programming or simulation file,  or any other
related documentation or information provided by  Altera  or a megafunction
partner, remains with Altera, the megafunction partner, or their respective
licensors. No other licenses, including any licenses needed under any third
party's intellectual property, are provided herein.


+-----------------------------------------------------------------------------+
| General Settings                                                            |
+-----------------------------------------------------------------------------+
+-------------------+---------------------+
| Option            | Setting             |
+-------------------+---------------------+
| Start date & time | 05/25/2003 22:55:08 |
| Main task         | Compilation         |
| Settings name     | 4Cpu                |
+-------------------+---------------------+

+-----------------------------------------------------------------------------+
| Summary                                                                     |
+-----------------------------------------------------------------------------+
+-------------------------------------+-----------------------------------------------+
| Processing status                   | Fitting Successful - Sun May 25 22:55:37 2003 |
| Timing requirements/analysis status | No requirements                               |
| Chip name                           | cpu                                           |
| Device for compilation              | EP1K10TC100-1                                 |
| Total logic elements                | 316 / 576 ( 54 % )                            |
| Total pins                          | 36 / 66 ( 54 % )                              |
| Total memory bits                   | 0 / 12,288 ( 0 % )                            |
| Total PLLs                          | 0 / 1 ( 0 % )                                 |
| Device for timing analysis          | EP1K10TC100-1                                 |
+-------------------------------------+-----------------------------------------------+

+-----------------------------------------------------------------------------+
| Compiler Settings                                                           |
+-----------------------------------------------------------------------------+
+----------------------------------------------------------+--------------------+
| Option                                                   | Setting            |
+----------------------------------------------------------+--------------------+
| Chip name                                                | cpu                |
| Family name                                              | ACEX1K             |
| Focus entity name                                        | |cpu               |
| Device                                                   | AUTO               |
| Disk space/compilation speed tradeoff                    | Normal             |
| Preserve fewer node names                                | On                 |
| Optimize timing                                          | Normal Compilation |
| Optimize IOC register placement for timing               | On                 |
| Fast Fit compilation                                     | Off                |
| Perform WYSIWYG primitive resynthesis                    | Off                |
| Perform gate-level register retiming                     | Off                |
| Use Fitter timing information during synthesis           | Off                |
| Duplicate logic elements during fitting                  | Off                |
| Duplicate logic elements/resythesize LUTs during fitting | Off                |
| SignalProbe compilation                                  | Off                |
| Generate compressed bitstreams                           | Off                |
+----------------------------------------------------------+--------------------+

+-----------------------------------------------------------------------------+
| Messages                                                                    |
+-----------------------------------------------------------------------------+
Info: Found 2 design units and 0 entities in source file C:\OpenCoreCpu\applications\Cpu4Bit\cpu_utils.vhd
  Info: Found design unit 1: cpu_utils
  Info: Found design unit 2: cpu_utils-body
Info: Found 2 design units and 1 entities in source file C:\OpenCoreCpu\applications\Cpu4Bit\cpu_cu.vhd
  Info: Found design unit 1: cpu_cu-cu_struct
  Info: Found entity 1: cpu_cu
Info: Found 2 design units and 1 entities in source file C:\OpenCoreCpu\applications\Cpu4Bit\cpu_du.vhd
  Info: Found design unit 1: cpu_du-du_struct
  Info: Found entity 1: cpu_du
Info: Found 2 design units and 1 entities in source file C:\OpenCoreCpu\applications\Cpu4Bit\cpu_iu.vhd
  Info: Found design unit 1: cpu_iu-iu_struct
  Info: Found entity 1: cpu_iu
Info: Found 2 design units and 1 entities in source file C:\OpenCoreCpu\applications\Cpu4Bit\cpu_oa.vhd
  Info: Found design unit 1: cpu_oa-oa_struct
  Info: Found entity 1: cpu_oa
Info: Found 2 design units and 1 entities in source file C:\OpenCoreCpu\applications\Cpu4Bit\cpu.vhd
  Info: Found design unit 1: cpu-cpu_arch
  Info: Found entity 1: cpu
Info: Found 2 design units and 1 entities in source file C:\OpenCoreCpu\applications\Components\pwm.vhd
  Info: Found design unit 1: pwm-pwm_struct
  Info: Found entity 1: pwm
Info: Found 2 design units and 1 entities in source file C:\OpenCoreCpu\applications\Components\ctrl4cpu.vhd
  Info: Found design unit 1: ctrl4cpu-ctrl4cpu_struct
  Info: Found entity 1: ctrl4cpu
Info: Found 1 design units and 1 entities in source file C:\OpenCoreCpu\applications\Cpu4Bit\Altera\cpu4bit.bdf
  Info: Found entity 1: cpu4bit
Warning: VHDL Signal Declaration warning at cpu_iu.vhd(29): ignored initial value specified for signal in Signal Declaration
Warning: VHDL Signal Declaration warning at cpu_iu.vhd(30): ignored initial value specified for signal in Signal Declaration
Warning: VHDL Signal Declaration warning at cpu_iu.vhd(35): ignored initial value specified for signal in Signal Declaration
Info: VHDL Case Statement information at cpu_iu.vhd(88): OTHERS choice is never selected
Warning: VHDL Signal Declaration warning at cpu_cu.vhd(33): ignored initial value specified for signal in Signal Declaration
Warning: VHDL Signal Declaration warning at cpu_cu.vhd(34): ignored initial value specified for signal in Signal Declaration
Warning: VHDL Signal Declaration warning at cpu_cu.vhd(35): ignored initial value specified for signal in Signal Declaration
Warning: VHDL Signal Declaration warning at cpu_cu.vhd(36): ignored initial value specified for signal in Signal Declaration
Warning: VHDL Signal Declaration warning at cpu_cu.vhd(37): ignored initial value specified for signal in Signal Declaration
Warning: VHDL Signal Declaration warning at cpu_cu.vhd(38): ignored initial value specified for signal in Signal Declaration
Warning: VHDL Signal Declaration warning at cpu_cu.vhd(47): ignored initial value specified for signal in Signal Declaration
Warning: VHDL Signal Declaration warning at cpu_cu.vhd(48): ignored initial value specified for signal in Signal Declaration
Warning: VHDL Signal Declaration warning at cpu_cu.vhd(49): ignored initial value specified for signal in Signal Declaration
Warning: VHDL Signal Declaration warning at cpu_cu.vhd(50): ignored initial value specified for signal in Signal Declaration
Warning: VHDL Signal Declaration warning at cpu_cu.vhd(51): ignored initial value specified for signal in Signal Declaration
Warning: VHDL Signal Declaration warning at cpu_cu.vhd(52): ignored initial value specified for signal in Signal Declaration
Warning: VHDL Signal Declaration warning at cpu_cu.vhd(53): ignored initial value specified for signal in Signal Declaration
Warning: VHDL Signal Declaration warning at cpu_cu.vhd(55): ignored initial value specified for signal in Signal Declaration
Warning: VHDL Signal Declaration warning at cpu_cu.vhd(56): ignored initial value specified for signal in Signal Declaration
Warning: VHDL Signal Declaration warning at cpu_du.vhd(29): ignored initial value specified for signal in Signal Declaration
Warning: VHDL Signal Declaration warning at cpu_du.vhd(30): ignored initial value specified for signal in Signal Declaration
Warning: VHDL Signal Declaration warning at cpu_du.vhd(31): ignored initial value specified for signal in Signal Declaration
Warning: VHDL Signal Declaration warning at cpu_du.vhd(32): ignored initial value specified for signal in Signal Declaration
Warning: VHDL Signal Declaration warning at cpu_du.vhd(33): ignored initial value specified for signal in Signal Declaration
Warning: VHDL Signal Declaration warning at cpu_du.vhd(34): ignored initial value specified for signal in Signal Declaration
Warning: VHDL Signal Declaration warning at cpu_du.vhd(35): ignored initial value specified for signal in Signal Declaration
Warning: VHDL Signal Declaration warning at cpu_oa.vhd(39): ignored initial value specified for signal in Signal Declaration
Warning: VHDL Signal Declaration warning at cpu_oa.vhd(40): ignored initial value specified for signal in Signal Declaration
Warning: VHDL Signal Declaration warning at cpu_oa.vhd(41): ignored initial value specified for signal in Signal Declaration
Warning: VHDL Signal Declaration warning at cpu_oa.vhd(42): ignored initial value specified for signal in Signal Declaration
Warning: VHDL Signal Declaration warning at cpu_oa.vhd(43): ignored initial value specified for signal in Signal Declaration
Warning: VHDL Signal Declaration warning at cpu_oa.vhd(44): ignored initial value specified for signal in Signal Declaration
Warning: VHDL Signal Declaration warning at cpu_oa.vhd(45): ignored initial value specified for signal in Signal Declaration
Warning: VHDL Signal Declaration warning at cpu_oa.vhd(46): ignored initial value specified for signal in Signal Declaration
Warning: VHDL Signal Declaration warning at cpu_oa.vhd(47): ignored initial value specified for signal in Signal Declaration
Warning: VHDL Signal Declaration warning at cpu_oa.vhd(48): ignored initial value specified for signal in Signal Declaration
Warning: VHDL Signal Declaration warning at cpu_oa.vhd(49): ignored initial value specified for signal in Signal Declaration
Warning: VHDL Signal Declaration warning at cpu_oa.vhd(50): ignored initial value specified for signal in Signal Declaration
Warning: VHDL Signal Declaration warning at cpu_oa.vhd(51): ignored initial value specified for signal in Signal Declaration
Warning: VHDL Signal Declaration warning at cpu_oa.vhd(53): ignored initial value specified for signal in Signal Declaration
Warning: VHDL Signal Declaration warning at cpu_oa.vhd(54): ignored initial value specified for signal in Signal Declaration
Warning: VHDL Signal Declaration warning at cpu_oa.vhd(55): ignored initial value specified for signal in Signal Declaration
Warning: VHDL Signal Declaration warning at cpu_oa.vhd(56): ignored initial value specified for signal in Signal Declaration
Warning: VHDL Signal Declaration warning at cpu_oa.vhd(58): ignored initial value specified for signal in Signal Declaration
Info: Found 1 design units and 1 entities in source file C:\quartus\libraries\megafunctions\lpm_add_sub.tdf
  Info: Found entity 1: lpm_add_sub
Info: Found 1 design units and 1 entities in source file C:\quartus\libraries\megafunctions\addcore.tdf
  Info: Found entity 1: addcore
Info: Found 1 design units and 1 entities in source file C:\quartus\libraries\megafunctions\a_csnbuffer.tdf
  Info: Found entity 1: a_csnbuffer
Info: Found 1 design units and 1 entities in source file C:\quartus\libraries\megafunctions\altshift.tdf
  Info: Found entity 1: altshift
Info: Duplicate registers merged to single register
  Info: Duplicate registers merged to single register cpu_oa:I4|nreset_c
  Info: Duplicate registers merged to single register cpu_du:I3|nreset_c
  Info: Duplicate registers merged to single register cpu_cu:I2|nreset_c
Warning: Ignored 3 CARRY_SUM primitives
  Warning: Ignored 3 CARRY_SUM primitive(s) -- cannot place fan-out logic in single logic cell
    Warning: Can't place logic fed by CARRY_SUM primitive cpu_du:I3|lpm_add_sub:add_39|addcore:adder|a_csnbuffer:result_node|cs_buffer[2] into a single logic cell
      Warning: Node cpu_du:I3|lpm_add_sub:add_39|addcore:adder|a_csnbuffer:result_node|cs_buffer[3]~8 of type LUT
      Warning: Node cpu_du:I3|lpm_add_sub:add_39|addcore:adder|a_csnbuffer:result_node|cs_buffer[3]~4 of type LUT
    Warning: Can't place logic fed by CARRY_SUM primitive cpu_du:I3|lpm_add_sub:add_39|addcore:adder|a_csnbuffer:result_node|cs_buffer[1] into a single logic cell
      Warning: Node cpu_du:I3|lpm_add_sub:add_39|addcore:adder|a_csnbuffer:result_node|cs_buffer[2]~16 of type LUT
      Warning: Node cpu_du:I3|lpm_add_sub:add_39|addcore:adder|a_csnbuffer:result_node|cs_buffer[2]~12 of type LUT
    Warning: Can't place logic fed by CARRY_SUM primitive cpu_du:I3|lpm_add_sub:add_39|addcore:adder|a_csnbuffer:result_node|cs_buffer[0] into a single logic cell
      Warning: Node cpu_du:I3|lpm_add_sub:add_39|addcore:adder|a_csnbuffer:result_node|cs_buffer[1]~24 of type LUT
      Warning: Node cpu_du:I3|lpm_add_sub:add_39|addcore:adder|a_csnbuffer:result_node|cs_buffer[1]~20 of type LUT
Info: Implemented 334 device resources
  Info: Implemented 16 input pins
  Info: Implemented 20 output pins
  Info: Implemented 298 logic cells
Info: Automatically selected device EP1K10TC100-1 for design cpu
Warning: Feature Device Migration is not available with your current license
Warning: Feature SignalProbe is not available with your current license
Info: Inserted 0 logic cells in first fitting attempt
Info: Started  fitting attempt 1 on Thu May 01 2003 at 13:12:24
Warning: Found pins functioning as undefined clocks and/or memory enables
  Info: Assuming node uclk is an undefined clock
Info: Clock uclk has Internal fmax of 43.86 MHz between source register cpu_iu:I1|nreset_c and destination register cpu_du:I3|acc_x[2] (period= 22.8 ns)
  Info: + Longest register to register delay is 22.100 ns
    Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC1_A3; REG Node = 'cpu_iu:I1|nreset_c'
    Info: 2: + IC(0.500 ns) + CELL(0.600 ns) = 1.100 ns; Loc. = LC6_A4; COMB Node = 'cpu_cu:I2|data_c_x[1]~228'
    Info: 3: + IC(0.000 ns) + CELL(1.000 ns) = 2.100 ns; Loc. = LC7_A4; COMB Node = 'cpu_cu:I2|data_c_x[1]~251'
    Info: 4: + IC(0.100 ns) + CELL(1.100 ns) = 3.300 ns; Loc. = LC5_A4; COMB Node = 'cpu_cu:I2|i~583'
    Info: 5: + IC(0.100 ns) + CELL(0.800 ns) = 4.200 ns; Loc. = LC1_A4; COMB Node = 'cpu_cu:I2|i~528'
    Info: 6: + IC(0.500 ns) + CELL(1.000 ns) = 5.700 ns; Loc. = LC5_A5; COMB Node = 'cpu_cu:I2|i~48'
    Info: 7: + IC(0.700 ns) + CELL(0.800 ns) = 7.200 ns; Loc. = LC2_B5; COMB Node = 'cpu_oa:I4|i~794'
    Info: 8: + IC(0.100 ns) + CELL(1.100 ns) = 8.400 ns; Loc. = LC1_B5; COMB Node = 'cpu_oa:I4|data_ix[1]~306'
    Info: 9: + IC(0.600 ns) + CELL(1.000 ns) = 10.000 ns; Loc. = LC1_B7; COMB Node = 'cpu_oa:I4|data_ix[0]~95'
    Info: 10: + IC(0.500 ns) + CELL(1.000 ns) = 11.500 ns; Loc. = LC4_B6; COMB Node = 'cpu_du:I3|data_x[0]~84'
    Info: 11: + IC(0.100 ns) + CELL(1.000 ns) = 12.600 ns; Loc. = LC1_B6; COMB Node = 'cpu_du:I3|data_x[0]~89'
    Info: 12: + IC(0.500 ns) + CELL(0.800 ns) = 13.900 ns; Loc. = LC7_B3; COMB Node = 'cpu_du:I3|lpm_add_sub:add_39|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~28'
    Info: 13: + IC(0.100 ns) + CELL(0.800 ns) = 14.800 ns; Loc. = LC8_B3; COMB Node = 'cpu_du:I3|lpm_add_sub:add_39|addcore:adder|a_csnbuffer:result_node|cs_buffer[1]~20'
    Info: 14: + IC(0.400 ns) + CELL(0.800 ns) = 16.000 ns; Loc. = LC7_B2; COMB Node = 'cpu_du:I3|lpm_add_sub:add_39|addcore:adder|a_csnbuffer:result_node|cs_buffer[2]~16'
    Info: 15: + IC(0.100 ns) + CELL(0.800 ns) = 16.900 ns; Loc. = LC4_B2; COMB Node = 'cpu_du:I3|Mux_58_rtl_0~0'
    Info: 16: + IC(0.100 ns) + CELL(1.000 ns) = 18.000 ns; Loc. = LC2_B2; COMB Node = 'cpu_du:I3|Mux_58_rtl_0~1'
    Info: 17: + IC(0.400 ns) + CELL(0.600 ns) = 19.000 ns; Loc. = LC2_B1; COMB Node = 'cpu_du:I3|acc[2]~152'
    Info: 18: + IC(0.000 ns) + CELL(1.000 ns) = 20.000 ns; Loc. = LC3_B1; COMB Node = 'cpu_du:I3|acc[2]~5603'
    Info: 19: + IC(0.600 ns) + CELL(0.800 ns) = 21.400 ns; Loc. = LC7_A1; COMB Node = 'cpu_du:I3|acc[2]~92'
    Info: 20: + IC(0.100 ns) + CELL(0.600 ns) = 22.100 ns; Loc. = LC3_A1; REG Node = 'cpu_du:I3|acc_x[2]'
    Info: Total cell delay = 16.600 ns
    Info: Total interconnect delay = 5.500 ns
  Info: - Smallest clock skew is 0.000 ns
    Info: + Shortest clock path from clock uclk to destination register is 1.500 ns
      Info: 1: + IC(0.000 ns) + CELL(1.300 ns) = 1.300 ns; Loc. = Pin_39; CLK Node = 'uclk'
      Info: 2: + IC(0.200 ns) + CELL(0.000 ns) = 1.500 ns; Loc. = LC3_A1; REG Node = 'cpu_du:I3|acc_x[2]'
      Info: Total cell delay = 1.300 ns
      Info: Total interconnect delay = 0.200 ns
    Info: - Longest clock path from clock uclk to source register is 1.500 ns
      Info: 1: + IC(0.000 ns) + CELL(1.300 ns) = 1.300 ns; Loc. = Pin_39; CLK Node = 'uclk'
      Info: 2: + IC(0.200 ns) + CELL(0.000 ns) = 1.500 ns; Loc. = LC1_A3; REG Node = 'cpu_iu:I1|nreset_c'
      Info: Total cell delay = 1.300 ns
      Info: Total interconnect delay = 0.200 ns
  Info: + Micro clock to output delay of source is 0.300 ns
  Info: + Micro setup delay of destination is 0.400 ns
Info: Design cpu: Full compilation was successful. 0 errors, 47 warnings

+-----------------------------------------------------------------------------+
| Hierarchy                                                                   |
+-----------------------------------------------------------------------------+
Hierarchy
  cpu
    cpu_iu:I1
      lpm_add_sub:add_47
        addcore:adder
          a_csnbuffer:cout_node
          a_csnbuffer:result_node
        altshift:carry_ext_latency_ffs
        altshift:oflow_ext_latency_ffs
    cpu_cu:I2
    cpu_du:I3
      lpm_add_sub:add_61
        addcore:adder
          a_csnbuffer:cout_node
          a_csnbuffer:result_node
        altshift:oflow_ext_latency_ffs
      lpm_add_sub:add_71
        addcore:adder
          a_csnbuffer:cout_node
          a_csnbuffer:result_node
        altshift:carry_ext_latency_ffs
        altshift:oflow_ext_latency_ffs
    cpu_oa:I4

+-----------------------------------------------------------------------------+
| cpu_du:I3|code_c                                                            |
+-----------------------------------------------------------------------------+
+------------------+---------------------+---------------------+---------------------+---------------------+---------------------+---------------------+---------------------+---------------------+---------------------+---------------------+---------------------+---------------------+---------------------+---------------------+---------------------+---------------------+--------------------+--------------------+--------------------+--------------------+--------------------+--------------------+
| Name             | cpu_du:I3|code_c~25 | cpu_du:I3|code_c~24 | cpu_du:I3|code_c~23 | cpu_du:I3|code_c~22 | cpu_du:I3|code_c~21 | cpu_du:I3|code_c~20 | cpu_du:I3|code_c~19 | cpu_du:I3|code_c~18 | cpu_du:I3|code_c~17 | cpu_du:I3|code_c~16 | cpu_du:I3|code_c~15 | cpu_du:I3|code_c~14 | cpu_du:I3|code_c~13 | cpu_du:I3|code_c~12 | cpu_du:I3|code_c~11 | cpu_du:I3|code_c~10 | cpu_du:I3|code_c~9 | cpu_du:I3|code_c~8 | cpu_du:I3|code_c~7 | cpu_du:I3|code_c~6 | cpu_du:I3|code_c~5 | cpu_du:I3|code_c~4 |
+------------------+---------------------+---------------------+---------------------+---------------------+---------------------+---------------------+---------------------+---------------------+---------------------+---------------------+---------------------+---------------------+---------------------+---------------------+---------------------+---------------------+--------------------+--------------------+--------------------+--------------------+--------------------+--------------------+
| cpu_du:I3|nop_i  | 0                   | 0                   | 0                   | 0                   | 0                   | 0                   | 0                   | 0                   | 0                   | 0                   | 0                   | 0                   | 0                   | 0                   | 0                   | 0                   | 0                  | 0                  | 0                  | 0                  | 0                  | 0                  |
| cpu_du:I3|rol_i  | 0                   | 0                   | 0                   | 0                   | 0                   | 0                   | 0                   | 0                   | 0                   | 0                   | 0                   | 0                   | 0                   | 0                   | 0                   | 0                   | 0                  | 0                  | 0                  | 0                  | 1                  | 1                  |
| cpu_du:I3|ror_i  | 0                   | 0                   | 0                   | 0                   | 0                   | 0                   | 0                   | 0                   | 0                   | 0                   | 0                   | 0                   | 0                   | 0                   | 0                   | 0                   | 0                  | 0                  | 0                  | 1                  | 0                  | 1                  |
| cpu_du:I3|shl_i  | 0                   | 0                   | 0                   | 0                   | 0                   | 0                   | 0                   | 0                   | 0                   | 0                   | 0                   | 0                   | 0                   | 0                   | 0                   | 0                   | 0                  | 0                  | 1                  | 0                  | 0                  | 1                  |
| cpu_du:I3|shr_i  | 0                   | 0                   | 0                   | 0                   | 0                   | 0                   | 0                   | 0                   | 0                   | 0                   | 0                   | 0                   | 0                   | 0                   | 0                   | 0                   | 0                  | 1                  | 0                  | 0                  | 0                  | 1                  |
| cpu_du:I3|not_i  | 0                   | 0                   | 0                   | 0                   | 0                   | 0                   | 0                   | 0                   | 0                   | 0                   | 0                   | 0                   | 0                   | 0                   | 0                   | 0                   | 1                  | 0                  | 0                  | 0                  | 0                  | 1                  |
| cpu_du:I3|cla_i  | 0                   | 0                   | 0                   | 0                   | 0                   | 0                   | 0                   | 0                   | 0                   | 0                   | 0                   | 0                   | 0                   | 0                   | 0                   | 1                   | 0                  | 0                  | 0                  | 0                  | 0                  | 1                  |
| cpu_du:I3|skz_i  | 0                   | 0                   | 0                   | 0                   | 0                   | 0                   | 0                   | 0                   | 0                   | 0                   | 0                   | 0                   | 0                   | 0                   | 1                   | 0                   | 0                  | 0                  | 0                  | 0                  | 0                  | 1                  |
| cpu_du:I3|skc_i  | 0                   | 0                   | 0                   | 0                   | 0                   | 0                   | 0                   | 0                   | 0                   | 0                   | 0                   | 0                   | 0                   | 1                   | 0                   | 0                   | 0                  | 0                  | 0                  | 0                  | 0                  | 1                  |
| cpu_du:I3|sknz_i | 0                   | 0                   | 0                   | 0                   | 0                   | 0                   | 0                   | 0                   | 0                   | 0                   | 0                   | 0                   | 1                   | 0                   | 0                   | 0                   | 0                  | 0                  | 0                  | 0                  | 0                  | 1                  |
| cpu_du:I3|sknc_i | 0                   | 0                   | 0                   | 0                   | 0                   | 0                   | 0                   | 0                   | 0                   | 0                   | 0                   | 1                   | 0                   | 0                   | 0                   | 0                   | 0                  | 0                  | 0                  | 0                  | 0                  | 1                  |
| cpu_du:I3|rts_i  | 0                   | 0                   | 0                   | 0                   | 0                   | 0                   | 0                   | 0                   | 0                   | 0                   | 1                   | 0                   | 0                   | 0                   | 0                   | 0                   | 0                  | 0                  | 0                  | 0                  | 0                  | 1                  |
| cpu_du:I3|rti_i  | 0                   | 0                   | 0                   | 0                   | 0                   | 0                   | 0                   | 0                   | 0                   | 1                   | 0                   | 0                   | 0                   | 0                   | 0                   | 0                   | 0                  | 0                  | 0                  | 0                  | 0                  | 1                  |
| cpu_du:I3|jmp_i  | 0                   | 0                   | 0                   | 0                   | 0                   | 0                   | 0                   | 0                   | 1                   | 0                   | 0                   | 0                   | 0                   | 0                   | 0                   | 0                   | 0                  | 0                  | 0                  | 0                  | 0                  | 1                  |
| cpu_du:I3|jms_i  | 0                   | 0                   | 0                   | 0                   | 0                   | 0                   | 0                   | 1                   | 0                   | 0                   | 0                   | 0                   | 0                   | 0                   | 0                   | 0                   | 0                  | 0                  | 0                  | 0                  | 0                  | 1                  |
| cpu_du:I3|sta_i  | 0                   | 0                   | 0                   | 0                   | 0                   | 0                   | 1                   | 0                   | 0                   | 0                   | 0                   | 0                   | 0                   | 0                   | 0                   | 0                   | 0                  | 0                  | 0                  | 0                  | 0                  | 1                  |
| cpu_du:I3|lda_i  | 0                   | 0                   | 0                   | 0                   | 0                   | 1                   | 0                   | 0                   | 0                   | 0                   | 0                   | 0                   | 0                   | 0                   | 0                   | 0                   | 0                  | 0                  | 0                  | 0                  | 0                  | 1                  |
| cpu_du:I3|xor_i  | 0                   | 0                   | 0                   | 0                   | 1                   | 0                   | 0                   | 0                   | 0                   | 0                   | 0                   | 0                   | 0                   | 0                   | 0                   | 0                   | 0                  | 0                  | 0                  | 0                  | 0                  | 1                  |
| cpu_du:I3|add_i  | 0                   | 0                   | 0                   | 1                   | 0                   | 0                   | 0                   | 0                   | 0                   | 0                   | 0                   | 0                   | 0                   | 0                   | 0                   | 0                   | 0                  | 0                  | 0                  | 0                  | 0                  | 1                  |
| cpu_du:I3|and_i  | 0                   | 0                   | 1                   | 0                   | 0                   | 0                   | 0                   | 0                   | 0                   | 0                   | 0                   | 0                   | 0                   | 0                   | 0                   | 0                   | 0                  | 0                  | 0                  | 0                  | 0                  | 1                  |
| cpu_du:I3|sub_i  | 0                   | 1                   | 0                   | 0                   | 0                   | 0                   | 0                   | 0                   | 0                   | 0                   | 0                   | 0                   | 0                   | 0                   | 0                   | 0                   | 0                  | 0                  | 0                  | 0                  | 0                  | 1                  |
| cpu_du:I3|or_i   | 1                   | 0                   | 0                   | 0                   | 0                   | 0                   | 0                   | 0                   | 0                   | 0                   | 0                   | 0                   | 0                   | 0                   | 0                   | 0                   | 0                  | 0                  | 0                  | 0                  | 0                  | 1                  |
+------------------+---------------------+---------------------+---------------------+---------------------+---------------------+---------------------+---------------------+---------------------+---------------------+---------------------+---------------------+---------------------+---------------------+---------------------+---------------------+---------------------+--------------------+--------------------+--------------------+--------------------+--------------------+--------------------+

+-----------------------------------------------------------------------------+
| Logic Options                                                               |
+-----------------------------------------------------------------------------+
+-------------------------------------------------+-------+
| Name                                            | Value |
+-------------------------------------------------+-------+
| Optimization Technique -- FLEX 10K/10KE/ACEX 1K | Area  |
| Power-Up Don't Care                             | On    |
+-------------------------------------------------+-------+

+-----------------------------------------------------------------------------+
| Resource Utilization by Entity                                              |
+-----------------------------------------------------------------------------+
+---------------------------------------+-------------+-----------+-------------+------+--------------+-------------------+------------------+-------------------------------------------------------------------------+
| Compilation Hierarchy Node            | Logic Cells | Registers | Memory Bits | Pins | LUT-Only LCs | Register-Only LCs | LUT/Register LCs | Full Hierarchy Name                                                     |
+---------------------------------------+-------------+-----------+-------------+------+--------------+-------------------+------------------+-------------------------------------------------------------------------+
| |cpu                                  | 316 (60)    | 69        | 0           | 36   | 247 (60)     | 18 (0)            | 51 (0)           | |cpu                                                                    |
|    |cpu_cu:I2|                        | 46 (46)     | 15        | 0           | 0    | 31 (31)      | 8 (8)             | 7 (7)            | |cpu|cpu_cu:I2                                                          |
|    |cpu_du:I3|                        | 78 (66)     | 7         | 0           | 0    | 71 (59)      | 2 (2)             | 5 (5)            | |cpu|cpu_du:I3                                                          |
|       |lpm_add_sub:add_61|            | 8 (0)       | 0         | 0           | 0    | 8 (0)        | 0 (0)             | 0 (0)            | |cpu|cpu_du:I3|lpm_add_sub:add_61                                       |
|          |addcore:adder|              | 8 (0)       | 0         | 0           | 0    | 8 (0)        | 0 (0)             | 0 (0)            | |cpu|cpu_du:I3|lpm_add_sub:add_61|addcore:adder                         |
|             |a_csnbuffer:result_node| | 8 (8)       | 0         | 0           | 0    | 8 (8)        | 0 (0)             | 0 (0)            | |cpu|cpu_du:I3|lpm_add_sub:add_61|addcore:adder|a_csnbuffer:result_node |
|       |lpm_add_sub:add_71|            | 4 (0)       | 0         | 0           | 0    | 4 (0)        | 0 (0)             | 0 (0)            | |cpu|cpu_du:I3|lpm_add_sub:add_71                                       |
|          |addcore:adder|              | 4 (0)       | 0         | 0           | 0    | 4 (0)        | 0 (0)             | 0 (0)            | |cpu|cpu_du:I3|lpm_add_sub:add_71|addcore:adder                         |
|             |a_csnbuffer:result_node| | 4 (4)       | 0         | 0           | 0    | 4 (4)        | 0 (0)             | 0 (0)            | |cpu|cpu_du:I3|lpm_add_sub:add_71|addcore:adder|a_csnbuffer:result_node |
|    |cpu_iu:I1|                        | 102 (95)    | 40        | 0           | 0    | 62 (55)      | 8 (8)             | 32 (32)          | |cpu|cpu_iu:I1                                                          |
|       |lpm_add_sub:add_47|            | 7 (0)       | 0         | 0           | 0    | 7 (0)        | 0 (0)             | 0 (0)            | |cpu|cpu_iu:I1|lpm_add_sub:add_47                                       |
|          |addcore:adder|              | 7 (1)       | 0         | 0           | 0    | 7 (1)        | 0 (0)             | 0 (0)            | |cpu|cpu_iu:I1|lpm_add_sub:add_47|addcore:adder                         |
|             |a_csnbuffer:result_node| | 6 (6)       | 0         | 0           | 0    | 6 (6)        | 0 (0)             | 0 (0)            | |cpu|cpu_iu:I1|lpm_add_sub:add_47|addcore:adder|a_csnbuffer:result_node |
|    |cpu_oa:I4|                        | 30 (30)     | 7         | 0           | 0    | 23 (23)      | 0 (0)             | 7 (7)            | |cpu|cpu_oa:I4                                                          |
+---------------------------------------+-------------+-----------+-------------+------+--------------+-------------------+------------------+-------------------------------------------------------------------------+

+-----------------------------------------------------------------------------+
| Device Options                                                              |
+-----------------------------------------------------------------------------+
+------------------------------------------------------------------+--------------------------+
| Option                                                           | Setting                  |
+------------------------------------------------------------------+--------------------------+
| Auto-restart configuration after error                           | Off                      |
| Release clears before tri-states                                 | Off                      |
| Enable user-supplied start-up clock (CLKUSR)                     | Off                      |
| Enable device-wide reset (DEV_CLRn)                              | Off                      |
| Enable device-wide output enable (DEV_OE)                        | Off                      |
| Enable INIT_DONE output                                          | Off                      |
| Auto-increment JTAG user code for multiple configuration devices | On                       |
| Disable CONF_DONE and nSTATUS pull-ups on configuration device   | Off                      |
| Generate compressed bitstreams                                   | Off                      |
| Generate Tabular Text File (.ttf)                                | Off                      |
| Generate Raw Binary File (.rbf)                                  | Off                      |
| Generate Hexadecimal Output File (.hexout)                       | Off                      |
| Configuration scheme                                             | Passive Serial           |
| Hexadecimal Output File count direction                          | Up                       |
| Hexadecimal Output File start address                            | 0                        |
| Reserve all unused pins                                          | As output driving ground |
| Configuration device                                             | EPC2                     |
| Base pin-out file on sameframe device                            | Off                      |
| Auto user code                                                   | Off                      |
| Configuration device auto user code                              | Off                      |
| JTAG user code for target device                                 | 0X7F                     |
| JTAG user code for configuration device                          | 0XFFFFFFFF               |
+------------------------------------------------------------------+--------------------------+

+-----------------------------------------------------------------------------+
| Floorplan View                                                              |
+-----------------------------------------------------------------------------+
Floorplan report data cannot be output to ASCII.
Please use Quartus II to view the floorplan report data.

+-----------------------------------------------------------------------------+
| Input Pins                                                                  |
+-----------------------------------------------------------------------------+
+------------+-------+-----+------+---------+--------+--------------+-------------------------+---------------+-----------------+---------------+--------------+
| Name       | Pin # | Row | Col. | Fan-Out | Global | I/O Register | Use Local Routing Input | Power Up High | PCI I/O Enabled | Single-Pin CE | I/O Standard |
+------------+-------+-----+------+---------+--------+--------------+-------------------------+---------------+-----------------+---------------+--------------+
| idata[0]   | 94    | --  | 19   | 5       | no     | no           | no                      | no            | no              | no            | LVTTL/LVCMOS |
| idata[3]   | 91    | --  | --   | 10      | no     | no           | no                      | no            | no              | no            | LVTTL/LVCMOS |
| idata[7]   | 89    | --  | --   | 9       | no     | no           | no                      | no            | no              | no            | LVTTL/LVCMOS |
| idata[5]   | 38    | --  | --   | 9       | no     | no           | no                      | no            | no              | no            | LVTTL/LVCMOS |
| idata[6]   | 40    | --  | --   | 9       | no     | no           | no                      | no            | no              | no            | LVTTL/LVCMOS |
| idata[2]   | 90    | --  | --   | 7       | no     | no           | no                      | no            | no              | no            | LVTTL/LVCMOS |
| idata[1]   | 56    |  C  | --   | 7       | no     | no           | no                      | no            | no              | no            | LVTTL/LVCMOS |
| idata[9]   | 79    | --  | 2    | 5       | no     | no           | no                      | no            | no              | no            | LVTTL/LVCMOS |
| idata[8]   | 31    | --  | 17   | 5       | no     | no           | no                      | no            | no              | no            | LVTTL/LVCMOS |
| idata[4]   | 46    | --  | 10   | 8       | no     | no           | no                      | no            | no              | no            | LVTTL/LVCMOS |
| nreset     | 19    |  C  | --   | 2       | no     | no           | no                      | no            | no              | no            | LVTTL/LVCMOS |
| uclk       | 39    | --  | --   | 69      | yes    | no           | no                      | no            | no              | no            | LVTTL/LVCMOS |
| data_in[2] | 85    | --  | 8    | 2       | no     | no           | no                      | no            | no              | no            | LVTTL/LVCMOS |
| data_in[1] | 26    | --  | 23   | 1       | no     | no           | no                      | no            | no              | no            | LVTTL/LVCMOS |
| data_in[0] | 22    |  C  | --   | 1       | no     | no           | no                      | no            | no              | no            | LVTTL/LVCMOS |
| data_in[3] | 81    | --  | 3    | 2       | no     | no           | no                      | no            | no              | no            | LVTTL/LVCMOS |
+------------+-------+-----+------+---------+--------+--------------+-------------------------+---------------+-----------------+---------------+--------------+

+-----------------------------------------------------------------------------+
| Output Pins                                                                 |
+-----------------------------------------------------------------------------+
+-------------+-------+-----+------+--------------+--------------------------+---------------+----------------+-----------------+---------------+---------------+------------+--------------+
| Name        | Pin # | Row | Col. | I/O Register | Use Local Routing Output | Power Up High | Slow Slew Rate | PCI I/O Enabled | Single-Pin OE | Single-Pin CE | Open Drain | I/O Standard |
+-------------+-------+-----+------+--------------+--------------------------+---------------+----------------+-----------------+---------------+---------------+------------+--------------+
| iaddr[7]    | 9     |  A  | --   | no           | no                       | no            | no             | no              | no            | no            | no         | LVTTL/LVCMOS |
| iaddr[6]    | 5     |  A  | --   | no           | no                       | no            | no             | no              | no            | no            | no         | LVTTL/LVCMOS |
| iaddr[5]    | 61    |  B  | --   | no           | no                       | no            | no             | no              | no            | no            | no         | LVTTL/LVCMOS |
| iaddr[4]    | 23    |  C  | --   | no           | no                       | no            | no             | no              | no            | no            | no         | LVTTL/LVCMOS |
| iaddr[3]    | 14    |  B  | --   | no           | no                       | no            | no             | no              | no            | no            | no         | LVTTL/LVCMOS |
| iaddr[2]    | 16    |  B  | --   | no           | no                       | no            | no             | no              | no            | no            | no         | LVTTL/LVCMOS |
| iaddr[1]    | 13    |  B  | --   | no           | no                       | no            | no             | no              | no            | no            | no         | LVTTL/LVCMOS |
| iaddr[0]    | 15    |  B  | --   | no           | no                       | no            | no             | no              | no            | no            | no         | LVTTL/LVCMOS |
| data_out[3] | 98    | --  | 24   | no           | no                       | no            | no             | no              | no            | no            | no         | LVTTL/LVCMOS |
| data_out[2] | 97    | --  | 23   | no           | no                       | no            | no             | no              | no            | no            | no         | LVTTL/LVCMOS |
| data_out[1] | 45    | --  | 11   | no           | no                       | no            | no             | no              | no            | no            | no         | LVTTL/LVCMOS |
| data_out[0] | 55    |  C  | --   | no           | no                       | no            | no             | no              | no            | no            | no         | LVTTL/LVCMOS |
| daddr[5]    | 96    | --  | 22   | no           | no                       | no            | no             | no              | no            | no            | no         | LVTTL/LVCMOS |
| daddr[4]    | 58    |  C  | --   | no           | no                       | no            | no             | no              | no            | no            | no         | LVTTL/LVCMOS |
| daddr[3]    | 20    |  C  | --   | no           | no                       | no            | no             | no              | no            | no            | no         | LVTTL/LVCMOS |
| daddr[2]    | 43    | --  | 12   | no           | no                       | no            | no             | no              | no            | no            | no         | LVTTL/LVCMOS |
| daddr[1]    | 57    |  C  | --   | no           | no                       | no            | no             | no              | no            | no            | no         | LVTTL/LVCMOS |
| daddr[0]    | 21    |  C  | --   | no           | no                       | no            | no             | no              | no            | no            | no         | LVTTL/LVCMOS |
| nre         | 8     |  A  | --   | no           | no                       | no            | no             | no              | no            | no            | no         | LVTTL/LVCMOS |
| nwe         | 99    | --  | 24   | no           | no                       | no            | no             | no              | no            | no            | no         | LVTTL/LVCMOS |
+-------------+-------+-----+------+--------------+--------------------------+---------------+----------------+-----------------+---------------+---------------+------------+--------------+

+-----------------------------------------------------------------------------+
| All Package Pins                                                            |
+-----------------------------------------------------------------------------+
+-------+-------------+--------------+
| Pin # | Usage       | I/O Standard |
+-------+-------------+--------------+
| 1     | ^CONF_DONE  |              |
| 2     | ^nCEO       |              |
| 3     | #TDO        |              |
| 4     | VCC_IO      |              |
| 5     | iaddr[6]    | LVTTL/LVCMOS |
| 6     | GND*        |              |
| 7     | GND*        |              |
| 8     | nre         | LVTTL/LVCMOS |
| 9     | iaddr[7]    | LVTTL/LVCMOS |
| 10    | GND*        |              |
| 11    | GND_INT     |              |
| 12    | VCC_INT     |              |
| 13    | iaddr[1]    | LVTTL/LVCMOS |
| 14    | iaddr[3]    | LVTTL/LVCMOS |
| 15    | iaddr[0]    | LVTTL/LVCMOS |
| 16    | iaddr[2]    | LVTTL/LVCMOS |
| 17    | VCC_IO      |              |
| 18    | GND_INT     |              |
| 19    | nreset      | LVTTL/LVCMOS |
| 20    | daddr[3]    | LVTTL/LVCMOS |
| 21    | daddr[0]    | LVTTL/LVCMOS |
| 22    | data_in[0]  | LVTTL/LVCMOS |
| 23    | iaddr[4]    | LVTTL/LVCMOS |
| 24    | #TMS        |              |
| 25    | ^nSTATUS    |              |
| 26    | data_in[1]  | LVTTL/LVCMOS |
| 27    | GND*        |              |
| 28    | GND*        |              |
| 29    | GND*        |              |
| 30    | GND*        |              |
| 31    | idata[8]    | LVTTL/LVCMOS |
| 32    | GND*        |              |
| 33    | GND*        |              |
| 34    | GND*        |              |
| 35    | VCC_INT     |              |
| 36    | GND_INT     |              |
| 37    | VCC_CKLK    |              |
| 38    | idata[5]    | LVTTL/LVCMOS |
| 39    | uclk        | LVTTL/LVCMOS |
| 40    | idata[6]    | LVTTL/LVCMOS |
| 41    | GND_CKLK    |              |
| 42    | GND_INT     |              |
| 43    | daddr[2]    | LVTTL/LVCMOS |
| 44    | VCC_IO      |              |
| 45    | data_out[1] | LVTTL/LVCMOS |
| 46    | idata[4]    | LVTTL/LVCMOS |
| 47    | GND*        |              |
| 48    | GND*        |              |
| 49    | GND*        |              |
| 50    | GND*        |              |
| 51    | ^nCONFIG    |              |
| 52    | VCC_INT     |              |
| 53    | ^MSEL1      |              |
| 54    | ^MSEL0      |              |
| 55    | data_out[0] | LVTTL/LVCMOS |
| 56    | idata[1]    | LVTTL/LVCMOS |
| 57    | daddr[1]    | LVTTL/LVCMOS |
| 58    | daddr[4]    | LVTTL/LVCMOS |
| 59    | GND_INT     |              |
| 60    | VCC_INT     |              |
| 61    | iaddr[5]    | LVTTL/LVCMOS |
| 62    | GND*        |              |
| 63    | GND*        |              |
| 64    | GND*        |              |
| 65    | GND*        |              |
| 66    | GND_INT     |              |
| 67    | VCC_IO      |              |
| 68    | GND*        |              |
| 69    | GND*        |              |
| 70    | GND*        |              |
| 71    | GND*        |              |
| 72    | VCC_INT     |              |
| 73    | #TDI        |              |
| 74    | ^nCE        |              |
| 75    | ^DCLK       |              |
| 76    | ^DATA0      |              |
| 77    | GND*        |              |
| 78    | GND*        |              |
| 79    | idata[9]    | LVTTL/LVCMOS |
| 80    | GND*        |              |
| 81    | data_in[3]  | LVTTL/LVCMOS |
| 82    | GND*        |              |
| 83    | VCC_IO      |              |
| 84    | GND*        |              |
| 85    | data_in[2]  | LVTTL/LVCMOS |
| 86    | GND*        |              |
| 87    | GND*        |              |
| 88    | GND_INT     |              |
| 89    | idata[7]    | LVTTL/LVCMOS |
| 90    | idata[2]    | LVTTL/LVCMOS |
| 91    | idata[3]    | LVTTL/LVCMOS |
| 92    | VCC_INT     |              |
| 93    | GND*        |              |
| 94    | idata[0]    | LVTTL/LVCMOS |
| 95    | GND_INT     |              |
| 96    | daddr[5]    | LVTTL/LVCMOS |
| 97    | data_out[2] | LVTTL/LVCMOS |
| 98    | data_out[3] | LVTTL/LVCMOS |
| 99    | nwe         | LVTTL/LVCMOS |
| 100   | #TCK        |              |
+-------+-------------+--------------+

+-----------------------------------------------------------------------------+
| Control Signals                                                             |
+-----------------------------------------------------------------------------+
+-----------------------+---------+---------+--------------+--------------+
| Name                  | Pin #   | Fan-Out | Usage        | Global Usage |
+-----------------------+---------+---------+--------------+--------------+
| cpu_iu:I1|nreset_i~31 | LC1_C19 | 58      | Clock enable | Non-global   |
| uclk                  | 39      | 69      | Clock        | Pin          |
+-----------------------+---------+---------+--------------+--------------+

+-----------------------------------------------------------------------------+
| Global & Other Fast Signals                                                 |
+-----------------------------------------------------------------------------+
+----------+-------+---------+--------+
| Name     | Pin # | Fan-Out | Global |
+----------+-------+---------+--------+
| idata[3] | 91    | 10      | no     |
| idata[7] | 89    | 9       | no     |
| idata[5] | 38    | 9       | no     |
| idata[6] | 40    | 9       | no     |
| idata[2] | 90    | 7       | no     |
| uclk     | 39    | 69      | yes    |
+----------+-------+---------+--------+

+-----------------------------------------------------------------------------+
| Carry Chains                                                                |
+-----------------------------------------------------------------------------+
+--------------------+------------------------+
| Carry Chain Length | Number of Carry Chains |
+--------------------+------------------------+
| 0                  | 0                      |
| 1                  | 0                      |
| 2                  | 0                      |
| 3                  | 0                      |
| 4                  | 0                      |
| 5                  | 1                      |
| 6                  | 0                      |
| 7                  | 0                      |
| 8                  | 1                      |
+--------------------+------------------------+

+-----------------------------------------------------------------------------+
| Cascade Chains                                                              |
+-----------------------------------------------------------------------------+
+--------+-------+
| Length | Count |
+--------+-------+
| 2      | 3     |
| 3      | 1     |
+--------+-------+

+-----------------------------------------------------------------------------+
| Non-Global High Fan-Out Signals                                             |
+-----------------------------------------------------------------------------+
+----------------------------------------------------------------------------+---------+
| Name                                                                       | Fan-Out |
+----------------------------------------------------------------------------+---------+
| cpu_iu:I1|nreset_i~31                                                      | 58      |
| cpu_iu:I1|Mux_65_rtl_1~0                                                   | 53      |
| cpu_cu:I2|pc_mux_x[2]~43                                                   | 43      |
| cpu_cu:I2|i~244                                                            | 28      |
| cpu_cu:I2|pc_mux_x[0]~493                                                  | 25      |
| cpu_cu:I2|data_t_y[0]                                                      | 23      |
| cpu_cu:I2|nreset_c                                                         | 22      |
| cpu_cu:I2|data_t_y[1]                                                      | 21      |
| cpu_cu:I2|data_t_y[2]                                                      | 18      |
| cpu_du:I3|acc_c[1]                                                         | 16      |
| cpu_cu:I2|data_c_y[0]                                                      | 15      |
| cpu_cu:I2|pc_mux_x[1]~450                                                  | 14      |
| cpu_cu:I2|i~230                                                            | 14      |
| cpu_du:I3|acc_c[0]                                                         | 14      |
| cpu_du:I3|acc_c[2]                                                         | 14      |
| cpu_cu:I2|pc_mux_x[1]~36                                                   | 13      |
| cpu_du:I3|acc_c[3]                                                         | 13      |
| cpu_cu:I2|istr_op_c                                                        | 12      |
| cpu_du:I3|nreset_d                                                         | 11      |
| cpu_du:I3|nreset_i~7                                                       | 11      |
| idata[3]                                                                   | 10      |
| idata[6]                                                                   | 9       |
| cpu_oa:I4|data_ix[1]~306                                                   | 9       |
| idata[5]                                                                   | 9       |
| idata[7]                                                                   | 9       |
| cpu_iu:I1|eaddr_x[7]~416                                                   | 8       |
| idata[4]                                                                   | 8       |
| idata[1]                                                                   | 7       |
| idata[2]                                                                   | 7       |
| cpu_du:I3|acc[2]~5616                                                      | 6       |
| cpu_du:I3|i~0                                                              | 6       |
| idata[9]                                                                   | 5       |
| cpu_iu:I1|lpm_add_sub:add_47|addcore:adder|a_csnbuffer:result_node|cout[0] | 5       |
| cpu_cu:I2|daddr_d_x[2]                                                     | 5       |
| cpu_du:I3|acc_c[4]                                                         | 5       |
| cpu_cu:I2|daddr_d_x[1]                                                     | 5       |
| cpu_cu:I2|daddr_d_x[3]                                                     | 5       |
| cpu_du:I3|data_x[3]~59                                                     | 5       |
| cpu_cu:I2|i~36                                                             | 5       |
| cpu_du:I3|nreset_i                                                         | 5       |
| cpu_cu:I2|daddr_d_x[0]                                                     | 5       |
| idata[0]                                                                   | 5       |
| cpu_du:I3|i~53                                                             | 5       |
| idata[8]                                                                   | 5       |
| cpu_oa:I4|i~794                                                            | 4       |
| cpu_iu:I1|stack_addrs_c[1][0]                                              | 4       |
| cpu_cu:I2|i~6                                                              | 4       |
| cpu_iu:I1|stack_addrs_c[1][3]                                              | 4       |
| cpu_cu:I2|data_c_x[0]~45                                                   | 4       |
| cpu_oa:I4|data_ix[3]~307                                                   | 4       |
+----------------------------------------------------------------------------+---------+

+-----------------------------------------------------------------------------+
| LAB                                                                         |
+-----------------------------------------------------------------------------+
+--------------------------+----------------+
| Number of Logic Elements | Number of LABs |
+--------------------------+----------------+
| 0                        | 25             |
| 1                        | 2              |
| 2                        | 4              |
| 3                        | 1              |
| 4                        | 0              |
| 5                        | 2              |
| 6                        | 2              |
| 7                        | 7              |
| 8                        | 29             |
+--------------------------+----------------+

+-----------------------------------------------------------------------------+
| Local Routing Interconnect                                                  |
+-----------------------------------------------------------------------------+
+-----------------------------+----------------+
| Local Routing Interconnects | Number of LABs |
+-----------------------------+----------------+
| 0                           | 32             |
| 1                           | 1              |
| 2                           | 3              |
| 3                           | 2              |
| 4                           | 7              |
| 5                           | 6              |
| 6                           | 4              |
| 7                           | 14             |
| 8                           | 3              |
+-----------------------------+----------------+

+-----------------------------------------------------------------------------+
| LAB External Interconnect                                                   |
+-----------------------------------------------------------------------------+
+----------------------------+----------------+
| LAB External Interconnects | Number of LABs |
+----------------------------+----------------+
| 0 - 1                      | 25             |
| 2 - 3                      | 4              |
| 4 - 5                      | 2              |
| 6 - 7                      | 11             |
| 8 - 9                      | 5              |
| 10 - 11                    | 13             |
| 12 - 13                    | 8              |
| 14 - 15                    | 2              |
| 16 - 17                    | 1              |
| 18 - 19                    | 1              |
+----------------------------+----------------+

+-----------------------------------------------------------------------------+
| Row Interconnect                                                            |
+-----------------------------------------------------------------------------+
+-------+---------------------+-----------------------------+------------------------------+
| Row   | Interconnect Used   | Left Half Interconnect Used | Right Half Interconnect Used |
+-------+---------------------+-----------------------------+------------------------------+
|  A    |  27 / 96 ( 28 % )   |  0 / 48 ( 0 % )             |  5 / 48 ( 10 % )             |
|  B    |  42 / 96 ( 43 % )   |  3 / 48 ( 6 % )             |  4 / 48 ( 8 % )              |
|  C    |  83 / 96 ( 86 % )   |  6 / 48 ( 12 % )            |  18 / 48 ( 37 % )            |
| Total |  152 / 288 ( 52 % ) |  9 / 144 ( 6 % )            |  27 / 144 ( 18 % )           |
+-------+---------------------+-----------------------------+------------------------------+

+-----------------------------------------------------------------------------+
| LAB Column Interconnect                                                     |
+-----------------------------------------------------------------------------+
+-------+-------------------+
| Col.  | Interconnect Used |
+-------+-------------------+
| 1     |  0 / 24 ( 0 % )   |
| 2     |  1 / 24 ( 4 % )   |
| 3     |  1 / 24 ( 4 % )   |
| 4     |  0 / 24 ( 0 % )   |
| 5     |  0 / 24 ( 0 % )   |
| 6     |  0 / 24 ( 0 % )   |
| 7     |  0 / 24 ( 0 % )   |
| 8     |  1 / 24 ( 4 % )   |
| 9     |  0 / 24 ( 0 % )   |
| 10    |  1 / 24 ( 4 % )   |
| 11    |  1 / 24 ( 4 % )   |
| 12    |  1 / 24 ( 4 % )   |
| 13    |  1 / 24 ( 4 % )   |
| 14    |  2 / 24 ( 8 % )   |
| 15    |  3 / 24 ( 12 % )  |
| 16    |  7 / 24 ( 29 % )  |
| 17    |  1 / 24 ( 4 % )   |
| 18    |  2 / 24 ( 8 % )   |
| 19    |  5 / 24 ( 20 % )  |
| 20    |  2 / 24 ( 8 % )   |
| 21    |  0 / 24 ( 0 % )   |
| 22    |  2 / 24 ( 8 % )   |
| 23    |  2 / 24 ( 8 % )   |
| 24    |  3 / 24 ( 12 % )  |
| Total |  36 / 576 ( 6 % ) |
+-------+-------------------+

+-----------------------------------------------------------------------------+
| EAB Column Interconnect                                                     |
+-----------------------------------------------------------------------------+
+-------+-------------------+
| Col.  | Interconnect Used |
+-------+-------------------+
| 1     |  0 / 48 ( 0 % )   |
| Total |  0 / 48 ( 0 % )   |
+-------+-------------------+

+-----------------------------------------------------------------------------+
| Resource Usage Summary                                                      |
+-----------------------------------------------------------------------------+
+----------------------------+--------------------+
| Resource                   | Usage              |
+----------------------------+--------------------+
| Logic cells                | 316 / 576 ( 54 % ) |
| Registers                  | 69 / 774 ( 8 % )   |
| User inserted logic cells  | 0                  |
| I/O pins                   | 36 / 66 ( 54 % )   |
| Clock pins                 | 0                  |
| Dedicated input pins       | 0                  |
| Global signals             | 1                  |
| EABs                       | 0 / 3 ( 0 % )      |
| Total memory bits          | 0 / 12,288 ( 0 % ) |
| Total RAM block bits       | 0 / 12,288 ( 0 % ) |
| PLLs                       | 0 / 1 ( 0 % )      |
| Maximum fan-out node       | uclk               |
| Maximum fan-out            | 69                 |
| Total fan-out              | 1150               |
| Average fan-out            | 3.27               |
+----------------------------+--------------------+

+-----------------------------------------------------------------------------+
| Resource Utilization by Entity                                              |
+-----------------------------------------------------------------------------+
+---------------------------------------+-------------+-----------+-------------+------+--------------+-------------------+------------------+-------------------------------------------------------------------------+
| Compilation Hierarchy Node            | Logic Cells | Registers | Memory Bits | Pins | LUT-Only LCs | Register-Only LCs | LUT/Register LCs | Full Hierarchy Name                                                     |
+---------------------------------------+-------------+-----------+-------------+------+--------------+-------------------+------------------+-------------------------------------------------------------------------+
| |cpu                                  | 316 (60)    | 69        | 0           | 36   | 247 (60)     | 18 (0)            | 51 (0)           | |cpu                                                                    |
|    |cpu_cu:I2|                        | 46 (46)     | 15        | 0           | 0    | 31 (31)      | 8 (8)             | 7 (7)            | |cpu|cpu_cu:I2                                                          |
|    |cpu_du:I3|                        | 78 (66)     | 7         | 0           | 0    | 71 (59)      | 2 (2)             | 5 (5)            | |cpu|cpu_du:I3                                                          |
|       |lpm_add_sub:add_61|            | 8 (0)       | 0         | 0           | 0    | 8 (0)        | 0 (0)             | 0 (0)            | |cpu|cpu_du:I3|lpm_add_sub:add_61                                       |
|          |addcore:adder|              | 8 (0)       | 0         | 0           | 0    | 8 (0)        | 0 (0)             | 0 (0)            | |cpu|cpu_du:I3|lpm_add_sub:add_61|addcore:adder                         |
|             |a_csnbuffer:result_node| | 8 (8)       | 0         | 0           | 0    | 8 (8)        | 0 (0)             | 0 (0)            | |cpu|cpu_du:I3|lpm_add_sub:add_61|addcore:adder|a_csnbuffer:result_node |
|       |lpm_add_sub:add_71|            | 4 (0)       | 0         | 0           | 0    | 4 (0)        | 0 (0)             | 0 (0)            | |cpu|cpu_du:I3|lpm_add_sub:add_71                                       |
|          |addcore:adder|              | 4 (0)       | 0         | 0           | 0    | 4 (0)        | 0 (0)             | 0 (0)            | |cpu|cpu_du:I3|lpm_add_sub:add_71|addcore:adder                         |
|             |a_csnbuffer:result_node| | 4 (4)       | 0         | 0           | 0    | 4 (4)        | 0 (0)             | 0 (0)            | |cpu|cpu_du:I3|lpm_add_sub:add_71|addcore:adder|a_csnbuffer:result_node |
|    |cpu_iu:I1|                        | 102 (95)    | 40        | 0           | 0    | 62 (55)      | 8 (8)             | 32 (32)          | |cpu|cpu_iu:I1                                                          |
|       |lpm_add_sub:add_47|            | 7 (0)       | 0         | 0           | 0    | 7 (0)        | 0 (0)             | 0 (0)            | |cpu|cpu_iu:I1|lpm_add_sub:add_47                                       |
|          |addcore:adder|              | 7 (1)       | 0         | 0           | 0    | 7 (1)        | 0 (0)             | 0 (0)            | |cpu|cpu_iu:I1|lpm_add_sub:add_47|addcore:adder                         |
|             |a_csnbuffer:result_node| | 6 (6)       | 0         | 0           | 0    | 6 (6)        | 0 (0)             | 0 (0)            | |cpu|cpu_iu:I1|lpm_add_sub:add_47|addcore:adder|a_csnbuffer:result_node |
|    |cpu_oa:I4|                        | 30 (30)     | 7         | 0           | 0    | 23 (23)      | 0 (0)             | 7 (7)            | |cpu|cpu_oa:I4                                                          |
+---------------------------------------+-------------+-----------+-------------+------+--------------+-------------------+------------------+-------------------------------------------------------------------------+

+-----------------------------------------------------------------------------+
| Delay Chain Summary                                                         |
+-----------------------------------------------------------------------------+
+-------------+----------+-------------+
| Name        | Pin Type | Pad to Core |
+-------------+----------+-------------+
| idata[0]    | Input    | ON          |
| idata[3]    | Input    | OFF         |
| idata[7]    | Input    | OFF         |
| idata[5]    | Input    | OFF         |
| idata[6]    | Input    | OFF         |
| idata[2]    | Input    | ON          |
| idata[1]    | Input    | ON          |
| idata[9]    | Input    | ON          |
| idata[8]    | Input    | ON          |
| idata[4]    | Input    | ON          |
| nreset      | Input    | ON          |
| uclk        | Input    | OFF         |
| data_in[2]  | Input    | ON          |
| data_in[1]  | Input    | ON          |
| data_in[0]  | Input    | ON          |
| data_in[3]  | Input    | ON          |
| iaddr[7]    | Output   | OFF         |
| iaddr[6]    | Output   | OFF         |
| iaddr[5]    | Output   | OFF         |
| iaddr[4]    | Output   | OFF         |
| iaddr[3]    | Output   | OFF         |
| iaddr[2]    | Output   | OFF         |
| iaddr[1]    | Output   | OFF         |
| iaddr[0]    | Output   | OFF         |
| data_out[3] | Output   | OFF         |
| data_out[2] | Output   | OFF         |
| data_out[1] | Output   | OFF         |
| data_out[0] | Output   | OFF         |
| daddr[5]    | Output   | OFF         |
| daddr[4]    | Output   | OFF         |
| daddr[3]    | Output   | OFF         |
| daddr[2]    | Output   | OFF         |
| daddr[1]    | Output   | OFF         |
| daddr[0]    | Output   | OFF         |
| nre         | Output   | OFF         |
| nwe         | Output   | OFF         |
+-------------+----------+-------------+

+-----------------------------------------------------------------------------+
| Equations                                                                   |
+-----------------------------------------------------------------------------+
The equations can be found in C:\OpenCoreCpu\applications\Cpu4Bit\Altera\cpu.eqn.htm.

+-----------------------------------------------------------------------------+
| Pin-Out File                                                                |
+-----------------------------------------------------------------------------+
The pin-out file can be found in C:\OpenCoreCpu\applications\Cpu4Bit\Altera\cpu.pin.

+-----------------------------------------------------------------------------+
| Timing Settings                                                             |
+-----------------------------------------------------------------------------+
+-----------------+-------------+------------------+------------------------------------------------------------------+--------------------+
| Assignment File | Source Name | Destination Name | Option                                                           | Setting            |
+-----------------+-------------+------------------+------------------------------------------------------------------+--------------------+
| cpu4bit.psf     |             |                  | Include external delays to/from device pins in fmax calculations | Off                |
| cpu4bit.psf     |             |                  | Run All Timing Analyses                                          | Off                |
| cpu4bit.psf     |             |                  | Ignore user-defined clock settings                               | Off                |
| cpu4bit.psf     |             |                  | Default hold multicycle                                          | Same As Multicycle |
| cpu4bit.psf     |             |                  | Cut off feedback from I/O pins                                   | On                 |
| cpu4bit.psf     |             |                  | Cut off clear and preset signal paths                            | On                 |
| cpu4bit.psf     |             |                  | Cut off read during write signal paths                           | On                 |
| cpu4bit.psf     |             |                  | Cut paths between unrelated clock domains                        | On                 |
| cpu4bit.psf     |             |                  | Number of paths to report                                        | 200                |
| cpu4bit.psf     |             |                  | Number of destination nodes to report                            | 10                 |
| cpu4bit.psf     |             |                  | Number of source nodes to report per destination node            | 10                 |
| cpu4bit.psf     |             |                  | Maximum Strongly Connected Component loop size                   | 50                 |
|                 |             |                  | Device name                                                      | EP1K10TC100-1      |
+-----------------+-------------+------------------+------------------------------------------------------------------+--------------------+

+-----------------------------------------------------------------------------+
| fmax (not incl. delays to/from pins)                                        |
+-----------------------------------------------------------------------------+
+----------------------------------------------+---------------+------------------------------------------------------------+
| Clock Name                                   | Required fmax | Actual fmax (period)                                       |
|    -- Destination Register Name              |               |                                                            |
|       -- Source Register Name                |               |                                                            |
+----------------------------------------------+---------------+------------------------------------------------------------+
| uclk                                         | None          | 42.55 MHz ( period = 23.500 ns )                           |
|    -- cpu_du:I3|acc_c[3]                     | None          | 42.55 MHz ( period = 23.500 ns )                           |
|       -- cpu_cu:I2|nreset_c                  | None          | 42.55 MHz ( period = 23.500 ns )                           |
|       -- cpu_du:I3|acc_c[2]                  | None          | 44.05 MHz ( period = 22.700 ns )                           |
|       -- cpu_cu:I2|data_t_y[0]               | None          | 44.64 MHz ( period = 22.400 ns )                           |
|       -- cpu_du:I3|acc_c[3]                  | None          | 44.64 MHz ( period = 22.400 ns )                           |
|       -- cpu_du:I3|acc_c[1]                  | None          | 44.84 MHz ( period = 22.300 ns )                           |
|       -- cpu_cu:I2|valid_c                   | None          | 44.84 MHz ( period = 22.300 ns )                           |
|       -- cpu_du:I3|nreset_d                  | None          | 45.05 MHz ( period = 22.200 ns )                           |
|       -- cpu_du:I3|acc_c[0]                  | None          | 45.25 MHz ( period = 22.100 ns )                           |
|       -- cpu_cu:I2|data_c_y[1]               | None          | 45.66 MHz ( period = 21.900 ns )                           |
|       -- cpu_cu:I2|data_t_y[1]               | None          | 46.08 MHz ( period = 21.700 ns )                           |
|       -- Timing analysis results restricted. |               | To change the limit use Timing Settings (Assignments menu) |
|    -- cpu_du:I3|acc_c[4]                     | None          | 42.74 MHz ( period = 23.400 ns )                           |
|       -- cpu_cu:I2|nreset_c                  | None          | 42.74 MHz ( period = 23.400 ns )                           |
|       -- cpu_du:I3|acc_c[2]                  | None          | 44.25 MHz ( period = 22.600 ns )                           |
|       -- cpu_cu:I2|data_t_y[0]               | None          | 44.84 MHz ( period = 22.300 ns )                           |
|       -- cpu_du:I3|acc_c[3]                  | None          | 44.84 MHz ( period = 22.300 ns )                           |
|       -- cpu_du:I3|acc_c[1]                  | None          | 45.05 MHz ( period = 22.200 ns )                           |
|       -- cpu_cu:I2|valid_c                   | None          | 45.05 MHz ( period = 22.200 ns )                           |
|       -- cpu_du:I3|nreset_d                  | None          | 45.25 MHz ( period = 22.100 ns )                           |
|       -- cpu_du:I3|acc_c[0]                  | None          | 45.45 MHz ( period = 22.000 ns )                           |
|       -- cpu_cu:I2|data_c_y[1]               | None          | 45.87 MHz ( period = 21.800 ns )                           |
|       -- cpu_cu:I2|data_t_y[1]               | None          | 46.30 MHz ( period = 21.600 ns )                           |
|       -- Timing analysis results restricted. |               | To change the limit use Timing Settings (Assignments menu) |
|    -- cpu_du:I3|acc_c[1]                     | None          | 43.86 MHz ( period = 22.800 ns )                           |
|       -- cpu_cu:I2|nreset_c                  | None          | 43.86 MHz ( period = 22.800 ns )                           |
|       -- cpu_du:I3|acc_c[2]                  | None          | 45.45 MHz ( period = 22.000 ns )                           |
|       -- cpu_cu:I2|data_t_y[0]               | None          | 46.08 MHz ( period = 21.700 ns )                           |
|       -- cpu_du:I3|acc_c[3]                  | None          | 46.08 MHz ( period = 21.700 ns )                           |
|       -- cpu_du:I3|acc_c[1]                  | None          | 46.30 MHz ( period = 21.600 ns )                           |
|       -- cpu_cu:I2|valid_c                   | None          | 46.30 MHz ( period = 21.600 ns )                           |
|       -- cpu_du:I3|nreset_d                  | None          | 46.51 MHz ( period = 21.500 ns )                           |
|       -- cpu_du:I3|acc_c[0]                  | None          | 46.73 MHz ( period = 21.400 ns )                           |
|       -- cpu_cu:I2|data_c_y[1]               | None          | 47.17 MHz ( period = 21.200 ns )                           |
|       -- cpu_cu:I2|data_t_y[1]               | None          | 47.62 MHz ( period = 21.000 ns )                           |
|       -- Timing analysis results restricted. |               | To change the limit use Timing Settings (Assignments menu) |
|    -- cpu_du:I3|acc_c[2]                     | None          | 44.05 MHz ( period = 22.700 ns )                           |
|       -- cpu_cu:I2|nreset_c                  | None          | 44.05 MHz ( period = 22.700 ns )                           |
|       -- cpu_du:I3|acc_c[2]                  | None          | 45.66 MHz ( period = 21.900 ns )                           |
|       -- cpu_cu:I2|data_t_y[0]               | None          | 46.30 MHz ( period = 21.600 ns )                           |
|       -- cpu_du:I3|acc_c[3]                  | None          | 46.30 MHz ( period = 21.600 ns )                           |
|       -- cpu_du:I3|acc_c[1]                  | None          | 46.51 MHz ( period = 21.500 ns )                           |
|       -- cpu_cu:I2|valid_c                   | None          | 46.51 MHz ( period = 21.500 ns )                           |
|       -- cpu_du:I3|nreset_d                  | None          | 46.73 MHz ( period = 21.400 ns )                           |
|       -- cpu_du:I3|acc_c[0]                  | None          | 46.95 MHz ( period = 21.300 ns )                           |
|       -- cpu_cu:I2|data_c_y[1]               | None          | 47.39 MHz ( period = 21.100 ns )                           |
|       -- cpu_cu:I2|data_t_y[1]               | None          | 47.85 MHz ( period = 20.900 ns )                           |
|       -- Timing analysis results restricted. |               | To change the limit use Timing Settings (Assignments menu) |
|    -- cpu_du:I3|acc_c[0]                     | None          | 45.25 MHz ( period = 22.100 ns )                           |
|       -- cpu_cu:I2|nreset_c                  | None          | 45.25 MHz ( period = 22.100 ns )                           |
|       -- cpu_du:I3|acc_c[2]                  | None          | 46.95 MHz ( period = 21.300 ns )                           |
|       -- cpu_cu:I2|data_t_y[0]               | None          | 47.62 MHz ( period = 21.000 ns )                           |
|       -- cpu_du:I3|acc_c[3]                  | None          | 47.62 MHz ( period = 21.000 ns )                           |
|       -- cpu_du:I3|acc_c[1]                  | None          | 47.85 MHz ( period = 20.900 ns )                           |
|       -- cpu_cu:I2|valid_c                   | None          | 47.85 MHz ( period = 20.900 ns )                           |
|       -- cpu_du:I3|nreset_d                  | None          | 48.08 MHz ( period = 20.800 ns )                           |
|       -- cpu_du:I3|acc_c[0]                  | None          | 48.31 MHz ( period = 20.700 ns )                           |
|       -- cpu_cu:I2|data_c_y[1]               | None          | 48.78 MHz ( period = 20.500 ns )                           |
|       -- cpu_cu:I2|data_t_y[1]               | None          | 49.26 MHz ( period = 20.300 ns )                           |
|       -- Timing analysis results restricted. |               | To change the limit use Timing Settings (Assignments menu) |
|    -- cpu_iu:I1|stack_addrs_c[0][5]          | None          | 64.94 MHz ( period = 15.400 ns )                           |
|       -- cpu_cu:I2|nreset_c                  | None          | 64.94 MHz ( period = 15.400 ns )                           |
|       -- cpu_du:I3|acc_c[2]                  | None          | 67.57 MHz ( period = 14.800 ns )                           |
|       -- cpu_cu:I2|data_t_y[0]               | None          | 68.97 MHz ( period = 14.500 ns )                           |
|       -- cpu_du:I3|acc_c[3]                  | None          | 68.97 MHz ( period = 14.500 ns )                           |
|       -- cpu_du:I3|acc_c[1]                  | None          | 69.44 MHz ( period = 14.400 ns )                           |
|       -- cpu_cu:I2|valid_c                   | None          | 69.44 MHz ( period = 14.400 ns )                           |
|       -- cpu_du:I3|acc_c[0]                  | None          | 70.42 MHz ( period = 14.200 ns )                           |
|       -- cpu_du:I3|nreset_d                  | None          | 70.92 MHz ( period = 14.100 ns )                           |
|       -- cpu_cu:I2|data_t_y[1]               | None          | 72.46 MHz ( period = 13.800 ns )                           |
|       -- cpu_du:I3|nreset_e                  | None          | 72.46 MHz ( period = 13.800 ns )                           |
|       -- Timing analysis results restricted. |               | To change the limit use Timing Settings (Assignments menu) |
|    -- cpu_iu:I1|stack_addrs_c[0][7]          | None          | 68.03 MHz ( period = 14.700 ns )                           |
|       -- cpu_cu:I2|nreset_c                  | None          | 68.03 MHz ( period = 14.700 ns )                           |
|       -- cpu_du:I3|acc_c[2]                  | None          | 70.92 MHz ( period = 14.100 ns )                           |
|       -- cpu_cu:I2|data_t_y[0]               | None          | 72.46 MHz ( period = 13.800 ns )                           |
|       -- cpu_du:I3|acc_c[3]                  | None          | 72.46 MHz ( period = 13.800 ns )                           |
|       -- cpu_du:I3|acc_c[1]                  | None          | 72.99 MHz ( period = 13.700 ns )                           |
|       -- cpu_cu:I2|valid_c                   | None          | 72.99 MHz ( period = 13.700 ns )                           |
|       -- cpu_du:I3|acc_c[0]                  | None          | 74.07 MHz ( period = 13.500 ns )                           |
|       -- cpu_du:I3|nreset_d                  | None          | 74.63 MHz ( period = 13.400 ns )                           |
|       -- cpu_cu:I2|data_t_y[1]               | None          | 76.34 MHz ( period = 13.100 ns )                           |
|       -- cpu_du:I3|nreset_e                  | None          | 76.34 MHz ( period = 13.100 ns )                           |
|       -- Timing analysis results restricted. |               | To change the limit use Timing Settings (Assignments menu) |
|    -- cpu_iu:I1|stack_addrs_c[0][3]          | None          | 68.03 MHz ( period = 14.700 ns )                           |
|       -- cpu_cu:I2|nreset_c                  | None          | 68.03 MHz ( period = 14.700 ns )                           |
|       -- cpu_du:I3|acc_c[2]                  | None          | 70.92 MHz ( period = 14.100 ns )                           |
|       -- cpu_cu:I2|data_t_y[0]               | None          | 72.46 MHz ( period = 13.800 ns )                           |
|       -- cpu_du:I3|acc_c[3]                  | None          | 72.46 MHz ( period = 13.800 ns )                           |
|       -- cpu_du:I3|acc_c[1]                  | None          | 72.99 MHz ( period = 13.700 ns )                           |
|       -- cpu_cu:I2|valid_c                   | None          | 72.99 MHz ( period = 13.700 ns )                           |
|       -- cpu_du:I3|acc_c[0]                  | None          | 74.07 MHz ( period = 13.500 ns )                           |
|       -- cpu_du:I3|nreset_d                  | None          | 74.63 MHz ( period = 13.400 ns )                           |
|       -- cpu_cu:I2|data_t_y[1]               | None          | 76.34 MHz ( period = 13.100 ns )                           |
|       -- cpu_du:I3|nreset_e                  | None          | 76.34 MHz ( period = 13.100 ns )                           |
|       -- Timing analysis results restricted. |               | To change the limit use Timing Settings (Assignments menu) |
|    -- cpu_iu:I1|stack_addrs_c[0][1]          | None          | 68.03 MHz ( period = 14.700 ns )                           |
|       -- cpu_cu:I2|nreset_c                  | None          | 68.03 MHz ( period = 14.700 ns )                           |
|       -- cpu_du:I3|acc_c[2]                  | None          | 70.92 MHz ( period = 14.100 ns )                           |
|       -- cpu_cu:I2|data_t_y[0]               | None          | 72.46 MHz ( period = 13.800 ns )                           |
|       -- cpu_du:I3|acc_c[3]                  | None          | 72.46 MHz ( period = 13.800 ns )                           |
|       -- cpu_du:I3|acc_c[1]                  | None          | 72.99 MHz ( period = 13.700 ns )                           |
|       -- cpu_cu:I2|valid_c                   | None          | 72.99 MHz ( period = 13.700 ns )                           |
|       -- cpu_du:I3|acc_c[0]                  | None          | 74.07 MHz ( period = 13.500 ns )                           |
|       -- cpu_du:I3|nreset_d                  | None          | 74.63 MHz ( period = 13.400 ns )                           |
|       -- cpu_cu:I2|data_t_y[1]               | None          | 76.34 MHz ( period = 13.100 ns )                           |
|       -- cpu_du:I3|nreset_e                  | None          | 76.34 MHz ( period = 13.100 ns )                           |
|       -- Timing analysis results restricted. |               | To change the limit use Timing Settings (Assignments menu) |
|    -- cpu_iu:I1|stack_addrs_c[0][0]          | None          | 69.44 MHz ( period = 14.400 ns )                           |
|       -- cpu_cu:I2|nreset_c                  | None          | 69.44 MHz ( period = 14.400 ns )                           |
|       -- cpu_du:I3|acc_c[2]                  | None          | 72.46 MHz ( period = 13.800 ns )                           |
|       -- cpu_cu:I2|data_t_y[0]               | None          | 74.07 MHz ( period = 13.500 ns )                           |
|       -- cpu_du:I3|acc_c[3]                  | None          | 74.07 MHz ( period = 13.500 ns )                           |
|       -- cpu_du:I3|acc_c[1]                  | None          | 74.63 MHz ( period = 13.400 ns )                           |
|       -- cpu_cu:I2|valid_c                   | None          | 74.63 MHz ( period = 13.400 ns )                           |
|       -- cpu_du:I3|acc_c[0]                  | None          | 75.76 MHz ( period = 13.200 ns )                           |
|       -- cpu_du:I3|nreset_d                  | None          | 76.34 MHz ( period = 13.100 ns )                           |
|       -- cpu_cu:I2|data_t_y[1]               | None          | 78.13 MHz ( period = 12.800 ns )                           |
|       -- cpu_du:I3|nreset_e                  | None          | 78.13 MHz ( period = 12.800 ns )                           |
|       -- Timing analysis results restricted. |               | To change the limit use Timing Settings (Assignments menu) |
|    -- Timing analysis results restricted.    |               | To change the limit use Timing Settings (Assignments menu) |
+----------------------------------------------+---------------+------------------------------------------------------------+

+-----------------------------------------------------------------------------+
| Register-to-Register fmax                                                   |
+-----------------------------------------------------------------------------+
+-----------------------------------------+------------------------------------------------------------+-------------------+------------------------+---------------+----------------------------------+
| Source Register Name                    | Destination Register Name                                  | Source Clock Name | Destination Clock Name | Required fmax | Actual fmax (period)             |
+-----------------------------------------+------------------------------------------------------------+-------------------+------------------------+---------------+----------------------------------+
| cpu_cu:I2|nreset_c                      | cpu_du:I3|acc_c[3]                                         | uclk              | uclk                   | None          | 42.55 MHz ( period = 23.500 ns ) |
| cpu_cu:I2|nreset_c                      | cpu_du:I3|acc_c[4]                                         | uclk              | uclk                   | None          | 42.74 MHz ( period = 23.400 ns ) |
| cpu_cu:I2|nreset_c                      | cpu_du:I3|acc_c[1]                                         | uclk              | uclk                   | None          | 43.86 MHz ( period = 22.800 ns ) |
| cpu_du:I3|acc_c[2]                      | cpu_du:I3|acc_c[3]                                         | uclk              | uclk                   | None          | 44.05 MHz ( period = 22.700 ns ) |
| cpu_cu:I2|nreset_c                      | cpu_du:I3|acc_c[2]                                         | uclk              | uclk                   | None          | 44.05 MHz ( period = 22.700 ns ) |
| cpu_du:I3|acc_c[2]                      | cpu_du:I3|acc_c[4]                                         | uclk              | uclk                   | None          | 44.25 MHz ( period = 22.600 ns ) |
| cpu_cu:I2|data_t_y[0]                   | cpu_du:I3|acc_c[3]                                         | uclk              | uclk                   | None          | 44.64 MHz ( period = 22.400 ns ) |
| cpu_du:I3|acc_c[3]                      | cpu_du:I3|acc_c[3]                                         | uclk              | uclk                   | None          | 44.64 MHz ( period = 22.400 ns ) |
| cpu_du:I3|acc_c[1]                      | cpu_du:I3|acc_c[3]                                         | uclk              | uclk                   | None          | 44.84 MHz ( period = 22.300 ns ) |
| cpu_cu:I2|valid_c                       | cpu_du:I3|acc_c[3]                                         | uclk              | uclk                   | None          | 44.84 MHz ( period = 22.300 ns ) |
| cpu_cu:I2|data_t_y[0]                   | cpu_du:I3|acc_c[4]                                         | uclk              | uclk                   | None          | 44.84 MHz ( period = 22.300 ns ) |
| cpu_du:I3|acc_c[3]                      | cpu_du:I3|acc_c[4]                                         | uclk              | uclk                   | None          | 44.84 MHz ( period = 22.300 ns ) |
| cpu_du:I3|nreset_d                      | cpu_du:I3|acc_c[3]                                         | uclk              | uclk                   | None          | 45.05 MHz ( period = 22.200 ns ) |
| cpu_du:I3|acc_c[1]                      | cpu_du:I3|acc_c[4]                                         | uclk              | uclk                   | None          | 45.05 MHz ( period = 22.200 ns ) |
| cpu_cu:I2|valid_c                       | cpu_du:I3|acc_c[4]                                         | uclk              | uclk                   | None          | 45.05 MHz ( period = 22.200 ns ) |
| cpu_du:I3|acc_c[0]                      | cpu_du:I3|acc_c[3]                                         | uclk              | uclk                   | None          | 45.25 MHz ( period = 22.100 ns ) |
| cpu_cu:I2|nreset_c                      | cpu_du:I3|acc_c[0]                                         | uclk              | uclk                   | None          | 45.25 MHz ( period = 22.100 ns ) |
| cpu_du:I3|nreset_d                      | cpu_du:I3|acc_c[4]                                         | uclk              | uclk                   | None          | 45.25 MHz ( period = 22.100 ns ) |
| cpu_du:I3|acc_c[2]                      | cpu_du:I3|acc_c[1]                                         | uclk              | uclk                   | None          | 45.45 MHz ( period = 22.000 ns ) |
| cpu_du:I3|acc_c[0]                      | cpu_du:I3|acc_c[4]                                         | uclk              | uclk                   | None          | 45.45 MHz ( period = 22.000 ns ) |
| cpu_cu:I2|data_c_y[1]                   | cpu_du:I3|acc_c[3]                                         | uclk              | uclk                   | None          | 45.66 MHz ( period = 21.900 ns ) |
| cpu_du:I3|acc_c[2]                      | cpu_du:I3|acc_c[2]                                         | uclk              | uclk                   | None          | 45.66 MHz ( period = 21.900 ns ) |
| cpu_cu:I2|data_c_y[1]                   | cpu_du:I3|acc_c[4]                                         | uclk              | uclk                   | None          | 45.87 MHz ( period = 21.800 ns ) |
| cpu_cu:I2|data_t_y[1]                   | cpu_du:I3|acc_c[3]                                         | uclk              | uclk                   | None          | 46.08 MHz ( period = 21.700 ns ) |
| cpu_du:I3|nreset_e                      | cpu_du:I3|acc_c[3]                                         | uclk              | uclk                   | None          | 46.08 MHz ( period = 21.700 ns ) |
| cpu_cu:I2|data_c_y[2]                   | cpu_du:I3|acc_c[3]                                         | uclk              | uclk                   | None          | 46.08 MHz ( period = 21.700 ns ) |
| cpu_cu:I2|data_t_y[0]                   | cpu_du:I3|acc_c[1]                                         | uclk              | uclk                   | None          | 46.08 MHz ( period = 21.700 ns ) |
| cpu_du:I3|acc_c[3]                      | cpu_du:I3|acc_c[1]                                         | uclk              | uclk                   | None          | 46.08 MHz ( period = 21.700 ns ) |
| cpu_cu:I2|data_t_y[0]                   | cpu_du:I3|acc_c[2]                                         | uclk              | uclk                   | None          | 46.30 MHz ( period = 21.600 ns ) |
| cpu_du:I3|acc_c[3]                      | cpu_du:I3|acc_c[2]                                         | uclk              | uclk                   | None          | 46.30 MHz ( period = 21.600 ns ) |
| cpu_du:I3|acc_c[1]                      | cpu_du:I3|acc_c[1]                                         | uclk              | uclk                   | None          | 46.30 MHz ( period = 21.600 ns ) |
| cpu_cu:I2|valid_c                       | cpu_du:I3|acc_c[1]                                         | uclk              | uclk                   | None          | 46.30 MHz ( period = 21.600 ns ) |
| cpu_cu:I2|data_t_y[1]                   | cpu_du:I3|acc_c[4]                                         | uclk              | uclk                   | None          | 46.30 MHz ( period = 21.600 ns ) |
| cpu_du:I3|nreset_e                      | cpu_du:I3|acc_c[4]                                         | uclk              | uclk                   | None          | 46.30 MHz ( period = 21.600 ns ) |
| cpu_cu:I2|data_c_y[2]                   | cpu_du:I3|acc_c[4]                                         | uclk              | uclk                   | None          | 46.30 MHz ( period = 21.600 ns ) |
| cpu_cu:I2|data_t_y[2]                   | cpu_du:I3|acc_c[3]                                         | uclk              | uclk                   | None          | 46.51 MHz ( period = 21.500 ns ) |
| cpu_du:I3|acc_c[1]                      | cpu_du:I3|acc_c[2]                                         | uclk              | uclk                   | None          | 46.51 MHz ( period = 21.500 ns ) |
| cpu_cu:I2|valid_c                       | cpu_du:I3|acc_c[2]                                         | uclk              | uclk                   | None          | 46.51 MHz ( period = 21.500 ns ) |
| cpu_du:I3|nreset_d                      | cpu_du:I3|acc_c[1]                                         | uclk              | uclk                   | None          | 46.51 MHz ( period = 21.500 ns ) |
| cpu_du:I3|nreset_d                      | cpu_du:I3|acc_c[2]                                         | uclk              | uclk                   | None          | 46.73 MHz ( period = 21.400 ns ) |
| cpu_du:I3|acc_c[0]                      | cpu_du:I3|acc_c[1]                                         | uclk              | uclk                   | None          | 46.73 MHz ( period = 21.400 ns ) |
| cpu_cu:I2|data_t_y[2]                   | cpu_du:I3|acc_c[4]                                         | uclk              | uclk                   | None          | 46.73 MHz ( period = 21.400 ns ) |
| cpu_du:I3|acc_c[0]                      | cpu_du:I3|acc_c[2]                                         | uclk              | uclk                   | None          | 46.95 MHz ( period = 21.300 ns ) |
| cpu_du:I3|acc_c[2]                      | cpu_du:I3|acc_c[0]                                         | uclk              | uclk                   | None          | 46.95 MHz ( period = 21.300 ns ) |
| cpu_cu:I2|data_c_y[1]                   | cpu_du:I3|acc_c[1]                                         | uclk              | uclk                   | None          | 47.17 MHz ( period = 21.200 ns ) |
| cpu_du:I3|acc_c[4]                      | cpu_du:I3|acc_c[3]                                         | uclk              | uclk                   | None          | 47.39 MHz ( period = 21.100 ns ) |
| cpu_cu:I2|data_c_y[1]                   | cpu_du:I3|acc_c[2]                                         | uclk              | uclk                   | None          | 47.39 MHz ( period = 21.100 ns ) |
| cpu_cu:I2|data_t_y[1]                   | cpu_du:I3|acc_c[1]                                         | uclk              | uclk                   | None          | 47.62 MHz ( period = 21.000 ns ) |
| cpu_du:I3|nreset_e                      | cpu_du:I3|acc_c[1]                                         | uclk              | uclk                   | None          | 47.62 MHz ( period = 21.000 ns ) |
| cpu_cu:I2|data_c_y[2]                   | cpu_du:I3|acc_c[1]                                         | uclk              | uclk                   | None          | 47.62 MHz ( period = 21.000 ns ) |
| cpu_cu:I2|data_t_y[0]                   | cpu_du:I3|acc_c[0]                                         | uclk              | uclk                   | None          | 47.62 MHz ( period = 21.000 ns ) |
| cpu_du:I3|acc_c[3]                      | cpu_du:I3|acc_c[0]                                         | uclk              | uclk                   | None          | 47.62 MHz ( period = 21.000 ns ) |
| cpu_du:I3|acc_c[4]                      | cpu_du:I3|acc_c[4]                                         | uclk              | uclk                   | None          | 47.62 MHz ( period = 21.000 ns ) |
| cpu_cu:I2|data_t_y[1]                   | cpu_du:I3|acc_c[2]                                         | uclk              | uclk                   | None          | 47.85 MHz ( period = 20.900 ns ) |
| cpu_du:I3|nreset_e                      | cpu_du:I3|acc_c[2]                                         | uclk              | uclk                   | None          | 47.85 MHz ( period = 20.900 ns ) |
| cpu_cu:I2|data_c_y[2]                   | cpu_du:I3|acc_c[2]                                         | uclk              | uclk                   | None          | 47.85 MHz ( period = 20.900 ns ) |
| cpu_du:I3|acc_c[1]                      | cpu_du:I3|acc_c[0]                                         | uclk              | uclk                   | None          | 47.85 MHz ( period = 20.900 ns ) |
| cpu_cu:I2|valid_c                       | cpu_du:I3|acc_c[0]                                         | uclk              | uclk                   | None          | 47.85 MHz ( period = 20.900 ns ) |
| cpu_cu:I2|data_t_y[2]                   | cpu_du:I3|acc_c[1]                                         | uclk              | uclk                   | None          | 48.08 MHz ( period = 20.800 ns ) |
| cpu_du:I3|nreset_d                      | cpu_du:I3|acc_c[0]                                         | uclk              | uclk                   | None          | 48.08 MHz ( period = 20.800 ns ) |
| cpu_cu:I2|data_t_y[2]                   | cpu_du:I3|acc_c[2]                                         | uclk              | uclk                   | None          | 48.31 MHz ( period = 20.700 ns ) |
| cpu_du:I3|acc_c[0]                      | cpu_du:I3|acc_c[0]                                         | uclk              | uclk                   | None          | 48.31 MHz ( period = 20.700 ns ) |
| cpu_cu:I2|data_c_y[0]                   | cpu_du:I3|acc_c[3]                                         | uclk              | uclk                   | None          | 48.54 MHz ( period = 20.600 ns ) |
| cpu_cu:I2|data_c_y[1]                   | cpu_du:I3|acc_c[0]                                         | uclk              | uclk                   | None          | 48.78 MHz ( period = 20.500 ns ) |
| cpu_cu:I2|data_c_y[0]                   | cpu_du:I3|acc_c[4]                                         | uclk              | uclk                   | None          | 48.78 MHz ( period = 20.500 ns ) |
| cpu_du:I3|acc_c[4]                      | cpu_du:I3|acc_c[1]                                         | uclk              | uclk                   | None          | 49.02 MHz ( period = 20.400 ns ) |
| cpu_du:I3|acc_c[4]                      | cpu_du:I3|acc_c[2]                                         | uclk              | uclk                   | None          | 49.26 MHz ( period = 20.300 ns ) |
| cpu_cu:I2|data_t_y[1]                   | cpu_du:I3|acc_c[0]                                         | uclk              | uclk                   | None          | 49.26 MHz ( period = 20.300 ns ) |
| cpu_du:I3|nreset_e                      | cpu_du:I3|acc_c[0]                                         | uclk              | uclk                   | None          | 49.26 MHz ( period = 20.300 ns ) |
| cpu_cu:I2|data_c_y[2]                   | cpu_du:I3|acc_c[0]                                         | uclk              | uclk                   | None          | 49.26 MHz ( period = 20.300 ns ) |
| cpu_cu:I2|data_t_y[2]                   | cpu_du:I3|acc_c[0]                                         | uclk              | uclk                   | None          | 49.75 MHz ( period = 20.100 ns ) |
| cpu_cu:I2|data_c_y[0]                   | cpu_du:I3|acc_c[1]                                         | uclk              | uclk                   | None          | 50.25 MHz ( period = 19.900 ns ) |
| cpu_cu:I2|data_c_y[0]                   | cpu_du:I3|acc_c[2]                                         | uclk              | uclk                   | None          | 50.51 MHz ( period = 19.800 ns ) |
| cpu_cu:I2|daddr_d_x[0]                  | cpu_du:I3|acc_c[3]                                         | uclk              | uclk                   | None          | 50.76 MHz ( period = 19.700 ns ) |
| cpu_du:I3|acc_c[4]                      | cpu_du:I3|acc_c[0]                                         | uclk              | uclk                   | None          | 50.76 MHz ( period = 19.700 ns ) |
| cpu_cu:I2|daddr_d_x[0]                  | cpu_du:I3|acc_c[4]                                         | uclk              | uclk                   | None          | 51.02 MHz ( period = 19.600 ns ) |
| cpu_cu:I2|daddr_d_x[2]                  | cpu_du:I3|acc_c[3]                                         | uclk              | uclk                   | None          | 51.28 MHz ( period = 19.500 ns ) |
| cpu_cu:I2|daddr_d_x[2]                  | cpu_du:I3|acc_c[4]                                         | uclk              | uclk                   | None          | 51.55 MHz ( period = 19.400 ns ) |
| cpu_cu:I2|data_c_y[0]                   | cpu_du:I3|acc_c[0]                                         | uclk              | uclk                   | None          | 52.08 MHz ( period = 19.200 ns ) |
| cpu_cu:I2|daddr_d_x[1]                  | cpu_du:I3|acc_c[3]                                         | uclk              | uclk                   | None          | 52.63 MHz ( period = 19.000 ns ) |
| cpu_cu:I2|daddr_d_x[0]                  | cpu_du:I3|acc_c[1]                                         | uclk              | uclk                   | None          | 52.63 MHz ( period = 19.000 ns ) |
| cpu_cu:I2|daddr_d_x[0]                  | cpu_du:I3|acc_c[2]                                         | uclk              | uclk                   | None          | 52.91 MHz ( period = 18.900 ns ) |
| cpu_cu:I2|daddr_d_x[1]                  | cpu_du:I3|acc_c[4]                                         | uclk              | uclk                   | None          | 52.91 MHz ( period = 18.900 ns ) |
| cpu_cu:I2|daddr_d_x[2]                  | cpu_du:I3|acc_c[1]                                         | uclk              | uclk                   | None          | 53.19 MHz ( period = 18.800 ns ) |
| cpu_cu:I2|daddr_d_x[4]                  | cpu_du:I3|acc_c[3]                                         | uclk              | uclk                   | None          | 53.48 MHz ( period = 18.700 ns ) |
| cpu_cu:I2|daddr_d_x[2]                  | cpu_du:I3|acc_c[2]                                         | uclk              | uclk                   | None          | 53.48 MHz ( period = 18.700 ns ) |
| cpu_cu:I2|daddr_d_x[5]                  | cpu_du:I3|acc_c[3]                                         | uclk              | uclk                   | None          | 53.76 MHz ( period = 18.600 ns ) |
| cpu_cu:I2|daddr_d_x[4]                  | cpu_du:I3|acc_c[4]                                         | uclk              | uclk                   | None          | 53.76 MHz ( period = 18.600 ns ) |
| cpu_cu:I2|daddr_d_x[5]                  | cpu_du:I3|acc_c[4]                                         | uclk              | uclk                   | None          | 54.05 MHz ( period = 18.500 ns ) |
| cpu_cu:I2|daddr_d_x[1]                  | cpu_du:I3|acc_c[1]                                         | uclk              | uclk                   | None          | 54.64 MHz ( period = 18.300 ns ) |
| cpu_cu:I2|daddr_d_x[0]                  | cpu_du:I3|acc_c[0]                                         | uclk              | uclk                   | None          | 54.64 MHz ( period = 18.300 ns ) |
| cpu_cu:I2|daddr_d_x[1]                  | cpu_du:I3|acc_c[2]                                         | uclk              | uclk                   | None          | 54.95 MHz ( period = 18.200 ns ) |
| cpu_cu:I2|daddr_d_x[2]                  | cpu_du:I3|acc_c[0]                                         | uclk              | uclk                   | None          | 55.25 MHz ( period = 18.100 ns ) |
| cpu_cu:I2|daddr_d_x[4]                  | cpu_du:I3|acc_c[1]                                         | uclk              | uclk                   | None          | 55.56 MHz ( period = 18.000 ns ) |
| cpu_cu:I2|daddr_d_x[4]                  | cpu_du:I3|acc_c[2]                                         | uclk              | uclk                   | None          | 55.87 MHz ( period = 17.900 ns ) |
| cpu_cu:I2|daddr_d_x[5]                  | cpu_du:I3|acc_c[1]                                         | uclk              | uclk                   | None          | 55.87 MHz ( period = 17.900 ns ) |
| cpu_cu:I2|daddr_d_x[5]                  | cpu_du:I3|acc_c[2]                                         | uclk              | uclk                   | None          | 56.18 MHz ( period = 17.800 ns ) |
| cpu_cu:I2|daddr_d_x[3]                  | cpu_du:I3|acc_c[3]                                         | uclk              | uclk                   | None          | 56.50 MHz ( period = 17.700 ns ) |
| cpu_cu:I2|daddr_d_x[1]                  | cpu_du:I3|acc_c[0]                                         | uclk              | uclk                   | None          | 56.82 MHz ( period = 17.600 ns ) |
| cpu_cu:I2|daddr_d_x[3]                  | cpu_du:I3|acc_c[4]                                         | uclk              | uclk                   | None          | 56.82 MHz ( period = 17.600 ns ) |
| cpu_cu:I2|daddr_d_x[4]                  | cpu_du:I3|acc_c[0]                                         | uclk              | uclk                   | None          | 57.80 MHz ( period = 17.300 ns ) |
| cpu_cu:I2|daddr_d_x[5]                  | cpu_du:I3|acc_c[0]                                         | uclk              | uclk                   | None          | 58.14 MHz ( period = 17.200 ns ) |
| cpu_cu:I2|daddr_d_x[3]                  | cpu_du:I3|acc_c[1]                                         | uclk              | uclk                   | None          | 58.82 MHz ( period = 17.000 ns ) |
| cpu_cu:I2|daddr_d_x[3]                  | cpu_du:I3|acc_c[2]                                         | uclk              | uclk                   | None          | 59.17 MHz ( period = 16.900 ns ) |
| cpu_cu:I2|daddr_d_x[3]                  | cpu_du:I3|acc_c[0]                                         | uclk              | uclk                   | None          | 61.35 MHz ( period = 16.300 ns ) |
| cpu_cu:I2|nreset_c                      | cpu_iu:I1|stack_addrs_c[0][5]                              | uclk              | uclk                   | None          | 64.94 MHz ( period = 15.400 ns ) |
| cpu_du:I3|acc_c[2]                      | cpu_iu:I1|stack_addrs_c[0][5]                              | uclk              | uclk                   | None          | 67.57 MHz ( period = 14.800 ns ) |
| cpu_cu:I2|nreset_c                      | cpu_iu:I1|stack_addrs_c[0][7]                              | uclk              | uclk                   | None          | 68.03 MHz ( period = 14.700 ns ) |
| cpu_cu:I2|nreset_c                      | cpu_iu:I1|stack_addrs_c[0][3]                              | uclk              | uclk                   | None          | 68.03 MHz ( period = 14.700 ns ) |
| cpu_cu:I2|nreset_c                      | cpu_iu:I1|stack_addrs_c[0][1]                              | uclk              | uclk                   | None          | 68.03 MHz ( period = 14.700 ns ) |
| cpu_oa:I4|ipage_c[0]                    | cpu_du:I3|acc_c[3]                                         | uclk              | uclk                   | None          | 68.97 MHz ( period = 14.500 ns ) |
| cpu_cu:I2|data_t_y[0]                   | cpu_iu:I1|stack_addrs_c[0][5]                              | uclk              | uclk                   | None          | 68.97 MHz ( period = 14.500 ns ) |
| cpu_du:I3|acc_c[3]                      | cpu_iu:I1|stack_addrs_c[0][5]                              | uclk              | uclk                   | None          | 68.97 MHz ( period = 14.500 ns ) |
| cpu_oa:I4|ipage_c[0]                    | cpu_du:I3|acc_c[4]                                         | uclk              | uclk                   | None          | 69.44 MHz ( period = 14.400 ns ) |
| cpu_du:I3|acc_c[1]                      | cpu_iu:I1|stack_addrs_c[0][5]                              | uclk              | uclk                   | None          | 69.44 MHz ( period = 14.400 ns ) |
| cpu_cu:I2|valid_c                       | cpu_iu:I1|stack_addrs_c[0][5]                              | uclk              | uclk                   | None          | 69.44 MHz ( period = 14.400 ns ) |
| cpu_cu:I2|nreset_c                      | cpu_iu:I1|stack_addrs_c[0][0]                              | uclk              | uclk                   | None          | 69.44 MHz ( period = 14.400 ns ) |
| cpu_du:I3|acc_c[0]                      | cpu_iu:I1|stack_addrs_c[0][5]                              | uclk              | uclk                   | None          | 70.42 MHz ( period = 14.200 ns ) |
| cpu_du:I3|acc_c[2]                      | cpu_iu:I1|stack_addrs_c[0][7]                              | uclk              | uclk                   | None          | 70.92 MHz ( period = 14.100 ns ) |
| cpu_du:I3|nreset_d                      | cpu_iu:I1|stack_addrs_c[0][5]                              | uclk              | uclk                   | None          | 70.92 MHz ( period = 14.100 ns ) |
| cpu_du:I3|acc_c[2]                      | cpu_iu:I1|stack_addrs_c[0][3]                              | uclk              | uclk                   | None          | 70.92 MHz ( period = 14.100 ns ) |
| cpu_du:I3|acc_c[2]                      | cpu_iu:I1|stack_addrs_c[0][1]                              | uclk              | uclk                   | None          | 70.92 MHz ( period = 14.100 ns ) |
| cpu_cu:I2|nreset_c                      | cpu_iu:I1|stack_addrs_c[0][4]                              | uclk              | uclk                   | None          | 71.43 MHz ( period = 14.000 ns ) |
| cpu_cu:I2|nreset_c                      | cpu_iu:I1|pc[0]                                            | uclk              | uclk                   | None          | 71.43 MHz ( period = 14.000 ns ) |
| cpu_cu:I2|nreset_c                      | cpu_iu:I1|stack_addrs_c[0][6]                              | uclk              | uclk                   | None          | 71.94 MHz ( period = 13.900 ns ) |
| cpu_cu:I2|nreset_c                      | cpu_iu:I1|pc[3]                                            | uclk              | uclk                   | None          | 71.94 MHz ( period = 13.900 ns ) |
| cpu_cu:I2|data_t_y[0]                   | cpu_iu:I1|stack_addrs_c[0][7]                              | uclk              | uclk                   | None          | 72.46 MHz ( period = 13.800 ns ) |
| cpu_du:I3|acc_c[3]                      | cpu_iu:I1|stack_addrs_c[0][7]                              | uclk              | uclk                   | None          | 72.46 MHz ( period = 13.800 ns ) |
| cpu_oa:I4|ipage_c[1]                    | cpu_du:I3|acc_c[3]                                         | uclk              | uclk                   | None          | 72.46 MHz ( period = 13.800 ns ) |
| cpu_oa:I4|ipage_c[0]                    | cpu_du:I3|acc_c[1]                                         | uclk              | uclk                   | None          | 72.46 MHz ( period = 13.800 ns ) |
| cpu_cu:I2|data_t_y[1]                   | cpu_iu:I1|stack_addrs_c[0][5]                              | uclk              | uclk                   | None          | 72.46 MHz ( period = 13.800 ns ) |
| cpu_du:I3|nreset_e                      | cpu_iu:I1|stack_addrs_c[0][5]                              | uclk              | uclk                   | None          | 72.46 MHz ( period = 13.800 ns ) |
| cpu_cu:I2|data_t_y[0]                   | cpu_iu:I1|stack_addrs_c[0][3]                              | uclk              | uclk                   | None          | 72.46 MHz ( period = 13.800 ns ) |
| cpu_du:I3|acc_c[3]                      | cpu_iu:I1|stack_addrs_c[0][3]                              | uclk              | uclk                   | None          | 72.46 MHz ( period = 13.800 ns ) |
| cpu_cu:I2|data_t_y[0]                   | cpu_iu:I1|stack_addrs_c[0][1]                              | uclk              | uclk                   | None          | 72.46 MHz ( period = 13.800 ns ) |
| cpu_du:I3|acc_c[3]                      | cpu_iu:I1|stack_addrs_c[0][1]                              | uclk              | uclk                   | None          | 72.46 MHz ( period = 13.800 ns ) |
| cpu_du:I3|acc_c[2]                      | cpu_iu:I1|stack_addrs_c[0][0]                              | uclk              | uclk                   | None          | 72.46 MHz ( period = 13.800 ns ) |
| cpu_cu:I2|nreset_c                      | cpu_oa:I4|data_ix_c[3]                                     | uclk              | uclk                   | None          | 72.46 MHz ( period = 13.800 ns ) |
| cpu_du:I3|acc_c[1]                      | cpu_iu:I1|stack_addrs_c[0][7]                              | uclk              | uclk                   | None          | 72.99 MHz ( period = 13.700 ns ) |
| cpu_cu:I2|valid_c                       | cpu_iu:I1|stack_addrs_c[0][7]                              | uclk              | uclk                   | None          | 72.99 MHz ( period = 13.700 ns ) |
| cpu_oa:I4|ipage_c[0]                    | cpu_du:I3|acc_c[2]                                         | uclk              | uclk                   | None          | 72.99 MHz ( period = 13.700 ns ) |
| cpu_oa:I4|ipage_c[1]                    | cpu_du:I3|acc_c[4]                                         | uclk              | uclk                   | None          | 72.99 MHz ( period = 13.700 ns ) |
| cpu_du:I3|acc_c[1]                      | cpu_iu:I1|stack_addrs_c[0][3]                              | uclk              | uclk                   | None          | 72.99 MHz ( period = 13.700 ns ) |
| cpu_cu:I2|valid_c                       | cpu_iu:I1|stack_addrs_c[0][3]                              | uclk              | uclk                   | None          | 72.99 MHz ( period = 13.700 ns ) |
| cpu_du:I3|acc_c[1]                      | cpu_iu:I1|stack_addrs_c[0][1]                              | uclk              | uclk                   | None          | 72.99 MHz ( period = 13.700 ns ) |
| cpu_cu:I2|valid_c                       | cpu_iu:I1|stack_addrs_c[0][1]                              | uclk              | uclk                   | None          | 72.99 MHz ( period = 13.700 ns ) |
| cpu_cu:I2|data_t_y[2]                   | cpu_iu:I1|stack_addrs_c[0][5]                              | uclk              | uclk                   | None          | 73.53 MHz ( period = 13.600 ns ) |
| cpu_du:I3|acc_c[0]                      | cpu_iu:I1|stack_addrs_c[0][7]                              | uclk              | uclk                   | None          | 74.07 MHz ( period = 13.500 ns ) |
| cpu_du:I3|acc_c[0]                      | cpu_iu:I1|stack_addrs_c[0][3]                              | uclk              | uclk                   | None          | 74.07 MHz ( period = 13.500 ns ) |
| cpu_du:I3|acc_c[0]                      | cpu_iu:I1|stack_addrs_c[0][1]                              | uclk              | uclk                   | None          | 74.07 MHz ( period = 13.500 ns ) |
| cpu_cu:I2|data_t_y[0]                   | cpu_iu:I1|stack_addrs_c[0][0]                              | uclk              | uclk                   | None          | 74.07 MHz ( period = 13.500 ns ) |
| cpu_du:I3|acc_c[3]                      | cpu_iu:I1|stack_addrs_c[0][0]                              | uclk              | uclk                   | None          | 74.07 MHz ( period = 13.500 ns ) |
| cpu_du:I3|nreset_d                      | cpu_iu:I1|stack_addrs_c[0][7]                              | uclk              | uclk                   | None          | 74.63 MHz ( period = 13.400 ns ) |
| cpu_cu:I2|nreset_c                      | cpu_iu:I1|pc[5]                                            | uclk              | uclk                   | None          | 74.63 MHz ( period = 13.400 ns ) |
| cpu_du:I3|acc_c[2]                      | cpu_iu:I1|stack_addrs_c[0][4]                              | uclk              | uclk                   | None          | 74.63 MHz ( period = 13.400 ns ) |
| cpu_du:I3|nreset_d                      | cpu_iu:I1|stack_addrs_c[0][3]                              | uclk              | uclk                   | None          | 74.63 MHz ( period = 13.400 ns ) |
| cpu_du:I3|nreset_d                      | cpu_iu:I1|stack_addrs_c[0][1]                              | uclk              | uclk                   | None          | 74.63 MHz ( period = 13.400 ns ) |
| cpu_du:I3|acc_c[2]                      | cpu_iu:I1|pc[0]                                            | uclk              | uclk                   | None          | 74.63 MHz ( period = 13.400 ns ) |
| cpu_du:I3|acc_c[1]                      | cpu_iu:I1|stack_addrs_c[0][0]                              | uclk              | uclk                   | None          | 74.63 MHz ( period = 13.400 ns ) |
| cpu_cu:I2|valid_c                       | cpu_iu:I1|stack_addrs_c[0][0]                              | uclk              | uclk                   | None          | 74.63 MHz ( period = 13.400 ns ) |
| cpu_du:I3|acc_c[2]                      | cpu_iu:I1|stack_addrs_c[0][6]                              | uclk              | uclk                   | None          | 75.19 MHz ( period = 13.300 ns ) |
| cpu_du:I3|acc_c[2]                      | cpu_iu:I1|pc[3]                                            | uclk              | uclk                   | None          | 75.19 MHz ( period = 13.300 ns ) |
| cpu_cu:I2|nreset_c                      | cpu_iu:I1|stack_addrs_c[0][2]                              | uclk              | uclk                   | None          | 75.19 MHz ( period = 13.300 ns ) |
| cpu_cu:I2|nreset_c                      | cpu_oa:I4|data_ix_c[2]                                     | uclk              | uclk                   | None          | 75.19 MHz ( period = 13.300 ns ) |
| cpu_oa:I4|ipage_c[1]                    | cpu_du:I3|acc_c[1]                                         | uclk              | uclk                   | None          | 75.76 MHz ( period = 13.200 ns ) |
| cpu_du:I3|acc_c[4]                      | cpu_iu:I1|stack_addrs_c[0][5]                              | uclk              | uclk                   | None          | 75.76 MHz ( period = 13.200 ns ) |
| cpu_du:I3|acc_c[0]                      | cpu_iu:I1|stack_addrs_c[0][0]                              | uclk              | uclk                   | None          | 75.76 MHz ( period = 13.200 ns ) |
| cpu_cu:I2|data_t_y[1]                   | cpu_iu:I1|stack_addrs_c[0][7]                              | uclk              | uclk                   | None          | 76.34 MHz ( period = 13.100 ns ) |
| cpu_du:I3|nreset_e                      | cpu_iu:I1|stack_addrs_c[0][7]                              | uclk              | uclk                   | None          | 76.34 MHz ( period = 13.100 ns ) |
| cpu_oa:I4|ipage_c[0]                    | cpu_du:I3|acc_c[0]                                         | uclk              | uclk                   | None          | 76.34 MHz ( period = 13.100 ns ) |
| cpu_cu:I2|data_t_y[0]                   | cpu_iu:I1|stack_addrs_c[0][4]                              | uclk              | uclk                   | None          | 76.34 MHz ( period = 13.100 ns ) |
| cpu_du:I3|acc_c[3]                      | cpu_iu:I1|stack_addrs_c[0][4]                              | uclk              | uclk                   | None          | 76.34 MHz ( period = 13.100 ns ) |
| cpu_cu:I2|data_t_y[1]                   | cpu_iu:I1|stack_addrs_c[0][3]                              | uclk              | uclk                   | None          | 76.34 MHz ( period = 13.100 ns ) |
| cpu_du:I3|nreset_e                      | cpu_iu:I1|stack_addrs_c[0][3]                              | uclk              | uclk                   | None          | 76.34 MHz ( period = 13.100 ns ) |
| cpu_cu:I2|data_t_y[1]                   | cpu_iu:I1|stack_addrs_c[0][1]                              | uclk              | uclk                   | None          | 76.34 MHz ( period = 13.100 ns ) |
| cpu_du:I3|nreset_e                      | cpu_iu:I1|stack_addrs_c[0][1]                              | uclk              | uclk                   | None          | 76.34 MHz ( period = 13.100 ns ) |
| cpu_cu:I2|data_t_y[0]                   | cpu_iu:I1|pc[0]                                            | uclk              | uclk                   | None          | 76.34 MHz ( period = 13.100 ns ) |
| cpu_du:I3|acc_c[3]                      | cpu_iu:I1|pc[0]                                            | uclk              | uclk                   | None          | 76.34 MHz ( period = 13.100 ns ) |
| cpu_du:I3|nreset_d                      | cpu_iu:I1|stack_addrs_c[0][0]                              | uclk              | uclk                   | None          | 76.34 MHz ( period = 13.100 ns ) |
| cpu_cu:I2|nreset_c                      | cpu_iu:I1|pc[7]                                            | uclk              | uclk                   | None          | 76.92 MHz ( period = 13.000 ns ) |
| cpu_oa:I4|int_re_c                      | cpu_du:I3|acc_c[3]                                         | uclk              | uclk                   | None          | 76.92 MHz ( period = 13.000 ns ) |
| cpu_oa:I4|ipage_c[1]                    | cpu_du:I3|acc_c[2]                                         | uclk              | uclk                   | None          | 76.92 MHz ( period = 13.000 ns ) |
| cpu_cu:I2|data_t_y[0]                   | cpu_iu:I1|stack_addrs_c[0][6]                              | uclk              | uclk                   | None          | 76.92 MHz ( period = 13.000 ns ) |
| cpu_du:I3|acc_c[3]                      | cpu_iu:I1|stack_addrs_c[0][6]                              | uclk              | uclk                   | None          | 76.92 MHz ( period = 13.000 ns ) |
| cpu_cu:I2|nreset_c                      | cpu_iu:I1|pc[6]                                            | uclk              | uclk                   | None          | 76.92 MHz ( period = 13.000 ns ) |
| cpu_cu:I2|data_c_y[1]                   | cpu_iu:I1|stack_addrs_c[0][5]                              | uclk              | uclk                   | None          | 76.92 MHz ( period = 13.000 ns ) |
| cpu_du:I3|acc_c[1]                      | cpu_iu:I1|stack_addrs_c[0][4]                              | uclk              | uclk                   | None          | 76.92 MHz ( period = 13.000 ns ) |
| cpu_cu:I2|valid_c                       | cpu_iu:I1|stack_addrs_c[0][4]                              | uclk              | uclk                   | None          | 76.92 MHz ( period = 13.000 ns ) |
| cpu_cu:I2|data_t_y[0]                   | cpu_iu:I1|pc[3]                                            | uclk              | uclk                   | None          | 76.92 MHz ( period = 13.000 ns ) |
| cpu_du:I3|acc_c[3]                      | cpu_iu:I1|pc[3]                                            | uclk              | uclk                   | None          | 76.92 MHz ( period = 13.000 ns ) |
| cpu_du:I3|acc_c[1]                      | cpu_iu:I1|pc[0]                                            | uclk              | uclk                   | None          | 76.92 MHz ( period = 13.000 ns ) |
| cpu_cu:I2|valid_c                       | cpu_iu:I1|pc[0]                                            | uclk              | uclk                   | None          | 76.92 MHz ( period = 13.000 ns ) |
| cpu_cu:I2|nreset_c                      | cpu_iu:I1|stack_addrs_c[1][5]                              | uclk              | uclk                   | None          | 76.92 MHz ( period = 13.000 ns ) |
| cpu_cu:I2|nreset_c                      | cpu_iu:I1|stack_addrs_c[1][1]                              | uclk              | uclk                   | None          | 76.92 MHz ( period = 13.000 ns ) |
| cpu_cu:I2|nreset_c                      | cpu_iu:I1|stack_addrs_c[1][0]                              | uclk              | uclk                   | None          | 76.92 MHz ( period = 13.000 ns ) |
| cpu_du:I3|acc_c[2]                      | cpu_oa:I4|data_ix_c[3]                                     | uclk              | uclk                   | None          | 76.92 MHz ( period = 13.000 ns ) |
| cpu_cu:I2|data_t_y[2]                   | cpu_iu:I1|stack_addrs_c[0][7]                              | uclk              | uclk                   | None          | 77.52 MHz ( period = 12.900 ns ) |
| cpu_oa:I4|data_ix_c[0]                  | cpu_du:I3|acc_c[3]                                         | uclk              | uclk                   | None          | 77.52 MHz ( period = 12.900 ns ) |
| cpu_oa:I4|int_re_c                      | cpu_du:I3|acc_c[4]                                         | uclk              | uclk                   | None          | 77.52 MHz ( period = 12.900 ns ) |
| cpu_du:I3|acc_c[1]                      | cpu_iu:I1|stack_addrs_c[0][6]                              | uclk              | uclk                   | None          | 77.52 MHz ( period = 12.900 ns ) |
| Timing analysis restricted to 200 rows. | To change the limit use Timing Settings (Assignments menu) |                   |                        |               |                                  |
+-----------------------------------------+------------------------------------------------------------+-------------------+------------------------+---------------+----------------------------------+

+-----------------------------------------------------------------------------+
| tpd (Pin to Pin Delays)                                                     |
+-----------------------------------------------------------------------------+
+--------------------------------------------------------+------------------------------------------------------------+------------------------+-------------------------+
| Source Name                                            | Destination Name                                           | Actual Delay (Longest) | Actual Delay (Shortest) |
+--------------------------------------------------------+------------------------------------------------------------+------------------------+-------------------------+
| idata[1]                                               | iaddr[3]                                                   | 23.300 ns              | 16.500 ns               |
| nreset                                                 | iaddr[3]                                                   | 22.400 ns              | 12.700 ns               |
| idata[1]                                               | iaddr[5]                                                   | 21.600 ns              | 14.900 ns               |
| idata[0]                                               | iaddr[3]                                                   | 21.500 ns              | 17.200 ns               |
| idata[5]                                               | iaddr[3]                                                   | 21.200 ns              | 16.400 ns               |
| idata[7]                                               | iaddr[3]                                                   | 21.200 ns              | 11.300 ns               |
| idata[1]                                               | iaddr[7]                                                   | 21.100 ns              | 14.400 ns               |
| idata[1]                                               | iaddr[6]                                                   | 21.100 ns              | 14.400 ns               |
| idata[6]                                               | iaddr[3]                                                   | 21.000 ns              | 16.600 ns               |
| idata[2]                                               | iaddr[3]                                                   | 20.800 ns              | 13.800 ns               |
| nreset                                                 | iaddr[5]                                                   | 20.700 ns              | 11.400 ns               |
| idata[1]                                               | iaddr[0]                                                   | 20.700 ns              | 14.400 ns               |
| idata[1]                                               | iaddr[4]                                                   | 20.600 ns              | 14.000 ns               |
| idata[4]                                               | iaddr[3]                                                   | 20.500 ns              | 18.900 ns               |
| idata[1]                                               | iaddr[1]                                                   | 20.300 ns              | 13.300 ns               |
| nreset                                                 | iaddr[7]                                                   | 20.200 ns              | 10.300 ns               |
| nreset                                                 | iaddr[6]                                                   | 20.200 ns              | 10.300 ns               |
| idata[1]                                               | iaddr[2]                                                   | 19.900 ns              | 13.100 ns               |
| idata[0]                                               | iaddr[5]                                                   | 19.800 ns              | 15.500 ns               |
| nreset                                                 | iaddr[4]                                                   | 19.700 ns              | 10.200 ns               |
| nreset                                                 | iaddr[0]                                                   | 19.700 ns              | 11.900 ns               |
| idata[5]                                               | iaddr[5]                                                   | 19.500 ns              | 14.700 ns               |
| idata[7]                                               | iaddr[5]                                                   | 19.500 ns              | 14.900 ns               |
| idata[3]                                               | iaddr[3]                                                   | 19.400 ns              | 14.000 ns               |
| nreset                                                 | iaddr[1]                                                   | 19.400 ns              | 10.400 ns               |
| idata[0]                                               | iaddr[7]                                                   | 19.300 ns              | 15.000 ns               |
| idata[0]                                               | iaddr[6]                                                   | 19.300 ns              | 14.600 ns               |
| idata[6]                                               | iaddr[5]                                                   | 19.300 ns              | 14.900 ns               |
| idata[4]                                               | iaddr[0]                                                   | 19.200 ns              | 10.900 ns               |
| idata[2]                                               | iaddr[5]                                                   | 19.100 ns              | 12.100 ns               |
| idata[1]                                               | data_out[3]                                                | 19.100 ns              | 15.100 ns               |
| idata[1]                                               | data_out[2]                                                | 19.100 ns              | 15.100 ns               |
| idata[5]                                               | iaddr[7]                                                   | 19.000 ns              | 14.200 ns               |
| idata[7]                                               | iaddr[7]                                                   | 19.000 ns              | 14.400 ns               |
| idata[5]                                               | iaddr[6]                                                   | 19.000 ns              | 13.800 ns               |
| idata[7]                                               | iaddr[6]                                                   | 19.000 ns              | 14.000 ns               |
| idata[4]                                               | iaddr[5]                                                   | 19.000 ns              | 17.200 ns               |
| nreset                                                 | iaddr[2]                                                   | 19.000 ns              | 10.400 ns               |
| idata[0]                                               | iaddr[0]                                                   | 18.900 ns              | 14.800 ns               |
| idata[6]                                               | iaddr[7]                                                   | 18.800 ns              | 14.400 ns               |
| idata[6]                                               | iaddr[6]                                                   | 18.800 ns              | 14.000 ns               |
| idata[0]                                               | iaddr[4]                                                   | 18.800 ns              | 14.400 ns               |
| idata[1]                                               | nre                                                        | 18.800 ns              | 13.200 ns               |
| idata[2]                                               | iaddr[7]                                                   | 18.600 ns              | 11.600 ns               |
| idata[2]                                               | iaddr[6]                                                   | 18.600 ns              | 11.200 ns               |
| idata[5]                                               | iaddr[0]                                                   | 18.600 ns              | 14.000 ns               |
| idata[7]                                               | iaddr[0]                                                   | 18.600 ns              | 14.200 ns               |
| idata[4]                                               | data_out[3]                                                | 18.600 ns              | 11.100 ns               |
| idata[4]                                               | data_out[2]                                                | 18.600 ns              | 11.100 ns               |
| idata[5]                                               | iaddr[4]                                                   | 18.500 ns              | 13.600 ns               |
| idata[7]                                               | iaddr[4]                                                   | 18.500 ns              | 13.800 ns               |
| idata[0]                                               | iaddr[1]                                                   | 18.500 ns              | 13.500 ns               |
| idata[6]                                               | iaddr[0]                                                   | 18.400 ns              | 14.200 ns               |
| idata[4]                                               | iaddr[7]                                                   | 18.300 ns              | 16.700 ns               |
| idata[6]                                               | iaddr[4]                                                   | 18.300 ns              | 13.800 ns               |
| idata[4]                                               | nre                                                        | 18.300 ns              | 13.400 ns               |
| idata[5]                                               | iaddr[1]                                                   | 18.200 ns              | 8.400 ns                |
| idata[7]                                               | iaddr[1]                                                   | 18.200 ns              | 12.900 ns               |
| idata[2]                                               | iaddr[0]                                                   | 18.200 ns              | 11.400 ns               |
| idata[2]                                               | iaddr[4]                                                   | 18.100 ns              | 11.000 ns               |
| idata[0]                                               | iaddr[2]                                                   | 18.100 ns              | 13.500 ns               |
| idata[1]                                               | nwe                                                        | 18.100 ns              | 14.100 ns               |
| idata[4]                                               | iaddr[6]                                                   | 18.000 ns              | 16.300 ns               |
| idata[4]                                               | iaddr[4]                                                   | 18.000 ns              | 16.100 ns               |
| idata[6]                                               | iaddr[1]                                                   | 18.000 ns              | 12.900 ns               |
| nreset                                                 | data_out[3]                                                | 17.900 ns              | 12.600 ns               |
| nreset                                                 | data_out[2]                                                | 17.900 ns              | 12.600 ns               |
| idata[5]                                               | iaddr[2]                                                   | 17.800 ns              | 12.700 ns               |
| idata[7]                                               | iaddr[2]                                                   | 17.800 ns              | 12.900 ns               |
| idata[2]                                               | iaddr[1]                                                   | 17.800 ns              | 10.100 ns               |
| idata[3]                                               | iaddr[5]                                                   | 17.700 ns              | 12.400 ns               |
| idata[6]                                               | iaddr[2]                                                   | 17.600 ns              | 8.000 ns                |
| nreset                                                 | nre                                                        | 17.600 ns              | 12.600 ns               |
| idata[4]                                               | nwe                                                        | 17.600 ns              | 12.700 ns               |
| idata[2]                                               | iaddr[2]                                                   | 17.400 ns              | 10.100 ns               |
| idata[0]                                               | data_out[3]                                                | 17.300 ns              | 15.800 ns               |
| idata[0]                                               | data_out[2]                                                | 17.300 ns              | 15.800 ns               |
| idata[3]                                               | iaddr[7]                                                   | 17.200 ns              | 11.900 ns               |
| idata[3]                                               | iaddr[6]                                                   | 17.200 ns              | 11.600 ns               |
| idata[4]                                               | iaddr[1]                                                   | 17.000 ns              | 15.200 ns               |
| idata[5]                                               | data_out[3]                                                | 17.000 ns              | 9.200 ns                |
| idata[7]                                               | data_out[3]                                                | 17.000 ns              | 10.400 ns               |
| idata[5]                                               | data_out[2]                                                | 17.000 ns              | 9.200 ns                |
| idata[7]                                               | data_out[2]                                                | 17.000 ns              | 10.400 ns               |
| idata[0]                                               | nre                                                        | 17.000 ns              | 13.900 ns               |
| nreset                                                 | nwe                                                        | 16.900 ns              | 12.400 ns               |
| idata[3]                                               | iaddr[0]                                                   | 16.800 ns              | 11.800 ns               |
| idata[6]                                               | data_out[3]                                                | 16.800 ns              | 8.800 ns                |
| idata[6]                                               | data_out[2]                                                | 16.800 ns              | 8.800 ns                |
| idata[3]                                               | iaddr[4]                                                   | 16.700 ns              | 11.400 ns               |
| idata[5]                                               | nre                                                        | 16.700 ns              | 11.400 ns               |
| idata[7]                                               | nre                                                        | 16.700 ns              | 10.100 ns               |
| idata[4]                                               | iaddr[2]                                                   | 16.600 ns              | 15.200 ns               |
| idata[2]                                               | data_out[3]                                                | 16.600 ns              | 12.400 ns               |
| idata[2]                                               | data_out[2]                                                | 16.600 ns              | 12.400 ns               |
| idata[6]                                               | nre                                                        | 16.500 ns              | 10.900 ns               |
| idata[3]                                               | iaddr[1]                                                   | 16.400 ns              | 10.500 ns               |
| idata[2]                                               | nre                                                        | 16.300 ns              | 10.500 ns               |
| idata[0]                                               | nwe                                                        | 16.300 ns              | 14.800 ns               |
| idata[3]                                               | iaddr[2]                                                   | 16.000 ns              | 10.500 ns               |
| idata[5]                                               | nwe                                                        | 16.000 ns              | 10.700 ns               |
| idata[7]                                               | nwe                                                        | 16.000 ns              | 9.400 ns                |
| idata[6]                                               | nwe                                                        | 15.800 ns              | 10.200 ns               |
| idata[2]                                               | nwe                                                        | 15.600 ns              | 11.400 ns               |
| idata[3]                                               | data_out[3]                                                | 15.200 ns              | 11.600 ns               |
| idata[3]                                               | data_out[2]                                                | 15.200 ns              | 11.600 ns               |
| idata[3]                                               | nre                                                        | 14.900 ns              | 9.700 ns                |
| idata[3]                                               | nwe                                                        | 14.200 ns              | 10.600 ns               |
| idata[9]                                               | data_out[3]                                                | 14.000 ns              | 14.000 ns               |
| idata[9]                                               | data_out[2]                                                | 14.000 ns              | 14.000 ns               |
| idata[9]                                               | nre                                                        | 13.700 ns              | 13.700 ns               |
| nreset                                                 | daddr[4]                                                   | 13.600 ns              | 13.600 ns               |
| nreset                                                 | daddr[1]                                                   | 13.600 ns              | 13.600 ns               |
| nreset                                                 | daddr[2]                                                   | 13.200 ns              | 13.200 ns               |
| idata[9]                                               | nwe                                                        | 13.000 ns              | 13.000 ns               |
| nreset                                                 | daddr[0]                                                   | 12.900 ns              | 12.900 ns               |
| nreset                                                 | daddr[3]                                                   | 12.500 ns              | 12.500 ns               |
| nreset                                                 | daddr[5]                                                   | 12.000 ns              | 12.000 ns               |
| idata[9]                                               | iaddr[5]                                                   | 11.300 ns              | 11.300 ns               |
| idata[8]                                               | iaddr[4]                                                   | 10.900 ns              | 10.900 ns               |
| idata[8]                                               | daddr[4]                                                   | 9.400 ns               | 9.400 ns                |
| idata[4]                                               | daddr[0]                                                   | 9.400 ns               | 9.400 ns                |
| idata[9]                                               | daddr[5]                                                   | 9.100 ns               | 9.100 ns                |
| idata[5]                                               | daddr[1]                                                   | 7.500 ns               | 7.500 ns                |
| idata[7]                                               | daddr[3]                                                   | 6.900 ns               | 6.900 ns                |
| idata[6]                                               | daddr[2]                                                   | 6.200 ns               | 6.200 ns                |
| Timing analysis restricted to 10 rows per destination. | To change the limit use Timing Settings (Assignments menu) |                        |                         |
+--------------------------------------------------------+------------------------------------------------------------+------------------------+-------------------------+

+-----------------------------------------------------------------------------+
| tsu (Input Setup Times)                                                     |
+-----------------------------------------------------------------------------+
+-------------------------------------------+------------------------------------------------------------+
| Data Pin Name                             | Actual tsu                                                 |
|    -- Register Name                       |                                                            |
|       -- Clock Name                       |                                                            |
+-------------------------------------------+------------------------------------------------------------+
| idata[1]                                  | 26.000 ns                                                  |
|    -- cpu_du:I3|acc_c[3]                  | 26.000 ns                                                  |
|       -- uclk                             | 26.000 ns                                                  |
|    -- cpu_du:I3|acc_c[4]                  | 25.900 ns                                                  |
|       -- uclk                             | 25.900 ns                                                  |
|    -- cpu_du:I3|acc_c[1]                  | 25.300 ns                                                  |
|       -- uclk                             | 25.300 ns                                                  |
|    -- cpu_du:I3|acc_c[2]                  | 25.200 ns                                                  |
|       -- uclk                             | 25.200 ns                                                  |
|    -- cpu_du:I3|acc_c[0]                  | 24.600 ns                                                  |
|       -- uclk                             | 24.600 ns                                                  |
|    -- cpu_iu:I1|stack_addrs_c[0][5]       | 17.700 ns                                                  |
|       -- uclk                             | 17.700 ns                                                  |
|    -- cpu_iu:I1|stack_addrs_c[0][1]       | 17.000 ns                                                  |
|       -- uclk                             | 17.000 ns                                                  |
|    -- cpu_iu:I1|stack_addrs_c[0][3]       | 17.000 ns                                                  |
|       -- uclk                             | 17.000 ns                                                  |
|    -- cpu_iu:I1|stack_addrs_c[0][7]       | 17.000 ns                                                  |
|       -- uclk                             | 17.000 ns                                                  |
|    -- cpu_iu:I1|stack_addrs_c[0][0]       | 16.700 ns                                                  |
|       -- uclk                             | 16.700 ns                                                  |
|    -- Timing analysis results restricted. | To change the limit use Timing Settings (Assignments menu) |
| idata[4]                                  | 25.500 ns                                                  |
|    -- cpu_du:I3|acc_c[3]                  | 25.500 ns                                                  |
|       -- uclk                             | 25.500 ns                                                  |
|    -- cpu_du:I3|acc_c[4]                  | 25.400 ns                                                  |
|       -- uclk                             | 25.400 ns                                                  |
|    -- cpu_du:I3|acc_c[1]                  | 24.800 ns                                                  |
|       -- uclk                             | 24.800 ns                                                  |
|    -- cpu_du:I3|acc_c[2]                  | 24.700 ns                                                  |
|       -- uclk                             | 24.700 ns                                                  |
|    -- cpu_du:I3|acc_c[0]                  | 24.100 ns                                                  |
|       -- uclk                             | 24.100 ns                                                  |
|    -- cpu_iu:I1|stack_addrs_c[0][5]       | 16.200 ns                                                  |
|       -- uclk                             | 16.200 ns                                                  |
|    -- cpu_oa:I4|data_ix_c[3]              | 15.800 ns                                                  |
|       -- uclk                             | 15.800 ns                                                  |
|    -- cpu_iu:I1|stack_addrs_c[0][1]       | 15.500 ns                                                  |
|       -- uclk                             | 15.500 ns                                                  |
|    -- cpu_iu:I1|stack_addrs_c[0][3]       | 15.500 ns                                                  |
|       -- uclk                             | 15.500 ns                                                  |
|    -- cpu_iu:I1|stack_addrs_c[0][7]       | 15.500 ns                                                  |
|       -- uclk                             | 15.500 ns                                                  |
|    -- Timing analysis results restricted. | To change the limit use Timing Settings (Assignments menu) |
| nreset                                    | 24.800 ns                                                  |
|    -- cpu_du:I3|acc_c[3]                  | 24.800 ns                                                  |
|       -- uclk                             | 24.800 ns                                                  |
|    -- cpu_du:I3|acc_c[4]                  | 24.700 ns                                                  |
|       -- uclk                             | 24.700 ns                                                  |
|    -- cpu_du:I3|acc_c[1]                  | 24.100 ns                                                  |
|       -- uclk                             | 24.100 ns                                                  |
|    -- cpu_du:I3|acc_c[2]                  | 24.000 ns                                                  |
|       -- uclk                             | 24.000 ns                                                  |
|    -- cpu_du:I3|acc_c[0]                  | 23.400 ns                                                  |
|       -- uclk                             | 23.400 ns                                                  |
|    -- cpu_iu:I1|stack_addrs_c[0][5]       | 16.700 ns                                                  |
|       -- uclk                             | 16.700 ns                                                  |
|    -- cpu_iu:I1|stack_addrs_c[0][1]       | 16.000 ns                                                  |
|       -- uclk                             | 16.000 ns                                                  |
|    -- cpu_iu:I1|stack_addrs_c[0][3]       | 16.000 ns                                                  |
|       -- uclk                             | 16.000 ns                                                  |
|    -- cpu_iu:I1|stack_addrs_c[0][7]       | 16.000 ns                                                  |
|       -- uclk                             | 16.000 ns                                                  |
|    -- cpu_iu:I1|stack_addrs_c[0][0]       | 15.700 ns                                                  |
|       -- uclk                             | 15.700 ns                                                  |
|    -- Timing analysis results restricted. | To change the limit use Timing Settings (Assignments menu) |
| idata[0]                                  | 24.200 ns                                                  |
|    -- cpu_du:I3|acc_c[3]                  | 24.200 ns                                                  |
|       -- uclk                             | 24.200 ns                                                  |
|    -- cpu_du:I3|acc_c[4]                  | 24.100 ns                                                  |
|       -- uclk                             | 24.100 ns                                                  |
|    -- cpu_du:I3|acc_c[1]                  | 23.500 ns                                                  |
|       -- uclk                             | 23.500 ns                                                  |
|    -- cpu_du:I3|acc_c[2]                  | 23.400 ns                                                  |
|       -- uclk                             | 23.400 ns                                                  |
|    -- cpu_du:I3|acc_c[0]                  | 22.800 ns                                                  |
|       -- uclk                             | 22.800 ns                                                  |
|    -- cpu_iu:I1|stack_addrs_c[0][5]       | 15.900 ns                                                  |
|       -- uclk                             | 15.900 ns                                                  |
|    -- cpu_iu:I1|stack_addrs_c[0][1]       | 15.200 ns                                                  |
|       -- uclk                             | 15.200 ns                                                  |
|    -- cpu_iu:I1|stack_addrs_c[0][3]       | 15.200 ns                                                  |
|       -- uclk                             | 15.200 ns                                                  |
|    -- cpu_iu:I1|stack_addrs_c[0][7]       | 15.200 ns                                                  |
|       -- uclk                             | 15.200 ns                                                  |
|    -- cpu_iu:I1|stack_addrs_c[0][0]       | 14.900 ns                                                  |
|       -- uclk                             | 14.900 ns                                                  |
|    -- Timing analysis results restricted. | To change the limit use Timing Settings (Assignments menu) |
| idata[7]                                  | 23.900 ns                                                  |
|    -- cpu_du:I3|acc_c[3]                  | 23.900 ns                                                  |
|       -- uclk                             | 23.900 ns                                                  |
|    -- cpu_du:I3|acc_c[4]                  | 23.800 ns                                                  |
|       -- uclk                             | 23.800 ns                                                  |
|    -- cpu_du:I3|acc_c[1]                  | 23.200 ns                                                  |
|       -- uclk                             | 23.200 ns                                                  |
|    -- cpu_du:I3|acc_c[2]                  | 23.100 ns                                                  |
|       -- uclk                             | 23.100 ns                                                  |
|    -- cpu_du:I3|acc_c[0]                  | 22.500 ns                                                  |
|       -- uclk                             | 22.500 ns                                                  |
|    -- cpu_iu:I1|stack_addrs_c[0][5]       | 15.600 ns                                                  |
|       -- uclk                             | 15.600 ns                                                  |
|    -- cpu_iu:I1|stack_addrs_c[0][1]       | 14.900 ns                                                  |
|       -- uclk                             | 14.900 ns                                                  |
|    -- cpu_iu:I1|stack_addrs_c[0][3]       | 14.900 ns                                                  |
|       -- uclk                             | 14.900 ns                                                  |
|    -- cpu_iu:I1|stack_addrs_c[0][7]       | 14.900 ns                                                  |
|       -- uclk                             | 14.900 ns                                                  |
|    -- cpu_iu:I1|stack_addrs_c[0][0]       | 14.600 ns                                                  |
|       -- uclk                             | 14.600 ns                                                  |
|    -- Timing analysis results restricted. | To change the limit use Timing Settings (Assignments menu) |
| idata[5]                                  | 23.900 ns                                                  |
|    -- cpu_du:I3|acc_c[3]                  | 23.900 ns                                                  |
|       -- uclk                             | 23.900 ns                                                  |
|    -- cpu_du:I3|acc_c[4]                  | 23.800 ns                                                  |
|       -- uclk                             | 23.800 ns                                                  |
|    -- cpu_du:I3|acc_c[1]                  | 23.200 ns                                                  |
|       -- uclk                             | 23.200 ns                                                  |
|    -- cpu_du:I3|acc_c[2]                  | 23.100 ns                                                  |
|       -- uclk                             | 23.100 ns                                                  |
|    -- cpu_du:I3|acc_c[0]                  | 22.500 ns                                                  |
|       -- uclk                             | 22.500 ns                                                  |
|    -- cpu_iu:I1|stack_addrs_c[0][5]       | 15.600 ns                                                  |
|       -- uclk                             | 15.600 ns                                                  |
|    -- cpu_iu:I1|stack_addrs_c[0][1]       | 14.900 ns                                                  |
|       -- uclk                             | 14.900 ns                                                  |
|    -- cpu_iu:I1|stack_addrs_c[0][3]       | 14.900 ns                                                  |
|       -- uclk                             | 14.900 ns                                                  |
|    -- cpu_iu:I1|stack_addrs_c[0][7]       | 14.900 ns                                                  |
|       -- uclk                             | 14.900 ns                                                  |
|    -- cpu_iu:I1|stack_addrs_c[0][0]       | 14.600 ns                                                  |
|       -- uclk                             | 14.600 ns                                                  |
|    -- Timing analysis results restricted. | To change the limit use Timing Settings (Assignments menu) |
| idata[6]                                  | 23.700 ns                                                  |
|    -- cpu_du:I3|acc_c[3]                  | 23.700 ns                                                  |
|       -- uclk                             | 23.700 ns                                                  |
|    -- cpu_du:I3|acc_c[4]                  | 23.600 ns                                                  |
|       -- uclk                             | 23.600 ns                                                  |
|    -- cpu_du:I3|acc_c[1]                  | 23.000 ns                                                  |
|       -- uclk                             | 23.000 ns                                                  |
|    -- cpu_du:I3|acc_c[2]                  | 22.900 ns                                                  |
|       -- uclk                             | 22.900 ns                                                  |
|    -- cpu_du:I3|acc_c[0]                  | 22.300 ns                                                  |
|       -- uclk                             | 22.300 ns                                                  |
|    -- cpu_iu:I1|stack_addrs_c[0][5]       | 15.400 ns                                                  |
|       -- uclk                             | 15.400 ns                                                  |
|    -- cpu_iu:I1|stack_addrs_c[0][1]       | 14.700 ns                                                  |
|       -- uclk                             | 14.700 ns                                                  |
|    -- cpu_iu:I1|stack_addrs_c[0][3]       | 14.700 ns                                                  |
|       -- uclk                             | 14.700 ns                                                  |
|    -- cpu_iu:I1|stack_addrs_c[0][7]       | 14.700 ns                                                  |
|       -- uclk                             | 14.700 ns                                                  |
|    -- cpu_iu:I1|stack_addrs_c[0][0]       | 14.400 ns                                                  |
|       -- uclk                             | 14.400 ns                                                  |
|    -- Timing analysis results restricted. | To change the limit use Timing Settings (Assignments menu) |
| idata[2]                                  | 23.500 ns                                                  |
|    -- cpu_du:I3|acc_c[3]                  | 23.500 ns                                                  |
|       -- uclk                             | 23.500 ns                                                  |
|    -- cpu_du:I3|acc_c[4]                  | 23.400 ns                                                  |
|       -- uclk                             | 23.400 ns                                                  |
|    -- cpu_du:I3|acc_c[1]                  | 22.800 ns                                                  |
|       -- uclk                             | 22.800 ns                                                  |
|    -- cpu_du:I3|acc_c[2]                  | 22.700 ns                                                  |
|       -- uclk                             | 22.700 ns                                                  |
|    -- cpu_du:I3|acc_c[0]                  | 22.100 ns                                                  |
|       -- uclk                             | 22.100 ns                                                  |
|    -- cpu_iu:I1|stack_addrs_c[0][5]       | 15.200 ns                                                  |
|       -- uclk                             | 15.200 ns                                                  |
|    -- cpu_iu:I1|stack_addrs_c[0][1]       | 14.500 ns                                                  |
|       -- uclk                             | 14.500 ns                                                  |
|    -- cpu_iu:I1|stack_addrs_c[0][3]       | 14.500 ns                                                  |
|       -- uclk                             | 14.500 ns                                                  |
|    -- cpu_iu:I1|stack_addrs_c[0][7]       | 14.500 ns                                                  |
|       -- uclk                             | 14.500 ns                                                  |
|    -- cpu_iu:I1|stack_addrs_c[0][0]       | 14.200 ns                                                  |
|       -- uclk                             | 14.200 ns                                                  |
|    -- Timing analysis results restricted. | To change the limit use Timing Settings (Assignments menu) |
| idata[3]                                  | 22.100 ns                                                  |
|    -- cpu_du:I3|acc_c[3]                  | 22.100 ns                                                  |
|       -- uclk                             | 22.100 ns                                                  |
|    -- cpu_du:I3|acc_c[4]                  | 22.000 ns                                                  |
|       -- uclk                             | 22.000 ns                                                  |
|    -- cpu_du:I3|acc_c[1]                  | 21.400 ns                                                  |
|       -- uclk                             | 21.400 ns                                                  |
|    -- cpu_du:I3|acc_c[2]                  | 21.300 ns                                                  |
|       -- uclk                             | 21.300 ns                                                  |
|    -- cpu_du:I3|acc_c[0]                  | 20.700 ns                                                  |
|       -- uclk                             | 20.700 ns                                                  |
|    -- cpu_iu:I1|stack_addrs_c[0][5]       | 13.800 ns                                                  |
|       -- uclk                             | 13.800 ns                                                  |
|    -- cpu_iu:I1|stack_addrs_c[0][1]       | 13.100 ns                                                  |
|       -- uclk                             | 13.100 ns                                                  |
|    -- cpu_iu:I1|stack_addrs_c[0][3]       | 13.100 ns                                                  |
|       -- uclk                             | 13.100 ns                                                  |
|    -- cpu_iu:I1|stack_addrs_c[0][7]       | 13.100 ns                                                  |
|       -- uclk                             | 13.100 ns                                                  |
|    -- cpu_iu:I1|stack_addrs_c[0][0]       | 12.800 ns                                                  |
|       -- uclk                             | 12.800 ns                                                  |
|    -- Timing analysis results restricted. | To change the limit use Timing Settings (Assignments menu) |
| idata[9]                                  | 20.900 ns                                                  |
|    -- cpu_du:I3|acc_c[3]                  | 20.900 ns                                                  |
|       -- uclk                             | 20.900 ns                                                  |
|    -- cpu_du:I3|acc_c[4]                  | 20.800 ns                                                  |
|       -- uclk                             | 20.800 ns                                                  |
|    -- cpu_du:I3|acc_c[1]                  | 20.200 ns                                                  |
|       -- uclk                             | 20.200 ns                                                  |
|    -- cpu_du:I3|acc_c[2]                  | 20.100 ns                                                  |
|       -- uclk                             | 20.100 ns                                                  |
|    -- cpu_du:I3|acc_c[0]                  | 19.500 ns                                                  |
|       -- uclk                             | 19.500 ns                                                  |
|    -- cpu_oa:I4|data_ix_c[3]              | 11.200 ns                                                  |
|       -- uclk                             | 11.200 ns                                                  |
|    -- cpu_oa:I4|data_ix_c[2]              | 10.700 ns                                                  |
|       -- uclk                             | 10.700 ns                                                  |
|    -- cpu_oa:I4|ipage_c[0]                | 10.000 ns                                                  |
|       -- uclk                             | 10.000 ns                                                  |
|    -- cpu_oa:I4|ipage_c[1]                | 10.000 ns                                                  |
|       -- uclk                             | 10.000 ns                                                  |
|    -- cpu_oa:I4|data_ix_c[1]              | 9.700 ns                                                   |
|       -- uclk                             | 9.700 ns                                                   |
|    -- Timing analysis results restricted. | To change the limit use Timing Settings (Assignments menu) |
| idata[8]                                  | 20.300 ns                                                  |
|    -- cpu_du:I3|acc_c[3]                  | 20.300 ns                                                  |
|       -- uclk                             | 20.300 ns                                                  |
|    -- cpu_du:I3|acc_c[4]                  | 20.200 ns                                                  |
|       -- uclk                             | 20.200 ns                                                  |
|    -- cpu_du:I3|acc_c[1]                  | 19.600 ns                                                  |
|       -- uclk                             | 19.600 ns                                                  |
|    -- cpu_du:I3|acc_c[2]                  | 19.500 ns                                                  |
|       -- uclk                             | 19.500 ns                                                  |
|    -- cpu_du:I3|acc_c[0]                  | 18.900 ns                                                  |
|       -- uclk                             | 18.900 ns                                                  |
|    -- cpu_oa:I4|data_ix_c[3]              | 10.600 ns                                                  |
|       -- uclk                             | 10.600 ns                                                  |
|    -- cpu_oa:I4|data_ix_c[2]              | 10.100 ns                                                  |
|       -- uclk                             | 10.100 ns                                                  |
|    -- cpu_oa:I4|ipage_c[0]                | 9.400 ns                                                   |
|       -- uclk                             | 9.400 ns                                                   |
|    -- cpu_oa:I4|ipage_c[1]                | 9.400 ns                                                   |
|       -- uclk                             | 9.400 ns                                                   |
|    -- cpu_oa:I4|data_ix_c[1]              | 9.100 ns                                                   |
|       -- uclk                             | 9.100 ns                                                   |
|    -- Timing analysis results restricted. | To change the limit use Timing Settings (Assignments menu) |
| data_in[0]                                | 15.300 ns                                                  |
|    -- cpu_du:I3|acc_c[3]                  | 15.300 ns                                                  |
|       -- uclk                             | 15.300 ns                                                  |
|    -- cpu_du:I3|acc_c[4]                  | 15.200 ns                                                  |
|       -- uclk                             | 15.200 ns                                                  |
|    -- cpu_du:I3|acc_c[1]                  | 14.600 ns                                                  |
|       -- uclk                             | 14.600 ns                                                  |
|    -- cpu_du:I3|acc_c[2]                  | 14.500 ns                                                  |
|       -- uclk                             | 14.500 ns                                                  |
|    -- cpu_du:I3|acc_c[0]                  | 13.900 ns                                                  |
|       -- uclk                             | 13.900 ns                                                  |
|    -- cpu_oa:I4|data_ix_c[0]              | 3.700 ns                                                   |
|       -- uclk                             | 3.700 ns                                                   |
| data_in[1]                                | 14.800 ns                                                  |
|    -- cpu_du:I3|acc_c[3]                  | 14.800 ns                                                  |
|       -- uclk                             | 14.800 ns                                                  |
|    -- cpu_du:I3|acc_c[4]                  | 14.700 ns                                                  |
|       -- uclk                             | 14.700 ns                                                  |
|    -- cpu_du:I3|acc_c[1]                  | 14.200 ns                                                  |
|       -- uclk                             | 14.200 ns                                                  |
|    -- cpu_du:I3|acc_c[2]                  | 14.000 ns                                                  |
|       -- uclk                             | 14.000 ns                                                  |
|    -- cpu_oa:I4|data_ix_c[1]              | 3.900 ns                                                   |
|       -- uclk                             | 3.900 ns                                                   |
| data_in[2]                                | 12.200 ns                                                  |
|    -- cpu_du:I3|acc_c[3]                  | 12.200 ns                                                  |
|       -- uclk                             | 12.200 ns                                                  |
|    -- cpu_du:I3|acc_c[4]                  | 12.100 ns                                                  |
|       -- uclk                             | 12.100 ns                                                  |
|    -- cpu_du:I3|acc_c[2]                  | 11.900 ns                                                  |
|       -- uclk                             | 11.900 ns                                                  |
|    -- cpu_oa:I4|data_ix_c[2]              | 3.100 ns                                                   |
|       -- uclk                             | 3.100 ns                                                   |
| data_in[3]                                | 12.000 ns                                                  |
|    -- cpu_du:I3|acc_c[3]                  | 12.000 ns                                                  |
|       -- uclk                             | 12.000 ns                                                  |
|    -- cpu_du:I3|acc_c[4]                  | 11.200 ns                                                  |
|       -- uclk                             | 11.200 ns                                                  |
|    -- cpu_oa:I4|data_ix_c[3]              | 3.200 ns                                                   |
|       -- uclk                             | 3.200 ns                                                   |
+-------------------------------------------+------------------------------------------------------------+

+-----------------------------------------------------------------------------+
| th (Input Hold Times)                                                       |
+-----------------------------------------------------------------------------+
+-------------------------------------------+------------------------------------------------------------+
| Data Pin Name                             | Actual th                                                  |
|    -- Register Name                       |                                                            |
|       -- Clock Name                       |                                                            |
+-------------------------------------------+------------------------------------------------------------+
| idata[6]                                  | 0.500 ns                                                   |
|    -- cpu_cu:I2|daddr_d_x[2]              | 0.500 ns                                                   |
|       -- uclk                             | 0.500 ns                                                   |
|    -- cpu_iu:I1|pc[2]                     | <= 0 ns                                                    |
|       -- uclk                             | <= 0 ns                                                    |
|    -- cpu_iu:I1|stack_addrs_c[0][2]       | <= 0 ns                                                    |
|       -- uclk                             | <= 0 ns                                                    |
|    -- cpu_cu:I2|data_t_y[0]               | <= 0 ns                                                    |
|       -- uclk                             | <= 0 ns                                                    |
|    -- cpu_cu:I2|data_c_y[0]               | <= 0 ns                                                    |
|       -- uclk                             | <= 0 ns                                                    |
|    -- cpu_oa:I4|ipage_c[0]                | <= 0 ns                                                    |
|       -- uclk                             | <= 0 ns                                                    |
|    -- cpu_oa:I4|ipage_c[1]                | <= 0 ns                                                    |
|       -- uclk                             | <= 0 ns                                                    |
|    -- cpu_oa:I4|data_ix_c[0]              | <= 0 ns                                                    |
|       -- uclk                             | <= 0 ns                                                    |
|    -- cpu_cu:I2|data_c_y[1]               | <= 0 ns                                                    |
|       -- uclk                             | <= 0 ns                                                    |
|    -- cpu_cu:I2|data_t_y[1]               | <= 0 ns                                                    |
|       -- uclk                             | <= 0 ns                                                    |
|    -- Timing analysis results restricted. | To change the limit use Timing Settings (Assignments menu) |
| idata[2]                                  | 0.300 ns                                                   |
|    -- cpu_cu:I2|data_t_y[2]               | 0.300 ns                                                   |
|       -- uclk                             | 0.300 ns                                                   |
|    -- cpu_cu:I2|data_c_y[2]               | <= 0 ns                                                    |
|       -- uclk                             | <= 0 ns                                                    |
|    -- cpu_cu:I2|data_c_y[1]               | <= 0 ns                                                    |
|       -- uclk                             | <= 0 ns                                                    |
|    -- cpu_cu:I2|data_t_y[1]               | <= 0 ns                                                    |
|       -- uclk                             | <= 0 ns                                                    |
|    -- cpu_iu:I1|stack_addrs_c[1][1]       | <= 0 ns                                                    |
|       -- uclk                             | <= 0 ns                                                    |
|    -- cpu_cu:I2|data_c_y[0]               | <= 0 ns                                                    |
|       -- uclk                             | <= 0 ns                                                    |
|    -- cpu_cu:I2|data_t_y[0]               | <= 0 ns                                                    |
|       -- uclk                             | <= 0 ns                                                    |
|    -- cpu_iu:I1|stack_addrs_c[2][4]       | <= 0 ns                                                    |
|       -- uclk                             | <= 0 ns                                                    |
|    -- cpu_iu:I1|stack_addrs_c[2][6]       | <= 0 ns                                                    |
|       -- uclk                             | <= 0 ns                                                    |
|    -- cpu_iu:I1|stack_addrs_c[2][7]       | <= 0 ns                                                    |
|       -- uclk                             | <= 0 ns                                                    |
|    -- Timing analysis results restricted. | To change the limit use Timing Settings (Assignments menu) |
| idata[7]                                  | 0.300 ns                                                   |
|    -- cpu_cu:I2|daddr_d_x[3]              | 0.300 ns                                                   |
|       -- uclk                             | 0.300 ns                                                   |
|    -- cpu_oa:I4|int_re_c                  | <= 0 ns                                                    |
|       -- uclk                             | <= 0 ns                                                    |
|    -- cpu_cu:I2|data_t_y[0]               | <= 0 ns                                                    |
|       -- uclk                             | <= 0 ns                                                    |
|    -- cpu_cu:I2|data_t_y[1]               | <= 0 ns                                                    |
|       -- uclk                             | <= 0 ns                                                    |
|    -- cpu_cu:I2|data_c_y[0]               | <= 0 ns                                                    |
|       -- uclk                             | <= 0 ns                                                    |
|    -- cpu_iu:I1|pc[3]                     | <= 0 ns                                                    |
|       -- uclk                             | <= 0 ns                                                    |
|    -- cpu_iu:I1|stack_addrs_c[0][3]       | <= 0 ns                                                    |
|       -- uclk                             | <= 0 ns                                                    |
|    -- cpu_cu:I2|data_t_y[2]               | <= 0 ns                                                    |
|       -- uclk                             | <= 0 ns                                                    |
|    -- cpu_cu:I2|data_c_y[1]               | <= 0 ns                                                    |
|       -- uclk                             | <= 0 ns                                                    |
|    -- cpu_oa:I4|ipage_c[0]                | <= 0 ns                                                    |
|       -- uclk                             | <= 0 ns                                                    |
|    -- Timing analysis results restricted. | To change the limit use Timing Settings (Assignments menu) |
| idata[5]                                  | 0.300 ns                                                   |
|    -- cpu_cu:I2|daddr_d_x[1]              | 0.300 ns                                                   |
|       -- uclk                             | 0.300 ns                                                   |
|    -- cpu_iu:I1|pc[1]                     | <= 0 ns                                                    |
|       -- uclk                             | <= 0 ns                                                    |
|    -- cpu_cu:I2|data_t_y[0]               | <= 0 ns                                                    |
|       -- uclk                             | <= 0 ns                                                    |
|    -- cpu_cu:I2|data_c_y[0]               | <= 0 ns                                                    |
|       -- uclk                             | <= 0 ns                                                    |
|    -- cpu_cu:I2|data_t_y[2]               | <= 0 ns                                                    |
|       -- uclk                             | <= 0 ns                                                    |
|    -- cpu_cu:I2|data_t_y[1]               | <= 0 ns                                                    |
|       -- uclk                             | <= 0 ns                                                    |
|    -- cpu_iu:I1|stack_addrs_c[0][1]       | <= 0 ns                                                    |
|       -- uclk                             | <= 0 ns                                                    |
|    -- cpu_oa:I4|ipage_c[0]                | <= 0 ns                                                    |
|       -- uclk                             | <= 0 ns                                                    |
|    -- cpu_cu:I2|data_c_y[1]               | <= 0 ns                                                    |
|       -- uclk                             | <= 0 ns                                                    |
|    -- cpu_oa:I4|ipage_c[1]                | <= 0 ns                                                    |
|       -- uclk                             | <= 0 ns                                                    |
|    -- Timing analysis results restricted. | To change the limit use Timing Settings (Assignments menu) |
| idata[3]                                  | <= 0 ns                                                    |
|    -- cpu_cu:I2|istr_op_c                 | <= 0 ns                                                    |
|       -- uclk                             | <= 0 ns                                                    |
|    -- cpu_cu:I2|data_c_y[2]               | <= 0 ns                                                    |
|       -- uclk                             | <= 0 ns                                                    |
|    -- cpu_cu:I2|data_c_y[0]               | <= 0 ns                                                    |
|       -- uclk                             | <= 0 ns                                                    |
|    -- cpu_cu:I2|valid_c                   | <= 0 ns                                                    |
|       -- uclk                             | <= 0 ns                                                    |
|    -- cpu_cu:I2|data_t_y[0]               | <= 0 ns                                                    |
|       -- uclk                             | <= 0 ns                                                    |
|    -- cpu_cu:I2|data_c_y[1]               | <= 0 ns                                                    |
|       -- uclk                             | <= 0 ns                                                    |
|    -- cpu_cu:I2|data_t_y[1]               | <= 0 ns                                                    |
|       -- uclk                             | <= 0 ns                                                    |
|    -- cpu_cu:I2|data_t_y[2]               | <= 0 ns                                                    |
|       -- uclk                             | <= 0 ns                                                    |
|    -- cpu_oa:I4|int_re_c                  | <= 0 ns                                                    |
|       -- uclk                             | <= 0 ns                                                    |
|    -- cpu_iu:I1|stack_addrs_c[1][1]       | <= 0 ns                                                    |
|       -- uclk                             | <= 0 ns                                                    |
|    -- Timing analysis results restricted. | To change the limit use Timing Settings (Assignments menu) |
| nreset                                    | <= 0 ns                                                    |
|    -- cpu_cu:I2|nreset_c                  | <= 0 ns                                                    |
|       -- uclk                             | <= 0 ns                                                    |
|    -- cpu_iu:I1|stack_addrs_c[3][4]       | <= 0 ns                                                    |
|       -- uclk                             | <= 0 ns                                                    |
|    -- cpu_iu:I1|stack_addrs_c[3][7]       | <= 0 ns                                                    |
|       -- uclk                             | <= 0 ns                                                    |
|    -- cpu_iu:I1|stack_addrs_c[2][4]       | <= 0 ns                                                    |
|       -- uclk                             | <= 0 ns                                                    |
|    -- cpu_iu:I1|pc[4]                     | <= 0 ns                                                    |
|       -- uclk                             | <= 0 ns                                                    |
|    -- cpu_cu:I2|data_t_y[0]               | <= 0 ns                                                    |
|       -- uclk                             | <= 0 ns                                                    |
|    -- cpu_cu:I2|data_c_y[0]               | <= 0 ns                                                    |
|       -- uclk                             | <= 0 ns                                                    |
|    -- cpu_iu:I1|stack_addrs_c[0][7]       | <= 0 ns                                                    |
|       -- uclk                             | <= 0 ns                                                    |
|    -- cpu_iu:I1|stack_addrs_c[3][3]       | <= 0 ns                                                    |
|       -- uclk                             | <= 0 ns                                                    |
|    -- cpu_iu:I1|stack_addrs_c[3][5]       | <= 0 ns                                                    |
|       -- uclk                             | <= 0 ns                                                    |
|    -- Timing analysis results restricted. | To change the limit use Timing Settings (Assignments menu) |
| idata[8]                                  | <= 0 ns                                                    |
|    -- cpu_cu:I2|daddr_d_x[4]              | <= 0 ns                                                    |
|       -- uclk                             | <= 0 ns                                                    |
|    -- cpu_iu:I1|pc[4]                     | <= 0 ns                                                    |
|       -- uclk                             | <= 0 ns                                                    |
|    -- cpu_iu:I1|stack_addrs_c[0][4]       | <= 0 ns                                                    |
|       -- uclk                             | <= 0 ns                                                    |
|    -- cpu_oa:I4|int_re_c                  | <= 0 ns                                                    |
|       -- uclk                             | <= 0 ns                                                    |
|    -- cpu_oa:I4|ipage_c[0]                | <= 0 ns                                                    |
|       -- uclk                             | <= 0 ns                                                    |
|    -- cpu_oa:I4|ipage_c[1]                | <= 0 ns                                                    |
|       -- uclk                             | <= 0 ns                                                    |
|    -- cpu_oa:I4|data_ix_c[0]              | <= 0 ns                                                    |
|       -- uclk                             | <= 0 ns                                                    |
|    -- cpu_oa:I4|data_ix_c[1]              | <= 0 ns                                                    |
|       -- uclk                             | <= 0 ns                                                    |
|    -- cpu_oa:I4|data_ix_c[2]              | <= 0 ns                                                    |
|       -- uclk                             | <= 0 ns                                                    |
|    -- cpu_oa:I4|data_ix_c[3]              | <= 0 ns                                                    |
|       -- uclk                             | <= 0 ns                                                    |
|    -- Timing analysis results restricted. | To change the limit use Timing Settings (Assignments menu) |
| idata[4]                                  | <= 0 ns                                                    |
|    -- cpu_cu:I2|daddr_d_x[0]              | <= 0 ns                                                    |
|       -- uclk                             | <= 0 ns                                                    |
|    -- cpu_iu:I1|stack_addrs_c[0][0]       | <= 0 ns                                                    |
|       -- uclk                             | <= 0 ns                                                    |
|    -- cpu_oa:I4|ipage_c[0]                | <= 0 ns                                                    |
|       -- uclk                             | <= 0 ns                                                    |
|    -- cpu_oa:I4|ipage_c[1]                | <= 0 ns                                                    |
|       -- uclk                             | <= 0 ns                                                    |
|    -- cpu_cu:I2|data_t_y[0]               | <= 0 ns                                                    |
|       -- uclk                             | <= 0 ns                                                    |
|    -- cpu_oa:I4|data_ix_c[0]              | <= 0 ns                                                    |
|       -- uclk                             | <= 0 ns                                                    |
|    -- cpu_iu:I1|pc[0]                     | <= 0 ns                                                    |
|       -- uclk                             | <= 0 ns                                                    |
|    -- cpu_cu:I2|data_t_y[1]               | <= 0 ns                                                    |
|       -- uclk                             | <= 0 ns                                                    |
|    -- cpu_cu:I2|data_t_y[2]               | <= 0 ns                                                    |
|       -- uclk                             | <= 0 ns                                                    |
|    -- cpu_oa:I4|data_ix_c[1]              | <= 0 ns                                                    |
|       -- uclk                             | <= 0 ns                                                    |
|    -- Timing analysis results restricted. | To change the limit use Timing Settings (Assignments menu) |
| idata[1]                                  | <= 0 ns                                                    |
|    -- cpu_cu:I2|data_t_y[1]               | <= 0 ns                                                    |
|       -- uclk                             | <= 0 ns                                                    |
|    -- cpu_cu:I2|data_c_y[2]               | <= 0 ns                                                    |
|       -- uclk                             | <= 0 ns                                                    |
|    -- cpu_cu:I2|data_c_y[1]               | <= 0 ns                                                    |
|       -- uclk                             | <= 0 ns                                                    |
|    -- cpu_cu:I2|data_t_y[2]               | <= 0 ns                                                    |
|       -- uclk                             | <= 0 ns                                                    |
|    -- cpu_cu:I2|data_c_y[0]               | <= 0 ns                                                    |
|       -- uclk                             | <= 0 ns                                                    |
|    -- cpu_cu:I2|data_t_y[0]               | <= 0 ns                                                    |
|       -- uclk                             | <= 0 ns                                                    |
|    -- cpu_iu:I1|stack_addrs_c[1][1]       | <= 0 ns                                                    |
|       -- uclk                             | <= 0 ns                                                    |
|    -- cpu_iu:I1|pc[2]                     | <= 0 ns                                                    |
|       -- uclk                             | <= 0 ns                                                    |
|    -- cpu_cu:I2|valid_c                   | <= 0 ns                                                    |
|       -- uclk                             | <= 0 ns                                                    |
|    -- cpu_iu:I1|stack_addrs_c[2][4]       | <= 0 ns                                                    |
|       -- uclk                             | <= 0 ns                                                    |
|    -- Timing analysis results restricted. | To change the limit use Timing Settings (Assignments menu) |
| data_in[2]                                | <= 0 ns                                                    |
|    -- cpu_oa:I4|data_ix_c[2]              | <= 0 ns                                                    |
|       -- uclk                             | <= 0 ns                                                    |
|    -- cpu_du:I3|acc_c[2]                  | <= 0 ns                                                    |
|       -- uclk                             | <= 0 ns                                                    |
|    -- cpu_du:I3|acc_c[4]                  | <= 0 ns                                                    |
|       -- uclk                             | <= 0 ns                                                    |
|    -- cpu_du:I3|acc_c[3]                  | <= 0 ns                                                    |
|       -- uclk                             | <= 0 ns                                                    |
| data_in[3]                                | <= 0 ns                                                    |
|    -- cpu_oa:I4|data_ix_c[3]              | <= 0 ns                                                    |
|       -- uclk                             | <= 0 ns                                                    |
|    -- cpu_du:I3|acc_c[3]                  | <= 0 ns                                                    |
|       -- uclk                             | <= 0 ns                                                    |
|    -- cpu_du:I3|acc_c[4]                  | <= 0 ns                                                    |
|       -- uclk                             | <= 0 ns                                                    |
| idata[9]                                  | <= 0 ns                                                    |
|    -- cpu_cu:I2|daddr_d_x[5]              | <= 0 ns                                                    |
|       -- uclk                             | <= 0 ns                                                    |
|    -- cpu_iu:I1|pc[5]                     | <= 0 ns                                                    |
|       -- uclk                             | <= 0 ns                                                    |
|    -- cpu_iu:I1|stack_addrs_c[0][5]       | <= 0 ns                                                    |
|       -- uclk                             | <= 0 ns                                                    |
|    -- cpu_oa:I4|int_re_c                  | <= 0 ns                                                    |
|       -- uclk                             | <= 0 ns                                                    |
|    -- cpu_oa:I4|ipage_c[0]                | <= 0 ns                                                    |
|       -- uclk                             | <= 0 ns                                                    |
|    -- cpu_oa:I4|ipage_c[1]                | <= 0 ns                                                    |
|       -- uclk                             | <= 0 ns                                                    |
|    -- cpu_oa:I4|data_ix_c[0]              | <= 0 ns                                                    |
|       -- uclk                             | <= 0 ns                                                    |
|    -- cpu_oa:I4|data_ix_c[1]              | <= 0 ns                                                    |
|       -- uclk                             | <= 0 ns                                                    |
|    -- cpu_oa:I4|data_ix_c[2]              | <= 0 ns                                                    |
|       -- uclk                             | <= 0 ns                                                    |
|    -- cpu_oa:I4|data_ix_c[3]              | <= 0 ns                                                    |
|       -- uclk                             | <= 0 ns                                                    |
|    -- Timing analysis results restricted. | To change the limit use Timing Settings (Assignments menu) |
| data_in[0]                                | <= 0 ns                                                    |
|    -- cpu_oa:I4|data_ix_c[0]              | <= 0 ns                                                    |
|       -- uclk                             | <= 0 ns                                                    |
|    -- cpu_du:I3|acc_c[0]                  | <= 0 ns                                                    |
|       -- uclk                             | <= 0 ns                                                    |
|    -- cpu_du:I3|acc_c[4]                  | <= 0 ns                                                    |
|       -- uclk                             | <= 0 ns                                                    |
|    -- cpu_du:I3|acc_c[2]                  | <= 0 ns                                                    |
|       -- uclk                             | <= 0 ns                                                    |
|    -- cpu_du:I3|acc_c[1]                  | <= 0 ns                                                    |
|       -- uclk                             | <= 0 ns                                                    |
|    -- cpu_du:I3|acc_c[3]                  | <= 0 ns                                                    |
|       -- uclk                             | <= 0 ns                                                    |
| data_in[1]                                | <= 0 ns                                                    |
|    -- cpu_oa:I4|data_ix_c[1]              | <= 0 ns                                                    |
|       -- uclk                             | <= 0 ns                                                    |
|    -- cpu_du:I3|acc_c[1]                  | <= 0 ns                                                    |
|       -- uclk                             | <= 0 ns                                                    |
|    -- cpu_du:I3|acc_c[4]                  | <= 0 ns                                                    |
|       -- uclk                             | <= 0 ns                                                    |
|    -- cpu_du:I3|acc_c[2]                  | <= 0 ns                                                    |
|       -- uclk                             | <= 0 ns                                                    |
|    -- cpu_du:I3|acc_c[3]                  | <= 0 ns                                                    |
|       -- uclk                             | <= 0 ns                                                    |
| idata[0]                                  | <= 0 ns                                                    |
|    -- cpu_cu:I2|data_c_y[0]               | <= 0 ns                                                    |
|       -- uclk                             | <= 0 ns                                                    |
|    -- cpu_cu:I2|data_c_y[1]               | <= 0 ns                                                    |
|       -- uclk                             | <= 0 ns                                                    |
|    -- cpu_cu:I2|data_t_y[0]               | <= 0 ns                                                    |
|       -- uclk                             | <= 0 ns                                                    |
|    -- cpu_cu:I2|data_t_y[2]               | <= 0 ns                                                    |
|       -- uclk                             | <= 0 ns                                                    |
|    -- cpu_cu:I2|data_t_y[1]               | <= 0 ns                                                    |
|       -- uclk                             | <= 0 ns                                                    |
|    -- cpu_cu:I2|valid_c                   | <= 0 ns                                                    |
|       -- uclk                             | <= 0 ns                                                    |
|    -- cpu_iu:I1|stack_addrs_c[1][1]       | <= 0 ns                                                    |
|       -- uclk                             | <= 0 ns                                                    |
|    -- cpu_iu:I1|stack_addrs_c[2][4]       | <= 0 ns                                                    |
|       -- uclk                             | <= 0 ns                                                    |
|    -- cpu_iu:I1|stack_addrs_c[2][6]       | <= 0 ns                                                    |
|       -- uclk                             | <= 0 ns                                                    |
|    -- cpu_iu:I1|stack_addrs_c[2][7]       | <= 0 ns                                                    |
|       -- uclk                             | <= 0 ns                                                    |
|    -- Timing analysis results restricted. | To change the limit use Timing Settings (Assignments menu) |
+-------------------------------------------+------------------------------------------------------------+

+-----------------------------------------------------------------------------+
| tco (Clock to Output Delays)                                                |
+-----------------------------------------------------------------------------+
+-------------------------------------------+------------------------------------------------------------+
| Output Name                               | Actual tco                                                 |
|    -- Register Name                       |                                                            |
|       -- Clock Name                       |                                                            |
+-------------------------------------------+------------------------------------------------------------+
| iaddr[3]                                  | 21.100 ns                                                  |
|    -- cpu_cu:I2|nreset_c                  | 21.100 ns                                                  |
|       -- uclk                             | 21.100 ns                                                  |
|    -- cpu_du:I3|acc_c[2]                  | 20.500 ns                                                  |
|       -- uclk                             | 20.500 ns                                                  |
|    -- cpu_cu:I2|data_t_y[0]               | 20.200 ns                                                  |
|       -- uclk                             | 20.200 ns                                                  |
|    -- cpu_du:I3|acc_c[3]                  | 20.200 ns                                                  |
|       -- uclk                             | 20.200 ns                                                  |
|    -- cpu_du:I3|acc_c[1]                  | 20.100 ns                                                  |
|       -- uclk                             | 20.100 ns                                                  |
|    -- cpu_cu:I2|valid_c                   | 20.100 ns                                                  |
|       -- uclk                             | 20.100 ns                                                  |
|    -- cpu_du:I3|acc_c[0]                  | 19.900 ns                                                  |
|       -- uclk                             | 19.900 ns                                                  |
|    -- cpu_du:I3|nreset_d                  | 19.800 ns                                                  |
|       -- uclk                             | 19.800 ns                                                  |
|    -- cpu_cu:I2|data_t_y[1]               | 19.500 ns                                                  |
|       -- uclk                             | 19.500 ns                                                  |
|    -- cpu_du:I3|nreset_e                  | 19.500 ns                                                  |
|       -- uclk                             | 19.500 ns                                                  |
|    -- Timing analysis results restricted. | To change the limit use Timing Settings (Assignments menu) |
| iaddr[5]                                  | 19.400 ns                                                  |
|    -- cpu_cu:I2|nreset_c                  | 19.400 ns                                                  |
|       -- uclk                             | 19.400 ns                                                  |
|    -- cpu_du:I3|acc_c[2]                  | 18.800 ns                                                  |
|       -- uclk                             | 18.800 ns                                                  |
|    -- cpu_cu:I2|data_t_y[0]               | 18.500 ns                                                  |
|       -- uclk                             | 18.500 ns                                                  |
|    -- cpu_du:I3|acc_c[3]                  | 18.500 ns                                                  |
|       -- uclk                             | 18.500 ns                                                  |
|    -- cpu_du:I3|acc_c[1]                  | 18.400 ns                                                  |
|       -- uclk                             | 18.400 ns                                                  |
|    -- cpu_cu:I2|valid_c                   | 18.400 ns                                                  |
|       -- uclk                             | 18.400 ns                                                  |
|    -- cpu_du:I3|acc_c[0]                  | 18.200 ns                                                  |
|       -- uclk                             | 18.200 ns                                                  |
|    -- cpu_du:I3|nreset_d                  | 18.100 ns                                                  |
|       -- uclk                             | 18.100 ns                                                  |
|    -- cpu_cu:I2|data_t_y[1]               | 17.800 ns                                                  |
|       -- uclk                             | 17.800 ns                                                  |
|    -- cpu_du:I3|nreset_e                  | 17.800 ns                                                  |
|       -- uclk                             | 17.800 ns                                                  |
|    -- Timing analysis results restricted. | To change the limit use Timing Settings (Assignments menu) |
| iaddr[7]                                  | 18.900 ns                                                  |
|    -- cpu_cu:I2|nreset_c                  | 18.900 ns                                                  |
|       -- uclk                             | 18.900 ns                                                  |
|    -- cpu_du:I3|acc_c[2]                  | 18.300 ns                                                  |
|       -- uclk                             | 18.300 ns                                                  |
|    -- cpu_cu:I2|data_t_y[0]               | 18.000 ns                                                  |
|       -- uclk                             | 18.000 ns                                                  |
|    -- cpu_du:I3|acc_c[3]                  | 18.000 ns                                                  |
|       -- uclk                             | 18.000 ns                                                  |
|    -- cpu_du:I3|acc_c[1]                  | 17.900 ns                                                  |
|       -- uclk                             | 17.900 ns                                                  |
|    -- cpu_cu:I2|valid_c                   | 17.900 ns                                                  |
|       -- uclk                             | 17.900 ns                                                  |
|    -- cpu_du:I3|acc_c[0]                  | 17.700 ns                                                  |
|       -- uclk                             | 17.700 ns                                                  |
|    -- cpu_du:I3|nreset_d                  | 17.600 ns                                                  |
|       -- uclk                             | 17.600 ns                                                  |
|    -- cpu_cu:I2|data_t_y[1]               | 17.300 ns                                                  |
|       -- uclk                             | 17.300 ns                                                  |
|    -- cpu_du:I3|nreset_e                  | 17.300 ns                                                  |
|       -- uclk                             | 17.300 ns                                                  |
|    -- Timing analysis results restricted. | To change the limit use Timing Settings (Assignments menu) |
| iaddr[6]                                  | 18.900 ns                                                  |
|    -- cpu_cu:I2|nreset_c                  | 18.900 ns                                                  |
|       -- uclk                             | 18.900 ns                                                  |
|    -- cpu_du:I3|acc_c[2]                  | 18.300 ns                                                  |
|       -- uclk                             | 18.300 ns                                                  |
|    -- cpu_cu:I2|data_t_y[0]               | 18.000 ns                                                  |
|       -- uclk                             | 18.000 ns                                                  |
|    -- cpu_du:I3|acc_c[3]                  | 18.000 ns                                                  |
|       -- uclk                             | 18.000 ns                                                  |
|    -- cpu_du:I3|acc_c[1]                  | 17.900 ns                                                  |
|       -- uclk                             | 17.900 ns                                                  |
|    -- cpu_cu:I2|valid_c                   | 17.900 ns                                                  |
|       -- uclk                             | 17.900 ns                                                  |
|    -- cpu_du:I3|acc_c[0]                  | 17.700 ns                                                  |
|       -- uclk                             | 17.700 ns                                                  |
|    -- cpu_du:I3|nreset_d                  | 17.600 ns                                                  |
|       -- uclk                             | 17.600 ns                                                  |
|    -- cpu_cu:I2|data_t_y[1]               | 17.300 ns                                                  |
|       -- uclk                             | 17.300 ns                                                  |
|    -- cpu_du:I3|nreset_e                  | 17.300 ns                                                  |
|       -- uclk                             | 17.300 ns                                                  |
|    -- Timing analysis results restricted. | To change the limit use Timing Settings (Assignments menu) |
| iaddr[4]                                  | 18.400 ns                                                  |
|    -- cpu_cu:I2|nreset_c                  | 18.400 ns                                                  |
|       -- uclk                             | 18.400 ns                                                  |
|    -- cpu_du:I3|acc_c[2]                  | 17.800 ns                                                  |
|       -- uclk                             | 17.800 ns                                                  |
|    -- cpu_cu:I2|data_t_y[0]               | 17.500 ns                                                  |
|       -- uclk                             | 17.500 ns                                                  |
|    -- cpu_du:I3|acc_c[3]                  | 17.500 ns                                                  |
|       -- uclk                             | 17.500 ns                                                  |
|    -- cpu_du:I3|acc_c[1]                  | 17.400 ns                                                  |
|       -- uclk                             | 17.400 ns                                                  |
|    -- cpu_cu:I2|valid_c                   | 17.400 ns                                                  |
|       -- uclk                             | 17.400 ns                                                  |
|    -- cpu_du:I3|acc_c[0]                  | 17.200 ns                                                  |
|       -- uclk                             | 17.200 ns                                                  |
|    -- cpu_du:I3|nreset_d                  | 17.100 ns                                                  |
|       -- uclk                             | 17.100 ns                                                  |
|    -- cpu_cu:I2|data_t_y[1]               | 16.800 ns                                                  |
|       -- uclk                             | 16.800 ns                                                  |
|    -- cpu_du:I3|nreset_e                  | 16.800 ns                                                  |
|       -- uclk                             | 16.800 ns                                                  |
|    -- Timing analysis results restricted. | To change the limit use Timing Settings (Assignments menu) |
| iaddr[0]                                  | 18.400 ns                                                  |
|    -- cpu_cu:I2|nreset_c                  | 18.400 ns                                                  |
|       -- uclk                             | 18.400 ns                                                  |
|    -- cpu_du:I3|acc_c[2]                  | 17.800 ns                                                  |
|       -- uclk                             | 17.800 ns                                                  |
|    -- cpu_cu:I2|data_t_y[0]               | 17.500 ns                                                  |
|       -- uclk                             | 17.500 ns                                                  |
|    -- cpu_du:I3|acc_c[3]                  | 17.500 ns                                                  |
|       -- uclk                             | 17.500 ns                                                  |
|    -- cpu_du:I3|acc_c[1]                  | 17.400 ns                                                  |
|       -- uclk                             | 17.400 ns                                                  |
|    -- cpu_cu:I2|valid_c                   | 17.400 ns                                                  |
|       -- uclk                             | 17.400 ns                                                  |
|    -- cpu_du:I3|acc_c[0]                  | 17.200 ns                                                  |
|       -- uclk                             | 17.200 ns                                                  |
|    -- cpu_du:I3|nreset_d                  | 17.100 ns                                                  |
|       -- uclk                             | 17.100 ns                                                  |
|    -- cpu_cu:I2|data_t_y[1]               | 16.800 ns                                                  |
|       -- uclk                             | 16.800 ns                                                  |
|    -- cpu_du:I3|nreset_e                  | 16.800 ns                                                  |
|       -- uclk                             | 16.800 ns                                                  |
|    -- Timing analysis results restricted. | To change the limit use Timing Settings (Assignments menu) |
| iaddr[1]                                  | 18.100 ns                                                  |
|    -- cpu_cu:I2|nreset_c                  | 18.100 ns                                                  |
|       -- uclk                             | 18.100 ns                                                  |
|    -- cpu_du:I3|acc_c[2]                  | 17.500 ns                                                  |
|       -- uclk                             | 17.500 ns                                                  |
|    -- cpu_cu:I2|data_t_y[0]               | 17.200 ns                                                  |
|       -- uclk                             | 17.200 ns                                                  |
|    -- cpu_du:I3|acc_c[3]                  | 17.200 ns                                                  |
|       -- uclk                             | 17.200 ns                                                  |
|    -- cpu_du:I3|acc_c[1]                  | 17.100 ns                                                  |
|       -- uclk                             | 17.100 ns                                                  |
|    -- cpu_cu:I2|valid_c                   | 17.100 ns                                                  |
|       -- uclk                             | 17.100 ns                                                  |
|    -- cpu_du:I3|acc_c[0]                  | 16.900 ns                                                  |
|       -- uclk                             | 16.900 ns                                                  |
|    -- cpu_du:I3|nreset_d                  | 16.800 ns                                                  |
|       -- uclk                             | 16.800 ns                                                  |
|    -- cpu_cu:I2|data_t_y[1]               | 16.500 ns                                                  |
|       -- uclk                             | 16.500 ns                                                  |
|    -- cpu_du:I3|nreset_e                  | 16.500 ns                                                  |
|       -- uclk                             | 16.500 ns                                                  |
|    -- Timing analysis results restricted. | To change the limit use Timing Settings (Assignments menu) |
| iaddr[2]                                  | 17.700 ns                                                  |
|    -- cpu_cu:I2|nreset_c                  | 17.700 ns                                                  |
|       -- uclk                             | 17.700 ns                                                  |
|    -- cpu_du:I3|acc_c[2]                  | 17.100 ns                                                  |
|       -- uclk                             | 17.100 ns                                                  |
|    -- cpu_cu:I2|data_t_y[0]               | 16.800 ns                                                  |
|       -- uclk                             | 16.800 ns                                                  |
|    -- cpu_du:I3|acc_c[3]                  | 16.800 ns                                                  |
|       -- uclk                             | 16.800 ns                                                  |
|    -- cpu_du:I3|acc_c[1]                  | 16.700 ns                                                  |
|       -- uclk                             | 16.700 ns                                                  |
|    -- cpu_cu:I2|valid_c                   | 16.700 ns                                                  |
|       -- uclk                             | 16.700 ns                                                  |
|    -- cpu_du:I3|acc_c[0]                  | 16.500 ns                                                  |
|       -- uclk                             | 16.500 ns                                                  |
|    -- cpu_du:I3|nreset_d                  | 16.400 ns                                                  |
|       -- uclk                             | 16.400 ns                                                  |
|    -- cpu_cu:I2|data_t_y[1]               | 16.100 ns                                                  |
|       -- uclk                             | 16.100 ns                                                  |
|    -- cpu_du:I3|nreset_e                  | 16.100 ns                                                  |
|       -- uclk                             | 16.100 ns                                                  |
|    -- Timing analysis results restricted. | To change the limit use Timing Settings (Assignments menu) |
| data_out[3]                               | 16.600 ns                                                  |
|    -- cpu_cu:I2|nreset_c                  | 16.600 ns                                                  |
|       -- uclk                             | 16.600 ns                                                  |
|    -- cpu_du:I3|acc_c[2]                  | 15.800 ns                                                  |
|       -- uclk                             | 15.800 ns                                                  |
|    -- cpu_cu:I2|data_t_y[0]               | 15.500 ns                                                  |
|       -- uclk                             | 15.500 ns                                                  |
|    -- cpu_du:I3|acc_c[3]                  | 15.500 ns                                                  |
|       -- uclk                             | 15.500 ns                                                  |
|    -- cpu_du:I3|acc_c[1]                  | 15.400 ns                                                  |
|       -- uclk                             | 15.400 ns                                                  |
|    -- cpu_cu:I2|valid_c                   | 15.400 ns                                                  |
|       -- uclk                             | 15.400 ns                                                  |
|    -- cpu_du:I3|nreset_d                  | 15.300 ns                                                  |
|       -- uclk                             | 15.300 ns                                                  |
|    -- cpu_du:I3|acc_c[0]                  | 15.200 ns                                                  |
|       -- uclk                             | 15.200 ns                                                  |
|    -- cpu_cu:I2|data_c_y[1]               | 15.000 ns                                                  |
|       -- uclk                             | 15.000 ns                                                  |
|    -- cpu_cu:I2|data_t_y[1]               | 14.800 ns                                                  |
|       -- uclk                             | 14.800 ns                                                  |
|    -- Timing analysis results restricted. | To change the limit use Timing Settings (Assignments menu) |
| data_out[2]                               | 16.600 ns                                                  |
|    -- cpu_cu:I2|nreset_c                  | 16.600 ns                                                  |
|       -- uclk                             | 16.600 ns                                                  |
|    -- cpu_du:I3|acc_c[2]                  | 15.800 ns                                                  |
|       -- uclk                             | 15.800 ns                                                  |
|    -- cpu_cu:I2|data_t_y[0]               | 15.500 ns                                                  |
|       -- uclk                             | 15.500 ns                                                  |
|    -- cpu_du:I3|acc_c[3]                  | 15.500 ns                                                  |
|       -- uclk                             | 15.500 ns                                                  |
|    -- cpu_du:I3|acc_c[1]                  | 15.400 ns                                                  |
|       -- uclk                             | 15.400 ns                                                  |
|    -- cpu_cu:I2|valid_c                   | 15.400 ns                                                  |
|       -- uclk                             | 15.400 ns                                                  |
|    -- cpu_du:I3|nreset_d                  | 15.300 ns                                                  |
|       -- uclk                             | 15.300 ns                                                  |
|    -- cpu_du:I3|acc_c[0]                  | 15.200 ns                                                  |
|       -- uclk                             | 15.200 ns                                                  |
|    -- cpu_cu:I2|data_c_y[1]               | 15.000 ns                                                  |
|       -- uclk                             | 15.000 ns                                                  |
|    -- cpu_cu:I2|data_t_y[1]               | 14.800 ns                                                  |
|       -- uclk                             | 14.800 ns                                                  |
|    -- Timing analysis results restricted. | To change the limit use Timing Settings (Assignments menu) |
| nre                                       | 16.300 ns                                                  |
|    -- cpu_cu:I2|nreset_c                  | 16.300 ns                                                  |
|       -- uclk                             | 16.300 ns                                                  |
|    -- cpu_du:I3|acc_c[2]                  | 15.500 ns                                                  |
|       -- uclk                             | 15.500 ns                                                  |
|    -- cpu_cu:I2|data_t_y[0]               | 15.200 ns                                                  |
|       -- uclk                             | 15.200 ns                                                  |
|    -- cpu_du:I3|acc_c[3]                  | 15.200 ns                                                  |
|       -- uclk                             | 15.200 ns                                                  |
|    -- cpu_du:I3|acc_c[1]                  | 15.100 ns                                                  |
|       -- uclk                             | 15.100 ns                                                  |
|    -- cpu_cu:I2|valid_c                   | 15.100 ns                                                  |
|       -- uclk                             | 15.100 ns                                                  |
|    -- cpu_du:I3|nreset_d                  | 15.000 ns                                                  |
|       -- uclk                             | 15.000 ns                                                  |
|    -- cpu_du:I3|acc_c[0]                  | 14.900 ns                                                  |
|       -- uclk                             | 14.900 ns                                                  |
|    -- cpu_cu:I2|data_c_y[1]               | 14.700 ns                                                  |
|       -- uclk                             | 14.700 ns                                                  |
|    -- cpu_cu:I2|data_t_y[1]               | 14.500 ns                                                  |
|       -- uclk                             | 14.500 ns                                                  |
|    -- Timing analysis results restricted. | To change the limit use Timing Settings (Assignments menu) |
| nwe                                       | 15.600 ns                                                  |
|    -- cpu_cu:I2|nreset_c                  | 15.600 ns                                                  |
|       -- uclk                             | 15.600 ns                                                  |
|    -- cpu_du:I3|acc_c[2]                  | 14.800 ns                                                  |
|       -- uclk                             | 14.800 ns                                                  |
|    -- cpu_cu:I2|data_t_y[0]               | 14.500 ns                                                  |
|       -- uclk                             | 14.500 ns                                                  |
|    -- cpu_du:I3|acc_c[3]                  | 14.500 ns                                                  |
|       -- uclk                             | 14.500 ns                                                  |
|    -- cpu_du:I3|acc_c[1]                  | 14.400 ns                                                  |
|       -- uclk                             | 14.400 ns                                                  |
|    -- cpu_cu:I2|valid_c                   | 14.400 ns                                                  |
|       -- uclk                             | 14.400 ns                                                  |
|    -- cpu_du:I3|nreset_d                  | 14.300 ns                                                  |
|       -- uclk                             | 14.300 ns                                                  |
|    -- cpu_du:I3|acc_c[0]                  | 14.200 ns                                                  |
|       -- uclk                             | 14.200 ns                                                  |
|    -- cpu_cu:I2|data_c_y[1]               | 14.000 ns                                                  |
|       -- uclk                             | 14.000 ns                                                  |
|    -- cpu_cu:I2|data_t_y[1]               | 13.800 ns                                                  |
|       -- uclk                             | 13.800 ns                                                  |
|    -- Timing analysis results restricted. | To change the limit use Timing Settings (Assignments menu) |
| daddr[4]                                  | 12.300 ns                                                  |
|    -- cpu_cu:I2|nreset_c                  | 12.300 ns                                                  |
|       -- uclk                             | 12.300 ns                                                  |
|    -- cpu_du:I3|nreset_d                  | 11.000 ns                                                  |
|       -- uclk                             | 11.000 ns                                                  |
|    -- cpu_cu:I2|data_c_y[1]               | 10.900 ns                                                  |
|       -- uclk                             | 10.900 ns                                                  |
|    -- cpu_cu:I2|data_c_y[2]               | 10.700 ns                                                  |
|       -- uclk                             | 10.700 ns                                                  |
|    -- cpu_cu:I2|valid_c                   | 9.900 ns                                                   |
|       -- uclk                             | 9.900 ns                                                   |
|    -- cpu_cu:I2|data_c_y[0]               | 9.500 ns                                                   |
|       -- uclk                             | 9.500 ns                                                   |
|    -- cpu_cu:I2|daddr_d_x[4]              | 7.800 ns                                                   |
|       -- uclk                             | 7.800 ns                                                   |
| daddr[1]                                  | 12.300 ns                                                  |
|    -- cpu_cu:I2|nreset_c                  | 12.300 ns                                                  |
|       -- uclk                             | 12.300 ns                                                  |
|    -- cpu_du:I3|nreset_d                  | 11.000 ns                                                  |
|       -- uclk                             | 11.000 ns                                                  |
|    -- cpu_cu:I2|data_c_y[1]               | 10.900 ns                                                  |
|       -- uclk                             | 10.900 ns                                                  |
|    -- cpu_cu:I2|data_c_y[2]               | 10.700 ns                                                  |
|       -- uclk                             | 10.700 ns                                                  |
|    -- cpu_cu:I2|valid_c                   | 9.900 ns                                                   |
|       -- uclk                             | 9.900 ns                                                   |
|    -- cpu_cu:I2|data_c_y[0]               | 9.500 ns                                                   |
|       -- uclk                             | 9.500 ns                                                   |
|    -- cpu_cu:I2|daddr_d_x[1]              | 8.500 ns                                                   |
|       -- uclk                             | 8.500 ns                                                   |
| daddr[2]                                  | 11.900 ns                                                  |
|    -- cpu_cu:I2|nreset_c                  | 11.900 ns                                                  |
|       -- uclk                             | 11.900 ns                                                  |
|    -- cpu_du:I3|nreset_d                  | 10.600 ns                                                  |
|       -- uclk                             | 10.600 ns                                                  |
|    -- cpu_cu:I2|data_c_y[1]               | 10.500 ns                                                  |
|       -- uclk                             | 10.500 ns                                                  |
|    -- cpu_cu:I2|data_c_y[2]               | 10.300 ns                                                  |
|       -- uclk                             | 10.300 ns                                                  |
|    -- cpu_cu:I2|valid_c                   | 9.500 ns                                                   |
|       -- uclk                             | 9.500 ns                                                   |
|    -- cpu_cu:I2|data_c_y[0]               | 9.100 ns                                                   |
|       -- uclk                             | 9.100 ns                                                   |
|    -- cpu_cu:I2|daddr_d_x[2]              | 6.800 ns                                                   |
|       -- uclk                             | 6.800 ns                                                   |
| daddr[0]                                  | 11.600 ns                                                  |
|    -- cpu_cu:I2|nreset_c                  | 11.600 ns                                                  |
|       -- uclk                             | 11.600 ns                                                  |
|    -- cpu_du:I3|nreset_d                  | 10.300 ns                                                  |
|       -- uclk                             | 10.300 ns                                                  |
|    -- cpu_cu:I2|data_c_y[1]               | 10.200 ns                                                  |
|       -- uclk                             | 10.200 ns                                                  |
|    -- cpu_cu:I2|data_c_y[2]               | 10.000 ns                                                  |
|       -- uclk                             | 10.000 ns                                                  |
|    -- cpu_cu:I2|valid_c                   | 9.200 ns                                                   |
|       -- uclk                             | 9.200 ns                                                   |
|    -- cpu_cu:I2|data_c_y[0]               | 8.800 ns                                                   |
|       -- uclk                             | 8.800 ns                                                   |
|    -- cpu_cu:I2|daddr_d_x[0]              | 8.500 ns                                                   |
|       -- uclk                             | 8.500 ns                                                   |
| daddr[3]                                  | 11.200 ns                                                  |
|    -- cpu_cu:I2|nreset_c                  | 11.200 ns                                                  |
|       -- uclk                             | 11.200 ns                                                  |
|    -- cpu_du:I3|nreset_d                  | 9.900 ns                                                   |
|       -- uclk                             | 9.900 ns                                                   |
|    -- cpu_cu:I2|data_c_y[1]               | 9.800 ns                                                   |
|       -- uclk                             | 9.800 ns                                                   |
|    -- cpu_cu:I2|data_c_y[2]               | 9.600 ns                                                   |
|       -- uclk                             | 9.600 ns                                                   |
|    -- cpu_cu:I2|valid_c                   | 8.800 ns                                                   |
|       -- uclk                             | 8.800 ns                                                   |
|    -- cpu_cu:I2|data_c_y[0]               | 8.400 ns                                                   |
|       -- uclk                             | 8.400 ns                                                   |
|    -- cpu_cu:I2|daddr_d_x[3]              | 7.300 ns                                                   |
|       -- uclk                             | 7.300 ns                                                   |
| daddr[5]                                  | 10.700 ns                                                  |
|    -- cpu_cu:I2|nreset_c                  | 10.700 ns                                                  |
|       -- uclk                             | 10.700 ns                                                  |
|    -- cpu_du:I3|nreset_d                  | 9.400 ns                                                   |
|       -- uclk                             | 9.400 ns                                                   |
|    -- cpu_cu:I2|data_c_y[1]               | 9.300 ns                                                   |
|       -- uclk                             | 9.300 ns                                                   |
|    -- cpu_cu:I2|data_c_y[2]               | 9.100 ns                                                   |
|       -- uclk                             | 9.100 ns                                                   |
|    -- cpu_cu:I2|valid_c                   | 8.300 ns                                                   |
|       -- uclk                             | 8.300 ns                                                   |
|    -- cpu_cu:I2|data_c_y[0]               | 7.900 ns                                                   |
|       -- uclk                             | 7.900 ns                                                   |
|    -- cpu_cu:I2|daddr_d_x[5]              | 6.800 ns                                                   |
|       -- uclk                             | 6.800 ns                                                   |
| data_out[0]                               | 8.700 ns                                                   |
|    -- cpu_cu:I2|nreset_c                  | 8.700 ns                                                   |
|       -- uclk                             | 8.700 ns                                                   |
|    -- cpu_du:I3|acc_c[0]                  | 8.100 ns                                                   |
|       -- uclk                             | 8.100 ns                                                   |
| data_out[1]                               | 8.000 ns                                                   |
|    -- cpu_cu:I2|nreset_c                  | 8.000 ns                                                   |
|       -- uclk                             | 8.000 ns                                                   |
|    -- cpu_du:I3|acc_c[1]                  | 7.400 ns                                                   |
|       -- uclk                             | 7.400 ns                                                   |
+-------------------------------------------+------------------------------------------------------------+

+-----------------------------------------------------------------------------+
| Processing Time                                                             |
+-----------------------------------------------------------------------------+
+-------------------+--------------+
| Module Name       | Elapsed Time |
+-------------------+--------------+
| Database Builder  | 00:00:03     |
| Logic Synthesizer | 00:00:08     |
| Fitter            | 00:00:12     |
| Assembler         | 00:00:00     |
| Timing Analyzer   | 00:00:00     |
| Netlist Writer    | 00:00:01     |
| Total             | 00:00:27     |
+-------------------+--------------+

