Loading plugins phase: Elapsed time ==> 0s.181ms
Initializing data phase: Elapsed time ==> 2s.537ms
<CYPRESSTAG name="CyDsfit arguments...">
cydsfit arguments: -.fdsnotice -.fdswarpdepfile=warp_dependencies.txt -.fdselabdepfile=elab_dependencies.txt -.fdsbldfile=generated_files.txt -p C:\Users\karunmj\Documents\GitHub\m2m\hardware\psoc5\PSoC_Datalogger_SMS.cydsn\PSoC_Datalogger_SMS.cyprj -d CY8C5868AXI-LP035 -s C:\Users\karunmj\Documents\GitHub\m2m\hardware\psoc5\PSoC_Datalogger_SMS.cydsn\Generated_Source\PSoC5 -- -yv2 -v3 -ygs -q10 -o2 -.fftcfgtype=LE</CYPRESSTAG>
<CYPRESSTAG name="Design elaboration results...">
ADD: pft.M0028: warning: Clock Warning: (SlowClock's accuracy range '40.000  Hz -50.000% +100.000%, (20.000  Hz - 80.000  Hz)' is not within the specified tolerance range '40.000  Hz ? 5.000%, (38.000  Hz - 42.000  Hz)'.).
 * C:\Users\karunmj\Documents\GitHub\m2m\hardware\psoc5\PSoC_Datalogger_SMS.cydsn\TopDesign\TopDesign.cysch (Instance: SlowClock)
 * C:\Users\karunmj\Documents\GitHub\m2m\hardware\psoc5\PSoC_Datalogger_SMS.cydsn\PSoC_Datalogger_SMS.cydwr (SlowClock)

ADD: pft.M0028: warning: Clock Warning: (SlowClock_1's accuracy range '40.000  Hz -50.000% +100.000%, (20.000  Hz - 80.000  Hz)' is not within the specified tolerance range '40.000  Hz ? 5.000%, (38.000  Hz - 42.000  Hz)'.).
 * C:\Users\karunmj\Documents\GitHub\m2m\hardware\psoc5\PSoC_Datalogger_SMS.cydsn\TopDesign\TopDesign.cysch (Instance: SlowClock_1)
 * C:\Users\karunmj\Documents\GitHub\m2m\hardware\psoc5\PSoC_Datalogger_SMS.cydsn\PSoC_Datalogger_SMS.cydwr (SlowClock_1)

</CYPRESSTAG>
Elaboration phase: Elapsed time ==> 6s.285ms
<CYPRESSTAG name="HDL generation results...">
</CYPRESSTAG>
HDL generation phase: Elapsed time ==> 0s.216ms
<CYPRESSTAG name="Synthesis results...">

     | | | | | | |
   _________________
  -|               |-
  -|               |-
  -|               |-
  -|    CYPRESS    |-
  -|               |-
  -|               |-   Warp Verilog Synthesis Compiler: Version 6.3 IR 41
  -|               |-   Copyright (C) 1991-2001 Cypress Semiconductor
   |_______________|
     | | | | | | |

======================================================================
Compiling:  PSoC_Datalogger_SMS.v
Program  :   C:\Program Files (x86)\Cypress\PSoC Creator\2.2\PSoC Creator\warp\bin/warp.exe
Options  :    -yv2 -v3 -ygs -q10 -o2 -.fftcfgtype=LE -ya -.fftprj=C:\Users\karunmj\Documents\GitHub\m2m\hardware\psoc5\PSoC_Datalogger_SMS.cydsn\PSoC_Datalogger_SMS.cyprj -dcpsoc3 PSoC_Datalogger_SMS.v -verilog
======================================================================

======================================================================
Compiling:  PSoC_Datalogger_SMS.v
Program  :   C:\Program Files (x86)\Cypress\PSoC Creator\2.2\PSoC Creator\warp\bin/warp.exe
Options  :    -yv2 -v3 -ygs -q10 -o2 -.fftcfgtype=LE -ya -.fftprj=C:\Users\karunmj\Documents\GitHub\m2m\hardware\psoc5\PSoC_Datalogger_SMS.cydsn\PSoC_Datalogger_SMS.cyprj -dcpsoc3 PSoC_Datalogger_SMS.v -verilog
======================================================================

======================================================================
Compiling:  PSoC_Datalogger_SMS.v
Program  :   vlogfe
Options  :    -yv2 -v3 -ygs -q10 -o2 -.fftcfgtype=LE -ya -.fftprj=C:\Users\karunmj\Documents\GitHub\m2m\hardware\psoc5\PSoC_Datalogger_SMS.cydsn\PSoC_Datalogger_SMS.cyprj -dcpsoc3 -verilog PSoC_Datalogger_SMS.v
======================================================================

vlogfe V6.3 IR 41:  Verilog parser
Mon Jun 02 00:21:41 2014


======================================================================
Compiling:  PSoC_Datalogger_SMS.v
Program  :   vpp
Options  :    -yv2 -q10 PSoC_Datalogger_SMS.v
======================================================================

vpp V6.3 IR 41:  Verilog Pre-Processor
Mon Jun 02 00:21:41 2014

Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\2.2\PSoC Creator\warp\..\psoc\content\cyprimitives\CyPrimitives.cylib\cy_virtualmux_v1_0\cy_virtualmux_v1_0.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\2.2\PSoC Creator\warp\..\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\B_UART_v2_30\B_UART_v2_30.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\2.2\PSoC Creator\warp\lib\common\cypress.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\2.2\PSoC Creator\warp\lib\common\cy_psoc3_inc.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\2.2\PSoC Creator\warp\..\psoc\content\cyprimitives\CyPrimitives.cylib\cy_constant_v1_0\cy_constant_v1_0.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\2.2\PSoC Creator\warp\..\psoc\content\cyprimitives\CyPrimitives.cylib\CyControlReg_v1_70\CyControlReg_v1_70.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\2.2\PSoC Creator\warp\lib\common\cypress.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\2.2\PSoC Creator\warp\..\psoc\content\cyprimitives\CyPrimitives.cylib\cy_analog_virtualmux_v1_0\cy_analog_virtualmux_v1_0.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\2.2\PSoC Creator\warp\..\psoc\content\cyprimitives\CyPrimitives.cylib\ZeroTerminal\ZeroTerminal.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\2.2\PSoC Creator\warp\..\psoc\content\cyprimitives\CyPrimitives.cylib\cy_vref_v1_60\cy_vref_v1_60.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\2.2\PSoC Creator\warp\..\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\B_SPI_Master_v2_40\B_SPI_Master_v2_40.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\2.2\PSoC Creator\warp\lib\common\cypress.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\2.2\PSoC Creator\warp\..\psoc\content\cyprimitives\CyPrimitives.cylib\OneTerminal\OneTerminal.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\2.2\PSoC Creator\warp\..\psoc\content\cyprimitives\CyPrimitives.cylib\or_v1_0\or_v1_0.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\2.2\PSoC Creator\warp\..\psoc\content\cyprimitives\CyPrimitives.cylib\CyStatusReg_v1_80\CyStatusReg_v1_80.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\2.2\PSoC Creator\warp\lib\common\cypress.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\2.2\PSoC Creator\warp\..\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\BasicCounter_v1_0\BasicCounter_v1_0.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\2.2\PSoC Creator\warp\lib\common\cypress.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\2.2\PSoC Creator\warp\..\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\PulseConvert_v1_0\PulseConvert_v1_0.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\2.2\PSoC Creator\warp\lib\common\cypress.v'

vpp:  No errors.

Library 'work' => directory 'lcpsoc3'
General_symbol_table
General_symbol_table
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\2.2\PSoC Creator\warp\lib\common\std.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\2.2\PSoC Creator\warp\lib\common\cypress.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\2.2\PSoC Creator\warp\lib\common\work\cypress.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\2.2\PSoC Creator\warp\lib\ieee\work\stdlogic.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\2.2\PSoC Creator\warp\lib\common\stdlogic\lpmpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\2.2\PSoC Creator\warp\lib\common\stdlogic\rtlpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\2.2\PSoC Creator\warp\lib\common\stdlogic\mod_cnst.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\2.2\PSoC Creator\warp\lib\common\stdlogic\mod_mthv.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\2.2\PSoC Creator\warp\lib\common\stdlogic\mod_genv.vif'.
Using control file 'PSoC_Datalogger_SMS.ctl'.
C:\Program Files (x86)\Cypress\PSoC Creator\2.2\PSoC Creator\warp\..\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\B_UART_v2_30\B_UART_v2_30.v (line 1090, col 55):  Note: Substituting module 'add_vv_vv' for '+'.
C:\Program Files (x86)\Cypress\PSoC Creator\2.2\PSoC Creator\warp\..\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\B_UART_v2_30\B_UART_v2_30.v (line 1099, col 48):  Note: Substituting module 'cmp_vv_vv' for '<'.
C:\Program Files (x86)\Cypress\PSoC Creator\2.2\PSoC Creator\warp\..\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\B_UART_v2_30\B_UART_v2_30.v (line 1099, col 77):  Note: Substituting module 'cmp_vv_vv' for '<'.
C:\Program Files (x86)\Cypress\PSoC Creator\2.2\PSoC Creator\warp\..\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\B_UART_v2_30\B_UART_v2_30.v (line 1356, col 59):  Note: Substituting module 'cmp_vv_vv' for '<'.
C:\Program Files (x86)\Cypress\PSoC Creator\2.2\PSoC Creator\warp\..\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\B_UART_v2_30\B_UART_v2_30.v (line 1391, col 61):  Note: Substituting module 'cmp_vv_vv' for '/='.
C:\Program Files (x86)\Cypress\PSoC Creator\2.2\PSoC Creator\warp\..\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\B_UART_v2_30\B_UART_v2_30.v (line 1503, col 106):  Note: Substituting module 'cmp_vv_vv' for '<'.
C:\Program Files (x86)\Cypress\PSoC Creator\2.2\PSoC Creator\warp\..\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\B_UART_v2_30\B_UART_v2_30.v (line 1559, col 68):  Note: Substituting module 'cmp_vv_vv' for '<'.
C:\Program Files (x86)\Cypress\PSoC Creator\2.2\PSoC Creator\warp\..\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\B_UART_v2_30\B_UART_v2_30.v (line 1560, col 68):  Note: Substituting module 'cmp_vv_vv' for '<'.
C:\Program Files (x86)\Cypress\PSoC Creator\2.2\PSoC Creator\warp\..\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\BasicCounter_v1_0\BasicCounter_v1_0.v (line 59, col 28):  Note: Substituting module 'add_vi_vv' for '+'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\2.2\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3pkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\2.2\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3.vif'.

vlogfe:  No errors.


======================================================================
Compiling:  PSoC_Datalogger_SMS.v
Program  :   tovif
Options  :    -yv2 -v3 -ygs -q10 -o2 -.fftcfgtype=LE -ya -.fftprj=C:\Users\karunmj\Documents\GitHub\m2m\hardware\psoc5\PSoC_Datalogger_SMS.cydsn\PSoC_Datalogger_SMS.cyprj -dcpsoc3 -verilog PSoC_Datalogger_SMS.v
======================================================================

tovif V6.3 IR 41:  High-level synthesis
Mon Jun 02 00:21:42 2014

Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\2.2\PSoC Creator\warp\lib\common\std.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\2.2\PSoC Creator\warp\lib\common\cypress.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\2.2\PSoC Creator\warp\lib\common\work\cypress.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\2.2\PSoC Creator\warp\lib\ieee\work\stdlogic.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\2.2\PSoC Creator\warp\lib\common\stdlogic\lpmpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\2.2\PSoC Creator\warp\lib\common\stdlogic\rtlpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\2.2\PSoC Creator\warp\lib\common\stdlogic\mod_cnst.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\2.2\PSoC Creator\warp\lib\common\stdlogic\mod_mthv.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\2.2\PSoC Creator\warp\lib\common\stdlogic\mod_genv.vif'.
Linking 'C:\Users\karunmj\Documents\GitHub\m2m\hardware\psoc5\PSoC_Datalogger_SMS.cydsn\codegentemp\PSoC_Datalogger_SMS.ctl'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\2.2\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\cy_virtualmux_v1_0\cy_virtualmux_v1_0.v'.
Linking 'C:\Users\karunmj\Documents\GitHub\m2m\hardware\psoc5\PSoC_Datalogger_SMS.cydsn\codegentemp\PSoC_Datalogger_SMS.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\2.2\PSoC Creator\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\B_UART_v2_30\B_UART_v2_30.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\2.2\PSoC Creator\warp\lib\common\cypress.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\2.2\PSoC Creator\warp\lib\common\cy_psoc3_inc.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\2.2\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\cy_constant_v1_0\cy_constant_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\2.2\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\CyControlReg_v1_70\CyControlReg_v1_70.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\2.2\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\cy_analog_virtualmux_v1_0\cy_analog_virtualmux_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\2.2\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\ZeroTerminal\ZeroTerminal.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\2.2\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\cy_vref_v1_60\cy_vref_v1_60.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\2.2\PSoC Creator\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\B_SPI_Master_v2_40\B_SPI_Master_v2_40.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\2.2\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\OneTerminal\OneTerminal.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\2.2\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\or_v1_0\or_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\2.2\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\CyStatusReg_v1_80\CyStatusReg_v1_80.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\2.2\PSoC Creator\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\BasicCounter_v1_0\BasicCounter_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\2.2\PSoC Creator\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\PulseConvert_v1_0\PulseConvert_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\2.2\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3pkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\2.2\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\2.2\PSoC Creator\warp\lib\lcpsoc3\stdlogic\mod_cnst.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\2.2\PSoC Creator\warp\lib\common\stdlogic\mcompare.vif'.

tovif:  No errors.


======================================================================
Compiling:  PSoC_Datalogger_SMS.v
Program  :   topld
Options  :    -yv2 -v3 -ygs -q10 -o2 -.fftcfgtype=LE -ya -.fftprj=C:\Users\karunmj\Documents\GitHub\m2m\hardware\psoc5\PSoC_Datalogger_SMS.cydsn\PSoC_Datalogger_SMS.cyprj -dcpsoc3 -verilog PSoC_Datalogger_SMS.v
======================================================================

topld V6.3 IR 41:  Synthesis and optimization
Mon Jun 02 00:21:44 2014

Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\2.2\PSoC Creator\warp\lib\common\std.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\2.2\PSoC Creator\warp\lib\common\cypress.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\2.2\PSoC Creator\warp\lib\common\work\cypress.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\2.2\PSoC Creator\warp\lib\ieee\work\stdlogic.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\2.2\PSoC Creator\warp\lib\common\stdlogic\lpmpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\2.2\PSoC Creator\warp\lib\common\stdlogic\rtlpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\2.2\PSoC Creator\warp\lib\common\stdlogic\mod_cnst.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\2.2\PSoC Creator\warp\lib\common\stdlogic\mod_mthv.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\2.2\PSoC Creator\warp\lib\common\stdlogic\mod_genv.vif'.
Linking 'C:\Users\karunmj\Documents\GitHub\m2m\hardware\psoc5\PSoC_Datalogger_SMS.cydsn\codegentemp\PSoC_Datalogger_SMS.ctl'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\2.2\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\cy_virtualmux_v1_0\cy_virtualmux_v1_0.v'.
Linking 'C:\Users\karunmj\Documents\GitHub\m2m\hardware\psoc5\PSoC_Datalogger_SMS.cydsn\codegentemp\PSoC_Datalogger_SMS.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\2.2\PSoC Creator\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\B_UART_v2_30\B_UART_v2_30.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\2.2\PSoC Creator\warp\lib\common\cypress.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\2.2\PSoC Creator\warp\lib\common\cy_psoc3_inc.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\2.2\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\cy_constant_v1_0\cy_constant_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\2.2\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\CyControlReg_v1_70\CyControlReg_v1_70.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\2.2\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\cy_analog_virtualmux_v1_0\cy_analog_virtualmux_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\2.2\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\ZeroTerminal\ZeroTerminal.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\2.2\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\cy_vref_v1_60\cy_vref_v1_60.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\2.2\PSoC Creator\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\B_SPI_Master_v2_40\B_SPI_Master_v2_40.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\2.2\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\OneTerminal\OneTerminal.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\2.2\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\or_v1_0\or_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\2.2\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\CyStatusReg_v1_80\CyStatusReg_v1_80.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\2.2\PSoC Creator\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\BasicCounter_v1_0\BasicCounter_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\2.2\PSoC Creator\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\PulseConvert_v1_0\PulseConvert_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\2.2\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3pkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\2.2\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\2.2\PSoC Creator\warp\lib\lcpsoc3\stdlogic\mod_cnst.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\2.2\PSoC Creator\warp\lib\common\stdlogic\mcompare.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\2.2\PSoC Creator\warp\lib\lcpsoc3\stdlogic\cpsoc3.vif'.

----------------------------------------------------------
Detecting unused logic.
----------------------------------------------------------
    User names
	\uart:BUART:reset_sr\
	Net_1131
	\uart:BUART:sRX:s23Poll:MODULE_6:g2:a0:b_1\
	\uart:BUART:sRX:s23Poll:MODULE_6:g2:a0:b_0\
	\uart:BUART:sRX:s23Poll:MODULE_7:g2:a0:gta_0\
	\uart:BUART:sRX:s23Poll:MODULE_8:g2:a0:gta_0\
	Net_1128
	\uart:BUART:sRX:MODULE_9:g2:a0:gta_0\
	\uart:BUART:sRX:MODULE_10:g1:a0:gx:u0:albi_1\
	\uart:BUART:sRX:MODULE_10:g1:a0:gx:u0:agbi_1\
	\uart:BUART:sRX:MODULE_10:g1:a0:gx:u0:lt_0\
	\uart:BUART:sRX:MODULE_10:g1:a0:gx:u0:gt_0\
	\uart:BUART:sRX:MODULE_10:g1:a0:gx:u0:lti_0\
	\uart:BUART:sRX:MODULE_10:g1:a0:gx:u0:gti_0\
	\uart:BUART:sRX:MODULE_10:g1:a0:gx:u0:albi_0\
	\uart:BUART:sRX:MODULE_10:g1:a0:gx:u0:agbi_0\
	\uart:BUART:sRX:MODULE_10:g1:a0:xeq\
	\uart:BUART:sRX:MODULE_10:g1:a0:xlt\
	\uart:BUART:sRX:MODULE_10:g1:a0:xlte\
	\uart:BUART:sRX:MODULE_10:g1:a0:xgt\
	\uart:BUART:sRX:MODULE_10:g1:a0:xgte\
	\uart:BUART:sRX:MODULE_10:lt\
	\uart:BUART:sRX:MODULE_10:eq\
	\uart:BUART:sRX:MODULE_10:gt\
	\uart:BUART:sRX:MODULE_10:gte\
	\uart:BUART:sRX:MODULE_10:lte\
	\uart_ultrasonic:BUART:reset_sr\
	Net_621
	Net_625
	\uart_ultrasonic:BUART:sRX:s23Poll:MODULE_11:g2:a0:b_1\
	\uart_ultrasonic:BUART:sRX:s23Poll:MODULE_11:g2:a0:b_0\
	\uart_ultrasonic:BUART:sRX:s23Poll:MODULE_12:g2:a0:gta_0\
	\uart_ultrasonic:BUART:sRX:s23Poll:MODULE_13:g2:a0:gta_0\
	Net_622
	\uart_ultrasonic:BUART:sRX:MODULE_14:g2:a0:gta_0\
	\uart_ultrasonic:BUART:sRX:MODULE_15:g1:a0:gx:u0:albi_1\
	\uart_ultrasonic:BUART:sRX:MODULE_15:g1:a0:gx:u0:agbi_1\
	\uart_ultrasonic:BUART:sRX:MODULE_15:g1:a0:gx:u0:lt_0\
	\uart_ultrasonic:BUART:sRX:MODULE_15:g1:a0:gx:u0:gt_0\
	\uart_ultrasonic:BUART:sRX:MODULE_15:g1:a0:gx:u0:lti_0\
	\uart_ultrasonic:BUART:sRX:MODULE_15:g1:a0:gx:u0:gti_0\
	\uart_ultrasonic:BUART:sRX:MODULE_15:g1:a0:gx:u0:albi_0\
	\uart_ultrasonic:BUART:sRX:MODULE_15:g1:a0:gx:u0:agbi_0\
	\uart_ultrasonic:BUART:sRX:MODULE_15:g1:a0:xeq\
	\uart_ultrasonic:BUART:sRX:MODULE_15:g1:a0:xlt\
	\uart_ultrasonic:BUART:sRX:MODULE_15:g1:a0:xlte\
	\uart_ultrasonic:BUART:sRX:MODULE_15:g1:a0:xgt\
	\uart_ultrasonic:BUART:sRX:MODULE_15:g1:a0:xgte\
	\uart_ultrasonic:BUART:sRX:MODULE_15:lt\
	\uart_ultrasonic:BUART:sRX:MODULE_15:eq\
	\uart_ultrasonic:BUART:sRX:MODULE_15:gt\
	\uart_ultrasonic:BUART:sRX:MODULE_15:gte\
	\uart_ultrasonic:BUART:sRX:MODULE_15:lte\
	Net_749
	Net_750
	Net_751
	Net_753
	Net_754
	Net_755
	Net_756
	\emFile_1:SPI0:BSPIM:mosi_after_ld\
	\emFile_1:SPI0:BSPIM:so_send\
	\emFile_1:SPI0:BSPIM:mosi_cpha_1\
	\emFile_1:SPI0:BSPIM:pre_mosi\
	\emFile_1:SPI0:BSPIM:dpcounter_zero\
	\emFile_1:SPI0:BSPIM:control_7\
	\emFile_1:SPI0:BSPIM:control_6\
	\emFile_1:SPI0:BSPIM:control_5\
	\emFile_1:SPI0:BSPIM:control_4\
	\emFile_1:SPI0:BSPIM:control_3\
	\emFile_1:SPI0:BSPIM:control_2\
	\emFile_1:SPI0:BSPIM:control_1\
	\emFile_1:SPI0:BSPIM:control_0\
	\emFile_1:SPI0:Net_253\
	\emFile_1:Net_2\
	\NEOMOTE_1:UART_MOTE:BUART:reset_sr\
	\NEOMOTE_1:Net_671\
	\NEOMOTE_1:UART_MOTE:BUART:sRX:s23Poll:MODULE_1:g2:a0:b_1\
	\NEOMOTE_1:UART_MOTE:BUART:sRX:s23Poll:MODULE_1:g2:a0:b_0\
	\NEOMOTE_1:UART_MOTE:BUART:sRX:s23Poll:MODULE_2:g2:a0:gta_0\
	\NEOMOTE_1:UART_MOTE:BUART:sRX:s23Poll:MODULE_3:g2:a0:gta_0\
	\NEOMOTE_1:Net_668\
	\NEOMOTE_1:UART_MOTE:BUART:sRX:MODULE_4:g2:a0:gta_0\
	\NEOMOTE_1:UART_MOTE:BUART:sRX:MODULE_5:g1:a0:gx:u0:albi_1\
	\NEOMOTE_1:UART_MOTE:BUART:sRX:MODULE_5:g1:a0:gx:u0:agbi_1\
	\NEOMOTE_1:UART_MOTE:BUART:sRX:MODULE_5:g1:a0:gx:u0:lt_0\
	\NEOMOTE_1:UART_MOTE:BUART:sRX:MODULE_5:g1:a0:gx:u0:gt_0\
	\NEOMOTE_1:UART_MOTE:BUART:sRX:MODULE_5:g1:a0:gx:u0:lti_0\
	\NEOMOTE_1:UART_MOTE:BUART:sRX:MODULE_5:g1:a0:gx:u0:gti_0\
	\NEOMOTE_1:UART_MOTE:BUART:sRX:MODULE_5:g1:a0:gx:u0:albi_0\
	\NEOMOTE_1:UART_MOTE:BUART:sRX:MODULE_5:g1:a0:gx:u0:agbi_0\
	\NEOMOTE_1:UART_MOTE:BUART:sRX:MODULE_5:g1:a0:xeq\
	\NEOMOTE_1:UART_MOTE:BUART:sRX:MODULE_5:g1:a0:xlt\
	\NEOMOTE_1:UART_MOTE:BUART:sRX:MODULE_5:g1:a0:xlte\
	\NEOMOTE_1:UART_MOTE:BUART:sRX:MODULE_5:g1:a0:xgt\
	\NEOMOTE_1:UART_MOTE:BUART:sRX:MODULE_5:g1:a0:xgte\
	\NEOMOTE_1:UART_MOTE:BUART:sRX:MODULE_5:lt\
	\NEOMOTE_1:UART_MOTE:BUART:sRX:MODULE_5:eq\
	\NEOMOTE_1:UART_MOTE:BUART:sRX:MODULE_5:gt\
	\NEOMOTE_1:UART_MOTE:BUART:sRX:MODULE_5:gte\
	\NEOMOTE_1:UART_MOTE:BUART:sRX:MODULE_5:lte\
	\NEOMOTE_1:I2C_0:udb_clk\
	\NEOMOTE_1:Net_629\
	\NEOMOTE_1:I2C_0:Net_973\
	\NEOMOTE_1:Net_630\
	\NEOMOTE_1:I2C_0:Net_974\
	\NEOMOTE_1:I2C_0:timeout_clk\
	\NEOMOTE_1:Net_635\
	\NEOMOTE_1:I2C_0:Net_975\
	\NEOMOTE_1:Net_633\
	\NEOMOTE_1:Net_634\
	\uart_solinst:BUART:reset_sr\
	Net_728
	\uart_solinst:BUART:sRX:s23Poll:MODULE_16:g2:a0:b_1\
	\uart_solinst:BUART:sRX:s23Poll:MODULE_16:g2:a0:b_0\
	\uart_solinst:BUART:sRX:s23Poll:MODULE_17:g2:a0:gta_0\
	\uart_solinst:BUART:sRX:s23Poll:MODULE_18:g2:a0:gta_0\
	Net_725
	\uart_solinst:BUART:sRX:MODULE_19:g2:a0:gta_0\
	\uart_solinst:BUART:sRX:MODULE_20:g1:a0:gx:u0:albi_1\
	\uart_solinst:BUART:sRX:MODULE_20:g1:a0:gx:u0:agbi_1\
	\uart_solinst:BUART:sRX:MODULE_20:g1:a0:gx:u0:lt_0\
	\uart_solinst:BUART:sRX:MODULE_20:g1:a0:gx:u0:gt_0\
	\uart_solinst:BUART:sRX:MODULE_20:g1:a0:gx:u0:lti_0\
	\uart_solinst:BUART:sRX:MODULE_20:g1:a0:gx:u0:gti_0\
	\uart_solinst:BUART:sRX:MODULE_20:g1:a0:gx:u0:albi_0\
	\uart_solinst:BUART:sRX:MODULE_20:g1:a0:gx:u0:agbi_0\
	\uart_solinst:BUART:sRX:MODULE_20:g1:a0:xeq\
	\uart_solinst:BUART:sRX:MODULE_20:g1:a0:xlt\
	\uart_solinst:BUART:sRX:MODULE_20:g1:a0:xlte\
	\uart_solinst:BUART:sRX:MODULE_20:g1:a0:xgt\
	\uart_solinst:BUART:sRX:MODULE_20:g1:a0:xgte\
	\uart_solinst:BUART:sRX:MODULE_20:lt\
	\uart_solinst:BUART:sRX:MODULE_20:eq\
	\uart_solinst:BUART:sRX:MODULE_20:gt\
	\uart_solinst:BUART:sRX:MODULE_20:gte\
	\uart_solinst:BUART:sRX:MODULE_20:lte\
	Net_759
	Net_760
	Net_761
	Net_762
	Net_763
	Net_764
	Net_765
	\BasicCounter_2:MODULE_21:b_31\
	\BasicCounter_2:MODULE_21:b_30\
	\BasicCounter_2:MODULE_21:b_29\
	\BasicCounter_2:MODULE_21:b_28\
	\BasicCounter_2:MODULE_21:b_27\
	\BasicCounter_2:MODULE_21:b_26\
	\BasicCounter_2:MODULE_21:b_25\
	\BasicCounter_2:MODULE_21:b_24\
	\BasicCounter_2:MODULE_21:b_23\
	\BasicCounter_2:MODULE_21:b_22\
	\BasicCounter_2:MODULE_21:b_21\
	\BasicCounter_2:MODULE_21:b_20\
	\BasicCounter_2:MODULE_21:b_19\
	\BasicCounter_2:MODULE_21:b_18\
	\BasicCounter_2:MODULE_21:b_17\
	\BasicCounter_2:MODULE_21:b_16\
	\BasicCounter_2:MODULE_21:b_15\
	\BasicCounter_2:MODULE_21:b_14\
	\BasicCounter_2:MODULE_21:b_13\
	\BasicCounter_2:MODULE_21:b_12\
	\BasicCounter_2:MODULE_21:b_11\
	\BasicCounter_2:MODULE_21:b_10\
	\BasicCounter_2:MODULE_21:b_9\
	\BasicCounter_2:MODULE_21:b_8\
	\BasicCounter_2:MODULE_21:b_7\
	\BasicCounter_2:MODULE_21:b_6\
	\BasicCounter_2:MODULE_21:b_5\
	\BasicCounter_2:MODULE_21:b_4\
	\BasicCounter_2:MODULE_21:b_3\
	\BasicCounter_2:MODULE_21:b_2\
	\BasicCounter_2:MODULE_21:b_1\
	\BasicCounter_2:MODULE_21:b_0\
	\BasicCounter_2:MODULE_21:g2:a0:a_31\
	\BasicCounter_2:MODULE_21:g2:a0:a_30\
	\BasicCounter_2:MODULE_21:g2:a0:a_29\
	\BasicCounter_2:MODULE_21:g2:a0:a_28\
	\BasicCounter_2:MODULE_21:g2:a0:a_27\
	\BasicCounter_2:MODULE_21:g2:a0:a_26\
	\BasicCounter_2:MODULE_21:g2:a0:a_25\
	\BasicCounter_2:MODULE_21:g2:a0:a_24\
	\BasicCounter_2:MODULE_21:g2:a0:b_31\
	\BasicCounter_2:MODULE_21:g2:a0:b_30\
	\BasicCounter_2:MODULE_21:g2:a0:b_29\
	\BasicCounter_2:MODULE_21:g2:a0:b_28\
	\BasicCounter_2:MODULE_21:g2:a0:b_27\
	\BasicCounter_2:MODULE_21:g2:a0:b_26\
	\BasicCounter_2:MODULE_21:g2:a0:b_25\
	\BasicCounter_2:MODULE_21:g2:a0:b_24\
	\BasicCounter_2:MODULE_21:g2:a0:b_23\
	\BasicCounter_2:MODULE_21:g2:a0:b_22\
	\BasicCounter_2:MODULE_21:g2:a0:b_21\
	\BasicCounter_2:MODULE_21:g2:a0:b_20\
	\BasicCounter_2:MODULE_21:g2:a0:b_19\
	\BasicCounter_2:MODULE_21:g2:a0:b_18\
	\BasicCounter_2:MODULE_21:g2:a0:b_17\
	\BasicCounter_2:MODULE_21:g2:a0:b_16\
	\BasicCounter_2:MODULE_21:g2:a0:b_15\
	\BasicCounter_2:MODULE_21:g2:a0:b_14\
	\BasicCounter_2:MODULE_21:g2:a0:b_13\
	\BasicCounter_2:MODULE_21:g2:a0:b_12\
	\BasicCounter_2:MODULE_21:g2:a0:b_11\
	\BasicCounter_2:MODULE_21:g2:a0:b_10\
	\BasicCounter_2:MODULE_21:g2:a0:b_9\
	\BasicCounter_2:MODULE_21:g2:a0:b_8\
	\BasicCounter_2:MODULE_21:g2:a0:b_7\
	\BasicCounter_2:MODULE_21:g2:a0:b_6\
	\BasicCounter_2:MODULE_21:g2:a0:b_5\
	\BasicCounter_2:MODULE_21:g2:a0:b_4\
	\BasicCounter_2:MODULE_21:g2:a0:b_3\
	\BasicCounter_2:MODULE_21:g2:a0:b_2\
	\BasicCounter_2:MODULE_21:g2:a0:b_1\
	\BasicCounter_2:MODULE_21:g2:a0:b_0\
	\BasicCounter_2:MODULE_21:g2:a0:s_31\
	\BasicCounter_2:MODULE_21:g2:a0:s_30\
	\BasicCounter_2:MODULE_21:g2:a0:s_29\
	\BasicCounter_2:MODULE_21:g2:a0:s_28\
	\BasicCounter_2:MODULE_21:g2:a0:s_27\
	\BasicCounter_2:MODULE_21:g2:a0:s_26\
	\BasicCounter_2:MODULE_21:g2:a0:s_25\
	\BasicCounter_2:MODULE_21:g2:a0:s_24\
	\BasicCounter_2:MODULE_21:g2:a0:s_23\
	\BasicCounter_2:MODULE_21:g2:a0:s_22\
	\BasicCounter_2:MODULE_21:g2:a0:s_21\
	\BasicCounter_2:MODULE_21:g2:a0:s_20\
	\BasicCounter_2:MODULE_21:g2:a0:s_19\
	\BasicCounter_2:MODULE_21:g2:a0:s_18\
	\BasicCounter_2:MODULE_21:g2:a0:s_17\
	\BasicCounter_2:MODULE_21:g2:a0:s_16\
	\BasicCounter_2:MODULE_21:g2:a0:s_15\
	\BasicCounter_2:MODULE_21:g2:a0:s_14\
	\BasicCounter_2:MODULE_21:g2:a0:s_13\
	\BasicCounter_2:MODULE_21:g2:a0:s_12\
	\BasicCounter_2:MODULE_21:g2:a0:s_11\
	\BasicCounter_2:MODULE_21:g2:a0:s_10\
	\BasicCounter_2:MODULE_21:g2:a0:s_9\
	\BasicCounter_2:MODULE_21:g2:a0:s_8\
	\BasicCounter_2:MODULE_21:g2:a0:g1:z1:s0:g1:u0:c_31\
	\BasicCounter_2:MODULE_21:g2:a0:g1:z1:s0:g1:u0:c_30\
	\BasicCounter_2:MODULE_21:g2:a0:g1:z1:s0:g1:u0:c_29\
	\BasicCounter_2:MODULE_21:g2:a0:g1:z1:s0:g1:u0:c_28\
	\BasicCounter_2:MODULE_21:g2:a0:g1:z1:s0:g1:u0:c_27\
	\BasicCounter_2:MODULE_21:g2:a0:g1:z1:s0:g1:u0:c_26\
	\BasicCounter_2:MODULE_21:g2:a0:g1:z1:s0:g1:u0:c_25\

    Synthesized names
	\BasicCounter_2:add_vi_vv_MODGEN_21_31\
	\BasicCounter_2:add_vi_vv_MODGEN_21_30\
	\BasicCounter_2:add_vi_vv_MODGEN_21_29\
	\BasicCounter_2:add_vi_vv_MODGEN_21_28\
	\BasicCounter_2:add_vi_vv_MODGEN_21_27\
	\BasicCounter_2:add_vi_vv_MODGEN_21_26\
	\BasicCounter_2:add_vi_vv_MODGEN_21_25\
	\BasicCounter_2:add_vi_vv_MODGEN_21_24\
	\BasicCounter_2:add_vi_vv_MODGEN_21_23\
	\BasicCounter_2:add_vi_vv_MODGEN_21_22\
	\BasicCounter_2:add_vi_vv_MODGEN_21_21\
	\BasicCounter_2:add_vi_vv_MODGEN_21_20\
	\BasicCounter_2:add_vi_vv_MODGEN_21_19\
	\BasicCounter_2:add_vi_vv_MODGEN_21_18\
	\BasicCounter_2:add_vi_vv_MODGEN_21_17\
	\BasicCounter_2:add_vi_vv_MODGEN_21_16\
	\BasicCounter_2:add_vi_vv_MODGEN_21_15\
	\BasicCounter_2:add_vi_vv_MODGEN_21_14\
	\BasicCounter_2:add_vi_vv_MODGEN_21_13\
	\BasicCounter_2:add_vi_vv_MODGEN_21_12\
	\BasicCounter_2:add_vi_vv_MODGEN_21_11\
	\BasicCounter_2:add_vi_vv_MODGEN_21_10\
	\BasicCounter_2:add_vi_vv_MODGEN_21_9\
	\BasicCounter_2:add_vi_vv_MODGEN_21_8\

Deleted 247 User equations/components.
Deleted 24 Synthesized equations/components.

------------------------------------------------------
Alias Detection
------------------------------------------------------
Aliasing one to tmpOE__modem_power_pin_net_0
Aliasing tmpOE__uart_rx_net_0 to tmpOE__modem_power_pin_net_0
Aliasing Net_402 to zero
Aliasing \uart:BUART:tx_hd_send_break\ to zero
Aliasing \uart:BUART:HalfDuplexSend\ to zero
Aliasing \uart:BUART:FinalParityType_1\ to zero
Aliasing \uart:BUART:FinalParityType_0\ to zero
Aliasing \uart:BUART:FinalAddrMode_2\ to zero
Aliasing \uart:BUART:FinalAddrMode_1\ to zero
Aliasing \uart:BUART:FinalAddrMode_0\ to zero
Aliasing \uart:BUART:tx_ctrl_mark\ to zero
Aliasing \uart:BUART:tx_status_6\ to zero
Aliasing \uart:BUART:tx_status_5\ to zero
Aliasing \uart:BUART:tx_status_4\ to zero
Aliasing \uart:BUART:rx_count7_bit8_wire\ to zero
Aliasing \uart:BUART:sRX:s23Poll:MODULE_6:g2:a0:g1:z1:s0:g1:u0:b_0\ to tmpOE__modem_power_pin_net_0
Aliasing MODIN6_1 to MODIN5_1
Aliasing MODIN6_0 to MODIN5_0
Aliasing \uart:BUART:sRX:s23Poll:MODULE_7:g2:a0:newb_1\ to zero
Aliasing \uart:BUART:sRX:s23Poll:MODULE_7:g2:a0:newb_0\ to tmpOE__modem_power_pin_net_0
Aliasing MODIN7_1 to MODIN5_1
Aliasing MODIN7_0 to MODIN5_0
Aliasing \uart:BUART:sRX:s23Poll:MODULE_8:g2:a0:newb_1\ to tmpOE__modem_power_pin_net_0
Aliasing \uart:BUART:sRX:s23Poll:MODULE_8:g2:a0:newb_0\ to zero
Aliasing \uart:BUART:rx_status_1\ to zero
Aliasing \uart:BUART:sRX:MODULE_9:g2:a0:newa_6\ to zero
Aliasing \uart:BUART:sRX:MODULE_9:g2:a0:newa_5\ to zero
Aliasing \uart:BUART:sRX:MODULE_9:g2:a0:newa_4\ to zero
Aliasing \uart:BUART:sRX:MODULE_9:g2:a0:newb_6\ to zero
Aliasing \uart:BUART:sRX:MODULE_9:g2:a0:newb_5\ to zero
Aliasing \uart:BUART:sRX:MODULE_9:g2:a0:newb_4\ to zero
Aliasing \uart:BUART:sRX:MODULE_9:g2:a0:newb_3\ to zero
Aliasing \uart:BUART:sRX:MODULE_9:g2:a0:newb_2\ to tmpOE__modem_power_pin_net_0
Aliasing \uart:BUART:sRX:MODULE_9:g2:a0:newb_1\ to tmpOE__modem_power_pin_net_0
Aliasing \uart:BUART:sRX:MODULE_9:g2:a0:newb_0\ to zero
Aliasing \uart:BUART:sRX:MODULE_10:g1:a0:gx:u0:aeqb_0\ to tmpOE__modem_power_pin_net_0
Aliasing tmpOE__modem_voltage_pin_net_0 to tmpOE__modem_power_pin_net_0
Aliasing Net_593 to zero
Aliasing \uart_ultrasonic:BUART:tx_hd_send_break\ to zero
Aliasing \uart_ultrasonic:BUART:HalfDuplexSend\ to zero
Aliasing \uart_ultrasonic:BUART:FinalParityType_1\ to zero
Aliasing \uart_ultrasonic:BUART:FinalParityType_0\ to zero
Aliasing \uart_ultrasonic:BUART:FinalAddrMode_2\ to zero
Aliasing \uart_ultrasonic:BUART:FinalAddrMode_1\ to zero
Aliasing \uart_ultrasonic:BUART:FinalAddrMode_0\ to zero
Aliasing \uart_ultrasonic:BUART:tx_ctrl_mark\ to zero
Aliasing \uart_ultrasonic:BUART:tx_status_6\ to zero
Aliasing \uart_ultrasonic:BUART:tx_status_5\ to zero
Aliasing \uart_ultrasonic:BUART:tx_status_4\ to zero
Aliasing \uart_ultrasonic:BUART:rx_count7_bit8_wire\ to zero
Aliasing \uart_ultrasonic:BUART:sRX:s23Poll:MODULE_11:g2:a0:g1:z1:s0:g1:u0:b_0\ to tmpOE__modem_power_pin_net_0
Aliasing MODIN10_1 to MODIN9_1
Aliasing MODIN10_0 to MODIN9_0
Aliasing \uart_ultrasonic:BUART:sRX:s23Poll:MODULE_12:g2:a0:newb_1\ to zero
Aliasing \uart_ultrasonic:BUART:sRX:s23Poll:MODULE_12:g2:a0:newb_0\ to tmpOE__modem_power_pin_net_0
Aliasing MODIN11_1 to MODIN9_1
Aliasing MODIN11_0 to MODIN9_0
Aliasing \uart_ultrasonic:BUART:sRX:s23Poll:MODULE_13:g2:a0:newb_1\ to tmpOE__modem_power_pin_net_0
Aliasing \uart_ultrasonic:BUART:sRX:s23Poll:MODULE_13:g2:a0:newb_0\ to zero
Aliasing \uart_ultrasonic:BUART:rx_status_1\ to zero
Aliasing \uart_ultrasonic:BUART:sRX:MODULE_14:g2:a0:newa_6\ to zero
Aliasing \uart_ultrasonic:BUART:sRX:MODULE_14:g2:a0:newa_5\ to zero
Aliasing \uart_ultrasonic:BUART:sRX:MODULE_14:g2:a0:newa_4\ to zero
Aliasing \uart_ultrasonic:BUART:sRX:MODULE_14:g2:a0:newb_6\ to zero
Aliasing \uart_ultrasonic:BUART:sRX:MODULE_14:g2:a0:newb_5\ to zero
Aliasing \uart_ultrasonic:BUART:sRX:MODULE_14:g2:a0:newb_4\ to zero
Aliasing \uart_ultrasonic:BUART:sRX:MODULE_14:g2:a0:newb_3\ to zero
Aliasing \uart_ultrasonic:BUART:sRX:MODULE_14:g2:a0:newb_2\ to tmpOE__modem_power_pin_net_0
Aliasing \uart_ultrasonic:BUART:sRX:MODULE_14:g2:a0:newb_1\ to tmpOE__modem_power_pin_net_0
Aliasing \uart_ultrasonic:BUART:sRX:MODULE_14:g2:a0:newb_0\ to zero
Aliasing \uart_ultrasonic:BUART:sRX:MODULE_15:g1:a0:gx:u0:aeqb_0\ to tmpOE__modem_power_pin_net_0
Aliasing tmpOE__ultrasonic_voltage_pin_net_0 to tmpOE__modem_power_pin_net_0
Aliasing tmpOE__ultrasonic_uart_rx_net_0 to tmpOE__modem_power_pin_net_0
Aliasing \ControlReg_Modem:clk\ to zero
Aliasing \ControlReg_Modem:rst\ to zero
Aliasing tmpOE__Vbat_net_0 to tmpOE__modem_power_pin_net_0
Aliasing \ADC_SAR_1:vp_ctl_0\ to zero
Aliasing \ADC_SAR_1:vp_ctl_2\ to zero
Aliasing \ADC_SAR_1:vn_ctl_1\ to zero
Aliasing \ADC_SAR_1:vn_ctl_3\ to zero
Aliasing \ADC_SAR_1:vp_ctl_1\ to zero
Aliasing \ADC_SAR_1:vp_ctl_3\ to zero
Aliasing \ADC_SAR_1:vn_ctl_0\ to zero
Aliasing \ADC_SAR_1:vn_ctl_2\ to zero
Aliasing \ADC_SAR_1:soc\ to zero
Aliasing \ADC_SAR_1:tmpOE__Bypass_net_0\ to tmpOE__modem_power_pin_net_0
Aliasing \emFile_1:SPI0:BSPIM:pol_supprt\ to zero
Aliasing \emFile_1:SPI0:BSPIM:tx_status_3\ to \emFile_1:SPI0:BSPIM:load_rx_data\
Aliasing \emFile_1:SPI0:BSPIM:tx_status_6\ to zero
Aliasing \emFile_1:SPI0:BSPIM:tx_status_5\ to zero
Aliasing \emFile_1:SPI0:BSPIM:rx_status_3\ to zero
Aliasing \emFile_1:SPI0:BSPIM:rx_status_2\ to zero
Aliasing \emFile_1:SPI0:BSPIM:rx_status_1\ to zero
Aliasing \emFile_1:SPI0:BSPIM:rx_status_0\ to zero
Aliasing \emFile_1:SPI0:Net_274\ to zero
Aliasing \emFile_1:tmpOE__mosi0_net_0\ to tmpOE__modem_power_pin_net_0
Aliasing \emFile_1:tmpOE__miso0_net_0\ to tmpOE__modem_power_pin_net_0
Aliasing \emFile_1:tmpOE__sclk0_net_0\ to tmpOE__modem_power_pin_net_0
Aliasing \emFile_1:tmpOE__SPI0_CS_net_0\ to tmpOE__modem_power_pin_net_0
Aliasing \NEOMOTE_1:Net_535\ to zero
Aliasing \NEOMOTE_1:UART_MOTE:BUART:tx_hd_send_break\ to zero
Aliasing \NEOMOTE_1:UART_MOTE:BUART:HalfDuplexSend\ to zero
Aliasing \NEOMOTE_1:UART_MOTE:BUART:FinalParityType_1\ to zero
Aliasing \NEOMOTE_1:UART_MOTE:BUART:FinalParityType_0\ to zero
Aliasing \NEOMOTE_1:UART_MOTE:BUART:FinalAddrMode_2\ to zero
Aliasing \NEOMOTE_1:UART_MOTE:BUART:FinalAddrMode_1\ to zero
Aliasing \NEOMOTE_1:UART_MOTE:BUART:FinalAddrMode_0\ to zero
Aliasing \NEOMOTE_1:UART_MOTE:BUART:tx_ctrl_mark\ to zero
Aliasing \NEOMOTE_1:UART_MOTE:BUART:tx_status_6\ to zero
Aliasing \NEOMOTE_1:UART_MOTE:BUART:tx_status_5\ to zero
Aliasing \NEOMOTE_1:UART_MOTE:BUART:tx_status_4\ to zero
Aliasing \NEOMOTE_1:UART_MOTE:BUART:rx_count7_bit8_wire\ to zero
Aliasing \NEOMOTE_1:Net_212\ to zero
Aliasing \NEOMOTE_1:UART_MOTE:BUART:sRX:s23Poll:MODULE_1:g2:a0:g1:z1:s0:g1:u0:b_0\ to tmpOE__modem_power_pin_net_0
Aliasing MODIN2_1 to MODIN1_1
Aliasing MODIN2_0 to MODIN1_0
Aliasing \NEOMOTE_1:UART_MOTE:BUART:sRX:s23Poll:MODULE_2:g2:a0:newb_1\ to zero
Aliasing \NEOMOTE_1:UART_MOTE:BUART:sRX:s23Poll:MODULE_2:g2:a0:newb_0\ to tmpOE__modem_power_pin_net_0
Aliasing MODIN3_1 to MODIN1_1
Aliasing MODIN3_0 to MODIN1_0
Aliasing \NEOMOTE_1:UART_MOTE:BUART:sRX:s23Poll:MODULE_3:g2:a0:newb_1\ to tmpOE__modem_power_pin_net_0
Aliasing \NEOMOTE_1:UART_MOTE:BUART:sRX:s23Poll:MODULE_3:g2:a0:newb_0\ to zero
Aliasing \NEOMOTE_1:UART_MOTE:BUART:rx_status_1\ to zero
Aliasing \NEOMOTE_1:UART_MOTE:BUART:sRX:MODULE_4:g2:a0:newa_6\ to zero
Aliasing \NEOMOTE_1:UART_MOTE:BUART:sRX:MODULE_4:g2:a0:newa_5\ to zero
Aliasing \NEOMOTE_1:UART_MOTE:BUART:sRX:MODULE_4:g2:a0:newa_4\ to zero
Aliasing \NEOMOTE_1:UART_MOTE:BUART:sRX:MODULE_4:g2:a0:newb_6\ to zero
Aliasing \NEOMOTE_1:UART_MOTE:BUART:sRX:MODULE_4:g2:a0:newb_5\ to zero
Aliasing \NEOMOTE_1:UART_MOTE:BUART:sRX:MODULE_4:g2:a0:newb_4\ to zero
Aliasing \NEOMOTE_1:UART_MOTE:BUART:sRX:MODULE_4:g2:a0:newb_3\ to zero
Aliasing \NEOMOTE_1:UART_MOTE:BUART:sRX:MODULE_4:g2:a0:newb_2\ to tmpOE__modem_power_pin_net_0
Aliasing \NEOMOTE_1:UART_MOTE:BUART:sRX:MODULE_4:g2:a0:newb_1\ to tmpOE__modem_power_pin_net_0
Aliasing \NEOMOTE_1:UART_MOTE:BUART:sRX:MODULE_4:g2:a0:newb_0\ to zero
Aliasing \NEOMOTE_1:UART_MOTE:BUART:sRX:MODULE_5:g1:a0:gx:u0:aeqb_0\ to tmpOE__modem_power_pin_net_0
Aliasing \NEOMOTE_1:tmpOE__RX_Pin_net_0\ to tmpOE__modem_power_pin_net_0
Aliasing \NEOMOTE_1:tmpOE__TX_Pin_net_0\ to tmpOE__modem_power_pin_net_0
Aliasing \NEOMOTE_1:tmpOE__RX_RTS_n_net_0\ to tmpOE__modem_power_pin_net_0
Aliasing \NEOMOTE_1:tmpOE__RX_CTS_n_net_0\ to tmpOE__modem_power_pin_net_0
Aliasing \NEOMOTE_1:tmpOE__TX_RTS_n_net_0\ to tmpOE__modem_power_pin_net_0
Aliasing \NEOMOTE_1:tmpOE__TX_CTS_n_net_0\ to tmpOE__modem_power_pin_net_0
Aliasing \NEOMOTE_1:tmpOE__TimeN_net_0\ to tmpOE__modem_power_pin_net_0
Aliasing \NEOMOTE_1:I2C_0:Net_969\ to tmpOE__modem_power_pin_net_0
Aliasing \NEOMOTE_1:I2C_0:Net_968\ to tmpOE__modem_power_pin_net_0
Aliasing \NEOMOTE_1:tmpOE__I2C_0_SDA_net_0\ to tmpOE__modem_power_pin_net_0
Aliasing \NEOMOTE_1:tmpOE__I2C_0_SCL_net_0\ to tmpOE__modem_power_pin_net_0
Aliasing \NEOMOTE_1:tmpOE__NEO_RTC_INT1_net_0\ to tmpOE__modem_power_pin_net_0
Aliasing \NEOMOTE_1:tmpOE__SD_Card_Power_net_0\ to tmpOE__modem_power_pin_net_0
Aliasing \NEOMOTE_1:tmpOE__External_VRef_net_0\ to tmpOE__modem_power_pin_net_0
Aliasing \NEOMOTE_1:tmpOE__RTC_Crystal_net_0\ to tmpOE__modem_power_pin_net_0
Aliasing \NEOMOTE_1:tmpOE__RTC_Int2_net_0\ to tmpOE__modem_power_pin_net_0
Aliasing \NEOMOTE_1:tmpOE__pwr_net_0\ to tmpOE__modem_power_pin_net_0
Aliasing \NEOMOTE_1:tmpOE__pwr_1_net_0\ to tmpOE__modem_power_pin_net_0
Aliasing Net_638 to zero
Aliasing \uart_solinst:BUART:tx_hd_send_break\ to zero
Aliasing \uart_solinst:BUART:HalfDuplexSend\ to zero
Aliasing \uart_solinst:BUART:FinalParityType_1\ to zero
Aliasing \uart_solinst:BUART:FinalParityType_0\ to zero
Aliasing \uart_solinst:BUART:tx_ctrl_mark\ to zero
Aliasing \uart_solinst:BUART:tx_status_6\ to zero
Aliasing \uart_solinst:BUART:tx_status_5\ to zero
Aliasing \uart_solinst:BUART:tx_status_4\ to zero
Aliasing \uart_solinst:BUART:rx_count7_bit8_wire\ to zero
Aliasing \uart_solinst:BUART:sRX:s23Poll:MODULE_16:g2:a0:g1:z1:s0:g1:u0:b_0\ to tmpOE__modem_power_pin_net_0
Aliasing \uart_solinst:BUART:sRX:s23Poll:MODIN14_1\ to \uart_solinst:BUART:sRX:s23Poll:MODIN13_1\
Aliasing \uart_solinst:BUART:sRX:s23Poll:MODIN14_0\ to \uart_solinst:BUART:sRX:s23Poll:MODIN13_0\
Aliasing \uart_solinst:BUART:sRX:s23Poll:MODULE_17:g2:a0:newb_1\ to zero
Aliasing \uart_solinst:BUART:sRX:s23Poll:MODULE_17:g2:a0:newb_0\ to tmpOE__modem_power_pin_net_0
Aliasing \uart_solinst:BUART:sRX:s23Poll:MODIN15_1\ to \uart_solinst:BUART:sRX:s23Poll:MODIN13_1\
Aliasing \uart_solinst:BUART:sRX:s23Poll:MODIN15_0\ to \uart_solinst:BUART:sRX:s23Poll:MODIN13_0\
Aliasing \uart_solinst:BUART:sRX:s23Poll:MODULE_18:g2:a0:newb_1\ to tmpOE__modem_power_pin_net_0
Aliasing \uart_solinst:BUART:sRX:s23Poll:MODULE_18:g2:a0:newb_0\ to zero
Aliasing \uart_solinst:BUART:rx_status_1\ to zero
Aliasing \uart_solinst:BUART:sRX:MODULE_19:g2:a0:newa_6\ to zero
Aliasing \uart_solinst:BUART:sRX:MODULE_19:g2:a0:newa_5\ to zero
Aliasing \uart_solinst:BUART:sRX:MODULE_19:g2:a0:newa_4\ to zero
Aliasing \uart_solinst:BUART:sRX:MODULE_19:g2:a0:newb_6\ to zero
Aliasing \uart_solinst:BUART:sRX:MODULE_19:g2:a0:newb_5\ to zero
Aliasing \uart_solinst:BUART:sRX:MODULE_19:g2:a0:newb_4\ to zero
Aliasing \uart_solinst:BUART:sRX:MODULE_19:g2:a0:newb_3\ to zero
Aliasing \uart_solinst:BUART:sRX:MODULE_19:g2:a0:newb_2\ to tmpOE__modem_power_pin_net_0
Aliasing \uart_solinst:BUART:sRX:MODULE_19:g2:a0:newb_1\ to tmpOE__modem_power_pin_net_0
Aliasing \uart_solinst:BUART:sRX:MODULE_19:g2:a0:newb_0\ to zero
Aliasing \uart_solinst:BUART:sRX:MODULE_20:g1:a0:gx:u0:aeqb_0\ to tmpOE__modem_power_pin_net_0
Aliasing tmpOE__uart_solinst_rx_net_0 to tmpOE__modem_power_pin_net_0
Aliasing tmpOE__solinst_power_pin_net_0 to tmpOE__modem_power_pin_net_0
Aliasing tmpOE__modem_reset_pin_net_0 to tmpOE__modem_power_pin_net_0
Aliasing \ControlReg_Solinst:clk\ to zero
Aliasing \ControlReg_Solinst:rst\ to zero
Aliasing tmpOE__VBAT_EN_net_0 to tmpOE__modem_power_pin_net_0
Aliasing tmpOE__Pin_Sampler_Completed_Sample_net_0 to tmpOE__modem_power_pin_net_0
Aliasing tmpOE__Pin_Sampler_Sampler_Count_net_0 to tmpOE__modem_power_pin_net_0
Aliasing \BasicCounter_2:MODULE_21:g2:a0:a_23\ to zero
Aliasing \BasicCounter_2:MODULE_21:g2:a0:a_22\ to zero
Aliasing \BasicCounter_2:MODULE_21:g2:a0:a_21\ to zero
Aliasing \BasicCounter_2:MODULE_21:g2:a0:a_20\ to zero
Aliasing \BasicCounter_2:MODULE_21:g2:a0:a_19\ to zero
Aliasing \BasicCounter_2:MODULE_21:g2:a0:a_18\ to zero
Aliasing \BasicCounter_2:MODULE_21:g2:a0:a_17\ to zero
Aliasing \BasicCounter_2:MODULE_21:g2:a0:a_16\ to zero
Aliasing \BasicCounter_2:MODULE_21:g2:a0:a_15\ to zero
Aliasing \BasicCounter_2:MODULE_21:g2:a0:a_14\ to zero
Aliasing \BasicCounter_2:MODULE_21:g2:a0:a_13\ to zero
Aliasing \BasicCounter_2:MODULE_21:g2:a0:a_12\ to zero
Aliasing \BasicCounter_2:MODULE_21:g2:a0:a_11\ to zero
Aliasing \BasicCounter_2:MODULE_21:g2:a0:a_10\ to zero
Aliasing \BasicCounter_2:MODULE_21:g2:a0:a_9\ to zero
Aliasing \BasicCounter_2:MODULE_21:g2:a0:a_8\ to zero
Aliasing \BasicCounter_2:MODIN17_7\ to \BottleCount:status_7\
Aliasing \BasicCounter_2:MODIN17_6\ to \BottleCount:status_6\
Aliasing \BasicCounter_2:MODIN17_5\ to \BottleCount:status_5\
Aliasing \BasicCounter_2:MODIN17_4\ to \BottleCount:status_4\
Aliasing \BasicCounter_2:MODIN17_3\ to \BottleCount:status_3\
Aliasing \BasicCounter_2:MODIN17_2\ to \BottleCount:status_2\
Aliasing \BasicCounter_2:MODIN17_1\ to \BottleCount:status_1\
Aliasing \BasicCounter_2:MODIN17_0\ to \BottleCount:status_0\
Aliasing \BasicCounter_2:MODULE_21:g2:a0:g1:z1:s0:g1:u0:b_0\ to tmpOE__modem_power_pin_net_0
Aliasing tmpOE__Pin_Sampler_Power_net_0 to tmpOE__modem_power_pin_net_0
Aliasing tmpOE__Pin_Sampler_Trigger_net_0 to tmpOE__modem_power_pin_net_0
Aliasing \uart:BUART:rx_break_status\\D\ to zero
Aliasing \uart_ultrasonic:BUART:rx_break_status\\D\ to zero
Aliasing \emFile_1:SPI0:BSPIM:so_send_reg\\D\ to zero
Aliasing \emFile_1:SPI0:BSPIM:dpcounter_one_reg\\D\ to \emFile_1:SPI0:BSPIM:load_rx_data\
Aliasing \NEOMOTE_1:Net_669\\D\ to zero
Aliasing \NEOMOTE_1:UART_MOTE:BUART:rx_break_status\\D\ to zero
Aliasing Net_726D to zero
Aliasing \uart_solinst:BUART:rx_break_status\\D\ to zero
Removing Lhs of wire one[6] = tmpOE__modem_power_pin_net_0[1]
Removing Lhs of wire tmpOE__uart_rx_net_0[11] = tmpOE__modem_power_pin_net_0[1]
Removing Lhs of wire \uart:Net_61\[18] = \uart:Net_9\[17]
Removing Lhs of wire Net_402[22] = zero[2]
Removing Lhs of wire \uart:BUART:tx_hd_send_break\[23] = zero[2]
Removing Lhs of wire \uart:BUART:HalfDuplexSend\[24] = zero[2]
Removing Lhs of wire \uart:BUART:FinalParityType_1\[25] = zero[2]
Removing Lhs of wire \uart:BUART:FinalParityType_0\[26] = zero[2]
Removing Lhs of wire \uart:BUART:FinalAddrMode_2\[27] = zero[2]
Removing Lhs of wire \uart:BUART:FinalAddrMode_1\[28] = zero[2]
Removing Lhs of wire \uart:BUART:FinalAddrMode_0\[29] = zero[2]
Removing Lhs of wire \uart:BUART:tx_ctrl_mark\[30] = zero[2]
Removing Lhs of wire \uart:BUART:reset_reg_dp\[31] = \uart:BUART:reset_reg\[21]
Removing Rhs of wire Net_401[38] = \uart:BUART:rx_interrupt_out\[39]
Removing Lhs of wire \uart:BUART:tx_status_6\[92] = zero[2]
Removing Lhs of wire \uart:BUART:tx_status_5\[93] = zero[2]
Removing Lhs of wire \uart:BUART:tx_status_4\[94] = zero[2]
Removing Lhs of wire \uart:BUART:tx_status_1\[96] = \uart:BUART:tx_fifo_empty\[57]
Removing Lhs of wire \uart:BUART:tx_status_3\[98] = \uart:BUART:tx_fifo_notfull\[56]
Removing Lhs of wire \uart:BUART:rx_count7_bit8_wire\[157] = zero[2]
Removing Rhs of wire add_vv_vv_MODGEN_6_1[164] = \uart:BUART:sRX:s23Poll:MODULE_6:g2:a0:s_1\[175]
Removing Rhs of wire add_vv_vv_MODGEN_6_0[166] = \uart:BUART:sRX:s23Poll:MODULE_6:g2:a0:s_0\[176]
Removing Lhs of wire cmp_vv_vv_MODGEN_7[167] = \uart:BUART:sRX:s23Poll:MODULE_7:g2:a0:lta_0\[192]
Removing Lhs of wire cmp_vv_vv_MODGEN_8[168] = \uart:BUART:sRX:s23Poll:MODULE_8:g2:a0:lta_0\[206]
Removing Lhs of wire \uart:BUART:sRX:s23Poll:MODULE_6:g2:a0:a_1\[169] = MODIN5_1[170]
Removing Rhs of wire MODIN5_1[170] = \uart:BUART:pollcount_1\[163]
Removing Lhs of wire \uart:BUART:sRX:s23Poll:MODULE_6:g2:a0:a_0\[171] = MODIN5_0[172]
Removing Rhs of wire MODIN5_0[172] = \uart:BUART:pollcount_0\[165]
Removing Lhs of wire \uart:BUART:sRX:s23Poll:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_0\[178] = tmpOE__modem_power_pin_net_0[1]
Removing Lhs of wire \uart:BUART:sRX:s23Poll:MODULE_6:g2:a0:g1:z1:s0:g1:u0:b_0\[179] = tmpOE__modem_power_pin_net_0[1]
Removing Lhs of wire \uart:BUART:sRX:s23Poll:MODULE_7:g2:a0:newa_1\[180] = MODIN5_1[170]
Removing Lhs of wire MODIN6_1[181] = MODIN5_1[170]
Removing Lhs of wire \uart:BUART:sRX:s23Poll:MODULE_7:g2:a0:newa_0\[182] = MODIN5_0[172]
Removing Lhs of wire MODIN6_0[183] = MODIN5_0[172]
Removing Lhs of wire \uart:BUART:sRX:s23Poll:MODULE_7:g2:a0:newb_1\[184] = zero[2]
Removing Lhs of wire \uart:BUART:sRX:s23Poll:MODULE_7:g2:a0:newb_0\[185] = tmpOE__modem_power_pin_net_0[1]
Removing Lhs of wire \uart:BUART:sRX:s23Poll:MODULE_7:g2:a0:dataa_1\[186] = MODIN5_1[170]
Removing Lhs of wire \uart:BUART:sRX:s23Poll:MODULE_7:g2:a0:dataa_0\[187] = MODIN5_0[172]
Removing Lhs of wire \uart:BUART:sRX:s23Poll:MODULE_7:g2:a0:datab_1\[188] = zero[2]
Removing Lhs of wire \uart:BUART:sRX:s23Poll:MODULE_7:g2:a0:datab_0\[189] = tmpOE__modem_power_pin_net_0[1]
Removing Lhs of wire \uart:BUART:sRX:s23Poll:MODULE_8:g2:a0:newa_1\[194] = MODIN5_1[170]
Removing Lhs of wire MODIN7_1[195] = MODIN5_1[170]
Removing Lhs of wire \uart:BUART:sRX:s23Poll:MODULE_8:g2:a0:newa_0\[196] = MODIN5_0[172]
Removing Lhs of wire MODIN7_0[197] = MODIN5_0[172]
Removing Lhs of wire \uart:BUART:sRX:s23Poll:MODULE_8:g2:a0:newb_1\[198] = tmpOE__modem_power_pin_net_0[1]
Removing Lhs of wire \uart:BUART:sRX:s23Poll:MODULE_8:g2:a0:newb_0\[199] = zero[2]
Removing Lhs of wire \uart:BUART:sRX:s23Poll:MODULE_8:g2:a0:dataa_1\[200] = MODIN5_1[170]
Removing Lhs of wire \uart:BUART:sRX:s23Poll:MODULE_8:g2:a0:dataa_0\[201] = MODIN5_0[172]
Removing Lhs of wire \uart:BUART:sRX:s23Poll:MODULE_8:g2:a0:datab_1\[202] = tmpOE__modem_power_pin_net_0[1]
Removing Lhs of wire \uart:BUART:sRX:s23Poll:MODULE_8:g2:a0:datab_0\[203] = zero[2]
Removing Lhs of wire \uart:BUART:rx_status_1\[210] = zero[2]
Removing Rhs of wire \uart:BUART:rx_status_2\[211] = \uart:BUART:rx_parity_error_status\[212]
Removing Rhs of wire \uart:BUART:rx_status_3\[213] = \uart:BUART:rx_stop_bit_error\[214]
Removing Lhs of wire cmp_vv_vv_MODGEN_9[224] = \uart:BUART:sRX:MODULE_9:g2:a0:lta_0\[273]
Removing Lhs of wire cmp_vv_vv_MODGEN_10[228] = \uart:BUART:sRX:MODULE_10:g1:a0:xneq\[295]
Removing Lhs of wire \uart:BUART:sRX:MODULE_9:g2:a0:newa_6\[229] = zero[2]
Removing Lhs of wire \uart:BUART:sRX:MODULE_9:g2:a0:newa_5\[230] = zero[2]
Removing Lhs of wire \uart:BUART:sRX:MODULE_9:g2:a0:newa_4\[231] = zero[2]
Removing Lhs of wire \uart:BUART:sRX:MODULE_9:g2:a0:newa_3\[232] = MODIN8_6[233]
Removing Rhs of wire MODIN8_6[233] = \uart:BUART:rx_count_6\[152]
Removing Lhs of wire \uart:BUART:sRX:MODULE_9:g2:a0:newa_2\[234] = MODIN8_5[235]
Removing Rhs of wire MODIN8_5[235] = \uart:BUART:rx_count_5\[153]
Removing Lhs of wire \uart:BUART:sRX:MODULE_9:g2:a0:newa_1\[236] = MODIN8_4[237]
Removing Rhs of wire MODIN8_4[237] = \uart:BUART:rx_count_4\[154]
Removing Lhs of wire \uart:BUART:sRX:MODULE_9:g2:a0:newa_0\[238] = MODIN8_3[239]
Removing Rhs of wire MODIN8_3[239] = \uart:BUART:rx_count_3\[155]
Removing Lhs of wire \uart:BUART:sRX:MODULE_9:g2:a0:newb_6\[240] = zero[2]
Removing Lhs of wire \uart:BUART:sRX:MODULE_9:g2:a0:newb_5\[241] = zero[2]
Removing Lhs of wire \uart:BUART:sRX:MODULE_9:g2:a0:newb_4\[242] = zero[2]
Removing Lhs of wire \uart:BUART:sRX:MODULE_9:g2:a0:newb_3\[243] = zero[2]
Removing Lhs of wire \uart:BUART:sRX:MODULE_9:g2:a0:newb_2\[244] = tmpOE__modem_power_pin_net_0[1]
Removing Lhs of wire \uart:BUART:sRX:MODULE_9:g2:a0:newb_1\[245] = tmpOE__modem_power_pin_net_0[1]
Removing Lhs of wire \uart:BUART:sRX:MODULE_9:g2:a0:newb_0\[246] = zero[2]
Removing Lhs of wire \uart:BUART:sRX:MODULE_9:g2:a0:dataa_6\[247] = zero[2]
Removing Lhs of wire \uart:BUART:sRX:MODULE_9:g2:a0:dataa_5\[248] = zero[2]
Removing Lhs of wire \uart:BUART:sRX:MODULE_9:g2:a0:dataa_4\[249] = zero[2]
Removing Lhs of wire \uart:BUART:sRX:MODULE_9:g2:a0:dataa_3\[250] = MODIN8_6[233]
Removing Lhs of wire \uart:BUART:sRX:MODULE_9:g2:a0:dataa_2\[251] = MODIN8_5[235]
Removing Lhs of wire \uart:BUART:sRX:MODULE_9:g2:a0:dataa_1\[252] = MODIN8_4[237]
Removing Lhs of wire \uart:BUART:sRX:MODULE_9:g2:a0:dataa_0\[253] = MODIN8_3[239]
Removing Lhs of wire \uart:BUART:sRX:MODULE_9:g2:a0:datab_6\[254] = zero[2]
Removing Lhs of wire \uart:BUART:sRX:MODULE_9:g2:a0:datab_5\[255] = zero[2]
Removing Lhs of wire \uart:BUART:sRX:MODULE_9:g2:a0:datab_4\[256] = zero[2]
Removing Lhs of wire \uart:BUART:sRX:MODULE_9:g2:a0:datab_3\[257] = zero[2]
Removing Lhs of wire \uart:BUART:sRX:MODULE_9:g2:a0:datab_2\[258] = tmpOE__modem_power_pin_net_0[1]
Removing Lhs of wire \uart:BUART:sRX:MODULE_9:g2:a0:datab_1\[259] = tmpOE__modem_power_pin_net_0[1]
Removing Lhs of wire \uart:BUART:sRX:MODULE_9:g2:a0:datab_0\[260] = zero[2]
Removing Lhs of wire \uart:BUART:sRX:MODULE_10:g1:a0:newa_0\[275] = \uart:BUART:rx_postpoll\[111]
Removing Lhs of wire \uart:BUART:sRX:MODULE_10:g1:a0:newb_0\[276] = \uart:BUART:rx_parity_bit\[227]
Removing Lhs of wire \uart:BUART:sRX:MODULE_10:g1:a0:dataa_0\[277] = \uart:BUART:rx_postpoll\[111]
Removing Lhs of wire \uart:BUART:sRX:MODULE_10:g1:a0:datab_0\[278] = \uart:BUART:rx_parity_bit\[227]
Removing Lhs of wire \uart:BUART:sRX:MODULE_10:g1:a0:gx:u0:a_0\[279] = \uart:BUART:rx_postpoll\[111]
Removing Lhs of wire \uart:BUART:sRX:MODULE_10:g1:a0:gx:u0:b_0\[280] = \uart:BUART:rx_parity_bit\[227]
Removing Lhs of wire \uart:BUART:sRX:MODULE_10:g1:a0:gx:u0:aeqb_0\[282] = tmpOE__modem_power_pin_net_0[1]
Removing Lhs of wire \uart:BUART:sRX:MODULE_10:g1:a0:gx:u0:eq_0\[283] = \uart:BUART:sRX:MODULE_10:g1:a0:gx:u0:xnor_array_0\[281]
Removing Lhs of wire \uart:BUART:sRX:MODULE_10:g1:a0:gx:u0:eqi_0\[284] = \uart:BUART:sRX:MODULE_10:g1:a0:gx:u0:xnor_array_0\[281]
Removing Lhs of wire tmpOE__modem_voltage_pin_net_0[307] = tmpOE__modem_power_pin_net_0[1]
Removing Lhs of wire \uart_ultrasonic:Net_61\[314] = \uart_ultrasonic:Net_9\[313]
Removing Lhs of wire Net_593[318] = zero[2]
Removing Lhs of wire \uart_ultrasonic:BUART:tx_hd_send_break\[319] = zero[2]
Removing Lhs of wire \uart_ultrasonic:BUART:HalfDuplexSend\[320] = zero[2]
Removing Lhs of wire \uart_ultrasonic:BUART:FinalParityType_1\[321] = zero[2]
Removing Lhs of wire \uart_ultrasonic:BUART:FinalParityType_0\[322] = zero[2]
Removing Lhs of wire \uart_ultrasonic:BUART:FinalAddrMode_2\[323] = zero[2]
Removing Lhs of wire \uart_ultrasonic:BUART:FinalAddrMode_1\[324] = zero[2]
Removing Lhs of wire \uart_ultrasonic:BUART:FinalAddrMode_0\[325] = zero[2]
Removing Lhs of wire \uart_ultrasonic:BUART:tx_ctrl_mark\[326] = zero[2]
Removing Lhs of wire \uart_ultrasonic:BUART:reset_reg_dp\[327] = \uart_ultrasonic:BUART:reset_reg\[317]
Removing Rhs of wire Net_596[334] = \uart_ultrasonic:BUART:rx_interrupt_out\[335]
Removing Lhs of wire \uart_ultrasonic:BUART:tx_status_6\[388] = zero[2]
Removing Lhs of wire \uart_ultrasonic:BUART:tx_status_5\[389] = zero[2]
Removing Lhs of wire \uart_ultrasonic:BUART:tx_status_4\[390] = zero[2]
Removing Lhs of wire \uart_ultrasonic:BUART:tx_status_1\[392] = \uart_ultrasonic:BUART:tx_fifo_empty\[353]
Removing Lhs of wire \uart_ultrasonic:BUART:tx_status_3\[394] = \uart_ultrasonic:BUART:tx_fifo_notfull\[352]
Removing Lhs of wire \uart_ultrasonic:BUART:rx_count7_bit8_wire\[453] = zero[2]
Removing Rhs of wire add_vv_vv_MODGEN_11_1[461] = \uart_ultrasonic:BUART:sRX:s23Poll:MODULE_11:g2:a0:s_1\[472]
Removing Rhs of wire add_vv_vv_MODGEN_11_0[463] = \uart_ultrasonic:BUART:sRX:s23Poll:MODULE_11:g2:a0:s_0\[473]
Removing Lhs of wire cmp_vv_vv_MODGEN_12[464] = \uart_ultrasonic:BUART:sRX:s23Poll:MODULE_12:g2:a0:lta_0\[489]
Removing Lhs of wire cmp_vv_vv_MODGEN_13[465] = \uart_ultrasonic:BUART:sRX:s23Poll:MODULE_13:g2:a0:lta_0\[503]
Removing Lhs of wire \uart_ultrasonic:BUART:sRX:s23Poll:MODULE_11:g2:a0:a_1\[466] = MODIN9_1[467]
Removing Rhs of wire MODIN9_1[467] = \uart_ultrasonic:BUART:pollcount_1\[459]
Removing Lhs of wire \uart_ultrasonic:BUART:sRX:s23Poll:MODULE_11:g2:a0:a_0\[468] = MODIN9_0[469]
Removing Rhs of wire MODIN9_0[469] = \uart_ultrasonic:BUART:pollcount_0\[462]
Removing Lhs of wire \uart_ultrasonic:BUART:sRX:s23Poll:MODULE_11:g2:a0:g1:z1:s0:g1:u0:c_0\[475] = tmpOE__modem_power_pin_net_0[1]
Removing Lhs of wire \uart_ultrasonic:BUART:sRX:s23Poll:MODULE_11:g2:a0:g1:z1:s0:g1:u0:b_0\[476] = tmpOE__modem_power_pin_net_0[1]
Removing Lhs of wire \uart_ultrasonic:BUART:sRX:s23Poll:MODULE_12:g2:a0:newa_1\[477] = MODIN9_1[467]
Removing Lhs of wire MODIN10_1[478] = MODIN9_1[467]
Removing Lhs of wire \uart_ultrasonic:BUART:sRX:s23Poll:MODULE_12:g2:a0:newa_0\[479] = MODIN9_0[469]
Removing Lhs of wire MODIN10_0[480] = MODIN9_0[469]
Removing Lhs of wire \uart_ultrasonic:BUART:sRX:s23Poll:MODULE_12:g2:a0:newb_1\[481] = zero[2]
Removing Lhs of wire \uart_ultrasonic:BUART:sRX:s23Poll:MODULE_12:g2:a0:newb_0\[482] = tmpOE__modem_power_pin_net_0[1]
Removing Lhs of wire \uart_ultrasonic:BUART:sRX:s23Poll:MODULE_12:g2:a0:dataa_1\[483] = MODIN9_1[467]
Removing Lhs of wire \uart_ultrasonic:BUART:sRX:s23Poll:MODULE_12:g2:a0:dataa_0\[484] = MODIN9_0[469]
Removing Lhs of wire \uart_ultrasonic:BUART:sRX:s23Poll:MODULE_12:g2:a0:datab_1\[485] = zero[2]
Removing Lhs of wire \uart_ultrasonic:BUART:sRX:s23Poll:MODULE_12:g2:a0:datab_0\[486] = tmpOE__modem_power_pin_net_0[1]
Removing Lhs of wire \uart_ultrasonic:BUART:sRX:s23Poll:MODULE_13:g2:a0:newa_1\[491] = MODIN9_1[467]
Removing Lhs of wire MODIN11_1[492] = MODIN9_1[467]
Removing Lhs of wire \uart_ultrasonic:BUART:sRX:s23Poll:MODULE_13:g2:a0:newa_0\[493] = MODIN9_0[469]
Removing Lhs of wire MODIN11_0[494] = MODIN9_0[469]
Removing Lhs of wire \uart_ultrasonic:BUART:sRX:s23Poll:MODULE_13:g2:a0:newb_1\[495] = tmpOE__modem_power_pin_net_0[1]
Removing Lhs of wire \uart_ultrasonic:BUART:sRX:s23Poll:MODULE_13:g2:a0:newb_0\[496] = zero[2]
Removing Lhs of wire \uart_ultrasonic:BUART:sRX:s23Poll:MODULE_13:g2:a0:dataa_1\[497] = MODIN9_1[467]
Removing Lhs of wire \uart_ultrasonic:BUART:sRX:s23Poll:MODULE_13:g2:a0:dataa_0\[498] = MODIN9_0[469]
Removing Lhs of wire \uart_ultrasonic:BUART:sRX:s23Poll:MODULE_13:g2:a0:datab_1\[499] = tmpOE__modem_power_pin_net_0[1]
Removing Lhs of wire \uart_ultrasonic:BUART:sRX:s23Poll:MODULE_13:g2:a0:datab_0\[500] = zero[2]
Removing Lhs of wire \uart_ultrasonic:BUART:rx_status_1\[507] = zero[2]
Removing Rhs of wire \uart_ultrasonic:BUART:rx_status_2\[508] = \uart_ultrasonic:BUART:rx_parity_error_status\[509]
Removing Rhs of wire \uart_ultrasonic:BUART:rx_status_3\[510] = \uart_ultrasonic:BUART:rx_stop_bit_error\[511]
Removing Lhs of wire cmp_vv_vv_MODGEN_14[521] = \uart_ultrasonic:BUART:sRX:MODULE_14:g2:a0:lta_0\[570]
Removing Lhs of wire cmp_vv_vv_MODGEN_15[525] = \uart_ultrasonic:BUART:sRX:MODULE_15:g1:a0:xneq\[592]
Removing Lhs of wire \uart_ultrasonic:BUART:sRX:MODULE_14:g2:a0:newa_6\[526] = zero[2]
Removing Lhs of wire \uart_ultrasonic:BUART:sRX:MODULE_14:g2:a0:newa_5\[527] = zero[2]
Removing Lhs of wire \uart_ultrasonic:BUART:sRX:MODULE_14:g2:a0:newa_4\[528] = zero[2]
Removing Lhs of wire \uart_ultrasonic:BUART:sRX:MODULE_14:g2:a0:newa_3\[529] = MODIN12_6[530]
Removing Rhs of wire MODIN12_6[530] = \uart_ultrasonic:BUART:rx_count_6\[448]
Removing Lhs of wire \uart_ultrasonic:BUART:sRX:MODULE_14:g2:a0:newa_2\[531] = MODIN12_5[532]
Removing Rhs of wire MODIN12_5[532] = \uart_ultrasonic:BUART:rx_count_5\[449]
Removing Lhs of wire \uart_ultrasonic:BUART:sRX:MODULE_14:g2:a0:newa_1\[533] = MODIN12_4[534]
Removing Rhs of wire MODIN12_4[534] = \uart_ultrasonic:BUART:rx_count_4\[450]
Removing Lhs of wire \uart_ultrasonic:BUART:sRX:MODULE_14:g2:a0:newa_0\[535] = MODIN12_3[536]
Removing Rhs of wire MODIN12_3[536] = \uart_ultrasonic:BUART:rx_count_3\[451]
Removing Lhs of wire \uart_ultrasonic:BUART:sRX:MODULE_14:g2:a0:newb_6\[537] = zero[2]
Removing Lhs of wire \uart_ultrasonic:BUART:sRX:MODULE_14:g2:a0:newb_5\[538] = zero[2]
Removing Lhs of wire \uart_ultrasonic:BUART:sRX:MODULE_14:g2:a0:newb_4\[539] = zero[2]
Removing Lhs of wire \uart_ultrasonic:BUART:sRX:MODULE_14:g2:a0:newb_3\[540] = zero[2]
Removing Lhs of wire \uart_ultrasonic:BUART:sRX:MODULE_14:g2:a0:newb_2\[541] = tmpOE__modem_power_pin_net_0[1]
Removing Lhs of wire \uart_ultrasonic:BUART:sRX:MODULE_14:g2:a0:newb_1\[542] = tmpOE__modem_power_pin_net_0[1]
Removing Lhs of wire \uart_ultrasonic:BUART:sRX:MODULE_14:g2:a0:newb_0\[543] = zero[2]
Removing Lhs of wire \uart_ultrasonic:BUART:sRX:MODULE_14:g2:a0:dataa_6\[544] = zero[2]
Removing Lhs of wire \uart_ultrasonic:BUART:sRX:MODULE_14:g2:a0:dataa_5\[545] = zero[2]
Removing Lhs of wire \uart_ultrasonic:BUART:sRX:MODULE_14:g2:a0:dataa_4\[546] = zero[2]
Removing Lhs of wire \uart_ultrasonic:BUART:sRX:MODULE_14:g2:a0:dataa_3\[547] = MODIN12_6[530]
Removing Lhs of wire \uart_ultrasonic:BUART:sRX:MODULE_14:g2:a0:dataa_2\[548] = MODIN12_5[532]
Removing Lhs of wire \uart_ultrasonic:BUART:sRX:MODULE_14:g2:a0:dataa_1\[549] = MODIN12_4[534]
Removing Lhs of wire \uart_ultrasonic:BUART:sRX:MODULE_14:g2:a0:dataa_0\[550] = MODIN12_3[536]
Removing Lhs of wire \uart_ultrasonic:BUART:sRX:MODULE_14:g2:a0:datab_6\[551] = zero[2]
Removing Lhs of wire \uart_ultrasonic:BUART:sRX:MODULE_14:g2:a0:datab_5\[552] = zero[2]
Removing Lhs of wire \uart_ultrasonic:BUART:sRX:MODULE_14:g2:a0:datab_4\[553] = zero[2]
Removing Lhs of wire \uart_ultrasonic:BUART:sRX:MODULE_14:g2:a0:datab_3\[554] = zero[2]
Removing Lhs of wire \uart_ultrasonic:BUART:sRX:MODULE_14:g2:a0:datab_2\[555] = tmpOE__modem_power_pin_net_0[1]
Removing Lhs of wire \uart_ultrasonic:BUART:sRX:MODULE_14:g2:a0:datab_1\[556] = tmpOE__modem_power_pin_net_0[1]
Removing Lhs of wire \uart_ultrasonic:BUART:sRX:MODULE_14:g2:a0:datab_0\[557] = zero[2]
Removing Lhs of wire \uart_ultrasonic:BUART:sRX:MODULE_15:g1:a0:newa_0\[572] = \uart_ultrasonic:BUART:rx_postpoll\[407]
Removing Lhs of wire \uart_ultrasonic:BUART:sRX:MODULE_15:g1:a0:newb_0\[573] = \uart_ultrasonic:BUART:rx_parity_bit\[524]
Removing Lhs of wire \uart_ultrasonic:BUART:sRX:MODULE_15:g1:a0:dataa_0\[574] = \uart_ultrasonic:BUART:rx_postpoll\[407]
Removing Lhs of wire \uart_ultrasonic:BUART:sRX:MODULE_15:g1:a0:datab_0\[575] = \uart_ultrasonic:BUART:rx_parity_bit\[524]
Removing Lhs of wire \uart_ultrasonic:BUART:sRX:MODULE_15:g1:a0:gx:u0:a_0\[576] = \uart_ultrasonic:BUART:rx_postpoll\[407]
Removing Lhs of wire \uart_ultrasonic:BUART:sRX:MODULE_15:g1:a0:gx:u0:b_0\[577] = \uart_ultrasonic:BUART:rx_parity_bit\[524]
Removing Lhs of wire \uart_ultrasonic:BUART:sRX:MODULE_15:g1:a0:gx:u0:aeqb_0\[579] = tmpOE__modem_power_pin_net_0[1]
Removing Lhs of wire \uart_ultrasonic:BUART:sRX:MODULE_15:g1:a0:gx:u0:eq_0\[580] = \uart_ultrasonic:BUART:sRX:MODULE_15:g1:a0:gx:u0:xnor_array_0\[578]
Removing Lhs of wire \uart_ultrasonic:BUART:sRX:MODULE_15:g1:a0:gx:u0:eqi_0\[581] = \uart_ultrasonic:BUART:sRX:MODULE_15:g1:a0:gx:u0:xnor_array_0\[578]
Removing Lhs of wire tmpOE__ultrasonic_voltage_pin_net_0[603] = tmpOE__modem_power_pin_net_0[1]
Removing Lhs of wire tmpOE__ultrasonic_uart_rx_net_0[609] = tmpOE__modem_power_pin_net_0[1]
Removing Lhs of wire \ControlReg_Modem:clk\[615] = zero[2]
Removing Lhs of wire \ControlReg_Modem:rst\[616] = zero[2]
Removing Rhs of wire Net_752[617] = \ControlReg_Modem:control_out_0\[618]
Removing Rhs of wire Net_752[617] = \ControlReg_Modem:control_0\[641]
Removing Lhs of wire tmpOE__Vbat_net_0[643] = tmpOE__modem_power_pin_net_0[1]
Removing Lhs of wire tmpOE__uart_tx_net_0[650] = Net_752[617]
Removing Lhs of wire \ADC_SAR_1:vp_ctl_0\[660] = zero[2]
Removing Lhs of wire \ADC_SAR_1:vp_ctl_2\[661] = zero[2]
Removing Lhs of wire \ADC_SAR_1:vn_ctl_1\[662] = zero[2]
Removing Lhs of wire \ADC_SAR_1:vn_ctl_3\[663] = zero[2]
Removing Lhs of wire \ADC_SAR_1:vp_ctl_1\[664] = zero[2]
Removing Lhs of wire \ADC_SAR_1:vp_ctl_3\[665] = zero[2]
Removing Lhs of wire \ADC_SAR_1:vn_ctl_0\[666] = zero[2]
Removing Lhs of wire \ADC_SAR_1:vn_ctl_2\[667] = zero[2]
Removing Lhs of wire \ADC_SAR_1:Net_188\[670] = \ADC_SAR_1:Net_221\[669]
Removing Lhs of wire \ADC_SAR_1:soc\[675] = zero[2]
Removing Lhs of wire \ADC_SAR_1:tmpOE__Bypass_net_0\[693] = tmpOE__modem_power_pin_net_0[1]
Removing Lhs of wire \emFile_1:SPI0:Net_276\[708] = \emFile_1:Net_19\[709]
Removing Rhs of wire \emFile_1:SPI0:BSPIM:load_rx_data\[712] = \emFile_1:SPI0:BSPIM:dpcounter_one\[713]
Removing Lhs of wire \emFile_1:SPI0:BSPIM:pol_supprt\[714] = zero[2]
Removing Lhs of wire \emFile_1:SPI0:BSPIM:miso_to_dp\[715] = \emFile_1:SPI0:Net_244\[716]
Removing Lhs of wire \emFile_1:SPI0:Net_244\[716] = \emFile_1:Net_16\[809]
Removing Rhs of wire \emFile_1:Net_10\[720] = \emFile_1:SPI0:BSPIM:mosi_fin\[721]
Removing Rhs of wire \emFile_1:Net_10\[720] = \emFile_1:SPI0:BSPIM:mosi_cpha_0\[722]
Removing Rhs of wire \emFile_1:SPI0:BSPIM:tx_status_1\[743] = \emFile_1:SPI0:BSPIM:dpMOSI_fifo_empty\[744]
Removing Rhs of wire \emFile_1:SPI0:BSPIM:tx_status_2\[745] = \emFile_1:SPI0:BSPIM:dpMOSI_fifo_not_full\[746]
Removing Lhs of wire \emFile_1:SPI0:BSPIM:tx_status_3\[747] = \emFile_1:SPI0:BSPIM:load_rx_data\[712]
Removing Rhs of wire \emFile_1:SPI0:BSPIM:rx_status_4\[749] = \emFile_1:SPI0:BSPIM:dpMISO_fifo_full\[750]
Removing Rhs of wire \emFile_1:SPI0:BSPIM:rx_status_5\[751] = \emFile_1:SPI0:BSPIM:dpMISO_fifo_not_empty\[752]
Removing Lhs of wire \emFile_1:SPI0:BSPIM:tx_status_6\[754] = zero[2]
Removing Lhs of wire \emFile_1:SPI0:BSPIM:tx_status_5\[755] = zero[2]
Removing Lhs of wire \emFile_1:SPI0:BSPIM:rx_status_3\[756] = zero[2]
Removing Lhs of wire \emFile_1:SPI0:BSPIM:rx_status_2\[757] = zero[2]
Removing Lhs of wire \emFile_1:SPI0:BSPIM:rx_status_1\[758] = zero[2]
Removing Lhs of wire \emFile_1:SPI0:BSPIM:rx_status_0\[759] = zero[2]
Removing Lhs of wire \emFile_1:SPI0:Net_273\[769] = zero[2]
Removing Lhs of wire \emFile_1:SPI0:Net_274\[810] = zero[2]
Removing Lhs of wire \emFile_1:tmpOE__mosi0_net_0\[812] = tmpOE__modem_power_pin_net_0[1]
Removing Lhs of wire \emFile_1:tmpOE__miso0_net_0\[819] = tmpOE__modem_power_pin_net_0[1]
Removing Lhs of wire \emFile_1:tmpOE__sclk0_net_0\[825] = tmpOE__modem_power_pin_net_0[1]
Removing Lhs of wire \emFile_1:tmpOE__SPI0_CS_net_0\[831] = tmpOE__modem_power_pin_net_0[1]
Removing Lhs of wire \NEOMOTE_1:UART_MOTE:Net_61\[838] = \NEOMOTE_1:UART_MOTE:Net_9\[837]
Removing Lhs of wire \NEOMOTE_1:Net_535\[842] = zero[2]
Removing Lhs of wire \NEOMOTE_1:UART_MOTE:BUART:tx_hd_send_break\[843] = zero[2]
Removing Lhs of wire \NEOMOTE_1:UART_MOTE:BUART:HalfDuplexSend\[844] = zero[2]
Removing Lhs of wire \NEOMOTE_1:UART_MOTE:BUART:FinalParityType_1\[845] = zero[2]
Removing Lhs of wire \NEOMOTE_1:UART_MOTE:BUART:FinalParityType_0\[846] = zero[2]
Removing Lhs of wire \NEOMOTE_1:UART_MOTE:BUART:FinalAddrMode_2\[847] = zero[2]
Removing Lhs of wire \NEOMOTE_1:UART_MOTE:BUART:FinalAddrMode_1\[848] = zero[2]
Removing Lhs of wire \NEOMOTE_1:UART_MOTE:BUART:FinalAddrMode_0\[849] = zero[2]
Removing Lhs of wire \NEOMOTE_1:UART_MOTE:BUART:tx_ctrl_mark\[850] = zero[2]
Removing Lhs of wire \NEOMOTE_1:UART_MOTE:BUART:reset_reg_dp\[851] = \NEOMOTE_1:UART_MOTE:BUART:reset_reg\[841]
Removing Rhs of wire \NEOMOTE_1:Net_642\[858] = \NEOMOTE_1:UART_MOTE:BUART:rx_interrupt_out\[859]
Removing Lhs of wire \NEOMOTE_1:UART_MOTE:BUART:tx_status_6\[912] = zero[2]
Removing Lhs of wire \NEOMOTE_1:UART_MOTE:BUART:tx_status_5\[913] = zero[2]
Removing Lhs of wire \NEOMOTE_1:UART_MOTE:BUART:tx_status_4\[914] = zero[2]
Removing Lhs of wire \NEOMOTE_1:UART_MOTE:BUART:tx_status_1\[916] = \NEOMOTE_1:UART_MOTE:BUART:tx_fifo_empty\[877]
Removing Lhs of wire \NEOMOTE_1:UART_MOTE:BUART:tx_status_3\[918] = \NEOMOTE_1:UART_MOTE:BUART:tx_fifo_notfull\[876]
Removing Lhs of wire \NEOMOTE_1:UART_MOTE:BUART:rx_count7_bit8_wire\[977] = zero[2]
Removing Lhs of wire \NEOMOTE_1:Net_212\[984] = zero[2]
Removing Rhs of wire add_vv_vv_MODGEN_1_1[985] = \NEOMOTE_1:UART_MOTE:BUART:sRX:s23Poll:MODULE_1:g2:a0:s_1\[996]
Removing Rhs of wire add_vv_vv_MODGEN_1_0[987] = \NEOMOTE_1:UART_MOTE:BUART:sRX:s23Poll:MODULE_1:g2:a0:s_0\[997]
Removing Lhs of wire cmp_vv_vv_MODGEN_2[988] = \NEOMOTE_1:UART_MOTE:BUART:sRX:s23Poll:MODULE_2:g2:a0:lta_0\[1013]
Removing Lhs of wire cmp_vv_vv_MODGEN_3[989] = \NEOMOTE_1:UART_MOTE:BUART:sRX:s23Poll:MODULE_3:g2:a0:lta_0\[1027]
Removing Lhs of wire \NEOMOTE_1:UART_MOTE:BUART:sRX:s23Poll:MODULE_1:g2:a0:a_1\[990] = MODIN1_1[991]
Removing Rhs of wire MODIN1_1[991] = \NEOMOTE_1:UART_MOTE:BUART:pollcount_1\[983]
Removing Lhs of wire \NEOMOTE_1:UART_MOTE:BUART:sRX:s23Poll:MODULE_1:g2:a0:a_0\[992] = MODIN1_0[993]
Removing Rhs of wire MODIN1_0[993] = \NEOMOTE_1:UART_MOTE:BUART:pollcount_0\[986]
Removing Lhs of wire \NEOMOTE_1:UART_MOTE:BUART:sRX:s23Poll:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_0\[999] = tmpOE__modem_power_pin_net_0[1]
Removing Lhs of wire \NEOMOTE_1:UART_MOTE:BUART:sRX:s23Poll:MODULE_1:g2:a0:g1:z1:s0:g1:u0:b_0\[1000] = tmpOE__modem_power_pin_net_0[1]
Removing Lhs of wire \NEOMOTE_1:UART_MOTE:BUART:sRX:s23Poll:MODULE_2:g2:a0:newa_1\[1001] = MODIN1_1[991]
Removing Lhs of wire MODIN2_1[1002] = MODIN1_1[991]
Removing Lhs of wire \NEOMOTE_1:UART_MOTE:BUART:sRX:s23Poll:MODULE_2:g2:a0:newa_0\[1003] = MODIN1_0[993]
Removing Lhs of wire MODIN2_0[1004] = MODIN1_0[993]
Removing Lhs of wire \NEOMOTE_1:UART_MOTE:BUART:sRX:s23Poll:MODULE_2:g2:a0:newb_1\[1005] = zero[2]
Removing Lhs of wire \NEOMOTE_1:UART_MOTE:BUART:sRX:s23Poll:MODULE_2:g2:a0:newb_0\[1006] = tmpOE__modem_power_pin_net_0[1]
Removing Lhs of wire \NEOMOTE_1:UART_MOTE:BUART:sRX:s23Poll:MODULE_2:g2:a0:dataa_1\[1007] = MODIN1_1[991]
Removing Lhs of wire \NEOMOTE_1:UART_MOTE:BUART:sRX:s23Poll:MODULE_2:g2:a0:dataa_0\[1008] = MODIN1_0[993]
Removing Lhs of wire \NEOMOTE_1:UART_MOTE:BUART:sRX:s23Poll:MODULE_2:g2:a0:datab_1\[1009] = zero[2]
Removing Lhs of wire \NEOMOTE_1:UART_MOTE:BUART:sRX:s23Poll:MODULE_2:g2:a0:datab_0\[1010] = tmpOE__modem_power_pin_net_0[1]
Removing Lhs of wire \NEOMOTE_1:UART_MOTE:BUART:sRX:s23Poll:MODULE_3:g2:a0:newa_1\[1015] = MODIN1_1[991]
Removing Lhs of wire MODIN3_1[1016] = MODIN1_1[991]
Removing Lhs of wire \NEOMOTE_1:UART_MOTE:BUART:sRX:s23Poll:MODULE_3:g2:a0:newa_0\[1017] = MODIN1_0[993]
Removing Lhs of wire MODIN3_0[1018] = MODIN1_0[993]
Removing Lhs of wire \NEOMOTE_1:UART_MOTE:BUART:sRX:s23Poll:MODULE_3:g2:a0:newb_1\[1019] = tmpOE__modem_power_pin_net_0[1]
Removing Lhs of wire \NEOMOTE_1:UART_MOTE:BUART:sRX:s23Poll:MODULE_3:g2:a0:newb_0\[1020] = zero[2]
Removing Lhs of wire \NEOMOTE_1:UART_MOTE:BUART:sRX:s23Poll:MODULE_3:g2:a0:dataa_1\[1021] = MODIN1_1[991]
Removing Lhs of wire \NEOMOTE_1:UART_MOTE:BUART:sRX:s23Poll:MODULE_3:g2:a0:dataa_0\[1022] = MODIN1_0[993]
Removing Lhs of wire \NEOMOTE_1:UART_MOTE:BUART:sRX:s23Poll:MODULE_3:g2:a0:datab_1\[1023] = tmpOE__modem_power_pin_net_0[1]
Removing Lhs of wire \NEOMOTE_1:UART_MOTE:BUART:sRX:s23Poll:MODULE_3:g2:a0:datab_0\[1024] = zero[2]
Removing Lhs of wire \NEOMOTE_1:UART_MOTE:BUART:rx_status_1\[1031] = zero[2]
Removing Rhs of wire \NEOMOTE_1:UART_MOTE:BUART:rx_status_2\[1032] = \NEOMOTE_1:UART_MOTE:BUART:rx_parity_error_status\[1033]
Removing Rhs of wire \NEOMOTE_1:UART_MOTE:BUART:rx_status_3\[1034] = \NEOMOTE_1:UART_MOTE:BUART:rx_stop_bit_error\[1035]
Removing Lhs of wire cmp_vv_vv_MODGEN_4[1045] = \NEOMOTE_1:UART_MOTE:BUART:sRX:MODULE_4:g2:a0:lta_0\[1094]
Removing Lhs of wire cmp_vv_vv_MODGEN_5[1049] = \NEOMOTE_1:UART_MOTE:BUART:sRX:MODULE_5:g1:a0:xneq\[1116]
Removing Lhs of wire \NEOMOTE_1:UART_MOTE:BUART:sRX:MODULE_4:g2:a0:newa_6\[1050] = zero[2]
Removing Lhs of wire \NEOMOTE_1:UART_MOTE:BUART:sRX:MODULE_4:g2:a0:newa_5\[1051] = zero[2]
Removing Lhs of wire \NEOMOTE_1:UART_MOTE:BUART:sRX:MODULE_4:g2:a0:newa_4\[1052] = zero[2]
Removing Lhs of wire \NEOMOTE_1:UART_MOTE:BUART:sRX:MODULE_4:g2:a0:newa_3\[1053] = MODIN4_6[1054]
Removing Rhs of wire MODIN4_6[1054] = \NEOMOTE_1:UART_MOTE:BUART:rx_count_6\[972]
Removing Lhs of wire \NEOMOTE_1:UART_MOTE:BUART:sRX:MODULE_4:g2:a0:newa_2\[1055] = MODIN4_5[1056]
Removing Rhs of wire MODIN4_5[1056] = \NEOMOTE_1:UART_MOTE:BUART:rx_count_5\[973]
Removing Lhs of wire \NEOMOTE_1:UART_MOTE:BUART:sRX:MODULE_4:g2:a0:newa_1\[1057] = MODIN4_4[1058]
Removing Rhs of wire MODIN4_4[1058] = \NEOMOTE_1:UART_MOTE:BUART:rx_count_4\[974]
Removing Lhs of wire \NEOMOTE_1:UART_MOTE:BUART:sRX:MODULE_4:g2:a0:newa_0\[1059] = MODIN4_3[1060]
Removing Rhs of wire MODIN4_3[1060] = \NEOMOTE_1:UART_MOTE:BUART:rx_count_3\[975]
Removing Lhs of wire \NEOMOTE_1:UART_MOTE:BUART:sRX:MODULE_4:g2:a0:newb_6\[1061] = zero[2]
Removing Lhs of wire \NEOMOTE_1:UART_MOTE:BUART:sRX:MODULE_4:g2:a0:newb_5\[1062] = zero[2]
Removing Lhs of wire \NEOMOTE_1:UART_MOTE:BUART:sRX:MODULE_4:g2:a0:newb_4\[1063] = zero[2]
Removing Lhs of wire \NEOMOTE_1:UART_MOTE:BUART:sRX:MODULE_4:g2:a0:newb_3\[1064] = zero[2]
Removing Lhs of wire \NEOMOTE_1:UART_MOTE:BUART:sRX:MODULE_4:g2:a0:newb_2\[1065] = tmpOE__modem_power_pin_net_0[1]
Removing Lhs of wire \NEOMOTE_1:UART_MOTE:BUART:sRX:MODULE_4:g2:a0:newb_1\[1066] = tmpOE__modem_power_pin_net_0[1]
Removing Lhs of wire \NEOMOTE_1:UART_MOTE:BUART:sRX:MODULE_4:g2:a0:newb_0\[1067] = zero[2]
Removing Lhs of wire \NEOMOTE_1:UART_MOTE:BUART:sRX:MODULE_4:g2:a0:dataa_6\[1068] = zero[2]
Removing Lhs of wire \NEOMOTE_1:UART_MOTE:BUART:sRX:MODULE_4:g2:a0:dataa_5\[1069] = zero[2]
Removing Lhs of wire \NEOMOTE_1:UART_MOTE:BUART:sRX:MODULE_4:g2:a0:dataa_4\[1070] = zero[2]
Removing Lhs of wire \NEOMOTE_1:UART_MOTE:BUART:sRX:MODULE_4:g2:a0:dataa_3\[1071] = MODIN4_6[1054]
Removing Lhs of wire \NEOMOTE_1:UART_MOTE:BUART:sRX:MODULE_4:g2:a0:dataa_2\[1072] = MODIN4_5[1056]
Removing Lhs of wire \NEOMOTE_1:UART_MOTE:BUART:sRX:MODULE_4:g2:a0:dataa_1\[1073] = MODIN4_4[1058]
Removing Lhs of wire \NEOMOTE_1:UART_MOTE:BUART:sRX:MODULE_4:g2:a0:dataa_0\[1074] = MODIN4_3[1060]
Removing Lhs of wire \NEOMOTE_1:UART_MOTE:BUART:sRX:MODULE_4:g2:a0:datab_6\[1075] = zero[2]
Removing Lhs of wire \NEOMOTE_1:UART_MOTE:BUART:sRX:MODULE_4:g2:a0:datab_5\[1076] = zero[2]
Removing Lhs of wire \NEOMOTE_1:UART_MOTE:BUART:sRX:MODULE_4:g2:a0:datab_4\[1077] = zero[2]
Removing Lhs of wire \NEOMOTE_1:UART_MOTE:BUART:sRX:MODULE_4:g2:a0:datab_3\[1078] = zero[2]
Removing Lhs of wire \NEOMOTE_1:UART_MOTE:BUART:sRX:MODULE_4:g2:a0:datab_2\[1079] = tmpOE__modem_power_pin_net_0[1]
Removing Lhs of wire \NEOMOTE_1:UART_MOTE:BUART:sRX:MODULE_4:g2:a0:datab_1\[1080] = tmpOE__modem_power_pin_net_0[1]
Removing Lhs of wire \NEOMOTE_1:UART_MOTE:BUART:sRX:MODULE_4:g2:a0:datab_0\[1081] = zero[2]
Removing Lhs of wire \NEOMOTE_1:UART_MOTE:BUART:sRX:MODULE_5:g1:a0:newa_0\[1096] = \NEOMOTE_1:UART_MOTE:BUART:rx_postpoll\[931]
Removing Lhs of wire \NEOMOTE_1:UART_MOTE:BUART:sRX:MODULE_5:g1:a0:newb_0\[1097] = \NEOMOTE_1:UART_MOTE:BUART:rx_parity_bit\[1048]
Removing Lhs of wire \NEOMOTE_1:UART_MOTE:BUART:sRX:MODULE_5:g1:a0:dataa_0\[1098] = \NEOMOTE_1:UART_MOTE:BUART:rx_postpoll\[931]
Removing Lhs of wire \NEOMOTE_1:UART_MOTE:BUART:sRX:MODULE_5:g1:a0:datab_0\[1099] = \NEOMOTE_1:UART_MOTE:BUART:rx_parity_bit\[1048]
Removing Lhs of wire \NEOMOTE_1:UART_MOTE:BUART:sRX:MODULE_5:g1:a0:gx:u0:a_0\[1100] = \NEOMOTE_1:UART_MOTE:BUART:rx_postpoll\[931]
Removing Lhs of wire \NEOMOTE_1:UART_MOTE:BUART:sRX:MODULE_5:g1:a0:gx:u0:b_0\[1101] = \NEOMOTE_1:UART_MOTE:BUART:rx_parity_bit\[1048]
Removing Lhs of wire \NEOMOTE_1:UART_MOTE:BUART:sRX:MODULE_5:g1:a0:gx:u0:aeqb_0\[1103] = tmpOE__modem_power_pin_net_0[1]
Removing Lhs of wire \NEOMOTE_1:UART_MOTE:BUART:sRX:MODULE_5:g1:a0:gx:u0:eq_0\[1104] = \NEOMOTE_1:UART_MOTE:BUART:sRX:MODULE_5:g1:a0:gx:u0:xnor_array_0\[1102]
Removing Lhs of wire \NEOMOTE_1:UART_MOTE:BUART:sRX:MODULE_5:g1:a0:gx:u0:eqi_0\[1105] = \NEOMOTE_1:UART_MOTE:BUART:sRX:MODULE_5:g1:a0:gx:u0:xnor_array_0\[1102]
Removing Lhs of wire \NEOMOTE_1:tmpOE__RX_Pin_net_0\[1127] = tmpOE__modem_power_pin_net_0[1]
Removing Lhs of wire \NEOMOTE_1:tmpOE__TX_Pin_net_0\[1133] = tmpOE__modem_power_pin_net_0[1]
Removing Lhs of wire \NEOMOTE_1:tmpOE__RX_RTS_n_net_0\[1140] = tmpOE__modem_power_pin_net_0[1]
Removing Lhs of wire \NEOMOTE_1:tmpOE__RX_CTS_n_net_0\[1146] = tmpOE__modem_power_pin_net_0[1]
Removing Lhs of wire \NEOMOTE_1:tmpOE__TX_RTS_n_net_0\[1152] = tmpOE__modem_power_pin_net_0[1]
Removing Lhs of wire \NEOMOTE_1:tmpOE__TX_CTS_n_net_0\[1158] = tmpOE__modem_power_pin_net_0[1]
Removing Lhs of wire \NEOMOTE_1:tmpOE__TimeN_net_0\[1164] = tmpOE__modem_power_pin_net_0[1]
Removing Rhs of wire \NEOMOTE_1:I2C_0:sda_x_wire\[1170] = \NEOMOTE_1:I2C_0:Net_643_1\[1171]
Removing Rhs of wire \NEOMOTE_1:I2C_0:Net_697\[1173] = \NEOMOTE_1:I2C_0:Net_643_2\[1179]
Removing Rhs of wire \NEOMOTE_1:I2C_0:Net_1109_0\[1176] = \NEOMOTE_1:I2C_0:scl_yfb\[1189]
Removing Rhs of wire \NEOMOTE_1:I2C_0:Net_1109_1\[1177] = \NEOMOTE_1:I2C_0:sda_yfb\[1190]
Removing Lhs of wire \NEOMOTE_1:I2C_0:scl_x_wire\[1180] = \NEOMOTE_1:I2C_0:Net_643_0\[1178]
Removing Lhs of wire \NEOMOTE_1:I2C_0:Net_969\[1181] = tmpOE__modem_power_pin_net_0[1]
Removing Lhs of wire \NEOMOTE_1:I2C_0:Net_968\[1182] = tmpOE__modem_power_pin_net_0[1]
Removing Lhs of wire \NEOMOTE_1:I2C_0:tmpOE__Bufoe_scl_net_0\[1192] = tmpOE__modem_power_pin_net_0[1]
Removing Lhs of wire \NEOMOTE_1:I2C_0:tmpOE__Bufoe_sda_net_0\[1195] = tmpOE__modem_power_pin_net_0[1]
Removing Lhs of wire \NEOMOTE_1:tmpOE__I2C_0_SDA_net_0\[1203] = tmpOE__modem_power_pin_net_0[1]
Removing Lhs of wire \NEOMOTE_1:tmpOE__I2C_0_SCL_net_0\[1208] = tmpOE__modem_power_pin_net_0[1]
Removing Lhs of wire \NEOMOTE_1:tmpOE__NEO_RTC_INT1_net_0\[1213] = tmpOE__modem_power_pin_net_0[1]
Removing Lhs of wire \NEOMOTE_1:tmpOE__SD_Card_Power_net_0\[1220] = tmpOE__modem_power_pin_net_0[1]
Removing Lhs of wire \NEOMOTE_1:tmpOE__External_VRef_net_0\[1226] = tmpOE__modem_power_pin_net_0[1]
Removing Lhs of wire \NEOMOTE_1:tmpOE__RTC_Crystal_net_0\[1232] = tmpOE__modem_power_pin_net_0[1]
Removing Lhs of wire \NEOMOTE_1:tmpOE__RTC_Int2_net_0\[1238] = tmpOE__modem_power_pin_net_0[1]
Removing Lhs of wire \NEOMOTE_1:tmpOE__pwr_net_0\[1244] = tmpOE__modem_power_pin_net_0[1]
Removing Lhs of wire \NEOMOTE_1:tmpOE__pwr_1_net_0\[1250] = tmpOE__modem_power_pin_net_0[1]
Removing Lhs of wire \uart_solinst:Net_61\[1257] = \uart_solinst:Net_9\[1256]
Removing Lhs of wire Net_638[1270] = zero[2]
Removing Lhs of wire \uart_solinst:BUART:tx_hd_send_break\[1271] = zero[2]
Removing Lhs of wire \uart_solinst:BUART:HalfDuplexSend\[1272] = zero[2]
Removing Lhs of wire \uart_solinst:BUART:FinalParityType_1\[1273] = zero[2]
Removing Lhs of wire \uart_solinst:BUART:FinalParityType_0\[1274] = zero[2]
Removing Lhs of wire \uart_solinst:BUART:FinalAddrMode_2\[1275] = \uart_solinst:BUART:control_7\[1261]
Removing Lhs of wire \uart_solinst:BUART:FinalAddrMode_1\[1276] = \uart_solinst:BUART:control_6\[1262]
Removing Lhs of wire \uart_solinst:BUART:FinalAddrMode_0\[1277] = \uart_solinst:BUART:control_5\[1263]
Removing Lhs of wire \uart_solinst:BUART:tx_ctrl_mark\[1278] = zero[2]
Removing Lhs of wire \uart_solinst:BUART:reset_reg_dp\[1279] = \uart_solinst:BUART:reset_reg\[1269]
Removing Rhs of wire Net_641[1286] = \uart_solinst:BUART:rx_interrupt_out\[1287]
Removing Lhs of wire \uart_solinst:BUART:tx_status_6\[1340] = zero[2]
Removing Lhs of wire \uart_solinst:BUART:tx_status_5\[1341] = zero[2]
Removing Lhs of wire \uart_solinst:BUART:tx_status_4\[1342] = zero[2]
Removing Lhs of wire \uart_solinst:BUART:tx_status_1\[1344] = \uart_solinst:BUART:tx_fifo_empty\[1305]
Removing Lhs of wire \uart_solinst:BUART:tx_status_3\[1346] = \uart_solinst:BUART:tx_fifo_notfull\[1304]
Removing Lhs of wire \uart_solinst:BUART:rx_count7_bit8_wire\[1405] = zero[2]
Removing Lhs of wire \uart_solinst:BUART:sRX:s23Poll:add_vv_vv_MODGEN_16_1\[1413] = \uart_solinst:BUART:sRX:s23Poll:MODULE_16:g2:a0:s_1\[1424]
Removing Lhs of wire \uart_solinst:BUART:sRX:s23Poll:add_vv_vv_MODGEN_16_0\[1415] = \uart_solinst:BUART:sRX:s23Poll:MODULE_16:g2:a0:s_0\[1425]
Removing Lhs of wire \uart_solinst:BUART:sRX:s23Poll:cmp_vv_vv_MODGEN_17\[1416] = \uart_solinst:BUART:sRX:s23Poll:MODULE_17:g2:a0:lta_0\[1441]
Removing Lhs of wire \uart_solinst:BUART:sRX:s23Poll:cmp_vv_vv_MODGEN_18\[1417] = \uart_solinst:BUART:sRX:s23Poll:MODULE_18:g2:a0:lta_0\[1455]
Removing Lhs of wire \uart_solinst:BUART:sRX:s23Poll:MODULE_16:g2:a0:a_1\[1418] = \uart_solinst:BUART:sRX:s23Poll:MODIN13_1\[1419]
Removing Lhs of wire \uart_solinst:BUART:sRX:s23Poll:MODIN13_1\[1419] = \uart_solinst:BUART:pollcount_1\[1411]
Removing Lhs of wire \uart_solinst:BUART:sRX:s23Poll:MODULE_16:g2:a0:a_0\[1420] = \uart_solinst:BUART:sRX:s23Poll:MODIN13_0\[1421]
Removing Lhs of wire \uart_solinst:BUART:sRX:s23Poll:MODIN13_0\[1421] = \uart_solinst:BUART:pollcount_0\[1414]
Removing Lhs of wire \uart_solinst:BUART:sRX:s23Poll:MODULE_16:g2:a0:g1:z1:s0:g1:u0:c_0\[1427] = tmpOE__modem_power_pin_net_0[1]
Removing Lhs of wire \uart_solinst:BUART:sRX:s23Poll:MODULE_16:g2:a0:g1:z1:s0:g1:u0:b_0\[1428] = tmpOE__modem_power_pin_net_0[1]
Removing Lhs of wire \uart_solinst:BUART:sRX:s23Poll:MODULE_17:g2:a0:newa_1\[1429] = \uart_solinst:BUART:pollcount_1\[1411]
Removing Lhs of wire \uart_solinst:BUART:sRX:s23Poll:MODIN14_1\[1430] = \uart_solinst:BUART:pollcount_1\[1411]
Removing Lhs of wire \uart_solinst:BUART:sRX:s23Poll:MODULE_17:g2:a0:newa_0\[1431] = \uart_solinst:BUART:pollcount_0\[1414]
Removing Lhs of wire \uart_solinst:BUART:sRX:s23Poll:MODIN14_0\[1432] = \uart_solinst:BUART:pollcount_0\[1414]
Removing Lhs of wire \uart_solinst:BUART:sRX:s23Poll:MODULE_17:g2:a0:newb_1\[1433] = zero[2]
Removing Lhs of wire \uart_solinst:BUART:sRX:s23Poll:MODULE_17:g2:a0:newb_0\[1434] = tmpOE__modem_power_pin_net_0[1]
Removing Lhs of wire \uart_solinst:BUART:sRX:s23Poll:MODULE_17:g2:a0:dataa_1\[1435] = \uart_solinst:BUART:pollcount_1\[1411]
Removing Lhs of wire \uart_solinst:BUART:sRX:s23Poll:MODULE_17:g2:a0:dataa_0\[1436] = \uart_solinst:BUART:pollcount_0\[1414]
Removing Lhs of wire \uart_solinst:BUART:sRX:s23Poll:MODULE_17:g2:a0:datab_1\[1437] = zero[2]
Removing Lhs of wire \uart_solinst:BUART:sRX:s23Poll:MODULE_17:g2:a0:datab_0\[1438] = tmpOE__modem_power_pin_net_0[1]
Removing Lhs of wire \uart_solinst:BUART:sRX:s23Poll:MODULE_18:g2:a0:newa_1\[1443] = \uart_solinst:BUART:pollcount_1\[1411]
Removing Lhs of wire \uart_solinst:BUART:sRX:s23Poll:MODIN15_1\[1444] = \uart_solinst:BUART:pollcount_1\[1411]
Removing Lhs of wire \uart_solinst:BUART:sRX:s23Poll:MODULE_18:g2:a0:newa_0\[1445] = \uart_solinst:BUART:pollcount_0\[1414]
Removing Lhs of wire \uart_solinst:BUART:sRX:s23Poll:MODIN15_0\[1446] = \uart_solinst:BUART:pollcount_0\[1414]
Removing Lhs of wire \uart_solinst:BUART:sRX:s23Poll:MODULE_18:g2:a0:newb_1\[1447] = tmpOE__modem_power_pin_net_0[1]
Removing Lhs of wire \uart_solinst:BUART:sRX:s23Poll:MODULE_18:g2:a0:newb_0\[1448] = zero[2]
Removing Lhs of wire \uart_solinst:BUART:sRX:s23Poll:MODULE_18:g2:a0:dataa_1\[1449] = \uart_solinst:BUART:pollcount_1\[1411]
Removing Lhs of wire \uart_solinst:BUART:sRX:s23Poll:MODULE_18:g2:a0:dataa_0\[1450] = \uart_solinst:BUART:pollcount_0\[1414]
Removing Lhs of wire \uart_solinst:BUART:sRX:s23Poll:MODULE_18:g2:a0:datab_1\[1451] = tmpOE__modem_power_pin_net_0[1]
Removing Lhs of wire \uart_solinst:BUART:sRX:s23Poll:MODULE_18:g2:a0:datab_0\[1452] = zero[2]
Removing Lhs of wire \uart_solinst:BUART:rx_status_1\[1459] = zero[2]
Removing Rhs of wire \uart_solinst:BUART:rx_status_2\[1460] = \uart_solinst:BUART:rx_parity_error_status\[1461]
Removing Rhs of wire \uart_solinst:BUART:rx_status_3\[1462] = \uart_solinst:BUART:rx_stop_bit_error\[1463]
Removing Lhs of wire \uart_solinst:BUART:sRX:cmp_vv_vv_MODGEN_19\[1473] = \uart_solinst:BUART:sRX:MODULE_19:g2:a0:lta_0\[1522]
Removing Lhs of wire \uart_solinst:BUART:sRX:cmp_vv_vv_MODGEN_20\[1477] = \uart_solinst:BUART:sRX:MODULE_20:g1:a0:xneq\[1544]
Removing Lhs of wire \uart_solinst:BUART:sRX:MODULE_19:g2:a0:newa_6\[1478] = zero[2]
Removing Lhs of wire \uart_solinst:BUART:sRX:MODULE_19:g2:a0:newa_5\[1479] = zero[2]
Removing Lhs of wire \uart_solinst:BUART:sRX:MODULE_19:g2:a0:newa_4\[1480] = zero[2]
Removing Lhs of wire \uart_solinst:BUART:sRX:MODULE_19:g2:a0:newa_3\[1481] = \uart_solinst:BUART:sRX:MODIN16_6\[1482]
Removing Lhs of wire \uart_solinst:BUART:sRX:MODIN16_6\[1482] = \uart_solinst:BUART:rx_count_6\[1400]
Removing Lhs of wire \uart_solinst:BUART:sRX:MODULE_19:g2:a0:newa_2\[1483] = \uart_solinst:BUART:sRX:MODIN16_5\[1484]
Removing Lhs of wire \uart_solinst:BUART:sRX:MODIN16_5\[1484] = \uart_solinst:BUART:rx_count_5\[1401]
Removing Lhs of wire \uart_solinst:BUART:sRX:MODULE_19:g2:a0:newa_1\[1485] = \uart_solinst:BUART:sRX:MODIN16_4\[1486]
Removing Lhs of wire \uart_solinst:BUART:sRX:MODIN16_4\[1486] = \uart_solinst:BUART:rx_count_4\[1402]
Removing Lhs of wire \uart_solinst:BUART:sRX:MODULE_19:g2:a0:newa_0\[1487] = \uart_solinst:BUART:sRX:MODIN16_3\[1488]
Removing Lhs of wire \uart_solinst:BUART:sRX:MODIN16_3\[1488] = \uart_solinst:BUART:rx_count_3\[1403]
Removing Lhs of wire \uart_solinst:BUART:sRX:MODULE_19:g2:a0:newb_6\[1489] = zero[2]
Removing Lhs of wire \uart_solinst:BUART:sRX:MODULE_19:g2:a0:newb_5\[1490] = zero[2]
Removing Lhs of wire \uart_solinst:BUART:sRX:MODULE_19:g2:a0:newb_4\[1491] = zero[2]
Removing Lhs of wire \uart_solinst:BUART:sRX:MODULE_19:g2:a0:newb_3\[1492] = zero[2]
Removing Lhs of wire \uart_solinst:BUART:sRX:MODULE_19:g2:a0:newb_2\[1493] = tmpOE__modem_power_pin_net_0[1]
Removing Lhs of wire \uart_solinst:BUART:sRX:MODULE_19:g2:a0:newb_1\[1494] = tmpOE__modem_power_pin_net_0[1]
Removing Lhs of wire \uart_solinst:BUART:sRX:MODULE_19:g2:a0:newb_0\[1495] = zero[2]
Removing Lhs of wire \uart_solinst:BUART:sRX:MODULE_19:g2:a0:dataa_6\[1496] = zero[2]
Removing Lhs of wire \uart_solinst:BUART:sRX:MODULE_19:g2:a0:dataa_5\[1497] = zero[2]
Removing Lhs of wire \uart_solinst:BUART:sRX:MODULE_19:g2:a0:dataa_4\[1498] = zero[2]
Removing Lhs of wire \uart_solinst:BUART:sRX:MODULE_19:g2:a0:dataa_3\[1499] = \uart_solinst:BUART:rx_count_6\[1400]
Removing Lhs of wire \uart_solinst:BUART:sRX:MODULE_19:g2:a0:dataa_2\[1500] = \uart_solinst:BUART:rx_count_5\[1401]
Removing Lhs of wire \uart_solinst:BUART:sRX:MODULE_19:g2:a0:dataa_1\[1501] = \uart_solinst:BUART:rx_count_4\[1402]
Removing Lhs of wire \uart_solinst:BUART:sRX:MODULE_19:g2:a0:dataa_0\[1502] = \uart_solinst:BUART:rx_count_3\[1403]
Removing Lhs of wire \uart_solinst:BUART:sRX:MODULE_19:g2:a0:datab_6\[1503] = zero[2]
Removing Lhs of wire \uart_solinst:BUART:sRX:MODULE_19:g2:a0:datab_5\[1504] = zero[2]
Removing Lhs of wire \uart_solinst:BUART:sRX:MODULE_19:g2:a0:datab_4\[1505] = zero[2]
Removing Lhs of wire \uart_solinst:BUART:sRX:MODULE_19:g2:a0:datab_3\[1506] = zero[2]
Removing Lhs of wire \uart_solinst:BUART:sRX:MODULE_19:g2:a0:datab_2\[1507] = tmpOE__modem_power_pin_net_0[1]
Removing Lhs of wire \uart_solinst:BUART:sRX:MODULE_19:g2:a0:datab_1\[1508] = tmpOE__modem_power_pin_net_0[1]
Removing Lhs of wire \uart_solinst:BUART:sRX:MODULE_19:g2:a0:datab_0\[1509] = zero[2]
Removing Lhs of wire \uart_solinst:BUART:sRX:MODULE_20:g1:a0:newa_0\[1524] = \uart_solinst:BUART:rx_postpoll\[1359]
Removing Lhs of wire \uart_solinst:BUART:sRX:MODULE_20:g1:a0:newb_0\[1525] = \uart_solinst:BUART:rx_parity_bit\[1476]
Removing Lhs of wire \uart_solinst:BUART:sRX:MODULE_20:g1:a0:dataa_0\[1526] = \uart_solinst:BUART:rx_postpoll\[1359]
Removing Lhs of wire \uart_solinst:BUART:sRX:MODULE_20:g1:a0:datab_0\[1527] = \uart_solinst:BUART:rx_parity_bit\[1476]
Removing Lhs of wire \uart_solinst:BUART:sRX:MODULE_20:g1:a0:gx:u0:a_0\[1528] = \uart_solinst:BUART:rx_postpoll\[1359]
Removing Lhs of wire \uart_solinst:BUART:sRX:MODULE_20:g1:a0:gx:u0:b_0\[1529] = \uart_solinst:BUART:rx_parity_bit\[1476]
Removing Lhs of wire \uart_solinst:BUART:sRX:MODULE_20:g1:a0:gx:u0:aeqb_0\[1531] = tmpOE__modem_power_pin_net_0[1]
Removing Lhs of wire \uart_solinst:BUART:sRX:MODULE_20:g1:a0:gx:u0:eq_0\[1532] = \uart_solinst:BUART:sRX:MODULE_20:g1:a0:gx:u0:xnor_array_0\[1530]
Removing Lhs of wire \uart_solinst:BUART:sRX:MODULE_20:g1:a0:gx:u0:eqi_0\[1533] = \uart_solinst:BUART:sRX:MODULE_20:g1:a0:gx:u0:xnor_array_0\[1530]
Removing Lhs of wire tmpOE__uart_solinst_rx_net_0[1555] = tmpOE__modem_power_pin_net_0[1]
Removing Rhs of wire tmpOE__uart_solinst_tx_net_0[1561] = Net_1136[1566]
Removing Rhs of wire tmpOE__uart_solinst_tx_net_0[1561] = \ControlReg_Solinst:control_out_0\[1581]
Removing Rhs of wire tmpOE__uart_solinst_tx_net_0[1561] = \ControlReg_Solinst:control_0\[1604]
Removing Lhs of wire tmpOE__solinst_power_pin_net_0[1568] = tmpOE__modem_power_pin_net_0[1]
Removing Lhs of wire tmpOE__modem_reset_pin_net_0[1574] = tmpOE__modem_power_pin_net_0[1]
Removing Lhs of wire \ControlReg_Solinst:clk\[1579] = zero[2]
Removing Lhs of wire \ControlReg_Solinst:rst\[1580] = zero[2]
Removing Lhs of wire tmpOE__VBAT_EN_net_0[1606] = tmpOE__modem_power_pin_net_0[1]
Removing Lhs of wire tmpOE__Pin_Sampler_Completed_Sample_net_0[1612] = tmpOE__modem_power_pin_net_0[1]
Removing Rhs of wire Net_853[1620] = \PulseConvert_2:out_pulse\[1873]
Removing Lhs of wire tmpOE__Pin_Sampler_Sampler_Count_net_0[1622] = tmpOE__modem_power_pin_net_0[1]
Removing Lhs of wire \BottleCount:status_7\[1629] = Net_130_7[1630]
Removing Lhs of wire \BottleCount:status_6\[1631] = Net_130_6[1632]
Removing Lhs of wire \BottleCount:status_5\[1633] = Net_130_5[1634]
Removing Lhs of wire \BottleCount:status_4\[1635] = Net_130_4[1636]
Removing Lhs of wire \BottleCount:status_3\[1637] = Net_130_3[1638]
Removing Lhs of wire \BottleCount:status_2\[1639] = Net_130_2[1640]
Removing Lhs of wire \BottleCount:status_1\[1641] = Net_130_1[1642]
Removing Lhs of wire \BottleCount:status_0\[1643] = Net_130_0[1644]
Removing Rhs of wire Net_721[1648] = \PulseConvert_1:out_pulse\[1864]
Removing Lhs of wire \BasicCounter_2:add_vi_vv_MODGEN_21_7\[1649] = \BasicCounter_2:MODULE_21:g2:a0:s_7\[1809]
Removing Lhs of wire \BasicCounter_2:add_vi_vv_MODGEN_21_6\[1650] = \BasicCounter_2:MODULE_21:g2:a0:s_6\[1810]
Removing Lhs of wire \BasicCounter_2:add_vi_vv_MODGEN_21_5\[1651] = \BasicCounter_2:MODULE_21:g2:a0:s_5\[1811]
Removing Lhs of wire \BasicCounter_2:add_vi_vv_MODGEN_21_4\[1652] = \BasicCounter_2:MODULE_21:g2:a0:s_4\[1812]
Removing Lhs of wire \BasicCounter_2:add_vi_vv_MODGEN_21_3\[1653] = \BasicCounter_2:MODULE_21:g2:a0:s_3\[1813]
Removing Lhs of wire \BasicCounter_2:add_vi_vv_MODGEN_21_2\[1654] = \BasicCounter_2:MODULE_21:g2:a0:s_2\[1814]
Removing Lhs of wire \BasicCounter_2:add_vi_vv_MODGEN_21_1\[1655] = \BasicCounter_2:MODULE_21:g2:a0:s_1\[1815]
Removing Lhs of wire \BasicCounter_2:add_vi_vv_MODGEN_21_0\[1656] = \BasicCounter_2:MODULE_21:g2:a0:s_0\[1816]
Removing Lhs of wire \BasicCounter_2:MODULE_21:g2:a0:a_23\[1697] = zero[2]
Removing Lhs of wire \BasicCounter_2:MODULE_21:g2:a0:a_22\[1698] = zero[2]
Removing Lhs of wire \BasicCounter_2:MODULE_21:g2:a0:a_21\[1699] = zero[2]
Removing Lhs of wire \BasicCounter_2:MODULE_21:g2:a0:a_20\[1700] = zero[2]
Removing Lhs of wire \BasicCounter_2:MODULE_21:g2:a0:a_19\[1701] = zero[2]
Removing Lhs of wire \BasicCounter_2:MODULE_21:g2:a0:a_18\[1702] = zero[2]
Removing Lhs of wire \BasicCounter_2:MODULE_21:g2:a0:a_17\[1703] = zero[2]
Removing Lhs of wire \BasicCounter_2:MODULE_21:g2:a0:a_16\[1704] = zero[2]
Removing Lhs of wire \BasicCounter_2:MODULE_21:g2:a0:a_15\[1705] = zero[2]
Removing Lhs of wire \BasicCounter_2:MODULE_21:g2:a0:a_14\[1706] = zero[2]
Removing Lhs of wire \BasicCounter_2:MODULE_21:g2:a0:a_13\[1707] = zero[2]
Removing Lhs of wire \BasicCounter_2:MODULE_21:g2:a0:a_12\[1708] = zero[2]
Removing Lhs of wire \BasicCounter_2:MODULE_21:g2:a0:a_11\[1709] = zero[2]
Removing Lhs of wire \BasicCounter_2:MODULE_21:g2:a0:a_10\[1710] = zero[2]
Removing Lhs of wire \BasicCounter_2:MODULE_21:g2:a0:a_9\[1711] = zero[2]
Removing Lhs of wire \BasicCounter_2:MODULE_21:g2:a0:a_8\[1712] = zero[2]
Removing Lhs of wire \BasicCounter_2:MODULE_21:g2:a0:a_7\[1713] = Net_130_7[1630]
Removing Lhs of wire \BasicCounter_2:MODIN17_7\[1714] = Net_130_7[1630]
Removing Lhs of wire \BasicCounter_2:MODULE_21:g2:a0:a_6\[1715] = Net_130_6[1632]
Removing Lhs of wire \BasicCounter_2:MODIN17_6\[1716] = Net_130_6[1632]
Removing Lhs of wire \BasicCounter_2:MODULE_21:g2:a0:a_5\[1717] = Net_130_5[1634]
Removing Lhs of wire \BasicCounter_2:MODIN17_5\[1718] = Net_130_5[1634]
Removing Lhs of wire \BasicCounter_2:MODULE_21:g2:a0:a_4\[1719] = Net_130_4[1636]
Removing Lhs of wire \BasicCounter_2:MODIN17_4\[1720] = Net_130_4[1636]
Removing Lhs of wire \BasicCounter_2:MODULE_21:g2:a0:a_3\[1721] = Net_130_3[1638]
Removing Lhs of wire \BasicCounter_2:MODIN17_3\[1722] = Net_130_3[1638]
Removing Lhs of wire \BasicCounter_2:MODULE_21:g2:a0:a_2\[1723] = Net_130_2[1640]
Removing Lhs of wire \BasicCounter_2:MODIN17_2\[1724] = Net_130_2[1640]
Removing Lhs of wire \BasicCounter_2:MODULE_21:g2:a0:a_1\[1725] = Net_130_1[1642]
Removing Lhs of wire \BasicCounter_2:MODIN17_1\[1726] = Net_130_1[1642]
Removing Lhs of wire \BasicCounter_2:MODULE_21:g2:a0:a_0\[1727] = Net_130_0[1644]
Removing Lhs of wire \BasicCounter_2:MODIN17_0\[1728] = Net_130_0[1644]
Removing Lhs of wire \BasicCounter_2:MODULE_21:g2:a0:g1:z1:s0:g1:u0:c_0\[1854] = tmpOE__modem_power_pin_net_0[1]
Removing Lhs of wire \BasicCounter_2:MODULE_21:g2:a0:g1:z1:s0:g1:u0:b_0\[1855] = tmpOE__modem_power_pin_net_0[1]
Removing Lhs of wire tmpOE__Pin_Sampler_Power_net_0[1859] = tmpOE__modem_power_pin_net_0[1]
Removing Lhs of wire tmpOE__Pin_Sampler_Trigger_net_0[1868] = tmpOE__modem_power_pin_net_0[1]
Removing Lhs of wire \uart:BUART:reset_reg\\D\[1878] = zero[2]
Removing Lhs of wire \uart:BUART:tx_bitclk\\D\[1883] = \uart:BUART:tx_bitclk_enable_pre\[43]
Removing Lhs of wire \uart:BUART:rx_bitclk\\D\[1893] = \uart:BUART:rx_bitclk_pre\[146]
Removing Lhs of wire \uart:BUART:rx_parity_error_pre\\D\[1902] = \uart:BUART:rx_parity_error_pre\[222]
Removing Lhs of wire \uart:BUART:rx_break_status\\D\[1903] = zero[2]
Removing Lhs of wire \uart_ultrasonic:BUART:reset_reg\\D\[1907] = zero[2]
Removing Lhs of wire \uart_ultrasonic:BUART:tx_bitclk\\D\[1912] = \uart_ultrasonic:BUART:tx_bitclk_enable_pre\[339]
Removing Lhs of wire \uart_ultrasonic:BUART:rx_bitclk\\D\[1922] = \uart_ultrasonic:BUART:rx_bitclk_pre\[442]
Removing Lhs of wire \uart_ultrasonic:BUART:rx_parity_error_pre\\D\[1931] = \uart_ultrasonic:BUART:rx_parity_error_pre\[519]
Removing Lhs of wire \uart_ultrasonic:BUART:rx_break_status\\D\[1932] = zero[2]
Removing Lhs of wire \emFile_1:SPI0:BSPIM:so_send_reg\\D\[1936] = zero[2]
Removing Lhs of wire \emFile_1:SPI0:BSPIM:mosi_reg\\D\[1943] = \emFile_1:SPI0:BSPIM:mosi_pre_reg\[736]
Removing Lhs of wire \emFile_1:SPI0:BSPIM:dpcounter_one_reg\\D\[1945] = \emFile_1:SPI0:BSPIM:load_rx_data\[712]
Removing Lhs of wire \emFile_1:SPI0:BSPIM:mosi_from_dp_reg\\D\[1946] = \emFile_1:SPI0:BSPIM:mosi_from_dp\[726]
Removing Lhs of wire \NEOMOTE_1:UART_MOTE:BUART:reset_reg\\D\[1950] = zero[2]
Removing Lhs of wire \NEOMOTE_1:UART_MOTE:BUART:tx_bitclk\\D\[1955] = \NEOMOTE_1:UART_MOTE:BUART:tx_bitclk_enable_pre\[863]
Removing Lhs of wire \NEOMOTE_1:Net_669\\D\[1956] = zero[2]
Removing Lhs of wire \NEOMOTE_1:UART_MOTE:BUART:rx_bitclk\\D\[1965] = \NEOMOTE_1:UART_MOTE:BUART:rx_bitclk_pre\[966]
Removing Lhs of wire \NEOMOTE_1:UART_MOTE:BUART:rx_parity_error_pre\\D\[1974] = \NEOMOTE_1:UART_MOTE:BUART:rx_parity_error_pre\[1043]
Removing Lhs of wire \NEOMOTE_1:UART_MOTE:BUART:rx_break_status\\D\[1975] = zero[2]
Removing Lhs of wire \uart_solinst:BUART:reset_reg\\D\[1979] = zero[2]
Removing Lhs of wire \uart_solinst:BUART:tx_bitclk\\D\[1984] = \uart_solinst:BUART:tx_bitclk_enable_pre\[1291]
Removing Lhs of wire Net_726D[1985] = zero[2]
Removing Lhs of wire \uart_solinst:BUART:rx_bitclk\\D\[1994] = \uart_solinst:BUART:rx_bitclk_pre\[1394]
Removing Lhs of wire \uart_solinst:BUART:rx_parity_error_pre\\D\[2003] = \uart_solinst:BUART:rx_parity_error_pre\[1471]
Removing Lhs of wire \uart_solinst:BUART:rx_break_status\\D\[2004] = zero[2]

------------------------------------------------------
Aliased 0 equations, 539 wires.
------------------------------------------------------

----------------------------------------------------------
Circuit simplification
----------------------------------------------------------

Substituting virtuals - pass 1:

Note:  Expanding virtual equation for 'tmpOE__modem_power_pin_net_0' (cost = 0):
tmpOE__modem_power_pin_net_0 <=  ('1') ;

Note:  Expanding virtual equation for 'zero' (cost = 0):
zero <=  ('0') ;

Note:  Expanding virtual equation for '\uart:BUART:counter_load\' (cost = 3):
\uart:BUART:counter_load\ <= ((not \uart:BUART:tx_state_1\ and not \uart:BUART:tx_state_0\ and \uart:BUART:tx_bitclk\)
	OR (not \uart:BUART:tx_state_1\ and not \uart:BUART:tx_state_0\ and not \uart:BUART:tx_state_2\));

Note:  Expanding virtual equation for '\uart:BUART:tx_counter_tc\' (cost = 0):
\uart:BUART:tx_counter_tc\ <= (not \uart:BUART:tx_counter_dp\);

Note:  Expanding virtual equation for '\uart:BUART:rx_addressmatch\' (cost = 0):
\uart:BUART:rx_addressmatch\ <= (\uart:BUART:rx_addressmatch2\
	OR \uart:BUART:rx_addressmatch1\);

Note:  Expanding virtual equation for '\uart:BUART:rx_bitclk_pre\' (cost = 1):
\uart:BUART:rx_bitclk_pre\ <= ((not \uart:BUART:rx_count_2\ and not \uart:BUART:rx_count_1\ and not \uart:BUART:rx_count_0\));

Note:  Expanding virtual equation for '\uart:BUART:rx_bitclk_pre16x\' (cost = 0):
\uart:BUART:rx_bitclk_pre16x\ <= ((not \uart:BUART:rx_count_2\ and \uart:BUART:rx_count_1\ and \uart:BUART:rx_count_0\));

Note:  Expanding virtual equation for '\uart:BUART:rx_poll_bit1\' (cost = 1):
\uart:BUART:rx_poll_bit1\ <= ((not \uart:BUART:rx_count_2\ and not \uart:BUART:rx_count_1\ and \uart:BUART:rx_count_0\));

Note:  Expanding virtual equation for '\uart:BUART:rx_poll_bit2\' (cost = 1):
\uart:BUART:rx_poll_bit2\ <= ((not \uart:BUART:rx_count_2\ and not \uart:BUART:rx_count_1\ and not \uart:BUART:rx_count_0\));

Note:  Expanding virtual equation for '\uart:BUART:pollingrange\' (cost = 4):
\uart:BUART:pollingrange\ <= ((not \uart:BUART:rx_count_2\ and not \uart:BUART:rx_count_1\));

Note:  Expanding virtual equation for '\uart:BUART:sRX:s23Poll:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_1\' (cost = 0):
\uart:BUART:sRX:s23Poll:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_1\ <= (MODIN5_0);

Note:  Expanding virtual equation for 'add_vv_vv_MODGEN_6_0' (cost = 0):
add_vv_vv_MODGEN_6_0 <= (not MODIN5_0);

Note:  Expanding virtual equation for '\uart:BUART:sRX:s23Poll:MODULE_7:g2:a0:lta_1\' (cost = 0):
\uart:BUART:sRX:s23Poll:MODULE_7:g2:a0:lta_1\ <=  ('0') ;

Note:  Expanding virtual equation for '\uart:BUART:sRX:s23Poll:MODULE_7:g2:a0:gta_1\' (cost = 0):
\uart:BUART:sRX:s23Poll:MODULE_7:g2:a0:gta_1\ <= (MODIN5_1);

Note:  Expanding virtual equation for '\uart:BUART:sRX:s23Poll:MODULE_8:g2:a0:lta_1\' (cost = 0):
\uart:BUART:sRX:s23Poll:MODULE_8:g2:a0:lta_1\ <= (not MODIN5_1);

Note:  Expanding virtual equation for '\uart:BUART:sRX:s23Poll:MODULE_8:g2:a0:gta_1\' (cost = 0):
\uart:BUART:sRX:s23Poll:MODULE_8:g2:a0:gta_1\ <=  ('0') ;

Note:  Expanding virtual equation for '\uart:BUART:sRX:MODULE_9:g2:a0:lta_6\' (cost = 0):
\uart:BUART:sRX:MODULE_9:g2:a0:lta_6\ <=  ('0') ;

Note:  Expanding virtual equation for '\uart:BUART:sRX:MODULE_9:g2:a0:gta_6\' (cost = 0):
\uart:BUART:sRX:MODULE_9:g2:a0:gta_6\ <=  ('0') ;

Note:  Expanding virtual equation for '\uart:BUART:sRX:MODULE_9:g2:a0:lta_5\' (cost = 0):
\uart:BUART:sRX:MODULE_9:g2:a0:lta_5\ <=  ('0') ;

Note:  Expanding virtual equation for '\uart:BUART:sRX:MODULE_9:g2:a0:gta_5\' (cost = 0):
\uart:BUART:sRX:MODULE_9:g2:a0:gta_5\ <=  ('0') ;

Note:  Expanding virtual equation for '\uart:BUART:sRX:MODULE_9:g2:a0:lta_4\' (cost = 0):
\uart:BUART:sRX:MODULE_9:g2:a0:lta_4\ <=  ('0') ;

Note:  Expanding virtual equation for '\uart:BUART:sRX:MODULE_9:g2:a0:gta_4\' (cost = 0):
\uart:BUART:sRX:MODULE_9:g2:a0:gta_4\ <=  ('0') ;

Note:  Expanding virtual equation for '\uart:BUART:sRX:MODULE_9:g2:a0:lta_3\' (cost = 0):
\uart:BUART:sRX:MODULE_9:g2:a0:lta_3\ <=  ('0') ;

Note:  Expanding virtual equation for '\uart:BUART:sRX:MODULE_9:g2:a0:gta_3\' (cost = 0):
\uart:BUART:sRX:MODULE_9:g2:a0:gta_3\ <= (MODIN8_6);

Note:  Expanding virtual equation for '\uart:BUART:sRX:MODULE_9:g2:a0:lta_2\' (cost = 1):
\uart:BUART:sRX:MODULE_9:g2:a0:lta_2\ <= ((not MODIN8_6 and not MODIN8_5));

Note:  Expanding virtual equation for '\uart:BUART:sRX:MODULE_9:g2:a0:gta_2\' (cost = 0):
\uart:BUART:sRX:MODULE_9:g2:a0:gta_2\ <= (MODIN8_6);

Note:  Expanding virtual equation for '\uart:BUART:sRX:MODULE_9:g2:a0:lta_1\' (cost = 2):
\uart:BUART:sRX:MODULE_9:g2:a0:lta_1\ <= ((not MODIN8_6 and not MODIN8_4)
	OR (not MODIN8_6 and not MODIN8_5));

Note:  Expanding virtual equation for '\uart:BUART:sRX:MODULE_9:g2:a0:gta_1\' (cost = 0):
\uart:BUART:sRX:MODULE_9:g2:a0:gta_1\ <= (MODIN8_6);

Note:  Expanding virtual equation for '\uart:BUART:sRX:MODULE_9:g2:a0:lta_0\' (cost = 8):
\uart:BUART:sRX:MODULE_9:g2:a0:lta_0\ <= ((not MODIN8_6 and not MODIN8_4)
	OR (not MODIN8_6 and not MODIN8_5));

Note:  Expanding virtual equation for '\uart_ultrasonic:BUART:counter_load\' (cost = 3):
\uart_ultrasonic:BUART:counter_load\ <= ((not \uart_ultrasonic:BUART:tx_state_1\ and not \uart_ultrasonic:BUART:tx_state_0\ and \uart_ultrasonic:BUART:tx_bitclk\)
	OR (not \uart_ultrasonic:BUART:tx_state_1\ and not \uart_ultrasonic:BUART:tx_state_0\ and not \uart_ultrasonic:BUART:tx_state_2\));

Note:  Expanding virtual equation for '\uart_ultrasonic:BUART:tx_counter_tc\' (cost = 0):
\uart_ultrasonic:BUART:tx_counter_tc\ <= (not \uart_ultrasonic:BUART:tx_counter_dp\);

Note:  Expanding virtual equation for '\uart_ultrasonic:BUART:rx_addressmatch\' (cost = 0):
\uart_ultrasonic:BUART:rx_addressmatch\ <= (\uart_ultrasonic:BUART:rx_addressmatch2\
	OR \uart_ultrasonic:BUART:rx_addressmatch1\);

Note:  Expanding virtual equation for '\uart_ultrasonic:BUART:rx_bitclk_pre\' (cost = 1):
\uart_ultrasonic:BUART:rx_bitclk_pre\ <= ((not \uart_ultrasonic:BUART:rx_count_2\ and not \uart_ultrasonic:BUART:rx_count_1\ and not \uart_ultrasonic:BUART:rx_count_0\));

Note:  Expanding virtual equation for '\uart_ultrasonic:BUART:rx_bitclk_pre16x\' (cost = 0):
\uart_ultrasonic:BUART:rx_bitclk_pre16x\ <= ((not \uart_ultrasonic:BUART:rx_count_2\ and \uart_ultrasonic:BUART:rx_count_1\ and \uart_ultrasonic:BUART:rx_count_0\));

Note:  Expanding virtual equation for '\uart_ultrasonic:BUART:rx_poll_bit1\' (cost = 1):
\uart_ultrasonic:BUART:rx_poll_bit1\ <= ((not \uart_ultrasonic:BUART:rx_count_2\ and not \uart_ultrasonic:BUART:rx_count_1\ and \uart_ultrasonic:BUART:rx_count_0\));

Note:  Expanding virtual equation for '\uart_ultrasonic:BUART:rx_poll_bit2\' (cost = 1):
\uart_ultrasonic:BUART:rx_poll_bit2\ <= ((not \uart_ultrasonic:BUART:rx_count_2\ and not \uart_ultrasonic:BUART:rx_count_1\ and not \uart_ultrasonic:BUART:rx_count_0\));

Note:  Expanding virtual equation for '\uart_ultrasonic:BUART:pollingrange\' (cost = 4):
\uart_ultrasonic:BUART:pollingrange\ <= ((not \uart_ultrasonic:BUART:rx_count_2\ and not \uart_ultrasonic:BUART:rx_count_1\));

Note:  Expanding virtual equation for '\uart_ultrasonic:BUART:sRX:s23Poll:MODULE_11:g2:a0:g1:z1:s0:g1:u0:c_1\' (cost = 0):
\uart_ultrasonic:BUART:sRX:s23Poll:MODULE_11:g2:a0:g1:z1:s0:g1:u0:c_1\ <= (MODIN9_0);

Note:  Expanding virtual equation for 'add_vv_vv_MODGEN_11_0' (cost = 0):
add_vv_vv_MODGEN_11_0 <= (not MODIN9_0);

Note:  Expanding virtual equation for '\uart_ultrasonic:BUART:sRX:s23Poll:MODULE_12:g2:a0:lta_1\' (cost = 0):
\uart_ultrasonic:BUART:sRX:s23Poll:MODULE_12:g2:a0:lta_1\ <=  ('0') ;

Note:  Expanding virtual equation for '\uart_ultrasonic:BUART:sRX:s23Poll:MODULE_12:g2:a0:gta_1\' (cost = 0):
\uart_ultrasonic:BUART:sRX:s23Poll:MODULE_12:g2:a0:gta_1\ <= (MODIN9_1);

Note:  Expanding virtual equation for '\uart_ultrasonic:BUART:sRX:s23Poll:MODULE_13:g2:a0:lta_1\' (cost = 0):
\uart_ultrasonic:BUART:sRX:s23Poll:MODULE_13:g2:a0:lta_1\ <= (not MODIN9_1);

Note:  Expanding virtual equation for '\uart_ultrasonic:BUART:sRX:s23Poll:MODULE_13:g2:a0:gta_1\' (cost = 0):
\uart_ultrasonic:BUART:sRX:s23Poll:MODULE_13:g2:a0:gta_1\ <=  ('0') ;

Note:  Expanding virtual equation for '\uart_ultrasonic:BUART:sRX:MODULE_14:g2:a0:lta_6\' (cost = 0):
\uart_ultrasonic:BUART:sRX:MODULE_14:g2:a0:lta_6\ <=  ('0') ;

Note:  Expanding virtual equation for '\uart_ultrasonic:BUART:sRX:MODULE_14:g2:a0:gta_6\' (cost = 0):
\uart_ultrasonic:BUART:sRX:MODULE_14:g2:a0:gta_6\ <=  ('0') ;

Note:  Expanding virtual equation for '\uart_ultrasonic:BUART:sRX:MODULE_14:g2:a0:lta_5\' (cost = 0):
\uart_ultrasonic:BUART:sRX:MODULE_14:g2:a0:lta_5\ <=  ('0') ;

Note:  Expanding virtual equation for '\uart_ultrasonic:BUART:sRX:MODULE_14:g2:a0:gta_5\' (cost = 0):
\uart_ultrasonic:BUART:sRX:MODULE_14:g2:a0:gta_5\ <=  ('0') ;

Note:  Expanding virtual equation for '\uart_ultrasonic:BUART:sRX:MODULE_14:g2:a0:lta_4\' (cost = 0):
\uart_ultrasonic:BUART:sRX:MODULE_14:g2:a0:lta_4\ <=  ('0') ;

Note:  Expanding virtual equation for '\uart_ultrasonic:BUART:sRX:MODULE_14:g2:a0:gta_4\' (cost = 0):
\uart_ultrasonic:BUART:sRX:MODULE_14:g2:a0:gta_4\ <=  ('0') ;

Note:  Expanding virtual equation for '\uart_ultrasonic:BUART:sRX:MODULE_14:g2:a0:lta_3\' (cost = 0):
\uart_ultrasonic:BUART:sRX:MODULE_14:g2:a0:lta_3\ <=  ('0') ;

Note:  Expanding virtual equation for '\uart_ultrasonic:BUART:sRX:MODULE_14:g2:a0:gta_3\' (cost = 0):
\uart_ultrasonic:BUART:sRX:MODULE_14:g2:a0:gta_3\ <= (MODIN12_6);

Note:  Expanding virtual equation for '\uart_ultrasonic:BUART:sRX:MODULE_14:g2:a0:lta_2\' (cost = 1):
\uart_ultrasonic:BUART:sRX:MODULE_14:g2:a0:lta_2\ <= ((not MODIN12_6 and not MODIN12_5));

Note:  Expanding virtual equation for '\uart_ultrasonic:BUART:sRX:MODULE_14:g2:a0:gta_2\' (cost = 0):
\uart_ultrasonic:BUART:sRX:MODULE_14:g2:a0:gta_2\ <= (MODIN12_6);

Note:  Expanding virtual equation for '\uart_ultrasonic:BUART:sRX:MODULE_14:g2:a0:lta_1\' (cost = 2):
\uart_ultrasonic:BUART:sRX:MODULE_14:g2:a0:lta_1\ <= ((not MODIN12_6 and not MODIN12_4)
	OR (not MODIN12_6 and not MODIN12_5));

Note:  Expanding virtual equation for '\uart_ultrasonic:BUART:sRX:MODULE_14:g2:a0:gta_1\' (cost = 0):
\uart_ultrasonic:BUART:sRX:MODULE_14:g2:a0:gta_1\ <= (MODIN12_6);

Note:  Expanding virtual equation for '\uart_ultrasonic:BUART:sRX:MODULE_14:g2:a0:lta_0\' (cost = 8):
\uart_ultrasonic:BUART:sRX:MODULE_14:g2:a0:lta_0\ <= ((not MODIN12_6 and not MODIN12_4)
	OR (not MODIN12_6 and not MODIN12_5));

Note:  Expanding virtual equation for '\emFile_1:SPI0:BSPIM:load_rx_data\' (cost = 1):
\emFile_1:SPI0:BSPIM:load_rx_data\ <= ((not \emFile_1:SPI0:BSPIM:count_4\ and not \emFile_1:SPI0:BSPIM:count_3\ and not \emFile_1:SPI0:BSPIM:count_2\ and not \emFile_1:SPI0:BSPIM:count_1\ and \emFile_1:SPI0:BSPIM:count_0\));

Note:  Expanding virtual equation for '\NEOMOTE_1:UART_MOTE:BUART:counter_load\' (cost = 3):
\NEOMOTE_1:UART_MOTE:BUART:counter_load\ <= ((not \NEOMOTE_1:UART_MOTE:BUART:tx_state_1\ and not \NEOMOTE_1:UART_MOTE:BUART:tx_state_0\ and \NEOMOTE_1:UART_MOTE:BUART:tx_bitclk\)
	OR (not \NEOMOTE_1:UART_MOTE:BUART:tx_state_1\ and not \NEOMOTE_1:UART_MOTE:BUART:tx_state_0\ and not \NEOMOTE_1:UART_MOTE:BUART:tx_state_2\));

Note:  Expanding virtual equation for '\NEOMOTE_1:UART_MOTE:BUART:tx_counter_tc\' (cost = 0):
\NEOMOTE_1:UART_MOTE:BUART:tx_counter_tc\ <= (not \NEOMOTE_1:UART_MOTE:BUART:tx_counter_dp\);

Note:  Expanding virtual equation for '\NEOMOTE_1:UART_MOTE:BUART:rx_addressmatch\' (cost = 0):
\NEOMOTE_1:UART_MOTE:BUART:rx_addressmatch\ <= (\NEOMOTE_1:UART_MOTE:BUART:rx_addressmatch2\
	OR \NEOMOTE_1:UART_MOTE:BUART:rx_addressmatch1\);

Note:  Expanding virtual equation for '\NEOMOTE_1:UART_MOTE:BUART:rx_bitclk_pre\' (cost = 1):
\NEOMOTE_1:UART_MOTE:BUART:rx_bitclk_pre\ <= ((not \NEOMOTE_1:UART_MOTE:BUART:rx_count_2\ and not \NEOMOTE_1:UART_MOTE:BUART:rx_count_1\ and not \NEOMOTE_1:UART_MOTE:BUART:rx_count_0\));

Note:  Expanding virtual equation for '\NEOMOTE_1:UART_MOTE:BUART:rx_bitclk_pre16x\' (cost = 0):
\NEOMOTE_1:UART_MOTE:BUART:rx_bitclk_pre16x\ <= ((not \NEOMOTE_1:UART_MOTE:BUART:rx_count_2\ and \NEOMOTE_1:UART_MOTE:BUART:rx_count_1\ and \NEOMOTE_1:UART_MOTE:BUART:rx_count_0\));

Note:  Expanding virtual equation for '\NEOMOTE_1:UART_MOTE:BUART:rx_poll_bit1\' (cost = 1):
\NEOMOTE_1:UART_MOTE:BUART:rx_poll_bit1\ <= ((not \NEOMOTE_1:UART_MOTE:BUART:rx_count_2\ and not \NEOMOTE_1:UART_MOTE:BUART:rx_count_1\ and \NEOMOTE_1:UART_MOTE:BUART:rx_count_0\));

Note:  Expanding virtual equation for '\NEOMOTE_1:UART_MOTE:BUART:rx_poll_bit2\' (cost = 1):
\NEOMOTE_1:UART_MOTE:BUART:rx_poll_bit2\ <= ((not \NEOMOTE_1:UART_MOTE:BUART:rx_count_2\ and not \NEOMOTE_1:UART_MOTE:BUART:rx_count_1\ and not \NEOMOTE_1:UART_MOTE:BUART:rx_count_0\));

Note:  Expanding virtual equation for '\NEOMOTE_1:UART_MOTE:BUART:pollingrange\' (cost = 2):
\NEOMOTE_1:UART_MOTE:BUART:pollingrange\ <= ((not \NEOMOTE_1:UART_MOTE:BUART:rx_count_2\ and not \NEOMOTE_1:UART_MOTE:BUART:rx_count_1\));

Note:  Expanding virtual equation for '\NEOMOTE_1:UART_MOTE:BUART:sRX:s23Poll:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_1\' (cost = 0):
\NEOMOTE_1:UART_MOTE:BUART:sRX:s23Poll:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_1\ <= (MODIN1_0);

Note:  Expanding virtual equation for 'add_vv_vv_MODGEN_1_0' (cost = 0):
add_vv_vv_MODGEN_1_0 <= (not MODIN1_0);

Note:  Expanding virtual equation for '\NEOMOTE_1:UART_MOTE:BUART:sRX:s23Poll:MODULE_2:g2:a0:lta_1\' (cost = 0):
\NEOMOTE_1:UART_MOTE:BUART:sRX:s23Poll:MODULE_2:g2:a0:lta_1\ <=  ('0') ;

Note:  Expanding virtual equation for '\NEOMOTE_1:UART_MOTE:BUART:sRX:s23Poll:MODULE_2:g2:a0:gta_1\' (cost = 0):
\NEOMOTE_1:UART_MOTE:BUART:sRX:s23Poll:MODULE_2:g2:a0:gta_1\ <= (MODIN1_1);

Note:  Expanding virtual equation for '\NEOMOTE_1:UART_MOTE:BUART:sRX:s23Poll:MODULE_3:g2:a0:lta_1\' (cost = 0):
\NEOMOTE_1:UART_MOTE:BUART:sRX:s23Poll:MODULE_3:g2:a0:lta_1\ <= (not MODIN1_1);

Note:  Expanding virtual equation for '\NEOMOTE_1:UART_MOTE:BUART:sRX:s23Poll:MODULE_3:g2:a0:gta_1\' (cost = 0):
\NEOMOTE_1:UART_MOTE:BUART:sRX:s23Poll:MODULE_3:g2:a0:gta_1\ <=  ('0') ;

Note:  Expanding virtual equation for '\NEOMOTE_1:UART_MOTE:BUART:sRX:MODULE_4:g2:a0:lta_6\' (cost = 0):
\NEOMOTE_1:UART_MOTE:BUART:sRX:MODULE_4:g2:a0:lta_6\ <=  ('0') ;

Note:  Expanding virtual equation for '\NEOMOTE_1:UART_MOTE:BUART:sRX:MODULE_4:g2:a0:gta_6\' (cost = 0):
\NEOMOTE_1:UART_MOTE:BUART:sRX:MODULE_4:g2:a0:gta_6\ <=  ('0') ;

Note:  Expanding virtual equation for '\NEOMOTE_1:UART_MOTE:BUART:sRX:MODULE_4:g2:a0:lta_5\' (cost = 0):
\NEOMOTE_1:UART_MOTE:BUART:sRX:MODULE_4:g2:a0:lta_5\ <=  ('0') ;

Note:  Expanding virtual equation for '\NEOMOTE_1:UART_MOTE:BUART:sRX:MODULE_4:g2:a0:gta_5\' (cost = 0):
\NEOMOTE_1:UART_MOTE:BUART:sRX:MODULE_4:g2:a0:gta_5\ <=  ('0') ;

Note:  Expanding virtual equation for '\NEOMOTE_1:UART_MOTE:BUART:sRX:MODULE_4:g2:a0:lta_4\' (cost = 0):
\NEOMOTE_1:UART_MOTE:BUART:sRX:MODULE_4:g2:a0:lta_4\ <=  ('0') ;

Note:  Expanding virtual equation for '\NEOMOTE_1:UART_MOTE:BUART:sRX:MODULE_4:g2:a0:gta_4\' (cost = 0):
\NEOMOTE_1:UART_MOTE:BUART:sRX:MODULE_4:g2:a0:gta_4\ <=  ('0') ;

Note:  Expanding virtual equation for '\NEOMOTE_1:UART_MOTE:BUART:sRX:MODULE_4:g2:a0:lta_3\' (cost = 0):
\NEOMOTE_1:UART_MOTE:BUART:sRX:MODULE_4:g2:a0:lta_3\ <=  ('0') ;

Note:  Expanding virtual equation for '\NEOMOTE_1:UART_MOTE:BUART:sRX:MODULE_4:g2:a0:gta_3\' (cost = 0):
\NEOMOTE_1:UART_MOTE:BUART:sRX:MODULE_4:g2:a0:gta_3\ <= (MODIN4_6);

Note:  Expanding virtual equation for '\NEOMOTE_1:UART_MOTE:BUART:sRX:MODULE_4:g2:a0:lta_2\' (cost = 1):
\NEOMOTE_1:UART_MOTE:BUART:sRX:MODULE_4:g2:a0:lta_2\ <= ((not MODIN4_6 and not MODIN4_5));

Note:  Expanding virtual equation for '\NEOMOTE_1:UART_MOTE:BUART:sRX:MODULE_4:g2:a0:gta_2\' (cost = 0):
\NEOMOTE_1:UART_MOTE:BUART:sRX:MODULE_4:g2:a0:gta_2\ <= (MODIN4_6);

Note:  Expanding virtual equation for '\NEOMOTE_1:UART_MOTE:BUART:sRX:MODULE_4:g2:a0:lta_1\' (cost = 2):
\NEOMOTE_1:UART_MOTE:BUART:sRX:MODULE_4:g2:a0:lta_1\ <= ((not MODIN4_6 and not MODIN4_4)
	OR (not MODIN4_6 and not MODIN4_5));

Note:  Expanding virtual equation for '\NEOMOTE_1:UART_MOTE:BUART:sRX:MODULE_4:g2:a0:gta_1\' (cost = 0):
\NEOMOTE_1:UART_MOTE:BUART:sRX:MODULE_4:g2:a0:gta_1\ <= (MODIN4_6);

Note:  Expanding virtual equation for '\NEOMOTE_1:UART_MOTE:BUART:sRX:MODULE_4:g2:a0:lta_0\' (cost = 8):
\NEOMOTE_1:UART_MOTE:BUART:sRX:MODULE_4:g2:a0:lta_0\ <= ((not MODIN4_6 and not MODIN4_4)
	OR (not MODIN4_6 and not MODIN4_5));

Note:  Expanding virtual equation for '\uart_solinst:BUART:counter_load\' (cost = 3):
\uart_solinst:BUART:counter_load\ <= ((not \uart_solinst:BUART:tx_state_1\ and not \uart_solinst:BUART:tx_state_0\ and \uart_solinst:BUART:tx_bitclk\)
	OR (not \uart_solinst:BUART:tx_state_1\ and not \uart_solinst:BUART:tx_state_0\ and not \uart_solinst:BUART:tx_state_2\));

Note:  Expanding virtual equation for '\uart_solinst:BUART:tx_counter_tc\' (cost = 0):
\uart_solinst:BUART:tx_counter_tc\ <= (not \uart_solinst:BUART:tx_counter_dp\);

Note:  Expanding virtual equation for '\uart_solinst:BUART:rx_addressmatch\' (cost = 80):
\uart_solinst:BUART:rx_addressmatch\ <= (\uart_solinst:BUART:rx_addressmatch2\
	OR \uart_solinst:BUART:rx_addressmatch1\);

Note:  Expanding virtual equation for '\uart_solinst:BUART:rx_bitclk_pre\' (cost = 1):
\uart_solinst:BUART:rx_bitclk_pre\ <= ((not \uart_solinst:BUART:rx_count_2\ and not \uart_solinst:BUART:rx_count_1\ and not \uart_solinst:BUART:rx_count_0\));

Note:  Expanding virtual equation for '\uart_solinst:BUART:rx_bitclk_pre16x\' (cost = 0):
\uart_solinst:BUART:rx_bitclk_pre16x\ <= ((not \uart_solinst:BUART:rx_count_2\ and \uart_solinst:BUART:rx_count_1\ and \uart_solinst:BUART:rx_count_0\));

Note:  Expanding virtual equation for '\uart_solinst:BUART:rx_poll_bit1\' (cost = 1):
\uart_solinst:BUART:rx_poll_bit1\ <= ((not \uart_solinst:BUART:rx_count_2\ and not \uart_solinst:BUART:rx_count_1\ and \uart_solinst:BUART:rx_count_0\));

Note:  Expanding virtual equation for '\uart_solinst:BUART:rx_poll_bit2\' (cost = 1):
\uart_solinst:BUART:rx_poll_bit2\ <= ((not \uart_solinst:BUART:rx_count_2\ and not \uart_solinst:BUART:rx_count_1\ and not \uart_solinst:BUART:rx_count_0\));

Note:  Expanding virtual equation for '\uart_solinst:BUART:pollingrange\' (cost = 4):
\uart_solinst:BUART:pollingrange\ <= ((not \uart_solinst:BUART:rx_count_2\ and not \uart_solinst:BUART:rx_count_1\));

Note:  Expanding virtual equation for '\uart_solinst:BUART:sRX:s23Poll:MODULE_16:g2:a0:g1:z1:s0:g1:u0:c_1\' (cost = 0):
\uart_solinst:BUART:sRX:s23Poll:MODULE_16:g2:a0:g1:z1:s0:g1:u0:c_1\ <= (\uart_solinst:BUART:pollcount_0\);

Note:  Expanding virtual equation for '\uart_solinst:BUART:sRX:s23Poll:MODULE_16:g2:a0:s_0\' (cost = 0):
\uart_solinst:BUART:sRX:s23Poll:MODULE_16:g2:a0:s_0\ <= (not \uart_solinst:BUART:pollcount_0\);

Note:  Expanding virtual equation for '\uart_solinst:BUART:sRX:s23Poll:MODULE_17:g2:a0:lta_1\' (cost = 0):
\uart_solinst:BUART:sRX:s23Poll:MODULE_17:g2:a0:lta_1\ <=  ('0') ;

Note:  Expanding virtual equation for '\uart_solinst:BUART:sRX:s23Poll:MODULE_17:g2:a0:gta_1\' (cost = 0):
\uart_solinst:BUART:sRX:s23Poll:MODULE_17:g2:a0:gta_1\ <= (\uart_solinst:BUART:pollcount_1\);

Note:  Expanding virtual equation for '\uart_solinst:BUART:sRX:s23Poll:MODULE_18:g2:a0:lta_1\' (cost = 0):
\uart_solinst:BUART:sRX:s23Poll:MODULE_18:g2:a0:lta_1\ <= (not \uart_solinst:BUART:pollcount_1\);

Note:  Expanding virtual equation for '\uart_solinst:BUART:sRX:s23Poll:MODULE_18:g2:a0:gta_1\' (cost = 0):
\uart_solinst:BUART:sRX:s23Poll:MODULE_18:g2:a0:gta_1\ <=  ('0') ;

Note:  Expanding virtual equation for '\uart_solinst:BUART:sRX:MODULE_19:g2:a0:lta_6\' (cost = 0):
\uart_solinst:BUART:sRX:MODULE_19:g2:a0:lta_6\ <=  ('0') ;

Note:  Expanding virtual equation for '\uart_solinst:BUART:sRX:MODULE_19:g2:a0:gta_6\' (cost = 0):
\uart_solinst:BUART:sRX:MODULE_19:g2:a0:gta_6\ <=  ('0') ;

Note:  Expanding virtual equation for '\uart_solinst:BUART:sRX:MODULE_19:g2:a0:lta_5\' (cost = 0):
\uart_solinst:BUART:sRX:MODULE_19:g2:a0:lta_5\ <=  ('0') ;

Note:  Expanding virtual equation for '\uart_solinst:BUART:sRX:MODULE_19:g2:a0:gta_5\' (cost = 0):
\uart_solinst:BUART:sRX:MODULE_19:g2:a0:gta_5\ <=  ('0') ;

Note:  Expanding virtual equation for '\uart_solinst:BUART:sRX:MODULE_19:g2:a0:lta_4\' (cost = 0):
\uart_solinst:BUART:sRX:MODULE_19:g2:a0:lta_4\ <=  ('0') ;

Note:  Expanding virtual equation for '\uart_solinst:BUART:sRX:MODULE_19:g2:a0:gta_4\' (cost = 0):
\uart_solinst:BUART:sRX:MODULE_19:g2:a0:gta_4\ <=  ('0') ;

Note:  Expanding virtual equation for '\uart_solinst:BUART:sRX:MODULE_19:g2:a0:lta_3\' (cost = 0):
\uart_solinst:BUART:sRX:MODULE_19:g2:a0:lta_3\ <=  ('0') ;

Note:  Expanding virtual equation for '\uart_solinst:BUART:sRX:MODULE_19:g2:a0:gta_3\' (cost = 0):
\uart_solinst:BUART:sRX:MODULE_19:g2:a0:gta_3\ <= (\uart_solinst:BUART:rx_count_6\);

Note:  Expanding virtual equation for '\uart_solinst:BUART:sRX:MODULE_19:g2:a0:lta_2\' (cost = 1):
\uart_solinst:BUART:sRX:MODULE_19:g2:a0:lta_2\ <= ((not \uart_solinst:BUART:rx_count_6\ and not \uart_solinst:BUART:rx_count_5\));

Note:  Expanding virtual equation for '\uart_solinst:BUART:sRX:MODULE_19:g2:a0:gta_2\' (cost = 0):
\uart_solinst:BUART:sRX:MODULE_19:g2:a0:gta_2\ <= (\uart_solinst:BUART:rx_count_6\);

Note:  Expanding virtual equation for '\uart_solinst:BUART:sRX:MODULE_19:g2:a0:lta_1\' (cost = 2):
\uart_solinst:BUART:sRX:MODULE_19:g2:a0:lta_1\ <= ((not \uart_solinst:BUART:rx_count_6\ and not \uart_solinst:BUART:rx_count_4\)
	OR (not \uart_solinst:BUART:rx_count_6\ and not \uart_solinst:BUART:rx_count_5\));

Note:  Expanding virtual equation for '\uart_solinst:BUART:sRX:MODULE_19:g2:a0:gta_1\' (cost = 0):
\uart_solinst:BUART:sRX:MODULE_19:g2:a0:gta_1\ <= (\uart_solinst:BUART:rx_count_6\);

Note:  Expanding virtual equation for '\uart_solinst:BUART:sRX:MODULE_19:g2:a0:lta_0\' (cost = 8):
\uart_solinst:BUART:sRX:MODULE_19:g2:a0:lta_0\ <= ((not \uart_solinst:BUART:rx_count_6\ and not \uart_solinst:BUART:rx_count_4\)
	OR (not \uart_solinst:BUART:rx_count_6\ and not \uart_solinst:BUART:rx_count_5\));

Note:  Expanding virtual equation for '\BasicCounter_2:MODULE_21:g2:a0:g1:z1:s0:g1:u0:c_1\' (cost = 0):
\BasicCounter_2:MODULE_21:g2:a0:g1:z1:s0:g1:u0:c_1\ <= (Net_130_0);

Note:  Expanding virtual equation for '\BasicCounter_2:MODULE_21:g2:a0:s_0\' (cost = 0):
\BasicCounter_2:MODULE_21:g2:a0:s_0\ <= (not Net_130_0);

Note:  Expanding virtual equation for '\BasicCounter_2:MODULE_21:g2:a0:g1:z1:s0:g1:u0:c_17\' (cost = 0):
\BasicCounter_2:MODULE_21:g2:a0:g1:z1:s0:g1:u0:c_17\ <=  ('0') ;

Note:  Expanding virtual equation for '\BasicCounter_2:MODULE_21:g2:a0:g1:z1:s0:g1:u0:c_9\' (cost = 0):
\BasicCounter_2:MODULE_21:g2:a0:g1:z1:s0:g1:u0:c_9\ <=  ('0') ;


Substituting virtuals - pass 2:

Note:  Expanding virtual equation for '\uart:BUART:sRX:s23Poll:MODULE_7:g2:a0:lta_0\' (cost = 4):
\uart:BUART:sRX:s23Poll:MODULE_7:g2:a0:lta_0\ <= ((not MODIN5_1 and not MODIN5_0));

Note:  Expanding virtual equation for '\uart:BUART:sRX:s23Poll:MODULE_8:g2:a0:lta_0\' (cost = 0):
\uart:BUART:sRX:s23Poll:MODULE_8:g2:a0:lta_0\ <= (not MODIN5_1);

Note:  Expanding virtual equation for 'add_vv_vv_MODGEN_6_1' (cost = 2):
add_vv_vv_MODGEN_6_1 <= ((not MODIN5_0 and MODIN5_1)
	OR (not MODIN5_1 and MODIN5_0));

Note:  Expanding virtual equation for '\uart_ultrasonic:BUART:sRX:s23Poll:MODULE_12:g2:a0:lta_0\' (cost = 4):
\uart_ultrasonic:BUART:sRX:s23Poll:MODULE_12:g2:a0:lta_0\ <= ((not MODIN9_1 and not MODIN9_0));

Note:  Expanding virtual equation for '\uart_ultrasonic:BUART:sRX:s23Poll:MODULE_13:g2:a0:lta_0\' (cost = 0):
\uart_ultrasonic:BUART:sRX:s23Poll:MODULE_13:g2:a0:lta_0\ <= (not MODIN9_1);

Note:  Expanding virtual equation for 'add_vv_vv_MODGEN_11_1' (cost = 2):
add_vv_vv_MODGEN_11_1 <= ((not MODIN9_0 and MODIN9_1)
	OR (not MODIN9_1 and MODIN9_0));

Note:  Expanding virtual equation for '\NEOMOTE_1:UART_MOTE:BUART:sRX:s23Poll:MODULE_2:g2:a0:lta_0\' (cost = 2):
\NEOMOTE_1:UART_MOTE:BUART:sRX:s23Poll:MODULE_2:g2:a0:lta_0\ <= ((not MODIN1_1 and not MODIN1_0));

Note:  Expanding virtual equation for '\NEOMOTE_1:UART_MOTE:BUART:sRX:s23Poll:MODULE_3:g2:a0:lta_0\' (cost = 0):
\NEOMOTE_1:UART_MOTE:BUART:sRX:s23Poll:MODULE_3:g2:a0:lta_0\ <= (not MODIN1_1);

Note:  Expanding virtual equation for 'add_vv_vv_MODGEN_1_1' (cost = 0):
add_vv_vv_MODGEN_1_1 <= ((not MODIN1_0 and MODIN1_1)
	OR (not MODIN1_1 and MODIN1_0));

Note:  Expanding virtual equation for '\uart_solinst:BUART:sRX:s23Poll:MODULE_17:g2:a0:lta_0\' (cost = 4):
\uart_solinst:BUART:sRX:s23Poll:MODULE_17:g2:a0:lta_0\ <= ((not \uart_solinst:BUART:pollcount_1\ and not \uart_solinst:BUART:pollcount_0\));

Note:  Expanding virtual equation for '\uart_solinst:BUART:sRX:s23Poll:MODULE_18:g2:a0:lta_0\' (cost = 0):
\uart_solinst:BUART:sRX:s23Poll:MODULE_18:g2:a0:lta_0\ <= (not \uart_solinst:BUART:pollcount_1\);

Note:  Expanding virtual equation for '\uart_solinst:BUART:sRX:s23Poll:MODULE_16:g2:a0:s_1\' (cost = 2):
\uart_solinst:BUART:sRX:s23Poll:MODULE_16:g2:a0:s_1\ <= ((not \uart_solinst:BUART:pollcount_0\ and \uart_solinst:BUART:pollcount_1\)
	OR (not \uart_solinst:BUART:pollcount_1\ and \uart_solinst:BUART:pollcount_0\));

Note:  Expanding virtual equation for '\BasicCounter_2:MODULE_21:g2:a0:g1:z1:s0:g1:u0:c_2\' (cost = 4):
\BasicCounter_2:MODULE_21:g2:a0:g1:z1:s0:g1:u0:c_2\ <= ((Net_130_1 and Net_130_0));

Note:  Expanding virtual equation for '\BasicCounter_2:MODULE_21:g2:a0:s_1\' (cost = 2):
\BasicCounter_2:MODULE_21:g2:a0:s_1\ <= ((not Net_130_0 and Net_130_1)
	OR (not Net_130_1 and Net_130_0));

Note:  Expanding virtual equation for '\BasicCounter_2:MODULE_21:g2:a0:g1:z1:s0:g1:u0:c_18\' (cost = 0):
\BasicCounter_2:MODULE_21:g2:a0:g1:z1:s0:g1:u0:c_18\ <=  ('0') ;

Note:  Expanding virtual equation for '\BasicCounter_2:MODULE_21:g2:a0:g1:z1:s0:g1:u0:c_10\' (cost = 0):
\BasicCounter_2:MODULE_21:g2:a0:g1:z1:s0:g1:u0:c_10\ <=  ('0') ;


Substituting virtuals - pass 3:

Note:  Expanding virtual equation for '\uart:BUART:rx_postpoll\' (cost = 72):
\uart:BUART:rx_postpoll\ <= (MODIN5_1
	OR (Net_404 and MODIN5_0));

Note:  Expanding virtual equation for '\uart:BUART:sRX:MODULE_10:g1:a0:gx:u0:xnor_array_0\' (cost = 4):
\uart:BUART:sRX:MODULE_10:g1:a0:gx:u0:xnor_array_0\ <= ((not Net_404 and not MODIN5_1 and not \uart:BUART:rx_parity_bit\)
	OR (not MODIN5_1 and not MODIN5_0 and not \uart:BUART:rx_parity_bit\)
	OR (MODIN5_1 and \uart:BUART:rx_parity_bit\)
	OR (Net_404 and MODIN5_0 and \uart:BUART:rx_parity_bit\));

Note:  Expanding virtual equation for '\uart:BUART:sRX:MODULE_10:g1:a0:gx:u0:aeqb_1\' (cost = 4):
\uart:BUART:sRX:MODULE_10:g1:a0:gx:u0:aeqb_1\ <= ((not Net_404 and not MODIN5_1 and not \uart:BUART:rx_parity_bit\)
	OR (not MODIN5_1 and not MODIN5_0 and not \uart:BUART:rx_parity_bit\)
	OR (MODIN5_1 and \uart:BUART:rx_parity_bit\)
	OR (Net_404 and MODIN5_0 and \uart:BUART:rx_parity_bit\));

Note:  Expanding virtual equation for '\uart_ultrasonic:BUART:rx_postpoll\' (cost = 72):
\uart_ultrasonic:BUART:rx_postpoll\ <= (MODIN9_1
	OR (Net_594 and MODIN9_0));

Note:  Expanding virtual equation for '\uart_ultrasonic:BUART:sRX:MODULE_15:g1:a0:gx:u0:xnor_array_0\' (cost = 4):
\uart_ultrasonic:BUART:sRX:MODULE_15:g1:a0:gx:u0:xnor_array_0\ <= ((not Net_594 and not MODIN9_1 and not \uart_ultrasonic:BUART:rx_parity_bit\)
	OR (not MODIN9_1 and not MODIN9_0 and not \uart_ultrasonic:BUART:rx_parity_bit\)
	OR (MODIN9_1 and \uart_ultrasonic:BUART:rx_parity_bit\)
	OR (Net_594 and MODIN9_0 and \uart_ultrasonic:BUART:rx_parity_bit\));

Note:  Expanding virtual equation for '\uart_ultrasonic:BUART:sRX:MODULE_15:g1:a0:gx:u0:aeqb_1\' (cost = 4):
\uart_ultrasonic:BUART:sRX:MODULE_15:g1:a0:gx:u0:aeqb_1\ <= ((not Net_594 and not MODIN9_1 and not \uart_ultrasonic:BUART:rx_parity_bit\)
	OR (not MODIN9_1 and not MODIN9_0 and not \uart_ultrasonic:BUART:rx_parity_bit\)
	OR (MODIN9_1 and \uart_ultrasonic:BUART:rx_parity_bit\)
	OR (Net_594 and MODIN9_0 and \uart_ultrasonic:BUART:rx_parity_bit\));

Note:  Expanding virtual equation for '\NEOMOTE_1:UART_MOTE:BUART:rx_postpoll\' (cost = 0):
\NEOMOTE_1:UART_MOTE:BUART:rx_postpoll\ <= (MODIN1_1);

Note:  Expanding virtual equation for '\NEOMOTE_1:UART_MOTE:BUART:sRX:MODULE_5:g1:a0:gx:u0:xnor_array_0\' (cost = 2):
\NEOMOTE_1:UART_MOTE:BUART:sRX:MODULE_5:g1:a0:gx:u0:xnor_array_0\ <= ((not MODIN1_1 and not \NEOMOTE_1:UART_MOTE:BUART:rx_parity_bit\)
	OR (MODIN1_1 and \NEOMOTE_1:UART_MOTE:BUART:rx_parity_bit\));

Note:  Expanding virtual equation for '\NEOMOTE_1:UART_MOTE:BUART:sRX:MODULE_5:g1:a0:gx:u0:aeqb_1\' (cost = 2):
\NEOMOTE_1:UART_MOTE:BUART:sRX:MODULE_5:g1:a0:gx:u0:aeqb_1\ <= ((not MODIN1_1 and not \NEOMOTE_1:UART_MOTE:BUART:rx_parity_bit\)
	OR (MODIN1_1 and \NEOMOTE_1:UART_MOTE:BUART:rx_parity_bit\));

Note:  Virtual signal \uart_solinst:BUART:rx_postpoll\ with ( cost: 480 or cost_inv: 2)  > 90 or with size: 2 > 102 has been made a (soft) node.
\uart_solinst:BUART:rx_postpoll\ <= (\uart_solinst:BUART:pollcount_1\
	OR (Net_639 and \uart_solinst:BUART:pollcount_0\));

Note:  Expanding virtual equation for '\uart_solinst:BUART:sRX:MODULE_20:g1:a0:gx:u0:xnor_array_0\' (cost = 2):
\uart_solinst:BUART:sRX:MODULE_20:g1:a0:gx:u0:xnor_array_0\ <= ((not \uart_solinst:BUART:rx_postpoll\ and not \uart_solinst:BUART:rx_parity_bit\)
	OR (\uart_solinst:BUART:rx_postpoll\ and \uart_solinst:BUART:rx_parity_bit\));

Note:  Expanding virtual equation for '\uart_solinst:BUART:sRX:MODULE_20:g1:a0:gx:u0:aeqb_1\' (cost = 2):
\uart_solinst:BUART:sRX:MODULE_20:g1:a0:gx:u0:aeqb_1\ <= ((not \uart_solinst:BUART:rx_postpoll\ and not \uart_solinst:BUART:rx_parity_bit\)
	OR (\uart_solinst:BUART:rx_postpoll\ and \uart_solinst:BUART:rx_parity_bit\));

Note:  Expanding virtual equation for '\BasicCounter_2:MODULE_21:g2:a0:g1:z1:s0:g1:u0:c_3\' (cost = 5):
\BasicCounter_2:MODULE_21:g2:a0:g1:z1:s0:g1:u0:c_3\ <= ((Net_130_2 and Net_130_1 and Net_130_0));

Note:  Expanding virtual equation for '\BasicCounter_2:MODULE_21:g2:a0:s_2\' (cost = 3):
\BasicCounter_2:MODULE_21:g2:a0:s_2\ <= ((not Net_130_1 and Net_130_2)
	OR (not Net_130_0 and Net_130_2)
	OR (not Net_130_2 and Net_130_1 and Net_130_0));

Note:  Expanding virtual equation for '\BasicCounter_2:MODULE_21:g2:a0:g1:z1:s0:g1:u0:c_19\' (cost = 0):
\BasicCounter_2:MODULE_21:g2:a0:g1:z1:s0:g1:u0:c_19\ <=  ('0') ;

Note:  Expanding virtual equation for '\BasicCounter_2:MODULE_21:g2:a0:g1:z1:s0:g1:u0:c_11\' (cost = 0):
\BasicCounter_2:MODULE_21:g2:a0:g1:z1:s0:g1:u0:c_11\ <=  ('0') ;


Substituting virtuals - pass 4:

Note:  Expanding virtual equation for '\BasicCounter_2:MODULE_21:g2:a0:g1:z1:s0:g1:u0:c_4\' (cost = 6):
\BasicCounter_2:MODULE_21:g2:a0:g1:z1:s0:g1:u0:c_4\ <= ((Net_130_3 and Net_130_2 and Net_130_1 and Net_130_0));

Note:  Expanding virtual equation for '\BasicCounter_2:MODULE_21:g2:a0:s_3\' (cost = 4):
\BasicCounter_2:MODULE_21:g2:a0:s_3\ <= ((not Net_130_2 and Net_130_3)
	OR (not Net_130_1 and Net_130_3)
	OR (not Net_130_0 and Net_130_3)
	OR (not Net_130_3 and Net_130_2 and Net_130_1 and Net_130_0));

Note:  Expanding virtual equation for '\BasicCounter_2:MODULE_21:g2:a0:g1:z1:s0:g1:u0:c_20\' (cost = 0):
\BasicCounter_2:MODULE_21:g2:a0:g1:z1:s0:g1:u0:c_20\ <=  ('0') ;

Note:  Expanding virtual equation for '\BasicCounter_2:MODULE_21:g2:a0:g1:z1:s0:g1:u0:c_12\' (cost = 0):
\BasicCounter_2:MODULE_21:g2:a0:g1:z1:s0:g1:u0:c_12\ <=  ('0') ;


Substituting virtuals - pass 5:

Note:  Expanding virtual equation for '\BasicCounter_2:MODULE_21:g2:a0:g1:z1:s0:g1:u0:c_5\' (cost = 7):
\BasicCounter_2:MODULE_21:g2:a0:g1:z1:s0:g1:u0:c_5\ <= ((Net_130_4 and Net_130_3 and Net_130_2 and Net_130_1 and Net_130_0));

Note:  Expanding virtual equation for '\BasicCounter_2:MODULE_21:g2:a0:s_4\' (cost = 5):
\BasicCounter_2:MODULE_21:g2:a0:s_4\ <= ((not Net_130_3 and Net_130_4)
	OR (not Net_130_2 and Net_130_4)
	OR (not Net_130_1 and Net_130_4)
	OR (not Net_130_0 and Net_130_4)
	OR (not Net_130_4 and Net_130_3 and Net_130_2 and Net_130_1 and Net_130_0));

Note:  Expanding virtual equation for '\BasicCounter_2:MODULE_21:g2:a0:g1:z1:s0:g1:u0:c_21\' (cost = 0):
\BasicCounter_2:MODULE_21:g2:a0:g1:z1:s0:g1:u0:c_21\ <=  ('0') ;

Note:  Expanding virtual equation for '\BasicCounter_2:MODULE_21:g2:a0:g1:z1:s0:g1:u0:c_13\' (cost = 0):
\BasicCounter_2:MODULE_21:g2:a0:g1:z1:s0:g1:u0:c_13\ <=  ('0') ;


Substituting virtuals - pass 6:

Note:  Expanding virtual equation for '\BasicCounter_2:MODULE_21:g2:a0:g1:z1:s0:g1:u0:c_6\' (cost = 8):
\BasicCounter_2:MODULE_21:g2:a0:g1:z1:s0:g1:u0:c_6\ <= ((Net_130_5 and Net_130_4 and Net_130_3 and Net_130_2 and Net_130_1 and Net_130_0));

Note:  Expanding virtual equation for '\BasicCounter_2:MODULE_21:g2:a0:s_5\' (cost = 6):
\BasicCounter_2:MODULE_21:g2:a0:s_5\ <= ((not Net_130_4 and Net_130_5)
	OR (not Net_130_3 and Net_130_5)
	OR (not Net_130_2 and Net_130_5)
	OR (not Net_130_1 and Net_130_5)
	OR (not Net_130_0 and Net_130_5)
	OR (not Net_130_5 and Net_130_4 and Net_130_3 and Net_130_2 and Net_130_1 and Net_130_0));

Note:  Expanding virtual equation for '\BasicCounter_2:MODULE_21:g2:a0:g1:z1:s0:g1:u0:c_22\' (cost = 0):
\BasicCounter_2:MODULE_21:g2:a0:g1:z1:s0:g1:u0:c_22\ <=  ('0') ;

Note:  Expanding virtual equation for '\BasicCounter_2:MODULE_21:g2:a0:g1:z1:s0:g1:u0:c_14\' (cost = 0):
\BasicCounter_2:MODULE_21:g2:a0:g1:z1:s0:g1:u0:c_14\ <=  ('0') ;


Substituting virtuals - pass 7:

Note:  Expanding virtual equation for '\BasicCounter_2:MODULE_21:g2:a0:g1:z1:s0:g1:u0:c_7\' (cost = 9):
\BasicCounter_2:MODULE_21:g2:a0:g1:z1:s0:g1:u0:c_7\ <= ((Net_130_6 and Net_130_5 and Net_130_4 and Net_130_3 and Net_130_2 and Net_130_1 and Net_130_0));

Note:  Expanding virtual equation for '\BasicCounter_2:MODULE_21:g2:a0:s_6\' (cost = 7):
\BasicCounter_2:MODULE_21:g2:a0:s_6\ <= ((not Net_130_5 and Net_130_6)
	OR (not Net_130_4 and Net_130_6)
	OR (not Net_130_3 and Net_130_6)
	OR (not Net_130_2 and Net_130_6)
	OR (not Net_130_1 and Net_130_6)
	OR (not Net_130_0 and Net_130_6)
	OR (not Net_130_6 and Net_130_5 and Net_130_4 and Net_130_3 and Net_130_2 and Net_130_1 and Net_130_0));

Note:  Expanding virtual equation for '\BasicCounter_2:MODULE_21:g2:a0:g1:z1:s0:g1:u0:c_23\' (cost = 0):
\BasicCounter_2:MODULE_21:g2:a0:g1:z1:s0:g1:u0:c_23\ <=  ('0') ;

Note:  Expanding virtual equation for '\BasicCounter_2:MODULE_21:g2:a0:g1:z1:s0:g1:u0:c_15\' (cost = 0):
\BasicCounter_2:MODULE_21:g2:a0:g1:z1:s0:g1:u0:c_15\ <=  ('0') ;


Substituting virtuals - pass 8:

Note:  Expanding virtual equation for '\BasicCounter_2:MODULE_21:g2:a0:s_7\' (cost = 8):
\BasicCounter_2:MODULE_21:g2:a0:s_7\ <= ((not Net_130_6 and Net_130_7)
	OR (not Net_130_5 and Net_130_7)
	OR (not Net_130_4 and Net_130_7)
	OR (not Net_130_3 and Net_130_7)
	OR (not Net_130_2 and Net_130_7)
	OR (not Net_130_1 and Net_130_7)
	OR (not Net_130_0 and Net_130_7)
	OR (not Net_130_7 and Net_130_6 and Net_130_5 and Net_130_4 and Net_130_3 and Net_130_2 and Net_130_1 and Net_130_0));


Substituting virtuals - pass 9:


----------------------------------------------------------
Circuit simplification results:

	Expanded 163 signals.
	Turned 1 signals into soft nodes.
	Maximum default expansion cost was set at 3.
----------------------------------------------------------

------------------------------------------------------
Alias Detection
------------------------------------------------------
Aliasing \uart:BUART:rx_status_0\ to zero
Aliasing \uart:BUART:rx_status_6\ to zero
Aliasing \uart_ultrasonic:BUART:rx_status_0\ to zero
Aliasing \uart_ultrasonic:BUART:rx_status_6\ to zero
Aliasing \NEOMOTE_1:UART_MOTE:BUART:rx_status_0\ to zero
Aliasing \NEOMOTE_1:UART_MOTE:BUART:rx_status_6\ to zero
Aliasing \BasicCounter_2:MODULE_21:g2:a0:g1:z1:s0:g1:u0:b_24\ to zero
Aliasing \BasicCounter_2:MODULE_21:g2:a0:g1:z1:s0:g1:u0:b_16\ to zero
Aliasing \uart:BUART:rx_markspace_status\\D\ to zero
Aliasing \uart:BUART:rx_parity_error_status\\D\ to zero
Aliasing \uart:BUART:rx_addr_match_status\\D\ to zero
Aliasing \uart_ultrasonic:BUART:rx_markspace_status\\D\ to zero
Aliasing \uart_ultrasonic:BUART:rx_parity_error_status\\D\ to zero
Aliasing \uart_ultrasonic:BUART:rx_addr_match_status\\D\ to zero
Aliasing \NEOMOTE_1:UART_MOTE:BUART:rx_markspace_status\\D\ to zero
Aliasing \NEOMOTE_1:UART_MOTE:BUART:rx_parity_error_status\\D\ to zero
Aliasing \NEOMOTE_1:UART_MOTE:BUART:rx_addr_match_status\\D\ to zero
Aliasing \NEOMOTE_1:UART_MOTE:BUART:rx_last\\D\ to zero
Aliasing \uart_solinst:BUART:rx_parity_error_status\\D\ to zero
Removing Rhs of wire \uart:BUART:rx_bitclk_enable\[110] = \uart:BUART:rx_bitclk\[158]
Removing Lhs of wire \uart:BUART:rx_status_0\[208] = zero[2]
Removing Lhs of wire \uart:BUART:rx_status_6\[217] = zero[2]
Removing Rhs of wire \uart_ultrasonic:BUART:rx_bitclk_enable\[406] = \uart_ultrasonic:BUART:rx_bitclk\[454]
Removing Lhs of wire \uart_ultrasonic:BUART:rx_status_0\[505] = zero[2]
Removing Lhs of wire \uart_ultrasonic:BUART:rx_status_6\[514] = zero[2]
Removing Rhs of wire \NEOMOTE_1:UART_MOTE:BUART:rx_bitclk_enable\[930] = \NEOMOTE_1:UART_MOTE:BUART:rx_bitclk\[978]
Removing Lhs of wire \NEOMOTE_1:UART_MOTE:BUART:rx_status_0\[1029] = zero[2]
Removing Lhs of wire \NEOMOTE_1:UART_MOTE:BUART:rx_status_6\[1038] = zero[2]
Removing Rhs of wire \uart_solinst:BUART:rx_bitclk_enable\[1358] = \uart_solinst:BUART:rx_bitclk\[1406]
Removing Lhs of wire \BasicCounter_2:MODULE_21:g2:a0:g1:z1:s0:g1:u0:b_24\[1825] = zero[2]
Removing Lhs of wire \BasicCounter_2:MODULE_21:g2:a0:g1:z1:s0:g1:u0:b_16\[1835] = zero[2]
Removing Lhs of wire \uart:BUART:tx_ctrl_mark_last\\D\[1885] = \uart:BUART:tx_ctrl_mark_last\[101]
Removing Lhs of wire \uart:BUART:rx_markspace_status\\D\[1897] = zero[2]
Removing Lhs of wire \uart:BUART:rx_parity_error_status\\D\[1898] = zero[2]
Removing Lhs of wire \uart:BUART:rx_addr_match_status\\D\[1900] = zero[2]
Removing Lhs of wire \uart:BUART:rx_markspace_pre\\D\[1901] = \uart:BUART:rx_markspace_pre\[221]
Removing Lhs of wire \uart:BUART:rx_parity_bit\\D\[1906] = \uart:BUART:rx_parity_bit\[227]
Removing Lhs of wire \uart_ultrasonic:BUART:tx_ctrl_mark_last\\D\[1914] = \uart_ultrasonic:BUART:tx_ctrl_mark_last\[397]
Removing Lhs of wire \uart_ultrasonic:BUART:rx_markspace_status\\D\[1926] = zero[2]
Removing Lhs of wire \uart_ultrasonic:BUART:rx_parity_error_status\\D\[1927] = zero[2]
Removing Lhs of wire \uart_ultrasonic:BUART:rx_addr_match_status\\D\[1929] = zero[2]
Removing Lhs of wire \uart_ultrasonic:BUART:rx_markspace_pre\\D\[1930] = \uart_ultrasonic:BUART:rx_markspace_pre\[518]
Removing Lhs of wire \uart_ultrasonic:BUART:rx_parity_bit\\D\[1935] = \uart_ultrasonic:BUART:rx_parity_bit\[524]
Removing Lhs of wire \NEOMOTE_1:UART_MOTE:BUART:tx_ctrl_mark_last\\D\[1957] = \NEOMOTE_1:UART_MOTE:BUART:tx_ctrl_mark_last\[921]
Removing Lhs of wire \NEOMOTE_1:UART_MOTE:BUART:rx_markspace_status\\D\[1969] = zero[2]
Removing Lhs of wire \NEOMOTE_1:UART_MOTE:BUART:rx_parity_error_status\\D\[1970] = zero[2]
Removing Lhs of wire \NEOMOTE_1:UART_MOTE:BUART:rx_addr_match_status\\D\[1972] = zero[2]
Removing Lhs of wire \NEOMOTE_1:UART_MOTE:BUART:rx_markspace_pre\\D\[1973] = \NEOMOTE_1:UART_MOTE:BUART:rx_markspace_pre\[1042]
Removing Lhs of wire \NEOMOTE_1:UART_MOTE:BUART:rx_last\\D\[1977] = zero[2]
Removing Lhs of wire \NEOMOTE_1:UART_MOTE:BUART:rx_parity_bit\\D\[1978] = \NEOMOTE_1:UART_MOTE:BUART:rx_parity_bit\[1048]
Removing Lhs of wire \uart_solinst:BUART:tx_ctrl_mark_last\\D\[1986] = \uart_solinst:BUART:tx_ctrl_mark_last\[1349]
Removing Lhs of wire \uart_solinst:BUART:rx_parity_error_status\\D\[1999] = zero[2]

------------------------------------------------------
Aliased 0 equations, 33 wires.
------------------------------------------------------

----------------------------------------------------------
Circuit simplification
----------------------------------------------------------

Eliminating unused logic - pass 1:

Note:  Deleted unused equation:
\uart:BUART:sRX:MODULE_10:g1:a0:xneq\ <= ((not \uart:BUART:rx_parity_bit\ and Net_404 and MODIN5_0)
	OR (not MODIN5_1 and not MODIN5_0 and \uart:BUART:rx_parity_bit\)
	OR (not Net_404 and not MODIN5_1 and \uart:BUART:rx_parity_bit\)
	OR (not \uart:BUART:rx_parity_bit\ and MODIN5_1));

Note:  Deleted unused equation:
\uart_ultrasonic:BUART:sRX:MODULE_15:g1:a0:xneq\ <= ((not \uart_ultrasonic:BUART:rx_parity_bit\ and Net_594 and MODIN9_0)
	OR (not MODIN9_1 and not MODIN9_0 and \uart_ultrasonic:BUART:rx_parity_bit\)
	OR (not Net_594 and not MODIN9_1 and \uart_ultrasonic:BUART:rx_parity_bit\)
	OR (not \uart_ultrasonic:BUART:rx_parity_bit\ and MODIN9_1));

Note:  Deleted unused equation:
\NEOMOTE_1:UART_MOTE:BUART:sRX:MODULE_5:g1:a0:xneq\ <= ((not \NEOMOTE_1:UART_MOTE:BUART:rx_parity_bit\ and MODIN1_1)
	OR (not MODIN1_1 and \NEOMOTE_1:UART_MOTE:BUART:rx_parity_bit\));

Note:  Deleted unused equation:
\uart_solinst:BUART:sRX:MODULE_20:g1:a0:xneq\ <= ((not \uart_solinst:BUART:rx_parity_bit\ and \uart_solinst:BUART:rx_postpoll\)
	OR (not \uart_solinst:BUART:rx_postpoll\ and \uart_solinst:BUART:rx_parity_bit\));


Eliminating unused logic - pass 2:


Substituting virtuals - pass 1:


----------------------------------------------------------
Circuit simplification results:

	Expanded 0 signals.
	Turned 0 signals into soft nodes.
	Maximum default expansion cost was set at 3.
----------------------------------------------------------

topld:  No errors.

CYPRESS_DIR    : C:\Program Files (x86)\Cypress\PSoC Creator\2.2\PSoC Creator\warp
Warp Program   : C:\Program Files (x86)\Cypress\PSoC Creator\2.2\PSoC Creator\warp\bin/warp.exe
Warp Arguments : -yv2 -v3 -ygs -q10 -o2 -.fftcfgtype=LE -ya -.fftprj=C:\Users\karunmj\Documents\GitHub\m2m\hardware\psoc5\PSoC_Datalogger_SMS.cydsn\PSoC_Datalogger_SMS.cyprj -dcpsoc3 PSoC_Datalogger_SMS.v -verilog
</CYPRESSTAG>
Warp synthesis phase: Elapsed time ==> 3s.657ms
<CYPRESSTAG name="Fitter results...">
<CYPRESSTAG name="Fitter startup details...">
cyp3fit: V2.2.0.572, Family: PSoC3, Started at: Monday, 02 June 2014 00:21:45
Options: -yv2 -v3 -ygs -q10 -o2 -.fftcfgtype=LE -ya -.fftprj=C:\Users\karunmj\Documents\GitHub\m2m\hardware\psoc5\PSoC_Datalogger_SMS.cydsn\PSoC_Datalogger_SMS.cyprj -d CY8C5868AXI-LP035 PSoC_Datalogger_SMS.v -verilog
</CYPRESSTAG>
<CYPRESSTAG name="Design parsing">
Design parsing phase: Elapsed time ==> 0s.051ms
</CYPRESSTAG>
<CYPRESSTAG name="Tech mapping">
<CYPRESSTAG name="Initial Mapping" icon="FILE_RPT_TECHM">
    Removed wire end \BasicCounter_2:MODULE_21:g2:a0:g1:z1:s0:g1:u0:c_16\ kept zero
    Removed wire end \BasicCounter_2:MODULE_21:g2:a0:g1:z1:s0:g1:u0:c_24\ kept zero
    Removed wire end \BasicCounter_2:MODULE_21:g2:a0:g1:z1:s0:g1:u0:c_8\ kept \BasicCounter_2:MODULE_21:g2:a0:g1:z1:s0:g1:u0:b_8\
    Converted constant MacroCell: Net_726 from registered to combinatorial
Warning: mpr.M0054: The drive mode for IO "\NEOMOTE_1:I2C_0_SCL(0)\" is not set to open drain low, which is necessary for the I2C hardware block. (App=cydsfit)
Warning: mpr.M0054: The drive mode for IO "\NEOMOTE_1:I2C_0_SDA(0)\" is not set to open drain low, which is necessary for the I2C hardware block. (App=cydsfit)
    Converted constant MacroCell: \NEOMOTE_1:Net_669\ from registered to combinatorial
    Converted constant MacroCell: \NEOMOTE_1:UART_MOTE:BUART:reset_reg\ from registered to combinatorial
    Converted constant MacroCell: \NEOMOTE_1:UART_MOTE:BUART:rx_addr_match_status\ from registered to combinatorial
    Converted constant MacroCell: \NEOMOTE_1:UART_MOTE:BUART:rx_break_status\ from registered to combinatorial
    Converted constant MacroCell: \NEOMOTE_1:UART_MOTE:BUART:rx_last\ from registered to combinatorial
    Converted constant MacroCell: \NEOMOTE_1:UART_MOTE:BUART:rx_markspace_status\ from registered to combinatorial
    Converted constant MacroCell: \NEOMOTE_1:UART_MOTE:BUART:rx_status_2\ from registered to combinatorial
    Converted constant MacroCell: \emFile_1:SPI0:BSPIM:so_send_reg\ from registered to combinatorial
    Converted constant MacroCell: \uart:BUART:reset_reg\ from registered to combinatorial
    Converted constant MacroCell: \uart:BUART:rx_addr_match_status\ from registered to combinatorial
    Converted constant MacroCell: \uart:BUART:rx_break_status\ from registered to combinatorial
    Converted constant MacroCell: \uart:BUART:rx_markspace_status\ from registered to combinatorial
    Converted constant MacroCell: \uart:BUART:rx_status_2\ from registered to combinatorial
    Converted constant MacroCell: \uart_solinst:BUART:reset_reg\ from registered to combinatorial
    Converted constant MacroCell: \uart_solinst:BUART:rx_break_status\ from registered to combinatorial
    Converted constant MacroCell: \uart_solinst:BUART:rx_status_2\ from registered to combinatorial
    Converted constant MacroCell: \uart_ultrasonic:BUART:reset_reg\ from registered to combinatorial
    Converted constant MacroCell: \uart_ultrasonic:BUART:rx_addr_match_status\ from registered to combinatorial
    Converted constant MacroCell: \uart_ultrasonic:BUART:rx_break_status\ from registered to combinatorial
    Converted constant MacroCell: \uart_ultrasonic:BUART:rx_markspace_status\ from registered to combinatorial
    Converted constant MacroCell: \uart_ultrasonic:BUART:rx_status_2\ from registered to combinatorial
Assigning clock Clock_3 to clock ILO because it is a pass-through
Assigning clock Clock_4 to clock ILO because it is a pass-through
Assigning clock Clock_5 to clock ILO because it is a pass-through
Assigning clock NEOMOTE_1_I2C_0_BusClock to clock BUS_CLK because it is a pass-through
<CYPRESSTAG name="Global Clock Selection" icon="FILE_RPT_TECHM">
    Digital Clock 0: Automatic-assigning  clock 'emFile_1_Clock_1'. Fanout=1, Signal=\emFile_1:Net_19\
    Analog  Clock 0: Automatic-assigning  clock 'ADC_SAR_1_theACLK'. Fanout=2, Signal=\ADC_SAR_1:Net_221\
    Digital Clock 1: Automatic-assigning  clock 'uart_IntClock'. Fanout=1, Signal=\uart:Net_9\
    Digital Clock 2: Automatic-assigning  clock 'NEOMOTE_1_UART_MOTE_IntClock'. Fanout=1, Signal=\NEOMOTE_1:UART_MOTE:Net_9\
    Digital Clock 3: Automatic-assigning  clock 'uart_ultrasonic_IntClock'. Fanout=1, Signal=\uart_ultrasonic:Net_9\
    Digital Clock 4: Automatic-assigning  clock 'uart_solinst_IntClock'. Fanout=1, Signal=\uart_solinst:Net_9\
    Digital Clock 5: Automatic-assigning  clock 'SlowClock'. Fanout=10, Signal=Net_681
    Digital Clock 6: Automatic-assigning  clock 'SlowClock_1'. Fanout=2, Signal=Net_1152
</CYPRESSTAG>

Removing unused cells resulting from optimization
    Removed unused cell/equation 'Net_1129:macrocell'
    Removed unused cell/equation 'Net_623:macrocell'
    Removed unused cell/equation 'Net_726:macrocell'
    Removed unused cell/equation '\BasicCounter_2:MODULE_21:g2:a0:g1:z1:s0:g1:u0:b_8\:macrocell'
    Removed unused cell/equation '\NEOMOTE_1:Net_669\:macrocell'
    Removed unused cell/equation '\NEOMOTE_1:UART_MOTE:BUART:rx_addr_match_status\:macrocell'
    Removed unused cell/equation '\NEOMOTE_1:UART_MOTE:BUART:rx_break_status\:macrocell'
    Removed unused cell/equation '\NEOMOTE_1:UART_MOTE:BUART:rx_markspace_status\:macrocell'
    Removed unused cell/equation '\emFile_1:SPI0:BSPIM:dpcounter_one_reg\:macrocell'
    Removed unused cell/equation '\emFile_1:SPI0:BSPIM:mosi_reg\:macrocell'
    Removed unused cell/equation '\emFile_1:SPI0:BSPIM:so_send_reg\:macrocell'
    Removed unused cell/equation '\uart:BUART:rx_addr_match_status\:macrocell'
    Removed unused cell/equation '\uart:BUART:rx_break_status\:macrocell'
    Removed unused cell/equation '\uart:BUART:rx_markspace_status\:macrocell'
    Removed unused cell/equation '\uart_solinst:BUART:rx_break_status\:macrocell'
    Removed unused cell/equation '\uart_ultrasonic:BUART:rx_addr_match_status\:macrocell'
    Removed unused cell/equation '\uart_ultrasonic:BUART:rx_break_status\:macrocell'
    Removed unused cell/equation '\uart_ultrasonic:BUART:rx_markspace_status\:macrocell'
    Removed unused cell/equation 'Net_1129D:macrocell'
    Removed unused cell/equation 'Net_623D:macrocell'
Done removing unused cells.
<CYPRESSTAG name="UDB Routed Clock Assignment">
    Routed Clock: ILO
        Effective Clock: ILO
        Enable Signal: True
</CYPRESSTAG>
<CYPRESSTAG name="UDB Clock/Enable Remapping Results">
    UDB Clk/Enable \NEOMOTE_1:UART_MOTE:BUART:ClkSync\: with output requested to be synchronous
        ClockIn: NEOMOTE_1_UART_MOTE_IntClock was determined to be a global clock that is synchronous to BUS_CLK
        EnableIn: Constant 1 was determined to be synchronous to ClockIn
        ClockOut: NEOMOTE_1_UART_MOTE_IntClock, EnableOut: Constant 1
    UDB Clk/Enable \emFile_1:SPI0:BSPIM:ClkEn\: with output requested to be synchronous
        ClockIn: emFile_1_Clock_1 was determined to be a global clock that is synchronous to BUS_CLK
        EnableIn: Constant 1 was determined to be synchronous to ClockIn
        ClockOut: emFile_1_Clock_1, EnableOut: Constant 1
    UDB Clk/Enable \uart:BUART:ClkSync\: with output requested to be synchronous
        ClockIn: uart_IntClock was determined to be a global clock that is synchronous to BUS_CLK
        EnableIn: Constant 1 was determined to be synchronous to ClockIn
        ClockOut: uart_IntClock, EnableOut: Constant 1
    UDB Clk/Enable \uart_solinst:BUART:ClkSync\: with output requested to be synchronous
        ClockIn: uart_solinst_IntClock was determined to be a global clock that is synchronous to BUS_CLK
        EnableIn: Constant 1 was determined to be synchronous to ClockIn
        ClockOut: uart_solinst_IntClock, EnableOut: Constant 1
    UDB Clk/Enable \uart_ultrasonic:BUART:ClkSync\: with output requested to be synchronous
        ClockIn: uart_ultrasonic_IntClock was determined to be a global clock that is synchronous to BUS_CLK
        EnableIn: Constant 1 was determined to be synchronous to ClockIn
        ClockOut: uart_ultrasonic_IntClock, EnableOut: Constant 1
</CYPRESSTAG>
ADD: pft.M0040: information: The following 3 pin(s) will be assigned a location by the fitter: \ADC_SAR_1:Bypass(0)\, \NEOMOTE_1:RX_RTS_n(0)\, \NEOMOTE_1:TX_Pin(0)\


Removing unused cells resulting from optimization
    Removed unused cell/equation 'Net_130_0D:macrocell'
    Removed unused cell/equation 'Net_130_1D:macrocell'
    Removed unused cell/equation 'Net_130_2D:macrocell'
    Removed unused cell/equation 'Net_130_3D:macrocell'
    Removed unused cell/equation 'Net_130_4D:macrocell'
    Removed unused cell/equation 'Net_130_5D:macrocell'
    Removed unused cell/equation 'Net_130_6D:macrocell'
    Removed unused cell/equation 'Net_130_7D:macrocell'
    Removed unused cell/equation '\NEOMOTE_1:UART_MOTE:BUART:pollcount_0\\D\:macrocell'
    Removed unused cell/equation '\NEOMOTE_1:UART_MOTE:BUART:pollcount_1\\D\:macrocell'
    Removed unused cell/equation '\NEOMOTE_1:UART_MOTE:BUART:reset_reg\:macrocell'
    Removed unused cell/equation '\NEOMOTE_1:UART_MOTE:BUART:rx_address_detected\\D\:macrocell'
    Removed unused cell/equation '\NEOMOTE_1:UART_MOTE:BUART:rx_bitclk_pre\:macrocell'
    Removed unused cell/equation '\NEOMOTE_1:UART_MOTE:BUART:rx_last\:macrocell'
    Removed unused cell/equation '\NEOMOTE_1:UART_MOTE:BUART:rx_load_fifo\\D\:macrocell'
    Removed unused cell/equation '\NEOMOTE_1:UART_MOTE:BUART:rx_state_0\\D\:macrocell'
    Removed unused cell/equation '\NEOMOTE_1:UART_MOTE:BUART:rx_state_1\\D\:macrocell'
    Removed unused cell/equation '\NEOMOTE_1:UART_MOTE:BUART:rx_state_2\\D\:macrocell'
    Removed unused cell/equation '\NEOMOTE_1:UART_MOTE:BUART:rx_state_3\\D\:macrocell'
    Removed unused cell/equation '\NEOMOTE_1:UART_MOTE:BUART:rx_state_stop1_reg\\D\:macrocell'
    Removed unused cell/equation '\NEOMOTE_1:UART_MOTE:BUART:rx_status_2\:macrocell'
    Removed unused cell/equation '\NEOMOTE_1:UART_MOTE:BUART:rx_stop_bit_error\\D\:macrocell'
    Removed unused cell/equation '\NEOMOTE_1:UART_MOTE:BUART:tx_mark\\D\:macrocell'
    Removed unused cell/equation '\NEOMOTE_1:UART_MOTE:BUART:tx_parity_bit\\D\:macrocell'
    Removed unused cell/equation '\NEOMOTE_1:UART_MOTE:BUART:tx_state_0\\D\:macrocell'
    Removed unused cell/equation '\NEOMOTE_1:UART_MOTE:BUART:tx_state_1\\D\:macrocell'
    Removed unused cell/equation '\NEOMOTE_1:UART_MOTE:BUART:tx_state_2\\D\:macrocell'
    Removed unused cell/equation '\NEOMOTE_1:UART_MOTE:BUART:txn\\D\:macrocell'
    Removed unused cell/equation '\PulseConvert_1:in_sample\\D\:macrocell'
    Removed unused cell/equation '\PulseConvert_1:out_pulse\\D\:macrocell'
    Removed unused cell/equation '\PulseConvert_1:out_sample\\D\:macrocell'
    Removed unused cell/equation '\PulseConvert_2:in_sample\\D\:macrocell'
    Removed unused cell/equation '\PulseConvert_2:out_pulse\\D\:macrocell'
    Removed unused cell/equation '\PulseConvert_2:out_sample\\D\:macrocell'
    Removed unused cell/equation '\emFile_1:Net_1\\D\:macrocell'
    Removed unused cell/equation '\emFile_1:Net_22\\D\:macrocell'
    Removed unused cell/equation '\emFile_1:SPI0:BSPIM:cnt_enable\\D\:macrocell'
    Removed unused cell/equation '\emFile_1:SPI0:BSPIM:ld_ident\\D\:macrocell'
    Removed unused cell/equation '\emFile_1:SPI0:BSPIM:load_cond\\D\:macrocell'
    Removed unused cell/equation '\emFile_1:SPI0:BSPIM:mosi_hs_reg\\D\:macrocell'
    Removed unused cell/equation '\emFile_1:SPI0:BSPIM:mosi_pre_reg\\D\:macrocell'
    Removed unused cell/equation '\emFile_1:SPI0:BSPIM:state_0\\D\:macrocell'
    Removed unused cell/equation '\emFile_1:SPI0:BSPIM:state_1\\D\:macrocell'
    Removed unused cell/equation '\emFile_1:SPI0:BSPIM:state_2\\D\:macrocell'
    Removed unused cell/equation '\uart:BUART:pollcount_0\\D\:macrocell'
    Removed unused cell/equation '\uart:BUART:pollcount_1\\D\:macrocell'
    Removed unused cell/equation '\uart:BUART:reset_reg\:macrocell'
    Removed unused cell/equation '\uart:BUART:rx_address_detected\\D\:macrocell'
    Removed unused cell/equation '\uart:BUART:rx_bitclk_pre\:macrocell'
    Removed unused cell/equation '\uart:BUART:rx_last\\D\:macrocell'
    Removed unused cell/equation '\uart:BUART:rx_load_fifo\\D\:macrocell'
    Removed unused cell/equation '\uart:BUART:rx_state_0\\D\:macrocell'
    Removed unused cell/equation '\uart:BUART:rx_state_1\\D\:macrocell'
    Removed unused cell/equation '\uart:BUART:rx_state_2\\D\:macrocell'
    Removed unused cell/equation '\uart:BUART:rx_state_3\\D\:macrocell'
    Removed unused cell/equation '\uart:BUART:rx_state_stop1_reg\\D\:macrocell'
    Removed unused cell/equation '\uart:BUART:rx_status_2\:macrocell'
    Removed unused cell/equation '\uart:BUART:rx_stop_bit_error\\D\:macrocell'
    Removed unused cell/equation '\uart:BUART:tx_mark\\D\:macrocell'
    Removed unused cell/equation '\uart:BUART:tx_parity_bit\\D\:macrocell'
    Removed unused cell/equation '\uart:BUART:tx_state_0\\D\:macrocell'
    Removed unused cell/equation '\uart:BUART:tx_state_1\\D\:macrocell'
    Removed unused cell/equation '\uart:BUART:tx_state_2\\D\:macrocell'
    Removed unused cell/equation '\uart:BUART:txn\\D\:macrocell'
    Removed unused cell/equation '\uart_solinst:BUART:pollcount_0\\D\:macrocell'
    Removed unused cell/equation '\uart_solinst:BUART:pollcount_1\\D\:macrocell'
    Removed unused cell/equation '\uart_solinst:BUART:reset_reg\:macrocell'
    Removed unused cell/equation '\uart_solinst:BUART:rx_addr_match_status\\D\:macrocell'
    Removed unused cell/equation '\uart_solinst:BUART:rx_address_detected\\D\:macrocell'
    Removed unused cell/equation '\uart_solinst:BUART:rx_bitclk_pre\:macrocell'
    Removed unused cell/equation '\uart_solinst:BUART:rx_last\\D\:macrocell'
    Removed unused cell/equation '\uart_solinst:BUART:rx_load_fifo\\D\:macrocell'
    Removed unused cell/equation '\uart_solinst:BUART:rx_markspace_pre\\D\:macrocell'
    Removed unused cell/equation '\uart_solinst:BUART:rx_markspace_status\\D\:macrocell'
    Removed unused cell/equation '\uart_solinst:BUART:rx_parity_bit\\D\:macrocell'
    Removed unused cell/equation '\uart_solinst:BUART:rx_state_0\\D\:macrocell'
    Removed unused cell/equation '\uart_solinst:BUART:rx_state_1\\D\:macrocell'
    Removed unused cell/equation '\uart_solinst:BUART:rx_state_2\\D\:macrocell'
    Removed unused cell/equation '\uart_solinst:BUART:rx_state_3\\D\:macrocell'
    Removed unused cell/equation '\uart_solinst:BUART:rx_state_stop1_reg\\D\:macrocell'
    Removed unused cell/equation '\uart_solinst:BUART:rx_status_2\:macrocell'
    Removed unused cell/equation '\uart_solinst:BUART:rx_stop_bit_error\\D\:macrocell'
    Removed unused cell/equation '\uart_solinst:BUART:tx_mark\\D\:macrocell'
    Removed unused cell/equation '\uart_solinst:BUART:tx_parity_bit\\D\:macrocell'
    Removed unused cell/equation '\uart_solinst:BUART:tx_state_0\\D\:macrocell'
    Removed unused cell/equation '\uart_solinst:BUART:tx_state_1\\D\:macrocell'
    Removed unused cell/equation '\uart_solinst:BUART:tx_state_2\\D\:macrocell'
    Removed unused cell/equation '\uart_solinst:BUART:txn\\D\:macrocell'
    Removed unused cell/equation '\uart_ultrasonic:BUART:pollcount_0\\D\:macrocell'
    Removed unused cell/equation '\uart_ultrasonic:BUART:pollcount_1\\D\:macrocell'
    Removed unused cell/equation '\uart_ultrasonic:BUART:reset_reg\:macrocell'
    Removed unused cell/equation '\uart_ultrasonic:BUART:rx_address_detected\\D\:macrocell'
    Removed unused cell/equation '\uart_ultrasonic:BUART:rx_bitclk_pre\:macrocell'
    Removed unused cell/equation '\uart_ultrasonic:BUART:rx_last\\D\:macrocell'
    Removed unused cell/equation '\uart_ultrasonic:BUART:rx_load_fifo\\D\:macrocell'
    Removed unused cell/equation '\uart_ultrasonic:BUART:rx_state_0\\D\:macrocell'
    Removed unused cell/equation '\uart_ultrasonic:BUART:rx_state_1\\D\:macrocell'
    Removed unused cell/equation '\uart_ultrasonic:BUART:rx_state_2\\D\:macrocell'
    Removed unused cell/equation '\uart_ultrasonic:BUART:rx_state_3\\D\:macrocell'
    Removed unused cell/equation '\uart_ultrasonic:BUART:rx_state_stop1_reg\\D\:macrocell'
    Removed unused cell/equation '\uart_ultrasonic:BUART:rx_status_2\:macrocell'
    Removed unused cell/equation '\uart_ultrasonic:BUART:rx_stop_bit_error\\D\:macrocell'
    Removed unused cell/equation '\uart_ultrasonic:BUART:tx_mark\\D\:macrocell'
    Removed unused cell/equation '\uart_ultrasonic:BUART:tx_parity_bit\\D\:macrocell'
    Removed unused cell/equation '\uart_ultrasonic:BUART:tx_state_0\\D\:macrocell'
    Removed unused cell/equation '\uart_ultrasonic:BUART:tx_state_1\\D\:macrocell'
    Removed unused cell/equation '\uart_ultrasonic:BUART:tx_state_2\\D\:macrocell'
    Removed unused cell/equation '\uart_ultrasonic:BUART:txn\\D\:macrocell'
    Removed unused cell/equation '__ZERO__:macrocell'
Done removing unused cells.
<CYPRESSTAG name="Duplicate Macrocell detection">
</CYPRESSTAG>
</CYPRESSTAG>
<CYPRESSTAG name="Duplicate Macrocell detection">

Removing duplicate macrocells
    Removing \uart_ultrasonic:BUART:tx_parity_bit\, Duplicate of \uart_ultrasonic:BUART:rx_address_detected\ 
    MacroCell: Name=\uart_ultrasonic:BUART:tx_parity_bit\, Mode=(T-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (\uart_ultrasonic:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \uart_ultrasonic:BUART:tx_parity_bit\ (fanout=0)

    Removing \uart_ultrasonic:BUART:tx_mark\, Duplicate of \uart_ultrasonic:BUART:rx_address_detected\ 
    MacroCell: Name=\uart_ultrasonic:BUART:tx_mark\, Mode=(T-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (\uart_ultrasonic:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \uart_ultrasonic:BUART:tx_mark\ (fanout=0)

    Removing \uart_ultrasonic:BUART:tx_ctrl_mark_last\, Duplicate of \uart_ultrasonic:BUART:rx_address_detected\ 
    MacroCell: Name=\uart_ultrasonic:BUART:tx_ctrl_mark_last\, Mode=(T-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (\uart_ultrasonic:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \uart_ultrasonic:BUART:tx_ctrl_mark_last\ (fanout=0)

    Removing \uart_ultrasonic:BUART:rx_state_1\, Duplicate of \uart_ultrasonic:BUART:rx_address_detected\ 
    MacroCell: Name=\uart_ultrasonic:BUART:rx_state_1\, Mode=(T-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (\uart_ultrasonic:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \uart_ultrasonic:BUART:rx_state_1\ (fanout=8)

    Removing \uart_ultrasonic:BUART:rx_parity_error_pre\, Duplicate of \uart_ultrasonic:BUART:rx_address_detected\ 
    MacroCell: Name=\uart_ultrasonic:BUART:rx_parity_error_pre\, Mode=(T-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (\uart_ultrasonic:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \uart_ultrasonic:BUART:rx_parity_error_pre\ (fanout=0)

    Removing \uart_ultrasonic:BUART:rx_parity_bit\, Duplicate of \uart_ultrasonic:BUART:rx_address_detected\ 
    MacroCell: Name=\uart_ultrasonic:BUART:rx_parity_bit\, Mode=(T-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (\uart_ultrasonic:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \uart_ultrasonic:BUART:rx_parity_bit\ (fanout=0)

    Removing \uart_ultrasonic:BUART:rx_markspace_pre\, Duplicate of \uart_ultrasonic:BUART:rx_address_detected\ 
    MacroCell: Name=\uart_ultrasonic:BUART:rx_markspace_pre\, Mode=(T-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (\uart_ultrasonic:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \uart_ultrasonic:BUART:rx_markspace_pre\ (fanout=0)

    Removing \uart_solinst:BUART:tx_parity_bit\, Duplicate of \uart_solinst:BUART:rx_parity_bit\ 
    MacroCell: Name=\uart_solinst:BUART:tx_parity_bit\, Mode=(T-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (\uart_solinst:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \uart_solinst:BUART:tx_parity_bit\ (fanout=0)

    Removing \uart_solinst:BUART:tx_mark\, Duplicate of \uart_solinst:BUART:rx_parity_bit\ 
    MacroCell: Name=\uart_solinst:BUART:tx_mark\, Mode=(T-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (\uart_solinst:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \uart_solinst:BUART:tx_mark\ (fanout=0)

    Removing \uart_solinst:BUART:tx_ctrl_mark_last\, Duplicate of \uart_solinst:BUART:rx_parity_bit\ 
    MacroCell: Name=\uart_solinst:BUART:tx_ctrl_mark_last\, Mode=(T-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (\uart_solinst:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \uart_solinst:BUART:tx_ctrl_mark_last\ (fanout=0)

    Removing \uart_solinst:BUART:rx_state_1\, Duplicate of \uart_solinst:BUART:rx_parity_bit\ 
    MacroCell: Name=\uart_solinst:BUART:rx_state_1\, Mode=(T-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (\uart_solinst:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \uart_solinst:BUART:rx_state_1\ (fanout=17)

    Removing \uart_solinst:BUART:rx_parity_error_pre\, Duplicate of \uart_solinst:BUART:rx_parity_bit\ 
    MacroCell: Name=\uart_solinst:BUART:rx_parity_error_pre\, Mode=(T-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (\uart_solinst:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \uart_solinst:BUART:rx_parity_error_pre\ (fanout=0)

    Removing \uart:BUART:tx_parity_bit\, Duplicate of \uart:BUART:rx_address_detected\ 
    MacroCell: Name=\uart:BUART:tx_parity_bit\, Mode=(T-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (\uart:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \uart:BUART:tx_parity_bit\ (fanout=0)

    Removing \uart:BUART:tx_mark\, Duplicate of \uart:BUART:rx_address_detected\ 
    MacroCell: Name=\uart:BUART:tx_mark\, Mode=(T-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (\uart:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \uart:BUART:tx_mark\ (fanout=0)

    Removing \uart:BUART:tx_ctrl_mark_last\, Duplicate of \uart:BUART:rx_address_detected\ 
    MacroCell: Name=\uart:BUART:tx_ctrl_mark_last\, Mode=(T-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (\uart:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \uart:BUART:tx_ctrl_mark_last\ (fanout=0)

    Removing \uart:BUART:rx_state_1\, Duplicate of \uart:BUART:rx_address_detected\ 
    MacroCell: Name=\uart:BUART:rx_state_1\, Mode=(T-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (\uart:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \uart:BUART:rx_state_1\ (fanout=8)

    Removing \uart:BUART:rx_parity_error_pre\, Duplicate of \uart:BUART:rx_address_detected\ 
    MacroCell: Name=\uart:BUART:rx_parity_error_pre\, Mode=(T-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (\uart:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \uart:BUART:rx_parity_error_pre\ (fanout=0)

    Removing \uart:BUART:rx_parity_bit\, Duplicate of \uart:BUART:rx_address_detected\ 
    MacroCell: Name=\uart:BUART:rx_parity_bit\, Mode=(T-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (\uart:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \uart:BUART:rx_parity_bit\ (fanout=0)

    Removing \uart:BUART:rx_markspace_pre\, Duplicate of \uart:BUART:rx_address_detected\ 
    MacroCell: Name=\uart:BUART:rx_markspace_pre\, Mode=(T-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (\uart:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \uart:BUART:rx_markspace_pre\ (fanout=0)

    Removing \NEOMOTE_1:UART_MOTE:BUART:tx_parity_bit\, Duplicate of \NEOMOTE_1:UART_MOTE:BUART:rx_address_detected\ 
    MacroCell: Name=\NEOMOTE_1:UART_MOTE:BUART:tx_parity_bit\, Mode=(T-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (\NEOMOTE_1:UART_MOTE:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \NEOMOTE_1:UART_MOTE:BUART:tx_parity_bit\ (fanout=0)

    Removing \NEOMOTE_1:UART_MOTE:BUART:tx_mark\, Duplicate of \NEOMOTE_1:UART_MOTE:BUART:rx_address_detected\ 
    MacroCell: Name=\NEOMOTE_1:UART_MOTE:BUART:tx_mark\, Mode=(T-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (\NEOMOTE_1:UART_MOTE:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \NEOMOTE_1:UART_MOTE:BUART:tx_mark\ (fanout=0)

    Removing \NEOMOTE_1:UART_MOTE:BUART:tx_ctrl_mark_last\, Duplicate of \NEOMOTE_1:UART_MOTE:BUART:rx_address_detected\ 
    MacroCell: Name=\NEOMOTE_1:UART_MOTE:BUART:tx_ctrl_mark_last\, Mode=(T-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (\NEOMOTE_1:UART_MOTE:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \NEOMOTE_1:UART_MOTE:BUART:tx_ctrl_mark_last\ (fanout=0)

    Removing \NEOMOTE_1:UART_MOTE:BUART:rx_state_1\, Duplicate of \NEOMOTE_1:UART_MOTE:BUART:rx_address_detected\ 
    MacroCell: Name=\NEOMOTE_1:UART_MOTE:BUART:rx_state_1\, Mode=(T-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (\NEOMOTE_1:UART_MOTE:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \NEOMOTE_1:UART_MOTE:BUART:rx_state_1\ (fanout=8)

    Removing \NEOMOTE_1:UART_MOTE:BUART:rx_parity_error_pre\, Duplicate of \NEOMOTE_1:UART_MOTE:BUART:rx_address_detected\ 
    MacroCell: Name=\NEOMOTE_1:UART_MOTE:BUART:rx_parity_error_pre\, Mode=(T-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (\NEOMOTE_1:UART_MOTE:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \NEOMOTE_1:UART_MOTE:BUART:rx_parity_error_pre\ (fanout=0)

    Removing \NEOMOTE_1:UART_MOTE:BUART:rx_parity_bit\, Duplicate of \NEOMOTE_1:UART_MOTE:BUART:rx_address_detected\ 
    MacroCell: Name=\NEOMOTE_1:UART_MOTE:BUART:rx_parity_bit\, Mode=(T-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (\NEOMOTE_1:UART_MOTE:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \NEOMOTE_1:UART_MOTE:BUART:rx_parity_bit\ (fanout=0)

    Removing \NEOMOTE_1:UART_MOTE:BUART:rx_markspace_pre\, Duplicate of \NEOMOTE_1:UART_MOTE:BUART:rx_address_detected\ 
    MacroCell: Name=\NEOMOTE_1:UART_MOTE:BUART:rx_markspace_pre\, Mode=(T-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (\NEOMOTE_1:UART_MOTE:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \NEOMOTE_1:UART_MOTE:BUART:rx_markspace_pre\ (fanout=0)

End removing duplicate macrocells: used 1 pass
</CYPRESSTAG>
<CYPRESSTAG name="Design Equations" icon="FILE_RPT_EQUATION">

------------------------------------------------------------
Design Equations
------------------------------------------------------------
    <CYPRESSTAG name="Pin listing">

    ------------------------------------------------------------
    Pin listing
    ------------------------------------------------------------

    Pin : Name = Pin_Sampler_Completed_Sample(0)
        Attributes:
            In Group/Port: True
            In Sync Option: SYNC
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: RES_PULL_DOWN
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: True
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => Pin_Sampler_Completed_Sample(0)__PA ,
            fb => Net_1137 ,
            pad => Pin_Sampler_Completed_Sample(0)_PAD );
        Properties:
        {
        }

    Pin : Name = Pin_Sampler_Power(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL
            Initial Value: 1
            IO Voltage: 0
        PORT MAP (
            pa_out => Pin_Sampler_Power(0)__PA ,
            pad => Pin_Sampler_Power(0)_PAD );
        Properties:
        {
        }

    Pin : Name = Pin_Sampler_Sampler_Count(0)
        Attributes:
            In Group/Port: True
            In Sync Option: SYNC
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: RES_PULL_DOWN
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: True
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => Pin_Sampler_Sampler_Count(0)__PA ,
            fb => Net_860 ,
            pad => Pin_Sampler_Sampler_Count(0)_PAD );
        Properties:
        {
        }

    Pin : Name = Pin_Sampler_Trigger(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL
            Initial Value: 1
            IO Voltage: 0
        PORT MAP (
            pa_out => Pin_Sampler_Trigger(0)__PA ,
            pad => Pin_Sampler_Trigger(0)_PAD );
        Properties:
        {
        }

    Pin : Name = VBAT_EN(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => VBAT_EN(0)__PA ,
            pad => VBAT_EN(0)_PAD );
        Properties:
        {
        }

    Pin : Name = Vbat(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_ANALOG
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: True
            Can contain Digital: False
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO RefSel: VCC_IO
            Required Capabilitites: ANALOG
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => Vbat(0)__PA ,
            analog_term => Net_769 ,
            pad => Vbat(0)_PAD );
        Properties:
        {
        }

    Pin : Name = \ADC_SAR_1:Bypass(0)\
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_ANALOG
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: True
            Can contain Digital: False
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO RefSel: VCC_IO
            Required Capabilitites: ANALOG
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => \ADC_SAR_1:Bypass(0)\__PA ,
            analog_term => \ADC_SAR_1:Net_215\ ,
            pad => \ADC_SAR_1:Bypass(0)_PAD\ );

    Pin : Name = \NEOMOTE_1:External_VRef(0)\
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: RES_PULL_UP
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL
            Initial Value: 1
            IO Voltage: 0
        PORT MAP (
            pa_out => \NEOMOTE_1:External_VRef(0)\__PA ,
            pad => \NEOMOTE_1:External_VRef(0)_PAD\ );
        Properties:
        {
        }

    Pin : Name = \NEOMOTE_1:I2C_0_SCL(0)\
        Attributes:
            In Group/Port: True
            In Sync Option: SYNC
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: RES_PULL_UP
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: True
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL, ROUTABLE
            Initial Value: 1
            IO Voltage: 0
        PORT MAP (
            pa_out => \NEOMOTE_1:I2C_0_SCL(0)\__PA ,
            fb => \NEOMOTE_1:I2C_0:Net_1109_0\ ,
            input => \NEOMOTE_1:I2C_0:Net_643_0\ ,
            pad => \NEOMOTE_1:I2C_0_SCL(0)_PAD\ );
        Properties:
        {
        }

    Pin : Name = \NEOMOTE_1:I2C_0_SDA(0)\
        Attributes:
            In Group/Port: True
            In Sync Option: SYNC
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: RES_PULL_UP
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: True
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL, ROUTABLE
            Initial Value: 1
            IO Voltage: 0
        PORT MAP (
            pa_out => \NEOMOTE_1:I2C_0_SDA(0)\__PA ,
            fb => \NEOMOTE_1:I2C_0:Net_1109_1\ ,
            input => \NEOMOTE_1:I2C_0:sda_x_wire\ ,
            pad => \NEOMOTE_1:I2C_0_SDA(0)_PAD\ );
        Properties:
        {
        }

    Pin : Name = \NEOMOTE_1:NEO_RTC_INT1(0)\
        Attributes:
            In Group/Port: True
            In Sync Option: SYNC
            Out Sync Option: AUTO
            Interrupt generated: True
            Interrupt mode: FALLING
            Drive mode: RES_PULL_UP
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: True
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: False
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL
            Initial Value: 1
            IO Voltage: 0
        PORT MAP (
            pa_out => \NEOMOTE_1:NEO_RTC_INT1(0)\__PA ,
            pad => \NEOMOTE_1:NEO_RTC_INT1(0)_PAD\ );
        Properties:
        {
        }

    Pin : Name = \NEOMOTE_1:RTC_Crystal(0)\
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: RES_PULL_UP
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL
            Initial Value: 1
            IO Voltage: 0
        PORT MAP (
            pa_out => \NEOMOTE_1:RTC_Crystal(0)\__PA ,
            pad => \NEOMOTE_1:RTC_Crystal(0)_PAD\ );
        Properties:
        {
        }

    Pin : Name = \NEOMOTE_1:RTC_Int2(0)\
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: RES_PULL_UP
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL
            Initial Value: 1
            IO Voltage: 0
        PORT MAP (
            pa_out => \NEOMOTE_1:RTC_Int2(0)\__PA ,
            pad => \NEOMOTE_1:RTC_Int2(0)_PAD\ );
        Properties:
        {
        }

    Pin : Name = \NEOMOTE_1:RX_CTS_n(0)\
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => \NEOMOTE_1:RX_CTS_n(0)\__PA ,
            pad => \NEOMOTE_1:RX_CTS_n(0)_PAD\ );
        Properties:
        {
        }

    Pin : Name = \NEOMOTE_1:RX_Pin(0)\
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => \NEOMOTE_1:RX_Pin(0)\__PA ,
            pad => \NEOMOTE_1:RX_Pin(0)_PAD\ );
        Properties:
        {
        }

    Pin : Name = \NEOMOTE_1:RX_RTS_n(0)\
        Attributes:
            In Group/Port: True
            In Sync Option: SYNC
            Out Sync Option: NOSYNC
            Interrupt generated: True
            Interrupt mode: ON_CHANGE
            Drive mode: CMOS_OUT
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: True
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: False
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => \NEOMOTE_1:RX_RTS_n(0)\__PA ,
            pad => \NEOMOTE_1:RX_RTS_n(0)_PAD\ );

    Pin : Name = \NEOMOTE_1:SD_Card_Power(0)\
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL
            Initial Value: 1
            IO Voltage: 0
        PORT MAP (
            pa_out => \NEOMOTE_1:SD_Card_Power(0)\__PA ,
            pad => \NEOMOTE_1:SD_Card_Power(0)_PAD\ );
        Properties:
        {
        }

    Pin : Name = \NEOMOTE_1:TX_CTS_n(0)\
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => \NEOMOTE_1:TX_CTS_n(0)\__PA ,
            pad => \NEOMOTE_1:TX_CTS_n(0)_PAD\ );
        Properties:
        {
        }

    Pin : Name = \NEOMOTE_1:TX_Pin(0)\
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => \NEOMOTE_1:TX_Pin(0)\__PA ,
            input => \NEOMOTE_1:Net_680\ ,
            pad => \NEOMOTE_1:TX_Pin(0)_PAD\ );

    Pin : Name = \NEOMOTE_1:TX_RTS_n(0)\
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => \NEOMOTE_1:TX_RTS_n(0)\__PA ,
            pad => \NEOMOTE_1:TX_RTS_n(0)_PAD\ );
        Properties:
        {
        }

    Pin : Name = \NEOMOTE_1:TimeN(0)\
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => \NEOMOTE_1:TimeN(0)\__PA ,
            pad => \NEOMOTE_1:TimeN(0)_PAD\ );
        Properties:
        {
        }

    Pin : Name = \NEOMOTE_1:pwr(0)\
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => \NEOMOTE_1:pwr(0)\__PA ,
            pad => \NEOMOTE_1:pwr(0)_PAD\ );
        Properties:
        {
        }

    Pin : Name = \NEOMOTE_1:pwr_1(0)\
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => \NEOMOTE_1:pwr_1(0)\__PA ,
            pad => \NEOMOTE_1:pwr_1(0)_PAD\ );
        Properties:
        {
        }

    Pin : Name = \emFile_1:SPI0_CS(0)\
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => \emFile_1:SPI0_CS(0)\__PA ,
            pad => \emFile_1:SPI0_CS(0)_PAD\ );
        Properties:
        {
        }

    Pin : Name = \emFile_1:miso0(0)\
        Attributes:
            In Group/Port: True
            In Sync Option: NOSYNC
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_DIGITAL
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => \emFile_1:miso0(0)\__PA ,
            fb => \emFile_1:Net_16\ ,
            pad => \emFile_1:miso0(0)_PAD\ );
        Properties:
        {
        }

    Pin : Name = \emFile_1:mosi0(0)\
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => \emFile_1:mosi0(0)\__PA ,
            input => \emFile_1:Net_10\ ,
            pad => \emFile_1:mosi0(0)_PAD\ );
        Properties:
        {
        }

    Pin : Name = \emFile_1:sclk0(0)\
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => \emFile_1:sclk0(0)\__PA ,
            input => \emFile_1:Net_22\ ,
            pad => \emFile_1:sclk0(0)_PAD\ );
        Properties:
        {
        }

    Pin : Name = modem_power_pin(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL
            Initial Value: 1
            IO Voltage: 0
        PORT MAP (
            pa_out => modem_power_pin(0)__PA ,
            pad => modem_power_pin(0)_PAD );
        Properties:
        {
        }

    Pin : Name = modem_reset_pin(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => modem_reset_pin(0)__PA ,
            pad => modem_reset_pin(0)_PAD );
        Properties:
        {
        }

    Pin : Name = modem_voltage_pin(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: RES_PULL_DOWN
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL
            Initial Value: 1
            IO Voltage: 0
        PORT MAP (
            pa_out => modem_voltage_pin(0)__PA ,
            pad => modem_voltage_pin(0)_PAD );
        Properties:
        {
        }

    Pin : Name = solinst_power_pin(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL
            Initial Value: 1
            IO Voltage: 0
        PORT MAP (
            pa_out => solinst_power_pin(0)__PA ,
            pad => solinst_power_pin(0)_PAD );
        Properties:
        {
        }

    Pin : Name = uart_rx(0)
        Attributes:
            In Group/Port: True
            In Sync Option: SYNC
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_DIGITAL
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: True
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => uart_rx(0)__PA ,
            fb => Net_404 ,
            pad => uart_rx(0)_PAD );
        Properties:
        {
        }

    Pin : Name = uart_solinst_rx(0)
        Attributes:
            In Group/Port: True
            In Sync Option: NOSYNC
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_DIGITAL
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => uart_solinst_rx(0)__PA ,
            fb => Net_639 ,
            pad => uart_solinst_rx(0)_PAD );
        Properties:
        {
        }

    Pin : Name = uart_solinst_tx(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL, ROUTABLE
            Initial Value: 1
            IO Voltage: 0
        PORT MAP (
            pa_out => uart_solinst_tx(0)__PA ,
            oe => tmpOE__uart_solinst_tx_net_0 ,
            input => Net_634 ,
            pad => uart_solinst_tx(0)_PAD );
        Properties:
        {
        }

    Pin : Name = uart_tx(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL, ROUTABLE
            Initial Value: 1
            IO Voltage: 0
        PORT MAP (
            pa_out => uart_tx(0)__PA ,
            oe => Net_752 ,
            input => Net_403 ,
            pad => uart_tx(0)_PAD );
        Properties:
        {
        }

    Pin : Name = ultrasonic_uart_rx(0)
        Attributes:
            In Group/Port: True
            In Sync Option: SYNC
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_DIGITAL
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: True
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => ultrasonic_uart_rx(0)__PA ,
            fb => Net_594 ,
            pad => ultrasonic_uart_rx(0)_PAD );
        Properties:
        {
        }

    Pin : Name = ultrasonic_voltage_pin(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL
            Initial Value: 1
            IO Voltage: 0
        PORT MAP (
            pa_out => ultrasonic_voltage_pin(0)__PA ,
            pad => ultrasonic_voltage_pin(0)_PAD );
        Properties:
        {
        }
    </CYPRESSTAG>
    <CYPRESSTAG name="Macrocell listing" icon="FILE_RPT_EQUATION">

    ------------------------------------------------------------
    Macrocell listing
    ------------------------------------------------------------

    MacroCell: Name=MODIN1_0, Mode=(D-Register)
        Total # of inputs        : 3
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\NEOMOTE_1:UART_MOTE:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\NEOMOTE_1:UART_MOTE:BUART:rx_count_2\ * 
              !\NEOMOTE_1:UART_MOTE:BUART:rx_count_1\ * MODIN1_0
        );
        Output = MODIN1_0 (fanout=1)

    MacroCell: Name=MODIN1_1, Mode=(D-Register)
        Total # of inputs        : 3
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\NEOMOTE_1:UART_MOTE:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\NEOMOTE_1:UART_MOTE:BUART:rx_count_2\ * 
              !\NEOMOTE_1:UART_MOTE:BUART:rx_count_1\ * MODIN1_1
        );
        Output = MODIN1_1 (fanout=4)

    MacroCell: Name=MODIN5_0, Mode=(D-Register)
        Total # of inputs        : 4
        Total # of product terms : 2
        List of special equations: 
            Clock  = (\uart:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !Net_404 * !\uart:BUART:rx_count_2\ * !\uart:BUART:rx_count_1\ * 
              MODIN5_0
            + Net_404 * !\uart:BUART:rx_count_2\ * !\uart:BUART:rx_count_1\ * 
              !MODIN5_0
        );
        Output = MODIN5_0 (fanout=5)

    MacroCell: Name=MODIN5_1, Mode=(D-Register)
        Total # of inputs        : 5
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\uart:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !Net_404 * !\uart:BUART:rx_count_2\ * !\uart:BUART:rx_count_1\ * 
              MODIN5_1
            + Net_404 * !\uart:BUART:rx_count_2\ * !\uart:BUART:rx_count_1\ * 
              !MODIN5_1 * MODIN5_0
            + !\uart:BUART:rx_count_2\ * !\uart:BUART:rx_count_1\ * MODIN5_1 * 
              !MODIN5_0
        );
        Output = MODIN5_1 (fanout=4)

    MacroCell: Name=MODIN9_0, Mode=(D-Register)
        Total # of inputs        : 4
        Total # of product terms : 2
        List of special equations: 
            Clock  = (\uart_ultrasonic:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !\uart_ultrasonic:BUART:rx_count_2\ * 
              !\uart_ultrasonic:BUART:rx_count_1\ * !Net_594 * MODIN9_0
            + !\uart_ultrasonic:BUART:rx_count_2\ * 
              !\uart_ultrasonic:BUART:rx_count_1\ * Net_594 * !MODIN9_0
        );
        Output = MODIN9_0 (fanout=5)

    MacroCell: Name=MODIN9_1, Mode=(D-Register)
        Total # of inputs        : 5
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\uart_ultrasonic:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !\uart_ultrasonic:BUART:rx_count_2\ * 
              !\uart_ultrasonic:BUART:rx_count_1\ * !Net_594 * MODIN9_1
            + !\uart_ultrasonic:BUART:rx_count_2\ * 
              !\uart_ultrasonic:BUART:rx_count_1\ * Net_594 * !MODIN9_1 * 
              MODIN9_0
            + !\uart_ultrasonic:BUART:rx_count_2\ * 
              !\uart_ultrasonic:BUART:rx_count_1\ * MODIN9_1 * !MODIN9_0
        );
        Output = MODIN9_1 (fanout=4)

    MacroCell: Name=Net_130_0, Mode=(D-Register)
        Total # of inputs        : 3
        Total # of product terms : 2
        List of special equations: 
            Clock  = (Net_681) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !Net_853 * !Net_130_0 * Net_721
            + !Net_853 * Net_130_0 * !Net_721
        );
        Output = Net_130_0 (fanout=9)

    MacroCell: Name=Net_130_1, Mode=(T-Register)
        Total # of inputs        : 4
        Total # of product terms : 2
        List of special equations: 
            Clock  = (Net_681) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !Net_853 * Net_130_0 * Net_721
            + Net_853 * Net_130_1
        );
        Output = Net_130_1 (fanout=8)

    MacroCell: Name=Net_130_2, Mode=(T-Register)
        Total # of inputs        : 5
        Total # of product terms : 2
        List of special equations: 
            Clock  = (Net_681) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !Net_853 * Net_130_1 * Net_130_0 * Net_721
            + Net_853 * Net_130_2
        );
        Output = Net_130_2 (fanout=7)

    MacroCell: Name=Net_130_3, Mode=(T-Register)
        Total # of inputs        : 6
        Total # of product terms : 2
        List of special equations: 
            Clock  = (Net_681) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !Net_853 * Net_130_2 * Net_130_1 * Net_130_0 * Net_721
            + Net_853 * Net_130_3
        );
        Output = Net_130_3 (fanout=6)

    MacroCell: Name=Net_130_4, Mode=(T-Register)
        Total # of inputs        : 7
        Total # of product terms : 2
        List of special equations: 
            Clock  = (Net_681) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !Net_853 * Net_130_3 * Net_130_2 * Net_130_1 * Net_130_0 * 
              Net_721
            + Net_853 * Net_130_4
        );
        Output = Net_130_4 (fanout=5)

    MacroCell: Name=Net_130_5, Mode=(T-Register)
        Total # of inputs        : 8
        Total # of product terms : 2
        List of special equations: 
            Clock  = (Net_681) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !Net_853 * Net_130_4 * Net_130_3 * Net_130_2 * Net_130_1 * 
              Net_130_0 * Net_721
            + Net_853 * Net_130_5
        );
        Output = Net_130_5 (fanout=4)

    MacroCell: Name=Net_130_6, Mode=(T-Register)
        Total # of inputs        : 9
        Total # of product terms : 2
        List of special equations: 
            Clock  = (Net_681) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !Net_853 * Net_130_5 * Net_130_4 * Net_130_3 * Net_130_2 * 
              Net_130_1 * Net_130_0 * Net_721
            + Net_853 * Net_130_6
        );
        Output = Net_130_6 (fanout=3)

    MacroCell: Name=Net_130_7, Mode=(T-Register)
        Total # of inputs        : 10
        Total # of product terms : 2
        List of special equations: 
            Clock  = (Net_681) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !Net_853 * Net_130_6 * Net_130_5 * Net_130_4 * Net_130_3 * 
              Net_130_2 * Net_130_1 * Net_130_0 * Net_721
            + Net_853 * Net_130_7
        );
        Output = Net_130_7 (fanout=2)

    MacroCell: Name=Net_403, Mode=(Combinatorial)
        Total # of inputs        : 1
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\uart:BUART:txn\
        );
        Output = Net_403 (fanout=1)

    MacroCell: Name=Net_634, Mode=(Combinatorial)
        Total # of inputs        : 1
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\uart_solinst:BUART:txn\
        );
        Output = Net_634 (fanout=1)

    MacroCell: Name=Net_721, Mode=(D-Register)
        Total # of inputs        : 3
        Total # of product terms : 2
        List of special equations: 
            Clock  = (Net_681) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              Net_860 * !\PulseConvert_1:out_sample\
            + \PulseConvert_1:in_sample\ * !\PulseConvert_1:out_sample\
        );
        Output = Net_721 (fanout=9)

    MacroCell: Name=Net_853, Mode=(D-Register)
        Total # of inputs        : 3
        Total # of product terms : 2
        List of special equations: 
            Clock  = (Net_1152) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              Net_1137 * !\PulseConvert_2:out_sample\
            + \PulseConvert_2:in_sample\ * !\PulseConvert_2:out_sample\
        );
        Output = Net_853 (fanout=10)

    MacroCell: Name=\NEOMOTE_1:Net_680\, Mode=(Combinatorial)
        Total # of inputs        : 1
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\NEOMOTE_1:UART_MOTE:BUART:txn\
        );
        Output = \NEOMOTE_1:Net_680\ (fanout=1)

    MacroCell: Name=\NEOMOTE_1:UART_MOTE:BUART:counter_load_not\, Mode=(Combinatorial)
        Total # of inputs        : 4
        Total # of product terms : 2
            Clock Enable: True
        Main Equation            : 2 pterms
        !(
              !\NEOMOTE_1:UART_MOTE:BUART:tx_state_1\ * 
              !\NEOMOTE_1:UART_MOTE:BUART:tx_state_0\ * 
              !\NEOMOTE_1:UART_MOTE:BUART:tx_state_2\
            + !\NEOMOTE_1:UART_MOTE:BUART:tx_state_1\ * 
              !\NEOMOTE_1:UART_MOTE:BUART:tx_state_0\ * 
              \NEOMOTE_1:UART_MOTE:BUART:tx_bitclk\
        );
        Output = \NEOMOTE_1:UART_MOTE:BUART:counter_load_not\ (fanout=1)

    MacroCell: Name=\NEOMOTE_1:UART_MOTE:BUART:rx_address_detected\, Mode=(T-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (\NEOMOTE_1:UART_MOTE:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \NEOMOTE_1:UART_MOTE:BUART:rx_address_detected\ (fanout=8)

    MacroCell: Name=\NEOMOTE_1:UART_MOTE:BUART:rx_bitclk_enable\, Mode=(D-Register)
        Total # of inputs        : 3
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\NEOMOTE_1:UART_MOTE:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\NEOMOTE_1:UART_MOTE:BUART:rx_count_2\ * 
              !\NEOMOTE_1:UART_MOTE:BUART:rx_count_1\ * 
              !\NEOMOTE_1:UART_MOTE:BUART:rx_count_0\
        );
        Output = \NEOMOTE_1:UART_MOTE:BUART:rx_bitclk_enable\ (fanout=6)

    MacroCell: Name=\NEOMOTE_1:UART_MOTE:BUART:rx_counter_load\, Mode=(Combinatorial)
        Total # of inputs        : 4
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\NEOMOTE_1:UART_MOTE:BUART:rx_state_0\ * 
              !\NEOMOTE_1:UART_MOTE:BUART:rx_state_3\ * 
              !\NEOMOTE_1:UART_MOTE:BUART:rx_state_2\ * 
              !\NEOMOTE_1:UART_MOTE:BUART:rx_address_detected\
        );
        Output = \NEOMOTE_1:UART_MOTE:BUART:rx_counter_load\ (fanout=1)

    MacroCell: Name=\NEOMOTE_1:UART_MOTE:BUART:rx_load_fifo\, Mode=(D-Register)
        Total # of inputs        : 8
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\NEOMOTE_1:UART_MOTE:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !\NEOMOTE_1:UART_MOTE:BUART:rx_state_0\ * 
              \NEOMOTE_1:UART_MOTE:BUART:rx_bitclk_enable\ * 
              \NEOMOTE_1:UART_MOTE:BUART:rx_state_3\ * 
              !\NEOMOTE_1:UART_MOTE:BUART:rx_state_2\ * 
              !\NEOMOTE_1:UART_MOTE:BUART:rx_address_detected\
            + \NEOMOTE_1:UART_MOTE:BUART:rx_state_0\ * 
              !\NEOMOTE_1:UART_MOTE:BUART:rx_state_3\ * 
              !\NEOMOTE_1:UART_MOTE:BUART:rx_state_2\ * 
              !\NEOMOTE_1:UART_MOTE:BUART:rx_address_detected\ * !MODIN4_6 * 
              !MODIN4_5
            + \NEOMOTE_1:UART_MOTE:BUART:rx_state_0\ * 
              !\NEOMOTE_1:UART_MOTE:BUART:rx_state_3\ * 
              !\NEOMOTE_1:UART_MOTE:BUART:rx_state_2\ * 
              !\NEOMOTE_1:UART_MOTE:BUART:rx_address_detected\ * !MODIN4_6 * 
              !MODIN4_4
        );
        Output = \NEOMOTE_1:UART_MOTE:BUART:rx_load_fifo\ (fanout=2)

    MacroCell: Name=\NEOMOTE_1:UART_MOTE:BUART:rx_state_0\, Mode=(T-Register)
        Total # of inputs        : 9
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\NEOMOTE_1:UART_MOTE:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !\NEOMOTE_1:UART_MOTE:BUART:rx_state_0\ * 
              \NEOMOTE_1:UART_MOTE:BUART:rx_bitclk_enable\ * 
              !\NEOMOTE_1:UART_MOTE:BUART:rx_state_3\ * 
              \NEOMOTE_1:UART_MOTE:BUART:rx_state_2\ * !MODIN1_1 * 
              !\NEOMOTE_1:UART_MOTE:BUART:rx_address_detected\
            + \NEOMOTE_1:UART_MOTE:BUART:rx_state_0\ * 
              !\NEOMOTE_1:UART_MOTE:BUART:rx_state_3\ * 
              !\NEOMOTE_1:UART_MOTE:BUART:rx_state_2\ * 
              !\NEOMOTE_1:UART_MOTE:BUART:rx_address_detected\ * !MODIN4_6 * 
              !MODIN4_5
            + \NEOMOTE_1:UART_MOTE:BUART:rx_state_0\ * 
              !\NEOMOTE_1:UART_MOTE:BUART:rx_state_3\ * 
              !\NEOMOTE_1:UART_MOTE:BUART:rx_state_2\ * 
              !\NEOMOTE_1:UART_MOTE:BUART:rx_address_detected\ * !MODIN4_6 * 
              !MODIN4_4
        );
        Output = \NEOMOTE_1:UART_MOTE:BUART:rx_state_0\ (fanout=8)

    MacroCell: Name=\NEOMOTE_1:UART_MOTE:BUART:rx_state_2\, Mode=(T-Register)
        Total # of inputs        : 8
        Total # of product terms : 4
        List of special equations: 
            Clock  = (\NEOMOTE_1:UART_MOTE:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\NEOMOTE_1:UART_MOTE:BUART:rx_state_0\ * 
              \NEOMOTE_1:UART_MOTE:BUART:rx_bitclk_enable\ * 
              \NEOMOTE_1:UART_MOTE:BUART:rx_state_3\ * 
              !\NEOMOTE_1:UART_MOTE:BUART:rx_address_detected\
            + !\NEOMOTE_1:UART_MOTE:BUART:rx_state_0\ * 
              \NEOMOTE_1:UART_MOTE:BUART:rx_bitclk_enable\ * 
              \NEOMOTE_1:UART_MOTE:BUART:rx_state_2\ * 
              !\NEOMOTE_1:UART_MOTE:BUART:rx_address_detected\
            + \NEOMOTE_1:UART_MOTE:BUART:rx_state_0\ * 
              !\NEOMOTE_1:UART_MOTE:BUART:rx_state_3\ * 
              !\NEOMOTE_1:UART_MOTE:BUART:rx_state_2\ * 
              !\NEOMOTE_1:UART_MOTE:BUART:rx_address_detected\ * !MODIN4_6 * 
              !MODIN4_5
            + \NEOMOTE_1:UART_MOTE:BUART:rx_state_0\ * 
              !\NEOMOTE_1:UART_MOTE:BUART:rx_state_3\ * 
              !\NEOMOTE_1:UART_MOTE:BUART:rx_state_2\ * 
              !\NEOMOTE_1:UART_MOTE:BUART:rx_address_detected\ * !MODIN4_6 * 
              !MODIN4_4
        );
        Output = \NEOMOTE_1:UART_MOTE:BUART:rx_state_2\ (fanout=7)

    MacroCell: Name=\NEOMOTE_1:UART_MOTE:BUART:rx_state_3\, Mode=(T-Register)
        Total # of inputs        : 8
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\NEOMOTE_1:UART_MOTE:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !\NEOMOTE_1:UART_MOTE:BUART:rx_state_0\ * 
              \NEOMOTE_1:UART_MOTE:BUART:rx_bitclk_enable\ * 
              \NEOMOTE_1:UART_MOTE:BUART:rx_state_3\ * 
              \NEOMOTE_1:UART_MOTE:BUART:rx_state_2\ * 
              !\NEOMOTE_1:UART_MOTE:BUART:rx_address_detected\
            + \NEOMOTE_1:UART_MOTE:BUART:rx_state_0\ * 
              !\NEOMOTE_1:UART_MOTE:BUART:rx_state_3\ * 
              !\NEOMOTE_1:UART_MOTE:BUART:rx_state_2\ * 
              !\NEOMOTE_1:UART_MOTE:BUART:rx_address_detected\ * !MODIN4_6 * 
              !MODIN4_5
            + \NEOMOTE_1:UART_MOTE:BUART:rx_state_0\ * 
              !\NEOMOTE_1:UART_MOTE:BUART:rx_state_3\ * 
              !\NEOMOTE_1:UART_MOTE:BUART:rx_state_2\ * 
              !\NEOMOTE_1:UART_MOTE:BUART:rx_address_detected\ * !MODIN4_6 * 
              !MODIN4_4
        );
        Output = \NEOMOTE_1:UART_MOTE:BUART:rx_state_3\ (fanout=7)

    MacroCell: Name=\NEOMOTE_1:UART_MOTE:BUART:rx_state_stop1_reg\, Mode=(D-Register)
        Total # of inputs        : 4
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\NEOMOTE_1:UART_MOTE:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        !(
              !\NEOMOTE_1:UART_MOTE:BUART:rx_state_0\ * 
              \NEOMOTE_1:UART_MOTE:BUART:rx_state_3\ * 
              \NEOMOTE_1:UART_MOTE:BUART:rx_state_2\ * 
              !\NEOMOTE_1:UART_MOTE:BUART:rx_address_detected\
        );
        Output = \NEOMOTE_1:UART_MOTE:BUART:rx_state_stop1_reg\ (fanout=1)

    MacroCell: Name=\NEOMOTE_1:UART_MOTE:BUART:rx_status_3\, Mode=(D-Register)
        Total # of inputs        : 6
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\NEOMOTE_1:UART_MOTE:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\NEOMOTE_1:UART_MOTE:BUART:rx_state_0\ * 
              \NEOMOTE_1:UART_MOTE:BUART:rx_bitclk_enable\ * 
              \NEOMOTE_1:UART_MOTE:BUART:rx_state_3\ * 
              \NEOMOTE_1:UART_MOTE:BUART:rx_state_2\ * !MODIN1_1 * 
              !\NEOMOTE_1:UART_MOTE:BUART:rx_address_detected\
        );
        Output = \NEOMOTE_1:UART_MOTE:BUART:rx_status_3\ (fanout=1)

    MacroCell: Name=\NEOMOTE_1:UART_MOTE:BUART:rx_status_4\, Mode=(Combinatorial)
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \NEOMOTE_1:UART_MOTE:BUART:rx_load_fifo\ * 
              \NEOMOTE_1:UART_MOTE:BUART:rx_fifofull\
        );
        Output = \NEOMOTE_1:UART_MOTE:BUART:rx_status_4\ (fanout=1)

    MacroCell: Name=\NEOMOTE_1:UART_MOTE:BUART:rx_status_5\, Mode=(Combinatorial)
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \NEOMOTE_1:UART_MOTE:BUART:rx_fifonotempty\ * 
              \NEOMOTE_1:UART_MOTE:BUART:rx_state_stop1_reg\
        );
        Output = \NEOMOTE_1:UART_MOTE:BUART:rx_status_5\ (fanout=1)

    MacroCell: Name=\NEOMOTE_1:UART_MOTE:BUART:tx_bitclk\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\NEOMOTE_1:UART_MOTE:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\NEOMOTE_1:UART_MOTE:BUART:tx_bitclk_dp\
        );
        Output = \NEOMOTE_1:UART_MOTE:BUART:tx_bitclk\ (fanout=6)

    MacroCell: Name=\NEOMOTE_1:UART_MOTE:BUART:tx_bitclk_enable_pre\, Mode=(Combinatorial)
        Total # of inputs        : 1
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\NEOMOTE_1:UART_MOTE:BUART:tx_bitclk_dp\
        );
        Output = \NEOMOTE_1:UART_MOTE:BUART:tx_bitclk_enable_pre\ (fanout=1)

    MacroCell: Name=\NEOMOTE_1:UART_MOTE:BUART:tx_state_0\, Mode=(T-Register)
        Total # of inputs        : 5
        Total # of product terms : 4
        List of special equations: 
            Clock  = (\NEOMOTE_1:UART_MOTE:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\NEOMOTE_1:UART_MOTE:BUART:tx_state_1\ * 
              !\NEOMOTE_1:UART_MOTE:BUART:tx_state_0\ * 
              !\NEOMOTE_1:UART_MOTE:BUART:tx_fifo_empty\ * 
              !\NEOMOTE_1:UART_MOTE:BUART:tx_state_2\
            + !\NEOMOTE_1:UART_MOTE:BUART:tx_state_1\ * 
              !\NEOMOTE_1:UART_MOTE:BUART:tx_state_0\ * 
              !\NEOMOTE_1:UART_MOTE:BUART:tx_fifo_empty\ * 
              \NEOMOTE_1:UART_MOTE:BUART:tx_bitclk\
            + \NEOMOTE_1:UART_MOTE:BUART:tx_state_1\ * 
              \NEOMOTE_1:UART_MOTE:BUART:tx_state_0\ * 
              \NEOMOTE_1:UART_MOTE:BUART:tx_fifo_empty\ * 
              \NEOMOTE_1:UART_MOTE:BUART:tx_bitclk\
            + \NEOMOTE_1:UART_MOTE:BUART:tx_state_0\ * 
              !\NEOMOTE_1:UART_MOTE:BUART:tx_state_2\ * 
              \NEOMOTE_1:UART_MOTE:BUART:tx_bitclk\
        );
        Output = \NEOMOTE_1:UART_MOTE:BUART:tx_state_0\ (fanout=7)

    MacroCell: Name=\NEOMOTE_1:UART_MOTE:BUART:tx_state_1\, Mode=(T-Register)
        Total # of inputs        : 5
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\NEOMOTE_1:UART_MOTE:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              \NEOMOTE_1:UART_MOTE:BUART:tx_state_1\ * 
              \NEOMOTE_1:UART_MOTE:BUART:tx_state_0\ * 
              \NEOMOTE_1:UART_MOTE:BUART:tx_bitclk\
            + \NEOMOTE_1:UART_MOTE:BUART:tx_state_1\ * 
              !\NEOMOTE_1:UART_MOTE:BUART:tx_state_2\ * 
              \NEOMOTE_1:UART_MOTE:BUART:tx_bitclk\ * 
              !\NEOMOTE_1:UART_MOTE:BUART:tx_counter_dp\
            + \NEOMOTE_1:UART_MOTE:BUART:tx_state_0\ * 
              !\NEOMOTE_1:UART_MOTE:BUART:tx_state_2\ * 
              \NEOMOTE_1:UART_MOTE:BUART:tx_bitclk\
        );
        Output = \NEOMOTE_1:UART_MOTE:BUART:tx_state_1\ (fanout=7)

    MacroCell: Name=\NEOMOTE_1:UART_MOTE:BUART:tx_state_2\, Mode=(T-Register)
        Total # of inputs        : 5
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\NEOMOTE_1:UART_MOTE:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !\NEOMOTE_1:UART_MOTE:BUART:tx_state_1\ * 
              !\NEOMOTE_1:UART_MOTE:BUART:tx_state_0\ * 
              \NEOMOTE_1:UART_MOTE:BUART:tx_state_2\ * 
              \NEOMOTE_1:UART_MOTE:BUART:tx_bitclk\
            + \NEOMOTE_1:UART_MOTE:BUART:tx_state_1\ * 
              \NEOMOTE_1:UART_MOTE:BUART:tx_state_0\ * 
              \NEOMOTE_1:UART_MOTE:BUART:tx_bitclk\
            + \NEOMOTE_1:UART_MOTE:BUART:tx_state_1\ * 
              !\NEOMOTE_1:UART_MOTE:BUART:tx_state_2\ * 
              \NEOMOTE_1:UART_MOTE:BUART:tx_bitclk\ * 
              !\NEOMOTE_1:UART_MOTE:BUART:tx_counter_dp\
        );
        Output = \NEOMOTE_1:UART_MOTE:BUART:tx_state_2\ (fanout=6)

    MacroCell: Name=\NEOMOTE_1:UART_MOTE:BUART:tx_status_0\, Mode=(Combinatorial)
        Total # of inputs        : 5
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\NEOMOTE_1:UART_MOTE:BUART:tx_state_1\ * 
              !\NEOMOTE_1:UART_MOTE:BUART:tx_state_0\ * 
              \NEOMOTE_1:UART_MOTE:BUART:tx_fifo_empty\ * 
              \NEOMOTE_1:UART_MOTE:BUART:tx_state_2\ * 
              \NEOMOTE_1:UART_MOTE:BUART:tx_bitclk\
        );
        Output = \NEOMOTE_1:UART_MOTE:BUART:tx_status_0\ (fanout=1)

    MacroCell: Name=\NEOMOTE_1:UART_MOTE:BUART:tx_status_2\, Mode=(Combinatorial)
        Total # of inputs        : 1
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\NEOMOTE_1:UART_MOTE:BUART:tx_fifo_notfull\
        );
        Output = \NEOMOTE_1:UART_MOTE:BUART:tx_status_2\ (fanout=1)

    MacroCell: Name=\NEOMOTE_1:UART_MOTE:BUART:txn\, Mode=(D-Register)
        Total # of inputs        : 7
        Total # of product terms : 5
        List of special equations: 
            Clock  = (\NEOMOTE_1:UART_MOTE:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 5 pterms
        (
              \NEOMOTE_1:UART_MOTE:BUART:txn\ * 
              \NEOMOTE_1:UART_MOTE:BUART:tx_state_1\ * 
              !\NEOMOTE_1:UART_MOTE:BUART:tx_bitclk\
            + \NEOMOTE_1:UART_MOTE:BUART:txn\ * 
              \NEOMOTE_1:UART_MOTE:BUART:tx_state_2\
            + !\NEOMOTE_1:UART_MOTE:BUART:tx_state_1\ * 
              \NEOMOTE_1:UART_MOTE:BUART:tx_state_0\ * 
              !\NEOMOTE_1:UART_MOTE:BUART:tx_shift_out\ * 
              !\NEOMOTE_1:UART_MOTE:BUART:tx_state_2\
            + !\NEOMOTE_1:UART_MOTE:BUART:tx_state_1\ * 
              \NEOMOTE_1:UART_MOTE:BUART:tx_state_0\ * 
              !\NEOMOTE_1:UART_MOTE:BUART:tx_state_2\ * 
              !\NEOMOTE_1:UART_MOTE:BUART:tx_bitclk\
            + \NEOMOTE_1:UART_MOTE:BUART:tx_state_1\ * 
              !\NEOMOTE_1:UART_MOTE:BUART:tx_state_0\ * 
              !\NEOMOTE_1:UART_MOTE:BUART:tx_shift_out\ * 
              !\NEOMOTE_1:UART_MOTE:BUART:tx_state_2\ * 
              \NEOMOTE_1:UART_MOTE:BUART:tx_bitclk\ * 
              \NEOMOTE_1:UART_MOTE:BUART:tx_counter_dp\
        );
        Output = \NEOMOTE_1:UART_MOTE:BUART:txn\ (fanout=2)

    MacroCell: Name=\PulseConvert_1:in_sample\, Mode=(D-Register)
        Total # of inputs        : 3
        Total # of product terms : 2
        List of special equations: 
            Clock  = (ClockBlock_1k)
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              Net_860
            + \PulseConvert_1:in_sample\ * !\PulseConvert_1:out_sample\
        );
        Output = \PulseConvert_1:in_sample\ (fanout=3)

    MacroCell: Name=\PulseConvert_1:out_sample\, Mode=(D-Register)
        Total # of inputs        : 4
        Total # of product terms : 2
        List of special equations: 
            Clock  = (Net_681) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              Net_860
            + !Net_721 * \PulseConvert_1:in_sample\ * 
              !\PulseConvert_1:out_sample\
        );
        Output = \PulseConvert_1:out_sample\ (fanout=3)

    MacroCell: Name=\PulseConvert_2:in_sample\, Mode=(D-Register)
        Total # of inputs        : 3
        Total # of product terms : 2
        List of special equations: 
            Clock  = (ClockBlock_1k)
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              Net_1137
            + \PulseConvert_2:in_sample\ * !\PulseConvert_2:out_sample\
        );
        Output = \PulseConvert_2:in_sample\ (fanout=3)

    MacroCell: Name=\PulseConvert_2:out_sample\, Mode=(D-Register)
        Total # of inputs        : 4
        Total # of product terms : 2
        List of special equations: 
            Clock  = (Net_1152) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              Net_1137
            + !Net_853 * \PulseConvert_2:in_sample\ * 
              !\PulseConvert_2:out_sample\
        );
        Output = \PulseConvert_2:out_sample\ (fanout=3)

    MacroCell: Name=\emFile_1:Net_10\, Mode=(Combinatorial)
        Total # of inputs        : 5
        Total # of product terms : 3
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !\emFile_1:SPI0:BSPIM:state_2\ * !\emFile_1:Net_1\ * 
              \emFile_1:SPI0:BSPIM:mosi_hs_reg\
            + \emFile_1:SPI0:BSPIM:state_1\ * !\emFile_1:Net_1\ * 
              \emFile_1:SPI0:BSPIM:mosi_hs_reg\
            + !\emFile_1:SPI0:BSPIM:state_0\ * !\emFile_1:Net_1\ * 
              \emFile_1:SPI0:BSPIM:mosi_hs_reg\
        );
        Output = \emFile_1:Net_10\ (fanout=1)

    MacroCell: Name=\emFile_1:Net_1\, Mode=(D-Register)
        Total # of inputs        : 4
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\emFile_1:Net_19\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        !(
              !\emFile_1:SPI0:BSPIM:state_2\ * !\emFile_1:SPI0:BSPIM:state_1\ * 
              \emFile_1:SPI0:BSPIM:state_0\
            + \emFile_1:SPI0:BSPIM:state_2\ * !\emFile_1:SPI0:BSPIM:state_0\ * 
              !\emFile_1:Net_1\
            + \emFile_1:SPI0:BSPIM:state_1\ * !\emFile_1:Net_1\
        );
        Output = \emFile_1:Net_1\ (fanout=2)

    MacroCell: Name=\emFile_1:Net_22\, Mode=(D-Register)
        Total # of inputs        : 4
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\emFile_1:Net_19\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              \emFile_1:SPI0:BSPIM:state_2\ * \emFile_1:SPI0:BSPIM:state_1\ * 
              \emFile_1:Net_22\
            + \emFile_1:SPI0:BSPIM:state_2\ * !\emFile_1:SPI0:BSPIM:state_0\
            + \emFile_1:SPI0:BSPIM:state_1\ * !\emFile_1:SPI0:BSPIM:state_0\
        );
        Output = \emFile_1:Net_22\ (fanout=2)

    MacroCell: Name=\emFile_1:SPI0:BSPIM:cnt_enable\, Mode=(T-Register)
        Total # of inputs        : 4
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\emFile_1:Net_19\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !\emFile_1:SPI0:BSPIM:state_2\ * !\emFile_1:SPI0:BSPIM:state_1\ * 
              !\emFile_1:SPI0:BSPIM:state_0\ * 
              \emFile_1:SPI0:BSPIM:cnt_enable\
            + \emFile_1:SPI0:BSPIM:state_2\ * !\emFile_1:SPI0:BSPIM:state_1\ * 
              \emFile_1:SPI0:BSPIM:state_0\ * 
              \emFile_1:SPI0:BSPIM:cnt_enable\
            + \emFile_1:SPI0:BSPIM:state_2\ * \emFile_1:SPI0:BSPIM:state_1\ * 
              !\emFile_1:SPI0:BSPIM:state_0\ * 
              !\emFile_1:SPI0:BSPIM:cnt_enable\
        );
        Output = \emFile_1:SPI0:BSPIM:cnt_enable\ (fanout=2)

    MacroCell: Name=\emFile_1:SPI0:BSPIM:ld_ident\, Mode=(T-Register)
        Total # of inputs        : 9
        Total # of product terms : 2
        List of special equations: 
            Clock  = (\emFile_1:Net_19\) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !\emFile_1:SPI0:BSPIM:state_2\ * \emFile_1:SPI0:BSPIM:state_1\ * 
              !\emFile_1:SPI0:BSPIM:state_0\ * !\emFile_1:SPI0:BSPIM:count_4\ * 
              !\emFile_1:SPI0:BSPIM:count_3\ * !\emFile_1:SPI0:BSPIM:count_2\ * 
              !\emFile_1:SPI0:BSPIM:count_1\ * \emFile_1:SPI0:BSPIM:count_0\ * 
              \emFile_1:SPI0:BSPIM:ld_ident\
            + \emFile_1:SPI0:BSPIM:state_2\ * !\emFile_1:SPI0:BSPIM:state_1\ * 
              !\emFile_1:SPI0:BSPIM:state_0\ * 
              !\emFile_1:SPI0:BSPIM:ld_ident\
        );
        Output = \emFile_1:SPI0:BSPIM:ld_ident\ (fanout=6)

    MacroCell: Name=\emFile_1:SPI0:BSPIM:load_cond\, Mode=(T-Register)
        Total # of inputs        : 9
        Total # of product terms : 4
        List of special equations: 
            Clock  = (\emFile_1:Net_19\) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\emFile_1:SPI0:BSPIM:state_2\ * !\emFile_1:SPI0:BSPIM:count_4\ * 
              !\emFile_1:SPI0:BSPIM:count_3\ * !\emFile_1:SPI0:BSPIM:count_2\ * 
              !\emFile_1:SPI0:BSPIM:count_1\ * !\emFile_1:SPI0:BSPIM:count_0\ * 
              \emFile_1:SPI0:BSPIM:load_cond\
            + \emFile_1:SPI0:BSPIM:state_2\ * !\emFile_1:SPI0:BSPIM:state_1\ * 
              !\emFile_1:SPI0:BSPIM:state_0\ * 
              !\emFile_1:SPI0:BSPIM:load_cond\
            + \emFile_1:SPI0:BSPIM:state_1\ * !\emFile_1:SPI0:BSPIM:count_4\ * 
              !\emFile_1:SPI0:BSPIM:count_3\ * !\emFile_1:SPI0:BSPIM:count_2\ * 
              !\emFile_1:SPI0:BSPIM:count_1\ * !\emFile_1:SPI0:BSPIM:count_0\ * 
              \emFile_1:SPI0:BSPIM:load_cond\
            + \emFile_1:SPI0:BSPIM:state_0\ * !\emFile_1:SPI0:BSPIM:count_4\ * 
              !\emFile_1:SPI0:BSPIM:count_3\ * !\emFile_1:SPI0:BSPIM:count_2\ * 
              !\emFile_1:SPI0:BSPIM:count_1\ * !\emFile_1:SPI0:BSPIM:count_0\ * 
              \emFile_1:SPI0:BSPIM:load_cond\
        );
        Output = \emFile_1:SPI0:BSPIM:load_cond\ (fanout=1)

    MacroCell: Name=\emFile_1:SPI0:BSPIM:load_rx_data\, Mode=(Combinatorial)
        Total # of inputs        : 5
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\emFile_1:SPI0:BSPIM:count_4\ * !\emFile_1:SPI0:BSPIM:count_3\ * 
              !\emFile_1:SPI0:BSPIM:count_2\ * !\emFile_1:SPI0:BSPIM:count_1\ * 
              \emFile_1:SPI0:BSPIM:count_0\
        );
        Output = \emFile_1:SPI0:BSPIM:load_rx_data\ (fanout=2)

    MacroCell: Name=\emFile_1:SPI0:BSPIM:mosi_from_dp_reg\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\emFile_1:Net_19\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \emFile_1:SPI0:BSPIM:mosi_from_dp\
        );
        Output = \emFile_1:SPI0:BSPIM:mosi_from_dp_reg\ (fanout=1)

    MacroCell: Name=\emFile_1:SPI0:BSPIM:mosi_hs_reg\, Mode=(D-Register)
        Total # of inputs        : 6
        Total # of product terms : 4
        List of special equations: 
            Clock  = (\emFile_1:Net_19\) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\emFile_1:SPI0:BSPIM:state_2\ * \emFile_1:SPI0:BSPIM:state_1\ * 
              \emFile_1:SPI0:BSPIM:state_0\ * 
              \emFile_1:SPI0:BSPIM:mosi_from_dp_reg\
            + \emFile_1:SPI0:BSPIM:state_2\ * \emFile_1:SPI0:BSPIM:state_1\ * 
              \emFile_1:SPI0:BSPIM:state_0\ * 
              \emFile_1:SPI0:BSPIM:mosi_from_dp\
            + !\emFile_1:SPI0:BSPIM:state_1\ * 
              \emFile_1:SPI0:BSPIM:mosi_hs_reg\
            + !\emFile_1:SPI0:BSPIM:state_0\ * 
              \emFile_1:SPI0:BSPIM:mosi_hs_reg\
        );
        Output = \emFile_1:SPI0:BSPIM:mosi_hs_reg\ (fanout=2)

    MacroCell: Name=\emFile_1:SPI0:BSPIM:mosi_pre_reg\, Mode=(D-Register)
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\emFile_1:Net_19\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        !(
              !\emFile_1:SPI0:BSPIM:mosi_pre_reg_split\ * 
              !\emFile_1:SPI0:BSPIM:mosi_pre_reg_split_1\
        );
        Output = \emFile_1:SPI0:BSPIM:mosi_pre_reg\ (fanout=2)

    MacroCell: Name=\emFile_1:SPI0:BSPIM:mosi_pre_reg_split\, Mode=(Combinatorial)
        Total # of inputs        : 11
        Total # of product terms : 8
            Clock Enable: True
        Main Equation            : 8 pterms
        (
              !\emFile_1:SPI0:BSPIM:state_2\ * \emFile_1:SPI0:BSPIM:state_1\ * 
              !\emFile_1:SPI0:BSPIM:state_0\ * 
              \emFile_1:SPI0:BSPIM:mosi_from_dp\ * 
              \emFile_1:SPI0:BSPIM:count_4\
            + !\emFile_1:SPI0:BSPIM:state_2\ * \emFile_1:SPI0:BSPIM:state_1\ * 
              !\emFile_1:SPI0:BSPIM:state_0\ * 
              \emFile_1:SPI0:BSPIM:mosi_from_dp\ * 
              \emFile_1:SPI0:BSPIM:count_3\
            + !\emFile_1:SPI0:BSPIM:state_2\ * \emFile_1:SPI0:BSPIM:state_1\ * 
              !\emFile_1:SPI0:BSPIM:state_0\ * 
              \emFile_1:SPI0:BSPIM:mosi_from_dp\ * 
              \emFile_1:SPI0:BSPIM:count_2\
            + !\emFile_1:SPI0:BSPIM:state_2\ * \emFile_1:SPI0:BSPIM:state_1\ * 
              !\emFile_1:SPI0:BSPIM:state_0\ * 
              \emFile_1:SPI0:BSPIM:mosi_from_dp\ * 
              \emFile_1:SPI0:BSPIM:count_1\
            + !\emFile_1:SPI0:BSPIM:state_2\ * \emFile_1:SPI0:BSPIM:state_1\ * 
              !\emFile_1:SPI0:BSPIM:state_0\ * 
              \emFile_1:SPI0:BSPIM:mosi_from_dp\ * 
              !\emFile_1:SPI0:BSPIM:count_0\
            + \emFile_1:SPI0:BSPIM:state_2\ * \emFile_1:SPI0:BSPIM:state_1\ * 
              !\emFile_1:SPI0:BSPIM:state_0\ * 
              \emFile_1:SPI0:BSPIM:mosi_pre_reg\
            + \emFile_1:SPI0:BSPIM:state_1\ * !\emFile_1:SPI0:BSPIM:state_0\ * 
              !\emFile_1:SPI0:BSPIM:count_4\ * !\emFile_1:SPI0:BSPIM:count_3\ * 
              !\emFile_1:SPI0:BSPIM:count_2\ * !\emFile_1:SPI0:BSPIM:count_1\ * 
              \emFile_1:SPI0:BSPIM:count_0\ * 
              \emFile_1:SPI0:BSPIM:mosi_pre_reg\
            + \emFile_1:SPI0:BSPIM:state_1\ * \emFile_1:SPI0:BSPIM:state_0\ * 
              \emFile_1:SPI0:BSPIM:mosi_from_dp\ * 
              !\emFile_1:SPI0:BSPIM:count_4\ * !\emFile_1:SPI0:BSPIM:count_3\ * 
              !\emFile_1:SPI0:BSPIM:count_2\ * !\emFile_1:SPI0:BSPIM:count_1\ * 
              !\emFile_1:SPI0:BSPIM:count_0\ * 
              !\emFile_1:SPI0:BSPIM:ld_ident\
        );
        Output = \emFile_1:SPI0:BSPIM:mosi_pre_reg_split\ (fanout=1)

    MacroCell: Name=\emFile_1:SPI0:BSPIM:mosi_pre_reg_split_1\, Mode=(Combinatorial)
        Total # of inputs        : 10
        Total # of product terms : 6
            Clock Enable: True
        Main Equation            : 6 pterms
        !(
              !\emFile_1:SPI0:BSPIM:state_2\ * \emFile_1:SPI0:BSPIM:state_1\ * 
              !\emFile_1:SPI0:BSPIM:count_4\ * !\emFile_1:SPI0:BSPIM:count_3\ * 
              !\emFile_1:SPI0:BSPIM:count_2\ * !\emFile_1:SPI0:BSPIM:count_0\ * 
              !\emFile_1:SPI0:BSPIM:ld_ident\
            + !\emFile_1:SPI0:BSPIM:state_2\ * !\emFile_1:SPI0:BSPIM:state_0\
            + !\emFile_1:SPI0:BSPIM:state_2\ * 
              !\emFile_1:SPI0:BSPIM:mosi_pre_reg\
            + \emFile_1:SPI0:BSPIM:state_2\ * !\emFile_1:SPI0:BSPIM:state_1\ * 
              \emFile_1:SPI0:BSPIM:state_0\
            + \emFile_1:SPI0:BSPIM:state_2\ * 
              !\emFile_1:SPI0:BSPIM:mosi_from_dp\
            + \emFile_1:SPI0:BSPIM:state_1\ * !\emFile_1:SPI0:BSPIM:state_0\
        );
        Output = \emFile_1:SPI0:BSPIM:mosi_pre_reg_split_1\ (fanout=1)

    MacroCell: Name=\emFile_1:SPI0:BSPIM:rx_status_6\, Mode=(Combinatorial)
        Total # of inputs        : 6
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\emFile_1:SPI0:BSPIM:count_4\ * !\emFile_1:SPI0:BSPIM:count_3\ * 
              !\emFile_1:SPI0:BSPIM:count_2\ * !\emFile_1:SPI0:BSPIM:count_1\ * 
              \emFile_1:SPI0:BSPIM:count_0\ * 
              \emFile_1:SPI0:BSPIM:rx_status_4\
        );
        Output = \emFile_1:SPI0:BSPIM:rx_status_6\ (fanout=1)

    MacroCell: Name=\emFile_1:SPI0:BSPIM:state_0\, Mode=(T-Register)
        Total # of inputs        : 10
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\emFile_1:Net_19\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        !(
              !\emFile_1:SPI0:BSPIM:state_2\ * !\emFile_1:SPI0:BSPIM:state_1\ * 
              \emFile_1:SPI0:BSPIM:state_0\
            + !\emFile_1:SPI0:BSPIM:state_2\ * !\emFile_1:SPI0:BSPIM:state_1\ * 
              \emFile_1:SPI0:BSPIM:tx_status_1\
            + !\emFile_1:SPI0:BSPIM:state_2\ * \emFile_1:SPI0:BSPIM:state_0\ * 
              !\emFile_1:SPI0:BSPIM:count_4\ * !\emFile_1:SPI0:BSPIM:count_3\ * 
              !\emFile_1:SPI0:BSPIM:count_2\ * \emFile_1:SPI0:BSPIM:count_1\ * 
              !\emFile_1:SPI0:BSPIM:count_0\ * 
              !\emFile_1:SPI0:BSPIM:ld_ident\
        );
        Output = \emFile_1:SPI0:BSPIM:state_0\ (fanout=15)

    MacroCell: Name=\emFile_1:SPI0:BSPIM:state_1\, Mode=(D-Register)
        Total # of inputs        : 10
        Total # of product terms : 4
        List of special equations: 
            Clock  = (\emFile_1:Net_19\) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        !(
              !\emFile_1:SPI0:BSPIM:state_2\ * !\emFile_1:SPI0:BSPIM:state_1\ * 
              !\emFile_1:SPI0:BSPIM:state_0\
            + !\emFile_1:SPI0:BSPIM:state_2\ * \emFile_1:SPI0:BSPIM:state_1\ * 
              \emFile_1:SPI0:BSPIM:state_0\ * !\emFile_1:SPI0:BSPIM:count_4\ * 
              !\emFile_1:SPI0:BSPIM:count_3\ * !\emFile_1:SPI0:BSPIM:count_2\ * 
              \emFile_1:SPI0:BSPIM:count_1\ * !\emFile_1:SPI0:BSPIM:count_0\ * 
              !\emFile_1:SPI0:BSPIM:ld_ident\
            + !\emFile_1:SPI0:BSPIM:state_2\ * \emFile_1:SPI0:BSPIM:state_1\ * 
              \emFile_1:SPI0:BSPIM:state_0\ * !\emFile_1:SPI0:BSPIM:count_4\ * 
              !\emFile_1:SPI0:BSPIM:count_3\ * \emFile_1:SPI0:BSPIM:count_2\ * 
              \emFile_1:SPI0:BSPIM:count_1\ * !\emFile_1:SPI0:BSPIM:count_0\ * 
              !\emFile_1:SPI0:BSPIM:tx_status_1\
            + \emFile_1:SPI0:BSPIM:state_2\ * !\emFile_1:SPI0:BSPIM:state_1\ * 
              \emFile_1:SPI0:BSPIM:state_0\
        );
        Output = \emFile_1:SPI0:BSPIM:state_1\ (fanout=15)

    MacroCell: Name=\emFile_1:SPI0:BSPIM:state_2\, Mode=(D-Register)
        Total # of inputs        : 10
        Total # of product terms : 4
        List of special equations: 
            Clock  = (\emFile_1:Net_19\) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\emFile_1:SPI0:BSPIM:state_2\ * !\emFile_1:SPI0:BSPIM:state_1\ * 
              \emFile_1:SPI0:BSPIM:state_0\
            + \emFile_1:SPI0:BSPIM:state_2\ * \emFile_1:SPI0:BSPIM:state_1\ * 
              \emFile_1:SPI0:BSPIM:state_0\
            + \emFile_1:SPI0:BSPIM:state_1\ * \emFile_1:SPI0:BSPIM:state_0\ * 
              !\emFile_1:SPI0:BSPIM:count_4\ * !\emFile_1:SPI0:BSPIM:count_3\ * 
              !\emFile_1:SPI0:BSPIM:count_2\ * \emFile_1:SPI0:BSPIM:count_1\ * 
              !\emFile_1:SPI0:BSPIM:count_0\ * 
              !\emFile_1:SPI0:BSPIM:ld_ident\
            + \emFile_1:SPI0:BSPIM:state_1\ * \emFile_1:SPI0:BSPIM:state_0\ * 
              !\emFile_1:SPI0:BSPIM:count_4\ * !\emFile_1:SPI0:BSPIM:count_3\ * 
              \emFile_1:SPI0:BSPIM:count_2\ * \emFile_1:SPI0:BSPIM:count_1\ * 
              !\emFile_1:SPI0:BSPIM:count_0\ * 
              !\emFile_1:SPI0:BSPIM:tx_status_1\
        );
        Output = \emFile_1:SPI0:BSPIM:state_2\ (fanout=15)

    MacroCell: Name=\emFile_1:SPI0:BSPIM:tx_status_0\, Mode=(Combinatorial)
        Total # of inputs        : 3
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \emFile_1:SPI0:BSPIM:state_2\ * !\emFile_1:SPI0:BSPIM:state_1\ * 
              \emFile_1:SPI0:BSPIM:state_0\
        );
        Output = \emFile_1:SPI0:BSPIM:tx_status_0\ (fanout=1)

    MacroCell: Name=\emFile_1:SPI0:BSPIM:tx_status_4\, Mode=(Combinatorial)
        Total # of inputs        : 3
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\emFile_1:SPI0:BSPIM:state_2\ * !\emFile_1:SPI0:BSPIM:state_1\ * 
              !\emFile_1:SPI0:BSPIM:state_0\
        );
        Output = \emFile_1:SPI0:BSPIM:tx_status_4\ (fanout=1)

    MacroCell: Name=\uart:BUART:counter_load_not\, Mode=(Combinatorial)
        Total # of inputs        : 4
        Total # of product terms : 2
            Clock Enable: True
        Main Equation            : 2 pterms
        !(
              !\uart:BUART:tx_state_1\ * !\uart:BUART:tx_state_0\ * 
              !\uart:BUART:tx_state_2\
            + !\uart:BUART:tx_state_1\ * !\uart:BUART:tx_state_0\ * 
              \uart:BUART:tx_bitclk\
        );
        Output = \uart:BUART:counter_load_not\ (fanout=1)

    MacroCell: Name=\uart:BUART:rx_address_detected\, Mode=(T-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (\uart:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \uart:BUART:rx_address_detected\ (fanout=8)

    MacroCell: Name=\uart:BUART:rx_bitclk_enable\, Mode=(D-Register)
        Total # of inputs        : 3
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\uart:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\uart:BUART:rx_count_2\ * !\uart:BUART:rx_count_1\ * 
              !\uart:BUART:rx_count_0\
        );
        Output = \uart:BUART:rx_bitclk_enable\ (fanout=6)

    MacroCell: Name=\uart:BUART:rx_counter_load\, Mode=(Combinatorial)
        Total # of inputs        : 4
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\uart:BUART:rx_state_0\ * !\uart:BUART:rx_state_3\ * 
              !\uart:BUART:rx_state_2\ * !\uart:BUART:rx_address_detected\
        );
        Output = \uart:BUART:rx_counter_load\ (fanout=1)

    MacroCell: Name=\uart:BUART:rx_last\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\uart:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_404
        );
        Output = \uart:BUART:rx_last\ (fanout=1)

    MacroCell: Name=\uart:BUART:rx_load_fifo\, Mode=(D-Register)
        Total # of inputs        : 8
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\uart:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !\uart:BUART:rx_state_0\ * \uart:BUART:rx_bitclk_enable\ * 
              \uart:BUART:rx_state_3\ * !\uart:BUART:rx_state_2\ * 
              !\uart:BUART:rx_address_detected\
            + \uart:BUART:rx_state_0\ * !\uart:BUART:rx_state_3\ * 
              !\uart:BUART:rx_state_2\ * !\uart:BUART:rx_address_detected\ * 
              !MODIN8_6 * !MODIN8_5
            + \uart:BUART:rx_state_0\ * !\uart:BUART:rx_state_3\ * 
              !\uart:BUART:rx_state_2\ * !\uart:BUART:rx_address_detected\ * 
              !MODIN8_6 * !MODIN8_4
        );
        Output = \uart:BUART:rx_load_fifo\ (fanout=2)

    MacroCell: Name=\uart:BUART:rx_postpoll\, Mode=(Combinatorial)
        Total # of inputs        : 3
        Total # of product terms : 2
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              Net_404 * MODIN5_0
            + MODIN5_1
        );
        Output = \uart:BUART:rx_postpoll\ (fanout=1)

    MacroCell: Name=\uart:BUART:rx_state_0\, Mode=(T-Register)
        Total # of inputs        : 11
        Total # of product terms : 4
        List of special equations: 
            Clock  = (\uart:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !Net_404 * !\uart:BUART:rx_state_0\ * 
              \uart:BUART:rx_bitclk_enable\ * !\uart:BUART:rx_state_3\ * 
              \uart:BUART:rx_state_2\ * !MODIN5_1 * 
              !\uart:BUART:rx_address_detected\
            + !\uart:BUART:rx_state_0\ * \uart:BUART:rx_bitclk_enable\ * 
              !\uart:BUART:rx_state_3\ * \uart:BUART:rx_state_2\ * !MODIN5_1 * 
              !MODIN5_0 * !\uart:BUART:rx_address_detected\
            + \uart:BUART:rx_state_0\ * !\uart:BUART:rx_state_3\ * 
              !\uart:BUART:rx_state_2\ * !\uart:BUART:rx_address_detected\ * 
              !MODIN8_6 * !MODIN8_5
            + \uart:BUART:rx_state_0\ * !\uart:BUART:rx_state_3\ * 
              !\uart:BUART:rx_state_2\ * !\uart:BUART:rx_address_detected\ * 
              !MODIN8_6 * !MODIN8_4
        );
        Output = \uart:BUART:rx_state_0\ (fanout=8)

    MacroCell: Name=\uart:BUART:rx_state_2\, Mode=(T-Register)
        Total # of inputs        : 10
        Total # of product terms : 5
        List of special equations: 
            Clock  = (\uart:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 5 pterms
        (
              !Net_404 * !\uart:BUART:rx_state_0\ * !\uart:BUART:rx_state_3\ * 
              !\uart:BUART:rx_state_2\ * !\uart:BUART:rx_address_detected\ * 
              \uart:BUART:rx_last\
            + !\uart:BUART:rx_state_0\ * \uart:BUART:rx_bitclk_enable\ * 
              \uart:BUART:rx_state_3\ * !\uart:BUART:rx_address_detected\
            + !\uart:BUART:rx_state_0\ * \uart:BUART:rx_bitclk_enable\ * 
              \uart:BUART:rx_state_2\ * !\uart:BUART:rx_address_detected\
            + \uart:BUART:rx_state_0\ * !\uart:BUART:rx_state_3\ * 
              !\uart:BUART:rx_state_2\ * !\uart:BUART:rx_address_detected\ * 
              !MODIN8_6 * !MODIN8_5
            + \uart:BUART:rx_state_0\ * !\uart:BUART:rx_state_3\ * 
              !\uart:BUART:rx_state_2\ * !\uart:BUART:rx_address_detected\ * 
              !MODIN8_6 * !MODIN8_4
        );
        Output = \uart:BUART:rx_state_2\ (fanout=7)

    MacroCell: Name=\uart:BUART:rx_state_3\, Mode=(T-Register)
        Total # of inputs        : 8
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\uart:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !\uart:BUART:rx_state_0\ * \uart:BUART:rx_bitclk_enable\ * 
              \uart:BUART:rx_state_3\ * \uart:BUART:rx_state_2\ * 
              !\uart:BUART:rx_address_detected\
            + \uart:BUART:rx_state_0\ * !\uart:BUART:rx_state_3\ * 
              !\uart:BUART:rx_state_2\ * !\uart:BUART:rx_address_detected\ * 
              !MODIN8_6 * !MODIN8_5
            + \uart:BUART:rx_state_0\ * !\uart:BUART:rx_state_3\ * 
              !\uart:BUART:rx_state_2\ * !\uart:BUART:rx_address_detected\ * 
              !MODIN8_6 * !MODIN8_4
        );
        Output = \uart:BUART:rx_state_3\ (fanout=7)

    MacroCell: Name=\uart:BUART:rx_state_stop1_reg\, Mode=(D-Register)
        Total # of inputs        : 4
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\uart:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        !(
              !\uart:BUART:rx_state_0\ * \uart:BUART:rx_state_3\ * 
              \uart:BUART:rx_state_2\ * !\uart:BUART:rx_address_detected\
        );
        Output = \uart:BUART:rx_state_stop1_reg\ (fanout=1)

    MacroCell: Name=\uart:BUART:rx_status_3\, Mode=(D-Register)
        Total # of inputs        : 8
        Total # of product terms : 2
        List of special equations: 
            Clock  = (\uart:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !Net_404 * !\uart:BUART:rx_state_0\ * 
              \uart:BUART:rx_bitclk_enable\ * \uart:BUART:rx_state_3\ * 
              \uart:BUART:rx_state_2\ * !MODIN5_1 * 
              !\uart:BUART:rx_address_detected\
            + !\uart:BUART:rx_state_0\ * \uart:BUART:rx_bitclk_enable\ * 
              \uart:BUART:rx_state_3\ * \uart:BUART:rx_state_2\ * !MODIN5_1 * 
              !MODIN5_0 * !\uart:BUART:rx_address_detected\
        );
        Output = \uart:BUART:rx_status_3\ (fanout=1)

    MacroCell: Name=\uart:BUART:rx_status_4\, Mode=(Combinatorial)
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \uart:BUART:rx_load_fifo\ * \uart:BUART:rx_fifofull\
        );
        Output = \uart:BUART:rx_status_4\ (fanout=1)

    MacroCell: Name=\uart:BUART:rx_status_5\, Mode=(Combinatorial)
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \uart:BUART:rx_fifonotempty\ * \uart:BUART:rx_state_stop1_reg\
        );
        Output = \uart:BUART:rx_status_5\ (fanout=1)

    MacroCell: Name=\uart:BUART:tx_bitclk\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\uart:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\uart:BUART:tx_bitclk_dp\
        );
        Output = \uart:BUART:tx_bitclk\ (fanout=6)

    MacroCell: Name=\uart:BUART:tx_bitclk_enable_pre\, Mode=(Combinatorial)
        Total # of inputs        : 1
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\uart:BUART:tx_bitclk_dp\
        );
        Output = \uart:BUART:tx_bitclk_enable_pre\ (fanout=1)

    MacroCell: Name=\uart:BUART:tx_state_0\, Mode=(T-Register)
        Total # of inputs        : 5
        Total # of product terms : 4
        List of special equations: 
            Clock  = (\uart:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\uart:BUART:tx_state_1\ * !\uart:BUART:tx_state_0\ * 
              !\uart:BUART:tx_fifo_empty\ * !\uart:BUART:tx_state_2\
            + !\uart:BUART:tx_state_1\ * !\uart:BUART:tx_state_0\ * 
              !\uart:BUART:tx_fifo_empty\ * \uart:BUART:tx_bitclk\
            + \uart:BUART:tx_state_1\ * \uart:BUART:tx_state_0\ * 
              \uart:BUART:tx_fifo_empty\ * \uart:BUART:tx_bitclk\
            + \uart:BUART:tx_state_0\ * !\uart:BUART:tx_state_2\ * 
              \uart:BUART:tx_bitclk\
        );
        Output = \uart:BUART:tx_state_0\ (fanout=7)

    MacroCell: Name=\uart:BUART:tx_state_1\, Mode=(T-Register)
        Total # of inputs        : 5
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\uart:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              \uart:BUART:tx_state_1\ * \uart:BUART:tx_state_0\ * 
              \uart:BUART:tx_bitclk\
            + \uart:BUART:tx_state_1\ * !\uart:BUART:tx_state_2\ * 
              \uart:BUART:tx_bitclk\ * !\uart:BUART:tx_counter_dp\
            + \uart:BUART:tx_state_0\ * !\uart:BUART:tx_state_2\ * 
              \uart:BUART:tx_bitclk\
        );
        Output = \uart:BUART:tx_state_1\ (fanout=7)

    MacroCell: Name=\uart:BUART:tx_state_2\, Mode=(T-Register)
        Total # of inputs        : 5
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\uart:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !\uart:BUART:tx_state_1\ * !\uart:BUART:tx_state_0\ * 
              \uart:BUART:tx_state_2\ * \uart:BUART:tx_bitclk\
            + \uart:BUART:tx_state_1\ * \uart:BUART:tx_state_0\ * 
              \uart:BUART:tx_bitclk\
            + \uart:BUART:tx_state_1\ * !\uart:BUART:tx_state_2\ * 
              \uart:BUART:tx_bitclk\ * !\uart:BUART:tx_counter_dp\
        );
        Output = \uart:BUART:tx_state_2\ (fanout=6)

    MacroCell: Name=\uart:BUART:tx_status_0\, Mode=(Combinatorial)
        Total # of inputs        : 5
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\uart:BUART:tx_state_1\ * !\uart:BUART:tx_state_0\ * 
              \uart:BUART:tx_fifo_empty\ * \uart:BUART:tx_state_2\ * 
              \uart:BUART:tx_bitclk\
        );
        Output = \uart:BUART:tx_status_0\ (fanout=1)

    MacroCell: Name=\uart:BUART:tx_status_2\, Mode=(Combinatorial)
        Total # of inputs        : 1
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\uart:BUART:tx_fifo_notfull\
        );
        Output = \uart:BUART:tx_status_2\ (fanout=1)

    MacroCell: Name=\uart:BUART:txn\, Mode=(D-Register)
        Total # of inputs        : 7
        Total # of product terms : 5
        List of special equations: 
            Clock  = (\uart:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 5 pterms
        (
              \uart:BUART:txn\ * \uart:BUART:tx_state_1\ * 
              !\uart:BUART:tx_bitclk\
            + \uart:BUART:txn\ * \uart:BUART:tx_state_2\
            + !\uart:BUART:tx_state_1\ * \uart:BUART:tx_state_0\ * 
              !\uart:BUART:tx_shift_out\ * !\uart:BUART:tx_state_2\
            + !\uart:BUART:tx_state_1\ * \uart:BUART:tx_state_0\ * 
              !\uart:BUART:tx_state_2\ * !\uart:BUART:tx_bitclk\
            + \uart:BUART:tx_state_1\ * !\uart:BUART:tx_state_0\ * 
              !\uart:BUART:tx_shift_out\ * !\uart:BUART:tx_state_2\ * 
              \uart:BUART:tx_bitclk\ * \uart:BUART:tx_counter_dp\
        );
        Output = \uart:BUART:txn\ (fanout=2)

    MacroCell: Name=\uart_solinst:BUART:counter_load_not\, Mode=(Combinatorial)
        Total # of inputs        : 4
        Total # of product terms : 2
            Clock Enable: True
        Main Equation            : 2 pterms
        !(
              !\uart_solinst:BUART:tx_state_1\ * 
              !\uart_solinst:BUART:tx_state_0\ * 
              !\uart_solinst:BUART:tx_state_2\
            + !\uart_solinst:BUART:tx_state_1\ * 
              !\uart_solinst:BUART:tx_state_0\ * 
              \uart_solinst:BUART:tx_bitclk\
        );
        Output = \uart_solinst:BUART:counter_load_not\ (fanout=1)

    MacroCell: Name=\uart_solinst:BUART:pollcount_0\, Mode=(D-Register)
        Total # of inputs        : 4
        Total # of product terms : 2
        List of special equations: 
            Clock  = (\uart_solinst:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !\uart_solinst:BUART:rx_count_2\ * 
              !\uart_solinst:BUART:rx_count_1\ * !Net_639 * 
              \uart_solinst:BUART:pollcount_0\
            + !\uart_solinst:BUART:rx_count_2\ * 
              !\uart_solinst:BUART:rx_count_1\ * Net_639 * 
              !\uart_solinst:BUART:pollcount_0\
        );
        Output = \uart_solinst:BUART:pollcount_0\ (fanout=3)

    MacroCell: Name=\uart_solinst:BUART:pollcount_1\, Mode=(D-Register)
        Total # of inputs        : 5
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\uart_solinst:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !\uart_solinst:BUART:rx_count_2\ * 
              !\uart_solinst:BUART:rx_count_1\ * 
              !\uart_solinst:BUART:pollcount_1\ * Net_639 * 
              \uart_solinst:BUART:pollcount_0\
            + !\uart_solinst:BUART:rx_count_2\ * 
              !\uart_solinst:BUART:rx_count_1\ * 
              \uart_solinst:BUART:pollcount_1\ * !Net_639
            + !\uart_solinst:BUART:rx_count_2\ * 
              !\uart_solinst:BUART:rx_count_1\ * 
              \uart_solinst:BUART:pollcount_1\ * 
              !\uart_solinst:BUART:pollcount_0\
        );
        Output = \uart_solinst:BUART:pollcount_1\ (fanout=2)

    MacroCell: Name=\uart_solinst:BUART:rx_addr_match_status\, Mode=(D-Register)
        Total # of inputs        : 10
        Total # of product terms : 6
        List of special equations: 
            Clock  = (\uart_solinst:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 6 pterms
        (
              \uart_solinst:BUART:control_7\ * 
              \uart_solinst:BUART:rx_addressmatch1\ * 
              !\uart_solinst:BUART:rx_state_0\ * 
              \uart_solinst:BUART:rx_bitclk_enable\ * 
              \uart_solinst:BUART:rx_state_3\ * 
              \uart_solinst:BUART:rx_state_2\ * 
              !\uart_solinst:BUART:rx_parity_bit\
            + \uart_solinst:BUART:control_7\ * 
              \uart_solinst:BUART:rx_addressmatch2\ * 
              !\uart_solinst:BUART:rx_state_0\ * 
              \uart_solinst:BUART:rx_bitclk_enable\ * 
              \uart_solinst:BUART:rx_state_3\ * 
              \uart_solinst:BUART:rx_state_2\ * 
              !\uart_solinst:BUART:rx_parity_bit\
            + \uart_solinst:BUART:control_6\ * 
              \uart_solinst:BUART:rx_addressmatch1\ * 
              !\uart_solinst:BUART:rx_state_0\ * 
              \uart_solinst:BUART:rx_bitclk_enable\ * 
              \uart_solinst:BUART:rx_state_3\ * 
              \uart_solinst:BUART:rx_state_2\ * 
              !\uart_solinst:BUART:rx_parity_bit\
            + \uart_solinst:BUART:control_6\ * 
              \uart_solinst:BUART:rx_addressmatch2\ * 
              !\uart_solinst:BUART:rx_state_0\ * 
              \uart_solinst:BUART:rx_bitclk_enable\ * 
              \uart_solinst:BUART:rx_state_3\ * 
              \uart_solinst:BUART:rx_state_2\ * 
              !\uart_solinst:BUART:rx_parity_bit\
            + \uart_solinst:BUART:control_5\ * 
              \uart_solinst:BUART:rx_addressmatch1\ * 
              !\uart_solinst:BUART:rx_state_0\ * 
              \uart_solinst:BUART:rx_bitclk_enable\ * 
              \uart_solinst:BUART:rx_state_3\ * 
              \uart_solinst:BUART:rx_state_2\ * 
              !\uart_solinst:BUART:rx_parity_bit\
            + \uart_solinst:BUART:control_5\ * 
              \uart_solinst:BUART:rx_addressmatch2\ * 
              !\uart_solinst:BUART:rx_state_0\ * 
              \uart_solinst:BUART:rx_bitclk_enable\ * 
              \uart_solinst:BUART:rx_state_3\ * 
              \uart_solinst:BUART:rx_state_2\ * 
              !\uart_solinst:BUART:rx_parity_bit\
        );
        Output = \uart_solinst:BUART:rx_addr_match_status\ (fanout=1)

    MacroCell: Name=\uart_solinst:BUART:rx_address_detected\, Mode=(T-Register)
        Total # of inputs        : 12
        Total # of product terms : 6
        List of special equations: 
            Clock  = (\uart_solinst:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 6 pterms
        (
              !\uart_solinst:BUART:control_7\ * 
              \uart_solinst:BUART:control_6\ * \uart_solinst:BUART:control_5\ * 
              !\uart_solinst:BUART:rx_addressmatch1\ * 
              !\uart_solinst:BUART:rx_addressmatch2\ * 
              !\uart_solinst:BUART:rx_state_0\ * 
              \uart_solinst:BUART:rx_bitclk_enable\ * 
              \uart_solinst:BUART:rx_postpoll\ * 
              \uart_solinst:BUART:rx_state_3\ * 
              !\uart_solinst:BUART:rx_state_2\ * 
              \uart_solinst:BUART:rx_address_detected\ * 
              !\uart_solinst:BUART:rx_parity_bit\
            + !\uart_solinst:BUART:control_7\ * 
              \uart_solinst:BUART:control_6\ * \uart_solinst:BUART:control_5\ * 
              \uart_solinst:BUART:rx_addressmatch1\ * 
              !\uart_solinst:BUART:rx_state_0\ * 
              \uart_solinst:BUART:rx_bitclk_enable\ * 
              \uart_solinst:BUART:rx_postpoll\ * 
              \uart_solinst:BUART:rx_state_3\ * 
              !\uart_solinst:BUART:rx_state_2\ * 
              !\uart_solinst:BUART:rx_address_detected\ * 
              !\uart_solinst:BUART:rx_parity_bit\
            + !\uart_solinst:BUART:control_7\ * 
              \uart_solinst:BUART:control_6\ * \uart_solinst:BUART:control_5\ * 
              \uart_solinst:BUART:rx_addressmatch2\ * 
              !\uart_solinst:BUART:rx_state_0\ * 
              \uart_solinst:BUART:rx_bitclk_enable\ * 
              \uart_solinst:BUART:rx_postpoll\ * 
              \uart_solinst:BUART:rx_state_3\ * 
              !\uart_solinst:BUART:rx_state_2\ * 
              !\uart_solinst:BUART:rx_address_detected\ * 
              !\uart_solinst:BUART:rx_parity_bit\
            + \uart_solinst:BUART:control_7\ * 
              !\uart_solinst:BUART:control_6\ * 
              !\uart_solinst:BUART:control_5\ * 
              !\uart_solinst:BUART:rx_addressmatch1\ * 
              !\uart_solinst:BUART:rx_addressmatch2\ * 
              !\uart_solinst:BUART:rx_state_0\ * 
              \uart_solinst:BUART:rx_bitclk_enable\ * 
              \uart_solinst:BUART:rx_postpoll\ * 
              \uart_solinst:BUART:rx_state_3\ * 
              !\uart_solinst:BUART:rx_state_2\ * 
              \uart_solinst:BUART:rx_address_detected\ * 
              !\uart_solinst:BUART:rx_parity_bit\
            + \uart_solinst:BUART:control_7\ * 
              !\uart_solinst:BUART:control_6\ * 
              !\uart_solinst:BUART:control_5\ * 
              \uart_solinst:BUART:rx_addressmatch1\ * 
              !\uart_solinst:BUART:rx_state_0\ * 
              \uart_solinst:BUART:rx_bitclk_enable\ * 
              \uart_solinst:BUART:rx_postpoll\ * 
              \uart_solinst:BUART:rx_state_3\ * 
              !\uart_solinst:BUART:rx_state_2\ * 
              !\uart_solinst:BUART:rx_address_detected\ * 
              !\uart_solinst:BUART:rx_parity_bit\
            + \uart_solinst:BUART:control_7\ * 
              !\uart_solinst:BUART:control_6\ * 
              !\uart_solinst:BUART:control_5\ * 
              \uart_solinst:BUART:rx_addressmatch2\ * 
              !\uart_solinst:BUART:rx_state_0\ * 
              \uart_solinst:BUART:rx_bitclk_enable\ * 
              \uart_solinst:BUART:rx_postpoll\ * 
              \uart_solinst:BUART:rx_state_3\ * 
              !\uart_solinst:BUART:rx_state_2\ * 
              !\uart_solinst:BUART:rx_address_detected\ * 
              !\uart_solinst:BUART:rx_parity_bit\
        );
        Output = \uart_solinst:BUART:rx_address_detected\ (fanout=4)

    MacroCell: Name=\uart_solinst:BUART:rx_bitclk_enable\, Mode=(D-Register)
        Total # of inputs        : 3
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\uart_solinst:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\uart_solinst:BUART:rx_count_2\ * 
              !\uart_solinst:BUART:rx_count_1\ * 
              !\uart_solinst:BUART:rx_count_0\
        );
        Output = \uart_solinst:BUART:rx_bitclk_enable\ (fanout=14)

    MacroCell: Name=\uart_solinst:BUART:rx_counter_load\, Mode=(Combinatorial)
        Total # of inputs        : 4
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\uart_solinst:BUART:rx_state_0\ * 
              !\uart_solinst:BUART:rx_state_3\ * 
              !\uart_solinst:BUART:rx_state_2\ * 
              !\uart_solinst:BUART:rx_parity_bit\
        );
        Output = \uart_solinst:BUART:rx_counter_load\ (fanout=1)

    MacroCell: Name=\uart_solinst:BUART:rx_last\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\uart_solinst:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_639
        );
        Output = \uart_solinst:BUART:rx_last\ (fanout=1)

    MacroCell: Name=\uart_solinst:BUART:rx_load_fifo\, Mode=(D-Register)
        Total # of inputs        : 12
        Total # of product terms : 4
        List of special equations: 
            Clock  = (\uart_solinst:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              \uart_solinst:BUART:control_5\ * 
              \uart_solinst:BUART:rx_addressmatch1\ * 
              !\uart_solinst:BUART:rx_state_0\ * 
              \uart_solinst:BUART:rx_bitclk_enable\ * 
              \uart_solinst:BUART:rx_postpoll\ * 
              \uart_solinst:BUART:rx_state_3\ * 
              !\uart_solinst:BUART:rx_state_2\ * 
              !\uart_solinst:BUART:rx_parity_bit\
            + !\uart_solinst:BUART:rx_state_0\ * 
              \uart_solinst:BUART:rx_bitclk_enable\ * 
              !\uart_solinst:BUART:rx_postpoll\ * 
              \uart_solinst:BUART:rx_state_3\ * 
              !\uart_solinst:BUART:rx_state_2\ * 
              \uart_solinst:BUART:rx_address_detected\ * 
              !\uart_solinst:BUART:rx_parity_bit\
            + \uart_solinst:BUART:rx_state_0\ * 
              !\uart_solinst:BUART:rx_state_3\ * 
              !\uart_solinst:BUART:rx_state_2\ * 
              !\uart_solinst:BUART:rx_count_6\ * 
              !\uart_solinst:BUART:rx_count_5\ * 
              !\uart_solinst:BUART:rx_parity_bit\
            + \uart_solinst:BUART:rx_load_fifo_split\
        );
        Output = \uart_solinst:BUART:rx_load_fifo\ (fanout=2)

    MacroCell: Name=\uart_solinst:BUART:rx_load_fifo_split\, Mode=(Combinatorial)
        Total # of inputs        : 12
        Total # of product terms : 5
            Clock Enable: True
        Main Equation            : 5 pterms
        (
              !\uart_solinst:BUART:control_7\ * 
              !\uart_solinst:BUART:control_5\ * 
              !\uart_solinst:BUART:rx_state_0\ * 
              \uart_solinst:BUART:rx_bitclk_enable\ * 
              \uart_solinst:BUART:rx_state_3\ * 
              !\uart_solinst:BUART:rx_state_2\ * 
              !\uart_solinst:BUART:rx_parity_bit\
            + \uart_solinst:BUART:control_7\ * \uart_solinst:BUART:control_6\ * 
              !\uart_solinst:BUART:rx_state_0\ * 
              \uart_solinst:BUART:rx_bitclk_enable\ * 
              \uart_solinst:BUART:rx_state_3\ * 
              !\uart_solinst:BUART:rx_state_2\ * 
              !\uart_solinst:BUART:rx_parity_bit\
            + !\uart_solinst:BUART:control_6\ * 
              \uart_solinst:BUART:control_5\ * 
              !\uart_solinst:BUART:rx_state_0\ * 
              \uart_solinst:BUART:rx_bitclk_enable\ * 
              \uart_solinst:BUART:rx_state_3\ * 
              !\uart_solinst:BUART:rx_state_2\ * 
              !\uart_solinst:BUART:rx_parity_bit\
            + \uart_solinst:BUART:control_5\ * 
              \uart_solinst:BUART:rx_addressmatch2\ * 
              !\uart_solinst:BUART:rx_state_0\ * 
              \uart_solinst:BUART:rx_bitclk_enable\ * 
              \uart_solinst:BUART:rx_postpoll\ * 
              \uart_solinst:BUART:rx_state_3\ * 
              !\uart_solinst:BUART:rx_state_2\ * 
              !\uart_solinst:BUART:rx_parity_bit\
            + \uart_solinst:BUART:rx_state_0\ * 
              !\uart_solinst:BUART:rx_state_3\ * 
              !\uart_solinst:BUART:rx_state_2\ * 
              !\uart_solinst:BUART:rx_count_6\ * 
              !\uart_solinst:BUART:rx_count_4\ * 
              !\uart_solinst:BUART:rx_parity_bit\
        );
        Output = \uart_solinst:BUART:rx_load_fifo_split\ (fanout=1)

    MacroCell: Name=\uart_solinst:BUART:rx_markspace_pre\, Mode=(T-Register)
        Total # of inputs        : 9
        Total # of product terms : 2
        List of special equations: 
            Clock  = (\uart_solinst:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              \uart_solinst:BUART:control_7\ * 
              !\uart_solinst:BUART:rx_state_0\ * 
              \uart_solinst:BUART:rx_bitclk_enable\ * 
              !\uart_solinst:BUART:rx_postpoll\ * 
              !\uart_solinst:BUART:rx_state_3\ * 
              \uart_solinst:BUART:rx_state_2\ * 
              \uart_solinst:BUART:rx_markspace_pre\ * 
              !\uart_solinst:BUART:rx_parity_bit\
            + \uart_solinst:BUART:rx_markspace_pre_split\
        );
        Output = \uart_solinst:BUART:rx_markspace_pre\ (fanout=3)

    MacroCell: Name=\uart_solinst:BUART:rx_markspace_pre_split\, Mode=(Combinatorial)
        Total # of inputs        : 10
        Total # of product terms : 8
            Clock Enable: True
        Main Equation            : 8 pterms
        (
              \uart_solinst:BUART:control_7\ * 
              !\uart_solinst:BUART:rx_state_0\ * 
              \uart_solinst:BUART:rx_bitclk_enable\ * 
              !\uart_solinst:BUART:rx_postpoll\ * 
              \uart_solinst:BUART:rx_state_3\ * 
              !\uart_solinst:BUART:rx_state_2\ * 
              \uart_solinst:BUART:rx_markspace_pre\ * 
              !\uart_solinst:BUART:rx_parity_bit\
            + \uart_solinst:BUART:control_7\ * 
              !\uart_solinst:BUART:rx_state_0\ * 
              \uart_solinst:BUART:rx_bitclk_enable\ * 
              \uart_solinst:BUART:rx_postpoll\ * 
              \uart_solinst:BUART:rx_state_3\ * 
              !\uart_solinst:BUART:rx_state_2\ * 
              !\uart_solinst:BUART:rx_markspace_pre\ * 
              !\uart_solinst:BUART:rx_parity_bit\
            + \uart_solinst:BUART:control_6\ * 
              !\uart_solinst:BUART:rx_state_0\ * 
              \uart_solinst:BUART:rx_bitclk_enable\ * 
              !\uart_solinst:BUART:rx_postpoll\ * 
              !\uart_solinst:BUART:rx_state_3\ * 
              \uart_solinst:BUART:rx_state_2\ * 
              \uart_solinst:BUART:rx_markspace_pre\ * 
              !\uart_solinst:BUART:rx_parity_bit\
            + \uart_solinst:BUART:control_6\ * 
              !\uart_solinst:BUART:rx_state_0\ * 
              \uart_solinst:BUART:rx_bitclk_enable\ * 
              !\uart_solinst:BUART:rx_postpoll\ * 
              \uart_solinst:BUART:rx_state_3\ * 
              !\uart_solinst:BUART:rx_state_2\ * 
              \uart_solinst:BUART:rx_markspace_pre\ * 
              !\uart_solinst:BUART:rx_parity_bit\
            + \uart_solinst:BUART:control_6\ * 
              !\uart_solinst:BUART:rx_state_0\ * 
              \uart_solinst:BUART:rx_bitclk_enable\ * 
              \uart_solinst:BUART:rx_postpoll\ * 
              \uart_solinst:BUART:rx_state_3\ * 
              !\uart_solinst:BUART:rx_state_2\ * 
              !\uart_solinst:BUART:rx_markspace_pre\ * 
              !\uart_solinst:BUART:rx_parity_bit\
            + \uart_solinst:BUART:control_5\ * 
              !\uart_solinst:BUART:rx_state_0\ * 
              \uart_solinst:BUART:rx_bitclk_enable\ * 
              !\uart_solinst:BUART:rx_postpoll\ * 
              !\uart_solinst:BUART:rx_state_3\ * 
              \uart_solinst:BUART:rx_state_2\ * 
              \uart_solinst:BUART:rx_markspace_pre\ * 
              !\uart_solinst:BUART:rx_parity_bit\
            + \uart_solinst:BUART:control_5\ * 
              !\uart_solinst:BUART:rx_state_0\ * 
              \uart_solinst:BUART:rx_bitclk_enable\ * 
              !\uart_solinst:BUART:rx_postpoll\ * 
              \uart_solinst:BUART:rx_state_3\ * 
              !\uart_solinst:BUART:rx_state_2\ * 
              \uart_solinst:BUART:rx_markspace_pre\ * 
              !\uart_solinst:BUART:rx_parity_bit\
            + \uart_solinst:BUART:control_5\ * 
              !\uart_solinst:BUART:rx_state_0\ * 
              \uart_solinst:BUART:rx_bitclk_enable\ * 
              \uart_solinst:BUART:rx_postpoll\ * 
              \uart_solinst:BUART:rx_state_3\ * 
              !\uart_solinst:BUART:rx_state_2\ * 
              !\uart_solinst:BUART:rx_markspace_pre\ * 
              !\uart_solinst:BUART:rx_parity_bit\
        );
        Output = \uart_solinst:BUART:rx_markspace_pre_split\ (fanout=1)

    MacroCell: Name=\uart_solinst:BUART:rx_markspace_status\, Mode=(D-Register)
        Total # of inputs        : 9
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\uart_solinst:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              \uart_solinst:BUART:control_7\ * 
              !\uart_solinst:BUART:rx_state_0\ * 
              \uart_solinst:BUART:rx_bitclk_enable\ * 
              \uart_solinst:BUART:rx_state_3\ * 
              \uart_solinst:BUART:rx_state_2\ * 
              \uart_solinst:BUART:rx_markspace_pre\ * 
              !\uart_solinst:BUART:rx_parity_bit\
            + \uart_solinst:BUART:control_6\ * 
              !\uart_solinst:BUART:rx_state_0\ * 
              \uart_solinst:BUART:rx_bitclk_enable\ * 
              \uart_solinst:BUART:rx_state_3\ * 
              \uart_solinst:BUART:rx_state_2\ * 
              \uart_solinst:BUART:rx_markspace_pre\ * 
              !\uart_solinst:BUART:rx_parity_bit\
            + \uart_solinst:BUART:control_5\ * 
              !\uart_solinst:BUART:rx_state_0\ * 
              \uart_solinst:BUART:rx_bitclk_enable\ * 
              \uart_solinst:BUART:rx_state_3\ * 
              \uart_solinst:BUART:rx_state_2\ * 
              \uart_solinst:BUART:rx_markspace_pre\ * 
              !\uart_solinst:BUART:rx_parity_bit\
        );
        Output = \uart_solinst:BUART:rx_markspace_status\ (fanout=1)

    MacroCell: Name=\uart_solinst:BUART:rx_parity_bit\, Mode=(T-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (\uart_solinst:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \uart_solinst:BUART:rx_parity_bit\ (fanout=17)

    MacroCell: Name=\uart_solinst:BUART:rx_postpoll\, Mode=(Combinatorial)
        Total # of inputs        : 3
        Total # of product terms : 2
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              \uart_solinst:BUART:pollcount_1\
            + Net_639 * \uart_solinst:BUART:pollcount_0\
        );
        Output = \uart_solinst:BUART:rx_postpoll\ (fanout=12)
        Properties               : 
        {
            soft = 1
        }

    MacroCell: Name=\uart_solinst:BUART:rx_state_0\, Mode=(T-Register)
        Total # of inputs        : 9
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\uart_solinst:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !\uart_solinst:BUART:rx_state_0\ * 
              \uart_solinst:BUART:rx_bitclk_enable\ * 
              !\uart_solinst:BUART:rx_postpoll\ * 
              !\uart_solinst:BUART:rx_state_3\ * 
              \uart_solinst:BUART:rx_state_2\ * 
              !\uart_solinst:BUART:rx_parity_bit\
            + \uart_solinst:BUART:rx_state_0\ * 
              !\uart_solinst:BUART:rx_state_3\ * 
              !\uart_solinst:BUART:rx_state_2\ * 
              !\uart_solinst:BUART:rx_count_6\ * 
              !\uart_solinst:BUART:rx_count_5\ * 
              !\uart_solinst:BUART:rx_parity_bit\
            + \uart_solinst:BUART:rx_state_0\ * 
              !\uart_solinst:BUART:rx_state_3\ * 
              !\uart_solinst:BUART:rx_state_2\ * 
              !\uart_solinst:BUART:rx_count_6\ * 
              !\uart_solinst:BUART:rx_count_4\ * 
              !\uart_solinst:BUART:rx_parity_bit\
        );
        Output = \uart_solinst:BUART:rx_state_0\ (fanout=17)

    MacroCell: Name=\uart_solinst:BUART:rx_state_2\, Mode=(T-Register)
        Total # of inputs        : 8
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\uart_solinst:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !\uart_solinst:BUART:rx_state_0\ * 
              \uart_solinst:BUART:rx_bitclk_enable\ * 
              !\uart_solinst:BUART:rx_postpoll\ * 
              \uart_solinst:BUART:rx_state_3\ * 
              \uart_solinst:BUART:rx_address_detected\ * 
              !\uart_solinst:BUART:rx_parity_bit\
            + \uart_solinst:BUART:rx_state_2_split\
            + \uart_solinst:BUART:rx_state_2_split_1\
        );
        Output = \uart_solinst:BUART:rx_state_2\ (fanout=15)

    MacroCell: Name=\uart_solinst:BUART:rx_state_2_split\, Mode=(Combinatorial)
        Total # of inputs        : 12
        Total # of product terms : 4
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              \uart_solinst:BUART:control_5\ * 
              \uart_solinst:BUART:rx_addressmatch2\ * 
              !\uart_solinst:BUART:rx_state_0\ * 
              \uart_solinst:BUART:rx_bitclk_enable\ * 
              \uart_solinst:BUART:rx_postpoll\ * 
              \uart_solinst:BUART:rx_state_3\ * 
              !\uart_solinst:BUART:rx_parity_bit\
            + !\uart_solinst:BUART:rx_state_0\ * 
              \uart_solinst:BUART:rx_bitclk_enable\ * 
              \uart_solinst:BUART:rx_state_2\ * 
              !\uart_solinst:BUART:rx_parity_bit\
            + !\uart_solinst:BUART:rx_state_0\ * 
              !\uart_solinst:BUART:rx_state_3\ * 
              !\uart_solinst:BUART:rx_state_2\ * !Net_639 * 
              \uart_solinst:BUART:rx_last\ * 
              !\uart_solinst:BUART:rx_parity_bit\
            + \uart_solinst:BUART:rx_state_0\ * 
              !\uart_solinst:BUART:rx_state_3\ * 
              !\uart_solinst:BUART:rx_state_2\ * 
              !\uart_solinst:BUART:rx_count_6\ * 
              !\uart_solinst:BUART:rx_count_4\ * 
              !\uart_solinst:BUART:rx_parity_bit\
        );
        Output = \uart_solinst:BUART:rx_state_2_split\ (fanout=1)

    MacroCell: Name=\uart_solinst:BUART:rx_state_2_split_1\, Mode=(Combinatorial)
        Total # of inputs        : 12
        Total # of product terms : 5
            Clock Enable: True
        Main Equation            : 5 pterms
        (
              !\uart_solinst:BUART:control_7\ * 
              !\uart_solinst:BUART:control_5\ * 
              !\uart_solinst:BUART:rx_state_0\ * 
              \uart_solinst:BUART:rx_bitclk_enable\ * 
              \uart_solinst:BUART:rx_state_3\ * 
              !\uart_solinst:BUART:rx_parity_bit\
            + \uart_solinst:BUART:control_7\ * \uart_solinst:BUART:control_6\ * 
              !\uart_solinst:BUART:rx_state_0\ * 
              \uart_solinst:BUART:rx_bitclk_enable\ * 
              \uart_solinst:BUART:rx_state_3\ * 
              !\uart_solinst:BUART:rx_parity_bit\
            + !\uart_solinst:BUART:control_6\ * 
              \uart_solinst:BUART:control_5\ * 
              !\uart_solinst:BUART:rx_state_0\ * 
              \uart_solinst:BUART:rx_bitclk_enable\ * 
              \uart_solinst:BUART:rx_state_3\ * 
              !\uart_solinst:BUART:rx_parity_bit\
            + \uart_solinst:BUART:control_5\ * 
              \uart_solinst:BUART:rx_addressmatch1\ * 
              !\uart_solinst:BUART:rx_state_0\ * 
              \uart_solinst:BUART:rx_bitclk_enable\ * 
              \uart_solinst:BUART:rx_postpoll\ * 
              \uart_solinst:BUART:rx_state_3\ * 
              !\uart_solinst:BUART:rx_parity_bit\
            + \uart_solinst:BUART:rx_state_0\ * 
              !\uart_solinst:BUART:rx_state_3\ * 
              !\uart_solinst:BUART:rx_state_2\ * 
              !\uart_solinst:BUART:rx_count_6\ * 
              !\uart_solinst:BUART:rx_count_5\ * 
              !\uart_solinst:BUART:rx_parity_bit\
        );
        Output = \uart_solinst:BUART:rx_state_2_split_1\ (fanout=1)

    MacroCell: Name=\uart_solinst:BUART:rx_state_3\, Mode=(T-Register)
        Total # of inputs        : 8
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\uart_solinst:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              \uart_solinst:BUART:rx_state_0\ * 
              !\uart_solinst:BUART:rx_state_3\ * 
              !\uart_solinst:BUART:rx_state_2\ * 
              !\uart_solinst:BUART:rx_count_6\ * 
              !\uart_solinst:BUART:rx_count_5\ * 
              !\uart_solinst:BUART:rx_parity_bit\
            + \uart_solinst:BUART:rx_state_0\ * 
              !\uart_solinst:BUART:rx_state_3\ * 
              !\uart_solinst:BUART:rx_state_2\ * 
              !\uart_solinst:BUART:rx_count_6\ * 
              !\uart_solinst:BUART:rx_count_4\ * 
              !\uart_solinst:BUART:rx_parity_bit\
            + \uart_solinst:BUART:rx_state_3_split\
        );
        Output = \uart_solinst:BUART:rx_state_3\ (fanout=16)

    MacroCell: Name=\uart_solinst:BUART:rx_state_3_split\, Mode=(Combinatorial)
        Total # of inputs        : 12
        Total # of product terms : 5
            Clock Enable: True
        Main Equation            : 5 pterms
        (
              !\uart_solinst:BUART:control_7\ * 
              \uart_solinst:BUART:control_6\ * \uart_solinst:BUART:control_5\ * 
              !\uart_solinst:BUART:rx_addressmatch1\ * 
              !\uart_solinst:BUART:rx_addressmatch2\ * 
              !\uart_solinst:BUART:rx_state_0\ * 
              \uart_solinst:BUART:rx_bitclk_enable\ * 
              \uart_solinst:BUART:rx_postpoll\ * 
              \uart_solinst:BUART:rx_state_3\ * 
              !\uart_solinst:BUART:rx_parity_bit\
            + !\uart_solinst:BUART:control_7\ * 
              \uart_solinst:BUART:control_6\ * \uart_solinst:BUART:control_5\ * 
              !\uart_solinst:BUART:rx_state_0\ * 
              \uart_solinst:BUART:rx_bitclk_enable\ * 
              !\uart_solinst:BUART:rx_postpoll\ * 
              \uart_solinst:BUART:rx_state_3\ * 
              !\uart_solinst:BUART:rx_address_detected\ * 
              !\uart_solinst:BUART:rx_parity_bit\
            + \uart_solinst:BUART:control_7\ * 
              !\uart_solinst:BUART:control_6\ * 
              !\uart_solinst:BUART:control_5\ * 
              !\uart_solinst:BUART:rx_state_0\ * 
              \uart_solinst:BUART:rx_bitclk_enable\ * 
              \uart_solinst:BUART:rx_postpoll\ * 
              \uart_solinst:BUART:rx_state_3\ * 
              !\uart_solinst:BUART:rx_parity_bit\
            + \uart_solinst:BUART:control_7\ * 
              !\uart_solinst:BUART:control_6\ * 
              !\uart_solinst:BUART:control_5\ * 
              !\uart_solinst:BUART:rx_state_0\ * 
              \uart_solinst:BUART:rx_bitclk_enable\ * 
              \uart_solinst:BUART:rx_state_3\ * 
              !\uart_solinst:BUART:rx_address_detected\ * 
              !\uart_solinst:BUART:rx_parity_bit\
            + !\uart_solinst:BUART:rx_state_0\ * 
              \uart_solinst:BUART:rx_bitclk_enable\ * 
              \uart_solinst:BUART:rx_state_3\ * 
              \uart_solinst:BUART:rx_state_2\ * 
              !\uart_solinst:BUART:rx_parity_bit\
        );
        Output = \uart_solinst:BUART:rx_state_3_split\ (fanout=1)

    MacroCell: Name=\uart_solinst:BUART:rx_state_stop1_reg\, Mode=(D-Register)
        Total # of inputs        : 4
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\uart_solinst:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        !(
              !\uart_solinst:BUART:rx_state_0\ * 
              \uart_solinst:BUART:rx_state_3\ * 
              \uart_solinst:BUART:rx_state_2\ * 
              !\uart_solinst:BUART:rx_parity_bit\
        );
        Output = \uart_solinst:BUART:rx_state_stop1_reg\ (fanout=1)

    MacroCell: Name=\uart_solinst:BUART:rx_status_0\, Mode=(Combinatorial)
        Total # of inputs        : 4
        Total # of product terms : 2
            Clock Enable: True
        Main Equation            : 2 pterms
        !(
              !\uart_solinst:BUART:control_7\ * 
              !\uart_solinst:BUART:control_6\ * 
              !\uart_solinst:BUART:control_5\
            + !\uart_solinst:BUART:rx_markspace_status\
        );
        Output = \uart_solinst:BUART:rx_status_0\ (fanout=1)

    MacroCell: Name=\uart_solinst:BUART:rx_status_3\, Mode=(D-Register)
        Total # of inputs        : 6
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\uart_solinst:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\uart_solinst:BUART:rx_state_0\ * 
              \uart_solinst:BUART:rx_bitclk_enable\ * 
              !\uart_solinst:BUART:rx_postpoll\ * 
              \uart_solinst:BUART:rx_state_3\ * 
              \uart_solinst:BUART:rx_state_2\ * 
              !\uart_solinst:BUART:rx_parity_bit\
        );
        Output = \uart_solinst:BUART:rx_status_3\ (fanout=1)

    MacroCell: Name=\uart_solinst:BUART:rx_status_4\, Mode=(Combinatorial)
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \uart_solinst:BUART:rx_load_fifo\ * 
              \uart_solinst:BUART:rx_fifofull\
        );
        Output = \uart_solinst:BUART:rx_status_4\ (fanout=1)

    MacroCell: Name=\uart_solinst:BUART:rx_status_5\, Mode=(Combinatorial)
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \uart_solinst:BUART:rx_fifonotempty\ * 
              \uart_solinst:BUART:rx_state_stop1_reg\
        );
        Output = \uart_solinst:BUART:rx_status_5\ (fanout=1)

    MacroCell: Name=\uart_solinst:BUART:rx_status_6\, Mode=(Combinatorial)
        Total # of inputs        : 4
        Total # of product terms : 2
            Clock Enable: True
        Main Equation            : 2 pterms
        !(
              !\uart_solinst:BUART:control_7\ * 
              !\uart_solinst:BUART:control_6\ * 
              !\uart_solinst:BUART:control_5\
            + !\uart_solinst:BUART:rx_addr_match_status\
        );
        Output = \uart_solinst:BUART:rx_status_6\ (fanout=1)

    MacroCell: Name=\uart_solinst:BUART:tx_bitclk\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\uart_solinst:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\uart_solinst:BUART:tx_bitclk_dp\
        );
        Output = \uart_solinst:BUART:tx_bitclk\ (fanout=6)

    MacroCell: Name=\uart_solinst:BUART:tx_bitclk_enable_pre\, Mode=(Combinatorial)
        Total # of inputs        : 1
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\uart_solinst:BUART:tx_bitclk_dp\
        );
        Output = \uart_solinst:BUART:tx_bitclk_enable_pre\ (fanout=1)

    MacroCell: Name=\uart_solinst:BUART:tx_state_0\, Mode=(T-Register)
        Total # of inputs        : 5
        Total # of product terms : 4
        List of special equations: 
            Clock  = (\uart_solinst:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\uart_solinst:BUART:tx_state_1\ * 
              !\uart_solinst:BUART:tx_state_0\ * 
              !\uart_solinst:BUART:tx_fifo_empty\ * 
              !\uart_solinst:BUART:tx_state_2\
            + !\uart_solinst:BUART:tx_state_1\ * 
              !\uart_solinst:BUART:tx_state_0\ * 
              !\uart_solinst:BUART:tx_fifo_empty\ * 
              \uart_solinst:BUART:tx_bitclk\
            + \uart_solinst:BUART:tx_state_1\ * 
              \uart_solinst:BUART:tx_state_0\ * 
              \uart_solinst:BUART:tx_fifo_empty\ * 
              \uart_solinst:BUART:tx_bitclk\
            + \uart_solinst:BUART:tx_state_0\ * 
              !\uart_solinst:BUART:tx_state_2\ * 
              \uart_solinst:BUART:tx_bitclk\
        );
        Output = \uart_solinst:BUART:tx_state_0\ (fanout=7)

    MacroCell: Name=\uart_solinst:BUART:tx_state_1\, Mode=(T-Register)
        Total # of inputs        : 5
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\uart_solinst:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              \uart_solinst:BUART:tx_state_1\ * 
              \uart_solinst:BUART:tx_state_0\ * 
              \uart_solinst:BUART:tx_bitclk\
            + \uart_solinst:BUART:tx_state_1\ * 
              !\uart_solinst:BUART:tx_state_2\ * 
              \uart_solinst:BUART:tx_bitclk\ * 
              !\uart_solinst:BUART:tx_counter_dp\
            + \uart_solinst:BUART:tx_state_0\ * 
              !\uart_solinst:BUART:tx_state_2\ * 
              \uart_solinst:BUART:tx_bitclk\
        );
        Output = \uart_solinst:BUART:tx_state_1\ (fanout=7)

    MacroCell: Name=\uart_solinst:BUART:tx_state_2\, Mode=(T-Register)
        Total # of inputs        : 5
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\uart_solinst:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !\uart_solinst:BUART:tx_state_1\ * 
              !\uart_solinst:BUART:tx_state_0\ * 
              \uart_solinst:BUART:tx_state_2\ * 
              \uart_solinst:BUART:tx_bitclk\
            + \uart_solinst:BUART:tx_state_1\ * 
              \uart_solinst:BUART:tx_state_0\ * 
              \uart_solinst:BUART:tx_bitclk\
            + \uart_solinst:BUART:tx_state_1\ * 
              !\uart_solinst:BUART:tx_state_2\ * 
              \uart_solinst:BUART:tx_bitclk\ * 
              !\uart_solinst:BUART:tx_counter_dp\
        );
        Output = \uart_solinst:BUART:tx_state_2\ (fanout=6)

    MacroCell: Name=\uart_solinst:BUART:tx_status_0\, Mode=(Combinatorial)
        Total # of inputs        : 5
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\uart_solinst:BUART:tx_state_1\ * 
              !\uart_solinst:BUART:tx_state_0\ * 
              \uart_solinst:BUART:tx_fifo_empty\ * 
              \uart_solinst:BUART:tx_state_2\ * 
              \uart_solinst:BUART:tx_bitclk\
        );
        Output = \uart_solinst:BUART:tx_status_0\ (fanout=1)

    MacroCell: Name=\uart_solinst:BUART:tx_status_2\, Mode=(Combinatorial)
        Total # of inputs        : 1
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\uart_solinst:BUART:tx_fifo_notfull\
        );
        Output = \uart_solinst:BUART:tx_status_2\ (fanout=1)

    MacroCell: Name=\uart_solinst:BUART:txn\, Mode=(D-Register)
        Total # of inputs        : 7
        Total # of product terms : 5
        List of special equations: 
            Clock  = (\uart_solinst:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 5 pterms
        (
              \uart_solinst:BUART:txn\ * \uart_solinst:BUART:tx_state_1\ * 
              !\uart_solinst:BUART:tx_bitclk\
            + \uart_solinst:BUART:txn\ * \uart_solinst:BUART:tx_state_2\
            + !\uart_solinst:BUART:tx_state_1\ * 
              \uart_solinst:BUART:tx_state_0\ * 
              !\uart_solinst:BUART:tx_shift_out\ * 
              !\uart_solinst:BUART:tx_state_2\
            + !\uart_solinst:BUART:tx_state_1\ * 
              \uart_solinst:BUART:tx_state_0\ * 
              !\uart_solinst:BUART:tx_state_2\ * 
              !\uart_solinst:BUART:tx_bitclk\
            + \uart_solinst:BUART:tx_state_1\ * 
              !\uart_solinst:BUART:tx_state_0\ * 
              !\uart_solinst:BUART:tx_shift_out\ * 
              !\uart_solinst:BUART:tx_state_2\ * 
              \uart_solinst:BUART:tx_bitclk\ * 
              \uart_solinst:BUART:tx_counter_dp\
        );
        Output = \uart_solinst:BUART:txn\ (fanout=2)

    MacroCell: Name=\uart_ultrasonic:BUART:counter_load_not\, Mode=(Combinatorial)
        Total # of inputs        : 4
        Total # of product terms : 2
            Clock Enable: True
        Main Equation            : 2 pterms
        !(
              !\uart_ultrasonic:BUART:tx_state_1\ * 
              !\uart_ultrasonic:BUART:tx_state_0\ * 
              !\uart_ultrasonic:BUART:tx_state_2\
            + !\uart_ultrasonic:BUART:tx_state_1\ * 
              !\uart_ultrasonic:BUART:tx_state_0\ * 
              \uart_ultrasonic:BUART:tx_bitclk\
        );
        Output = \uart_ultrasonic:BUART:counter_load_not\ (fanout=1)

    MacroCell: Name=\uart_ultrasonic:BUART:rx_address_detected\, Mode=(T-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (\uart_ultrasonic:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \uart_ultrasonic:BUART:rx_address_detected\ (fanout=8)

    MacroCell: Name=\uart_ultrasonic:BUART:rx_bitclk_enable\, Mode=(D-Register)
        Total # of inputs        : 3
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\uart_ultrasonic:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\uart_ultrasonic:BUART:rx_count_2\ * 
              !\uart_ultrasonic:BUART:rx_count_1\ * 
              !\uart_ultrasonic:BUART:rx_count_0\
        );
        Output = \uart_ultrasonic:BUART:rx_bitclk_enable\ (fanout=6)

    MacroCell: Name=\uart_ultrasonic:BUART:rx_counter_load\, Mode=(Combinatorial)
        Total # of inputs        : 4
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\uart_ultrasonic:BUART:rx_state_0\ * 
              !\uart_ultrasonic:BUART:rx_state_3\ * 
              !\uart_ultrasonic:BUART:rx_state_2\ * 
              !\uart_ultrasonic:BUART:rx_address_detected\
        );
        Output = \uart_ultrasonic:BUART:rx_counter_load\ (fanout=1)

    MacroCell: Name=\uart_ultrasonic:BUART:rx_last\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\uart_ultrasonic:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_594
        );
        Output = \uart_ultrasonic:BUART:rx_last\ (fanout=1)

    MacroCell: Name=\uart_ultrasonic:BUART:rx_load_fifo\, Mode=(D-Register)
        Total # of inputs        : 8
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\uart_ultrasonic:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !\uart_ultrasonic:BUART:rx_state_0\ * 
              \uart_ultrasonic:BUART:rx_bitclk_enable\ * 
              \uart_ultrasonic:BUART:rx_state_3\ * 
              !\uart_ultrasonic:BUART:rx_state_2\ * 
              !\uart_ultrasonic:BUART:rx_address_detected\
            + \uart_ultrasonic:BUART:rx_state_0\ * 
              !\uart_ultrasonic:BUART:rx_state_3\ * 
              !\uart_ultrasonic:BUART:rx_state_2\ * 
              !\uart_ultrasonic:BUART:rx_address_detected\ * !MODIN12_6 * 
              !MODIN12_5
            + \uart_ultrasonic:BUART:rx_state_0\ * 
              !\uart_ultrasonic:BUART:rx_state_3\ * 
              !\uart_ultrasonic:BUART:rx_state_2\ * 
              !\uart_ultrasonic:BUART:rx_address_detected\ * !MODIN12_6 * 
              !MODIN12_4
        );
        Output = \uart_ultrasonic:BUART:rx_load_fifo\ (fanout=2)

    MacroCell: Name=\uart_ultrasonic:BUART:rx_postpoll\, Mode=(Combinatorial)
        Total # of inputs        : 3
        Total # of product terms : 2
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              Net_594 * MODIN9_0
            + MODIN9_1
        );
        Output = \uart_ultrasonic:BUART:rx_postpoll\ (fanout=1)

    MacroCell: Name=\uart_ultrasonic:BUART:rx_state_0\, Mode=(T-Register)
        Total # of inputs        : 11
        Total # of product terms : 4
        List of special equations: 
            Clock  = (\uart_ultrasonic:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\uart_ultrasonic:BUART:rx_state_0\ * 
              \uart_ultrasonic:BUART:rx_bitclk_enable\ * 
              !\uart_ultrasonic:BUART:rx_state_3\ * 
              \uart_ultrasonic:BUART:rx_state_2\ * !Net_594 * !MODIN9_1 * 
              !\uart_ultrasonic:BUART:rx_address_detected\
            + !\uart_ultrasonic:BUART:rx_state_0\ * 
              \uart_ultrasonic:BUART:rx_bitclk_enable\ * 
              !\uart_ultrasonic:BUART:rx_state_3\ * 
              \uart_ultrasonic:BUART:rx_state_2\ * !MODIN9_1 * !MODIN9_0 * 
              !\uart_ultrasonic:BUART:rx_address_detected\
            + \uart_ultrasonic:BUART:rx_state_0\ * 
              !\uart_ultrasonic:BUART:rx_state_3\ * 
              !\uart_ultrasonic:BUART:rx_state_2\ * 
              !\uart_ultrasonic:BUART:rx_address_detected\ * !MODIN12_6 * 
              !MODIN12_5
            + \uart_ultrasonic:BUART:rx_state_0\ * 
              !\uart_ultrasonic:BUART:rx_state_3\ * 
              !\uart_ultrasonic:BUART:rx_state_2\ * 
              !\uart_ultrasonic:BUART:rx_address_detected\ * !MODIN12_6 * 
              !MODIN12_4
        );
        Output = \uart_ultrasonic:BUART:rx_state_0\ (fanout=8)

    MacroCell: Name=\uart_ultrasonic:BUART:rx_state_2\, Mode=(T-Register)
        Total # of inputs        : 10
        Total # of product terms : 5
        List of special equations: 
            Clock  = (\uart_ultrasonic:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 5 pterms
        (
              !\uart_ultrasonic:BUART:rx_state_0\ * 
              \uart_ultrasonic:BUART:rx_bitclk_enable\ * 
              \uart_ultrasonic:BUART:rx_state_3\ * 
              !\uart_ultrasonic:BUART:rx_address_detected\
            + !\uart_ultrasonic:BUART:rx_state_0\ * 
              \uart_ultrasonic:BUART:rx_bitclk_enable\ * 
              \uart_ultrasonic:BUART:rx_state_2\ * 
              !\uart_ultrasonic:BUART:rx_address_detected\
            + !\uart_ultrasonic:BUART:rx_state_0\ * 
              !\uart_ultrasonic:BUART:rx_state_3\ * 
              !\uart_ultrasonic:BUART:rx_state_2\ * !Net_594 * 
              !\uart_ultrasonic:BUART:rx_address_detected\ * 
              \uart_ultrasonic:BUART:rx_last\
            + \uart_ultrasonic:BUART:rx_state_0\ * 
              !\uart_ultrasonic:BUART:rx_state_3\ * 
              !\uart_ultrasonic:BUART:rx_state_2\ * 
              !\uart_ultrasonic:BUART:rx_address_detected\ * !MODIN12_6 * 
              !MODIN12_5
            + \uart_ultrasonic:BUART:rx_state_0\ * 
              !\uart_ultrasonic:BUART:rx_state_3\ * 
              !\uart_ultrasonic:BUART:rx_state_2\ * 
              !\uart_ultrasonic:BUART:rx_address_detected\ * !MODIN12_6 * 
              !MODIN12_4
        );
        Output = \uart_ultrasonic:BUART:rx_state_2\ (fanout=7)

    MacroCell: Name=\uart_ultrasonic:BUART:rx_state_3\, Mode=(T-Register)
        Total # of inputs        : 8
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\uart_ultrasonic:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !\uart_ultrasonic:BUART:rx_state_0\ * 
              \uart_ultrasonic:BUART:rx_bitclk_enable\ * 
              \uart_ultrasonic:BUART:rx_state_3\ * 
              \uart_ultrasonic:BUART:rx_state_2\ * 
              !\uart_ultrasonic:BUART:rx_address_detected\
            + \uart_ultrasonic:BUART:rx_state_0\ * 
              !\uart_ultrasonic:BUART:rx_state_3\ * 
              !\uart_ultrasonic:BUART:rx_state_2\ * 
              !\uart_ultrasonic:BUART:rx_address_detected\ * !MODIN12_6 * 
              !MODIN12_5
            + \uart_ultrasonic:BUART:rx_state_0\ * 
              !\uart_ultrasonic:BUART:rx_state_3\ * 
              !\uart_ultrasonic:BUART:rx_state_2\ * 
              !\uart_ultrasonic:BUART:rx_address_detected\ * !MODIN12_6 * 
              !MODIN12_4
        );
        Output = \uart_ultrasonic:BUART:rx_state_3\ (fanout=7)

    MacroCell: Name=\uart_ultrasonic:BUART:rx_state_stop1_reg\, Mode=(D-Register)
        Total # of inputs        : 4
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\uart_ultrasonic:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        !(
              !\uart_ultrasonic:BUART:rx_state_0\ * 
              \uart_ultrasonic:BUART:rx_state_3\ * 
              \uart_ultrasonic:BUART:rx_state_2\ * 
              !\uart_ultrasonic:BUART:rx_address_detected\
        );
        Output = \uart_ultrasonic:BUART:rx_state_stop1_reg\ (fanout=1)

    MacroCell: Name=\uart_ultrasonic:BUART:rx_status_3\, Mode=(D-Register)
        Total # of inputs        : 8
        Total # of product terms : 2
        List of special equations: 
            Clock  = (\uart_ultrasonic:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !\uart_ultrasonic:BUART:rx_state_0\ * 
              \uart_ultrasonic:BUART:rx_bitclk_enable\ * 
              \uart_ultrasonic:BUART:rx_state_3\ * 
              \uart_ultrasonic:BUART:rx_state_2\ * !Net_594 * !MODIN9_1 * 
              !\uart_ultrasonic:BUART:rx_address_detected\
            + !\uart_ultrasonic:BUART:rx_state_0\ * 
              \uart_ultrasonic:BUART:rx_bitclk_enable\ * 
              \uart_ultrasonic:BUART:rx_state_3\ * 
              \uart_ultrasonic:BUART:rx_state_2\ * !MODIN9_1 * !MODIN9_0 * 
              !\uart_ultrasonic:BUART:rx_address_detected\
        );
        Output = \uart_ultrasonic:BUART:rx_status_3\ (fanout=1)

    MacroCell: Name=\uart_ultrasonic:BUART:rx_status_4\, Mode=(Combinatorial)
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \uart_ultrasonic:BUART:rx_load_fifo\ * 
              \uart_ultrasonic:BUART:rx_fifofull\
        );
        Output = \uart_ultrasonic:BUART:rx_status_4\ (fanout=1)

    MacroCell: Name=\uart_ultrasonic:BUART:rx_status_5\, Mode=(Combinatorial)
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \uart_ultrasonic:BUART:rx_fifonotempty\ * 
              \uart_ultrasonic:BUART:rx_state_stop1_reg\
        );
        Output = \uart_ultrasonic:BUART:rx_status_5\ (fanout=1)

    MacroCell: Name=\uart_ultrasonic:BUART:tx_bitclk\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\uart_ultrasonic:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\uart_ultrasonic:BUART:tx_bitclk_dp\
        );
        Output = \uart_ultrasonic:BUART:tx_bitclk\ (fanout=6)

    MacroCell: Name=\uart_ultrasonic:BUART:tx_bitclk_enable_pre\, Mode=(Combinatorial)
        Total # of inputs        : 1
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\uart_ultrasonic:BUART:tx_bitclk_dp\
        );
        Output = \uart_ultrasonic:BUART:tx_bitclk_enable_pre\ (fanout=1)

    MacroCell: Name=\uart_ultrasonic:BUART:tx_state_0\, Mode=(T-Register)
        Total # of inputs        : 5
        Total # of product terms : 4
        List of special equations: 
            Clock  = (\uart_ultrasonic:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\uart_ultrasonic:BUART:tx_state_1\ * 
              !\uart_ultrasonic:BUART:tx_state_0\ * 
              !\uart_ultrasonic:BUART:tx_fifo_empty\ * 
              !\uart_ultrasonic:BUART:tx_state_2\
            + !\uart_ultrasonic:BUART:tx_state_1\ * 
              !\uart_ultrasonic:BUART:tx_state_0\ * 
              !\uart_ultrasonic:BUART:tx_fifo_empty\ * 
              \uart_ultrasonic:BUART:tx_bitclk\
            + \uart_ultrasonic:BUART:tx_state_1\ * 
              \uart_ultrasonic:BUART:tx_state_0\ * 
              \uart_ultrasonic:BUART:tx_fifo_empty\ * 
              \uart_ultrasonic:BUART:tx_bitclk\
            + \uart_ultrasonic:BUART:tx_state_0\ * 
              !\uart_ultrasonic:BUART:tx_state_2\ * 
              \uart_ultrasonic:BUART:tx_bitclk\
        );
        Output = \uart_ultrasonic:BUART:tx_state_0\ (fanout=7)

    MacroCell: Name=\uart_ultrasonic:BUART:tx_state_1\, Mode=(T-Register)
        Total # of inputs        : 5
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\uart_ultrasonic:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              \uart_ultrasonic:BUART:tx_state_1\ * 
              \uart_ultrasonic:BUART:tx_state_0\ * 
              \uart_ultrasonic:BUART:tx_bitclk\
            + \uart_ultrasonic:BUART:tx_state_1\ * 
              !\uart_ultrasonic:BUART:tx_state_2\ * 
              \uart_ultrasonic:BUART:tx_bitclk\ * 
              !\uart_ultrasonic:BUART:tx_counter_dp\
            + \uart_ultrasonic:BUART:tx_state_0\ * 
              !\uart_ultrasonic:BUART:tx_state_2\ * 
              \uart_ultrasonic:BUART:tx_bitclk\
        );
        Output = \uart_ultrasonic:BUART:tx_state_1\ (fanout=7)

    MacroCell: Name=\uart_ultrasonic:BUART:tx_state_2\, Mode=(T-Register)
        Total # of inputs        : 5
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\uart_ultrasonic:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !\uart_ultrasonic:BUART:tx_state_1\ * 
              !\uart_ultrasonic:BUART:tx_state_0\ * 
              \uart_ultrasonic:BUART:tx_state_2\ * 
              \uart_ultrasonic:BUART:tx_bitclk\
            + \uart_ultrasonic:BUART:tx_state_1\ * 
              \uart_ultrasonic:BUART:tx_state_0\ * 
              \uart_ultrasonic:BUART:tx_bitclk\
            + \uart_ultrasonic:BUART:tx_state_1\ * 
              !\uart_ultrasonic:BUART:tx_state_2\ * 
              \uart_ultrasonic:BUART:tx_bitclk\ * 
              !\uart_ultrasonic:BUART:tx_counter_dp\
        );
        Output = \uart_ultrasonic:BUART:tx_state_2\ (fanout=6)

    MacroCell: Name=\uart_ultrasonic:BUART:tx_status_0\, Mode=(Combinatorial)
        Total # of inputs        : 5
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\uart_ultrasonic:BUART:tx_state_1\ * 
              !\uart_ultrasonic:BUART:tx_state_0\ * 
              \uart_ultrasonic:BUART:tx_fifo_empty\ * 
              \uart_ultrasonic:BUART:tx_state_2\ * 
              \uart_ultrasonic:BUART:tx_bitclk\
        );
        Output = \uart_ultrasonic:BUART:tx_status_0\ (fanout=1)

    MacroCell: Name=\uart_ultrasonic:BUART:tx_status_2\, Mode=(Combinatorial)
        Total # of inputs        : 1
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\uart_ultrasonic:BUART:tx_fifo_notfull\
        );
        Output = \uart_ultrasonic:BUART:tx_status_2\ (fanout=1)

    MacroCell: Name=\uart_ultrasonic:BUART:txn\, Mode=(D-Register)
        Total # of inputs        : 7
        Total # of product terms : 5
        List of special equations: 
            Clock  = (\uart_ultrasonic:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 5 pterms
        (
              \uart_ultrasonic:BUART:txn\ * 
              \uart_ultrasonic:BUART:tx_state_1\ * 
              !\uart_ultrasonic:BUART:tx_bitclk\
            + \uart_ultrasonic:BUART:txn\ * 
              \uart_ultrasonic:BUART:tx_state_2\
            + !\uart_ultrasonic:BUART:tx_state_1\ * 
              \uart_ultrasonic:BUART:tx_state_0\ * 
              !\uart_ultrasonic:BUART:tx_shift_out\ * 
              !\uart_ultrasonic:BUART:tx_state_2\
            + !\uart_ultrasonic:BUART:tx_state_1\ * 
              \uart_ultrasonic:BUART:tx_state_0\ * 
              !\uart_ultrasonic:BUART:tx_state_2\ * 
              !\uart_ultrasonic:BUART:tx_bitclk\
            + \uart_ultrasonic:BUART:tx_state_1\ * 
              !\uart_ultrasonic:BUART:tx_state_0\ * 
              !\uart_ultrasonic:BUART:tx_shift_out\ * 
              !\uart_ultrasonic:BUART:tx_state_2\ * 
              \uart_ultrasonic:BUART:tx_bitclk\ * 
              \uart_ultrasonic:BUART:tx_counter_dp\
        );
        Output = \uart_ultrasonic:BUART:txn\ (fanout=1)
    </CYPRESSTAG>
    <CYPRESSTAG name="Datapath listing">

    ------------------------------------------------------------
    Datapath listing
    ------------------------------------------------------------

    datapathcell: Name =\NEOMOTE_1:UART_MOTE:BUART:sRX:RxShifter:u0\
        PORT MAP (
            clock => \NEOMOTE_1:UART_MOTE:Net_9\ ,
            cs_addr_2 => \NEOMOTE_1:UART_MOTE:BUART:rx_address_detected\ ,
            cs_addr_1 => \NEOMOTE_1:UART_MOTE:BUART:rx_state_0\ ,
            cs_addr_0 => \NEOMOTE_1:UART_MOTE:BUART:rx_bitclk_enable\ ,
            route_si => MODIN1_1 ,
            f0_load => \NEOMOTE_1:UART_MOTE:BUART:rx_load_fifo\ ,
            f0_bus_stat_comb => \NEOMOTE_1:UART_MOTE:BUART:rx_fifonotempty\ ,
            f0_blk_stat_comb => \NEOMOTE_1:UART_MOTE:BUART:rx_fifofull\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000000000000000000000000000000000000000000000000001001000000000100000000000000010000001100000001000000000000000100100001000011111111000000001111111111111111101000000110001001000001111100000000000000001100"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True

    datapathcell: Name =\NEOMOTE_1:UART_MOTE:BUART:sTX:TxShifter:u0\
        PORT MAP (
            clock => \NEOMOTE_1:UART_MOTE:Net_9\ ,
            cs_addr_2 => \NEOMOTE_1:UART_MOTE:BUART:tx_state_1\ ,
            cs_addr_1 => \NEOMOTE_1:UART_MOTE:BUART:tx_state_0\ ,
            cs_addr_0 => \NEOMOTE_1:UART_MOTE:BUART:tx_bitclk_enable_pre\ ,
            so_comb => \NEOMOTE_1:UART_MOTE:BUART:tx_shift_out\ ,
            f0_bus_stat_comb => \NEOMOTE_1:UART_MOTE:BUART:tx_fifo_notfull\ ,
            f0_blk_stat_comb => \NEOMOTE_1:UART_MOTE:BUART:tx_fifo_empty\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000000000000000000000000000000000000000000000000000011000000000000000000000000000010010000000000000000000000000000000000000011111111000000001111111111111111000000000000000001000100111100000000000000001100"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True

    datapathcell: Name =\NEOMOTE_1:UART_MOTE:BUART:sTX:sCLOCK:TxBitClkGen\
        PORT MAP (
            clock => \NEOMOTE_1:UART_MOTE:Net_9\ ,
            cs_addr_0 => \NEOMOTE_1:UART_MOTE:BUART:counter_load_not\ ,
            cl0_comb => \NEOMOTE_1:UART_MOTE:BUART:tx_bitclk_dp\ ,
            cl1_comb => \NEOMOTE_1:UART_MOTE:BUART:tx_counter_dp\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "1010100001000000001000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011111111000000001111111100000111001000000100000000000101111100000000000000001000"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True

    datapathcell: Name =\emFile_1:SPI0:BSPIM:sR8:Dp:u0\
        PORT MAP (
            clock => \emFile_1:Net_19\ ,
            cs_addr_2 => \emFile_1:SPI0:BSPIM:state_2\ ,
            cs_addr_1 => \emFile_1:SPI0:BSPIM:state_1\ ,
            cs_addr_0 => \emFile_1:SPI0:BSPIM:state_0\ ,
            route_si => \emFile_1:Net_16\ ,
            f1_load => \emFile_1:SPI0:BSPIM:load_rx_data\ ,
            so_comb => \emFile_1:SPI0:BSPIM:mosi_from_dp\ ,
            f0_bus_stat_comb => \emFile_1:SPI0:BSPIM:tx_status_2\ ,
            f0_blk_stat_comb => \emFile_1:SPI0:BSPIM:tx_status_1\ ,
            f1_bus_stat_comb => \emFile_1:SPI0:BSPIM:rx_status_5\ ,
            f1_blk_stat_comb => \emFile_1:SPI0:BSPIM:rx_status_4\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000000000000000000001100000000000001010000000001000100010000000000011100000000010001000000000000000101000000000000010100000011111111000000001111111111111111000000000010001000001000111100000000000000000100"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True

    datapathcell: Name =\uart:BUART:sRX:RxShifter:u0\
        PORT MAP (
            clock => \uart:Net_9\ ,
            cs_addr_2 => \uart:BUART:rx_address_detected\ ,
            cs_addr_1 => \uart:BUART:rx_state_0\ ,
            cs_addr_0 => \uart:BUART:rx_bitclk_enable\ ,
            route_si => \uart:BUART:rx_postpoll\ ,
            f0_load => \uart:BUART:rx_load_fifo\ ,
            f0_bus_stat_comb => \uart:BUART:rx_fifonotempty\ ,
            f0_blk_stat_comb => \uart:BUART:rx_fifofull\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000000000000000000000000000000000000000000000000001001000000000100000000000000010000001100000001000000000000000100100001000011111111000000001111111111111111101000000110001001000001111100000000000000001100"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True

    datapathcell: Name =\uart:BUART:sTX:TxShifter:u0\
        PORT MAP (
            clock => \uart:Net_9\ ,
            cs_addr_2 => \uart:BUART:tx_state_1\ ,
            cs_addr_1 => \uart:BUART:tx_state_0\ ,
            cs_addr_0 => \uart:BUART:tx_bitclk_enable_pre\ ,
            so_comb => \uart:BUART:tx_shift_out\ ,
            f0_bus_stat_comb => \uart:BUART:tx_fifo_notfull\ ,
            f0_blk_stat_comb => \uart:BUART:tx_fifo_empty\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000000000000000000000000000000000000000000000000000011000000000000000000000000000010010000000000000000000000000000000000000011111111000000001111111111111111000000000000000001000100111100000000000000001100"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True

    datapathcell: Name =\uart:BUART:sTX:sCLOCK:TxBitClkGen\
        PORT MAP (
            clock => \uart:Net_9\ ,
            cs_addr_0 => \uart:BUART:counter_load_not\ ,
            cl0_comb => \uart:BUART:tx_bitclk_dp\ ,
            cl1_comb => \uart:BUART:tx_counter_dp\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "1010100001000000001000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011111111000000001111111100000111001000000100000000000101111100000000000000001000"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True

    datapathcell: Name =\uart_solinst:BUART:sRX:RxShifter:u0\
        PORT MAP (
            clock => \uart_solinst:Net_9\ ,
            cs_addr_2 => \uart_solinst:BUART:rx_parity_bit\ ,
            cs_addr_1 => \uart_solinst:BUART:rx_state_0\ ,
            cs_addr_0 => \uart_solinst:BUART:rx_bitclk_enable\ ,
            route_si => \uart_solinst:BUART:rx_postpoll\ ,
            f0_load => \uart_solinst:BUART:rx_load_fifo\ ,
            ce0_comb => \uart_solinst:BUART:rx_addressmatch1\ ,
            ce1_comb => \uart_solinst:BUART:rx_addressmatch2\ ,
            f0_bus_stat_comb => \uart_solinst:BUART:rx_fifonotempty\ ,
            f0_blk_stat_comb => \uart_solinst:BUART:rx_fifofull\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000000000000000000000000000000000000000000000000001001000000000100000000000000010000001100000001000000000000000100100001000011111111000000001111111111111111101000000110001001000001111100000000000000001100"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True

    datapathcell: Name =\uart_solinst:BUART:sTX:TxShifter:u0\
        PORT MAP (
            clock => \uart_solinst:Net_9\ ,
            cs_addr_2 => \uart_solinst:BUART:tx_state_1\ ,
            cs_addr_1 => \uart_solinst:BUART:tx_state_0\ ,
            cs_addr_0 => \uart_solinst:BUART:tx_bitclk_enable_pre\ ,
            so_comb => \uart_solinst:BUART:tx_shift_out\ ,
            f0_bus_stat_comb => \uart_solinst:BUART:tx_fifo_notfull\ ,
            f0_blk_stat_comb => \uart_solinst:BUART:tx_fifo_empty\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000000000000000000000000000000000000000000000000000011000000000000000000000000000010010000000000000000000000000000000000000011111111000000001111111111111111000000000000000001000100111100000000000000001100"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True

    datapathcell: Name =\uart_solinst:BUART:sTX:sCLOCK:TxBitClkGen\
        PORT MAP (
            clock => \uart_solinst:Net_9\ ,
            cs_addr_0 => \uart_solinst:BUART:counter_load_not\ ,
            cl0_comb => \uart_solinst:BUART:tx_bitclk_dp\ ,
            cl1_comb => \uart_solinst:BUART:tx_counter_dp\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "1010100001000000001000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011111111000000001111111100000111001000000100000000000101111100000000000000001000"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True

    datapathcell: Name =\uart_ultrasonic:BUART:sRX:RxShifter:u0\
        PORT MAP (
            clock => \uart_ultrasonic:Net_9\ ,
            cs_addr_2 => \uart_ultrasonic:BUART:rx_address_detected\ ,
            cs_addr_1 => \uart_ultrasonic:BUART:rx_state_0\ ,
            cs_addr_0 => \uart_ultrasonic:BUART:rx_bitclk_enable\ ,
            route_si => \uart_ultrasonic:BUART:rx_postpoll\ ,
            f0_load => \uart_ultrasonic:BUART:rx_load_fifo\ ,
            f0_bus_stat_comb => \uart_ultrasonic:BUART:rx_fifonotempty\ ,
            f0_blk_stat_comb => \uart_ultrasonic:BUART:rx_fifofull\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000000000000000000000000000000000000000000000000001001000000000100000000000000010000001100000001000000000000000100100001000011111111000000001111111111111111101000000110001001000001111100000000000000001100"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True

    datapathcell: Name =\uart_ultrasonic:BUART:sTX:TxShifter:u0\
        PORT MAP (
            clock => \uart_ultrasonic:Net_9\ ,
            cs_addr_2 => \uart_ultrasonic:BUART:tx_state_1\ ,
            cs_addr_1 => \uart_ultrasonic:BUART:tx_state_0\ ,
            cs_addr_0 => \uart_ultrasonic:BUART:tx_bitclk_enable_pre\ ,
            so_comb => \uart_ultrasonic:BUART:tx_shift_out\ ,
            f0_bus_stat_comb => \uart_ultrasonic:BUART:tx_fifo_notfull\ ,
            f0_blk_stat_comb => \uart_ultrasonic:BUART:tx_fifo_empty\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000000000000000000000000000000000000000000000000000011000000000000000000000000000010010000000000000000000000000000000000000011111111000000001111111111111111000000000000000001000100111100000000000000001100"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True

    datapathcell: Name =\uart_ultrasonic:BUART:sTX:sCLOCK:TxBitClkGen\
        PORT MAP (
            clock => \uart_ultrasonic:Net_9\ ,
            cs_addr_0 => \uart_ultrasonic:BUART:counter_load_not\ ,
            cl0_comb => \uart_ultrasonic:BUART:tx_bitclk_dp\ ,
            cl1_comb => \uart_ultrasonic:BUART:tx_counter_dp\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "1010100001000000001000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011111111000000001111111100000111001000000100000000000101111100000000000000001000"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True
    </CYPRESSTAG>
    <CYPRESSTAG name="Status register listing">

    ------------------------------------------------------------
    Status register listing
    ------------------------------------------------------------

    statuscell: Name =\BottleCount:sts:sts_reg\
        PORT MAP (
            status_7 => Net_130_7 ,
            status_6 => Net_130_6 ,
            status_5 => Net_130_5 ,
            status_4 => Net_130_4 ,
            status_3 => Net_130_3 ,
            status_2 => Net_130_2 ,
            status_1 => Net_130_1 ,
            status_0 => Net_130_0 );
        Properties:
        {
            cy_force_order = 1
            cy_md_select = "00000000"
        }
        Clock Enable: True
    </CYPRESSTAG>
    <CYPRESSTAG name="StatusI register listing">

    ------------------------------------------------------------
    StatusI register listing
    ------------------------------------------------------------

    statusicell: Name =\NEOMOTE_1:UART_MOTE:BUART:sRX:RxSts\
        PORT MAP (
            clock => \NEOMOTE_1:UART_MOTE:Net_9\ ,
            status_5 => \NEOMOTE_1:UART_MOTE:BUART:rx_status_5\ ,
            status_4 => \NEOMOTE_1:UART_MOTE:BUART:rx_status_4\ ,
            status_3 => \NEOMOTE_1:UART_MOTE:BUART:rx_status_3\ ,
            interrupt => \NEOMOTE_1:Net_642\ );
        Properties:
        {
            cy_force_order = 1
            cy_int_mask = "1111111"
            cy_md_select = "1011111"
        }
        Clock Polarity: Active High
        Clock Enable: True

    statusicell: Name =\NEOMOTE_1:UART_MOTE:BUART:sTX:TxSts\
        PORT MAP (
            clock => \NEOMOTE_1:UART_MOTE:Net_9\ ,
            status_3 => \NEOMOTE_1:UART_MOTE:BUART:tx_fifo_notfull\ ,
            status_2 => \NEOMOTE_1:UART_MOTE:BUART:tx_status_2\ ,
            status_1 => \NEOMOTE_1:UART_MOTE:BUART:tx_fifo_empty\ ,
            status_0 => \NEOMOTE_1:UART_MOTE:BUART:tx_status_0\ );
        Properties:
        {
            cy_force_order = 1
            cy_int_mask = "1111111"
            cy_md_select = "0000001"
        }
        Clock Polarity: Active High
        Clock Enable: True

    statusicell: Name =\emFile_1:SPI0:BSPIM:RxStsReg\
        PORT MAP (
            clock => \emFile_1:Net_19\ ,
            status_6 => \emFile_1:SPI0:BSPIM:rx_status_6\ ,
            status_5 => \emFile_1:SPI0:BSPIM:rx_status_5\ ,
            status_4 => \emFile_1:SPI0:BSPIM:rx_status_4\ );
        Properties:
        {
            cy_force_order = 1
            cy_int_mask = "0000000"
            cy_md_select = "1000000"
        }
        Clock Polarity: Active High
        Clock Enable: True

    statusicell: Name =\emFile_1:SPI0:BSPIM:TxStsReg\
        PORT MAP (
            clock => \emFile_1:Net_19\ ,
            status_4 => \emFile_1:SPI0:BSPIM:tx_status_4\ ,
            status_3 => \emFile_1:SPI0:BSPIM:load_rx_data\ ,
            status_2 => \emFile_1:SPI0:BSPIM:tx_status_2\ ,
            status_1 => \emFile_1:SPI0:BSPIM:tx_status_1\ ,
            status_0 => \emFile_1:SPI0:BSPIM:tx_status_0\ );
        Properties:
        {
            cy_force_order = 1
            cy_int_mask = "0000000"
            cy_md_select = "0001001"
        }
        Clock Polarity: Active High
        Clock Enable: True

    statusicell: Name =\uart:BUART:sRX:RxSts\
        PORT MAP (
            clock => \uart:Net_9\ ,
            status_5 => \uart:BUART:rx_status_5\ ,
            status_4 => \uart:BUART:rx_status_4\ ,
            status_3 => \uart:BUART:rx_status_3\ ,
            interrupt => Net_401 );
        Properties:
        {
            cy_force_order = 1
            cy_int_mask = "1111111"
            cy_md_select = "1011111"
        }
        Clock Polarity: Active High
        Clock Enable: True

    statusicell: Name =\uart:BUART:sTX:TxSts\
        PORT MAP (
            clock => \uart:Net_9\ ,
            status_3 => \uart:BUART:tx_fifo_notfull\ ,
            status_2 => \uart:BUART:tx_status_2\ ,
            status_1 => \uart:BUART:tx_fifo_empty\ ,
            status_0 => \uart:BUART:tx_status_0\ );
        Properties:
        {
            cy_force_order = 1
            cy_int_mask = "1111111"
            cy_md_select = "0000001"
        }
        Clock Polarity: Active High
        Clock Enable: True

    statusicell: Name =\uart_solinst:BUART:sRX:RxSts\
        PORT MAP (
            clock => \uart_solinst:Net_9\ ,
            status_6 => \uart_solinst:BUART:rx_status_6\ ,
            status_5 => \uart_solinst:BUART:rx_status_5\ ,
            status_4 => \uart_solinst:BUART:rx_status_4\ ,
            status_3 => \uart_solinst:BUART:rx_status_3\ ,
            status_0 => \uart_solinst:BUART:rx_status_0\ ,
            interrupt => Net_641 );
        Properties:
        {
            cy_force_order = 1
            cy_int_mask = "1111111"
            cy_md_select = "1011111"
        }
        Clock Polarity: Active High
        Clock Enable: True

    statusicell: Name =\uart_solinst:BUART:sTX:TxSts\
        PORT MAP (
            clock => \uart_solinst:Net_9\ ,
            status_3 => \uart_solinst:BUART:tx_fifo_notfull\ ,
            status_2 => \uart_solinst:BUART:tx_status_2\ ,
            status_1 => \uart_solinst:BUART:tx_fifo_empty\ ,
            status_0 => \uart_solinst:BUART:tx_status_0\ );
        Properties:
        {
            cy_force_order = 1
            cy_int_mask = "1111111"
            cy_md_select = "0000001"
        }
        Clock Polarity: Active High
        Clock Enable: True

    statusicell: Name =\uart_ultrasonic:BUART:sRX:RxSts\
        PORT MAP (
            clock => \uart_ultrasonic:Net_9\ ,
            status_5 => \uart_ultrasonic:BUART:rx_status_5\ ,
            status_4 => \uart_ultrasonic:BUART:rx_status_4\ ,
            status_3 => \uart_ultrasonic:BUART:rx_status_3\ ,
            interrupt => Net_596 );
        Properties:
        {
            cy_force_order = 1
            cy_int_mask = "1111111"
            cy_md_select = "1011111"
        }
        Clock Polarity: Active High
        Clock Enable: True

    statusicell: Name =\uart_ultrasonic:BUART:sTX:TxSts\
        PORT MAP (
            clock => \uart_ultrasonic:Net_9\ ,
            status_3 => \uart_ultrasonic:BUART:tx_fifo_notfull\ ,
            status_2 => \uart_ultrasonic:BUART:tx_status_2\ ,
            status_1 => \uart_ultrasonic:BUART:tx_fifo_empty\ ,
            status_0 => \uart_ultrasonic:BUART:tx_status_0\ );
        Properties:
        {
            cy_force_order = 1
            cy_int_mask = "1111111"
            cy_md_select = "0000001"
        }
        Clock Polarity: Active High
        Clock Enable: True
    </CYPRESSTAG>
    <CYPRESSTAG name="Sync listing">
    </CYPRESSTAG>
    <CYPRESSTAG name="Control register listing">

    ------------------------------------------------------------
    Control register listing
    ------------------------------------------------------------

    controlcell: Name =\ControlReg_Modem:Sync:ctrl_reg\
        PORT MAP (
            control_7 => \ControlReg_Modem:control_7\ ,
            control_6 => \ControlReg_Modem:control_6\ ,
            control_5 => \ControlReg_Modem:control_5\ ,
            control_4 => \ControlReg_Modem:control_4\ ,
            control_3 => \ControlReg_Modem:control_3\ ,
            control_2 => \ControlReg_Modem:control_2\ ,
            control_1 => \ControlReg_Modem:control_1\ ,
            control_0 => Net_752 );
        Properties:
        {
            cy_ctrl_mode_0 = "00000000"
            cy_ctrl_mode_1 = "00000000"
            cy_ext_reset = 0
            cy_force_order = 1
            cy_init_value = "00000000"
        }
        Clock Enable: True

    controlcell: Name =\ControlReg_Solinst:Sync:ctrl_reg\
        PORT MAP (
            control_7 => \ControlReg_Solinst:control_7\ ,
            control_6 => \ControlReg_Solinst:control_6\ ,
            control_5 => \ControlReg_Solinst:control_5\ ,
            control_4 => \ControlReg_Solinst:control_4\ ,
            control_3 => \ControlReg_Solinst:control_3\ ,
            control_2 => \ControlReg_Solinst:control_2\ ,
            control_1 => \ControlReg_Solinst:control_1\ ,
            control_0 => tmpOE__uart_solinst_tx_net_0 );
        Properties:
        {
            cy_ctrl_mode_0 = "00000000"
            cy_ctrl_mode_1 = "00000000"
            cy_ext_reset = 0
            cy_force_order = 1
            cy_init_value = "00000000"
        }
        Clock Enable: True

    controlcell: Name =\uart_solinst:BUART:sCR:SyncCtl:CtrlReg\
        PORT MAP (
            clock => \uart_solinst:Net_9\ ,
            control_7 => \uart_solinst:BUART:control_7\ ,
            control_6 => \uart_solinst:BUART:control_6\ ,
            control_5 => \uart_solinst:BUART:control_5\ ,
            control_4 => \uart_solinst:BUART:control_4\ ,
            control_3 => \uart_solinst:BUART:control_3\ ,
            control_2 => \uart_solinst:BUART:control_2\ ,
            control_1 => \uart_solinst:BUART:control_1\ ,
            control_0 => \uart_solinst:BUART:control_0\ );
        Properties:
        {
            cy_ctrl_mode_0 = "11111111"
            cy_ctrl_mode_1 = "00000000"
            cy_ext_reset = 0
            cy_force_order = 1
            cy_init_value = "00000000"
        }
        Clock Polarity: Active High
        Clock Enable: True
    </CYPRESSTAG>
    <CYPRESSTAG name="Count7 listing">

    ------------------------------------------------------------
    Count7 listing
    ------------------------------------------------------------

    count7cell: Name =\NEOMOTE_1:UART_MOTE:BUART:sRX:RxBitCounter\
        PORT MAP (
            clock => \NEOMOTE_1:UART_MOTE:Net_9\ ,
            load => \NEOMOTE_1:UART_MOTE:BUART:rx_counter_load\ ,
            count_6 => MODIN4_6 ,
            count_5 => MODIN4_5 ,
            count_4 => MODIN4_4 ,
            count_3 => MODIN4_3 ,
            count_2 => \NEOMOTE_1:UART_MOTE:BUART:rx_count_2\ ,
            count_1 => \NEOMOTE_1:UART_MOTE:BUART:rx_count_1\ ,
            count_0 => \NEOMOTE_1:UART_MOTE:BUART:rx_count_0\ ,
            tc => \NEOMOTE_1:UART_MOTE:BUART:rx_count7_tc\ );
        Properties:
        {
            cy_alt_mode = 0
            cy_init_value = "0000000"
            cy_period = "1110010"
            cy_route_en = 1
            cy_route_ld = 1
        }
        Clock Polarity: Active High
        Clock Enable: True

    count7cell: Name =\emFile_1:SPI0:BSPIM:BitCounter\
        PORT MAP (
            clock => \emFile_1:Net_19\ ,
            enable => \emFile_1:SPI0:BSPIM:cnt_enable\ ,
            count_6 => \emFile_1:SPI0:BSPIM:count_6\ ,
            count_5 => \emFile_1:SPI0:BSPIM:count_5\ ,
            count_4 => \emFile_1:SPI0:BSPIM:count_4\ ,
            count_3 => \emFile_1:SPI0:BSPIM:count_3\ ,
            count_2 => \emFile_1:SPI0:BSPIM:count_2\ ,
            count_1 => \emFile_1:SPI0:BSPIM:count_1\ ,
            count_0 => \emFile_1:SPI0:BSPIM:count_0\ ,
            tc => \emFile_1:SPI0:BSPIM:cnt_tc\ );
        Properties:
        {
            cy_alt_mode = 0
            cy_init_value = "0000000"
            cy_period = "0001111"
            cy_route_en = 1
            cy_route_ld = 0
        }
        Clock Polarity: Active High
        Clock Enable: True

    count7cell: Name =\uart:BUART:sRX:RxBitCounter\
        PORT MAP (
            clock => \uart:Net_9\ ,
            load => \uart:BUART:rx_counter_load\ ,
            count_6 => MODIN8_6 ,
            count_5 => MODIN8_5 ,
            count_4 => MODIN8_4 ,
            count_3 => MODIN8_3 ,
            count_2 => \uart:BUART:rx_count_2\ ,
            count_1 => \uart:BUART:rx_count_1\ ,
            count_0 => \uart:BUART:rx_count_0\ ,
            tc => \uart:BUART:rx_count7_tc\ );
        Properties:
        {
            cy_alt_mode = 0
            cy_init_value = "0000000"
            cy_period = "1110010"
            cy_route_en = 1
            cy_route_ld = 1
        }
        Clock Polarity: Active High
        Clock Enable: True

    count7cell: Name =\uart_solinst:BUART:sRX:RxBitCounter\
        PORT MAP (
            clock => \uart_solinst:Net_9\ ,
            load => \uart_solinst:BUART:rx_counter_load\ ,
            count_6 => \uart_solinst:BUART:rx_count_6\ ,
            count_5 => \uart_solinst:BUART:rx_count_5\ ,
            count_4 => \uart_solinst:BUART:rx_count_4\ ,
            count_3 => \uart_solinst:BUART:rx_count_3\ ,
            count_2 => \uart_solinst:BUART:rx_count_2\ ,
            count_1 => \uart_solinst:BUART:rx_count_1\ ,
            count_0 => \uart_solinst:BUART:rx_count_0\ ,
            tc => \uart_solinst:BUART:rx_count7_tc\ );
        Properties:
        {
            cy_alt_mode = 0
            cy_init_value = "0000000"
            cy_period = "1110010"
            cy_route_en = 1
            cy_route_ld = 1
        }
        Clock Polarity: Active High
        Clock Enable: True

    count7cell: Name =\uart_ultrasonic:BUART:sRX:RxBitCounter\
        PORT MAP (
            clock => \uart_ultrasonic:Net_9\ ,
            load => \uart_ultrasonic:BUART:rx_counter_load\ ,
            count_6 => MODIN12_6 ,
            count_5 => MODIN12_5 ,
            count_4 => MODIN12_4 ,
            count_3 => MODIN12_3 ,
            count_2 => \uart_ultrasonic:BUART:rx_count_2\ ,
            count_1 => \uart_ultrasonic:BUART:rx_count_1\ ,
            count_0 => \uart_ultrasonic:BUART:rx_count_0\ ,
            tc => \uart_ultrasonic:BUART:rx_count7_tc\ );
        Properties:
        {
            cy_alt_mode = 0
            cy_init_value = "0000000"
            cy_period = "1110010"
            cy_route_en = 1
            cy_route_ld = 1
        }
        Clock Polarity: Active High
        Clock Enable: True
    </CYPRESSTAG>
    <CYPRESSTAG name="DRQ listing">
    </CYPRESSTAG>
    <CYPRESSTAG name="Interrupt listing">

    ------------------------------------------------------------
    Interrupt listing
    ------------------------------------------------------------

    interrupt: Name =\ADC_SAR_1:IRQ\
        PORT MAP (
            interrupt => Net_772 );
        Properties:
        {
            int_type = "10"
        }

    interrupt: Name =\NEOMOTE_1:I2C_0:I2C_IRQ\
        PORT MAP (
            interrupt => \NEOMOTE_1:I2C_0:Net_697\ );
        Properties:
        {
            int_type = "00"
        }

    interrupt: Name =\NEOMOTE_1:isr_RX\
        PORT MAP (
            interrupt => \NEOMOTE_1:Net_642\ );
        Properties:
        {
            int_type = "10"
        }

    interrupt: Name =\NEOMOTE_1:isr_RX_RTSn\
        PORT MAP (
            interrupt => \NEOMOTE_1:Net_653\ );
        Properties:
        {
            int_type = "10"
        }

    interrupt: Name =\NEOMOTE_1:isr_rtc_int1\
        PORT MAP (
            interrupt => \NEOMOTE_1:Net_636\ );
        Properties:
        {
            int_type = "00"
        }

    interrupt: Name =isr_SampleCounter
        PORT MAP (
            interrupt => Net_853 );
        Properties:
        {
            int_type = "10"
        }

    interrupt: Name =isr_SleepTimer
        PORT MAP (
            interrupt => CTW_OUT );
        Properties:
        {
            int_type = "10"
        }

    interrupt: Name =isr_byte_rx
        PORT MAP (
            interrupt => Net_401 );
        Properties:
        {
            int_type = "10"
        }

    interrupt: Name =isr_byte_ultrasonic_rx
        PORT MAP (
            interrupt => Net_596 );
        Properties:
        {
            int_type = "10"
        }

    interrupt: Name =isr_solinst_byte_rx
        PORT MAP (
            interrupt => Net_641 );
        Properties:
        {
            int_type = "10"
        }
    </CYPRESSTAG>
</CYPRESSTAG>
<CYPRESSTAG name="Technology mapping summary" expanded>

------------------------------------------------------------
Technology mapping summary
------------------------------------------------------------

Resource Type                 : Used : Free :  Max :  % Used
============================================================
Digital domain clock dividers :    7 :    1 :    8 :  87.50%
Analog domain clock dividers  :    1 :    3 :    4 :  25.00%
Pins                          :   40 :   32 :   72 :  55.56%
UDB Macrocells                :  140 :   52 :  192 :  72.92%
UDB Unique Pterms             :  273 :  111 :  384 :  71.09%
UDB Total Pterms              :  324 :      :      : 
UDB Datapath Cells            :   13 :   11 :   24 :  54.17%
UDB Status Cells              :   11 :   13 :   24 :  45.83%
             Status Registers :    1 
            StatusI Registers :   10 
UDB Control Cells             :    8 :   16 :   24 :  33.33%
            Control Registers :    3 
                 Count7 Cells :    5 
DMA Channels                  :    0 :   24 :   24 :   0.00%
Interrupts                    :   10 :   22 :   32 :  31.25%
DSM Fixed Blocks              :    0 :    1 :    1 :   0.00%
VIDAC Fixed Blocks            :    0 :    4 :    4 :   0.00%
SC Fixed Blocks               :    0 :    4 :    4 :   0.00%
Comparator Fixed Blocks       :    0 :    4 :    4 :   0.00%
Opamp Fixed Blocks            :    0 :    4 :    4 :   0.00%
CapSense Buffers              :    0 :    2 :    2 :   0.00%
CAN Fixed Blocks              :    0 :    1 :    1 :   0.00%
Decimator Fixed Blocks        :    0 :    1 :    1 :   0.00%
I2C Fixed Blocks              :    1 :    0 :    1 : 100.00%
Timer Fixed Blocks            :    0 :    4 :    4 :   0.00%
DFB Fixed Blocks              :    0 :    1 :    1 :   0.00%
USB Fixed Blocks              :    0 :    1 :    1 :   0.00%
LCD Fixed Blocks              :    0 :    1 :    1 :   0.00%
EMIF Fixed Blocks             :    0 :    1 :    1 :   0.00%
LPF Fixed Blocks              :    0 :    2 :    2 :   0.00%
SAR Fixed Blocks              :    1 :    1 :    2 :  50.00%
</CYPRESSTAG>
Technology Mapping: Elapsed time ==> 0s.161ms
Info: mpr.M0037: Unused pieces of the design have been optimized out. See the Tech mapping section of the report file for details. (App=cydsfit)
Tech mapping phase: Elapsed time ==> 0s.297ms
</CYPRESSTAG>
<CYPRESSTAG name="Analog Placement">
Initial Analog Placement Results:
IO_4@[IOP=(4)][IoId=(4)] : Pin_Sampler_Completed_Sample(0) (fixed)
IO_7@[IOP=(4)][IoId=(7)] : Pin_Sampler_Power(0) (fixed)
IO_2@[IOP=(4)][IoId=(2)] : Pin_Sampler_Sampler_Count(0) (fixed)
IO_6@[IOP=(4)][IoId=(6)] : Pin_Sampler_Trigger(0) (fixed)
IO_7@[IOP=(12)][IoId=(7)] : VBAT_EN(0) (fixed)
IO_5@[IOP=(5)][IoId=(5)] : Vbat(0) (fixed)
IO_5@[IOP=(3)][IoId=(5)] : \NEOMOTE_1:External_VRef(0)\ (fixed)
IO_4@[IOP=(12)][IoId=(4)] : \NEOMOTE_1:I2C_0_SCL(0)\ (fixed)
IO_5@[IOP=(12)][IoId=(5)] : \NEOMOTE_1:I2C_0_SDA(0)\ (fixed)
IO_6@[IOP=(1)][IoId=(6)] : \NEOMOTE_1:NEO_RTC_INT1(0)\ (fixed)
IO_3@[IOP=(15)][IoId=(3)] : \NEOMOTE_1:RTC_Crystal(0)\ (fixed)
IO_7@[IOP=(1)][IoId=(7)] : \NEOMOTE_1:RTC_Int2(0)\ (fixed)
IO_2@[IOP=(2)][IoId=(2)] : \NEOMOTE_1:RX_CTS_n(0)\ (fixed)
IO_1@[IOP=(2)][IoId=(1)] : \NEOMOTE_1:RX_Pin(0)\ (fixed)
IO_0@[IOP=(2)][IoId=(0)] : \NEOMOTE_1:SD_Card_Power(0)\ (fixed)
IO_5@[IOP=(2)][IoId=(5)] : \NEOMOTE_1:TX_CTS_n(0)\ (fixed)
IO_6@[IOP=(2)][IoId=(6)] : \NEOMOTE_1:TX_RTS_n(0)\ (fixed)
IO_7@[IOP=(2)][IoId=(7)] : \NEOMOTE_1:TimeN(0)\ (fixed)
IO_4@[IOP=(2)][IoId=(4)] : \NEOMOTE_1:pwr(0)\ (fixed)
IO_3@[IOP=(2)][IoId=(3)] : \NEOMOTE_1:pwr_1(0)\ (fixed)
IO_0@[IOP=(6)][IoId=(0)] : \emFile_1:SPI0_CS(0)\ (fixed)
IO_3@[IOP=(6)][IoId=(3)] : \emFile_1:miso0(0)\ (fixed)
IO_1@[IOP=(6)][IoId=(1)] : \emFile_1:mosi0(0)\ (fixed)
IO_2@[IOP=(6)][IoId=(2)] : \emFile_1:sclk0(0)\ (fixed)
IO_2@[IOP=(12)][IoId=(2)] : modem_power_pin(0) (fixed)
IO_7@[IOP=(3)][IoId=(7)] : modem_reset_pin(0) (fixed)
IO_5@[IOP=(0)][IoId=(5)] : modem_voltage_pin(0) (fixed)
IO_3@[IOP=(12)][IoId=(3)] : solinst_power_pin(0) (fixed)
IO_3@[IOP=(5)][IoId=(3)] : uart_rx(0) (fixed)
IO_1@[IOP=(4)][IoId=(1)] : uart_solinst_rx(0) (fixed)
IO_0@[IOP=(4)][IoId=(0)] : uart_solinst_tx(0) (fixed)
IO_2@[IOP=(1)][IoId=(2)] : uart_tx(0) (fixed)
IO_1@[IOP=(0)][IoId=(1)] : ultrasonic_uart_rx(0) (fixed)
IO_2@[IOP=(0)][IoId=(2)] : ultrasonic_voltage_pin(0) (fixed)
IO_4@[IOP=(0)][IoId=(4)] : \ADC_SAR_1:Bypass(0)\ (fixed, SAR-ExtVref)
SAR[0]@[FFB(SAR,0)] : \ADC_SAR_1:ADC_SAR\ (SAR-ExtVref)
Vref[3]@[FFB(Vref,3)] : \ADC_SAR_1:vRef_1024\
Analog Placement Results:
IO_4@[IOP=(4)][IoId=(4)] : Pin_Sampler_Completed_Sample(0) (fixed)
IO_7@[IOP=(4)][IoId=(7)] : Pin_Sampler_Power(0) (fixed)
IO_2@[IOP=(4)][IoId=(2)] : Pin_Sampler_Sampler_Count(0) (fixed)
IO_6@[IOP=(4)][IoId=(6)] : Pin_Sampler_Trigger(0) (fixed)
IO_7@[IOP=(12)][IoId=(7)] : VBAT_EN(0) (fixed)
IO_5@[IOP=(5)][IoId=(5)] : Vbat(0) (fixed)
IO_5@[IOP=(3)][IoId=(5)] : \NEOMOTE_1:External_VRef(0)\ (fixed)
IO_4@[IOP=(12)][IoId=(4)] : \NEOMOTE_1:I2C_0_SCL(0)\ (fixed)
IO_5@[IOP=(12)][IoId=(5)] : \NEOMOTE_1:I2C_0_SDA(0)\ (fixed)
IO_6@[IOP=(1)][IoId=(6)] : \NEOMOTE_1:NEO_RTC_INT1(0)\ (fixed)
IO_3@[IOP=(15)][IoId=(3)] : \NEOMOTE_1:RTC_Crystal(0)\ (fixed)
IO_7@[IOP=(1)][IoId=(7)] : \NEOMOTE_1:RTC_Int2(0)\ (fixed)
IO_2@[IOP=(2)][IoId=(2)] : \NEOMOTE_1:RX_CTS_n(0)\ (fixed)
IO_1@[IOP=(2)][IoId=(1)] : \NEOMOTE_1:RX_Pin(0)\ (fixed)
IO_0@[IOP=(2)][IoId=(0)] : \NEOMOTE_1:SD_Card_Power(0)\ (fixed)
IO_5@[IOP=(2)][IoId=(5)] : \NEOMOTE_1:TX_CTS_n(0)\ (fixed)
IO_6@[IOP=(2)][IoId=(6)] : \NEOMOTE_1:TX_RTS_n(0)\ (fixed)
IO_7@[IOP=(2)][IoId=(7)] : \NEOMOTE_1:TimeN(0)\ (fixed)
IO_4@[IOP=(2)][IoId=(4)] : \NEOMOTE_1:pwr(0)\ (fixed)
IO_3@[IOP=(2)][IoId=(3)] : \NEOMOTE_1:pwr_1(0)\ (fixed)
IO_0@[IOP=(6)][IoId=(0)] : \emFile_1:SPI0_CS(0)\ (fixed)
IO_3@[IOP=(6)][IoId=(3)] : \emFile_1:miso0(0)\ (fixed)
IO_1@[IOP=(6)][IoId=(1)] : \emFile_1:mosi0(0)\ (fixed)
IO_2@[IOP=(6)][IoId=(2)] : \emFile_1:sclk0(0)\ (fixed)
IO_2@[IOP=(12)][IoId=(2)] : modem_power_pin(0) (fixed)
IO_7@[IOP=(3)][IoId=(7)] : modem_reset_pin(0) (fixed)
IO_5@[IOP=(0)][IoId=(5)] : modem_voltage_pin(0) (fixed)
IO_3@[IOP=(12)][IoId=(3)] : solinst_power_pin(0) (fixed)
IO_3@[IOP=(5)][IoId=(3)] : uart_rx(0) (fixed)
IO_1@[IOP=(4)][IoId=(1)] : uart_solinst_rx(0) (fixed)
IO_0@[IOP=(4)][IoId=(0)] : uart_solinst_tx(0) (fixed)
IO_2@[IOP=(1)][IoId=(2)] : uart_tx(0) (fixed)
IO_1@[IOP=(0)][IoId=(1)] : ultrasonic_uart_rx(0) (fixed)
IO_2@[IOP=(0)][IoId=(2)] : ultrasonic_voltage_pin(0) (fixed)
IO_4@[IOP=(0)][IoId=(4)] : \ADC_SAR_1:Bypass(0)\ (fixed, SAR-ExtVref)
SAR[0]@[FFB(SAR,0)] : \ADC_SAR_1:ADC_SAR\ (SAR-ExtVref)
Vref[3]@[FFB(Vref,3)] : \ADC_SAR_1:vRef_1024\

Analog Placement phase: Elapsed time ==> 0s.034ms
</CYPRESSTAG>
<CYPRESSTAG name="Analog Routing">
Analog Routing phase: Elapsed time ==> 0s.004ms
</CYPRESSTAG>
<CYPRESSTAG name="Analog Code Generation">
============ Analog Final Answer Routes ============
Dump of CyAnalogRoutingResultsDB
Map of net to items {
  Net: Net_769 {
    sar_0_vplus
    agl1_x_sar_0_vplus
    agl1
    agl1_x_agr1
    agr1
    agr1_x_p5_5
    p5_5
  }
  Net: \ADC_SAR_1:Net_126\ {
    sar_0_vrefhi
    sar_0_vminus_x_sar_0_vrefhi
    sar_0_vminus
  }
  Net: \ADC_SAR_1:Net_215\ {
    p0_4
    p0_4_exvref
  }
  Net: \ADC_SAR_1:Net_248\ {
    common_vref_1024
    sar_0_vref_1024
    sar_0_vref_x_sar_0_vref_1024
    sar_0_vref
  }
}
Map of item to net {
  sar_0_vplus                                      -> Net_769
  agl1_x_sar_0_vplus                               -> Net_769
  agl1                                             -> Net_769
  agl1_x_agr1                                      -> Net_769
  agr1                                             -> Net_769
  agr1_x_p5_5                                      -> Net_769
  p5_5                                             -> Net_769
  sar_0_vrefhi                                     -> \ADC_SAR_1:Net_126\
  sar_0_vminus_x_sar_0_vrefhi                      -> \ADC_SAR_1:Net_126\
  sar_0_vminus                                     -> \ADC_SAR_1:Net_126\
  p0_4                                             -> \ADC_SAR_1:Net_215\
  p0_4_exvref                                      -> \ADC_SAR_1:Net_215\
  common_vref_1024                                 -> \ADC_SAR_1:Net_248\
  sar_0_vref_1024                                  -> \ADC_SAR_1:Net_248\
  sar_0_vref_x_sar_0_vref_1024                     -> \ADC_SAR_1:Net_248\
  sar_0_vref                                       -> \ADC_SAR_1:Net_248\
}
Mux Info {
}
Dump of CyP35AnalogRoutingResultsDB
IsVddaHalfUsedForComp = False
IsVddaHalfUsedForSar0 = False
IsVddaHalfUsedForSar1 = False
Analog Code Generation phase: Elapsed time ==> 0s.401ms
</CYPRESSTAG>
<CYPRESSTAG name="Digital Placement">
<CYPRESSTAG name="Detailed placement messages">
I2076: Total run-time: 4.8 sec.

</CYPRESSTAG>
<CYPRESSTAG name="PLD Packing">
<CYPRESSTAG name="PLD Packing Summary" expanded>

------------------------------------------------------------
PLD Packing Summary
------------------------------------------------------------
            Resource Type : Used : Free :  Max :  % Used
    ====================================================
                     PLDs :   48 :    0 :   48 : 100.00%

<CYPRESSTAG name="PLD Statistics">

        PLD Resource Type :     Average/LAB
    =======================================
                   Inputs :            8.00
                   Pterms :            6.15
               Macrocells :            2.92
</CYPRESSTAG>
<CYPRESSTAG name="Packed PLD Contents">
Packed PLD Contents not displayed at this verbose level.</CYPRESSTAG>
</CYPRESSTAG>
PLD Packing: Elapsed time ==> 0s.004ms
</CYPRESSTAG>
<CYPRESSTAG name="Partitioning">
<CYPRESSTAG name="Initial Partitioning Summary">
Initial Partitioning Summary not displayed at this verbose level.</CYPRESSTAG>
<CYPRESSTAG name="Final Partitioning Summary">
Final Partitioning Summary not displayed at this verbose level.</CYPRESSTAG>
Partitioning: Elapsed time ==> 0s.324ms
</CYPRESSTAG>
<CYPRESSTAG name="Simulated Annealing">
Annealing: Elapsed time ==> 0s.003ms
<CYPRESSTAG name="Simulated Annealing Results">
The seed used for moves was 114161200.
Inital cost was 1057, final cost is 1057 (0.00% improvement).</CYPRESSTAG>
</CYPRESSTAG>
<CYPRESSTAG name="Final Placement Summary">

------------------------------------------------------------
Final Placement Summary
------------------------------------------------------------

       Resource Type :      Count : Avg Inputs : Avg Outputs
    ========================================================
                 UDB :         24 :      12.13 :       5.83
<CYPRESSTAG name="Final Placement Details">
<CYPRESSTAG name="Component Details">

------------------------------------------------------------
Component Placement Details
------------------------------------------------------------
UDB [UDB=(0,0)] contents:
LAB@[UDB=(0,0)][LB=0] #macrocells=3, #inputs=7, #pterms=8
{
    [McSlotId=0]:     MacroCell: Name=\uart_solinst:BUART:counter_load_not\, Mode=(Combinatorial) @ [UDB=(0,0)][LB=0][MC=0]
        Total # of inputs        : 4
        Total # of product terms : 2
            Clock Enable: True
        Main Equation            : 2 pterms
        !(
              !\uart_solinst:BUART:tx_state_1\ * 
              !\uart_solinst:BUART:tx_state_0\ * 
              !\uart_solinst:BUART:tx_state_2\
            + !\uart_solinst:BUART:tx_state_1\ * 
              !\uart_solinst:BUART:tx_state_0\ * 
              \uart_solinst:BUART:tx_bitclk\
        );
        Output = \uart_solinst:BUART:counter_load_not\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]: (empty)
    [McSlotId=2]:     MacroCell: Name=Net_634, Mode=(Combinatorial) @ [UDB=(0,0)][LB=0][MC=2]
        Total # of inputs        : 1
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\uart_solinst:BUART:txn\
        );
        Output = Net_634 (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=\uart_solinst:BUART:txn\, Mode=(D-Register) @ [UDB=(0,0)][LB=0][MC=3]
        Total # of inputs        : 7
        Total # of product terms : 5
        List of special equations: 
            Clock  = (\uart_solinst:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 5 pterms
        (
              \uart_solinst:BUART:txn\ * \uart_solinst:BUART:tx_state_1\ * 
              !\uart_solinst:BUART:tx_bitclk\
            + \uart_solinst:BUART:txn\ * \uart_solinst:BUART:tx_state_2\
            + !\uart_solinst:BUART:tx_state_1\ * 
              \uart_solinst:BUART:tx_state_0\ * 
              !\uart_solinst:BUART:tx_shift_out\ * 
              !\uart_solinst:BUART:tx_state_2\
            + !\uart_solinst:BUART:tx_state_1\ * 
              \uart_solinst:BUART:tx_state_0\ * 
              !\uart_solinst:BUART:tx_state_2\ * 
              !\uart_solinst:BUART:tx_bitclk\
            + \uart_solinst:BUART:tx_state_1\ * 
              !\uart_solinst:BUART:tx_state_0\ * 
              !\uart_solinst:BUART:tx_shift_out\ * 
              !\uart_solinst:BUART:tx_state_2\ * 
              \uart_solinst:BUART:tx_bitclk\ * 
              \uart_solinst:BUART:tx_counter_dp\
        );
        Output = \uart_solinst:BUART:txn\ (fanout=2)
        Properties               : 
        {
        }
}

LAB@[UDB=(0,0)][LB=1] #macrocells=4, #inputs=6, #pterms=8
{
    [McSlotId=0]:     MacroCell: Name=\uart_solinst:BUART:pollcount_0\, Mode=(D-Register) @ [UDB=(0,0)][LB=1][MC=0]
        Total # of inputs        : 4
        Total # of product terms : 2
        List of special equations: 
            Clock  = (\uart_solinst:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !\uart_solinst:BUART:rx_count_2\ * 
              !\uart_solinst:BUART:rx_count_1\ * !Net_639 * 
              \uart_solinst:BUART:pollcount_0\
            + !\uart_solinst:BUART:rx_count_2\ * 
              !\uart_solinst:BUART:rx_count_1\ * Net_639 * 
              !\uart_solinst:BUART:pollcount_0\
        );
        Output = \uart_solinst:BUART:pollcount_0\ (fanout=3)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\uart_solinst:BUART:pollcount_1\, Mode=(D-Register) @ [UDB=(0,0)][LB=1][MC=1]
        Total # of inputs        : 5
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\uart_solinst:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !\uart_solinst:BUART:rx_count_2\ * 
              !\uart_solinst:BUART:rx_count_1\ * 
              !\uart_solinst:BUART:pollcount_1\ * Net_639 * 
              \uart_solinst:BUART:pollcount_0\
            + !\uart_solinst:BUART:rx_count_2\ * 
              !\uart_solinst:BUART:rx_count_1\ * 
              \uart_solinst:BUART:pollcount_1\ * !Net_639
            + !\uart_solinst:BUART:rx_count_2\ * 
              !\uart_solinst:BUART:rx_count_1\ * 
              \uart_solinst:BUART:pollcount_1\ * 
              !\uart_solinst:BUART:pollcount_0\
        );
        Output = \uart_solinst:BUART:pollcount_1\ (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\uart_solinst:BUART:rx_postpoll\, Mode=(Combinatorial) @ [UDB=(0,0)][LB=1][MC=2]
        Total # of inputs        : 3
        Total # of product terms : 2
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              \uart_solinst:BUART:pollcount_1\
            + Net_639 * \uart_solinst:BUART:pollcount_0\
        );
        Output = \uart_solinst:BUART:rx_postpoll\ (fanout=12)
        Properties               : 
        {
            soft = 1
        }

    [McSlotId=3]:     MacroCell: Name=\uart_solinst:BUART:rx_bitclk_enable\, Mode=(D-Register) @ [UDB=(0,0)][LB=1][MC=3]
        Total # of inputs        : 3
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\uart_solinst:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\uart_solinst:BUART:rx_count_2\ * 
              !\uart_solinst:BUART:rx_count_1\ * 
              !\uart_solinst:BUART:rx_count_0\
        );
        Output = \uart_solinst:BUART:rx_bitclk_enable\ (fanout=14)
        Properties               : 
        {
        }
}

datapathcell: Name =\uart_solinst:BUART:sTX:sCLOCK:TxBitClkGen\
    PORT MAP (
        clock => \uart_solinst:Net_9\ ,
        cs_addr_0 => \uart_solinst:BUART:counter_load_not\ ,
        cl0_comb => \uart_solinst:BUART:tx_bitclk_dp\ ,
        cl1_comb => \uart_solinst:BUART:tx_counter_dp\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "1010100001000000001000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011111111000000001111111100000111001000000100000000000101111100000000000000001000"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True

count7cell: Name =\uart_solinst:BUART:sRX:RxBitCounter\
    PORT MAP (
        clock => \uart_solinst:Net_9\ ,
        load => \uart_solinst:BUART:rx_counter_load\ ,
        count_6 => \uart_solinst:BUART:rx_count_6\ ,
        count_5 => \uart_solinst:BUART:rx_count_5\ ,
        count_4 => \uart_solinst:BUART:rx_count_4\ ,
        count_3 => \uart_solinst:BUART:rx_count_3\ ,
        count_2 => \uart_solinst:BUART:rx_count_2\ ,
        count_1 => \uart_solinst:BUART:rx_count_1\ ,
        count_0 => \uart_solinst:BUART:rx_count_0\ ,
        tc => \uart_solinst:BUART:rx_count7_tc\ );
    Properties:
    {
        cy_alt_mode = 0
        cy_init_value = "0000000"
        cy_period = "1110010"
        cy_route_en = 1
        cy_route_ld = 1
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(0,1)] contents:
LAB@[UDB=(0,1)][LB=0] #macrocells=1, #inputs=1, #pterms=1
{
    [McSlotId=0]: (empty)
    [McSlotId=1]: (empty)
    [McSlotId=2]: (empty)
    [McSlotId=3]:     MacroCell: Name=\uart_solinst:BUART:tx_status_2\, Mode=(Combinatorial) @ [UDB=(0,1)][LB=0][MC=3]
        Total # of inputs        : 1
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\uart_solinst:BUART:tx_fifo_notfull\
        );
        Output = \uart_solinst:BUART:tx_status_2\ (fanout=1)
        Properties               : 
        {
        }
}

LAB@[UDB=(0,1)][LB=1] #macrocells=4, #inputs=6, #pterms=8
{
    [McSlotId=0]:     MacroCell: Name=\uart_solinst:BUART:tx_status_0\, Mode=(Combinatorial) @ [UDB=(0,1)][LB=1][MC=0]
        Total # of inputs        : 5
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\uart_solinst:BUART:tx_state_1\ * 
              !\uart_solinst:BUART:tx_state_0\ * 
              \uart_solinst:BUART:tx_fifo_empty\ * 
              \uart_solinst:BUART:tx_state_2\ * 
              \uart_solinst:BUART:tx_bitclk\
        );
        Output = \uart_solinst:BUART:tx_status_0\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\uart_solinst:BUART:tx_state_2\, Mode=(T-Register) @ [UDB=(0,1)][LB=1][MC=1]
        Total # of inputs        : 5
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\uart_solinst:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !\uart_solinst:BUART:tx_state_1\ * 
              !\uart_solinst:BUART:tx_state_0\ * 
              \uart_solinst:BUART:tx_state_2\ * 
              \uart_solinst:BUART:tx_bitclk\
            + \uart_solinst:BUART:tx_state_1\ * 
              \uart_solinst:BUART:tx_state_0\ * 
              \uart_solinst:BUART:tx_bitclk\
            + \uart_solinst:BUART:tx_state_1\ * 
              !\uart_solinst:BUART:tx_state_2\ * 
              \uart_solinst:BUART:tx_bitclk\ * 
              !\uart_solinst:BUART:tx_counter_dp\
        );
        Output = \uart_solinst:BUART:tx_state_2\ (fanout=6)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\uart_solinst:BUART:tx_state_1\, Mode=(T-Register) @ [UDB=(0,1)][LB=1][MC=2]
        Total # of inputs        : 5
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\uart_solinst:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              \uart_solinst:BUART:tx_state_1\ * 
              \uart_solinst:BUART:tx_state_0\ * 
              \uart_solinst:BUART:tx_bitclk\
            + \uart_solinst:BUART:tx_state_1\ * 
              !\uart_solinst:BUART:tx_state_2\ * 
              \uart_solinst:BUART:tx_bitclk\ * 
              !\uart_solinst:BUART:tx_counter_dp\
            + \uart_solinst:BUART:tx_state_0\ * 
              !\uart_solinst:BUART:tx_state_2\ * 
              \uart_solinst:BUART:tx_bitclk\
        );
        Output = \uart_solinst:BUART:tx_state_1\ (fanout=7)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=\uart_solinst:BUART:tx_state_0\, Mode=(T-Register) @ [UDB=(0,1)][LB=1][MC=3]
        Total # of inputs        : 5
        Total # of product terms : 4
        List of special equations: 
            Clock  = (\uart_solinst:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\uart_solinst:BUART:tx_state_1\ * 
              !\uart_solinst:BUART:tx_state_0\ * 
              !\uart_solinst:BUART:tx_fifo_empty\ * 
              !\uart_solinst:BUART:tx_state_2\
            + !\uart_solinst:BUART:tx_state_1\ * 
              !\uart_solinst:BUART:tx_state_0\ * 
              !\uart_solinst:BUART:tx_fifo_empty\ * 
              \uart_solinst:BUART:tx_bitclk\
            + \uart_solinst:BUART:tx_state_1\ * 
              \uart_solinst:BUART:tx_state_0\ * 
              \uart_solinst:BUART:tx_fifo_empty\ * 
              \uart_solinst:BUART:tx_bitclk\
            + \uart_solinst:BUART:tx_state_0\ * 
              !\uart_solinst:BUART:tx_state_2\ * 
              \uart_solinst:BUART:tx_bitclk\
        );
        Output = \uart_solinst:BUART:tx_state_0\ (fanout=7)
        Properties               : 
        {
        }
}

datapathcell: Name =\uart_solinst:BUART:sTX:TxShifter:u0\
    PORT MAP (
        clock => \uart_solinst:Net_9\ ,
        cs_addr_2 => \uart_solinst:BUART:tx_state_1\ ,
        cs_addr_1 => \uart_solinst:BUART:tx_state_0\ ,
        cs_addr_0 => \uart_solinst:BUART:tx_bitclk_enable_pre\ ,
        so_comb => \uart_solinst:BUART:tx_shift_out\ ,
        f0_bus_stat_comb => \uart_solinst:BUART:tx_fifo_notfull\ ,
        f0_blk_stat_comb => \uart_solinst:BUART:tx_fifo_empty\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000000000000000000000000000000000000000000000000000011000000000000000000000000000010010000000000000000000000000000000000000011111111000000001111111111111111000000000000000001000100111100000000000000001100"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True

statusicell: Name =\uart_solinst:BUART:sTX:TxSts\
    PORT MAP (
        clock => \uart_solinst:Net_9\ ,
        status_3 => \uart_solinst:BUART:tx_fifo_notfull\ ,
        status_2 => \uart_solinst:BUART:tx_status_2\ ,
        status_1 => \uart_solinst:BUART:tx_fifo_empty\ ,
        status_0 => \uart_solinst:BUART:tx_status_0\ );
    Properties:
    {
        cy_force_order = 1
        cy_int_mask = "1111111"
        cy_md_select = "0000001"
    }
    Clock Polarity: Active High
    Clock Enable: True

controlcell: Name =\ControlReg_Modem:Sync:ctrl_reg\
    PORT MAP (
        control_7 => \ControlReg_Modem:control_7\ ,
        control_6 => \ControlReg_Modem:control_6\ ,
        control_5 => \ControlReg_Modem:control_5\ ,
        control_4 => \ControlReg_Modem:control_4\ ,
        control_3 => \ControlReg_Modem:control_3\ ,
        control_2 => \ControlReg_Modem:control_2\ ,
        control_1 => \ControlReg_Modem:control_1\ ,
        control_0 => Net_752 );
    Properties:
    {
        cy_ctrl_mode_0 = "00000000"
        cy_ctrl_mode_1 = "00000000"
        cy_ext_reset = 0
        cy_force_order = 1
        cy_init_value = "00000000"
    }
    Clock Enable: True

UDB [UDB=(0,2)] contents:
LAB@[UDB=(0,2)][LB=0] #macrocells=3, #inputs=12, #pterms=6
{
    [McSlotId=0]:     MacroCell: Name=\uart_solinst:BUART:rx_state_2_split\, Mode=(Combinatorial) @ [UDB=(0,2)][LB=0][MC=0]
        Total # of inputs        : 12
        Total # of product terms : 4
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              \uart_solinst:BUART:control_5\ * 
              \uart_solinst:BUART:rx_addressmatch2\ * 
              !\uart_solinst:BUART:rx_state_0\ * 
              \uart_solinst:BUART:rx_bitclk_enable\ * 
              \uart_solinst:BUART:rx_postpoll\ * 
              \uart_solinst:BUART:rx_state_3\ * 
              !\uart_solinst:BUART:rx_parity_bit\
            + !\uart_solinst:BUART:rx_state_0\ * 
              \uart_solinst:BUART:rx_bitclk_enable\ * 
              \uart_solinst:BUART:rx_state_2\ * 
              !\uart_solinst:BUART:rx_parity_bit\
            + !\uart_solinst:BUART:rx_state_0\ * 
              !\uart_solinst:BUART:rx_state_3\ * 
              !\uart_solinst:BUART:rx_state_2\ * !Net_639 * 
              \uart_solinst:BUART:rx_last\ * 
              !\uart_solinst:BUART:rx_parity_bit\
            + \uart_solinst:BUART:rx_state_0\ * 
              !\uart_solinst:BUART:rx_state_3\ * 
              !\uart_solinst:BUART:rx_state_2\ * 
              !\uart_solinst:BUART:rx_count_6\ * 
              !\uart_solinst:BUART:rx_count_4\ * 
              !\uart_solinst:BUART:rx_parity_bit\
        );
        Output = \uart_solinst:BUART:rx_state_2_split\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\uart_solinst:BUART:rx_last\, Mode=(D-Register) @ [UDB=(0,2)][LB=0][MC=1]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\uart_solinst:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_639
        );
        Output = \uart_solinst:BUART:rx_last\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]: (empty)
    [McSlotId=3]:     MacroCell: Name=\uart_solinst:BUART:rx_counter_load\, Mode=(Combinatorial) @ [UDB=(0,2)][LB=0][MC=3]
        Total # of inputs        : 4
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\uart_solinst:BUART:rx_state_0\ * 
              !\uart_solinst:BUART:rx_state_3\ * 
              !\uart_solinst:BUART:rx_state_2\ * 
              !\uart_solinst:BUART:rx_parity_bit\
        );
        Output = \uart_solinst:BUART:rx_counter_load\ (fanout=2)
        Properties               : 
        {
        }
}

LAB@[UDB=(0,2)][LB=1] #macrocells=3, #inputs=9, #pterms=4
{
    [McSlotId=0]:     MacroCell: Name=\uart_solinst:BUART:rx_state_2\, Mode=(T-Register) @ [UDB=(0,2)][LB=1][MC=0]
        Total # of inputs        : 8
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\uart_solinst:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !\uart_solinst:BUART:rx_state_0\ * 
              \uart_solinst:BUART:rx_bitclk_enable\ * 
              !\uart_solinst:BUART:rx_postpoll\ * 
              \uart_solinst:BUART:rx_state_3\ * 
              \uart_solinst:BUART:rx_address_detected\ * 
              !\uart_solinst:BUART:rx_parity_bit\
            + \uart_solinst:BUART:rx_state_2_split\
            + \uart_solinst:BUART:rx_state_2_split_1\
        );
        Output = \uart_solinst:BUART:rx_state_2\ (fanout=15)
        Properties               : 
        {
        }

    [McSlotId=1]: (empty)
    [McSlotId=2]:     MacroCell: Name=\uart_solinst:BUART:tx_bitclk\, Mode=(D-Register) @ [UDB=(0,2)][LB=1][MC=2]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\uart_solinst:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\uart_solinst:BUART:tx_bitclk_dp\
        );
        Output = \uart_solinst:BUART:tx_bitclk\ (fanout=6)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=\uart_solinst:BUART:tx_bitclk_enable_pre\, Mode=(Combinatorial) @ [UDB=(0,2)][LB=1][MC=3]
        Total # of inputs        : 1
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\uart_solinst:BUART:tx_bitclk_dp\
        );
        Output = \uart_solinst:BUART:tx_bitclk_enable_pre\ (fanout=1)
        Properties               : 
        {
        }
}

controlcell: Name =\uart_solinst:BUART:sCR:SyncCtl:CtrlReg\
    PORT MAP (
        clock => \uart_solinst:Net_9\ ,
        control_7 => \uart_solinst:BUART:control_7\ ,
        control_6 => \uart_solinst:BUART:control_6\ ,
        control_5 => \uart_solinst:BUART:control_5\ ,
        control_4 => \uart_solinst:BUART:control_4\ ,
        control_3 => \uart_solinst:BUART:control_3\ ,
        control_2 => \uart_solinst:BUART:control_2\ ,
        control_1 => \uart_solinst:BUART:control_1\ ,
        control_0 => \uart_solinst:BUART:control_0\ );
    Properties:
    {
        cy_ctrl_mode_0 = "11111111"
        cy_ctrl_mode_1 = "00000000"
        cy_ext_reset = 0
        cy_force_order = 1
        cy_init_value = "00000000"
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(0,3)] contents:
LAB@[UDB=(0,3)][LB=0] #macrocells=3, #inputs=12, #pterms=7
{
    [McSlotId=0]:     MacroCell: Name=\uart_solinst:BUART:rx_state_3_split\, Mode=(Combinatorial) @ [UDB=(0,3)][LB=0][MC=0]
        Total # of inputs        : 12
        Total # of product terms : 5
            Clock Enable: True
        Main Equation            : 5 pterms
        (
              !\uart_solinst:BUART:control_7\ * 
              \uart_solinst:BUART:control_6\ * \uart_solinst:BUART:control_5\ * 
              !\uart_solinst:BUART:rx_addressmatch1\ * 
              !\uart_solinst:BUART:rx_addressmatch2\ * 
              !\uart_solinst:BUART:rx_state_0\ * 
              \uart_solinst:BUART:rx_bitclk_enable\ * 
              \uart_solinst:BUART:rx_postpoll\ * 
              \uart_solinst:BUART:rx_state_3\ * 
              !\uart_solinst:BUART:rx_parity_bit\
            + !\uart_solinst:BUART:control_7\ * 
              \uart_solinst:BUART:control_6\ * \uart_solinst:BUART:control_5\ * 
              !\uart_solinst:BUART:rx_state_0\ * 
              \uart_solinst:BUART:rx_bitclk_enable\ * 
              !\uart_solinst:BUART:rx_postpoll\ * 
              \uart_solinst:BUART:rx_state_3\ * 
              !\uart_solinst:BUART:rx_address_detected\ * 
              !\uart_solinst:BUART:rx_parity_bit\
            + \uart_solinst:BUART:control_7\ * 
              !\uart_solinst:BUART:control_6\ * 
              !\uart_solinst:BUART:control_5\ * 
              !\uart_solinst:BUART:rx_state_0\ * 
              \uart_solinst:BUART:rx_bitclk_enable\ * 
              \uart_solinst:BUART:rx_postpoll\ * 
              \uart_solinst:BUART:rx_state_3\ * 
              !\uart_solinst:BUART:rx_parity_bit\
            + \uart_solinst:BUART:control_7\ * 
              !\uart_solinst:BUART:control_6\ * 
              !\uart_solinst:BUART:control_5\ * 
              !\uart_solinst:BUART:rx_state_0\ * 
              \uart_solinst:BUART:rx_bitclk_enable\ * 
              \uart_solinst:BUART:rx_state_3\ * 
              !\uart_solinst:BUART:rx_address_detected\ * 
              !\uart_solinst:BUART:rx_parity_bit\
            + !\uart_solinst:BUART:rx_state_0\ * 
              \uart_solinst:BUART:rx_bitclk_enable\ * 
              \uart_solinst:BUART:rx_state_3\ * 
              \uart_solinst:BUART:rx_state_2\ * 
              !\uart_solinst:BUART:rx_parity_bit\
        );
        Output = \uart_solinst:BUART:rx_state_3_split\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\uart_solinst:BUART:rx_status_3\, Mode=(D-Register) @ [UDB=(0,3)][LB=0][MC=1]
        Total # of inputs        : 6
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\uart_solinst:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\uart_solinst:BUART:rx_state_0\ * 
              \uart_solinst:BUART:rx_bitclk_enable\ * 
              !\uart_solinst:BUART:rx_postpoll\ * 
              \uart_solinst:BUART:rx_state_3\ * 
              \uart_solinst:BUART:rx_state_2\ * 
              !\uart_solinst:BUART:rx_parity_bit\
        );
        Output = \uart_solinst:BUART:rx_status_3\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]: (empty)
    [McSlotId=3]:     MacroCell: Name=\uart_solinst:BUART:rx_state_stop1_reg\, Mode=(D-Register) @ [UDB=(0,3)][LB=0][MC=3]
        Total # of inputs        : 4
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\uart_solinst:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        !(
              !\uart_solinst:BUART:rx_state_0\ * 
              \uart_solinst:BUART:rx_state_3\ * 
              \uart_solinst:BUART:rx_state_2\ * 
              !\uart_solinst:BUART:rx_parity_bit\
        );
        Output = \uart_solinst:BUART:rx_state_stop1_reg\ (fanout=1)
        Properties               : 
        {
        }
}

LAB@[UDB=(0,3)][LB=1] #macrocells=3, #inputs=12, #pterms=5
{
    [McSlotId=0]:     MacroCell: Name=\uart_solinst:BUART:rx_state_0\, Mode=(T-Register) @ [UDB=(0,3)][LB=1][MC=0]
        Total # of inputs        : 9
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\uart_solinst:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !\uart_solinst:BUART:rx_state_0\ * 
              \uart_solinst:BUART:rx_bitclk_enable\ * 
              !\uart_solinst:BUART:rx_postpoll\ * 
              !\uart_solinst:BUART:rx_state_3\ * 
              \uart_solinst:BUART:rx_state_2\ * 
              !\uart_solinst:BUART:rx_parity_bit\
            + \uart_solinst:BUART:rx_state_0\ * 
              !\uart_solinst:BUART:rx_state_3\ * 
              !\uart_solinst:BUART:rx_state_2\ * 
              !\uart_solinst:BUART:rx_count_6\ * 
              !\uart_solinst:BUART:rx_count_5\ * 
              !\uart_solinst:BUART:rx_parity_bit\
            + \uart_solinst:BUART:rx_state_0\ * 
              !\uart_solinst:BUART:rx_state_3\ * 
              !\uart_solinst:BUART:rx_state_2\ * 
              !\uart_solinst:BUART:rx_count_6\ * 
              !\uart_solinst:BUART:rx_count_4\ * 
              !\uart_solinst:BUART:rx_parity_bit\
        );
        Output = \uart_solinst:BUART:rx_state_0\ (fanout=17)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\uart_solinst:BUART:rx_state_3\, Mode=(T-Register) @ [UDB=(0,3)][LB=1][MC=1]
        Total # of inputs        : 8
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\uart_solinst:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              \uart_solinst:BUART:rx_state_0\ * 
              !\uart_solinst:BUART:rx_state_3\ * 
              !\uart_solinst:BUART:rx_state_2\ * 
              !\uart_solinst:BUART:rx_count_6\ * 
              !\uart_solinst:BUART:rx_count_5\ * 
              !\uart_solinst:BUART:rx_parity_bit\
            + \uart_solinst:BUART:rx_state_0\ * 
              !\uart_solinst:BUART:rx_state_3\ * 
              !\uart_solinst:BUART:rx_state_2\ * 
              !\uart_solinst:BUART:rx_count_6\ * 
              !\uart_solinst:BUART:rx_count_4\ * 
              !\uart_solinst:BUART:rx_parity_bit\
            + \uart_solinst:BUART:rx_state_3_split\
        );
        Output = \uart_solinst:BUART:rx_state_3\ (fanout=16)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\uart_solinst:BUART:rx_status_5\, Mode=(Combinatorial) @ [UDB=(0,3)][LB=1][MC=2]
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \uart_solinst:BUART:rx_fifonotempty\ * 
              \uart_solinst:BUART:rx_state_stop1_reg\
        );
        Output = \uart_solinst:BUART:rx_status_5\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]: (empty)
}

UDB [UDB=(0,4)] contents:
LAB@[UDB=(0,4)][LB=0] #macrocells=2, #inputs=11, #pterms=8
{
    [McSlotId=0]:     MacroCell: Name=\uart_solinst:BUART:rx_addr_match_status\, Mode=(D-Register) @ [UDB=(0,4)][LB=0][MC=0]
        Total # of inputs        : 10
        Total # of product terms : 6
        List of special equations: 
            Clock  = (\uart_solinst:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 6 pterms
        (
              \uart_solinst:BUART:control_7\ * 
              \uart_solinst:BUART:rx_addressmatch1\ * 
              !\uart_solinst:BUART:rx_state_0\ * 
              \uart_solinst:BUART:rx_bitclk_enable\ * 
              \uart_solinst:BUART:rx_state_3\ * 
              \uart_solinst:BUART:rx_state_2\ * 
              !\uart_solinst:BUART:rx_parity_bit\
            + \uart_solinst:BUART:control_7\ * 
              \uart_solinst:BUART:rx_addressmatch2\ * 
              !\uart_solinst:BUART:rx_state_0\ * 
              \uart_solinst:BUART:rx_bitclk_enable\ * 
              \uart_solinst:BUART:rx_state_3\ * 
              \uart_solinst:BUART:rx_state_2\ * 
              !\uart_solinst:BUART:rx_parity_bit\
            + \uart_solinst:BUART:control_6\ * 
              \uart_solinst:BUART:rx_addressmatch1\ * 
              !\uart_solinst:BUART:rx_state_0\ * 
              \uart_solinst:BUART:rx_bitclk_enable\ * 
              \uart_solinst:BUART:rx_state_3\ * 
              \uart_solinst:BUART:rx_state_2\ * 
              !\uart_solinst:BUART:rx_parity_bit\
            + \uart_solinst:BUART:control_6\ * 
              \uart_solinst:BUART:rx_addressmatch2\ * 
              !\uart_solinst:BUART:rx_state_0\ * 
              \uart_solinst:BUART:rx_bitclk_enable\ * 
              \uart_solinst:BUART:rx_state_3\ * 
              \uart_solinst:BUART:rx_state_2\ * 
              !\uart_solinst:BUART:rx_parity_bit\
            + \uart_solinst:BUART:control_5\ * 
              \uart_solinst:BUART:rx_addressmatch1\ * 
              !\uart_solinst:BUART:rx_state_0\ * 
              \uart_solinst:BUART:rx_bitclk_enable\ * 
              \uart_solinst:BUART:rx_state_3\ * 
              \uart_solinst:BUART:rx_state_2\ * 
              !\uart_solinst:BUART:rx_parity_bit\
            + \uart_solinst:BUART:control_5\ * 
              \uart_solinst:BUART:rx_addressmatch2\ * 
              !\uart_solinst:BUART:rx_state_0\ * 
              \uart_solinst:BUART:rx_bitclk_enable\ * 
              \uart_solinst:BUART:rx_state_3\ * 
              \uart_solinst:BUART:rx_state_2\ * 
              !\uart_solinst:BUART:rx_parity_bit\
        );
        Output = \uart_solinst:BUART:rx_addr_match_status\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\uart_solinst:BUART:rx_status_6\, Mode=(Combinatorial) @ [UDB=(0,4)][LB=0][MC=1]
        Total # of inputs        : 4
        Total # of product terms : 2
            Clock Enable: True
        Main Equation            : 2 pterms
        !(
              !\uart_solinst:BUART:control_7\ * 
              !\uart_solinst:BUART:control_6\ * 
              !\uart_solinst:BUART:control_5\
            + !\uart_solinst:BUART:rx_addr_match_status\
        );
        Output = \uart_solinst:BUART:rx_status_6\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

LAB@[UDB=(0,4)][LB=1] #macrocells=1, #inputs=2, #pterms=1
{
    [McSlotId=0]: (empty)
    [McSlotId=1]: (empty)
    [McSlotId=2]: (empty)
    [McSlotId=3]:     MacroCell: Name=\uart_solinst:BUART:rx_status_4\, Mode=(Combinatorial) @ [UDB=(0,4)][LB=1][MC=3]
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \uart_solinst:BUART:rx_load_fifo\ * 
              \uart_solinst:BUART:rx_fifofull\
        );
        Output = \uart_solinst:BUART:rx_status_4\ (fanout=1)
        Properties               : 
        {
        }
}

datapathcell: Name =\uart_solinst:BUART:sRX:RxShifter:u0\
    PORT MAP (
        clock => \uart_solinst:Net_9\ ,
        cs_addr_2 => \uart_solinst:BUART:rx_parity_bit\ ,
        cs_addr_1 => \uart_solinst:BUART:rx_state_0\ ,
        cs_addr_0 => \uart_solinst:BUART:rx_bitclk_enable\ ,
        route_si => \uart_solinst:BUART:rx_postpoll\ ,
        f0_load => \uart_solinst:BUART:rx_load_fifo\ ,
        ce0_comb => \uart_solinst:BUART:rx_addressmatch1\ ,
        ce1_comb => \uart_solinst:BUART:rx_addressmatch2\ ,
        f0_bus_stat_comb => \uart_solinst:BUART:rx_fifonotempty\ ,
        f0_blk_stat_comb => \uart_solinst:BUART:rx_fifofull\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000000000000000000000000000000000000000000000000001001000000000100000000000000010000001100000001000000000000000100100001000011111111000000001111111111111111101000000110001001000001111100000000000000001100"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True

statusicell: Name =\uart_solinst:BUART:sRX:RxSts\
    PORT MAP (
        clock => \uart_solinst:Net_9\ ,
        status_6 => \uart_solinst:BUART:rx_status_6\ ,
        status_5 => \uart_solinst:BUART:rx_status_5\ ,
        status_4 => \uart_solinst:BUART:rx_status_4\ ,
        status_3 => \uart_solinst:BUART:rx_status_3\ ,
        status_0 => \uart_solinst:BUART:rx_status_0\ ,
        interrupt => Net_641 );
    Properties:
    {
        cy_force_order = 1
        cy_int_mask = "1111111"
        cy_md_select = "1011111"
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(0,5)] contents:
LAB@[UDB=(0,5)][LB=0] #macrocells=3, #inputs=12, #pterms=7
{
    [McSlotId=0]:     MacroCell: Name=\uart_solinst:BUART:rx_markspace_pre\, Mode=(T-Register) @ [UDB=(0,5)][LB=0][MC=0]
        Total # of inputs        : 9
        Total # of product terms : 2
        List of special equations: 
            Clock  = (\uart_solinst:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              \uart_solinst:BUART:control_7\ * 
              !\uart_solinst:BUART:rx_state_0\ * 
              \uart_solinst:BUART:rx_bitclk_enable\ * 
              !\uart_solinst:BUART:rx_postpoll\ * 
              !\uart_solinst:BUART:rx_state_3\ * 
              \uart_solinst:BUART:rx_state_2\ * 
              \uart_solinst:BUART:rx_markspace_pre\ * 
              !\uart_solinst:BUART:rx_parity_bit\
            + \uart_solinst:BUART:rx_markspace_pre_split\
        );
        Output = \uart_solinst:BUART:rx_markspace_pre\ (fanout=3)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\uart_solinst:BUART:rx_markspace_status\, Mode=(D-Register) @ [UDB=(0,5)][LB=0][MC=1]
        Total # of inputs        : 9
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\uart_solinst:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              \uart_solinst:BUART:control_7\ * 
              !\uart_solinst:BUART:rx_state_0\ * 
              \uart_solinst:BUART:rx_bitclk_enable\ * 
              \uart_solinst:BUART:rx_state_3\ * 
              \uart_solinst:BUART:rx_state_2\ * 
              \uart_solinst:BUART:rx_markspace_pre\ * 
              !\uart_solinst:BUART:rx_parity_bit\
            + \uart_solinst:BUART:control_6\ * 
              !\uart_solinst:BUART:rx_state_0\ * 
              \uart_solinst:BUART:rx_bitclk_enable\ * 
              \uart_solinst:BUART:rx_state_3\ * 
              \uart_solinst:BUART:rx_state_2\ * 
              \uart_solinst:BUART:rx_markspace_pre\ * 
              !\uart_solinst:BUART:rx_parity_bit\
            + \uart_solinst:BUART:control_5\ * 
              !\uart_solinst:BUART:rx_state_0\ * 
              \uart_solinst:BUART:rx_bitclk_enable\ * 
              \uart_solinst:BUART:rx_state_3\ * 
              \uart_solinst:BUART:rx_state_2\ * 
              \uart_solinst:BUART:rx_markspace_pre\ * 
              !\uart_solinst:BUART:rx_parity_bit\
        );
        Output = \uart_solinst:BUART:rx_markspace_status\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\uart_solinst:BUART:rx_status_0\, Mode=(Combinatorial) @ [UDB=(0,5)][LB=0][MC=2]
        Total # of inputs        : 4
        Total # of product terms : 2
            Clock Enable: True
        Main Equation            : 2 pterms
        !(
              !\uart_solinst:BUART:control_7\ * 
              !\uart_solinst:BUART:control_6\ * 
              !\uart_solinst:BUART:control_5\
            + !\uart_solinst:BUART:rx_markspace_status\
        );
        Output = \uart_solinst:BUART:rx_status_0\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]: (empty)
}

LAB@[UDB=(0,5)][LB=1] #macrocells=1, #inputs=10, #pterms=8
{
    [McSlotId=0]:     MacroCell: Name=\uart_solinst:BUART:rx_markspace_pre_split\, Mode=(Combinatorial) @ [UDB=(0,5)][LB=1][MC=0]
        Total # of inputs        : 10
        Total # of product terms : 8
            Clock Enable: True
        Main Equation            : 8 pterms
        (
              \uart_solinst:BUART:control_7\ * 
              !\uart_solinst:BUART:rx_state_0\ * 
              \uart_solinst:BUART:rx_bitclk_enable\ * 
              !\uart_solinst:BUART:rx_postpoll\ * 
              \uart_solinst:BUART:rx_state_3\ * 
              !\uart_solinst:BUART:rx_state_2\ * 
              \uart_solinst:BUART:rx_markspace_pre\ * 
              !\uart_solinst:BUART:rx_parity_bit\
            + \uart_solinst:BUART:control_7\ * 
              !\uart_solinst:BUART:rx_state_0\ * 
              \uart_solinst:BUART:rx_bitclk_enable\ * 
              \uart_solinst:BUART:rx_postpoll\ * 
              \uart_solinst:BUART:rx_state_3\ * 
              !\uart_solinst:BUART:rx_state_2\ * 
              !\uart_solinst:BUART:rx_markspace_pre\ * 
              !\uart_solinst:BUART:rx_parity_bit\
            + \uart_solinst:BUART:control_6\ * 
              !\uart_solinst:BUART:rx_state_0\ * 
              \uart_solinst:BUART:rx_bitclk_enable\ * 
              !\uart_solinst:BUART:rx_postpoll\ * 
              !\uart_solinst:BUART:rx_state_3\ * 
              \uart_solinst:BUART:rx_state_2\ * 
              \uart_solinst:BUART:rx_markspace_pre\ * 
              !\uart_solinst:BUART:rx_parity_bit\
            + \uart_solinst:BUART:control_6\ * 
              !\uart_solinst:BUART:rx_state_0\ * 
              \uart_solinst:BUART:rx_bitclk_enable\ * 
              !\uart_solinst:BUART:rx_postpoll\ * 
              \uart_solinst:BUART:rx_state_3\ * 
              !\uart_solinst:BUART:rx_state_2\ * 
              \uart_solinst:BUART:rx_markspace_pre\ * 
              !\uart_solinst:BUART:rx_parity_bit\
            + \uart_solinst:BUART:control_6\ * 
              !\uart_solinst:BUART:rx_state_0\ * 
              \uart_solinst:BUART:rx_bitclk_enable\ * 
              \uart_solinst:BUART:rx_postpoll\ * 
              \uart_solinst:BUART:rx_state_3\ * 
              !\uart_solinst:BUART:rx_state_2\ * 
              !\uart_solinst:BUART:rx_markspace_pre\ * 
              !\uart_solinst:BUART:rx_parity_bit\
            + \uart_solinst:BUART:control_5\ * 
              !\uart_solinst:BUART:rx_state_0\ * 
              \uart_solinst:BUART:rx_bitclk_enable\ * 
              !\uart_solinst:BUART:rx_postpoll\ * 
              !\uart_solinst:BUART:rx_state_3\ * 
              \uart_solinst:BUART:rx_state_2\ * 
              \uart_solinst:BUART:rx_markspace_pre\ * 
              !\uart_solinst:BUART:rx_parity_bit\
            + \uart_solinst:BUART:control_5\ * 
              !\uart_solinst:BUART:rx_state_0\ * 
              \uart_solinst:BUART:rx_bitclk_enable\ * 
              !\uart_solinst:BUART:rx_postpoll\ * 
              \uart_solinst:BUART:rx_state_3\ * 
              !\uart_solinst:BUART:rx_state_2\ * 
              \uart_solinst:BUART:rx_markspace_pre\ * 
              !\uart_solinst:BUART:rx_parity_bit\
            + \uart_solinst:BUART:control_5\ * 
              !\uart_solinst:BUART:rx_state_0\ * 
              \uart_solinst:BUART:rx_bitclk_enable\ * 
              \uart_solinst:BUART:rx_postpoll\ * 
              \uart_solinst:BUART:rx_state_3\ * 
              !\uart_solinst:BUART:rx_state_2\ * 
              !\uart_solinst:BUART:rx_markspace_pre\ * 
              !\uart_solinst:BUART:rx_parity_bit\
        );
        Output = \uart_solinst:BUART:rx_markspace_pre_split\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]: (empty)
    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

UDB [UDB=(1,0)] contents:
LAB@[UDB=(1,0)][LB=0] #macrocells=4, #inputs=6, #pterms=8
{
    [McSlotId=0]:     MacroCell: Name=MODIN5_1, Mode=(D-Register) @ [UDB=(1,0)][LB=0][MC=0]
        Total # of inputs        : 5
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\uart:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !Net_404 * !\uart:BUART:rx_count_2\ * !\uart:BUART:rx_count_1\ * 
              MODIN5_1
            + Net_404 * !\uart:BUART:rx_count_2\ * !\uart:BUART:rx_count_1\ * 
              !MODIN5_1 * MODIN5_0
            + !\uart:BUART:rx_count_2\ * !\uart:BUART:rx_count_1\ * MODIN5_1 * 
              !MODIN5_0
        );
        Output = MODIN5_1 (fanout=4)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=MODIN5_0, Mode=(D-Register) @ [UDB=(1,0)][LB=0][MC=1]
        Total # of inputs        : 4
        Total # of product terms : 2
        List of special equations: 
            Clock  = (\uart:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !Net_404 * !\uart:BUART:rx_count_2\ * !\uart:BUART:rx_count_1\ * 
              MODIN5_0
            + Net_404 * !\uart:BUART:rx_count_2\ * !\uart:BUART:rx_count_1\ * 
              !MODIN5_0
        );
        Output = MODIN5_0 (fanout=5)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\uart:BUART:rx_postpoll\, Mode=(Combinatorial) @ [UDB=(1,0)][LB=0][MC=2]
        Total # of inputs        : 3
        Total # of product terms : 2
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              Net_404 * MODIN5_0
            + MODIN5_1
        );
        Output = \uart:BUART:rx_postpoll\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=\uart:BUART:rx_bitclk_enable\, Mode=(D-Register) @ [UDB=(1,0)][LB=0][MC=3]
        Total # of inputs        : 3
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\uart:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\uart:BUART:rx_count_2\ * !\uart:BUART:rx_count_1\ * 
              !\uart:BUART:rx_count_0\
        );
        Output = \uart:BUART:rx_bitclk_enable\ (fanout=6)
        Properties               : 
        {
        }
}

LAB@[UDB=(1,0)][LB=1] #macrocells=2, #inputs=4, #pterms=2
{
    [McSlotId=0]:     MacroCell: Name=\uart:BUART:rx_status_5\, Mode=(Combinatorial) @ [UDB=(1,0)][LB=1][MC=0]
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \uart:BUART:rx_fifonotempty\ * \uart:BUART:rx_state_stop1_reg\
        );
        Output = \uart:BUART:rx_status_5\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]: (empty)
    [McSlotId=2]: (empty)
    [McSlotId=3]:     MacroCell: Name=\uart:BUART:rx_status_4\, Mode=(Combinatorial) @ [UDB=(1,0)][LB=1][MC=3]
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \uart:BUART:rx_load_fifo\ * \uart:BUART:rx_fifofull\
        );
        Output = \uart:BUART:rx_status_4\ (fanout=1)
        Properties               : 
        {
        }
}

datapathcell: Name =\uart:BUART:sRX:RxShifter:u0\
    PORT MAP (
        clock => \uart:Net_9\ ,
        cs_addr_2 => \uart:BUART:rx_address_detected\ ,
        cs_addr_1 => \uart:BUART:rx_state_0\ ,
        cs_addr_0 => \uart:BUART:rx_bitclk_enable\ ,
        route_si => \uart:BUART:rx_postpoll\ ,
        f0_load => \uart:BUART:rx_load_fifo\ ,
        f0_bus_stat_comb => \uart:BUART:rx_fifonotempty\ ,
        f0_blk_stat_comb => \uart:BUART:rx_fifofull\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000000000000000000000000000000000000000000000000001001000000000100000000000000010000001100000001000000000000000100100001000011111111000000001111111111111111101000000110001001000001111100000000000000001100"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True

statusicell: Name =\uart:BUART:sRX:RxSts\
    PORT MAP (
        clock => \uart:Net_9\ ,
        status_5 => \uart:BUART:rx_status_5\ ,
        status_4 => \uart:BUART:rx_status_4\ ,
        status_3 => \uart:BUART:rx_status_3\ ,
        interrupt => Net_401 );
    Properties:
    {
        cy_force_order = 1
        cy_int_mask = "1111111"
        cy_md_select = "1011111"
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(1,1)] contents:
LAB@[UDB=(1,1)][LB=0] #macrocells=4, #inputs=11, #pterms=8
{
    [McSlotId=0]:     MacroCell: Name=\uart:BUART:rx_state_0\, Mode=(T-Register) @ [UDB=(1,1)][LB=0][MC=0]
        Total # of inputs        : 11
        Total # of product terms : 4
        List of special equations: 
            Clock  = (\uart:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !Net_404 * !\uart:BUART:rx_state_0\ * 
              \uart:BUART:rx_bitclk_enable\ * !\uart:BUART:rx_state_3\ * 
              \uart:BUART:rx_state_2\ * !MODIN5_1 * 
              !\uart:BUART:rx_address_detected\
            + !\uart:BUART:rx_state_0\ * \uart:BUART:rx_bitclk_enable\ * 
              !\uart:BUART:rx_state_3\ * \uart:BUART:rx_state_2\ * !MODIN5_1 * 
              !MODIN5_0 * !\uart:BUART:rx_address_detected\
            + \uart:BUART:rx_state_0\ * !\uart:BUART:rx_state_3\ * 
              !\uart:BUART:rx_state_2\ * !\uart:BUART:rx_address_detected\ * 
              !MODIN8_6 * !MODIN8_5
            + \uart:BUART:rx_state_0\ * !\uart:BUART:rx_state_3\ * 
              !\uart:BUART:rx_state_2\ * !\uart:BUART:rx_address_detected\ * 
              !MODIN8_6 * !MODIN8_4
        );
        Output = \uart:BUART:rx_state_0\ (fanout=8)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\uart:BUART:rx_load_fifo\, Mode=(D-Register) @ [UDB=(1,1)][LB=0][MC=1]
        Total # of inputs        : 8
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\uart:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !\uart:BUART:rx_state_0\ * \uart:BUART:rx_bitclk_enable\ * 
              \uart:BUART:rx_state_3\ * !\uart:BUART:rx_state_2\ * 
              !\uart:BUART:rx_address_detected\
            + \uart:BUART:rx_state_0\ * !\uart:BUART:rx_state_3\ * 
              !\uart:BUART:rx_state_2\ * !\uart:BUART:rx_address_detected\ * 
              !MODIN8_6 * !MODIN8_5
            + \uart:BUART:rx_state_0\ * !\uart:BUART:rx_state_3\ * 
              !\uart:BUART:rx_state_2\ * !\uart:BUART:rx_address_detected\ * 
              !MODIN8_6 * !MODIN8_4
        );
        Output = \uart:BUART:rx_load_fifo\ (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\uart:BUART:rx_state_3\, Mode=(T-Register) @ [UDB=(1,1)][LB=0][MC=2]
        Total # of inputs        : 8
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\uart:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !\uart:BUART:rx_state_0\ * \uart:BUART:rx_bitclk_enable\ * 
              \uart:BUART:rx_state_3\ * \uart:BUART:rx_state_2\ * 
              !\uart:BUART:rx_address_detected\
            + \uart:BUART:rx_state_0\ * !\uart:BUART:rx_state_3\ * 
              !\uart:BUART:rx_state_2\ * !\uart:BUART:rx_address_detected\ * 
              !MODIN8_6 * !MODIN8_5
            + \uart:BUART:rx_state_0\ * !\uart:BUART:rx_state_3\ * 
              !\uart:BUART:rx_state_2\ * !\uart:BUART:rx_address_detected\ * 
              !MODIN8_6 * !MODIN8_4
        );
        Output = \uart:BUART:rx_state_3\ (fanout=7)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=\uart:BUART:rx_status_3\, Mode=(D-Register) @ [UDB=(1,1)][LB=0][MC=3]
        Total # of inputs        : 8
        Total # of product terms : 2
        List of special equations: 
            Clock  = (\uart:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !Net_404 * !\uart:BUART:rx_state_0\ * 
              \uart:BUART:rx_bitclk_enable\ * \uart:BUART:rx_state_3\ * 
              \uart:BUART:rx_state_2\ * !MODIN5_1 * 
              !\uart:BUART:rx_address_detected\
            + !\uart:BUART:rx_state_0\ * \uart:BUART:rx_bitclk_enable\ * 
              \uart:BUART:rx_state_3\ * \uart:BUART:rx_state_2\ * !MODIN5_1 * 
              !MODIN5_0 * !\uart:BUART:rx_address_detected\
        );
        Output = \uart:BUART:rx_status_3\ (fanout=1)
        Properties               : 
        {
        }
}

LAB@[UDB=(1,1)][LB=1] #macrocells=4, #inputs=10, #pterms=8
{
    [McSlotId=0]:     MacroCell: Name=\uart:BUART:rx_state_2\, Mode=(T-Register) @ [UDB=(1,1)][LB=1][MC=0]
        Total # of inputs        : 10
        Total # of product terms : 5
        List of special equations: 
            Clock  = (\uart:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 5 pterms
        (
              !Net_404 * !\uart:BUART:rx_state_0\ * !\uart:BUART:rx_state_3\ * 
              !\uart:BUART:rx_state_2\ * !\uart:BUART:rx_address_detected\ * 
              \uart:BUART:rx_last\
            + !\uart:BUART:rx_state_0\ * \uart:BUART:rx_bitclk_enable\ * 
              \uart:BUART:rx_state_3\ * !\uart:BUART:rx_address_detected\
            + !\uart:BUART:rx_state_0\ * \uart:BUART:rx_bitclk_enable\ * 
              \uart:BUART:rx_state_2\ * !\uart:BUART:rx_address_detected\
            + \uart:BUART:rx_state_0\ * !\uart:BUART:rx_state_3\ * 
              !\uart:BUART:rx_state_2\ * !\uart:BUART:rx_address_detected\ * 
              !MODIN8_6 * !MODIN8_5
            + \uart:BUART:rx_state_0\ * !\uart:BUART:rx_state_3\ * 
              !\uart:BUART:rx_state_2\ * !\uart:BUART:rx_address_detected\ * 
              !MODIN8_6 * !MODIN8_4
        );
        Output = \uart:BUART:rx_state_2\ (fanout=7)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\uart:BUART:rx_counter_load\, Mode=(Combinatorial) @ [UDB=(1,1)][LB=1][MC=1]
        Total # of inputs        : 4
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\uart:BUART:rx_state_0\ * !\uart:BUART:rx_state_3\ * 
              !\uart:BUART:rx_state_2\ * !\uart:BUART:rx_address_detected\
        );
        Output = \uart:BUART:rx_counter_load\ (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\uart:BUART:rx_state_stop1_reg\, Mode=(D-Register) @ [UDB=(1,1)][LB=1][MC=2]
        Total # of inputs        : 4
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\uart:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        !(
              !\uart:BUART:rx_state_0\ * \uart:BUART:rx_state_3\ * 
              \uart:BUART:rx_state_2\ * !\uart:BUART:rx_address_detected\
        );
        Output = \uart:BUART:rx_state_stop1_reg\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=\uart:BUART:rx_last\, Mode=(D-Register) @ [UDB=(1,1)][LB=1][MC=3]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\uart:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_404
        );
        Output = \uart:BUART:rx_last\ (fanout=1)
        Properties               : 
        {
        }
}

count7cell: Name =\uart:BUART:sRX:RxBitCounter\
    PORT MAP (
        clock => \uart:Net_9\ ,
        load => \uart:BUART:rx_counter_load\ ,
        count_6 => MODIN8_6 ,
        count_5 => MODIN8_5 ,
        count_4 => MODIN8_4 ,
        count_3 => MODIN8_3 ,
        count_2 => \uart:BUART:rx_count_2\ ,
        count_1 => \uart:BUART:rx_count_1\ ,
        count_0 => \uart:BUART:rx_count_0\ ,
        tc => \uart:BUART:rx_count7_tc\ );
    Properties:
    {
        cy_alt_mode = 0
        cy_init_value = "0000000"
        cy_period = "1110010"
        cy_route_en = 1
        cy_route_ld = 1
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(1,2)] contents:
LAB@[UDB=(1,2)][LB=0] #macrocells=1, #inputs=12, #pterms=6
{
    [McSlotId=0]:     MacroCell: Name=\uart_solinst:BUART:rx_address_detected\, Mode=(T-Register) @ [UDB=(1,2)][LB=0][MC=0]
        Total # of inputs        : 12
        Total # of product terms : 6
        List of special equations: 
            Clock  = (\uart_solinst:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 6 pterms
        (
              !\uart_solinst:BUART:control_7\ * 
              \uart_solinst:BUART:control_6\ * \uart_solinst:BUART:control_5\ * 
              !\uart_solinst:BUART:rx_addressmatch1\ * 
              !\uart_solinst:BUART:rx_addressmatch2\ * 
              !\uart_solinst:BUART:rx_state_0\ * 
              \uart_solinst:BUART:rx_bitclk_enable\ * 
              \uart_solinst:BUART:rx_postpoll\ * 
              \uart_solinst:BUART:rx_state_3\ * 
              !\uart_solinst:BUART:rx_state_2\ * 
              \uart_solinst:BUART:rx_address_detected\ * 
              !\uart_solinst:BUART:rx_parity_bit\
            + !\uart_solinst:BUART:control_7\ * 
              \uart_solinst:BUART:control_6\ * \uart_solinst:BUART:control_5\ * 
              \uart_solinst:BUART:rx_addressmatch1\ * 
              !\uart_solinst:BUART:rx_state_0\ * 
              \uart_solinst:BUART:rx_bitclk_enable\ * 
              \uart_solinst:BUART:rx_postpoll\ * 
              \uart_solinst:BUART:rx_state_3\ * 
              !\uart_solinst:BUART:rx_state_2\ * 
              !\uart_solinst:BUART:rx_address_detected\ * 
              !\uart_solinst:BUART:rx_parity_bit\
            + !\uart_solinst:BUART:control_7\ * 
              \uart_solinst:BUART:control_6\ * \uart_solinst:BUART:control_5\ * 
              \uart_solinst:BUART:rx_addressmatch2\ * 
              !\uart_solinst:BUART:rx_state_0\ * 
              \uart_solinst:BUART:rx_bitclk_enable\ * 
              \uart_solinst:BUART:rx_postpoll\ * 
              \uart_solinst:BUART:rx_state_3\ * 
              !\uart_solinst:BUART:rx_state_2\ * 
              !\uart_solinst:BUART:rx_address_detected\ * 
              !\uart_solinst:BUART:rx_parity_bit\
            + \uart_solinst:BUART:control_7\ * 
              !\uart_solinst:BUART:control_6\ * 
              !\uart_solinst:BUART:control_5\ * 
              !\uart_solinst:BUART:rx_addressmatch1\ * 
              !\uart_solinst:BUART:rx_addressmatch2\ * 
              !\uart_solinst:BUART:rx_state_0\ * 
              \uart_solinst:BUART:rx_bitclk_enable\ * 
              \uart_solinst:BUART:rx_postpoll\ * 
              \uart_solinst:BUART:rx_state_3\ * 
              !\uart_solinst:BUART:rx_state_2\ * 
              \uart_solinst:BUART:rx_address_detected\ * 
              !\uart_solinst:BUART:rx_parity_bit\
            + \uart_solinst:BUART:control_7\ * 
              !\uart_solinst:BUART:control_6\ * 
              !\uart_solinst:BUART:control_5\ * 
              \uart_solinst:BUART:rx_addressmatch1\ * 
              !\uart_solinst:BUART:rx_state_0\ * 
              \uart_solinst:BUART:rx_bitclk_enable\ * 
              \uart_solinst:BUART:rx_postpoll\ * 
              \uart_solinst:BUART:rx_state_3\ * 
              !\uart_solinst:BUART:rx_state_2\ * 
              !\uart_solinst:BUART:rx_address_detected\ * 
              !\uart_solinst:BUART:rx_parity_bit\
            + \uart_solinst:BUART:control_7\ * 
              !\uart_solinst:BUART:control_6\ * 
              !\uart_solinst:BUART:control_5\ * 
              \uart_solinst:BUART:rx_addressmatch2\ * 
              !\uart_solinst:BUART:rx_state_0\ * 
              \uart_solinst:BUART:rx_bitclk_enable\ * 
              \uart_solinst:BUART:rx_postpoll\ * 
              \uart_solinst:BUART:rx_state_3\ * 
              !\uart_solinst:BUART:rx_state_2\ * 
              !\uart_solinst:BUART:rx_address_detected\ * 
              !\uart_solinst:BUART:rx_parity_bit\
        );
        Output = \uart_solinst:BUART:rx_address_detected\ (fanout=4)
        Properties               : 
        {
        }

    [McSlotId=1]: (empty)
    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

LAB@[UDB=(1,2)][LB=1] #macrocells=2, #inputs=12, #pterms=5
{
    [McSlotId=0]:     MacroCell: Name=\uart_solinst:BUART:rx_state_2_split_1\, Mode=(Combinatorial) @ [UDB=(1,2)][LB=1][MC=0]
        Total # of inputs        : 12
        Total # of product terms : 5
            Clock Enable: True
        Main Equation            : 5 pterms
        (
              !\uart_solinst:BUART:control_7\ * 
              !\uart_solinst:BUART:control_5\ * 
              !\uart_solinst:BUART:rx_state_0\ * 
              \uart_solinst:BUART:rx_bitclk_enable\ * 
              \uart_solinst:BUART:rx_state_3\ * 
              !\uart_solinst:BUART:rx_parity_bit\
            + \uart_solinst:BUART:control_7\ * \uart_solinst:BUART:control_6\ * 
              !\uart_solinst:BUART:rx_state_0\ * 
              \uart_solinst:BUART:rx_bitclk_enable\ * 
              \uart_solinst:BUART:rx_state_3\ * 
              !\uart_solinst:BUART:rx_parity_bit\
            + !\uart_solinst:BUART:control_6\ * 
              \uart_solinst:BUART:control_5\ * 
              !\uart_solinst:BUART:rx_state_0\ * 
              \uart_solinst:BUART:rx_bitclk_enable\ * 
              \uart_solinst:BUART:rx_state_3\ * 
              !\uart_solinst:BUART:rx_parity_bit\
            + \uart_solinst:BUART:control_5\ * 
              \uart_solinst:BUART:rx_addressmatch1\ * 
              !\uart_solinst:BUART:rx_state_0\ * 
              \uart_solinst:BUART:rx_bitclk_enable\ * 
              \uart_solinst:BUART:rx_postpoll\ * 
              \uart_solinst:BUART:rx_state_3\ * 
              !\uart_solinst:BUART:rx_parity_bit\
            + \uart_solinst:BUART:rx_state_0\ * 
              !\uart_solinst:BUART:rx_state_3\ * 
              !\uart_solinst:BUART:rx_state_2\ * 
              !\uart_solinst:BUART:rx_count_6\ * 
              !\uart_solinst:BUART:rx_count_5\ * 
              !\uart_solinst:BUART:rx_parity_bit\
        );
        Output = \uart_solinst:BUART:rx_state_2_split_1\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]: (empty)
    [McSlotId=2]: (empty)
    [McSlotId=3]:     MacroCell: Name=\uart_solinst:BUART:rx_parity_bit\, Mode=(T-Register) @ [UDB=(1,2)][LB=1][MC=3]
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (\uart_solinst:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \uart_solinst:BUART:rx_parity_bit\ (fanout=17)
        Properties               : 
        {
        }
}

UDB [UDB=(1,3)] contents:
LAB@[UDB=(1,3)][LB=0] #macrocells=1, #inputs=12, #pterms=4
{
    [McSlotId=0]:     MacroCell: Name=\uart_solinst:BUART:rx_load_fifo\, Mode=(D-Register) @ [UDB=(1,3)][LB=0][MC=0]
        Total # of inputs        : 12
        Total # of product terms : 4
        List of special equations: 
            Clock  = (\uart_solinst:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              \uart_solinst:BUART:control_5\ * 
              \uart_solinst:BUART:rx_addressmatch1\ * 
              !\uart_solinst:BUART:rx_state_0\ * 
              \uart_solinst:BUART:rx_bitclk_enable\ * 
              \uart_solinst:BUART:rx_postpoll\ * 
              \uart_solinst:BUART:rx_state_3\ * 
              !\uart_solinst:BUART:rx_state_2\ * 
              !\uart_solinst:BUART:rx_parity_bit\
            + !\uart_solinst:BUART:rx_state_0\ * 
              \uart_solinst:BUART:rx_bitclk_enable\ * 
              !\uart_solinst:BUART:rx_postpoll\ * 
              \uart_solinst:BUART:rx_state_3\ * 
              !\uart_solinst:BUART:rx_state_2\ * 
              \uart_solinst:BUART:rx_address_detected\ * 
              !\uart_solinst:BUART:rx_parity_bit\
            + \uart_solinst:BUART:rx_state_0\ * 
              !\uart_solinst:BUART:rx_state_3\ * 
              !\uart_solinst:BUART:rx_state_2\ * 
              !\uart_solinst:BUART:rx_count_6\ * 
              !\uart_solinst:BUART:rx_count_5\ * 
              !\uart_solinst:BUART:rx_parity_bit\
            + \uart_solinst:BUART:rx_load_fifo_split\
        );
        Output = \uart_solinst:BUART:rx_load_fifo\ (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=1]: (empty)
    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

LAB@[UDB=(1,3)][LB=1] #macrocells=2, #inputs=12, #pterms=5
{
    [McSlotId=0]:     MacroCell: Name=\uart_solinst:BUART:rx_load_fifo_split\, Mode=(Combinatorial) @ [UDB=(1,3)][LB=1][MC=0]
        Total # of inputs        : 12
        Total # of product terms : 5
            Clock Enable: True
        Main Equation            : 5 pterms
        (
              !\uart_solinst:BUART:control_7\ * 
              !\uart_solinst:BUART:control_5\ * 
              !\uart_solinst:BUART:rx_state_0\ * 
              \uart_solinst:BUART:rx_bitclk_enable\ * 
              \uart_solinst:BUART:rx_state_3\ * 
              !\uart_solinst:BUART:rx_state_2\ * 
              !\uart_solinst:BUART:rx_parity_bit\
            + \uart_solinst:BUART:control_7\ * \uart_solinst:BUART:control_6\ * 
              !\uart_solinst:BUART:rx_state_0\ * 
              \uart_solinst:BUART:rx_bitclk_enable\ * 
              \uart_solinst:BUART:rx_state_3\ * 
              !\uart_solinst:BUART:rx_state_2\ * 
              !\uart_solinst:BUART:rx_parity_bit\
            + !\uart_solinst:BUART:control_6\ * 
              \uart_solinst:BUART:control_5\ * 
              !\uart_solinst:BUART:rx_state_0\ * 
              \uart_solinst:BUART:rx_bitclk_enable\ * 
              \uart_solinst:BUART:rx_state_3\ * 
              !\uart_solinst:BUART:rx_state_2\ * 
              !\uart_solinst:BUART:rx_parity_bit\
            + \uart_solinst:BUART:control_5\ * 
              \uart_solinst:BUART:rx_addressmatch2\ * 
              !\uart_solinst:BUART:rx_state_0\ * 
              \uart_solinst:BUART:rx_bitclk_enable\ * 
              \uart_solinst:BUART:rx_postpoll\ * 
              \uart_solinst:BUART:rx_state_3\ * 
              !\uart_solinst:BUART:rx_state_2\ * 
              !\uart_solinst:BUART:rx_parity_bit\
            + \uart_solinst:BUART:rx_state_0\ * 
              !\uart_solinst:BUART:rx_state_3\ * 
              !\uart_solinst:BUART:rx_state_2\ * 
              !\uart_solinst:BUART:rx_count_6\ * 
              !\uart_solinst:BUART:rx_count_4\ * 
              !\uart_solinst:BUART:rx_parity_bit\
        );
        Output = \uart_solinst:BUART:rx_load_fifo_split\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]: (empty)
    [McSlotId=2]: (empty)
    [McSlotId=3]:     MacroCell: Name=\uart:BUART:rx_address_detected\, Mode=(T-Register) @ [UDB=(1,3)][LB=1][MC=3]
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (\uart:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \uart:BUART:rx_address_detected\ (fanout=8)
        Properties               : 
        {
        }
}

UDB [UDB=(1,4)] contents:
LAB@[UDB=(1,4)][LB=0] #macrocells=2, #inputs=4, #pterms=2
{
    [McSlotId=0]: (empty)
    [McSlotId=1]: (empty)
    [McSlotId=2]:     MacroCell: Name=\NEOMOTE_1:UART_MOTE:BUART:rx_status_5\, Mode=(Combinatorial) @ [UDB=(1,4)][LB=0][MC=2]
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \NEOMOTE_1:UART_MOTE:BUART:rx_fifonotempty\ * 
              \NEOMOTE_1:UART_MOTE:BUART:rx_state_stop1_reg\
        );
        Output = \NEOMOTE_1:UART_MOTE:BUART:rx_status_5\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=\NEOMOTE_1:UART_MOTE:BUART:rx_status_4\, Mode=(Combinatorial) @ [UDB=(1,4)][LB=0][MC=3]
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \NEOMOTE_1:UART_MOTE:BUART:rx_load_fifo\ * 
              \NEOMOTE_1:UART_MOTE:BUART:rx_fifofull\
        );
        Output = \NEOMOTE_1:UART_MOTE:BUART:rx_status_4\ (fanout=1)
        Properties               : 
        {
        }
}

LAB@[UDB=(1,4)][LB=1] #macrocells=3, #inputs=6, #pterms=3
{
    [McSlotId=0]:     MacroCell: Name=\NEOMOTE_1:UART_MOTE:BUART:rx_status_3\, Mode=(D-Register) @ [UDB=(1,4)][LB=1][MC=0]
        Total # of inputs        : 6
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\NEOMOTE_1:UART_MOTE:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\NEOMOTE_1:UART_MOTE:BUART:rx_state_0\ * 
              \NEOMOTE_1:UART_MOTE:BUART:rx_bitclk_enable\ * 
              \NEOMOTE_1:UART_MOTE:BUART:rx_state_3\ * 
              \NEOMOTE_1:UART_MOTE:BUART:rx_state_2\ * !MODIN1_1 * 
              !\NEOMOTE_1:UART_MOTE:BUART:rx_address_detected\
        );
        Output = \NEOMOTE_1:UART_MOTE:BUART:rx_status_3\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\NEOMOTE_1:UART_MOTE:BUART:rx_counter_load\, Mode=(Combinatorial) @ [UDB=(1,4)][LB=1][MC=1]
        Total # of inputs        : 4
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\NEOMOTE_1:UART_MOTE:BUART:rx_state_0\ * 
              !\NEOMOTE_1:UART_MOTE:BUART:rx_state_3\ * 
              !\NEOMOTE_1:UART_MOTE:BUART:rx_state_2\ * 
              !\NEOMOTE_1:UART_MOTE:BUART:rx_address_detected\
        );
        Output = \NEOMOTE_1:UART_MOTE:BUART:rx_counter_load\ (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\NEOMOTE_1:UART_MOTE:BUART:rx_state_stop1_reg\, Mode=(D-Register) @ [UDB=(1,4)][LB=1][MC=2]
        Total # of inputs        : 4
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\NEOMOTE_1:UART_MOTE:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        !(
              !\NEOMOTE_1:UART_MOTE:BUART:rx_state_0\ * 
              \NEOMOTE_1:UART_MOTE:BUART:rx_state_3\ * 
              \NEOMOTE_1:UART_MOTE:BUART:rx_state_2\ * 
              !\NEOMOTE_1:UART_MOTE:BUART:rx_address_detected\
        );
        Output = \NEOMOTE_1:UART_MOTE:BUART:rx_state_stop1_reg\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]: (empty)
}

datapathcell: Name =\NEOMOTE_1:UART_MOTE:BUART:sRX:RxShifter:u0\
    PORT MAP (
        clock => \NEOMOTE_1:UART_MOTE:Net_9\ ,
        cs_addr_2 => \NEOMOTE_1:UART_MOTE:BUART:rx_address_detected\ ,
        cs_addr_1 => \NEOMOTE_1:UART_MOTE:BUART:rx_state_0\ ,
        cs_addr_0 => \NEOMOTE_1:UART_MOTE:BUART:rx_bitclk_enable\ ,
        route_si => MODIN1_1 ,
        f0_load => \NEOMOTE_1:UART_MOTE:BUART:rx_load_fifo\ ,
        f0_bus_stat_comb => \NEOMOTE_1:UART_MOTE:BUART:rx_fifonotempty\ ,
        f0_blk_stat_comb => \NEOMOTE_1:UART_MOTE:BUART:rx_fifofull\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000000000000000000000000000000000000000000000000001001000000000100000000000000010000001100000001000000000000000100100001000011111111000000001111111111111111101000000110001001000001111100000000000000001100"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True

statusicell: Name =\NEOMOTE_1:UART_MOTE:BUART:sRX:RxSts\
    PORT MAP (
        clock => \NEOMOTE_1:UART_MOTE:Net_9\ ,
        status_5 => \NEOMOTE_1:UART_MOTE:BUART:rx_status_5\ ,
        status_4 => \NEOMOTE_1:UART_MOTE:BUART:rx_status_4\ ,
        status_3 => \NEOMOTE_1:UART_MOTE:BUART:rx_status_3\ ,
        interrupt => \NEOMOTE_1:Net_642\ );
    Properties:
    {
        cy_force_order = 1
        cy_int_mask = "1111111"
        cy_md_select = "1011111"
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(1,5)] contents:
LAB@[UDB=(1,5)][LB=0] #macrocells=4, #inputs=9, #pterms=7
{
    [McSlotId=0]:     MacroCell: Name=\NEOMOTE_1:UART_MOTE:BUART:rx_state_0\, Mode=(T-Register) @ [UDB=(1,5)][LB=0][MC=0]
        Total # of inputs        : 9
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\NEOMOTE_1:UART_MOTE:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !\NEOMOTE_1:UART_MOTE:BUART:rx_state_0\ * 
              \NEOMOTE_1:UART_MOTE:BUART:rx_bitclk_enable\ * 
              !\NEOMOTE_1:UART_MOTE:BUART:rx_state_3\ * 
              \NEOMOTE_1:UART_MOTE:BUART:rx_state_2\ * !MODIN1_1 * 
              !\NEOMOTE_1:UART_MOTE:BUART:rx_address_detected\
            + \NEOMOTE_1:UART_MOTE:BUART:rx_state_0\ * 
              !\NEOMOTE_1:UART_MOTE:BUART:rx_state_3\ * 
              !\NEOMOTE_1:UART_MOTE:BUART:rx_state_2\ * 
              !\NEOMOTE_1:UART_MOTE:BUART:rx_address_detected\ * !MODIN4_6 * 
              !MODIN4_5
            + \NEOMOTE_1:UART_MOTE:BUART:rx_state_0\ * 
              !\NEOMOTE_1:UART_MOTE:BUART:rx_state_3\ * 
              !\NEOMOTE_1:UART_MOTE:BUART:rx_state_2\ * 
              !\NEOMOTE_1:UART_MOTE:BUART:rx_address_detected\ * !MODIN4_6 * 
              !MODIN4_4
        );
        Output = \NEOMOTE_1:UART_MOTE:BUART:rx_state_0\ (fanout=8)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\NEOMOTE_1:UART_MOTE:BUART:rx_load_fifo\, Mode=(D-Register) @ [UDB=(1,5)][LB=0][MC=1]
        Total # of inputs        : 8
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\NEOMOTE_1:UART_MOTE:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !\NEOMOTE_1:UART_MOTE:BUART:rx_state_0\ * 
              \NEOMOTE_1:UART_MOTE:BUART:rx_bitclk_enable\ * 
              \NEOMOTE_1:UART_MOTE:BUART:rx_state_3\ * 
              !\NEOMOTE_1:UART_MOTE:BUART:rx_state_2\ * 
              !\NEOMOTE_1:UART_MOTE:BUART:rx_address_detected\
            + \NEOMOTE_1:UART_MOTE:BUART:rx_state_0\ * 
              !\NEOMOTE_1:UART_MOTE:BUART:rx_state_3\ * 
              !\NEOMOTE_1:UART_MOTE:BUART:rx_state_2\ * 
              !\NEOMOTE_1:UART_MOTE:BUART:rx_address_detected\ * !MODIN4_6 * 
              !MODIN4_5
            + \NEOMOTE_1:UART_MOTE:BUART:rx_state_0\ * 
              !\NEOMOTE_1:UART_MOTE:BUART:rx_state_3\ * 
              !\NEOMOTE_1:UART_MOTE:BUART:rx_state_2\ * 
              !\NEOMOTE_1:UART_MOTE:BUART:rx_address_detected\ * !MODIN4_6 * 
              !MODIN4_4
        );
        Output = \NEOMOTE_1:UART_MOTE:BUART:rx_load_fifo\ (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\NEOMOTE_1:UART_MOTE:BUART:rx_state_2\, Mode=(T-Register) @ [UDB=(1,5)][LB=0][MC=2]
        Total # of inputs        : 8
        Total # of product terms : 4
        List of special equations: 
            Clock  = (\NEOMOTE_1:UART_MOTE:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\NEOMOTE_1:UART_MOTE:BUART:rx_state_0\ * 
              \NEOMOTE_1:UART_MOTE:BUART:rx_bitclk_enable\ * 
              \NEOMOTE_1:UART_MOTE:BUART:rx_state_3\ * 
              !\NEOMOTE_1:UART_MOTE:BUART:rx_address_detected\
            + !\NEOMOTE_1:UART_MOTE:BUART:rx_state_0\ * 
              \NEOMOTE_1:UART_MOTE:BUART:rx_bitclk_enable\ * 
              \NEOMOTE_1:UART_MOTE:BUART:rx_state_2\ * 
              !\NEOMOTE_1:UART_MOTE:BUART:rx_address_detected\
            + \NEOMOTE_1:UART_MOTE:BUART:rx_state_0\ * 
              !\NEOMOTE_1:UART_MOTE:BUART:rx_state_3\ * 
              !\NEOMOTE_1:UART_MOTE:BUART:rx_state_2\ * 
              !\NEOMOTE_1:UART_MOTE:BUART:rx_address_detected\ * !MODIN4_6 * 
              !MODIN4_5
            + \NEOMOTE_1:UART_MOTE:BUART:rx_state_0\ * 
              !\NEOMOTE_1:UART_MOTE:BUART:rx_state_3\ * 
              !\NEOMOTE_1:UART_MOTE:BUART:rx_state_2\ * 
              !\NEOMOTE_1:UART_MOTE:BUART:rx_address_detected\ * !MODIN4_6 * 
              !MODIN4_4
        );
        Output = \NEOMOTE_1:UART_MOTE:BUART:rx_state_2\ (fanout=7)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=\NEOMOTE_1:UART_MOTE:BUART:rx_state_3\, Mode=(T-Register) @ [UDB=(1,5)][LB=0][MC=3]
        Total # of inputs        : 8
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\NEOMOTE_1:UART_MOTE:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !\NEOMOTE_1:UART_MOTE:BUART:rx_state_0\ * 
              \NEOMOTE_1:UART_MOTE:BUART:rx_bitclk_enable\ * 
              \NEOMOTE_1:UART_MOTE:BUART:rx_state_3\ * 
              \NEOMOTE_1:UART_MOTE:BUART:rx_state_2\ * 
              !\NEOMOTE_1:UART_MOTE:BUART:rx_address_detected\
            + \NEOMOTE_1:UART_MOTE:BUART:rx_state_0\ * 
              !\NEOMOTE_1:UART_MOTE:BUART:rx_state_3\ * 
              !\NEOMOTE_1:UART_MOTE:BUART:rx_state_2\ * 
              !\NEOMOTE_1:UART_MOTE:BUART:rx_address_detected\ * !MODIN4_6 * 
              !MODIN4_5
            + \NEOMOTE_1:UART_MOTE:BUART:rx_state_0\ * 
              !\NEOMOTE_1:UART_MOTE:BUART:rx_state_3\ * 
              !\NEOMOTE_1:UART_MOTE:BUART:rx_state_2\ * 
              !\NEOMOTE_1:UART_MOTE:BUART:rx_address_detected\ * !MODIN4_6 * 
              !MODIN4_4
        );
        Output = \NEOMOTE_1:UART_MOTE:BUART:rx_state_3\ (fanout=7)
        Properties               : 
        {
        }
}

LAB@[UDB=(1,5)][LB=1] #macrocells=4, #inputs=5, #pterms=3
{
    [McSlotId=0]:     MacroCell: Name=MODIN1_1, Mode=(D-Register) @ [UDB=(1,5)][LB=1][MC=0]
        Total # of inputs        : 3
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\NEOMOTE_1:UART_MOTE:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\NEOMOTE_1:UART_MOTE:BUART:rx_count_2\ * 
              !\NEOMOTE_1:UART_MOTE:BUART:rx_count_1\ * MODIN1_1
        );
        Output = MODIN1_1 (fanout=4)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=MODIN1_0, Mode=(D-Register) @ [UDB=(1,5)][LB=1][MC=1]
        Total # of inputs        : 3
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\NEOMOTE_1:UART_MOTE:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\NEOMOTE_1:UART_MOTE:BUART:rx_count_2\ * 
              !\NEOMOTE_1:UART_MOTE:BUART:rx_count_1\ * MODIN1_0
        );
        Output = MODIN1_0 (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\NEOMOTE_1:UART_MOTE:BUART:rx_bitclk_enable\, Mode=(D-Register) @ [UDB=(1,5)][LB=1][MC=2]
        Total # of inputs        : 3
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\NEOMOTE_1:UART_MOTE:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\NEOMOTE_1:UART_MOTE:BUART:rx_count_2\ * 
              !\NEOMOTE_1:UART_MOTE:BUART:rx_count_1\ * 
              !\NEOMOTE_1:UART_MOTE:BUART:rx_count_0\
        );
        Output = \NEOMOTE_1:UART_MOTE:BUART:rx_bitclk_enable\ (fanout=6)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=\NEOMOTE_1:UART_MOTE:BUART:rx_address_detected\, Mode=(T-Register) @ [UDB=(1,5)][LB=1][MC=3]
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (\NEOMOTE_1:UART_MOTE:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \NEOMOTE_1:UART_MOTE:BUART:rx_address_detected\ (fanout=8)
        Properties               : 
        {
        }
}

count7cell: Name =\NEOMOTE_1:UART_MOTE:BUART:sRX:RxBitCounter\
    PORT MAP (
        clock => \NEOMOTE_1:UART_MOTE:Net_9\ ,
        load => \NEOMOTE_1:UART_MOTE:BUART:rx_counter_load\ ,
        count_6 => MODIN4_6 ,
        count_5 => MODIN4_5 ,
        count_4 => MODIN4_4 ,
        count_3 => MODIN4_3 ,
        count_2 => \NEOMOTE_1:UART_MOTE:BUART:rx_count_2\ ,
        count_1 => \NEOMOTE_1:UART_MOTE:BUART:rx_count_1\ ,
        count_0 => \NEOMOTE_1:UART_MOTE:BUART:rx_count_0\ ,
        tc => \NEOMOTE_1:UART_MOTE:BUART:rx_count7_tc\ );
    Properties:
    {
        cy_alt_mode = 0
        cy_init_value = "0000000"
        cy_period = "1110010"
        cy_route_en = 1
        cy_route_ld = 1
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(2,0)] contents:
LAB@[UDB=(2,0)][LB=0] #macrocells=3, #inputs=6, #pterms=6
{
    [McSlotId=0]:     MacroCell: Name=\NEOMOTE_1:UART_MOTE:BUART:tx_status_2\, Mode=(Combinatorial) @ [UDB=(2,0)][LB=0][MC=0]
        Total # of inputs        : 1
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\NEOMOTE_1:UART_MOTE:BUART:tx_fifo_notfull\
        );
        Output = \NEOMOTE_1:UART_MOTE:BUART:tx_status_2\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\NEOMOTE_1:UART_MOTE:BUART:tx_state_0\, Mode=(T-Register) @ [UDB=(2,0)][LB=0][MC=1]
        Total # of inputs        : 5
        Total # of product terms : 4
        List of special equations: 
            Clock  = (\NEOMOTE_1:UART_MOTE:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\NEOMOTE_1:UART_MOTE:BUART:tx_state_1\ * 
              !\NEOMOTE_1:UART_MOTE:BUART:tx_state_0\ * 
              !\NEOMOTE_1:UART_MOTE:BUART:tx_fifo_empty\ * 
              !\NEOMOTE_1:UART_MOTE:BUART:tx_state_2\
            + !\NEOMOTE_1:UART_MOTE:BUART:tx_state_1\ * 
              !\NEOMOTE_1:UART_MOTE:BUART:tx_state_0\ * 
              !\NEOMOTE_1:UART_MOTE:BUART:tx_fifo_empty\ * 
              \NEOMOTE_1:UART_MOTE:BUART:tx_bitclk\
            + \NEOMOTE_1:UART_MOTE:BUART:tx_state_1\ * 
              \NEOMOTE_1:UART_MOTE:BUART:tx_state_0\ * 
              \NEOMOTE_1:UART_MOTE:BUART:tx_fifo_empty\ * 
              \NEOMOTE_1:UART_MOTE:BUART:tx_bitclk\
            + \NEOMOTE_1:UART_MOTE:BUART:tx_state_0\ * 
              !\NEOMOTE_1:UART_MOTE:BUART:tx_state_2\ * 
              \NEOMOTE_1:UART_MOTE:BUART:tx_bitclk\
        );
        Output = \NEOMOTE_1:UART_MOTE:BUART:tx_state_0\ (fanout=7)
        Properties               : 
        {
        }

    [McSlotId=2]: (empty)
    [McSlotId=3]:     MacroCell: Name=\NEOMOTE_1:UART_MOTE:BUART:tx_status_0\, Mode=(Combinatorial) @ [UDB=(2,0)][LB=0][MC=3]
        Total # of inputs        : 5
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\NEOMOTE_1:UART_MOTE:BUART:tx_state_1\ * 
              !\NEOMOTE_1:UART_MOTE:BUART:tx_state_0\ * 
              \NEOMOTE_1:UART_MOTE:BUART:tx_fifo_empty\ * 
              \NEOMOTE_1:UART_MOTE:BUART:tx_state_2\ * 
              \NEOMOTE_1:UART_MOTE:BUART:tx_bitclk\
        );
        Output = \NEOMOTE_1:UART_MOTE:BUART:tx_status_0\ (fanout=1)
        Properties               : 
        {
        }
}

LAB@[UDB=(2,0)][LB=1] #macrocells=3, #inputs=2, #pterms=2
{
    [McSlotId=0]:     MacroCell: Name=\uart_ultrasonic:BUART:tx_status_2\, Mode=(Combinatorial) @ [UDB=(2,0)][LB=1][MC=0]
        Total # of inputs        : 1
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\uart_ultrasonic:BUART:tx_fifo_notfull\
        );
        Output = \uart_ultrasonic:BUART:tx_status_2\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]: (empty)
    [McSlotId=2]:     MacroCell: Name=\NEOMOTE_1:UART_MOTE:BUART:tx_bitclk_enable_pre\, Mode=(Combinatorial) @ [UDB=(2,0)][LB=1][MC=2]
        Total # of inputs        : 1
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\NEOMOTE_1:UART_MOTE:BUART:tx_bitclk_dp\
        );
        Output = \NEOMOTE_1:UART_MOTE:BUART:tx_bitclk_enable_pre\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=\NEOMOTE_1:UART_MOTE:BUART:tx_bitclk\, Mode=(D-Register) @ [UDB=(2,0)][LB=1][MC=3]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\NEOMOTE_1:UART_MOTE:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\NEOMOTE_1:UART_MOTE:BUART:tx_bitclk_dp\
        );
        Output = \NEOMOTE_1:UART_MOTE:BUART:tx_bitclk\ (fanout=6)
        Properties               : 
        {
        }
}

datapathcell: Name =\NEOMOTE_1:UART_MOTE:BUART:sTX:TxShifter:u0\
    PORT MAP (
        clock => \NEOMOTE_1:UART_MOTE:Net_9\ ,
        cs_addr_2 => \NEOMOTE_1:UART_MOTE:BUART:tx_state_1\ ,
        cs_addr_1 => \NEOMOTE_1:UART_MOTE:BUART:tx_state_0\ ,
        cs_addr_0 => \NEOMOTE_1:UART_MOTE:BUART:tx_bitclk_enable_pre\ ,
        so_comb => \NEOMOTE_1:UART_MOTE:BUART:tx_shift_out\ ,
        f0_bus_stat_comb => \NEOMOTE_1:UART_MOTE:BUART:tx_fifo_notfull\ ,
        f0_blk_stat_comb => \NEOMOTE_1:UART_MOTE:BUART:tx_fifo_empty\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000000000000000000000000000000000000000000000000000011000000000000000000000000000010010000000000000000000000000000000000000011111111000000001111111111111111000000000000000001000100111100000000000000001100"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True

statusicell: Name =\NEOMOTE_1:UART_MOTE:BUART:sTX:TxSts\
    PORT MAP (
        clock => \NEOMOTE_1:UART_MOTE:Net_9\ ,
        status_3 => \NEOMOTE_1:UART_MOTE:BUART:tx_fifo_notfull\ ,
        status_2 => \NEOMOTE_1:UART_MOTE:BUART:tx_status_2\ ,
        status_1 => \NEOMOTE_1:UART_MOTE:BUART:tx_fifo_empty\ ,
        status_0 => \NEOMOTE_1:UART_MOTE:BUART:tx_status_0\ );
    Properties:
    {
        cy_force_order = 1
        cy_int_mask = "1111111"
        cy_md_select = "0000001"
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(2,1)] contents:
LAB@[UDB=(2,1)][LB=0] #macrocells=2, #inputs=7, #pterms=8
{
    [McSlotId=0]:     MacroCell: Name=\NEOMOTE_1:UART_MOTE:BUART:txn\, Mode=(D-Register) @ [UDB=(2,1)][LB=0][MC=0]
        Total # of inputs        : 7
        Total # of product terms : 5
        List of special equations: 
            Clock  = (\NEOMOTE_1:UART_MOTE:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 5 pterms
        (
              \NEOMOTE_1:UART_MOTE:BUART:txn\ * 
              \NEOMOTE_1:UART_MOTE:BUART:tx_state_1\ * 
              !\NEOMOTE_1:UART_MOTE:BUART:tx_bitclk\
            + \NEOMOTE_1:UART_MOTE:BUART:txn\ * 
              \NEOMOTE_1:UART_MOTE:BUART:tx_state_2\
            + !\NEOMOTE_1:UART_MOTE:BUART:tx_state_1\ * 
              \NEOMOTE_1:UART_MOTE:BUART:tx_state_0\ * 
              !\NEOMOTE_1:UART_MOTE:BUART:tx_shift_out\ * 
              !\NEOMOTE_1:UART_MOTE:BUART:tx_state_2\
            + !\NEOMOTE_1:UART_MOTE:BUART:tx_state_1\ * 
              \NEOMOTE_1:UART_MOTE:BUART:tx_state_0\ * 
              !\NEOMOTE_1:UART_MOTE:BUART:tx_state_2\ * 
              !\NEOMOTE_1:UART_MOTE:BUART:tx_bitclk\
            + \NEOMOTE_1:UART_MOTE:BUART:tx_state_1\ * 
              !\NEOMOTE_1:UART_MOTE:BUART:tx_state_0\ * 
              !\NEOMOTE_1:UART_MOTE:BUART:tx_shift_out\ * 
              !\NEOMOTE_1:UART_MOTE:BUART:tx_state_2\ * 
              \NEOMOTE_1:UART_MOTE:BUART:tx_bitclk\ * 
              \NEOMOTE_1:UART_MOTE:BUART:tx_counter_dp\
        );
        Output = \NEOMOTE_1:UART_MOTE:BUART:txn\ (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=1]: (empty)
    [McSlotId=2]: (empty)
    [McSlotId=3]:     MacroCell: Name=\NEOMOTE_1:UART_MOTE:BUART:tx_state_2\, Mode=(T-Register) @ [UDB=(2,1)][LB=0][MC=3]
        Total # of inputs        : 5
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\NEOMOTE_1:UART_MOTE:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !\NEOMOTE_1:UART_MOTE:BUART:tx_state_1\ * 
              !\NEOMOTE_1:UART_MOTE:BUART:tx_state_0\ * 
              \NEOMOTE_1:UART_MOTE:BUART:tx_state_2\ * 
              \NEOMOTE_1:UART_MOTE:BUART:tx_bitclk\
            + \NEOMOTE_1:UART_MOTE:BUART:tx_state_1\ * 
              \NEOMOTE_1:UART_MOTE:BUART:tx_state_0\ * 
              \NEOMOTE_1:UART_MOTE:BUART:tx_bitclk\
            + \NEOMOTE_1:UART_MOTE:BUART:tx_state_1\ * 
              !\NEOMOTE_1:UART_MOTE:BUART:tx_state_2\ * 
              \NEOMOTE_1:UART_MOTE:BUART:tx_bitclk\ * 
              !\NEOMOTE_1:UART_MOTE:BUART:tx_counter_dp\
        );
        Output = \NEOMOTE_1:UART_MOTE:BUART:tx_state_2\ (fanout=6)
        Properties               : 
        {
        }
}

LAB@[UDB=(2,1)][LB=1] #macrocells=4, #inputs=7, #pterms=7
{
    [McSlotId=0]:     MacroCell: Name=\NEOMOTE_1:Net_680\, Mode=(Combinatorial) @ [UDB=(2,1)][LB=1][MC=0]
        Total # of inputs        : 1
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\NEOMOTE_1:UART_MOTE:BUART:txn\
        );
        Output = \NEOMOTE_1:Net_680\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\NEOMOTE_1:UART_MOTE:BUART:counter_load_not\, Mode=(Combinatorial) @ [UDB=(2,1)][LB=1][MC=1]
        Total # of inputs        : 4
        Total # of product terms : 2
            Clock Enable: True
        Main Equation            : 2 pterms
        !(
              !\NEOMOTE_1:UART_MOTE:BUART:tx_state_1\ * 
              !\NEOMOTE_1:UART_MOTE:BUART:tx_state_0\ * 
              !\NEOMOTE_1:UART_MOTE:BUART:tx_state_2\
            + !\NEOMOTE_1:UART_MOTE:BUART:tx_state_1\ * 
              !\NEOMOTE_1:UART_MOTE:BUART:tx_state_0\ * 
              \NEOMOTE_1:UART_MOTE:BUART:tx_bitclk\
        );
        Output = \NEOMOTE_1:UART_MOTE:BUART:counter_load_not\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\NEOMOTE_1:UART_MOTE:BUART:tx_state_1\, Mode=(T-Register) @ [UDB=(2,1)][LB=1][MC=2]
        Total # of inputs        : 5
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\NEOMOTE_1:UART_MOTE:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              \NEOMOTE_1:UART_MOTE:BUART:tx_state_1\ * 
              \NEOMOTE_1:UART_MOTE:BUART:tx_state_0\ * 
              \NEOMOTE_1:UART_MOTE:BUART:tx_bitclk\
            + \NEOMOTE_1:UART_MOTE:BUART:tx_state_1\ * 
              !\NEOMOTE_1:UART_MOTE:BUART:tx_state_2\ * 
              \NEOMOTE_1:UART_MOTE:BUART:tx_bitclk\ * 
              !\NEOMOTE_1:UART_MOTE:BUART:tx_counter_dp\
            + \NEOMOTE_1:UART_MOTE:BUART:tx_state_0\ * 
              !\NEOMOTE_1:UART_MOTE:BUART:tx_state_2\ * 
              \NEOMOTE_1:UART_MOTE:BUART:tx_bitclk\
        );
        Output = \NEOMOTE_1:UART_MOTE:BUART:tx_state_1\ (fanout=7)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=\uart:BUART:tx_status_2\, Mode=(Combinatorial) @ [UDB=(2,1)][LB=1][MC=3]
        Total # of inputs        : 1
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\uart:BUART:tx_fifo_notfull\
        );
        Output = \uart:BUART:tx_status_2\ (fanout=1)
        Properties               : 
        {
        }
}

statusicell: Name =\uart:BUART:sTX:TxSts\
    PORT MAP (
        clock => \uart:Net_9\ ,
        status_3 => \uart:BUART:tx_fifo_notfull\ ,
        status_2 => \uart:BUART:tx_status_2\ ,
        status_1 => \uart:BUART:tx_fifo_empty\ ,
        status_0 => \uart:BUART:tx_status_0\ );
    Properties:
    {
        cy_force_order = 1
        cy_int_mask = "1111111"
        cy_md_select = "0000001"
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(2,2)] contents:
LAB@[UDB=(2,2)][LB=0] #macrocells=4, #inputs=8, #pterms=7
{
    [McSlotId=0]:     MacroCell: Name=\uart:BUART:txn\, Mode=(D-Register) @ [UDB=(2,2)][LB=0][MC=0]
        Total # of inputs        : 7
        Total # of product terms : 5
        List of special equations: 
            Clock  = (\uart:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 5 pterms
        (
              \uart:BUART:txn\ * \uart:BUART:tx_state_1\ * 
              !\uart:BUART:tx_bitclk\
            + \uart:BUART:txn\ * \uart:BUART:tx_state_2\
            + !\uart:BUART:tx_state_1\ * \uart:BUART:tx_state_0\ * 
              !\uart:BUART:tx_shift_out\ * !\uart:BUART:tx_state_2\
            + !\uart:BUART:tx_state_1\ * \uart:BUART:tx_state_0\ * 
              !\uart:BUART:tx_state_2\ * !\uart:BUART:tx_bitclk\
            + \uart:BUART:tx_state_1\ * !\uart:BUART:tx_state_0\ * 
              !\uart:BUART:tx_shift_out\ * !\uart:BUART:tx_state_2\ * 
              \uart:BUART:tx_bitclk\ * \uart:BUART:tx_counter_dp\
        );
        Output = \uart:BUART:txn\ (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\uart:BUART:tx_bitclk_enable_pre\, Mode=(Combinatorial) @ [UDB=(2,2)][LB=0][MC=1]
        Total # of inputs        : 1
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\uart:BUART:tx_bitclk_dp\
        );
        Output = \uart:BUART:tx_bitclk_enable_pre\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\uart:BUART:tx_bitclk\, Mode=(D-Register) @ [UDB=(2,2)][LB=0][MC=2]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\uart:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\uart:BUART:tx_bitclk_dp\
        );
        Output = \uart:BUART:tx_bitclk\ (fanout=6)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=Net_403, Mode=(Combinatorial) @ [UDB=(2,2)][LB=0][MC=3]
        Total # of inputs        : 1
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\uart:BUART:txn\
        );
        Output = Net_403 (fanout=1)
        Properties               : 
        {
        }
}

LAB@[UDB=(2,2)][LB=1] #macrocells=2, #inputs=5, #pterms=5
{
    [McSlotId=0]: (empty)
    [McSlotId=1]: (empty)
    [McSlotId=2]:     MacroCell: Name=\uart:BUART:tx_status_0\, Mode=(Combinatorial) @ [UDB=(2,2)][LB=1][MC=2]
        Total # of inputs        : 5
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\uart:BUART:tx_state_1\ * !\uart:BUART:tx_state_0\ * 
              \uart:BUART:tx_fifo_empty\ * \uart:BUART:tx_state_2\ * 
              \uart:BUART:tx_bitclk\
        );
        Output = \uart:BUART:tx_status_0\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=\uart:BUART:tx_state_0\, Mode=(T-Register) @ [UDB=(2,2)][LB=1][MC=3]
        Total # of inputs        : 5
        Total # of product terms : 4
        List of special equations: 
            Clock  = (\uart:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\uart:BUART:tx_state_1\ * !\uart:BUART:tx_state_0\ * 
              !\uart:BUART:tx_fifo_empty\ * !\uart:BUART:tx_state_2\
            + !\uart:BUART:tx_state_1\ * !\uart:BUART:tx_state_0\ * 
              !\uart:BUART:tx_fifo_empty\ * \uart:BUART:tx_bitclk\
            + \uart:BUART:tx_state_1\ * \uart:BUART:tx_state_0\ * 
              \uart:BUART:tx_fifo_empty\ * \uart:BUART:tx_bitclk\
            + \uart:BUART:tx_state_0\ * !\uart:BUART:tx_state_2\ * 
              \uart:BUART:tx_bitclk\
        );
        Output = \uart:BUART:tx_state_0\ (fanout=7)
        Properties               : 
        {
        }
}

datapathcell: Name =\uart:BUART:sTX:TxShifter:u0\
    PORT MAP (
        clock => \uart:Net_9\ ,
        cs_addr_2 => \uart:BUART:tx_state_1\ ,
        cs_addr_1 => \uart:BUART:tx_state_0\ ,
        cs_addr_0 => \uart:BUART:tx_bitclk_enable_pre\ ,
        so_comb => \uart:BUART:tx_shift_out\ ,
        f0_bus_stat_comb => \uart:BUART:tx_fifo_notfull\ ,
        f0_blk_stat_comb => \uart:BUART:tx_fifo_empty\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000000000000000000000000000000000000000000000000000011000000000000000000000000000010010000000000000000000000000000000000000011111111000000001111111111111111000000000000000001000100111100000000000000001100"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(2,3)] contents:
LAB@[UDB=(2,3)][LB=0] #macrocells=3, #inputs=12, #pterms=8
{
    [McSlotId=0]:     MacroCell: Name=\emFile_1:SPI0:BSPIM:mosi_pre_reg_split_1\, Mode=(Combinatorial) @ [UDB=(2,3)][LB=0][MC=0]
        Total # of inputs        : 10
        Total # of product terms : 6
            Clock Enable: True
        Main Equation            : 6 pterms
        !(
              !\emFile_1:SPI0:BSPIM:state_2\ * \emFile_1:SPI0:BSPIM:state_1\ * 
              !\emFile_1:SPI0:BSPIM:count_4\ * !\emFile_1:SPI0:BSPIM:count_3\ * 
              !\emFile_1:SPI0:BSPIM:count_2\ * !\emFile_1:SPI0:BSPIM:count_0\ * 
              !\emFile_1:SPI0:BSPIM:ld_ident\
            + !\emFile_1:SPI0:BSPIM:state_2\ * !\emFile_1:SPI0:BSPIM:state_0\
            + !\emFile_1:SPI0:BSPIM:state_2\ * 
              !\emFile_1:SPI0:BSPIM:mosi_pre_reg\
            + \emFile_1:SPI0:BSPIM:state_2\ * !\emFile_1:SPI0:BSPIM:state_1\ * 
              \emFile_1:SPI0:BSPIM:state_0\
            + \emFile_1:SPI0:BSPIM:state_2\ * 
              !\emFile_1:SPI0:BSPIM:mosi_from_dp\
            + \emFile_1:SPI0:BSPIM:state_1\ * !\emFile_1:SPI0:BSPIM:state_0\
        );
        Output = \emFile_1:SPI0:BSPIM:mosi_pre_reg_split_1\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]: (empty)
    [McSlotId=2]:     MacroCell: Name=\emFile_1:SPI0:BSPIM:mosi_pre_reg\, Mode=(D-Register) @ [UDB=(2,3)][LB=0][MC=2]
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\emFile_1:Net_19\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        !(
              !\emFile_1:SPI0:BSPIM:mosi_pre_reg_split\ * 
              !\emFile_1:SPI0:BSPIM:mosi_pre_reg_split_1\
        );
        Output = \emFile_1:SPI0:BSPIM:mosi_pre_reg\ (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=\emFile_1:SPI0:BSPIM:mosi_from_dp_reg\, Mode=(D-Register) @ [UDB=(2,3)][LB=0][MC=3]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\emFile_1:Net_19\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \emFile_1:SPI0:BSPIM:mosi_from_dp\
        );
        Output = \emFile_1:SPI0:BSPIM:mosi_from_dp_reg\ (fanout=1)
        Properties               : 
        {
        }
}

LAB@[UDB=(2,3)][LB=1] #macrocells=2, #inputs=11, #pterms=8
{
    [McSlotId=0]:     MacroCell: Name=\emFile_1:SPI0:BSPIM:mosi_pre_reg_split\, Mode=(Combinatorial) @ [UDB=(2,3)][LB=1][MC=0]
        Total # of inputs        : 11
        Total # of product terms : 8
            Clock Enable: True
        Main Equation            : 8 pterms
        (
              !\emFile_1:SPI0:BSPIM:state_2\ * \emFile_1:SPI0:BSPIM:state_1\ * 
              !\emFile_1:SPI0:BSPIM:state_0\ * 
              \emFile_1:SPI0:BSPIM:mosi_from_dp\ * 
              \emFile_1:SPI0:BSPIM:count_4\
            + !\emFile_1:SPI0:BSPIM:state_2\ * \emFile_1:SPI0:BSPIM:state_1\ * 
              !\emFile_1:SPI0:BSPIM:state_0\ * 
              \emFile_1:SPI0:BSPIM:mosi_from_dp\ * 
              \emFile_1:SPI0:BSPIM:count_3\
            + !\emFile_1:SPI0:BSPIM:state_2\ * \emFile_1:SPI0:BSPIM:state_1\ * 
              !\emFile_1:SPI0:BSPIM:state_0\ * 
              \emFile_1:SPI0:BSPIM:mosi_from_dp\ * 
              \emFile_1:SPI0:BSPIM:count_2\
            + !\emFile_1:SPI0:BSPIM:state_2\ * \emFile_1:SPI0:BSPIM:state_1\ * 
              !\emFile_1:SPI0:BSPIM:state_0\ * 
              \emFile_1:SPI0:BSPIM:mosi_from_dp\ * 
              \emFile_1:SPI0:BSPIM:count_1\
            + !\emFile_1:SPI0:BSPIM:state_2\ * \emFile_1:SPI0:BSPIM:state_1\ * 
              !\emFile_1:SPI0:BSPIM:state_0\ * 
              \emFile_1:SPI0:BSPIM:mosi_from_dp\ * 
              !\emFile_1:SPI0:BSPIM:count_0\
            + \emFile_1:SPI0:BSPIM:state_2\ * \emFile_1:SPI0:BSPIM:state_1\ * 
              !\emFile_1:SPI0:BSPIM:state_0\ * 
              \emFile_1:SPI0:BSPIM:mosi_pre_reg\
            + \emFile_1:SPI0:BSPIM:state_1\ * !\emFile_1:SPI0:BSPIM:state_0\ * 
              !\emFile_1:SPI0:BSPIM:count_4\ * !\emFile_1:SPI0:BSPIM:count_3\ * 
              !\emFile_1:SPI0:BSPIM:count_2\ * !\emFile_1:SPI0:BSPIM:count_1\ * 
              \emFile_1:SPI0:BSPIM:count_0\ * 
              \emFile_1:SPI0:BSPIM:mosi_pre_reg\
            + \emFile_1:SPI0:BSPIM:state_1\ * \emFile_1:SPI0:BSPIM:state_0\ * 
              \emFile_1:SPI0:BSPIM:mosi_from_dp\ * 
              !\emFile_1:SPI0:BSPIM:count_4\ * !\emFile_1:SPI0:BSPIM:count_3\ * 
              !\emFile_1:SPI0:BSPIM:count_2\ * !\emFile_1:SPI0:BSPIM:count_1\ * 
              !\emFile_1:SPI0:BSPIM:count_0\ * 
              !\emFile_1:SPI0:BSPIM:ld_ident\
        );
        Output = \emFile_1:SPI0:BSPIM:mosi_pre_reg_split\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\uart_ultrasonic:BUART:rx_address_detected\, Mode=(T-Register) @ [UDB=(2,3)][LB=1][MC=1]
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (\uart_ultrasonic:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \uart_ultrasonic:BUART:rx_address_detected\ (fanout=8)
        Properties               : 
        {
        }

    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

datapathcell: Name =\NEOMOTE_1:UART_MOTE:BUART:sTX:sCLOCK:TxBitClkGen\
    PORT MAP (
        clock => \NEOMOTE_1:UART_MOTE:Net_9\ ,
        cs_addr_0 => \NEOMOTE_1:UART_MOTE:BUART:counter_load_not\ ,
        cl0_comb => \NEOMOTE_1:UART_MOTE:BUART:tx_bitclk_dp\ ,
        cl1_comb => \NEOMOTE_1:UART_MOTE:BUART:tx_counter_dp\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "1010100001000000001000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011111111000000001111111100000111001000000100000000000101111100000000000000001000"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(2,4)] contents:
LAB@[UDB=(2,4)][LB=0] #macrocells=3, #inputs=10, #pterms=8
{
    [McSlotId=0]:     MacroCell: Name=\emFile_1:SPI0:BSPIM:load_rx_data\, Mode=(Combinatorial) @ [UDB=(2,4)][LB=0][MC=0]
        Total # of inputs        : 5
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\emFile_1:SPI0:BSPIM:count_4\ * !\emFile_1:SPI0:BSPIM:count_3\ * 
              !\emFile_1:SPI0:BSPIM:count_2\ * !\emFile_1:SPI0:BSPIM:count_1\ * 
              \emFile_1:SPI0:BSPIM:count_0\
        );
        Output = \emFile_1:SPI0:BSPIM:load_rx_data\ (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\emFile_1:Net_1\, Mode=(D-Register) @ [UDB=(2,4)][LB=0][MC=1]
        Total # of inputs        : 4
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\emFile_1:Net_19\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        !(
              !\emFile_1:SPI0:BSPIM:state_2\ * !\emFile_1:SPI0:BSPIM:state_1\ * 
              \emFile_1:SPI0:BSPIM:state_0\
            + \emFile_1:SPI0:BSPIM:state_2\ * !\emFile_1:SPI0:BSPIM:state_0\ * 
              !\emFile_1:Net_1\
            + \emFile_1:SPI0:BSPIM:state_1\ * !\emFile_1:Net_1\
        );
        Output = \emFile_1:Net_1\ (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=2]: (empty)
    [McSlotId=3]:     MacroCell: Name=\emFile_1:SPI0:BSPIM:load_cond\, Mode=(T-Register) @ [UDB=(2,4)][LB=0][MC=3]
        Total # of inputs        : 9
        Total # of product terms : 4
        List of special equations: 
            Clock  = (\emFile_1:Net_19\) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\emFile_1:SPI0:BSPIM:state_2\ * !\emFile_1:SPI0:BSPIM:count_4\ * 
              !\emFile_1:SPI0:BSPIM:count_3\ * !\emFile_1:SPI0:BSPIM:count_2\ * 
              !\emFile_1:SPI0:BSPIM:count_1\ * !\emFile_1:SPI0:BSPIM:count_0\ * 
              \emFile_1:SPI0:BSPIM:load_cond\
            + \emFile_1:SPI0:BSPIM:state_2\ * !\emFile_1:SPI0:BSPIM:state_1\ * 
              !\emFile_1:SPI0:BSPIM:state_0\ * 
              !\emFile_1:SPI0:BSPIM:load_cond\
            + \emFile_1:SPI0:BSPIM:state_1\ * !\emFile_1:SPI0:BSPIM:count_4\ * 
              !\emFile_1:SPI0:BSPIM:count_3\ * !\emFile_1:SPI0:BSPIM:count_2\ * 
              !\emFile_1:SPI0:BSPIM:count_1\ * !\emFile_1:SPI0:BSPIM:count_0\ * 
              \emFile_1:SPI0:BSPIM:load_cond\
            + \emFile_1:SPI0:BSPIM:state_0\ * !\emFile_1:SPI0:BSPIM:count_4\ * 
              !\emFile_1:SPI0:BSPIM:count_3\ * !\emFile_1:SPI0:BSPIM:count_2\ * 
              !\emFile_1:SPI0:BSPIM:count_1\ * !\emFile_1:SPI0:BSPIM:count_0\ * 
              \emFile_1:SPI0:BSPIM:load_cond\
        );
        Output = \emFile_1:SPI0:BSPIM:load_cond\ (fanout=1)
        Properties               : 
        {
        }
}

LAB@[UDB=(2,4)][LB=1] #macrocells=2, #inputs=5, #pterms=6
{
    [McSlotId=0]:     MacroCell: Name=\emFile_1:SPI0:BSPIM:cnt_enable\, Mode=(T-Register) @ [UDB=(2,4)][LB=1][MC=0]
        Total # of inputs        : 4
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\emFile_1:Net_19\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !\emFile_1:SPI0:BSPIM:state_2\ * !\emFile_1:SPI0:BSPIM:state_1\ * 
              !\emFile_1:SPI0:BSPIM:state_0\ * 
              \emFile_1:SPI0:BSPIM:cnt_enable\
            + \emFile_1:SPI0:BSPIM:state_2\ * !\emFile_1:SPI0:BSPIM:state_1\ * 
              \emFile_1:SPI0:BSPIM:state_0\ * 
              \emFile_1:SPI0:BSPIM:cnt_enable\
            + \emFile_1:SPI0:BSPIM:state_2\ * \emFile_1:SPI0:BSPIM:state_1\ * 
              !\emFile_1:SPI0:BSPIM:state_0\ * 
              !\emFile_1:SPI0:BSPIM:cnt_enable\
        );
        Output = \emFile_1:SPI0:BSPIM:cnt_enable\ (fanout=3)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\emFile_1:Net_22\, Mode=(D-Register) @ [UDB=(2,4)][LB=1][MC=1]
        Total # of inputs        : 4
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\emFile_1:Net_19\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              \emFile_1:SPI0:BSPIM:state_2\ * \emFile_1:SPI0:BSPIM:state_1\ * 
              \emFile_1:Net_22\
            + \emFile_1:SPI0:BSPIM:state_2\ * !\emFile_1:SPI0:BSPIM:state_0\
            + \emFile_1:SPI0:BSPIM:state_1\ * !\emFile_1:SPI0:BSPIM:state_0\
        );
        Output = \emFile_1:Net_22\ (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

count7cell: Name =\emFile_1:SPI0:BSPIM:BitCounter\
    PORT MAP (
        clock => \emFile_1:Net_19\ ,
        enable => \emFile_1:SPI0:BSPIM:cnt_enable\ ,
        count_6 => \emFile_1:SPI0:BSPIM:count_6\ ,
        count_5 => \emFile_1:SPI0:BSPIM:count_5\ ,
        count_4 => \emFile_1:SPI0:BSPIM:count_4\ ,
        count_3 => \emFile_1:SPI0:BSPIM:count_3\ ,
        count_2 => \emFile_1:SPI0:BSPIM:count_2\ ,
        count_1 => \emFile_1:SPI0:BSPIM:count_1\ ,
        count_0 => \emFile_1:SPI0:BSPIM:count_0\ ,
        tc => \emFile_1:SPI0:BSPIM:cnt_tc\ );
    Properties:
    {
        cy_alt_mode = 0
        cy_init_value = "0000000"
        cy_period = "0001111"
        cy_route_en = 1
        cy_route_ld = 0
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(2,5)] contents:
LAB@[UDB=(2,5)][LB=0] #macrocells=3, #inputs=10, #pterms=8
{
    [McSlotId=0]:     MacroCell: Name=\emFile_1:SPI0:BSPIM:state_1\, Mode=(D-Register) @ [UDB=(2,5)][LB=0][MC=0]
        Total # of inputs        : 10
        Total # of product terms : 4
        List of special equations: 
            Clock  = (\emFile_1:Net_19\) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        !(
              !\emFile_1:SPI0:BSPIM:state_2\ * !\emFile_1:SPI0:BSPIM:state_1\ * 
              !\emFile_1:SPI0:BSPIM:state_0\
            + !\emFile_1:SPI0:BSPIM:state_2\ * \emFile_1:SPI0:BSPIM:state_1\ * 
              \emFile_1:SPI0:BSPIM:state_0\ * !\emFile_1:SPI0:BSPIM:count_4\ * 
              !\emFile_1:SPI0:BSPIM:count_3\ * !\emFile_1:SPI0:BSPIM:count_2\ * 
              \emFile_1:SPI0:BSPIM:count_1\ * !\emFile_1:SPI0:BSPIM:count_0\ * 
              !\emFile_1:SPI0:BSPIM:ld_ident\
            + !\emFile_1:SPI0:BSPIM:state_2\ * \emFile_1:SPI0:BSPIM:state_1\ * 
              \emFile_1:SPI0:BSPIM:state_0\ * !\emFile_1:SPI0:BSPIM:count_4\ * 
              !\emFile_1:SPI0:BSPIM:count_3\ * \emFile_1:SPI0:BSPIM:count_2\ * 
              \emFile_1:SPI0:BSPIM:count_1\ * !\emFile_1:SPI0:BSPIM:count_0\ * 
              !\emFile_1:SPI0:BSPIM:tx_status_1\
            + \emFile_1:SPI0:BSPIM:state_2\ * !\emFile_1:SPI0:BSPIM:state_1\ * 
              \emFile_1:SPI0:BSPIM:state_0\
        );
        Output = \emFile_1:SPI0:BSPIM:state_1\ (fanout=15)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\emFile_1:SPI0:BSPIM:state_2\, Mode=(D-Register) @ [UDB=(2,5)][LB=0][MC=1]
        Total # of inputs        : 10
        Total # of product terms : 4
        List of special equations: 
            Clock  = (\emFile_1:Net_19\) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\emFile_1:SPI0:BSPIM:state_2\ * !\emFile_1:SPI0:BSPIM:state_1\ * 
              \emFile_1:SPI0:BSPIM:state_0\
            + \emFile_1:SPI0:BSPIM:state_2\ * \emFile_1:SPI0:BSPIM:state_1\ * 
              \emFile_1:SPI0:BSPIM:state_0\
            + \emFile_1:SPI0:BSPIM:state_1\ * \emFile_1:SPI0:BSPIM:state_0\ * 
              !\emFile_1:SPI0:BSPIM:count_4\ * !\emFile_1:SPI0:BSPIM:count_3\ * 
              !\emFile_1:SPI0:BSPIM:count_2\ * \emFile_1:SPI0:BSPIM:count_1\ * 
              !\emFile_1:SPI0:BSPIM:count_0\ * 
              !\emFile_1:SPI0:BSPIM:ld_ident\
            + \emFile_1:SPI0:BSPIM:state_1\ * \emFile_1:SPI0:BSPIM:state_0\ * 
              !\emFile_1:SPI0:BSPIM:count_4\ * !\emFile_1:SPI0:BSPIM:count_3\ * 
              \emFile_1:SPI0:BSPIM:count_2\ * \emFile_1:SPI0:BSPIM:count_1\ * 
              !\emFile_1:SPI0:BSPIM:count_0\ * 
              !\emFile_1:SPI0:BSPIM:tx_status_1\
        );
        Output = \emFile_1:SPI0:BSPIM:state_2\ (fanout=15)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\emFile_1:SPI0:BSPIM:tx_status_4\, Mode=(Combinatorial) @ [UDB=(2,5)][LB=0][MC=2]
        Total # of inputs        : 3
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\emFile_1:SPI0:BSPIM:state_2\ * !\emFile_1:SPI0:BSPIM:state_1\ * 
              !\emFile_1:SPI0:BSPIM:state_0\
        );
        Output = \emFile_1:SPI0:BSPIM:tx_status_4\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]: (empty)
}

LAB@[UDB=(2,5)][LB=1] #macrocells=4, #inputs=11, #pterms=7
{
    [McSlotId=0]:     MacroCell: Name=\emFile_1:SPI0:BSPIM:state_0\, Mode=(T-Register) @ [UDB=(2,5)][LB=1][MC=0]
        Total # of inputs        : 10
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\emFile_1:Net_19\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        !(
              !\emFile_1:SPI0:BSPIM:state_2\ * !\emFile_1:SPI0:BSPIM:state_1\ * 
              \emFile_1:SPI0:BSPIM:state_0\
            + !\emFile_1:SPI0:BSPIM:state_2\ * !\emFile_1:SPI0:BSPIM:state_1\ * 
              \emFile_1:SPI0:BSPIM:tx_status_1\
            + !\emFile_1:SPI0:BSPIM:state_2\ * \emFile_1:SPI0:BSPIM:state_0\ * 
              !\emFile_1:SPI0:BSPIM:count_4\ * !\emFile_1:SPI0:BSPIM:count_3\ * 
              !\emFile_1:SPI0:BSPIM:count_2\ * \emFile_1:SPI0:BSPIM:count_1\ * 
              !\emFile_1:SPI0:BSPIM:count_0\ * 
              !\emFile_1:SPI0:BSPIM:ld_ident\
        );
        Output = \emFile_1:SPI0:BSPIM:state_0\ (fanout=15)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\emFile_1:SPI0:BSPIM:ld_ident\, Mode=(T-Register) @ [UDB=(2,5)][LB=1][MC=1]
        Total # of inputs        : 9
        Total # of product terms : 2
        List of special equations: 
            Clock  = (\emFile_1:Net_19\) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !\emFile_1:SPI0:BSPIM:state_2\ * \emFile_1:SPI0:BSPIM:state_1\ * 
              !\emFile_1:SPI0:BSPIM:state_0\ * !\emFile_1:SPI0:BSPIM:count_4\ * 
              !\emFile_1:SPI0:BSPIM:count_3\ * !\emFile_1:SPI0:BSPIM:count_2\ * 
              !\emFile_1:SPI0:BSPIM:count_1\ * \emFile_1:SPI0:BSPIM:count_0\ * 
              \emFile_1:SPI0:BSPIM:ld_ident\
            + \emFile_1:SPI0:BSPIM:state_2\ * !\emFile_1:SPI0:BSPIM:state_1\ * 
              !\emFile_1:SPI0:BSPIM:state_0\ * 
              !\emFile_1:SPI0:BSPIM:ld_ident\
        );
        Output = \emFile_1:SPI0:BSPIM:ld_ident\ (fanout=6)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\emFile_1:SPI0:BSPIM:tx_status_0\, Mode=(Combinatorial) @ [UDB=(2,5)][LB=1][MC=2]
        Total # of inputs        : 3
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \emFile_1:SPI0:BSPIM:state_2\ * !\emFile_1:SPI0:BSPIM:state_1\ * 
              \emFile_1:SPI0:BSPIM:state_0\
        );
        Output = \emFile_1:SPI0:BSPIM:tx_status_0\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=\emFile_1:SPI0:BSPIM:rx_status_6\, Mode=(Combinatorial) @ [UDB=(2,5)][LB=1][MC=3]
        Total # of inputs        : 6
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\emFile_1:SPI0:BSPIM:count_4\ * !\emFile_1:SPI0:BSPIM:count_3\ * 
              !\emFile_1:SPI0:BSPIM:count_2\ * !\emFile_1:SPI0:BSPIM:count_1\ * 
              \emFile_1:SPI0:BSPIM:count_0\ * 
              \emFile_1:SPI0:BSPIM:rx_status_4\
        );
        Output = \emFile_1:SPI0:BSPIM:rx_status_6\ (fanout=1)
        Properties               : 
        {
        }
}

datapathcell: Name =\emFile_1:SPI0:BSPIM:sR8:Dp:u0\
    PORT MAP (
        clock => \emFile_1:Net_19\ ,
        cs_addr_2 => \emFile_1:SPI0:BSPIM:state_2\ ,
        cs_addr_1 => \emFile_1:SPI0:BSPIM:state_1\ ,
        cs_addr_0 => \emFile_1:SPI0:BSPIM:state_0\ ,
        route_si => \emFile_1:Net_16\ ,
        f1_load => \emFile_1:SPI0:BSPIM:load_rx_data\ ,
        so_comb => \emFile_1:SPI0:BSPIM:mosi_from_dp\ ,
        f0_bus_stat_comb => \emFile_1:SPI0:BSPIM:tx_status_2\ ,
        f0_blk_stat_comb => \emFile_1:SPI0:BSPIM:tx_status_1\ ,
        f1_bus_stat_comb => \emFile_1:SPI0:BSPIM:rx_status_5\ ,
        f1_blk_stat_comb => \emFile_1:SPI0:BSPIM:rx_status_4\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000000000000000000001100000000000001010000000001000100010000000000011100000000010001000000000000000101000000000000010100000011111111000000001111111111111111000000000010001000001000111100000000000000000100"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True

statusicell: Name =\emFile_1:SPI0:BSPIM:TxStsReg\
    PORT MAP (
        clock => \emFile_1:Net_19\ ,
        status_4 => \emFile_1:SPI0:BSPIM:tx_status_4\ ,
        status_3 => \emFile_1:SPI0:BSPIM:load_rx_data\ ,
        status_2 => \emFile_1:SPI0:BSPIM:tx_status_2\ ,
        status_1 => \emFile_1:SPI0:BSPIM:tx_status_1\ ,
        status_0 => \emFile_1:SPI0:BSPIM:tx_status_0\ );
    Properties:
    {
        cy_force_order = 1
        cy_int_mask = "0000000"
        cy_md_select = "0001001"
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(3,0)] contents:
LAB@[UDB=(3,0)][LB=0] #macrocells=4, #inputs=8, #pterms=8
{
    [McSlotId=0]:     MacroCell: Name=\uart_ultrasonic:BUART:counter_load_not\, Mode=(Combinatorial) @ [UDB=(3,0)][LB=0][MC=0]
        Total # of inputs        : 4
        Total # of product terms : 2
            Clock Enable: True
        Main Equation            : 2 pterms
        !(
              !\uart_ultrasonic:BUART:tx_state_1\ * 
              !\uart_ultrasonic:BUART:tx_state_0\ * 
              !\uart_ultrasonic:BUART:tx_state_2\
            + !\uart_ultrasonic:BUART:tx_state_1\ * 
              !\uart_ultrasonic:BUART:tx_state_0\ * 
              \uart_ultrasonic:BUART:tx_bitclk\
        );
        Output = \uart_ultrasonic:BUART:counter_load_not\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\uart_ultrasonic:BUART:tx_bitclk_enable_pre\, Mode=(Combinatorial) @ [UDB=(3,0)][LB=0][MC=1]
        Total # of inputs        : 1
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\uart_ultrasonic:BUART:tx_bitclk_dp\
        );
        Output = \uart_ultrasonic:BUART:tx_bitclk_enable_pre\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\uart_ultrasonic:BUART:tx_bitclk\, Mode=(D-Register) @ [UDB=(3,0)][LB=0][MC=2]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\uart_ultrasonic:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\uart_ultrasonic:BUART:tx_bitclk_dp\
        );
        Output = \uart_ultrasonic:BUART:tx_bitclk\ (fanout=6)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=\uart_ultrasonic:BUART:txn\, Mode=(D-Register) @ [UDB=(3,0)][LB=0][MC=3]
        Total # of inputs        : 7
        Total # of product terms : 5
        List of special equations: 
            Clock  = (\uart_ultrasonic:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 5 pterms
        (
              \uart_ultrasonic:BUART:txn\ * 
              \uart_ultrasonic:BUART:tx_state_1\ * 
              !\uart_ultrasonic:BUART:tx_bitclk\
            + \uart_ultrasonic:BUART:txn\ * 
              \uart_ultrasonic:BUART:tx_state_2\
            + !\uart_ultrasonic:BUART:tx_state_1\ * 
              \uart_ultrasonic:BUART:tx_state_0\ * 
              !\uart_ultrasonic:BUART:tx_shift_out\ * 
              !\uart_ultrasonic:BUART:tx_state_2\
            + !\uart_ultrasonic:BUART:tx_state_1\ * 
              \uart_ultrasonic:BUART:tx_state_0\ * 
              !\uart_ultrasonic:BUART:tx_state_2\ * 
              !\uart_ultrasonic:BUART:tx_bitclk\
            + \uart_ultrasonic:BUART:tx_state_1\ * 
              !\uart_ultrasonic:BUART:tx_state_0\ * 
              !\uart_ultrasonic:BUART:tx_shift_out\ * 
              !\uart_ultrasonic:BUART:tx_state_2\ * 
              \uart_ultrasonic:BUART:tx_bitclk\ * 
              \uart_ultrasonic:BUART:tx_counter_dp\
        );
        Output = \uart_ultrasonic:BUART:txn\ (fanout=1)
        Properties               : 
        {
        }
}

LAB@[UDB=(3,0)][LB=1] #macrocells=4, #inputs=6, #pterms=8
{
    [McSlotId=0]:     MacroCell: Name=\uart_ultrasonic:BUART:tx_state_2\, Mode=(T-Register) @ [UDB=(3,0)][LB=1][MC=0]
        Total # of inputs        : 5
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\uart_ultrasonic:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !\uart_ultrasonic:BUART:tx_state_1\ * 
              !\uart_ultrasonic:BUART:tx_state_0\ * 
              \uart_ultrasonic:BUART:tx_state_2\ * 
              \uart_ultrasonic:BUART:tx_bitclk\
            + \uart_ultrasonic:BUART:tx_state_1\ * 
              \uart_ultrasonic:BUART:tx_state_0\ * 
              \uart_ultrasonic:BUART:tx_bitclk\
            + \uart_ultrasonic:BUART:tx_state_1\ * 
              !\uart_ultrasonic:BUART:tx_state_2\ * 
              \uart_ultrasonic:BUART:tx_bitclk\ * 
              !\uart_ultrasonic:BUART:tx_counter_dp\
        );
        Output = \uart_ultrasonic:BUART:tx_state_2\ (fanout=6)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\uart_ultrasonic:BUART:tx_state_1\, Mode=(T-Register) @ [UDB=(3,0)][LB=1][MC=1]
        Total # of inputs        : 5
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\uart_ultrasonic:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              \uart_ultrasonic:BUART:tx_state_1\ * 
              \uart_ultrasonic:BUART:tx_state_0\ * 
              \uart_ultrasonic:BUART:tx_bitclk\
            + \uart_ultrasonic:BUART:tx_state_1\ * 
              !\uart_ultrasonic:BUART:tx_state_2\ * 
              \uart_ultrasonic:BUART:tx_bitclk\ * 
              !\uart_ultrasonic:BUART:tx_counter_dp\
            + \uart_ultrasonic:BUART:tx_state_0\ * 
              !\uart_ultrasonic:BUART:tx_state_2\ * 
              \uart_ultrasonic:BUART:tx_bitclk\
        );
        Output = \uart_ultrasonic:BUART:tx_state_1\ (fanout=7)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\uart_ultrasonic:BUART:tx_state_0\, Mode=(T-Register) @ [UDB=(3,0)][LB=1][MC=2]
        Total # of inputs        : 5
        Total # of product terms : 4
        List of special equations: 
            Clock  = (\uart_ultrasonic:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\uart_ultrasonic:BUART:tx_state_1\ * 
              !\uart_ultrasonic:BUART:tx_state_0\ * 
              !\uart_ultrasonic:BUART:tx_fifo_empty\ * 
              !\uart_ultrasonic:BUART:tx_state_2\
            + !\uart_ultrasonic:BUART:tx_state_1\ * 
              !\uart_ultrasonic:BUART:tx_state_0\ * 
              !\uart_ultrasonic:BUART:tx_fifo_empty\ * 
              \uart_ultrasonic:BUART:tx_bitclk\
            + \uart_ultrasonic:BUART:tx_state_1\ * 
              \uart_ultrasonic:BUART:tx_state_0\ * 
              \uart_ultrasonic:BUART:tx_fifo_empty\ * 
              \uart_ultrasonic:BUART:tx_bitclk\
            + \uart_ultrasonic:BUART:tx_state_0\ * 
              !\uart_ultrasonic:BUART:tx_state_2\ * 
              \uart_ultrasonic:BUART:tx_bitclk\
        );
        Output = \uart_ultrasonic:BUART:tx_state_0\ (fanout=7)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=\uart_ultrasonic:BUART:tx_status_0\, Mode=(Combinatorial) @ [UDB=(3,0)][LB=1][MC=3]
        Total # of inputs        : 5
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\uart_ultrasonic:BUART:tx_state_1\ * 
              !\uart_ultrasonic:BUART:tx_state_0\ * 
              \uart_ultrasonic:BUART:tx_fifo_empty\ * 
              \uart_ultrasonic:BUART:tx_state_2\ * 
              \uart_ultrasonic:BUART:tx_bitclk\
        );
        Output = \uart_ultrasonic:BUART:tx_status_0\ (fanout=1)
        Properties               : 
        {
        }
}

datapathcell: Name =\uart_ultrasonic:BUART:sTX:TxShifter:u0\
    PORT MAP (
        clock => \uart_ultrasonic:Net_9\ ,
        cs_addr_2 => \uart_ultrasonic:BUART:tx_state_1\ ,
        cs_addr_1 => \uart_ultrasonic:BUART:tx_state_0\ ,
        cs_addr_0 => \uart_ultrasonic:BUART:tx_bitclk_enable_pre\ ,
        so_comb => \uart_ultrasonic:BUART:tx_shift_out\ ,
        f0_bus_stat_comb => \uart_ultrasonic:BUART:tx_fifo_notfull\ ,
        f0_blk_stat_comb => \uart_ultrasonic:BUART:tx_fifo_empty\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000000000000000000000000000000000000000000000000000011000000000000000000000000000010010000000000000000000000000000000000000011111111000000001111111111111111000000000000000001000100111100000000000000001100"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True

statusicell: Name =\uart_ultrasonic:BUART:sTX:TxSts\
    PORT MAP (
        clock => \uart_ultrasonic:Net_9\ ,
        status_3 => \uart_ultrasonic:BUART:tx_fifo_notfull\ ,
        status_2 => \uart_ultrasonic:BUART:tx_status_2\ ,
        status_1 => \uart_ultrasonic:BUART:tx_fifo_empty\ ,
        status_0 => \uart_ultrasonic:BUART:tx_status_0\ );
    Properties:
    {
        cy_force_order = 1
        cy_int_mask = "1111111"
        cy_md_select = "0000001"
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(3,1)] contents:
LAB@[UDB=(3,1)][LB=0] #macrocells=4, #inputs=10, #pterms=8
{
    [McSlotId=0]:     MacroCell: Name=Net_130_7, Mode=(T-Register) @ [UDB=(3,1)][LB=0][MC=0]
        Total # of inputs        : 10
        Total # of product terms : 2
        List of special equations: 
            Clock  = (Net_681) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !Net_853 * Net_130_6 * Net_130_5 * Net_130_4 * Net_130_3 * 
              Net_130_2 * Net_130_1 * Net_130_0 * Net_721
            + Net_853 * Net_130_7
        );
        Output = Net_130_7 (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=Net_130_6, Mode=(T-Register) @ [UDB=(3,1)][LB=0][MC=1]
        Total # of inputs        : 9
        Total # of product terms : 2
        List of special equations: 
            Clock  = (Net_681) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !Net_853 * Net_130_5 * Net_130_4 * Net_130_3 * Net_130_2 * 
              Net_130_1 * Net_130_0 * Net_721
            + Net_853 * Net_130_6
        );
        Output = Net_130_6 (fanout=3)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=Net_130_5, Mode=(T-Register) @ [UDB=(3,1)][LB=0][MC=2]
        Total # of inputs        : 8
        Total # of product terms : 2
        List of special equations: 
            Clock  = (Net_681) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !Net_853 * Net_130_4 * Net_130_3 * Net_130_2 * Net_130_1 * 
              Net_130_0 * Net_721
            + Net_853 * Net_130_5
        );
        Output = Net_130_5 (fanout=4)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=Net_130_4, Mode=(T-Register) @ [UDB=(3,1)][LB=0][MC=3]
        Total # of inputs        : 7
        Total # of product terms : 2
        List of special equations: 
            Clock  = (Net_681) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !Net_853 * Net_130_3 * Net_130_2 * Net_130_1 * Net_130_0 * 
              Net_721
            + Net_853 * Net_130_4
        );
        Output = Net_130_4 (fanout=5)
        Properties               : 
        {
        }
}

LAB@[UDB=(3,1)][LB=1] #macrocells=4, #inputs=6, #pterms=8
{
    [McSlotId=0]:     MacroCell: Name=Net_130_3, Mode=(T-Register) @ [UDB=(3,1)][LB=1][MC=0]
        Total # of inputs        : 6
        Total # of product terms : 2
        List of special equations: 
            Clock  = (Net_681) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !Net_853 * Net_130_2 * Net_130_1 * Net_130_0 * Net_721
            + Net_853 * Net_130_3
        );
        Output = Net_130_3 (fanout=6)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=Net_130_2, Mode=(T-Register) @ [UDB=(3,1)][LB=1][MC=1]
        Total # of inputs        : 5
        Total # of product terms : 2
        List of special equations: 
            Clock  = (Net_681) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !Net_853 * Net_130_1 * Net_130_0 * Net_721
            + Net_853 * Net_130_2
        );
        Output = Net_130_2 (fanout=7)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=Net_130_1, Mode=(T-Register) @ [UDB=(3,1)][LB=1][MC=2]
        Total # of inputs        : 4
        Total # of product terms : 2
        List of special equations: 
            Clock  = (Net_681) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !Net_853 * Net_130_0 * Net_721
            + Net_853 * Net_130_1
        );
        Output = Net_130_1 (fanout=8)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=Net_130_0, Mode=(D-Register) @ [UDB=(3,1)][LB=1][MC=3]
        Total # of inputs        : 3
        Total # of product terms : 2
        List of special equations: 
            Clock  = (Net_681) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !Net_853 * !Net_130_0 * Net_721
            + !Net_853 * Net_130_0 * !Net_721
        );
        Output = Net_130_0 (fanout=9)
        Properties               : 
        {
        }
}

datapathcell: Name =\uart_ultrasonic:BUART:sTX:sCLOCK:TxBitClkGen\
    PORT MAP (
        clock => \uart_ultrasonic:Net_9\ ,
        cs_addr_0 => \uart_ultrasonic:BUART:counter_load_not\ ,
        cl0_comb => \uart_ultrasonic:BUART:tx_bitclk_dp\ ,
        cl1_comb => \uart_ultrasonic:BUART:tx_counter_dp\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "1010100001000000001000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011111111000000001111111100000111001000000100000000000101111100000000000000001000"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True

statuscell: Name =\BottleCount:sts:sts_reg\
    PORT MAP (
        status_7 => Net_130_7 ,
        status_6 => Net_130_6 ,
        status_5 => Net_130_5 ,
        status_4 => Net_130_4 ,
        status_3 => Net_130_3 ,
        status_2 => Net_130_2 ,
        status_1 => Net_130_1 ,
        status_0 => Net_130_0 );
    Properties:
    {
        cy_force_order = 1
        cy_md_select = "00000000"
    }
    Clock Enable: True

UDB [UDB=(3,2)] contents:
LAB@[UDB=(3,2)][LB=0] #macrocells=4, #inputs=7, #pterms=7
{
    [McSlotId=0]:     MacroCell: Name=\uart_ultrasonic:BUART:rx_status_5\, Mode=(Combinatorial) @ [UDB=(3,2)][LB=0][MC=0]
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \uart_ultrasonic:BUART:rx_fifonotempty\ * 
              \uart_ultrasonic:BUART:rx_state_stop1_reg\
        );
        Output = \uart_ultrasonic:BUART:rx_status_5\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\uart:BUART:tx_state_1\, Mode=(T-Register) @ [UDB=(3,2)][LB=0][MC=1]
        Total # of inputs        : 5
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\uart:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              \uart:BUART:tx_state_1\ * \uart:BUART:tx_state_0\ * 
              \uart:BUART:tx_bitclk\
            + \uart:BUART:tx_state_1\ * !\uart:BUART:tx_state_2\ * 
              \uart:BUART:tx_bitclk\ * !\uart:BUART:tx_counter_dp\
            + \uart:BUART:tx_state_0\ * !\uart:BUART:tx_state_2\ * 
              \uart:BUART:tx_bitclk\
        );
        Output = \uart:BUART:tx_state_1\ (fanout=7)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\uart:BUART:counter_load_not\, Mode=(Combinatorial) @ [UDB=(3,2)][LB=0][MC=2]
        Total # of inputs        : 4
        Total # of product terms : 2
            Clock Enable: True
        Main Equation            : 2 pterms
        !(
              !\uart:BUART:tx_state_1\ * !\uart:BUART:tx_state_0\ * 
              !\uart:BUART:tx_state_2\
            + !\uart:BUART:tx_state_1\ * !\uart:BUART:tx_state_0\ * 
              \uart:BUART:tx_bitclk\
        );
        Output = \uart:BUART:counter_load_not\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=\uart:BUART:tx_state_2\, Mode=(T-Register) @ [UDB=(3,2)][LB=0][MC=3]
        Total # of inputs        : 5
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\uart:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !\uart:BUART:tx_state_1\ * !\uart:BUART:tx_state_0\ * 
              \uart:BUART:tx_state_2\ * \uart:BUART:tx_bitclk\
            + \uart:BUART:tx_state_1\ * \uart:BUART:tx_state_0\ * 
              \uart:BUART:tx_bitclk\
            + \uart:BUART:tx_state_1\ * !\uart:BUART:tx_state_2\ * 
              \uart:BUART:tx_bitclk\ * !\uart:BUART:tx_counter_dp\
        );
        Output = \uart:BUART:tx_state_2\ (fanout=6)
        Properties               : 
        {
        }
}

LAB@[UDB=(3,2)][LB=1] #macrocells=4, #inputs=10, #pterms=8
{
    [McSlotId=0]:     MacroCell: Name=\uart_ultrasonic:BUART:rx_state_2\, Mode=(T-Register) @ [UDB=(3,2)][LB=1][MC=0]
        Total # of inputs        : 10
        Total # of product terms : 5
        List of special equations: 
            Clock  = (\uart_ultrasonic:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 5 pterms
        (
              !\uart_ultrasonic:BUART:rx_state_0\ * 
              \uart_ultrasonic:BUART:rx_bitclk_enable\ * 
              \uart_ultrasonic:BUART:rx_state_3\ * 
              !\uart_ultrasonic:BUART:rx_address_detected\
            + !\uart_ultrasonic:BUART:rx_state_0\ * 
              \uart_ultrasonic:BUART:rx_bitclk_enable\ * 
              \uart_ultrasonic:BUART:rx_state_2\ * 
              !\uart_ultrasonic:BUART:rx_address_detected\
            + !\uart_ultrasonic:BUART:rx_state_0\ * 
              !\uart_ultrasonic:BUART:rx_state_3\ * 
              !\uart_ultrasonic:BUART:rx_state_2\ * !Net_594 * 
              !\uart_ultrasonic:BUART:rx_address_detected\ * 
              \uart_ultrasonic:BUART:rx_last\
            + \uart_ultrasonic:BUART:rx_state_0\ * 
              !\uart_ultrasonic:BUART:rx_state_3\ * 
              !\uart_ultrasonic:BUART:rx_state_2\ * 
              !\uart_ultrasonic:BUART:rx_address_detected\ * !MODIN12_6 * 
              !MODIN12_5
            + \uart_ultrasonic:BUART:rx_state_0\ * 
              !\uart_ultrasonic:BUART:rx_state_3\ * 
              !\uart_ultrasonic:BUART:rx_state_2\ * 
              !\uart_ultrasonic:BUART:rx_address_detected\ * !MODIN12_6 * 
              !MODIN12_4
        );
        Output = \uart_ultrasonic:BUART:rx_state_2\ (fanout=7)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\uart_ultrasonic:BUART:rx_counter_load\, Mode=(Combinatorial) @ [UDB=(3,2)][LB=1][MC=1]
        Total # of inputs        : 4
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\uart_ultrasonic:BUART:rx_state_0\ * 
              !\uart_ultrasonic:BUART:rx_state_3\ * 
              !\uart_ultrasonic:BUART:rx_state_2\ * 
              !\uart_ultrasonic:BUART:rx_address_detected\
        );
        Output = \uart_ultrasonic:BUART:rx_counter_load\ (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\uart_ultrasonic:BUART:rx_state_3\, Mode=(T-Register) @ [UDB=(3,2)][LB=1][MC=2]
        Total # of inputs        : 8
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\uart_ultrasonic:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !\uart_ultrasonic:BUART:rx_state_0\ * 
              \uart_ultrasonic:BUART:rx_bitclk_enable\ * 
              \uart_ultrasonic:BUART:rx_state_3\ * 
              \uart_ultrasonic:BUART:rx_state_2\ * 
              !\uart_ultrasonic:BUART:rx_address_detected\
            + \uart_ultrasonic:BUART:rx_state_0\ * 
              !\uart_ultrasonic:BUART:rx_state_3\ * 
              !\uart_ultrasonic:BUART:rx_state_2\ * 
              !\uart_ultrasonic:BUART:rx_address_detected\ * !MODIN12_6 * 
              !MODIN12_5
            + \uart_ultrasonic:BUART:rx_state_0\ * 
              !\uart_ultrasonic:BUART:rx_state_3\ * 
              !\uart_ultrasonic:BUART:rx_state_2\ * 
              !\uart_ultrasonic:BUART:rx_address_detected\ * !MODIN12_6 * 
              !MODIN12_4
        );
        Output = \uart_ultrasonic:BUART:rx_state_3\ (fanout=7)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=\uart_ultrasonic:BUART:rx_state_stop1_reg\, Mode=(D-Register) @ [UDB=(3,2)][LB=1][MC=3]
        Total # of inputs        : 4
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\uart_ultrasonic:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        !(
              !\uart_ultrasonic:BUART:rx_state_0\ * 
              \uart_ultrasonic:BUART:rx_state_3\ * 
              \uart_ultrasonic:BUART:rx_state_2\ * 
              !\uart_ultrasonic:BUART:rx_address_detected\
        );
        Output = \uart_ultrasonic:BUART:rx_state_stop1_reg\ (fanout=1)
        Properties               : 
        {
        }
}

datapathcell: Name =\uart:BUART:sTX:sCLOCK:TxBitClkGen\
    PORT MAP (
        clock => \uart:Net_9\ ,
        cs_addr_0 => \uart:BUART:counter_load_not\ ,
        cl0_comb => \uart:BUART:tx_bitclk_dp\ ,
        cl1_comb => \uart:BUART:tx_counter_dp\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "1010100001000000001000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011111111000000001111111100000111001000000100000000000101111100000000000000001000"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True

count7cell: Name =\uart_ultrasonic:BUART:sRX:RxBitCounter\
    PORT MAP (
        clock => \uart_ultrasonic:Net_9\ ,
        load => \uart_ultrasonic:BUART:rx_counter_load\ ,
        count_6 => MODIN12_6 ,
        count_5 => MODIN12_5 ,
        count_4 => MODIN12_4 ,
        count_3 => MODIN12_3 ,
        count_2 => \uart_ultrasonic:BUART:rx_count_2\ ,
        count_1 => \uart_ultrasonic:BUART:rx_count_1\ ,
        count_0 => \uart_ultrasonic:BUART:rx_count_0\ ,
        tc => \uart_ultrasonic:BUART:rx_count7_tc\ );
    Properties:
    {
        cy_alt_mode = 0
        cy_init_value = "0000000"
        cy_period = "1110010"
        cy_route_en = 1
        cy_route_ld = 1
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(3,3)] contents:
LAB@[UDB=(3,3)][LB=0] #macrocells=4, #inputs=11, #pterms=8
{
    [McSlotId=0]:     MacroCell: Name=\uart_ultrasonic:BUART:rx_state_0\, Mode=(T-Register) @ [UDB=(3,3)][LB=0][MC=0]
        Total # of inputs        : 11
        Total # of product terms : 4
        List of special equations: 
            Clock  = (\uart_ultrasonic:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\uart_ultrasonic:BUART:rx_state_0\ * 
              \uart_ultrasonic:BUART:rx_bitclk_enable\ * 
              !\uart_ultrasonic:BUART:rx_state_3\ * 
              \uart_ultrasonic:BUART:rx_state_2\ * !Net_594 * !MODIN9_1 * 
              !\uart_ultrasonic:BUART:rx_address_detected\
            + !\uart_ultrasonic:BUART:rx_state_0\ * 
              \uart_ultrasonic:BUART:rx_bitclk_enable\ * 
              !\uart_ultrasonic:BUART:rx_state_3\ * 
              \uart_ultrasonic:BUART:rx_state_2\ * !MODIN9_1 * !MODIN9_0 * 
              !\uart_ultrasonic:BUART:rx_address_detected\
            + \uart_ultrasonic:BUART:rx_state_0\ * 
              !\uart_ultrasonic:BUART:rx_state_3\ * 
              !\uart_ultrasonic:BUART:rx_state_2\ * 
              !\uart_ultrasonic:BUART:rx_address_detected\ * !MODIN12_6 * 
              !MODIN12_5
            + \uart_ultrasonic:BUART:rx_state_0\ * 
              !\uart_ultrasonic:BUART:rx_state_3\ * 
              !\uart_ultrasonic:BUART:rx_state_2\ * 
              !\uart_ultrasonic:BUART:rx_address_detected\ * !MODIN12_6 * 
              !MODIN12_4
        );
        Output = \uart_ultrasonic:BUART:rx_state_0\ (fanout=8)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\uart_ultrasonic:BUART:rx_load_fifo\, Mode=(D-Register) @ [UDB=(3,3)][LB=0][MC=1]
        Total # of inputs        : 8
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\uart_ultrasonic:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !\uart_ultrasonic:BUART:rx_state_0\ * 
              \uart_ultrasonic:BUART:rx_bitclk_enable\ * 
              \uart_ultrasonic:BUART:rx_state_3\ * 
              !\uart_ultrasonic:BUART:rx_state_2\ * 
              !\uart_ultrasonic:BUART:rx_address_detected\
            + \uart_ultrasonic:BUART:rx_state_0\ * 
              !\uart_ultrasonic:BUART:rx_state_3\ * 
              !\uart_ultrasonic:BUART:rx_state_2\ * 
              !\uart_ultrasonic:BUART:rx_address_detected\ * !MODIN12_6 * 
              !MODIN12_5
            + \uart_ultrasonic:BUART:rx_state_0\ * 
              !\uart_ultrasonic:BUART:rx_state_3\ * 
              !\uart_ultrasonic:BUART:rx_state_2\ * 
              !\uart_ultrasonic:BUART:rx_address_detected\ * !MODIN12_6 * 
              !MODIN12_4
        );
        Output = \uart_ultrasonic:BUART:rx_load_fifo\ (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\uart_ultrasonic:BUART:rx_last\, Mode=(D-Register) @ [UDB=(3,3)][LB=0][MC=2]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\uart_ultrasonic:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_594
        );
        Output = \uart_ultrasonic:BUART:rx_last\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=\uart_ultrasonic:BUART:rx_status_3\, Mode=(D-Register) @ [UDB=(3,3)][LB=0][MC=3]
        Total # of inputs        : 8
        Total # of product terms : 2
        List of special equations: 
            Clock  = (\uart_ultrasonic:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !\uart_ultrasonic:BUART:rx_state_0\ * 
              \uart_ultrasonic:BUART:rx_bitclk_enable\ * 
              \uart_ultrasonic:BUART:rx_state_3\ * 
              \uart_ultrasonic:BUART:rx_state_2\ * !Net_594 * !MODIN9_1 * 
              !\uart_ultrasonic:BUART:rx_address_detected\
            + !\uart_ultrasonic:BUART:rx_state_0\ * 
              \uart_ultrasonic:BUART:rx_bitclk_enable\ * 
              \uart_ultrasonic:BUART:rx_state_3\ * 
              \uart_ultrasonic:BUART:rx_state_2\ * !MODIN9_1 * !MODIN9_0 * 
              !\uart_ultrasonic:BUART:rx_address_detected\
        );
        Output = \uart_ultrasonic:BUART:rx_status_3\ (fanout=1)
        Properties               : 
        {
        }
}

LAB@[UDB=(3,3)][LB=1] #macrocells=2, #inputs=6, #pterms=4
{
    [McSlotId=0]:     MacroCell: Name=\PulseConvert_1:in_sample\, Mode=(D-Register) @ [UDB=(3,3)][LB=1][MC=0]
        Total # of inputs        : 3
        Total # of product terms : 2
        List of special equations: 
            Clock  = (ClockBlock_1k)
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              Net_860
            + \PulseConvert_1:in_sample\ * !\PulseConvert_1:out_sample\
        );
        Output = \PulseConvert_1:in_sample\ (fanout=3)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\PulseConvert_2:in_sample\, Mode=(D-Register) @ [UDB=(3,3)][LB=1][MC=1]
        Total # of inputs        : 3
        Total # of product terms : 2
        List of special equations: 
            Clock  = (ClockBlock_1k)
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              Net_1137
            + \PulseConvert_2:in_sample\ * !\PulseConvert_2:out_sample\
        );
        Output = \PulseConvert_2:in_sample\ (fanout=3)
        Properties               : 
        {
        }

    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

statusicell: Name =\uart_ultrasonic:BUART:sRX:RxSts\
    PORT MAP (
        clock => \uart_ultrasonic:Net_9\ ,
        status_5 => \uart_ultrasonic:BUART:rx_status_5\ ,
        status_4 => \uart_ultrasonic:BUART:rx_status_4\ ,
        status_3 => \uart_ultrasonic:BUART:rx_status_3\ ,
        interrupt => Net_596 );
    Properties:
    {
        cy_force_order = 1
        cy_int_mask = "1111111"
        cy_md_select = "1011111"
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(3,4)] contents:
LAB@[UDB=(3,4)][LB=0] #macrocells=3, #inputs=9, #pterms=8
{
    [McSlotId=0]:     MacroCell: Name=\emFile_1:SPI0:BSPIM:mosi_hs_reg\, Mode=(D-Register) @ [UDB=(3,4)][LB=0][MC=0]
        Total # of inputs        : 6
        Total # of product terms : 4
        List of special equations: 
            Clock  = (\emFile_1:Net_19\) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\emFile_1:SPI0:BSPIM:state_2\ * \emFile_1:SPI0:BSPIM:state_1\ * 
              \emFile_1:SPI0:BSPIM:state_0\ * 
              \emFile_1:SPI0:BSPIM:mosi_from_dp_reg\
            + \emFile_1:SPI0:BSPIM:state_2\ * \emFile_1:SPI0:BSPIM:state_1\ * 
              \emFile_1:SPI0:BSPIM:state_0\ * 
              \emFile_1:SPI0:BSPIM:mosi_from_dp\
            + !\emFile_1:SPI0:BSPIM:state_1\ * 
              \emFile_1:SPI0:BSPIM:mosi_hs_reg\
            + !\emFile_1:SPI0:BSPIM:state_0\ * 
              \emFile_1:SPI0:BSPIM:mosi_hs_reg\
        );
        Output = \emFile_1:SPI0:BSPIM:mosi_hs_reg\ (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\emFile_1:Net_10\, Mode=(Combinatorial) @ [UDB=(3,4)][LB=0][MC=1]
        Total # of inputs        : 5
        Total # of product terms : 3
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !\emFile_1:SPI0:BSPIM:state_2\ * !\emFile_1:Net_1\ * 
              \emFile_1:SPI0:BSPIM:mosi_hs_reg\
            + \emFile_1:SPI0:BSPIM:state_1\ * !\emFile_1:Net_1\ * 
              \emFile_1:SPI0:BSPIM:mosi_hs_reg\
            + !\emFile_1:SPI0:BSPIM:state_0\ * !\emFile_1:Net_1\ * 
              \emFile_1:SPI0:BSPIM:mosi_hs_reg\
        );
        Output = \emFile_1:Net_10\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]: (empty)
    [McSlotId=3]:     MacroCell: Name=\uart_ultrasonic:BUART:rx_status_4\, Mode=(Combinatorial) @ [UDB=(3,4)][LB=0][MC=3]
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \uart_ultrasonic:BUART:rx_load_fifo\ * 
              \uart_ultrasonic:BUART:rx_fifofull\
        );
        Output = \uart_ultrasonic:BUART:rx_status_4\ (fanout=1)
        Properties               : 
        {
        }
}

LAB@[UDB=(3,4)][LB=1] #macrocells=4, #inputs=6, #pterms=8
{
    [McSlotId=0]:     MacroCell: Name=MODIN9_1, Mode=(D-Register) @ [UDB=(3,4)][LB=1][MC=0]
        Total # of inputs        : 5
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\uart_ultrasonic:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !\uart_ultrasonic:BUART:rx_count_2\ * 
              !\uart_ultrasonic:BUART:rx_count_1\ * !Net_594 * MODIN9_1
            + !\uart_ultrasonic:BUART:rx_count_2\ * 
              !\uart_ultrasonic:BUART:rx_count_1\ * Net_594 * !MODIN9_1 * 
              MODIN9_0
            + !\uart_ultrasonic:BUART:rx_count_2\ * 
              !\uart_ultrasonic:BUART:rx_count_1\ * MODIN9_1 * !MODIN9_0
        );
        Output = MODIN9_1 (fanout=4)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=MODIN9_0, Mode=(D-Register) @ [UDB=(3,4)][LB=1][MC=1]
        Total # of inputs        : 4
        Total # of product terms : 2
        List of special equations: 
            Clock  = (\uart_ultrasonic:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !\uart_ultrasonic:BUART:rx_count_2\ * 
              !\uart_ultrasonic:BUART:rx_count_1\ * !Net_594 * MODIN9_0
            + !\uart_ultrasonic:BUART:rx_count_2\ * 
              !\uart_ultrasonic:BUART:rx_count_1\ * Net_594 * !MODIN9_0
        );
        Output = MODIN9_0 (fanout=5)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\uart_ultrasonic:BUART:rx_postpoll\, Mode=(Combinatorial) @ [UDB=(3,4)][LB=1][MC=2]
        Total # of inputs        : 3
        Total # of product terms : 2
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              Net_594 * MODIN9_0
            + MODIN9_1
        );
        Output = \uart_ultrasonic:BUART:rx_postpoll\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=\uart_ultrasonic:BUART:rx_bitclk_enable\, Mode=(D-Register) @ [UDB=(3,4)][LB=1][MC=3]
        Total # of inputs        : 3
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\uart_ultrasonic:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\uart_ultrasonic:BUART:rx_count_2\ * 
              !\uart_ultrasonic:BUART:rx_count_1\ * 
              !\uart_ultrasonic:BUART:rx_count_0\
        );
        Output = \uart_ultrasonic:BUART:rx_bitclk_enable\ (fanout=6)
        Properties               : 
        {
        }
}

datapathcell: Name =\uart_ultrasonic:BUART:sRX:RxShifter:u0\
    PORT MAP (
        clock => \uart_ultrasonic:Net_9\ ,
        cs_addr_2 => \uart_ultrasonic:BUART:rx_address_detected\ ,
        cs_addr_1 => \uart_ultrasonic:BUART:rx_state_0\ ,
        cs_addr_0 => \uart_ultrasonic:BUART:rx_bitclk_enable\ ,
        route_si => \uart_ultrasonic:BUART:rx_postpoll\ ,
        f0_load => \uart_ultrasonic:BUART:rx_load_fifo\ ,
        f0_bus_stat_comb => \uart_ultrasonic:BUART:rx_fifonotempty\ ,
        f0_blk_stat_comb => \uart_ultrasonic:BUART:rx_fifofull\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000000000000000000000000000000000000000000000000001001000000000100000000000000010000001100000001000000000000000100100001000011111111000000001111111111111111101000000110001001000001111100000000000000001100"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(3,5)] contents:
LAB@[UDB=(3,5)][LB=0] #macrocells=2, #inputs=4, #pterms=4
{
    [McSlotId=0]:     MacroCell: Name=\PulseConvert_2:out_sample\, Mode=(D-Register) @ [UDB=(3,5)][LB=0][MC=0]
        Total # of inputs        : 4
        Total # of product terms : 2
        List of special equations: 
            Clock  = (Net_1152) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              Net_1137
            + !Net_853 * \PulseConvert_2:in_sample\ * 
              !\PulseConvert_2:out_sample\
        );
        Output = \PulseConvert_2:out_sample\ (fanout=3)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=Net_853, Mode=(D-Register) @ [UDB=(3,5)][LB=0][MC=1]
        Total # of inputs        : 3
        Total # of product terms : 2
        List of special equations: 
            Clock  = (Net_1152) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              Net_1137 * !\PulseConvert_2:out_sample\
            + \PulseConvert_2:in_sample\ * !\PulseConvert_2:out_sample\
        );
        Output = Net_853 (fanout=10)
        Properties               : 
        {
        }

    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

LAB@[UDB=(3,5)][LB=1] #macrocells=2, #inputs=4, #pterms=4
{
    [McSlotId=0]:     MacroCell: Name=\PulseConvert_1:out_sample\, Mode=(D-Register) @ [UDB=(3,5)][LB=1][MC=0]
        Total # of inputs        : 4
        Total # of product terms : 2
        List of special equations: 
            Clock  = (Net_681) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              Net_860
            + !Net_721 * \PulseConvert_1:in_sample\ * 
              !\PulseConvert_1:out_sample\
        );
        Output = \PulseConvert_1:out_sample\ (fanout=3)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=Net_721, Mode=(D-Register) @ [UDB=(3,5)][LB=1][MC=1]
        Total # of inputs        : 3
        Total # of product terms : 2
        List of special equations: 
            Clock  = (Net_681) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              Net_860 * !\PulseConvert_1:out_sample\
            + \PulseConvert_1:in_sample\ * !\PulseConvert_1:out_sample\
        );
        Output = Net_721 (fanout=9)
        Properties               : 
        {
        }

    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

statusicell: Name =\emFile_1:SPI0:BSPIM:RxStsReg\
    PORT MAP (
        clock => \emFile_1:Net_19\ ,
        status_6 => \emFile_1:SPI0:BSPIM:rx_status_6\ ,
        status_5 => \emFile_1:SPI0:BSPIM:rx_status_5\ ,
        status_4 => \emFile_1:SPI0:BSPIM:rx_status_4\ );
    Properties:
    {
        cy_force_order = 1
        cy_int_mask = "0000000"
        cy_md_select = "1000000"
    }
    Clock Polarity: Active High
    Clock Enable: True

controlcell: Name =\ControlReg_Solinst:Sync:ctrl_reg\
    PORT MAP (
        control_7 => \ControlReg_Solinst:control_7\ ,
        control_6 => \ControlReg_Solinst:control_6\ ,
        control_5 => \ControlReg_Solinst:control_5\ ,
        control_4 => \ControlReg_Solinst:control_4\ ,
        control_3 => \ControlReg_Solinst:control_3\ ,
        control_2 => \ControlReg_Solinst:control_2\ ,
        control_1 => \ControlReg_Solinst:control_1\ ,
        control_0 => tmpOE__uart_solinst_tx_net_0 );
    Properties:
    {
        cy_ctrl_mode_0 = "00000000"
        cy_ctrl_mode_1 = "00000000"
        cy_ext_reset = 0
        cy_force_order = 1
        cy_init_value = "00000000"
    }
    Clock Enable: True

Intr hod @ [IntrHod=(0)]: 
  Intr@ [IntrHod=(0)][IntrId=(0)] 
    interrupt: Name =\ADC_SAR_1:IRQ\
        PORT MAP (
            interrupt => Net_772 );
        Properties:
        {
            int_type = "10"
        }
  Intr@ [IntrHod=(0)][IntrId=(1)] 
    interrupt: Name =\NEOMOTE_1:isr_RX\
        PORT MAP (
            interrupt => \NEOMOTE_1:Net_642\ );
        Properties:
        {
            int_type = "10"
        }
  Intr@ [IntrHod=(0)][IntrId=(2)] 
    interrupt: Name =isr_SampleCounter
        PORT MAP (
            interrupt => Net_853 );
        Properties:
        {
            int_type = "10"
        }
  Intr@ [IntrHod=(0)][IntrId=(3)] 
    interrupt: Name =isr_SleepTimer
        PORT MAP (
            interrupt => CTW_OUT );
        Properties:
        {
            int_type = "10"
        }
  Intr@ [IntrHod=(0)][IntrId=(4)] 
    interrupt: Name =\NEOMOTE_1:isr_RX_RTSn\
        PORT MAP (
            interrupt => \NEOMOTE_1:Net_653\ );
        Properties:
        {
            int_type = "10"
        }
  Intr@ [IntrHod=(0)][IntrId=(5)] 
    interrupt: Name =\NEOMOTE_1:isr_rtc_int1\
        PORT MAP (
            interrupt => \NEOMOTE_1:Net_636\ );
        Properties:
        {
            int_type = "00"
        }
  Intr@ [IntrHod=(0)][IntrId=(6)] 
    interrupt: Name =isr_byte_rx
        PORT MAP (
            interrupt => Net_401 );
        Properties:
        {
            int_type = "10"
        }
  Intr@ [IntrHod=(0)][IntrId=(7)] 
    interrupt: Name =isr_byte_ultrasonic_rx
        PORT MAP (
            interrupt => Net_596 );
        Properties:
        {
            int_type = "10"
        }
  Intr@ [IntrHod=(0)][IntrId=(8)] 
    interrupt: Name =isr_solinst_byte_rx
        PORT MAP (
            interrupt => Net_641 );
        Properties:
        {
            int_type = "10"
        }
  Intr@ [IntrHod=(0)][IntrId=(15)] 
    interrupt: Name =\NEOMOTE_1:I2C_0:I2C_IRQ\
        PORT MAP (
            interrupt => \NEOMOTE_1:I2C_0:Net_697\ );
        Properties:
        {
            int_type = "00"
        }
Drq hod @ [DrqHod=(0)]: empty
Port 0 generates interrupt for logical port:
    logicalport: Name =\NEOMOTE_1:RX_RTS_n\
        PORT MAP (
            in_clock_en => tmpOE__modem_power_pin_net_0 ,
            in_reset => zero ,
            out_clock_en => tmpOE__modem_power_pin_net_0 ,
            out_reset => zero ,
            interrupt => \NEOMOTE_1:Net_653\ ,
            in_clock => ClockBlock_BUS_CLK );
        Properties:
        {
            drive_mode = "110"
            ibuf_enabled = "1"
            id = "d24f5d50-15c3-4c09-999e-aa925d9127a7/f497a9ab-60b4-4f16-b3f4-5d5c511256c1"
            init_dr_st = "0"
            input_clk_en = 0
            input_sync = "1"
            input_sync_mode = "0"
            intr_mode = "11"
            invert_in_clock = 0
            invert_in_clock_en = 0
            invert_in_reset = 0
            invert_out_clock = 0
            invert_out_clock_en = 0
            invert_out_reset = 0
            io_voltage = ""
            layout_mode = "CONTIGUOUS"
            oe_conn = "0"
            oe_reset = 0
            oe_sync = "0"
            output_clk_en = 0
            output_clock_mode = "0"
            output_conn = "0"
            output_mode = "0"
            output_reset = 0
            output_sync = "0"
            pa_in_clock = -1
            pa_in_clock_en = -1
            pa_in_reset = -1
            pa_out_clock = -1
            pa_out_clock_en = -1
            pa_out_reset = -1
            pin_aliases = ""
            pin_mode = "B"
            por_state = 4
            port_alias_group = ""
            port_alias_required = 0
            sio_group_cnt = 0
            sio_hifreq = ""
            sio_hyst = "0"
            sio_ibuf = "00000000"
            sio_info = "00"
            sio_obuf = "00000000"
            sio_refsel = "00000000"
            sio_vtrip = "00000000"
            slew_rate = "0"
            spanning = 0
            sw_only = 0
            use_annotation = "0"
            vtrip = "00"
            width = 1
        }
    and contains the following IO cells:
[IoId=0]: 
Pin : Name = \NEOMOTE_1:RX_RTS_n(0)\
    Attributes:
        In Group/Port: True
        In Sync Option: SYNC
        Out Sync Option: NOSYNC
        Interrupt generated: True
        Interrupt mode: ON_CHANGE
        Drive mode: CMOS_OUT
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: True
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: False
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => \NEOMOTE_1:RX_RTS_n(0)\__PA ,
        pad => \NEOMOTE_1:RX_RTS_n(0)_PAD\ );
    Properties:
    {
    }

[IoId=1]: 
Pin : Name = ultrasonic_uart_rx(0)
    Attributes:
        In Group/Port: True
        In Sync Option: SYNC
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_DIGITAL
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: True
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => ultrasonic_uart_rx(0)__PA ,
        fb => Net_594 ,
        pad => ultrasonic_uart_rx(0)_PAD );
    Properties:
    {
    }

[IoId=2]: 
Pin : Name = ultrasonic_voltage_pin(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL
        Initial Value: 1
        IO Voltage: 0
    PORT MAP (
        pa_out => ultrasonic_voltage_pin(0)__PA ,
        pad => ultrasonic_voltage_pin(0)_PAD );
    Properties:
    {
    }

[IoId=4]: 
Pin : Name = \ADC_SAR_1:Bypass(0)\
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_ANALOG
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: True
        Can contain Digital: False
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO RefSel: VCC_IO
        Required Capabilitites: ANALOG
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => \ADC_SAR_1:Bypass(0)\__PA ,
        analog_term => \ADC_SAR_1:Net_215\ ,
        pad => \ADC_SAR_1:Bypass(0)_PAD\ );
    Properties:
    {
    }

[IoId=5]: 
Pin : Name = modem_voltage_pin(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: RES_PULL_DOWN
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL
        Initial Value: 1
        IO Voltage: 0
    PORT MAP (
        pa_out => modem_voltage_pin(0)__PA ,
        pad => modem_voltage_pin(0)_PAD );
    Properties:
    {
    }

Port 1 generates interrupt for logical port:
    logicalport: Name =\NEOMOTE_1:NEO_RTC_INT1\
        PORT MAP (
            in_clock_en => tmpOE__modem_power_pin_net_0 ,
            in_reset => zero ,
            out_clock_en => tmpOE__modem_power_pin_net_0 ,
            out_reset => zero ,
            interrupt => \NEOMOTE_1:Net_636\ ,
            in_clock => ClockBlock_BUS_CLK );
        Properties:
        {
            drive_mode = "010"
            ibuf_enabled = "1"
            id = "d24f5d50-15c3-4c09-999e-aa925d9127a7/94c29172-218c-472e-b77b-9668892b6f11"
            init_dr_st = "1"
            input_clk_en = 0
            input_sync = "1"
            input_sync_mode = "0"
            intr_mode = "10"
            invert_in_clock = 0
            invert_in_clock_en = 0
            invert_in_reset = 0
            invert_out_clock = 0
            invert_out_clock_en = 0
            invert_out_reset = 0
            io_voltage = ""
            layout_mode = "CONTIGUOUS"
            oe_conn = "0"
            oe_reset = 0
            oe_sync = "0"
            output_clk_en = 0
            output_clock_mode = "0"
            output_conn = "0"
            output_mode = "0"
            output_reset = 0
            output_sync = "0"
            pa_in_clock = -1
            pa_in_clock_en = -1
            pa_in_reset = -1
            pa_out_clock = -1
            pa_out_clock_en = -1
            pa_out_reset = -1
            pin_aliases = ""
            pin_mode = "I"
            por_state = 4
            port_alias_group = ""
            port_alias_required = 0
            sio_group_cnt = 0
            sio_hifreq = ""
            sio_hyst = "0"
            sio_ibuf = "00000000"
            sio_info = "00"
            sio_obuf = "00000000"
            sio_refsel = "00000000"
            sio_vtrip = "00000000"
            slew_rate = "0"
            spanning = 0
            sw_only = 0
            use_annotation = "0"
            vtrip = "00"
            width = 1
        }
    and contains the following IO cells:
[IoId=2]: 
Pin : Name = uart_tx(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL, ROUTABLE
        Initial Value: 1
        IO Voltage: 0
    PORT MAP (
        pa_out => uart_tx(0)__PA ,
        oe => Net_752 ,
        input => Net_403 ,
        pad => uart_tx(0)_PAD );
    Properties:
    {
    }

[IoId=6]: 
Pin : Name = \NEOMOTE_1:NEO_RTC_INT1(0)\
    Attributes:
        In Group/Port: True
        In Sync Option: SYNC
        Out Sync Option: AUTO
        Interrupt generated: True
        Interrupt mode: FALLING
        Drive mode: RES_PULL_UP
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: True
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: False
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL
        Initial Value: 1
        IO Voltage: 0
    PORT MAP (
        pa_out => \NEOMOTE_1:NEO_RTC_INT1(0)\__PA ,
        pad => \NEOMOTE_1:NEO_RTC_INT1(0)_PAD\ );
    Properties:
    {
    }

[IoId=7]: 
Pin : Name = \NEOMOTE_1:RTC_Int2(0)\
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: RES_PULL_UP
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL
        Initial Value: 1
        IO Voltage: 0
    PORT MAP (
        pa_out => \NEOMOTE_1:RTC_Int2(0)\__PA ,
        pad => \NEOMOTE_1:RTC_Int2(0)_PAD\ );
    Properties:
    {
    }

Port 2 contains the following IO cells:
[IoId=0]: 
Pin : Name = \NEOMOTE_1:SD_Card_Power(0)\
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL
        Initial Value: 1
        IO Voltage: 0
    PORT MAP (
        pa_out => \NEOMOTE_1:SD_Card_Power(0)\__PA ,
        pad => \NEOMOTE_1:SD_Card_Power(0)_PAD\ );
    Properties:
    {
    }

[IoId=1]: 
Pin : Name = \NEOMOTE_1:RX_Pin(0)\
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => \NEOMOTE_1:RX_Pin(0)\__PA ,
        pad => \NEOMOTE_1:RX_Pin(0)_PAD\ );
    Properties:
    {
    }

[IoId=2]: 
Pin : Name = \NEOMOTE_1:RX_CTS_n(0)\
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => \NEOMOTE_1:RX_CTS_n(0)\__PA ,
        pad => \NEOMOTE_1:RX_CTS_n(0)_PAD\ );
    Properties:
    {
    }

[IoId=3]: 
Pin : Name = \NEOMOTE_1:pwr_1(0)\
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => \NEOMOTE_1:pwr_1(0)\__PA ,
        pad => \NEOMOTE_1:pwr_1(0)_PAD\ );
    Properties:
    {
    }

[IoId=4]: 
Pin : Name = \NEOMOTE_1:pwr(0)\
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => \NEOMOTE_1:pwr(0)\__PA ,
        pad => \NEOMOTE_1:pwr(0)_PAD\ );
    Properties:
    {
    }

[IoId=5]: 
Pin : Name = \NEOMOTE_1:TX_CTS_n(0)\
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => \NEOMOTE_1:TX_CTS_n(0)\__PA ,
        pad => \NEOMOTE_1:TX_CTS_n(0)_PAD\ );
    Properties:
    {
    }

[IoId=6]: 
Pin : Name = \NEOMOTE_1:TX_RTS_n(0)\
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => \NEOMOTE_1:TX_RTS_n(0)\__PA ,
        pad => \NEOMOTE_1:TX_RTS_n(0)_PAD\ );
    Properties:
    {
    }

[IoId=7]: 
Pin : Name = \NEOMOTE_1:TimeN(0)\
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => \NEOMOTE_1:TimeN(0)\__PA ,
        pad => \NEOMOTE_1:TimeN(0)_PAD\ );
    Properties:
    {
    }

Port 3 contains the following IO cells:
[IoId=5]: 
Pin : Name = \NEOMOTE_1:External_VRef(0)\
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: RES_PULL_UP
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL
        Initial Value: 1
        IO Voltage: 0
    PORT MAP (
        pa_out => \NEOMOTE_1:External_VRef(0)\__PA ,
        pad => \NEOMOTE_1:External_VRef(0)_PAD\ );
    Properties:
    {
    }

[IoId=7]: 
Pin : Name = modem_reset_pin(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => modem_reset_pin(0)__PA ,
        pad => modem_reset_pin(0)_PAD );
    Properties:
    {
    }

Port 4 contains the following IO cells:
[IoId=0]: 
Pin : Name = uart_solinst_tx(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL, ROUTABLE
        Initial Value: 1
        IO Voltage: 0
    PORT MAP (
        pa_out => uart_solinst_tx(0)__PA ,
        oe => tmpOE__uart_solinst_tx_net_0 ,
        input => Net_634 ,
        pad => uart_solinst_tx(0)_PAD );
    Properties:
    {
    }

[IoId=1]: 
Pin : Name = uart_solinst_rx(0)
    Attributes:
        In Group/Port: True
        In Sync Option: NOSYNC
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_DIGITAL
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => uart_solinst_rx(0)__PA ,
        fb => Net_639 ,
        pad => uart_solinst_rx(0)_PAD );
    Properties:
    {
    }

[IoId=2]: 
Pin : Name = Pin_Sampler_Sampler_Count(0)
    Attributes:
        In Group/Port: True
        In Sync Option: SYNC
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: RES_PULL_DOWN
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: True
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => Pin_Sampler_Sampler_Count(0)__PA ,
        fb => Net_860 ,
        pad => Pin_Sampler_Sampler_Count(0)_PAD );
    Properties:
    {
    }

[IoId=4]: 
Pin : Name = Pin_Sampler_Completed_Sample(0)
    Attributes:
        In Group/Port: True
        In Sync Option: SYNC
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: RES_PULL_DOWN
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: True
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => Pin_Sampler_Completed_Sample(0)__PA ,
        fb => Net_1137 ,
        pad => Pin_Sampler_Completed_Sample(0)_PAD );
    Properties:
    {
    }

[IoId=6]: 
Pin : Name = Pin_Sampler_Trigger(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL
        Initial Value: 1
        IO Voltage: 0
    PORT MAP (
        pa_out => Pin_Sampler_Trigger(0)__PA ,
        pad => Pin_Sampler_Trigger(0)_PAD );
    Properties:
    {
    }

[IoId=7]: 
Pin : Name = Pin_Sampler_Power(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL
        Initial Value: 1
        IO Voltage: 0
    PORT MAP (
        pa_out => Pin_Sampler_Power(0)__PA ,
        pad => Pin_Sampler_Power(0)_PAD );
    Properties:
    {
    }

Port 5 contains the following IO cells:
[IoId=3]: 
Pin : Name = uart_rx(0)
    Attributes:
        In Group/Port: True
        In Sync Option: SYNC
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_DIGITAL
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: True
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => uart_rx(0)__PA ,
        fb => Net_404 ,
        pad => uart_rx(0)_PAD );
    Properties:
    {
    }

[IoId=5]: 
Pin : Name = Vbat(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_ANALOG
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: True
        Can contain Digital: False
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO RefSel: VCC_IO
        Required Capabilitites: ANALOG
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => Vbat(0)__PA ,
        analog_term => Net_769 ,
        pad => Vbat(0)_PAD );
    Properties:
    {
    }

Port 6 contains the following IO cells:
[IoId=0]: 
Pin : Name = \emFile_1:SPI0_CS(0)\
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => \emFile_1:SPI0_CS(0)\__PA ,
        pad => \emFile_1:SPI0_CS(0)_PAD\ );
    Properties:
    {
    }

[IoId=1]: 
Pin : Name = \emFile_1:mosi0(0)\
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => \emFile_1:mosi0(0)\__PA ,
        input => \emFile_1:Net_10\ ,
        pad => \emFile_1:mosi0(0)_PAD\ );
    Properties:
    {
    }

[IoId=2]: 
Pin : Name = \emFile_1:sclk0(0)\
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => \emFile_1:sclk0(0)\__PA ,
        input => \emFile_1:Net_22\ ,
        pad => \emFile_1:sclk0(0)_PAD\ );
    Properties:
    {
    }

[IoId=3]: 
Pin : Name = \emFile_1:miso0(0)\
    Attributes:
        In Group/Port: True
        In Sync Option: NOSYNC
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_DIGITAL
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => \emFile_1:miso0(0)\__PA ,
        fb => \emFile_1:Net_16\ ,
        pad => \emFile_1:miso0(0)_PAD\ );
    Properties:
    {
    }

Port 12 contains the following IO cells:
[IoId=2]: 
Pin : Name = modem_power_pin(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL
        Initial Value: 1
        IO Voltage: 0
    PORT MAP (
        pa_out => modem_power_pin(0)__PA ,
        pad => modem_power_pin(0)_PAD );
    Properties:
    {
    }

[IoId=3]: 
Pin : Name = solinst_power_pin(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL
        Initial Value: 1
        IO Voltage: 0
    PORT MAP (
        pa_out => solinst_power_pin(0)__PA ,
        pad => solinst_power_pin(0)_PAD );
    Properties:
    {
    }

[IoId=4]: 
Pin : Name = \NEOMOTE_1:I2C_0_SCL(0)\
    Attributes:
        In Group/Port: True
        In Sync Option: SYNC
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: RES_PULL_UP
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: True
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL, ROUTABLE
        Initial Value: 1
        IO Voltage: 0
    PORT MAP (
        pa_out => \NEOMOTE_1:I2C_0_SCL(0)\__PA ,
        fb => \NEOMOTE_1:I2C_0:Net_1109_0\ ,
        input => \NEOMOTE_1:I2C_0:Net_643_0\ ,
        pad => \NEOMOTE_1:I2C_0_SCL(0)_PAD\ );
    Properties:
    {
    }

[IoId=5]: 
Pin : Name = \NEOMOTE_1:I2C_0_SDA(0)\
    Attributes:
        In Group/Port: True
        In Sync Option: SYNC
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: RES_PULL_UP
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: True
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL, ROUTABLE
        Initial Value: 1
        IO Voltage: 0
    PORT MAP (
        pa_out => \NEOMOTE_1:I2C_0_SDA(0)\__PA ,
        fb => \NEOMOTE_1:I2C_0:Net_1109_1\ ,
        input => \NEOMOTE_1:I2C_0:sda_x_wire\ ,
        pad => \NEOMOTE_1:I2C_0_SDA(0)_PAD\ );
    Properties:
    {
    }

[IoId=7]: 
Pin : Name = VBAT_EN(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => VBAT_EN(0)__PA ,
        pad => VBAT_EN(0)_PAD );
    Properties:
    {
    }

Port 15 contains the following IO cells:
[IoId=1]: 
Pin : Name = \NEOMOTE_1:TX_Pin(0)\
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => \NEOMOTE_1:TX_Pin(0)\__PA ,
        input => \NEOMOTE_1:Net_680\ ,
        pad => \NEOMOTE_1:TX_Pin(0)_PAD\ );
    Properties:
    {
    }

[IoId=3]: 
Pin : Name = \NEOMOTE_1:RTC_Crystal(0)\
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: RES_PULL_UP
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL
        Initial Value: 1
        IO Voltage: 0
    PORT MAP (
        pa_out => \NEOMOTE_1:RTC_Crystal(0)\__PA ,
        pad => \NEOMOTE_1:RTC_Crystal(0)_PAD\ );
    Properties:
    {
    }

Fixed Function block hod @ [FFB(CAN,0)]: empty
Fixed Function block hod @ [FFB(Cache,0)]: empty
Fixed Function block hod @ [FFB(CapSense,0)]: empty
Fixed Function block hod @ [FFB(Clock,0)]: 
    Clock Block @ [FFB(Clock,0)]: 
    clockblockcell: Name =ClockBlock
        PORT MAP (
            clk_bus_glb => ClockBlock_BUS_CLK ,
            clk_bus => ClockBlock_BUS_CLK_local ,
            clk_sync => ClockBlock_MASTER_CLK ,
            clk_32k_xtal => ClockBlock_XTAL_32KHZ ,
            xtal => ClockBlock_XTAL ,
            ilo => ClockBlock_ILO ,
            clk_100k => ClockBlock_100k ,
            clk_1k => ClockBlock_1k ,
            clk_32k => ClockBlock_32k ,
            pllout => ClockBlock_PLL_OUT ,
            imo => ClockBlock_IMO ,
            dclk_glb_0 => \emFile_1:Net_19\ ,
            dclk_0 => \emFile_1:Net_19_local\ ,
            aclk_glb_0 => \ADC_SAR_1:Net_221\ ,
            aclk_0 => \ADC_SAR_1:Net_221_local\ ,
            clk_a_dig_glb_0 => \ADC_SAR_1:Net_221_adig\ ,
            clk_a_dig_0 => \ADC_SAR_1:Net_221_adig_local\ ,
            dclk_glb_1 => \uart:Net_9\ ,
            dclk_1 => \uart:Net_9_local\ ,
            dclk_glb_2 => \NEOMOTE_1:UART_MOTE:Net_9\ ,
            dclk_2 => \NEOMOTE_1:UART_MOTE:Net_9_local\ ,
            dclk_glb_3 => \uart_ultrasonic:Net_9\ ,
            dclk_3 => \uart_ultrasonic:Net_9_local\ ,
            dclk_glb_4 => \uart_solinst:Net_9\ ,
            dclk_4 => \uart_solinst:Net_9_local\ ,
            dclk_glb_5 => Net_681 ,
            dclk_5 => Net_681_local ,
            dclk_glb_6 => Net_1152 ,
            dclk_6 => Net_1152_local );
        Properties:
        {
        }
Fixed Function block hod @ [FFB(Comparator,0)]: empty
Fixed Function block hod @ [FFB(DFB,0)]: empty
Fixed Function block hod @ [FFB(DSM,0)]: empty
Fixed Function block hod @ [FFB(Decimator,0)]: empty
Fixed Function block hod @ [FFB(EMIF,0)]: empty
Fixed Function block hod @ [FFB(I2C,0)]: 
    I2C Block @ [FFB(I2C,0)]: 
    i2ccell: Name =\NEOMOTE_1:I2C_0:I2C_FF\
        PORT MAP (
            clock => ClockBlock_BUS_CLK ,
            scl_in => \NEOMOTE_1:I2C_0:Net_1109_0\ ,
            sda_in => \NEOMOTE_1:I2C_0:Net_1109_1\ ,
            scl_out => \NEOMOTE_1:I2C_0:Net_643_0\ ,
            sda_out => \NEOMOTE_1:I2C_0:sda_x_wire\ ,
            interrupt => \NEOMOTE_1:I2C_0:Net_697\ );
        Properties:
        {
            cy_registers = ""
            use_wakeup = 0
        }
Fixed Function block hod @ [FFB(LCD,0)]: empty
Fixed Function block hod @ [FFB(LVD,0)]: empty
Fixed Function block hod @ [FFB(PM,0)]: 
    Pm Block @ [FFB(PM,0)]: 
    pmcell: Name =PM
        PORT MAP (
            ctw_int => CTW_OUT );
        Properties:
        {
        }
Fixed Function block hod @ [FFB(SC,0)]: empty
Fixed Function block hod @ [FFB(SPC,0)]: empty
Fixed Function block hod @ [FFB(Timer,0)]: empty
Fixed Function block hod @ [FFB(USB,0)]: empty
Fixed Function block hod @ [FFB(VIDAC,0)]: empty
Fixed Function block hod @ [FFB(Abuf,0)]: empty
Fixed Function block hod @ [FFB(CsAbuf,0)]: empty
Fixed Function block hod @ [FFB(Vref,0)]: 
    Vref Block @ [FFB(Vref,3)]: 
    vrefcell: Name =\ADC_SAR_1:vRef_1024\
        PORT MAP (
            vout => \ADC_SAR_1:Net_248\ );
        Properties:
        {
            autoenable = 1
            guid = "89B398AD-36A8-4627-9212-707F2986319E"
            ignoresleep = 0
            name = "1.024V"
        }
Fixed Function block hod @ [FFB(LPF,0)]: empty
Fixed Function block hod @ [FFB(SAR,0)]: 
    SAR @ [FFB(SAR,0)]: 
    sarcell: Name =\ADC_SAR_1:ADC_SAR\
        PORT MAP (
            vplus => Net_769 ,
            vminus => \ADC_SAR_1:Net_126\ ,
            ext_pin => \ADC_SAR_1:Net_215\ ,
            vrefhi_out => \ADC_SAR_1:Net_126\ ,
            vref => \ADC_SAR_1:Net_248\ ,
            clock => \ADC_SAR_1:Net_221\ ,
            pump_clock => \ADC_SAR_1:Net_221\ ,
            irq => \ADC_SAR_1:Net_252\ ,
            next => Net_775 ,
            data_out_udb_11 => \ADC_SAR_1:Net_207_11\ ,
            data_out_udb_10 => \ADC_SAR_1:Net_207_10\ ,
            data_out_udb_9 => \ADC_SAR_1:Net_207_9\ ,
            data_out_udb_8 => \ADC_SAR_1:Net_207_8\ ,
            data_out_udb_7 => \ADC_SAR_1:Net_207_7\ ,
            data_out_udb_6 => \ADC_SAR_1:Net_207_6\ ,
            data_out_udb_5 => \ADC_SAR_1:Net_207_5\ ,
            data_out_udb_4 => \ADC_SAR_1:Net_207_4\ ,
            data_out_udb_3 => \ADC_SAR_1:Net_207_3\ ,
            data_out_udb_2 => \ADC_SAR_1:Net_207_2\ ,
            data_out_udb_1 => \ADC_SAR_1:Net_207_1\ ,
            data_out_udb_0 => \ADC_SAR_1:Net_207_0\ ,
            eof_udb => Net_772 );
        Properties:
        {
            cy_registers = ""
        }
</CYPRESSTAG>
<CYPRESSTAG name="Port Configuration Details">

------------------------------------------------------------
Port Configuration report
------------------------------------------------------------
     |     |       | Interrupt |                  |                                 | 
Port | Pin | Fixed |      Type |       Drive Mode |                            Name | Connections
-----+-----+-------+-----------+------------------+---------------------------------+-------------------------------------------------------------------
   0 |   0 |       | ON_CHANGE |         CMOS_OUT |         \NEOMOTE_1:RX_RTS_n(0)\ | 
     |   1 |     * |      NONE |     HI_Z_DIGITAL |           ultrasonic_uart_rx(0) | FB(Net_594)
     |   2 |     * |      NONE |         CMOS_OUT |       ultrasonic_voltage_pin(0) | 
     |   4 |       |      NONE |      HI_Z_ANALOG |           \ADC_SAR_1:Bypass(0)\ | Analog(\ADC_SAR_1:Net_215\)
     |   5 |     * |      NONE |    RES_PULL_DOWN |            modem_voltage_pin(0) | 
-----+-----+-------+-----------+------------------+---------------------------------+-------------------------------------------------------------------
   1 |   2 |     * |      NONE |         CMOS_OUT |                      uart_tx(0) | In(Net_403), OE(Net_752)
     |   6 |     * |   FALLING |      RES_PULL_UP |     \NEOMOTE_1:NEO_RTC_INT1(0)\ | 
     |   7 |     * |      NONE |      RES_PULL_UP |         \NEOMOTE_1:RTC_Int2(0)\ | 
-----+-----+-------+-----------+------------------+---------------------------------+-------------------------------------------------------------------
   2 |   0 |     * |      NONE |         CMOS_OUT |    \NEOMOTE_1:SD_Card_Power(0)\ | 
     |   1 |     * |      NONE |         CMOS_OUT |           \NEOMOTE_1:RX_Pin(0)\ | 
     |   2 |     * |      NONE |         CMOS_OUT |         \NEOMOTE_1:RX_CTS_n(0)\ | 
     |   3 |     * |      NONE |         CMOS_OUT |            \NEOMOTE_1:pwr_1(0)\ | 
     |   4 |     * |      NONE |         CMOS_OUT |              \NEOMOTE_1:pwr(0)\ | 
     |   5 |     * |      NONE |         CMOS_OUT |         \NEOMOTE_1:TX_CTS_n(0)\ | 
     |   6 |     * |      NONE |         CMOS_OUT |         \NEOMOTE_1:TX_RTS_n(0)\ | 
     |   7 |     * |      NONE |         CMOS_OUT |            \NEOMOTE_1:TimeN(0)\ | 
-----+-----+-------+-----------+------------------+---------------------------------+-------------------------------------------------------------------
   3 |   5 |     * |      NONE |      RES_PULL_UP |    \NEOMOTE_1:External_VRef(0)\ | 
     |   7 |     * |      NONE |         CMOS_OUT |              modem_reset_pin(0) | 
-----+-----+-------+-----------+------------------+---------------------------------+-------------------------------------------------------------------
   4 |   0 |     * |      NONE |         CMOS_OUT |              uart_solinst_tx(0) | In(Net_634), OE(tmpOE__uart_solinst_tx_net_0)
     |   1 |     * |      NONE |     HI_Z_DIGITAL |              uart_solinst_rx(0) | FB(Net_639)
     |   2 |     * |      NONE |    RES_PULL_DOWN |    Pin_Sampler_Sampler_Count(0) | FB(Net_860)
     |   4 |     * |      NONE |    RES_PULL_DOWN | Pin_Sampler_Completed_Sample(0) | FB(Net_1137)
     |   6 |     * |      NONE |         CMOS_OUT |          Pin_Sampler_Trigger(0) | 
     |   7 |     * |      NONE |         CMOS_OUT |            Pin_Sampler_Power(0) | 
-----+-----+-------+-----------+------------------+---------------------------------+-------------------------------------------------------------------
   5 |   3 |     * |      NONE |     HI_Z_DIGITAL |                      uart_rx(0) | FB(Net_404)
     |   5 |     * |      NONE |      HI_Z_ANALOG |                         Vbat(0) | Analog(Net_769)
-----+-----+-------+-----------+------------------+---------------------------------+-------------------------------------------------------------------
   6 |   0 |     * |      NONE |         CMOS_OUT |           \emFile_1:SPI0_CS(0)\ | 
     |   1 |     * |      NONE |         CMOS_OUT |             \emFile_1:mosi0(0)\ | In(\emFile_1:Net_10\)
     |   2 |     * |      NONE |         CMOS_OUT |             \emFile_1:sclk0(0)\ | In(\emFile_1:Net_22\)
     |   3 |     * |      NONE |     HI_Z_DIGITAL |             \emFile_1:miso0(0)\ | FB(\emFile_1:Net_16\)
-----+-----+-------+-----------+------------------+---------------------------------+-------------------------------------------------------------------
  12 |   2 |     * |      NONE |         CMOS_OUT |              modem_power_pin(0) | 
     |   3 |     * |      NONE |         CMOS_OUT |            solinst_power_pin(0) | 
     |   4 |     * |      NONE |      RES_PULL_UP |        \NEOMOTE_1:I2C_0_SCL(0)\ | FB(\NEOMOTE_1:I2C_0:Net_1109_0\), In(\NEOMOTE_1:I2C_0:Net_643_0\)
     |   5 |     * |      NONE |      RES_PULL_UP |        \NEOMOTE_1:I2C_0_SDA(0)\ | FB(\NEOMOTE_1:I2C_0:Net_1109_1\), In(\NEOMOTE_1:I2C_0:sda_x_wire\)
     |   7 |     * |      NONE |         CMOS_OUT |                      VBAT_EN(0) | 
-----+-----+-------+-----------+------------------+---------------------------------+-------------------------------------------------------------------
  15 |   1 |       |      NONE |         CMOS_OUT |           \NEOMOTE_1:TX_Pin(0)\ | In(\NEOMOTE_1:Net_680\)
     |   3 |     * |      NONE |      RES_PULL_UP |      \NEOMOTE_1:RTC_Crystal(0)\ | 
--------------------------------------------------------------------------------------------------------------------------------------------------------
</CYPRESSTAG>
</CYPRESSTAG>
</CYPRESSTAG>
Digital component placer commit/Report: Elapsed time ==> 0s.012ms
Digital Placement phase: Elapsed time ==> 5s.474ms
</CYPRESSTAG>
<CYPRESSTAG name="Digital Routing">
Routing successful.
Digital Routing phase: Elapsed time ==> 4s.871ms
</CYPRESSTAG>
<CYPRESSTAG name="Bitstream and API generation">
Bitstream and API generation phase: Elapsed time ==> 0s.259ms
</CYPRESSTAG>
<CYPRESSTAG name="Bitstream verification">
Bitstream verification phase: Elapsed time ==> 0s.098ms
</CYPRESSTAG>
<CYPRESSTAG name="Static timing analysis">
Warning: sta.M0021: PSoC_Datalogger_SMS_timing.html: Warning-1350: Asynchronous path(s) exist from "CyILO" to "SlowClock_1". See the timing report for details. (File=C:\Users\karunmj\Documents\GitHub\m2m\hardware\psoc5\PSoC_Datalogger_SMS.cydsn\codegentemp\PSoC_Datalogger_SMS_timing.html)
Warning: sta.M0021: PSoC_Datalogger_SMS_timing.html: Warning-1350: Asynchronous path(s) exist from "CyILO" to "SlowClock". See the timing report for details. (File=C:\Users\karunmj\Documents\GitHub\m2m\hardware\psoc5\PSoC_Datalogger_SMS.cydsn\codegentemp\PSoC_Datalogger_SMS_timing.html)
Warning: sta.M0021: PSoC_Datalogger_SMS_timing.html: Warning-1350: Asynchronous path(s) exist from "CyBUS_CLK" to "CyILO". See the timing report for details. (File=C:\Users\karunmj\Documents\GitHub\m2m\hardware\psoc5\PSoC_Datalogger_SMS.cydsn\codegentemp\PSoC_Datalogger_SMS_timing.html)
Warning: sta.M0021: PSoC_Datalogger_SMS_timing.html: Warning-1350: Asynchronous path(s) exist from "SlowClock_1" to "CyILO". See the timing report for details. (File=C:\Users\karunmj\Documents\GitHub\m2m\hardware\psoc5\PSoC_Datalogger_SMS.cydsn\codegentemp\PSoC_Datalogger_SMS_timing.html)
Warning: sta.M0021: PSoC_Datalogger_SMS_timing.html: Warning-1350: Asynchronous path(s) exist from "SlowClock" to "CyILO". See the timing report for details. (File=C:\Users\karunmj\Documents\GitHub\m2m\hardware\psoc5\PSoC_Datalogger_SMS.cydsn\codegentemp\PSoC_Datalogger_SMS_timing.html)
Timing report is in PSoC_Datalogger_SMS_timing.html.
Static timing analysis phase: Elapsed time ==> 0s.999ms
</CYPRESSTAG>
<CYPRESSTAG name="Data reporting">
Data reporting phase: Elapsed time ==> 0s.000ms
</CYPRESSTAG>
<CYPRESSTAG name="Database update...">
Design database save phase: Elapsed time ==> 0s.343ms
</CYPRESSTAG>
cydsfit: Elapsed time ==> 12s.847ms
</CYPRESSTAG>
Fitter phase: Elapsed time ==> 12s.885ms
API generation phase: Elapsed time ==> 2s.615ms
Dependency generation phase: Elapsed time ==> 0s.042ms
Cleanup phase: Elapsed time ==> 0s.002ms
