Return-Path: <linux-kernel-owner@vger.kernel.org>
Delivered-To: unknown
Received: from pop3.zju.edu.cn (61.164.42.155:110) by
  likexu-MOBL1.ccr.corp.intel.com with POP3; 12 Nov 2018 15:15:01 -0000
Received: from icoremail.net (unknown [209.85.214.178])
	by mail-app2 (Coremail) with SMTP id by_KCgDHH0K+XelbIOp8AQ--.37651S3;
	Mon, 12 Nov 2018 19:02:23 +0800 (CST)
Received: from mail-pl1-f178.google.com (unknown [209.85.214.178])
	by mx2.icoremail.net (Coremail) with SMTP id AQAAfwCXeka8XelbLFsxAA--.3779S3;
	Mon, 12 Nov 2018 19:02:21 +0800 (CST)
Received: by mail-pl1-f178.google.com with SMTP id r3-v6so3450615pls.12
        for <xuliker@zju.edu.cn>; Mon, 12 Nov 2018 03:02:21 -0800 (PST)
X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed;
        d=1e100.net; s=20161025;
        h=x-original-authentication-results:x-gm-message-state:delivered-to
         :cc:subject:to:references:from:message-id:date:user-agent
         :mime-version:in-reply-to:content-language:content-transfer-encoding
         :sender:precedence:list-id;
        bh=cP7ri9Ypx7MHsJmO8xdfyRvEVD4rwXfu0guwa82iaqA=;
        b=nZAP9VH+BEjifj1nXGuNTqL6dOn+WawXu5dsnwdTsKXZ2chUIfoj9BtDhf0fT2BwGp
         KX8kNU6OUVItzEDFeTdrUH1aQimA9Wi4UCffC6xaxSQTcFutf83Xd1l7SC4uKXJsecO+
         H/WAbw2axagwyR6yWywuS53ghT1zo7EnRt2nz7FoR0vQH1dES5zeqv4dunF+jv6tmbkB
         iVNr+/XZ9Rd0+ySSzq1SLSrOnML4N9LGlWBsBflssKlPJaFz44dUMEm9/ATK1Eu/n5nL
         7Hlrj85eiW39IFIkoUSx/dzpOaPgQ1WzhM2QGYKLNHNnpzd/pnRsaQkH6Mo+28lweKuL
         CJDg==
X-Original-Authentication-Results: mx.google.com;       spf=pass (google.com: best guess record for domain of linux-kernel-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org
X-Gm-Message-State: AGRZ1gLMbdrey0sCZQOCrOpfWUm5GaKzggmL6bFX3IYyt1nBYb6OoHak
	dSzMlWDmsSsFF3o8lnL7x6UnMYskpLTWgRA1zQVhLW4MUWY34BtTJw==
X-Received: by 2002:a17:902:7882:: with SMTP id q2-v6mr502465pll.188.1542020540822;
        Mon, 12 Nov 2018 03:02:20 -0800 (PST)
X-Forwarded-To: xuliker@zju.edu.cn
X-Forwarded-For: liker.xu@gmail.com xuliker@zju.edu.cn
Delivered-To: liker.xu@gmail.com
Received: by 2002:a17:90a:c304:0:0:0:0 with SMTP id g4-v6csp3043621pjt;
        Mon, 12 Nov 2018 03:02:19 -0800 (PST)
X-Google-Smtp-Source: AJdET5dLVsxjYsi0B0kwheBsIGxq92j2+eKXX4PFVzlDT1Ow4gE6Z2h5Rr9ge33CzZkGnyD2VGtP
X-Received: by 2002:a62:1e42:: with SMTP id e63-v6mr435945pfe.149.1542020539631;
        Mon, 12 Nov 2018 03:02:19 -0800 (PST)
ARC-Seal: i=1; a=rsa-sha256; t=1542020539; cv=none;
        d=google.com; s=arc-20160816;
        b=zEnu0Ro+edMXjl9X8o5OrhajX60sFYrdvkM611sUtYP9PlVy5Op6HTwwzXX/JNeUkP
         Yn9uSXRtLtKjb3WYfnwD8jXOuexhK8uY2DaOZJnsAptNmULLqS/d2ECaIFWGYbFqPoqE
         zKGaMHoYmPQTsZNFb88A992HMaUTzyylppAfBaRsR/AoPnzyOB9HnDV1Iz2LaFhvwtbK
         Fqf+Gt48om3YTcZie8onaTEE5Cjn/C0+qGDohnYebJlhQoeKyIUiXkA77PcQqneamvJQ
         g6NSG4Ubk8c+PQe5vkKRmZzGafggXZMeAe2ZP1wCLYH2RLwYSgQSdqdAZMa7pKWO7Sxj
         CFjw==
ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=google.com; s=arc-20160816;
        h=list-id:precedence:sender:content-transfer-encoding
         :content-language:in-reply-to:mime-version:user-agent:date
         :message-id:from:references:to:subject:cc;
        bh=cP7ri9Ypx7MHsJmO8xdfyRvEVD4rwXfu0guwa82iaqA=;
        b=pELFD6TdWMPMPMzcZZtiu+TSloU/6DF/xtuRdX6kMfzsEhM2FDz93CkOn3/v6G/H//
         JYVE6Uw1Nty/pSx1fvh87iRd03Q0oSTvISChw6Q8KXPjDDb0rcKKhjXtsMjMnXL6xf4V
         YcROjiIDkMCREqjaNi5W1cjm/DZygU2QuSd0Y8iv9czXMthA1IzkmhewuFRz8ZWW4fa+
         EF12FHJLZHoCIKpDSPEdkPKXoLmSVtpozsE31wbJV3QIVi5GZwGg3jfxi/FK3RaXN1yy
         RbArS1qoH4UbzfvbDAJtx7zVfxQpGouSBqYuxu9qLgYTtxcTeaHb0Hi+tMidZeOtrOSz
         mUYQ==
ARC-Authentication-Results: i=1; mx.google.com;
       spf=pass (google.com: best guess record for domain of linux-kernel-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org
Received: from vger.kernel.org (vger.kernel.org. [209.132.180.67])
        by mx.google.com with ESMTP id t2si3325840plz.392.2018.11.12.03.02.04;
        Mon, 12 Nov 2018 03:02:19 -0800 (PST)
Received-SPF: pass (google.com: best guess record for domain of linux-kernel-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) client-ip=209.132.180.67;
Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand
        id S1729312AbeKLUyY (ORCPT <rfc822;tomnomnom1@gmail.com>
        + 99 others); Mon, 12 Nov 2018 15:54:24 -0500
Received: from mail-out.m-online.net ([212.18.0.9]:41819 "EHLO
        mail-out.m-online.net" rhost-flags-OK-OK-OK-OK) by vger.kernel.org
        with ESMTP id S1728431AbeKLUyY (ORCPT
        <rfc822;linux-kernel@vger.kernel.org>);
        Mon, 12 Nov 2018 15:54:24 -0500
Received: from frontend01.mail.m-online.net (unknown [192.168.8.182])
        by mail-out.m-online.net (Postfix) with ESMTP id 42tnrJ6ZjYz1qxkP;
        Mon, 12 Nov 2018 12:01:36 +0100 (CET)
Received: from localhost (dynscan1.mnet-online.de [192.168.6.70])
        by mail.m-online.net (Postfix) with ESMTP id 42tnrJ4jVqz1qtfB;
        Mon, 12 Nov 2018 12:01:36 +0100 (CET)
X-Virus-Scanned: amavisd-new at mnet-online.de
Received: from mail.mnet-online.de ([192.168.8.182])
        by localhost (dynscan1.mail.m-online.net [192.168.6.70]) (amavisd-new, port 10024)
        with ESMTP id BQzW1qUgt6F8; Mon, 12 Nov 2018 12:01:33 +0100 (CET)
X-Auth-Info: G678UU9TOq8Q408K3Ln/IjO/ECaTHSwt0H4zy9PbhvE=
Received: from antares.denx.de (unknown [62.91.23.180])
        (using TLSv1.2 with cipher ECDHE-RSA-AES256-GCM-SHA384 (256/256 bits))
        (No client certificate requested)
        by mail.mnet-online.de (Postfix) with ESMTPSA;
        Mon, 12 Nov 2018 12:01:33 +0100 (CET)
Cc: pn@denx.de, tglx@linutronix.de, jason@lakedaemon.net,
        marc.zyngier@arm.com, mark.rutland@arm.com, afaerber@suse.de,
        catalin.marinas@arm.com, will.deacon@arm.com,
        manivannan.sadhasivam@linaro.org, linux-kernel@vger.kernel.org,
        devicetree@vger.kernel.org, linux-arm-kernel@lists.infradead.org,
        sravanhome@gmail.com, thomas.liau@actions-semi.com,
        mp-cs@actions-semi.com, linux@cubietech.com,
        edgar.righi@lsitec.org.br, laisa.costa@lsitec.org.br,
        guilherme.simoes@lsitec.org.br, mkzuffo@lsi.usp.br
Subject: Re: [PATCH v2 1/3] dt-bindings: interrupt-controller: Actions
 external interrupt controller
To: Rob Herring <robh@kernel.org>
References: <20180812122215.1079590-1-pn@denx.de>
 <20180812122215.1079590-2-pn@denx.de> <20180813194453.GA30702@rob-hp-laptop>
From: Parthiban Nallathambi <pn@denx.de>
Message-ID: <728e5f10-e09f-3fb9-022b-1e74731f774f@denx.de>
Date: Mon, 12 Nov 2018 12:01:33 +0100
User-Agent: Mozilla/5.0 (X11; Linux x86_64; rv:60.0) Gecko/20100101
 Thunderbird/60.2.1
MIME-Version: 1.0
In-Reply-To: <20180813194453.GA30702@rob-hp-laptop>
Content-Type: text/plain; charset=utf-8; format=flowed
Content-Language: en-US
Content-Transfer-Encoding: 7bit
Sender: liker.xu+caf_=xuliker=zju.edu.cn@gmail.com
Precedence: bulk
List-ID: <linux-kernel.vger.kernel.org>
X-Mailing-List: linux-kernel@vger.kernel.org
X-CM-TRANSID: AQAAfwCXeka8XelbLFsxAA--.3779S3
Authentication-Results: mail-app2; spf=pass smtp.mail=liker.xu+caf_=xu
	liker=zju.edu.cn@gmail.com;
X-Coremail-Antispam: 1UD129KBjvJXoWxCrWruw4kGw17ZF17uFW8tFb_yoWrGF18pF
	WDCanxJF40qr13Z3yIq3W8CwsI9an5AF15Cws7A3y8Jr9I93sYqF9rtry8uFyrCr97Zr1U
	Zr4Fva4Uu3srA3DanT9S1TB71UUUUUUqnTZGkaVYY2UrUUUUjbIjqfuFe4nvWSU8nxnvy2
	9KBjDU0xBIdaVrnRJUUUmIb7Iv0xC_KF4lb4IE77IF4wAFF20E14v26r1j6r4UM7CIcVAF
	z4kK6r1j6r18M28lY4IEw2IIxxk0rwA2F7IY1VAKz4vEj48ve4kI8wA2z4x0Y4vE2Ix0cI
	8IcVAFwI0_Ar0_tr1l84ACjcxK6xIIjxv20xvEc7CjxVAFwI0_Cr0_Gr1UM28EF7xvwVC2
	z280aVAFwI0_GcCE3s1l84ACjcxK6I8E87Iv6xkF7I0E14v26rxl6s0DM2AIxVAIcxkEcV
	Aq07x20xvEncxIr21l5I8CrVACY4xI64kE6c02F40Ex7xfMcIj6xIIjxv20xvE14v26r1Y
	6r17McIj6I8E87Iv67AKxVWxJVW8Jr1lOx8S6xCaFVCjc4AY6r1j6r4UM4x0Y48IcVAKI4
	8JMx02cVCv0xWlc7I2V7IY0VAS07AlzVAYIcxG8wCY1x0264kExVAvwVAq07x20xylc7Ca
	8VAvwVCFzxkY4VCF77xAMxkIecxEwVCI4VW8KwCY0x0Ix7I2Y4AK64vIr41lcIIF0xvE2I
	x0cI8IcVAFwI0_Gr0_Xr1lcIIF0xvE2Ix0cI8IcVCY1x0267AKxVW8JVWxJwCYIxAIcVC2
	z280aVAFwI0_GcCE3s1lcIIF0xvEx4A2jsIEc7CjxVAFwI0_GcCE3s1l42xK82IYc2Ij64
	vIr41l42xK82IY64kExVAvwVAq07x20xyl4x8a6x804xWl4I8I3I0E4IkC6x0Yz7v_Jr0_
	Gr1lx2IqxVAqx4xG67AKxVWUJVWUGwC20s026x8GjcxK67AKxVWUGVWUWwC2zVAF1VAY17
	CE14v26r4a6rW5MIIYrxkI7VAKI48JMIIF0xvE42xK8VAvwI8IcIk0rVW8JVW3JbIYCTnI
	WIevJa73UjIFyTuYvjxUD-VyUUUUU



On 8/13/18 9:44 PM, Rob Herring wrote:
> On Sun, Aug 12, 2018 at 02:22:13PM +0200, Parthiban Nallathambi wrote:
>> Actions Semi OWL family SoC's provides support for external interrupt
>> controller to be connected and controlled using SIRQ pins. S500, S700
>> and S900 provides 3 SIRQ lines and works independently for 3 external
>> interrupt controllers.
>>
>> Signed-off-by: Parthiban Nallathambi <pn@denx.de>
>> Signed-off-by: Saravanan Sekar <sravanhome@gmail.com>
>> ---
>>   .../interrupt-controller/actions,owl-sirq.txt      | 46 ++++++++++++++++++++++
>>   1 file changed, 46 insertions(+)
>>   create mode 100644 Documentation/devicetree/bindings/interrupt-controller/actions,owl-sirq.txt
>>
>> diff --git a/Documentation/devicetree/bindings/interrupt-controller/actions,owl-sirq.txt b/Documentation/devicetree/bindings/interrupt-controller/actions,owl-sirq.txt
>> new file mode 100644
>> index 000000000000..4b8437751331
>> --- /dev/null
>> +++ b/Documentation/devicetree/bindings/interrupt-controller/actions,owl-sirq.txt
>> @@ -0,0 +1,46 @@
>> +Actions Semi Owl SoCs SIRQ interrupt controller
>> +
>> +S500, S700 and S900 SoC's from Actions provides 3 SPI's from GIC,
>> +in which external interrupt controller can be connected. 3 SPI's
>> +45, 46, 47 from GIC are directly exposed as SIRQ. It has
>> +the following properties:
>> +
>> +- inputs three interrupt signal from external interrupt controller
>> +
>> +Required properties:
>> +
>> +- compatible: should be "actions,owl-sirq"
>> +- reg: physical base address of the controller and length of memory mapped.
>> +- interrupt-controller: identifies the node as an interrupt controller
>> +- #interrupt-cells: specifies the number of cells needed to encode an interrupt
>> +  source, should be 2.
> 
>> +- actions,sirq-shared-reg: Applicable for S500 and S700 where SIRQ register
>> +  details are maintained at same offset/register.
>> +- actions,sirq-offset: register offset for SIRQ interrupts. When registers are
>> +  shared, all the three offsets will be same (S500 and S700).
> 
> You should have more specific compatible strings if there are
> differences and these settings can be implied by them.

This to meant to get the register offset because s500, s700 uses the
same external interrupt controller register to provide three or more
interrupt line. But this is not the case for s900.

So should it be "actions,sirq-offset-reg"?

> 
>> +- actions,sirq-clk-sel: external interrupt controller can be either
>> +  connected to 32Khz or 24Mhz external/internal clock. This needs
>> +  to be configured for per SIRQ line. Failing defaults to 32Khz clock.
> 
> What are the valid values?
> 
>> +
>> +Example for S900:
>> +
>> +sirq: interrupt-controller@e01b0000 {
>> +	compatible = "actions,owl-sirq";
>> +	reg = <0 0xe01b0000 0 0x1000>;
>> +	interrupt-controller;
>> +	#interrupt-cells = <2>;
>> +	actions,sirq-clk-sel = <0 0 0>;
> 
> If 0 is 32khz, then having this is pointless. But I can't tell what the
> values correspond to.

Thanks, clock selection will be removed and defaults to 24MHz.

> 
>> +	actions,sirq-offset = <0x200 0x528 0x52c>;
>> +};
>> +
>> +Example for S500 and S700:
>> +
>> +sirq: interrupt-controller@e01b0000 {
>> +	compatible = "actions,owl-sirq";
>> +	reg = <0 0xe01b0000 0 0x1000>;
>> +	interrupt-controller;
>> +	#interrupt-cells = <2>;
>> +	actions,sirq-shared-reg;
>> +	actions,sirq-clk-sel = <0 0 0>;
>> +	actions,sirq-offset = <0x200 0x200 0x200>;
>> +};
>> -- 
>> 2.14.4
>>
> 

-- 
Thanks,
Parthiban N

DENX Software Engineering GmbH,      Managing Director: Wolfgang Denk
HRB 165235 Munich, Office: Kirchenstr.5, D-82194 Groebenzell, Germany
Phone: (+49)-8142-66989-22 Fax: (+49)-8142-66989-80 Email: pn@denx.de
