Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.2 (win64) Build 2258646 Thu Jun 14 20:03:12 MDT 2018
| Date         : Thu Jan  9 07:13:05 2025
| Host         : lance-hp running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file top_module_timing_summary_routed.rpt -pb top_module_timing_summary_routed.pb -rpx top_module_timing_summary_routed.rpx -warn_on_violation
| Design       : top_module
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.22 2018-03-21
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 40 register/latch pins with no clock driven by root clock pin: all_keys/CLK50MHZ_reg/Q (HIGH)

 There are 13 register/latch pins with no clock driven by root clock pin: all_keys/uut/db_clk/O_reg/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: all_keys/uut/oflag_reg/Q (HIGH)

 There are 28 register/latch pins with no clock driven by root clock pin: clk_20/SLOW_CLOCK_reg/Q (HIGH)

 There are 115 register/latch pins with no clock driven by root clock pin: difmenu/divider_6p25MHz/SLOW_CLOCK_reg/Q (HIGH)

 There are 115 register/latch pins with no clock driven by root clock pin: endingscreen/unit_1/slow_clock_reg/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: endingscreen/unit_3/slow_clock_reg/Q (HIGH)

 There are 139 register/latch pins with no clock driven by root clock pin: firstmap/unit_1/SLOW_CLOCK_reg/Q (HIGH)

 There are 332 register/latch pins with no clock driven by root clock pin: firstmap/unit_2/SLOW_CLOCK_reg/Q (HIGH)

 There are 227 register/latch pins with no clock driven by root clock pin: grader_1_1/div1/SLOW_CLOCK_reg/Q (HIGH)

 There are 227 register/latch pins with no clock driven by root clock pin: grader_2_1/div1/SLOW_CLOCK_reg/Q (HIGH)

 There are 115 register/latch pins with no clock driven by root clock pin: init/unit_1/slow_clock_reg/Q (HIGH)

 There are 12 register/latch pins with no clock driven by root clock pin: init/unit_3/slow_clock_reg/Q (HIGH)

 There are 116 register/latch pins with no clock driven by root clock pin: let/unit_1/slow_clock_reg/Q (HIGH)

 There are 115 register/latch pins with no clock driven by root clock pin: load/unit_1/slow_clock_reg/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: load/unit_3/slow_clock_reg/Q (HIGH)

 There are 115 register/latch pins with no clock driven by root clock pin: menu/divider_6p25MHz/SLOW_CLOCK_reg/Q (HIGH)

 There are 121 register/latch pins with no clock driven by root clock pin: pausescreen/divider_6p25MHz/SLOW_CLOCK_reg/Q (HIGH)

 There are 71 register/latch pins with no clock driven by root clock pin: play1/clk_divider/slow_clock_reg/Q (HIGH)

 There are 71 register/latch pins with no clock driven by root clock pin: play2/clk_divider/slow_clock_reg/Q (HIGH)

 There are 40 register/latch pins with no clock driven by root clock pin: points/unit_0/slow_clock_reg/Q (HIGH)

 There are 139 register/latch pins with no clock driven by root clock pin: secondmap/unit_1/SLOW_CLOCK_reg/Q (HIGH)

 There are 346 register/latch pins with no clock driven by root clock pin: secondmap/unit_2/SLOW_CLOCK_reg/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 5954 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 5 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 23 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      2.450        0.000                      0                 3986        0.035        0.000                      0                 3986        3.750        0.000                       0                  1552  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         2.450        0.000                      0                 3986        0.035        0.000                      0                 3986        3.750        0.000                       0                  1552  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        2.450ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.035ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.750ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.450ns  (required time - arrival time)
  Source:                 sel_1/FSM_onehot_screen_sel_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            JC_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.435ns  (logic 1.076ns (14.472%)  route 6.359ns (85.528%))
  Logic Levels:           5  (LUT6=5)
  Clock Path Skew:        -0.109ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.790ns = ( 14.790 - 10.000 ) 
    Source Clock Delay      (SCD):    5.087ns
    Clock Pessimism Removal (CPR):    0.188ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=1551, routed)        1.566     5.087    sel_1/clk_IBUF_BUFG
    SLICE_X41Y45         FDRE                                         r  sel_1/FSM_onehot_screen_sel_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y45         FDRE (Prop_fdre_C_Q)         0.456     5.543 r  sel_1/FSM_onehot_screen_sel_reg[2]/Q
                         net (fo=17, routed)          0.989     6.532    sel_1/screen_sel__0_0[2]
    SLICE_X40Y46         LUT6 (Prop_lut6_I0_O)        0.124     6.656 r  sel_1/JC[6]_i_19/O
                         net (fo=1, routed)           1.393     8.049    let/my_oled_unit/FSM_onehot_screen_sel_reg[2]
    SLICE_X6Y49          LUT6 (Prop_lut6_I0_O)        0.124     8.173 r  let/my_oled_unit/JC[6]_i_18/O
                         net (fo=1, routed)           1.901    10.074    load/my_oled_unit/FSM_onehot_state_reg[19]_0
    SLICE_X50Y36         LUT6 (Prop_lut6_I5_O)        0.124    10.198 r  load/my_oled_unit/JC[6]_i_11/O
                         net (fo=1, routed)           1.568    11.766    endingscreen/my_oled_unit/FSM_onehot_state_reg[28]_0
    SLICE_X15Y49         LUT6 (Prop_lut6_I0_O)        0.124    11.890 r  endingscreen/my_oled_unit/JC[6]_i_8/O
                         net (fo=1, routed)           0.509    12.398    secondmap/my_oled_unit/FSM_onehot_state_reg[28]_0
    SLICE_X15Y42         LUT6 (Prop_lut6_I3_O)        0.124    12.522 r  secondmap/my_oled_unit/JC[6]_i_2/O
                         net (fo=1, routed)           0.000    12.522    secondmap_n_121
    SLICE_X15Y42         FDRE                                         r  JC_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=1551, routed)        1.449    14.790    clk_IBUF_BUFG
    SLICE_X15Y42         FDRE                                         r  JC_reg[6]/C
                         clock pessimism              0.188    14.978    
                         clock uncertainty           -0.035    14.943    
    SLICE_X15Y42         FDRE (Setup_fdre_C_D)        0.029    14.972    JC_reg[6]
  -------------------------------------------------------------------
                         required time                         14.972    
                         arrival time                         -12.522    
  -------------------------------------------------------------------
                         slack                                  2.450    

Slack (MET) :             3.772ns  (required time - arrival time)
  Source:                 l3/elong_counter_reg[29]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            l3/elong_counter_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.472ns  (logic 1.200ns (21.930%)  route 4.272ns (78.070%))
  Logic Levels:           6  (LUT2=1 LUT4=1 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.292ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.782ns = ( 14.782 - 10.000 ) 
    Source Clock Delay      (SCD):    5.260ns
    Clock Pessimism Removal (CPR):    0.187ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=1551, routed)        1.739     5.260    l3/clk_IBUF_BUFG
    SLICE_X49Y102        FDRE                                         r  l3/elong_counter_reg[29]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y102        FDRE (Prop_fdre_C_Q)         0.456     5.716 r  l3/elong_counter_reg[29]/Q
                         net (fo=2, routed)           0.981     6.698    l3/elong_counter_reg[29]
    SLICE_X54Y102        LUT4 (Prop_lut4_I0_O)        0.124     6.822 r  l3/elong_counter[0]_i_12/O
                         net (fo=1, routed)           0.462     7.284    l3/elong_counter[0]_i_12_n_0
    SLICE_X53Y100        LUT5 (Prop_lut5_I4_O)        0.124     7.408 r  l3/elong_counter[0]_i_11/O
                         net (fo=1, routed)           0.594     8.002    l3/elong_counter[0]_i_11_n_0
    SLICE_X50Y98         LUT6 (Prop_lut6_I5_O)        0.124     8.126 r  l3/elong_counter[0]_i_8/O
                         net (fo=1, routed)           0.452     8.578    l3/elong_counter[0]_i_8_n_0
    SLICE_X50Y98         LUT6 (Prop_lut6_I0_O)        0.124     8.702 r  l3/elong_counter[0]_i_7/O
                         net (fo=2, routed)           0.547     9.249    l3/elong_counter[0]_i_7_n_0
    SLICE_X47Y98         LUT6 (Prop_lut6_I5_O)        0.124     9.373 r  l3/elong_counter[0]_i_4__0/O
                         net (fo=3, routed)           0.427     9.800    l3/elong_counter[0]_i_4__0_n_0
    SLICE_X47Y99         LUT2 (Prop_lut2_I0_O)        0.124     9.924 r  l3/elong_counter[0]_i_1__0/O
                         net (fo=32, routed)          0.809    10.732    l3/elong_counter
    SLICE_X49Y95         FDRE                                         r  l3/elong_counter_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=1551, routed)        1.441    14.782    l3/clk_IBUF_BUFG
    SLICE_X49Y95         FDRE                                         r  l3/elong_counter_reg[0]/C
                         clock pessimism              0.187    14.969    
                         clock uncertainty           -0.035    14.933    
    SLICE_X49Y95         FDRE (Setup_fdre_C_R)       -0.429    14.504    l3/elong_counter_reg[0]
  -------------------------------------------------------------------
                         required time                         14.504    
                         arrival time                         -10.732    
  -------------------------------------------------------------------
                         slack                                  3.772    

Slack (MET) :             3.772ns  (required time - arrival time)
  Source:                 l3/elong_counter_reg[29]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            l3/elong_counter_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.472ns  (logic 1.200ns (21.930%)  route 4.272ns (78.070%))
  Logic Levels:           6  (LUT2=1 LUT4=1 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.292ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.782ns = ( 14.782 - 10.000 ) 
    Source Clock Delay      (SCD):    5.260ns
    Clock Pessimism Removal (CPR):    0.187ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=1551, routed)        1.739     5.260    l3/clk_IBUF_BUFG
    SLICE_X49Y102        FDRE                                         r  l3/elong_counter_reg[29]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y102        FDRE (Prop_fdre_C_Q)         0.456     5.716 r  l3/elong_counter_reg[29]/Q
                         net (fo=2, routed)           0.981     6.698    l3/elong_counter_reg[29]
    SLICE_X54Y102        LUT4 (Prop_lut4_I0_O)        0.124     6.822 r  l3/elong_counter[0]_i_12/O
                         net (fo=1, routed)           0.462     7.284    l3/elong_counter[0]_i_12_n_0
    SLICE_X53Y100        LUT5 (Prop_lut5_I4_O)        0.124     7.408 r  l3/elong_counter[0]_i_11/O
                         net (fo=1, routed)           0.594     8.002    l3/elong_counter[0]_i_11_n_0
    SLICE_X50Y98         LUT6 (Prop_lut6_I5_O)        0.124     8.126 r  l3/elong_counter[0]_i_8/O
                         net (fo=1, routed)           0.452     8.578    l3/elong_counter[0]_i_8_n_0
    SLICE_X50Y98         LUT6 (Prop_lut6_I0_O)        0.124     8.702 r  l3/elong_counter[0]_i_7/O
                         net (fo=2, routed)           0.547     9.249    l3/elong_counter[0]_i_7_n_0
    SLICE_X47Y98         LUT6 (Prop_lut6_I5_O)        0.124     9.373 r  l3/elong_counter[0]_i_4__0/O
                         net (fo=3, routed)           0.427     9.800    l3/elong_counter[0]_i_4__0_n_0
    SLICE_X47Y99         LUT2 (Prop_lut2_I0_O)        0.124     9.924 r  l3/elong_counter[0]_i_1__0/O
                         net (fo=32, routed)          0.809    10.732    l3/elong_counter
    SLICE_X49Y95         FDRE                                         r  l3/elong_counter_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=1551, routed)        1.441    14.782    l3/clk_IBUF_BUFG
    SLICE_X49Y95         FDRE                                         r  l3/elong_counter_reg[1]/C
                         clock pessimism              0.187    14.969    
                         clock uncertainty           -0.035    14.933    
    SLICE_X49Y95         FDRE (Setup_fdre_C_R)       -0.429    14.504    l3/elong_counter_reg[1]
  -------------------------------------------------------------------
                         required time                         14.504    
                         arrival time                         -10.732    
  -------------------------------------------------------------------
                         slack                                  3.772    

Slack (MET) :             3.772ns  (required time - arrival time)
  Source:                 l3/elong_counter_reg[29]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            l3/elong_counter_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.472ns  (logic 1.200ns (21.930%)  route 4.272ns (78.070%))
  Logic Levels:           6  (LUT2=1 LUT4=1 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.292ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.782ns = ( 14.782 - 10.000 ) 
    Source Clock Delay      (SCD):    5.260ns
    Clock Pessimism Removal (CPR):    0.187ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=1551, routed)        1.739     5.260    l3/clk_IBUF_BUFG
    SLICE_X49Y102        FDRE                                         r  l3/elong_counter_reg[29]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y102        FDRE (Prop_fdre_C_Q)         0.456     5.716 r  l3/elong_counter_reg[29]/Q
                         net (fo=2, routed)           0.981     6.698    l3/elong_counter_reg[29]
    SLICE_X54Y102        LUT4 (Prop_lut4_I0_O)        0.124     6.822 r  l3/elong_counter[0]_i_12/O
                         net (fo=1, routed)           0.462     7.284    l3/elong_counter[0]_i_12_n_0
    SLICE_X53Y100        LUT5 (Prop_lut5_I4_O)        0.124     7.408 r  l3/elong_counter[0]_i_11/O
                         net (fo=1, routed)           0.594     8.002    l3/elong_counter[0]_i_11_n_0
    SLICE_X50Y98         LUT6 (Prop_lut6_I5_O)        0.124     8.126 r  l3/elong_counter[0]_i_8/O
                         net (fo=1, routed)           0.452     8.578    l3/elong_counter[0]_i_8_n_0
    SLICE_X50Y98         LUT6 (Prop_lut6_I0_O)        0.124     8.702 r  l3/elong_counter[0]_i_7/O
                         net (fo=2, routed)           0.547     9.249    l3/elong_counter[0]_i_7_n_0
    SLICE_X47Y98         LUT6 (Prop_lut6_I5_O)        0.124     9.373 r  l3/elong_counter[0]_i_4__0/O
                         net (fo=3, routed)           0.427     9.800    l3/elong_counter[0]_i_4__0_n_0
    SLICE_X47Y99         LUT2 (Prop_lut2_I0_O)        0.124     9.924 r  l3/elong_counter[0]_i_1__0/O
                         net (fo=32, routed)          0.809    10.732    l3/elong_counter
    SLICE_X49Y95         FDRE                                         r  l3/elong_counter_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=1551, routed)        1.441    14.782    l3/clk_IBUF_BUFG
    SLICE_X49Y95         FDRE                                         r  l3/elong_counter_reg[2]/C
                         clock pessimism              0.187    14.969    
                         clock uncertainty           -0.035    14.933    
    SLICE_X49Y95         FDRE (Setup_fdre_C_R)       -0.429    14.504    l3/elong_counter_reg[2]
  -------------------------------------------------------------------
                         required time                         14.504    
                         arrival time                         -10.732    
  -------------------------------------------------------------------
                         slack                                  3.772    

Slack (MET) :             3.772ns  (required time - arrival time)
  Source:                 l3/elong_counter_reg[29]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            l3/elong_counter_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.472ns  (logic 1.200ns (21.930%)  route 4.272ns (78.070%))
  Logic Levels:           6  (LUT2=1 LUT4=1 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.292ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.782ns = ( 14.782 - 10.000 ) 
    Source Clock Delay      (SCD):    5.260ns
    Clock Pessimism Removal (CPR):    0.187ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=1551, routed)        1.739     5.260    l3/clk_IBUF_BUFG
    SLICE_X49Y102        FDRE                                         r  l3/elong_counter_reg[29]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y102        FDRE (Prop_fdre_C_Q)         0.456     5.716 r  l3/elong_counter_reg[29]/Q
                         net (fo=2, routed)           0.981     6.698    l3/elong_counter_reg[29]
    SLICE_X54Y102        LUT4 (Prop_lut4_I0_O)        0.124     6.822 r  l3/elong_counter[0]_i_12/O
                         net (fo=1, routed)           0.462     7.284    l3/elong_counter[0]_i_12_n_0
    SLICE_X53Y100        LUT5 (Prop_lut5_I4_O)        0.124     7.408 r  l3/elong_counter[0]_i_11/O
                         net (fo=1, routed)           0.594     8.002    l3/elong_counter[0]_i_11_n_0
    SLICE_X50Y98         LUT6 (Prop_lut6_I5_O)        0.124     8.126 r  l3/elong_counter[0]_i_8/O
                         net (fo=1, routed)           0.452     8.578    l3/elong_counter[0]_i_8_n_0
    SLICE_X50Y98         LUT6 (Prop_lut6_I0_O)        0.124     8.702 r  l3/elong_counter[0]_i_7/O
                         net (fo=2, routed)           0.547     9.249    l3/elong_counter[0]_i_7_n_0
    SLICE_X47Y98         LUT6 (Prop_lut6_I5_O)        0.124     9.373 r  l3/elong_counter[0]_i_4__0/O
                         net (fo=3, routed)           0.427     9.800    l3/elong_counter[0]_i_4__0_n_0
    SLICE_X47Y99         LUT2 (Prop_lut2_I0_O)        0.124     9.924 r  l3/elong_counter[0]_i_1__0/O
                         net (fo=32, routed)          0.809    10.732    l3/elong_counter
    SLICE_X49Y95         FDRE                                         r  l3/elong_counter_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=1551, routed)        1.441    14.782    l3/clk_IBUF_BUFG
    SLICE_X49Y95         FDRE                                         r  l3/elong_counter_reg[3]/C
                         clock pessimism              0.187    14.969    
                         clock uncertainty           -0.035    14.933    
    SLICE_X49Y95         FDRE (Setup_fdre_C_R)       -0.429    14.504    l3/elong_counter_reg[3]
  -------------------------------------------------------------------
                         required time                         14.504    
                         arrival time                         -10.732    
  -------------------------------------------------------------------
                         slack                                  3.772    

Slack (MET) :             3.806ns  (required time - arrival time)
  Source:                 l3/elong_counter_reg[29]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            l3/elong_counter_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.438ns  (logic 1.200ns (22.068%)  route 4.238ns (77.932%))
  Logic Levels:           6  (LUT2=1 LUT4=1 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.292ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.782ns = ( 14.782 - 10.000 ) 
    Source Clock Delay      (SCD):    5.260ns
    Clock Pessimism Removal (CPR):    0.187ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=1551, routed)        1.739     5.260    l3/clk_IBUF_BUFG
    SLICE_X49Y102        FDRE                                         r  l3/elong_counter_reg[29]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y102        FDRE (Prop_fdre_C_Q)         0.456     5.716 r  l3/elong_counter_reg[29]/Q
                         net (fo=2, routed)           0.981     6.698    l3/elong_counter_reg[29]
    SLICE_X54Y102        LUT4 (Prop_lut4_I0_O)        0.124     6.822 r  l3/elong_counter[0]_i_12/O
                         net (fo=1, routed)           0.462     7.284    l3/elong_counter[0]_i_12_n_0
    SLICE_X53Y100        LUT5 (Prop_lut5_I4_O)        0.124     7.408 r  l3/elong_counter[0]_i_11/O
                         net (fo=1, routed)           0.594     8.002    l3/elong_counter[0]_i_11_n_0
    SLICE_X50Y98         LUT6 (Prop_lut6_I5_O)        0.124     8.126 r  l3/elong_counter[0]_i_8/O
                         net (fo=1, routed)           0.452     8.578    l3/elong_counter[0]_i_8_n_0
    SLICE_X50Y98         LUT6 (Prop_lut6_I0_O)        0.124     8.702 r  l3/elong_counter[0]_i_7/O
                         net (fo=2, routed)           0.547     9.249    l3/elong_counter[0]_i_7_n_0
    SLICE_X47Y98         LUT6 (Prop_lut6_I5_O)        0.124     9.373 r  l3/elong_counter[0]_i_4__0/O
                         net (fo=3, routed)           0.427     9.800    l3/elong_counter[0]_i_4__0_n_0
    SLICE_X47Y99         LUT2 (Prop_lut2_I0_O)        0.124     9.924 r  l3/elong_counter[0]_i_1__0/O
                         net (fo=32, routed)          0.774    10.698    l3/elong_counter
    SLICE_X49Y96         FDRE                                         r  l3/elong_counter_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=1551, routed)        1.441    14.782    l3/clk_IBUF_BUFG
    SLICE_X49Y96         FDRE                                         r  l3/elong_counter_reg[4]/C
                         clock pessimism              0.187    14.969    
                         clock uncertainty           -0.035    14.933    
    SLICE_X49Y96         FDRE (Setup_fdre_C_R)       -0.429    14.504    l3/elong_counter_reg[4]
  -------------------------------------------------------------------
                         required time                         14.504    
                         arrival time                         -10.698    
  -------------------------------------------------------------------
                         slack                                  3.806    

Slack (MET) :             3.806ns  (required time - arrival time)
  Source:                 l3/elong_counter_reg[29]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            l3/elong_counter_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.438ns  (logic 1.200ns (22.068%)  route 4.238ns (77.932%))
  Logic Levels:           6  (LUT2=1 LUT4=1 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.292ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.782ns = ( 14.782 - 10.000 ) 
    Source Clock Delay      (SCD):    5.260ns
    Clock Pessimism Removal (CPR):    0.187ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=1551, routed)        1.739     5.260    l3/clk_IBUF_BUFG
    SLICE_X49Y102        FDRE                                         r  l3/elong_counter_reg[29]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y102        FDRE (Prop_fdre_C_Q)         0.456     5.716 r  l3/elong_counter_reg[29]/Q
                         net (fo=2, routed)           0.981     6.698    l3/elong_counter_reg[29]
    SLICE_X54Y102        LUT4 (Prop_lut4_I0_O)        0.124     6.822 r  l3/elong_counter[0]_i_12/O
                         net (fo=1, routed)           0.462     7.284    l3/elong_counter[0]_i_12_n_0
    SLICE_X53Y100        LUT5 (Prop_lut5_I4_O)        0.124     7.408 r  l3/elong_counter[0]_i_11/O
                         net (fo=1, routed)           0.594     8.002    l3/elong_counter[0]_i_11_n_0
    SLICE_X50Y98         LUT6 (Prop_lut6_I5_O)        0.124     8.126 r  l3/elong_counter[0]_i_8/O
                         net (fo=1, routed)           0.452     8.578    l3/elong_counter[0]_i_8_n_0
    SLICE_X50Y98         LUT6 (Prop_lut6_I0_O)        0.124     8.702 r  l3/elong_counter[0]_i_7/O
                         net (fo=2, routed)           0.547     9.249    l3/elong_counter[0]_i_7_n_0
    SLICE_X47Y98         LUT6 (Prop_lut6_I5_O)        0.124     9.373 r  l3/elong_counter[0]_i_4__0/O
                         net (fo=3, routed)           0.427     9.800    l3/elong_counter[0]_i_4__0_n_0
    SLICE_X47Y99         LUT2 (Prop_lut2_I0_O)        0.124     9.924 r  l3/elong_counter[0]_i_1__0/O
                         net (fo=32, routed)          0.774    10.698    l3/elong_counter
    SLICE_X49Y96         FDRE                                         r  l3/elong_counter_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=1551, routed)        1.441    14.782    l3/clk_IBUF_BUFG
    SLICE_X49Y96         FDRE                                         r  l3/elong_counter_reg[5]/C
                         clock pessimism              0.187    14.969    
                         clock uncertainty           -0.035    14.933    
    SLICE_X49Y96         FDRE (Setup_fdre_C_R)       -0.429    14.504    l3/elong_counter_reg[5]
  -------------------------------------------------------------------
                         required time                         14.504    
                         arrival time                         -10.698    
  -------------------------------------------------------------------
                         slack                                  3.806    

Slack (MET) :             3.806ns  (required time - arrival time)
  Source:                 l3/elong_counter_reg[29]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            l3/elong_counter_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.438ns  (logic 1.200ns (22.068%)  route 4.238ns (77.932%))
  Logic Levels:           6  (LUT2=1 LUT4=1 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.292ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.782ns = ( 14.782 - 10.000 ) 
    Source Clock Delay      (SCD):    5.260ns
    Clock Pessimism Removal (CPR):    0.187ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=1551, routed)        1.739     5.260    l3/clk_IBUF_BUFG
    SLICE_X49Y102        FDRE                                         r  l3/elong_counter_reg[29]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y102        FDRE (Prop_fdre_C_Q)         0.456     5.716 r  l3/elong_counter_reg[29]/Q
                         net (fo=2, routed)           0.981     6.698    l3/elong_counter_reg[29]
    SLICE_X54Y102        LUT4 (Prop_lut4_I0_O)        0.124     6.822 r  l3/elong_counter[0]_i_12/O
                         net (fo=1, routed)           0.462     7.284    l3/elong_counter[0]_i_12_n_0
    SLICE_X53Y100        LUT5 (Prop_lut5_I4_O)        0.124     7.408 r  l3/elong_counter[0]_i_11/O
                         net (fo=1, routed)           0.594     8.002    l3/elong_counter[0]_i_11_n_0
    SLICE_X50Y98         LUT6 (Prop_lut6_I5_O)        0.124     8.126 r  l3/elong_counter[0]_i_8/O
                         net (fo=1, routed)           0.452     8.578    l3/elong_counter[0]_i_8_n_0
    SLICE_X50Y98         LUT6 (Prop_lut6_I0_O)        0.124     8.702 r  l3/elong_counter[0]_i_7/O
                         net (fo=2, routed)           0.547     9.249    l3/elong_counter[0]_i_7_n_0
    SLICE_X47Y98         LUT6 (Prop_lut6_I5_O)        0.124     9.373 r  l3/elong_counter[0]_i_4__0/O
                         net (fo=3, routed)           0.427     9.800    l3/elong_counter[0]_i_4__0_n_0
    SLICE_X47Y99         LUT2 (Prop_lut2_I0_O)        0.124     9.924 r  l3/elong_counter[0]_i_1__0/O
                         net (fo=32, routed)          0.774    10.698    l3/elong_counter
    SLICE_X49Y96         FDRE                                         r  l3/elong_counter_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=1551, routed)        1.441    14.782    l3/clk_IBUF_BUFG
    SLICE_X49Y96         FDRE                                         r  l3/elong_counter_reg[6]/C
                         clock pessimism              0.187    14.969    
                         clock uncertainty           -0.035    14.933    
    SLICE_X49Y96         FDRE (Setup_fdre_C_R)       -0.429    14.504    l3/elong_counter_reg[6]
  -------------------------------------------------------------------
                         required time                         14.504    
                         arrival time                         -10.698    
  -------------------------------------------------------------------
                         slack                                  3.806    

Slack (MET) :             3.806ns  (required time - arrival time)
  Source:                 l3/elong_counter_reg[29]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            l3/elong_counter_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.438ns  (logic 1.200ns (22.068%)  route 4.238ns (77.932%))
  Logic Levels:           6  (LUT2=1 LUT4=1 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.292ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.782ns = ( 14.782 - 10.000 ) 
    Source Clock Delay      (SCD):    5.260ns
    Clock Pessimism Removal (CPR):    0.187ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=1551, routed)        1.739     5.260    l3/clk_IBUF_BUFG
    SLICE_X49Y102        FDRE                                         r  l3/elong_counter_reg[29]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y102        FDRE (Prop_fdre_C_Q)         0.456     5.716 r  l3/elong_counter_reg[29]/Q
                         net (fo=2, routed)           0.981     6.698    l3/elong_counter_reg[29]
    SLICE_X54Y102        LUT4 (Prop_lut4_I0_O)        0.124     6.822 r  l3/elong_counter[0]_i_12/O
                         net (fo=1, routed)           0.462     7.284    l3/elong_counter[0]_i_12_n_0
    SLICE_X53Y100        LUT5 (Prop_lut5_I4_O)        0.124     7.408 r  l3/elong_counter[0]_i_11/O
                         net (fo=1, routed)           0.594     8.002    l3/elong_counter[0]_i_11_n_0
    SLICE_X50Y98         LUT6 (Prop_lut6_I5_O)        0.124     8.126 r  l3/elong_counter[0]_i_8/O
                         net (fo=1, routed)           0.452     8.578    l3/elong_counter[0]_i_8_n_0
    SLICE_X50Y98         LUT6 (Prop_lut6_I0_O)        0.124     8.702 r  l3/elong_counter[0]_i_7/O
                         net (fo=2, routed)           0.547     9.249    l3/elong_counter[0]_i_7_n_0
    SLICE_X47Y98         LUT6 (Prop_lut6_I5_O)        0.124     9.373 r  l3/elong_counter[0]_i_4__0/O
                         net (fo=3, routed)           0.427     9.800    l3/elong_counter[0]_i_4__0_n_0
    SLICE_X47Y99         LUT2 (Prop_lut2_I0_O)        0.124     9.924 r  l3/elong_counter[0]_i_1__0/O
                         net (fo=32, routed)          0.774    10.698    l3/elong_counter
    SLICE_X49Y96         FDRE                                         r  l3/elong_counter_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=1551, routed)        1.441    14.782    l3/clk_IBUF_BUFG
    SLICE_X49Y96         FDRE                                         r  l3/elong_counter_reg[7]/C
                         clock pessimism              0.187    14.969    
                         clock uncertainty           -0.035    14.933    
    SLICE_X49Y96         FDRE (Setup_fdre_C_R)       -0.429    14.504    l3/elong_counter_reg[7]
  -------------------------------------------------------------------
                         required time                         14.504    
                         arrival time                         -10.698    
  -------------------------------------------------------------------
                         slack                                  3.806    

Slack (MET) :             3.808ns  (required time - arrival time)
  Source:                 sel_1/FSM_onehot_screen_sel_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            JC_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.072ns  (logic 1.076ns (17.722%)  route 4.996ns (82.278%))
  Logic Levels:           5  (LUT5=2 LUT6=3)
  Clock Path Skew:        -0.114ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.785ns = ( 14.785 - 10.000 ) 
    Source Clock Delay      (SCD):    5.087ns
    Clock Pessimism Removal (CPR):    0.188ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=1551, routed)        1.566     5.087    sel_1/clk_IBUF_BUFG
    SLICE_X41Y46         FDRE                                         r  sel_1/FSM_onehot_screen_sel_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y46         FDRE (Prop_fdre_C_Q)         0.456     5.543 f  sel_1/FSM_onehot_screen_sel_reg[4]/Q
                         net (fo=8, routed)           0.864     6.407    sel_1/out[1]
    SLICE_X40Y45         LUT5 (Prop_lut5_I0_O)        0.124     6.531 f  sel_1/reset_map_2_i_2/O
                         net (fo=14, routed)          1.580     8.111    sel_1/screen_sel[0]
    SLICE_X34Y39         LUT5 (Prop_lut5_I0_O)        0.124     8.235 r  sel_1/JC[6]_i_15/O
                         net (fo=6, routed)           0.609     8.844    menu/disp/FSM_onehot_screen_sel_reg[2]
    SLICE_X29Y38         LUT6 (Prop_lut6_I2_O)        0.124     8.968 r  menu/disp/JC[1]_i_6/O
                         net (fo=1, routed)           1.177    10.145    sel_1/spi_word_reg[39]_1
    SLICE_X41Y42         LUT6 (Prop_lut6_I0_O)        0.124    10.269 r  sel_1/JC[1]_i_4/O
                         net (fo=1, routed)           0.766    11.035    sel_1/JC[1]_i_4_n_0
    SLICE_X33Y42         LUT6 (Prop_lut6_I5_O)        0.124    11.159 r  sel_1/JC[1]_i_1/O
                         net (fo=1, routed)           0.000    11.159    sel_1_n_11
    SLICE_X33Y42         FDRE                                         r  JC_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=1551, routed)        1.444    14.785    clk_IBUF_BUFG
    SLICE_X33Y42         FDRE                                         r  JC_reg[1]/C
                         clock pessimism              0.188    14.973    
                         clock uncertainty           -0.035    14.938    
    SLICE_X33Y42         FDRE (Setup_fdre_C_D)        0.029    14.967    JC_reg[1]
  -------------------------------------------------------------------
                         required time                         14.967    
                         arrival time                         -11.159    
  -------------------------------------------------------------------
                         slack                                  3.808    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.035ns  (arrival time - required time)
  Source:                 grader_1_1/count_01_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            grader_1_1/m_data_01_reg_0_31_12_13/RAMA/WADR0
                            (rising edge-triggered cell RAMD32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.358ns  (logic 0.141ns (39.348%)  route 0.217ns (60.652%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.043ns
    Source Clock Delay      (SCD):    1.526ns
    Clock Pessimism Removal (CPR):    0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=1551, routed)        0.642     1.526    grader_1_1/clk_IBUF_BUFG
    SLICE_X53Y112        FDRE                                         r  grader_1_1/count_01_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y112        FDRE (Prop_fdre_C_Q)         0.141     1.667 r  grader_1_1/count_01_reg[0]/Q
                         net (fo=25, routed)          0.217     1.884    grader_1_1/m_data_01_reg_0_31_12_13/ADDRD0
    SLICE_X52Y112        RAMD32                                       r  grader_1_1/m_data_01_reg_0_31_12_13/RAMA/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=1551, routed)        0.915     2.043    grader_1_1/m_data_01_reg_0_31_12_13/WCLK
    SLICE_X52Y112        RAMD32                                       r  grader_1_1/m_data_01_reg_0_31_12_13/RAMA/CLK
                         clock pessimism             -0.504     1.539    
    SLICE_X52Y112        RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     1.849    grader_1_1/m_data_01_reg_0_31_12_13/RAMA
  -------------------------------------------------------------------
                         required time                         -1.849    
                         arrival time                           1.884    
  -------------------------------------------------------------------
                         slack                                  0.035    

Slack (MET) :             0.035ns  (arrival time - required time)
  Source:                 grader_1_1/count_01_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            grader_1_1/m_data_01_reg_0_31_12_13/RAMA_D1/WADR0
                            (rising edge-triggered cell RAMD32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.358ns  (logic 0.141ns (39.348%)  route 0.217ns (60.652%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.043ns
    Source Clock Delay      (SCD):    1.526ns
    Clock Pessimism Removal (CPR):    0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=1551, routed)        0.642     1.526    grader_1_1/clk_IBUF_BUFG
    SLICE_X53Y112        FDRE                                         r  grader_1_1/count_01_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y112        FDRE (Prop_fdre_C_Q)         0.141     1.667 r  grader_1_1/count_01_reg[0]/Q
                         net (fo=25, routed)          0.217     1.884    grader_1_1/m_data_01_reg_0_31_12_13/ADDRD0
    SLICE_X52Y112        RAMD32                                       r  grader_1_1/m_data_01_reg_0_31_12_13/RAMA_D1/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=1551, routed)        0.915     2.043    grader_1_1/m_data_01_reg_0_31_12_13/WCLK
    SLICE_X52Y112        RAMD32                                       r  grader_1_1/m_data_01_reg_0_31_12_13/RAMA_D1/CLK
                         clock pessimism             -0.504     1.539    
    SLICE_X52Y112        RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     1.849    grader_1_1/m_data_01_reg_0_31_12_13/RAMA_D1
  -------------------------------------------------------------------
                         required time                         -1.849    
                         arrival time                           1.884    
  -------------------------------------------------------------------
                         slack                                  0.035    

Slack (MET) :             0.035ns  (arrival time - required time)
  Source:                 grader_1_1/count_01_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            grader_1_1/m_data_01_reg_0_31_12_13/RAMB/WADR0
                            (rising edge-triggered cell RAMD32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.358ns  (logic 0.141ns (39.348%)  route 0.217ns (60.652%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.043ns
    Source Clock Delay      (SCD):    1.526ns
    Clock Pessimism Removal (CPR):    0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=1551, routed)        0.642     1.526    grader_1_1/clk_IBUF_BUFG
    SLICE_X53Y112        FDRE                                         r  grader_1_1/count_01_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y112        FDRE (Prop_fdre_C_Q)         0.141     1.667 r  grader_1_1/count_01_reg[0]/Q
                         net (fo=25, routed)          0.217     1.884    grader_1_1/m_data_01_reg_0_31_12_13/ADDRD0
    SLICE_X52Y112        RAMD32                                       r  grader_1_1/m_data_01_reg_0_31_12_13/RAMB/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=1551, routed)        0.915     2.043    grader_1_1/m_data_01_reg_0_31_12_13/WCLK
    SLICE_X52Y112        RAMD32                                       r  grader_1_1/m_data_01_reg_0_31_12_13/RAMB/CLK
                         clock pessimism             -0.504     1.539    
    SLICE_X52Y112        RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     1.849    grader_1_1/m_data_01_reg_0_31_12_13/RAMB
  -------------------------------------------------------------------
                         required time                         -1.849    
                         arrival time                           1.884    
  -------------------------------------------------------------------
                         slack                                  0.035    

Slack (MET) :             0.035ns  (arrival time - required time)
  Source:                 grader_1_1/count_01_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            grader_1_1/m_data_01_reg_0_31_12_13/RAMB_D1/WADR0
                            (rising edge-triggered cell RAMD32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.358ns  (logic 0.141ns (39.348%)  route 0.217ns (60.652%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.043ns
    Source Clock Delay      (SCD):    1.526ns
    Clock Pessimism Removal (CPR):    0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=1551, routed)        0.642     1.526    grader_1_1/clk_IBUF_BUFG
    SLICE_X53Y112        FDRE                                         r  grader_1_1/count_01_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y112        FDRE (Prop_fdre_C_Q)         0.141     1.667 r  grader_1_1/count_01_reg[0]/Q
                         net (fo=25, routed)          0.217     1.884    grader_1_1/m_data_01_reg_0_31_12_13/ADDRD0
    SLICE_X52Y112        RAMD32                                       r  grader_1_1/m_data_01_reg_0_31_12_13/RAMB_D1/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=1551, routed)        0.915     2.043    grader_1_1/m_data_01_reg_0_31_12_13/WCLK
    SLICE_X52Y112        RAMD32                                       r  grader_1_1/m_data_01_reg_0_31_12_13/RAMB_D1/CLK
                         clock pessimism             -0.504     1.539    
    SLICE_X52Y112        RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     1.849    grader_1_1/m_data_01_reg_0_31_12_13/RAMB_D1
  -------------------------------------------------------------------
                         required time                         -1.849    
                         arrival time                           1.884    
  -------------------------------------------------------------------
                         slack                                  0.035    

Slack (MET) :             0.035ns  (arrival time - required time)
  Source:                 grader_1_1/count_01_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            grader_1_1/m_data_01_reg_0_31_12_13/RAMC/WADR0
                            (rising edge-triggered cell RAMD32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.358ns  (logic 0.141ns (39.348%)  route 0.217ns (60.652%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.043ns
    Source Clock Delay      (SCD):    1.526ns
    Clock Pessimism Removal (CPR):    0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=1551, routed)        0.642     1.526    grader_1_1/clk_IBUF_BUFG
    SLICE_X53Y112        FDRE                                         r  grader_1_1/count_01_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y112        FDRE (Prop_fdre_C_Q)         0.141     1.667 r  grader_1_1/count_01_reg[0]/Q
                         net (fo=25, routed)          0.217     1.884    grader_1_1/m_data_01_reg_0_31_12_13/ADDRD0
    SLICE_X52Y112        RAMD32                                       r  grader_1_1/m_data_01_reg_0_31_12_13/RAMC/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=1551, routed)        0.915     2.043    grader_1_1/m_data_01_reg_0_31_12_13/WCLK
    SLICE_X52Y112        RAMD32                                       r  grader_1_1/m_data_01_reg_0_31_12_13/RAMC/CLK
                         clock pessimism             -0.504     1.539    
    SLICE_X52Y112        RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     1.849    grader_1_1/m_data_01_reg_0_31_12_13/RAMC
  -------------------------------------------------------------------
                         required time                         -1.849    
                         arrival time                           1.884    
  -------------------------------------------------------------------
                         slack                                  0.035    

Slack (MET) :             0.035ns  (arrival time - required time)
  Source:                 grader_1_1/count_01_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            grader_1_1/m_data_01_reg_0_31_12_13/RAMC_D1/WADR0
                            (rising edge-triggered cell RAMD32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.358ns  (logic 0.141ns (39.348%)  route 0.217ns (60.652%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.043ns
    Source Clock Delay      (SCD):    1.526ns
    Clock Pessimism Removal (CPR):    0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=1551, routed)        0.642     1.526    grader_1_1/clk_IBUF_BUFG
    SLICE_X53Y112        FDRE                                         r  grader_1_1/count_01_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y112        FDRE (Prop_fdre_C_Q)         0.141     1.667 r  grader_1_1/count_01_reg[0]/Q
                         net (fo=25, routed)          0.217     1.884    grader_1_1/m_data_01_reg_0_31_12_13/ADDRD0
    SLICE_X52Y112        RAMD32                                       r  grader_1_1/m_data_01_reg_0_31_12_13/RAMC_D1/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=1551, routed)        0.915     2.043    grader_1_1/m_data_01_reg_0_31_12_13/WCLK
    SLICE_X52Y112        RAMD32                                       r  grader_1_1/m_data_01_reg_0_31_12_13/RAMC_D1/CLK
                         clock pessimism             -0.504     1.539    
    SLICE_X52Y112        RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     1.849    grader_1_1/m_data_01_reg_0_31_12_13/RAMC_D1
  -------------------------------------------------------------------
                         required time                         -1.849    
                         arrival time                           1.884    
  -------------------------------------------------------------------
                         slack                                  0.035    

Slack (MET) :             0.035ns  (arrival time - required time)
  Source:                 grader_1_1/count_01_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            grader_1_1/m_data_01_reg_0_31_12_13/RAMD/ADR0
                            (rising edge-triggered cell RAMS32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.358ns  (logic 0.141ns (39.348%)  route 0.217ns (60.652%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.043ns
    Source Clock Delay      (SCD):    1.526ns
    Clock Pessimism Removal (CPR):    0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=1551, routed)        0.642     1.526    grader_1_1/clk_IBUF_BUFG
    SLICE_X53Y112        FDRE                                         r  grader_1_1/count_01_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y112        FDRE (Prop_fdre_C_Q)         0.141     1.667 r  grader_1_1/count_01_reg[0]/Q
                         net (fo=25, routed)          0.217     1.884    grader_1_1/m_data_01_reg_0_31_12_13/ADDRD0
    SLICE_X52Y112        RAMS32                                       r  grader_1_1/m_data_01_reg_0_31_12_13/RAMD/ADR0
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=1551, routed)        0.915     2.043    grader_1_1/m_data_01_reg_0_31_12_13/WCLK
    SLICE_X52Y112        RAMS32                                       r  grader_1_1/m_data_01_reg_0_31_12_13/RAMD/CLK
                         clock pessimism             -0.504     1.539    
    SLICE_X52Y112        RAMS32 (Hold_rams32_CLK_ADR0)
                                                      0.310     1.849    grader_1_1/m_data_01_reg_0_31_12_13/RAMD
  -------------------------------------------------------------------
                         required time                         -1.849    
                         arrival time                           1.884    
  -------------------------------------------------------------------
                         slack                                  0.035    

Slack (MET) :             0.035ns  (arrival time - required time)
  Source:                 grader_1_1/count_01_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            grader_1_1/m_data_01_reg_0_31_12_13/RAMD_D1/ADR0
                            (rising edge-triggered cell RAMS32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.358ns  (logic 0.141ns (39.348%)  route 0.217ns (60.652%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.043ns
    Source Clock Delay      (SCD):    1.526ns
    Clock Pessimism Removal (CPR):    0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=1551, routed)        0.642     1.526    grader_1_1/clk_IBUF_BUFG
    SLICE_X53Y112        FDRE                                         r  grader_1_1/count_01_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y112        FDRE (Prop_fdre_C_Q)         0.141     1.667 r  grader_1_1/count_01_reg[0]/Q
                         net (fo=25, routed)          0.217     1.884    grader_1_1/m_data_01_reg_0_31_12_13/ADDRD0
    SLICE_X52Y112        RAMS32                                       r  grader_1_1/m_data_01_reg_0_31_12_13/RAMD_D1/ADR0
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=1551, routed)        0.915     2.043    grader_1_1/m_data_01_reg_0_31_12_13/WCLK
    SLICE_X52Y112        RAMS32                                       r  grader_1_1/m_data_01_reg_0_31_12_13/RAMD_D1/CLK
                         clock pessimism             -0.504     1.539    
    SLICE_X52Y112        RAMS32 (Hold_rams32_CLK_ADR0)
                                                      0.310     1.849    grader_1_1/m_data_01_reg_0_31_12_13/RAMD_D1
  -------------------------------------------------------------------
                         required time                         -1.849    
                         arrival time                           1.884    
  -------------------------------------------------------------------
                         slack                                  0.035    

Slack (MET) :             0.035ns  (arrival time - required time)
  Source:                 grader_1_1/count_10_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            grader_1_1/m_data_10_reg_0_31_12_13/RAMA/WADR0
                            (rising edge-triggered cell RAMD32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.358ns  (logic 0.141ns (39.341%)  route 0.217ns (60.659%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.046ns
    Source Clock Delay      (SCD):    1.529ns
    Clock Pessimism Removal (CPR):    0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=1551, routed)        0.645     1.529    grader_1_1/clk_IBUF_BUFG
    SLICE_X55Y108        FDRE                                         r  grader_1_1/count_10_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y108        FDRE (Prop_fdre_C_Q)         0.141     1.670 r  grader_1_1/count_10_reg[0]/Q
                         net (fo=25, routed)          0.217     1.887    grader_1_1/m_data_10_reg_0_31_12_13/ADDRD0
    SLICE_X54Y108        RAMD32                                       r  grader_1_1/m_data_10_reg_0_31_12_13/RAMA/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=1551, routed)        0.918     2.046    grader_1_1/m_data_10_reg_0_31_12_13/WCLK
    SLICE_X54Y108        RAMD32                                       r  grader_1_1/m_data_10_reg_0_31_12_13/RAMA/CLK
                         clock pessimism             -0.504     1.542    
    SLICE_X54Y108        RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     1.852    grader_1_1/m_data_10_reg_0_31_12_13/RAMA
  -------------------------------------------------------------------
                         required time                         -1.852    
                         arrival time                           1.887    
  -------------------------------------------------------------------
                         slack                                  0.035    

Slack (MET) :             0.035ns  (arrival time - required time)
  Source:                 grader_1_1/count_10_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            grader_1_1/m_data_10_reg_0_31_12_13/RAMA_D1/WADR0
                            (rising edge-triggered cell RAMD32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.358ns  (logic 0.141ns (39.341%)  route 0.217ns (60.659%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.046ns
    Source Clock Delay      (SCD):    1.529ns
    Clock Pessimism Removal (CPR):    0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=1551, routed)        0.645     1.529    grader_1_1/clk_IBUF_BUFG
    SLICE_X55Y108        FDRE                                         r  grader_1_1/count_10_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y108        FDRE (Prop_fdre_C_Q)         0.141     1.670 r  grader_1_1/count_10_reg[0]/Q
                         net (fo=25, routed)          0.217     1.887    grader_1_1/m_data_10_reg_0_31_12_13/ADDRD0
    SLICE_X54Y108        RAMD32                                       r  grader_1_1/m_data_10_reg_0_31_12_13/RAMA_D1/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=1551, routed)        0.918     2.046    grader_1_1/m_data_10_reg_0_31_12_13/WCLK
    SLICE_X54Y108        RAMD32                                       r  grader_1_1/m_data_10_reg_0_31_12_13/RAMA_D1/CLK
                         clock pessimism             -0.504     1.542    
    SLICE_X54Y108        RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     1.852    grader_1_1/m_data_10_reg_0_31_12_13/RAMA_D1
  -------------------------------------------------------------------
                         required time                         -1.852    
                         arrival time                           1.887    
  -------------------------------------------------------------------
                         slack                                  0.035    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin     Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I      n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C      n/a            1.000         10.000      9.000      SLICE_X62Y71   JA0_reg/C
Min Period        n/a     FDRE/C      n/a            1.000         10.000      9.000      SLICE_X64Y98   JA2_reg/C
Min Period        n/a     FDRE/C      n/a            1.000         10.000      9.000      SLICE_X34Y40   JC_reg[0]/C
Min Period        n/a     FDRE/C      n/a            1.000         10.000      9.000      SLICE_X33Y42   JC_reg[1]/C
Min Period        n/a     FDRE/C      n/a            1.000         10.000      9.000      SLICE_X34Y41   JC_reg[3]/C
Min Period        n/a     FDRE/C      n/a            1.000         10.000      9.000      SLICE_X15Y42   JC_reg[4]/C
Min Period        n/a     FDRE/C      n/a            1.000         10.000      9.000      SLICE_X15Y42   JC_reg[5]/C
Min Period        n/a     FDRE/C      n/a            1.000         10.000      9.000      SLICE_X15Y42   JC_reg[6]/C
Min Period        n/a     FDRE/C      n/a            1.000         10.000      9.000      SLICE_X50Y43   all_keys/CLK50MHZ_reg/C
Low Pulse Width   Slow    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X30Y111  grader_2_1/m_data_00_reg_0_31_6_11/RAMA/CLK
Low Pulse Width   Slow    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X30Y111  grader_2_1/m_data_00_reg_0_31_6_11/RAMA_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X30Y111  grader_2_1/m_data_00_reg_0_31_6_11/RAMB/CLK
Low Pulse Width   Slow    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X30Y111  grader_2_1/m_data_00_reg_0_31_6_11/RAMB_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X30Y111  grader_2_1/m_data_00_reg_0_31_6_11/RAMC/CLK
Low Pulse Width   Slow    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X30Y111  grader_2_1/m_data_00_reg_0_31_6_11/RAMC_D1/CLK
Low Pulse Width   Slow    RAMS32/CLK  n/a            1.250         5.000       3.750      SLICE_X30Y111  grader_2_1/m_data_00_reg_0_31_6_11/RAMD/CLK
Low Pulse Width   Slow    RAMS32/CLK  n/a            1.250         5.000       3.750      SLICE_X30Y111  grader_2_1/m_data_00_reg_0_31_6_11/RAMD_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X34Y115  grader_2_1/m_data_11_reg_0_31_12_13/RAMA/CLK
Low Pulse Width   Slow    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X34Y115  grader_2_1/m_data_11_reg_0_31_12_13/RAMA_D1/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X34Y113  grader_2_1/m_data_10_reg_0_31_12_13/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X34Y113  grader_2_1/m_data_10_reg_0_31_12_13/RAMA_D1/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X34Y113  grader_2_1/m_data_10_reg_0_31_12_13/RAMB/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X34Y113  grader_2_1/m_data_10_reg_0_31_12_13/RAMB_D1/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X34Y113  grader_2_1/m_data_10_reg_0_31_12_13/RAMC/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X34Y113  grader_2_1/m_data_10_reg_0_31_12_13/RAMC_D1/CLK
High Pulse Width  Slow    RAMS32/CLK  n/a            1.250         5.000       3.750      SLICE_X34Y113  grader_2_1/m_data_10_reg_0_31_12_13/RAMD/CLK
High Pulse Width  Slow    RAMS32/CLK  n/a            1.250         5.000       3.750      SLICE_X34Y113  grader_2_1/m_data_10_reg_0_31_12_13/RAMD_D1/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X34Y114  grader_2_1/m_data_11_reg_0_31_0_5/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X34Y114  grader_2_1/m_data_11_reg_0_31_0_5/RAMA_D1/CLK



