#
# File created on Sat Sep 15 01:56:20 CDT 2018
#

Startpoint,Endpoint,DelayType,Slack,#Levels,#LUTs
accelerator/vecgen/padded_pop_reg/C,accelerator/vecgen/out_data_reg[1828]/D,max,0.125,1,1
accelerator/vecgen/padded_pop_reg/C,accelerator/vecgen/out_data_reg[1844]/D,max,0.137,1,1
accelerator/vecgen/padded_pop_reg/C,accelerator/vecgen/out_data_reg[1827]/D,max,0.142,1,1
accelerator/vecgen/padded_pop_reg/C,accelerator/vecgen/out_data_reg[1843]/D,max,0.151,1,1
accelerator/vecgen/padded_pop_reg/C,accelerator/vecgen/out_data_reg[1888]/D,max,0.193,1,1
accelerator/vecgen/padded_pop_reg/C,accelerator/vecgen/out_data_reg[1696]/D,max,0.198,1,1
accelerator/vecgen/padded_pop_reg/C,accelerator/vecgen/out_data_reg[1695]/D,max,0.201,1,1
accelerator/PU_GEN[0].u_PU/wb_bias_data_reg[8]/C,accelerator/PU_GEN[0].u_PU/PE_GENBLK[30].u_PE/MACC_pe/op_add_d_reg[8]/D,max,0.203,1,1
accelerator/vecgen/padded_pop_reg/C,accelerator/vecgen/out_data_reg[1887]/D,max,0.212,1,1
accelerator/vecgen/padded_pop_reg/C,accelerator/vecgen/out_data_reg[1860]/D,max,0.239,1,1
accelerator/PU_GEN[0].u_PU/wb_bias_data_reg[8]/C,accelerator/PU_GEN[0].u_PU/PE_GENBLK[21].u_PE/MACC_pe/op_add_d_reg[8]/D,max,0.243,1,1
accelerator/vecgen/padded_pop_reg/C,accelerator/vecgen/out_data_reg[1968]/D,max,0.248,1,1
accelerator/vecgen/padded_pop_reg/C,accelerator/vecgen/out_data_reg[1707]/D,max,0.253,1,1
accelerator/vecgen/padded_pop_reg/C,accelerator/vecgen/out_data_reg[1708]/D,max,0.254,1,1
accelerator/PU_GEN[0].u_PU/wb_bias_data_reg[8]/C,accelerator/PU_GEN[0].u_PU/PE_GENBLK[16].u_PE/MACC_pe/op_add_d_reg[8]/D,max,0.254,1,1
accelerator/vecgen/padded_pop_reg/C,accelerator/vecgen/out_data_reg[1859]/D,max,0.258,1,1
accelerator/vecgen/padded_pop_reg/C,accelerator/vecgen/out_data_reg[1791]/D,max,0.262,1,1
accelerator/vecgen/padded_pop_reg/C,accelerator/vecgen/out_data_reg[1792]/D,max,0.263,1,1
accelerator/vecgen/padded_pop_reg/C,accelerator/vecgen/out_data_reg[1967]/D,max,0.267,1,1
accelerator/vecgen/padded_pop_reg/C,accelerator/vecgen/out_data_reg[1824]/D,max,0.275,1,1
accelerator/vecgen/padded_pop_reg/C,accelerator/vecgen/out_data_reg[1823]/D,max,0.280,1,1
accelerator/vecgen/padded_pop_reg/C,accelerator/vecgen/out_data_reg[1771]/D,max,0.313,1,1
accelerator/vecgen/padded_pop_reg/C,accelerator/vecgen/out_data_reg[1772]/D,max,0.313,1,1
accelerator/vecgen/padded_pop_reg/C,accelerator/vecgen/out_data_reg[1787]/D,max,0.316,1,1
accelerator/vecgen/padded_pop_reg/C,accelerator/vecgen/out_data_reg[1788]/D,max,0.317,1,1
accelerator/vecgen/padded_pop_reg/C,accelerator/vecgen/out_data_reg[1835]/D,max,0.322,1,1
accelerator/vecgen/padded_pop_reg/C,accelerator/vecgen/out_data_reg[1820]/D,max,0.322,1,1
accelerator/vecgen/padded_pop_reg/C,accelerator/vecgen/out_data_reg[1836]/D,max,0.323,1,1
accelerator/vecgen/padded_pop_reg/C,accelerator/vecgen/out_data_reg[1819]/D,max,0.325,1,1
accelerator/PU_GEN[0].u_PU/PE_GENBLK[35].u_PE/pe_buffer/wr_addr_reg[5]/C,accelerator/PU_GEN[0].u_PU/PE_GENBLK[5].u_PE/pe_buffer/mem_reg_bram_0/ADDRARDADDR[9],max,0.327,0,0
accelerator/PU_GEN[0].u_PU/wb_bias_data_reg[11]/C,accelerator/PU_GEN[0].u_PU/PE_GENBLK[25].u_PE/MACC_pe/op_add_d_reg[11]/D,max,0.333,1,1
accelerator/PU_GEN[0].u_PU/PE_GENBLK[35].u_PE/pe_buffer/wr_addr_reg[5]/C,accelerator/PU_GEN[0].u_PU/PE_GENBLK[1].u_PE/pe_buffer/mem_reg_bram_0/ADDRARDADDR[9],max,0.337,0,0
accelerator/PU_GEN[0].u_PU/wb_bias_data_reg[11]/C,accelerator/PU_GEN[0].u_PU/PE_GENBLK[31].u_PE/MACC_pe/op_add_d_reg[11]/D,max,0.339,1,1
accelerator/vecgen/padded_pop_reg/C,accelerator/vecgen/out_data_reg[1756]/D,max,0.348,1,1
accelerator/PU_GEN[0].u_PU/wb_bias_data_reg[8]/C,accelerator/PU_GEN[0].u_PU/PE_GENBLK[20].u_PE/MACC_pe/op_add_d_reg[8]/D,max,0.348,1,1
accelerator/PU_GEN[0].u_PU/wb_bias_data_reg[11]/C,accelerator/PU_GEN[0].u_PU/PE_GENBLK[29].u_PE/MACC_pe/op_add_d_reg[11]/D,max,0.355,1,1
accelerator/PU_GEN[0].u_PU/PE_GENBLK[35].u_PE/MACC_pe/op_code_dd_reg[2]_rep__3/C,accelerator/PU_GEN[0].u_PU/PE_GENBLK[46].u_PE/MACC_pe/out_reg_reg/DSP_OUTPUT_INST/ALU_OUT[18],max,0.359,3,1
accelerator/PU_GEN[0].u_PU/PE_GENBLK[35].u_PE/MACC_pe/op_code_dd_reg[2]_rep__3/C,accelerator/PU_GEN[0].u_PU/PE_GENBLK[46].u_PE/MACC_pe/out_reg_reg/DSP_OUTPUT_INST/ALU_OUT[19],max,0.359,3,1
accelerator/PU_GEN[0].u_PU/PE_GENBLK[35].u_PE/MACC_pe/op_code_dd_reg[2]_rep__3/C,accelerator/PU_GEN[0].u_PU/PE_GENBLK[46].u_PE/MACC_pe/out_reg_reg/DSP_OUTPUT_INST/ALU_OUT[20],max,0.359,3,1
accelerator/PU_GEN[0].u_PU/PE_GENBLK[35].u_PE/MACC_pe/op_code_dd_reg[2]_rep__3/C,accelerator/PU_GEN[0].u_PU/PE_GENBLK[46].u_PE/MACC_pe/out_reg_reg/DSP_OUTPUT_INST/ALU_OUT[21],max,0.359,3,1
accelerator/PU_GEN[0].u_PU/PE_GENBLK[35].u_PE/MACC_pe/op_code_dd_reg[2]_rep__3/C,accelerator/PU_GEN[0].u_PU/PE_GENBLK[46].u_PE/MACC_pe/out_reg_reg/DSP_OUTPUT_INST/ALU_OUT[22],max,0.359,3,1
accelerator/PU_GEN[0].u_PU/PE_GENBLK[35].u_PE/MACC_pe/op_code_dd_reg[2]_rep__3/C,accelerator/PU_GEN[0].u_PU/PE_GENBLK[46].u_PE/MACC_pe/out_reg_reg/DSP_OUTPUT_INST/ALU_OUT[23],max,0.359,3,1
accelerator/PU_GEN[0].u_PU/PE_GENBLK[35].u_PE/MACC_pe/op_code_dd_reg[2]_rep__3/C,accelerator/PU_GEN[0].u_PU/PE_GENBLK[46].u_PE/MACC_pe/out_reg_reg/DSP_OUTPUT_INST/ALU_OUT[24],max,0.359,3,1
accelerator/PU_GEN[0].u_PU/PE_GENBLK[35].u_PE/MACC_pe/op_code_dd_reg[2]_rep__3/C,accelerator/PU_GEN[0].u_PU/PE_GENBLK[46].u_PE/MACC_pe/out_reg_reg/DSP_OUTPUT_INST/ALU_OUT[25],max,0.359,3,1
accelerator/PU_GEN[0].u_PU/PE_GENBLK[35].u_PE/MACC_pe/op_code_dd_reg[2]_rep__3/C,accelerator/PU_GEN[0].u_PU/PE_GENBLK[46].u_PE/MACC_pe/out_reg_reg/DSP_OUTPUT_INST/ALU_OUT[26],max,0.359,3,1
accelerator/PU_GEN[0].u_PU/PE_GENBLK[35].u_PE/MACC_pe/op_code_dd_reg[2]_rep__3/C,accelerator/PU_GEN[0].u_PU/PE_GENBLK[46].u_PE/MACC_pe/out_reg_reg/DSP_OUTPUT_INST/ALU_OUT[27],max,0.359,3,1
accelerator/PU_GEN[0].u_PU/PE_GENBLK[35].u_PE/MACC_pe/op_code_dd_reg[2]_rep__3/C,accelerator/PU_GEN[0].u_PU/PE_GENBLK[46].u_PE/MACC_pe/out_reg_reg/DSP_OUTPUT_INST/ALU_OUT[28],max,0.359,3,1
accelerator/PU_GEN[0].u_PU/PE_GENBLK[35].u_PE/MACC_pe/op_code_dd_reg[2]_rep__3/C,accelerator/PU_GEN[0].u_PU/PE_GENBLK[46].u_PE/MACC_pe/out_reg_reg/DSP_OUTPUT_INST/ALU_OUT[29],max,0.359,3,1
accelerator/PU_GEN[0].u_PU/PE_GENBLK[35].u_PE/MACC_pe/op_code_dd_reg[2]_rep__3/C,accelerator/PU_GEN[0].u_PU/PE_GENBLK[46].u_PE/MACC_pe/out_reg_reg/DSP_OUTPUT_INST/ALU_OUT[30],max,0.359,3,1
accelerator/PU_GEN[0].u_PU/PE_GENBLK[35].u_PE/MACC_pe/op_code_dd_reg[2]_rep__3/C,accelerator/PU_GEN[0].u_PU/PE_GENBLK[46].u_PE/MACC_pe/out_reg_reg/DSP_OUTPUT_INST/ALU_OUT[31],max,0.359,3,1
accelerator/u_controller/THREAD_LOGIC[12].tid_reg[12][15]/C,accelerator/u_controller/THREAD_LOGIC[12].mask_reg[12]/D,min,0.012,2,1
accelerator/vecgen/padded_data_nextrow_reg[18194]/C,accelerator/vecgen/padded_data_reg[18194]/D,min,0.013,1,1
accelerator/vecgen/out_data_reg[1897]/C,accelerator/vecgen/out_data_reg[1881]/D,min,0.014,1,1
accelerator/PU_GEN[0].u_PU/PE_GENBLK[18].u_PE/pe_buffer/wr_data_reg[13]/C,accelerator/PU_GEN[0].u_PU/PE_GENBLK[18].u_PE/pe_buffer/mem_reg_bram_0/DINADIN[13],min,0.016,0,0
accelerator/PU_GEN[0].u_PU/PE_GENBLK[57].u_PE/pe_buffer/wr_data_reg[11]/C,accelerator/PU_GEN[0].u_PU/PE_GENBLK[57].u_PE/pe_buffer/mem_reg_bram_0/DINADIN[11],min,0.017,0,0
accelerator/vecgen/STRIDE_DATA_GEN[17].stride_data_reg[18054]/C,accelerator/vecgen/stride_data_d_reg[18054]/D,min,0.017,0,0
accelerator/PU_GEN[0].u_PU/PE_GENBLK[6].u_PE/pe_buffer/wr_data_reg[1]/C,accelerator/PU_GEN[0].u_PU/PE_GENBLK[6].u_PE/pe_buffer/mem_reg_bram_0/DINADIN[1],min,0.017,0,0
accelerator/mem_ctrl_top/OUTPUT_BUFFER_GEN[0].d_unpacker/data_reg[730]/C,accelerator/mem_ctrl_top/OUTPUT_BUFFER_GEN[0].d_unpacker/data_reg[666]/D,min,0.018,1,1
accelerator/mem_ctrl_top/packer/data_reg[780]/C,accelerator/mem_ctrl_top/packer/data_reg[716]/D,min,0.018,0,0
accelerator/PU_GEN[0].u_PU/PE_GENBLK[47].u_PE/pe_buffer/wr_data_reg[5]/C,accelerator/PU_GEN[0].u_PU/PE_GENBLK[47].u_PE/pe_buffer/mem_reg_bram_0/DINADIN[5],min,0.018,0,0
accelerator/PU_GEN[0].u_PU/packer/data_reg[665]/C,accelerator/PU_GEN[0].u_PU/PE_GENBLK[41].u_PE/pe_buffer/wr_data_reg[9]/D,min,0.019,1,1
accelerator/PU_GEN[0].u_PU/PE_GENBLK[57].u_PE/pe_buffer/wr_data_reg[12]/C,accelerator/PU_GEN[0].u_PU/PE_GENBLK[57].u_PE/pe_buffer/mem_reg_bram_0/DINADIN[12],min,0.019,0,0
accelerator/vecgen/out_data_reg[1155]/C,accelerator/vecgen/out_data_reg[1139]/D,min,0.019,1,1
accelerator/PU_GEN[0].u_PU/PE_GENBLK[17].u_PE/pe_buffer/wr_data_reg[4]/C,accelerator/PU_GEN[0].u_PU/PE_GENBLK[17].u_PE/pe_buffer/mem_reg_bram_0/DINADIN[4],min,0.019,0,0
accelerator/mem_ctrl_top/packer/data_reg[510]/C,accelerator/mem_ctrl_top/packer/data_reg[446]/D,min,0.019,0,0
accelerator/PU_GEN[0].u_PU/PE_GENBLK[20].u_PE/ReLU/activation_data_reg[11]/C,accelerator/PU_GEN[0].u_PU/pool_DUT/pool_fifo/mem_reg_4/DINBDIN[11],min,0.019,0,0
accelerator/PU_GEN[0].u_PU/packer/data_reg[359]/C,accelerator/PU_GEN[0].u_PU/packer/data_reg[295]/D,min,0.019,0,0
accelerator/mem_ctrl_top/packer/data_reg[914]/C,accelerator/mem_ctrl_top/stream_fifo/mem_reg_12/DINBDIN[18],min,0.019,0,0
accelerator/mem_ctrl_top/packer/data_reg[742]/C,accelerator/mem_ctrl_top/stream_fifo/mem_reg_10/DINADIN[22],min,0.020,0,0
accelerator/mem_ctrl_top/packer/data_reg[599]/C,accelerator/mem_ctrl_top/stream_fifo/mem_reg_8/DINADIN[23],min,0.020,0,0
accelerator/mem_ctrl_top/packer/data_reg[720]/C,accelerator/mem_ctrl_top/stream_fifo/mem_reg_10/DINADIN[0],min,0.020,0,0
accelerator/vecgen/padded_data_reg[17853]/C,accelerator/vecgen/out_data_reg[445]/D,min,0.020,1,1
accelerator/mem_ctrl_top/packer/data_reg[244]/C,accelerator/mem_ctrl_top/stream_fifo/mem_reg_3/DINADIN[28],min,0.021,0,0
accelerator/mem_ctrl_top/packer/data_reg[801]/C,accelerator/mem_ctrl_top/stream_fifo/mem_reg_11/DINADIN[9],min,0.021,0,0
accelerator/PU_GEN[0].u_PU/PE_GENBLK[19].u_PE/fifo_out_delay/REGISTER_STAGES[2].din_delay_reg[34]/C,accelerator/PU_GEN[0].u_PU/PE_GENBLK[19].u_PE/pe_buffer/wr_data_reg[2]/D,min,0.021,1,1
accelerator/PU_GEN[0].u_PU/PE_GENBLK[35].u_PE/pe_buffer/wr_data_reg[1]/C,accelerator/PU_GEN[0].u_PU/PE_GENBLK[35].u_PE/pe_buffer/mem_reg_bram_0/DINADIN[1],min,0.021,0,0
accelerator/u_controller/THREAD_LOGIC[14].tid_reg[14][6]/C,accelerator/u_controller/THREAD_LOGIC[14].tid_reg[14][13]/D,min,0.021,3,1
accelerator/vecgen/write_data_reg[536]/C,accelerator/PU_GEN[0].u_PU/pu_vg_data_delay/din_delay_reg[536]/D,min,0.021,0,0
accelerator/mem_ctrl_top/OUTPUT_BUFFER_GEN[0].d_unpacker/data_reg[448]/C,accelerator/mem_ctrl_top/OUTPUT_BUFFER_GEN[0].d_unpacker/data_reg[384]/D,min,0.021,1,1
accelerator/PU_GEN[0].u_PU/PE_GENBLK[0].u_PE/pe_buffer/wr_data_reg[4]/C,accelerator/PU_GEN[0].u_PU/PE_GENBLK[0].u_PE/pe_buffer/mem_reg_bram_0/DINADIN[4],min,0.021,0,0
accelerator/mem_ctrl_top/packer/data_reg[794]/C,accelerator/mem_ctrl_top/stream_fifo/mem_reg_11/DINADIN[2],min,0.021,0,0
accelerator/vecgen/padded_data_nextrow_reg[18706]/C,accelerator/vecgen/padded_data_reg[18706]/D,min,0.022,1,1
accelerator/mem_ctrl_top/u_mem_ctrl/buffer_read_address_reg[29]/C,accelerator/mem_ctrl_top/u_mem_ctrl/rd_addr_reg[29]/D,min,0.022,1,1
accelerator/vecgen/out_data_reg[719]/C,accelerator/vecgen/out_data_reg[703]/D,min,0.022,1,1
accelerator/PU_GEN[0].u_PU/PE_GENBLK[63].u_PE/MACC_pe/op_add_d_reg[0]/C,accelerator/PU_GEN[0].u_PU/PE_GENBLK[63].u_PE/MACC_pe/op_add_dd_reg[0]/D,min,0.023,0,0
accelerator/PU_GEN[0].u_PU/PE_GENBLK[18].u_PE/pe_buffer/wr_data_reg[1]/C,accelerator/PU_GEN[0].u_PU/PE_GENBLK[18].u_PE/pe_buffer/mem_reg_bram_0/DINADIN[1],min,0.023,0,0
accelerator/PU_GEN[0].u_PU/PE_GENBLK[53].u_PE/fifo_out_delay/REGISTER_STAGES[2].din_delay_reg[45]/C,accelerator/PU_GEN[0].u_PU/PE_GENBLK[53].u_PE/pe_buffer/wr_data_reg[13]/D,min,0.023,1,1
accelerator/PU_GEN[0].u_PU/PE_GENBLK[35].u_PE/pe_buffer/wr_data_reg[12]/C,accelerator/PU_GEN[0].u_PU/PE_GENBLK[35].u_PE/pe_buffer/mem_reg_bram_0/DINADIN[12],min,0.024,0,0
accelerator/mem_ctrl_top/packer/data_reg[16]/C,accelerator/mem_ctrl_top/stream_fifo/mem_reg_0/DINADIN[16],min,0.024,0,0
accelerator/PU_GEN[0].u_PU/PE_GENBLK[35].u_PE/fifo_out_delay/REGISTER_STAGES[2].din_delay_reg[34]/C,accelerator/PU_GEN[0].u_PU/PE_GENBLK[35].u_PE/pe_buffer/wr_data_reg[2]/D,min,0.024,1,1
accelerator/mem_ctrl_top/packer/data_reg[843]/C,accelerator/mem_ctrl_top/stream_fifo/mem_reg_11/DINBDIN[19],min,0.024,0,0
accelerator/vecgen/out_data_reg[1182]/C,accelerator/vecgen/out_data_reg[1166]/D,min,0.025,1,1
accelerator/vecgen/out_data_reg[860]/C,accelerator/vecgen/write_data_reg[860]/D,min,0.025,0,0
accelerator/mem_ctrl_top/OUTPUT_BUFFER_GEN[0].d_unpacker/data_reg[980]/C,accelerator/mem_ctrl_top/OUTPUT_BUFFER_GEN[0].d_unpacker/data_reg[916]/D,min,0.025,1,1
accelerator/PU_GEN[0].u_PU/wb_bias_data_reg[11]/C,accelerator/PU_GEN[0].u_PU/PE_GENBLK[63].u_PE/MACC_pe/op_add_d_reg[11]/D,min,0.025,1,1
accelerator/u_controller/THREAD_LOGIC[21].mask_reg[21]/C,accelerator/PU_GEN[0].u_PU/vg_mask_delay/din_delay_reg[21]_srl2___accelerator_u_controller_pe_flush_delay_REGISTER_STAGES_r/D,min,0.025,0,0
accelerator/vecgen/padded_data_nextrow_reg[18656]/C,accelerator/vecgen/padded_data_reg[18656]/D,min,0.026,1,1
accelerator/PU_GEN[0].u_PU/packer/data_reg[912]/C,accelerator/PU_GEN[0].u_PU/PE_GENBLK[57].u_PE/pe_buffer/wr_data_reg[0]/D,min,0.026,1,1
accelerator/PU_GEN[0].u_PU/PE_GENBLK[36].u_PE/pe_buffer/wr_data_reg[1]/C,accelerator/PU_GEN[0].u_PU/PE_GENBLK[36].u_PE/pe_buffer/mem_reg_bram_0/DINADIN[1],min,0.026,0,0
accelerator/vecgen/padded_data_endrow_reg[18174]/C,accelerator/vecgen/padded_data_reg[18174]/D,min,0.026,1,1
