component PU CPU0 inputfile/cortexA8.txt 100
component PU CPU1 inputfile/cortexA8.txt 100
component CACHE L1_0 16 64 4
component CACHE L1_1 32 32 32
component CACHE L2_0 16 16 32 
connection CPU0 -> L1_0
connection CPU1 -> L1_1 
connection L1_0 -> L2_0 
connection L1_1 -> L2_0



