<!DOCTYPE  html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml" xml:lang="en" lang="en"><head><meta http-equiv="Content-Type" content="text/html; charset=utf-8"/><title>VHDL</title><link href="navigation.css" rel="stylesheet" type="text/css"/><link href="document.css" rel="stylesheet" type="text/css"/></head><body><p class="top_nav"><a href="part448.htm">&lt; Previous</a><span> | </span><a href="../Speedster7t_Component_Library_User_Guide_UG086-1.html">Contents</a><span> | </span><a href="part450.htm">Next &gt;</a></p><h3 style="padding-top: 11pt;padding-left: 6pt;text-indent: 0pt;text-align: left;"><a name="bookmark611">&zwnj;</a>VHDL</h3><p style="text-indent: 0pt;text-align: left;"><br/></p><p style="text-indent: 0pt;text-align: left;"><br/></p><p style="text-indent: 0pt;text-align: left;"><span><img width="673" height="389" alt="image" src="Image_553.png"/></span></p><p style="padding-top: 3pt;text-indent: 0pt;text-align: left;"><br/></p><p style="padding-left: 7pt;text-indent: 0pt;line-height: 120%;text-align: left;">-- VHDL Instantiation template <span class="s33">for </span>ACX_NAP_VERTICAL instance_name : ACX_NAP_VERTICAL</p><p style="padding-left: 7pt;text-indent: 0pt;text-align: left;">generic map (</p><p style="padding-top: 1pt;padding-left: 27pt;text-indent: 0pt;text-align: left;">column            =&gt; column,</p><p style="padding-top: 1pt;padding-left: 27pt;text-indent: 0pt;line-height: 120%;text-align: left;">n2s_arbitration_schedule  =&gt; n2s_arbitration_schedule, row             =&gt; row,</p><p style="padding-left: 27pt;text-indent: 0pt;text-align: left;">s2n_arbitration_schedule   =&gt; s2n_arbitration_schedule</p><p style="padding-top: 1pt;padding-left: 7pt;text-indent: 0pt;text-align: left;">)</p><p style="padding-top: 1pt;padding-left: 7pt;text-indent: 0pt;text-align: left;">port map (</p><p style="padding-top: 1pt;padding-left: 27pt;text-indent: 0pt;text-align: left;">clk             =&gt; user_clk,</p><p style="padding-top: 1pt;padding-left: 27pt;text-indent: 0pt;text-align: left;">rstn            =&gt; user_rstn,</p><p style="padding-top: 1pt;padding-left: 27pt;text-indent: 0pt;text-align: left;">output_rstn         =&gt; user_output_rstn,</p><p style="padding-top: 1pt;padding-left: 27pt;text-indent: 0pt;text-align: left;">rx_ready           =&gt; user_rx_ready,</p><p style="padding-top: 1pt;padding-left: 27pt;text-indent: 0pt;text-align: left;">rx_valid           =&gt; user_rx_valid,</p><p style="padding-top: 1pt;padding-left: 27pt;text-indent: 0pt;text-align: left;">rx_sop           =&gt; user_rx_sop,</p><p style="padding-top: 1pt;padding-left: 27pt;text-indent: 0pt;text-align: left;">rx_eop           =&gt; user_rx_eop,</p><p style="padding-top: 1pt;padding-left: 27pt;text-indent: 0pt;text-align: left;">rx_data           =&gt; user_rx_data,</p><p style="padding-top: 1pt;padding-left: 27pt;text-indent: 0pt;text-align: left;">rx_src           =&gt; user_rx_src,</p><p style="padding-top: 1pt;padding-left: 27pt;text-indent: 0pt;text-align: left;">tx_ready           =&gt; user_tx_ready,</p><p style="padding-top: 1pt;padding-left: 27pt;text-indent: 0pt;text-align: left;">tx_valid           =&gt; user_tx_valid,</p><p style="padding-top: 1pt;padding-left: 27pt;text-indent: 0pt;text-align: left;">tx_sop           =&gt; user_tx_sop,</p><p style="padding-top: 1pt;padding-left: 27pt;text-indent: 0pt;text-align: left;">tx_eop           =&gt; user_tx_eop,</p><p style="padding-top: 1pt;padding-left: 27pt;text-indent: 0pt;text-align: left;">tx_dest           =&gt; user_tx_dest,</p><p style="padding-top: 1pt;padding-left: 27pt;text-indent: 0pt;text-align: left;">tx_data           =&gt; user_tx_data</p><p style="padding-top: 1pt;padding-left: 7pt;text-indent: 0pt;text-align: left;">);</p><p style="padding-top: 3pt;text-indent: 0pt;text-align: left;"><br/></p><p style="padding-left: 7pt;text-indent: 0pt;line-height: 120%;text-align: left;">-- VHDL Instantiation template <span class="s33">for </span>ACX_NAP_VERTICAL instance_name : ACX_NAP_VERTICAL</p><p style="padding-left: 7pt;text-indent: 0pt;text-align: left;">generic map (</p><p style="padding-top: 1pt;padding-left: 27pt;text-indent: 0pt;text-align: left;">column            =&gt; column,</p><p style="padding-top: 1pt;padding-left: 27pt;text-indent: 0pt;line-height: 120%;text-align: left;">n2s_arbitration_schedule  =&gt; n2s_arbitration_schedule, row             =&gt; row,</p><p style="padding-left: 27pt;text-indent: 0pt;text-align: left;">s2n_arbitration_schedule   =&gt; s2n_arbitration_schedule</p><p style="padding-top: 1pt;padding-left: 7pt;text-indent: 0pt;text-align: left;">)</p><p style="padding-top: 1pt;padding-left: 7pt;text-indent: 0pt;text-align: left;">port map (</p><p style="padding-top: 1pt;padding-left: 27pt;text-indent: 0pt;text-align: left;">clk             =&gt; user_clk,</p><p style="padding-top: 1pt;padding-left: 27pt;text-indent: 0pt;text-align: left;">rstn            =&gt; user_rstn,</p><p style="padding-top: 1pt;padding-left: 27pt;text-indent: 0pt;text-align: left;">output_rstn         =&gt; user_output_rstn,</p><p style="padding-top: 1pt;padding-left: 27pt;text-indent: 0pt;text-align: left;">rx_ready           =&gt; user_rx_ready,</p><p style="padding-top: 1pt;padding-left: 27pt;text-indent: 0pt;text-align: left;">rx_valid           =&gt; user_rx_valid,</p><p style="padding-top: 1pt;padding-left: 27pt;text-indent: 0pt;text-align: left;">rx_sop           =&gt; user_rx_sop,</p><p style="padding-top: 1pt;padding-left: 27pt;text-indent: 0pt;text-align: left;">rx_eop           =&gt; user_rx_eop,</p><p style="padding-top: 1pt;padding-left: 27pt;text-indent: 0pt;text-align: left;">rx_data           =&gt; user_rx_data,</p><p style="padding-top: 1pt;padding-left: 27pt;text-indent: 0pt;text-align: left;">rx_src           =&gt; user_rx_src,</p><p style="padding-top: 1pt;padding-left: 27pt;text-indent: 0pt;text-align: left;">tx_ready           =&gt; user_tx_ready,</p><p style="padding-top: 1pt;padding-left: 27pt;text-indent: 0pt;text-align: left;">tx_valid           =&gt; user_tx_valid,</p><p style="padding-top: 1pt;padding-left: 27pt;text-indent: 0pt;text-align: left;">tx_sop           =&gt; user_tx_sop,</p><p style="padding-top: 1pt;padding-left: 27pt;text-indent: 0pt;text-align: left;">tx_eop           =&gt; user_tx_eop,</p><p style="padding-top: 1pt;padding-left: 27pt;text-indent: 0pt;text-align: left;">tx_dest           =&gt; user_tx_dest,</p><p style="padding-top: 1pt;padding-left: 27pt;text-indent: 0pt;text-align: left;">tx_data           =&gt; user_tx_data</p><p style="padding-top: 1pt;padding-left: 7pt;text-indent: 0pt;text-align: left;">);</p><p style="text-indent: 0pt;text-align: left;"/><p style="padding-top: 3pt;text-indent: 0pt;text-align: left;"><br/></p><p style="padding-left: 7pt;text-indent: 0pt;line-height: 120%;text-align: left;">-- VHDL Instantiation template <span class="s33">for </span>ACX_NAP_VERTICAL instance_name : ACX_NAP_VERTICAL</p><p style="padding-left: 7pt;text-indent: 0pt;text-align: left;">generic map (</p><p style="padding-top: 1pt;padding-left: 27pt;text-indent: 0pt;text-align: left;">column            =&gt; column,</p><p style="padding-top: 1pt;padding-left: 27pt;text-indent: 0pt;line-height: 120%;text-align: left;">n2s_arbitration_schedule  =&gt; n2s_arbitration_schedule, row             =&gt; row,</p><p style="padding-left: 27pt;text-indent: 0pt;text-align: left;">s2n_arbitration_schedule   =&gt; s2n_arbitration_schedule</p><p style="padding-top: 1pt;padding-left: 7pt;text-indent: 0pt;text-align: left;">)</p><p style="padding-top: 1pt;padding-left: 7pt;text-indent: 0pt;text-align: left;">port map (</p><p style="padding-top: 1pt;padding-left: 27pt;text-indent: 0pt;text-align: left;">clk             =&gt; user_clk,</p><p style="padding-top: 1pt;padding-left: 27pt;text-indent: 0pt;text-align: left;">rstn            =&gt; user_rstn,</p><p style="padding-top: 1pt;padding-left: 27pt;text-indent: 0pt;text-align: left;">output_rstn         =&gt; user_output_rstn,</p><p style="padding-top: 1pt;padding-left: 27pt;text-indent: 0pt;text-align: left;">rx_ready           =&gt; user_rx_ready,</p><p style="padding-top: 1pt;padding-left: 27pt;text-indent: 0pt;text-align: left;">rx_valid           =&gt; user_rx_valid,</p><p style="padding-top: 1pt;padding-left: 27pt;text-indent: 0pt;text-align: left;">rx_sop           =&gt; user_rx_sop,</p><p style="padding-top: 1pt;padding-left: 27pt;text-indent: 0pt;text-align: left;">rx_eop           =&gt; user_rx_eop,</p><p style="padding-top: 1pt;padding-left: 27pt;text-indent: 0pt;text-align: left;">rx_data           =&gt; user_rx_data,</p><p style="padding-top: 1pt;padding-left: 27pt;text-indent: 0pt;text-align: left;">rx_src           =&gt; user_rx_src,</p><p style="padding-top: 1pt;padding-left: 27pt;text-indent: 0pt;text-align: left;">tx_ready           =&gt; user_tx_ready,</p><p style="padding-top: 1pt;padding-left: 27pt;text-indent: 0pt;text-align: left;">tx_valid           =&gt; user_tx_valid,</p><p style="padding-top: 1pt;padding-left: 27pt;text-indent: 0pt;text-align: left;">tx_sop           =&gt; user_tx_sop,</p><p style="padding-top: 1pt;padding-left: 27pt;text-indent: 0pt;text-align: left;">tx_eop           =&gt; user_tx_eop,</p><p style="padding-top: 1pt;padding-left: 27pt;text-indent: 0pt;text-align: left;">tx_dest           =&gt; user_tx_dest,</p><p style="padding-top: 1pt;padding-left: 27pt;text-indent: 0pt;text-align: left;">tx_data           =&gt; user_tx_data</p><p style="padding-top: 1pt;padding-left: 7pt;text-indent: 0pt;text-align: left;">);</p><p class="nav">&nbsp;&nbsp;</p><p class="nav">&nbsp;</p><p class="nav"><a href="part448.htm">&lt; Previous</a><span> | </span><a href="../Speedster7t_Component_Library_User_Guide_UG086-1.html">Contents</a><span> | </span><a href="part450.htm">Next &gt;</a></p><p class="nav">&nbsp;&nbsp;</p></body></html>
