#-----------------------------------------------------------
# Vivado v2020.1 (64-bit)
# SW Build 2902540 on Wed May 27 19:54:49 MDT 2020
# IP Build 2902112 on Wed May 27 22:43:36 MDT 2020
# Start of session at: Fri Nov 13 10:03:02 2020
# Process ID: 5720
# Current directory: E:/FPGA_DEMO/zedboard/hdmi_vdma
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent5868 E:\FPGA_DEMO\zedboard\hdmi_vdma\hdmi_vdma.xpr
# Log file: E:/FPGA_DEMO/zedboard/hdmi_vdma/vivado.log
# Journal file: E:/FPGA_DEMO/zedboard/hdmi_vdma\vivado.jou
#-----------------------------------------------------------
start_gui
open_project E:/FPGA_DEMO/zedboard/hdmi_vdma/hdmi_vdma.xpr
update_compile_order -fileset sources_1
set_property  ip_repo_paths  {} [current_project]
update_ip_catalog
set_property  ip_repo_paths  E:/fpga_proj/ps/adv7511_hdmi/adv7511_hdmi.ip_user_files [current_project]
update_ip_catalog
set_property  ip_repo_paths  {} [current_project]
update_ip_catalog
set_property  ip_repo_paths  E:/FPGA_DEMO/zedboard/hdmi_vdma/hdmi_vdma.ip_user_files [current_project]
update_ip_catalog
open_bd_design {E:/FPGA_DEMO/zedboard/hdmi_vdma/hdmi_vdma.srcs/sources_1/bd/design_1/design_1.bd}
reset_run impl_1 -prev_step 
launch_runs impl_1 -to_step write_bitstream -jobs 8
wait_on_run impl_1
reset_run impl_1 -prev_step 
launch_runs impl_1 -to_step write_bitstream -jobs 8
wait_on_run impl_1
reset_run impl_1 -prev_step 
reset_run synth_1
launch_runs synth_1 -jobs 8
wait_on_run synth_1
launch_runs impl_1 -jobs 8
wait_on_run impl_1
launch_runs impl_1 -to_step write_bitstream -jobs 8
wait_on_run impl_1
validate_bd_design -force
delete_bd_objs [get_bd_nets v_axi4s_vid_out_0_vid_data] [get_bd_nets v_axi4s_vid_out_0_vid_hsync] [get_bd_nets v_axi4s_vid_out_0_vid_active_video] [get_bd_nets hdmi_display_0_hdmi_clk] [get_bd_nets hdmi_display_0_hdmi_vsync] [get_bd_nets clk_wiz_0_clk_out74_25_90] [get_bd_nets hdmi_display_0_hdmi_scl] [get_bd_nets v_axi4s_vid_out_0_vid_vsync] [get_bd_nets hdmi_display_0_hdmi_hsync] [get_bd_nets hdmi_display_0_hdmi_d] [get_bd_nets hdmi_display_0_hdmi_de] [get_bd_nets Net] [get_bd_cells hdmi_display_0]
startgroup
create_bd_cell -type ip -vlnv xilinx.com:user:hdmi_display:1.0 hdmi_display_0
endgroup
set_property location {4.5 2463 440} [get_bd_cells hdmi_display_0]
set_property location {5 2453 496} [get_bd_cells hdmi_display_0]
connect_bd_net [get_bd_pins v_axi4s_vid_out_0/vid_active_video] [get_bd_pins hdmi_display_0/de_in]
connect_bd_net [get_bd_pins v_axi4s_vid_out_0/vid_data] [get_bd_pins hdmi_display_0/vsync_in]
delete_bd_objs [get_bd_nets v_axi4s_vid_out_0_vid_data]
connect_bd_net [get_bd_pins v_axi4s_vid_out_0/vid_data] [get_bd_pins hdmi_display_0/rgb_in]
connect_bd_net [get_bd_pins v_axi4s_vid_out_0/vid_hsync] [get_bd_pins hdmi_display_0/hsync_in]
connect_bd_net [get_bd_pins v_axi4s_vid_out_0/vid_vsync] [get_bd_pins hdmi_display_0/vsync_in]
connect_bd_net [get_bd_pins clk_wiz_0/clk_out74_25_90] [get_bd_pins hdmi_display_0/vga_clk_90]
connect_bd_net [get_bd_pins hdmi_display_0/vga_clk] [get_bd_pins clk_wiz_0/clk_out74_25]
connect_bd_net [get_bd_pins hdmi_display_0/i2c_clk] [get_bd_pins processing_system7_0/FCLK_CLK0]
connect_bd_net [get_bd_ports hdmi_clk_0] [get_bd_pins hdmi_display_0/hdmi_clk]
connect_bd_net [get_bd_ports hdmi_hsync_0] [get_bd_pins hdmi_display_0/hdmi_hsync]
connect_bd_net [get_bd_ports hdmi_vsync_0] [get_bd_pins hdmi_display_0/hdmi_vsync]
connect_bd_net [get_bd_ports hdmi_de_0] [get_bd_pins hdmi_display_0/hdmi_d]
delete_bd_objs [get_bd_nets hdmi_display_0_hdmi_d]
connect_bd_net [get_bd_ports hdmi_de_0] [get_bd_pins hdmi_display_0/hdmi_de]
connect_bd_net [get_bd_ports hdmi_scl_0] [get_bd_pins hdmi_display_0/hdmi_scl]
delete_bd_objs [get_bd_ports hdmi_sda_0]
delete_bd_objs [get_bd_ports hdmi_d_0]
startgroup
make_bd_pins_external  [get_bd_cells hdmi_display_0]
make_bd_intf_pins_external  [get_bd_cells hdmi_display_0]
endgroup
save_bd_design
validate_bd_design
save_bd_design
generate_target all [get_files  E:/FPGA_DEMO/zedboard/hdmi_vdma/hdmi_vdma.srcs/sources_1/bd/design_1/design_1.bd]
catch { config_ip_cache -export [get_ips -all design_1_hdmi_display_0_1] }
catch { config_ip_cache -export [get_ips -all design_1_auto_pc_0] }
catch { config_ip_cache -export [get_ips -all design_1_auto_pc_1] }
export_ip_user_files -of_objects [get_files E:/FPGA_DEMO/zedboard/hdmi_vdma/hdmi_vdma.srcs/sources_1/bd/design_1/design_1.bd] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] E:/FPGA_DEMO/zedboard/hdmi_vdma/hdmi_vdma.srcs/sources_1/bd/design_1/design_1.bd]
launch_runs design_1_hdmi_display_0_1_synth_1 -jobs 8
wait_on_run design_1_hdmi_display_0_1_synth_1
export_simulation -of_objects [get_files E:/FPGA_DEMO/zedboard/hdmi_vdma/hdmi_vdma.srcs/sources_1/bd/design_1/design_1.bd] -directory E:/FPGA_DEMO/zedboard/hdmi_vdma/hdmi_vdma.ip_user_files/sim_scripts -ip_user_files_dir E:/FPGA_DEMO/zedboard/hdmi_vdma/hdmi_vdma.ip_user_files -ipstatic_source_dir E:/FPGA_DEMO/zedboard/hdmi_vdma/hdmi_vdma.ip_user_files/ipstatic -lib_map_path [list {modelsim=E:/FPGA_DEMO/zedboard/hdmi_vdma/hdmi_vdma.cache/compile_simlib/modelsim} {questa=E:/FPGA_DEMO/zedboard/hdmi_vdma/hdmi_vdma.cache/compile_simlib/questa} {riviera=E:/FPGA_DEMO/zedboard/hdmi_vdma/hdmi_vdma.cache/compile_simlib/riviera} {activehdl=E:/FPGA_DEMO/zedboard/hdmi_vdma/hdmi_vdma.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
make_wrapper -files [get_files E:/FPGA_DEMO/zedboard/hdmi_vdma/hdmi_vdma.srcs/sources_1/bd/design_1/design_1.bd] -top
make_wrapper -files [get_files E:/FPGA_DEMO/zedboard/hdmi_vdma/hdmi_vdma.srcs/sources_1/bd/design_1/design_1.bd] -top
create_ip_run [get_files -of_objects [get_fileset sources_1] E:/FPGA_DEMO/zedboard/hdmi_vdma/hdmi_vdma.srcs/sources_1/bd/design_1/design_1.bd]
synth_design -rtl -name rtl_1
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 8
wait_on_run impl_1
open_hw_manager
set_property pfm_name {} [get_files -all {E:/FPGA_DEMO/zedboard/hdmi_vdma/hdmi_vdma.srcs/sources_1/bd/design_1/design_1.bd}]
write_hw_platform -fixed -include_bit -force -file E:/FPGA_DEMO/zedboard/hdmi_vdma/design_1_wrapper.xsa
close_hw_manager
close_design
open_bd_design {E:/FPGA_DEMO/zedboard/hdmi_vdma/hdmi_vdma.srcs/sources_1/bd/design_1/design_1.bd}
