// Seed: 3611307769
module module_0;
endmodule
module module_1 #(
    parameter id_2 = 32'd70
) (
    id_1,
    _id_2,
    id_3,
    id_4[(-1) :-1'b0]
);
  input logic [7:0] id_4;
  output wire id_3;
  inout wire _id_2;
  module_0 modCall_1 ();
  input wire id_1;
  union packed {
    logic   id_5;
    integer id_6;
  }
      id_7, id_8, id_9 = id_1;
  wire [$realtime : id_2] id_10;
  logic [7:0][1] id_11;
  logic id_12;
  logic id_13 = -1;
endmodule
module module_2 #(
    parameter id_0 = 32'd82
) (
    input wor   _id_0,
    input uwire id_1
);
  logic id_3;
  ;
  assign id_3 = id_0;
  wand id_4;
  logic [id_0 : ""] id_5;
  ;
  module_0 modCall_1 ();
  assign id_3 = -1;
  assign id_3 = id_1;
  assign id_4 = 1'h0;
  initial id_5 = -1;
endmodule
