vhdl xil_defaultlib  \
"../../../bd/cpu_system/ip/cpu_system_microblaze_0_0/sim/cpu_system_microblaze_0_0.vhd" \
"../../../bd/cpu_system/ip/cpu_system_dlmb_v10_0/sim/cpu_system_dlmb_v10_0.vhd" \
"../../../bd/cpu_system/ip/cpu_system_ilmb_v10_0/sim/cpu_system_ilmb_v10_0.vhd" \
"../../../bd/cpu_system/ip/cpu_system_dlmb_bram_if_cntlr_0/sim/cpu_system_dlmb_bram_if_cntlr_0.vhd" \
"../../../bd/cpu_system/ip/cpu_system_ilmb_bram_if_cntlr_0/sim/cpu_system_ilmb_bram_if_cntlr_0.vhd" \
"../../../bd/cpu_system/ip/cpu_system_microblaze_0_axi_intc_0/sim/cpu_system_microblaze_0_axi_intc_0.vhd" \
"../../../bd/cpu_system/ip/cpu_system_mdm_1_0/sim/cpu_system_mdm_1_0.vhd" \
"../../../bd/cpu_system/ip/cpu_system_rst_clk_wiz_1_100M_0/sim/cpu_system_rst_clk_wiz_1_100M_0.vhd" \
"../../../bd/cpu_system/ip/cpu_system_axi_gpio_0_0/sim/cpu_system_axi_gpio_0_0.vhd" \
"../../../bd/cpu_system/ip/cpu_system_axi_gpio_1_0/sim/cpu_system_axi_gpio_1_0.vhd" \
"../../../bd/cpu_system/ip/cpu_system_axi_timer_0_0/sim/cpu_system_axi_timer_0_0.vhd" \
"../../../bd/cpu_system/ip/cpu_system_axi_uartlite_0_0/sim/cpu_system_axi_uartlite_0_0.vhd" \

nosort
