# From our LHS:

delay_out:RAM_OutPort # abstract

some_inport:RAM_InPort # abstract

delay_out_conn:RAM_link (delay_out -> some_inport) # abstract


# The delay block's outgoing connection already has a signal:

some_signal:RAM_Signal

:RAM_hasSignal (delay_out_conn -> some_signal)
