0.6
2018.2
Jun 14 2018
20:41:02
E:/FYP/FPGA_XILINX/Edge_Detect_Pos_Or_Neg/Edge_Detect_Pos_Or_Neg.sim/sim_1/behav/xsim/glbl.v,1529022455,verilog,,,,glbl,,,,,,,,
E:/FYP/FPGA_XILINX/Edge_Detect_Pos_Or_Neg/Edge_Detect_Pos_Or_Neg.srcs/sim_1/new/Edge_Detect_tb.v,1724647873,verilog,,,,Edge_Detect_tb,,,,,,,,
E:/FYP/FPGA_XILINX/Edge_Detect_Pos_Or_Neg/Edge_Detect_Pos_Or_Neg.srcs/sources_1/new/Edge_Detect.v,1724650092,verilog,,E:/FYP/FPGA_XILINX/Edge_Detect_Pos_Or_Neg/Edge_Detect_Pos_Or_Neg.srcs/sim_1/new/Edge_Detect_tb.v,,Edge_Detect,,,,,,,,
