#! /c/Source/iverilog-install/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1539-g2693dd32b)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 9;
:vpi_module "C:\iverilog\lib\ivl\system.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "C:\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "C:\iverilog\lib\ivl\va_math.vpi";
S_0000020343d3bcc0 .scope module, "Testbench" "Testbench" 2 6;
 .timescale -9 -9;
v0000020343d83860_0 .var "clk", 0 0;
v0000020343d83900_0 .var "instruction", 15 0;
v0000020343d839a0_0 .var "reset", 0 0;
v0000020343d82fa0_0 .net "result", 7 0, L_0000020343de0a80;  1 drivers
S_0000020343d8c2f0 .scope module, "processor" "InOrderProcessor" 2 15, 3 4 0, S_0000020343d3bcc0;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 16 "instruction";
    .port_info 3 /OUTPUT 8 "result";
L_0000020343de0a80 .functor BUFZ 8, v0000020343d8c6b0_0, C4<00000000>, C4<00000000>, C4<00000000>;
v0000020343d3d670_0 .var "A", 7 0;
v0000020343d3d710_0 .net "ALUResult", 7 0, v0000020343d8c6b0_0;  1 drivers
v0000020343d3d7b0_0 .var "B", 7 0;
v0000020343d3d850_0 .var "DestReg", 2 0;
v0000020343d3d8f0_0 .var "Opcode", 2 0;
v0000020343d3d990_0 .net "ZeroFlag", 0 0, v0000020343d3d5d0_0;  1 drivers
v0000020343d527a0_0 .net "clk", 0 0, v0000020343d83860_0;  1 drivers
v0000020343d52840_0 .net "instruction", 15 0, v0000020343d83900_0;  1 drivers
v0000020343d82b40 .array "registers", 7 0, 7 0;
v0000020343d837c0_0 .net "reset", 0 0, v0000020343d839a0_0;  1 drivers
v0000020343d83180_0 .net "result", 7 0, L_0000020343de0a80;  alias, 1 drivers
v0000020343d830e0_0 .var "writeBack", 0 0;
E_0000020343d38e20 .event posedge, v0000020343d527a0_0;
E_0000020343d38ee0 .event posedge, v0000020343d837c0_0, v0000020343d527a0_0;
S_0000020343d8c480 .scope module, "alu" "ALU8Bit" 3 21, 4 1 0, S_0000020343d8c2f0;
 .timescale -9 -9;
    .port_info 0 /INPUT 8 "A";
    .port_info 1 /INPUT 8 "B";
    .port_info 2 /INPUT 3 "Opcode";
    .port_info 3 /OUTPUT 8 "Result";
    .port_info 4 /OUTPUT 1 "Zero";
v0000020343d52f70_0 .net "A", 7 0, v0000020343d3d670_0;  1 drivers
v0000020343d3be50_0 .net "B", 7 0, v0000020343d3d7b0_0;  1 drivers
v0000020343d8c610_0 .net "Opcode", 2 0, v0000020343d3d8f0_0;  1 drivers
v0000020343d8c6b0_0 .var "Result", 7 0;
v0000020343d3d5d0_0 .var "Zero", 0 0;
E_0000020343d397e0 .event anyedge, v0000020343d8c610_0, v0000020343d52f70_0, v0000020343d3be50_0, v0000020343d8c6b0_0;
    .scope S_0000020343d8c480;
T_0 ;
    %wait E_0000020343d397e0;
    %load/vec4 v0000020343d8c610_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_0.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_0.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_0.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_0.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_0.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_0.5, 6;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0000020343d8c6b0_0, 0, 8;
    %jmp T_0.7;
T_0.0 ;
    %load/vec4 v0000020343d52f70_0;
    %load/vec4 v0000020343d3be50_0;
    %add;
    %store/vec4 v0000020343d8c6b0_0, 0, 8;
    %jmp T_0.7;
T_0.1 ;
    %load/vec4 v0000020343d52f70_0;
    %load/vec4 v0000020343d3be50_0;
    %sub;
    %store/vec4 v0000020343d8c6b0_0, 0, 8;
    %jmp T_0.7;
T_0.2 ;
    %load/vec4 v0000020343d52f70_0;
    %load/vec4 v0000020343d3be50_0;
    %and;
    %store/vec4 v0000020343d8c6b0_0, 0, 8;
    %jmp T_0.7;
T_0.3 ;
    %load/vec4 v0000020343d52f70_0;
    %load/vec4 v0000020343d3be50_0;
    %or;
    %store/vec4 v0000020343d8c6b0_0, 0, 8;
    %jmp T_0.7;
T_0.4 ;
    %load/vec4 v0000020343d52f70_0;
    %load/vec4 v0000020343d3be50_0;
    %xor;
    %store/vec4 v0000020343d8c6b0_0, 0, 8;
    %jmp T_0.7;
T_0.5 ;
    %load/vec4 v0000020343d52f70_0;
    %load/vec4 v0000020343d3be50_0;
    %or;
    %inv;
    %store/vec4 v0000020343d8c6b0_0, 0, 8;
    %jmp T_0.7;
T_0.7 ;
    %pop/vec4 1;
    %load/vec4 v0000020343d8c6b0_0;
    %cmpi/e 0, 0, 8;
    %flag_mov 8, 4;
    %jmp/0 T_0.8, 8;
    %pushi/vec4 1, 0, 1;
    %jmp/1 T_0.9, 8;
T_0.8 ; End of true expr.
    %pushi/vec4 0, 0, 1;
    %jmp/0 T_0.9, 8;
 ; End of false expr.
    %blend;
T_0.9;
    %store/vec4 v0000020343d3d5d0_0, 0, 1;
    %jmp T_0;
    .thread T_0, $push;
    .scope S_0000020343d8c2f0;
T_1 ;
    %wait E_0000020343d38ee0;
    %load/vec4 v0000020343d837c0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0000020343d3d670_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0000020343d3d7b0_0, 0;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0000020343d3d8f0_0, 0;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0000020343d3d850_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000020343d830e0_0, 0;
    %jmp T_1.1;
T_1.0 ;
    %load/vec4 v0000020343d52840_0;
    %parti/s 3, 13, 5;
    %assign/vec4 v0000020343d3d8f0_0, 0;
    %load/vec4 v0000020343d52840_0;
    %parti/s 3, 10, 5;
    %pad/u 8;
    %assign/vec4 v0000020343d3d670_0, 0;
    %load/vec4 v0000020343d52840_0;
    %parti/s 3, 7, 4;
    %pad/u 8;
    %assign/vec4 v0000020343d3d7b0_0, 0;
    %load/vec4 v0000020343d52840_0;
    %parti/s 3, 4, 4;
    %assign/vec4 v0000020343d3d850_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000020343d830e0_0, 0;
T_1.1 ;
    %jmp T_1;
    .thread T_1;
    .scope S_0000020343d8c2f0;
T_2 ;
    %wait E_0000020343d38e20;
    %load/vec4 v0000020343d830e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.0, 8;
    %load/vec4 v0000020343d3d710_0;
    %load/vec4 v0000020343d3d850_0;
    %pad/u 5;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000020343d82b40, 0, 4;
T_2.0 ;
    %jmp T_2;
    .thread T_2;
    .scope S_0000020343d3bcc0;
T_3 ;
    %delay 5, 0;
    %load/vec4 v0000020343d83860_0;
    %inv;
    %store/vec4 v0000020343d83860_0, 0, 1;
    %jmp T_3;
    .thread T_3;
    .scope S_0000020343d3bcc0;
T_4 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000020343d83860_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000020343d839a0_0, 0, 1;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0000020343d83900_0, 0, 16;
    %delay 10, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000020343d839a0_0, 0, 1;
    %pushi/vec4 1312, 0, 16;
    %store/vec4 v0000020343d83900_0, 0, 16;
    %delay 10, 0;
    %pushi/vec4 11840, 0, 16;
    %store/vec4 v0000020343d83900_0, 0, 16;
    %delay 10, 0;
    %pushi/vec4 22288, 0, 16;
    %store/vec4 v0000020343d83900_0, 0, 16;
    %delay 10, 0;
    %pushi/vec4 31744, 0, 16;
    %store/vec4 v0000020343d83900_0, 0, 16;
    %delay 10, 0;
    %delay 50, 0;
    %vpi_call 2 59 "$finish" {0 0 0};
    %end;
    .thread T_4;
    .scope S_0000020343d3bcc0;
T_5 ;
    %vpi_call 2 64 "$monitor", "Time: %0dns, Reset: %b, Instruction: %b, Result: %d", $time, v0000020343d839a0_0, v0000020343d83900_0, v0000020343d82fa0_0 {0 0 0};
    %end;
    .thread T_5;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "processor_tb.v";
    "./processor.v";
    "./../ALU/alu.v";
