<dec f='llvm/lldb/source/Plugins/Instruction/ARM/EmulateInstructionARM.h' l='717' type='bool lldb_private::EmulateInstructionARM::EmulateSUBRegShift(const uint32_t opcode, const lldb_private::EmulateInstructionARM::ARMEncoding encoding)'/>
<doc f='llvm/lldb/source/Plugins/Instruction/ARM/EmulateInstructionARM.h' l='716'>// A8.6.214 SUB (register-shifted register)</doc>
