Info: Starting: Create simulation model
Info: qsys-generate D:\intelFPGA\18.1\Lab4\Lab4\niosII.qsys --simulation=VERILOG --allow-mixed-language-simulation --output-directory=D:\intelFPGA\18.1\Lab4\Lab4\niosII\simulation --family="Cyclone IV E" --part=EP4CE115F29C7
Progress: Loading Lab4/niosII.qsys
Progress: Reading input file
Progress: Adding clk [clock_source 18.1]
Progress: Parameterizing module clk
Progress: Adding cpu [altera_nios2_gen2 18.1]
Progress: Parameterizing module cpu
Progress: Adding generator_0 [generator 1.0]
Progress: Parameterizing module generator_0
Progress: Adding jtag_uart [altera_avalon_jtag_uart 18.1]
Progress: Parameterizing module jtag_uart
Progress: Adding mem [altera_avalon_onchip_memory2 18.1]
Progress: Parameterizing module mem
Progress: Adding sys_clk_timer [altera_avalon_timer 18.1]
Progress: Parameterizing module sys_clk_timer
Progress: Building connections
Progress: Parameterizing connections
Progress: Validating
Progress: Done reading input file
Info: niosII.jtag_uart: JTAG UART IP input clock need to be at least double (2x) the operating frequency of JTAG TCK on board
Info: niosII: Generating niosII "niosII" for SIM_VERILOG
Info: cpu: "niosII" instantiated altera_nios2_gen2 "cpu"
Info: generator_0: "niosII" instantiated generator "generator_0"
Info: jtag_uart: Starting RTL generation for module 'niosII_jtag_uart'
Info: jtag_uart:   Generation command is [exec K:/intelfpga_lite/18.1/quartus/bin64/perl/bin/perl.exe -I K:/intelfpga_lite/18.1/quartus/bin64/perl/lib -I K:/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I K:/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I K:/intelfpga_lite/18.1/quartus/sopc_builder/bin -I K:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I K:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart -- K:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart/generate_rtl.pl --name=niosII_jtag_uart --dir=C:/Users/123/AppData/Local/Temp/alt9023_8605258658065902410.dir/0003_jtag_uart_gen/ --quartus_dir=K:/intelfpga_lite/18.1/quartus --verilog --config=C:/Users/123/AppData/Local/Temp/alt9023_8605258658065902410.dir/0003_jtag_uart_gen//niosII_jtag_uart_component_configuration.pl  --do_build_sim=1    --sim_dir=C:/Users/123/AppData/Local/Temp/alt9023_8605258658065902410.dir/0003_jtag_uart_gen/  ]
Info: jtag_uart: Done RTL generation for module 'niosII_jtag_uart'
Info: jtag_uart: "niosII" instantiated altera_avalon_jtag_uart "jtag_uart"
Info: mem: Starting RTL generation for module 'niosII_mem'
Info: mem:   Generation command is [exec K:/intelfpga_lite/18.1/quartus/bin64/perl/bin/perl.exe -I K:/intelfpga_lite/18.1/quartus/bin64/perl/lib -I K:/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I K:/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I K:/intelfpga_lite/18.1/quartus/sopc_builder/bin -I K:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I K:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2 -- K:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2/generate_rtl.pl --name=niosII_mem --dir=C:/Users/123/AppData/Local/Temp/alt9023_8605258658065902410.dir/0004_mem_gen/ --quartus_dir=K:/intelfpga_lite/18.1/quartus --verilog --config=C:/Users/123/AppData/Local/Temp/alt9023_8605258658065902410.dir/0004_mem_gen//niosII_mem_component_configuration.pl  --do_build_sim=1    --sim_dir=C:/Users/123/AppData/Local/Temp/alt9023_8605258658065902410.dir/0004_mem_gen/  ]
Info: mem: Done RTL generation for module 'niosII_mem'
Info: mem: "niosII" instantiated altera_avalon_onchip_memory2 "mem"
Info: sys_clk_timer: Starting RTL generation for module 'niosII_sys_clk_timer'
Info: sys_clk_timer:   Generation command is [exec K:/intelFPGA_lite/18.1/quartus/bin64//perl/bin/perl.exe -I K:/intelFPGA_lite/18.1/quartus/bin64//perl/lib -I K:/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I K:/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I K:/intelfpga_lite/18.1/quartus/sopc_builder/bin -I K:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I K:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_timer -- K:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_timer/generate_rtl.pl --name=niosII_sys_clk_timer --dir=C:/Users/123/AppData/Local/Temp/alt9023_8605258658065902410.dir/0005_sys_clk_timer_gen/ --quartus_dir=K:/intelfpga_lite/18.1/quartus --verilog --config=C:/Users/123/AppData/Local/Temp/alt9023_8605258658065902410.dir/0005_sys_clk_timer_gen//niosII_sys_clk_timer_component_configuration.pl  --do_build_sim=1    --sim_dir=C:/Users/123/AppData/Local/Temp/alt9023_8605258658065902410.dir/0005_sys_clk_timer_gen/  ]
Info: sys_clk_timer: Done RTL generation for module 'niosII_sys_clk_timer'
Info: sys_clk_timer: "niosII" instantiated altera_avalon_timer "sys_clk_timer"
Info: avalon_st_adapter: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_001: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_002: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_003: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_004: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_005: Inserting error_adapter: error_adapter_0
Info: mm_interconnect_0: "niosII" instantiated altera_mm_interconnect "mm_interconnect_0"
Info: irq_mapper: "niosII" instantiated altera_irq_mapper "irq_mapper"
Info: rst_controller: "niosII" instantiated altera_reset_controller "rst_controller"
Info: cpu: Starting RTL generation for module 'niosII_cpu_cpu'
Info: cpu:   Generation command is [exec K:/intelFPGA_lite/18.1/quartus/bin64//eperlcmd.exe -I K:/intelFPGA_lite/18.1/quartus/bin64//perl/lib -I K:/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I K:/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I K:/intelfpga_lite/18.1/quartus/sopc_builder/bin -I K:/intelfpga_lite/18.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/cpu_lib -I K:/intelfpga_lite/18.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/nios_lib -I K:/intelfpga_lite/18.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2 -I K:/intelfpga_lite/18.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2 -- K:/intelfpga_lite/18.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/generate_rtl.epl --name=niosII_cpu_cpu --dir=C:/Users/123/AppData/Local/Temp/alt9023_8605258658065902410.dir/0008_cpu_gen/ --quartus_bindir=K:/intelFPGA_lite/18.1/quartus/bin64/ --verilog --config=C:/Users/123/AppData/Local/Temp/alt9023_8605258658065902410.dir/0008_cpu_gen//niosII_cpu_cpu_processor_configuration.pl  --do_build_sim=1    --sim_dir=C:/Users/123/AppData/Local/Temp/alt9023_8605258658065902410.dir/0008_cpu_gen/  ]
Info: cpu: # 2022.01.31 14:29:07 (*) Starting Nios II generation
Info: cpu: # 2022.01.31 14:29:07 (*)   Checking for plaintext license.
Info: cpu: # 2022.01.31 14:29:08 (*)   Couldn't query license setup in Quartus directory K:/intelFPGA_lite/18.1/quartus/bin64/
Info: cpu: # 2022.01.31 14:29:08 (*)   Defaulting to contents of LM_LICENSE_FILE environment variable
Info: cpu: # 2022.01.31 14:29:08 (*)   LM_LICENSE_FILE environment variable is empty
Info: cpu: # 2022.01.31 14:29:08 (*)   Plaintext license not found.
Info: cpu: # 2022.01.31 14:29:08 (*)   No license required to generate encrypted Nios II/e.
Info: cpu: # 2022.01.31 14:29:08 (*)   Elaborating CPU configuration settings
Info: cpu: # 2022.01.31 14:29:08 (*)   Creating all objects for CPU
Info: cpu: # 2022.01.31 14:29:09 (*)   Creating 'C:/Users/123/AppData/Local/Temp/alt9023_8605258658065902410.dir/0008_cpu_gen//niosII_cpu_cpu_nios2_waves.do'
Info: cpu: # 2022.01.31 14:29:09 (*)   Generating RTL from CPU objects
Info: cpu: # 2022.01.31 14:29:09 (*)   Creating plain-text RTL
Info: cpu: # 2022.01.31 14:29:10 (*) Done Nios II generation
Info: cpu: Done RTL generation for module 'niosII_cpu_cpu'
Info: cpu: "cpu" instantiated altera_nios2_gen2_unit "cpu"
Info: cpu_data_master_translator: "mm_interconnect_0" instantiated altera_merlin_master_translator "cpu_data_master_translator"
Info: jtag_uart_avalon_jtag_slave_translator: "mm_interconnect_0" instantiated altera_merlin_slave_translator "jtag_uart_avalon_jtag_slave_translator"
Info: cpu_data_master_agent: "mm_interconnect_0" instantiated altera_merlin_master_agent "cpu_data_master_agent"
Info: jtag_uart_avalon_jtag_slave_agent: "mm_interconnect_0" instantiated altera_merlin_slave_agent "jtag_uart_avalon_jtag_slave_agent"
Info: jtag_uart_avalon_jtag_slave_agent_rsp_fifo: "mm_interconnect_0" instantiated altera_avalon_sc_fifo "jtag_uart_avalon_jtag_slave_agent_rsp_fifo"
Info: router: "mm_interconnect_0" instantiated altera_merlin_router "router"
Info: router_001: "mm_interconnect_0" instantiated altera_merlin_router "router_001"
Info: router_002: "mm_interconnect_0" instantiated altera_merlin_router "router_002"
Info: router_004: "mm_interconnect_0" instantiated altera_merlin_router "router_004"
Info: router_007: "mm_interconnect_0" instantiated altera_merlin_router "router_007"
Info: cmd_demux: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "cmd_demux"
Info: cmd_demux_001: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "cmd_demux_001"
Info: cmd_mux: "mm_interconnect_0" instantiated altera_merlin_multiplexer "cmd_mux"
Info: cmd_mux_002: "mm_interconnect_0" instantiated altera_merlin_multiplexer "cmd_mux_002"
Info: Reusing file D:/intelFPGA/18.1/Lab4/Lab4/niosII/simulation/submodules/altera_merlin_arbitrator.sv
Info: rsp_demux: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "rsp_demux"
Info: rsp_mux: "mm_interconnect_0" instantiated altera_merlin_multiplexer "rsp_mux"
Info: Reusing file D:/intelFPGA/18.1/Lab4/Lab4/niosII/simulation/submodules/altera_merlin_arbitrator.sv
Info: rsp_mux_001: "mm_interconnect_0" instantiated altera_merlin_multiplexer "rsp_mux_001"
Info: Reusing file D:/intelFPGA/18.1/Lab4/Lab4/niosII/simulation/submodules/altera_merlin_arbitrator.sv
Info: avalon_st_adapter: "mm_interconnect_0" instantiated altera_avalon_st_adapter "avalon_st_adapter"
Info: error_adapter_0: "avalon_st_adapter" instantiated error_adapter "error_adapter_0"
Info: niosII: Done "niosII" with 29 modules, 54 files
Info: qsys-generate succeeded.
Info: Finished: Create simulation model
Info: Starting: Create Modelsim Project.
Info: sim-script-gen --spd=D:\intelFPGA\18.1\Lab4\Lab4\niosII\niosII.spd --output-directory=D:/intelFPGA/18.1/Lab4/Lab4/niosII/simulation/ --use-relative-paths=true
Info: Doing: ip-make-simscript --spd=D:\intelFPGA\18.1\Lab4\Lab4\niosII\niosII.spd --output-directory=D:/intelFPGA/18.1/Lab4/Lab4/niosII/simulation/ --use-relative-paths=true
Info: Generating the following file(s) for MODELSIM simulator in D:/intelFPGA/18.1/Lab4/Lab4/niosII/simulation/ directory:
Info: 	mentor/msim_setup.tcl
Info: Generating the following file(s) for VCS simulator in D:/intelFPGA/18.1/Lab4/Lab4/niosII/simulation/ directory:
Info: 	synopsys/vcs/vcs_setup.sh
Info: Generating the following file(s) for VCSMX simulator in D:/intelFPGA/18.1/Lab4/Lab4/niosII/simulation/ directory:
Info: 	synopsys/vcsmx/synopsys_sim.setup
Info: 	synopsys/vcsmx/vcsmx_setup.sh
Info: Generating the following file(s) for NCSIM simulator in D:/intelFPGA/18.1/Lab4/Lab4/niosII/simulation/ directory:
Info: 	cadence/cds.lib
Info: 	cadence/hdl.var
Info: 	cadence/ncsim_setup.sh
Info: 	27 .cds.lib files in cadence/cds_libs/ directory
Info: Generating the following file(s) for RIVIERA simulator in D:/intelFPGA/18.1/Lab4/Lab4/niosII/simulation/ directory:
Info: 	aldec/rivierapro_setup.tcl
Info: For information on how to simulate your IP, see the explanatory comments in the simulator-specific subdirectories under D:/intelFPGA/18.1/Lab4/Lab4/niosII/simulation/.
Info: Regenerate these scripts whenever you make any change to any Quartus-generated IP in your project.
Info: Finished: Create Modelsim Project.
Info: Starting: Create block symbol file (.bsf)
Info: qsys-generate D:\intelFPGA\18.1\Lab4\Lab4\niosII.qsys --block-symbol-file --output-directory=D:\intelFPGA\18.1\Lab4\Lab4\niosII --family="Cyclone IV E" --part=EP4CE115F29C7
Progress: Loading Lab4/niosII.qsys
Progress: Reading input file
Progress: Adding clk [clock_source 18.1]
Progress: Parameterizing module clk
Progress: Adding cpu [altera_nios2_gen2 18.1]
Progress: Parameterizing module cpu
Progress: Adding generator_0 [generator 1.0]
Progress: Parameterizing module generator_0
Progress: Adding jtag_uart [altera_avalon_jtag_uart 18.1]
Progress: Parameterizing module jtag_uart
Progress: Adding mem [altera_avalon_onchip_memory2 18.1]
Progress: Parameterizing module mem
Progress: Adding sys_clk_timer [altera_avalon_timer 18.1]
Progress: Parameterizing module sys_clk_timer
Progress: Building connections
Progress: Parameterizing connections
Progress: Validating
Progress: Done reading input file
Info: niosII.jtag_uart: JTAG UART IP input clock need to be at least double (2x) the operating frequency of JTAG TCK on board
Info: qsys-generate succeeded.
Info: Finished: Create block symbol file (.bsf)
Info: 
Info: Starting: Create HDL design files for synthesis
Info: qsys-generate D:\intelFPGA\18.1\Lab4\Lab4\niosII.qsys --synthesis=VERILOG --greybox --output-directory=D:\intelFPGA\18.1\Lab4\Lab4\niosII\synthesis --family="Cyclone IV E" --part=EP4CE115F29C7
Progress: Loading Lab4/niosII.qsys
Progress: Reading input file
Progress: Adding clk [clock_source 18.1]
Progress: Parameterizing module clk
Progress: Adding cpu [altera_nios2_gen2 18.1]
Progress: Parameterizing module cpu
Progress: Adding generator_0 [generator 1.0]
Progress: Parameterizing module generator_0
Progress: Adding jtag_uart [altera_avalon_jtag_uart 18.1]
Progress: Parameterizing module jtag_uart
Progress: Adding mem [altera_avalon_onchip_memory2 18.1]
Progress: Parameterizing module mem
Progress: Adding sys_clk_timer [altera_avalon_timer 18.1]
Progress: Parameterizing module sys_clk_timer
Progress: Building connections
Progress: Parameterizing connections
Progress: Validating
Progress: Done reading input file
Info: niosII.jtag_uart: JTAG UART IP input clock need to be at least double (2x) the operating frequency of JTAG TCK on board
Info: niosII: Generating niosII "niosII" for QUARTUS_SYNTH
Info: cpu: "niosII" instantiated altera_nios2_gen2 "cpu"
Info: generator_0: "niosII" instantiated generator "generator_0"
Info: jtag_uart: Starting RTL generation for module 'niosII_jtag_uart'
Info: jtag_uart:   Generation command is [exec K:/intelfpga_lite/18.1/quartus/bin64/perl/bin/perl.exe -I K:/intelfpga_lite/18.1/quartus/bin64/perl/lib -I K:/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I K:/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I K:/intelfpga_lite/18.1/quartus/sopc_builder/bin -I K:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I K:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart -- K:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart/generate_rtl.pl --name=niosII_jtag_uart --dir=C:/Users/123/AppData/Local/Temp/alt9023_8605258658065902410.dir/0029_jtag_uart_gen/ --quartus_dir=K:/intelfpga_lite/18.1/quartus --verilog --config=C:/Users/123/AppData/Local/Temp/alt9023_8605258658065902410.dir/0029_jtag_uart_gen//niosII_jtag_uart_component_configuration.pl  --do_build_sim=0  ]
Info: jtag_uart: Done RTL generation for module 'niosII_jtag_uart'
Info: jtag_uart: "niosII" instantiated altera_avalon_jtag_uart "jtag_uart"
Info: mem: Starting RTL generation for module 'niosII_mem'
Info: mem:   Generation command is [exec K:/intelfpga_lite/18.1/quartus/bin64/perl/bin/perl.exe -I K:/intelfpga_lite/18.1/quartus/bin64/perl/lib -I K:/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I K:/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I K:/intelfpga_lite/18.1/quartus/sopc_builder/bin -I K:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I K:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2 -- K:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2/generate_rtl.pl --name=niosII_mem --dir=C:/Users/123/AppData/Local/Temp/alt9023_8605258658065902410.dir/0030_mem_gen/ --quartus_dir=K:/intelfpga_lite/18.1/quartus --verilog --config=C:/Users/123/AppData/Local/Temp/alt9023_8605258658065902410.dir/0030_mem_gen//niosII_mem_component_configuration.pl  --do_build_sim=0  ]
Info: mem: Done RTL generation for module 'niosII_mem'
Info: mem: "niosII" instantiated altera_avalon_onchip_memory2 "mem"
Info: sys_clk_timer: Starting RTL generation for module 'niosII_sys_clk_timer'
Info: sys_clk_timer:   Generation command is [exec K:/intelFPGA_lite/18.1/quartus/bin64//perl/bin/perl.exe -I K:/intelFPGA_lite/18.1/quartus/bin64//perl/lib -I K:/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I K:/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I K:/intelfpga_lite/18.1/quartus/sopc_builder/bin -I K:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I K:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_timer -- K:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_timer/generate_rtl.pl --name=niosII_sys_clk_timer --dir=C:/Users/123/AppData/Local/Temp/alt9023_8605258658065902410.dir/0031_sys_clk_timer_gen/ --quartus_dir=K:/intelfpga_lite/18.1/quartus --verilog --config=C:/Users/123/AppData/Local/Temp/alt9023_8605258658065902410.dir/0031_sys_clk_timer_gen//niosII_sys_clk_timer_component_configuration.pl  --do_build_sim=0  ]
Info: sys_clk_timer: Done RTL generation for module 'niosII_sys_clk_timer'
Info: sys_clk_timer: "niosII" instantiated altera_avalon_timer "sys_clk_timer"
Info: avalon_st_adapter: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_001: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_002: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_003: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_004: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_005: Inserting error_adapter: error_adapter_0
Info: mm_interconnect_0: "niosII" instantiated altera_mm_interconnect "mm_interconnect_0"
Info: irq_mapper: "niosII" instantiated altera_irq_mapper "irq_mapper"
Info: rst_controller: "niosII" instantiated altera_reset_controller "rst_controller"
Info: cpu: Starting RTL generation for module 'niosII_cpu_cpu'
Info: cpu:   Generation command is [exec K:/intelFPGA_lite/18.1/quartus/bin64//eperlcmd.exe -I K:/intelFPGA_lite/18.1/quartus/bin64//perl/lib -I K:/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I K:/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I K:/intelfpga_lite/18.1/quartus/sopc_builder/bin -I K:/intelfpga_lite/18.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/cpu_lib -I K:/intelfpga_lite/18.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/nios_lib -I K:/intelfpga_lite/18.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2 -I K:/intelfpga_lite/18.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2 -- K:/intelfpga_lite/18.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/generate_rtl.epl --name=niosII_cpu_cpu --dir=C:/Users/123/AppData/Local/Temp/alt9023_8605258658065902410.dir/0034_cpu_gen/ --quartus_bindir=K:/intelFPGA_lite/18.1/quartus/bin64/ --verilog --config=C:/Users/123/AppData/Local/Temp/alt9023_8605258658065902410.dir/0034_cpu_gen//niosII_cpu_cpu_processor_configuration.pl  --do_build_sim=0  ]
Info: cpu: # 2022.01.31 14:29:45 (*) Starting Nios II generation
Info: cpu: # 2022.01.31 14:29:45 (*)   Checking for plaintext license.
Info: cpu: # 2022.01.31 14:29:46 (*)   Couldn't query license setup in Quartus directory K:/intelFPGA_lite/18.1/quartus/bin64/
Info: cpu: # 2022.01.31 14:29:46 (*)   Defaulting to contents of LM_LICENSE_FILE environment variable
Info: cpu: # 2022.01.31 14:29:46 (*)   LM_LICENSE_FILE environment variable is empty
Info: cpu: # 2022.01.31 14:29:46 (*)   Plaintext license not found.
Info: cpu: # 2022.01.31 14:29:46 (*)   No license required to generate encrypted Nios II/e.
Info: cpu: # 2022.01.31 14:29:46 (*)   Elaborating CPU configuration settings
Info: cpu: # 2022.01.31 14:29:46 (*)   Creating all objects for CPU
Info: cpu: # 2022.01.31 14:29:47 (*)   Generating RTL from CPU objects
Info: cpu: # 2022.01.31 14:29:47 (*)   Creating plain-text RTL
Info: cpu: # 2022.01.31 14:29:48 (*) Done Nios II generation
Info: cpu: Done RTL generation for module 'niosII_cpu_cpu'
Info: cpu: "cpu" instantiated altera_nios2_gen2_unit "cpu"
Info: cpu_data_master_translator: "mm_interconnect_0" instantiated altera_merlin_master_translator "cpu_data_master_translator"
Info: jtag_uart_avalon_jtag_slave_translator: "mm_interconnect_0" instantiated altera_merlin_slave_translator "jtag_uart_avalon_jtag_slave_translator"
Info: cpu_data_master_agent: "mm_interconnect_0" instantiated altera_merlin_master_agent "cpu_data_master_agent"
Info: jtag_uart_avalon_jtag_slave_agent: "mm_interconnect_0" instantiated altera_merlin_slave_agent "jtag_uart_avalon_jtag_slave_agent"
Info: jtag_uart_avalon_jtag_slave_agent_rsp_fifo: "mm_interconnect_0" instantiated altera_avalon_sc_fifo "jtag_uart_avalon_jtag_slave_agent_rsp_fifo"
Info: router: "mm_interconnect_0" instantiated altera_merlin_router "router"
Info: router_001: "mm_interconnect_0" instantiated altera_merlin_router "router_001"
Info: router_002: "mm_interconnect_0" instantiated altera_merlin_router "router_002"
Info: router_004: "mm_interconnect_0" instantiated altera_merlin_router "router_004"
Info: router_007: "mm_interconnect_0" instantiated altera_merlin_router "router_007"
Info: cmd_demux: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "cmd_demux"
Info: cmd_demux_001: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "cmd_demux_001"
Info: cmd_mux: "mm_interconnect_0" instantiated altera_merlin_multiplexer "cmd_mux"
Info: cmd_mux_002: "mm_interconnect_0" instantiated altera_merlin_multiplexer "cmd_mux_002"
Info: Reusing file D:/intelFPGA/18.1/Lab4/Lab4/niosII/synthesis/submodules/altera_merlin_arbitrator.sv
Info: rsp_demux: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "rsp_demux"
Info: rsp_mux: "mm_interconnect_0" instantiated altera_merlin_multiplexer "rsp_mux"
Info: Reusing file D:/intelFPGA/18.1/Lab4/Lab4/niosII/synthesis/submodules/altera_merlin_arbitrator.sv
Info: rsp_mux_001: "mm_interconnect_0" instantiated altera_merlin_multiplexer "rsp_mux_001"
Info: Reusing file D:/intelFPGA/18.1/Lab4/Lab4/niosII/synthesis/submodules/altera_merlin_arbitrator.sv
Info: avalon_st_adapter: "mm_interconnect_0" instantiated altera_avalon_st_adapter "avalon_st_adapter"
Info: error_adapter_0: "avalon_st_adapter" instantiated error_adapter "error_adapter_0"
Info: niosII: Done "niosII" with 29 modules, 47 files
Info: Generating third-party timing and resource estimation model ...
Error: Third-party timing and resource estimation model project creation failed: K:/intelfpga_lite/18.1/quartus\bin64/quartus_sh -t quartus_greybox.tcl
Info: qsys-generate succeeded.
Info: Finished: Create HDL design files for synthesis
