======================================================================
DECISION TREE BINARY MEM METADATA FOR FPGA
======================================================================

Total Nodes: 173
Internal Nodes: 86
Leaf Nodes: 87

Memory Requirements:
  Total bits: 11,072
  Total bytes: 1,384
  Total KB: 1.35

Feature ID Mapping:
  0: arb_id_dec
  1: data_length
  2: first_byte
  3: last_byte
  4: byte_sum
  5: time_delta

Node Binary Format (64-bit):
  Bits [63:56]: Node ID (8-bit) - 0 to 255
  Bits [55:53]: Feature ID (3-bit) - 0 to 5
  Bits [52:26]: Threshold (27-bit fixed-point, format depends on feature)
    • Feature 0 (arb_id): Q11.16 format
    • Feature 1 (data_length): Q4.23 format
    • Feature 2 (first_byte): Q8.19 format
    • Feature 3 (last_byte): Q8.19 format
    • Feature 4 (byte_sum): Q11.16 format
    • Feature 5 (time_delta): Q0.27 format (pure fractional)
  Bits [25:18]: Right Child Index (8-bit)
  Bits [17:10]: Left Child Index (8-bit)
  Bits [9:2]:   Node Type (8-bit: 0x00=Internal, 0x01=Leaf)
  Bits [1:0]:   Reserved (2-bit)

Sample Node Decoding:

  Node 0:
    Binary (HEX): 0x0002F60000080400
    Binary (BIN): 0000000000000010111101100000000000000000000010000000010000000000
    Node ID: 0
    Feature ID: 0
    Type: Internal
    Left Child: 1
    Right Child: 2

  Node 1:
    Binary (HEX): 0x0106CE0000100C00
    Binary (BIN): 0000000100000110110011100000000000000000000100000000110000000000
    Node ID: 1
    Feature ID: 0
    Type: Internal
    Left Child: 3
    Right Child: 4

  Node 2:
    Binary (HEX): 0x0214C20000181400
    Binary (BIN): 0000001000010100110000100000000000000000000110000001010000000000
    Node ID: 2
    Feature ID: 0
    Type: Internal
    Left Child: 5
    Right Child: 6


How to use in FPGA:
  Verilog: $readmemb("tree.mem", memory_array);  // Use $readmemb for binary
  VHDL: Use text I/O to read binary strings

  Memory array should be:
    - Width: 64 bits
    - Depth: 173 locations
    - Address width: 8 bits
