{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1748768705111 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Elaboration Quartus Prime " "Running Quartus Prime Analysis & Elaboration" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 23.1std.1 Build 993 05/14/2024 SC Lite Edition " "Version 23.1std.1 Build 993 05/14/2024 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1748768705112 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Jun  1 16:05:05 2025 " "Processing started: Sun Jun  1 16:05:05 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1748768705112 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Design Software" 0 -1 1748768705112 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Testcase1 -c Testcase1 --analysis_and_elaboration " "Command: quartus_map --read_settings_files=on --write_settings_files=off Testcase1 -c Testcase1 --analysis_and_elaboration" {  } {  } 0 0 "Command: %1!s!" 0 0 "Design Software" 0 -1 1748768705112 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Design Software" 0 -1 1748768705221 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Design Software" 0 -1 1748768705221 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "INIT_STEP init_step IP_LCD_timer_counter.sv(90) " "Verilog HDL Declaration information at IP_LCD_timer_counter.sv(90): object \"INIT_STEP\" differs only in case from object \"init_step\" in the same scope" {  } { { "../../02_rtl/IP_LCD_timer_counter.sv" "" { Text "/home/noname_lnin/Documents/project_tiny/Viterbi_decoder/02_rtl/IP_LCD_timer_counter.sv" 90 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Design Software" 0 -1 1748768710539 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/noname_lnin/Documents/project_tiny/Viterbi_decoder/02_rtl/IP_LCD_timer_counter.sv 1 1 " "Found 1 design units, including 1 entities, in source file /home/noname_lnin/Documents/project_tiny/Viterbi_decoder/02_rtl/IP_LCD_timer_counter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 IP_LCD_timer_counter " "Found entity 1: IP_LCD_timer_counter" {  } { { "../../02_rtl/IP_LCD_timer_counter.sv" "" { Text "/home/noname_lnin/Documents/project_tiny/Viterbi_decoder/02_rtl/IP_LCD_timer_counter.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1748768710540 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1748768710540 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/noname_lnin/Documents/project_tiny/Viterbi_decoder/02_rtl/LCD_control.sv 1 1 " "Found 1 design units, including 1 entities, in source file /home/noname_lnin/Documents/project_tiny/Viterbi_decoder/02_rtl/LCD_control.sv" { { "Info" "ISGN_ENTITY_NAME" "1 LCD_control " "Found entity 1: LCD_control" {  } { { "../../02_rtl/LCD_control.sv" "" { Text "/home/noname_lnin/Documents/project_tiny/Viterbi_decoder/02_rtl/LCD_control.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1748768710540 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1748768710540 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/noname_lnin/Documents/project_tiny/Viterbi_decoder/02_rtl/ACS.sv 1 1 " "Found 1 design units, including 1 entities, in source file /home/noname_lnin/Documents/project_tiny/Viterbi_decoder/02_rtl/ACS.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ACS " "Found entity 1: ACS" {  } { { "../../02_rtl/ACS.sv" "" { Text "/home/noname_lnin/Documents/project_tiny/Viterbi_decoder/02_rtl/ACS.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1748768710541 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1748768710541 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/noname_lnin/Documents/project_tiny/Viterbi_decoder/02_rtl/Add_compare_select_unit.sv 1 1 " "Found 1 design units, including 1 entities, in source file /home/noname_lnin/Documents/project_tiny/Viterbi_decoder/02_rtl/Add_compare_select_unit.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Add_compare_select_unit " "Found entity 1: Add_compare_select_unit" {  } { { "../../02_rtl/Add_compare_select_unit.sv" "" { Text "/home/noname_lnin/Documents/project_tiny/Viterbi_decoder/02_rtl/Add_compare_select_unit.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1748768710541 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1748768710541 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/noname_lnin/Documents/project_tiny/Viterbi_decoder/02_rtl/Add_unit.sv 1 1 " "Found 1 design units, including 1 entities, in source file /home/noname_lnin/Documents/project_tiny/Viterbi_decoder/02_rtl/Add_unit.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Add_unit " "Found entity 1: Add_unit" {  } { { "../../02_rtl/Add_unit.sv" "" { Text "/home/noname_lnin/Documents/project_tiny/Viterbi_decoder/02_rtl/Add_unit.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1748768710541 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1748768710541 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/noname_lnin/Documents/project_tiny/Viterbi_decoder/02_rtl/Branch_metric_unit.sv 1 1 " "Found 1 design units, including 1 entities, in source file /home/noname_lnin/Documents/project_tiny/Viterbi_decoder/02_rtl/Branch_metric_unit.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Branch_metric_unit " "Found entity 1: Branch_metric_unit" {  } { { "../../02_rtl/Branch_metric_unit.sv" "" { Text "/home/noname_lnin/Documents/project_tiny/Viterbi_decoder/02_rtl/Branch_metric_unit.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1748768710542 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1748768710542 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/noname_lnin/Documents/project_tiny/Viterbi_decoder/02_rtl/Compare_unit.sv 1 1 " "Found 1 design units, including 1 entities, in source file /home/noname_lnin/Documents/project_tiny/Viterbi_decoder/02_rtl/Compare_unit.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Compare_unit " "Found entity 1: Compare_unit" {  } { { "../../02_rtl/Compare_unit.sv" "" { Text "/home/noname_lnin/Documents/project_tiny/Viterbi_decoder/02_rtl/Compare_unit.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1748768710542 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1748768710542 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/noname_lnin/Documents/project_tiny/Viterbi_decoder/02_rtl/Full_adder.sv 1 1 " "Found 1 design units, including 1 entities, in source file /home/noname_lnin/Documents/project_tiny/Viterbi_decoder/02_rtl/Full_adder.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Full_adder " "Found entity 1: Full_adder" {  } { { "../../02_rtl/Full_adder.sv" "" { Text "/home/noname_lnin/Documents/project_tiny/Viterbi_decoder/02_rtl/Full_adder.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1748768710542 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1748768710542 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/noname_lnin/Documents/project_tiny/Viterbi_decoder/02_rtl/Hamming_distance.sv 1 1 " "Found 1 design units, including 1 entities, in source file /home/noname_lnin/Documents/project_tiny/Viterbi_decoder/02_rtl/Hamming_distance.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Hamming_distance " "Found entity 1: Hamming_distance" {  } { { "../../02_rtl/Hamming_distance.sv" "" { Text "/home/noname_lnin/Documents/project_tiny/Viterbi_decoder/02_rtl/Hamming_distance.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1748768710543 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1748768710543 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/noname_lnin/Documents/project_tiny/Viterbi_decoder/02_rtl/SIPO.sv 1 1 " "Found 1 design units, including 1 entities, in source file /home/noname_lnin/Documents/project_tiny/Viterbi_decoder/02_rtl/SIPO.sv" { { "Info" "ISGN_ENTITY_NAME" "1 SIPO " "Found entity 1: SIPO" {  } { { "../../02_rtl/SIPO.sv" "" { Text "/home/noname_lnin/Documents/project_tiny/Viterbi_decoder/02_rtl/SIPO.sv" 185 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1748768710543 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1748768710543 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/noname_lnin/Documents/project_tiny/Viterbi_decoder/02_rtl/Path_metric_unit.sv 1 1 " "Found 1 design units, including 1 entities, in source file /home/noname_lnin/Documents/project_tiny/Viterbi_decoder/02_rtl/Path_metric_unit.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Path_metric_unit " "Found entity 1: Path_metric_unit" {  } { { "../../02_rtl/Path_metric_unit.sv" "" { Text "/home/noname_lnin/Documents/project_tiny/Viterbi_decoder/02_rtl/Path_metric_unit.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1748768710544 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1748768710544 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/noname_lnin/Documents/project_tiny/Viterbi_decoder/02_rtl/PISO.sv 1 1 " "Found 1 design units, including 1 entities, in source file /home/noname_lnin/Documents/project_tiny/Viterbi_decoder/02_rtl/PISO.sv" { { "Info" "ISGN_ENTITY_NAME" "1 PISO " "Found entity 1: PISO" {  } { { "../../02_rtl/PISO.sv" "" { Text "/home/noname_lnin/Documents/project_tiny/Viterbi_decoder/02_rtl/PISO.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1748768710544 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1748768710544 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/noname_lnin/Documents/project_tiny/Viterbi_decoder/02_rtl/Survivor_path_memory_unit.sv 5 5 " "Found 5 design units, including 5 entities, in source file /home/noname_lnin/Documents/project_tiny/Viterbi_decoder/02_rtl/Survivor_path_memory_unit.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Survivor_path_memory_unit " "Found entity 1: Survivor_path_memory_unit" {  } { { "../../02_rtl/Survivor_path_memory_unit.sv" "" { Text "/home/noname_lnin/Documents/project_tiny/Viterbi_decoder/02_rtl/Survivor_path_memory_unit.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1748768710545 ""} { "Info" "ISGN_ENTITY_NAME" "2 state_machine " "Found entity 2: state_machine" {  } { { "../../02_rtl/Survivor_path_memory_unit.sv" "" { Text "/home/noname_lnin/Documents/project_tiny/Viterbi_decoder/02_rtl/Survivor_path_memory_unit.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1748768710545 ""} { "Info" "ISGN_ENTITY_NAME" "3 next_state_logic " "Found entity 3: next_state_logic" {  } { { "../../02_rtl/Survivor_path_memory_unit.sv" "" { Text "/home/noname_lnin/Documents/project_tiny/Viterbi_decoder/02_rtl/Survivor_path_memory_unit.sv" 86 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1748768710545 ""} { "Info" "ISGN_ENTITY_NAME" "4 state_memory " "Found entity 4: state_memory" {  } { { "../../02_rtl/Survivor_path_memory_unit.sv" "" { Text "/home/noname_lnin/Documents/project_tiny/Viterbi_decoder/02_rtl/Survivor_path_memory_unit.sv" 139 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1748768710545 ""} { "Info" "ISGN_ENTITY_NAME" "5 output_logic " "Found entity 5: output_logic" {  } { { "../../02_rtl/Survivor_path_memory_unit.sv" "" { Text "/home/noname_lnin/Documents/project_tiny/Viterbi_decoder/02_rtl/Survivor_path_memory_unit.sv" 168 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1748768710545 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1748768710545 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/noname_lnin/Documents/project_tiny/Viterbi_decoder/02_rtl/Viterbi_decoding.sv 1 1 " "Found 1 design units, including 1 entities, in source file /home/noname_lnin/Documents/project_tiny/Viterbi_decoder/02_rtl/Viterbi_decoding.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Viterbi_decoding " "Found entity 1: Viterbi_decoding" {  } { { "../../02_rtl/Viterbi_decoding.sv" "" { Text "/home/noname_lnin/Documents/project_tiny/Viterbi_decoder/02_rtl/Viterbi_decoding.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1748768710545 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1748768710545 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Testcase1.sv 1 1 " "Found 1 design units, including 1 entities, in source file Testcase1.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Testcase1 " "Found entity 1: Testcase1" {  } { { "Testcase1.sv" "" { Text "/home/noname_lnin/Documents/project_tiny/Viterbi_decoder/04_imple/Testcase1/Testcase1.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1748768710547 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1748768710547 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "o_data Testcase1.sv(60) " "Verilog HDL Implicit Net warning at Testcase1.sv(60): created implicit net for \"o_data\"" {  } { { "Testcase1.sv" "" { Text "/home/noname_lnin/Documents/project_tiny/Viterbi_decoder/04_imple/Testcase1/Testcase1.sv" 60 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Design Software" 0 -1 1748768710547 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "IP_LCD_timer_counter IP_LCD_timer_counter.sv(24) " "Verilog HDL Parameter Declaration warning at IP_LCD_timer_counter.sv(24): Parameter Declaration in module \"IP_LCD_timer_counter\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "../../02_rtl/IP_LCD_timer_counter.sv" "" { Text "/home/noname_lnin/Documents/project_tiny/Viterbi_decoder/02_rtl/IP_LCD_timer_counter.sv" 24 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Design Software" 0 -1 1748768710547 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "IP_LCD_timer_counter IP_LCD_timer_counter.sv(85) " "Verilog HDL Parameter Declaration warning at IP_LCD_timer_counter.sv(85): Parameter Declaration in module \"IP_LCD_timer_counter\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "../../02_rtl/IP_LCD_timer_counter.sv" "" { Text "/home/noname_lnin/Documents/project_tiny/Viterbi_decoder/02_rtl/IP_LCD_timer_counter.sv" 85 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Design Software" 0 -1 1748768710547 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "IP_LCD_timer_counter IP_LCD_timer_counter.sv(101) " "Verilog HDL Parameter Declaration warning at IP_LCD_timer_counter.sv(101): Parameter Declaration in module \"IP_LCD_timer_counter\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "../../02_rtl/IP_LCD_timer_counter.sv" "" { Text "/home/noname_lnin/Documents/project_tiny/Viterbi_decoder/02_rtl/IP_LCD_timer_counter.sv" 101 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Design Software" 0 -1 1748768710547 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "LCD_control LCD_control.sv(19) " "Verilog HDL Parameter Declaration warning at LCD_control.sv(19): Parameter Declaration in module \"LCD_control\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "../../02_rtl/LCD_control.sv" "" { Text "/home/noname_lnin/Documents/project_tiny/Viterbi_decoder/02_rtl/LCD_control.sv" 19 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Design Software" 0 -1 1748768710548 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "SIPO SIPO.sv(196) " "Verilog HDL Parameter Declaration warning at SIPO.sv(196): Parameter Declaration in module \"SIPO\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "../../02_rtl/SIPO.sv" "" { Text "/home/noname_lnin/Documents/project_tiny/Viterbi_decoder/02_rtl/SIPO.sv" 196 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Design Software" 0 -1 1748768710548 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "PISO PISO.sv(14) " "Verilog HDL Parameter Declaration warning at PISO.sv(14): Parameter Declaration in module \"PISO\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "../../02_rtl/PISO.sv" "" { Text "/home/noname_lnin/Documents/project_tiny/Viterbi_decoder/02_rtl/PISO.sv" 14 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Design Software" 0 -1 1748768710549 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "PISO PISO.sv(15) " "Verilog HDL Parameter Declaration warning at PISO.sv(15): Parameter Declaration in module \"PISO\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "../../02_rtl/PISO.sv" "" { Text "/home/noname_lnin/Documents/project_tiny/Viterbi_decoder/02_rtl/PISO.sv" 15 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Design Software" 0 -1 1748768710549 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "Testcase1.sv(104) " "Verilog HDL Instantiation warning at Testcase1.sv(104): instance has no name" {  } { { "Testcase1.sv" "" { Text "/home/noname_lnin/Documents/project_tiny/Viterbi_decoder/04_imple/Testcase1/Testcase1.sv" 104 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Design Software" 0 -1 1748768710549 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "Testcase1 " "Elaborating entity \"Testcase1\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Design Software" 0 -1 1748768710574 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PISO PISO:PISO_unit " "Elaborating entity \"PISO\" for hierarchy \"PISO:PISO_unit\"" {  } { { "Testcase1.sv" "PISO_unit" { Text "/home/noname_lnin/Documents/project_tiny/Viterbi_decoder/04_imple/Testcase1/Testcase1.sv" 38 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1748768710579 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Viterbi_decoding Viterbi_decoding:VD_unit " "Elaborating entity \"Viterbi_decoding\" for hierarchy \"Viterbi_decoding:VD_unit\"" {  } { { "Testcase1.sv" "VD_unit" { Text "/home/noname_lnin/Documents/project_tiny/Viterbi_decoder/04_imple/Testcase1/Testcase1.sv" 48 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1748768710580 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Branch_metric_unit Viterbi_decoding:VD_unit\|Branch_metric_unit:BMU " "Elaborating entity \"Branch_metric_unit\" for hierarchy \"Viterbi_decoding:VD_unit\|Branch_metric_unit:BMU\"" {  } { { "../../02_rtl/Viterbi_decoding.sv" "BMU" { Text "/home/noname_lnin/Documents/project_tiny/Viterbi_decoder/02_rtl/Viterbi_decoding.sv" 23 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1748768710580 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Hamming_distance Viterbi_decoding:VD_unit\|Branch_metric_unit:BMU\|Hamming_distance:HD0 " "Elaborating entity \"Hamming_distance\" for hierarchy \"Viterbi_decoding:VD_unit\|Branch_metric_unit:BMU\|Hamming_distance:HD0\"" {  } { { "../../02_rtl/Branch_metric_unit.sv" "HD0" { Text "/home/noname_lnin/Documents/project_tiny/Viterbi_decoder/02_rtl/Branch_metric_unit.sv" 17 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1748768710580 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Full_adder Viterbi_decoding:VD_unit\|Branch_metric_unit:BMU\|Hamming_distance:HD0\|Full_adder:FA " "Elaborating entity \"Full_adder\" for hierarchy \"Viterbi_decoding:VD_unit\|Branch_metric_unit:BMU\|Hamming_distance:HD0\|Full_adder:FA\"" {  } { { "../../02_rtl/Hamming_distance.sv" "FA" { Text "/home/noname_lnin/Documents/project_tiny/Viterbi_decoder/02_rtl/Hamming_distance.sv" 18 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1748768710581 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Path_metric_unit Viterbi_decoding:VD_unit\|Path_metric_unit:PMU " "Elaborating entity \"Path_metric_unit\" for hierarchy \"Viterbi_decoding:VD_unit\|Path_metric_unit:PMU\"" {  } { { "../../02_rtl/Viterbi_decoding.sv" "PMU" { Text "/home/noname_lnin/Documents/project_tiny/Viterbi_decoder/02_rtl/Viterbi_decoding.sv" 62 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1748768710583 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Add_compare_select_unit Viterbi_decoding:VD_unit\|Add_compare_select_unit:ACSU " "Elaborating entity \"Add_compare_select_unit\" for hierarchy \"Viterbi_decoding:VD_unit\|Add_compare_select_unit:ACSU\"" {  } { { "../../02_rtl/Viterbi_decoding.sv" "ACSU" { Text "/home/noname_lnin/Documents/project_tiny/Viterbi_decoder/02_rtl/Viterbi_decoding.sv" 77 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1748768710584 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ACS Viterbi_decoding:VD_unit\|Add_compare_select_unit:ACSU\|ACS:ACS_0 " "Elaborating entity \"ACS\" for hierarchy \"Viterbi_decoding:VD_unit\|Add_compare_select_unit:ACSU\|ACS:ACS_0\"" {  } { { "../../02_rtl/Add_compare_select_unit.sv" "ACS_0" { Text "/home/noname_lnin/Documents/project_tiny/Viterbi_decoder/02_rtl/Add_compare_select_unit.sv" 24 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1748768710584 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Add_unit Viterbi_decoding:VD_unit\|Add_compare_select_unit:ACSU\|ACS:ACS_0\|Add_unit:ADD0 " "Elaborating entity \"Add_unit\" for hierarchy \"Viterbi_decoding:VD_unit\|Add_compare_select_unit:ACSU\|ACS:ACS_0\|Add_unit:ADD0\"" {  } { { "../../02_rtl/ACS.sv" "ADD0" { Text "/home/noname_lnin/Documents/project_tiny/Viterbi_decoder/02_rtl/ACS.sv" 17 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1748768710584 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Compare_unit Viterbi_decoding:VD_unit\|Add_compare_select_unit:ACSU\|ACS:ACS_0\|Compare_unit:CP " "Elaborating entity \"Compare_unit\" for hierarchy \"Viterbi_decoding:VD_unit\|Add_compare_select_unit:ACSU\|ACS:ACS_0\|Compare_unit:CP\"" {  } { { "../../02_rtl/ACS.sv" "CP" { Text "/home/noname_lnin/Documents/project_tiny/Viterbi_decoder/02_rtl/ACS.sv" 28 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1748768710585 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Survivor_path_memory_unit Viterbi_decoding:VD_unit\|Survivor_path_memory_unit:SPMU " "Elaborating entity \"Survivor_path_memory_unit\" for hierarchy \"Viterbi_decoding:VD_unit\|Survivor_path_memory_unit:SPMU\"" {  } { { "../../02_rtl/Viterbi_decoding.sv" "SPMU" { Text "/home/noname_lnin/Documents/project_tiny/Viterbi_decoder/02_rtl/Viterbi_decoding.sv" 89 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1748768710589 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "state_machine Viterbi_decoding:VD_unit\|Survivor_path_memory_unit:SPMU\|state_machine:u_state_machine " "Elaborating entity \"state_machine\" for hierarchy \"Viterbi_decoding:VD_unit\|Survivor_path_memory_unit:SPMU\|state_machine:u_state_machine\"" {  } { { "../../02_rtl/Survivor_path_memory_unit.sv" "u_state_machine" { Text "/home/noname_lnin/Documents/project_tiny/Viterbi_decoder/02_rtl/Survivor_path_memory_unit.sv" 39 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1748768710590 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "next_state_logic Viterbi_decoding:VD_unit\|Survivor_path_memory_unit:SPMU\|state_machine:u_state_machine\|next_state_logic:NSL " "Elaborating entity \"next_state_logic\" for hierarchy \"Viterbi_decoding:VD_unit\|Survivor_path_memory_unit:SPMU\|state_machine:u_state_machine\|next_state_logic:NSL\"" {  } { { "../../02_rtl/Survivor_path_memory_unit.sv" "NSL" { Text "/home/noname_lnin/Documents/project_tiny/Viterbi_decoder/02_rtl/Survivor_path_memory_unit.sv" 67 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1748768710590 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "state_memory Viterbi_decoding:VD_unit\|Survivor_path_memory_unit:SPMU\|state_machine:u_state_machine\|state_memory:SM " "Elaborating entity \"state_memory\" for hierarchy \"Viterbi_decoding:VD_unit\|Survivor_path_memory_unit:SPMU\|state_machine:u_state_machine\|state_memory:SM\"" {  } { { "../../02_rtl/Survivor_path_memory_unit.sv" "SM" { Text "/home/noname_lnin/Documents/project_tiny/Viterbi_decoder/02_rtl/Survivor_path_memory_unit.sv" 76 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1748768710591 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "output_logic Viterbi_decoding:VD_unit\|Survivor_path_memory_unit:SPMU\|state_machine:u_state_machine\|output_logic:OL " "Elaborating entity \"output_logic\" for hierarchy \"Viterbi_decoding:VD_unit\|Survivor_path_memory_unit:SPMU\|state_machine:u_state_machine\|output_logic:OL\"" {  } { { "../../02_rtl/Survivor_path_memory_unit.sv" "OL" { Text "/home/noname_lnin/Documents/project_tiny/Viterbi_decoder/02_rtl/Survivor_path_memory_unit.sv" 82 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1748768710591 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SIPO SIPO:SIPO_unit " "Elaborating entity \"SIPO\" for hierarchy \"SIPO:SIPO_unit\"" {  } { { "Testcase1.sv" "SIPO_unit" { Text "/home/noname_lnin/Documents/project_tiny/Viterbi_decoder/04_imple/Testcase1/Testcase1.sv" 62 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1748768710592 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LCD_control LCD_control:LCD_control " "Elaborating entity \"LCD_control\" for hierarchy \"LCD_control:LCD_control\"" {  } { { "Testcase1.sv" "LCD_control" { Text "/home/noname_lnin/Documents/project_tiny/Viterbi_decoder/04_imple/Testcase1/Testcase1.sv" 83 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1748768710593 ""}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "LCD_control.sv(84) " "Verilog HDL Case Statement information at LCD_control.sv(84): all case item expressions in this case statement are onehot" {  } { { "../../02_rtl/LCD_control.sv" "" { Text "/home/noname_lnin/Documents/project_tiny/Viterbi_decoder/02_rtl/LCD_control.sv" 84 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Design Software" 0 -1 1748768710593 "|Testcase1|LCD_control:LCD_control"}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "LCD_control.sv(106) " "Verilog HDL Case Statement information at LCD_control.sv(106): all case item expressions in this case statement are onehot" {  } { { "../../02_rtl/LCD_control.sv" "" { Text "/home/noname_lnin/Documents/project_tiny/Viterbi_decoder/02_rtl/LCD_control.sv" 106 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Design Software" 0 -1 1748768710593 "|Testcase1|LCD_control:LCD_control"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "IP_LCD_timer_counter IP_LCD_timer_counter:comb_4 " "Elaborating entity \"IP_LCD_timer_counter\" for hierarchy \"IP_LCD_timer_counter:comb_4\"" {  } { { "Testcase1.sv" "comb_4" { Text "/home/noname_lnin/Documents/project_tiny/Viterbi_decoder/04_imple/Testcase1/Testcase1.sv" 104 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1748768710593 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 9 IP_LCD_timer_counter.sv(103) " "Verilog HDL assignment warning at IP_LCD_timer_counter.sv(103): truncated value with size 32 to match size of target (9)" {  } { { "../../02_rtl/IP_LCD_timer_counter.sv" "" { Text "/home/noname_lnin/Documents/project_tiny/Viterbi_decoder/02_rtl/IP_LCD_timer_counter.sv" 103 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1748768710594 "|Testcase1|IP_LCD_timer_counter:comb_4"}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "IP_LCD_timer_counter.sv(254) " "Verilog HDL Case Statement information at IP_LCD_timer_counter.sv(254): all case item expressions in this case statement are onehot" {  } { { "../../02_rtl/IP_LCD_timer_counter.sv" "" { Text "/home/noname_lnin/Documents/project_tiny/Viterbi_decoder/02_rtl/IP_LCD_timer_counter.sv" 254 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Design Software" 0 -1 1748768710594 "|Testcase1|IP_LCD_timer_counter:comb_4"}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "IP_LCD_timer_counter.sv(456) " "Verilog HDL Case Statement information at IP_LCD_timer_counter.sv(456): all case item expressions in this case statement are onehot" {  } { { "../../02_rtl/IP_LCD_timer_counter.sv" "" { Text "/home/noname_lnin/Documents/project_tiny/Viterbi_decoder/02_rtl/IP_LCD_timer_counter.sv" 456 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Design Software" 0 -1 1748768710594 "|Testcase1|IP_LCD_timer_counter:comb_4"}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "IP_LCD_timer_counter.sv(512) " "Verilog HDL Case Statement information at IP_LCD_timer_counter.sv(512): all case item expressions in this case statement are onehot" {  } { { "../../02_rtl/IP_LCD_timer_counter.sv" "" { Text "/home/noname_lnin/Documents/project_tiny/Viterbi_decoder/02_rtl/IP_LCD_timer_counter.sv" 512 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Design Software" 0 -1 1748768710594 "|Testcase1|IP_LCD_timer_counter:comb_4"}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "IP_LCD_timer_counter.sv(536) " "Verilog HDL Case Statement information at IP_LCD_timer_counter.sv(536): all case item expressions in this case statement are onehot" {  } { { "../../02_rtl/IP_LCD_timer_counter.sv" "" { Text "/home/noname_lnin/Documents/project_tiny/Viterbi_decoder/02_rtl/IP_LCD_timer_counter.sv" 536 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Design Software" 0 -1 1748768710594 "|Testcase1|IP_LCD_timer_counter:comb_4"}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "2 " "2 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Design Software" 0 -1 1748768710637 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "/home/noname_lnin/Documents/project_tiny/Viterbi_decoder/04_imple/Testcase1/output_files/Testcase1.map.smsg " "Generated suppressed messages file /home/noname_lnin/Documents/project_tiny/Viterbi_decoder/04_imple/Testcase1/output_files/Testcase1.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Design Software" 0 -1 1748768710646 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Elaboration 0 s 12 s Quartus Prime " "Quartus Prime Analysis & Elaboration was successful. 0 errors, 12 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "655 " "Peak virtual memory: 655 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1748768710649 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Jun  1 16:05:10 2025 " "Processing ended: Sun Jun  1 16:05:10 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1748768710649 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:05 " "Elapsed time: 00:00:05" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1748768710649 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:15 " "Total CPU time (on all processors): 00:00:15" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1748768710649 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Design Software" 0 -1 1748768710649 ""}
