Selective code transformation for dual instruction set processors