// Seed: 3125859930
module module_0 (
    input supply1 id_0,
    input supply0 id_1,
    input supply1 id_2
);
  always id_4 = -1'b0 ** id_0;
  assign id_5 = -1;
endmodule
module module_1 (
    input tri1 id_0,
    input supply1 id_1,
    input wand id_2,
    input wor id_3,
    output supply1 id_4,
    input supply0 id_5,
    input tri0 id_6,
    input supply1 id_7,
    output tri1 id_8,
    input supply0 id_9,
    input tri0 id_10,
    input tri1 id_11,
    output tri0 id_12,
    output wor id_13,
    input supply0 id_14,
    input wire id_15,
    output wire id_16,
    id_53,
    input tri0 id_17,
    output tri id_18,
    output tri1 id_19,
    input tri0 id_20,
    input uwire id_21,
    input tri1 id_22,
    output tri0 id_23,
    output wire id_24,
    input wire id_25,
    output wand id_26,
    input tri0 id_27,
    input supply0 id_28,
    output tri1 id_29,
    input wor id_30,
    output tri0 id_31,
    input supply1 id_32,
    output tri id_33,
    output tri0 id_34,
    input wor id_35,
    input supply0 id_36,
    input tri0 id_37,
    output tri0 id_38,
    input wand id_39,
    input wor id_40,
    input supply0 id_41,
    input supply1 id_42,
    input tri id_43,
    input supply1 id_44,
    input wor id_45,
    output tri id_46,
    input uwire id_47,
    input tri0 id_48,
    input wand id_49,
    id_54,
    output tri0 id_50,
    input wand id_51
);
  wire id_55, id_56, id_57;
  module_0 modCall_1 (
      id_40,
      id_39,
      id_44
  );
  assign modCall_1.type_1 = 0;
  assign id_12 = id_6;
  assign id_53 = id_14;
endmodule
