#-----------------------------------------------------------
# Vivado v2021.2 (64-bit)
# SW Build 3367213 on Tue Oct 19 02:47:39 MDT 2021
# IP Build 3369179 on Thu Oct 21 08:25:16 MDT 2021
# Start of session at: Mon Dec 23 00:02:36 2024
# Process ID: 2697744
# Current directory: /home/ziyuanwang/GraphLily/generate_bitstream/build_balance_valtunsigned.2.4/proj/build_dir.hw/link/vivado/vpl
# Command line: vivado -log vivado.log -applog -messageDb vivado.pb -mode batch -source vpl.tcl -notrace
# Log file: /home/ziyuanwang/GraphLily/generate_bitstream/build_balance_valtunsigned.2.4/proj/build_dir.hw/link/vivado/vpl/vivado.log
# Journal file: /home/ziyuanwang/GraphLily/generate_bitstream/build_balance_valtunsigned.2.4/proj/build_dir.hw/link/vivado/vpl/vivado.jou
# Running On: hacc-gpu0, OS: Linux, CPU Frequency: 3298.523 MHz, CPU Physical cores: 1, Host memory: 540672 MB
#-----------------------------------------------------------
source vpl.tcl -notrace
INFO: Dispatch client connection id - 43953
WARNING: failed to connect to dispatch server - client already initialized
[00:02:53] Run vpl: Step create_project: Started
INFO: [OCL_UTIL] current step: vpl.create_project
Creating Vivado project.
INFO: [OCL_UTIL] internal step: source .local/hw_platform/tcl_hooks/dynamic_prelink.tcl
INFO: [OCL_UTIL] internal step: create_project -part xcu280-fsvh2892-2L-e -force prj prj
create_project: Time (s): cpu = 00:00:06 ; elapsed = 00:00:14 . Memory (MB): peak = 2750.312 ; gain = 0.023 ; free physical = 23327 ; free virtual = 472550
INFO: [OCL_UTIL] set_property design_mode GateLvl [current_fileset]
INFO: [Vivado 12-3498] Setting project source management mode (property SOURCE_MGMT_MODE) to "None".
INFO: [OCL_UTIL] set_property PR_FLOW 1 [current_project]
INFO: [OCL_UTIL] internal step: add_files .local/hw_platform/xilinx_u280_xdma_201920_3_bb_locked.dcp
INFO: [OCL_UTIL] internal step: create_partition_def -name my_pd -module pfm_dynamic
INFO: [OCL_UTIL] internal step: create_reconfig_module -name my_rm -partition_def [get_partition_defs my_pd ] -top pfm_dynamic
INFO: [OCL_UTIL] set_property use_blackbox_stub false [get_filesets my_rm -of_objects [get_reconfig_modules my_rm]]
INFO: [OCL_UTIL] set_property USE_BLACKBOX_STUB 0 [get_partition_defs my_pd]
INFO: [OCL_UTIL] internal step: create_pr_configuration -name config_1 -partitions [list pfm_top_i/dynamic_region:my_rm]
CRITICAL WARNING: [filemgmt 20-730] Could not find a top module in the fileset my_rm.
Resolution: With the gui up, review the source files in the Sources window. Use Add Sources to add any needed sources. If the files are disabled, enable them. You can also select the file and choose Set Used In from the pop-up menu. Review if they are being used at the proper points of the flow.
[00:03:08] Run vpl: Step create_project: Completed
[00:03:08] Run vpl: Step create_bd: Started
INFO: [OCL_UTIL] current step: vpl.create_bd
INFO: [OCL_UTIL] set_property board_part_repo_paths .local/hw_platform/board [current_project]
INFO: [OCL_UTIL] set_property board_part xilinx.com:au280:part0:1.0 [current_project]
INFO: [OCL_UTIL] setting ip_repo_paths: /home/ziyuanwang/GraphLily/generate_bitstream/build_balance_valtunsigned.2.4/proj/build_dir.hw/link/int/xo/ip_repo/xilinx_com_hls_overlay_1_0 .local/hw_platform/iprepo /tools/Xilinx/Vitis/2021.2/data/cache/xilinx .local/hw_platform/ipcache /tools/Xilinx/Vitis/2021.2/data/ip
INFO: [OCL_UTIL] internal step: update_ip_catalog
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/ziyuanwang/GraphLily/generate_bitstream/build_balance_valtunsigned.2.4/proj/build_dir.hw/link/int/xo/ip_repo/xilinx_com_hls_overlay_1_0'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/ziyuanwang/GraphLily/generate_bitstream/build_balance_valtunsigned.2.4/proj/build_dir.hw/link/vivado/vpl/.local/hw_platform/iprepo'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/tools/Xilinx/Vitis/2021.2/data/cache/xilinx'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/ziyuanwang/GraphLily/generate_bitstream/build_balance_valtunsigned.2.4/proj/build_dir.hw/link/vivado/vpl/.local/hw_platform/ipcache'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/tools/Xilinx/Vitis/2021.2/data/ip'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/tools/Xilinx/Vivado/2021.2/data/ip'.
INFO: [OCL_UTIL] internal step: config_ip_cache -use_cache_location /home/ziyuanwang/GraphLily/generate_bitstream/build_balance_valtunsigned.2.4/proj/.ipcache
INFO: [OCL_UTIL] internal step: import_files -norecurse .local/hw_platform/bd/pfm_dynamic.bd -of_objects my_rm
WARNING: [BD 41-2576] File '/home/ziyuanwang/GraphLily/generate_bitstream/build_balance_valtunsigned.2.4/proj/build_dir.hw/link/vivado/vpl/.local/hw_platform/bd/pfm_dynamic_sim_netlist.vhdl' referenced by design 'pfm_dynamic' could not be found.
WARNING: [BD 41-2576] File '/home/ziyuanwang/GraphLily/generate_bitstream/build_balance_valtunsigned.2.4/proj/build_dir.hw/link/vivado/vpl/.local/hw_platform/bd/pfm_dynamic_sim_netlist.v' referenced by design 'pfm_dynamic' could not be found.
WARNING: [BD 41-2576] File '/home/ziyuanwang/GraphLily/generate_bitstream/build_balance_valtunsigned.2.4/proj/build_dir.hw/link/vivado/vpl/.local/hw_platform/bd/pfm_dynamic_stub.vhdl' referenced by design 'pfm_dynamic' could not be found.
WARNING: [BD 41-2576] File '/home/ziyuanwang/GraphLily/generate_bitstream/build_balance_valtunsigned.2.4/proj/build_dir.hw/link/vivado/vpl/.local/hw_platform/bd/pfm_dynamic_stub.v' referenced by design 'pfm_dynamic' could not be found.
WARNING: [BD 41-2576] File '/home/ziyuanwang/GraphLily/generate_bitstream/build_balance_valtunsigned.2.4/proj/build_dir.hw/link/vivado/vpl/.local/hw_platform/bd/pfm_dynamic.dcp' referenced by design 'pfm_dynamic' could not be found.
WARNING: [BD 41-2576] File '/home/ziyuanwang/GraphLily/generate_bitstream/build_balance_valtunsigned.2.4/proj/build_dir.hw/link/vivado/vpl/.local/hw_platform/bd/synth/pfm_dynamic.v' referenced by design 'pfm_dynamic' could not be found.
WARNING: [BD 41-2576] File '/home/ziyuanwang/GraphLily/generate_bitstream/build_balance_valtunsigned.2.4/proj/build_dir.hw/link/vivado/vpl/.local/hw_platform/bd/sim/pfm_dynamic.v' referenced by design 'pfm_dynamic' could not be found.
WARNING: [BD 41-2576] File '/home/ziyuanwang/GraphLily/generate_bitstream/build_balance_valtunsigned.2.4/proj/build_dir.hw/link/vivado/vpl/.local/hw_platform/bd/pfm_dynamic_ooc.xdc' referenced by design 'pfm_dynamic' could not be found.
WARNING: [BD 41-2576] File '/home/ziyuanwang/GraphLily/generate_bitstream/build_balance_valtunsigned.2.4/proj/build_dir.hw/link/vivado/vpl/.local/hw_platform/bd/hw_handoff/pfm_dynamic.hwh' referenced by design 'pfm_dynamic' could not be found.
WARNING: [BD 41-2576] File '/home/ziyuanwang/GraphLily/generate_bitstream/build_balance_valtunsigned.2.4/proj/build_dir.hw/link/vivado/vpl/.local/hw_platform/bd/hw_handoff/pfm_dynamic_bd.tcl' referenced by design 'pfm_dynamic' could not be found.
WARNING: [BD 41-2576] File '/home/ziyuanwang/GraphLily/generate_bitstream/build_balance_valtunsigned.2.4/proj/build_dir.hw/link/vivado/vpl/.local/hw_platform/bd/synth/pfm_dynamic.hwdef' referenced by design 'pfm_dynamic' could not be found.
WARNING: [BD 41-2576] File '/home/ziyuanwang/GraphLily/generate_bitstream/build_balance_valtunsigned.2.4/proj/build_dir.hw/link/vivado/vpl/.local/hw_platform/bd/sim/pfm_dynamic.protoinst' referenced by design 'pfm_dynamic' could not be found.
INFO: [Project 1-1727] Source BDs should be added before importing the top BD /home/ziyuanwang/GraphLily/generate_bitstream/build_balance_valtunsigned.2.4/proj/build_dir.hw/link/vivado/vpl/.local/hw_platform/bd/pfm_dynamic.bd with BDC
WARNING: [BD 41-1661] One or more IPs have been locked in the design 'pfm_dynamic.bd'. Please run report_ip_status for more details and recommendations on how to fix this issue.
List of locked IPs:
pfm_dynamic_s00_regslice_8
pfm_dynamic_m01_regslice_5
pfm_dynamic_s00_regslice_7
pfm_dynamic_m00_regslice_0
pfm_dynamic_xlconcat_interrupt_3_0
pfm_dynamic_xlconstant_gnd_0
pfm_dynamic_xlconcat_interrupt_2_0
pfm_dynamic_axi_vip_ctrl_hbm_mgntpf_0
pfm_dynamic_interconnect_axilite_user_slr2_0
pfm_dynamic_init_cal_combine_mss_0
pfm_dynamic_xlconcat_interrupt_1_0
pfm_dynamic_auto_cc_0
pfm_dynamic_axilite_user_input_reg_0
pfm_dynamic_logic_reset_op_1
pfm_dynamic_xlconcat_interrupt_0
pfm_dynamic_debug_bridge_xsdbm_0
pfm_dynamic_axi_vip_ctrl_mgntpf_0
pfm_dynamic_xlconcat_interrupt_0_0
pfm_dynamic_hmss_0_0
pfm_dynamic_util_and2_hbm_0
pfm_dynamic_regslice_pipe_ctrl_mgntpf_0
pfm_dynamic_interconnect_axilite_user_slr0_0
pfm_dynamic_s00_regslice_6
pfm_dynamic_regslice_pipe_ctrl_hbm_mgntpf_0
pfm_dynamic_axi_vip_data_0
pfm_dynamic_m02_regslice_0
pfm_dynamic_axi_cdc_xdma_0
pfm_dynamic_memory_subsystem_0
pfm_dynamic_axi_vip_ctrl_userpf_0
pfm_dynamic_m01_regslice_4
pfm_dynamic_util_and2_hbm_ctrl_reset_0
pfm_dynamic_axi_gpio_null_slr1_0
pfm_dynamic_axi_gpio_null_slr0_0
pfm_dynamic_logic_reset_op_0
pfm_dynamic_interconnect_axilite_user_slr1_0
pfm_dynamic_xdma_smartconnect_0
pfm_dynamic_util_and2_slr0_0
pfm_dynamic_xbar_0
pfm_dynamic_util_and2_slr1_0
pfm_dynamic_sdx_mss_regslice_0
pfm_dynamic_axi_gpio_null_slr2_0
pfm_dynamic_xbar_1
pfm_dynamic_axi_interconnect_0_0
pfm_dynamic_dna_self_check_placeholder_0_0
pfm_dynamic_util_and2_slr2_0

CRITICAL WARNING: [BD 41-2597] Failed to copy '/home/ziyuanwang/GraphLily/generate_bitstream/build_balance_valtunsigned.2.4/proj/build_dir.hw/link/vivado/vpl/.local/hw_platform/bd/pfm_dynamic_sim_netlist.vhdl' to '/home/ziyuanwang/GraphLily/generate_bitstream/build_balance_valtunsigned.2.4/proj/build_dir.hw/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/pfm_dynamic_sim_netlist.vhdl'
CRITICAL WARNING: [BD 41-2597] Failed to copy '/home/ziyuanwang/GraphLily/generate_bitstream/build_balance_valtunsigned.2.4/proj/build_dir.hw/link/vivado/vpl/.local/hw_platform/bd/pfm_dynamic_sim_netlist.v' to '/home/ziyuanwang/GraphLily/generate_bitstream/build_balance_valtunsigned.2.4/proj/build_dir.hw/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/pfm_dynamic_sim_netlist.v'
CRITICAL WARNING: [BD 41-2597] Failed to copy '/home/ziyuanwang/GraphLily/generate_bitstream/build_balance_valtunsigned.2.4/proj/build_dir.hw/link/vivado/vpl/.local/hw_platform/bd/pfm_dynamic_stub.vhdl' to '/home/ziyuanwang/GraphLily/generate_bitstream/build_balance_valtunsigned.2.4/proj/build_dir.hw/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/pfm_dynamic_stub.vhdl'
CRITICAL WARNING: [BD 41-2597] Failed to copy '/home/ziyuanwang/GraphLily/generate_bitstream/build_balance_valtunsigned.2.4/proj/build_dir.hw/link/vivado/vpl/.local/hw_platform/bd/pfm_dynamic_stub.v' to '/home/ziyuanwang/GraphLily/generate_bitstream/build_balance_valtunsigned.2.4/proj/build_dir.hw/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/pfm_dynamic_stub.v'
CRITICAL WARNING: [BD 41-2597] Failed to copy '/home/ziyuanwang/GraphLily/generate_bitstream/build_balance_valtunsigned.2.4/proj/build_dir.hw/link/vivado/vpl/.local/hw_platform/bd/pfm_dynamic.dcp' to '/home/ziyuanwang/GraphLily/generate_bitstream/build_balance_valtunsigned.2.4/proj/build_dir.hw/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/pfm_dynamic.dcp'
WARNING: [IP_Flow 19-2162] IP 'pfm_dynamic_axi_vip_ctrl_hbm_mgntpf_0' is locked:
* IP definition 'AXI Verification IP (1.1)' for IP 'pfm_dynamic_axi_vip_ctrl_hbm_mgntpf_0' (customized with software release 2019.2) has a different revision in the IP Catalog.
WARNING: [IP_Flow 19-2162] IP 'pfm_dynamic_axi_vip_ctrl_mgntpf_0' is locked:
* IP definition 'AXI Verification IP (1.1)' for IP 'pfm_dynamic_axi_vip_ctrl_mgntpf_0' (customized with software release 2019.2) has a different revision in the IP Catalog.
WARNING: [IP_Flow 19-2162] IP 'pfm_dynamic_axi_vip_ctrl_userpf_0' is locked:
* IP definition 'AXI Verification IP (1.1)' for IP 'pfm_dynamic_axi_vip_ctrl_userpf_0' (customized with software release 2019.2) has a different revision in the IP Catalog.
WARNING: [IP_Flow 19-2162] IP 'pfm_dynamic_axi_vip_data_0' is locked:
* IP definition 'AXI Verification IP (1.1)' for IP 'pfm_dynamic_axi_vip_data_0' (customized with software release 2019.2) has a different revision in the IP Catalog.
WARNING: [IP_Flow 19-2162] IP 'pfm_dynamic_axilite_user_input_reg_0' is locked:
* IP definition 'AXI Register Slice (2.1)' for IP 'pfm_dynamic_axilite_user_input_reg_0' (customized with software release 2019.2) has a different revision in the IP Catalog.
WARNING: [IP_Flow 19-2162] IP 'pfm_dynamic_debug_bridge_xsdbm_0' is locked:
* IP definition 'Debug Bridge (3.0)' for IP 'pfm_dynamic_debug_bridge_xsdbm_0' (customized with software release 2019.2) has a different revision in the IP Catalog.
WARNING: [IP_Flow 19-2162] IP 'bd_5dca_hbm_inst_0' is locked:
* IP definition 'HBM IP (1.0)' for IP 'bd_5dca_hbm_inst_0' (customized with software release 2019.2) has a different revision in the IP Catalog.
WARNING: [IP_Flow 19-2162] IP 'bd_5dca_vip_S00_0' is locked:
* IP definition 'AXI Verification IP (1.1)' for IP 'bd_5dca_vip_S00_0' (customized with software release 2019.2) has a different revision in the IP Catalog.
WARNING: [IP_Flow 19-2162] IP 'bd_5dca_axi_apb_bridge_inst_0' is locked:
* IP definition 'AXI APB Bridge (3.0)' for IP 'bd_5dca_axi_apb_bridge_inst_0' (customized with software release 2019.2) has a different revision in the IP Catalog.
WARNING: [IP_Flow 19-2162] IP 'bd_5dca_util_vector_logic_0' is locked:
* The IP Data in the repository is incompatible with the current instance (despite having identical Version and Revision). You will need to upgrade the IP before viewing the customization and generating outputs.
WARNING: [IP_Flow 19-2162] IP 'bd_074a_one_0' is locked:
* IP definition 'Constant (1.1)' for IP 'bd_074a_one_0' (customized with software release 2019.2) has a different revision in the IP Catalog.
WARNING: [IP_Flow 19-2162] IP 'bd_074a_s00mmu_0' is locked:
* IP definition 'SC MMU (1.0)' for IP 'bd_074a_s00mmu_0' (customized with software release 2019.2) has a different revision in the IP Catalog.
WARNING: [IP_Flow 19-2162] IP 'bd_074a_s00tr_0' is locked:
* IP definition 'SC TRANSACTION_REGULATOR (1.0)' for IP 'bd_074a_s00tr_0' (customized with software release 2019.2) has a different revision in the IP Catalog.
WARNING: [IP_Flow 19-2162] IP 'bd_074a_s00sic_0' is locked:
* IP definition 'SC SI_CONVERTER (1.0)' for IP 'bd_074a_s00sic_0' (customized with software release 2019.2) has a different revision in the IP Catalog.
WARNING: [IP_Flow 19-2162] IP 'bd_074a_sarn_0' is locked:
* IP definition 'SmartConnect Node (1.0)' for IP 'bd_074a_sarn_0' (customized with software release 2019.2) has a different revision in the IP Catalog.
WARNING: [IP_Flow 19-2162] IP 'bd_074a_srn_0' is locked:
* IP definition 'SmartConnect Node (1.0)' for IP 'bd_074a_srn_0' (customized with software release 2019.2) has a different revision in the IP Catalog.
WARNING: [IP_Flow 19-2162] IP 'bd_074a_sawn_0' is locked:
* IP definition 'SmartConnect Node (1.0)' for IP 'bd_074a_sawn_0' (customized with software release 2019.2) has a different revision in the IP Catalog.
WARNING: [IP_Flow 19-2162] IP 'bd_074a_swn_0' is locked:
* IP definition 'SmartConnect Node (1.0)' for IP 'bd_074a_swn_0' (customized with software release 2019.2) has a different revision in the IP Catalog.
WARNING: [IP_Flow 19-2162] IP 'bd_074a_sbn_0' is locked:
* IP definition 'SmartConnect Node (1.0)' for IP 'bd_074a_sbn_0' (customized with software release 2019.2) has a different revision in the IP Catalog.
WARNING: [IP_Flow 19-2162] IP 'bd_074a_m00e_0' is locked:
* IP definition 'SC EXIT (1.0)' for IP 'bd_074a_m00e_0' (customized with software release 2019.2) has a different revision in the IP Catalog.
WARNING: [IP_Flow 19-2162] IP 'bd_5dca_interconnect0_12_0' is locked:
* IP definition 'AXI SmartConnect (1.0)' for IP 'bd_5dca_interconnect0_12_0' (customized with software release 2019.2) has a different revision in the IP Catalog. * IP 'bd_5dca_interconnect0_12_0' contains one or more locked subcores.
WARNING: [IP_Flow 19-2162] IP 'bd_5dca_slice0_12_0' is locked:
* IP definition 'AXI Register Slice (2.1)' for IP 'bd_5dca_slice0_12_0' (customized with software release 2019.2) has a different revision in the IP Catalog.
WARNING: [IP_Flow 19-2162] IP 'bd_5dca_init_concat_0' is locked:
* IP definition 'Concat (2.1)' for IP 'bd_5dca_init_concat_0' (customized with software release 2019.2) has a different revision in the IP Catalog.
WARNING: [IP_Flow 19-2162] IP 'pfm_dynamic_hmss_0_0' is locked:
* IP 'pfm_dynamic_hmss_0_0' contains one or more locked subcores.
WARNING: [IP_Flow 19-2162] IP 'pfm_dynamic_xlconcat_interrupt_0' is locked:
* IP definition 'Concat (2.1)' for IP 'pfm_dynamic_xlconcat_interrupt_0' (customized with software release 2019.2) has a different revision in the IP Catalog.
WARNING: [IP_Flow 19-2162] IP 'pfm_dynamic_xlconcat_interrupt_0_0' is locked:
* IP definition 'Concat (2.1)' for IP 'pfm_dynamic_xlconcat_interrupt_0_0' (customized with software release 2019.2) has a different revision in the IP Catalog.
WARNING: [IP_Flow 19-2162] IP 'pfm_dynamic_xlconcat_interrupt_1_0' is locked:
* IP definition 'Concat (2.1)' for IP 'pfm_dynamic_xlconcat_interrupt_1_0' (customized with software release 2019.2) has a different revision in the IP Catalog.
WARNING: [IP_Flow 19-2162] IP 'pfm_dynamic_xlconcat_interrupt_2_0' is locked:
* IP definition 'Concat (2.1)' for IP 'pfm_dynamic_xlconcat_interrupt_2_0' (customized with software release 2019.2) has a different revision in the IP Catalog.
WARNING: [IP_Flow 19-2162] IP 'pfm_dynamic_xlconcat_interrupt_3_0' is locked:
* IP definition 'Concat (2.1)' for IP 'pfm_dynamic_xlconcat_interrupt_3_0' (customized with software release 2019.2) has a different revision in the IP Catalog.
WARNING: [IP_Flow 19-2162] IP 'pfm_dynamic_xlconstant_gnd_0' is locked:
* IP definition 'Constant (1.1)' for IP 'pfm_dynamic_xlconstant_gnd_0' (customized with software release 2019.2) has a different revision in the IP Catalog.
WARNING: [IP_Flow 19-2162] IP 'bd_4bfa_one_0' is locked:
* IP definition 'Constant (1.1)' for IP 'bd_4bfa_one_0' (customized with software release 2019.2) has a different revision in the IP Catalog.
WARNING: [IP_Flow 19-2162] IP 'bd_4bfa_s00mmu_0' is locked:
* IP definition 'SC MMU (1.0)' for IP 'bd_4bfa_s00mmu_0' (customized with software release 2019.2) has a different revision in the IP Catalog.
WARNING: [IP_Flow 19-2162] IP 'bd_4bfa_s00tr_0' is locked:
* IP definition 'SC TRANSACTION_REGULATOR (1.0)' for IP 'bd_4bfa_s00tr_0' (customized with software release 2019.2) has a different revision in the IP Catalog.
WARNING: [IP_Flow 19-2162] IP 'bd_4bfa_s00sic_0' is locked:
* IP definition 'SC SI_CONVERTER (1.0)' for IP 'bd_4bfa_s00sic_0' (customized with software release 2019.2) has a different revision in the IP Catalog.
WARNING: [IP_Flow 19-2162] IP 'bd_4bfa_sarn_0' is locked:
* IP definition 'SmartConnect Node (1.0)' for IP 'bd_4bfa_sarn_0' (customized with software release 2019.2) has a different revision in the IP Catalog.
WARNING: [IP_Flow 19-2162] IP 'bd_4bfa_srn_0' is locked:
* IP definition 'SmartConnect Node (1.0)' for IP 'bd_4bfa_srn_0' (customized with software release 2019.2) has a different revision in the IP Catalog.
WARNING: [IP_Flow 19-2162] IP 'bd_4bfa_sawn_0' is locked:
* IP definition 'SmartConnect Node (1.0)' for IP 'bd_4bfa_sawn_0' (customized with software release 2019.2) has a different revision in the IP Catalog.
WARNING: [IP_Flow 19-2162] IP 'bd_4bfa_swn_0' is locked:
* IP definition 'SmartConnect Node (1.0)' for IP 'bd_4bfa_swn_0' (customized with software release 2019.2) has a different revision in the IP Catalog.
WARNING: [IP_Flow 19-2162] IP 'bd_4bfa_sbn_0' is locked:
* IP definition 'SmartConnect Node (1.0)' for IP 'bd_4bfa_sbn_0' (customized with software release 2019.2) has a different revision in the IP Catalog.
WARNING: [IP_Flow 19-2162] IP 'bd_4bfa_m00arn_0' is locked:
* IP definition 'SmartConnect Node (1.0)' for IP 'bd_4bfa_m00arn_0' (customized with software release 2019.2) has a different revision in the IP Catalog.
WARNING: [IP_Flow 19-2162] IP 'bd_4bfa_m00rn_0' is locked:
* IP definition 'SmartConnect Node (1.0)' for IP 'bd_4bfa_m00rn_0' (customized with software release 2019.2) has a different revision in the IP Catalog.
WARNING: [IP_Flow 19-2162] IP 'bd_4bfa_m00awn_0' is locked:
* IP definition 'SmartConnect Node (1.0)' for IP 'bd_4bfa_m00awn_0' (customized with software release 2019.2) has a different revision in the IP Catalog.
WARNING: [IP_Flow 19-2162] IP 'bd_4bfa_m00wn_0' is locked:
* IP definition 'SmartConnect Node (1.0)' for IP 'bd_4bfa_m00wn_0' (customized with software release 2019.2) has a different revision in the IP Catalog.
WARNING: [IP_Flow 19-2162] IP 'bd_4bfa_m00bn_0' is locked:
* IP definition 'SmartConnect Node (1.0)' for IP 'bd_4bfa_m00bn_0' (customized with software release 2019.2) has a different revision in the IP Catalog.
WARNING: [IP_Flow 19-2162] IP 'bd_4bfa_m00e_0' is locked:
* IP definition 'SC EXIT (1.0)' for IP 'bd_4bfa_m00e_0' (customized with software release 2019.2) has a different revision in the IP Catalog.
WARNING: [IP_Flow 19-2162] IP 'bd_4bfa_m01arn_0' is locked:
* IP definition 'SmartConnect Node (1.0)' for IP 'bd_4bfa_m01arn_0' (customized with software release 2019.2) has a different revision in the IP Catalog.
WARNING: [IP_Flow 19-2162] IP 'bd_4bfa_m01rn_0' is locked:
* IP definition 'SmartConnect Node (1.0)' for IP 'bd_4bfa_m01rn_0' (customized with software release 2019.2) has a different revision in the IP Catalog.
WARNING: [IP_Flow 19-2162] IP 'bd_4bfa_m01awn_0' is locked:
* IP definition 'SmartConnect Node (1.0)' for IP 'bd_4bfa_m01awn_0' (customized with software release 2019.2) has a different revision in the IP Catalog.
WARNING: [IP_Flow 19-2162] IP 'bd_4bfa_m01wn_0' is locked:
* IP definition 'SmartConnect Node (1.0)' for IP 'bd_4bfa_m01wn_0' (customized with software release 2019.2) has a different revision in the IP Catalog.
WARNING: [IP_Flow 19-2162] IP 'bd_4bfa_m01bn_0' is locked:
* IP definition 'SmartConnect Node (1.0)' for IP 'bd_4bfa_m01bn_0' (customized with software release 2019.2) has a different revision in the IP Catalog.
WARNING: [IP_Flow 19-2162] IP 'bd_4bfa_m01e_0' is locked:
* IP definition 'SC EXIT (1.0)' for IP 'bd_4bfa_m01e_0' (customized with software release 2019.2) has a different revision in the IP Catalog.
WARNING: [IP_Flow 19-2162] IP 'bd_4bfa_m02arn_0' is locked:
* IP definition 'SmartConnect Node (1.0)' for IP 'bd_4bfa_m02arn_0' (customized with software release 2019.2) has a different revision in the IP Catalog.
WARNING: [IP_Flow 19-2162] IP 'bd_4bfa_m02rn_0' is locked:
* IP definition 'SmartConnect Node (1.0)' for IP 'bd_4bfa_m02rn_0' (customized with software release 2019.2) has a different revision in the IP Catalog.
WARNING: [IP_Flow 19-2162] IP 'bd_4bfa_m02awn_0' is locked:
* IP definition 'SmartConnect Node (1.0)' for IP 'bd_4bfa_m02awn_0' (customized with software release 2019.2) has a different revision in the IP Catalog.
WARNING: [IP_Flow 19-2162] IP 'bd_4bfa_m02wn_0' is locked:
* IP definition 'SmartConnect Node (1.0)' for IP 'bd_4bfa_m02wn_0' (customized with software release 2019.2) has a different revision in the IP Catalog.
WARNING: [IP_Flow 19-2162] IP 'bd_4bfa_m02bn_0' is locked:
* IP definition 'SmartConnect Node (1.0)' for IP 'bd_4bfa_m02bn_0' (customized with software release 2019.2) has a different revision in the IP Catalog.
WARNING: [IP_Flow 19-2162] IP 'bd_4bfa_m02e_0' is locked:
* IP definition 'SC EXIT (1.0)' for IP 'bd_4bfa_m02e_0' (customized with software release 2019.2) has a different revision in the IP Catalog.
WARNING: [IP_Flow 19-2162] IP 'bd_4bfa_m03arn_0' is locked:
* IP definition 'SmartConnect Node (1.0)' for IP 'bd_4bfa_m03arn_0' (customized with software release 2019.2) has a different revision in the IP Catalog.
WARNING: [IP_Flow 19-2162] IP 'bd_4bfa_m03rn_0' is locked:
* IP definition 'SmartConnect Node (1.0)' for IP 'bd_4bfa_m03rn_0' (customized with software release 2019.2) has a different revision in the IP Catalog.
WARNING: [IP_Flow 19-2162] IP 'bd_4bfa_m03awn_0' is locked:
* IP definition 'SmartConnect Node (1.0)' for IP 'bd_4bfa_m03awn_0' (customized with software release 2019.2) has a different revision in the IP Catalog.
WARNING: [IP_Flow 19-2162] IP 'bd_4bfa_m03wn_0' is locked:
* IP definition 'SmartConnect Node (1.0)' for IP 'bd_4bfa_m03wn_0' (customized with software release 2019.2) has a different revision in the IP Catalog.
WARNING: [IP_Flow 19-2162] IP 'bd_4bfa_m03bn_0' is locked:
* IP definition 'SmartConnect Node (1.0)' for IP 'bd_4bfa_m03bn_0' (customized with software release 2019.2) has a different revision in the IP Catalog.
WARNING: [IP_Flow 19-2162] IP 'bd_4bfa_m03e_0' is locked:
* IP definition 'SC EXIT (1.0)' for IP 'bd_4bfa_m03e_0' (customized with software release 2019.2) has a different revision in the IP Catalog.
WARNING: [IP_Flow 19-2162] IP 'bd_4bfa_m04arn_0' is locked:
* IP definition 'SmartConnect Node (1.0)' for IP 'bd_4bfa_m04arn_0' (customized with software release 2019.2) has a different revision in the IP Catalog.
WARNING: [IP_Flow 19-2162] IP 'bd_4bfa_m04rn_0' is locked:
* IP definition 'SmartConnect Node (1.0)' for IP 'bd_4bfa_m04rn_0' (customized with software release 2019.2) has a different revision in the IP Catalog.
WARNING: [IP_Flow 19-2162] IP 'bd_4bfa_m04awn_0' is locked:
* IP definition 'SmartConnect Node (1.0)' for IP 'bd_4bfa_m04awn_0' (customized with software release 2019.2) has a different revision in the IP Catalog.
WARNING: [IP_Flow 19-2162] IP 'bd_4bfa_m04wn_0' is locked:
* IP definition 'SmartConnect Node (1.0)' for IP 'bd_4bfa_m04wn_0' (customized with software release 2019.2) has a different revision in the IP Catalog.
WARNING: [IP_Flow 19-2162] IP 'bd_4bfa_m04bn_0' is locked:
* IP definition 'SmartConnect Node (1.0)' for IP 'bd_4bfa_m04bn_0' (customized with software release 2019.2) has a different revision in the IP Catalog.
WARNING: [IP_Flow 19-2162] IP 'bd_4bfa_m04e_0' is locked:
* IP definition 'SC EXIT (1.0)' for IP 'bd_4bfa_m04e_0' (customized with software release 2019.2) has a different revision in the IP Catalog.
WARNING: [IP_Flow 19-2162] IP 'bd_4bfa_m05arn_0' is locked:
* IP definition 'SmartConnect Node (1.0)' for IP 'bd_4bfa_m05arn_0' (customized with software release 2019.2) has a different revision in the IP Catalog.
WARNING: [IP_Flow 19-2162] IP 'bd_4bfa_m05rn_0' is locked:
* IP definition 'SmartConnect Node (1.0)' for IP 'bd_4bfa_m05rn_0' (customized with software release 2019.2) has a different revision in the IP Catalog.
WARNING: [IP_Flow 19-2162] IP 'bd_4bfa_m05awn_0' is locked:
* IP definition 'SmartConnect Node (1.0)' for IP 'bd_4bfa_m05awn_0' (customized with software release 2019.2) has a different revision in the IP Catalog.
WARNING: [IP_Flow 19-2162] IP 'bd_4bfa_m05wn_0' is locked:
* IP definition 'SmartConnect Node (1.0)' for IP 'bd_4bfa_m05wn_0' (customized with software release 2019.2) has a different revision in the IP Catalog.
WARNING: [IP_Flow 19-2162] IP 'bd_4bfa_m05bn_0' is locked:
* IP definition 'SmartConnect Node (1.0)' for IP 'bd_4bfa_m05bn_0' (customized with software release 2019.2) has a different revision in the IP Catalog.
WARNING: [IP_Flow 19-2162] IP 'bd_4bfa_m05e_0' is locked:
* IP definition 'SC EXIT (1.0)' for IP 'bd_4bfa_m05e_0' (customized with software release 2019.2) has a different revision in the IP Catalog.
WARNING: [IP_Flow 19-2162] IP 'bd_4bfa_m06arn_0' is locked:
* IP definition 'SmartConnect Node (1.0)' for IP 'bd_4bfa_m06arn_0' (customized with software release 2019.2) has a different revision in the IP Catalog.
WARNING: [IP_Flow 19-2162] IP 'bd_4bfa_m06rn_0' is locked:
* IP definition 'SmartConnect Node (1.0)' for IP 'bd_4bfa_m06rn_0' (customized with software release 2019.2) has a different revision in the IP Catalog.
WARNING: [IP_Flow 19-2162] IP 'bd_4bfa_m06awn_0' is locked:
* IP definition 'SmartConnect Node (1.0)' for IP 'bd_4bfa_m06awn_0' (customized with software release 2019.2) has a different revision in the IP Catalog.
WARNING: [IP_Flow 19-2162] IP 'bd_4bfa_m06wn_0' is locked:
* IP definition 'SmartConnect Node (1.0)' for IP 'bd_4bfa_m06wn_0' (customized with software release 2019.2) has a different revision in the IP Catalog.
WARNING: [IP_Flow 19-2162] IP 'bd_4bfa_m06bn_0' is locked:
* IP definition 'SmartConnect Node (1.0)' for IP 'bd_4bfa_m06bn_0' (customized with software release 2019.2) has a different revision in the IP Catalog.
WARNING: [IP_Flow 19-2162] IP 'bd_4bfa_m06e_0' is locked:
* IP definition 'SC EXIT (1.0)' for IP 'bd_4bfa_m06e_0' (customized with software release 2019.2) has a different revision in the IP Catalog.
WARNING: [IP_Flow 19-2162] IP 'bd_4bfa_m07arn_0' is locked:
* IP definition 'SmartConnect Node (1.0)' for IP 'bd_4bfa_m07arn_0' (customized with software release 2019.2) has a different revision in the IP Catalog.
WARNING: [IP_Flow 19-2162] IP 'bd_4bfa_m07rn_0' is locked:
* IP definition 'SmartConnect Node (1.0)' for IP 'bd_4bfa_m07rn_0' (customized with software release 2019.2) has a different revision in the IP Catalog.
WARNING: [IP_Flow 19-2162] IP 'bd_4bfa_m07awn_0' is locked:
* IP definition 'SmartConnect Node (1.0)' for IP 'bd_4bfa_m07awn_0' (customized with software release 2019.2) has a different revision in the IP Catalog.
WARNING: [IP_Flow 19-2162] IP 'bd_4bfa_m07wn_0' is locked:
* IP definition 'SmartConnect Node (1.0)' for IP 'bd_4bfa_m07wn_0' (customized with software release 2019.2) has a different revision in the IP Catalog.
WARNING: [IP_Flow 19-2162] IP 'bd_4bfa_m07bn_0' is locked:
* IP definition 'SmartConnect Node (1.0)' for IP 'bd_4bfa_m07bn_0' (customized with software release 2019.2) has a different revision in the IP Catalog.
WARNING: [IP_Flow 19-2162] IP 'bd_4bfa_m07e_0' is locked:
* IP definition 'SC EXIT (1.0)' for IP 'bd_4bfa_m07e_0' (customized with software release 2019.2) has a different revision in the IP Catalog.
WARNING: [IP_Flow 19-2162] IP 'bd_d216_interconnect_S00_AXI_0' is locked:
* IP definition 'AXI SmartConnect (1.0)' for IP 'bd_d216_interconnect_S00_AXI_0' (customized with software release 2019.2) has a different revision in the IP Catalog. * IP 'bd_d216_interconnect_S00_AXI_0' contains one or more locked subcores.
WARNING: [IP_Flow 19-2162] IP 'bd_27a1_one_0' is locked:
* IP definition 'Constant (1.1)' for IP 'bd_27a1_one_0' (customized with software release 2019.2) has a different revision in the IP Catalog.
WARNING: [IP_Flow 19-2162] IP 'bd_27a1_s00mmu_0' is locked:
* IP definition 'SC MMU (1.0)' for IP 'bd_27a1_s00mmu_0' (customized with software release 2019.2) has a different revision in the IP Catalog.
WARNING: [IP_Flow 19-2162] IP 'bd_27a1_s00tr_0' is locked:
* IP definition 'SC TRANSACTION_REGULATOR (1.0)' for IP 'bd_27a1_s00tr_0' (customized with software release 2019.2) has a different revision in the IP Catalog.
WARNING: [IP_Flow 19-2162] IP 'bd_27a1_s00sic_0' is locked:
* IP definition 'SC SI_CONVERTER (1.0)' for IP 'bd_27a1_s00sic_0' (customized with software release 2019.2) has a different revision in the IP Catalog.
WARNING: [IP_Flow 19-2162] IP 'bd_27a1_sarn_0' is locked:
* IP definition 'SmartConnect Node (1.0)' for IP 'bd_27a1_sarn_0' (customized with software release 2019.2) has a different revision in the IP Catalog.
WARNING: [IP_Flow 19-2162] IP 'bd_27a1_srn_0' is locked:
* IP definition 'SmartConnect Node (1.0)' for IP 'bd_27a1_srn_0' (customized with software release 2019.2) has a different revision in the IP Catalog.
WARNING: [IP_Flow 19-2162] IP 'bd_27a1_sawn_0' is locked:
* IP definition 'SmartConnect Node (1.0)' for IP 'bd_27a1_sawn_0' (customized with software release 2019.2) has a different revision in the IP Catalog.
WARNING: [IP_Flow 19-2162] IP 'bd_27a1_swn_0' is locked:
* IP definition 'SmartConnect Node (1.0)' for IP 'bd_27a1_swn_0' (customized with software release 2019.2) has a different revision in the IP Catalog.
WARNING: [IP_Flow 19-2162] IP 'bd_27a1_sbn_0' is locked:
* IP definition 'SmartConnect Node (1.0)' for IP 'bd_27a1_sbn_0' (customized with software release 2019.2) has a different revision in the IP Catalog.
WARNING: [IP_Flow 19-2162] IP 'bd_27a1_m00e_0' is locked:
* IP definition 'SC EXIT (1.0)' for IP 'bd_27a1_m00e_0' (customized with software release 2019.2) has a different revision in the IP Catalog.
WARNING: [IP_Flow 19-2162] IP 'bd_d216_interconnect_DDR4_MEM00_0' is locked:
* IP definition 'AXI SmartConnect (1.0)' for IP 'bd_d216_interconnect_DDR4_MEM00_0' (customized with software release 2019.2) has a different revision in the IP Catalog. * IP 'bd_d216_interconnect_DDR4_MEM00_0' contains one or more locked subcores.
WARNING: [IP_Flow 19-2162] IP 'bd_e7f0_one_0' is locked:
* IP definition 'Constant (1.1)' for IP 'bd_e7f0_one_0' (customized with software release 2019.2) has a different revision in the IP Catalog.
INFO: [Common 17-14] Message 'IP_Flow 19-2162' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
CRITICAL WARNING: [BD 41-2597] Failed to copy '/home/ziyuanwang/GraphLily/generate_bitstream/build_balance_valtunsigned.2.4/proj/build_dir.hw/link/vivado/vpl/.local/hw_platform/bd/synth/pfm_dynamic.v' to '/home/ziyuanwang/GraphLily/generate_bitstream/build_balance_valtunsigned.2.4/proj/build_dir.hw/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/synth/pfm_dynamic.v'
CRITICAL WARNING: [BD 41-2597] Failed to copy '/home/ziyuanwang/GraphLily/generate_bitstream/build_balance_valtunsigned.2.4/proj/build_dir.hw/link/vivado/vpl/.local/hw_platform/bd/sim/pfm_dynamic.v' to '/home/ziyuanwang/GraphLily/generate_bitstream/build_balance_valtunsigned.2.4/proj/build_dir.hw/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/sim/pfm_dynamic.v'
CRITICAL WARNING: [BD 41-2597] Failed to copy '/home/ziyuanwang/GraphLily/generate_bitstream/build_balance_valtunsigned.2.4/proj/build_dir.hw/link/vivado/vpl/.local/hw_platform/bd/pfm_dynamic_ooc.xdc' to '/home/ziyuanwang/GraphLily/generate_bitstream/build_balance_valtunsigned.2.4/proj/build_dir.hw/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/pfm_dynamic_ooc.xdc'
CRITICAL WARNING: [BD 41-2597] Failed to copy '/home/ziyuanwang/GraphLily/generate_bitstream/build_balance_valtunsigned.2.4/proj/build_dir.hw/link/vivado/vpl/.local/hw_platform/bd/hw_handoff/pfm_dynamic.hwh' to '/home/ziyuanwang/GraphLily/generate_bitstream/build_balance_valtunsigned.2.4/proj/build_dir.hw/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/hw_handoff/pfm_dynamic.hwh'
CRITICAL WARNING: [BD 41-2597] Failed to copy '/home/ziyuanwang/GraphLily/generate_bitstream/build_balance_valtunsigned.2.4/proj/build_dir.hw/link/vivado/vpl/.local/hw_platform/bd/hw_handoff/pfm_dynamic_bd.tcl' to '/home/ziyuanwang/GraphLily/generate_bitstream/build_balance_valtunsigned.2.4/proj/build_dir.hw/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/hw_handoff/pfm_dynamic_bd.tcl'
CRITICAL WARNING: [BD 41-2597] Failed to copy '/home/ziyuanwang/GraphLily/generate_bitstream/build_balance_valtunsigned.2.4/proj/build_dir.hw/link/vivado/vpl/.local/hw_platform/bd/synth/pfm_dynamic.hwdef' to '/home/ziyuanwang/GraphLily/generate_bitstream/build_balance_valtunsigned.2.4/proj/build_dir.hw/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/synth/pfm_dynamic.hwdef'
CRITICAL WARNING: [BD 41-2597] Failed to copy '/home/ziyuanwang/GraphLily/generate_bitstream/build_balance_valtunsigned.2.4/proj/build_dir.hw/link/vivado/vpl/.local/hw_platform/bd/sim/pfm_dynamic.protoinst' to '/home/ziyuanwang/GraphLily/generate_bitstream/build_balance_valtunsigned.2.4/proj/build_dir.hw/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/sim/pfm_dynamic.protoinst'
import_files: Time (s): cpu = 00:00:33 ; elapsed = 00:08:11 . Memory (MB): peak = 2750.312 ; gain = 0.000 ; free physical = 22134 ; free virtual = 471818
INFO: [OCL_UTIL] internal step: open_bd_design -auto_upgrade [get_files pfm_dynamic.bd]
Reading block design file </home/ziyuanwang/GraphLily/generate_bitstream/build_balance_valtunsigned.2.4/proj/build_dir.hw/link/vivado/vpl/prj/prj.srcs/my_rm/bd/bd/pfm_dynamic.bd>...
WARNING: [BD 41-1284] Cannot set parameter CAN_DEBUG on port /ddrmem_0_C0_DDR4_ck_t
WARNING: [BD 41-1284] Cannot set parameter TIMEPERIOD_PS on port /ddrmem_0_C0_DDR4_ck_t
WARNING: [BD 41-1284] Cannot set parameter MEMORY_TYPE on port /ddrmem_0_C0_DDR4_ck_t
WARNING: [BD 41-1284] Cannot set parameter MEMORY_PART on port /ddrmem_0_C0_DDR4_ck_t
WARNING: [BD 41-1284] Cannot set parameter DATA_WIDTH on port /ddrmem_0_C0_DDR4_ck_t
WARNING: [BD 41-1284] Cannot set parameter CS_ENABLED on port /ddrmem_0_C0_DDR4_ck_t
WARNING: [BD 41-1284] Cannot set parameter DATA_MASK_ENABLED on port /ddrmem_0_C0_DDR4_ck_t
WARNING: [BD 41-1284] Cannot set parameter SLOT on port /ddrmem_0_C0_DDR4_ck_t
WARNING: [BD 41-1284] Cannot set parameter CUSTOM_PARTS on port /ddrmem_0_C0_DDR4_ck_t
WARNING: [BD 41-1284] Cannot set parameter MEM_ADDR_MAP on port /ddrmem_0_C0_DDR4_ck_t
WARNING: [BD 41-1284] Cannot set parameter BURST_LENGTH on port /ddrmem_0_C0_DDR4_ck_t
WARNING: [BD 41-1284] Cannot set parameter AXI_ARBITRATION_SCHEME on port /ddrmem_0_C0_DDR4_ck_t
WARNING: [BD 41-1284] Cannot set parameter CAS_LATENCY on port /ddrmem_0_C0_DDR4_ck_t
WARNING: [BD 41-1284] Cannot set parameter CAS_WRITE_LATENCY on port /ddrmem_0_C0_DDR4_ck_t
WARNING: [BD 41-1284] Cannot set parameter CAN_DEBUG on port /ddrmem_0_C0_DDR4_ck_c
WARNING: [BD 41-1284] Cannot set parameter TIMEPERIOD_PS on port /ddrmem_0_C0_DDR4_ck_c
WARNING: [BD 41-1284] Cannot set parameter MEMORY_TYPE on port /ddrmem_0_C0_DDR4_ck_c
WARNING: [BD 41-1284] Cannot set parameter MEMORY_PART on port /ddrmem_0_C0_DDR4_ck_c
WARNING: [BD 41-1284] Cannot set parameter DATA_WIDTH on port /ddrmem_0_C0_DDR4_ck_c
WARNING: [BD 41-1284] Cannot set parameter CS_ENABLED on port /ddrmem_0_C0_DDR4_ck_c
WARNING: [BD 41-1284] Cannot set parameter DATA_MASK_ENABLED on port /ddrmem_0_C0_DDR4_ck_c
WARNING: [BD 41-1284] Cannot set parameter SLOT on port /ddrmem_0_C0_DDR4_ck_c
WARNING: [BD 41-1284] Cannot set parameter CUSTOM_PARTS on port /ddrmem_0_C0_DDR4_ck_c
WARNING: [BD 41-1284] Cannot set parameter MEM_ADDR_MAP on port /ddrmem_0_C0_DDR4_ck_c
WARNING: [BD 41-1284] Cannot set parameter BURST_LENGTH on port /ddrmem_0_C0_DDR4_ck_c
WARNING: [BD 41-1284] Cannot set parameter AXI_ARBITRATION_SCHEME on port /ddrmem_0_C0_DDR4_ck_c
WARNING: [BD 41-1284] Cannot set parameter CAS_LATENCY on port /ddrmem_0_C0_DDR4_ck_c
WARNING: [BD 41-1284] Cannot set parameter CAS_WRITE_LATENCY on port /ddrmem_0_C0_DDR4_ck_c
WARNING: [BD 41-1284] Cannot set parameter CAN_DEBUG on port /ddrmem_1_C0_DDR4_ck_t
WARNING: [BD 41-1284] Cannot set parameter TIMEPERIOD_PS on port /ddrmem_1_C0_DDR4_ck_t
WARNING: [BD 41-1284] Cannot set parameter MEMORY_TYPE on port /ddrmem_1_C0_DDR4_ck_t
WARNING: [BD 41-1284] Cannot set parameter MEMORY_PART on port /ddrmem_1_C0_DDR4_ck_t
WARNING: [BD 41-1284] Cannot set parameter DATA_WIDTH on port /ddrmem_1_C0_DDR4_ck_t
WARNING: [BD 41-1284] Cannot set parameter CS_ENABLED on port /ddrmem_1_C0_DDR4_ck_t
WARNING: [BD 41-1284] Cannot set parameter DATA_MASK_ENABLED on port /ddrmem_1_C0_DDR4_ck_t
WARNING: [BD 41-1284] Cannot set parameter SLOT on port /ddrmem_1_C0_DDR4_ck_t
WARNING: [BD 41-1284] Cannot set parameter CUSTOM_PARTS on port /ddrmem_1_C0_DDR4_ck_t
WARNING: [BD 41-1284] Cannot set parameter MEM_ADDR_MAP on port /ddrmem_1_C0_DDR4_ck_t
WARNING: [BD 41-1284] Cannot set parameter BURST_LENGTH on port /ddrmem_1_C0_DDR4_ck_t
WARNING: [BD 41-1284] Cannot set parameter AXI_ARBITRATION_SCHEME on port /ddrmem_1_C0_DDR4_ck_t
WARNING: [BD 41-1284] Cannot set parameter CAS_LATENCY on port /ddrmem_1_C0_DDR4_ck_t
WARNING: [BD 41-1284] Cannot set parameter CAS_WRITE_LATENCY on port /ddrmem_1_C0_DDR4_ck_t
WARNING: [BD 41-1284] Cannot set parameter CAN_DEBUG on port /ddrmem_1_C0_DDR4_ck_c
WARNING: [BD 41-1284] Cannot set parameter TIMEPERIOD_PS on port /ddrmem_1_C0_DDR4_ck_c
WARNING: [BD 41-1284] Cannot set parameter MEMORY_TYPE on port /ddrmem_1_C0_DDR4_ck_c
WARNING: [BD 41-1284] Cannot set parameter MEMORY_PART on port /ddrmem_1_C0_DDR4_ck_c
WARNING: [BD 41-1284] Cannot set parameter DATA_WIDTH on port /ddrmem_1_C0_DDR4_ck_c
WARNING: [BD 41-1284] Cannot set parameter CS_ENABLED on port /ddrmem_1_C0_DDR4_ck_c
WARNING: [BD 41-1284] Cannot set parameter DATA_MASK_ENABLED on port /ddrmem_1_C0_DDR4_ck_c
WARNING: [BD 41-1284] Cannot set parameter SLOT on port /ddrmem_1_C0_DDR4_ck_c
WARNING: [BD 41-1284] Cannot set parameter CUSTOM_PARTS on port /ddrmem_1_C0_DDR4_ck_c
WARNING: [BD 41-1284] Cannot set parameter MEM_ADDR_MAP on port /ddrmem_1_C0_DDR4_ck_c
WARNING: [BD 41-1284] Cannot set parameter BURST_LENGTH on port /ddrmem_1_C0_DDR4_ck_c
WARNING: [BD 41-1284] Cannot set parameter AXI_ARBITRATION_SCHEME on port /ddrmem_1_C0_DDR4_ck_c
WARNING: [BD 41-1284] Cannot set parameter CAS_LATENCY on port /ddrmem_1_C0_DDR4_ck_c
WARNING: [BD 41-1284] Cannot set parameter CAS_WRITE_LATENCY on port /ddrmem_1_C0_DDR4_ck_c
WARNING: [BD 41-1284] Cannot set parameter CAN_DEBUG on port /c0_sys_clk_p
WARNING: [BD 41-1284] Cannot set parameter CAN_DEBUG on port /c0_sys_clk_n
WARNING: [BD 41-1284] Cannot set parameter CAN_DEBUG on port /c1_sys_clk_p
WARNING: [BD 41-1284] Cannot set parameter CAN_DEBUG on port /c1_sys_clk_n
Adding component instance block -- xilinx.com:ip:axi_vip:1.1 - axi_vip_ctrl_hbm_mgntpf
Adding component instance block -- xilinx.com:ip:axi_vip:1.1 - axi_vip_ctrl_mgntpf
Adding component instance block -- xilinx.com:ip:axi_vip:1.1 - axi_vip_ctrl_userpf
Adding component instance block -- xilinx.com:ip:axi_vip:1.1 - axi_vip_data
Adding component instance block -- xilinx.com:ip:axi_register_slice:2.1 - axilite_user_input_reg
Adding component instance block -- xilinx.com:ip:debug_bridge:3.0 - debug_bridge_xsdbm
Adding component instance block -- xilinx.com:ip:hbm_memory_subsystem:1.0 - hmss_0
Adding component instance block -- xilinx.com:ip:xlconcat:2.1 - xlconcat_interrupt
Adding component instance block -- xilinx.com:ip:xlconcat:2.1 - xlconcat_interrupt_0
Adding component instance block -- xilinx.com:ip:xlconcat:2.1 - xlconcat_interrupt_1
Adding component instance block -- xilinx.com:ip:xlconcat:2.1 - xlconcat_interrupt_2
Adding component instance block -- xilinx.com:ip:xlconcat:2.1 - xlconcat_interrupt_3
Adding component instance block -- xilinx.com:ip:xlconstant:1.1 - xlconstant_gnd
Adding component instance block -- xilinx.com:ip:sdx_memory_subsystem:1.0 - memory_subsystem
Adding component instance block -- xilinx.com:ip:util_reduced_logic:2.0 - init_combine_mss
Adding component instance block -- xilinx.com:ip:util_vector_logic:2.0 - init_cal_combine_mss
Adding component instance block -- xilinx.com:ip:axi_register_slice:2.1 - regslice_pipe_ctrl_hbm_mgntpf
Adding component instance block -- xilinx.com:ip:axi_register_slice:2.1 - regslice_pipe_ctrl_mgntpf
Adding component instance block -- xilinx.com:ip:axi_gpio:2.0 - axi_gpio_null_slr0
Adding component instance block -- xilinx.com:ip:util_vector_logic:2.0 - logic_reset_op
Adding component instance block -- xilinx.com:ip:proc_sys_reset:5.0 - psreset_gate_pr_control
Adding component instance block -- xilinx.com:ip:proc_sys_reset:5.0 - psreset_gate_pr_data
Adding component instance block -- xilinx.com:ip:proc_sys_reset:5.0 - psreset_gate_pr_dataclk
Adding component instance block -- xilinx.com:ip:proc_sys_reset:5.0 - psreset_gate_pr_kernel
Adding component instance block -- xilinx.com:ip:proc_sys_reset:5.0 - psreset_gate_pr_kernel2
Adding component instance block -- xilinx.com:ip:util_vector_logic:2.0 - util_and2_hbm
Adding component instance block -- xilinx.com:ip:util_vector_logic:2.0 - util_and2_hbm_ctrl_reset
Adding component instance block -- xilinx.com:ip:util_vector_logic:2.0 - util_and2_slr0
Adding component instance block -- xilinx.com:ip:xlslice:1.0 - util_slice_hbm
Adding component instance block -- xilinx.com:ip:xlslice:1.0 - util_slice_slr0
Adding component instance block -- xilinx.com:ip:axi_interconnect:2.1 - interconnect_axilite_user_slr0
Adding component instance block -- xilinx.com:ip:axi_register_slice:2.1 - s00_regslice
Adding component instance block -- xilinx.com:ip:axi_clock_converter:2.1 - axi_cdc_xdma
Adding component instance block -- xilinx.com:ip:axi_gpio:2.0 - axi_gpio_null_slr1
Adding component instance block -- xilinx.com:ip:proc_sys_reset:5.0 - psreset_gate_pr_control
Adding component instance block -- xilinx.com:ip:proc_sys_reset:5.0 - psreset_gate_pr_data
Adding component instance block -- xilinx.com:ip:proc_sys_reset:5.0 - psreset_gate_pr_dataclk
Adding component instance block -- xilinx.com:ip:proc_sys_reset:5.0 - psreset_gate_pr_ddr
Adding component instance block -- xilinx.com:ip:proc_sys_reset:5.0 - psreset_gate_pr_kernel
Adding component instance block -- xilinx.com:ip:proc_sys_reset:5.0 - psreset_gate_pr_kernel2
Adding component instance block -- xilinx.com:ip:util_vector_logic:2.0 - util_and2_slr1
Adding component instance block -- xilinx.com:ip:xlslice:1.0 - util_slice_slr1
Adding component instance block -- xilinx.com:ip:axi_interconnect:2.1 - interconnect_axilite_user_slr1
Adding component instance block -- xilinx.com:ip:axi_crossbar:2.1 - xbar
Adding component instance block -- xilinx.com:ip:axi_register_slice:2.1 - s00_regslice
Adding component instance block -- xilinx.com:ip:axi_register_slice:2.1 - m00_regslice
Adding component instance block -- xilinx.com:ip:axi_register_slice:2.1 - m01_regslice
Adding component instance block -- xilinx.com:ip:axi_register_slice:2.1 - m02_regslice
Adding component instance block -- xilinx.com:ip:axi_register_slice:2.1 - sdx_mss_regslice
Adding component instance block -- xilinx.com:ip:axi_gpio:2.0 - axi_gpio_null_slr2
Adding component instance block -- xilinx.com:ip:axi_interconnect:2.1 - axi_interconnect_0
Adding component instance block -- xilinx.com:ip:axi_crossbar:2.1 - xbar
Adding component instance block -- xilinx.com:ip:axi_register_slice:2.1 - m01_regslice
Adding component instance block -- xilinx.com:ip:axi_clock_converter:2.1 - auto_cc
Adding component instance block -- xilinx.com:ip:xlconstant:1.1 - dna_self_check_placeholder_0
Adding component instance block -- xilinx.com:ip:util_vector_logic:2.0 - logic_reset_op
Adding component instance block -- xilinx.com:ip:proc_sys_reset:5.0 - psreset_gate_pr_control
Adding component instance block -- xilinx.com:ip:proc_sys_reset:5.0 - psreset_gate_pr_data
Adding component instance block -- xilinx.com:ip:proc_sys_reset:5.0 - psreset_gate_pr_dataclk
Adding component instance block -- xilinx.com:ip:proc_sys_reset:5.0 - psreset_gate_pr_kernel
Adding component instance block -- xilinx.com:ip:proc_sys_reset:5.0 - psreset_gate_pr_kernel2
Adding component instance block -- xilinx.com:user:freq_counter:1.0 - freq_counter_0
Adding component instance block -- xilinx.com:user:freq_counter:1.0 - freq_counter_1
Adding component instance block -- xilinx.com:ip:axi_interconnect:2.1 - interconnect_axilite_user_slr2
Adding component instance block -- xilinx.com:ip:axi_register_slice:2.1 - s00_regslice
Adding component instance block -- xilinx.com:ip:util_vector_logic:2.0 - util_and2_slr2
Adding component instance block -- xilinx.com:ip:xlslice:1.0 - util_slice_slr2
Adding component instance block -- xilinx.com:ip:smartconnect:1.0 - xdma_smartconnect
Successfully read diagram <pfm_dynamic> from block design file </home/ziyuanwang/GraphLily/generate_bitstream/build_balance_valtunsigned.2.4/proj/build_dir.hw/link/vivado/vpl/prj/prj.srcs/my_rm/bd/bd/pfm_dynamic.bd>
INFO: [BD 41-1799] The block design contains upgradeable cell(s), automatically upgrading to newest version...
INFO: [IP_Flow 19-3422] Upgraded pfm_dynamic_interconnect_axilite_user_slr0_0 (AXI Interconnect 2.1) from revision 21 to revision 26
INFO: [IP_Flow 19-3422] Upgraded pfm_dynamic_interconnect_axilite_user_slr1_0 (AXI Interconnect 2.1) from revision 21 to revision 26
INFO: [IP_Flow 19-3422] Upgraded pfm_dynamic_axi_interconnect_0_0 (AXI Interconnect 2.1) from revision 21 to revision 26
INFO: [IP_Flow 19-3422] Upgraded pfm_dynamic_interconnect_axilite_user_slr2_0 (AXI Interconnect 2.1) from revision 21 to revision 26
INFO: [BD 41-1799] The block design contains upgradeable cell(s), automatically upgrading to newest version...
INFO: [IP_Flow 19-3422] Upgraded pfm_dynamic_axi_vip_ctrl_hbm_mgntpf_0 (AXI Verification IP 1.1) from revision 6 to revision 11
WARNING: AXI VIP is in passthrough mode and all user parameters are in propogate mode. Change of SUPPORTS_NARROW will be ignored in validation
WARNING: AXI VIP is in passthrough mode and all user parameters are in propogate mode. Change of HAS_BURST will be ignored in validation
WARNING: AXI VIP is in passthrough mode and all user parameters are in propogate mode. Change of HAS_CACHE will be ignored in validation
WARNING: AXI VIP is in passthrough mode and all user parameters are in propogate mode. Change of HAS_REGION will be ignored in validation
WARNING: AXI VIP is in passthrough mode and all user parameters are in propogate mode. Change of HAS_QOS will be ignored in validation
WARNING: AXI VIP is in passthrough mode and all user parameters are in propogate mode. Change of HAS_LOCK will be ignored in validation
INFO: [IP_Flow 19-3422] Upgraded pfm_dynamic_axi_vip_ctrl_mgntpf_0 (AXI Verification IP 1.1) from revision 6 to revision 11
WARNING: AXI VIP is in passthrough mode and all user parameters are in propogate mode. Change of SUPPORTS_NARROW will be ignored in validation
WARNING: AXI VIP is in passthrough mode and all user parameters are in propogate mode. Change of HAS_BURST will be ignored in validation
WARNING: AXI VIP is in passthrough mode and all user parameters are in propogate mode. Change of HAS_CACHE will be ignored in validation
WARNING: AXI VIP is in passthrough mode and all user parameters are in propogate mode. Change of HAS_REGION will be ignored in validation
WARNING: AXI VIP is in passthrough mode and all user parameters are in propogate mode. Change of HAS_QOS will be ignored in validation
WARNING: AXI VIP is in passthrough mode and all user parameters are in propogate mode. Change of HAS_LOCK will be ignored in validation
INFO: [IP_Flow 19-3422] Upgraded pfm_dynamic_axi_vip_ctrl_userpf_0 (AXI Verification IP 1.1) from revision 6 to revision 11
WARNING: AXI VIP is in passthrough mode and all user parameters are in propogate mode. Change of SUPPORTS_NARROW will be ignored in validation
WARNING: AXI VIP is in passthrough mode and all user parameters are in propogate mode. Change of HAS_BURST will be ignored in validation
WARNING: AXI VIP is in passthrough mode and all user parameters are in propogate mode. Change of HAS_CACHE will be ignored in validation
WARNING: AXI VIP is in passthrough mode and all user parameters are in propogate mode. Change of HAS_REGION will be ignored in validation
WARNING: AXI VIP is in passthrough mode and all user parameters are in propogate mode. Change of HAS_QOS will be ignored in validation
WARNING: AXI VIP is in passthrough mode and all user parameters are in propogate mode. Change of HAS_LOCK will be ignored in validation
INFO: [IP_Flow 19-3422] Upgraded pfm_dynamic_axi_vip_data_0 (AXI Verification IP 1.1) from revision 6 to revision 11
INFO: [IP_Flow 19-3422] Upgraded pfm_dynamic_axilite_user_input_reg_0 (AXI Register Slice 2.1) from revision 20 to revision 25
INFO: [xilinx.com:ip:debug_bridge:3.0-0] pfm_dynamic_debug_bridge_xsdbm_0:  Update boundary has completed 
INFO: [xilinx.com:ip:debug_bridge:3.0-0] pfm_dynamic_debug_bridge_xsdbm_0:  Update boundary has started running 
INFO: [xilinx.com:ip:debug_bridge:3.0-0] pfm_dynamic_debug_bridge_xsdbm_0:  Update content has started running 
create_bd_cell: Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 3671.457 ; gain = 852.359 ; free physical = 20932 ; free virtual = 470600
INFO: [IP_Flow 19-3422] Upgraded pfm_dynamic_debug_bridge_xsdbm_0 (Debug Bridge 3.0) from revision 5 to revision 7
INFO: [IP_Flow 19-3420] Updated pfm_dynamic_hmss_0_0 to use current project options
INFO: [IP_Flow 19-3422] Upgraded pfm_dynamic_xlconcat_interrupt_0 (Concat 2.1) from revision 3 to revision 4
INFO: [IP_Flow 19-3422] Upgraded pfm_dynamic_xlconcat_interrupt_0_0 (Concat 2.1) from revision 3 to revision 4
INFO: [IP_Flow 19-3422] Upgraded pfm_dynamic_xlconcat_interrupt_1_0 (Concat 2.1) from revision 3 to revision 4
INFO: [IP_Flow 19-3422] Upgraded pfm_dynamic_xlconcat_interrupt_2_0 (Concat 2.1) from revision 3 to revision 4
INFO: [IP_Flow 19-3422] Upgraded pfm_dynamic_xlconcat_interrupt_3_0 (Concat 2.1) from revision 3 to revision 4
INFO: [IP_Flow 19-3422] Upgraded pfm_dynamic_xlconstant_gnd_0 (Constant 1.1) from revision 6 to revision 7
INFO: [IP_Flow 19-3422] Upgraded pfm_dynamic_memory_subsystem_0 (SDx Memory Subsystem 1.0) from revision 5 to revision 11
INFO: [IP_Flow 19-3420] Updated pfm_dynamic_init_cal_combine_mss_0 to use current project options
INFO: [IP_Flow 19-3422] Upgraded pfm_dynamic_regslice_pipe_ctrl_hbm_mgntpf_0 (AXI Register Slice 2.1) from revision 20 to revision 25
INFO: [IP_Flow 19-3422] Upgraded pfm_dynamic_regslice_pipe_ctrl_mgntpf_0 (AXI Register Slice 2.1) from revision 20 to revision 25
INFO: [IP_Flow 19-3422] Upgraded pfm_dynamic_axi_gpio_null_slr0_0 (AXI GPIO 2.0) from revision 22 to revision 27
INFO: [IP_Flow 19-3420] Updated pfm_dynamic_logic_reset_op_0 to use current project options
INFO: [IP_Flow 19-3420] Updated pfm_dynamic_util_and2_hbm_0 to use current project options
INFO: [IP_Flow 19-3420] Updated pfm_dynamic_util_and2_hbm_ctrl_reset_0 to use current project options
INFO: [IP_Flow 19-3420] Updated pfm_dynamic_util_and2_slr0_0 to use current project options
INFO: [IP_Flow 19-3422] Upgraded pfm_dynamic_axi_cdc_xdma_0 (AXI Clock Converter 2.1) from revision 19 to revision 24
INFO: [IP_Flow 19-3422] Upgraded pfm_dynamic_axi_gpio_null_slr1_0 (AXI GPIO 2.0) from revision 22 to revision 27
INFO: [IP_Flow 19-3420] Updated pfm_dynamic_util_and2_slr1_0 to use current project options
INFO: [IP_Flow 19-3422] Upgraded pfm_dynamic_sdx_mss_regslice_0 (AXI Register Slice 2.1) from revision 20 to revision 25
INFO: [IP_Flow 19-3422] Upgraded pfm_dynamic_axi_gpio_null_slr2_0 (AXI GPIO 2.0) from revision 22 to revision 27
INFO: [IP_Flow 19-3422] Upgraded pfm_dynamic_dna_self_check_placeholder_0_0 (Constant 1.1) from revision 6 to revision 7
INFO: [IP_Flow 19-3420] Updated pfm_dynamic_logic_reset_op_1 to use current project options
INFO: [IP_Flow 19-3420] Updated pfm_dynamic_util_and2_slr2_0 to use current project options
INFO: [IP_Flow 19-3422] Upgraded pfm_dynamic_xdma_smartconnect_0 (AXI SmartConnect 1.0) from revision 12 to revision 17
Wrote  : </home/ziyuanwang/GraphLily/generate_bitstream/build_balance_valtunsigned.2.4/proj/build_dir.hw/link/vivado/vpl/prj/prj.srcs/my_rm/bd/bd/pfm_dynamic.bd> 
open_bd_design: Time (s): cpu = 00:00:16 ; elapsed = 00:01:54 . Memory (MB): peak = 3671.457 ; gain = 877.898 ; free physical = 21678 ; free virtual = 470868
INFO: [OCL_UTIL] internal step: report locked IPs
INFO: [OCL_UTIL] internal step: source .local/dr.bd.tcl
WARNING: [BD 5-699] No address segments matched 'get_bd_addr_segs -of /memory_subsystem/S01_AXI/DDR4_MEM00'
WARNING: [BD 5-699] No address segments matched 'get_bd_addr_segs -of /memory_subsystem/S01_AXI/DDR4_MEM01'
WARNING: [BD 5-699] No address segments matched 'get_bd_addr_segs -of /memory_subsystem/S01_AXI/PLRAM_MEM00'
WARNING: [BD 5-699] No address segments matched 'get_bd_addr_segs -of /memory_subsystem/S01_AXI/PLRAM_MEM01'
WARNING: [BD 5-699] No address segments matched 'get_bd_addr_segs -of /memory_subsystem/S01_AXI/PLRAM_MEM02'
WARNING: [BD 5-699] No address segments matched 'get_bd_addr_segs -of /memory_subsystem/S01_AXI/PLRAM_MEM03'
WARNING: [BD 5-699] No address segments matched 'get_bd_addr_segs -of /memory_subsystem/S01_AXI/PLRAM_MEM04'
WARNING: [BD 5-699] No address segments matched 'get_bd_addr_segs -of /memory_subsystem/S01_AXI/PLRAM_MEM05'
WARNING: [BD 5-699] No address segments matched 'get_bd_addr_segs -of /memory_subsystem/S01_AXI/DDR4_MEM00'
INFO: [sdx_memory_subsystem 1-1] Mapped memory resource DDR4_MEM00 from /memory_subsystem into /overlay_1/m_axi_spmspv_gmem0
WARNING: [BD 5-699] No address segments matched 'get_bd_addr_segs -of /memory_subsystem/S01_AXI/DDR4_MEM01'
WARNING: [BD 5-699] No address segments matched 'get_bd_addr_segs -of /memory_subsystem/S01_AXI/PLRAM_MEM00'
WARNING: [BD 5-699] No address segments matched 'get_bd_addr_segs -of /memory_subsystem/S01_AXI/PLRAM_MEM01'
WARNING: [BD 5-699] No address segments matched 'get_bd_addr_segs -of /memory_subsystem/S01_AXI/PLRAM_MEM02'
WARNING: [BD 5-699] No address segments matched 'get_bd_addr_segs -of /memory_subsystem/S01_AXI/PLRAM_MEM03'
WARNING: [BD 5-699] No address segments matched 'get_bd_addr_segs -of /memory_subsystem/S01_AXI/PLRAM_MEM04'
WARNING: [BD 5-699] No address segments matched 'get_bd_addr_segs -of /memory_subsystem/S01_AXI/PLRAM_MEM05'
WARNING: [BD 5-699] No address segments matched 'get_bd_addr_segs -of /memory_subsystem/S02_AXI/DDR4_MEM00'
WARNING: [BD 5-699] No address segments matched 'get_bd_addr_segs -of /memory_subsystem/S02_AXI/DDR4_MEM01'
WARNING: [BD 5-699] No address segments matched 'get_bd_addr_segs -of /memory_subsystem/S02_AXI/PLRAM_MEM00'
WARNING: [BD 5-699] No address segments matched 'get_bd_addr_segs -of /memory_subsystem/S02_AXI/PLRAM_MEM01'
WARNING: [BD 5-699] No address segments matched 'get_bd_addr_segs -of /memory_subsystem/S02_AXI/PLRAM_MEM02'
WARNING: [BD 5-699] No address segments matched 'get_bd_addr_segs -of /memory_subsystem/S02_AXI/PLRAM_MEM03'
WARNING: [BD 5-699] No address segments matched 'get_bd_addr_segs -of /memory_subsystem/S02_AXI/PLRAM_MEM04'
WARNING: [BD 5-699] No address segments matched 'get_bd_addr_segs -of /memory_subsystem/S02_AXI/PLRAM_MEM05'
WARNING: [BD 5-699] No address segments matched 'get_bd_addr_segs -of /memory_subsystem/S02_AXI/DDR4_MEM00'
INFO: [sdx_memory_subsystem 1-1] Mapped memory resource DDR4_MEM00 from /memory_subsystem into /overlay_1/m_axi_spmspv_gmem1
WARNING: [BD 5-699] No address segments matched 'get_bd_addr_segs -of /memory_subsystem/S01_AXI/DDR4_MEM01'
WARNING: [BD 5-699] No address segments matched 'get_bd_addr_segs -of /memory_subsystem/S01_AXI/PLRAM_MEM00'
WARNING: [BD 5-699] No address segments matched 'get_bd_addr_segs -of /memory_subsystem/S01_AXI/PLRAM_MEM01'
WARNING: [BD 5-699] No address segments matched 'get_bd_addr_segs -of /memory_subsystem/S01_AXI/PLRAM_MEM02'
WARNING: [BD 5-699] No address segments matched 'get_bd_addr_segs -of /memory_subsystem/S01_AXI/PLRAM_MEM03'
WARNING: [BD 5-699] No address segments matched 'get_bd_addr_segs -of /memory_subsystem/S01_AXI/PLRAM_MEM04'
WARNING: [BD 5-699] No address segments matched 'get_bd_addr_segs -of /memory_subsystem/S01_AXI/PLRAM_MEM05'
WARNING: [BD 5-699] No address segments matched 'get_bd_addr_segs -of /memory_subsystem/S02_AXI/DDR4_MEM01'
WARNING: [BD 5-699] No address segments matched 'get_bd_addr_segs -of /memory_subsystem/S02_AXI/PLRAM_MEM00'
WARNING: [BD 5-699] No address segments matched 'get_bd_addr_segs -of /memory_subsystem/S02_AXI/PLRAM_MEM01'
WARNING: [BD 5-699] No address segments matched 'get_bd_addr_segs -of /memory_subsystem/S02_AXI/PLRAM_MEM02'
WARNING: [BD 5-699] No address segments matched 'get_bd_addr_segs -of /memory_subsystem/S02_AXI/PLRAM_MEM03'
WARNING: [BD 5-699] No address segments matched 'get_bd_addr_segs -of /memory_subsystem/S02_AXI/PLRAM_MEM04'
WARNING: [BD 5-699] No address segments matched 'get_bd_addr_segs -of /memory_subsystem/S02_AXI/PLRAM_MEM05'
WARNING: [BD 5-699] No address segments matched 'get_bd_addr_segs -of /memory_subsystem/S03_AXI/DDR4_MEM00'
WARNING: [BD 5-699] No address segments matched 'get_bd_addr_segs -of /memory_subsystem/S03_AXI/DDR4_MEM01'
WARNING: [BD 5-699] No address segments matched 'get_bd_addr_segs -of /memory_subsystem/S03_AXI/PLRAM_MEM00'
WARNING: [BD 5-699] No address segments matched 'get_bd_addr_segs -of /memory_subsystem/S03_AXI/PLRAM_MEM01'
WARNING: [BD 5-699] No address segments matched 'get_bd_addr_segs -of /memory_subsystem/S03_AXI/PLRAM_MEM02'
WARNING: [BD 5-699] No address segments matched 'get_bd_addr_segs -of /memory_subsystem/S03_AXI/PLRAM_MEM03'
WARNING: [BD 5-699] No address segments matched 'get_bd_addr_segs -of /memory_subsystem/S03_AXI/PLRAM_MEM04'
WARNING: [BD 5-699] No address segments matched 'get_bd_addr_segs -of /memory_subsystem/S03_AXI/PLRAM_MEM05'
WARNING: [BD 5-699] No address segments matched 'get_bd_addr_segs -of /memory_subsystem/S03_AXI/DDR4_MEM00'
INFO: [sdx_memory_subsystem 1-1] Mapped memory resource DDR4_MEM00 from /memory_subsystem into /overlay_1/m_axi_spmspv_gmem2
INFO: [hbm_memory_subsystem 1-1] Mapping resources for kernel master /overlay_1/m_axi_spmv_gmem0 on HMSS port 1.
INFO: [hbm_memory_subsystem 1-1] Mapping resources for kernel master /overlay_1/m_axi_spmv_gmem1 on HMSS port 2.
INFO: [hbm_memory_subsystem 1-1] Mapping resources for kernel master /overlay_1/m_axi_spmv_gmem2 on HMSS port 3.
INFO: [hbm_memory_subsystem 1-1] Mapping resources for kernel master /overlay_1/m_axi_spmv_gmem3 on HMSS port 4.
INFO: [hbm_memory_subsystem 1-1] Mapping resources for kernel master /overlay_1/m_axi_spmv_gmem32 on HMSS port 5.
INFO: [hbm_memory_subsystem 1-1] Mapping resources for kernel master /overlay_1/m_axi_spmv_gmem33 on HMSS port 6.
INFO: [hbm_memory_subsystem 1-1] Mapping resources for kernel master /overlay_1/m_axi_spmv_gmem34 on HMSS port 7.
INFO: [hbm_memory_subsystem 1-1] Mapping resources for kernel master /overlay_1/m_axi_spmv_gmem35 on HMSS port 8.
INFO: [hbm_memory_subsystem 1-1] Mapping resources for kernel master /overlay_1/m_axi_spmspv_gmem3 on HMSS port 9.
INFO: [hbm_memory_subsystem 1-1] Mapping resources for kernel master /overlay_1/m_axi_spmspv_gmem4 on HMSS port 10.
INFO: [hbm_memory_subsystem 1-1] Mapping resources for kernel master /overlay_1/m_axi_spmspv_gmem5 on HMSS port 11.
INFO: [OCL_UTIL] internal step: save_bd_design
Wrote  : </home/ziyuanwang/GraphLily/generate_bitstream/build_balance_valtunsigned.2.4/proj/build_dir.hw/link/vivado/vpl/prj/prj.srcs/my_rm/bd/bd/pfm_dynamic.bd> 
INFO: [OCL_UTIL] internal step: add_files .local/hw_platform/tcl_hooks/dynamic_impl.xdc -fileset [current_fileset -constrset]
INFO: [OCL_UTIL] set_property USED_IN "implementation" [get_files .local/hw_platform/tcl_hooks/dynamic_impl.xdc]
INFO: [OCL_UTIL] set_property PROCESSING_ORDER "NORMAL" [get_files .local/hw_platform/tcl_hooks/dynamic_impl.xdc]
[00:13:37] Run vpl: Step create_bd: Completed
[00:13:37] Run vpl: Step update_bd: Started
INFO: [OCL_UTIL] current step: vpl.update_bd
INFO: [OCL_UTIL] internal step: inserting profiling and debug cores
--- DPA: insert_chipscope_debug: No chipscope_debugs dict name - nothing to insert
INFO: Platform is not decorated with AXI-Lite and trace masters
--- DPA: Parsing Platform-specific information for debug and profiling...
--- DPA: -----------------------------------------------------------
--- DPA:    Host dict: SLR2 xdma_smartconnect/S00_AXI
--- DPA:    Host masters: /axi_vip_data/M_AXI
--- DPA:    Axilite dict: SLR0 {ip slr0/interconnect_axilite_user_slr0 mi M00_AXI fallback true} SLR1 {ip slr1/interconnect_axilite_user_slr1 mi M00_AXI fallback false} SLR2 {ip slr2/interconnect_axilite_user_slr2 mi M00_AXI fallback false}
--- DPA:    AXI-Lite interconnect: slr0/interconnect_axilite_user_slr0
--- DPA:    AXI-Lite master: slr0/interconnect_axilite_user_slr0/M00_AXI
--- DPA:    Trace dict: SLR2 {clk dma_pcie_axi_aclk rst slr2/expanded_region_resets_slr2/psreset_gate_pr_data/interconnect_aresetn}
--- DPA:    SLR assigment: SLR2
--- DPA:    AXI-MM master: interconnect_aximm_host/M01_AXI (dedicated: false)
--- DPA:    Trace clock: dma_pcie_axi_aclk
--- DPA:    Trace reset: slr2/expanded_region_resets_slr2/psreset_gate_pr_data/interconnect_aresetn
CRITICAL WARNING: [DPA-102] AXI-Full master interconnect_aximm_host/M01_AXI not found. Profile insertion will continue but may not work.
--- DPA:    Monitor dict: SLR0 {clk clkwiz_kernel_clk_out1 rst slr0/expanded_region_resets_slr0/psreset_gate_pr_kernel/interconnect_aresetn fallback true} SLR1 {clk clkwiz_kernel_clk_out1 rst slr1/expanded_region_resets_slr1/psreset_gate_pr_kernel/interconnect_aresetn fallback false} SLR2 {clk clkwiz_kernel_clk_out1 rst slr2/expanded_region_resets_slr2/psreset_gate_pr_kernel/interconnect_aresetn fallback false}
--- DPA:    Monitor clock: clkwiz_kernel_clk_out1
--- DPA:    Monitor reset: slr0/expanded_region_resets_slr0/psreset_gate_pr_kernel/interconnect_aresetn
--- DPA: -----------------------------------------------------------
--- DPA: -----------------------------------------------------------
--- DPA: Automation Dictionary:
--- DPA: -----------------------------------------------------------
WARNING: No monitor points found for BD automation.
--- DPA: Step 1 - Add debug/profile monitors...
--- DPA: Step 2 - No trace added
--- DPA: Step 3 - Add AI engine support...
--- DPA: Step 4 - Add AXI-Lite control...
--- DPA: Step 5 - Group IP into System_DPA...
INFO: Writing /home/ziyuanwang/GraphLily/generate_bitstream/build_balance_valtunsigned.2.4/proj/build_dir.hw/link/int/debug_ip_layout.rtd...
INFO: [OCL_UTIL] internal step: assign_bd_address
Slave segment '/overlay_1/s_axi_control/Reg' is being assigned into address space '/s_axi_userpf_xdma' at <0x0180_0000 [ 64K ]>.
INFO: [OCL_UTIL] internal step: source .local/hw_platform/tcl_hooks/dynamic_postlink.tcl
INFO: [OCL_UTIL] bd::util_cmd set_bd_source Vitis [current_bd_design]
INFO: [OCL_UTIL] internal step: save_bd_design
Wrote  : </home/ziyuanwang/GraphLily/generate_bitstream/build_balance_valtunsigned.2.4/proj/build_dir.hw/link/vivado/vpl/prj/prj.srcs/my_rm/bd/bd/pfm_dynamic.bd> 
INFO: [OCL_UTIL] internal step: writing address_map.xml
[00:13:39] Run vpl: Step update_bd: Completed
[00:13:39] Run vpl: Step generate_target: Started
INFO: [OCL_UTIL] current step: vpl.generate_target
INFO: [OCL_UTIL] internal step: generate_target all [get_files pfm_dynamic.bd]
WARNING: [BD 41-2670] Found an incomplete address path from address space '/s_axi_control_xdma' to master interface '/slr2/axi_interconnect_0/M01_AXI'. Please either complete or remove this path to resolve.
CRITICAL WARNING: [BD 41-1265] Different slave segments </memory_subsystem/S02_AXI/DDR4_MEM00> and </memory_subsystem/S01_AXI/DDR4_MEM00> are mapped into related address spaces </overlay_1/Data_m_axi_spmspv_gmem1> and </overlay_1/Data_m_axi_spmspv_gmem0>, at the same offset 0x40_0000_0000 [ 16G ].
CRITICAL WARNING: [BD 41-1265] Different slave segments </memory_subsystem/S03_AXI/DDR4_MEM00> and </memory_subsystem/S01_AXI/DDR4_MEM00> are mapped into related address spaces </overlay_1/Data_m_axi_spmspv_gmem2> and </overlay_1/Data_m_axi_spmspv_gmem0>, at the same offset 0x40_0000_0000 [ 16G ].
WARNING: [SMARTCONNECT-2] Port M01_AXI of /xdma_smartconnect is connected to an infrastructure IP (/slr1/axi_cdc_xdma).  It is recommended to attach AXI SmartConnect directly to endpoint IPs to avoid mismatches or other issues during validation.  If mismatches occur, manually assign values for AXI Interface properties of /slr1/axi_cdc_xdma.
WARNING: [BD 5-699] No address segments matched 'get_bd_addr_segs -addressables -of_objects /slr2/axi_interconnect_0/xbar/M01_AXI'
create_bd_cell: Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 3671.457 ; gain = 0.000 ; free physical = 21693 ; free virtual = 470831
xit::source_ipfile: Time (s): cpu = 00:00:14 ; elapsed = 00:00:14 . Memory (MB): peak = 3671.457 ; gain = 0.000 ; free physical = 21693 ; free virtual = 470830
INFO: [hbm_memory_subsystem 3-1] GEN_CONTENTS::Updating cell hbm_inst with config CONFIG.USER_XSDB_INTF_EN false
xit::source_ipfile: Time (s): cpu = 00:00:16 ; elapsed = 00:00:18 . Memory (MB): peak = 3671.457 ; gain = 0.000 ; free physical = 21660 ; free virtual = 470798
WARNING: [SMARTCONNECT-2] Port M00_AXI of /path_0/interconnect1_0 is connected to an infrastructure IP (/path_0/slice1_0).  It is recommended to attach AXI SmartConnect directly to endpoint IPs to avoid mismatches or other issues during validation.  If mismatches occur, manually assign values for AXI Interface properties of /path_0/slice1_0.
WARNING: [SMARTCONNECT-2] Port M00_AXI of /path_1/interconnect2_1 is connected to an infrastructure IP (/path_1/slice2_1).  It is recommended to attach AXI SmartConnect directly to endpoint IPs to avoid mismatches or other issues during validation.  If mismatches occur, manually assign values for AXI Interface properties of /path_1/slice2_1.
WARNING: [SMARTCONNECT-2] Port M00_AXI of /path_2/interconnect3_2 is connected to an infrastructure IP (/path_2/slice3_2).  It is recommended to attach AXI SmartConnect directly to endpoint IPs to avoid mismatches or other issues during validation.  If mismatches occur, manually assign values for AXI Interface properties of /path_2/slice3_2.
WARNING: [SMARTCONNECT-2] Port M00_AXI of /path_3/interconnect4_3 is connected to an infrastructure IP (/path_3/slice4_3).  It is recommended to attach AXI SmartConnect directly to endpoint IPs to avoid mismatches or other issues during validation.  If mismatches occur, manually assign values for AXI Interface properties of /path_3/slice4_3.
WARNING: [SMARTCONNECT-2] Port M00_AXI of /path_16/interconnect5_16 is connected to an infrastructure IP (/path_16/slice5_16).  It is recommended to attach AXI SmartConnect directly to endpoint IPs to avoid mismatches or other issues during validation.  If mismatches occur, manually assign values for AXI Interface properties of /path_16/slice5_16.
WARNING: [SMARTCONNECT-2] Port M00_AXI of /path_18/interconnect6_18 is connected to an infrastructure IP (/path_18/slice6_18).  It is recommended to attach AXI SmartConnect directly to endpoint IPs to avoid mismatches or other issues during validation.  If mismatches occur, manually assign values for AXI Interface properties of /path_18/slice6_18.
WARNING: [SMARTCONNECT-2] Port M00_AXI of /path_20/interconnect9_20 is connected to an infrastructure IP (/path_20/slice9_20).  It is recommended to attach AXI SmartConnect directly to endpoint IPs to avoid mismatches or other issues during validation.  If mismatches occur, manually assign values for AXI Interface properties of /path_20/slice9_20.
WARNING: [SMARTCONNECT-2] Port M00_AXI of /path_21/interconnect7_21 is connected to an infrastructure IP (/path_21/slice7_21).  It is recommended to attach AXI SmartConnect directly to endpoint IPs to avoid mismatches or other issues during validation.  If mismatches occur, manually assign values for AXI Interface properties of /path_21/slice7_21.
WARNING: [SMARTCONNECT-2] Port M00_AXI of /path_22/interconnect10_22 is connected to an infrastructure IP (/path_22/slice10_22).  It is recommended to attach AXI SmartConnect directly to endpoint IPs to avoid mismatches or other issues during validation.  If mismatches occur, manually assign values for AXI Interface properties of /path_22/slice10_22.
WARNING: [SMARTCONNECT-2] Port M00_AXI of /path_23/interconnect8_23 is connected to an infrastructure IP (/path_23/slice8_23).  It is recommended to attach AXI SmartConnect directly to endpoint IPs to avoid mismatches or other issues during validation.  If mismatches occur, manually assign values for AXI Interface properties of /path_23/slice8_23.
WARNING: [SMARTCONNECT-2] Port M00_AXI of /path_24/interconnect11_24 is connected to an infrastructure IP (/path_24/slice11_24).  It is recommended to attach AXI SmartConnect directly to endpoint IPs to avoid mismatches or other issues during validation.  If mismatches occur, manually assign values for AXI Interface properties of /path_24/slice11_24.
WARNING: [SMARTCONNECT-2] Port M00_AXI of /path_26/interconnect0_26 is connected to an infrastructure IP (/path_26/slice0_26).  It is recommended to attach AXI SmartConnect directly to endpoint IPs to avoid mismatches or other issues during validation.  If mismatches occur, manually assign values for AXI Interface properties of /path_26/slice0_26.
INFO: [xilinx.com:ip:smartconnect:1.0-1] bd_5dca_interconnect0_26_0: SmartConnect bd_5dca_interconnect0_26_0 is in High-performance Mode.
INFO: [xilinx.com:ip:smartconnect:1.0-1] bd_5dca_interconnect1_0_0: SmartConnect bd_5dca_interconnect1_0_0 is in High-performance Mode.
INFO: [xilinx.com:ip:smartconnect:1.0-1] bd_5dca_interconnect2_1_0: SmartConnect bd_5dca_interconnect2_1_0 is in High-performance Mode.
INFO: [xilinx.com:ip:smartconnect:1.0-1] bd_5dca_interconnect3_2_0: SmartConnect bd_5dca_interconnect3_2_0 is in High-performance Mode.
INFO: [xilinx.com:ip:smartconnect:1.0-1] bd_5dca_interconnect4_3_0: SmartConnect bd_5dca_interconnect4_3_0 is in High-performance Mode.
INFO: [xilinx.com:ip:smartconnect:1.0-1] bd_5dca_interconnect5_16_0: SmartConnect bd_5dca_interconnect5_16_0 is in High-performance Mode.
INFO: [xilinx.com:ip:smartconnect:1.0-1] bd_5dca_interconnect6_18_0: SmartConnect bd_5dca_interconnect6_18_0 is in High-performance Mode.
INFO: [xilinx.com:ip:smartconnect:1.0-1] bd_5dca_interconnect7_21_0: SmartConnect bd_5dca_interconnect7_21_0 is in High-performance Mode.
INFO: [xilinx.com:ip:smartconnect:1.0-1] bd_5dca_interconnect8_23_0: SmartConnect bd_5dca_interconnect8_23_0 is in High-performance Mode.
INFO: [xilinx.com:ip:smartconnect:1.0-1] bd_5dca_interconnect9_20_0: SmartConnect bd_5dca_interconnect9_20_0 is in High-performance Mode.
INFO: [xilinx.com:ip:smartconnect:1.0-1] bd_5dca_interconnect10_22_0: SmartConnect bd_5dca_interconnect10_22_0 is in High-performance Mode.
INFO: [xilinx.com:ip:smartconnect:1.0-1] bd_5dca_interconnect11_24_0: SmartConnect bd_5dca_interconnect11_24_0 is in High-performance Mode.
WARNING: [BD 41-927] Following properties on pin /hbm_inst/HBM_REF_CLK_0 have been updated from connected ip, but BD cell '/hbm_inst' does not accept parameter changes, so they may not be synchronized with cell properties:
	PHASE = 0.000 
WARNING: [BD 41-927] Following properties on pin /hbm_inst/HBM_REF_CLK_1 have been updated from connected ip, but BD cell '/hbm_inst' does not accept parameter changes, so they may not be synchronized with cell properties:
	PHASE = 0.000 
WARNING: [BD 41-927] Following properties on pin /hbm_inst/AXI_00_ACLK have been updated from connected ip, but BD cell '/hbm_inst' does not accept parameter changes, so they may not be synchronized with cell properties:
	PHASE = 0.000 
WARNING: [BD 41-927] Following properties on pin /hbm_inst/AXI_01_ACLK have been updated from connected ip, but BD cell '/hbm_inst' does not accept parameter changes, so they may not be synchronized with cell properties:
	PHASE = 0.000 
WARNING: [BD 41-927] Following properties on pin /hbm_inst/AXI_02_ACLK have been updated from connected ip, but BD cell '/hbm_inst' does not accept parameter changes, so they may not be synchronized with cell properties:
	PHASE = 0.000 
WARNING: [BD 41-927] Following properties on pin /hbm_inst/AXI_03_ACLK have been updated from connected ip, but BD cell '/hbm_inst' does not accept parameter changes, so they may not be synchronized with cell properties:
	PHASE = 0.000 
WARNING: [BD 41-927] Following properties on pin /hbm_inst/AXI_16_ACLK have been updated from connected ip, but BD cell '/hbm_inst' does not accept parameter changes, so they may not be synchronized with cell properties:
	PHASE = 0.000 
WARNING: [BD 41-927] Following properties on pin /hbm_inst/AXI_18_ACLK have been updated from connected ip, but BD cell '/hbm_inst' does not accept parameter changes, so they may not be synchronized with cell properties:
	PHASE = 0.000 
WARNING: [BD 41-927] Following properties on pin /hbm_inst/AXI_20_ACLK have been updated from connected ip, but BD cell '/hbm_inst' does not accept parameter changes, so they may not be synchronized with cell properties:
	PHASE = 0.000 
WARNING: [BD 41-927] Following properties on pin /hbm_inst/AXI_21_ACLK have been updated from connected ip, but BD cell '/hbm_inst' does not accept parameter changes, so they may not be synchronized with cell properties:
	PHASE = 0.000 
WARNING: [BD 41-927] Following properties on pin /hbm_inst/AXI_22_ACLK have been updated from connected ip, but BD cell '/hbm_inst' does not accept parameter changes, so they may not be synchronized with cell properties:
	PHASE = 0.000 
WARNING: [BD 41-927] Following properties on pin /hbm_inst/AXI_23_ACLK have been updated from connected ip, but BD cell '/hbm_inst' does not accept parameter changes, so they may not be synchronized with cell properties:
	PHASE = 0.000 
WARNING: [BD 41-927] Following properties on pin /hbm_inst/AXI_24_ACLK have been updated from connected ip, but BD cell '/hbm_inst' does not accept parameter changes, so they may not be synchronized with cell properties:
	PHASE = 0.000 
WARNING: [BD 41-927] Following properties on pin /hbm_inst/AXI_26_ACLK have been updated from connected ip, but BD cell '/hbm_inst' does not accept parameter changes, so they may not be synchronized with cell properties:
	PHASE = 0.000 
WARNING: [BD 41-927] Following properties on pin /hbm_inst/APB_0_PCLK have been updated from connected ip, but BD cell '/hbm_inst' does not accept parameter changes, so they may not be synchronized with cell properties:
	PHASE = 0.000 
WARNING: [BD 41-927] Following properties on pin /hbm_inst/APB_1_PCLK have been updated from connected ip, but BD cell '/hbm_inst' does not accept parameter changes, so they may not be synchronized with cell properties:
	PHASE = 0.000 
INFO: [xilinx.com:ip:sdx_memory_subsystem:1.0-1] pfm_dynamic_memory_subsystem_0: The device attached to S00_AXI declares AXI interface metadata CONFIG.HAS_BURST=1 which requires extra FPGA resources.  If this IP only produces AXI INCR bursts, update the IP packaging so that HAS_BURST=0 to save FPGA resources.
INFO: [xilinx.com:ip:sdx_memory_subsystem:1.0-1] pfm_dynamic_memory_subsystem_0: The device attached to S00_AXI declares AXI interface metadata CONFIG.SUPPORTS_NARROW_BURST=1 which requires extra FPGA resources.  If this IP does not produce narrow bursts, update the IP packaging so that SUPPORTS_NARROW_BURST=0 to save FPGA resources.
INFO: [Device 21-403] Loading part xcu280-fsvh2892-2L-e
WARNING: [BD 5-699] No address segments matched 'get_bd_addr_segs -of_object /ilmb_cntlr/SLMB/Mem'
WARNING: [BD 5-699] No address segments matched 'get_bd_addr_segs -of_object /second_ilmb_cntlr/SLMB/Mem'
WARNING: [BD 5-699] No address segments matched 'get_bd_addr_segs -of_object /dlmb_cntlr/SLMB/Mem'
WARNING: [BD 5-699] No address segments matched 'get_bd_addr_segs -of_object /second_dlmb_cntlr/SLMB/Mem'
WARNING: [BD 5-699] No address segments matched 'get_bd_addr_segs -of_object /iomodule_0/SLMB/Reg'
WARNING: [BD 5-699] No address segments matched 'get_bd_addr_segs -of_object /iomodule_0/SLMB/IO'
create_bd_cell: Time (s): cpu = 00:00:24 ; elapsed = 00:00:30 . Memory (MB): peak = 4333.277 ; gain = 635.102 ; free physical = 19051 ; free virtual = 468189
xit::source_ipfile: Time (s): cpu = 00:00:30 ; elapsed = 00:00:37 . Memory (MB): peak = 4343.184 ; gain = 645.008 ; free physical = 19046 ; free virtual = 468184
Slave segment '/ddr4_mem00/C0_DDR4_MEMORY_MAP/C0_DDR4_ADDRESS_BLOCK' is being assigned into address space '/S00_AXI' at <0x40_0000_0000 [ 16G ]>.
Slave segment '/ddr4_mem00/C0_DDR4_MEMORY_MAP/C0_DDR4_ADDRESS_BLOCK' is being assigned into address space '/S01_AXI' at <0x40_0000_0000 [ 16G ]>.
Slave segment '/ddr4_mem00/C0_DDR4_MEMORY_MAP/C0_DDR4_ADDRESS_BLOCK' is being assigned into address space '/S02_AXI' at <0x40_0000_0000 [ 16G ]>.
Slave segment '/ddr4_mem00/C0_DDR4_MEMORY_MAP/C0_DDR4_ADDRESS_BLOCK' is being assigned into address space '/S03_AXI' at <0x40_0000_0000 [ 16G ]>.
xit::source_ipfile: Time (s): cpu = 00:00:31 ; elapsed = 00:00:39 . Memory (MB): peak = 4343.184 ; gain = 659.852 ; free physical = 19034 ; free virtual = 468172
WARNING: [BD 5-699] No address segments matched 'get_bd_addr_segs -of_object /ilmb_cntlr/SLMB/Mem'
WARNING: [BD 5-699] No address segments matched 'get_bd_addr_segs -of_object /second_ilmb_cntlr/SLMB/Mem'
WARNING: [BD 5-699] No address segments matched 'get_bd_addr_segs -of_object /dlmb_cntlr/SLMB/Mem'
WARNING: [BD 5-699] No address segments matched 'get_bd_addr_segs -of_object /second_dlmb_cntlr/SLMB/Mem'
WARNING: [BD 5-699] No address segments matched 'get_bd_addr_segs -of_object /iomodule_0/SLMB/Reg'
WARNING: [BD 5-699] No address segments matched 'get_bd_addr_segs -of_object /iomodule_0/SLMB/IO'
INFO: [xilinx.com:ip:smartconnect:1.0-1] bd_d216_interconnect_DDR4_MEM00_0: SmartConnect bd_d216_interconnect_DDR4_MEM00_0 is in High-performance Mode.
INFO: [xilinx.com:ip:smartconnect:1.0-1] pfm_dynamic_xdma_smartconnect_0: SmartConnect pfm_dynamic_xdma_smartconnect_0 is in High-performance Mode.
INFO: [xilinx.com:ip:sdx_memory_subsystem:1.0-1] /memory_subsystemNo SLR assignment metadata detected at /overlay_1/m_axi_spmspv_gmem0
INFO: [xilinx.com:ip:sdx_memory_subsystem:1.0-1] /memory_subsystemNo SLR assignment metadata detected at /overlay_1/m_axi_spmspv_gmem1
INFO: [xilinx.com:ip:sdx_memory_subsystem:1.0-1] /memory_subsystemNo SLR assignment metadata detected at /overlay_1/m_axi_spmspv_gmem2
INFO: [xilinx.com:ip:sdx_memory_subsystem:1.0-1] /memory_subsystemNo SLR assignment metadata detected at /regslice_pipe_ctrl_mgntpf/M_AXI
INFO: [xilinx.com:ip:util_vector_logic:2.0-10] /slr0/expanded_region_resets_slr0/util_and2_hbm IP set output pin Res type to "rst" when Input pin Op1 type is "rst" and Input pin Op2 type is "undef".
INFO: [xilinx.com:ip:util_vector_logic:2.0-10] /init_cal_combine_mss IP set output pin Res type to "data" when Input pin Op1 type is "data" and Input pin Op2 type is "undef".
WARNING: [BD 41-927] Following properties on pin /overlay_1/ap_clk have been updated from connected ip, but BD cell '/overlay_1' does not accept parameter changes, so they may not be synchronized with cell properties:
	PHASE = 0.000 
Please resolve any mismatches by directly setting properties on BD cell </overlay_1> to completely resolve these warnings.
WARNING: [BD 41-927] Following properties on pin /slr2/frequency_counters/freq_counter_0/clk have been updated from connected ip, but BD cell '/slr2/frequency_counters/freq_counter_0' does not accept parameter changes, so they may not be synchronized with cell properties:
	PHASE = 0.000 
Please resolve any mismatches by directly setting properties on BD cell </slr2/frequency_counters/freq_counter_0> to completely resolve these warnings.
WARNING: [BD 41-927] Following properties on pin /slr2/frequency_counters/freq_counter_1/clk have been updated from connected ip, but BD cell '/slr2/frequency_counters/freq_counter_1' does not accept parameter changes, so they may not be synchronized with cell properties:
	PHASE = 0.000 
Please resolve any mismatches by directly setting properties on BD cell </slr2/frequency_counters/freq_counter_1> to completely resolve these warnings.
Wrote  : </home/ziyuanwang/GraphLily/generate_bitstream/build_balance_valtunsigned.2.4/proj/build_dir.hw/link/vivado/vpl/prj/prj.srcs/my_rm/bd/bd/pfm_dynamic.bd> 
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/memory_subsystem/S01_AXI_arlock'(1) to pin: '/overlay_1/m_axi_spmspv_gmem0_ARLOCK'(2) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/memory_subsystem/S01_AXI_awlock'(1) to pin: '/overlay_1/m_axi_spmspv_gmem0_AWLOCK'(2) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/memory_subsystem/S02_AXI_arlock'(1) to pin: '/overlay_1/m_axi_spmspv_gmem1_ARLOCK'(2) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/memory_subsystem/S02_AXI_awlock'(1) to pin: '/overlay_1/m_axi_spmspv_gmem1_AWLOCK'(2) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/memory_subsystem/S03_AXI_arlock'(1) to pin: '/overlay_1/m_axi_spmspv_gmem2_ARLOCK'(2) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/memory_subsystem/S03_AXI_awlock'(1) to pin: '/overlay_1/m_axi_spmspv_gmem2_AWLOCK'(2) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/hmss_0/S01_AXI_arlock'(1) to pin: '/overlay_1/m_axi_spmv_gmem0_ARLOCK'(2) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/hmss_0/S01_AXI_awlock'(1) to pin: '/overlay_1/m_axi_spmv_gmem0_AWLOCK'(2) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/hmss_0/S02_AXI_arlock'(1) to pin: '/overlay_1/m_axi_spmv_gmem1_ARLOCK'(2) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/hmss_0/S02_AXI_awlock'(1) to pin: '/overlay_1/m_axi_spmv_gmem1_AWLOCK'(2) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/hmss_0/S03_AXI_arlock'(1) to pin: '/overlay_1/m_axi_spmv_gmem2_ARLOCK'(2) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/hmss_0/S03_AXI_awlock'(1) to pin: '/overlay_1/m_axi_spmv_gmem2_AWLOCK'(2) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/hmss_0/S04_AXI_arlock'(1) to pin: '/overlay_1/m_axi_spmv_gmem3_ARLOCK'(2) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/hmss_0/S04_AXI_awlock'(1) to pin: '/overlay_1/m_axi_spmv_gmem3_AWLOCK'(2) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/hmss_0/S05_AXI_arlock'(1) to pin: '/overlay_1/m_axi_spmv_gmem32_ARLOCK'(2) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/hmss_0/S05_AXI_awlock'(1) to pin: '/overlay_1/m_axi_spmv_gmem32_AWLOCK'(2) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/hmss_0/S06_AXI_arlock'(1) to pin: '/overlay_1/m_axi_spmv_gmem33_ARLOCK'(2) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/hmss_0/S06_AXI_awlock'(1) to pin: '/overlay_1/m_axi_spmv_gmem33_AWLOCK'(2) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/hmss_0/S07_AXI_arlock'(1) to pin: '/overlay_1/m_axi_spmv_gmem34_ARLOCK'(2) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/hmss_0/S07_AXI_awlock'(1) to pin: '/overlay_1/m_axi_spmv_gmem34_AWLOCK'(2) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/hmss_0/S08_AXI_arlock'(1) to pin: '/overlay_1/m_axi_spmv_gmem35_ARLOCK'(2) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/hmss_0/S08_AXI_awlock'(1) to pin: '/overlay_1/m_axi_spmv_gmem35_AWLOCK'(2) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/hmss_0/S09_AXI_arlock'(1) to pin: '/overlay_1/m_axi_spmspv_gmem3_ARLOCK'(2) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/hmss_0/S09_AXI_awlock'(1) to pin: '/overlay_1/m_axi_spmspv_gmem3_AWLOCK'(2) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/hmss_0/S10_AXI_arlock'(1) to pin: '/overlay_1/m_axi_spmspv_gmem4_ARLOCK'(2) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/hmss_0/S10_AXI_awlock'(1) to pin: '/overlay_1/m_axi_spmspv_gmem4_AWLOCK'(2) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/hmss_0/S11_AXI_arlock'(1) to pin: '/overlay_1/m_axi_spmspv_gmem5_ARLOCK'(2) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/hmss_0/S11_AXI_awlock'(1) to pin: '/overlay_1/m_axi_spmspv_gmem5_AWLOCK'(2) - Only lower order bits will be connected.
VHDL Output written to : /home/ziyuanwang/GraphLily/generate_bitstream/build_balance_valtunsigned.2.4/proj/build_dir.hw/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/synth/pfm_dynamic.v
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/memory_subsystem/S01_AXI_arlock'(1) to pin: '/overlay_1/m_axi_spmspv_gmem0_ARLOCK'(2) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/memory_subsystem/S01_AXI_awlock'(1) to pin: '/overlay_1/m_axi_spmspv_gmem0_AWLOCK'(2) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/memory_subsystem/S02_AXI_arlock'(1) to pin: '/overlay_1/m_axi_spmspv_gmem1_ARLOCK'(2) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/memory_subsystem/S02_AXI_awlock'(1) to pin: '/overlay_1/m_axi_spmspv_gmem1_AWLOCK'(2) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/memory_subsystem/S03_AXI_arlock'(1) to pin: '/overlay_1/m_axi_spmspv_gmem2_ARLOCK'(2) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/memory_subsystem/S03_AXI_awlock'(1) to pin: '/overlay_1/m_axi_spmspv_gmem2_AWLOCK'(2) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/hmss_0/S01_AXI_arlock'(1) to pin: '/overlay_1/m_axi_spmv_gmem0_ARLOCK'(2) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/hmss_0/S01_AXI_awlock'(1) to pin: '/overlay_1/m_axi_spmv_gmem0_AWLOCK'(2) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/hmss_0/S02_AXI_arlock'(1) to pin: '/overlay_1/m_axi_spmv_gmem1_ARLOCK'(2) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/hmss_0/S02_AXI_awlock'(1) to pin: '/overlay_1/m_axi_spmv_gmem1_AWLOCK'(2) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/hmss_0/S03_AXI_arlock'(1) to pin: '/overlay_1/m_axi_spmv_gmem2_ARLOCK'(2) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/hmss_0/S03_AXI_awlock'(1) to pin: '/overlay_1/m_axi_spmv_gmem2_AWLOCK'(2) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/hmss_0/S04_AXI_arlock'(1) to pin: '/overlay_1/m_axi_spmv_gmem3_ARLOCK'(2) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/hmss_0/S04_AXI_awlock'(1) to pin: '/overlay_1/m_axi_spmv_gmem3_AWLOCK'(2) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/hmss_0/S05_AXI_arlock'(1) to pin: '/overlay_1/m_axi_spmv_gmem32_ARLOCK'(2) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/hmss_0/S05_AXI_awlock'(1) to pin: '/overlay_1/m_axi_spmv_gmem32_AWLOCK'(2) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/hmss_0/S06_AXI_arlock'(1) to pin: '/overlay_1/m_axi_spmv_gmem33_ARLOCK'(2) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/hmss_0/S06_AXI_awlock'(1) to pin: '/overlay_1/m_axi_spmv_gmem33_AWLOCK'(2) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/hmss_0/S07_AXI_arlock'(1) to pin: '/overlay_1/m_axi_spmv_gmem34_ARLOCK'(2) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/hmss_0/S07_AXI_awlock'(1) to pin: '/overlay_1/m_axi_spmv_gmem34_AWLOCK'(2) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/hmss_0/S08_AXI_arlock'(1) to pin: '/overlay_1/m_axi_spmv_gmem35_ARLOCK'(2) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/hmss_0/S08_AXI_awlock'(1) to pin: '/overlay_1/m_axi_spmv_gmem35_AWLOCK'(2) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/hmss_0/S09_AXI_arlock'(1) to pin: '/overlay_1/m_axi_spmspv_gmem3_ARLOCK'(2) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/hmss_0/S09_AXI_awlock'(1) to pin: '/overlay_1/m_axi_spmspv_gmem3_AWLOCK'(2) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/hmss_0/S10_AXI_arlock'(1) to pin: '/overlay_1/m_axi_spmspv_gmem4_ARLOCK'(2) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/hmss_0/S10_AXI_awlock'(1) to pin: '/overlay_1/m_axi_spmspv_gmem4_AWLOCK'(2) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/hmss_0/S11_AXI_arlock'(1) to pin: '/overlay_1/m_axi_spmspv_gmem5_ARLOCK'(2) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/hmss_0/S11_AXI_awlock'(1) to pin: '/overlay_1/m_axi_spmspv_gmem5_AWLOCK'(2) - Only lower order bits will be connected.
VHDL Output written to : /home/ziyuanwang/GraphLily/generate_bitstream/build_balance_valtunsigned.2.4/proj/build_dir.hw/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/sim/pfm_dynamic.v
VHDL Output written to : /home/ziyuanwang/GraphLily/generate_bitstream/build_balance_valtunsigned.2.4/proj/build_dir.hw/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/hdl/pfm_dynamic_wrapper.v
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_vip_ctrl_hbm_mgntpf .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_vip_ctrl_mgntpf .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_vip_ctrl_userpf .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_vip_data .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axilite_user_input_reg .
Exporting to file /home/ziyuanwang/GraphLily/generate_bitstream/build_balance_valtunsigned.2.4/proj/build_dir.hw/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_debug_bridge_xsdbm_0/bd_0/hw_handoff/pfm_dynamic_debug_bridge_xsdbm_0.hwh
Generated Hardware Definition File /home/ziyuanwang/GraphLily/generate_bitstream/build_balance_valtunsigned.2.4/proj/build_dir.hw/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_debug_bridge_xsdbm_0/bd_0/synth/pfm_dynamic_debug_bridge_xsdbm_0.hwdef
INFO: [BD 41-1029] Generation completed for the IP Integrator block debug_bridge_xsdbm .
INFO: [IP_Flow 19-5611] Unable to find an associated reset port for the interface 'S00_AXI'. A default connection has been created.
WARNING: [IP_Flow 19-5378] Port width mismatch for bus parameter 'S01_AXI.ADDR_WIDTH'. Logical port width '28' and physical port width '64' do not match.
INFO: [IP_Flow 19-5611] Unable to find an associated reset port for the interface 'S01_AXI'. A default connection has been created.
WARNING: [IP_Flow 19-5378] Port width mismatch for bus parameter 'S02_AXI.ADDR_WIDTH'. Logical port width '29' and physical port width '64' do not match.
INFO: [IP_Flow 19-5611] Unable to find an associated reset port for the interface 'S02_AXI'. A default connection has been created.
WARNING: [IP_Flow 19-5378] Port width mismatch for bus parameter 'S03_AXI.ADDR_WIDTH'. Logical port width '30' and physical port width '64' do not match.
INFO: [IP_Flow 19-5611] Unable to find an associated reset port for the interface 'S03_AXI'. A default connection has been created.
WARNING: [IP_Flow 19-5378] Port width mismatch for bus parameter 'S04_AXI.ADDR_WIDTH'. Logical port width '30' and physical port width '64' do not match.
INFO: [IP_Flow 19-5611] Unable to find an associated reset port for the interface 'S04_AXI'. A default connection has been created.
WARNING: [IP_Flow 19-5378] Port width mismatch for bus parameter 'S05_AXI.ADDR_WIDTH'. Logical port width '33' and physical port width '64' do not match.
INFO: [IP_Flow 19-5611] Unable to find an associated reset port for the interface 'S05_AXI'. A default connection has been created.
WARNING: [IP_Flow 19-5378] Port width mismatch for bus parameter 'S06_AXI.ADDR_WIDTH'. Logical port width '33' and physical port width '64' do not match.
INFO: [IP_Flow 19-5611] Unable to find an associated reset port for the interface 'S06_AXI'. A default connection has been created.
WARNING: [IP_Flow 19-5378] Port width mismatch for bus parameter 'S07_AXI.ADDR_WIDTH'. Logical port width '33' and physical port width '64' do not match.
INFO: [IP_Flow 19-5611] Unable to find an associated reset port for the interface 'S07_AXI'. A default connection has been created.
WARNING: [IP_Flow 19-5378] Port width mismatch for bus parameter 'S08_AXI.ADDR_WIDTH'. Logical port width '33' and physical port width '64' do not match.
INFO: [IP_Flow 19-5611] Unable to find an associated reset port for the interface 'S08_AXI'. A default connection has been created.
WARNING: [IP_Flow 19-5378] Port width mismatch for bus parameter 'S09_AXI.ADDR_WIDTH'. Logical port width '33' and physical port width '64' do not match.
INFO: [IP_Flow 19-5611] Unable to find an associated reset port for the interface 'S09_AXI'. A default connection has been created.
WARNING: [IP_Flow 19-5378] Port width mismatch for bus parameter 'S10_AXI.ADDR_WIDTH'. Logical port width '33' and physical port width '64' do not match.
INFO: [IP_Flow 19-5611] Unable to find an associated reset port for the interface 'S10_AXI'. A default connection has been created.
WARNING: [IP_Flow 19-5378] Port width mismatch for bus parameter 'S11_AXI.ADDR_WIDTH'. Logical port width '33' and physical port width '64' do not match.
INFO: [IP_Flow 19-5611] Unable to find an associated reset port for the interface 'S11_AXI'. A default connection has been created.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/hbm_inst/APB_0_PADDR'(22) to pin: '/axi_apb_bridge_inst/m_apb_paddr'(23) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/hbm_inst/APB_1_PADDR'(22) to pin: '/axi_apb_bridge_inst/m_apb_paddr'(23) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/hbm_inst/APB_0_PADDR'(22) to pin: '/axi_apb_bridge_inst/m_apb_paddr'(23) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/hbm_inst/APB_1_PADDR'(22) to pin: '/axi_apb_bridge_inst/m_apb_paddr'(23) - Only lower order bits will be connected.
INFO: [IP_Flow 19-5611] Unable to find an associated reset port for the interface 'SAXI_00'. A default connection has been created.
INFO: [IP_Flow 19-5611] Unable to find an associated reset port for the interface 'SAXI_01'. A default connection has been created.
INFO: [IP_Flow 19-5611] Unable to find an associated reset port for the interface 'SAXI_02'. A default connection has been created.
INFO: [IP_Flow 19-5611] Unable to find an associated reset port for the interface 'SAXI_03'. A default connection has been created.
INFO: [IP_Flow 19-5611] Unable to find an associated reset port for the interface 'SAXI_16'. A default connection has been created.
INFO: [IP_Flow 19-5611] Unable to find an associated reset port for the interface 'SAXI_18'. A default connection has been created.
INFO: [IP_Flow 19-5611] Unable to find an associated reset port for the interface 'SAXI_20'. A default connection has been created.
INFO: [IP_Flow 19-5611] Unable to find an associated reset port for the interface 'SAXI_21'. A default connection has been created.
INFO: [IP_Flow 19-5611] Unable to find an associated reset port for the interface 'SAXI_22'. A default connection has been created.
INFO: [IP_Flow 19-5611] Unable to find an associated reset port for the interface 'SAXI_23'. A default connection has been created.
INFO: [IP_Flow 19-5611] Unable to find an associated reset port for the interface 'SAXI_24'. A default connection has been created.
INFO: [IP_Flow 19-5611] Unable to find an associated reset port for the interface 'SAXI_26'. A default connection has been created.
WARNING: [IP_Flow 19-5378] Port width mismatch for bus parameter 'S00_AXI.ADDR_WIDTH'. Logical port width '28' and physical port width '64' do not match.
Exporting to file /home/ziyuanwang/GraphLily/generate_bitstream/build_balance_valtunsigned.2.4/proj/build_dir.hw/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_hmss_0_0/bd_1/hw_handoff/bd_5dca_interconnect1_0_0.hwh
Generated Hardware Definition File /home/ziyuanwang/GraphLily/generate_bitstream/build_balance_valtunsigned.2.4/proj/build_dir.hw/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_hmss_0_0/bd_1/synth/bd_5dca_interconnect1_0_0.hwdef
WARNING: [IP_Flow 19-5378] Port width mismatch for bus parameter 'S00_AXI.ADDR_WIDTH'. Logical port width '29' and physical port width '64' do not match.
Exporting to file /home/ziyuanwang/GraphLily/generate_bitstream/build_balance_valtunsigned.2.4/proj/build_dir.hw/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_hmss_0_0/bd_2/hw_handoff/bd_5dca_interconnect2_1_0.hwh
Generated Hardware Definition File /home/ziyuanwang/GraphLily/generate_bitstream/build_balance_valtunsigned.2.4/proj/build_dir.hw/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_hmss_0_0/bd_2/synth/bd_5dca_interconnect2_1_0.hwdef
WARNING: [IP_Flow 19-5378] Port width mismatch for bus parameter 'S00_AXI.ADDR_WIDTH'. Logical port width '30' and physical port width '64' do not match.
Exporting to file /home/ziyuanwang/GraphLily/generate_bitstream/build_balance_valtunsigned.2.4/proj/build_dir.hw/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_hmss_0_0/bd_3/hw_handoff/bd_5dca_interconnect3_2_0.hwh
Generated Hardware Definition File /home/ziyuanwang/GraphLily/generate_bitstream/build_balance_valtunsigned.2.4/proj/build_dir.hw/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_hmss_0_0/bd_3/synth/bd_5dca_interconnect3_2_0.hwdef
WARNING: [IP_Flow 19-5378] Port width mismatch for bus parameter 'S00_AXI.ADDR_WIDTH'. Logical port width '30' and physical port width '64' do not match.
Exporting to file /home/ziyuanwang/GraphLily/generate_bitstream/build_balance_valtunsigned.2.4/proj/build_dir.hw/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_hmss_0_0/bd_4/hw_handoff/bd_5dca_interconnect4_3_0.hwh
Generated Hardware Definition File /home/ziyuanwang/GraphLily/generate_bitstream/build_balance_valtunsigned.2.4/proj/build_dir.hw/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_hmss_0_0/bd_4/synth/bd_5dca_interconnect4_3_0.hwdef
WARNING: [IP_Flow 19-5378] Port width mismatch for bus parameter 'S00_AXI.ADDR_WIDTH'. Logical port width '33' and physical port width '64' do not match.
Exporting to file /home/ziyuanwang/GraphLily/generate_bitstream/build_balance_valtunsigned.2.4/proj/build_dir.hw/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_hmss_0_0/bd_5/hw_handoff/bd_5dca_interconnect5_16_0.hwh
Generated Hardware Definition File /home/ziyuanwang/GraphLily/generate_bitstream/build_balance_valtunsigned.2.4/proj/build_dir.hw/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_hmss_0_0/bd_5/synth/bd_5dca_interconnect5_16_0.hwdef
WARNING: [IP_Flow 19-5378] Port width mismatch for bus parameter 'S00_AXI.ADDR_WIDTH'. Logical port width '33' and physical port width '64' do not match.
Exporting to file /home/ziyuanwang/GraphLily/generate_bitstream/build_balance_valtunsigned.2.4/proj/build_dir.hw/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_hmss_0_0/bd_6/hw_handoff/bd_5dca_interconnect6_18_0.hwh
Generated Hardware Definition File /home/ziyuanwang/GraphLily/generate_bitstream/build_balance_valtunsigned.2.4/proj/build_dir.hw/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_hmss_0_0/bd_6/synth/bd_5dca_interconnect6_18_0.hwdef
WARNING: [IP_Flow 19-5378] Port width mismatch for bus parameter 'S00_AXI.ADDR_WIDTH'. Logical port width '33' and physical port width '64' do not match.
Exporting to file /home/ziyuanwang/GraphLily/generate_bitstream/build_balance_valtunsigned.2.4/proj/build_dir.hw/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_hmss_0_0/bd_7/hw_handoff/bd_5dca_interconnect9_20_0.hwh
Generated Hardware Definition File /home/ziyuanwang/GraphLily/generate_bitstream/build_balance_valtunsigned.2.4/proj/build_dir.hw/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_hmss_0_0/bd_7/synth/bd_5dca_interconnect9_20_0.hwdef
WARNING: [IP_Flow 19-5378] Port width mismatch for bus parameter 'S00_AXI.ADDR_WIDTH'. Logical port width '33' and physical port width '64' do not match.
Exporting to file /home/ziyuanwang/GraphLily/generate_bitstream/build_balance_valtunsigned.2.4/proj/build_dir.hw/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_hmss_0_0/bd_8/hw_handoff/bd_5dca_interconnect7_21_0.hwh
Generated Hardware Definition File /home/ziyuanwang/GraphLily/generate_bitstream/build_balance_valtunsigned.2.4/proj/build_dir.hw/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_hmss_0_0/bd_8/synth/bd_5dca_interconnect7_21_0.hwdef
WARNING: [IP_Flow 19-5378] Port width mismatch for bus parameter 'S00_AXI.ADDR_WIDTH'. Logical port width '33' and physical port width '64' do not match.
Exporting to file /home/ziyuanwang/GraphLily/generate_bitstream/build_balance_valtunsigned.2.4/proj/build_dir.hw/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_hmss_0_0/bd_9/hw_handoff/bd_5dca_interconnect10_22_0.hwh
Generated Hardware Definition File /home/ziyuanwang/GraphLily/generate_bitstream/build_balance_valtunsigned.2.4/proj/build_dir.hw/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_hmss_0_0/bd_9/synth/bd_5dca_interconnect10_22_0.hwdef
WARNING: [IP_Flow 19-5378] Port width mismatch for bus parameter 'S00_AXI.ADDR_WIDTH'. Logical port width '33' and physical port width '64' do not match.
Exporting to file /home/ziyuanwang/GraphLily/generate_bitstream/build_balance_valtunsigned.2.4/proj/build_dir.hw/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_hmss_0_0/bd_10/hw_handoff/bd_5dca_interconnect8_23_0.hwh
Generated Hardware Definition File /home/ziyuanwang/GraphLily/generate_bitstream/build_balance_valtunsigned.2.4/proj/build_dir.hw/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_hmss_0_0/bd_10/synth/bd_5dca_interconnect8_23_0.hwdef
WARNING: [IP_Flow 19-5378] Port width mismatch for bus parameter 'S00_AXI.ADDR_WIDTH'. Logical port width '33' and physical port width '64' do not match.
Exporting to file /home/ziyuanwang/GraphLily/generate_bitstream/build_balance_valtunsigned.2.4/proj/build_dir.hw/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_hmss_0_0/bd_11/hw_handoff/bd_5dca_interconnect11_24_0.hwh
Generated Hardware Definition File /home/ziyuanwang/GraphLily/generate_bitstream/build_balance_valtunsigned.2.4/proj/build_dir.hw/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_hmss_0_0/bd_11/synth/bd_5dca_interconnect11_24_0.hwdef
Exporting to file /home/ziyuanwang/GraphLily/generate_bitstream/build_balance_valtunsigned.2.4/proj/build_dir.hw/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_hmss_0_0/bd_12/hw_handoff/bd_5dca_interconnect0_26_0.hwh
Generated Hardware Definition File /home/ziyuanwang/GraphLily/generate_bitstream/build_balance_valtunsigned.2.4/proj/build_dir.hw/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_hmss_0_0/bd_12/synth/bd_5dca_interconnect0_26_0.hwdef
Exporting to file /home/ziyuanwang/GraphLily/generate_bitstream/build_balance_valtunsigned.2.4/proj/build_dir.hw/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_hmss_0_0/bd_0/hw_handoff/pfm_dynamic_hmss_0_0.hwh
Generated Hardware Definition File /home/ziyuanwang/GraphLily/generate_bitstream/build_balance_valtunsigned.2.4/proj/build_dir.hw/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_hmss_0_0/bd_0/synth/pfm_dynamic_hmss_0_0.hwdef
INFO: [BD 41-1029] Generation completed for the IP Integrator block hmss_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block interrupt_concat/xlconcat_interrupt .
INFO: [BD 41-1029] Generation completed for the IP Integrator block interrupt_concat/xlconcat_interrupt_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block interrupt_concat/xlconcat_interrupt_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block interrupt_concat/xlconcat_interrupt_2 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block interrupt_concat/xlconcat_interrupt_3 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block interrupt_concat/xlconstant_gnd .
Exporting to file /home/ziyuanwang/GraphLily/generate_bitstream/build_balance_valtunsigned.2.4/proj/build_dir.hw/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_memory_subsystem_0/bd_1/hw_handoff/bd_d216_interconnect_DDR4_MEM00_0.hwh
Generated Hardware Definition File /home/ziyuanwang/GraphLily/generate_bitstream/build_balance_valtunsigned.2.4/proj/build_dir.hw/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_memory_subsystem_0/bd_1/synth/bd_d216_interconnect_DDR4_MEM00_0.hwdef
Exporting to file /home/ziyuanwang/GraphLily/generate_bitstream/build_balance_valtunsigned.2.4/proj/build_dir.hw/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_memory_subsystem_0/bd_2/hw_handoff/bd_d216_ddr4_mem00_0_microblaze_mcs.hwh
Generated Hardware Definition File /home/ziyuanwang/GraphLily/generate_bitstream/build_balance_valtunsigned.2.4/proj/build_dir.hw/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_memory_subsystem_0/bd_2/synth/bd_d216_ddr4_mem00_0_microblaze_mcs.hwdef
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file '/home/ziyuanwang/GraphLily/generate_bitstream/build_balance_valtunsigned.2.4/proj/build_dir.hw/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_memory_subsystem_0/bd_0/ip/ip_10/bd_d216_ddr4_mem00_ctrl_cc_0_ooc.xdc'
INFO: [IP_Flow 19-5611] Unable to find an associated reset port for the interface 'S_AXI'. A default connection has been created.
INFO: [IP_Flow 19-5611] Unable to find an associated reset port for the interface 'M_AXI'. A default connection has been created.
Exporting to file /home/ziyuanwang/GraphLily/generate_bitstream/build_balance_valtunsigned.2.4/proj/build_dir.hw/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_memory_subsystem_0/bd_0/hw_handoff/pfm_dynamic_memory_subsystem_0.hwh
Generated Hardware Definition File /home/ziyuanwang/GraphLily/generate_bitstream/build_balance_valtunsigned.2.4/proj/build_dir.hw/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_memory_subsystem_0/bd_0/synth/pfm_dynamic_memory_subsystem_0.hwdef
INFO: [BD 41-1029] Generation completed for the IP Integrator block memory_subsystem .
INFO: [BD 41-1029] Generation completed for the IP Integrator block init_cal_combine_mss .
INFO: [BD 41-1029] Generation completed for the IP Integrator block regslice_pipe_ctrl_hbm_mgntpf .
INFO: [BD 41-1029] Generation completed for the IP Integrator block regslice_pipe_ctrl_mgntpf .
INFO: [BD 41-1029] Generation completed for the IP Integrator block slr0/axi_gpio_null_slr0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block slr0/expanded_region_resets_slr0/logic_reset_op .
INFO: [BD 41-1029] Generation completed for the IP Integrator block slr0/expanded_region_resets_slr0/util_and2_hbm .
INFO: [BD 41-1029] Generation completed for the IP Integrator block slr0/expanded_region_resets_slr0/util_and2_hbm_ctrl_reset .
INFO: [BD 41-1029] Generation completed for the IP Integrator block slr0/expanded_region_resets_slr0/util_and2_slr0 .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file '/home/ziyuanwang/GraphLily/generate_bitstream/build_balance_valtunsigned.2.4/proj/build_dir.hw/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_axi_cdc_xdma_0/pfm_dynamic_axi_cdc_xdma_0_ooc.xdc'
INFO: [IP_Flow 19-5611] Unable to find an associated reset port for the interface 'S_AXI'. A default connection has been created.
INFO: [IP_Flow 19-5611] Unable to find an associated reset port for the interface 'M_AXI'. A default connection has been created.
INFO: [BD 41-1029] Generation completed for the IP Integrator block slr1/axi_cdc_xdma .
INFO: [BD 41-1029] Generation completed for the IP Integrator block slr1/axi_gpio_null_slr1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block slr1/expanded_region_resets_slr1/util_and2_slr1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block slr1/sdx_mss_regslice .
INFO: [BD 41-1029] Generation completed for the IP Integrator block slr2/axi_gpio_null_slr2 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block slr2/dna_self_check_placeholder_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block slr2/expanded_region_resets_slr2/logic_reset_op .
INFO: [BD 41-1029] Generation completed for the IP Integrator block slr2/shutdown_slr2/util_and2_slr2 .
Exporting to file /home/ziyuanwang/GraphLily/generate_bitstream/build_balance_valtunsigned.2.4/proj/build_dir.hw/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_xdma_smartconnect_0/bd_0/hw_handoff/pfm_dynamic_xdma_smartconnect_0.hwh
Generated Hardware Definition File /home/ziyuanwang/GraphLily/generate_bitstream/build_balance_valtunsigned.2.4/proj/build_dir.hw/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_xdma_smartconnect_0/bd_0/synth/pfm_dynamic_xdma_smartconnect_0.hwdef
INFO: [BD 41-1029] Generation completed for the IP Integrator block xdma_smartconnect .
INFO: [BD 41-1029] Generation completed for the IP Integrator block slr1/interconnect_axilite_user_slr1/xbar .
INFO: [BD 41-1029] Generation completed for the IP Integrator block slr2/axi_interconnect_0/xbar .
INFO: [BD 41-1029] Generation completed for the IP Integrator block slr0/interconnect_axilite_user_slr0/xbar .
INFO: [BD 41-1029] Generation completed for the IP Integrator block overlay_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block slr0/interconnect_axilite_user_slr0/s00_couplers/s00_regslice .
INFO: [BD 41-1029] Generation completed for the IP Integrator block slr0/interconnect_axilite_user_slr0/m00_couplers/m00_regslice .
INFO: [BD 41-1029] Generation completed for the IP Integrator block slr0/interconnect_axilite_user_slr0/m01_couplers/m01_regslice .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file '/home/ziyuanwang/GraphLily/generate_bitstream/build_balance_valtunsigned.2.4/proj/build_dir.hw/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_auto_cc_0/pfm_dynamic_auto_cc_0_ooc.xdc'
INFO: [IP_Flow 19-5611] Unable to find an associated reset port for the interface 'S_AXI'. A default connection has been created.
INFO: [IP_Flow 19-5611] Unable to find an associated reset port for the interface 'M_AXI'. A default connection has been created.
INFO: [BD 41-1029] Generation completed for the IP Integrator block slr0/interconnect_axilite_user_slr0/m01_couplers/auto_cc .
INFO: [BD 41-1029] Generation completed for the IP Integrator block slr1/interconnect_axilite_user_slr1/s00_couplers/s00_regslice .
INFO: [BD 41-1029] Generation completed for the IP Integrator block slr1/interconnect_axilite_user_slr1/m00_couplers/m00_regslice .
INFO: [BD 41-1029] Generation completed for the IP Integrator block slr1/interconnect_axilite_user_slr1/m01_couplers/m01_regslice .
INFO: [BD 41-1029] Generation completed for the IP Integrator block slr1/interconnect_axilite_user_slr1/m02_couplers/m02_regslice .
INFO: [BD 41-1029] Generation completed for the IP Integrator block slr2/axi_interconnect_0/m01_couplers/m01_regslice .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file '/home/ziyuanwang/GraphLily/generate_bitstream/build_balance_valtunsigned.2.4/proj/build_dir.hw/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_auto_cc_1/pfm_dynamic_auto_cc_1_ooc.xdc'
INFO: [IP_Flow 19-5611] Unable to find an associated reset port for the interface 'S_AXI'. A default connection has been created.
INFO: [IP_Flow 19-5611] Unable to find an associated reset port for the interface 'M_AXI'. A default connection has been created.
INFO: [BD 41-1029] Generation completed for the IP Integrator block slr2/axi_interconnect_0/m01_couplers/auto_cc .
INFO: [BD 41-1029] Generation completed for the IP Integrator block slr2/interconnect_axilite_user_slr2/s00_couplers/s00_regslice .
Exporting to file /home/ziyuanwang/GraphLily/generate_bitstream/build_balance_valtunsigned.2.4/proj/build_dir.hw/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/hw_handoff/pfm_dynamic.hwh
Generated Hardware Definition File /home/ziyuanwang/GraphLily/generate_bitstream/build_balance_valtunsigned.2.4/proj/build_dir.hw/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/synth/pfm_dynamic.hwdef
generate_target: Time (s): cpu = 00:02:31 ; elapsed = 00:06:20 . Memory (MB): peak = 4552.848 ; gain = 881.391 ; free physical = 20709 ; free virtual = 470076
INFO: [OCL_UTIL] internal step: config_ip_cache -export [get_ips -all -of_object [get_files pfm_dynamic.bd]]
WARNING: [Coretcl 2-1822] config_ip_cache: ignoring specified IP instance 'pfm_dynamic_axi_interconnect_0_0'; does not support IP Caching: IP instance does not support OOC synthesis.
WARNING: [Coretcl 2-1822] config_ip_cache: ignoring specified IP instance 'pfm_dynamic_dna_self_check_placeholder_0_0'; does not support IP Caching: IP instance does not support OOC synthesis.
WARNING: [Coretcl 2-1822] config_ip_cache: ignoring specified IP instance 'pfm_dynamic_interconnect_axilite_user_slr0_0'; does not support IP Caching: IP instance does not support OOC synthesis.
WARNING: [Coretcl 2-1822] config_ip_cache: ignoring specified IP instance 'pfm_dynamic_interconnect_axilite_user_slr1_0'; does not support IP Caching: IP instance does not support OOC synthesis.
WARNING: [Coretcl 2-1822] config_ip_cache: ignoring specified IP instance 'pfm_dynamic_interconnect_axilite_user_slr2_0'; does not support IP Caching: IP instance does not support OOC synthesis.
WARNING: [Coretcl 2-1822] config_ip_cache: ignoring specified IP instance 'pfm_dynamic_util_slice_hbm_0'; does not support IP Caching: IP instance does not support OOC synthesis.
WARNING: [Coretcl 2-1822] config_ip_cache: ignoring specified IP instance 'pfm_dynamic_util_slice_slr0_0'; does not support IP Caching: IP instance does not support OOC synthesis.
WARNING: [Coretcl 2-1822] config_ip_cache: ignoring specified IP instance 'pfm_dynamic_util_slice_slr1_0'; does not support IP Caching: IP instance does not support OOC synthesis.
WARNING: [Coretcl 2-1822] config_ip_cache: ignoring specified IP instance 'pfm_dynamic_util_slice_slr2_0'; does not support IP Caching: IP instance does not support OOC synthesis.
WARNING: [Coretcl 2-1822] config_ip_cache: ignoring specified IP instance 'pfm_dynamic_xlconcat_interrupt_0'; does not support IP Caching: IP instance does not support OOC synthesis.
WARNING: [Coretcl 2-1822] config_ip_cache: ignoring specified IP instance 'pfm_dynamic_xlconcat_interrupt_0_0'; does not support IP Caching: IP instance does not support OOC synthesis.
WARNING: [Coretcl 2-1822] config_ip_cache: ignoring specified IP instance 'pfm_dynamic_xlconcat_interrupt_1_0'; does not support IP Caching: IP instance does not support OOC synthesis.
WARNING: [Coretcl 2-1822] config_ip_cache: ignoring specified IP instance 'pfm_dynamic_xlconcat_interrupt_2_0'; does not support IP Caching: IP instance does not support OOC synthesis.
WARNING: [Coretcl 2-1822] config_ip_cache: ignoring specified IP instance 'pfm_dynamic_xlconcat_interrupt_3_0'; does not support IP Caching: IP instance does not support OOC synthesis.
WARNING: [Coretcl 2-1822] config_ip_cache: ignoring specified IP instance 'pfm_dynamic_xlconstant_gnd_0'; does not support IP Caching: IP instance does not support OOC synthesis.
WARNING: [Coretcl 2-1822] config_ip_cache: ignoring specified IP instance 'bd_5dca_init_concat_0'; does not support IP Caching: IP instance does not support OOC synthesis.
WARNING: [Coretcl 2-1822] config_ip_cache: ignoring specified IP instance 'bd_d216_calib_concat_0'; does not support IP Caching: IP instance does not support OOC synthesis.
WARNING: [Coretcl 2-1822] config_ip_cache: ignoring specified IP instance 'bd_d216_calib_vector_concat_0'; does not support IP Caching: IP instance does not support OOC synthesis.
WARNING: [Coretcl 2-1822] config_ip_cache: ignoring specified IP instance 'bd_d216_init_vector_concat_0'; does not support IP Caching: IP instance does not support OOC synthesis.
WARNING: [Coretcl 2-1822] config_ip_cache: ignoring specified IP instance 'bd_d216_init_vector_const_0'; does not support IP Caching: IP instance does not support OOC synthesis.
WARNING: [Coretcl 2-1822] config_ip_cache: ignoring specified IP instance 'bd_e330_arsw_0'; does not support IP Caching: IP instance does not support OOC synthesis.
WARNING: [Coretcl 2-1822] config_ip_cache: ignoring specified IP instance 'bd_e330_awsw_0'; does not support IP Caching: IP instance does not support OOC synthesis.
WARNING: [Coretcl 2-1822] config_ip_cache: ignoring specified IP instance 'bd_e330_bsw_0'; does not support IP Caching: IP instance does not support OOC synthesis.
WARNING: [Coretcl 2-1822] config_ip_cache: ignoring specified IP instance 'bd_e330_m00arn_0'; does not support IP Caching: IP instance does not support OOC synthesis.
WARNING: [Coretcl 2-1822] config_ip_cache: ignoring specified IP instance 'bd_e330_m00awn_0'; does not support IP Caching: IP instance does not support OOC synthesis.
WARNING: [Coretcl 2-1822] config_ip_cache: ignoring specified IP instance 'bd_e330_m00bn_0'; does not support IP Caching: IP instance does not support OOC synthesis.
WARNING: [Coretcl 2-1822] config_ip_cache: ignoring specified IP instance 'bd_e330_m00e_0'; does not support IP Caching: IP instance does not support OOC synthesis.
WARNING: [Coretcl 2-1822] config_ip_cache: ignoring specified IP instance 'bd_e330_m00rn_0'; does not support IP Caching: IP instance does not support OOC synthesis.
WARNING: [Coretcl 2-1822] config_ip_cache: ignoring specified IP instance 'bd_e330_m00s2a_0'; does not support IP Caching: IP instance does not support OOC synthesis.
WARNING: [Coretcl 2-1822] config_ip_cache: ignoring specified IP instance 'bd_e330_m00wn_0'; does not support IP Caching: IP instance does not support OOC synthesis.
WARNING: [Coretcl 2-1822] config_ip_cache: ignoring specified IP instance 'bd_e330_m01arn_0'; does not support IP Caching: IP instance does not support OOC synthesis.
WARNING: [Coretcl 2-1822] config_ip_cache: ignoring specified IP instance 'bd_e330_m01awn_0'; does not support IP Caching: IP instance does not support OOC synthesis.
WARNING: [Coretcl 2-1822] config_ip_cache: ignoring specified IP instance 'bd_e330_m01bn_0'; does not support IP Caching: IP instance does not support OOC synthesis.
WARNING: [Coretcl 2-1822] config_ip_cache: ignoring specified IP instance 'bd_e330_m01e_0'; does not support IP Caching: IP instance does not support OOC synthesis.
WARNING: [Coretcl 2-1822] config_ip_cache: ignoring specified IP instance 'bd_e330_m01rn_0'; does not support IP Caching: IP instance does not support OOC synthesis.
WARNING: [Coretcl 2-1822] config_ip_cache: ignoring specified IP instance 'bd_e330_m01s2a_0'; does not support IP Caching: IP instance does not support OOC synthesis.
WARNING: [Coretcl 2-1822] config_ip_cache: ignoring specified IP instance 'bd_e330_m01wn_0'; does not support IP Caching: IP instance does not support OOC synthesis.
WARNING: [Coretcl 2-1822] config_ip_cache: ignoring specified IP instance 'bd_e330_one_0'; does not support IP Caching: IP instance does not support OOC synthesis.
WARNING: [Coretcl 2-1822] config_ip_cache: ignoring specified IP instance 'bd_e330_psr_aclk_0'; does not support IP Caching: IP instance does not support OOC synthesis.
WARNING: [Coretcl 2-1822] config_ip_cache: ignoring specified IP instance 'bd_e330_rsw_0'; does not support IP Caching: IP instance does not support OOC synthesis.
WARNING: [Coretcl 2-1822] config_ip_cache: ignoring specified IP instance 'bd_e330_s00a2s_0'; does not support IP Caching: IP instance does not support OOC synthesis.
WARNING: [Coretcl 2-1822] config_ip_cache: ignoring specified IP instance 'bd_e330_s00mmu_0'; does not support IP Caching: IP instance does not support OOC synthesis.
WARNING: [Coretcl 2-1822] config_ip_cache: ignoring specified IP instance 'bd_e330_s00sic_0'; does not support IP Caching: IP instance does not support OOC synthesis.
WARNING: [Coretcl 2-1822] config_ip_cache: ignoring specified IP instance 'bd_e330_s00tr_0'; does not support IP Caching: IP instance does not support OOC synthesis.
WARNING: [Coretcl 2-1822] config_ip_cache: ignoring specified IP instance 'bd_e330_sarn_0'; does not support IP Caching: IP instance does not support OOC synthesis.
WARNING: [Coretcl 2-1822] config_ip_cache: ignoring specified IP instance 'bd_e330_sawn_0'; does not support IP Caching: IP instance does not support OOC synthesis.
WARNING: [Coretcl 2-1822] config_ip_cache: ignoring specified IP instance 'bd_e330_sbn_0'; does not support IP Caching: IP instance does not support OOC synthesis.
WARNING: [Coretcl 2-1822] config_ip_cache: ignoring specified IP instance 'bd_e330_srn_0'; does not support IP Caching: IP instance does not support OOC synthesis.
WARNING: [Coretcl 2-1822] config_ip_cache: ignoring specified IP instance 'bd_e330_swn_0'; does not support IP Caching: IP instance does not support OOC synthesis.
WARNING: [Coretcl 2-1822] config_ip_cache: ignoring specified IP instance 'bd_e330_wsw_0'; does not support IP Caching: IP instance does not support OOC synthesis.
WARNING: [Coretcl 2-1822] config_ip_cache: ignoring specified IP instance 'bd_d216_ddr4_mem00_0_microblaze_mcs'; does not support IP Caching: IP instance does not support OOC synthesis.
WARNING: [Coretcl 2-1822] config_ip_cache: ignoring specified IP instance 'bd_d216_ddr4_mem00_0_phy'; does not support IP Caching: IP instance does not support OOC synthesis.
WARNING: [Coretcl 2-1822] config_ip_cache: ignoring specified IP instance 'bd_1aeb_m00e_0'; does not support IP Caching: IP instance does not support OOC synthesis.
WARNING: [Coretcl 2-1822] config_ip_cache: ignoring specified IP instance 'bd_1aeb_m00s2a_0'; does not support IP Caching: IP instance does not support OOC synthesis.
WARNING: [Coretcl 2-1822] config_ip_cache: ignoring specified IP instance 'bd_1aeb_one_0'; does not support IP Caching: IP instance does not support OOC synthesis.
WARNING: [Coretcl 2-1822] config_ip_cache: ignoring specified IP instance 'bd_1aeb_psr0_0'; does not support IP Caching: IP instance does not support OOC synthesis.
WARNING: [Coretcl 2-1822] config_ip_cache: ignoring specified IP instance 'bd_1aeb_psr_aclk1_0'; does not support IP Caching: IP instance does not support OOC synthesis.
WARNING: [Coretcl 2-1822] config_ip_cache: ignoring specified IP instance 'bd_1aeb_psr_aclk_0'; does not support IP Caching: IP instance does not support OOC synthesis.
WARNING: [Coretcl 2-1822] config_ip_cache: ignoring specified IP instance 'bd_1aeb_s00a2s_0'; does not support IP Caching: IP instance does not support OOC synthesis.
WARNING: [Coretcl 2-1822] config_ip_cache: ignoring specified IP instance 'bd_1aeb_s00mmu_0'; does not support IP Caching: IP instance does not support OOC synthesis.
WARNING: [Coretcl 2-1822] config_ip_cache: ignoring specified IP instance 'bd_1aeb_s00sic_0'; does not support IP Caching: IP instance does not support OOC synthesis.
WARNING: [Coretcl 2-1822] config_ip_cache: ignoring specified IP instance 'bd_1aeb_s00tr_0'; does not support IP Caching: IP instance does not support OOC synthesis.
WARNING: [Coretcl 2-1822] config_ip_cache: ignoring specified IP instance 'bd_1aeb_sarn_0'; does not support IP Caching: IP instance does not support OOC synthesis.
WARNING: [Coretcl 2-1822] config_ip_cache: ignoring specified IP instance 'bd_1aeb_sawn_0'; does not support IP Caching: IP instance does not support OOC synthesis.
WARNING: [Coretcl 2-1822] config_ip_cache: ignoring specified IP instance 'bd_1aeb_sbn_0'; does not support IP Caching: IP instance does not support OOC synthesis.
WARNING: [Coretcl 2-1822] config_ip_cache: ignoring specified IP instance 'bd_1aeb_srn_0'; does not support IP Caching: IP instance does not support OOC synthesis.
WARNING: [Coretcl 2-1822] config_ip_cache: ignoring specified IP instance 'bd_1aeb_swn_0'; does not support IP Caching: IP instance does not support OOC synthesis.
WARNING: [Coretcl 2-1822] config_ip_cache: ignoring specified IP instance 'bd_27a1_arsw_0'; does not support IP Caching: IP instance does not support OOC synthesis.
WARNING: [Coretcl 2-1822] config_ip_cache: ignoring specified IP instance 'bd_27a1_awsw_0'; does not support IP Caching: IP instance does not support OOC synthesis.
WARNING: [Coretcl 2-1822] config_ip_cache: ignoring specified IP instance 'bd_27a1_bsw_0'; does not support IP Caching: IP instance does not support OOC synthesis.
WARNING: [Coretcl 2-1822] config_ip_cache: ignoring specified IP instance 'bd_27a1_m00arn_0'; does not support IP Caching: IP instance does not support OOC synthesis.
WARNING: [Coretcl 2-1822] config_ip_cache: ignoring specified IP instance 'bd_27a1_m00awn_0'; does not support IP Caching: IP instance does not support OOC synthesis.
WARNING: [Coretcl 2-1822] config_ip_cache: ignoring specified IP instance 'bd_27a1_m00bn_0'; does not support IP Caching: IP instance does not support OOC synthesis.
WARNING: [Coretcl 2-1822] config_ip_cache: ignoring specified IP instance 'bd_27a1_m00e_0'; does not support IP Caching: IP instance does not support OOC synthesis.
WARNING: [Coretcl 2-1822] config_ip_cache: ignoring specified IP instance 'bd_27a1_m00rn_0'; does not support IP Caching: IP instance does not support OOC synthesis.
WARNING: [Coretcl 2-1822] config_ip_cache: ignoring specified IP instance 'bd_27a1_m00s2a_0'; does not support IP Caching: IP instance does not support OOC synthesis.
WARNING: [Coretcl 2-1822] config_ip_cache: ignoring specified IP instance 'bd_27a1_m00wn_0'; does not support IP Caching: IP instance does not support OOC synthesis.
WARNING: [Coretcl 2-1822] config_ip_cache: ignoring specified IP instance 'bd_27a1_one_0'; does not support IP Caching: IP instance does not support OOC synthesis.
WARNING: [Coretcl 2-1822] config_ip_cache: ignoring specified IP instance 'bd_27a1_psr0_0'; does not support IP Caching: IP instance does not support OOC synthesis.
WARNING: [Coretcl 2-1822] config_ip_cache: ignoring specified IP instance 'bd_27a1_psr_aclk1_0'; does not support IP Caching: IP instance does not support OOC synthesis.
WARNING: [Coretcl 2-1822] config_ip_cache: ignoring specified IP instance 'bd_27a1_psr_aclk_0'; does not support IP Caching: IP instance does not support OOC synthesis.
WARNING: [Coretcl 2-1822] config_ip_cache: ignoring specified IP instance 'bd_27a1_rsw_0'; does not support IP Caching: IP instance does not support OOC synthesis.
WARNING: [Coretcl 2-1822] config_ip_cache: ignoring specified IP instance 'bd_27a1_s00a2s_0'; does not support IP Caching: IP instance does not support OOC synthesis.
WARNING: [Coretcl 2-1822] config_ip_cache: ignoring specified IP instance 'bd_27a1_s00mmu_0'; does not support IP Caching: IP instance does not support OOC synthesis.
WARNING: [Coretcl 2-1822] config_ip_cache: ignoring specified IP instance 'bd_27a1_s00sic_0'; does not support IP Caching: IP instance does not support OOC synthesis.
WARNING: [Coretcl 2-1822] config_ip_cache: ignoring specified IP instance 'bd_27a1_s00tr_0'; does not support IP Caching: IP instance does not support OOC synthesis.
WARNING: [Coretcl 2-1822] config_ip_cache: ignoring specified IP instance 'bd_27a1_s01a2s_0'; does not support IP Caching: IP instance does not support OOC synthesis.
WARNING: [Coretcl 2-1822] config_ip_cache: ignoring specified IP instance 'bd_27a1_s01mmu_0'; does not support IP Caching: IP instance does not support OOC synthesis.
WARNING: [Coretcl 2-1822] config_ip_cache: ignoring specified IP instance 'bd_27a1_s01sic_0'; does not support IP Caching: IP instance does not support OOC synthesis.
WARNING: [Coretcl 2-1822] config_ip_cache: ignoring specified IP instance 'bd_27a1_s01tr_0'; does not support IP Caching: IP instance does not support OOC synthesis.
WARNING: [Coretcl 2-1822] config_ip_cache: ignoring specified IP instance 'bd_27a1_s02a2s_0'; does not support IP Caching: IP instance does not support OOC synthesis.
WARNING: [Coretcl 2-1822] config_ip_cache: ignoring specified IP instance 'bd_27a1_s02mmu_0'; does not support IP Caching: IP instance does not support OOC synthesis.
WARNING: [Coretcl 2-1822] config_ip_cache: ignoring specified IP instance 'bd_27a1_s02sic_0'; does not support IP Caching: IP instance does not support OOC synthesis.
WARNING: [Coretcl 2-1822] config_ip_cache: ignoring specified IP instance 'bd_27a1_s02tr_0'; does not support IP Caching: IP instance does not support OOC synthesis.
WARNING: [Coretcl 2-1822] config_ip_cache: ignoring specified IP instance 'bd_27a1_s03a2s_0'; does not support IP Caching: IP instance does not support OOC synthesis.
WARNING: [Coretcl 2-1822] config_ip_cache: ignoring specified IP instance 'bd_27a1_s03mmu_0'; does not support IP Caching: IP instance does not support OOC synthesis.
WARNING: [Coretcl 2-1822] config_ip_cache: ignoring specified IP instance 'bd_27a1_s03sic_0'; does not support IP Caching: IP instance does not support OOC synthesis.
WARNING: [Coretcl 2-1822] config_ip_cache: ignoring specified IP instance 'bd_27a1_s03tr_0'; does not support IP Caching: IP instance does not support OOC synthesis.
WARNING: [Coretcl 2-1822] config_ip_cache: ignoring specified IP instance 'bd_27a1_sarn_0'; does not support IP Caching: IP instance does not support OOC synthesis.
WARNING: [Coretcl 2-1822] config_ip_cache: ignoring specified IP instance 'bd_27a1_sarn_1'; does not support IP Caching: IP instance does not support OOC synthesis.
INFO: [Common 17-14] Message 'Coretcl 2-1822' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [IP_Flow 19-4838] Using cached IP synthesis design for IP bd_5dca_vip_S02_0, cache-ID = 14cfc79be0306895.
INFO: [IP_Flow 19-4838] Using cached IP synthesis design for IP pfm_dynamic_s00_regslice_17, cache-ID = e359136409176ac0.
INFO: [IP_Flow 19-4838] Using cached IP synthesis design for IP bd_5dca_vip_S04_0, cache-ID = 14cfc79be0306895.
INFO: [IP_Flow 19-4838] Using cached IP synthesis design for IP bd_5dca_vip_S11_0, cache-ID = 14cfc79be0306895.
INFO: [IP_Flow 19-4838] Using cached IP synthesis design for IP pfm_dynamic_m00_regslice_3, cache-ID = e359136409176ac0.
INFO: [IP_Flow 19-4838] Using cached IP synthesis design for IP bd_5dca_vip_S05_0, cache-ID = 14cfc79be0306895.
INFO: [IP_Flow 19-4838] Using cached IP synthesis design for IP bd_5dca_vip_S09_0, cache-ID = 14cfc79be0306895.
INFO: [IP_Flow 19-4838] Using cached IP synthesis design for IP bd_5dca_vip_S03_0, cache-ID = 14cfc79be0306895.
INFO: [IP_Flow 19-4838] Using cached IP synthesis design for IP bd_5dca_vip_S08_0, cache-ID = 14cfc79be0306895.
INFO: [IP_Flow 19-4838] Using cached IP synthesis design for IP pfm_dynamic_m00_regslice_4, cache-ID = e359136409176ac0.
INFO: [IP_Flow 19-4838] Using cached IP synthesis design for IP bd_5dca_vip_S07_0, cache-ID = 14cfc79be0306895.
INFO: [IP_Flow 19-4838] Using cached IP synthesis design for IP bd_5dca_vip_S10_0, cache-ID = 14cfc79be0306895.
INFO: [IP_Flow 19-4838] Using cached IP synthesis design for IP pfm_dynamic_m02_regslice_0, cache-ID = e359136409176ac0.
INFO: [IP_Flow 19-4838] Using cached IP synthesis design for IP bd_5dca_vip_S06_0, cache-ID = 14cfc79be0306895.
INFO: [IP_Flow 19-4838] Using cached IP synthesis design for IP bd_5dca_vip_S01_0, cache-ID = 14cfc79be0306895.
INFO: [IP_Flow 19-4838] Using cached IP synthesis design for IP bd_5dca_vip_S00_0, cache-ID = 14cfc79be0306895.
config_ip_cache: Time (s): cpu = 00:00:00.92 ; elapsed = 00:00:07 . Memory (MB): peak = 4632.887 ; gain = 80.039 ; free physical = 20475 ; free virtual = 469845
INFO: [OCL_UTIL] internal step: writing user synth clock constraints in /home/ziyuanwang/GraphLily/generate_bitstream/build_balance_valtunsigned.2.4/proj/build_dir.hw/link/vivado/vpl/output/pfm_dynamic_ooc_copy.xdc
INFO: [OCL_UTIL] internal step: add_files /home/ziyuanwang/GraphLily/generate_bitstream/build_balance_valtunsigned.2.4/proj/build_dir.hw/link/vivado/vpl/output/pfm_dynamic_ooc_copy.xdc -fileset [current_fileset -constrset]
INFO: [OCL_UTIL] set_property used_in synthesis implementation out_of_context /home/ziyuanwang/GraphLily/generate_bitstream/build_balance_valtunsigned.2.4/proj/build_dir.hw/link/vivado/vpl/output/pfm_dynamic_ooc_copy.xdc
INFO: [OCL_UTIL] set_property processing_order early /home/ziyuanwang/GraphLily/generate_bitstream/build_balance_valtunsigned.2.4/proj/build_dir.hw/link/vivado/vpl/output/pfm_dynamic_ooc_copy.xdc
INFO: [OCL_UTIL] internal step: move_files [get_files /home/ziyuanwang/GraphLily/generate_bitstream/build_balance_valtunsigned.2.4/proj/build_dir.hw/link/vivado/vpl/output/pfm_dynamic_ooc_copy.xdc] -of_objects [get_reconfig_modules my_rm] -quiet
INFO: [OCL_UTIL] set_property processing_order late /home/ziyuanwang/GraphLily/generate_bitstream/build_balance_valtunsigned.2.4/proj/build_dir.hw/link/vivado/vpl/output/pfm_dynamic_ooc_copy.xdc
INFO: [OCL_UTIL] internal step: read_xdc /home/ziyuanwang/GraphLily/generate_bitstream/build_balance_valtunsigned.2.4/proj/build_dir.hw/link/vivado/vpl/output/dont_partition.xdc
[00:20:07] Run vpl: Step generate_target: Completed
[00:20:07] Run vpl: Step config_hw_runs: Started
INFO: [OCL_UTIL] current step: vpl.config_hw_runs
INFO: [OCL_UTIL] internal step: creating vpl tcl hooks for implementation run
INFO: [OCL_UTIL] internal step: source scripts/_vivado_report_commands.tcl
INFO: [Project 1-957] Report "impl_1_place_report_utilization_0" was used in following dashboard(s) and has been removed.
default_dashboard.
INFO: [Project 1-957] Report "impl_1_route_report_drc_0" was used in following dashboard(s) and has been removed.
default_dashboard.
INFO: [Project 1-957] Report "impl_1_route_report_methodology_0" was used in following dashboard(s) and has been removed.
default_dashboard.
INFO: [Project 1-957] Report "impl_1_route_report_power_0" was used in following dashboard(s) and has been removed.
default_dashboard.
INFO: [Project 1-957] Report "impl_1_route_report_timing_summary_0" was used in following dashboard(s) and has been removed.
default_dashboard.
INFO: [OCL_UTIL] internal step: create_report_config -report_name impl_report_timing_summary_route_design_summary -report_type report_timing_summary -steps {route_design} -runs {impl_1} -options {-max_paths 10}
INFO: [OCL_UTIL] internal step: create_report_config -report_name impl_report_timing_summary_post_route_phys_opt_design_summary -report_type report_timing_summary -steps {post_route_phys_opt_design} -runs {impl_1} -options {-max_paths 10}
INFO: [OCL_UTIL] internal step: source scripts/_vivado_synth_props.tcl
launch_runs: Time (s): cpu = 00:00:08 ; elapsed = 00:01:42 . Memory (MB): peak = 5561.309 ; gain = 928.422 ; free physical = 20120 ; free virtual = 469496
INFO: [OCL_UTIL] set_property GEN_FULL_BITSTREAM 0 [get_runs impl_1]
INFO: [OCL_UTIL] set_property PR_CONFIGURATION config_1 [get_runs impl_1]
INFO: [OCL_UTIL] internal step: source scripts/_vivado_impl_props.tcl
[00:22:52] Run vpl: Step config_hw_runs: Completed
[00:22:52] Run vpl: Step synth: Started
INFO: [OCL_UTIL] current step: vpl.synth
INFO: [OCL_UTIL] internal step: launch_runs my_rm_synth_1 -jobs 8  
[Mon Dec 23 00:24:45 2024] Launched pfm_dynamic_axi_vip_ctrl_hbm_mgntpf_0_synth_1, pfm_dynamic_axi_vip_ctrl_mgntpf_0_synth_1, pfm_dynamic_axi_vip_ctrl_userpf_0_synth_1, pfm_dynamic_axi_vip_data_0_synth_1, pfm_dynamic_axilite_user_input_reg_0_synth_1, pfm_dynamic_debug_bridge_xsdbm_0_synth_1, bd_ebbe_xsdbm_0_synth_1, bd_ebbe_lut_buffer_0_synth_1, pfm_dynamic_hmss_0_0_synth_1, bd_5dca_axi_apb_bridge_inst_0_synth_1, bd_5dca_util_vector_logic_0_synth_1, bd_5dca_interconnect1_0_0_synth_1, bd_5dca_hbm_reset_sync_SLR2_0_synth_1, bd_5dca_hbm_reset_sync_SLR0_0_synth_1, bd_5dca_hbm_inst_0_synth_1, bd_5dca_slice11_24_0_synth_1, bd_5dca_interconnect0_26_0_synth_1, bd_5dca_slice8_23_0_synth_1, bd_5dca_interconnect11_24_0_synth_1, bd_5dca_slice10_22_0_synth_1, bd_5dca_interconnect8_23_0_synth_1, bd_5dca_slice9_20_0_synth_1, bd_5dca_interconnect7_21_0_synth_1, bd_5dca_slice1_0_0_synth_1, bd_5dca_interconnect2_1_0_synth_1, bd_5dca_slice6_18_0_synth_1, bd_5dca_interconnect9_20_0_synth_1, bd_5dca_slice5_16_0_synth_1, bd_5dca_interconnect6_18_0_synth_1, bd_5dca_slice3_2_0_synth_1, bd_5dca_interconnect4_3_0_synth_1, bd_5dca_slice2_1_0_synth_1, bd_5dca_interconnect3_2_0_synth_1, bd_5dca_interconnect5_16_0_synth_1, bd_5dca_slice7_21_0_synth_1, bd_5dca_interconnect10_22_0_synth_1, bd_5dca_slice0_26_0_synth_1, bd_5dca_init_reduce_0_synth_1, bd_5dca_slice4_3_0_synth_1, pfm_dynamic_memory_subsystem_0_synth_1, bd_d216_vip_S00_AXI_0_synth_1, bd_d216_vip_S01_AXI_0_synth_1, bd_d216_vip_S02_AXI_0_synth_1, bd_d216_vip_S03_AXI_0_synth_1, bd_d216_ddr4_mem00_0_synth_1, bd_d216_ddr4_mem00_memory_init_0_synth_1, bd_d216_psr_aclk_SLR0_0_synth_1, bd_d216_psr_aclk_SLR1_0_synth_1, bd_d216_interconnect_DDR4_MEM00_0_synth_1, bd_d216_psr_ddr4_mem00_0_synth_1, bd_d216_ddr4_mem00_ctrl_cc_0_synth_1, bd_d216_calib_reduce_0_synth_1, bd_d216_psr_ctrl_interconnect_0_synth_1, bd_d216_interconnect_ddrmem_ctrl_0_synth_1, bd_d216_vip_DDR4_MEM00_0_synth_1, bd_d216_vip_ui_clk_DDR4_MEM00_0_synth_1, bd_d216_vip_ui_rst_DDR4_MEM00_0_synth_1, bd_d216_vip_ctrl_DDR4_MEM00_0_synth_1, pfm_dynamic_init_combine_mss_0_synth_1, pfm_dynamic_init_cal_combine_mss_0_synth_1, pfm_dynamic_regslice_pipe_ctrl_hbm_mgntpf_0_synth_1, pfm_dynamic_regslice_pipe_ctrl_mgntpf_0_synth_1, pfm_dynamic_axi_gpio_null_slr0_0_synth_1, pfm_dynamic_logic_reset_op_0_synth_1, pfm_dynamic_psreset_gate_pr_control_0_synth_1, pfm_dynamic_psreset_gate_pr_data_0_synth_1, pfm_dynamic_psreset_gate_pr_dataclk_0_synth_1, pfm_dynamic_psreset_gate_pr_kernel_0_synth_1, pfm_dynamic_psreset_gate_pr_kernel2_0_synth_1, pfm_dynamic_util_and2_hbm_0_synth_1, pfm_dynamic_util_and2_hbm_ctrl_reset_0_synth_1, pfm_dynamic_util_and2_slr0_0_synth_1, pfm_dynamic_axi_cdc_xdma_0_synth_1, pfm_dynamic_axi_gpio_null_slr1_0_synth_1, pfm_dynamic_psreset_gate_pr_control_1_synth_1, pfm_dynamic_psreset_gate_pr_data_1_synth_1, pfm_dynamic_psreset_gate_pr_dataclk_1_synth_1, pfm_dynamic_psreset_gate_pr_ddr_0_synth_1, pfm_dynamic_psreset_gate_pr_kernel_1_synth_1, pfm_dynamic_psreset_gate_pr_kernel2_1_synth_1, pfm_dynamic_util_and2_slr1_0_synth_1, pfm_dynamic_sdx_mss_regslice_0_synth_1, pfm_dynamic_axi_gpio_null_slr2_0_synth_1, pfm_dynamic_logic_reset_op_1_synth_1, pfm_dynamic_psreset_gate_pr_control_2_synth_1, pfm_dynamic_psreset_gate_pr_data_2_synth_1, pfm_dynamic_psreset_gate_pr_dataclk_2_synth_1, pfm_dynamic_psreset_gate_pr_kernel_2_synth_1, pfm_dynamic_psreset_gate_pr_kernel2_2_synth_1, pfm_dynamic_freq_counter_0_0_synth_1, pfm_dynamic_freq_counter_1_0_synth_1, pfm_dynamic_util_and2_slr2_0_synth_1, pfm_dynamic_xdma_smartconnect_0_synth_1, pfm_dynamic_overlay_1_0_synth_1, pfm_dynamic_xbar_3_synth_1, pfm_dynamic_xbar_4_synth_1, pfm_dynamic_xbar_2_synth_1, pfm_dynamic_m01_regslice_10_synth_1, pfm_dynamic_auto_cc_0_synth_1, pfm_dynamic_s00_regslice_16_synth_1, pfm_dynamic_m01_regslice_11_synth_1, pfm_dynamic_m01_regslice_12_synth_1, pfm_dynamic_auto_cc_1_synth_1, pfm_dynamic_s00_regslice_15_synth_1...
Run output will be captured here:
pfm_dynamic_axi_vip_ctrl_hbm_mgntpf_0_synth_1: /home/ziyuanwang/GraphLily/generate_bitstream/build_balance_valtunsigned.2.4/proj/build_dir.hw/link/vivado/vpl/prj/prj.runs/pfm_dynamic_axi_vip_ctrl_hbm_mgntpf_0_synth_1/runme.log
pfm_dynamic_axi_vip_ctrl_mgntpf_0_synth_1: /home/ziyuanwang/GraphLily/generate_bitstream/build_balance_valtunsigned.2.4/proj/build_dir.hw/link/vivado/vpl/prj/prj.runs/pfm_dynamic_axi_vip_ctrl_mgntpf_0_synth_1/runme.log
pfm_dynamic_axi_vip_ctrl_userpf_0_synth_1: /home/ziyuanwang/GraphLily/generate_bitstream/build_balance_valtunsigned.2.4/proj/build_dir.hw/link/vivado/vpl/prj/prj.runs/pfm_dynamic_axi_vip_ctrl_userpf_0_synth_1/runme.log
pfm_dynamic_axi_vip_data_0_synth_1: /home/ziyuanwang/GraphLily/generate_bitstream/build_balance_valtunsigned.2.4/proj/build_dir.hw/link/vivado/vpl/prj/prj.runs/pfm_dynamic_axi_vip_data_0_synth_1/runme.log
pfm_dynamic_axilite_user_input_reg_0_synth_1: /home/ziyuanwang/GraphLily/generate_bitstream/build_balance_valtunsigned.2.4/proj/build_dir.hw/link/vivado/vpl/prj/prj.runs/pfm_dynamic_axilite_user_input_reg_0_synth_1/runme.log
pfm_dynamic_debug_bridge_xsdbm_0_synth_1: /home/ziyuanwang/GraphLily/generate_bitstream/build_balance_valtunsigned.2.4/proj/build_dir.hw/link/vivado/vpl/prj/prj.runs/pfm_dynamic_debug_bridge_xsdbm_0_synth_1/runme.log
bd_ebbe_xsdbm_0_synth_1: /home/ziyuanwang/GraphLily/generate_bitstream/build_balance_valtunsigned.2.4/proj/build_dir.hw/link/vivado/vpl/prj/prj.runs/bd_ebbe_xsdbm_0_synth_1/runme.log
bd_ebbe_lut_buffer_0_synth_1: /home/ziyuanwang/GraphLily/generate_bitstream/build_balance_valtunsigned.2.4/proj/build_dir.hw/link/vivado/vpl/prj/prj.runs/bd_ebbe_lut_buffer_0_synth_1/runme.log
pfm_dynamic_hmss_0_0_synth_1: /home/ziyuanwang/GraphLily/generate_bitstream/build_balance_valtunsigned.2.4/proj/build_dir.hw/link/vivado/vpl/prj/prj.runs/pfm_dynamic_hmss_0_0_synth_1/runme.log
bd_5dca_axi_apb_bridge_inst_0_synth_1: /home/ziyuanwang/GraphLily/generate_bitstream/build_balance_valtunsigned.2.4/proj/build_dir.hw/link/vivado/vpl/prj/prj.runs/bd_5dca_axi_apb_bridge_inst_0_synth_1/runme.log
bd_5dca_util_vector_logic_0_synth_1: /home/ziyuanwang/GraphLily/generate_bitstream/build_balance_valtunsigned.2.4/proj/build_dir.hw/link/vivado/vpl/prj/prj.runs/bd_5dca_util_vector_logic_0_synth_1/runme.log
bd_5dca_interconnect1_0_0_synth_1: /home/ziyuanwang/GraphLily/generate_bitstream/build_balance_valtunsigned.2.4/proj/build_dir.hw/link/vivado/vpl/prj/prj.runs/bd_5dca_interconnect1_0_0_synth_1/runme.log
bd_5dca_hbm_reset_sync_SLR2_0_synth_1: /home/ziyuanwang/GraphLily/generate_bitstream/build_balance_valtunsigned.2.4/proj/build_dir.hw/link/vivado/vpl/prj/prj.runs/bd_5dca_hbm_reset_sync_SLR2_0_synth_1/runme.log
bd_5dca_hbm_reset_sync_SLR0_0_synth_1: /home/ziyuanwang/GraphLily/generate_bitstream/build_balance_valtunsigned.2.4/proj/build_dir.hw/link/vivado/vpl/prj/prj.runs/bd_5dca_hbm_reset_sync_SLR0_0_synth_1/runme.log
bd_5dca_hbm_inst_0_synth_1: /home/ziyuanwang/GraphLily/generate_bitstream/build_balance_valtunsigned.2.4/proj/build_dir.hw/link/vivado/vpl/prj/prj.runs/bd_5dca_hbm_inst_0_synth_1/runme.log
bd_5dca_slice11_24_0_synth_1: /home/ziyuanwang/GraphLily/generate_bitstream/build_balance_valtunsigned.2.4/proj/build_dir.hw/link/vivado/vpl/prj/prj.runs/bd_5dca_slice11_24_0_synth_1/runme.log
bd_5dca_interconnect0_26_0_synth_1: /home/ziyuanwang/GraphLily/generate_bitstream/build_balance_valtunsigned.2.4/proj/build_dir.hw/link/vivado/vpl/prj/prj.runs/bd_5dca_interconnect0_26_0_synth_1/runme.log
bd_5dca_slice8_23_0_synth_1: /home/ziyuanwang/GraphLily/generate_bitstream/build_balance_valtunsigned.2.4/proj/build_dir.hw/link/vivado/vpl/prj/prj.runs/bd_5dca_slice8_23_0_synth_1/runme.log
bd_5dca_interconnect11_24_0_synth_1: /home/ziyuanwang/GraphLily/generate_bitstream/build_balance_valtunsigned.2.4/proj/build_dir.hw/link/vivado/vpl/prj/prj.runs/bd_5dca_interconnect11_24_0_synth_1/runme.log
bd_5dca_slice10_22_0_synth_1: /home/ziyuanwang/GraphLily/generate_bitstream/build_balance_valtunsigned.2.4/proj/build_dir.hw/link/vivado/vpl/prj/prj.runs/bd_5dca_slice10_22_0_synth_1/runme.log
bd_5dca_interconnect8_23_0_synth_1: /home/ziyuanwang/GraphLily/generate_bitstream/build_balance_valtunsigned.2.4/proj/build_dir.hw/link/vivado/vpl/prj/prj.runs/bd_5dca_interconnect8_23_0_synth_1/runme.log
bd_5dca_slice9_20_0_synth_1: /home/ziyuanwang/GraphLily/generate_bitstream/build_balance_valtunsigned.2.4/proj/build_dir.hw/link/vivado/vpl/prj/prj.runs/bd_5dca_slice9_20_0_synth_1/runme.log
bd_5dca_interconnect7_21_0_synth_1: /home/ziyuanwang/GraphLily/generate_bitstream/build_balance_valtunsigned.2.4/proj/build_dir.hw/link/vivado/vpl/prj/prj.runs/bd_5dca_interconnect7_21_0_synth_1/runme.log
bd_5dca_slice1_0_0_synth_1: /home/ziyuanwang/GraphLily/generate_bitstream/build_balance_valtunsigned.2.4/proj/build_dir.hw/link/vivado/vpl/prj/prj.runs/bd_5dca_slice1_0_0_synth_1/runme.log
bd_5dca_interconnect2_1_0_synth_1: /home/ziyuanwang/GraphLily/generate_bitstream/build_balance_valtunsigned.2.4/proj/build_dir.hw/link/vivado/vpl/prj/prj.runs/bd_5dca_interconnect2_1_0_synth_1/runme.log
bd_5dca_slice6_18_0_synth_1: /home/ziyuanwang/GraphLily/generate_bitstream/build_balance_valtunsigned.2.4/proj/build_dir.hw/link/vivado/vpl/prj/prj.runs/bd_5dca_slice6_18_0_synth_1/runme.log
bd_5dca_interconnect9_20_0_synth_1: /home/ziyuanwang/GraphLily/generate_bitstream/build_balance_valtunsigned.2.4/proj/build_dir.hw/link/vivado/vpl/prj/prj.runs/bd_5dca_interconnect9_20_0_synth_1/runme.log
bd_5dca_slice5_16_0_synth_1: /home/ziyuanwang/GraphLily/generate_bitstream/build_balance_valtunsigned.2.4/proj/build_dir.hw/link/vivado/vpl/prj/prj.runs/bd_5dca_slice5_16_0_synth_1/runme.log
bd_5dca_interconnect6_18_0_synth_1: /home/ziyuanwang/GraphLily/generate_bitstream/build_balance_valtunsigned.2.4/proj/build_dir.hw/link/vivado/vpl/prj/prj.runs/bd_5dca_interconnect6_18_0_synth_1/runme.log
bd_5dca_slice3_2_0_synth_1: /home/ziyuanwang/GraphLily/generate_bitstream/build_balance_valtunsigned.2.4/proj/build_dir.hw/link/vivado/vpl/prj/prj.runs/bd_5dca_slice3_2_0_synth_1/runme.log
bd_5dca_interconnect4_3_0_synth_1: /home/ziyuanwang/GraphLily/generate_bitstream/build_balance_valtunsigned.2.4/proj/build_dir.hw/link/vivado/vpl/prj/prj.runs/bd_5dca_interconnect4_3_0_synth_1/runme.log
bd_5dca_slice2_1_0_synth_1: /home/ziyuanwang/GraphLily/generate_bitstream/build_balance_valtunsigned.2.4/proj/build_dir.hw/link/vivado/vpl/prj/prj.runs/bd_5dca_slice2_1_0_synth_1/runme.log
bd_5dca_interconnect3_2_0_synth_1: /home/ziyuanwang/GraphLily/generate_bitstream/build_balance_valtunsigned.2.4/proj/build_dir.hw/link/vivado/vpl/prj/prj.runs/bd_5dca_interconnect3_2_0_synth_1/runme.log
bd_5dca_interconnect5_16_0_synth_1: /home/ziyuanwang/GraphLily/generate_bitstream/build_balance_valtunsigned.2.4/proj/build_dir.hw/link/vivado/vpl/prj/prj.runs/bd_5dca_interconnect5_16_0_synth_1/runme.log
bd_5dca_slice7_21_0_synth_1: /home/ziyuanwang/GraphLily/generate_bitstream/build_balance_valtunsigned.2.4/proj/build_dir.hw/link/vivado/vpl/prj/prj.runs/bd_5dca_slice7_21_0_synth_1/runme.log
bd_5dca_interconnect10_22_0_synth_1: /home/ziyuanwang/GraphLily/generate_bitstream/build_balance_valtunsigned.2.4/proj/build_dir.hw/link/vivado/vpl/prj/prj.runs/bd_5dca_interconnect10_22_0_synth_1/runme.log
bd_5dca_slice0_26_0_synth_1: /home/ziyuanwang/GraphLily/generate_bitstream/build_balance_valtunsigned.2.4/proj/build_dir.hw/link/vivado/vpl/prj/prj.runs/bd_5dca_slice0_26_0_synth_1/runme.log
bd_5dca_init_reduce_0_synth_1: /home/ziyuanwang/GraphLily/generate_bitstream/build_balance_valtunsigned.2.4/proj/build_dir.hw/link/vivado/vpl/prj/prj.runs/bd_5dca_init_reduce_0_synth_1/runme.log
bd_5dca_slice4_3_0_synth_1: /home/ziyuanwang/GraphLily/generate_bitstream/build_balance_valtunsigned.2.4/proj/build_dir.hw/link/vivado/vpl/prj/prj.runs/bd_5dca_slice4_3_0_synth_1/runme.log
pfm_dynamic_memory_subsystem_0_synth_1: /home/ziyuanwang/GraphLily/generate_bitstream/build_balance_valtunsigned.2.4/proj/build_dir.hw/link/vivado/vpl/prj/prj.runs/pfm_dynamic_memory_subsystem_0_synth_1/runme.log
bd_d216_vip_S00_AXI_0_synth_1: /home/ziyuanwang/GraphLily/generate_bitstream/build_balance_valtunsigned.2.4/proj/build_dir.hw/link/vivado/vpl/prj/prj.runs/bd_d216_vip_S00_AXI_0_synth_1/runme.log
bd_d216_vip_S01_AXI_0_synth_1: /home/ziyuanwang/GraphLily/generate_bitstream/build_balance_valtunsigned.2.4/proj/build_dir.hw/link/vivado/vpl/prj/prj.runs/bd_d216_vip_S01_AXI_0_synth_1/runme.log
bd_d216_vip_S02_AXI_0_synth_1: /home/ziyuanwang/GraphLily/generate_bitstream/build_balance_valtunsigned.2.4/proj/build_dir.hw/link/vivado/vpl/prj/prj.runs/bd_d216_vip_S02_AXI_0_synth_1/runme.log
bd_d216_vip_S03_AXI_0_synth_1: /home/ziyuanwang/GraphLily/generate_bitstream/build_balance_valtunsigned.2.4/proj/build_dir.hw/link/vivado/vpl/prj/prj.runs/bd_d216_vip_S03_AXI_0_synth_1/runme.log
bd_d216_ddr4_mem00_0_synth_1: /home/ziyuanwang/GraphLily/generate_bitstream/build_balance_valtunsigned.2.4/proj/build_dir.hw/link/vivado/vpl/prj/prj.runs/bd_d216_ddr4_mem00_0_synth_1/runme.log
bd_d216_ddr4_mem00_memory_init_0_synth_1: /home/ziyuanwang/GraphLily/generate_bitstream/build_balance_valtunsigned.2.4/proj/build_dir.hw/link/vivado/vpl/prj/prj.runs/bd_d216_ddr4_mem00_memory_init_0_synth_1/runme.log
bd_d216_psr_aclk_SLR0_0_synth_1: /home/ziyuanwang/GraphLily/generate_bitstream/build_balance_valtunsigned.2.4/proj/build_dir.hw/link/vivado/vpl/prj/prj.runs/bd_d216_psr_aclk_SLR0_0_synth_1/runme.log
bd_d216_psr_aclk_SLR1_0_synth_1: /home/ziyuanwang/GraphLily/generate_bitstream/build_balance_valtunsigned.2.4/proj/build_dir.hw/link/vivado/vpl/prj/prj.runs/bd_d216_psr_aclk_SLR1_0_synth_1/runme.log
bd_d216_interconnect_DDR4_MEM00_0_synth_1: /home/ziyuanwang/GraphLily/generate_bitstream/build_balance_valtunsigned.2.4/proj/build_dir.hw/link/vivado/vpl/prj/prj.runs/bd_d216_interconnect_DDR4_MEM00_0_synth_1/runme.log
bd_d216_psr_ddr4_mem00_0_synth_1: /home/ziyuanwang/GraphLily/generate_bitstream/build_balance_valtunsigned.2.4/proj/build_dir.hw/link/vivado/vpl/prj/prj.runs/bd_d216_psr_ddr4_mem00_0_synth_1/runme.log
bd_d216_ddr4_mem00_ctrl_cc_0_synth_1: /home/ziyuanwang/GraphLily/generate_bitstream/build_balance_valtunsigned.2.4/proj/build_dir.hw/link/vivado/vpl/prj/prj.runs/bd_d216_ddr4_mem00_ctrl_cc_0_synth_1/runme.log
bd_d216_calib_reduce_0_synth_1: /home/ziyuanwang/GraphLily/generate_bitstream/build_balance_valtunsigned.2.4/proj/build_dir.hw/link/vivado/vpl/prj/prj.runs/bd_d216_calib_reduce_0_synth_1/runme.log
bd_d216_psr_ctrl_interconnect_0_synth_1: /home/ziyuanwang/GraphLily/generate_bitstream/build_balance_valtunsigned.2.4/proj/build_dir.hw/link/vivado/vpl/prj/prj.runs/bd_d216_psr_ctrl_interconnect_0_synth_1/runme.log
bd_d216_interconnect_ddrmem_ctrl_0_synth_1: /home/ziyuanwang/GraphLily/generate_bitstream/build_balance_valtunsigned.2.4/proj/build_dir.hw/link/vivado/vpl/prj/prj.runs/bd_d216_interconnect_ddrmem_ctrl_0_synth_1/runme.log
bd_d216_vip_DDR4_MEM00_0_synth_1: /home/ziyuanwang/GraphLily/generate_bitstream/build_balance_valtunsigned.2.4/proj/build_dir.hw/link/vivado/vpl/prj/prj.runs/bd_d216_vip_DDR4_MEM00_0_synth_1/runme.log
bd_d216_vip_ui_clk_DDR4_MEM00_0_synth_1: /home/ziyuanwang/GraphLily/generate_bitstream/build_balance_valtunsigned.2.4/proj/build_dir.hw/link/vivado/vpl/prj/prj.runs/bd_d216_vip_ui_clk_DDR4_MEM00_0_synth_1/runme.log
bd_d216_vip_ui_rst_DDR4_MEM00_0_synth_1: /home/ziyuanwang/GraphLily/generate_bitstream/build_balance_valtunsigned.2.4/proj/build_dir.hw/link/vivado/vpl/prj/prj.runs/bd_d216_vip_ui_rst_DDR4_MEM00_0_synth_1/runme.log
bd_d216_vip_ctrl_DDR4_MEM00_0_synth_1: /home/ziyuanwang/GraphLily/generate_bitstream/build_balance_valtunsigned.2.4/proj/build_dir.hw/link/vivado/vpl/prj/prj.runs/bd_d216_vip_ctrl_DDR4_MEM00_0_synth_1/runme.log
pfm_dynamic_init_combine_mss_0_synth_1: /home/ziyuanwang/GraphLily/generate_bitstream/build_balance_valtunsigned.2.4/proj/build_dir.hw/link/vivado/vpl/prj/prj.runs/pfm_dynamic_init_combine_mss_0_synth_1/runme.log
pfm_dynamic_init_cal_combine_mss_0_synth_1: /home/ziyuanwang/GraphLily/generate_bitstream/build_balance_valtunsigned.2.4/proj/build_dir.hw/link/vivado/vpl/prj/prj.runs/pfm_dynamic_init_cal_combine_mss_0_synth_1/runme.log
pfm_dynamic_regslice_pipe_ctrl_hbm_mgntpf_0_synth_1: /home/ziyuanwang/GraphLily/generate_bitstream/build_balance_valtunsigned.2.4/proj/build_dir.hw/link/vivado/vpl/prj/prj.runs/pfm_dynamic_regslice_pipe_ctrl_hbm_mgntpf_0_synth_1/runme.log
pfm_dynamic_regslice_pipe_ctrl_mgntpf_0_synth_1: /home/ziyuanwang/GraphLily/generate_bitstream/build_balance_valtunsigned.2.4/proj/build_dir.hw/link/vivado/vpl/prj/prj.runs/pfm_dynamic_regslice_pipe_ctrl_mgntpf_0_synth_1/runme.log
pfm_dynamic_axi_gpio_null_slr0_0_synth_1: /home/ziyuanwang/GraphLily/generate_bitstream/build_balance_valtunsigned.2.4/proj/build_dir.hw/link/vivado/vpl/prj/prj.runs/pfm_dynamic_axi_gpio_null_slr0_0_synth_1/runme.log
pfm_dynamic_logic_reset_op_0_synth_1: /home/ziyuanwang/GraphLily/generate_bitstream/build_balance_valtunsigned.2.4/proj/build_dir.hw/link/vivado/vpl/prj/prj.runs/pfm_dynamic_logic_reset_op_0_synth_1/runme.log
pfm_dynamic_psreset_gate_pr_control_0_synth_1: /home/ziyuanwang/GraphLily/generate_bitstream/build_balance_valtunsigned.2.4/proj/build_dir.hw/link/vivado/vpl/prj/prj.runs/pfm_dynamic_psreset_gate_pr_control_0_synth_1/runme.log
pfm_dynamic_psreset_gate_pr_data_0_synth_1: /home/ziyuanwang/GraphLily/generate_bitstream/build_balance_valtunsigned.2.4/proj/build_dir.hw/link/vivado/vpl/prj/prj.runs/pfm_dynamic_psreset_gate_pr_data_0_synth_1/runme.log
pfm_dynamic_psreset_gate_pr_dataclk_0_synth_1: /home/ziyuanwang/GraphLily/generate_bitstream/build_balance_valtunsigned.2.4/proj/build_dir.hw/link/vivado/vpl/prj/prj.runs/pfm_dynamic_psreset_gate_pr_dataclk_0_synth_1/runme.log
pfm_dynamic_psreset_gate_pr_kernel_0_synth_1: /home/ziyuanwang/GraphLily/generate_bitstream/build_balance_valtunsigned.2.4/proj/build_dir.hw/link/vivado/vpl/prj/prj.runs/pfm_dynamic_psreset_gate_pr_kernel_0_synth_1/runme.log
pfm_dynamic_psreset_gate_pr_kernel2_0_synth_1: /home/ziyuanwang/GraphLily/generate_bitstream/build_balance_valtunsigned.2.4/proj/build_dir.hw/link/vivado/vpl/prj/prj.runs/pfm_dynamic_psreset_gate_pr_kernel2_0_synth_1/runme.log
pfm_dynamic_util_and2_hbm_0_synth_1: /home/ziyuanwang/GraphLily/generate_bitstream/build_balance_valtunsigned.2.4/proj/build_dir.hw/link/vivado/vpl/prj/prj.runs/pfm_dynamic_util_and2_hbm_0_synth_1/runme.log
pfm_dynamic_util_and2_hbm_ctrl_reset_0_synth_1: /home/ziyuanwang/GraphLily/generate_bitstream/build_balance_valtunsigned.2.4/proj/build_dir.hw/link/vivado/vpl/prj/prj.runs/pfm_dynamic_util_and2_hbm_ctrl_reset_0_synth_1/runme.log
pfm_dynamic_util_and2_slr0_0_synth_1: /home/ziyuanwang/GraphLily/generate_bitstream/build_balance_valtunsigned.2.4/proj/build_dir.hw/link/vivado/vpl/prj/prj.runs/pfm_dynamic_util_and2_slr0_0_synth_1/runme.log
pfm_dynamic_axi_cdc_xdma_0_synth_1: /home/ziyuanwang/GraphLily/generate_bitstream/build_balance_valtunsigned.2.4/proj/build_dir.hw/link/vivado/vpl/prj/prj.runs/pfm_dynamic_axi_cdc_xdma_0_synth_1/runme.log
pfm_dynamic_axi_gpio_null_slr1_0_synth_1: /home/ziyuanwang/GraphLily/generate_bitstream/build_balance_valtunsigned.2.4/proj/build_dir.hw/link/vivado/vpl/prj/prj.runs/pfm_dynamic_axi_gpio_null_slr1_0_synth_1/runme.log
pfm_dynamic_psreset_gate_pr_control_1_synth_1: /home/ziyuanwang/GraphLily/generate_bitstream/build_balance_valtunsigned.2.4/proj/build_dir.hw/link/vivado/vpl/prj/prj.runs/pfm_dynamic_psreset_gate_pr_control_1_synth_1/runme.log
pfm_dynamic_psreset_gate_pr_data_1_synth_1: /home/ziyuanwang/GraphLily/generate_bitstream/build_balance_valtunsigned.2.4/proj/build_dir.hw/link/vivado/vpl/prj/prj.runs/pfm_dynamic_psreset_gate_pr_data_1_synth_1/runme.log
pfm_dynamic_psreset_gate_pr_dataclk_1_synth_1: /home/ziyuanwang/GraphLily/generate_bitstream/build_balance_valtunsigned.2.4/proj/build_dir.hw/link/vivado/vpl/prj/prj.runs/pfm_dynamic_psreset_gate_pr_dataclk_1_synth_1/runme.log
pfm_dynamic_psreset_gate_pr_ddr_0_synth_1: /home/ziyuanwang/GraphLily/generate_bitstream/build_balance_valtunsigned.2.4/proj/build_dir.hw/link/vivado/vpl/prj/prj.runs/pfm_dynamic_psreset_gate_pr_ddr_0_synth_1/runme.log
pfm_dynamic_psreset_gate_pr_kernel_1_synth_1: /home/ziyuanwang/GraphLily/generate_bitstream/build_balance_valtunsigned.2.4/proj/build_dir.hw/link/vivado/vpl/prj/prj.runs/pfm_dynamic_psreset_gate_pr_kernel_1_synth_1/runme.log
pfm_dynamic_psreset_gate_pr_kernel2_1_synth_1: /home/ziyuanwang/GraphLily/generate_bitstream/build_balance_valtunsigned.2.4/proj/build_dir.hw/link/vivado/vpl/prj/prj.runs/pfm_dynamic_psreset_gate_pr_kernel2_1_synth_1/runme.log
pfm_dynamic_util_and2_slr1_0_synth_1: /home/ziyuanwang/GraphLily/generate_bitstream/build_balance_valtunsigned.2.4/proj/build_dir.hw/link/vivado/vpl/prj/prj.runs/pfm_dynamic_util_and2_slr1_0_synth_1/runme.log
pfm_dynamic_sdx_mss_regslice_0_synth_1: /home/ziyuanwang/GraphLily/generate_bitstream/build_balance_valtunsigned.2.4/proj/build_dir.hw/link/vivado/vpl/prj/prj.runs/pfm_dynamic_sdx_mss_regslice_0_synth_1/runme.log
pfm_dynamic_axi_gpio_null_slr2_0_synth_1: /home/ziyuanwang/GraphLily/generate_bitstream/build_balance_valtunsigned.2.4/proj/build_dir.hw/link/vivado/vpl/prj/prj.runs/pfm_dynamic_axi_gpio_null_slr2_0_synth_1/runme.log
pfm_dynamic_logic_reset_op_1_synth_1: /home/ziyuanwang/GraphLily/generate_bitstream/build_balance_valtunsigned.2.4/proj/build_dir.hw/link/vivado/vpl/prj/prj.runs/pfm_dynamic_logic_reset_op_1_synth_1/runme.log
pfm_dynamic_psreset_gate_pr_control_2_synth_1: /home/ziyuanwang/GraphLily/generate_bitstream/build_balance_valtunsigned.2.4/proj/build_dir.hw/link/vivado/vpl/prj/prj.runs/pfm_dynamic_psreset_gate_pr_control_2_synth_1/runme.log
pfm_dynamic_psreset_gate_pr_data_2_synth_1: /home/ziyuanwang/GraphLily/generate_bitstream/build_balance_valtunsigned.2.4/proj/build_dir.hw/link/vivado/vpl/prj/prj.runs/pfm_dynamic_psreset_gate_pr_data_2_synth_1/runme.log
pfm_dynamic_psreset_gate_pr_dataclk_2_synth_1: /home/ziyuanwang/GraphLily/generate_bitstream/build_balance_valtunsigned.2.4/proj/build_dir.hw/link/vivado/vpl/prj/prj.runs/pfm_dynamic_psreset_gate_pr_dataclk_2_synth_1/runme.log
pfm_dynamic_psreset_gate_pr_kernel_2_synth_1: /home/ziyuanwang/GraphLily/generate_bitstream/build_balance_valtunsigned.2.4/proj/build_dir.hw/link/vivado/vpl/prj/prj.runs/pfm_dynamic_psreset_gate_pr_kernel_2_synth_1/runme.log
pfm_dynamic_psreset_gate_pr_kernel2_2_synth_1: /home/ziyuanwang/GraphLily/generate_bitstream/build_balance_valtunsigned.2.4/proj/build_dir.hw/link/vivado/vpl/prj/prj.runs/pfm_dynamic_psreset_gate_pr_kernel2_2_synth_1/runme.log
pfm_dynamic_freq_counter_0_0_synth_1: /home/ziyuanwang/GraphLily/generate_bitstream/build_balance_valtunsigned.2.4/proj/build_dir.hw/link/vivado/vpl/prj/prj.runs/pfm_dynamic_freq_counter_0_0_synth_1/runme.log
pfm_dynamic_freq_counter_1_0_synth_1: /home/ziyuanwang/GraphLily/generate_bitstream/build_balance_valtunsigned.2.4/proj/build_dir.hw/link/vivado/vpl/prj/prj.runs/pfm_dynamic_freq_counter_1_0_synth_1/runme.log
pfm_dynamic_util_and2_slr2_0_synth_1: /home/ziyuanwang/GraphLily/generate_bitstream/build_balance_valtunsigned.2.4/proj/build_dir.hw/link/vivado/vpl/prj/prj.runs/pfm_dynamic_util_and2_slr2_0_synth_1/runme.log
pfm_dynamic_xdma_smartconnect_0_synth_1: /home/ziyuanwang/GraphLily/generate_bitstream/build_balance_valtunsigned.2.4/proj/build_dir.hw/link/vivado/vpl/prj/prj.runs/pfm_dynamic_xdma_smartconnect_0_synth_1/runme.log
pfm_dynamic_overlay_1_0_synth_1: /home/ziyuanwang/GraphLily/generate_bitstream/build_balance_valtunsigned.2.4/proj/build_dir.hw/link/vivado/vpl/prj/prj.runs/pfm_dynamic_overlay_1_0_synth_1/runme.log
pfm_dynamic_xbar_3_synth_1: /home/ziyuanwang/GraphLily/generate_bitstream/build_balance_valtunsigned.2.4/proj/build_dir.hw/link/vivado/vpl/prj/prj.runs/pfm_dynamic_xbar_3_synth_1/runme.log
pfm_dynamic_xbar_4_synth_1: /home/ziyuanwang/GraphLily/generate_bitstream/build_balance_valtunsigned.2.4/proj/build_dir.hw/link/vivado/vpl/prj/prj.runs/pfm_dynamic_xbar_4_synth_1/runme.log
pfm_dynamic_xbar_2_synth_1: /home/ziyuanwang/GraphLily/generate_bitstream/build_balance_valtunsigned.2.4/proj/build_dir.hw/link/vivado/vpl/prj/prj.runs/pfm_dynamic_xbar_2_synth_1/runme.log
pfm_dynamic_m01_regslice_10_synth_1: /home/ziyuanwang/GraphLily/generate_bitstream/build_balance_valtunsigned.2.4/proj/build_dir.hw/link/vivado/vpl/prj/prj.runs/pfm_dynamic_m01_regslice_10_synth_1/runme.log
pfm_dynamic_auto_cc_0_synth_1: /home/ziyuanwang/GraphLily/generate_bitstream/build_balance_valtunsigned.2.4/proj/build_dir.hw/link/vivado/vpl/prj/prj.runs/pfm_dynamic_auto_cc_0_synth_1/runme.log
pfm_dynamic_s00_regslice_16_synth_1: /home/ziyuanwang/GraphLily/generate_bitstream/build_balance_valtunsigned.2.4/proj/build_dir.hw/link/vivado/vpl/prj/prj.runs/pfm_dynamic_s00_regslice_16_synth_1/runme.log
pfm_dynamic_m01_regslice_11_synth_1: /home/ziyuanwang/GraphLily/generate_bitstream/build_balance_valtunsigned.2.4/proj/build_dir.hw/link/vivado/vpl/prj/prj.runs/pfm_dynamic_m01_regslice_11_synth_1/runme.log
pfm_dynamic_m01_regslice_12_synth_1: /home/ziyuanwang/GraphLily/generate_bitstream/build_balance_valtunsigned.2.4/proj/build_dir.hw/link/vivado/vpl/prj/prj.runs/pfm_dynamic_m01_regslice_12_synth_1/runme.log
pfm_dynamic_auto_cc_1_synth_1: /home/ziyuanwang/GraphLily/generate_bitstream/build_balance_valtunsigned.2.4/proj/build_dir.hw/link/vivado/vpl/prj/prj.runs/pfm_dynamic_auto_cc_1_synth_1/runme.log
pfm_dynamic_s00_regslice_15_synth_1: /home/ziyuanwang/GraphLily/generate_bitstream/build_balance_valtunsigned.2.4/proj/build_dir.hw/link/vivado/vpl/prj/prj.runs/pfm_dynamic_s00_regslice_15_synth_1/runme.log
[Mon Dec 23 00:24:45 2024] Launched my_rm_synth_1...
Run output will be captured here: /home/ziyuanwang/GraphLily/generate_bitstream/build_balance_valtunsigned.2.4/proj/build_dir.hw/link/vivado/vpl/prj/prj.runs/my_rm_synth_1/runme.log
launch_runs: Time (s): cpu = 00:00:10 ; elapsed = 00:01:53 . Memory (MB): peak = 5561.309 ; gain = 0.000 ; free physical = 20297 ; free virtual = 469673
[Mon Dec 23 00:24:45 2024] Waiting for my_rm_synth_1 to finish...

*** Running vivado
    with args -log pfm_dynamic.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source pfm_dynamic.tcl


****** Vivado v2021.2 (64-bit)
  **** SW Build 3367213 on Tue Oct 19 02:47:39 MDT 2021
  **** IP Build 3369179 on Thu Oct 21 08:25:16 MDT 2021
    ** Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.

source pfm_dynamic.tcl -notrace
INFO: Dispatch client connection id - 43953
create_project: Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 2740.652 ; gain = 0.023 ; free physical = 29388 ; free virtual = 469345
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/ziyuanwang/GraphLily/generate_bitstream/build_balance_valtunsigned.2.4/proj/build_dir.hw/link/int/xo/ip_repo/xilinx_com_hls_overlay_1_0'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/ziyuanwang/GraphLily/generate_bitstream/build_balance_valtunsigned.2.4/proj/build_dir.hw/link/vivado/vpl/.local/hw_platform/iprepo'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/tools/Xilinx/Vitis/2021.2/data/cache/xilinx'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/ziyuanwang/GraphLily/generate_bitstream/build_balance_valtunsigned.2.4/proj/build_dir.hw/link/vivado/vpl/.local/hw_platform/ipcache'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/tools/Xilinx/Vitis/2021.2/data/ip'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/tools/Xilinx/Vivado/2021.2/data/ip'.
WARNING: [BD 41-2576] File '/home/ziyuanwang/GraphLily/generate_bitstream/build_balance_valtunsigned.2.4/proj/build_dir.hw/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/pfm_dynamic_sim_netlist.vhdl' referenced by design 'pfm_dynamic' could not be found.
WARNING: [BD 41-2576] File '/home/ziyuanwang/GraphLily/generate_bitstream/build_balance_valtunsigned.2.4/proj/build_dir.hw/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/pfm_dynamic_sim_netlist.v' referenced by design 'pfm_dynamic' could not be found.
WARNING: [BD 41-2576] File '/home/ziyuanwang/GraphLily/generate_bitstream/build_balance_valtunsigned.2.4/proj/build_dir.hw/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/pfm_dynamic_stub.vhdl' referenced by design 'pfm_dynamic' could not be found.
WARNING: [BD 41-2576] File '/home/ziyuanwang/GraphLily/generate_bitstream/build_balance_valtunsigned.2.4/proj/build_dir.hw/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/pfm_dynamic_stub.v' referenced by design 'pfm_dynamic' could not be found.
WARNING: [BD 41-2576] File '/home/ziyuanwang/GraphLily/generate_bitstream/build_balance_valtunsigned.2.4/proj/build_dir.hw/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/pfm_dynamic.dcp' referenced by design 'pfm_dynamic' could not be found.
add_files: Time (s): cpu = 00:00:25 ; elapsed = 00:00:33 . Memory (MB): peak = 2740.652 ; gain = 0.000 ; free physical = 29105 ; free virtual = 469062
Command: synth_design -top pfm_dynamic -part xcu280-fsvh2892-2L-e -mode out_of_context
Starting synth_design
WARNING: [Vivado_Tcl 4-393] The 'Synthesis' target of the following IPs are stale, please generate the output products using the generate_target or synth_ip command before running synth_design.
/home/ziyuanwang/GraphLily/generate_bitstream/build_balance_valtunsigned.2.4/proj/build_dir.hw/link/vivado/vpl/prj/prj.srcs/my_rm/bd/bd/pfm_dynamic.bd

WARNING: [Vivado_Tcl 4-393] The 'Implementation' target of the following IPs are stale, please generate the output products using the generate_target or synth_ip command before running synth_design.
/home/ziyuanwang/GraphLily/generate_bitstream/build_balance_valtunsigned.2.4/proj/build_dir.hw/link/vivado/vpl/prj/prj.srcs/my_rm/bd/bd/pfm_dynamic.bd

Attempting to get a license for feature 'Synthesis' and/or device 'xcu280'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xcu280'
INFO: [Device 21-403] Loading part xcu280-fsvh2892-2L-e
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 1 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 2710359
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 3712.973 ; gain = 278.668 ; free physical = 26128 ; free virtual = 466086
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'pfm_dynamic' [/home/ziyuanwang/GraphLily/generate_bitstream/build_balance_valtunsigned.2.4/proj/build_dir.hw/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/synth/pfm_dynamic.v:2300]
INFO: [Synth 8-6157] synthesizing module 'pfm_dynamic_axi_vip_ctrl_hbm_mgntpf_0' [/home/ziyuanwang/GraphLily/generate_bitstream/build_balance_valtunsigned.2.4/proj/build_dir.hw/link/vivado/vpl/prj/prj.runs/my_rm_synth_1/.Xil/Vivado-2710328-hacc-gpu0/realtime/pfm_dynamic_axi_vip_ctrl_hbm_mgntpf_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'pfm_dynamic_axi_vip_ctrl_hbm_mgntpf_0' (1#1) [/home/ziyuanwang/GraphLily/generate_bitstream/build_balance_valtunsigned.2.4/proj/build_dir.hw/link/vivado/vpl/prj/prj.runs/my_rm_synth_1/.Xil/Vivado-2710328-hacc-gpu0/realtime/pfm_dynamic_axi_vip_ctrl_hbm_mgntpf_0_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'pfm_dynamic_axi_vip_ctrl_mgntpf_0' [/home/ziyuanwang/GraphLily/generate_bitstream/build_balance_valtunsigned.2.4/proj/build_dir.hw/link/vivado/vpl/prj/prj.runs/my_rm_synth_1/.Xil/Vivado-2710328-hacc-gpu0/realtime/pfm_dynamic_axi_vip_ctrl_mgntpf_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'pfm_dynamic_axi_vip_ctrl_mgntpf_0' (2#1) [/home/ziyuanwang/GraphLily/generate_bitstream/build_balance_valtunsigned.2.4/proj/build_dir.hw/link/vivado/vpl/prj/prj.runs/my_rm_synth_1/.Xil/Vivado-2710328-hacc-gpu0/realtime/pfm_dynamic_axi_vip_ctrl_mgntpf_0_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'pfm_dynamic_axi_vip_ctrl_userpf_0' [/home/ziyuanwang/GraphLily/generate_bitstream/build_balance_valtunsigned.2.4/proj/build_dir.hw/link/vivado/vpl/prj/prj.runs/my_rm_synth_1/.Xil/Vivado-2710328-hacc-gpu0/realtime/pfm_dynamic_axi_vip_ctrl_userpf_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'pfm_dynamic_axi_vip_ctrl_userpf_0' (3#1) [/home/ziyuanwang/GraphLily/generate_bitstream/build_balance_valtunsigned.2.4/proj/build_dir.hw/link/vivado/vpl/prj/prj.runs/my_rm_synth_1/.Xil/Vivado-2710328-hacc-gpu0/realtime/pfm_dynamic_axi_vip_ctrl_userpf_0_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'pfm_dynamic_axi_vip_data_0' [/home/ziyuanwang/GraphLily/generate_bitstream/build_balance_valtunsigned.2.4/proj/build_dir.hw/link/vivado/vpl/prj/prj.runs/my_rm_synth_1/.Xil/Vivado-2710328-hacc-gpu0/realtime/pfm_dynamic_axi_vip_data_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'pfm_dynamic_axi_vip_data_0' (4#1) [/home/ziyuanwang/GraphLily/generate_bitstream/build_balance_valtunsigned.2.4/proj/build_dir.hw/link/vivado/vpl/prj/prj.runs/my_rm_synth_1/.Xil/Vivado-2710328-hacc-gpu0/realtime/pfm_dynamic_axi_vip_data_0_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'pfm_dynamic_axilite_user_input_reg_0' [/home/ziyuanwang/GraphLily/generate_bitstream/build_balance_valtunsigned.2.4/proj/build_dir.hw/link/vivado/vpl/prj/prj.runs/my_rm_synth_1/.Xil/Vivado-2710328-hacc-gpu0/realtime/pfm_dynamic_axilite_user_input_reg_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'pfm_dynamic_axilite_user_input_reg_0' (5#1) [/home/ziyuanwang/GraphLily/generate_bitstream/build_balance_valtunsigned.2.4/proj/build_dir.hw/link/vivado/vpl/prj/prj.runs/my_rm_synth_1/.Xil/Vivado-2710328-hacc-gpu0/realtime/pfm_dynamic_axilite_user_input_reg_0_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'pfm_dynamic_debug_bridge_xsdbm_0' [/home/ziyuanwang/GraphLily/generate_bitstream/build_balance_valtunsigned.2.4/proj/build_dir.hw/link/vivado/vpl/prj/prj.runs/my_rm_synth_1/.Xil/Vivado-2710328-hacc-gpu0/realtime/pfm_dynamic_debug_bridge_xsdbm_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'pfm_dynamic_debug_bridge_xsdbm_0' (6#1) [/home/ziyuanwang/GraphLily/generate_bitstream/build_balance_valtunsigned.2.4/proj/build_dir.hw/link/vivado/vpl/prj/prj.runs/my_rm_synth_1/.Xil/Vivado-2710328-hacc-gpu0/realtime/pfm_dynamic_debug_bridge_xsdbm_0_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'pfm_dynamic_hmss_0_0' [/home/ziyuanwang/GraphLily/generate_bitstream/build_balance_valtunsigned.2.4/proj/build_dir.hw/link/vivado/vpl/prj/prj.runs/my_rm_synth_1/.Xil/Vivado-2710328-hacc-gpu0/realtime/pfm_dynamic_hmss_0_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'pfm_dynamic_hmss_0_0' (7#1) [/home/ziyuanwang/GraphLily/generate_bitstream/build_balance_valtunsigned.2.4/proj/build_dir.hw/link/vivado/vpl/prj/prj.runs/my_rm_synth_1/.Xil/Vivado-2710328-hacc-gpu0/realtime/pfm_dynamic_hmss_0_0_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'pfm_dynamic_init_cal_combine_mss_0' [/home/ziyuanwang/GraphLily/generate_bitstream/build_balance_valtunsigned.2.4/proj/build_dir.hw/link/vivado/vpl/prj/prj.runs/my_rm_synth_1/.Xil/Vivado-2710328-hacc-gpu0/realtime/pfm_dynamic_init_cal_combine_mss_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'pfm_dynamic_init_cal_combine_mss_0' (8#1) [/home/ziyuanwang/GraphLily/generate_bitstream/build_balance_valtunsigned.2.4/proj/build_dir.hw/link/vivado/vpl/prj/prj.runs/my_rm_synth_1/.Xil/Vivado-2710328-hacc-gpu0/realtime/pfm_dynamic_init_cal_combine_mss_0_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'pfm_dynamic_init_combine_mss_0' [/home/ziyuanwang/GraphLily/generate_bitstream/build_balance_valtunsigned.2.4/proj/build_dir.hw/link/vivado/vpl/prj/prj.runs/my_rm_synth_1/.Xil/Vivado-2710328-hacc-gpu0/realtime/pfm_dynamic_init_combine_mss_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'pfm_dynamic_init_combine_mss_0' (9#1) [/home/ziyuanwang/GraphLily/generate_bitstream/build_balance_valtunsigned.2.4/proj/build_dir.hw/link/vivado/vpl/prj/prj.runs/my_rm_synth_1/.Xil/Vivado-2710328-hacc-gpu0/realtime/pfm_dynamic_init_combine_mss_0_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'interrupt_concat_imp_1SXQM3I' [/home/ziyuanwang/GraphLily/generate_bitstream/build_balance_valtunsigned.2.4/proj/build_dir.hw/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/synth/pfm_dynamic.v:598]
INFO: [Synth 8-6157] synthesizing module 'pfm_dynamic_xlconcat_interrupt_0' [/home/ziyuanwang/GraphLily/generate_bitstream/build_balance_valtunsigned.2.4/proj/build_dir.hw/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_xlconcat_interrupt_0/synth/pfm_dynamic_xlconcat_interrupt_0.v:60]
INFO: [Synth 8-6157] synthesizing module 'xlconcat_v2_1_4_xlconcat' [/home/ziyuanwang/GraphLily/generate_bitstream/build_balance_valtunsigned.2.4/proj/build_dir.hw/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/4b67/hdl/xlconcat_v2_1_vl_rfs.v:14]
INFO: [Synth 8-6155] done synthesizing module 'xlconcat_v2_1_4_xlconcat' (10#1) [/home/ziyuanwang/GraphLily/generate_bitstream/build_balance_valtunsigned.2.4/proj/build_dir.hw/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/4b67/hdl/xlconcat_v2_1_vl_rfs.v:14]
INFO: [Synth 8-6155] done synthesizing module 'pfm_dynamic_xlconcat_interrupt_0' (11#1) [/home/ziyuanwang/GraphLily/generate_bitstream/build_balance_valtunsigned.2.4/proj/build_dir.hw/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_xlconcat_interrupt_0/synth/pfm_dynamic_xlconcat_interrupt_0.v:60]
INFO: [Synth 8-6157] synthesizing module 'pfm_dynamic_xlconcat_interrupt_0_0' [/home/ziyuanwang/GraphLily/generate_bitstream/build_balance_valtunsigned.2.4/proj/build_dir.hw/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_xlconcat_interrupt_0_0/synth/pfm_dynamic_xlconcat_interrupt_0_0.v:60]
INFO: [Synth 8-6157] synthesizing module 'xlconcat_v2_1_4_xlconcat__parameterized0' [/home/ziyuanwang/GraphLily/generate_bitstream/build_balance_valtunsigned.2.4/proj/build_dir.hw/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/4b67/hdl/xlconcat_v2_1_vl_rfs.v:14]
INFO: [Synth 8-6155] done synthesizing module 'xlconcat_v2_1_4_xlconcat__parameterized0' (11#1) [/home/ziyuanwang/GraphLily/generate_bitstream/build_balance_valtunsigned.2.4/proj/build_dir.hw/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/4b67/hdl/xlconcat_v2_1_vl_rfs.v:14]
INFO: [Synth 8-6155] done synthesizing module 'pfm_dynamic_xlconcat_interrupt_0_0' (12#1) [/home/ziyuanwang/GraphLily/generate_bitstream/build_balance_valtunsigned.2.4/proj/build_dir.hw/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_xlconcat_interrupt_0_0/synth/pfm_dynamic_xlconcat_interrupt_0_0.v:60]
INFO: [Synth 8-6157] synthesizing module 'pfm_dynamic_xlconcat_interrupt_1_0' [/home/ziyuanwang/GraphLily/generate_bitstream/build_balance_valtunsigned.2.4/proj/build_dir.hw/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_xlconcat_interrupt_1_0/synth/pfm_dynamic_xlconcat_interrupt_1_0.v:60]
INFO: [Synth 8-6155] done synthesizing module 'pfm_dynamic_xlconcat_interrupt_1_0' (13#1) [/home/ziyuanwang/GraphLily/generate_bitstream/build_balance_valtunsigned.2.4/proj/build_dir.hw/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_xlconcat_interrupt_1_0/synth/pfm_dynamic_xlconcat_interrupt_1_0.v:60]
INFO: [Synth 8-6157] synthesizing module 'pfm_dynamic_xlconcat_interrupt_2_0' [/home/ziyuanwang/GraphLily/generate_bitstream/build_balance_valtunsigned.2.4/proj/build_dir.hw/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_xlconcat_interrupt_2_0/synth/pfm_dynamic_xlconcat_interrupt_2_0.v:60]
INFO: [Synth 8-6155] done synthesizing module 'pfm_dynamic_xlconcat_interrupt_2_0' (14#1) [/home/ziyuanwang/GraphLily/generate_bitstream/build_balance_valtunsigned.2.4/proj/build_dir.hw/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_xlconcat_interrupt_2_0/synth/pfm_dynamic_xlconcat_interrupt_2_0.v:60]
INFO: [Synth 8-6157] synthesizing module 'pfm_dynamic_xlconcat_interrupt_3_0' [/home/ziyuanwang/GraphLily/generate_bitstream/build_balance_valtunsigned.2.4/proj/build_dir.hw/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_xlconcat_interrupt_3_0/synth/pfm_dynamic_xlconcat_interrupt_3_0.v:60]
INFO: [Synth 8-6155] done synthesizing module 'pfm_dynamic_xlconcat_interrupt_3_0' (15#1) [/home/ziyuanwang/GraphLily/generate_bitstream/build_balance_valtunsigned.2.4/proj/build_dir.hw/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_xlconcat_interrupt_3_0/synth/pfm_dynamic_xlconcat_interrupt_3_0.v:60]
INFO: [Synth 8-6157] synthesizing module 'pfm_dynamic_xlconstant_gnd_0' [/home/ziyuanwang/GraphLily/generate_bitstream/build_balance_valtunsigned.2.4/proj/build_dir.hw/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_xlconstant_gnd_0/synth/pfm_dynamic_xlconstant_gnd_0.v:57]
INFO: [Synth 8-6157] synthesizing module 'xlconstant_v1_1_7_xlconstant' [/home/ziyuanwang/GraphLily/generate_bitstream/build_balance_valtunsigned.2.4/proj/build_dir.hw/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/fcfc/hdl/xlconstant_v1_1_vl_rfs.v:23]
INFO: [Synth 8-6155] done synthesizing module 'xlconstant_v1_1_7_xlconstant' (16#1) [/home/ziyuanwang/GraphLily/generate_bitstream/build_balance_valtunsigned.2.4/proj/build_dir.hw/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/fcfc/hdl/xlconstant_v1_1_vl_rfs.v:23]
INFO: [Synth 8-6155] done synthesizing module 'pfm_dynamic_xlconstant_gnd_0' (17#1) [/home/ziyuanwang/GraphLily/generate_bitstream/build_balance_valtunsigned.2.4/proj/build_dir.hw/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_xlconstant_gnd_0/synth/pfm_dynamic_xlconstant_gnd_0.v:57]
INFO: [Synth 8-6155] done synthesizing module 'interrupt_concat_imp_1SXQM3I' (18#1) [/home/ziyuanwang/GraphLily/generate_bitstream/build_balance_valtunsigned.2.4/proj/build_dir.hw/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/synth/pfm_dynamic.v:598]
INFO: [Synth 8-6157] synthesizing module 'pfm_dynamic_memory_subsystem_0' [/home/ziyuanwang/GraphLily/generate_bitstream/build_balance_valtunsigned.2.4/proj/build_dir.hw/link/vivado/vpl/prj/prj.runs/my_rm_synth_1/.Xil/Vivado-2710328-hacc-gpu0/realtime/pfm_dynamic_memory_subsystem_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'pfm_dynamic_memory_subsystem_0' (19#1) [/home/ziyuanwang/GraphLily/generate_bitstream/build_balance_valtunsigned.2.4/proj/build_dir.hw/link/vivado/vpl/prj/prj.runs/my_rm_synth_1/.Xil/Vivado-2710328-hacc-gpu0/realtime/pfm_dynamic_memory_subsystem_0_stub.v:6]
WARNING: [Synth 8-7071] port 'ddr4_mem00_ui_clk' of module 'pfm_dynamic_memory_subsystem_0' is unconnected for instance 'memory_subsystem' [/home/ziyuanwang/GraphLily/generate_bitstream/build_balance_valtunsigned.2.4/proj/build_dir.hw/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/synth/pfm_dynamic.v:4572]
WARNING: [Synth 8-7071] port 'ddr4_mem01_ui_clk' of module 'pfm_dynamic_memory_subsystem_0' is unconnected for instance 'memory_subsystem' [/home/ziyuanwang/GraphLily/generate_bitstream/build_balance_valtunsigned.2.4/proj/build_dir.hw/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/synth/pfm_dynamic.v:4572]
WARNING: [Synth 8-7071] port 'ddr4_mem_calib_vec' of module 'pfm_dynamic_memory_subsystem_0' is unconnected for instance 'memory_subsystem' [/home/ziyuanwang/GraphLily/generate_bitstream/build_balance_valtunsigned.2.4/proj/build_dir.hw/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/synth/pfm_dynamic.v:4572]
WARNING: [Synth 8-7023] instance 'memory_subsystem' of module 'pfm_dynamic_memory_subsystem_0' has 191 connections declared, but only 188 given [/home/ziyuanwang/GraphLily/generate_bitstream/build_balance_valtunsigned.2.4/proj/build_dir.hw/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/synth/pfm_dynamic.v:4572]
INFO: [Synth 8-6157] synthesizing module 'pfm_dynamic_overlay_1_0' [/home/ziyuanwang/GraphLily/generate_bitstream/build_balance_valtunsigned.2.4/proj/build_dir.hw/link/vivado/vpl/prj/prj.runs/my_rm_synth_1/.Xil/Vivado-2710328-hacc-gpu0/realtime/pfm_dynamic_overlay_1_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'pfm_dynamic_overlay_1_0' (20#1) [/home/ziyuanwang/GraphLily/generate_bitstream/build_balance_valtunsigned.2.4/proj/build_dir.hw/link/vivado/vpl/prj/prj.runs/my_rm_synth_1/.Xil/Vivado-2710328-hacc-gpu0/realtime/pfm_dynamic_overlay_1_0_stub.v:6]
WARNING: [Synth 8-7071] port 'ap_local_block' of module 'pfm_dynamic_overlay_1_0' is unconnected for instance 'overlay_1' [/home/ziyuanwang/GraphLily/generate_bitstream/build_balance_valtunsigned.2.4/proj/build_dir.hw/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/synth/pfm_dynamic.v:4761]
WARNING: [Synth 8-7071] port 'm_axi_spmv_gmem0_AWREGION' of module 'pfm_dynamic_overlay_1_0' is unconnected for instance 'overlay_1' [/home/ziyuanwang/GraphLily/generate_bitstream/build_balance_valtunsigned.2.4/proj/build_dir.hw/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/synth/pfm_dynamic.v:4761]
WARNING: [Synth 8-7071] port 'm_axi_spmv_gmem0_ARREGION' of module 'pfm_dynamic_overlay_1_0' is unconnected for instance 'overlay_1' [/home/ziyuanwang/GraphLily/generate_bitstream/build_balance_valtunsigned.2.4/proj/build_dir.hw/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/synth/pfm_dynamic.v:4761]
WARNING: [Synth 8-7071] port 'm_axi_spmv_gmem1_AWREGION' of module 'pfm_dynamic_overlay_1_0' is unconnected for instance 'overlay_1' [/home/ziyuanwang/GraphLily/generate_bitstream/build_balance_valtunsigned.2.4/proj/build_dir.hw/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/synth/pfm_dynamic.v:4761]
WARNING: [Synth 8-7071] port 'm_axi_spmv_gmem1_ARREGION' of module 'pfm_dynamic_overlay_1_0' is unconnected for instance 'overlay_1' [/home/ziyuanwang/GraphLily/generate_bitstream/build_balance_valtunsigned.2.4/proj/build_dir.hw/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/synth/pfm_dynamic.v:4761]
WARNING: [Synth 8-7071] port 'm_axi_spmv_gmem2_AWREGION' of module 'pfm_dynamic_overlay_1_0' is unconnected for instance 'overlay_1' [/home/ziyuanwang/GraphLily/generate_bitstream/build_balance_valtunsigned.2.4/proj/build_dir.hw/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/synth/pfm_dynamic.v:4761]
WARNING: [Synth 8-7071] port 'm_axi_spmv_gmem2_ARREGION' of module 'pfm_dynamic_overlay_1_0' is unconnected for instance 'overlay_1' [/home/ziyuanwang/GraphLily/generate_bitstream/build_balance_valtunsigned.2.4/proj/build_dir.hw/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/synth/pfm_dynamic.v:4761]
WARNING: [Synth 8-7071] port 'm_axi_spmv_gmem3_AWREGION' of module 'pfm_dynamic_overlay_1_0' is unconnected for instance 'overlay_1' [/home/ziyuanwang/GraphLily/generate_bitstream/build_balance_valtunsigned.2.4/proj/build_dir.hw/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/synth/pfm_dynamic.v:4761]
WARNING: [Synth 8-7071] port 'm_axi_spmv_gmem3_ARREGION' of module 'pfm_dynamic_overlay_1_0' is unconnected for instance 'overlay_1' [/home/ziyuanwang/GraphLily/generate_bitstream/build_balance_valtunsigned.2.4/proj/build_dir.hw/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/synth/pfm_dynamic.v:4761]
WARNING: [Synth 8-7071] port 'm_axi_spmv_gmem32_AWREGION' of module 'pfm_dynamic_overlay_1_0' is unconnected for instance 'overlay_1' [/home/ziyuanwang/GraphLily/generate_bitstream/build_balance_valtunsigned.2.4/proj/build_dir.hw/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/synth/pfm_dynamic.v:4761]
WARNING: [Synth 8-7071] port 'm_axi_spmv_gmem32_ARREGION' of module 'pfm_dynamic_overlay_1_0' is unconnected for instance 'overlay_1' [/home/ziyuanwang/GraphLily/generate_bitstream/build_balance_valtunsigned.2.4/proj/build_dir.hw/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/synth/pfm_dynamic.v:4761]
WARNING: [Synth 8-7071] port 'm_axi_spmv_gmem33_AWREGION' of module 'pfm_dynamic_overlay_1_0' is unconnected for instance 'overlay_1' [/home/ziyuanwang/GraphLily/generate_bitstream/build_balance_valtunsigned.2.4/proj/build_dir.hw/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/synth/pfm_dynamic.v:4761]
WARNING: [Synth 8-7071] port 'm_axi_spmv_gmem33_ARREGION' of module 'pfm_dynamic_overlay_1_0' is unconnected for instance 'overlay_1' [/home/ziyuanwang/GraphLily/generate_bitstream/build_balance_valtunsigned.2.4/proj/build_dir.hw/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/synth/pfm_dynamic.v:4761]
WARNING: [Synth 8-7071] port 'm_axi_spmv_gmem34_AWREGION' of module 'pfm_dynamic_overlay_1_0' is unconnected for instance 'overlay_1' [/home/ziyuanwang/GraphLily/generate_bitstream/build_balance_valtunsigned.2.4/proj/build_dir.hw/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/synth/pfm_dynamic.v:4761]
WARNING: [Synth 8-7071] port 'm_axi_spmv_gmem34_ARREGION' of module 'pfm_dynamic_overlay_1_0' is unconnected for instance 'overlay_1' [/home/ziyuanwang/GraphLily/generate_bitstream/build_balance_valtunsigned.2.4/proj/build_dir.hw/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/synth/pfm_dynamic.v:4761]
WARNING: [Synth 8-7071] port 'm_axi_spmv_gmem35_AWREGION' of module 'pfm_dynamic_overlay_1_0' is unconnected for instance 'overlay_1' [/home/ziyuanwang/GraphLily/generate_bitstream/build_balance_valtunsigned.2.4/proj/build_dir.hw/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/synth/pfm_dynamic.v:4761]
WARNING: [Synth 8-7071] port 'm_axi_spmv_gmem35_ARREGION' of module 'pfm_dynamic_overlay_1_0' is unconnected for instance 'overlay_1' [/home/ziyuanwang/GraphLily/generate_bitstream/build_balance_valtunsigned.2.4/proj/build_dir.hw/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/synth/pfm_dynamic.v:4761]
WARNING: [Synth 8-7071] port 'm_axi_spmspv_gmem0_AWSIZE' of module 'pfm_dynamic_overlay_1_0' is unconnected for instance 'overlay_1' [/home/ziyuanwang/GraphLily/generate_bitstream/build_balance_valtunsigned.2.4/proj/build_dir.hw/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/synth/pfm_dynamic.v:4761]
WARNING: [Synth 8-7071] port 'm_axi_spmspv_gmem0_AWBURST' of module 'pfm_dynamic_overlay_1_0' is unconnected for instance 'overlay_1' [/home/ziyuanwang/GraphLily/generate_bitstream/build_balance_valtunsigned.2.4/proj/build_dir.hw/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/synth/pfm_dynamic.v:4761]
WARNING: [Synth 8-7071] port 'm_axi_spmspv_gmem0_ARSIZE' of module 'pfm_dynamic_overlay_1_0' is unconnected for instance 'overlay_1' [/home/ziyuanwang/GraphLily/generate_bitstream/build_balance_valtunsigned.2.4/proj/build_dir.hw/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/synth/pfm_dynamic.v:4761]
WARNING: [Synth 8-7071] port 'm_axi_spmspv_gmem0_ARBURST' of module 'pfm_dynamic_overlay_1_0' is unconnected for instance 'overlay_1' [/home/ziyuanwang/GraphLily/generate_bitstream/build_balance_valtunsigned.2.4/proj/build_dir.hw/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/synth/pfm_dynamic.v:4761]
WARNING: [Synth 8-7071] port 'm_axi_spmspv_gmem1_AWSIZE' of module 'pfm_dynamic_overlay_1_0' is unconnected for instance 'overlay_1' [/home/ziyuanwang/GraphLily/generate_bitstream/build_balance_valtunsigned.2.4/proj/build_dir.hw/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/synth/pfm_dynamic.v:4761]
WARNING: [Synth 8-7071] port 'm_axi_spmspv_gmem1_AWBURST' of module 'pfm_dynamic_overlay_1_0' is unconnected for instance 'overlay_1' [/home/ziyuanwang/GraphLily/generate_bitstream/build_balance_valtunsigned.2.4/proj/build_dir.hw/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/synth/pfm_dynamic.v:4761]
WARNING: [Synth 8-7071] port 'm_axi_spmspv_gmem1_ARSIZE' of module 'pfm_dynamic_overlay_1_0' is unconnected for instance 'overlay_1' [/home/ziyuanwang/GraphLily/generate_bitstream/build_balance_valtunsigned.2.4/proj/build_dir.hw/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/synth/pfm_dynamic.v:4761]
WARNING: [Synth 8-7071] port 'm_axi_spmspv_gmem1_ARBURST' of module 'pfm_dynamic_overlay_1_0' is unconnected for instance 'overlay_1' [/home/ziyuanwang/GraphLily/generate_bitstream/build_balance_valtunsigned.2.4/proj/build_dir.hw/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/synth/pfm_dynamic.v:4761]
WARNING: [Synth 8-7071] port 'm_axi_spmspv_gmem2_AWSIZE' of module 'pfm_dynamic_overlay_1_0' is unconnected for instance 'overlay_1' [/home/ziyuanwang/GraphLily/generate_bitstream/build_balance_valtunsigned.2.4/proj/build_dir.hw/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/synth/pfm_dynamic.v:4761]
WARNING: [Synth 8-7071] port 'm_axi_spmspv_gmem2_AWBURST' of module 'pfm_dynamic_overlay_1_0' is unconnected for instance 'overlay_1' [/home/ziyuanwang/GraphLily/generate_bitstream/build_balance_valtunsigned.2.4/proj/build_dir.hw/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/synth/pfm_dynamic.v:4761]
WARNING: [Synth 8-7071] port 'm_axi_spmspv_gmem2_ARSIZE' of module 'pfm_dynamic_overlay_1_0' is unconnected for instance 'overlay_1' [/home/ziyuanwang/GraphLily/generate_bitstream/build_balance_valtunsigned.2.4/proj/build_dir.hw/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/synth/pfm_dynamic.v:4761]
WARNING: [Synth 8-7071] port 'm_axi_spmspv_gmem2_ARBURST' of module 'pfm_dynamic_overlay_1_0' is unconnected for instance 'overlay_1' [/home/ziyuanwang/GraphLily/generate_bitstream/build_balance_valtunsigned.2.4/proj/build_dir.hw/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/synth/pfm_dynamic.v:4761]
WARNING: [Synth 8-7071] port 'm_axi_spmspv_gmem3_AWREGION' of module 'pfm_dynamic_overlay_1_0' is unconnected for instance 'overlay_1' [/home/ziyuanwang/GraphLily/generate_bitstream/build_balance_valtunsigned.2.4/proj/build_dir.hw/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/synth/pfm_dynamic.v:4761]
WARNING: [Synth 8-7071] port 'm_axi_spmspv_gmem3_ARREGION' of module 'pfm_dynamic_overlay_1_0' is unconnected for instance 'overlay_1' [/home/ziyuanwang/GraphLily/generate_bitstream/build_balance_valtunsigned.2.4/proj/build_dir.hw/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/synth/pfm_dynamic.v:4761]
WARNING: [Synth 8-7071] port 'm_axi_spmspv_gmem4_AWREGION' of module 'pfm_dynamic_overlay_1_0' is unconnected for instance 'overlay_1' [/home/ziyuanwang/GraphLily/generate_bitstream/build_balance_valtunsigned.2.4/proj/build_dir.hw/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/synth/pfm_dynamic.v:4761]
WARNING: [Synth 8-7071] port 'm_axi_spmspv_gmem4_ARREGION' of module 'pfm_dynamic_overlay_1_0' is unconnected for instance 'overlay_1' [/home/ziyuanwang/GraphLily/generate_bitstream/build_balance_valtunsigned.2.4/proj/build_dir.hw/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/synth/pfm_dynamic.v:4761]
WARNING: [Synth 8-7071] port 'm_axi_spmspv_gmem5_AWREGION' of module 'pfm_dynamic_overlay_1_0' is unconnected for instance 'overlay_1' [/home/ziyuanwang/GraphLily/generate_bitstream/build_balance_valtunsigned.2.4/proj/build_dir.hw/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/synth/pfm_dynamic.v:4761]
WARNING: [Synth 8-7071] port 'm_axi_spmspv_gmem5_ARREGION' of module 'pfm_dynamic_overlay_1_0' is unconnected for instance 'overlay_1' [/home/ziyuanwang/GraphLily/generate_bitstream/build_balance_valtunsigned.2.4/proj/build_dir.hw/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/synth/pfm_dynamic.v:4761]
WARNING: [Synth 8-7023] instance 'overlay_1' of module 'pfm_dynamic_overlay_1_0' has 511 connections declared, but only 476 given [/home/ziyuanwang/GraphLily/generate_bitstream/build_balance_valtunsigned.2.4/proj/build_dir.hw/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/synth/pfm_dynamic.v:4761]
INFO: [Synth 8-6157] synthesizing module 'pfm_dynamic_regslice_pipe_ctrl_hbm_mgntpf_0' [/home/ziyuanwang/GraphLily/generate_bitstream/build_balance_valtunsigned.2.4/proj/build_dir.hw/link/vivado/vpl/prj/prj.runs/my_rm_synth_1/.Xil/Vivado-2710328-hacc-gpu0/realtime/pfm_dynamic_regslice_pipe_ctrl_hbm_mgntpf_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'pfm_dynamic_regslice_pipe_ctrl_hbm_mgntpf_0' (21#1) [/home/ziyuanwang/GraphLily/generate_bitstream/build_balance_valtunsigned.2.4/proj/build_dir.hw/link/vivado/vpl/prj/prj.runs/my_rm_synth_1/.Xil/Vivado-2710328-hacc-gpu0/realtime/pfm_dynamic_regslice_pipe_ctrl_hbm_mgntpf_0_stub.v:6]
WARNING: [Synth 8-7071] port 'm_axi_awprot' of module 'pfm_dynamic_regslice_pipe_ctrl_hbm_mgntpf_0' is unconnected for instance 'regslice_pipe_ctrl_hbm_mgntpf' [/home/ziyuanwang/GraphLily/generate_bitstream/build_balance_valtunsigned.2.4/proj/build_dir.hw/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/synth/pfm_dynamic.v:5238]
WARNING: [Synth 8-7071] port 'm_axi_wstrb' of module 'pfm_dynamic_regslice_pipe_ctrl_hbm_mgntpf_0' is unconnected for instance 'regslice_pipe_ctrl_hbm_mgntpf' [/home/ziyuanwang/GraphLily/generate_bitstream/build_balance_valtunsigned.2.4/proj/build_dir.hw/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/synth/pfm_dynamic.v:5238]
WARNING: [Synth 8-7071] port 'm_axi_arprot' of module 'pfm_dynamic_regslice_pipe_ctrl_hbm_mgntpf_0' is unconnected for instance 'regslice_pipe_ctrl_hbm_mgntpf' [/home/ziyuanwang/GraphLily/generate_bitstream/build_balance_valtunsigned.2.4/proj/build_dir.hw/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/synth/pfm_dynamic.v:5238]
WARNING: [Synth 8-7023] instance 'regslice_pipe_ctrl_hbm_mgntpf' of module 'pfm_dynamic_regslice_pipe_ctrl_hbm_mgntpf_0' has 40 connections declared, but only 37 given [/home/ziyuanwang/GraphLily/generate_bitstream/build_balance_valtunsigned.2.4/proj/build_dir.hw/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/synth/pfm_dynamic.v:5238]
INFO: [Synth 8-6157] synthesizing module 'pfm_dynamic_regslice_pipe_ctrl_mgntpf_0' [/home/ziyuanwang/GraphLily/generate_bitstream/build_balance_valtunsigned.2.4/proj/build_dir.hw/link/vivado/vpl/prj/prj.runs/my_rm_synth_1/.Xil/Vivado-2710328-hacc-gpu0/realtime/pfm_dynamic_regslice_pipe_ctrl_mgntpf_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'pfm_dynamic_regslice_pipe_ctrl_mgntpf_0' (22#1) [/home/ziyuanwang/GraphLily/generate_bitstream/build_balance_valtunsigned.2.4/proj/build_dir.hw/link/vivado/vpl/prj/prj.runs/my_rm_synth_1/.Xil/Vivado-2710328-hacc-gpu0/realtime/pfm_dynamic_regslice_pipe_ctrl_mgntpf_0_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'slr0_imp_1Q3M93Z' [/home/ziyuanwang/GraphLily/generate_bitstream/build_balance_valtunsigned.2.4/proj/build_dir.hw/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/synth/pfm_dynamic.v:8392]
INFO: [Synth 8-6157] synthesizing module 'pfm_dynamic_axi_gpio_null_slr0_0' [/home/ziyuanwang/GraphLily/generate_bitstream/build_balance_valtunsigned.2.4/proj/build_dir.hw/link/vivado/vpl/prj/prj.runs/my_rm_synth_1/.Xil/Vivado-2710328-hacc-gpu0/realtime/pfm_dynamic_axi_gpio_null_slr0_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'pfm_dynamic_axi_gpio_null_slr0_0' (23#1) [/home/ziyuanwang/GraphLily/generate_bitstream/build_balance_valtunsigned.2.4/proj/build_dir.hw/link/vivado/vpl/prj/prj.runs/my_rm_synth_1/.Xil/Vivado-2710328-hacc-gpu0/realtime/pfm_dynamic_axi_gpio_null_slr0_0_stub.v:6]
WARNING: [Synth 8-7071] port 'gpio_io_o' of module 'pfm_dynamic_axi_gpio_null_slr0_0' is unconnected for instance 'axi_gpio_null_slr0' [/home/ziyuanwang/GraphLily/generate_bitstream/build_balance_valtunsigned.2.4/proj/build_dir.hw/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/synth/pfm_dynamic.v:8621]
WARNING: [Synth 8-7071] port 'gpio_io_t' of module 'pfm_dynamic_axi_gpio_null_slr0_0' is unconnected for instance 'axi_gpio_null_slr0' [/home/ziyuanwang/GraphLily/generate_bitstream/build_balance_valtunsigned.2.4/proj/build_dir.hw/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/synth/pfm_dynamic.v:8621]
WARNING: [Synth 8-7023] instance 'axi_gpio_null_slr0' of module 'pfm_dynamic_axi_gpio_null_slr0_0' has 22 connections declared, but only 20 given [/home/ziyuanwang/GraphLily/generate_bitstream/build_balance_valtunsigned.2.4/proj/build_dir.hw/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/synth/pfm_dynamic.v:8621]
INFO: [Synth 8-6157] synthesizing module 'expanded_region_resets_slr0_imp_I3VDPV' [/home/ziyuanwang/GraphLily/generate_bitstream/build_balance_valtunsigned.2.4/proj/build_dir.hw/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/synth/pfm_dynamic.v:12]
INFO: [Synth 8-6157] synthesizing module 'pfm_dynamic_logic_reset_op_0' [/home/ziyuanwang/GraphLily/generate_bitstream/build_balance_valtunsigned.2.4/proj/build_dir.hw/link/vivado/vpl/prj/prj.runs/my_rm_synth_1/.Xil/Vivado-2710328-hacc-gpu0/realtime/pfm_dynamic_logic_reset_op_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'pfm_dynamic_logic_reset_op_0' (24#1) [/home/ziyuanwang/GraphLily/generate_bitstream/build_balance_valtunsigned.2.4/proj/build_dir.hw/link/vivado/vpl/prj/prj.runs/my_rm_synth_1/.Xil/Vivado-2710328-hacc-gpu0/realtime/pfm_dynamic_logic_reset_op_0_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'pfm_dynamic_psreset_gate_pr_control_0' [/home/ziyuanwang/GraphLily/generate_bitstream/build_balance_valtunsigned.2.4/proj/build_dir.hw/link/vivado/vpl/prj/prj.runs/my_rm_synth_1/.Xil/Vivado-2710328-hacc-gpu0/realtime/pfm_dynamic_psreset_gate_pr_control_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'pfm_dynamic_psreset_gate_pr_control_0' (25#1) [/home/ziyuanwang/GraphLily/generate_bitstream/build_balance_valtunsigned.2.4/proj/build_dir.hw/link/vivado/vpl/prj/prj.runs/my_rm_synth_1/.Xil/Vivado-2710328-hacc-gpu0/realtime/pfm_dynamic_psreset_gate_pr_control_0_stub.v:6]
WARNING: [Synth 8-7071] port 'mb_reset' of module 'pfm_dynamic_psreset_gate_pr_control_0' is unconnected for instance 'psreset_gate_pr_control' [/home/ziyuanwang/GraphLily/generate_bitstream/build_balance_valtunsigned.2.4/proj/build_dir.hw/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/synth/pfm_dynamic.v:91]
WARNING: [Synth 8-7071] port 'bus_struct_reset' of module 'pfm_dynamic_psreset_gate_pr_control_0' is unconnected for instance 'psreset_gate_pr_control' [/home/ziyuanwang/GraphLily/generate_bitstream/build_balance_valtunsigned.2.4/proj/build_dir.hw/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/synth/pfm_dynamic.v:91]
WARNING: [Synth 8-7071] port 'peripheral_reset' of module 'pfm_dynamic_psreset_gate_pr_control_0' is unconnected for instance 'psreset_gate_pr_control' [/home/ziyuanwang/GraphLily/generate_bitstream/build_balance_valtunsigned.2.4/proj/build_dir.hw/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/synth/pfm_dynamic.v:91]
WARNING: [Synth 8-7071] port 'peripheral_aresetn' of module 'pfm_dynamic_psreset_gate_pr_control_0' is unconnected for instance 'psreset_gate_pr_control' [/home/ziyuanwang/GraphLily/generate_bitstream/build_balance_valtunsigned.2.4/proj/build_dir.hw/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/synth/pfm_dynamic.v:91]
WARNING: [Synth 8-7023] instance 'psreset_gate_pr_control' of module 'pfm_dynamic_psreset_gate_pr_control_0' has 10 connections declared, but only 6 given [/home/ziyuanwang/GraphLily/generate_bitstream/build_balance_valtunsigned.2.4/proj/build_dir.hw/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/synth/pfm_dynamic.v:91]
INFO: [Synth 8-6157] synthesizing module 'pfm_dynamic_psreset_gate_pr_data_0' [/home/ziyuanwang/GraphLily/generate_bitstream/build_balance_valtunsigned.2.4/proj/build_dir.hw/link/vivado/vpl/prj/prj.runs/my_rm_synth_1/.Xil/Vivado-2710328-hacc-gpu0/realtime/pfm_dynamic_psreset_gate_pr_data_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'pfm_dynamic_psreset_gate_pr_data_0' (26#1) [/home/ziyuanwang/GraphLily/generate_bitstream/build_balance_valtunsigned.2.4/proj/build_dir.hw/link/vivado/vpl/prj/prj.runs/my_rm_synth_1/.Xil/Vivado-2710328-hacc-gpu0/realtime/pfm_dynamic_psreset_gate_pr_data_0_stub.v:6]
WARNING: [Synth 8-7071] port 'mb_reset' of module 'pfm_dynamic_psreset_gate_pr_data_0' is unconnected for instance 'psreset_gate_pr_data' [/home/ziyuanwang/GraphLily/generate_bitstream/build_balance_valtunsigned.2.4/proj/build_dir.hw/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/synth/pfm_dynamic.v:98]
WARNING: [Synth 8-7071] port 'bus_struct_reset' of module 'pfm_dynamic_psreset_gate_pr_data_0' is unconnected for instance 'psreset_gate_pr_data' [/home/ziyuanwang/GraphLily/generate_bitstream/build_balance_valtunsigned.2.4/proj/build_dir.hw/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/synth/pfm_dynamic.v:98]
WARNING: [Synth 8-7071] port 'peripheral_reset' of module 'pfm_dynamic_psreset_gate_pr_data_0' is unconnected for instance 'psreset_gate_pr_data' [/home/ziyuanwang/GraphLily/generate_bitstream/build_balance_valtunsigned.2.4/proj/build_dir.hw/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/synth/pfm_dynamic.v:98]
WARNING: [Synth 8-7071] port 'peripheral_aresetn' of module 'pfm_dynamic_psreset_gate_pr_data_0' is unconnected for instance 'psreset_gate_pr_data' [/home/ziyuanwang/GraphLily/generate_bitstream/build_balance_valtunsigned.2.4/proj/build_dir.hw/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/synth/pfm_dynamic.v:98]
WARNING: [Synth 8-7023] instance 'psreset_gate_pr_data' of module 'pfm_dynamic_psreset_gate_pr_data_0' has 10 connections declared, but only 6 given [/home/ziyuanwang/GraphLily/generate_bitstream/build_balance_valtunsigned.2.4/proj/build_dir.hw/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/synth/pfm_dynamic.v:98]
INFO: [Synth 8-6157] synthesizing module 'pfm_dynamic_psreset_gate_pr_dataclk_0' [/home/ziyuanwang/GraphLily/generate_bitstream/build_balance_valtunsigned.2.4/proj/build_dir.hw/link/vivado/vpl/prj/prj.runs/my_rm_synth_1/.Xil/Vivado-2710328-hacc-gpu0/realtime/pfm_dynamic_psreset_gate_pr_dataclk_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'pfm_dynamic_psreset_gate_pr_dataclk_0' (27#1) [/home/ziyuanwang/GraphLily/generate_bitstream/build_balance_valtunsigned.2.4/proj/build_dir.hw/link/vivado/vpl/prj/prj.runs/my_rm_synth_1/.Xil/Vivado-2710328-hacc-gpu0/realtime/pfm_dynamic_psreset_gate_pr_dataclk_0_stub.v:6]
WARNING: [Synth 8-7071] port 'mb_reset' of module 'pfm_dynamic_psreset_gate_pr_dataclk_0' is unconnected for instance 'psreset_gate_pr_dataclk' [/home/ziyuanwang/GraphLily/generate_bitstream/build_balance_valtunsigned.2.4/proj/build_dir.hw/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/synth/pfm_dynamic.v:105]
WARNING: [Synth 8-7071] port 'bus_struct_reset' of module 'pfm_dynamic_psreset_gate_pr_dataclk_0' is unconnected for instance 'psreset_gate_pr_dataclk' [/home/ziyuanwang/GraphLily/generate_bitstream/build_balance_valtunsigned.2.4/proj/build_dir.hw/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/synth/pfm_dynamic.v:105]
WARNING: [Synth 8-7071] port 'peripheral_reset' of module 'pfm_dynamic_psreset_gate_pr_dataclk_0' is unconnected for instance 'psreset_gate_pr_dataclk' [/home/ziyuanwang/GraphLily/generate_bitstream/build_balance_valtunsigned.2.4/proj/build_dir.hw/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/synth/pfm_dynamic.v:105]
WARNING: [Synth 8-7071] port 'peripheral_aresetn' of module 'pfm_dynamic_psreset_gate_pr_dataclk_0' is unconnected for instance 'psreset_gate_pr_dataclk' [/home/ziyuanwang/GraphLily/generate_bitstream/build_balance_valtunsigned.2.4/proj/build_dir.hw/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/synth/pfm_dynamic.v:105]
WARNING: [Synth 8-7023] instance 'psreset_gate_pr_dataclk' of module 'pfm_dynamic_psreset_gate_pr_dataclk_0' has 10 connections declared, but only 6 given [/home/ziyuanwang/GraphLily/generate_bitstream/build_balance_valtunsigned.2.4/proj/build_dir.hw/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/synth/pfm_dynamic.v:105]
INFO: [Synth 8-6157] synthesizing module 'pfm_dynamic_psreset_gate_pr_kernel_0' [/home/ziyuanwang/GraphLily/generate_bitstream/build_balance_valtunsigned.2.4/proj/build_dir.hw/link/vivado/vpl/prj/prj.runs/my_rm_synth_1/.Xil/Vivado-2710328-hacc-gpu0/realtime/pfm_dynamic_psreset_gate_pr_kernel_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'pfm_dynamic_psreset_gate_pr_kernel_0' (28#1) [/home/ziyuanwang/GraphLily/generate_bitstream/build_balance_valtunsigned.2.4/proj/build_dir.hw/link/vivado/vpl/prj/prj.runs/my_rm_synth_1/.Xil/Vivado-2710328-hacc-gpu0/realtime/pfm_dynamic_psreset_gate_pr_kernel_0_stub.v:6]
WARNING: [Synth 8-7071] port 'mb_reset' of module 'pfm_dynamic_psreset_gate_pr_kernel_0' is unconnected for instance 'psreset_gate_pr_kernel' [/home/ziyuanwang/GraphLily/generate_bitstream/build_balance_valtunsigned.2.4/proj/build_dir.hw/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/synth/pfm_dynamic.v:112]
WARNING: [Synth 8-7071] port 'bus_struct_reset' of module 'pfm_dynamic_psreset_gate_pr_kernel_0' is unconnected for instance 'psreset_gate_pr_kernel' [/home/ziyuanwang/GraphLily/generate_bitstream/build_balance_valtunsigned.2.4/proj/build_dir.hw/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/synth/pfm_dynamic.v:112]
WARNING: [Synth 8-7071] port 'peripheral_reset' of module 'pfm_dynamic_psreset_gate_pr_kernel_0' is unconnected for instance 'psreset_gate_pr_kernel' [/home/ziyuanwang/GraphLily/generate_bitstream/build_balance_valtunsigned.2.4/proj/build_dir.hw/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/synth/pfm_dynamic.v:112]
WARNING: [Synth 8-7023] instance 'psreset_gate_pr_kernel' of module 'pfm_dynamic_psreset_gate_pr_kernel_0' has 10 connections declared, but only 7 given [/home/ziyuanwang/GraphLily/generate_bitstream/build_balance_valtunsigned.2.4/proj/build_dir.hw/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/synth/pfm_dynamic.v:112]
INFO: [Synth 8-6157] synthesizing module 'pfm_dynamic_psreset_gate_pr_kernel2_0' [/home/ziyuanwang/GraphLily/generate_bitstream/build_balance_valtunsigned.2.4/proj/build_dir.hw/link/vivado/vpl/prj/prj.runs/my_rm_synth_1/.Xil/Vivado-2710328-hacc-gpu0/realtime/pfm_dynamic_psreset_gate_pr_kernel2_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'pfm_dynamic_psreset_gate_pr_kernel2_0' (29#1) [/home/ziyuanwang/GraphLily/generate_bitstream/build_balance_valtunsigned.2.4/proj/build_dir.hw/link/vivado/vpl/prj/prj.runs/my_rm_synth_1/.Xil/Vivado-2710328-hacc-gpu0/realtime/pfm_dynamic_psreset_gate_pr_kernel2_0_stub.v:6]
WARNING: [Synth 8-7071] port 'mb_reset' of module 'pfm_dynamic_psreset_gate_pr_kernel2_0' is unconnected for instance 'psreset_gate_pr_kernel2' [/home/ziyuanwang/GraphLily/generate_bitstream/build_balance_valtunsigned.2.4/proj/build_dir.hw/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/synth/pfm_dynamic.v:120]
WARNING: [Synth 8-7071] port 'bus_struct_reset' of module 'pfm_dynamic_psreset_gate_pr_kernel2_0' is unconnected for instance 'psreset_gate_pr_kernel2' [/home/ziyuanwang/GraphLily/generate_bitstream/build_balance_valtunsigned.2.4/proj/build_dir.hw/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/synth/pfm_dynamic.v:120]
WARNING: [Synth 8-7071] port 'peripheral_reset' of module 'pfm_dynamic_psreset_gate_pr_kernel2_0' is unconnected for instance 'psreset_gate_pr_kernel2' [/home/ziyuanwang/GraphLily/generate_bitstream/build_balance_valtunsigned.2.4/proj/build_dir.hw/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/synth/pfm_dynamic.v:120]
WARNING: [Synth 8-7071] port 'peripheral_aresetn' of module 'pfm_dynamic_psreset_gate_pr_kernel2_0' is unconnected for instance 'psreset_gate_pr_kernel2' [/home/ziyuanwang/GraphLily/generate_bitstream/build_balance_valtunsigned.2.4/proj/build_dir.hw/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/synth/pfm_dynamic.v:120]
WARNING: [Synth 8-7023] instance 'psreset_gate_pr_kernel2' of module 'pfm_dynamic_psreset_gate_pr_kernel2_0' has 10 connections declared, but only 6 given [/home/ziyuanwang/GraphLily/generate_bitstream/build_balance_valtunsigned.2.4/proj/build_dir.hw/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/synth/pfm_dynamic.v:120]
INFO: [Synth 8-6157] synthesizing module 'pfm_dynamic_util_and2_hbm_0' [/home/ziyuanwang/GraphLily/generate_bitstream/build_balance_valtunsigned.2.4/proj/build_dir.hw/link/vivado/vpl/prj/prj.runs/my_rm_synth_1/.Xil/Vivado-2710328-hacc-gpu0/realtime/pfm_dynamic_util_and2_hbm_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'pfm_dynamic_util_and2_hbm_0' (30#1) [/home/ziyuanwang/GraphLily/generate_bitstream/build_balance_valtunsigned.2.4/proj/build_dir.hw/link/vivado/vpl/prj/prj.runs/my_rm_synth_1/.Xil/Vivado-2710328-hacc-gpu0/realtime/pfm_dynamic_util_and2_hbm_0_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'pfm_dynamic_util_and2_hbm_ctrl_reset_0' [/home/ziyuanwang/GraphLily/generate_bitstream/build_balance_valtunsigned.2.4/proj/build_dir.hw/link/vivado/vpl/prj/prj.runs/my_rm_synth_1/.Xil/Vivado-2710328-hacc-gpu0/realtime/pfm_dynamic_util_and2_hbm_ctrl_reset_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'pfm_dynamic_util_and2_hbm_ctrl_reset_0' (31#1) [/home/ziyuanwang/GraphLily/generate_bitstream/build_balance_valtunsigned.2.4/proj/build_dir.hw/link/vivado/vpl/prj/prj.runs/my_rm_synth_1/.Xil/Vivado-2710328-hacc-gpu0/realtime/pfm_dynamic_util_and2_hbm_ctrl_reset_0_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'pfm_dynamic_util_and2_slr0_0' [/home/ziyuanwang/GraphLily/generate_bitstream/build_balance_valtunsigned.2.4/proj/build_dir.hw/link/vivado/vpl/prj/prj.runs/my_rm_synth_1/.Xil/Vivado-2710328-hacc-gpu0/realtime/pfm_dynamic_util_and2_slr0_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'pfm_dynamic_util_and2_slr0_0' (32#1) [/home/ziyuanwang/GraphLily/generate_bitstream/build_balance_valtunsigned.2.4/proj/build_dir.hw/link/vivado/vpl/prj/prj.runs/my_rm_synth_1/.Xil/Vivado-2710328-hacc-gpu0/realtime/pfm_dynamic_util_and2_slr0_0_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'pfm_dynamic_util_slice_hbm_0' [/home/ziyuanwang/GraphLily/generate_bitstream/build_balance_valtunsigned.2.4/proj/build_dir.hw/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_util_slice_hbm_0/synth/pfm_dynamic_util_slice_hbm_0.v:57]
INFO: [Synth 8-6157] synthesizing module 'xlslice_v1_0_2_xlslice' [/home/ziyuanwang/GraphLily/generate_bitstream/build_balance_valtunsigned.2.4/proj/build_dir.hw/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/11d0/hdl/xlslice_v1_0_vl_rfs.v:13]
INFO: [Synth 8-6155] done synthesizing module 'xlslice_v1_0_2_xlslice' (33#1) [/home/ziyuanwang/GraphLily/generate_bitstream/build_balance_valtunsigned.2.4/proj/build_dir.hw/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/11d0/hdl/xlslice_v1_0_vl_rfs.v:13]
INFO: [Synth 8-6155] done synthesizing module 'pfm_dynamic_util_slice_hbm_0' (34#1) [/home/ziyuanwang/GraphLily/generate_bitstream/build_balance_valtunsigned.2.4/proj/build_dir.hw/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_util_slice_hbm_0/synth/pfm_dynamic_util_slice_hbm_0.v:57]
INFO: [Synth 8-6157] synthesizing module 'pfm_dynamic_util_slice_slr0_0' [/home/ziyuanwang/GraphLily/generate_bitstream/build_balance_valtunsigned.2.4/proj/build_dir.hw/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_util_slice_slr0_0/synth/pfm_dynamic_util_slice_slr0_0.v:57]
INFO: [Synth 8-6157] synthesizing module 'xlslice_v1_0_2_xlslice__parameterized0' [/home/ziyuanwang/GraphLily/generate_bitstream/build_balance_valtunsigned.2.4/proj/build_dir.hw/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/11d0/hdl/xlslice_v1_0_vl_rfs.v:13]
INFO: [Synth 8-6155] done synthesizing module 'xlslice_v1_0_2_xlslice__parameterized0' (34#1) [/home/ziyuanwang/GraphLily/generate_bitstream/build_balance_valtunsigned.2.4/proj/build_dir.hw/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/11d0/hdl/xlslice_v1_0_vl_rfs.v:13]
INFO: [Synth 8-6155] done synthesizing module 'pfm_dynamic_util_slice_slr0_0' (35#1) [/home/ziyuanwang/GraphLily/generate_bitstream/build_balance_valtunsigned.2.4/proj/build_dir.hw/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_util_slice_slr0_0/synth/pfm_dynamic_util_slice_slr0_0.v:57]
INFO: [Synth 8-6155] done synthesizing module 'expanded_region_resets_slr0_imp_I3VDPV' (36#1) [/home/ziyuanwang/GraphLily/generate_bitstream/build_balance_valtunsigned.2.4/proj/build_dir.hw/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/synth/pfm_dynamic.v:12]
WARNING: [Synth 8-7071] port 'dma_pcie_aresetn_pr' of module 'expanded_region_resets_slr0_imp_I3VDPV' is unconnected for instance 'expanded_region_resets_slr0' [/home/ziyuanwang/GraphLily/generate_bitstream/build_balance_valtunsigned.2.4/proj/build_dir.hw/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/synth/pfm_dynamic.v:8642]
WARNING: [Synth 8-7071] port 'kernel2_aresetn_pr' of module 'expanded_region_resets_slr0_imp_I3VDPV' is unconnected for instance 'expanded_region_resets_slr0' [/home/ziyuanwang/GraphLily/generate_bitstream/build_balance_valtunsigned.2.4/proj/build_dir.hw/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/synth/pfm_dynamic.v:8642]
WARNING: [Synth 8-7071] port 'perst' of module 'expanded_region_resets_slr0_imp_I3VDPV' is unconnected for instance 'expanded_region_resets_slr0' [/home/ziyuanwang/GraphLily/generate_bitstream/build_balance_valtunsigned.2.4/proj/build_dir.hw/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/synth/pfm_dynamic.v:8642]
WARNING: [Synth 8-7023] instance 'expanded_region_resets_slr0' of module 'expanded_region_resets_slr0_imp_I3VDPV' has 20 connections declared, but only 17 given [/home/ziyuanwang/GraphLily/generate_bitstream/build_balance_valtunsigned.2.4/proj/build_dir.hw/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/synth/pfm_dynamic.v:8642]
INFO: [Synth 8-6157] synthesizing module 'pfm_dynamic_interconnect_axilite_user_slr0_0' [/home/ziyuanwang/GraphLily/generate_bitstream/build_balance_valtunsigned.2.4/proj/build_dir.hw/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/synth/pfm_dynamic.v:6307]
INFO: [Synth 8-6157] synthesizing module 'm00_couplers_imp_C3A2D6' [/home/ziyuanwang/GraphLily/generate_bitstream/build_balance_valtunsigned.2.4/proj/build_dir.hw/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/synth/pfm_dynamic.v:959]
INFO: [Synth 8-6157] synthesizing module 'pfm_dynamic_m00_regslice_3' [/home/ziyuanwang/GraphLily/generate_bitstream/build_balance_valtunsigned.2.4/proj/build_dir.hw/link/vivado/vpl/prj/prj.runs/my_rm_synth_1/.Xil/Vivado-2710328-hacc-gpu0/realtime/pfm_dynamic_m00_regslice_3_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'pfm_dynamic_m00_regslice_3' (37#1) [/home/ziyuanwang/GraphLily/generate_bitstream/build_balance_valtunsigned.2.4/proj/build_dir.hw/link/vivado/vpl/prj/prj.runs/my_rm_synth_1/.Xil/Vivado-2710328-hacc-gpu0/realtime/pfm_dynamic_m00_regslice_3_stub.v:6]
WARNING: [Synth 8-7071] port 'm_axi_awprot' of module 'pfm_dynamic_m00_regslice_3' is unconnected for instance 'm00_regslice' [/home/ziyuanwang/GraphLily/generate_bitstream/build_balance_valtunsigned.2.4/proj/build_dir.hw/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/synth/pfm_dynamic.v:1118]
WARNING: [Synth 8-7071] port 'm_axi_arprot' of module 'pfm_dynamic_m00_regslice_3' is unconnected for instance 'm00_regslice' [/home/ziyuanwang/GraphLily/generate_bitstream/build_balance_valtunsigned.2.4/proj/build_dir.hw/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/synth/pfm_dynamic.v:1118]
WARNING: [Synth 8-7023] instance 'm00_regslice' of module 'pfm_dynamic_m00_regslice_3' has 40 connections declared, but only 38 given [/home/ziyuanwang/GraphLily/generate_bitstream/build_balance_valtunsigned.2.4/proj/build_dir.hw/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/synth/pfm_dynamic.v:1118]
INFO: [Synth 8-6155] done synthesizing module 'm00_couplers_imp_C3A2D6' (38#1) [/home/ziyuanwang/GraphLily/generate_bitstream/build_balance_valtunsigned.2.4/proj/build_dir.hw/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/synth/pfm_dynamic.v:959]
INFO: [Synth 8-6157] synthesizing module 'm01_couplers_imp_1E0TSRO' [/home/ziyuanwang/GraphLily/generate_bitstream/build_balance_valtunsigned.2.4/proj/build_dir.hw/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/synth/pfm_dynamic.v:1613]
INFO: [Synth 8-6157] synthesizing module 'pfm_dynamic_auto_cc_0' [/home/ziyuanwang/GraphLily/generate_bitstream/build_balance_valtunsigned.2.4/proj/build_dir.hw/link/vivado/vpl/prj/prj.runs/my_rm_synth_1/.Xil/Vivado-2710328-hacc-gpu0/realtime/pfm_dynamic_auto_cc_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'pfm_dynamic_auto_cc_0' (39#1) [/home/ziyuanwang/GraphLily/generate_bitstream/build_balance_valtunsigned.2.4/proj/build_dir.hw/link/vivado/vpl/prj/prj.runs/my_rm_synth_1/.Xil/Vivado-2710328-hacc-gpu0/realtime/pfm_dynamic_auto_cc_0_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'pfm_dynamic_m01_regslice_10' [/home/ziyuanwang/GraphLily/generate_bitstream/build_balance_valtunsigned.2.4/proj/build_dir.hw/link/vivado/vpl/prj/prj.runs/my_rm_synth_1/.Xil/Vivado-2710328-hacc-gpu0/realtime/pfm_dynamic_m01_regslice_10_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'pfm_dynamic_m01_regslice_10' (40#1) [/home/ziyuanwang/GraphLily/generate_bitstream/build_balance_valtunsigned.2.4/proj/build_dir.hw/link/vivado/vpl/prj/prj.runs/my_rm_synth_1/.Xil/Vivado-2710328-hacc-gpu0/realtime/pfm_dynamic_m01_regslice_10_stub.v:6]
WARNING: [Synth 8-7071] port 'm_axi_awprot' of module 'pfm_dynamic_m01_regslice_10' is unconnected for instance 'm01_regslice' [/home/ziyuanwang/GraphLily/generate_bitstream/build_balance_valtunsigned.2.4/proj/build_dir.hw/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/synth/pfm_dynamic.v:1838]
WARNING: [Synth 8-7071] port 'm_axi_arprot' of module 'pfm_dynamic_m01_regslice_10' is unconnected for instance 'm01_regslice' [/home/ziyuanwang/GraphLily/generate_bitstream/build_balance_valtunsigned.2.4/proj/build_dir.hw/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/synth/pfm_dynamic.v:1838]
WARNING: [Synth 8-7023] instance 'm01_regslice' of module 'pfm_dynamic_m01_regslice_10' has 40 connections declared, but only 38 given [/home/ziyuanwang/GraphLily/generate_bitstream/build_balance_valtunsigned.2.4/proj/build_dir.hw/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/synth/pfm_dynamic.v:1838]
INFO: [Synth 8-6155] done synthesizing module 'm01_couplers_imp_1E0TSRO' (41#1) [/home/ziyuanwang/GraphLily/generate_bitstream/build_balance_valtunsigned.2.4/proj/build_dir.hw/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/synth/pfm_dynamic.v:1613]
INFO: [Synth 8-6157] synthesizing module 's00_couplers_imp_1JDGC4Q' [/home/ziyuanwang/GraphLily/generate_bitstream/build_balance_valtunsigned.2.4/proj/build_dir.hw/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/synth/pfm_dynamic.v:7601]
INFO: [Synth 8-6157] synthesizing module 'pfm_dynamic_s00_regslice_15' [/home/ziyuanwang/GraphLily/generate_bitstream/build_balance_valtunsigned.2.4/proj/build_dir.hw/link/vivado/vpl/prj/prj.runs/my_rm_synth_1/.Xil/Vivado-2710328-hacc-gpu0/realtime/pfm_dynamic_s00_regslice_15_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'pfm_dynamic_s00_regslice_15' (42#1) [/home/ziyuanwang/GraphLily/generate_bitstream/build_balance_valtunsigned.2.4/proj/build_dir.hw/link/vivado/vpl/prj/prj.runs/my_rm_synth_1/.Xil/Vivado-2710328-hacc-gpu0/realtime/pfm_dynamic_s00_regslice_15_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 's00_couplers_imp_1JDGC4Q' (43#1) [/home/ziyuanwang/GraphLily/generate_bitstream/build_balance_valtunsigned.2.4/proj/build_dir.hw/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/synth/pfm_dynamic.v:7601]
INFO: [Synth 8-6157] synthesizing module 'pfm_dynamic_xbar_4' [/home/ziyuanwang/GraphLily/generate_bitstream/build_balance_valtunsigned.2.4/proj/build_dir.hw/link/vivado/vpl/prj/prj.runs/my_rm_synth_1/.Xil/Vivado-2710328-hacc-gpu0/realtime/pfm_dynamic_xbar_4_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'pfm_dynamic_xbar_4' (44#1) [/home/ziyuanwang/GraphLily/generate_bitstream/build_balance_valtunsigned.2.4/proj/build_dir.hw/link/vivado/vpl/prj/prj.runs/my_rm_synth_1/.Xil/Vivado-2710328-hacc-gpu0/realtime/pfm_dynamic_xbar_4_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'pfm_dynamic_interconnect_axilite_user_slr0_0' (45#1) [/home/ziyuanwang/GraphLily/generate_bitstream/build_balance_valtunsigned.2.4/proj/build_dir.hw/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/synth/pfm_dynamic.v:6307]
INFO: [Synth 8-6155] done synthesizing module 'slr0_imp_1Q3M93Z' (46#1) [/home/ziyuanwang/GraphLily/generate_bitstream/build_balance_valtunsigned.2.4/proj/build_dir.hw/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/synth/pfm_dynamic.v:8392]
INFO: [Synth 8-6157] synthesizing module 'slr1_imp_IZT2WG' [/home/ziyuanwang/GraphLily/generate_bitstream/build_balance_valtunsigned.2.4/proj/build_dir.hw/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/synth/pfm_dynamic.v:8724]
INFO: [Synth 8-6157] synthesizing module 'pfm_dynamic_axi_cdc_xdma_0' [/home/ziyuanwang/GraphLily/generate_bitstream/build_balance_valtunsigned.2.4/proj/build_dir.hw/link/vivado/vpl/prj/prj.runs/my_rm_synth_1/.Xil/Vivado-2710328-hacc-gpu0/realtime/pfm_dynamic_axi_cdc_xdma_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'pfm_dynamic_axi_cdc_xdma_0' (47#1) [/home/ziyuanwang/GraphLily/generate_bitstream/build_balance_valtunsigned.2.4/proj/build_dir.hw/link/vivado/vpl/prj/prj.runs/my_rm_synth_1/.Xil/Vivado-2710328-hacc-gpu0/realtime/pfm_dynamic_axi_cdc_xdma_0_stub.v:6]
WARNING: [Synth 8-7071] port 's_axi_bid' of module 'pfm_dynamic_axi_cdc_xdma_0' is unconnected for instance 'axi_cdc_xdma' [/home/ziyuanwang/GraphLily/generate_bitstream/build_balance_valtunsigned.2.4/proj/build_dir.hw/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/synth/pfm_dynamic.v:9359]
WARNING: [Synth 8-7071] port 's_axi_rid' of module 'pfm_dynamic_axi_cdc_xdma_0' is unconnected for instance 'axi_cdc_xdma' [/home/ziyuanwang/GraphLily/generate_bitstream/build_balance_valtunsigned.2.4/proj/build_dir.hw/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/synth/pfm_dynamic.v:9359]
WARNING: [Synth 8-7023] instance 'axi_cdc_xdma' of module 'pfm_dynamic_axi_cdc_xdma_0' has 82 connections declared, but only 80 given [/home/ziyuanwang/GraphLily/generate_bitstream/build_balance_valtunsigned.2.4/proj/build_dir.hw/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/synth/pfm_dynamic.v:9359]
INFO: [Synth 8-6157] synthesizing module 'pfm_dynamic_axi_gpio_null_slr1_0' [/home/ziyuanwang/GraphLily/generate_bitstream/build_balance_valtunsigned.2.4/proj/build_dir.hw/link/vivado/vpl/prj/prj.runs/my_rm_synth_1/.Xil/Vivado-2710328-hacc-gpu0/realtime/pfm_dynamic_axi_gpio_null_slr1_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'pfm_dynamic_axi_gpio_null_slr1_0' (48#1) [/home/ziyuanwang/GraphLily/generate_bitstream/build_balance_valtunsigned.2.4/proj/build_dir.hw/link/vivado/vpl/prj/prj.runs/my_rm_synth_1/.Xil/Vivado-2710328-hacc-gpu0/realtime/pfm_dynamic_axi_gpio_null_slr1_0_stub.v:6]
WARNING: [Synth 8-7071] port 'gpio_io_o' of module 'pfm_dynamic_axi_gpio_null_slr1_0' is unconnected for instance 'axi_gpio_null_slr1' [/home/ziyuanwang/GraphLily/generate_bitstream/build_balance_valtunsigned.2.4/proj/build_dir.hw/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/synth/pfm_dynamic.v:9440]
WARNING: [Synth 8-7071] port 'gpio_io_t' of module 'pfm_dynamic_axi_gpio_null_slr1_0' is unconnected for instance 'axi_gpio_null_slr1' [/home/ziyuanwang/GraphLily/generate_bitstream/build_balance_valtunsigned.2.4/proj/build_dir.hw/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/synth/pfm_dynamic.v:9440]
WARNING: [Synth 8-7023] instance 'axi_gpio_null_slr1' of module 'pfm_dynamic_axi_gpio_null_slr1_0' has 22 connections declared, but only 20 given [/home/ziyuanwang/GraphLily/generate_bitstream/build_balance_valtunsigned.2.4/proj/build_dir.hw/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/synth/pfm_dynamic.v:9440]
INFO: [Synth 8-6157] synthesizing module 'expanded_region_resets_slr1_imp_WN1LWB' [/home/ziyuanwang/GraphLily/generate_bitstream/build_balance_valtunsigned.2.4/proj/build_dir.hw/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/synth/pfm_dynamic.v:147]
INFO: [Synth 8-6157] synthesizing module 'pfm_dynamic_psreset_gate_pr_control_1' [/home/ziyuanwang/GraphLily/generate_bitstream/build_balance_valtunsigned.2.4/proj/build_dir.hw/link/vivado/vpl/prj/prj.runs/my_rm_synth_1/.Xil/Vivado-2710328-hacc-gpu0/realtime/pfm_dynamic_psreset_gate_pr_control_1_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'pfm_dynamic_psreset_gate_pr_control_1' (49#1) [/home/ziyuanwang/GraphLily/generate_bitstream/build_balance_valtunsigned.2.4/proj/build_dir.hw/link/vivado/vpl/prj/prj.runs/my_rm_synth_1/.Xil/Vivado-2710328-hacc-gpu0/realtime/pfm_dynamic_psreset_gate_pr_control_1_stub.v:6]
WARNING: [Synth 8-7071] port 'mb_reset' of module 'pfm_dynamic_psreset_gate_pr_control_1' is unconnected for instance 'psreset_gate_pr_control' [/home/ziyuanwang/GraphLily/generate_bitstream/build_balance_valtunsigned.2.4/proj/build_dir.hw/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/synth/pfm_dynamic.v:217]
WARNING: [Synth 8-7071] port 'bus_struct_reset' of module 'pfm_dynamic_psreset_gate_pr_control_1' is unconnected for instance 'psreset_gate_pr_control' [/home/ziyuanwang/GraphLily/generate_bitstream/build_balance_valtunsigned.2.4/proj/build_dir.hw/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/synth/pfm_dynamic.v:217]
WARNING: [Synth 8-7071] port 'peripheral_reset' of module 'pfm_dynamic_psreset_gate_pr_control_1' is unconnected for instance 'psreset_gate_pr_control' [/home/ziyuanwang/GraphLily/generate_bitstream/build_balance_valtunsigned.2.4/proj/build_dir.hw/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/synth/pfm_dynamic.v:217]
WARNING: [Synth 8-7071] port 'peripheral_aresetn' of module 'pfm_dynamic_psreset_gate_pr_control_1' is unconnected for instance 'psreset_gate_pr_control' [/home/ziyuanwang/GraphLily/generate_bitstream/build_balance_valtunsigned.2.4/proj/build_dir.hw/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/synth/pfm_dynamic.v:217]
WARNING: [Synth 8-7023] instance 'psreset_gate_pr_control' of module 'pfm_dynamic_psreset_gate_pr_control_1' has 10 connections declared, but only 6 given [/home/ziyuanwang/GraphLily/generate_bitstream/build_balance_valtunsigned.2.4/proj/build_dir.hw/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/synth/pfm_dynamic.v:217]
INFO: [Synth 8-6157] synthesizing module 'pfm_dynamic_psreset_gate_pr_data_1' [/home/ziyuanwang/GraphLily/generate_bitstream/build_balance_valtunsigned.2.4/proj/build_dir.hw/link/vivado/vpl/prj/prj.runs/my_rm_synth_1/.Xil/Vivado-2710328-hacc-gpu0/realtime/pfm_dynamic_psreset_gate_pr_data_1_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'pfm_dynamic_psreset_gate_pr_data_1' (50#1) [/home/ziyuanwang/GraphLily/generate_bitstream/build_balance_valtunsigned.2.4/proj/build_dir.hw/link/vivado/vpl/prj/prj.runs/my_rm_synth_1/.Xil/Vivado-2710328-hacc-gpu0/realtime/pfm_dynamic_psreset_gate_pr_data_1_stub.v:6]
WARNING: [Synth 8-7071] port 'mb_reset' of module 'pfm_dynamic_psreset_gate_pr_data_1' is unconnected for instance 'psreset_gate_pr_data' [/home/ziyuanwang/GraphLily/generate_bitstream/build_balance_valtunsigned.2.4/proj/build_dir.hw/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/synth/pfm_dynamic.v:224]
WARNING: [Synth 8-7071] port 'bus_struct_reset' of module 'pfm_dynamic_psreset_gate_pr_data_1' is unconnected for instance 'psreset_gate_pr_data' [/home/ziyuanwang/GraphLily/generate_bitstream/build_balance_valtunsigned.2.4/proj/build_dir.hw/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/synth/pfm_dynamic.v:224]
WARNING: [Synth 8-7071] port 'peripheral_reset' of module 'pfm_dynamic_psreset_gate_pr_data_1' is unconnected for instance 'psreset_gate_pr_data' [/home/ziyuanwang/GraphLily/generate_bitstream/build_balance_valtunsigned.2.4/proj/build_dir.hw/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/synth/pfm_dynamic.v:224]
WARNING: [Synth 8-7071] port 'peripheral_aresetn' of module 'pfm_dynamic_psreset_gate_pr_data_1' is unconnected for instance 'psreset_gate_pr_data' [/home/ziyuanwang/GraphLily/generate_bitstream/build_balance_valtunsigned.2.4/proj/build_dir.hw/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/synth/pfm_dynamic.v:224]
WARNING: [Synth 8-7023] instance 'psreset_gate_pr_data' of module 'pfm_dynamic_psreset_gate_pr_data_1' has 10 connections declared, but only 6 given [/home/ziyuanwang/GraphLily/generate_bitstream/build_balance_valtunsigned.2.4/proj/build_dir.hw/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/synth/pfm_dynamic.v:224]
INFO: [Synth 8-6157] synthesizing module 'pfm_dynamic_psreset_gate_pr_dataclk_1' [/home/ziyuanwang/GraphLily/generate_bitstream/build_balance_valtunsigned.2.4/proj/build_dir.hw/link/vivado/vpl/prj/prj.runs/my_rm_synth_1/.Xil/Vivado-2710328-hacc-gpu0/realtime/pfm_dynamic_psreset_gate_pr_dataclk_1_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'pfm_dynamic_psreset_gate_pr_dataclk_1' (51#1) [/home/ziyuanwang/GraphLily/generate_bitstream/build_balance_valtunsigned.2.4/proj/build_dir.hw/link/vivado/vpl/prj/prj.runs/my_rm_synth_1/.Xil/Vivado-2710328-hacc-gpu0/realtime/pfm_dynamic_psreset_gate_pr_dataclk_1_stub.v:6]
WARNING: [Synth 8-7071] port 'mb_reset' of module 'pfm_dynamic_psreset_gate_pr_dataclk_1' is unconnected for instance 'psreset_gate_pr_dataclk' [/home/ziyuanwang/GraphLily/generate_bitstream/build_balance_valtunsigned.2.4/proj/build_dir.hw/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/synth/pfm_dynamic.v:231]
WARNING: [Synth 8-7071] port 'bus_struct_reset' of module 'pfm_dynamic_psreset_gate_pr_dataclk_1' is unconnected for instance 'psreset_gate_pr_dataclk' [/home/ziyuanwang/GraphLily/generate_bitstream/build_balance_valtunsigned.2.4/proj/build_dir.hw/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/synth/pfm_dynamic.v:231]
WARNING: [Synth 8-7071] port 'peripheral_reset' of module 'pfm_dynamic_psreset_gate_pr_dataclk_1' is unconnected for instance 'psreset_gate_pr_dataclk' [/home/ziyuanwang/GraphLily/generate_bitstream/build_balance_valtunsigned.2.4/proj/build_dir.hw/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/synth/pfm_dynamic.v:231]
WARNING: [Synth 8-7071] port 'peripheral_aresetn' of module 'pfm_dynamic_psreset_gate_pr_dataclk_1' is unconnected for instance 'psreset_gate_pr_dataclk' [/home/ziyuanwang/GraphLily/generate_bitstream/build_balance_valtunsigned.2.4/proj/build_dir.hw/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/synth/pfm_dynamic.v:231]
WARNING: [Synth 8-7023] instance 'psreset_gate_pr_dataclk' of module 'pfm_dynamic_psreset_gate_pr_dataclk_1' has 10 connections declared, but only 6 given [/home/ziyuanwang/GraphLily/generate_bitstream/build_balance_valtunsigned.2.4/proj/build_dir.hw/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/synth/pfm_dynamic.v:231]
INFO: [Synth 8-6157] synthesizing module 'pfm_dynamic_psreset_gate_pr_ddr_0' [/home/ziyuanwang/GraphLily/generate_bitstream/build_balance_valtunsigned.2.4/proj/build_dir.hw/link/vivado/vpl/prj/prj.runs/my_rm_synth_1/.Xil/Vivado-2710328-hacc-gpu0/realtime/pfm_dynamic_psreset_gate_pr_ddr_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'pfm_dynamic_psreset_gate_pr_ddr_0' (52#1) [/home/ziyuanwang/GraphLily/generate_bitstream/build_balance_valtunsigned.2.4/proj/build_dir.hw/link/vivado/vpl/prj/prj.runs/my_rm_synth_1/.Xil/Vivado-2710328-hacc-gpu0/realtime/pfm_dynamic_psreset_gate_pr_ddr_0_stub.v:6]
WARNING: [Synth 8-7071] port 'bus_struct_reset' of module 'pfm_dynamic_psreset_gate_pr_ddr_0' is unconnected for instance 'psreset_gate_pr_ddr' [/home/ziyuanwang/GraphLily/generate_bitstream/build_balance_valtunsigned.2.4/proj/build_dir.hw/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/synth/pfm_dynamic.v:238]
WARNING: [Synth 8-7071] port 'peripheral_reset' of module 'pfm_dynamic_psreset_gate_pr_ddr_0' is unconnected for instance 'psreset_gate_pr_ddr' [/home/ziyuanwang/GraphLily/generate_bitstream/build_balance_valtunsigned.2.4/proj/build_dir.hw/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/synth/pfm_dynamic.v:238]
WARNING: [Synth 8-7071] port 'interconnect_aresetn' of module 'pfm_dynamic_psreset_gate_pr_ddr_0' is unconnected for instance 'psreset_gate_pr_ddr' [/home/ziyuanwang/GraphLily/generate_bitstream/build_balance_valtunsigned.2.4/proj/build_dir.hw/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/synth/pfm_dynamic.v:238]
WARNING: [Synth 8-7071] port 'peripheral_aresetn' of module 'pfm_dynamic_psreset_gate_pr_ddr_0' is unconnected for instance 'psreset_gate_pr_ddr' [/home/ziyuanwang/GraphLily/generate_bitstream/build_balance_valtunsigned.2.4/proj/build_dir.hw/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/synth/pfm_dynamic.v:238]
WARNING: [Synth 8-7023] instance 'psreset_gate_pr_ddr' of module 'pfm_dynamic_psreset_gate_pr_ddr_0' has 10 connections declared, but only 6 given [/home/ziyuanwang/GraphLily/generate_bitstream/build_balance_valtunsigned.2.4/proj/build_dir.hw/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/synth/pfm_dynamic.v:238]
INFO: [Synth 8-6157] synthesizing module 'pfm_dynamic_psreset_gate_pr_kernel_1' [/home/ziyuanwang/GraphLily/generate_bitstream/build_balance_valtunsigned.2.4/proj/build_dir.hw/link/vivado/vpl/prj/prj.runs/my_rm_synth_1/.Xil/Vivado-2710328-hacc-gpu0/realtime/pfm_dynamic_psreset_gate_pr_kernel_1_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'pfm_dynamic_psreset_gate_pr_kernel_1' (53#1) [/home/ziyuanwang/GraphLily/generate_bitstream/build_balance_valtunsigned.2.4/proj/build_dir.hw/link/vivado/vpl/prj/prj.runs/my_rm_synth_1/.Xil/Vivado-2710328-hacc-gpu0/realtime/pfm_dynamic_psreset_gate_pr_kernel_1_stub.v:6]
WARNING: [Synth 8-7071] port 'mb_reset' of module 'pfm_dynamic_psreset_gate_pr_kernel_1' is unconnected for instance 'psreset_gate_pr_kernel' [/home/ziyuanwang/GraphLily/generate_bitstream/build_balance_valtunsigned.2.4/proj/build_dir.hw/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/synth/pfm_dynamic.v:245]
WARNING: [Synth 8-7071] port 'bus_struct_reset' of module 'pfm_dynamic_psreset_gate_pr_kernel_1' is unconnected for instance 'psreset_gate_pr_kernel' [/home/ziyuanwang/GraphLily/generate_bitstream/build_balance_valtunsigned.2.4/proj/build_dir.hw/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/synth/pfm_dynamic.v:245]
WARNING: [Synth 8-7071] port 'peripheral_reset' of module 'pfm_dynamic_psreset_gate_pr_kernel_1' is unconnected for instance 'psreset_gate_pr_kernel' [/home/ziyuanwang/GraphLily/generate_bitstream/build_balance_valtunsigned.2.4/proj/build_dir.hw/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/synth/pfm_dynamic.v:245]
WARNING: [Synth 8-7071] port 'peripheral_aresetn' of module 'pfm_dynamic_psreset_gate_pr_kernel_1' is unconnected for instance 'psreset_gate_pr_kernel' [/home/ziyuanwang/GraphLily/generate_bitstream/build_balance_valtunsigned.2.4/proj/build_dir.hw/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/synth/pfm_dynamic.v:245]
WARNING: [Synth 8-7023] instance 'psreset_gate_pr_kernel' of module 'pfm_dynamic_psreset_gate_pr_kernel_1' has 10 connections declared, but only 6 given [/home/ziyuanwang/GraphLily/generate_bitstream/build_balance_valtunsigned.2.4/proj/build_dir.hw/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/synth/pfm_dynamic.v:245]
INFO: [Synth 8-6157] synthesizing module 'pfm_dynamic_psreset_gate_pr_kernel2_1' [/home/ziyuanwang/GraphLily/generate_bitstream/build_balance_valtunsigned.2.4/proj/build_dir.hw/link/vivado/vpl/prj/prj.runs/my_rm_synth_1/.Xil/Vivado-2710328-hacc-gpu0/realtime/pfm_dynamic_psreset_gate_pr_kernel2_1_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'pfm_dynamic_psreset_gate_pr_kernel2_1' (54#1) [/home/ziyuanwang/GraphLily/generate_bitstream/build_balance_valtunsigned.2.4/proj/build_dir.hw/link/vivado/vpl/prj/prj.runs/my_rm_synth_1/.Xil/Vivado-2710328-hacc-gpu0/realtime/pfm_dynamic_psreset_gate_pr_kernel2_1_stub.v:6]
WARNING: [Synth 8-7071] port 'mb_reset' of module 'pfm_dynamic_psreset_gate_pr_kernel2_1' is unconnected for instance 'psreset_gate_pr_kernel2' [/home/ziyuanwang/GraphLily/generate_bitstream/build_balance_valtunsigned.2.4/proj/build_dir.hw/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/synth/pfm_dynamic.v:252]
WARNING: [Synth 8-7071] port 'bus_struct_reset' of module 'pfm_dynamic_psreset_gate_pr_kernel2_1' is unconnected for instance 'psreset_gate_pr_kernel2' [/home/ziyuanwang/GraphLily/generate_bitstream/build_balance_valtunsigned.2.4/proj/build_dir.hw/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/synth/pfm_dynamic.v:252]
WARNING: [Synth 8-7071] port 'peripheral_reset' of module 'pfm_dynamic_psreset_gate_pr_kernel2_1' is unconnected for instance 'psreset_gate_pr_kernel2' [/home/ziyuanwang/GraphLily/generate_bitstream/build_balance_valtunsigned.2.4/proj/build_dir.hw/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/synth/pfm_dynamic.v:252]
WARNING: [Synth 8-7071] port 'peripheral_aresetn' of module 'pfm_dynamic_psreset_gate_pr_kernel2_1' is unconnected for instance 'psreset_gate_pr_kernel2' [/home/ziyuanwang/GraphLily/generate_bitstream/build_balance_valtunsigned.2.4/proj/build_dir.hw/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/synth/pfm_dynamic.v:252]
WARNING: [Synth 8-7023] instance 'psreset_gate_pr_kernel2' of module 'pfm_dynamic_psreset_gate_pr_kernel2_1' has 10 connections declared, but only 6 given [/home/ziyuanwang/GraphLily/generate_bitstream/build_balance_valtunsigned.2.4/proj/build_dir.hw/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/synth/pfm_dynamic.v:252]
INFO: [Synth 8-6157] synthesizing module 'pfm_dynamic_util_and2_slr1_0' [/home/ziyuanwang/GraphLily/generate_bitstream/build_balance_valtunsigned.2.4/proj/build_dir.hw/link/vivado/vpl/prj/prj.runs/my_rm_synth_1/.Xil/Vivado-2710328-hacc-gpu0/realtime/pfm_dynamic_util_and2_slr1_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'pfm_dynamic_util_and2_slr1_0' (55#1) [/home/ziyuanwang/GraphLily/generate_bitstream/build_balance_valtunsigned.2.4/proj/build_dir.hw/link/vivado/vpl/prj/prj.runs/my_rm_synth_1/.Xil/Vivado-2710328-hacc-gpu0/realtime/pfm_dynamic_util_and2_slr1_0_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'pfm_dynamic_util_slice_slr1_0' [/home/ziyuanwang/GraphLily/generate_bitstream/build_balance_valtunsigned.2.4/proj/build_dir.hw/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_util_slice_slr1_0/synth/pfm_dynamic_util_slice_slr1_0.v:57]
INFO: [Synth 8-6157] synthesizing module 'xlslice_v1_0_2_xlslice__parameterized1' [/home/ziyuanwang/GraphLily/generate_bitstream/build_balance_valtunsigned.2.4/proj/build_dir.hw/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/11d0/hdl/xlslice_v1_0_vl_rfs.v:13]
INFO: [Synth 8-6155] done synthesizing module 'xlslice_v1_0_2_xlslice__parameterized1' (55#1) [/home/ziyuanwang/GraphLily/generate_bitstream/build_balance_valtunsigned.2.4/proj/build_dir.hw/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/11d0/hdl/xlslice_v1_0_vl_rfs.v:13]
INFO: [Synth 8-6155] done synthesizing module 'pfm_dynamic_util_slice_slr1_0' (56#1) [/home/ziyuanwang/GraphLily/generate_bitstream/build_balance_valtunsigned.2.4/proj/build_dir.hw/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_util_slice_slr1_0/synth/pfm_dynamic_util_slice_slr1_0.v:57]
INFO: [Synth 8-6155] done synthesizing module 'expanded_region_resets_slr1_imp_WN1LWB' (57#1) [/home/ziyuanwang/GraphLily/generate_bitstream/build_balance_valtunsigned.2.4/proj/build_dir.hw/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/synth/pfm_dynamic.v:147]
WARNING: [Synth 8-7071] port 'kernel2_aresetn_pr' of module 'expanded_region_resets_slr1_imp_WN1LWB' is unconnected for instance 'expanded_region_resets_slr1' [/home/ziyuanwang/GraphLily/generate_bitstream/build_balance_valtunsigned.2.4/proj/build_dir.hw/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/synth/pfm_dynamic.v:9461]
WARNING: [Synth 8-7071] port 's_axi_data_aresetn_pr' of module 'expanded_region_resets_slr1_imp_WN1LWB' is unconnected for instance 'expanded_region_resets_slr1' [/home/ziyuanwang/GraphLily/generate_bitstream/build_balance_valtunsigned.2.4/proj/build_dir.hw/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/synth/pfm_dynamic.v:9461]
WARNING: [Synth 8-7023] instance 'expanded_region_resets_slr1' of module 'expanded_region_resets_slr1_imp_WN1LWB' has 19 connections declared, but only 17 given [/home/ziyuanwang/GraphLily/generate_bitstream/build_balance_valtunsigned.2.4/proj/build_dir.hw/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/synth/pfm_dynamic.v:9461]
INFO: [Synth 8-6157] synthesizing module 'pfm_dynamic_interconnect_axilite_user_slr1_0' [/home/ziyuanwang/GraphLily/generate_bitstream/build_balance_valtunsigned.2.4/proj/build_dir.hw/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/synth/pfm_dynamic.v:6779]
INFO: [Synth 8-6157] synthesizing module 'm00_couplers_imp_14XUPPF' [/home/ziyuanwang/GraphLily/generate_bitstream/build_balance_valtunsigned.2.4/proj/build_dir.hw/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/synth/pfm_dynamic.v:759]
INFO: [Synth 8-6157] synthesizing module 'pfm_dynamic_m00_regslice_4' [/home/ziyuanwang/GraphLily/generate_bitstream/build_balance_valtunsigned.2.4/proj/build_dir.hw/link/vivado/vpl/prj/prj.runs/my_rm_synth_1/.Xil/Vivado-2710328-hacc-gpu0/realtime/pfm_dynamic_m00_regslice_4_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'pfm_dynamic_m00_regslice_4' (58#1) [/home/ziyuanwang/GraphLily/generate_bitstream/build_balance_valtunsigned.2.4/proj/build_dir.hw/link/vivado/vpl/prj/prj.runs/my_rm_synth_1/.Xil/Vivado-2710328-hacc-gpu0/realtime/pfm_dynamic_m00_regslice_4_stub.v:6]
WARNING: [Synth 8-7071] port 'm_axi_awprot' of module 'pfm_dynamic_m00_regslice_4' is unconnected for instance 'm00_regslice' [/home/ziyuanwang/GraphLily/generate_bitstream/build_balance_valtunsigned.2.4/proj/build_dir.hw/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/synth/pfm_dynamic.v:918]
INFO: [Common 17-14] Message 'Synth 8-7071' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
WARNING: [Synth 8-7023] instance 'm00_regslice' of module 'pfm_dynamic_m00_regslice_4' has 40 connections declared, but only 38 given [/home/ziyuanwang/GraphLily/generate_bitstream/build_balance_valtunsigned.2.4/proj/build_dir.hw/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/synth/pfm_dynamic.v:918]
INFO: [Synth 8-6155] done synthesizing module 'm00_couplers_imp_14XUPPF' (59#1) [/home/ziyuanwang/GraphLily/generate_bitstream/build_balance_valtunsigned.2.4/proj/build_dir.hw/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/synth/pfm_dynamic.v:759]
INFO: [Synth 8-6157] synthesizing module 'm01_couplers_imp_3FADDP' [/home/ziyuanwang/GraphLily/generate_bitstream/build_balance_valtunsigned.2.4/proj/build_dir.hw/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/synth/pfm_dynamic.v:1879]
INFO: [Synth 8-6157] synthesizing module 'pfm_dynamic_m01_regslice_11' [/home/ziyuanwang/GraphLily/generate_bitstream/build_balance_valtunsigned.2.4/proj/build_dir.hw/link/vivado/vpl/prj/prj.runs/my_rm_synth_1/.Xil/Vivado-2710328-hacc-gpu0/realtime/pfm_dynamic_m01_regslice_11_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'pfm_dynamic_m01_regslice_11' (60#1) [/home/ziyuanwang/GraphLily/generate_bitstream/build_balance_valtunsigned.2.4/proj/build_dir.hw/link/vivado/vpl/prj/prj.runs/my_rm_synth_1/.Xil/Vivado-2710328-hacc-gpu0/realtime/pfm_dynamic_m01_regslice_11_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'm01_couplers_imp_3FADDP' (61#1) [/home/ziyuanwang/GraphLily/generate_bitstream/build_balance_valtunsigned.2.4/proj/build_dir.hw/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/synth/pfm_dynamic.v:1879]
INFO: [Synth 8-6157] synthesizing module 'm02_couplers_imp_X3IKM6' [/home/ziyuanwang/GraphLily/generate_bitstream/build_balance_valtunsigned.2.4/proj/build_dir.hw/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/synth/pfm_dynamic.v:2089]
INFO: [Synth 8-6157] synthesizing module 'pfm_dynamic_m02_regslice_0' [/home/ziyuanwang/GraphLily/generate_bitstream/build_balance_valtunsigned.2.4/proj/build_dir.hw/link/vivado/vpl/prj/prj.runs/my_rm_synth_1/.Xil/Vivado-2710328-hacc-gpu0/realtime/pfm_dynamic_m02_regslice_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'pfm_dynamic_m02_regslice_0' (62#1) [/home/ziyuanwang/GraphLily/generate_bitstream/build_balance_valtunsigned.2.4/proj/build_dir.hw/link/vivado/vpl/prj/prj.runs/my_rm_synth_1/.Xil/Vivado-2710328-hacc-gpu0/realtime/pfm_dynamic_m02_regslice_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'm02_couplers_imp_X3IKM6' (63#1) [/home/ziyuanwang/GraphLily/generate_bitstream/build_balance_valtunsigned.2.4/proj/build_dir.hw/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/synth/pfm_dynamic.v:2089]
INFO: [Synth 8-6157] synthesizing module 's00_couplers_imp_ZE1UB7' [/home/ziyuanwang/GraphLily/generate_bitstream/build_balance_valtunsigned.2.4/proj/build_dir.hw/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/synth/pfm_dynamic.v:8157]
INFO: [Synth 8-6157] synthesizing module 'pfm_dynamic_s00_regslice_16' [/home/ziyuanwang/GraphLily/generate_bitstream/build_balance_valtunsigned.2.4/proj/build_dir.hw/link/vivado/vpl/prj/prj.runs/my_rm_synth_1/.Xil/Vivado-2710328-hacc-gpu0/realtime/pfm_dynamic_s00_regslice_16_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'pfm_dynamic_s00_regslice_16' (64#1) [/home/ziyuanwang/GraphLily/generate_bitstream/build_balance_valtunsigned.2.4/proj/build_dir.hw/link/vivado/vpl/prj/prj.runs/my_rm_synth_1/.Xil/Vivado-2710328-hacc-gpu0/realtime/pfm_dynamic_s00_regslice_16_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 's00_couplers_imp_ZE1UB7' (65#1) [/home/ziyuanwang/GraphLily/generate_bitstream/build_balance_valtunsigned.2.4/proj/build_dir.hw/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/synth/pfm_dynamic.v:8157]
INFO: [Synth 8-6157] synthesizing module 'pfm_dynamic_xbar_2' [/home/ziyuanwang/GraphLily/generate_bitstream/build_balance_valtunsigned.2.4/proj/build_dir.hw/link/vivado/vpl/prj/prj.runs/my_rm_synth_1/.Xil/Vivado-2710328-hacc-gpu0/realtime/pfm_dynamic_xbar_2_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'pfm_dynamic_xbar_2' (66#1) [/home/ziyuanwang/GraphLily/generate_bitstream/build_balance_valtunsigned.2.4/proj/build_dir.hw/link/vivado/vpl/prj/prj.runs/my_rm_synth_1/.Xil/Vivado-2710328-hacc-gpu0/realtime/pfm_dynamic_xbar_2_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'pfm_dynamic_interconnect_axilite_user_slr1_0' (67#1) [/home/ziyuanwang/GraphLily/generate_bitstream/build_balance_valtunsigned.2.4/proj/build_dir.hw/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/synth/pfm_dynamic.v:6779]
INFO: [Synth 8-6157] synthesizing module 'pfm_dynamic_sdx_mss_regslice_0' [/home/ziyuanwang/GraphLily/generate_bitstream/build_balance_valtunsigned.2.4/proj/build_dir.hw/link/vivado/vpl/prj/prj.runs/my_rm_synth_1/.Xil/Vivado-2710328-hacc-gpu0/realtime/pfm_dynamic_sdx_mss_regslice_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'pfm_dynamic_sdx_mss_regslice_0' (68#1) [/home/ziyuanwang/GraphLily/generate_bitstream/build_balance_valtunsigned.2.4/proj/build_dir.hw/link/vivado/vpl/prj/prj.runs/my_rm_synth_1/.Xil/Vivado-2710328-hacc-gpu0/realtime/pfm_dynamic_sdx_mss_regslice_0_stub.v:6]
WARNING: [Synth 8-7023] instance 'sdx_mss_regslice' of module 'pfm_dynamic_sdx_mss_regslice_0' has 80 connections declared, but only 78 given [/home/ziyuanwang/GraphLily/generate_bitstream/build_balance_valtunsigned.2.4/proj/build_dir.hw/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/synth/pfm_dynamic.v:9564]
INFO: [Synth 8-6155] done synthesizing module 'slr1_imp_IZT2WG' (69#1) [/home/ziyuanwang/GraphLily/generate_bitstream/build_balance_valtunsigned.2.4/proj/build_dir.hw/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/synth/pfm_dynamic.v:8724]
INFO: [Synth 8-6157] synthesizing module 'slr2_imp_EEMOLC' [/home/ziyuanwang/GraphLily/generate_bitstream/build_balance_valtunsigned.2.4/proj/build_dir.hw/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/synth/pfm_dynamic.v:9645]
INFO: [Synth 8-6157] synthesizing module 'pfm_dynamic_axi_gpio_null_slr2_0' [/home/ziyuanwang/GraphLily/generate_bitstream/build_balance_valtunsigned.2.4/proj/build_dir.hw/link/vivado/vpl/prj/prj.runs/my_rm_synth_1/.Xil/Vivado-2710328-hacc-gpu0/realtime/pfm_dynamic_axi_gpio_null_slr2_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'pfm_dynamic_axi_gpio_null_slr2_0' (70#1) [/home/ziyuanwang/GraphLily/generate_bitstream/build_balance_valtunsigned.2.4/proj/build_dir.hw/link/vivado/vpl/prj/prj.runs/my_rm_synth_1/.Xil/Vivado-2710328-hacc-gpu0/realtime/pfm_dynamic_axi_gpio_null_slr2_0_stub.v:6]
WARNING: [Synth 8-7023] instance 'axi_gpio_null_slr2' of module 'pfm_dynamic_axi_gpio_null_slr2_0' has 22 connections declared, but only 20 given [/home/ziyuanwang/GraphLily/generate_bitstream/build_balance_valtunsigned.2.4/proj/build_dir.hw/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/synth/pfm_dynamic.v:10111]
INFO: [Synth 8-6157] synthesizing module 'pfm_dynamic_axi_interconnect_0_0' [/home/ziyuanwang/GraphLily/generate_bitstream/build_balance_valtunsigned.2.4/proj/build_dir.hw/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/synth/pfm_dynamic.v:5735]
INFO: [Synth 8-6157] synthesizing module 'm00_couplers_imp_FK1OBE' [/home/ziyuanwang/GraphLily/generate_bitstream/build_balance_valtunsigned.2.4/proj/build_dir.hw/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/synth/pfm_dynamic.v:1159]
INFO: [Synth 8-6155] done synthesizing module 'm00_couplers_imp_FK1OBE' (71#1) [/home/ziyuanwang/GraphLily/generate_bitstream/build_balance_valtunsigned.2.4/proj/build_dir.hw/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/synth/pfm_dynamic.v:1159]
INFO: [Synth 8-6157] synthesizing module 'm01_couplers_imp_1AK2KZO' [/home/ziyuanwang/GraphLily/generate_bitstream/build_balance_valtunsigned.2.4/proj/build_dir.hw/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/synth/pfm_dynamic.v:1305]
INFO: [Synth 8-6157] synthesizing module 'pfm_dynamic_auto_cc_1' [/home/ziyuanwang/GraphLily/generate_bitstream/build_balance_valtunsigned.2.4/proj/build_dir.hw/link/vivado/vpl/prj/prj.runs/my_rm_synth_1/.Xil/Vivado-2710328-hacc-gpu0/realtime/pfm_dynamic_auto_cc_1_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'pfm_dynamic_auto_cc_1' (72#1) [/home/ziyuanwang/GraphLily/generate_bitstream/build_balance_valtunsigned.2.4/proj/build_dir.hw/link/vivado/vpl/prj/prj.runs/my_rm_synth_1/.Xil/Vivado-2710328-hacc-gpu0/realtime/pfm_dynamic_auto_cc_1_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'pfm_dynamic_m01_regslice_12' [/home/ziyuanwang/GraphLily/generate_bitstream/build_balance_valtunsigned.2.4/proj/build_dir.hw/link/vivado/vpl/prj/prj.runs/my_rm_synth_1/.Xil/Vivado-2710328-hacc-gpu0/realtime/pfm_dynamic_m01_regslice_12_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'pfm_dynamic_m01_regslice_12' (73#1) [/home/ziyuanwang/GraphLily/generate_bitstream/build_balance_valtunsigned.2.4/proj/build_dir.hw/link/vivado/vpl/prj/prj.runs/my_rm_synth_1/.Xil/Vivado-2710328-hacc-gpu0/realtime/pfm_dynamic_m01_regslice_12_stub.v:6]
WARNING: [Synth 8-3848] Net M_AXI_arburst in module/entity m01_couplers_imp_1AK2KZO does not have driver. [/home/ziyuanwang/GraphLily/generate_bitstream/build_balance_valtunsigned.2.4/proj/build_dir.hw/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/synth/pfm_dynamic.v:1367]
WARNING: [Synth 8-3848] Net M_AXI_arcache in module/entity m01_couplers_imp_1AK2KZO does not have driver. [/home/ziyuanwang/GraphLily/generate_bitstream/build_balance_valtunsigned.2.4/proj/build_dir.hw/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/synth/pfm_dynamic.v:1368]
WARNING: [Synth 8-3848] Net M_AXI_arlen in module/entity m01_couplers_imp_1AK2KZO does not have driver. [/home/ziyuanwang/GraphLily/generate_bitstream/build_balance_valtunsigned.2.4/proj/build_dir.hw/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/synth/pfm_dynamic.v:1369]
WARNING: [Synth 8-3848] Net M_AXI_arlock in module/entity m01_couplers_imp_1AK2KZO does not have driver. [/home/ziyuanwang/GraphLily/generate_bitstream/build_balance_valtunsigned.2.4/proj/build_dir.hw/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/synth/pfm_dynamic.v:1370]
WARNING: [Synth 8-3848] Net M_AXI_arqos in module/entity m01_couplers_imp_1AK2KZO does not have driver. [/home/ziyuanwang/GraphLily/generate_bitstream/build_balance_valtunsigned.2.4/proj/build_dir.hw/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/synth/pfm_dynamic.v:1372]
WARNING: [Synth 8-3848] Net M_AXI_arregion in module/entity m01_couplers_imp_1AK2KZO does not have driver. [/home/ziyuanwang/GraphLily/generate_bitstream/build_balance_valtunsigned.2.4/proj/build_dir.hw/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/synth/pfm_dynamic.v:1374]
WARNING: [Synth 8-3848] Net M_AXI_arsize in module/entity m01_couplers_imp_1AK2KZO does not have driver. [/home/ziyuanwang/GraphLily/generate_bitstream/build_balance_valtunsigned.2.4/proj/build_dir.hw/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/synth/pfm_dynamic.v:1375]
WARNING: [Synth 8-3848] Net M_AXI_awburst in module/entity m01_couplers_imp_1AK2KZO does not have driver. [/home/ziyuanwang/GraphLily/generate_bitstream/build_balance_valtunsigned.2.4/proj/build_dir.hw/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/synth/pfm_dynamic.v:1378]
WARNING: [Synth 8-3848] Net M_AXI_awcache in module/entity m01_couplers_imp_1AK2KZO does not have driver. [/home/ziyuanwang/GraphLily/generate_bitstream/build_balance_valtunsigned.2.4/proj/build_dir.hw/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/synth/pfm_dynamic.v:1379]
WARNING: [Synth 8-3848] Net M_AXI_awlen in module/entity m01_couplers_imp_1AK2KZO does not have driver. [/home/ziyuanwang/GraphLily/generate_bitstream/build_balance_valtunsigned.2.4/proj/build_dir.hw/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/synth/pfm_dynamic.v:1380]
WARNING: [Synth 8-3848] Net M_AXI_awlock in module/entity m01_couplers_imp_1AK2KZO does not have driver. [/home/ziyuanwang/GraphLily/generate_bitstream/build_balance_valtunsigned.2.4/proj/build_dir.hw/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/synth/pfm_dynamic.v:1381]
WARNING: [Synth 8-3848] Net M_AXI_awqos in module/entity m01_couplers_imp_1AK2KZO does not have driver. [/home/ziyuanwang/GraphLily/generate_bitstream/build_balance_valtunsigned.2.4/proj/build_dir.hw/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/synth/pfm_dynamic.v:1383]
WARNING: [Synth 8-3848] Net M_AXI_awregion in module/entity m01_couplers_imp_1AK2KZO does not have driver. [/home/ziyuanwang/GraphLily/generate_bitstream/build_balance_valtunsigned.2.4/proj/build_dir.hw/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/synth/pfm_dynamic.v:1385]
WARNING: [Synth 8-3848] Net M_AXI_awsize in module/entity m01_couplers_imp_1AK2KZO does not have driver. [/home/ziyuanwang/GraphLily/generate_bitstream/build_balance_valtunsigned.2.4/proj/build_dir.hw/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/synth/pfm_dynamic.v:1386]
WARNING: [Synth 8-3848] Net M_AXI_wlast in module/entity m01_couplers_imp_1AK2KZO does not have driver. [/home/ziyuanwang/GraphLily/generate_bitstream/build_balance_valtunsigned.2.4/proj/build_dir.hw/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/synth/pfm_dynamic.v:1397]
INFO: [Synth 8-6155] done synthesizing module 'm01_couplers_imp_1AK2KZO' (74#1) [/home/ziyuanwang/GraphLily/generate_bitstream/build_balance_valtunsigned.2.4/proj/build_dir.hw/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/synth/pfm_dynamic.v:1305]
INFO: [Synth 8-6157] synthesizing module 's00_couplers_imp_1MU9KJU' [/home/ziyuanwang/GraphLily/generate_bitstream/build_balance_valtunsigned.2.4/proj/build_dir.hw/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/synth/pfm_dynamic.v:7811]
INFO: [Synth 8-6155] done synthesizing module 's00_couplers_imp_1MU9KJU' (75#1) [/home/ziyuanwang/GraphLily/generate_bitstream/build_balance_valtunsigned.2.4/proj/build_dir.hw/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/synth/pfm_dynamic.v:7811]
INFO: [Synth 8-6157] synthesizing module 'pfm_dynamic_xbar_3' [/home/ziyuanwang/GraphLily/generate_bitstream/build_balance_valtunsigned.2.4/proj/build_dir.hw/link/vivado/vpl/prj/prj.runs/my_rm_synth_1/.Xil/Vivado-2710328-hacc-gpu0/realtime/pfm_dynamic_xbar_3_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'pfm_dynamic_xbar_3' (76#1) [/home/ziyuanwang/GraphLily/generate_bitstream/build_balance_valtunsigned.2.4/proj/build_dir.hw/link/vivado/vpl/prj/prj.runs/my_rm_synth_1/.Xil/Vivado-2710328-hacc-gpu0/realtime/pfm_dynamic_xbar_3_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'pfm_dynamic_axi_interconnect_0_0' (77#1) [/home/ziyuanwang/GraphLily/generate_bitstream/build_balance_valtunsigned.2.4/proj/build_dir.hw/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/synth/pfm_dynamic.v:5735]
WARNING: [Synth 8-7023] instance 'axi_interconnect_0' of module 'pfm_dynamic_axi_interconnect_0_0' has 81 connections declared, but only 55 given [/home/ziyuanwang/GraphLily/generate_bitstream/build_balance_valtunsigned.2.4/proj/build_dir.hw/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/synth/pfm_dynamic.v:10132]
INFO: [Synth 8-6157] synthesizing module 'pfm_dynamic_dna_self_check_placeholder_0_0' [/home/ziyuanwang/GraphLily/generate_bitstream/build_balance_valtunsigned.2.4/proj/build_dir.hw/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_dna_self_check_placeholder_0_0/synth/pfm_dynamic_dna_self_check_placeholder_0_0.v:57]
INFO: [Synth 8-6157] synthesizing module 'xlconstant_v1_1_7_xlconstant__parameterized0' [/home/ziyuanwang/GraphLily/generate_bitstream/build_balance_valtunsigned.2.4/proj/build_dir.hw/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/fcfc/hdl/xlconstant_v1_1_vl_rfs.v:23]
INFO: [Synth 8-6155] done synthesizing module 'xlconstant_v1_1_7_xlconstant__parameterized0' (77#1) [/home/ziyuanwang/GraphLily/generate_bitstream/build_balance_valtunsigned.2.4/proj/build_dir.hw/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/fcfc/hdl/xlconstant_v1_1_vl_rfs.v:23]
INFO: [Synth 8-6155] done synthesizing module 'pfm_dynamic_dna_self_check_placeholder_0_0' (78#1) [/home/ziyuanwang/GraphLily/generate_bitstream/build_balance_valtunsigned.2.4/proj/build_dir.hw/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_dna_self_check_placeholder_0_0/synth/pfm_dynamic_dna_self_check_placeholder_0_0.v:57]
INFO: [Synth 8-6157] synthesizing module 'expanded_region_resets_slr2_imp_B8LNJ7' [/home/ziyuanwang/GraphLily/generate_bitstream/build_balance_valtunsigned.2.4/proj/build_dir.hw/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/synth/pfm_dynamic.v:268]
INFO: [Synth 8-6157] synthesizing module 'pfm_dynamic_logic_reset_op_1' [/home/ziyuanwang/GraphLily/generate_bitstream/build_balance_valtunsigned.2.4/proj/build_dir.hw/link/vivado/vpl/prj/prj.runs/my_rm_synth_1/.Xil/Vivado-2710328-hacc-gpu0/realtime/pfm_dynamic_logic_reset_op_1_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'pfm_dynamic_logic_reset_op_1' (79#1) [/home/ziyuanwang/GraphLily/generate_bitstream/build_balance_valtunsigned.2.4/proj/build_dir.hw/link/vivado/vpl/prj/prj.runs/my_rm_synth_1/.Xil/Vivado-2710328-hacc-gpu0/realtime/pfm_dynamic_logic_reset_op_1_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'pfm_dynamic_psreset_gate_pr_control_2' [/home/ziyuanwang/GraphLily/generate_bitstream/build_balance_valtunsigned.2.4/proj/build_dir.hw/link/vivado/vpl/prj/prj.runs/my_rm_synth_1/.Xil/Vivado-2710328-hacc-gpu0/realtime/pfm_dynamic_psreset_gate_pr_control_2_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'pfm_dynamic_psreset_gate_pr_control_2' (80#1) [/home/ziyuanwang/GraphLily/generate_bitstream/build_balance_valtunsigned.2.4/proj/build_dir.hw/link/vivado/vpl/prj/prj.runs/my_rm_synth_1/.Xil/Vivado-2710328-hacc-gpu0/realtime/pfm_dynamic_psreset_gate_pr_control_2_stub.v:6]
WARNING: [Synth 8-7023] instance 'psreset_gate_pr_control' of module 'pfm_dynamic_psreset_gate_pr_control_2' has 10 connections declared, but only 6 given [/home/ziyuanwang/GraphLily/generate_bitstream/build_balance_valtunsigned.2.4/proj/build_dir.hw/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/synth/pfm_dynamic.v:332]
INFO: [Synth 8-6157] synthesizing module 'pfm_dynamic_psreset_gate_pr_data_2' [/home/ziyuanwang/GraphLily/generate_bitstream/build_balance_valtunsigned.2.4/proj/build_dir.hw/link/vivado/vpl/prj/prj.runs/my_rm_synth_1/.Xil/Vivado-2710328-hacc-gpu0/realtime/pfm_dynamic_psreset_gate_pr_data_2_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'pfm_dynamic_psreset_gate_pr_data_2' (81#1) [/home/ziyuanwang/GraphLily/generate_bitstream/build_balance_valtunsigned.2.4/proj/build_dir.hw/link/vivado/vpl/prj/prj.runs/my_rm_synth_1/.Xil/Vivado-2710328-hacc-gpu0/realtime/pfm_dynamic_psreset_gate_pr_data_2_stub.v:6]
WARNING: [Synth 8-7023] instance 'psreset_gate_pr_data' of module 'pfm_dynamic_psreset_gate_pr_data_2' has 10 connections declared, but only 6 given [/home/ziyuanwang/GraphLily/generate_bitstream/build_balance_valtunsigned.2.4/proj/build_dir.hw/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/synth/pfm_dynamic.v:339]
INFO: [Synth 8-6157] synthesizing module 'pfm_dynamic_psreset_gate_pr_dataclk_2' [/home/ziyuanwang/GraphLily/generate_bitstream/build_balance_valtunsigned.2.4/proj/build_dir.hw/link/vivado/vpl/prj/prj.runs/my_rm_synth_1/.Xil/Vivado-2710328-hacc-gpu0/realtime/pfm_dynamic_psreset_gate_pr_dataclk_2_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'pfm_dynamic_psreset_gate_pr_dataclk_2' (82#1) [/home/ziyuanwang/GraphLily/generate_bitstream/build_balance_valtunsigned.2.4/proj/build_dir.hw/link/vivado/vpl/prj/prj.runs/my_rm_synth_1/.Xil/Vivado-2710328-hacc-gpu0/realtime/pfm_dynamic_psreset_gate_pr_dataclk_2_stub.v:6]
WARNING: [Synth 8-7023] instance 'psreset_gate_pr_dataclk' of module 'pfm_dynamic_psreset_gate_pr_dataclk_2' has 10 connections declared, but only 6 given [/home/ziyuanwang/GraphLily/generate_bitstream/build_balance_valtunsigned.2.4/proj/build_dir.hw/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/synth/pfm_dynamic.v:346]
INFO: [Synth 8-6157] synthesizing module 'pfm_dynamic_psreset_gate_pr_kernel_2' [/home/ziyuanwang/GraphLily/generate_bitstream/build_balance_valtunsigned.2.4/proj/build_dir.hw/link/vivado/vpl/prj/prj.runs/my_rm_synth_1/.Xil/Vivado-2710328-hacc-gpu0/realtime/pfm_dynamic_psreset_gate_pr_kernel_2_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'pfm_dynamic_psreset_gate_pr_kernel_2' (83#1) [/home/ziyuanwang/GraphLily/generate_bitstream/build_balance_valtunsigned.2.4/proj/build_dir.hw/link/vivado/vpl/prj/prj.runs/my_rm_synth_1/.Xil/Vivado-2710328-hacc-gpu0/realtime/pfm_dynamic_psreset_gate_pr_kernel_2_stub.v:6]
WARNING: [Synth 8-7023] instance 'psreset_gate_pr_kernel' of module 'pfm_dynamic_psreset_gate_pr_kernel_2' has 10 connections declared, but only 6 given [/home/ziyuanwang/GraphLily/generate_bitstream/build_balance_valtunsigned.2.4/proj/build_dir.hw/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/synth/pfm_dynamic.v:353]
INFO: [Synth 8-6157] synthesizing module 'pfm_dynamic_psreset_gate_pr_kernel2_2' [/home/ziyuanwang/GraphLily/generate_bitstream/build_balance_valtunsigned.2.4/proj/build_dir.hw/link/vivado/vpl/prj/prj.runs/my_rm_synth_1/.Xil/Vivado-2710328-hacc-gpu0/realtime/pfm_dynamic_psreset_gate_pr_kernel2_2_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'pfm_dynamic_psreset_gate_pr_kernel2_2' (84#1) [/home/ziyuanwang/GraphLily/generate_bitstream/build_balance_valtunsigned.2.4/proj/build_dir.hw/link/vivado/vpl/prj/prj.runs/my_rm_synth_1/.Xil/Vivado-2710328-hacc-gpu0/realtime/pfm_dynamic_psreset_gate_pr_kernel2_2_stub.v:6]
WARNING: [Synth 8-7023] instance 'psreset_gate_pr_kernel2' of module 'pfm_dynamic_psreset_gate_pr_kernel2_2' has 10 connections declared, but only 6 given [/home/ziyuanwang/GraphLily/generate_bitstream/build_balance_valtunsigned.2.4/proj/build_dir.hw/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/synth/pfm_dynamic.v:360]
INFO: [Synth 8-6155] done synthesizing module 'expanded_region_resets_slr2_imp_B8LNJ7' (85#1) [/home/ziyuanwang/GraphLily/generate_bitstream/build_balance_valtunsigned.2.4/proj/build_dir.hw/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/synth/pfm_dynamic.v:268]
WARNING: [Synth 8-7023] instance 'expanded_region_resets_slr2' of module 'expanded_region_resets_slr2_imp_B8LNJ7' has 18 connections declared, but only 14 given [/home/ziyuanwang/GraphLily/generate_bitstream/build_balance_valtunsigned.2.4/proj/build_dir.hw/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/synth/pfm_dynamic.v:10190]
INFO: [Synth 8-6157] synthesizing module 'frequency_counters_imp_L6ZI6S' [/home/ziyuanwang/GraphLily/generate_bitstream/build_balance_valtunsigned.2.4/proj/build_dir.hw/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/synth/pfm_dynamic.v:369]
INFO: [Synth 8-6157] synthesizing module 'pfm_dynamic_freq_counter_0_0' [/home/ziyuanwang/GraphLily/generate_bitstream/build_balance_valtunsigned.2.4/proj/build_dir.hw/link/vivado/vpl/prj/prj.runs/my_rm_synth_1/.Xil/Vivado-2710328-hacc-gpu0/realtime/pfm_dynamic_freq_counter_0_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'pfm_dynamic_freq_counter_0_0' (86#1) [/home/ziyuanwang/GraphLily/generate_bitstream/build_balance_valtunsigned.2.4/proj/build_dir.hw/link/vivado/vpl/prj/prj.runs/my_rm_synth_1/.Xil/Vivado-2710328-hacc-gpu0/realtime/pfm_dynamic_freq_counter_0_0_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'pfm_dynamic_freq_counter_1_0' [/home/ziyuanwang/GraphLily/generate_bitstream/build_balance_valtunsigned.2.4/proj/build_dir.hw/link/vivado/vpl/prj/prj.runs/my_rm_synth_1/.Xil/Vivado-2710328-hacc-gpu0/realtime/pfm_dynamic_freq_counter_1_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'pfm_dynamic_freq_counter_1_0' (87#1) [/home/ziyuanwang/GraphLily/generate_bitstream/build_balance_valtunsigned.2.4/proj/build_dir.hw/link/vivado/vpl/prj/prj.runs/my_rm_synth_1/.Xil/Vivado-2710328-hacc-gpu0/realtime/pfm_dynamic_freq_counter_1_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'frequency_counters_imp_L6ZI6S' (88#1) [/home/ziyuanwang/GraphLily/generate_bitstream/build_balance_valtunsigned.2.4/proj/build_dir.hw/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/synth/pfm_dynamic.v:369]
INFO: [Synth 8-6157] synthesizing module 'pfm_dynamic_interconnect_axilite_user_slr2_0' [/home/ziyuanwang/GraphLily/generate_bitstream/build_balance_valtunsigned.2.4/proj/build_dir.hw/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/synth/pfm_dynamic.v:7391]
INFO: [Synth 8-6157] synthesizing module 's00_couplers_imp_U7G1P5' [/home/ziyuanwang/GraphLily/generate_bitstream/build_balance_valtunsigned.2.4/proj/build_dir.hw/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/synth/pfm_dynamic.v:7957]
INFO: [Synth 8-6157] synthesizing module 'pfm_dynamic_s00_regslice_17' [/home/ziyuanwang/GraphLily/generate_bitstream/build_balance_valtunsigned.2.4/proj/build_dir.hw/link/vivado/vpl/prj/prj.runs/my_rm_synth_1/.Xil/Vivado-2710328-hacc-gpu0/realtime/pfm_dynamic_s00_regslice_17_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'pfm_dynamic_s00_regslice_17' (89#1) [/home/ziyuanwang/GraphLily/generate_bitstream/build_balance_valtunsigned.2.4/proj/build_dir.hw/link/vivado/vpl/prj/prj.runs/my_rm_synth_1/.Xil/Vivado-2710328-hacc-gpu0/realtime/pfm_dynamic_s00_regslice_17_stub.v:6]
WARNING: [Synth 8-7023] instance 's00_regslice' of module 'pfm_dynamic_s00_regslice_17' has 40 connections declared, but only 38 given [/home/ziyuanwang/GraphLily/generate_bitstream/build_balance_valtunsigned.2.4/proj/build_dir.hw/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/synth/pfm_dynamic.v:8116]
INFO: [Synth 8-6155] done synthesizing module 's00_couplers_imp_U7G1P5' (90#1) [/home/ziyuanwang/GraphLily/generate_bitstream/build_balance_valtunsigned.2.4/proj/build_dir.hw/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/synth/pfm_dynamic.v:7957]
INFO: [Synth 8-6155] done synthesizing module 'pfm_dynamic_interconnect_axilite_user_slr2_0' (91#1) [/home/ziyuanwang/GraphLily/generate_bitstream/build_balance_valtunsigned.2.4/proj/build_dir.hw/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/synth/pfm_dynamic.v:7391]
INFO: [Synth 8-6157] synthesizing module 'shutdown_slr2_imp_VCZTNX' [/home/ziyuanwang/GraphLily/generate_bitstream/build_balance_valtunsigned.2.4/proj/build_dir.hw/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/synth/pfm_dynamic.v:8367]
INFO: [Synth 8-6157] synthesizing module 'pfm_dynamic_util_and2_slr2_0' [/home/ziyuanwang/GraphLily/generate_bitstream/build_balance_valtunsigned.2.4/proj/build_dir.hw/link/vivado/vpl/prj/prj.runs/my_rm_synth_1/.Xil/Vivado-2710328-hacc-gpu0/realtime/pfm_dynamic_util_and2_slr2_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'pfm_dynamic_util_and2_slr2_0' (92#1) [/home/ziyuanwang/GraphLily/generate_bitstream/build_balance_valtunsigned.2.4/proj/build_dir.hw/link/vivado/vpl/prj/prj.runs/my_rm_synth_1/.Xil/Vivado-2710328-hacc-gpu0/realtime/pfm_dynamic_util_and2_slr2_0_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'pfm_dynamic_util_slice_slr2_0' [/home/ziyuanwang/GraphLily/generate_bitstream/build_balance_valtunsigned.2.4/proj/build_dir.hw/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_util_slice_slr2_0/synth/pfm_dynamic_util_slice_slr2_0.v:57]
INFO: [Common 17-14] Message 'Synth 8-6157' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-6155] done synthesizing module 'xlslice_v1_0_2_xlslice__parameterized2' (92#1) [/home/ziyuanwang/GraphLily/generate_bitstream/build_balance_valtunsigned.2.4/proj/build_dir.hw/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/11d0/hdl/xlslice_v1_0_vl_rfs.v:13]
INFO: [Synth 8-6155] done synthesizing module 'pfm_dynamic_util_slice_slr2_0' (93#1) [/home/ziyuanwang/GraphLily/generate_bitstream/build_balance_valtunsigned.2.4/proj/build_dir.hw/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_util_slice_slr2_0/synth/pfm_dynamic_util_slice_slr2_0.v:57]
INFO: [Synth 8-6155] done synthesizing module 'shutdown_slr2_imp_VCZTNX' (94#1) [/home/ziyuanwang/GraphLily/generate_bitstream/build_balance_valtunsigned.2.4/proj/build_dir.hw/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/synth/pfm_dynamic.v:8367]
INFO: [Synth 8-6155] done synthesizing module 'slr2_imp_EEMOLC' (95#1) [/home/ziyuanwang/GraphLily/generate_bitstream/build_balance_valtunsigned.2.4/proj/build_dir.hw/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/synth/pfm_dynamic.v:9645]
INFO: [Common 17-14] Message 'Synth 8-6155' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
WARNING: [Synth 8-3848] Net io_gt_gtyquad_00_gtx_n in module/entity pfm_dynamic does not have driver. [/home/ziyuanwang/GraphLily/generate_bitstream/build_balance_valtunsigned.2.4/proj/build_dir.hw/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/synth/pfm_dynamic.v:2566]
WARNING: [Synth 8-3848] Net io_gt_gtyquad_00_gtx_p in module/entity pfm_dynamic does not have driver. [/home/ziyuanwang/GraphLily/generate_bitstream/build_balance_valtunsigned.2.4/proj/build_dir.hw/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/synth/pfm_dynamic.v:2567]
WARNING: [Synth 8-3848] Net io_gt_gtyquad_01_gtx_n in module/entity pfm_dynamic does not have driver. [/home/ziyuanwang/GraphLily/generate_bitstream/build_balance_valtunsigned.2.4/proj/build_dir.hw/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/synth/pfm_dynamic.v:2570]
WARNING: [Synth 8-3848] Net io_gt_gtyquad_01_gtx_p in module/entity pfm_dynamic does not have driver. [/home/ziyuanwang/GraphLily/generate_bitstream/build_balance_valtunsigned.2.4/proj/build_dir.hw/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/synth/pfm_dynamic.v:2571]
WARNING: [Synth 8-7129] Port Din[7] in module xlslice_v1_0_2_xlslice__parameterized2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port Din[6] in module xlslice_v1_0_2_xlslice__parameterized2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port Din[5] in module xlslice_v1_0_2_xlslice__parameterized2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port Din[4] in module xlslice_v1_0_2_xlslice__parameterized2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port Din[3] in module xlslice_v1_0_2_xlslice__parameterized2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port Din[2] in module xlslice_v1_0_2_xlslice__parameterized2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port Din[1] in module xlslice_v1_0_2_xlslice__parameterized2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port M_ACLK in module s00_couplers_imp_U7G1P5 is either unconnected or has no load
WARNING: [Synth 8-7129] Port M_ARESETN in module s00_couplers_imp_U7G1P5 is either unconnected or has no load
WARNING: [Synth 8-7129] Port ACLK in module pfm_dynamic_interconnect_axilite_user_slr2_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port ARESETN in module pfm_dynamic_interconnect_axilite_user_slr2_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port M_ACLK in module s00_couplers_imp_1MU9KJU is either unconnected or has no load
WARNING: [Synth 8-7129] Port M_ARESETN in module s00_couplers_imp_1MU9KJU is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_ACLK in module s00_couplers_imp_1MU9KJU is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_ARESETN in module s00_couplers_imp_1MU9KJU is either unconnected or has no load
WARNING: [Synth 8-7129] Port M_AXI_arburst in module m01_couplers_imp_1AK2KZO is either unconnected or has no load
WARNING: [Synth 8-7129] Port M_AXI_arcache in module m01_couplers_imp_1AK2KZO is either unconnected or has no load
WARNING: [Synth 8-7129] Port M_AXI_arlen in module m01_couplers_imp_1AK2KZO is either unconnected or has no load
WARNING: [Synth 8-7129] Port M_AXI_arlock in module m01_couplers_imp_1AK2KZO is either unconnected or has no load
WARNING: [Synth 8-7129] Port M_AXI_arqos in module m01_couplers_imp_1AK2KZO is either unconnected or has no load
WARNING: [Synth 8-7129] Port M_AXI_arregion in module m01_couplers_imp_1AK2KZO is either unconnected or has no load
WARNING: [Synth 8-7129] Port M_AXI_arsize in module m01_couplers_imp_1AK2KZO is either unconnected or has no load
WARNING: [Synth 8-7129] Port M_AXI_awburst in module m01_couplers_imp_1AK2KZO is either unconnected or has no load
WARNING: [Synth 8-7129] Port M_AXI_awcache in module m01_couplers_imp_1AK2KZO is either unconnected or has no load
WARNING: [Synth 8-7129] Port M_AXI_awlen in module m01_couplers_imp_1AK2KZO is either unconnected or has no load
WARNING: [Synth 8-7129] Port M_AXI_awlock in module m01_couplers_imp_1AK2KZO is either unconnected or has no load
WARNING: [Synth 8-7129] Port M_AXI_awqos in module m01_couplers_imp_1AK2KZO is either unconnected or has no load
WARNING: [Synth 8-7129] Port M_AXI_awregion in module m01_couplers_imp_1AK2KZO is either unconnected or has no load
WARNING: [Synth 8-7129] Port M_AXI_awsize in module m01_couplers_imp_1AK2KZO is either unconnected or has no load
WARNING: [Synth 8-7129] Port M_AXI_wlast in module m01_couplers_imp_1AK2KZO is either unconnected or has no load
WARNING: [Synth 8-7129] Port M_AXI_rlast in module m01_couplers_imp_1AK2KZO is either unconnected or has no load
WARNING: [Synth 8-7129] Port M_ACLK in module m00_couplers_imp_FK1OBE is either unconnected or has no load
WARNING: [Synth 8-7129] Port M_ARESETN in module m00_couplers_imp_FK1OBE is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_ACLK in module m00_couplers_imp_FK1OBE is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_ARESETN in module m00_couplers_imp_FK1OBE is either unconnected or has no load
WARNING: [Synth 8-7129] Port M_ACLK in module s00_couplers_imp_ZE1UB7 is either unconnected or has no load
WARNING: [Synth 8-7129] Port M_ARESETN in module s00_couplers_imp_ZE1UB7 is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_ACLK in module m02_couplers_imp_X3IKM6 is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_ARESETN in module m02_couplers_imp_X3IKM6 is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_araddr[31] in module m02_couplers_imp_X3IKM6 is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_araddr[30] in module m02_couplers_imp_X3IKM6 is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_araddr[29] in module m02_couplers_imp_X3IKM6 is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_araddr[28] in module m02_couplers_imp_X3IKM6 is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_araddr[27] in module m02_couplers_imp_X3IKM6 is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_araddr[26] in module m02_couplers_imp_X3IKM6 is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_araddr[25] in module m02_couplers_imp_X3IKM6 is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_araddr[24] in module m02_couplers_imp_X3IKM6 is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_araddr[23] in module m02_couplers_imp_X3IKM6 is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_araddr[22] in module m02_couplers_imp_X3IKM6 is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_araddr[21] in module m02_couplers_imp_X3IKM6 is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_araddr[20] in module m02_couplers_imp_X3IKM6 is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_araddr[19] in module m02_couplers_imp_X3IKM6 is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_araddr[18] in module m02_couplers_imp_X3IKM6 is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_araddr[17] in module m02_couplers_imp_X3IKM6 is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_araddr[16] in module m02_couplers_imp_X3IKM6 is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_araddr[15] in module m02_couplers_imp_X3IKM6 is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_araddr[14] in module m02_couplers_imp_X3IKM6 is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_araddr[13] in module m02_couplers_imp_X3IKM6 is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_araddr[12] in module m02_couplers_imp_X3IKM6 is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_araddr[11] in module m02_couplers_imp_X3IKM6 is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_araddr[10] in module m02_couplers_imp_X3IKM6 is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_araddr[9] in module m02_couplers_imp_X3IKM6 is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_awaddr[31] in module m02_couplers_imp_X3IKM6 is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_awaddr[30] in module m02_couplers_imp_X3IKM6 is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_awaddr[29] in module m02_couplers_imp_X3IKM6 is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_awaddr[28] in module m02_couplers_imp_X3IKM6 is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_awaddr[27] in module m02_couplers_imp_X3IKM6 is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_awaddr[26] in module m02_couplers_imp_X3IKM6 is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_awaddr[25] in module m02_couplers_imp_X3IKM6 is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_awaddr[24] in module m02_couplers_imp_X3IKM6 is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_awaddr[23] in module m02_couplers_imp_X3IKM6 is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_awaddr[22] in module m02_couplers_imp_X3IKM6 is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_awaddr[21] in module m02_couplers_imp_X3IKM6 is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_awaddr[20] in module m02_couplers_imp_X3IKM6 is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_awaddr[19] in module m02_couplers_imp_X3IKM6 is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_awaddr[18] in module m02_couplers_imp_X3IKM6 is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_awaddr[17] in module m02_couplers_imp_X3IKM6 is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_awaddr[16] in module m02_couplers_imp_X3IKM6 is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_awaddr[15] in module m02_couplers_imp_X3IKM6 is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_awaddr[14] in module m02_couplers_imp_X3IKM6 is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_awaddr[13] in module m02_couplers_imp_X3IKM6 is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_awaddr[12] in module m02_couplers_imp_X3IKM6 is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_awaddr[11] in module m02_couplers_imp_X3IKM6 is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_awaddr[10] in module m02_couplers_imp_X3IKM6 is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_awaddr[9] in module m02_couplers_imp_X3IKM6 is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_ACLK in module m01_couplers_imp_3FADDP is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_ARESETN in module m01_couplers_imp_3FADDP is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_ACLK in module m00_couplers_imp_14XUPPF is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_ARESETN in module m00_couplers_imp_14XUPPF is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_araddr[31] in module m00_couplers_imp_14XUPPF is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_araddr[30] in module m00_couplers_imp_14XUPPF is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_araddr[29] in module m00_couplers_imp_14XUPPF is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_araddr[28] in module m00_couplers_imp_14XUPPF is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_araddr[27] in module m00_couplers_imp_14XUPPF is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_araddr[26] in module m00_couplers_imp_14XUPPF is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_araddr[25] in module m00_couplers_imp_14XUPPF is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_araddr[24] in module m00_couplers_imp_14XUPPF is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_araddr[23] in module m00_couplers_imp_14XUPPF is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_araddr[22] in module m00_couplers_imp_14XUPPF is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_araddr[21] in module m00_couplers_imp_14XUPPF is either unconnected or has no load
INFO: [Common 17-14] Message 'Synth 8-7129' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 3794.848 ; gain = 360.543 ; free physical = 27037 ; free virtual = 466997
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:08 ; elapsed = 00:00:10 . Memory (MB): peak = 3812.660 ; gain = 378.355 ; free physical = 27016 ; free virtual = 466976
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:08 ; elapsed = 00:00:10 . Memory (MB): peak = 3812.660 ; gain = 378.355 ; free physical = 27016 ; free virtual = 466976
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00.16 ; elapsed = 00:00:00.16 . Memory (MB): peak = 3812.660 ; gain = 0.000 ; free physical = 26976 ; free virtual = 466936
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/home/ziyuanwang/GraphLily/generate_bitstream/build_balance_valtunsigned.2.4/proj/build_dir.hw/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_init_combine_mss_0/pfm_dynamic_init_combine_mss_0/pfm_dynamic_init_combine_mss_0_in_context.xdc] for cell 'init_combine_mss'
Finished Parsing XDC File [/home/ziyuanwang/GraphLily/generate_bitstream/build_balance_valtunsigned.2.4/proj/build_dir.hw/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_init_combine_mss_0/pfm_dynamic_init_combine_mss_0/pfm_dynamic_init_combine_mss_0_in_context.xdc] for cell 'init_combine_mss'
Parsing XDC File [/home/ziyuanwang/GraphLily/generate_bitstream/build_balance_valtunsigned.2.4/proj/build_dir.hw/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_psreset_gate_pr_control_0/pfm_dynamic_psreset_gate_pr_control_0/pfm_dynamic_psreset_gate_pr_control_0_in_context.xdc] for cell 'slr0/expanded_region_resets_slr0/psreset_gate_pr_control'
Finished Parsing XDC File [/home/ziyuanwang/GraphLily/generate_bitstream/build_balance_valtunsigned.2.4/proj/build_dir.hw/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_psreset_gate_pr_control_0/pfm_dynamic_psreset_gate_pr_control_0/pfm_dynamic_psreset_gate_pr_control_0_in_context.xdc] for cell 'slr0/expanded_region_resets_slr0/psreset_gate_pr_control'
Parsing XDC File [/home/ziyuanwang/GraphLily/generate_bitstream/build_balance_valtunsigned.2.4/proj/build_dir.hw/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_psreset_gate_pr_data_0/pfm_dynamic_psreset_gate_pr_data_0/pfm_dynamic_psreset_gate_pr_data_0_in_context.xdc] for cell 'slr0/expanded_region_resets_slr0/psreset_gate_pr_data'
Finished Parsing XDC File [/home/ziyuanwang/GraphLily/generate_bitstream/build_balance_valtunsigned.2.4/proj/build_dir.hw/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_psreset_gate_pr_data_0/pfm_dynamic_psreset_gate_pr_data_0/pfm_dynamic_psreset_gate_pr_data_0_in_context.xdc] for cell 'slr0/expanded_region_resets_slr0/psreset_gate_pr_data'
Parsing XDC File [/home/ziyuanwang/GraphLily/generate_bitstream/build_balance_valtunsigned.2.4/proj/build_dir.hw/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_psreset_gate_pr_dataclk_0/pfm_dynamic_psreset_gate_pr_dataclk_0/pfm_dynamic_psreset_gate_pr_dataclk_0_in_context.xdc] for cell 'slr0/expanded_region_resets_slr0/psreset_gate_pr_dataclk'
Finished Parsing XDC File [/home/ziyuanwang/GraphLily/generate_bitstream/build_balance_valtunsigned.2.4/proj/build_dir.hw/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_psreset_gate_pr_dataclk_0/pfm_dynamic_psreset_gate_pr_dataclk_0/pfm_dynamic_psreset_gate_pr_dataclk_0_in_context.xdc] for cell 'slr0/expanded_region_resets_slr0/psreset_gate_pr_dataclk'
Parsing XDC File [/home/ziyuanwang/GraphLily/generate_bitstream/build_balance_valtunsigned.2.4/proj/build_dir.hw/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_psreset_gate_pr_kernel_0/pfm_dynamic_psreset_gate_pr_kernel_0/pfm_dynamic_psreset_gate_pr_kernel_0_in_context.xdc] for cell 'slr0/expanded_region_resets_slr0/psreset_gate_pr_kernel'
Finished Parsing XDC File [/home/ziyuanwang/GraphLily/generate_bitstream/build_balance_valtunsigned.2.4/proj/build_dir.hw/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_psreset_gate_pr_kernel_0/pfm_dynamic_psreset_gate_pr_kernel_0/pfm_dynamic_psreset_gate_pr_kernel_0_in_context.xdc] for cell 'slr0/expanded_region_resets_slr0/psreset_gate_pr_kernel'
Parsing XDC File [/home/ziyuanwang/GraphLily/generate_bitstream/build_balance_valtunsigned.2.4/proj/build_dir.hw/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_psreset_gate_pr_kernel2_0/pfm_dynamic_psreset_gate_pr_kernel2_0/pfm_dynamic_psreset_gate_pr_kernel2_0_in_context.xdc] for cell 'slr0/expanded_region_resets_slr0/psreset_gate_pr_kernel2'
Finished Parsing XDC File [/home/ziyuanwang/GraphLily/generate_bitstream/build_balance_valtunsigned.2.4/proj/build_dir.hw/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_psreset_gate_pr_kernel2_0/pfm_dynamic_psreset_gate_pr_kernel2_0/pfm_dynamic_psreset_gate_pr_kernel2_0_in_context.xdc] for cell 'slr0/expanded_region_resets_slr0/psreset_gate_pr_kernel2'
Parsing XDC File [/home/ziyuanwang/GraphLily/generate_bitstream/build_balance_valtunsigned.2.4/proj/build_dir.hw/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_logic_reset_op_0/pfm_dynamic_logic_reset_op_0/pfm_dynamic_logic_reset_op_0_in_context.xdc] for cell 'slr0/expanded_region_resets_slr0/logic_reset_op'
Finished Parsing XDC File [/home/ziyuanwang/GraphLily/generate_bitstream/build_balance_valtunsigned.2.4/proj/build_dir.hw/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_logic_reset_op_0/pfm_dynamic_logic_reset_op_0/pfm_dynamic_logic_reset_op_0_in_context.xdc] for cell 'slr0/expanded_region_resets_slr0/logic_reset_op'
Parsing XDC File [/home/ziyuanwang/GraphLily/generate_bitstream/build_balance_valtunsigned.2.4/proj/build_dir.hw/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_util_and2_hbm_0/pfm_dynamic_util_and2_hbm_0/pfm_dynamic_init_cal_combine_mss_0_in_context.xdc] for cell 'slr0/expanded_region_resets_slr0/util_and2_hbm'
Finished Parsing XDC File [/home/ziyuanwang/GraphLily/generate_bitstream/build_balance_valtunsigned.2.4/proj/build_dir.hw/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_util_and2_hbm_0/pfm_dynamic_util_and2_hbm_0/pfm_dynamic_init_cal_combine_mss_0_in_context.xdc] for cell 'slr0/expanded_region_resets_slr0/util_and2_hbm'
Parsing XDC File [/home/ziyuanwang/GraphLily/generate_bitstream/build_balance_valtunsigned.2.4/proj/build_dir.hw/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_util_and2_hbm_ctrl_reset_0/pfm_dynamic_util_and2_hbm_ctrl_reset_0/pfm_dynamic_init_cal_combine_mss_0_in_context.xdc] for cell 'slr0/expanded_region_resets_slr0/util_and2_hbm_ctrl_reset'
Finished Parsing XDC File [/home/ziyuanwang/GraphLily/generate_bitstream/build_balance_valtunsigned.2.4/proj/build_dir.hw/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_util_and2_hbm_ctrl_reset_0/pfm_dynamic_util_and2_hbm_ctrl_reset_0/pfm_dynamic_init_cal_combine_mss_0_in_context.xdc] for cell 'slr0/expanded_region_resets_slr0/util_and2_hbm_ctrl_reset'
Parsing XDC File [/home/ziyuanwang/GraphLily/generate_bitstream/build_balance_valtunsigned.2.4/proj/build_dir.hw/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_util_and2_slr0_0/pfm_dynamic_util_and2_slr0_0/pfm_dynamic_init_cal_combine_mss_0_in_context.xdc] for cell 'slr0/expanded_region_resets_slr0/util_and2_slr0'
Finished Parsing XDC File [/home/ziyuanwang/GraphLily/generate_bitstream/build_balance_valtunsigned.2.4/proj/build_dir.hw/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_util_and2_slr0_0/pfm_dynamic_util_and2_slr0_0/pfm_dynamic_init_cal_combine_mss_0_in_context.xdc] for cell 'slr0/expanded_region_resets_slr0/util_and2_slr0'
Parsing XDC File [/home/ziyuanwang/GraphLily/generate_bitstream/build_balance_valtunsigned.2.4/proj/build_dir.hw/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_xbar_4/pfm_dynamic_xbar_4/pfm_dynamic_xbar_4_in_context.xdc] for cell 'slr0/interconnect_axilite_user_slr0/xbar'
Finished Parsing XDC File [/home/ziyuanwang/GraphLily/generate_bitstream/build_balance_valtunsigned.2.4/proj/build_dir.hw/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_xbar_4/pfm_dynamic_xbar_4/pfm_dynamic_xbar_4_in_context.xdc] for cell 'slr0/interconnect_axilite_user_slr0/xbar'
Parsing XDC File [/home/ziyuanwang/GraphLily/generate_bitstream/build_balance_valtunsigned.2.4/proj/build_dir.hw/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_s00_regslice_15/pfm_dynamic_s00_regslice_15/pfm_dynamic_s00_regslice_16_in_context.xdc] for cell 'slr0/interconnect_axilite_user_slr0/s00_couplers/s00_regslice'
Finished Parsing XDC File [/home/ziyuanwang/GraphLily/generate_bitstream/build_balance_valtunsigned.2.4/proj/build_dir.hw/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_s00_regslice_15/pfm_dynamic_s00_regslice_15/pfm_dynamic_s00_regslice_16_in_context.xdc] for cell 'slr0/interconnect_axilite_user_slr0/s00_couplers/s00_regslice'
Parsing XDC File [/home/ziyuanwang/GraphLily/generate_bitstream/build_balance_valtunsigned.2.4/proj/build_dir.hw/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_m00_regslice_3/pfm_dynamic_m00_regslice_3/pfm_dynamic_s00_regslice_17_in_context.xdc] for cell 'slr0/interconnect_axilite_user_slr0/m00_couplers/m00_regslice'
Finished Parsing XDC File [/home/ziyuanwang/GraphLily/generate_bitstream/build_balance_valtunsigned.2.4/proj/build_dir.hw/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_m00_regslice_3/pfm_dynamic_m00_regslice_3/pfm_dynamic_s00_regslice_17_in_context.xdc] for cell 'slr0/interconnect_axilite_user_slr0/m00_couplers/m00_regslice'
Parsing XDC File [/home/ziyuanwang/GraphLily/generate_bitstream/build_balance_valtunsigned.2.4/proj/build_dir.hw/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_m01_regslice_10/pfm_dynamic_m01_regslice_10/pfm_dynamic_m01_regslice_10_in_context.xdc] for cell 'slr0/interconnect_axilite_user_slr0/m01_couplers/m01_regslice'
Finished Parsing XDC File [/home/ziyuanwang/GraphLily/generate_bitstream/build_balance_valtunsigned.2.4/proj/build_dir.hw/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_m01_regslice_10/pfm_dynamic_m01_regslice_10/pfm_dynamic_m01_regslice_10_in_context.xdc] for cell 'slr0/interconnect_axilite_user_slr0/m01_couplers/m01_regslice'
Parsing XDC File [/home/ziyuanwang/GraphLily/generate_bitstream/build_balance_valtunsigned.2.4/proj/build_dir.hw/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_auto_cc_0/pfm_dynamic_auto_cc_0/pfm_dynamic_auto_cc_0_in_context.xdc] for cell 'slr0/interconnect_axilite_user_slr0/m01_couplers/auto_cc'
Finished Parsing XDC File [/home/ziyuanwang/GraphLily/generate_bitstream/build_balance_valtunsigned.2.4/proj/build_dir.hw/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_auto_cc_0/pfm_dynamic_auto_cc_0/pfm_dynamic_auto_cc_0_in_context.xdc] for cell 'slr0/interconnect_axilite_user_slr0/m01_couplers/auto_cc'
Parsing XDC File [/home/ziyuanwang/GraphLily/generate_bitstream/build_balance_valtunsigned.2.4/proj/build_dir.hw/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_axi_gpio_null_slr0_0/pfm_dynamic_axi_gpio_null_slr0_0/pfm_dynamic_axi_gpio_null_slr0_0_in_context.xdc] for cell 'slr0/axi_gpio_null_slr0'
Finished Parsing XDC File [/home/ziyuanwang/GraphLily/generate_bitstream/build_balance_valtunsigned.2.4/proj/build_dir.hw/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_axi_gpio_null_slr0_0/pfm_dynamic_axi_gpio_null_slr0_0/pfm_dynamic_axi_gpio_null_slr0_0_in_context.xdc] for cell 'slr0/axi_gpio_null_slr0'
Parsing XDC File [/home/ziyuanwang/GraphLily/generate_bitstream/build_balance_valtunsigned.2.4/proj/build_dir.hw/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_psreset_gate_pr_control_1/pfm_dynamic_psreset_gate_pr_control_1/pfm_dynamic_psreset_gate_pr_control_1_in_context.xdc] for cell 'slr1/expanded_region_resets_slr1/psreset_gate_pr_control'
Finished Parsing XDC File [/home/ziyuanwang/GraphLily/generate_bitstream/build_balance_valtunsigned.2.4/proj/build_dir.hw/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_psreset_gate_pr_control_1/pfm_dynamic_psreset_gate_pr_control_1/pfm_dynamic_psreset_gate_pr_control_1_in_context.xdc] for cell 'slr1/expanded_region_resets_slr1/psreset_gate_pr_control'
Parsing XDC File [/home/ziyuanwang/GraphLily/generate_bitstream/build_balance_valtunsigned.2.4/proj/build_dir.hw/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_psreset_gate_pr_data_1/pfm_dynamic_psreset_gate_pr_data_1/pfm_dynamic_psreset_gate_pr_data_1_in_context.xdc] for cell 'slr1/expanded_region_resets_slr1/psreset_gate_pr_data'
Finished Parsing XDC File [/home/ziyuanwang/GraphLily/generate_bitstream/build_balance_valtunsigned.2.4/proj/build_dir.hw/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_psreset_gate_pr_data_1/pfm_dynamic_psreset_gate_pr_data_1/pfm_dynamic_psreset_gate_pr_data_1_in_context.xdc] for cell 'slr1/expanded_region_resets_slr1/psreset_gate_pr_data'
Parsing XDC File [/home/ziyuanwang/GraphLily/generate_bitstream/build_balance_valtunsigned.2.4/proj/build_dir.hw/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_psreset_gate_pr_dataclk_1/pfm_dynamic_psreset_gate_pr_dataclk_1/pfm_dynamic_psreset_gate_pr_dataclk_1_in_context.xdc] for cell 'slr1/expanded_region_resets_slr1/psreset_gate_pr_dataclk'
Finished Parsing XDC File [/home/ziyuanwang/GraphLily/generate_bitstream/build_balance_valtunsigned.2.4/proj/build_dir.hw/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_psreset_gate_pr_dataclk_1/pfm_dynamic_psreset_gate_pr_dataclk_1/pfm_dynamic_psreset_gate_pr_dataclk_1_in_context.xdc] for cell 'slr1/expanded_region_resets_slr1/psreset_gate_pr_dataclk'
Parsing XDC File [/home/ziyuanwang/GraphLily/generate_bitstream/build_balance_valtunsigned.2.4/proj/build_dir.hw/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_psreset_gate_pr_ddr_0/pfm_dynamic_psreset_gate_pr_ddr_0/pfm_dynamic_psreset_gate_pr_data_1_in_context.xdc] for cell 'slr1/expanded_region_resets_slr1/psreset_gate_pr_ddr'
Finished Parsing XDC File [/home/ziyuanwang/GraphLily/generate_bitstream/build_balance_valtunsigned.2.4/proj/build_dir.hw/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_psreset_gate_pr_ddr_0/pfm_dynamic_psreset_gate_pr_ddr_0/pfm_dynamic_psreset_gate_pr_data_1_in_context.xdc] for cell 'slr1/expanded_region_resets_slr1/psreset_gate_pr_ddr'
Parsing XDC File [/home/ziyuanwang/GraphLily/generate_bitstream/build_balance_valtunsigned.2.4/proj/build_dir.hw/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_psreset_gate_pr_kernel_1/pfm_dynamic_psreset_gate_pr_kernel_1/pfm_dynamic_psreset_gate_pr_kernel_1_in_context.xdc] for cell 'slr1/expanded_region_resets_slr1/psreset_gate_pr_kernel'
Finished Parsing XDC File [/home/ziyuanwang/GraphLily/generate_bitstream/build_balance_valtunsigned.2.4/proj/build_dir.hw/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_psreset_gate_pr_kernel_1/pfm_dynamic_psreset_gate_pr_kernel_1/pfm_dynamic_psreset_gate_pr_kernel_1_in_context.xdc] for cell 'slr1/expanded_region_resets_slr1/psreset_gate_pr_kernel'
Parsing XDC File [/home/ziyuanwang/GraphLily/generate_bitstream/build_balance_valtunsigned.2.4/proj/build_dir.hw/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_psreset_gate_pr_kernel2_1/pfm_dynamic_psreset_gate_pr_kernel2_1/pfm_dynamic_psreset_gate_pr_kernel2_1_in_context.xdc] for cell 'slr1/expanded_region_resets_slr1/psreset_gate_pr_kernel2'
Finished Parsing XDC File [/home/ziyuanwang/GraphLily/generate_bitstream/build_balance_valtunsigned.2.4/proj/build_dir.hw/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_psreset_gate_pr_kernel2_1/pfm_dynamic_psreset_gate_pr_kernel2_1/pfm_dynamic_psreset_gate_pr_kernel2_1_in_context.xdc] for cell 'slr1/expanded_region_resets_slr1/psreset_gate_pr_kernel2'
Parsing XDC File [/home/ziyuanwang/GraphLily/generate_bitstream/build_balance_valtunsigned.2.4/proj/build_dir.hw/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_util_and2_slr1_0/pfm_dynamic_util_and2_slr1_0/pfm_dynamic_init_cal_combine_mss_0_in_context.xdc] for cell 'slr1/expanded_region_resets_slr1/util_and2_slr1'
Finished Parsing XDC File [/home/ziyuanwang/GraphLily/generate_bitstream/build_balance_valtunsigned.2.4/proj/build_dir.hw/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_util_and2_slr1_0/pfm_dynamic_util_and2_slr1_0/pfm_dynamic_init_cal_combine_mss_0_in_context.xdc] for cell 'slr1/expanded_region_resets_slr1/util_and2_slr1'
Parsing XDC File [/home/ziyuanwang/GraphLily/generate_bitstream/build_balance_valtunsigned.2.4/proj/build_dir.hw/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_xbar_2/pfm_dynamic_xbar_2/pfm_dynamic_xbar_2_in_context.xdc] for cell 'slr1/interconnect_axilite_user_slr1/xbar'
Finished Parsing XDC File [/home/ziyuanwang/GraphLily/generate_bitstream/build_balance_valtunsigned.2.4/proj/build_dir.hw/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_xbar_2/pfm_dynamic_xbar_2/pfm_dynamic_xbar_2_in_context.xdc] for cell 'slr1/interconnect_axilite_user_slr1/xbar'
Parsing XDC File [/home/ziyuanwang/GraphLily/generate_bitstream/build_balance_valtunsigned.2.4/proj/build_dir.hw/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_s00_regslice_16/pfm_dynamic_s00_regslice_16/pfm_dynamic_s00_regslice_16_in_context.xdc] for cell 'slr1/interconnect_axilite_user_slr1/s00_couplers/s00_regslice'
Finished Parsing XDC File [/home/ziyuanwang/GraphLily/generate_bitstream/build_balance_valtunsigned.2.4/proj/build_dir.hw/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_s00_regslice_16/pfm_dynamic_s00_regslice_16/pfm_dynamic_s00_regslice_16_in_context.xdc] for cell 'slr1/interconnect_axilite_user_slr1/s00_couplers/s00_regslice'
Parsing XDC File [/home/ziyuanwang/GraphLily/generate_bitstream/build_balance_valtunsigned.2.4/proj/build_dir.hw/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_m00_regslice_4/pfm_dynamic_m00_regslice_4/pfm_dynamic_s00_regslice_17_in_context.xdc] for cell 'slr1/interconnect_axilite_user_slr1/m00_couplers/m00_regslice'
Finished Parsing XDC File [/home/ziyuanwang/GraphLily/generate_bitstream/build_balance_valtunsigned.2.4/proj/build_dir.hw/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_m00_regslice_4/pfm_dynamic_m00_regslice_4/pfm_dynamic_s00_regslice_17_in_context.xdc] for cell 'slr1/interconnect_axilite_user_slr1/m00_couplers/m00_regslice'
Parsing XDC File [/home/ziyuanwang/GraphLily/generate_bitstream/build_balance_valtunsigned.2.4/proj/build_dir.hw/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_m01_regslice_11/pfm_dynamic_m01_regslice_11/pfm_dynamic_s00_regslice_16_in_context.xdc] for cell 'slr1/interconnect_axilite_user_slr1/m01_couplers/m01_regslice'
Finished Parsing XDC File [/home/ziyuanwang/GraphLily/generate_bitstream/build_balance_valtunsigned.2.4/proj/build_dir.hw/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_m01_regslice_11/pfm_dynamic_m01_regslice_11/pfm_dynamic_s00_regslice_16_in_context.xdc] for cell 'slr1/interconnect_axilite_user_slr1/m01_couplers/m01_regslice'
Parsing XDC File [/home/ziyuanwang/GraphLily/generate_bitstream/build_balance_valtunsigned.2.4/proj/build_dir.hw/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_m02_regslice_0/pfm_dynamic_m02_regslice_0/pfm_dynamic_s00_regslice_17_in_context.xdc] for cell 'slr1/interconnect_axilite_user_slr1/m02_couplers/m02_regslice'
Finished Parsing XDC File [/home/ziyuanwang/GraphLily/generate_bitstream/build_balance_valtunsigned.2.4/proj/build_dir.hw/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_m02_regslice_0/pfm_dynamic_m02_regslice_0/pfm_dynamic_s00_regslice_17_in_context.xdc] for cell 'slr1/interconnect_axilite_user_slr1/m02_couplers/m02_regslice'
Parsing XDC File [/home/ziyuanwang/GraphLily/generate_bitstream/build_balance_valtunsigned.2.4/proj/build_dir.hw/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_axi_cdc_xdma_0/pfm_dynamic_axi_cdc_xdma_0/pfm_dynamic_axi_cdc_xdma_0_in_context.xdc] for cell 'slr1/axi_cdc_xdma'
Finished Parsing XDC File [/home/ziyuanwang/GraphLily/generate_bitstream/build_balance_valtunsigned.2.4/proj/build_dir.hw/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_axi_cdc_xdma_0/pfm_dynamic_axi_cdc_xdma_0/pfm_dynamic_axi_cdc_xdma_0_in_context.xdc] for cell 'slr1/axi_cdc_xdma'
Parsing XDC File [/home/ziyuanwang/GraphLily/generate_bitstream/build_balance_valtunsigned.2.4/proj/build_dir.hw/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_axi_gpio_null_slr1_0/pfm_dynamic_axi_gpio_null_slr1_0/pfm_dynamic_axi_gpio_null_slr0_0_in_context.xdc] for cell 'slr1/axi_gpio_null_slr1'
Finished Parsing XDC File [/home/ziyuanwang/GraphLily/generate_bitstream/build_balance_valtunsigned.2.4/proj/build_dir.hw/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_axi_gpio_null_slr1_0/pfm_dynamic_axi_gpio_null_slr1_0/pfm_dynamic_axi_gpio_null_slr0_0_in_context.xdc] for cell 'slr1/axi_gpio_null_slr1'
Parsing XDC File [/home/ziyuanwang/GraphLily/generate_bitstream/build_balance_valtunsigned.2.4/proj/build_dir.hw/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_sdx_mss_regslice_0/pfm_dynamic_sdx_mss_regslice_0/pfm_dynamic_sdx_mss_regslice_0_in_context.xdc] for cell 'slr1/sdx_mss_regslice'
Finished Parsing XDC File [/home/ziyuanwang/GraphLily/generate_bitstream/build_balance_valtunsigned.2.4/proj/build_dir.hw/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_sdx_mss_regslice_0/pfm_dynamic_sdx_mss_regslice_0/pfm_dynamic_sdx_mss_regslice_0_in_context.xdc] for cell 'slr1/sdx_mss_regslice'
Parsing XDC File [/home/ziyuanwang/GraphLily/generate_bitstream/build_balance_valtunsigned.2.4/proj/build_dir.hw/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_psreset_gate_pr_control_2/pfm_dynamic_psreset_gate_pr_control_2/pfm_dynamic_psreset_gate_pr_control_2_in_context.xdc] for cell 'slr2/expanded_region_resets_slr2/psreset_gate_pr_control'
Finished Parsing XDC File [/home/ziyuanwang/GraphLily/generate_bitstream/build_balance_valtunsigned.2.4/proj/build_dir.hw/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_psreset_gate_pr_control_2/pfm_dynamic_psreset_gate_pr_control_2/pfm_dynamic_psreset_gate_pr_control_2_in_context.xdc] for cell 'slr2/expanded_region_resets_slr2/psreset_gate_pr_control'
Parsing XDC File [/home/ziyuanwang/GraphLily/generate_bitstream/build_balance_valtunsigned.2.4/proj/build_dir.hw/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_psreset_gate_pr_data_2/pfm_dynamic_psreset_gate_pr_data_2/pfm_dynamic_psreset_gate_pr_data_2_in_context.xdc] for cell 'slr2/expanded_region_resets_slr2/psreset_gate_pr_data'
Finished Parsing XDC File [/home/ziyuanwang/GraphLily/generate_bitstream/build_balance_valtunsigned.2.4/proj/build_dir.hw/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_psreset_gate_pr_data_2/pfm_dynamic_psreset_gate_pr_data_2/pfm_dynamic_psreset_gate_pr_data_2_in_context.xdc] for cell 'slr2/expanded_region_resets_slr2/psreset_gate_pr_data'
Parsing XDC File [/home/ziyuanwang/GraphLily/generate_bitstream/build_balance_valtunsigned.2.4/proj/build_dir.hw/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_psreset_gate_pr_dataclk_2/pfm_dynamic_psreset_gate_pr_dataclk_2/pfm_dynamic_psreset_gate_pr_dataclk_2_in_context.xdc] for cell 'slr2/expanded_region_resets_slr2/psreset_gate_pr_dataclk'
Finished Parsing XDC File [/home/ziyuanwang/GraphLily/generate_bitstream/build_balance_valtunsigned.2.4/proj/build_dir.hw/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_psreset_gate_pr_dataclk_2/pfm_dynamic_psreset_gate_pr_dataclk_2/pfm_dynamic_psreset_gate_pr_dataclk_2_in_context.xdc] for cell 'slr2/expanded_region_resets_slr2/psreset_gate_pr_dataclk'
Parsing XDC File [/home/ziyuanwang/GraphLily/generate_bitstream/build_balance_valtunsigned.2.4/proj/build_dir.hw/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_psreset_gate_pr_kernel_2/pfm_dynamic_psreset_gate_pr_kernel_2/pfm_dynamic_psreset_gate_pr_kernel_2_in_context.xdc] for cell 'slr2/expanded_region_resets_slr2/psreset_gate_pr_kernel'
Finished Parsing XDC File [/home/ziyuanwang/GraphLily/generate_bitstream/build_balance_valtunsigned.2.4/proj/build_dir.hw/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_psreset_gate_pr_kernel_2/pfm_dynamic_psreset_gate_pr_kernel_2/pfm_dynamic_psreset_gate_pr_kernel_2_in_context.xdc] for cell 'slr2/expanded_region_resets_slr2/psreset_gate_pr_kernel'
Parsing XDC File [/home/ziyuanwang/GraphLily/generate_bitstream/build_balance_valtunsigned.2.4/proj/build_dir.hw/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_psreset_gate_pr_kernel2_2/pfm_dynamic_psreset_gate_pr_kernel2_2/pfm_dynamic_psreset_gate_pr_kernel2_2_in_context.xdc] for cell 'slr2/expanded_region_resets_slr2/psreset_gate_pr_kernel2'
Finished Parsing XDC File [/home/ziyuanwang/GraphLily/generate_bitstream/build_balance_valtunsigned.2.4/proj/build_dir.hw/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_psreset_gate_pr_kernel2_2/pfm_dynamic_psreset_gate_pr_kernel2_2/pfm_dynamic_psreset_gate_pr_kernel2_2_in_context.xdc] for cell 'slr2/expanded_region_resets_slr2/psreset_gate_pr_kernel2'
Parsing XDC File [/home/ziyuanwang/GraphLily/generate_bitstream/build_balance_valtunsigned.2.4/proj/build_dir.hw/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_logic_reset_op_1/pfm_dynamic_logic_reset_op_1/pfm_dynamic_logic_reset_op_1_in_context.xdc] for cell 'slr2/expanded_region_resets_slr2/logic_reset_op'
Finished Parsing XDC File [/home/ziyuanwang/GraphLily/generate_bitstream/build_balance_valtunsigned.2.4/proj/build_dir.hw/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_logic_reset_op_1/pfm_dynamic_logic_reset_op_1/pfm_dynamic_logic_reset_op_1_in_context.xdc] for cell 'slr2/expanded_region_resets_slr2/logic_reset_op'
Parsing XDC File [/home/ziyuanwang/GraphLily/generate_bitstream/build_balance_valtunsigned.2.4/proj/build_dir.hw/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_freq_counter_0_0/pfm_dynamic_freq_counter_0_0/pfm_dynamic_freq_counter_0_0_in_context.xdc] for cell 'slr2/frequency_counters/freq_counter_0'
Finished Parsing XDC File [/home/ziyuanwang/GraphLily/generate_bitstream/build_balance_valtunsigned.2.4/proj/build_dir.hw/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_freq_counter_0_0/pfm_dynamic_freq_counter_0_0/pfm_dynamic_freq_counter_0_0_in_context.xdc] for cell 'slr2/frequency_counters/freq_counter_0'
Parsing XDC File [/home/ziyuanwang/GraphLily/generate_bitstream/build_balance_valtunsigned.2.4/proj/build_dir.hw/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_freq_counter_1_0/pfm_dynamic_freq_counter_1_0/pfm_dynamic_freq_counter_0_0_in_context.xdc] for cell 'slr2/frequency_counters/freq_counter_1'
Finished Parsing XDC File [/home/ziyuanwang/GraphLily/generate_bitstream/build_balance_valtunsigned.2.4/proj/build_dir.hw/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_freq_counter_1_0/pfm_dynamic_freq_counter_1_0/pfm_dynamic_freq_counter_0_0_in_context.xdc] for cell 'slr2/frequency_counters/freq_counter_1'
Parsing XDC File [/home/ziyuanwang/GraphLily/generate_bitstream/build_balance_valtunsigned.2.4/proj/build_dir.hw/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_util_and2_slr2_0/pfm_dynamic_util_and2_slr2_0/pfm_dynamic_init_cal_combine_mss_0_in_context.xdc] for cell 'slr2/shutdown_slr2/util_and2_slr2'
Finished Parsing XDC File [/home/ziyuanwang/GraphLily/generate_bitstream/build_balance_valtunsigned.2.4/proj/build_dir.hw/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_util_and2_slr2_0/pfm_dynamic_util_and2_slr2_0/pfm_dynamic_init_cal_combine_mss_0_in_context.xdc] for cell 'slr2/shutdown_slr2/util_and2_slr2'
Parsing XDC File [/home/ziyuanwang/GraphLily/generate_bitstream/build_balance_valtunsigned.2.4/proj/build_dir.hw/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_xbar_3/pfm_dynamic_xbar_3/pfm_dynamic_xbar_3_in_context.xdc] for cell 'slr2/axi_interconnect_0/xbar'
Finished Parsing XDC File [/home/ziyuanwang/GraphLily/generate_bitstream/build_balance_valtunsigned.2.4/proj/build_dir.hw/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_xbar_3/pfm_dynamic_xbar_3/pfm_dynamic_xbar_3_in_context.xdc] for cell 'slr2/axi_interconnect_0/xbar'
Parsing XDC File [/home/ziyuanwang/GraphLily/generate_bitstream/build_balance_valtunsigned.2.4/proj/build_dir.hw/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_m01_regslice_12/pfm_dynamic_m01_regslice_12/pfm_dynamic_m01_regslice_12_in_context.xdc] for cell 'slr2/axi_interconnect_0/m01_couplers/m01_regslice'
Finished Parsing XDC File [/home/ziyuanwang/GraphLily/generate_bitstream/build_balance_valtunsigned.2.4/proj/build_dir.hw/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_m01_regslice_12/pfm_dynamic_m01_regslice_12/pfm_dynamic_m01_regslice_12_in_context.xdc] for cell 'slr2/axi_interconnect_0/m01_couplers/m01_regslice'
Parsing XDC File [/home/ziyuanwang/GraphLily/generate_bitstream/build_balance_valtunsigned.2.4/proj/build_dir.hw/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_auto_cc_1/pfm_dynamic_auto_cc_1/pfm_dynamic_auto_cc_1_in_context.xdc] for cell 'slr2/axi_interconnect_0/m01_couplers/auto_cc'
Finished Parsing XDC File [/home/ziyuanwang/GraphLily/generate_bitstream/build_balance_valtunsigned.2.4/proj/build_dir.hw/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_auto_cc_1/pfm_dynamic_auto_cc_1/pfm_dynamic_auto_cc_1_in_context.xdc] for cell 'slr2/axi_interconnect_0/m01_couplers/auto_cc'
Parsing XDC File [/home/ziyuanwang/GraphLily/generate_bitstream/build_balance_valtunsigned.2.4/proj/build_dir.hw/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_s00_regslice_17/pfm_dynamic_s00_regslice_17/pfm_dynamic_s00_regslice_17_in_context.xdc] for cell 'slr2/interconnect_axilite_user_slr2/s00_couplers/s00_regslice'
Finished Parsing XDC File [/home/ziyuanwang/GraphLily/generate_bitstream/build_balance_valtunsigned.2.4/proj/build_dir.hw/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_s00_regslice_17/pfm_dynamic_s00_regslice_17/pfm_dynamic_s00_regslice_17_in_context.xdc] for cell 'slr2/interconnect_axilite_user_slr2/s00_couplers/s00_regslice'
Parsing XDC File [/home/ziyuanwang/GraphLily/generate_bitstream/build_balance_valtunsigned.2.4/proj/build_dir.hw/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_axi_gpio_null_slr2_0/pfm_dynamic_axi_gpio_null_slr2_0/pfm_dynamic_axi_gpio_null_slr0_0_in_context.xdc] for cell 'slr2/axi_gpio_null_slr2'
Finished Parsing XDC File [/home/ziyuanwang/GraphLily/generate_bitstream/build_balance_valtunsigned.2.4/proj/build_dir.hw/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_axi_gpio_null_slr2_0/pfm_dynamic_axi_gpio_null_slr2_0/pfm_dynamic_axi_gpio_null_slr0_0_in_context.xdc] for cell 'slr2/axi_gpio_null_slr2'
Parsing XDC File [/home/ziyuanwang/GraphLily/generate_bitstream/build_balance_valtunsigned.2.4/proj/build_dir.hw/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_axi_vip_ctrl_hbm_mgntpf_0/pfm_dynamic_axi_vip_ctrl_hbm_mgntpf_0/pfm_dynamic_axi_vip_ctrl_hbm_mgntpf_0_in_context.xdc] for cell 'axi_vip_ctrl_hbm_mgntpf'
Finished Parsing XDC File [/home/ziyuanwang/GraphLily/generate_bitstream/build_balance_valtunsigned.2.4/proj/build_dir.hw/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_axi_vip_ctrl_hbm_mgntpf_0/pfm_dynamic_axi_vip_ctrl_hbm_mgntpf_0/pfm_dynamic_axi_vip_ctrl_hbm_mgntpf_0_in_context.xdc] for cell 'axi_vip_ctrl_hbm_mgntpf'
Parsing XDC File [/home/ziyuanwang/GraphLily/generate_bitstream/build_balance_valtunsigned.2.4/proj/build_dir.hw/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_axi_vip_ctrl_mgntpf_0/pfm_dynamic_axi_vip_ctrl_mgntpf_0/pfm_dynamic_axi_vip_ctrl_mgntpf_0_in_context.xdc] for cell 'axi_vip_ctrl_mgntpf'
Finished Parsing XDC File [/home/ziyuanwang/GraphLily/generate_bitstream/build_balance_valtunsigned.2.4/proj/build_dir.hw/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_axi_vip_ctrl_mgntpf_0/pfm_dynamic_axi_vip_ctrl_mgntpf_0/pfm_dynamic_axi_vip_ctrl_mgntpf_0_in_context.xdc] for cell 'axi_vip_ctrl_mgntpf'
Parsing XDC File [/home/ziyuanwang/GraphLily/generate_bitstream/build_balance_valtunsigned.2.4/proj/build_dir.hw/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_axi_vip_ctrl_userpf_0/pfm_dynamic_axi_vip_ctrl_userpf_0/pfm_dynamic_axi_vip_ctrl_mgntpf_0_in_context.xdc] for cell 'axi_vip_ctrl_userpf'
Finished Parsing XDC File [/home/ziyuanwang/GraphLily/generate_bitstream/build_balance_valtunsigned.2.4/proj/build_dir.hw/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_axi_vip_ctrl_userpf_0/pfm_dynamic_axi_vip_ctrl_userpf_0/pfm_dynamic_axi_vip_ctrl_mgntpf_0_in_context.xdc] for cell 'axi_vip_ctrl_userpf'
Parsing XDC File [/home/ziyuanwang/GraphLily/generate_bitstream/build_balance_valtunsigned.2.4/proj/build_dir.hw/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_axi_vip_data_0/pfm_dynamic_axi_vip_data_0/pfm_dynamic_axi_vip_data_0_in_context.xdc] for cell 'axi_vip_data'
Finished Parsing XDC File [/home/ziyuanwang/GraphLily/generate_bitstream/build_balance_valtunsigned.2.4/proj/build_dir.hw/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_axi_vip_data_0/pfm_dynamic_axi_vip_data_0/pfm_dynamic_axi_vip_data_0_in_context.xdc] for cell 'axi_vip_data'
Parsing XDC File [/home/ziyuanwang/GraphLily/generate_bitstream/build_balance_valtunsigned.2.4/proj/build_dir.hw/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_axilite_user_input_reg_0/pfm_dynamic_axilite_user_input_reg_0/pfm_dynamic_axilite_user_input_reg_0_in_context.xdc] for cell 'axilite_user_input_reg'
Finished Parsing XDC File [/home/ziyuanwang/GraphLily/generate_bitstream/build_balance_valtunsigned.2.4/proj/build_dir.hw/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_axilite_user_input_reg_0/pfm_dynamic_axilite_user_input_reg_0/pfm_dynamic_axilite_user_input_reg_0_in_context.xdc] for cell 'axilite_user_input_reg'
Parsing XDC File [/home/ziyuanwang/GraphLily/generate_bitstream/build_balance_valtunsigned.2.4/proj/build_dir.hw/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_debug_bridge_xsdbm_0/pfm_dynamic_debug_bridge_xsdbm_0/pfm_dynamic_debug_bridge_xsdbm_0_in_context.xdc] for cell 'debug_bridge_xsdbm'
Finished Parsing XDC File [/home/ziyuanwang/GraphLily/generate_bitstream/build_balance_valtunsigned.2.4/proj/build_dir.hw/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_debug_bridge_xsdbm_0/pfm_dynamic_debug_bridge_xsdbm_0/pfm_dynamic_debug_bridge_xsdbm_0_in_context.xdc] for cell 'debug_bridge_xsdbm'
Parsing XDC File [/home/ziyuanwang/GraphLily/generate_bitstream/build_balance_valtunsigned.2.4/proj/build_dir.hw/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_hmss_0_0/pfm_dynamic_hmss_0_0/pfm_dynamic_hmss_0_0_in_context.xdc] for cell 'hmss_0'
create_clock: Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 3862.160 ; gain = 12.875 ; free physical = 26709 ; free virtual = 466669
Finished Parsing XDC File [/home/ziyuanwang/GraphLily/generate_bitstream/build_balance_valtunsigned.2.4/proj/build_dir.hw/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_hmss_0_0/pfm_dynamic_hmss_0_0/pfm_dynamic_hmss_0_0_in_context.xdc] for cell 'hmss_0'
Parsing XDC File [/home/ziyuanwang/GraphLily/generate_bitstream/build_balance_valtunsigned.2.4/proj/build_dir.hw/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_memory_subsystem_0/pfm_dynamic_memory_subsystem_0/pfm_dynamic_memory_subsystem_0_in_context.xdc] for cell 'memory_subsystem'
Finished Parsing XDC File [/home/ziyuanwang/GraphLily/generate_bitstream/build_balance_valtunsigned.2.4/proj/build_dir.hw/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_memory_subsystem_0/pfm_dynamic_memory_subsystem_0/pfm_dynamic_memory_subsystem_0_in_context.xdc] for cell 'memory_subsystem'
Parsing XDC File [/home/ziyuanwang/GraphLily/generate_bitstream/build_balance_valtunsigned.2.4/proj/build_dir.hw/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_init_cal_combine_mss_0/pfm_dynamic_init_cal_combine_mss_0/pfm_dynamic_init_cal_combine_mss_0_in_context.xdc] for cell 'init_cal_combine_mss'
Finished Parsing XDC File [/home/ziyuanwang/GraphLily/generate_bitstream/build_balance_valtunsigned.2.4/proj/build_dir.hw/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_init_cal_combine_mss_0/pfm_dynamic_init_cal_combine_mss_0/pfm_dynamic_init_cal_combine_mss_0_in_context.xdc] for cell 'init_cal_combine_mss'
Parsing XDC File [/home/ziyuanwang/GraphLily/generate_bitstream/build_balance_valtunsigned.2.4/proj/build_dir.hw/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_regslice_pipe_ctrl_hbm_mgntpf_0/pfm_dynamic_regslice_pipe_ctrl_hbm_mgntpf_0/pfm_dynamic_regslice_pipe_ctrl_hbm_mgntpf_0_in_context.xdc] for cell 'regslice_pipe_ctrl_hbm_mgntpf'
Finished Parsing XDC File [/home/ziyuanwang/GraphLily/generate_bitstream/build_balance_valtunsigned.2.4/proj/build_dir.hw/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_regslice_pipe_ctrl_hbm_mgntpf_0/pfm_dynamic_regslice_pipe_ctrl_hbm_mgntpf_0/pfm_dynamic_regslice_pipe_ctrl_hbm_mgntpf_0_in_context.xdc] for cell 'regslice_pipe_ctrl_hbm_mgntpf'
Parsing XDC File [/home/ziyuanwang/GraphLily/generate_bitstream/build_balance_valtunsigned.2.4/proj/build_dir.hw/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_regslice_pipe_ctrl_mgntpf_0/pfm_dynamic_regslice_pipe_ctrl_mgntpf_0/pfm_dynamic_regslice_pipe_ctrl_mgntpf_0_in_context.xdc] for cell 'regslice_pipe_ctrl_mgntpf'
Finished Parsing XDC File [/home/ziyuanwang/GraphLily/generate_bitstream/build_balance_valtunsigned.2.4/proj/build_dir.hw/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_regslice_pipe_ctrl_mgntpf_0/pfm_dynamic_regslice_pipe_ctrl_mgntpf_0/pfm_dynamic_regslice_pipe_ctrl_mgntpf_0_in_context.xdc] for cell 'regslice_pipe_ctrl_mgntpf'
Parsing XDC File [/home/ziyuanwang/GraphLily/generate_bitstream/build_balance_valtunsigned.2.4/proj/build_dir.hw/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_xdma_smartconnect_0/pfm_dynamic_xdma_smartconnect_0/pfm_dynamic_xdma_smartconnect_0_in_context.xdc] for cell 'xdma_smartconnect'
Finished Parsing XDC File [/home/ziyuanwang/GraphLily/generate_bitstream/build_balance_valtunsigned.2.4/proj/build_dir.hw/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_xdma_smartconnect_0/pfm_dynamic_xdma_smartconnect_0/pfm_dynamic_xdma_smartconnect_0_in_context.xdc] for cell 'xdma_smartconnect'
Parsing XDC File [/home/ziyuanwang/GraphLily/generate_bitstream/build_balance_valtunsigned.2.4/proj/build_dir.hw/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_overlay_1_0/pfm_dynamic_overlay_1_0/pfm_dynamic_overlay_1_0_in_context.xdc] for cell 'overlay_1'
Finished Parsing XDC File [/home/ziyuanwang/GraphLily/generate_bitstream/build_balance_valtunsigned.2.4/proj/build_dir.hw/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_overlay_1_0/pfm_dynamic_overlay_1_0/pfm_dynamic_overlay_1_0_in_context.xdc] for cell 'overlay_1'
Parsing XDC File [/home/ziyuanwang/GraphLily/generate_bitstream/build_balance_valtunsigned.2.4/proj/build_dir.hw/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/pfm_dynamic_ooc.xdc]
WARNING: [Constraints 18-619] A clock with name 'hbm_ref_clk' already exists, overwriting the previous clock with the same name. [/home/ziyuanwang/GraphLily/generate_bitstream/build_balance_valtunsigned.2.4/proj/build_dir.hw/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/pfm_dynamic_ooc.xdc:14]
WARNING: [Constraints 18-619] A clock with name 'c0_sys_clk_p' already exists, overwriting the previous clock with the same name. [/home/ziyuanwang/GraphLily/generate_bitstream/build_balance_valtunsigned.2.4/proj/build_dir.hw/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/pfm_dynamic_ooc.xdc:16]
Finished Parsing XDC File [/home/ziyuanwang/GraphLily/generate_bitstream/build_balance_valtunsigned.2.4/proj/build_dir.hw/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/pfm_dynamic_ooc.xdc]
Parsing XDC File [/home/ziyuanwang/GraphLily/generate_bitstream/build_balance_valtunsigned.2.4/proj/build_dir.hw/link/vivado/vpl/prj/prj.runs/my_rm_synth_1/dont_touch.xdc]
Finished Parsing XDC File [/home/ziyuanwang/GraphLily/generate_bitstream/build_balance_valtunsigned.2.4/proj/build_dir.hw/link/vivado/vpl/prj/prj.runs/my_rm_synth_1/dont_touch.xdc]
Parsing XDC File [/home/ziyuanwang/GraphLily/generate_bitstream/build_balance_valtunsigned.2.4/proj/build_dir.hw/link/vivado/vpl/output/pfm_dynamic_ooc_copy.xdc]
WARNING: [Constraints 18-619] A clock with name 'clk_gt_freerun' already exists, overwriting the previous clock with the same name. [/home/ziyuanwang/GraphLily/generate_bitstream/build_balance_valtunsigned.2.4/proj/build_dir.hw/link/vivado/vpl/output/pfm_dynamic_ooc_copy.xdc:9]
WARNING: [Constraints 18-619] A clock with name 'clk_out1_pfm_top_clkwiz_hbm_aclk_0' already exists, overwriting the previous clock with the same name. [/home/ziyuanwang/GraphLily/generate_bitstream/build_balance_valtunsigned.2.4/proj/build_dir.hw/link/vivado/vpl/output/pfm_dynamic_ooc_copy.xdc:10]
WARNING: [Constraints 18-619] A clock with name 'clkwiz_kernel2_clk_out1' already exists, overwriting the previous clock with the same name. [/home/ziyuanwang/GraphLily/generate_bitstream/build_balance_valtunsigned.2.4/proj/build_dir.hw/link/vivado/vpl/output/pfm_dynamic_ooc_copy.xdc:11]
WARNING: [Constraints 18-619] A clock with name 'clkwiz_kernel_clk_out1' already exists, overwriting the previous clock with the same name. [/home/ziyuanwang/GraphLily/generate_bitstream/build_balance_valtunsigned.2.4/proj/build_dir.hw/link/vivado/vpl/output/pfm_dynamic_ooc_copy.xdc:12]
WARNING: [Constraints 18-619] A clock with name 'dma_pcie_axi_aclk' already exists, overwriting the previous clock with the same name. [/home/ziyuanwang/GraphLily/generate_bitstream/build_balance_valtunsigned.2.4/proj/build_dir.hw/link/vivado/vpl/output/pfm_dynamic_ooc_copy.xdc:13]
WARNING: [Constraints 18-619] A clock with name 'hbm_ref_clk' already exists, overwriting the previous clock with the same name. [/home/ziyuanwang/GraphLily/generate_bitstream/build_balance_valtunsigned.2.4/proj/build_dir.hw/link/vivado/vpl/output/pfm_dynamic_ooc_copy.xdc:14]
WARNING: [Constraints 18-619] A clock with name 's_axi_aclk' already exists, overwriting the previous clock with the same name. [/home/ziyuanwang/GraphLily/generate_bitstream/build_balance_valtunsigned.2.4/proj/build_dir.hw/link/vivado/vpl/output/pfm_dynamic_ooc_copy.xdc:15]
WARNING: [Constraints 18-619] A clock with name 'c0_sys_clk_p' already exists, overwriting the previous clock with the same name. [/home/ziyuanwang/GraphLily/generate_bitstream/build_balance_valtunsigned.2.4/proj/build_dir.hw/link/vivado/vpl/output/pfm_dynamic_ooc_copy.xdc:16]
WARNING: [Constraints 18-619] A clock with name 'c1_sys_clk_p' already exists, overwriting the previous clock with the same name. [/home/ziyuanwang/GraphLily/generate_bitstream/build_balance_valtunsigned.2.4/proj/build_dir.hw/link/vivado/vpl/output/pfm_dynamic_ooc_copy.xdc:17]
WARNING: [Constraints 18-619] A clock with name 'public_debug_hub_drck' already exists, overwriting the previous clock with the same name. [/home/ziyuanwang/GraphLily/generate_bitstream/build_balance_valtunsigned.2.4/proj/build_dir.hw/link/vivado/vpl/output/pfm_dynamic_ooc_copy.xdc:18]
WARNING: [Constraints 18-619] A clock with name 'public_debug_hub_tck' already exists, overwriting the previous clock with the same name. [/home/ziyuanwang/GraphLily/generate_bitstream/build_balance_valtunsigned.2.4/proj/build_dir.hw/link/vivado/vpl/output/pfm_dynamic_ooc_copy.xdc:19]
WARNING: [Constraints 18-619] A clock with name 'public_debug_hub_update' already exists, overwriting the previous clock with the same name. [/home/ziyuanwang/GraphLily/generate_bitstream/build_balance_valtunsigned.2.4/proj/build_dir.hw/link/vivado/vpl/output/pfm_dynamic_ooc_copy.xdc:20]
CRITICAL WARNING: [Constraints 18-1056] Clock 'USER_clkwiz_kernel_clk_out1' completely overrides clock 'clkwiz_kernel_clk_out1'.
New: create_clock -period 5.000 -name USER_clkwiz_kernel_clk_out1 [get_ports clkwiz_kernel_clk_out1], [/home/ziyuanwang/GraphLily/generate_bitstream/build_balance_valtunsigned.2.4/proj/build_dir.hw/link/vivado/vpl/output/pfm_dynamic_ooc_copy.xdc:24]
Previous: create_clock -period 3.333 -name clkwiz_kernel_clk_out1 [get_ports clkwiz_kernel_clk_out1], [/home/ziyuanwang/GraphLily/generate_bitstream/build_balance_valtunsigned.2.4/proj/build_dir.hw/link/vivado/vpl/output/pfm_dynamic_ooc_copy.xdc:12]
Resolution: Review the constraint files and remove the redundant clock definition(s). If the clock constraints are not saved in a file, you can first save the constraints to an XDC file and reload the design once the constraints have been corrected.
Finished Parsing XDC File [/home/ziyuanwang/GraphLily/generate_bitstream/build_balance_valtunsigned.2.4/proj/build_dir.hw/link/vivado/vpl/output/pfm_dynamic_ooc_copy.xdc]
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3862.160 ; gain = 0.000 ; free physical = 26705 ; free virtual = 466665
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00.20 ; elapsed = 00:00:00.31 . Memory (MB): peak = 3866.129 ; gain = 3.969 ; free physical = 26699 ; free virtual = 466659
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:25 ; elapsed = 00:00:35 . Memory (MB): peak = 3866.129 ; gain = 431.824 ; free physical = 26825 ; free virtual = 466786
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xcu280-fsvh2892-2L-e
INFO: [Synth 8-6742] Reading net delay rules and data
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:25 ; elapsed = 00:00:35 . Memory (MB): peak = 3866.129 ; gain = 431.824 ; free physical = 26825 ; free virtual = 466786
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property IO_BUFFER_TYPE = NONE for c0_sys_clk_n. (constraint file  /home/ziyuanwang/GraphLily/generate_bitstream/build_balance_valtunsigned.2.4/proj/build_dir.hw/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_memory_subsystem_0/pfm_dynamic_memory_subsystem_0/pfm_dynamic_memory_subsystem_0_in_context.xdc, line 3).
Applied set_property CLOCK_BUFFER_TYPE = NONE for c0_sys_clk_n. (constraint file  /home/ziyuanwang/GraphLily/generate_bitstream/build_balance_valtunsigned.2.4/proj/build_dir.hw/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_memory_subsystem_0/pfm_dynamic_memory_subsystem_0/pfm_dynamic_memory_subsystem_0_in_context.xdc, line 4).
Applied set_property IO_BUFFER_TYPE = NONE for c0_sys_clk_p. (constraint file  /home/ziyuanwang/GraphLily/generate_bitstream/build_balance_valtunsigned.2.4/proj/build_dir.hw/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_memory_subsystem_0/pfm_dynamic_memory_subsystem_0/pfm_dynamic_memory_subsystem_0_in_context.xdc, line 5).
Applied set_property CLOCK_BUFFER_TYPE = NONE for c0_sys_clk_p. (constraint file  /home/ziyuanwang/GraphLily/generate_bitstream/build_balance_valtunsigned.2.4/proj/build_dir.hw/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_memory_subsystem_0/pfm_dynamic_memory_subsystem_0/pfm_dynamic_memory_subsystem_0_in_context.xdc, line 6).
Applied set_property IO_BUFFER_TYPE = NONE for ddrmem_0_C0_DDR4_act_n. (constraint file  /home/ziyuanwang/GraphLily/generate_bitstream/build_balance_valtunsigned.2.4/proj/build_dir.hw/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_memory_subsystem_0/pfm_dynamic_memory_subsystem_0/pfm_dynamic_memory_subsystem_0_in_context.xdc, line 7).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddrmem_0_C0_DDR4_act_n. (constraint file  /home/ziyuanwang/GraphLily/generate_bitstream/build_balance_valtunsigned.2.4/proj/build_dir.hw/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_memory_subsystem_0/pfm_dynamic_memory_subsystem_0/pfm_dynamic_memory_subsystem_0_in_context.xdc, line 8).
Applied set_property IO_BUFFER_TYPE = NONE for ddrmem_0_C0_DDR4_adr[0]. (constraint file  /home/ziyuanwang/GraphLily/generate_bitstream/build_balance_valtunsigned.2.4/proj/build_dir.hw/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_memory_subsystem_0/pfm_dynamic_memory_subsystem_0/pfm_dynamic_memory_subsystem_0_in_context.xdc, line 9).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddrmem_0_C0_DDR4_adr[0]. (constraint file  /home/ziyuanwang/GraphLily/generate_bitstream/build_balance_valtunsigned.2.4/proj/build_dir.hw/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_memory_subsystem_0/pfm_dynamic_memory_subsystem_0/pfm_dynamic_memory_subsystem_0_in_context.xdc, line 10).
Applied set_property IO_BUFFER_TYPE = NONE for ddrmem_0_C0_DDR4_adr[10]. (constraint file  /home/ziyuanwang/GraphLily/generate_bitstream/build_balance_valtunsigned.2.4/proj/build_dir.hw/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_memory_subsystem_0/pfm_dynamic_memory_subsystem_0/pfm_dynamic_memory_subsystem_0_in_context.xdc, line 11).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddrmem_0_C0_DDR4_adr[10]. (constraint file  /home/ziyuanwang/GraphLily/generate_bitstream/build_balance_valtunsigned.2.4/proj/build_dir.hw/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_memory_subsystem_0/pfm_dynamic_memory_subsystem_0/pfm_dynamic_memory_subsystem_0_in_context.xdc, line 12).
Applied set_property IO_BUFFER_TYPE = NONE for ddrmem_0_C0_DDR4_adr[11]. (constraint file  /home/ziyuanwang/GraphLily/generate_bitstream/build_balance_valtunsigned.2.4/proj/build_dir.hw/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_memory_subsystem_0/pfm_dynamic_memory_subsystem_0/pfm_dynamic_memory_subsystem_0_in_context.xdc, line 13).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddrmem_0_C0_DDR4_adr[11]. (constraint file  /home/ziyuanwang/GraphLily/generate_bitstream/build_balance_valtunsigned.2.4/proj/build_dir.hw/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_memory_subsystem_0/pfm_dynamic_memory_subsystem_0/pfm_dynamic_memory_subsystem_0_in_context.xdc, line 14).
Applied set_property IO_BUFFER_TYPE = NONE for ddrmem_0_C0_DDR4_adr[12]. (constraint file  /home/ziyuanwang/GraphLily/generate_bitstream/build_balance_valtunsigned.2.4/proj/build_dir.hw/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_memory_subsystem_0/pfm_dynamic_memory_subsystem_0/pfm_dynamic_memory_subsystem_0_in_context.xdc, line 15).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddrmem_0_C0_DDR4_adr[12]. (constraint file  /home/ziyuanwang/GraphLily/generate_bitstream/build_balance_valtunsigned.2.4/proj/build_dir.hw/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_memory_subsystem_0/pfm_dynamic_memory_subsystem_0/pfm_dynamic_memory_subsystem_0_in_context.xdc, line 16).
Applied set_property IO_BUFFER_TYPE = NONE for ddrmem_0_C0_DDR4_adr[13]. (constraint file  /home/ziyuanwang/GraphLily/generate_bitstream/build_balance_valtunsigned.2.4/proj/build_dir.hw/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_memory_subsystem_0/pfm_dynamic_memory_subsystem_0/pfm_dynamic_memory_subsystem_0_in_context.xdc, line 17).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddrmem_0_C0_DDR4_adr[13]. (constraint file  /home/ziyuanwang/GraphLily/generate_bitstream/build_balance_valtunsigned.2.4/proj/build_dir.hw/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_memory_subsystem_0/pfm_dynamic_memory_subsystem_0/pfm_dynamic_memory_subsystem_0_in_context.xdc, line 18).
Applied set_property IO_BUFFER_TYPE = NONE for ddrmem_0_C0_DDR4_adr[14]. (constraint file  /home/ziyuanwang/GraphLily/generate_bitstream/build_balance_valtunsigned.2.4/proj/build_dir.hw/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_memory_subsystem_0/pfm_dynamic_memory_subsystem_0/pfm_dynamic_memory_subsystem_0_in_context.xdc, line 19).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddrmem_0_C0_DDR4_adr[14]. (constraint file  /home/ziyuanwang/GraphLily/generate_bitstream/build_balance_valtunsigned.2.4/proj/build_dir.hw/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_memory_subsystem_0/pfm_dynamic_memory_subsystem_0/pfm_dynamic_memory_subsystem_0_in_context.xdc, line 20).
Applied set_property IO_BUFFER_TYPE = NONE for ddrmem_0_C0_DDR4_adr[15]. (constraint file  /home/ziyuanwang/GraphLily/generate_bitstream/build_balance_valtunsigned.2.4/proj/build_dir.hw/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_memory_subsystem_0/pfm_dynamic_memory_subsystem_0/pfm_dynamic_memory_subsystem_0_in_context.xdc, line 21).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddrmem_0_C0_DDR4_adr[15]. (constraint file  /home/ziyuanwang/GraphLily/generate_bitstream/build_balance_valtunsigned.2.4/proj/build_dir.hw/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_memory_subsystem_0/pfm_dynamic_memory_subsystem_0/pfm_dynamic_memory_subsystem_0_in_context.xdc, line 22).
Applied set_property IO_BUFFER_TYPE = NONE for ddrmem_0_C0_DDR4_adr[16]. (constraint file  /home/ziyuanwang/GraphLily/generate_bitstream/build_balance_valtunsigned.2.4/proj/build_dir.hw/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_memory_subsystem_0/pfm_dynamic_memory_subsystem_0/pfm_dynamic_memory_subsystem_0_in_context.xdc, line 23).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddrmem_0_C0_DDR4_adr[16]. (constraint file  /home/ziyuanwang/GraphLily/generate_bitstream/build_balance_valtunsigned.2.4/proj/build_dir.hw/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_memory_subsystem_0/pfm_dynamic_memory_subsystem_0/pfm_dynamic_memory_subsystem_0_in_context.xdc, line 24).
Applied set_property IO_BUFFER_TYPE = NONE for ddrmem_0_C0_DDR4_adr[1]. (constraint file  /home/ziyuanwang/GraphLily/generate_bitstream/build_balance_valtunsigned.2.4/proj/build_dir.hw/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_memory_subsystem_0/pfm_dynamic_memory_subsystem_0/pfm_dynamic_memory_subsystem_0_in_context.xdc, line 25).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddrmem_0_C0_DDR4_adr[1]. (constraint file  /home/ziyuanwang/GraphLily/generate_bitstream/build_balance_valtunsigned.2.4/proj/build_dir.hw/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_memory_subsystem_0/pfm_dynamic_memory_subsystem_0/pfm_dynamic_memory_subsystem_0_in_context.xdc, line 26).
Applied set_property IO_BUFFER_TYPE = NONE for ddrmem_0_C0_DDR4_adr[2]. (constraint file  /home/ziyuanwang/GraphLily/generate_bitstream/build_balance_valtunsigned.2.4/proj/build_dir.hw/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_memory_subsystem_0/pfm_dynamic_memory_subsystem_0/pfm_dynamic_memory_subsystem_0_in_context.xdc, line 27).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddrmem_0_C0_DDR4_adr[2]. (constraint file  /home/ziyuanwang/GraphLily/generate_bitstream/build_balance_valtunsigned.2.4/proj/build_dir.hw/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_memory_subsystem_0/pfm_dynamic_memory_subsystem_0/pfm_dynamic_memory_subsystem_0_in_context.xdc, line 28).
Applied set_property IO_BUFFER_TYPE = NONE for ddrmem_0_C0_DDR4_adr[3]. (constraint file  /home/ziyuanwang/GraphLily/generate_bitstream/build_balance_valtunsigned.2.4/proj/build_dir.hw/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_memory_subsystem_0/pfm_dynamic_memory_subsystem_0/pfm_dynamic_memory_subsystem_0_in_context.xdc, line 29).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddrmem_0_C0_DDR4_adr[3]. (constraint file  /home/ziyuanwang/GraphLily/generate_bitstream/build_balance_valtunsigned.2.4/proj/build_dir.hw/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_memory_subsystem_0/pfm_dynamic_memory_subsystem_0/pfm_dynamic_memory_subsystem_0_in_context.xdc, line 30).
Applied set_property IO_BUFFER_TYPE = NONE for ddrmem_0_C0_DDR4_adr[4]. (constraint file  /home/ziyuanwang/GraphLily/generate_bitstream/build_balance_valtunsigned.2.4/proj/build_dir.hw/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_memory_subsystem_0/pfm_dynamic_memory_subsystem_0/pfm_dynamic_memory_subsystem_0_in_context.xdc, line 31).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddrmem_0_C0_DDR4_adr[4]. (constraint file  /home/ziyuanwang/GraphLily/generate_bitstream/build_balance_valtunsigned.2.4/proj/build_dir.hw/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_memory_subsystem_0/pfm_dynamic_memory_subsystem_0/pfm_dynamic_memory_subsystem_0_in_context.xdc, line 32).
Applied set_property IO_BUFFER_TYPE = NONE for ddrmem_0_C0_DDR4_adr[5]. (constraint file  /home/ziyuanwang/GraphLily/generate_bitstream/build_balance_valtunsigned.2.4/proj/build_dir.hw/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_memory_subsystem_0/pfm_dynamic_memory_subsystem_0/pfm_dynamic_memory_subsystem_0_in_context.xdc, line 33).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddrmem_0_C0_DDR4_adr[5]. (constraint file  /home/ziyuanwang/GraphLily/generate_bitstream/build_balance_valtunsigned.2.4/proj/build_dir.hw/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_memory_subsystem_0/pfm_dynamic_memory_subsystem_0/pfm_dynamic_memory_subsystem_0_in_context.xdc, line 34).
Applied set_property IO_BUFFER_TYPE = NONE for ddrmem_0_C0_DDR4_adr[6]. (constraint file  /home/ziyuanwang/GraphLily/generate_bitstream/build_balance_valtunsigned.2.4/proj/build_dir.hw/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_memory_subsystem_0/pfm_dynamic_memory_subsystem_0/pfm_dynamic_memory_subsystem_0_in_context.xdc, line 35).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddrmem_0_C0_DDR4_adr[6]. (constraint file  /home/ziyuanwang/GraphLily/generate_bitstream/build_balance_valtunsigned.2.4/proj/build_dir.hw/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_memory_subsystem_0/pfm_dynamic_memory_subsystem_0/pfm_dynamic_memory_subsystem_0_in_context.xdc, line 36).
Applied set_property IO_BUFFER_TYPE = NONE for ddrmem_0_C0_DDR4_adr[7]. (constraint file  /home/ziyuanwang/GraphLily/generate_bitstream/build_balance_valtunsigned.2.4/proj/build_dir.hw/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_memory_subsystem_0/pfm_dynamic_memory_subsystem_0/pfm_dynamic_memory_subsystem_0_in_context.xdc, line 37).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddrmem_0_C0_DDR4_adr[7]. (constraint file  /home/ziyuanwang/GraphLily/generate_bitstream/build_balance_valtunsigned.2.4/proj/build_dir.hw/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_memory_subsystem_0/pfm_dynamic_memory_subsystem_0/pfm_dynamic_memory_subsystem_0_in_context.xdc, line 38).
Applied set_property IO_BUFFER_TYPE = NONE for ddrmem_0_C0_DDR4_adr[8]. (constraint file  /home/ziyuanwang/GraphLily/generate_bitstream/build_balance_valtunsigned.2.4/proj/build_dir.hw/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_memory_subsystem_0/pfm_dynamic_memory_subsystem_0/pfm_dynamic_memory_subsystem_0_in_context.xdc, line 39).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddrmem_0_C0_DDR4_adr[8]. (constraint file  /home/ziyuanwang/GraphLily/generate_bitstream/build_balance_valtunsigned.2.4/proj/build_dir.hw/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_memory_subsystem_0/pfm_dynamic_memory_subsystem_0/pfm_dynamic_memory_subsystem_0_in_context.xdc, line 40).
Applied set_property IO_BUFFER_TYPE = NONE for ddrmem_0_C0_DDR4_adr[9]. (constraint file  /home/ziyuanwang/GraphLily/generate_bitstream/build_balance_valtunsigned.2.4/proj/build_dir.hw/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_memory_subsystem_0/pfm_dynamic_memory_subsystem_0/pfm_dynamic_memory_subsystem_0_in_context.xdc, line 41).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddrmem_0_C0_DDR4_adr[9]. (constraint file  /home/ziyuanwang/GraphLily/generate_bitstream/build_balance_valtunsigned.2.4/proj/build_dir.hw/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_memory_subsystem_0/pfm_dynamic_memory_subsystem_0/pfm_dynamic_memory_subsystem_0_in_context.xdc, line 42).
Applied set_property IO_BUFFER_TYPE = NONE for ddrmem_0_C0_DDR4_ba[0]. (constraint file  /home/ziyuanwang/GraphLily/generate_bitstream/build_balance_valtunsigned.2.4/proj/build_dir.hw/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_memory_subsystem_0/pfm_dynamic_memory_subsystem_0/pfm_dynamic_memory_subsystem_0_in_context.xdc, line 43).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddrmem_0_C0_DDR4_ba[0]. (constraint file  /home/ziyuanwang/GraphLily/generate_bitstream/build_balance_valtunsigned.2.4/proj/build_dir.hw/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_memory_subsystem_0/pfm_dynamic_memory_subsystem_0/pfm_dynamic_memory_subsystem_0_in_context.xdc, line 44).
Applied set_property IO_BUFFER_TYPE = NONE for ddrmem_0_C0_DDR4_ba[1]. (constraint file  /home/ziyuanwang/GraphLily/generate_bitstream/build_balance_valtunsigned.2.4/proj/build_dir.hw/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_memory_subsystem_0/pfm_dynamic_memory_subsystem_0/pfm_dynamic_memory_subsystem_0_in_context.xdc, line 45).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddrmem_0_C0_DDR4_ba[1]. (constraint file  /home/ziyuanwang/GraphLily/generate_bitstream/build_balance_valtunsigned.2.4/proj/build_dir.hw/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_memory_subsystem_0/pfm_dynamic_memory_subsystem_0/pfm_dynamic_memory_subsystem_0_in_context.xdc, line 46).
Applied set_property IO_BUFFER_TYPE = NONE for ddrmem_0_C0_DDR4_bg[0]. (constraint file  /home/ziyuanwang/GraphLily/generate_bitstream/build_balance_valtunsigned.2.4/proj/build_dir.hw/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_memory_subsystem_0/pfm_dynamic_memory_subsystem_0/pfm_dynamic_memory_subsystem_0_in_context.xdc, line 47).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddrmem_0_C0_DDR4_bg[0]. (constraint file  /home/ziyuanwang/GraphLily/generate_bitstream/build_balance_valtunsigned.2.4/proj/build_dir.hw/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_memory_subsystem_0/pfm_dynamic_memory_subsystem_0/pfm_dynamic_memory_subsystem_0_in_context.xdc, line 48).
Applied set_property IO_BUFFER_TYPE = NONE for ddrmem_0_C0_DDR4_bg[1]. (constraint file  /home/ziyuanwang/GraphLily/generate_bitstream/build_balance_valtunsigned.2.4/proj/build_dir.hw/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_memory_subsystem_0/pfm_dynamic_memory_subsystem_0/pfm_dynamic_memory_subsystem_0_in_context.xdc, line 49).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddrmem_0_C0_DDR4_bg[1]. (constraint file  /home/ziyuanwang/GraphLily/generate_bitstream/build_balance_valtunsigned.2.4/proj/build_dir.hw/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_memory_subsystem_0/pfm_dynamic_memory_subsystem_0/pfm_dynamic_memory_subsystem_0_in_context.xdc, line 50).
Applied set_property IO_BUFFER_TYPE = NONE for ddrmem_0_C0_DDR4_ck_c[0]. (constraint file  /home/ziyuanwang/GraphLily/generate_bitstream/build_balance_valtunsigned.2.4/proj/build_dir.hw/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_memory_subsystem_0/pfm_dynamic_memory_subsystem_0/pfm_dynamic_memory_subsystem_0_in_context.xdc, line 51).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddrmem_0_C0_DDR4_ck_c[0]. (constraint file  /home/ziyuanwang/GraphLily/generate_bitstream/build_balance_valtunsigned.2.4/proj/build_dir.hw/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_memory_subsystem_0/pfm_dynamic_memory_subsystem_0/pfm_dynamic_memory_subsystem_0_in_context.xdc, line 52).
Applied set_property IO_BUFFER_TYPE = NONE for ddrmem_0_C0_DDR4_ck_t[0]. (constraint file  /home/ziyuanwang/GraphLily/generate_bitstream/build_balance_valtunsigned.2.4/proj/build_dir.hw/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_memory_subsystem_0/pfm_dynamic_memory_subsystem_0/pfm_dynamic_memory_subsystem_0_in_context.xdc, line 53).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddrmem_0_C0_DDR4_ck_t[0]. (constraint file  /home/ziyuanwang/GraphLily/generate_bitstream/build_balance_valtunsigned.2.4/proj/build_dir.hw/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_memory_subsystem_0/pfm_dynamic_memory_subsystem_0/pfm_dynamic_memory_subsystem_0_in_context.xdc, line 54).
Applied set_property IO_BUFFER_TYPE = NONE for ddrmem_0_C0_DDR4_cke[0]. (constraint file  /home/ziyuanwang/GraphLily/generate_bitstream/build_balance_valtunsigned.2.4/proj/build_dir.hw/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_memory_subsystem_0/pfm_dynamic_memory_subsystem_0/pfm_dynamic_memory_subsystem_0_in_context.xdc, line 55).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddrmem_0_C0_DDR4_cke[0]. (constraint file  /home/ziyuanwang/GraphLily/generate_bitstream/build_balance_valtunsigned.2.4/proj/build_dir.hw/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_memory_subsystem_0/pfm_dynamic_memory_subsystem_0/pfm_dynamic_memory_subsystem_0_in_context.xdc, line 56).
Applied set_property IO_BUFFER_TYPE = NONE for ddrmem_0_C0_DDR4_cs_n[0]. (constraint file  /home/ziyuanwang/GraphLily/generate_bitstream/build_balance_valtunsigned.2.4/proj/build_dir.hw/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_memory_subsystem_0/pfm_dynamic_memory_subsystem_0/pfm_dynamic_memory_subsystem_0_in_context.xdc, line 57).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddrmem_0_C0_DDR4_cs_n[0]. (constraint file  /home/ziyuanwang/GraphLily/generate_bitstream/build_balance_valtunsigned.2.4/proj/build_dir.hw/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_memory_subsystem_0/pfm_dynamic_memory_subsystem_0/pfm_dynamic_memory_subsystem_0_in_context.xdc, line 58).
Applied set_property IO_BUFFER_TYPE = NONE for ddrmem_0_C0_DDR4_dq[0]. (constraint file  /home/ziyuanwang/GraphLily/generate_bitstream/build_balance_valtunsigned.2.4/proj/build_dir.hw/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_memory_subsystem_0/pfm_dynamic_memory_subsystem_0/pfm_dynamic_memory_subsystem_0_in_context.xdc, line 59).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddrmem_0_C0_DDR4_dq[0]. (constraint file  /home/ziyuanwang/GraphLily/generate_bitstream/build_balance_valtunsigned.2.4/proj/build_dir.hw/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_memory_subsystem_0/pfm_dynamic_memory_subsystem_0/pfm_dynamic_memory_subsystem_0_in_context.xdc, line 60).
Applied set_property IO_BUFFER_TYPE = NONE for ddrmem_0_C0_DDR4_dq[10]. (constraint file  /home/ziyuanwang/GraphLily/generate_bitstream/build_balance_valtunsigned.2.4/proj/build_dir.hw/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_memory_subsystem_0/pfm_dynamic_memory_subsystem_0/pfm_dynamic_memory_subsystem_0_in_context.xdc, line 61).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddrmem_0_C0_DDR4_dq[10]. (constraint file  /home/ziyuanwang/GraphLily/generate_bitstream/build_balance_valtunsigned.2.4/proj/build_dir.hw/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_memory_subsystem_0/pfm_dynamic_memory_subsystem_0/pfm_dynamic_memory_subsystem_0_in_context.xdc, line 62).
Applied set_property IO_BUFFER_TYPE = NONE for ddrmem_0_C0_DDR4_dq[11]. (constraint file  /home/ziyuanwang/GraphLily/generate_bitstream/build_balance_valtunsigned.2.4/proj/build_dir.hw/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_memory_subsystem_0/pfm_dynamic_memory_subsystem_0/pfm_dynamic_memory_subsystem_0_in_context.xdc, line 63).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddrmem_0_C0_DDR4_dq[11]. (constraint file  /home/ziyuanwang/GraphLily/generate_bitstream/build_balance_valtunsigned.2.4/proj/build_dir.hw/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_memory_subsystem_0/pfm_dynamic_memory_subsystem_0/pfm_dynamic_memory_subsystem_0_in_context.xdc, line 64).
Applied set_property IO_BUFFER_TYPE = NONE for ddrmem_0_C0_DDR4_dq[12]. (constraint file  /home/ziyuanwang/GraphLily/generate_bitstream/build_balance_valtunsigned.2.4/proj/build_dir.hw/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_memory_subsystem_0/pfm_dynamic_memory_subsystem_0/pfm_dynamic_memory_subsystem_0_in_context.xdc, line 65).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddrmem_0_C0_DDR4_dq[12]. (constraint file  /home/ziyuanwang/GraphLily/generate_bitstream/build_balance_valtunsigned.2.4/proj/build_dir.hw/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_memory_subsystem_0/pfm_dynamic_memory_subsystem_0/pfm_dynamic_memory_subsystem_0_in_context.xdc, line 66).
Applied set_property IO_BUFFER_TYPE = NONE for ddrmem_0_C0_DDR4_dq[13]. (constraint file  /home/ziyuanwang/GraphLily/generate_bitstream/build_balance_valtunsigned.2.4/proj/build_dir.hw/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_memory_subsystem_0/pfm_dynamic_memory_subsystem_0/pfm_dynamic_memory_subsystem_0_in_context.xdc, line 67).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddrmem_0_C0_DDR4_dq[13]. (constraint file  /home/ziyuanwang/GraphLily/generate_bitstream/build_balance_valtunsigned.2.4/proj/build_dir.hw/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_memory_subsystem_0/pfm_dynamic_memory_subsystem_0/pfm_dynamic_memory_subsystem_0_in_context.xdc, line 68).
Applied set_property IO_BUFFER_TYPE = NONE for ddrmem_0_C0_DDR4_dq[14]. (constraint file  /home/ziyuanwang/GraphLily/generate_bitstream/build_balance_valtunsigned.2.4/proj/build_dir.hw/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_memory_subsystem_0/pfm_dynamic_memory_subsystem_0/pfm_dynamic_memory_subsystem_0_in_context.xdc, line 69).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddrmem_0_C0_DDR4_dq[14]. (constraint file  /home/ziyuanwang/GraphLily/generate_bitstream/build_balance_valtunsigned.2.4/proj/build_dir.hw/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_memory_subsystem_0/pfm_dynamic_memory_subsystem_0/pfm_dynamic_memory_subsystem_0_in_context.xdc, line 70).
Applied set_property IO_BUFFER_TYPE = NONE for ddrmem_0_C0_DDR4_dq[15]. (constraint file  /home/ziyuanwang/GraphLily/generate_bitstream/build_balance_valtunsigned.2.4/proj/build_dir.hw/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_memory_subsystem_0/pfm_dynamic_memory_subsystem_0/pfm_dynamic_memory_subsystem_0_in_context.xdc, line 71).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddrmem_0_C0_DDR4_dq[15]. (constraint file  /home/ziyuanwang/GraphLily/generate_bitstream/build_balance_valtunsigned.2.4/proj/build_dir.hw/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_memory_subsystem_0/pfm_dynamic_memory_subsystem_0/pfm_dynamic_memory_subsystem_0_in_context.xdc, line 72).
Applied set_property IO_BUFFER_TYPE = NONE for ddrmem_0_C0_DDR4_dq[16]. (constraint file  /home/ziyuanwang/GraphLily/generate_bitstream/build_balance_valtunsigned.2.4/proj/build_dir.hw/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_memory_subsystem_0/pfm_dynamic_memory_subsystem_0/pfm_dynamic_memory_subsystem_0_in_context.xdc, line 73).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddrmem_0_C0_DDR4_dq[16]. (constraint file  /home/ziyuanwang/GraphLily/generate_bitstream/build_balance_valtunsigned.2.4/proj/build_dir.hw/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_memory_subsystem_0/pfm_dynamic_memory_subsystem_0/pfm_dynamic_memory_subsystem_0_in_context.xdc, line 74).
Applied set_property IO_BUFFER_TYPE = NONE for ddrmem_0_C0_DDR4_dq[17]. (constraint file  /home/ziyuanwang/GraphLily/generate_bitstream/build_balance_valtunsigned.2.4/proj/build_dir.hw/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_memory_subsystem_0/pfm_dynamic_memory_subsystem_0/pfm_dynamic_memory_subsystem_0_in_context.xdc, line 75).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddrmem_0_C0_DDR4_dq[17]. (constraint file  /home/ziyuanwang/GraphLily/generate_bitstream/build_balance_valtunsigned.2.4/proj/build_dir.hw/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_memory_subsystem_0/pfm_dynamic_memory_subsystem_0/pfm_dynamic_memory_subsystem_0_in_context.xdc, line 76).
Applied set_property IO_BUFFER_TYPE = NONE for ddrmem_0_C0_DDR4_dq[18]. (constraint file  /home/ziyuanwang/GraphLily/generate_bitstream/build_balance_valtunsigned.2.4/proj/build_dir.hw/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_memory_subsystem_0/pfm_dynamic_memory_subsystem_0/pfm_dynamic_memory_subsystem_0_in_context.xdc, line 77).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddrmem_0_C0_DDR4_dq[18]. (constraint file  /home/ziyuanwang/GraphLily/generate_bitstream/build_balance_valtunsigned.2.4/proj/build_dir.hw/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_memory_subsystem_0/pfm_dynamic_memory_subsystem_0/pfm_dynamic_memory_subsystem_0_in_context.xdc, line 78).
Applied set_property IO_BUFFER_TYPE = NONE for ddrmem_0_C0_DDR4_dq[19]. (constraint file  /home/ziyuanwang/GraphLily/generate_bitstream/build_balance_valtunsigned.2.4/proj/build_dir.hw/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_memory_subsystem_0/pfm_dynamic_memory_subsystem_0/pfm_dynamic_memory_subsystem_0_in_context.xdc, line 79).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddrmem_0_C0_DDR4_dq[19]. (constraint file  /home/ziyuanwang/GraphLily/generate_bitstream/build_balance_valtunsigned.2.4/proj/build_dir.hw/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_memory_subsystem_0/pfm_dynamic_memory_subsystem_0/pfm_dynamic_memory_subsystem_0_in_context.xdc, line 80).
Applied set_property IO_BUFFER_TYPE = NONE for ddrmem_0_C0_DDR4_dq[1]. (constraint file  /home/ziyuanwang/GraphLily/generate_bitstream/build_balance_valtunsigned.2.4/proj/build_dir.hw/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_memory_subsystem_0/pfm_dynamic_memory_subsystem_0/pfm_dynamic_memory_subsystem_0_in_context.xdc, line 81).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddrmem_0_C0_DDR4_dq[1]. (constraint file  /home/ziyuanwang/GraphLily/generate_bitstream/build_balance_valtunsigned.2.4/proj/build_dir.hw/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_memory_subsystem_0/pfm_dynamic_memory_subsystem_0/pfm_dynamic_memory_subsystem_0_in_context.xdc, line 82).
Applied set_property IO_BUFFER_TYPE = NONE for ddrmem_0_C0_DDR4_dq[20]. (constraint file  /home/ziyuanwang/GraphLily/generate_bitstream/build_balance_valtunsigned.2.4/proj/build_dir.hw/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_memory_subsystem_0/pfm_dynamic_memory_subsystem_0/pfm_dynamic_memory_subsystem_0_in_context.xdc, line 83).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddrmem_0_C0_DDR4_dq[20]. (constraint file  /home/ziyuanwang/GraphLily/generate_bitstream/build_balance_valtunsigned.2.4/proj/build_dir.hw/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_memory_subsystem_0/pfm_dynamic_memory_subsystem_0/pfm_dynamic_memory_subsystem_0_in_context.xdc, line 84).
Applied set_property IO_BUFFER_TYPE = NONE for ddrmem_0_C0_DDR4_dq[21]. (constraint file  /home/ziyuanwang/GraphLily/generate_bitstream/build_balance_valtunsigned.2.4/proj/build_dir.hw/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_memory_subsystem_0/pfm_dynamic_memory_subsystem_0/pfm_dynamic_memory_subsystem_0_in_context.xdc, line 85).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddrmem_0_C0_DDR4_dq[21]. (constraint file  /home/ziyuanwang/GraphLily/generate_bitstream/build_balance_valtunsigned.2.4/proj/build_dir.hw/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_memory_subsystem_0/pfm_dynamic_memory_subsystem_0/pfm_dynamic_memory_subsystem_0_in_context.xdc, line 86).
Applied set_property IO_BUFFER_TYPE = NONE for ddrmem_0_C0_DDR4_dq[22]. (constraint file  /home/ziyuanwang/GraphLily/generate_bitstream/build_balance_valtunsigned.2.4/proj/build_dir.hw/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_memory_subsystem_0/pfm_dynamic_memory_subsystem_0/pfm_dynamic_memory_subsystem_0_in_context.xdc, line 87).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddrmem_0_C0_DDR4_dq[22]. (constraint file  /home/ziyuanwang/GraphLily/generate_bitstream/build_balance_valtunsigned.2.4/proj/build_dir.hw/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_memory_subsystem_0/pfm_dynamic_memory_subsystem_0/pfm_dynamic_memory_subsystem_0_in_context.xdc, line 88).
Applied set_property IO_BUFFER_TYPE = NONE for ddrmem_0_C0_DDR4_dq[23]. (constraint file  /home/ziyuanwang/GraphLily/generate_bitstream/build_balance_valtunsigned.2.4/proj/build_dir.hw/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_memory_subsystem_0/pfm_dynamic_memory_subsystem_0/pfm_dynamic_memory_subsystem_0_in_context.xdc, line 89).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddrmem_0_C0_DDR4_dq[23]. (constraint file  /home/ziyuanwang/GraphLily/generate_bitstream/build_balance_valtunsigned.2.4/proj/build_dir.hw/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_memory_subsystem_0/pfm_dynamic_memory_subsystem_0/pfm_dynamic_memory_subsystem_0_in_context.xdc, line 90).
Applied set_property IO_BUFFER_TYPE = NONE for ddrmem_0_C0_DDR4_dq[24]. (constraint file  /home/ziyuanwang/GraphLily/generate_bitstream/build_balance_valtunsigned.2.4/proj/build_dir.hw/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_memory_subsystem_0/pfm_dynamic_memory_subsystem_0/pfm_dynamic_memory_subsystem_0_in_context.xdc, line 91).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddrmem_0_C0_DDR4_dq[24]. (constraint file  /home/ziyuanwang/GraphLily/generate_bitstream/build_balance_valtunsigned.2.4/proj/build_dir.hw/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_memory_subsystem_0/pfm_dynamic_memory_subsystem_0/pfm_dynamic_memory_subsystem_0_in_context.xdc, line 92).
Applied set_property IO_BUFFER_TYPE = NONE for ddrmem_0_C0_DDR4_dq[25]. (constraint file  /home/ziyuanwang/GraphLily/generate_bitstream/build_balance_valtunsigned.2.4/proj/build_dir.hw/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_memory_subsystem_0/pfm_dynamic_memory_subsystem_0/pfm_dynamic_memory_subsystem_0_in_context.xdc, line 93).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddrmem_0_C0_DDR4_dq[25]. (constraint file  /home/ziyuanwang/GraphLily/generate_bitstream/build_balance_valtunsigned.2.4/proj/build_dir.hw/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_memory_subsystem_0/pfm_dynamic_memory_subsystem_0/pfm_dynamic_memory_subsystem_0_in_context.xdc, line 94).
Applied set_property IO_BUFFER_TYPE = NONE for ddrmem_0_C0_DDR4_dq[26]. (constraint file  /home/ziyuanwang/GraphLily/generate_bitstream/build_balance_valtunsigned.2.4/proj/build_dir.hw/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_memory_subsystem_0/pfm_dynamic_memory_subsystem_0/pfm_dynamic_memory_subsystem_0_in_context.xdc, line 95).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddrmem_0_C0_DDR4_dq[26]. (constraint file  /home/ziyuanwang/GraphLily/generate_bitstream/build_balance_valtunsigned.2.4/proj/build_dir.hw/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_memory_subsystem_0/pfm_dynamic_memory_subsystem_0/pfm_dynamic_memory_subsystem_0_in_context.xdc, line 96).
Applied set_property IO_BUFFER_TYPE = NONE for ddrmem_0_C0_DDR4_dq[27]. (constraint file  /home/ziyuanwang/GraphLily/generate_bitstream/build_balance_valtunsigned.2.4/proj/build_dir.hw/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_memory_subsystem_0/pfm_dynamic_memory_subsystem_0/pfm_dynamic_memory_subsystem_0_in_context.xdc, line 97).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddrmem_0_C0_DDR4_dq[27]. (constraint file  /home/ziyuanwang/GraphLily/generate_bitstream/build_balance_valtunsigned.2.4/proj/build_dir.hw/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_memory_subsystem_0/pfm_dynamic_memory_subsystem_0/pfm_dynamic_memory_subsystem_0_in_context.xdc, line 98).
Applied set_property IO_BUFFER_TYPE = NONE for ddrmem_0_C0_DDR4_dq[28]. (constraint file  /home/ziyuanwang/GraphLily/generate_bitstream/build_balance_valtunsigned.2.4/proj/build_dir.hw/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_memory_subsystem_0/pfm_dynamic_memory_subsystem_0/pfm_dynamic_memory_subsystem_0_in_context.xdc, line 99).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddrmem_0_C0_DDR4_dq[28]. (constraint file  /home/ziyuanwang/GraphLily/generate_bitstream/build_balance_valtunsigned.2.4/proj/build_dir.hw/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_memory_subsystem_0/pfm_dynamic_memory_subsystem_0/pfm_dynamic_memory_subsystem_0_in_context.xdc, line 100).
Applied set_property IO_BUFFER_TYPE = NONE for ddrmem_0_C0_DDR4_dq[29]. (constraint file  /home/ziyuanwang/GraphLily/generate_bitstream/build_balance_valtunsigned.2.4/proj/build_dir.hw/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_memory_subsystem_0/pfm_dynamic_memory_subsystem_0/pfm_dynamic_memory_subsystem_0_in_context.xdc, line 101).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddrmem_0_C0_DDR4_dq[29]. (constraint file  /home/ziyuanwang/GraphLily/generate_bitstream/build_balance_valtunsigned.2.4/proj/build_dir.hw/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_memory_subsystem_0/pfm_dynamic_memory_subsystem_0/pfm_dynamic_memory_subsystem_0_in_context.xdc, line 102).
Applied set_property IO_BUFFER_TYPE = NONE for ddrmem_0_C0_DDR4_dq[2]. (constraint file  /home/ziyuanwang/GraphLily/generate_bitstream/build_balance_valtunsigned.2.4/proj/build_dir.hw/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_memory_subsystem_0/pfm_dynamic_memory_subsystem_0/pfm_dynamic_memory_subsystem_0_in_context.xdc, line 103).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddrmem_0_C0_DDR4_dq[2]. (constraint file  /home/ziyuanwang/GraphLily/generate_bitstream/build_balance_valtunsigned.2.4/proj/build_dir.hw/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_memory_subsystem_0/pfm_dynamic_memory_subsystem_0/pfm_dynamic_memory_subsystem_0_in_context.xdc, line 104).
Applied set_property IO_BUFFER_TYPE = NONE for ddrmem_0_C0_DDR4_dq[30]. (constraint file  /home/ziyuanwang/GraphLily/generate_bitstream/build_balance_valtunsigned.2.4/proj/build_dir.hw/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_memory_subsystem_0/pfm_dynamic_memory_subsystem_0/pfm_dynamic_memory_subsystem_0_in_context.xdc, line 105).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddrmem_0_C0_DDR4_dq[30]. (constraint file  /home/ziyuanwang/GraphLily/generate_bitstream/build_balance_valtunsigned.2.4/proj/build_dir.hw/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_memory_subsystem_0/pfm_dynamic_memory_subsystem_0/pfm_dynamic_memory_subsystem_0_in_context.xdc, line 106).
Applied set_property IO_BUFFER_TYPE = NONE for ddrmem_0_C0_DDR4_dq[31]. (constraint file  /home/ziyuanwang/GraphLily/generate_bitstream/build_balance_valtunsigned.2.4/proj/build_dir.hw/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_memory_subsystem_0/pfm_dynamic_memory_subsystem_0/pfm_dynamic_memory_subsystem_0_in_context.xdc, line 107).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddrmem_0_C0_DDR4_dq[31]. (constraint file  /home/ziyuanwang/GraphLily/generate_bitstream/build_balance_valtunsigned.2.4/proj/build_dir.hw/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_memory_subsystem_0/pfm_dynamic_memory_subsystem_0/pfm_dynamic_memory_subsystem_0_in_context.xdc, line 108).
Applied set_property IO_BUFFER_TYPE = NONE for ddrmem_0_C0_DDR4_dq[32]. (constraint file  /home/ziyuanwang/GraphLily/generate_bitstream/build_balance_valtunsigned.2.4/proj/build_dir.hw/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_memory_subsystem_0/pfm_dynamic_memory_subsystem_0/pfm_dynamic_memory_subsystem_0_in_context.xdc, line 109).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddrmem_0_C0_DDR4_dq[32]. (constraint file  /home/ziyuanwang/GraphLily/generate_bitstream/build_balance_valtunsigned.2.4/proj/build_dir.hw/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_memory_subsystem_0/pfm_dynamic_memory_subsystem_0/pfm_dynamic_memory_subsystem_0_in_context.xdc, line 110).
Applied set_property IO_BUFFER_TYPE = NONE for ddrmem_0_C0_DDR4_dq[33]. (constraint file  /home/ziyuanwang/GraphLily/generate_bitstream/build_balance_valtunsigned.2.4/proj/build_dir.hw/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_memory_subsystem_0/pfm_dynamic_memory_subsystem_0/pfm_dynamic_memory_subsystem_0_in_context.xdc, line 111).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddrmem_0_C0_DDR4_dq[33]. (constraint file  /home/ziyuanwang/GraphLily/generate_bitstream/build_balance_valtunsigned.2.4/proj/build_dir.hw/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_memory_subsystem_0/pfm_dynamic_memory_subsystem_0/pfm_dynamic_memory_subsystem_0_in_context.xdc, line 112).
Applied set_property IO_BUFFER_TYPE = NONE for ddrmem_0_C0_DDR4_dq[34]. (constraint file  /home/ziyuanwang/GraphLily/generate_bitstream/build_balance_valtunsigned.2.4/proj/build_dir.hw/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_memory_subsystem_0/pfm_dynamic_memory_subsystem_0/pfm_dynamic_memory_subsystem_0_in_context.xdc, line 113).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddrmem_0_C0_DDR4_dq[34]. (constraint file  /home/ziyuanwang/GraphLily/generate_bitstream/build_balance_valtunsigned.2.4/proj/build_dir.hw/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_memory_subsystem_0/pfm_dynamic_memory_subsystem_0/pfm_dynamic_memory_subsystem_0_in_context.xdc, line 114).
Applied set_property IO_BUFFER_TYPE = NONE for ddrmem_0_C0_DDR4_dq[35]. (constraint file  /home/ziyuanwang/GraphLily/generate_bitstream/build_balance_valtunsigned.2.4/proj/build_dir.hw/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_memory_subsystem_0/pfm_dynamic_memory_subsystem_0/pfm_dynamic_memory_subsystem_0_in_context.xdc, line 115).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddrmem_0_C0_DDR4_dq[35]. (constraint file  /home/ziyuanwang/GraphLily/generate_bitstream/build_balance_valtunsigned.2.4/proj/build_dir.hw/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_memory_subsystem_0/pfm_dynamic_memory_subsystem_0/pfm_dynamic_memory_subsystem_0_in_context.xdc, line 116).
Applied set_property IO_BUFFER_TYPE = NONE for ddrmem_0_C0_DDR4_dq[36]. (constraint file  /home/ziyuanwang/GraphLily/generate_bitstream/build_balance_valtunsigned.2.4/proj/build_dir.hw/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_memory_subsystem_0/pfm_dynamic_memory_subsystem_0/pfm_dynamic_memory_subsystem_0_in_context.xdc, line 117).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddrmem_0_C0_DDR4_dq[36]. (constraint file  /home/ziyuanwang/GraphLily/generate_bitstream/build_balance_valtunsigned.2.4/proj/build_dir.hw/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_memory_subsystem_0/pfm_dynamic_memory_subsystem_0/pfm_dynamic_memory_subsystem_0_in_context.xdc, line 118).
Applied set_property IO_BUFFER_TYPE = NONE for ddrmem_0_C0_DDR4_dq[37]. (constraint file  /home/ziyuanwang/GraphLily/generate_bitstream/build_balance_valtunsigned.2.4/proj/build_dir.hw/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_memory_subsystem_0/pfm_dynamic_memory_subsystem_0/pfm_dynamic_memory_subsystem_0_in_context.xdc, line 119).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddrmem_0_C0_DDR4_dq[37]. (constraint file  /home/ziyuanwang/GraphLily/generate_bitstream/build_balance_valtunsigned.2.4/proj/build_dir.hw/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_memory_subsystem_0/pfm_dynamic_memory_subsystem_0/pfm_dynamic_memory_subsystem_0_in_context.xdc, line 120).
Applied set_property IO_BUFFER_TYPE = NONE for ddrmem_0_C0_DDR4_dq[38]. (constraint file  /home/ziyuanwang/GraphLily/generate_bitstream/build_balance_valtunsigned.2.4/proj/build_dir.hw/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_memory_subsystem_0/pfm_dynamic_memory_subsystem_0/pfm_dynamic_memory_subsystem_0_in_context.xdc, line 121).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddrmem_0_C0_DDR4_dq[38]. (constraint file  /home/ziyuanwang/GraphLily/generate_bitstream/build_balance_valtunsigned.2.4/proj/build_dir.hw/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_memory_subsystem_0/pfm_dynamic_memory_subsystem_0/pfm_dynamic_memory_subsystem_0_in_context.xdc, line 122).
Applied set_property IO_BUFFER_TYPE = NONE for ddrmem_0_C0_DDR4_dq[39]. (constraint file  /home/ziyuanwang/GraphLily/generate_bitstream/build_balance_valtunsigned.2.4/proj/build_dir.hw/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_memory_subsystem_0/pfm_dynamic_memory_subsystem_0/pfm_dynamic_memory_subsystem_0_in_context.xdc, line 123).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddrmem_0_C0_DDR4_dq[39]. (constraint file  /home/ziyuanwang/GraphLily/generate_bitstream/build_balance_valtunsigned.2.4/proj/build_dir.hw/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_memory_subsystem_0/pfm_dynamic_memory_subsystem_0/pfm_dynamic_memory_subsystem_0_in_context.xdc, line 124).
Applied set_property IO_BUFFER_TYPE = NONE for ddrmem_0_C0_DDR4_dq[3]. (constraint file  /home/ziyuanwang/GraphLily/generate_bitstream/build_balance_valtunsigned.2.4/proj/build_dir.hw/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_memory_subsystem_0/pfm_dynamic_memory_subsystem_0/pfm_dynamic_memory_subsystem_0_in_context.xdc, line 125).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddrmem_0_C0_DDR4_dq[3]. (constraint file  /home/ziyuanwang/GraphLily/generate_bitstream/build_balance_valtunsigned.2.4/proj/build_dir.hw/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_memory_subsystem_0/pfm_dynamic_memory_subsystem_0/pfm_dynamic_memory_subsystem_0_in_context.xdc, line 126).
Applied set_property IO_BUFFER_TYPE = NONE for ddrmem_0_C0_DDR4_dq[40]. (constraint file  /home/ziyuanwang/GraphLily/generate_bitstream/build_balance_valtunsigned.2.4/proj/build_dir.hw/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_memory_subsystem_0/pfm_dynamic_memory_subsystem_0/pfm_dynamic_memory_subsystem_0_in_context.xdc, line 127).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddrmem_0_C0_DDR4_dq[40]. (constraint file  /home/ziyuanwang/GraphLily/generate_bitstream/build_balance_valtunsigned.2.4/proj/build_dir.hw/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_memory_subsystem_0/pfm_dynamic_memory_subsystem_0/pfm_dynamic_memory_subsystem_0_in_context.xdc, line 128).
Applied set_property IO_BUFFER_TYPE = NONE for ddrmem_0_C0_DDR4_dq[41]. (constraint file  /home/ziyuanwang/GraphLily/generate_bitstream/build_balance_valtunsigned.2.4/proj/build_dir.hw/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_memory_subsystem_0/pfm_dynamic_memory_subsystem_0/pfm_dynamic_memory_subsystem_0_in_context.xdc, line 129).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddrmem_0_C0_DDR4_dq[41]. (constraint file  /home/ziyuanwang/GraphLily/generate_bitstream/build_balance_valtunsigned.2.4/proj/build_dir.hw/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_memory_subsystem_0/pfm_dynamic_memory_subsystem_0/pfm_dynamic_memory_subsystem_0_in_context.xdc, line 130).
Applied set_property IO_BUFFER_TYPE = NONE for ddrmem_0_C0_DDR4_dq[42]. (constraint file  /home/ziyuanwang/GraphLily/generate_bitstream/build_balance_valtunsigned.2.4/proj/build_dir.hw/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_memory_subsystem_0/pfm_dynamic_memory_subsystem_0/pfm_dynamic_memory_subsystem_0_in_context.xdc, line 131).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddrmem_0_C0_DDR4_dq[42]. (constraint file  /home/ziyuanwang/GraphLily/generate_bitstream/build_balance_valtunsigned.2.4/proj/build_dir.hw/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_memory_subsystem_0/pfm_dynamic_memory_subsystem_0/pfm_dynamic_memory_subsystem_0_in_context.xdc, line 132).
Applied set_property IO_BUFFER_TYPE = NONE for ddrmem_0_C0_DDR4_dq[43]. (constraint file  /home/ziyuanwang/GraphLily/generate_bitstream/build_balance_valtunsigned.2.4/proj/build_dir.hw/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_memory_subsystem_0/pfm_dynamic_memory_subsystem_0/pfm_dynamic_memory_subsystem_0_in_context.xdc, line 133).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddrmem_0_C0_DDR4_dq[43]. (constraint file  /home/ziyuanwang/GraphLily/generate_bitstream/build_balance_valtunsigned.2.4/proj/build_dir.hw/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_memory_subsystem_0/pfm_dynamic_memory_subsystem_0/pfm_dynamic_memory_subsystem_0_in_context.xdc, line 134).
Applied set_property IO_BUFFER_TYPE = NONE for ddrmem_0_C0_DDR4_dq[44]. (constraint file  /home/ziyuanwang/GraphLily/generate_bitstream/build_balance_valtunsigned.2.4/proj/build_dir.hw/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_memory_subsystem_0/pfm_dynamic_memory_subsystem_0/pfm_dynamic_memory_subsystem_0_in_context.xdc, line 135).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddrmem_0_C0_DDR4_dq[44]. (constraint file  /home/ziyuanwang/GraphLily/generate_bitstream/build_balance_valtunsigned.2.4/proj/build_dir.hw/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_memory_subsystem_0/pfm_dynamic_memory_subsystem_0/pfm_dynamic_memory_subsystem_0_in_context.xdc, line 136).
Applied set_property IO_BUFFER_TYPE = NONE for ddrmem_0_C0_DDR4_dq[45]. (constraint file  /home/ziyuanwang/GraphLily/generate_bitstream/build_balance_valtunsigned.2.4/proj/build_dir.hw/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_memory_subsystem_0/pfm_dynamic_memory_subsystem_0/pfm_dynamic_memory_subsystem_0_in_context.xdc, line 137).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddrmem_0_C0_DDR4_dq[45]. (constraint file  /home/ziyuanwang/GraphLily/generate_bitstream/build_balance_valtunsigned.2.4/proj/build_dir.hw/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_memory_subsystem_0/pfm_dynamic_memory_subsystem_0/pfm_dynamic_memory_subsystem_0_in_context.xdc, line 138).
Applied set_property IO_BUFFER_TYPE = NONE for ddrmem_0_C0_DDR4_dq[46]. (constraint file  /home/ziyuanwang/GraphLily/generate_bitstream/build_balance_valtunsigned.2.4/proj/build_dir.hw/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_memory_subsystem_0/pfm_dynamic_memory_subsystem_0/pfm_dynamic_memory_subsystem_0_in_context.xdc, line 139).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddrmem_0_C0_DDR4_dq[46]. (constraint file  /home/ziyuanwang/GraphLily/generate_bitstream/build_balance_valtunsigned.2.4/proj/build_dir.hw/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_memory_subsystem_0/pfm_dynamic_memory_subsystem_0/pfm_dynamic_memory_subsystem_0_in_context.xdc, line 140).
Applied set_property IO_BUFFER_TYPE = NONE for ddrmem_0_C0_DDR4_dq[47]. (constraint file  /home/ziyuanwang/GraphLily/generate_bitstream/build_balance_valtunsigned.2.4/proj/build_dir.hw/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_memory_subsystem_0/pfm_dynamic_memory_subsystem_0/pfm_dynamic_memory_subsystem_0_in_context.xdc, line 141).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddrmem_0_C0_DDR4_dq[47]. (constraint file  /home/ziyuanwang/GraphLily/generate_bitstream/build_balance_valtunsigned.2.4/proj/build_dir.hw/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_memory_subsystem_0/pfm_dynamic_memory_subsystem_0/pfm_dynamic_memory_subsystem_0_in_context.xdc, line 142).
Applied set_property IO_BUFFER_TYPE = NONE for ddrmem_0_C0_DDR4_dq[48]. (constraint file  /home/ziyuanwang/GraphLily/generate_bitstream/build_balance_valtunsigned.2.4/proj/build_dir.hw/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_memory_subsystem_0/pfm_dynamic_memory_subsystem_0/pfm_dynamic_memory_subsystem_0_in_context.xdc, line 143).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddrmem_0_C0_DDR4_dq[48]. (constraint file  /home/ziyuanwang/GraphLily/generate_bitstream/build_balance_valtunsigned.2.4/proj/build_dir.hw/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_memory_subsystem_0/pfm_dynamic_memory_subsystem_0/pfm_dynamic_memory_subsystem_0_in_context.xdc, line 144).
Applied set_property IO_BUFFER_TYPE = NONE for ddrmem_0_C0_DDR4_dq[49]. (constraint file  /home/ziyuanwang/GraphLily/generate_bitstream/build_balance_valtunsigned.2.4/proj/build_dir.hw/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_memory_subsystem_0/pfm_dynamic_memory_subsystem_0/pfm_dynamic_memory_subsystem_0_in_context.xdc, line 145).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddrmem_0_C0_DDR4_dq[49]. (constraint file  /home/ziyuanwang/GraphLily/generate_bitstream/build_balance_valtunsigned.2.4/proj/build_dir.hw/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_memory_subsystem_0/pfm_dynamic_memory_subsystem_0/pfm_dynamic_memory_subsystem_0_in_context.xdc, line 146).
Applied set_property IO_BUFFER_TYPE = NONE for ddrmem_0_C0_DDR4_dq[4]. (constraint file  /home/ziyuanwang/GraphLily/generate_bitstream/build_balance_valtunsigned.2.4/proj/build_dir.hw/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_memory_subsystem_0/pfm_dynamic_memory_subsystem_0/pfm_dynamic_memory_subsystem_0_in_context.xdc, line 147).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddrmem_0_C0_DDR4_dq[4]. (constraint file  /home/ziyuanwang/GraphLily/generate_bitstream/build_balance_valtunsigned.2.4/proj/build_dir.hw/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_memory_subsystem_0/pfm_dynamic_memory_subsystem_0/pfm_dynamic_memory_subsystem_0_in_context.xdc, line 148).
Applied set_property IO_BUFFER_TYPE = NONE for ddrmem_0_C0_DDR4_dq[50]. (constraint file  /home/ziyuanwang/GraphLily/generate_bitstream/build_balance_valtunsigned.2.4/proj/build_dir.hw/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_memory_subsystem_0/pfm_dynamic_memory_subsystem_0/pfm_dynamic_memory_subsystem_0_in_context.xdc, line 149).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddrmem_0_C0_DDR4_dq[50]. (constraint file  /home/ziyuanwang/GraphLily/generate_bitstream/build_balance_valtunsigned.2.4/proj/build_dir.hw/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_memory_subsystem_0/pfm_dynamic_memory_subsystem_0/pfm_dynamic_memory_subsystem_0_in_context.xdc, line 150).
Applied set_property IO_BUFFER_TYPE = NONE for ddrmem_0_C0_DDR4_dq[51]. (constraint file  /home/ziyuanwang/GraphLily/generate_bitstream/build_balance_valtunsigned.2.4/proj/build_dir.hw/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_memory_subsystem_0/pfm_dynamic_memory_subsystem_0/pfm_dynamic_memory_subsystem_0_in_context.xdc, line 151).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddrmem_0_C0_DDR4_dq[51]. (constraint file  /home/ziyuanwang/GraphLily/generate_bitstream/build_balance_valtunsigned.2.4/proj/build_dir.hw/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_memory_subsystem_0/pfm_dynamic_memory_subsystem_0/pfm_dynamic_memory_subsystem_0_in_context.xdc, line 152).
Applied set_property IO_BUFFER_TYPE = NONE for ddrmem_0_C0_DDR4_dq[52]. (constraint file  /home/ziyuanwang/GraphLily/generate_bitstream/build_balance_valtunsigned.2.4/proj/build_dir.hw/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_memory_subsystem_0/pfm_dynamic_memory_subsystem_0/pfm_dynamic_memory_subsystem_0_in_context.xdc, line 153).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddrmem_0_C0_DDR4_dq[52]. (constraint file  /home/ziyuanwang/GraphLily/generate_bitstream/build_balance_valtunsigned.2.4/proj/build_dir.hw/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_memory_subsystem_0/pfm_dynamic_memory_subsystem_0/pfm_dynamic_memory_subsystem_0_in_context.xdc, line 154).
Applied set_property IO_BUFFER_TYPE = NONE for ddrmem_0_C0_DDR4_dq[53]. (constraint file  /home/ziyuanwang/GraphLily/generate_bitstream/build_balance_valtunsigned.2.4/proj/build_dir.hw/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_memory_subsystem_0/pfm_dynamic_memory_subsystem_0/pfm_dynamic_memory_subsystem_0_in_context.xdc, line 155).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddrmem_0_C0_DDR4_dq[53]. (constraint file  /home/ziyuanwang/GraphLily/generate_bitstream/build_balance_valtunsigned.2.4/proj/build_dir.hw/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_memory_subsystem_0/pfm_dynamic_memory_subsystem_0/pfm_dynamic_memory_subsystem_0_in_context.xdc, line 156).
Applied set_property IO_BUFFER_TYPE = NONE for ddrmem_0_C0_DDR4_dq[54]. (constraint file  /home/ziyuanwang/GraphLily/generate_bitstream/build_balance_valtunsigned.2.4/proj/build_dir.hw/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_memory_subsystem_0/pfm_dynamic_memory_subsystem_0/pfm_dynamic_memory_subsystem_0_in_context.xdc, line 157).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddrmem_0_C0_DDR4_dq[54]. (constraint file  /home/ziyuanwang/GraphLily/generate_bitstream/build_balance_valtunsigned.2.4/proj/build_dir.hw/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_memory_subsystem_0/pfm_dynamic_memory_subsystem_0/pfm_dynamic_memory_subsystem_0_in_context.xdc, line 158).
Applied set_property IO_BUFFER_TYPE = NONE for ddrmem_0_C0_DDR4_dq[55]. (constraint file  /home/ziyuanwang/GraphLily/generate_bitstream/build_balance_valtunsigned.2.4/proj/build_dir.hw/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_memory_subsystem_0/pfm_dynamic_memory_subsystem_0/pfm_dynamic_memory_subsystem_0_in_context.xdc, line 159).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddrmem_0_C0_DDR4_dq[55]. (constraint file  /home/ziyuanwang/GraphLily/generate_bitstream/build_balance_valtunsigned.2.4/proj/build_dir.hw/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_memory_subsystem_0/pfm_dynamic_memory_subsystem_0/pfm_dynamic_memory_subsystem_0_in_context.xdc, line 160).
Applied set_property IO_BUFFER_TYPE = NONE for ddrmem_0_C0_DDR4_dq[56]. (constraint file  /home/ziyuanwang/GraphLily/generate_bitstream/build_balance_valtunsigned.2.4/proj/build_dir.hw/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_memory_subsystem_0/pfm_dynamic_memory_subsystem_0/pfm_dynamic_memory_subsystem_0_in_context.xdc, line 161).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddrmem_0_C0_DDR4_dq[56]. (constraint file  /home/ziyuanwang/GraphLily/generate_bitstream/build_balance_valtunsigned.2.4/proj/build_dir.hw/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_memory_subsystem_0/pfm_dynamic_memory_subsystem_0/pfm_dynamic_memory_subsystem_0_in_context.xdc, line 162).
Applied set_property IO_BUFFER_TYPE = NONE for ddrmem_0_C0_DDR4_dq[57]. (constraint file  /home/ziyuanwang/GraphLily/generate_bitstream/build_balance_valtunsigned.2.4/proj/build_dir.hw/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_memory_subsystem_0/pfm_dynamic_memory_subsystem_0/pfm_dynamic_memory_subsystem_0_in_context.xdc, line 163).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddrmem_0_C0_DDR4_dq[57]. (constraint file  /home/ziyuanwang/GraphLily/generate_bitstream/build_balance_valtunsigned.2.4/proj/build_dir.hw/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_memory_subsystem_0/pfm_dynamic_memory_subsystem_0/pfm_dynamic_memory_subsystem_0_in_context.xdc, line 164).
Applied set_property IO_BUFFER_TYPE = NONE for ddrmem_0_C0_DDR4_dq[58]. (constraint file  /home/ziyuanwang/GraphLily/generate_bitstream/build_balance_valtunsigned.2.4/proj/build_dir.hw/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_memory_subsystem_0/pfm_dynamic_memory_subsystem_0/pfm_dynamic_memory_subsystem_0_in_context.xdc, line 165).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddrmem_0_C0_DDR4_dq[58]. (constraint file  /home/ziyuanwang/GraphLily/generate_bitstream/build_balance_valtunsigned.2.4/proj/build_dir.hw/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_memory_subsystem_0/pfm_dynamic_memory_subsystem_0/pfm_dynamic_memory_subsystem_0_in_context.xdc, line 166).
Applied set_property IO_BUFFER_TYPE = NONE for ddrmem_0_C0_DDR4_dq[59]. (constraint file  /home/ziyuanwang/GraphLily/generate_bitstream/build_balance_valtunsigned.2.4/proj/build_dir.hw/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_memory_subsystem_0/pfm_dynamic_memory_subsystem_0/pfm_dynamic_memory_subsystem_0_in_context.xdc, line 167).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddrmem_0_C0_DDR4_dq[59]. (constraint file  /home/ziyuanwang/GraphLily/generate_bitstream/build_balance_valtunsigned.2.4/proj/build_dir.hw/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_memory_subsystem_0/pfm_dynamic_memory_subsystem_0/pfm_dynamic_memory_subsystem_0_in_context.xdc, line 168).
Applied set_property IO_BUFFER_TYPE = NONE for ddrmem_0_C0_DDR4_dq[5]. (constraint file  /home/ziyuanwang/GraphLily/generate_bitstream/build_balance_valtunsigned.2.4/proj/build_dir.hw/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_memory_subsystem_0/pfm_dynamic_memory_subsystem_0/pfm_dynamic_memory_subsystem_0_in_context.xdc, line 169).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddrmem_0_C0_DDR4_dq[5]. (constraint file  /home/ziyuanwang/GraphLily/generate_bitstream/build_balance_valtunsigned.2.4/proj/build_dir.hw/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_memory_subsystem_0/pfm_dynamic_memory_subsystem_0/pfm_dynamic_memory_subsystem_0_in_context.xdc, line 170).
Applied set_property IO_BUFFER_TYPE = NONE for ddrmem_0_C0_DDR4_dq[60]. (constraint file  /home/ziyuanwang/GraphLily/generate_bitstream/build_balance_valtunsigned.2.4/proj/build_dir.hw/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_memory_subsystem_0/pfm_dynamic_memory_subsystem_0/pfm_dynamic_memory_subsystem_0_in_context.xdc, line 171).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddrmem_0_C0_DDR4_dq[60]. (constraint file  /home/ziyuanwang/GraphLily/generate_bitstream/build_balance_valtunsigned.2.4/proj/build_dir.hw/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_memory_subsystem_0/pfm_dynamic_memory_subsystem_0/pfm_dynamic_memory_subsystem_0_in_context.xdc, line 172).
Applied set_property IO_BUFFER_TYPE = NONE for ddrmem_0_C0_DDR4_dq[61]. (constraint file  /home/ziyuanwang/GraphLily/generate_bitstream/build_balance_valtunsigned.2.4/proj/build_dir.hw/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_memory_subsystem_0/pfm_dynamic_memory_subsystem_0/pfm_dynamic_memory_subsystem_0_in_context.xdc, line 173).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddrmem_0_C0_DDR4_dq[61]. (constraint file  /home/ziyuanwang/GraphLily/generate_bitstream/build_balance_valtunsigned.2.4/proj/build_dir.hw/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_memory_subsystem_0/pfm_dynamic_memory_subsystem_0/pfm_dynamic_memory_subsystem_0_in_context.xdc, line 174).
Applied set_property IO_BUFFER_TYPE = NONE for ddrmem_0_C0_DDR4_dq[62]. (constraint file  /home/ziyuanwang/GraphLily/generate_bitstream/build_balance_valtunsigned.2.4/proj/build_dir.hw/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_memory_subsystem_0/pfm_dynamic_memory_subsystem_0/pfm_dynamic_memory_subsystem_0_in_context.xdc, line 175).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddrmem_0_C0_DDR4_dq[62]. (constraint file  /home/ziyuanwang/GraphLily/generate_bitstream/build_balance_valtunsigned.2.4/proj/build_dir.hw/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_memory_subsystem_0/pfm_dynamic_memory_subsystem_0/pfm_dynamic_memory_subsystem_0_in_context.xdc, line 176).
Applied set_property IO_BUFFER_TYPE = NONE for ddrmem_0_C0_DDR4_dq[63]. (constraint file  /home/ziyuanwang/GraphLily/generate_bitstream/build_balance_valtunsigned.2.4/proj/build_dir.hw/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_memory_subsystem_0/pfm_dynamic_memory_subsystem_0/pfm_dynamic_memory_subsystem_0_in_context.xdc, line 177).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddrmem_0_C0_DDR4_dq[63]. (constraint file  /home/ziyuanwang/GraphLily/generate_bitstream/build_balance_valtunsigned.2.4/proj/build_dir.hw/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_memory_subsystem_0/pfm_dynamic_memory_subsystem_0/pfm_dynamic_memory_subsystem_0_in_context.xdc, line 178).
Applied set_property IO_BUFFER_TYPE = NONE for ddrmem_0_C0_DDR4_dq[64]. (constraint file  /home/ziyuanwang/GraphLily/generate_bitstream/build_balance_valtunsigned.2.4/proj/build_dir.hw/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_memory_subsystem_0/pfm_dynamic_memory_subsystem_0/pfm_dynamic_memory_subsystem_0_in_context.xdc, line 179).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddrmem_0_C0_DDR4_dq[64]. (constraint file  /home/ziyuanwang/GraphLily/generate_bitstream/build_balance_valtunsigned.2.4/proj/build_dir.hw/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_memory_subsystem_0/pfm_dynamic_memory_subsystem_0/pfm_dynamic_memory_subsystem_0_in_context.xdc, line 180).
Applied set_property IO_BUFFER_TYPE = NONE for ddrmem_0_C0_DDR4_dq[65]. (constraint file  /home/ziyuanwang/GraphLily/generate_bitstream/build_balance_valtunsigned.2.4/proj/build_dir.hw/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_memory_subsystem_0/pfm_dynamic_memory_subsystem_0/pfm_dynamic_memory_subsystem_0_in_context.xdc, line 181).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddrmem_0_C0_DDR4_dq[65]. (constraint file  /home/ziyuanwang/GraphLily/generate_bitstream/build_balance_valtunsigned.2.4/proj/build_dir.hw/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_memory_subsystem_0/pfm_dynamic_memory_subsystem_0/pfm_dynamic_memory_subsystem_0_in_context.xdc, line 182).
Applied set_property IO_BUFFER_TYPE = NONE for ddrmem_0_C0_DDR4_dq[66]. (constraint file  /home/ziyuanwang/GraphLily/generate_bitstream/build_balance_valtunsigned.2.4/proj/build_dir.hw/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_memory_subsystem_0/pfm_dynamic_memory_subsystem_0/pfm_dynamic_memory_subsystem_0_in_context.xdc, line 183).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddrmem_0_C0_DDR4_dq[66]. (constraint file  /home/ziyuanwang/GraphLily/generate_bitstream/build_balance_valtunsigned.2.4/proj/build_dir.hw/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_memory_subsystem_0/pfm_dynamic_memory_subsystem_0/pfm_dynamic_memory_subsystem_0_in_context.xdc, line 184).
Applied set_property IO_BUFFER_TYPE = NONE for ddrmem_0_C0_DDR4_dq[67]. (constraint file  /home/ziyuanwang/GraphLily/generate_bitstream/build_balance_valtunsigned.2.4/proj/build_dir.hw/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_memory_subsystem_0/pfm_dynamic_memory_subsystem_0/pfm_dynamic_memory_subsystem_0_in_context.xdc, line 185).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddrmem_0_C0_DDR4_dq[67]. (constraint file  /home/ziyuanwang/GraphLily/generate_bitstream/build_balance_valtunsigned.2.4/proj/build_dir.hw/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_memory_subsystem_0/pfm_dynamic_memory_subsystem_0/pfm_dynamic_memory_subsystem_0_in_context.xdc, line 186).
Applied set_property IO_BUFFER_TYPE = NONE for ddrmem_0_C0_DDR4_dq[68]. (constraint file  /home/ziyuanwang/GraphLily/generate_bitstream/build_balance_valtunsigned.2.4/proj/build_dir.hw/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_memory_subsystem_0/pfm_dynamic_memory_subsystem_0/pfm_dynamic_memory_subsystem_0_in_context.xdc, line 187).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddrmem_0_C0_DDR4_dq[68]. (constraint file  /home/ziyuanwang/GraphLily/generate_bitstream/build_balance_valtunsigned.2.4/proj/build_dir.hw/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_memory_subsystem_0/pfm_dynamic_memory_subsystem_0/pfm_dynamic_memory_subsystem_0_in_context.xdc, line 188).
Applied set_property IO_BUFFER_TYPE = NONE for ddrmem_0_C0_DDR4_dq[69]. (constraint file  /home/ziyuanwang/GraphLily/generate_bitstream/build_balance_valtunsigned.2.4/proj/build_dir.hw/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_memory_subsystem_0/pfm_dynamic_memory_subsystem_0/pfm_dynamic_memory_subsystem_0_in_context.xdc, line 189).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddrmem_0_C0_DDR4_dq[69]. (constraint file  /home/ziyuanwang/GraphLily/generate_bitstream/build_balance_valtunsigned.2.4/proj/build_dir.hw/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_memory_subsystem_0/pfm_dynamic_memory_subsystem_0/pfm_dynamic_memory_subsystem_0_in_context.xdc, line 190).
Applied set_property IO_BUFFER_TYPE = NONE for ddrmem_0_C0_DDR4_dq[6]. (constraint file  /home/ziyuanwang/GraphLily/generate_bitstream/build_balance_valtunsigned.2.4/proj/build_dir.hw/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_memory_subsystem_0/pfm_dynamic_memory_subsystem_0/pfm_dynamic_memory_subsystem_0_in_context.xdc, line 191).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddrmem_0_C0_DDR4_dq[6]. (constraint file  /home/ziyuanwang/GraphLily/generate_bitstream/build_balance_valtunsigned.2.4/proj/build_dir.hw/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_memory_subsystem_0/pfm_dynamic_memory_subsystem_0/pfm_dynamic_memory_subsystem_0_in_context.xdc, line 192).
Applied set_property IO_BUFFER_TYPE = NONE for ddrmem_0_C0_DDR4_dq[70]. (constraint file  /home/ziyuanwang/GraphLily/generate_bitstream/build_balance_valtunsigned.2.4/proj/build_dir.hw/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_memory_subsystem_0/pfm_dynamic_memory_subsystem_0/pfm_dynamic_memory_subsystem_0_in_context.xdc, line 193).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddrmem_0_C0_DDR4_dq[70]. (constraint file  /home/ziyuanwang/GraphLily/generate_bitstream/build_balance_valtunsigned.2.4/proj/build_dir.hw/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_memory_subsystem_0/pfm_dynamic_memory_subsystem_0/pfm_dynamic_memory_subsystem_0_in_context.xdc, line 194).
Applied set_property IO_BUFFER_TYPE = NONE for ddrmem_0_C0_DDR4_dq[71]. (constraint file  /home/ziyuanwang/GraphLily/generate_bitstream/build_balance_valtunsigned.2.4/proj/build_dir.hw/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_memory_subsystem_0/pfm_dynamic_memory_subsystem_0/pfm_dynamic_memory_subsystem_0_in_context.xdc, line 195).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddrmem_0_C0_DDR4_dq[71]. (constraint file  /home/ziyuanwang/GraphLily/generate_bitstream/build_balance_valtunsigned.2.4/proj/build_dir.hw/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_memory_subsystem_0/pfm_dynamic_memory_subsystem_0/pfm_dynamic_memory_subsystem_0_in_context.xdc, line 196).
Applied set_property IO_BUFFER_TYPE = NONE for ddrmem_0_C0_DDR4_dq[7]. (constraint file  /home/ziyuanwang/GraphLily/generate_bitstream/build_balance_valtunsigned.2.4/proj/build_dir.hw/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_memory_subsystem_0/pfm_dynamic_memory_subsystem_0/pfm_dynamic_memory_subsystem_0_in_context.xdc, line 197).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddrmem_0_C0_DDR4_dq[7]. (constraint file  /home/ziyuanwang/GraphLily/generate_bitstream/build_balance_valtunsigned.2.4/proj/build_dir.hw/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_memory_subsystem_0/pfm_dynamic_memory_subsystem_0/pfm_dynamic_memory_subsystem_0_in_context.xdc, line 198).
Applied set_property IO_BUFFER_TYPE = NONE for ddrmem_0_C0_DDR4_dq[8]. (constraint file  /home/ziyuanwang/GraphLily/generate_bitstream/build_balance_valtunsigned.2.4/proj/build_dir.hw/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_memory_subsystem_0/pfm_dynamic_memory_subsystem_0/pfm_dynamic_memory_subsystem_0_in_context.xdc, line 199).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddrmem_0_C0_DDR4_dq[8]. (constraint file  /home/ziyuanwang/GraphLily/generate_bitstream/build_balance_valtunsigned.2.4/proj/build_dir.hw/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_memory_subsystem_0/pfm_dynamic_memory_subsystem_0/pfm_dynamic_memory_subsystem_0_in_context.xdc, line 200).
Applied set_property IO_BUFFER_TYPE = NONE for ddrmem_0_C0_DDR4_dq[9]. (constraint file  /home/ziyuanwang/GraphLily/generate_bitstream/build_balance_valtunsigned.2.4/proj/build_dir.hw/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_memory_subsystem_0/pfm_dynamic_memory_subsystem_0/pfm_dynamic_memory_subsystem_0_in_context.xdc, line 201).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddrmem_0_C0_DDR4_dq[9]. (constraint file  /home/ziyuanwang/GraphLily/generate_bitstream/build_balance_valtunsigned.2.4/proj/build_dir.hw/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_memory_subsystem_0/pfm_dynamic_memory_subsystem_0/pfm_dynamic_memory_subsystem_0_in_context.xdc, line 202).
Applied set_property IO_BUFFER_TYPE = NONE for ddrmem_0_C0_DDR4_dqs_c[0]. (constraint file  /home/ziyuanwang/GraphLily/generate_bitstream/build_balance_valtunsigned.2.4/proj/build_dir.hw/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_memory_subsystem_0/pfm_dynamic_memory_subsystem_0/pfm_dynamic_memory_subsystem_0_in_context.xdc, line 203).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddrmem_0_C0_DDR4_dqs_c[0]. (constraint file  /home/ziyuanwang/GraphLily/generate_bitstream/build_balance_valtunsigned.2.4/proj/build_dir.hw/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_memory_subsystem_0/pfm_dynamic_memory_subsystem_0/pfm_dynamic_memory_subsystem_0_in_context.xdc, line 204).
Applied set_property IO_BUFFER_TYPE = NONE for ddrmem_0_C0_DDR4_dqs_c[10]. (constraint file  /home/ziyuanwang/GraphLily/generate_bitstream/build_balance_valtunsigned.2.4/proj/build_dir.hw/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_memory_subsystem_0/pfm_dynamic_memory_subsystem_0/pfm_dynamic_memory_subsystem_0_in_context.xdc, line 205).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddrmem_0_C0_DDR4_dqs_c[10]. (constraint file  /home/ziyuanwang/GraphLily/generate_bitstream/build_balance_valtunsigned.2.4/proj/build_dir.hw/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_memory_subsystem_0/pfm_dynamic_memory_subsystem_0/pfm_dynamic_memory_subsystem_0_in_context.xdc, line 206).
Applied set_property IO_BUFFER_TYPE = NONE for ddrmem_0_C0_DDR4_dqs_c[11]. (constraint file  /home/ziyuanwang/GraphLily/generate_bitstream/build_balance_valtunsigned.2.4/proj/build_dir.hw/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_memory_subsystem_0/pfm_dynamic_memory_subsystem_0/pfm_dynamic_memory_subsystem_0_in_context.xdc, line 207).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddrmem_0_C0_DDR4_dqs_c[11]. (constraint file  /home/ziyuanwang/GraphLily/generate_bitstream/build_balance_valtunsigned.2.4/proj/build_dir.hw/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_memory_subsystem_0/pfm_dynamic_memory_subsystem_0/pfm_dynamic_memory_subsystem_0_in_context.xdc, line 208).
Applied set_property IO_BUFFER_TYPE = NONE for ddrmem_0_C0_DDR4_dqs_c[12]. (constraint file  /home/ziyuanwang/GraphLily/generate_bitstream/build_balance_valtunsigned.2.4/proj/build_dir.hw/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_memory_subsystem_0/pfm_dynamic_memory_subsystem_0/pfm_dynamic_memory_subsystem_0_in_context.xdc, line 209).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddrmem_0_C0_DDR4_dqs_c[12]. (constraint file  /home/ziyuanwang/GraphLily/generate_bitstream/build_balance_valtunsigned.2.4/proj/build_dir.hw/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_memory_subsystem_0/pfm_dynamic_memory_subsystem_0/pfm_dynamic_memory_subsystem_0_in_context.xdc, line 210).
Applied set_property IO_BUFFER_TYPE = NONE for ddrmem_0_C0_DDR4_dqs_c[13]. (constraint file  /home/ziyuanwang/GraphLily/generate_bitstream/build_balance_valtunsigned.2.4/proj/build_dir.hw/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_memory_subsystem_0/pfm_dynamic_memory_subsystem_0/pfm_dynamic_memory_subsystem_0_in_context.xdc, line 211).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddrmem_0_C0_DDR4_dqs_c[13]. (constraint file  /home/ziyuanwang/GraphLily/generate_bitstream/build_balance_valtunsigned.2.4/proj/build_dir.hw/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_memory_subsystem_0/pfm_dynamic_memory_subsystem_0/pfm_dynamic_memory_subsystem_0_in_context.xdc, line 212).
Applied set_property IO_BUFFER_TYPE = NONE for ddrmem_0_C0_DDR4_dqs_c[14]. (constraint file  /home/ziyuanwang/GraphLily/generate_bitstream/build_balance_valtunsigned.2.4/proj/build_dir.hw/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_memory_subsystem_0/pfm_dynamic_memory_subsystem_0/pfm_dynamic_memory_subsystem_0_in_context.xdc, line 213).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddrmem_0_C0_DDR4_dqs_c[14]. (constraint file  /home/ziyuanwang/GraphLily/generate_bitstream/build_balance_valtunsigned.2.4/proj/build_dir.hw/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_memory_subsystem_0/pfm_dynamic_memory_subsystem_0/pfm_dynamic_memory_subsystem_0_in_context.xdc, line 214).
Applied set_property IO_BUFFER_TYPE = NONE for ddrmem_0_C0_DDR4_dqs_c[15]. (constraint file  /home/ziyuanwang/GraphLily/generate_bitstream/build_balance_valtunsigned.2.4/proj/build_dir.hw/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_memory_subsystem_0/pfm_dynamic_memory_subsystem_0/pfm_dynamic_memory_subsystem_0_in_context.xdc, line 215).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddrmem_0_C0_DDR4_dqs_c[15]. (constraint file  /home/ziyuanwang/GraphLily/generate_bitstream/build_balance_valtunsigned.2.4/proj/build_dir.hw/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_memory_subsystem_0/pfm_dynamic_memory_subsystem_0/pfm_dynamic_memory_subsystem_0_in_context.xdc, line 216).
Applied set_property IO_BUFFER_TYPE = NONE for ddrmem_0_C0_DDR4_dqs_c[16]. (constraint file  /home/ziyuanwang/GraphLily/generate_bitstream/build_balance_valtunsigned.2.4/proj/build_dir.hw/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_memory_subsystem_0/pfm_dynamic_memory_subsystem_0/pfm_dynamic_memory_subsystem_0_in_context.xdc, line 217).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddrmem_0_C0_DDR4_dqs_c[16]. (constraint file  /home/ziyuanwang/GraphLily/generate_bitstream/build_balance_valtunsigned.2.4/proj/build_dir.hw/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_memory_subsystem_0/pfm_dynamic_memory_subsystem_0/pfm_dynamic_memory_subsystem_0_in_context.xdc, line 218).
Applied set_property IO_BUFFER_TYPE = NONE for ddrmem_0_C0_DDR4_dqs_c[17]. (constraint file  /home/ziyuanwang/GraphLily/generate_bitstream/build_balance_valtunsigned.2.4/proj/build_dir.hw/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_memory_subsystem_0/pfm_dynamic_memory_subsystem_0/pfm_dynamic_memory_subsystem_0_in_context.xdc, line 219).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddrmem_0_C0_DDR4_dqs_c[17]. (constraint file  /home/ziyuanwang/GraphLily/generate_bitstream/build_balance_valtunsigned.2.4/proj/build_dir.hw/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_memory_subsystem_0/pfm_dynamic_memory_subsystem_0/pfm_dynamic_memory_subsystem_0_in_context.xdc, line 220).
Applied set_property IO_BUFFER_TYPE = NONE for ddrmem_0_C0_DDR4_dqs_c[1]. (constraint file  /home/ziyuanwang/GraphLily/generate_bitstream/build_balance_valtunsigned.2.4/proj/build_dir.hw/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_memory_subsystem_0/pfm_dynamic_memory_subsystem_0/pfm_dynamic_memory_subsystem_0_in_context.xdc, line 221).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddrmem_0_C0_DDR4_dqs_c[1]. (constraint file  /home/ziyuanwang/GraphLily/generate_bitstream/build_balance_valtunsigned.2.4/proj/build_dir.hw/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_memory_subsystem_0/pfm_dynamic_memory_subsystem_0/pfm_dynamic_memory_subsystem_0_in_context.xdc, line 222).
Applied set_property IO_BUFFER_TYPE = NONE for ddrmem_0_C0_DDR4_dqs_c[2]. (constraint file  /home/ziyuanwang/GraphLily/generate_bitstream/build_balance_valtunsigned.2.4/proj/build_dir.hw/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_memory_subsystem_0/pfm_dynamic_memory_subsystem_0/pfm_dynamic_memory_subsystem_0_in_context.xdc, line 223).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddrmem_0_C0_DDR4_dqs_c[2]. (constraint file  /home/ziyuanwang/GraphLily/generate_bitstream/build_balance_valtunsigned.2.4/proj/build_dir.hw/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_memory_subsystem_0/pfm_dynamic_memory_subsystem_0/pfm_dynamic_memory_subsystem_0_in_context.xdc, line 224).
Applied set_property IO_BUFFER_TYPE = NONE for ddrmem_0_C0_DDR4_dqs_c[3]. (constraint file  /home/ziyuanwang/GraphLily/generate_bitstream/build_balance_valtunsigned.2.4/proj/build_dir.hw/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_memory_subsystem_0/pfm_dynamic_memory_subsystem_0/pfm_dynamic_memory_subsystem_0_in_context.xdc, line 225).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddrmem_0_C0_DDR4_dqs_c[3]. (constraint file  /home/ziyuanwang/GraphLily/generate_bitstream/build_balance_valtunsigned.2.4/proj/build_dir.hw/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_memory_subsystem_0/pfm_dynamic_memory_subsystem_0/pfm_dynamic_memory_subsystem_0_in_context.xdc, line 226).
Applied set_property IO_BUFFER_TYPE = NONE for ddrmem_0_C0_DDR4_dqs_c[4]. (constraint file  /home/ziyuanwang/GraphLily/generate_bitstream/build_balance_valtunsigned.2.4/proj/build_dir.hw/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_memory_subsystem_0/pfm_dynamic_memory_subsystem_0/pfm_dynamic_memory_subsystem_0_in_context.xdc, line 227).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddrmem_0_C0_DDR4_dqs_c[4]. (constraint file  /home/ziyuanwang/GraphLily/generate_bitstream/build_balance_valtunsigned.2.4/proj/build_dir.hw/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_memory_subsystem_0/pfm_dynamic_memory_subsystem_0/pfm_dynamic_memory_subsystem_0_in_context.xdc, line 228).
Applied set_property IO_BUFFER_TYPE = NONE for ddrmem_0_C0_DDR4_dqs_c[5]. (constraint file  /home/ziyuanwang/GraphLily/generate_bitstream/build_balance_valtunsigned.2.4/proj/build_dir.hw/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_memory_subsystem_0/pfm_dynamic_memory_subsystem_0/pfm_dynamic_memory_subsystem_0_in_context.xdc, line 229).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddrmem_0_C0_DDR4_dqs_c[5]. (constraint file  /home/ziyuanwang/GraphLily/generate_bitstream/build_balance_valtunsigned.2.4/proj/build_dir.hw/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_memory_subsystem_0/pfm_dynamic_memory_subsystem_0/pfm_dynamic_memory_subsystem_0_in_context.xdc, line 230).
Applied set_property IO_BUFFER_TYPE = NONE for ddrmem_0_C0_DDR4_dqs_c[6]. (constraint file  /home/ziyuanwang/GraphLily/generate_bitstream/build_balance_valtunsigned.2.4/proj/build_dir.hw/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_memory_subsystem_0/pfm_dynamic_memory_subsystem_0/pfm_dynamic_memory_subsystem_0_in_context.xdc, line 231).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddrmem_0_C0_DDR4_dqs_c[6]. (constraint file  /home/ziyuanwang/GraphLily/generate_bitstream/build_balance_valtunsigned.2.4/proj/build_dir.hw/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_memory_subsystem_0/pfm_dynamic_memory_subsystem_0/pfm_dynamic_memory_subsystem_0_in_context.xdc, line 232).
Applied set_property IO_BUFFER_TYPE = NONE for ddrmem_0_C0_DDR4_dqs_c[7]. (constraint file  /home/ziyuanwang/GraphLily/generate_bitstream/build_balance_valtunsigned.2.4/proj/build_dir.hw/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_memory_subsystem_0/pfm_dynamic_memory_subsystem_0/pfm_dynamic_memory_subsystem_0_in_context.xdc, line 233).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddrmem_0_C0_DDR4_dqs_c[7]. (constraint file  /home/ziyuanwang/GraphLily/generate_bitstream/build_balance_valtunsigned.2.4/proj/build_dir.hw/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_memory_subsystem_0/pfm_dynamic_memory_subsystem_0/pfm_dynamic_memory_subsystem_0_in_context.xdc, line 234).
Applied set_property IO_BUFFER_TYPE = NONE for ddrmem_0_C0_DDR4_dqs_c[8]. (constraint file  /home/ziyuanwang/GraphLily/generate_bitstream/build_balance_valtunsigned.2.4/proj/build_dir.hw/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_memory_subsystem_0/pfm_dynamic_memory_subsystem_0/pfm_dynamic_memory_subsystem_0_in_context.xdc, line 235).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddrmem_0_C0_DDR4_dqs_c[8]. (constraint file  /home/ziyuanwang/GraphLily/generate_bitstream/build_balance_valtunsigned.2.4/proj/build_dir.hw/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_memory_subsystem_0/pfm_dynamic_memory_subsystem_0/pfm_dynamic_memory_subsystem_0_in_context.xdc, line 236).
Applied set_property IO_BUFFER_TYPE = NONE for ddrmem_0_C0_DDR4_dqs_c[9]. (constraint file  /home/ziyuanwang/GraphLily/generate_bitstream/build_balance_valtunsigned.2.4/proj/build_dir.hw/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_memory_subsystem_0/pfm_dynamic_memory_subsystem_0/pfm_dynamic_memory_subsystem_0_in_context.xdc, line 237).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddrmem_0_C0_DDR4_dqs_c[9]. (constraint file  /home/ziyuanwang/GraphLily/generate_bitstream/build_balance_valtunsigned.2.4/proj/build_dir.hw/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_memory_subsystem_0/pfm_dynamic_memory_subsystem_0/pfm_dynamic_memory_subsystem_0_in_context.xdc, line 238).
Applied set_property IO_BUFFER_TYPE = NONE for ddrmem_0_C0_DDR4_dqs_t[0]. (constraint file  /home/ziyuanwang/GraphLily/generate_bitstream/build_balance_valtunsigned.2.4/proj/build_dir.hw/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_memory_subsystem_0/pfm_dynamic_memory_subsystem_0/pfm_dynamic_memory_subsystem_0_in_context.xdc, line 239).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddrmem_0_C0_DDR4_dqs_t[0]. (constraint file  /home/ziyuanwang/GraphLily/generate_bitstream/build_balance_valtunsigned.2.4/proj/build_dir.hw/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_memory_subsystem_0/pfm_dynamic_memory_subsystem_0/pfm_dynamic_memory_subsystem_0_in_context.xdc, line 240).
Applied set_property IO_BUFFER_TYPE = NONE for ddrmem_0_C0_DDR4_dqs_t[10]. (constraint file  /home/ziyuanwang/GraphLily/generate_bitstream/build_balance_valtunsigned.2.4/proj/build_dir.hw/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_memory_subsystem_0/pfm_dynamic_memory_subsystem_0/pfm_dynamic_memory_subsystem_0_in_context.xdc, line 241).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddrmem_0_C0_DDR4_dqs_t[10]. (constraint file  /home/ziyuanwang/GraphLily/generate_bitstream/build_balance_valtunsigned.2.4/proj/build_dir.hw/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_memory_subsystem_0/pfm_dynamic_memory_subsystem_0/pfm_dynamic_memory_subsystem_0_in_context.xdc, line 242).
Applied set_property IO_BUFFER_TYPE = NONE for ddrmem_0_C0_DDR4_dqs_t[11]. (constraint file  /home/ziyuanwang/GraphLily/generate_bitstream/build_balance_valtunsigned.2.4/proj/build_dir.hw/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_memory_subsystem_0/pfm_dynamic_memory_subsystem_0/pfm_dynamic_memory_subsystem_0_in_context.xdc, line 243).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddrmem_0_C0_DDR4_dqs_t[11]. (constraint file  /home/ziyuanwang/GraphLily/generate_bitstream/build_balance_valtunsigned.2.4/proj/build_dir.hw/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_memory_subsystem_0/pfm_dynamic_memory_subsystem_0/pfm_dynamic_memory_subsystem_0_in_context.xdc, line 244).
Applied set_property IO_BUFFER_TYPE = NONE for ddrmem_0_C0_DDR4_dqs_t[12]. (constraint file  /home/ziyuanwang/GraphLily/generate_bitstream/build_balance_valtunsigned.2.4/proj/build_dir.hw/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_memory_subsystem_0/pfm_dynamic_memory_subsystem_0/pfm_dynamic_memory_subsystem_0_in_context.xdc, line 245).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddrmem_0_C0_DDR4_dqs_t[12]. (constraint file  /home/ziyuanwang/GraphLily/generate_bitstream/build_balance_valtunsigned.2.4/proj/build_dir.hw/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_memory_subsystem_0/pfm_dynamic_memory_subsystem_0/pfm_dynamic_memory_subsystem_0_in_context.xdc, line 246).
Applied set_property IO_BUFFER_TYPE = NONE for ddrmem_0_C0_DDR4_dqs_t[13]. (constraint file  /home/ziyuanwang/GraphLily/generate_bitstream/build_balance_valtunsigned.2.4/proj/build_dir.hw/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_memory_subsystem_0/pfm_dynamic_memory_subsystem_0/pfm_dynamic_memory_subsystem_0_in_context.xdc, line 247).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddrmem_0_C0_DDR4_dqs_t[13]. (constraint file  /home/ziyuanwang/GraphLily/generate_bitstream/build_balance_valtunsigned.2.4/proj/build_dir.hw/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_memory_subsystem_0/pfm_dynamic_memory_subsystem_0/pfm_dynamic_memory_subsystem_0_in_context.xdc, line 248).
Applied set_property IO_BUFFER_TYPE = NONE for ddrmem_0_C0_DDR4_dqs_t[14]. (constraint file  /home/ziyuanwang/GraphLily/generate_bitstream/build_balance_valtunsigned.2.4/proj/build_dir.hw/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_memory_subsystem_0/pfm_dynamic_memory_subsystem_0/pfm_dynamic_memory_subsystem_0_in_context.xdc, line 249).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddrmem_0_C0_DDR4_dqs_t[14]. (constraint file  /home/ziyuanwang/GraphLily/generate_bitstream/build_balance_valtunsigned.2.4/proj/build_dir.hw/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_memory_subsystem_0/pfm_dynamic_memory_subsystem_0/pfm_dynamic_memory_subsystem_0_in_context.xdc, line 250).
Applied set_property IO_BUFFER_TYPE = NONE for ddrmem_0_C0_DDR4_dqs_t[15]. (constraint file  /home/ziyuanwang/GraphLily/generate_bitstream/build_balance_valtunsigned.2.4/proj/build_dir.hw/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_memory_subsystem_0/pfm_dynamic_memory_subsystem_0/pfm_dynamic_memory_subsystem_0_in_context.xdc, line 251).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddrmem_0_C0_DDR4_dqs_t[15]. (constraint file  /home/ziyuanwang/GraphLily/generate_bitstream/build_balance_valtunsigned.2.4/proj/build_dir.hw/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_memory_subsystem_0/pfm_dynamic_memory_subsystem_0/pfm_dynamic_memory_subsystem_0_in_context.xdc, line 252).
Applied set_property IO_BUFFER_TYPE = NONE for ddrmem_0_C0_DDR4_dqs_t[16]. (constraint file  /home/ziyuanwang/GraphLily/generate_bitstream/build_balance_valtunsigned.2.4/proj/build_dir.hw/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_memory_subsystem_0/pfm_dynamic_memory_subsystem_0/pfm_dynamic_memory_subsystem_0_in_context.xdc, line 253).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddrmem_0_C0_DDR4_dqs_t[16]. (constraint file  /home/ziyuanwang/GraphLily/generate_bitstream/build_balance_valtunsigned.2.4/proj/build_dir.hw/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_memory_subsystem_0/pfm_dynamic_memory_subsystem_0/pfm_dynamic_memory_subsystem_0_in_context.xdc, line 254).
Applied set_property IO_BUFFER_TYPE = NONE for ddrmem_0_C0_DDR4_dqs_t[17]. (constraint file  /home/ziyuanwang/GraphLily/generate_bitstream/build_balance_valtunsigned.2.4/proj/build_dir.hw/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_memory_subsystem_0/pfm_dynamic_memory_subsystem_0/pfm_dynamic_memory_subsystem_0_in_context.xdc, line 255).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddrmem_0_C0_DDR4_dqs_t[17]. (constraint file  /home/ziyuanwang/GraphLily/generate_bitstream/build_balance_valtunsigned.2.4/proj/build_dir.hw/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_memory_subsystem_0/pfm_dynamic_memory_subsystem_0/pfm_dynamic_memory_subsystem_0_in_context.xdc, line 256).
Applied set_property IO_BUFFER_TYPE = NONE for ddrmem_0_C0_DDR4_dqs_t[1]. (constraint file  /home/ziyuanwang/GraphLily/generate_bitstream/build_balance_valtunsigned.2.4/proj/build_dir.hw/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_memory_subsystem_0/pfm_dynamic_memory_subsystem_0/pfm_dynamic_memory_subsystem_0_in_context.xdc, line 257).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddrmem_0_C0_DDR4_dqs_t[1]. (constraint file  /home/ziyuanwang/GraphLily/generate_bitstream/build_balance_valtunsigned.2.4/proj/build_dir.hw/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_memory_subsystem_0/pfm_dynamic_memory_subsystem_0/pfm_dynamic_memory_subsystem_0_in_context.xdc, line 258).
Applied set_property IO_BUFFER_TYPE = NONE for ddrmem_0_C0_DDR4_dqs_t[2]. (constraint file  /home/ziyuanwang/GraphLily/generate_bitstream/build_balance_valtunsigned.2.4/proj/build_dir.hw/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_memory_subsystem_0/pfm_dynamic_memory_subsystem_0/pfm_dynamic_memory_subsystem_0_in_context.xdc, line 259).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddrmem_0_C0_DDR4_dqs_t[2]. (constraint file  /home/ziyuanwang/GraphLily/generate_bitstream/build_balance_valtunsigned.2.4/proj/build_dir.hw/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_memory_subsystem_0/pfm_dynamic_memory_subsystem_0/pfm_dynamic_memory_subsystem_0_in_context.xdc, line 260).
Applied set_property IO_BUFFER_TYPE = NONE for ddrmem_0_C0_DDR4_dqs_t[3]. (constraint file  /home/ziyuanwang/GraphLily/generate_bitstream/build_balance_valtunsigned.2.4/proj/build_dir.hw/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_memory_subsystem_0/pfm_dynamic_memory_subsystem_0/pfm_dynamic_memory_subsystem_0_in_context.xdc, line 261).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddrmem_0_C0_DDR4_dqs_t[3]. (constraint file  /home/ziyuanwang/GraphLily/generate_bitstream/build_balance_valtunsigned.2.4/proj/build_dir.hw/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_memory_subsystem_0/pfm_dynamic_memory_subsystem_0/pfm_dynamic_memory_subsystem_0_in_context.xdc, line 262).
Applied set_property IO_BUFFER_TYPE = NONE for ddrmem_0_C0_DDR4_dqs_t[4]. (constraint file  /home/ziyuanwang/GraphLily/generate_bitstream/build_balance_valtunsigned.2.4/proj/build_dir.hw/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_memory_subsystem_0/pfm_dynamic_memory_subsystem_0/pfm_dynamic_memory_subsystem_0_in_context.xdc, line 263).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddrmem_0_C0_DDR4_dqs_t[4]. (constraint file  /home/ziyuanwang/GraphLily/generate_bitstream/build_balance_valtunsigned.2.4/proj/build_dir.hw/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_memory_subsystem_0/pfm_dynamic_memory_subsystem_0/pfm_dynamic_memory_subsystem_0_in_context.xdc, line 264).
Applied set_property IO_BUFFER_TYPE = NONE for ddrmem_0_C0_DDR4_dqs_t[5]. (constraint file  /home/ziyuanwang/GraphLily/generate_bitstream/build_balance_valtunsigned.2.4/proj/build_dir.hw/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_memory_subsystem_0/pfm_dynamic_memory_subsystem_0/pfm_dynamic_memory_subsystem_0_in_context.xdc, line 265).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddrmem_0_C0_DDR4_dqs_t[5]. (constraint file  /home/ziyuanwang/GraphLily/generate_bitstream/build_balance_valtunsigned.2.4/proj/build_dir.hw/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_memory_subsystem_0/pfm_dynamic_memory_subsystem_0/pfm_dynamic_memory_subsystem_0_in_context.xdc, line 266).
Applied set_property IO_BUFFER_TYPE = NONE for ddrmem_0_C0_DDR4_dqs_t[6]. (constraint file  /home/ziyuanwang/GraphLily/generate_bitstream/build_balance_valtunsigned.2.4/proj/build_dir.hw/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_memory_subsystem_0/pfm_dynamic_memory_subsystem_0/pfm_dynamic_memory_subsystem_0_in_context.xdc, line 267).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddrmem_0_C0_DDR4_dqs_t[6]. (constraint file  /home/ziyuanwang/GraphLily/generate_bitstream/build_balance_valtunsigned.2.4/proj/build_dir.hw/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_memory_subsystem_0/pfm_dynamic_memory_subsystem_0/pfm_dynamic_memory_subsystem_0_in_context.xdc, line 268).
Applied set_property IO_BUFFER_TYPE = NONE for ddrmem_0_C0_DDR4_dqs_t[7]. (constraint file  /home/ziyuanwang/GraphLily/generate_bitstream/build_balance_valtunsigned.2.4/proj/build_dir.hw/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_memory_subsystem_0/pfm_dynamic_memory_subsystem_0/pfm_dynamic_memory_subsystem_0_in_context.xdc, line 269).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddrmem_0_C0_DDR4_dqs_t[7]. (constraint file  /home/ziyuanwang/GraphLily/generate_bitstream/build_balance_valtunsigned.2.4/proj/build_dir.hw/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_memory_subsystem_0/pfm_dynamic_memory_subsystem_0/pfm_dynamic_memory_subsystem_0_in_context.xdc, line 270).
Applied set_property IO_BUFFER_TYPE = NONE for ddrmem_0_C0_DDR4_dqs_t[8]. (constraint file  /home/ziyuanwang/GraphLily/generate_bitstream/build_balance_valtunsigned.2.4/proj/build_dir.hw/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_memory_subsystem_0/pfm_dynamic_memory_subsystem_0/pfm_dynamic_memory_subsystem_0_in_context.xdc, line 271).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddrmem_0_C0_DDR4_dqs_t[8]. (constraint file  /home/ziyuanwang/GraphLily/generate_bitstream/build_balance_valtunsigned.2.4/proj/build_dir.hw/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_memory_subsystem_0/pfm_dynamic_memory_subsystem_0/pfm_dynamic_memory_subsystem_0_in_context.xdc, line 272).
Applied set_property IO_BUFFER_TYPE = NONE for ddrmem_0_C0_DDR4_dqs_t[9]. (constraint file  /home/ziyuanwang/GraphLily/generate_bitstream/build_balance_valtunsigned.2.4/proj/build_dir.hw/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_memory_subsystem_0/pfm_dynamic_memory_subsystem_0/pfm_dynamic_memory_subsystem_0_in_context.xdc, line 273).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddrmem_0_C0_DDR4_dqs_t[9]. (constraint file  /home/ziyuanwang/GraphLily/generate_bitstream/build_balance_valtunsigned.2.4/proj/build_dir.hw/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_memory_subsystem_0/pfm_dynamic_memory_subsystem_0/pfm_dynamic_memory_subsystem_0_in_context.xdc, line 274).
Applied set_property IO_BUFFER_TYPE = NONE for ddrmem_0_C0_DDR4_odt[0]. (constraint file  /home/ziyuanwang/GraphLily/generate_bitstream/build_balance_valtunsigned.2.4/proj/build_dir.hw/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_memory_subsystem_0/pfm_dynamic_memory_subsystem_0/pfm_dynamic_memory_subsystem_0_in_context.xdc, line 275).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddrmem_0_C0_DDR4_odt[0]. (constraint file  /home/ziyuanwang/GraphLily/generate_bitstream/build_balance_valtunsigned.2.4/proj/build_dir.hw/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_memory_subsystem_0/pfm_dynamic_memory_subsystem_0/pfm_dynamic_memory_subsystem_0_in_context.xdc, line 276).
Applied set_property IO_BUFFER_TYPE = NONE for ddrmem_0_C0_DDR4_par. (constraint file  /home/ziyuanwang/GraphLily/generate_bitstream/build_balance_valtunsigned.2.4/proj/build_dir.hw/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_memory_subsystem_0/pfm_dynamic_memory_subsystem_0/pfm_dynamic_memory_subsystem_0_in_context.xdc, line 277).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddrmem_0_C0_DDR4_par. (constraint file  /home/ziyuanwang/GraphLily/generate_bitstream/build_balance_valtunsigned.2.4/proj/build_dir.hw/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_memory_subsystem_0/pfm_dynamic_memory_subsystem_0/pfm_dynamic_memory_subsystem_0_in_context.xdc, line 278).
Applied set_property IO_BUFFER_TYPE = NONE for ddrmem_0_C0_DDR4_reset_n. (constraint file  /home/ziyuanwang/GraphLily/generate_bitstream/build_balance_valtunsigned.2.4/proj/build_dir.hw/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_memory_subsystem_0/pfm_dynamic_memory_subsystem_0/pfm_dynamic_memory_subsystem_0_in_context.xdc, line 279).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddrmem_0_C0_DDR4_reset_n. (constraint file  /home/ziyuanwang/GraphLily/generate_bitstream/build_balance_valtunsigned.2.4/proj/build_dir.hw/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_memory_subsystem_0/pfm_dynamic_memory_subsystem_0/pfm_dynamic_memory_subsystem_0_in_context.xdc, line 280).
Applied set_property KEEP_HIERARCHY = SOFT for interrupt_concat/xlconcat_interrupt. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for interrupt_concat/xlconcat_interrupt_0. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for interrupt_concat/xlconcat_interrupt_1. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for interrupt_concat/xlconcat_interrupt_2. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for interrupt_concat/xlconcat_interrupt_3. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for interrupt_concat/xlconstant_gnd. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for init_combine_mss. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for slr0/expanded_region_resets_slr0/psreset_gate_pr_control. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for slr0/expanded_region_resets_slr0/psreset_gate_pr_data. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for slr0/expanded_region_resets_slr0/psreset_gate_pr_dataclk. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for slr0/expanded_region_resets_slr0/psreset_gate_pr_kernel. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for slr0/expanded_region_resets_slr0/psreset_gate_pr_kernel2. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for slr0/expanded_region_resets_slr0/util_slice_hbm. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for slr0/expanded_region_resets_slr0/util_slice_slr0. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for slr0/expanded_region_resets_slr0/logic_reset_op. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for slr0/expanded_region_resets_slr0/util_and2_hbm. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for slr0/expanded_region_resets_slr0/util_and2_hbm_ctrl_reset. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for slr0/expanded_region_resets_slr0/util_and2_slr0. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for slr0/interconnect_axilite_user_slr0/xbar. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for slr0/interconnect_axilite_user_slr0/s00_couplers/s00_regslice. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for slr0/interconnect_axilite_user_slr0/m00_couplers/m00_regslice. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for slr0/interconnect_axilite_user_slr0/m01_couplers/m01_regslice. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for slr0/interconnect_axilite_user_slr0/m01_couplers/auto_cc. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for slr0/interconnect_axilite_user_slr0. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for slr0/axi_gpio_null_slr0. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for slr1/expanded_region_resets_slr1/psreset_gate_pr_control. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for slr1/expanded_region_resets_slr1/psreset_gate_pr_data. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for slr1/expanded_region_resets_slr1/psreset_gate_pr_dataclk. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for slr1/expanded_region_resets_slr1/psreset_gate_pr_ddr. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for slr1/expanded_region_resets_slr1/psreset_gate_pr_kernel. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for slr1/expanded_region_resets_slr1/psreset_gate_pr_kernel2. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for slr1/expanded_region_resets_slr1/util_slice_slr1. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for slr1/expanded_region_resets_slr1/util_and2_slr1. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for slr1/interconnect_axilite_user_slr1/xbar. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for slr1/interconnect_axilite_user_slr1/s00_couplers/s00_regslice. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for slr1/interconnect_axilite_user_slr1/m00_couplers/m00_regslice. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for slr1/interconnect_axilite_user_slr1/m01_couplers/m01_regslice. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for slr1/interconnect_axilite_user_slr1/m02_couplers/m02_regslice. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for slr1/interconnect_axilite_user_slr1. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for slr1/axi_cdc_xdma. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for slr1/axi_gpio_null_slr1. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for slr1/sdx_mss_regslice. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for slr2/expanded_region_resets_slr2/psreset_gate_pr_control. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for slr2/expanded_region_resets_slr2/psreset_gate_pr_data. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for slr2/expanded_region_resets_slr2/psreset_gate_pr_dataclk. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for slr2/expanded_region_resets_slr2/psreset_gate_pr_kernel. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for slr2/expanded_region_resets_slr2/psreset_gate_pr_kernel2. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for slr2/expanded_region_resets_slr2/logic_reset_op. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for slr2/frequency_counters/freq_counter_0. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for slr2/frequency_counters/freq_counter_1. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for slr2/shutdown_slr2/util_slice_slr2. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for slr2/shutdown_slr2/util_and2_slr2. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for slr2/axi_interconnect_0/xbar. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for slr2/axi_interconnect_0/m01_couplers/m01_regslice. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for slr2/axi_interconnect_0/m01_couplers/auto_cc. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for slr2/axi_interconnect_0. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for slr2/interconnect_axilite_user_slr2/s00_couplers/s00_regslice. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for slr2/interconnect_axilite_user_slr2. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for slr2/axi_gpio_null_slr2. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for slr2/dna_self_check_placeholder_0. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for axi_vip_ctrl_hbm_mgntpf. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for axi_vip_ctrl_mgntpf. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for axi_vip_ctrl_userpf. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for axi_vip_data. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for axilite_user_input_reg. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for debug_bridge_xsdbm. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for hmss_0. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for memory_subsystem. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for init_cal_combine_mss. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for regslice_pipe_ctrl_hbm_mgntpf. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for regslice_pipe_ctrl_mgntpf. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for xdma_smartconnect. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for overlay_1. (constraint file  auto generated constraint).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:25 ; elapsed = 00:00:36 . Memory (MB): peak = 3866.129 ; gain = 431.824 ; free physical = 26825 ; free virtual = 466786
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:26 ; elapsed = 00:00:37 . Memory (MB): peak = 3866.129 ; gain = 431.824 ; free physical = 26827 ; free virtual = 466789
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 9024 (col length:94)
BRAMs: 4032 (col length: RAMB18 288 RAMB36 144)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:28 ; elapsed = 00:00:40 . Memory (MB): peak = 3866.129 ; gain = 431.824 ; free physical = 26804 ; free virtual = 466775
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
WARNING: [Synth 8-565] redefining clock 'hbm_ref_clk'
WARNING: [Synth 8-565] redefining clock 'c0_sys_clk_p'
WARNING: [Synth 8-565] redefining clock 'clk_gt_freerun'
WARNING: [Synth 8-565] redefining clock 'clk_out1_pfm_top_clkwiz_hbm_aclk_0'
WARNING: [Synth 8-565] redefining clock 'clkwiz_kernel2_clk_out1'
WARNING: [Synth 8-565] redefining clock 'clkwiz_kernel_clk_out1'
WARNING: [Synth 8-565] redefining clock 'dma_pcie_axi_aclk'
WARNING: [Synth 8-565] redefining clock 'hbm_ref_clk'
WARNING: [Synth 8-565] redefining clock 's_axi_aclk'
WARNING: [Synth 8-565] redefining clock 'c0_sys_clk_p'
WARNING: [Synth 8-565] redefining clock 'c1_sys_clk_p'
WARNING: [Synth 8-565] redefining clock 'public_debug_hub_drck'
WARNING: [Synth 8-565] redefining clock 'public_debug_hub_tck'
WARNING: [Synth 8-565] redefining clock 'public_debug_hub_update'
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:41 ; elapsed = 00:00:55 . Memory (MB): peak = 4219.426 ; gain = 785.121 ; free physical = 26273 ; free virtual = 466244
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:41 ; elapsed = 00:00:55 . Memory (MB): peak = 4221.426 ; gain = 787.121 ; free physical = 26271 ; free virtual = 466242
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:42 ; elapsed = 00:00:56 . Memory (MB): peak = 4240.457 ; gain = 806.152 ; free physical = 26275 ; free virtual = 466246
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:47 ; elapsed = 00:01:01 . Memory (MB): peak = 4251.363 ; gain = 817.059 ; free physical = 26267 ; free virtual = 466239
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:47 ; elapsed = 00:01:01 . Memory (MB): peak = 4251.363 ; gain = 817.059 ; free physical = 26267 ; free virtual = 466239
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:47 ; elapsed = 00:01:01 . Memory (MB): peak = 4251.363 ; gain = 817.059 ; free physical = 26267 ; free virtual = 466238
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:47 ; elapsed = 00:01:01 . Memory (MB): peak = 4251.363 ; gain = 817.059 ; free physical = 26267 ; free virtual = 466238
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:47 ; elapsed = 00:01:01 . Memory (MB): peak = 4251.363 ; gain = 817.059 ; free physical = 26267 ; free virtual = 466238
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:48 ; elapsed = 00:01:02 . Memory (MB): peak = 4251.363 ; gain = 817.059 ; free physical = 26267 ; free virtual = 466238
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+--------------------------------------------+----------+
|      |BlackBox name                               |Instances |
+------+--------------------------------------------+----------+
|1     |pfm_dynamic_axi_vip_ctrl_hbm_mgntpf_0       |         1|
|2     |pfm_dynamic_axi_vip_ctrl_mgntpf_0           |         1|
|3     |pfm_dynamic_axi_vip_ctrl_userpf_0           |         1|
|4     |pfm_dynamic_axi_vip_data_0                  |         1|
|5     |pfm_dynamic_axilite_user_input_reg_0        |         1|
|6     |pfm_dynamic_debug_bridge_xsdbm_0            |         1|
|7     |pfm_dynamic_hmss_0_0                        |         1|
|8     |pfm_dynamic_init_cal_combine_mss_0          |         1|
|9     |pfm_dynamic_init_combine_mss_0              |         1|
|10    |pfm_dynamic_memory_subsystem_0              |         1|
|11    |pfm_dynamic_overlay_1_0                     |         1|
|12    |pfm_dynamic_regslice_pipe_ctrl_hbm_mgntpf_0 |         1|
|13    |pfm_dynamic_regslice_pipe_ctrl_mgntpf_0     |         1|
|14    |pfm_dynamic_xdma_smartconnect_0             |         1|
|15    |pfm_dynamic_xbar_4                          |         1|
|16    |pfm_dynamic_m00_regslice_3                  |         1|
|17    |pfm_dynamic_auto_cc_0                       |         1|
|18    |pfm_dynamic_m01_regslice_10                 |         1|
|19    |pfm_dynamic_s00_regslice_15                 |         1|
|20    |pfm_dynamic_axi_gpio_null_slr0_0            |         1|
|21    |pfm_dynamic_logic_reset_op_0                |         1|
|22    |pfm_dynamic_psreset_gate_pr_control_0       |         1|
|23    |pfm_dynamic_psreset_gate_pr_data_0          |         1|
|24    |pfm_dynamic_psreset_gate_pr_dataclk_0       |         1|
|25    |pfm_dynamic_psreset_gate_pr_kernel_0        |         1|
|26    |pfm_dynamic_psreset_gate_pr_kernel2_0       |         1|
|27    |pfm_dynamic_util_and2_hbm_0                 |         1|
|28    |pfm_dynamic_util_and2_hbm_ctrl_reset_0      |         1|
|29    |pfm_dynamic_util_and2_slr0_0                |         1|
|30    |pfm_dynamic_xbar_2                          |         1|
|31    |pfm_dynamic_m00_regslice_4                  |         1|
|32    |pfm_dynamic_m01_regslice_11                 |         1|
|33    |pfm_dynamic_m02_regslice_0                  |         1|
|34    |pfm_dynamic_s00_regslice_16                 |         1|
|35    |pfm_dynamic_axi_cdc_xdma_0                  |         1|
|36    |pfm_dynamic_axi_gpio_null_slr1_0            |         1|
|37    |pfm_dynamic_sdx_mss_regslice_0              |         1|
|38    |pfm_dynamic_psreset_gate_pr_control_1       |         1|
|39    |pfm_dynamic_psreset_gate_pr_data_1          |         1|
|40    |pfm_dynamic_psreset_gate_pr_dataclk_1       |         1|
|41    |pfm_dynamic_psreset_gate_pr_ddr_0           |         1|
|42    |pfm_dynamic_psreset_gate_pr_kernel_1        |         1|
|43    |pfm_dynamic_psreset_gate_pr_kernel2_1       |         1|
|44    |pfm_dynamic_util_and2_slr1_0                |         1|
|45    |pfm_dynamic_xbar_3                          |         1|
|46    |pfm_dynamic_auto_cc_1                       |         1|
|47    |pfm_dynamic_m01_regslice_12                 |         1|
|48    |pfm_dynamic_s00_regslice_17                 |         1|
|49    |pfm_dynamic_axi_gpio_null_slr2_0            |         1|
|50    |pfm_dynamic_logic_reset_op_1                |         1|
|51    |pfm_dynamic_psreset_gate_pr_control_2       |         1|
|52    |pfm_dynamic_psreset_gate_pr_data_2          |         1|
|53    |pfm_dynamic_psreset_gate_pr_dataclk_2       |         1|
|54    |pfm_dynamic_psreset_gate_pr_kernel_2        |         1|
|55    |pfm_dynamic_psreset_gate_pr_kernel2_2       |         1|
|56    |pfm_dynamic_freq_counter_0_0                |         1|
|57    |pfm_dynamic_freq_counter_1_0                |         1|
|58    |pfm_dynamic_util_and2_slr2_0                |         1|
+------+--------------------------------------------+----------+

Report Cell Usage: 
+------+------------------------------------------+------+
|      |Cell                                      |Count |
+------+------------------------------------------+------+
|1     |pfm_dynamic_auto_cc                       |     2|
|3     |pfm_dynamic_axi_cdc_xdma                  |     1|
|4     |pfm_dynamic_axi_gpio_null_slr0            |     1|
|5     |pfm_dynamic_axi_gpio_null_slr1            |     1|
|6     |pfm_dynamic_axi_gpio_null_slr2            |     1|
|7     |pfm_dynamic_axi_vip_ctrl_hbm_mgntpf       |     1|
|8     |pfm_dynamic_axi_vip_ctrl_mgntpf           |     1|
|9     |pfm_dynamic_axi_vip_ctrl_userpf           |     1|
|10    |pfm_dynamic_axi_vip_data                  |     1|
|11    |pfm_dynamic_axilite_user_input_reg        |     1|
|12    |pfm_dynamic_debug_bridge_xsdbm            |     1|
|13    |pfm_dynamic_freq_counter_0                |     1|
|14    |pfm_dynamic_freq_counter_1                |     1|
|15    |pfm_dynamic_hmss_0                        |     1|
|16    |pfm_dynamic_init_cal_combine_mss          |     1|
|17    |pfm_dynamic_init_combine_mss              |     1|
|18    |pfm_dynamic_logic_reset_op                |     2|
|20    |pfm_dynamic_m00_regslice                  |     2|
|22    |pfm_dynamic_m01_regslice                  |     3|
|25    |pfm_dynamic_m02_regslice                  |     1|
|26    |pfm_dynamic_memory_subsystem              |     1|
|27    |pfm_dynamic_overlay_1                     |     1|
|28    |pfm_dynamic_psreset_gate_pr_control       |     3|
|31    |pfm_dynamic_psreset_gate_pr_data          |     3|
|34    |pfm_dynamic_psreset_gate_pr_dataclk       |     3|
|37    |pfm_dynamic_psreset_gate_pr_ddr           |     1|
|38    |pfm_dynamic_psreset_gate_pr_kernel2       |     3|
|41    |pfm_dynamic_psreset_gate_pr_kernel        |     3|
|44    |pfm_dynamic_regslice_pipe_ctrl_hbm_mgntpf |     1|
|45    |pfm_dynamic_regslice_pipe_ctrl_mgntpf     |     1|
|46    |pfm_dynamic_s00_regslice                  |     3|
|49    |pfm_dynamic_sdx_mss_regslice              |     1|
|50    |pfm_dynamic_util_and2_hbm                 |     1|
|51    |pfm_dynamic_util_and2_hbm_ctrl_reset      |     1|
|52    |pfm_dynamic_util_and2_slr0                |     1|
|53    |pfm_dynamic_util_and2_slr1                |     1|
|54    |pfm_dynamic_util_and2_slr2                |     1|
|55    |pfm_dynamic_xbar                          |     3|
|58    |pfm_dynamic_xdma_smartconnect             |     1|
+------+------------------------------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:48 ; elapsed = 00:01:02 . Memory (MB): peak = 4251.363 ; gain = 817.059 ; free physical = 26267 ; free virtual = 466238
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 116 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:36 ; elapsed = 00:00:43 . Memory (MB): peak = 4251.363 ; gain = 763.590 ; free physical = 26302 ; free virtual = 466273
Synthesis Optimization Complete : Time (s): cpu = 00:00:48 ; elapsed = 00:01:02 . Memory (MB): peak = 4251.371 ; gain = 817.059 ; free physical = 26358 ; free virtual = 466329
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00.16 ; elapsed = 00:00:00.16 . Memory (MB): peak = 4251.371 ; gain = 0.000 ; free physical = 26382 ; free virtual = 466353
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
WARNING: [Memdata 28-146] Could not find a netlist instance for the specified SCOPED_TO_REF value of: bd_d216_ddr4_mem00_0
Generating merged BMM file for the design top 'pfm_dynamic'...
WARNING: [Memdata 28-146] Could not find a netlist instance for the specified SCOPED_TO_REF value of: bd_065e
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 5019.207 ; gain = 0.000 ; free physical = 26252 ; free virtual = 466223
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Synth Design complete, checksum: a83d182a
INFO: [Common 17-83] Releasing license: Synthesis
224 Infos, 289 Warnings, 1 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:01:10 ; elapsed = 00:01:28 . Memory (MB): peak = 5019.207 ; gain = 2278.555 ; free physical = 26450 ; free virtual = 466421
INFO: [Common 17-600] The following parameters have non-default value.
general.maxThreads
INFO: [Coretcl 2-1174] Renamed 18 cell refs.
INFO: [Common 17-1381] The checkpoint '/home/ziyuanwang/GraphLily/generate_bitstream/build_balance_valtunsigned.2.4/proj/build_dir.hw/link/vivado/vpl/prj/prj.runs/my_rm_synth_1/pfm_dynamic.dcp' has been generated.
INFO: [Common 17-206] Exiting Vivado at Mon Dec 23 02:00:28 2024...
[Mon Dec 23 02:00:33 2024] my_rm_synth_1 finished
wait_on_runs: Time (s): cpu = 02:57:12 ; elapsed = 01:35:48 . Memory (MB): peak = 5561.309 ; gain = 0.000 ; free physical = 29074 ; free virtual = 469036
INFO: [OCL_UTIL] internal step: generating resource usage report '/home/ziyuanwang/GraphLily/generate_bitstream/build_balance_valtunsigned.2.4/proj/build_dir.hw/link/vivado/vpl/output/resource.json'
INFO: [OCL_UTIL] internal step: log_generated_reports for synthesis '/home/ziyuanwang/GraphLily/generate_bitstream/build_balance_valtunsigned.2.4/proj/build_dir.hw/link/vivado/vpl/output/generated_reports.log'
INFO: [OCL_UTIL] internal step: launched run my_rm_synth_1
WARNING: [Vivado 12-1022] No filesets matching 'my_rm'
INFO: [OCL_UTIL] internal step: launched run pfm_dynamic_axi_vip_ctrl_hbm_mgntpf_0_synth_1
INFO: [OCL_UTIL] internal step: launched run pfm_dynamic_axi_vip_ctrl_mgntpf_0_synth_1
INFO: [OCL_UTIL] internal step: launched run pfm_dynamic_axi_vip_ctrl_userpf_0_synth_1
INFO: [OCL_UTIL] internal step: launched run pfm_dynamic_axi_vip_data_0_synth_1
INFO: [OCL_UTIL] internal step: launched run pfm_dynamic_axilite_user_input_reg_0_synth_1
INFO: [OCL_UTIL] internal step: launched run pfm_dynamic_debug_bridge_xsdbm_0_synth_1
INFO: [OCL_UTIL] internal step: launched run pfm_dynamic_hmss_0_0_synth_1
INFO: [OCL_UTIL] internal step: launched run pfm_dynamic_memory_subsystem_0_synth_1
INFO: [OCL_UTIL] internal step: launched run pfm_dynamic_init_combine_mss_0_synth_1
INFO: [OCL_UTIL] internal step: launched run pfm_dynamic_init_cal_combine_mss_0_synth_1
INFO: [OCL_UTIL] internal step: launched run pfm_dynamic_regslice_pipe_ctrl_hbm_mgntpf_0_synth_1
INFO: [OCL_UTIL] internal step: launched run pfm_dynamic_regslice_pipe_ctrl_mgntpf_0_synth_1
INFO: [OCL_UTIL] internal step: launched run pfm_dynamic_axi_gpio_null_slr0_0_synth_1
INFO: [OCL_UTIL] internal step: launched run pfm_dynamic_logic_reset_op_0_synth_1
INFO: [OCL_UTIL] internal step: launched run pfm_dynamic_psreset_gate_pr_control_0_synth_1
INFO: [OCL_UTIL] internal step: launched run pfm_dynamic_psreset_gate_pr_data_0_synth_1
INFO: [OCL_UTIL] internal step: launched run pfm_dynamic_psreset_gate_pr_dataclk_0_synth_1
INFO: [OCL_UTIL] internal step: launched run pfm_dynamic_psreset_gate_pr_kernel_0_synth_1
INFO: [OCL_UTIL] internal step: launched run pfm_dynamic_psreset_gate_pr_kernel2_0_synth_1
INFO: [OCL_UTIL] internal step: launched run pfm_dynamic_util_and2_hbm_0_synth_1
INFO: [OCL_UTIL] internal step: launched run pfm_dynamic_util_and2_hbm_ctrl_reset_0_synth_1
INFO: [OCL_UTIL] internal step: launched run pfm_dynamic_util_and2_slr0_0_synth_1
INFO: [OCL_UTIL] internal step: launched run pfm_dynamic_axi_cdc_xdma_0_synth_1
INFO: [OCL_UTIL] internal step: launched run pfm_dynamic_axi_gpio_null_slr1_0_synth_1
INFO: [OCL_UTIL] internal step: launched run pfm_dynamic_psreset_gate_pr_control_1_synth_1
INFO: [OCL_UTIL] internal step: launched run pfm_dynamic_psreset_gate_pr_data_1_synth_1
INFO: [OCL_UTIL] internal step: launched run pfm_dynamic_psreset_gate_pr_dataclk_1_synth_1
INFO: [OCL_UTIL] internal step: launched run pfm_dynamic_psreset_gate_pr_ddr_0_synth_1
INFO: [OCL_UTIL] internal step: launched run pfm_dynamic_psreset_gate_pr_kernel_1_synth_1
INFO: [OCL_UTIL] internal step: launched run pfm_dynamic_psreset_gate_pr_kernel2_1_synth_1
INFO: [OCL_UTIL] internal step: launched run pfm_dynamic_util_and2_slr1_0_synth_1
INFO: [OCL_UTIL] internal step: launched run pfm_dynamic_sdx_mss_regslice_0_synth_1
INFO: [OCL_UTIL] internal step: launched run pfm_dynamic_axi_gpio_null_slr2_0_synth_1
INFO: [OCL_UTIL] internal step: launched run pfm_dynamic_logic_reset_op_1_synth_1
INFO: [OCL_UTIL] internal step: launched run pfm_dynamic_psreset_gate_pr_control_2_synth_1
INFO: [OCL_UTIL] internal step: launched run pfm_dynamic_psreset_gate_pr_data_2_synth_1
INFO: [OCL_UTIL] internal step: launched run pfm_dynamic_psreset_gate_pr_dataclk_2_synth_1
INFO: [OCL_UTIL] internal step: launched run pfm_dynamic_psreset_gate_pr_kernel_2_synth_1
INFO: [OCL_UTIL] internal step: launched run pfm_dynamic_psreset_gate_pr_kernel2_2_synth_1
INFO: [OCL_UTIL] internal step: launched run pfm_dynamic_freq_counter_0_0_synth_1
INFO: [OCL_UTIL] internal step: launched run pfm_dynamic_freq_counter_1_0_synth_1
INFO: [OCL_UTIL] internal step: launched run pfm_dynamic_util_and2_slr2_0_synth_1
INFO: [OCL_UTIL] internal step: launched run pfm_dynamic_xdma_smartconnect_0_synth_1
INFO: [OCL_UTIL] internal step: launched run pfm_dynamic_overlay_1_0_synth_1
INFO: [OCL_UTIL] internal step: launched run pfm_dynamic_xbar_3_synth_1
INFO: [OCL_UTIL] internal step: launched run pfm_dynamic_xbar_4_synth_1
INFO: [OCL_UTIL] internal step: launched run pfm_dynamic_xbar_2_synth_1
INFO: [OCL_UTIL] internal step: launched run bd_ebbe_xsdbm_0_synth_1
INFO: [OCL_UTIL] internal step: launched run bd_ebbe_lut_buffer_0_synth_1
INFO: [OCL_UTIL] internal step: launched run bd_5dca_axi_apb_bridge_inst_0_synth_1
INFO: [OCL_UTIL] internal step: launched run bd_5dca_util_vector_logic_0_synth_1
INFO: [OCL_UTIL] internal step: launched run bd_5dca_interconnect1_0_0_synth_1
INFO: [OCL_UTIL] internal step: launched run pfm_dynamic_m01_regslice_10_synth_1
INFO: [OCL_UTIL] internal step: launched run pfm_dynamic_auto_cc_0_synth_1
INFO: [OCL_UTIL] internal step: launched run pfm_dynamic_s00_regslice_16_synth_1
INFO: [OCL_UTIL] internal step: launched run pfm_dynamic_m01_regslice_11_synth_1
INFO: [OCL_UTIL] internal step: launched run pfm_dynamic_m01_regslice_12_synth_1
INFO: [OCL_UTIL] internal step: launched run pfm_dynamic_auto_cc_1_synth_1
INFO: [OCL_UTIL] internal step: launched run bd_5dca_hbm_reset_sync_SLR2_0_synth_1
INFO: [OCL_UTIL] internal step: launched run bd_5dca_hbm_reset_sync_SLR0_0_synth_1
INFO: [OCL_UTIL] internal step: launched run bd_5dca_hbm_inst_0_synth_1
INFO: [OCL_UTIL] internal step: launched run pfm_dynamic_s00_regslice_15_synth_1
INFO: [OCL_UTIL] internal step: launched run bd_d216_vip_S00_AXI_0_synth_1
INFO: [OCL_UTIL] internal step: launched run bd_d216_vip_S01_AXI_0_synth_1
INFO: [OCL_UTIL] internal step: launched run bd_d216_vip_S02_AXI_0_synth_1
INFO: [OCL_UTIL] internal step: launched run bd_d216_vip_S03_AXI_0_synth_1
INFO: [OCL_UTIL] internal step: launched run bd_d216_ddr4_mem00_0_synth_1
INFO: [OCL_UTIL] internal step: launched run bd_d216_ddr4_mem00_memory_init_0_synth_1
INFO: [OCL_UTIL] internal step: launched run bd_5dca_slice11_24_0_synth_1
INFO: [OCL_UTIL] internal step: launched run bd_5dca_interconnect0_26_0_synth_1
INFO: [OCL_UTIL] internal step: launched run bd_5dca_slice8_23_0_synth_1
INFO: [OCL_UTIL] internal step: launched run bd_5dca_interconnect11_24_0_synth_1
INFO: [OCL_UTIL] internal step: launched run bd_5dca_slice10_22_0_synth_1
INFO: [OCL_UTIL] internal step: launched run bd_5dca_interconnect8_23_0_synth_1
INFO: [OCL_UTIL] internal step: launched run bd_5dca_slice9_20_0_synth_1
INFO: [OCL_UTIL] internal step: launched run bd_5dca_interconnect7_21_0_synth_1
INFO: [OCL_UTIL] internal step: launched run bd_5dca_slice1_0_0_synth_1
INFO: [OCL_UTIL] internal step: launched run bd_5dca_interconnect2_1_0_synth_1
INFO: [OCL_UTIL] internal step: launched run bd_5dca_slice6_18_0_synth_1
INFO: [OCL_UTIL] internal step: launched run bd_5dca_interconnect9_20_0_synth_1
INFO: [OCL_UTIL] internal step: launched run bd_5dca_slice5_16_0_synth_1
INFO: [OCL_UTIL] internal step: launched run bd_5dca_interconnect6_18_0_synth_1
INFO: [OCL_UTIL] internal step: launched run bd_5dca_slice3_2_0_synth_1
INFO: [OCL_UTIL] internal step: launched run bd_5dca_interconnect4_3_0_synth_1
INFO: [OCL_UTIL] internal step: launched run bd_5dca_slice2_1_0_synth_1
INFO: [OCL_UTIL] internal step: launched run bd_5dca_interconnect3_2_0_synth_1
INFO: [OCL_UTIL] internal step: launched run bd_5dca_interconnect5_16_0_synth_1
INFO: [OCL_UTIL] internal step: launched run bd_5dca_slice7_21_0_synth_1
INFO: [OCL_UTIL] internal step: launched run bd_5dca_interconnect10_22_0_synth_1
INFO: [OCL_UTIL] internal step: launched run bd_5dca_slice0_26_0_synth_1
INFO: [OCL_UTIL] internal step: launched run bd_5dca_init_reduce_0_synth_1
INFO: [OCL_UTIL] internal step: launched run bd_d216_psr_aclk_SLR0_0_synth_1
INFO: [OCL_UTIL] internal step: launched run bd_d216_psr_aclk_SLR1_0_synth_1
INFO: [OCL_UTIL] internal step: launched run bd_d216_interconnect_DDR4_MEM00_0_synth_1
INFO: [OCL_UTIL] internal step: launched run bd_d216_psr_ddr4_mem00_0_synth_1
INFO: [OCL_UTIL] internal step: launched run bd_d216_ddr4_mem00_ctrl_cc_0_synth_1
INFO: [OCL_UTIL] internal step: launched run bd_d216_calib_reduce_0_synth_1
INFO: [OCL_UTIL] internal step: launched run bd_d216_psr_ctrl_interconnect_0_synth_1
INFO: [OCL_UTIL] internal step: launched run bd_d216_interconnect_ddrmem_ctrl_0_synth_1
INFO: [OCL_UTIL] internal step: launched run bd_d216_vip_DDR4_MEM00_0_synth_1
INFO: [OCL_UTIL] internal step: launched run bd_d216_vip_ui_clk_DDR4_MEM00_0_synth_1
INFO: [OCL_UTIL] internal step: launched run bd_d216_vip_ui_rst_DDR4_MEM00_0_synth_1
INFO: [OCL_UTIL] internal step: launched run bd_d216_vip_ctrl_DDR4_MEM00_0_synth_1
INFO: [OCL_UTIL] internal step: launched run bd_5dca_slice4_3_0_synth_1
[02:00:42] Run vpl: Step synth: Completed
[02:00:42] Run vpl: Step impl: Started
INFO: [OCL_UTIL] current step: vpl.impl
INFO: [OCL_UTIL] internal step: launch_runs impl_1 -to_step write_bitstream -jobs 8  
WARNING: [Runs 36-330] Ignoring ELF file for implementation run as both scoping properties are empty:'/home/ziyuanwang/GraphLily/generate_bitstream/build_balance_valtunsigned.2.4/proj/build_dir.hw/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_memory_subsystem_0/bd_2/ip/ip_0/data/mb_bootloop_le.elf'.
WARNING: [Runs 36-330] Ignoring ELF file for implementation run as both scoping properties are empty:'/home/ziyuanwang/GraphLily/generate_bitstream/build_balance_valtunsigned.2.4/proj/build_dir.hw/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_memory_subsystem_0/bd_0/ip/ip_8/ip_0/mb_bootloop_le.elf'.
WARNING: [Runs 36-330] Ignoring ELF file for implementation run as both scoping properties are empty:'/home/ziyuanwang/GraphLily/generate_bitstream/build_balance_valtunsigned.2.4/proj/build_dir.hw/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_memory_subsystem_0/bd_2/ip/ip_0/data/mb_bootloop_le.elf'.
WARNING: [Runs 36-330] Ignoring ELF file for implementation run as both scoping properties are empty:'/home/ziyuanwang/GraphLily/generate_bitstream/build_balance_valtunsigned.2.4/proj/build_dir.hw/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_memory_subsystem_0/bd_0/ip/ip_8/ip_0/mb_bootloop_le.elf'.
INFO: [Runs 36-528] The project property MEM.ENABLE_MEMORY_MAP_GENERATION is set to false and the mmi file will not be created and you will not be able to run the updatemem program.
WARNING: [Runs 36-330] Ignoring ELF file for implementation run as both scoping properties are empty:'/home/ziyuanwang/GraphLily/generate_bitstream/build_balance_valtunsigned.2.4/proj/build_dir.hw/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_memory_subsystem_0/bd_2/ip/ip_0/data/mb_bootloop_le.elf'.
WARNING: [Runs 36-330] Ignoring ELF file for implementation run as both scoping properties are empty:'/home/ziyuanwang/GraphLily/generate_bitstream/build_balance_valtunsigned.2.4/proj/build_dir.hw/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_memory_subsystem_0/bd_0/ip/ip_8/ip_0/mb_bootloop_le.elf'.
WARNING: [Runs 36-330] Ignoring ELF file for implementation run as both scoping properties are empty:'/home/ziyuanwang/GraphLily/generate_bitstream/build_balance_valtunsigned.2.4/proj/build_dir.hw/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_memory_subsystem_0/bd_2/ip/ip_0/data/mb_bootloop_le.elf'.
WARNING: [Runs 36-330] Ignoring ELF file for implementation run as both scoping properties are empty:'/home/ziyuanwang/GraphLily/generate_bitstream/build_balance_valtunsigned.2.4/proj/build_dir.hw/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_memory_subsystem_0/bd_0/ip/ip_8/ip_0/mb_bootloop_le.elf'.
INFO: [Runs 36-528] The project property MEM.ENABLE_MEMORY_MAP_GENERATION is set to false and the mmi file will not be created and you will not be able to run the updatemem program.
[Mon Dec 23 02:00:52 2024] Launched impl_1...
Run output will be captured here: /home/ziyuanwang/GraphLily/generate_bitstream/build_balance_valtunsigned.2.4/proj/build_dir.hw/link/vivado/vpl/prj/prj.runs/impl_1/runme.log
launch_runs: Time (s): cpu = 00:00:02 ; elapsed = 00:00:10 . Memory (MB): peak = 5561.309 ; gain = 0.000 ; free physical = 28979 ; free virtual = 468942
[Mon Dec 23 02:00:52 2024] Waiting for impl_1 to finish...

*** Running vivado
    with args -log pfm_top_wrapper.vdi -applog -m64 -product Vivado -messageDb vivado.pb -mode batch -source pfm_top_wrapper.tcl -notrace


****** Vivado v2021.2 (64-bit)
  **** SW Build 3367213 on Tue Oct 19 02:47:39 MDT 2021
  **** IP Build 3369179 on Thu Oct 21 08:25:16 MDT 2021
    ** Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.

source pfm_top_wrapper.tcl -notrace
INFO: Dispatch client connection id - 43953
source /home/ziyuanwang/GraphLily/generate_bitstream/build_balance_valtunsigned.2.4/proj/build_dir.hw/link/vivado/vpl/scripts/impl_1/_full_init_pre.tcl
WARNING: failed to connect to dispatch server - client already initialized
create_project: Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 2750.316 ; gain = 0.023 ; free physical = 27888 ; free virtual = 467851
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/ziyuanwang/GraphLily/generate_bitstream/build_balance_valtunsigned.2.4/proj/build_dir.hw/link/int/xo/ip_repo/xilinx_com_hls_overlay_1_0'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/ziyuanwang/GraphLily/generate_bitstream/build_balance_valtunsigned.2.4/proj/build_dir.hw/link/vivado/vpl/.local/hw_platform/iprepo'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/tools/Xilinx/Vitis/2021.2/data/cache/xilinx'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/ziyuanwang/GraphLily/generate_bitstream/build_balance_valtunsigned.2.4/proj/build_dir.hw/link/vivado/vpl/.local/hw_platform/ipcache'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/tools/Xilinx/Vitis/2021.2/data/ip'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/tools/Xilinx/Vivado/2021.2/data/ip'.
WARNING: [filemgmt 56-12] File '/home/ziyuanwang/GraphLily/generate_bitstream/build_balance_valtunsigned.2.4/proj/build_dir.hw/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_memory_subsystem_0/bd_2/bd_065e.bmm' cannot be added to the project because it already exists in the project, skipping this file
WARNING: [filemgmt 56-12] File '/home/ziyuanwang/GraphLily/generate_bitstream/build_balance_valtunsigned.2.4/proj/build_dir.hw/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_memory_subsystem_0/bd_0/ip/ip_8/sw/calibration_0/Debug/calibration_ddr.elf' cannot be added to the project because it already exists in the project, skipping this file
Command: link_design -part xcu280-fsvh2892-2L-e -reconfig_partitions pfm_top_i/dynamic_region
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
Design is defaulting to dcp top: pfm_top_wrapper
INFO: [Device 21-403] Loading part xcu280-fsvh2892-2L-e
CRITICAL WARNING: [Project 1-840] The design checkpoint file '/home/ziyuanwang/GraphLily/generate_bitstream/build_balance_valtunsigned.2.4/proj/build_dir.hw/link/vivado/vpl/prj/prj.runs/my_rm_synth_1/pfm_dynamic.dcp' was generated for an IP by an out of context synthesis run and should not be used directly as a source in a Vivado flow. Constraints and other files related to the IP are only stored in the xci/xcix, not the checkpoint. It is strongly recommended that the original IP source file (.xci/.xcix) be used.
INFO: [Project 1-454] Reading design checkpoint '/home/ziyuanwang/GraphLily/generate_bitstream/build_balance_valtunsigned.2.4/proj/build_dir.hw/link/vivado/vpl/prj/prj.runs/my_rm_synth_1/pfm_dynamic.dcp' for cell 'pfm_top_i/dynamic_region'
INFO: [Project 1-454] Reading design checkpoint '/home/ziyuanwang/GraphLily/generate_bitstream/build_balance_valtunsigned.2.4/proj/build_dir.hw/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_axi_vip_ctrl_hbm_mgntpf_0/pfm_dynamic_axi_vip_ctrl_hbm_mgntpf_0.dcp' for cell 'pfm_top_i/dynamic_region/axi_vip_ctrl_hbm_mgntpf'
INFO: [Project 1-454] Reading design checkpoint '/home/ziyuanwang/GraphLily/generate_bitstream/build_balance_valtunsigned.2.4/proj/build_dir.hw/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_axi_vip_ctrl_mgntpf_0/pfm_dynamic_axi_vip_ctrl_mgntpf_0.dcp' for cell 'pfm_top_i/dynamic_region/axi_vip_ctrl_mgntpf'
INFO: [Project 1-454] Reading design checkpoint '/home/ziyuanwang/GraphLily/generate_bitstream/build_balance_valtunsigned.2.4/proj/build_dir.hw/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_axi_vip_ctrl_userpf_0/pfm_dynamic_axi_vip_ctrl_userpf_0.dcp' for cell 'pfm_top_i/dynamic_region/axi_vip_ctrl_userpf'
INFO: [Project 1-454] Reading design checkpoint '/home/ziyuanwang/GraphLily/generate_bitstream/build_balance_valtunsigned.2.4/proj/build_dir.hw/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_axi_vip_data_0/pfm_dynamic_axi_vip_data_0.dcp' for cell 'pfm_top_i/dynamic_region/axi_vip_data'
INFO: [Project 1-454] Reading design checkpoint '/home/ziyuanwang/GraphLily/generate_bitstream/build_balance_valtunsigned.2.4/proj/build_dir.hw/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_axilite_user_input_reg_0/pfm_dynamic_axilite_user_input_reg_0.dcp' for cell 'pfm_top_i/dynamic_region/axilite_user_input_reg'
INFO: [Project 1-454] Reading design checkpoint '/home/ziyuanwang/GraphLily/generate_bitstream/build_balance_valtunsigned.2.4/proj/build_dir.hw/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_debug_bridge_xsdbm_0/pfm_dynamic_debug_bridge_xsdbm_0.dcp' for cell 'pfm_top_i/dynamic_region/debug_bridge_xsdbm'
INFO: [Project 1-454] Reading design checkpoint '/home/ziyuanwang/GraphLily/generate_bitstream/build_balance_valtunsigned.2.4/proj/build_dir.hw/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_hmss_0_0/pfm_dynamic_hmss_0_0.dcp' for cell 'pfm_top_i/dynamic_region/hmss_0'
INFO: [Project 1-454] Reading design checkpoint '/home/ziyuanwang/GraphLily/generate_bitstream/build_balance_valtunsigned.2.4/proj/build_dir.hw/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_init_cal_combine_mss_0/pfm_dynamic_init_cal_combine_mss_0.dcp' for cell 'pfm_top_i/dynamic_region/init_cal_combine_mss'
INFO: [Project 1-454] Reading design checkpoint '/home/ziyuanwang/GraphLily/generate_bitstream/build_balance_valtunsigned.2.4/proj/build_dir.hw/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_init_combine_mss_0/pfm_dynamic_init_combine_mss_0.dcp' for cell 'pfm_top_i/dynamic_region/init_combine_mss'
INFO: [Project 1-454] Reading design checkpoint '/home/ziyuanwang/GraphLily/generate_bitstream/build_balance_valtunsigned.2.4/proj/build_dir.hw/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_memory_subsystem_0/pfm_dynamic_memory_subsystem_0.dcp' for cell 'pfm_top_i/dynamic_region/memory_subsystem'
INFO: [Project 1-454] Reading design checkpoint '/home/ziyuanwang/GraphLily/generate_bitstream/build_balance_valtunsigned.2.4/proj/build_dir.hw/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_overlay_1_0/pfm_dynamic_overlay_1_0.dcp' for cell 'pfm_top_i/dynamic_region/overlay_1'
INFO: [Project 1-454] Reading design checkpoint '/home/ziyuanwang/GraphLily/generate_bitstream/build_balance_valtunsigned.2.4/proj/build_dir.hw/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_regslice_pipe_ctrl_hbm_mgntpf_0/pfm_dynamic_regslice_pipe_ctrl_hbm_mgntpf_0.dcp' for cell 'pfm_top_i/dynamic_region/regslice_pipe_ctrl_hbm_mgntpf'
INFO: [Project 1-454] Reading design checkpoint '/home/ziyuanwang/GraphLily/generate_bitstream/build_balance_valtunsigned.2.4/proj/build_dir.hw/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_regslice_pipe_ctrl_mgntpf_0/pfm_dynamic_regslice_pipe_ctrl_mgntpf_0.dcp' for cell 'pfm_top_i/dynamic_region/regslice_pipe_ctrl_mgntpf'
INFO: [Project 1-454] Reading design checkpoint '/home/ziyuanwang/GraphLily/generate_bitstream/build_balance_valtunsigned.2.4/proj/build_dir.hw/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_xdma_smartconnect_0/pfm_dynamic_xdma_smartconnect_0.dcp' for cell 'pfm_top_i/dynamic_region/xdma_smartconnect'
INFO: [Project 1-454] Reading design checkpoint '/home/ziyuanwang/GraphLily/generate_bitstream/build_balance_valtunsigned.2.4/proj/build_dir.hw/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_axi_gpio_null_slr0_0/pfm_dynamic_axi_gpio_null_slr0_0.dcp' for cell 'pfm_top_i/dynamic_region/slr0/axi_gpio_null_slr0'
INFO: [Project 1-454] Reading design checkpoint '/home/ziyuanwang/GraphLily/generate_bitstream/build_balance_valtunsigned.2.4/proj/build_dir.hw/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_logic_reset_op_0/pfm_dynamic_logic_reset_op_0.dcp' for cell 'pfm_top_i/dynamic_region/slr0/expanded_region_resets_slr0/logic_reset_op'
INFO: [Project 1-454] Reading design checkpoint '/home/ziyuanwang/GraphLily/generate_bitstream/build_balance_valtunsigned.2.4/proj/build_dir.hw/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_psreset_gate_pr_control_0/pfm_dynamic_psreset_gate_pr_control_0.dcp' for cell 'pfm_top_i/dynamic_region/slr0/expanded_region_resets_slr0/psreset_gate_pr_control'
INFO: [Project 1-454] Reading design checkpoint '/home/ziyuanwang/GraphLily/generate_bitstream/build_balance_valtunsigned.2.4/proj/build_dir.hw/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_psreset_gate_pr_data_0/pfm_dynamic_psreset_gate_pr_data_0.dcp' for cell 'pfm_top_i/dynamic_region/slr0/expanded_region_resets_slr0/psreset_gate_pr_data'
INFO: [Project 1-454] Reading design checkpoint '/home/ziyuanwang/GraphLily/generate_bitstream/build_balance_valtunsigned.2.4/proj/build_dir.hw/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_psreset_gate_pr_dataclk_0/pfm_dynamic_psreset_gate_pr_dataclk_0.dcp' for cell 'pfm_top_i/dynamic_region/slr0/expanded_region_resets_slr0/psreset_gate_pr_dataclk'
INFO: [Project 1-454] Reading design checkpoint '/home/ziyuanwang/GraphLily/generate_bitstream/build_balance_valtunsigned.2.4/proj/build_dir.hw/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_psreset_gate_pr_kernel_0/pfm_dynamic_psreset_gate_pr_kernel_0.dcp' for cell 'pfm_top_i/dynamic_region/slr0/expanded_region_resets_slr0/psreset_gate_pr_kernel'
INFO: [Project 1-454] Reading design checkpoint '/home/ziyuanwang/GraphLily/generate_bitstream/build_balance_valtunsigned.2.4/proj/build_dir.hw/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_psreset_gate_pr_kernel2_0/pfm_dynamic_psreset_gate_pr_kernel2_0.dcp' for cell 'pfm_top_i/dynamic_region/slr0/expanded_region_resets_slr0/psreset_gate_pr_kernel2'
INFO: [Project 1-454] Reading design checkpoint '/home/ziyuanwang/GraphLily/generate_bitstream/build_balance_valtunsigned.2.4/proj/build_dir.hw/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_util_and2_hbm_0/pfm_dynamic_util_and2_hbm_0.dcp' for cell 'pfm_top_i/dynamic_region/slr0/expanded_region_resets_slr0/util_and2_hbm'
INFO: [Project 1-454] Reading design checkpoint '/home/ziyuanwang/GraphLily/generate_bitstream/build_balance_valtunsigned.2.4/proj/build_dir.hw/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_util_and2_hbm_ctrl_reset_0/pfm_dynamic_util_and2_hbm_ctrl_reset_0.dcp' for cell 'pfm_top_i/dynamic_region/slr0/expanded_region_resets_slr0/util_and2_hbm_ctrl_reset'
INFO: [Project 1-454] Reading design checkpoint '/home/ziyuanwang/GraphLily/generate_bitstream/build_balance_valtunsigned.2.4/proj/build_dir.hw/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_util_and2_slr0_0/pfm_dynamic_util_and2_slr0_0.dcp' for cell 'pfm_top_i/dynamic_region/slr0/expanded_region_resets_slr0/util_and2_slr0'
INFO: [Project 1-454] Reading design checkpoint '/home/ziyuanwang/GraphLily/generate_bitstream/build_balance_valtunsigned.2.4/proj/build_dir.hw/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_xbar_4/pfm_dynamic_xbar_4.dcp' for cell 'pfm_top_i/dynamic_region/slr0/interconnect_axilite_user_slr0/xbar'
INFO: [Project 1-454] Reading design checkpoint '/home/ziyuanwang/GraphLily/generate_bitstream/build_balance_valtunsigned.2.4/proj/build_dir.hw/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_m00_regslice_3/pfm_dynamic_m00_regslice_3.dcp' for cell 'pfm_top_i/dynamic_region/slr0/interconnect_axilite_user_slr0/m00_couplers/m00_regslice'
INFO: [Project 1-454] Reading design checkpoint '/home/ziyuanwang/GraphLily/generate_bitstream/build_balance_valtunsigned.2.4/proj/build_dir.hw/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_auto_cc_0/pfm_dynamic_auto_cc_0.dcp' for cell 'pfm_top_i/dynamic_region/slr0/interconnect_axilite_user_slr0/m01_couplers/auto_cc'
INFO: [Project 1-454] Reading design checkpoint '/home/ziyuanwang/GraphLily/generate_bitstream/build_balance_valtunsigned.2.4/proj/build_dir.hw/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_m01_regslice_10/pfm_dynamic_m01_regslice_10.dcp' for cell 'pfm_top_i/dynamic_region/slr0/interconnect_axilite_user_slr0/m01_couplers/m01_regslice'
INFO: [Project 1-454] Reading design checkpoint '/home/ziyuanwang/GraphLily/generate_bitstream/build_balance_valtunsigned.2.4/proj/build_dir.hw/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_s00_regslice_15/pfm_dynamic_s00_regslice_15.dcp' for cell 'pfm_top_i/dynamic_region/slr0/interconnect_axilite_user_slr0/s00_couplers/s00_regslice'
INFO: [Project 1-454] Reading design checkpoint '/home/ziyuanwang/GraphLily/generate_bitstream/build_balance_valtunsigned.2.4/proj/build_dir.hw/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_axi_cdc_xdma_0/pfm_dynamic_axi_cdc_xdma_0.dcp' for cell 'pfm_top_i/dynamic_region/slr1/axi_cdc_xdma'
INFO: [Project 1-454] Reading design checkpoint '/home/ziyuanwang/GraphLily/generate_bitstream/build_balance_valtunsigned.2.4/proj/build_dir.hw/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_axi_gpio_null_slr1_0/pfm_dynamic_axi_gpio_null_slr1_0.dcp' for cell 'pfm_top_i/dynamic_region/slr1/axi_gpio_null_slr1'
INFO: [Project 1-454] Reading design checkpoint '/home/ziyuanwang/GraphLily/generate_bitstream/build_balance_valtunsigned.2.4/proj/build_dir.hw/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_sdx_mss_regslice_0/pfm_dynamic_sdx_mss_regslice_0.dcp' for cell 'pfm_top_i/dynamic_region/slr1/sdx_mss_regslice'
INFO: [Project 1-454] Reading design checkpoint '/home/ziyuanwang/GraphLily/generate_bitstream/build_balance_valtunsigned.2.4/proj/build_dir.hw/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_psreset_gate_pr_control_1/pfm_dynamic_psreset_gate_pr_control_1.dcp' for cell 'pfm_top_i/dynamic_region/slr1/expanded_region_resets_slr1/psreset_gate_pr_control'
INFO: [Project 1-454] Reading design checkpoint '/home/ziyuanwang/GraphLily/generate_bitstream/build_balance_valtunsigned.2.4/proj/build_dir.hw/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_psreset_gate_pr_data_1/pfm_dynamic_psreset_gate_pr_data_1.dcp' for cell 'pfm_top_i/dynamic_region/slr1/expanded_region_resets_slr1/psreset_gate_pr_data'
INFO: [Project 1-454] Reading design checkpoint '/home/ziyuanwang/GraphLily/generate_bitstream/build_balance_valtunsigned.2.4/proj/build_dir.hw/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_psreset_gate_pr_dataclk_1/pfm_dynamic_psreset_gate_pr_dataclk_1.dcp' for cell 'pfm_top_i/dynamic_region/slr1/expanded_region_resets_slr1/psreset_gate_pr_dataclk'
INFO: [Project 1-454] Reading design checkpoint '/home/ziyuanwang/GraphLily/generate_bitstream/build_balance_valtunsigned.2.4/proj/build_dir.hw/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_psreset_gate_pr_ddr_0/pfm_dynamic_psreset_gate_pr_ddr_0.dcp' for cell 'pfm_top_i/dynamic_region/slr1/expanded_region_resets_slr1/psreset_gate_pr_ddr'
INFO: [Project 1-454] Reading design checkpoint '/home/ziyuanwang/GraphLily/generate_bitstream/build_balance_valtunsigned.2.4/proj/build_dir.hw/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_psreset_gate_pr_kernel_1/pfm_dynamic_psreset_gate_pr_kernel_1.dcp' for cell 'pfm_top_i/dynamic_region/slr1/expanded_region_resets_slr1/psreset_gate_pr_kernel'
INFO: [Project 1-454] Reading design checkpoint '/home/ziyuanwang/GraphLily/generate_bitstream/build_balance_valtunsigned.2.4/proj/build_dir.hw/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_psreset_gate_pr_kernel2_1/pfm_dynamic_psreset_gate_pr_kernel2_1.dcp' for cell 'pfm_top_i/dynamic_region/slr1/expanded_region_resets_slr1/psreset_gate_pr_kernel2'
INFO: [Project 1-454] Reading design checkpoint '/home/ziyuanwang/GraphLily/generate_bitstream/build_balance_valtunsigned.2.4/proj/build_dir.hw/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_util_and2_slr1_0/pfm_dynamic_util_and2_slr1_0.dcp' for cell 'pfm_top_i/dynamic_region/slr1/expanded_region_resets_slr1/util_and2_slr1'
INFO: [Project 1-454] Reading design checkpoint '/home/ziyuanwang/GraphLily/generate_bitstream/build_balance_valtunsigned.2.4/proj/build_dir.hw/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_xbar_2/pfm_dynamic_xbar_2.dcp' for cell 'pfm_top_i/dynamic_region/slr1/interconnect_axilite_user_slr1/xbar'
INFO: [Project 1-454] Reading design checkpoint '/home/ziyuanwang/GraphLily/generate_bitstream/build_balance_valtunsigned.2.4/proj/build_dir.hw/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_m00_regslice_4/pfm_dynamic_m00_regslice_4.dcp' for cell 'pfm_top_i/dynamic_region/slr1/interconnect_axilite_user_slr1/m00_couplers/m00_regslice'
INFO: [Project 1-454] Reading design checkpoint '/home/ziyuanwang/GraphLily/generate_bitstream/build_balance_valtunsigned.2.4/proj/build_dir.hw/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_m01_regslice_11/pfm_dynamic_m01_regslice_11.dcp' for cell 'pfm_top_i/dynamic_region/slr1/interconnect_axilite_user_slr1/m01_couplers/m01_regslice'
INFO: [Project 1-454] Reading design checkpoint '/home/ziyuanwang/GraphLily/generate_bitstream/build_balance_valtunsigned.2.4/proj/build_dir.hw/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_m02_regslice_0/pfm_dynamic_m02_regslice_0.dcp' for cell 'pfm_top_i/dynamic_region/slr1/interconnect_axilite_user_slr1/m02_couplers/m02_regslice'
INFO: [Project 1-454] Reading design checkpoint '/home/ziyuanwang/GraphLily/generate_bitstream/build_balance_valtunsigned.2.4/proj/build_dir.hw/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_s00_regslice_16/pfm_dynamic_s00_regslice_16.dcp' for cell 'pfm_top_i/dynamic_region/slr1/interconnect_axilite_user_slr1/s00_couplers/s00_regslice'
INFO: [Project 1-454] Reading design checkpoint '/home/ziyuanwang/GraphLily/generate_bitstream/build_balance_valtunsigned.2.4/proj/build_dir.hw/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_axi_gpio_null_slr2_0/pfm_dynamic_axi_gpio_null_slr2_0.dcp' for cell 'pfm_top_i/dynamic_region/slr2/axi_gpio_null_slr2'
INFO: [Project 1-454] Reading design checkpoint '/home/ziyuanwang/GraphLily/generate_bitstream/build_balance_valtunsigned.2.4/proj/build_dir.hw/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_xbar_3/pfm_dynamic_xbar_3.dcp' for cell 'pfm_top_i/dynamic_region/slr2/axi_interconnect_0/xbar'
INFO: [Project 1-454] Reading design checkpoint '/home/ziyuanwang/GraphLily/generate_bitstream/build_balance_valtunsigned.2.4/proj/build_dir.hw/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_auto_cc_1/pfm_dynamic_auto_cc_1.dcp' for cell 'pfm_top_i/dynamic_region/slr2/axi_interconnect_0/m01_couplers/auto_cc'
INFO: [Project 1-454] Reading design checkpoint '/home/ziyuanwang/GraphLily/generate_bitstream/build_balance_valtunsigned.2.4/proj/build_dir.hw/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_m01_regslice_12/pfm_dynamic_m01_regslice_12.dcp' for cell 'pfm_top_i/dynamic_region/slr2/axi_interconnect_0/m01_couplers/m01_regslice'
INFO: [Project 1-454] Reading design checkpoint '/home/ziyuanwang/GraphLily/generate_bitstream/build_balance_valtunsigned.2.4/proj/build_dir.hw/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_logic_reset_op_1/pfm_dynamic_logic_reset_op_1.dcp' for cell 'pfm_top_i/dynamic_region/slr2/expanded_region_resets_slr2/logic_reset_op'
INFO: [Project 1-454] Reading design checkpoint '/home/ziyuanwang/GraphLily/generate_bitstream/build_balance_valtunsigned.2.4/proj/build_dir.hw/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_psreset_gate_pr_control_2/pfm_dynamic_psreset_gate_pr_control_2.dcp' for cell 'pfm_top_i/dynamic_region/slr2/expanded_region_resets_slr2/psreset_gate_pr_control'
INFO: [Project 1-454] Reading design checkpoint '/home/ziyuanwang/GraphLily/generate_bitstream/build_balance_valtunsigned.2.4/proj/build_dir.hw/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_psreset_gate_pr_data_2/pfm_dynamic_psreset_gate_pr_data_2.dcp' for cell 'pfm_top_i/dynamic_region/slr2/expanded_region_resets_slr2/psreset_gate_pr_data'
INFO: [Project 1-454] Reading design checkpoint '/home/ziyuanwang/GraphLily/generate_bitstream/build_balance_valtunsigned.2.4/proj/build_dir.hw/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_psreset_gate_pr_dataclk_2/pfm_dynamic_psreset_gate_pr_dataclk_2.dcp' for cell 'pfm_top_i/dynamic_region/slr2/expanded_region_resets_slr2/psreset_gate_pr_dataclk'
INFO: [Project 1-454] Reading design checkpoint '/home/ziyuanwang/GraphLily/generate_bitstream/build_balance_valtunsigned.2.4/proj/build_dir.hw/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_psreset_gate_pr_kernel_2/pfm_dynamic_psreset_gate_pr_kernel_2.dcp' for cell 'pfm_top_i/dynamic_region/slr2/expanded_region_resets_slr2/psreset_gate_pr_kernel'
INFO: [Project 1-454] Reading design checkpoint '/home/ziyuanwang/GraphLily/generate_bitstream/build_balance_valtunsigned.2.4/proj/build_dir.hw/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_psreset_gate_pr_kernel2_2/pfm_dynamic_psreset_gate_pr_kernel2_2.dcp' for cell 'pfm_top_i/dynamic_region/slr2/expanded_region_resets_slr2/psreset_gate_pr_kernel2'
INFO: [Project 1-454] Reading design checkpoint '/home/ziyuanwang/GraphLily/generate_bitstream/build_balance_valtunsigned.2.4/proj/build_dir.hw/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_freq_counter_0_0/pfm_dynamic_freq_counter_0_0.dcp' for cell 'pfm_top_i/dynamic_region/slr2/frequency_counters/freq_counter_0'
INFO: [Project 1-454] Reading design checkpoint '/home/ziyuanwang/GraphLily/generate_bitstream/build_balance_valtunsigned.2.4/proj/build_dir.hw/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_freq_counter_1_0/pfm_dynamic_freq_counter_1_0.dcp' for cell 'pfm_top_i/dynamic_region/slr2/frequency_counters/freq_counter_1'
INFO: [Project 1-454] Reading design checkpoint '/home/ziyuanwang/GraphLily/generate_bitstream/build_balance_valtunsigned.2.4/proj/build_dir.hw/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_s00_regslice_17/pfm_dynamic_s00_regslice_17.dcp' for cell 'pfm_top_i/dynamic_region/slr2/interconnect_axilite_user_slr2/s00_couplers/s00_regslice'
INFO: [Project 1-454] Reading design checkpoint '/home/ziyuanwang/GraphLily/generate_bitstream/build_balance_valtunsigned.2.4/proj/build_dir.hw/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_util_and2_slr2_0/pfm_dynamic_util_and2_slr2_0.dcp' for cell 'pfm_top_i/dynamic_region/slr2/shutdown_slr2/util_and2_slr2'
INFO: [Project 1-454] Reading design checkpoint '/home/ziyuanwang/GraphLily/generate_bitstream/build_balance_valtunsigned.2.4/proj/build_dir.hw/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_debug_bridge_xsdbm_0/bd_0/ip/ip_1/bd_ebbe_lut_buffer_0.dcp' for cell 'pfm_top_i/dynamic_region/debug_bridge_xsdbm/inst/lut_buffer'
INFO: [Project 1-454] Reading design checkpoint '/home/ziyuanwang/GraphLily/generate_bitstream/build_balance_valtunsigned.2.4/proj/build_dir.hw/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_debug_bridge_xsdbm_0/bd_0/ip/ip_0/bd_ebbe_xsdbm_0.dcp' for cell 'pfm_top_i/dynamic_region/debug_bridge_xsdbm/inst/xsdbm'
INFO: [Project 1-454] Reading design checkpoint '/home/ziyuanwang/GraphLily/generate_bitstream/build_balance_valtunsigned.2.4/proj/build_dir.hw/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_hmss_0_0/bd_0/ip/ip_39/bd_5dca_axi_apb_bridge_inst_0.dcp' for cell 'pfm_top_i/dynamic_region/hmss_0/inst/axi_apb_bridge_inst'
INFO: [Project 1-454] Reading design checkpoint '/home/ziyuanwang/GraphLily/generate_bitstream/build_balance_valtunsigned.2.4/proj/build_dir.hw/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_hmss_0_0/bd_0/ip/ip_0/bd_5dca_hbm_inst_0.dcp' for cell 'pfm_top_i/dynamic_region/hmss_0/inst/hbm_inst'
INFO: [Project 1-454] Reading design checkpoint '/home/ziyuanwang/GraphLily/generate_bitstream/build_balance_valtunsigned.2.4/proj/build_dir.hw/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_hmss_0_0/bd_0/ip/ip_1/bd_5dca_hbm_reset_sync_SLR0_0.dcp' for cell 'pfm_top_i/dynamic_region/hmss_0/inst/hbm_reset_sync_SLR0'
INFO: [Project 1-454] Reading design checkpoint '/home/ziyuanwang/GraphLily/generate_bitstream/build_balance_valtunsigned.2.4/proj/build_dir.hw/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_hmss_0_0/bd_0/ip/ip_2/bd_5dca_hbm_reset_sync_SLR2_0.dcp' for cell 'pfm_top_i/dynamic_region/hmss_0/inst/hbm_reset_sync_SLR2'
INFO: [Project 1-454] Reading design checkpoint '/home/ziyuanwang/GraphLily/generate_bitstream/build_balance_valtunsigned.2.4/proj/build_dir.hw/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_hmss_0_0/bd_0/ip/ip_42/bd_5dca_util_vector_logic_0.dcp' for cell 'pfm_top_i/dynamic_region/hmss_0/inst/util_vector_logic'
INFO: [Project 1-454] Reading design checkpoint '/home/ziyuanwang/GraphLily/generate_bitstream/build_balance_valtunsigned.2.4/proj/build_dir.hw/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_hmss_0_0/bd_0/ip/ip_38/bd_5dca_vip_S00_0.dcp' for cell 'pfm_top_i/dynamic_region/hmss_0/inst/vip_S00'
INFO: [Project 1-454] Reading design checkpoint '/home/ziyuanwang/GraphLily/generate_bitstream/build_balance_valtunsigned.2.4/proj/build_dir.hw/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_hmss_0_0/bd_0/ip/ip_5/bd_5dca_vip_S01_0.dcp' for cell 'pfm_top_i/dynamic_region/hmss_0/inst/vip_S01'
INFO: [Project 1-454] Reading design checkpoint '/home/ziyuanwang/GraphLily/generate_bitstream/build_balance_valtunsigned.2.4/proj/build_dir.hw/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_hmss_0_0/bd_0/ip/ip_8/bd_5dca_vip_S02_0.dcp' for cell 'pfm_top_i/dynamic_region/hmss_0/inst/vip_S02'
INFO: [Project 1-454] Reading design checkpoint '/home/ziyuanwang/GraphLily/generate_bitstream/build_balance_valtunsigned.2.4/proj/build_dir.hw/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_hmss_0_0/bd_0/ip/ip_11/bd_5dca_vip_S03_0.dcp' for cell 'pfm_top_i/dynamic_region/hmss_0/inst/vip_S03'
INFO: [Project 1-454] Reading design checkpoint '/home/ziyuanwang/GraphLily/generate_bitstream/build_balance_valtunsigned.2.4/proj/build_dir.hw/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_hmss_0_0/bd_0/ip/ip_14/bd_5dca_vip_S04_0.dcp' for cell 'pfm_top_i/dynamic_region/hmss_0/inst/vip_S04'
INFO: [Project 1-454] Reading design checkpoint '/home/ziyuanwang/GraphLily/generate_bitstream/build_balance_valtunsigned.2.4/proj/build_dir.hw/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_hmss_0_0/bd_0/ip/ip_17/bd_5dca_vip_S05_0.dcp' for cell 'pfm_top_i/dynamic_region/hmss_0/inst/vip_S05'
INFO: [Project 1-454] Reading design checkpoint '/home/ziyuanwang/GraphLily/generate_bitstream/build_balance_valtunsigned.2.4/proj/build_dir.hw/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_hmss_0_0/bd_0/ip/ip_20/bd_5dca_vip_S06_0.dcp' for cell 'pfm_top_i/dynamic_region/hmss_0/inst/vip_S06'
INFO: [Project 1-454] Reading design checkpoint '/home/ziyuanwang/GraphLily/generate_bitstream/build_balance_valtunsigned.2.4/proj/build_dir.hw/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_hmss_0_0/bd_0/ip/ip_26/bd_5dca_vip_S07_0.dcp' for cell 'pfm_top_i/dynamic_region/hmss_0/inst/vip_S07'
INFO: [Project 1-454] Reading design checkpoint '/home/ziyuanwang/GraphLily/generate_bitstream/build_balance_valtunsigned.2.4/proj/build_dir.hw/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_hmss_0_0/bd_0/ip/ip_32/bd_5dca_vip_S08_0.dcp' for cell 'pfm_top_i/dynamic_region/hmss_0/inst/vip_S08'
INFO: [Project 1-454] Reading design checkpoint '/home/ziyuanwang/GraphLily/generate_bitstream/build_balance_valtunsigned.2.4/proj/build_dir.hw/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_hmss_0_0/bd_0/ip/ip_23/bd_5dca_vip_S09_0.dcp' for cell 'pfm_top_i/dynamic_region/hmss_0/inst/vip_S09'
INFO: [Project 1-454] Reading design checkpoint '/home/ziyuanwang/GraphLily/generate_bitstream/build_balance_valtunsigned.2.4/proj/build_dir.hw/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_hmss_0_0/bd_0/ip/ip_29/bd_5dca_vip_S10_0.dcp' for cell 'pfm_top_i/dynamic_region/hmss_0/inst/vip_S10'
INFO: [Project 1-454] Reading design checkpoint '/home/ziyuanwang/GraphLily/generate_bitstream/build_balance_valtunsigned.2.4/proj/build_dir.hw/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_hmss_0_0/bd_0/ip/ip_35/bd_5dca_vip_S11_0.dcp' for cell 'pfm_top_i/dynamic_region/hmss_0/inst/vip_S11'
INFO: [Project 1-454] Reading design checkpoint '/home/ziyuanwang/GraphLily/generate_bitstream/build_balance_valtunsigned.2.4/proj/build_dir.hw/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_hmss_0_0/bd_0/ip/ip_41/bd_5dca_init_reduce_0.dcp' for cell 'pfm_top_i/dynamic_region/hmss_0/inst/init_logic/init_reduce'
INFO: [Project 1-454] Reading design checkpoint '/home/ziyuanwang/GraphLily/generate_bitstream/build_balance_valtunsigned.2.4/proj/build_dir.hw/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_hmss_0_0/bd_0/ip/ip_3/bd_5dca_interconnect1_0_0.dcp' for cell 'pfm_top_i/dynamic_region/hmss_0/inst/path_0/interconnect1_0'
INFO: [Project 1-454] Reading design checkpoint '/home/ziyuanwang/GraphLily/generate_bitstream/build_balance_valtunsigned.2.4/proj/build_dir.hw/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_hmss_0_0/bd_0/ip/ip_4/bd_5dca_slice1_0_0.dcp' for cell 'pfm_top_i/dynamic_region/hmss_0/inst/path_0/slice1_0'
INFO: [Project 1-454] Reading design checkpoint '/home/ziyuanwang/GraphLily/generate_bitstream/build_balance_valtunsigned.2.4/proj/build_dir.hw/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_hmss_0_0/bd_0/ip/ip_6/bd_5dca_interconnect2_1_0.dcp' for cell 'pfm_top_i/dynamic_region/hmss_0/inst/path_1/interconnect2_1'
INFO: [Project 1-454] Reading design checkpoint '/home/ziyuanwang/GraphLily/generate_bitstream/build_balance_valtunsigned.2.4/proj/build_dir.hw/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_hmss_0_0/bd_0/ip/ip_7/bd_5dca_slice2_1_0.dcp' for cell 'pfm_top_i/dynamic_region/hmss_0/inst/path_1/slice2_1'
INFO: [Project 1-454] Reading design checkpoint '/home/ziyuanwang/GraphLily/generate_bitstream/build_balance_valtunsigned.2.4/proj/build_dir.hw/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_hmss_0_0/bd_0/ip/ip_15/bd_5dca_interconnect5_16_0.dcp' for cell 'pfm_top_i/dynamic_region/hmss_0/inst/path_16/interconnect5_16'
INFO: [Project 1-454] Reading design checkpoint '/home/ziyuanwang/GraphLily/generate_bitstream/build_balance_valtunsigned.2.4/proj/build_dir.hw/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_hmss_0_0/bd_0/ip/ip_16/bd_5dca_slice5_16_0.dcp' for cell 'pfm_top_i/dynamic_region/hmss_0/inst/path_16/slice5_16'
INFO: [Project 1-454] Reading design checkpoint '/home/ziyuanwang/GraphLily/generate_bitstream/build_balance_valtunsigned.2.4/proj/build_dir.hw/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_hmss_0_0/bd_0/ip/ip_18/bd_5dca_interconnect6_18_0.dcp' for cell 'pfm_top_i/dynamic_region/hmss_0/inst/path_18/interconnect6_18'
INFO: [Project 1-454] Reading design checkpoint '/home/ziyuanwang/GraphLily/generate_bitstream/build_balance_valtunsigned.2.4/proj/build_dir.hw/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_hmss_0_0/bd_0/ip/ip_19/bd_5dca_slice6_18_0.dcp' for cell 'pfm_top_i/dynamic_region/hmss_0/inst/path_18/slice6_18'
INFO: [Project 1-454] Reading design checkpoint '/home/ziyuanwang/GraphLily/generate_bitstream/build_balance_valtunsigned.2.4/proj/build_dir.hw/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_hmss_0_0/bd_0/ip/ip_9/bd_5dca_interconnect3_2_0.dcp' for cell 'pfm_top_i/dynamic_region/hmss_0/inst/path_2/interconnect3_2'
INFO: [Project 1-454] Reading design checkpoint '/home/ziyuanwang/GraphLily/generate_bitstream/build_balance_valtunsigned.2.4/proj/build_dir.hw/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_hmss_0_0/bd_0/ip/ip_10/bd_5dca_slice3_2_0.dcp' for cell 'pfm_top_i/dynamic_region/hmss_0/inst/path_2/slice3_2'
INFO: [Project 1-454] Reading design checkpoint '/home/ziyuanwang/GraphLily/generate_bitstream/build_balance_valtunsigned.2.4/proj/build_dir.hw/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_hmss_0_0/bd_0/ip/ip_21/bd_5dca_interconnect9_20_0.dcp' for cell 'pfm_top_i/dynamic_region/hmss_0/inst/path_20/interconnect9_20'
INFO: [Project 1-454] Reading design checkpoint '/home/ziyuanwang/GraphLily/generate_bitstream/build_balance_valtunsigned.2.4/proj/build_dir.hw/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_hmss_0_0/bd_0/ip/ip_22/bd_5dca_slice9_20_0.dcp' for cell 'pfm_top_i/dynamic_region/hmss_0/inst/path_20/slice9_20'
INFO: [Project 1-454] Reading design checkpoint '/home/ziyuanwang/GraphLily/generate_bitstream/build_balance_valtunsigned.2.4/proj/build_dir.hw/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_hmss_0_0/bd_0/ip/ip_24/bd_5dca_interconnect7_21_0.dcp' for cell 'pfm_top_i/dynamic_region/hmss_0/inst/path_21/interconnect7_21'
INFO: [Project 1-454] Reading design checkpoint '/home/ziyuanwang/GraphLily/generate_bitstream/build_balance_valtunsigned.2.4/proj/build_dir.hw/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_hmss_0_0/bd_0/ip/ip_25/bd_5dca_slice7_21_0.dcp' for cell 'pfm_top_i/dynamic_region/hmss_0/inst/path_21/slice7_21'
INFO: [Project 1-454] Reading design checkpoint '/home/ziyuanwang/GraphLily/generate_bitstream/build_balance_valtunsigned.2.4/proj/build_dir.hw/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_hmss_0_0/bd_0/ip/ip_27/bd_5dca_interconnect10_22_0.dcp' for cell 'pfm_top_i/dynamic_region/hmss_0/inst/path_22/interconnect10_22'
INFO: [Project 1-454] Reading design checkpoint '/home/ziyuanwang/GraphLily/generate_bitstream/build_balance_valtunsigned.2.4/proj/build_dir.hw/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_hmss_0_0/bd_0/ip/ip_28/bd_5dca_slice10_22_0.dcp' for cell 'pfm_top_i/dynamic_region/hmss_0/inst/path_22/slice10_22'
INFO: [Project 1-454] Reading design checkpoint '/home/ziyuanwang/GraphLily/generate_bitstream/build_balance_valtunsigned.2.4/proj/build_dir.hw/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_hmss_0_0/bd_0/ip/ip_30/bd_5dca_interconnect8_23_0.dcp' for cell 'pfm_top_i/dynamic_region/hmss_0/inst/path_23/interconnect8_23'
INFO: [Project 1-454] Reading design checkpoint '/home/ziyuanwang/GraphLily/generate_bitstream/build_balance_valtunsigned.2.4/proj/build_dir.hw/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_hmss_0_0/bd_0/ip/ip_31/bd_5dca_slice8_23_0.dcp' for cell 'pfm_top_i/dynamic_region/hmss_0/inst/path_23/slice8_23'
INFO: [Project 1-454] Reading design checkpoint '/home/ziyuanwang/GraphLily/generate_bitstream/build_balance_valtunsigned.2.4/proj/build_dir.hw/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_hmss_0_0/bd_0/ip/ip_33/bd_5dca_interconnect11_24_0.dcp' for cell 'pfm_top_i/dynamic_region/hmss_0/inst/path_24/interconnect11_24'
INFO: [Project 1-454] Reading design checkpoint '/home/ziyuanwang/GraphLily/generate_bitstream/build_balance_valtunsigned.2.4/proj/build_dir.hw/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_hmss_0_0/bd_0/ip/ip_34/bd_5dca_slice11_24_0.dcp' for cell 'pfm_top_i/dynamic_region/hmss_0/inst/path_24/slice11_24'
INFO: [Project 1-454] Reading design checkpoint '/home/ziyuanwang/GraphLily/generate_bitstream/build_balance_valtunsigned.2.4/proj/build_dir.hw/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_hmss_0_0/bd_0/ip/ip_36/bd_5dca_interconnect0_26_0.dcp' for cell 'pfm_top_i/dynamic_region/hmss_0/inst/path_26/interconnect0_26'
INFO: [Common 17-14] Message 'Project 1-454' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
Netlist sorting complete. Time (s): cpu = 00:00:11 ; elapsed = 00:00:11 . Memory (MB): peak = 5507.762 ; gain = 25.000 ; free physical = 24213 ; free virtual = 464209
INFO: [Netlist 29-17] Analyzing 33521 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 6 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2021.2
INFO: [Project 1-570] Preparing netlist for logic optimization
WARNING: [Constraints 18-550] Could not create 'IBUF_LOW_PWR' constraint because net 'pfm_top_i/static_region/base_clocking/clkwiz_hbm_aclk/clk_in1' is not directly connected to top level port. Synthesis is ignored for IBUF_LOW_PWR but preserved for implementation.
WARNING: [Constraints 18-550] Could not create 'IBUF_LOW_PWR' constraint because net 'pfm_top_i/static_region/base_clocking/clkwiz_kernel/clk_in1' is not directly connected to top level port. Synthesis is ignored for IBUF_LOW_PWR but preserved for implementation.
WARNING: [Constraints 18-550] Could not create 'IBUF_LOW_PWR' constraint because net 'pfm_top_i/static_region/base_clocking/clkwiz_kernel2/clk_in1' is not directly connected to top level port. Synthesis is ignored for IBUF_LOW_PWR but preserved for implementation.
WARNING: [Constraints 18-550] Could not create 'IBUF_LOW_PWR' constraint because net 'pfm_top_i/static_region/base_clocking/clkwiz_pcie/clk_in1' is not directly connected to top level port. Synthesis is ignored for IBUF_LOW_PWR but preserved for implementation.
WARNING: [Constraints 18-550] Could not create 'IBUF_LOW_PWR' constraint because net 'pfm_top_i/static_region/base_clocking/clkwiz_scheduler/clk_in1' is not directly connected to top level port. Synthesis is ignored for IBUF_LOW_PWR but preserved for implementation.
WARNING: [Constraints 18-550] Could not create 'IBUF_LOW_PWR' constraint because net 'pfm_top_i/static_region/base_clocking/clkwiz_sysclks/clk_in1' is not directly connected to top level port. Synthesis is ignored for IBUF_LOW_PWR but preserved for implementation.
WARNING: [Constraints 18-550] Could not create 'IBUF_LOW_PWR' constraint because net 'pfm_top_i/static_region/base_clocking/xmc_clk_ibuf/IBUF_OUT[0]' is not directly connected to top level port. Synthesis is ignored for IBUF_LOW_PWR but preserved for implementation.
WARNING: [Constraints 18-550] Could not create 'IBUF_LOW_PWR' constraint because net 'pfm_top_i/static_region/iob_static/perst_n_out' is not directly connected to top level port. Synthesis is ignored for IBUF_LOW_PWR but preserved for implementation.
INFO: [Chipscope 16-324] Core: pfm_top_i/dynamic_region/memory_subsystem/inst/memory/ddr4_mem00 UUID: b26800e4-4324-595d-8abc-93be6e65182e 
Parsing XDC File [/home/ziyuanwang/GraphLily/generate_bitstream/build_balance_valtunsigned.2.4/proj/build_dir.hw/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_hmss_0_0/bd_9/ip/ip_3/bd_98ca_psr_aclk1_0_board.xdc] for cell 'pfm_top_i/dynamic_region/hmss_0/inst/path_22/interconnect10_22/inst/clk_map/psr_aclk1/U0'
Finished Parsing XDC File [/home/ziyuanwang/GraphLily/generate_bitstream/build_balance_valtunsigned.2.4/proj/build_dir.hw/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_hmss_0_0/bd_9/ip/ip_3/bd_98ca_psr_aclk1_0_board.xdc] for cell 'pfm_top_i/dynamic_region/hmss_0/inst/path_22/interconnect10_22/inst/clk_map/psr_aclk1/U0'
Parsing XDC File [/home/ziyuanwang/GraphLily/generate_bitstream/build_balance_valtunsigned.2.4/proj/build_dir.hw/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_hmss_0_0/bd_8/ip/ip_2/bd_f4bb_psr_aclk_0_board.xdc] for cell 'pfm_top_i/dynamic_region/hmss_0/inst/path_21/interconnect7_21/inst/clk_map/psr_aclk/U0'
Finished Parsing XDC File [/home/ziyuanwang/GraphLily/generate_bitstream/build_balance_valtunsigned.2.4/proj/build_dir.hw/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_hmss_0_0/bd_8/ip/ip_2/bd_f4bb_psr_aclk_0_board.xdc] for cell 'pfm_top_i/dynamic_region/hmss_0/inst/path_21/interconnect7_21/inst/clk_map/psr_aclk/U0'
Parsing XDC File [/home/ziyuanwang/GraphLily/generate_bitstream/build_balance_valtunsigned.2.4/proj/build_dir.hw/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_hmss_0_0/bd_8/ip/ip_2/bd_f4bb_psr_aclk_0.xdc] for cell 'pfm_top_i/dynamic_region/hmss_0/inst/path_21/interconnect7_21/inst/clk_map/psr_aclk/U0'
Finished Parsing XDC File [/home/ziyuanwang/GraphLily/generate_bitstream/build_balance_valtunsigned.2.4/proj/build_dir.hw/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_hmss_0_0/bd_8/ip/ip_2/bd_f4bb_psr_aclk_0.xdc] for cell 'pfm_top_i/dynamic_region/hmss_0/inst/path_21/interconnect7_21/inst/clk_map/psr_aclk/U0'
Parsing XDC File [/home/ziyuanwang/GraphLily/generate_bitstream/build_balance_valtunsigned.2.4/proj/build_dir.hw/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_hmss_0_0/bd_8/ip/ip_3/bd_f4bb_psr_aclk1_0_board.xdc] for cell 'pfm_top_i/dynamic_region/hmss_0/inst/path_21/interconnect7_21/inst/clk_map/psr_aclk1/U0'
Finished Parsing XDC File [/home/ziyuanwang/GraphLily/generate_bitstream/build_balance_valtunsigned.2.4/proj/build_dir.hw/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_hmss_0_0/bd_8/ip/ip_3/bd_f4bb_psr_aclk1_0_board.xdc] for cell 'pfm_top_i/dynamic_region/hmss_0/inst/path_21/interconnect7_21/inst/clk_map/psr_aclk1/U0'
Parsing XDC File [/home/ziyuanwang/GraphLily/generate_bitstream/build_balance_valtunsigned.2.4/proj/build_dir.hw/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_hmss_0_0/bd_8/ip/ip_3/bd_f4bb_psr_aclk1_0.xdc] for cell 'pfm_top_i/dynamic_region/hmss_0/inst/path_21/interconnect7_21/inst/clk_map/psr_aclk1/U0'
Finished Parsing XDC File [/home/ziyuanwang/GraphLily/generate_bitstream/build_balance_valtunsigned.2.4/proj/build_dir.hw/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_hmss_0_0/bd_8/ip/ip_3/bd_f4bb_psr_aclk1_0.xdc] for cell 'pfm_top_i/dynamic_region/hmss_0/inst/path_21/interconnect7_21/inst/clk_map/psr_aclk1/U0'
Parsing XDC File [/home/ziyuanwang/GraphLily/generate_bitstream/build_balance_valtunsigned.2.4/proj/build_dir.hw/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_hmss_0_0/bd_9/ip/ip_1/bd_98ca_psr0_0_board.xdc] for cell 'pfm_top_i/dynamic_region/hmss_0/inst/path_22/interconnect10_22/inst/clk_map/psr0/U0'
Finished Parsing XDC File [/home/ziyuanwang/GraphLily/generate_bitstream/build_balance_valtunsigned.2.4/proj/build_dir.hw/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_hmss_0_0/bd_9/ip/ip_1/bd_98ca_psr0_0_board.xdc] for cell 'pfm_top_i/dynamic_region/hmss_0/inst/path_22/interconnect10_22/inst/clk_map/psr0/U0'
Parsing XDC File [/home/ziyuanwang/GraphLily/generate_bitstream/build_balance_valtunsigned.2.4/proj/build_dir.hw/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_hmss_0_0/bd_9/ip/ip_1/bd_98ca_psr0_0.xdc] for cell 'pfm_top_i/dynamic_region/hmss_0/inst/path_22/interconnect10_22/inst/clk_map/psr0/U0'
Finished Parsing XDC File [/home/ziyuanwang/GraphLily/generate_bitstream/build_balance_valtunsigned.2.4/proj/build_dir.hw/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_hmss_0_0/bd_9/ip/ip_1/bd_98ca_psr0_0.xdc] for cell 'pfm_top_i/dynamic_region/hmss_0/inst/path_22/interconnect10_22/inst/clk_map/psr0/U0'
Parsing XDC File [/home/ziyuanwang/GraphLily/generate_bitstream/build_balance_valtunsigned.2.4/proj/build_dir.hw/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_hmss_0_0/bd_9/ip/ip_2/bd_98ca_psr_aclk_0_board.xdc] for cell 'pfm_top_i/dynamic_region/hmss_0/inst/path_22/interconnect10_22/inst/clk_map/psr_aclk/U0'
Finished Parsing XDC File [/home/ziyuanwang/GraphLily/generate_bitstream/build_balance_valtunsigned.2.4/proj/build_dir.hw/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_hmss_0_0/bd_9/ip/ip_2/bd_98ca_psr_aclk_0_board.xdc] for cell 'pfm_top_i/dynamic_region/hmss_0/inst/path_22/interconnect10_22/inst/clk_map/psr_aclk/U0'
Parsing XDC File [/home/ziyuanwang/GraphLily/generate_bitstream/build_balance_valtunsigned.2.4/proj/build_dir.hw/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_hmss_0_0/bd_9/ip/ip_2/bd_98ca_psr_aclk_0.xdc] for cell 'pfm_top_i/dynamic_region/hmss_0/inst/path_22/interconnect10_22/inst/clk_map/psr_aclk/U0'
Finished Parsing XDC File [/home/ziyuanwang/GraphLily/generate_bitstream/build_balance_valtunsigned.2.4/proj/build_dir.hw/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_hmss_0_0/bd_9/ip/ip_2/bd_98ca_psr_aclk_0.xdc] for cell 'pfm_top_i/dynamic_region/hmss_0/inst/path_22/interconnect10_22/inst/clk_map/psr_aclk/U0'
Parsing XDC File [/home/ziyuanwang/GraphLily/generate_bitstream/build_balance_valtunsigned.2.4/proj/build_dir.hw/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_hmss_0_0/bd_8/ip/ip_1/bd_f4bb_psr0_0.xdc] for cell 'pfm_top_i/dynamic_region/hmss_0/inst/path_21/interconnect7_21/inst/clk_map/psr0/U0'
Finished Parsing XDC File [/home/ziyuanwang/GraphLily/generate_bitstream/build_balance_valtunsigned.2.4/proj/build_dir.hw/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_hmss_0_0/bd_8/ip/ip_1/bd_f4bb_psr0_0.xdc] for cell 'pfm_top_i/dynamic_region/hmss_0/inst/path_21/interconnect7_21/inst/clk_map/psr0/U0'
Parsing XDC File [/home/ziyuanwang/GraphLily/generate_bitstream/build_balance_valtunsigned.2.4/proj/build_dir.hw/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_hmss_0_0/bd_9/ip/ip_3/bd_98ca_psr_aclk1_0.xdc] for cell 'pfm_top_i/dynamic_region/hmss_0/inst/path_22/interconnect10_22/inst/clk_map/psr_aclk1/U0'
Finished Parsing XDC File [/home/ziyuanwang/GraphLily/generate_bitstream/build_balance_valtunsigned.2.4/proj/build_dir.hw/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_hmss_0_0/bd_9/ip/ip_3/bd_98ca_psr_aclk1_0.xdc] for cell 'pfm_top_i/dynamic_region/hmss_0/inst/path_22/interconnect10_22/inst/clk_map/psr_aclk1/U0'
Parsing XDC File [/home/ziyuanwang/GraphLily/generate_bitstream/build_balance_valtunsigned.2.4/proj/build_dir.hw/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_hmss_0_0/bd_10/ip/ip_1/bd_cb1a_psr0_0_board.xdc] for cell 'pfm_top_i/dynamic_region/hmss_0/inst/path_23/interconnect8_23/inst/clk_map/psr0/U0'
Finished Parsing XDC File [/home/ziyuanwang/GraphLily/generate_bitstream/build_balance_valtunsigned.2.4/proj/build_dir.hw/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_hmss_0_0/bd_10/ip/ip_1/bd_cb1a_psr0_0_board.xdc] for cell 'pfm_top_i/dynamic_region/hmss_0/inst/path_23/interconnect8_23/inst/clk_map/psr0/U0'
Parsing XDC File [/home/ziyuanwang/GraphLily/generate_bitstream/build_balance_valtunsigned.2.4/proj/build_dir.hw/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_hmss_0_0/bd_10/ip/ip_1/bd_cb1a_psr0_0.xdc] for cell 'pfm_top_i/dynamic_region/hmss_0/inst/path_23/interconnect8_23/inst/clk_map/psr0/U0'
Finished Parsing XDC File [/home/ziyuanwang/GraphLily/generate_bitstream/build_balance_valtunsigned.2.4/proj/build_dir.hw/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_hmss_0_0/bd_10/ip/ip_1/bd_cb1a_psr0_0.xdc] for cell 'pfm_top_i/dynamic_region/hmss_0/inst/path_23/interconnect8_23/inst/clk_map/psr0/U0'
Parsing XDC File [/home/ziyuanwang/GraphLily/generate_bitstream/build_balance_valtunsigned.2.4/proj/build_dir.hw/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_hmss_0_0/bd_10/ip/ip_2/bd_cb1a_psr_aclk_0_board.xdc] for cell 'pfm_top_i/dynamic_region/hmss_0/inst/path_23/interconnect8_23/inst/clk_map/psr_aclk/U0'
Finished Parsing XDC File [/home/ziyuanwang/GraphLily/generate_bitstream/build_balance_valtunsigned.2.4/proj/build_dir.hw/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_hmss_0_0/bd_10/ip/ip_2/bd_cb1a_psr_aclk_0_board.xdc] for cell 'pfm_top_i/dynamic_region/hmss_0/inst/path_23/interconnect8_23/inst/clk_map/psr_aclk/U0'
Parsing XDC File [/home/ziyuanwang/GraphLily/generate_bitstream/build_balance_valtunsigned.2.4/proj/build_dir.hw/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_hmss_0_0/bd_10/ip/ip_2/bd_cb1a_psr_aclk_0.xdc] for cell 'pfm_top_i/dynamic_region/hmss_0/inst/path_23/interconnect8_23/inst/clk_map/psr_aclk/U0'
Finished Parsing XDC File [/home/ziyuanwang/GraphLily/generate_bitstream/build_balance_valtunsigned.2.4/proj/build_dir.hw/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_hmss_0_0/bd_10/ip/ip_2/bd_cb1a_psr_aclk_0.xdc] for cell 'pfm_top_i/dynamic_region/hmss_0/inst/path_23/interconnect8_23/inst/clk_map/psr_aclk/U0'
Parsing XDC File [/home/ziyuanwang/GraphLily/generate_bitstream/build_balance_valtunsigned.2.4/proj/build_dir.hw/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_hmss_0_0/bd_10/ip/ip_3/bd_cb1a_psr_aclk1_0_board.xdc] for cell 'pfm_top_i/dynamic_region/hmss_0/inst/path_23/interconnect8_23/inst/clk_map/psr_aclk1/U0'
Finished Parsing XDC File [/home/ziyuanwang/GraphLily/generate_bitstream/build_balance_valtunsigned.2.4/proj/build_dir.hw/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_hmss_0_0/bd_10/ip/ip_3/bd_cb1a_psr_aclk1_0_board.xdc] for cell 'pfm_top_i/dynamic_region/hmss_0/inst/path_23/interconnect8_23/inst/clk_map/psr_aclk1/U0'
Parsing XDC File [/home/ziyuanwang/GraphLily/generate_bitstream/build_balance_valtunsigned.2.4/proj/build_dir.hw/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_hmss_0_0/bd_10/ip/ip_3/bd_cb1a_psr_aclk1_0.xdc] for cell 'pfm_top_i/dynamic_region/hmss_0/inst/path_23/interconnect8_23/inst/clk_map/psr_aclk1/U0'
Finished Parsing XDC File [/home/ziyuanwang/GraphLily/generate_bitstream/build_balance_valtunsigned.2.4/proj/build_dir.hw/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_hmss_0_0/bd_10/ip/ip_3/bd_cb1a_psr_aclk1_0.xdc] for cell 'pfm_top_i/dynamic_region/hmss_0/inst/path_23/interconnect8_23/inst/clk_map/psr_aclk1/U0'
Parsing XDC File [/home/ziyuanwang/GraphLily/generate_bitstream/build_balance_valtunsigned.2.4/proj/build_dir.hw/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_hmss_0_0/bd_11/ip/ip_1/bd_482b_psr0_0_board.xdc] for cell 'pfm_top_i/dynamic_region/hmss_0/inst/path_24/interconnect11_24/inst/clk_map/psr0/U0'
Finished Parsing XDC File [/home/ziyuanwang/GraphLily/generate_bitstream/build_balance_valtunsigned.2.4/proj/build_dir.hw/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_hmss_0_0/bd_11/ip/ip_1/bd_482b_psr0_0_board.xdc] for cell 'pfm_top_i/dynamic_region/hmss_0/inst/path_24/interconnect11_24/inst/clk_map/psr0/U0'
Parsing XDC File [/home/ziyuanwang/GraphLily/generate_bitstream/build_balance_valtunsigned.2.4/proj/build_dir.hw/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_hmss_0_0/bd_6/ip/ip_3/bd_636a_psr_aclk1_0.xdc] for cell 'pfm_top_i/dynamic_region/hmss_0/inst/path_18/interconnect6_18/inst/clk_map/psr_aclk1/U0'
Finished Parsing XDC File [/home/ziyuanwang/GraphLily/generate_bitstream/build_balance_valtunsigned.2.4/proj/build_dir.hw/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_hmss_0_0/bd_6/ip/ip_3/bd_636a_psr_aclk1_0.xdc] for cell 'pfm_top_i/dynamic_region/hmss_0/inst/path_18/interconnect6_18/inst/clk_map/psr_aclk1/U0'
Parsing XDC File [/home/ziyuanwang/GraphLily/generate_bitstream/build_balance_valtunsigned.2.4/proj/build_dir.hw/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_hmss_0_0/bd_5/ip/ip_2/bd_930b_psr_aclk_0.xdc] for cell 'pfm_top_i/dynamic_region/hmss_0/inst/path_16/interconnect5_16/inst/clk_map/psr_aclk/U0'
Finished Parsing XDC File [/home/ziyuanwang/GraphLily/generate_bitstream/build_balance_valtunsigned.2.4/proj/build_dir.hw/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_hmss_0_0/bd_5/ip/ip_2/bd_930b_psr_aclk_0.xdc] for cell 'pfm_top_i/dynamic_region/hmss_0/inst/path_16/interconnect5_16/inst/clk_map/psr_aclk/U0'
Parsing XDC File [/home/ziyuanwang/GraphLily/generate_bitstream/build_balance_valtunsigned.2.4/proj/build_dir.hw/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_hmss_0_0/bd_5/ip/ip_3/bd_930b_psr_aclk1_0_board.xdc] for cell 'pfm_top_i/dynamic_region/hmss_0/inst/path_16/interconnect5_16/inst/clk_map/psr_aclk1/U0'
Finished Parsing XDC File [/home/ziyuanwang/GraphLily/generate_bitstream/build_balance_valtunsigned.2.4/proj/build_dir.hw/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_hmss_0_0/bd_5/ip/ip_3/bd_930b_psr_aclk1_0_board.xdc] for cell 'pfm_top_i/dynamic_region/hmss_0/inst/path_16/interconnect5_16/inst/clk_map/psr_aclk1/U0'
Parsing XDC File [/home/ziyuanwang/GraphLily/generate_bitstream/build_balance_valtunsigned.2.4/proj/build_dir.hw/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_hmss_0_0/bd_5/ip/ip_3/bd_930b_psr_aclk1_0.xdc] for cell 'pfm_top_i/dynamic_region/hmss_0/inst/path_16/interconnect5_16/inst/clk_map/psr_aclk1/U0'
Finished Parsing XDC File [/home/ziyuanwang/GraphLily/generate_bitstream/build_balance_valtunsigned.2.4/proj/build_dir.hw/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_hmss_0_0/bd_5/ip/ip_3/bd_930b_psr_aclk1_0.xdc] for cell 'pfm_top_i/dynamic_region/hmss_0/inst/path_16/interconnect5_16/inst/clk_map/psr_aclk1/U0'
Parsing XDC File [/home/ziyuanwang/GraphLily/generate_bitstream/build_balance_valtunsigned.2.4/proj/build_dir.hw/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_hmss_0_0/bd_6/ip/ip_1/bd_636a_psr0_0_board.xdc] for cell 'pfm_top_i/dynamic_region/hmss_0/inst/path_18/interconnect6_18/inst/clk_map/psr0/U0'
Finished Parsing XDC File [/home/ziyuanwang/GraphLily/generate_bitstream/build_balance_valtunsigned.2.4/proj/build_dir.hw/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_hmss_0_0/bd_6/ip/ip_1/bd_636a_psr0_0_board.xdc] for cell 'pfm_top_i/dynamic_region/hmss_0/inst/path_18/interconnect6_18/inst/clk_map/psr0/U0'
Parsing XDC File [/home/ziyuanwang/GraphLily/generate_bitstream/build_balance_valtunsigned.2.4/proj/build_dir.hw/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_hmss_0_0/bd_6/ip/ip_1/bd_636a_psr0_0.xdc] for cell 'pfm_top_i/dynamic_region/hmss_0/inst/path_18/interconnect6_18/inst/clk_map/psr0/U0'
Finished Parsing XDC File [/home/ziyuanwang/GraphLily/generate_bitstream/build_balance_valtunsigned.2.4/proj/build_dir.hw/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_hmss_0_0/bd_6/ip/ip_1/bd_636a_psr0_0.xdc] for cell 'pfm_top_i/dynamic_region/hmss_0/inst/path_18/interconnect6_18/inst/clk_map/psr0/U0'
Parsing XDC File [/home/ziyuanwang/GraphLily/generate_bitstream/build_balance_valtunsigned.2.4/proj/build_dir.hw/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_hmss_0_0/bd_6/ip/ip_2/bd_636a_psr_aclk_0_board.xdc] for cell 'pfm_top_i/dynamic_region/hmss_0/inst/path_18/interconnect6_18/inst/clk_map/psr_aclk/U0'
Finished Parsing XDC File [/home/ziyuanwang/GraphLily/generate_bitstream/build_balance_valtunsigned.2.4/proj/build_dir.hw/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_hmss_0_0/bd_6/ip/ip_2/bd_636a_psr_aclk_0_board.xdc] for cell 'pfm_top_i/dynamic_region/hmss_0/inst/path_18/interconnect6_18/inst/clk_map/psr_aclk/U0'
Parsing XDC File [/home/ziyuanwang/GraphLily/generate_bitstream/build_balance_valtunsigned.2.4/proj/build_dir.hw/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_hmss_0_0/bd_6/ip/ip_2/bd_636a_psr_aclk_0.xdc] for cell 'pfm_top_i/dynamic_region/hmss_0/inst/path_18/interconnect6_18/inst/clk_map/psr_aclk/U0'
Finished Parsing XDC File [/home/ziyuanwang/GraphLily/generate_bitstream/build_balance_valtunsigned.2.4/proj/build_dir.hw/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_hmss_0_0/bd_6/ip/ip_2/bd_636a_psr_aclk_0.xdc] for cell 'pfm_top_i/dynamic_region/hmss_0/inst/path_18/interconnect6_18/inst/clk_map/psr_aclk/U0'
Parsing XDC File [/home/ziyuanwang/GraphLily/generate_bitstream/build_balance_valtunsigned.2.4/proj/build_dir.hw/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_hmss_0_0/bd_6/ip/ip_3/bd_636a_psr_aclk1_0_board.xdc] for cell 'pfm_top_i/dynamic_region/hmss_0/inst/path_18/interconnect6_18/inst/clk_map/psr_aclk1/U0'
Finished Parsing XDC File [/home/ziyuanwang/GraphLily/generate_bitstream/build_balance_valtunsigned.2.4/proj/build_dir.hw/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_hmss_0_0/bd_6/ip/ip_3/bd_636a_psr_aclk1_0_board.xdc] for cell 'pfm_top_i/dynamic_region/hmss_0/inst/path_18/interconnect6_18/inst/clk_map/psr_aclk1/U0'
Parsing XDC File [/home/ziyuanwang/GraphLily/generate_bitstream/build_balance_valtunsigned.2.4/proj/build_dir.hw/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_hmss_0_0/bd_11/ip/ip_1/bd_482b_psr0_0.xdc] for cell 'pfm_top_i/dynamic_region/hmss_0/inst/path_24/interconnect11_24/inst/clk_map/psr0/U0'
Finished Parsing XDC File [/home/ziyuanwang/GraphLily/generate_bitstream/build_balance_valtunsigned.2.4/proj/build_dir.hw/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_hmss_0_0/bd_11/ip/ip_1/bd_482b_psr0_0.xdc] for cell 'pfm_top_i/dynamic_region/hmss_0/inst/path_24/interconnect11_24/inst/clk_map/psr0/U0'
Parsing XDC File [/home/ziyuanwang/GraphLily/generate_bitstream/build_balance_valtunsigned.2.4/proj/build_dir.hw/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_hmss_0_0/bd_7/ip/ip_1/bd_1aeb_psr0_0_board.xdc] for cell 'pfm_top_i/dynamic_region/hmss_0/inst/path_20/interconnect9_20/inst/clk_map/psr0/U0'
Finished Parsing XDC File [/home/ziyuanwang/GraphLily/generate_bitstream/build_balance_valtunsigned.2.4/proj/build_dir.hw/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_hmss_0_0/bd_7/ip/ip_1/bd_1aeb_psr0_0_board.xdc] for cell 'pfm_top_i/dynamic_region/hmss_0/inst/path_20/interconnect9_20/inst/clk_map/psr0/U0'
Parsing XDC File [/home/ziyuanwang/GraphLily/generate_bitstream/build_balance_valtunsigned.2.4/proj/build_dir.hw/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_hmss_0_0/bd_7/ip/ip_1/bd_1aeb_psr0_0.xdc] for cell 'pfm_top_i/dynamic_region/hmss_0/inst/path_20/interconnect9_20/inst/clk_map/psr0/U0'
Finished Parsing XDC File [/home/ziyuanwang/GraphLily/generate_bitstream/build_balance_valtunsigned.2.4/proj/build_dir.hw/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_hmss_0_0/bd_7/ip/ip_1/bd_1aeb_psr0_0.xdc] for cell 'pfm_top_i/dynamic_region/hmss_0/inst/path_20/interconnect9_20/inst/clk_map/psr0/U0'
Parsing XDC File [/home/ziyuanwang/GraphLily/generate_bitstream/build_balance_valtunsigned.2.4/proj/build_dir.hw/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_hmss_0_0/bd_7/ip/ip_2/bd_1aeb_psr_aclk_0_board.xdc] for cell 'pfm_top_i/dynamic_region/hmss_0/inst/path_20/interconnect9_20/inst/clk_map/psr_aclk/U0'
Finished Parsing XDC File [/home/ziyuanwang/GraphLily/generate_bitstream/build_balance_valtunsigned.2.4/proj/build_dir.hw/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_hmss_0_0/bd_7/ip/ip_2/bd_1aeb_psr_aclk_0_board.xdc] for cell 'pfm_top_i/dynamic_region/hmss_0/inst/path_20/interconnect9_20/inst/clk_map/psr_aclk/U0'
Parsing XDC File [/home/ziyuanwang/GraphLily/generate_bitstream/build_balance_valtunsigned.2.4/proj/build_dir.hw/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_hmss_0_0/bd_7/ip/ip_2/bd_1aeb_psr_aclk_0.xdc] for cell 'pfm_top_i/dynamic_region/hmss_0/inst/path_20/interconnect9_20/inst/clk_map/psr_aclk/U0'
Finished Parsing XDC File [/home/ziyuanwang/GraphLily/generate_bitstream/build_balance_valtunsigned.2.4/proj/build_dir.hw/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_hmss_0_0/bd_7/ip/ip_2/bd_1aeb_psr_aclk_0.xdc] for cell 'pfm_top_i/dynamic_region/hmss_0/inst/path_20/interconnect9_20/inst/clk_map/psr_aclk/U0'
Parsing XDC File [/home/ziyuanwang/GraphLily/generate_bitstream/build_balance_valtunsigned.2.4/proj/build_dir.hw/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_hmss_0_0/bd_7/ip/ip_3/bd_1aeb_psr_aclk1_0_board.xdc] for cell 'pfm_top_i/dynamic_region/hmss_0/inst/path_20/interconnect9_20/inst/clk_map/psr_aclk1/U0'
Finished Parsing XDC File [/home/ziyuanwang/GraphLily/generate_bitstream/build_balance_valtunsigned.2.4/proj/build_dir.hw/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_hmss_0_0/bd_7/ip/ip_3/bd_1aeb_psr_aclk1_0_board.xdc] for cell 'pfm_top_i/dynamic_region/hmss_0/inst/path_20/interconnect9_20/inst/clk_map/psr_aclk1/U0'
Parsing XDC File [/home/ziyuanwang/GraphLily/generate_bitstream/build_balance_valtunsigned.2.4/proj/build_dir.hw/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_hmss_0_0/bd_7/ip/ip_3/bd_1aeb_psr_aclk1_0.xdc] for cell 'pfm_top_i/dynamic_region/hmss_0/inst/path_20/interconnect9_20/inst/clk_map/psr_aclk1/U0'
Finished Parsing XDC File [/home/ziyuanwang/GraphLily/generate_bitstream/build_balance_valtunsigned.2.4/proj/build_dir.hw/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_hmss_0_0/bd_7/ip/ip_3/bd_1aeb_psr_aclk1_0.xdc] for cell 'pfm_top_i/dynamic_region/hmss_0/inst/path_20/interconnect9_20/inst/clk_map/psr_aclk1/U0'
Parsing XDC File [/home/ziyuanwang/GraphLily/generate_bitstream/build_balance_valtunsigned.2.4/proj/build_dir.hw/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_hmss_0_0/bd_8/ip/ip_1/bd_f4bb_psr0_0_board.xdc] for cell 'pfm_top_i/dynamic_region/hmss_0/inst/path_21/interconnect7_21/inst/clk_map/psr0/U0'
Finished Parsing XDC File [/home/ziyuanwang/GraphLily/generate_bitstream/build_balance_valtunsigned.2.4/proj/build_dir.hw/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_hmss_0_0/bd_8/ip/ip_1/bd_f4bb_psr0_0_board.xdc] for cell 'pfm_top_i/dynamic_region/hmss_0/inst/path_21/interconnect7_21/inst/clk_map/psr0/U0'
Parsing XDC File [/home/ziyuanwang/GraphLily/generate_bitstream/build_balance_valtunsigned.2.4/proj/build_dir.hw/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_memory_subsystem_0/bd_2/ip/ip_10/bd_065e_iomodule_0_0_board.xdc] for cell 'pfm_top_i/dynamic_region/memory_subsystem/inst/memory/ddr4_mem00/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/iomodule_0/U0'
Finished Parsing XDC File [/home/ziyuanwang/GraphLily/generate_bitstream/build_balance_valtunsigned.2.4/proj/build_dir.hw/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_memory_subsystem_0/bd_2/ip/ip_10/bd_065e_iomodule_0_0_board.xdc] for cell 'pfm_top_i/dynamic_region/memory_subsystem/inst/memory/ddr4_mem00/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/iomodule_0/U0'
Parsing XDC File [/home/ziyuanwang/GraphLily/generate_bitstream/build_balance_valtunsigned.2.4/proj/build_dir.hw/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_memory_subsystem_0/bd_1/ip/ip_2/bd_27a1_psr_aclk_0.xdc] for cell 'pfm_top_i/dynamic_region/memory_subsystem/inst/interconnect/interconnect_ddr4_mem00/inst/clk_map/psr_aclk/U0'
Finished Parsing XDC File [/home/ziyuanwang/GraphLily/generate_bitstream/build_balance_valtunsigned.2.4/proj/build_dir.hw/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_memory_subsystem_0/bd_1/ip/ip_2/bd_27a1_psr_aclk_0.xdc] for cell 'pfm_top_i/dynamic_region/memory_subsystem/inst/interconnect/interconnect_ddr4_mem00/inst/clk_map/psr_aclk/U0'
Parsing XDC File [/home/ziyuanwang/GraphLily/generate_bitstream/build_balance_valtunsigned.2.4/proj/build_dir.hw/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_memory_subsystem_0/bd_1/ip/ip_3/bd_27a1_psr_aclk1_0_board.xdc] for cell 'pfm_top_i/dynamic_region/memory_subsystem/inst/interconnect/interconnect_ddr4_mem00/inst/clk_map/psr_aclk1/U0'
Finished Parsing XDC File [/home/ziyuanwang/GraphLily/generate_bitstream/build_balance_valtunsigned.2.4/proj/build_dir.hw/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_memory_subsystem_0/bd_1/ip/ip_3/bd_27a1_psr_aclk1_0_board.xdc] for cell 'pfm_top_i/dynamic_region/memory_subsystem/inst/interconnect/interconnect_ddr4_mem00/inst/clk_map/psr_aclk1/U0'
Parsing XDC File [/home/ziyuanwang/GraphLily/generate_bitstream/build_balance_valtunsigned.2.4/proj/build_dir.hw/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_memory_subsystem_0/bd_1/ip/ip_3/bd_27a1_psr_aclk1_0.xdc] for cell 'pfm_top_i/dynamic_region/memory_subsystem/inst/interconnect/interconnect_ddr4_mem00/inst/clk_map/psr_aclk1/U0'
Finished Parsing XDC File [/home/ziyuanwang/GraphLily/generate_bitstream/build_balance_valtunsigned.2.4/proj/build_dir.hw/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_memory_subsystem_0/bd_1/ip/ip_3/bd_27a1_psr_aclk1_0.xdc] for cell 'pfm_top_i/dynamic_region/memory_subsystem/inst/interconnect/interconnect_ddr4_mem00/inst/clk_map/psr_aclk1/U0'
Parsing XDC File [/home/ziyuanwang/GraphLily/generate_bitstream/build_balance_valtunsigned.2.4/proj/build_dir.hw/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_memory_subsystem_0/bd_2/ip/ip_0/bd_065e_microblaze_I_0.xdc] for cell 'pfm_top_i/dynamic_region/memory_subsystem/inst/memory/ddr4_mem00/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/microblaze_I/U0'
Finished Parsing XDC File [/home/ziyuanwang/GraphLily/generate_bitstream/build_balance_valtunsigned.2.4/proj/build_dir.hw/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_memory_subsystem_0/bd_2/ip/ip_0/bd_065e_microblaze_I_0.xdc] for cell 'pfm_top_i/dynamic_region/memory_subsystem/inst/memory/ddr4_mem00/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/microblaze_I/U0'
Parsing XDC File [/home/ziyuanwang/GraphLily/generate_bitstream/build_balance_valtunsigned.2.4/proj/build_dir.hw/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_memory_subsystem_0/bd_2/ip/ip_1/bd_065e_rst_0_0_board.xdc] for cell 'pfm_top_i/dynamic_region/memory_subsystem/inst/memory/ddr4_mem00/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/rst_0/U0'
Finished Parsing XDC File [/home/ziyuanwang/GraphLily/generate_bitstream/build_balance_valtunsigned.2.4/proj/build_dir.hw/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_memory_subsystem_0/bd_2/ip/ip_1/bd_065e_rst_0_0_board.xdc] for cell 'pfm_top_i/dynamic_region/memory_subsystem/inst/memory/ddr4_mem00/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/rst_0/U0'
Parsing XDC File [/home/ziyuanwang/GraphLily/generate_bitstream/build_balance_valtunsigned.2.4/proj/build_dir.hw/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_memory_subsystem_0/bd_2/ip/ip_1/bd_065e_rst_0_0.xdc] for cell 'pfm_top_i/dynamic_region/memory_subsystem/inst/memory/ddr4_mem00/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/rst_0/U0'
Finished Parsing XDC File [/home/ziyuanwang/GraphLily/generate_bitstream/build_balance_valtunsigned.2.4/proj/build_dir.hw/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_memory_subsystem_0/bd_2/ip/ip_1/bd_065e_rst_0_0.xdc] for cell 'pfm_top_i/dynamic_region/memory_subsystem/inst/memory/ddr4_mem00/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/rst_0/U0'
Parsing XDC File [/home/ziyuanwang/GraphLily/generate_bitstream/build_balance_valtunsigned.2.4/proj/build_dir.hw/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_memory_subsystem_0/bd_2/ip/ip_2/bd_065e_ilmb_0.xdc] for cell 'pfm_top_i/dynamic_region/memory_subsystem/inst/memory/ddr4_mem00/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/ilmb/U0'
Finished Parsing XDC File [/home/ziyuanwang/GraphLily/generate_bitstream/build_balance_valtunsigned.2.4/proj/build_dir.hw/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_memory_subsystem_0/bd_2/ip/ip_2/bd_065e_ilmb_0.xdc] for cell 'pfm_top_i/dynamic_region/memory_subsystem/inst/memory/ddr4_mem00/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/ilmb/U0'
Parsing XDC File [/home/ziyuanwang/GraphLily/generate_bitstream/build_balance_valtunsigned.2.4/proj/build_dir.hw/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_memory_subsystem_0/bd_2/ip/ip_3/bd_065e_dlmb_0.xdc] for cell 'pfm_top_i/dynamic_region/memory_subsystem/inst/memory/ddr4_mem00/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/dlmb/U0'
Finished Parsing XDC File [/home/ziyuanwang/GraphLily/generate_bitstream/build_balance_valtunsigned.2.4/proj/build_dir.hw/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_memory_subsystem_0/bd_2/ip/ip_3/bd_065e_dlmb_0.xdc] for cell 'pfm_top_i/dynamic_region/memory_subsystem/inst/memory/ddr4_mem00/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/dlmb/U0'
Parsing XDC File [/home/ziyuanwang/GraphLily/generate_bitstream/build_balance_valtunsigned.2.4/proj/build_dir.hw/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_memory_subsystem_0/bd_1/ip/ip_2/bd_27a1_psr_aclk_0_board.xdc] for cell 'pfm_top_i/dynamic_region/memory_subsystem/inst/interconnect/interconnect_ddr4_mem00/inst/clk_map/psr_aclk/U0'
Finished Parsing XDC File [/home/ziyuanwang/GraphLily/generate_bitstream/build_balance_valtunsigned.2.4/proj/build_dir.hw/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_memory_subsystem_0/bd_1/ip/ip_2/bd_27a1_psr_aclk_0_board.xdc] for cell 'pfm_top_i/dynamic_region/memory_subsystem/inst/interconnect/interconnect_ddr4_mem00/inst/clk_map/psr_aclk/U0'
Parsing XDC File [/home/ziyuanwang/GraphLily/generate_bitstream/build_balance_valtunsigned.2.4/proj/build_dir.hw/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_memory_subsystem_0/bd_0/ip/ip_8/ip_0/bd_d216_ddr4_mem00_0_microblaze_mcs_board.xdc] for cell 'pfm_top_i/dynamic_region/memory_subsystem/inst/memory/ddr4_mem00/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst'
Finished Parsing XDC File [/home/ziyuanwang/GraphLily/generate_bitstream/build_balance_valtunsigned.2.4/proj/build_dir.hw/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_memory_subsystem_0/bd_0/ip/ip_8/ip_0/bd_d216_ddr4_mem00_0_microblaze_mcs_board.xdc] for cell 'pfm_top_i/dynamic_region/memory_subsystem/inst/memory/ddr4_mem00/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst'
Parsing XDC File [/home/ziyuanwang/GraphLily/generate_bitstream/build_balance_valtunsigned.2.4/proj/build_dir.hw/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_memory_subsystem_0/bd_0/ip/ip_8/par/bd_d216_ddr4_mem00_0.xdc] for cell 'pfm_top_i/dynamic_region/memory_subsystem/inst/memory/ddr4_mem00/inst'
create_clock: Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 7081.648 ; gain = 0.000 ; free physical = 22725 ; free virtual = 462721
Finished Parsing XDC File [/home/ziyuanwang/GraphLily/generate_bitstream/build_balance_valtunsigned.2.4/proj/build_dir.hw/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_memory_subsystem_0/bd_0/ip/ip_8/par/bd_d216_ddr4_mem00_0.xdc] for cell 'pfm_top_i/dynamic_region/memory_subsystem/inst/memory/ddr4_mem00/inst'
Parsing XDC File [/home/ziyuanwang/GraphLily/generate_bitstream/build_balance_valtunsigned.2.4/proj/build_dir.hw/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_memory_subsystem_0/bd_0/ip/ip_9/bd_d216_psr_ddr4_mem00_0_board.xdc] for cell 'pfm_top_i/dynamic_region/memory_subsystem/inst/memory/psr_ddr4_mem00/U0'
Finished Parsing XDC File [/home/ziyuanwang/GraphLily/generate_bitstream/build_balance_valtunsigned.2.4/proj/build_dir.hw/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_memory_subsystem_0/bd_0/ip/ip_9/bd_d216_psr_ddr4_mem00_0_board.xdc] for cell 'pfm_top_i/dynamic_region/memory_subsystem/inst/memory/psr_ddr4_mem00/U0'
Parsing XDC File [/home/ziyuanwang/GraphLily/generate_bitstream/build_balance_valtunsigned.2.4/proj/build_dir.hw/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_memory_subsystem_0/bd_0/ip/ip_9/bd_d216_psr_ddr4_mem00_0.xdc] for cell 'pfm_top_i/dynamic_region/memory_subsystem/inst/memory/psr_ddr4_mem00/U0'
Finished Parsing XDC File [/home/ziyuanwang/GraphLily/generate_bitstream/build_balance_valtunsigned.2.4/proj/build_dir.hw/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_memory_subsystem_0/bd_0/ip/ip_9/bd_d216_psr_ddr4_mem00_0.xdc] for cell 'pfm_top_i/dynamic_region/memory_subsystem/inst/memory/psr_ddr4_mem00/U0'
Parsing XDC File [/home/ziyuanwang/GraphLily/generate_bitstream/build_balance_valtunsigned.2.4/proj/build_dir.hw/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_memory_subsystem_0/bd_0/ip/ip_6/bd_d216_psr_ctrl_interconnect_0_board.xdc] for cell 'pfm_top_i/dynamic_region/memory_subsystem/inst/memory/psr_ctrl_interconnect/U0'
Finished Parsing XDC File [/home/ziyuanwang/GraphLily/generate_bitstream/build_balance_valtunsigned.2.4/proj/build_dir.hw/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_memory_subsystem_0/bd_0/ip/ip_6/bd_d216_psr_ctrl_interconnect_0_board.xdc] for cell 'pfm_top_i/dynamic_region/memory_subsystem/inst/memory/psr_ctrl_interconnect/U0'
Parsing XDC File [/home/ziyuanwang/GraphLily/generate_bitstream/build_balance_valtunsigned.2.4/proj/build_dir.hw/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_memory_subsystem_0/bd_0/ip/ip_6/bd_d216_psr_ctrl_interconnect_0.xdc] for cell 'pfm_top_i/dynamic_region/memory_subsystem/inst/memory/psr_ctrl_interconnect/U0'
Finished Parsing XDC File [/home/ziyuanwang/GraphLily/generate_bitstream/build_balance_valtunsigned.2.4/proj/build_dir.hw/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_memory_subsystem_0/bd_0/ip/ip_6/bd_d216_psr_ctrl_interconnect_0.xdc] for cell 'pfm_top_i/dynamic_region/memory_subsystem/inst/memory/psr_ctrl_interconnect/U0'
Parsing XDC File [/home/ziyuanwang/GraphLily/generate_bitstream/build_balance_valtunsigned.2.4/proj/build_dir.hw/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_xdma_smartconnect_0/bd_0/ip/ip_1/bd_e330_psr_aclk_0_board.xdc] for cell 'pfm_top_i/dynamic_region/xdma_smartconnect/inst/clk_map/psr_aclk/U0'
Finished Parsing XDC File [/home/ziyuanwang/GraphLily/generate_bitstream/build_balance_valtunsigned.2.4/proj/build_dir.hw/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_xdma_smartconnect_0/bd_0/ip/ip_1/bd_e330_psr_aclk_0_board.xdc] for cell 'pfm_top_i/dynamic_region/xdma_smartconnect/inst/clk_map/psr_aclk/U0'
Parsing XDC File [/home/ziyuanwang/GraphLily/generate_bitstream/build_balance_valtunsigned.2.4/proj/build_dir.hw/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_xdma_smartconnect_0/bd_0/ip/ip_1/bd_e330_psr_aclk_0.xdc] for cell 'pfm_top_i/dynamic_region/xdma_smartconnect/inst/clk_map/psr_aclk/U0'
Finished Parsing XDC File [/home/ziyuanwang/GraphLily/generate_bitstream/build_balance_valtunsigned.2.4/proj/build_dir.hw/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_xdma_smartconnect_0/bd_0/ip/ip_1/bd_e330_psr_aclk_0.xdc] for cell 'pfm_top_i/dynamic_region/xdma_smartconnect/inst/clk_map/psr_aclk/U0'
Parsing XDC File [/home/ziyuanwang/GraphLily/generate_bitstream/build_balance_valtunsigned.2.4/proj/build_dir.hw/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_hmss_0_0/bd_12/ip/ip_3/bd_820b_psr_aclk1_0_board.xdc] for cell 'pfm_top_i/dynamic_region/hmss_0/inst/path_26/interconnect0_26/inst/clk_map/psr_aclk1/U0'
Finished Parsing XDC File [/home/ziyuanwang/GraphLily/generate_bitstream/build_balance_valtunsigned.2.4/proj/build_dir.hw/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_hmss_0_0/bd_12/ip/ip_3/bd_820b_psr_aclk1_0_board.xdc] for cell 'pfm_top_i/dynamic_region/hmss_0/inst/path_26/interconnect0_26/inst/clk_map/psr_aclk1/U0'
Parsing XDC File [/home/ziyuanwang/GraphLily/generate_bitstream/build_balance_valtunsigned.2.4/proj/build_dir.hw/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_hmss_0_0/bd_11/ip/ip_2/bd_482b_psr_aclk_0_board.xdc] for cell 'pfm_top_i/dynamic_region/hmss_0/inst/path_24/interconnect11_24/inst/clk_map/psr_aclk/U0'
Finished Parsing XDC File [/home/ziyuanwang/GraphLily/generate_bitstream/build_balance_valtunsigned.2.4/proj/build_dir.hw/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_hmss_0_0/bd_11/ip/ip_2/bd_482b_psr_aclk_0_board.xdc] for cell 'pfm_top_i/dynamic_region/hmss_0/inst/path_24/interconnect11_24/inst/clk_map/psr_aclk/U0'
Parsing XDC File [/home/ziyuanwang/GraphLily/generate_bitstream/build_balance_valtunsigned.2.4/proj/build_dir.hw/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_hmss_0_0/bd_11/ip/ip_2/bd_482b_psr_aclk_0.xdc] for cell 'pfm_top_i/dynamic_region/hmss_0/inst/path_24/interconnect11_24/inst/clk_map/psr_aclk/U0'
Finished Parsing XDC File [/home/ziyuanwang/GraphLily/generate_bitstream/build_balance_valtunsigned.2.4/proj/build_dir.hw/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_hmss_0_0/bd_11/ip/ip_2/bd_482b_psr_aclk_0.xdc] for cell 'pfm_top_i/dynamic_region/hmss_0/inst/path_24/interconnect11_24/inst/clk_map/psr_aclk/U0'
Parsing XDC File [/home/ziyuanwang/GraphLily/generate_bitstream/build_balance_valtunsigned.2.4/proj/build_dir.hw/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_hmss_0_0/bd_11/ip/ip_3/bd_482b_psr_aclk1_0_board.xdc] for cell 'pfm_top_i/dynamic_region/hmss_0/inst/path_24/interconnect11_24/inst/clk_map/psr_aclk1/U0'
Finished Parsing XDC File [/home/ziyuanwang/GraphLily/generate_bitstream/build_balance_valtunsigned.2.4/proj/build_dir.hw/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_hmss_0_0/bd_11/ip/ip_3/bd_482b_psr_aclk1_0_board.xdc] for cell 'pfm_top_i/dynamic_region/hmss_0/inst/path_24/interconnect11_24/inst/clk_map/psr_aclk1/U0'
Parsing XDC File [/home/ziyuanwang/GraphLily/generate_bitstream/build_balance_valtunsigned.2.4/proj/build_dir.hw/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_hmss_0_0/bd_11/ip/ip_3/bd_482b_psr_aclk1_0.xdc] for cell 'pfm_top_i/dynamic_region/hmss_0/inst/path_24/interconnect11_24/inst/clk_map/psr_aclk1/U0'
Finished Parsing XDC File [/home/ziyuanwang/GraphLily/generate_bitstream/build_balance_valtunsigned.2.4/proj/build_dir.hw/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_hmss_0_0/bd_11/ip/ip_3/bd_482b_psr_aclk1_0.xdc] for cell 'pfm_top_i/dynamic_region/hmss_0/inst/path_24/interconnect11_24/inst/clk_map/psr_aclk1/U0'
Parsing XDC File [/home/ziyuanwang/GraphLily/generate_bitstream/build_balance_valtunsigned.2.4/proj/build_dir.hw/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_hmss_0_0/bd_12/ip/ip_1/bd_820b_psr0_0_board.xdc] for cell 'pfm_top_i/dynamic_region/hmss_0/inst/path_26/interconnect0_26/inst/clk_map/psr0/U0'
Finished Parsing XDC File [/home/ziyuanwang/GraphLily/generate_bitstream/build_balance_valtunsigned.2.4/proj/build_dir.hw/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_hmss_0_0/bd_12/ip/ip_1/bd_820b_psr0_0_board.xdc] for cell 'pfm_top_i/dynamic_region/hmss_0/inst/path_26/interconnect0_26/inst/clk_map/psr0/U0'
Parsing XDC File [/home/ziyuanwang/GraphLily/generate_bitstream/build_balance_valtunsigned.2.4/proj/build_dir.hw/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_hmss_0_0/bd_12/ip/ip_1/bd_820b_psr0_0.xdc] for cell 'pfm_top_i/dynamic_region/hmss_0/inst/path_26/interconnect0_26/inst/clk_map/psr0/U0'
Finished Parsing XDC File [/home/ziyuanwang/GraphLily/generate_bitstream/build_balance_valtunsigned.2.4/proj/build_dir.hw/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_hmss_0_0/bd_12/ip/ip_1/bd_820b_psr0_0.xdc] for cell 'pfm_top_i/dynamic_region/hmss_0/inst/path_26/interconnect0_26/inst/clk_map/psr0/U0'
Parsing XDC File [/home/ziyuanwang/GraphLily/generate_bitstream/build_balance_valtunsigned.2.4/proj/build_dir.hw/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_hmss_0_0/bd_12/ip/ip_2/bd_820b_psr_aclk_0_board.xdc] for cell 'pfm_top_i/dynamic_region/hmss_0/inst/path_26/interconnect0_26/inst/clk_map/psr_aclk/U0'
Finished Parsing XDC File [/home/ziyuanwang/GraphLily/generate_bitstream/build_balance_valtunsigned.2.4/proj/build_dir.hw/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_hmss_0_0/bd_12/ip/ip_2/bd_820b_psr_aclk_0_board.xdc] for cell 'pfm_top_i/dynamic_region/hmss_0/inst/path_26/interconnect0_26/inst/clk_map/psr_aclk/U0'
Parsing XDC File [/home/ziyuanwang/GraphLily/generate_bitstream/build_balance_valtunsigned.2.4/proj/build_dir.hw/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_hmss_0_0/bd_12/ip/ip_2/bd_820b_psr_aclk_0.xdc] for cell 'pfm_top_i/dynamic_region/hmss_0/inst/path_26/interconnect0_26/inst/clk_map/psr_aclk/U0'
Finished Parsing XDC File [/home/ziyuanwang/GraphLily/generate_bitstream/build_balance_valtunsigned.2.4/proj/build_dir.hw/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_hmss_0_0/bd_12/ip/ip_2/bd_820b_psr_aclk_0.xdc] for cell 'pfm_top_i/dynamic_region/hmss_0/inst/path_26/interconnect0_26/inst/clk_map/psr_aclk/U0'
Parsing XDC File [/home/ziyuanwang/GraphLily/generate_bitstream/build_balance_valtunsigned.2.4/proj/build_dir.hw/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_hmss_0_0/bd_5/ip/ip_2/bd_930b_psr_aclk_0_board.xdc] for cell 'pfm_top_i/dynamic_region/hmss_0/inst/path_16/interconnect5_16/inst/clk_map/psr_aclk/U0'
Finished Parsing XDC File [/home/ziyuanwang/GraphLily/generate_bitstream/build_balance_valtunsigned.2.4/proj/build_dir.hw/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_hmss_0_0/bd_5/ip/ip_2/bd_930b_psr_aclk_0_board.xdc] for cell 'pfm_top_i/dynamic_region/hmss_0/inst/path_16/interconnect5_16/inst/clk_map/psr_aclk/U0'
Parsing XDC File [/home/ziyuanwang/GraphLily/generate_bitstream/build_balance_valtunsigned.2.4/proj/build_dir.hw/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_hmss_0_0/bd_12/ip/ip_3/bd_820b_psr_aclk1_0.xdc] for cell 'pfm_top_i/dynamic_region/hmss_0/inst/path_26/interconnect0_26/inst/clk_map/psr_aclk1/U0'
Finished Parsing XDC File [/home/ziyuanwang/GraphLily/generate_bitstream/build_balance_valtunsigned.2.4/proj/build_dir.hw/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_hmss_0_0/bd_12/ip/ip_3/bd_820b_psr_aclk1_0.xdc] for cell 'pfm_top_i/dynamic_region/hmss_0/inst/path_26/interconnect0_26/inst/clk_map/psr_aclk1/U0'
Parsing XDC File [/home/ziyuanwang/GraphLily/generate_bitstream/build_balance_valtunsigned.2.4/proj/build_dir.hw/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_memory_subsystem_0/bd_0/ip/ip_0/bd_d216_psr_aclk_SLR0_0_board.xdc] for cell 'pfm_top_i/dynamic_region/memory_subsystem/inst/reset/psr_aclk_SLR0/U0'
Finished Parsing XDC File [/home/ziyuanwang/GraphLily/generate_bitstream/build_balance_valtunsigned.2.4/proj/build_dir.hw/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_memory_subsystem_0/bd_0/ip/ip_0/bd_d216_psr_aclk_SLR0_0_board.xdc] for cell 'pfm_top_i/dynamic_region/memory_subsystem/inst/reset/psr_aclk_SLR0/U0'
Parsing XDC File [/home/ziyuanwang/GraphLily/generate_bitstream/build_balance_valtunsigned.2.4/proj/build_dir.hw/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_memory_subsystem_0/bd_0/ip/ip_0/bd_d216_psr_aclk_SLR0_0.xdc] for cell 'pfm_top_i/dynamic_region/memory_subsystem/inst/reset/psr_aclk_SLR0/U0'
Finished Parsing XDC File [/home/ziyuanwang/GraphLily/generate_bitstream/build_balance_valtunsigned.2.4/proj/build_dir.hw/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_memory_subsystem_0/bd_0/ip/ip_0/bd_d216_psr_aclk_SLR0_0.xdc] for cell 'pfm_top_i/dynamic_region/memory_subsystem/inst/reset/psr_aclk_SLR0/U0'
Parsing XDC File [/home/ziyuanwang/GraphLily/generate_bitstream/build_balance_valtunsigned.2.4/proj/build_dir.hw/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_memory_subsystem_0/bd_0/ip/ip_1/bd_d216_psr_aclk_SLR1_0_board.xdc] for cell 'pfm_top_i/dynamic_region/memory_subsystem/inst/reset/psr_aclk_SLR1/U0'
Finished Parsing XDC File [/home/ziyuanwang/GraphLily/generate_bitstream/build_balance_valtunsigned.2.4/proj/build_dir.hw/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_memory_subsystem_0/bd_0/ip/ip_1/bd_d216_psr_aclk_SLR1_0_board.xdc] for cell 'pfm_top_i/dynamic_region/memory_subsystem/inst/reset/psr_aclk_SLR1/U0'
Parsing XDC File [/home/ziyuanwang/GraphLily/generate_bitstream/build_balance_valtunsigned.2.4/proj/build_dir.hw/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_memory_subsystem_0/bd_0/ip/ip_1/bd_d216_psr_aclk_SLR1_0.xdc] for cell 'pfm_top_i/dynamic_region/memory_subsystem/inst/reset/psr_aclk_SLR1/U0'
Finished Parsing XDC File [/home/ziyuanwang/GraphLily/generate_bitstream/build_balance_valtunsigned.2.4/proj/build_dir.hw/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_memory_subsystem_0/bd_0/ip/ip_1/bd_d216_psr_aclk_SLR1_0.xdc] for cell 'pfm_top_i/dynamic_region/memory_subsystem/inst/reset/psr_aclk_SLR1/U0'
Parsing XDC File [/home/ziyuanwang/GraphLily/generate_bitstream/build_balance_valtunsigned.2.4/proj/build_dir.hw/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_memory_subsystem_0/bd_1/ip/ip_1/bd_27a1_psr0_0_board.xdc] for cell 'pfm_top_i/dynamic_region/memory_subsystem/inst/interconnect/interconnect_ddr4_mem00/inst/clk_map/psr0/U0'
Finished Parsing XDC File [/home/ziyuanwang/GraphLily/generate_bitstream/build_balance_valtunsigned.2.4/proj/build_dir.hw/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_memory_subsystem_0/bd_1/ip/ip_1/bd_27a1_psr0_0_board.xdc] for cell 'pfm_top_i/dynamic_region/memory_subsystem/inst/interconnect/interconnect_ddr4_mem00/inst/clk_map/psr0/U0'
Parsing XDC File [/home/ziyuanwang/GraphLily/generate_bitstream/build_balance_valtunsigned.2.4/proj/build_dir.hw/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_memory_subsystem_0/bd_1/ip/ip_1/bd_27a1_psr0_0.xdc] for cell 'pfm_top_i/dynamic_region/memory_subsystem/inst/interconnect/interconnect_ddr4_mem00/inst/clk_map/psr0/U0'
Finished Parsing XDC File [/home/ziyuanwang/GraphLily/generate_bitstream/build_balance_valtunsigned.2.4/proj/build_dir.hw/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_memory_subsystem_0/bd_1/ip/ip_1/bd_27a1_psr0_0.xdc] for cell 'pfm_top_i/dynamic_region/memory_subsystem/inst/interconnect/interconnect_ddr4_mem00/inst/clk_map/psr0/U0'
Parsing XDC File [/home/ziyuanwang/GraphLily/generate_bitstream/build_balance_valtunsigned.2.4/proj/build_dir.hw/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_psreset_gate_pr_control_2/pfm_dynamic_psreset_gate_pr_control_2_board.xdc] for cell 'pfm_top_i/dynamic_region/slr2/expanded_region_resets_slr2/psreset_gate_pr_control/U0'
Finished Parsing XDC File [/home/ziyuanwang/GraphLily/generate_bitstream/build_balance_valtunsigned.2.4/proj/build_dir.hw/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_psreset_gate_pr_control_2/pfm_dynamic_psreset_gate_pr_control_2_board.xdc] for cell 'pfm_top_i/dynamic_region/slr2/expanded_region_resets_slr2/psreset_gate_pr_control/U0'
Parsing XDC File [/home/ziyuanwang/GraphLily/generate_bitstream/build_balance_valtunsigned.2.4/proj/build_dir.hw/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_psreset_gate_pr_ddr_0/pfm_dynamic_psreset_gate_pr_ddr_0_board.xdc] for cell 'pfm_top_i/dynamic_region/slr1/expanded_region_resets_slr1/psreset_gate_pr_ddr/U0'
Finished Parsing XDC File [/home/ziyuanwang/GraphLily/generate_bitstream/build_balance_valtunsigned.2.4/proj/build_dir.hw/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_psreset_gate_pr_ddr_0/pfm_dynamic_psreset_gate_pr_ddr_0_board.xdc] for cell 'pfm_top_i/dynamic_region/slr1/expanded_region_resets_slr1/psreset_gate_pr_ddr/U0'
Parsing XDC File [/home/ziyuanwang/GraphLily/generate_bitstream/build_balance_valtunsigned.2.4/proj/build_dir.hw/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_psreset_gate_pr_ddr_0/pfm_dynamic_psreset_gate_pr_ddr_0.xdc] for cell 'pfm_top_i/dynamic_region/slr1/expanded_region_resets_slr1/psreset_gate_pr_ddr/U0'
Finished Parsing XDC File [/home/ziyuanwang/GraphLily/generate_bitstream/build_balance_valtunsigned.2.4/proj/build_dir.hw/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_psreset_gate_pr_ddr_0/pfm_dynamic_psreset_gate_pr_ddr_0.xdc] for cell 'pfm_top_i/dynamic_region/slr1/expanded_region_resets_slr1/psreset_gate_pr_ddr/U0'
Parsing XDC File [/home/ziyuanwang/GraphLily/generate_bitstream/build_balance_valtunsigned.2.4/proj/build_dir.hw/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_psreset_gate_pr_kernel_1/pfm_dynamic_psreset_gate_pr_kernel_1_board.xdc] for cell 'pfm_top_i/dynamic_region/slr1/expanded_region_resets_slr1/psreset_gate_pr_kernel/U0'
Finished Parsing XDC File [/home/ziyuanwang/GraphLily/generate_bitstream/build_balance_valtunsigned.2.4/proj/build_dir.hw/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_psreset_gate_pr_kernel_1/pfm_dynamic_psreset_gate_pr_kernel_1_board.xdc] for cell 'pfm_top_i/dynamic_region/slr1/expanded_region_resets_slr1/psreset_gate_pr_kernel/U0'
Parsing XDC File [/home/ziyuanwang/GraphLily/generate_bitstream/build_balance_valtunsigned.2.4/proj/build_dir.hw/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_psreset_gate_pr_kernel_1/pfm_dynamic_psreset_gate_pr_kernel_1.xdc] for cell 'pfm_top_i/dynamic_region/slr1/expanded_region_resets_slr1/psreset_gate_pr_kernel/U0'
Finished Parsing XDC File [/home/ziyuanwang/GraphLily/generate_bitstream/build_balance_valtunsigned.2.4/proj/build_dir.hw/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_psreset_gate_pr_kernel_1/pfm_dynamic_psreset_gate_pr_kernel_1.xdc] for cell 'pfm_top_i/dynamic_region/slr1/expanded_region_resets_slr1/psreset_gate_pr_kernel/U0'
Parsing XDC File [/home/ziyuanwang/GraphLily/generate_bitstream/build_balance_valtunsigned.2.4/proj/build_dir.hw/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_psreset_gate_pr_kernel2_1/pfm_dynamic_psreset_gate_pr_kernel2_1_board.xdc] for cell 'pfm_top_i/dynamic_region/slr1/expanded_region_resets_slr1/psreset_gate_pr_kernel2/U0'
Finished Parsing XDC File [/home/ziyuanwang/GraphLily/generate_bitstream/build_balance_valtunsigned.2.4/proj/build_dir.hw/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_psreset_gate_pr_kernel2_1/pfm_dynamic_psreset_gate_pr_kernel2_1_board.xdc] for cell 'pfm_top_i/dynamic_region/slr1/expanded_region_resets_slr1/psreset_gate_pr_kernel2/U0'
Parsing XDC File [/home/ziyuanwang/GraphLily/generate_bitstream/build_balance_valtunsigned.2.4/proj/build_dir.hw/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_psreset_gate_pr_kernel2_1/pfm_dynamic_psreset_gate_pr_kernel2_1.xdc] for cell 'pfm_top_i/dynamic_region/slr1/expanded_region_resets_slr1/psreset_gate_pr_kernel2/U0'
Finished Parsing XDC File [/home/ziyuanwang/GraphLily/generate_bitstream/build_balance_valtunsigned.2.4/proj/build_dir.hw/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_psreset_gate_pr_kernel2_1/pfm_dynamic_psreset_gate_pr_kernel2_1.xdc] for cell 'pfm_top_i/dynamic_region/slr1/expanded_region_resets_slr1/psreset_gate_pr_kernel2/U0'
Parsing XDC File [/home/ziyuanwang/GraphLily/generate_bitstream/build_balance_valtunsigned.2.4/proj/build_dir.hw/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_axi_gpio_null_slr1_0/pfm_dynamic_axi_gpio_null_slr1_0_board.xdc] for cell 'pfm_top_i/dynamic_region/slr1/axi_gpio_null_slr1/U0'
Finished Parsing XDC File [/home/ziyuanwang/GraphLily/generate_bitstream/build_balance_valtunsigned.2.4/proj/build_dir.hw/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_axi_gpio_null_slr1_0/pfm_dynamic_axi_gpio_null_slr1_0_board.xdc] for cell 'pfm_top_i/dynamic_region/slr1/axi_gpio_null_slr1/U0'
Parsing XDC File [/home/ziyuanwang/GraphLily/generate_bitstream/build_balance_valtunsigned.2.4/proj/build_dir.hw/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_axi_gpio_null_slr1_0/pfm_dynamic_axi_gpio_null_slr1_0.xdc] for cell 'pfm_top_i/dynamic_region/slr1/axi_gpio_null_slr1/U0'
Finished Parsing XDC File [/home/ziyuanwang/GraphLily/generate_bitstream/build_balance_valtunsigned.2.4/proj/build_dir.hw/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_axi_gpio_null_slr1_0/pfm_dynamic_axi_gpio_null_slr1_0.xdc] for cell 'pfm_top_i/dynamic_region/slr1/axi_gpio_null_slr1/U0'
Parsing XDC File [/home/ziyuanwang/GraphLily/generate_bitstream/build_balance_valtunsigned.2.4/proj/build_dir.hw/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_psreset_gate_pr_dataclk_1/pfm_dynamic_psreset_gate_pr_dataclk_1.xdc] for cell 'pfm_top_i/dynamic_region/slr1/expanded_region_resets_slr1/psreset_gate_pr_dataclk/U0'
Finished Parsing XDC File [/home/ziyuanwang/GraphLily/generate_bitstream/build_balance_valtunsigned.2.4/proj/build_dir.hw/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_psreset_gate_pr_dataclk_1/pfm_dynamic_psreset_gate_pr_dataclk_1.xdc] for cell 'pfm_top_i/dynamic_region/slr1/expanded_region_resets_slr1/psreset_gate_pr_dataclk/U0'
Parsing XDC File [/home/ziyuanwang/GraphLily/generate_bitstream/build_balance_valtunsigned.2.4/proj/build_dir.hw/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_psreset_gate_pr_control_2/pfm_dynamic_psreset_gate_pr_control_2.xdc] for cell 'pfm_top_i/dynamic_region/slr2/expanded_region_resets_slr2/psreset_gate_pr_control/U0'
Finished Parsing XDC File [/home/ziyuanwang/GraphLily/generate_bitstream/build_balance_valtunsigned.2.4/proj/build_dir.hw/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_psreset_gate_pr_control_2/pfm_dynamic_psreset_gate_pr_control_2.xdc] for cell 'pfm_top_i/dynamic_region/slr2/expanded_region_resets_slr2/psreset_gate_pr_control/U0'
Parsing XDC File [/home/ziyuanwang/GraphLily/generate_bitstream/build_balance_valtunsigned.2.4/proj/build_dir.hw/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_psreset_gate_pr_data_2/pfm_dynamic_psreset_gate_pr_data_2_board.xdc] for cell 'pfm_top_i/dynamic_region/slr2/expanded_region_resets_slr2/psreset_gate_pr_data/U0'
Finished Parsing XDC File [/home/ziyuanwang/GraphLily/generate_bitstream/build_balance_valtunsigned.2.4/proj/build_dir.hw/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_psreset_gate_pr_data_2/pfm_dynamic_psreset_gate_pr_data_2_board.xdc] for cell 'pfm_top_i/dynamic_region/slr2/expanded_region_resets_slr2/psreset_gate_pr_data/U0'
Parsing XDC File [/home/ziyuanwang/GraphLily/generate_bitstream/build_balance_valtunsigned.2.4/proj/build_dir.hw/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_psreset_gate_pr_data_2/pfm_dynamic_psreset_gate_pr_data_2.xdc] for cell 'pfm_top_i/dynamic_region/slr2/expanded_region_resets_slr2/psreset_gate_pr_data/U0'
Finished Parsing XDC File [/home/ziyuanwang/GraphLily/generate_bitstream/build_balance_valtunsigned.2.4/proj/build_dir.hw/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_psreset_gate_pr_data_2/pfm_dynamic_psreset_gate_pr_data_2.xdc] for cell 'pfm_top_i/dynamic_region/slr2/expanded_region_resets_slr2/psreset_gate_pr_data/U0'
Parsing XDC File [/home/ziyuanwang/GraphLily/generate_bitstream/build_balance_valtunsigned.2.4/proj/build_dir.hw/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_psreset_gate_pr_dataclk_2/pfm_dynamic_psreset_gate_pr_dataclk_2_board.xdc] for cell 'pfm_top_i/dynamic_region/slr2/expanded_region_resets_slr2/psreset_gate_pr_dataclk/U0'
Finished Parsing XDC File [/home/ziyuanwang/GraphLily/generate_bitstream/build_balance_valtunsigned.2.4/proj/build_dir.hw/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_psreset_gate_pr_dataclk_2/pfm_dynamic_psreset_gate_pr_dataclk_2_board.xdc] for cell 'pfm_top_i/dynamic_region/slr2/expanded_region_resets_slr2/psreset_gate_pr_dataclk/U0'
Parsing XDC File [/home/ziyuanwang/GraphLily/generate_bitstream/build_balance_valtunsigned.2.4/proj/build_dir.hw/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_psreset_gate_pr_dataclk_2/pfm_dynamic_psreset_gate_pr_dataclk_2.xdc] for cell 'pfm_top_i/dynamic_region/slr2/expanded_region_resets_slr2/psreset_gate_pr_dataclk/U0'
Finished Parsing XDC File [/home/ziyuanwang/GraphLily/generate_bitstream/build_balance_valtunsigned.2.4/proj/build_dir.hw/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_psreset_gate_pr_dataclk_2/pfm_dynamic_psreset_gate_pr_dataclk_2.xdc] for cell 'pfm_top_i/dynamic_region/slr2/expanded_region_resets_slr2/psreset_gate_pr_dataclk/U0'
Parsing XDC File [/home/ziyuanwang/GraphLily/generate_bitstream/build_balance_valtunsigned.2.4/proj/build_dir.hw/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_psreset_gate_pr_kernel_2/pfm_dynamic_psreset_gate_pr_kernel_2_board.xdc] for cell 'pfm_top_i/dynamic_region/slr2/expanded_region_resets_slr2/psreset_gate_pr_kernel/U0'
Finished Parsing XDC File [/home/ziyuanwang/GraphLily/generate_bitstream/build_balance_valtunsigned.2.4/proj/build_dir.hw/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_psreset_gate_pr_kernel_2/pfm_dynamic_psreset_gate_pr_kernel_2_board.xdc] for cell 'pfm_top_i/dynamic_region/slr2/expanded_region_resets_slr2/psreset_gate_pr_kernel/U0'
Parsing XDC File [/home/ziyuanwang/GraphLily/generate_bitstream/build_balance_valtunsigned.2.4/proj/build_dir.hw/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_psreset_gate_pr_kernel_2/pfm_dynamic_psreset_gate_pr_kernel_2.xdc] for cell 'pfm_top_i/dynamic_region/slr2/expanded_region_resets_slr2/psreset_gate_pr_kernel/U0'
Finished Parsing XDC File [/home/ziyuanwang/GraphLily/generate_bitstream/build_balance_valtunsigned.2.4/proj/build_dir.hw/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_psreset_gate_pr_kernel_2/pfm_dynamic_psreset_gate_pr_kernel_2.xdc] for cell 'pfm_top_i/dynamic_region/slr2/expanded_region_resets_slr2/psreset_gate_pr_kernel/U0'
Parsing XDC File [/home/ziyuanwang/GraphLily/generate_bitstream/build_balance_valtunsigned.2.4/proj/build_dir.hw/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_psreset_gate_pr_kernel2_2/pfm_dynamic_psreset_gate_pr_kernel2_2_board.xdc] for cell 'pfm_top_i/dynamic_region/slr2/expanded_region_resets_slr2/psreset_gate_pr_kernel2/U0'
Finished Parsing XDC File [/home/ziyuanwang/GraphLily/generate_bitstream/build_balance_valtunsigned.2.4/proj/build_dir.hw/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_psreset_gate_pr_kernel2_2/pfm_dynamic_psreset_gate_pr_kernel2_2_board.xdc] for cell 'pfm_top_i/dynamic_region/slr2/expanded_region_resets_slr2/psreset_gate_pr_kernel2/U0'
Parsing XDC File [/home/ziyuanwang/GraphLily/generate_bitstream/build_balance_valtunsigned.2.4/proj/build_dir.hw/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_psreset_gate_pr_kernel2_0/pfm_dynamic_psreset_gate_pr_kernel2_0.xdc] for cell 'pfm_top_i/dynamic_region/slr0/expanded_region_resets_slr0/psreset_gate_pr_kernel2/U0'
Finished Parsing XDC File [/home/ziyuanwang/GraphLily/generate_bitstream/build_balance_valtunsigned.2.4/proj/build_dir.hw/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_psreset_gate_pr_kernel2_0/pfm_dynamic_psreset_gate_pr_kernel2_0.xdc] for cell 'pfm_top_i/dynamic_region/slr0/expanded_region_resets_slr0/psreset_gate_pr_kernel2/U0'
Parsing XDC File [/home/ziyuanwang/GraphLily/generate_bitstream/build_balance_valtunsigned.2.4/proj/build_dir.hw/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_psreset_gate_pr_control_0/pfm_dynamic_psreset_gate_pr_control_0.xdc] for cell 'pfm_top_i/dynamic_region/slr0/expanded_region_resets_slr0/psreset_gate_pr_control/U0'
Finished Parsing XDC File [/home/ziyuanwang/GraphLily/generate_bitstream/build_balance_valtunsigned.2.4/proj/build_dir.hw/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_psreset_gate_pr_control_0/pfm_dynamic_psreset_gate_pr_control_0.xdc] for cell 'pfm_top_i/dynamic_region/slr0/expanded_region_resets_slr0/psreset_gate_pr_control/U0'
Parsing XDC File [/home/ziyuanwang/GraphLily/generate_bitstream/build_balance_valtunsigned.2.4/proj/build_dir.hw/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_psreset_gate_pr_data_0/pfm_dynamic_psreset_gate_pr_data_0_board.xdc] for cell 'pfm_top_i/dynamic_region/slr0/expanded_region_resets_slr0/psreset_gate_pr_data/U0'
Finished Parsing XDC File [/home/ziyuanwang/GraphLily/generate_bitstream/build_balance_valtunsigned.2.4/proj/build_dir.hw/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_psreset_gate_pr_data_0/pfm_dynamic_psreset_gate_pr_data_0_board.xdc] for cell 'pfm_top_i/dynamic_region/slr0/expanded_region_resets_slr0/psreset_gate_pr_data/U0'
Parsing XDC File [/home/ziyuanwang/GraphLily/generate_bitstream/build_balance_valtunsigned.2.4/proj/build_dir.hw/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_psreset_gate_pr_data_0/pfm_dynamic_psreset_gate_pr_data_0.xdc] for cell 'pfm_top_i/dynamic_region/slr0/expanded_region_resets_slr0/psreset_gate_pr_data/U0'
Finished Parsing XDC File [/home/ziyuanwang/GraphLily/generate_bitstream/build_balance_valtunsigned.2.4/proj/build_dir.hw/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_psreset_gate_pr_data_0/pfm_dynamic_psreset_gate_pr_data_0.xdc] for cell 'pfm_top_i/dynamic_region/slr0/expanded_region_resets_slr0/psreset_gate_pr_data/U0'
Parsing XDC File [/home/ziyuanwang/GraphLily/generate_bitstream/build_balance_valtunsigned.2.4/proj/build_dir.hw/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_psreset_gate_pr_dataclk_0/pfm_dynamic_psreset_gate_pr_dataclk_0_board.xdc] for cell 'pfm_top_i/dynamic_region/slr0/expanded_region_resets_slr0/psreset_gate_pr_dataclk/U0'
Finished Parsing XDC File [/home/ziyuanwang/GraphLily/generate_bitstream/build_balance_valtunsigned.2.4/proj/build_dir.hw/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_psreset_gate_pr_dataclk_0/pfm_dynamic_psreset_gate_pr_dataclk_0_board.xdc] for cell 'pfm_top_i/dynamic_region/slr0/expanded_region_resets_slr0/psreset_gate_pr_dataclk/U0'
Parsing XDC File [/home/ziyuanwang/GraphLily/generate_bitstream/build_balance_valtunsigned.2.4/proj/build_dir.hw/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_psreset_gate_pr_dataclk_0/pfm_dynamic_psreset_gate_pr_dataclk_0.xdc] for cell 'pfm_top_i/dynamic_region/slr0/expanded_region_resets_slr0/psreset_gate_pr_dataclk/U0'
Finished Parsing XDC File [/home/ziyuanwang/GraphLily/generate_bitstream/build_balance_valtunsigned.2.4/proj/build_dir.hw/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_psreset_gate_pr_dataclk_0/pfm_dynamic_psreset_gate_pr_dataclk_0.xdc] for cell 'pfm_top_i/dynamic_region/slr0/expanded_region_resets_slr0/psreset_gate_pr_dataclk/U0'
Parsing XDC File [/home/ziyuanwang/GraphLily/generate_bitstream/build_balance_valtunsigned.2.4/proj/build_dir.hw/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_psreset_gate_pr_kernel_0/pfm_dynamic_psreset_gate_pr_kernel_0_board.xdc] for cell 'pfm_top_i/dynamic_region/slr0/expanded_region_resets_slr0/psreset_gate_pr_kernel/U0'
Finished Parsing XDC File [/home/ziyuanwang/GraphLily/generate_bitstream/build_balance_valtunsigned.2.4/proj/build_dir.hw/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_psreset_gate_pr_kernel_0/pfm_dynamic_psreset_gate_pr_kernel_0_board.xdc] for cell 'pfm_top_i/dynamic_region/slr0/expanded_region_resets_slr0/psreset_gate_pr_kernel/U0'
Parsing XDC File [/home/ziyuanwang/GraphLily/generate_bitstream/build_balance_valtunsigned.2.4/proj/build_dir.hw/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_psreset_gate_pr_kernel_0/pfm_dynamic_psreset_gate_pr_kernel_0.xdc] for cell 'pfm_top_i/dynamic_region/slr0/expanded_region_resets_slr0/psreset_gate_pr_kernel/U0'
Finished Parsing XDC File [/home/ziyuanwang/GraphLily/generate_bitstream/build_balance_valtunsigned.2.4/proj/build_dir.hw/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_psreset_gate_pr_kernel_0/pfm_dynamic_psreset_gate_pr_kernel_0.xdc] for cell 'pfm_top_i/dynamic_region/slr0/expanded_region_resets_slr0/psreset_gate_pr_kernel/U0'
Parsing XDC File [/home/ziyuanwang/GraphLily/generate_bitstream/build_balance_valtunsigned.2.4/proj/build_dir.hw/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_psreset_gate_pr_kernel2_0/pfm_dynamic_psreset_gate_pr_kernel2_0_board.xdc] for cell 'pfm_top_i/dynamic_region/slr0/expanded_region_resets_slr0/psreset_gate_pr_kernel2/U0'
Finished Parsing XDC File [/home/ziyuanwang/GraphLily/generate_bitstream/build_balance_valtunsigned.2.4/proj/build_dir.hw/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_psreset_gate_pr_kernel2_0/pfm_dynamic_psreset_gate_pr_kernel2_0_board.xdc] for cell 'pfm_top_i/dynamic_region/slr0/expanded_region_resets_slr0/psreset_gate_pr_kernel2/U0'
Parsing XDC File [/home/ziyuanwang/GraphLily/generate_bitstream/build_balance_valtunsigned.2.4/proj/build_dir.hw/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_psreset_gate_pr_kernel2_2/pfm_dynamic_psreset_gate_pr_kernel2_2.xdc] for cell 'pfm_top_i/dynamic_region/slr2/expanded_region_resets_slr2/psreset_gate_pr_kernel2/U0'
Finished Parsing XDC File [/home/ziyuanwang/GraphLily/generate_bitstream/build_balance_valtunsigned.2.4/proj/build_dir.hw/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_psreset_gate_pr_kernel2_2/pfm_dynamic_psreset_gate_pr_kernel2_2.xdc] for cell 'pfm_top_i/dynamic_region/slr2/expanded_region_resets_slr2/psreset_gate_pr_kernel2/U0'
Parsing XDC File [/home/ziyuanwang/GraphLily/generate_bitstream/build_balance_valtunsigned.2.4/proj/build_dir.hw/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_axi_gpio_null_slr0_0/pfm_dynamic_axi_gpio_null_slr0_0_board.xdc] for cell 'pfm_top_i/dynamic_region/slr0/axi_gpio_null_slr0/U0'
Finished Parsing XDC File [/home/ziyuanwang/GraphLily/generate_bitstream/build_balance_valtunsigned.2.4/proj/build_dir.hw/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_axi_gpio_null_slr0_0/pfm_dynamic_axi_gpio_null_slr0_0_board.xdc] for cell 'pfm_top_i/dynamic_region/slr0/axi_gpio_null_slr0/U0'
Parsing XDC File [/home/ziyuanwang/GraphLily/generate_bitstream/build_balance_valtunsigned.2.4/proj/build_dir.hw/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_axi_gpio_null_slr0_0/pfm_dynamic_axi_gpio_null_slr0_0.xdc] for cell 'pfm_top_i/dynamic_region/slr0/axi_gpio_null_slr0/U0'
Finished Parsing XDC File [/home/ziyuanwang/GraphLily/generate_bitstream/build_balance_valtunsigned.2.4/proj/build_dir.hw/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_axi_gpio_null_slr0_0/pfm_dynamic_axi_gpio_null_slr0_0.xdc] for cell 'pfm_top_i/dynamic_region/slr0/axi_gpio_null_slr0/U0'
Parsing XDC File [/home/ziyuanwang/GraphLily/generate_bitstream/build_balance_valtunsigned.2.4/proj/build_dir.hw/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_psreset_gate_pr_control_1/pfm_dynamic_psreset_gate_pr_control_1_board.xdc] for cell 'pfm_top_i/dynamic_region/slr1/expanded_region_resets_slr1/psreset_gate_pr_control/U0'
Finished Parsing XDC File [/home/ziyuanwang/GraphLily/generate_bitstream/build_balance_valtunsigned.2.4/proj/build_dir.hw/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_psreset_gate_pr_control_1/pfm_dynamic_psreset_gate_pr_control_1_board.xdc] for cell 'pfm_top_i/dynamic_region/slr1/expanded_region_resets_slr1/psreset_gate_pr_control/U0'
Parsing XDC File [/home/ziyuanwang/GraphLily/generate_bitstream/build_balance_valtunsigned.2.4/proj/build_dir.hw/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_psreset_gate_pr_control_1/pfm_dynamic_psreset_gate_pr_control_1.xdc] for cell 'pfm_top_i/dynamic_region/slr1/expanded_region_resets_slr1/psreset_gate_pr_control/U0'
Finished Parsing XDC File [/home/ziyuanwang/GraphLily/generate_bitstream/build_balance_valtunsigned.2.4/proj/build_dir.hw/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_psreset_gate_pr_control_1/pfm_dynamic_psreset_gate_pr_control_1.xdc] for cell 'pfm_top_i/dynamic_region/slr1/expanded_region_resets_slr1/psreset_gate_pr_control/U0'
Parsing XDC File [/home/ziyuanwang/GraphLily/generate_bitstream/build_balance_valtunsigned.2.4/proj/build_dir.hw/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_psreset_gate_pr_data_1/pfm_dynamic_psreset_gate_pr_data_1_board.xdc] for cell 'pfm_top_i/dynamic_region/slr1/expanded_region_resets_slr1/psreset_gate_pr_data/U0'
Finished Parsing XDC File [/home/ziyuanwang/GraphLily/generate_bitstream/build_balance_valtunsigned.2.4/proj/build_dir.hw/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_psreset_gate_pr_data_1/pfm_dynamic_psreset_gate_pr_data_1_board.xdc] for cell 'pfm_top_i/dynamic_region/slr1/expanded_region_resets_slr1/psreset_gate_pr_data/U0'
Parsing XDC File [/home/ziyuanwang/GraphLily/generate_bitstream/build_balance_valtunsigned.2.4/proj/build_dir.hw/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_psreset_gate_pr_data_1/pfm_dynamic_psreset_gate_pr_data_1.xdc] for cell 'pfm_top_i/dynamic_region/slr1/expanded_region_resets_slr1/psreset_gate_pr_data/U0'
Finished Parsing XDC File [/home/ziyuanwang/GraphLily/generate_bitstream/build_balance_valtunsigned.2.4/proj/build_dir.hw/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_psreset_gate_pr_data_1/pfm_dynamic_psreset_gate_pr_data_1.xdc] for cell 'pfm_top_i/dynamic_region/slr1/expanded_region_resets_slr1/psreset_gate_pr_data/U0'
Parsing XDC File [/home/ziyuanwang/GraphLily/generate_bitstream/build_balance_valtunsigned.2.4/proj/build_dir.hw/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_psreset_gate_pr_dataclk_1/pfm_dynamic_psreset_gate_pr_dataclk_1_board.xdc] for cell 'pfm_top_i/dynamic_region/slr1/expanded_region_resets_slr1/psreset_gate_pr_dataclk/U0'
Finished Parsing XDC File [/home/ziyuanwang/GraphLily/generate_bitstream/build_balance_valtunsigned.2.4/proj/build_dir.hw/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_psreset_gate_pr_dataclk_1/pfm_dynamic_psreset_gate_pr_dataclk_1_board.xdc] for cell 'pfm_top_i/dynamic_region/slr1/expanded_region_resets_slr1/psreset_gate_pr_dataclk/U0'
Parsing XDC File [/home/ziyuanwang/GraphLily/generate_bitstream/build_balance_valtunsigned.2.4/proj/build_dir.hw/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_hmss_0_0/bd_3/ip/ip_3/bd_76e2_psr_aclk1_0.xdc] for cell 'pfm_top_i/dynamic_region/hmss_0/inst/path_2/interconnect3_2/inst/clk_map/psr_aclk1/U0'
Finished Parsing XDC File [/home/ziyuanwang/GraphLily/generate_bitstream/build_balance_valtunsigned.2.4/proj/build_dir.hw/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_hmss_0_0/bd_3/ip/ip_3/bd_76e2_psr_aclk1_0.xdc] for cell 'pfm_top_i/dynamic_region/hmss_0/inst/path_2/interconnect3_2/inst/clk_map/psr_aclk1/U0'
Parsing XDC File [/home/ziyuanwang/GraphLily/generate_bitstream/build_balance_valtunsigned.2.4/proj/build_dir.hw/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_hmss_0_0/bd_2/ip/ip_2/bd_b62f_psr_aclk_0.xdc] for cell 'pfm_top_i/dynamic_region/hmss_0/inst/path_1/interconnect2_1/inst/clk_map/psr_aclk/U0'
Finished Parsing XDC File [/home/ziyuanwang/GraphLily/generate_bitstream/build_balance_valtunsigned.2.4/proj/build_dir.hw/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_hmss_0_0/bd_2/ip/ip_2/bd_b62f_psr_aclk_0.xdc] for cell 'pfm_top_i/dynamic_region/hmss_0/inst/path_1/interconnect2_1/inst/clk_map/psr_aclk/U0'
Parsing XDC File [/home/ziyuanwang/GraphLily/generate_bitstream/build_balance_valtunsigned.2.4/proj/build_dir.hw/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_hmss_0_0/bd_2/ip/ip_3/bd_b62f_psr_aclk1_0_board.xdc] for cell 'pfm_top_i/dynamic_region/hmss_0/inst/path_1/interconnect2_1/inst/clk_map/psr_aclk1/U0'
Finished Parsing XDC File [/home/ziyuanwang/GraphLily/generate_bitstream/build_balance_valtunsigned.2.4/proj/build_dir.hw/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_hmss_0_0/bd_2/ip/ip_3/bd_b62f_psr_aclk1_0_board.xdc] for cell 'pfm_top_i/dynamic_region/hmss_0/inst/path_1/interconnect2_1/inst/clk_map/psr_aclk1/U0'
Parsing XDC File [/home/ziyuanwang/GraphLily/generate_bitstream/build_balance_valtunsigned.2.4/proj/build_dir.hw/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_hmss_0_0/bd_2/ip/ip_3/bd_b62f_psr_aclk1_0.xdc] for cell 'pfm_top_i/dynamic_region/hmss_0/inst/path_1/interconnect2_1/inst/clk_map/psr_aclk1/U0'
Finished Parsing XDC File [/home/ziyuanwang/GraphLily/generate_bitstream/build_balance_valtunsigned.2.4/proj/build_dir.hw/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_hmss_0_0/bd_2/ip/ip_3/bd_b62f_psr_aclk1_0.xdc] for cell 'pfm_top_i/dynamic_region/hmss_0/inst/path_1/interconnect2_1/inst/clk_map/psr_aclk1/U0'
Parsing XDC File [/home/ziyuanwang/GraphLily/generate_bitstream/build_balance_valtunsigned.2.4/proj/build_dir.hw/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_hmss_0_0/bd_3/ip/ip_1/bd_76e2_psr0_0_board.xdc] for cell 'pfm_top_i/dynamic_region/hmss_0/inst/path_2/interconnect3_2/inst/clk_map/psr0/U0'
Finished Parsing XDC File [/home/ziyuanwang/GraphLily/generate_bitstream/build_balance_valtunsigned.2.4/proj/build_dir.hw/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_hmss_0_0/bd_3/ip/ip_1/bd_76e2_psr0_0_board.xdc] for cell 'pfm_top_i/dynamic_region/hmss_0/inst/path_2/interconnect3_2/inst/clk_map/psr0/U0'
Parsing XDC File [/home/ziyuanwang/GraphLily/generate_bitstream/build_balance_valtunsigned.2.4/proj/build_dir.hw/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_hmss_0_0/bd_3/ip/ip_1/bd_76e2_psr0_0.xdc] for cell 'pfm_top_i/dynamic_region/hmss_0/inst/path_2/interconnect3_2/inst/clk_map/psr0/U0'
Finished Parsing XDC File [/home/ziyuanwang/GraphLily/generate_bitstream/build_balance_valtunsigned.2.4/proj/build_dir.hw/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_hmss_0_0/bd_3/ip/ip_1/bd_76e2_psr0_0.xdc] for cell 'pfm_top_i/dynamic_region/hmss_0/inst/path_2/interconnect3_2/inst/clk_map/psr0/U0'
Parsing XDC File [/home/ziyuanwang/GraphLily/generate_bitstream/build_balance_valtunsigned.2.4/proj/build_dir.hw/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_hmss_0_0/bd_3/ip/ip_2/bd_76e2_psr_aclk_0_board.xdc] for cell 'pfm_top_i/dynamic_region/hmss_0/inst/path_2/interconnect3_2/inst/clk_map/psr_aclk/U0'
Finished Parsing XDC File [/home/ziyuanwang/GraphLily/generate_bitstream/build_balance_valtunsigned.2.4/proj/build_dir.hw/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_hmss_0_0/bd_3/ip/ip_2/bd_76e2_psr_aclk_0_board.xdc] for cell 'pfm_top_i/dynamic_region/hmss_0/inst/path_2/interconnect3_2/inst/clk_map/psr_aclk/U0'
Parsing XDC File [/home/ziyuanwang/GraphLily/generate_bitstream/build_balance_valtunsigned.2.4/proj/build_dir.hw/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_hmss_0_0/bd_3/ip/ip_2/bd_76e2_psr_aclk_0.xdc] for cell 'pfm_top_i/dynamic_region/hmss_0/inst/path_2/interconnect3_2/inst/clk_map/psr_aclk/U0'
Finished Parsing XDC File [/home/ziyuanwang/GraphLily/generate_bitstream/build_balance_valtunsigned.2.4/proj/build_dir.hw/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_hmss_0_0/bd_3/ip/ip_2/bd_76e2_psr_aclk_0.xdc] for cell 'pfm_top_i/dynamic_region/hmss_0/inst/path_2/interconnect3_2/inst/clk_map/psr_aclk/U0'
Parsing XDC File [/home/ziyuanwang/GraphLily/generate_bitstream/build_balance_valtunsigned.2.4/proj/build_dir.hw/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_hmss_0_0/bd_3/ip/ip_3/bd_76e2_psr_aclk1_0_board.xdc] for cell 'pfm_top_i/dynamic_region/hmss_0/inst/path_2/interconnect3_2/inst/clk_map/psr_aclk1/U0'
Finished Parsing XDC File [/home/ziyuanwang/GraphLily/generate_bitstream/build_balance_valtunsigned.2.4/proj/build_dir.hw/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_hmss_0_0/bd_3/ip/ip_3/bd_76e2_psr_aclk1_0_board.xdc] for cell 'pfm_top_i/dynamic_region/hmss_0/inst/path_2/interconnect3_2/inst/clk_map/psr_aclk1/U0'
Parsing XDC File [/home/ziyuanwang/GraphLily/generate_bitstream/build_balance_valtunsigned.2.4/proj/build_dir.hw/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_hmss_0_0/bd_2/ip/ip_2/bd_b62f_psr_aclk_0_board.xdc] for cell 'pfm_top_i/dynamic_region/hmss_0/inst/path_1/interconnect2_1/inst/clk_map/psr_aclk/U0'
Finished Parsing XDC File [/home/ziyuanwang/GraphLily/generate_bitstream/build_balance_valtunsigned.2.4/proj/build_dir.hw/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_hmss_0_0/bd_2/ip/ip_2/bd_b62f_psr_aclk_0_board.xdc] for cell 'pfm_top_i/dynamic_region/hmss_0/inst/path_1/interconnect2_1/inst/clk_map/psr_aclk/U0'
Parsing XDC File [/home/ziyuanwang/GraphLily/generate_bitstream/build_balance_valtunsigned.2.4/proj/build_dir.hw/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_hmss_0_0/bd_4/ip/ip_1/bd_7606_psr0_0_board.xdc] for cell 'pfm_top_i/dynamic_region/hmss_0/inst/path_3/interconnect4_3/inst/clk_map/psr0/U0'
Finished Parsing XDC File [/home/ziyuanwang/GraphLily/generate_bitstream/build_balance_valtunsigned.2.4/proj/build_dir.hw/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_hmss_0_0/bd_4/ip/ip_1/bd_7606_psr0_0_board.xdc] for cell 'pfm_top_i/dynamic_region/hmss_0/inst/path_3/interconnect4_3/inst/clk_map/psr0/U0'
Parsing XDC File [/home/ziyuanwang/GraphLily/generate_bitstream/build_balance_valtunsigned.2.4/proj/build_dir.hw/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_hmss_0_0/bd_4/ip/ip_1/bd_7606_psr0_0.xdc] for cell 'pfm_top_i/dynamic_region/hmss_0/inst/path_3/interconnect4_3/inst/clk_map/psr0/U0'
Finished Parsing XDC File [/home/ziyuanwang/GraphLily/generate_bitstream/build_balance_valtunsigned.2.4/proj/build_dir.hw/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_hmss_0_0/bd_4/ip/ip_1/bd_7606_psr0_0.xdc] for cell 'pfm_top_i/dynamic_region/hmss_0/inst/path_3/interconnect4_3/inst/clk_map/psr0/U0'
Parsing XDC File [/home/ziyuanwang/GraphLily/generate_bitstream/build_balance_valtunsigned.2.4/proj/build_dir.hw/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_hmss_0_0/bd_4/ip/ip_2/bd_7606_psr_aclk_0_board.xdc] for cell 'pfm_top_i/dynamic_region/hmss_0/inst/path_3/interconnect4_3/inst/clk_map/psr_aclk/U0'
Finished Parsing XDC File [/home/ziyuanwang/GraphLily/generate_bitstream/build_balance_valtunsigned.2.4/proj/build_dir.hw/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_hmss_0_0/bd_4/ip/ip_2/bd_7606_psr_aclk_0_board.xdc] for cell 'pfm_top_i/dynamic_region/hmss_0/inst/path_3/interconnect4_3/inst/clk_map/psr_aclk/U0'
Parsing XDC File [/home/ziyuanwang/GraphLily/generate_bitstream/build_balance_valtunsigned.2.4/proj/build_dir.hw/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_hmss_0_0/bd_4/ip/ip_2/bd_7606_psr_aclk_0.xdc] for cell 'pfm_top_i/dynamic_region/hmss_0/inst/path_3/interconnect4_3/inst/clk_map/psr_aclk/U0'
Finished Parsing XDC File [/home/ziyuanwang/GraphLily/generate_bitstream/build_balance_valtunsigned.2.4/proj/build_dir.hw/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_hmss_0_0/bd_4/ip/ip_2/bd_7606_psr_aclk_0.xdc] for cell 'pfm_top_i/dynamic_region/hmss_0/inst/path_3/interconnect4_3/inst/clk_map/psr_aclk/U0'
Parsing XDC File [/home/ziyuanwang/GraphLily/generate_bitstream/build_balance_valtunsigned.2.4/proj/build_dir.hw/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_hmss_0_0/bd_4/ip/ip_3/bd_7606_psr_aclk1_0_board.xdc] for cell 'pfm_top_i/dynamic_region/hmss_0/inst/path_3/interconnect4_3/inst/clk_map/psr_aclk1/U0'
Finished Parsing XDC File [/home/ziyuanwang/GraphLily/generate_bitstream/build_balance_valtunsigned.2.4/proj/build_dir.hw/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_hmss_0_0/bd_4/ip/ip_3/bd_7606_psr_aclk1_0_board.xdc] for cell 'pfm_top_i/dynamic_region/hmss_0/inst/path_3/interconnect4_3/inst/clk_map/psr_aclk1/U0'
Parsing XDC File [/home/ziyuanwang/GraphLily/generate_bitstream/build_balance_valtunsigned.2.4/proj/build_dir.hw/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_hmss_0_0/bd_4/ip/ip_3/bd_7606_psr_aclk1_0.xdc] for cell 'pfm_top_i/dynamic_region/hmss_0/inst/path_3/interconnect4_3/inst/clk_map/psr_aclk1/U0'
Finished Parsing XDC File [/home/ziyuanwang/GraphLily/generate_bitstream/build_balance_valtunsigned.2.4/proj/build_dir.hw/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_hmss_0_0/bd_4/ip/ip_3/bd_7606_psr_aclk1_0.xdc] for cell 'pfm_top_i/dynamic_region/hmss_0/inst/path_3/interconnect4_3/inst/clk_map/psr_aclk1/U0'
Parsing XDC File [/home/ziyuanwang/GraphLily/generate_bitstream/build_balance_valtunsigned.2.4/proj/build_dir.hw/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_hmss_0_0/bd_5/ip/ip_1/bd_930b_psr0_0_board.xdc] for cell 'pfm_top_i/dynamic_region/hmss_0/inst/path_16/interconnect5_16/inst/clk_map/psr0/U0'
Finished Parsing XDC File [/home/ziyuanwang/GraphLily/generate_bitstream/build_balance_valtunsigned.2.4/proj/build_dir.hw/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_hmss_0_0/bd_5/ip/ip_1/bd_930b_psr0_0_board.xdc] for cell 'pfm_top_i/dynamic_region/hmss_0/inst/path_16/interconnect5_16/inst/clk_map/psr0/U0'
Parsing XDC File [/home/ziyuanwang/GraphLily/generate_bitstream/build_balance_valtunsigned.2.4/proj/build_dir.hw/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_hmss_0_0/bd_5/ip/ip_1/bd_930b_psr0_0.xdc] for cell 'pfm_top_i/dynamic_region/hmss_0/inst/path_16/interconnect5_16/inst/clk_map/psr0/U0'
Finished Parsing XDC File [/home/ziyuanwang/GraphLily/generate_bitstream/build_balance_valtunsigned.2.4/proj/build_dir.hw/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_hmss_0_0/bd_5/ip/ip_1/bd_930b_psr0_0.xdc] for cell 'pfm_top_i/dynamic_region/hmss_0/inst/path_16/interconnect5_16/inst/clk_map/psr0/U0'
Parsing XDC File [/home/ziyuanwang/GraphLily/generate_bitstream/build_balance_valtunsigned.2.4/proj/build_dir.hw/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_hmss_0_0/bd_1/ip/ip_1/bd_763a_psr0_0_board.xdc] for cell 'pfm_top_i/dynamic_region/hmss_0/inst/path_0/interconnect1_0/inst/clk_map/psr0/U0'
Finished Parsing XDC File [/home/ziyuanwang/GraphLily/generate_bitstream/build_balance_valtunsigned.2.4/proj/build_dir.hw/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_hmss_0_0/bd_1/ip/ip_1/bd_763a_psr0_0_board.xdc] for cell 'pfm_top_i/dynamic_region/hmss_0/inst/path_0/interconnect1_0/inst/clk_map/psr0/U0'
Parsing XDC File [/home/ziyuanwang/GraphLily/generate_bitstream/build_balance_valtunsigned.2.4/proj/build_dir.hw/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_axi_gpio_null_slr2_0/pfm_dynamic_axi_gpio_null_slr2_0_board.xdc] for cell 'pfm_top_i/dynamic_region/slr2/axi_gpio_null_slr2/U0'
Finished Parsing XDC File [/home/ziyuanwang/GraphLily/generate_bitstream/build_balance_valtunsigned.2.4/proj/build_dir.hw/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_axi_gpio_null_slr2_0/pfm_dynamic_axi_gpio_null_slr2_0_board.xdc] for cell 'pfm_top_i/dynamic_region/slr2/axi_gpio_null_slr2/U0'
Parsing XDC File [/home/ziyuanwang/GraphLily/generate_bitstream/build_balance_valtunsigned.2.4/proj/build_dir.hw/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_axi_gpio_null_slr2_0/pfm_dynamic_axi_gpio_null_slr2_0.xdc] for cell 'pfm_top_i/dynamic_region/slr2/axi_gpio_null_slr2/U0'
Finished Parsing XDC File [/home/ziyuanwang/GraphLily/generate_bitstream/build_balance_valtunsigned.2.4/proj/build_dir.hw/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_axi_gpio_null_slr2_0/pfm_dynamic_axi_gpio_null_slr2_0.xdc] for cell 'pfm_top_i/dynamic_region/slr2/axi_gpio_null_slr2/U0'
Parsing XDC File [/home/ziyuanwang/GraphLily/generate_bitstream/build_balance_valtunsigned.2.4/proj/build_dir.hw/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_hmss_0_0/bd_0/ip/ip_0/hdl/par/hbm_ip.xdc] for cell 'pfm_top_i/dynamic_region/hmss_0/inst/hbm_inst/inst'
Finished Parsing XDC File [/home/ziyuanwang/GraphLily/generate_bitstream/build_balance_valtunsigned.2.4/proj/build_dir.hw/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_hmss_0_0/bd_0/ip/ip_0/hdl/par/hbm_ip.xdc] for cell 'pfm_top_i/dynamic_region/hmss_0/inst/hbm_inst/inst'
Parsing XDC File [/home/ziyuanwang/GraphLily/generate_bitstream/build_balance_valtunsigned.2.4/proj/build_dir.hw/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_hmss_0_0/bd_0/ip/ip_1/bd_5dca_hbm_reset_sync_SLR0_0_board.xdc] for cell 'pfm_top_i/dynamic_region/hmss_0/inst/hbm_reset_sync_SLR0/U0'
Finished Parsing XDC File [/home/ziyuanwang/GraphLily/generate_bitstream/build_balance_valtunsigned.2.4/proj/build_dir.hw/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_hmss_0_0/bd_0/ip/ip_1/bd_5dca_hbm_reset_sync_SLR0_0_board.xdc] for cell 'pfm_top_i/dynamic_region/hmss_0/inst/hbm_reset_sync_SLR0/U0'
Parsing XDC File [/home/ziyuanwang/GraphLily/generate_bitstream/build_balance_valtunsigned.2.4/proj/build_dir.hw/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_hmss_0_0/bd_0/ip/ip_1/bd_5dca_hbm_reset_sync_SLR0_0.xdc] for cell 'pfm_top_i/dynamic_region/hmss_0/inst/hbm_reset_sync_SLR0/U0'
Finished Parsing XDC File [/home/ziyuanwang/GraphLily/generate_bitstream/build_balance_valtunsigned.2.4/proj/build_dir.hw/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_hmss_0_0/bd_0/ip/ip_1/bd_5dca_hbm_reset_sync_SLR0_0.xdc] for cell 'pfm_top_i/dynamic_region/hmss_0/inst/hbm_reset_sync_SLR0/U0'
Parsing XDC File [/home/ziyuanwang/GraphLily/generate_bitstream/build_balance_valtunsigned.2.4/proj/build_dir.hw/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_hmss_0_0/bd_0/ip/ip_2/bd_5dca_hbm_reset_sync_SLR2_0_board.xdc] for cell 'pfm_top_i/dynamic_region/hmss_0/inst/hbm_reset_sync_SLR2/U0'
Finished Parsing XDC File [/home/ziyuanwang/GraphLily/generate_bitstream/build_balance_valtunsigned.2.4/proj/build_dir.hw/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_hmss_0_0/bd_0/ip/ip_2/bd_5dca_hbm_reset_sync_SLR2_0_board.xdc] for cell 'pfm_top_i/dynamic_region/hmss_0/inst/hbm_reset_sync_SLR2/U0'
Parsing XDC File [/home/ziyuanwang/GraphLily/generate_bitstream/build_balance_valtunsigned.2.4/proj/build_dir.hw/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_hmss_0_0/bd_0/ip/ip_2/bd_5dca_hbm_reset_sync_SLR2_0.xdc] for cell 'pfm_top_i/dynamic_region/hmss_0/inst/hbm_reset_sync_SLR2/U0'
Finished Parsing XDC File [/home/ziyuanwang/GraphLily/generate_bitstream/build_balance_valtunsigned.2.4/proj/build_dir.hw/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_hmss_0_0/bd_0/ip/ip_2/bd_5dca_hbm_reset_sync_SLR2_0.xdc] for cell 'pfm_top_i/dynamic_region/hmss_0/inst/hbm_reset_sync_SLR2/U0'
Parsing XDC File [/home/ziyuanwang/GraphLily/generate_bitstream/build_balance_valtunsigned.2.4/proj/build_dir.hw/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_psreset_gate_pr_control_0/pfm_dynamic_psreset_gate_pr_control_0_board.xdc] for cell 'pfm_top_i/dynamic_region/slr0/expanded_region_resets_slr0/psreset_gate_pr_control/U0'
Finished Parsing XDC File [/home/ziyuanwang/GraphLily/generate_bitstream/build_balance_valtunsigned.2.4/proj/build_dir.hw/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_psreset_gate_pr_control_0/pfm_dynamic_psreset_gate_pr_control_0_board.xdc] for cell 'pfm_top_i/dynamic_region/slr0/expanded_region_resets_slr0/psreset_gate_pr_control/U0'
Parsing XDC File [/home/ziyuanwang/GraphLily/generate_bitstream/build_balance_valtunsigned.2.4/proj/build_dir.hw/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_hmss_0_0/bd_1/ip/ip_1/bd_763a_psr0_0.xdc] for cell 'pfm_top_i/dynamic_region/hmss_0/inst/path_0/interconnect1_0/inst/clk_map/psr0/U0'
Finished Parsing XDC File [/home/ziyuanwang/GraphLily/generate_bitstream/build_balance_valtunsigned.2.4/proj/build_dir.hw/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_hmss_0_0/bd_1/ip/ip_1/bd_763a_psr0_0.xdc] for cell 'pfm_top_i/dynamic_region/hmss_0/inst/path_0/interconnect1_0/inst/clk_map/psr0/U0'
Parsing XDC File [/home/ziyuanwang/GraphLily/generate_bitstream/build_balance_valtunsigned.2.4/proj/build_dir.hw/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_hmss_0_0/bd_1/ip/ip_2/bd_763a_psr_aclk_0_board.xdc] for cell 'pfm_top_i/dynamic_region/hmss_0/inst/path_0/interconnect1_0/inst/clk_map/psr_aclk/U0'
Finished Parsing XDC File [/home/ziyuanwang/GraphLily/generate_bitstream/build_balance_valtunsigned.2.4/proj/build_dir.hw/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_hmss_0_0/bd_1/ip/ip_2/bd_763a_psr_aclk_0_board.xdc] for cell 'pfm_top_i/dynamic_region/hmss_0/inst/path_0/interconnect1_0/inst/clk_map/psr_aclk/U0'
Parsing XDC File [/home/ziyuanwang/GraphLily/generate_bitstream/build_balance_valtunsigned.2.4/proj/build_dir.hw/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_hmss_0_0/bd_1/ip/ip_2/bd_763a_psr_aclk_0.xdc] for cell 'pfm_top_i/dynamic_region/hmss_0/inst/path_0/interconnect1_0/inst/clk_map/psr_aclk/U0'
Finished Parsing XDC File [/home/ziyuanwang/GraphLily/generate_bitstream/build_balance_valtunsigned.2.4/proj/build_dir.hw/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_hmss_0_0/bd_1/ip/ip_2/bd_763a_psr_aclk_0.xdc] for cell 'pfm_top_i/dynamic_region/hmss_0/inst/path_0/interconnect1_0/inst/clk_map/psr_aclk/U0'
Parsing XDC File [/home/ziyuanwang/GraphLily/generate_bitstream/build_balance_valtunsigned.2.4/proj/build_dir.hw/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_hmss_0_0/bd_1/ip/ip_3/bd_763a_psr_aclk1_0_board.xdc] for cell 'pfm_top_i/dynamic_region/hmss_0/inst/path_0/interconnect1_0/inst/clk_map/psr_aclk1/U0'
Finished Parsing XDC File [/home/ziyuanwang/GraphLily/generate_bitstream/build_balance_valtunsigned.2.4/proj/build_dir.hw/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_hmss_0_0/bd_1/ip/ip_3/bd_763a_psr_aclk1_0_board.xdc] for cell 'pfm_top_i/dynamic_region/hmss_0/inst/path_0/interconnect1_0/inst/clk_map/psr_aclk1/U0'
Parsing XDC File [/home/ziyuanwang/GraphLily/generate_bitstream/build_balance_valtunsigned.2.4/proj/build_dir.hw/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_hmss_0_0/bd_1/ip/ip_3/bd_763a_psr_aclk1_0.xdc] for cell 'pfm_top_i/dynamic_region/hmss_0/inst/path_0/interconnect1_0/inst/clk_map/psr_aclk1/U0'
Finished Parsing XDC File [/home/ziyuanwang/GraphLily/generate_bitstream/build_balance_valtunsigned.2.4/proj/build_dir.hw/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_hmss_0_0/bd_1/ip/ip_3/bd_763a_psr_aclk1_0.xdc] for cell 'pfm_top_i/dynamic_region/hmss_0/inst/path_0/interconnect1_0/inst/clk_map/psr_aclk1/U0'
Parsing XDC File [/home/ziyuanwang/GraphLily/generate_bitstream/build_balance_valtunsigned.2.4/proj/build_dir.hw/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_hmss_0_0/bd_2/ip/ip_1/bd_b62f_psr0_0_board.xdc] for cell 'pfm_top_i/dynamic_region/hmss_0/inst/path_1/interconnect2_1/inst/clk_map/psr0/U0'
Finished Parsing XDC File [/home/ziyuanwang/GraphLily/generate_bitstream/build_balance_valtunsigned.2.4/proj/build_dir.hw/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_hmss_0_0/bd_2/ip/ip_1/bd_b62f_psr0_0_board.xdc] for cell 'pfm_top_i/dynamic_region/hmss_0/inst/path_1/interconnect2_1/inst/clk_map/psr0/U0'
Parsing XDC File [/home/ziyuanwang/GraphLily/generate_bitstream/build_balance_valtunsigned.2.4/proj/build_dir.hw/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_hmss_0_0/bd_2/ip/ip_1/bd_b62f_psr0_0.xdc] for cell 'pfm_top_i/dynamic_region/hmss_0/inst/path_1/interconnect2_1/inst/clk_map/psr0/U0'
Finished Parsing XDC File [/home/ziyuanwang/GraphLily/generate_bitstream/build_balance_valtunsigned.2.4/proj/build_dir.hw/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_hmss_0_0/bd_2/ip/ip_1/bd_b62f_psr0_0.xdc] for cell 'pfm_top_i/dynamic_region/hmss_0/inst/path_1/interconnect2_1/inst/clk_map/psr0/U0'
Parsing XDC File [/home/ziyuanwang/GraphLily/generate_bitstream/build_balance_valtunsigned.2.4/proj/build_dir.hw/link/vivado/vpl/.local/hw_platform/xilinx_u280_xdma_201920_3_bb_locked/pfm_top_wrapper_board.xdc]
Finished Parsing XDC File [/home/ziyuanwang/GraphLily/generate_bitstream/build_balance_valtunsigned.2.4/proj/build_dir.hw/link/vivado/vpl/.local/hw_platform/xilinx_u280_xdma_201920_3_bb_locked/pfm_top_wrapper_board.xdc]
Parsing XDC File [/home/ziyuanwang/GraphLily/generate_bitstream/build_balance_valtunsigned.2.4/proj/build_dir.hw/link/vivado/vpl/.local/hw_platform/xilinx_u280_xdma_201920_3_bb_locked/pfm_top_wrapper_early.xdc]
INFO: [Constraints 18-4422] SNAPPING_MODE is set so implementation will use the DERIVED_RANGES which may be different then the GRID_RANGES. [static_impl_early.xdc:183]
INFO: [Constraints 18-4421] A LAGUNA range, without usable sites, was added to DERIVED_RANGES for purposes of keeping the Programmable Unit together within the reconfigurable pblock. [static_impl_early.xdc:183]
WARNING: [Vivado 12-4775] These ranges will be aligned to a tile boundary: IOB_X0Y183:IOB_X0Y207 [static_impl_early.xdc:183]
resize_pblock: Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 7215.047 ; gain = 101.523 ; free physical = 22604 ; free virtual = 462601
WARNING: [Vivado 12-4417] Setting CLOCK_DELAY_GROUP on net 'pfm_top_i/static_region/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pfm_top_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.pfm_top_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[24].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/txoutclk_out[0]' which is not driven by a global clock buffer. The resulting constraint will not have the desired effect. [ip_pcie4_uscale_plus_x1y0.xdc:220]
WARNING: [Vivado 12-4417] Setting CLOCK_DELAY_GROUP on net 'pfm_top_i/static_region/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pfm_top_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.pfm_top_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[24].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/txoutclk_out[1]' which is not driven by a global clock buffer. The resulting constraint will not have the desired effect. [ip_pcie4_uscale_plus_x1y0.xdc:220]
WARNING: [Vivado 12-4417] Setting CLOCK_DELAY_GROUP on net 'pfm_top_i/static_region/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pfm_top_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.pfm_top_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[24].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/txoutclk_out[2]' which is not driven by a global clock buffer. The resulting constraint will not have the desired effect. [ip_pcie4_uscale_plus_x1y0.xdc:220]
WARNING: [Vivado 12-4417] Setting CLOCK_DELAY_GROUP on net 'pfm_top_i/static_region/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pfm_top_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.pfm_top_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[24].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/txoutclk_out[3]' which is not driven by a global clock buffer. The resulting constraint will not have the desired effect. [ip_pcie4_uscale_plus_x1y0.xdc:220]
WARNING: [Vivado 12-4417] Setting CLOCK_DELAY_GROUP on net 'pfm_top_i/static_region/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pfm_top_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.pfm_top_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[25].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/txoutclk_out[0]' which is not driven by a global clock buffer. The resulting constraint will not have the desired effect. [ip_pcie4_uscale_plus_x1y0.xdc:220]
WARNING: [Vivado 12-4417] Setting CLOCK_DELAY_GROUP on net 'pfm_top_i/static_region/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pfm_top_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.pfm_top_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[25].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/txoutclk_out[1]' which is not driven by a global clock buffer. The resulting constraint will not have the desired effect. [ip_pcie4_uscale_plus_x1y0.xdc:220]
WARNING: [Vivado 12-4417] Setting CLOCK_DELAY_GROUP on net 'pfm_top_i/static_region/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pfm_top_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.pfm_top_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[25].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/txoutclk_out[2]' which is not driven by a global clock buffer. The resulting constraint will not have the desired effect. [ip_pcie4_uscale_plus_x1y0.xdc:220]
WARNING: [Vivado 12-4417] Setting CLOCK_DELAY_GROUP on net 'pfm_top_i/static_region/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pfm_top_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.pfm_top_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[25].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/txoutclk_out[3]' which is not driven by a global clock buffer. The resulting constraint will not have the desired effect. [ip_pcie4_uscale_plus_x1y0.xdc:220]
WARNING: [Vivado 12-4417] Setting CLOCK_DELAY_GROUP on net 'pfm_top_i/static_region/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pfm_top_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.pfm_top_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[26].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/txoutclk_out[0]' which is not driven by a global clock buffer. The resulting constraint will not have the desired effect. [ip_pcie4_uscale_plus_x1y0.xdc:220]
WARNING: [Vivado 12-4417] Setting CLOCK_DELAY_GROUP on net 'pfm_top_i/static_region/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pfm_top_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.pfm_top_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[26].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/txoutclk_out[1]' which is not driven by a global clock buffer. The resulting constraint will not have the desired effect. [ip_pcie4_uscale_plus_x1y0.xdc:220]
WARNING: [Vivado 12-4417] Setting CLOCK_DELAY_GROUP on net 'pfm_top_i/static_region/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pfm_top_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.pfm_top_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[26].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/txoutclk_out[2]' which is not driven by a global clock buffer. The resulting constraint will not have the desired effect. [ip_pcie4_uscale_plus_x1y0.xdc:220]
WARNING: [Vivado 12-4417] Setting CLOCK_DELAY_GROUP on net 'pfm_top_i/static_region/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pfm_top_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.pfm_top_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[26].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/txoutclk_out[3]' which is not driven by a global clock buffer. The resulting constraint will not have the desired effect. [ip_pcie4_uscale_plus_x1y0.xdc:220]
WARNING: [Vivado 12-4417] Setting CLOCK_DELAY_GROUP on net 'pfm_top_i/static_region/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pfm_top_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.pfm_top_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[27].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/txoutclk_out[0]' which is not driven by a global clock buffer. The resulting constraint will not have the desired effect. [ip_pcie4_uscale_plus_x1y0.xdc:220]
WARNING: [Vivado 12-4417] Setting CLOCK_DELAY_GROUP on net 'pfm_top_i/static_region/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pfm_top_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.pfm_top_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[27].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/txoutclk_out[1]' which is not driven by a global clock buffer. The resulting constraint will not have the desired effect. [ip_pcie4_uscale_plus_x1y0.xdc:220]
WARNING: [Vivado 12-4417] Setting CLOCK_DELAY_GROUP on net 'pfm_top_i/static_region/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pfm_top_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.pfm_top_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[27].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/txoutclk_out[2]' which is not driven by a global clock buffer. The resulting constraint will not have the desired effect. [ip_pcie4_uscale_plus_x1y0.xdc:220]
WARNING: [Vivado 12-4417] Setting CLOCK_DELAY_GROUP on net 'pfm_top_i/static_region/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pfm_top_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.pfm_top_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[27].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/txoutclk_out[3]' which is not driven by a global clock buffer. The resulting constraint will not have the desired effect. [ip_pcie4_uscale_plus_x1y0.xdc:220]
CRITICAL WARNING: [Coretcl 2-64] Interface 'interface_bd_d216_ddr4_mem00_0' already exists. [bd_d216_ddr4_mem00_0.xdc:362]
WARNING: [Constraints 18-619] A clock with name 'c0_sys_clk_p' already exists, overwriting the previous clock with the same name. [static_impl_early.xdc:98]
INFO: [Timing 38-35] Done setting XDC timing constraints. [pfm_top_clkwiz_hbm_aclk_0.xdc:57]
INFO: [Timing 38-2] Deriving generated clocks [pfm_top_clkwiz_hbm_aclk_0.xdc:57]
get_clocks: Time (s): cpu = 00:02:30 ; elapsed = 00:01:13 . Memory (MB): peak = 8945.125 ; gain = 1593.102 ; free physical = 20977 ; free virtual = 460974
INFO: [Timing 38-2] Deriving generated clocks [pfm_top_clkwiz_kernel_0.xdc:57]
get_clocks: Time (s): cpu = 00:00:23 ; elapsed = 00:00:10 . Memory (MB): peak = 8961.016 ; gain = 9.000 ; free physical = 20966 ; free virtual = 460963
INFO: [Timing 38-2] Deriving generated clocks [pfm_top_clkwiz_kernel2_0.xdc:57]
get_clocks: Time (s): cpu = 00:00:21 ; elapsed = 00:00:10 . Memory (MB): peak = 8961.016 ; gain = 0.000 ; free physical = 20944 ; free virtual = 460941
INFO: [Timing 38-2] Deriving generated clocks [pfm_top_clkwiz_pcie_0.xdc:57]
get_clocks: Time (s): cpu = 00:00:26 ; elapsed = 00:00:13 . Memory (MB): peak = 9001.016 ; gain = 40.000 ; free physical = 20920 ; free virtual = 460917
INFO: [Timing 38-2] Deriving generated clocks [pfm_top_clkwiz_scheduler_0.xdc:57]
get_clocks: Time (s): cpu = 00:00:29 ; elapsed = 00:00:14 . Memory (MB): peak = 9005.016 ; gain = 4.000 ; free physical = 20927 ; free virtual = 460924
INFO: [Timing 38-2] Deriving generated clocks [pfm_top_clkwiz_sysclks_0.xdc:57]
get_clocks: Time (s): cpu = 00:00:31 ; elapsed = 00:00:15 . Memory (MB): peak = 9009.016 ; gain = 4.000 ; free physical = 20938 ; free virtual = 460935
WARNING: [Constraints 18-633] Creating clock pfm_top_i/static_region/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pfm_top_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.pfm_top_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[24].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK with 16 sources. [ip_pcie4_uscale_plus_x1y0.xdc:113]
WARNING: [Constraints 18-619] A clock with name 'c0_sys_clk_p' already exists, overwriting the previous clock with the same name. [bd_d216_ddr4_mem00_0.xdc:7]
WARNING: [Constraints 18-619] A clock with name 'c1_sys_clk_p' already exists, overwriting the previous clock with the same name. [bd_d216_ddr4_mem01_0.xdc:7]
INFO: [Timing 38-2] Deriving generated clocks
get_clocks: Time (s): cpu = 00:00:46 ; elapsed = 00:00:26 . Memory (MB): peak = 9055.672 ; gain = 46.656 ; free physical = 20915 ; free virtual = 460912
WARNING: [Vivado 12-4775] These ranges will be aligned to a tile boundary: IOB_X0Y182:IOB_X0Y182
get_clocks: Time (s): cpu = 00:00:15 ; elapsed = 00:00:07 . Memory (MB): peak = 9255.562 ; gain = 44.000 ; free physical = 20647 ; free virtual = 460644
get_cells: Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 9263.562 ; gain = 0.000 ; free physical = 20629 ; free virtual = 460626
get_cells: Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 9263.562 ; gain = 0.000 ; free physical = 20638 ; free virtual = 460635
WARNING: [Vivado 12-180] No cells matched 'pfm_top_i/static_region/brd_mgmt_scheduler/board_management/microblaze_board_control/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/MUL_Unit_I/Use_HW_MUL.Using_DSP48_Architectures.Doing_mul64.Virtex_MUL64.dsp_module_I2/Using_DSP48E1.DSP48E1_I1'. [pfm_top_microblaze_board_control_0.xdc:8]
WARNING: [Vivado 12-180] No cells matched 'pfm_top_i/static_region/brd_mgmt_scheduler/board_management/microblaze_board_control/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/MUL_Unit_I/Use_HW_MUL.Using_DSP48_Architectures.Doing_mul64.Virtex_MUL64.dsp_module_I2/Using_DSP48E1.DSP48E1_I1/Using_FPGA.DSP48E1_I1'. [pfm_top_microblaze_board_control_0.xdc:8]
WARNING: [Vivado 12-180] No cells matched 'pfm_top_i/static_region/brd_mgmt_scheduler/board_management/microblaze_board_control/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/MUL_Unit_I/Use_HW_MUL.Using_DSP48_Architectures.Doing_mul64.Virtex_MUL64.dsp_module_I3/Using_DSP48E1.DSP48E1_I1'. [pfm_top_microblaze_board_control_0.xdc:8]
WARNING: [Vivado 12-180] No cells matched 'pfm_top_i/static_region/brd_mgmt_scheduler/board_management/microblaze_board_control/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/MUL_Unit_I/Use_HW_MUL.Using_DSP48_Architectures.Doing_mul64.Virtex_MUL64.dsp_module_I3/Using_DSP48E1.DSP48E1_I1/Using_FPGA.DSP48E1_I1'. [pfm_top_microblaze_board_control_0.xdc:8]
WARNING: [Vivado 12-180] No cells matched 'pfm_top_i/static_region/brd_mgmt_scheduler/board_management/microblaze_board_control/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/MUL_Unit_I/Use_HW_MUL.Using_DSP48_Architectures.Doing_mul64.Virtex_MUL64.dsp_module_I4/Using_DSP48E1.DSP48E1_I1'. [pfm_top_microblaze_board_control_0.xdc:8]
WARNING: [Vivado 12-180] No cells matched 'pfm_top_i/static_region/brd_mgmt_scheduler/board_management/microblaze_board_control/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/MUL_Unit_I/Use_HW_MUL.Using_DSP48_Architectures.Doing_mul64.Virtex_MUL64.dsp_module_I4/Using_DSP48E1.DSP48E1_I1/Using_FPGA.DSP48E1_I1'. [pfm_top_microblaze_board_control_0.xdc:8]
WARNING: [Vivado 12-180] No cells matched 'pfm_top_i/static_region/brd_mgmt_scheduler/board_management/microblaze_board_control/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/MUL_Unit_I/Use_HW_MUL.Using_DSP48_Architectures.dsp_module_I1/Using_DSP48E1.DSP48E1_I1'. [pfm_top_microblaze_board_control_0.xdc:8]
WARNING: [Vivado 12-180] No cells matched 'pfm_top_i/static_region/brd_mgmt_scheduler/board_management/microblaze_board_control/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/MUL_Unit_I/Use_HW_MUL.Using_DSP48_Architectures.dsp_module_I1/Using_DSP48E1.DSP48E1_I1/Using_FPGA.DSP48E1_I1'. [pfm_top_microblaze_board_control_0.xdc:8]
WARNING: [Vivado 12-508] No pins matched 'pfm_top_i/static_region/brd_mgmt_scheduler/board_management/microblaze_board_control/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/MUL_Unit_I/Use_HW_MUL.Using_DSP48_Architectures.Doing_mul64.Virtex_MUL64.dsp_module_I2/Using_DSP48E1.DSP48E1_I1/A[0]'. [pfm_top_microblaze_board_control_0.xdc:8]
WARNING: [Vivado 12-508] No pins matched 'pfm_top_i/static_region/brd_mgmt_scheduler/board_management/microblaze_board_control/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/MUL_Unit_I/Use_HW_MUL.Using_DSP48_Architectures.Doing_mul64.Virtex_MUL64.dsp_module_I2/Using_DSP48E1.DSP48E1_I1/A[10]'. [pfm_top_microblaze_board_control_0.xdc:8]
WARNING: [Vivado 12-508] No pins matched 'pfm_top_i/static_region/brd_mgmt_scheduler/board_management/microblaze_board_control/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/MUL_Unit_I/Use_HW_MUL.Using_DSP48_Architectures.Doing_mul64.Virtex_MUL64.dsp_module_I2/Using_DSP48E1.DSP48E1_I1/A[11]'. [pfm_top_microblaze_board_control_0.xdc:8]
WARNING: [Vivado 12-508] No pins matched 'pfm_top_i/static_region/brd_mgmt_scheduler/board_management/microblaze_board_control/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/MUL_Unit_I/Use_HW_MUL.Using_DSP48_Architectures.Doing_mul64.Virtex_MUL64.dsp_module_I2/Using_DSP48E1.DSP48E1_I1/A[12]'. [pfm_top_microblaze_board_control_0.xdc:8]
WARNING: [Vivado 12-508] No pins matched 'pfm_top_i/static_region/brd_mgmt_scheduler/board_management/microblaze_board_control/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/MUL_Unit_I/Use_HW_MUL.Using_DSP48_Architectures.Doing_mul64.Virtex_MUL64.dsp_module_I2/Using_DSP48E1.DSP48E1_I1/A[13]'. [pfm_top_microblaze_board_control_0.xdc:8]
WARNING: [Vivado 12-508] No pins matched 'pfm_top_i/static_region/brd_mgmt_scheduler/board_management/microblaze_board_control/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/MUL_Unit_I/Use_HW_MUL.Using_DSP48_Architectures.Doing_mul64.Virtex_MUL64.dsp_module_I2/Using_DSP48E1.DSP48E1_I1/A[14]'. [pfm_top_microblaze_board_control_0.xdc:8]
WARNING: [Vivado 12-508] No pins matched 'pfm_top_i/static_region/brd_mgmt_scheduler/board_management/microblaze_board_control/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/MUL_Unit_I/Use_HW_MUL.Using_DSP48_Architectures.Doing_mul64.Virtex_MUL64.dsp_module_I2/Using_DSP48E1.DSP48E1_I1/A[15]'. [pfm_top_microblaze_board_control_0.xdc:8]
WARNING: [Vivado 12-508] No pins matched 'pfm_top_i/static_region/brd_mgmt_scheduler/board_management/microblaze_board_control/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/MUL_Unit_I/Use_HW_MUL.Using_DSP48_Architectures.Doing_mul64.Virtex_MUL64.dsp_module_I2/Using_DSP48E1.DSP48E1_I1/A[1]'. [pfm_top_microblaze_board_control_0.xdc:8]
WARNING: [Vivado 12-508] No pins matched 'pfm_top_i/static_region/brd_mgmt_scheduler/board_management/microblaze_board_control/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/MUL_Unit_I/Use_HW_MUL.Using_DSP48_Architectures.Doing_mul64.Virtex_MUL64.dsp_module_I2/Using_DSP48E1.DSP48E1_I1/A[2]'. [pfm_top_microblaze_board_control_0.xdc:8]
WARNING: [Vivado 12-508] No pins matched 'pfm_top_i/static_region/brd_mgmt_scheduler/board_management/microblaze_board_control/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/MUL_Unit_I/Use_HW_MUL.Using_DSP48_Architectures.Doing_mul64.Virtex_MUL64.dsp_module_I2/Using_DSP48E1.DSP48E1_I1/A[3]'. [pfm_top_microblaze_board_control_0.xdc:8]
WARNING: [Vivado 12-508] No pins matched 'pfm_top_i/static_region/brd_mgmt_scheduler/board_management/microblaze_board_control/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/MUL_Unit_I/Use_HW_MUL.Using_DSP48_Architectures.Doing_mul64.Virtex_MUL64.dsp_module_I2/Using_DSP48E1.DSP48E1_I1/A[4]'. [pfm_top_microblaze_board_control_0.xdc:8]
WARNING: [Vivado 12-508] No pins matched 'pfm_top_i/static_region/brd_mgmt_scheduler/board_management/microblaze_board_control/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/MUL_Unit_I/Use_HW_MUL.Using_DSP48_Architectures.Doing_mul64.Virtex_MUL64.dsp_module_I2/Using_DSP48E1.DSP48E1_I1/A[5]'. [pfm_top_microblaze_board_control_0.xdc:8]
WARNING: [Vivado 12-508] No pins matched 'pfm_top_i/static_region/brd_mgmt_scheduler/board_management/microblaze_board_control/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/MUL_Unit_I/Use_HW_MUL.Using_DSP48_Architectures.Doing_mul64.Virtex_MUL64.dsp_module_I2/Using_DSP48E1.DSP48E1_I1/A[6]'. [pfm_top_microblaze_board_control_0.xdc:8]
WARNING: [Vivado 12-508] No pins matched 'pfm_top_i/static_region/brd_mgmt_scheduler/board_management/microblaze_board_control/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/MUL_Unit_I/Use_HW_MUL.Using_DSP48_Architectures.Doing_mul64.Virtex_MUL64.dsp_module_I2/Using_DSP48E1.DSP48E1_I1/A[7]'. [pfm_top_microblaze_board_control_0.xdc:8]
WARNING: [Vivado 12-508] No pins matched 'pfm_top_i/static_region/brd_mgmt_scheduler/board_management/microblaze_board_control/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/MUL_Unit_I/Use_HW_MUL.Using_DSP48_Architectures.Doing_mul64.Virtex_MUL64.dsp_module_I2/Using_DSP48E1.DSP48E1_I1/A[8]'. [pfm_top_microblaze_board_control_0.xdc:8]
WARNING: [Vivado 12-508] No pins matched 'pfm_top_i/static_region/brd_mgmt_scheduler/board_management/microblaze_board_control/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/MUL_Unit_I/Use_HW_MUL.Using_DSP48_Architectures.Doing_mul64.Virtex_MUL64.dsp_module_I2/Using_DSP48E1.DSP48E1_I1/A[9]'. [pfm_top_microblaze_board_control_0.xdc:8]
WARNING: [Vivado 12-508] No pins matched 'pfm_top_i/static_region/brd_mgmt_scheduler/board_management/microblaze_board_control/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/MUL_Unit_I/Use_HW_MUL.Using_DSP48_Architectures.Doing_mul64.Virtex_MUL64.dsp_module_I2/Using_DSP48E1.DSP48E1_I1/Using_FPGA.DSP48E1_I1/A[0]'. [pfm_top_microblaze_board_control_0.xdc:8]
WARNING: [Vivado 12-508] No pins matched 'pfm_top_i/static_region/brd_mgmt_scheduler/board_management/microblaze_board_control/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/MUL_Unit_I/Use_HW_MUL.Using_DSP48_Architectures.Doing_mul64.Virtex_MUL64.dsp_module_I2/Using_DSP48E1.DSP48E1_I1/Using_FPGA.DSP48E1_I1/A[10]'. [pfm_top_microblaze_board_control_0.xdc:8]
WARNING: [Vivado 12-508] No pins matched 'pfm_top_i/static_region/brd_mgmt_scheduler/board_management/microblaze_board_control/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/MUL_Unit_I/Use_HW_MUL.Using_DSP48_Architectures.Doing_mul64.Virtex_MUL64.dsp_module_I2/Using_DSP48E1.DSP48E1_I1/Using_FPGA.DSP48E1_I1/A[11]'. [pfm_top_microblaze_board_control_0.xdc:8]
WARNING: [Vivado 12-508] No pins matched 'pfm_top_i/static_region/brd_mgmt_scheduler/board_management/microblaze_board_control/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/MUL_Unit_I/Use_HW_MUL.Using_DSP48_Architectures.Doing_mul64.Virtex_MUL64.dsp_module_I2/Using_DSP48E1.DSP48E1_I1/Using_FPGA.DSP48E1_I1/A[12]'. [pfm_top_microblaze_board_control_0.xdc:8]
WARNING: [Vivado 12-508] No pins matched 'pfm_top_i/static_region/brd_mgmt_scheduler/board_management/microblaze_board_control/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/MUL_Unit_I/Use_HW_MUL.Using_DSP48_Architectures.Doing_mul64.Virtex_MUL64.dsp_module_I2/Using_DSP48E1.DSP48E1_I1/Using_FPGA.DSP48E1_I1/A[13]'. [pfm_top_microblaze_board_control_0.xdc:8]
WARNING: [Vivado 12-508] No pins matched 'pfm_top_i/static_region/brd_mgmt_scheduler/board_management/microblaze_board_control/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/MUL_Unit_I/Use_HW_MUL.Using_DSP48_Architectures.Doing_mul64.Virtex_MUL64.dsp_module_I2/Using_DSP48E1.DSP48E1_I1/Using_FPGA.DSP48E1_I1/A[14]'. [pfm_top_microblaze_board_control_0.xdc:8]
WARNING: [Vivado 12-508] No pins matched 'pfm_top_i/static_region/brd_mgmt_scheduler/board_management/microblaze_board_control/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/MUL_Unit_I/Use_HW_MUL.Using_DSP48_Architectures.Doing_mul64.Virtex_MUL64.dsp_module_I2/Using_DSP48E1.DSP48E1_I1/Using_FPGA.DSP48E1_I1/A[15]'. [pfm_top_microblaze_board_control_0.xdc:8]
WARNING: [Vivado 12-508] No pins matched 'pfm_top_i/static_region/brd_mgmt_scheduler/board_management/microblaze_board_control/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/MUL_Unit_I/Use_HW_MUL.Using_DSP48_Architectures.Doing_mul64.Virtex_MUL64.dsp_module_I2/Using_DSP48E1.DSP48E1_I1/Using_FPGA.DSP48E1_I1/A[16]'. [pfm_top_microblaze_board_control_0.xdc:8]
WARNING: [Vivado 12-508] No pins matched 'pfm_top_i/static_region/brd_mgmt_scheduler/board_management/microblaze_board_control/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/MUL_Unit_I/Use_HW_MUL.Using_DSP48_Architectures.Doing_mul64.Virtex_MUL64.dsp_module_I2/Using_DSP48E1.DSP48E1_I1/Using_FPGA.DSP48E1_I1/A[17]'. [pfm_top_microblaze_board_control_0.xdc:8]
WARNING: [Vivado 12-508] No pins matched 'pfm_top_i/static_region/brd_mgmt_scheduler/board_management/microblaze_board_control/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/MUL_Unit_I/Use_HW_MUL.Using_DSP48_Architectures.Doing_mul64.Virtex_MUL64.dsp_module_I2/Using_DSP48E1.DSP48E1_I1/Using_FPGA.DSP48E1_I1/A[18]'. [pfm_top_microblaze_board_control_0.xdc:8]
WARNING: [Vivado 12-508] No pins matched 'pfm_top_i/static_region/brd_mgmt_scheduler/board_management/microblaze_board_control/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/MUL_Unit_I/Use_HW_MUL.Using_DSP48_Architectures.Doing_mul64.Virtex_MUL64.dsp_module_I2/Using_DSP48E1.DSP48E1_I1/Using_FPGA.DSP48E1_I1/A[19]'. [pfm_top_microblaze_board_control_0.xdc:8]
WARNING: [Vivado 12-508] No pins matched 'pfm_top_i/static_region/brd_mgmt_scheduler/board_management/microblaze_board_control/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/MUL_Unit_I/Use_HW_MUL.Using_DSP48_Architectures.Doing_mul64.Virtex_MUL64.dsp_module_I2/Using_DSP48E1.DSP48E1_I1/Using_FPGA.DSP48E1_I1/A[1]'. [pfm_top_microblaze_board_control_0.xdc:8]
WARNING: [Vivado 12-508] No pins matched 'pfm_top_i/static_region/brd_mgmt_scheduler/board_management/microblaze_board_control/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/MUL_Unit_I/Use_HW_MUL.Using_DSP48_Architectures.Doing_mul64.Virtex_MUL64.dsp_module_I2/Using_DSP48E1.DSP48E1_I1/Using_FPGA.DSP48E1_I1/A[20]'. [pfm_top_microblaze_board_control_0.xdc:8]
WARNING: [Vivado 12-508] No pins matched 'pfm_top_i/static_region/brd_mgmt_scheduler/board_management/microblaze_board_control/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/MUL_Unit_I/Use_HW_MUL.Using_DSP48_Architectures.Doing_mul64.Virtex_MUL64.dsp_module_I2/Using_DSP48E1.DSP48E1_I1/Using_FPGA.DSP48E1_I1/A[21]'. [pfm_top_microblaze_board_control_0.xdc:8]
WARNING: [Vivado 12-508] No pins matched 'pfm_top_i/static_region/brd_mgmt_scheduler/board_management/microblaze_board_control/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/MUL_Unit_I/Use_HW_MUL.Using_DSP48_Architectures.Doing_mul64.Virtex_MUL64.dsp_module_I2/Using_DSP48E1.DSP48E1_I1/Using_FPGA.DSP48E1_I1/A[22]'. [pfm_top_microblaze_board_control_0.xdc:8]
WARNING: [Vivado 12-508] No pins matched 'pfm_top_i/static_region/brd_mgmt_scheduler/board_management/microblaze_board_control/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/MUL_Unit_I/Use_HW_MUL.Using_DSP48_Architectures.Doing_mul64.Virtex_MUL64.dsp_module_I2/Using_DSP48E1.DSP48E1_I1/Using_FPGA.DSP48E1_I1/A[23]'. [pfm_top_microblaze_board_control_0.xdc:8]
WARNING: [Vivado 12-508] No pins matched 'pfm_top_i/static_region/brd_mgmt_scheduler/board_management/microblaze_board_control/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/MUL_Unit_I/Use_HW_MUL.Using_DSP48_Architectures.Doing_mul64.Virtex_MUL64.dsp_module_I2/Using_DSP48E1.DSP48E1_I1/Using_FPGA.DSP48E1_I1/A[24]'. [pfm_top_microblaze_board_control_0.xdc:8]
WARNING: [Vivado 12-508] No pins matched 'pfm_top_i/static_region/brd_mgmt_scheduler/board_management/microblaze_board_control/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/MUL_Unit_I/Use_HW_MUL.Using_DSP48_Architectures.Doing_mul64.Virtex_MUL64.dsp_module_I2/Using_DSP48E1.DSP48E1_I1/Using_FPGA.DSP48E1_I1/A[25]'. [pfm_top_microblaze_board_control_0.xdc:8]
WARNING: [Vivado 12-508] No pins matched 'pfm_top_i/static_region/brd_mgmt_scheduler/board_management/microblaze_board_control/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/MUL_Unit_I/Use_HW_MUL.Using_DSP48_Architectures.Doing_mul64.Virtex_MUL64.dsp_module_I2/Using_DSP48E1.DSP48E1_I1/Using_FPGA.DSP48E1_I1/A[26]'. [pfm_top_microblaze_board_control_0.xdc:8]
WARNING: [Vivado 12-508] No pins matched 'pfm_top_i/static_region/brd_mgmt_scheduler/board_management/microblaze_board_control/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/MUL_Unit_I/Use_HW_MUL.Using_DSP48_Architectures.Doing_mul64.Virtex_MUL64.dsp_module_I2/Using_DSP48E1.DSP48E1_I1/Using_FPGA.DSP48E1_I1/A[27]'. [pfm_top_microblaze_board_control_0.xdc:8]
WARNING: [Vivado 12-508] No pins matched 'pfm_top_i/static_region/brd_mgmt_scheduler/board_management/microblaze_board_control/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/MUL_Unit_I/Use_HW_MUL.Using_DSP48_Architectures.Doing_mul64.Virtex_MUL64.dsp_module_I2/Using_DSP48E1.DSP48E1_I1/Using_FPGA.DSP48E1_I1/A[28]'. [pfm_top_microblaze_board_control_0.xdc:8]
WARNING: [Vivado 12-508] No pins matched 'pfm_top_i/static_region/brd_mgmt_scheduler/board_management/microblaze_board_control/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/MUL_Unit_I/Use_HW_MUL.Using_DSP48_Architectures.Doing_mul64.Virtex_MUL64.dsp_module_I2/Using_DSP48E1.DSP48E1_I1/Using_FPGA.DSP48E1_I1/A[29]'. [pfm_top_microblaze_board_control_0.xdc:8]
WARNING: [Vivado 12-508] No pins matched 'pfm_top_i/static_region/brd_mgmt_scheduler/board_management/microblaze_board_control/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/MUL_Unit_I/Use_HW_MUL.Using_DSP48_Architectures.Doing_mul64.Virtex_MUL64.dsp_module_I2/Using_DSP48E1.DSP48E1_I1/Using_FPGA.DSP48E1_I1/A[2]'. [pfm_top_microblaze_board_control_0.xdc:8]
WARNING: [Vivado 12-508] No pins matched 'pfm_top_i/static_region/brd_mgmt_scheduler/board_management/microblaze_board_control/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/MUL_Unit_I/Use_HW_MUL.Using_DSP48_Architectures.Doing_mul64.Virtex_MUL64.dsp_module_I2/Using_DSP48E1.DSP48E1_I1/Using_FPGA.DSP48E1_I1/A[3]'. [pfm_top_microblaze_board_control_0.xdc:8]
WARNING: [Vivado 12-508] No pins matched 'pfm_top_i/static_region/brd_mgmt_scheduler/board_management/microblaze_board_control/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/MUL_Unit_I/Use_HW_MUL.Using_DSP48_Architectures.Doing_mul64.Virtex_MUL64.dsp_module_I2/Using_DSP48E1.DSP48E1_I1/Using_FPGA.DSP48E1_I1/A[4]'. [pfm_top_microblaze_board_control_0.xdc:8]
WARNING: [Vivado 12-508] No pins matched 'pfm_top_i/static_region/brd_mgmt_scheduler/board_management/microblaze_board_control/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/MUL_Unit_I/Use_HW_MUL.Using_DSP48_Architectures.Doing_mul64.Virtex_MUL64.dsp_module_I2/Using_DSP48E1.DSP48E1_I1/Using_FPGA.DSP48E1_I1/A[5]'. [pfm_top_microblaze_board_control_0.xdc:8]
WARNING: [Vivado 12-508] No pins matched 'pfm_top_i/static_region/brd_mgmt_scheduler/board_management/microblaze_board_control/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/MUL_Unit_I/Use_HW_MUL.Using_DSP48_Architectures.Doing_mul64.Virtex_MUL64.dsp_module_I2/Using_DSP48E1.DSP48E1_I1/Using_FPGA.DSP48E1_I1/A[6]'. [pfm_top_microblaze_board_control_0.xdc:8]
WARNING: [Vivado 12-508] No pins matched 'pfm_top_i/static_region/brd_mgmt_scheduler/board_management/microblaze_board_control/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/MUL_Unit_I/Use_HW_MUL.Using_DSP48_Architectures.Doing_mul64.Virtex_MUL64.dsp_module_I2/Using_DSP48E1.DSP48E1_I1/Using_FPGA.DSP48E1_I1/A[7]'. [pfm_top_microblaze_board_control_0.xdc:8]
WARNING: [Vivado 12-508] No pins matched 'pfm_top_i/static_region/brd_mgmt_scheduler/board_management/microblaze_board_control/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/MUL_Unit_I/Use_HW_MUL.Using_DSP48_Architectures.Doing_mul64.Virtex_MUL64.dsp_module_I2/Using_DSP48E1.DSP48E1_I1/Using_FPGA.DSP48E1_I1/A[8]'. [pfm_top_microblaze_board_control_0.xdc:8]
WARNING: [Vivado 12-508] No pins matched 'pfm_top_i/static_region/brd_mgmt_scheduler/board_management/microblaze_board_control/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/MUL_Unit_I/Use_HW_MUL.Using_DSP48_Architectures.Doing_mul64.Virtex_MUL64.dsp_module_I2/Using_DSP48E1.DSP48E1_I1/Using_FPGA.DSP48E1_I1/A[9]'. [pfm_top_microblaze_board_control_0.xdc:8]
WARNING: [Vivado 12-508] No pins matched 'pfm_top_i/static_region/brd_mgmt_scheduler/board_management/microblaze_board_control/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/MUL_Unit_I/Use_HW_MUL.Using_DSP48_Architectures.Doing_mul64.Virtex_MUL64.dsp_module_I3/Using_DSP48E1.DSP48E1_I1/Using_FPGA.DSP48E1_I1/A[0]'. [pfm_top_microblaze_board_control_0.xdc:8]
WARNING: [Vivado 12-508] No pins matched 'pfm_top_i/static_region/brd_mgmt_scheduler/board_management/microblaze_board_control/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/MUL_Unit_I/Use_HW_MUL.Using_DSP48_Architectures.Doing_mul64.Virtex_MUL64.dsp_module_I3/Using_DSP48E1.DSP48E1_I1/Using_FPGA.DSP48E1_I1/A[10]'. [pfm_top_microblaze_board_control_0.xdc:8]
WARNING: [Vivado 12-508] No pins matched 'pfm_top_i/static_region/brd_mgmt_scheduler/board_management/microblaze_board_control/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/MUL_Unit_I/Use_HW_MUL.Using_DSP48_Architectures.Doing_mul64.Virtex_MUL64.dsp_module_I3/Using_DSP48E1.DSP48E1_I1/Using_FPGA.DSP48E1_I1/A[11]'. [pfm_top_microblaze_board_control_0.xdc:8]
WARNING: [Vivado 12-508] No pins matched 'pfm_top_i/static_region/brd_mgmt_scheduler/board_management/microblaze_board_control/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/MUL_Unit_I/Use_HW_MUL.Using_DSP48_Architectures.Doing_mul64.Virtex_MUL64.dsp_module_I3/Using_DSP48E1.DSP48E1_I1/Using_FPGA.DSP48E1_I1/A[12]'. [pfm_top_microblaze_board_control_0.xdc:8]
WARNING: [Vivado 12-508] No pins matched 'pfm_top_i/static_region/brd_mgmt_scheduler/board_management/microblaze_board_control/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/MUL_Unit_I/Use_HW_MUL.Using_DSP48_Architectures.Doing_mul64.Virtex_MUL64.dsp_module_I3/Using_DSP48E1.DSP48E1_I1/Using_FPGA.DSP48E1_I1/A[13]'. [pfm_top_microblaze_board_control_0.xdc:8]
WARNING: [Vivado 12-508] No pins matched 'pfm_top_i/static_region/brd_mgmt_scheduler/board_management/microblaze_board_control/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/MUL_Unit_I/Use_HW_MUL.Using_DSP48_Architectures.Doing_mul64.Virtex_MUL64.dsp_module_I3/Using_DSP48E1.DSP48E1_I1/Using_FPGA.DSP48E1_I1/A[14]'. [pfm_top_microblaze_board_control_0.xdc:8]
WARNING: [Vivado 12-508] No pins matched 'pfm_top_i/static_region/brd_mgmt_scheduler/board_management/microblaze_board_control/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/MUL_Unit_I/Use_HW_MUL.Using_DSP48_Architectures.Doing_mul64.Virtex_MUL64.dsp_module_I3/Using_DSP48E1.DSP48E1_I1/Using_FPGA.DSP48E1_I1/A[15]'. [pfm_top_microblaze_board_control_0.xdc:8]
WARNING: [Vivado 12-508] No pins matched 'pfm_top_i/static_region/brd_mgmt_scheduler/board_management/microblaze_board_control/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/MUL_Unit_I/Use_HW_MUL.Using_DSP48_Architectures.Doing_mul64.Virtex_MUL64.dsp_module_I3/Using_DSP48E1.DSP48E1_I1/Using_FPGA.DSP48E1_I1/A[16]'. [pfm_top_microblaze_board_control_0.xdc:8]
WARNING: [Vivado 12-508] No pins matched 'pfm_top_i/static_region/brd_mgmt_scheduler/board_management/microblaze_board_control/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/MUL_Unit_I/Use_HW_MUL.Using_DSP48_Architectures.Doing_mul64.Virtex_MUL64.dsp_module_I3/Using_DSP48E1.DSP48E1_I1/Using_FPGA.DSP48E1_I1/A[17]'. [pfm_top_microblaze_board_control_0.xdc:8]
WARNING: [Vivado 12-508] No pins matched 'pfm_top_i/static_region/brd_mgmt_scheduler/board_management/microblaze_board_control/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/MUL_Unit_I/Use_HW_MUL.Using_DSP48_Architectures.Doing_mul64.Virtex_MUL64.dsp_module_I3/Using_DSP48E1.DSP48E1_I1/Using_FPGA.DSP48E1_I1/A[18]'. [pfm_top_microblaze_board_control_0.xdc:8]
WARNING: [Vivado 12-508] No pins matched 'pfm_top_i/static_region/brd_mgmt_scheduler/board_management/microblaze_board_control/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/MUL_Unit_I/Use_HW_MUL.Using_DSP48_Architectures.Doing_mul64.Virtex_MUL64.dsp_module_I3/Using_DSP48E1.DSP48E1_I1/Using_FPGA.DSP48E1_I1/A[19]'. [pfm_top_microblaze_board_control_0.xdc:8]
WARNING: [Vivado 12-508] No pins matched 'pfm_top_i/static_region/brd_mgmt_scheduler/board_management/microblaze_board_control/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/MUL_Unit_I/Use_HW_MUL.Using_DSP48_Architectures.Doing_mul64.Virtex_MUL64.dsp_module_I3/Using_DSP48E1.DSP48E1_I1/Using_FPGA.DSP48E1_I1/A[1]'. [pfm_top_microblaze_board_control_0.xdc:8]
WARNING: [Vivado 12-508] No pins matched 'pfm_top_i/static_region/brd_mgmt_scheduler/board_management/microblaze_board_control/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/MUL_Unit_I/Use_HW_MUL.Using_DSP48_Architectures.Doing_mul64.Virtex_MUL64.dsp_module_I3/Using_DSP48E1.DSP48E1_I1/Using_FPGA.DSP48E1_I1/A[20]'. [pfm_top_microblaze_board_control_0.xdc:8]
WARNING: [Vivado 12-508] No pins matched 'pfm_top_i/static_region/brd_mgmt_scheduler/board_management/microblaze_board_control/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/MUL_Unit_I/Use_HW_MUL.Using_DSP48_Architectures.Doing_mul64.Virtex_MUL64.dsp_module_I3/Using_DSP48E1.DSP48E1_I1/Using_FPGA.DSP48E1_I1/A[21]'. [pfm_top_microblaze_board_control_0.xdc:8]
WARNING: [Vivado 12-508] No pins matched 'pfm_top_i/static_region/brd_mgmt_scheduler/board_management/microblaze_board_control/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/MUL_Unit_I/Use_HW_MUL.Using_DSP48_Architectures.Doing_mul64.Virtex_MUL64.dsp_module_I3/Using_DSP48E1.DSP48E1_I1/Using_FPGA.DSP48E1_I1/A[22]'. [pfm_top_microblaze_board_control_0.xdc:8]
WARNING: [Vivado 12-508] No pins matched 'pfm_top_i/static_region/brd_mgmt_scheduler/board_management/microblaze_board_control/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/MUL_Unit_I/Use_HW_MUL.Using_DSP48_Architectures.Doing_mul64.Virtex_MUL64.dsp_module_I3/Using_DSP48E1.DSP48E1_I1/Using_FPGA.DSP48E1_I1/A[23]'. [pfm_top_microblaze_board_control_0.xdc:8]
WARNING: [Vivado 12-508] No pins matched 'pfm_top_i/static_region/brd_mgmt_scheduler/board_management/microblaze_board_control/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/MUL_Unit_I/Use_HW_MUL.Using_DSP48_Architectures.Doing_mul64.Virtex_MUL64.dsp_module_I3/Using_DSP48E1.DSP48E1_I1/Using_FPGA.DSP48E1_I1/A[24]'. [pfm_top_microblaze_board_control_0.xdc:8]
WARNING: [Vivado 12-508] No pins matched 'pfm_top_i/static_region/brd_mgmt_scheduler/board_management/microblaze_board_control/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/MUL_Unit_I/Use_HW_MUL.Using_DSP48_Architectures.Doing_mul64.Virtex_MUL64.dsp_module_I3/Using_DSP48E1.DSP48E1_I1/Using_FPGA.DSP48E1_I1/A[25]'. [pfm_top_microblaze_board_control_0.xdc:8]
WARNING: [Vivado 12-508] No pins matched 'pfm_top_i/static_region/brd_mgmt_scheduler/board_management/microblaze_board_control/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/MUL_Unit_I/Use_HW_MUL.Using_DSP48_Architectures.Doing_mul64.Virtex_MUL64.dsp_module_I3/Using_DSP48E1.DSP48E1_I1/Using_FPGA.DSP48E1_I1/A[26]'. [pfm_top_microblaze_board_control_0.xdc:8]
WARNING: [Vivado 12-508] No pins matched 'pfm_top_i/static_region/brd_mgmt_scheduler/board_management/microblaze_board_control/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/MUL_Unit_I/Use_HW_MUL.Using_DSP48_Architectures.Doing_mul64.Virtex_MUL64.dsp_module_I3/Using_DSP48E1.DSP48E1_I1/Using_FPGA.DSP48E1_I1/A[27]'. [pfm_top_microblaze_board_control_0.xdc:8]
WARNING: [Vivado 12-508] No pins matched 'pfm_top_i/static_region/brd_mgmt_scheduler/board_management/microblaze_board_control/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/MUL_Unit_I/Use_HW_MUL.Using_DSP48_Architectures.Doing_mul64.Virtex_MUL64.dsp_module_I3/Using_DSP48E1.DSP48E1_I1/Using_FPGA.DSP48E1_I1/A[28]'. [pfm_top_microblaze_board_control_0.xdc:8]
WARNING: [Vivado 12-508] No pins matched 'pfm_top_i/static_region/brd_mgmt_scheduler/board_management/microblaze_board_control/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/MUL_Unit_I/Use_HW_MUL.Using_DSP48_Architectures.Doing_mul64.Virtex_MUL64.dsp_module_I3/Using_DSP48E1.DSP48E1_I1/Using_FPGA.DSP48E1_I1/A[29]'. [pfm_top_microblaze_board_control_0.xdc:8]
WARNING: [Vivado 12-508] No pins matched 'pfm_top_i/static_region/brd_mgmt_scheduler/board_management/microblaze_board_control/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/MUL_Unit_I/Use_HW_MUL.Using_DSP48_Architectures.Doing_mul64.Virtex_MUL64.dsp_module_I3/Using_DSP48E1.DSP48E1_I1/Using_FPGA.DSP48E1_I1/A[2]'. [pfm_top_microblaze_board_control_0.xdc:8]
WARNING: [Vivado 12-508] No pins matched 'pfm_top_i/static_region/brd_mgmt_scheduler/board_management/microblaze_board_control/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/MUL_Unit_I/Use_HW_MUL.Using_DSP48_Architectures.Doing_mul64.Virtex_MUL64.dsp_module_I3/Using_DSP48E1.DSP48E1_I1/Using_FPGA.DSP48E1_I1/A[3]'. [pfm_top_microblaze_board_control_0.xdc:8]
WARNING: [Vivado 12-508] No pins matched 'pfm_top_i/static_region/brd_mgmt_scheduler/board_management/microblaze_board_control/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/MUL_Unit_I/Use_HW_MUL.Using_DSP48_Architectures.Doing_mul64.Virtex_MUL64.dsp_module_I3/Using_DSP48E1.DSP48E1_I1/Using_FPGA.DSP48E1_I1/A[4]'. [pfm_top_microblaze_board_control_0.xdc:8]
WARNING: [Vivado 12-508] No pins matched 'pfm_top_i/static_region/brd_mgmt_scheduler/board_management/microblaze_board_control/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/MUL_Unit_I/Use_HW_MUL.Using_DSP48_Architectures.Doing_mul64.Virtex_MUL64.dsp_module_I3/Using_DSP48E1.DSP48E1_I1/Using_FPGA.DSP48E1_I1/A[5]'. [pfm_top_microblaze_board_control_0.xdc:8]
WARNING: [Vivado 12-508] No pins matched 'pfm_top_i/static_region/brd_mgmt_scheduler/board_management/microblaze_board_control/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/MUL_Unit_I/Use_HW_MUL.Using_DSP48_Architectures.Doing_mul64.Virtex_MUL64.dsp_module_I3/Using_DSP48E1.DSP48E1_I1/Using_FPGA.DSP48E1_I1/A[6]'. [pfm_top_microblaze_board_control_0.xdc:8]
WARNING: [Vivado 12-508] No pins matched 'pfm_top_i/static_region/brd_mgmt_scheduler/board_management/microblaze_board_control/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/MUL_Unit_I/Use_HW_MUL.Using_DSP48_Architectures.Doing_mul64.Virtex_MUL64.dsp_module_I3/Using_DSP48E1.DSP48E1_I1/Using_FPGA.DSP48E1_I1/A[7]'. [pfm_top_microblaze_board_control_0.xdc:8]
WARNING: [Vivado 12-508] No pins matched 'pfm_top_i/static_region/brd_mgmt_scheduler/board_management/microblaze_board_control/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/MUL_Unit_I/Use_HW_MUL.Using_DSP48_Architectures.Doing_mul64.Virtex_MUL64.dsp_module_I3/Using_DSP48E1.DSP48E1_I1/Using_FPGA.DSP48E1_I1/A[8]'. [pfm_top_microblaze_board_control_0.xdc:8]
WARNING: [Vivado 12-508] No pins matched 'pfm_top_i/static_region/brd_mgmt_scheduler/board_management/microblaze_board_control/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/MUL_Unit_I/Use_HW_MUL.Using_DSP48_Architectures.Doing_mul64.Virtex_MUL64.dsp_module_I3/Using_DSP48E1.DSP48E1_I1/Using_FPGA.DSP48E1_I1/A[9]'. [pfm_top_microblaze_board_control_0.xdc:8]
WARNING: [Vivado 12-508] No pins matched 'pfm_top_i/static_region/brd_mgmt_scheduler/board_management/microblaze_board_control/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/MUL_Unit_I/Use_HW_MUL.Using_DSP48_Architectures.Doing_mul64.Virtex_MUL64.dsp_module_I4/Using_DSP48E1.DSP48E1_I1/A[0]'. [pfm_top_microblaze_board_control_0.xdc:8]
WARNING: [Vivado 12-508] No pins matched 'pfm_top_i/static_region/brd_mgmt_scheduler/board_management/microblaze_board_control/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/MUL_Unit_I/Use_HW_MUL.Using_DSP48_Architectures.Doing_mul64.Virtex_MUL64.dsp_module_I4/Using_DSP48E1.DSP48E1_I1/A[10]'. [pfm_top_microblaze_board_control_0.xdc:8]
WARNING: [Vivado 12-508] No pins matched 'pfm_top_i/static_region/brd_mgmt_scheduler/board_management/microblaze_board_control/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/MUL_Unit_I/Use_HW_MUL.Using_DSP48_Architectures.Doing_mul64.Virtex_MUL64.dsp_module_I4/Using_DSP48E1.DSP48E1_I1/A[11]'. [pfm_top_microblaze_board_control_0.xdc:8]
WARNING: [Vivado 12-508] No pins matched 'pfm_top_i/static_region/brd_mgmt_scheduler/board_management/microblaze_board_control/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/MUL_Unit_I/Use_HW_MUL.Using_DSP48_Architectures.Doing_mul64.Virtex_MUL64.dsp_module_I4/Using_DSP48E1.DSP48E1_I1/A[12]'. [pfm_top_microblaze_board_control_0.xdc:8]
WARNING: [Vivado 12-508] No pins matched 'pfm_top_i/static_region/brd_mgmt_scheduler/board_management/microblaze_board_control/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/MUL_Unit_I/Use_HW_MUL.Using_DSP48_Architectures.Doing_mul64.Virtex_MUL64.dsp_module_I4/Using_DSP48E1.DSP48E1_I1/A[13]'. [pfm_top_microblaze_board_control_0.xdc:8]
WARNING: [Vivado 12-508] No pins matched 'pfm_top_i/static_region/brd_mgmt_scheduler/board_management/microblaze_board_control/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/MUL_Unit_I/Use_HW_MUL.Using_DSP48_Architectures.Doing_mul64.Virtex_MUL64.dsp_module_I4/Using_DSP48E1.DSP48E1_I1/A[14]'. [pfm_top_microblaze_board_control_0.xdc:8]
WARNING: [Vivado 12-508] No pins matched 'pfm_top_i/static_region/brd_mgmt_scheduler/board_management/microblaze_board_control/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/MUL_Unit_I/Use_HW_MUL.Using_DSP48_Architectures.Doing_mul64.Virtex_MUL64.dsp_module_I4/Using_DSP48E1.DSP48E1_I1/A[15]'. [pfm_top_microblaze_board_control_0.xdc:8]
WARNING: [Vivado 12-508] No pins matched 'pfm_top_i/static_region/brd_mgmt_scheduler/board_management/microblaze_board_control/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/MUL_Unit_I/Use_HW_MUL.Using_DSP48_Architectures.Doing_mul64.Virtex_MUL64.dsp_module_I4/Using_DSP48E1.DSP48E1_I1/A[1]'. [pfm_top_microblaze_board_control_0.xdc:8]
WARNING: [Vivado 12-508] No pins matched 'pfm_top_i/static_region/brd_mgmt_scheduler/board_management/microblaze_board_control/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/MUL_Unit_I/Use_HW_MUL.Using_DSP48_Architectures.Doing_mul64.Virtex_MUL64.dsp_module_I4/Using_DSP48E1.DSP48E1_I1/A[2]'. [pfm_top_microblaze_board_control_0.xdc:8]
WARNING: [Vivado 12-508] No pins matched 'pfm_top_i/static_region/brd_mgmt_scheduler/board_management/microblaze_board_control/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/MUL_Unit_I/Use_HW_MUL.Using_DSP48_Architectures.Doing_mul64.Virtex_MUL64.dsp_module_I4/Using_DSP48E1.DSP48E1_I1/A[3]'. [pfm_top_microblaze_board_control_0.xdc:8]
WARNING: [Vivado 12-508] No pins matched 'pfm_top_i/static_region/brd_mgmt_scheduler/board_management/microblaze_board_control/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/MUL_Unit_I/Use_HW_MUL.Using_DSP48_Architectures.Doing_mul64.Virtex_MUL64.dsp_module_I4/Using_DSP48E1.DSP48E1_I1/A[4]'. [pfm_top_microblaze_board_control_0.xdc:8]
WARNING: [Vivado 12-508] No pins matched 'pfm_top_i/static_region/brd_mgmt_scheduler/board_management/microblaze_board_control/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/MUL_Unit_I/Use_HW_MUL.Using_DSP48_Architectures.Doing_mul64.Virtex_MUL64.dsp_module_I4/Using_DSP48E1.DSP48E1_I1/A[5]'. [pfm_top_microblaze_board_control_0.xdc:8]
WARNING: [Vivado 12-508] No pins matched 'pfm_top_i/static_region/brd_mgmt_scheduler/board_management/microblaze_board_control/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/MUL_Unit_I/Use_HW_MUL.Using_DSP48_Architectures.Doing_mul64.Virtex_MUL64.dsp_module_I4/Using_DSP48E1.DSP48E1_I1/A[6]'. [pfm_top_microblaze_board_control_0.xdc:8]
WARNING: [Vivado 12-508] No pins matched 'pfm_top_i/static_region/brd_mgmt_scheduler/board_management/microblaze_board_control/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/MUL_Unit_I/Use_HW_MUL.Using_DSP48_Architectures.Doing_mul64.Virtex_MUL64.dsp_module_I4/Using_DSP48E1.DSP48E1_I1/A[7]'. [pfm_top_microblaze_board_control_0.xdc:8]
WARNING: [Vivado 12-508] No pins matched 'pfm_top_i/static_region/brd_mgmt_scheduler/board_management/microblaze_board_control/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/MUL_Unit_I/Use_HW_MUL.Using_DSP48_Architectures.Doing_mul64.Virtex_MUL64.dsp_module_I4/Using_DSP48E1.DSP48E1_I1/A[8]'. [pfm_top_microblaze_board_control_0.xdc:8]
WARNING: [Vivado 12-508] No pins matched 'pfm_top_i/static_region/brd_mgmt_scheduler/board_management/microblaze_board_control/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/MUL_Unit_I/Use_HW_MUL.Using_DSP48_Architectures.Doing_mul64.Virtex_MUL64.dsp_module_I4/Using_DSP48E1.DSP48E1_I1/A[9]'. [pfm_top_microblaze_board_control_0.xdc:8]
WARNING: [Vivado 12-508] No pins matched 'pfm_top_i/static_region/brd_mgmt_scheduler/board_management/microblaze_board_control/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/MUL_Unit_I/Use_HW_MUL.Using_DSP48_Architectures.Doing_mul64.Virtex_MUL64.dsp_module_I4/Using_DSP48E1.DSP48E1_I1/Using_FPGA.DSP48E1_I1/A[0]'. [pfm_top_microblaze_board_control_0.xdc:8]
WARNING: [Vivado 12-508] No pins matched 'pfm_top_i/static_region/brd_mgmt_scheduler/board_management/microblaze_board_control/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/MUL_Unit_I/Use_HW_MUL.Using_DSP48_Architectures.Doing_mul64.Virtex_MUL64.dsp_module_I4/Using_DSP48E1.DSP48E1_I1/Using_FPGA.DSP48E1_I1/A[10]'. [pfm_top_microblaze_board_control_0.xdc:8]
WARNING: [Vivado 12-508] No pins matched 'pfm_top_i/static_region/brd_mgmt_scheduler/board_management/microblaze_board_control/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/MUL_Unit_I/Use_HW_MUL.Using_DSP48_Architectures.Doing_mul64.Virtex_MUL64.dsp_module_I4/Using_DSP48E1.DSP48E1_I1/Using_FPGA.DSP48E1_I1/A[11]'. [pfm_top_microblaze_board_control_0.xdc:8]
WARNING: [Vivado 12-508] No pins matched 'pfm_top_i/static_region/brd_mgmt_scheduler/board_management/microblaze_board_control/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/MUL_Unit_I/Use_HW_MUL.Using_DSP48_Architectures.Doing_mul64.Virtex_MUL64.dsp_module_I4/Using_DSP48E1.DSP48E1_I1/Using_FPGA.DSP48E1_I1/A[12]'. [pfm_top_microblaze_board_control_0.xdc:8]
WARNING: [Vivado 12-508] No pins matched 'pfm_top_i/static_region/brd_mgmt_scheduler/board_management/microblaze_board_control/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/MUL_Unit_I/Use_HW_MUL.Using_DSP48_Architectures.Doing_mul64.Virtex_MUL64.dsp_module_I4/Using_DSP48E1.DSP48E1_I1/Using_FPGA.DSP48E1_I1/A[13]'. [pfm_top_microblaze_board_control_0.xdc:8]
WARNING: [Vivado 12-508] No pins matched 'pfm_top_i/static_region/brd_mgmt_scheduler/board_management/microblaze_board_control/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/MUL_Unit_I/Use_HW_MUL.Using_DSP48_Architectures.Doing_mul64.Virtex_MUL64.dsp_module_I4/Using_DSP48E1.DSP48E1_I1/Using_FPGA.DSP48E1_I1/A[14]'. [pfm_top_microblaze_board_control_0.xdc:8]
WARNING: [Vivado 12-508] No pins matched 'pfm_top_i/static_region/brd_mgmt_scheduler/board_management/microblaze_board_control/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/MUL_Unit_I/Use_HW_MUL.Using_DSP48_Architectures.Doing_mul64.Virtex_MUL64.dsp_module_I4/Using_DSP48E1.DSP48E1_I1/Using_FPGA.DSP48E1_I1/A[15]'. [pfm_top_microblaze_board_control_0.xdc:8]
WARNING: [Vivado 12-508] No pins matched 'pfm_top_i/static_region/brd_mgmt_scheduler/board_management/microblaze_board_control/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/MUL_Unit_I/Use_HW_MUL.Using_DSP48_Architectures.Doing_mul64.Virtex_MUL64.dsp_module_I4/Using_DSP48E1.DSP48E1_I1/Using_FPGA.DSP48E1_I1/A[16]'. [pfm_top_microblaze_board_control_0.xdc:8]
INFO: [Common 17-14] Message 'Vivado 12-508' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings. [pfm_top_microblaze_board_control_0.xdc:8]
WARNING: [Vivado_Tcl 4-939] Waiver ID 'DPIP-2' object list should not be empty (perhaps an invalid wildcard was used or only unsupported objects). [pfm_top_microblaze_board_control_0.xdc:8]
WARNING: [Vivado 12-180] No cells matched 'pfm_top_i/static_region/brd_mgmt_scheduler/board_management/microblaze_board_control/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/MUL_Unit_I/Use_HW_MUL.Using_DSP48_Architectures.Doing_mul64.Virtex_MUL64.dsp_module_I2/Using_DSP48E1.DSP48E1_I1'. [pfm_top_microblaze_board_control_0.xdc:11]
WARNING: [Vivado 12-180] No cells matched 'pfm_top_i/static_region/brd_mgmt_scheduler/board_management/microblaze_board_control/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/MUL_Unit_I/Use_HW_MUL.Using_DSP48_Architectures.Doing_mul64.Virtex_MUL64.dsp_module_I2/Using_DSP48E1.DSP48E1_I1/Using_FPGA.DSP48E1_I1'. [pfm_top_microblaze_board_control_0.xdc:11]
WARNING: [Vivado 12-180] No cells matched 'pfm_top_i/static_region/brd_mgmt_scheduler/board_management/microblaze_board_control/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/MUL_Unit_I/Use_HW_MUL.Using_DSP48_Architectures.Doing_mul64.Virtex_MUL64.dsp_module_I3/Using_DSP48E1.DSP48E1_I1'. [pfm_top_microblaze_board_control_0.xdc:11]
WARNING: [Vivado 12-180] No cells matched 'pfm_top_i/static_region/brd_mgmt_scheduler/board_management/microblaze_board_control/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/MUL_Unit_I/Use_HW_MUL.Using_DSP48_Architectures.Doing_mul64.Virtex_MUL64.dsp_module_I3/Using_DSP48E1.DSP48E1_I1/Using_FPGA.DSP48E1_I1'. [pfm_top_microblaze_board_control_0.xdc:11]
WARNING: [Vivado 12-180] No cells matched 'pfm_top_i/static_region/brd_mgmt_scheduler/board_management/microblaze_board_control/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/MUL_Unit_I/Use_HW_MUL.Using_DSP48_Architectures.Doing_mul64.Virtex_MUL64.dsp_module_I4/Using_DSP48E1.DSP48E1_I1'. [pfm_top_microblaze_board_control_0.xdc:11]
WARNING: [Vivado 12-180] No cells matched 'pfm_top_i/static_region/brd_mgmt_scheduler/board_management/microblaze_board_control/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/MUL_Unit_I/Use_HW_MUL.Using_DSP48_Architectures.Doing_mul64.Virtex_MUL64.dsp_module_I4/Using_DSP48E1.DSP48E1_I1/Using_FPGA.DSP48E1_I1'. [pfm_top_microblaze_board_control_0.xdc:11]
WARNING: [Vivado 12-180] No cells matched 'pfm_top_i/static_region/brd_mgmt_scheduler/board_management/microblaze_board_control/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/MUL_Unit_I/Use_HW_MUL.Using_DSP48_Architectures.dsp_module_I1/Using_DSP48E1.DSP48E1_I1'. [pfm_top_microblaze_board_control_0.xdc:11]
WARNING: [Vivado 12-180] No cells matched 'pfm_top_i/static_region/brd_mgmt_scheduler/board_management/microblaze_board_control/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/MUL_Unit_I/Use_HW_MUL.Using_DSP48_Architectures.dsp_module_I1/Using_DSP48E1.DSP48E1_I1/Using_FPGA.DSP48E1_I1'. [pfm_top_microblaze_board_control_0.xdc:11]
WARNING: [Vivado_Tcl 4-939] Waiver ID 'DPIP-2' object list should not be empty (perhaps an invalid wildcard was used or only unsupported objects). [pfm_top_microblaze_board_control_0.xdc:11]
WARNING: [Vivado 12-180] No cells matched 'pfm_top_i/static_region/brd_mgmt_scheduler/board_management/microblaze_board_control/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/MUL_Unit_I/Use_HW_MUL.Using_DSP48_Architectures.Doing_mul64.Virtex_MUL64.dsp_module_I2/Using_DSP48E1.DSP48E1_I1'. [pfm_top_microblaze_board_control_0.xdc:14]
WARNING: [Vivado 12-180] No cells matched 'pfm_top_i/static_region/brd_mgmt_scheduler/board_management/microblaze_board_control/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/MUL_Unit_I/Use_HW_MUL.Using_DSP48_Architectures.Doing_mul64.Virtex_MUL64.dsp_module_I2/Using_DSP48E1.DSP48E1_I1/Using_FPGA.DSP48E1_I1'. [pfm_top_microblaze_board_control_0.xdc:14]
WARNING: [Vivado 12-180] No cells matched 'pfm_top_i/static_region/brd_mgmt_scheduler/board_management/microblaze_board_control/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/MUL_Unit_I/Use_HW_MUL.Using_DSP48_Architectures.Doing_mul64.Virtex_MUL64.dsp_module_I3/Using_DSP48E1.DSP48E1_I1'. [pfm_top_microblaze_board_control_0.xdc:14]
WARNING: [Vivado 12-180] No cells matched 'pfm_top_i/static_region/brd_mgmt_scheduler/board_management/microblaze_board_control/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/MUL_Unit_I/Use_HW_MUL.Using_DSP48_Architectures.Doing_mul64.Virtex_MUL64.dsp_module_I3/Using_DSP48E1.DSP48E1_I1/Using_FPGA.DSP48E1_I1'. [pfm_top_microblaze_board_control_0.xdc:14]
WARNING: [Vivado 12-180] No cells matched 'pfm_top_i/static_region/brd_mgmt_scheduler/board_management/microblaze_board_control/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/MUL_Unit_I/Use_HW_MUL.Using_DSP48_Architectures.Doing_mul64.Virtex_MUL64.dsp_module_I4/Using_DSP48E1.DSP48E1_I1'. [pfm_top_microblaze_board_control_0.xdc:14]
WARNING: [Vivado 12-180] No cells matched 'pfm_top_i/static_region/brd_mgmt_scheduler/board_management/microblaze_board_control/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/MUL_Unit_I/Use_HW_MUL.Using_DSP48_Architectures.Doing_mul64.Virtex_MUL64.dsp_module_I4/Using_DSP48E1.DSP48E1_I1/Using_FPGA.DSP48E1_I1'. [pfm_top_microblaze_board_control_0.xdc:14]
WARNING: [Vivado 12-180] No cells matched 'pfm_top_i/static_region/brd_mgmt_scheduler/board_management/microblaze_board_control/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/MUL_Unit_I/Use_HW_MUL.Using_DSP48_Architectures.dsp_module_I1/Using_DSP48E1.DSP48E1_I1'. [pfm_top_microblaze_board_control_0.xdc:14]
WARNING: [Vivado 12-180] No cells matched 'pfm_top_i/static_region/brd_mgmt_scheduler/board_management/microblaze_board_control/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/MUL_Unit_I/Use_HW_MUL.Using_DSP48_Architectures.dsp_module_I1/Using_DSP48E1.DSP48E1_I1/Using_FPGA.DSP48E1_I1'. [pfm_top_microblaze_board_control_0.xdc:14]
WARNING: [Vivado_Tcl 4-939] Waiver ID 'DPOP-3' object list should not be empty (perhaps an invalid wildcard was used or only unsupported objects). [pfm_top_microblaze_board_control_0.xdc:14]
WARNING: [Vivado 12-180] No cells matched 'pfm_top_i/static_region/brd_mgmt_scheduler/board_management/microblaze_board_control/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/MUL_Unit_I/Use_HW_MUL.Using_DSP48_Architectures.Doing_mul64.Virtex_MUL64.dsp_module_I2/Using_DSP48E1.DSP48E1_I1'. [pfm_top_microblaze_board_control_0.xdc:20]
WARNING: [Vivado 12-180] No cells matched 'pfm_top_i/static_region/brd_mgmt_scheduler/board_management/microblaze_board_control/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/MUL_Unit_I/Use_HW_MUL.Using_DSP48_Architectures.Doing_mul64.Virtex_MUL64.dsp_module_I2/Using_DSP48E1.DSP48E1_I1/Using_FPGA.DSP48E1_I1'. [pfm_top_microblaze_board_control_0.xdc:20]
WARNING: [Vivado 12-180] No cells matched 'pfm_top_i/static_region/brd_mgmt_scheduler/board_management/microblaze_board_control/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/MUL_Unit_I/Use_HW_MUL.Using_DSP48_Architectures.Doing_mul64.Virtex_MUL64.dsp_module_I3/Using_DSP48E1.DSP48E1_I1'. [pfm_top_microblaze_board_control_0.xdc:20]
WARNING: [Vivado 12-180] No cells matched 'pfm_top_i/static_region/brd_mgmt_scheduler/board_management/microblaze_board_control/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/MUL_Unit_I/Use_HW_MUL.Using_DSP48_Architectures.Doing_mul64.Virtex_MUL64.dsp_module_I3/Using_DSP48E1.DSP48E1_I1/Using_FPGA.DSP48E1_I1'. [pfm_top_microblaze_board_control_0.xdc:20]
WARNING: [Vivado 12-180] No cells matched 'pfm_top_i/static_region/brd_mgmt_scheduler/board_management/microblaze_board_control/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/MUL_Unit_I/Use_HW_MUL.Using_DSP48_Architectures.Doing_mul64.Virtex_MUL64.dsp_module_I4/Using_DSP48E1.DSP48E1_I1'. [pfm_top_microblaze_board_control_0.xdc:20]
WARNING: [Vivado 12-180] No cells matched 'pfm_top_i/static_region/brd_mgmt_scheduler/board_management/microblaze_board_control/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/MUL_Unit_I/Use_HW_MUL.Using_DSP48_Architectures.Doing_mul64.Virtex_MUL64.dsp_module_I4/Using_DSP48E1.DSP48E1_I1/Using_FPGA.DSP48E1_I1'. [pfm_top_microblaze_board_control_0.xdc:20]
WARNING: [Vivado 12-180] No cells matched 'pfm_top_i/static_region/brd_mgmt_scheduler/board_management/microblaze_board_control/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/MUL_Unit_I/Use_HW_MUL.Using_DSP48_Architectures.dsp_module_I1/Using_DSP48E1.DSP48E1_I1'. [pfm_top_microblaze_board_control_0.xdc:20]
WARNING: [Vivado 12-180] No cells matched 'pfm_top_i/static_region/brd_mgmt_scheduler/board_management/microblaze_board_control/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/MUL_Unit_I/Use_HW_MUL.Using_DSP48_Architectures.dsp_module_I1/Using_DSP48E1.DSP48E1_I1/Using_FPGA.DSP48E1_I1'. [pfm_top_microblaze_board_control_0.xdc:20]
WARNING: [Vivado_Tcl 4-939] Waiver ID 'DPOP-3' object list should not be empty (perhaps an invalid wildcard was used or only unsupported objects). [pfm_top_microblaze_board_control_0.xdc:20]
WARNING: [Vivado 12-180] No cells matched 'pfm_top_i/static_region/brd_mgmt_scheduler/board_management/microblaze_board_control/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/MUL_Unit_I/Use_HW_MUL.Using_DSP48_Architectures.Doing_mul64.Virtex_MUL64.dsp_module_I2/Using_DSP48E1.DSP48E1_I1'. [pfm_top_microblaze_board_control_0.xdc:23]
WARNING: [Vivado 12-180] No cells matched 'pfm_top_i/static_region/brd_mgmt_scheduler/board_management/microblaze_board_control/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/MUL_Unit_I/Use_HW_MUL.Using_DSP48_Architectures.Doing_mul64.Virtex_MUL64.dsp_module_I2/Using_DSP48E1.DSP48E1_I1/Using_FPGA.DSP48E1_I1'. [pfm_top_microblaze_board_control_0.xdc:23]
WARNING: [Vivado 12-180] No cells matched 'pfm_top_i/static_region/brd_mgmt_scheduler/board_management/microblaze_board_control/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/MUL_Unit_I/Use_HW_MUL.Using_DSP48_Architectures.Doing_mul64.Virtex_MUL64.dsp_module_I3/Using_DSP48E1.DSP48E1_I1'. [pfm_top_microblaze_board_control_0.xdc:23]
WARNING: [Vivado 12-180] No cells matched 'pfm_top_i/static_region/brd_mgmt_scheduler/board_management/microblaze_board_control/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/MUL_Unit_I/Use_HW_MUL.Using_DSP48_Architectures.Doing_mul64.Virtex_MUL64.dsp_module_I3/Using_DSP48E1.DSP48E1_I1/Using_FPGA.DSP48E1_I1'. [pfm_top_microblaze_board_control_0.xdc:23]
WARNING: [Vivado 12-180] No cells matched 'pfm_top_i/static_region/brd_mgmt_scheduler/board_management/microblaze_board_control/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/MUL_Unit_I/Use_HW_MUL.Using_DSP48_Architectures.Doing_mul64.Virtex_MUL64.dsp_module_I4/Using_DSP48E1.DSP48E1_I1'. [pfm_top_microblaze_board_control_0.xdc:23]
WARNING: [Vivado 12-180] No cells matched 'pfm_top_i/static_region/brd_mgmt_scheduler/board_management/microblaze_board_control/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/MUL_Unit_I/Use_HW_MUL.Using_DSP48_Architectures.Doing_mul64.Virtex_MUL64.dsp_module_I4/Using_DSP48E1.DSP48E1_I1/Using_FPGA.DSP48E1_I1'. [pfm_top_microblaze_board_control_0.xdc:23]
WARNING: [Vivado 12-180] No cells matched 'pfm_top_i/static_region/brd_mgmt_scheduler/board_management/microblaze_board_control/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/MUL_Unit_I/Use_HW_MUL.Using_DSP48_Architectures.dsp_module_I1/Using_DSP48E1.DSP48E1_I1'. [pfm_top_microblaze_board_control_0.xdc:23]
WARNING: [Vivado 12-180] No cells matched 'pfm_top_i/static_region/brd_mgmt_scheduler/board_management/microblaze_board_control/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/MUL_Unit_I/Use_HW_MUL.Using_DSP48_Architectures.dsp_module_I1/Using_DSP48E1.DSP48E1_I1/Using_FPGA.DSP48E1_I1'. [pfm_top_microblaze_board_control_0.xdc:23]
WARNING: [Vivado_Tcl 4-939] Waiver ID 'DPOP-4' object list should not be empty (perhaps an invalid wildcard was used or only unsupported objects). [pfm_top_microblaze_board_control_0.xdc:23]
WARNING: [Vivado 12-180] No cells matched 'pfm_top_i/static_region/brd_mgmt_scheduler/board_management/microblaze_board_control/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/MUL_Unit_I/Use_HW_MUL.Using_DSP48_Architectures.Doing_mul64.Virtex_MUL64.dsp_module_I2/Using_DSP48E1.DSP48E1_I1'. [pfm_top_microblaze_board_control_0.xdc:26]
WARNING: [Vivado 12-180] No cells matched 'pfm_top_i/static_region/brd_mgmt_scheduler/board_management/microblaze_board_control/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/MUL_Unit_I/Use_HW_MUL.Using_DSP48_Architectures.Doing_mul64.Virtex_MUL64.dsp_module_I2/Using_DSP48E1.DSP48E1_I1/Using_FPGA.DSP48E1_I1'. [pfm_top_microblaze_board_control_0.xdc:26]
WARNING: [Vivado 12-180] No cells matched 'pfm_top_i/static_region/brd_mgmt_scheduler/board_management/microblaze_board_control/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/MUL_Unit_I/Use_HW_MUL.Using_DSP48_Architectures.Doing_mul64.Virtex_MUL64.dsp_module_I3/Using_DSP48E1.DSP48E1_I1'. [pfm_top_microblaze_board_control_0.xdc:26]
WARNING: [Vivado 12-180] No cells matched 'pfm_top_i/static_region/brd_mgmt_scheduler/board_management/microblaze_board_control/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/MUL_Unit_I/Use_HW_MUL.Using_DSP48_Architectures.Doing_mul64.Virtex_MUL64.dsp_module_I3/Using_DSP48E1.DSP48E1_I1/Using_FPGA.DSP48E1_I1'. [pfm_top_microblaze_board_control_0.xdc:26]
WARNING: [Vivado 12-180] No cells matched 'pfm_top_i/static_region/brd_mgmt_scheduler/board_management/microblaze_board_control/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/MUL_Unit_I/Use_HW_MUL.Using_DSP48_Architectures.Doing_mul64.Virtex_MUL64.dsp_module_I4/Using_DSP48E1.DSP48E1_I1'. [pfm_top_microblaze_board_control_0.xdc:26]
WARNING: [Vivado 12-180] No cells matched 'pfm_top_i/static_region/brd_mgmt_scheduler/board_management/microblaze_board_control/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/MUL_Unit_I/Use_HW_MUL.Using_DSP48_Architectures.Doing_mul64.Virtex_MUL64.dsp_module_I4/Using_DSP48E1.DSP48E1_I1/Using_FPGA.DSP48E1_I1'. [pfm_top_microblaze_board_control_0.xdc:26]
WARNING: [Vivado 12-180] No cells matched 'pfm_top_i/static_region/brd_mgmt_scheduler/board_management/microblaze_board_control/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/MUL_Unit_I/Use_HW_MUL.Using_DSP48_Architectures.dsp_module_I1/Using_DSP48E1.DSP48E1_I1'. [pfm_top_microblaze_board_control_0.xdc:26]
WARNING: [Vivado 12-180] No cells matched 'pfm_top_i/static_region/brd_mgmt_scheduler/board_management/microblaze_board_control/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/MUL_Unit_I/Use_HW_MUL.Using_DSP48_Architectures.dsp_module_I1/Using_DSP48E1.DSP48E1_I1/Using_FPGA.DSP48E1_I1'. [pfm_top_microblaze_board_control_0.xdc:26]
WARNING: [Vivado_Tcl 4-939] Waiver ID 'DPOP-4' object list should not be empty (perhaps an invalid wildcard was used or only unsupported objects). [pfm_top_microblaze_board_control_0.xdc:26]
WARNING: [Vivado 12-180] No cells matched 'pfm_top_i/static_region/brd_mgmt_scheduler/board_management/microblaze_board_control/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/MUL_Unit_I/Use_HW_MUL.Using_DSP48_Architectures.Doing_mul64.Virtex_MUL64.dsp_module_I2/Using_DSP48E1.DSP48E1_I1'. [pfm_top_microblaze_board_control_0.xdc:29]
WARNING: [Vivado 12-180] No cells matched 'pfm_top_i/static_region/brd_mgmt_scheduler/board_management/microblaze_board_control/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/MUL_Unit_I/Use_HW_MUL.Using_DSP48_Architectures.Doing_mul64.Virtex_MUL64.dsp_module_I2/Using_DSP48E1.DSP48E1_I1/Using_FPGA.DSP48E1_I1'. [pfm_top_microblaze_board_control_0.xdc:29]
WARNING: [Vivado 12-180] No cells matched 'pfm_top_i/static_region/brd_mgmt_scheduler/board_management/microblaze_board_control/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/MUL_Unit_I/Use_HW_MUL.Using_DSP48_Architectures.Doing_mul64.Virtex_MUL64.dsp_module_I3/Using_DSP48E1.DSP48E1_I1'. [pfm_top_microblaze_board_control_0.xdc:29]
WARNING: [Vivado 12-180] No cells matched 'pfm_top_i/static_region/brd_mgmt_scheduler/board_management/microblaze_board_control/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/MUL_Unit_I/Use_HW_MUL.Using_DSP48_Architectures.Doing_mul64.Virtex_MUL64.dsp_module_I3/Using_DSP48E1.DSP48E1_I1/Using_FPGA.DSP48E1_I1'. [pfm_top_microblaze_board_control_0.xdc:29]
WARNING: [Vivado 12-180] No cells matched 'pfm_top_i/static_region/brd_mgmt_scheduler/board_management/microblaze_board_control/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/MUL_Unit_I/Use_HW_MUL.Using_DSP48_Architectures.Doing_mul64.Virtex_MUL64.dsp_module_I4/Using_DSP48E1.DSP48E1_I1'. [pfm_top_microblaze_board_control_0.xdc:29]
WARNING: [Vivado 12-180] No cells matched 'pfm_top_i/static_region/brd_mgmt_scheduler/board_management/microblaze_board_control/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/MUL_Unit_I/Use_HW_MUL.Using_DSP48_Architectures.Doing_mul64.Virtex_MUL64.dsp_module_I4/Using_DSP48E1.DSP48E1_I1/Using_FPGA.DSP48E1_I1'. [pfm_top_microblaze_board_control_0.xdc:29]
WARNING: [Vivado 12-180] No cells matched 'pfm_top_i/static_region/brd_mgmt_scheduler/board_management/microblaze_board_control/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/MUL_Unit_I/Use_HW_MUL.Using_DSP48_Architectures.dsp_module_I1/Using_DSP48E1.DSP48E1_I1'. [pfm_top_microblaze_board_control_0.xdc:29]
WARNING: [Vivado 12-180] No cells matched 'pfm_top_i/static_region/brd_mgmt_scheduler/board_management/microblaze_board_control/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/MUL_Unit_I/Use_HW_MUL.Using_DSP48_Architectures.dsp_module_I1/Using_DSP48E1.DSP48E1_I1/Using_FPGA.DSP48E1_I1'. [pfm_top_microblaze_board_control_0.xdc:29]
WARNING: [Vivado_Tcl 4-939] Waiver ID 'DPOP-4' object list should not be empty (perhaps an invalid wildcard was used or only unsupported objects). [pfm_top_microblaze_board_control_0.xdc:29]
WARNING: [Vivado_Tcl 4-939] Waiver ID 'TIMING-3' object list should not be empty (perhaps an invalid wildcard was used or only unsupported objects). [pfm_top_pcie_0_gt.xdc:373]
WARNING: [Vivado 12-180] No cells matched 'pfm_top_i/static_region/jtag_fallback/inst/bs_switch/inst/BSCAN_SWITCH.N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0'. [bs_switch.xdc:12]
WARNING: [Vivado 12-180] No cells matched 'pfm_top_i/static_region/jtag_fallback/inst/bs_switch/inst/BSCAN_SWITCH.N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1'. [bs_switch.xdc:12]
WARNING: [Vivado_Tcl 4-939] Waiver ID 'TIMING-14' object list should not be empty (perhaps an invalid wildcard was used or only unsupported objects). [bs_switch.xdc:12]
WARNING: [Vivado 12-180] No cells matched 'pfm_top_i/static_region/mgmt_debug_bridge/inst/bs_switch_1/inst/BSCAN_SWITCH.EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0'. [bs_switch.xdc:11]
WARNING: [Vivado 12-180] No cells matched 'pfm_top_i/static_region/mgmt_debug_bridge/inst/bs_switch_1/inst/BSCAN_SWITCH.EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1'. [bs_switch.xdc:11]
WARNING: [Vivado_Tcl 4-939] Waiver ID 'TIMING-14' object list should not be empty (perhaps an invalid wildcard was used or only unsupported objects). [bs_switch.xdc:11]
WARNING: [Vivado 12-180] No cells matched 'pfm_top_i/static_region/mgmt_debug_bridge/inst/bs_switch/inst/BSCAN_SWITCH.EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0'. [bs_switch.xdc:11]
WARNING: [Vivado 12-180] No cells matched 'pfm_top_i/static_region/mgmt_debug_bridge/inst/bs_switch/inst/BSCAN_SWITCH.EXT_BSCAN.bscan_switch/m_bscan_drck[1]_INST_0'. [bs_switch.xdc:11]
WARNING: [Vivado 12-180] No cells matched 'pfm_top_i/static_region/mgmt_debug_bridge/inst/bs_switch/inst/BSCAN_SWITCH.EXT_BSCAN.bscan_switch/m_bscan_drck[1]_INST_0_i_1'. [bs_switch.xdc:11]
WARNING: [Vivado_Tcl 4-939] Waiver ID 'TIMING-14' object list should not be empty (perhaps an invalid wildcard was used or only unsupported objects). [bs_switch.xdc:11]
WARNING: [Vivado 12-180] No cells matched 'pfm_top_i/static_region/mgmt_debug_hub/inst/bs_switch/inst/BSCAN_SWITCH.EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0'. [bs_switch.xdc:11]
WARNING: [Vivado 12-180] No cells matched 'pfm_top_i/static_region/mgmt_debug_hub/inst/bs_switch/inst/BSCAN_SWITCH.EXT_BSCAN.bscan_switch/m_bscan_drck[1]_INST_0'. [bs_switch.xdc:11]
WARNING: [Vivado 12-180] No cells matched 'pfm_top_i/static_region/mgmt_debug_hub/inst/bs_switch/inst/BSCAN_SWITCH.EXT_BSCAN.bscan_switch/m_bscan_drck[1]_INST_0_i_1'. [bs_switch.xdc:11]
WARNING: [Vivado_Tcl 4-939] Waiver ID 'TIMING-14' object list should not be empty (perhaps an invalid wildcard was used or only unsupported objects). [bs_switch.xdc:11]
WARNING: [Vivado 12-180] No cells matched 'pfm_top_i/static_region/user_debug_bridge/inst/bs_switch_1/inst/BSCAN_SWITCH.EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0'. [bs_switch.xdc:11]
WARNING: [Vivado 12-180] No cells matched 'pfm_top_i/static_region/user_debug_bridge/inst/bs_switch_1/inst/BSCAN_SWITCH.EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1'. [bs_switch.xdc:11]
WARNING: [Vivado_Tcl 4-939] Waiver ID 'TIMING-14' object list should not be empty (perhaps an invalid wildcard was used or only unsupported objects). [bs_switch.xdc:11]
WARNING: [Vivado 12-180] No cells matched 'pfm_top_i/static_region/user_debug_hub/inst/bs_switch/inst/BSCAN_SWITCH.EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0'. [bs_switch.xdc:11]
WARNING: [Vivado 12-180] No cells matched 'pfm_top_i/static_region/user_debug_hub/inst/bs_switch/inst/BSCAN_SWITCH.EXT_BSCAN.bscan_switch/m_bscan_drck[1]_INST_0'. [bs_switch.xdc:11]
WARNING: [Vivado 12-180] No cells matched 'pfm_top_i/static_region/user_debug_hub/inst/bs_switch/inst/BSCAN_SWITCH.EXT_BSCAN.bscan_switch/m_bscan_drck[1]_INST_0_i_1'. [bs_switch.xdc:11]
WARNING: [Vivado_Tcl 4-939] Waiver ID 'TIMING-14' object list should not be empty (perhaps an invalid wildcard was used or only unsupported objects). [bs_switch.xdc:11]
WARNING: [Vivado_Tcl 4-919] Waiver ID 'CDC-1' -from list should not be empty. [pfm_top_microblaze_board_control_0.xdc:203]
WARNING: [Vivado_Tcl 4-919] Waiver ID 'CDC-1' -from list should not be empty. [pfm_top_microblaze_scheduler_0.xdc:177]
WARNING: [Vivado_Tcl 4-919] Waiver ID 'CDC-10' -from list should not be empty. [pfm_top_microblaze_board_control_0.xdc:206]
WARNING: [Vivado_Tcl 4-919] Waiver ID 'CDC-10' -from list should not be empty. [pfm_top_microblaze_scheduler_0.xdc:180]
WARNING: [Vivado_Tcl 4-919] Waiver ID 'CDC-13' -from list should not be empty. [pfm_top_microblaze_board_control_0.xdc:209]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-13' -to list should not be empty. [pfm_top_microblaze_board_control_0.xdc:212]
WARNING: [Vivado_Tcl 4-919] Waiver ID 'CDC-13' -from list should not be empty. [pfm_top_microblaze_scheduler_0.xdc:183]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-13' -to list should not be empty. [pfm_top_microblaze_scheduler_0.xdc:186]
WARNING: [Vivado_Tcl 4-919] Waiver ID 'CDC-15' -from list should not be empty. [pfm_top_microblaze_board_control_0.xdc:215]
WARNING: [Vivado_Tcl 4-919] Waiver ID 'CDC-15' -from list should not be empty. [pfm_top_microblaze_scheduler_0.xdc:189]
Finished Parsing XDC File [/home/ziyuanwang/GraphLily/generate_bitstream/build_balance_valtunsigned.2.4/proj/build_dir.hw/link/vivado/vpl/.local/hw_platform/xilinx_u280_xdma_201920_3_bb_locked/pfm_top_wrapper_early.xdc]
Parsing XDC File [/home/ziyuanwang/GraphLily/generate_bitstream/build_balance_valtunsigned.2.4/proj/build_dir.hw/link/vivado/vpl/.local/hw_platform/tcl_hooks/dynamic_impl.xdc]
get_pins: Time (s): cpu = 00:00:11 ; elapsed = 00:00:11 . Memory (MB): peak = 9263.562 ; gain = 0.000 ; free physical = 20760 ; free virtual = 460757
WARNING: [Vivado 12-180] No cells matched 'pfm_top_i/dynamic_region/memory_subsystem/inst/memory/ddr4_mem01'. [/home/ziyuanwang/GraphLily/generate_bitstream/build_balance_valtunsigned.2.4/proj/build_dir.hw/link/vivado/vpl/.local/hw_platform/tcl_hooks/dynamic_impl.xdc:107]
Finished Parsing XDC File [/home/ziyuanwang/GraphLily/generate_bitstream/build_balance_valtunsigned.2.4/proj/build_dir.hw/link/vivado/vpl/.local/hw_platform/tcl_hooks/dynamic_impl.xdc]
Parsing XDC File [/home/ziyuanwang/GraphLily/generate_bitstream/build_balance_valtunsigned.2.4/proj/build_dir.hw/link/vivado/vpl/output/dont_partition.xdc]
get_cells: Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 9263.562 ; gain = 0.000 ; free physical = 20892 ; free virtual = 460889
Finished Parsing XDC File [/home/ziyuanwang/GraphLily/generate_bitstream/build_balance_valtunsigned.2.4/proj/build_dir.hw/link/vivado/vpl/output/dont_partition.xdc]
Parsing XDC File [/home/ziyuanwang/GraphLily/generate_bitstream/build_balance_valtunsigned.2.4/proj/build_dir.hw/link/vivado/vpl/.local/hw_platform/xilinx_u280_xdma_201920_3_bb_locked/pfm_top_wrapper.xdc]
WARNING: [Timing 38-3] User defined clock exists on pin pfm_top_i/static_region/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pfm_top_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.pfm_top_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[24].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK [See ip_pcie4_uscale_plus_x1y0.xdc:113] and will prevent any subsequent automatic derivation of generated clocks on that pin. If the user defined clock specifies '-add', any existing auto-derived clocks on that pin are retained. [static_impl_normal.xdc:68]
WARNING: [Timing 38-3] User defined clock exists on pin pfm_top_i/static_region/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pfm_top_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.pfm_top_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[24].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK [See ip_pcie4_uscale_plus_x1y0.xdc:113] and will prevent any subsequent automatic derivation of generated clocks on that pin. If the user defined clock specifies '-add', any existing auto-derived clocks on that pin are retained. [static_impl_normal.xdc:68]
WARNING: [Timing 38-3] User defined clock exists on pin pfm_top_i/static_region/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pfm_top_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.pfm_top_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[24].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK [See ip_pcie4_uscale_plus_x1y0.xdc:113] and will prevent any subsequent automatic derivation of generated clocks on that pin. If the user defined clock specifies '-add', any existing auto-derived clocks on that pin are retained. [static_impl_normal.xdc:68]
WARNING: [Timing 38-3] User defined clock exists on pin pfm_top_i/static_region/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pfm_top_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.pfm_top_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[24].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK [See ip_pcie4_uscale_plus_x1y0.xdc:113] and will prevent any subsequent automatic derivation of generated clocks on that pin. If the user defined clock specifies '-add', any existing auto-derived clocks on that pin are retained. [static_impl_normal.xdc:68]
WARNING: [Timing 38-3] User defined clock exists on pin pfm_top_i/static_region/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pfm_top_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.pfm_top_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[25].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK [See ip_pcie4_uscale_plus_x1y0.xdc:113] and will prevent any subsequent automatic derivation of generated clocks on that pin. If the user defined clock specifies '-add', any existing auto-derived clocks on that pin are retained. [static_impl_normal.xdc:68]
WARNING: [Timing 38-3] User defined clock exists on pin pfm_top_i/static_region/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pfm_top_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.pfm_top_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[25].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK [See ip_pcie4_uscale_plus_x1y0.xdc:113] and will prevent any subsequent automatic derivation of generated clocks on that pin. If the user defined clock specifies '-add', any existing auto-derived clocks on that pin are retained. [static_impl_normal.xdc:68]
WARNING: [Timing 38-3] User defined clock exists on pin pfm_top_i/static_region/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pfm_top_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.pfm_top_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[25].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK [See ip_pcie4_uscale_plus_x1y0.xdc:113] and will prevent any subsequent automatic derivation of generated clocks on that pin. If the user defined clock specifies '-add', any existing auto-derived clocks on that pin are retained. [static_impl_normal.xdc:68]
WARNING: [Timing 38-3] User defined clock exists on pin pfm_top_i/static_region/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pfm_top_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.pfm_top_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[25].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK [See ip_pcie4_uscale_plus_x1y0.xdc:113] and will prevent any subsequent automatic derivation of generated clocks on that pin. If the user defined clock specifies '-add', any existing auto-derived clocks on that pin are retained. [static_impl_normal.xdc:68]
WARNING: [Timing 38-3] User defined clock exists on pin pfm_top_i/static_region/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pfm_top_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.pfm_top_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[26].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK [See ip_pcie4_uscale_plus_x1y0.xdc:113] and will prevent any subsequent automatic derivation of generated clocks on that pin. If the user defined clock specifies '-add', any existing auto-derived clocks on that pin are retained. [static_impl_normal.xdc:68]
WARNING: [Timing 38-3] User defined clock exists on pin pfm_top_i/static_region/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pfm_top_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.pfm_top_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[26].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK [See ip_pcie4_uscale_plus_x1y0.xdc:113] and will prevent any subsequent automatic derivation of generated clocks on that pin. If the user defined clock specifies '-add', any existing auto-derived clocks on that pin are retained. [static_impl_normal.xdc:68]
WARNING: [Timing 38-3] User defined clock exists on pin pfm_top_i/static_region/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pfm_top_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.pfm_top_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[26].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK [See ip_pcie4_uscale_plus_x1y0.xdc:113] and will prevent any subsequent automatic derivation of generated clocks on that pin. If the user defined clock specifies '-add', any existing auto-derived clocks on that pin are retained. [static_impl_normal.xdc:68]
WARNING: [Timing 38-3] User defined clock exists on pin pfm_top_i/static_region/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pfm_top_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.pfm_top_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[26].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK [See ip_pcie4_uscale_plus_x1y0.xdc:113] and will prevent any subsequent automatic derivation of generated clocks on that pin. If the user defined clock specifies '-add', any existing auto-derived clocks on that pin are retained. [static_impl_normal.xdc:68]
WARNING: [Timing 38-3] User defined clock exists on pin pfm_top_i/static_region/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pfm_top_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.pfm_top_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[27].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK [See ip_pcie4_uscale_plus_x1y0.xdc:113] and will prevent any subsequent automatic derivation of generated clocks on that pin. If the user defined clock specifies '-add', any existing auto-derived clocks on that pin are retained. [static_impl_normal.xdc:68]
WARNING: [Timing 38-3] User defined clock exists on pin pfm_top_i/static_region/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pfm_top_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.pfm_top_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[27].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK [See ip_pcie4_uscale_plus_x1y0.xdc:113] and will prevent any subsequent automatic derivation of generated clocks on that pin. If the user defined clock specifies '-add', any existing auto-derived clocks on that pin are retained. [static_impl_normal.xdc:68]
WARNING: [Timing 38-3] User defined clock exists on pin pfm_top_i/static_region/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pfm_top_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.pfm_top_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[27].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK [See ip_pcie4_uscale_plus_x1y0.xdc:113] and will prevent any subsequent automatic derivation of generated clocks on that pin. If the user defined clock specifies '-add', any existing auto-derived clocks on that pin are retained. [static_impl_normal.xdc:68]
WARNING: [Timing 38-3] User defined clock exists on pin pfm_top_i/static_region/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pfm_top_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.pfm_top_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[27].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK [See ip_pcie4_uscale_plus_x1y0.xdc:113] and will prevent any subsequent automatic derivation of generated clocks on that pin. If the user defined clock specifies '-add', any existing auto-derived clocks on that pin are retained. [static_impl_normal.xdc:68]
INFO: [Timing 38-2] Deriving generated clocks [static_impl_normal.xdc:68]
get_clocks: Time (s): cpu = 00:00:46 ; elapsed = 00:00:23 . Memory (MB): peak = 9263.562 ; gain = 0.000 ; free physical = 22715 ; free virtual = 462713
INFO: [Vivado 12-2286] Implicit search of objects for pattern 'clk_sck' matched to 'clock' objects. [static_impl_normal.xdc:68]
Resolution: To avoid ambiguous patterns, provide proper objects using get commands e.g. [get_nets xyz].
INFO: [Vivado 12-2286] Implicit search of objects for pattern 'clk_sck' matched to 'clock' objects. [static_impl_normal.xdc:69]
Resolution: To avoid ambiguous patterns, provide proper objects using get commands e.g. [get_nets xyz].
INFO: [Vivado 12-2286] Implicit search of objects for pattern 'clk_sck' matched to 'clock' objects. [static_impl_normal.xdc:72]
Resolution: To avoid ambiguous patterns, provide proper objects using get commands e.g. [get_nets xyz].
Finished Parsing XDC File [/home/ziyuanwang/GraphLily/generate_bitstream/build_balance_valtunsigned.2.4/proj/build_dir.hw/link/vivado/vpl/.local/hw_platform/xilinx_u280_xdma_201920_3_bb_locked/pfm_top_wrapper.xdc]
Parsing XDC File [/home/ziyuanwang/GraphLily/generate_bitstream/build_balance_valtunsigned.2.4/proj/build_dir.hw/link/vivado/vpl/.local/hw_platform/xilinx_u280_xdma_201920_3_bb_locked/pfm_top_wrapper_late.xdc]
WARNING: [Timing 38-3] User defined clock exists on pin pfm_top_i/static_region/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pfm_top_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.pfm_top_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[24].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK [See ip_pcie4_uscale_plus_x1y0.xdc:113] and will prevent any subsequent automatic derivation of generated clocks on that pin. If the user defined clock specifies '-add', any existing auto-derived clocks on that pin are retained. [bs_mux.xdc:2]
WARNING: [Timing 38-3] User defined clock exists on pin pfm_top_i/static_region/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pfm_top_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.pfm_top_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[24].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK [See ip_pcie4_uscale_plus_x1y0.xdc:113] and will prevent any subsequent automatic derivation of generated clocks on that pin. If the user defined clock specifies '-add', any existing auto-derived clocks on that pin are retained. [bs_mux.xdc:2]
WARNING: [Timing 38-3] User defined clock exists on pin pfm_top_i/static_region/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pfm_top_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.pfm_top_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[24].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK [See ip_pcie4_uscale_plus_x1y0.xdc:113] and will prevent any subsequent automatic derivation of generated clocks on that pin. If the user defined clock specifies '-add', any existing auto-derived clocks on that pin are retained. [bs_mux.xdc:2]
WARNING: [Timing 38-3] User defined clock exists on pin pfm_top_i/static_region/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pfm_top_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.pfm_top_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[24].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK [See ip_pcie4_uscale_plus_x1y0.xdc:113] and will prevent any subsequent automatic derivation of generated clocks on that pin. If the user defined clock specifies '-add', any existing auto-derived clocks on that pin are retained. [bs_mux.xdc:2]
WARNING: [Timing 38-3] User defined clock exists on pin pfm_top_i/static_region/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pfm_top_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.pfm_top_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[25].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK [See ip_pcie4_uscale_plus_x1y0.xdc:113] and will prevent any subsequent automatic derivation of generated clocks on that pin. If the user defined clock specifies '-add', any existing auto-derived clocks on that pin are retained. [bs_mux.xdc:2]
WARNING: [Timing 38-3] User defined clock exists on pin pfm_top_i/static_region/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pfm_top_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.pfm_top_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[25].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK [See ip_pcie4_uscale_plus_x1y0.xdc:113] and will prevent any subsequent automatic derivation of generated clocks on that pin. If the user defined clock specifies '-add', any existing auto-derived clocks on that pin are retained. [bs_mux.xdc:2]
WARNING: [Timing 38-3] User defined clock exists on pin pfm_top_i/static_region/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pfm_top_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.pfm_top_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[25].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK [See ip_pcie4_uscale_plus_x1y0.xdc:113] and will prevent any subsequent automatic derivation of generated clocks on that pin. If the user defined clock specifies '-add', any existing auto-derived clocks on that pin are retained. [bs_mux.xdc:2]
WARNING: [Timing 38-3] User defined clock exists on pin pfm_top_i/static_region/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pfm_top_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.pfm_top_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[25].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK [See ip_pcie4_uscale_plus_x1y0.xdc:113] and will prevent any subsequent automatic derivation of generated clocks on that pin. If the user defined clock specifies '-add', any existing auto-derived clocks on that pin are retained. [bs_mux.xdc:2]
WARNING: [Timing 38-3] User defined clock exists on pin pfm_top_i/static_region/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pfm_top_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.pfm_top_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[26].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK [See ip_pcie4_uscale_plus_x1y0.xdc:113] and will prevent any subsequent automatic derivation of generated clocks on that pin. If the user defined clock specifies '-add', any existing auto-derived clocks on that pin are retained. [bs_mux.xdc:2]
WARNING: [Timing 38-3] User defined clock exists on pin pfm_top_i/static_region/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pfm_top_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.pfm_top_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[26].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK [See ip_pcie4_uscale_plus_x1y0.xdc:113] and will prevent any subsequent automatic derivation of generated clocks on that pin. If the user defined clock specifies '-add', any existing auto-derived clocks on that pin are retained. [bs_mux.xdc:2]
WARNING: [Timing 38-3] User defined clock exists on pin pfm_top_i/static_region/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pfm_top_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.pfm_top_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[26].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK [See ip_pcie4_uscale_plus_x1y0.xdc:113] and will prevent any subsequent automatic derivation of generated clocks on that pin. If the user defined clock specifies '-add', any existing auto-derived clocks on that pin are retained. [bs_mux.xdc:2]
WARNING: [Timing 38-3] User defined clock exists on pin pfm_top_i/static_region/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pfm_top_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.pfm_top_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[26].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK [See ip_pcie4_uscale_plus_x1y0.xdc:113] and will prevent any subsequent automatic derivation of generated clocks on that pin. If the user defined clock specifies '-add', any existing auto-derived clocks on that pin are retained. [bs_mux.xdc:2]
WARNING: [Timing 38-3] User defined clock exists on pin pfm_top_i/static_region/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pfm_top_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.pfm_top_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[27].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK [See ip_pcie4_uscale_plus_x1y0.xdc:113] and will prevent any subsequent automatic derivation of generated clocks on that pin. If the user defined clock specifies '-add', any existing auto-derived clocks on that pin are retained. [bs_mux.xdc:2]
WARNING: [Timing 38-3] User defined clock exists on pin pfm_top_i/static_region/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pfm_top_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.pfm_top_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[27].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK [See ip_pcie4_uscale_plus_x1y0.xdc:113] and will prevent any subsequent automatic derivation of generated clocks on that pin. If the user defined clock specifies '-add', any existing auto-derived clocks on that pin are retained. [bs_mux.xdc:2]
WARNING: [Timing 38-3] User defined clock exists on pin pfm_top_i/static_region/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pfm_top_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.pfm_top_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[27].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK [See ip_pcie4_uscale_plus_x1y0.xdc:113] and will prevent any subsequent automatic derivation of generated clocks on that pin. If the user defined clock specifies '-add', any existing auto-derived clocks on that pin are retained. [bs_mux.xdc:2]
WARNING: [Timing 38-3] User defined clock exists on pin pfm_top_i/static_region/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pfm_top_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.pfm_top_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[27].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK [See ip_pcie4_uscale_plus_x1y0.xdc:113] and will prevent any subsequent automatic derivation of generated clocks on that pin. If the user defined clock specifies '-add', any existing auto-derived clocks on that pin are retained. [bs_mux.xdc:2]
get_clocks: Time (s): cpu = 00:00:21 ; elapsed = 00:00:10 . Memory (MB): peak = 9263.562 ; gain = 0.000 ; free physical = 22682 ; free virtual = 462679
WARNING: [Timing 38-3] User defined clock exists on pin pfm_top_i/static_region/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pfm_top_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.pfm_top_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[24].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK [See ip_pcie4_uscale_plus_x1y0.xdc:113] and will prevent any subsequent automatic derivation of generated clocks on that pin. If the user defined clock specifies '-add', any existing auto-derived clocks on that pin are retained. [bs_mux.xdc:6]
WARNING: [Timing 38-3] User defined clock exists on pin pfm_top_i/static_region/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pfm_top_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.pfm_top_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[24].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK [See ip_pcie4_uscale_plus_x1y0.xdc:113] and will prevent any subsequent automatic derivation of generated clocks on that pin. If the user defined clock specifies '-add', any existing auto-derived clocks on that pin are retained. [bs_mux.xdc:6]
WARNING: [Timing 38-3] User defined clock exists on pin pfm_top_i/static_region/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pfm_top_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.pfm_top_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[24].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK [See ip_pcie4_uscale_plus_x1y0.xdc:113] and will prevent any subsequent automatic derivation of generated clocks on that pin. If the user defined clock specifies '-add', any existing auto-derived clocks on that pin are retained. [bs_mux.xdc:6]
WARNING: [Timing 38-3] User defined clock exists on pin pfm_top_i/static_region/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pfm_top_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.pfm_top_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[24].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK [See ip_pcie4_uscale_plus_x1y0.xdc:113] and will prevent any subsequent automatic derivation of generated clocks on that pin. If the user defined clock specifies '-add', any existing auto-derived clocks on that pin are retained. [bs_mux.xdc:6]
WARNING: [Timing 38-3] User defined clock exists on pin pfm_top_i/static_region/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pfm_top_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.pfm_top_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[25].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK [See ip_pcie4_uscale_plus_x1y0.xdc:113] and will prevent any subsequent automatic derivation of generated clocks on that pin. If the user defined clock specifies '-add', any existing auto-derived clocks on that pin are retained. [bs_mux.xdc:6]
WARNING: [Timing 38-3] User defined clock exists on pin pfm_top_i/static_region/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pfm_top_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.pfm_top_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[25].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK [See ip_pcie4_uscale_plus_x1y0.xdc:113] and will prevent any subsequent automatic derivation of generated clocks on that pin. If the user defined clock specifies '-add', any existing auto-derived clocks on that pin are retained. [bs_mux.xdc:6]
WARNING: [Timing 38-3] User defined clock exists on pin pfm_top_i/static_region/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pfm_top_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.pfm_top_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[25].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK [See ip_pcie4_uscale_plus_x1y0.xdc:113] and will prevent any subsequent automatic derivation of generated clocks on that pin. If the user defined clock specifies '-add', any existing auto-derived clocks on that pin are retained. [bs_mux.xdc:6]
WARNING: [Timing 38-3] User defined clock exists on pin pfm_top_i/static_region/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pfm_top_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.pfm_top_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[25].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK [See ip_pcie4_uscale_plus_x1y0.xdc:113] and will prevent any subsequent automatic derivation of generated clocks on that pin. If the user defined clock specifies '-add', any existing auto-derived clocks on that pin are retained. [bs_mux.xdc:6]
WARNING: [Timing 38-3] User defined clock exists on pin pfm_top_i/static_region/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pfm_top_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.pfm_top_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[26].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK [See ip_pcie4_uscale_plus_x1y0.xdc:113] and will prevent any subsequent automatic derivation of generated clocks on that pin. If the user defined clock specifies '-add', any existing auto-derived clocks on that pin are retained. [bs_mux.xdc:6]
WARNING: [Timing 38-3] User defined clock exists on pin pfm_top_i/static_region/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pfm_top_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.pfm_top_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[26].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK [See ip_pcie4_uscale_plus_x1y0.xdc:113] and will prevent any subsequent automatic derivation of generated clocks on that pin. If the user defined clock specifies '-add', any existing auto-derived clocks on that pin are retained. [bs_mux.xdc:6]
WARNING: [Timing 38-3] User defined clock exists on pin pfm_top_i/static_region/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pfm_top_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.pfm_top_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[26].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK [See ip_pcie4_uscale_plus_x1y0.xdc:113] and will prevent any subsequent automatic derivation of generated clocks on that pin. If the user defined clock specifies '-add', any existing auto-derived clocks on that pin are retained. [bs_mux.xdc:6]
WARNING: [Timing 38-3] User defined clock exists on pin pfm_top_i/static_region/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pfm_top_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.pfm_top_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[26].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK [See ip_pcie4_uscale_plus_x1y0.xdc:113] and will prevent any subsequent automatic derivation of generated clocks on that pin. If the user defined clock specifies '-add', any existing auto-derived clocks on that pin are retained. [bs_mux.xdc:6]
WARNING: [Timing 38-3] User defined clock exists on pin pfm_top_i/static_region/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pfm_top_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.pfm_top_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[27].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK [See ip_pcie4_uscale_plus_x1y0.xdc:113] and will prevent any subsequent automatic derivation of generated clocks on that pin. If the user defined clock specifies '-add', any existing auto-derived clocks on that pin are retained. [bs_mux.xdc:6]
WARNING: [Timing 38-3] User defined clock exists on pin pfm_top_i/static_region/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pfm_top_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.pfm_top_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[27].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK [See ip_pcie4_uscale_plus_x1y0.xdc:113] and will prevent any subsequent automatic derivation of generated clocks on that pin. If the user defined clock specifies '-add', any existing auto-derived clocks on that pin are retained. [bs_mux.xdc:6]
WARNING: [Timing 38-3] User defined clock exists on pin pfm_top_i/static_region/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pfm_top_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.pfm_top_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[27].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK [See ip_pcie4_uscale_plus_x1y0.xdc:113] and will prevent any subsequent automatic derivation of generated clocks on that pin. If the user defined clock specifies '-add', any existing auto-derived clocks on that pin are retained. [bs_mux.xdc:6]
WARNING: [Timing 38-3] User defined clock exists on pin pfm_top_i/static_region/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pfm_top_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.pfm_top_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[27].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK [See ip_pcie4_uscale_plus_x1y0.xdc:113] and will prevent any subsequent automatic derivation of generated clocks on that pin. If the user defined clock specifies '-add', any existing auto-derived clocks on that pin are retained. [bs_mux.xdc:6]
get_clocks: Time (s): cpu = 00:00:44 ; elapsed = 00:00:23 . Memory (MB): peak = 9263.562 ; gain = 0.000 ; free physical = 22678 ; free virtual = 462676
WARNING: [Timing 38-3] User defined clock exists on pin pfm_top_i/static_region/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pfm_top_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.pfm_top_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[24].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK [See ip_pcie4_uscale_plus_x1y0.xdc:113] and will prevent any subsequent automatic derivation of generated clocks on that pin. If the user defined clock specifies '-add', any existing auto-derived clocks on that pin are retained. [pfm_top_auto_cc_21_clocks.xdc:18]
WARNING: [Timing 38-3] User defined clock exists on pin pfm_top_i/static_region/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pfm_top_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.pfm_top_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[24].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK [See ip_pcie4_uscale_plus_x1y0.xdc:113] and will prevent any subsequent automatic derivation of generated clocks on that pin. If the user defined clock specifies '-add', any existing auto-derived clocks on that pin are retained. [pfm_top_auto_cc_21_clocks.xdc:18]
WARNING: [Timing 38-3] User defined clock exists on pin pfm_top_i/static_region/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pfm_top_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.pfm_top_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[24].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK [See ip_pcie4_uscale_plus_x1y0.xdc:113] and will prevent any subsequent automatic derivation of generated clocks on that pin. If the user defined clock specifies '-add', any existing auto-derived clocks on that pin are retained. [pfm_top_auto_cc_21_clocks.xdc:18]
WARNING: [Timing 38-3] User defined clock exists on pin pfm_top_i/static_region/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pfm_top_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.pfm_top_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[24].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK [See ip_pcie4_uscale_plus_x1y0.xdc:113] and will prevent any subsequent automatic derivation of generated clocks on that pin. If the user defined clock specifies '-add', any existing auto-derived clocks on that pin are retained. [pfm_top_auto_cc_21_clocks.xdc:18]
WARNING: [Timing 38-3] User defined clock exists on pin pfm_top_i/static_region/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pfm_top_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.pfm_top_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[25].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK [See ip_pcie4_uscale_plus_x1y0.xdc:113] and will prevent any subsequent automatic derivation of generated clocks on that pin. If the user defined clock specifies '-add', any existing auto-derived clocks on that pin are retained. [pfm_top_auto_cc_21_clocks.xdc:18]
WARNING: [Timing 38-3] User defined clock exists on pin pfm_top_i/static_region/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pfm_top_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.pfm_top_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[25].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK [See ip_pcie4_uscale_plus_x1y0.xdc:113] and will prevent any subsequent automatic derivation of generated clocks on that pin. If the user defined clock specifies '-add', any existing auto-derived clocks on that pin are retained. [pfm_top_auto_cc_21_clocks.xdc:18]
WARNING: [Timing 38-3] User defined clock exists on pin pfm_top_i/static_region/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pfm_top_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.pfm_top_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[25].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK [See ip_pcie4_uscale_plus_x1y0.xdc:113] and will prevent any subsequent automatic derivation of generated clocks on that pin. If the user defined clock specifies '-add', any existing auto-derived clocks on that pin are retained. [pfm_top_auto_cc_21_clocks.xdc:18]
WARNING: [Timing 38-3] User defined clock exists on pin pfm_top_i/static_region/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pfm_top_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.pfm_top_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[25].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK [See ip_pcie4_uscale_plus_x1y0.xdc:113] and will prevent any subsequent automatic derivation of generated clocks on that pin. If the user defined clock specifies '-add', any existing auto-derived clocks on that pin are retained. [pfm_top_auto_cc_21_clocks.xdc:18]
WARNING: [Timing 38-3] User defined clock exists on pin pfm_top_i/static_region/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pfm_top_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.pfm_top_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[26].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK [See ip_pcie4_uscale_plus_x1y0.xdc:113] and will prevent any subsequent automatic derivation of generated clocks on that pin. If the user defined clock specifies '-add', any existing auto-derived clocks on that pin are retained. [pfm_top_auto_cc_21_clocks.xdc:18]
WARNING: [Timing 38-3] User defined clock exists on pin pfm_top_i/static_region/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pfm_top_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.pfm_top_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[26].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK [See ip_pcie4_uscale_plus_x1y0.xdc:113] and will prevent any subsequent automatic derivation of generated clocks on that pin. If the user defined clock specifies '-add', any existing auto-derived clocks on that pin are retained. [pfm_top_auto_cc_21_clocks.xdc:18]
WARNING: [Timing 38-3] User defined clock exists on pin pfm_top_i/static_region/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pfm_top_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.pfm_top_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[26].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK [See ip_pcie4_uscale_plus_x1y0.xdc:113] and will prevent any subsequent automatic derivation of generated clocks on that pin. If the user defined clock specifies '-add', any existing auto-derived clocks on that pin are retained. [pfm_top_auto_cc_21_clocks.xdc:18]
WARNING: [Timing 38-3] User defined clock exists on pin pfm_top_i/static_region/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pfm_top_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.pfm_top_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[26].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK [See ip_pcie4_uscale_plus_x1y0.xdc:113] and will prevent any subsequent automatic derivation of generated clocks on that pin. If the user defined clock specifies '-add', any existing auto-derived clocks on that pin are retained. [pfm_top_auto_cc_21_clocks.xdc:18]
WARNING: [Timing 38-3] User defined clock exists on pin pfm_top_i/static_region/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pfm_top_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.pfm_top_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[27].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK [See ip_pcie4_uscale_plus_x1y0.xdc:113] and will prevent any subsequent automatic derivation of generated clocks on that pin. If the user defined clock specifies '-add', any existing auto-derived clocks on that pin are retained. [pfm_top_auto_cc_21_clocks.xdc:18]
WARNING: [Timing 38-3] User defined clock exists on pin pfm_top_i/static_region/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pfm_top_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.pfm_top_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[27].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK [See ip_pcie4_uscale_plus_x1y0.xdc:113] and will prevent any subsequent automatic derivation of generated clocks on that pin. If the user defined clock specifies '-add', any existing auto-derived clocks on that pin are retained. [pfm_top_auto_cc_21_clocks.xdc:18]
WARNING: [Timing 38-3] User defined clock exists on pin pfm_top_i/static_region/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pfm_top_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.pfm_top_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[27].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK [See ip_pcie4_uscale_plus_x1y0.xdc:113] and will prevent any subsequent automatic derivation of generated clocks on that pin. If the user defined clock specifies '-add', any existing auto-derived clocks on that pin are retained. [pfm_top_auto_cc_21_clocks.xdc:18]
WARNING: [Timing 38-3] User defined clock exists on pin pfm_top_i/static_region/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pfm_top_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.pfm_top_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[27].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK [See ip_pcie4_uscale_plus_x1y0.xdc:113] and will prevent any subsequent automatic derivation of generated clocks on that pin. If the user defined clock specifies '-add', any existing auto-derived clocks on that pin are retained. [pfm_top_auto_cc_21_clocks.xdc:18]
all_fanout: Time (s): cpu = 00:00:16 ; elapsed = 00:00:08 . Memory (MB): peak = 9263.562 ; gain = 0.000 ; free physical = 22577 ; free virtual = 462575
WARNING: [Vivado 12-180] No cells matched 'pfm_top_i/static_region/interconnect_axilite_static_user/s02_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi'. [pfm_top_auto_cc_21_clocks.xdc:30]
WARNING: [Vivado 12-180] No cells matched 'pfm_top_i/static_region/interconnect_axilite_static_user/s02_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi_i_1'. [pfm_top_auto_cc_21_clocks.xdc:30]
WARNING: [Vivado_Tcl 4-939] Waiver ID 'LUTAR-1' object list should not be empty (perhaps an invalid wildcard was used or only unsupported objects). [pfm_top_auto_cc_21_clocks.xdc:30]
WARNING: [Vivado 12-180] No cells matched 'pfm_top_i/static_region/interconnect_axilite_static_user/s03_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi'. [pfm_top_auto_cc_22_clocks.xdc:30]
WARNING: [Vivado 12-180] No cells matched 'pfm_top_i/static_region/interconnect_axilite_static_user/s03_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi_i_1'. [pfm_top_auto_cc_22_clocks.xdc:30]
WARNING: [Vivado_Tcl 4-939] Waiver ID 'LUTAR-1' object list should not be empty (perhaps an invalid wildcard was used or only unsupported objects). [pfm_top_auto_cc_22_clocks.xdc:30]
WARNING: [Vivado 12-180] No cells matched 'pfm_top_i/static_region/interconnect_axilite_static_user/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi'. [pfm_top_auto_cc_16_clocks.xdc:30]
WARNING: [Vivado 12-180] No cells matched 'pfm_top_i/static_region/interconnect_axilite_static_user/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi_i_1'. [pfm_top_auto_cc_16_clocks.xdc:30]
WARNING: [Vivado_Tcl 4-939] Waiver ID 'LUTAR-1' object list should not be empty (perhaps an invalid wildcard was used or only unsupported objects). [pfm_top_auto_cc_16_clocks.xdc:30]
WARNING: [Vivado 12-180] No cells matched 'pfm_top_i/static_region/interconnect_axilite_static_user/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi'. [pfm_top_auto_cc_17_clocks.xdc:30]
WARNING: [Vivado 12-180] No cells matched 'pfm_top_i/static_region/interconnect_axilite_static_user/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi_i_1'. [pfm_top_auto_cc_17_clocks.xdc:30]
WARNING: [Vivado_Tcl 4-939] Waiver ID 'LUTAR-1' object list should not be empty (perhaps an invalid wildcard was used or only unsupported objects). [pfm_top_auto_cc_17_clocks.xdc:30]
WARNING: [Vivado 12-180] No cells matched 'pfm_top_i/static_region/interconnect_axilite_static_user/m04_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi'. [pfm_top_auto_cc_18_clocks.xdc:30]
WARNING: [Vivado 12-180] No cells matched 'pfm_top_i/static_region/interconnect_axilite_static_user/m04_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi_i_1'. [pfm_top_auto_cc_18_clocks.xdc:30]
WARNING: [Vivado_Tcl 4-939] Waiver ID 'LUTAR-1' object list should not be empty (perhaps an invalid wildcard was used or only unsupported objects). [pfm_top_auto_cc_18_clocks.xdc:30]
WARNING: [Vivado 12-180] No cells matched 'pfm_top_i/static_region/interconnect_axilite_static_user/m06_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi'. [pfm_top_auto_cc_19_clocks.xdc:30]
WARNING: [Vivado 12-180] No cells matched 'pfm_top_i/static_region/interconnect_axilite_static_user/m06_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi_i_1'. [pfm_top_auto_cc_19_clocks.xdc:30]
WARNING: [Vivado_Tcl 4-939] Waiver ID 'LUTAR-1' object list should not be empty (perhaps an invalid wildcard was used or only unsupported objects). [pfm_top_auto_cc_19_clocks.xdc:30]
WARNING: [Vivado 12-180] No cells matched 'pfm_top_i/static_region/mgmt_debug_bridge/inst/bsip/inst/USE_SOFTBSCAN.U_BSCAN_TAP//i_'. [bsip.xdc:12]
WARNING: [Vivado_Tcl 4-939] Waiver ID 'TIMING-14' object list should not be empty (perhaps an invalid wildcard was used or only unsupported objects). [bsip.xdc:12]
WARNING: [Vivado 12-180] No cells matched 'pfm_top_i/static_region/mgmt_debug_bridge/inst/bsip/inst/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_TAP/update_INST_0'. [bsip.xdc:14]
WARNING: [Vivado_Tcl 4-939] Waiver ID 'TIMING-14' object list should not be empty (perhaps an invalid wildcard was used or only unsupported objects). [bsip.xdc:14]
WARNING: [Vivado 12-180] No cells matched 'pfm_top_i/static_region/mgmt_debug_bridge/inst/bs_mux/inst/drck_INST_0'. [bs_mux.xdc:14]
WARNING: [Vivado_Tcl 4-939] Waiver ID 'TIMING-14' object list should not be empty (perhaps an invalid wildcard was used or only unsupported objects). [bs_mux.xdc:14]
WARNING: [Vivado 12-180] No cells matched 'pfm_top_i/static_region/mgmt_debug_bridge/inst/bs_mux/inst/update_INST_0'. [bs_mux.xdc:16]
WARNING: [Vivado_Tcl 4-939] Waiver ID 'TIMING-14' object list should not be empty (perhaps an invalid wildcard was used or only unsupported objects). [bs_mux.xdc:16]
WARNING: [Vivado 12-180] No cells matched 'pfm_top_i/static_region/user_debug_bridge/inst/bsip/inst/USE_SOFTBSCAN.U_BSCAN_TAP//i_'. [bsip.xdc:12]
WARNING: [Vivado_Tcl 4-939] Waiver ID 'TIMING-14' object list should not be empty (perhaps an invalid wildcard was used or only unsupported objects). [bsip.xdc:12]
WARNING: [Vivado 12-180] No cells matched 'pfm_top_i/static_region/user_debug_bridge/inst/bsip/inst/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_TAP/update_INST_0'. [bsip.xdc:14]
WARNING: [Vivado_Tcl 4-939] Waiver ID 'TIMING-14' object list should not be empty (perhaps an invalid wildcard was used or only unsupported objects). [bsip.xdc:14]
WARNING: [Vivado_Tcl 4-935] Waiver ID 'CDC-1' is a duplicate and will not be added again. [axi_jtag.xdc:16]
WARNING: [Vivado_Tcl 4-935] Waiver ID 'CDC-1' is a duplicate and will not be added again. [axi_jtag.xdc:17]
WARNING: [Vivado_Tcl 4-935] Waiver ID 'CDC-1' is a duplicate and will not be added again. [axi_jtag.xdc:16]
WARNING: [Vivado_Tcl 4-935] Waiver ID 'CDC-1' is a duplicate and will not be added again. [axi_jtag.xdc:17]
WARNING: [Vivado_Tcl 4-935] Waiver ID 'CDC-15' is a duplicate and will not be added again. [axi_jtag.xdc:18]
WARNING: [Vivado_Tcl 4-935] Waiver ID 'CDC-15' is a duplicate and will not be added again. [axi_jtag.xdc:18]
Finished Parsing XDC File [/home/ziyuanwang/GraphLily/generate_bitstream/build_balance_valtunsigned.2.4/proj/build_dir.hw/link/vivado/vpl/.local/hw_platform/xilinx_u280_xdma_201920_3_bb_locked/pfm_top_wrapper_late.xdc]
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Read XDEF File: Time (s): cpu = 00:00:13 ; elapsed = 00:00:13 . Memory (MB): peak = 9263.562 ; gain = 0.000 ; free physical = 22385 ; free virtual = 462429
Restored from archive | CPU: 13.570000 secs | Memory: 217.159126 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:13 ; elapsed = 00:00:14 . Memory (MB): peak = 9263.562 ; gain = 0.000 ; free physical = 22385 ; free virtual = 462429
WARNING: [Constraints 18-4434] Global Clock Buffer 'pfm_top_i/static_region/base_clocking/clk_wiz_0/inst/clkout1_buf' is LOCed to site 'BUFGCE_X0Y265'. Using a LOC constraint to assign the placement of a Global Clock Buffer can result in sub-optimal placement results.
Resolution: Remove the LOC constraint and use the CLOCK_REGION constraint to assign a Global Clock Buffer to a CLOCK_REGION.
WARNING: [Constraints 18-4434] Global Clock Buffer 'pfm_top_i/static_region/base_clocking/clkwiz_hbm_aclk/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf' is LOCed to site 'BUFGCE_X0Y72'. Using a LOC constraint to assign the placement of a Global Clock Buffer can result in sub-optimal placement results.
Resolution: Remove the LOC constraint and use the CLOCK_REGION constraint to assign a Global Clock Buffer to a CLOCK_REGION.
WARNING: [Constraints 18-4434] Global Clock Buffer 'pfm_top_i/static_region/base_clocking/clkwiz_kernel/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf' is LOCed to site 'BUFGCE_X0Y194'. Using a LOC constraint to assign the placement of a Global Clock Buffer can result in sub-optimal placement results.
Resolution: Remove the LOC constraint and use the CLOCK_REGION constraint to assign a Global Clock Buffer to a CLOCK_REGION.
WARNING: [Constraints 18-4434] Global Clock Buffer 'pfm_top_i/static_region/base_clocking/clkwiz_kernel2/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf' is LOCed to site 'BUFGCE_X0Y273'. Using a LOC constraint to assign the placement of a Global Clock Buffer can result in sub-optimal placement results.
Resolution: Remove the LOC constraint and use the CLOCK_REGION constraint to assign a Global Clock Buffer to a CLOCK_REGION.
WARNING: [Constraints 18-4434] Global Clock Buffer 'pfm_top_i/static_region/base_clocking/clkwiz_pcie/inst/clkout1_buf' is LOCed to site 'BUFGCE_X0Y79'. Using a LOC constraint to assign the placement of a Global Clock Buffer can result in sub-optimal placement results.
Resolution: Remove the LOC constraint and use the CLOCK_REGION constraint to assign a Global Clock Buffer to a CLOCK_REGION.
WARNING: [Constraints 18-4434] Global Clock Buffer 'pfm_top_i/static_region/base_clocking/clkwiz_scheduler/inst/clkout1_buf' is LOCed to site 'BUFGCE_X0Y243'. Using a LOC constraint to assign the placement of a Global Clock Buffer can result in sub-optimal placement results.
Resolution: Remove the LOC constraint and use the CLOCK_REGION constraint to assign a Global Clock Buffer to a CLOCK_REGION.
WARNING: [Constraints 18-4434] Global Clock Buffer 'pfm_top_i/static_region/base_clocking/clkwiz_sysclks/inst/clkout1_buf' is LOCed to site 'BUFGCE_X0Y80'. Using a LOC constraint to assign the placement of a Global Clock Buffer can result in sub-optimal placement results.
Resolution: Remove the LOC constraint and use the CLOCK_REGION constraint to assign a Global Clock Buffer to a CLOCK_REGION.
WARNING: [Constraints 18-4434] Global Clock Buffer 'pfm_top_i/static_region/base_clocking/util_ds_buf_0/U0/USE_BUFG.GEN_BUFG[0].BUFG_U' is LOCed to site 'BUFGCE_X0Y280'. Using a LOC constraint to assign the placement of a Global Clock Buffer can result in sub-optimal placement results.
Resolution: Remove the LOC constraint and use the CLOCK_REGION constraint to assign a Global Clock Buffer to a CLOCK_REGION.
WARNING: [Constraints 18-4434] Global Clock Buffer 'pfm_top_i/static_region/brd_mgmt_scheduler/mdm_board_control/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native' is LOCed to site 'BUFGCE_X0Y198'. Using a LOC constraint to assign the placement of a Global Clock Buffer can result in sub-optimal placement results.
Resolution: Remove the LOC constraint and use the CLOCK_REGION constraint to assign a Global Clock Buffer to a CLOCK_REGION.
WARNING: [Constraints 18-4434] Global Clock Buffer 'pfm_top_i/static_region/brd_mgmt_scheduler/mdm_board_control/U0/Use_External.Use_BSCANID.No_Dbg_Reg_Access.BUFG_UPDATE/Using_FPGA.Native' is LOCed to site 'BUFGCE_X0Y202'. Using a LOC constraint to assign the placement of a Global Clock Buffer can result in sub-optimal placement results.
Resolution: Remove the LOC constraint and use the CLOCK_REGION constraint to assign a Global Clock Buffer to a CLOCK_REGION.
WARNING: [Constraints 18-4434] Global Clock Buffer 'pfm_top_i/static_region/jtag_fallback/inst/bs_switch/inst/BSCAN_SWITCH.N_EXT_BSCAN.u_bufg_icon_tck' is LOCed to site 'BUFGCE_X0Y75'. Using a LOC constraint to assign the placement of a Global Clock Buffer can result in sub-optimal placement results.
Resolution: Remove the LOC constraint and use the CLOCK_REGION constraint to assign a Global Clock Buffer to a CLOCK_REGION.
WARNING: [Constraints 18-4434] Global Clock Buffer 'pfm_top_i/static_region/mgmt_debug_bridge/inst/bs_mux/inst/u_bufg_mux' is LOCed to site 'BUFGCTRL_X0Y30'. Using a LOC constraint to assign the placement of a Global Clock Buffer can result in sub-optimal placement results.
Resolution: Remove the LOC constraint and use the CLOCK_REGION constraint to assign a Global Clock Buffer to a CLOCK_REGION.
WARNING: [Constraints 18-4434] Global Clock Buffer 'pfm_top_i/static_region/mgmt_debug_bridge/inst/bsip/inst/USE_SOFTBSCAN.U_TAP_TCKBUFG' is LOCed to site 'BUFGCE_X0Y82'. Using a LOC constraint to assign the placement of a Global Clock Buffer can result in sub-optimal placement results.
Resolution: Remove the LOC constraint and use the CLOCK_REGION constraint to assign a Global Clock Buffer to a CLOCK_REGION.
WARNING: [Constraints 18-4434] Global Clock Buffer 'pfm_top_i/static_region/pcie/inst/bufg_gt_sysclk' is LOCed to site 'BUFG_GT_X1Y47'. Using a LOC constraint to assign the placement of a Global Clock Buffer can result in sub-optimal placement results.
Resolution: Remove the LOC constraint and use the CLOCK_REGION constraint to assign a Global Clock Buffer to a CLOCK_REGION.
WARNING: [Constraints 18-4434] Global Clock Buffer 'pfm_top_i/static_region/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pfm_top_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.pfm_top_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_7_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_7_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst' is LOCed to site 'BUFG_GT_X1Y10'. Using a LOC constraint to assign the placement of a Global Clock Buffer can result in sub-optimal placement results.
Resolution: Remove the LOC constraint and use the CLOCK_REGION constraint to assign a Global Clock Buffer to a CLOCK_REGION.
WARNING: [Constraints 18-4434] Global Clock Buffer 'pfm_top_i/static_region/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pfm_top_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.pfm_top_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[10].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_7_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_7_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst' is LOCed to site 'BUFG_GT_X1Y61'. Using a LOC constraint to assign the placement of a Global Clock Buffer can result in sub-optimal placement results.
Resolution: Remove the LOC constraint and use the CLOCK_REGION constraint to assign a Global Clock Buffer to a CLOCK_REGION.
WARNING: [Constraints 18-4434] Global Clock Buffer 'pfm_top_i/static_region/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pfm_top_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.pfm_top_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[11].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_7_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_7_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst' is LOCed to site 'BUFG_GT_X1Y70'. Using a LOC constraint to assign the placement of a Global Clock Buffer can result in sub-optimal placement results.
Resolution: Remove the LOC constraint and use the CLOCK_REGION constraint to assign a Global Clock Buffer to a CLOCK_REGION.
WARNING: [Constraints 18-4434] Global Clock Buffer 'pfm_top_i/static_region/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pfm_top_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.pfm_top_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[12].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_7_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_7_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst' is LOCed to site 'BUFG_GT_X1Y85'. Using a LOC constraint to assign the placement of a Global Clock Buffer can result in sub-optimal placement results.
Resolution: Remove the LOC constraint and use the CLOCK_REGION constraint to assign a Global Clock Buffer to a CLOCK_REGION.
WARNING: [Constraints 18-4434] Global Clock Buffer 'pfm_top_i/static_region/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pfm_top_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.pfm_top_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[13].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_7_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_7_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst' is LOCed to site 'BUFG_GT_X1Y87'. Using a LOC constraint to assign the placement of a Global Clock Buffer can result in sub-optimal placement results.
Resolution: Remove the LOC constraint and use the CLOCK_REGION constraint to assign a Global Clock Buffer to a CLOCK_REGION.
WARNING: [Constraints 18-4434] Global Clock Buffer 'pfm_top_i/static_region/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pfm_top_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.pfm_top_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[14].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_7_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_7_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst' is LOCed to site 'BUFG_GT_X1Y91'. Using a LOC constraint to assign the placement of a Global Clock Buffer can result in sub-optimal placement results.
Resolution: Remove the LOC constraint and use the CLOCK_REGION constraint to assign a Global Clock Buffer to a CLOCK_REGION.
WARNING: [Constraints 18-4434] Global Clock Buffer 'pfm_top_i/static_region/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pfm_top_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.pfm_top_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[15].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_7_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_7_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst' is LOCed to site 'BUFG_GT_X1Y93'. Using a LOC constraint to assign the placement of a Global Clock Buffer can result in sub-optimal placement results.
Resolution: Remove the LOC constraint and use the CLOCK_REGION constraint to assign a Global Clock Buffer to a CLOCK_REGION.
WARNING: [Constraints 18-4434] Global Clock Buffer 'pfm_top_i/static_region/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pfm_top_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.pfm_top_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[1].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_7_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_7_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst' is LOCed to site 'BUFG_GT_X1Y22'. Using a LOC constraint to assign the placement of a Global Clock Buffer can result in sub-optimal placement results.
Resolution: Remove the LOC constraint and use the CLOCK_REGION constraint to assign a Global Clock Buffer to a CLOCK_REGION.
WARNING: [Constraints 18-4434] Global Clock Buffer 'pfm_top_i/static_region/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pfm_top_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.pfm_top_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[2].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_7_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_7_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst' is LOCed to site 'BUFG_GT_X1Y21'. Using a LOC constraint to assign the placement of a Global Clock Buffer can result in sub-optimal placement results.
Resolution: Remove the LOC constraint and use the CLOCK_REGION constraint to assign a Global Clock Buffer to a CLOCK_REGION.
WARNING: [Constraints 18-4434] Global Clock Buffer 'pfm_top_i/static_region/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pfm_top_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.pfm_top_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[3].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_7_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_7_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst' is LOCed to site 'BUFG_GT_X1Y15'. Using a LOC constraint to assign the placement of a Global Clock Buffer can result in sub-optimal placement results.
Resolution: Remove the LOC constraint and use the CLOCK_REGION constraint to assign a Global Clock Buffer to a CLOCK_REGION.
WARNING: [Constraints 18-4434] Global Clock Buffer 'pfm_top_i/static_region/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pfm_top_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.pfm_top_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[4].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_7_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_7_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst' is LOCed to site 'BUFG_GT_X1Y37'. Using a LOC constraint to assign the placement of a Global Clock Buffer can result in sub-optimal placement results.
Resolution: Remove the LOC constraint and use the CLOCK_REGION constraint to assign a Global Clock Buffer to a CLOCK_REGION.
WARNING: [Constraints 18-4434] Global Clock Buffer 'pfm_top_i/static_region/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pfm_top_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.pfm_top_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[5].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_7_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_7_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst' is LOCed to site 'BUFG_GT_X1Y43'. Using a LOC constraint to assign the placement of a Global Clock Buffer can result in sub-optimal placement results.
Resolution: Remove the LOC constraint and use the CLOCK_REGION constraint to assign a Global Clock Buffer to a CLOCK_REGION.
WARNING: [Constraints 18-4434] Global Clock Buffer 'pfm_top_i/static_region/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pfm_top_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.pfm_top_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[6].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_7_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_7_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst' is LOCed to site 'BUFG_GT_X1Y29'. Using a LOC constraint to assign the placement of a Global Clock Buffer can result in sub-optimal placement results.
Resolution: Remove the LOC constraint and use the CLOCK_REGION constraint to assign a Global Clock Buffer to a CLOCK_REGION.
WARNING: [Constraints 18-4434] Global Clock Buffer 'pfm_top_i/static_region/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pfm_top_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.pfm_top_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[7].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_7_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_7_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst' is LOCed to site 'BUFG_GT_X1Y35'. Using a LOC constraint to assign the placement of a Global Clock Buffer can result in sub-optimal placement results.
Resolution: Remove the LOC constraint and use the CLOCK_REGION constraint to assign a Global Clock Buffer to a CLOCK_REGION.
WARNING: [Constraints 18-4434] Global Clock Buffer 'pfm_top_i/static_region/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pfm_top_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.pfm_top_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[8].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_7_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_7_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst' is LOCed to site 'BUFG_GT_X1Y53'. Using a LOC constraint to assign the placement of a Global Clock Buffer can result in sub-optimal placement results.
Resolution: Remove the LOC constraint and use the CLOCK_REGION constraint to assign a Global Clock Buffer to a CLOCK_REGION.
WARNING: [Constraints 18-4434] Global Clock Buffer 'pfm_top_i/static_region/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pfm_top_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.pfm_top_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[9].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_7_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_7_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst' is LOCed to site 'BUFG_GT_X1Y59'. Using a LOC constraint to assign the placement of a Global Clock Buffer can result in sub-optimal placement results.
Resolution: Remove the LOC constraint and use the CLOCK_REGION constraint to assign a Global Clock Buffer to a CLOCK_REGION.
WARNING: [Constraints 18-4434] Global Clock Buffer 'pfm_top_i/static_region/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_coreclk' is LOCed to site 'BUFG_GT_X1Y86'. Using a LOC constraint to assign the placement of a Global Clock Buffer can result in sub-optimal placement results.
Resolution: Remove the LOC constraint and use the CLOCK_REGION constraint to assign a Global Clock Buffer to a CLOCK_REGION.
WARNING: [Constraints 18-4434] Global Clock Buffer 'pfm_top_i/static_region/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_intclk' is LOCed to site 'BUFG_GT_X1Y89'. Using a LOC constraint to assign the placement of a Global Clock Buffer can result in sub-optimal placement results.
Resolution: Remove the LOC constraint and use the CLOCK_REGION constraint to assign a Global Clock Buffer to a CLOCK_REGION.
WARNING: [Constraints 18-4434] Global Clock Buffer 'pfm_top_i/static_region/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_mcapclk' is LOCed to site 'BUFG_GT_X1Y78'. Using a LOC constraint to assign the placement of a Global Clock Buffer can result in sub-optimal placement results.
Resolution: Remove the LOC constraint and use the CLOCK_REGION constraint to assign a Global Clock Buffer to a CLOCK_REGION.
WARNING: [Constraints 18-4434] Global Clock Buffer 'pfm_top_i/static_region/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_pclk' is LOCed to site 'BUFG_GT_X1Y92'. Using a LOC constraint to assign the placement of a Global Clock Buffer can result in sub-optimal placement results.
Resolution: Remove the LOC constraint and use the CLOCK_REGION constraint to assign a Global Clock Buffer to a CLOCK_REGION.
WARNING: [Constraints 18-4434] Global Clock Buffer 'pfm_top_i/static_region/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_userclk' is LOCed to site 'BUFG_GT_X1Y84'. Using a LOC constraint to assign the placement of a Global Clock Buffer can result in sub-optimal placement results.
Resolution: Remove the LOC constraint and use the CLOCK_REGION constraint to assign a Global Clock Buffer to a CLOCK_REGION.
WARNING: [Constraints 18-4434] Global Clock Buffer 'pfm_top_i/static_region/user_debug_bridge/inst/bsip/inst/USE_SOFTBSCAN.U_TAP_TCKBUFG' is LOCed to site 'BUFGCE_X0Y196'. Using a LOC constraint to assign the placement of a Global Clock Buffer can result in sub-optimal placement results.
Resolution: Remove the LOC constraint and use the CLOCK_REGION constraint to assign a Global Clock Buffer to a CLOCK_REGION.
Parsing XDC File [/home/ziyuanwang/GraphLily/generate_bitstream/build_balance_valtunsigned.2.4/proj/build_dir.hw/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_psreset_gate_pr_control_0/pfm_dynamic_psreset_gate_pr_control_0_slr.xdc] for cell 'pfm_top_i/dynamic_region/slr0/expanded_region_resets_slr0/psreset_gate_pr_control/U0'
INFO: [Vivado 12-3520] Assignment of 'SEQ, ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N, GND, FDRE_inst, ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N, BSR_OUT_DFF[0].FDRE_BSR, VCC, EXT_LPF, and PR_OUT_DFF[0].FDRE_PER' to a pblock 'pblock_dynamic_SLR0' means that all children of 'psreset_gate_pr_control' are in the pblock. Changing the pblock assignment to 'psreset_gate_pr_control'. [/home/ziyuanwang/GraphLily/generate_bitstream/build_balance_valtunsigned.2.4/proj/build_dir.hw/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_psreset_gate_pr_control_0/pfm_dynamic_psreset_gate_pr_control_0_slr.xdc:55]
Finished Parsing XDC File [/home/ziyuanwang/GraphLily/generate_bitstream/build_balance_valtunsigned.2.4/proj/build_dir.hw/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_psreset_gate_pr_control_0/pfm_dynamic_psreset_gate_pr_control_0_slr.xdc] for cell 'pfm_top_i/dynamic_region/slr0/expanded_region_resets_slr0/psreset_gate_pr_control/U0'
Parsing XDC File [/home/ziyuanwang/GraphLily/generate_bitstream/build_balance_valtunsigned.2.4/proj/build_dir.hw/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_psreset_gate_pr_data_0/pfm_dynamic_psreset_gate_pr_data_0_slr.xdc] for cell 'pfm_top_i/dynamic_region/slr0/expanded_region_resets_slr0/psreset_gate_pr_data/U0'
INFO: [Vivado 12-3520] Assignment of 'ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N, SEQ, GND, ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N, EXT_LPF, VCC, BSR_OUT_DFF[0].FDRE_BSR, PR_OUT_DFF[0].FDRE_PER, and FDRE_inst' to a pblock 'pblock_dynamic_SLR0' means that all children of 'psreset_gate_pr_data' are in the pblock. Changing the pblock assignment to 'psreset_gate_pr_data'. [/home/ziyuanwang/GraphLily/generate_bitstream/build_balance_valtunsigned.2.4/proj/build_dir.hw/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_psreset_gate_pr_data_0/pfm_dynamic_psreset_gate_pr_data_0_slr.xdc:55]
Finished Parsing XDC File [/home/ziyuanwang/GraphLily/generate_bitstream/build_balance_valtunsigned.2.4/proj/build_dir.hw/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_psreset_gate_pr_data_0/pfm_dynamic_psreset_gate_pr_data_0_slr.xdc] for cell 'pfm_top_i/dynamic_region/slr0/expanded_region_resets_slr0/psreset_gate_pr_data/U0'
Parsing XDC File [/home/ziyuanwang/GraphLily/generate_bitstream/build_balance_valtunsigned.2.4/proj/build_dir.hw/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_psreset_gate_pr_dataclk_0/pfm_dynamic_psreset_gate_pr_dataclk_0_slr.xdc] for cell 'pfm_top_i/dynamic_region/slr0/expanded_region_resets_slr0/psreset_gate_pr_dataclk/U0'
INFO: [Vivado 12-3520] Assignment of 'BSR_OUT_DFF[0].FDRE_BSR, ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N, SEQ, GND, EXT_LPF, FDRE_inst, VCC, ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N, and PR_OUT_DFF[0].FDRE_PER' to a pblock 'pblock_dynamic_SLR0' means that all children of 'psreset_gate_pr_dataclk' are in the pblock. Changing the pblock assignment to 'psreset_gate_pr_dataclk'. [/home/ziyuanwang/GraphLily/generate_bitstream/build_balance_valtunsigned.2.4/proj/build_dir.hw/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_psreset_gate_pr_dataclk_0/pfm_dynamic_psreset_gate_pr_dataclk_0_slr.xdc:55]
Finished Parsing XDC File [/home/ziyuanwang/GraphLily/generate_bitstream/build_balance_valtunsigned.2.4/proj/build_dir.hw/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_psreset_gate_pr_dataclk_0/pfm_dynamic_psreset_gate_pr_dataclk_0_slr.xdc] for cell 'pfm_top_i/dynamic_region/slr0/expanded_region_resets_slr0/psreset_gate_pr_dataclk/U0'
Parsing XDC File [/home/ziyuanwang/GraphLily/generate_bitstream/build_balance_valtunsigned.2.4/proj/build_dir.hw/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_psreset_gate_pr_kernel_0/pfm_dynamic_psreset_gate_pr_kernel_0_slr.xdc] for cell 'pfm_top_i/dynamic_region/slr0/expanded_region_resets_slr0/psreset_gate_pr_kernel/U0'
INFO: [Vivado 12-3520] Assignment of 'VCC, ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N, SEQ, EXT_LPF, FDRE_inst, GND, BSR_OUT_DFF[0].FDRE_BSR, PR_OUT_DFF[0].FDRE_PER, and ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N' to a pblock 'pblock_dynamic_SLR0' means that all children of 'psreset_gate_pr_kernel' are in the pblock. Changing the pblock assignment to 'psreset_gate_pr_kernel'. [/home/ziyuanwang/GraphLily/generate_bitstream/build_balance_valtunsigned.2.4/proj/build_dir.hw/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_psreset_gate_pr_kernel_0/pfm_dynamic_psreset_gate_pr_kernel_0_slr.xdc:55]
Finished Parsing XDC File [/home/ziyuanwang/GraphLily/generate_bitstream/build_balance_valtunsigned.2.4/proj/build_dir.hw/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_psreset_gate_pr_kernel_0/pfm_dynamic_psreset_gate_pr_kernel_0_slr.xdc] for cell 'pfm_top_i/dynamic_region/slr0/expanded_region_resets_slr0/psreset_gate_pr_kernel/U0'
Parsing XDC File [/home/ziyuanwang/GraphLily/generate_bitstream/build_balance_valtunsigned.2.4/proj/build_dir.hw/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_psreset_gate_pr_kernel2_0/pfm_dynamic_psreset_gate_pr_kernel2_0_slr.xdc] for cell 'pfm_top_i/dynamic_region/slr0/expanded_region_resets_slr0/psreset_gate_pr_kernel2/U0'
INFO: [Vivado 12-3520] Assignment of 'BSR_OUT_DFF[0].FDRE_BSR, ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N, ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N, SEQ, GND, EXT_LPF, PR_OUT_DFF[0].FDRE_PER, FDRE_inst, and VCC' to a pblock 'pblock_dynamic_SLR0' means that all children of 'psreset_gate_pr_kernel2' are in the pblock. Changing the pblock assignment to 'psreset_gate_pr_kernel2'. [/home/ziyuanwang/GraphLily/generate_bitstream/build_balance_valtunsigned.2.4/proj/build_dir.hw/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_psreset_gate_pr_kernel2_0/pfm_dynamic_psreset_gate_pr_kernel2_0_slr.xdc:55]
Finished Parsing XDC File [/home/ziyuanwang/GraphLily/generate_bitstream/build_balance_valtunsigned.2.4/proj/build_dir.hw/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_psreset_gate_pr_kernel2_0/pfm_dynamic_psreset_gate_pr_kernel2_0_slr.xdc] for cell 'pfm_top_i/dynamic_region/slr0/expanded_region_resets_slr0/psreset_gate_pr_kernel2/U0'
Parsing XDC File [/home/ziyuanwang/GraphLily/generate_bitstream/build_balance_valtunsigned.2.4/proj/build_dir.hw/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_logic_reset_op_0/pfm_dynamic_logic_reset_op_0_slr.xdc] for cell 'pfm_top_i/dynamic_region/slr0/expanded_region_resets_slr0/logic_reset_op/inst'
INFO: [Vivado 12-3520] Assignment of 'Res[0]_INST_0' to a pblock 'pblock_dynamic_SLR0' means that all children of 'inst' are in the pblock. Changing the pblock assignment to 'inst'. [/home/ziyuanwang/GraphLily/generate_bitstream/build_balance_valtunsigned.2.4/proj/build_dir.hw/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_logic_reset_op_0/pfm_dynamic_logic_reset_op_0_slr.xdc:55]
Finished Parsing XDC File [/home/ziyuanwang/GraphLily/generate_bitstream/build_balance_valtunsigned.2.4/proj/build_dir.hw/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_logic_reset_op_0/pfm_dynamic_logic_reset_op_0_slr.xdc] for cell 'pfm_top_i/dynamic_region/slr0/expanded_region_resets_slr0/logic_reset_op/inst'
Parsing XDC File [/home/ziyuanwang/GraphLily/generate_bitstream/build_balance_valtunsigned.2.4/proj/build_dir.hw/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_s00_regslice_15/pfm_dynamic_s00_regslice_15_clocks.xdc] for cell 'pfm_top_i/dynamic_region/slr0/interconnect_axilite_user_slr0/s00_couplers/s00_regslice/inst'
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-7' -to list should not be empty. [/home/ziyuanwang/GraphLily/generate_bitstream/build_balance_valtunsigned.2.4/proj/build_dir.hw/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_s00_regslice_15/pfm_dynamic_s00_regslice_15_clocks.xdc:10]
Finished Parsing XDC File [/home/ziyuanwang/GraphLily/generate_bitstream/build_balance_valtunsigned.2.4/proj/build_dir.hw/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_s00_regslice_15/pfm_dynamic_s00_regslice_15_clocks.xdc] for cell 'pfm_top_i/dynamic_region/slr0/interconnect_axilite_user_slr0/s00_couplers/s00_regslice/inst'
Parsing XDC File [/home/ziyuanwang/GraphLily/generate_bitstream/build_balance_valtunsigned.2.4/proj/build_dir.hw/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_m00_regslice_3/pfm_dynamic_m00_regslice_3_clocks.xdc] for cell 'pfm_top_i/dynamic_region/slr0/interconnect_axilite_user_slr0/m00_couplers/m00_regslice/inst'
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-7' -to list should not be empty. [/home/ziyuanwang/GraphLily/generate_bitstream/build_balance_valtunsigned.2.4/proj/build_dir.hw/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_m00_regslice_3/pfm_dynamic_m00_regslice_3_clocks.xdc:10]
Finished Parsing XDC File [/home/ziyuanwang/GraphLily/generate_bitstream/build_balance_valtunsigned.2.4/proj/build_dir.hw/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_m00_regslice_3/pfm_dynamic_m00_regslice_3_clocks.xdc] for cell 'pfm_top_i/dynamic_region/slr0/interconnect_axilite_user_slr0/m00_couplers/m00_regslice/inst'
Parsing XDC File [/home/ziyuanwang/GraphLily/generate_bitstream/build_balance_valtunsigned.2.4/proj/build_dir.hw/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_m01_regslice_10/pfm_dynamic_m01_regslice_10_clocks.xdc] for cell 'pfm_top_i/dynamic_region/slr0/interconnect_axilite_user_slr0/m01_couplers/m01_regslice/inst'
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-7' -to list should not be empty. [/home/ziyuanwang/GraphLily/generate_bitstream/build_balance_valtunsigned.2.4/proj/build_dir.hw/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_m01_regslice_10/pfm_dynamic_m01_regslice_10_clocks.xdc:10]
Finished Parsing XDC File [/home/ziyuanwang/GraphLily/generate_bitstream/build_balance_valtunsigned.2.4/proj/build_dir.hw/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_m01_regslice_10/pfm_dynamic_m01_regslice_10_clocks.xdc] for cell 'pfm_top_i/dynamic_region/slr0/interconnect_axilite_user_slr0/m01_couplers/m01_regslice/inst'
Parsing XDC File [/home/ziyuanwang/GraphLily/generate_bitstream/build_balance_valtunsigned.2.4/proj/build_dir.hw/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_auto_cc_0/pfm_dynamic_auto_cc_0_clocks.xdc] for cell 'pfm_top_i/dynamic_region/slr0/interconnect_axilite_user_slr0/m01_couplers/auto_cc/inst'
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-10' -to list should not be empty. [/home/ziyuanwang/GraphLily/generate_bitstream/build_balance_valtunsigned.2.4/proj/build_dir.hw/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_auto_cc_0/pfm_dynamic_auto_cc_0_clocks.xdc:7]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-11' -to list should not be empty. [/home/ziyuanwang/GraphLily/generate_bitstream/build_balance_valtunsigned.2.4/proj/build_dir.hw/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_auto_cc_0/pfm_dynamic_auto_cc_0_clocks.xdc:10]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-15' -to list should not be empty. [/home/ziyuanwang/GraphLily/generate_bitstream/build_balance_valtunsigned.2.4/proj/build_dir.hw/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_auto_cc_0/pfm_dynamic_auto_cc_0_clocks.xdc:13]
WARNING: [Vivado_Tcl 4-939] Waiver ID 'LUTAR-1' object list should not be empty (perhaps an invalid wildcard was used or only unsupported objects). [/home/ziyuanwang/GraphLily/generate_bitstream/build_balance_valtunsigned.2.4/proj/build_dir.hw/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_auto_cc_0/pfm_dynamic_auto_cc_0_clocks.xdc:17]
Finished Parsing XDC File [/home/ziyuanwang/GraphLily/generate_bitstream/build_balance_valtunsigned.2.4/proj/build_dir.hw/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_auto_cc_0/pfm_dynamic_auto_cc_0_clocks.xdc] for cell 'pfm_top_i/dynamic_region/slr0/interconnect_axilite_user_slr0/m01_couplers/auto_cc/inst'
Parsing XDC File [/home/ziyuanwang/GraphLily/generate_bitstream/build_balance_valtunsigned.2.4/proj/build_dir.hw/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_psreset_gate_pr_control_1/pfm_dynamic_psreset_gate_pr_control_1_slr.xdc] for cell 'pfm_top_i/dynamic_region/slr1/expanded_region_resets_slr1/psreset_gate_pr_control/U0'
INFO: [Vivado 12-3520] Assignment of 'EXT_LPF, BSR_OUT_DFF[0].FDRE_BSR, ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N, ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N, FDRE_inst, GND, PR_OUT_DFF[0].FDRE_PER, SEQ, and VCC' to a pblock 'pblock_dynamic_SLR1' means that all children of 'psreset_gate_pr_control' are in the pblock. Changing the pblock assignment to 'psreset_gate_pr_control'. [/home/ziyuanwang/GraphLily/generate_bitstream/build_balance_valtunsigned.2.4/proj/build_dir.hw/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_psreset_gate_pr_control_1/pfm_dynamic_psreset_gate_pr_control_1_slr.xdc:55]
Finished Parsing XDC File [/home/ziyuanwang/GraphLily/generate_bitstream/build_balance_valtunsigned.2.4/proj/build_dir.hw/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_psreset_gate_pr_control_1/pfm_dynamic_psreset_gate_pr_control_1_slr.xdc] for cell 'pfm_top_i/dynamic_region/slr1/expanded_region_resets_slr1/psreset_gate_pr_control/U0'
Parsing XDC File [/home/ziyuanwang/GraphLily/generate_bitstream/build_balance_valtunsigned.2.4/proj/build_dir.hw/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_psreset_gate_pr_data_1/pfm_dynamic_psreset_gate_pr_data_1_slr.xdc] for cell 'pfm_top_i/dynamic_region/slr1/expanded_region_resets_slr1/psreset_gate_pr_data/U0'
INFO: [Vivado 12-3520] Assignment of 'EXT_LPF, ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N, BSR_OUT_DFF[0].FDRE_BSR, ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N, FDRE_inst, GND, PR_OUT_DFF[0].FDRE_PER, SEQ, and VCC' to a pblock 'pblock_dynamic_SLR1' means that all children of 'psreset_gate_pr_data' are in the pblock. Changing the pblock assignment to 'psreset_gate_pr_data'. [/home/ziyuanwang/GraphLily/generate_bitstream/build_balance_valtunsigned.2.4/proj/build_dir.hw/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_psreset_gate_pr_data_1/pfm_dynamic_psreset_gate_pr_data_1_slr.xdc:55]
Finished Parsing XDC File [/home/ziyuanwang/GraphLily/generate_bitstream/build_balance_valtunsigned.2.4/proj/build_dir.hw/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_psreset_gate_pr_data_1/pfm_dynamic_psreset_gate_pr_data_1_slr.xdc] for cell 'pfm_top_i/dynamic_region/slr1/expanded_region_resets_slr1/psreset_gate_pr_data/U0'
Parsing XDC File [/home/ziyuanwang/GraphLily/generate_bitstream/build_balance_valtunsigned.2.4/proj/build_dir.hw/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_psreset_gate_pr_dataclk_1/pfm_dynamic_psreset_gate_pr_dataclk_1_slr.xdc] for cell 'pfm_top_i/dynamic_region/slr1/expanded_region_resets_slr1/psreset_gate_pr_dataclk/U0'
INFO: [Vivado 12-3520] Assignment of 'EXT_LPF, BSR_OUT_DFF[0].FDRE_BSR, ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N, ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N, FDRE_inst, GND, PR_OUT_DFF[0].FDRE_PER, SEQ, and VCC' to a pblock 'pblock_dynamic_SLR1' means that all children of 'psreset_gate_pr_dataclk' are in the pblock. Changing the pblock assignment to 'psreset_gate_pr_dataclk'. [/home/ziyuanwang/GraphLily/generate_bitstream/build_balance_valtunsigned.2.4/proj/build_dir.hw/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_psreset_gate_pr_dataclk_1/pfm_dynamic_psreset_gate_pr_dataclk_1_slr.xdc:55]
Finished Parsing XDC File [/home/ziyuanwang/GraphLily/generate_bitstream/build_balance_valtunsigned.2.4/proj/build_dir.hw/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_psreset_gate_pr_dataclk_1/pfm_dynamic_psreset_gate_pr_dataclk_1_slr.xdc] for cell 'pfm_top_i/dynamic_region/slr1/expanded_region_resets_slr1/psreset_gate_pr_dataclk/U0'
Parsing XDC File [/home/ziyuanwang/GraphLily/generate_bitstream/build_balance_valtunsigned.2.4/proj/build_dir.hw/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_psreset_gate_pr_ddr_0/pfm_dynamic_psreset_gate_pr_ddr_0_slr.xdc] for cell 'pfm_top_i/dynamic_region/slr1/expanded_region_resets_slr1/psreset_gate_pr_ddr/U0'
INFO: [Vivado 12-3520] Assignment of 'BSR_OUT_DFF[0].FDRE_BSR, EXT_LPF, ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N, ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N, FDRE_inst, GND, PR_OUT_DFF[0].FDRE_PER, SEQ, and VCC' to a pblock 'pblock_dynamic_SLR1' means that all children of 'psreset_gate_pr_ddr' are in the pblock. Changing the pblock assignment to 'psreset_gate_pr_ddr'. [/home/ziyuanwang/GraphLily/generate_bitstream/build_balance_valtunsigned.2.4/proj/build_dir.hw/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_psreset_gate_pr_ddr_0/pfm_dynamic_psreset_gate_pr_ddr_0_slr.xdc:55]
Finished Parsing XDC File [/home/ziyuanwang/GraphLily/generate_bitstream/build_balance_valtunsigned.2.4/proj/build_dir.hw/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_psreset_gate_pr_ddr_0/pfm_dynamic_psreset_gate_pr_ddr_0_slr.xdc] for cell 'pfm_top_i/dynamic_region/slr1/expanded_region_resets_slr1/psreset_gate_pr_ddr/U0'
Parsing XDC File [/home/ziyuanwang/GraphLily/generate_bitstream/build_balance_valtunsigned.2.4/proj/build_dir.hw/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_psreset_gate_pr_kernel_1/pfm_dynamic_psreset_gate_pr_kernel_1_slr.xdc] for cell 'pfm_top_i/dynamic_region/slr1/expanded_region_resets_slr1/psreset_gate_pr_kernel/U0'
INFO: [Vivado 12-3520] Assignment of 'EXT_LPF, BSR_OUT_DFF[0].FDRE_BSR, ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N, ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N, FDRE_inst, GND, PR_OUT_DFF[0].FDRE_PER, SEQ, and VCC' to a pblock 'pblock_dynamic_SLR1' means that all children of 'psreset_gate_pr_kernel' are in the pblock. Changing the pblock assignment to 'psreset_gate_pr_kernel'. [/home/ziyuanwang/GraphLily/generate_bitstream/build_balance_valtunsigned.2.4/proj/build_dir.hw/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_psreset_gate_pr_kernel_1/pfm_dynamic_psreset_gate_pr_kernel_1_slr.xdc:55]
Finished Parsing XDC File [/home/ziyuanwang/GraphLily/generate_bitstream/build_balance_valtunsigned.2.4/proj/build_dir.hw/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_psreset_gate_pr_kernel_1/pfm_dynamic_psreset_gate_pr_kernel_1_slr.xdc] for cell 'pfm_top_i/dynamic_region/slr1/expanded_region_resets_slr1/psreset_gate_pr_kernel/U0'
Parsing XDC File [/home/ziyuanwang/GraphLily/generate_bitstream/build_balance_valtunsigned.2.4/proj/build_dir.hw/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_psreset_gate_pr_kernel2_1/pfm_dynamic_psreset_gate_pr_kernel2_1_slr.xdc] for cell 'pfm_top_i/dynamic_region/slr1/expanded_region_resets_slr1/psreset_gate_pr_kernel2/U0'
INFO: [Vivado 12-3520] Assignment of 'EXT_LPF, BSR_OUT_DFF[0].FDRE_BSR, ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N, ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N, FDRE_inst, GND, PR_OUT_DFF[0].FDRE_PER, SEQ, and VCC' to a pblock 'pblock_dynamic_SLR1' means that all children of 'psreset_gate_pr_kernel2' are in the pblock. Changing the pblock assignment to 'psreset_gate_pr_kernel2'. [/home/ziyuanwang/GraphLily/generate_bitstream/build_balance_valtunsigned.2.4/proj/build_dir.hw/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_psreset_gate_pr_kernel2_1/pfm_dynamic_psreset_gate_pr_kernel2_1_slr.xdc:55]
Finished Parsing XDC File [/home/ziyuanwang/GraphLily/generate_bitstream/build_balance_valtunsigned.2.4/proj/build_dir.hw/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_psreset_gate_pr_kernel2_1/pfm_dynamic_psreset_gate_pr_kernel2_1_slr.xdc] for cell 'pfm_top_i/dynamic_region/slr1/expanded_region_resets_slr1/psreset_gate_pr_kernel2/U0'
Parsing XDC File [/home/ziyuanwang/GraphLily/generate_bitstream/build_balance_valtunsigned.2.4/proj/build_dir.hw/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_s00_regslice_16/pfm_dynamic_s00_regslice_16_clocks.xdc] for cell 'pfm_top_i/dynamic_region/slr1/interconnect_axilite_user_slr1/s00_couplers/s00_regslice/inst'
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-7' -to list should not be empty. [/home/ziyuanwang/GraphLily/generate_bitstream/build_balance_valtunsigned.2.4/proj/build_dir.hw/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_s00_regslice_16/pfm_dynamic_s00_regslice_16_clocks.xdc:10]
Finished Parsing XDC File [/home/ziyuanwang/GraphLily/generate_bitstream/build_balance_valtunsigned.2.4/proj/build_dir.hw/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_s00_regslice_16/pfm_dynamic_s00_regslice_16_clocks.xdc] for cell 'pfm_top_i/dynamic_region/slr1/interconnect_axilite_user_slr1/s00_couplers/s00_regslice/inst'
Parsing XDC File [/home/ziyuanwang/GraphLily/generate_bitstream/build_balance_valtunsigned.2.4/proj/build_dir.hw/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_m00_regslice_4/pfm_dynamic_m00_regslice_4_clocks.xdc] for cell 'pfm_top_i/dynamic_region/slr1/interconnect_axilite_user_slr1/m00_couplers/m00_regslice/inst'
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-7' -to list should not be empty. [/home/ziyuanwang/GraphLily/generate_bitstream/build_balance_valtunsigned.2.4/proj/build_dir.hw/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_m00_regslice_4/pfm_dynamic_m00_regslice_4_clocks.xdc:10]
Finished Parsing XDC File [/home/ziyuanwang/GraphLily/generate_bitstream/build_balance_valtunsigned.2.4/proj/build_dir.hw/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_m00_regslice_4/pfm_dynamic_m00_regslice_4_clocks.xdc] for cell 'pfm_top_i/dynamic_region/slr1/interconnect_axilite_user_slr1/m00_couplers/m00_regslice/inst'
Parsing XDC File [/home/ziyuanwang/GraphLily/generate_bitstream/build_balance_valtunsigned.2.4/proj/build_dir.hw/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_m01_regslice_11/pfm_dynamic_m01_regslice_11_clocks.xdc] for cell 'pfm_top_i/dynamic_region/slr1/interconnect_axilite_user_slr1/m01_couplers/m01_regslice/inst'
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-7' -to list should not be empty. [/home/ziyuanwang/GraphLily/generate_bitstream/build_balance_valtunsigned.2.4/proj/build_dir.hw/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_m01_regslice_11/pfm_dynamic_m01_regslice_11_clocks.xdc:10]
Finished Parsing XDC File [/home/ziyuanwang/GraphLily/generate_bitstream/build_balance_valtunsigned.2.4/proj/build_dir.hw/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_m01_regslice_11/pfm_dynamic_m01_regslice_11_clocks.xdc] for cell 'pfm_top_i/dynamic_region/slr1/interconnect_axilite_user_slr1/m01_couplers/m01_regslice/inst'
Parsing XDC File [/home/ziyuanwang/GraphLily/generate_bitstream/build_balance_valtunsigned.2.4/proj/build_dir.hw/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_m02_regslice_0/pfm_dynamic_m02_regslice_0_clocks.xdc] for cell 'pfm_top_i/dynamic_region/slr1/interconnect_axilite_user_slr1/m02_couplers/m02_regslice/inst'
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-7' -to list should not be empty. [/home/ziyuanwang/GraphLily/generate_bitstream/build_balance_valtunsigned.2.4/proj/build_dir.hw/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_m02_regslice_0/pfm_dynamic_m02_regslice_0_clocks.xdc:10]
Finished Parsing XDC File [/home/ziyuanwang/GraphLily/generate_bitstream/build_balance_valtunsigned.2.4/proj/build_dir.hw/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_m02_regslice_0/pfm_dynamic_m02_regslice_0_clocks.xdc] for cell 'pfm_top_i/dynamic_region/slr1/interconnect_axilite_user_slr1/m02_couplers/m02_regslice/inst'
Parsing XDC File [/home/ziyuanwang/GraphLily/generate_bitstream/build_balance_valtunsigned.2.4/proj/build_dir.hw/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_axi_cdc_xdma_0/pfm_dynamic_axi_cdc_xdma_0_clocks.xdc] for cell 'pfm_top_i/dynamic_region/slr1/axi_cdc_xdma/inst'
Finished Parsing XDC File [/home/ziyuanwang/GraphLily/generate_bitstream/build_balance_valtunsigned.2.4/proj/build_dir.hw/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_axi_cdc_xdma_0/pfm_dynamic_axi_cdc_xdma_0_clocks.xdc] for cell 'pfm_top_i/dynamic_region/slr1/axi_cdc_xdma/inst'
Parsing XDC File [/home/ziyuanwang/GraphLily/generate_bitstream/build_balance_valtunsigned.2.4/proj/build_dir.hw/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_axi_cdc_xdma_0/pfm_dynamic_axi_cdc_xdma_0_slr.xdc] for cell 'pfm_top_i/dynamic_region/slr1/axi_cdc_xdma/inst'
INFO: [Vivado 12-3520] Assignment of 'gen_clock_conv.gen_async_conv.asyncfifo_axi, VCC, GND, and gen_clock_conv.gen_async_conv.asyncfifo_axi_i_1' to a pblock 'pblock_dynamic_SLR1' means that all children of 'inst' are in the pblock. Changing the pblock assignment to 'inst'. [/home/ziyuanwang/GraphLily/generate_bitstream/build_balance_valtunsigned.2.4/proj/build_dir.hw/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_axi_cdc_xdma_0/pfm_dynamic_axi_cdc_xdma_0_slr.xdc:55]
Finished Parsing XDC File [/home/ziyuanwang/GraphLily/generate_bitstream/build_balance_valtunsigned.2.4/proj/build_dir.hw/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_axi_cdc_xdma_0/pfm_dynamic_axi_cdc_xdma_0_slr.xdc] for cell 'pfm_top_i/dynamic_region/slr1/axi_cdc_xdma/inst'
Parsing XDC File [/home/ziyuanwang/GraphLily/generate_bitstream/build_balance_valtunsigned.2.4/proj/build_dir.hw/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_sdx_mss_regslice_0/pfm_dynamic_sdx_mss_regslice_0_clocks.xdc] for cell 'pfm_top_i/dynamic_region/slr1/sdx_mss_regslice/inst'
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-7' -to list should not be empty. [/home/ziyuanwang/GraphLily/generate_bitstream/build_balance_valtunsigned.2.4/proj/build_dir.hw/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_sdx_mss_regslice_0/pfm_dynamic_sdx_mss_regslice_0_clocks.xdc:10]
Finished Parsing XDC File [/home/ziyuanwang/GraphLily/generate_bitstream/build_balance_valtunsigned.2.4/proj/build_dir.hw/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_sdx_mss_regslice_0/pfm_dynamic_sdx_mss_regslice_0_clocks.xdc] for cell 'pfm_top_i/dynamic_region/slr1/sdx_mss_regslice/inst'
Parsing XDC File [/home/ziyuanwang/GraphLily/generate_bitstream/build_balance_valtunsigned.2.4/proj/build_dir.hw/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_sdx_mss_regslice_0/pfm_dynamic_sdx_mss_regslice_0_slr.xdc] for cell 'pfm_top_i/dynamic_region/slr1/sdx_mss_regslice/inst'
INFO: [Vivado 12-3520] Assignment of 'b.b_pipe, w.w_pipe, aw.aw_pipe, ar.ar_pipe, GND, and r.r_pipe' to a pblock 'pblock_dynamic_SLR1' means that all children of 'inst' are in the pblock. Changing the pblock assignment to 'inst'. [/home/ziyuanwang/GraphLily/generate_bitstream/build_balance_valtunsigned.2.4/proj/build_dir.hw/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_sdx_mss_regslice_0/pfm_dynamic_sdx_mss_regslice_0_slr.xdc:55]
Finished Parsing XDC File [/home/ziyuanwang/GraphLily/generate_bitstream/build_balance_valtunsigned.2.4/proj/build_dir.hw/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_sdx_mss_regslice_0/pfm_dynamic_sdx_mss_regslice_0_slr.xdc] for cell 'pfm_top_i/dynamic_region/slr1/sdx_mss_regslice/inst'
Parsing XDC File [/home/ziyuanwang/GraphLily/generate_bitstream/build_balance_valtunsigned.2.4/proj/build_dir.hw/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_psreset_gate_pr_control_2/pfm_dynamic_psreset_gate_pr_control_2_slr.xdc] for cell 'pfm_top_i/dynamic_region/slr2/expanded_region_resets_slr2/psreset_gate_pr_control/U0'
INFO: [Vivado 12-3520] Assignment of 'EXT_LPF, BSR_OUT_DFF[0].FDRE_BSR, ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N, ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N, FDRE_inst, GND, PR_OUT_DFF[0].FDRE_PER, SEQ, and VCC' to a pblock 'pblock_dynamic_SLR2' means that all children of 'psreset_gate_pr_control' are in the pblock. Changing the pblock assignment to 'psreset_gate_pr_control'. [/home/ziyuanwang/GraphLily/generate_bitstream/build_balance_valtunsigned.2.4/proj/build_dir.hw/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_psreset_gate_pr_control_2/pfm_dynamic_psreset_gate_pr_control_2_slr.xdc:55]
Finished Parsing XDC File [/home/ziyuanwang/GraphLily/generate_bitstream/build_balance_valtunsigned.2.4/proj/build_dir.hw/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_psreset_gate_pr_control_2/pfm_dynamic_psreset_gate_pr_control_2_slr.xdc] for cell 'pfm_top_i/dynamic_region/slr2/expanded_region_resets_slr2/psreset_gate_pr_control/U0'
Parsing XDC File [/home/ziyuanwang/GraphLily/generate_bitstream/build_balance_valtunsigned.2.4/proj/build_dir.hw/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_psreset_gate_pr_data_2/pfm_dynamic_psreset_gate_pr_data_2_slr.xdc] for cell 'pfm_top_i/dynamic_region/slr2/expanded_region_resets_slr2/psreset_gate_pr_data/U0'
INFO: [Vivado 12-3520] Assignment of 'EXT_LPF, ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N, BSR_OUT_DFF[0].FDRE_BSR, ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N, FDRE_inst, GND, PR_OUT_DFF[0].FDRE_PER, SEQ, and VCC' to a pblock 'pblock_dynamic_SLR2' means that all children of 'psreset_gate_pr_data' are in the pblock. Changing the pblock assignment to 'psreset_gate_pr_data'. [/home/ziyuanwang/GraphLily/generate_bitstream/build_balance_valtunsigned.2.4/proj/build_dir.hw/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_psreset_gate_pr_data_2/pfm_dynamic_psreset_gate_pr_data_2_slr.xdc:55]
Finished Parsing XDC File [/home/ziyuanwang/GraphLily/generate_bitstream/build_balance_valtunsigned.2.4/proj/build_dir.hw/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_psreset_gate_pr_data_2/pfm_dynamic_psreset_gate_pr_data_2_slr.xdc] for cell 'pfm_top_i/dynamic_region/slr2/expanded_region_resets_slr2/psreset_gate_pr_data/U0'
Parsing XDC File [/home/ziyuanwang/GraphLily/generate_bitstream/build_balance_valtunsigned.2.4/proj/build_dir.hw/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_psreset_gate_pr_dataclk_2/pfm_dynamic_psreset_gate_pr_dataclk_2_slr.xdc] for cell 'pfm_top_i/dynamic_region/slr2/expanded_region_resets_slr2/psreset_gate_pr_dataclk/U0'
INFO: [Vivado 12-3520] Assignment of 'EXT_LPF, BSR_OUT_DFF[0].FDRE_BSR, ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N, ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N, FDRE_inst, GND, PR_OUT_DFF[0].FDRE_PER, SEQ, and VCC' to a pblock 'pblock_dynamic_SLR2' means that all children of 'psreset_gate_pr_dataclk' are in the pblock. Changing the pblock assignment to 'psreset_gate_pr_dataclk'. [/home/ziyuanwang/GraphLily/generate_bitstream/build_balance_valtunsigned.2.4/proj/build_dir.hw/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_psreset_gate_pr_dataclk_2/pfm_dynamic_psreset_gate_pr_dataclk_2_slr.xdc:55]
Finished Parsing XDC File [/home/ziyuanwang/GraphLily/generate_bitstream/build_balance_valtunsigned.2.4/proj/build_dir.hw/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_psreset_gate_pr_dataclk_2/pfm_dynamic_psreset_gate_pr_dataclk_2_slr.xdc] for cell 'pfm_top_i/dynamic_region/slr2/expanded_region_resets_slr2/psreset_gate_pr_dataclk/U0'
Parsing XDC File [/home/ziyuanwang/GraphLily/generate_bitstream/build_balance_valtunsigned.2.4/proj/build_dir.hw/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_psreset_gate_pr_kernel_2/pfm_dynamic_psreset_gate_pr_kernel_2_slr.xdc] for cell 'pfm_top_i/dynamic_region/slr2/expanded_region_resets_slr2/psreset_gate_pr_kernel/U0'
INFO: [Vivado 12-3520] Assignment of 'EXT_LPF, BSR_OUT_DFF[0].FDRE_BSR, ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N, ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N, FDRE_inst, GND, PR_OUT_DFF[0].FDRE_PER, SEQ, and VCC' to a pblock 'pblock_dynamic_SLR2' means that all children of 'psreset_gate_pr_kernel' are in the pblock. Changing the pblock assignment to 'psreset_gate_pr_kernel'. [/home/ziyuanwang/GraphLily/generate_bitstream/build_balance_valtunsigned.2.4/proj/build_dir.hw/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_psreset_gate_pr_kernel_2/pfm_dynamic_psreset_gate_pr_kernel_2_slr.xdc:55]
Finished Parsing XDC File [/home/ziyuanwang/GraphLily/generate_bitstream/build_balance_valtunsigned.2.4/proj/build_dir.hw/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_psreset_gate_pr_kernel_2/pfm_dynamic_psreset_gate_pr_kernel_2_slr.xdc] for cell 'pfm_top_i/dynamic_region/slr2/expanded_region_resets_slr2/psreset_gate_pr_kernel/U0'
Parsing XDC File [/home/ziyuanwang/GraphLily/generate_bitstream/build_balance_valtunsigned.2.4/proj/build_dir.hw/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_psreset_gate_pr_kernel2_2/pfm_dynamic_psreset_gate_pr_kernel2_2_slr.xdc] for cell 'pfm_top_i/dynamic_region/slr2/expanded_region_resets_slr2/psreset_gate_pr_kernel2/U0'
INFO: [Vivado 12-3520] Assignment of 'EXT_LPF, BSR_OUT_DFF[0].FDRE_BSR, ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N, ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N, FDRE_inst, GND, PR_OUT_DFF[0].FDRE_PER, SEQ, and VCC' to a pblock 'pblock_dynamic_SLR2' means that all children of 'psreset_gate_pr_kernel2' are in the pblock. Changing the pblock assignment to 'psreset_gate_pr_kernel2'. [/home/ziyuanwang/GraphLily/generate_bitstream/build_balance_valtunsigned.2.4/proj/build_dir.hw/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_psreset_gate_pr_kernel2_2/pfm_dynamic_psreset_gate_pr_kernel2_2_slr.xdc:55]
Finished Parsing XDC File [/home/ziyuanwang/GraphLily/generate_bitstream/build_balance_valtunsigned.2.4/proj/build_dir.hw/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_psreset_gate_pr_kernel2_2/pfm_dynamic_psreset_gate_pr_kernel2_2_slr.xdc] for cell 'pfm_top_i/dynamic_region/slr2/expanded_region_resets_slr2/psreset_gate_pr_kernel2/U0'
Parsing XDC File [/home/ziyuanwang/GraphLily/generate_bitstream/build_balance_valtunsigned.2.4/proj/build_dir.hw/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_logic_reset_op_1/pfm_dynamic_logic_reset_op_1_slr.xdc] for cell 'pfm_top_i/dynamic_region/slr2/expanded_region_resets_slr2/logic_reset_op/inst'
INFO: [Vivado 12-3520] Assignment of 'Res[0]_INST_0' to a pblock 'pblock_dynamic_SLR2' means that all children of 'inst' are in the pblock. Changing the pblock assignment to 'inst'. [/home/ziyuanwang/GraphLily/generate_bitstream/build_balance_valtunsigned.2.4/proj/build_dir.hw/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_logic_reset_op_1/pfm_dynamic_logic_reset_op_1_slr.xdc:55]
Finished Parsing XDC File [/home/ziyuanwang/GraphLily/generate_bitstream/build_balance_valtunsigned.2.4/proj/build_dir.hw/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_logic_reset_op_1/pfm_dynamic_logic_reset_op_1_slr.xdc] for cell 'pfm_top_i/dynamic_region/slr2/expanded_region_resets_slr2/logic_reset_op/inst'
Parsing XDC File [/home/ziyuanwang/GraphLily/generate_bitstream/build_balance_valtunsigned.2.4/proj/build_dir.hw/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_m01_regslice_12/pfm_dynamic_m01_regslice_12_clocks.xdc] for cell 'pfm_top_i/dynamic_region/slr2/axi_interconnect_0/m01_couplers/m01_regslice/inst'
INFO: [Common 17-14] Message 'Vivado 12-180' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings. [/home/ziyuanwang/GraphLily/generate_bitstream/build_balance_valtunsigned.2.4/proj/build_dir.hw/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_m01_regslice_12/pfm_dynamic_m01_regslice_12_clocks.xdc:10]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-7' -to list should not be empty. [/home/ziyuanwang/GraphLily/generate_bitstream/build_balance_valtunsigned.2.4/proj/build_dir.hw/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_m01_regslice_12/pfm_dynamic_m01_regslice_12_clocks.xdc:10]
Finished Parsing XDC File [/home/ziyuanwang/GraphLily/generate_bitstream/build_balance_valtunsigned.2.4/proj/build_dir.hw/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_m01_regslice_12/pfm_dynamic_m01_regslice_12_clocks.xdc] for cell 'pfm_top_i/dynamic_region/slr2/axi_interconnect_0/m01_couplers/m01_regslice/inst'
Parsing XDC File [/home/ziyuanwang/GraphLily/generate_bitstream/build_balance_valtunsigned.2.4/proj/build_dir.hw/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_auto_cc_1/pfm_dynamic_auto_cc_1_clocks.xdc] for cell 'pfm_top_i/dynamic_region/slr2/axi_interconnect_0/m01_couplers/auto_cc/inst'
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-10' -to list should not be empty. [/home/ziyuanwang/GraphLily/generate_bitstream/build_balance_valtunsigned.2.4/proj/build_dir.hw/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_auto_cc_1/pfm_dynamic_auto_cc_1_clocks.xdc:7]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-11' -to list should not be empty. [/home/ziyuanwang/GraphLily/generate_bitstream/build_balance_valtunsigned.2.4/proj/build_dir.hw/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_auto_cc_1/pfm_dynamic_auto_cc_1_clocks.xdc:10]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-15' -to list should not be empty. [/home/ziyuanwang/GraphLily/generate_bitstream/build_balance_valtunsigned.2.4/proj/build_dir.hw/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_auto_cc_1/pfm_dynamic_auto_cc_1_clocks.xdc:13]
WARNING: [Vivado_Tcl 4-939] Waiver ID 'LUTAR-1' object list should not be empty (perhaps an invalid wildcard was used or only unsupported objects). [/home/ziyuanwang/GraphLily/generate_bitstream/build_balance_valtunsigned.2.4/proj/build_dir.hw/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_auto_cc_1/pfm_dynamic_auto_cc_1_clocks.xdc:17]
Finished Parsing XDC File [/home/ziyuanwang/GraphLily/generate_bitstream/build_balance_valtunsigned.2.4/proj/build_dir.hw/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_auto_cc_1/pfm_dynamic_auto_cc_1_clocks.xdc] for cell 'pfm_top_i/dynamic_region/slr2/axi_interconnect_0/m01_couplers/auto_cc/inst'
Parsing XDC File [/home/ziyuanwang/GraphLily/generate_bitstream/build_balance_valtunsigned.2.4/proj/build_dir.hw/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_s00_regslice_17/pfm_dynamic_s00_regslice_17_clocks.xdc] for cell 'pfm_top_i/dynamic_region/slr2/interconnect_axilite_user_slr2/s00_couplers/s00_regslice/inst'
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-7' -to list should not be empty. [/home/ziyuanwang/GraphLily/generate_bitstream/build_balance_valtunsigned.2.4/proj/build_dir.hw/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_s00_regslice_17/pfm_dynamic_s00_regslice_17_clocks.xdc:10]
Finished Parsing XDC File [/home/ziyuanwang/GraphLily/generate_bitstream/build_balance_valtunsigned.2.4/proj/build_dir.hw/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_s00_regslice_17/pfm_dynamic_s00_regslice_17_clocks.xdc] for cell 'pfm_top_i/dynamic_region/slr2/interconnect_axilite_user_slr2/s00_couplers/s00_regslice/inst'
Parsing XDC File [/home/ziyuanwang/GraphLily/generate_bitstream/build_balance_valtunsigned.2.4/proj/build_dir.hw/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_axi_vip_data_0/pfm_dynamic_axi_vip_data_0_slr.xdc] for cell 'pfm_top_i/dynamic_region/axi_vip_data/inst'
INFO: [Vivado 12-3520] Assignment of 'GND' to a pblock 'pblock_dynamic_SLR2' means that all children of 'inst' are in the pblock. Changing the pblock assignment to 'inst'. [/home/ziyuanwang/GraphLily/generate_bitstream/build_balance_valtunsigned.2.4/proj/build_dir.hw/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_axi_vip_data_0/pfm_dynamic_axi_vip_data_0_slr.xdc:55]
Finished Parsing XDC File [/home/ziyuanwang/GraphLily/generate_bitstream/build_balance_valtunsigned.2.4/proj/build_dir.hw/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_axi_vip_data_0/pfm_dynamic_axi_vip_data_0_slr.xdc] for cell 'pfm_top_i/dynamic_region/axi_vip_data/inst'
Parsing XDC File [/home/ziyuanwang/GraphLily/generate_bitstream/build_balance_valtunsigned.2.4/proj/build_dir.hw/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_axilite_user_input_reg_0/pfm_dynamic_axilite_user_input_reg_0_clocks.xdc] for cell 'pfm_top_i/dynamic_region/axilite_user_input_reg/inst'
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-7' -to list should not be empty. [/home/ziyuanwang/GraphLily/generate_bitstream/build_balance_valtunsigned.2.4/proj/build_dir.hw/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_axilite_user_input_reg_0/pfm_dynamic_axilite_user_input_reg_0_clocks.xdc:10]
Finished Parsing XDC File [/home/ziyuanwang/GraphLily/generate_bitstream/build_balance_valtunsigned.2.4/proj/build_dir.hw/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_axilite_user_input_reg_0/pfm_dynamic_axilite_user_input_reg_0_clocks.xdc] for cell 'pfm_top_i/dynamic_region/axilite_user_input_reg/inst'
Parsing XDC File [/home/ziyuanwang/GraphLily/generate_bitstream/build_balance_valtunsigned.2.4/proj/build_dir.hw/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_hmss_0_0/bd_0/ip/ip_4/bd_5dca_slice1_0_0_clocks.xdc] for cell 'pfm_top_i/dynamic_region/hmss_0/inst/path_0/slice1_0/inst'
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-7' -to list should not be empty. [/home/ziyuanwang/GraphLily/generate_bitstream/build_balance_valtunsigned.2.4/proj/build_dir.hw/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_hmss_0_0/bd_0/ip/ip_4/bd_5dca_slice1_0_0_clocks.xdc:10]
Finished Parsing XDC File [/home/ziyuanwang/GraphLily/generate_bitstream/build_balance_valtunsigned.2.4/proj/build_dir.hw/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_hmss_0_0/bd_0/ip/ip_4/bd_5dca_slice1_0_0_clocks.xdc] for cell 'pfm_top_i/dynamic_region/hmss_0/inst/path_0/slice1_0/inst'
Parsing XDC File [/home/ziyuanwang/GraphLily/generate_bitstream/build_balance_valtunsigned.2.4/proj/build_dir.hw/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_hmss_0_0/bd_0/ip/ip_7/bd_5dca_slice2_1_0_clocks.xdc] for cell 'pfm_top_i/dynamic_region/hmss_0/inst/path_1/slice2_1/inst'
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-7' -to list should not be empty. [/home/ziyuanwang/GraphLily/generate_bitstream/build_balance_valtunsigned.2.4/proj/build_dir.hw/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_hmss_0_0/bd_0/ip/ip_7/bd_5dca_slice2_1_0_clocks.xdc:10]
Finished Parsing XDC File [/home/ziyuanwang/GraphLily/generate_bitstream/build_balance_valtunsigned.2.4/proj/build_dir.hw/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_hmss_0_0/bd_0/ip/ip_7/bd_5dca_slice2_1_0_clocks.xdc] for cell 'pfm_top_i/dynamic_region/hmss_0/inst/path_1/slice2_1/inst'
Parsing XDC File [/home/ziyuanwang/GraphLily/generate_bitstream/build_balance_valtunsigned.2.4/proj/build_dir.hw/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_hmss_0_0/bd_0/ip/ip_10/bd_5dca_slice3_2_0_clocks.xdc] for cell 'pfm_top_i/dynamic_region/hmss_0/inst/path_2/slice3_2/inst'
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-7' -to list should not be empty. [/home/ziyuanwang/GraphLily/generate_bitstream/build_balance_valtunsigned.2.4/proj/build_dir.hw/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_hmss_0_0/bd_0/ip/ip_10/bd_5dca_slice3_2_0_clocks.xdc:10]
Finished Parsing XDC File [/home/ziyuanwang/GraphLily/generate_bitstream/build_balance_valtunsigned.2.4/proj/build_dir.hw/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_hmss_0_0/bd_0/ip/ip_10/bd_5dca_slice3_2_0_clocks.xdc] for cell 'pfm_top_i/dynamic_region/hmss_0/inst/path_2/slice3_2/inst'
Parsing XDC File [/home/ziyuanwang/GraphLily/generate_bitstream/build_balance_valtunsigned.2.4/proj/build_dir.hw/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_hmss_0_0/bd_0/ip/ip_13/bd_5dca_slice4_3_0_clocks.xdc] for cell 'pfm_top_i/dynamic_region/hmss_0/inst/path_3/slice4_3/inst'
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-7' -to list should not be empty. [/home/ziyuanwang/GraphLily/generate_bitstream/build_balance_valtunsigned.2.4/proj/build_dir.hw/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_hmss_0_0/bd_0/ip/ip_13/bd_5dca_slice4_3_0_clocks.xdc:10]
Finished Parsing XDC File [/home/ziyuanwang/GraphLily/generate_bitstream/build_balance_valtunsigned.2.4/proj/build_dir.hw/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_hmss_0_0/bd_0/ip/ip_13/bd_5dca_slice4_3_0_clocks.xdc] for cell 'pfm_top_i/dynamic_region/hmss_0/inst/path_3/slice4_3/inst'
Parsing XDC File [/home/ziyuanwang/GraphLily/generate_bitstream/build_balance_valtunsigned.2.4/proj/build_dir.hw/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_hmss_0_0/bd_0/ip/ip_16/bd_5dca_slice5_16_0_clocks.xdc] for cell 'pfm_top_i/dynamic_region/hmss_0/inst/path_16/slice5_16/inst'
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-7' -to list should not be empty. [/home/ziyuanwang/GraphLily/generate_bitstream/build_balance_valtunsigned.2.4/proj/build_dir.hw/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_hmss_0_0/bd_0/ip/ip_16/bd_5dca_slice5_16_0_clocks.xdc:10]
Finished Parsing XDC File [/home/ziyuanwang/GraphLily/generate_bitstream/build_balance_valtunsigned.2.4/proj/build_dir.hw/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_hmss_0_0/bd_0/ip/ip_16/bd_5dca_slice5_16_0_clocks.xdc] for cell 'pfm_top_i/dynamic_region/hmss_0/inst/path_16/slice5_16/inst'
Parsing XDC File [/home/ziyuanwang/GraphLily/generate_bitstream/build_balance_valtunsigned.2.4/proj/build_dir.hw/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_hmss_0_0/bd_0/ip/ip_19/bd_5dca_slice6_18_0_clocks.xdc] for cell 'pfm_top_i/dynamic_region/hmss_0/inst/path_18/slice6_18/inst'
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-7' -to list should not be empty. [/home/ziyuanwang/GraphLily/generate_bitstream/build_balance_valtunsigned.2.4/proj/build_dir.hw/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_hmss_0_0/bd_0/ip/ip_19/bd_5dca_slice6_18_0_clocks.xdc:10]
Finished Parsing XDC File [/home/ziyuanwang/GraphLily/generate_bitstream/build_balance_valtunsigned.2.4/proj/build_dir.hw/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_hmss_0_0/bd_0/ip/ip_19/bd_5dca_slice6_18_0_clocks.xdc] for cell 'pfm_top_i/dynamic_region/hmss_0/inst/path_18/slice6_18/inst'
Parsing XDC File [/home/ziyuanwang/GraphLily/generate_bitstream/build_balance_valtunsigned.2.4/proj/build_dir.hw/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_hmss_0_0/bd_0/ip/ip_22/bd_5dca_slice9_20_0_clocks.xdc] for cell 'pfm_top_i/dynamic_region/hmss_0/inst/path_20/slice9_20/inst'
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-7' -to list should not be empty. [/home/ziyuanwang/GraphLily/generate_bitstream/build_balance_valtunsigned.2.4/proj/build_dir.hw/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_hmss_0_0/bd_0/ip/ip_22/bd_5dca_slice9_20_0_clocks.xdc:10]
Finished Parsing XDC File [/home/ziyuanwang/GraphLily/generate_bitstream/build_balance_valtunsigned.2.4/proj/build_dir.hw/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_hmss_0_0/bd_0/ip/ip_22/bd_5dca_slice9_20_0_clocks.xdc] for cell 'pfm_top_i/dynamic_region/hmss_0/inst/path_20/slice9_20/inst'
Parsing XDC File [/home/ziyuanwang/GraphLily/generate_bitstream/build_balance_valtunsigned.2.4/proj/build_dir.hw/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_hmss_0_0/bd_0/ip/ip_25/bd_5dca_slice7_21_0_clocks.xdc] for cell 'pfm_top_i/dynamic_region/hmss_0/inst/path_21/slice7_21/inst'
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-7' -to list should not be empty. [/home/ziyuanwang/GraphLily/generate_bitstream/build_balance_valtunsigned.2.4/proj/build_dir.hw/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_hmss_0_0/bd_0/ip/ip_25/bd_5dca_slice7_21_0_clocks.xdc:10]
Finished Parsing XDC File [/home/ziyuanwang/GraphLily/generate_bitstream/build_balance_valtunsigned.2.4/proj/build_dir.hw/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_hmss_0_0/bd_0/ip/ip_25/bd_5dca_slice7_21_0_clocks.xdc] for cell 'pfm_top_i/dynamic_region/hmss_0/inst/path_21/slice7_21/inst'
Parsing XDC File [/home/ziyuanwang/GraphLily/generate_bitstream/build_balance_valtunsigned.2.4/proj/build_dir.hw/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_hmss_0_0/bd_0/ip/ip_28/bd_5dca_slice10_22_0_clocks.xdc] for cell 'pfm_top_i/dynamic_region/hmss_0/inst/path_22/slice10_22/inst'
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-7' -to list should not be empty. [/home/ziyuanwang/GraphLily/generate_bitstream/build_balance_valtunsigned.2.4/proj/build_dir.hw/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_hmss_0_0/bd_0/ip/ip_28/bd_5dca_slice10_22_0_clocks.xdc:10]
Finished Parsing XDC File [/home/ziyuanwang/GraphLily/generate_bitstream/build_balance_valtunsigned.2.4/proj/build_dir.hw/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_hmss_0_0/bd_0/ip/ip_28/bd_5dca_slice10_22_0_clocks.xdc] for cell 'pfm_top_i/dynamic_region/hmss_0/inst/path_22/slice10_22/inst'
Parsing XDC File [/home/ziyuanwang/GraphLily/generate_bitstream/build_balance_valtunsigned.2.4/proj/build_dir.hw/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_hmss_0_0/bd_0/ip/ip_31/bd_5dca_slice8_23_0_clocks.xdc] for cell 'pfm_top_i/dynamic_region/hmss_0/inst/path_23/slice8_23/inst'
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-7' -to list should not be empty. [/home/ziyuanwang/GraphLily/generate_bitstream/build_balance_valtunsigned.2.4/proj/build_dir.hw/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_hmss_0_0/bd_0/ip/ip_31/bd_5dca_slice8_23_0_clocks.xdc:10]
Finished Parsing XDC File [/home/ziyuanwang/GraphLily/generate_bitstream/build_balance_valtunsigned.2.4/proj/build_dir.hw/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_hmss_0_0/bd_0/ip/ip_31/bd_5dca_slice8_23_0_clocks.xdc] for cell 'pfm_top_i/dynamic_region/hmss_0/inst/path_23/slice8_23/inst'
Parsing XDC File [/home/ziyuanwang/GraphLily/generate_bitstream/build_balance_valtunsigned.2.4/proj/build_dir.hw/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_hmss_0_0/bd_0/ip/ip_34/bd_5dca_slice11_24_0_clocks.xdc] for cell 'pfm_top_i/dynamic_region/hmss_0/inst/path_24/slice11_24/inst'
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-7' -to list should not be empty. [/home/ziyuanwang/GraphLily/generate_bitstream/build_balance_valtunsigned.2.4/proj/build_dir.hw/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_hmss_0_0/bd_0/ip/ip_34/bd_5dca_slice11_24_0_clocks.xdc:10]
Finished Parsing XDC File [/home/ziyuanwang/GraphLily/generate_bitstream/build_balance_valtunsigned.2.4/proj/build_dir.hw/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_hmss_0_0/bd_0/ip/ip_34/bd_5dca_slice11_24_0_clocks.xdc] for cell 'pfm_top_i/dynamic_region/hmss_0/inst/path_24/slice11_24/inst'
Parsing XDC File [/home/ziyuanwang/GraphLily/generate_bitstream/build_balance_valtunsigned.2.4/proj/build_dir.hw/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_hmss_0_0/bd_0/ip/ip_37/bd_5dca_slice0_26_0_clocks.xdc] for cell 'pfm_top_i/dynamic_region/hmss_0/inst/path_26/slice0_26/inst'
Finished Parsing XDC File [/home/ziyuanwang/GraphLily/generate_bitstream/build_balance_valtunsigned.2.4/proj/build_dir.hw/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_hmss_0_0/bd_0/ip/ip_37/bd_5dca_slice0_26_0_clocks.xdc] for cell 'pfm_top_i/dynamic_region/hmss_0/inst/path_26/slice0_26/inst'
Parsing XDC File [/home/ziyuanwang/GraphLily/generate_bitstream/build_balance_valtunsigned.2.4/proj/build_dir.hw/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_hmss_0_0/pfm_dynamic_hmss_0_0.xdc] for cell 'pfm_top_i/dynamic_region/hmss_0/inst'
INFO: [Vivado 12-3520] Assignment of 'interconnect1_0' to a pblock 'pblock_dynamic_SLR0' means that all children of 'path_0' are in the pblock. Changing the pblock assignment to 'path_0'. [/home/ziyuanwang/GraphLily/generate_bitstream/build_balance_valtunsigned.2.4/proj/build_dir.hw/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_hmss_0_0/pfm_dynamic_hmss_0_0.xdc:62]
INFO: [Vivado 12-3520] Assignment of 'interconnect2_1' to a pblock 'pblock_dynamic_SLR0' means that all children of 'path_1' are in the pblock. Changing the pblock assignment to 'path_1'. [/home/ziyuanwang/GraphLily/generate_bitstream/build_balance_valtunsigned.2.4/proj/build_dir.hw/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_hmss_0_0/pfm_dynamic_hmss_0_0.xdc:66]
INFO: [Vivado 12-3520] Assignment of 'interconnect3_2' to a pblock 'pblock_dynamic_SLR0' means that all children of 'path_2' are in the pblock. Changing the pblock assignment to 'path_2'. [/home/ziyuanwang/GraphLily/generate_bitstream/build_balance_valtunsigned.2.4/proj/build_dir.hw/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_hmss_0_0/pfm_dynamic_hmss_0_0.xdc:70]
INFO: [Vivado 12-3520] Assignment of 'interconnect4_3' to a pblock 'pblock_dynamic_SLR0' means that all children of 'path_3' are in the pblock. Changing the pblock assignment to 'path_3'. [/home/ziyuanwang/GraphLily/generate_bitstream/build_balance_valtunsigned.2.4/proj/build_dir.hw/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_hmss_0_0/pfm_dynamic_hmss_0_0.xdc:74]
INFO: [Vivado 12-3520] Assignment of 'interconnect5_16' to a pblock 'pblock_dynamic_SLR0' means that all children of 'path_16' are in the pblock. Changing the pblock assignment to 'path_16'. [/home/ziyuanwang/GraphLily/generate_bitstream/build_balance_valtunsigned.2.4/proj/build_dir.hw/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_hmss_0_0/pfm_dynamic_hmss_0_0.xdc:78]
INFO: [Vivado 12-3520] Assignment of 'interconnect6_18' to a pblock 'pblock_dynamic_SLR0' means that all children of 'path_18' are in the pblock. Changing the pblock assignment to 'path_18'. [/home/ziyuanwang/GraphLily/generate_bitstream/build_balance_valtunsigned.2.4/proj/build_dir.hw/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_hmss_0_0/pfm_dynamic_hmss_0_0.xdc:82]
INFO: [Vivado 12-3520] Assignment of 'interconnect7_21' to a pblock 'pblock_dynamic_SLR0' means that all children of 'path_21' are in the pblock. Changing the pblock assignment to 'path_21'. [/home/ziyuanwang/GraphLily/generate_bitstream/build_balance_valtunsigned.2.4/proj/build_dir.hw/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_hmss_0_0/pfm_dynamic_hmss_0_0.xdc:86]
INFO: [Vivado 12-3520] Assignment of 'interconnect8_23' to a pblock 'pblock_dynamic_SLR0' means that all children of 'path_23' are in the pblock. Changing the pblock assignment to 'path_23'. [/home/ziyuanwang/GraphLily/generate_bitstream/build_balance_valtunsigned.2.4/proj/build_dir.hw/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_hmss_0_0/pfm_dynamic_hmss_0_0.xdc:90]
INFO: [Vivado 12-3520] Assignment of 'interconnect9_20' to a pblock 'pblock_dynamic_SLR0' means that all children of 'path_20' are in the pblock. Changing the pblock assignment to 'path_20'. [/home/ziyuanwang/GraphLily/generate_bitstream/build_balance_valtunsigned.2.4/proj/build_dir.hw/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_hmss_0_0/pfm_dynamic_hmss_0_0.xdc:94]
INFO: [Vivado 12-3520] Assignment of 'interconnect10_22' to a pblock 'pblock_dynamic_SLR0' means that all children of 'path_22' are in the pblock. Changing the pblock assignment to 'path_22'. [/home/ziyuanwang/GraphLily/generate_bitstream/build_balance_valtunsigned.2.4/proj/build_dir.hw/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_hmss_0_0/pfm_dynamic_hmss_0_0.xdc:98]
INFO: [Vivado 12-3520] Assignment of 'interconnect11_24' to a pblock 'pblock_dynamic_SLR0' means that all children of 'path_24' are in the pblock. Changing the pblock assignment to 'path_24'. [/home/ziyuanwang/GraphLily/generate_bitstream/build_balance_valtunsigned.2.4/proj/build_dir.hw/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_hmss_0_0/pfm_dynamic_hmss_0_0.xdc:102]
Finished Parsing XDC File [/home/ziyuanwang/GraphLily/generate_bitstream/build_balance_valtunsigned.2.4/proj/build_dir.hw/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_hmss_0_0/pfm_dynamic_hmss_0_0.xdc] for cell 'pfm_top_i/dynamic_region/hmss_0/inst'
Parsing XDC File [/home/ziyuanwang/GraphLily/generate_bitstream/build_balance_valtunsigned.2.4/proj/build_dir.hw/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_memory_subsystem_0/bd_0/ip/ip_0/bd_d216_psr_aclk_SLR0_0_slr.xdc] for cell 'pfm_top_i/dynamic_region/memory_subsystem/inst/reset/psr_aclk_SLR0/U0'
INFO: [Vivado 12-3520] Assignment of 'ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N, BSR_OUT_DFF[0].FDRE_BSR, EXT_LPF, ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N, GND, FDRE_inst, PR_OUT_DFF[0].FDRE_PER, VCC, and SEQ' to a pblock 'pblock_dynamic_SLR0' means that all children of 'psr_aclk_SLR0' are in the pblock. Changing the pblock assignment to 'psr_aclk_SLR0'. [/home/ziyuanwang/GraphLily/generate_bitstream/build_balance_valtunsigned.2.4/proj/build_dir.hw/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_memory_subsystem_0/bd_0/ip/ip_0/bd_d216_psr_aclk_SLR0_0_slr.xdc:55]
Finished Parsing XDC File [/home/ziyuanwang/GraphLily/generate_bitstream/build_balance_valtunsigned.2.4/proj/build_dir.hw/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_memory_subsystem_0/bd_0/ip/ip_0/bd_d216_psr_aclk_SLR0_0_slr.xdc] for cell 'pfm_top_i/dynamic_region/memory_subsystem/inst/reset/psr_aclk_SLR0/U0'
Parsing XDC File [/home/ziyuanwang/GraphLily/generate_bitstream/build_balance_valtunsigned.2.4/proj/build_dir.hw/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_memory_subsystem_0/bd_0/ip/ip_1/bd_d216_psr_aclk_SLR1_0_slr.xdc] for cell 'pfm_top_i/dynamic_region/memory_subsystem/inst/reset/psr_aclk_SLR1/U0'
INFO: [Vivado 12-3520] Assignment of 'ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N, ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N, FDRE_inst, BSR_OUT_DFF[0].FDRE_BSR, GND, SEQ, PR_OUT_DFF[0].FDRE_PER, EXT_LPF, and VCC' to a pblock 'pblock_dynamic_SLR1' means that all children of 'psr_aclk_SLR1' are in the pblock. Changing the pblock assignment to 'psr_aclk_SLR1'. [/home/ziyuanwang/GraphLily/generate_bitstream/build_balance_valtunsigned.2.4/proj/build_dir.hw/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_memory_subsystem_0/bd_0/ip/ip_1/bd_d216_psr_aclk_SLR1_0_slr.xdc:55]
Finished Parsing XDC File [/home/ziyuanwang/GraphLily/generate_bitstream/build_balance_valtunsigned.2.4/proj/build_dir.hw/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_memory_subsystem_0/bd_0/ip/ip_1/bd_d216_psr_aclk_SLR1_0_slr.xdc] for cell 'pfm_top_i/dynamic_region/memory_subsystem/inst/reset/psr_aclk_SLR1/U0'
Parsing XDC File [/home/ziyuanwang/GraphLily/generate_bitstream/build_balance_valtunsigned.2.4/proj/build_dir.hw/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_memory_subsystem_0/bd_0/ip/ip_8/bd_d216_ddr4_mem00_0_board.xdc] for cell 'pfm_top_i/dynamic_region/memory_subsystem/inst/memory/ddr4_mem00/inst'
Finished Parsing XDC File [/home/ziyuanwang/GraphLily/generate_bitstream/build_balance_valtunsigned.2.4/proj/build_dir.hw/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_memory_subsystem_0/bd_0/ip/ip_8/bd_d216_ddr4_mem00_0_board.xdc] for cell 'pfm_top_i/dynamic_region/memory_subsystem/inst/memory/ddr4_mem00/inst'
Parsing XDC File [/home/ziyuanwang/GraphLily/generate_bitstream/build_balance_valtunsigned.2.4/proj/build_dir.hw/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_memory_subsystem_0/bd_0/ip/ip_10/bd_d216_ddr4_mem00_ctrl_cc_0_clocks.xdc] for cell 'pfm_top_i/dynamic_region/memory_subsystem/inst/memory/ddr4_mem00_ctrl_cc/inst'
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-10' -to list should not be empty. [/home/ziyuanwang/GraphLily/generate_bitstream/build_balance_valtunsigned.2.4/proj/build_dir.hw/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_memory_subsystem_0/bd_0/ip/ip_10/bd_d216_ddr4_mem00_ctrl_cc_0_clocks.xdc:7]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-11' -to list should not be empty. [/home/ziyuanwang/GraphLily/generate_bitstream/build_balance_valtunsigned.2.4/proj/build_dir.hw/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_memory_subsystem_0/bd_0/ip/ip_10/bd_d216_ddr4_mem00_ctrl_cc_0_clocks.xdc:10]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-15' -to list should not be empty. [/home/ziyuanwang/GraphLily/generate_bitstream/build_balance_valtunsigned.2.4/proj/build_dir.hw/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_memory_subsystem_0/bd_0/ip/ip_10/bd_d216_ddr4_mem00_ctrl_cc_0_clocks.xdc:13]
WARNING: [Vivado_Tcl 4-939] Waiver ID 'LUTAR-1' object list should not be empty (perhaps an invalid wildcard was used or only unsupported objects). [/home/ziyuanwang/GraphLily/generate_bitstream/build_balance_valtunsigned.2.4/proj/build_dir.hw/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_memory_subsystem_0/bd_0/ip/ip_10/bd_d216_ddr4_mem00_ctrl_cc_0_clocks.xdc:17]
Finished Parsing XDC File [/home/ziyuanwang/GraphLily/generate_bitstream/build_balance_valtunsigned.2.4/proj/build_dir.hw/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_memory_subsystem_0/bd_0/ip/ip_10/bd_d216_ddr4_mem00_ctrl_cc_0_clocks.xdc] for cell 'pfm_top_i/dynamic_region/memory_subsystem/inst/memory/ddr4_mem00_ctrl_cc/inst'
Parsing XDC File [/home/ziyuanwang/GraphLily/generate_bitstream/build_balance_valtunsigned.2.4/proj/build_dir.hw/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_memory_subsystem_0/pfm_dynamic_memory_subsystem_0.xdc] for cell 'pfm_top_i/dynamic_region/memory_subsystem/inst'
Finished Parsing XDC File [/home/ziyuanwang/GraphLily/generate_bitstream/build_balance_valtunsigned.2.4/proj/build_dir.hw/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_memory_subsystem_0/pfm_dynamic_memory_subsystem_0.xdc] for cell 'pfm_top_i/dynamic_region/memory_subsystem/inst'
Parsing XDC File [/home/ziyuanwang/GraphLily/generate_bitstream/build_balance_valtunsigned.2.4/proj/build_dir.hw/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_regslice_pipe_ctrl_hbm_mgntpf_0/pfm_dynamic_regslice_pipe_ctrl_hbm_mgntpf_0_clocks.xdc] for cell 'pfm_top_i/dynamic_region/regslice_pipe_ctrl_hbm_mgntpf/inst'
Finished Parsing XDC File [/home/ziyuanwang/GraphLily/generate_bitstream/build_balance_valtunsigned.2.4/proj/build_dir.hw/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_regslice_pipe_ctrl_hbm_mgntpf_0/pfm_dynamic_regslice_pipe_ctrl_hbm_mgntpf_0_clocks.xdc] for cell 'pfm_top_i/dynamic_region/regslice_pipe_ctrl_hbm_mgntpf/inst'
Parsing XDC File [/home/ziyuanwang/GraphLily/generate_bitstream/build_balance_valtunsigned.2.4/proj/build_dir.hw/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_regslice_pipe_ctrl_mgntpf_0/pfm_dynamic_regslice_pipe_ctrl_mgntpf_0_clocks.xdc] for cell 'pfm_top_i/dynamic_region/regslice_pipe_ctrl_mgntpf/inst'
Finished Parsing XDC File [/home/ziyuanwang/GraphLily/generate_bitstream/build_balance_valtunsigned.2.4/proj/build_dir.hw/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_regslice_pipe_ctrl_mgntpf_0/pfm_dynamic_regslice_pipe_ctrl_mgntpf_0_clocks.xdc] for cell 'pfm_top_i/dynamic_region/regslice_pipe_ctrl_mgntpf/inst'
WARNING: [Vivado_Tcl 4-935] Waiver ID 'CDC-6' is a duplicate and will not be added again. [/tools/Xilinx/Vivado/2021.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:23]
WARNING: [Vivado_Tcl 4-935] Waiver ID 'CDC-6' is a duplicate and will not be added again. [/tools/Xilinx/Vivado/2021.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:23]
WARNING: [Vivado_Tcl 4-935] Waiver ID 'CDC-6' is a duplicate and will not be added again. [/tools/Xilinx/Vivado/2021.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:23]
WARNING: [Vivado_Tcl 4-935] Waiver ID 'CDC-6' is a duplicate and will not be added again. [/tools/Xilinx/Vivado/2021.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:23]
WARNING: [Vivado_Tcl 4-935] Waiver ID 'CDC-6' is a duplicate and will not be added again. [/tools/Xilinx/Vivado/2021.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:23]
WARNING: [Vivado_Tcl 4-935] Waiver ID 'CDC-6' is a duplicate and will not be added again. [/tools/Xilinx/Vivado/2021.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:23]
WARNING: [Vivado_Tcl 4-935] Waiver ID 'CDC-6' is a duplicate and will not be added again. [/tools/Xilinx/Vivado/2021.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:23]
WARNING: [Vivado_Tcl 4-935] Waiver ID 'CDC-6' is a duplicate and will not be added again. [/tools/Xilinx/Vivado/2021.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:23]
WARNING: [Vivado_Tcl 4-935] Waiver ID 'CDC-6' is a duplicate and will not be added again. [/tools/Xilinx/Vivado/2021.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:23]
WARNING: [Vivado_Tcl 4-935] Waiver ID 'CDC-6' is a duplicate and will not be added again. [/tools/Xilinx/Vivado/2021.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:23]
WARNING: [Vivado_Tcl 4-935] Waiver ID 'CDC-6' is a duplicate and will not be added again. [/tools/Xilinx/Vivado/2021.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:23]
WARNING: [Vivado_Tcl 4-935] Waiver ID 'CDC-6' is a duplicate and will not be added again. [/tools/Xilinx/Vivado/2021.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:23]
WARNING: [Vivado_Tcl 4-935] Waiver ID 'CDC-6' is a duplicate and will not be added again. [/tools/Xilinx/Vivado/2021.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:23]
WARNING: [Vivado_Tcl 4-935] Waiver ID 'CDC-6' is a duplicate and will not be added again. [/tools/Xilinx/Vivado/2021.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:23]
WARNING: [Vivado_Tcl 4-935] Waiver ID 'CDC-6' is a duplicate and will not be added again. [/tools/Xilinx/Vivado/2021.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:23]
WARNING: [Vivado_Tcl 4-935] Waiver ID 'CDC-6' is a duplicate and will not be added again. [/tools/Xilinx/Vivado/2021.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:23]
WARNING: [Vivado_Tcl 4-935] Waiver ID 'CDC-6' is a duplicate and will not be added again. [/tools/Xilinx/Vivado/2021.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:23]
WARNING: [Vivado_Tcl 4-935] Waiver ID 'CDC-6' is a duplicate and will not be added again. [/tools/Xilinx/Vivado/2021.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:23]
WARNING: [Vivado_Tcl 4-935] Waiver ID 'CDC-6' is a duplicate and will not be added again. [/tools/Xilinx/Vivado/2021.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:23]
WARNING: [Vivado_Tcl 4-935] Waiver ID 'CDC-6' is a duplicate and will not be added again. [/tools/Xilinx/Vivado/2021.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:23]
WARNING: [Vivado_Tcl 4-935] Waiver ID 'CDC-6' is a duplicate and will not be added again. [/tools/Xilinx/Vivado/2021.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:23]
WARNING: [Vivado_Tcl 4-935] Waiver ID 'CDC-6' is a duplicate and will not be added again. [/tools/Xilinx/Vivado/2021.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:23]
WARNING: [Vivado_Tcl 4-935] Waiver ID 'CDC-6' is a duplicate and will not be added again. [/tools/Xilinx/Vivado/2021.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:23]
WARNING: [Vivado_Tcl 4-935] Waiver ID 'CDC-6' is a duplicate and will not be added again. [/tools/Xilinx/Vivado/2021.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:23]
WARNING: [Vivado_Tcl 4-935] Waiver ID 'CDC-6' is a duplicate and will not be added again. [/tools/Xilinx/Vivado/2021.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:23]
WARNING: [Vivado_Tcl 4-935] Waiver ID 'CDC-6' is a duplicate and will not be added again. [/tools/Xilinx/Vivado/2021.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:23]
WARNING: [Vivado_Tcl 4-935] Waiver ID 'CDC-6' is a duplicate and will not be added again. [/tools/Xilinx/Vivado/2021.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:23]
WARNING: [Vivado_Tcl 4-935] Waiver ID 'CDC-6' is a duplicate and will not be added again. [/tools/Xilinx/Vivado/2021.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:23]
WARNING: [Vivado_Tcl 4-935] Waiver ID 'CDC-6' is a duplicate and will not be added again. [/tools/Xilinx/Vivado/2021.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:23]
WARNING: [Vivado_Tcl 4-935] Waiver ID 'CDC-6' is a duplicate and will not be added again. [/tools/Xilinx/Vivado/2021.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:23]
WARNING: [Vivado_Tcl 4-935] Waiver ID 'CDC-6' is a duplicate and will not be added again. [/tools/Xilinx/Vivado/2021.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:23]
WARNING: [Vivado_Tcl 4-935] Waiver ID 'CDC-6' is a duplicate and will not be added again. [/tools/Xilinx/Vivado/2021.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:23]
WARNING: [Vivado_Tcl 4-935] Waiver ID 'CDC-6' is a duplicate and will not be added again. [/tools/Xilinx/Vivado/2021.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:23]
WARNING: [Vivado_Tcl 4-935] Waiver ID 'CDC-6' is a duplicate and will not be added again. [/tools/Xilinx/Vivado/2021.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:23]
WARNING: [Vivado_Tcl 4-935] Waiver ID 'CDC-6' is a duplicate and will not be added again. [/tools/Xilinx/Vivado/2021.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:23]
WARNING: [Vivado_Tcl 4-935] Waiver ID 'CDC-6' is a duplicate and will not be added again. [/tools/Xilinx/Vivado/2021.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:23]
WARNING: [Vivado_Tcl 4-935] Waiver ID 'CDC-6' is a duplicate and will not be added again. [/tools/Xilinx/Vivado/2021.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:23]
WARNING: [Vivado_Tcl 4-935] Waiver ID 'CDC-6' is a duplicate and will not be added again. [/tools/Xilinx/Vivado/2021.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:23]
WARNING: [Vivado_Tcl 4-935] Waiver ID 'CDC-6' is a duplicate and will not be added again. [/tools/Xilinx/Vivado/2021.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:23]
WARNING: [Vivado_Tcl 4-935] Waiver ID 'CDC-6' is a duplicate and will not be added again. [/tools/Xilinx/Vivado/2021.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:23]
WARNING: [Vivado_Tcl 4-935] Waiver ID 'CDC-6' is a duplicate and will not be added again. [/tools/Xilinx/Vivado/2021.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:23]
WARNING: [Vivado_Tcl 4-935] Waiver ID 'CDC-6' is a duplicate and will not be added again. [/tools/Xilinx/Vivado/2021.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:23]
WARNING: [Vivado_Tcl 4-935] Waiver ID 'CDC-6' is a duplicate and will not be added again. [/tools/Xilinx/Vivado/2021.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:23]
WARNING: [Vivado_Tcl 4-935] Waiver ID 'CDC-6' is a duplicate and will not be added again. [/tools/Xilinx/Vivado/2021.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:23]
WARNING: [Vivado_Tcl 4-935] Waiver ID 'CDC-6' is a duplicate and will not be added again. [/tools/Xilinx/Vivado/2021.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:23]
WARNING: [Vivado_Tcl 4-935] Waiver ID 'CDC-6' is a duplicate and will not be added again. [/tools/Xilinx/Vivado/2021.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:23]
WARNING: [Vivado_Tcl 4-935] Waiver ID 'CDC-6' is a duplicate and will not be added again. [/tools/Xilinx/Vivado/2021.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:23]
WARNING: [Vivado_Tcl 4-935] Waiver ID 'CDC-6' is a duplicate and will not be added again. [/tools/Xilinx/Vivado/2021.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:23]
WARNING: [Vivado_Tcl 4-935] Waiver ID 'CDC-6' is a duplicate and will not be added again. [/tools/Xilinx/Vivado/2021.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:23]
WARNING: [Vivado_Tcl 4-935] Waiver ID 'CDC-6' is a duplicate and will not be added again. [/tools/Xilinx/Vivado/2021.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:23]
WARNING: [Vivado_Tcl 4-935] Waiver ID 'CDC-6' is a duplicate and will not be added again. [/tools/Xilinx/Vivado/2021.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:23]
WARNING: [Vivado_Tcl 4-935] Waiver ID 'CDC-6' is a duplicate and will not be added again. [/tools/Xilinx/Vivado/2021.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:23]
WARNING: [Vivado_Tcl 4-935] Waiver ID 'CDC-6' is a duplicate and will not be added again. [/tools/Xilinx/Vivado/2021.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:23]
WARNING: [Vivado_Tcl 4-935] Waiver ID 'CDC-6' is a duplicate and will not be added again. [/tools/Xilinx/Vivado/2021.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:23]
WARNING: [Vivado_Tcl 4-935] Waiver ID 'CDC-6' is a duplicate and will not be added again. [/tools/Xilinx/Vivado/2021.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:23]
WARNING: [Vivado_Tcl 4-935] Waiver ID 'CDC-6' is a duplicate and will not be added again. [/tools/Xilinx/Vivado/2021.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:23]
WARNING: [Vivado_Tcl 4-935] Waiver ID 'CDC-6' is a duplicate and will not be added again. [/tools/Xilinx/Vivado/2021.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:23]
WARNING: [Vivado_Tcl 4-935] Waiver ID 'CDC-6' is a duplicate and will not be added again. [/tools/Xilinx/Vivado/2021.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:23]
WARNING: [Vivado_Tcl 4-935] Waiver ID 'CDC-6' is a duplicate and will not be added again. [/tools/Xilinx/Vivado/2021.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:23]
WARNING: [Vivado_Tcl 4-935] Waiver ID 'CDC-6' is a duplicate and will not be added again. [/tools/Xilinx/Vivado/2021.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:23]
WARNING: [Vivado_Tcl 4-935] Waiver ID 'CDC-6' is a duplicate and will not be added again. [/tools/Xilinx/Vivado/2021.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:23]
WARNING: [Vivado_Tcl 4-935] Waiver ID 'CDC-6' is a duplicate and will not be added again. [/tools/Xilinx/Vivado/2021.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:23]
WARNING: [Vivado_Tcl 4-935] Waiver ID 'CDC-6' is a duplicate and will not be added again. [/tools/Xilinx/Vivado/2021.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:23]
WARNING: [Vivado_Tcl 4-935] Waiver ID 'CDC-6' is a duplicate and will not be added again. [/tools/Xilinx/Vivado/2021.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:23]
WARNING: [Vivado_Tcl 4-935] Waiver ID 'CDC-6' is a duplicate and will not be added again. [/tools/Xilinx/Vivado/2021.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:23]
WARNING: [Vivado_Tcl 4-935] Waiver ID 'CDC-6' is a duplicate and will not be added again. [/tools/Xilinx/Vivado/2021.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:23]
WARNING: [Vivado_Tcl 4-935] Waiver ID 'CDC-6' is a duplicate and will not be added again. [/tools/Xilinx/Vivado/2021.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:23]
WARNING: [Vivado_Tcl 4-935] Waiver ID 'CDC-6' is a duplicate and will not be added again. [/tools/Xilinx/Vivado/2021.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:23]
WARNING: [Vivado_Tcl 4-935] Waiver ID 'CDC-6' is a duplicate and will not be added again. [/tools/Xilinx/Vivado/2021.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:23]
WARNING: [XPM_CDC_GRAY: TCL-1000] The source and destination clocks are the same. 
     Instance: pfm_top_i/static_region/flash_programmer/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [/tools/Xilinx/Vivado/2021.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
WARNING: [Vivado_Tcl 4-935] Waiver ID 'CDC-6' is a duplicate and will not be added again. [/tools/Xilinx/Vivado/2021.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:23]
WARNING: [XPM_CDC_GRAY: TCL-1000] The source and destination clocks are the same. 
     Instance: pfm_top_i/static_region/flash_programmer/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [/tools/Xilinx/Vivado/2021.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
WARNING: [Vivado_Tcl 4-935] Waiver ID 'CDC-6' is a duplicate and will not be added again. [/tools/Xilinx/Vivado/2021.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:23]
WARNING: [XPM_CDC_GRAY: TCL-1000] The source and destination clocks are the same. 
     Instance: pfm_top_i/static_region/flash_programmer/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [/tools/Xilinx/Vivado/2021.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
WARNING: [Vivado_Tcl 4-935] Waiver ID 'CDC-6' is a duplicate and will not be added again. [/tools/Xilinx/Vivado/2021.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:23]
WARNING: [XPM_CDC_GRAY: TCL-1000] The source and destination clocks are the same. 
     Instance: pfm_top_i/static_region/flash_programmer/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [/tools/Xilinx/Vivado/2021.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
WARNING: [Vivado_Tcl 4-935] Waiver ID 'CDC-6' is a duplicate and will not be added again. [/tools/Xilinx/Vivado/2021.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:23]
WARNING: [XPM_CDC_GRAY: TCL-1000] The source and destination clocks are the same. 
     Instance: pfm_top_i/static_region/flash_programmer/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [/tools/Xilinx/Vivado/2021.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
WARNING: [Vivado_Tcl 4-935] Waiver ID 'CDC-6' is a duplicate and will not be added again. [/tools/Xilinx/Vivado/2021.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:23]
WARNING: [XPM_CDC_GRAY: TCL-1000] The source and destination clocks are the same. 
     Instance: pfm_top_i/static_region/flash_programmer/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_dc_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [/tools/Xilinx/Vivado/2021.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
WARNING: [Vivado_Tcl 4-935] Waiver ID 'CDC-6' is a duplicate and will not be added again. [/tools/Xilinx/Vivado/2021.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:23]
WARNING: [Vivado_Tcl 4-935] Waiver ID 'CDC-6' is a duplicate and will not be added again. [/tools/Xilinx/Vivado/2021.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:23]
WARNING: [Vivado_Tcl 4-935] Waiver ID 'CDC-6' is a duplicate and will not be added again. [/tools/Xilinx/Vivado/2021.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:23]
WARNING: [Vivado_Tcl 4-935] Waiver ID 'CDC-6' is a duplicate and will not be added again. [/tools/Xilinx/Vivado/2021.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:23]
WARNING: [Vivado_Tcl 4-935] Waiver ID 'CDC-6' is a duplicate and will not be added again. [/tools/Xilinx/Vivado/2021.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:23]
WARNING: [Vivado_Tcl 4-935] Waiver ID 'CDC-6' is a duplicate and will not be added again. [/tools/Xilinx/Vivado/2021.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:23]
WARNING: [Vivado_Tcl 4-935] Waiver ID 'CDC-6' is a duplicate and will not be added again. [/tools/Xilinx/Vivado/2021.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:23]
WARNING: [Vivado_Tcl 4-935] Waiver ID 'CDC-6' is a duplicate and will not be added again. [/tools/Xilinx/Vivado/2021.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:23]
WARNING: [Vivado_Tcl 4-935] Waiver ID 'CDC-6' is a duplicate and will not be added again. [/tools/Xilinx/Vivado/2021.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:23]
WARNING: [Vivado_Tcl 4-935] Waiver ID 'CDC-15' is a duplicate and will not be added again. [/tools/Xilinx/Vivado/2021.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_handshake.tcl:30]
WARNING: [Vivado_Tcl 4-935] Waiver ID 'CDC-15' is a duplicate and will not be added again. [/tools/Xilinx/Vivado/2021.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_handshake.tcl:30]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-15' -to list should not be empty. [/tools/Xilinx/Vivado/2021.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_handshake.tcl:30]
WARNING: [Vivado_Tcl 4-935] Waiver ID 'CDC-15' is a duplicate and will not be added again. [/tools/Xilinx/Vivado/2021.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_handshake.tcl:30]
WARNING: [Vivado_Tcl 4-935] Waiver ID 'CDC-15' is a duplicate and will not be added again. [/tools/Xilinx/Vivado/2021.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_handshake.tcl:30]
WARNING: [Vivado_Tcl 4-935] Waiver ID 'CDC-15' is a duplicate and will not be added again. [/tools/Xilinx/Vivado/2021.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_handshake.tcl:30]
WARNING: [Vivado_Tcl 4-935] Waiver ID 'CDC-15' is a duplicate and will not be added again. [/tools/Xilinx/Vivado/2021.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_handshake.tcl:30]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-15' -to list should not be empty. [/tools/Xilinx/Vivado/2021.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_handshake.tcl:30]
WARNING: [Vivado_Tcl 4-935] Waiver ID 'CDC-15' is a duplicate and will not be added again. [/tools/Xilinx/Vivado/2021.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_handshake.tcl:30]
WARNING: [Vivado_Tcl 4-935] Waiver ID 'CDC-15' is a duplicate and will not be added again. [/tools/Xilinx/Vivado/2021.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_handshake.tcl:30]
WARNING: [Vivado_Tcl 4-935] Waiver ID 'CDC-15' is a duplicate and will not be added again. [/tools/Xilinx/Vivado/2021.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_handshake.tcl:30]
WARNING: [Vivado_Tcl 4-935] Waiver ID 'CDC-15' is a duplicate and will not be added again. [/tools/Xilinx/Vivado/2021.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_handshake.tcl:30]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-15' -to list should not be empty. [/tools/Xilinx/Vivado/2021.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_handshake.tcl:30]
WARNING: [Vivado_Tcl 4-935] Waiver ID 'CDC-15' is a duplicate and will not be added again. [/tools/Xilinx/Vivado/2021.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_handshake.tcl:30]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-15' -to list should not be empty. [/tools/Xilinx/Vivado/2021.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_handshake.tcl:30]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-15' -to list should not be empty. [/tools/Xilinx/Vivado/2021.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_handshake.tcl:30]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-15' -to list should not be empty. [/tools/Xilinx/Vivado/2021.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_handshake.tcl:30]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-15' -to list should not be empty. [/tools/Xilinx/Vivado/2021.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_handshake.tcl:30]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-15' -to list should not be empty. [/tools/Xilinx/Vivado/2021.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_handshake.tcl:30]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-15' -to list should not be empty. [/tools/Xilinx/Vivado/2021.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_handshake.tcl:30]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-15' -to list should not be empty. [/tools/Xilinx/Vivado/2021.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_handshake.tcl:30]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-15' -to list should not be empty. [/tools/Xilinx/Vivado/2021.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_handshake.tcl:30]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-15' -to list should not be empty. [/tools/Xilinx/Vivado/2021.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_handshake.tcl:30]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-15' -to list should not be empty. [/tools/Xilinx/Vivado/2021.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_handshake.tcl:30]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-15' -to list should not be empty. [/tools/Xilinx/Vivado/2021.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_handshake.tcl:30]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-15' -to list should not be empty. [/tools/Xilinx/Vivado/2021.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_handshake.tcl:30]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-15' -to list should not be empty. [/tools/Xilinx/Vivado/2021.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_handshake.tcl:30]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-15' -to list should not be empty. [/tools/Xilinx/Vivado/2021.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_handshake.tcl:30]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-15' -to list should not be empty. [/tools/Xilinx/Vivado/2021.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_handshake.tcl:30]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-15' -to list should not be empty. [/tools/Xilinx/Vivado/2021.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_handshake.tcl:30]
INFO: [Project 1-1714] 1293 XPM XDC files have been applied to the design.
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
WARNING: [Memdata 28-80] Empty top found while merging BMM files!
INFO: [Memdata 28-144] Successfully populated the BRAM INIT strings from the following elf files: /home/ziyuanwang/GraphLily/generate_bitstream/build_balance_valtunsigned.2.4/proj/build_dir.hw/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_memory_subsystem_0/bd_0/ip/ip_8/sw/calibration_0/Debug/calibration_ddr.elf /home/ziyuanwang/GraphLily/generate_bitstream/build_balance_valtunsigned.2.4/proj/build_dir.hw/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_memory_subsystem_0/bd_0/ip/ip_8/sw/calibration_0/Debug/calibration_ddr.elf 
INFO: [Project 1-1687] 127 scoped IP constraints or related sub-commands were skipped due to synthesis logic optimizations usually triggered by constant connectivity or unconnected output pins. To review the skipped constraints and messages, run the command 'set_param netlist.IPMsgFiltering false' before opening the design.
Netlist sorting complete. Time (s): cpu = 00:00:00.11 ; elapsed = 00:00:00.10 . Memory (MB): peak = 10227.312 ; gain = 0.000 ; free physical = 22900 ; free virtual = 462946
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 3520 instances were transformed.
  DSP48E1 => DSP48E2 (DSP_ALU, DSP_A_B_DATA, DSP_C_DATA, DSP_MULTIPLIER, DSP_M_DATA, DSP_OUTPUT, DSP_PREADD, DSP_PREADD_DATA): 7 instances
  DSP48E2 => DSP48E2 (DSP_ALU, DSP_A_B_DATA, DSP_C_DATA, DSP_MULTIPLIER, DSP_M_DATA, DSP_OUTPUT, DSP_PREADD, DSP_PREADD_DATA): 219 instances
  HBM_TWO_STACK_INTF => HBM_TWO_STACK_INTF (HBM_REF_CLK(x2), HBM_SNGLBLI_INTF_APB(x2), HBM_SNGLBLI_INTF_AXI(x32)): 1 instance 
  IBUF => IBUF (IBUFCTRL, INBUF): 3 instances
  IBUFDS => IBUFDS (DIFFINBUF, IBUFCTRL): 2 instances
  IOBUF => IOBUF (IBUFCTRL, INBUF, OBUFT): 6 instances
  IOBUFDS => IOBUFDS (DIFFINBUF, IBUFCTRL, INV, OBUFT(x2)): 18 instances
  IOBUFE3 => IOBUFE3 (IBUFCTRL, INBUF, OBUFT_DCIEN): 72 instances
  LUT6_2 => LUT6_2 (LUT5, LUT6): 189 instances
  OBUFDS => OBUFDS_DUAL_BUF (INV, OBUF(x2)): 1 instance 
  RAM128X1D => RAM128X1D (MUXF7(x2), RAMD64E(x4)): 32 instances
  RAM128X1S => RAM128X1S (MUXF7, RAMS64E(x2)): 192 instances
  RAM16X1D => RAM32X1D (RAMD32(x2)): 358 instances
  RAM16X1S => RAM32X1S (RAMS32): 13 instances
  RAM256X1S => RAM256X1S (MUXF7(x2), MUXF8, RAMS64E(x4)): 9 instances
  RAM32M => RAM32M (RAMD32(x6), RAMS32(x2)): 327 instances
  RAM32M16 => RAM32M16 (RAMD32(x14), RAMS32(x2)): 1955 instances
  RAM32X1D => RAM32X1D (RAMD32(x2)): 74 instances
  RAM64M8 => RAM64M8 (RAMD64E(x8)): 34 instances
  RAM64X1D => RAM64X1D (RAMD64E(x2)): 8 instances

169 Infos, 518 Warnings, 2 Critical Warnings and 0 Errors encountered.
link_design completed successfully
link_design: Time (s): cpu = 00:19:00 ; elapsed = 00:14:55 . Memory (MB): peak = 10227.312 ; gain = 7476.996 ; free physical = 22900 ; free virtual = 462946
source /home/ziyuanwang/GraphLily/generate_bitstream/build_balance_valtunsigned.2.4/proj/build_dir.hw/link/vivado/vpl/scripts/impl_1/_full_init_post.tcl
WARNING: [Constraints 18-633] Creating clock pfm_top_i/static_region/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pfm_top_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.pfm_top_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[24].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK with 16 sources. [ip_pcie4_uscale_plus_x1y0.xdc:113]
INFO: [Timing 38-35] Done setting XDC timing constraints.
WARNING: [Timing 38-3] User defined clock exists on pin pfm_top_i/static_region/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pfm_top_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.pfm_top_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[24].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK [See ip_pcie4_uscale_plus_x1y0.xdc:113] and will prevent any subsequent automatic derivation of generated clocks on that pin. If the user defined clock specifies '-add', any existing auto-derived clocks on that pin are retained.
WARNING: [Timing 38-3] User defined clock exists on pin pfm_top_i/static_region/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pfm_top_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.pfm_top_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[24].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK [See ip_pcie4_uscale_plus_x1y0.xdc:113] and will prevent any subsequent automatic derivation of generated clocks on that pin. If the user defined clock specifies '-add', any existing auto-derived clocks on that pin are retained.
WARNING: [Timing 38-3] User defined clock exists on pin pfm_top_i/static_region/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pfm_top_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.pfm_top_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[24].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK [See ip_pcie4_uscale_plus_x1y0.xdc:113] and will prevent any subsequent automatic derivation of generated clocks on that pin. If the user defined clock specifies '-add', any existing auto-derived clocks on that pin are retained.
WARNING: [Timing 38-3] User defined clock exists on pin pfm_top_i/static_region/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pfm_top_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.pfm_top_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[24].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK [See ip_pcie4_uscale_plus_x1y0.xdc:113] and will prevent any subsequent automatic derivation of generated clocks on that pin. If the user defined clock specifies '-add', any existing auto-derived clocks on that pin are retained.
WARNING: [Timing 38-3] User defined clock exists on pin pfm_top_i/static_region/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pfm_top_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.pfm_top_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[25].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK [See ip_pcie4_uscale_plus_x1y0.xdc:113] and will prevent any subsequent automatic derivation of generated clocks on that pin. If the user defined clock specifies '-add', any existing auto-derived clocks on that pin are retained.
WARNING: [Timing 38-3] User defined clock exists on pin pfm_top_i/static_region/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pfm_top_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.pfm_top_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[25].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK [See ip_pcie4_uscale_plus_x1y0.xdc:113] and will prevent any subsequent automatic derivation of generated clocks on that pin. If the user defined clock specifies '-add', any existing auto-derived clocks on that pin are retained.
WARNING: [Timing 38-3] User defined clock exists on pin pfm_top_i/static_region/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pfm_top_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.pfm_top_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[25].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK [See ip_pcie4_uscale_plus_x1y0.xdc:113] and will prevent any subsequent automatic derivation of generated clocks on that pin. If the user defined clock specifies '-add', any existing auto-derived clocks on that pin are retained.
WARNING: [Timing 38-3] User defined clock exists on pin pfm_top_i/static_region/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pfm_top_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.pfm_top_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[25].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK [See ip_pcie4_uscale_plus_x1y0.xdc:113] and will prevent any subsequent automatic derivation of generated clocks on that pin. If the user defined clock specifies '-add', any existing auto-derived clocks on that pin are retained.
WARNING: [Timing 38-3] User defined clock exists on pin pfm_top_i/static_region/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pfm_top_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.pfm_top_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[26].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK [See ip_pcie4_uscale_plus_x1y0.xdc:113] and will prevent any subsequent automatic derivation of generated clocks on that pin. If the user defined clock specifies '-add', any existing auto-derived clocks on that pin are retained.
WARNING: [Timing 38-3] User defined clock exists on pin pfm_top_i/static_region/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pfm_top_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.pfm_top_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[26].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK [See ip_pcie4_uscale_plus_x1y0.xdc:113] and will prevent any subsequent automatic derivation of generated clocks on that pin. If the user defined clock specifies '-add', any existing auto-derived clocks on that pin are retained.
WARNING: [Timing 38-3] User defined clock exists on pin pfm_top_i/static_region/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pfm_top_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.pfm_top_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[26].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK [See ip_pcie4_uscale_plus_x1y0.xdc:113] and will prevent any subsequent automatic derivation of generated clocks on that pin. If the user defined clock specifies '-add', any existing auto-derived clocks on that pin are retained.
WARNING: [Timing 38-3] User defined clock exists on pin pfm_top_i/static_region/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pfm_top_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.pfm_top_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[26].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK [See ip_pcie4_uscale_plus_x1y0.xdc:113] and will prevent any subsequent automatic derivation of generated clocks on that pin. If the user defined clock specifies '-add', any existing auto-derived clocks on that pin are retained.
WARNING: [Timing 38-3] User defined clock exists on pin pfm_top_i/static_region/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pfm_top_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.pfm_top_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[27].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK [See ip_pcie4_uscale_plus_x1y0.xdc:113] and will prevent any subsequent automatic derivation of generated clocks on that pin. If the user defined clock specifies '-add', any existing auto-derived clocks on that pin are retained.
WARNING: [Timing 38-3] User defined clock exists on pin pfm_top_i/static_region/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pfm_top_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.pfm_top_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[27].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK [See ip_pcie4_uscale_plus_x1y0.xdc:113] and will prevent any subsequent automatic derivation of generated clocks on that pin. If the user defined clock specifies '-add', any existing auto-derived clocks on that pin are retained.
WARNING: [Timing 38-3] User defined clock exists on pin pfm_top_i/static_region/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pfm_top_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.pfm_top_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[27].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK [See ip_pcie4_uscale_plus_x1y0.xdc:113] and will prevent any subsequent automatic derivation of generated clocks on that pin. If the user defined clock specifies '-add', any existing auto-derived clocks on that pin are retained.
WARNING: [Timing 38-3] User defined clock exists on pin pfm_top_i/static_region/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pfm_top_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.pfm_top_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[27].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK [See ip_pcie4_uscale_plus_x1y0.xdc:113] and will prevent any subsequent automatic derivation of generated clocks on that pin. If the user defined clock specifies '-add', any existing auto-derived clocks on that pin are retained.
get_clocks: Time (s): cpu = 00:01:34 ; elapsed = 00:00:45 . Memory (MB): peak = 10227.312 ; gain = 0.000 ; free physical = 21403 ; free virtual = 461448
Parsing XDC File [/home/ziyuanwang/GraphLily/generate_bitstream/build_balance_valtunsigned.2.4/proj/build_dir.hw/link/vivado/vpl/output/_user_impl_clk.xdc]
INFO: [Vivado 12-2286] Implicit search of objects for pattern 'pfm_top_i/static_region/base_clocking/clkwiz_kernel/inst/CLK_CORE_DRP_I/clk_inst/mmcme4_adv_inst/CLKIN1' matched to 'pin' objects. [/home/ziyuanwang/GraphLily/generate_bitstream/build_balance_valtunsigned.2.4/proj/build_dir.hw/link/vivado/vpl/output/_user_impl_clk.xdc:3]
Resolution: To avoid ambiguous patterns, provide proper objects using get commands e.g. [get_nets xyz].
INFO: [Vivado 12-2286] Implicit search of objects for pattern 'pfm_top_i/static_region/base_clocking/clkwiz_kernel/inst/CLK_CORE_DRP_I/clk_inst/mmcme4_adv_inst/CLKOUT0' matched to 'pin' objects. [/home/ziyuanwang/GraphLily/generate_bitstream/build_balance_valtunsigned.2.4/proj/build_dir.hw/link/vivado/vpl/output/_user_impl_clk.xdc:3]
Resolution: To avoid ambiguous patterns, provide proper objects using get commands e.g. [get_nets xyz].
WARNING: [Constraints 18-619] A clock with name 'clk_out1_pfm_top_clkwiz_kernel_0' already exists, overwriting the previous clock with the same name. [/home/ziyuanwang/GraphLily/generate_bitstream/build_balance_valtunsigned.2.4/proj/build_dir.hw/link/vivado/vpl/output/_user_impl_clk.xdc:3]
Finished Parsing XDC File [/home/ziyuanwang/GraphLily/generate_bitstream/build_balance_valtunsigned.2.4/proj/build_dir.hw/link/vivado/vpl/output/_user_impl_clk.xdc]
source /home/ziyuanwang/GraphLily/generate_bitstream/build_balance_valtunsigned.2.4/proj/build_dir.hw/link/vivado/vpl/scripts/impl_1/_full_opt_pre.tcl
Post-synthesis utilization DRC check...
available resources:
   luts      : 1209440
   registers : 2476694
   brams     : 1816
   dsps      : 9020
required resources:
   luts      : 218800
   registers : 276413
   brams     : 1585
   dsps      : 222
CRITICAL WARNING: The available BRAMs may not be sufficient to accommodate the kernels
report_accelerator_utilization: Time (s): cpu = 00:00:12 ; elapsed = 00:00:12 . Memory (MB): peak = 10227.312 ; gain = 0.000 ; free physical = 21647 ; free virtual = 461693
report_utilization: Time (s): cpu = 00:00:26 ; elapsed = 00:00:27 . Memory (MB): peak = 10227.312 ; gain = 0.000 ; free physical = 21450 ; free virtual = 461496
INFO: System Diagram: Run step: synthed

get_pins: Time (s): cpu = 00:00:15 ; elapsed = 00:00:15 . Memory (MB): peak = 10227.312 ; gain = 0.000 ; free physical = 21227 ; free virtual = 461273
get_nets: Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 10227.312 ; gain = 0.000 ; free physical = 21103 ; free virtual = 461148
WARNING: [Netlist 29-66] Cannot disconnect pin/port 'pfm_top_i/dynamic_region/io_gt_gtyquad_00_gtx_n[0]' from net 'pfm_top_i/dynamic_region/<const0>', since it is not currently connected to that net.
WARNING: [Netlist 29-66] Cannot disconnect pin/port 'pfm_top_i/dynamic_region/io_gt_gtyquad_00_gtx_n[1]' from net 'pfm_top_i/dynamic_region/<const0>', since it is not currently connected to that net.
WARNING: [Netlist 29-66] Cannot disconnect pin/port 'pfm_top_i/dynamic_region/io_gt_gtyquad_00_gtx_n[2]' from net 'pfm_top_i/dynamic_region/<const0>', since it is not currently connected to that net.
WARNING: [Netlist 29-66] Cannot disconnect pin/port 'pfm_top_i/dynamic_region/io_gt_gtyquad_00_gtx_n[3]' from net 'pfm_top_i/dynamic_region/<const0>', since it is not currently connected to that net.
WARNING: [Netlist 29-66] Cannot disconnect pin/port 'pfm_top_i/dynamic_region/io_gt_gtyquad_00_gtx_p[0]' from net 'pfm_top_i/dynamic_region/<const0>', since it is not currently connected to that net.
WARNING: [Netlist 29-66] Cannot disconnect pin/port 'pfm_top_i/dynamic_region/io_gt_gtyquad_00_gtx_p[1]' from net 'pfm_top_i/dynamic_region/<const0>', since it is not currently connected to that net.
WARNING: [Netlist 29-66] Cannot disconnect pin/port 'pfm_top_i/dynamic_region/io_gt_gtyquad_00_gtx_p[2]' from net 'pfm_top_i/dynamic_region/<const0>', since it is not currently connected to that net.
WARNING: [Netlist 29-66] Cannot disconnect pin/port 'pfm_top_i/dynamic_region/io_gt_gtyquad_00_gtx_p[3]' from net 'pfm_top_i/dynamic_region/<const0>', since it is not currently connected to that net.
WARNING: [Netlist 29-66] Cannot disconnect pin/port 'pfm_top_i/dynamic_region/io_gt_gtyquad_01_gtx_n[0]' from net 'pfm_top_i/dynamic_region/<const0>', since it is not currently connected to that net.
WARNING: [Netlist 29-66] Cannot disconnect pin/port 'pfm_top_i/dynamic_region/io_gt_gtyquad_01_gtx_n[1]' from net 'pfm_top_i/dynamic_region/<const0>', since it is not currently connected to that net.
WARNING: [Netlist 29-66] Cannot disconnect pin/port 'pfm_top_i/dynamic_region/io_gt_gtyquad_01_gtx_n[2]' from net 'pfm_top_i/dynamic_region/<const0>', since it is not currently connected to that net.
WARNING: [Netlist 29-66] Cannot disconnect pin/port 'pfm_top_i/dynamic_region/io_gt_gtyquad_01_gtx_n[3]' from net 'pfm_top_i/dynamic_region/<const0>', since it is not currently connected to that net.
WARNING: [Netlist 29-66] Cannot disconnect pin/port 'pfm_top_i/dynamic_region/io_gt_gtyquad_01_gtx_p[0]' from net 'pfm_top_i/dynamic_region/<const0>', since it is not currently connected to that net.
WARNING: [Netlist 29-66] Cannot disconnect pin/port 'pfm_top_i/dynamic_region/io_gt_gtyquad_01_gtx_p[1]' from net 'pfm_top_i/dynamic_region/<const0>', since it is not currently connected to that net.
WARNING: [Netlist 29-66] Cannot disconnect pin/port 'pfm_top_i/dynamic_region/io_gt_gtyquad_01_gtx_p[2]' from net 'pfm_top_i/dynamic_region/<const0>', since it is not currently connected to that net.
WARNING: [Netlist 29-66] Cannot disconnect pin/port 'pfm_top_i/dynamic_region/io_gt_gtyquad_01_gtx_p[3]' from net 'pfm_top_i/dynamic_region/<const0>', since it is not currently connected to that net.
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xcu280'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xcu280'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 8 threads
WARNING: [DRC RPBF-3] IO port buffering is incomplete: Device port c1_ddr4_dq[0] expects both input and output buffering but the buffers are incomplete.
WARNING: [DRC RPBF-3] IO port buffering is incomplete: Device port c1_ddr4_dq[10] expects both input and output buffering but the buffers are incomplete.
WARNING: [DRC RPBF-3] IO port buffering is incomplete: Device port c1_ddr4_dq[11] expects both input and output buffering but the buffers are incomplete.
WARNING: [DRC RPBF-3] IO port buffering is incomplete: Device port c1_ddr4_dq[12] expects both input and output buffering but the buffers are incomplete.
WARNING: [DRC RPBF-3] IO port buffering is incomplete: Device port c1_ddr4_dq[13] expects both input and output buffering but the buffers are incomplete.
WARNING: [DRC RPBF-3] IO port buffering is incomplete: Device port c1_ddr4_dq[14] expects both input and output buffering but the buffers are incomplete.
WARNING: [DRC RPBF-3] IO port buffering is incomplete: Device port c1_ddr4_dq[15] expects both input and output buffering but the buffers are incomplete.
WARNING: [DRC RPBF-3] IO port buffering is incomplete: Device port c1_ddr4_dq[16] expects both input and output buffering but the buffers are incomplete.
WARNING: [DRC RPBF-3] IO port buffering is incomplete: Device port c1_ddr4_dq[17] expects both input and output buffering but the buffers are incomplete.
WARNING: [DRC RPBF-3] IO port buffering is incomplete: Device port c1_ddr4_dq[18] expects both input and output buffering but the buffers are incomplete.
WARNING: [DRC RPBF-3] IO port buffering is incomplete: Device port c1_ddr4_dq[19] expects both input and output buffering but the buffers are incomplete.
WARNING: [DRC RPBF-3] IO port buffering is incomplete: Device port c1_ddr4_dq[1] expects both input and output buffering but the buffers are incomplete.
WARNING: [DRC RPBF-3] IO port buffering is incomplete: Device port c1_ddr4_dq[20] expects both input and output buffering but the buffers are incomplete.
WARNING: [DRC RPBF-3] IO port buffering is incomplete: Device port c1_ddr4_dq[21] expects both input and output buffering but the buffers are incomplete.
WARNING: [DRC RPBF-3] IO port buffering is incomplete: Device port c1_ddr4_dq[22] expects both input and output buffering but the buffers are incomplete.
WARNING: [DRC RPBF-3] IO port buffering is incomplete: Device port c1_ddr4_dq[23] expects both input and output buffering but the buffers are incomplete.
WARNING: [DRC RPBF-3] IO port buffering is incomplete: Device port c1_ddr4_dq[24] expects both input and output buffering but the buffers are incomplete.
WARNING: [DRC RPBF-3] IO port buffering is incomplete: Device port c1_ddr4_dq[25] expects both input and output buffering but the buffers are incomplete.
WARNING: [DRC RPBF-3] IO port buffering is incomplete: Device port c1_ddr4_dq[26] expects both input and output buffering but the buffers are incomplete.
WARNING: [DRC RPBF-3] IO port buffering is incomplete: Device port c1_ddr4_dq[27] expects both input and output buffering but the buffers are incomplete.
WARNING: [DRC RPBF-3] IO port buffering is incomplete: Device port c1_ddr4_dq[28] expects both input and output buffering but the buffers are incomplete.
WARNING: [DRC RPBF-3] IO port buffering is incomplete: Device port c1_ddr4_dq[29] expects both input and output buffering but the buffers are incomplete.
WARNING: [DRC RPBF-3] IO port buffering is incomplete: Device port c1_ddr4_dq[2] expects both input and output buffering but the buffers are incomplete.
WARNING: [DRC RPBF-3] IO port buffering is incomplete: Device port c1_ddr4_dq[30] expects both input and output buffering but the buffers are incomplete.
WARNING: [DRC RPBF-3] IO port buffering is incomplete: Device port c1_ddr4_dq[31] expects both input and output buffering but the buffers are incomplete.
WARNING: [DRC RPBF-3] IO port buffering is incomplete: Device port c1_ddr4_dq[32] expects both input and output buffering but the buffers are incomplete.
WARNING: [DRC RPBF-3] IO port buffering is incomplete: Device port c1_ddr4_dq[33] expects both input and output buffering but the buffers are incomplete.
WARNING: [DRC RPBF-3] IO port buffering is incomplete: Device port c1_ddr4_dq[34] expects both input and output buffering but the buffers are incomplete.
WARNING: [DRC RPBF-3] IO port buffering is incomplete: Device port c1_ddr4_dq[35] expects both input and output buffering but the buffers are incomplete.
WARNING: [DRC RPBF-3] IO port buffering is incomplete: Device port c1_ddr4_dq[36] expects both input and output buffering but the buffers are incomplete.
WARNING: [DRC RPBF-3] IO port buffering is incomplete: Device port c1_ddr4_dq[37] expects both input and output buffering but the buffers are incomplete.
WARNING: [DRC RPBF-3] IO port buffering is incomplete: Device port c1_ddr4_dq[38] expects both input and output buffering but the buffers are incomplete.
WARNING: [DRC RPBF-3] IO port buffering is incomplete: Device port c1_ddr4_dq[39] expects both input and output buffering but the buffers are incomplete.
WARNING: [DRC RPBF-3] IO port buffering is incomplete: Device port c1_ddr4_dq[3] expects both input and output buffering but the buffers are incomplete.
WARNING: [DRC RPBF-3] IO port buffering is incomplete: Device port c1_ddr4_dq[40] expects both input and output buffering but the buffers are incomplete.
WARNING: [DRC RPBF-3] IO port buffering is incomplete: Device port c1_ddr4_dq[41] expects both input and output buffering but the buffers are incomplete.
WARNING: [DRC RPBF-3] IO port buffering is incomplete: Device port c1_ddr4_dq[42] expects both input and output buffering but the buffers are incomplete.
WARNING: [DRC RPBF-3] IO port buffering is incomplete: Device port c1_ddr4_dq[43] expects both input and output buffering but the buffers are incomplete.
WARNING: [DRC RPBF-3] IO port buffering is incomplete: Device port c1_ddr4_dq[44] expects both input and output buffering but the buffers are incomplete.
WARNING: [DRC RPBF-3] IO port buffering is incomplete: Device port c1_ddr4_dq[45] expects both input and output buffering but the buffers are incomplete.
WARNING: [DRC RPBF-3] IO port buffering is incomplete: Device port c1_ddr4_dq[46] expects both input and output buffering but the buffers are incomplete.
WARNING: [DRC RPBF-3] IO port buffering is incomplete: Device port c1_ddr4_dq[47] expects both input and output buffering but the buffers are incomplete.
WARNING: [DRC RPBF-3] IO port buffering is incomplete: Device port c1_ddr4_dq[48] expects both input and output buffering but the buffers are incomplete.
WARNING: [DRC RPBF-3] IO port buffering is incomplete: Device port c1_ddr4_dq[49] expects both input and output buffering but the buffers are incomplete.
WARNING: [DRC RPBF-3] IO port buffering is incomplete: Device port c1_ddr4_dq[4] expects both input and output buffering but the buffers are incomplete.
WARNING: [DRC RPBF-3] IO port buffering is incomplete: Device port c1_ddr4_dq[50] expects both input and output buffering but the buffers are incomplete.
WARNING: [DRC RPBF-3] IO port buffering is incomplete: Device port c1_ddr4_dq[51] expects both input and output buffering but the buffers are incomplete.
WARNING: [DRC RPBF-3] IO port buffering is incomplete: Device port c1_ddr4_dq[52] expects both input and output buffering but the buffers are incomplete.
WARNING: [DRC RPBF-3] IO port buffering is incomplete: Device port c1_ddr4_dq[53] expects both input and output buffering but the buffers are incomplete.
WARNING: [DRC RPBF-3] IO port buffering is incomplete: Device port c1_ddr4_dq[54] expects both input and output buffering but the buffers are incomplete.
WARNING: [DRC RPBF-3] IO port buffering is incomplete: Device port c1_ddr4_dq[55] expects both input and output buffering but the buffers are incomplete.
WARNING: [DRC RPBF-3] IO port buffering is incomplete: Device port c1_ddr4_dq[56] expects both input and output buffering but the buffers are incomplete.
WARNING: [DRC RPBF-3] IO port buffering is incomplete: Device port c1_ddr4_dq[57] expects both input and output buffering but the buffers are incomplete.
WARNING: [DRC RPBF-3] IO port buffering is incomplete: Device port c1_ddr4_dq[58] expects both input and output buffering but the buffers are incomplete.
WARNING: [DRC RPBF-3] IO port buffering is incomplete: Device port c1_ddr4_dq[59] expects both input and output buffering but the buffers are incomplete.
WARNING: [DRC RPBF-3] IO port buffering is incomplete: Device port c1_ddr4_dq[5] expects both input and output buffering but the buffers are incomplete.
WARNING: [DRC RPBF-3] IO port buffering is incomplete: Device port c1_ddr4_dq[60] expects both input and output buffering but the buffers are incomplete.
WARNING: [DRC RPBF-3] IO port buffering is incomplete: Device port c1_ddr4_dq[61] expects both input and output buffering but the buffers are incomplete.
WARNING: [DRC RPBF-3] IO port buffering is incomplete: Device port c1_ddr4_dq[62] expects both input and output buffering but the buffers are incomplete.
WARNING: [DRC RPBF-3] IO port buffering is incomplete: Device port c1_ddr4_dq[63] expects both input and output buffering but the buffers are incomplete.
WARNING: [DRC RPBF-3] IO port buffering is incomplete: Device port c1_ddr4_dq[64] expects both input and output buffering but the buffers are incomplete.
WARNING: [DRC RPBF-3] IO port buffering is incomplete: Device port c1_ddr4_dq[65] expects both input and output buffering but the buffers are incomplete.
WARNING: [DRC RPBF-3] IO port buffering is incomplete: Device port c1_ddr4_dq[66] expects both input and output buffering but the buffers are incomplete.
WARNING: [DRC RPBF-3] IO port buffering is incomplete: Device port c1_ddr4_dq[67] expects both input and output buffering but the buffers are incomplete.
WARNING: [DRC RPBF-3] IO port buffering is incomplete: Device port c1_ddr4_dq[68] expects both input and output buffering but the buffers are incomplete.
WARNING: [DRC RPBF-3] IO port buffering is incomplete: Device port c1_ddr4_dq[69] expects both input and output buffering but the buffers are incomplete.
WARNING: [DRC RPBF-3] IO port buffering is incomplete: Device port c1_ddr4_dq[6] expects both input and output buffering but the buffers are incomplete.
WARNING: [DRC RPBF-3] IO port buffering is incomplete: Device port c1_ddr4_dq[70] expects both input and output buffering but the buffers are incomplete.
WARNING: [DRC RPBF-3] IO port buffering is incomplete: Device port c1_ddr4_dq[71] expects both input and output buffering but the buffers are incomplete.
WARNING: [DRC RPBF-3] IO port buffering is incomplete: Device port c1_ddr4_dq[7] expects both input and output buffering but the buffers are incomplete.
WARNING: [DRC RPBF-3] IO port buffering is incomplete: Device port c1_ddr4_dq[8] expects both input and output buffering but the buffers are incomplete.
WARNING: [DRC RPBF-3] IO port buffering is incomplete: Device port c1_ddr4_dq[9] expects both input and output buffering but the buffers are incomplete.
WARNING: [DRC RPBF-3] IO port buffering is incomplete: Device port c1_ddr4_dqs_c[0] expects both input and output buffering but the buffers are incomplete.
WARNING: [DRC RPBF-3] IO port buffering is incomplete: Device port c1_ddr4_dqs_c[10] expects both input and output buffering but the buffers are incomplete.
WARNING: [DRC RPBF-3] IO port buffering is incomplete: Device port c1_ddr4_dqs_c[11] expects both input and output buffering but the buffers are incomplete.
WARNING: [DRC RPBF-3] IO port buffering is incomplete: Device port c1_ddr4_dqs_c[12] expects both input and output buffering but the buffers are incomplete.
WARNING: [DRC RPBF-3] IO port buffering is incomplete: Device port c1_ddr4_dqs_c[13] expects both input and output buffering but the buffers are incomplete.
WARNING: [DRC RPBF-3] IO port buffering is incomplete: Device port c1_ddr4_dqs_c[14] expects both input and output buffering but the buffers are incomplete.
WARNING: [DRC RPBF-3] IO port buffering is incomplete: Device port c1_ddr4_dqs_c[15] expects both input and output buffering but the buffers are incomplete.
WARNING: [DRC RPBF-3] IO port buffering is incomplete: Device port c1_ddr4_dqs_c[16] expects both input and output buffering but the buffers are incomplete.
WARNING: [DRC RPBF-3] IO port buffering is incomplete: Device port c1_ddr4_dqs_c[17] expects both input and output buffering but the buffers are incomplete.
WARNING: [DRC RPBF-3] IO port buffering is incomplete: Device port c1_ddr4_dqs_c[1] expects both input and output buffering but the buffers are incomplete.
WARNING: [DRC RPBF-3] IO port buffering is incomplete: Device port c1_ddr4_dqs_c[2] expects both input and output buffering but the buffers are incomplete.
WARNING: [DRC RPBF-3] IO port buffering is incomplete: Device port c1_ddr4_dqs_c[3] expects both input and output buffering but the buffers are incomplete.
WARNING: [DRC RPBF-3] IO port buffering is incomplete: Device port c1_ddr4_dqs_c[4] expects both input and output buffering but the buffers are incomplete.
WARNING: [DRC RPBF-3] IO port buffering is incomplete: Device port c1_ddr4_dqs_c[5] expects both input and output buffering but the buffers are incomplete.
WARNING: [DRC RPBF-3] IO port buffering is incomplete: Device port c1_ddr4_dqs_c[6] expects both input and output buffering but the buffers are incomplete.
WARNING: [DRC RPBF-3] IO port buffering is incomplete: Device port c1_ddr4_dqs_c[7] expects both input and output buffering but the buffers are incomplete.
WARNING: [DRC RPBF-3] IO port buffering is incomplete: Device port c1_ddr4_dqs_c[8] expects both input and output buffering but the buffers are incomplete.
WARNING: [DRC RPBF-3] IO port buffering is incomplete: Device port c1_ddr4_dqs_c[9] expects both input and output buffering but the buffers are incomplete.
WARNING: [DRC RPBF-3] IO port buffering is incomplete: Device port c1_ddr4_dqs_t[0] expects both input and output buffering but the buffers are incomplete.
WARNING: [DRC RPBF-3] IO port buffering is incomplete: Device port c1_ddr4_dqs_t[10] expects both input and output buffering but the buffers are incomplete.
WARNING: [DRC RPBF-3] IO port buffering is incomplete: Device port c1_ddr4_dqs_t[11] expects both input and output buffering but the buffers are incomplete.
WARNING: [DRC RPBF-3] IO port buffering is incomplete: Device port c1_ddr4_dqs_t[12] expects both input and output buffering but the buffers are incomplete.
WARNING: [DRC RPBF-3] IO port buffering is incomplete: Device port c1_ddr4_dqs_t[13] expects both input and output buffering but the buffers are incomplete.
WARNING: [DRC RPBF-3] IO port buffering is incomplete: Device port c1_ddr4_dqs_t[14] expects both input and output buffering but the buffers are incomplete.
WARNING: [DRC RPBF-3] IO port buffering is incomplete: Device port c1_ddr4_dqs_t[15] expects both input and output buffering but the buffers are incomplete.
WARNING: [DRC RPBF-3] IO port buffering is incomplete: Device port c1_ddr4_dqs_t[16] expects both input and output buffering but the buffers are incomplete.
WARNING: [DRC RPBF-3] IO port buffering is incomplete: Device port c1_ddr4_dqs_t[17] expects both input and output buffering but the buffers are incomplete.
WARNING: [DRC RPBF-3] IO port buffering is incomplete: Device port c1_ddr4_dqs_t[1] expects both input and output buffering but the buffers are incomplete.
INFO: [Common 17-14] Message 'DRC RPBF-3' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Project 1-461] DRC finished with 0 Errors, 108 Warnings
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:48 ; elapsed = 00:00:28 . Memory (MB): peak = 10227.312 ; gain = 0.000 ; free physical = 20303 ; free virtual = 460349

Starting Cache Timing Information Task
WARNING: [Timing 38-3] User defined clock exists on pin pfm_top_i/static_region/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pfm_top_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.pfm_top_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[24].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK [See ip_pcie4_uscale_plus_x1y0.xdc:113] and will prevent any subsequent automatic derivation of generated clocks on that pin. If the user defined clock specifies '-add', any existing auto-derived clocks on that pin are retained.
WARNING: [Timing 38-3] User defined clock exists on pin pfm_top_i/static_region/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pfm_top_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.pfm_top_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[24].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK [See ip_pcie4_uscale_plus_x1y0.xdc:113] and will prevent any subsequent automatic derivation of generated clocks on that pin. If the user defined clock specifies '-add', any existing auto-derived clocks on that pin are retained.
WARNING: [Timing 38-3] User defined clock exists on pin pfm_top_i/static_region/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pfm_top_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.pfm_top_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[24].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK [See ip_pcie4_uscale_plus_x1y0.xdc:113] and will prevent any subsequent automatic derivation of generated clocks on that pin. If the user defined clock specifies '-add', any existing auto-derived clocks on that pin are retained.
WARNING: [Timing 38-3] User defined clock exists on pin pfm_top_i/static_region/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pfm_top_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.pfm_top_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[24].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK [See ip_pcie4_uscale_plus_x1y0.xdc:113] and will prevent any subsequent automatic derivation of generated clocks on that pin. If the user defined clock specifies '-add', any existing auto-derived clocks on that pin are retained.
WARNING: [Timing 38-3] User defined clock exists on pin pfm_top_i/static_region/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pfm_top_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.pfm_top_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[25].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK [See ip_pcie4_uscale_plus_x1y0.xdc:113] and will prevent any subsequent automatic derivation of generated clocks on that pin. If the user defined clock specifies '-add', any existing auto-derived clocks on that pin are retained.
WARNING: [Timing 38-3] User defined clock exists on pin pfm_top_i/static_region/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pfm_top_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.pfm_top_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[25].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK [See ip_pcie4_uscale_plus_x1y0.xdc:113] and will prevent any subsequent automatic derivation of generated clocks on that pin. If the user defined clock specifies '-add', any existing auto-derived clocks on that pin are retained.
WARNING: [Timing 38-3] User defined clock exists on pin pfm_top_i/static_region/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pfm_top_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.pfm_top_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[25].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK [See ip_pcie4_uscale_plus_x1y0.xdc:113] and will prevent any subsequent automatic derivation of generated clocks on that pin. If the user defined clock specifies '-add', any existing auto-derived clocks on that pin are retained.
WARNING: [Timing 38-3] User defined clock exists on pin pfm_top_i/static_region/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pfm_top_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.pfm_top_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[25].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK [See ip_pcie4_uscale_plus_x1y0.xdc:113] and will prevent any subsequent automatic derivation of generated clocks on that pin. If the user defined clock specifies '-add', any existing auto-derived clocks on that pin are retained.
WARNING: [Timing 38-3] User defined clock exists on pin pfm_top_i/static_region/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pfm_top_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.pfm_top_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[26].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK [See ip_pcie4_uscale_plus_x1y0.xdc:113] and will prevent any subsequent automatic derivation of generated clocks on that pin. If the user defined clock specifies '-add', any existing auto-derived clocks on that pin are retained.
WARNING: [Timing 38-3] User defined clock exists on pin pfm_top_i/static_region/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pfm_top_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.pfm_top_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[26].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK [See ip_pcie4_uscale_plus_x1y0.xdc:113] and will prevent any subsequent automatic derivation of generated clocks on that pin. If the user defined clock specifies '-add', any existing auto-derived clocks on that pin are retained.
WARNING: [Timing 38-3] User defined clock exists on pin pfm_top_i/static_region/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pfm_top_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.pfm_top_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[26].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK [See ip_pcie4_uscale_plus_x1y0.xdc:113] and will prevent any subsequent automatic derivation of generated clocks on that pin. If the user defined clock specifies '-add', any existing auto-derived clocks on that pin are retained.
WARNING: [Timing 38-3] User defined clock exists on pin pfm_top_i/static_region/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pfm_top_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.pfm_top_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[26].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK [See ip_pcie4_uscale_plus_x1y0.xdc:113] and will prevent any subsequent automatic derivation of generated clocks on that pin. If the user defined clock specifies '-add', any existing auto-derived clocks on that pin are retained.
WARNING: [Timing 38-3] User defined clock exists on pin pfm_top_i/static_region/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pfm_top_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.pfm_top_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[27].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK [See ip_pcie4_uscale_plus_x1y0.xdc:113] and will prevent any subsequent automatic derivation of generated clocks on that pin. If the user defined clock specifies '-add', any existing auto-derived clocks on that pin are retained.
WARNING: [Timing 38-3] User defined clock exists on pin pfm_top_i/static_region/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pfm_top_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.pfm_top_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[27].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK [See ip_pcie4_uscale_plus_x1y0.xdc:113] and will prevent any subsequent automatic derivation of generated clocks on that pin. If the user defined clock specifies '-add', any existing auto-derived clocks on that pin are retained.
WARNING: [Timing 38-3] User defined clock exists on pin pfm_top_i/static_region/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pfm_top_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.pfm_top_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[27].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK [See ip_pcie4_uscale_plus_x1y0.xdc:113] and will prevent any subsequent automatic derivation of generated clocks on that pin. If the user defined clock specifies '-add', any existing auto-derived clocks on that pin are retained.
WARNING: [Timing 38-3] User defined clock exists on pin pfm_top_i/static_region/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pfm_top_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.pfm_top_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[27].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK [See ip_pcie4_uscale_plus_x1y0.xdc:113] and will prevent any subsequent automatic derivation of generated clocks on that pin. If the user defined clock specifies '-add', any existing auto-derived clocks on that pin are retained.
WARNING: [Timing 38-3] User defined clock exists on pin pfm_top_i/static_region/base_clocking/clkwiz_kernel/inst/CLK_CORE_DRP_I/clk_inst/mmcme4_adv_inst/CLKOUT0 [See /home/ziyuanwang/GraphLily/generate_bitstream/build_balance_valtunsigned.2.4/proj/build_dir.hw/link/vivado/vpl/output/_user_impl_clk.xdc:3] and will prevent any subsequent automatic derivation of generated clocks on that pin. If the user defined clock specifies '-add', any existing auto-derived clocks on that pin are retained.
Ending Cache Timing Information Task | Checksum: 128a01fb1

Time (s): cpu = 00:00:25 ; elapsed = 00:00:13 . Memory (MB): peak = 10227.312 ; gain = 0.000 ; free physical = 20505 ; free virtual = 460550

Starting Logic Optimization Task

Phase 1 Generate And Synthesize MIG Cores
WARNING: [Constraints 18-4434] Global Clock Buffer 'pfm_top_i/static_region/brd_mgmt_scheduler/mdm_board_control/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native' is LOCed to site 'BUFGCE_X0Y198'. Using a LOC constraint to assign the placement of a Global Clock Buffer can result in sub-optimal placement results.
Resolution: Remove the LOC constraint and use the CLOCK_REGION constraint to assign a Global Clock Buffer to a CLOCK_REGION.
WARNING: [Constraints 18-4434] Global Clock Buffer 'pfm_top_i/static_region/brd_mgmt_scheduler/mdm_board_control/U0/Use_External.Use_BSCANID.No_Dbg_Reg_Access.BUFG_UPDATE/Using_FPGA.Native' is LOCed to site 'BUFGCE_X0Y202'. Using a LOC constraint to assign the placement of a Global Clock Buffer can result in sub-optimal placement results.
Resolution: Remove the LOC constraint and use the CLOCK_REGION constraint to assign a Global Clock Buffer to a CLOCK_REGION.
WARNING: [Constraints 18-4434] Global Clock Buffer 'pfm_top_i/static_region/base_clocking/clk_wiz_0/inst/clkout1_buf' is LOCed to site 'BUFGCE_X0Y265'. Using a LOC constraint to assign the placement of a Global Clock Buffer can result in sub-optimal placement results.
Resolution: Remove the LOC constraint and use the CLOCK_REGION constraint to assign a Global Clock Buffer to a CLOCK_REGION.
WARNING: [Constraints 18-4434] Global Clock Buffer 'pfm_top_i/static_region/base_clocking/clkwiz_hbm_aclk/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf' is LOCed to site 'BUFGCE_X0Y72'. Using a LOC constraint to assign the placement of a Global Clock Buffer can result in sub-optimal placement results.
Resolution: Remove the LOC constraint and use the CLOCK_REGION constraint to assign a Global Clock Buffer to a CLOCK_REGION.
WARNING: [Constraints 18-4434] Global Clock Buffer 'pfm_top_i/static_region/base_clocking/clkwiz_kernel/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf' is LOCed to site 'BUFGCE_X0Y194'. Using a LOC constraint to assign the placement of a Global Clock Buffer can result in sub-optimal placement results.
Resolution: Remove the LOC constraint and use the CLOCK_REGION constraint to assign a Global Clock Buffer to a CLOCK_REGION.
WARNING: [Constraints 18-4434] Global Clock Buffer 'pfm_top_i/static_region/base_clocking/clkwiz_kernel2/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf' is LOCed to site 'BUFGCE_X0Y273'. Using a LOC constraint to assign the placement of a Global Clock Buffer can result in sub-optimal placement results.
Resolution: Remove the LOC constraint and use the CLOCK_REGION constraint to assign a Global Clock Buffer to a CLOCK_REGION.
WARNING: [Constraints 18-4434] Global Clock Buffer 'pfm_top_i/static_region/base_clocking/clkwiz_pcie/inst/clkout1_buf' is LOCed to site 'BUFGCE_X0Y79'. Using a LOC constraint to assign the placement of a Global Clock Buffer can result in sub-optimal placement results.
Resolution: Remove the LOC constraint and use the CLOCK_REGION constraint to assign a Global Clock Buffer to a CLOCK_REGION.
WARNING: [Constraints 18-4434] Global Clock Buffer 'pfm_top_i/static_region/base_clocking/clkwiz_scheduler/inst/clkout1_buf' is LOCed to site 'BUFGCE_X0Y243'. Using a LOC constraint to assign the placement of a Global Clock Buffer can result in sub-optimal placement results.
Resolution: Remove the LOC constraint and use the CLOCK_REGION constraint to assign a Global Clock Buffer to a CLOCK_REGION.
WARNING: [Constraints 18-4434] Global Clock Buffer 'pfm_top_i/static_region/base_clocking/clkwiz_sysclks/inst/clkout1_buf' is LOCed to site 'BUFGCE_X0Y80'. Using a LOC constraint to assign the placement of a Global Clock Buffer can result in sub-optimal placement results.
Resolution: Remove the LOC constraint and use the CLOCK_REGION constraint to assign a Global Clock Buffer to a CLOCK_REGION.
WARNING: [Constraints 18-4434] Global Clock Buffer 'pfm_top_i/static_region/base_clocking/util_ds_buf_0/U0/USE_BUFG.GEN_BUFG[0].BUFG_U' is LOCed to site 'BUFGCE_X0Y280'. Using a LOC constraint to assign the placement of a Global Clock Buffer can result in sub-optimal placement results.
Resolution: Remove the LOC constraint and use the CLOCK_REGION constraint to assign a Global Clock Buffer to a CLOCK_REGION.
WARNING: [Constraints 18-4434] Global Clock Buffer 'pfm_top_i/static_region/mgmt_debug_bridge/inst/bs_mux/inst/u_bufg_mux' is LOCed to site 'BUFGCTRL_X0Y30'. Using a LOC constraint to assign the placement of a Global Clock Buffer can result in sub-optimal placement results.
Resolution: Remove the LOC constraint and use the CLOCK_REGION constraint to assign a Global Clock Buffer to a CLOCK_REGION.
WARNING: [Constraints 18-4434] Global Clock Buffer 'pfm_top_i/static_region/mgmt_debug_bridge/inst/bsip/inst/USE_SOFTBSCAN.U_TAP_TCKBUFG' is LOCed to site 'BUFGCE_X0Y82'. Using a LOC constraint to assign the placement of a Global Clock Buffer can result in sub-optimal placement results.
Resolution: Remove the LOC constraint and use the CLOCK_REGION constraint to assign a Global Clock Buffer to a CLOCK_REGION.
WARNING: [Constraints 18-4434] Global Clock Buffer 'pfm_top_i/static_region/jtag_fallback/inst/bs_switch/inst/BSCAN_SWITCH.N_EXT_BSCAN.u_bufg_icon_tck' is LOCed to site 'BUFGCE_X0Y75'. Using a LOC constraint to assign the placement of a Global Clock Buffer can result in sub-optimal placement results.
Resolution: Remove the LOC constraint and use the CLOCK_REGION constraint to assign a Global Clock Buffer to a CLOCK_REGION.
WARNING: [Constraints 18-4434] Global Clock Buffer 'pfm_top_i/static_region/user_debug_bridge/inst/bsip/inst/USE_SOFTBSCAN.U_TAP_TCKBUFG' is LOCed to site 'BUFGCE_X0Y196'. Using a LOC constraint to assign the placement of a Global Clock Buffer can result in sub-optimal placement results.
Resolution: Remove the LOC constraint and use the CLOCK_REGION constraint to assign a Global Clock Buffer to a CLOCK_REGION.
WARNING: [Constraints 18-4434] Global Clock Buffer 'pfm_top_i/static_region/pcie/inst/bufg_gt_sysclk' is LOCed to site 'BUFG_GT_X1Y47'. Using a LOC constraint to assign the placement of a Global Clock Buffer can result in sub-optimal placement results.
Resolution: Remove the LOC constraint and use the CLOCK_REGION constraint to assign a Global Clock Buffer to a CLOCK_REGION.
WARNING: [Constraints 18-4434] Global Clock Buffer 'pfm_top_i/static_region/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pfm_top_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.pfm_top_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_7_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_7_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst' is LOCed to site 'BUFG_GT_X1Y10'. Using a LOC constraint to assign the placement of a Global Clock Buffer can result in sub-optimal placement results.
Resolution: Remove the LOC constraint and use the CLOCK_REGION constraint to assign a Global Clock Buffer to a CLOCK_REGION.
WARNING: [Constraints 18-4434] Global Clock Buffer 'pfm_top_i/static_region/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pfm_top_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.pfm_top_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[10].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_7_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_7_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst' is LOCed to site 'BUFG_GT_X1Y61'. Using a LOC constraint to assign the placement of a Global Clock Buffer can result in sub-optimal placement results.
Resolution: Remove the LOC constraint and use the CLOCK_REGION constraint to assign a Global Clock Buffer to a CLOCK_REGION.
WARNING: [Constraints 18-4434] Global Clock Buffer 'pfm_top_i/static_region/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pfm_top_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.pfm_top_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[11].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_7_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_7_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst' is LOCed to site 'BUFG_GT_X1Y70'. Using a LOC constraint to assign the placement of a Global Clock Buffer can result in sub-optimal placement results.
Resolution: Remove the LOC constraint and use the CLOCK_REGION constraint to assign a Global Clock Buffer to a CLOCK_REGION.
WARNING: [Constraints 18-4434] Global Clock Buffer 'pfm_top_i/static_region/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pfm_top_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.pfm_top_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[12].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_7_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_7_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst' is LOCed to site 'BUFG_GT_X1Y85'. Using a LOC constraint to assign the placement of a Global Clock Buffer can result in sub-optimal placement results.
Resolution: Remove the LOC constraint and use the CLOCK_REGION constraint to assign a Global Clock Buffer to a CLOCK_REGION.
WARNING: [Constraints 18-4434] Global Clock Buffer 'pfm_top_i/static_region/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pfm_top_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.pfm_top_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[13].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_7_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_7_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst' is LOCed to site 'BUFG_GT_X1Y87'. Using a LOC constraint to assign the placement of a Global Clock Buffer can result in sub-optimal placement results.
Resolution: Remove the LOC constraint and use the CLOCK_REGION constraint to assign a Global Clock Buffer to a CLOCK_REGION.
WARNING: [Constraints 18-4434] Global Clock Buffer 'pfm_top_i/static_region/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pfm_top_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.pfm_top_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[14].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_7_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_7_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst' is LOCed to site 'BUFG_GT_X1Y91'. Using a LOC constraint to assign the placement of a Global Clock Buffer can result in sub-optimal placement results.
Resolution: Remove the LOC constraint and use the CLOCK_REGION constraint to assign a Global Clock Buffer to a CLOCK_REGION.
WARNING: [Constraints 18-4434] Global Clock Buffer 'pfm_top_i/static_region/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pfm_top_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.pfm_top_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[15].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_7_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_7_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst' is LOCed to site 'BUFG_GT_X1Y93'. Using a LOC constraint to assign the placement of a Global Clock Buffer can result in sub-optimal placement results.
Resolution: Remove the LOC constraint and use the CLOCK_REGION constraint to assign a Global Clock Buffer to a CLOCK_REGION.
WARNING: [Constraints 18-4434] Global Clock Buffer 'pfm_top_i/static_region/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pfm_top_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.pfm_top_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[1].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_7_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_7_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst' is LOCed to site 'BUFG_GT_X1Y22'. Using a LOC constraint to assign the placement of a Global Clock Buffer can result in sub-optimal placement results.
Resolution: Remove the LOC constraint and use the CLOCK_REGION constraint to assign a Global Clock Buffer to a CLOCK_REGION.
WARNING: [Constraints 18-4434] Global Clock Buffer 'pfm_top_i/static_region/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pfm_top_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.pfm_top_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[2].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_7_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_7_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst' is LOCed to site 'BUFG_GT_X1Y21'. Using a LOC constraint to assign the placement of a Global Clock Buffer can result in sub-optimal placement results.
Resolution: Remove the LOC constraint and use the CLOCK_REGION constraint to assign a Global Clock Buffer to a CLOCK_REGION.
WARNING: [Constraints 18-4434] Global Clock Buffer 'pfm_top_i/static_region/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pfm_top_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.pfm_top_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[3].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_7_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_7_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst' is LOCed to site 'BUFG_GT_X1Y15'. Using a LOC constraint to assign the placement of a Global Clock Buffer can result in sub-optimal placement results.
Resolution: Remove the LOC constraint and use the CLOCK_REGION constraint to assign a Global Clock Buffer to a CLOCK_REGION.
WARNING: [Constraints 18-4434] Global Clock Buffer 'pfm_top_i/static_region/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pfm_top_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.pfm_top_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[4].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_7_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_7_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst' is LOCed to site 'BUFG_GT_X1Y37'. Using a LOC constraint to assign the placement of a Global Clock Buffer can result in sub-optimal placement results.
Resolution: Remove the LOC constraint and use the CLOCK_REGION constraint to assign a Global Clock Buffer to a CLOCK_REGION.
WARNING: [Constraints 18-4434] Global Clock Buffer 'pfm_top_i/static_region/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pfm_top_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.pfm_top_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[5].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_7_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_7_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst' is LOCed to site 'BUFG_GT_X1Y43'. Using a LOC constraint to assign the placement of a Global Clock Buffer can result in sub-optimal placement results.
Resolution: Remove the LOC constraint and use the CLOCK_REGION constraint to assign a Global Clock Buffer to a CLOCK_REGION.
WARNING: [Constraints 18-4434] Global Clock Buffer 'pfm_top_i/static_region/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pfm_top_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.pfm_top_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[6].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_7_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_7_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst' is LOCed to site 'BUFG_GT_X1Y29'. Using a LOC constraint to assign the placement of a Global Clock Buffer can result in sub-optimal placement results.
Resolution: Remove the LOC constraint and use the CLOCK_REGION constraint to assign a Global Clock Buffer to a CLOCK_REGION.
WARNING: [Constraints 18-4434] Global Clock Buffer 'pfm_top_i/static_region/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pfm_top_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.pfm_top_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[7].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_7_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_7_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst' is LOCed to site 'BUFG_GT_X1Y35'. Using a LOC constraint to assign the placement of a Global Clock Buffer can result in sub-optimal placement results.
Resolution: Remove the LOC constraint and use the CLOCK_REGION constraint to assign a Global Clock Buffer to a CLOCK_REGION.
WARNING: [Constraints 18-4434] Global Clock Buffer 'pfm_top_i/static_region/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pfm_top_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.pfm_top_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[8].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_7_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_7_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst' is LOCed to site 'BUFG_GT_X1Y53'. Using a LOC constraint to assign the placement of a Global Clock Buffer can result in sub-optimal placement results.
Resolution: Remove the LOC constraint and use the CLOCK_REGION constraint to assign a Global Clock Buffer to a CLOCK_REGION.
WARNING: [Constraints 18-4434] Global Clock Buffer 'pfm_top_i/static_region/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pfm_top_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.pfm_top_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[9].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_7_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_7_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst' is LOCed to site 'BUFG_GT_X1Y59'. Using a LOC constraint to assign the placement of a Global Clock Buffer can result in sub-optimal placement results.
Resolution: Remove the LOC constraint and use the CLOCK_REGION constraint to assign a Global Clock Buffer to a CLOCK_REGION.
WARNING: [Constraints 18-4434] Global Clock Buffer 'pfm_top_i/static_region/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_coreclk' is LOCed to site 'BUFG_GT_X1Y86'. Using a LOC constraint to assign the placement of a Global Clock Buffer can result in sub-optimal placement results.
Resolution: Remove the LOC constraint and use the CLOCK_REGION constraint to assign a Global Clock Buffer to a CLOCK_REGION.
WARNING: [Constraints 18-4434] Global Clock Buffer 'pfm_top_i/static_region/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_intclk' is LOCed to site 'BUFG_GT_X1Y89'. Using a LOC constraint to assign the placement of a Global Clock Buffer can result in sub-optimal placement results.
Resolution: Remove the LOC constraint and use the CLOCK_REGION constraint to assign a Global Clock Buffer to a CLOCK_REGION.
WARNING: [Constraints 18-4434] Global Clock Buffer 'pfm_top_i/static_region/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_mcapclk' is LOCed to site 'BUFG_GT_X1Y78'. Using a LOC constraint to assign the placement of a Global Clock Buffer can result in sub-optimal placement results.
Resolution: Remove the LOC constraint and use the CLOCK_REGION constraint to assign a Global Clock Buffer to a CLOCK_REGION.
WARNING: [Constraints 18-4434] Global Clock Buffer 'pfm_top_i/static_region/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_pclk' is LOCed to site 'BUFG_GT_X1Y92'. Using a LOC constraint to assign the placement of a Global Clock Buffer can result in sub-optimal placement results.
Resolution: Remove the LOC constraint and use the CLOCK_REGION constraint to assign a Global Clock Buffer to a CLOCK_REGION.
WARNING: [Constraints 18-4434] Global Clock Buffer 'pfm_top_i/static_region/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_userclk' is LOCed to site 'BUFG_GT_X1Y84'. Using a LOC constraint to assign the placement of a Global Clock Buffer can result in sub-optimal placement results.
Resolution: Remove the LOC constraint and use the CLOCK_REGION constraint to assign a Global Clock Buffer to a CLOCK_REGION.
write_xdc: Time (s): cpu = 00:01:19 ; elapsed = 00:01:20 . Memory (MB): peak = 10227.312 ; gain = 0.000 ; free physical = 21614 ; free virtual = 461663
INFO: [IP_Flow 19-5647] Added synthesis output to IP cache for IP bd_d216_ddr4_mem00_0_phy, cache-ID = 22349163f293c17e
read_xdc: Time (s): cpu = 00:00:20 ; elapsed = 00:00:18 . Memory (MB): peak = 10227.312 ; gain = 0.000 ; free physical = 22664 ; free virtual = 462748
get_clocks: Time (s): cpu = 00:01:46 ; elapsed = 00:00:49 . Memory (MB): peak = 10227.312 ; gain = 0.000 ; free physical = 21683 ; free virtual = 461767
get_clocks: Time (s): cpu = 00:00:20 ; elapsed = 00:00:09 . Memory (MB): peak = 10227.312 ; gain = 0.000 ; free physical = 21642 ; free virtual = 461726
get_clocks: Time (s): cpu = 00:00:21 ; elapsed = 00:00:10 . Memory (MB): peak = 10227.312 ; gain = 0.000 ; free physical = 21142 ; free virtual = 461227
get_clocks: Time (s): cpu = 00:00:26 ; elapsed = 00:00:12 . Memory (MB): peak = 10227.312 ; gain = 0.000 ; free physical = 21554 ; free virtual = 461638
get_clocks: Time (s): cpu = 00:00:28 ; elapsed = 00:00:13 . Memory (MB): peak = 10227.312 ; gain = 0.000 ; free physical = 21616 ; free virtual = 461700
get_clocks: Time (s): cpu = 00:00:30 ; elapsed = 00:00:16 . Memory (MB): peak = 10227.312 ; gain = 0.000 ; free physical = 21621 ; free virtual = 461705
get_clocks: Time (s): cpu = 00:00:48 ; elapsed = 00:00:28 . Memory (MB): peak = 10227.312 ; gain = 0.000 ; free physical = 21517 ; free virtual = 461601
get_clocks: Time (s): cpu = 00:00:14 ; elapsed = 00:00:07 . Memory (MB): peak = 10227.312 ; gain = 0.000 ; free physical = 21501 ; free virtual = 461585
get_pins: Time (s): cpu = 00:00:10 ; elapsed = 00:00:10 . Memory (MB): peak = 10227.312 ; gain = 0.000 ; free physical = 21300 ; free virtual = 461384
get_clocks: Time (s): cpu = 00:00:35 ; elapsed = 00:00:18 . Memory (MB): peak = 10227.312 ; gain = 0.000 ; free physical = 21310 ; free virtual = 461394
get_clocks: Time (s): cpu = 00:00:22 ; elapsed = 00:00:11 . Memory (MB): peak = 10227.312 ; gain = 0.000 ; free physical = 21338 ; free virtual = 461422
get_clocks: Time (s): cpu = 00:00:46 ; elapsed = 00:00:25 . Memory (MB): peak = 10227.312 ; gain = 0.000 ; free physical = 21230 ; free virtual = 461314
all_fanout: Time (s): cpu = 00:00:18 ; elapsed = 00:00:10 . Memory (MB): peak = 10321.316 ; gain = 89.000 ; free physical = 21111 ; free virtual = 461195
read_xdc: Time (s): cpu = 00:07:59 ; elapsed = 00:04:23 . Memory (MB): peak = 10321.316 ; gain = 94.004 ; free physical = 21372 ; free virtual = 461456
Netlist sorting complete. Time (s): cpu = 00:00:00.15 ; elapsed = 00:00:00.15 . Memory (MB): peak = 10321.316 ; gain = 0.000 ; free physical = 21417 ; free virtual = 461464
Phase 1 Generate And Synthesize MIG Cores | Checksum: 18b0cd316

Time (s): cpu = 00:12:35 ; elapsed = 00:09:30 . Memory (MB): peak = 10321.316 ; gain = 94.004 ; free physical = 21417 ; free virtual = 461464

Phase 2 Generate And Synthesize Debug Cores
INFO: [Chipscope 16-329] Generating Script for core instance : pfm_top_i/dynamic_region/debug_bridge_xsdbm/inst/xsdbm 
INFO: [IP_Flow 19-3806] Processing IP xilinx.com:ip:xsdbm:3.0 for cell xsdbm_CV.
get_clocks: Time (s): cpu = 00:01:33 ; elapsed = 00:00:46 . Memory (MB): peak = 10378.973 ; gain = 0.000 ; free physical = 21577 ; free virtual = 461629
Netlist sorting complete. Time (s): cpu = 00:00:00.45 ; elapsed = 00:00:00.47 . Memory (MB): peak = 10378.973 ; gain = 0.000 ; free physical = 21560 ; free virtual = 461613
Phase 2 Generate And Synthesize Debug Cores | Checksum: 1847b50ea

Time (s): cpu = 00:16:12 ; elapsed = 00:12:59 . Memory (MB): peak = 10378.973 ; gain = 151.660 ; free physical = 21523 ; free virtual = 461575

Phase 3 Retarget
INFO: [Opt 31-1287] Pulled Inverter pfm_top_i/dynamic_region/hmss_0/inst/axi_apb_bridge_inst/U0/AXILITE_SLAVE_IF_MODULE/WREADY_i_i_1 into driver instance pfm_top_i/dynamic_region/hmss_0/inst/axi_apb_bridge_inst/U0/AXILITE_SLAVE_IF_MODULE/WREADY_i_i_2, which resulted in an inversion of 34 pins
INFO: [Opt 31-1287] Pulled Inverter pfm_top_i/dynamic_region/hmss_0/inst/path_0/interconnect1_0/inst/s00_entry_pipeline/s00_mmu/inst/gen_endpoint.b_cnt[3]_i_2 into driver instance pfm_top_i/dynamic_region/hmss_0/inst/path_0/interconnect1_0/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/m_sc_send[0]_INST_0, which resulted in an inversion of 3 pins
INFO: [Opt 31-1287] Pulled Inverter pfm_top_i/dynamic_region/hmss_0/inst/path_0/interconnect1_0/inst/s00_entry_pipeline/s00_mmu/inst/gen_endpoint.w_cnt[4]_i_1 into driver instance pfm_top_i/dynamic_region/hmss_0/inst/path_0/interconnect1_0/inst/s00_entry_pipeline/s00_mmu/inst/gen_endpoint.w_enable_i_3, which resulted in an inversion of 11 pins
INFO: [Opt 31-1287] Pulled Inverter pfm_top_i/dynamic_region/hmss_0/inst/path_0/interconnect1_0/inst/s00_entry_pipeline/s00_si_converter/inst/m_axi_awuser[71]_INST_0 into driver instance pfm_top_i/dynamic_region/hmss_0/inst/path_0/interconnect1_0/inst/s00_entry_pipeline/s00_si_converter/inst/m_axi_awuser[71]_INST_0_i_1, which resulted in an inversion of 1 pins
INFO: [Opt 31-1287] Pulled Inverter pfm_top_i/dynamic_region/hmss_0/inst/path_0/interconnect1_0/inst/s00_entry_pipeline/s00_si_converter/inst/m_axi_aruser[71]_INST_0 into driver instance pfm_top_i/dynamic_region/hmss_0/inst/path_0/interconnect1_0/inst/s00_entry_pipeline/s00_si_converter/inst/m_axi_aruser[71]_INST_0_i_1, which resulted in an inversion of 1 pins
INFO: [Opt 31-1287] Pulled Inverter pfm_top_i/dynamic_region/hmss_0/inst/path_0/interconnect1_0/inst/s00_entry_pipeline/s00_si_converter/inst/m_axi_awuser[69]_INST_0 into driver instance pfm_top_i/dynamic_region/hmss_0/inst/path_0/interconnect1_0/inst/s00_entry_pipeline/s00_si_converter/inst/m_axi_awuser[70]_INST_0_i_1, which resulted in an inversion of 2 pins
INFO: [Opt 31-1287] Pulled Inverter pfm_top_i/dynamic_region/hmss_0/inst/path_1/interconnect2_1/inst/s00_entry_pipeline/s00_mmu/inst/gen_endpoint.b_cnt[3]_i_2 into driver instance pfm_top_i/dynamic_region/hmss_0/inst/path_1/interconnect2_1/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/m_sc_send[0]_INST_0, which resulted in an inversion of 3 pins
INFO: [Opt 31-1287] Pulled Inverter pfm_top_i/dynamic_region/hmss_0/inst/path_1/interconnect2_1/inst/s00_entry_pipeline/s00_mmu/inst/gen_endpoint.w_cnt[4]_i_1 into driver instance pfm_top_i/dynamic_region/hmss_0/inst/path_1/interconnect2_1/inst/s00_entry_pipeline/s00_mmu/inst/gen_endpoint.w_enable_i_3, which resulted in an inversion of 11 pins
INFO: [Opt 31-1287] Pulled Inverter pfm_top_i/dynamic_region/hmss_0/inst/path_1/interconnect2_1/inst/s00_entry_pipeline/s00_si_converter/inst/m_axi_awuser[71]_INST_0 into driver instance pfm_top_i/dynamic_region/hmss_0/inst/path_1/interconnect2_1/inst/s00_entry_pipeline/s00_si_converter/inst/m_axi_awuser[71]_INST_0_i_1, which resulted in an inversion of 1 pins
INFO: [Opt 31-1287] Pulled Inverter pfm_top_i/dynamic_region/hmss_0/inst/path_1/interconnect2_1/inst/s00_entry_pipeline/s00_si_converter/inst/m_axi_aruser[71]_INST_0 into driver instance pfm_top_i/dynamic_region/hmss_0/inst/path_1/interconnect2_1/inst/s00_entry_pipeline/s00_si_converter/inst/m_axi_aruser[71]_INST_0_i_1, which resulted in an inversion of 1 pins
INFO: [Opt 31-1287] Pulled Inverter pfm_top_i/dynamic_region/hmss_0/inst/path_1/interconnect2_1/inst/s00_entry_pipeline/s00_si_converter/inst/m_axi_awuser[69]_INST_0 into driver instance pfm_top_i/dynamic_region/hmss_0/inst/path_1/interconnect2_1/inst/s00_entry_pipeline/s00_si_converter/inst/m_axi_awuser[70]_INST_0_i_1, which resulted in an inversion of 2 pins
INFO: [Opt 31-1287] Pulled Inverter pfm_top_i/dynamic_region/hmss_0/inst/path_18/interconnect6_18/inst/s00_entry_pipeline/s00_mmu/inst/gen_endpoint.b_cnt[3]_i_2 into driver instance pfm_top_i/dynamic_region/hmss_0/inst/path_18/interconnect6_18/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/m_sc_send[0]_INST_0, which resulted in an inversion of 3 pins
INFO: [Opt 31-1287] Pulled Inverter pfm_top_i/dynamic_region/hmss_0/inst/path_18/interconnect6_18/inst/s00_entry_pipeline/s00_mmu/inst/gen_endpoint.w_cnt[4]_i_1 into driver instance pfm_top_i/dynamic_region/hmss_0/inst/path_18/interconnect6_18/inst/s00_entry_pipeline/s00_mmu/inst/gen_endpoint.w_enable_i_3, which resulted in an inversion of 11 pins
INFO: [Opt 31-1287] Pulled Inverter pfm_top_i/dynamic_region/hmss_0/inst/path_2/interconnect3_2/inst/s00_entry_pipeline/s00_mmu/inst/gen_endpoint.b_cnt[3]_i_2 into driver instance pfm_top_i/dynamic_region/hmss_0/inst/path_2/interconnect3_2/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/m_sc_send[0]_INST_0, which resulted in an inversion of 3 pins
INFO: [Opt 31-1287] Pulled Inverter pfm_top_i/dynamic_region/hmss_0/inst/path_2/interconnect3_2/inst/s00_entry_pipeline/s00_mmu/inst/gen_endpoint.w_cnt[4]_i_1 into driver instance pfm_top_i/dynamic_region/hmss_0/inst/path_2/interconnect3_2/inst/s00_entry_pipeline/s00_mmu/inst/gen_endpoint.w_enable_i_3, which resulted in an inversion of 11 pins
INFO: [Opt 31-1287] Pulled Inverter pfm_top_i/dynamic_region/hmss_0/inst/path_2/interconnect3_2/inst/s00_entry_pipeline/s00_si_converter/inst/m_axi_awuser[71]_INST_0 into driver instance pfm_top_i/dynamic_region/hmss_0/inst/path_2/interconnect3_2/inst/s00_entry_pipeline/s00_si_converter/inst/m_axi_awuser[71]_INST_0_i_1, which resulted in an inversion of 1 pins
INFO: [Opt 31-1287] Pulled Inverter pfm_top_i/dynamic_region/hmss_0/inst/path_2/interconnect3_2/inst/s00_entry_pipeline/s00_si_converter/inst/m_axi_aruser[71]_INST_0 into driver instance pfm_top_i/dynamic_region/hmss_0/inst/path_2/interconnect3_2/inst/s00_entry_pipeline/s00_si_converter/inst/m_axi_aruser[71]_INST_0_i_1, which resulted in an inversion of 1 pins
INFO: [Opt 31-1287] Pulled Inverter pfm_top_i/dynamic_region/hmss_0/inst/path_2/interconnect3_2/inst/s00_entry_pipeline/s00_si_converter/inst/m_axi_awuser[69]_INST_0 into driver instance pfm_top_i/dynamic_region/hmss_0/inst/path_2/interconnect3_2/inst/s00_entry_pipeline/s00_si_converter/inst/m_axi_awuser[70]_INST_0_i_1, which resulted in an inversion of 2 pins
INFO: [Opt 31-1287] Pulled Inverter pfm_top_i/dynamic_region/hmss_0/inst/path_3/interconnect4_3/inst/s00_entry_pipeline/s00_mmu/inst/gen_endpoint.b_cnt[3]_i_2 into driver instance pfm_top_i/dynamic_region/hmss_0/inst/path_3/interconnect4_3/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/m_sc_send[0]_INST_0, which resulted in an inversion of 3 pins
INFO: [Opt 31-1287] Pulled Inverter pfm_top_i/dynamic_region/hmss_0/inst/path_3/interconnect4_3/inst/s00_entry_pipeline/s00_mmu/inst/gen_endpoint.w_cnt[4]_i_1 into driver instance pfm_top_i/dynamic_region/hmss_0/inst/path_3/interconnect4_3/inst/s00_entry_pipeline/s00_mmu/inst/gen_endpoint.w_enable_i_3, which resulted in an inversion of 11 pins
INFO: [Opt 31-1287] Pulled Inverter pfm_top_i/dynamic_region/hmss_0/inst/path_3/interconnect4_3/inst/s00_entry_pipeline/s00_si_converter/inst/m_axi_awuser[71]_INST_0 into driver instance pfm_top_i/dynamic_region/hmss_0/inst/path_3/interconnect4_3/inst/s00_entry_pipeline/s00_si_converter/inst/m_axi_awuser[71]_INST_0_i_1, which resulted in an inversion of 1 pins
INFO: [Opt 31-1287] Pulled Inverter pfm_top_i/dynamic_region/hmss_0/inst/path_3/interconnect4_3/inst/s00_entry_pipeline/s00_si_converter/inst/m_axi_aruser[71]_INST_0 into driver instance pfm_top_i/dynamic_region/hmss_0/inst/path_3/interconnect4_3/inst/s00_entry_pipeline/s00_si_converter/inst/m_axi_aruser[71]_INST_0_i_1, which resulted in an inversion of 1 pins
INFO: [Opt 31-1287] Pulled Inverter pfm_top_i/dynamic_region/hmss_0/inst/path_3/interconnect4_3/inst/s00_entry_pipeline/s00_si_converter/inst/m_axi_awuser[69]_INST_0 into driver instance pfm_top_i/dynamic_region/hmss_0/inst/path_3/interconnect4_3/inst/s00_entry_pipeline/s00_si_converter/inst/m_axi_awuser[70]_INST_0_i_1, which resulted in an inversion of 2 pins
INFO: [Opt 31-1287] Pulled Inverter pfm_top_i/dynamic_region/memory_subsystem/inst/interconnect/interconnect_ddr4_mem00/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_payld_fifo/cmd_fifo/cmd_len_qq[7]_i_1 into driver instance pfm_top_i/dynamic_region/memory_subsystem/inst/interconnect/interconnect_ddr4_mem00/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_payld_fifo/cmd_fifo/gen_pipelined.state[2]_i_3__0, which resulted in an inversion of 6 pins
INFO: [Opt 31-1287] Pulled Inverter pfm_top_i/dynamic_region/memory_subsystem/inst/memory/ddr4_mem00/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/microblaze_I/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Operand_Select_I/Use_PCMP_instr.count_leading_zeros_I_i_2 into driver instance pfm_top_i/dynamic_region/memory_subsystem/inst/memory/ddr4_mem00/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/microblaze_I/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Operand_Select_I/Gen_Bit[31].MUXF7_I1/Use_PCMP_instr.count_leading_zeros_I_i_7, which resulted in an inversion of 5 pins
INFO: [Opt 31-1287] Pulled Inverter pfm_top_i/dynamic_region/memory_subsystem/inst/memory/ddr4_mem00/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/microblaze_I/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Operand_Select_I/Use_PCMP_instr.count_leading_zeros_I_i_4 into driver instance pfm_top_i/dynamic_region/memory_subsystem/inst/memory/ddr4_mem00/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/microblaze_I/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Operand_Select_I/Gen_Bit[31].MUXF7_I1/Use_PCMP_instr.count_leading_zeros_I_i_10, which resulted in an inversion of 3 pins
INFO: [Opt 31-1287] Pulled Inverter pfm_top_i/dynamic_region/memory_subsystem/inst/memory/ddr4_mem00/inst/u_ddr4_mem_intfc/u_ddr_mc/bgr[0].u_ddr_mc_group/trp_cntr[4]_i_1 into driver instance pfm_top_i/dynamic_region/memory_subsystem/inst/memory/ddr4_mem00/inst/u_ddr4_mem_intfc/u_ddr_mc/bgr[0].u_ddr_mc_group/trp_cntr_is_zero_i_2, which resulted in an inversion of 2 pins
INFO: [Opt 31-1287] Pulled Inverter pfm_top_i/dynamic_region/memory_subsystem/inst/memory/ddr4_mem00/inst/u_ddr4_mem_intfc/u_ddr_mc/bgr[1].u_ddr_mc_group/cmd_bank_cas[0]_i_1__0 into driver instance pfm_top_i/dynamic_region/memory_subsystem/inst/memory/ddr4_mem00/inst/u_ddr4_mem_intfc/u_ddr_mc/bgr[1].u_ddr_mc_group/cmd_bank_cas[0]_i_2__0, which resulted in an inversion of 2 pins
INFO: [Opt 31-1287] Pulled Inverter pfm_top_i/dynamic_region/memory_subsystem/inst/memory/ddr4_mem00/inst/u_ddr4_mem_intfc/u_ddr_mc/bgr[1].u_ddr_mc_group/cmd_bank_cas[1]_i_1__0 into driver instance pfm_top_i/dynamic_region/memory_subsystem/inst/memory/ddr4_mem00/inst/u_ddr4_mem_intfc/u_ddr_mc/bgr[1].u_ddr_mc_group/cmd_bank_cas[1]_i_2__0, which resulted in an inversion of 2 pins
INFO: [Opt 31-1287] Pulled Inverter pfm_top_i/dynamic_region/memory_subsystem/inst/memory/ddr4_mem00/inst/u_ddr4_mem_intfc/u_ddr_mc/bgr[1].u_ddr_mc_group/trp_cntr[4]_i_1__0 into driver instance pfm_top_i/dynamic_region/memory_subsystem/inst/memory/ddr4_mem00/inst/u_ddr4_mem_intfc/u_ddr_mc/bgr[1].u_ddr_mc_group/trp_cntr[4]_i_2, which resulted in an inversion of 2 pins
INFO: [Opt 31-1287] Pulled Inverter pfm_top_i/dynamic_region/memory_subsystem/inst/memory/ddr4_mem00/inst/u_ddr4_mem_intfc/u_ddr_mc/bgr[2].u_ddr_mc_group/cmd_bank_cas[0]_i_1__1 into driver instance pfm_top_i/dynamic_region/memory_subsystem/inst/memory/ddr4_mem00/inst/u_ddr4_mem_intfc/u_ddr_mc/bgr[2].u_ddr_mc_group/cmd_bank_cas[0]_i_2__1, which resulted in an inversion of 2 pins
INFO: [Opt 31-1287] Pulled Inverter pfm_top_i/dynamic_region/memory_subsystem/inst/memory/ddr4_mem00/inst/u_ddr4_mem_intfc/u_ddr_mc/bgr[2].u_ddr_mc_group/trp_cntr[4]_i_1__1 into driver instance pfm_top_i/dynamic_region/memory_subsystem/inst/memory/ddr4_mem00/inst/u_ddr4_mem_intfc/u_ddr_mc/bgr[2].u_ddr_mc_group/trp_cntr[4]_i_2__0, which resulted in an inversion of 2 pins
INFO: [Opt 31-1287] Pulled Inverter pfm_top_i/dynamic_region/memory_subsystem/inst/memory/ddr4_mem00/inst/u_ddr4_mem_intfc/u_ddr_mc/bgr[3].u_ddr_mc_group/cmd_bank_cas[0]_i_1__2 into driver instance pfm_top_i/dynamic_region/memory_subsystem/inst/memory/ddr4_mem00/inst/u_ddr4_mem_intfc/u_ddr_mc/bgr[3].u_ddr_mc_group/cmd_bank_cas[0]_i_2__2, which resulted in an inversion of 2 pins
INFO: [Opt 31-1287] Pulled Inverter pfm_top_i/dynamic_region/memory_subsystem/inst/memory/ddr4_mem00/inst/u_ddr4_mem_intfc/u_ddr_mc/bgr[3].u_ddr_mc_group/trp_cntr[4]_i_1__2 into driver instance pfm_top_i/dynamic_region/memory_subsystem/inst/memory/ddr4_mem00/inst/u_ddr4_mem_intfc/u_ddr_mc/bgr[3].u_ddr_mc_group/trp_cntr[4]_i_2__1, which resulted in an inversion of 2 pins
INFO: [Opt 31-1287] Pulled Inverter pfm_top_i/dynamic_region/memory_subsystem/inst/memory/ddr4_mem00/inst/u_ddr4_mem_intfc/u_ddr_mc/u_ddr_mc_arb_c/prevGr[0]_i_1 into driver instance pfm_top_i/dynamic_region/memory_subsystem/inst/memory/ddr4_mem00/inst/u_ddr4_mem_intfc/u_ddr_mc/u_ddr_mc_arb_c/prevGr[0]_i_2, which resulted in an inversion of 17 pins
INFO: [Opt 31-1287] Pulled Inverter pfm_top_i/dynamic_region/memory_subsystem/inst/memory/ddr4_mem00/inst/u_ddr4_mem_intfc/u_ddr_mc/u_ddr_mc_arb_c/prevGr[1]_i_1 into driver instance pfm_top_i/dynamic_region/memory_subsystem/inst/memory/ddr4_mem00/inst/u_ddr4_mem_intfc/u_ddr_mc/u_ddr_mc_arb_c/prevGr[1]_i_2, which resulted in an inversion of 17 pins
INFO: [Opt 31-1287] Pulled Inverter pfm_top_i/dynamic_region/memory_subsystem/inst/memory/ddr4_mem00/inst/u_ddr4_mem_intfc/u_ddr_mc/u_ddr_mc_arb_c/winPort[0]_i_1 into driver instance pfm_top_i/dynamic_region/memory_subsystem/inst/memory/ddr4_mem00/inst/u_ddr4_mem_intfc/u_ddr_mc/u_ddr_mc_arb_c/winPort[0]_i_2, which resulted in an inversion of 2 pins
INFO: [Opt 31-1287] Pulled Inverter pfm_top_i/dynamic_region/memory_subsystem/inst/memory/ddr4_mem00/inst/u_ddr4_mem_intfc/u_ddr_mc/u_ddr_mc_rd_wr/wtrs[0].u_ddr_mc_wtr/winPortEnc[1]_i_2 into driver instance pfm_top_i/dynamic_region/memory_subsystem/inst/memory/ddr4_mem00/inst/u_ddr4_mem_intfc/u_ddr_mc/u_ddr_mc_rd_wr/wtrs[0].u_ddr_mc_wtr/winPortEnc[1]_i_3, which resulted in an inversion of 3 pins
INFO: [Opt 31-1287] Pulled Inverter pfm_top_i/dynamic_region/memory_subsystem/inst/memory/ddr4_mem00/inst/u_ddr4_mem_intfc/u_ddr_mc/u_ddr_mc_rd_wr/wtrs[0].u_ddr_mc_wtr/winPort[2]_i_1 into driver instance pfm_top_i/dynamic_region/memory_subsystem/inst/memory/ddr4_mem00/inst/u_ddr4_mem_intfc/u_ddr_mc/u_ddr_mc_rd_wr/wtrs[0].u_ddr_mc_wtr/winPort[2]_i_2, which resulted in an inversion of 7 pins
INFO: [Opt 31-1287] Pulled Inverter pfm_top_i/dynamic_region/memory_subsystem/inst/memory/ddr4_mem00/inst/u_ddr4_mem_intfc/u_ddr_mc/u_ddr_mc_rd_wr/wtrs[0].u_ddr_mc_wtr/winPort[3]_i_1 into driver instance pfm_top_i/dynamic_region/memory_subsystem/inst/memory/ddr4_mem00/inst/u_ddr4_mem_intfc/u_ddr_mc/u_ddr_mc_rd_wr/wtrs[0].u_ddr_mc_wtr/winPortEnc[0]_i_4, which resulted in an inversion of 7 pins
INFO: [Opt 31-1287] Pulled Inverter pfm_top_i/dynamic_region/memory_subsystem/inst/memory/ddr4_mem00/inst/u_ddr4_mem_intfc/u_ddr_mc/u_ddr_mc_rd_wr/wtrs[0].u_ddr_mc_wtr/winRead_i_1 into driver instance pfm_top_i/dynamic_region/memory_subsystem/inst/memory/ddr4_mem00/inst/u_ddr4_mem_intfc/u_ddr_mc/u_ddr_mc_rd_wr/wtrs[0].u_ddr_mc_wtr/winRead_i_2, which resulted in an inversion of 2 pins
INFO: [Opt 31-1287] Pulled Inverter pfm_top_i/dynamic_region/memory_subsystem/inst/memory/ddr4_mem00/inst/u_ddr4_mem_intfc/u_io_addr_sync/rd_vref_value[17]_i_1 into driver instance pfm_top_i/dynamic_region/memory_subsystem/inst/memory/ddr4_mem00/inst/u_ddr4_mem_intfc/u_io_addr_sync/rd_vref_value[17]_i_2, which resulted in an inversion of 2 pins
INFO: [Opt 31-1287] Pulled Inverter pfm_top_i/dynamic_region/memory_subsystem/inst/memory/ddr4_mem00/inst/u_ddr4_mem_intfc/u_io_addr_sync/rd_vref_value[29]_i_1 into driver instance pfm_top_i/dynamic_region/memory_subsystem/inst/memory/ddr4_mem00/inst/u_ddr4_mem_intfc/u_io_addr_sync/rd_vref_value[45]_i_2, which resulted in an inversion of 3 pins
INFO: [Opt 31-1287] Pulled Inverter pfm_top_i/dynamic_region/memory_subsystem/inst/memory/ddr4_mem00/inst/u_ddr4_mem_intfc/u_io_addr_sync/rd_vref_value[2]_i_1 into driver instance pfm_top_i/dynamic_region/memory_subsystem/inst/memory/ddr4_mem00/inst/u_ddr4_mem_intfc/u_io_addr_sync/rd_vref_value[2]_i_2, which resulted in an inversion of 3 pins
INFO: [Opt 31-1287] Pulled Inverter pfm_top_i/dynamic_region/memory_subsystem/inst/memory/ddr4_mem00/inst/u_ddr4_mem_intfc/u_io_addr_sync/rd_vref_value[8]_i_1 into driver instance pfm_top_i/dynamic_region/memory_subsystem/inst/memory/ddr4_mem00/inst/u_ddr4_mem_intfc/u_io_addr_sync/rd_vref_value[40]_i_2, which resulted in an inversion of 3 pins
INFO: [Opt 31-1287] Pulled Inverter pfm_top_i/dynamic_region/memory_subsystem/inst/memory/ddr4_mem00/inst/u_ddr4_mem_intfc/u_io_addr_sync/rd_vref_value[9]_i_1 into driver instance pfm_top_i/dynamic_region/memory_subsystem/inst/memory/ddr4_mem00/inst/u_ddr4_mem_intfc/u_io_addr_sync/rd_vref_value[9]_i_2, which resulted in an inversion of 2 pins
INFO: [Opt 31-1287] Pulled Inverter pfm_top_i/dynamic_region/memory_subsystem/inst/memory/ddr4_mem00/inst/u_ddr4_mem_intfc/u_io_addr_sync/uppCL0[34]_i_2 into driver instance pfm_top_i/dynamic_region/memory_subsystem/inst/memory/ddr4_mem00/inst/u_ddr4_mem_intfc/u_io_addr_sync/uppCL0[34]_i_4, which resulted in an inversion of 7 pins
INFO: [Opt 31-1287] Pulled Inverter pfm_top_i/dynamic_region/memory_subsystem/inst/memory/ddr4_mem00/inst/u_ddr4_mem_intfc/u_io_addr_sync/uppCL0[35]_i_2 into driver instance pfm_top_i/dynamic_region/memory_subsystem/inst/memory/ddr4_mem00/inst/u_ddr4_mem_intfc/u_io_addr_sync/uppCL0[35]_i_4, which resulted in an inversion of 7 pins
INFO: [Opt 31-1287] Pulled Inverter pfm_top_i/dynamic_region/memory_subsystem/inst/memory/ddr4_mem00/inst/u_ddr4_mem_intfc/u_io_addr_sync/uppCL1[34]_i_1 into driver instance pfm_top_i/dynamic_region/memory_subsystem/inst/memory/ddr4_mem00/inst/u_ddr4_mem_intfc/u_io_addr_sync/uppCL1[34]_i_2, which resulted in an inversion of 7 pins
INFO: [Opt 31-1287] Pulled Inverter pfm_top_i/dynamic_region/memory_subsystem/inst/memory/ddr4_mem00/inst/u_ddr4_mem_intfc/u_io_addr_sync/uppCL1[35]_i_1 into driver instance pfm_top_i/dynamic_region/memory_subsystem/inst/memory/ddr4_mem00/inst/u_ddr4_mem_intfc/u_io_addr_sync/uppCL1[35]_i_2, which resulted in an inversion of 7 pins
INFO: [Opt 31-1287] Pulled Inverter pfm_top_i/dynamic_region/memory_subsystem/inst/memory/ddr4_mem00/inst/u_ddr4_mem_intfc/u_io_addr_sync/uppCL2[34]_i_1 into driver instance pfm_top_i/dynamic_region/memory_subsystem/inst/memory/ddr4_mem00/inst/u_ddr4_mem_intfc/u_io_addr_sync/uppCL2[34]_i_2, which resulted in an inversion of 7 pins
INFO: [Opt 31-1287] Pulled Inverter pfm_top_i/dynamic_region/memory_subsystem/inst/memory/ddr4_mem00/inst/u_ddr4_mem_intfc/u_io_addr_sync/uppCL2[35]_i_1 into driver instance pfm_top_i/dynamic_region/memory_subsystem/inst/memory/ddr4_mem00/inst/u_ddr4_mem_intfc/u_io_addr_sync/uppCL2[35]_i_2, which resulted in an inversion of 7 pins
INFO: [Opt 31-1287] Pulled Inverter pfm_top_i/dynamic_region/memory_subsystem/inst/memory/ddr4_mem00/inst/u_ddr4_mem_intfc/u_io_addr_sync/uppCL3[34]_i_1 into driver instance pfm_top_i/dynamic_region/memory_subsystem/inst/memory/ddr4_mem00/inst/u_ddr4_mem_intfc/u_io_addr_sync/uppCL3[34]_i_2, which resulted in an inversion of 7 pins
INFO: [Opt 31-1287] Pulled Inverter pfm_top_i/dynamic_region/memory_subsystem/inst/memory/ddr4_mem00/inst/u_ddr4_mem_intfc/u_io_addr_sync/uppCL3[35]_i_1 into driver instance pfm_top_i/dynamic_region/memory_subsystem/inst/memory/ddr4_mem00/inst/u_ddr4_mem_intfc/u_io_addr_sync/uppCL3[35]_i_2, which resulted in an inversion of 7 pins
INFO: [Opt 31-1287] Pulled Inverter pfm_top_i/dynamic_region/memory_subsystem/inst/memory/ddr4_mem00/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/riu_nibble_8[1]_INST_0 into driver instance pfm_top_i/dynamic_region/memory_subsystem/inst/memory/ddr4_mem00/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/riu_nibble_8[1]_INST_0_i_1, which resulted in an inversion of 85 pins
INFO: [Opt 31-1287] Pulled Inverter pfm_top_i/dynamic_region/memory_subsystem/inst/memory/ddr4_mem00/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/riu_nibble_8[2]_INST_0 into driver instance pfm_top_i/dynamic_region/memory_subsystem/inst/memory/ddr4_mem00/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/riu_nibble_8[2]_INST_0_i_1, which resulted in an inversion of 85 pins
INFO: [Opt 31-1287] Pulled Inverter pfm_top_i/dynamic_region/memory_subsystem/inst/memory/ddr4_mem00/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/riu_nibble_8[3]_INST_0 into driver instance pfm_top_i/dynamic_region/memory_subsystem/inst/memory/ddr4_mem00/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/riu_nibble_8[3]_INST_0_i_1, which resulted in an inversion of 20 pins
INFO: [Opt 31-1287] Pulled Inverter pfm_top_i/dynamic_region/memory_subsystem/inst/memory/ddr4_mem00/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/riu_nibble_8[4]_INST_0 into driver instance pfm_top_i/dynamic_region/memory_subsystem/inst/memory/ddr4_mem00/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/riu_nibble_8[4]_INST_0_i_1, which resulted in an inversion of 20 pins
INFO: [Opt 31-1287] Pulled Inverter pfm_top_i/dynamic_region/memory_subsystem/inst/memory/ddr4_mem00/inst/u_ddr_axi/axi_ar_channel_0/axi_mc_cmd_translator_0/axi_mc_incr_cmd_0/r_rlast_i_1 into driver instance pfm_top_i/dynamic_region/memory_subsystem/inst/memory/ddr4_mem00/inst/u_ddr_axi/axi_ar_channel_0/axi_mc_cmd_translator_0/axi_mc_incr_cmd_0/axready_i_2, which resulted in an inversion of 3 pins
INFO: [Opt 31-1287] Pulled Inverter pfm_top_i/dynamic_region/overlay_1/inst/control_s_axi_U/icmp_ln147_reg_452[0]_i_1 into driver instance pfm_top_i/dynamic_region/overlay_1/inst/control_s_axi_U/ap_CS_fsm[74]_i_3, which resulted in an inversion of 4 pins
INFO: [Opt 31-1287] Pulled Inverter pfm_top_i/dynamic_region/overlay_1/inst/grp_kernel_assign_vector_sparse_new_frontier_fu_787/grp_kernel_assign_vector_sparse_new_frontier_Pipeline_loop_process_fu_187/flow_control_loop_pipe_sequential_init_U/icmp_ln43_reg_234[0]_i_1 into driver instance pfm_top_i/dynamic_region/overlay_1/inst/grp_kernel_assign_vector_sparse_new_frontier_fu_787/grp_kernel_assign_vector_sparse_new_frontier_Pipeline_loop_process_fu_187/flow_control_loop_pipe_sequential_init_U/i_5_fu_42[7]_i_4, which resulted in an inversion of 6 pins
INFO: [Opt 31-1287] Pulled Inverter pfm_top_i/dynamic_region/overlay_1/inst/grp_kernel_assign_vector_sparse_new_frontier_fu_787/grp_kernel_assign_vector_sparse_new_frontier_Pipeline_loop_read_inout_val_fu_172/ap_enable_reg_pp0_iter72_i_1 into driver instance pfm_top_i/dynamic_region/overlay_1/inst/grp_kernel_assign_vector_sparse_new_frontier_fu_787/grp_kernel_assign_vector_sparse_new_frontier_Pipeline_loop_read_inout_val_fu_172/flow_control_loop_pipe_sequential_init_U/ap_enable_reg_pp0_iter72_i_2, which resulted in an inversion of 22 pins
INFO: [Opt 31-1287] Pulled Inverter pfm_top_i/dynamic_region/overlay_1/inst/grp_kernel_assign_vector_sparse_new_frontier_fu_787/grp_kernel_assign_vector_sparse_new_frontier_Pipeline_loop_write_inout_val_fu_198/ap_enable_reg_pp0_iter2_i_1__21 into driver instance pfm_top_i/dynamic_region/overlay_1/inst/grp_kernel_assign_vector_sparse_new_frontier_fu_787/grp_kernel_assign_vector_sparse_new_frontier_Pipeline_loop_write_inout_val_fu_198/flow_control_loop_pipe_sequential_init_U/i_6_fu_68[7]_i_4, which resulted in an inversion of 21 pins
INFO: [Opt 31-1287] Pulled Inverter pfm_top_i/dynamic_region/overlay_1/inst/grp_kernel_assign_vector_sparse_new_frontier_fu_787/grp_kernel_assign_vector_sparse_new_frontier_Pipeline_loop_write_new_frontier_fu_208/icmp_ln63_reg_194[0]_i_1 into driver instance pfm_top_i/dynamic_region/overlay_1/inst/grp_kernel_assign_vector_sparse_new_frontier_fu_787/grp_kernel_assign_vector_sparse_new_frontier_Pipeline_loop_write_new_frontier_fu_208/flow_control_loop_pipe_sequential_init_U/i_fu_54[31]_i_3, which resulted in an inversion of 16 pins
INFO: [Opt 31-1287] Pulled Inverter pfm_top_i/dynamic_region/overlay_1/inst/grp_kernel_spmspv_fu_860/grp_compute_spmspv_fu_371/load_matrix_from_gmem_U0/grp_load_matrix_from_gmem_Pipeline_loop_over_pkts_ML_fu_242/icmp_ln101_reg_809[0]_i_1 into driver instance pfm_top_i/dynamic_region/overlay_1/inst/grp_kernel_spmspv_fu_860/grp_compute_spmspv_fu_371/load_matrix_from_gmem_U0/grp_load_matrix_from_gmem_Pipeline_loop_over_pkts_ML_fu_242/flow_control_loop_pipe_sequential_init_U/i_4_fu_152[31]_i_3, which resulted in an inversion of 25 pins
INFO: [Opt 31-1287] Pulled Inverter pfm_top_i/dynamic_region/overlay_1/inst/grp_kernel_spmspv_fu_860/grp_compute_spmspv_fu_371/ufixed_pe_cluster_spmspv_uram_ap_ufixed_32_8_0_0_0_char_shuffle_inout_type_4u_8u_3u_32000u_U0/ufixed_pe_cluster_part1_ap_ufixed_32_8_0_0_0_char_shuffle_inout_type_8u_U0/grp_ufixed_pe_cluster_part1_ap_ufixed_32_8_0_0_0_char_shuffle_inout_type_8u_Pipeline_loop_pe_part1_fu_103/ap_phi_reg_pp0_iter1_process_cnt_incr_34_reg_302[2]_i_1 into driver instance pfm_top_i/dynamic_region/overlay_1/inst/grp_kernel_spmspv_fu_860/grp_compute_spmspv_fu_371/ufixed_pe_cluster_spmspv_uram_ap_ufixed_32_8_0_0_0_char_shuffle_inout_type_4u_8u_3u_32000u_U0/ufixed_pe_cluster_part1_ap_ufixed_32_8_0_0_0_char_shuffle_inout_type_8u_U0/grp_ufixed_pe_cluster_part1_ap_ufixed_32_8_0_0_0_char_shuffle_inout_type_8u_Pipeline_loop_pe_part1_fu_103/i___7_i_1__7, which resulted in an inversion of 13 pins
INFO: [Opt 31-1287] Pulled Inverter pfm_top_i/dynamic_region/overlay_1/inst/grp_kernel_spmspv_fu_860/grp_compute_spmspv_fu_371/ufixed_pe_cluster_spmspv_uram_ap_ufixed_32_8_0_0_0_char_shuffle_inout_type_4u_8u_3u_32000u_U0/ufixed_pe_cluster_part1_ap_ufixed_32_8_0_0_0_char_shuffle_inout_type_8u_U0/grp_ufixed_pe_cluster_part1_ap_ufixed_32_8_0_0_0_char_shuffle_inout_type_8u_Pipeline_loop_pe_part1_fu_103/grp_pe_ufixed_mul_alu_ap_ufixed_32_8_0_0_0_char_s_fu_364/mul_32ns_32ns_64_1_0_U294/ap_ce_reg_i_1__3 into driver instance pfm_top_i/dynamic_region/overlay_1/inst/grp_kernel_spmspv_fu_860/grp_compute_spmspv_fu_371/ufixed_pe_cluster_spmspv_uram_ap_ufixed_32_8_0_0_0_char_shuffle_inout_type_4u_8u_3u_32000u_U0/ufixed_pe_cluster_part1_ap_ufixed_32_8_0_0_0_char_shuffle_inout_type_8u_U0/grp_ufixed_pe_cluster_part1_ap_ufixed_32_8_0_0_0_char_shuffle_inout_type_8u_Pipeline_loop_pe_part1_fu_103/grp_pe_ufixed_mul_alu_ap_ufixed_32_8_0_0_0_char_s_fu_364/mul_32ns_32ns_64_1_0_U294/i__i_1__11, which resulted in an inversion of 31 pins
INFO: [Opt 31-1287] Pulled Inverter pfm_top_i/dynamic_region/overlay_1/inst/grp_kernel_spmspv_fu_860/grp_write_back_results_fu_456/checkout_results_U0/grp_checkout_results_Pipeline_loop_over_dense_data_pipeline_fu_165/flow_control_loop_pipe_sequential_init_U/icmp_ln173_reg_1330_pp0_iter1_reg_reg[0]_srl2_i_1 into driver instance pfm_top_i/dynamic_region/overlay_1/inst/grp_kernel_spmspv_fu_860/grp_write_back_results_fu_456/checkout_results_U0/grp_checkout_results_Pipeline_loop_over_dense_data_pipeline_fu_165/flow_control_loop_pipe_sequential_init_U/round_cnt_fu_204[14]_i_4, which resulted in an inversion of 7 pins
INFO: [Opt 31-1287] Pulled Inverter pfm_top_i/dynamic_region/overlay_1/inst/grp_kernel_spmv_fu_683/grp_dataflow_parent_loop_proc_fu_325/dataflow_in_loop_VITIS_LOOP_495_4_U0/compute_spmv_one_channel_1_U0/grp_matrix_loader_hbm_to_stream_one_channel_fu_374/grp_matrix_loader_hbm_to_stream_one_channel_Pipeline_loop_matrix_loader_hbm_to_stream_one_channel_fu_296/icmp_ln91_6_reg_1486_pp0_iter1_reg[0]_i_1__0 into driver instance pfm_top_i/dynamic_region/overlay_1/inst/grp_kernel_spmv_fu_683/grp_dataflow_parent_loop_proc_fu_325/dataflow_in_loop_VITIS_LOOP_495_4_U0/compute_spmv_one_channel_1_U0/grp_matrix_loader_hbm_to_stream_one_channel_fu_374/grp_matrix_loader_hbm_to_stream_one_channel_Pipeline_loop_matrix_loader_hbm_to_stream_one_channel_fu_296/flow_control_loop_pipe_sequential_init_U/i___0_i_2__2, which resulted in an inversion of 43 pins
INFO: [Opt 31-1287] Pulled Inverter pfm_top_i/dynamic_region/overlay_1/inst/grp_kernel_spmv_fu_683/grp_dataflow_parent_loop_proc_fu_325/dataflow_in_loop_VITIS_LOOP_495_4_U0/compute_spmv_one_channel_1_U0/grp_ufixed_pe_cluster_spmv_uram_ap_ufixed_32_8_0_0_0_char_shuffle_2_inout_type_8u_3u_128000u_s_fu_475/ufixed_pe_cluster_part1_ap_ufixed_32_8_0_0_0_char_shuffle_2_inout_type_8u_U0/grp_ufixed_pe_cluster_part1_ap_ufixed_32_8_0_0_0_char_shuffle_2_inout_type_8u_Pipeline_loop_pe_part1_fu_103/ap_phi_reg_pp0_iter1_process_cnt_incr_47_reg_302[2]_i_1__0 into driver instance pfm_top_i/dynamic_region/overlay_1/inst/grp_kernel_spmv_fu_683/grp_dataflow_parent_loop_proc_fu_325/dataflow_in_loop_VITIS_LOOP_495_4_U0/compute_spmv_one_channel_1_U0/grp_ufixed_pe_cluster_spmv_uram_ap_ufixed_32_8_0_0_0_char_shuffle_2_inout_type_8u_3u_128000u_s_fu_475/ufixed_pe_cluster_part1_ap_ufixed_32_8_0_0_0_char_shuffle_2_inout_type_8u_U0/grp_ufixed_pe_cluster_part1_ap_ufixed_32_8_0_0_0_char_shuffle_2_inout_type_8u_Pipeline_loop_pe_part1_fu_103/i___15_i_1__0, which resulted in an inversion of 13 pins
INFO: [Opt 31-1287] Pulled Inverter pfm_top_i/dynamic_region/overlay_1/inst/grp_kernel_spmv_fu_683/grp_dataflow_parent_loop_proc_fu_325/dataflow_in_loop_VITIS_LOOP_495_4_U0/compute_spmv_one_channel_1_U0/grp_ufixed_pe_cluster_spmv_uram_ap_ufixed_32_8_0_0_0_char_shuffle_2_inout_type_8u_3u_128000u_s_fu_475/ufixed_pe_cluster_part1_ap_ufixed_32_8_0_0_0_char_shuffle_2_inout_type_8u_U0/grp_ufixed_pe_cluster_part1_ap_ufixed_32_8_0_0_0_char_shuffle_2_inout_type_8u_Pipeline_loop_pe_part1_fu_103/grp_pe_ufixed_mul_alu_ap_ufixed_32_8_0_0_0_char_s_fu_364/mul_32ns_32ns_64_1_0_U294/ap_ce_reg_i_1__0 into driver instance pfm_top_i/dynamic_region/overlay_1/inst/grp_kernel_spmv_fu_683/grp_dataflow_parent_loop_proc_fu_325/dataflow_in_loop_VITIS_LOOP_495_4_U0/compute_spmv_one_channel_1_U0/grp_ufixed_pe_cluster_spmv_uram_ap_ufixed_32_8_0_0_0_char_shuffle_2_inout_type_8u_3u_128000u_s_fu_475/ufixed_pe_cluster_part1_ap_ufixed_32_8_0_0_0_char_shuffle_2_inout_type_8u_U0/grp_ufixed_pe_cluster_part1_ap_ufixed_32_8_0_0_0_char_shuffle_2_inout_type_8u_Pipeline_loop_pe_part1_fu_103/grp_pe_ufixed_mul_alu_ap_ufixed_32_8_0_0_0_char_s_fu_364/mul_32ns_32ns_64_1_0_U294/i___7_i_1__2, which resulted in an inversion of 39 pins
INFO: [Opt 31-1287] Pulled Inverter pfm_top_i/dynamic_region/overlay_1/inst/grp_kernel_spmv_fu_683/grp_dataflow_parent_loop_proc_fu_325/dataflow_in_loop_VITIS_LOOP_495_4_U0/compute_spmv_one_channel_2_U0/grp_matrix_loader_hbm_to_stream_one_channel_fu_374/grp_matrix_loader_hbm_to_stream_one_channel_Pipeline_loop_matrix_loader_hbm_to_stream_one_channel_fu_296/icmp_ln91_6_reg_1486_pp0_iter1_reg[0]_i_1__1 into driver instance pfm_top_i/dynamic_region/overlay_1/inst/grp_kernel_spmv_fu_683/grp_dataflow_parent_loop_proc_fu_325/dataflow_in_loop_VITIS_LOOP_495_4_U0/compute_spmv_one_channel_2_U0/grp_matrix_loader_hbm_to_stream_one_channel_fu_374/grp_matrix_loader_hbm_to_stream_one_channel_Pipeline_loop_matrix_loader_hbm_to_stream_one_channel_fu_296/flow_control_loop_pipe_sequential_init_U/i___0_i_2__5, which resulted in an inversion of 43 pins
INFO: [Opt 31-1287] Pulled Inverter pfm_top_i/dynamic_region/overlay_1/inst/grp_kernel_spmv_fu_683/grp_dataflow_parent_loop_proc_fu_325/dataflow_in_loop_VITIS_LOOP_495_4_U0/compute_spmv_one_channel_2_U0/grp_ufixed_pe_cluster_spmv_uram_ap_ufixed_32_8_0_0_0_char_shuffle_2_inout_type_8u_3u_128000u_s_fu_475/ufixed_pe_cluster_part1_ap_ufixed_32_8_0_0_0_char_shuffle_2_inout_type_8u_U0/grp_ufixed_pe_cluster_part1_ap_ufixed_32_8_0_0_0_char_shuffle_2_inout_type_8u_Pipeline_loop_pe_part1_fu_103/ap_phi_reg_pp0_iter1_process_cnt_incr_47_reg_302[2]_i_1__1 into driver instance pfm_top_i/dynamic_region/overlay_1/inst/grp_kernel_spmv_fu_683/grp_dataflow_parent_loop_proc_fu_325/dataflow_in_loop_VITIS_LOOP_495_4_U0/compute_spmv_one_channel_2_U0/grp_ufixed_pe_cluster_spmv_uram_ap_ufixed_32_8_0_0_0_char_shuffle_2_inout_type_8u_3u_128000u_s_fu_475/ufixed_pe_cluster_part1_ap_ufixed_32_8_0_0_0_char_shuffle_2_inout_type_8u_U0/grp_ufixed_pe_cluster_part1_ap_ufixed_32_8_0_0_0_char_shuffle_2_inout_type_8u_Pipeline_loop_pe_part1_fu_103/i___15_i_1__1, which resulted in an inversion of 13 pins
INFO: [Opt 31-1287] Pulled Inverter pfm_top_i/dynamic_region/overlay_1/inst/grp_kernel_spmv_fu_683/grp_dataflow_parent_loop_proc_fu_325/dataflow_in_loop_VITIS_LOOP_495_4_U0/compute_spmv_one_channel_2_U0/grp_ufixed_pe_cluster_spmv_uram_ap_ufixed_32_8_0_0_0_char_shuffle_2_inout_type_8u_3u_128000u_s_fu_475/ufixed_pe_cluster_part1_ap_ufixed_32_8_0_0_0_char_shuffle_2_inout_type_8u_U0/grp_ufixed_pe_cluster_part1_ap_ufixed_32_8_0_0_0_char_shuffle_2_inout_type_8u_Pipeline_loop_pe_part1_fu_103/grp_pe_ufixed_mul_alu_ap_ufixed_32_8_0_0_0_char_s_fu_364/mul_32ns_32ns_64_1_0_U294/ap_ce_reg_i_1__1 into driver instance pfm_top_i/dynamic_region/overlay_1/inst/grp_kernel_spmv_fu_683/grp_dataflow_parent_loop_proc_fu_325/dataflow_in_loop_VITIS_LOOP_495_4_U0/compute_spmv_one_channel_2_U0/grp_ufixed_pe_cluster_spmv_uram_ap_ufixed_32_8_0_0_0_char_shuffle_2_inout_type_8u_3u_128000u_s_fu_475/ufixed_pe_cluster_part1_ap_ufixed_32_8_0_0_0_char_shuffle_2_inout_type_8u_U0/grp_ufixed_pe_cluster_part1_ap_ufixed_32_8_0_0_0_char_shuffle_2_inout_type_8u_Pipeline_loop_pe_part1_fu_103/grp_pe_ufixed_mul_alu_ap_ufixed_32_8_0_0_0_char_s_fu_364/mul_32ns_32ns_64_1_0_U294/i___7_i_1__4, which resulted in an inversion of 39 pins
INFO: [Opt 31-1287] Pulled Inverter pfm_top_i/dynamic_region/overlay_1/inst/grp_kernel_spmv_fu_683/grp_dataflow_parent_loop_proc_fu_325/dataflow_in_loop_VITIS_LOOP_495_4_U0/compute_spmv_one_channel_3_U0/grp_matrix_loader_hbm_to_stream_one_channel_fu_374/grp_matrix_loader_hbm_to_stream_one_channel_Pipeline_loop_matrix_loader_hbm_to_stream_one_channel_fu_296/icmp_ln91_6_reg_1486_pp0_iter1_reg[0]_i_1__2 into driver instance pfm_top_i/dynamic_region/overlay_1/inst/grp_kernel_spmv_fu_683/grp_dataflow_parent_loop_proc_fu_325/dataflow_in_loop_VITIS_LOOP_495_4_U0/compute_spmv_one_channel_3_U0/grp_matrix_loader_hbm_to_stream_one_channel_fu_374/grp_matrix_loader_hbm_to_stream_one_channel_Pipeline_loop_matrix_loader_hbm_to_stream_one_channel_fu_296/flow_control_loop_pipe_sequential_init_U/i___0_i_2__8, which resulted in an inversion of 43 pins
INFO: [Opt 31-1287] Pulled Inverter pfm_top_i/dynamic_region/overlay_1/inst/grp_kernel_spmv_fu_683/grp_dataflow_parent_loop_proc_fu_325/dataflow_in_loop_VITIS_LOOP_495_4_U0/compute_spmv_one_channel_3_U0/grp_ufixed_pe_cluster_spmv_uram_ap_ufixed_32_8_0_0_0_char_shuffle_2_inout_type_8u_3u_128000u_s_fu_475/ufixed_pe_cluster_part1_ap_ufixed_32_8_0_0_0_char_shuffle_2_inout_type_8u_U0/grp_ufixed_pe_cluster_part1_ap_ufixed_32_8_0_0_0_char_shuffle_2_inout_type_8u_Pipeline_loop_pe_part1_fu_103/ap_phi_reg_pp0_iter1_process_cnt_incr_47_reg_302[2]_i_1__2 into driver instance pfm_top_i/dynamic_region/overlay_1/inst/grp_kernel_spmv_fu_683/grp_dataflow_parent_loop_proc_fu_325/dataflow_in_loop_VITIS_LOOP_495_4_U0/compute_spmv_one_channel_3_U0/grp_ufixed_pe_cluster_spmv_uram_ap_ufixed_32_8_0_0_0_char_shuffle_2_inout_type_8u_3u_128000u_s_fu_475/ufixed_pe_cluster_part1_ap_ufixed_32_8_0_0_0_char_shuffle_2_inout_type_8u_U0/grp_ufixed_pe_cluster_part1_ap_ufixed_32_8_0_0_0_char_shuffle_2_inout_type_8u_Pipeline_loop_pe_part1_fu_103/i___15_i_1__2, which resulted in an inversion of 13 pins
INFO: [Opt 31-1287] Pulled Inverter pfm_top_i/dynamic_region/overlay_1/inst/grp_kernel_spmv_fu_683/grp_dataflow_parent_loop_proc_fu_325/dataflow_in_loop_VITIS_LOOP_495_4_U0/compute_spmv_one_channel_3_U0/grp_ufixed_pe_cluster_spmv_uram_ap_ufixed_32_8_0_0_0_char_shuffle_2_inout_type_8u_3u_128000u_s_fu_475/ufixed_pe_cluster_part1_ap_ufixed_32_8_0_0_0_char_shuffle_2_inout_type_8u_U0/grp_ufixed_pe_cluster_part1_ap_ufixed_32_8_0_0_0_char_shuffle_2_inout_type_8u_Pipeline_loop_pe_part1_fu_103/grp_pe_ufixed_mul_alu_ap_ufixed_32_8_0_0_0_char_s_fu_364/mul_32ns_32ns_64_1_0_U294/ap_ce_reg_i_1__2 into driver instance pfm_top_i/dynamic_region/overlay_1/inst/grp_kernel_spmv_fu_683/grp_dataflow_parent_loop_proc_fu_325/dataflow_in_loop_VITIS_LOOP_495_4_U0/compute_spmv_one_channel_3_U0/grp_ufixed_pe_cluster_spmv_uram_ap_ufixed_32_8_0_0_0_char_shuffle_2_inout_type_8u_3u_128000u_s_fu_475/ufixed_pe_cluster_part1_ap_ufixed_32_8_0_0_0_char_shuffle_2_inout_type_8u_U0/grp_ufixed_pe_cluster_part1_ap_ufixed_32_8_0_0_0_char_shuffle_2_inout_type_8u_Pipeline_loop_pe_part1_fu_103/grp_pe_ufixed_mul_alu_ap_ufixed_32_8_0_0_0_char_s_fu_364/mul_32ns_32ns_64_1_0_U294/i___7_i_1__6, which resulted in an inversion of 39 pins
INFO: [Opt 31-1287] Pulled Inverter pfm_top_i/dynamic_region/overlay_1/inst/grp_kernel_spmv_fu_683/grp_dataflow_parent_loop_proc_fu_325/dataflow_in_loop_VITIS_LOOP_495_4_U0/compute_spmv_one_channel_3_U0/grp_vector_loader_uram_to_stream_one_channel_fu_415/grp_vector_loader_uram_to_stream_one_channel_Pipeline_loop_vector_loader_uram_to_stream_one_channel_fu_89/payload_in_data_row_idx_reg_964_pp0_iter1_reg[31]_i_1 into driver instance pfm_top_i/dynamic_region/overlay_1/inst/grp_kernel_spmv_fu_683/grp_dataflow_parent_loop_proc_fu_325/dataflow_in_loop_VITIS_LOOP_495_4_U0/compute_spmv_one_channel_3_U0/grp_vector_loader_uram_to_stream_one_channel_fu_415/grp_vector_loader_uram_to_stream_one_channel_Pipeline_loop_vector_loader_uram_to_stream_one_channel_fu_89/flow_control_loop_pipe_sequential_init_U/payload_in_data_row_idx_reg_964[31]_i_2, which resulted in an inversion of 8 pins
INFO: [Opt 31-1287] Pulled Inverter pfm_top_i/dynamic_region/overlay_1/inst/grp_kernel_spmv_fu_683/grp_dataflow_parent_loop_proc_fu_325/dataflow_in_loop_VITIS_LOOP_495_4_U0/compute_spmv_one_channel_U0/grp_matrix_loader_hbm_to_stream_one_channel_fu_374/grp_matrix_loader_hbm_to_stream_one_channel_Pipeline_loop_matrix_loader_hbm_to_stream_one_channel_fu_296/icmp_ln91_6_reg_1486_pp0_iter1_reg[0]_i_1 into driver instance pfm_top_i/dynamic_region/overlay_1/inst/grp_kernel_spmv_fu_683/grp_dataflow_parent_loop_proc_fu_325/dataflow_in_loop_VITIS_LOOP_495_4_U0/compute_spmv_one_channel_U0/grp_matrix_loader_hbm_to_stream_one_channel_fu_374/grp_matrix_loader_hbm_to_stream_one_channel_Pipeline_loop_matrix_loader_hbm_to_stream_one_channel_fu_296/flow_control_loop_pipe_sequential_init_U/i___0_i_2, which resulted in an inversion of 43 pins
INFO: [Opt 31-1287] Pulled Inverter pfm_top_i/dynamic_region/overlay_1/inst/grp_kernel_spmv_fu_683/grp_dataflow_parent_loop_proc_fu_325/dataflow_in_loop_VITIS_LOOP_495_4_U0/compute_spmv_one_channel_U0/grp_ufixed_pe_cluster_spmv_uram_ap_ufixed_32_8_0_0_0_char_shuffle_2_inout_type_8u_3u_128000u_s_fu_475/ufixed_pe_cluster_part1_ap_ufixed_32_8_0_0_0_char_shuffle_2_inout_type_8u_U0/grp_ufixed_pe_cluster_part1_ap_ufixed_32_8_0_0_0_char_shuffle_2_inout_type_8u_Pipeline_loop_pe_part1_fu_103/ap_phi_reg_pp0_iter1_process_cnt_incr_47_reg_302[2]_i_1 into driver instance pfm_top_i/dynamic_region/overlay_1/inst/grp_kernel_spmv_fu_683/grp_dataflow_parent_loop_proc_fu_325/dataflow_in_loop_VITIS_LOOP_495_4_U0/compute_spmv_one_channel_U0/grp_ufixed_pe_cluster_spmv_uram_ap_ufixed_32_8_0_0_0_char_shuffle_2_inout_type_8u_3u_128000u_s_fu_475/ufixed_pe_cluster_part1_ap_ufixed_32_8_0_0_0_char_shuffle_2_inout_type_8u_U0/grp_ufixed_pe_cluster_part1_ap_ufixed_32_8_0_0_0_char_shuffle_2_inout_type_8u_Pipeline_loop_pe_part1_fu_103/i___15_i_1, which resulted in an inversion of 13 pins
INFO: [Opt 31-1287] Pulled Inverter pfm_top_i/dynamic_region/overlay_1/inst/grp_kernel_spmv_fu_683/grp_dataflow_parent_loop_proc_fu_325/dataflow_in_loop_VITIS_LOOP_495_4_U0/compute_spmv_one_channel_U0/grp_ufixed_pe_cluster_spmv_uram_ap_ufixed_32_8_0_0_0_char_shuffle_2_inout_type_8u_3u_128000u_s_fu_475/ufixed_pe_cluster_part1_ap_ufixed_32_8_0_0_0_char_shuffle_2_inout_type_8u_U0/grp_ufixed_pe_cluster_part1_ap_ufixed_32_8_0_0_0_char_shuffle_2_inout_type_8u_Pipeline_loop_pe_part1_fu_103/grp_pe_ufixed_mul_alu_ap_ufixed_32_8_0_0_0_char_s_fu_364/mul_32ns_32ns_64_1_0_U294/ap_ce_reg_i_1 into driver instance pfm_top_i/dynamic_region/overlay_1/inst/grp_kernel_spmv_fu_683/grp_dataflow_parent_loop_proc_fu_325/dataflow_in_loop_VITIS_LOOP_495_4_U0/compute_spmv_one_channel_U0/grp_ufixed_pe_cluster_spmv_uram_ap_ufixed_32_8_0_0_0_char_shuffle_2_inout_type_8u_3u_128000u_s_fu_475/ufixed_pe_cluster_part1_ap_ufixed_32_8_0_0_0_char_shuffle_2_inout_type_8u_U0/grp_ufixed_pe_cluster_part1_ap_ufixed_32_8_0_0_0_char_shuffle_2_inout_type_8u_Pipeline_loop_pe_part1_fu_103/grp_pe_ufixed_mul_alu_ap_ufixed_32_8_0_0_0_char_s_fu_364/mul_32ns_32ns_64_1_0_U294/i___7_i_1__0, which resulted in an inversion of 39 pins
INFO: [Opt 31-1287] Pulled Inverter pfm_top_i/dynamic_region/overlay_1/inst/grp_kernel_spmv_fu_683/grp_dataflow_parent_loop_proc_fu_325/dataflow_in_loop_VITIS_LOOP_495_4_U0/reg_valid0_i_1 into driver instance pfm_top_i/dynamic_region/overlay_1/inst/grp_kernel_spmv_fu_683/grp_dataflow_parent_loop_proc_fu_325/dataflow_in_loop_VITIS_LOOP_495_4_U0/compute_spmv_one_channel_U0/grp_vector_loader_uram_to_stream_one_channel_fu_415/grp_vector_loader_uram_to_stream_one_channel_Pipeline_loop_vector_loader_uram_to_stream_one_channel_fu_89/xpm_memory_base_inst_i_47, which resulted in an inversion of 18 pins
INFO: [Opt 31-1287] Pulled Inverter pfm_top_i/dynamic_region/overlay_1/inst/grp_kernel_spmv_fu_683/grp_dataflow_parent_loop_proc_fu_325/dataflow_in_loop_VITIS_LOOP_495_4_U0/reg_valid0_i_1__0 into driver instance pfm_top_i/dynamic_region/overlay_1/inst/grp_kernel_spmv_fu_683/grp_dataflow_parent_loop_proc_fu_325/dataflow_in_loop_VITIS_LOOP_495_4_U0/compute_spmv_one_channel_1_U0/grp_vector_loader_uram_to_stream_one_channel_fu_415/grp_vector_loader_uram_to_stream_one_channel_Pipeline_loop_vector_loader_uram_to_stream_one_channel_fu_89/xpm_memory_base_inst_i_47__0, which resulted in an inversion of 18 pins
INFO: [Opt 31-1287] Pulled Inverter pfm_top_i/dynamic_region/overlay_1/inst/grp_kernel_spmv_fu_683/grp_dataflow_parent_loop_proc_fu_325/dataflow_in_loop_VITIS_LOOP_495_4_U0/reg_valid0_i_1__1 into driver instance pfm_top_i/dynamic_region/overlay_1/inst/grp_kernel_spmv_fu_683/grp_dataflow_parent_loop_proc_fu_325/dataflow_in_loop_VITIS_LOOP_495_4_U0/compute_spmv_one_channel_2_U0/grp_vector_loader_uram_to_stream_one_channel_fu_415/grp_vector_loader_uram_to_stream_one_channel_Pipeline_loop_vector_loader_uram_to_stream_one_channel_fu_89/xpm_memory_base_inst_i_47__1, which resulted in an inversion of 18 pins
INFO: [Opt 31-1287] Pulled Inverter pfm_top_i/dynamic_region/overlay_1/inst/grp_kernel_spmv_fu_683/grp_dataflow_parent_loop_proc_fu_325/dataflow_in_loop_VITIS_LOOP_495_4_U0/reg_valid0_i_1__2 into driver instance pfm_top_i/dynamic_region/overlay_1/inst/grp_kernel_spmv_fu_683/grp_dataflow_parent_loop_proc_fu_325/dataflow_in_loop_VITIS_LOOP_495_4_U0/compute_spmv_one_channel_3_U0/grp_vector_loader_uram_to_stream_one_channel_fu_415/grp_vector_loader_uram_to_stream_one_channel_Pipeline_loop_vector_loader_uram_to_stream_one_channel_fu_89/xpm_memory_base_inst_i_47__62, which resulted in an inversion of 18 pins
INFO: [Opt 31-1287] Pulled Inverter pfm_top_i/dynamic_region/overlay_1/inst/grp_kernel_spmv_fu_683/grp_write_to_out_ddr_fu_413/grp_write_to_out_ddr_Pipeline_loop_write_to_out_ddr_fu_182/ap_enable_reg_pp0_iter2_i_1__24 into driver instance pfm_top_i/dynamic_region/overlay_1/inst/grp_kernel_spmv_fu_683/grp_write_to_out_ddr_fu_413/grp_write_to_out_ddr_Pipeline_loop_write_to_out_ddr_fu_182/ap_enable_reg_pp0_iter2_i_2__4, which resulted in an inversion of 16 pins
INFO: [Opt 31-1287] Pulled Inverter pfm_top_i/dynamic_region/overlay_1/inst/spmspv_gmem0_m_axi_U/bus_read/fifo_rctl/sect_len_buf[5]_i_1__16 into driver instance pfm_top_i/dynamic_region/overlay_1/inst/spmspv_gmem0_m_axi_U/bus_read/fifo_rctl/empty_n_i_2__34, which resulted in an inversion of 17 pins
INFO: [Opt 31-1287] Pulled Inverter pfm_top_i/dynamic_region/overlay_1/inst/spmspv_gmem1_m_axi_U/bus_read/fifo_rctl/sect_len_buf[9]_i_1__2 into driver instance pfm_top_i/dynamic_region/overlay_1/inst/spmspv_gmem1_m_axi_U/bus_read/fifo_rctl/empty_n_i_2__36, which resulted in an inversion of 18 pins
INFO: [Opt 31-1287] Pulled Inverter pfm_top_i/dynamic_region/overlay_1/inst/spmspv_gmem2_m_axi_U/bus_read/fifo_rctl/sect_len_buf[9]_i_1 into driver instance pfm_top_i/dynamic_region/overlay_1/inst/spmspv_gmem2_m_axi_U/bus_read/fifo_rctl/q[64]_i_3, which resulted in an inversion of 18 pins
INFO: [Opt 31-1287] Pulled Inverter pfm_top_i/dynamic_region/overlay_1/inst/spmspv_gmem3_m_axi_U/bus_read/fifo_rctl/sect_len_buf[8]_i_1__3 into driver instance pfm_top_i/dynamic_region/overlay_1/inst/spmspv_gmem3_m_axi_U/bus_read/fifo_rctl/readRequestFIFONotEmptyReg_i_2__0, which resulted in an inversion of 18 pins
INFO: [Opt 31-1287] Pulled Inverter pfm_top_i/dynamic_region/overlay_1/inst/spmspv_gmem3_m_axi_U/bus_read/fifo_rreq/empty_n_i_1__61 into driver instance pfm_top_i/dynamic_region/overlay_1/inst/spmspv_gmem3_m_axi_U/bus_read/fifo_rreq/empty_n_i_2__18, which resulted in an inversion of 4 pins
INFO: [Opt 31-1287] Pulled Inverter pfm_top_i/dynamic_region/overlay_1/inst/spmspv_gmem3_m_axi_U/bus_write/bus_equal_gen.fifo_burst/empty_n_i_1__58 into driver instance pfm_top_i/dynamic_region/overlay_1/inst/spmspv_gmem3_m_axi_U/bus_write/bus_equal_gen.fifo_burst/empty_n_i_2__16, which resulted in an inversion of 5 pins
INFO: [Opt 31-1287] Pulled Inverter pfm_top_i/dynamic_region/overlay_1/inst/spmspv_gmem4_m_axi_U/bus_read/fifo_rctl/sect_len_buf[9]_i_1__0 into driver instance pfm_top_i/dynamic_region/overlay_1/inst/spmspv_gmem4_m_axi_U/bus_read/fifo_rctl/empty_n_i_2__15, which resulted in an inversion of 21 pins
INFO: [Opt 31-1287] Pulled Inverter pfm_top_i/dynamic_region/overlay_1/inst/spmspv_gmem4_m_axi_U/bus_write/bus_equal_gen.fifo_burst/empty_n_i_1__52 into driver instance pfm_top_i/dynamic_region/overlay_1/inst/spmspv_gmem4_m_axi_U/bus_write/bus_equal_gen.fifo_burst/empty_n_i_2__12, which resulted in an inversion of 5 pins
INFO: [Opt 31-1287] Pulled Inverter pfm_top_i/dynamic_region/overlay_1/inst/spmspv_gmem5_m_axi_U/bus_read/fifo_rctl/sect_len_buf[8]_i_1__5 into driver instance pfm_top_i/dynamic_region/overlay_1/inst/spmspv_gmem5_m_axi_U/bus_read/fifo_rctl/readRequestFIFONotEmptyReg_i_2__1, which resulted in an inversion of 18 pins
INFO: [Opt 31-1287] Pulled Inverter pfm_top_i/dynamic_region/overlay_1/inst/spmspv_gmem5_m_axi_U/bus_read/fifo_rreq/empty_n_i_1__67 into driver instance pfm_top_i/dynamic_region/overlay_1/inst/spmspv_gmem5_m_axi_U/bus_read/fifo_rreq/empty_n_i_2__22, which resulted in an inversion of 4 pins
INFO: [Opt 31-1287] Pulled Inverter pfm_top_i/dynamic_region/overlay_1/inst/spmspv_gmem5_m_axi_U/bus_write/bus_equal_gen.fifo_burst/empty_n_i_1__64 into driver instance pfm_top_i/dynamic_region/overlay_1/inst/spmspv_gmem5_m_axi_U/bus_write/bus_equal_gen.fifo_burst/empty_n_i_2__20, which resulted in an inversion of 5 pins
INFO: [Opt 31-1287] Pulled Inverter pfm_top_i/dynamic_region/overlay_1/inst/spmv_gmem0_m_axi_U/bus_read/fifo_rctl/sect_len_buf[5]_i_1__12 into driver instance pfm_top_i/dynamic_region/overlay_1/inst/spmv_gmem0_m_axi_U/bus_read/fifo_rctl/empty_n_i_2__27, which resulted in an inversion of 17 pins
INFO: [Opt 31-1287] Pulled Inverter pfm_top_i/dynamic_region/overlay_1/inst/spmv_gmem1_m_axi_U/bus_read/fifo_rctl/sect_len_buf[5]_i_1__13 into driver instance pfm_top_i/dynamic_region/overlay_1/inst/spmv_gmem1_m_axi_U/bus_read/fifo_rctl/empty_n_i_2__28, which resulted in an inversion of 17 pins
INFO: [Opt 31-1287] Pulled Inverter pfm_top_i/dynamic_region/overlay_1/inst/spmv_gmem2_m_axi_U/bus_read/fifo_rctl/sect_len_buf[5]_i_1__14 into driver instance pfm_top_i/dynamic_region/overlay_1/inst/spmv_gmem2_m_axi_U/bus_read/fifo_rctl/empty_n_i_2__30, which resulted in an inversion of 17 pins
INFO: [Common 17-14] Message 'Opt 31-1287' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Opt 31-138] Pushed 614 inverter(s) to 5150 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 3 Retarget | Checksum: 1dddfb2e1

Time (s): cpu = 00:18:52 ; elapsed = 00:14:52 . Memory (MB): peak = 10979.613 ; gain = 752.301 ; free physical = 22270 ; free virtual = 462323
INFO: [Opt 31-389] Phase Retarget created 657 cells and removed 1598 cells
INFO: [Opt 31-1021] In phase Retarget, 9193 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 4 Constant propagation
INFO: [Opt 31-138] Pushed 94 inverter(s) to 154 load pin(s).
Phase 4 Constant propagation | Checksum: 1dae48e6f

Time (s): cpu = 00:19:10 ; elapsed = 00:15:10 . Memory (MB): peak = 10979.613 ; gain = 752.301 ; free physical = 22271 ; free virtual = 462324
INFO: [Opt 31-389] Phase Constant propagation created 1155 cells and removed 5663 cells
INFO: [Opt 31-1021] In phase Constant propagation, 1129 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 5 Sweep
INFO: [Opt 31-120] Instance pfm_top_i/dynamic_region/hmss_0/inst/path_3/interconnect4_3/inst/s00_nodes/s00_w_node/inst/inst_si_handler (bd_5dca_interconnect4_3_0_sc_node_v1_0_14_si_handler__parameterized3) has been optimized to an empty box cell during sweep but it has constraints that prevent its removal. Empty box cells do not impact the implementation flow but they have no functional relevance.
Resolution: If this is not expected, please check for DONT_TOUCH properties or timing constraint set on the empty box cell or on nets connected to the cell. If found, remove the relevant DONT_TOUCH property or timing constraint and re-run opt_design.
INFO: [Opt 31-120] Instance pfm_top_i/dynamic_region/hmss_0/inst/path_3/interconnect4_3/inst/s00_nodes/s00_aw_node/inst/inst_si_handler (bd_5dca_interconnect4_3_0_sc_node_v1_0_14_si_handler__parameterized0) has been optimized to an empty box cell during sweep but it has constraints that prevent its removal. Empty box cells do not impact the implementation flow but they have no functional relevance.
Resolution: If this is not expected, please check for DONT_TOUCH properties or timing constraint set on the empty box cell or on nets connected to the cell. If found, remove the relevant DONT_TOUCH property or timing constraint and re-run opt_design.
INFO: [Opt 31-120] Instance pfm_top_i/dynamic_region/hmss_0/inst/path_21/interconnect7_21/inst/s00_nodes/s00_ar_node/inst/inst_si_handler (bd_5dca_interconnect7_21_0_sc_node_v1_0_14_si_handler) has been optimized to an empty box cell during sweep but it has constraints that prevent its removal. Empty box cells do not impact the implementation flow but they have no functional relevance.
Resolution: If this is not expected, please check for DONT_TOUCH properties or timing constraint set on the empty box cell or on nets connected to the cell. If found, remove the relevant DONT_TOUCH property or timing constraint and re-run opt_design.
INFO: [Opt 31-120] Instance pfm_top_i/dynamic_region/hmss_0/inst/path_2/interconnect3_2/inst/s00_nodes/s00_w_node/inst/inst_si_handler (bd_5dca_interconnect3_2_0_sc_node_v1_0_14_si_handler__parameterized3) has been optimized to an empty box cell during sweep but it has constraints that prevent its removal. Empty box cells do not impact the implementation flow but they have no functional relevance.
Resolution: If this is not expected, please check for DONT_TOUCH properties or timing constraint set on the empty box cell or on nets connected to the cell. If found, remove the relevant DONT_TOUCH property or timing constraint and re-run opt_design.
INFO: [Opt 31-120] Instance pfm_top_i/dynamic_region/hmss_0/inst/path_2/interconnect3_2/inst/s00_nodes/s00_aw_node/inst/inst_si_handler (bd_5dca_interconnect3_2_0_sc_node_v1_0_14_si_handler__parameterized0) has been optimized to an empty box cell during sweep but it has constraints that prevent its removal. Empty box cells do not impact the implementation flow but they have no functional relevance.
Resolution: If this is not expected, please check for DONT_TOUCH properties or timing constraint set on the empty box cell or on nets connected to the cell. If found, remove the relevant DONT_TOUCH property or timing constraint and re-run opt_design.
INFO: [Opt 31-120] Instance pfm_top_i/dynamic_region/hmss_0/inst/path_18/interconnect6_18/inst/s00_nodes/s00_w_node/inst/inst_si_handler (bd_5dca_interconnect6_18_0_sc_node_v1_0_14_si_handler__parameterized3) has been optimized to an empty box cell during sweep but it has constraints that prevent its removal. Empty box cells do not impact the implementation flow but they have no functional relevance.
Resolution: If this is not expected, please check for DONT_TOUCH properties or timing constraint set on the empty box cell or on nets connected to the cell. If found, remove the relevant DONT_TOUCH property or timing constraint and re-run opt_design.
INFO: [Opt 31-120] Instance pfm_top_i/dynamic_region/hmss_0/inst/path_18/interconnect6_18/inst/s00_nodes/s00_aw_node/inst/inst_si_handler (bd_5dca_interconnect6_18_0_sc_node_v1_0_14_si_handler__parameterized0) has been optimized to an empty box cell during sweep but it has constraints that prevent its removal. Empty box cells do not impact the implementation flow but they have no functional relevance.
Resolution: If this is not expected, please check for DONT_TOUCH properties or timing constraint set on the empty box cell or on nets connected to the cell. If found, remove the relevant DONT_TOUCH property or timing constraint and re-run opt_design.
INFO: [Opt 31-120] Instance pfm_top_i/dynamic_region/hmss_0/inst/path_1/interconnect2_1/inst/s00_nodes/s00_w_node/inst/inst_si_handler (bd_5dca_interconnect2_1_0_sc_node_v1_0_14_si_handler__parameterized3) has been optimized to an empty box cell during sweep but it has constraints that prevent its removal. Empty box cells do not impact the implementation flow but they have no functional relevance.
Resolution: If this is not expected, please check for DONT_TOUCH properties or timing constraint set on the empty box cell or on nets connected to the cell. If found, remove the relevant DONT_TOUCH property or timing constraint and re-run opt_design.
INFO: [Opt 31-120] Instance pfm_top_i/dynamic_region/hmss_0/inst/path_1/interconnect2_1/inst/s00_nodes/s00_aw_node/inst/inst_si_handler (bd_5dca_interconnect2_1_0_sc_node_v1_0_14_si_handler__parameterized0) has been optimized to an empty box cell during sweep but it has constraints that prevent its removal. Empty box cells do not impact the implementation flow but they have no functional relevance.
Resolution: If this is not expected, please check for DONT_TOUCH properties or timing constraint set on the empty box cell or on nets connected to the cell. If found, remove the relevant DONT_TOUCH property or timing constraint and re-run opt_design.
INFO: [Opt 31-120] Instance pfm_top_i/dynamic_region/hmss_0/inst/path_0/interconnect1_0/inst/s00_nodes/s00_w_node/inst/inst_si_handler (bd_5dca_interconnect1_0_0_sc_node_v1_0_14_si_handler__parameterized3) has been optimized to an empty box cell during sweep but it has constraints that prevent its removal. Empty box cells do not impact the implementation flow but they have no functional relevance.
Resolution: If this is not expected, please check for DONT_TOUCH properties or timing constraint set on the empty box cell or on nets connected to the cell. If found, remove the relevant DONT_TOUCH property or timing constraint and re-run opt_design.
INFO: [Opt 31-120] Instance pfm_top_i/dynamic_region/hmss_0/inst/path_0/interconnect1_0/inst/s00_nodes/s00_aw_node/inst/inst_si_handler (bd_5dca_interconnect1_0_0_sc_node_v1_0_14_si_handler__parameterized0) has been optimized to an empty box cell during sweep but it has constraints that prevent its removal. Empty box cells do not impact the implementation flow but they have no functional relevance.
Resolution: If this is not expected, please check for DONT_TOUCH properties or timing constraint set on the empty box cell or on nets connected to the cell. If found, remove the relevant DONT_TOUCH property or timing constraint and re-run opt_design.
Phase 5 Sweep | Checksum: 116e35c29

Time (s): cpu = 00:21:15 ; elapsed = 00:17:16 . Memory (MB): peak = 10979.613 ; gain = 752.301 ; free physical = 21822 ; free virtual = 461881
INFO: [Opt 31-389] Phase Sweep created 0 cells and removed 11370 cells
INFO: [Opt 31-1021] In phase Sweep, 1261582 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 6 BUFG optimization
CRITICAL WARNING: [Constraints 18-4427] You are overriding a physical property set by a constraint that originated in a read only source. Your changes will not be saved with a project save. If you wish to make this change permanent, it is recommended you use an unmanaged Tcl file.
INFO: [Opt 31-194] Inserted BUFG pfm_top_i/dynamic_region/memory_subsystem/inst/memory/ddr4_mem00/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/mmcm_clk_in_BUFG_inst to drive 1 load(s) on clock net pfm_top_i/dynamic_region/memory_subsystem/inst/memory/ddr4_mem00/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/O
INFO: [Opt 31-193] Inserted 1 BUFG(s) on clock nets
INFO: [Opt 31-1077] Phase BUFG optimization inserted 0 global clock buffer(s) for CLOCK_LOW_FANOUT.
INFO: [Opt 31-129] Inserted BUFG to drive high-fanout reset|set|enable net. BUFG cell: pfm_top_i/dynamic_region/overlay_1/inst/ap_rst_n_inv_BUFG_inst, Net: pfm_top_i/dynamic_region/overlay_1/inst/ap_rst_n_inv
Phase 6 BUFG optimization | Checksum: 1b7c93cb5

Time (s): cpu = 00:21:47 ; elapsed = 00:17:47 . Memory (MB): peak = 10979.613 ; gain = 752.301 ; free physical = 22075 ; free virtual = 462134
INFO: [Opt 31-662] Phase BUFG optimization created 3 cells of which 2 are BUFGs and removed 1 cells.
INFO: [Opt 31-1021] In phase BUFG optimization, 85 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 7 Shift Register Optimization
INFO: [Opt 31-1064] SRL Remap converted 0 SRLs to 0 registers and converted 0 registers of register chains to 0 SRLs
Phase 7 Shift Register Optimization | Checksum: 1b7c93cb5

Time (s): cpu = 00:21:58 ; elapsed = 00:17:59 . Memory (MB): peak = 10979.613 ; gain = 752.301 ; free physical = 22078 ; free virtual = 462137
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 8 Post Processing Netlist
Phase 8 Post Processing Netlist | Checksum: 1d64fc2ab

Time (s): cpu = 00:22:14 ; elapsed = 00:18:14 . Memory (MB): peak = 10979.613 ; gain = 752.301 ; free physical = 22079 ; free virtual = 462138
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 3 cells
INFO: [Opt 31-1021] In phase Post Processing Netlist, 1517 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 
Opt_design Change Summary
=========================


-------------------------------------------------------------------------------------------------------------------------
|  Phase                        |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
-------------------------------------------------------------------------------------------------------------------------
|  Retarget                     |             657  |            1598  |                                           9193  |
|  Constant propagation         |            1155  |            5663  |                                           1129  |
|  Sweep                        |               0  |           11370  |                                        1261582  |
|  BUFG optimization            |               3  |               1  |                                             85  |
|  Shift Register Optimization  |               0  |               0  |                                              0  |
|  Post Processing Netlist      |               0  |               3  |                                           1517  |
-------------------------------------------------------------------------------------------------------------------------



Starting Connectivity Check Task

Time (s): cpu = 00:00:01 ; elapsed = 00:00:02 . Memory (MB): peak = 10979.613 ; gain = 0.000 ; free physical = 22080 ; free virtual = 462139
Ending Logic Optimization Task | Checksum: 24cdbbdd8

Time (s): cpu = 00:22:39 ; elapsed = 00:18:38 . Memory (MB): peak = 10979.613 ; gain = 752.301 ; free physical = 21506 ; free virtual = 461565

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
INFO: [Pwropt 34-232] Skipping BRAM gating because all BRAMs are in high frequency (i.e. period < 3.12 ns) clock domains.
INFO: [Pwropt 34-162] WRITE_MODE attribute of 72 BRAM(s) out of a total of 1796 has been updated to save power. Run report_power_opt to get a complete listing of the BRAMs updated.
Ending Power Optimization Task | Checksum: 24cdbbdd8

Time (s): cpu = 00:00:12 ; elapsed = 00:00:13 . Memory (MB): peak = 12045.277 ; gain = 1065.664 ; free physical = 20104 ; free virtual = 460721

Starting Final Cleanup Task
Ending Final Cleanup Task | Checksum: 24cdbbdd8

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 12045.277 ; gain = 0.000 ; free physical = 19561 ; free virtual = 460610

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00.14 ; elapsed = 00:00:00.14 . Memory (MB): peak = 12045.277 ; gain = 0.000 ; free physical = 19547 ; free virtual = 460607
Ending Netlist Obfuscation Task | Checksum: 24cdbbdd8

Time (s): cpu = 00:00:00.14 ; elapsed = 00:00:00.14 . Memory (MB): peak = 12045.277 ; gain = 0.000 ; free physical = 19509 ; free virtual = 460696
INFO: [Common 17-83] Releasing license: Implementation
336 Infos, 896 Warnings, 3 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:24:47 ; elapsed = 00:20:18 . Memory (MB): peak = 12045.277 ; gain = 1817.965 ; free physical = 19495 ; free virtual = 460685
source /home/ziyuanwang/GraphLily/generate_bitstream/build_balance_valtunsigned.2.4/proj/build_dir.hw/link/vivado/vpl/scripts/impl_1/_full_opt_post.tcl
source /home/ziyuanwang/GraphLily/generate_bitstream/build_balance_valtunsigned.2.4/proj/build_dir.hw/link/vivado/vpl/scripts/impl_1/_full_place_pre.tcl
CRITICAL WARNING: [Vivado 12-4430] You are lowering the severity from an ERROR. This can potentially lead to board damage or other functionality issues on hardware. If this is not desired, please run 'reset_property SEVERITY [get_drc_checks HDPR-5]' to undo this change.
INFO: [Chipscope 16-240] Debug cores have already been implemented
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xcu280'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xcu280'
WARNING: [Constraints 18-633] Creating clock pfm_top_i/static_region/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pfm_top_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.pfm_top_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[24].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK with 16 sources. [/home/ziyuanwang/GraphLily/generate_bitstream/build_balance_valtunsigned.2.4/proj/build_dir.hw/link/vivado/vpl/prj/prj.runs/impl_1/ip_pcie4_uscale_plus_x1y0.xdc:113]
INFO: [Timing 38-35] Done setting XDC timing constraints.
WARNING: [Timing 38-3] User defined clock exists on pin pfm_top_i/static_region/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pfm_top_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.pfm_top_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[24].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK [See /home/ziyuanwang/GraphLily/generate_bitstream/build_balance_valtunsigned.2.4/proj/build_dir.hw/link/vivado/vpl/prj/prj.runs/impl_1/ip_pcie4_uscale_plus_x1y0.xdc:113] and will prevent any subsequent automatic derivation of generated clocks on that pin. If the user defined clock specifies '-add', any existing auto-derived clocks on that pin are retained.
WARNING: [Timing 38-3] User defined clock exists on pin pfm_top_i/static_region/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pfm_top_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.pfm_top_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[24].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK [See /home/ziyuanwang/GraphLily/generate_bitstream/build_balance_valtunsigned.2.4/proj/build_dir.hw/link/vivado/vpl/prj/prj.runs/impl_1/ip_pcie4_uscale_plus_x1y0.xdc:113] and will prevent any subsequent automatic derivation of generated clocks on that pin. If the user defined clock specifies '-add', any existing auto-derived clocks on that pin are retained.
WARNING: [Timing 38-3] User defined clock exists on pin pfm_top_i/static_region/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pfm_top_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.pfm_top_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[24].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK [See /home/ziyuanwang/GraphLily/generate_bitstream/build_balance_valtunsigned.2.4/proj/build_dir.hw/link/vivado/vpl/prj/prj.runs/impl_1/ip_pcie4_uscale_plus_x1y0.xdc:113] and will prevent any subsequent automatic derivation of generated clocks on that pin. If the user defined clock specifies '-add', any existing auto-derived clocks on that pin are retained.
WARNING: [Timing 38-3] User defined clock exists on pin pfm_top_i/static_region/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pfm_top_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.pfm_top_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[24].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK [See /home/ziyuanwang/GraphLily/generate_bitstream/build_balance_valtunsigned.2.4/proj/build_dir.hw/link/vivado/vpl/prj/prj.runs/impl_1/ip_pcie4_uscale_plus_x1y0.xdc:113] and will prevent any subsequent automatic derivation of generated clocks on that pin. If the user defined clock specifies '-add', any existing auto-derived clocks on that pin are retained.
WARNING: [Timing 38-3] User defined clock exists on pin pfm_top_i/static_region/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pfm_top_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.pfm_top_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[25].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK [See /home/ziyuanwang/GraphLily/generate_bitstream/build_balance_valtunsigned.2.4/proj/build_dir.hw/link/vivado/vpl/prj/prj.runs/impl_1/ip_pcie4_uscale_plus_x1y0.xdc:113] and will prevent any subsequent automatic derivation of generated clocks on that pin. If the user defined clock specifies '-add', any existing auto-derived clocks on that pin are retained.
WARNING: [Timing 38-3] User defined clock exists on pin pfm_top_i/static_region/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pfm_top_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.pfm_top_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[25].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK [See /home/ziyuanwang/GraphLily/generate_bitstream/build_balance_valtunsigned.2.4/proj/build_dir.hw/link/vivado/vpl/prj/prj.runs/impl_1/ip_pcie4_uscale_plus_x1y0.xdc:113] and will prevent any subsequent automatic derivation of generated clocks on that pin. If the user defined clock specifies '-add', any existing auto-derived clocks on that pin are retained.
WARNING: [Timing 38-3] User defined clock exists on pin pfm_top_i/static_region/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pfm_top_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.pfm_top_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[25].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK [See /home/ziyuanwang/GraphLily/generate_bitstream/build_balance_valtunsigned.2.4/proj/build_dir.hw/link/vivado/vpl/prj/prj.runs/impl_1/ip_pcie4_uscale_plus_x1y0.xdc:113] and will prevent any subsequent automatic derivation of generated clocks on that pin. If the user defined clock specifies '-add', any existing auto-derived clocks on that pin are retained.
WARNING: [Timing 38-3] User defined clock exists on pin pfm_top_i/static_region/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pfm_top_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.pfm_top_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[25].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK [See /home/ziyuanwang/GraphLily/generate_bitstream/build_balance_valtunsigned.2.4/proj/build_dir.hw/link/vivado/vpl/prj/prj.runs/impl_1/ip_pcie4_uscale_plus_x1y0.xdc:113] and will prevent any subsequent automatic derivation of generated clocks on that pin. If the user defined clock specifies '-add', any existing auto-derived clocks on that pin are retained.
WARNING: [Timing 38-3] User defined clock exists on pin pfm_top_i/static_region/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pfm_top_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.pfm_top_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[26].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK [See /home/ziyuanwang/GraphLily/generate_bitstream/build_balance_valtunsigned.2.4/proj/build_dir.hw/link/vivado/vpl/prj/prj.runs/impl_1/ip_pcie4_uscale_plus_x1y0.xdc:113] and will prevent any subsequent automatic derivation of generated clocks on that pin. If the user defined clock specifies '-add', any existing auto-derived clocks on that pin are retained.
WARNING: [Timing 38-3] User defined clock exists on pin pfm_top_i/static_region/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pfm_top_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.pfm_top_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[26].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK [See /home/ziyuanwang/GraphLily/generate_bitstream/build_balance_valtunsigned.2.4/proj/build_dir.hw/link/vivado/vpl/prj/prj.runs/impl_1/ip_pcie4_uscale_plus_x1y0.xdc:113] and will prevent any subsequent automatic derivation of generated clocks on that pin. If the user defined clock specifies '-add', any existing auto-derived clocks on that pin are retained.
WARNING: [Timing 38-3] User defined clock exists on pin pfm_top_i/static_region/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pfm_top_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.pfm_top_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[26].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK [See /home/ziyuanwang/GraphLily/generate_bitstream/build_balance_valtunsigned.2.4/proj/build_dir.hw/link/vivado/vpl/prj/prj.runs/impl_1/ip_pcie4_uscale_plus_x1y0.xdc:113] and will prevent any subsequent automatic derivation of generated clocks on that pin. If the user defined clock specifies '-add', any existing auto-derived clocks on that pin are retained.
WARNING: [Timing 38-3] User defined clock exists on pin pfm_top_i/static_region/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pfm_top_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.pfm_top_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[26].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK [See /home/ziyuanwang/GraphLily/generate_bitstream/build_balance_valtunsigned.2.4/proj/build_dir.hw/link/vivado/vpl/prj/prj.runs/impl_1/ip_pcie4_uscale_plus_x1y0.xdc:113] and will prevent any subsequent automatic derivation of generated clocks on that pin. If the user defined clock specifies '-add', any existing auto-derived clocks on that pin are retained.
WARNING: [Timing 38-3] User defined clock exists on pin pfm_top_i/static_region/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pfm_top_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.pfm_top_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[27].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK [See /home/ziyuanwang/GraphLily/generate_bitstream/build_balance_valtunsigned.2.4/proj/build_dir.hw/link/vivado/vpl/prj/prj.runs/impl_1/ip_pcie4_uscale_plus_x1y0.xdc:113] and will prevent any subsequent automatic derivation of generated clocks on that pin. If the user defined clock specifies '-add', any existing auto-derived clocks on that pin are retained.
WARNING: [Timing 38-3] User defined clock exists on pin pfm_top_i/static_region/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pfm_top_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.pfm_top_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[27].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK [See /home/ziyuanwang/GraphLily/generate_bitstream/build_balance_valtunsigned.2.4/proj/build_dir.hw/link/vivado/vpl/prj/prj.runs/impl_1/ip_pcie4_uscale_plus_x1y0.xdc:113] and will prevent any subsequent automatic derivation of generated clocks on that pin. If the user defined clock specifies '-add', any existing auto-derived clocks on that pin are retained.
WARNING: [Timing 38-3] User defined clock exists on pin pfm_top_i/static_region/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pfm_top_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.pfm_top_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[27].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK [See /home/ziyuanwang/GraphLily/generate_bitstream/build_balance_valtunsigned.2.4/proj/build_dir.hw/link/vivado/vpl/prj/prj.runs/impl_1/ip_pcie4_uscale_plus_x1y0.xdc:113] and will prevent any subsequent automatic derivation of generated clocks on that pin. If the user defined clock specifies '-add', any existing auto-derived clocks on that pin are retained.
WARNING: [Timing 38-3] User defined clock exists on pin pfm_top_i/static_region/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pfm_top_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.pfm_top_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[27].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK [See /home/ziyuanwang/GraphLily/generate_bitstream/build_balance_valtunsigned.2.4/proj/build_dir.hw/link/vivado/vpl/prj/prj.runs/impl_1/ip_pcie4_uscale_plus_x1y0.xdc:113] and will prevent any subsequent automatic derivation of generated clocks on that pin. If the user defined clock specifies '-add', any existing auto-derived clocks on that pin are retained.
WARNING: [Timing 38-3] User defined clock exists on pin pfm_top_i/static_region/base_clocking/clkwiz_kernel/inst/CLK_CORE_DRP_I/clk_inst/mmcme4_adv_inst/CLKOUT0 [See /home/ziyuanwang/GraphLily/generate_bitstream/build_balance_valtunsigned.2.4/proj/build_dir.hw/link/vivado/vpl/output/_user_impl_clk.xdc:3] and will prevent any subsequent automatic derivation of generated clocks on that pin. If the user defined clock specifies '-add', any existing auto-derived clocks on that pin are retained.
WARNING: [Timing 38-172] LUT was found on clock network. Both rising/falling clock edges are propagated from LUT output pin. Use set_clock_sense to specify if that clock should be inverted or not. e.g. set_clock_sense -positive/-negative pfm_top_i/static_region/mgmt_debug_bridge/inst/bs_mux/inst/update_INST_0/O
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 8 threads
WARNING: [DRC RPBF-3] IO port buffering is incomplete: Device port c1_ddr4_dq[0] expects both input and output buffering but the buffers are incomplete.
WARNING: [DRC RPBF-3] IO port buffering is incomplete: Device port c1_ddr4_dq[10] expects both input and output buffering but the buffers are incomplete.
WARNING: [DRC RPBF-3] IO port buffering is incomplete: Device port c1_ddr4_dq[11] expects both input and output buffering but the buffers are incomplete.
WARNING: [DRC RPBF-3] IO port buffering is incomplete: Device port c1_ddr4_dq[12] expects both input and output buffering but the buffers are incomplete.
WARNING: [DRC RPBF-3] IO port buffering is incomplete: Device port c1_ddr4_dq[13] expects both input and output buffering but the buffers are incomplete.
WARNING: [DRC RPBF-3] IO port buffering is incomplete: Device port c1_ddr4_dq[14] expects both input and output buffering but the buffers are incomplete.
WARNING: [DRC RPBF-3] IO port buffering is incomplete: Device port c1_ddr4_dq[15] expects both input and output buffering but the buffers are incomplete.
WARNING: [DRC RPBF-3] IO port buffering is incomplete: Device port c1_ddr4_dq[16] expects both input and output buffering but the buffers are incomplete.
WARNING: [DRC RPBF-3] IO port buffering is incomplete: Device port c1_ddr4_dq[17] expects both input and output buffering but the buffers are incomplete.
WARNING: [DRC RPBF-3] IO port buffering is incomplete: Device port c1_ddr4_dq[18] expects both input and output buffering but the buffers are incomplete.
WARNING: [DRC RPBF-3] IO port buffering is incomplete: Device port c1_ddr4_dq[19] expects both input and output buffering but the buffers are incomplete.
WARNING: [DRC RPBF-3] IO port buffering is incomplete: Device port c1_ddr4_dq[1] expects both input and output buffering but the buffers are incomplete.
WARNING: [DRC RPBF-3] IO port buffering is incomplete: Device port c1_ddr4_dq[20] expects both input and output buffering but the buffers are incomplete.
WARNING: [DRC RPBF-3] IO port buffering is incomplete: Device port c1_ddr4_dq[21] expects both input and output buffering but the buffers are incomplete.
WARNING: [DRC RPBF-3] IO port buffering is incomplete: Device port c1_ddr4_dq[22] expects both input and output buffering but the buffers are incomplete.
WARNING: [DRC RPBF-3] IO port buffering is incomplete: Device port c1_ddr4_dq[23] expects both input and output buffering but the buffers are incomplete.
WARNING: [DRC RPBF-3] IO port buffering is incomplete: Device port c1_ddr4_dq[24] expects both input and output buffering but the buffers are incomplete.
WARNING: [DRC RPBF-3] IO port buffering is incomplete: Device port c1_ddr4_dq[25] expects both input and output buffering but the buffers are incomplete.
WARNING: [DRC RPBF-3] IO port buffering is incomplete: Device port c1_ddr4_dq[26] expects both input and output buffering but the buffers are incomplete.
WARNING: [DRC RPBF-3] IO port buffering is incomplete: Device port c1_ddr4_dq[27] expects both input and output buffering but the buffers are incomplete.
WARNING: [DRC RPBF-3] IO port buffering is incomplete: Device port c1_ddr4_dq[28] expects both input and output buffering but the buffers are incomplete.
WARNING: [DRC RPBF-3] IO port buffering is incomplete: Device port c1_ddr4_dq[29] expects both input and output buffering but the buffers are incomplete.
WARNING: [DRC RPBF-3] IO port buffering is incomplete: Device port c1_ddr4_dq[2] expects both input and output buffering but the buffers are incomplete.
WARNING: [DRC RPBF-3] IO port buffering is incomplete: Device port c1_ddr4_dq[30] expects both input and output buffering but the buffers are incomplete.
WARNING: [DRC RPBF-3] IO port buffering is incomplete: Device port c1_ddr4_dq[31] expects both input and output buffering but the buffers are incomplete.
WARNING: [DRC RPBF-3] IO port buffering is incomplete: Device port c1_ddr4_dq[32] expects both input and output buffering but the buffers are incomplete.
WARNING: [DRC RPBF-3] IO port buffering is incomplete: Device port c1_ddr4_dq[33] expects both input and output buffering but the buffers are incomplete.
WARNING: [DRC RPBF-3] IO port buffering is incomplete: Device port c1_ddr4_dq[34] expects both input and output buffering but the buffers are incomplete.
WARNING: [DRC RPBF-3] IO port buffering is incomplete: Device port c1_ddr4_dq[35] expects both input and output buffering but the buffers are incomplete.
WARNING: [DRC RPBF-3] IO port buffering is incomplete: Device port c1_ddr4_dq[36] expects both input and output buffering but the buffers are incomplete.
WARNING: [DRC RPBF-3] IO port buffering is incomplete: Device port c1_ddr4_dq[37] expects both input and output buffering but the buffers are incomplete.
WARNING: [DRC RPBF-3] IO port buffering is incomplete: Device port c1_ddr4_dq[38] expects both input and output buffering but the buffers are incomplete.
WARNING: [DRC RPBF-3] IO port buffering is incomplete: Device port c1_ddr4_dq[39] expects both input and output buffering but the buffers are incomplete.
WARNING: [DRC RPBF-3] IO port buffering is incomplete: Device port c1_ddr4_dq[3] expects both input and output buffering but the buffers are incomplete.
WARNING: [DRC RPBF-3] IO port buffering is incomplete: Device port c1_ddr4_dq[40] expects both input and output buffering but the buffers are incomplete.
WARNING: [DRC RPBF-3] IO port buffering is incomplete: Device port c1_ddr4_dq[41] expects both input and output buffering but the buffers are incomplete.
WARNING: [DRC RPBF-3] IO port buffering is incomplete: Device port c1_ddr4_dq[42] expects both input and output buffering but the buffers are incomplete.
WARNING: [DRC RPBF-3] IO port buffering is incomplete: Device port c1_ddr4_dq[43] expects both input and output buffering but the buffers are incomplete.
WARNING: [DRC RPBF-3] IO port buffering is incomplete: Device port c1_ddr4_dq[44] expects both input and output buffering but the buffers are incomplete.
WARNING: [DRC RPBF-3] IO port buffering is incomplete: Device port c1_ddr4_dq[45] expects both input and output buffering but the buffers are incomplete.
WARNING: [DRC RPBF-3] IO port buffering is incomplete: Device port c1_ddr4_dq[46] expects both input and output buffering but the buffers are incomplete.
WARNING: [DRC RPBF-3] IO port buffering is incomplete: Device port c1_ddr4_dq[47] expects both input and output buffering but the buffers are incomplete.
WARNING: [DRC RPBF-3] IO port buffering is incomplete: Device port c1_ddr4_dq[48] expects both input and output buffering but the buffers are incomplete.
WARNING: [DRC RPBF-3] IO port buffering is incomplete: Device port c1_ddr4_dq[49] expects both input and output buffering but the buffers are incomplete.
WARNING: [DRC RPBF-3] IO port buffering is incomplete: Device port c1_ddr4_dq[4] expects both input and output buffering but the buffers are incomplete.
WARNING: [DRC RPBF-3] IO port buffering is incomplete: Device port c1_ddr4_dq[50] expects both input and output buffering but the buffers are incomplete.
WARNING: [DRC RPBF-3] IO port buffering is incomplete: Device port c1_ddr4_dq[51] expects both input and output buffering but the buffers are incomplete.
WARNING: [DRC RPBF-3] IO port buffering is incomplete: Device port c1_ddr4_dq[52] expects both input and output buffering but the buffers are incomplete.
WARNING: [DRC RPBF-3] IO port buffering is incomplete: Device port c1_ddr4_dq[53] expects both input and output buffering but the buffers are incomplete.
WARNING: [DRC RPBF-3] IO port buffering is incomplete: Device port c1_ddr4_dq[54] expects both input and output buffering but the buffers are incomplete.
WARNING: [DRC RPBF-3] IO port buffering is incomplete: Device port c1_ddr4_dq[55] expects both input and output buffering but the buffers are incomplete.
WARNING: [DRC RPBF-3] IO port buffering is incomplete: Device port c1_ddr4_dq[56] expects both input and output buffering but the buffers are incomplete.
WARNING: [DRC RPBF-3] IO port buffering is incomplete: Device port c1_ddr4_dq[57] expects both input and output buffering but the buffers are incomplete.
WARNING: [DRC RPBF-3] IO port buffering is incomplete: Device port c1_ddr4_dq[58] expects both input and output buffering but the buffers are incomplete.
WARNING: [DRC RPBF-3] IO port buffering is incomplete: Device port c1_ddr4_dq[59] expects both input and output buffering but the buffers are incomplete.
WARNING: [DRC RPBF-3] IO port buffering is incomplete: Device port c1_ddr4_dq[5] expects both input and output buffering but the buffers are incomplete.
WARNING: [DRC RPBF-3] IO port buffering is incomplete: Device port c1_ddr4_dq[60] expects both input and output buffering but the buffers are incomplete.
WARNING: [DRC RPBF-3] IO port buffering is incomplete: Device port c1_ddr4_dq[61] expects both input and output buffering but the buffers are incomplete.
WARNING: [DRC RPBF-3] IO port buffering is incomplete: Device port c1_ddr4_dq[62] expects both input and output buffering but the buffers are incomplete.
WARNING: [DRC RPBF-3] IO port buffering is incomplete: Device port c1_ddr4_dq[63] expects both input and output buffering but the buffers are incomplete.
WARNING: [DRC RPBF-3] IO port buffering is incomplete: Device port c1_ddr4_dq[64] expects both input and output buffering but the buffers are incomplete.
WARNING: [DRC RPBF-3] IO port buffering is incomplete: Device port c1_ddr4_dq[65] expects both input and output buffering but the buffers are incomplete.
WARNING: [DRC RPBF-3] IO port buffering is incomplete: Device port c1_ddr4_dq[66] expects both input and output buffering but the buffers are incomplete.
WARNING: [DRC RPBF-3] IO port buffering is incomplete: Device port c1_ddr4_dq[67] expects both input and output buffering but the buffers are incomplete.
WARNING: [DRC RPBF-3] IO port buffering is incomplete: Device port c1_ddr4_dq[68] expects both input and output buffering but the buffers are incomplete.
WARNING: [DRC RPBF-3] IO port buffering is incomplete: Device port c1_ddr4_dq[69] expects both input and output buffering but the buffers are incomplete.
WARNING: [DRC RPBF-3] IO port buffering is incomplete: Device port c1_ddr4_dq[6] expects both input and output buffering but the buffers are incomplete.
WARNING: [DRC RPBF-3] IO port buffering is incomplete: Device port c1_ddr4_dq[70] expects both input and output buffering but the buffers are incomplete.
WARNING: [DRC RPBF-3] IO port buffering is incomplete: Device port c1_ddr4_dq[71] expects both input and output buffering but the buffers are incomplete.
WARNING: [DRC RPBF-3] IO port buffering is incomplete: Device port c1_ddr4_dq[7] expects both input and output buffering but the buffers are incomplete.
WARNING: [DRC RPBF-3] IO port buffering is incomplete: Device port c1_ddr4_dq[8] expects both input and output buffering but the buffers are incomplete.
WARNING: [DRC RPBF-3] IO port buffering is incomplete: Device port c1_ddr4_dq[9] expects both input and output buffering but the buffers are incomplete.
WARNING: [DRC RPBF-3] IO port buffering is incomplete: Device port c1_ddr4_dqs_c[0] expects both input and output buffering but the buffers are incomplete.
WARNING: [DRC RPBF-3] IO port buffering is incomplete: Device port c1_ddr4_dqs_c[10] expects both input and output buffering but the buffers are incomplete.
WARNING: [DRC RPBF-3] IO port buffering is incomplete: Device port c1_ddr4_dqs_c[11] expects both input and output buffering but the buffers are incomplete.
WARNING: [DRC RPBF-3] IO port buffering is incomplete: Device port c1_ddr4_dqs_c[12] expects both input and output buffering but the buffers are incomplete.
WARNING: [DRC RPBF-3] IO port buffering is incomplete: Device port c1_ddr4_dqs_c[13] expects both input and output buffering but the buffers are incomplete.
WARNING: [DRC RPBF-3] IO port buffering is incomplete: Device port c1_ddr4_dqs_c[14] expects both input and output buffering but the buffers are incomplete.
WARNING: [DRC RPBF-3] IO port buffering is incomplete: Device port c1_ddr4_dqs_c[15] expects both input and output buffering but the buffers are incomplete.
WARNING: [DRC RPBF-3] IO port buffering is incomplete: Device port c1_ddr4_dqs_c[16] expects both input and output buffering but the buffers are incomplete.
WARNING: [DRC RPBF-3] IO port buffering is incomplete: Device port c1_ddr4_dqs_c[17] expects both input and output buffering but the buffers are incomplete.
WARNING: [DRC RPBF-3] IO port buffering is incomplete: Device port c1_ddr4_dqs_c[1] expects both input and output buffering but the buffers are incomplete.
WARNING: [DRC RPBF-3] IO port buffering is incomplete: Device port c1_ddr4_dqs_c[2] expects both input and output buffering but the buffers are incomplete.
WARNING: [DRC RPBF-3] IO port buffering is incomplete: Device port c1_ddr4_dqs_c[3] expects both input and output buffering but the buffers are incomplete.
WARNING: [DRC RPBF-3] IO port buffering is incomplete: Device port c1_ddr4_dqs_c[4] expects both input and output buffering but the buffers are incomplete.
WARNING: [DRC RPBF-3] IO port buffering is incomplete: Device port c1_ddr4_dqs_c[5] expects both input and output buffering but the buffers are incomplete.
WARNING: [DRC RPBF-3] IO port buffering is incomplete: Device port c1_ddr4_dqs_c[6] expects both input and output buffering but the buffers are incomplete.
WARNING: [DRC RPBF-3] IO port buffering is incomplete: Device port c1_ddr4_dqs_c[7] expects both input and output buffering but the buffers are incomplete.
WARNING: [DRC RPBF-3] IO port buffering is incomplete: Device port c1_ddr4_dqs_c[8] expects both input and output buffering but the buffers are incomplete.
WARNING: [DRC RPBF-3] IO port buffering is incomplete: Device port c1_ddr4_dqs_c[9] expects both input and output buffering but the buffers are incomplete.
WARNING: [DRC RPBF-3] IO port buffering is incomplete: Device port c1_ddr4_dqs_t[0] expects both input and output buffering but the buffers are incomplete.
WARNING: [DRC RPBF-3] IO port buffering is incomplete: Device port c1_ddr4_dqs_t[10] expects both input and output buffering but the buffers are incomplete.
WARNING: [DRC RPBF-3] IO port buffering is incomplete: Device port c1_ddr4_dqs_t[11] expects both input and output buffering but the buffers are incomplete.
WARNING: [DRC RPBF-3] IO port buffering is incomplete: Device port c1_ddr4_dqs_t[12] expects both input and output buffering but the buffers are incomplete.
WARNING: [DRC RPBF-3] IO port buffering is incomplete: Device port c1_ddr4_dqs_t[13] expects both input and output buffering but the buffers are incomplete.
WARNING: [DRC RPBF-3] IO port buffering is incomplete: Device port c1_ddr4_dqs_t[14] expects both input and output buffering but the buffers are incomplete.
WARNING: [DRC RPBF-3] IO port buffering is incomplete: Device port c1_ddr4_dqs_t[15] expects both input and output buffering but the buffers are incomplete.
WARNING: [DRC RPBF-3] IO port buffering is incomplete: Device port c1_ddr4_dqs_t[16] expects both input and output buffering but the buffers are incomplete.
WARNING: [DRC RPBF-3] IO port buffering is incomplete: Device port c1_ddr4_dqs_t[17] expects both input and output buffering but the buffers are incomplete.
WARNING: [DRC RPBF-3] IO port buffering is incomplete: Device port c1_ddr4_dqs_t[1] expects both input and output buffering but the buffers are incomplete.
INFO: [Common 17-14] Message 'DRC RPBF-3' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
WARNING: [DRC UTLZ-3] Resource utilization: Slice LUTs over-utilized in Pblock SLR1 (Pblock SLR1 has 51089 Slice LUTs(s) assigned to it, but only 49920 Slice LUTs(s) are available in the area range defined. The placer will attempt to combine Slice LUTs(s) to make the assigned Slice LUTs(s) fit in the Pblock range. This may cause increased runtime and negative performance. It is highly encouraged that either the Pblock slice range is increased or fewer Slice LUTs(s) are assigned to the Pblock.)
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors, 109 Warnings
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 8 CPUs

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00.10 ; elapsed = 00:00:00.10 . Memory (MB): peak = 12273.312 ; gain = 0.000 ; free physical = 13738 ; free virtual = 458895
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: 165562d85

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 12273.312 ; gain = 0.000 ; free physical = 13720 ; free virtual = 458889
Netlist sorting complete. Time (s): cpu = 00:00:00.10 ; elapsed = 00:00:00.10 . Memory (MB): peak = 12273.312 ; gain = 0.000 ; free physical = 13677 ; free virtual = 458895

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
WARNING: [Place 30-640] Place Check : Pblock SLR1 has 51035 Slice LUTs(s) assigned to it, but only 49920 Slice LUTs(s) are available in the area range defined. The placer will attempt to combine Slice LUTs(s) to make the assigned Slice LUTs(s) fit in the Pblock range. This may cause increased runtime and negative performance. It is highly encouraged that either the Pblock slice range is increased or fewer Slice LUTs(s) are assigned to the Pblock.
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: 16004fe32

Time (s): cpu = 00:09:02 ; elapsed = 00:08:13 . Memory (MB): peak = 12551.734 ; gain = 278.422 ; free physical = 18133 ; free virtual = 459249

Phase 1.3 Build Placer Netlist Model
INFO: [Place 30-1040]   HIGH_PRIORITY Clock: pfm_top_i/static_region/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pfm_top_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.pfm_top_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[24].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
INFO: [Place 30-1040]   HIGH_PRIORITY Clock: microblaze_0_Clk
INFO: [Place 30-1040]   HIGH_PRIORITY Clock: microblaze_0_Clk
INFO: [Place 30-1040]   HIGH_PRIORITY Clock: clk_out1_pfm_top_clkwiz_hbm_aclk_0
INFO: [Place 30-1040]   HIGH_PRIORITY Clock: pfm_top_i/static_region/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pfm_top_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.pfm_top_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[24].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
INFO: [Place 30-1040]   HIGH_PRIORITY Clock: clk_out1_pfm_top_clkwiz_hbm_aclk_0
Phase 1.3 Build Placer Netlist Model | Checksum: 184e73eea

Time (s): cpu = 00:16:18 ; elapsed = 00:12:25 . Memory (MB): peak = 15249.445 ; gain = 2976.133 ; free physical = 16576 ; free virtual = 457693

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: 184e73eea

Time (s): cpu = 00:16:55 ; elapsed = 00:13:02 . Memory (MB): peak = 15249.445 ; gain = 2976.133 ; free physical = 16229 ; free virtual = 457345
Phase 1 Placer Initialization | Checksum: 184e73eea

Time (s): cpu = 00:16:59 ; elapsed = 00:13:06 . Memory (MB): peak = 15249.445 ; gain = 2976.133 ; free physical = 16158 ; free virtual = 457274

Phase 2 Global Placement

Phase 2.1 Floorplanning
WARNING: [Place 30-1239] Failed to find partition obeying SLR constraint, SLR 0, for Cell pfm_top_i/dynamic_region/overlay_1/inst.

Phase 2.1.1 Partition Driven Placement

Phase 2.1.1.1 PBP: Partition Driven Placement
Phase 2.1.1.1 PBP: Partition Driven Placement | Checksum: 207db7ad5

Time (s): cpu = 00:30:37 ; elapsed = 00:21:11 . Memory (MB): peak = 15329.484 ; gain = 3056.172 ; free physical = 14108 ; free virtual = 455226

Phase 2.1.1.2 PBP: Clock Region Placement
Phase 2.1.1.2 PBP: Clock Region Placement | Checksum: 1f5dc54c6

Time (s): cpu = 00:32:23 ; elapsed = 00:22:58 . Memory (MB): peak = 15329.484 ; gain = 3056.172 ; free physical = 13937 ; free virtual = 455055

Phase 2.1.1.3 PBP: Discrete Incremental
Phase 2.1.1.3 PBP: Discrete Incremental | Checksum: 22b5f8ffa

Time (s): cpu = 00:33:36 ; elapsed = 00:24:12 . Memory (MB): peak = 15329.484 ; gain = 3056.172 ; free physical = 13763 ; free virtual = 454881

Phase 2.1.1.4 PBP: Compute Congestion
Phase 2.1.1.4 PBP: Compute Congestion | Checksum: 22b5f8ffa

Time (s): cpu = 00:34:01 ; elapsed = 00:24:28 . Memory (MB): peak = 15373.848 ; gain = 3100.535 ; free physical = 13783 ; free virtual = 454901

Phase 2.1.1.5 PBP: Macro Placement
Phase 2.1.1.5 PBP: Macro Placement | Checksum: 202975d32

Time (s): cpu = 00:34:32 ; elapsed = 00:24:59 . Memory (MB): peak = 15373.848 ; gain = 3100.535 ; free physical = 13553 ; free virtual = 454734

Phase 2.1.1.6 PBP: UpdateTiming
Phase 2.1.1.6 PBP: UpdateTiming | Checksum: 1fad064a4

Time (s): cpu = 00:36:23 ; elapsed = 00:25:51 . Memory (MB): peak = 15373.848 ; gain = 3100.535 ; free physical = 13467 ; free virtual = 454600

Phase 2.1.1.7 PBP: Add part constraints
Phase 2.1.1.7 PBP: Add part constraints | Checksum: 1fad064a4

Time (s): cpu = 00:36:26 ; elapsed = 00:25:53 . Memory (MB): peak = 15373.848 ; gain = 3100.535 ; free physical = 13362 ; free virtual = 454495
Phase 2.1.1 Partition Driven Placement | Checksum: 1fad064a4

Time (s): cpu = 00:36:28 ; elapsed = 00:25:56 . Memory (MB): peak = 15373.848 ; gain = 3100.535 ; free physical = 13179 ; free virtual = 454311
Phase 2.1 Floorplanning | Checksum: 1fad064a4

Time (s): cpu = 00:36:31 ; elapsed = 00:25:58 . Memory (MB): peak = 15373.848 ; gain = 3100.535 ; free physical = 13116 ; free virtual = 454251

Phase 2.2 Physical Synthesis After Floorplan
WARNING: [Physopt 32-894] Found a constraint with the -through option on pin pfm_top_i/dynamic_region/memory_subsystem/inst/interconnect/interconnect_ddr4_mem00/inst/s03_nodes/s03_w_node/inst/s_sc_xpm_cdc_async_rst_inst/src_arst or the net immediately connecting to the pin. This constraint will block optimizations for this and all downstream leaf pins.
INFO: [Physopt 32-46] Identified 100 candidate nets for critical-cell optimization.
INFO: [Physopt 32-81] Processed net pfm_top_i/dynamic_region/overlay_1/inst/grp_kernel_spmv_fu_683/grp_kernel_spmv_Pipeline_loop_initialize_out_uram_fu_256_ap_start_reg. Replicated 1 times.
INFO: [Physopt 32-81] Processed net pfm_top_i/dynamic_region/overlay_1/inst/grp_kernel_spmv_fu_683/grp_kernel_spmv_Pipeline_loop_initialize_out_uram_fu_256_ap_start_reg. Replicated 1 times.
INFO: [Physopt 32-81] Processed net pfm_top_i/dynamic_region/overlay_1/inst/grp_kernel_spmv_fu_683/grp_kernel_spmv_Pipeline_loop_initialize_out_uram_fu_256/i_0_fu_98_reg[16]_0[8]. Replicated 1 times.
INFO: [Physopt 32-81] Processed net pfm_top_i/dynamic_region/overlay_1/inst/grp_kernel_spmv_fu_683/grp_kernel_spmv_Pipeline_loop_initialize_out_uram_fu_256/i_0_fu_98_reg[16]_0[8]. Replicated 1 times.
INFO: [Physopt 32-81] Processed net pfm_top_i/dynamic_region/overlay_1/inst/grp_kernel_spmv_fu_683/grp_kernel_spmv_Pipeline_loop_initialize_out_uram_fu_256/i_0_fu_98_reg[16]_0[11]. Replicated 1 times.
INFO: [Physopt 32-81] Processed net pfm_top_i/dynamic_region/overlay_1/inst/grp_kernel_spmv_fu_683/grp_kernel_spmv_Pipeline_loop_initialize_out_uram_fu_256/i_0_fu_98_reg[16]_0[11]. Replicated 1 times.
INFO: [Physopt 32-81] Processed net pfm_top_i/dynamic_region/overlay_1/inst/grp_kernel_spmv_fu_683/grp_kernel_spmv_Pipeline_loop_initialize_out_uram_fu_256/flow_control_loop_pipe_sequential_init_U/ap_loop_init_int_reg_0. Replicated 1 times.
INFO: [Physopt 32-81] Processed net pfm_top_i/dynamic_region/overlay_1/inst/grp_kernel_spmv_fu_683/grp_kernel_spmv_Pipeline_loop_initialize_out_uram_fu_256/flow_control_loop_pipe_sequential_init_U/ap_loop_init_int_reg_0. Replicated 1 times.
INFO: [Physopt 32-81] Processed net pfm_top_i/dynamic_region/overlay_1/inst/grp_kernel_spmv_fu_683/grp_kernel_spmv_Pipeline_loop_initialize_out_uram_fu_256/i_0_fu_98_reg[16]_0[2]. Replicated 1 times.
INFO: [Physopt 32-81] Processed net pfm_top_i/dynamic_region/overlay_1/inst/grp_kernel_spmv_fu_683/grp_kernel_spmv_Pipeline_loop_initialize_out_uram_fu_256/i_0_fu_98_reg[16]_0[2]. Replicated 1 times.
INFO: [Physopt 32-81] Processed net pfm_top_i/dynamic_region/overlay_1/inst/grp_kernel_spmv_fu_683/grp_kernel_spmv_Pipeline_loop_initialize_out_uram_fu_256/i_0_fu_98_reg[16]_0[0]. Replicated 1 times.
INFO: [Physopt 32-81] Processed net pfm_top_i/dynamic_region/overlay_1/inst/grp_kernel_spmv_fu_683/grp_kernel_spmv_Pipeline_loop_initialize_out_uram_fu_256/i_0_fu_98_reg[16]_0[0]. Replicated 1 times.
INFO: [Physopt 32-81] Processed net pfm_top_i/dynamic_region/overlay_1/inst/grp_kernel_spmv_fu_683/grp_kernel_spmv_Pipeline_loop_initialize_out_uram_fu_256/i_0_fu_98_reg[16]_0[5]. Replicated 1 times.
INFO: [Physopt 32-81] Processed net pfm_top_i/dynamic_region/overlay_1/inst/grp_kernel_spmv_fu_683/grp_kernel_spmv_Pipeline_loop_initialize_out_uram_fu_256/i_0_fu_98_reg[16]_0[5]. Replicated 1 times.
INFO: [Physopt 32-81] Processed net pfm_top_i/dynamic_region/overlay_1/inst/grp_kernel_spmv_fu_683/grp_kernel_spmv_Pipeline_loop_initialize_out_uram_fu_256/i_0_fu_98_reg[16]_0[4]. Replicated 1 times.
INFO: [Physopt 32-81] Processed net pfm_top_i/dynamic_region/overlay_1/inst/grp_kernel_spmv_fu_683/grp_kernel_spmv_Pipeline_loop_initialize_out_uram_fu_256/i_0_fu_98_reg[16]_0[4]. Replicated 1 times.
INFO: [Physopt 32-81] Processed net pfm_top_i/dynamic_region/overlay_1/inst/grp_kernel_spmv_fu_683/grp_kernel_spmv_Pipeline_loop_initialize_out_uram_fu_256/i_0_fu_98_reg[16]_0[3]. Replicated 1 times.
INFO: [Physopt 32-81] Processed net pfm_top_i/dynamic_region/overlay_1/inst/grp_kernel_spmv_fu_683/grp_kernel_spmv_Pipeline_loop_initialize_out_uram_fu_256/i_0_fu_98_reg[16]_0[3]. Replicated 1 times.
INFO: [Physopt 32-81] Processed net pfm_top_i/dynamic_region/overlay_1/inst/grp_kernel_spmv_fu_683/grp_kernel_spmv_Pipeline_loop_initialize_out_uram_fu_256/i_0_fu_98_reg[16]_0[12]. Replicated 1 times.
INFO: [Physopt 32-81] Processed net pfm_top_i/dynamic_region/overlay_1/inst/grp_kernel_spmv_fu_683/grp_kernel_spmv_Pipeline_loop_initialize_out_uram_fu_256/i_0_fu_98_reg[16]_0[12]. Replicated 1 times.
INFO: [Physopt 32-81] Processed net pfm_top_i/dynamic_region/overlay_1/inst/grp_kernel_spmv_fu_683/grp_kernel_spmv_Pipeline_loop_initialize_out_uram_fu_256/i_0_fu_98_reg[16]_0[7]. Replicated 1 times.
INFO: [Physopt 32-81] Processed net pfm_top_i/dynamic_region/overlay_1/inst/grp_kernel_spmv_fu_683/grp_kernel_spmv_Pipeline_loop_initialize_out_uram_fu_256/i_0_fu_98_reg[16]_0[7]. Replicated 1 times.
INFO: [Physopt 32-81] Processed net pfm_top_i/dynamic_region/overlay_1/inst/grp_kernel_spmv_fu_683/grp_kernel_spmv_Pipeline_loop_initialize_out_uram_fu_256/i_0_fu_98_reg[16]_0[9]. Replicated 1 times.
INFO: [Physopt 32-81] Processed net pfm_top_i/dynamic_region/overlay_1/inst/grp_kernel_spmv_fu_683/grp_kernel_spmv_Pipeline_loop_initialize_out_uram_fu_256/i_0_fu_98_reg[16]_0[9]. Replicated 1 times.
INFO: [Physopt 32-81] Processed net pfm_top_i/dynamic_region/overlay_1/inst/grp_kernel_spmv_fu_683/grp_kernel_spmv_Pipeline_loop_initialize_out_uram_fu_256/flow_control_loop_pipe_sequential_init_U/ap_loop_init_int_reg_rep__0_0. Replicated 1 times.
INFO: [Physopt 32-81] Processed net pfm_top_i/dynamic_region/overlay_1/inst/grp_kernel_spmv_fu_683/grp_kernel_spmv_Pipeline_loop_initialize_out_uram_fu_256/flow_control_loop_pipe_sequential_init_U/ap_loop_init_int_reg_rep__1_0. Replicated 1 times.
INFO: [Physopt 32-81] Processed net pfm_top_i/dynamic_region/overlay_1/inst/grp_kernel_spmv_fu_683/grp_dataflow_parent_loop_proc_fu_325/dataflow_in_loop_VITIS_LOOP_495_4_U0/compute_spmv_one_channel_1_U0/grp_ufixed_pe_cluster_spmv_uram_ap_ufixed_32_8_0_0_0_char_shuffle_2_inout_type_8u_3u_128000u_s_fu_475/ufixed_pe_cluster_spmv_uram_part2_ap_ufixed_32_8_0_0_0_char_8u_128000u_3u_U0/grp_ufixed_pe_cluster_spmv_uram_part2_ap_ufixed_32_8_0_0_0_char_8u_128000u_3u_Pipeline_loop_pe_part2_fu_74/p_vld4_reg_3237_pp0_iter3_reg_reg[0]_0. Replicated 1 times.
INFO: [Physopt 32-81] Processed net pfm_top_i/dynamic_region/overlay_1/inst/grp_kernel_spmv_fu_683/grp_kernel_spmv_Pipeline_loop_initialize_out_uram_fu_256/i_0_fu_98_reg[16]_0[1]. Replicated 1 times.
INFO: [Physopt 32-81] Processed net pfm_top_i/dynamic_region/overlay_1/inst/grp_kernel_spmv_fu_683/grp_kernel_spmv_Pipeline_loop_initialize_out_uram_fu_256/i_0_fu_98_reg[16]_0[1]. Replicated 1 times.
INFO: [Physopt 32-81] Processed net pfm_top_i/dynamic_region/overlay_1/inst/grp_kernel_spmv_fu_683/grp_kernel_spmv_Pipeline_loop_initialize_out_uram_fu_256/i_0_fu_98_reg[16]_0[14]. Replicated 1 times.
INFO: [Physopt 32-81] Processed net pfm_top_i/dynamic_region/overlay_1/inst/grp_kernel_spmv_fu_683/grp_kernel_spmv_Pipeline_loop_initialize_out_uram_fu_256/i_0_fu_98_reg[16]_0[14]. Replicated 1 times.
INFO: [Physopt 32-81] Processed net pfm_top_i/dynamic_region/overlay_1/inst/grp_kernel_spmv_fu_683/grp_kernel_spmv_Pipeline_loop_initialize_out_uram_fu_256/i_0_fu_98_reg[16]_0[6]. Replicated 1 times.
INFO: [Physopt 32-81] Processed net pfm_top_i/dynamic_region/overlay_1/inst/grp_kernel_spmv_fu_683/grp_kernel_spmv_Pipeline_loop_initialize_out_uram_fu_256/i_0_fu_98_reg[16]_0[6]. Replicated 1 times.
INFO: [Physopt 32-81] Processed net pfm_top_i/dynamic_region/overlay_1/inst/grp_kernel_spmv_fu_683/grp_kernel_spmv_Pipeline_loop_initialize_out_uram_fu_256/i_0_fu_98_reg[16]_0[15]. Replicated 1 times.
INFO: [Physopt 32-81] Processed net pfm_top_i/dynamic_region/overlay_1/inst/grp_kernel_spmv_fu_683/grp_kernel_spmv_Pipeline_loop_initialize_out_uram_fu_256/i_0_fu_98_reg[16]_0[15]. Replicated 1 times.
INFO: [Physopt 32-81] Processed net pfm_top_i/dynamic_region/overlay_1/inst/grp_kernel_spmv_fu_683/grp_kernel_spmv_Pipeline_loop_initialize_out_uram_fu_256/i_0_fu_98_reg[16]_0[10]. Replicated 1 times.
INFO: [Physopt 32-81] Processed net pfm_top_i/dynamic_region/overlay_1/inst/grp_kernel_spmv_fu_683/grp_kernel_spmv_Pipeline_loop_initialize_out_uram_fu_256/i_0_fu_98_reg[16]_0[10]. Replicated 1 times.
INFO: [Physopt 32-81] Processed net pfm_top_i/dynamic_region/overlay_1/inst/grp_kernel_spmv_fu_683/grp_kernel_spmv_Pipeline_loop_initialize_out_uram_fu_256/i_0_fu_98_reg[16]_0[13]. Replicated 1 times.
INFO: [Physopt 32-81] Processed net pfm_top_i/dynamic_region/overlay_1/inst/grp_kernel_spmv_fu_683/grp_kernel_spmv_Pipeline_loop_initialize_out_uram_fu_256/i_0_fu_98_reg[16]_0[13]. Replicated 1 times.
INFO: [Physopt 32-81] Processed net pfm_top_i/dynamic_region/overlay_1/inst/grp_kernel_spmv_fu_683/grp_kernel_spmv_Pipeline_loop_initialize_out_uram_fu_256/flow_control_loop_pipe_sequential_init_U/ap_loop_init_int_reg_rep__2_0. Replicated 1 times.
INFO: [Physopt 32-81] Processed net pfm_top_i/dynamic_region/overlay_1/inst/grp_kernel_spmv_fu_683/grp_kernel_spmv_Pipeline_loop_initialize_out_uram_fu_256_ap_start_reg_reg_rep__0_n_9. Replicated 1 times.
INFO: [Physopt 32-81] Processed net pfm_top_i/dynamic_region/overlay_1/inst/grp_kernel_spmv_fu_683/grp_kernel_spmv_Pipeline_loop_initialize_out_uram_fu_256_ap_start_reg_reg_rep__1_n_9. Replicated 1 times.
INFO: [Physopt 32-81] Processed net pfm_top_i/dynamic_region/overlay_1/inst/grp_kernel_spmv_fu_683/grp_kernel_spmv_Pipeline_loop_initialize_out_uram_fu_256_ap_start_reg_reg_rep_n_9. Replicated 1 times.
INFO: [Physopt 32-81] Processed net pfm_top_i/dynamic_region/overlay_1/inst/grp_kernel_spmv_fu_683/grp_kernel_spmv_Pipeline_loop_initialize_out_uram_fu_256_ap_start_reg_reg_rep__2_n_9. Replicated 1 times.
INFO: [Physopt 32-81] Processed net pfm_top_i/dynamic_region/overlay_1/inst/grp_kernel_spmspv_fu_860/ap_CS_fsm_reg[75]_rep_n_9. Replicated 1 times.
INFO: [Physopt 32-81] Processed net pfm_top_i/dynamic_region/overlay_1/inst/grp_kernel_spmspv_fu_860/ap_CS_fsm_reg[75]_rep_n_9. Replicated 1 times.
INFO: [Physopt 32-81] Processed net pfm_top_i/dynamic_region/overlay_1/inst/grp_kernel_spmspv_fu_860/ap_CS_fsm_reg[75]_rep__0_n_9. Replicated 1 times.
INFO: [Physopt 32-81] Processed net pfm_top_i/dynamic_region/overlay_1/inst/grp_kernel_spmspv_fu_860/ap_CS_fsm_reg[75]_rep__0_n_9. Replicated 1 times.
INFO: [Physopt 32-81] Processed net pfm_top_i/dynamic_region/overlay_1/inst/grp_kernel_spmspv_fu_860/grp_compute_spmspv_fu_371/ufixed_pe_cluster_spmspv_uram_ap_ufixed_32_8_0_0_0_char_shuffle_inout_type_4u_8u_3u_32000u_U0/ufixed_pe_cluster_spmspv_uram_part2_ap_ufixed_32_8_0_0_0_char_4u_8u_32000u_3u_U0/grp_ufixed_pe_cluster_spmspv_uram_part2_ap_ufixed_32_8_0_0_0_char_4u_8u_32000u_3u_Pipeline_loop_pe_part2_fu_122/ap_enable_reg_pp0_iter4_reg_0. Replicated 1 times.
INFO: [Physopt 32-81] Processed net pfm_top_i/dynamic_region/overlay_1/inst/grp_kernel_spmspv_fu_860/grp_compute_spmspv_fu_371/ufixed_pe_cluster_spmspv_uram_ap_ufixed_32_8_0_0_0_char_shuffle_inout_type_4u_8u_3u_32000u_U0/ufixed_pe_cluster_spmspv_uram_part2_ap_ufixed_32_8_0_0_0_char_4u_8u_32000u_3u_U0/grp_ufixed_pe_cluster_spmspv_uram_part2_ap_ufixed_32_8_0_0_0_char_4u_8u_32000u_3u_Pipeline_loop_pe_part2_fu_122/ap_enable_reg_pp0_iter4_reg_0. Replicated 1 times.
INFO: [Physopt 32-81] Processed net pfm_top_i/dynamic_region/overlay_1/inst/grp_kernel_spmv_fu_683/ap_CS_fsm_reg[10]_rep__4_n_9. Replicated 1 times.
INFO: [Physopt 32-81] Processed net pfm_top_i/dynamic_region/overlay_1/inst/grp_kernel_spmv_fu_683/ap_CS_fsm_reg[10]_rep__4_n_9. Replicated 1 times.
INFO: [Physopt 32-81] Processed net pfm_top_i/dynamic_region/overlay_1/inst/grp_kernel_spmspv_fu_860/ap_CS_fsm_reg[77]_rep_n_9. Replicated 1 times.
INFO: [Physopt 32-81] Processed net pfm_top_i/dynamic_region/overlay_1/inst/grp_kernel_spmspv_fu_860/ap_CS_fsm_reg[77]_rep_n_9. Replicated 1 times.
INFO: [Physopt 32-81] Processed net pfm_top_i/dynamic_region/overlay_1/inst/grp_kernel_spmspv_fu_860/grp_write_back_results_fu_456/checkout_results_U0/grp_checkout_results_Pipeline_loop_over_dense_data_pipeline_fu_165/Q[11]. Replicated 1 times.
INFO: [Physopt 32-81] Processed net pfm_top_i/dynamic_region/overlay_1/inst/grp_kernel_spmspv_fu_860/grp_write_back_results_fu_456/checkout_results_U0/grp_checkout_results_Pipeline_loop_over_dense_data_pipeline_fu_165/Q[11]. Replicated 1 times.
INFO: [Physopt 32-81] Processed net pfm_top_i/dynamic_region/overlay_1/inst/grp_kernel_spmspv_fu_860/ap_CS_fsm_reg[77]_rep__0_n_9. Replicated 1 times.
INFO: [Physopt 32-81] Processed net pfm_top_i/dynamic_region/overlay_1/inst/grp_kernel_spmspv_fu_860/ap_CS_fsm_reg[77]_rep__0_n_9. Replicated 1 times.
INFO: [Physopt 32-81] Processed net pfm_top_i/dynamic_region/overlay_1/inst/grp_kernel_spmspv_fu_860/grp_write_back_results_fu_456/checkout_results_U0/grp_checkout_results_Pipeline_loop_over_dense_data_pipeline_fu_165/grp_bram_access_read_2ports_fu_501/empty_382_reg_1326_pp0_iter1_reg_reg[1]__0_rep__2_0. Replicated 1 times.
INFO: [Physopt 32-81] Processed net pfm_top_i/dynamic_region/overlay_1/inst/grp_kernel_spmspv_fu_860/grp_write_back_results_fu_456/checkout_results_U0/grp_checkout_results_Pipeline_loop_over_dense_data_pipeline_fu_165/grp_bram_access_read_2ports_fu_501/empty_382_reg_1326_pp0_iter1_reg_reg[1]__0_rep__2_0. Replicated 1 times.
INFO: [Physopt 32-81] Processed net pfm_top_i/dynamic_region/overlay_1/inst/grp_kernel_spmv_fu_683/ap_CS_fsm_reg[12]_rep_n_9. Replicated 1 times.
INFO: [Physopt 32-81] Processed net pfm_top_i/dynamic_region/overlay_1/inst/grp_kernel_spmv_fu_683/ap_CS_fsm_reg[12]_rep_n_9. Replicated 1 times.
INFO: [Physopt 32-81] Processed net pfm_top_i/dynamic_region/overlay_1/inst/grp_kernel_spmv_fu_683/ap_CS_fsm_state9. Replicated 1 times.
INFO: [Physopt 32-81] Processed net pfm_top_i/dynamic_region/overlay_1/inst/grp_kernel_spmv_fu_683/ap_CS_fsm_state9. Replicated 1 times.
INFO: [Physopt 32-81] Processed net pfm_top_i/dynamic_region/overlay_1/inst/grp_kernel_spmv_fu_683/ap_CS_fsm_reg[10]_rep__5_n_9. Replicated 1 times.
INFO: [Physopt 32-81] Processed net pfm_top_i/dynamic_region/overlay_1/inst/grp_kernel_spmv_fu_683/ap_CS_fsm_state10. Replicated 1 times.
INFO: [Physopt 32-81] Processed net pfm_top_i/dynamic_region/overlay_1/inst/grp_kernel_spmv_fu_683/ap_CS_fsm_reg[10]_rep__6_n_9. Replicated 1 times.
INFO: [Physopt 32-81] Processed net pfm_top_i/dynamic_region/overlay_1/inst/grp_kernel_spmspv_fu_860/grp_write_back_results_fu_456/checkout_results_U0/grp_checkout_results_Pipeline_loop_over_dense_data_pipeline_fu_165/grp_bram_access_read_2ports_fu_501/empty_382_reg_1326_pp0_iter1_reg_reg[1]__0_rep__1_0. Replicated 1 times.
INFO: [Physopt 32-81] Processed net pfm_top_i/dynamic_region/overlay_1/inst/grp_kernel_spmv_fu_683/grp_dataflow_parent_loop_proc_fu_325/dataflow_in_loop_VITIS_LOOP_495_4_U0/compute_spmv_one_channel_3_U0/grp_ufixed_pe_cluster_spmv_uram_ap_ufixed_32_8_0_0_0_char_shuffle_2_inout_type_8u_3u_128000u_s_fu_475/ufixed_pe_cluster_spmv_uram_part2_ap_ufixed_32_8_0_0_0_char_8u_128000u_3u_U0/grp_ufixed_pe_cluster_spmv_uram_part2_ap_ufixed_32_8_0_0_0_char_8u_128000u_3u_Pipeline_loop_pe_part2_fu_74/p_vld10_reg_3285_pp0_iter3_reg_reg[0]_0. Replicated 1 times.
INFO: [Physopt 32-81] Processed net pfm_top_i/dynamic_region/overlay_1/inst/grp_kernel_spmv_fu_683/ap_CS_fsm_reg[10]_rep__8_n_9. Replicated 1 times.
INFO: [Physopt 32-81] Processed net pfm_top_i/dynamic_region/overlay_1/inst/grp_kernel_spmv_fu_683/grp_dataflow_parent_loop_proc_fu_325/dataflow_in_loop_VITIS_LOOP_495_4_U0/compute_spmv_one_channel_3_U0/grp_ufixed_pe_cluster_spmv_uram_ap_ufixed_32_8_0_0_0_char_shuffle_2_inout_type_8u_3u_128000u_s_fu_475/ufixed_pe_cluster_spmv_uram_part2_ap_ufixed_32_8_0_0_0_char_8u_128000u_3u_U0/grp_ufixed_pe_cluster_spmv_uram_part2_ap_ufixed_32_8_0_0_0_char_8u_128000u_3u_Pipeline_loop_pe_part2_fu_74/or_ln403_4_reg_3612. Replicated 1 times.
INFO: [Physopt 32-81] Processed net pfm_top_i/dynamic_region/overlay_1/inst/grp_kernel_spmv_fu_683/ap_CS_fsm_reg[12]_rep__1_n_9. Replicated 1 times.
INFO: [Physopt 32-81] Processed net pfm_top_i/dynamic_region/overlay_1/inst/grp_kernel_spmv_fu_683/ap_CS_fsm_reg[12]_rep__1_n_9. Replicated 1 times.
INFO: [Physopt 32-81] Processed net pfm_top_i/dynamic_region/overlay_1/inst/grp_kernel_spmspv_fu_860/grp_write_back_results_fu_456/checkout_results_U0/grp_checkout_results_Pipeline_loop_over_dense_data_pipeline_fu_165/grp_bram_access_read_2ports_fu_501/empty_382_reg_1326_pp0_iter1_reg_reg[1]__0_rep__4_0. Replicated 1 times.
INFO: [Physopt 32-81] Processed net pfm_top_i/dynamic_region/overlay_1/inst/grp_kernel_spmspv_fu_860/grp_write_back_results_fu_456/checkout_results_U0/grp_checkout_results_Pipeline_loop_over_dense_data_pipeline_fu_165/grp_bram_access_read_2ports_fu_501/empty_382_reg_1326_pp0_iter1_reg_reg[1]__0_rep__4_0. Replicated 1 times.
INFO: [Physopt 32-81] Processed net pfm_top_i/dynamic_region/overlay_1/inst/grp_kernel_spmv_fu_683/ap_CS_fsm_reg[10]_rep__7_n_9. Replicated 1 times.
INFO: [Physopt 32-81] Processed net pfm_top_i/dynamic_region/overlay_1/inst/grp_kernel_spmv_fu_683/ap_CS_fsm_reg[10]_rep__7_n_9. Replicated 1 times.
INFO: [Physopt 32-81] Processed net pfm_top_i/dynamic_region/overlay_1/inst/grp_kernel_spmspv_fu_860/grp_write_back_results_fu_456/checkout_results_U0/grp_checkout_results_Pipeline_loop_over_dense_data_pipeline_fu_165/Q[5]. Replicated 1 times.
INFO: [Physopt 32-81] Processed net pfm_top_i/dynamic_region/overlay_1/inst/grp_kernel_spmspv_fu_860/grp_write_back_results_fu_456/checkout_results_U0/grp_checkout_results_Pipeline_loop_over_dense_data_pipeline_fu_165/Q[5]. Replicated 1 times.
INFO: [Physopt 32-81] Processed net pfm_top_i/dynamic_region/overlay_1/inst/grp_kernel_spmspv_fu_860/grp_write_back_results_fu_456/checkout_results_U0/grp_checkout_results_Pipeline_loop_over_dense_data_pipeline_fu_165/Q[4]. Replicated 1 times.
INFO: [Physopt 32-81] Processed net pfm_top_i/dynamic_region/overlay_1/inst/grp_kernel_spmspv_fu_860/grp_write_back_results_fu_456/checkout_results_U0/grp_checkout_results_Pipeline_loop_over_dense_data_pipeline_fu_165/Q[4]. Replicated 1 times.
INFO: [Physopt 32-81] Processed net pfm_top_i/dynamic_region/overlay_1/inst/grp_kernel_spmspv_fu_860/grp_compute_spmspv_fu_371/ufixed_pe_cluster_spmspv_uram_ap_ufixed_32_8_0_0_0_char_shuffle_inout_type_4u_8u_3u_32000u_U0/ufixed_pe_cluster_spmspv_uram_part2_ap_ufixed_32_8_0_0_0_char_4u_8u_32000u_3u_U0/grp_ufixed_pe_cluster_spmspv_uram_part2_ap_ufixed_32_8_0_0_0_char_4u_8u_32000u_3u_Pipeline_loop_pe_part2_fu_122/trunc_ln689_5_reg_4184_pp0_iter2_reg[1]. Replicated 1 times.
INFO: [Physopt 32-81] Processed net pfm_top_i/dynamic_region/overlay_1/inst/grp_kernel_spmspv_fu_860/grp_write_back_results_fu_456/checkout_results_U0/grp_checkout_results_Pipeline_loop_over_dense_data_pipeline_fu_165/Q[3]. Replicated 1 times.
INFO: [Physopt 32-81] Processed net pfm_top_i/dynamic_region/overlay_1/inst/grp_kernel_spmspv_fu_860/grp_write_back_results_fu_456/checkout_results_U0/grp_checkout_results_Pipeline_loop_over_dense_data_pipeline_fu_165/Q[3]. Replicated 1 times.
INFO: [Physopt 32-81] Processed net pfm_top_i/dynamic_region/overlay_1/inst/grp_kernel_spmspv_fu_860/grp_write_back_results_fu_456/checkout_results_U0/grp_checkout_results_Pipeline_loop_over_dense_data_pipeline_fu_165/Q[1]. Replicated 1 times.
INFO: [Physopt 32-81] Processed net pfm_top_i/dynamic_region/overlay_1/inst/grp_kernel_spmspv_fu_860/grp_write_back_results_fu_456/checkout_results_U0/grp_checkout_results_Pipeline_loop_over_dense_data_pipeline_fu_165/Q[1]. Replicated 1 times.
INFO: [Physopt 32-81] Processed net pfm_top_i/dynamic_region/overlay_1/inst/grp_kernel_spmspv_fu_860/grp_write_back_results_fu_456/checkout_results_U0/grp_checkout_results_Pipeline_loop_over_dense_data_pipeline_fu_165/Q[2]. Replicated 1 times.
INFO: [Physopt 32-81] Processed net pfm_top_i/dynamic_region/overlay_1/inst/grp_kernel_spmspv_fu_860/grp_write_back_results_fu_456/checkout_results_U0/grp_checkout_results_Pipeline_loop_over_dense_data_pipeline_fu_165/Q[2]. Replicated 1 times.
INFO: [Physopt 32-81] Processed net pfm_top_i/dynamic_region/overlay_1/inst/grp_kernel_spmspv_fu_860/grp_write_back_results_fu_456/checkout_results_U0/grp_checkout_results_Pipeline_loop_over_dense_data_pipeline_fu_165/Q[6]. Replicated 1 times.
INFO: [Physopt 32-81] Processed net pfm_top_i/dynamic_region/overlay_1/inst/grp_kernel_spmspv_fu_860/grp_write_back_results_fu_456/checkout_results_U0/grp_checkout_results_Pipeline_loop_over_dense_data_pipeline_fu_165/Q[6]. Replicated 1 times.
INFO: [Physopt 32-81] Processed net pfm_top_i/dynamic_region/overlay_1/inst/grp_kernel_spmspv_fu_860/grp_write_back_results_fu_456/checkout_results_U0/grp_checkout_results_Pipeline_loop_over_dense_data_pipeline_fu_165/Q[7]. Replicated 1 times.
INFO: [Physopt 32-81] Processed net pfm_top_i/dynamic_region/overlay_1/inst/grp_kernel_spmspv_fu_860/grp_write_back_results_fu_456/checkout_results_U0/grp_checkout_results_Pipeline_loop_over_dense_data_pipeline_fu_165/Q[7]. Replicated 1 times.
INFO: [Physopt 32-81] Processed net pfm_top_i/dynamic_region/overlay_1/inst/grp_kernel_spmspv_fu_860/grp_write_back_results_fu_456/checkout_results_U0/grp_checkout_results_Pipeline_loop_over_dense_data_pipeline_fu_165/Q[8]. Replicated 1 times.
INFO: [Physopt 32-81] Processed net pfm_top_i/dynamic_region/overlay_1/inst/grp_kernel_spmspv_fu_860/grp_write_back_results_fu_456/checkout_results_U0/grp_checkout_results_Pipeline_loop_over_dense_data_pipeline_fu_165/Q[8]. Replicated 1 times.
INFO: [Physopt 32-81] Processed net pfm_top_i/dynamic_region/overlay_1/inst/grp_kernel_spmspv_fu_860/grp_compute_spmspv_fu_371/ufixed_pe_cluster_spmspv_uram_ap_ufixed_32_8_0_0_0_char_shuffle_inout_type_4u_8u_3u_32000u_U0/ufixed_pe_cluster_spmspv_uram_part2_ap_ufixed_32_8_0_0_0_char_4u_8u_32000u_3u_U0/grp_ufixed_pe_cluster_spmspv_uram_part2_ap_ufixed_32_8_0_0_0_char_4u_8u_32000u_3u_Pipeline_loop_pe_part2_fu_122/trunc_ln689_5_reg_4184_pp0_iter2_reg[0]. Replicated 1 times.
INFO: [Physopt 32-81] Processed net pfm_top_i/dynamic_region/overlay_1/inst/grp_kernel_spmspv_fu_860/grp_write_back_results_fu_456/checkout_results_U0/grp_checkout_results_Pipeline_loop_over_dense_data_pipeline_fu_165/Q[9]. Replicated 1 times.
INFO: [Physopt 32-81] Processed net pfm_top_i/dynamic_region/overlay_1/inst/grp_kernel_spmspv_fu_860/grp_write_back_results_fu_456/checkout_results_U0/grp_checkout_results_Pipeline_loop_over_dense_data_pipeline_fu_165/Q[9]. Replicated 1 times.
INFO: [Physopt 32-81] Processed net pfm_top_i/dynamic_region/overlay_1/inst/grp_kernel_spmspv_fu_860/grp_write_back_results_fu_456/checkout_results_U0/grp_checkout_results_Pipeline_loop_over_dense_data_pipeline_fu_165/Q[0]. Replicated 1 times.
INFO: [Physopt 32-81] Processed net pfm_top_i/dynamic_region/overlay_1/inst/grp_kernel_spmspv_fu_860/grp_write_back_results_fu_456/checkout_results_U0/grp_checkout_results_Pipeline_loop_over_dense_data_pipeline_fu_165/Q[0]. Replicated 1 times.
INFO: [Physopt 32-81] Processed net pfm_top_i/dynamic_region/overlay_1/inst/grp_kernel_spmspv_fu_860/grp_write_back_results_fu_456/checkout_results_U0/grp_checkout_results_Pipeline_loop_over_dense_data_pipeline_fu_165/Q[10]. Replicated 1 times.
INFO: [Common 17-14] Message 'Physopt 32-81' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Physopt 32-775] End 1 Pass. Optimized 80 nets or cells. Created 126 new cells, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 15405.863 ; gain = 0.000 ; free physical = 12295 ; free virtual = 453794
Netlist sorting complete. Time (s): cpu = 00:00:00.09 ; elapsed = 00:00:00.10 . Memory (MB): peak = 15405.863 ; gain = 0.000 ; free physical = 12364 ; free virtual = 453863

Summary of Physical Synthesis Optimizations
============================================


-----------------------------------------------------------------------------------------------------------------------------------------------
|  Optimization                         |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
-----------------------------------------------------------------------------------------------------------------------------------------------
|  PSIP Post Floorplan SLR Replication  |          126  |              0  |                    80  |           0  |           1  |  00:00:55  |
|  Total                                |          126  |              0  |                    80  |           0  |           1  |  00:00:55  |
-----------------------------------------------------------------------------------------------------------------------------------------------


Phase 2.2 Physical Synthesis After Floorplan | Checksum: 1b82cf6d6

Time (s): cpu = 00:39:26 ; elapsed = 00:27:43 . Memory (MB): peak = 15405.863 ; gain = 3132.551 ; free physical = 12009 ; free virtual = 453599

Phase 2.3 Update Timing before SLR Path Opt
Phase 2.3 Update Timing before SLR Path Opt | Checksum: 2543a089e

Time (s): cpu = 00:39:36 ; elapsed = 00:27:51 . Memory (MB): peak = 15405.863 ; gain = 3132.551 ; free physical = 11893 ; free virtual = 453484

Phase 2.4 Post-Processing in Floorplanning
Phase 2.4 Post-Processing in Floorplanning | Checksum: 2543a089e

Time (s): cpu = 00:39:42 ; elapsed = 00:27:58 . Memory (MB): peak = 15405.863 ; gain = 3132.551 ; free physical = 11838 ; free virtual = 453431

Phase 2.5 Global Placement Core

Phase 2.5.1 Physical Synthesis In Placer
INFO: [Physopt 32-1035] Found 2607 LUTNM shape to break, 7745 LUT instances to create LUTNM shape
INFO: [Physopt 32-1044] Break lutnm for timing: one critical 832, two critical 1775, total 1000, new lutff created 3
INFO: [Physopt 32-1138] End 1 Pass. Optimized 4205 nets or LUTs. Breaked 1000 LUTs, combined 3205 existing LUTs and moved 0 existing LUT
INFO: [Physopt 32-1030] Pass 1. Identified 469 candidate driver sets for equivalent driver rewiring.
INFO: [Physopt 32-661] Optimized 134 nets.  Re-placed 941 instances.
INFO: [Physopt 32-775] End 1 Pass. Optimized 134 nets or cells. Created 0 new cell, deleted 15 existing cells and moved 941 existing cells
Netlist sorting complete. Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 16289.863 ; gain = 0.000 ; free physical = 11908 ; free virtual = 454543
INFO: [Physopt 32-76] Pass 1. Identified 10 candidate nets for fanout optimization.
INFO: [Physopt 32-232] Optimized 10 nets. Created 86 new instances.
INFO: [Physopt 32-775] End 1 Pass. Optimized 10 nets or cells. Created 86 new cells, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00.70 ; elapsed = 00:00:00.71 . Memory (MB): peak = 16289.863 ; gain = 0.000 ; free physical = 12111 ; free virtual = 454747
INFO: [Physopt 32-46] Identified 3 candidate nets for critical-cell optimization.
INFO: [Physopt 32-232] Optimized 1 net. Created 1 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 1 net or cell. Created 1 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00.54 ; elapsed = 00:00:00.55 . Memory (MB): peak = 16289.863 ; gain = 0.000 ; free physical = 12111 ; free virtual = 454747
INFO: [Physopt 32-896] DSP pfm_top_i/static_region/brd_mgmt_scheduler/board_management/microblaze_board_control/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/MUL_Unit_I/Use_HW_MUL.Using_DSP48_Architectures.Doing_mul64.Virtex_MUL64.dsp_module_I2/Using_DSP48E1.DSP48E1_I1/Using_FPGA.DSP48E1_I1 is not considered for optimization due to don't touch constraint
INFO: [Physopt 32-896] DSP pfm_top_i/static_region/brd_mgmt_scheduler/board_management/microblaze_board_control/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/MUL_Unit_I/Use_HW_MUL.Using_DSP48_Architectures.Doing_mul64.Virtex_MUL64.dsp_module_I3/Using_DSP48E1.DSP48E1_I1/Using_FPGA.DSP48E1_I1 is not considered for optimization due to don't touch constraint
INFO: [Physopt 32-896] DSP pfm_top_i/static_region/brd_mgmt_scheduler/board_management/microblaze_board_control/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/MUL_Unit_I/Use_HW_MUL.Using_DSP48_Architectures.Doing_mul64.Virtex_MUL64.dsp_module_I4/Using_DSP48E1.DSP48E1_I1/Using_FPGA.DSP48E1_I1 is not considered for optimization due to don't touch constraint
INFO: [Physopt 32-896] DSP pfm_top_i/static_region/brd_mgmt_scheduler/board_management/microblaze_board_control/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/MUL_Unit_I/Use_HW_MUL.Using_DSP48_Architectures.dsp_module_I1/Using_DSP48E1.DSP48E1_I1/Using_FPGA.DSP48E1_I1 is not considered for optimization due to don't touch constraint
INFO: [Physopt 32-457] Pass 1. Identified 1 candidate cell for DSP register optimization.
INFO: [Physopt 32-665] Processed cell pfm_top_i/dynamic_region/overlay_1/inst/grp_kernel_spmv_fu_683/trunc_ln2_reg_702_reg__0. 48 registers were pushed out.
INFO: [Physopt 32-896] DSP pfm_top_i/static_region/brd_mgmt_scheduler/board_management/microblaze_board_control/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/MUL_Unit_I/Use_HW_MUL.Using_DSP48_Architectures.Doing_mul64.Virtex_MUL64.dsp_module_I2/Using_DSP48E1.DSP48E1_I1/Using_FPGA.DSP48E1_I1 is not considered for optimization due to don't touch constraint
INFO: [Physopt 32-896] DSP pfm_top_i/static_region/brd_mgmt_scheduler/board_management/microblaze_board_control/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/MUL_Unit_I/Use_HW_MUL.Using_DSP48_Architectures.Doing_mul64.Virtex_MUL64.dsp_module_I3/Using_DSP48E1.DSP48E1_I1/Using_FPGA.DSP48E1_I1 is not considered for optimization due to don't touch constraint
INFO: [Physopt 32-896] DSP pfm_top_i/static_region/brd_mgmt_scheduler/board_management/microblaze_board_control/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/MUL_Unit_I/Use_HW_MUL.Using_DSP48_Architectures.Doing_mul64.Virtex_MUL64.dsp_module_I4/Using_DSP48E1.DSP48E1_I1/Using_FPGA.DSP48E1_I1 is not considered for optimization due to don't touch constraint
INFO: [Physopt 32-896] DSP pfm_top_i/static_region/brd_mgmt_scheduler/board_management/microblaze_board_control/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/MUL_Unit_I/Use_HW_MUL.Using_DSP48_Architectures.dsp_module_I1/Using_DSP48E1.DSP48E1_I1/Using_FPGA.DSP48E1_I1 is not considered for optimization due to don't touch constraint
INFO: [Physopt 32-775] End 2 Pass. Optimized 1 net or cell. Created 48 new cells, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00.33 ; elapsed = 00:00:00.34 . Memory (MB): peak = 16289.863 ; gain = 0.000 ; free physical = 12197 ; free virtual = 454834
INFO: [Physopt 32-1123] No candidate cells found for Shift Register to Pipeline optimization
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-677] No candidate cells for Shift Register optimization found in the design
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-526] No candidate cells for BRAM register optimization found in the design
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-846] No candidate cells for URAM register optimization found in the design
INFO: [Physopt 32-775] End 2 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-949] No candidate nets found for dynamic/static region interface net replication
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00.10 ; elapsed = 00:00:00.10 . Memory (MB): peak = 16289.863 ; gain = 0.000 ; free physical = 12240 ; free virtual = 454779
INFO: [Physopt 32-64] No nets found for fanout-optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00.10 ; elapsed = 00:00:00.10 . Memory (MB): peak = 16289.863 ; gain = 0.000 ; free physical = 12013 ; free virtual = 454569

Summary of Physical Synthesis Optimizations
============================================


-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  Optimization                                     |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  LUT Combining                                    |         1000  |           3205  |                  4205  |           0  |           1  |  00:00:11  |
|  Retime                                           |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Equivalent Driver Rewiring                       |            0  |             15  |                   134  |           0  |           1  |  00:00:54  |
|  Very High Fanout                                 |           86  |              0  |                    10  |           0  |           1  |  00:00:16  |
|  Critical Cell                                    |            1  |              0  |                     1  |           0  |           1  |  00:00:00  |
|  DSP Register                                     |           48  |              0  |                     1  |           8  |           1  |  00:00:02  |
|  Shift Register to Pipeline                       |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Shift Register                                   |            0  |              0  |                     0  |           0  |           1  |  00:00:01  |
|  BRAM Register                                    |            0  |              0  |                     0  |         204  |           1  |  00:00:01  |
|  URAM Register                                    |            0  |              0  |                     0  |           0  |           1  |  00:00:01  |
|  Dynamic/Static Region Interface Net Replication  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Fanout                                           |            0  |              0  |                     0  |           0  |           1  |  00:00:01  |
|  Total                                            |         1135  |           3220  |                  4351  |         212  |          12  |  00:01:28  |
-----------------------------------------------------------------------------------------------------------------------------------------------------------


Phase 2.5.1 Physical Synthesis In Placer | Checksum: 162f59dec

Time (s): cpu = 01:13:22 ; elapsed = 00:51:27 . Memory (MB): peak = 16289.863 ; gain = 4016.551 ; free physical = 11287 ; free virtual = 453963
Phase 2.5 Global Placement Core | Checksum: 11b764291

Time (s): cpu = 01:17:26 ; elapsed = 00:55:04 . Memory (MB): peak = 16289.863 ; gain = 4016.551 ; free physical = 11754 ; free virtual = 454449
Phase 2 Global Placement | Checksum: 11b764291

Time (s): cpu = 01:17:28 ; elapsed = 00:55:06 . Memory (MB): peak = 16289.863 ; gain = 4016.551 ; free physical = 12018 ; free virtual = 454713

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 1b5246c80

Time (s): cpu = 01:18:45 ; elapsed = 00:55:53 . Memory (MB): peak = 16289.863 ; gain = 4016.551 ; free physical = 11513 ; free virtual = 454215

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 1f9e93590

Time (s): cpu = 01:21:26 ; elapsed = 00:57:28 . Memory (MB): peak = 16289.863 ; gain = 4016.551 ; free physical = 11111 ; free virtual = 453824

Phase 3.3 Small Shape DP

Phase 3.3.1 Small Shape Clustering
Phase 3.3.1 Small Shape Clustering | Checksum: 239888040

Time (s): cpu = 01:26:15 ; elapsed = 01:00:34 . Memory (MB): peak = 16289.863 ; gain = 4016.551 ; free physical = 10410 ; free virtual = 453133

Phase 3.3.2 Flow Legalize Slice Clusters
Phase 3.3.2 Flow Legalize Slice Clusters | Checksum: 1e45b58f9

Time (s): cpu = 01:26:35 ; elapsed = 01:00:47 . Memory (MB): peak = 16289.863 ; gain = 4016.551 ; free physical = 9993 ; free virtual = 452727

Phase 3.3.3 Slice Area Swap
Phase 3.3.3 Slice Area Swap | Checksum: 18cd117cc

Time (s): cpu = 01:27:59 ; elapsed = 01:01:47 . Memory (MB): peak = 16289.863 ; gain = 4016.551 ; free physical = 9476 ; free virtual = 452581
Phase 3.3 Small Shape DP | Checksum: 1d77dd4ff

Time (s): cpu = 01:30:25 ; elapsed = 01:02:56 . Memory (MB): peak = 16289.863 ; gain = 4016.551 ; free physical = 8865 ; free virtual = 452036

Phase 3.4 Place Remaining
Phase 3.4 Place Remaining | Checksum: 1d77dd4ff

Time (s): cpu = 01:30:31 ; elapsed = 01:03:02 . Memory (MB): peak = 16289.863 ; gain = 4016.551 ; free physical = 8835 ; free virtual = 452007

Phase 3.5 Re-assign LUT pins
Phase 3.5 Re-assign LUT pins | Checksum: 1d29a8282

Time (s): cpu = 01:31:03 ; elapsed = 01:03:29 . Memory (MB): peak = 16289.863 ; gain = 4016.551 ; free physical = 10296 ; free virtual = 453470

Phase 3.6 Pipeline Register Optimization
Phase 3.6 Pipeline Register Optimization | Checksum: 1d29a8282

Time (s): cpu = 01:31:10 ; elapsed = 01:03:36 . Memory (MB): peak = 16289.863 ; gain = 4016.551 ; free physical = 10501 ; free virtual = 453676

Phase 3.7 Fast Optimization
Phase 3.7 Fast Optimization | Checksum: e4b5a739

Time (s): cpu = 01:37:50 ; elapsed = 01:06:38 . Memory (MB): peak = 16289.863 ; gain = 4016.551 ; free physical = 10281 ; free virtual = 453470
Phase 3 Detail Placement | Checksum: e4b5a739

Time (s): cpu = 01:37:56 ; elapsed = 01:06:44 . Memory (MB): peak = 16289.863 ; gain = 4016.551 ; free physical = 10280 ; free virtual = 453470

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
WARNING: [Constraints 18-633] Creating clock pfm_top_i/static_region/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pfm_top_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.pfm_top_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[24].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK with 16 sources. [/home/ziyuanwang/GraphLily/generate_bitstream/build_balance_valtunsigned.2.4/proj/build_dir.hw/link/vivado/vpl/prj/prj.runs/impl_1/ip_pcie4_uscale_plus_x1y0.xdc:113]
INFO: [Timing 38-35] Done setting XDC timing constraints.
WARNING: [Timing 38-3] User defined clock exists on pin pfm_top_i/static_region/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pfm_top_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.pfm_top_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[24].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK [See /home/ziyuanwang/GraphLily/generate_bitstream/build_balance_valtunsigned.2.4/proj/build_dir.hw/link/vivado/vpl/prj/prj.runs/impl_1/ip_pcie4_uscale_plus_x1y0.xdc:113] and will prevent any subsequent automatic derivation of generated clocks on that pin. If the user defined clock specifies '-add', any existing auto-derived clocks on that pin are retained.
WARNING: [Timing 38-3] User defined clock exists on pin pfm_top_i/static_region/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pfm_top_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.pfm_top_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[24].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK [See /home/ziyuanwang/GraphLily/generate_bitstream/build_balance_valtunsigned.2.4/proj/build_dir.hw/link/vivado/vpl/prj/prj.runs/impl_1/ip_pcie4_uscale_plus_x1y0.xdc:113] and will prevent any subsequent automatic derivation of generated clocks on that pin. If the user defined clock specifies '-add', any existing auto-derived clocks on that pin are retained.
WARNING: [Timing 38-3] User defined clock exists on pin pfm_top_i/static_region/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pfm_top_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.pfm_top_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[24].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK [See /home/ziyuanwang/GraphLily/generate_bitstream/build_balance_valtunsigned.2.4/proj/build_dir.hw/link/vivado/vpl/prj/prj.runs/impl_1/ip_pcie4_uscale_plus_x1y0.xdc:113] and will prevent any subsequent automatic derivation of generated clocks on that pin. If the user defined clock specifies '-add', any existing auto-derived clocks on that pin are retained.
WARNING: [Timing 38-3] User defined clock exists on pin pfm_top_i/static_region/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pfm_top_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.pfm_top_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[24].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK [See /home/ziyuanwang/GraphLily/generate_bitstream/build_balance_valtunsigned.2.4/proj/build_dir.hw/link/vivado/vpl/prj/prj.runs/impl_1/ip_pcie4_uscale_plus_x1y0.xdc:113] and will prevent any subsequent automatic derivation of generated clocks on that pin. If the user defined clock specifies '-add', any existing auto-derived clocks on that pin are retained.
WARNING: [Timing 38-3] User defined clock exists on pin pfm_top_i/static_region/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pfm_top_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.pfm_top_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[25].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK [See /home/ziyuanwang/GraphLily/generate_bitstream/build_balance_valtunsigned.2.4/proj/build_dir.hw/link/vivado/vpl/prj/prj.runs/impl_1/ip_pcie4_uscale_plus_x1y0.xdc:113] and will prevent any subsequent automatic derivation of generated clocks on that pin. If the user defined clock specifies '-add', any existing auto-derived clocks on that pin are retained.
WARNING: [Timing 38-3] User defined clock exists on pin pfm_top_i/static_region/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pfm_top_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.pfm_top_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[25].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK [See /home/ziyuanwang/GraphLily/generate_bitstream/build_balance_valtunsigned.2.4/proj/build_dir.hw/link/vivado/vpl/prj/prj.runs/impl_1/ip_pcie4_uscale_plus_x1y0.xdc:113] and will prevent any subsequent automatic derivation of generated clocks on that pin. If the user defined clock specifies '-add', any existing auto-derived clocks on that pin are retained.
WARNING: [Timing 38-3] User defined clock exists on pin pfm_top_i/static_region/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pfm_top_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.pfm_top_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[25].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK [See /home/ziyuanwang/GraphLily/generate_bitstream/build_balance_valtunsigned.2.4/proj/build_dir.hw/link/vivado/vpl/prj/prj.runs/impl_1/ip_pcie4_uscale_plus_x1y0.xdc:113] and will prevent any subsequent automatic derivation of generated clocks on that pin. If the user defined clock specifies '-add', any existing auto-derived clocks on that pin are retained.
WARNING: [Timing 38-3] User defined clock exists on pin pfm_top_i/static_region/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pfm_top_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.pfm_top_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[25].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK [See /home/ziyuanwang/GraphLily/generate_bitstream/build_balance_valtunsigned.2.4/proj/build_dir.hw/link/vivado/vpl/prj/prj.runs/impl_1/ip_pcie4_uscale_plus_x1y0.xdc:113] and will prevent any subsequent automatic derivation of generated clocks on that pin. If the user defined clock specifies '-add', any existing auto-derived clocks on that pin are retained.
WARNING: [Timing 38-3] User defined clock exists on pin pfm_top_i/static_region/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pfm_top_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.pfm_top_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[26].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK [See /home/ziyuanwang/GraphLily/generate_bitstream/build_balance_valtunsigned.2.4/proj/build_dir.hw/link/vivado/vpl/prj/prj.runs/impl_1/ip_pcie4_uscale_plus_x1y0.xdc:113] and will prevent any subsequent automatic derivation of generated clocks on that pin. If the user defined clock specifies '-add', any existing auto-derived clocks on that pin are retained.
WARNING: [Timing 38-3] User defined clock exists on pin pfm_top_i/static_region/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pfm_top_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.pfm_top_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[26].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK [See /home/ziyuanwang/GraphLily/generate_bitstream/build_balance_valtunsigned.2.4/proj/build_dir.hw/link/vivado/vpl/prj/prj.runs/impl_1/ip_pcie4_uscale_plus_x1y0.xdc:113] and will prevent any subsequent automatic derivation of generated clocks on that pin. If the user defined clock specifies '-add', any existing auto-derived clocks on that pin are retained.
WARNING: [Timing 38-3] User defined clock exists on pin pfm_top_i/static_region/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pfm_top_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.pfm_top_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[26].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK [See /home/ziyuanwang/GraphLily/generate_bitstream/build_balance_valtunsigned.2.4/proj/build_dir.hw/link/vivado/vpl/prj/prj.runs/impl_1/ip_pcie4_uscale_plus_x1y0.xdc:113] and will prevent any subsequent automatic derivation of generated clocks on that pin. If the user defined clock specifies '-add', any existing auto-derived clocks on that pin are retained.
WARNING: [Timing 38-3] User defined clock exists on pin pfm_top_i/static_region/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pfm_top_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.pfm_top_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[26].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK [See /home/ziyuanwang/GraphLily/generate_bitstream/build_balance_valtunsigned.2.4/proj/build_dir.hw/link/vivado/vpl/prj/prj.runs/impl_1/ip_pcie4_uscale_plus_x1y0.xdc:113] and will prevent any subsequent automatic derivation of generated clocks on that pin. If the user defined clock specifies '-add', any existing auto-derived clocks on that pin are retained.
WARNING: [Timing 38-3] User defined clock exists on pin pfm_top_i/static_region/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pfm_top_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.pfm_top_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[27].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK [See /home/ziyuanwang/GraphLily/generate_bitstream/build_balance_valtunsigned.2.4/proj/build_dir.hw/link/vivado/vpl/prj/prj.runs/impl_1/ip_pcie4_uscale_plus_x1y0.xdc:113] and will prevent any subsequent automatic derivation of generated clocks on that pin. If the user defined clock specifies '-add', any existing auto-derived clocks on that pin are retained.
WARNING: [Timing 38-3] User defined clock exists on pin pfm_top_i/static_region/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pfm_top_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.pfm_top_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[27].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK [See /home/ziyuanwang/GraphLily/generate_bitstream/build_balance_valtunsigned.2.4/proj/build_dir.hw/link/vivado/vpl/prj/prj.runs/impl_1/ip_pcie4_uscale_plus_x1y0.xdc:113] and will prevent any subsequent automatic derivation of generated clocks on that pin. If the user defined clock specifies '-add', any existing auto-derived clocks on that pin are retained.
WARNING: [Timing 38-3] User defined clock exists on pin pfm_top_i/static_region/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pfm_top_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.pfm_top_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[27].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK [See /home/ziyuanwang/GraphLily/generate_bitstream/build_balance_valtunsigned.2.4/proj/build_dir.hw/link/vivado/vpl/prj/prj.runs/impl_1/ip_pcie4_uscale_plus_x1y0.xdc:113] and will prevent any subsequent automatic derivation of generated clocks on that pin. If the user defined clock specifies '-add', any existing auto-derived clocks on that pin are retained.
WARNING: [Timing 38-3] User defined clock exists on pin pfm_top_i/static_region/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pfm_top_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.pfm_top_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[27].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK [See /home/ziyuanwang/GraphLily/generate_bitstream/build_balance_valtunsigned.2.4/proj/build_dir.hw/link/vivado/vpl/prj/prj.runs/impl_1/ip_pcie4_uscale_plus_x1y0.xdc:113] and will prevent any subsequent automatic derivation of generated clocks on that pin. If the user defined clock specifies '-add', any existing auto-derived clocks on that pin are retained.
WARNING: [Timing 38-3] User defined clock exists on pin pfm_top_i/static_region/base_clocking/clkwiz_kernel/inst/CLK_CORE_DRP_I/clk_inst/mmcme4_adv_inst/CLKOUT0 [See /home/ziyuanwang/GraphLily/generate_bitstream/build_balance_valtunsigned.2.4/proj/build_dir.hw/link/vivado/vpl/output/_user_impl_clk.xdc:3] and will prevent any subsequent automatic derivation of generated clocks on that pin. If the user defined clock specifies '-add', any existing auto-derived clocks on that pin are retained.

Phase 4.1.1 Post Placement Optimization
Post Placement Optimization Initialization | Checksum: 1760fa578

Phase 4.1.1.1 BUFG Insertion

Starting Physical Synthesis Task

Phase 1 Physical Synthesis Initialization
INFO: [Physopt 32-721] Multithreading enabled for phys_opt_design using a maximum of 8 CPUs
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-7.746 | TNS=-224236.224 |
Phase 1 Physical Synthesis Initialization | Checksum: 25491eb75

Time (s): cpu = 00:01:10 ; elapsed = 00:00:31 . Memory (MB): peak = 16289.863 ; gain = 0.000 ; free physical = 9166 ; free virtual = 452514
INFO: [Place 46-35] Processed net pfm_top_i/dynamic_region/overlay_1/inst/grp_kernel_spmv_fu_683/grp_dataflow_parent_loop_proc_fu_325/dataflow_in_loop_VITIS_LOOP_495_4_U0/compute_spmv_one_channel_1_U0/grp_shuffler_1p_shuffle_1_inout_type_shuffle_1_inout_value_type_8u_8u_7u_s_fu_393/grp_shuffler_1p_shuffle_1_inout_type_shuffle_1_inout_value_type_8u_8u_7u_Pipeline_loop_shuffle_pipeline_fu_105/grp_arbiter_1p_8u_8u_7u_s_fu_832/E[0], inserted BUFG to drive 1486 loads.
INFO: [Place 46-45] Replicated bufg driver pfm_top_i/dynamic_region/overlay_1/inst/grp_kernel_spmv_fu_683/grp_dataflow_parent_loop_proc_fu_325/dataflow_in_loop_VITIS_LOOP_495_4_U0/compute_spmv_one_channel_1_U0/grp_shuffler_1p_shuffle_1_inout_type_shuffle_1_inout_value_type_8u_8u_7u_s_fu_393/grp_shuffler_1p_shuffle_1_inout_type_shuffle_1_inout_value_type_8u_8u_7u_Pipeline_loop_shuffle_pipeline_fu_105/grp_arbiter_1p_8u_8u_7u_s_fu_832/ap_ce_reg_reg_replica
INFO: [Place 46-35] Processed net pfm_top_i/dynamic_region/overlay_1/inst/grp_kernel_spmv_fu_683/grp_dataflow_parent_loop_proc_fu_325/dataflow_in_loop_VITIS_LOOP_495_4_U0/compute_spmv_one_channel_2_U0/grp_shuffler_1p_shuffle_1_inout_type_shuffle_1_inout_value_type_8u_8u_7u_s_fu_393/grp_shuffler_1p_shuffle_1_inout_type_shuffle_1_inout_value_type_8u_8u_7u_Pipeline_loop_shuffle_pipeline_fu_105/grp_arbiter_1p_8u_8u_7u_s_fu_832/E[0], inserted BUFG to drive 1486 loads.
INFO: [Place 46-45] Replicated bufg driver pfm_top_i/dynamic_region/overlay_1/inst/grp_kernel_spmv_fu_683/grp_dataflow_parent_loop_proc_fu_325/dataflow_in_loop_VITIS_LOOP_495_4_U0/compute_spmv_one_channel_2_U0/grp_shuffler_1p_shuffle_1_inout_type_shuffle_1_inout_value_type_8u_8u_7u_s_fu_393/grp_shuffler_1p_shuffle_1_inout_type_shuffle_1_inout_value_type_8u_8u_7u_Pipeline_loop_shuffle_pipeline_fu_105/grp_arbiter_1p_8u_8u_7u_s_fu_832/ap_ce_reg_reg_replica
INFO: [Place 46-35] Processed net pfm_top_i/dynamic_region/overlay_1/inst/grp_kernel_spmv_fu_683/grp_dataflow_parent_loop_proc_fu_325/dataflow_in_loop_VITIS_LOOP_495_4_U0/compute_spmv_one_channel_2_U0/grp_ufixed_pe_cluster_spmv_uram_ap_ufixed_32_8_0_0_0_char_shuffle_2_inout_type_8u_3u_128000u_s_fu_475/ufixed_pe_cluster_spmv_uram_part2_ap_ufixed_32_8_0_0_0_char_8u_128000u_3u_U0/grp_ufixed_pe_cluster_spmv_uram_part2_ap_ufixed_32_8_0_0_0_char_8u_128000u_3u_Pipeline_loop_pe_part2_fu_74/flow_control_loop_pipe_sequential_init_U/SR[0], inserted BUFG to drive 1600 loads.
INFO: [Place 46-35] Processed net pfm_top_i/dynamic_region/overlay_1/inst/grp_kernel_spmv_fu_683/grp_dataflow_parent_loop_proc_fu_325/dataflow_in_loop_VITIS_LOOP_495_4_U0/compute_spmv_one_channel_U0/grp_ufixed_pe_cluster_spmv_uram_ap_ufixed_32_8_0_0_0_char_shuffle_2_inout_type_8u_3u_128000u_s_fu_475/ufixed_pe_cluster_spmv_uram_part2_ap_ufixed_32_8_0_0_0_char_8u_128000u_3u_U0/grp_ufixed_pe_cluster_spmv_uram_part2_ap_ufixed_32_8_0_0_0_char_8u_128000u_3u_Pipeline_loop_pe_part2_fu_74/flow_control_loop_pipe_sequential_init_U/SR[0], inserted BUFG to drive 1600 loads.
INFO: [Place 46-35] Processed net pfm_top_i/dynamic_region/overlay_1/inst/grp_kernel_spmv_fu_683/grp_dataflow_parent_loop_proc_fu_325/dataflow_in_loop_VITIS_LOOP_495_4_U0/compute_spmv_one_channel_1_U0/grp_ufixed_pe_cluster_spmv_uram_ap_ufixed_32_8_0_0_0_char_shuffle_2_inout_type_8u_3u_128000u_s_fu_475/ufixed_pe_cluster_spmv_uram_part2_ap_ufixed_32_8_0_0_0_char_8u_128000u_3u_U0/grp_ufixed_pe_cluster_spmv_uram_part2_ap_ufixed_32_8_0_0_0_char_8u_128000u_3u_Pipeline_loop_pe_part2_fu_74/flow_control_loop_pipe_sequential_init_U/SR[0], inserted BUFG to drive 1591 loads.
INFO: [Place 46-35] Processed net pfm_top_i/dynamic_region/overlay_1/inst/grp_kernel_spmv_fu_683/grp_dataflow_parent_loop_proc_fu_325/dataflow_in_loop_VITIS_LOOP_495_4_U0/compute_spmv_one_channel_3_U0/grp_ufixed_pe_cluster_spmv_uram_ap_ufixed_32_8_0_0_0_char_shuffle_2_inout_type_8u_3u_128000u_s_fu_475/ufixed_pe_cluster_spmv_uram_part2_ap_ufixed_32_8_0_0_0_char_8u_128000u_3u_U0/grp_ufixed_pe_cluster_spmv_uram_part2_ap_ufixed_32_8_0_0_0_char_8u_128000u_3u_Pipeline_loop_pe_part2_fu_74/flow_control_loop_pipe_sequential_init_U/SR[0], inserted BUFG to drive 1494 loads.
INFO: [Place 46-35] Processed net pfm_top_i/dynamic_region/overlay_1/inst/grp_kernel_spmspv_fu_860/grp_compute_spmspv_fu_371/ufixed_pe_cluster_spmspv_uram_ap_ufixed_32_8_0_0_0_char_shuffle_inout_type_4u_8u_3u_32000u_U0/ufixed_pe_cluster_spmspv_uram_part2_ap_ufixed_32_8_0_0_0_char_4u_8u_32000u_3u_U0/grp_ufixed_pe_cluster_spmspv_uram_part2_ap_ufixed_32_8_0_0_0_char_4u_8u_32000u_3u_Pipeline_loop_pe_part2_fu_122/flow_control_loop_pipe_sequential_init_U/SR[0], inserted BUFG to drive 1144 loads.
INFO: [Place 46-35] Processed net pfm_top_i/dynamic_region/overlay_1/inst/grp_kernel_spmv_fu_683/grp_dataflow_parent_loop_proc_fu_325/dataflow_in_loop_VITIS_LOOP_495_4_U0/compute_spmv_one_channel_2_U0/grp_ufixed_pe_cluster_spmv_uram_ap_ufixed_32_8_0_0_0_char_shuffle_2_inout_type_8u_3u_128000u_s_fu_475/ufixed_pe_cluster_spmv_uram_part2_ap_ufixed_32_8_0_0_0_char_8u_128000u_3u_U0/grp_ufixed_pe_cluster_spmv_uram_part2_ap_ufixed_32_8_0_0_0_char_8u_128000u_3u_Pipeline_loop_pe_part2_fu_74/ap_enable_reg_pp0_iter2_reg_1, inserted BUFG to drive 1064 loads.
INFO: [Place 46-56] BUFG insertion identified 8 candidate nets. Inserted BUFG: 8, Replicated BUFG Driver: 2, Skipped due to Placement/Routing Conflicts: 0, Skipped due to Timing Degradation: 0, Skipped due to Illegal Netlist: 0.
Ending Physical Synthesis Task | Checksum: 2324f6a13

Time (s): cpu = 00:02:00 ; elapsed = 00:01:06 . Memory (MB): peak = 16289.863 ; gain = 0.000 ; free physical = 9017 ; free virtual = 452552
Phase 4.1.1.1 BUFG Insertion | Checksum: 1d34590e2

Time (s): cpu = 01:49:28 ; elapsed = 01:12:57 . Memory (MB): peak = 16289.863 ; gain = 4016.551 ; free physical = 9033 ; free virtual = 452569

Phase 4.1.1.2 BUFG Replication
INFO: [Place 46-71] Processed net pfm_top_i/dynamic_region/overlay_1/inst/ap_rst_n_inv_BUFG, BUFG replication was skipped in SLR 2 because it worsened timing.
INFO: [Place 46-55] Replicated BUFG and its driver to drive 11236 loads in SLR 1 of net pfm_top_i/dynamic_region/overlay_1/inst/ap_rst_n_inv_BUFG
INFO: [Place 46-63] BUFG replication identified 1 candidate nets: Replicated nets: 1, Replicated BUFGs: 1, Replicated BUFG Driver: 1, Skipped due to Placement / Routing Conflict: 0, Skipped due to Timing: 1, Skipped due to constraints: 0
Phase 4.1.1.2 BUFG Replication | Checksum: 141a874cd

Time (s): cpu = 01:50:48 ; elapsed = 01:14:16 . Memory (MB): peak = 16289.863 ; gain = 4016.551 ; free physical = 9203 ; free virtual = 452747

Phase 4.1.1.3 Post Placement Timing Optimization
INFO: [Place 30-746] Post Placement Timing Summary WNS=-7.470. For the most accurate timing information please run report_timing.
Phase 4.1.1.3 Post Placement Timing Optimization | Checksum: 26a18939a

Time (s): cpu = 01:59:10 ; elapsed = 01:22:05 . Memory (MB): peak = 16289.863 ; gain = 4016.551 ; free physical = 7577 ; free virtual = 451779

Phase 4.1.1.4 Replication
INFO: [Place 46-19] Post Replication Timing Summary WNS=-7.470. For the most accurate timing information please run report_timing.
Phase 4.1.1.4 Replication | Checksum: 26a18939a

Time (s): cpu = 01:59:19 ; elapsed = 01:22:15 . Memory (MB): peak = 16289.863 ; gain = 4016.551 ; free physical = 7751 ; free virtual = 451953

Time (s): cpu = 01:59:19 ; elapsed = 01:22:15 . Memory (MB): peak = 16289.863 ; gain = 4016.551 ; free physical = 7762 ; free virtual = 451965
Phase 4.1 Post Commit Optimization | Checksum: 26a18939a

Time (s): cpu = 01:59:24 ; elapsed = 01:22:20 . Memory (MB): peak = 16289.863 ; gain = 4016.551 ; free physical = 7763 ; free virtual = 451966
Netlist sorting complete. Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 16777.047 ; gain = 0.000 ; free physical = 9356 ; free virtual = 453558

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: 33a08f1a1

Time (s): cpu = 02:03:01 ; elapsed = 01:24:53 . Memory (MB): peak = 16777.047 ; gain = 4503.734 ; free physical = 9428 ; free virtual = 453630

Phase 4.3 Placer Reporting

Phase 4.3.1 Print Estimated Congestion
INFO: [Place 30-612] Post-Placement Estimated Congestion 
 ________________________________________________________________________
|           | Global Congestion | Long Congestion   | Short Congestion  |
| Direction | Region Size       | Region Size       | Region Size       |
|___________|___________________|___________________|___________________|
|      North|              16x16|              16x16|              16x16|
|___________|___________________|___________________|___________________|
|      South|              16x16|              32x32|              16x16|
|___________|___________________|___________________|___________________|
|       East|                8x8|                2x2|              16x16|
|___________|___________________|___________________|___________________|
|       West|              16x16|                2x2|              16x16|
|___________|___________________|___________________|___________________|

Phase 4.3.1 Print Estimated Congestion | Checksum: 33a08f1a1

Time (s): cpu = 02:03:12 ; elapsed = 01:25:04 . Memory (MB): peak = 16777.047 ; gain = 4503.734 ; free physical = 9571 ; free virtual = 453773
Phase 4.3 Placer Reporting | Checksum: 33a08f1a1

Time (s): cpu = 02:03:21 ; elapsed = 01:25:13 . Memory (MB): peak = 16777.047 ; gain = 4503.734 ; free physical = 9133 ; free virtual = 453336

Phase 4.4 Final Placement Cleanup
Netlist sorting complete. Time (s): cpu = 00:00:00.10 ; elapsed = 00:00:00.10 . Memory (MB): peak = 16777.047 ; gain = 0.000 ; free physical = 9138 ; free virtual = 453341

Time (s): cpu = 02:03:21 ; elapsed = 01:25:13 . Memory (MB): peak = 16777.047 ; gain = 4503.734 ; free physical = 9138 ; free virtual = 453341
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 2b8e039a3

Time (s): cpu = 02:03:30 ; elapsed = 01:25:22 . Memory (MB): peak = 16777.047 ; gain = 4503.734 ; free physical = 9107 ; free virtual = 453310
Ending Placer Task | Checksum: 1e1425951

Time (s): cpu = 02:03:31 ; elapsed = 01:25:23 . Memory (MB): peak = 16777.047 ; gain = 4503.734 ; free physical = 9110 ; free virtual = 453313
INFO: [Common 17-83] Releasing license: Implementation
513 Infos, 1037 Warnings, 4 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 02:13:48 ; elapsed = 01:30:34 . Memory (MB): peak = 16777.047 ; gain = 4731.770 ; free physical = 10912 ; free virtual = 455114
source /home/ziyuanwang/GraphLily/generate_bitstream/build_balance_valtunsigned.2.4/proj/build_dir.hw/link/vivado/vpl/scripts/impl_1/_full_place_post.tcl
report_accelerator_utilization: Time (s): cpu = 00:00:33 ; elapsed = 00:00:34 . Memory (MB): peak = 16777.047 ; gain = 0.000 ; free physical = 10729 ; free virtual = 454931
INFO: System Diagram: Run step: placed

report_utilization: Time (s): cpu = 00:01:24 ; elapsed = 00:01:26 . Memory (MB): peak = 16777.047 ; gain = 0.000 ; free physical = 9504 ; free virtual = 453626
report_utilization: Time (s): cpu = 00:00:55 ; elapsed = 00:00:56 . Memory (MB): peak = 16777.047 ; gain = 0.000 ; free physical = 10863 ; free virtual = 454570
Command: phys_opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xcu280'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xcu280'
INFO: [Vivado_Tcl 4-1435] PhysOpt_Tcl_Interface Runtime Before Starting Physical Synthesis Task | CPU: 508.05s |  WALL: 220.82s
Netlist sorting complete. Time (s): cpu = 00:00:00.14 ; elapsed = 00:00:00.15 . Memory (MB): peak = 16777.047 ; gain = 0.000 ; free physical = 10771 ; free virtual = 454974

Starting Physical Synthesis Task

Phase 1 Physical Synthesis Initialization
INFO: [Physopt 32-245] Routed nets are present in the design. phys_opt_design will optimize unrouted part of the design.
INFO: [Physopt 32-721] Multithreading enabled for phys_opt_design using a maximum of 8 CPUs
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-7.470 | TNS=-201583.622 |
Phase 1 Physical Synthesis Initialization | Checksum: d303bca0

Time (s): cpu = 00:10:19 ; elapsed = 00:09:23 . Memory (MB): peak = 16777.047 ; gain = 0.000 ; free physical = 10456 ; free virtual = 454659
INFO: [Physopt 32-245] Routed nets are present in the design. phys_opt_design will optimize unrouted part of the design.
INFO: [Physopt 32-801] Found 2 high priority path groups.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-7.470 | TNS=-201583.622 |

Phase 2 DSP Register Optimization
INFO: [Physopt 32-896] DSP pfm_top_i/static_region/brd_mgmt_scheduler/board_management/microblaze_board_control/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/MUL_Unit_I/Use_HW_MUL.Using_DSP48_Architectures.Doing_mul64.Virtex_MUL64.dsp_module_I2/Using_DSP48E1.DSP48E1_I1/Using_FPGA.DSP48E1_I1 is not considered for optimization due to don't touch constraint
INFO: [Physopt 32-896] DSP pfm_top_i/static_region/brd_mgmt_scheduler/board_management/microblaze_board_control/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/MUL_Unit_I/Use_HW_MUL.Using_DSP48_Architectures.Doing_mul64.Virtex_MUL64.dsp_module_I3/Using_DSP48E1.DSP48E1_I1/Using_FPGA.DSP48E1_I1 is not considered for optimization due to don't touch constraint
INFO: [Physopt 32-896] DSP pfm_top_i/static_region/brd_mgmt_scheduler/board_management/microblaze_board_control/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/MUL_Unit_I/Use_HW_MUL.Using_DSP48_Architectures.Doing_mul64.Virtex_MUL64.dsp_module_I4/Using_DSP48E1.DSP48E1_I1/Using_FPGA.DSP48E1_I1 is not considered for optimization due to don't touch constraint
INFO: [Physopt 32-896] DSP pfm_top_i/static_region/brd_mgmt_scheduler/board_management/microblaze_board_control/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/MUL_Unit_I/Use_HW_MUL.Using_DSP48_Architectures.dsp_module_I1/Using_DSP48E1.DSP48E1_I1/Using_FPGA.DSP48E1_I1 is not considered for optimization due to don't touch constraint
INFO: [Physopt 32-456] No candidate cells for DSP register optimization found in the design.
INFO: [Physopt 32-775] End 2 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Phase 2 DSP Register Optimization | Checksum: d303bca0

Time (s): cpu = 00:11:28 ; elapsed = 00:09:56 . Memory (MB): peak = 16777.047 ; gain = 0.000 ; free physical = 10350 ; free virtual = 454553

Phase 3 Critical Path Optimization
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-7.470 | TNS=-201583.622 |
INFO: [Physopt 32-702] Processed net pfm_top_i/dynamic_region/overlay_1/inst/out_uram_spmv_V_8_U/overlay_out_uram_spmv_V_XPM_MEMORY_URAM_2R1W_ram_U/xpm_memory_tdpram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_uram_15_n_22. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net pfm_top_i/dynamic_region/overlay_1/inst/grp_kernel_spmv_fu_683/grp_kernel_spmv_Pipeline_loop_initialize_out_uram_fu_256_ap_start_reg_repN_1.  Re-placed instance pfm_top_i/dynamic_region/overlay_1/inst/grp_kernel_spmv_fu_683/grp_kernel_spmv_Pipeline_loop_initialize_out_uram_fu_256_ap_start_reg_reg_replica_1
INFO: [Physopt 32-735] Processed net pfm_top_i/dynamic_region/overlay_1/inst/grp_kernel_spmv_fu_683/grp_kernel_spmv_Pipeline_loop_initialize_out_uram_fu_256_ap_start_reg_repN_1. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-7.456 | TNS=-201291.972 |
INFO: [Physopt 32-702] Processed net pfm_top_i/dynamic_region/overlay_1/inst/grp_kernel_spmv_fu_683/grp_kernel_spmv_Pipeline_loop_initialize_out_uram_fu_256_ap_start_reg_repN_1. Optimizations did not improve timing on the net.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 6 pins.
INFO: [Physopt 32-735] Processed net pfm_top_i/dynamic_region/overlay_1/inst/grp_kernel_spmv_fu_683/grp_kernel_spmv_Pipeline_loop_initialize_out_uram_fu_256/flow_control_loop_pipe_sequential_init_U/ap_CS_fsm_reg[10]_rep__4_6[0]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-7.421 | TNS=-201280.767 |
INFO: [Physopt 32-663] Processed net pfm_top_i/dynamic_region/overlay_1/inst/grp_kernel_spmv_fu_683/grp_kernel_spmv_Pipeline_loop_initialize_out_uram_fu_256/flow_control_loop_pipe_sequential_init_U/ap_CS_fsm_reg[10]_rep__4_6[0].  Re-placed instance pfm_top_i/dynamic_region/overlay_1/inst/grp_kernel_spmv_fu_683/grp_kernel_spmv_Pipeline_loop_initialize_out_uram_fu_256/flow_control_loop_pipe_sequential_init_U/xpm_memory_tdpram_inst_i_1__19
INFO: [Physopt 32-735] Processed net pfm_top_i/dynamic_region/overlay_1/inst/grp_kernel_spmv_fu_683/grp_kernel_spmv_Pipeline_loop_initialize_out_uram_fu_256/flow_control_loop_pipe_sequential_init_U/ap_CS_fsm_reg[10]_rep__4_6[0]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-7.416 | TNS=-201293.733 |
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 6 pins.
INFO: [Physopt 32-735] Processed net pfm_top_i/dynamic_region/overlay_1/inst/grp_kernel_spmv_fu_683/grp_kernel_spmv_Pipeline_loop_initialize_out_uram_fu_256/flow_control_loop_pipe_sequential_init_U/ap_CS_fsm_reg[10]_rep__4_6[0]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-7.378 | TNS=-201281.568 |
INFO: [Physopt 32-702] Processed net pfm_top_i/dynamic_region/overlay_1/inst/grp_kernel_spmv_fu_683/grp_kernel_spmv_Pipeline_loop_initialize_out_uram_fu_256/flow_control_loop_pipe_sequential_init_U/ap_CS_fsm_reg[10]_rep__4_6[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net pfm_top_i/dynamic_region/overlay_1/inst/grp_kernel_spmv_fu_683/grp_kernel_spmv_Pipeline_loop_initialize_out_uram_fu_256/flow_control_loop_pipe_sequential_init_U/CO[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 64 pins.
INFO: [Physopt 32-735] Processed net pfm_top_i/dynamic_region/overlay_1/inst/grp_kernel_spmv_fu_683/grp_kernel_spmv_Pipeline_loop_initialize_out_uram_fu_256/flow_control_loop_pipe_sequential_init_U/xpm_memory_tdpram_inst_i_109_n_9. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-7.376 | TNS=-201211.675 |
INFO: [Physopt 32-702] Processed net pfm_top_i/dynamic_region/overlay_1/inst/grp_kernel_spmv_fu_683/grp_kernel_spmv_Pipeline_loop_initialize_out_uram_fu_256/flow_control_loop_pipe_sequential_init_U/div21_reg_721_reg[27][0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 74 pins.
INFO: [Physopt 32-735] Processed net pfm_top_i/dynamic_region/overlay_1/inst/grp_kernel_spmv_fu_683/grp_kernel_spmv_Pipeline_loop_initialize_out_uram_fu_256/flow_control_loop_pipe_sequential_init_U/xpm_memory_tdpram_inst_i_101_n_9. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-7.372 | TNS=-201158.953 |
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 64 pins.
INFO: [Physopt 32-735] Processed net pfm_top_i/dynamic_region/overlay_1/inst/grp_kernel_spmv_fu_683/grp_kernel_spmv_Pipeline_loop_initialize_out_uram_fu_256/flow_control_loop_pipe_sequential_init_U/xpm_memory_tdpram_inst_i_108_n_9. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-7.370 | TNS=-201066.097 |
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 74 pins.
INFO: [Physopt 32-735] Processed net pfm_top_i/dynamic_region/overlay_1/inst/grp_kernel_spmv_fu_683/grp_kernel_spmv_Pipeline_loop_initialize_out_uram_fu_256/flow_control_loop_pipe_sequential_init_U/xpm_memory_tdpram_inst_i_100_n_9. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-7.364 | TNS=-200671.726 |
INFO: [Physopt 32-702] Processed net pfm_top_i/dynamic_region/overlay_1/inst/grp_kernel_spmv_fu_683/grp_kernel_spmv_Pipeline_loop_initialize_out_uram_fu_256/flow_control_loop_pipe_sequential_init_U/xpm_memory_tdpram_inst_i_108_n_9. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net pfm_top_i/dynamic_region/overlay_1/inst/grp_kernel_spmv_fu_683/grp_kernel_spmv_Pipeline_loop_initialize_out_uram_fu_256/flow_control_loop_pipe_sequential_init_U/grp_kernel_spmv_Pipeline_loop_initialize_out_uram_fu_256_out_uram_0_0_address0[11]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net pfm_top_i/dynamic_region/overlay_1/inst/out_uram_spmv_V_8_U/overlay_out_uram_spmv_V_XPM_MEMORY_URAM_2R1W_ram_U/xpm_memory_tdpram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_uram_15_n_22. Optimizations did not improve timing on the net.
INFO: [Physopt 32-81] Processed net pfm_top_i/dynamic_region/overlay_1/inst/grp_kernel_spmv_fu_683/grp_kernel_spmv_Pipeline_loop_initialize_out_uram_fu_256_ap_start_reg_repN_1. Replicated 1 times.
INFO: [Physopt 32-735] Processed net pfm_top_i/dynamic_region/overlay_1/inst/grp_kernel_spmv_fu_683/grp_kernel_spmv_Pipeline_loop_initialize_out_uram_fu_256_ap_start_reg_repN_1. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-7.362 | TNS=-200629.584 |
INFO: [Physopt 32-702] Processed net pfm_top_i/dynamic_region/overlay_1/inst/grp_kernel_spmv_fu_683/grp_kernel_spmv_Pipeline_loop_initialize_out_uram_fu_256_ap_start_reg_repN_1. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net pfm_top_i/dynamic_region/overlay_1/inst/out_uram_spmv_V_8_U/overlay_out_uram_spmv_V_XPM_MEMORY_URAM_2R1W_ram_U/xpm_memory_tdpram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_uram_15_Cas_BWEA_7[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net pfm_top_i/dynamic_region/overlay_1/inst/out_uram_spmv_V_8_U/overlay_out_uram_spmv_V_XPM_MEMORY_URAM_2R1W_ram_U/xpm_memory_tdpram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_uram_14_Cas_BWEA_6[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net pfm_top_i/dynamic_region/overlay_1/inst/out_uram_spmv_V_8_U/overlay_out_uram_spmv_V_XPM_MEMORY_URAM_2R1W_ram_U/xpm_memory_tdpram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_uram_13_Cas_BWEA_5[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net pfm_top_i/dynamic_region/overlay_1/inst/out_uram_spmv_V_8_U/overlay_out_uram_spmv_V_XPM_MEMORY_URAM_2R1W_ram_U/xpm_memory_tdpram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_uram_12_Cas_BWEA_4[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net pfm_top_i/dynamic_region/overlay_1/inst/out_uram_spmv_V_8_U/overlay_out_uram_spmv_V_XPM_MEMORY_URAM_2R1W_ram_U/xpm_memory_tdpram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_uram_11_Cas_BWEA_3[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net pfm_top_i/dynamic_region/overlay_1/inst/out_uram_spmv_V_8_U/overlay_out_uram_spmv_V_XPM_MEMORY_URAM_2R1W_ram_U/xpm_memory_tdpram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_uram_10_Cas_BWEA_2[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-81] Processed net pfm_top_i/dynamic_region/overlay_1/inst/grp_kernel_spmv_fu_683/grp_kernel_spmv_Pipeline_loop_initialize_out_uram_fu_256/flow_control_loop_pipe_sequential_init_U/ap_CS_fsm_reg[10]_rep__4_6[0]. Replicated 1 times.
INFO: [Physopt 32-735] Processed net pfm_top_i/dynamic_region/overlay_1/inst/grp_kernel_spmv_fu_683/grp_kernel_spmv_Pipeline_loop_initialize_out_uram_fu_256/flow_control_loop_pipe_sequential_init_U/ap_CS_fsm_reg[10]_rep__4_6[0]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-7.291 | TNS=-200634.720 |
INFO: [Physopt 32-702] Processed net pfm_top_i/dynamic_region/overlay_1/inst/out_uram_spmv_V_8_U/overlay_out_uram_spmv_V_XPM_MEMORY_URAM_2R1W_ram_U/xpm_memory_tdpram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_uram_14_n_15. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net pfm_top_i/dynamic_region/overlay_1/inst/out_uram_spmv_V_8_U/overlay_out_uram_spmv_V_XPM_MEMORY_URAM_2R1W_ram_U/xpm_memory_tdpram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_uram_13_n_15. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net pfm_top_i/dynamic_region/overlay_1/inst/out_uram_spmv_V_8_U/overlay_out_uram_spmv_V_XPM_MEMORY_URAM_2R1W_ram_U/xpm_memory_tdpram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_uram_12_n_15. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net pfm_top_i/dynamic_region/overlay_1/inst/out_uram_spmv_V_8_U/overlay_out_uram_spmv_V_XPM_MEMORY_URAM_2R1W_ram_U/xpm_memory_tdpram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_uram_11_n_15. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net pfm_top_i/dynamic_region/overlay_1/inst/out_uram_spmv_V_8_U/overlay_out_uram_spmv_V_XPM_MEMORY_URAM_2R1W_ram_U/xpm_memory_tdpram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_uram_10_n_15. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net pfm_top_i/dynamic_region/overlay_1/inst/out_uram_spmv_V_8_U/overlay_out_uram_spmv_V_XPM_MEMORY_URAM_2R1W_ram_U/xpm_memory_tdpram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_uram_9_n_15. Optimizations did not improve timing on the net.
INFO: [Physopt 32-601] Processed net pfm_top_i/dynamic_region/overlay_1/inst/grp_kernel_spmv_fu_683/grp_kernel_spmv_Pipeline_loop_initialize_out_uram_fu_256/flow_control_loop_pipe_sequential_init_U/ap_CS_fsm_reg[10]_rep__4_6[0]_repN. Net driver pfm_top_i/dynamic_region/overlay_1/inst/grp_kernel_spmv_fu_683/grp_kernel_spmv_Pipeline_loop_initialize_out_uram_fu_256/flow_control_loop_pipe_sequential_init_U/xpm_memory_tdpram_inst_i_1__19_replica was replaced.
INFO: [Physopt 32-735] Processed net pfm_top_i/dynamic_region/overlay_1/inst/grp_kernel_spmv_fu_683/grp_kernel_spmv_Pipeline_loop_initialize_out_uram_fu_256/flow_control_loop_pipe_sequential_init_U/ap_CS_fsm_reg[10]_rep__4_6[0]_repN. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-7.256 | TNS=-200629.351 |
INFO: [Physopt 32-601] Processed net pfm_top_i/dynamic_region/overlay_1/inst/grp_kernel_spmv_fu_683/grp_kernel_spmv_Pipeline_loop_initialize_out_uram_fu_256/flow_control_loop_pipe_sequential_init_U/ap_CS_fsm_reg[10]_rep__4_6[0]_repN. Net driver pfm_top_i/dynamic_region/overlay_1/inst/grp_kernel_spmv_fu_683/grp_kernel_spmv_Pipeline_loop_initialize_out_uram_fu_256/flow_control_loop_pipe_sequential_init_U/xpm_memory_tdpram_inst_i_1__19_replica was replaced.
INFO: [Physopt 32-735] Processed net pfm_top_i/dynamic_region/overlay_1/inst/grp_kernel_spmv_fu_683/grp_kernel_spmv_Pipeline_loop_initialize_out_uram_fu_256/flow_control_loop_pipe_sequential_init_U/ap_CS_fsm_reg[10]_rep__4_6[0]_repN. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-7.255 | TNS=-200629.263 |
INFO: [Physopt 32-702] Processed net pfm_top_i/dynamic_region/overlay_1/inst/grp_kernel_spmv_fu_683/grp_kernel_spmv_Pipeline_loop_initialize_out_uram_fu_256/flow_control_loop_pipe_sequential_init_U/ap_CS_fsm_reg[10]_rep__4_6[0]_repN. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net pfm_top_i/dynamic_region/overlay_1/inst/grp_kernel_spmv_fu_683/grp_kernel_spmv_Pipeline_loop_initialize_out_uram_fu_256/flow_control_loop_pipe_sequential_init_U/CO[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net pfm_top_i/dynamic_region/overlay_1/inst/grp_kernel_spmv_fu_683/grp_kernel_spmv_Pipeline_loop_initialize_out_uram_fu_256/flow_control_loop_pipe_sequential_init_U/xpm_memory_tdpram_inst_i_94_n_9. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net pfm_top_i/dynamic_region/overlay_1/inst/grp_kernel_spmv_fu_683/grp_kernel_spmv_Pipeline_loop_initialize_out_uram_fu_256/flow_control_loop_pipe_sequential_init_U/xpm_memory_tdpram_inst_i_108_n_9. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net pfm_top_i/dynamic_region/overlay_1/inst/grp_kernel_spmv_fu_683/grp_kernel_spmv_Pipeline_loop_initialize_out_uram_fu_256/flow_control_loop_pipe_sequential_init_U/grp_kernel_spmv_Pipeline_loop_initialize_out_uram_fu_256_out_uram_0_0_address0[11].  Re-placed instance pfm_top_i/dynamic_region/overlay_1/inst/grp_kernel_spmv_fu_683/grp_kernel_spmv_Pipeline_loop_initialize_out_uram_fu_256/flow_control_loop_pipe_sequential_init_U/xpm_memory_tdpram_inst_i_79
INFO: [Physopt 32-735] Processed net pfm_top_i/dynamic_region/overlay_1/inst/grp_kernel_spmv_fu_683/grp_kernel_spmv_Pipeline_loop_initialize_out_uram_fu_256/flow_control_loop_pipe_sequential_init_U/grp_kernel_spmv_Pipeline_loop_initialize_out_uram_fu_256_out_uram_0_0_address0[11]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-7.249 | TNS=-200512.251 |
INFO: [Physopt 32-663] Processed net pfm_top_i/dynamic_region/overlay_1/inst/grp_kernel_spmv_fu_683/grp_kernel_spmv_Pipeline_loop_initialize_out_uram_fu_256/i_0_fu_98_reg[16]_0[11]_repN_1.  Re-placed instance pfm_top_i/dynamic_region/overlay_1/inst/grp_kernel_spmv_fu_683/grp_kernel_spmv_Pipeline_loop_initialize_out_uram_fu_256/i_0_fu_98_reg[12]_replica_1
INFO: [Physopt 32-735] Processed net pfm_top_i/dynamic_region/overlay_1/inst/grp_kernel_spmv_fu_683/grp_kernel_spmv_Pipeline_loop_initialize_out_uram_fu_256/i_0_fu_98_reg[16]_0[11]_repN_1. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-7.219 | TNS=-199889.924 |
INFO: [Physopt 32-81] Processed net pfm_top_i/dynamic_region/overlay_1/inst/grp_kernel_spmv_fu_683/grp_kernel_spmv_Pipeline_loop_initialize_out_uram_fu_256/flow_control_loop_pipe_sequential_init_U/ap_loop_init_int_reg_0_repN_1. Replicated 1 times.
INFO: [Physopt 32-735] Processed net pfm_top_i/dynamic_region/overlay_1/inst/grp_kernel_spmv_fu_683/grp_kernel_spmv_Pipeline_loop_initialize_out_uram_fu_256/flow_control_loop_pipe_sequential_init_U/ap_loop_init_int_reg_0_repN_1. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-7.204 | TNS=-199673.392 |
INFO: [Physopt 32-710] Processed net pfm_top_i/dynamic_region/overlay_1/inst/grp_kernel_spmv_fu_683/grp_kernel_spmv_Pipeline_loop_initialize_out_uram_fu_256/flow_control_loop_pipe_sequential_init_U/xpm_memory_tdpram_inst_i_108_n_9. Critical path length was reduced through logic transformation on cell pfm_top_i/dynamic_region/overlay_1/inst/grp_kernel_spmv_fu_683/grp_kernel_spmv_Pipeline_loop_initialize_out_uram_fu_256/flow_control_loop_pipe_sequential_init_U/xpm_memory_tdpram_inst_i_108_comp.
INFO: [Physopt 32-735] Processed net pfm_top_i/dynamic_region/overlay_1/inst/grp_kernel_spmv_fu_683/grp_kernel_spmv_Pipeline_loop_initialize_out_uram_fu_256/flow_control_loop_pipe_sequential_init_U/grp_kernel_spmv_Pipeline_loop_initialize_out_uram_fu_256_out_uram_0_0_address0[11]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-7.203 | TNS=-199348.040 |
INFO: [Physopt 32-702] Processed net pfm_top_i/dynamic_region/overlay_1/inst/grp_kernel_spmv_fu_683/grp_kernel_spmv_Pipeline_loop_initialize_out_uram_fu_256/flow_control_loop_pipe_sequential_init_U/div21_reg_721_reg[27][0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net pfm_top_i/dynamic_region/overlay_1/inst/grp_kernel_spmv_fu_683/grp_kernel_spmv_Pipeline_loop_initialize_out_uram_fu_256/flow_control_loop_pipe_sequential_init_U/xpm_memory_tdpram_inst_i_91_n_9. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net pfm_top_i/dynamic_region/overlay_1/inst/grp_kernel_spmv_fu_683/grp_kernel_spmv_Pipeline_loop_initialize_out_uram_fu_256/flow_control_loop_pipe_sequential_init_U/xpm_memory_tdpram_inst_i_101_n_9. Optimizations did not improve timing on the net.
INFO: [Physopt 32-710] Processed net pfm_top_i/dynamic_region/overlay_1/inst/grp_kernel_spmv_fu_683/grp_kernel_spmv_Pipeline_loop_initialize_out_uram_fu_256/flow_control_loop_pipe_sequential_init_U/xpm_memory_tdpram_inst_i_101_n_9. Critical path length was reduced through logic transformation on cell pfm_top_i/dynamic_region/overlay_1/inst/grp_kernel_spmv_fu_683/grp_kernel_spmv_Pipeline_loop_initialize_out_uram_fu_256/flow_control_loop_pipe_sequential_init_U/xpm_memory_tdpram_inst_i_101_comp.
INFO: [Physopt 32-735] Processed net pfm_top_i/dynamic_region/overlay_1/inst/grp_kernel_spmv_fu_683/grp_kernel_spmv_Pipeline_loop_initialize_out_uram_fu_256/flow_control_loop_pipe_sequential_init_U/grp_kernel_spmv_Pipeline_loop_initialize_out_uram_fu_256_out_uram_0_0_address0[8]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-7.192 | TNS=-199271.162 |
INFO: [Physopt 32-702] Processed net pfm_top_i/dynamic_region/overlay_1/inst/grp_kernel_spmv_fu_683/grp_kernel_spmv_Pipeline_loop_initialize_out_uram_fu_256/flow_control_loop_pipe_sequential_init_U/xpm_memory_tdpram_inst_i_100_n_9. Optimizations did not improve timing on the net.
INFO: [Physopt 32-710] Processed net pfm_top_i/dynamic_region/overlay_1/inst/grp_kernel_spmv_fu_683/grp_kernel_spmv_Pipeline_loop_initialize_out_uram_fu_256/flow_control_loop_pipe_sequential_init_U/xpm_memory_tdpram_inst_i_100_n_9. Critical path length was reduced through logic transformation on cell pfm_top_i/dynamic_region/overlay_1/inst/grp_kernel_spmv_fu_683/grp_kernel_spmv_Pipeline_loop_initialize_out_uram_fu_256/flow_control_loop_pipe_sequential_init_U/xpm_memory_tdpram_inst_i_100_comp.
INFO: [Physopt 32-735] Processed net pfm_top_i/dynamic_region/overlay_1/inst/grp_kernel_spmv_fu_683/grp_kernel_spmv_Pipeline_loop_initialize_out_uram_fu_256/flow_control_loop_pipe_sequential_init_U/grp_kernel_spmv_Pipeline_loop_initialize_out_uram_fu_256_out_uram_0_0_address0[11]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-7.189 | TNS=-199273.141 |
INFO: [Physopt 32-663] Processed net pfm_top_i/dynamic_region/overlay_1/inst/grp_kernel_spmv_fu_683/grp_kernel_spmv_Pipeline_loop_initialize_out_uram_fu_256/i_0_fu_98_reg[16]_0[8]_repN_1.  Re-placed instance pfm_top_i/dynamic_region/overlay_1/inst/grp_kernel_spmv_fu_683/grp_kernel_spmv_Pipeline_loop_initialize_out_uram_fu_256/i_0_fu_98_reg[9]_replica_1
INFO: [Physopt 32-735] Processed net pfm_top_i/dynamic_region/overlay_1/inst/grp_kernel_spmv_fu_683/grp_kernel_spmv_Pipeline_loop_initialize_out_uram_fu_256/i_0_fu_98_reg[16]_0[8]_repN_1. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-7.180 | TNS=-198922.309 |
INFO: [Physopt 32-702] Processed net pfm_top_i/dynamic_region/overlay_1/inst/grp_kernel_spmv_fu_683/grp_kernel_spmv_Pipeline_loop_initialize_out_uram_fu_256/flow_control_loop_pipe_sequential_init_U/xpm_memory_tdpram_inst_i_109_n_9. Optimizations did not improve timing on the net.
INFO: [Physopt 32-81] Processed net pfm_top_i/dynamic_region/overlay_1/inst/grp_kernel_spmv_fu_683/grp_kernel_spmv_Pipeline_loop_initialize_out_uram_fu_256/flow_control_loop_pipe_sequential_init_U/grp_kernel_spmv_Pipeline_loop_initialize_out_uram_fu_256_out_uram_0_0_address0[8]. Replicated 1 times.
INFO: [Physopt 32-735] Processed net pfm_top_i/dynamic_region/overlay_1/inst/grp_kernel_spmv_fu_683/grp_kernel_spmv_Pipeline_loop_initialize_out_uram_fu_256/flow_control_loop_pipe_sequential_init_U/grp_kernel_spmv_Pipeline_loop_initialize_out_uram_fu_256_out_uram_0_0_address0[8]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-7.159 | TNS=-199283.444 |
INFO: [Physopt 32-663] Processed net pfm_top_i/dynamic_region/overlay_1/inst/grp_kernel_spmv_fu_683/grp_kernel_spmv_Pipeline_loop_initialize_out_uram_fu_256/i_0_fu_98_reg[16]_0[8]_repN_1.  Re-placed instance pfm_top_i/dynamic_region/overlay_1/inst/grp_kernel_spmv_fu_683/grp_kernel_spmv_Pipeline_loop_initialize_out_uram_fu_256/i_0_fu_98_reg[9]_replica_1
INFO: [Physopt 32-735] Processed net pfm_top_i/dynamic_region/overlay_1/inst/grp_kernel_spmv_fu_683/grp_kernel_spmv_Pipeline_loop_initialize_out_uram_fu_256/i_0_fu_98_reg[16]_0[8]_repN_1. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-7.114 | TNS=-198500.522 |
INFO: [Physopt 32-663] Processed net pfm_top_i/dynamic_region/overlay_1/inst/grp_kernel_spmv_fu_683/grp_kernel_spmv_Pipeline_loop_initialize_out_uram_fu_256/flow_control_loop_pipe_sequential_init_U/ap_loop_init_int_reg_0_repN_1.  Re-placed instance pfm_top_i/dynamic_region/overlay_1/inst/grp_kernel_spmv_fu_683/grp_kernel_spmv_Pipeline_loop_initialize_out_uram_fu_256/flow_control_loop_pipe_sequential_init_U/ap_loop_init_int_reg_replica_1
INFO: [Physopt 32-735] Processed net pfm_top_i/dynamic_region/overlay_1/inst/grp_kernel_spmv_fu_683/grp_kernel_spmv_Pipeline_loop_initialize_out_uram_fu_256/flow_control_loop_pipe_sequential_init_U/ap_loop_init_int_reg_0_repN_1. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-7.107 | TNS=-197905.320 |
INFO: [Physopt 32-663] Processed net pfm_top_i/dynamic_region/overlay_1/inst/grp_kernel_spmv_fu_683/grp_kernel_spmv_Pipeline_loop_initialize_out_uram_fu_256/i_0_fu_98_reg[16]_0[11]_repN_1.  Re-placed instance pfm_top_i/dynamic_region/overlay_1/inst/grp_kernel_spmv_fu_683/grp_kernel_spmv_Pipeline_loop_initialize_out_uram_fu_256/i_0_fu_98_reg[12]_replica_1
INFO: [Physopt 32-735] Processed net pfm_top_i/dynamic_region/overlay_1/inst/grp_kernel_spmv_fu_683/grp_kernel_spmv_Pipeline_loop_initialize_out_uram_fu_256/i_0_fu_98_reg[16]_0[11]_repN_1. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-6.321 | TNS=-182274.016 |
INFO: [Physopt 32-81] Processed net pfm_top_i/dynamic_region/overlay_1/inst/grp_kernel_spmv_fu_683/grp_kernel_spmv_Pipeline_loop_initialize_out_uram_fu_256/i_0_fu_98_reg[16]_0[8]_repN_1. Replicated 4 times.
INFO: [Physopt 32-735] Processed net pfm_top_i/dynamic_region/overlay_1/inst/grp_kernel_spmv_fu_683/grp_kernel_spmv_Pipeline_loop_initialize_out_uram_fu_256/i_0_fu_98_reg[16]_0[8]_repN_1. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-6.302 | TNS=-181915.864 |
INFO: [Physopt 32-81] Processed net pfm_top_i/dynamic_region/overlay_1/inst/grp_kernel_spmv_fu_683/grp_kernel_spmv_Pipeline_loop_initialize_out_uram_fu_256/flow_control_loop_pipe_sequential_init_U/ap_loop_init_int_reg_0_repN_1. Replicated 1 times.
INFO: [Physopt 32-735] Processed net pfm_top_i/dynamic_region/overlay_1/inst/grp_kernel_spmv_fu_683/grp_kernel_spmv_Pipeline_loop_initialize_out_uram_fu_256/flow_control_loop_pipe_sequential_init_U/ap_loop_init_int_reg_0_repN_1. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-6.301 | TNS=-181899.566 |
INFO: [Physopt 32-702] Processed net pfm_top_i/dynamic_region/overlay_1/inst/grp_kernel_spmv_fu_683/grp_kernel_spmv_Pipeline_loop_initialize_out_uram_fu_256/flow_control_loop_pipe_sequential_init_U/grp_kernel_spmv_Pipeline_loop_initialize_out_uram_fu_256_out_uram_0_0_address0[8]_repN_1. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net pfm_top_i/dynamic_region/overlay_1/inst/out_uram_spmv_V_8_U/overlay_out_uram_spmv_V_XPM_MEMORY_URAM_2R1W_ram_U/xpm_memory_tdpram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_uram_8_n_15. Optimizations did not improve timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-6.301 | TNS=-181899.566 |
Phase 3 Critical Path Optimization | Checksum: d303bca0

Time (s): cpu = 00:20:05 ; elapsed = 00:14:16 . Memory (MB): peak = 16777.047 ; gain = 0.000 ; free physical = 10251 ; free virtual = 454454

Phase 4 Critical Path Optimization
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-6.301 | TNS=-181899.566 |
INFO: [Physopt 32-702] Processed net pfm_top_i/dynamic_region/overlay_1/inst/out_uram_spmv_V_8_U/overlay_out_uram_spmv_V_XPM_MEMORY_URAM_2R1W_ram_U/xpm_memory_tdpram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_uram_15_n_22. Optimizations did not improve timing on the net.
INFO: [Physopt 32-81] Processed net pfm_top_i/dynamic_region/overlay_1/inst/grp_kernel_spmv_fu_683/grp_kernel_spmv_Pipeline_loop_initialize_out_uram_fu_256_ap_start_reg_repN_1. Replicated 8 times.
INFO: [Physopt 32-735] Processed net pfm_top_i/dynamic_region/overlay_1/inst/grp_kernel_spmv_fu_683/grp_kernel_spmv_Pipeline_loop_initialize_out_uram_fu_256_ap_start_reg_repN_1. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-6.300 | TNS=-181847.587 |
INFO: [Physopt 32-81] Processed net pfm_top_i/dynamic_region/overlay_1/inst/grp_kernel_spmv_fu_683/grp_kernel_spmv_Pipeline_loop_initialize_out_uram_fu_256/i_0_fu_98_reg[16]_0[8]_repN_1. Replicated 1 times.
INFO: [Physopt 32-735] Processed net pfm_top_i/dynamic_region/overlay_1/inst/grp_kernel_spmv_fu_683/grp_kernel_spmv_Pipeline_loop_initialize_out_uram_fu_256/i_0_fu_98_reg[16]_0[8]_repN_1. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-6.299 | TNS=-181624.782 |
INFO: [Physopt 32-81] Processed net pfm_top_i/dynamic_region/overlay_1/inst/grp_kernel_spmv_fu_683/grp_kernel_spmv_Pipeline_loop_initialize_out_uram_fu_256/flow_control_loop_pipe_sequential_init_U/ap_loop_init_int_reg_0_repN_1. Replicated 1 times.
INFO: [Physopt 32-735] Processed net pfm_top_i/dynamic_region/overlay_1/inst/grp_kernel_spmv_fu_683/grp_kernel_spmv_Pipeline_loop_initialize_out_uram_fu_256/flow_control_loop_pipe_sequential_init_U/ap_loop_init_int_reg_0_repN_1. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-6.294 | TNS=-181484.938 |
INFO: [Physopt 32-81] Processed net pfm_top_i/dynamic_region/overlay_1/inst/grp_kernel_spmv_fu_683/grp_kernel_spmv_Pipeline_loop_initialize_out_uram_fu_256/i_0_fu_98_reg[16]_0[8]_repN_1. Replicated 1 times.
INFO: [Physopt 32-735] Processed net pfm_top_i/dynamic_region/overlay_1/inst/grp_kernel_spmv_fu_683/grp_kernel_spmv_Pipeline_loop_initialize_out_uram_fu_256/i_0_fu_98_reg[16]_0[8]_repN_1. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-6.288 | TNS=-181414.202 |
INFO: [Physopt 32-702] Processed net pfm_top_i/dynamic_region/overlay_1/inst/grp_kernel_spmv_fu_683/grp_kernel_spmv_Pipeline_loop_initialize_out_uram_fu_256/i_0_fu_98_reg[16]_0[8]_repN_1. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net pfm_top_i/dynamic_region/overlay_1/inst/out_uram_spmv_V_8_U/overlay_out_uram_spmv_V_XPM_MEMORY_URAM_2R1W_ram_U/xpm_memory_tdpram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_uram_14_n_15. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net pfm_top_i/dynamic_region/overlay_1/inst/out_uram_spmv_V_8_U/overlay_out_uram_spmv_V_XPM_MEMORY_URAM_2R1W_ram_U/xpm_memory_tdpram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_uram_13_n_15. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net pfm_top_i/dynamic_region/overlay_1/inst/out_uram_spmv_V_8_U/overlay_out_uram_spmv_V_XPM_MEMORY_URAM_2R1W_ram_U/xpm_memory_tdpram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_uram_12_n_15. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net pfm_top_i/dynamic_region/overlay_1/inst/out_uram_spmv_V_8_U/overlay_out_uram_spmv_V_XPM_MEMORY_URAM_2R1W_ram_U/xpm_memory_tdpram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_uram_11_n_15. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net pfm_top_i/dynamic_region/overlay_1/inst/out_uram_spmv_V_8_U/overlay_out_uram_spmv_V_XPM_MEMORY_URAM_2R1W_ram_U/xpm_memory_tdpram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_uram_10_n_15. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net pfm_top_i/dynamic_region/overlay_1/inst/out_uram_spmv_V_8_U/overlay_out_uram_spmv_V_XPM_MEMORY_URAM_2R1W_ram_U/xpm_memory_tdpram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_uram_9_n_15. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net pfm_top_i/dynamic_region/overlay_1/inst/grp_kernel_spmv_fu_683/grp_kernel_spmv_Pipeline_loop_initialize_out_uram_fu_256/flow_control_loop_pipe_sequential_init_U/ap_CS_fsm_reg[10]_rep__4_6[0]_repN. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net pfm_top_i/dynamic_region/overlay_1/inst/grp_kernel_spmv_fu_683/grp_kernel_spmv_Pipeline_loop_initialize_out_uram_fu_256/flow_control_loop_pipe_sequential_init_U/CO[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net pfm_top_i/dynamic_region/overlay_1/inst/grp_kernel_spmv_fu_683/grp_kernel_spmv_Pipeline_loop_initialize_out_uram_fu_256/flow_control_loop_pipe_sequential_init_U/xpm_memory_tdpram_inst_i_94_n_9. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net pfm_top_i/dynamic_region/overlay_1/inst/grp_kernel_spmv_fu_683/grp_kernel_spmv_Pipeline_loop_initialize_out_uram_fu_256/flow_control_loop_pipe_sequential_init_U/xpm_memory_tdpram_inst_i_109_n_9. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net pfm_top_i/dynamic_region/overlay_1/inst/grp_kernel_spmv_fu_683/grp_kernel_spmv_Pipeline_loop_initialize_out_uram_fu_256/flow_control_loop_pipe_sequential_init_U/grp_kernel_spmv_Pipeline_loop_initialize_out_uram_fu_256_out_uram_0_0_address0[8]_repN_1.  Re-placed instance pfm_top_i/dynamic_region/overlay_1/inst/grp_kernel_spmv_fu_683/grp_kernel_spmv_Pipeline_loop_initialize_out_uram_fu_256/flow_control_loop_pipe_sequential_init_U/xpm_memory_tdpram_inst_i_82_replica
INFO: [Physopt 32-735] Processed net pfm_top_i/dynamic_region/overlay_1/inst/grp_kernel_spmv_fu_683/grp_kernel_spmv_Pipeline_loop_initialize_out_uram_fu_256/flow_control_loop_pipe_sequential_init_U/grp_kernel_spmv_Pipeline_loop_initialize_out_uram_fu_256_out_uram_0_0_address0[8]_repN_1. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-6.272 | TNS=-180971.096 |
INFO: [Physopt 32-663] Processed net pfm_top_i/dynamic_region/overlay_1/inst/grp_kernel_spmv_fu_683/grp_kernel_spmv_Pipeline_loop_initialize_out_uram_fu_256/flow_control_loop_pipe_sequential_init_U/ap_loop_init_int_reg_0_repN_1.  Re-placed instance pfm_top_i/dynamic_region/overlay_1/inst/grp_kernel_spmv_fu_683/grp_kernel_spmv_Pipeline_loop_initialize_out_uram_fu_256/flow_control_loop_pipe_sequential_init_U/ap_loop_init_int_reg_replica_1
INFO: [Physopt 32-735] Processed net pfm_top_i/dynamic_region/overlay_1/inst/grp_kernel_spmv_fu_683/grp_kernel_spmv_Pipeline_loop_initialize_out_uram_fu_256/flow_control_loop_pipe_sequential_init_U/ap_loop_init_int_reg_0_repN_1. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-6.256 | TNS=-180141.840 |
INFO: [Physopt 32-663] Processed net pfm_top_i/dynamic_region/overlay_1/inst/grp_kernel_spmv_fu_683/grp_kernel_spmv_Pipeline_loop_initialize_out_uram_fu_256_ap_start_reg_repN_3.  Re-placed instance pfm_top_i/dynamic_region/overlay_1/inst/grp_kernel_spmv_fu_683/grp_kernel_spmv_Pipeline_loop_initialize_out_uram_fu_256_ap_start_reg_reg_replica_3
INFO: [Physopt 32-735] Processed net pfm_top_i/dynamic_region/overlay_1/inst/grp_kernel_spmv_fu_683/grp_kernel_spmv_Pipeline_loop_initialize_out_uram_fu_256_ap_start_reg_repN_3. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-6.243 | TNS=-179879.207 |
INFO: [Physopt 32-663] Processed net pfm_top_i/dynamic_region/overlay_1/inst/grp_kernel_spmv_fu_683/grp_kernel_spmv_Pipeline_loop_initialize_out_uram_fu_256/flow_control_loop_pipe_sequential_init_U/grp_kernel_spmv_Pipeline_loop_initialize_out_uram_fu_256_out_uram_0_0_address0[8]_repN_1.  Re-placed instance pfm_top_i/dynamic_region/overlay_1/inst/grp_kernel_spmv_fu_683/grp_kernel_spmv_Pipeline_loop_initialize_out_uram_fu_256/flow_control_loop_pipe_sequential_init_U/xpm_memory_tdpram_inst_i_82_replica
INFO: [Physopt 32-735] Processed net pfm_top_i/dynamic_region/overlay_1/inst/grp_kernel_spmv_fu_683/grp_kernel_spmv_Pipeline_loop_initialize_out_uram_fu_256/flow_control_loop_pipe_sequential_init_U/grp_kernel_spmv_Pipeline_loop_initialize_out_uram_fu_256_out_uram_0_0_address0[8]_repN_1. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-6.238 | TNS=-179777.766 |
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 15 pins.
INFO: [Physopt 32-735] Processed net pfm_top_i/dynamic_region/overlay_1/inst/grp_kernel_spmv_fu_683/grp_kernel_spmv_Pipeline_loop_initialize_out_uram_fu_256/flow_control_loop_pipe_sequential_init_U/grp_kernel_spmv_Pipeline_loop_initialize_out_uram_fu_256_out_uram_0_0_address0[8]_repN_1. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-6.188 | TNS=-178763.876 |
INFO: [Physopt 32-702] Processed net pfm_top_i/dynamic_region/overlay_1/inst/grp_kernel_spmv_fu_683/grp_kernel_spmv_Pipeline_loop_initialize_out_uram_fu_256/flow_control_loop_pipe_sequential_init_U/grp_kernel_spmv_Pipeline_loop_initialize_out_uram_fu_256_out_uram_0_0_address0[8]_repN_1. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net pfm_top_i/dynamic_region/overlay_1/inst/out_uram_spmv_V_8_U/overlay_out_uram_spmv_V_XPM_MEMORY_URAM_2R1W_ram_U/xpm_memory_tdpram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_uram_8_n_15. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net pfm_top_i/dynamic_region/overlay_1/inst/out_uram_spmv_V_8_U/overlay_out_uram_spmv_V_XPM_MEMORY_URAM_2R1W_ram_U/xpm_memory_tdpram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_uram_15_n_22. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net pfm_top_i/dynamic_region/overlay_1/inst/grp_kernel_spmv_fu_683/grp_kernel_spmv_Pipeline_loop_initialize_out_uram_fu_256/i_0_fu_98_reg[16]_0[8]_repN_1.  Re-placed instance pfm_top_i/dynamic_region/overlay_1/inst/grp_kernel_spmv_fu_683/grp_kernel_spmv_Pipeline_loop_initialize_out_uram_fu_256/i_0_fu_98_reg[9]_replica_1
INFO: [Physopt 32-735] Processed net pfm_top_i/dynamic_region/overlay_1/inst/grp_kernel_spmv_fu_683/grp_kernel_spmv_Pipeline_loop_initialize_out_uram_fu_256/i_0_fu_98_reg[16]_0[8]_repN_1. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-5.957 | TNS=-170374.566 |
INFO: [Physopt 32-702] Processed net pfm_top_i/dynamic_region/overlay_1/inst/out_uram_spmv_V_9_U/overlay_out_uram_spmv_V_XPM_MEMORY_URAM_2R1W_ram_U/xpm_memory_tdpram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_uram_7_n_22. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net pfm_top_i/dynamic_region/overlay_1/inst/grp_kernel_spmv_fu_683/grp_dataflow_parent_loop_proc_fu_325/dataflow_in_loop_VITIS_LOOP_495_4_U0/compute_spmv_one_channel_1_U0/grp_ufixed_pe_cluster_spmv_uram_ap_ufixed_32_8_0_0_0_char_shuffle_2_inout_type_8u_3u_128000u_s_fu_475/ufixed_pe_cluster_spmv_uram_part2_ap_ufixed_32_8_0_0_0_char_8u_128000u_3u_U0/grp_ufixed_pe_cluster_spmv_uram_part2_ap_ufixed_32_8_0_0_0_char_8u_128000u_3u_Pipeline_loop_pe_part2_fu_74/ap_enable_reg_pp0_iter4_reg_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net pfm_top_i/dynamic_region/overlay_1/inst/grp_kernel_spmv_fu_683/grp_kernel_spmv_Pipeline_loop_initialize_out_uram_fu_256/flow_control_loop_pipe_sequential_init_U/ap_CS_fsm_reg[10]_rep__4_5[0].  Re-placed instance pfm_top_i/dynamic_region/overlay_1/inst/grp_kernel_spmv_fu_683/grp_kernel_spmv_Pipeline_loop_initialize_out_uram_fu_256/flow_control_loop_pipe_sequential_init_U/xpm_memory_tdpram_inst_i_1__18
INFO: [Physopt 32-735] Processed net pfm_top_i/dynamic_region/overlay_1/inst/grp_kernel_spmv_fu_683/grp_kernel_spmv_Pipeline_loop_initialize_out_uram_fu_256/flow_control_loop_pipe_sequential_init_U/ap_CS_fsm_reg[10]_rep__4_5[0]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-5.797 | TNS=-170318.293 |
INFO: [Physopt 32-663] Processed net pfm_top_i/dynamic_region/overlay_1/inst/grp_kernel_spmv_fu_683/grp_kernel_spmv_Pipeline_loop_initialize_out_uram_fu_256/flow_control_loop_pipe_sequential_init_U/ap_loop_init_int_reg_0_repN.  Re-placed instance pfm_top_i/dynamic_region/overlay_1/inst/grp_kernel_spmv_fu_683/grp_kernel_spmv_Pipeline_loop_initialize_out_uram_fu_256/flow_control_loop_pipe_sequential_init_U/ap_loop_init_int_reg_replica
INFO: [Physopt 32-735] Processed net pfm_top_i/dynamic_region/overlay_1/inst/grp_kernel_spmv_fu_683/grp_kernel_spmv_Pipeline_loop_initialize_out_uram_fu_256/flow_control_loop_pipe_sequential_init_U/ap_loop_init_int_reg_0_repN. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-5.741 | TNS=-169712.104 |
INFO: [Physopt 32-702] Processed net pfm_top_i/dynamic_region/overlay_1/inst/grp_kernel_spmv_fu_683/grp_kernel_spmv_Pipeline_loop_initialize_out_uram_fu_256/flow_control_loop_pipe_sequential_init_U/ap_loop_init_int_reg_0_repN. Optimizations did not improve timing on the net.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 6 pins.
INFO: [Physopt 32-735] Processed net pfm_top_i/dynamic_region/overlay_1/inst/grp_kernel_spmv_fu_683/grp_kernel_spmv_Pipeline_loop_initialize_out_uram_fu_256/flow_control_loop_pipe_sequential_init_U/ap_CS_fsm_reg[10]_rep__4_6[0]_repN. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-5.737 | TNS=-169711.784 |
INFO: [Physopt 32-702] Processed net pfm_top_i/dynamic_region/overlay_1/inst/grp_kernel_spmv_fu_683/grp_kernel_spmv_Pipeline_loop_initialize_out_uram_fu_256/flow_control_loop_pipe_sequential_init_U/ap_CS_fsm_reg[10]_rep__4_6[0]_repN. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net pfm_top_i/dynamic_region/overlay_1/inst/grp_kernel_spmv_fu_683/grp_kernel_spmv_Pipeline_loop_initialize_out_uram_fu_256/flow_control_loop_pipe_sequential_init_U/CO[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net pfm_top_i/dynamic_region/overlay_1/inst/grp_kernel_spmv_fu_683/grp_kernel_spmv_Pipeline_loop_initialize_out_uram_fu_256/flow_control_loop_pipe_sequential_init_U/xpm_memory_tdpram_inst_i_111_n_9. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net pfm_top_i/dynamic_region/overlay_1/inst/grp_kernel_spmv_fu_683/grp_kernel_spmv_Pipeline_loop_initialize_out_uram_fu_256/flow_control_loop_pipe_sequential_init_U/grp_kernel_spmv_Pipeline_loop_initialize_out_uram_fu_256_out_uram_0_0_address0[2].  Re-placed instance pfm_top_i/dynamic_region/overlay_1/inst/grp_kernel_spmv_fu_683/grp_kernel_spmv_Pipeline_loop_initialize_out_uram_fu_256/flow_control_loop_pipe_sequential_init_U/xpm_memory_tdpram_inst_i_88
INFO: [Physopt 32-735] Processed net pfm_top_i/dynamic_region/overlay_1/inst/grp_kernel_spmv_fu_683/grp_kernel_spmv_Pipeline_loop_initialize_out_uram_fu_256/flow_control_loop_pipe_sequential_init_U/grp_kernel_spmv_Pipeline_loop_initialize_out_uram_fu_256_out_uram_0_0_address0[2]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-5.728 | TNS=-169565.334 |
INFO: [Physopt 32-702] Processed net pfm_top_i/dynamic_region/overlay_1/inst/grp_kernel_spmv_fu_683/grp_kernel_spmv_Pipeline_loop_initialize_out_uram_fu_256/flow_control_loop_pipe_sequential_init_U/div21_reg_721_reg[27][0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net pfm_top_i/dynamic_region/overlay_1/inst/grp_kernel_spmv_fu_683/grp_kernel_spmv_Pipeline_loop_initialize_out_uram_fu_256/flow_control_loop_pipe_sequential_init_U/xpm_memory_tdpram_inst_i_101_n_9. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net pfm_top_i/dynamic_region/overlay_1/inst/grp_kernel_spmv_fu_683/grp_kernel_spmv_Pipeline_loop_initialize_out_uram_fu_256/flow_control_loop_pipe_sequential_init_U/grp_kernel_spmv_Pipeline_loop_initialize_out_uram_fu_256_out_uram_0_0_address0[8]_repN. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net pfm_top_i/dynamic_region/overlay_1/inst/grp_kernel_spmv_fu_683/grp_kernel_spmv_Pipeline_loop_initialize_out_uram_fu_256/flow_control_loop_pipe_sequential_init_U/grp_kernel_spmv_Pipeline_loop_initialize_out_uram_fu_256_out_uram_0_0_address0[9]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-5.728 | TNS=-169565.334 |
Phase 4 Critical Path Optimization | Checksum: d303bca0

Time (s): cpu = 00:23:49 ; elapsed = 00:16:20 . Memory (MB): peak = 16777.047 ; gain = 0.000 ; free physical = 10166 ; free virtual = 454370
Netlist sorting complete. Time (s): cpu = 00:00:00.70 ; elapsed = 00:00:00.72 . Memory (MB): peak = 16777.047 ; gain = 0.000 ; free physical = 10171 ; free virtual = 454374
Netlist sorting complete. Time (s): cpu = 00:00:00.10 ; elapsed = 00:00:00.10 . Memory (MB): peak = 16777.047 ; gain = 0.000 ; free physical = 9533 ; free virtual = 453737
INFO: [Physopt 32-603] Post Physical Optimization Timing Summary | WNS=-5.728 | TNS=-169565.334 |

Summary of Physical Synthesis Optimizations
============================================


-------------------------------------------------------------------------------------------------------------------------------------------------------------
|  Optimization   |  WNS Gain (ns)  |  TNS Gain (ns)  |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
-------------------------------------------------------------------------------------------------------------------------------------------------------------
|  DSP Register   |          0.000  |          0.000  |            0  |              0  |                     0  |           4  |           1  |  00:00:19  |
|  Critical Path  |          1.741  |      32018.287  |           20  |              0  |                    39  |           0  |           2  |  00:06:22  |
|  Total          |          1.741  |      32018.287  |           20  |              0  |                    39  |           4  |           3  |  00:06:43  |
-------------------------------------------------------------------------------------------------------------------------------------------------------------


Netlist sorting complete. Time (s): cpu = 00:00:00.09 ; elapsed = 00:00:00.10 . Memory (MB): peak = 16777.047 ; gain = 0.000 ; free physical = 10347 ; free virtual = 454550
Ending Physical Synthesis Task | Checksum: 10de24ec8

Time (s): cpu = 00:24:23 ; elapsed = 00:16:52 . Memory (MB): peak = 16777.047 ; gain = 0.000 ; free physical = 10040 ; free virtual = 454244
INFO: [Common 17-83] Releasing license: Implementation
707 Infos, 1037 Warnings, 4 Critical Warnings and 0 Errors encountered.
phys_opt_design completed successfully
phys_opt_design: Time (s): cpu = 00:32:59 ; elapsed = 00:20:45 . Memory (MB): peak = 16777.047 ; gain = 0.000 ; free physical = 10876 ; free virtual = 455080
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xcu280'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xcu280'
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 8 CPUs

Phase 1 Build RT Design
Checksum: PlaceDB: 1d56f0c ConstDB: 0 ShapeSum: 391a706a RouteDB: 673a23aa
Nodegraph reading from file.  Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 16777.047 ; gain = 0.000 ; free physical = 9907 ; free virtual = 453778
Post Restoration Checksum: NetGraph: dc2c265b NumContArr: c47e0721 Constraints: e1331cf1 Timing: 0
Phase 1 Build RT Design | Checksum: 281dd4a6d

Time (s): cpu = 00:09:24 ; elapsed = 00:05:47 . Memory (MB): peak = 16777.047 ; gain = 0.000 ; free physical = 10651 ; free virtual = 454854

Phase 2 Router Initialization

Phase 2.1 Fix Topology Constraints
Phase 2.1 Fix Topology Constraints | Checksum: 281dd4a6d

Time (s): cpu = 00:09:53 ; elapsed = 00:06:16 . Memory (MB): peak = 16777.047 ; gain = 0.000 ; free physical = 10126 ; free virtual = 454329

Phase 2.2 Pre Route Cleanup
Phase 2.2 Pre Route Cleanup | Checksum: 281dd4a6d

Time (s): cpu = 00:10:23 ; elapsed = 00:06:46 . Memory (MB): peak = 16777.047 ; gain = 0.000 ; free physical = 10235 ; free virtual = 454439

Phase 2.3 Global Clock Net Routing
 Number of Nodes with overlaps = 0
Phase 2.3 Global Clock Net Routing | Checksum: e84e7112

Time (s): cpu = 00:11:50 ; elapsed = 00:08:04 . Memory (MB): peak = 16777.047 ; gain = 0.000 ; free physical = 9410 ; free virtual = 453613

Phase 2.4 Update Timing
Phase 2.4 Update Timing | Checksum: 177cf3434

Time (s): cpu = 00:17:54 ; elapsed = 00:11:22 . Memory (MB): peak = 16777.047 ; gain = 0.000 ; free physical = 9389 ; free virtual = 453593
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-5.350 | TNS=-138666.728| WHS=-0.298 | THS=-451.669|


Phase 2.5 Update Timing for Bus Skew

Phase 2.5.1 Update Timing
Phase 2.5.1 Update Timing | Checksum: e953c5e6

Time (s): cpu = 00:31:28 ; elapsed = 00:17:31 . Memory (MB): peak = 16777.047 ; gain = 0.000 ; free physical = 7527 ; free virtual = 451731
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-5.350 | TNS=-160190.510| WHS=N/A    | THS=N/A    |

Phase 2.5 Update Timing for Bus Skew | Checksum: f53420f2

Time (s): cpu = 00:32:26 ; elapsed = 00:18:14 . Memory (MB): peak = 16777.047 ; gain = 0.000 ; free physical = 8833 ; free virtual = 452958

Router Utilization Summary
  Global Vertical Routing Utilization    = 1.3287e-05 %
  Global Horizontal Routing Utilization  = 0 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 782392
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 733950
  Number of Partially Routed Nets     = 48442
  Number of Node Overlaps             = 5

Phase 2 Router Initialization | Checksum: 179bd5993

Time (s): cpu = 00:33:17 ; elapsed = 00:18:54 . Memory (MB): peak = 16777.047 ; gain = 0.000 ; free physical = 9094 ; free virtual = 452777

Phase 3 Initial Routing

Phase 3.1 Global Routing
Phase 3.1 Global Routing | Checksum: 179bd5993

Time (s): cpu = 00:33:43 ; elapsed = 00:19:19 . Memory (MB): peak = 16777.047 ; gain = 0.000 ; free physical = 8764 ; free virtual = 452478
Phase 3 Initial Routing | Checksum: 16cfb5367

Time (s): cpu = 00:43:10 ; elapsed = 00:23:30 . Memory (MB): peak = 16777.047 ; gain = 0.000 ; free physical = 7562 ; free virtual = 451766

INFO: [Route 35-449] Initial Estimated Congestion
 ________________________________________________________________________
|           | Global Congestion | Long Congestion   | Short Congestion  |
|           |___________________|___________________|___________________|
| Direction | Size   | % Tiles  | Size   | % Tiles  | Size   | % Tiles  |
|___________|________|__________|________|__________|________|__________|
|      NORTH|     4x4|      0.58|   16x16|      3.67|     4x4|      0.25|
|___________|________|__________|________|__________|________|__________|
|      SOUTH|   16x16|      1.31|   64x64|      5.26|     4x4|      0.22|
|___________|________|__________|________|__________|________|__________|
|       EAST|     8x8|      0.92|   32x32|      1.97|     4x4|      0.39|
|___________|________|__________|________|__________|________|__________|
|       WEST|     4x4|      0.39|     8x8|      1.08|     4x4|      0.32|
|___________|________|__________|________|__________|________|__________|
Congestion Report
GLOBAL Congestion bounded by tiles (Lower Left Tile -> Upper Right Tile):
SOUTH
	INT_X94Y286->INT_X97Y449 (BRAM_X94Y285->CLEL_R_X97Y449)
	INT_X88Y152->INT_X95Y159 (CLEM_X88Y152->DSP_X95Y155)
	INT_X88Y167->INT_X95Y174 (CLEM_X88Y167->DSP_X95Y170)
	INT_X88Y151->INT_X95Y158 (CLEM_X88Y151->DSP_X95Y155)
	INT_X88Y166->INT_X95Y173 (CLEM_X88Y166->DSP_X95Y170)
LONG Congestion bounded by tiles (Lower Left Tile -> Upper Right Tile):
NORTH
	INT_X91Y176->INT_X98Y207 (BRAM_X91Y175->URAM_URAM_FT_X98Y195)
	INT_X72Y144->INT_X79Y151 (CLEM_X72Y144->CLEL_R_X79Y151)
	INT_X16Y7->INT_X23Y14 (CLEL_L_X16Y7->CLEL_R_X23Y14)
	INT_X72Y143->INT_X79Y150 (CLEM_X72Y143->CLEL_R_X79Y150)
	INT_X16Y6->INT_X23Y13 (CLEL_L_X16Y6->CLEL_R_X23Y13)
SOUTH
	INT_X82Y287->INT_X97Y414 (CLEM_X82Y287->CLEL_R_X97Y414)
	INT_X64Y144->INT_X95Y175 (CLEM_X64Y144->DSP_X95Y175)
	INT_X64Y143->INT_X95Y174 (CLEM_X64Y143->DSP_X95Y170)
	INT_X64Y142->INT_X95Y173 (CLEM_X64Y142->DSP_X95Y170)
	INT_X64Y141->INT_X95Y172 (CLEM_X64Y141->DSP_X95Y170)
EAST
	INT_X32Y115->INT_X63Y130 (CLEM_X32Y115->CLEL_R_X63Y130)
	INT_X48Y116->INT_X63Y131 (CLEM_X48Y116->CLEL_R_X63Y131)
	INT_X48Y115->INT_X63Y130 (CLEM_X48Y115->CLEL_R_X63Y130)
	INT_X48Y114->INT_X63Y129 (CLEM_X48Y114->CLEL_R_X63Y129)
	INT_X48Y113->INT_X63Y128 (CLEM_X48Y113->CLEL_R_X63Y128)

INFO: [Route 35-581] Estimated Timing congestion is level 6 (64x64). Congestion levels of 5 and greater may impact timing closure.
INFO: [Route 35-580] Design has 14 pins with tight setup and hold constraints.

The top 5 pins with tight setup and hold constraints:

+=================================================================================================================================================================================================================================================================================================================================================================================+=================================================================================================================================================================================================================================================================================================================================================================================+=====================================================================================================================================================================================================================================================================================================================================================================================================================================================================================================+
| Launch Clock                                                                                                                                                                                                                                                                                                                                                                    | Capture Clock                                                                                                                                                                                                                                                                                                                                                                   | Pin                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 |
+=================================================================================================================================================================================================================================================================================================================================================================================+=================================================================================================================================================================================================================================================================================================================================================================================+=====================================================================================================================================================================================================================================================================================================================================================================================================================================================================================================+
| clk_out1_pfm_top_clkwiz_kernel_0                                                                                                                                                                                                                                                                                                                                                | clk_out1_pfm_top_clkwiz_kernel_0                                                                                                                                                                                                                                                                                                                                                | pfm_top_i/dynamic_region/overlay_1/inst/grp_kernel_spmv_fu_683/grp_dataflow_parent_loop_proc_fu_325/dataflow_in_loop_VITIS_LOOP_495_4_U0/compute_spmv_one_channel_3_U0/grp_ufixed_pe_cluster_spmv_uram_ap_ufixed_32_8_0_0_0_char_shuffle_2_inout_type_8u_3u_128000u_s_fu_475/ufixed_pe_cluster_spmv_uram_part2_ap_ufixed_32_8_0_0_0_char_8u_128000u_3u_U0/grp_ufixed_pe_cluster_spmv_uram_part2_ap_ufixed_32_8_0_0_0_char_8u_128000u_3u_Pipeline_loop_pe_part2_fu_74/icmp_ln400_4_reg_3457_reg[0]/D |
| clk_out1_pfm_top_clkwiz_kernel_0                                                                                                                                                                                                                                                                                                                                                | clk_out1_pfm_top_clkwiz_kernel_0                                                                                                                                                                                                                                                                                                                                                | pfm_top_i/dynamic_region/overlay_1/inst/out_uram_spmv_V_19_U/overlay_out_uram_spmv_V_XPM_MEMORY_URAM_2R1W_ram_U/xpm_memory_tdpram_inst/xpm_memory_base_inst/gen_rd_a.gen_douta_pipe.douta_pipe_reg[0][20]_bret/D                                                                                                                                                                                                                                                                                    |
| pfm_top_i/static_region/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pfm_top_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.pfm_top_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[24].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK | pfm_top_i/static_region/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pfm_top_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.pfm_top_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[24].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK | pfm_top_i/static_region/pcie/inst/pcie_4_0_pipe_inst/pcie_4_c_e4_inst/MIRXCOMPLETIONRAMREADDATA0[98]                                                                                                                                                                                                                                                                                                                                                                                                |
| pfm_top_i/static_region/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pfm_top_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.pfm_top_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[24].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK | pfm_top_i/static_region/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pfm_top_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.pfm_top_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[24].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK | pfm_top_i/static_region/pcie/inst/pcie_4_0_pipe_inst/pcie_4_c_e4_inst/MIRXCOMPLETIONRAMREADDATA0[82]                                                                                                                                                                                                                                                                                                                                                                                                |
| clk_out1_pfm_top_clkwiz_kernel_0                                                                                                                                                                                                                                                                                                                                                | clk_out1_pfm_top_clkwiz_kernel_0                                                                                                                                                                                                                                                                                                                                                | pfm_top_i/dynamic_region/overlay_1/inst/out_uram_spmv_V_19_U/overlay_out_uram_spmv_V_XPM_MEMORY_URAM_2R1W_ram_U/xpm_memory_tdpram_inst/xpm_memory_base_inst/gen_rd_a.gen_douta_pipe.douta_pipe_reg[0][27]_bret/D                                                                                                                                                                                                                                                                                    |
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

File with complete list of pins: tight_setup_hold_pins.txt


Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 80159
 Number of Nodes with overlaps = 5612
 Number of Nodes with overlaps = 729
 Number of Nodes with overlaps = 260
 Number of Nodes with overlaps = 127
 Number of Nodes with overlaps = 44
 Number of Nodes with overlaps = 29
 Number of Nodes with overlaps = 41
 Number of Nodes with overlaps = 26
 Number of Nodes with overlaps = 7
 Number of Nodes with overlaps = 3
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-6.881 | TNS=-340929.255| WHS=-0.275 | THS=-254.356|

INFO: [Route 35-416] Intermediate Timing Summary | WNS=-6.881 | TNS=-340929.255| WHS=-0.402 | THS=-213.924|

Phase 4.1 Global Iteration 0 | Checksum: 227db0bf4

Time (s): cpu = 01:51:45 ; elapsed = 00:59:22 . Memory (MB): peak = 16841.078 ; gain = 64.031 ; free physical = 8160 ; free virtual = 453251

Phase 4.2 Global Iteration 1
 Number of Nodes with overlaps = 210
 Number of Nodes with overlaps = 7
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-6.549 | TNS=-337607.082| WHS=N/A    | THS=N/A    |

Phase 4.2 Global Iteration 1 | Checksum: 2a33e2dc2

Time (s): cpu = 01:57:32 ; elapsed = 01:03:24 . Memory (MB): peak = 16841.078 ; gain = 64.031 ; free physical = 9427 ; free virtual = 453508

Phase 4.3 Global Iteration 2
 Number of Nodes with overlaps = 27
 Number of Nodes with overlaps = 2
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-6.513 | TNS=-337243.167| WHS=N/A    | THS=N/A    |

Phase 4.3 Global Iteration 2 | Checksum: 252233665

Time (s): cpu = 01:59:37 ; elapsed = 01:05:06 . Memory (MB): peak = 16841.078 ; gain = 64.031 ; free physical = 9489 ; free virtual = 453452
Phase 4 Rip-up And Reroute | Checksum: 252233665

Time (s): cpu = 02:00:06 ; elapsed = 01:05:34 . Memory (MB): peak = 16841.078 ; gain = 64.031 ; free physical = 9527 ; free virtual = 453483

Phase 5 Delay and Skew Optimization

Phase 5.1 Delay CleanUp

Phase 5.1.1 Update Timing
Phase 5.1.1 Update Timing | Checksum: 2392571ee

Time (s): cpu = 02:06:01 ; elapsed = 01:08:49 . Memory (MB): peak = 16841.078 ; gain = 64.031 ; free physical = 9572 ; free virtual = 453416
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-6.513 | TNS=-337243.167| WHS=-0.054 | THS=-1.171 |

 Number of Nodes with overlaps = 0

Phase 5.1.2 Update Timing
Phase 5.1.2 Update Timing | Checksum: 1fbea4952

Time (s): cpu = 02:11:02 ; elapsed = 01:11:17 . Memory (MB): peak = 16841.078 ; gain = 64.031 ; free physical = 9510 ; free virtual = 453366
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-6.499 | TNS=-334823.038| WHS=N/A    | THS=N/A    |

 Number of Nodes with overlaps = 0
Phase 5.1 Delay CleanUp | Checksum: 26dbcbf38

Time (s): cpu = 02:12:19 ; elapsed = 01:12:08 . Memory (MB): peak = 16841.078 ; gain = 64.031 ; free physical = 9530 ; free virtual = 453405

Phase 5.2 Clock Skew Optimization
Phase 5.2 Clock Skew Optimization | Checksum: 26dbcbf38

Time (s): cpu = 02:12:48 ; elapsed = 01:12:37 . Memory (MB): peak = 16841.078 ; gain = 64.031 ; free physical = 9485 ; free virtual = 453364
Phase 5 Delay and Skew Optimization | Checksum: 26dbcbf38

Time (s): cpu = 02:13:17 ; elapsed = 01:13:07 . Memory (MB): peak = 16841.078 ; gain = 64.031 ; free physical = 9299 ; free virtual = 453320

Phase 6 Post Hold Fix

Phase 6.1 Hold Fix Iter

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: 26166e578

Time (s): cpu = 02:17:50 ; elapsed = 01:15:36 . Memory (MB): peak = 16841.078 ; gain = 64.031 ; free physical = 9257 ; free virtual = 453296
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-6.499 | TNS=-334713.812| WHS=-0.054 | THS=-1.171 |


Phase 6.1.2 Lut RouteThru Assignment for hold
Phase 6.1.2 Lut RouteThru Assignment for hold | Checksum: 258164f49

Time (s): cpu = 02:21:54 ; elapsed = 01:18:12 . Memory (MB): peak = 16841.078 ; gain = 64.031 ; free physical = 9177 ; free virtual = 453234
Phase 6.1 Hold Fix Iter | Checksum: 258164f49

Time (s): cpu = 02:22:20 ; elapsed = 01:18:39 . Memory (MB): peak = 16841.078 ; gain = 64.031 ; free physical = 9175 ; free virtual = 453233

Phase 6.2 Additional Hold Fix
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-6.499 | TNS=-334713.841| WHS=0.002  | THS=0.000  |

Phase 6.2 Additional Hold Fix | Checksum: 1a181ba34

Time (s): cpu = 02:26:29 ; elapsed = 01:20:49 . Memory (MB): peak = 16841.078 ; gain = 64.031 ; free physical = 9146 ; free virtual = 453214
WARNING: [Route 35-468] The router encountered 10 pins that are both setup-critical and hold-critical and tried to fix hold violations at the expense of setup slack. Such pins are:
	pfm_top_i/dynamic_region/overlay_1/inst/grp_kernel_spmv_fu_683/grp_dataflow_parent_loop_proc_fu_325/dataflow_in_loop_VITIS_LOOP_495_4_U0/compute_spmv_one_channel_3_U0/grp_ufixed_pe_cluster_spmv_uram_ap_ufixed_32_8_0_0_0_char_shuffle_2_inout_type_8u_3u_128000u_s_fu_475/ufixed_pe_cluster_spmv_uram_part2_ap_ufixed_32_8_0_0_0_char_8u_128000u_3u_U0/grp_ufixed_pe_cluster_spmv_uram_part2_ap_ufixed_32_8_0_0_0_char_8u_128000u_3u_Pipeline_loop_pe_part2_fu_74/process_cnt_fu_104[7]_i_4__2/I3
	pfm_top_i/dynamic_region/overlay_1/inst/grp_kernel_spmv_fu_683/grp_dataflow_parent_loop_proc_fu_325/dataflow_in_loop_VITIS_LOOP_495_4_U0/compute_spmv_one_channel_3_U0/grp_ufixed_pe_cluster_spmv_uram_ap_ufixed_32_8_0_0_0_char_shuffle_2_inout_type_8u_3u_128000u_s_fu_475/ufixed_pe_cluster_spmv_uram_part2_ap_ufixed_32_8_0_0_0_char_8u_128000u_3u_U0/grp_ufixed_pe_cluster_spmv_uram_part2_ap_ufixed_32_8_0_0_0_char_8u_128000u_3u_Pipeline_loop_pe_part2_fu_74/process_cnt_fu_104_reg[15]_i_1__2/S[1]
	pfm_top_i/dynamic_region/overlay_1/inst/grp_kernel_spmv_fu_683/grp_dataflow_parent_loop_proc_fu_325/dataflow_in_loop_VITIS_LOOP_495_4_U0/compute_spmv_one_channel_3_U0/grp_ufixed_pe_cluster_spmv_uram_ap_ufixed_32_8_0_0_0_char_shuffle_2_inout_type_8u_3u_128000u_s_fu_475/ufixed_pe_cluster_spmv_uram_part2_ap_ufixed_32_8_0_0_0_char_8u_128000u_3u_U0/grp_ufixed_pe_cluster_spmv_uram_part2_ap_ufixed_32_8_0_0_0_char_8u_128000u_3u_Pipeline_loop_pe_part2_fu_74/process_cnt_fu_104_reg[23]_i_1__2/S[1]
	pfm_top_i/dynamic_region/overlay_1/inst/grp_kernel_spmv_fu_683/grp_dataflow_parent_loop_proc_fu_325/dataflow_in_loop_VITIS_LOOP_495_4_U0/compute_spmv_one_channel_2_U0/grp_ufixed_pe_cluster_spmv_uram_ap_ufixed_32_8_0_0_0_char_shuffle_2_inout_type_8u_3u_128000u_s_fu_475/ufixed_pe_cluster_spmv_uram_part2_ap_ufixed_32_8_0_0_0_char_8u_128000u_3u_U0/grp_ufixed_pe_cluster_spmv_uram_part2_ap_ufixed_32_8_0_0_0_char_8u_128000u_3u_Pipeline_loop_pe_part2_fu_74/process_cnt_fu_104_reg[7]_i_1__1/S[7]
	pfm_top_i/dynamic_region/overlay_1/inst/grp_kernel_spmv_fu_683/grp_dataflow_parent_loop_proc_fu_325/dataflow_in_loop_VITIS_LOOP_495_4_U0/compute_spmv_one_channel_2_U0/grp_ufixed_pe_cluster_spmv_uram_ap_ufixed_32_8_0_0_0_char_shuffle_2_inout_type_8u_3u_128000u_s_fu_475/ufixed_pe_cluster_part1_ap_ufixed_32_8_0_0_0_char_shuffle_2_inout_type_8u_U0/grp_ufixed_pe_cluster_part1_ap_ufixed_32_8_0_0_0_char_shuffle_2_inout_type_8u_Pipeline_loop_pe_part1_fu_103/process_cnt_fu_108_reg[7]_i_1__1/S[7]
	pfm_top_i/dynamic_region/overlay_1/inst/grp_kernel_spmv_fu_683/grp_dataflow_parent_loop_proc_fu_325/dataflow_in_loop_VITIS_LOOP_495_4_U0/compute_spmv_one_channel_2_U0/grp_ufixed_pe_cluster_spmv_uram_ap_ufixed_32_8_0_0_0_char_shuffle_2_inout_type_8u_3u_128000u_s_fu_475/ufixed_pe_cluster_part1_ap_ufixed_32_8_0_0_0_char_shuffle_2_inout_type_8u_U0/grp_ufixed_pe_cluster_part1_ap_ufixed_32_8_0_0_0_char_shuffle_2_inout_type_8u_Pipeline_loop_pe_part1_fu_103/process_cnt_fu_108_reg[15]_i_1__1/S[7]
	pfm_top_i/dynamic_region/overlay_1/inst/grp_kernel_spmv_fu_683/grp_dataflow_parent_loop_proc_fu_325/dataflow_in_loop_VITIS_LOOP_495_4_U0/compute_spmv_one_channel_2_U0/grp_ufixed_pe_cluster_spmv_uram_ap_ufixed_32_8_0_0_0_char_shuffle_2_inout_type_8u_3u_128000u_s_fu_475/ufixed_pe_cluster_part1_ap_ufixed_32_8_0_0_0_char_shuffle_2_inout_type_8u_U0/grp_ufixed_pe_cluster_part1_ap_ufixed_32_8_0_0_0_char_shuffle_2_inout_type_8u_Pipeline_loop_pe_part1_fu_103/process_cnt_fu_108_reg[23]_i_1__1/S[2]
	pfm_top_i/dynamic_region/overlay_1/inst/grp_kernel_spmv_fu_683/grp_dataflow_parent_loop_proc_fu_325/dataflow_in_loop_VITIS_LOOP_495_4_U0/compute_spmv_one_channel_2_U0/grp_ufixed_pe_cluster_spmv_uram_ap_ufixed_32_8_0_0_0_char_shuffle_2_inout_type_8u_3u_128000u_s_fu_475/ufixed_pe_cluster_part1_ap_ufixed_32_8_0_0_0_char_shuffle_2_inout_type_8u_U0/grp_ufixed_pe_cluster_part1_ap_ufixed_32_8_0_0_0_char_shuffle_2_inout_type_8u_Pipeline_loop_pe_part1_fu_103/process_cnt_fu_108_reg[23]_i_1__1/S[3]
	pfm_top_i/dynamic_region/overlay_1/inst/grp_kernel_spmv_fu_683/grp_dataflow_parent_loop_proc_fu_325/dataflow_in_loop_VITIS_LOOP_495_4_U0/compute_spmv_one_channel_2_U0/grp_ufixed_pe_cluster_spmv_uram_ap_ufixed_32_8_0_0_0_char_shuffle_2_inout_type_8u_3u_128000u_s_fu_475/ufixed_pe_cluster_part1_ap_ufixed_32_8_0_0_0_char_shuffle_2_inout_type_8u_U0/grp_ufixed_pe_cluster_part1_ap_ufixed_32_8_0_0_0_char_shuffle_2_inout_type_8u_Pipeline_loop_pe_part1_fu_103/process_cnt_fu_108_reg[31]_i_2__1/S[2]
	pfm_top_i/dynamic_region/overlay_1/inst/grp_kernel_spmv_fu_683/grp_dataflow_parent_loop_proc_fu_325/dataflow_in_loop_VITIS_LOOP_495_4_U0/compute_spmv_one_channel_2_U0/grp_ufixed_pe_cluster_spmv_uram_ap_ufixed_32_8_0_0_0_char_shuffle_2_inout_type_8u_3u_128000u_s_fu_475/ufixed_pe_cluster_part1_ap_ufixed_32_8_0_0_0_char_shuffle_2_inout_type_8u_U0/grp_ufixed_pe_cluster_part1_ap_ufixed_32_8_0_0_0_char_shuffle_2_inout_type_8u_Pipeline_loop_pe_part1_fu_103/process_cnt_fu_108_reg[31]_i_2__1/S[3]

Phase 6 Post Hold Fix | Checksum: 216054f5a

Time (s): cpu = 02:30:47 ; elapsed = 01:23:09 . Memory (MB): peak = 16841.078 ; gain = 64.031 ; free physical = 38484 ; free virtual = 482890

Phase 7 Leaf Clock Prog Delay Opt

Phase 7.1 Delay CleanUp

Phase 7.1.1 Update Timing
Phase 7.1.1 Update Timing | Checksum: 22576ef3b

Time (s): cpu = 02:50:27 ; elapsed = 01:32:56 . Memory (MB): peak = 19043.328 ; gain = 2266.281 ; free physical = 17392 ; free virtual = 462676
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-6.201 | TNS=-334485.958| WHS=-0.047 | THS=-0.188 |

 Number of Nodes with overlaps = 0

Phase 7.1.2 Update Timing
Phase 7.1.2 Update Timing | Checksum: 1e41f2cf8

Time (s): cpu = 02:54:37 ; elapsed = 01:34:59 . Memory (MB): peak = 19043.328 ; gain = 2266.281 ; free physical = 17088 ; free virtual = 462548
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-6.201 | TNS=-333928.008| WHS=N/A    | THS=N/A    |

 Number of Nodes with overlaps = 0
Phase 7.1 Delay CleanUp | Checksum: 2ec619164

Time (s): cpu = 02:55:41 ; elapsed = 01:35:42 . Memory (MB): peak = 19043.328 ; gain = 2266.281 ; free physical = 17009 ; free virtual = 462621

Phase 7.2 Hold Fix Iter

Phase 7.2.1 Update Timing
Phase 7.2.1 Update Timing | Checksum: 20ec758d1

Time (s): cpu = 02:59:27 ; elapsed = 01:37:46 . Memory (MB): peak = 19043.328 ; gain = 2266.281 ; free physical = 17585 ; free virtual = 463491
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-6.201 | TNS=-333926.146| WHS=-0.047 | THS=-0.188 |


Phase 7.2.2 Lut RouteThru Assignment for hold
Phase 7.2.2 Lut RouteThru Assignment for hold | Checksum: 26855584f

Time (s): cpu = 03:01:51 ; elapsed = 01:39:37 . Memory (MB): peak = 19187.812 ; gain = 2410.766 ; free physical = 17307 ; free virtual = 463289
Phase 7.2 Hold Fix Iter | Checksum: 26855584f

Time (s): cpu = 03:02:20 ; elapsed = 01:40:05 . Memory (MB): peak = 19187.812 ; gain = 2410.766 ; free physical = 17255 ; free virtual = 463254

Phase 7.3 Additional Hold Fix
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-6.201 | TNS=-333926.146| WHS=0.002  | THS=0.000  |

Phase 7.3 Additional Hold Fix | Checksum: 2606bc081

Time (s): cpu = 03:08:11 ; elapsed = 01:43:37 . Memory (MB): peak = 19242.812 ; gain = 2465.766 ; free physical = 17031 ; free virtual = 463132
 Number of Nodes with overlaps = 13
 Number of Nodes with overlaps = 0
Phase 7 Leaf Clock Prog Delay Opt | Checksum: 274a5ca06

Time (s): cpu = 03:18:14 ; elapsed = 01:49:07 . Memory (MB): peak = 19242.812 ; gain = 2465.766 ; free physical = 18997 ; free virtual = 465245

Phase 8 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 12.765 %
  Global Horizontal Routing Utilization  = 9.74414 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Congestion Report
North Dir 1x1 Area, Max Cong = 83.5681%, No Congested Regions.
South Dir 1x1 Area, Max Cong = 93.3649%, Congestion bounded by tiles (Lower Left Tile -> Upper Right Tile):
   INT_X87Y177 -> INT_X87Y177
   INT_X93Y173 -> INT_X93Y173
   INT_X89Y171 -> INT_X89Y171
   INT_X91Y171 -> INT_X91Y171
   INT_X90Y170 -> INT_X90Y170
East Dir 1x1 Area, Max Cong = 94.2308%, Congestion bounded by tiles (Lower Left Tile -> Upper Right Tile):
   INT_X91Y104 -> INT_X91Y104
West Dir 1x1 Area, Max Cong = 88.4615%, Congestion bounded by tiles (Lower Left Tile -> Upper Right Tile):
   INT_X29Y12 -> INT_X29Y12
   INT_X31Y9 -> INT_X31Y9

------------------------------
Reporting congestion hotspots
------------------------------
Direction: North
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0
Direction: South
----------------
Congested clusters found at Level 0
Effective congestion level: 1 Aspect Ratio: 0.666667 Sparse Ratio: 1
Direction: East
----------------
Congested clusters found at Level 0
Effective congestion level: 1 Aspect Ratio: 0.5 Sparse Ratio: 0.5
Direction: West
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 1

Phase 8 Route finalize | Checksum: 196240ef7

Time (s): cpu = 03:18:56 ; elapsed = 01:49:41 . Memory (MB): peak = 19242.812 ; gain = 2465.766 ; free physical = 18974 ; free virtual = 465228

Phase 9 Verifying routed nets

 Verification completed successfully
Phase 9 Verifying routed nets | Checksum: 196240ef7

Time (s): cpu = 03:19:25 ; elapsed = 01:50:11 . Memory (MB): peak = 19242.812 ; gain = 2465.766 ; free physical = 18850 ; free virtual = 465126

Phase 10 Depositing Routes
Phase 10 Depositing Routes | Checksum: 196240ef7

Time (s): cpu = 03:21:13 ; elapsed = 01:51:37 . Memory (MB): peak = 19274.828 ; gain = 2497.781 ; free physical = 18466 ; free virtual = 464800
Common:
   
SLR0

Initial Estimated Congestion
 ________________________________________________________________________
|           | Global Congestion | Long Congestion   | Short Congestion  |
|           |___________________|___________________|___________________|
| Direction | Size   | % Tiles  | Size   | % Tiles  | Size   | % Tiles  |
|___________|________|__________|________|__________|________|__________|
|      NORTH|     4x4|      0.99|   16x16|      5.24|     4x4|      0.53|
|___________|________|__________|________|__________|________|__________|
|      SOUTH|   16x16|      2.13|   64x64|      9.07|     4x4|      0.48|
|___________|________|__________|________|__________|________|__________|
|       EAST|     8x8|      1.63|   32x32|      3.43|     4x4|      0.73|
|___________|________|__________|________|__________|________|__________|
|       WEST|     4x4|      0.55|     4x4|      1.62|     4x4|      0.53|
|___________|________|__________|________|__________|________|__________|

SLR1

Initial Estimated Congestion
 ________________________________________________________________________
|           | Global Congestion | Long Congestion   | Short Congestion  |
|           |___________________|___________________|___________________|
| Direction | Size   | % Tiles  | Size   | % Tiles  | Size   | % Tiles  |
|___________|________|__________|________|__________|________|__________|
|      NORTH|     4x4|      0.70|     8x8|      3.95|     4x4|      0.19|
|___________|________|__________|________|__________|________|__________|
|      SOUTH|     8x8|      1.80|   64x64|      6.25|     2x2|      0.16|
|___________|________|__________|________|__________|________|__________|
|       EAST|     2x2|      0.51|     4x4|      1.19|     4x4|      0.17|
|___________|________|__________|________|__________|________|__________|
|       WEST|     2x2|      0.28|     8x8|      0.66|     4x4|      0.24|
|___________|________|__________|________|__________|________|__________|

SLR2

Initial Estimated Congestion
 ________________________________________________________________________
|           | Global Congestion | Long Congestion   | Short Congestion  |
|           |___________________|___________________|___________________|
| Direction | Size   | % Tiles  | Size   | % Tiles  | Size   | % Tiles  |
|___________|________|__________|________|__________|________|__________|
|      NORTH|     2x2|      0.10|     8x8|      2.16|     2x2|      0.08|
|___________|________|__________|________|__________|________|__________|
|      SOUTH|     1x1|      0.01|     2x2|      0.45|     2x2|      0.03|
|___________|________|__________|________|__________|________|__________|
|       EAST|     2x2|      0.62|     4x4|      1.30|     4x4|      0.26|
|___________|________|__________|________|__________|________|__________|
|       WEST|     4x4|      0.33|     4x4|      0.95|     4x4|      0.18|
|___________|________|__________|________|__________|________|__________|



Phase 11 Resolve XTalk
Phase 11 Resolve XTalk | Checksum: 1f01aefb4

Time (s): cpu = 03:21:45 ; elapsed = 01:52:10 . Memory (MB): peak = 19274.828 ; gain = 2497.781 ; free physical = 18662 ; free virtual = 465019

Phase 12 Post Router Timing
INFO: [Route 35-57] Estimated Timing Summary | WNS=-6.201 | TNS=-333977.165| WHS=0.002  | THS=0.000  |

WARNING: [Route 35-328] Router estimated timing not met.
Resolution: For a complete and accurate timing signoff, report_timing_summary must be run after route_design. Alternatively, route_design can be run with the -timing_summary option to enable a complete timing signoff at the end of route_design.
Phase 12 Post Router Timing | Checksum: 1f01aefb4

Time (s): cpu = 03:24:11 ; elapsed = 01:53:21 . Memory (MB): peak = 19274.828 ; gain = 2497.781 ; free physical = 17814 ; free virtual = 464192
Skip laguna hold fix in PhysOpt in Router as non-negative WHS value: 1.89981e-12 .
Time taken to check if laguna hold fix is required (in secs): 0

Phase 13 Physical Synthesis in Router

Phase 13.1 Physical Synthesis Initialization
INFO: [Physopt 32-668] Current Timing Summary | WNS=-6.197 | TNS=-333432.341 | WHS=0.002 | THS=0.000 |
Phase 13.1 Physical Synthesis Initialization | Checksum: 1f01aefb4

Time (s): cpu = 03:36:07 ; elapsed = 01:59:25 . Memory (MB): peak = 19274.828 ; gain = 2497.781 ; free physical = 17623 ; free virtual = 464165
INFO: [Physopt 32-801] Found 2 high priority path groups.
WARNING: [Physopt 32-745] Physical Optimization has determined that the magnitude of the negative slack is too large and it is highly unlikely that slack will be improved. Post-Route Physical Optimization is most effective when WNS is above -0.5ns

Phase 13.2 Critical Path Optimization
INFO: [Physopt 32-668] Current Timing Summary | WNS=-6.197 | TNS=-333432.341 | WHS=0.002 | THS=0.000 |
INFO: [Physopt 32-953] Path group WNS did not improve. Path group: clk_out1_pfm_top_clkwiz_kernel_0. Processed net: pfm_top_i/dynamic_region/overlay_1/inst/out_uram_spmv_V_8_U/overlay_out_uram_spmv_V_XPM_MEMORY_URAM_2R1W_ram_U/xpm_memory_tdpram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_uram_15_n_22.
INFO: [Physopt 32-953] Path group WNS did not improve. Path group: clk_out1_pfm_top_clkwiz_kernel_0. Processed net: pfm_top_i/dynamic_region/overlay_1/inst/grp_kernel_spmv_fu_683/grp_dataflow_parent_loop_proc_fu_325/dataflow_in_loop_VITIS_LOOP_495_4_U0/compute_spmv_one_channel_1_U0/grp_ufixed_pe_cluster_spmv_uram_ap_ufixed_32_8_0_0_0_char_shuffle_2_inout_type_8u_3u_128000u_s_fu_475/ufixed_pe_cluster_spmv_uram_part2_ap_ufixed_32_8_0_0_0_char_8u_128000u_3u_U0/grp_ufixed_pe_cluster_spmv_uram_part2_ap_ufixed_32_8_0_0_0_char_8u_128000u_3u_Pipeline_loop_pe_part2_fu_74/phi_ln347_reg_500_pp0_iter3_reg.
INFO: [Physopt 32-952] Improved path group WNS = -0.130. Path group: mmcm_clkout0. Processed net: pfm_top_i/dynamic_region/memory_subsystem/inst/memory/ddr4_mem00/inst/u_ddr4_mem_intfc/u_ddr_ui/u_ddr_ui_wr_data/wr_data_ni2mc[467].
INFO: [Physopt 32-952] Improved path group WNS = -0.128. Path group: mmcm_clkout0. Processed net: pfm_top_i/dynamic_region/memory_subsystem/inst/memory/ddr4_mem00/inst/u_ddr4_mem_intfc/u_ddr_ui/u_ddr_ui_wr_data/wr_data_ni2mc[325].
INFO: [Physopt 32-953] Path group WNS did not improve. Path group: mmcm_clkout0. Processed net: pfm_top_i/dynamic_region/memory_subsystem/inst/memory/ddr4_mem00/inst/u_ddr4_mem_intfc/u_ddr_ui/u_ddr_ui_wr_data/wr_data_ni2mc[319].
INFO: [Physopt 32-953] Path group WNS did not improve. Path group: mmcm_clkout0. Processed net: pfm_top_i/dynamic_region/memory_subsystem/inst/memory/ddr4_mem00/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_write/wrDataAddr[0].
INFO: [Physopt 32-953] Path group WNS did not improve. Path group: mmcm_clkout0. Processed net: pfm_top_i/dynamic_region/memory_subsystem/inst/memory/ddr4_mem00/inst/u_ddr4_mem_intfc/u_ddr_ui/u_ddr_ui_wr_data/wr_buffer_ram[53].RAM32M0/DOC1.
INFO: [Physopt 32-668] Current Timing Summary | WNS=-6.197 | TNS=-333432.108 | WHS=0.002 | THS=0.000 |
Phase 13.2 Critical Path Optimization | Checksum: c9746074

Time (s): cpu = 03:39:03 ; elapsed = 02:00:48 . Memory (MB): peak = 19274.828 ; gain = 2497.781 ; free physical = 17548 ; free virtual = 464107
Netlist sorting complete. Time (s): cpu = 00:00:00.11 ; elapsed = 00:00:00.10 . Memory (MB): peak = 19274.828 ; gain = 0.000 ; free physical = 17517 ; free virtual = 464081
INFO: [Physopt 32-669] Post Physical Optimization Timing Summary | WNS=-6.197 | TNS=-333432.108 | WHS=0.002 | THS=0.000 |
Phase 13 Physical Synthesis in Router | Checksum: c9746074

Time (s): cpu = 03:39:48 ; elapsed = 02:01:31 . Memory (MB): peak = 19274.828 ; gain = 2497.781 ; free physical = 17507 ; free virtual = 464077
INFO: [Route 35-16] Router Completed Successfully

Time (s): cpu = 03:43:02 ; elapsed = 02:03:50 . Memory (MB): peak = 19274.828 ; gain = 2497.781 ; free physical = 18173 ; free virtual = 464836
INFO: [Common 17-83] Releasing license: Implementation
747 Infos, 1040 Warnings, 4 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 03:50:51 ; elapsed = 02:07:41 . Memory (MB): peak = 19274.828 ; gain = 2497.781 ; free physical = 18173 ; free virtual = 464836
source /home/ziyuanwang/GraphLily/generate_bitstream/build_balance_valtunsigned.2.4/proj/build_dir.hw/link/vivado/vpl/scripts/impl_1/_full_route_post.tcl
report_accelerator_utilization: Time (s): cpu = 00:00:55 ; elapsed = 00:00:56 . Memory (MB): peak = 19274.828 ; gain = 0.000 ; free physical = 18065 ; free virtual = 464748
INFO: System Diagram: Run step: routed

report_utilization: Time (s): cpu = 00:01:27 ; elapsed = 00:01:29 . Memory (MB): peak = 19274.828 ; gain = 0.000 ; free physical = 17808 ; free virtual = 464537
report_utilization: Time (s): cpu = 00:00:57 ; elapsed = 00:00:58 . Memory (MB): peak = 19274.828 ; gain = 0.000 ; free physical = 17654 ; free virtual = 464406
get_cells: Time (s): cpu = 00:00:16 ; elapsed = 00:00:16 . Memory (MB): peak = 19274.828 ; gain = 0.000 ; free physical = 17624 ; free virtual = 464389
get_cells: Time (s): cpu = 00:00:39 ; elapsed = 00:00:39 . Memory (MB): peak = 19274.828 ; gain = 0.000 ; free physical = 17540 ; free virtual = 464317
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:03:07 ; elapsed = 00:01:11 . Memory (MB): peak = 19274.828 ; gain = 0.000 ; free physical = 14664 ; free virtual = 463420
INFO: [Common 17-1381] The checkpoint '/home/ziyuanwang/GraphLily/generate_bitstream/build_balance_valtunsigned.2.4/proj/build_dir.hw/link/vivado/vpl/prj/prj.runs/impl_1/pfm_top_wrapper_routed.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:05:22 ; elapsed = 00:03:46 . Memory (MB): peak = 19274.828 ; gain = 0.000 ; free physical = 16666 ; free virtual = 463872
INFO: [runtcl-4] Executing : report_timing_summary -max_paths 10 -file xilinx_u280_xdma_201920_3_bb_locked_timing_summary_routed.rpt -pb xilinx_u280_xdma_201920_3_bb_locked_timing_summary_routed.pb -rpx xilinx_u280_xdma_201920_3_bb_locked_timing_summary_routed.rpx -warn_on_violation 
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -2L, Temperature grade: E, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
CRITICAL WARNING: [Timing 38-282] The design failed to meet the timing requirements. Please see the timing summary report for details on the timing violations.
WARNING: [Timing 38-436] There are set_bus_skew constraint(s) in this design. Please run report_bus_skew to ensure that bus skew requirements are met.
WARNING: [Timing 38-453] Line(s) in the report have been truncated to keep line length below 5000 characters.
report_timing_summary: Time (s): cpu = 00:03:21 ; elapsed = 00:01:33 . Memory (MB): peak = 19274.828 ; gain = 0.000 ; free physical = 16722 ; free virtual = 463744
source /home/ziyuanwang/GraphLily/generate_bitstream/build_balance_valtunsigned.2.4/proj/build_dir.hw/link/vivado/vpl/scripts/impl_1/_full_write_bitstream_pre.tcl
Starting auto-frequency scaling ...
kernel clock 'clkwiz_kernel2_clk_out1':
   clock pin path     : pfm_top_i/dynamic_region/clkwiz_kernel2_clk_out1
   original frequency : 500.0 MHz
kernel clock 'clkwiz_kernel_clk_out1':
   clock pin path     : pfm_top_i/dynamic_region/clkwiz_kernel_clk_out1
   original frequency : 200.0 MHz

system clock 'clk_out1_pfm_top_clkwiz_hbm_aclk_0':
   clock pin path     : pfm_top_i/static_region/base_clocking/clkwiz_hbm_aclk/inst/CLK_CORE_DRP_I/clk_inst/mmcme4_adv_inst/CLKOUT0
   original frequency : 450.0 MHz

INFO: [OCL_UTIL] clock is 'clk_out1_pfm_top_clkwiz_hbm_aclk_0' for pin 'pfm_top_i/static_region/base_clocking/clkwiz_hbm_aclk/inst/CLK_CORE_DRP_I/clk_inst/mmcme4_adv_inst/CLKOUT0'
get_timing_paths: Time (s): cpu = 00:00:38 ; elapsed = 00:00:13 . Memory (MB): peak = 19274.828 ; gain = 0.000 ; free physical = 15975 ; free virtual = 463018
INFO: [OCL_UTIL] clock is 'clk_out1_pfm_top_clkwiz_kernel_0' for pin 'pfm_top_i/dynamic_region/clkwiz_kernel_clk_out1'
get_timing_paths: Time (s): cpu = 00:00:36 ; elapsed = 00:00:13 . Memory (MB): peak = 19274.828 ; gain = 0.000 ; free physical = 16555 ; free virtual = 463610
INFO: [OCL_UTIL] clock is 'clk_out1_pfm_top_clkwiz_kernel2_0' for pin 'pfm_top_i/dynamic_region/clkwiz_kernel2_clk_out1'
get_timing_paths: Time (s): cpu = 00:00:35 ; elapsed = 00:00:12 . Memory (MB): peak = 19274.828 ; gain = 0.000 ; free physical = 16520 ; free virtual = 463586
get_timing_paths: Time (s): cpu = 00:00:38 ; elapsed = 00:00:13 . Memory (MB): peak = 19274.828 ; gain = 0.000 ; free physical = 16497 ; free virtual = 463569
WARNING: cannot scale kernel clocks: the failing system clock is mmcm_clkout0:-0.128, the wns tolerance is 0
Auto-frequency scaling completed
kernel clock 'clkwiz_kernel_clk_out1':
   original frequency : 200.0 MHz
   scaled frequency   : 200.0 MHz
kernel clock 'clkwiz_kernel2_clk_out1':
   original frequency : 500.0 MHz
   scaled frequency   : 500.0 MHz
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:03:02 ; elapsed = 00:01:10 . Memory (MB): peak = 19274.828 ; gain = 0.000 ; free physical = 13704 ; free virtual = 462735
INFO: [Common 17-1381] The checkpoint '/home/ziyuanwang/GraphLily/generate_bitstream/build_balance_valtunsigned.2.4/proj/build_dir.hw/link/vivado/vpl/prj/prj.runs/impl_1/dr_routed_timing.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:05:19 ; elapsed = 00:03:42 . Memory (MB): peak = 19274.828 ; gain = 0.000 ; free physical = 15569 ; free virtual = 463110
WARNING: [Timing 38-436] There are set_bus_skew constraint(s) in this design. Please run report_bus_skew to ensure that bus skew requirements are met.
WARNING: [Timing 38-453] Line(s) in the report have been truncated to keep line length below 5000 characters.
report_timing_summary: Time (s): cpu = 00:02:02 ; elapsed = 00:01:00 . Memory (MB): peak = 19274.828 ; gain = 0.000 ; free physical = 15357 ; free virtual = 462942
ERROR: [VPL_TCL 101-2] design did not meet timing - Design did not meet timing. One or more unscalable system clocks did not meet their required target frequency. For all system clocks, this design is using 0 nanoseconds as the threshold worst negative slack (WNS) value. List of system clocks with timing failure:
system clock: mmcm_clkout0; slack: -0.128 ns
ERROR: [VPL_TCL 101-3] sourcing script /home/ziyuanwang/GraphLily/generate_bitstream/build_balance_valtunsigned.2.4/proj/build_dir.hw/link/vivado/vpl/scripts/impl_1/_full_write_bitstream_pre.tcl failed
[Mon Dec 23 06:56:34 2024] impl_1 finished
WARNING: [Vivado 12-8222] Failed run(s) : 'impl_1'
wait_on_runs: Time (s): cpu = 00:01:12 ; elapsed = 04:55:42 . Memory (MB): peak = 5561.309 ; gain = 0.000 ; free physical = 15378 ; free virtual = 462962
INFO: [OCL_UTIL] internal step: log_generated_reports for implementation '/home/ziyuanwang/GraphLily/generate_bitstream/build_balance_valtunsigned.2.4/proj/build_dir.hw/link/vivado/vpl/output/generated_reports.log'
INFO: [OCL_UTIL] internal step: problem implementing dynamic region, impl_1: write_bitstream ERROR
INFO: [OCL_UTIL] status: fail (write_bitstream ERROR)
INFO: [OCL_UTIL] log: /home/ziyuanwang/GraphLily/generate_bitstream/build_balance_valtunsigned.2.4/proj/build_dir.hw/link/vivado/vpl/prj/prj.runs/impl_1/runme.log
ERROR: caught error: problem implementing dynamic region, impl_1: write_bitstream ERROR, please look at the run log file '/home/ziyuanwang/GraphLily/generate_bitstream/build_balance_valtunsigned.2.4/proj/build_dir.hw/link/vivado/vpl/prj/prj.runs/impl_1/runme.log' for more information
[06:56:58] Run vpl: Step impl: Failed
INFO: [OCL_UTIL] current step: vpl.impl failed. To rerun the existing project please use --from_step vpl.impl
problem implementing dynamic region, impl_1: write_bitstream ERROR, please look at the run log file '/home/ziyuanwang/GraphLily/generate_bitstream/build_balance_valtunsigned.2.4/proj/build_dir.hw/link/vivado/vpl/prj/prj.runs/impl_1/runme.log' for more information
INFO: [Common 17-206] Exiting Vivado at Mon Dec 23 06:56:58 2024...
