vhdl work "C:\Users\XergioAleX\Documents\Xilinx Projects\Prueba\Logica.vhd"
