vendor_name = ModelSim
source_file = 1, C:/altera/13.0sp1/Verilog/test/test.v
source_file = 1, C:/altera/13.0sp1/Verilog/test/db/test.cbx.xml
design_name = test
instance = comp, \a~I\, a, test, 1
instance = comp, \b~I\, b, test, 1
instance = comp, \x1~I\, x1, test, 1
instance = comp, \x2~I\, x2, test, 1
instance = comp, \comb~0\, comb~0, test, 1
instance = comp, \x1_mxm[0]~I\, x1_mxm[0], test, 1
instance = comp, \x2_mxm[0]~I\, x2_mxm[0], test, 1
instance = comp, \a_mxm[0]~I\, a_mxm[0], test, 1
instance = comp, \mxm_1[0]|y~0\, mxm_1[0]|y~0, test, 1
instance = comp, \a_mxm[1]~I\, a_mxm[1], test, 1
instance = comp, \x1_mxm[1]~I\, x1_mxm[1], test, 1
instance = comp, \x2_mxm[1]~I\, x2_mxm[1], test, 1
instance = comp, \mxm_1[1]|y~0\, mxm_1[1]|y~0, test, 1
instance = comp, \x1_mxm[2]~I\, x1_mxm[2], test, 1
instance = comp, \a_mxm[2]~I\, a_mxm[2], test, 1
instance = comp, \x2_mxm[2]~I\, x2_mxm[2], test, 1
instance = comp, \mxm_1[2]|y~0\, mxm_1[2]|y~0, test, 1
instance = comp, \x2_mxm[3]~I\, x2_mxm[3], test, 1
instance = comp, \x1_mxm[3]~I\, x1_mxm[3], test, 1
instance = comp, \a_mxm[3]~I\, a_mxm[3], test, 1
instance = comp, \mxm_1[3]|y~0\, mxm_1[3]|y~0, test, 1
instance = comp, \in_1[0]~I\, in_1[0], test, 1
instance = comp, \in_2[0]~I\, in_2[0], test, 1
instance = comp, \y_notif0~I\, y_notif0, test, 1
instance = comp, \y_notif1~I\, y_notif1, test, 1
instance = comp, \y_bufif0~I\, y_bufif0, test, 1
instance = comp, \y_bufif1~I\, y_bufif1, test, 1
instance = comp, \y~I\, y, test, 1
instance = comp, \y_mx_1~I\, y_mx_1, test, 1
instance = comp, \y_mx_2~I\, y_mx_2, test, 1
instance = comp, \y_mxm[0]~I\, y_mxm[0], test, 1
instance = comp, \y_mxm[1]~I\, y_mxm[1], test, 1
instance = comp, \y_mxm[2]~I\, y_mxm[2], test, 1
instance = comp, \y_mxm[3]~I\, y_mxm[3], test, 1
instance = comp, \y_bus[0]~I\, y_bus[0], test, 1
instance = comp, \y_bus[1]~I\, y_bus[1], test, 1
instance = comp, \y_bus[2]~I\, y_bus[2], test, 1
instance = comp, \y_bus[3]~I\, y_bus[3], test, 1
instance = comp, \y_bus[4]~I\, y_bus[4], test, 1
instance = comp, \y_bus[5]~I\, y_bus[5], test, 1
instance = comp, \y_bus[6]~I\, y_bus[6], test, 1
instance = comp, \y_bus[7]~I\, y_bus[7], test, 1
instance = comp, \y_bus[8]~I\, y_bus[8], test, 1
instance = comp, \y_bus[9]~I\, y_bus[9], test, 1
instance = comp, \y_bus[10]~I\, y_bus[10], test, 1
instance = comp, \y_bus[11]~I\, y_bus[11], test, 1
instance = comp, \y_bus[12]~I\, y_bus[12], test, 1
instance = comp, \y_bus[13]~I\, y_bus[13], test, 1
instance = comp, \y_bus[14]~I\, y_bus[14], test, 1
instance = comp, \y_bus[15]~I\, y_bus[15], test, 1
instance = comp, \in_1[1]~I\, in_1[1], test, 1
instance = comp, \in_1[2]~I\, in_1[2], test, 1
instance = comp, \in_1[3]~I\, in_1[3], test, 1
instance = comp, \in_1[4]~I\, in_1[4], test, 1
instance = comp, \in_1[5]~I\, in_1[5], test, 1
instance = comp, \in_1[6]~I\, in_1[6], test, 1
instance = comp, \in_1[7]~I\, in_1[7], test, 1
instance = comp, \in_1[8]~I\, in_1[8], test, 1
instance = comp, \in_1[9]~I\, in_1[9], test, 1
instance = comp, \in_1[10]~I\, in_1[10], test, 1
instance = comp, \in_1[11]~I\, in_1[11], test, 1
instance = comp, \in_1[12]~I\, in_1[12], test, 1
instance = comp, \in_1[13]~I\, in_1[13], test, 1
instance = comp, \in_1[14]~I\, in_1[14], test, 1
instance = comp, \in_1[15]~I\, in_1[15], test, 1
instance = comp, \in_2[1]~I\, in_2[1], test, 1
instance = comp, \in_2[2]~I\, in_2[2], test, 1
instance = comp, \in_2[3]~I\, in_2[3], test, 1
instance = comp, \in_2[4]~I\, in_2[4], test, 1
instance = comp, \in_2[5]~I\, in_2[5], test, 1
instance = comp, \in_2[6]~I\, in_2[6], test, 1
instance = comp, \in_2[7]~I\, in_2[7], test, 1
instance = comp, \in_2[8]~I\, in_2[8], test, 1
instance = comp, \in_2[9]~I\, in_2[9], test, 1
instance = comp, \in_2[10]~I\, in_2[10], test, 1
instance = comp, \in_2[11]~I\, in_2[11], test, 1
instance = comp, \in_2[12]~I\, in_2[12], test, 1
instance = comp, \in_2[13]~I\, in_2[13], test, 1
instance = comp, \in_2[14]~I\, in_2[14], test, 1
instance = comp, \in_2[15]~I\, in_2[15], test, 1
