INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Work/EGCO380 FPGA/Exercise/Exercise.srcs/sources_1/new/Binary_7segment.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Binary_7segment
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Work/EGCO380 FPGA/Exercise/Exercise.srcs/sim_1/new/Binaray_7segment_tb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Binary_7segment_tb
