{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Info: Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 11.0 Build 157 04/27/2011 SJ Full Version " "Info: Version 11.0 Build 157 04/27/2011 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Fri May 26 00:38:21 2017 " "Info: Processing started: Fri May 26 00:38:21 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off LidarFrameView -c LidarFrameView " "Info: Command: quartus_map --read_settings_files=on --write_settings_files=off LidarFrameView -c LidarFrameView" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Info: Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 0 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ccd_adc_control.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file ccd_adc_control.v" { { "Info" "ISGN_ENTITY_NAME" "1 CCD_ADC_Control " "Info: Found entity 1: CCD_ADC_Control" {  } { { "CCD_ADC_Control.v" "" { Text "D:/GitHub/LidarFrameView_11.0/CCD_ADC_Control.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "uart_tx.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file uart_tx.v" { { "Info" "ISGN_ENTITY_NAME" "1 uart_tx " "Info: Found entity 1: uart_tx" {  } { { "uart_tx.v" "" { Text "D:/GitHub/LidarFrameView_11.0/uart_tx.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "timer.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file timer.v" { { "Info" "ISGN_ENTITY_NAME" "1 timer " "Info: Found entity 1: timer" {  } { { "timer.v" "" { Text "D:/GitHub/LidarFrameView_11.0/timer.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "speed_select.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file speed_select.v" { { "Info" "ISGN_ENTITY_NAME" "1 speed_select " "Info: Found entity 1: speed_select" {  } { { "speed_select.v" "" { Text "D:/GitHub/LidarFrameView_11.0/speed_select.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "serialsend.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file serialsend.v" { { "Info" "ISGN_ENTITY_NAME" "1 SerialSend " "Info: Found entity 1: SerialSend" {  } { { "SerialSend.v" "" { Text "D:/GitHub/LidarFrameView_11.0/SerialSend.v" 3 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "SamplingControl.v(85) " "Warning (10268): Verilog HDL information at SamplingControl.v(85): always construct contains both blocking and non-blocking assignments" {  } { { "SamplingControl.v" "" { Text "D:/GitHub/LidarFrameView_11.0/SamplingControl.v" 85 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "samplingcontrol.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file samplingcontrol.v" { { "Info" "ISGN_ENTITY_NAME" "1 SamplingControl " "Info: Found entity 1: SamplingControl" {  } { { "SamplingControl.v" "" { Text "D:/GitHub/LidarFrameView_11.0/SamplingControl.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lidarframeview.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file lidarframeview.v" { { "Info" "ISGN_ENTITY_NAME" "1 LidarFrameView " "Info: Found entity 1: LidarFrameView" {  } { { "LidarFrameView.v" "" { Text "D:/GitHub/LidarFrameView_11.0/LidarFrameView.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "senddcfifo.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file senddcfifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 senddcfifo " "Info: Found entity 1: senddcfifo" {  } { { "senddcfifo.v" "" { Text "D:/GitHub/LidarFrameView_11.0/senddcfifo.v" 39 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_IGNORED_ANONYMOUS_PORT" "dac7512 dac7512.v(8) " "Warning (10238): Verilog Module Declaration warning at dac7512.v(8): ignored anonymous port(s) indicated by duplicate or dangling comma(s) in the port list for module \"dac7512\"" {  } { { "dac7512.v" "" { Text "D:/GitHub/LidarFrameView_11.0/dac7512.v" 8 0 0 } }  } 0 10238 "Verilog Module Declaration warning at %2!s!: ignored anonymous port(s) indicated by duplicate or dangling comma(s) in the port list for module \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dac7512.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file dac7512.v" { { "Info" "ISGN_ENTITY_NAME" "1 dac7512 " "Info: Found entity 1: dac7512" {  } { { "dac7512.v" "" { Text "D:/GitHub/LidarFrameView_11.0/dac7512.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_TOP" "LidarFrameView " "Info: Elaborating entity \"LidarFrameView\" for the top level hierarchy" {  } {  } 0 0 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "st LidarFrameView.v(66) " "Warning (10036): Verilog HDL or VHDL warning at LidarFrameView.v(66): object \"st\" assigned a value but never read" {  } { { "LidarFrameView.v" "" { Text "D:/GitHub/LidarFrameView_11.0/LidarFrameView.v" 66 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 LidarFrameView.v(82) " "Warning (10230): Verilog HDL assignment warning at LidarFrameView.v(82): truncated value with size 32 to match size of target (8)" {  } { { "LidarFrameView.v" "" { Text "D:/GitHub/LidarFrameView_11.0/LidarFrameView.v" 82 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SamplingControl SamplingControl:SamplingControl_inst " "Info: Elaborating entity \"SamplingControl\" for hierarchy \"SamplingControl:SamplingControl_inst\"" {  } { { "LidarFrameView.v" "SamplingControl_inst" { Text "D:/GitHub/LidarFrameView_11.0/LidarFrameView.v" 109 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 9 SamplingControl.v(121) " "Warning (10230): Verilog HDL assignment warning at SamplingControl.v(121): truncated value with size 32 to match size of target (9)" {  } { { "SamplingControl.v" "" { Text "D:/GitHub/LidarFrameView_11.0/SamplingControl.v" 121 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 26 SamplingControl.v(126) " "Warning (10230): Verilog HDL assignment warning at SamplingControl.v(126): truncated value with size 32 to match size of target (26)" {  } { { "SamplingControl.v" "" { Text "D:/GitHub/LidarFrameView_11.0/SamplingControl.v" 126 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 26 SamplingControl.v(141) " "Warning (10230): Verilog HDL assignment warning at SamplingControl.v(141): truncated value with size 32 to match size of target (26)" {  } { { "SamplingControl.v" "" { Text "D:/GitHub/LidarFrameView_11.0/SamplingControl.v" 141 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CCD_ADC_Control CCD_ADC_Control:CCD_ADC_Control_inst " "Info: Elaborating entity \"CCD_ADC_Control\" for hierarchy \"CCD_ADC_Control:CCD_ADC_Control_inst\"" {  } { { "LidarFrameView.v" "CCD_ADC_Control_inst" { Text "D:/GitHub/LidarFrameView_11.0/LidarFrameView.v" 137 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "IntegCount CCD_ADC_Control.v(90) " "Warning (10036): Verilog HDL or VHDL warning at CCD_ADC_Control.v(90): object \"IntegCount\" assigned a value but never read" {  } { { "CCD_ADC_Control.v" "" { Text "D:/GitHub/LidarFrameView_11.0/CCD_ADC_Control.v" 90 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 26 CCD_ADC_Control.v(137) " "Warning (10230): Verilog HDL assignment warning at CCD_ADC_Control.v(137): truncated value with size 32 to match size of target (26)" {  } { { "CCD_ADC_Control.v" "" { Text "D:/GitHub/LidarFrameView_11.0/CCD_ADC_Control.v" 137 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SerialSend SerialSend:SerialSend_inst " "Info: Elaborating entity \"SerialSend\" for hierarchy \"SerialSend:SerialSend_inst\"" {  } { { "LidarFrameView.v" "SerialSend_inst" { Text "D:/GitHub/LidarFrameView_11.0/LidarFrameView.v" 154 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 SerialSend.v(213) " "Warning (10230): Verilog HDL assignment warning at SerialSend.v(213): truncated value with size 32 to match size of target (11)" {  } { { "SerialSend.v" "" { Text "D:/GitHub/LidarFrameView_11.0/SerialSend.v" 213 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 SerialSend.v(218) " "Warning (10230): Verilog HDL assignment warning at SerialSend.v(218): truncated value with size 32 to match size of target (3)" {  } { { "SerialSend.v" "" { Text "D:/GitHub/LidarFrameView_11.0/SerialSend.v" 218 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 SerialSend.v(261) " "Warning (10230): Verilog HDL assignment warning at SerialSend.v(261): truncated value with size 32 to match size of target (11)" {  } { { "SerialSend.v" "" { Text "D:/GitHub/LidarFrameView_11.0/SerialSend.v" 261 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 SerialSend.v(273) " "Warning (10230): Verilog HDL assignment warning at SerialSend.v(273): truncated value with size 32 to match size of target (3)" {  } { { "SerialSend.v" "" { Text "D:/GitHub/LidarFrameView_11.0/SerialSend.v" 273 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 SerialSend.v(297) " "Warning (10230): Verilog HDL assignment warning at SerialSend.v(297): truncated value with size 32 to match size of target (11)" {  } { { "SerialSend.v" "" { Text "D:/GitHub/LidarFrameView_11.0/SerialSend.v" 297 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 SerialSend.v(302) " "Warning (10230): Verilog HDL assignment warning at SerialSend.v(302): truncated value with size 32 to match size of target (3)" {  } { { "SerialSend.v" "" { Text "D:/GitHub/LidarFrameView_11.0/SerialSend.v" 302 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "speed_select SerialSend:SerialSend_inst\|speed_select:speed_tx " "Info: Elaborating entity \"speed_select\" for hierarchy \"SerialSend:SerialSend_inst\|speed_select:speed_tx\"" {  } { { "SerialSend.v" "speed_tx" { Text "D:/GitHub/LidarFrameView_11.0/SerialSend.v" 103 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "uart_tx SerialSend:SerialSend_inst\|uart_tx:my_uart_tx " "Info: Elaborating entity \"uart_tx\" for hierarchy \"SerialSend:SerialSend_inst\|uart_tx:my_uart_tx\"" {  } { { "SerialSend.v" "my_uart_tx" { Text "D:/GitHub/LidarFrameView_11.0/SerialSend.v" 114 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "senddcfifo SerialSend:SerialSend_inst\|senddcfifo:SendFifo_inst " "Info: Elaborating entity \"senddcfifo\" for hierarchy \"SerialSend:SerialSend_inst\|senddcfifo:SendFifo_inst\"" {  } { { "SerialSend.v" "SendFifo_inst" { Text "D:/GitHub/LidarFrameView_11.0/SerialSend.v" 348 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dcfifo SerialSend:SerialSend_inst\|senddcfifo:SendFifo_inst\|dcfifo:dcfifo_component " "Info: Elaborating entity \"dcfifo\" for hierarchy \"SerialSend:SerialSend_inst\|senddcfifo:SendFifo_inst\|dcfifo:dcfifo_component\"" {  } { { "senddcfifo.v" "dcfifo_component" { Text "D:/GitHub/LidarFrameView_11.0/senddcfifo.v" 103 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "SerialSend:SerialSend_inst\|senddcfifo:SendFifo_inst\|dcfifo:dcfifo_component " "Info: Elaborated megafunction instantiation \"SerialSend:SerialSend_inst\|senddcfifo:SendFifo_inst\|dcfifo:dcfifo_component\"" {  } { { "senddcfifo.v" "" { Text "D:/GitHub/LidarFrameView_11.0/senddcfifo.v" 103 0 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "SerialSend:SerialSend_inst\|senddcfifo:SendFifo_inst\|dcfifo:dcfifo_component " "Info: Instantiated megafunction \"SerialSend:SerialSend_inst\|senddcfifo:SendFifo_inst\|dcfifo:dcfifo_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "add_ram_output_register ON " "Info: Parameter \"add_ram_output_register\" = \"ON\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clocks_are_synchronized TRUE " "Info: Parameter \"clocks_are_synchronized\" = \"TRUE\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone " "Info: Parameter \"intended_device_family\" = \"Cyclone\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_numwords 1024 " "Info: Parameter \"lpm_numwords\" = \"1024\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_showahead OFF " "Info: Parameter \"lpm_showahead\" = \"OFF\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type dcfifo " "Info: Parameter \"lpm_type\" = \"dcfifo\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 8 " "Info: Parameter \"lpm_width\" = \"8\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthu 10 " "Info: Parameter \"lpm_widthu\" = \"10\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "overflow_checking ON " "Info: Parameter \"overflow_checking\" = \"ON\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "underflow_checking ON " "Info: Parameter \"underflow_checking\" = \"ON\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_eab ON " "Info: Parameter \"use_eab\" = \"ON\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "senddcfifo.v" "" { Text "D:/GitHub/LidarFrameView_11.0/senddcfifo.v" 103 0 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dcfifo_lhk1.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/dcfifo_lhk1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dcfifo_lhk1 " "Info: Found entity 1: dcfifo_lhk1" {  } { { "db/dcfifo_lhk1.tdf" "" { Text "D:/GitHub/LidarFrameView_11.0/db/dcfifo_lhk1.tdf" 26 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dcfifo_lhk1 SerialSend:SerialSend_inst\|senddcfifo:SendFifo_inst\|dcfifo:dcfifo_component\|dcfifo_lhk1:auto_generated " "Info: Elaborating entity \"dcfifo_lhk1\" for hierarchy \"SerialSend:SerialSend_inst\|senddcfifo:SendFifo_inst\|dcfifo:dcfifo_component\|dcfifo_lhk1:auto_generated\"" {  } { { "dcfifo.tdf" "auto_generated" { Text "f:/engineeringprogramfiles/altera/11.0/quartus/libraries/megafunctions/dcfifo.tdf" 187 3 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_sync_fifo_8gm.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/alt_sync_fifo_8gm.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sync_fifo_8gm " "Info: Found entity 1: alt_sync_fifo_8gm" {  } { { "db/alt_sync_fifo_8gm.tdf" "" { Text "D:/GitHub/LidarFrameView_11.0/db/alt_sync_fifo_8gm.tdf" 32 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_sync_fifo_8gm SerialSend:SerialSend_inst\|senddcfifo:SendFifo_inst\|dcfifo:dcfifo_component\|dcfifo_lhk1:auto_generated\|alt_sync_fifo_8gm:sync_fifo " "Info: Elaborating entity \"alt_sync_fifo_8gm\" for hierarchy \"SerialSend:SerialSend_inst\|senddcfifo:SendFifo_inst\|dcfifo:dcfifo_component\|dcfifo_lhk1:auto_generated\|alt_sync_fifo_8gm:sync_fifo\"" {  } { { "db/dcfifo_lhk1.tdf" "sync_fifo" { Text "D:/GitHub/LidarFrameView_11.0/db/dcfifo_lhk1.tdf" 43 2 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dpram_n3v.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/dpram_n3v.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dpram_n3v " "Info: Found entity 1: dpram_n3v" {  } { { "db/dpram_n3v.tdf" "" { Text "D:/GitHub/LidarFrameView_11.0/db/dpram_n3v.tdf" 24 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dpram_n3v SerialSend:SerialSend_inst\|senddcfifo:SendFifo_inst\|dcfifo:dcfifo_component\|dcfifo_lhk1:auto_generated\|alt_sync_fifo_8gm:sync_fifo\|dpram_n3v:dpram4 " "Info: Elaborating entity \"dpram_n3v\" for hierarchy \"SerialSend:SerialSend_inst\|senddcfifo:SendFifo_inst\|dcfifo:dcfifo_component\|dcfifo_lhk1:auto_generated\|alt_sync_fifo_8gm:sync_fifo\|dpram_n3v:dpram4\"" {  } { { "db/alt_sync_fifo_8gm.tdf" "dpram4" { Text "D:/GitHub/LidarFrameView_11.0/db/alt_sync_fifo_8gm.tdf" 49 2 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_pof1.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/altsyncram_pof1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_pof1 " "Info: Found entity 1: altsyncram_pof1" {  } { { "db/altsyncram_pof1.tdf" "" { Text "D:/GitHub/LidarFrameView_11.0/db/altsyncram_pof1.tdf" 27 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_pof1 SerialSend:SerialSend_inst\|senddcfifo:SendFifo_inst\|dcfifo:dcfifo_component\|dcfifo_lhk1:auto_generated\|alt_sync_fifo_8gm:sync_fifo\|dpram_n3v:dpram4\|altsyncram_pof1:altsyncram14 " "Info: Elaborating entity \"altsyncram_pof1\" for hierarchy \"SerialSend:SerialSend_inst\|senddcfifo:SendFifo_inst\|dcfifo:dcfifo_component\|dcfifo_lhk1:auto_generated\|alt_sync_fifo_8gm:sync_fifo\|dpram_n3v:dpram4\|altsyncram_pof1:altsyncram14\"" {  } { { "db/dpram_n3v.tdf" "altsyncram14" { Text "D:/GitHub/LidarFrameView_11.0/db/dpram_n3v.tdf" 36 2 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_4g8.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/add_sub_4g8.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_4g8 " "Info: Found entity 1: add_sub_4g8" {  } { { "db/add_sub_4g8.tdf" "" { Text "D:/GitHub/LidarFrameView_11.0/db/add_sub_4g8.tdf" 24 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_sub_4g8 SerialSend:SerialSend_inst\|senddcfifo:SendFifo_inst\|dcfifo:dcfifo_component\|dcfifo_lhk1:auto_generated\|alt_sync_fifo_8gm:sync_fifo\|add_sub_4g8:add_sub2 " "Info: Elaborating entity \"add_sub_4g8\" for hierarchy \"SerialSend:SerialSend_inst\|senddcfifo:SendFifo_inst\|dcfifo:dcfifo_component\|dcfifo_lhk1:auto_generated\|alt_sync_fifo_8gm:sync_fifo\|add_sub_4g8:add_sub2\"" {  } { { "db/alt_sync_fifo_8gm.tdf" "add_sub2" { Text "D:/GitHub/LidarFrameView_11.0/db/alt_sync_fifo_8gm.tdf" 59 2 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_a18.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/add_sub_a18.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_a18 " "Info: Found entity 1: add_sub_a18" {  } { { "db/add_sub_a18.tdf" "" { Text "D:/GitHub/LidarFrameView_11.0/db/add_sub_a18.tdf" 24 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_sub_a18 SerialSend:SerialSend_inst\|senddcfifo:SendFifo_inst\|dcfifo:dcfifo_component\|dcfifo_lhk1:auto_generated\|alt_sync_fifo_8gm:sync_fifo\|add_sub_a18:add_sub3 " "Info: Elaborating entity \"add_sub_a18\" for hierarchy \"SerialSend:SerialSend_inst\|senddcfifo:SendFifo_inst\|dcfifo:dcfifo_component\|dcfifo_lhk1:auto_generated\|alt_sync_fifo_8gm:sync_fifo\|add_sub_a18:add_sub3\"" {  } { { "db/alt_sync_fifo_8gm.tdf" "add_sub3" { Text "D:/GitHub/LidarFrameView_11.0/db/alt_sync_fifo_8gm.tdf" 60 2 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_lua.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/cntr_lua.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_lua " "Info: Found entity 1: cntr_lua" {  } { { "db/cntr_lua.tdf" "" { Text "D:/GitHub/LidarFrameView_11.0/db/cntr_lua.tdf" 25 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_lua SerialSend:SerialSend_inst\|senddcfifo:SendFifo_inst\|dcfifo:dcfifo_component\|dcfifo_lhk1:auto_generated\|alt_sync_fifo_8gm:sync_fifo\|cntr_lua:cntr1 " "Info: Elaborating entity \"cntr_lua\" for hierarchy \"SerialSend:SerialSend_inst\|senddcfifo:SendFifo_inst\|dcfifo:dcfifo_component\|dcfifo_lhk1:auto_generated\|alt_sync_fifo_8gm:sync_fifo\|cntr_lua:cntr1\"" {  } { { "db/alt_sync_fifo_8gm.tdf" "cntr1" { Text "D:/GitHub/LidarFrameView_11.0/db/alt_sync_fifo_8gm.tdf" 61 2 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dac7512 dac7512:dac7512_inst " "Info: Elaborating entity \"dac7512\" for hierarchy \"dac7512:dac7512_inst\"" {  } { { "LidarFrameView.v" "dac7512_inst" { Text "D:/GitHub/LidarFrameView_11.0/LidarFrameView.v" 162 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 dac7512.v(39) " "Warning (10230): Verilog HDL assignment warning at dac7512.v(39): truncated value with size 32 to match size of target (8)" {  } { { "dac7512.v" "" { Text "D:/GitHub/LidarFrameView_11.0/dac7512.v" 39 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 dac7512.v(65) " "Warning (10230): Verilog HDL assignment warning at dac7512.v(65): truncated value with size 32 to match size of target (3)" {  } { { "dac7512.v" "" { Text "D:/GitHub/LidarFrameView_11.0/dac7512.v" 65 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 dac7512.v(107) " "Warning (10230): Verilog HDL assignment warning at dac7512.v(107): truncated value with size 32 to match size of target (5)" {  } { { "dac7512.v" "" { Text "D:/GitHub/LidarFrameView_11.0/dac7512.v" 107 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR_HDR" "" "Warning: Tri-state node(s) do not directly drive top-level pin(s)" { { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "SerialSend:SerialSend_inst\|uart_tx:my_uart_tx\|bps_start " "Warning: Converted tri-state buffer \"SerialSend:SerialSend_inst\|uart_tx:my_uart_tx\|bps_start\" feeding internal logic into a wire" {  } { { "uart_tx.v" "" { Text "D:/GitHub/LidarFrameView_11.0/uart_tx.v" 18 -1 0 } }  } 0 0 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "" 0 -1}  } {  } 0 0 "Tri-state node(s) do not directly drive top-level pin(s)" 0 0 "" 0 -1}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "2 " "Warning: 2 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 0 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "" 0 -1}
{ "Info" "IMLS_MLS_IGNORED_SUMMARY" "116 " "Info: Ignored 116 buffer(s)" { { "Info" "IMLS_MLS_IGNORED_SOFT" "116 " "Info: Ignored 116 SOFT buffer(s)" {  } {  } 0 0 "Ignored %1!d! SOFT buffer(s)" 0 0 "" 0 -1}  } {  } 0 0 "Ignored %1!d! buffer(s)" 0 0 "" 0 -1}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Warning: Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "CCD_M0 GND " "Warning (13410): Pin \"CCD_M0\" is stuck at GND" {  } { { "LidarFrameView.v" "" { Text "D:/GitHub/LidarFrameView_11.0/LidarFrameView.v" 33 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WMLS_MLS_STUCK_PIN" "CCD_M1 GND " "Warning (13410): Pin \"CCD_M1\" is stuck at GND" {  } { { "LidarFrameView.v" "" { Text "D:/GitHub/LidarFrameView_11.0/LidarFrameView.v" 34 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WMLS_MLS_STUCK_PIN" "CCD_RM GND " "Warning (13410): Pin \"CCD_RM\" is stuck at GND" {  } { { "LidarFrameView.v" "" { Text "D:/GitHub/LidarFrameView_11.0/LidarFrameView.v" 35 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Output pins are stuck at VCC or GND" 0 0 "" 0 -1}
{ "Info" "IFTM_FTM_PRESET_POWER_UP" "" "Info: Registers with preset signals will power-up high" {  } { { "uart_tx.v" "" { Text "D:/GitHub/LidarFrameView_11.0/uart_tx.v" 84 -1 0 } } { "uart_tx.v" "" { Text "D:/GitHub/LidarFrameView_11.0/uart_tx.v" 19 -1 0 } } { "SerialSend.v" "" { Text "D:/GitHub/LidarFrameView_11.0/SerialSend.v" 40 -1 0 } }  } 0 0 "Registers with preset signals will power-up high" 0 0 "" 0 -1}
{ "Warning" "WFTM_IGNORED_UNIMPLEMENTABLE_CARRY" "1 " "Warning: Ignored 1 CARRY_SUM primitives" { { "Warning" "WFTM_CARRY_BAD_LUT_INPUTS_HDR" "1 " "Warning: Ignored 1 CARRY_SUM primitives -- logic cell requires more inputs than it can contain" { { "Warning" "WFTM_CARRY_BAD_LUT_INPUTS" "SerialSend:SerialSend_inst\|senddcfifo:SendFifo_inst\|dcfifo:dcfifo_component\|dcfifo_lhk1:auto_generated\|alt_sync_fifo_8gm:sync_fifo\|cs11a\[10\] " "Warning: Can't place CARRY primitive \"SerialSend:SerialSend_inst\|senddcfifo:SendFifo_inst\|dcfifo:dcfifo_component\|dcfifo_lhk1:auto_generated\|alt_sync_fifo_8gm:sync_fifo\|cs11a\[10\]\" -- logic cell requires more inputs than it can contain" {  } { { "db/alt_sync_fifo_8gm.tdf" "" { Text "D:/GitHub/LidarFrameView_11.0/db/alt_sync_fifo_8gm.tdf" 51 7 0 } }  } 0 0 "Can't place CARRY primitive \"%1!s!\" -- logic cell requires more inputs than it can contain" 0 0 "" 0 -1}  } {  } 0 0 "Ignored %1!d! CARRY_SUM primitives -- logic cell requires more inputs than it can contain" 0 0 "" 0 -1}  } {  } 0 0 "Ignored %1!d! CARRY_SUM primitives" 0 0 "" 0 -1}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "12 12 " "Info: 12 registers lost all their fanouts during netlist optimizations. The first 12 are displayed below." { { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "SerialSend:SerialSend_inst\|uart_tx:my_uart_tx\|bps_start_r~en " "Info: Register \"SerialSend:SerialSend_inst\|uart_tx:my_uart_tx\|bps_start_r~en\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "SerialSend:SerialSend_inst\|serialState~10 " "Info: Register \"SerialSend:SerialSend_inst\|serialState~10\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "SerialSend:SerialSend_inst\|serialState~11 " "Info: Register \"SerialSend:SerialSend_inst\|serialState~11\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "SerialSend:SerialSend_inst\|serialState~12 " "Info: Register \"SerialSend:SerialSend_inst\|serialState~12\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "CCD_ADC_Control:CCD_ADC_Control_inst\|DataOutState~7 " "Info: Register \"CCD_ADC_Control:CCD_ADC_Control_inst\|DataOutState~7\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "CCD_ADC_Control:CCD_ADC_Control_inst\|IntegState~12 " "Info: Register \"CCD_ADC_Control:CCD_ADC_Control_inst\|IntegState~12\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "CCD_ADC_Control:CCD_ADC_Control_inst\|IntegState~13 " "Info: Register \"CCD_ADC_Control:CCD_ADC_Control_inst\|IntegState~13\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "CCD_ADC_Control:CCD_ADC_Control_inst\|IntegState~14 " "Info: Register \"CCD_ADC_Control:CCD_ADC_Control_inst\|IntegState~14\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "CCD_ADC_Control:CCD_ADC_Control_inst\|RestState~8 " "Info: Register \"CCD_ADC_Control:CCD_ADC_Control_inst\|RestState~8\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "CCD_ADC_Control:CCD_ADC_Control_inst\|RestState~9 " "Info: Register \"CCD_ADC_Control:CCD_ADC_Control_inst\|RestState~9\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "CCD_ADC_Control:CCD_ADC_Control_inst\|MainState~8 " "Info: Register \"CCD_ADC_Control:CCD_ADC_Control_inst\|MainState~8\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "CCD_ADC_Control:CCD_ADC_Control_inst\|MainState~9 " "Info: Register \"CCD_ADC_Control:CCD_ADC_Control_inst\|MainState~9\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1}  } {  } 0 0 "%1!d! registers lost all their fanouts during netlist optimizations. The first %2!d! are displayed below." 0 0 "" 0 -1}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "D:/GitHub/LidarFrameView_11.0/output_files/LidarFrameView.map.smsg " "Info: Generated suppressed messages file D:/GitHub/LidarFrameView_11.0/output_files/LidarFrameView.map.smsg" {  } {  } 0 0 "Generated suppressed messages file %1!s!" 0 0 "" 0 -1}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Info: Generating hard_block partition \"hard_block:auto_generated_inst\"" {  } {  } 0 0 "Generating hard_block partition \"%1!s!\"" 0 0 "" 0 -1}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "1 " "Warning: Design contains 1 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "startPoint " "Warning (15610): No output dependent on input pin \"startPoint\"" {  } { { "LidarFrameView.v" "" { Text "D:/GitHub/LidarFrameView_11.0/LidarFrameView.v" 25 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1}  } {  } 0 0 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_TM_SUMMARY" "467 " "Info: Implemented 467 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "11 " "Info: Implemented 11 input pins" {  } {  } 0 0 "Implemented %1!d! input pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_OPINS" "13 " "Info: Implemented 13 output pins" {  } {  } 0 0 "Implemented %1!d! output pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_LCELLS" "435 " "Info: Implemented 435 logic cells" {  } {  } 0 0 "Implemented %1!d! logic cells" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_RAMS" "8 " "Info: Implemented 8 RAM segments" {  } {  } 0 0 "Implemented %1!d! RAM segments" 0 0 "" 0 -1}  } {  } 0 0 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 29 s Quartus II 64-Bit " "Info: Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 29 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "384 " "Info: Peak virtual memory: 384 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Fri May 26 00:38:28 2017 " "Info: Processing ended: Fri May 26 00:38:28 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:07 " "Info: Elapsed time: 00:00:07" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:07 " "Info: Total CPU time (on all processors): 00:00:07" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus II 64-Bit " "Info: Running Quartus II 64-Bit Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 11.0 Build 157 04/27/2011 SJ Full Version " "Info: Version 11.0 Build 157 04/27/2011 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Fri May 26 00:38:29 2017 " "Info: Processing started: Fri May 26 00:38:29 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off LidarFrameView -c LidarFrameView " "Info: Command: quartus_fit --read_settings_files=off --write_settings_files=off LidarFrameView -c LidarFrameView" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Info: Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 0 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "" 0 -1}
{ "Info" "IMPP_MPP_USER_DEVICE" "LidarFrameView EP1C3T100C8 " "Info: Selected device EP1C3T100C8 for design \"LidarFrameView\"" {  } {  } 0 0 "Selected device %2!s! for design \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Info: Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 0 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Info: Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP1C3T100A8 " "Info: Device EP1C3T100A8 is compatible" {  } {  } 2 0 "Device %1!s! is compatible" 0 0 "" 0 -1}  } {  } 2 0 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "" 0 -1}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "2 " "Info: Fitter converted 2 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~nCSO~ 6 " "Info: Pin ~nCSO~ is reserved at location 6" {  } { { "f:/engineeringprogramfiles/altera/11.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/engineeringprogramfiles/altera/11.0/quartus/bin64/pin_planner.ppl" { ~nCSO~ } } } { "f:/engineeringprogramfiles/altera/11.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "f:/engineeringprogramfiles/altera/11.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~nCSO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/GitHub/LidarFrameView_11.0/" { { 0 { 0 ""} 0 956 5573 6591 0}  }  } }  } 0 0 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ASDO~ 17 " "Info: Pin ~ASDO~ is reserved at location 17" {  } { { "f:/engineeringprogramfiles/altera/11.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/engineeringprogramfiles/altera/11.0/quartus/bin64/pin_planner.ppl" { ~ASDO~ } } } { "f:/engineeringprogramfiles/altera/11.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "f:/engineeringprogramfiles/altera/11.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ASDO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/GitHub/LidarFrameView_11.0/" { { 0 { 0 ""} 0 957 5573 6591 0}  }  } }  } 0 0 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "" 0 -1}
{ "Info" "ITDC_FITTER_TIMING_ENGINE" "TimeQuest " "Info: Timing-driven compilation is using the TimeQuest Timing Analyzer" {  } {  } 0 0 "Timing-driven compilation is using the %1!s! Timing Analyzer" 0 0 "" 0 -1}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "LidarFrameView.sdc " "Critical Warning: Synopsys Design Constraints File file not found: 'LidarFrameView.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 0 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "" 0 -1}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "Info: No user constrained base clocks found in the design" {  } {  } 0 0 "No user constrained %1!s! found in the design" 0 0 "" 0 -1}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Info: Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 0 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Extra Info: Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 0 "Performing register packing on registers with non-logic cell location assignments" 1 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Extra Info: Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 0 "Completed register packing on registers with non-logic cell location assignments" 1 0 "" 0 -1}
{ "Info" "IFYGR_FYGR_OPINFO_COMPLETED_OP" "User Assigned Global Signals Promotion Operation " "Info: Completed User Assigned Global Signals Promotion Operation" {  } {  } 0 0 "Completed %1!s!" 0 0 "" 0 -1}
{ "Info" "IFYGR_FYGR_GLOBAL_LINES_NEEDED_FOR_TORNADO_DQS" "0 " "Info: DQS I/O pins require 0 global routing resources" {  } {  } 0 0 "DQS I/O pins require %1!d! global routing resources" 0 0 "" 0 -1}
{ "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_ALL_TO_GLOBAL" "clk Global clock in PIN 10 " "Info: Automatically promoted signal \"clk\" to use Global clock in PIN 10" {  } { { "LidarFrameView.v" "" { Text "D:/GitHub/LidarFrameView_11.0/LidarFrameView.v" 22 0 0 } }  } 0 0 "Automatically promoted signal \"%1!s!\" to use %2!s!" 0 0 "" 0 -1}
{ "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL" "CCD_ADC_Control:CCD_ADC_Control_inst\|wrclk Global clock " "Info: Automatically promoted some destinations of signal \"CCD_ADC_Control:CCD_ADC_Control_inst\|wrclk\" to use Global clock" { { "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL_SUB" "CCD_ADC_Control:CCD_ADC_Control_inst\|wrclk~4 " "Info: Destination \"CCD_ADC_Control:CCD_ADC_Control_inst\|wrclk~4\" may be non-global or may not use global clock" {  } { { "CCD_ADC_Control.v" "" { Text "D:/GitHub/LidarFrameView_11.0/CCD_ADC_Control.v" 48 -1 0 } }  } 0 0 "Destination \"%1!s!\" may be non-global or may not use global clock" 0 0 "" 0 -1}  } { { "CCD_ADC_Control.v" "" { Text "D:/GitHub/LidarFrameView_11.0/CCD_ADC_Control.v" 48 -1 0 } }  } 0 0 "Automatically promoted some destinations of signal \"%1!s!\" to use %2!s!" 0 0 "" 0 -1}
{ "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL" "SerialSend:SerialSend_inst\|rdclk_reg Global clock " "Info: Automatically promoted some destinations of signal \"SerialSend:SerialSend_inst\|rdclk_reg\" to use Global clock" { { "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL_SUB" "SerialSend:SerialSend_inst\|rdclk_reg " "Info: Destination \"SerialSend:SerialSend_inst\|rdclk_reg\" may be non-global or may not use global clock" {  } { { "SerialSend.v" "" { Text "D:/GitHub/LidarFrameView_11.0/SerialSend.v" 48 -1 0 } }  } 0 0 "Destination \"%1!s!\" may be non-global or may not use global clock" 0 0 "" 0 -1}  } { { "SerialSend.v" "" { Text "D:/GitHub/LidarFrameView_11.0/SerialSend.v" 48 -1 0 } }  } 0 0 "Automatically promoted some destinations of signal \"%1!s!\" to use %2!s!" 0 0 "" 0 -1}
{ "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL" "dac7512:dac7512_inst\|div_clk Global clock " "Info: Automatically promoted some destinations of signal \"dac7512:dac7512_inst\|div_clk\" to use Global clock" { { "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL_SUB" "dac7512:dac7512_inst\|div_clk " "Info: Destination \"dac7512:dac7512_inst\|div_clk\" may be non-global or may not use global clock" {  } { { "dac7512.v" "" { Text "D:/GitHub/LidarFrameView_11.0/dac7512.v" 27 -1 0 } }  } 0 0 "Destination \"%1!s!\" may be non-global or may not use global clock" 0 0 "" 0 -1}  } { { "dac7512.v" "" { Text "D:/GitHub/LidarFrameView_11.0/dac7512.v" 27 -1 0 } }  } 0 0 "Automatically promoted some destinations of signal \"%1!s!\" to use %2!s!" 0 0 "" 0 -1}
{ "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL" "rst_n Global clock " "Info: Automatically promoted some destinations of signal \"rst_n\" to use Global clock" { { "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL_SUB" "SerialSend:SerialSend_inst\|SerialSendData_Reg\[7\]~3 " "Info: Destination \"SerialSend:SerialSend_inst\|SerialSendData_Reg\[7\]~3\" may be non-global or may not use global clock" {  } { { "SerialSend.v" "" { Text "D:/GitHub/LidarFrameView_11.0/SerialSend.v" 178 -1 0 } }  } 0 0 "Destination \"%1!s!\" may be non-global or may not use global clock" 0 0 "" 0 -1} { "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL_SUB" "SerialSend:SerialSend_inst\|SerialSendData_Reg\[6\]~4 " "Info: Destination \"SerialSend:SerialSend_inst\|SerialSendData_Reg\[6\]~4\" may be non-global or may not use global clock" {  } { { "SerialSend.v" "" { Text "D:/GitHub/LidarFrameView_11.0/SerialSend.v" 178 -1 0 } }  } 0 0 "Destination \"%1!s!\" may be non-global or may not use global clock" 0 0 "" 0 -1} { "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL_SUB" "SerialSend:SerialSend_inst\|SerialSendData_Reg\[3\]~5 " "Info: Destination \"SerialSend:SerialSend_inst\|SerialSendData_Reg\[3\]~5\" may be non-global or may not use global clock" {  } { { "SerialSend.v" "" { Text "D:/GitHub/LidarFrameView_11.0/SerialSend.v" 178 -1 0 } }  } 0 0 "Destination \"%1!s!\" may be non-global or may not use global clock" 0 0 "" 0 -1} { "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL_SUB" "SerialSend:SerialSend_inst\|SendOneFrameFlag~0 " "Info: Destination \"SerialSend:SerialSend_inst\|SendOneFrameFlag~0\" may be non-global or may not use global clock" {  } { { "SerialSend.v" "" { Text "D:/GitHub/LidarFrameView_11.0/SerialSend.v" 65 -1 0 } }  } 0 0 "Destination \"%1!s!\" may be non-global or may not use global clock" 0 0 "" 0 -1}  } { { "LidarFrameView.v" "" { Text "D:/GitHub/LidarFrameView_11.0/LidarFrameView.v" 23 0 0 } }  } 0 0 "Automatically promoted some destinations of signal \"%1!s!\" to use %2!s!" 0 0 "" 0 -1}
{ "Info" "IFYGR_FYGR_PIN_USES_INTERNAL_GLOBAL" "rst_n " "Info: Pin \"rst_n\" drives global clock, but is not placed in a dedicated clock pin position" {  } { { "f:/engineeringprogramfiles/altera/11.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/engineeringprogramfiles/altera/11.0/quartus/bin64/pin_planner.ppl" { rst_n } } } { "f:/engineeringprogramfiles/altera/11.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/engineeringprogramfiles/altera/11.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "rst_n" } } } } { "LidarFrameView.v" "" { Text "D:/GitHub/LidarFrameView_11.0/LidarFrameView.v" 23 0 0 } } { "f:/engineeringprogramfiles/altera/11.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "f:/engineeringprogramfiles/altera/11.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { rst_n } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/GitHub/LidarFrameView_11.0/" { { 0 { 0 ""} 0 28 5573 6591 0}  }  } }  } 0 0 "Pin \"%1!s!\" drives global clock, but is not placed in a dedicated clock pin position" 0 0 "" 0 -1}
{ "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL" "SerialSend:SerialSend_inst\|SerialSendbtn1 Global clock " "Info: Automatically promoted some destinations of signal \"SerialSend:SerialSend_inst\|SerialSendbtn1\" to use Global clock" { { "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL_SUB" "SerialSend:SerialSend_inst\|SerialSendEN_REG " "Info: Destination \"SerialSend:SerialSend_inst\|SerialSendEN_REG\" may be non-global or may not use global clock" {  } { { "SerialSend.v" "" { Text "D:/GitHub/LidarFrameView_11.0/SerialSend.v" 25 -1 0 } }  } 0 0 "Destination \"%1!s!\" may be non-global or may not use global clock" 0 0 "" 0 -1} { "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL_SUB" "SerialSend:SerialSend_inst\|SerialSendbtn2 " "Info: Destination \"SerialSend:SerialSend_inst\|SerialSendbtn2\" may be non-global or may not use global clock" {  } { { "SerialSend.v" "" { Text "D:/GitHub/LidarFrameView_11.0/SerialSend.v" 56 -1 0 } }  } 0 0 "Destination \"%1!s!\" may be non-global or may not use global clock" 0 0 "" 0 -1}  } { { "SerialSend.v" "" { Text "D:/GitHub/LidarFrameView_11.0/SerialSend.v" 55 -1 0 } }  } 0 0 "Automatically promoted some destinations of signal \"%1!s!\" to use %2!s!" 0 0 "" 0 -1}
{ "Info" "IFYGR_FYGR_OPINFO_COMPLETED_OP" "Auto Global Promotion Operation " "Info: Completed Auto Global Promotion Operation" {  } {  } 0 0 "Completed %1!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_FYGR_REGPACKING_INFO" "" "Info: Starting register packing" {  } {  } 0 0 "Starting register packing" 0 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Extra Info: Started Fast Input/Output/OE register processing" {  } {  } 1 0 "Started Fast Input/Output/OE register processing" 1 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Extra Info: Finished Fast Input/Output/OE register processing" {  } {  } 1 0 "Finished Fast Input/Output/OE register processing" 1 0 "" 0 -1}
{ "Info" "IFYGR_FYGR_INFO_AUTO_MODE_REGISTER_PACKING" "Auto Normal " "Info: Fitter is using Normal packing mode for logic elements with Auto setting for Auto Packed Registers logic option" {  } {  } 0 0 "Fitter is using %2!s! packing mode for logic elements with %1!s! setting for Auto Packed Registers logic option" 0 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_START_LUT_IO_RAM_PACKING" "" "Extra Info: Moving registers into I/O cells, LUTs, and RAM blocks to improve timing and density" {  } {  } 1 0 "Moving registers into I/O cells, LUTs, and RAM blocks to improve timing and density" 1 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_FINISH_LUT_IO_RAM_PACKING" "" "Info: Finished moving registers into I/O cells, LUTs, and RAM blocks" {  } {  } 0 0 "Finished moving registers into I/O cells, LUTs, and RAM blocks" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Info: Finished register packing" {  } {  } 0 0 "Finished register packing" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Info: Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 0 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "" 0 -1}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:01 " "Info: Fitter preparation operations ending: elapsed time is 00:00:01" {  } {  } 0 0 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Info: Fitter placement preparation operations beginning" {  } {  } 0 0 "Fitter placement preparation operations beginning" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:01 " "Info: Fitter placement preparation operations ending: elapsed time is 00:00:01" {  } {  } 0 0 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Info: Fitter placement operations beginning" {  } {  } 0 0 "Fitter placement operations beginning" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Info: Fitter placement was successful" {  } {  } 0 0 "Fitter placement was successful" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:02 " "Info: Fitter placement operations ending: elapsed time is 00:00:02" {  } {  } 0 0 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Info: Fitter routing operations beginning" {  } {  } 0 0 "Fitter routing operations beginning" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "4 " "Info: Router estimated average interconnect usage is 4% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "5 X14_Y0 X27_Y14 " "Info: Router estimated peak interconnect usage is 5% of the available device resources in the region that extends from location X14_Y0 to location X27_Y14" {  } {  } 0 0 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "" 0 -1}  } {  } 0 0 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:01 " "Info: Fitter routing operations ending: elapsed time is 00:00:01" {  } {  } 0 0 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "Info: The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Info: Optimizations that may affect the design's routability were skipped" {  } {  } 0 0 "Optimizations that may affect the design's routability were skipped" 0 0 "" 0 -1} { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_TIMING" "" "Info: Optimizations that may affect the design's timing were skipped" {  } {  } 0 0 "Optimizations that may affect the design's timing were skipped" 0 0 "" 0 -1}  } {  } 0 0 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "" 0 -1}
{ "Info" "IFYGR_FYGR_OPINFO_COMPLETED_OP" "Fixed Delay Chain Operation " "Info: Completed Fixed Delay Chain Operation" {  } {  } 0 0 "Completed %1!s!" 0 0 "" 0 -1}
{ "Info" "IDAT_DAT_STARTED" "" "Info: Started post-fitting delay annotation" {  } {  } 0 0 "Started post-fitting delay annotation" 0 0 "" 0 -1}
{ "Info" "IDAT_DAT_COMPLETED" "" "Info: Delay annotation completed successfully" {  } {  } 0 0 "Delay annotation completed successfully" 0 0 "" 0 -1}
{ "Info" "IFYGR_FYGR_OPINFO_COMPLETED_OP" "Auto Delay Chain Operation " "Info: Completed Auto Delay Chain Operation" {  } {  } 0 0 "Completed %1!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Info: Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 0 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "" 0 -1}
{ "Warning" "WFIOMGR_RESERVE_ASSIGNMENT_FOR_UNUSED_PINS_IS_DEFAULT" "As output driving ground " "Warning: The Reserve All Unused Pins setting has not been specified, and will default to 'As output driving ground'." {  } {  } 0 0 "The Reserve All Unused Pins setting has not been specified, and will default to '%1!s!'." 0 0 "" 0 -1}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "D:/GitHub/LidarFrameView_11.0/output_files/LidarFrameView.fit.smsg " "Info: Generated suppressed messages file D:/GitHub/LidarFrameView_11.0/output_files/LidarFrameView.fit.smsg" {  } {  } 0 0 "Generated suppressed messages file %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 2 s Quartus II 64-Bit " "Info: Quartus II 64-Bit Fitter was successful. 0 errors, 2 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "464 " "Info: Peak virtual memory: 464 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Fri May 26 00:38:37 2017 " "Info: Processing ended: Fri May 26 00:38:37 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:08 " "Info: Elapsed time: 00:00:08" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:07 " "Info: Total CPU time (on all processors): 00:00:07" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus II 64-Bit " "Info: Running Quartus II 64-Bit Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 11.0 Build 157 04/27/2011 SJ Full Version " "Info: Version 11.0 Build 157 04/27/2011 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Fri May 26 00:38:39 2017 " "Info: Processing started: Fri May 26 00:38:39 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off LidarFrameView -c LidarFrameView " "Info: Command: quartus_asm --read_settings_files=off --write_settings_files=off LidarFrameView -c LidarFrameView" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "TimeQuest Timing Analyzer Quartus II 64-Bit " "Info: Running Quartus II 64-Bit TimeQuest Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 11.0 Build 157 04/27/2011 SJ Full Version " "Info: Version 11.0 Build 157 04/27/2011 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Fri May 26 00:38:39 2017 " "Info: Processing started: Fri May 26 00:38:39 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta LidarFrameView -c LidarFrameView " "Info: Command: quartus_sta LidarFrameView -c LidarFrameView" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Info: Assembler is generating device programming files" {  } {  } 0 0 "Assembler is generating device programming files" 0 0 "" 0 -1}
{ "Info" "0" "" "Info: qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 0 s Quartus II 64-Bit " "Info: Quartus II 64-Bit Assembler was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "328 " "Info: Peak virtual memory: 328 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Fri May 26 00:38:41 2017 " "Info: Processing ended: Fri May 26 00:38:41 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Info: Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Info: Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Info: Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 0 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "" 0 -1}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "LidarFrameView.sdc " "Critical Warning: Synopsys Design Constraints File file not found: 'LidarFrameView.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 0 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "" 0 -1}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "Info: No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 0 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "" 0 -1}
{ "Info" "ISTA_DERIVE_CLOCKS_INFO" "Deriving Clocks " "Info: Deriving Clocks" { { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name clk clk " "Info: create_clock -period 1.000 -name clk clk" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name dac7512:dac7512_inst\|div_clk dac7512:dac7512_inst\|div_clk " "Info: create_clock -period 1.000 -name dac7512:dac7512_inst\|div_clk dac7512:dac7512_inst\|div_clk" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name CCD_ADC_Control:CCD_ADC_Control_inst\|wrclk CCD_ADC_Control:CCD_ADC_Control_inst\|wrclk " "Info: create_clock -period 1.000 -name CCD_ADC_Control:CCD_ADC_Control_inst\|wrclk CCD_ADC_Control:CCD_ADC_Control_inst\|wrclk" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name SerialSend:SerialSend_inst\|rdclk_reg SerialSend:SerialSend_inst\|rdclk_reg " "Info: create_clock -period 1.000 -name SerialSend:SerialSend_inst\|rdclk_reg SerialSend:SerialSend_inst\|rdclk_reg" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Critical Warning: Timing requirements not met" {  } {  } 1 0 "Timing requirements not met" 0 0 "" 0 -1}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -8.875 " "Info: Worst-case setup slack is -8.875" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "Info:     Slack End Point TNS Clock " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "Info: ========= ============= =====================" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -8.875      -947.997 clk  " "Info:    -8.875      -947.997 clk " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -7.275      -342.621 CCD_ADC_Control:CCD_ADC_Control_inst\|wrclk  " "Info:    -7.275      -342.621 CCD_ADC_Control:CCD_ADC_Control_inst\|wrclk " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -5.449      -154.782 SerialSend:SerialSend_inst\|rdclk_reg  " "Info:    -5.449      -154.782 SerialSend:SerialSend_inst\|rdclk_reg " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.130       -28.025 dac7512:dac7512_inst\|div_clk  " "Info:    -2.130       -28.025 dac7512:dac7512_inst\|div_clk " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -1.771 " "Info: Worst-case hold slack is -1.771" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "Info:     Slack End Point TNS Clock " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "Info: ========= ============= =====================" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.771        -4.637 clk  " "Info:    -1.771        -4.637 clk " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.254        -1.652 SerialSend:SerialSend_inst\|rdclk_reg  " "Info:    -0.254        -1.652 SerialSend:SerialSend_inst\|rdclk_reg " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.651         0.000 CCD_ADC_Control:CCD_ADC_Control_inst\|wrclk  " "Info:     0.651         0.000 CCD_ADC_Control:CCD_ADC_Control_inst\|wrclk " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.066         0.000 dac7512:dac7512_inst\|div_clk  " "Info:     1.066         0.000 dac7512:dac7512_inst\|div_clk " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery -2.720 " "Info: Worst-case recovery slack is -2.720" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "Info:     Slack End Point TNS Clock " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "Info: ========= ============= =====================" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.720       -89.760 CCD_ADC_Control:CCD_ADC_Control_inst\|wrclk  " "Info:    -2.720       -89.760 CCD_ADC_Control:CCD_ADC_Control_inst\|wrclk " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.606       -35.332 SerialSend:SerialSend_inst\|rdclk_reg  " "Info:    -1.606       -35.332 SerialSend:SerialSend_inst\|rdclk_reg " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 2.554 " "Info: Worst-case removal slack is 2.554" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "Info:     Slack End Point TNS Clock " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "Info: ========= ============= =====================" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.554         0.000 SerialSend:SerialSend_inst\|rdclk_reg  " "Info:     2.554         0.000 SerialSend:SerialSend_inst\|rdclk_reg " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    3.668         0.000 CCD_ADC_Control:CCD_ADC_Control_inst\|wrclk  " "Info:     3.668         0.000 CCD_ADC_Control:CCD_ADC_Control_inst\|wrclk " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -1.583 " "Info: Worst-case minimum pulse width slack is -1.583" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "Info:     Slack End Point TNS Clock " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "Info: ========= ============= =====================" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.583      -415.435 clk  " "Info:    -1.583      -415.435 clk " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.318      -187.156 CCD_ADC_Control:CCD_ADC_Control_inst\|wrclk  " "Info:    -1.318      -187.156 CCD_ADC_Control:CCD_ADC_Control_inst\|wrclk " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.318      -110.712 SerialSend:SerialSend_inst\|rdclk_reg  " "Info:    -1.318      -110.712 SerialSend:SerialSend_inst\|rdclk_reg " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.318       -39.540 dac7512:dac7512_inst\|div_clk  " "Info:    -1.318       -39.540 dac7512:dac7512_inst\|div_clk " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1}
{ "Info" "ISTA_METASTABILITY_REPORT_DISABLED" "" "Info: The selected device family is not supported by the report_metastability command." {  } {  } 0 0 "The selected device family is not supported by the report_metastability command." 0 0 "" 0 -1}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Info: Design is not fully constrained for setup requirements" {  } {  } 0 0 "Design is not fully constrained for %1!s! requirements" 0 0 "" 0 -1}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Info: Design is not fully constrained for hold requirements" {  } {  } 0 0 "Design is not fully constrained for %1!s! requirements" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "TimeQuest Timing Analyzer 0 s 2 s Quartus II 64-Bit " "Info: Quartus II 64-Bit TimeQuest Timing Analyzer was successful. 0 errors, 2 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "357 " "Info: Peak virtual memory: 357 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Fri May 26 00:38:43 2017 " "Info: Processing ended: Fri May 26 00:38:43 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:04 " "Info: Elapsed time: 00:00:04" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:03 " "Info: Total CPU time (on all processors): 00:00:03" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "EDA Netlist Writer Quartus II 64-Bit " "Info: Running Quartus II 64-Bit EDA Netlist Writer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 11.0 Build 157 04/27/2011 SJ Full Version " "Info: Version 11.0 Build 157 04/27/2011 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Fri May 26 00:38:44 2017 " "Info: Processing started: Fri May 26 00:38:44 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_eda --read_settings_files=off --write_settings_files=off LidarFrameView -c LidarFrameView " "Info: Command: quartus_eda --read_settings_files=off --write_settings_files=off LidarFrameView -c LidarFrameView" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IWSC_GENERATED_NON_HIERARCHICAL_SIMULATION_NETLIST" "" "Info: Generated simulation netlist will be non-hierarchical because the design has SignalTap II partitions, termination control logic and/or a design partition that contains bidirectional ports" {  } {  } 0 0 "Generated simulation netlist will be non-hierarchical because the design has SignalTap II partitions, termination control logic and/or a design partition that contains bidirectional ports" 0 0 "" 0 -1}
{ "Warning" "WVLGO_INVALID_TIMESCALE_SELECTED_FOR_PLL_DESIGN" "" "Warning: An incorrect timescale is selected for the Verilog Output (.VO) file of this PLL design. It's required that the timescale should be 1 ps when simulating a PLL design in a third party EDA tool." {  } {  } 0 0 "An incorrect timescale is selected for the Verilog Output (.VO) file of this PLL design. It's required that the timescale should be 1 ps when simulating a PLL design in a third party EDA tool." 0 0 "" 0 -1}
{ "Info" "IWSC_DONE_HDL_SDO_GENERATION" "LidarFrameView.vo LidarFrameView_v.sdo D:/GitHub/LidarFrameView_11.0/simulation/modelsim/ simulation " "Info: Generated files \"LidarFrameView.vo\" and \"LidarFrameView_v.sdo\" in directory \"D:/GitHub/LidarFrameView_11.0/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 0 "Generated files \"%1!s!\" and \"%2!s!\" in directory \"%3!s!\" for EDA %4!s! tool" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "EDA Netlist Writer 0 s 1  Quartus II 64-Bit " "Info: Quartus II 64-Bit EDA Netlist Writer was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "317 " "Info: Peak virtual memory: 317 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Fri May 26 00:38:46 2017 " "Info: Processing ended: Fri May 26 00:38:46 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Info: Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Info: Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
{ "Warning" "WFLOW_DISABLED_MODULE" "PowerPlay Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Warning: Skipped module PowerPlay Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 0 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "" 0 -1}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 35 s " "Info: Quartus II Full Compilation was successful. 0 errors, 35 warnings" {  } {  } 0 0 "Quartus II %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
