Release 14.7 - xst P.20131013 (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.08 secs
 
--> Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.08 secs
 
--> Reading design: Main.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Compilation
  3) Design Hierarchy Analysis
  4) HDL Analysis
  5) HDL Synthesis
     5.1) HDL Synthesis Report
  6) Advanced HDL Synthesis
     6.1) Advanced HDL Synthesis Report
  7) Low Level Synthesis
  8) Partition Report
  9) Final Report
	9.1) Device utilization summary
	9.2) Partition Resource Summary
	9.3) TIMING REPORT


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "Main.prj"
Input Format                       : mixed
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "Main"
Output Format                      : NGC
Target Device                      : xc4vlx60-10-ff1148

---- Source Options
Top Module Name                    : Main
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Mux Style                          : Auto
Decoder Extraction                 : YES
Priority Encoder Extraction        : Yes
Shift Register Extraction          : YES
Logical Shifter Extraction         : YES
XOR Collapsing                     : YES
ROM Style                          : Auto
Mux Extraction                     : Yes
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Use DSP Block                      : Auto
Automatic Register Balancing       : No

---- Target Options
Add IO Buffers                     : YES
Global Maximum Fanout              : 100000
Add Generic Clock Buffer(BUFG)     : 32
Number of Regional Clock Buffers   : 32
Register Duplication               : YES
Slice Packing                      : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Auto
Use Synchronous Set                : Auto
Use Synchronous Reset              : Auto
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Power Reduction                    : NO
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
DSP48 Utilization Ratio            : 100
Verilog 2001                       : YES
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

=========================================================================


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling vhdl file "D:/Users/Leon/Work/Japan/COMET/Electronics/trunk/FPGA/Pre-trigger_Xilinx/lib/Parameters.vhd" in Library work.
Architecture parameters of Entity parameters is up to date.
Compiling vhdl file "D:/Users/Leon/Work/Japan/COMET/Electronics/trunk/FPGA/Pre-trigger_Xilinx/lib/ShiftReg.vhd" in Library work.
Architecture behavioral of Entity shiftreg is up to date.
Compiling vhdl file "D:/Users/Leon/Work/Japan/COMET/Electronics/trunk/FPGA/LIB/SRFF.vhd" in Library work.
Architecture utility of Entity srff is up to date.
Compiling vhdl file "D:/Users/Leon/Work/Japan/COMET/Electronics/trunk/FPGA/Pre-trigger_Xilinx/lib/ISERDES_8bit.vhd" in Library work.
Architecture behavioral of Entity iserdes_8bit is up to date.
Compiling vhdl file "D:/Users/Leon/Work/Japan/COMET/Electronics/trunk/FPGA/LIB/V_Counter.vhd" in Library work.
Architecture utility of Entity v_counter is up to date.
Compiling vhdl file "D:/Users/Leon/Work/Japan/COMET/Electronics/trunk/FPGA/LIB/Edge_Sensing.vhd" in Library work.
Architecture utility of Entity edge_sensing is up to date.
Compiling vhdl file "D:/Users/Leon/Work/Japan/COMET/Electronics/trunk/FPGA/LIB/PhaseSW.vhd" in Library work.
Architecture behavioral of Entity phasesw is up to date.
Compiling vhdl file "D:/Users/Leon/Work/Japan/COMET/Electronics/trunk/FPGA/Pre-trigger_Xilinx/DLL.vhd" in Library work.
Architecture behavioral of Entity dll is up to date.
Compiling vhdl file "D:/Users/Leon/Work/Japan/COMET/Electronics/trunk/FPGA/LIB/Light_Pulser.vhd" in Library work.
Architecture utility of Entity light_pulser is up to date.
Compiling vhdl file "D:/Users/Leon/Work/Japan/COMET/Electronics/trunk/FPGA/Pre-trigger_Xilinx/lib/adc_deser.vhd" in Library work.
Entity <adc_deser> compiled.
Entity <adc_deser> (Architecture <Behavioral>) compiled.
Compiling vhdl file "D:/Users/Leon/Work/Japan/COMET/Electronics/trunk/FPGA/Pre-trigger_Xilinx/lib/FindMaxAmp.vhd" in Library work.
Architecture behavioral of Entity findmaxamp is up to date.
Compiling vhdl file "D:/Users/Leon/Work/Japan/COMET/Electronics/trunk/FPGA/Pre-trigger_Xilinx/lib/adc_ctrl_i.vhd" in Library work.
Entity <adc_ctrl_i> compiled.
Entity <adc_ctrl_i> (Architecture <behavioral>) compiled.
Compiling vhdl file "D:/Users/Leon/Work/Japan/COMET/Electronics/trunk/FPGA/Pre-trigger_Xilinx/Main.vhd" in Library work.
Entity <main> compiled.
Entity <main> (Architecture <behavioral>) compiled.

=========================================================================
*                     Design Hierarchy Analysis                         *
=========================================================================
Analyzing hierarchy for entity <Main> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <PhaseSW> in library <work> (architecture <Behavioral>) with generics.
	Fmax = 42000
	Fmin = 38000
	RefClock = 40000

Analyzing hierarchy for entity <DLL> in library <work> (architecture <BEHAVIORAL>).

Analyzing hierarchy for entity <Light_Pulser> in library <work> (architecture <Utility>) with generics.
	DIV = 2
	DUR = 100

Analyzing hierarchy for entity <adc_deser> in library <work> (architecture <Behavioral>).

Analyzing hierarchy for entity <FindMaxAmp> in library <work> (architecture <Behavioral>).

Analyzing hierarchy for entity <adc_ctrl_i> in library <work> (architecture <Behavioral>).

Analyzing hierarchy for entity <V_Counter> in library <work> (architecture <Utility>) with generics.
	WIDTH = 24

Analyzing hierarchy for entity <V_Counter> in library <work> (architecture <Utility>) with generics.
	WIDTH = 16

Analyzing hierarchy for entity <V_Counter> in library <work> (architecture <Utility>) with generics.
	WIDTH = 1

Analyzing hierarchy for entity <V_Counter> in library <work> (architecture <Utility>) with generics.
	WIDTH = 7

Analyzing hierarchy for entity <Edge_Sensing> in library <work> (architecture <Utility>).

Analyzing hierarchy for entity <SRFF> in library <work> (architecture <Utility>).

Analyzing hierarchy for entity <ISERDES_8bit> in library <work> (architecture <Behavioral>).

Analyzing hierarchy for entity <ShiftReg> in library <work> (architecture <Behavioral>) with generics.
	WIDTH = 50


=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing Entity <Main> in library <work> (Architecture <behavioral>).
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <BUFG_inst> in unit <Main>.
    Set user-defined property "IBUF_DELAY_VALUE =  0" for instance <BUFG_inst> in unit <Main>.
    Set user-defined property "IBUF_LOW_PWR =  TRUE" for instance <BUFG_inst> in unit <Main>.
    Set user-defined property "IOSTANDARD =  DEFAULT" for instance <BUFG_inst> in unit <Main>.
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <LVDS_Clk40> in unit <Main>.
    Set user-defined property "DIFF_TERM =  TRUE" for instance <LVDS_Clk40> in unit <Main>.
    Set user-defined property "IBUF_DELAY_VALUE =  0" for instance <LVDS_Clk40> in unit <Main>.
    Set user-defined property "IBUF_LOW_PWR =  TRUE" for instance <LVDS_Clk40> in unit <Main>.
    Set user-defined property "IOSTANDARD =  DEFAULT" for instance <LVDS_Clk40> in unit <Main>.
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <LVDS_FCT_160> in unit <Main>.
    Set user-defined property "DIFF_TERM =  TRUE" for instance <LVDS_FCT_160> in unit <Main>.
    Set user-defined property "IBUF_DELAY_VALUE =  0" for instance <LVDS_FCT_160> in unit <Main>.
    Set user-defined property "IBUF_LOW_PWR =  TRUE" for instance <LVDS_FCT_160> in unit <Main>.
    Set user-defined property "IOSTANDARD =  DEFAULT" for instance <LVDS_FCT_160> in unit <Main>.
WARNING:Xst:753 - "D:/Users/Leon/Work/Japan/COMET/Electronics/trunk/FPGA/Pre-trigger_Xilinx/Main.vhd" line 199: Unconnected output port 'Test' of component 'PhaseSW'.
WARNING:Xst:753 - "D:/Users/Leon/Work/Japan/COMET/Electronics/trunk/FPGA/Pre-trigger_Xilinx/Main.vhd" line 223: Unconnected output port 'CLKIN_IBUFG_OUT' of component 'DLL'.
WARNING:Xst:753 - "D:/Users/Leon/Work/Japan/COMET/Electronics/trunk/FPGA/Pre-trigger_Xilinx/Main.vhd" line 277: Unconnected output port 'ThrNum4' of component 'FindMaxAmp'.
WARNING:Xst:753 - "D:/Users/Leon/Work/Japan/COMET/Electronics/trunk/FPGA/Pre-trigger_Xilinx/Main.vhd" line 277: Unconnected output port 'ThrNum5' of component 'FindMaxAmp'.
WARNING:Xst:753 - "D:/Users/Leon/Work/Japan/COMET/Electronics/trunk/FPGA/Pre-trigger_Xilinx/Main.vhd" line 277: Unconnected output port 'SaveTrigData' of component 'FindMaxAmp'.
WARNING:Xst:753 - "D:/Users/Leon/Work/Japan/COMET/Electronics/trunk/FPGA/Pre-trigger_Xilinx/Main.vhd" line 277: Unconnected output port 'Error' of component 'FindMaxAmp'.
WARNING:Xst:753 - "D:/Users/Leon/Work/Japan/COMET/Electronics/trunk/FPGA/Pre-trigger_Xilinx/Main.vhd" line 277: Unconnected output port 'test' of component 'FindMaxAmp'.
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <LVDS_signal> in unit <Main>.
    Set user-defined property "DIFF_TERM =  TRUE" for instance <LVDS_signal> in unit <Main>.
    Set user-defined property "DQS_BIAS =  FALSE" for instance <LVDS_signal> in unit <Main>.
    Set user-defined property "IBUF_DELAY_VALUE =  0" for instance <LVDS_signal> in unit <Main>.
    Set user-defined property "IBUF_LOW_PWR =  TRUE" for instance <LVDS_signal> in unit <Main>.
    Set user-defined property "IFD_DELAY_VALUE =  AUTO" for instance <LVDS_signal> in unit <Main>.
    Set user-defined property "IOSTANDARD =  DEFAULT" for instance <LVDS_signal> in unit <Main>.
WARNING:Xst:752 - "D:/Users/Leon/Work/Japan/COMET/Electronics/trunk/FPGA/Pre-trigger_Xilinx/Main.vhd" line 348: Unconnected input port 'cnt_en' of component 'V_Counter' is tied to default value.
WARNING:Xst:752 - "D:/Users/Leon/Work/Japan/COMET/Electronics/trunk/FPGA/Pre-trigger_Xilinx/Main.vhd" line 348: Unconnected input port 'sclr' of component 'V_Counter' is tied to default value.
WARNING:Xst:752 - "D:/Users/Leon/Work/Japan/COMET/Electronics/trunk/FPGA/Pre-trigger_Xilinx/Main.vhd" line 348: Unconnected input port 'dir' of component 'V_Counter' is tied to default value.
Entity <Main> analyzed. Unit <Main> generated.

Analyzing generic Entity <PhaseSW> in library <work> (Architecture <Behavioral>).
	Fmax = 42000
	Fmin = 38000
	RefClock = 40000
WARNING:Xst:752 - "D:/Users/Leon/Work/Japan/COMET/Electronics/trunk/FPGA/LIB/PhaseSW.vhd" line 63: Unconnected input port 'cnt_en' of component 'V_Counter' is tied to default value.
WARNING:Xst:752 - "D:/Users/Leon/Work/Japan/COMET/Electronics/trunk/FPGA/LIB/PhaseSW.vhd" line 63: Unconnected input port 'dir' of component 'V_Counter' is tied to default value.
WARNING:Xst:752 - "D:/Users/Leon/Work/Japan/COMET/Electronics/trunk/FPGA/LIB/PhaseSW.vhd" line 86: Unconnected input port 'cnt_en' of component 'V_Counter' is tied to default value.
WARNING:Xst:752 - "D:/Users/Leon/Work/Japan/COMET/Electronics/trunk/FPGA/LIB/PhaseSW.vhd" line 86: Unconnected input port 'dir' of component 'V_Counter' is tied to default value.
Entity <PhaseSW> analyzed. Unit <PhaseSW> generated.

Analyzing generic Entity <V_Counter.2> in library <work> (Architecture <Utility>).
	WIDTH = 16
Entity <V_Counter.2> analyzed. Unit <V_Counter.2> generated.

Analyzing Entity <DLL> in library <work> (Architecture <BEHAVIORAL>).
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <CLKIN_IBUFG_INST> in unit <DLL>.
    Set user-defined property "IBUF_DELAY_VALUE =  0" for instance <CLKIN_IBUFG_INST> in unit <DLL>.
    Set user-defined property "IBUF_LOW_PWR =  TRUE" for instance <CLKIN_IBUFG_INST> in unit <DLL>.
    Set user-defined property "IOSTANDARD =  DEFAULT" for instance <CLKIN_IBUFG_INST> in unit <DLL>.
    Set user-defined property "CLKDV_DIVIDE =  2.0000000000000000" for instance <DCM_ADV_INST> in unit <DLL>.
    Set user-defined property "CLKFX_DIVIDE =  1" for instance <DCM_ADV_INST> in unit <DLL>.
    Set user-defined property "CLKFX_MULTIPLY =  4" for instance <DCM_ADV_INST> in unit <DLL>.
    Set user-defined property "CLKIN_DIVIDE_BY_2 =  FALSE" for instance <DCM_ADV_INST> in unit <DLL>.
    Set user-defined property "CLKIN_PERIOD =  25.0000000000000000" for instance <DCM_ADV_INST> in unit <DLL>.
    Set user-defined property "CLKOUT_PHASE_SHIFT =  NONE" for instance <DCM_ADV_INST> in unit <DLL>.
    Set user-defined property "CLK_FEEDBACK =  1X" for instance <DCM_ADV_INST> in unit <DLL>.
    Set user-defined property "DCM_AUTOCALIBRATION =  TRUE" for instance <DCM_ADV_INST> in unit <DLL>.
    Set user-defined property "DCM_PERFORMANCE_MODE =  MAX_SPEED" for instance <DCM_ADV_INST> in unit <DLL>.
    Set user-defined property "DESKEW_ADJUST =  SYSTEM_SYNCHRONOUS" for instance <DCM_ADV_INST> in unit <DLL>.
    Set user-defined property "DFS_FREQUENCY_MODE =  LOW" for instance <DCM_ADV_INST> in unit <DLL>.
    Set user-defined property "DLL_FREQUENCY_MODE =  LOW" for instance <DCM_ADV_INST> in unit <DLL>.
    Set user-defined property "DUTY_CYCLE_CORRECTION =  TRUE" for instance <DCM_ADV_INST> in unit <DLL>.
    Set user-defined property "FACTORY_JF =  F0F0" for instance <DCM_ADV_INST> in unit <DLL>.
    Set user-defined property "PHASE_SHIFT =  0" for instance <DCM_ADV_INST> in unit <DLL>.
    Set user-defined property "SIM_DEVICE =  VIRTEX4" for instance <DCM_ADV_INST> in unit <DLL>.
    Set user-defined property "STARTUP_WAIT =  FALSE" for instance <DCM_ADV_INST> in unit <DLL>.
Entity <DLL> analyzed. Unit <DLL> generated.

Analyzing generic Entity <Light_Pulser> in library <work> (Architecture <Utility>).
	DIV = 2
	DUR = 100
WARNING:Xst:752 - "D:/Users/Leon/Work/Japan/COMET/Electronics/trunk/FPGA/LIB/Light_Pulser.vhd" line 36: Unconnected input port 'cnt_en' of component 'V_Counter' is tied to default value.
WARNING:Xst:752 - "D:/Users/Leon/Work/Japan/COMET/Electronics/trunk/FPGA/LIB/Light_Pulser.vhd" line 36: Unconnected input port 'dir' of component 'V_Counter' is tied to default value.
WARNING:Xst:752 - "D:/Users/Leon/Work/Japan/COMET/Electronics/trunk/FPGA/LIB/Light_Pulser.vhd" line 44: Unconnected input port 'cnt_en' of component 'V_Counter' is tied to default value.
WARNING:Xst:752 - "D:/Users/Leon/Work/Japan/COMET/Electronics/trunk/FPGA/LIB/Light_Pulser.vhd" line 44: Unconnected input port 'dir' of component 'V_Counter' is tied to default value.
WARNING:Xst:752 - "D:/Users/Leon/Work/Japan/COMET/Electronics/trunk/FPGA/LIB/Light_Pulser.vhd" line 54: Unconnected input port 'CLR' of component 'Edge_Sensing' is tied to default value.
WARNING:Xst:752 - "D:/Users/Leon/Work/Japan/COMET/Electronics/trunk/FPGA/LIB/Light_Pulser.vhd" line 58: Unconnected input port 'CLRN' of component 'SRFF' is tied to default value.
INFO:Xst:2679 - Register <Flah_Freq> in unit <Light_Pulser> has a constant value of 0 during circuit operation. The register is replaced by logic.
Entity <Light_Pulser> analyzed. Unit <Light_Pulser> generated.

Analyzing generic Entity <V_Counter.3> in library <work> (Architecture <Utility>).
	WIDTH = 1
Entity <V_Counter.3> analyzed. Unit <V_Counter.3> generated.

Analyzing generic Entity <V_Counter.4> in library <work> (Architecture <Utility>).
	WIDTH = 7
Entity <V_Counter.4> analyzed. Unit <V_Counter.4> generated.

Analyzing Entity <Edge_Sensing> in library <work> (Architecture <Utility>).
Entity <Edge_Sensing> analyzed. Unit <Edge_Sensing> generated.

Analyzing Entity <SRFF> in library <work> (Architecture <Utility>).
Entity <SRFF> analyzed. Unit <SRFF> generated.

Analyzing Entity <adc_deser> in library <work> (Architecture <Behavioral>).
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <LVDS_buf_ADC[0].LVDS_signal> in unit <adc_deser>.
    Set user-defined property "DIFF_TERM =  TRUE" for instance <LVDS_buf_ADC[0].LVDS_signal> in unit <adc_deser>.
    Set user-defined property "DQS_BIAS =  FALSE" for instance <LVDS_buf_ADC[0].LVDS_signal> in unit <adc_deser>.
    Set user-defined property "IBUF_DELAY_VALUE =  0" for instance <LVDS_buf_ADC[0].LVDS_signal> in unit <adc_deser>.
    Set user-defined property "IBUF_LOW_PWR =  TRUE" for instance <LVDS_buf_ADC[0].LVDS_signal> in unit <adc_deser>.
    Set user-defined property "IFD_DELAY_VALUE =  AUTO" for instance <LVDS_buf_ADC[0].LVDS_signal> in unit <adc_deser>.
    Set user-defined property "IOSTANDARD =  DEFAULT" for instance <LVDS_buf_ADC[0].LVDS_signal> in unit <adc_deser>.
WARNING:Xst:752 - "D:/Users/Leon/Work/Japan/COMET/Electronics/trunk/FPGA/Pre-trigger_Xilinx/lib/adc_deser.vhd" line 84: Unconnected input port 'Rst' of component 'ISERDES_8bit' is tied to default value.
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <LVDS_buf_ADC[1].LVDS_signal> in unit <adc_deser>.
    Set user-defined property "DIFF_TERM =  TRUE" for instance <LVDS_buf_ADC[1].LVDS_signal> in unit <adc_deser>.
    Set user-defined property "DQS_BIAS =  FALSE" for instance <LVDS_buf_ADC[1].LVDS_signal> in unit <adc_deser>.
    Set user-defined property "IBUF_DELAY_VALUE =  0" for instance <LVDS_buf_ADC[1].LVDS_signal> in unit <adc_deser>.
    Set user-defined property "IBUF_LOW_PWR =  TRUE" for instance <LVDS_buf_ADC[1].LVDS_signal> in unit <adc_deser>.
    Set user-defined property "IFD_DELAY_VALUE =  AUTO" for instance <LVDS_buf_ADC[1].LVDS_signal> in unit <adc_deser>.
    Set user-defined property "IOSTANDARD =  DEFAULT" for instance <LVDS_buf_ADC[1].LVDS_signal> in unit <adc_deser>.
WARNING:Xst:752 - "D:/Users/Leon/Work/Japan/COMET/Electronics/trunk/FPGA/Pre-trigger_Xilinx/lib/adc_deser.vhd" line 84: Unconnected input port 'Rst' of component 'ISERDES_8bit' is tied to default value.
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <LVDS_buf_ADC[2].LVDS_signal> in unit <adc_deser>.
    Set user-defined property "DIFF_TERM =  TRUE" for instance <LVDS_buf_ADC[2].LVDS_signal> in unit <adc_deser>.
    Set user-defined property "DQS_BIAS =  FALSE" for instance <LVDS_buf_ADC[2].LVDS_signal> in unit <adc_deser>.
    Set user-defined property "IBUF_DELAY_VALUE =  0" for instance <LVDS_buf_ADC[2].LVDS_signal> in unit <adc_deser>.
    Set user-defined property "IBUF_LOW_PWR =  TRUE" for instance <LVDS_buf_ADC[2].LVDS_signal> in unit <adc_deser>.
    Set user-defined property "IFD_DELAY_VALUE =  AUTO" for instance <LVDS_buf_ADC[2].LVDS_signal> in unit <adc_deser>.
    Set user-defined property "IOSTANDARD =  DEFAULT" for instance <LVDS_buf_ADC[2].LVDS_signal> in unit <adc_deser>.
WARNING:Xst:752 - "D:/Users/Leon/Work/Japan/COMET/Electronics/trunk/FPGA/Pre-trigger_Xilinx/lib/adc_deser.vhd" line 84: Unconnected input port 'Rst' of component 'ISERDES_8bit' is tied to default value.
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <LVDS_buf_ADC[3].LVDS_signal> in unit <adc_deser>.
    Set user-defined property "DIFF_TERM =  TRUE" for instance <LVDS_buf_ADC[3].LVDS_signal> in unit <adc_deser>.
    Set user-defined property "DQS_BIAS =  FALSE" for instance <LVDS_buf_ADC[3].LVDS_signal> in unit <adc_deser>.
    Set user-defined property "IBUF_DELAY_VALUE =  0" for instance <LVDS_buf_ADC[3].LVDS_signal> in unit <adc_deser>.
    Set user-defined property "IBUF_LOW_PWR =  TRUE" for instance <LVDS_buf_ADC[3].LVDS_signal> in unit <adc_deser>.
    Set user-defined property "IFD_DELAY_VALUE =  AUTO" for instance <LVDS_buf_ADC[3].LVDS_signal> in unit <adc_deser>.
    Set user-defined property "IOSTANDARD =  DEFAULT" for instance <LVDS_buf_ADC[3].LVDS_signal> in unit <adc_deser>.
WARNING:Xst:752 - "D:/Users/Leon/Work/Japan/COMET/Electronics/trunk/FPGA/Pre-trigger_Xilinx/lib/adc_deser.vhd" line 84: Unconnected input port 'Rst' of component 'ISERDES_8bit' is tied to default value.
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <LVDS_buf_ADC[4].LVDS_signal> in unit <adc_deser>.
    Set user-defined property "DIFF_TERM =  TRUE" for instance <LVDS_buf_ADC[4].LVDS_signal> in unit <adc_deser>.
    Set user-defined property "DQS_BIAS =  FALSE" for instance <LVDS_buf_ADC[4].LVDS_signal> in unit <adc_deser>.
    Set user-defined property "IBUF_DELAY_VALUE =  0" for instance <LVDS_buf_ADC[4].LVDS_signal> in unit <adc_deser>.
    Set user-defined property "IBUF_LOW_PWR =  TRUE" for instance <LVDS_buf_ADC[4].LVDS_signal> in unit <adc_deser>.
    Set user-defined property "IFD_DELAY_VALUE =  AUTO" for instance <LVDS_buf_ADC[4].LVDS_signal> in unit <adc_deser>.
    Set user-defined property "IOSTANDARD =  DEFAULT" for instance <LVDS_buf_ADC[4].LVDS_signal> in unit <adc_deser>.
WARNING:Xst:752 - "D:/Users/Leon/Work/Japan/COMET/Electronics/trunk/FPGA/Pre-trigger_Xilinx/lib/adc_deser.vhd" line 84: Unconnected input port 'Rst' of component 'ISERDES_8bit' is tied to default value.
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <LVDS_buf_ADC[5].LVDS_signal> in unit <adc_deser>.
    Set user-defined property "DIFF_TERM =  TRUE" for instance <LVDS_buf_ADC[5].LVDS_signal> in unit <adc_deser>.
    Set user-defined property "DQS_BIAS =  FALSE" for instance <LVDS_buf_ADC[5].LVDS_signal> in unit <adc_deser>.
    Set user-defined property "IBUF_DELAY_VALUE =  0" for instance <LVDS_buf_ADC[5].LVDS_signal> in unit <adc_deser>.
    Set user-defined property "IBUF_LOW_PWR =  TRUE" for instance <LVDS_buf_ADC[5].LVDS_signal> in unit <adc_deser>.
    Set user-defined property "IFD_DELAY_VALUE =  AUTO" for instance <LVDS_buf_ADC[5].LVDS_signal> in unit <adc_deser>.
    Set user-defined property "IOSTANDARD =  DEFAULT" for instance <LVDS_buf_ADC[5].LVDS_signal> in unit <adc_deser>.
WARNING:Xst:752 - "D:/Users/Leon/Work/Japan/COMET/Electronics/trunk/FPGA/Pre-trigger_Xilinx/lib/adc_deser.vhd" line 84: Unconnected input port 'Rst' of component 'ISERDES_8bit' is tied to default value.
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <LVDS_buf_ADC[6].LVDS_signal> in unit <adc_deser>.
    Set user-defined property "DIFF_TERM =  TRUE" for instance <LVDS_buf_ADC[6].LVDS_signal> in unit <adc_deser>.
    Set user-defined property "DQS_BIAS =  FALSE" for instance <LVDS_buf_ADC[6].LVDS_signal> in unit <adc_deser>.
    Set user-defined property "IBUF_DELAY_VALUE =  0" for instance <LVDS_buf_ADC[6].LVDS_signal> in unit <adc_deser>.
    Set user-defined property "IBUF_LOW_PWR =  TRUE" for instance <LVDS_buf_ADC[6].LVDS_signal> in unit <adc_deser>.
    Set user-defined property "IFD_DELAY_VALUE =  AUTO" for instance <LVDS_buf_ADC[6].LVDS_signal> in unit <adc_deser>.
    Set user-defined property "IOSTANDARD =  DEFAULT" for instance <LVDS_buf_ADC[6].LVDS_signal> in unit <adc_deser>.
WARNING:Xst:752 - "D:/Users/Leon/Work/Japan/COMET/Electronics/trunk/FPGA/Pre-trigger_Xilinx/lib/adc_deser.vhd" line 84: Unconnected input port 'Rst' of component 'ISERDES_8bit' is tied to default value.
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <LVDS_buf_ADC[7].LVDS_signal> in unit <adc_deser>.
    Set user-defined property "DIFF_TERM =  TRUE" for instance <LVDS_buf_ADC[7].LVDS_signal> in unit <adc_deser>.
    Set user-defined property "DQS_BIAS =  FALSE" for instance <LVDS_buf_ADC[7].LVDS_signal> in unit <adc_deser>.
    Set user-defined property "IBUF_DELAY_VALUE =  0" for instance <LVDS_buf_ADC[7].LVDS_signal> in unit <adc_deser>.
    Set user-defined property "IBUF_LOW_PWR =  TRUE" for instance <LVDS_buf_ADC[7].LVDS_signal> in unit <adc_deser>.
    Set user-defined property "IFD_DELAY_VALUE =  AUTO" for instance <LVDS_buf_ADC[7].LVDS_signal> in unit <adc_deser>.
    Set user-defined property "IOSTANDARD =  DEFAULT" for instance <LVDS_buf_ADC[7].LVDS_signal> in unit <adc_deser>.
WARNING:Xst:752 - "D:/Users/Leon/Work/Japan/COMET/Electronics/trunk/FPGA/Pre-trigger_Xilinx/lib/adc_deser.vhd" line 84: Unconnected input port 'Rst' of component 'ISERDES_8bit' is tied to default value.
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <LVDS_buf_ADC[8].LVDS_signal> in unit <adc_deser>.
    Set user-defined property "DIFF_TERM =  TRUE" for instance <LVDS_buf_ADC[8].LVDS_signal> in unit <adc_deser>.
    Set user-defined property "DQS_BIAS =  FALSE" for instance <LVDS_buf_ADC[8].LVDS_signal> in unit <adc_deser>.
    Set user-defined property "IBUF_DELAY_VALUE =  0" for instance <LVDS_buf_ADC[8].LVDS_signal> in unit <adc_deser>.
    Set user-defined property "IBUF_LOW_PWR =  TRUE" for instance <LVDS_buf_ADC[8].LVDS_signal> in unit <adc_deser>.
    Set user-defined property "IFD_DELAY_VALUE =  AUTO" for instance <LVDS_buf_ADC[8].LVDS_signal> in unit <adc_deser>.
    Set user-defined property "IOSTANDARD =  DEFAULT" for instance <LVDS_buf_ADC[8].LVDS_signal> in unit <adc_deser>.
WARNING:Xst:752 - "D:/Users/Leon/Work/Japan/COMET/Electronics/trunk/FPGA/Pre-trigger_Xilinx/lib/adc_deser.vhd" line 84: Unconnected input port 'Rst' of component 'ISERDES_8bit' is tied to default value.
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <LVDS_buf_ADC[9].LVDS_signal> in unit <adc_deser>.
    Set user-defined property "DIFF_TERM =  TRUE" for instance <LVDS_buf_ADC[9].LVDS_signal> in unit <adc_deser>.
    Set user-defined property "DQS_BIAS =  FALSE" for instance <LVDS_buf_ADC[9].LVDS_signal> in unit <adc_deser>.
    Set user-defined property "IBUF_DELAY_VALUE =  0" for instance <LVDS_buf_ADC[9].LVDS_signal> in unit <adc_deser>.
    Set user-defined property "IBUF_LOW_PWR =  TRUE" for instance <LVDS_buf_ADC[9].LVDS_signal> in unit <adc_deser>.
    Set user-defined property "IFD_DELAY_VALUE =  AUTO" for instance <LVDS_buf_ADC[9].LVDS_signal> in unit <adc_deser>.
    Set user-defined property "IOSTANDARD =  DEFAULT" for instance <LVDS_buf_ADC[9].LVDS_signal> in unit <adc_deser>.
WARNING:Xst:752 - "D:/Users/Leon/Work/Japan/COMET/Electronics/trunk/FPGA/Pre-trigger_Xilinx/lib/adc_deser.vhd" line 84: Unconnected input port 'Rst' of component 'ISERDES_8bit' is tied to default value.
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <LVDS_buf_ADC[10].LVDS_signal> in unit <adc_deser>.
    Set user-defined property "DIFF_TERM =  TRUE" for instance <LVDS_buf_ADC[10].LVDS_signal> in unit <adc_deser>.
    Set user-defined property "DQS_BIAS =  FALSE" for instance <LVDS_buf_ADC[10].LVDS_signal> in unit <adc_deser>.
    Set user-defined property "IBUF_DELAY_VALUE =  0" for instance <LVDS_buf_ADC[10].LVDS_signal> in unit <adc_deser>.
    Set user-defined property "IBUF_LOW_PWR =  TRUE" for instance <LVDS_buf_ADC[10].LVDS_signal> in unit <adc_deser>.
    Set user-defined property "IFD_DELAY_VALUE =  AUTO" for instance <LVDS_buf_ADC[10].LVDS_signal> in unit <adc_deser>.
    Set user-defined property "IOSTANDARD =  DEFAULT" for instance <LVDS_buf_ADC[10].LVDS_signal> in unit <adc_deser>.
WARNING:Xst:752 - "D:/Users/Leon/Work/Japan/COMET/Electronics/trunk/FPGA/Pre-trigger_Xilinx/lib/adc_deser.vhd" line 84: Unconnected input port 'Rst' of component 'ISERDES_8bit' is tied to default value.
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <LVDS_buf_ADC[11].LVDS_signal> in unit <adc_deser>.
    Set user-defined property "DIFF_TERM =  TRUE" for instance <LVDS_buf_ADC[11].LVDS_signal> in unit <adc_deser>.
    Set user-defined property "DQS_BIAS =  FALSE" for instance <LVDS_buf_ADC[11].LVDS_signal> in unit <adc_deser>.
    Set user-defined property "IBUF_DELAY_VALUE =  0" for instance <LVDS_buf_ADC[11].LVDS_signal> in unit <adc_deser>.
    Set user-defined property "IBUF_LOW_PWR =  TRUE" for instance <LVDS_buf_ADC[11].LVDS_signal> in unit <adc_deser>.
    Set user-defined property "IFD_DELAY_VALUE =  AUTO" for instance <LVDS_buf_ADC[11].LVDS_signal> in unit <adc_deser>.
    Set user-defined property "IOSTANDARD =  DEFAULT" for instance <LVDS_buf_ADC[11].LVDS_signal> in unit <adc_deser>.
WARNING:Xst:752 - "D:/Users/Leon/Work/Japan/COMET/Electronics/trunk/FPGA/Pre-trigger_Xilinx/lib/adc_deser.vhd" line 84: Unconnected input port 'Rst' of component 'ISERDES_8bit' is tied to default value.
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <LVDS_buf_ADC[12].LVDS_signal> in unit <adc_deser>.
    Set user-defined property "DIFF_TERM =  TRUE" for instance <LVDS_buf_ADC[12].LVDS_signal> in unit <adc_deser>.
    Set user-defined property "DQS_BIAS =  FALSE" for instance <LVDS_buf_ADC[12].LVDS_signal> in unit <adc_deser>.
    Set user-defined property "IBUF_DELAY_VALUE =  0" for instance <LVDS_buf_ADC[12].LVDS_signal> in unit <adc_deser>.
    Set user-defined property "IBUF_LOW_PWR =  TRUE" for instance <LVDS_buf_ADC[12].LVDS_signal> in unit <adc_deser>.
    Set user-defined property "IFD_DELAY_VALUE =  AUTO" for instance <LVDS_buf_ADC[12].LVDS_signal> in unit <adc_deser>.
    Set user-defined property "IOSTANDARD =  DEFAULT" for instance <LVDS_buf_ADC[12].LVDS_signal> in unit <adc_deser>.
WARNING:Xst:752 - "D:/Users/Leon/Work/Japan/COMET/Electronics/trunk/FPGA/Pre-trigger_Xilinx/lib/adc_deser.vhd" line 84: Unconnected input port 'Rst' of component 'ISERDES_8bit' is tied to default value.
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <LVDS_buf_ADC[13].LVDS_signal> in unit <adc_deser>.
    Set user-defined property "DIFF_TERM =  TRUE" for instance <LVDS_buf_ADC[13].LVDS_signal> in unit <adc_deser>.
    Set user-defined property "DQS_BIAS =  FALSE" for instance <LVDS_buf_ADC[13].LVDS_signal> in unit <adc_deser>.
    Set user-defined property "IBUF_DELAY_VALUE =  0" for instance <LVDS_buf_ADC[13].LVDS_signal> in unit <adc_deser>.
    Set user-defined property "IBUF_LOW_PWR =  TRUE" for instance <LVDS_buf_ADC[13].LVDS_signal> in unit <adc_deser>.
    Set user-defined property "IFD_DELAY_VALUE =  AUTO" for instance <LVDS_buf_ADC[13].LVDS_signal> in unit <adc_deser>.
    Set user-defined property "IOSTANDARD =  DEFAULT" for instance <LVDS_buf_ADC[13].LVDS_signal> in unit <adc_deser>.
WARNING:Xst:752 - "D:/Users/Leon/Work/Japan/COMET/Electronics/trunk/FPGA/Pre-trigger_Xilinx/lib/adc_deser.vhd" line 84: Unconnected input port 'Rst' of component 'ISERDES_8bit' is tied to default value.
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <LVDS_buf_ADC[14].LVDS_signal> in unit <adc_deser>.
    Set user-defined property "DIFF_TERM =  TRUE" for instance <LVDS_buf_ADC[14].LVDS_signal> in unit <adc_deser>.
    Set user-defined property "DQS_BIAS =  FALSE" for instance <LVDS_buf_ADC[14].LVDS_signal> in unit <adc_deser>.
    Set user-defined property "IBUF_DELAY_VALUE =  0" for instance <LVDS_buf_ADC[14].LVDS_signal> in unit <adc_deser>.
    Set user-defined property "IBUF_LOW_PWR =  TRUE" for instance <LVDS_buf_ADC[14].LVDS_signal> in unit <adc_deser>.
    Set user-defined property "IFD_DELAY_VALUE =  AUTO" for instance <LVDS_buf_ADC[14].LVDS_signal> in unit <adc_deser>.
    Set user-defined property "IOSTANDARD =  DEFAULT" for instance <LVDS_buf_ADC[14].LVDS_signal> in unit <adc_deser>.
WARNING:Xst:752 - "D:/Users/Leon/Work/Japan/COMET/Electronics/trunk/FPGA/Pre-trigger_Xilinx/lib/adc_deser.vhd" line 84: Unconnected input port 'Rst' of component 'ISERDES_8bit' is tied to default value.
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <LVDS_buf_ADC[15].LVDS_signal> in unit <adc_deser>.
    Set user-defined property "DIFF_TERM =  TRUE" for instance <LVDS_buf_ADC[15].LVDS_signal> in unit <adc_deser>.
    Set user-defined property "DQS_BIAS =  FALSE" for instance <LVDS_buf_ADC[15].LVDS_signal> in unit <adc_deser>.
    Set user-defined property "IBUF_DELAY_VALUE =  0" for instance <LVDS_buf_ADC[15].LVDS_signal> in unit <adc_deser>.
    Set user-defined property "IBUF_LOW_PWR =  TRUE" for instance <LVDS_buf_ADC[15].LVDS_signal> in unit <adc_deser>.
    Set user-defined property "IFD_DELAY_VALUE =  AUTO" for instance <LVDS_buf_ADC[15].LVDS_signal> in unit <adc_deser>.
    Set user-defined property "IOSTANDARD =  DEFAULT" for instance <LVDS_buf_ADC[15].LVDS_signal> in unit <adc_deser>.
WARNING:Xst:752 - "D:/Users/Leon/Work/Japan/COMET/Electronics/trunk/FPGA/Pre-trigger_Xilinx/lib/adc_deser.vhd" line 84: Unconnected input port 'Rst' of component 'ISERDES_8bit' is tied to default value.
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <LVDS_buf_ADC[16].LVDS_signal> in unit <adc_deser>.
    Set user-defined property "DIFF_TERM =  TRUE" for instance <LVDS_buf_ADC[16].LVDS_signal> in unit <adc_deser>.
    Set user-defined property "DQS_BIAS =  FALSE" for instance <LVDS_buf_ADC[16].LVDS_signal> in unit <adc_deser>.
    Set user-defined property "IBUF_DELAY_VALUE =  0" for instance <LVDS_buf_ADC[16].LVDS_signal> in unit <adc_deser>.
    Set user-defined property "IBUF_LOW_PWR =  TRUE" for instance <LVDS_buf_ADC[16].LVDS_signal> in unit <adc_deser>.
    Set user-defined property "IFD_DELAY_VALUE =  AUTO" for instance <LVDS_buf_ADC[16].LVDS_signal> in unit <adc_deser>.
    Set user-defined property "IOSTANDARD =  DEFAULT" for instance <LVDS_buf_ADC[16].LVDS_signal> in unit <adc_deser>.
WARNING:Xst:752 - "D:/Users/Leon/Work/Japan/COMET/Electronics/trunk/FPGA/Pre-trigger_Xilinx/lib/adc_deser.vhd" line 84: Unconnected input port 'Rst' of component 'ISERDES_8bit' is tied to default value.
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <LVDS_buf_ADC[17].LVDS_signal> in unit <adc_deser>.
    Set user-defined property "DIFF_TERM =  TRUE" for instance <LVDS_buf_ADC[17].LVDS_signal> in unit <adc_deser>.
    Set user-defined property "DQS_BIAS =  FALSE" for instance <LVDS_buf_ADC[17].LVDS_signal> in unit <adc_deser>.
    Set user-defined property "IBUF_DELAY_VALUE =  0" for instance <LVDS_buf_ADC[17].LVDS_signal> in unit <adc_deser>.
    Set user-defined property "IBUF_LOW_PWR =  TRUE" for instance <LVDS_buf_ADC[17].LVDS_signal> in unit <adc_deser>.
    Set user-defined property "IFD_DELAY_VALUE =  AUTO" for instance <LVDS_buf_ADC[17].LVDS_signal> in unit <adc_deser>.
    Set user-defined property "IOSTANDARD =  DEFAULT" for instance <LVDS_buf_ADC[17].LVDS_signal> in unit <adc_deser>.
WARNING:Xst:752 - "D:/Users/Leon/Work/Japan/COMET/Electronics/trunk/FPGA/Pre-trigger_Xilinx/lib/adc_deser.vhd" line 84: Unconnected input port 'Rst' of component 'ISERDES_8bit' is tied to default value.
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <LVDS_buf_ADC[18].LVDS_signal> in unit <adc_deser>.
    Set user-defined property "DIFF_TERM =  TRUE" for instance <LVDS_buf_ADC[18].LVDS_signal> in unit <adc_deser>.
    Set user-defined property "DQS_BIAS =  FALSE" for instance <LVDS_buf_ADC[18].LVDS_signal> in unit <adc_deser>.
    Set user-defined property "IBUF_DELAY_VALUE =  0" for instance <LVDS_buf_ADC[18].LVDS_signal> in unit <adc_deser>.
    Set user-defined property "IBUF_LOW_PWR =  TRUE" for instance <LVDS_buf_ADC[18].LVDS_signal> in unit <adc_deser>.
    Set user-defined property "IFD_DELAY_VALUE =  AUTO" for instance <LVDS_buf_ADC[18].LVDS_signal> in unit <adc_deser>.
    Set user-defined property "IOSTANDARD =  DEFAULT" for instance <LVDS_buf_ADC[18].LVDS_signal> in unit <adc_deser>.
WARNING:Xst:752 - "D:/Users/Leon/Work/Japan/COMET/Electronics/trunk/FPGA/Pre-trigger_Xilinx/lib/adc_deser.vhd" line 84: Unconnected input port 'Rst' of component 'ISERDES_8bit' is tied to default value.
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <LVDS_buf_ADC[19].LVDS_signal> in unit <adc_deser>.
    Set user-defined property "DIFF_TERM =  TRUE" for instance <LVDS_buf_ADC[19].LVDS_signal> in unit <adc_deser>.
    Set user-defined property "DQS_BIAS =  FALSE" for instance <LVDS_buf_ADC[19].LVDS_signal> in unit <adc_deser>.
    Set user-defined property "IBUF_DELAY_VALUE =  0" for instance <LVDS_buf_ADC[19].LVDS_signal> in unit <adc_deser>.
    Set user-defined property "IBUF_LOW_PWR =  TRUE" for instance <LVDS_buf_ADC[19].LVDS_signal> in unit <adc_deser>.
    Set user-defined property "IFD_DELAY_VALUE =  AUTO" for instance <LVDS_buf_ADC[19].LVDS_signal> in unit <adc_deser>.
    Set user-defined property "IOSTANDARD =  DEFAULT" for instance <LVDS_buf_ADC[19].LVDS_signal> in unit <adc_deser>.
WARNING:Xst:752 - "D:/Users/Leon/Work/Japan/COMET/Electronics/trunk/FPGA/Pre-trigger_Xilinx/lib/adc_deser.vhd" line 84: Unconnected input port 'Rst' of component 'ISERDES_8bit' is tied to default value.
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <LVDS_buf_ADC[20].LVDS_signal> in unit <adc_deser>.
    Set user-defined property "DIFF_TERM =  TRUE" for instance <LVDS_buf_ADC[20].LVDS_signal> in unit <adc_deser>.
    Set user-defined property "DQS_BIAS =  FALSE" for instance <LVDS_buf_ADC[20].LVDS_signal> in unit <adc_deser>.
    Set user-defined property "IBUF_DELAY_VALUE =  0" for instance <LVDS_buf_ADC[20].LVDS_signal> in unit <adc_deser>.
    Set user-defined property "IBUF_LOW_PWR =  TRUE" for instance <LVDS_buf_ADC[20].LVDS_signal> in unit <adc_deser>.
    Set user-defined property "IFD_DELAY_VALUE =  AUTO" for instance <LVDS_buf_ADC[20].LVDS_signal> in unit <adc_deser>.
    Set user-defined property "IOSTANDARD =  DEFAULT" for instance <LVDS_buf_ADC[20].LVDS_signal> in unit <adc_deser>.
WARNING:Xst:752 - "D:/Users/Leon/Work/Japan/COMET/Electronics/trunk/FPGA/Pre-trigger_Xilinx/lib/adc_deser.vhd" line 84: Unconnected input port 'Rst' of component 'ISERDES_8bit' is tied to default value.
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <LVDS_buf_ADC[21].LVDS_signal> in unit <adc_deser>.
    Set user-defined property "DIFF_TERM =  TRUE" for instance <LVDS_buf_ADC[21].LVDS_signal> in unit <adc_deser>.
    Set user-defined property "DQS_BIAS =  FALSE" for instance <LVDS_buf_ADC[21].LVDS_signal> in unit <adc_deser>.
    Set user-defined property "IBUF_DELAY_VALUE =  0" for instance <LVDS_buf_ADC[21].LVDS_signal> in unit <adc_deser>.
    Set user-defined property "IBUF_LOW_PWR =  TRUE" for instance <LVDS_buf_ADC[21].LVDS_signal> in unit <adc_deser>.
    Set user-defined property "IFD_DELAY_VALUE =  AUTO" for instance <LVDS_buf_ADC[21].LVDS_signal> in unit <adc_deser>.
    Set user-defined property "IOSTANDARD =  DEFAULT" for instance <LVDS_buf_ADC[21].LVDS_signal> in unit <adc_deser>.
WARNING:Xst:752 - "D:/Users/Leon/Work/Japan/COMET/Electronics/trunk/FPGA/Pre-trigger_Xilinx/lib/adc_deser.vhd" line 84: Unconnected input port 'Rst' of component 'ISERDES_8bit' is tied to default value.
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <LVDS_buf_ADC[22].LVDS_signal> in unit <adc_deser>.
    Set user-defined property "DIFF_TERM =  TRUE" for instance <LVDS_buf_ADC[22].LVDS_signal> in unit <adc_deser>.
    Set user-defined property "DQS_BIAS =  FALSE" for instance <LVDS_buf_ADC[22].LVDS_signal> in unit <adc_deser>.
    Set user-defined property "IBUF_DELAY_VALUE =  0" for instance <LVDS_buf_ADC[22].LVDS_signal> in unit <adc_deser>.
    Set user-defined property "IBUF_LOW_PWR =  TRUE" for instance <LVDS_buf_ADC[22].LVDS_signal> in unit <adc_deser>.
    Set user-defined property "IFD_DELAY_VALUE =  AUTO" for instance <LVDS_buf_ADC[22].LVDS_signal> in unit <adc_deser>.
    Set user-defined property "IOSTANDARD =  DEFAULT" for instance <LVDS_buf_ADC[22].LVDS_signal> in unit <adc_deser>.
WARNING:Xst:752 - "D:/Users/Leon/Work/Japan/COMET/Electronics/trunk/FPGA/Pre-trigger_Xilinx/lib/adc_deser.vhd" line 84: Unconnected input port 'Rst' of component 'ISERDES_8bit' is tied to default value.
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <LVDS_buf_ADC[23].LVDS_signal> in unit <adc_deser>.
    Set user-defined property "DIFF_TERM =  TRUE" for instance <LVDS_buf_ADC[23].LVDS_signal> in unit <adc_deser>.
    Set user-defined property "DQS_BIAS =  FALSE" for instance <LVDS_buf_ADC[23].LVDS_signal> in unit <adc_deser>.
    Set user-defined property "IBUF_DELAY_VALUE =  0" for instance <LVDS_buf_ADC[23].LVDS_signal> in unit <adc_deser>.
    Set user-defined property "IBUF_LOW_PWR =  TRUE" for instance <LVDS_buf_ADC[23].LVDS_signal> in unit <adc_deser>.
    Set user-defined property "IFD_DELAY_VALUE =  AUTO" for instance <LVDS_buf_ADC[23].LVDS_signal> in unit <adc_deser>.
    Set user-defined property "IOSTANDARD =  DEFAULT" for instance <LVDS_buf_ADC[23].LVDS_signal> in unit <adc_deser>.
WARNING:Xst:752 - "D:/Users/Leon/Work/Japan/COMET/Electronics/trunk/FPGA/Pre-trigger_Xilinx/lib/adc_deser.vhd" line 84: Unconnected input port 'Rst' of component 'ISERDES_8bit' is tied to default value.
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <LVDS_buf_ADC[24].LVDS_signal> in unit <adc_deser>.
    Set user-defined property "DIFF_TERM =  TRUE" for instance <LVDS_buf_ADC[24].LVDS_signal> in unit <adc_deser>.
    Set user-defined property "DQS_BIAS =  FALSE" for instance <LVDS_buf_ADC[24].LVDS_signal> in unit <adc_deser>.
    Set user-defined property "IBUF_DELAY_VALUE =  0" for instance <LVDS_buf_ADC[24].LVDS_signal> in unit <adc_deser>.
    Set user-defined property "IBUF_LOW_PWR =  TRUE" for instance <LVDS_buf_ADC[24].LVDS_signal> in unit <adc_deser>.
    Set user-defined property "IFD_DELAY_VALUE =  AUTO" for instance <LVDS_buf_ADC[24].LVDS_signal> in unit <adc_deser>.
    Set user-defined property "IOSTANDARD =  DEFAULT" for instance <LVDS_buf_ADC[24].LVDS_signal> in unit <adc_deser>.
WARNING:Xst:752 - "D:/Users/Leon/Work/Japan/COMET/Electronics/trunk/FPGA/Pre-trigger_Xilinx/lib/adc_deser.vhd" line 84: Unconnected input port 'Rst' of component 'ISERDES_8bit' is tied to default value.
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <LVDS_buf_ADC[25].LVDS_signal> in unit <adc_deser>.
    Set user-defined property "DIFF_TERM =  TRUE" for instance <LVDS_buf_ADC[25].LVDS_signal> in unit <adc_deser>.
    Set user-defined property "DQS_BIAS =  FALSE" for instance <LVDS_buf_ADC[25].LVDS_signal> in unit <adc_deser>.
    Set user-defined property "IBUF_DELAY_VALUE =  0" for instance <LVDS_buf_ADC[25].LVDS_signal> in unit <adc_deser>.
    Set user-defined property "IBUF_LOW_PWR =  TRUE" for instance <LVDS_buf_ADC[25].LVDS_signal> in unit <adc_deser>.
    Set user-defined property "IFD_DELAY_VALUE =  AUTO" for instance <LVDS_buf_ADC[25].LVDS_signal> in unit <adc_deser>.
    Set user-defined property "IOSTANDARD =  DEFAULT" for instance <LVDS_buf_ADC[25].LVDS_signal> in unit <adc_deser>.
WARNING:Xst:752 - "D:/Users/Leon/Work/Japan/COMET/Electronics/trunk/FPGA/Pre-trigger_Xilinx/lib/adc_deser.vhd" line 84: Unconnected input port 'Rst' of component 'ISERDES_8bit' is tied to default value.
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <LVDS_buf_ADC[26].LVDS_signal> in unit <adc_deser>.
    Set user-defined property "DIFF_TERM =  TRUE" for instance <LVDS_buf_ADC[26].LVDS_signal> in unit <adc_deser>.
    Set user-defined property "DQS_BIAS =  FALSE" for instance <LVDS_buf_ADC[26].LVDS_signal> in unit <adc_deser>.
    Set user-defined property "IBUF_DELAY_VALUE =  0" for instance <LVDS_buf_ADC[26].LVDS_signal> in unit <adc_deser>.
    Set user-defined property "IBUF_LOW_PWR =  TRUE" for instance <LVDS_buf_ADC[26].LVDS_signal> in unit <adc_deser>.
    Set user-defined property "IFD_DELAY_VALUE =  AUTO" for instance <LVDS_buf_ADC[26].LVDS_signal> in unit <adc_deser>.
    Set user-defined property "IOSTANDARD =  DEFAULT" for instance <LVDS_buf_ADC[26].LVDS_signal> in unit <adc_deser>.
WARNING:Xst:752 - "D:/Users/Leon/Work/Japan/COMET/Electronics/trunk/FPGA/Pre-trigger_Xilinx/lib/adc_deser.vhd" line 84: Unconnected input port 'Rst' of component 'ISERDES_8bit' is tied to default value.
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <LVDS_buf_ADC[27].LVDS_signal> in unit <adc_deser>.
    Set user-defined property "DIFF_TERM =  TRUE" for instance <LVDS_buf_ADC[27].LVDS_signal> in unit <adc_deser>.
    Set user-defined property "DQS_BIAS =  FALSE" for instance <LVDS_buf_ADC[27].LVDS_signal> in unit <adc_deser>.
    Set user-defined property "IBUF_DELAY_VALUE =  0" for instance <LVDS_buf_ADC[27].LVDS_signal> in unit <adc_deser>.
    Set user-defined property "IBUF_LOW_PWR =  TRUE" for instance <LVDS_buf_ADC[27].LVDS_signal> in unit <adc_deser>.
    Set user-defined property "IFD_DELAY_VALUE =  AUTO" for instance <LVDS_buf_ADC[27].LVDS_signal> in unit <adc_deser>.
    Set user-defined property "IOSTANDARD =  DEFAULT" for instance <LVDS_buf_ADC[27].LVDS_signal> in unit <adc_deser>.
WARNING:Xst:752 - "D:/Users/Leon/Work/Japan/COMET/Electronics/trunk/FPGA/Pre-trigger_Xilinx/lib/adc_deser.vhd" line 84: Unconnected input port 'Rst' of component 'ISERDES_8bit' is tied to default value.
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <LVDS_buf_ADC[28].LVDS_signal> in unit <adc_deser>.
    Set user-defined property "DIFF_TERM =  TRUE" for instance <LVDS_buf_ADC[28].LVDS_signal> in unit <adc_deser>.
    Set user-defined property "DQS_BIAS =  FALSE" for instance <LVDS_buf_ADC[28].LVDS_signal> in unit <adc_deser>.
    Set user-defined property "IBUF_DELAY_VALUE =  0" for instance <LVDS_buf_ADC[28].LVDS_signal> in unit <adc_deser>.
    Set user-defined property "IBUF_LOW_PWR =  TRUE" for instance <LVDS_buf_ADC[28].LVDS_signal> in unit <adc_deser>.
    Set user-defined property "IFD_DELAY_VALUE =  AUTO" for instance <LVDS_buf_ADC[28].LVDS_signal> in unit <adc_deser>.
    Set user-defined property "IOSTANDARD =  DEFAULT" for instance <LVDS_buf_ADC[28].LVDS_signal> in unit <adc_deser>.
WARNING:Xst:752 - "D:/Users/Leon/Work/Japan/COMET/Electronics/trunk/FPGA/Pre-trigger_Xilinx/lib/adc_deser.vhd" line 84: Unconnected input port 'Rst' of component 'ISERDES_8bit' is tied to default value.
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <LVDS_buf_ADC[29].LVDS_signal> in unit <adc_deser>.
    Set user-defined property "DIFF_TERM =  TRUE" for instance <LVDS_buf_ADC[29].LVDS_signal> in unit <adc_deser>.
    Set user-defined property "DQS_BIAS =  FALSE" for instance <LVDS_buf_ADC[29].LVDS_signal> in unit <adc_deser>.
    Set user-defined property "IBUF_DELAY_VALUE =  0" for instance <LVDS_buf_ADC[29].LVDS_signal> in unit <adc_deser>.
    Set user-defined property "IBUF_LOW_PWR =  TRUE" for instance <LVDS_buf_ADC[29].LVDS_signal> in unit <adc_deser>.
    Set user-defined property "IFD_DELAY_VALUE =  AUTO" for instance <LVDS_buf_ADC[29].LVDS_signal> in unit <adc_deser>.
    Set user-defined property "IOSTANDARD =  DEFAULT" for instance <LVDS_buf_ADC[29].LVDS_signal> in unit <adc_deser>.
WARNING:Xst:752 - "D:/Users/Leon/Work/Japan/COMET/Electronics/trunk/FPGA/Pre-trigger_Xilinx/lib/adc_deser.vhd" line 84: Unconnected input port 'Rst' of component 'ISERDES_8bit' is tied to default value.
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <LVDS_buf_ADC[30].LVDS_signal> in unit <adc_deser>.
    Set user-defined property "DIFF_TERM =  TRUE" for instance <LVDS_buf_ADC[30].LVDS_signal> in unit <adc_deser>.
    Set user-defined property "DQS_BIAS =  FALSE" for instance <LVDS_buf_ADC[30].LVDS_signal> in unit <adc_deser>.
    Set user-defined property "IBUF_DELAY_VALUE =  0" for instance <LVDS_buf_ADC[30].LVDS_signal> in unit <adc_deser>.
    Set user-defined property "IBUF_LOW_PWR =  TRUE" for instance <LVDS_buf_ADC[30].LVDS_signal> in unit <adc_deser>.
    Set user-defined property "IFD_DELAY_VALUE =  AUTO" for instance <LVDS_buf_ADC[30].LVDS_signal> in unit <adc_deser>.
    Set user-defined property "IOSTANDARD =  DEFAULT" for instance <LVDS_buf_ADC[30].LVDS_signal> in unit <adc_deser>.
WARNING:Xst:752 - "D:/Users/Leon/Work/Japan/COMET/Electronics/trunk/FPGA/Pre-trigger_Xilinx/lib/adc_deser.vhd" line 84: Unconnected input port 'Rst' of component 'ISERDES_8bit' is tied to default value.
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <LVDS_buf_ADC[31].LVDS_signal> in unit <adc_deser>.
    Set user-defined property "DIFF_TERM =  TRUE" for instance <LVDS_buf_ADC[31].LVDS_signal> in unit <adc_deser>.
    Set user-defined property "DQS_BIAS =  FALSE" for instance <LVDS_buf_ADC[31].LVDS_signal> in unit <adc_deser>.
    Set user-defined property "IBUF_DELAY_VALUE =  0" for instance <LVDS_buf_ADC[31].LVDS_signal> in unit <adc_deser>.
    Set user-defined property "IBUF_LOW_PWR =  TRUE" for instance <LVDS_buf_ADC[31].LVDS_signal> in unit <adc_deser>.
    Set user-defined property "IFD_DELAY_VALUE =  AUTO" for instance <LVDS_buf_ADC[31].LVDS_signal> in unit <adc_deser>.
    Set user-defined property "IOSTANDARD =  DEFAULT" for instance <LVDS_buf_ADC[31].LVDS_signal> in unit <adc_deser>.
WARNING:Xst:752 - "D:/Users/Leon/Work/Japan/COMET/Electronics/trunk/FPGA/Pre-trigger_Xilinx/lib/adc_deser.vhd" line 84: Unconnected input port 'Rst' of component 'ISERDES_8bit' is tied to default value.
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <LVDS_buf_ADC[32].LVDS_signal> in unit <adc_deser>.
    Set user-defined property "DIFF_TERM =  TRUE" for instance <LVDS_buf_ADC[32].LVDS_signal> in unit <adc_deser>.
    Set user-defined property "DQS_BIAS =  FALSE" for instance <LVDS_buf_ADC[32].LVDS_signal> in unit <adc_deser>.
    Set user-defined property "IBUF_DELAY_VALUE =  0" for instance <LVDS_buf_ADC[32].LVDS_signal> in unit <adc_deser>.
    Set user-defined property "IBUF_LOW_PWR =  TRUE" for instance <LVDS_buf_ADC[32].LVDS_signal> in unit <adc_deser>.
    Set user-defined property "IFD_DELAY_VALUE =  AUTO" for instance <LVDS_buf_ADC[32].LVDS_signal> in unit <adc_deser>.
    Set user-defined property "IOSTANDARD =  DEFAULT" for instance <LVDS_buf_ADC[32].LVDS_signal> in unit <adc_deser>.
WARNING:Xst:752 - "D:/Users/Leon/Work/Japan/COMET/Electronics/trunk/FPGA/Pre-trigger_Xilinx/lib/adc_deser.vhd" line 84: Unconnected input port 'Rst' of component 'ISERDES_8bit' is tied to default value.
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <LVDS_buf_ADC[33].LVDS_signal> in unit <adc_deser>.
    Set user-defined property "DIFF_TERM =  TRUE" for instance <LVDS_buf_ADC[33].LVDS_signal> in unit <adc_deser>.
    Set user-defined property "DQS_BIAS =  FALSE" for instance <LVDS_buf_ADC[33].LVDS_signal> in unit <adc_deser>.
    Set user-defined property "IBUF_DELAY_VALUE =  0" for instance <LVDS_buf_ADC[33].LVDS_signal> in unit <adc_deser>.
    Set user-defined property "IBUF_LOW_PWR =  TRUE" for instance <LVDS_buf_ADC[33].LVDS_signal> in unit <adc_deser>.
    Set user-defined property "IFD_DELAY_VALUE =  AUTO" for instance <LVDS_buf_ADC[33].LVDS_signal> in unit <adc_deser>.
    Set user-defined property "IOSTANDARD =  DEFAULT" for instance <LVDS_buf_ADC[33].LVDS_signal> in unit <adc_deser>.
WARNING:Xst:752 - "D:/Users/Leon/Work/Japan/COMET/Electronics/trunk/FPGA/Pre-trigger_Xilinx/lib/adc_deser.vhd" line 84: Unconnected input port 'Rst' of component 'ISERDES_8bit' is tied to default value.
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <LVDS_buf_ADC[34].LVDS_signal> in unit <adc_deser>.
    Set user-defined property "DIFF_TERM =  TRUE" for instance <LVDS_buf_ADC[34].LVDS_signal> in unit <adc_deser>.
    Set user-defined property "DQS_BIAS =  FALSE" for instance <LVDS_buf_ADC[34].LVDS_signal> in unit <adc_deser>.
    Set user-defined property "IBUF_DELAY_VALUE =  0" for instance <LVDS_buf_ADC[34].LVDS_signal> in unit <adc_deser>.
    Set user-defined property "IBUF_LOW_PWR =  TRUE" for instance <LVDS_buf_ADC[34].LVDS_signal> in unit <adc_deser>.
    Set user-defined property "IFD_DELAY_VALUE =  AUTO" for instance <LVDS_buf_ADC[34].LVDS_signal> in unit <adc_deser>.
    Set user-defined property "IOSTANDARD =  DEFAULT" for instance <LVDS_buf_ADC[34].LVDS_signal> in unit <adc_deser>.
WARNING:Xst:752 - "D:/Users/Leon/Work/Japan/COMET/Electronics/trunk/FPGA/Pre-trigger_Xilinx/lib/adc_deser.vhd" line 84: Unconnected input port 'Rst' of component 'ISERDES_8bit' is tied to default value.
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <LVDS_buf_ADC[35].LVDS_signal> in unit <adc_deser>.
    Set user-defined property "DIFF_TERM =  TRUE" for instance <LVDS_buf_ADC[35].LVDS_signal> in unit <adc_deser>.
    Set user-defined property "DQS_BIAS =  FALSE" for instance <LVDS_buf_ADC[35].LVDS_signal> in unit <adc_deser>.
    Set user-defined property "IBUF_DELAY_VALUE =  0" for instance <LVDS_buf_ADC[35].LVDS_signal> in unit <adc_deser>.
    Set user-defined property "IBUF_LOW_PWR =  TRUE" for instance <LVDS_buf_ADC[35].LVDS_signal> in unit <adc_deser>.
    Set user-defined property "IFD_DELAY_VALUE =  AUTO" for instance <LVDS_buf_ADC[35].LVDS_signal> in unit <adc_deser>.
    Set user-defined property "IOSTANDARD =  DEFAULT" for instance <LVDS_buf_ADC[35].LVDS_signal> in unit <adc_deser>.
WARNING:Xst:752 - "D:/Users/Leon/Work/Japan/COMET/Electronics/trunk/FPGA/Pre-trigger_Xilinx/lib/adc_deser.vhd" line 84: Unconnected input port 'Rst' of component 'ISERDES_8bit' is tied to default value.
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <LVDS_buf_ADC[36].LVDS_signal> in unit <adc_deser>.
    Set user-defined property "DIFF_TERM =  TRUE" for instance <LVDS_buf_ADC[36].LVDS_signal> in unit <adc_deser>.
    Set user-defined property "DQS_BIAS =  FALSE" for instance <LVDS_buf_ADC[36].LVDS_signal> in unit <adc_deser>.
    Set user-defined property "IBUF_DELAY_VALUE =  0" for instance <LVDS_buf_ADC[36].LVDS_signal> in unit <adc_deser>.
    Set user-defined property "IBUF_LOW_PWR =  TRUE" for instance <LVDS_buf_ADC[36].LVDS_signal> in unit <adc_deser>.
    Set user-defined property "IFD_DELAY_VALUE =  AUTO" for instance <LVDS_buf_ADC[36].LVDS_signal> in unit <adc_deser>.
    Set user-defined property "IOSTANDARD =  DEFAULT" for instance <LVDS_buf_ADC[36].LVDS_signal> in unit <adc_deser>.
WARNING:Xst:752 - "D:/Users/Leon/Work/Japan/COMET/Electronics/trunk/FPGA/Pre-trigger_Xilinx/lib/adc_deser.vhd" line 84: Unconnected input port 'Rst' of component 'ISERDES_8bit' is tied to default value.
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <LVDS_buf_ADC[37].LVDS_signal> in unit <adc_deser>.
    Set user-defined property "DIFF_TERM =  TRUE" for instance <LVDS_buf_ADC[37].LVDS_signal> in unit <adc_deser>.
    Set user-defined property "DQS_BIAS =  FALSE" for instance <LVDS_buf_ADC[37].LVDS_signal> in unit <adc_deser>.
    Set user-defined property "IBUF_DELAY_VALUE =  0" for instance <LVDS_buf_ADC[37].LVDS_signal> in unit <adc_deser>.
    Set user-defined property "IBUF_LOW_PWR =  TRUE" for instance <LVDS_buf_ADC[37].LVDS_signal> in unit <adc_deser>.
    Set user-defined property "IFD_DELAY_VALUE =  AUTO" for instance <LVDS_buf_ADC[37].LVDS_signal> in unit <adc_deser>.
    Set user-defined property "IOSTANDARD =  DEFAULT" for instance <LVDS_buf_ADC[37].LVDS_signal> in unit <adc_deser>.
WARNING:Xst:752 - "D:/Users/Leon/Work/Japan/COMET/Electronics/trunk/FPGA/Pre-trigger_Xilinx/lib/adc_deser.vhd" line 84: Unconnected input port 'Rst' of component 'ISERDES_8bit' is tied to default value.
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <LVDS_buf_ADC[38].LVDS_signal> in unit <adc_deser>.
    Set user-defined property "DIFF_TERM =  TRUE" for instance <LVDS_buf_ADC[38].LVDS_signal> in unit <adc_deser>.
    Set user-defined property "DQS_BIAS =  FALSE" for instance <LVDS_buf_ADC[38].LVDS_signal> in unit <adc_deser>.
    Set user-defined property "IBUF_DELAY_VALUE =  0" for instance <LVDS_buf_ADC[38].LVDS_signal> in unit <adc_deser>.
    Set user-defined property "IBUF_LOW_PWR =  TRUE" for instance <LVDS_buf_ADC[38].LVDS_signal> in unit <adc_deser>.
    Set user-defined property "IFD_DELAY_VALUE =  AUTO" for instance <LVDS_buf_ADC[38].LVDS_signal> in unit <adc_deser>.
    Set user-defined property "IOSTANDARD =  DEFAULT" for instance <LVDS_buf_ADC[38].LVDS_signal> in unit <adc_deser>.
WARNING:Xst:752 - "D:/Users/Leon/Work/Japan/COMET/Electronics/trunk/FPGA/Pre-trigger_Xilinx/lib/adc_deser.vhd" line 84: Unconnected input port 'Rst' of component 'ISERDES_8bit' is tied to default value.
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <LVDS_buf_ADC[39].LVDS_signal> in unit <adc_deser>.
    Set user-defined property "DIFF_TERM =  TRUE" for instance <LVDS_buf_ADC[39].LVDS_signal> in unit <adc_deser>.
    Set user-defined property "DQS_BIAS =  FALSE" for instance <LVDS_buf_ADC[39].LVDS_signal> in unit <adc_deser>.
    Set user-defined property "IBUF_DELAY_VALUE =  0" for instance <LVDS_buf_ADC[39].LVDS_signal> in unit <adc_deser>.
    Set user-defined property "IBUF_LOW_PWR =  TRUE" for instance <LVDS_buf_ADC[39].LVDS_signal> in unit <adc_deser>.
    Set user-defined property "IFD_DELAY_VALUE =  AUTO" for instance <LVDS_buf_ADC[39].LVDS_signal> in unit <adc_deser>.
    Set user-defined property "IOSTANDARD =  DEFAULT" for instance <LVDS_buf_ADC[39].LVDS_signal> in unit <adc_deser>.
WARNING:Xst:752 - "D:/Users/Leon/Work/Japan/COMET/Electronics/trunk/FPGA/Pre-trigger_Xilinx/lib/adc_deser.vhd" line 84: Unconnected input port 'Rst' of component 'ISERDES_8bit' is tied to default value.
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <LVDS_buf_ADC[40].LVDS_signal> in unit <adc_deser>.
    Set user-defined property "DIFF_TERM =  TRUE" for instance <LVDS_buf_ADC[40].LVDS_signal> in unit <adc_deser>.
    Set user-defined property "DQS_BIAS =  FALSE" for instance <LVDS_buf_ADC[40].LVDS_signal> in unit <adc_deser>.
    Set user-defined property "IBUF_DELAY_VALUE =  0" for instance <LVDS_buf_ADC[40].LVDS_signal> in unit <adc_deser>.
    Set user-defined property "IBUF_LOW_PWR =  TRUE" for instance <LVDS_buf_ADC[40].LVDS_signal> in unit <adc_deser>.
    Set user-defined property "IFD_DELAY_VALUE =  AUTO" for instance <LVDS_buf_ADC[40].LVDS_signal> in unit <adc_deser>.
    Set user-defined property "IOSTANDARD =  DEFAULT" for instance <LVDS_buf_ADC[40].LVDS_signal> in unit <adc_deser>.
WARNING:Xst:752 - "D:/Users/Leon/Work/Japan/COMET/Electronics/trunk/FPGA/Pre-trigger_Xilinx/lib/adc_deser.vhd" line 84: Unconnected input port 'Rst' of component 'ISERDES_8bit' is tied to default value.
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <LVDS_buf_ADC[41].LVDS_signal> in unit <adc_deser>.
    Set user-defined property "DIFF_TERM =  TRUE" for instance <LVDS_buf_ADC[41].LVDS_signal> in unit <adc_deser>.
    Set user-defined property "DQS_BIAS =  FALSE" for instance <LVDS_buf_ADC[41].LVDS_signal> in unit <adc_deser>.
    Set user-defined property "IBUF_DELAY_VALUE =  0" for instance <LVDS_buf_ADC[41].LVDS_signal> in unit <adc_deser>.
    Set user-defined property "IBUF_LOW_PWR =  TRUE" for instance <LVDS_buf_ADC[41].LVDS_signal> in unit <adc_deser>.
    Set user-defined property "IFD_DELAY_VALUE =  AUTO" for instance <LVDS_buf_ADC[41].LVDS_signal> in unit <adc_deser>.
    Set user-defined property "IOSTANDARD =  DEFAULT" for instance <LVDS_buf_ADC[41].LVDS_signal> in unit <adc_deser>.
WARNING:Xst:752 - "D:/Users/Leon/Work/Japan/COMET/Electronics/trunk/FPGA/Pre-trigger_Xilinx/lib/adc_deser.vhd" line 84: Unconnected input port 'Rst' of component 'ISERDES_8bit' is tied to default value.
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <LVDS_buf_ADC[42].LVDS_signal> in unit <adc_deser>.
    Set user-defined property "DIFF_TERM =  TRUE" for instance <LVDS_buf_ADC[42].LVDS_signal> in unit <adc_deser>.
    Set user-defined property "DQS_BIAS =  FALSE" for instance <LVDS_buf_ADC[42].LVDS_signal> in unit <adc_deser>.
    Set user-defined property "IBUF_DELAY_VALUE =  0" for instance <LVDS_buf_ADC[42].LVDS_signal> in unit <adc_deser>.
    Set user-defined property "IBUF_LOW_PWR =  TRUE" for instance <LVDS_buf_ADC[42].LVDS_signal> in unit <adc_deser>.
    Set user-defined property "IFD_DELAY_VALUE =  AUTO" for instance <LVDS_buf_ADC[42].LVDS_signal> in unit <adc_deser>.
    Set user-defined property "IOSTANDARD =  DEFAULT" for instance <LVDS_buf_ADC[42].LVDS_signal> in unit <adc_deser>.
WARNING:Xst:752 - "D:/Users/Leon/Work/Japan/COMET/Electronics/trunk/FPGA/Pre-trigger_Xilinx/lib/adc_deser.vhd" line 84: Unconnected input port 'Rst' of component 'ISERDES_8bit' is tied to default value.
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <LVDS_buf_ADC[43].LVDS_signal> in unit <adc_deser>.
    Set user-defined property "DIFF_TERM =  TRUE" for instance <LVDS_buf_ADC[43].LVDS_signal> in unit <adc_deser>.
    Set user-defined property "DQS_BIAS =  FALSE" for instance <LVDS_buf_ADC[43].LVDS_signal> in unit <adc_deser>.
    Set user-defined property "IBUF_DELAY_VALUE =  0" for instance <LVDS_buf_ADC[43].LVDS_signal> in unit <adc_deser>.
    Set user-defined property "IBUF_LOW_PWR =  TRUE" for instance <LVDS_buf_ADC[43].LVDS_signal> in unit <adc_deser>.
    Set user-defined property "IFD_DELAY_VALUE =  AUTO" for instance <LVDS_buf_ADC[43].LVDS_signal> in unit <adc_deser>.
    Set user-defined property "IOSTANDARD =  DEFAULT" for instance <LVDS_buf_ADC[43].LVDS_signal> in unit <adc_deser>.
WARNING:Xst:752 - "D:/Users/Leon/Work/Japan/COMET/Electronics/trunk/FPGA/Pre-trigger_Xilinx/lib/adc_deser.vhd" line 84: Unconnected input port 'Rst' of component 'ISERDES_8bit' is tied to default value.
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <LVDS_buf_ADC[44].LVDS_signal> in unit <adc_deser>.
    Set user-defined property "DIFF_TERM =  TRUE" for instance <LVDS_buf_ADC[44].LVDS_signal> in unit <adc_deser>.
    Set user-defined property "DQS_BIAS =  FALSE" for instance <LVDS_buf_ADC[44].LVDS_signal> in unit <adc_deser>.
    Set user-defined property "IBUF_DELAY_VALUE =  0" for instance <LVDS_buf_ADC[44].LVDS_signal> in unit <adc_deser>.
    Set user-defined property "IBUF_LOW_PWR =  TRUE" for instance <LVDS_buf_ADC[44].LVDS_signal> in unit <adc_deser>.
    Set user-defined property "IFD_DELAY_VALUE =  AUTO" for instance <LVDS_buf_ADC[44].LVDS_signal> in unit <adc_deser>.
    Set user-defined property "IOSTANDARD =  DEFAULT" for instance <LVDS_buf_ADC[44].LVDS_signal> in unit <adc_deser>.
WARNING:Xst:752 - "D:/Users/Leon/Work/Japan/COMET/Electronics/trunk/FPGA/Pre-trigger_Xilinx/lib/adc_deser.vhd" line 84: Unconnected input port 'Rst' of component 'ISERDES_8bit' is tied to default value.
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <LVDS_buf_ADC[45].LVDS_signal> in unit <adc_deser>.
    Set user-defined property "DIFF_TERM =  TRUE" for instance <LVDS_buf_ADC[45].LVDS_signal> in unit <adc_deser>.
    Set user-defined property "DQS_BIAS =  FALSE" for instance <LVDS_buf_ADC[45].LVDS_signal> in unit <adc_deser>.
    Set user-defined property "IBUF_DELAY_VALUE =  0" for instance <LVDS_buf_ADC[45].LVDS_signal> in unit <adc_deser>.
    Set user-defined property "IBUF_LOW_PWR =  TRUE" for instance <LVDS_buf_ADC[45].LVDS_signal> in unit <adc_deser>.
    Set user-defined property "IFD_DELAY_VALUE =  AUTO" for instance <LVDS_buf_ADC[45].LVDS_signal> in unit <adc_deser>.
    Set user-defined property "IOSTANDARD =  DEFAULT" for instance <LVDS_buf_ADC[45].LVDS_signal> in unit <adc_deser>.
WARNING:Xst:752 - "D:/Users/Leon/Work/Japan/COMET/Electronics/trunk/FPGA/Pre-trigger_Xilinx/lib/adc_deser.vhd" line 84: Unconnected input port 'Rst' of component 'ISERDES_8bit' is tied to default value.
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <LVDS_buf_ADC[46].LVDS_signal> in unit <adc_deser>.
    Set user-defined property "DIFF_TERM =  TRUE" for instance <LVDS_buf_ADC[46].LVDS_signal> in unit <adc_deser>.
    Set user-defined property "DQS_BIAS =  FALSE" for instance <LVDS_buf_ADC[46].LVDS_signal> in unit <adc_deser>.
    Set user-defined property "IBUF_DELAY_VALUE =  0" for instance <LVDS_buf_ADC[46].LVDS_signal> in unit <adc_deser>.
    Set user-defined property "IBUF_LOW_PWR =  TRUE" for instance <LVDS_buf_ADC[46].LVDS_signal> in unit <adc_deser>.
    Set user-defined property "IFD_DELAY_VALUE =  AUTO" for instance <LVDS_buf_ADC[46].LVDS_signal> in unit <adc_deser>.
    Set user-defined property "IOSTANDARD =  DEFAULT" for instance <LVDS_buf_ADC[46].LVDS_signal> in unit <adc_deser>.
WARNING:Xst:752 - "D:/Users/Leon/Work/Japan/COMET/Electronics/trunk/FPGA/Pre-trigger_Xilinx/lib/adc_deser.vhd" line 84: Unconnected input port 'Rst' of component 'ISERDES_8bit' is tied to default value.
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <LVDS_buf_ADC[47].LVDS_signal> in unit <adc_deser>.
    Set user-defined property "DIFF_TERM =  TRUE" for instance <LVDS_buf_ADC[47].LVDS_signal> in unit <adc_deser>.
    Set user-defined property "DQS_BIAS =  FALSE" for instance <LVDS_buf_ADC[47].LVDS_signal> in unit <adc_deser>.
    Set user-defined property "IBUF_DELAY_VALUE =  0" for instance <LVDS_buf_ADC[47].LVDS_signal> in unit <adc_deser>.
    Set user-defined property "IBUF_LOW_PWR =  TRUE" for instance <LVDS_buf_ADC[47].LVDS_signal> in unit <adc_deser>.
    Set user-defined property "IFD_DELAY_VALUE =  AUTO" for instance <LVDS_buf_ADC[47].LVDS_signal> in unit <adc_deser>.
    Set user-defined property "IOSTANDARD =  DEFAULT" for instance <LVDS_buf_ADC[47].LVDS_signal> in unit <adc_deser>.
WARNING:Xst:752 - "D:/Users/Leon/Work/Japan/COMET/Electronics/trunk/FPGA/Pre-trigger_Xilinx/lib/adc_deser.vhd" line 84: Unconnected input port 'Rst' of component 'ISERDES_8bit' is tied to default value.
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <LVDS_buf_ADC[48].LVDS_signal> in unit <adc_deser>.
    Set user-defined property "DIFF_TERM =  TRUE" for instance <LVDS_buf_ADC[48].LVDS_signal> in unit <adc_deser>.
    Set user-defined property "DQS_BIAS =  FALSE" for instance <LVDS_buf_ADC[48].LVDS_signal> in unit <adc_deser>.
    Set user-defined property "IBUF_DELAY_VALUE =  0" for instance <LVDS_buf_ADC[48].LVDS_signal> in unit <adc_deser>.
    Set user-defined property "IBUF_LOW_PWR =  TRUE" for instance <LVDS_buf_ADC[48].LVDS_signal> in unit <adc_deser>.
    Set user-defined property "IFD_DELAY_VALUE =  AUTO" for instance <LVDS_buf_ADC[48].LVDS_signal> in unit <adc_deser>.
    Set user-defined property "IOSTANDARD =  DEFAULT" for instance <LVDS_buf_ADC[48].LVDS_signal> in unit <adc_deser>.
WARNING:Xst:752 - "D:/Users/Leon/Work/Japan/COMET/Electronics/trunk/FPGA/Pre-trigger_Xilinx/lib/adc_deser.vhd" line 84: Unconnected input port 'Rst' of component 'ISERDES_8bit' is tied to default value.
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <LVDS_buf_ADC[49].LVDS_signal> in unit <adc_deser>.
    Set user-defined property "DIFF_TERM =  TRUE" for instance <LVDS_buf_ADC[49].LVDS_signal> in unit <adc_deser>.
    Set user-defined property "DQS_BIAS =  FALSE" for instance <LVDS_buf_ADC[49].LVDS_signal> in unit <adc_deser>.
    Set user-defined property "IBUF_DELAY_VALUE =  0" for instance <LVDS_buf_ADC[49].LVDS_signal> in unit <adc_deser>.
    Set user-defined property "IBUF_LOW_PWR =  TRUE" for instance <LVDS_buf_ADC[49].LVDS_signal> in unit <adc_deser>.
    Set user-defined property "IFD_DELAY_VALUE =  AUTO" for instance <LVDS_buf_ADC[49].LVDS_signal> in unit <adc_deser>.
    Set user-defined property "IOSTANDARD =  DEFAULT" for instance <LVDS_buf_ADC[49].LVDS_signal> in unit <adc_deser>.
WARNING:Xst:752 - "D:/Users/Leon/Work/Japan/COMET/Electronics/trunk/FPGA/Pre-trigger_Xilinx/lib/adc_deser.vhd" line 84: Unconnected input port 'Rst' of component 'ISERDES_8bit' is tied to default value.
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <LVDS_buf_ADC[50].LVDS_signal> in unit <adc_deser>.
    Set user-defined property "DIFF_TERM =  TRUE" for instance <LVDS_buf_ADC[50].LVDS_signal> in unit <adc_deser>.
    Set user-defined property "DQS_BIAS =  FALSE" for instance <LVDS_buf_ADC[50].LVDS_signal> in unit <adc_deser>.
    Set user-defined property "IBUF_DELAY_VALUE =  0" for instance <LVDS_buf_ADC[50].LVDS_signal> in unit <adc_deser>.
    Set user-defined property "IBUF_LOW_PWR =  TRUE" for instance <LVDS_buf_ADC[50].LVDS_signal> in unit <adc_deser>.
    Set user-defined property "IFD_DELAY_VALUE =  AUTO" for instance <LVDS_buf_ADC[50].LVDS_signal> in unit <adc_deser>.
    Set user-defined property "IOSTANDARD =  DEFAULT" for instance <LVDS_buf_ADC[50].LVDS_signal> in unit <adc_deser>.
WARNING:Xst:752 - "D:/Users/Leon/Work/Japan/COMET/Electronics/trunk/FPGA/Pre-trigger_Xilinx/lib/adc_deser.vhd" line 84: Unconnected input port 'Rst' of component 'ISERDES_8bit' is tied to default value.
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <LVDS_buf_ADC[51].LVDS_signal> in unit <adc_deser>.
    Set user-defined property "DIFF_TERM =  TRUE" for instance <LVDS_buf_ADC[51].LVDS_signal> in unit <adc_deser>.
    Set user-defined property "DQS_BIAS =  FALSE" for instance <LVDS_buf_ADC[51].LVDS_signal> in unit <adc_deser>.
    Set user-defined property "IBUF_DELAY_VALUE =  0" for instance <LVDS_buf_ADC[51].LVDS_signal> in unit <adc_deser>.
    Set user-defined property "IBUF_LOW_PWR =  TRUE" for instance <LVDS_buf_ADC[51].LVDS_signal> in unit <adc_deser>.
    Set user-defined property "IFD_DELAY_VALUE =  AUTO" for instance <LVDS_buf_ADC[51].LVDS_signal> in unit <adc_deser>.
    Set user-defined property "IOSTANDARD =  DEFAULT" for instance <LVDS_buf_ADC[51].LVDS_signal> in unit <adc_deser>.
WARNING:Xst:752 - "D:/Users/Leon/Work/Japan/COMET/Electronics/trunk/FPGA/Pre-trigger_Xilinx/lib/adc_deser.vhd" line 84: Unconnected input port 'Rst' of component 'ISERDES_8bit' is tied to default value.
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <LVDS_buf_ADC[52].LVDS_signal> in unit <adc_deser>.
    Set user-defined property "DIFF_TERM =  TRUE" for instance <LVDS_buf_ADC[52].LVDS_signal> in unit <adc_deser>.
    Set user-defined property "DQS_BIAS =  FALSE" for instance <LVDS_buf_ADC[52].LVDS_signal> in unit <adc_deser>.
    Set user-defined property "IBUF_DELAY_VALUE =  0" for instance <LVDS_buf_ADC[52].LVDS_signal> in unit <adc_deser>.
    Set user-defined property "IBUF_LOW_PWR =  TRUE" for instance <LVDS_buf_ADC[52].LVDS_signal> in unit <adc_deser>.
    Set user-defined property "IFD_DELAY_VALUE =  AUTO" for instance <LVDS_buf_ADC[52].LVDS_signal> in unit <adc_deser>.
    Set user-defined property "IOSTANDARD =  DEFAULT" for instance <LVDS_buf_ADC[52].LVDS_signal> in unit <adc_deser>.
WARNING:Xst:752 - "D:/Users/Leon/Work/Japan/COMET/Electronics/trunk/FPGA/Pre-trigger_Xilinx/lib/adc_deser.vhd" line 84: Unconnected input port 'Rst' of component 'ISERDES_8bit' is tied to default value.
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <LVDS_buf_ADC[53].LVDS_signal> in unit <adc_deser>.
    Set user-defined property "DIFF_TERM =  TRUE" for instance <LVDS_buf_ADC[53].LVDS_signal> in unit <adc_deser>.
    Set user-defined property "DQS_BIAS =  FALSE" for instance <LVDS_buf_ADC[53].LVDS_signal> in unit <adc_deser>.
    Set user-defined property "IBUF_DELAY_VALUE =  0" for instance <LVDS_buf_ADC[53].LVDS_signal> in unit <adc_deser>.
    Set user-defined property "IBUF_LOW_PWR =  TRUE" for instance <LVDS_buf_ADC[53].LVDS_signal> in unit <adc_deser>.
    Set user-defined property "IFD_DELAY_VALUE =  AUTO" for instance <LVDS_buf_ADC[53].LVDS_signal> in unit <adc_deser>.
    Set user-defined property "IOSTANDARD =  DEFAULT" for instance <LVDS_buf_ADC[53].LVDS_signal> in unit <adc_deser>.
WARNING:Xst:752 - "D:/Users/Leon/Work/Japan/COMET/Electronics/trunk/FPGA/Pre-trigger_Xilinx/lib/adc_deser.vhd" line 84: Unconnected input port 'Rst' of component 'ISERDES_8bit' is tied to default value.
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <LVDS_buf_ADC[54].LVDS_signal> in unit <adc_deser>.
    Set user-defined property "DIFF_TERM =  TRUE" for instance <LVDS_buf_ADC[54].LVDS_signal> in unit <adc_deser>.
    Set user-defined property "DQS_BIAS =  FALSE" for instance <LVDS_buf_ADC[54].LVDS_signal> in unit <adc_deser>.
    Set user-defined property "IBUF_DELAY_VALUE =  0" for instance <LVDS_buf_ADC[54].LVDS_signal> in unit <adc_deser>.
    Set user-defined property "IBUF_LOW_PWR =  TRUE" for instance <LVDS_buf_ADC[54].LVDS_signal> in unit <adc_deser>.
    Set user-defined property "IFD_DELAY_VALUE =  AUTO" for instance <LVDS_buf_ADC[54].LVDS_signal> in unit <adc_deser>.
    Set user-defined property "IOSTANDARD =  DEFAULT" for instance <LVDS_buf_ADC[54].LVDS_signal> in unit <adc_deser>.
WARNING:Xst:752 - "D:/Users/Leon/Work/Japan/COMET/Electronics/trunk/FPGA/Pre-trigger_Xilinx/lib/adc_deser.vhd" line 84: Unconnected input port 'Rst' of component 'ISERDES_8bit' is tied to default value.
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <LVDS_buf_ADC[55].LVDS_signal> in unit <adc_deser>.
    Set user-defined property "DIFF_TERM =  TRUE" for instance <LVDS_buf_ADC[55].LVDS_signal> in unit <adc_deser>.
    Set user-defined property "DQS_BIAS =  FALSE" for instance <LVDS_buf_ADC[55].LVDS_signal> in unit <adc_deser>.
    Set user-defined property "IBUF_DELAY_VALUE =  0" for instance <LVDS_buf_ADC[55].LVDS_signal> in unit <adc_deser>.
    Set user-defined property "IBUF_LOW_PWR =  TRUE" for instance <LVDS_buf_ADC[55].LVDS_signal> in unit <adc_deser>.
    Set user-defined property "IFD_DELAY_VALUE =  AUTO" for instance <LVDS_buf_ADC[55].LVDS_signal> in unit <adc_deser>.
    Set user-defined property "IOSTANDARD =  DEFAULT" for instance <LVDS_buf_ADC[55].LVDS_signal> in unit <adc_deser>.
WARNING:Xst:752 - "D:/Users/Leon/Work/Japan/COMET/Electronics/trunk/FPGA/Pre-trigger_Xilinx/lib/adc_deser.vhd" line 84: Unconnected input port 'Rst' of component 'ISERDES_8bit' is tied to default value.
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <LVDS_buf_ADC[56].LVDS_signal> in unit <adc_deser>.
    Set user-defined property "DIFF_TERM =  TRUE" for instance <LVDS_buf_ADC[56].LVDS_signal> in unit <adc_deser>.
    Set user-defined property "DQS_BIAS =  FALSE" for instance <LVDS_buf_ADC[56].LVDS_signal> in unit <adc_deser>.
    Set user-defined property "IBUF_DELAY_VALUE =  0" for instance <LVDS_buf_ADC[56].LVDS_signal> in unit <adc_deser>.
    Set user-defined property "IBUF_LOW_PWR =  TRUE" for instance <LVDS_buf_ADC[56].LVDS_signal> in unit <adc_deser>.
    Set user-defined property "IFD_DELAY_VALUE =  AUTO" for instance <LVDS_buf_ADC[56].LVDS_signal> in unit <adc_deser>.
    Set user-defined property "IOSTANDARD =  DEFAULT" for instance <LVDS_buf_ADC[56].LVDS_signal> in unit <adc_deser>.
WARNING:Xst:752 - "D:/Users/Leon/Work/Japan/COMET/Electronics/trunk/FPGA/Pre-trigger_Xilinx/lib/adc_deser.vhd" line 84: Unconnected input port 'Rst' of component 'ISERDES_8bit' is tied to default value.
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <LVDS_buf_ADC[57].LVDS_signal> in unit <adc_deser>.
    Set user-defined property "DIFF_TERM =  TRUE" for instance <LVDS_buf_ADC[57].LVDS_signal> in unit <adc_deser>.
    Set user-defined property "DQS_BIAS =  FALSE" for instance <LVDS_buf_ADC[57].LVDS_signal> in unit <adc_deser>.
    Set user-defined property "IBUF_DELAY_VALUE =  0" for instance <LVDS_buf_ADC[57].LVDS_signal> in unit <adc_deser>.
    Set user-defined property "IBUF_LOW_PWR =  TRUE" for instance <LVDS_buf_ADC[57].LVDS_signal> in unit <adc_deser>.
    Set user-defined property "IFD_DELAY_VALUE =  AUTO" for instance <LVDS_buf_ADC[57].LVDS_signal> in unit <adc_deser>.
    Set user-defined property "IOSTANDARD =  DEFAULT" for instance <LVDS_buf_ADC[57].LVDS_signal> in unit <adc_deser>.
WARNING:Xst:752 - "D:/Users/Leon/Work/Japan/COMET/Electronics/trunk/FPGA/Pre-trigger_Xilinx/lib/adc_deser.vhd" line 84: Unconnected input port 'Rst' of component 'ISERDES_8bit' is tied to default value.
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <LVDS_buf_ADC[58].LVDS_signal> in unit <adc_deser>.
    Set user-defined property "DIFF_TERM =  TRUE" for instance <LVDS_buf_ADC[58].LVDS_signal> in unit <adc_deser>.
    Set user-defined property "DQS_BIAS =  FALSE" for instance <LVDS_buf_ADC[58].LVDS_signal> in unit <adc_deser>.
    Set user-defined property "IBUF_DELAY_VALUE =  0" for instance <LVDS_buf_ADC[58].LVDS_signal> in unit <adc_deser>.
    Set user-defined property "IBUF_LOW_PWR =  TRUE" for instance <LVDS_buf_ADC[58].LVDS_signal> in unit <adc_deser>.
    Set user-defined property "IFD_DELAY_VALUE =  AUTO" for instance <LVDS_buf_ADC[58].LVDS_signal> in unit <adc_deser>.
    Set user-defined property "IOSTANDARD =  DEFAULT" for instance <LVDS_buf_ADC[58].LVDS_signal> in unit <adc_deser>.
WARNING:Xst:752 - "D:/Users/Leon/Work/Japan/COMET/Electronics/trunk/FPGA/Pre-trigger_Xilinx/lib/adc_deser.vhd" line 84: Unconnected input port 'Rst' of component 'ISERDES_8bit' is tied to default value.
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <LVDS_buf_ADC[59].LVDS_signal> in unit <adc_deser>.
    Set user-defined property "DIFF_TERM =  TRUE" for instance <LVDS_buf_ADC[59].LVDS_signal> in unit <adc_deser>.
    Set user-defined property "DQS_BIAS =  FALSE" for instance <LVDS_buf_ADC[59].LVDS_signal> in unit <adc_deser>.
    Set user-defined property "IBUF_DELAY_VALUE =  0" for instance <LVDS_buf_ADC[59].LVDS_signal> in unit <adc_deser>.
    Set user-defined property "IBUF_LOW_PWR =  TRUE" for instance <LVDS_buf_ADC[59].LVDS_signal> in unit <adc_deser>.
    Set user-defined property "IFD_DELAY_VALUE =  AUTO" for instance <LVDS_buf_ADC[59].LVDS_signal> in unit <adc_deser>.
    Set user-defined property "IOSTANDARD =  DEFAULT" for instance <LVDS_buf_ADC[59].LVDS_signal> in unit <adc_deser>.
WARNING:Xst:752 - "D:/Users/Leon/Work/Japan/COMET/Electronics/trunk/FPGA/Pre-trigger_Xilinx/lib/adc_deser.vhd" line 84: Unconnected input port 'Rst' of component 'ISERDES_8bit' is tied to default value.
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <LVDS_buf_ADC[60].LVDS_signal> in unit <adc_deser>.
    Set user-defined property "DIFF_TERM =  TRUE" for instance <LVDS_buf_ADC[60].LVDS_signal> in unit <adc_deser>.
    Set user-defined property "DQS_BIAS =  FALSE" for instance <LVDS_buf_ADC[60].LVDS_signal> in unit <adc_deser>.
    Set user-defined property "IBUF_DELAY_VALUE =  0" for instance <LVDS_buf_ADC[60].LVDS_signal> in unit <adc_deser>.
    Set user-defined property "IBUF_LOW_PWR =  TRUE" for instance <LVDS_buf_ADC[60].LVDS_signal> in unit <adc_deser>.
    Set user-defined property "IFD_DELAY_VALUE =  AUTO" for instance <LVDS_buf_ADC[60].LVDS_signal> in unit <adc_deser>.
    Set user-defined property "IOSTANDARD =  DEFAULT" for instance <LVDS_buf_ADC[60].LVDS_signal> in unit <adc_deser>.
WARNING:Xst:752 - "D:/Users/Leon/Work/Japan/COMET/Electronics/trunk/FPGA/Pre-trigger_Xilinx/lib/adc_deser.vhd" line 84: Unconnected input port 'Rst' of component 'ISERDES_8bit' is tied to default value.
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <LVDS_buf_ADC[61].LVDS_signal> in unit <adc_deser>.
    Set user-defined property "DIFF_TERM =  TRUE" for instance <LVDS_buf_ADC[61].LVDS_signal> in unit <adc_deser>.
    Set user-defined property "DQS_BIAS =  FALSE" for instance <LVDS_buf_ADC[61].LVDS_signal> in unit <adc_deser>.
    Set user-defined property "IBUF_DELAY_VALUE =  0" for instance <LVDS_buf_ADC[61].LVDS_signal> in unit <adc_deser>.
    Set user-defined property "IBUF_LOW_PWR =  TRUE" for instance <LVDS_buf_ADC[61].LVDS_signal> in unit <adc_deser>.
    Set user-defined property "IFD_DELAY_VALUE =  AUTO" for instance <LVDS_buf_ADC[61].LVDS_signal> in unit <adc_deser>.
    Set user-defined property "IOSTANDARD =  DEFAULT" for instance <LVDS_buf_ADC[61].LVDS_signal> in unit <adc_deser>.
WARNING:Xst:752 - "D:/Users/Leon/Work/Japan/COMET/Electronics/trunk/FPGA/Pre-trigger_Xilinx/lib/adc_deser.vhd" line 84: Unconnected input port 'Rst' of component 'ISERDES_8bit' is tied to default value.
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <LVDS_buf_ADC[62].LVDS_signal> in unit <adc_deser>.
    Set user-defined property "DIFF_TERM =  TRUE" for instance <LVDS_buf_ADC[62].LVDS_signal> in unit <adc_deser>.
    Set user-defined property "DQS_BIAS =  FALSE" for instance <LVDS_buf_ADC[62].LVDS_signal> in unit <adc_deser>.
    Set user-defined property "IBUF_DELAY_VALUE =  0" for instance <LVDS_buf_ADC[62].LVDS_signal> in unit <adc_deser>.
    Set user-defined property "IBUF_LOW_PWR =  TRUE" for instance <LVDS_buf_ADC[62].LVDS_signal> in unit <adc_deser>.
    Set user-defined property "IFD_DELAY_VALUE =  AUTO" for instance <LVDS_buf_ADC[62].LVDS_signal> in unit <adc_deser>.
    Set user-defined property "IOSTANDARD =  DEFAULT" for instance <LVDS_buf_ADC[62].LVDS_signal> in unit <adc_deser>.
WARNING:Xst:752 - "D:/Users/Leon/Work/Japan/COMET/Electronics/trunk/FPGA/Pre-trigger_Xilinx/lib/adc_deser.vhd" line 84: Unconnected input port 'Rst' of component 'ISERDES_8bit' is tied to default value.
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <LVDS_buf_ADC[63].LVDS_signal> in unit <adc_deser>.
    Set user-defined property "DIFF_TERM =  TRUE" for instance <LVDS_buf_ADC[63].LVDS_signal> in unit <adc_deser>.
    Set user-defined property "DQS_BIAS =  FALSE" for instance <LVDS_buf_ADC[63].LVDS_signal> in unit <adc_deser>.
    Set user-defined property "IBUF_DELAY_VALUE =  0" for instance <LVDS_buf_ADC[63].LVDS_signal> in unit <adc_deser>.
    Set user-defined property "IBUF_LOW_PWR =  TRUE" for instance <LVDS_buf_ADC[63].LVDS_signal> in unit <adc_deser>.
    Set user-defined property "IFD_DELAY_VALUE =  AUTO" for instance <LVDS_buf_ADC[63].LVDS_signal> in unit <adc_deser>.
    Set user-defined property "IOSTANDARD =  DEFAULT" for instance <LVDS_buf_ADC[63].LVDS_signal> in unit <adc_deser>.
WARNING:Xst:752 - "D:/Users/Leon/Work/Japan/COMET/Electronics/trunk/FPGA/Pre-trigger_Xilinx/lib/adc_deser.vhd" line 84: Unconnected input port 'Rst' of component 'ISERDES_8bit' is tied to default value.
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <LVDS_buf_ADC[64].LVDS_signal> in unit <adc_deser>.
    Set user-defined property "DIFF_TERM =  TRUE" for instance <LVDS_buf_ADC[64].LVDS_signal> in unit <adc_deser>.
    Set user-defined property "DQS_BIAS =  FALSE" for instance <LVDS_buf_ADC[64].LVDS_signal> in unit <adc_deser>.
    Set user-defined property "IBUF_DELAY_VALUE =  0" for instance <LVDS_buf_ADC[64].LVDS_signal> in unit <adc_deser>.
    Set user-defined property "IBUF_LOW_PWR =  TRUE" for instance <LVDS_buf_ADC[64].LVDS_signal> in unit <adc_deser>.
    Set user-defined property "IFD_DELAY_VALUE =  AUTO" for instance <LVDS_buf_ADC[64].LVDS_signal> in unit <adc_deser>.
    Set user-defined property "IOSTANDARD =  DEFAULT" for instance <LVDS_buf_ADC[64].LVDS_signal> in unit <adc_deser>.
WARNING:Xst:752 - "D:/Users/Leon/Work/Japan/COMET/Electronics/trunk/FPGA/Pre-trigger_Xilinx/lib/adc_deser.vhd" line 84: Unconnected input port 'Rst' of component 'ISERDES_8bit' is tied to default value.
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <LVDS_buf_ADC[65].LVDS_signal> in unit <adc_deser>.
    Set user-defined property "DIFF_TERM =  TRUE" for instance <LVDS_buf_ADC[65].LVDS_signal> in unit <adc_deser>.
    Set user-defined property "DQS_BIAS =  FALSE" for instance <LVDS_buf_ADC[65].LVDS_signal> in unit <adc_deser>.
    Set user-defined property "IBUF_DELAY_VALUE =  0" for instance <LVDS_buf_ADC[65].LVDS_signal> in unit <adc_deser>.
    Set user-defined property "IBUF_LOW_PWR =  TRUE" for instance <LVDS_buf_ADC[65].LVDS_signal> in unit <adc_deser>.
    Set user-defined property "IFD_DELAY_VALUE =  AUTO" for instance <LVDS_buf_ADC[65].LVDS_signal> in unit <adc_deser>.
    Set user-defined property "IOSTANDARD =  DEFAULT" for instance <LVDS_buf_ADC[65].LVDS_signal> in unit <adc_deser>.
WARNING:Xst:752 - "D:/Users/Leon/Work/Japan/COMET/Electronics/trunk/FPGA/Pre-trigger_Xilinx/lib/adc_deser.vhd" line 84: Unconnected input port 'Rst' of component 'ISERDES_8bit' is tied to default value.
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <LVDS_buf_ADC[66].LVDS_signal> in unit <adc_deser>.
    Set user-defined property "DIFF_TERM =  TRUE" for instance <LVDS_buf_ADC[66].LVDS_signal> in unit <adc_deser>.
    Set user-defined property "DQS_BIAS =  FALSE" for instance <LVDS_buf_ADC[66].LVDS_signal> in unit <adc_deser>.
    Set user-defined property "IBUF_DELAY_VALUE =  0" for instance <LVDS_buf_ADC[66].LVDS_signal> in unit <adc_deser>.
    Set user-defined property "IBUF_LOW_PWR =  TRUE" for instance <LVDS_buf_ADC[66].LVDS_signal> in unit <adc_deser>.
    Set user-defined property "IFD_DELAY_VALUE =  AUTO" for instance <LVDS_buf_ADC[66].LVDS_signal> in unit <adc_deser>.
    Set user-defined property "IOSTANDARD =  DEFAULT" for instance <LVDS_buf_ADC[66].LVDS_signal> in unit <adc_deser>.
WARNING:Xst:752 - "D:/Users/Leon/Work/Japan/COMET/Electronics/trunk/FPGA/Pre-trigger_Xilinx/lib/adc_deser.vhd" line 84: Unconnected input port 'Rst' of component 'ISERDES_8bit' is tied to default value.
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <LVDS_buf_ADC[67].LVDS_signal> in unit <adc_deser>.
    Set user-defined property "DIFF_TERM =  TRUE" for instance <LVDS_buf_ADC[67].LVDS_signal> in unit <adc_deser>.
    Set user-defined property "DQS_BIAS =  FALSE" for instance <LVDS_buf_ADC[67].LVDS_signal> in unit <adc_deser>.
    Set user-defined property "IBUF_DELAY_VALUE =  0" for instance <LVDS_buf_ADC[67].LVDS_signal> in unit <adc_deser>.
    Set user-defined property "IBUF_LOW_PWR =  TRUE" for instance <LVDS_buf_ADC[67].LVDS_signal> in unit <adc_deser>.
    Set user-defined property "IFD_DELAY_VALUE =  AUTO" for instance <LVDS_buf_ADC[67].LVDS_signal> in unit <adc_deser>.
    Set user-defined property "IOSTANDARD =  DEFAULT" for instance <LVDS_buf_ADC[67].LVDS_signal> in unit <adc_deser>.
WARNING:Xst:752 - "D:/Users/Leon/Work/Japan/COMET/Electronics/trunk/FPGA/Pre-trigger_Xilinx/lib/adc_deser.vhd" line 84: Unconnected input port 'Rst' of component 'ISERDES_8bit' is tied to default value.
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <LVDS_buf_ADC[68].LVDS_signal> in unit <adc_deser>.
    Set user-defined property "DIFF_TERM =  TRUE" for instance <LVDS_buf_ADC[68].LVDS_signal> in unit <adc_deser>.
    Set user-defined property "DQS_BIAS =  FALSE" for instance <LVDS_buf_ADC[68].LVDS_signal> in unit <adc_deser>.
    Set user-defined property "IBUF_DELAY_VALUE =  0" for instance <LVDS_buf_ADC[68].LVDS_signal> in unit <adc_deser>.
    Set user-defined property "IBUF_LOW_PWR =  TRUE" for instance <LVDS_buf_ADC[68].LVDS_signal> in unit <adc_deser>.
    Set user-defined property "IFD_DELAY_VALUE =  AUTO" for instance <LVDS_buf_ADC[68].LVDS_signal> in unit <adc_deser>.
    Set user-defined property "IOSTANDARD =  DEFAULT" for instance <LVDS_buf_ADC[68].LVDS_signal> in unit <adc_deser>.
WARNING:Xst:752 - "D:/Users/Leon/Work/Japan/COMET/Electronics/trunk/FPGA/Pre-trigger_Xilinx/lib/adc_deser.vhd" line 84: Unconnected input port 'Rst' of component 'ISERDES_8bit' is tied to default value.
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <LVDS_buf_ADC[69].LVDS_signal> in unit <adc_deser>.
    Set user-defined property "DIFF_TERM =  TRUE" for instance <LVDS_buf_ADC[69].LVDS_signal> in unit <adc_deser>.
    Set user-defined property "DQS_BIAS =  FALSE" for instance <LVDS_buf_ADC[69].LVDS_signal> in unit <adc_deser>.
    Set user-defined property "IBUF_DELAY_VALUE =  0" for instance <LVDS_buf_ADC[69].LVDS_signal> in unit <adc_deser>.
    Set user-defined property "IBUF_LOW_PWR =  TRUE" for instance <LVDS_buf_ADC[69].LVDS_signal> in unit <adc_deser>.
    Set user-defined property "IFD_DELAY_VALUE =  AUTO" for instance <LVDS_buf_ADC[69].LVDS_signal> in unit <adc_deser>.
    Set user-defined property "IOSTANDARD =  DEFAULT" for instance <LVDS_buf_ADC[69].LVDS_signal> in unit <adc_deser>.
WARNING:Xst:752 - "D:/Users/Leon/Work/Japan/COMET/Electronics/trunk/FPGA/Pre-trigger_Xilinx/lib/adc_deser.vhd" line 84: Unconnected input port 'Rst' of component 'ISERDES_8bit' is tied to default value.
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <LVDS_buf_ADC[70].LVDS_signal> in unit <adc_deser>.
    Set user-defined property "DIFF_TERM =  TRUE" for instance <LVDS_buf_ADC[70].LVDS_signal> in unit <adc_deser>.
    Set user-defined property "DQS_BIAS =  FALSE" for instance <LVDS_buf_ADC[70].LVDS_signal> in unit <adc_deser>.
    Set user-defined property "IBUF_DELAY_VALUE =  0" for instance <LVDS_buf_ADC[70].LVDS_signal> in unit <adc_deser>.
    Set user-defined property "IBUF_LOW_PWR =  TRUE" for instance <LVDS_buf_ADC[70].LVDS_signal> in unit <adc_deser>.
    Set user-defined property "IFD_DELAY_VALUE =  AUTO" for instance <LVDS_buf_ADC[70].LVDS_signal> in unit <adc_deser>.
    Set user-defined property "IOSTANDARD =  DEFAULT" for instance <LVDS_buf_ADC[70].LVDS_signal> in unit <adc_deser>.
WARNING:Xst:752 - "D:/Users/Leon/Work/Japan/COMET/Electronics/trunk/FPGA/Pre-trigger_Xilinx/lib/adc_deser.vhd" line 84: Unconnected input port 'Rst' of component 'ISERDES_8bit' is tied to default value.
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <LVDS_buf_ADC[71].LVDS_signal> in unit <adc_deser>.
    Set user-defined property "DIFF_TERM =  TRUE" for instance <LVDS_buf_ADC[71].LVDS_signal> in unit <adc_deser>.
    Set user-defined property "DQS_BIAS =  FALSE" for instance <LVDS_buf_ADC[71].LVDS_signal> in unit <adc_deser>.
    Set user-defined property "IBUF_DELAY_VALUE =  0" for instance <LVDS_buf_ADC[71].LVDS_signal> in unit <adc_deser>.
    Set user-defined property "IBUF_LOW_PWR =  TRUE" for instance <LVDS_buf_ADC[71].LVDS_signal> in unit <adc_deser>.
    Set user-defined property "IFD_DELAY_VALUE =  AUTO" for instance <LVDS_buf_ADC[71].LVDS_signal> in unit <adc_deser>.
    Set user-defined property "IOSTANDARD =  DEFAULT" for instance <LVDS_buf_ADC[71].LVDS_signal> in unit <adc_deser>.
WARNING:Xst:752 - "D:/Users/Leon/Work/Japan/COMET/Electronics/trunk/FPGA/Pre-trigger_Xilinx/lib/adc_deser.vhd" line 84: Unconnected input port 'Rst' of component 'ISERDES_8bit' is tied to default value.
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <LVDS_buf_ADC[72].LVDS_signal> in unit <adc_deser>.
    Set user-defined property "DIFF_TERM =  TRUE" for instance <LVDS_buf_ADC[72].LVDS_signal> in unit <adc_deser>.
    Set user-defined property "DQS_BIAS =  FALSE" for instance <LVDS_buf_ADC[72].LVDS_signal> in unit <adc_deser>.
    Set user-defined property "IBUF_DELAY_VALUE =  0" for instance <LVDS_buf_ADC[72].LVDS_signal> in unit <adc_deser>.
    Set user-defined property "IBUF_LOW_PWR =  TRUE" for instance <LVDS_buf_ADC[72].LVDS_signal> in unit <adc_deser>.
    Set user-defined property "IFD_DELAY_VALUE =  AUTO" for instance <LVDS_buf_ADC[72].LVDS_signal> in unit <adc_deser>.
    Set user-defined property "IOSTANDARD =  DEFAULT" for instance <LVDS_buf_ADC[72].LVDS_signal> in unit <adc_deser>.
WARNING:Xst:752 - "D:/Users/Leon/Work/Japan/COMET/Electronics/trunk/FPGA/Pre-trigger_Xilinx/lib/adc_deser.vhd" line 84: Unconnected input port 'Rst' of component 'ISERDES_8bit' is tied to default value.
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <LVDS_buf_ADC[73].LVDS_signal> in unit <adc_deser>.
    Set user-defined property "DIFF_TERM =  TRUE" for instance <LVDS_buf_ADC[73].LVDS_signal> in unit <adc_deser>.
    Set user-defined property "DQS_BIAS =  FALSE" for instance <LVDS_buf_ADC[73].LVDS_signal> in unit <adc_deser>.
    Set user-defined property "IBUF_DELAY_VALUE =  0" for instance <LVDS_buf_ADC[73].LVDS_signal> in unit <adc_deser>.
    Set user-defined property "IBUF_LOW_PWR =  TRUE" for instance <LVDS_buf_ADC[73].LVDS_signal> in unit <adc_deser>.
    Set user-defined property "IFD_DELAY_VALUE =  AUTO" for instance <LVDS_buf_ADC[73].LVDS_signal> in unit <adc_deser>.
    Set user-defined property "IOSTANDARD =  DEFAULT" for instance <LVDS_buf_ADC[73].LVDS_signal> in unit <adc_deser>.
WARNING:Xst:752 - "D:/Users/Leon/Work/Japan/COMET/Electronics/trunk/FPGA/Pre-trigger_Xilinx/lib/adc_deser.vhd" line 84: Unconnected input port 'Rst' of component 'ISERDES_8bit' is tied to default value.
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <LVDS_buf_ADC[74].LVDS_signal> in unit <adc_deser>.
    Set user-defined property "DIFF_TERM =  TRUE" for instance <LVDS_buf_ADC[74].LVDS_signal> in unit <adc_deser>.
    Set user-defined property "DQS_BIAS =  FALSE" for instance <LVDS_buf_ADC[74].LVDS_signal> in unit <adc_deser>.
    Set user-defined property "IBUF_DELAY_VALUE =  0" for instance <LVDS_buf_ADC[74].LVDS_signal> in unit <adc_deser>.
    Set user-defined property "IBUF_LOW_PWR =  TRUE" for instance <LVDS_buf_ADC[74].LVDS_signal> in unit <adc_deser>.
    Set user-defined property "IFD_DELAY_VALUE =  AUTO" for instance <LVDS_buf_ADC[74].LVDS_signal> in unit <adc_deser>.
    Set user-defined property "IOSTANDARD =  DEFAULT" for instance <LVDS_buf_ADC[74].LVDS_signal> in unit <adc_deser>.
WARNING:Xst:752 - "D:/Users/Leon/Work/Japan/COMET/Electronics/trunk/FPGA/Pre-trigger_Xilinx/lib/adc_deser.vhd" line 84: Unconnected input port 'Rst' of component 'ISERDES_8bit' is tied to default value.
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <LVDS_buf_ADC[75].LVDS_signal> in unit <adc_deser>.
    Set user-defined property "DIFF_TERM =  TRUE" for instance <LVDS_buf_ADC[75].LVDS_signal> in unit <adc_deser>.
    Set user-defined property "DQS_BIAS =  FALSE" for instance <LVDS_buf_ADC[75].LVDS_signal> in unit <adc_deser>.
    Set user-defined property "IBUF_DELAY_VALUE =  0" for instance <LVDS_buf_ADC[75].LVDS_signal> in unit <adc_deser>.
    Set user-defined property "IBUF_LOW_PWR =  TRUE" for instance <LVDS_buf_ADC[75].LVDS_signal> in unit <adc_deser>.
    Set user-defined property "IFD_DELAY_VALUE =  AUTO" for instance <LVDS_buf_ADC[75].LVDS_signal> in unit <adc_deser>.
    Set user-defined property "IOSTANDARD =  DEFAULT" for instance <LVDS_buf_ADC[75].LVDS_signal> in unit <adc_deser>.
WARNING:Xst:752 - "D:/Users/Leon/Work/Japan/COMET/Electronics/trunk/FPGA/Pre-trigger_Xilinx/lib/adc_deser.vhd" line 84: Unconnected input port 'Rst' of component 'ISERDES_8bit' is tied to default value.
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <LVDS_buf_ADC[76].LVDS_signal> in unit <adc_deser>.
    Set user-defined property "DIFF_TERM =  TRUE" for instance <LVDS_buf_ADC[76].LVDS_signal> in unit <adc_deser>.
    Set user-defined property "DQS_BIAS =  FALSE" for instance <LVDS_buf_ADC[76].LVDS_signal> in unit <adc_deser>.
    Set user-defined property "IBUF_DELAY_VALUE =  0" for instance <LVDS_buf_ADC[76].LVDS_signal> in unit <adc_deser>.
    Set user-defined property "IBUF_LOW_PWR =  TRUE" for instance <LVDS_buf_ADC[76].LVDS_signal> in unit <adc_deser>.
    Set user-defined property "IFD_DELAY_VALUE =  AUTO" for instance <LVDS_buf_ADC[76].LVDS_signal> in unit <adc_deser>.
    Set user-defined property "IOSTANDARD =  DEFAULT" for instance <LVDS_buf_ADC[76].LVDS_signal> in unit <adc_deser>.
WARNING:Xst:752 - "D:/Users/Leon/Work/Japan/COMET/Electronics/trunk/FPGA/Pre-trigger_Xilinx/lib/adc_deser.vhd" line 84: Unconnected input port 'Rst' of component 'ISERDES_8bit' is tied to default value.
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <LVDS_buf_ADC[77].LVDS_signal> in unit <adc_deser>.
    Set user-defined property "DIFF_TERM =  TRUE" for instance <LVDS_buf_ADC[77].LVDS_signal> in unit <adc_deser>.
    Set user-defined property "DQS_BIAS =  FALSE" for instance <LVDS_buf_ADC[77].LVDS_signal> in unit <adc_deser>.
    Set user-defined property "IBUF_DELAY_VALUE =  0" for instance <LVDS_buf_ADC[77].LVDS_signal> in unit <adc_deser>.
    Set user-defined property "IBUF_LOW_PWR =  TRUE" for instance <LVDS_buf_ADC[77].LVDS_signal> in unit <adc_deser>.
    Set user-defined property "IFD_DELAY_VALUE =  AUTO" for instance <LVDS_buf_ADC[77].LVDS_signal> in unit <adc_deser>.
    Set user-defined property "IOSTANDARD =  DEFAULT" for instance <LVDS_buf_ADC[77].LVDS_signal> in unit <adc_deser>.
WARNING:Xst:752 - "D:/Users/Leon/Work/Japan/COMET/Electronics/trunk/FPGA/Pre-trigger_Xilinx/lib/adc_deser.vhd" line 84: Unconnected input port 'Rst' of component 'ISERDES_8bit' is tied to default value.
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <LVDS_buf_ADC[78].LVDS_signal> in unit <adc_deser>.
    Set user-defined property "DIFF_TERM =  TRUE" for instance <LVDS_buf_ADC[78].LVDS_signal> in unit <adc_deser>.
    Set user-defined property "DQS_BIAS =  FALSE" for instance <LVDS_buf_ADC[78].LVDS_signal> in unit <adc_deser>.
    Set user-defined property "IBUF_DELAY_VALUE =  0" for instance <LVDS_buf_ADC[78].LVDS_signal> in unit <adc_deser>.
    Set user-defined property "IBUF_LOW_PWR =  TRUE" for instance <LVDS_buf_ADC[78].LVDS_signal> in unit <adc_deser>.
    Set user-defined property "IFD_DELAY_VALUE =  AUTO" for instance <LVDS_buf_ADC[78].LVDS_signal> in unit <adc_deser>.
    Set user-defined property "IOSTANDARD =  DEFAULT" for instance <LVDS_buf_ADC[78].LVDS_signal> in unit <adc_deser>.
WARNING:Xst:752 - "D:/Users/Leon/Work/Japan/COMET/Electronics/trunk/FPGA/Pre-trigger_Xilinx/lib/adc_deser.vhd" line 84: Unconnected input port 'Rst' of component 'ISERDES_8bit' is tied to default value.
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <LVDS_buf_ADC[79].LVDS_signal> in unit <adc_deser>.
    Set user-defined property "DIFF_TERM =  TRUE" for instance <LVDS_buf_ADC[79].LVDS_signal> in unit <adc_deser>.
    Set user-defined property "DQS_BIAS =  FALSE" for instance <LVDS_buf_ADC[79].LVDS_signal> in unit <adc_deser>.
    Set user-defined property "IBUF_DELAY_VALUE =  0" for instance <LVDS_buf_ADC[79].LVDS_signal> in unit <adc_deser>.
    Set user-defined property "IBUF_LOW_PWR =  TRUE" for instance <LVDS_buf_ADC[79].LVDS_signal> in unit <adc_deser>.
    Set user-defined property "IFD_DELAY_VALUE =  AUTO" for instance <LVDS_buf_ADC[79].LVDS_signal> in unit <adc_deser>.
    Set user-defined property "IOSTANDARD =  DEFAULT" for instance <LVDS_buf_ADC[79].LVDS_signal> in unit <adc_deser>.
WARNING:Xst:752 - "D:/Users/Leon/Work/Japan/COMET/Electronics/trunk/FPGA/Pre-trigger_Xilinx/lib/adc_deser.vhd" line 84: Unconnected input port 'Rst' of component 'ISERDES_8bit' is tied to default value.
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <LVDS_buf_ADC[80].LVDS_signal> in unit <adc_deser>.
    Set user-defined property "DIFF_TERM =  TRUE" for instance <LVDS_buf_ADC[80].LVDS_signal> in unit <adc_deser>.
    Set user-defined property "DQS_BIAS =  FALSE" for instance <LVDS_buf_ADC[80].LVDS_signal> in unit <adc_deser>.
    Set user-defined property "IBUF_DELAY_VALUE =  0" for instance <LVDS_buf_ADC[80].LVDS_signal> in unit <adc_deser>.
    Set user-defined property "IBUF_LOW_PWR =  TRUE" for instance <LVDS_buf_ADC[80].LVDS_signal> in unit <adc_deser>.
    Set user-defined property "IFD_DELAY_VALUE =  AUTO" for instance <LVDS_buf_ADC[80].LVDS_signal> in unit <adc_deser>.
    Set user-defined property "IOSTANDARD =  DEFAULT" for instance <LVDS_buf_ADC[80].LVDS_signal> in unit <adc_deser>.
WARNING:Xst:752 - "D:/Users/Leon/Work/Japan/COMET/Electronics/trunk/FPGA/Pre-trigger_Xilinx/lib/adc_deser.vhd" line 84: Unconnected input port 'Rst' of component 'ISERDES_8bit' is tied to default value.
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <LVDS_buf_ADC[81].LVDS_signal> in unit <adc_deser>.
    Set user-defined property "DIFF_TERM =  TRUE" for instance <LVDS_buf_ADC[81].LVDS_signal> in unit <adc_deser>.
    Set user-defined property "DQS_BIAS =  FALSE" for instance <LVDS_buf_ADC[81].LVDS_signal> in unit <adc_deser>.
    Set user-defined property "IBUF_DELAY_VALUE =  0" for instance <LVDS_buf_ADC[81].LVDS_signal> in unit <adc_deser>.
    Set user-defined property "IBUF_LOW_PWR =  TRUE" for instance <LVDS_buf_ADC[81].LVDS_signal> in unit <adc_deser>.
    Set user-defined property "IFD_DELAY_VALUE =  AUTO" for instance <LVDS_buf_ADC[81].LVDS_signal> in unit <adc_deser>.
    Set user-defined property "IOSTANDARD =  DEFAULT" for instance <LVDS_buf_ADC[81].LVDS_signal> in unit <adc_deser>.
WARNING:Xst:752 - "D:/Users/Leon/Work/Japan/COMET/Electronics/trunk/FPGA/Pre-trigger_Xilinx/lib/adc_deser.vhd" line 84: Unconnected input port 'Rst' of component 'ISERDES_8bit' is tied to default value.
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <LVDS_buf_ADC[82].LVDS_signal> in unit <adc_deser>.
    Set user-defined property "DIFF_TERM =  TRUE" for instance <LVDS_buf_ADC[82].LVDS_signal> in unit <adc_deser>.
    Set user-defined property "DQS_BIAS =  FALSE" for instance <LVDS_buf_ADC[82].LVDS_signal> in unit <adc_deser>.
    Set user-defined property "IBUF_DELAY_VALUE =  0" for instance <LVDS_buf_ADC[82].LVDS_signal> in unit <adc_deser>.
    Set user-defined property "IBUF_LOW_PWR =  TRUE" for instance <LVDS_buf_ADC[82].LVDS_signal> in unit <adc_deser>.
    Set user-defined property "IFD_DELAY_VALUE =  AUTO" for instance <LVDS_buf_ADC[82].LVDS_signal> in unit <adc_deser>.
    Set user-defined property "IOSTANDARD =  DEFAULT" for instance <LVDS_buf_ADC[82].LVDS_signal> in unit <adc_deser>.
WARNING:Xst:752 - "D:/Users/Leon/Work/Japan/COMET/Electronics/trunk/FPGA/Pre-trigger_Xilinx/lib/adc_deser.vhd" line 84: Unconnected input port 'Rst' of component 'ISERDES_8bit' is tied to default value.
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <LVDS_buf_ADC[83].LVDS_signal> in unit <adc_deser>.
    Set user-defined property "DIFF_TERM =  TRUE" for instance <LVDS_buf_ADC[83].LVDS_signal> in unit <adc_deser>.
    Set user-defined property "DQS_BIAS =  FALSE" for instance <LVDS_buf_ADC[83].LVDS_signal> in unit <adc_deser>.
    Set user-defined property "IBUF_DELAY_VALUE =  0" for instance <LVDS_buf_ADC[83].LVDS_signal> in unit <adc_deser>.
    Set user-defined property "IBUF_LOW_PWR =  TRUE" for instance <LVDS_buf_ADC[83].LVDS_signal> in unit <adc_deser>.
    Set user-defined property "IFD_DELAY_VALUE =  AUTO" for instance <LVDS_buf_ADC[83].LVDS_signal> in unit <adc_deser>.
    Set user-defined property "IOSTANDARD =  DEFAULT" for instance <LVDS_buf_ADC[83].LVDS_signal> in unit <adc_deser>.
WARNING:Xst:752 - "D:/Users/Leon/Work/Japan/COMET/Electronics/trunk/FPGA/Pre-trigger_Xilinx/lib/adc_deser.vhd" line 84: Unconnected input port 'Rst' of component 'ISERDES_8bit' is tied to default value.
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <LVDS_buf_ADC[84].LVDS_signal> in unit <adc_deser>.
    Set user-defined property "DIFF_TERM =  TRUE" for instance <LVDS_buf_ADC[84].LVDS_signal> in unit <adc_deser>.
    Set user-defined property "DQS_BIAS =  FALSE" for instance <LVDS_buf_ADC[84].LVDS_signal> in unit <adc_deser>.
    Set user-defined property "IBUF_DELAY_VALUE =  0" for instance <LVDS_buf_ADC[84].LVDS_signal> in unit <adc_deser>.
    Set user-defined property "IBUF_LOW_PWR =  TRUE" for instance <LVDS_buf_ADC[84].LVDS_signal> in unit <adc_deser>.
    Set user-defined property "IFD_DELAY_VALUE =  AUTO" for instance <LVDS_buf_ADC[84].LVDS_signal> in unit <adc_deser>.
    Set user-defined property "IOSTANDARD =  DEFAULT" for instance <LVDS_buf_ADC[84].LVDS_signal> in unit <adc_deser>.
WARNING:Xst:752 - "D:/Users/Leon/Work/Japan/COMET/Electronics/trunk/FPGA/Pre-trigger_Xilinx/lib/adc_deser.vhd" line 84: Unconnected input port 'Rst' of component 'ISERDES_8bit' is tied to default value.
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <LVDS_buf_ADC[85].LVDS_signal> in unit <adc_deser>.
    Set user-defined property "DIFF_TERM =  TRUE" for instance <LVDS_buf_ADC[85].LVDS_signal> in unit <adc_deser>.
    Set user-defined property "DQS_BIAS =  FALSE" for instance <LVDS_buf_ADC[85].LVDS_signal> in unit <adc_deser>.
    Set user-defined property "IBUF_DELAY_VALUE =  0" for instance <LVDS_buf_ADC[85].LVDS_signal> in unit <adc_deser>.
    Set user-defined property "IBUF_LOW_PWR =  TRUE" for instance <LVDS_buf_ADC[85].LVDS_signal> in unit <adc_deser>.
    Set user-defined property "IFD_DELAY_VALUE =  AUTO" for instance <LVDS_buf_ADC[85].LVDS_signal> in unit <adc_deser>.
    Set user-defined property "IOSTANDARD =  DEFAULT" for instance <LVDS_buf_ADC[85].LVDS_signal> in unit <adc_deser>.
WARNING:Xst:752 - "D:/Users/Leon/Work/Japan/COMET/Electronics/trunk/FPGA/Pre-trigger_Xilinx/lib/adc_deser.vhd" line 84: Unconnected input port 'Rst' of component 'ISERDES_8bit' is tied to default value.
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <LVDS_buf_ADC[86].LVDS_signal> in unit <adc_deser>.
    Set user-defined property "DIFF_TERM =  TRUE" for instance <LVDS_buf_ADC[86].LVDS_signal> in unit <adc_deser>.
    Set user-defined property "DQS_BIAS =  FALSE" for instance <LVDS_buf_ADC[86].LVDS_signal> in unit <adc_deser>.
    Set user-defined property "IBUF_DELAY_VALUE =  0" for instance <LVDS_buf_ADC[86].LVDS_signal> in unit <adc_deser>.
    Set user-defined property "IBUF_LOW_PWR =  TRUE" for instance <LVDS_buf_ADC[86].LVDS_signal> in unit <adc_deser>.
    Set user-defined property "IFD_DELAY_VALUE =  AUTO" for instance <LVDS_buf_ADC[86].LVDS_signal> in unit <adc_deser>.
    Set user-defined property "IOSTANDARD =  DEFAULT" for instance <LVDS_buf_ADC[86].LVDS_signal> in unit <adc_deser>.
WARNING:Xst:752 - "D:/Users/Leon/Work/Japan/COMET/Electronics/trunk/FPGA/Pre-trigger_Xilinx/lib/adc_deser.vhd" line 84: Unconnected input port 'Rst' of component 'ISERDES_8bit' is tied to default value.
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <LVDS_buf_ADC[87].LVDS_signal> in unit <adc_deser>.
    Set user-defined property "DIFF_TERM =  TRUE" for instance <LVDS_buf_ADC[87].LVDS_signal> in unit <adc_deser>.
    Set user-defined property "DQS_BIAS =  FALSE" for instance <LVDS_buf_ADC[87].LVDS_signal> in unit <adc_deser>.
    Set user-defined property "IBUF_DELAY_VALUE =  0" for instance <LVDS_buf_ADC[87].LVDS_signal> in unit <adc_deser>.
    Set user-defined property "IBUF_LOW_PWR =  TRUE" for instance <LVDS_buf_ADC[87].LVDS_signal> in unit <adc_deser>.
    Set user-defined property "IFD_DELAY_VALUE =  AUTO" for instance <LVDS_buf_ADC[87].LVDS_signal> in unit <adc_deser>.
    Set user-defined property "IOSTANDARD =  DEFAULT" for instance <LVDS_buf_ADC[87].LVDS_signal> in unit <adc_deser>.
WARNING:Xst:752 - "D:/Users/Leon/Work/Japan/COMET/Electronics/trunk/FPGA/Pre-trigger_Xilinx/lib/adc_deser.vhd" line 84: Unconnected input port 'Rst' of component 'ISERDES_8bit' is tied to default value.
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <LVDS_buf_ADC[88].LVDS_signal> in unit <adc_deser>.
    Set user-defined property "DIFF_TERM =  TRUE" for instance <LVDS_buf_ADC[88].LVDS_signal> in unit <adc_deser>.
    Set user-defined property "DQS_BIAS =  FALSE" for instance <LVDS_buf_ADC[88].LVDS_signal> in unit <adc_deser>.
    Set user-defined property "IBUF_DELAY_VALUE =  0" for instance <LVDS_buf_ADC[88].LVDS_signal> in unit <adc_deser>.
    Set user-defined property "IBUF_LOW_PWR =  TRUE" for instance <LVDS_buf_ADC[88].LVDS_signal> in unit <adc_deser>.
    Set user-defined property "IFD_DELAY_VALUE =  AUTO" for instance <LVDS_buf_ADC[88].LVDS_signal> in unit <adc_deser>.
    Set user-defined property "IOSTANDARD =  DEFAULT" for instance <LVDS_buf_ADC[88].LVDS_signal> in unit <adc_deser>.
WARNING:Xst:752 - "D:/Users/Leon/Work/Japan/COMET/Electronics/trunk/FPGA/Pre-trigger_Xilinx/lib/adc_deser.vhd" line 84: Unconnected input port 'Rst' of component 'ISERDES_8bit' is tied to default value.
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <LVDS_buf_ADC[89].LVDS_signal> in unit <adc_deser>.
    Set user-defined property "DIFF_TERM =  TRUE" for instance <LVDS_buf_ADC[89].LVDS_signal> in unit <adc_deser>.
    Set user-defined property "DQS_BIAS =  FALSE" for instance <LVDS_buf_ADC[89].LVDS_signal> in unit <adc_deser>.
    Set user-defined property "IBUF_DELAY_VALUE =  0" for instance <LVDS_buf_ADC[89].LVDS_signal> in unit <adc_deser>.
    Set user-defined property "IBUF_LOW_PWR =  TRUE" for instance <LVDS_buf_ADC[89].LVDS_signal> in unit <adc_deser>.
    Set user-defined property "IFD_DELAY_VALUE =  AUTO" for instance <LVDS_buf_ADC[89].LVDS_signal> in unit <adc_deser>.
    Set user-defined property "IOSTANDARD =  DEFAULT" for instance <LVDS_buf_ADC[89].LVDS_signal> in unit <adc_deser>.
WARNING:Xst:752 - "D:/Users/Leon/Work/Japan/COMET/Electronics/trunk/FPGA/Pre-trigger_Xilinx/lib/adc_deser.vhd" line 84: Unconnected input port 'Rst' of component 'ISERDES_8bit' is tied to default value.
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <LVDS_buf_ADC[90].LVDS_signal> in unit <adc_deser>.
    Set user-defined property "DIFF_TERM =  TRUE" for instance <LVDS_buf_ADC[90].LVDS_signal> in unit <adc_deser>.
    Set user-defined property "DQS_BIAS =  FALSE" for instance <LVDS_buf_ADC[90].LVDS_signal> in unit <adc_deser>.
    Set user-defined property "IBUF_DELAY_VALUE =  0" for instance <LVDS_buf_ADC[90].LVDS_signal> in unit <adc_deser>.
    Set user-defined property "IBUF_LOW_PWR =  TRUE" for instance <LVDS_buf_ADC[90].LVDS_signal> in unit <adc_deser>.
    Set user-defined property "IFD_DELAY_VALUE =  AUTO" for instance <LVDS_buf_ADC[90].LVDS_signal> in unit <adc_deser>.
    Set user-defined property "IOSTANDARD =  DEFAULT" for instance <LVDS_buf_ADC[90].LVDS_signal> in unit <adc_deser>.
WARNING:Xst:752 - "D:/Users/Leon/Work/Japan/COMET/Electronics/trunk/FPGA/Pre-trigger_Xilinx/lib/adc_deser.vhd" line 84: Unconnected input port 'Rst' of component 'ISERDES_8bit' is tied to default value.
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <LVDS_buf_ADC[91].LVDS_signal> in unit <adc_deser>.
    Set user-defined property "DIFF_TERM =  TRUE" for instance <LVDS_buf_ADC[91].LVDS_signal> in unit <adc_deser>.
    Set user-defined property "DQS_BIAS =  FALSE" for instance <LVDS_buf_ADC[91].LVDS_signal> in unit <adc_deser>.
    Set user-defined property "IBUF_DELAY_VALUE =  0" for instance <LVDS_buf_ADC[91].LVDS_signal> in unit <adc_deser>.
    Set user-defined property "IBUF_LOW_PWR =  TRUE" for instance <LVDS_buf_ADC[91].LVDS_signal> in unit <adc_deser>.
    Set user-defined property "IFD_DELAY_VALUE =  AUTO" for instance <LVDS_buf_ADC[91].LVDS_signal> in unit <adc_deser>.
    Set user-defined property "IOSTANDARD =  DEFAULT" for instance <LVDS_buf_ADC[91].LVDS_signal> in unit <adc_deser>.
WARNING:Xst:752 - "D:/Users/Leon/Work/Japan/COMET/Electronics/trunk/FPGA/Pre-trigger_Xilinx/lib/adc_deser.vhd" line 84: Unconnected input port 'Rst' of component 'ISERDES_8bit' is tied to default value.
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <LVDS_buf_ADC[92].LVDS_signal> in unit <adc_deser>.
    Set user-defined property "DIFF_TERM =  TRUE" for instance <LVDS_buf_ADC[92].LVDS_signal> in unit <adc_deser>.
    Set user-defined property "DQS_BIAS =  FALSE" for instance <LVDS_buf_ADC[92].LVDS_signal> in unit <adc_deser>.
    Set user-defined property "IBUF_DELAY_VALUE =  0" for instance <LVDS_buf_ADC[92].LVDS_signal> in unit <adc_deser>.
    Set user-defined property "IBUF_LOW_PWR =  TRUE" for instance <LVDS_buf_ADC[92].LVDS_signal> in unit <adc_deser>.
    Set user-defined property "IFD_DELAY_VALUE =  AUTO" for instance <LVDS_buf_ADC[92].LVDS_signal> in unit <adc_deser>.
    Set user-defined property "IOSTANDARD =  DEFAULT" for instance <LVDS_buf_ADC[92].LVDS_signal> in unit <adc_deser>.
WARNING:Xst:752 - "D:/Users/Leon/Work/Japan/COMET/Electronics/trunk/FPGA/Pre-trigger_Xilinx/lib/adc_deser.vhd" line 84: Unconnected input port 'Rst' of component 'ISERDES_8bit' is tied to default value.
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <LVDS_buf_ADC[93].LVDS_signal> in unit <adc_deser>.
    Set user-defined property "DIFF_TERM =  TRUE" for instance <LVDS_buf_ADC[93].LVDS_signal> in unit <adc_deser>.
    Set user-defined property "DQS_BIAS =  FALSE" for instance <LVDS_buf_ADC[93].LVDS_signal> in unit <adc_deser>.
    Set user-defined property "IBUF_DELAY_VALUE =  0" for instance <LVDS_buf_ADC[93].LVDS_signal> in unit <adc_deser>.
    Set user-defined property "IBUF_LOW_PWR =  TRUE" for instance <LVDS_buf_ADC[93].LVDS_signal> in unit <adc_deser>.
    Set user-defined property "IFD_DELAY_VALUE =  AUTO" for instance <LVDS_buf_ADC[93].LVDS_signal> in unit <adc_deser>.
    Set user-defined property "IOSTANDARD =  DEFAULT" for instance <LVDS_buf_ADC[93].LVDS_signal> in unit <adc_deser>.
WARNING:Xst:752 - "D:/Users/Leon/Work/Japan/COMET/Electronics/trunk/FPGA/Pre-trigger_Xilinx/lib/adc_deser.vhd" line 84: Unconnected input port 'Rst' of component 'ISERDES_8bit' is tied to default value.
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <LVDS_buf_ADC[94].LVDS_signal> in unit <adc_deser>.
    Set user-defined property "DIFF_TERM =  TRUE" for instance <LVDS_buf_ADC[94].LVDS_signal> in unit <adc_deser>.
    Set user-defined property "DQS_BIAS =  FALSE" for instance <LVDS_buf_ADC[94].LVDS_signal> in unit <adc_deser>.
    Set user-defined property "IBUF_DELAY_VALUE =  0" for instance <LVDS_buf_ADC[94].LVDS_signal> in unit <adc_deser>.
    Set user-defined property "IBUF_LOW_PWR =  TRUE" for instance <LVDS_buf_ADC[94].LVDS_signal> in unit <adc_deser>.
    Set user-defined property "IFD_DELAY_VALUE =  AUTO" for instance <LVDS_buf_ADC[94].LVDS_signal> in unit <adc_deser>.
    Set user-defined property "IOSTANDARD =  DEFAULT" for instance <LVDS_buf_ADC[94].LVDS_signal> in unit <adc_deser>.
WARNING:Xst:752 - "D:/Users/Leon/Work/Japan/COMET/Electronics/trunk/FPGA/Pre-trigger_Xilinx/lib/adc_deser.vhd" line 84: Unconnected input port 'Rst' of component 'ISERDES_8bit' is tied to default value.
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <LVDS_buf_ADC[95].LVDS_signal> in unit <adc_deser>.
    Set user-defined property "DIFF_TERM =  TRUE" for instance <LVDS_buf_ADC[95].LVDS_signal> in unit <adc_deser>.
    Set user-defined property "DQS_BIAS =  FALSE" for instance <LVDS_buf_ADC[95].LVDS_signal> in unit <adc_deser>.
    Set user-defined property "IBUF_DELAY_VALUE =  0" for instance <LVDS_buf_ADC[95].LVDS_signal> in unit <adc_deser>.
    Set user-defined property "IBUF_LOW_PWR =  TRUE" for instance <LVDS_buf_ADC[95].LVDS_signal> in unit <adc_deser>.
    Set user-defined property "IFD_DELAY_VALUE =  AUTO" for instance <LVDS_buf_ADC[95].LVDS_signal> in unit <adc_deser>.
    Set user-defined property "IOSTANDARD =  DEFAULT" for instance <LVDS_buf_ADC[95].LVDS_signal> in unit <adc_deser>.
WARNING:Xst:752 - "D:/Users/Leon/Work/Japan/COMET/Electronics/trunk/FPGA/Pre-trigger_Xilinx/lib/adc_deser.vhd" line 84: Unconnected input port 'Rst' of component 'ISERDES_8bit' is tied to default value.
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <LVDS_buf_ADC[96].LVDS_signal> in unit <adc_deser>.
    Set user-defined property "DIFF_TERM =  TRUE" for instance <LVDS_buf_ADC[96].LVDS_signal> in unit <adc_deser>.
    Set user-defined property "DQS_BIAS =  FALSE" for instance <LVDS_buf_ADC[96].LVDS_signal> in unit <adc_deser>.
    Set user-defined property "IBUF_DELAY_VALUE =  0" for instance <LVDS_buf_ADC[96].LVDS_signal> in unit <adc_deser>.
    Set user-defined property "IBUF_LOW_PWR =  TRUE" for instance <LVDS_buf_ADC[96].LVDS_signal> in unit <adc_deser>.
    Set user-defined property "IFD_DELAY_VALUE =  AUTO" for instance <LVDS_buf_ADC[96].LVDS_signal> in unit <adc_deser>.
    Set user-defined property "IOSTANDARD =  DEFAULT" for instance <LVDS_buf_ADC[96].LVDS_signal> in unit <adc_deser>.
WARNING:Xst:752 - "D:/Users/Leon/Work/Japan/COMET/Electronics/trunk/FPGA/Pre-trigger_Xilinx/lib/adc_deser.vhd" line 84: Unconnected input port 'Rst' of component 'ISERDES_8bit' is tied to default value.
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <LVDS_buf_ADC[97].LVDS_signal> in unit <adc_deser>.
    Set user-defined property "DIFF_TERM =  TRUE" for instance <LVDS_buf_ADC[97].LVDS_signal> in unit <adc_deser>.
    Set user-defined property "DQS_BIAS =  FALSE" for instance <LVDS_buf_ADC[97].LVDS_signal> in unit <adc_deser>.
    Set user-defined property "IBUF_DELAY_VALUE =  0" for instance <LVDS_buf_ADC[97].LVDS_signal> in unit <adc_deser>.
    Set user-defined property "IBUF_LOW_PWR =  TRUE" for instance <LVDS_buf_ADC[97].LVDS_signal> in unit <adc_deser>.
    Set user-defined property "IFD_DELAY_VALUE =  AUTO" for instance <LVDS_buf_ADC[97].LVDS_signal> in unit <adc_deser>.
    Set user-defined property "IOSTANDARD =  DEFAULT" for instance <LVDS_buf_ADC[97].LVDS_signal> in unit <adc_deser>.
WARNING:Xst:752 - "D:/Users/Leon/Work/Japan/COMET/Electronics/trunk/FPGA/Pre-trigger_Xilinx/lib/adc_deser.vhd" line 84: Unconnected input port 'Rst' of component 'ISERDES_8bit' is tied to default value.
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <LVDS_buf_ADC[98].LVDS_signal> in unit <adc_deser>.
    Set user-defined property "DIFF_TERM =  TRUE" for instance <LVDS_buf_ADC[98].LVDS_signal> in unit <adc_deser>.
    Set user-defined property "DQS_BIAS =  FALSE" for instance <LVDS_buf_ADC[98].LVDS_signal> in unit <adc_deser>.
    Set user-defined property "IBUF_DELAY_VALUE =  0" for instance <LVDS_buf_ADC[98].LVDS_signal> in unit <adc_deser>.
    Set user-defined property "IBUF_LOW_PWR =  TRUE" for instance <LVDS_buf_ADC[98].LVDS_signal> in unit <adc_deser>.
    Set user-defined property "IFD_DELAY_VALUE =  AUTO" for instance <LVDS_buf_ADC[98].LVDS_signal> in unit <adc_deser>.
    Set user-defined property "IOSTANDARD =  DEFAULT" for instance <LVDS_buf_ADC[98].LVDS_signal> in unit <adc_deser>.
WARNING:Xst:752 - "D:/Users/Leon/Work/Japan/COMET/Electronics/trunk/FPGA/Pre-trigger_Xilinx/lib/adc_deser.vhd" line 84: Unconnected input port 'Rst' of component 'ISERDES_8bit' is tied to default value.
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <LVDS_buf_ADC[99].LVDS_signal> in unit <adc_deser>.
    Set user-defined property "DIFF_TERM =  TRUE" for instance <LVDS_buf_ADC[99].LVDS_signal> in unit <adc_deser>.
    Set user-defined property "DQS_BIAS =  FALSE" for instance <LVDS_buf_ADC[99].LVDS_signal> in unit <adc_deser>.
    Set user-defined property "IBUF_DELAY_VALUE =  0" for instance <LVDS_buf_ADC[99].LVDS_signal> in unit <adc_deser>.
    Set user-defined property "IBUF_LOW_PWR =  TRUE" for instance <LVDS_buf_ADC[99].LVDS_signal> in unit <adc_deser>.
    Set user-defined property "IFD_DELAY_VALUE =  AUTO" for instance <LVDS_buf_ADC[99].LVDS_signal> in unit <adc_deser>.
    Set user-defined property "IOSTANDARD =  DEFAULT" for instance <LVDS_buf_ADC[99].LVDS_signal> in unit <adc_deser>.
WARNING:Xst:752 - "D:/Users/Leon/Work/Japan/COMET/Electronics/trunk/FPGA/Pre-trigger_Xilinx/lib/adc_deser.vhd" line 84: Unconnected input port 'Rst' of component 'ISERDES_8bit' is tied to default value.
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <LVDS_buf_ADC[100].LVDS_signal> in unit <adc_deser>.
    Set user-defined property "DIFF_TERM =  TRUE" for instance <LVDS_buf_ADC[100].LVDS_signal> in unit <adc_deser>.
    Set user-defined property "DQS_BIAS =  FALSE" for instance <LVDS_buf_ADC[100].LVDS_signal> in unit <adc_deser>.
    Set user-defined property "IBUF_DELAY_VALUE =  0" for instance <LVDS_buf_ADC[100].LVDS_signal> in unit <adc_deser>.
    Set user-defined property "IBUF_LOW_PWR =  TRUE" for instance <LVDS_buf_ADC[100].LVDS_signal> in unit <adc_deser>.
    Set user-defined property "IFD_DELAY_VALUE =  AUTO" for instance <LVDS_buf_ADC[100].LVDS_signal> in unit <adc_deser>.
    Set user-defined property "IOSTANDARD =  DEFAULT" for instance <LVDS_buf_ADC[100].LVDS_signal> in unit <adc_deser>.
WARNING:Xst:752 - "D:/Users/Leon/Work/Japan/COMET/Electronics/trunk/FPGA/Pre-trigger_Xilinx/lib/adc_deser.vhd" line 84: Unconnected input port 'Rst' of component 'ISERDES_8bit' is tied to default value.
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <LVDS_buf_ADC[101].LVDS_signal> in unit <adc_deser>.
    Set user-defined property "DIFF_TERM =  TRUE" for instance <LVDS_buf_ADC[101].LVDS_signal> in unit <adc_deser>.
    Set user-defined property "DQS_BIAS =  FALSE" for instance <LVDS_buf_ADC[101].LVDS_signal> in unit <adc_deser>.
    Set user-defined property "IBUF_DELAY_VALUE =  0" for instance <LVDS_buf_ADC[101].LVDS_signal> in unit <adc_deser>.
    Set user-defined property "IBUF_LOW_PWR =  TRUE" for instance <LVDS_buf_ADC[101].LVDS_signal> in unit <adc_deser>.
    Set user-defined property "IFD_DELAY_VALUE =  AUTO" for instance <LVDS_buf_ADC[101].LVDS_signal> in unit <adc_deser>.
    Set user-defined property "IOSTANDARD =  DEFAULT" for instance <LVDS_buf_ADC[101].LVDS_signal> in unit <adc_deser>.
WARNING:Xst:752 - "D:/Users/Leon/Work/Japan/COMET/Electronics/trunk/FPGA/Pre-trigger_Xilinx/lib/adc_deser.vhd" line 84: Unconnected input port 'Rst' of component 'ISERDES_8bit' is tied to default value.
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <LVDS_buf_ADC[102].LVDS_signal> in unit <adc_deser>.
    Set user-defined property "DIFF_TERM =  TRUE" for instance <LVDS_buf_ADC[102].LVDS_signal> in unit <adc_deser>.
    Set user-defined property "DQS_BIAS =  FALSE" for instance <LVDS_buf_ADC[102].LVDS_signal> in unit <adc_deser>.
    Set user-defined property "IBUF_DELAY_VALUE =  0" for instance <LVDS_buf_ADC[102].LVDS_signal> in unit <adc_deser>.
    Set user-defined property "IBUF_LOW_PWR =  TRUE" for instance <LVDS_buf_ADC[102].LVDS_signal> in unit <adc_deser>.
    Set user-defined property "IFD_DELAY_VALUE =  AUTO" for instance <LVDS_buf_ADC[102].LVDS_signal> in unit <adc_deser>.
    Set user-defined property "IOSTANDARD =  DEFAULT" for instance <LVDS_buf_ADC[102].LVDS_signal> in unit <adc_deser>.
WARNING:Xst:752 - "D:/Users/Leon/Work/Japan/COMET/Electronics/trunk/FPGA/Pre-trigger_Xilinx/lib/adc_deser.vhd" line 84: Unconnected input port 'Rst' of component 'ISERDES_8bit' is tied to default value.
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <LVDS_buf_ADC[103].LVDS_signal> in unit <adc_deser>.
    Set user-defined property "DIFF_TERM =  TRUE" for instance <LVDS_buf_ADC[103].LVDS_signal> in unit <adc_deser>.
    Set user-defined property "DQS_BIAS =  FALSE" for instance <LVDS_buf_ADC[103].LVDS_signal> in unit <adc_deser>.
    Set user-defined property "IBUF_DELAY_VALUE =  0" for instance <LVDS_buf_ADC[103].LVDS_signal> in unit <adc_deser>.
    Set user-defined property "IBUF_LOW_PWR =  TRUE" for instance <LVDS_buf_ADC[103].LVDS_signal> in unit <adc_deser>.
    Set user-defined property "IFD_DELAY_VALUE =  AUTO" for instance <LVDS_buf_ADC[103].LVDS_signal> in unit <adc_deser>.
    Set user-defined property "IOSTANDARD =  DEFAULT" for instance <LVDS_buf_ADC[103].LVDS_signal> in unit <adc_deser>.
WARNING:Xst:752 - "D:/Users/Leon/Work/Japan/COMET/Electronics/trunk/FPGA/Pre-trigger_Xilinx/lib/adc_deser.vhd" line 84: Unconnected input port 'Rst' of component 'ISERDES_8bit' is tied to default value.
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <LVDS_buf_ADC[104].LVDS_signal> in unit <adc_deser>.
    Set user-defined property "DIFF_TERM =  TRUE" for instance <LVDS_buf_ADC[104].LVDS_signal> in unit <adc_deser>.
    Set user-defined property "DQS_BIAS =  FALSE" for instance <LVDS_buf_ADC[104].LVDS_signal> in unit <adc_deser>.
    Set user-defined property "IBUF_DELAY_VALUE =  0" for instance <LVDS_buf_ADC[104].LVDS_signal> in unit <adc_deser>.
    Set user-defined property "IBUF_LOW_PWR =  TRUE" for instance <LVDS_buf_ADC[104].LVDS_signal> in unit <adc_deser>.
    Set user-defined property "IFD_DELAY_VALUE =  AUTO" for instance <LVDS_buf_ADC[104].LVDS_signal> in unit <adc_deser>.
    Set user-defined property "IOSTANDARD =  DEFAULT" for instance <LVDS_buf_ADC[104].LVDS_signal> in unit <adc_deser>.
WARNING:Xst:752 - "D:/Users/Leon/Work/Japan/COMET/Electronics/trunk/FPGA/Pre-trigger_Xilinx/lib/adc_deser.vhd" line 84: Unconnected input port 'Rst' of component 'ISERDES_8bit' is tied to default value.
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <LVDS_buf_ADC[105].LVDS_signal> in unit <adc_deser>.
    Set user-defined property "DIFF_TERM =  TRUE" for instance <LVDS_buf_ADC[105].LVDS_signal> in unit <adc_deser>.
    Set user-defined property "DQS_BIAS =  FALSE" for instance <LVDS_buf_ADC[105].LVDS_signal> in unit <adc_deser>.
    Set user-defined property "IBUF_DELAY_VALUE =  0" for instance <LVDS_buf_ADC[105].LVDS_signal> in unit <adc_deser>.
    Set user-defined property "IBUF_LOW_PWR =  TRUE" for instance <LVDS_buf_ADC[105].LVDS_signal> in unit <adc_deser>.
    Set user-defined property "IFD_DELAY_VALUE =  AUTO" for instance <LVDS_buf_ADC[105].LVDS_signal> in unit <adc_deser>.
    Set user-defined property "IOSTANDARD =  DEFAULT" for instance <LVDS_buf_ADC[105].LVDS_signal> in unit <adc_deser>.
WARNING:Xst:752 - "D:/Users/Leon/Work/Japan/COMET/Electronics/trunk/FPGA/Pre-trigger_Xilinx/lib/adc_deser.vhd" line 84: Unconnected input port 'Rst' of component 'ISERDES_8bit' is tied to default value.
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <LVDS_buf_ADC[106].LVDS_signal> in unit <adc_deser>.
    Set user-defined property "DIFF_TERM =  TRUE" for instance <LVDS_buf_ADC[106].LVDS_signal> in unit <adc_deser>.
    Set user-defined property "DQS_BIAS =  FALSE" for instance <LVDS_buf_ADC[106].LVDS_signal> in unit <adc_deser>.
    Set user-defined property "IBUF_DELAY_VALUE =  0" for instance <LVDS_buf_ADC[106].LVDS_signal> in unit <adc_deser>.
    Set user-defined property "IBUF_LOW_PWR =  TRUE" for instance <LVDS_buf_ADC[106].LVDS_signal> in unit <adc_deser>.
    Set user-defined property "IFD_DELAY_VALUE =  AUTO" for instance <LVDS_buf_ADC[106].LVDS_signal> in unit <adc_deser>.
    Set user-defined property "IOSTANDARD =  DEFAULT" for instance <LVDS_buf_ADC[106].LVDS_signal> in unit <adc_deser>.
WARNING:Xst:752 - "D:/Users/Leon/Work/Japan/COMET/Electronics/trunk/FPGA/Pre-trigger_Xilinx/lib/adc_deser.vhd" line 84: Unconnected input port 'Rst' of component 'ISERDES_8bit' is tied to default value.
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <LVDS_buf_ADC[107].LVDS_signal> in unit <adc_deser>.
    Set user-defined property "DIFF_TERM =  TRUE" for instance <LVDS_buf_ADC[107].LVDS_signal> in unit <adc_deser>.
    Set user-defined property "DQS_BIAS =  FALSE" for instance <LVDS_buf_ADC[107].LVDS_signal> in unit <adc_deser>.
    Set user-defined property "IBUF_DELAY_VALUE =  0" for instance <LVDS_buf_ADC[107].LVDS_signal> in unit <adc_deser>.
    Set user-defined property "IBUF_LOW_PWR =  TRUE" for instance <LVDS_buf_ADC[107].LVDS_signal> in unit <adc_deser>.
    Set user-defined property "IFD_DELAY_VALUE =  AUTO" for instance <LVDS_buf_ADC[107].LVDS_signal> in unit <adc_deser>.
    Set user-defined property "IOSTANDARD =  DEFAULT" for instance <LVDS_buf_ADC[107].LVDS_signal> in unit <adc_deser>.
WARNING:Xst:752 - "D:/Users/Leon/Work/Japan/COMET/Electronics/trunk/FPGA/Pre-trigger_Xilinx/lib/adc_deser.vhd" line 84: Unconnected input port 'Rst' of component 'ISERDES_8bit' is tied to default value.
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <LVDS_buf_ADC[108].LVDS_signal> in unit <adc_deser>.
    Set user-defined property "DIFF_TERM =  TRUE" for instance <LVDS_buf_ADC[108].LVDS_signal> in unit <adc_deser>.
    Set user-defined property "DQS_BIAS =  FALSE" for instance <LVDS_buf_ADC[108].LVDS_signal> in unit <adc_deser>.
    Set user-defined property "IBUF_DELAY_VALUE =  0" for instance <LVDS_buf_ADC[108].LVDS_signal> in unit <adc_deser>.
    Set user-defined property "IBUF_LOW_PWR =  TRUE" for instance <LVDS_buf_ADC[108].LVDS_signal> in unit <adc_deser>.
    Set user-defined property "IFD_DELAY_VALUE =  AUTO" for instance <LVDS_buf_ADC[108].LVDS_signal> in unit <adc_deser>.
    Set user-defined property "IOSTANDARD =  DEFAULT" for instance <LVDS_buf_ADC[108].LVDS_signal> in unit <adc_deser>.
WARNING:Xst:752 - "D:/Users/Leon/Work/Japan/COMET/Electronics/trunk/FPGA/Pre-trigger_Xilinx/lib/adc_deser.vhd" line 84: Unconnected input port 'Rst' of component 'ISERDES_8bit' is tied to default value.
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <LVDS_buf_ADC[109].LVDS_signal> in unit <adc_deser>.
    Set user-defined property "DIFF_TERM =  TRUE" for instance <LVDS_buf_ADC[109].LVDS_signal> in unit <adc_deser>.
    Set user-defined property "DQS_BIAS =  FALSE" for instance <LVDS_buf_ADC[109].LVDS_signal> in unit <adc_deser>.
    Set user-defined property "IBUF_DELAY_VALUE =  0" for instance <LVDS_buf_ADC[109].LVDS_signal> in unit <adc_deser>.
    Set user-defined property "IBUF_LOW_PWR =  TRUE" for instance <LVDS_buf_ADC[109].LVDS_signal> in unit <adc_deser>.
    Set user-defined property "IFD_DELAY_VALUE =  AUTO" for instance <LVDS_buf_ADC[109].LVDS_signal> in unit <adc_deser>.
    Set user-defined property "IOSTANDARD =  DEFAULT" for instance <LVDS_buf_ADC[109].LVDS_signal> in unit <adc_deser>.
WARNING:Xst:752 - "D:/Users/Leon/Work/Japan/COMET/Electronics/trunk/FPGA/Pre-trigger_Xilinx/lib/adc_deser.vhd" line 84: Unconnected input port 'Rst' of component 'ISERDES_8bit' is tied to default value.
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <LVDS_buf_ADC[110].LVDS_signal> in unit <adc_deser>.
    Set user-defined property "DIFF_TERM =  TRUE" for instance <LVDS_buf_ADC[110].LVDS_signal> in unit <adc_deser>.
    Set user-defined property "DQS_BIAS =  FALSE" for instance <LVDS_buf_ADC[110].LVDS_signal> in unit <adc_deser>.
    Set user-defined property "IBUF_DELAY_VALUE =  0" for instance <LVDS_buf_ADC[110].LVDS_signal> in unit <adc_deser>.
    Set user-defined property "IBUF_LOW_PWR =  TRUE" for instance <LVDS_buf_ADC[110].LVDS_signal> in unit <adc_deser>.
    Set user-defined property "IFD_DELAY_VALUE =  AUTO" for instance <LVDS_buf_ADC[110].LVDS_signal> in unit <adc_deser>.
    Set user-defined property "IOSTANDARD =  DEFAULT" for instance <LVDS_buf_ADC[110].LVDS_signal> in unit <adc_deser>.
WARNING:Xst:752 - "D:/Users/Leon/Work/Japan/COMET/Electronics/trunk/FPGA/Pre-trigger_Xilinx/lib/adc_deser.vhd" line 84: Unconnected input port 'Rst' of component 'ISERDES_8bit' is tied to default value.
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <LVDS_buf_ADC[111].LVDS_signal> in unit <adc_deser>.
    Set user-defined property "DIFF_TERM =  TRUE" for instance <LVDS_buf_ADC[111].LVDS_signal> in unit <adc_deser>.
    Set user-defined property "DQS_BIAS =  FALSE" for instance <LVDS_buf_ADC[111].LVDS_signal> in unit <adc_deser>.
    Set user-defined property "IBUF_DELAY_VALUE =  0" for instance <LVDS_buf_ADC[111].LVDS_signal> in unit <adc_deser>.
    Set user-defined property "IBUF_LOW_PWR =  TRUE" for instance <LVDS_buf_ADC[111].LVDS_signal> in unit <adc_deser>.
    Set user-defined property "IFD_DELAY_VALUE =  AUTO" for instance <LVDS_buf_ADC[111].LVDS_signal> in unit <adc_deser>.
    Set user-defined property "IOSTANDARD =  DEFAULT" for instance <LVDS_buf_ADC[111].LVDS_signal> in unit <adc_deser>.
WARNING:Xst:752 - "D:/Users/Leon/Work/Japan/COMET/Electronics/trunk/FPGA/Pre-trigger_Xilinx/lib/adc_deser.vhd" line 84: Unconnected input port 'Rst' of component 'ISERDES_8bit' is tied to default value.
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <LVDS_buf_ADC[112].LVDS_signal> in unit <adc_deser>.
    Set user-defined property "DIFF_TERM =  TRUE" for instance <LVDS_buf_ADC[112].LVDS_signal> in unit <adc_deser>.
    Set user-defined property "DQS_BIAS =  FALSE" for instance <LVDS_buf_ADC[112].LVDS_signal> in unit <adc_deser>.
    Set user-defined property "IBUF_DELAY_VALUE =  0" for instance <LVDS_buf_ADC[112].LVDS_signal> in unit <adc_deser>.
    Set user-defined property "IBUF_LOW_PWR =  TRUE" for instance <LVDS_buf_ADC[112].LVDS_signal> in unit <adc_deser>.
    Set user-defined property "IFD_DELAY_VALUE =  AUTO" for instance <LVDS_buf_ADC[112].LVDS_signal> in unit <adc_deser>.
    Set user-defined property "IOSTANDARD =  DEFAULT" for instance <LVDS_buf_ADC[112].LVDS_signal> in unit <adc_deser>.
WARNING:Xst:752 - "D:/Users/Leon/Work/Japan/COMET/Electronics/trunk/FPGA/Pre-trigger_Xilinx/lib/adc_deser.vhd" line 84: Unconnected input port 'Rst' of component 'ISERDES_8bit' is tied to default value.
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <LVDS_buf_ADC[113].LVDS_signal> in unit <adc_deser>.
    Set user-defined property "DIFF_TERM =  TRUE" for instance <LVDS_buf_ADC[113].LVDS_signal> in unit <adc_deser>.
    Set user-defined property "DQS_BIAS =  FALSE" for instance <LVDS_buf_ADC[113].LVDS_signal> in unit <adc_deser>.
    Set user-defined property "IBUF_DELAY_VALUE =  0" for instance <LVDS_buf_ADC[113].LVDS_signal> in unit <adc_deser>.
    Set user-defined property "IBUF_LOW_PWR =  TRUE" for instance <LVDS_buf_ADC[113].LVDS_signal> in unit <adc_deser>.
    Set user-defined property "IFD_DELAY_VALUE =  AUTO" for instance <LVDS_buf_ADC[113].LVDS_signal> in unit <adc_deser>.
    Set user-defined property "IOSTANDARD =  DEFAULT" for instance <LVDS_buf_ADC[113].LVDS_signal> in unit <adc_deser>.
WARNING:Xst:752 - "D:/Users/Leon/Work/Japan/COMET/Electronics/trunk/FPGA/Pre-trigger_Xilinx/lib/adc_deser.vhd" line 84: Unconnected input port 'Rst' of component 'ISERDES_8bit' is tied to default value.
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <LVDS_buf_ADC[114].LVDS_signal> in unit <adc_deser>.
    Set user-defined property "DIFF_TERM =  TRUE" for instance <LVDS_buf_ADC[114].LVDS_signal> in unit <adc_deser>.
    Set user-defined property "DQS_BIAS =  FALSE" for instance <LVDS_buf_ADC[114].LVDS_signal> in unit <adc_deser>.
    Set user-defined property "IBUF_DELAY_VALUE =  0" for instance <LVDS_buf_ADC[114].LVDS_signal> in unit <adc_deser>.
    Set user-defined property "IBUF_LOW_PWR =  TRUE" for instance <LVDS_buf_ADC[114].LVDS_signal> in unit <adc_deser>.
    Set user-defined property "IFD_DELAY_VALUE =  AUTO" for instance <LVDS_buf_ADC[114].LVDS_signal> in unit <adc_deser>.
    Set user-defined property "IOSTANDARD =  DEFAULT" for instance <LVDS_buf_ADC[114].LVDS_signal> in unit <adc_deser>.
WARNING:Xst:752 - "D:/Users/Leon/Work/Japan/COMET/Electronics/trunk/FPGA/Pre-trigger_Xilinx/lib/adc_deser.vhd" line 84: Unconnected input port 'Rst' of component 'ISERDES_8bit' is tied to default value.
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <LVDS_buf_ADC[115].LVDS_signal> in unit <adc_deser>.
    Set user-defined property "DIFF_TERM =  TRUE" for instance <LVDS_buf_ADC[115].LVDS_signal> in unit <adc_deser>.
    Set user-defined property "DQS_BIAS =  FALSE" for instance <LVDS_buf_ADC[115].LVDS_signal> in unit <adc_deser>.
    Set user-defined property "IBUF_DELAY_VALUE =  0" for instance <LVDS_buf_ADC[115].LVDS_signal> in unit <adc_deser>.
    Set user-defined property "IBUF_LOW_PWR =  TRUE" for instance <LVDS_buf_ADC[115].LVDS_signal> in unit <adc_deser>.
    Set user-defined property "IFD_DELAY_VALUE =  AUTO" for instance <LVDS_buf_ADC[115].LVDS_signal> in unit <adc_deser>.
    Set user-defined property "IOSTANDARD =  DEFAULT" for instance <LVDS_buf_ADC[115].LVDS_signal> in unit <adc_deser>.
WARNING:Xst:752 - "D:/Users/Leon/Work/Japan/COMET/Electronics/trunk/FPGA/Pre-trigger_Xilinx/lib/adc_deser.vhd" line 84: Unconnected input port 'Rst' of component 'ISERDES_8bit' is tied to default value.
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <LVDS_buf_ADC[116].LVDS_signal> in unit <adc_deser>.
    Set user-defined property "DIFF_TERM =  TRUE" for instance <LVDS_buf_ADC[116].LVDS_signal> in unit <adc_deser>.
    Set user-defined property "DQS_BIAS =  FALSE" for instance <LVDS_buf_ADC[116].LVDS_signal> in unit <adc_deser>.
    Set user-defined property "IBUF_DELAY_VALUE =  0" for instance <LVDS_buf_ADC[116].LVDS_signal> in unit <adc_deser>.
    Set user-defined property "IBUF_LOW_PWR =  TRUE" for instance <LVDS_buf_ADC[116].LVDS_signal> in unit <adc_deser>.
    Set user-defined property "IFD_DELAY_VALUE =  AUTO" for instance <LVDS_buf_ADC[116].LVDS_signal> in unit <adc_deser>.
    Set user-defined property "IOSTANDARD =  DEFAULT" for instance <LVDS_buf_ADC[116].LVDS_signal> in unit <adc_deser>.
WARNING:Xst:752 - "D:/Users/Leon/Work/Japan/COMET/Electronics/trunk/FPGA/Pre-trigger_Xilinx/lib/adc_deser.vhd" line 84: Unconnected input port 'Rst' of component 'ISERDES_8bit' is tied to default value.
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <LVDS_buf_ADC[117].LVDS_signal> in unit <adc_deser>.
    Set user-defined property "DIFF_TERM =  TRUE" for instance <LVDS_buf_ADC[117].LVDS_signal> in unit <adc_deser>.
    Set user-defined property "DQS_BIAS =  FALSE" for instance <LVDS_buf_ADC[117].LVDS_signal> in unit <adc_deser>.
    Set user-defined property "IBUF_DELAY_VALUE =  0" for instance <LVDS_buf_ADC[117].LVDS_signal> in unit <adc_deser>.
    Set user-defined property "IBUF_LOW_PWR =  TRUE" for instance <LVDS_buf_ADC[117].LVDS_signal> in unit <adc_deser>.
    Set user-defined property "IFD_DELAY_VALUE =  AUTO" for instance <LVDS_buf_ADC[117].LVDS_signal> in unit <adc_deser>.
    Set user-defined property "IOSTANDARD =  DEFAULT" for instance <LVDS_buf_ADC[117].LVDS_signal> in unit <adc_deser>.
WARNING:Xst:752 - "D:/Users/Leon/Work/Japan/COMET/Electronics/trunk/FPGA/Pre-trigger_Xilinx/lib/adc_deser.vhd" line 84: Unconnected input port 'Rst' of component 'ISERDES_8bit' is tied to default value.
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <LVDS_buf_ADC[118].LVDS_signal> in unit <adc_deser>.
    Set user-defined property "DIFF_TERM =  TRUE" for instance <LVDS_buf_ADC[118].LVDS_signal> in unit <adc_deser>.
    Set user-defined property "DQS_BIAS =  FALSE" for instance <LVDS_buf_ADC[118].LVDS_signal> in unit <adc_deser>.
    Set user-defined property "IBUF_DELAY_VALUE =  0" for instance <LVDS_buf_ADC[118].LVDS_signal> in unit <adc_deser>.
    Set user-defined property "IBUF_LOW_PWR =  TRUE" for instance <LVDS_buf_ADC[118].LVDS_signal> in unit <adc_deser>.
    Set user-defined property "IFD_DELAY_VALUE =  AUTO" for instance <LVDS_buf_ADC[118].LVDS_signal> in unit <adc_deser>.
    Set user-defined property "IOSTANDARD =  DEFAULT" for instance <LVDS_buf_ADC[118].LVDS_signal> in unit <adc_deser>.
WARNING:Xst:752 - "D:/Users/Leon/Work/Japan/COMET/Electronics/trunk/FPGA/Pre-trigger_Xilinx/lib/adc_deser.vhd" line 84: Unconnected input port 'Rst' of component 'ISERDES_8bit' is tied to default value.
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <LVDS_buf_ADC[119].LVDS_signal> in unit <adc_deser>.
    Set user-defined property "DIFF_TERM =  TRUE" for instance <LVDS_buf_ADC[119].LVDS_signal> in unit <adc_deser>.
    Set user-defined property "DQS_BIAS =  FALSE" for instance <LVDS_buf_ADC[119].LVDS_signal> in unit <adc_deser>.
    Set user-defined property "IBUF_DELAY_VALUE =  0" for instance <LVDS_buf_ADC[119].LVDS_signal> in unit <adc_deser>.
    Set user-defined property "IBUF_LOW_PWR =  TRUE" for instance <LVDS_buf_ADC[119].LVDS_signal> in unit <adc_deser>.
    Set user-defined property "IFD_DELAY_VALUE =  AUTO" for instance <LVDS_buf_ADC[119].LVDS_signal> in unit <adc_deser>.
    Set user-defined property "IOSTANDARD =  DEFAULT" for instance <LVDS_buf_ADC[119].LVDS_signal> in unit <adc_deser>.
WARNING:Xst:752 - "D:/Users/Leon/Work/Japan/COMET/Electronics/trunk/FPGA/Pre-trigger_Xilinx/lib/adc_deser.vhd" line 84: Unconnected input port 'Rst' of component 'ISERDES_8bit' is tied to default value.
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <LVDS_buf_ADC[120].LVDS_signal> in unit <adc_deser>.
    Set user-defined property "DIFF_TERM =  TRUE" for instance <LVDS_buf_ADC[120].LVDS_signal> in unit <adc_deser>.
    Set user-defined property "DQS_BIAS =  FALSE" for instance <LVDS_buf_ADC[120].LVDS_signal> in unit <adc_deser>.
    Set user-defined property "IBUF_DELAY_VALUE =  0" for instance <LVDS_buf_ADC[120].LVDS_signal> in unit <adc_deser>.
    Set user-defined property "IBUF_LOW_PWR =  TRUE" for instance <LVDS_buf_ADC[120].LVDS_signal> in unit <adc_deser>.
    Set user-defined property "IFD_DELAY_VALUE =  AUTO" for instance <LVDS_buf_ADC[120].LVDS_signal> in unit <adc_deser>.
    Set user-defined property "IOSTANDARD =  DEFAULT" for instance <LVDS_buf_ADC[120].LVDS_signal> in unit <adc_deser>.
WARNING:Xst:752 - "D:/Users/Leon/Work/Japan/COMET/Electronics/trunk/FPGA/Pre-trigger_Xilinx/lib/adc_deser.vhd" line 84: Unconnected input port 'Rst' of component 'ISERDES_8bit' is tied to default value.
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <LVDS_buf_ADC[121].LVDS_signal> in unit <adc_deser>.
    Set user-defined property "DIFF_TERM =  TRUE" for instance <LVDS_buf_ADC[121].LVDS_signal> in unit <adc_deser>.
    Set user-defined property "DQS_BIAS =  FALSE" for instance <LVDS_buf_ADC[121].LVDS_signal> in unit <adc_deser>.
    Set user-defined property "IBUF_DELAY_VALUE =  0" for instance <LVDS_buf_ADC[121].LVDS_signal> in unit <adc_deser>.
    Set user-defined property "IBUF_LOW_PWR =  TRUE" for instance <LVDS_buf_ADC[121].LVDS_signal> in unit <adc_deser>.
    Set user-defined property "IFD_DELAY_VALUE =  AUTO" for instance <LVDS_buf_ADC[121].LVDS_signal> in unit <adc_deser>.
    Set user-defined property "IOSTANDARD =  DEFAULT" for instance <LVDS_buf_ADC[121].LVDS_signal> in unit <adc_deser>.
WARNING:Xst:752 - "D:/Users/Leon/Work/Japan/COMET/Electronics/trunk/FPGA/Pre-trigger_Xilinx/lib/adc_deser.vhd" line 84: Unconnected input port 'Rst' of component 'ISERDES_8bit' is tied to default value.
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <LVDS_buf_ADC[122].LVDS_signal> in unit <adc_deser>.
    Set user-defined property "DIFF_TERM =  TRUE" for instance <LVDS_buf_ADC[122].LVDS_signal> in unit <adc_deser>.
    Set user-defined property "DQS_BIAS =  FALSE" for instance <LVDS_buf_ADC[122].LVDS_signal> in unit <adc_deser>.
    Set user-defined property "IBUF_DELAY_VALUE =  0" for instance <LVDS_buf_ADC[122].LVDS_signal> in unit <adc_deser>.
    Set user-defined property "IBUF_LOW_PWR =  TRUE" for instance <LVDS_buf_ADC[122].LVDS_signal> in unit <adc_deser>.
    Set user-defined property "IFD_DELAY_VALUE =  AUTO" for instance <LVDS_buf_ADC[122].LVDS_signal> in unit <adc_deser>.
    Set user-defined property "IOSTANDARD =  DEFAULT" for instance <LVDS_buf_ADC[122].LVDS_signal> in unit <adc_deser>.
WARNING:Xst:752 - "D:/Users/Leon/Work/Japan/COMET/Electronics/trunk/FPGA/Pre-trigger_Xilinx/lib/adc_deser.vhd" line 84: Unconnected input port 'Rst' of component 'ISERDES_8bit' is tied to default value.
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <LVDS_buf_ADC[123].LVDS_signal> in unit <adc_deser>.
    Set user-defined property "DIFF_TERM =  TRUE" for instance <LVDS_buf_ADC[123].LVDS_signal> in unit <adc_deser>.
    Set user-defined property "DQS_BIAS =  FALSE" for instance <LVDS_buf_ADC[123].LVDS_signal> in unit <adc_deser>.
    Set user-defined property "IBUF_DELAY_VALUE =  0" for instance <LVDS_buf_ADC[123].LVDS_signal> in unit <adc_deser>.
    Set user-defined property "IBUF_LOW_PWR =  TRUE" for instance <LVDS_buf_ADC[123].LVDS_signal> in unit <adc_deser>.
    Set user-defined property "IFD_DELAY_VALUE =  AUTO" for instance <LVDS_buf_ADC[123].LVDS_signal> in unit <adc_deser>.
    Set user-defined property "IOSTANDARD =  DEFAULT" for instance <LVDS_buf_ADC[123].LVDS_signal> in unit <adc_deser>.
WARNING:Xst:752 - "D:/Users/Leon/Work/Japan/COMET/Electronics/trunk/FPGA/Pre-trigger_Xilinx/lib/adc_deser.vhd" line 84: Unconnected input port 'Rst' of component 'ISERDES_8bit' is tied to default value.
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <LVDS_buf_ADC[124].LVDS_signal> in unit <adc_deser>.
    Set user-defined property "DIFF_TERM =  TRUE" for instance <LVDS_buf_ADC[124].LVDS_signal> in unit <adc_deser>.
    Set user-defined property "DQS_BIAS =  FALSE" for instance <LVDS_buf_ADC[124].LVDS_signal> in unit <adc_deser>.
    Set user-defined property "IBUF_DELAY_VALUE =  0" for instance <LVDS_buf_ADC[124].LVDS_signal> in unit <adc_deser>.
    Set user-defined property "IBUF_LOW_PWR =  TRUE" for instance <LVDS_buf_ADC[124].LVDS_signal> in unit <adc_deser>.
    Set user-defined property "IFD_DELAY_VALUE =  AUTO" for instance <LVDS_buf_ADC[124].LVDS_signal> in unit <adc_deser>.
    Set user-defined property "IOSTANDARD =  DEFAULT" for instance <LVDS_buf_ADC[124].LVDS_signal> in unit <adc_deser>.
WARNING:Xst:752 - "D:/Users/Leon/Work/Japan/COMET/Electronics/trunk/FPGA/Pre-trigger_Xilinx/lib/adc_deser.vhd" line 84: Unconnected input port 'Rst' of component 'ISERDES_8bit' is tied to default value.
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <LVDS_buf_ADC[125].LVDS_signal> in unit <adc_deser>.
    Set user-defined property "DIFF_TERM =  TRUE" for instance <LVDS_buf_ADC[125].LVDS_signal> in unit <adc_deser>.
    Set user-defined property "DQS_BIAS =  FALSE" for instance <LVDS_buf_ADC[125].LVDS_signal> in unit <adc_deser>.
    Set user-defined property "IBUF_DELAY_VALUE =  0" for instance <LVDS_buf_ADC[125].LVDS_signal> in unit <adc_deser>.
    Set user-defined property "IBUF_LOW_PWR =  TRUE" for instance <LVDS_buf_ADC[125].LVDS_signal> in unit <adc_deser>.
    Set user-defined property "IFD_DELAY_VALUE =  AUTO" for instance <LVDS_buf_ADC[125].LVDS_signal> in unit <adc_deser>.
    Set user-defined property "IOSTANDARD =  DEFAULT" for instance <LVDS_buf_ADC[125].LVDS_signal> in unit <adc_deser>.
WARNING:Xst:752 - "D:/Users/Leon/Work/Japan/COMET/Electronics/trunk/FPGA/Pre-trigger_Xilinx/lib/adc_deser.vhd" line 84: Unconnected input port 'Rst' of component 'ISERDES_8bit' is tied to default value.
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <LVDS_buf_ADC[126].LVDS_signal> in unit <adc_deser>.
    Set user-defined property "DIFF_TERM =  TRUE" for instance <LVDS_buf_ADC[126].LVDS_signal> in unit <adc_deser>.
    Set user-defined property "DQS_BIAS =  FALSE" for instance <LVDS_buf_ADC[126].LVDS_signal> in unit <adc_deser>.
    Set user-defined property "IBUF_DELAY_VALUE =  0" for instance <LVDS_buf_ADC[126].LVDS_signal> in unit <adc_deser>.
    Set user-defined property "IBUF_LOW_PWR =  TRUE" for instance <LVDS_buf_ADC[126].LVDS_signal> in unit <adc_deser>.
    Set user-defined property "IFD_DELAY_VALUE =  AUTO" for instance <LVDS_buf_ADC[126].LVDS_signal> in unit <adc_deser>.
    Set user-defined property "IOSTANDARD =  DEFAULT" for instance <LVDS_buf_ADC[126].LVDS_signal> in unit <adc_deser>.
WARNING:Xst:752 - "D:/Users/Leon/Work/Japan/COMET/Electronics/trunk/FPGA/Pre-trigger_Xilinx/lib/adc_deser.vhd" line 84: Unconnected input port 'Rst' of component 'ISERDES_8bit' is tied to default value.
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <LVDS_buf_ADC[127].LVDS_signal> in unit <adc_deser>.
    Set user-defined property "DIFF_TERM =  TRUE" for instance <LVDS_buf_ADC[127].LVDS_signal> in unit <adc_deser>.
    Set user-defined property "DQS_BIAS =  FALSE" for instance <LVDS_buf_ADC[127].LVDS_signal> in unit <adc_deser>.
    Set user-defined property "IBUF_DELAY_VALUE =  0" for instance <LVDS_buf_ADC[127].LVDS_signal> in unit <adc_deser>.
    Set user-defined property "IBUF_LOW_PWR =  TRUE" for instance <LVDS_buf_ADC[127].LVDS_signal> in unit <adc_deser>.
    Set user-defined property "IFD_DELAY_VALUE =  AUTO" for instance <LVDS_buf_ADC[127].LVDS_signal> in unit <adc_deser>.
    Set user-defined property "IOSTANDARD =  DEFAULT" for instance <LVDS_buf_ADC[127].LVDS_signal> in unit <adc_deser>.
WARNING:Xst:752 - "D:/Users/Leon/Work/Japan/COMET/Electronics/trunk/FPGA/Pre-trigger_Xilinx/lib/adc_deser.vhd" line 84: Unconnected input port 'Rst' of component 'ISERDES_8bit' is tied to default value.
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <LVDS_buf_ADCPrev[0].LVDS_signal> in unit <adc_deser>.
    Set user-defined property "DIFF_TERM =  TRUE" for instance <LVDS_buf_ADCPrev[0].LVDS_signal> in unit <adc_deser>.
    Set user-defined property "DQS_BIAS =  FALSE" for instance <LVDS_buf_ADCPrev[0].LVDS_signal> in unit <adc_deser>.
    Set user-defined property "IBUF_DELAY_VALUE =  0" for instance <LVDS_buf_ADCPrev[0].LVDS_signal> in unit <adc_deser>.
    Set user-defined property "IBUF_LOW_PWR =  TRUE" for instance <LVDS_buf_ADCPrev[0].LVDS_signal> in unit <adc_deser>.
    Set user-defined property "IFD_DELAY_VALUE =  AUTO" for instance <LVDS_buf_ADCPrev[0].LVDS_signal> in unit <adc_deser>.
    Set user-defined property "IOSTANDARD =  DEFAULT" for instance <LVDS_buf_ADCPrev[0].LVDS_signal> in unit <adc_deser>.
WARNING:Xst:752 - "D:/Users/Leon/Work/Japan/COMET/Electronics/trunk/FPGA/Pre-trigger_Xilinx/lib/adc_deser.vhd" line 106: Unconnected input port 'Rst' of component 'ISERDES_8bit' is tied to default value.
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <LVDS_buf_ADCPrev[1].LVDS_signal> in unit <adc_deser>.
    Set user-defined property "DIFF_TERM =  TRUE" for instance <LVDS_buf_ADCPrev[1].LVDS_signal> in unit <adc_deser>.
    Set user-defined property "DQS_BIAS =  FALSE" for instance <LVDS_buf_ADCPrev[1].LVDS_signal> in unit <adc_deser>.
    Set user-defined property "IBUF_DELAY_VALUE =  0" for instance <LVDS_buf_ADCPrev[1].LVDS_signal> in unit <adc_deser>.
    Set user-defined property "IBUF_LOW_PWR =  TRUE" for instance <LVDS_buf_ADCPrev[1].LVDS_signal> in unit <adc_deser>.
    Set user-defined property "IFD_DELAY_VALUE =  AUTO" for instance <LVDS_buf_ADCPrev[1].LVDS_signal> in unit <adc_deser>.
    Set user-defined property "IOSTANDARD =  DEFAULT" for instance <LVDS_buf_ADCPrev[1].LVDS_signal> in unit <adc_deser>.
WARNING:Xst:752 - "D:/Users/Leon/Work/Japan/COMET/Electronics/trunk/FPGA/Pre-trigger_Xilinx/lib/adc_deser.vhd" line 106: Unconnected input port 'Rst' of component 'ISERDES_8bit' is tied to default value.
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <LVDS_buf_ADCPrev[2].LVDS_signal> in unit <adc_deser>.
    Set user-defined property "DIFF_TERM =  TRUE" for instance <LVDS_buf_ADCPrev[2].LVDS_signal> in unit <adc_deser>.
    Set user-defined property "DQS_BIAS =  FALSE" for instance <LVDS_buf_ADCPrev[2].LVDS_signal> in unit <adc_deser>.
    Set user-defined property "IBUF_DELAY_VALUE =  0" for instance <LVDS_buf_ADCPrev[2].LVDS_signal> in unit <adc_deser>.
    Set user-defined property "IBUF_LOW_PWR =  TRUE" for instance <LVDS_buf_ADCPrev[2].LVDS_signal> in unit <adc_deser>.
    Set user-defined property "IFD_DELAY_VALUE =  AUTO" for instance <LVDS_buf_ADCPrev[2].LVDS_signal> in unit <adc_deser>.
    Set user-defined property "IOSTANDARD =  DEFAULT" for instance <LVDS_buf_ADCPrev[2].LVDS_signal> in unit <adc_deser>.
WARNING:Xst:752 - "D:/Users/Leon/Work/Japan/COMET/Electronics/trunk/FPGA/Pre-trigger_Xilinx/lib/adc_deser.vhd" line 106: Unconnected input port 'Rst' of component 'ISERDES_8bit' is tied to default value.
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <LVDS_buf_ADCPrev[3].LVDS_signal> in unit <adc_deser>.
    Set user-defined property "DIFF_TERM =  TRUE" for instance <LVDS_buf_ADCPrev[3].LVDS_signal> in unit <adc_deser>.
    Set user-defined property "DQS_BIAS =  FALSE" for instance <LVDS_buf_ADCPrev[3].LVDS_signal> in unit <adc_deser>.
    Set user-defined property "IBUF_DELAY_VALUE =  0" for instance <LVDS_buf_ADCPrev[3].LVDS_signal> in unit <adc_deser>.
    Set user-defined property "IBUF_LOW_PWR =  TRUE" for instance <LVDS_buf_ADCPrev[3].LVDS_signal> in unit <adc_deser>.
    Set user-defined property "IFD_DELAY_VALUE =  AUTO" for instance <LVDS_buf_ADCPrev[3].LVDS_signal> in unit <adc_deser>.
    Set user-defined property "IOSTANDARD =  DEFAULT" for instance <LVDS_buf_ADCPrev[3].LVDS_signal> in unit <adc_deser>.
WARNING:Xst:752 - "D:/Users/Leon/Work/Japan/COMET/Electronics/trunk/FPGA/Pre-trigger_Xilinx/lib/adc_deser.vhd" line 106: Unconnected input port 'Rst' of component 'ISERDES_8bit' is tied to default value.
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <LVDS_buf_ADCPrev[4].LVDS_signal> in unit <adc_deser>.
    Set user-defined property "DIFF_TERM =  TRUE" for instance <LVDS_buf_ADCPrev[4].LVDS_signal> in unit <adc_deser>.
    Set user-defined property "DQS_BIAS =  FALSE" for instance <LVDS_buf_ADCPrev[4].LVDS_signal> in unit <adc_deser>.
    Set user-defined property "IBUF_DELAY_VALUE =  0" for instance <LVDS_buf_ADCPrev[4].LVDS_signal> in unit <adc_deser>.
    Set user-defined property "IBUF_LOW_PWR =  TRUE" for instance <LVDS_buf_ADCPrev[4].LVDS_signal> in unit <adc_deser>.
    Set user-defined property "IFD_DELAY_VALUE =  AUTO" for instance <LVDS_buf_ADCPrev[4].LVDS_signal> in unit <adc_deser>.
    Set user-defined property "IOSTANDARD =  DEFAULT" for instance <LVDS_buf_ADCPrev[4].LVDS_signal> in unit <adc_deser>.
WARNING:Xst:752 - "D:/Users/Leon/Work/Japan/COMET/Electronics/trunk/FPGA/Pre-trigger_Xilinx/lib/adc_deser.vhd" line 106: Unconnected input port 'Rst' of component 'ISERDES_8bit' is tied to default value.
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <LVDS_buf_ADCPrev[5].LVDS_signal> in unit <adc_deser>.
    Set user-defined property "DIFF_TERM =  TRUE" for instance <LVDS_buf_ADCPrev[5].LVDS_signal> in unit <adc_deser>.
    Set user-defined property "DQS_BIAS =  FALSE" for instance <LVDS_buf_ADCPrev[5].LVDS_signal> in unit <adc_deser>.
    Set user-defined property "IBUF_DELAY_VALUE =  0" for instance <LVDS_buf_ADCPrev[5].LVDS_signal> in unit <adc_deser>.
    Set user-defined property "IBUF_LOW_PWR =  TRUE" for instance <LVDS_buf_ADCPrev[5].LVDS_signal> in unit <adc_deser>.
    Set user-defined property "IFD_DELAY_VALUE =  AUTO" for instance <LVDS_buf_ADCPrev[5].LVDS_signal> in unit <adc_deser>.
    Set user-defined property "IOSTANDARD =  DEFAULT" for instance <LVDS_buf_ADCPrev[5].LVDS_signal> in unit <adc_deser>.
WARNING:Xst:752 - "D:/Users/Leon/Work/Japan/COMET/Electronics/trunk/FPGA/Pre-trigger_Xilinx/lib/adc_deser.vhd" line 106: Unconnected input port 'Rst' of component 'ISERDES_8bit' is tied to default value.
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <LVDS_buf_ADCPrev[6].LVDS_signal> in unit <adc_deser>.
    Set user-defined property "DIFF_TERM =  TRUE" for instance <LVDS_buf_ADCPrev[6].LVDS_signal> in unit <adc_deser>.
    Set user-defined property "DQS_BIAS =  FALSE" for instance <LVDS_buf_ADCPrev[6].LVDS_signal> in unit <adc_deser>.
    Set user-defined property "IBUF_DELAY_VALUE =  0" for instance <LVDS_buf_ADCPrev[6].LVDS_signal> in unit <adc_deser>.
    Set user-defined property "IBUF_LOW_PWR =  TRUE" for instance <LVDS_buf_ADCPrev[6].LVDS_signal> in unit <adc_deser>.
    Set user-defined property "IFD_DELAY_VALUE =  AUTO" for instance <LVDS_buf_ADCPrev[6].LVDS_signal> in unit <adc_deser>.
    Set user-defined property "IOSTANDARD =  DEFAULT" for instance <LVDS_buf_ADCPrev[6].LVDS_signal> in unit <adc_deser>.
WARNING:Xst:752 - "D:/Users/Leon/Work/Japan/COMET/Electronics/trunk/FPGA/Pre-trigger_Xilinx/lib/adc_deser.vhd" line 106: Unconnected input port 'Rst' of component 'ISERDES_8bit' is tied to default value.
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <LVDS_buf_ADCPrev[7].LVDS_signal> in unit <adc_deser>.
    Set user-defined property "DIFF_TERM =  TRUE" for instance <LVDS_buf_ADCPrev[7].LVDS_signal> in unit <adc_deser>.
    Set user-defined property "DQS_BIAS =  FALSE" for instance <LVDS_buf_ADCPrev[7].LVDS_signal> in unit <adc_deser>.
    Set user-defined property "IBUF_DELAY_VALUE =  0" for instance <LVDS_buf_ADCPrev[7].LVDS_signal> in unit <adc_deser>.
    Set user-defined property "IBUF_LOW_PWR =  TRUE" for instance <LVDS_buf_ADCPrev[7].LVDS_signal> in unit <adc_deser>.
    Set user-defined property "IFD_DELAY_VALUE =  AUTO" for instance <LVDS_buf_ADCPrev[7].LVDS_signal> in unit <adc_deser>.
    Set user-defined property "IOSTANDARD =  DEFAULT" for instance <LVDS_buf_ADCPrev[7].LVDS_signal> in unit <adc_deser>.
WARNING:Xst:752 - "D:/Users/Leon/Work/Japan/COMET/Electronics/trunk/FPGA/Pre-trigger_Xilinx/lib/adc_deser.vhd" line 106: Unconnected input port 'Rst' of component 'ISERDES_8bit' is tied to default value.
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <LVDS_buf_ADCPrev[8].LVDS_signal> in unit <adc_deser>.
    Set user-defined property "DIFF_TERM =  TRUE" for instance <LVDS_buf_ADCPrev[8].LVDS_signal> in unit <adc_deser>.
    Set user-defined property "DQS_BIAS =  FALSE" for instance <LVDS_buf_ADCPrev[8].LVDS_signal> in unit <adc_deser>.
    Set user-defined property "IBUF_DELAY_VALUE =  0" for instance <LVDS_buf_ADCPrev[8].LVDS_signal> in unit <adc_deser>.
    Set user-defined property "IBUF_LOW_PWR =  TRUE" for instance <LVDS_buf_ADCPrev[8].LVDS_signal> in unit <adc_deser>.
    Set user-defined property "IFD_DELAY_VALUE =  AUTO" for instance <LVDS_buf_ADCPrev[8].LVDS_signal> in unit <adc_deser>.
    Set user-defined property "IOSTANDARD =  DEFAULT" for instance <LVDS_buf_ADCPrev[8].LVDS_signal> in unit <adc_deser>.
WARNING:Xst:752 - "D:/Users/Leon/Work/Japan/COMET/Electronics/trunk/FPGA/Pre-trigger_Xilinx/lib/adc_deser.vhd" line 106: Unconnected input port 'Rst' of component 'ISERDES_8bit' is tied to default value.
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <LVDS_buf_ADCPrev[9].LVDS_signal> in unit <adc_deser>.
    Set user-defined property "DIFF_TERM =  TRUE" for instance <LVDS_buf_ADCPrev[9].LVDS_signal> in unit <adc_deser>.
    Set user-defined property "DQS_BIAS =  FALSE" for instance <LVDS_buf_ADCPrev[9].LVDS_signal> in unit <adc_deser>.
    Set user-defined property "IBUF_DELAY_VALUE =  0" for instance <LVDS_buf_ADCPrev[9].LVDS_signal> in unit <adc_deser>.
    Set user-defined property "IBUF_LOW_PWR =  TRUE" for instance <LVDS_buf_ADCPrev[9].LVDS_signal> in unit <adc_deser>.
    Set user-defined property "IFD_DELAY_VALUE =  AUTO" for instance <LVDS_buf_ADCPrev[9].LVDS_signal> in unit <adc_deser>.
    Set user-defined property "IOSTANDARD =  DEFAULT" for instance <LVDS_buf_ADCPrev[9].LVDS_signal> in unit <adc_deser>.
WARNING:Xst:752 - "D:/Users/Leon/Work/Japan/COMET/Electronics/trunk/FPGA/Pre-trigger_Xilinx/lib/adc_deser.vhd" line 106: Unconnected input port 'Rst' of component 'ISERDES_8bit' is tied to default value.
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <LVDS_buf_ADCPrev[10].LVDS_signal> in unit <adc_deser>.
    Set user-defined property "DIFF_TERM =  TRUE" for instance <LVDS_buf_ADCPrev[10].LVDS_signal> in unit <adc_deser>.
    Set user-defined property "DQS_BIAS =  FALSE" for instance <LVDS_buf_ADCPrev[10].LVDS_signal> in unit <adc_deser>.
    Set user-defined property "IBUF_DELAY_VALUE =  0" for instance <LVDS_buf_ADCPrev[10].LVDS_signal> in unit <adc_deser>.
    Set user-defined property "IBUF_LOW_PWR =  TRUE" for instance <LVDS_buf_ADCPrev[10].LVDS_signal> in unit <adc_deser>.
    Set user-defined property "IFD_DELAY_VALUE =  AUTO" for instance <LVDS_buf_ADCPrev[10].LVDS_signal> in unit <adc_deser>.
    Set user-defined property "IOSTANDARD =  DEFAULT" for instance <LVDS_buf_ADCPrev[10].LVDS_signal> in unit <adc_deser>.
WARNING:Xst:752 - "D:/Users/Leon/Work/Japan/COMET/Electronics/trunk/FPGA/Pre-trigger_Xilinx/lib/adc_deser.vhd" line 106: Unconnected input port 'Rst' of component 'ISERDES_8bit' is tied to default value.
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <LVDS_buf_ADCPrev[11].LVDS_signal> in unit <adc_deser>.
    Set user-defined property "DIFF_TERM =  TRUE" for instance <LVDS_buf_ADCPrev[11].LVDS_signal> in unit <adc_deser>.
    Set user-defined property "DQS_BIAS =  FALSE" for instance <LVDS_buf_ADCPrev[11].LVDS_signal> in unit <adc_deser>.
    Set user-defined property "IBUF_DELAY_VALUE =  0" for instance <LVDS_buf_ADCPrev[11].LVDS_signal> in unit <adc_deser>.
    Set user-defined property "IBUF_LOW_PWR =  TRUE" for instance <LVDS_buf_ADCPrev[11].LVDS_signal> in unit <adc_deser>.
    Set user-defined property "IFD_DELAY_VALUE =  AUTO" for instance <LVDS_buf_ADCPrev[11].LVDS_signal> in unit <adc_deser>.
    Set user-defined property "IOSTANDARD =  DEFAULT" for instance <LVDS_buf_ADCPrev[11].LVDS_signal> in unit <adc_deser>.
WARNING:Xst:752 - "D:/Users/Leon/Work/Japan/COMET/Electronics/trunk/FPGA/Pre-trigger_Xilinx/lib/adc_deser.vhd" line 106: Unconnected input port 'Rst' of component 'ISERDES_8bit' is tied to default value.
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <LVDS_ADC_DCO[0].LVDS_signal> in unit <adc_deser>.
    Set user-defined property "DIFF_TERM =  TRUE" for instance <LVDS_ADC_DCO[0].LVDS_signal> in unit <adc_deser>.
    Set user-defined property "IBUF_DELAY_VALUE =  0" for instance <LVDS_ADC_DCO[0].LVDS_signal> in unit <adc_deser>.
    Set user-defined property "IBUF_LOW_PWR =  TRUE" for instance <LVDS_ADC_DCO[0].LVDS_signal> in unit <adc_deser>.
    Set user-defined property "IOSTANDARD =  DEFAULT" for instance <LVDS_ADC_DCO[0].LVDS_signal> in unit <adc_deser>.
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <LVDS_ADC_DCO[1].LVDS_signal> in unit <adc_deser>.
    Set user-defined property "DIFF_TERM =  TRUE" for instance <LVDS_ADC_DCO[1].LVDS_signal> in unit <adc_deser>.
    Set user-defined property "IBUF_DELAY_VALUE =  0" for instance <LVDS_ADC_DCO[1].LVDS_signal> in unit <adc_deser>.
    Set user-defined property "IBUF_LOW_PWR =  TRUE" for instance <LVDS_ADC_DCO[1].LVDS_signal> in unit <adc_deser>.
    Set user-defined property "IOSTANDARD =  DEFAULT" for instance <LVDS_ADC_DCO[1].LVDS_signal> in unit <adc_deser>.
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <LVDS_ADC_DCO[2].LVDS_signal> in unit <adc_deser>.
    Set user-defined property "DIFF_TERM =  TRUE" for instance <LVDS_ADC_DCO[2].LVDS_signal> in unit <adc_deser>.
    Set user-defined property "IBUF_DELAY_VALUE =  0" for instance <LVDS_ADC_DCO[2].LVDS_signal> in unit <adc_deser>.
    Set user-defined property "IBUF_LOW_PWR =  TRUE" for instance <LVDS_ADC_DCO[2].LVDS_signal> in unit <adc_deser>.
    Set user-defined property "IOSTANDARD =  DEFAULT" for instance <LVDS_ADC_DCO[2].LVDS_signal> in unit <adc_deser>.
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <LVDS_ADC_DCO[3].LVDS_signal> in unit <adc_deser>.
    Set user-defined property "DIFF_TERM =  TRUE" for instance <LVDS_ADC_DCO[3].LVDS_signal> in unit <adc_deser>.
    Set user-defined property "IBUF_DELAY_VALUE =  0" for instance <LVDS_ADC_DCO[3].LVDS_signal> in unit <adc_deser>.
    Set user-defined property "IBUF_LOW_PWR =  TRUE" for instance <LVDS_ADC_DCO[3].LVDS_signal> in unit <adc_deser>.
    Set user-defined property "IOSTANDARD =  DEFAULT" for instance <LVDS_ADC_DCO[3].LVDS_signal> in unit <adc_deser>.
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <LVDS_ADC_DCO[4].LVDS_signal> in unit <adc_deser>.
    Set user-defined property "DIFF_TERM =  TRUE" for instance <LVDS_ADC_DCO[4].LVDS_signal> in unit <adc_deser>.
    Set user-defined property "IBUF_DELAY_VALUE =  0" for instance <LVDS_ADC_DCO[4].LVDS_signal> in unit <adc_deser>.
    Set user-defined property "IBUF_LOW_PWR =  TRUE" for instance <LVDS_ADC_DCO[4].LVDS_signal> in unit <adc_deser>.
    Set user-defined property "IOSTANDARD =  DEFAULT" for instance <LVDS_ADC_DCO[4].LVDS_signal> in unit <adc_deser>.
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <LVDS_ADC_DCO[5].LVDS_signal> in unit <adc_deser>.
    Set user-defined property "DIFF_TERM =  TRUE" for instance <LVDS_ADC_DCO[5].LVDS_signal> in unit <adc_deser>.
    Set user-defined property "IBUF_DELAY_VALUE =  0" for instance <LVDS_ADC_DCO[5].LVDS_signal> in unit <adc_deser>.
    Set user-defined property "IBUF_LOW_PWR =  TRUE" for instance <LVDS_ADC_DCO[5].LVDS_signal> in unit <adc_deser>.
    Set user-defined property "IOSTANDARD =  DEFAULT" for instance <LVDS_ADC_DCO[5].LVDS_signal> in unit <adc_deser>.
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <LVDS_ADC_DCO[6].LVDS_signal> in unit <adc_deser>.
    Set user-defined property "DIFF_TERM =  TRUE" for instance <LVDS_ADC_DCO[6].LVDS_signal> in unit <adc_deser>.
    Set user-defined property "IBUF_DELAY_VALUE =  0" for instance <LVDS_ADC_DCO[6].LVDS_signal> in unit <adc_deser>.
    Set user-defined property "IBUF_LOW_PWR =  TRUE" for instance <LVDS_ADC_DCO[6].LVDS_signal> in unit <adc_deser>.
    Set user-defined property "IOSTANDARD =  DEFAULT" for instance <LVDS_ADC_DCO[6].LVDS_signal> in unit <adc_deser>.
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <LVDS_ADC_DCO[7].LVDS_signal> in unit <adc_deser>.
    Set user-defined property "DIFF_TERM =  TRUE" for instance <LVDS_ADC_DCO[7].LVDS_signal> in unit <adc_deser>.
    Set user-defined property "IBUF_DELAY_VALUE =  0" for instance <LVDS_ADC_DCO[7].LVDS_signal> in unit <adc_deser>.
    Set user-defined property "IBUF_LOW_PWR =  TRUE" for instance <LVDS_ADC_DCO[7].LVDS_signal> in unit <adc_deser>.
    Set user-defined property "IOSTANDARD =  DEFAULT" for instance <LVDS_ADC_DCO[7].LVDS_signal> in unit <adc_deser>.
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <LVDS_ADC_DCO[8].LVDS_signal> in unit <adc_deser>.
    Set user-defined property "DIFF_TERM =  TRUE" for instance <LVDS_ADC_DCO[8].LVDS_signal> in unit <adc_deser>.
    Set user-defined property "IBUF_DELAY_VALUE =  0" for instance <LVDS_ADC_DCO[8].LVDS_signal> in unit <adc_deser>.
    Set user-defined property "IBUF_LOW_PWR =  TRUE" for instance <LVDS_ADC_DCO[8].LVDS_signal> in unit <adc_deser>.
    Set user-defined property "IOSTANDARD =  DEFAULT" for instance <LVDS_ADC_DCO[8].LVDS_signal> in unit <adc_deser>.
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <LVDS_ADC_DCO[9].LVDS_signal> in unit <adc_deser>.
    Set user-defined property "DIFF_TERM =  TRUE" for instance <LVDS_ADC_DCO[9].LVDS_signal> in unit <adc_deser>.
    Set user-defined property "IBUF_DELAY_VALUE =  0" for instance <LVDS_ADC_DCO[9].LVDS_signal> in unit <adc_deser>.
    Set user-defined property "IBUF_LOW_PWR =  TRUE" for instance <LVDS_ADC_DCO[9].LVDS_signal> in unit <adc_deser>.
    Set user-defined property "IOSTANDARD =  DEFAULT" for instance <LVDS_ADC_DCO[9].LVDS_signal> in unit <adc_deser>.
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <LVDS_ADC_DCO[10].LVDS_signal> in unit <adc_deser>.
    Set user-defined property "DIFF_TERM =  TRUE" for instance <LVDS_ADC_DCO[10].LVDS_signal> in unit <adc_deser>.
    Set user-defined property "IBUF_DELAY_VALUE =  0" for instance <LVDS_ADC_DCO[10].LVDS_signal> in unit <adc_deser>.
    Set user-defined property "IBUF_LOW_PWR =  TRUE" for instance <LVDS_ADC_DCO[10].LVDS_signal> in unit <adc_deser>.
    Set user-defined property "IOSTANDARD =  DEFAULT" for instance <LVDS_ADC_DCO[10].LVDS_signal> in unit <adc_deser>.
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <LVDS_ADC_DCO[11].LVDS_signal> in unit <adc_deser>.
    Set user-defined property "DIFF_TERM =  TRUE" for instance <LVDS_ADC_DCO[11].LVDS_signal> in unit <adc_deser>.
    Set user-defined property "IBUF_DELAY_VALUE =  0" for instance <LVDS_ADC_DCO[11].LVDS_signal> in unit <adc_deser>.
    Set user-defined property "IBUF_LOW_PWR =  TRUE" for instance <LVDS_ADC_DCO[11].LVDS_signal> in unit <adc_deser>.
    Set user-defined property "IOSTANDARD =  DEFAULT" for instance <LVDS_ADC_DCO[11].LVDS_signal> in unit <adc_deser>.
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <LVDS_ADC_DCO[12].LVDS_signal> in unit <adc_deser>.
    Set user-defined property "DIFF_TERM =  TRUE" for instance <LVDS_ADC_DCO[12].LVDS_signal> in unit <adc_deser>.
    Set user-defined property "IBUF_DELAY_VALUE =  0" for instance <LVDS_ADC_DCO[12].LVDS_signal> in unit <adc_deser>.
    Set user-defined property "IBUF_LOW_PWR =  TRUE" for instance <LVDS_ADC_DCO[12].LVDS_signal> in unit <adc_deser>.
    Set user-defined property "IOSTANDARD =  DEFAULT" for instance <LVDS_ADC_DCO[12].LVDS_signal> in unit <adc_deser>.
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <LVDS_ADC_DCO[13].LVDS_signal> in unit <adc_deser>.
    Set user-defined property "DIFF_TERM =  TRUE" for instance <LVDS_ADC_DCO[13].LVDS_signal> in unit <adc_deser>.
    Set user-defined property "IBUF_DELAY_VALUE =  0" for instance <LVDS_ADC_DCO[13].LVDS_signal> in unit <adc_deser>.
    Set user-defined property "IBUF_LOW_PWR =  TRUE" for instance <LVDS_ADC_DCO[13].LVDS_signal> in unit <adc_deser>.
    Set user-defined property "IOSTANDARD =  DEFAULT" for instance <LVDS_ADC_DCO[13].LVDS_signal> in unit <adc_deser>.
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <LVDS_ADC_DCO[14].LVDS_signal> in unit <adc_deser>.
    Set user-defined property "DIFF_TERM =  TRUE" for instance <LVDS_ADC_DCO[14].LVDS_signal> in unit <adc_deser>.
    Set user-defined property "IBUF_DELAY_VALUE =  0" for instance <LVDS_ADC_DCO[14].LVDS_signal> in unit <adc_deser>.
    Set user-defined property "IBUF_LOW_PWR =  TRUE" for instance <LVDS_ADC_DCO[14].LVDS_signal> in unit <adc_deser>.
    Set user-defined property "IOSTANDARD =  DEFAULT" for instance <LVDS_ADC_DCO[14].LVDS_signal> in unit <adc_deser>.
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <LVDS_ADC_DCO[15].LVDS_signal> in unit <adc_deser>.
    Set user-defined property "DIFF_TERM =  TRUE" for instance <LVDS_ADC_DCO[15].LVDS_signal> in unit <adc_deser>.
    Set user-defined property "IBUF_DELAY_VALUE =  0" for instance <LVDS_ADC_DCO[15].LVDS_signal> in unit <adc_deser>.
    Set user-defined property "IBUF_LOW_PWR =  TRUE" for instance <LVDS_ADC_DCO[15].LVDS_signal> in unit <adc_deser>.
    Set user-defined property "IOSTANDARD =  DEFAULT" for instance <LVDS_ADC_DCO[15].LVDS_signal> in unit <adc_deser>.
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <LVDS_ADC_DCO[16].LVDS_signal> in unit <adc_deser>.
    Set user-defined property "DIFF_TERM =  TRUE" for instance <LVDS_ADC_DCO[16].LVDS_signal> in unit <adc_deser>.
    Set user-defined property "IBUF_DELAY_VALUE =  0" for instance <LVDS_ADC_DCO[16].LVDS_signal> in unit <adc_deser>.
    Set user-defined property "IBUF_LOW_PWR =  TRUE" for instance <LVDS_ADC_DCO[16].LVDS_signal> in unit <adc_deser>.
    Set user-defined property "IOSTANDARD =  DEFAULT" for instance <LVDS_ADC_DCO[16].LVDS_signal> in unit <adc_deser>.
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <LVDS_ADC_DCO[17].LVDS_signal> in unit <adc_deser>.
    Set user-defined property "DIFF_TERM =  TRUE" for instance <LVDS_ADC_DCO[17].LVDS_signal> in unit <adc_deser>.
    Set user-defined property "IBUF_DELAY_VALUE =  0" for instance <LVDS_ADC_DCO[17].LVDS_signal> in unit <adc_deser>.
    Set user-defined property "IBUF_LOW_PWR =  TRUE" for instance <LVDS_ADC_DCO[17].LVDS_signal> in unit <adc_deser>.
    Set user-defined property "IOSTANDARD =  DEFAULT" for instance <LVDS_ADC_DCO[17].LVDS_signal> in unit <adc_deser>.
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <LVDS_ADC_DCO[18].LVDS_signal> in unit <adc_deser>.
    Set user-defined property "DIFF_TERM =  TRUE" for instance <LVDS_ADC_DCO[18].LVDS_signal> in unit <adc_deser>.
    Set user-defined property "IBUF_DELAY_VALUE =  0" for instance <LVDS_ADC_DCO[18].LVDS_signal> in unit <adc_deser>.
    Set user-defined property "IBUF_LOW_PWR =  TRUE" for instance <LVDS_ADC_DCO[18].LVDS_signal> in unit <adc_deser>.
    Set user-defined property "IOSTANDARD =  DEFAULT" for instance <LVDS_ADC_DCO[18].LVDS_signal> in unit <adc_deser>.
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <LVDS_ADC_DCO[19].LVDS_signal> in unit <adc_deser>.
    Set user-defined property "DIFF_TERM =  TRUE" for instance <LVDS_ADC_DCO[19].LVDS_signal> in unit <adc_deser>.
    Set user-defined property "IBUF_DELAY_VALUE =  0" for instance <LVDS_ADC_DCO[19].LVDS_signal> in unit <adc_deser>.
    Set user-defined property "IBUF_LOW_PWR =  TRUE" for instance <LVDS_ADC_DCO[19].LVDS_signal> in unit <adc_deser>.
    Set user-defined property "IOSTANDARD =  DEFAULT" for instance <LVDS_ADC_DCO[19].LVDS_signal> in unit <adc_deser>.
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <LVDS_ADC_DCO[20].LVDS_signal> in unit <adc_deser>.
    Set user-defined property "DIFF_TERM =  TRUE" for instance <LVDS_ADC_DCO[20].LVDS_signal> in unit <adc_deser>.
    Set user-defined property "IBUF_DELAY_VALUE =  0" for instance <LVDS_ADC_DCO[20].LVDS_signal> in unit <adc_deser>.
    Set user-defined property "IBUF_LOW_PWR =  TRUE" for instance <LVDS_ADC_DCO[20].LVDS_signal> in unit <adc_deser>.
    Set user-defined property "IOSTANDARD =  DEFAULT" for instance <LVDS_ADC_DCO[20].LVDS_signal> in unit <adc_deser>.
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <LVDS_ADC_DCO[21].LVDS_signal> in unit <adc_deser>.
    Set user-defined property "DIFF_TERM =  TRUE" for instance <LVDS_ADC_DCO[21].LVDS_signal> in unit <adc_deser>.
    Set user-defined property "IBUF_DELAY_VALUE =  0" for instance <LVDS_ADC_DCO[21].LVDS_signal> in unit <adc_deser>.
    Set user-defined property "IBUF_LOW_PWR =  TRUE" for instance <LVDS_ADC_DCO[21].LVDS_signal> in unit <adc_deser>.
    Set user-defined property "IOSTANDARD =  DEFAULT" for instance <LVDS_ADC_DCO[21].LVDS_signal> in unit <adc_deser>.
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <LVDS_ADC_DCO[22].LVDS_signal> in unit <adc_deser>.
    Set user-defined property "DIFF_TERM =  TRUE" for instance <LVDS_ADC_DCO[22].LVDS_signal> in unit <adc_deser>.
    Set user-defined property "IBUF_DELAY_VALUE =  0" for instance <LVDS_ADC_DCO[22].LVDS_signal> in unit <adc_deser>.
    Set user-defined property "IBUF_LOW_PWR =  TRUE" for instance <LVDS_ADC_DCO[22].LVDS_signal> in unit <adc_deser>.
    Set user-defined property "IOSTANDARD =  DEFAULT" for instance <LVDS_ADC_DCO[22].LVDS_signal> in unit <adc_deser>.
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <LVDS_ADC_DCO[23].LVDS_signal> in unit <adc_deser>.
    Set user-defined property "DIFF_TERM =  TRUE" for instance <LVDS_ADC_DCO[23].LVDS_signal> in unit <adc_deser>.
    Set user-defined property "IBUF_DELAY_VALUE =  0" for instance <LVDS_ADC_DCO[23].LVDS_signal> in unit <adc_deser>.
    Set user-defined property "IBUF_LOW_PWR =  TRUE" for instance <LVDS_ADC_DCO[23].LVDS_signal> in unit <adc_deser>.
    Set user-defined property "IOSTANDARD =  DEFAULT" for instance <LVDS_ADC_DCO[23].LVDS_signal> in unit <adc_deser>.
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <LVDS_ADC_DCO[24].LVDS_signal> in unit <adc_deser>.
    Set user-defined property "DIFF_TERM =  TRUE" for instance <LVDS_ADC_DCO[24].LVDS_signal> in unit <adc_deser>.
    Set user-defined property "IBUF_DELAY_VALUE =  0" for instance <LVDS_ADC_DCO[24].LVDS_signal> in unit <adc_deser>.
    Set user-defined property "IBUF_LOW_PWR =  TRUE" for instance <LVDS_ADC_DCO[24].LVDS_signal> in unit <adc_deser>.
    Set user-defined property "IOSTANDARD =  DEFAULT" for instance <LVDS_ADC_DCO[24].LVDS_signal> in unit <adc_deser>.
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <LVDS_ADC_DCO[25].LVDS_signal> in unit <adc_deser>.
    Set user-defined property "DIFF_TERM =  TRUE" for instance <LVDS_ADC_DCO[25].LVDS_signal> in unit <adc_deser>.
    Set user-defined property "IBUF_DELAY_VALUE =  0" for instance <LVDS_ADC_DCO[25].LVDS_signal> in unit <adc_deser>.
    Set user-defined property "IBUF_LOW_PWR =  TRUE" for instance <LVDS_ADC_DCO[25].LVDS_signal> in unit <adc_deser>.
    Set user-defined property "IOSTANDARD =  DEFAULT" for instance <LVDS_ADC_DCO[25].LVDS_signal> in unit <adc_deser>.
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <LVDS_ADC_DCO[26].LVDS_signal> in unit <adc_deser>.
    Set user-defined property "DIFF_TERM =  TRUE" for instance <LVDS_ADC_DCO[26].LVDS_signal> in unit <adc_deser>.
    Set user-defined property "IBUF_DELAY_VALUE =  0" for instance <LVDS_ADC_DCO[26].LVDS_signal> in unit <adc_deser>.
    Set user-defined property "IBUF_LOW_PWR =  TRUE" for instance <LVDS_ADC_DCO[26].LVDS_signal> in unit <adc_deser>.
    Set user-defined property "IOSTANDARD =  DEFAULT" for instance <LVDS_ADC_DCO[26].LVDS_signal> in unit <adc_deser>.
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <LVDS_ADC_DCO[27].LVDS_signal> in unit <adc_deser>.
    Set user-defined property "DIFF_TERM =  TRUE" for instance <LVDS_ADC_DCO[27].LVDS_signal> in unit <adc_deser>.
    Set user-defined property "IBUF_DELAY_VALUE =  0" for instance <LVDS_ADC_DCO[27].LVDS_signal> in unit <adc_deser>.
    Set user-defined property "IBUF_LOW_PWR =  TRUE" for instance <LVDS_ADC_DCO[27].LVDS_signal> in unit <adc_deser>.
    Set user-defined property "IOSTANDARD =  DEFAULT" for instance <LVDS_ADC_DCO[27].LVDS_signal> in unit <adc_deser>.
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <LVDS_ADC_DCO[28].LVDS_signal> in unit <adc_deser>.
    Set user-defined property "DIFF_TERM =  TRUE" for instance <LVDS_ADC_DCO[28].LVDS_signal> in unit <adc_deser>.
    Set user-defined property "IBUF_DELAY_VALUE =  0" for instance <LVDS_ADC_DCO[28].LVDS_signal> in unit <adc_deser>.
    Set user-defined property "IBUF_LOW_PWR =  TRUE" for instance <LVDS_ADC_DCO[28].LVDS_signal> in unit <adc_deser>.
    Set user-defined property "IOSTANDARD =  DEFAULT" for instance <LVDS_ADC_DCO[28].LVDS_signal> in unit <adc_deser>.
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <LVDS_ADC_DCO[29].LVDS_signal> in unit <adc_deser>.
    Set user-defined property "DIFF_TERM =  TRUE" for instance <LVDS_ADC_DCO[29].LVDS_signal> in unit <adc_deser>.
    Set user-defined property "IBUF_DELAY_VALUE =  0" for instance <LVDS_ADC_DCO[29].LVDS_signal> in unit <adc_deser>.
    Set user-defined property "IBUF_LOW_PWR =  TRUE" for instance <LVDS_ADC_DCO[29].LVDS_signal> in unit <adc_deser>.
    Set user-defined property "IOSTANDARD =  DEFAULT" for instance <LVDS_ADC_DCO[29].LVDS_signal> in unit <adc_deser>.
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <LVDS_ADC_DCO[30].LVDS_signal> in unit <adc_deser>.
    Set user-defined property "DIFF_TERM =  TRUE" for instance <LVDS_ADC_DCO[30].LVDS_signal> in unit <adc_deser>.
    Set user-defined property "IBUF_DELAY_VALUE =  0" for instance <LVDS_ADC_DCO[30].LVDS_signal> in unit <adc_deser>.
    Set user-defined property "IBUF_LOW_PWR =  TRUE" for instance <LVDS_ADC_DCO[30].LVDS_signal> in unit <adc_deser>.
    Set user-defined property "IOSTANDARD =  DEFAULT" for instance <LVDS_ADC_DCO[30].LVDS_signal> in unit <adc_deser>.
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <LVDS_ADC_DCO[31].LVDS_signal> in unit <adc_deser>.
    Set user-defined property "DIFF_TERM =  TRUE" for instance <LVDS_ADC_DCO[31].LVDS_signal> in unit <adc_deser>.
    Set user-defined property "IBUF_DELAY_VALUE =  0" for instance <LVDS_ADC_DCO[31].LVDS_signal> in unit <adc_deser>.
    Set user-defined property "IBUF_LOW_PWR =  TRUE" for instance <LVDS_ADC_DCO[31].LVDS_signal> in unit <adc_deser>.
    Set user-defined property "IOSTANDARD =  DEFAULT" for instance <LVDS_ADC_DCO[31].LVDS_signal> in unit <adc_deser>.
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <LVDS_ADC_FCO[0].LVDS_signal> in unit <adc_deser>.
    Set user-defined property "DIFF_TERM =  TRUE" for instance <LVDS_ADC_FCO[0].LVDS_signal> in unit <adc_deser>.
    Set user-defined property "IBUF_DELAY_VALUE =  0" for instance <LVDS_ADC_FCO[0].LVDS_signal> in unit <adc_deser>.
    Set user-defined property "IBUF_LOW_PWR =  TRUE" for instance <LVDS_ADC_FCO[0].LVDS_signal> in unit <adc_deser>.
    Set user-defined property "IOSTANDARD =  DEFAULT" for instance <LVDS_ADC_FCO[0].LVDS_signal> in unit <adc_deser>.
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <LVDS_ADC_FCO[1].LVDS_signal> in unit <adc_deser>.
    Set user-defined property "DIFF_TERM =  TRUE" for instance <LVDS_ADC_FCO[1].LVDS_signal> in unit <adc_deser>.
    Set user-defined property "IBUF_DELAY_VALUE =  0" for instance <LVDS_ADC_FCO[1].LVDS_signal> in unit <adc_deser>.
    Set user-defined property "IBUF_LOW_PWR =  TRUE" for instance <LVDS_ADC_FCO[1].LVDS_signal> in unit <adc_deser>.
    Set user-defined property "IOSTANDARD =  DEFAULT" for instance <LVDS_ADC_FCO[1].LVDS_signal> in unit <adc_deser>.
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <LVDS_ADC_FCO[2].LVDS_signal> in unit <adc_deser>.
    Set user-defined property "DIFF_TERM =  TRUE" for instance <LVDS_ADC_FCO[2].LVDS_signal> in unit <adc_deser>.
    Set user-defined property "IBUF_DELAY_VALUE =  0" for instance <LVDS_ADC_FCO[2].LVDS_signal> in unit <adc_deser>.
    Set user-defined property "IBUF_LOW_PWR =  TRUE" for instance <LVDS_ADC_FCO[2].LVDS_signal> in unit <adc_deser>.
    Set user-defined property "IOSTANDARD =  DEFAULT" for instance <LVDS_ADC_FCO[2].LVDS_signal> in unit <adc_deser>.
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <LVDS_ADC_FCO[3].LVDS_signal> in unit <adc_deser>.
    Set user-defined property "DIFF_TERM =  TRUE" for instance <LVDS_ADC_FCO[3].LVDS_signal> in unit <adc_deser>.
    Set user-defined property "IBUF_DELAY_VALUE =  0" for instance <LVDS_ADC_FCO[3].LVDS_signal> in unit <adc_deser>.
    Set user-defined property "IBUF_LOW_PWR =  TRUE" for instance <LVDS_ADC_FCO[3].LVDS_signal> in unit <adc_deser>.
    Set user-defined property "IOSTANDARD =  DEFAULT" for instance <LVDS_ADC_FCO[3].LVDS_signal> in unit <adc_deser>.
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <LVDS_ADC_FCO[4].LVDS_signal> in unit <adc_deser>.
    Set user-defined property "DIFF_TERM =  TRUE" for instance <LVDS_ADC_FCO[4].LVDS_signal> in unit <adc_deser>.
    Set user-defined property "IBUF_DELAY_VALUE =  0" for instance <LVDS_ADC_FCO[4].LVDS_signal> in unit <adc_deser>.
    Set user-defined property "IBUF_LOW_PWR =  TRUE" for instance <LVDS_ADC_FCO[4].LVDS_signal> in unit <adc_deser>.
    Set user-defined property "IOSTANDARD =  DEFAULT" for instance <LVDS_ADC_FCO[4].LVDS_signal> in unit <adc_deser>.
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <LVDS_ADC_FCO[5].LVDS_signal> in unit <adc_deser>.
    Set user-defined property "DIFF_TERM =  TRUE" for instance <LVDS_ADC_FCO[5].LVDS_signal> in unit <adc_deser>.
    Set user-defined property "IBUF_DELAY_VALUE =  0" for instance <LVDS_ADC_FCO[5].LVDS_signal> in unit <adc_deser>.
    Set user-defined property "IBUF_LOW_PWR =  TRUE" for instance <LVDS_ADC_FCO[5].LVDS_signal> in unit <adc_deser>.
    Set user-defined property "IOSTANDARD =  DEFAULT" for instance <LVDS_ADC_FCO[5].LVDS_signal> in unit <adc_deser>.
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <LVDS_ADC_FCO[6].LVDS_signal> in unit <adc_deser>.
    Set user-defined property "DIFF_TERM =  TRUE" for instance <LVDS_ADC_FCO[6].LVDS_signal> in unit <adc_deser>.
    Set user-defined property "IBUF_DELAY_VALUE =  0" for instance <LVDS_ADC_FCO[6].LVDS_signal> in unit <adc_deser>.
    Set user-defined property "IBUF_LOW_PWR =  TRUE" for instance <LVDS_ADC_FCO[6].LVDS_signal> in unit <adc_deser>.
    Set user-defined property "IOSTANDARD =  DEFAULT" for instance <LVDS_ADC_FCO[6].LVDS_signal> in unit <adc_deser>.
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <LVDS_ADC_FCO[7].LVDS_signal> in unit <adc_deser>.
    Set user-defined property "DIFF_TERM =  TRUE" for instance <LVDS_ADC_FCO[7].LVDS_signal> in unit <adc_deser>.
    Set user-defined property "IBUF_DELAY_VALUE =  0" for instance <LVDS_ADC_FCO[7].LVDS_signal> in unit <adc_deser>.
    Set user-defined property "IBUF_LOW_PWR =  TRUE" for instance <LVDS_ADC_FCO[7].LVDS_signal> in unit <adc_deser>.
    Set user-defined property "IOSTANDARD =  DEFAULT" for instance <LVDS_ADC_FCO[7].LVDS_signal> in unit <adc_deser>.
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <LVDS_ADC_FCO[8].LVDS_signal> in unit <adc_deser>.
    Set user-defined property "DIFF_TERM =  TRUE" for instance <LVDS_ADC_FCO[8].LVDS_signal> in unit <adc_deser>.
    Set user-defined property "IBUF_DELAY_VALUE =  0" for instance <LVDS_ADC_FCO[8].LVDS_signal> in unit <adc_deser>.
    Set user-defined property "IBUF_LOW_PWR =  TRUE" for instance <LVDS_ADC_FCO[8].LVDS_signal> in unit <adc_deser>.
    Set user-defined property "IOSTANDARD =  DEFAULT" for instance <LVDS_ADC_FCO[8].LVDS_signal> in unit <adc_deser>.
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <LVDS_ADC_FCO[9].LVDS_signal> in unit <adc_deser>.
    Set user-defined property "DIFF_TERM =  TRUE" for instance <LVDS_ADC_FCO[9].LVDS_signal> in unit <adc_deser>.
    Set user-defined property "IBUF_DELAY_VALUE =  0" for instance <LVDS_ADC_FCO[9].LVDS_signal> in unit <adc_deser>.
    Set user-defined property "IBUF_LOW_PWR =  TRUE" for instance <LVDS_ADC_FCO[9].LVDS_signal> in unit <adc_deser>.
    Set user-defined property "IOSTANDARD =  DEFAULT" for instance <LVDS_ADC_FCO[9].LVDS_signal> in unit <adc_deser>.
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <LVDS_ADC_FCO[10].LVDS_signal> in unit <adc_deser>.
    Set user-defined property "DIFF_TERM =  TRUE" for instance <LVDS_ADC_FCO[10].LVDS_signal> in unit <adc_deser>.
    Set user-defined property "IBUF_DELAY_VALUE =  0" for instance <LVDS_ADC_FCO[10].LVDS_signal> in unit <adc_deser>.
    Set user-defined property "IBUF_LOW_PWR =  TRUE" for instance <LVDS_ADC_FCO[10].LVDS_signal> in unit <adc_deser>.
    Set user-defined property "IOSTANDARD =  DEFAULT" for instance <LVDS_ADC_FCO[10].LVDS_signal> in unit <adc_deser>.
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <LVDS_ADC_FCO[11].LVDS_signal> in unit <adc_deser>.
    Set user-defined property "DIFF_TERM =  TRUE" for instance <LVDS_ADC_FCO[11].LVDS_signal> in unit <adc_deser>.
    Set user-defined property "IBUF_DELAY_VALUE =  0" for instance <LVDS_ADC_FCO[11].LVDS_signal> in unit <adc_deser>.
    Set user-defined property "IBUF_LOW_PWR =  TRUE" for instance <LVDS_ADC_FCO[11].LVDS_signal> in unit <adc_deser>.
    Set user-defined property "IOSTANDARD =  DEFAULT" for instance <LVDS_ADC_FCO[11].LVDS_signal> in unit <adc_deser>.
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <LVDS_ADC_FCO[12].LVDS_signal> in unit <adc_deser>.
    Set user-defined property "DIFF_TERM =  TRUE" for instance <LVDS_ADC_FCO[12].LVDS_signal> in unit <adc_deser>.
    Set user-defined property "IBUF_DELAY_VALUE =  0" for instance <LVDS_ADC_FCO[12].LVDS_signal> in unit <adc_deser>.
    Set user-defined property "IBUF_LOW_PWR =  TRUE" for instance <LVDS_ADC_FCO[12].LVDS_signal> in unit <adc_deser>.
    Set user-defined property "IOSTANDARD =  DEFAULT" for instance <LVDS_ADC_FCO[12].LVDS_signal> in unit <adc_deser>.
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <LVDS_ADC_FCO[13].LVDS_signal> in unit <adc_deser>.
    Set user-defined property "DIFF_TERM =  TRUE" for instance <LVDS_ADC_FCO[13].LVDS_signal> in unit <adc_deser>.
    Set user-defined property "IBUF_DELAY_VALUE =  0" for instance <LVDS_ADC_FCO[13].LVDS_signal> in unit <adc_deser>.
    Set user-defined property "IBUF_LOW_PWR =  TRUE" for instance <LVDS_ADC_FCO[13].LVDS_signal> in unit <adc_deser>.
    Set user-defined property "IOSTANDARD =  DEFAULT" for instance <LVDS_ADC_FCO[13].LVDS_signal> in unit <adc_deser>.
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <LVDS_ADC_FCO[14].LVDS_signal> in unit <adc_deser>.
    Set user-defined property "DIFF_TERM =  TRUE" for instance <LVDS_ADC_FCO[14].LVDS_signal> in unit <adc_deser>.
    Set user-defined property "IBUF_DELAY_VALUE =  0" for instance <LVDS_ADC_FCO[14].LVDS_signal> in unit <adc_deser>.
    Set user-defined property "IBUF_LOW_PWR =  TRUE" for instance <LVDS_ADC_FCO[14].LVDS_signal> in unit <adc_deser>.
    Set user-defined property "IOSTANDARD =  DEFAULT" for instance <LVDS_ADC_FCO[14].LVDS_signal> in unit <adc_deser>.
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <LVDS_ADC_FCO[15].LVDS_signal> in unit <adc_deser>.
    Set user-defined property "DIFF_TERM =  TRUE" for instance <LVDS_ADC_FCO[15].LVDS_signal> in unit <adc_deser>.
    Set user-defined property "IBUF_DELAY_VALUE =  0" for instance <LVDS_ADC_FCO[15].LVDS_signal> in unit <adc_deser>.
    Set user-defined property "IBUF_LOW_PWR =  TRUE" for instance <LVDS_ADC_FCO[15].LVDS_signal> in unit <adc_deser>.
    Set user-defined property "IOSTANDARD =  DEFAULT" for instance <LVDS_ADC_FCO[15].LVDS_signal> in unit <adc_deser>.
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <LVDS_ADC_FCO[16].LVDS_signal> in unit <adc_deser>.
    Set user-defined property "DIFF_TERM =  TRUE" for instance <LVDS_ADC_FCO[16].LVDS_signal> in unit <adc_deser>.
    Set user-defined property "IBUF_DELAY_VALUE =  0" for instance <LVDS_ADC_FCO[16].LVDS_signal> in unit <adc_deser>.
    Set user-defined property "IBUF_LOW_PWR =  TRUE" for instance <LVDS_ADC_FCO[16].LVDS_signal> in unit <adc_deser>.
    Set user-defined property "IOSTANDARD =  DEFAULT" for instance <LVDS_ADC_FCO[16].LVDS_signal> in unit <adc_deser>.
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <LVDS_ADC_FCO[17].LVDS_signal> in unit <adc_deser>.
    Set user-defined property "DIFF_TERM =  TRUE" for instance <LVDS_ADC_FCO[17].LVDS_signal> in unit <adc_deser>.
    Set user-defined property "IBUF_DELAY_VALUE =  0" for instance <LVDS_ADC_FCO[17].LVDS_signal> in unit <adc_deser>.
    Set user-defined property "IBUF_LOW_PWR =  TRUE" for instance <LVDS_ADC_FCO[17].LVDS_signal> in unit <adc_deser>.
    Set user-defined property "IOSTANDARD =  DEFAULT" for instance <LVDS_ADC_FCO[17].LVDS_signal> in unit <adc_deser>.
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <LVDS_ADC_FCO[18].LVDS_signal> in unit <adc_deser>.
    Set user-defined property "DIFF_TERM =  TRUE" for instance <LVDS_ADC_FCO[18].LVDS_signal> in unit <adc_deser>.
    Set user-defined property "IBUF_DELAY_VALUE =  0" for instance <LVDS_ADC_FCO[18].LVDS_signal> in unit <adc_deser>.
    Set user-defined property "IBUF_LOW_PWR =  TRUE" for instance <LVDS_ADC_FCO[18].LVDS_signal> in unit <adc_deser>.
    Set user-defined property "IOSTANDARD =  DEFAULT" for instance <LVDS_ADC_FCO[18].LVDS_signal> in unit <adc_deser>.
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <LVDS_ADC_FCO[19].LVDS_signal> in unit <adc_deser>.
    Set user-defined property "DIFF_TERM =  TRUE" for instance <LVDS_ADC_FCO[19].LVDS_signal> in unit <adc_deser>.
    Set user-defined property "IBUF_DELAY_VALUE =  0" for instance <LVDS_ADC_FCO[19].LVDS_signal> in unit <adc_deser>.
    Set user-defined property "IBUF_LOW_PWR =  TRUE" for instance <LVDS_ADC_FCO[19].LVDS_signal> in unit <adc_deser>.
    Set user-defined property "IOSTANDARD =  DEFAULT" for instance <LVDS_ADC_FCO[19].LVDS_signal> in unit <adc_deser>.
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <LVDS_ADC_FCO[20].LVDS_signal> in unit <adc_deser>.
    Set user-defined property "DIFF_TERM =  TRUE" for instance <LVDS_ADC_FCO[20].LVDS_signal> in unit <adc_deser>.
    Set user-defined property "IBUF_DELAY_VALUE =  0" for instance <LVDS_ADC_FCO[20].LVDS_signal> in unit <adc_deser>.
    Set user-defined property "IBUF_LOW_PWR =  TRUE" for instance <LVDS_ADC_FCO[20].LVDS_signal> in unit <adc_deser>.
    Set user-defined property "IOSTANDARD =  DEFAULT" for instance <LVDS_ADC_FCO[20].LVDS_signal> in unit <adc_deser>.
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <LVDS_ADC_FCO[21].LVDS_signal> in unit <adc_deser>.
    Set user-defined property "DIFF_TERM =  TRUE" for instance <LVDS_ADC_FCO[21].LVDS_signal> in unit <adc_deser>.
    Set user-defined property "IBUF_DELAY_VALUE =  0" for instance <LVDS_ADC_FCO[21].LVDS_signal> in unit <adc_deser>.
    Set user-defined property "IBUF_LOW_PWR =  TRUE" for instance <LVDS_ADC_FCO[21].LVDS_signal> in unit <adc_deser>.
    Set user-defined property "IOSTANDARD =  DEFAULT" for instance <LVDS_ADC_FCO[21].LVDS_signal> in unit <adc_deser>.
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <LVDS_ADC_FCO[22].LVDS_signal> in unit <adc_deser>.
    Set user-defined property "DIFF_TERM =  TRUE" for instance <LVDS_ADC_FCO[22].LVDS_signal> in unit <adc_deser>.
    Set user-defined property "IBUF_DELAY_VALUE =  0" for instance <LVDS_ADC_FCO[22].LVDS_signal> in unit <adc_deser>.
    Set user-defined property "IBUF_LOW_PWR =  TRUE" for instance <LVDS_ADC_FCO[22].LVDS_signal> in unit <adc_deser>.
    Set user-defined property "IOSTANDARD =  DEFAULT" for instance <LVDS_ADC_FCO[22].LVDS_signal> in unit <adc_deser>.
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <LVDS_ADC_FCO[23].LVDS_signal> in unit <adc_deser>.
    Set user-defined property "DIFF_TERM =  TRUE" for instance <LVDS_ADC_FCO[23].LVDS_signal> in unit <adc_deser>.
    Set user-defined property "IBUF_DELAY_VALUE =  0" for instance <LVDS_ADC_FCO[23].LVDS_signal> in unit <adc_deser>.
    Set user-defined property "IBUF_LOW_PWR =  TRUE" for instance <LVDS_ADC_FCO[23].LVDS_signal> in unit <adc_deser>.
    Set user-defined property "IOSTANDARD =  DEFAULT" for instance <LVDS_ADC_FCO[23].LVDS_signal> in unit <adc_deser>.
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <LVDS_ADC_FCO[24].LVDS_signal> in unit <adc_deser>.
    Set user-defined property "DIFF_TERM =  TRUE" for instance <LVDS_ADC_FCO[24].LVDS_signal> in unit <adc_deser>.
    Set user-defined property "IBUF_DELAY_VALUE =  0" for instance <LVDS_ADC_FCO[24].LVDS_signal> in unit <adc_deser>.
    Set user-defined property "IBUF_LOW_PWR =  TRUE" for instance <LVDS_ADC_FCO[24].LVDS_signal> in unit <adc_deser>.
    Set user-defined property "IOSTANDARD =  DEFAULT" for instance <LVDS_ADC_FCO[24].LVDS_signal> in unit <adc_deser>.
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <LVDS_ADC_FCO[25].LVDS_signal> in unit <adc_deser>.
    Set user-defined property "DIFF_TERM =  TRUE" for instance <LVDS_ADC_FCO[25].LVDS_signal> in unit <adc_deser>.
    Set user-defined property "IBUF_DELAY_VALUE =  0" for instance <LVDS_ADC_FCO[25].LVDS_signal> in unit <adc_deser>.
    Set user-defined property "IBUF_LOW_PWR =  TRUE" for instance <LVDS_ADC_FCO[25].LVDS_signal> in unit <adc_deser>.
    Set user-defined property "IOSTANDARD =  DEFAULT" for instance <LVDS_ADC_FCO[25].LVDS_signal> in unit <adc_deser>.
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <LVDS_ADC_FCO[26].LVDS_signal> in unit <adc_deser>.
    Set user-defined property "DIFF_TERM =  TRUE" for instance <LVDS_ADC_FCO[26].LVDS_signal> in unit <adc_deser>.
    Set user-defined property "IBUF_DELAY_VALUE =  0" for instance <LVDS_ADC_FCO[26].LVDS_signal> in unit <adc_deser>.
    Set user-defined property "IBUF_LOW_PWR =  TRUE" for instance <LVDS_ADC_FCO[26].LVDS_signal> in unit <adc_deser>.
    Set user-defined property "IOSTANDARD =  DEFAULT" for instance <LVDS_ADC_FCO[26].LVDS_signal> in unit <adc_deser>.
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <LVDS_ADC_FCO[27].LVDS_signal> in unit <adc_deser>.
    Set user-defined property "DIFF_TERM =  TRUE" for instance <LVDS_ADC_FCO[27].LVDS_signal> in unit <adc_deser>.
    Set user-defined property "IBUF_DELAY_VALUE =  0" for instance <LVDS_ADC_FCO[27].LVDS_signal> in unit <adc_deser>.
    Set user-defined property "IBUF_LOW_PWR =  TRUE" for instance <LVDS_ADC_FCO[27].LVDS_signal> in unit <adc_deser>.
    Set user-defined property "IOSTANDARD =  DEFAULT" for instance <LVDS_ADC_FCO[27].LVDS_signal> in unit <adc_deser>.
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <LVDS_ADC_FCO[28].LVDS_signal> in unit <adc_deser>.
    Set user-defined property "DIFF_TERM =  TRUE" for instance <LVDS_ADC_FCO[28].LVDS_signal> in unit <adc_deser>.
    Set user-defined property "IBUF_DELAY_VALUE =  0" for instance <LVDS_ADC_FCO[28].LVDS_signal> in unit <adc_deser>.
    Set user-defined property "IBUF_LOW_PWR =  TRUE" for instance <LVDS_ADC_FCO[28].LVDS_signal> in unit <adc_deser>.
    Set user-defined property "IOSTANDARD =  DEFAULT" for instance <LVDS_ADC_FCO[28].LVDS_signal> in unit <adc_deser>.
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <LVDS_ADC_FCO[29].LVDS_signal> in unit <adc_deser>.
    Set user-defined property "DIFF_TERM =  TRUE" for instance <LVDS_ADC_FCO[29].LVDS_signal> in unit <adc_deser>.
    Set user-defined property "IBUF_DELAY_VALUE =  0" for instance <LVDS_ADC_FCO[29].LVDS_signal> in unit <adc_deser>.
    Set user-defined property "IBUF_LOW_PWR =  TRUE" for instance <LVDS_ADC_FCO[29].LVDS_signal> in unit <adc_deser>.
    Set user-defined property "IOSTANDARD =  DEFAULT" for instance <LVDS_ADC_FCO[29].LVDS_signal> in unit <adc_deser>.
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <LVDS_ADC_FCO[30].LVDS_signal> in unit <adc_deser>.
    Set user-defined property "DIFF_TERM =  TRUE" for instance <LVDS_ADC_FCO[30].LVDS_signal> in unit <adc_deser>.
    Set user-defined property "IBUF_DELAY_VALUE =  0" for instance <LVDS_ADC_FCO[30].LVDS_signal> in unit <adc_deser>.
    Set user-defined property "IBUF_LOW_PWR =  TRUE" for instance <LVDS_ADC_FCO[30].LVDS_signal> in unit <adc_deser>.
    Set user-defined property "IOSTANDARD =  DEFAULT" for instance <LVDS_ADC_FCO[30].LVDS_signal> in unit <adc_deser>.
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <LVDS_ADC_FCO[31].LVDS_signal> in unit <adc_deser>.
    Set user-defined property "DIFF_TERM =  TRUE" for instance <LVDS_ADC_FCO[31].LVDS_signal> in unit <adc_deser>.
    Set user-defined property "IBUF_DELAY_VALUE =  0" for instance <LVDS_ADC_FCO[31].LVDS_signal> in unit <adc_deser>.
    Set user-defined property "IBUF_LOW_PWR =  TRUE" for instance <LVDS_ADC_FCO[31].LVDS_signal> in unit <adc_deser>.
    Set user-defined property "IOSTANDARD =  DEFAULT" for instance <LVDS_ADC_FCO[31].LVDS_signal> in unit <adc_deser>.
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <LVDS_ADC_DCOPrev[0].LVDS_signal> in unit <adc_deser>.
    Set user-defined property "DIFF_TERM =  TRUE" for instance <LVDS_ADC_DCOPrev[0].LVDS_signal> in unit <adc_deser>.
    Set user-defined property "IBUF_DELAY_VALUE =  0" for instance <LVDS_ADC_DCOPrev[0].LVDS_signal> in unit <adc_deser>.
    Set user-defined property "IBUF_LOW_PWR =  TRUE" for instance <LVDS_ADC_DCOPrev[0].LVDS_signal> in unit <adc_deser>.
    Set user-defined property "IOSTANDARD =  DEFAULT" for instance <LVDS_ADC_DCOPrev[0].LVDS_signal> in unit <adc_deser>.
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <LVDS_ADC_DCOPrev[1].LVDS_signal> in unit <adc_deser>.
    Set user-defined property "DIFF_TERM =  TRUE" for instance <LVDS_ADC_DCOPrev[1].LVDS_signal> in unit <adc_deser>.
    Set user-defined property "IBUF_DELAY_VALUE =  0" for instance <LVDS_ADC_DCOPrev[1].LVDS_signal> in unit <adc_deser>.
    Set user-defined property "IBUF_LOW_PWR =  TRUE" for instance <LVDS_ADC_DCOPrev[1].LVDS_signal> in unit <adc_deser>.
    Set user-defined property "IOSTANDARD =  DEFAULT" for instance <LVDS_ADC_DCOPrev[1].LVDS_signal> in unit <adc_deser>.
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <LVDS_ADC_DCOPrev[2].LVDS_signal> in unit <adc_deser>.
    Set user-defined property "DIFF_TERM =  TRUE" for instance <LVDS_ADC_DCOPrev[2].LVDS_signal> in unit <adc_deser>.
    Set user-defined property "IBUF_DELAY_VALUE =  0" for instance <LVDS_ADC_DCOPrev[2].LVDS_signal> in unit <adc_deser>.
    Set user-defined property "IBUF_LOW_PWR =  TRUE" for instance <LVDS_ADC_DCOPrev[2].LVDS_signal> in unit <adc_deser>.
    Set user-defined property "IOSTANDARD =  DEFAULT" for instance <LVDS_ADC_DCOPrev[2].LVDS_signal> in unit <adc_deser>.
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <LVDS_ADC_DCOPrev[3].LVDS_signal> in unit <adc_deser>.
    Set user-defined property "DIFF_TERM =  TRUE" for instance <LVDS_ADC_DCOPrev[3].LVDS_signal> in unit <adc_deser>.
    Set user-defined property "IBUF_DELAY_VALUE =  0" for instance <LVDS_ADC_DCOPrev[3].LVDS_signal> in unit <adc_deser>.
    Set user-defined property "IBUF_LOW_PWR =  TRUE" for instance <LVDS_ADC_DCOPrev[3].LVDS_signal> in unit <adc_deser>.
    Set user-defined property "IOSTANDARD =  DEFAULT" for instance <LVDS_ADC_DCOPrev[3].LVDS_signal> in unit <adc_deser>.
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <LVDS_ADC_DCOPrev[4].LVDS_signal> in unit <adc_deser>.
    Set user-defined property "DIFF_TERM =  TRUE" for instance <LVDS_ADC_DCOPrev[4].LVDS_signal> in unit <adc_deser>.
    Set user-defined property "IBUF_DELAY_VALUE =  0" for instance <LVDS_ADC_DCOPrev[4].LVDS_signal> in unit <adc_deser>.
    Set user-defined property "IBUF_LOW_PWR =  TRUE" for instance <LVDS_ADC_DCOPrev[4].LVDS_signal> in unit <adc_deser>.
    Set user-defined property "IOSTANDARD =  DEFAULT" for instance <LVDS_ADC_DCOPrev[4].LVDS_signal> in unit <adc_deser>.
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <LVDS_ADC_DCOPrev[5].LVDS_signal> in unit <adc_deser>.
    Set user-defined property "DIFF_TERM =  TRUE" for instance <LVDS_ADC_DCOPrev[5].LVDS_signal> in unit <adc_deser>.
    Set user-defined property "IBUF_DELAY_VALUE =  0" for instance <LVDS_ADC_DCOPrev[5].LVDS_signal> in unit <adc_deser>.
    Set user-defined property "IBUF_LOW_PWR =  TRUE" for instance <LVDS_ADC_DCOPrev[5].LVDS_signal> in unit <adc_deser>.
    Set user-defined property "IOSTANDARD =  DEFAULT" for instance <LVDS_ADC_DCOPrev[5].LVDS_signal> in unit <adc_deser>.
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <LVDS_ADC_DCOPrev[6].LVDS_signal> in unit <adc_deser>.
    Set user-defined property "DIFF_TERM =  TRUE" for instance <LVDS_ADC_DCOPrev[6].LVDS_signal> in unit <adc_deser>.
    Set user-defined property "IBUF_DELAY_VALUE =  0" for instance <LVDS_ADC_DCOPrev[6].LVDS_signal> in unit <adc_deser>.
    Set user-defined property "IBUF_LOW_PWR =  TRUE" for instance <LVDS_ADC_DCOPrev[6].LVDS_signal> in unit <adc_deser>.
    Set user-defined property "IOSTANDARD =  DEFAULT" for instance <LVDS_ADC_DCOPrev[6].LVDS_signal> in unit <adc_deser>.
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <LVDS_ADC_DCOPrev[7].LVDS_signal> in unit <adc_deser>.
    Set user-defined property "DIFF_TERM =  TRUE" for instance <LVDS_ADC_DCOPrev[7].LVDS_signal> in unit <adc_deser>.
    Set user-defined property "IBUF_DELAY_VALUE =  0" for instance <LVDS_ADC_DCOPrev[7].LVDS_signal> in unit <adc_deser>.
    Set user-defined property "IBUF_LOW_PWR =  TRUE" for instance <LVDS_ADC_DCOPrev[7].LVDS_signal> in unit <adc_deser>.
    Set user-defined property "IOSTANDARD =  DEFAULT" for instance <LVDS_ADC_DCOPrev[7].LVDS_signal> in unit <adc_deser>.
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <LVDS_ADC_DCOPrev[8].LVDS_signal> in unit <adc_deser>.
    Set user-defined property "DIFF_TERM =  TRUE" for instance <LVDS_ADC_DCOPrev[8].LVDS_signal> in unit <adc_deser>.
    Set user-defined property "IBUF_DELAY_VALUE =  0" for instance <LVDS_ADC_DCOPrev[8].LVDS_signal> in unit <adc_deser>.
    Set user-defined property "IBUF_LOW_PWR =  TRUE" for instance <LVDS_ADC_DCOPrev[8].LVDS_signal> in unit <adc_deser>.
    Set user-defined property "IOSTANDARD =  DEFAULT" for instance <LVDS_ADC_DCOPrev[8].LVDS_signal> in unit <adc_deser>.
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <LVDS_ADC_DCOPrev[9].LVDS_signal> in unit <adc_deser>.
    Set user-defined property "DIFF_TERM =  TRUE" for instance <LVDS_ADC_DCOPrev[9].LVDS_signal> in unit <adc_deser>.
    Set user-defined property "IBUF_DELAY_VALUE =  0" for instance <LVDS_ADC_DCOPrev[9].LVDS_signal> in unit <adc_deser>.
    Set user-defined property "IBUF_LOW_PWR =  TRUE" for instance <LVDS_ADC_DCOPrev[9].LVDS_signal> in unit <adc_deser>.
    Set user-defined property "IOSTANDARD =  DEFAULT" for instance <LVDS_ADC_DCOPrev[9].LVDS_signal> in unit <adc_deser>.
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <LVDS_ADC_DCOPrev[10].LVDS_signal> in unit <adc_deser>.
    Set user-defined property "DIFF_TERM =  TRUE" for instance <LVDS_ADC_DCOPrev[10].LVDS_signal> in unit <adc_deser>.
    Set user-defined property "IBUF_DELAY_VALUE =  0" for instance <LVDS_ADC_DCOPrev[10].LVDS_signal> in unit <adc_deser>.
    Set user-defined property "IBUF_LOW_PWR =  TRUE" for instance <LVDS_ADC_DCOPrev[10].LVDS_signal> in unit <adc_deser>.
    Set user-defined property "IOSTANDARD =  DEFAULT" for instance <LVDS_ADC_DCOPrev[10].LVDS_signal> in unit <adc_deser>.
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <LVDS_ADC_DCOPrev[11].LVDS_signal> in unit <adc_deser>.
    Set user-defined property "DIFF_TERM =  TRUE" for instance <LVDS_ADC_DCOPrev[11].LVDS_signal> in unit <adc_deser>.
    Set user-defined property "IBUF_DELAY_VALUE =  0" for instance <LVDS_ADC_DCOPrev[11].LVDS_signal> in unit <adc_deser>.
    Set user-defined property "IBUF_LOW_PWR =  TRUE" for instance <LVDS_ADC_DCOPrev[11].LVDS_signal> in unit <adc_deser>.
    Set user-defined property "IOSTANDARD =  DEFAULT" for instance <LVDS_ADC_DCOPrev[11].LVDS_signal> in unit <adc_deser>.
Entity <adc_deser> analyzed. Unit <adc_deser> generated.

Analyzing Entity <ISERDES_8bit> in library <work> (Architecture <Behavioral>).
    Set user-defined property "BITSLIP_ENABLE =  TRUE" for instance <adc_serdes_1> in unit <ISERDES_8bit>.
    Set user-defined property "DATA_RATE =  DDR" for instance <adc_serdes_1> in unit <ISERDES_8bit>.
    Set user-defined property "DATA_WIDTH =  8" for instance <adc_serdes_1> in unit <ISERDES_8bit>.
    Set user-defined property "INIT_Q1 =  0" for instance <adc_serdes_1> in unit <ISERDES_8bit>.
    Set user-defined property "INIT_Q2 =  0" for instance <adc_serdes_1> in unit <ISERDES_8bit>.
    Set user-defined property "INIT_Q3 =  0" for instance <adc_serdes_1> in unit <ISERDES_8bit>.
    Set user-defined property "INIT_Q4 =  0" for instance <adc_serdes_1> in unit <ISERDES_8bit>.
    Set user-defined property "INTERFACE_TYPE =  NETWORKING" for instance <adc_serdes_1> in unit <ISERDES_8bit>.
    Set user-defined property "IOBDELAY =  NONE" for instance <adc_serdes_1> in unit <ISERDES_8bit>.
    Set user-defined property "IOBDELAY_TYPE =  DEFAULT" for instance <adc_serdes_1> in unit <ISERDES_8bit>.
    Set user-defined property "IOBDELAY_VALUE =  0" for instance <adc_serdes_1> in unit <ISERDES_8bit>.
    Set user-defined property "NUM_CE =  1" for instance <adc_serdes_1> in unit <ISERDES_8bit>.
    Set user-defined property "SERDES_MODE =  MASTER" for instance <adc_serdes_1> in unit <ISERDES_8bit>.
    Set user-defined property "SRVAL_Q1 =  0" for instance <adc_serdes_1> in unit <ISERDES_8bit>.
    Set user-defined property "SRVAL_Q2 =  0" for instance <adc_serdes_1> in unit <ISERDES_8bit>.
    Set user-defined property "SRVAL_Q3 =  0" for instance <adc_serdes_1> in unit <ISERDES_8bit>.
    Set user-defined property "SRVAL_Q4 =  0" for instance <adc_serdes_1> in unit <ISERDES_8bit>.
    Set user-defined property "BITSLIP_ENABLE =  TRUE" for instance <adc_serdes_2> in unit <ISERDES_8bit>.
    Set user-defined property "DATA_RATE =  DDR" for instance <adc_serdes_2> in unit <ISERDES_8bit>.
    Set user-defined property "DATA_WIDTH =  8" for instance <adc_serdes_2> in unit <ISERDES_8bit>.
    Set user-defined property "INIT_Q1 =  0" for instance <adc_serdes_2> in unit <ISERDES_8bit>.
    Set user-defined property "INIT_Q2 =  0" for instance <adc_serdes_2> in unit <ISERDES_8bit>.
    Set user-defined property "INIT_Q3 =  0" for instance <adc_serdes_2> in unit <ISERDES_8bit>.
    Set user-defined property "INIT_Q4 =  0" for instance <adc_serdes_2> in unit <ISERDES_8bit>.
    Set user-defined property "INTERFACE_TYPE =  NETWORKING" for instance <adc_serdes_2> in unit <ISERDES_8bit>.
    Set user-defined property "IOBDELAY =  NONE" for instance <adc_serdes_2> in unit <ISERDES_8bit>.
    Set user-defined property "IOBDELAY_TYPE =  DEFAULT" for instance <adc_serdes_2> in unit <ISERDES_8bit>.
    Set user-defined property "IOBDELAY_VALUE =  0" for instance <adc_serdes_2> in unit <ISERDES_8bit>.
    Set user-defined property "NUM_CE =  1" for instance <adc_serdes_2> in unit <ISERDES_8bit>.
    Set user-defined property "SERDES_MODE =  SLAVE" for instance <adc_serdes_2> in unit <ISERDES_8bit>.
    Set user-defined property "SRVAL_Q1 =  0" for instance <adc_serdes_2> in unit <ISERDES_8bit>.
    Set user-defined property "SRVAL_Q2 =  0" for instance <adc_serdes_2> in unit <ISERDES_8bit>.
    Set user-defined property "SRVAL_Q3 =  0" for instance <adc_serdes_2> in unit <ISERDES_8bit>.
    Set user-defined property "SRVAL_Q4 =  0" for instance <adc_serdes_2> in unit <ISERDES_8bit>.
Entity <ISERDES_8bit> analyzed. Unit <ISERDES_8bit> generated.

Analyzing Entity <FindMaxAmp> in library <work> (Architecture <Behavioral>).
WARNING:Xst:1610 - "D:/Users/Leon/Work/Japan/COMET/Electronics/trunk/FPGA/Pre-trigger_Xilinx/lib/FindMaxAmp.vhd" line 111: Width mismatch. <GroupSum<0>> has a width of 10 bits but assigned expression is 8-bit wide.
WARNING:Xst:1610 - "D:/Users/Leon/Work/Japan/COMET/Electronics/trunk/FPGA/Pre-trigger_Xilinx/lib/FindMaxAmp.vhd" line 112: Width mismatch. <GroupSum<1>> has a width of 10 bits but assigned expression is 8-bit wide.
WARNING:Xst:1610 - "D:/Users/Leon/Work/Japan/COMET/Electronics/trunk/FPGA/Pre-trigger_Xilinx/lib/FindMaxAmp.vhd" line 113: Width mismatch. <GroupSum<2>> has a width of 10 bits but assigned expression is 8-bit wide.
WARNING:Xst:1610 - "D:/Users/Leon/Work/Japan/COMET/Electronics/trunk/FPGA/Pre-trigger_Xilinx/lib/FindMaxAmp.vhd" line 114: Width mismatch. <GroupSum<3>> has a width of 10 bits but assigned expression is 8-bit wide.
WARNING:Xst:1610 - "D:/Users/Leon/Work/Japan/COMET/Electronics/trunk/FPGA/Pre-trigger_Xilinx/lib/FindMaxAmp.vhd" line 115: Width mismatch. <GroupSum<4>> has a width of 10 bits but assigned expression is 8-bit wide.
WARNING:Xst:1610 - "D:/Users/Leon/Work/Japan/COMET/Electronics/trunk/FPGA/Pre-trigger_Xilinx/lib/FindMaxAmp.vhd" line 116: Width mismatch. <GroupSum<5>> has a width of 10 bits but assigned expression is 8-bit wide.
WARNING:Xst:1610 - "D:/Users/Leon/Work/Japan/COMET/Electronics/trunk/FPGA/Pre-trigger_Xilinx/lib/FindMaxAmp.vhd" line 117: Width mismatch. <GroupSum<6>> has a width of 10 bits but assigned expression is 8-bit wide.
WARNING:Xst:1610 - "D:/Users/Leon/Work/Japan/COMET/Electronics/trunk/FPGA/Pre-trigger_Xilinx/lib/FindMaxAmp.vhd" line 118: Width mismatch. <GroupSum<7>> has a width of 10 bits but assigned expression is 8-bit wide.
WARNING:Xst:1610 - "D:/Users/Leon/Work/Japan/COMET/Electronics/trunk/FPGA/Pre-trigger_Xilinx/lib/FindMaxAmp.vhd" line 119: Width mismatch. <GroupSum<8>> has a width of 10 bits but assigned expression is 8-bit wide.
WARNING:Xst:752 - "D:/Users/Leon/Work/Japan/COMET/Electronics/trunk/FPGA/Pre-trigger_Xilinx/lib/FindMaxAmp.vhd" line 128: Unconnected input port 'CLRN' of component 'SRFF' is tied to default value.
WARNING:Xst:752 - "D:/Users/Leon/Work/Japan/COMET/Electronics/trunk/FPGA/Pre-trigger_Xilinx/lib/FindMaxAmp.vhd" line 128: Unconnected input port 'CLRN' of component 'SRFF' is tied to default value.
WARNING:Xst:752 - "D:/Users/Leon/Work/Japan/COMET/Electronics/trunk/FPGA/Pre-trigger_Xilinx/lib/FindMaxAmp.vhd" line 128: Unconnected input port 'CLRN' of component 'SRFF' is tied to default value.
WARNING:Xst:752 - "D:/Users/Leon/Work/Japan/COMET/Electronics/trunk/FPGA/Pre-trigger_Xilinx/lib/FindMaxAmp.vhd" line 128: Unconnected input port 'CLRN' of component 'SRFF' is tied to default value.
WARNING:Xst:752 - "D:/Users/Leon/Work/Japan/COMET/Electronics/trunk/FPGA/Pre-trigger_Xilinx/lib/FindMaxAmp.vhd" line 128: Unconnected input port 'CLRN' of component 'SRFF' is tied to default value.
WARNING:Xst:752 - "D:/Users/Leon/Work/Japan/COMET/Electronics/trunk/FPGA/Pre-trigger_Xilinx/lib/FindMaxAmp.vhd" line 128: Unconnected input port 'CLRN' of component 'SRFF' is tied to default value.
WARNING:Xst:752 - "D:/Users/Leon/Work/Japan/COMET/Electronics/trunk/FPGA/Pre-trigger_Xilinx/lib/FindMaxAmp.vhd" line 128: Unconnected input port 'CLRN' of component 'SRFF' is tied to default value.
WARNING:Xst:752 - "D:/Users/Leon/Work/Japan/COMET/Electronics/trunk/FPGA/Pre-trigger_Xilinx/lib/FindMaxAmp.vhd" line 128: Unconnected input port 'CLRN' of component 'SRFF' is tied to default value.
WARNING:Xst:752 - "D:/Users/Leon/Work/Japan/COMET/Electronics/trunk/FPGA/Pre-trigger_Xilinx/lib/FindMaxAmp.vhd" line 128: Unconnected input port 'CLRN' of component 'SRFF' is tied to default value.
WARNING:Xst:752 - "D:/Users/Leon/Work/Japan/COMET/Electronics/trunk/FPGA/Pre-trigger_Xilinx/lib/FindMaxAmp.vhd" line 156: Unconnected input port 'CLRN' of component 'SRFF' is tied to default value.
WARNING:Xst:752 - "D:/Users/Leon/Work/Japan/COMET/Electronics/trunk/FPGA/Pre-trigger_Xilinx/lib/FindMaxAmp.vhd" line 156: Unconnected input port 'CLRN' of component 'SRFF' is tied to default value.
WARNING:Xst:752 - "D:/Users/Leon/Work/Japan/COMET/Electronics/trunk/FPGA/Pre-trigger_Xilinx/lib/FindMaxAmp.vhd" line 156: Unconnected input port 'CLRN' of component 'SRFF' is tied to default value.
WARNING:Xst:752 - "D:/Users/Leon/Work/Japan/COMET/Electronics/trunk/FPGA/Pre-trigger_Xilinx/lib/FindMaxAmp.vhd" line 156: Unconnected input port 'CLRN' of component 'SRFF' is tied to default value.
WARNING:Xst:752 - "D:/Users/Leon/Work/Japan/COMET/Electronics/trunk/FPGA/Pre-trigger_Xilinx/lib/FindMaxAmp.vhd" line 156: Unconnected input port 'CLRN' of component 'SRFF' is tied to default value.
WARNING:Xst:752 - "D:/Users/Leon/Work/Japan/COMET/Electronics/trunk/FPGA/Pre-trigger_Xilinx/lib/FindMaxAmp.vhd" line 156: Unconnected input port 'CLRN' of component 'SRFF' is tied to default value.
WARNING:Xst:752 - "D:/Users/Leon/Work/Japan/COMET/Electronics/trunk/FPGA/Pre-trigger_Xilinx/lib/FindMaxAmp.vhd" line 156: Unconnected input port 'CLRN' of component 'SRFF' is tied to default value.
WARNING:Xst:752 - "D:/Users/Leon/Work/Japan/COMET/Electronics/trunk/FPGA/Pre-trigger_Xilinx/lib/FindMaxAmp.vhd" line 156: Unconnected input port 'CLRN' of component 'SRFF' is tied to default value.
WARNING:Xst:752 - "D:/Users/Leon/Work/Japan/COMET/Electronics/trunk/FPGA/Pre-trigger_Xilinx/lib/FindMaxAmp.vhd" line 156: Unconnected input port 'CLRN' of component 'SRFF' is tied to default value.
Entity <FindMaxAmp> analyzed. Unit <FindMaxAmp> generated.

Analyzing Entity <adc_ctrl_i> in library <work> (Architecture <Behavioral>).
Entity <adc_ctrl_i> analyzed. Unit <adc_ctrl_i> generated.

Analyzing generic Entity <ShiftReg> in library <work> (Architecture <Behavioral>).
	WIDTH = 50
Entity <ShiftReg> analyzed. Unit <ShiftReg> generated.

Analyzing generic Entity <V_Counter.1> in library <work> (Architecture <Utility>).
	WIDTH = 24
Entity <V_Counter.1> analyzed. Unit <V_Counter.1> generated.


=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Performing bidirectional port resolution...

Synthesizing Unit <V_Counter_1>.
    Related source file is "D:/Users/Leon/Work/Japan/COMET/Electronics/trunk/FPGA/LIB/V_Counter.vhd".
WARNING:Xst:647 - Input <cnt_en> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 24-bit up counter for signal <count>.
    Summary:
	inferred   1 Counter(s).
Unit <V_Counter_1> synthesized.


Synthesizing Unit <V_Counter_2>.
    Related source file is "D:/Users/Leon/Work/Japan/COMET/Electronics/trunk/FPGA/LIB/V_Counter.vhd".
WARNING:Xst:647 - Input <cnt_en> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 16-bit updown counter for signal <count>.
    Summary:
	inferred   1 Counter(s).
Unit <V_Counter_2> synthesized.


Synthesizing Unit <V_Counter_3>.
    Related source file is "D:/Users/Leon/Work/Japan/COMET/Electronics/trunk/FPGA/LIB/V_Counter.vhd".
WARNING:Xst:647 - Input <cnt_en> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found T flip-flop for signal <count<0>>.
    Summary:
	inferred   1 T-type flip-flop(s).
Unit <V_Counter_3> synthesized.


Synthesizing Unit <V_Counter_4>.
    Related source file is "D:/Users/Leon/Work/Japan/COMET/Electronics/trunk/FPGA/LIB/V_Counter.vhd".
WARNING:Xst:647 - Input <cnt_en> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 7-bit register for signal <count>.
    Summary:
	inferred   7 D-type flip-flop(s).
Unit <V_Counter_4> synthesized.


Synthesizing Unit <Edge_Sensing>.
    Related source file is "D:/Users/Leon/Work/Japan/COMET/Electronics/trunk/FPGA/LIB/Edge_Sensing.vhd".
    Found 1-bit register for signal <Trig0>.
    Found 1-bit register for signal <Trig1>.
    Summary:
	inferred   2 D-type flip-flop(s).
Unit <Edge_Sensing> synthesized.


Synthesizing Unit <SRFF>.
    Related source file is "D:/Users/Leon/Work/Japan/COMET/Electronics/trunk/FPGA/LIB/SRFF.vhd".
    Found 1-bit register for signal <Trig>.
    Summary:
	inferred   1 D-type flip-flop(s).
Unit <SRFF> synthesized.


Synthesizing Unit <ShiftReg>.
    Related source file is "D:/Users/Leon/Work/Japan/COMET/Electronics/trunk/FPGA/Pre-trigger_Xilinx/lib/ShiftReg.vhd".
WARNING:Xst:647 - Input <SI<49:1>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 1-bit register for signal <SO>.
    Found 50-bit register for signal <tmp>.
    Summary:
	inferred  51 D-type flip-flop(s).
Unit <ShiftReg> synthesized.


Synthesizing Unit <PhaseSW>.
    Related source file is "D:/Users/Leon/Work/Japan/COMET/Electronics/trunk/FPGA/LIB/PhaseSW.vhd".
WARNING:Xst:1305 - Output <Test> is never assigned. Tied to value 0000.
WARNING:Xst:646 - Signal <SysClkCnt_out> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <Clk_Selected> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
    Found 1-bit register for signal <Sync_TRG1>.
    Found 1-bit register for signal <Sync_TRG2>.
    Summary:
	inferred   2 D-type flip-flop(s).
Unit <PhaseSW> synthesized.


Synthesizing Unit <DLL>.
    Related source file is "D:/Users/Leon/Work/Japan/COMET/Electronics/trunk/FPGA/Pre-trigger_Xilinx/DLL.vhd".
Unit <DLL> synthesized.


Synthesizing Unit <Light_Pulser>.
    Related source file is "D:/Users/Leon/Work/Japan/COMET/Electronics/trunk/FPGA/LIB/Light_Pulser.vhd".
WARNING:Xst:646 - Signal <Prescaler_out<0>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
Unit <Light_Pulser> synthesized.


Synthesizing Unit <FindMaxAmp>.
    Related source file is "D:/Users/Leon/Work/Japan/COMET/Electronics/trunk/FPGA/Pre-trigger_Xilinx/lib/FindMaxAmp.vhd".
WARNING:Xst:1305 - Output <SaveTrigData> is never assigned. Tied to value 0.
WARNING:Xst:647 - Input <Reset> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <RegInit> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <In_Data<128>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <Clock> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:1305 - Output <ThrNum1> is never assigned. Tied to value 0000.
WARNING:Xst:1305 - Output <ThrNum2> is never assigned. Tied to value 0000.
WARNING:Xst:1305 - Output <Error> is never assigned. Tied to value 0.
WARNING:Xst:1305 - Output <ThrNum3> is never assigned. Tied to value 0000.
WARNING:Xst:1305 - Output <ThrNum4> is never assigned. Tied to value 0000.
WARNING:Xst:1305 - Output <ThrNum5> is never assigned. Tied to value 0000.
WARNING:Xst:647 - Input <In_DataPrev> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:1305 - Output <test> is never assigned. Tied to value 0000000000000000.
WARNING:Xst:1780 - Signal <Sub_ped_delay<128>> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <Sub_ped<128>> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:653 - Signal <ResetAll> is used but never assigned. This sourceless signal will be automatically connected to value 0.
WARNING:Xst:1781 - Signal <Ped_ch<0:127>> is used but never assigned. Tied to default value.
WARNING:Xst:1780 - Signal <Ped_ch<128>> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <GroupValue_Up_MT> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <GroupValue_Up_HT> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <GroupSum<9>> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <GroupMT_Trig> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <GroupHT_Trig> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <GroupChNum<7:9>> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <GroupChAmps<7:9>> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1781 - Signal <GroupAmp<0:8>> is used but never assigned. Tied to default value.
WARNING:Xst:1780 - Signal <GroupAmp<9>> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <DelayGroupAmp<9>> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <Aver2<16:127>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <Aver2<128>> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
    Found 1-bit register for signal <FastTrig>.
    Found 10-bit register for signal <MaxAmp>.
    Found 1-bit register for signal <Trig>.
    Found 4-bit register for signal <MaxCellNumber>.
    Found 128-bit register for signal <Aver2<0:15>>.
    Found 8-bit adder for signal <Aver2_0$add0000> created at line 104.
    Found 8-bit adder for signal <Aver2_1$add0000> created at line 104.
    Found 8-bit adder for signal <Aver2_10$add0000> created at line 104.
    Found 8-bit adder for signal <Aver2_11$add0000> created at line 104.
    Found 8-bit adder for signal <Aver2_12$add0000> created at line 104.
    Found 8-bit adder for signal <Aver2_13$add0000> created at line 104.
    Found 8-bit adder for signal <Aver2_14$add0000> created at line 104.
    Found 8-bit adder for signal <Aver2_15$add0000> created at line 104.
    Found 8-bit adder for signal <Aver2_2$add0000> created at line 104.
    Found 8-bit adder for signal <Aver2_3$add0000> created at line 104.
    Found 8-bit adder for signal <Aver2_4$add0000> created at line 104.
    Found 8-bit adder for signal <Aver2_5$add0000> created at line 104.
    Found 8-bit adder for signal <Aver2_6$add0000> created at line 104.
    Found 8-bit adder for signal <Aver2_7$add0000> created at line 104.
    Found 8-bit adder for signal <Aver2_8$add0000> created at line 104.
    Found 8-bit adder for signal <Aver2_9$add0000> created at line 104.
    Found 70-bit register for signal <GroupChAmps<0:6>>.
    Found 10-bit comparator greater for signal <GroupChAmps_4$cmp_gt0000> created at line 203.
    Found 10-bit comparator greater for signal <GroupChAmps_5$cmp_gt0000> created at line 208.
    Found 10-bit comparator greater for signal <GroupChAmps_6$cmp_gt0000> created at line 213.
    Found 28-bit register for signal <GroupChNum<0:6>>.
    Found 8-bit adder for signal <GroupSum_0$add0000> created at line 111.
    Found 8-bit adder for signal <GroupSum_0$addsub0000> created at line 111.
    Found 8-bit adder for signal <GroupSum_0$addsub0001> created at line 111.
    Found 8-bit adder for signal <GroupSum_1$add0000> created at line 112.
    Found 8-bit adder for signal <GroupSum_1$addsub0000> created at line 112.
    Found 8-bit adder for signal <GroupSum_1$addsub0001> created at line 112.
    Found 8-bit adder for signal <GroupSum_2$add0000> created at line 113.
    Found 8-bit adder for signal <GroupSum_2$addsub0000> created at line 113.
    Found 8-bit adder for signal <GroupSum_2$addsub0001> created at line 113.
    Found 8-bit adder for signal <GroupSum_3$add0000> created at line 114.
    Found 8-bit adder for signal <GroupSum_3$addsub0000> created at line 114.
    Found 8-bit adder for signal <GroupSum_3$addsub0001> created at line 114.
    Found 8-bit adder for signal <GroupSum_4$add0000> created at line 115.
    Found 8-bit adder for signal <GroupSum_4$addsub0000> created at line 115.
    Found 8-bit adder for signal <GroupSum_4$addsub0001> created at line 115.
    Found 8-bit adder for signal <GroupSum_5$add0000> created at line 116.
    Found 8-bit adder for signal <GroupSum_5$addsub0000> created at line 116.
    Found 8-bit adder for signal <GroupSum_5$addsub0001> created at line 116.
    Found 8-bit adder for signal <GroupSum_6$add0000> created at line 117.
    Found 8-bit adder for signal <GroupSum_6$addsub0000> created at line 117.
    Found 8-bit adder for signal <GroupSum_6$addsub0001> created at line 117.
    Found 8-bit adder for signal <GroupSum_7$add0000> created at line 118.
    Found 8-bit adder for signal <GroupSum_7$addsub0000> created at line 118.
    Found 8-bit adder for signal <GroupSum_7$addsub0001> created at line 118.
    Found 8-bit adder for signal <GroupSum_8$add0000> created at line 119.
    Found 8-bit adder for signal <GroupSum_8$addsub0000> created at line 119.
    Found 8-bit adder for signal <GroupSum_8$addsub0001> created at line 119.
    Found 11-bit comparator greatequal for signal <GroupValue_Up_LT_0$cmp_ge0000> created at line 122.
    Found 11-bit comparator greatequal for signal <GroupValue_Up_LT_1$cmp_ge0000> created at line 122.
    Found 11-bit comparator greatequal for signal <GroupValue_Up_LT_2$cmp_ge0000> created at line 122.
    Found 11-bit comparator greatequal for signal <GroupValue_Up_LT_3$cmp_ge0000> created at line 122.
    Found 11-bit comparator greatequal for signal <GroupValue_Up_LT_4$cmp_ge0000> created at line 122.
    Found 11-bit comparator greatequal for signal <GroupValue_Up_LT_5$cmp_ge0000> created at line 122.
    Found 11-bit comparator greatequal for signal <GroupValue_Up_LT_6$cmp_ge0000> created at line 122.
    Found 11-bit comparator greatequal for signal <GroupValue_Up_LT_7$cmp_ge0000> created at line 122.
    Found 11-bit comparator greatequal for signal <GroupValue_Up_LT_8$cmp_ge0000> created at line 122.
    Found 10-bit comparator greater for signal <MaxAmp$cmp_gt0000> created at line 218.
    Found 10-bit comparator greater for signal <MaxCellNumber$cmp_gt0000> created at line 218.
    Found 128-bit register for signal <Sub_ped<0:15>>.
    Found 8-bit subtractor for signal <Sub_ped_0$sub0000> created at line 94.
    Found 8-bit subtractor for signal <Sub_ped_1$sub0000> created at line 94.
    Found 8-bit subtractor for signal <Sub_ped_10$sub0000> created at line 94.
    Found 8-bit subtractor for signal <Sub_ped_11$sub0000> created at line 94.
    Found 8-bit subtractor for signal <Sub_ped_12$sub0000> created at line 94.
    Found 8-bit subtractor for signal <Sub_ped_13$sub0000> created at line 94.
    Found 8-bit subtractor for signal <Sub_ped_14$sub0000> created at line 94.
    Found 8-bit subtractor for signal <Sub_ped_15$sub0000> created at line 94.
    Found 8-bit subtractor for signal <Sub_ped_2$sub0000> created at line 94.
    Found 8-bit subtractor for signal <Sub_ped_3$sub0000> created at line 94.
    Found 8-bit subtractor for signal <Sub_ped_4$sub0000> created at line 94.
    Found 8-bit subtractor for signal <Sub_ped_5$sub0000> created at line 94.
    Found 8-bit subtractor for signal <Sub_ped_6$sub0000> created at line 94.
    Found 8-bit subtractor for signal <Sub_ped_7$sub0000> created at line 94.
    Found 8-bit subtractor for signal <Sub_ped_8$sub0000> created at line 94.
    Found 8-bit subtractor for signal <Sub_ped_9$sub0000> created at line 94.
    Found 128-bit register for signal <Sub_ped_delay<0:15>>.
    Summary:
	inferred 498 D-type flip-flop(s).
	inferred  59 Adder/Subtractor(s).
	inferred  14 Comparator(s).
Unit <FindMaxAmp> synthesized.


Synthesizing Unit <adc_ctrl_i>.
    Related source file is "D:/Users/Leon/Work/Japan/COMET/Electronics/trunk/FPGA/Pre-trigger_Xilinx/lib/adc_ctrl_i.vhd".
WARNING:Xst:647 - Input <ADC_Test> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ADC_Reset> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:653 - Signal <test> is used but never assigned. This sourceless signal will be automatically connected to value 0.
WARNING:Xst:653 - Signal <s_fadc_sdio_test> is used but never assigned. This sourceless signal will be automatically connected to value 00000000000011010000110000000000001111111100000001.
WARNING:Xst:653 - Signal <s_fadc_sdio_reset> is used but never assigned. This sourceless signal will be automatically connected to value 00000000000011010000000000000000001111111100000001.
WARNING:Xst:1780 - Signal <s_fadc_csb> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:653 - Signal <reset> is used but never assigned. This sourceless signal will be automatically connected to value 0.
WARNING:Xst:2110 - Clock of register <ADC_SCLK> seems to be also used in the data or control logic of that element.
    Found 1-bit register for signal <ADC_CSB>.
    Found 1-bit register for signal <ADC_SDIO>.
    Found 1-bit register for signal <ADC_SCLK>.
    Summary:
	inferred   3 D-type flip-flop(s).
Unit <adc_ctrl_i> synthesized.


Synthesizing Unit <ISERDES_8bit>.
    Related source file is "D:/Users/Leon/Work/Japan/COMET/Electronics/trunk/FPGA/Pre-trigger_Xilinx/lib/ISERDES_8bit.vhd".
Unit <ISERDES_8bit> synthesized.


Synthesizing Unit <adc_deser>.
    Related source file is "D:/Users/Leon/Work/Japan/COMET/Electronics/trunk/FPGA/Pre-trigger_Xilinx/lib/adc_deser.vhd".
WARNING:Xst:1305 - Output <o_adc_data_prev<12>> is never assigned. Tied to value 00000000.
WARNING:Xst:1305 - Output <o_adc_data<128>> is never assigned. Tied to value 00000000.
WARNING:Xst:646 - Signal <FCO> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <DCOPrev<11:3>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
Unit <adc_deser> synthesized.


Synthesizing Unit <Main>.
    Related source file is "D:/Users/Leon/Work/Japan/COMET/Electronics/trunk/FPGA/Pre-trigger_Xilinx/Main.vhd".
WARNING:Xst:647 - Input <TxClk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <Col> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <Crs> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <RxD> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ExtReset> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <RxClk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <RxDv> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:653 - Signal <s_fadc_test> is used but never assigned. This sourceless signal will be automatically connected to value 0.
WARNING:Xst:653 - Signal <s_fadc_reset> is used but never assigned. This sourceless signal will be automatically connected to value 0.
WARNING:Xst:646 - Signal <TrigIn> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <TestCnt<19:10>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:653 - Signal <Reset> is used but never assigned. This sourceless signal will be automatically connected to value 0.
WARNING:Xst:1780 - Signal <RW> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <Phase> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <InDataReg_p> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <InDataReg_n> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <InDataPrevReg_p> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <InDataPrevReg_n> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <FCT160> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <Clock_in> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <CLK40_90d> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <ADC_FCO> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <ADC_DCOPrev> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <ADC_DCO> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <ADCInDataPrev> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <ADCInData> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
Unit <Main> synthesized.

WARNING:Xst:524 - All outputs of the instance <SysClkCnt> of the block <V_Counter_2> are unconnected in block <PhaseSW>.
   This instance will be removed from the design along with all underlying logic
WARNING:Xst:524 - All outputs of the instance <Prescaler> of the block <V_Counter_3> are unconnected in block <Light_Pulser>.
   This instance will be removed from the design along with all underlying logic

=========================================================================
HDL Synthesis Report

Macro Statistics
# Adders/Subtractors                                   : 59
 8-bit adder                                           : 43
 8-bit subtractor                                      : 16
# Counters                                             : 2
 16-bit updown counter                                 : 1
 24-bit up counter                                     : 1
# Registers                                            : 195
 1-bit register                                        : 130
 10-bit register                                       : 8
 4-bit register                                        : 8
 7-bit register                                        : 1
 8-bit register                                        : 48
# Comparators                                          : 14
 10-bit comparator greater                             : 5
 11-bit comparator greatequal                          : 9

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

WARNING:Xst:1899 - Due to constant pushing, all outputs of the instance <ShiftReg_test> of the block <ShiftReg> are unconnected in block <adc_ctrl_i>.
   This instance will be removed from the design along with all underlying logic
WARNING:Xst:1899 - Due to constant pushing, all outputs of the instance <ShiftReg_reset> of the block <ShiftReg> are unconnected in block <adc_ctrl_i>.
   This instance will be removed from the design along with all underlying logic
INFO:Xst:2261 - The FF/Latch <count_0> in Unit <Timer> is equivalent to the following 6 FFs/Latches, which will be removed : <count_1> <count_2> <count_3> <count_4> <count_5> <count_6> 
INFO:Xst:2261 - The FF/Latch <GroupChNum_0_1> in Unit <FindMaxAmp_i> is equivalent to the following 2 FFs/Latches, which will be removed : <GroupChNum_0_2> <GroupChNum_0_3> 
INFO:Xst:2261 - The FF/Latch <GroupChNum_1_2> in Unit <FindMaxAmp_i> is equivalent to the following 4 FFs/Latches, which will be removed : <GroupChNum_1_3> <GroupChNum_2_1> <GroupChNum_2_3> <GroupChNum_3_3> 
INFO:Xst:2261 - The FF/Latch <GroupChAmps_0_0> in Unit <FindMaxAmp_i> is equivalent to the following 39 FFs/Latches, which will be removed : <GroupChAmps_0_1> <GroupChAmps_0_2> <GroupChAmps_0_3> <GroupChAmps_0_4> <GroupChAmps_0_5> <GroupChAmps_0_6> <GroupChAmps_0_7> <GroupChAmps_0_8> <GroupChAmps_0_9> <GroupChAmps_1_0> <GroupChAmps_1_1> <GroupChAmps_1_2> <GroupChAmps_1_3> <GroupChAmps_1_4> <GroupChAmps_1_5> <GroupChAmps_1_6> <GroupChAmps_1_7> <GroupChAmps_1_8> <GroupChAmps_1_9> <GroupChAmps_2_0> <GroupChAmps_2_1> <GroupChAmps_2_2> <GroupChAmps_2_3> <GroupChAmps_2_4> <GroupChAmps_2_5> <GroupChAmps_2_6> <GroupChAmps_2_7> <GroupChAmps_2_8> <GroupChAmps_2_9> <GroupChAmps_3_0> <GroupChAmps_3_1> <GroupChAmps_3_2> <GroupChAmps_3_3> <GroupChAmps_3_4> <GroupChAmps_3_5> <GroupChAmps_3_6> <GroupChAmps_3_7> <GroupChAmps_3_8> <GroupChAmps_3_9> 
INFO:Xst:2261 - The FF/Latch <GroupChNum_1_0> in Unit <FindMaxAmp_i> is equivalent to the following 2 FFs/Latches, which will be removed : <GroupChNum_2_0> <GroupChNum_3_0> 
INFO:Xst:2261 - The FF/Latch <GroupChNum_1_1> in Unit <FindMaxAmp_i> is equivalent to the following 3 FFs/Latches, which will be removed : <GroupChNum_2_2> <GroupChNum_3_1> <GroupChNum_3_2> 
INFO:Xst:2261 - The FF/Latch <ADC_SCLK> in Unit <ADC_Ctrl> is equivalent to the following FF/Latch, which will be removed : <ADC_SDIO> 
WARNING:Xst:1426 - The value init of the FF/Latch Sync_TRG2 hinder the constant cleaning in the block PhaseSwitch.
   You should achieve better results by setting this init to 1.
WARNING:Xst:1426 - The value init of the FF/Latch GroupChNum_0_0 hinder the constant cleaning in the block FindMaxAmp_i.
   You should achieve better results by setting this init to 1.
WARNING:Xst:1710 - FF/Latch <GroupChAmps_6_0> (without init value) has a constant value of 0 in block <FindMaxAmp_i>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <GroupChAmps_6_1> (without init value) has a constant value of 0 in block <FindMaxAmp_i>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <GroupChAmps_6_2> (without init value) has a constant value of 0 in block <FindMaxAmp_i>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <GroupChAmps_6_3> (without init value) has a constant value of 0 in block <FindMaxAmp_i>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <GroupChAmps_6_4> (without init value) has a constant value of 0 in block <FindMaxAmp_i>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <GroupChAmps_6_5> (without init value) has a constant value of 0 in block <FindMaxAmp_i>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <GroupChAmps_6_6> (without init value) has a constant value of 0 in block <FindMaxAmp_i>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <GroupChAmps_6_7> (without init value) has a constant value of 0 in block <FindMaxAmp_i>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <GroupChAmps_6_8> (without init value) has a constant value of 0 in block <FindMaxAmp_i>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <GroupChAmps_6_9> (without init value) has a constant value of 0 in block <FindMaxAmp_i>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <MaxAmp_0> (without init value) has a constant value of 0 in block <FindMaxAmp_i>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <MaxAmp_1> (without init value) has a constant value of 0 in block <FindMaxAmp_i>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <MaxAmp_2> (without init value) has a constant value of 0 in block <FindMaxAmp_i>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <MaxAmp_3> (without init value) has a constant value of 0 in block <FindMaxAmp_i>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <MaxAmp_4> (without init value) has a constant value of 0 in block <FindMaxAmp_i>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <MaxAmp_5> (without init value) has a constant value of 0 in block <FindMaxAmp_i>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <MaxAmp_6> (without init value) has a constant value of 0 in block <FindMaxAmp_i>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <MaxAmp_7> (without init value) has a constant value of 0 in block <FindMaxAmp_i>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <MaxAmp_8> (without init value) has a constant value of 0 in block <FindMaxAmp_i>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <MaxAmp_9> (without init value) has a constant value of 0 in block <FindMaxAmp_i>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <GroupChNum_1_0> (without init value) has a constant value of 1 in block <FindMaxAmp_i>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <GroupChNum_1_1> (without init value) has a constant value of 1 in block <FindMaxAmp_i>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <GroupChNum_1_2> (without init value) has a constant value of 0 in block <FindMaxAmp_i>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <GroupChNum_0_1> (without init value) has a constant value of 0 in block <FindMaxAmp_i>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <GroupChNum_4_2> (without init value) has a constant value of 0 in block <FindMaxAmp_i>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <GroupChNum_4_3> (without init value) has a constant value of 0 in block <FindMaxAmp_i>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <GroupChNum_5_3> (without init value) has a constant value of 0 in block <FindMaxAmp_i>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <GroupChNum_6_3> (without init value) has a constant value of 0 in block <FindMaxAmp_i>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <ADC_SCLK> has a constant value of 0 in block <ADC_Ctrl>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <ADC_CSB> has a constant value of 1 in block <ADC_Ctrl>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <count_0> has a constant value of 0 in block <Timer>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <Trig> has a constant value of 0 in block <Amp_i[0].Amp>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <Trig> has a constant value of 0 in block <Amp_i[1].Amp>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <Trig> has a constant value of 0 in block <Amp_i[2].Amp>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <Trig> has a constant value of 0 in block <Amp_i[3].Amp>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <Trig> has a constant value of 0 in block <Amp_i[4].Amp>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <Trig> has a constant value of 0 in block <Amp_i[5].Amp>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <Trig> has a constant value of 0 in block <Amp_i[6].Amp>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <Trig> has a constant value of 0 in block <Amp_i[7].Amp>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <Trig> has a constant value of 0 in block <Amp_i[8].Amp>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <GroupChAmps_0_0> (without init value) has a constant value of 0 in block <FindMaxAmp_i>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <GroupChAmps_4_0> (without init value) has a constant value of 0 in block <FindMaxAmp_i>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <GroupChAmps_4_1> (without init value) has a constant value of 0 in block <FindMaxAmp_i>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <GroupChAmps_4_2> (without init value) has a constant value of 0 in block <FindMaxAmp_i>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <GroupChAmps_4_3> (without init value) has a constant value of 0 in block <FindMaxAmp_i>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <GroupChAmps_4_4> (without init value) has a constant value of 0 in block <FindMaxAmp_i>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <GroupChAmps_4_5> (without init value) has a constant value of 0 in block <FindMaxAmp_i>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <GroupChAmps_4_6> (without init value) has a constant value of 0 in block <FindMaxAmp_i>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <GroupChAmps_4_7> (without init value) has a constant value of 0 in block <FindMaxAmp_i>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <GroupChAmps_4_8> (without init value) has a constant value of 0 in block <FindMaxAmp_i>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <GroupChAmps_4_9> (without init value) has a constant value of 0 in block <FindMaxAmp_i>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <GroupChAmps_5_0> (without init value) has a constant value of 0 in block <FindMaxAmp_i>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <GroupChAmps_5_1> (without init value) has a constant value of 0 in block <FindMaxAmp_i>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <GroupChAmps_5_2> (without init value) has a constant value of 0 in block <FindMaxAmp_i>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <GroupChAmps_5_3> (without init value) has a constant value of 0 in block <FindMaxAmp_i>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <GroupChAmps_5_4> (without init value) has a constant value of 0 in block <FindMaxAmp_i>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <GroupChAmps_5_5> (without init value) has a constant value of 0 in block <FindMaxAmp_i>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <GroupChAmps_5_6> (without init value) has a constant value of 0 in block <FindMaxAmp_i>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <GroupChAmps_5_7> (without init value) has a constant value of 0 in block <FindMaxAmp_i>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <GroupChAmps_5_8> (without init value) has a constant value of 0 in block <FindMaxAmp_i>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <GroupChAmps_5_9> (without init value) has a constant value of 0 in block <FindMaxAmp_i>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <GroupChNum_5_0> (without init value) has a constant value of 1 in block <FindMaxAmp_i>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <GroupChNum_5_2> (without init value) has a constant value of 1 in block <FindMaxAmp_i>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1290 - Hierarchical block <Timer> is unconnected in block <Led_B>.
   It will be removed from the design.
WARNING:Xst:1290 - Hierarchical block <Amp_i[0].Amp> is unconnected in block <FindMaxAmp_i>.
   It will be removed from the design.
WARNING:Xst:1290 - Hierarchical block <Amp_i[1].Amp> is unconnected in block <FindMaxAmp_i>.
   It will be removed from the design.
WARNING:Xst:1290 - Hierarchical block <Amp_i[2].Amp> is unconnected in block <FindMaxAmp_i>.
   It will be removed from the design.
WARNING:Xst:1290 - Hierarchical block <Amp_i[3].Amp> is unconnected in block <FindMaxAmp_i>.
   It will be removed from the design.
WARNING:Xst:1290 - Hierarchical block <Amp_i[4].Amp> is unconnected in block <FindMaxAmp_i>.
   It will be removed from the design.
WARNING:Xst:1290 - Hierarchical block <Amp_i[5].Amp> is unconnected in block <FindMaxAmp_i>.
   It will be removed from the design.
WARNING:Xst:1290 - Hierarchical block <Amp_i[6].Amp> is unconnected in block <FindMaxAmp_i>.
   It will be removed from the design.
WARNING:Xst:1290 - Hierarchical block <Amp_i[7].Amp> is unconnected in block <FindMaxAmp_i>.
   It will be removed from the design.
WARNING:Xst:1290 - Hierarchical block <Amp_i[8].Amp> is unconnected in block <FindMaxAmp_i>.
   It will be removed from the design.
WARNING:Xst:2404 -  FFs/Latches <GroupChAmps_0<9:0>> (without init value) have a constant value of 0 in block <FindMaxAmp>.
WARNING:Xst:2404 -  FFs/Latches <GroupChAmps_1<9:0>> (without init value) have a constant value of 0 in block <FindMaxAmp>.
WARNING:Xst:2404 -  FFs/Latches <GroupChAmps_3<9:0>> (without init value) have a constant value of 0 in block <FindMaxAmp>.
WARNING:Xst:2404 -  FFs/Latches <GroupChAmps_2<9:0>> (without init value) have a constant value of 0 in block <FindMaxAmp>.
WARNING:Xst:2404 -  FFs/Latches <GroupChNum_0<3:1>> (without init value) have a constant value of 0 in block <FindMaxAmp>.
WARNING:Xst:2404 -  FFs/Latches <GroupChAmps_4<9:0>> (without init value) have a constant value of 0 in block <FindMaxAmp>.
WARNING:Xst:2404 -  FFs/Latches <GroupChAmps_5<9:0>> (without init value) have a constant value of 0 in block <FindMaxAmp>.
WARNING:Xst:2404 -  FFs/Latches <GroupChAmps_6<9:0>> (without init value) have a constant value of 0 in block <FindMaxAmp>.

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# Adders/Subtractors                                   : 59
 8-bit adder                                           : 43
 8-bit subtractor                                      : 16
# Counters                                             : 2
 16-bit updown counter                                 : 1
 24-bit up counter                                     : 1
# Registers                                            : 458
 Flip-Flops                                            : 458
# Comparators                                          : 14
 10-bit comparator greater                             : 5
 11-bit comparator greatequal                          : 9

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================
WARNING:Xst:1989 - Unit <FindMaxAmp>: instances <Amp_i[0].Amp>, <Amp_i[1].Amp> of unit <SRFF> are equivalent, second instance is removed
WARNING:Xst:1989 - Unit <FindMaxAmp>: instances <Amp_i[0].Amp>, <Amp_i[2].Amp> of unit <SRFF> are equivalent, second instance is removed
WARNING:Xst:1989 - Unit <FindMaxAmp>: instances <Amp_i[0].Amp>, <Amp_i[3].Amp> of unit <SRFF> are equivalent, second instance is removed
WARNING:Xst:1989 - Unit <FindMaxAmp>: instances <Amp_i[0].Amp>, <Amp_i[4].Amp> of unit <SRFF> are equivalent, second instance is removed
WARNING:Xst:1989 - Unit <FindMaxAmp>: instances <Amp_i[0].Amp>, <Amp_i[5].Amp> of unit <SRFF> are equivalent, second instance is removed
WARNING:Xst:1989 - Unit <FindMaxAmp>: instances <Amp_i[0].Amp>, <Amp_i[6].Amp> of unit <SRFF> are equivalent, second instance is removed
WARNING:Xst:1989 - Unit <FindMaxAmp>: instances <Amp_i[0].Amp>, <Amp_i[7].Amp> of unit <SRFF> are equivalent, second instance is removed
WARNING:Xst:1989 - Unit <FindMaxAmp>: instances <Amp_i[0].Amp>, <Amp_i[8].Amp> of unit <SRFF> are equivalent, second instance is removed
WARNING:Xst:1293 - FF/Latch <count_0> has a constant value of 0 in block <V_Counter_4>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <count_1> has a constant value of 0 in block <V_Counter_4>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <count_2> has a constant value of 0 in block <V_Counter_4>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <count_3> has a constant value of 0 in block <V_Counter_4>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <count_4> has a constant value of 0 in block <V_Counter_4>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <count_5> has a constant value of 0 in block <V_Counter_4>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <count_6> has a constant value of 0 in block <V_Counter_4>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1426 - The value init of the FF/Latch GroupChNum_0 hinder the constant cleaning in the block FindMaxAmp.
   You should achieve better results by setting this init to 1.
WARNING:Xst:1710 - FF/Latch <MaxAmp_9> (without init value) has a constant value of 0 in block <FindMaxAmp>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <MaxAmp_8> (without init value) has a constant value of 0 in block <FindMaxAmp>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <MaxAmp_7> (without init value) has a constant value of 0 in block <FindMaxAmp>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <MaxAmp_6> (without init value) has a constant value of 0 in block <FindMaxAmp>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <MaxAmp_5> (without init value) has a constant value of 0 in block <FindMaxAmp>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <MaxAmp_4> (without init value) has a constant value of 0 in block <FindMaxAmp>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <MaxAmp_3> (without init value) has a constant value of 0 in block <FindMaxAmp>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <MaxAmp_2> (without init value) has a constant value of 0 in block <FindMaxAmp>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <MaxAmp_1> (without init value) has a constant value of 0 in block <FindMaxAmp>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <MaxAmp_0> (without init value) has a constant value of 0 in block <FindMaxAmp>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <GroupChNum_6_3> (without init value) has a constant value of 0 in block <FindMaxAmp>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <GroupChNum_5_3> (without init value) has a constant value of 0 in block <FindMaxAmp>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <GroupChNum_4_3> (without init value) has a constant value of 0 in block <FindMaxAmp>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <GroupChNum_4_2> (without init value) has a constant value of 0 in block <FindMaxAmp>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <GroupChNum_3_3> (without init value) has a constant value of 0 in block <FindMaxAmp>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <GroupChNum_3_2> (without init value) has a constant value of 1 in block <FindMaxAmp>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <GroupChNum_3_1> (without init value) has a constant value of 1 in block <FindMaxAmp>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <GroupChNum_3_0> (without init value) has a constant value of 1 in block <FindMaxAmp>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <GroupChNum_2_3> (without init value) has a constant value of 0 in block <FindMaxAmp>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <GroupChNum_2_2> (without init value) has a constant value of 1 in block <FindMaxAmp>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <GroupChNum_2_1> (without init value) has a constant value of 0 in block <FindMaxAmp>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <GroupChNum_2_0> (without init value) has a constant value of 1 in block <FindMaxAmp>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <GroupChNum_1_3> (without init value) has a constant value of 0 in block <FindMaxAmp>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <GroupChNum_1_2> (without init value) has a constant value of 0 in block <FindMaxAmp>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <GroupChNum_1_1> (without init value) has a constant value of 1 in block <FindMaxAmp>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <GroupChNum_1_0> (without init value) has a constant value of 1 in block <FindMaxAmp>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <GroupChNum_5_0> (without init value) has a constant value of 1 in block <FindMaxAmp>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <GroupChNum_5_2> (without init value) has a constant value of 1 in block <FindMaxAmp>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <ADC_SCLK> has a constant value of 0 in block <adc_ctrl_i>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <ADC_CSB> has a constant value of 1 in block <adc_ctrl_i>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <ADC_SDIO> has a constant value of 0 in block <adc_ctrl_i>. This FF/Latch will be trimmed during the optimization process.
INFO:Xst:2261 - The FF/Latch <GroupChNum_4_1> in Unit <FindMaxAmp> is equivalent to the following 2 FFs/Latches, which will be removed : <GroupChNum_5_1> <GroupChNum_6_2> 
WARNING:Xst:1426 - The value init of the FF/Latch Sync_TRG2 hinder the constant cleaning in the block PhaseSW.
   You should achieve better results by setting this init to 1.
WARNING:Xst:1710 - FF/Latch <GroupChNum_4_0> (without init value) has a constant value of 1 in block <FindMaxAmp>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <GroupChNum_4_1> (without init value) has a constant value of 1 in block <FindMaxAmp>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <GroupChNum_6_0> (without init value) has a constant value of 1 in block <FindMaxAmp>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <GroupChNum_6_1> (without init value) has a constant value of 1 in block <FindMaxAmp>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <MaxCellNumber_0> (without init value) has a constant value of 0 in block <FindMaxAmp>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <MaxCellNumber_1> (without init value) has a constant value of 0 in block <FindMaxAmp>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <MaxCellNumber_2> (without init value) has a constant value of 0 in block <FindMaxAmp>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <MaxCellNumber_3> (without init value) has a constant value of 1 in block <FindMaxAmp>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1898 - Due to constant pushing, FF/Latch <GroupChNum_0> is unconnected in block <FindMaxAmp>.
WARNING:Xst:1293 - FF/Latch <Amp_i[0].Amp/Trig> has a constant value of 0 in block <FindMaxAmp>. This FF/Latch will be trimmed during the optimization process.

Optimizing unit <Main> ...

Optimizing unit <ShiftReg> ...

Optimizing unit <PhaseSW> ...

Optimizing unit <FindMaxAmp> ...

Optimizing unit <adc_deser> ...

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block Main, actual ratio is 1.
FlipFlop FindMaxAmp_i/Trig has been replicated 1 time(s) to handle iob=true attribute.
FlipFlop PhaseSwitch/Sync_TRG2 has been replicated 1 time(s) to handle iob=true attribute.

Final Macro Processing ...

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 442
 Flip-Flops                                            : 442

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Final Report                               *
=========================================================================
Final Results
RTL Top Level Output File Name     : Main.ngr
Top Level Output File Name         : Main
Output Format                      : NGC
Optimization Goal                  : Speed
Keep Hierarchy                     : No

Design Statistics
# IOs                              : 542

Cell Usage :
# BELS                             : 986
#      GND                         : 1
#      INV                         : 3
#      LUT1                        : 38
#      LUT2                        : 210
#      LUT3                        : 66
#      LUT3_L                      : 9
#      LUT4                        : 79
#      LUT4_L                      : 9
#      MUXCY                       : 276
#      VCC                         : 1
#      XORCY                       : 294
# FlipFlops/Latches                : 442
#      FD                          : 410
#      FDC                         : 3
#      FDCE                        : 10
#      FDR                         : 3
#      FDRE                        : 16
# Clock Buffers                    : 5
#      BUFG                        : 5
# IO Buffers                       : 313
#      IBUFDS                      : 141
#      IBUFG                       : 2
#      IBUFGDS                     : 78
#      OBUF                        : 92
# DCM_ADVs                         : 1
#      DCM_ADV                     : 1
# Others                           : 280
#      ISERDES                     : 280
=========================================================================

Device utilization summary:
---------------------------

Selected Device : 4vlx60ff1148-10 

 Number of Slices:                      394  out of  26624     1%  
 Number of Slice Flip Flops:            439  out of  53248     0%  
 Number of 4 input LUTs:                414  out of  53248     0%  
 Number of IOs:                         542
 Number of bonded IOBs:                 532  out of    640    83%  
    IOB Flip Flops:                       3
 Number of GCLKs:                         5  out of     32    15%  
 Number of DCM_ADVs:                      1  out of      8    12%  
 Number of ISERDESs:                    280  out of    640    43%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
TIMING REPORT

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------+----------------------------+-------+
Clock Signal                       | Clock buffer(FF name)      | Load  |
-----------------------------------+----------------------------+-------+
MuxClock_in                        | DLL/DCM_ADV_INST:CLK2X     | 283   |
MuxClock_in                        | DLL/DCM_ADV_INST:CLK0      | 24    |
Qclock                             | IBUFG                      | 17    |
PhaseSwitch/Sync_TRG1              | NONE(PhaseSwitch/Sync_TRG2)| 2     |
MuxClock_in                        | DLL/DCM_ADV_INST:CLKFX     | 396   |
ADC_DCO_LVDS<0>                    | IBUFGDS                    | 8     |
ADC_DCO_LVDS<1>                    | IBUFGDS                    | 8     |
ADC_DCO_LVDS<2>                    | IBUFGDS                    | 8     |
ADC_DCO_LVDS<3>                    | IBUFGDS                    | 8     |
ADC_DCO_LVDS<4>                    | IBUFGDS                    | 8     |
ADC_DCO_LVDS<5>                    | IBUFGDS                    | 8     |
ADC_DCO_LVDS<6>                    | IBUFGDS                    | 8     |
ADC_DCO_LVDS<7>                    | IBUFGDS                    | 8     |
ADC_DCO_LVDS<8>                    | IBUFGDS                    | 8     |
ADC_DCO_LVDS<9>                    | IBUFGDS                    | 8     |
ADC_DCO_LVDS<10>                   | IBUFGDS                    | 8     |
ADC_DCO_LVDS<11>                   | IBUFGDS                    | 8     |
ADC_DCO_LVDS<12>                   | IBUFGDS                    | 8     |
ADC_DCO_LVDS<13>                   | IBUFGDS                    | 8     |
ADC_DCO_LVDS<14>                   | IBUFGDS                    | 8     |
ADC_DCO_LVDS<15>                   | IBUFGDS                    | 8     |
ADC_DCO_LVDS<16>                   | IBUFGDS                    | 8     |
ADC_DCO_LVDS<17>                   | IBUFGDS                    | 8     |
ADC_DCO_LVDS<18>                   | IBUFGDS                    | 8     |
ADC_DCO_LVDS<19>                   | IBUFGDS                    | 8     |
ADC_DCO_LVDS<20>                   | IBUFGDS                    | 8     |
ADC_DCO_LVDS<21>                   | IBUFGDS                    | 8     |
ADC_DCO_LVDS<22>                   | IBUFGDS                    | 8     |
ADC_DCO_LVDS<23>                   | IBUFGDS                    | 8     |
ADC_DCO_LVDS<24>                   | IBUFGDS                    | 8     |
ADC_DCO_LVDS<25>                   | IBUFGDS                    | 8     |
ADC_DCO_LVDS<26>                   | IBUFGDS                    | 8     |
ADC_DCO_LVDS<27>                   | IBUFGDS                    | 8     |
ADC_DCO_LVDS<28>                   | IBUFGDS                    | 8     |
ADC_DCO_LVDS<29>                   | IBUFGDS                    | 8     |
ADC_DCO_LVDS<30>                   | IBUFGDS                    | 8     |
ADC_DCO_LVDS<31>                   | IBUFGDS                    | 8     |
ADC_DCO_LVDSPrev<0>                | IBUFGDS                    | 8     |
ADC_DCO_LVDSPrev<1>                | IBUFGDS                    | 8     |
ADC_DCO_LVDSPrev<2>                | IBUFGDS                    | 8     |
-----------------------------------+----------------------------+-------+
INFO:Xst:2169 - HDL ADVISOR - Some clock signals were not automatically buffered by XST with BUFG/BUFR resources. Please use the buffer_type constraint in order to insert these buffers to the clock signals to help prevent skew problems.

Asynchronous Control Signals Information:
----------------------------------------
--------------------------------------+----------------------------------------------+-------+
Control Signal                        | Buffer(FF name)                              | Load  |
--------------------------------------+----------------------------------------------+-------+
Led_B/DurTrig_SRFF/CLRN_inv(XST_GND:G)| NONE(FindMaxAmp_i/Thresh_i[0].Threshold/Trig)| 1133  |
ADCInDataLVDS<0>                      | IBUFDS+ISERDES                               | 4     |
ADCInDataLVDS<100>                    | IBUFDS+ISERDES                               | 4     |
ADCInDataLVDS<101>                    | IBUFDS+ISERDES                               | 4     |
ADCInDataLVDS<102>                    | IBUFDS+ISERDES                               | 4     |
ADCInDataLVDS<103>                    | IBUFDS+ISERDES                               | 4     |
ADCInDataLVDS<104>                    | IBUFDS+ISERDES                               | 4     |
ADCInDataLVDS<105>                    | IBUFDS+ISERDES                               | 4     |
ADCInDataLVDS<106>                    | IBUFDS+ISERDES                               | 4     |
ADCInDataLVDS<107>                    | IBUFDS+ISERDES                               | 4     |
ADCInDataLVDS<108>                    | IBUFDS+ISERDES                               | 4     |
ADCInDataLVDS<109>                    | IBUFDS+ISERDES                               | 4     |
ADCInDataLVDS<10>                     | IBUFDS+ISERDES                               | 4     |
ADCInDataLVDS<110>                    | IBUFDS+ISERDES                               | 4     |
ADCInDataLVDS<111>                    | IBUFDS+ISERDES                               | 4     |
ADCInDataLVDS<112>                    | IBUFDS+ISERDES                               | 4     |
ADCInDataLVDS<113>                    | IBUFDS+ISERDES                               | 4     |
ADCInDataLVDS<114>                    | IBUFDS+ISERDES                               | 4     |
ADCInDataLVDS<115>                    | IBUFDS+ISERDES                               | 4     |
ADCInDataLVDS<116>                    | IBUFDS+ISERDES                               | 4     |
ADCInDataLVDS<117>                    | IBUFDS+ISERDES                               | 4     |
ADCInDataLVDS<118>                    | IBUFDS+ISERDES                               | 4     |
ADCInDataLVDS<119>                    | IBUFDS+ISERDES                               | 4     |
ADCInDataLVDS<11>                     | IBUFDS+ISERDES                               | 4     |
ADCInDataLVDS<120>                    | IBUFDS+ISERDES                               | 4     |
ADCInDataLVDS<121>                    | IBUFDS+ISERDES                               | 4     |
ADCInDataLVDS<122>                    | IBUFDS+ISERDES                               | 4     |
ADCInDataLVDS<123>                    | IBUFDS+ISERDES                               | 4     |
ADCInDataLVDS<124>                    | IBUFDS+ISERDES                               | 4     |
ADCInDataLVDS<125>                    | IBUFDS+ISERDES                               | 4     |
ADCInDataLVDS<126>                    | IBUFDS+ISERDES                               | 4     |
ADCInDataLVDS<127>                    | IBUFDS+ISERDES                               | 4     |
ADCInDataLVDS<12>                     | IBUFDS+ISERDES                               | 4     |
ADCInDataLVDS<13>                     | IBUFDS+ISERDES                               | 4     |
ADCInDataLVDS<14>                     | IBUFDS+ISERDES                               | 4     |
ADCInDataLVDS<15>                     | IBUFDS+ISERDES                               | 4     |
ADCInDataLVDS<16>                     | IBUFDS+ISERDES                               | 4     |
ADCInDataLVDS<17>                     | IBUFDS+ISERDES                               | 4     |
ADCInDataLVDS<18>                     | IBUFDS+ISERDES                               | 4     |
ADCInDataLVDS<19>                     | IBUFDS+ISERDES                               | 4     |
ADCInDataLVDS<1>                      | IBUFDS+ISERDES                               | 4     |
ADCInDataLVDS<20>                     | IBUFDS+ISERDES                               | 4     |
ADCInDataLVDS<21>                     | IBUFDS+ISERDES                               | 4     |
ADCInDataLVDS<22>                     | IBUFDS+ISERDES                               | 4     |
ADCInDataLVDS<23>                     | IBUFDS+ISERDES                               | 4     |
ADCInDataLVDS<24>                     | IBUFDS+ISERDES                               | 4     |
ADCInDataLVDS<25>                     | IBUFDS+ISERDES                               | 4     |
ADCInDataLVDS<26>                     | IBUFDS+ISERDES                               | 4     |
ADCInDataLVDS<27>                     | IBUFDS+ISERDES                               | 4     |
ADCInDataLVDS<28>                     | IBUFDS+ISERDES                               | 4     |
ADCInDataLVDS<29>                     | IBUFDS+ISERDES                               | 4     |
ADCInDataLVDS<2>                      | IBUFDS+ISERDES                               | 4     |
ADCInDataLVDS<30>                     | IBUFDS+ISERDES                               | 4     |
ADCInDataLVDS<31>                     | IBUFDS+ISERDES                               | 4     |
ADCInDataLVDS<32>                     | IBUFDS+ISERDES                               | 4     |
ADCInDataLVDS<33>                     | IBUFDS+ISERDES                               | 4     |
ADCInDataLVDS<34>                     | IBUFDS+ISERDES                               | 4     |
ADCInDataLVDS<35>                     | IBUFDS+ISERDES                               | 4     |
ADCInDataLVDS<36>                     | IBUFDS+ISERDES                               | 4     |
ADCInDataLVDS<37>                     | IBUFDS+ISERDES                               | 4     |
ADCInDataLVDS<38>                     | IBUFDS+ISERDES                               | 4     |
ADCInDataLVDS<39>                     | IBUFDS+ISERDES                               | 4     |
ADCInDataLVDS<3>                      | IBUFDS+ISERDES                               | 4     |
ADCInDataLVDS<40>                     | IBUFDS+ISERDES                               | 4     |
ADCInDataLVDS<41>                     | IBUFDS+ISERDES                               | 4     |
ADCInDataLVDS<42>                     | IBUFDS+ISERDES                               | 4     |
ADCInDataLVDS<43>                     | IBUFDS+ISERDES                               | 4     |
ADCInDataLVDS<44>                     | IBUFDS+ISERDES                               | 4     |
ADCInDataLVDS<45>                     | IBUFDS+ISERDES                               | 4     |
ADCInDataLVDS<46>                     | IBUFDS+ISERDES                               | 4     |
ADCInDataLVDS<47>                     | IBUFDS+ISERDES                               | 4     |
ADCInDataLVDS<48>                     | IBUFDS+ISERDES                               | 4     |
ADCInDataLVDS<49>                     | IBUFDS+ISERDES                               | 4     |
ADCInDataLVDS<4>                      | IBUFDS+ISERDES                               | 4     |
ADCInDataLVDS<50>                     | IBUFDS+ISERDES                               | 4     |
ADCInDataLVDS<51>                     | IBUFDS+ISERDES                               | 4     |
ADCInDataLVDS<52>                     | IBUFDS+ISERDES                               | 4     |
ADCInDataLVDS<53>                     | IBUFDS+ISERDES                               | 4     |
ADCInDataLVDS<54>                     | IBUFDS+ISERDES                               | 4     |
ADCInDataLVDS<55>                     | IBUFDS+ISERDES                               | 4     |
ADCInDataLVDS<56>                     | IBUFDS+ISERDES                               | 4     |
ADCInDataLVDS<57>                     | IBUFDS+ISERDES                               | 4     |
ADCInDataLVDS<58>                     | IBUFDS+ISERDES                               | 4     |
ADCInDataLVDS<59>                     | IBUFDS+ISERDES                               | 4     |
ADCInDataLVDS<5>                      | IBUFDS+ISERDES                               | 4     |
ADCInDataLVDS<60>                     | IBUFDS+ISERDES                               | 4     |
ADCInDataLVDS<61>                     | IBUFDS+ISERDES                               | 4     |
ADCInDataLVDS<62>                     | IBUFDS+ISERDES                               | 4     |
ADCInDataLVDS<63>                     | IBUFDS+ISERDES                               | 4     |
ADCInDataLVDS<64>                     | IBUFDS+ISERDES                               | 4     |
ADCInDataLVDS<65>                     | IBUFDS+ISERDES                               | 4     |
ADCInDataLVDS<66>                     | IBUFDS+ISERDES                               | 4     |
ADCInDataLVDS<67>                     | IBUFDS+ISERDES                               | 4     |
ADCInDataLVDS<68>                     | IBUFDS+ISERDES                               | 4     |
ADCInDataLVDS<69>                     | IBUFDS+ISERDES                               | 4     |
ADCInDataLVDS<6>                      | IBUFDS+ISERDES                               | 4     |
ADCInDataLVDS<70>                     | IBUFDS+ISERDES                               | 4     |
ADCInDataLVDS<71>                     | IBUFDS+ISERDES                               | 4     |
ADCInDataLVDS<72>                     | IBUFDS+ISERDES                               | 4     |
ADCInDataLVDS<73>                     | IBUFDS+ISERDES                               | 4     |
ADCInDataLVDS<74>                     | IBUFDS+ISERDES                               | 4     |
ADCInDataLVDS<75>                     | IBUFDS+ISERDES                               | 4     |
ADCInDataLVDS<76>                     | IBUFDS+ISERDES                               | 4     |
ADCInDataLVDS<77>                     | IBUFDS+ISERDES                               | 4     |
ADCInDataLVDS<78>                     | IBUFDS+ISERDES                               | 4     |
ADCInDataLVDS<79>                     | IBUFDS+ISERDES                               | 4     |
ADCInDataLVDS<7>                      | IBUFDS+ISERDES                               | 4     |
ADCInDataLVDS<80>                     | IBUFDS+ISERDES                               | 4     |
ADCInDataLVDS<81>                     | IBUFDS+ISERDES                               | 4     |
ADCInDataLVDS<82>                     | IBUFDS+ISERDES                               | 4     |
ADCInDataLVDS<83>                     | IBUFDS+ISERDES                               | 4     |
ADCInDataLVDS<84>                     | IBUFDS+ISERDES                               | 4     |
ADCInDataLVDS<85>                     | IBUFDS+ISERDES                               | 4     |
ADCInDataLVDS<86>                     | IBUFDS+ISERDES                               | 4     |
ADCInDataLVDS<87>                     | IBUFDS+ISERDES                               | 4     |
ADCInDataLVDS<88>                     | IBUFDS+ISERDES                               | 4     |
ADCInDataLVDS<89>                     | IBUFDS+ISERDES                               | 4     |
ADCInDataLVDS<8>                      | IBUFDS+ISERDES                               | 4     |
ADCInDataLVDS<90>                     | IBUFDS+ISERDES                               | 4     |
ADCInDataLVDS<91>                     | IBUFDS+ISERDES                               | 4     |
ADCInDataLVDS<92>                     | IBUFDS+ISERDES                               | 4     |
ADCInDataLVDS<93>                     | IBUFDS+ISERDES                               | 4     |
ADCInDataLVDS<94>                     | IBUFDS+ISERDES                               | 4     |
ADCInDataLVDS<95>                     | IBUFDS+ISERDES                               | 4     |
ADCInDataLVDS<96>                     | IBUFDS+ISERDES                               | 4     |
ADCInDataLVDS<97>                     | IBUFDS+ISERDES                               | 4     |
ADCInDataLVDS<98>                     | IBUFDS+ISERDES                               | 4     |
ADCInDataLVDS<99>                     | IBUFDS+ISERDES                               | 4     |
ADCInDataLVDS<9>                      | IBUFDS+ISERDES                               | 4     |
ADCInDataLVDSPrev<0>                  | IBUFDS+ISERDES                               | 4     |
ADCInDataLVDSPrev<10>                 | IBUFDS+ISERDES                               | 4     |
ADCInDataLVDSPrev<11>                 | IBUFDS+ISERDES                               | 4     |
ADCInDataLVDSPrev<1>                  | IBUFDS+ISERDES                               | 4     |
ADCInDataLVDSPrev<2>                  | IBUFDS+ISERDES                               | 4     |
ADCInDataLVDSPrev<3>                  | IBUFDS+ISERDES                               | 4     |
ADCInDataLVDSPrev<4>                  | IBUFDS+ISERDES                               | 4     |
ADCInDataLVDSPrev<5>                  | IBUFDS+ISERDES                               | 4     |
ADCInDataLVDSPrev<6>                  | IBUFDS+ISERDES                               | 4     |
ADCInDataLVDSPrev<7>                  | IBUFDS+ISERDES                               | 4     |
ADCInDataLVDSPrev<8>                  | IBUFDS+ISERDES                               | 4     |
ADCInDataLVDSPrev<9>                  | IBUFDS+ISERDES                               | 4     |
--------------------------------------+----------------------------------------------+-------+

Timing Summary:
---------------
Speed Grade: -10

   Minimum period: 24.721ns (Maximum Frequency: 40.451MHz)
   Minimum input arrival time before clock: 1.660ns
   Maximum output required time after clock: 5.474ns
   Maximum combinational path delay: No path found

Timing Detail:
--------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'MuxClock_in'
  Clock period: 24.721ns (frequency: 40.451MHz)
  Total number of paths / destination ports: 22141 / 303
-------------------------------------------------------------------------
Delay:               6.180ns (Levels of Logic = 9)
  Source:            FindMaxAmp_i/Aver2_6_1 (FF)
  Destination:       FindMaxAmp_i/Thresh_i[4].Threshold/Trig (FF)
  Source Clock:      MuxClock_in rising 4.0X
  Destination Clock: MuxClock_in rising 4.0X

  Data Path: FindMaxAmp_i/Aver2_6_1 to FindMaxAmp_i/Thresh_i[4].Threshold/Trig
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD:C->Q               7   0.360   0.744  FindMaxAmp_i/Aver2_6_1 (FindMaxAmp_i/Aver2_6_1)
     LUT3:I0->O            1   0.195   0.523  FindMaxAmp_i/Madd_GroupSum_4_addsub0001C1 (FindMaxAmp_i/Madd_GroupSum_4_addsub0001C)
     LUT4:I3->O            1   0.195   0.000  FindMaxAmp_i/Madd_GroupSum_4_addsub0001_Madd_lut<2> (FindMaxAmp_i/Madd_GroupSum_4_addsub0001_Madd_lut<2>)
     MUXCY:S->O            1   0.366   0.000  FindMaxAmp_i/Madd_GroupSum_4_addsub0001_Madd_cy<2> (FindMaxAmp_i/Madd_GroupSum_4_addsub0001_Madd_cy<2>)
     XORCY:CI->O           1   0.360   0.523  FindMaxAmp_i/Madd_GroupSum_4_addsub0001_Madd_xor<3> (FindMaxAmp_i/GroupSum_4_addsub0001<3>)
     LUT2:I1->O            1   0.195   0.000  FindMaxAmp_i/Madd_GroupSum_4_add0000_lut<3> (FindMaxAmp_i/Madd_GroupSum_4_add0000_lut<3>)
     MUXCY:S->O            1   0.366   0.000  FindMaxAmp_i/Madd_GroupSum_4_add0000_cy<3> (FindMaxAmp_i/Madd_GroupSum_4_add0000_cy<3>)
     XORCY:CI->O           2   0.360   0.540  FindMaxAmp_i/Madd_GroupSum_4_add0000_xor<4> (FindMaxAmp_i/GroupSum<4><4>)
     LUT3_L:I2->LO         1   0.195   0.163  FindMaxAmp_i/GroupValue_Up_LT<4>1_SW0 (N9)
     LUT4:I3->O            1   0.195   0.360  FindMaxAmp_i/GroupValue_Up_LT<4>1 (FindMaxAmp_i/GroupValue_Up_LT<4>)
     FDCE:CE                   0.540          FindMaxAmp_i/Thresh_i[4].Threshold/Trig
    ----------------------------------------
    Total                      6.180ns (3.327ns logic, 2.853ns route)
                                       (53.8% logic, 46.2% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'Qclock'
  Clock period: 2.466ns (frequency: 405.482MHz)
  Total number of paths / destination ports: 168 / 33
-------------------------------------------------------------------------
Delay:               2.466ns (Levels of Logic = 17)
  Source:            PhaseSwitch/TimingCnt/count_0 (FF)
  Destination:       PhaseSwitch/TimingCnt/count_15 (FF)
  Source Clock:      Qclock rising
  Destination Clock: Qclock rising

  Data Path: PhaseSwitch/TimingCnt/count_0 to PhaseSwitch/TimingCnt/count_15
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDRE:C->Q             2   0.360   0.377  PhaseSwitch/TimingCnt/count_0 (PhaseSwitch/TimingCnt/count_0)
     INV:I->O              1   0.358   0.000  PhaseSwitch/TimingCnt/Mcount_count_lut<0>_INV_0 (PhaseSwitch/TimingCnt/Mcount_count_lut<0>)
     MUXCY:S->O            1   0.366   0.000  PhaseSwitch/TimingCnt/Mcount_count_cy<0> (PhaseSwitch/TimingCnt/Mcount_count_cy<0>)
     MUXCY:CI->O           1   0.045   0.000  PhaseSwitch/TimingCnt/Mcount_count_cy<1> (PhaseSwitch/TimingCnt/Mcount_count_cy<1>)
     MUXCY:CI->O           1   0.044   0.000  PhaseSwitch/TimingCnt/Mcount_count_cy<2> (PhaseSwitch/TimingCnt/Mcount_count_cy<2>)
     MUXCY:CI->O           1   0.044   0.000  PhaseSwitch/TimingCnt/Mcount_count_cy<3> (PhaseSwitch/TimingCnt/Mcount_count_cy<3>)
     MUXCY:CI->O           1   0.044   0.000  PhaseSwitch/TimingCnt/Mcount_count_cy<4> (PhaseSwitch/TimingCnt/Mcount_count_cy<4>)
     MUXCY:CI->O           1   0.044   0.000  PhaseSwitch/TimingCnt/Mcount_count_cy<5> (PhaseSwitch/TimingCnt/Mcount_count_cy<5>)
     MUXCY:CI->O           1   0.044   0.000  PhaseSwitch/TimingCnt/Mcount_count_cy<6> (PhaseSwitch/TimingCnt/Mcount_count_cy<6>)
     MUXCY:CI->O           1   0.044   0.000  PhaseSwitch/TimingCnt/Mcount_count_cy<7> (PhaseSwitch/TimingCnt/Mcount_count_cy<7>)
     MUXCY:CI->O           1   0.044   0.000  PhaseSwitch/TimingCnt/Mcount_count_cy<8> (PhaseSwitch/TimingCnt/Mcount_count_cy<8>)
     MUXCY:CI->O           1   0.044   0.000  PhaseSwitch/TimingCnt/Mcount_count_cy<9> (PhaseSwitch/TimingCnt/Mcount_count_cy<9>)
     MUXCY:CI->O           1   0.044   0.000  PhaseSwitch/TimingCnt/Mcount_count_cy<10> (PhaseSwitch/TimingCnt/Mcount_count_cy<10>)
     MUXCY:CI->O           1   0.044   0.000  PhaseSwitch/TimingCnt/Mcount_count_cy<11> (PhaseSwitch/TimingCnt/Mcount_count_cy<11>)
     MUXCY:CI->O           1   0.044   0.000  PhaseSwitch/TimingCnt/Mcount_count_cy<12> (PhaseSwitch/TimingCnt/Mcount_count_cy<12>)
     MUXCY:CI->O           1   0.044   0.000  PhaseSwitch/TimingCnt/Mcount_count_cy<13> (PhaseSwitch/TimingCnt/Mcount_count_cy<13>)
     MUXCY:CI->O           0   0.044   0.000  PhaseSwitch/TimingCnt/Mcount_count_cy<14> (PhaseSwitch/TimingCnt/Mcount_count_cy<14>)
     XORCY:CI->O           1   0.360   0.000  PhaseSwitch/TimingCnt/Mcount_count_xor<15> (PhaseSwitch/Result<15>)
     FDRE:D                    0.022          PhaseSwitch/TimingCnt/count_15
    ----------------------------------------
    Total                      2.466ns (2.089ns logic, 0.377ns route)
                                       (84.7% logic, 15.3% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'MuxClock_in'
  Total number of paths / destination ports: 280 / 140
-------------------------------------------------------------------------
Offset:              1.660ns (Levels of Logic = 1)
  Source:            ADCInDataLVDS<0> (PAD)
  Destination:       adc_deser_i/LVDS_buf_ADC[0].SERDES/adc_serdes_1 (UNKNOWN)
  Destination Clock: MuxClock_in rising 2.0X

  Data Path: ADCInDataLVDS<0> to adc_deser_i/LVDS_buf_ADC[0].SERDES/adc_serdes_1
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUFDS:I->O           1   0.965   0.360  adc_deser_i/LVDS_buf_ADC[0].LVDS_signal (adc_deser_i/SDATA<0>)
     ISERDES:D                 0.335          adc_deser_i/LVDS_buf_ADC[0].SERDES/adc_serdes_1
    ----------------------------------------
    Total                      1.660ns (1.300ns logic, 0.360ns route)
                                       (78.3% logic, 21.7% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'PhaseSwitch/Sync_TRG1'
  Total number of paths / destination ports: 3 / 3
-------------------------------------------------------------------------
Offset:              5.474ns (Levels of Logic = 2)
  Source:            PhaseSwitch/Sync_TRG2 (FF)
  Destination:       Led1 (PAD)
  Source Clock:      PhaseSwitch/Sync_TRG1 rising

  Data Path: PhaseSwitch/Sync_TRG2 to Led1
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:C->Q              2   0.360   0.602  PhaseSwitch/Sync_TRG2 (PhaseSwitch/Sync_TRG2)
     LUT3:I1->O            1   0.195   0.360  Led1_or00001 (Led1_OBUF)
     OBUF:I->O                 3.957          Led1_OBUF (Led1)
    ----------------------------------------
    Total                      5.474ns (4.512ns logic, 0.962ns route)
                                       (82.4% logic, 17.6% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'MuxClock_in'
  Total number of paths / destination ports: 19 / 19
-------------------------------------------------------------------------
Offset:              5.412ns (Levels of Logic = 2)
  Source:            CntTest/count_22 (FF)
  Destination:       Led1 (PAD)
  Source Clock:      MuxClock_in rising

  Data Path: CntTest/count_22 to Led1
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD:C->Q               2   0.360   0.540  CntTest/count_22 (CntTest/count_22)
     LUT3:I2->O            1   0.195   0.360  Led1_or00001 (Led1_OBUF)
     OBUF:I->O                 3.957          Led1_OBUF (Led1)
    ----------------------------------------
    Total                      5.412ns (4.512ns logic, 0.900ns route)
                                       (83.4% logic, 16.6% route)

=========================================================================


Total REAL time to Xst completion: 15.00 secs
Total CPU time to Xst completion: 14.72 secs
 
--> 

Total memory usage is 358812 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :  409 (   0 filtered)
Number of infos    :   10 (   0 filtered)

