`timescale 1ns / 1ps

module led_test (
                  clk,           // inputs clock
                  rst_n,         // input reset
                  led            // output led
             );
             
//===========================================================================
// PORT declarations
//===========================================================================
input clk;
input rst_n;
output [3:0] led;

//register define
reg [31:0] timer;         
reg [3:0] led;



  always @(posedge clk or negedge rst_n)
    begin
      if (~rst_n)
          timer <= 0;
      else if (timer == 200000000)
          timer <= 0;
      else
          timer <= timer + 1;          
    end


  always @(posedge clk or negedge rst_n)
    begin
      if (~rst_n)
          led <= 4'b1111;
      else if (timer == 50000000)
          led <= 4'b1101;
      else if (timer == 100000000)
          led <= 4'b1011;
      else if (timer == 150000000)
          led <= 4'b0111;                              
      else if (timer == 200000000)
          led <= 4'b1110;          
    end
    
endmodule

