xst -intstyle ise -ifn "/home/ise/NTUST_FPGA/RISCV16bit/RISCV16bit.xst" -ofn "/home/ise/NTUST_FPGA/RISCV16bit/RISCV16bit.syr" 
xst -intstyle ise -ifn "/home/ise/NTUST_FPGA/RISCV16bit/RISCV16bit.xst" -ofn "/home/ise/NTUST_FPGA/RISCV16bit/RISCV16bit.syr" 
xst -intstyle ise -ifn "/home/ise/NTUST_FPGA/RISCV16bit/RISCV16bit.xst" -ofn "/home/ise/NTUST_FPGA/RISCV16bit/RISCV16bit.syr" 
xst -intstyle ise -ifn "/home/ise/NTUST_FPGA/RISCV16bit/RISCV16bit.xst" -ofn "/home/ise/NTUST_FPGA/RISCV16bit/RISCV16bit.syr" 
xst -intstyle ise -ifn "/home/ise/NTUST_FPGA/RISCV16bit/RISCV16bit.xst" -ofn "/home/ise/NTUST_FPGA/RISCV16bit/RISCV16bit.syr" 
xst -intstyle ise -ifn "/home/ise/NTUST_FPGA/RISCV16bit/RISCV16bit.xst" -ofn "/home/ise/NTUST_FPGA/RISCV16bit/RISCV16bit.syr" 
xst -intstyle ise -ifn "/home/ise/NTUST_FPGA/RISCV16bit/RISCV16bit.xst" -ofn "/home/ise/NTUST_FPGA/RISCV16bit/RISCV16bit.syr" 
xst -intstyle ise -ifn "/home/ise/NTUST_FPGA/RISCV16bit/RISCV16bit.xst" -ofn "/home/ise/NTUST_FPGA/RISCV16bit/RISCV16bit.syr" 
xst -intstyle ise -ifn "/home/ise/NTUST_FPGA/RISCV16bit/RISCV16bit.xst" -ofn "/home/ise/NTUST_FPGA/RISCV16bit/RISCV16bit.syr" 
xst -intstyle ise -ifn "/home/ise/NTUST_FPGA/RISCV16bit/RISCV16bit.xst" -ofn "/home/ise/NTUST_FPGA/RISCV16bit/RISCV16bit.syr" 
xst -intstyle ise -ifn "/home/ise/NTUST_FPGA/RISCV16bit/RISCV16bit.xst" -ofn "/home/ise/NTUST_FPGA/RISCV16bit/RISCV16bit.syr" 
xst -intstyle ise -ifn "/home/ise/NTUST_FPGA/RISCV16bit/RISCV16bit.xst" -ofn "/home/ise/NTUST_FPGA/RISCV16bit/RISCV16bit.syr" 
xst -intstyle ise -ifn "/home/ise/NTUST_FPGA/RISCV16bit/RISCV16bit.xst" -ofn "/home/ise/NTUST_FPGA/RISCV16bit/RISCV16bit.syr" 
xst -intstyle ise -ifn "/home/ise/NTUST_FPGA/RISCV16bit/RISCV16bit.xst" -ofn "/home/ise/NTUST_FPGA/RISCV16bit/RISCV16bit.syr" 
xst -intstyle ise -ifn "/home/ise/NTUST_FPGA/RISCV16bit/RISCV16bit.xst" -ofn "/home/ise/NTUST_FPGA/RISCV16bit/RISCV16bit.syr" 
xst -intstyle ise -ifn "/home/ise/NTUST_FPGA/RISCV16bit/RISCV16bit.xst" -ofn "/home/ise/NTUST_FPGA/RISCV16bit/RISCV16bit.syr" 
xst -intstyle ise -ifn "/home/ise/NTUST_FPGA/RISCV16bit/RISCV16bit.xst" -ofn "/home/ise/NTUST_FPGA/RISCV16bit/RISCV16bit.syr" 
xst -intstyle ise -ifn "/home/ise/NTUST_FPGA/RISCV16bit/RISCV16bit.xst" -ofn "/home/ise/NTUST_FPGA/RISCV16bit/RISCV16bit.syr" 
xst -intstyle ise -ifn "/home/ise/NTUST_FPGA/RISCV16bit/RISCV16bit.xst" -ofn "/home/ise/NTUST_FPGA/RISCV16bit/RISCV16bit.syr" 
xst -intstyle ise -ifn "/home/ise/NTUST_FPGA/RISCV16bit/RISCV16bit.xst" -ofn "/home/ise/NTUST_FPGA/RISCV16bit/RISCV16bit.syr" 
xst -intstyle ise -ifn "/home/ise/NTUST_FPGA/RISCV16bit/RISCV16bit.xst" -ofn "/home/ise/NTUST_FPGA/RISCV16bit/RISCV16bit.syr" 
xst -intstyle ise -ifn "/home/ise/NTUST_FPGA/RISCV16bit/RISCV16bit.xst" -ofn "/home/ise/NTUST_FPGA/RISCV16bit/RISCV16bit.syr" 
ngdbuild -intstyle ise -dd _ngo -nt timestamp -i -p xc3s100e-cp132-4 RISCV16bit.ngc RISCV16bit.ngd  
map -intstyle ise -p xc3s100e-cp132-4 -cm area -ir off -pr off -c 100 -o RISCV16bit_map.ncd RISCV16bit.ngd RISCV16bit.pcf 
ngdbuild -intstyle ise -dd _ngo -nt timestamp -i -p xc3s100e-cp132-4 RISCV16bit.ngc RISCV16bit.ngd  
map -intstyle ise -p xc3s100e-cp132-4 -cm area -ir off -pr off -c 100 -o RISCV16bit_map.ncd RISCV16bit.ngd RISCV16bit.pcf 
xst -intstyle ise -ifn "/home/ise/NTUST_FPGA/RISCV16bit/RISCV16bit.xst" -ofn "/home/ise/NTUST_FPGA/RISCV16bit/RISCV16bit.syr" 
ngdbuild -intstyle ise -dd _ngo -nt timestamp -i -p xc3s100e-cp132-4 RISCV16bit.ngc RISCV16bit.ngd  
map -intstyle ise -p xc3s100e-cp132-4 -cm area -ir off -pr off -c 100 -o RISCV16bit_map.ncd RISCV16bit.ngd RISCV16bit.pcf 
par -w -intstyle ise -ol high -t 1 RISCV16bit_map.ncd RISCV16bit.ncd RISCV16bit.pcf 
trce -intstyle ise -v 3 -s 4 -n 3 -fastpaths -xml RISCV16bit.twx RISCV16bit.ncd -o RISCV16bit.twr RISCV16bit.pcf 
netgen -intstyle ise -s 4  -pcf RISCV16bit.pcf -rpw 100 -tpw 0 -ar Structure -tm RISCV16bit -insert_pp_buffers true -w -dir netgen/par -ofmt vhdl -sim RISCV16bit.ncd RISCV16bit_timesim.vhd 
xst -intstyle ise -ifn "/home/ise/NTUST_FPGA/RISCV16bit/RISCV16bit.xst" -ofn "/home/ise/NTUST_FPGA/RISCV16bit/RISCV16bit.syr" 
ngdbuild -intstyle ise -dd _ngo -nt timestamp -i -p xc3s100e-cp132-4 RISCV16bit.ngc RISCV16bit.ngd  
map -intstyle ise -p xc3s100e-cp132-4 -cm area -ir off -pr off -c 100 -o RISCV16bit_map.ncd RISCV16bit.ngd RISCV16bit.pcf 
par -w -intstyle ise -ol high -t 1 RISCV16bit_map.ncd RISCV16bit.ncd RISCV16bit.pcf 
trce -intstyle ise -v 3 -s 4 -n 3 -fastpaths -xml RISCV16bit.twx RISCV16bit.ncd -o RISCV16bit.twr RISCV16bit.pcf 
netgen -intstyle ise -s 4  -pcf RISCV16bit.pcf -rpw 100 -tpw 0 -ar Structure -tm RISCV16bit -insert_pp_buffers true -w -dir netgen/par -ofmt vhdl -sim RISCV16bit.ncd RISCV16bit_timesim.vhd 
xst -intstyle ise -ifn "/home/ise/NTUST_FPGA/RISCV16bit/RISCV16bit.xst" -ofn "/home/ise/NTUST_FPGA/RISCV16bit/RISCV16bit.syr" 
ngdbuild -intstyle ise -dd _ngo -nt timestamp -i -p xc3s100e-cp132-4 RISCV16bit.ngc RISCV16bit.ngd  
map -intstyle ise -p xc3s100e-cp132-4 -cm area -ir off -pr off -c 100 -o RISCV16bit_map.ncd RISCV16bit.ngd RISCV16bit.pcf 
par -w -intstyle ise -ol high -t 1 RISCV16bit_map.ncd RISCV16bit.ncd RISCV16bit.pcf 
trce -intstyle ise -v 3 -s 4 -n 3 -fastpaths -xml RISCV16bit.twx RISCV16bit.ncd -o RISCV16bit.twr RISCV16bit.pcf 
xst -intstyle ise -ifn "/home/ise/NTUST_FPGA/RISCV16bit/RISCV16bit.xst" -ofn "/home/ise/NTUST_FPGA/RISCV16bit/RISCV16bit.syr" 
ngdbuild -intstyle ise -dd _ngo -nt timestamp -i -p xc3s100e-cp132-4 RISCV16bit.ngc RISCV16bit.ngd  
map -intstyle ise -p xc3s100e-cp132-4 -cm area -ir off -pr off -c 100 -o RISCV16bit_map.ncd RISCV16bit.ngd RISCV16bit.pcf 
par -w -intstyle ise -ol high -t 1 RISCV16bit_map.ncd RISCV16bit.ncd RISCV16bit.pcf 
trce -intstyle ise -v 3 -s 4 -n 3 -fastpaths -xml RISCV16bit.twx RISCV16bit.ncd -o RISCV16bit.twr RISCV16bit.pcf 
xst -intstyle ise -ifn "/home/ise/NTUST_FPGA/RISCV16bit/RISCV16bit.xst" -ofn "/home/ise/NTUST_FPGA/RISCV16bit/RISCV16bit.syr" 
ngdbuild -intstyle ise -dd _ngo -nt timestamp -i -p xc3s100e-cp132-4 RISCV16bit.ngc RISCV16bit.ngd  
map -intstyle ise -p xc3s100e-cp132-4 -cm area -ir off -pr off -c 100 -o RISCV16bit_map.ncd RISCV16bit.ngd RISCV16bit.pcf 
par -w -intstyle ise -ol high -t 1 RISCV16bit_map.ncd RISCV16bit.ncd RISCV16bit.pcf 
trce -intstyle ise -v 3 -s 4 -n 3 -fastpaths -xml RISCV16bit.twx RISCV16bit.ncd -o RISCV16bit.twr RISCV16bit.pcf 
netgen -intstyle ise -s 4  -pcf RISCV16bit.pcf -rpw 100 -tpw 0 -ar Structure -tm RISCV16bit -insert_pp_buffers true -w -dir netgen/par -ofmt vhdl -sim RISCV16bit.ncd RISCV16bit_timesim.vhd 
