/* START LIBRARY DESCRIPTION *********************************************
RN_CFG_BLS2xx.LIB
Copyright (c) 2008 Digi International Inc

DESCRIPTION:
	This library contains user configurable definitions for RabbitNet
   Devices and BLxS2xx series controllers.

SUPPORT LIBS:

	This configuration library may be used as a basis for other controllers
   using RabbitNet Devices.  Libraries are #used in the following order
   and are #used at the end of this library.

		#use "rnet.lib"            //RabbitNet library
		#use "rnet_dio.lib"        //RabbitNet device libraries
		#use "rnet_ain.lib"
		#use "rnet_aout.lib"
		#use "rnet_relay.lib"
		#use "rnet_keyif.lib"
		#use "rnet_lcdif.lib"

REVISION HISTORY:
	10/27/03	EK 	Initial Creation

END DESCRIPTION **********************************************************/

/*** Beginheader */
#ifndef __RN_CFG_BLS2XX_LIB
#define __RN_CFG_BLS2XX_LIB
/*** Endheader */

/********************************************************************
 ********************************************************************
 Do not make any changes to the following section. Scroll down to
 the Configuration Section to match your settings
********************************************************************
********************************************************************/

/*** Beginheader */
#define REC_OP 			0x40		//starts a receive operation
#define TRANS_OP 			0x80		//starts a transmit operation
#define REC_TRANS_OP 	0xC0		//starts a transmit and receive operation
#define USE_ALT			0x10		//use alternate port for input, serial ports A or B only
#define DISABLE_REC		0x20		//disable receiver input
#define INTERNAL_CLOCK 	0x0C		//use internal clock, usually master side
#define EXTERNAL_CLOCK 	0x08		//use external clock, usually slave side

/*** Endheader */

/********************************************************************
 ********************************************************************
	Configuration Section
	Make changes to the following to match your settings.
********************************************************************
********************************************************************/

/*** Beginheader  */
/// Status byte abort mask
/// Setting the following bits will only abort transmitting data
///	after the status byte is returned.  This does not affect
///   the status byte and still can be interpreted.
// set any bit combination to abort:
// bit 7 device busy (hard-coded into driver)
// bit 4 communication error
// bit 1 command rejected
// bit 0	watchdog timeout
///
#ifndef RNSTATUSABORT
#define RNSTATUSABORT 0x80     //hard-coded driver default to abort if device busy
#endif

#ifndef RN_MAX_DEV
#define RN_MAX_DEV 10	//max number of devices, not to exceed 72
#endif

#ifndef RN_MAX_DATA
#define RN_MAX_DATA 16	//max number of data bytes in any transaction, not to exceed 255
#endif

#ifndef RN_MAX_PORT
#define RN_MAX_PORT 2	//max number of serial ports, not to exceed 4
#define RN_PORTS 0x03	//bit mask for all ports
#endif

#ifndef RN_SPI_BAUD
#define RN_SPI_BAUD 115200L //SPI baudrate (115200L gives 1 megabit data tranfer)???
#endif

/*** EndHeader */

/*** Beginheader rn_sp_info */
void rn_sp_info(void);

typedef struct
{
	char controltx;
	char controlrx;
	char controlreg;
	char statusreg;
	char datareg;
	long clockrate;
} _RNPORTINFO;

extern _RNPORTINFO rnportinfo[RN_MAX_PORT];
/*** EndHeader */

_RNPORTINFO rnportinfo[RN_MAX_PORT];

/* START FUNCTION DESCRIPTION ********************************************
rn_sp_info						<RN_CFG_BL4xxx.LIB>

SYNTAX:			void rn_sp_info();

DESCRIPTION:	Provides rn_init() with necessary serial port control
					information for BL4xxx series controllers.

RETURN VALUE:	None

END DESCRIPTION **********************************************************/
__nodebug
void rn_sp_info(void)
{
	rnportinfo[0].controltx = REC_TRANS_OP|INTERNAL_CLOCK;
	rnportinfo[0].controlrx = REC_TRANS_OP|INTERNAL_CLOCK;
	rnportinfo[0].controlreg = SDCR;
	rnportinfo[0].statusreg = SDSR;
	rnportinfo[0].datareg = SDDR;
	rnportinfo[0].clockrate = RN_SPI_BAUD;

	rnportinfo[1].controltx = REC_TRANS_OP|INTERNAL_CLOCK;
	rnportinfo[1].controlrx = REC_TRANS_OP|INTERNAL_CLOCK;
	rnportinfo[1].controlreg = SDCR;
	rnportinfo[1].statusreg = SDSR;
	rnportinfo[1].datareg = SDDR;
	rnportinfo[1].clockrate = RN_SPI_BAUD;
}

/*** Beginheader _rn_sp_fastenable */
__root void _rn_sp_fastenable(int portvalue);
/*** Endheader  */

/* START _FUNCTION DESCRIPTION ********************************************
_rn_sp_fastenable				<RN_CFG_BL4xxx.LIB>

SYNTAX: 			root void _rn_sp_fastenable(int portvalue);

PARAMETER1:    Value to send send to the I/O port pin.


RETURN VALUE:  None
END DESCRIPTION **********************************************************/
#asm __root __nodebug
_rn_sp_fastenable::
		ld		hl, (sp+2)				  ; get portvalue
		bool	hl							  ; is it port 0?
		ld		de, _cexpr(BL_LATCH)	  ; ext. port address (doesn't affect Z flag)
		ld		hl, _cexpr(__latch_sr) ; shadow address (doesn't affect Z flag)
		jr		nz, .spiport1			  ; no (isn't port0), go select port 1 . . .

.spiport0:
		ipset	1							; stop normal ISRs to prevent race
		res	4, (hl)					; select RN1_CS
		res	5, (hl)					;
ioe	ldd								; copy shadow to port [ioe](de) <- (hl)
		ipres
		ret

.spiport1:
		ipset	1							; stop normal ISRs to prevent race
		set	4, (hl)					; select RN2_CS
		res	5, (hl)					;
ioe	ldd								; copy shadow to port [ioe](de) <- (hl)
		ipres
		ret
#endasm

/*** Beginheader _rn_sp_fastdisable */
__root void _rn_sp_fastdisable(int portvalue);
/*** Endheader  */

/* START _FUNCTION DESCRIPTION ********************************************
_rn_sp_fastdisable				<RN_CFG_BL4xxx.LIB>

SYNTAX: 			root void _rn_sp_fastdisable(int portvalue);

PARAMETER1:    Value to send send to the I/O port pin.


RETURN VALUE:  None
END DESCRIPTION **********************************************************/
#asm __root __nodebug
_rn_sp_fastdisable::
		;; no matter what RabbitNet port is to be disabled,
		;;  we always do the same thing (i.e. enable the ADC chip select)
		ld		de, _cexpr(BL_LATCH)	  ; ext. port address (doesn't affect Z flag)
		ld		hl, _cexpr(__latch_sr) ; shadow address (doesn't affect Z flag)
		ipset	1							; stop normal ISRs to prevent race
		res	4, (hl)					; select AD_CS
		set	5, (hl)					;
ioe	ldd								; copy shadow to port [ioe](de) <- (hl)
		ipres
		ret
#endasm

/*** Beginheader rn_sp_enable */
void rn_sp_enable(int portnum);
/*** EndHeader */

/* START FUNCTION DESCRIPTION ********************************************
rn_sp_enable						<RN_CFG_BL4xxx.LIB>

SYNTAX:			void rn_sp_enable(int portnum);

DESCRIPTION:	Macro that enables or asserts BL4xxx series controller
					RabbitNet port	chip select prior to	data transfer.

PARAMETER1:		portnum = 0

RETURN VALUE:	None

END DESCRIPTION **********************************************************/
__nodebug
void rn_sp_enable(int portnum)
{
	if (portnum == 0) {
		WrPortE(BL_LATCH, &__latch_sr, __latch_sr & 0xCF);
	} else {
		WrPortE(BL_LATCH, &__latch_sr, __latch_sr & 0xCF | 0x10);
	}
}

/*** Beginheader rn_sp_disable */
void rn_sp_disable(int portnum);
/*** EndHeader */

/* START FUNCTION DESCRIPTION ********************************************
rn_sp_disable						<RN_CFG_BL4xxx.LIB>

SYNTAX:			void rn_sp_disable(int portnum);

DESCRIPTION:	Macro that disables or deasserts BL4xxx series controller
					RabbitNet port	chip select invalidating data transfer.

PARAMETER1:		portnum = 0

RETURN VALUE:	None

END DESCRIPTION **********************************************************/
__nodebug
void rn_sp_disable(int portnum)
{
	// no matter what RabbitNet port is to be disabled,
	//  we always do the same thing (i.e. enable the ADC chip select)
	WrPortE(BL_LATCH, &__latch_sr, __latch_sr & 0xCF | 0x20);
}

/*** Beginheader rn_sp_init */
void rn_sp_init(int port, long clkrate);
/*** EndHeader */

/* START FUNCTION DESCRIPTION ********************************************
rn_sp_init						<RN_CFG_BL4xxx.LIB>

SYNTAX:			void rn_sp_init(int portnum, long clkrate);

DESCRIPTION:	Configures and initializes an BL4xxx series controller
					RabbitNet port	as a clocked serial port.
					This call is used rn_init().

PARAMETER1:		portnum = 0
PARAMETER2:		baudrate, user defines macro RN_SPI_BAUD. If not defined,
					will default to 115200L which gives 1 megabit data transfer.

RETURN VALUE:	None

SEE ALSO:		rn_sp_close

END DESCRIPTION **********************************************************/
__nodebug
__root void rn_sp_init(int port, long clkrate)
{
	// The SPI port is initialized by the BL4xxx brdInit function.
	WrPortI(SDER, &SDERShadow, SDERShadow | 0x08);  // instead of BitRevTable
	return;
}

/*** Beginheader rn_sp_close */
void rn_sp_close(int port);
/*** EndHeader */

/* START FUNCTION DESCRIPTION ********************************************
rn_sp_close						<RN_CFG_BL4xxx.LIB>

SYNTAX:			void rn_sp_close(int port);

DESCRIPTION:	Deactivates BL4xxx series controller RabbitNet port as
					a clocked serial port.
					This call is used in rn_init().

PARAMETER1:		portnum = 0

RETURN VALUE:	None

SEE ALSO:		rn_sp_init

END DESCRIPTION **********************************************************/
__nodebug
void rn_sp_close(int port)
{
	// Closing the port not allowed for BL4xxx due to the port being
   // shared by ADC, DAC, and SF1000.
	return;
}

/*** BeginHeader */
#use "rnet.lib"            // RabbitNet driver
#use "rnet_dio.lib"        // RabbitNet DI/O card
#use "rnet_ain.lib"        // RabbitNet Analog Input card
#use "rnet_aout.lib"       // RabbitNet Analog Output card
#use "rnet_relay.lib"		// RabbitNet Relay card
#use "rnet_keyif.lib"		// RabbitNet Keypad/Display Interface <<<uncomment to use
#use "rnet_lcdif.lib"		// RabbitNet Keypad/Display Interface <<<uncomment to use
/*** EndHeader */

/*** BeginHeader */
#endif
/*** EndHeader */