
stm32_JohnDeere_CM7.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000298  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0001208c  080002a0  080002a0  000102a0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000e50  08012330  08012330  00022330  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08013180  08013180  000301e4  2**0
                  CONTENTS
  4 .ARM          00000008  08013180  08013180  00023180  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08013188  08013188  000301e4  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08013188  08013188  00023188  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  0801318c  0801318c  0002318c  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         000001e4  24000000  08013190  00030000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00005008  240001e8  08013374  000301e8  2**3
                  ALLOC
 10 ._user_heap_stack 00000600  240051f0  08013374  000351f0  2**0
                  ALLOC
 11 .ARM.attributes 0000002e  00000000  00000000  000301e4  2**0
                  CONTENTS, READONLY
 12 .debug_info   0002ed61  00000000  00000000  00030212  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00005641  00000000  00000000  0005ef73  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00002210  00000000  00000000  000645b8  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_ranges 00001fd8  00000000  00000000  000667c8  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  00042671  00000000  00000000  000687a0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   0002df54  00000000  00000000  000aae11  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    001a37ca  00000000  00000000  000d8d65  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000050  00000000  00000000  0027c52f  2**0
                  CONTENTS, READONLY
 20 .debug_frame  0000a254  00000000  00000000  0027c580  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080002a0 <__do_global_dtors_aux>:
 80002a0:	b510      	push	{r4, lr}
 80002a2:	4c05      	ldr	r4, [pc, #20]	; (80002b8 <__do_global_dtors_aux+0x18>)
 80002a4:	7823      	ldrb	r3, [r4, #0]
 80002a6:	b933      	cbnz	r3, 80002b6 <__do_global_dtors_aux+0x16>
 80002a8:	4b04      	ldr	r3, [pc, #16]	; (80002bc <__do_global_dtors_aux+0x1c>)
 80002aa:	b113      	cbz	r3, 80002b2 <__do_global_dtors_aux+0x12>
 80002ac:	4804      	ldr	r0, [pc, #16]	; (80002c0 <__do_global_dtors_aux+0x20>)
 80002ae:	f3af 8000 	nop.w
 80002b2:	2301      	movs	r3, #1
 80002b4:	7023      	strb	r3, [r4, #0]
 80002b6:	bd10      	pop	{r4, pc}
 80002b8:	240001e8 	.word	0x240001e8
 80002bc:	00000000 	.word	0x00000000
 80002c0:	08012314 	.word	0x08012314

080002c4 <frame_dummy>:
 80002c4:	b508      	push	{r3, lr}
 80002c6:	4b03      	ldr	r3, [pc, #12]	; (80002d4 <frame_dummy+0x10>)
 80002c8:	b11b      	cbz	r3, 80002d2 <frame_dummy+0xe>
 80002ca:	4903      	ldr	r1, [pc, #12]	; (80002d8 <frame_dummy+0x14>)
 80002cc:	4803      	ldr	r0, [pc, #12]	; (80002dc <frame_dummy+0x18>)
 80002ce:	f3af 8000 	nop.w
 80002d2:	bd08      	pop	{r3, pc}
 80002d4:	00000000 	.word	0x00000000
 80002d8:	240001ec 	.word	0x240001ec
 80002dc:	08012314 	.word	0x08012314

080002e0 <strlen>:
 80002e0:	4603      	mov	r3, r0
 80002e2:	f813 2b01 	ldrb.w	r2, [r3], #1
 80002e6:	2a00      	cmp	r2, #0
 80002e8:	d1fb      	bne.n	80002e2 <strlen+0x2>
 80002ea:	1a18      	subs	r0, r3, r0
 80002ec:	3801      	subs	r0, #1
 80002ee:	4770      	bx	lr

080002f0 <memchr>:
 80002f0:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 80002f4:	2a10      	cmp	r2, #16
 80002f6:	db2b      	blt.n	8000350 <memchr+0x60>
 80002f8:	f010 0f07 	tst.w	r0, #7
 80002fc:	d008      	beq.n	8000310 <memchr+0x20>
 80002fe:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000302:	3a01      	subs	r2, #1
 8000304:	428b      	cmp	r3, r1
 8000306:	d02d      	beq.n	8000364 <memchr+0x74>
 8000308:	f010 0f07 	tst.w	r0, #7
 800030c:	b342      	cbz	r2, 8000360 <memchr+0x70>
 800030e:	d1f6      	bne.n	80002fe <memchr+0xe>
 8000310:	b4f0      	push	{r4, r5, r6, r7}
 8000312:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000316:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800031a:	f022 0407 	bic.w	r4, r2, #7
 800031e:	f07f 0700 	mvns.w	r7, #0
 8000322:	2300      	movs	r3, #0
 8000324:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000328:	3c08      	subs	r4, #8
 800032a:	ea85 0501 	eor.w	r5, r5, r1
 800032e:	ea86 0601 	eor.w	r6, r6, r1
 8000332:	fa85 f547 	uadd8	r5, r5, r7
 8000336:	faa3 f587 	sel	r5, r3, r7
 800033a:	fa86 f647 	uadd8	r6, r6, r7
 800033e:	faa5 f687 	sel	r6, r5, r7
 8000342:	b98e      	cbnz	r6, 8000368 <memchr+0x78>
 8000344:	d1ee      	bne.n	8000324 <memchr+0x34>
 8000346:	bcf0      	pop	{r4, r5, r6, r7}
 8000348:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 800034c:	f002 0207 	and.w	r2, r2, #7
 8000350:	b132      	cbz	r2, 8000360 <memchr+0x70>
 8000352:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000356:	3a01      	subs	r2, #1
 8000358:	ea83 0301 	eor.w	r3, r3, r1
 800035c:	b113      	cbz	r3, 8000364 <memchr+0x74>
 800035e:	d1f8      	bne.n	8000352 <memchr+0x62>
 8000360:	2000      	movs	r0, #0
 8000362:	4770      	bx	lr
 8000364:	3801      	subs	r0, #1
 8000366:	4770      	bx	lr
 8000368:	2d00      	cmp	r5, #0
 800036a:	bf06      	itte	eq
 800036c:	4635      	moveq	r5, r6
 800036e:	3803      	subeq	r0, #3
 8000370:	3807      	subne	r0, #7
 8000372:	f015 0f01 	tst.w	r5, #1
 8000376:	d107      	bne.n	8000388 <memchr+0x98>
 8000378:	3001      	adds	r0, #1
 800037a:	f415 7f80 	tst.w	r5, #256	; 0x100
 800037e:	bf02      	ittt	eq
 8000380:	3001      	addeq	r0, #1
 8000382:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
 8000386:	3001      	addeq	r0, #1
 8000388:	bcf0      	pop	{r4, r5, r6, r7}
 800038a:	3801      	subs	r0, #1
 800038c:	4770      	bx	lr
 800038e:	bf00      	nop

08000390 <__aeabi_uldivmod>:
 8000390:	b953      	cbnz	r3, 80003a8 <__aeabi_uldivmod+0x18>
 8000392:	b94a      	cbnz	r2, 80003a8 <__aeabi_uldivmod+0x18>
 8000394:	2900      	cmp	r1, #0
 8000396:	bf08      	it	eq
 8000398:	2800      	cmpeq	r0, #0
 800039a:	bf1c      	itt	ne
 800039c:	f04f 31ff 	movne.w	r1, #4294967295
 80003a0:	f04f 30ff 	movne.w	r0, #4294967295
 80003a4:	f000 b974 	b.w	8000690 <__aeabi_idiv0>
 80003a8:	f1ad 0c08 	sub.w	ip, sp, #8
 80003ac:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 80003b0:	f000 f806 	bl	80003c0 <__udivmoddi4>
 80003b4:	f8dd e004 	ldr.w	lr, [sp, #4]
 80003b8:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80003bc:	b004      	add	sp, #16
 80003be:	4770      	bx	lr

080003c0 <__udivmoddi4>:
 80003c0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80003c4:	9d08      	ldr	r5, [sp, #32]
 80003c6:	4604      	mov	r4, r0
 80003c8:	468e      	mov	lr, r1
 80003ca:	2b00      	cmp	r3, #0
 80003cc:	d14d      	bne.n	800046a <__udivmoddi4+0xaa>
 80003ce:	428a      	cmp	r2, r1
 80003d0:	4694      	mov	ip, r2
 80003d2:	d969      	bls.n	80004a8 <__udivmoddi4+0xe8>
 80003d4:	fab2 f282 	clz	r2, r2
 80003d8:	b152      	cbz	r2, 80003f0 <__udivmoddi4+0x30>
 80003da:	fa01 f302 	lsl.w	r3, r1, r2
 80003de:	f1c2 0120 	rsb	r1, r2, #32
 80003e2:	fa20 f101 	lsr.w	r1, r0, r1
 80003e6:	fa0c fc02 	lsl.w	ip, ip, r2
 80003ea:	ea41 0e03 	orr.w	lr, r1, r3
 80003ee:	4094      	lsls	r4, r2
 80003f0:	ea4f 481c 	mov.w	r8, ip, lsr #16
 80003f4:	0c21      	lsrs	r1, r4, #16
 80003f6:	fbbe f6f8 	udiv	r6, lr, r8
 80003fa:	fa1f f78c 	uxth.w	r7, ip
 80003fe:	fb08 e316 	mls	r3, r8, r6, lr
 8000402:	ea41 4303 	orr.w	r3, r1, r3, lsl #16
 8000406:	fb06 f107 	mul.w	r1, r6, r7
 800040a:	4299      	cmp	r1, r3
 800040c:	d90a      	bls.n	8000424 <__udivmoddi4+0x64>
 800040e:	eb1c 0303 	adds.w	r3, ip, r3
 8000412:	f106 30ff 	add.w	r0, r6, #4294967295
 8000416:	f080 811f 	bcs.w	8000658 <__udivmoddi4+0x298>
 800041a:	4299      	cmp	r1, r3
 800041c:	f240 811c 	bls.w	8000658 <__udivmoddi4+0x298>
 8000420:	3e02      	subs	r6, #2
 8000422:	4463      	add	r3, ip
 8000424:	1a5b      	subs	r3, r3, r1
 8000426:	b2a4      	uxth	r4, r4
 8000428:	fbb3 f0f8 	udiv	r0, r3, r8
 800042c:	fb08 3310 	mls	r3, r8, r0, r3
 8000430:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 8000434:	fb00 f707 	mul.w	r7, r0, r7
 8000438:	42a7      	cmp	r7, r4
 800043a:	d90a      	bls.n	8000452 <__udivmoddi4+0x92>
 800043c:	eb1c 0404 	adds.w	r4, ip, r4
 8000440:	f100 33ff 	add.w	r3, r0, #4294967295
 8000444:	f080 810a 	bcs.w	800065c <__udivmoddi4+0x29c>
 8000448:	42a7      	cmp	r7, r4
 800044a:	f240 8107 	bls.w	800065c <__udivmoddi4+0x29c>
 800044e:	4464      	add	r4, ip
 8000450:	3802      	subs	r0, #2
 8000452:	ea40 4006 	orr.w	r0, r0, r6, lsl #16
 8000456:	1be4      	subs	r4, r4, r7
 8000458:	2600      	movs	r6, #0
 800045a:	b11d      	cbz	r5, 8000464 <__udivmoddi4+0xa4>
 800045c:	40d4      	lsrs	r4, r2
 800045e:	2300      	movs	r3, #0
 8000460:	e9c5 4300 	strd	r4, r3, [r5]
 8000464:	4631      	mov	r1, r6
 8000466:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800046a:	428b      	cmp	r3, r1
 800046c:	d909      	bls.n	8000482 <__udivmoddi4+0xc2>
 800046e:	2d00      	cmp	r5, #0
 8000470:	f000 80ef 	beq.w	8000652 <__udivmoddi4+0x292>
 8000474:	2600      	movs	r6, #0
 8000476:	e9c5 0100 	strd	r0, r1, [r5]
 800047a:	4630      	mov	r0, r6
 800047c:	4631      	mov	r1, r6
 800047e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000482:	fab3 f683 	clz	r6, r3
 8000486:	2e00      	cmp	r6, #0
 8000488:	d14a      	bne.n	8000520 <__udivmoddi4+0x160>
 800048a:	428b      	cmp	r3, r1
 800048c:	d302      	bcc.n	8000494 <__udivmoddi4+0xd4>
 800048e:	4282      	cmp	r2, r0
 8000490:	f200 80f9 	bhi.w	8000686 <__udivmoddi4+0x2c6>
 8000494:	1a84      	subs	r4, r0, r2
 8000496:	eb61 0303 	sbc.w	r3, r1, r3
 800049a:	2001      	movs	r0, #1
 800049c:	469e      	mov	lr, r3
 800049e:	2d00      	cmp	r5, #0
 80004a0:	d0e0      	beq.n	8000464 <__udivmoddi4+0xa4>
 80004a2:	e9c5 4e00 	strd	r4, lr, [r5]
 80004a6:	e7dd      	b.n	8000464 <__udivmoddi4+0xa4>
 80004a8:	b902      	cbnz	r2, 80004ac <__udivmoddi4+0xec>
 80004aa:	deff      	udf	#255	; 0xff
 80004ac:	fab2 f282 	clz	r2, r2
 80004b0:	2a00      	cmp	r2, #0
 80004b2:	f040 8092 	bne.w	80005da <__udivmoddi4+0x21a>
 80004b6:	eba1 010c 	sub.w	r1, r1, ip
 80004ba:	ea4f 471c 	mov.w	r7, ip, lsr #16
 80004be:	fa1f fe8c 	uxth.w	lr, ip
 80004c2:	2601      	movs	r6, #1
 80004c4:	0c20      	lsrs	r0, r4, #16
 80004c6:	fbb1 f3f7 	udiv	r3, r1, r7
 80004ca:	fb07 1113 	mls	r1, r7, r3, r1
 80004ce:	ea40 4101 	orr.w	r1, r0, r1, lsl #16
 80004d2:	fb0e f003 	mul.w	r0, lr, r3
 80004d6:	4288      	cmp	r0, r1
 80004d8:	d908      	bls.n	80004ec <__udivmoddi4+0x12c>
 80004da:	eb1c 0101 	adds.w	r1, ip, r1
 80004de:	f103 38ff 	add.w	r8, r3, #4294967295
 80004e2:	d202      	bcs.n	80004ea <__udivmoddi4+0x12a>
 80004e4:	4288      	cmp	r0, r1
 80004e6:	f200 80cb 	bhi.w	8000680 <__udivmoddi4+0x2c0>
 80004ea:	4643      	mov	r3, r8
 80004ec:	1a09      	subs	r1, r1, r0
 80004ee:	b2a4      	uxth	r4, r4
 80004f0:	fbb1 f0f7 	udiv	r0, r1, r7
 80004f4:	fb07 1110 	mls	r1, r7, r0, r1
 80004f8:	ea44 4401 	orr.w	r4, r4, r1, lsl #16
 80004fc:	fb0e fe00 	mul.w	lr, lr, r0
 8000500:	45a6      	cmp	lr, r4
 8000502:	d908      	bls.n	8000516 <__udivmoddi4+0x156>
 8000504:	eb1c 0404 	adds.w	r4, ip, r4
 8000508:	f100 31ff 	add.w	r1, r0, #4294967295
 800050c:	d202      	bcs.n	8000514 <__udivmoddi4+0x154>
 800050e:	45a6      	cmp	lr, r4
 8000510:	f200 80bb 	bhi.w	800068a <__udivmoddi4+0x2ca>
 8000514:	4608      	mov	r0, r1
 8000516:	eba4 040e 	sub.w	r4, r4, lr
 800051a:	ea40 4003 	orr.w	r0, r0, r3, lsl #16
 800051e:	e79c      	b.n	800045a <__udivmoddi4+0x9a>
 8000520:	f1c6 0720 	rsb	r7, r6, #32
 8000524:	40b3      	lsls	r3, r6
 8000526:	fa22 fc07 	lsr.w	ip, r2, r7
 800052a:	ea4c 0c03 	orr.w	ip, ip, r3
 800052e:	fa20 f407 	lsr.w	r4, r0, r7
 8000532:	fa01 f306 	lsl.w	r3, r1, r6
 8000536:	431c      	orrs	r4, r3
 8000538:	40f9      	lsrs	r1, r7
 800053a:	ea4f 491c 	mov.w	r9, ip, lsr #16
 800053e:	fa00 f306 	lsl.w	r3, r0, r6
 8000542:	fbb1 f8f9 	udiv	r8, r1, r9
 8000546:	0c20      	lsrs	r0, r4, #16
 8000548:	fa1f fe8c 	uxth.w	lr, ip
 800054c:	fb09 1118 	mls	r1, r9, r8, r1
 8000550:	ea40 4101 	orr.w	r1, r0, r1, lsl #16
 8000554:	fb08 f00e 	mul.w	r0, r8, lr
 8000558:	4288      	cmp	r0, r1
 800055a:	fa02 f206 	lsl.w	r2, r2, r6
 800055e:	d90b      	bls.n	8000578 <__udivmoddi4+0x1b8>
 8000560:	eb1c 0101 	adds.w	r1, ip, r1
 8000564:	f108 3aff 	add.w	sl, r8, #4294967295
 8000568:	f080 8088 	bcs.w	800067c <__udivmoddi4+0x2bc>
 800056c:	4288      	cmp	r0, r1
 800056e:	f240 8085 	bls.w	800067c <__udivmoddi4+0x2bc>
 8000572:	f1a8 0802 	sub.w	r8, r8, #2
 8000576:	4461      	add	r1, ip
 8000578:	1a09      	subs	r1, r1, r0
 800057a:	b2a4      	uxth	r4, r4
 800057c:	fbb1 f0f9 	udiv	r0, r1, r9
 8000580:	fb09 1110 	mls	r1, r9, r0, r1
 8000584:	ea44 4101 	orr.w	r1, r4, r1, lsl #16
 8000588:	fb00 fe0e 	mul.w	lr, r0, lr
 800058c:	458e      	cmp	lr, r1
 800058e:	d908      	bls.n	80005a2 <__udivmoddi4+0x1e2>
 8000590:	eb1c 0101 	adds.w	r1, ip, r1
 8000594:	f100 34ff 	add.w	r4, r0, #4294967295
 8000598:	d26c      	bcs.n	8000674 <__udivmoddi4+0x2b4>
 800059a:	458e      	cmp	lr, r1
 800059c:	d96a      	bls.n	8000674 <__udivmoddi4+0x2b4>
 800059e:	3802      	subs	r0, #2
 80005a0:	4461      	add	r1, ip
 80005a2:	ea40 4008 	orr.w	r0, r0, r8, lsl #16
 80005a6:	fba0 9402 	umull	r9, r4, r0, r2
 80005aa:	eba1 010e 	sub.w	r1, r1, lr
 80005ae:	42a1      	cmp	r1, r4
 80005b0:	46c8      	mov	r8, r9
 80005b2:	46a6      	mov	lr, r4
 80005b4:	d356      	bcc.n	8000664 <__udivmoddi4+0x2a4>
 80005b6:	d053      	beq.n	8000660 <__udivmoddi4+0x2a0>
 80005b8:	b15d      	cbz	r5, 80005d2 <__udivmoddi4+0x212>
 80005ba:	ebb3 0208 	subs.w	r2, r3, r8
 80005be:	eb61 010e 	sbc.w	r1, r1, lr
 80005c2:	fa01 f707 	lsl.w	r7, r1, r7
 80005c6:	fa22 f306 	lsr.w	r3, r2, r6
 80005ca:	40f1      	lsrs	r1, r6
 80005cc:	431f      	orrs	r7, r3
 80005ce:	e9c5 7100 	strd	r7, r1, [r5]
 80005d2:	2600      	movs	r6, #0
 80005d4:	4631      	mov	r1, r6
 80005d6:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80005da:	f1c2 0320 	rsb	r3, r2, #32
 80005de:	40d8      	lsrs	r0, r3
 80005e0:	fa0c fc02 	lsl.w	ip, ip, r2
 80005e4:	fa21 f303 	lsr.w	r3, r1, r3
 80005e8:	4091      	lsls	r1, r2
 80005ea:	4301      	orrs	r1, r0
 80005ec:	ea4f 471c 	mov.w	r7, ip, lsr #16
 80005f0:	fa1f fe8c 	uxth.w	lr, ip
 80005f4:	fbb3 f0f7 	udiv	r0, r3, r7
 80005f8:	fb07 3610 	mls	r6, r7, r0, r3
 80005fc:	0c0b      	lsrs	r3, r1, #16
 80005fe:	ea43 4306 	orr.w	r3, r3, r6, lsl #16
 8000602:	fb00 f60e 	mul.w	r6, r0, lr
 8000606:	429e      	cmp	r6, r3
 8000608:	fa04 f402 	lsl.w	r4, r4, r2
 800060c:	d908      	bls.n	8000620 <__udivmoddi4+0x260>
 800060e:	eb1c 0303 	adds.w	r3, ip, r3
 8000612:	f100 38ff 	add.w	r8, r0, #4294967295
 8000616:	d22f      	bcs.n	8000678 <__udivmoddi4+0x2b8>
 8000618:	429e      	cmp	r6, r3
 800061a:	d92d      	bls.n	8000678 <__udivmoddi4+0x2b8>
 800061c:	3802      	subs	r0, #2
 800061e:	4463      	add	r3, ip
 8000620:	1b9b      	subs	r3, r3, r6
 8000622:	b289      	uxth	r1, r1
 8000624:	fbb3 f6f7 	udiv	r6, r3, r7
 8000628:	fb07 3316 	mls	r3, r7, r6, r3
 800062c:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000630:	fb06 f30e 	mul.w	r3, r6, lr
 8000634:	428b      	cmp	r3, r1
 8000636:	d908      	bls.n	800064a <__udivmoddi4+0x28a>
 8000638:	eb1c 0101 	adds.w	r1, ip, r1
 800063c:	f106 38ff 	add.w	r8, r6, #4294967295
 8000640:	d216      	bcs.n	8000670 <__udivmoddi4+0x2b0>
 8000642:	428b      	cmp	r3, r1
 8000644:	d914      	bls.n	8000670 <__udivmoddi4+0x2b0>
 8000646:	3e02      	subs	r6, #2
 8000648:	4461      	add	r1, ip
 800064a:	1ac9      	subs	r1, r1, r3
 800064c:	ea46 4600 	orr.w	r6, r6, r0, lsl #16
 8000650:	e738      	b.n	80004c4 <__udivmoddi4+0x104>
 8000652:	462e      	mov	r6, r5
 8000654:	4628      	mov	r0, r5
 8000656:	e705      	b.n	8000464 <__udivmoddi4+0xa4>
 8000658:	4606      	mov	r6, r0
 800065a:	e6e3      	b.n	8000424 <__udivmoddi4+0x64>
 800065c:	4618      	mov	r0, r3
 800065e:	e6f8      	b.n	8000452 <__udivmoddi4+0x92>
 8000660:	454b      	cmp	r3, r9
 8000662:	d2a9      	bcs.n	80005b8 <__udivmoddi4+0x1f8>
 8000664:	ebb9 0802 	subs.w	r8, r9, r2
 8000668:	eb64 0e0c 	sbc.w	lr, r4, ip
 800066c:	3801      	subs	r0, #1
 800066e:	e7a3      	b.n	80005b8 <__udivmoddi4+0x1f8>
 8000670:	4646      	mov	r6, r8
 8000672:	e7ea      	b.n	800064a <__udivmoddi4+0x28a>
 8000674:	4620      	mov	r0, r4
 8000676:	e794      	b.n	80005a2 <__udivmoddi4+0x1e2>
 8000678:	4640      	mov	r0, r8
 800067a:	e7d1      	b.n	8000620 <__udivmoddi4+0x260>
 800067c:	46d0      	mov	r8, sl
 800067e:	e77b      	b.n	8000578 <__udivmoddi4+0x1b8>
 8000680:	3b02      	subs	r3, #2
 8000682:	4461      	add	r1, ip
 8000684:	e732      	b.n	80004ec <__udivmoddi4+0x12c>
 8000686:	4630      	mov	r0, r6
 8000688:	e709      	b.n	800049e <__udivmoddi4+0xde>
 800068a:	4464      	add	r4, ip
 800068c:	3802      	subs	r0, #2
 800068e:	e742      	b.n	8000516 <__udivmoddi4+0x156>

08000690 <__aeabi_idiv0>:
 8000690:	4770      	bx	lr
 8000692:	bf00      	nop

08000694 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit (void)
{
 8000694:	b480      	push	{r7}
 8000696:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << (10*2))|(3UL << (11*2)));  /* set CP10 and CP11 Full Access */
 8000698:	4b3d      	ldr	r3, [pc, #244]	; (8000790 <SystemInit+0xfc>)
 800069a:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800069e:	4a3c      	ldr	r2, [pc, #240]	; (8000790 <SystemInit+0xfc>)
 80006a0:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 80006a4:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88
  #endif

    /*SEVONPEND enabled so that an interrupt coming from the CPU(n) interrupt signal is
     detectable by the CPU after a WFI/WFE instruction.*/
 SCB->SCR |= SCB_SCR_SEVONPEND_Msk;
 80006a8:	4b39      	ldr	r3, [pc, #228]	; (8000790 <SystemInit+0xfc>)
 80006aa:	691b      	ldr	r3, [r3, #16]
 80006ac:	4a38      	ldr	r2, [pc, #224]	; (8000790 <SystemInit+0xfc>)
 80006ae:	f043 0310 	orr.w	r3, r3, #16
 80006b2:	6113      	str	r3, [r2, #16]

#if defined(CORE_CM7)
  /* Reset the RCC clock configuration to the default reset state ------------*/
   /* Increasing the CPU frequency */
  if(FLASH_LATENCY_DEFAULT  > (READ_BIT((FLASH->ACR), FLASH_ACR_LATENCY)))
 80006b4:	4b37      	ldr	r3, [pc, #220]	; (8000794 <SystemInit+0x100>)
 80006b6:	681b      	ldr	r3, [r3, #0]
 80006b8:	f003 030f 	and.w	r3, r3, #15
 80006bc:	2b06      	cmp	r3, #6
 80006be:	d807      	bhi.n	80006d0 <SystemInit+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    MODIFY_REG(FLASH->ACR, FLASH_ACR_LATENCY, (uint32_t)(FLASH_LATENCY_DEFAULT));
 80006c0:	4b34      	ldr	r3, [pc, #208]	; (8000794 <SystemInit+0x100>)
 80006c2:	681b      	ldr	r3, [r3, #0]
 80006c4:	f023 030f 	bic.w	r3, r3, #15
 80006c8:	4a32      	ldr	r2, [pc, #200]	; (8000794 <SystemInit+0x100>)
 80006ca:	f043 0307 	orr.w	r3, r3, #7
 80006ce:	6013      	str	r3, [r2, #0]
  }

  /* Set HSION bit */
  RCC->CR |= RCC_CR_HSION;
 80006d0:	4b31      	ldr	r3, [pc, #196]	; (8000798 <SystemInit+0x104>)
 80006d2:	681b      	ldr	r3, [r3, #0]
 80006d4:	4a30      	ldr	r2, [pc, #192]	; (8000798 <SystemInit+0x104>)
 80006d6:	f043 0301 	orr.w	r3, r3, #1
 80006da:	6013      	str	r3, [r2, #0]

  /* Reset CFGR register */
  RCC->CFGR = 0x00000000;
 80006dc:	4b2e      	ldr	r3, [pc, #184]	; (8000798 <SystemInit+0x104>)
 80006de:	2200      	movs	r2, #0
 80006e0:	611a      	str	r2, [r3, #16]

  /* Reset HSEON, HSECSSON, CSION, HSI48ON, CSIKERON, PLL1ON, PLL2ON and PLL3ON bits */
  RCC->CR &= 0xEAF6ED7FU;
 80006e2:	4b2d      	ldr	r3, [pc, #180]	; (8000798 <SystemInit+0x104>)
 80006e4:	681a      	ldr	r2, [r3, #0]
 80006e6:	492c      	ldr	r1, [pc, #176]	; (8000798 <SystemInit+0x104>)
 80006e8:	4b2c      	ldr	r3, [pc, #176]	; (800079c <SystemInit+0x108>)
 80006ea:	4013      	ands	r3, r2
 80006ec:	600b      	str	r3, [r1, #0]

   /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLASH_LATENCY_DEFAULT  < (READ_BIT((FLASH->ACR), FLASH_ACR_LATENCY)))
 80006ee:	4b29      	ldr	r3, [pc, #164]	; (8000794 <SystemInit+0x100>)
 80006f0:	681b      	ldr	r3, [r3, #0]
 80006f2:	f003 0308 	and.w	r3, r3, #8
 80006f6:	2b00      	cmp	r3, #0
 80006f8:	d007      	beq.n	800070a <SystemInit+0x76>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    MODIFY_REG(FLASH->ACR, FLASH_ACR_LATENCY, (uint32_t)(FLASH_LATENCY_DEFAULT));
 80006fa:	4b26      	ldr	r3, [pc, #152]	; (8000794 <SystemInit+0x100>)
 80006fc:	681b      	ldr	r3, [r3, #0]
 80006fe:	f023 030f 	bic.w	r3, r3, #15
 8000702:	4a24      	ldr	r2, [pc, #144]	; (8000794 <SystemInit+0x100>)
 8000704:	f043 0307 	orr.w	r3, r3, #7
 8000708:	6013      	str	r3, [r2, #0]
  }

  /* Reset D1CFGR register */
  RCC->D1CFGR = 0x00000000;
 800070a:	4b23      	ldr	r3, [pc, #140]	; (8000798 <SystemInit+0x104>)
 800070c:	2200      	movs	r2, #0
 800070e:	619a      	str	r2, [r3, #24]

  /* Reset D2CFGR register */
  RCC->D2CFGR = 0x00000000;
 8000710:	4b21      	ldr	r3, [pc, #132]	; (8000798 <SystemInit+0x104>)
 8000712:	2200      	movs	r2, #0
 8000714:	61da      	str	r2, [r3, #28]

  /* Reset D3CFGR register */
  RCC->D3CFGR = 0x00000000;
 8000716:	4b20      	ldr	r3, [pc, #128]	; (8000798 <SystemInit+0x104>)
 8000718:	2200      	movs	r2, #0
 800071a:	621a      	str	r2, [r3, #32]

  /* Reset PLLCKSELR register */
  RCC->PLLCKSELR = 0x02020200;
 800071c:	4b1e      	ldr	r3, [pc, #120]	; (8000798 <SystemInit+0x104>)
 800071e:	4a20      	ldr	r2, [pc, #128]	; (80007a0 <SystemInit+0x10c>)
 8000720:	629a      	str	r2, [r3, #40]	; 0x28

  /* Reset PLLCFGR register */
  RCC->PLLCFGR = 0x01FF0000;
 8000722:	4b1d      	ldr	r3, [pc, #116]	; (8000798 <SystemInit+0x104>)
 8000724:	4a1f      	ldr	r2, [pc, #124]	; (80007a4 <SystemInit+0x110>)
 8000726:	62da      	str	r2, [r3, #44]	; 0x2c
  /* Reset PLL1DIVR register */
  RCC->PLL1DIVR = 0x01010280;
 8000728:	4b1b      	ldr	r3, [pc, #108]	; (8000798 <SystemInit+0x104>)
 800072a:	4a1f      	ldr	r2, [pc, #124]	; (80007a8 <SystemInit+0x114>)
 800072c:	631a      	str	r2, [r3, #48]	; 0x30
  /* Reset PLL1FRACR register */
  RCC->PLL1FRACR = 0x00000000;
 800072e:	4b1a      	ldr	r3, [pc, #104]	; (8000798 <SystemInit+0x104>)
 8000730:	2200      	movs	r2, #0
 8000732:	635a      	str	r2, [r3, #52]	; 0x34

  /* Reset PLL2DIVR register */
  RCC->PLL2DIVR = 0x01010280;
 8000734:	4b18      	ldr	r3, [pc, #96]	; (8000798 <SystemInit+0x104>)
 8000736:	4a1c      	ldr	r2, [pc, #112]	; (80007a8 <SystemInit+0x114>)
 8000738:	639a      	str	r2, [r3, #56]	; 0x38

  /* Reset PLL2FRACR register */

  RCC->PLL2FRACR = 0x00000000;
 800073a:	4b17      	ldr	r3, [pc, #92]	; (8000798 <SystemInit+0x104>)
 800073c:	2200      	movs	r2, #0
 800073e:	63da      	str	r2, [r3, #60]	; 0x3c
  /* Reset PLL3DIVR register */
  RCC->PLL3DIVR = 0x01010280;
 8000740:	4b15      	ldr	r3, [pc, #84]	; (8000798 <SystemInit+0x104>)
 8000742:	4a19      	ldr	r2, [pc, #100]	; (80007a8 <SystemInit+0x114>)
 8000744:	641a      	str	r2, [r3, #64]	; 0x40

  /* Reset PLL3FRACR register */
  RCC->PLL3FRACR = 0x00000000;
 8000746:	4b14      	ldr	r3, [pc, #80]	; (8000798 <SystemInit+0x104>)
 8000748:	2200      	movs	r2, #0
 800074a:	645a      	str	r2, [r3, #68]	; 0x44

  /* Reset HSEBYP bit */
  RCC->CR &= 0xFFFBFFFFU;
 800074c:	4b12      	ldr	r3, [pc, #72]	; (8000798 <SystemInit+0x104>)
 800074e:	681b      	ldr	r3, [r3, #0]
 8000750:	4a11      	ldr	r2, [pc, #68]	; (8000798 <SystemInit+0x104>)
 8000752:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8000756:	6013      	str	r3, [r2, #0]

  /* Disable all interrupts */
  RCC->CIER = 0x00000000;
 8000758:	4b0f      	ldr	r3, [pc, #60]	; (8000798 <SystemInit+0x104>)
 800075a:	2200      	movs	r2, #0
 800075c:	661a      	str	r2, [r3, #96]	; 0x60

  /* Enable CortexM7 HSEM EXTI line (line 78)*/
  EXTI_D2->EMR3 |= 0x4000UL;
 800075e:	4b13      	ldr	r3, [pc, #76]	; (80007ac <SystemInit+0x118>)
 8000760:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8000762:	4a12      	ldr	r2, [pc, #72]	; (80007ac <SystemInit+0x118>)
 8000764:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8000768:	6253      	str	r3, [r2, #36]	; 0x24

  if((DBGMCU->IDCODE & 0xFFFF0000U) < 0x20000000U)
 800076a:	4b11      	ldr	r3, [pc, #68]	; (80007b0 <SystemInit+0x11c>)
 800076c:	681a      	ldr	r2, [r3, #0]
 800076e:	4b11      	ldr	r3, [pc, #68]	; (80007b4 <SystemInit+0x120>)
 8000770:	4013      	ands	r3, r2
 8000772:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 8000776:	d202      	bcs.n	800077e <SystemInit+0xea>
  {
    /* if stm32h7 revY*/
    /* Change  the switch matrix read issuing capability to 1 for the AXI SRAM target (Target 7) */
    *((__IO uint32_t*)0x51008108) = 0x000000001U;
 8000778:	4b0f      	ldr	r3, [pc, #60]	; (80007b8 <SystemInit+0x124>)
 800077a:	2201      	movs	r2, #1
 800077c:	601a      	str	r2, [r3, #0]
  /*
   * Disable the FMC bank1 (enabled after reset).
   * This, prevents CPU speculation access on this bank which blocks the use of FMC during
   * 24us. During this time the others FMC master (such as LTDC) cannot use it!
   */
  FMC_Bank1_R->BTCR[0] = 0x000030D2;
 800077e:	4b0f      	ldr	r3, [pc, #60]	; (80007bc <SystemInit+0x128>)
 8000780:	f243 02d2 	movw	r2, #12498	; 0x30d2
 8000784:	601a      	str	r2, [r3, #0]
#endif /* USER_VECT_TAB_ADDRESS */

#else
#error Please #define CORE_CM4 or CORE_CM7
#endif /* CORE_CM4 */
}
 8000786:	bf00      	nop
 8000788:	46bd      	mov	sp, r7
 800078a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800078e:	4770      	bx	lr
 8000790:	e000ed00 	.word	0xe000ed00
 8000794:	52002000 	.word	0x52002000
 8000798:	58024400 	.word	0x58024400
 800079c:	eaf6ed7f 	.word	0xeaf6ed7f
 80007a0:	02020200 	.word	0x02020200
 80007a4:	01ff0000 	.word	0x01ff0000
 80007a8:	01010280 	.word	0x01010280
 80007ac:	580000c0 	.word	0x580000c0
 80007b0:	5c001000 	.word	0x5c001000
 80007b4:	ffff0000 	.word	0xffff0000
 80007b8:	51008108 	.word	0x51008108
 80007bc:	52004000 	.word	0x52004000

080007c0 <NRF24_DelayMicroSeconds>:
static UART_HandleTypeDef nrf24_huart;

//**** Functions prototypes ****//
//Microsecond delay function
void NRF24_DelayMicroSeconds(uint32_t uSec)
{
 80007c0:	b480      	push	{r7}
 80007c2:	b085      	sub	sp, #20
 80007c4:	af00      	add	r7, sp, #0
 80007c6:	6078      	str	r0, [r7, #4]
	uint32_t uSecVar = uSec;
 80007c8:	687b      	ldr	r3, [r7, #4]
 80007ca:	60fb      	str	r3, [r7, #12]
	uSecVar = uSecVar* ((SystemCoreClock/1000000)/3);
 80007cc:	4b0b      	ldr	r3, [pc, #44]	; (80007fc <NRF24_DelayMicroSeconds+0x3c>)
 80007ce:	681b      	ldr	r3, [r3, #0]
 80007d0:	4a0b      	ldr	r2, [pc, #44]	; (8000800 <NRF24_DelayMicroSeconds+0x40>)
 80007d2:	fba2 2303 	umull	r2, r3, r2, r3
 80007d6:	0c9a      	lsrs	r2, r3, #18
 80007d8:	68fb      	ldr	r3, [r7, #12]
 80007da:	fb02 f303 	mul.w	r3, r2, r3
 80007de:	60fb      	str	r3, [r7, #12]
	while(uSecVar--);
 80007e0:	bf00      	nop
 80007e2:	68fb      	ldr	r3, [r7, #12]
 80007e4:	1e5a      	subs	r2, r3, #1
 80007e6:	60fa      	str	r2, [r7, #12]
 80007e8:	2b00      	cmp	r3, #0
 80007ea:	d1fa      	bne.n	80007e2 <NRF24_DelayMicroSeconds+0x22>
}
 80007ec:	bf00      	nop
 80007ee:	bf00      	nop
 80007f0:	3714      	adds	r7, #20
 80007f2:	46bd      	mov	sp, r7
 80007f4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80007f8:	4770      	bx	lr
 80007fa:	bf00      	nop
 80007fc:	24000000 	.word	0x24000000
 8000800:	165e9f81 	.word	0x165e9f81

08000804 <NRF24_csn>:

//1. Chip Select function
void NRF24_csn(int state)
{
 8000804:	b580      	push	{r7, lr}
 8000806:	b082      	sub	sp, #8
 8000808:	af00      	add	r7, sp, #0
 800080a:	6078      	str	r0, [r7, #4]
	if(state) HAL_GPIO_WritePin(nrf24_PORT, nrf24_CSN_PIN, GPIO_PIN_SET);
 800080c:	687b      	ldr	r3, [r7, #4]
 800080e:	2b00      	cmp	r3, #0
 8000810:	d008      	beq.n	8000824 <NRF24_csn+0x20>
 8000812:	4b0a      	ldr	r3, [pc, #40]	; (800083c <NRF24_csn+0x38>)
 8000814:	681b      	ldr	r3, [r3, #0]
 8000816:	4a0a      	ldr	r2, [pc, #40]	; (8000840 <NRF24_csn+0x3c>)
 8000818:	8811      	ldrh	r1, [r2, #0]
 800081a:	2201      	movs	r2, #1
 800081c:	4618      	mov	r0, r3
 800081e:	f004 ff29 	bl	8005674 <HAL_GPIO_WritePin>
	else HAL_GPIO_WritePin(nrf24_PORT, nrf24_CSN_PIN, GPIO_PIN_RESET);
}
 8000822:	e007      	b.n	8000834 <NRF24_csn+0x30>
	else HAL_GPIO_WritePin(nrf24_PORT, nrf24_CSN_PIN, GPIO_PIN_RESET);
 8000824:	4b05      	ldr	r3, [pc, #20]	; (800083c <NRF24_csn+0x38>)
 8000826:	681b      	ldr	r3, [r3, #0]
 8000828:	4a05      	ldr	r2, [pc, #20]	; (8000840 <NRF24_csn+0x3c>)
 800082a:	8811      	ldrh	r1, [r2, #0]
 800082c:	2200      	movs	r2, #0
 800082e:	4618      	mov	r0, r3
 8000830:	f004 ff20 	bl	8005674 <HAL_GPIO_WritePin>
}
 8000834:	bf00      	nop
 8000836:	3708      	adds	r7, #8
 8000838:	46bd      	mov	sp, r7
 800083a:	bd80      	pop	{r7, pc}
 800083c:	24000214 	.word	0x24000214
 8000840:	24000218 	.word	0x24000218

08000844 <NRF24_ce>:
//2. Chip Enable
void NRF24_ce(int state)
{
 8000844:	b580      	push	{r7, lr}
 8000846:	b082      	sub	sp, #8
 8000848:	af00      	add	r7, sp, #0
 800084a:	6078      	str	r0, [r7, #4]
	if(state) HAL_GPIO_WritePin(nrf24_PORT, nrf24_CE_PIN, GPIO_PIN_SET);
 800084c:	687b      	ldr	r3, [r7, #4]
 800084e:	2b00      	cmp	r3, #0
 8000850:	d008      	beq.n	8000864 <NRF24_ce+0x20>
 8000852:	4b0a      	ldr	r3, [pc, #40]	; (800087c <NRF24_ce+0x38>)
 8000854:	681b      	ldr	r3, [r3, #0]
 8000856:	4a0a      	ldr	r2, [pc, #40]	; (8000880 <NRF24_ce+0x3c>)
 8000858:	8811      	ldrh	r1, [r2, #0]
 800085a:	2201      	movs	r2, #1
 800085c:	4618      	mov	r0, r3
 800085e:	f004 ff09 	bl	8005674 <HAL_GPIO_WritePin>
	else HAL_GPIO_WritePin(nrf24_PORT, nrf24_CE_PIN, GPIO_PIN_RESET);
}
 8000862:	e007      	b.n	8000874 <NRF24_ce+0x30>
	else HAL_GPIO_WritePin(nrf24_PORT, nrf24_CE_PIN, GPIO_PIN_RESET);
 8000864:	4b05      	ldr	r3, [pc, #20]	; (800087c <NRF24_ce+0x38>)
 8000866:	681b      	ldr	r3, [r3, #0]
 8000868:	4a05      	ldr	r2, [pc, #20]	; (8000880 <NRF24_ce+0x3c>)
 800086a:	8811      	ldrh	r1, [r2, #0]
 800086c:	2200      	movs	r2, #0
 800086e:	4618      	mov	r0, r3
 8000870:	f004 ff00 	bl	8005674 <HAL_GPIO_WritePin>
}
 8000874:	bf00      	nop
 8000876:	3708      	adds	r7, #8
 8000878:	46bd      	mov	sp, r7
 800087a:	bd80      	pop	{r7, pc}
 800087c:	24000214 	.word	0x24000214
 8000880:	2400021a 	.word	0x2400021a

08000884 <NRF24_read_register>:
//3. Read single byte from a register
uint8_t NRF24_read_register(uint8_t reg)
{
 8000884:	b580      	push	{r7, lr}
 8000886:	b084      	sub	sp, #16
 8000888:	af00      	add	r7, sp, #0
 800088a:	4603      	mov	r3, r0
 800088c:	71fb      	strb	r3, [r7, #7]
	uint8_t spiBuf[3];
	uint8_t retData;
	//Put CSN low
	NRF24_csn(0);
 800088e:	2000      	movs	r0, #0
 8000890:	f7ff ffb8 	bl	8000804 <NRF24_csn>
	//Transmit register address
	spiBuf[0] = reg&0x1F;
 8000894:	79fb      	ldrb	r3, [r7, #7]
 8000896:	f003 031f 	and.w	r3, r3, #31
 800089a:	b2db      	uxtb	r3, r3
 800089c:	733b      	strb	r3, [r7, #12]
	HAL_SPI_Transmit(&nrf24_hspi, spiBuf, 1, 100);
 800089e:	f107 010c 	add.w	r1, r7, #12
 80008a2:	2364      	movs	r3, #100	; 0x64
 80008a4:	2201      	movs	r2, #1
 80008a6:	480a      	ldr	r0, [pc, #40]	; (80008d0 <NRF24_read_register+0x4c>)
 80008a8:	f007 fbae 	bl	8008008 <HAL_SPI_Transmit>
	//Receive data
	HAL_SPI_Receive(&nrf24_hspi, &spiBuf[1], 1, 100);
 80008ac:	f107 030c 	add.w	r3, r7, #12
 80008b0:	1c59      	adds	r1, r3, #1
 80008b2:	2364      	movs	r3, #100	; 0x64
 80008b4:	2201      	movs	r2, #1
 80008b6:	4806      	ldr	r0, [pc, #24]	; (80008d0 <NRF24_read_register+0x4c>)
 80008b8:	f007 fd98 	bl	80083ec <HAL_SPI_Receive>
	retData = spiBuf[1];
 80008bc:	7b7b      	ldrb	r3, [r7, #13]
 80008be:	73fb      	strb	r3, [r7, #15]
	//Bring CSN high
	NRF24_csn(1);
 80008c0:	2001      	movs	r0, #1
 80008c2:	f7ff ff9f 	bl	8000804 <NRF24_csn>
	return retData;
 80008c6:	7bfb      	ldrb	r3, [r7, #15]
}
 80008c8:	4618      	mov	r0, r3
 80008ca:	3710      	adds	r7, #16
 80008cc:	46bd      	mov	sp, r7
 80008ce:	bd80      	pop	{r7, pc}
 80008d0:	2400021c 	.word	0x2400021c

080008d4 <NRF24_read_registerN>:
//4. Read multiple bytes register
void NRF24_read_registerN(uint8_t reg, uint8_t *buf, uint8_t len)
{
 80008d4:	b580      	push	{r7, lr}
 80008d6:	b084      	sub	sp, #16
 80008d8:	af00      	add	r7, sp, #0
 80008da:	4603      	mov	r3, r0
 80008dc:	6039      	str	r1, [r7, #0]
 80008de:	71fb      	strb	r3, [r7, #7]
 80008e0:	4613      	mov	r3, r2
 80008e2:	71bb      	strb	r3, [r7, #6]
	uint8_t spiBuf[3];
	//Put CSN low
	NRF24_csn(0);
 80008e4:	2000      	movs	r0, #0
 80008e6:	f7ff ff8d 	bl	8000804 <NRF24_csn>
	//Transmit register address
	spiBuf[0] = reg&0x1F;
 80008ea:	79fb      	ldrb	r3, [r7, #7]
 80008ec:	f003 031f 	and.w	r3, r3, #31
 80008f0:	b2db      	uxtb	r3, r3
 80008f2:	733b      	strb	r3, [r7, #12]
	//spiStatus = NRF24_SPI_Write(spiBuf, 1);
	HAL_SPI_Transmit(&nrf24_hspi, spiBuf, 1, 100);
 80008f4:	f107 010c 	add.w	r1, r7, #12
 80008f8:	2364      	movs	r3, #100	; 0x64
 80008fa:	2201      	movs	r2, #1
 80008fc:	4808      	ldr	r0, [pc, #32]	; (8000920 <NRF24_read_registerN+0x4c>)
 80008fe:	f007 fb83 	bl	8008008 <HAL_SPI_Transmit>
	//Receive data
	HAL_SPI_Receive(&nrf24_hspi, buf, len, 100);
 8000902:	79bb      	ldrb	r3, [r7, #6]
 8000904:	b29a      	uxth	r2, r3
 8000906:	2364      	movs	r3, #100	; 0x64
 8000908:	6839      	ldr	r1, [r7, #0]
 800090a:	4805      	ldr	r0, [pc, #20]	; (8000920 <NRF24_read_registerN+0x4c>)
 800090c:	f007 fd6e 	bl	80083ec <HAL_SPI_Receive>
	//Bring CSN high
	NRF24_csn(1);
 8000910:	2001      	movs	r0, #1
 8000912:	f7ff ff77 	bl	8000804 <NRF24_csn>
}
 8000916:	bf00      	nop
 8000918:	3710      	adds	r7, #16
 800091a:	46bd      	mov	sp, r7
 800091c:	bd80      	pop	{r7, pc}
 800091e:	bf00      	nop
 8000920:	2400021c 	.word	0x2400021c

08000924 <NRF24_write_register>:
//5. Write single byte register
void NRF24_write_register(uint8_t reg, uint8_t value)
{
 8000924:	b580      	push	{r7, lr}
 8000926:	b084      	sub	sp, #16
 8000928:	af00      	add	r7, sp, #0
 800092a:	4603      	mov	r3, r0
 800092c:	460a      	mov	r2, r1
 800092e:	71fb      	strb	r3, [r7, #7]
 8000930:	4613      	mov	r3, r2
 8000932:	71bb      	strb	r3, [r7, #6]
	uint8_t spiBuf[3];
	//Put CSN low
	NRF24_csn(0);
 8000934:	2000      	movs	r0, #0
 8000936:	f7ff ff65 	bl	8000804 <NRF24_csn>
	//Transmit register address and data
	spiBuf[0] = reg|0x20;
 800093a:	79fb      	ldrb	r3, [r7, #7]
 800093c:	f043 0320 	orr.w	r3, r3, #32
 8000940:	b2db      	uxtb	r3, r3
 8000942:	733b      	strb	r3, [r7, #12]
	spiBuf[1] = value;
 8000944:	79bb      	ldrb	r3, [r7, #6]
 8000946:	737b      	strb	r3, [r7, #13]
	HAL_SPI_Transmit(&nrf24_hspi, spiBuf, 2, 100);
 8000948:	f107 010c 	add.w	r1, r7, #12
 800094c:	2364      	movs	r3, #100	; 0x64
 800094e:	2202      	movs	r2, #2
 8000950:	4804      	ldr	r0, [pc, #16]	; (8000964 <NRF24_write_register+0x40>)
 8000952:	f007 fb59 	bl	8008008 <HAL_SPI_Transmit>
	//Bring CSN high
	NRF24_csn(1);
 8000956:	2001      	movs	r0, #1
 8000958:	f7ff ff54 	bl	8000804 <NRF24_csn>
}
 800095c:	bf00      	nop
 800095e:	3710      	adds	r7, #16
 8000960:	46bd      	mov	sp, r7
 8000962:	bd80      	pop	{r7, pc}
 8000964:	2400021c 	.word	0x2400021c

08000968 <NRF24_write_registerN>:
//6. Write multipl bytes register
void NRF24_write_registerN(uint8_t reg, const uint8_t* buf, uint8_t len)
{
 8000968:	b580      	push	{r7, lr}
 800096a:	b084      	sub	sp, #16
 800096c:	af00      	add	r7, sp, #0
 800096e:	4603      	mov	r3, r0
 8000970:	6039      	str	r1, [r7, #0]
 8000972:	71fb      	strb	r3, [r7, #7]
 8000974:	4613      	mov	r3, r2
 8000976:	71bb      	strb	r3, [r7, #6]
	uint8_t spiBuf[3];
	//Put CSN low
	NRF24_csn(0);
 8000978:	2000      	movs	r0, #0
 800097a:	f7ff ff43 	bl	8000804 <NRF24_csn>
	//Transmit register address and data
	spiBuf[0] = reg|0x20;
 800097e:	79fb      	ldrb	r3, [r7, #7]
 8000980:	f043 0320 	orr.w	r3, r3, #32
 8000984:	b2db      	uxtb	r3, r3
 8000986:	733b      	strb	r3, [r7, #12]
	HAL_SPI_Transmit(&nrf24_hspi, spiBuf, 1, 100);
 8000988:	f107 010c 	add.w	r1, r7, #12
 800098c:	2364      	movs	r3, #100	; 0x64
 800098e:	2201      	movs	r2, #1
 8000990:	4808      	ldr	r0, [pc, #32]	; (80009b4 <NRF24_write_registerN+0x4c>)
 8000992:	f007 fb39 	bl	8008008 <HAL_SPI_Transmit>
	HAL_SPI_Transmit(&nrf24_hspi, (uint8_t*)buf, len, 100);
 8000996:	79bb      	ldrb	r3, [r7, #6]
 8000998:	b29a      	uxth	r2, r3
 800099a:	2364      	movs	r3, #100	; 0x64
 800099c:	6839      	ldr	r1, [r7, #0]
 800099e:	4805      	ldr	r0, [pc, #20]	; (80009b4 <NRF24_write_registerN+0x4c>)
 80009a0:	f007 fb32 	bl	8008008 <HAL_SPI_Transmit>
	//Bring CSN high
	NRF24_csn(1);
 80009a4:	2001      	movs	r0, #1
 80009a6:	f7ff ff2d 	bl	8000804 <NRF24_csn>
}
 80009aa:	bf00      	nop
 80009ac:	3710      	adds	r7, #16
 80009ae:	46bd      	mov	sp, r7
 80009b0:	bd80      	pop	{r7, pc}
 80009b2:	bf00      	nop
 80009b4:	2400021c 	.word	0x2400021c

080009b8 <NRF24_read_payload>:
	//Bring CSN high
	NRF24_csn(1);
}
//8. Read receive payload
void NRF24_read_payload(void* buf, uint8_t len)
{
 80009b8:	b580      	push	{r7, lr}
 80009ba:	b084      	sub	sp, #16
 80009bc:	af00      	add	r7, sp, #0
 80009be:	6078      	str	r0, [r7, #4]
 80009c0:	460b      	mov	r3, r1
 80009c2:	70fb      	strb	r3, [r7, #3]
	uint8_t cmdRxBuf;
	//Get data length using payload size
	uint8_t data_len = MIN(len, NRF24_getPayloadSize());
 80009c4:	f000 fa0a 	bl	8000ddc <NRF24_getPayloadSize>
 80009c8:	4603      	mov	r3, r0
 80009ca:	461a      	mov	r2, r3
 80009cc:	78fb      	ldrb	r3, [r7, #3]
 80009ce:	4293      	cmp	r3, r2
 80009d0:	d303      	bcc.n	80009da <NRF24_read_payload+0x22>
 80009d2:	f000 fa03 	bl	8000ddc <NRF24_getPayloadSize>
 80009d6:	4603      	mov	r3, r0
 80009d8:	e000      	b.n	80009dc <NRF24_read_payload+0x24>
 80009da:	78fb      	ldrb	r3, [r7, #3]
 80009dc:	73fb      	strb	r3, [r7, #15]
	//Read data from Rx payload buffer
	NRF24_csn(0);
 80009de:	2000      	movs	r0, #0
 80009e0:	f7ff ff10 	bl	8000804 <NRF24_csn>
	cmdRxBuf = CMD_R_RX_PAYLOAD;
 80009e4:	2361      	movs	r3, #97	; 0x61
 80009e6:	73bb      	strb	r3, [r7, #14]
	HAL_SPI_Transmit(&nrf24_hspi, &cmdRxBuf, 1, 100);
 80009e8:	f107 010e 	add.w	r1, r7, #14
 80009ec:	2364      	movs	r3, #100	; 0x64
 80009ee:	2201      	movs	r2, #1
 80009f0:	4808      	ldr	r0, [pc, #32]	; (8000a14 <NRF24_read_payload+0x5c>)
 80009f2:	f007 fb09 	bl	8008008 <HAL_SPI_Transmit>
	HAL_SPI_Receive(&nrf24_hspi, buf, data_len, 100);
 80009f6:	7bfb      	ldrb	r3, [r7, #15]
 80009f8:	b29a      	uxth	r2, r3
 80009fa:	2364      	movs	r3, #100	; 0x64
 80009fc:	6879      	ldr	r1, [r7, #4]
 80009fe:	4805      	ldr	r0, [pc, #20]	; (8000a14 <NRF24_read_payload+0x5c>)
 8000a00:	f007 fcf4 	bl	80083ec <HAL_SPI_Receive>
	NRF24_csn(1);
 8000a04:	2001      	movs	r0, #1
 8000a06:	f7ff fefd 	bl	8000804 <NRF24_csn>
}
 8000a0a:	bf00      	nop
 8000a0c:	3710      	adds	r7, #16
 8000a0e:	46bd      	mov	sp, r7
 8000a10:	bd80      	pop	{r7, pc}
 8000a12:	bf00      	nop
 8000a14:	2400021c 	.word	0x2400021c

08000a18 <NRF24_flush_tx>:

//9. Flush Tx buffer
void NRF24_flush_tx(void)
{
 8000a18:	b580      	push	{r7, lr}
 8000a1a:	af00      	add	r7, sp, #0
	NRF24_write_register(CMD_FLUSH_TX, 0xFF);
 8000a1c:	21ff      	movs	r1, #255	; 0xff
 8000a1e:	20e1      	movs	r0, #225	; 0xe1
 8000a20:	f7ff ff80 	bl	8000924 <NRF24_write_register>
}
 8000a24:	bf00      	nop
 8000a26:	bd80      	pop	{r7, pc}

08000a28 <NRF24_flush_rx>:
//10. Flush Rx buffer
void NRF24_flush_rx(void)
{
 8000a28:	b580      	push	{r7, lr}
 8000a2a:	af00      	add	r7, sp, #0
	NRF24_write_register(CMD_FLUSH_RX, 0xFF);
 8000a2c:	21ff      	movs	r1, #255	; 0xff
 8000a2e:	20e2      	movs	r0, #226	; 0xe2
 8000a30:	f7ff ff78 	bl	8000924 <NRF24_write_register>
}
 8000a34:	bf00      	nop
 8000a36:	bd80      	pop	{r7, pc}

08000a38 <NRF24_get_status>:
//11. Get status register value
uint8_t NRF24_get_status(void)
{
 8000a38:	b580      	push	{r7, lr}
 8000a3a:	b082      	sub	sp, #8
 8000a3c:	af00      	add	r7, sp, #0
	uint8_t statReg;
	statReg = NRF24_read_register(REG_STATUS);
 8000a3e:	2007      	movs	r0, #7
 8000a40:	f7ff ff20 	bl	8000884 <NRF24_read_register>
 8000a44:	4603      	mov	r3, r0
 8000a46:	71fb      	strb	r3, [r7, #7]
	return statReg;
 8000a48:	79fb      	ldrb	r3, [r7, #7]
}
 8000a4a:	4618      	mov	r0, r3
 8000a4c:	3708      	adds	r7, #8
 8000a4e:	46bd      	mov	sp, r7
 8000a50:	bd80      	pop	{r7, pc}
	...

08000a54 <NRF24_begin>:

//12. Begin function
void NRF24_begin(GPIO_TypeDef *nrf24PORT, uint16_t nrfCSN_Pin, uint16_t nrfCE_Pin, SPI_HandleTypeDef nrfSPI)
{
 8000a54:	b082      	sub	sp, #8
 8000a56:	b580      	push	{r7, lr}
 8000a58:	b084      	sub	sp, #16
 8000a5a:	af00      	add	r7, sp, #0
 8000a5c:	6078      	str	r0, [r7, #4]
 8000a5e:	61fb      	str	r3, [r7, #28]
 8000a60:	460b      	mov	r3, r1
 8000a62:	807b      	strh	r3, [r7, #2]
 8000a64:	4613      	mov	r3, r2
 8000a66:	803b      	strh	r3, [r7, #0]
	//Copy SPI handle variable
	memcpy(&nrf24_hspi, &nrfSPI, sizeof(nrfSPI));
 8000a68:	4b66      	ldr	r3, [pc, #408]	; (8000c04 <NRF24_begin+0x1b0>)
 8000a6a:	4618      	mov	r0, r3
 8000a6c:	f107 031c 	add.w	r3, r7, #28
 8000a70:	2288      	movs	r2, #136	; 0x88
 8000a72:	4619      	mov	r1, r3
 8000a74:	f00d fe07 	bl	800e686 <memcpy>
	//Copy Pins and Port variables
	nrf24_PORT = nrf24PORT;
 8000a78:	4a63      	ldr	r2, [pc, #396]	; (8000c08 <NRF24_begin+0x1b4>)
 8000a7a:	687b      	ldr	r3, [r7, #4]
 8000a7c:	6013      	str	r3, [r2, #0]
	nrf24_CSN_PIN = nrfCSN_Pin;
 8000a7e:	4a63      	ldr	r2, [pc, #396]	; (8000c0c <NRF24_begin+0x1b8>)
 8000a80:	887b      	ldrh	r3, [r7, #2]
 8000a82:	8013      	strh	r3, [r2, #0]
	nrf24_CE_PIN = nrfCE_Pin;
 8000a84:	4a62      	ldr	r2, [pc, #392]	; (8000c10 <NRF24_begin+0x1bc>)
 8000a86:	883b      	ldrh	r3, [r7, #0]
 8000a88:	8013      	strh	r3, [r2, #0]

	//Put pins to idle state
	NRF24_csn(1);
 8000a8a:	2001      	movs	r0, #1
 8000a8c:	f7ff feba 	bl	8000804 <NRF24_csn>
	NRF24_ce(0);
 8000a90:	2000      	movs	r0, #0
 8000a92:	f7ff fed7 	bl	8000844 <NRF24_ce>
	//5 ms initial delay
	HAL_Delay(5);
 8000a96:	2005      	movs	r0, #5
 8000a98:	f003 fdb0 	bl	80045fc <HAL_Delay>

	//**** Soft Reset Registers default values ****//
	NRF24_write_register(0x00, 0x08);
 8000a9c:	2108      	movs	r1, #8
 8000a9e:	2000      	movs	r0, #0
 8000aa0:	f7ff ff40 	bl	8000924 <NRF24_write_register>
	NRF24_write_register(0x01, 0x3f);
 8000aa4:	213f      	movs	r1, #63	; 0x3f
 8000aa6:	2001      	movs	r0, #1
 8000aa8:	f7ff ff3c 	bl	8000924 <NRF24_write_register>
	NRF24_write_register(0x02, 0x03);
 8000aac:	2103      	movs	r1, #3
 8000aae:	2002      	movs	r0, #2
 8000ab0:	f7ff ff38 	bl	8000924 <NRF24_write_register>
	NRF24_write_register(0x03, 0x03);
 8000ab4:	2103      	movs	r1, #3
 8000ab6:	2003      	movs	r0, #3
 8000ab8:	f7ff ff34 	bl	8000924 <NRF24_write_register>
	NRF24_write_register(0x04, 0x03);
 8000abc:	2103      	movs	r1, #3
 8000abe:	2004      	movs	r0, #4
 8000ac0:	f7ff ff30 	bl	8000924 <NRF24_write_register>
	NRF24_write_register(0x05, 0x02);
 8000ac4:	2102      	movs	r1, #2
 8000ac6:	2005      	movs	r0, #5
 8000ac8:	f7ff ff2c 	bl	8000924 <NRF24_write_register>
	NRF24_write_register(0x06, 0x0f);
 8000acc:	210f      	movs	r1, #15
 8000ace:	2006      	movs	r0, #6
 8000ad0:	f7ff ff28 	bl	8000924 <NRF24_write_register>
	NRF24_write_register(0x07, 0x0e);
 8000ad4:	210e      	movs	r1, #14
 8000ad6:	2007      	movs	r0, #7
 8000ad8:	f7ff ff24 	bl	8000924 <NRF24_write_register>
	NRF24_write_register(0x08, 0x00);
 8000adc:	2100      	movs	r1, #0
 8000ade:	2008      	movs	r0, #8
 8000ae0:	f7ff ff20 	bl	8000924 <NRF24_write_register>
	NRF24_write_register(0x09, 0x00);
 8000ae4:	2100      	movs	r1, #0
 8000ae6:	2009      	movs	r0, #9
 8000ae8:	f7ff ff1c 	bl	8000924 <NRF24_write_register>
	uint8_t pipeAddrVar[6];
	pipeAddrVar[4]=0xE7; pipeAddrVar[3]=0xE7; pipeAddrVar[2]=0xE7; pipeAddrVar[1]=0xE7; pipeAddrVar[0]=0xE7;
 8000aec:	23e7      	movs	r3, #231	; 0xe7
 8000aee:	733b      	strb	r3, [r7, #12]
 8000af0:	23e7      	movs	r3, #231	; 0xe7
 8000af2:	72fb      	strb	r3, [r7, #11]
 8000af4:	23e7      	movs	r3, #231	; 0xe7
 8000af6:	72bb      	strb	r3, [r7, #10]
 8000af8:	23e7      	movs	r3, #231	; 0xe7
 8000afa:	727b      	strb	r3, [r7, #9]
 8000afc:	23e7      	movs	r3, #231	; 0xe7
 8000afe:	723b      	strb	r3, [r7, #8]
	NRF24_write_registerN(0x0A, pipeAddrVar, 5);
 8000b00:	f107 0308 	add.w	r3, r7, #8
 8000b04:	2205      	movs	r2, #5
 8000b06:	4619      	mov	r1, r3
 8000b08:	200a      	movs	r0, #10
 8000b0a:	f7ff ff2d 	bl	8000968 <NRF24_write_registerN>
	pipeAddrVar[4]=0xC2; pipeAddrVar[3]=0xC2; pipeAddrVar[2]=0xC2; pipeAddrVar[1]=0xC2; pipeAddrVar[0]=0xC2;
 8000b0e:	23c2      	movs	r3, #194	; 0xc2
 8000b10:	733b      	strb	r3, [r7, #12]
 8000b12:	23c2      	movs	r3, #194	; 0xc2
 8000b14:	72fb      	strb	r3, [r7, #11]
 8000b16:	23c2      	movs	r3, #194	; 0xc2
 8000b18:	72bb      	strb	r3, [r7, #10]
 8000b1a:	23c2      	movs	r3, #194	; 0xc2
 8000b1c:	727b      	strb	r3, [r7, #9]
 8000b1e:	23c2      	movs	r3, #194	; 0xc2
 8000b20:	723b      	strb	r3, [r7, #8]
	NRF24_write_registerN(0x0B, pipeAddrVar, 5);
 8000b22:	f107 0308 	add.w	r3, r7, #8
 8000b26:	2205      	movs	r2, #5
 8000b28:	4619      	mov	r1, r3
 8000b2a:	200b      	movs	r0, #11
 8000b2c:	f7ff ff1c 	bl	8000968 <NRF24_write_registerN>
	NRF24_write_register(0x0C, 0xC3);
 8000b30:	21c3      	movs	r1, #195	; 0xc3
 8000b32:	200c      	movs	r0, #12
 8000b34:	f7ff fef6 	bl	8000924 <NRF24_write_register>
	NRF24_write_register(0x0D, 0xC4);
 8000b38:	21c4      	movs	r1, #196	; 0xc4
 8000b3a:	200d      	movs	r0, #13
 8000b3c:	f7ff fef2 	bl	8000924 <NRF24_write_register>
	NRF24_write_register(0x0E, 0xC5);
 8000b40:	21c5      	movs	r1, #197	; 0xc5
 8000b42:	200e      	movs	r0, #14
 8000b44:	f7ff feee 	bl	8000924 <NRF24_write_register>
	NRF24_write_register(0x0F, 0xC6);
 8000b48:	21c6      	movs	r1, #198	; 0xc6
 8000b4a:	200f      	movs	r0, #15
 8000b4c:	f7ff feea 	bl	8000924 <NRF24_write_register>
	pipeAddrVar[4]=0xE7; pipeAddrVar[3]=0xE7; pipeAddrVar[2]=0xE7; pipeAddrVar[1]=0xE7; pipeAddrVar[0]=0xE7;
 8000b50:	23e7      	movs	r3, #231	; 0xe7
 8000b52:	733b      	strb	r3, [r7, #12]
 8000b54:	23e7      	movs	r3, #231	; 0xe7
 8000b56:	72fb      	strb	r3, [r7, #11]
 8000b58:	23e7      	movs	r3, #231	; 0xe7
 8000b5a:	72bb      	strb	r3, [r7, #10]
 8000b5c:	23e7      	movs	r3, #231	; 0xe7
 8000b5e:	727b      	strb	r3, [r7, #9]
 8000b60:	23e7      	movs	r3, #231	; 0xe7
 8000b62:	723b      	strb	r3, [r7, #8]
	NRF24_write_registerN(0x10, pipeAddrVar, 5);
 8000b64:	f107 0308 	add.w	r3, r7, #8
 8000b68:	2205      	movs	r2, #5
 8000b6a:	4619      	mov	r1, r3
 8000b6c:	2010      	movs	r0, #16
 8000b6e:	f7ff fefb 	bl	8000968 <NRF24_write_registerN>
	NRF24_write_register(0x11, 0);
 8000b72:	2100      	movs	r1, #0
 8000b74:	2011      	movs	r0, #17
 8000b76:	f7ff fed5 	bl	8000924 <NRF24_write_register>
	NRF24_write_register(0x12, 0);
 8000b7a:	2100      	movs	r1, #0
 8000b7c:	2012      	movs	r0, #18
 8000b7e:	f7ff fed1 	bl	8000924 <NRF24_write_register>
	NRF24_write_register(0x13, 0);
 8000b82:	2100      	movs	r1, #0
 8000b84:	2013      	movs	r0, #19
 8000b86:	f7ff fecd 	bl	8000924 <NRF24_write_register>
	NRF24_write_register(0x14, 0);
 8000b8a:	2100      	movs	r1, #0
 8000b8c:	2014      	movs	r0, #20
 8000b8e:	f7ff fec9 	bl	8000924 <NRF24_write_register>
	NRF24_write_register(0x15, 0);
 8000b92:	2100      	movs	r1, #0
 8000b94:	2015      	movs	r0, #21
 8000b96:	f7ff fec5 	bl	8000924 <NRF24_write_register>
	NRF24_write_register(0x16, 0);
 8000b9a:	2100      	movs	r1, #0
 8000b9c:	2016      	movs	r0, #22
 8000b9e:	f7ff fec1 	bl	8000924 <NRF24_write_register>

	NRF24_ACTIVATE_cmd();
 8000ba2:	f000 fa7d 	bl	80010a0 <NRF24_ACTIVATE_cmd>
	NRF24_write_register(0x1c, 0);
 8000ba6:	2100      	movs	r1, #0
 8000ba8:	201c      	movs	r0, #28
 8000baa:	f7ff febb 	bl	8000924 <NRF24_write_register>
	NRF24_write_register(0x1d, 0);
 8000bae:	2100      	movs	r1, #0
 8000bb0:	201d      	movs	r0, #29
 8000bb2:	f7ff feb7 	bl	8000924 <NRF24_write_register>
	printRadioSettings();
 8000bb6:	f000 fa8d 	bl	80010d4 <printRadioSettings>
	//Initialise retries 15 and delay 1250 usec
	NRF24_setRetries(15, 15);
 8000bba:	210f      	movs	r1, #15
 8000bbc:	200f      	movs	r0, #15
 8000bbe:	f000 f8c5 	bl	8000d4c <NRF24_setRetries>
	//Initialise PA level to max (0dB)
	NRF24_setPALevel(RF24_PA_0dB);
 8000bc2:	2003      	movs	r0, #3
 8000bc4:	f000 f97d 	bl	8000ec2 <NRF24_setPALevel>
	//Initialise data rate to 1Mbps
	NRF24_setDataRate(RF24_2MBPS);
 8000bc8:	2001      	movs	r0, #1
 8000bca:	f000 f9b3 	bl	8000f34 <NRF24_setDataRate>
	//Initalise CRC length to 16-bit (2 bytes)
	NRF24_setCRCLength(RF24_CRC_16);
 8000bce:	2002      	movs	r0, #2
 8000bd0:	f000 f9f6 	bl	8000fc0 <NRF24_setCRCLength>
	//Disable dynamic payload
	NRF24_disableDynamicPayloads();
 8000bd4:	f000 f948 	bl	8000e68 <NRF24_disableDynamicPayloads>
	//Set payload size
	NRF24_setPayloadSize(32);
 8000bd8:	2020      	movs	r0, #32
 8000bda:	f000 f8e7 	bl	8000dac <NRF24_setPayloadSize>

	//Reset status register
	NRF24_resetStatus();
 8000bde:	f000 fa56 	bl	800108e <NRF24_resetStatus>
	//Initialise channel to 76
	NRF24_setChannel(76);
 8000be2:	204c      	movs	r0, #76	; 0x4c
 8000be4:	f000 f8cd 	bl	8000d82 <NRF24_setChannel>
	//Flush buffers
	NRF24_flush_tx();
 8000be8:	f7ff ff16 	bl	8000a18 <NRF24_flush_tx>
	NRF24_flush_rx();
 8000bec:	f7ff ff1c 	bl	8000a28 <NRF24_flush_rx>

	NRF24_powerDown();
 8000bf0:	f000 fa0e 	bl	8001010 <NRF24_powerDown>

}
 8000bf4:	bf00      	nop
 8000bf6:	3710      	adds	r7, #16
 8000bf8:	46bd      	mov	sp, r7
 8000bfa:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 8000bfe:	b002      	add	sp, #8
 8000c00:	4770      	bx	lr
 8000c02:	bf00      	nop
 8000c04:	2400021c 	.word	0x2400021c
 8000c08:	24000214 	.word	0x24000214
 8000c0c:	24000218 	.word	0x24000218
 8000c10:	2400021a 	.word	0x2400021a

08000c14 <NRF24_startListening>:
//13. Listen on open pipes for reading (Must call NRF24_openReadingPipe() first)
void NRF24_startListening(void)
{
 8000c14:	b580      	push	{r7, lr}
 8000c16:	af00      	add	r7, sp, #0
	//Power up and set to RX mode
	NRF24_write_register(REG_CONFIG, NRF24_read_register(REG_CONFIG) | (1UL<<1) |(1UL <<0));
 8000c18:	2000      	movs	r0, #0
 8000c1a:	f7ff fe33 	bl	8000884 <NRF24_read_register>
 8000c1e:	4603      	mov	r3, r0
 8000c20:	f043 0303 	orr.w	r3, r3, #3
 8000c24:	b2db      	uxtb	r3, r3
 8000c26:	4619      	mov	r1, r3
 8000c28:	2000      	movs	r0, #0
 8000c2a:	f7ff fe7b 	bl	8000924 <NRF24_write_register>
	//Restore pipe 0 address if exists
	if(pipe0_reading_address)
 8000c2e:	4b0b      	ldr	r3, [pc, #44]	; (8000c5c <NRF24_startListening+0x48>)
 8000c30:	e9d3 2300 	ldrd	r2, r3, [r3]
 8000c34:	4313      	orrs	r3, r2
 8000c36:	d004      	beq.n	8000c42 <NRF24_startListening+0x2e>
		NRF24_write_registerN(REG_RX_ADDR_P0, (uint8_t *)(&pipe0_reading_address), 5);
 8000c38:	2205      	movs	r2, #5
 8000c3a:	4908      	ldr	r1, [pc, #32]	; (8000c5c <NRF24_startListening+0x48>)
 8000c3c:	200a      	movs	r0, #10
 8000c3e:	f7ff fe93 	bl	8000968 <NRF24_write_registerN>

	//Flush buffers
	NRF24_flush_tx();
 8000c42:	f7ff fee9 	bl	8000a18 <NRF24_flush_tx>
	NRF24_flush_rx();
 8000c46:	f7ff feef 	bl	8000a28 <NRF24_flush_rx>
	//Set CE HIGH to start listenning
	NRF24_ce(1);
 8000c4a:	2001      	movs	r0, #1
 8000c4c:	f7ff fdfa 	bl	8000844 <NRF24_ce>
	//Wait for 130 uSec for the radio to come on
	NRF24_DelayMicroSeconds(150);
 8000c50:	2096      	movs	r0, #150	; 0x96
 8000c52:	f7ff fdb5 	bl	80007c0 <NRF24_DelayMicroSeconds>
}
 8000c56:	bf00      	nop
 8000c58:	bd80      	pop	{r7, pc}
 8000c5a:	bf00      	nop
 8000c5c:	24000208 	.word	0x24000208

08000c60 <NRF24_available>:
	NRF24_flush_tx();
	return retStatus;
}
//16. Check for available data to read
bool NRF24_available(void)
{
 8000c60:	b580      	push	{r7, lr}
 8000c62:	af00      	add	r7, sp, #0
	return NRF24_availablePipe(NULL);
 8000c64:	2000      	movs	r0, #0
 8000c66:	f000 f9e2 	bl	800102e <NRF24_availablePipe>
 8000c6a:	4603      	mov	r3, r0
}
 8000c6c:	4618      	mov	r0, r3
 8000c6e:	bd80      	pop	{r7, pc}

08000c70 <NRF24_read>:
//17. Read received data
bool NRF24_read( void* buf, uint8_t len )
{
 8000c70:	b580      	push	{r7, lr}
 8000c72:	b084      	sub	sp, #16
 8000c74:	af00      	add	r7, sp, #0
 8000c76:	6078      	str	r0, [r7, #4]
 8000c78:	460b      	mov	r3, r1
 8000c7a:	70fb      	strb	r3, [r7, #3]
	NRF24_read_payload( buf, len );
 8000c7c:	78fb      	ldrb	r3, [r7, #3]
 8000c7e:	4619      	mov	r1, r3
 8000c80:	6878      	ldr	r0, [r7, #4]
 8000c82:	f7ff fe99 	bl	80009b8 <NRF24_read_payload>
	uint8_t rxStatus = NRF24_read_register(REG_FIFO_STATUS) & _BV(BIT_RX_EMPTY);
 8000c86:	2017      	movs	r0, #23
 8000c88:	f7ff fdfc 	bl	8000884 <NRF24_read_register>
 8000c8c:	4603      	mov	r3, r0
 8000c8e:	f003 0301 	and.w	r3, r3, #1
 8000c92:	73fb      	strb	r3, [r7, #15]
	NRF24_flush_rx();
 8000c94:	f7ff fec8 	bl	8000a28 <NRF24_flush_rx>
	NRF24_getDynamicPayloadSize();
 8000c98:	f000 f8ac 	bl	8000df4 <NRF24_getDynamicPayloadSize>
	return rxStatus;
 8000c9c:	7bfb      	ldrb	r3, [r7, #15]
 8000c9e:	2b00      	cmp	r3, #0
 8000ca0:	bf14      	ite	ne
 8000ca2:	2301      	movne	r3, #1
 8000ca4:	2300      	moveq	r3, #0
 8000ca6:	b2db      	uxtb	r3, r3
}
 8000ca8:	4618      	mov	r0, r3
 8000caa:	3710      	adds	r7, #16
 8000cac:	46bd      	mov	sp, r7
 8000cae:	bd80      	pop	{r7, pc}

08000cb0 <NRF24_openReadingPipe>:
	const uint8_t max_payload_size = 32;
  NRF24_write_register(REG_RX_PW_P0,MIN(payload_size,max_payload_size));
}
//19. Open reading pipe
void NRF24_openReadingPipe(uint8_t number, uint64_t address)
{
 8000cb0:	b580      	push	{r7, lr}
 8000cb2:	b084      	sub	sp, #16
 8000cb4:	af00      	add	r7, sp, #0
 8000cb6:	4601      	mov	r1, r0
 8000cb8:	e9c7 2300 	strd	r2, r3, [r7]
 8000cbc:	460b      	mov	r3, r1
 8000cbe:	73fb      	strb	r3, [r7, #15]
	if (number == 0)
 8000cc0:	7bfb      	ldrb	r3, [r7, #15]
 8000cc2:	2b00      	cmp	r3, #0
 8000cc4:	d104      	bne.n	8000cd0 <NRF24_openReadingPipe+0x20>
    pipe0_reading_address = address;
 8000cc6:	e9d7 2300 	ldrd	r2, r3, [r7]
 8000cca:	491c      	ldr	r1, [pc, #112]	; (8000d3c <NRF24_openReadingPipe+0x8c>)
 8000ccc:	e9c1 2300 	strd	r2, r3, [r1]

	if(number <= 6)
 8000cd0:	7bfb      	ldrb	r3, [r7, #15]
 8000cd2:	2b06      	cmp	r3, #6
 8000cd4:	d82d      	bhi.n	8000d32 <NRF24_openReadingPipe+0x82>
	{
		if(number < 2)
 8000cd6:	7bfb      	ldrb	r3, [r7, #15]
 8000cd8:	2b01      	cmp	r3, #1
 8000cda:	d808      	bhi.n	8000cee <NRF24_openReadingPipe+0x3e>
		{
			//Address width is 5 bytes
			NRF24_write_registerN(NRF24_ADDR_REGS[number], (uint8_t *)(&address), 5);
 8000cdc:	7bfb      	ldrb	r3, [r7, #15]
 8000cde:	4a18      	ldr	r2, [pc, #96]	; (8000d40 <NRF24_openReadingPipe+0x90>)
 8000ce0:	5cd3      	ldrb	r3, [r2, r3]
 8000ce2:	4639      	mov	r1, r7
 8000ce4:	2205      	movs	r2, #5
 8000ce6:	4618      	mov	r0, r3
 8000ce8:	f7ff fe3e 	bl	8000968 <NRF24_write_registerN>
 8000cec:	e007      	b.n	8000cfe <NRF24_openReadingPipe+0x4e>
		}
		else
		{
			NRF24_write_registerN(NRF24_ADDR_REGS[number], (uint8_t *)(&address), 1);
 8000cee:	7bfb      	ldrb	r3, [r7, #15]
 8000cf0:	4a13      	ldr	r2, [pc, #76]	; (8000d40 <NRF24_openReadingPipe+0x90>)
 8000cf2:	5cd3      	ldrb	r3, [r2, r3]
 8000cf4:	4639      	mov	r1, r7
 8000cf6:	2201      	movs	r2, #1
 8000cf8:	4618      	mov	r0, r3
 8000cfa:	f7ff fe35 	bl	8000968 <NRF24_write_registerN>
		}
		//Write payload size
		NRF24_write_register(RF24_RX_PW_PIPE[number],payload_size);
 8000cfe:	7bfb      	ldrb	r3, [r7, #15]
 8000d00:	4a10      	ldr	r2, [pc, #64]	; (8000d44 <NRF24_openReadingPipe+0x94>)
 8000d02:	5cd3      	ldrb	r3, [r2, r3]
 8000d04:	4a10      	ldr	r2, [pc, #64]	; (8000d48 <NRF24_openReadingPipe+0x98>)
 8000d06:	7812      	ldrb	r2, [r2, #0]
 8000d08:	4611      	mov	r1, r2
 8000d0a:	4618      	mov	r0, r3
 8000d0c:	f7ff fe0a 	bl	8000924 <NRF24_write_register>
		//Enable pipe
		NRF24_write_register(REG_EN_RXADDR, NRF24_read_register(REG_EN_RXADDR) | _BV(number));
 8000d10:	2002      	movs	r0, #2
 8000d12:	f7ff fdb7 	bl	8000884 <NRF24_read_register>
 8000d16:	4603      	mov	r3, r0
 8000d18:	b25a      	sxtb	r2, r3
 8000d1a:	7bfb      	ldrb	r3, [r7, #15]
 8000d1c:	2101      	movs	r1, #1
 8000d1e:	fa01 f303 	lsl.w	r3, r1, r3
 8000d22:	b25b      	sxtb	r3, r3
 8000d24:	4313      	orrs	r3, r2
 8000d26:	b25b      	sxtb	r3, r3
 8000d28:	b2db      	uxtb	r3, r3
 8000d2a:	4619      	mov	r1, r3
 8000d2c:	2002      	movs	r0, #2
 8000d2e:	f7ff fdf9 	bl	8000924 <NRF24_write_register>
	}

}
 8000d32:	bf00      	nop
 8000d34:	3710      	adds	r7, #16
 8000d36:	46bd      	mov	sp, r7
 8000d38:	bd80      	pop	{r7, pc}
 8000d3a:	bf00      	nop
 8000d3c:	24000208 	.word	0x24000208
 8000d40:	08012a04 	.word	0x08012a04
 8000d44:	08012a0c 	.word	0x08012a0c
 8000d48:	24000210 	.word	0x24000210

08000d4c <NRF24_setRetries>:
//20 set transmit retries (rf24_Retries_e) and delay
void NRF24_setRetries(uint8_t delay, uint8_t count)
{
 8000d4c:	b580      	push	{r7, lr}
 8000d4e:	b082      	sub	sp, #8
 8000d50:	af00      	add	r7, sp, #0
 8000d52:	4603      	mov	r3, r0
 8000d54:	460a      	mov	r2, r1
 8000d56:	71fb      	strb	r3, [r7, #7]
 8000d58:	4613      	mov	r3, r2
 8000d5a:	71bb      	strb	r3, [r7, #6]
	NRF24_write_register(REG_SETUP_RETR,(delay&0xf)<<BIT_ARD | (count&0xf)<<BIT_ARC);
 8000d5c:	79fb      	ldrb	r3, [r7, #7]
 8000d5e:	011b      	lsls	r3, r3, #4
 8000d60:	b25a      	sxtb	r2, r3
 8000d62:	f997 3006 	ldrsb.w	r3, [r7, #6]
 8000d66:	f003 030f 	and.w	r3, r3, #15
 8000d6a:	b25b      	sxtb	r3, r3
 8000d6c:	4313      	orrs	r3, r2
 8000d6e:	b25b      	sxtb	r3, r3
 8000d70:	b2db      	uxtb	r3, r3
 8000d72:	4619      	mov	r1, r3
 8000d74:	2004      	movs	r0, #4
 8000d76:	f7ff fdd5 	bl	8000924 <NRF24_write_register>
}
 8000d7a:	bf00      	nop
 8000d7c:	3708      	adds	r7, #8
 8000d7e:	46bd      	mov	sp, r7
 8000d80:	bd80      	pop	{r7, pc}

08000d82 <NRF24_setChannel>:

//21. Set RF channel frequency
void NRF24_setChannel(uint8_t channel)
{
 8000d82:	b580      	push	{r7, lr}
 8000d84:	b084      	sub	sp, #16
 8000d86:	af00      	add	r7, sp, #0
 8000d88:	4603      	mov	r3, r0
 8000d8a:	71fb      	strb	r3, [r7, #7]
	const uint8_t max_channel = 127;
 8000d8c:	237f      	movs	r3, #127	; 0x7f
 8000d8e:	73fb      	strb	r3, [r7, #15]
  NRF24_write_register(REG_RF_CH,MIN(channel,max_channel));
 8000d90:	7bfa      	ldrb	r2, [r7, #15]
 8000d92:	79fb      	ldrb	r3, [r7, #7]
 8000d94:	4293      	cmp	r3, r2
 8000d96:	bf28      	it	cs
 8000d98:	4613      	movcs	r3, r2
 8000d9a:	b2db      	uxtb	r3, r3
 8000d9c:	4619      	mov	r1, r3
 8000d9e:	2005      	movs	r0, #5
 8000da0:	f7ff fdc0 	bl	8000924 <NRF24_write_register>
}
 8000da4:	bf00      	nop
 8000da6:	3710      	adds	r7, #16
 8000da8:	46bd      	mov	sp, r7
 8000daa:	bd80      	pop	{r7, pc}

08000dac <NRF24_setPayloadSize>:
//22. Set payload size
void NRF24_setPayloadSize(uint8_t size)
{
 8000dac:	b480      	push	{r7}
 8000dae:	b085      	sub	sp, #20
 8000db0:	af00      	add	r7, sp, #0
 8000db2:	4603      	mov	r3, r0
 8000db4:	71fb      	strb	r3, [r7, #7]
	const uint8_t max_payload_size = 32;
 8000db6:	2320      	movs	r3, #32
 8000db8:	73fb      	strb	r3, [r7, #15]
  payload_size = MIN(size,max_payload_size);
 8000dba:	7bfa      	ldrb	r2, [r7, #15]
 8000dbc:	79fb      	ldrb	r3, [r7, #7]
 8000dbe:	4293      	cmp	r3, r2
 8000dc0:	bf28      	it	cs
 8000dc2:	4613      	movcs	r3, r2
 8000dc4:	b2da      	uxtb	r2, r3
 8000dc6:	4b04      	ldr	r3, [pc, #16]	; (8000dd8 <NRF24_setPayloadSize+0x2c>)
 8000dc8:	701a      	strb	r2, [r3, #0]
}
 8000dca:	bf00      	nop
 8000dcc:	3714      	adds	r7, #20
 8000dce:	46bd      	mov	sp, r7
 8000dd0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000dd4:	4770      	bx	lr
 8000dd6:	bf00      	nop
 8000dd8:	24000210 	.word	0x24000210

08000ddc <NRF24_getPayloadSize>:
//23. Get payload size
uint8_t NRF24_getPayloadSize(void)
{
 8000ddc:	b480      	push	{r7}
 8000dde:	af00      	add	r7, sp, #0
	return payload_size;
 8000de0:	4b03      	ldr	r3, [pc, #12]	; (8000df0 <NRF24_getPayloadSize+0x14>)
 8000de2:	781b      	ldrb	r3, [r3, #0]
}
 8000de4:	4618      	mov	r0, r3
 8000de6:	46bd      	mov	sp, r7
 8000de8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000dec:	4770      	bx	lr
 8000dee:	bf00      	nop
 8000df0:	24000210 	.word	0x24000210

08000df4 <NRF24_getDynamicPayloadSize>:
//24. Get dynamic payload size, of latest packet received
uint8_t NRF24_getDynamicPayloadSize(void)
{
 8000df4:	b580      	push	{r7, lr}
 8000df6:	af00      	add	r7, sp, #0
	return NRF24_read_register(CMD_R_RX_PL_WID);
 8000df8:	2060      	movs	r0, #96	; 0x60
 8000dfa:	f7ff fd43 	bl	8000884 <NRF24_read_register>
 8000dfe:	4603      	mov	r3, r0
}
 8000e00:	4618      	mov	r0, r3
 8000e02:	bd80      	pop	{r7, pc}

08000e04 <NRF24_enableDynamicPayloads>:
	// Enable dynamic payload on pipes 0 & 1
	NRF24_write_register(REG_DYNPD,NRF24_read_register(REG_DYNPD) | _BV(BIT_DPL_P1) | _BV(BIT_DPL_P0));
}
//26. Enable dynamic payloads
void NRF24_enableDynamicPayloads(void)
{
 8000e04:	b580      	push	{r7, lr}
 8000e06:	af00      	add	r7, sp, #0
	//Enable dynamic payload through FEATURE register
	NRF24_write_register(REG_FEATURE,NRF24_read_register(REG_FEATURE) |  _BV(BIT_EN_DPL) );
 8000e08:	201d      	movs	r0, #29
 8000e0a:	f7ff fd3b 	bl	8000884 <NRF24_read_register>
 8000e0e:	4603      	mov	r3, r0
 8000e10:	f043 0304 	orr.w	r3, r3, #4
 8000e14:	b2db      	uxtb	r3, r3
 8000e16:	4619      	mov	r1, r3
 8000e18:	201d      	movs	r0, #29
 8000e1a:	f7ff fd83 	bl	8000924 <NRF24_write_register>
	if(!NRF24_read_register(REG_FEATURE))
 8000e1e:	201d      	movs	r0, #29
 8000e20:	f7ff fd30 	bl	8000884 <NRF24_read_register>
 8000e24:	4603      	mov	r3, r0
 8000e26:	2b00      	cmp	r3, #0
 8000e28:	d10c      	bne.n	8000e44 <NRF24_enableDynamicPayloads+0x40>
	{
		NRF24_ACTIVATE_cmd();
 8000e2a:	f000 f939 	bl	80010a0 <NRF24_ACTIVATE_cmd>
		NRF24_write_register(REG_FEATURE,NRF24_read_register(REG_FEATURE) |  _BV(BIT_EN_DPL) );
 8000e2e:	201d      	movs	r0, #29
 8000e30:	f7ff fd28 	bl	8000884 <NRF24_read_register>
 8000e34:	4603      	mov	r3, r0
 8000e36:	f043 0304 	orr.w	r3, r3, #4
 8000e3a:	b2db      	uxtb	r3, r3
 8000e3c:	4619      	mov	r1, r3
 8000e3e:	201d      	movs	r0, #29
 8000e40:	f7ff fd70 	bl	8000924 <NRF24_write_register>
	}
	//Enable Dynamic payload on all pipes
	NRF24_write_register(REG_DYNPD,NRF24_read_register(REG_DYNPD) | _BV(BIT_DPL_P5) | _BV(BIT_DPL_P4) | _BV(BIT_DPL_P3) | _BV(BIT_DPL_P2) | _BV(BIT_DPL_P1) | _BV(BIT_DPL_P0));
 8000e44:	201c      	movs	r0, #28
 8000e46:	f7ff fd1d 	bl	8000884 <NRF24_read_register>
 8000e4a:	4603      	mov	r3, r0
 8000e4c:	f043 033f 	orr.w	r3, r3, #63	; 0x3f
 8000e50:	b2db      	uxtb	r3, r3
 8000e52:	4619      	mov	r1, r3
 8000e54:	201c      	movs	r0, #28
 8000e56:	f7ff fd65 	bl	8000924 <NRF24_write_register>
  dynamic_payloads_enabled = true;
 8000e5a:	4b02      	ldr	r3, [pc, #8]	; (8000e64 <NRF24_enableDynamicPayloads+0x60>)
 8000e5c:	2201      	movs	r2, #1
 8000e5e:	701a      	strb	r2, [r3, #0]

}
 8000e60:	bf00      	nop
 8000e62:	bd80      	pop	{r7, pc}
 8000e64:	24000211 	.word	0x24000211

08000e68 <NRF24_disableDynamicPayloads>:
void NRF24_disableDynamicPayloads(void)
{
 8000e68:	b580      	push	{r7, lr}
 8000e6a:	af00      	add	r7, sp, #0
	NRF24_write_register(REG_FEATURE,NRF24_read_register(REG_FEATURE) &  ~(_BV(BIT_EN_DPL)) );
 8000e6c:	201d      	movs	r0, #29
 8000e6e:	f7ff fd09 	bl	8000884 <NRF24_read_register>
 8000e72:	4603      	mov	r3, r0
 8000e74:	f023 0304 	bic.w	r3, r3, #4
 8000e78:	b2db      	uxtb	r3, r3
 8000e7a:	4619      	mov	r1, r3
 8000e7c:	201d      	movs	r0, #29
 8000e7e:	f7ff fd51 	bl	8000924 <NRF24_write_register>
	//Disable for all pipes
	NRF24_write_register(REG_DYNPD,0);
 8000e82:	2100      	movs	r1, #0
 8000e84:	201c      	movs	r0, #28
 8000e86:	f7ff fd4d 	bl	8000924 <NRF24_write_register>
	dynamic_payloads_enabled = false;
 8000e8a:	4b02      	ldr	r3, [pc, #8]	; (8000e94 <NRF24_disableDynamicPayloads+0x2c>)
 8000e8c:	2200      	movs	r2, #0
 8000e8e:	701a      	strb	r2, [r3, #0]
}
 8000e90:	bf00      	nop
 8000e92:	bd80      	pop	{r7, pc}
 8000e94:	24000211 	.word	0x24000211

08000e98 <NRF24_setAutoAck>:
{
	return p_variant;
}
//28. Set Auto Ack for all
void NRF24_setAutoAck(bool enable)
{
 8000e98:	b580      	push	{r7, lr}
 8000e9a:	b082      	sub	sp, #8
 8000e9c:	af00      	add	r7, sp, #0
 8000e9e:	4603      	mov	r3, r0
 8000ea0:	71fb      	strb	r3, [r7, #7]
	if ( enable )
 8000ea2:	79fb      	ldrb	r3, [r7, #7]
 8000ea4:	2b00      	cmp	r3, #0
 8000ea6:	d004      	beq.n	8000eb2 <NRF24_setAutoAck+0x1a>
    NRF24_write_register(REG_EN_AA, 0x3F);
 8000ea8:	213f      	movs	r1, #63	; 0x3f
 8000eaa:	2001      	movs	r0, #1
 8000eac:	f7ff fd3a 	bl	8000924 <NRF24_write_register>
  else
    NRF24_write_register(REG_EN_AA, 0x00);
}
 8000eb0:	e003      	b.n	8000eba <NRF24_setAutoAck+0x22>
    NRF24_write_register(REG_EN_AA, 0x00);
 8000eb2:	2100      	movs	r1, #0
 8000eb4:	2001      	movs	r0, #1
 8000eb6:	f7ff fd35 	bl	8000924 <NRF24_write_register>
}
 8000eba:	bf00      	nop
 8000ebc:	3708      	adds	r7, #8
 8000ebe:	46bd      	mov	sp, r7
 8000ec0:	bd80      	pop	{r7, pc}

08000ec2 <NRF24_setPALevel>:
    NRF24_write_register( REG_EN_AA, en_aa ) ;
  }
}
//30. Set transmit power level
void NRF24_setPALevel( rf24_pa_dbm_e level )
{
 8000ec2:	b580      	push	{r7, lr}
 8000ec4:	b084      	sub	sp, #16
 8000ec6:	af00      	add	r7, sp, #0
 8000ec8:	4603      	mov	r3, r0
 8000eca:	71fb      	strb	r3, [r7, #7]
	uint8_t setup = NRF24_read_register(REG_RF_SETUP) ;
 8000ecc:	2006      	movs	r0, #6
 8000ece:	f7ff fcd9 	bl	8000884 <NRF24_read_register>
 8000ed2:	4603      	mov	r3, r0
 8000ed4:	73fb      	strb	r3, [r7, #15]
  setup &= ~(_BV(RF_PWR_LOW) | _BV(RF_PWR_HIGH)) ;
 8000ed6:	7bfb      	ldrb	r3, [r7, #15]
 8000ed8:	f023 0306 	bic.w	r3, r3, #6
 8000edc:	73fb      	strb	r3, [r7, #15]

  // switch uses RAM (evil!)
  if ( level == RF24_PA_0dB)
 8000ede:	79fb      	ldrb	r3, [r7, #7]
 8000ee0:	2b03      	cmp	r3, #3
 8000ee2:	d104      	bne.n	8000eee <NRF24_setPALevel+0x2c>
  {
    setup |= (_BV(RF_PWR_LOW) | _BV(RF_PWR_HIGH)) ;
 8000ee4:	7bfb      	ldrb	r3, [r7, #15]
 8000ee6:	f043 0306 	orr.w	r3, r3, #6
 8000eea:	73fb      	strb	r3, [r7, #15]
 8000eec:	e019      	b.n	8000f22 <NRF24_setPALevel+0x60>
  }
  else if ( level == RF24_PA_m6dB )
 8000eee:	79fb      	ldrb	r3, [r7, #7]
 8000ef0:	2b02      	cmp	r3, #2
 8000ef2:	d104      	bne.n	8000efe <NRF24_setPALevel+0x3c>
  {
    setup |= _BV(RF_PWR_HIGH) ;
 8000ef4:	7bfb      	ldrb	r3, [r7, #15]
 8000ef6:	f043 0304 	orr.w	r3, r3, #4
 8000efa:	73fb      	strb	r3, [r7, #15]
 8000efc:	e011      	b.n	8000f22 <NRF24_setPALevel+0x60>
  }
  else if ( level == RF24_PA_m12dB )
 8000efe:	79fb      	ldrb	r3, [r7, #7]
 8000f00:	2b01      	cmp	r3, #1
 8000f02:	d104      	bne.n	8000f0e <NRF24_setPALevel+0x4c>
  {
    setup |= _BV(RF_PWR_LOW);
 8000f04:	7bfb      	ldrb	r3, [r7, #15]
 8000f06:	f043 0302 	orr.w	r3, r3, #2
 8000f0a:	73fb      	strb	r3, [r7, #15]
 8000f0c:	e009      	b.n	8000f22 <NRF24_setPALevel+0x60>
  }
  else if ( level == RF24_PA_m18dB )
 8000f0e:	79fb      	ldrb	r3, [r7, #7]
 8000f10:	2b00      	cmp	r3, #0
 8000f12:	d006      	beq.n	8000f22 <NRF24_setPALevel+0x60>
  {
    // nothing
  }
  else if ( level == RF24_PA_ERROR )
 8000f14:	79fb      	ldrb	r3, [r7, #7]
 8000f16:	2b04      	cmp	r3, #4
 8000f18:	d103      	bne.n	8000f22 <NRF24_setPALevel+0x60>
  {
    // On error, go to maximum PA
    setup |= (_BV(RF_PWR_LOW) | _BV(RF_PWR_HIGH)) ;
 8000f1a:	7bfb      	ldrb	r3, [r7, #15]
 8000f1c:	f043 0306 	orr.w	r3, r3, #6
 8000f20:	73fb      	strb	r3, [r7, #15]
  }

  NRF24_write_register( REG_RF_SETUP, setup ) ;
 8000f22:	7bfb      	ldrb	r3, [r7, #15]
 8000f24:	4619      	mov	r1, r3
 8000f26:	2006      	movs	r0, #6
 8000f28:	f7ff fcfc 	bl	8000924 <NRF24_write_register>
}
 8000f2c:	bf00      	nop
 8000f2e:	3710      	adds	r7, #16
 8000f30:	46bd      	mov	sp, r7
 8000f32:	bd80      	pop	{r7, pc}

08000f34 <NRF24_setDataRate>:

  return result ;
}
//32. Set data rate (250 Kbps, 1Mbps, 2Mbps)
bool NRF24_setDataRate(rf24_datarate_e speed)
{
 8000f34:	b580      	push	{r7, lr}
 8000f36:	b084      	sub	sp, #16
 8000f38:	af00      	add	r7, sp, #0
 8000f3a:	4603      	mov	r3, r0
 8000f3c:	71fb      	strb	r3, [r7, #7]
	bool result = false;
 8000f3e:	2300      	movs	r3, #0
 8000f40:	73fb      	strb	r3, [r7, #15]
  uint8_t setup = NRF24_read_register(REG_RF_SETUP) ;
 8000f42:	2006      	movs	r0, #6
 8000f44:	f7ff fc9e 	bl	8000884 <NRF24_read_register>
 8000f48:	4603      	mov	r3, r0
 8000f4a:	73bb      	strb	r3, [r7, #14]

  // HIGH and LOW '00' is 1Mbs - our default
  wide_band = false ;
 8000f4c:	4b1b      	ldr	r3, [pc, #108]	; (8000fbc <NRF24_setDataRate+0x88>)
 8000f4e:	2200      	movs	r2, #0
 8000f50:	701a      	strb	r2, [r3, #0]
  setup &= ~(_BV(RF_DR_LOW) | _BV(RF_DR_HIGH)) ;
 8000f52:	7bbb      	ldrb	r3, [r7, #14]
 8000f54:	f023 0328 	bic.w	r3, r3, #40	; 0x28
 8000f58:	73bb      	strb	r3, [r7, #14]
  if( speed == RF24_250KBPS )
 8000f5a:	79fb      	ldrb	r3, [r7, #7]
 8000f5c:	2b02      	cmp	r3, #2
 8000f5e:	d107      	bne.n	8000f70 <NRF24_setDataRate+0x3c>
  {
    // Must set the RF_DR_LOW to 1; RF_DR_HIGH (used to be RF_DR) is already 0
    // Making it '10'.
    wide_band = false ;
 8000f60:	4b16      	ldr	r3, [pc, #88]	; (8000fbc <NRF24_setDataRate+0x88>)
 8000f62:	2200      	movs	r2, #0
 8000f64:	701a      	strb	r2, [r3, #0]
    setup |= _BV( RF_DR_LOW ) ;
 8000f66:	7bbb      	ldrb	r3, [r7, #14]
 8000f68:	f043 0320 	orr.w	r3, r3, #32
 8000f6c:	73bb      	strb	r3, [r7, #14]
 8000f6e:	e00d      	b.n	8000f8c <NRF24_setDataRate+0x58>
  }
  else
  {
    // Set 2Mbs, RF_DR (RF_DR_HIGH) is set 1
    // Making it '01'
    if ( speed == RF24_2MBPS )
 8000f70:	79fb      	ldrb	r3, [r7, #7]
 8000f72:	2b01      	cmp	r3, #1
 8000f74:	d107      	bne.n	8000f86 <NRF24_setDataRate+0x52>
    {
      wide_band = true ;
 8000f76:	4b11      	ldr	r3, [pc, #68]	; (8000fbc <NRF24_setDataRate+0x88>)
 8000f78:	2201      	movs	r2, #1
 8000f7a:	701a      	strb	r2, [r3, #0]
      setup |= _BV(RF_DR_HIGH);
 8000f7c:	7bbb      	ldrb	r3, [r7, #14]
 8000f7e:	f043 0308 	orr.w	r3, r3, #8
 8000f82:	73bb      	strb	r3, [r7, #14]
 8000f84:	e002      	b.n	8000f8c <NRF24_setDataRate+0x58>
    }
    else
    {
      // 1Mbs
      wide_band = false ;
 8000f86:	4b0d      	ldr	r3, [pc, #52]	; (8000fbc <NRF24_setDataRate+0x88>)
 8000f88:	2200      	movs	r2, #0
 8000f8a:	701a      	strb	r2, [r3, #0]
    }
  }
  NRF24_write_register(REG_RF_SETUP,setup);
 8000f8c:	7bbb      	ldrb	r3, [r7, #14]
 8000f8e:	4619      	mov	r1, r3
 8000f90:	2006      	movs	r0, #6
 8000f92:	f7ff fcc7 	bl	8000924 <NRF24_write_register>

  // Verify our result
  if ( NRF24_read_register(REG_RF_SETUP) == setup )
 8000f96:	2006      	movs	r0, #6
 8000f98:	f7ff fc74 	bl	8000884 <NRF24_read_register>
 8000f9c:	4603      	mov	r3, r0
 8000f9e:	461a      	mov	r2, r3
 8000fa0:	7bbb      	ldrb	r3, [r7, #14]
 8000fa2:	4293      	cmp	r3, r2
 8000fa4:	d102      	bne.n	8000fac <NRF24_setDataRate+0x78>
  {
    result = true;
 8000fa6:	2301      	movs	r3, #1
 8000fa8:	73fb      	strb	r3, [r7, #15]
 8000faa:	e002      	b.n	8000fb2 <NRF24_setDataRate+0x7e>
  }
  else
  {
    wide_band = false;
 8000fac:	4b03      	ldr	r3, [pc, #12]	; (8000fbc <NRF24_setDataRate+0x88>)
 8000fae:	2200      	movs	r2, #0
 8000fb0:	701a      	strb	r2, [r3, #0]
  }

  return result;
 8000fb2:	7bfb      	ldrb	r3, [r7, #15]
}
 8000fb4:	4618      	mov	r0, r3
 8000fb6:	3710      	adds	r7, #16
 8000fb8:	46bd      	mov	sp, r7
 8000fba:	bd80      	pop	{r7, pc}
 8000fbc:	24000212 	.word	0x24000212

08000fc0 <NRF24_setCRCLength>:
  }
  return result ;
}
//34. Set crc length (disable, 8-bits or 16-bits)
void NRF24_setCRCLength(rf24_crclength_e length)
{
 8000fc0:	b580      	push	{r7, lr}
 8000fc2:	b084      	sub	sp, #16
 8000fc4:	af00      	add	r7, sp, #0
 8000fc6:	4603      	mov	r3, r0
 8000fc8:	71fb      	strb	r3, [r7, #7]
	uint8_t config = NRF24_read_register(REG_CONFIG) & ~( _BV(BIT_CRCO) | _BV(BIT_EN_CRC)) ;
 8000fca:	2000      	movs	r0, #0
 8000fcc:	f7ff fc5a 	bl	8000884 <NRF24_read_register>
 8000fd0:	4603      	mov	r3, r0
 8000fd2:	f023 030c 	bic.w	r3, r3, #12
 8000fd6:	73fb      	strb	r3, [r7, #15]

  // switch uses RAM
  if ( length == RF24_CRC_DISABLED )
 8000fd8:	79fb      	ldrb	r3, [r7, #7]
 8000fda:	2b00      	cmp	r3, #0
 8000fdc:	d00f      	beq.n	8000ffe <NRF24_setCRCLength+0x3e>
  {
    // Do nothing, we turned it off above.
  }
  else if ( length == RF24_CRC_8 )
 8000fde:	79fb      	ldrb	r3, [r7, #7]
 8000fe0:	2b01      	cmp	r3, #1
 8000fe2:	d104      	bne.n	8000fee <NRF24_setCRCLength+0x2e>
  {
    config |= _BV(BIT_EN_CRC);
 8000fe4:	7bfb      	ldrb	r3, [r7, #15]
 8000fe6:	f043 0308 	orr.w	r3, r3, #8
 8000fea:	73fb      	strb	r3, [r7, #15]
 8000fec:	e007      	b.n	8000ffe <NRF24_setCRCLength+0x3e>
  }
  else
  {
    config |= _BV(BIT_EN_CRC);
 8000fee:	7bfb      	ldrb	r3, [r7, #15]
 8000ff0:	f043 0308 	orr.w	r3, r3, #8
 8000ff4:	73fb      	strb	r3, [r7, #15]
    config |= _BV( BIT_CRCO );
 8000ff6:	7bfb      	ldrb	r3, [r7, #15]
 8000ff8:	f043 0304 	orr.w	r3, r3, #4
 8000ffc:	73fb      	strb	r3, [r7, #15]
  }
  NRF24_write_register( REG_CONFIG, config );
 8000ffe:	7bfb      	ldrb	r3, [r7, #15]
 8001000:	4619      	mov	r1, r3
 8001002:	2000      	movs	r0, #0
 8001004:	f7ff fc8e 	bl	8000924 <NRF24_write_register>
}
 8001008:	bf00      	nop
 800100a:	3710      	adds	r7, #16
 800100c:	46bd      	mov	sp, r7
 800100e:	bd80      	pop	{r7, pc}

08001010 <NRF24_powerDown>:
{
	NRF24_write_register(REG_CONFIG,NRF24_read_register(REG_CONFIG) | _BV(BIT_PWR_UP));
}
//38. power down
void NRF24_powerDown(void)
{
 8001010:	b580      	push	{r7, lr}
 8001012:	af00      	add	r7, sp, #0
	NRF24_write_register(REG_CONFIG,NRF24_read_register(REG_CONFIG) & ~_BV(BIT_PWR_UP));
 8001014:	2000      	movs	r0, #0
 8001016:	f7ff fc35 	bl	8000884 <NRF24_read_register>
 800101a:	4603      	mov	r3, r0
 800101c:	f023 0302 	bic.w	r3, r3, #2
 8001020:	b2db      	uxtb	r3, r3
 8001022:	4619      	mov	r1, r3
 8001024:	2000      	movs	r0, #0
 8001026:	f7ff fc7d 	bl	8000924 <NRF24_write_register>
}
 800102a:	bf00      	nop
 800102c:	bd80      	pop	{r7, pc}

0800102e <NRF24_availablePipe>:
//39. Check if data are available and on which pipe (Use this for multiple rx pipes)
bool NRF24_availablePipe(uint8_t* pipe_num)
{
 800102e:	b580      	push	{r7, lr}
 8001030:	b084      	sub	sp, #16
 8001032:	af00      	add	r7, sp, #0
 8001034:	6078      	str	r0, [r7, #4]
	uint8_t status = NRF24_get_status();
 8001036:	f7ff fcff 	bl	8000a38 <NRF24_get_status>
 800103a:	4603      	mov	r3, r0
 800103c:	73fb      	strb	r3, [r7, #15]

  bool result = ( status & _BV(BIT_RX_DR) );
 800103e:	7bfb      	ldrb	r3, [r7, #15]
 8001040:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8001044:	2b00      	cmp	r3, #0
 8001046:	bf14      	ite	ne
 8001048:	2301      	movne	r3, #1
 800104a:	2300      	moveq	r3, #0
 800104c:	73bb      	strb	r3, [r7, #14]

  if (result)
 800104e:	7bbb      	ldrb	r3, [r7, #14]
 8001050:	2b00      	cmp	r3, #0
 8001052:	d017      	beq.n	8001084 <NRF24_availablePipe+0x56>
  {
    // If the caller wants the pipe number, include that
    if ( pipe_num )
 8001054:	687b      	ldr	r3, [r7, #4]
 8001056:	2b00      	cmp	r3, #0
 8001058:	d007      	beq.n	800106a <NRF24_availablePipe+0x3c>
      *pipe_num = ( status >> BIT_RX_P_NO ) & 0x7;
 800105a:	7bfb      	ldrb	r3, [r7, #15]
 800105c:	085b      	lsrs	r3, r3, #1
 800105e:	b2db      	uxtb	r3, r3
 8001060:	f003 0307 	and.w	r3, r3, #7
 8001064:	b2da      	uxtb	r2, r3
 8001066:	687b      	ldr	r3, [r7, #4]
 8001068:	701a      	strb	r2, [r3, #0]

    // Clear the status bit
    NRF24_write_register(REG_STATUS,_BV(BIT_RX_DR) );
 800106a:	2140      	movs	r1, #64	; 0x40
 800106c:	2007      	movs	r0, #7
 800106e:	f7ff fc59 	bl	8000924 <NRF24_write_register>

    // Handle ack payload receipt
    if ( status & _BV(BIT_TX_DS) )
 8001072:	7bfb      	ldrb	r3, [r7, #15]
 8001074:	f003 0320 	and.w	r3, r3, #32
 8001078:	2b00      	cmp	r3, #0
 800107a:	d003      	beq.n	8001084 <NRF24_availablePipe+0x56>
    {
      NRF24_write_register(REG_STATUS,_BV(BIT_TX_DS));
 800107c:	2120      	movs	r1, #32
 800107e:	2007      	movs	r0, #7
 8001080:	f7ff fc50 	bl	8000924 <NRF24_write_register>
    }
  }
  return result;
 8001084:	7bbb      	ldrb	r3, [r7, #14]
}
 8001086:	4618      	mov	r0, r3
 8001088:	3710      	adds	r7, #16
 800108a:	46bd      	mov	sp, r7
 800108c:	bd80      	pop	{r7, pc}

0800108e <NRF24_resetStatus>:
	return NRF24_read_register(REG_RPD) & 1;
}

//46. Reset Status
void NRF24_resetStatus(void)
{
 800108e:	b580      	push	{r7, lr}
 8001090:	af00      	add	r7, sp, #0
	NRF24_write_register(REG_STATUS,_BV(BIT_RX_DR) | _BV(BIT_TX_DS) | _BV(BIT_MAX_RT) );
 8001092:	2170      	movs	r1, #112	; 0x70
 8001094:	2007      	movs	r0, #7
 8001096:	f7ff fc45 	bl	8000924 <NRF24_write_register>
}
 800109a:	bf00      	nop
 800109c:	bd80      	pop	{r7, pc}
	...

080010a0 <NRF24_ACTIVATE_cmd>:

//47. ACTIVATE cmd
void NRF24_ACTIVATE_cmd(void)
{
 80010a0:	b580      	push	{r7, lr}
 80010a2:	b082      	sub	sp, #8
 80010a4:	af00      	add	r7, sp, #0
	uint8_t cmdRxBuf[2];
	//Read data from Rx payload buffer
	NRF24_csn(0);
 80010a6:	2000      	movs	r0, #0
 80010a8:	f7ff fbac 	bl	8000804 <NRF24_csn>
	cmdRxBuf[0] = CMD_ACTIVATE;
 80010ac:	2350      	movs	r3, #80	; 0x50
 80010ae:	713b      	strb	r3, [r7, #4]
	cmdRxBuf[1] = 0x73;
 80010b0:	2373      	movs	r3, #115	; 0x73
 80010b2:	717b      	strb	r3, [r7, #5]
	HAL_SPI_Transmit(&nrf24_hspi, cmdRxBuf, 2, 100);
 80010b4:	1d39      	adds	r1, r7, #4
 80010b6:	2364      	movs	r3, #100	; 0x64
 80010b8:	2202      	movs	r2, #2
 80010ba:	4805      	ldr	r0, [pc, #20]	; (80010d0 <NRF24_ACTIVATE_cmd+0x30>)
 80010bc:	f006 ffa4 	bl	8008008 <HAL_SPI_Transmit>
	NRF24_csn(1);
 80010c0:	2001      	movs	r0, #1
 80010c2:	f7ff fb9f 	bl	8000804 <NRF24_csn>
}
 80010c6:	bf00      	nop
 80010c8:	3708      	adds	r7, #8
 80010ca:	46bd      	mov	sp, r7
 80010cc:	bd80      	pop	{r7, pc}
 80010ce:	bf00      	nop
 80010d0:	2400021c 	.word	0x2400021c

080010d4 <printRadioSettings>:
{
	return ack_payload_length;
}

void printRadioSettings(void)
{
 80010d4:	b5f0      	push	{r4, r5, r6, r7, lr}
 80010d6:	b0a1      	sub	sp, #132	; 0x84
 80010d8:	af04      	add	r7, sp, #16
	uint8_t reg8Val;
	char uartTxBuf[100];
	sprintf(uartTxBuf, "\r\n**********************************************\r\n");
 80010da:	f107 0308 	add.w	r3, r7, #8
 80010de:	49c3      	ldr	r1, [pc, #780]	; (80013ec <printRadioSettings+0x318>)
 80010e0:	4618      	mov	r0, r3
 80010e2:	f00e f8c7 	bl	800f274 <siprintf>
	HAL_UART_Transmit(&nrf24_huart, (uint8_t *)uartTxBuf, strlen(uartTxBuf), 10);
 80010e6:	f107 0308 	add.w	r3, r7, #8
 80010ea:	4618      	mov	r0, r3
 80010ec:	f7ff f8f8 	bl	80002e0 <strlen>
 80010f0:	4603      	mov	r3, r0
 80010f2:	b29a      	uxth	r2, r3
 80010f4:	f107 0108 	add.w	r1, r7, #8
 80010f8:	230a      	movs	r3, #10
 80010fa:	48bd      	ldr	r0, [pc, #756]	; (80013f0 <printRadioSettings+0x31c>)
 80010fc:	f008 ff08 	bl	8009f10 <HAL_UART_Transmit>
	//a) Get CRC settings - Config Register
	reg8Val = NRF24_read_register(0x00);
 8001100:	2000      	movs	r0, #0
 8001102:	f7ff fbbf 	bl	8000884 <NRF24_read_register>
 8001106:	4603      	mov	r3, r0
 8001108:	f887 306f 	strb.w	r3, [r7, #111]	; 0x6f
	if(reg8Val & (1 << 3))
 800110c:	f897 306f 	ldrb.w	r3, [r7, #111]	; 0x6f
 8001110:	f003 0308 	and.w	r3, r3, #8
 8001114:	2b00      	cmp	r3, #0
 8001116:	d013      	beq.n	8001140 <printRadioSettings+0x6c>
	{
		if(reg8Val & (1 << 2)) sprintf(uartTxBuf, "CRC:\r\n		Enabled, 2 Bytes \r\n");
 8001118:	f897 306f 	ldrb.w	r3, [r7, #111]	; 0x6f
 800111c:	f003 0304 	and.w	r3, r3, #4
 8001120:	2b00      	cmp	r3, #0
 8001122:	d006      	beq.n	8001132 <printRadioSettings+0x5e>
 8001124:	f107 0308 	add.w	r3, r7, #8
 8001128:	49b2      	ldr	r1, [pc, #712]	; (80013f4 <printRadioSettings+0x320>)
 800112a:	4618      	mov	r0, r3
 800112c:	f00e f8a2 	bl	800f274 <siprintf>
 8001130:	e00c      	b.n	800114c <printRadioSettings+0x78>
		else sprintf(uartTxBuf, "CRC:\r\n		Enabled, 1 Byte \r\n");
 8001132:	f107 0308 	add.w	r3, r7, #8
 8001136:	49b0      	ldr	r1, [pc, #704]	; (80013f8 <printRadioSettings+0x324>)
 8001138:	4618      	mov	r0, r3
 800113a:	f00e f89b 	bl	800f274 <siprintf>
 800113e:	e005      	b.n	800114c <printRadioSettings+0x78>
	}
	else
	{
		sprintf(uartTxBuf, "CRC:\r\n		Disabled \r\n");
 8001140:	f107 0308 	add.w	r3, r7, #8
 8001144:	49ad      	ldr	r1, [pc, #692]	; (80013fc <printRadioSettings+0x328>)
 8001146:	4618      	mov	r0, r3
 8001148:	f00e f894 	bl	800f274 <siprintf>
	}
	HAL_UART_Transmit(&nrf24_huart, (uint8_t *)uartTxBuf, strlen(uartTxBuf), 10);
 800114c:	f107 0308 	add.w	r3, r7, #8
 8001150:	4618      	mov	r0, r3
 8001152:	f7ff f8c5 	bl	80002e0 <strlen>
 8001156:	4603      	mov	r3, r0
 8001158:	b29a      	uxth	r2, r3
 800115a:	f107 0108 	add.w	r1, r7, #8
 800115e:	230a      	movs	r3, #10
 8001160:	48a3      	ldr	r0, [pc, #652]	; (80013f0 <printRadioSettings+0x31c>)
 8001162:	f008 fed5 	bl	8009f10 <HAL_UART_Transmit>
	//b) AutoAck on pipes
	reg8Val = NRF24_read_register(0x01);
 8001166:	2001      	movs	r0, #1
 8001168:	f7ff fb8c 	bl	8000884 <NRF24_read_register>
 800116c:	4603      	mov	r3, r0
 800116e:	f887 306f 	strb.w	r3, [r7, #111]	; 0x6f
	sprintf(uartTxBuf, "ENAA:\r\n		P0:	%d\r\n		P1:	%d\r\n		P2:	%d\r\n		P3:	%d\r\n		P4:	%d\r\n		P5:	%d\r\n",
	_BOOL(reg8Val&(1<<0)), _BOOL(reg8Val&(1<<1)), _BOOL(reg8Val&(1<<2)), _BOOL(reg8Val&(1<<3)), _BOOL(reg8Val&(1<<4)), _BOOL(reg8Val&(1<<5)));
 8001172:	f897 306f 	ldrb.w	r3, [r7, #111]	; 0x6f
 8001176:	f003 0301 	and.w	r3, r3, #1
	sprintf(uartTxBuf, "ENAA:\r\n		P0:	%d\r\n		P1:	%d\r\n		P2:	%d\r\n		P3:	%d\r\n		P4:	%d\r\n		P5:	%d\r\n",
 800117a:	2b00      	cmp	r3, #0
 800117c:	bfcc      	ite	gt
 800117e:	2301      	movgt	r3, #1
 8001180:	2300      	movle	r3, #0
 8001182:	b2db      	uxtb	r3, r3
 8001184:	461d      	mov	r5, r3
	_BOOL(reg8Val&(1<<0)), _BOOL(reg8Val&(1<<1)), _BOOL(reg8Val&(1<<2)), _BOOL(reg8Val&(1<<3)), _BOOL(reg8Val&(1<<4)), _BOOL(reg8Val&(1<<5)));
 8001186:	f897 306f 	ldrb.w	r3, [r7, #111]	; 0x6f
 800118a:	f003 0302 	and.w	r3, r3, #2
	sprintf(uartTxBuf, "ENAA:\r\n		P0:	%d\r\n		P1:	%d\r\n		P2:	%d\r\n		P3:	%d\r\n		P4:	%d\r\n		P5:	%d\r\n",
 800118e:	2b00      	cmp	r3, #0
 8001190:	bfcc      	ite	gt
 8001192:	2301      	movgt	r3, #1
 8001194:	2300      	movle	r3, #0
 8001196:	b2db      	uxtb	r3, r3
 8001198:	461e      	mov	r6, r3
	_BOOL(reg8Val&(1<<0)), _BOOL(reg8Val&(1<<1)), _BOOL(reg8Val&(1<<2)), _BOOL(reg8Val&(1<<3)), _BOOL(reg8Val&(1<<4)), _BOOL(reg8Val&(1<<5)));
 800119a:	f897 306f 	ldrb.w	r3, [r7, #111]	; 0x6f
 800119e:	f003 0304 	and.w	r3, r3, #4
	sprintf(uartTxBuf, "ENAA:\r\n		P0:	%d\r\n		P1:	%d\r\n		P2:	%d\r\n		P3:	%d\r\n		P4:	%d\r\n		P5:	%d\r\n",
 80011a2:	2b00      	cmp	r3, #0
 80011a4:	bfcc      	ite	gt
 80011a6:	2301      	movgt	r3, #1
 80011a8:	2300      	movle	r3, #0
 80011aa:	b2db      	uxtb	r3, r3
 80011ac:	461a      	mov	r2, r3
	_BOOL(reg8Val&(1<<0)), _BOOL(reg8Val&(1<<1)), _BOOL(reg8Val&(1<<2)), _BOOL(reg8Val&(1<<3)), _BOOL(reg8Val&(1<<4)), _BOOL(reg8Val&(1<<5)));
 80011ae:	f897 306f 	ldrb.w	r3, [r7, #111]	; 0x6f
 80011b2:	f003 0308 	and.w	r3, r3, #8
	sprintf(uartTxBuf, "ENAA:\r\n		P0:	%d\r\n		P1:	%d\r\n		P2:	%d\r\n		P3:	%d\r\n		P4:	%d\r\n		P5:	%d\r\n",
 80011b6:	2b00      	cmp	r3, #0
 80011b8:	bfcc      	ite	gt
 80011ba:	2301      	movgt	r3, #1
 80011bc:	2300      	movle	r3, #0
 80011be:	b2db      	uxtb	r3, r3
 80011c0:	4619      	mov	r1, r3
	_BOOL(reg8Val&(1<<0)), _BOOL(reg8Val&(1<<1)), _BOOL(reg8Val&(1<<2)), _BOOL(reg8Val&(1<<3)), _BOOL(reg8Val&(1<<4)), _BOOL(reg8Val&(1<<5)));
 80011c2:	f897 306f 	ldrb.w	r3, [r7, #111]	; 0x6f
 80011c6:	f003 0310 	and.w	r3, r3, #16
	sprintf(uartTxBuf, "ENAA:\r\n		P0:	%d\r\n		P1:	%d\r\n		P2:	%d\r\n		P3:	%d\r\n		P4:	%d\r\n		P5:	%d\r\n",
 80011ca:	2b00      	cmp	r3, #0
 80011cc:	bfcc      	ite	gt
 80011ce:	2301      	movgt	r3, #1
 80011d0:	2300      	movle	r3, #0
 80011d2:	b2db      	uxtb	r3, r3
 80011d4:	461c      	mov	r4, r3
	_BOOL(reg8Val&(1<<0)), _BOOL(reg8Val&(1<<1)), _BOOL(reg8Val&(1<<2)), _BOOL(reg8Val&(1<<3)), _BOOL(reg8Val&(1<<4)), _BOOL(reg8Val&(1<<5)));
 80011d6:	f897 306f 	ldrb.w	r3, [r7, #111]	; 0x6f
 80011da:	f003 0320 	and.w	r3, r3, #32
	sprintf(uartTxBuf, "ENAA:\r\n		P0:	%d\r\n		P1:	%d\r\n		P2:	%d\r\n		P3:	%d\r\n		P4:	%d\r\n		P5:	%d\r\n",
 80011de:	2b00      	cmp	r3, #0
 80011e0:	bfcc      	ite	gt
 80011e2:	2301      	movgt	r3, #1
 80011e4:	2300      	movle	r3, #0
 80011e6:	b2db      	uxtb	r3, r3
 80011e8:	f107 0008 	add.w	r0, r7, #8
 80011ec:	9303      	str	r3, [sp, #12]
 80011ee:	9402      	str	r4, [sp, #8]
 80011f0:	9101      	str	r1, [sp, #4]
 80011f2:	9200      	str	r2, [sp, #0]
 80011f4:	4633      	mov	r3, r6
 80011f6:	462a      	mov	r2, r5
 80011f8:	4981      	ldr	r1, [pc, #516]	; (8001400 <printRadioSettings+0x32c>)
 80011fa:	f00e f83b 	bl	800f274 <siprintf>
	HAL_UART_Transmit(&nrf24_huart, (uint8_t *)uartTxBuf, strlen(uartTxBuf), 10);
 80011fe:	f107 0308 	add.w	r3, r7, #8
 8001202:	4618      	mov	r0, r3
 8001204:	f7ff f86c 	bl	80002e0 <strlen>
 8001208:	4603      	mov	r3, r0
 800120a:	b29a      	uxth	r2, r3
 800120c:	f107 0108 	add.w	r1, r7, #8
 8001210:	230a      	movs	r3, #10
 8001212:	4877      	ldr	r0, [pc, #476]	; (80013f0 <printRadioSettings+0x31c>)
 8001214:	f008 fe7c 	bl	8009f10 <HAL_UART_Transmit>
	//c) Enabled Rx addresses
	reg8Val = NRF24_read_register(0x02);
 8001218:	2002      	movs	r0, #2
 800121a:	f7ff fb33 	bl	8000884 <NRF24_read_register>
 800121e:	4603      	mov	r3, r0
 8001220:	f887 306f 	strb.w	r3, [r7, #111]	; 0x6f
	sprintf(uartTxBuf, "EN_RXADDR:\r\n		P0:	%d\r\n		P1:	%d\r\n		P2:	%d\r\n		P3:	%d\r\n		P4:	%d\r\n		P5:	%d\r\n",
	_BOOL(reg8Val&(1<<0)), _BOOL(reg8Val&(1<<1)), _BOOL(reg8Val&(1<<2)), _BOOL(reg8Val&(1<<3)), _BOOL(reg8Val&(1<<4)), _BOOL(reg8Val&(1<<5)));
 8001224:	f897 306f 	ldrb.w	r3, [r7, #111]	; 0x6f
 8001228:	f003 0301 	and.w	r3, r3, #1
	sprintf(uartTxBuf, "EN_RXADDR:\r\n		P0:	%d\r\n		P1:	%d\r\n		P2:	%d\r\n		P3:	%d\r\n		P4:	%d\r\n		P5:	%d\r\n",
 800122c:	2b00      	cmp	r3, #0
 800122e:	bfcc      	ite	gt
 8001230:	2301      	movgt	r3, #1
 8001232:	2300      	movle	r3, #0
 8001234:	b2db      	uxtb	r3, r3
 8001236:	461d      	mov	r5, r3
	_BOOL(reg8Val&(1<<0)), _BOOL(reg8Val&(1<<1)), _BOOL(reg8Val&(1<<2)), _BOOL(reg8Val&(1<<3)), _BOOL(reg8Val&(1<<4)), _BOOL(reg8Val&(1<<5)));
 8001238:	f897 306f 	ldrb.w	r3, [r7, #111]	; 0x6f
 800123c:	f003 0302 	and.w	r3, r3, #2
	sprintf(uartTxBuf, "EN_RXADDR:\r\n		P0:	%d\r\n		P1:	%d\r\n		P2:	%d\r\n		P3:	%d\r\n		P4:	%d\r\n		P5:	%d\r\n",
 8001240:	2b00      	cmp	r3, #0
 8001242:	bfcc      	ite	gt
 8001244:	2301      	movgt	r3, #1
 8001246:	2300      	movle	r3, #0
 8001248:	b2db      	uxtb	r3, r3
 800124a:	461e      	mov	r6, r3
	_BOOL(reg8Val&(1<<0)), _BOOL(reg8Val&(1<<1)), _BOOL(reg8Val&(1<<2)), _BOOL(reg8Val&(1<<3)), _BOOL(reg8Val&(1<<4)), _BOOL(reg8Val&(1<<5)));
 800124c:	f897 306f 	ldrb.w	r3, [r7, #111]	; 0x6f
 8001250:	f003 0304 	and.w	r3, r3, #4
	sprintf(uartTxBuf, "EN_RXADDR:\r\n		P0:	%d\r\n		P1:	%d\r\n		P2:	%d\r\n		P3:	%d\r\n		P4:	%d\r\n		P5:	%d\r\n",
 8001254:	2b00      	cmp	r3, #0
 8001256:	bfcc      	ite	gt
 8001258:	2301      	movgt	r3, #1
 800125a:	2300      	movle	r3, #0
 800125c:	b2db      	uxtb	r3, r3
 800125e:	461a      	mov	r2, r3
	_BOOL(reg8Val&(1<<0)), _BOOL(reg8Val&(1<<1)), _BOOL(reg8Val&(1<<2)), _BOOL(reg8Val&(1<<3)), _BOOL(reg8Val&(1<<4)), _BOOL(reg8Val&(1<<5)));
 8001260:	f897 306f 	ldrb.w	r3, [r7, #111]	; 0x6f
 8001264:	f003 0308 	and.w	r3, r3, #8
	sprintf(uartTxBuf, "EN_RXADDR:\r\n		P0:	%d\r\n		P1:	%d\r\n		P2:	%d\r\n		P3:	%d\r\n		P4:	%d\r\n		P5:	%d\r\n",
 8001268:	2b00      	cmp	r3, #0
 800126a:	bfcc      	ite	gt
 800126c:	2301      	movgt	r3, #1
 800126e:	2300      	movle	r3, #0
 8001270:	b2db      	uxtb	r3, r3
 8001272:	4619      	mov	r1, r3
	_BOOL(reg8Val&(1<<0)), _BOOL(reg8Val&(1<<1)), _BOOL(reg8Val&(1<<2)), _BOOL(reg8Val&(1<<3)), _BOOL(reg8Val&(1<<4)), _BOOL(reg8Val&(1<<5)));
 8001274:	f897 306f 	ldrb.w	r3, [r7, #111]	; 0x6f
 8001278:	f003 0310 	and.w	r3, r3, #16
	sprintf(uartTxBuf, "EN_RXADDR:\r\n		P0:	%d\r\n		P1:	%d\r\n		P2:	%d\r\n		P3:	%d\r\n		P4:	%d\r\n		P5:	%d\r\n",
 800127c:	2b00      	cmp	r3, #0
 800127e:	bfcc      	ite	gt
 8001280:	2301      	movgt	r3, #1
 8001282:	2300      	movle	r3, #0
 8001284:	b2db      	uxtb	r3, r3
 8001286:	461c      	mov	r4, r3
	_BOOL(reg8Val&(1<<0)), _BOOL(reg8Val&(1<<1)), _BOOL(reg8Val&(1<<2)), _BOOL(reg8Val&(1<<3)), _BOOL(reg8Val&(1<<4)), _BOOL(reg8Val&(1<<5)));
 8001288:	f897 306f 	ldrb.w	r3, [r7, #111]	; 0x6f
 800128c:	f003 0320 	and.w	r3, r3, #32
	sprintf(uartTxBuf, "EN_RXADDR:\r\n		P0:	%d\r\n		P1:	%d\r\n		P2:	%d\r\n		P3:	%d\r\n		P4:	%d\r\n		P5:	%d\r\n",
 8001290:	2b00      	cmp	r3, #0
 8001292:	bfcc      	ite	gt
 8001294:	2301      	movgt	r3, #1
 8001296:	2300      	movle	r3, #0
 8001298:	b2db      	uxtb	r3, r3
 800129a:	f107 0008 	add.w	r0, r7, #8
 800129e:	9303      	str	r3, [sp, #12]
 80012a0:	9402      	str	r4, [sp, #8]
 80012a2:	9101      	str	r1, [sp, #4]
 80012a4:	9200      	str	r2, [sp, #0]
 80012a6:	4633      	mov	r3, r6
 80012a8:	462a      	mov	r2, r5
 80012aa:	4956      	ldr	r1, [pc, #344]	; (8001404 <printRadioSettings+0x330>)
 80012ac:	f00d ffe2 	bl	800f274 <siprintf>
	HAL_UART_Transmit(&nrf24_huart, (uint8_t *)uartTxBuf, strlen(uartTxBuf), 10);
 80012b0:	f107 0308 	add.w	r3, r7, #8
 80012b4:	4618      	mov	r0, r3
 80012b6:	f7ff f813 	bl	80002e0 <strlen>
 80012ba:	4603      	mov	r3, r0
 80012bc:	b29a      	uxth	r2, r3
 80012be:	f107 0108 	add.w	r1, r7, #8
 80012c2:	230a      	movs	r3, #10
 80012c4:	484a      	ldr	r0, [pc, #296]	; (80013f0 <printRadioSettings+0x31c>)
 80012c6:	f008 fe23 	bl	8009f10 <HAL_UART_Transmit>
	//d) Address width
	reg8Val = NRF24_read_register(0x03)&0x03;
 80012ca:	2003      	movs	r0, #3
 80012cc:	f7ff fada 	bl	8000884 <NRF24_read_register>
 80012d0:	4603      	mov	r3, r0
 80012d2:	f003 0303 	and.w	r3, r3, #3
 80012d6:	f887 306f 	strb.w	r3, [r7, #111]	; 0x6f
	reg8Val +=2;
 80012da:	f897 306f 	ldrb.w	r3, [r7, #111]	; 0x6f
 80012de:	3302      	adds	r3, #2
 80012e0:	f887 306f 	strb.w	r3, [r7, #111]	; 0x6f
	sprintf(uartTxBuf, "SETUP_AW:\r\n		%d bytes \r\n", reg8Val);
 80012e4:	f897 206f 	ldrb.w	r2, [r7, #111]	; 0x6f
 80012e8:	f107 0308 	add.w	r3, r7, #8
 80012ec:	4946      	ldr	r1, [pc, #280]	; (8001408 <printRadioSettings+0x334>)
 80012ee:	4618      	mov	r0, r3
 80012f0:	f00d ffc0 	bl	800f274 <siprintf>
	HAL_UART_Transmit(&nrf24_huart, (uint8_t *)uartTxBuf, strlen(uartTxBuf), 10);
 80012f4:	f107 0308 	add.w	r3, r7, #8
 80012f8:	4618      	mov	r0, r3
 80012fa:	f7fe fff1 	bl	80002e0 <strlen>
 80012fe:	4603      	mov	r3, r0
 8001300:	b29a      	uxth	r2, r3
 8001302:	f107 0108 	add.w	r1, r7, #8
 8001306:	230a      	movs	r3, #10
 8001308:	4839      	ldr	r0, [pc, #228]	; (80013f0 <printRadioSettings+0x31c>)
 800130a:	f008 fe01 	bl	8009f10 <HAL_UART_Transmit>
	//e) RF channel
	reg8Val = NRF24_read_register(0x05);
 800130e:	2005      	movs	r0, #5
 8001310:	f7ff fab8 	bl	8000884 <NRF24_read_register>
 8001314:	4603      	mov	r3, r0
 8001316:	f887 306f 	strb.w	r3, [r7, #111]	; 0x6f
	sprintf(uartTxBuf, "RF_CH:\r\n		%d CH \r\n", reg8Val&0x7F);
 800131a:	f897 306f 	ldrb.w	r3, [r7, #111]	; 0x6f
 800131e:	f003 027f 	and.w	r2, r3, #127	; 0x7f
 8001322:	f107 0308 	add.w	r3, r7, #8
 8001326:	4939      	ldr	r1, [pc, #228]	; (800140c <printRadioSettings+0x338>)
 8001328:	4618      	mov	r0, r3
 800132a:	f00d ffa3 	bl	800f274 <siprintf>
	HAL_UART_Transmit(&nrf24_huart, (uint8_t *)uartTxBuf, strlen(uartTxBuf), 10);
 800132e:	f107 0308 	add.w	r3, r7, #8
 8001332:	4618      	mov	r0, r3
 8001334:	f7fe ffd4 	bl	80002e0 <strlen>
 8001338:	4603      	mov	r3, r0
 800133a:	b29a      	uxth	r2, r3
 800133c:	f107 0108 	add.w	r1, r7, #8
 8001340:	230a      	movs	r3, #10
 8001342:	482b      	ldr	r0, [pc, #172]	; (80013f0 <printRadioSettings+0x31c>)
 8001344:	f008 fde4 	bl	8009f10 <HAL_UART_Transmit>
	//f) Data rate & RF_PWR
	reg8Val = NRF24_read_register(0x06);
 8001348:	2006      	movs	r0, #6
 800134a:	f7ff fa9b 	bl	8000884 <NRF24_read_register>
 800134e:	4603      	mov	r3, r0
 8001350:	f887 306f 	strb.w	r3, [r7, #111]	; 0x6f
	if(reg8Val & (1 << 3)) sprintf(uartTxBuf, "Data Rate:\r\n		2Mbps \r\n");
 8001354:	f897 306f 	ldrb.w	r3, [r7, #111]	; 0x6f
 8001358:	f003 0308 	and.w	r3, r3, #8
 800135c:	2b00      	cmp	r3, #0
 800135e:	d006      	beq.n	800136e <printRadioSettings+0x29a>
 8001360:	f107 0308 	add.w	r3, r7, #8
 8001364:	492a      	ldr	r1, [pc, #168]	; (8001410 <printRadioSettings+0x33c>)
 8001366:	4618      	mov	r0, r3
 8001368:	f00d ff84 	bl	800f274 <siprintf>
 800136c:	e005      	b.n	800137a <printRadioSettings+0x2a6>
	else sprintf(uartTxBuf, "Data Rate:\r\n		1Mbps \r\n");
 800136e:	f107 0308 	add.w	r3, r7, #8
 8001372:	4928      	ldr	r1, [pc, #160]	; (8001414 <printRadioSettings+0x340>)
 8001374:	4618      	mov	r0, r3
 8001376:	f00d ff7d 	bl	800f274 <siprintf>
	HAL_UART_Transmit(&nrf24_huart, (uint8_t *)uartTxBuf, strlen(uartTxBuf), 10);
 800137a:	f107 0308 	add.w	r3, r7, #8
 800137e:	4618      	mov	r0, r3
 8001380:	f7fe ffae 	bl	80002e0 <strlen>
 8001384:	4603      	mov	r3, r0
 8001386:	b29a      	uxth	r2, r3
 8001388:	f107 0108 	add.w	r1, r7, #8
 800138c:	230a      	movs	r3, #10
 800138e:	4818      	ldr	r0, [pc, #96]	; (80013f0 <printRadioSettings+0x31c>)
 8001390:	f008 fdbe 	bl	8009f10 <HAL_UART_Transmit>
	reg8Val &= (3 << 1);
 8001394:	f897 306f 	ldrb.w	r3, [r7, #111]	; 0x6f
 8001398:	f003 0306 	and.w	r3, r3, #6
 800139c:	f887 306f 	strb.w	r3, [r7, #111]	; 0x6f
	reg8Val = (reg8Val>>1);
 80013a0:	f897 306f 	ldrb.w	r3, [r7, #111]	; 0x6f
 80013a4:	085b      	lsrs	r3, r3, #1
 80013a6:	f887 306f 	strb.w	r3, [r7, #111]	; 0x6f
	if(reg8Val == 0) sprintf(uartTxBuf, "RF_PWR:\r\n		-18dB \r\n");
 80013aa:	f897 306f 	ldrb.w	r3, [r7, #111]	; 0x6f
 80013ae:	2b00      	cmp	r3, #0
 80013b0:	d106      	bne.n	80013c0 <printRadioSettings+0x2ec>
 80013b2:	f107 0308 	add.w	r3, r7, #8
 80013b6:	4918      	ldr	r1, [pc, #96]	; (8001418 <printRadioSettings+0x344>)
 80013b8:	4618      	mov	r0, r3
 80013ba:	f00d ff5b 	bl	800f274 <siprintf>
 80013be:	e03b      	b.n	8001438 <printRadioSettings+0x364>
	else if(reg8Val == 1) sprintf(uartTxBuf, "RF_PWR:\r\n		-12dB \r\n");
 80013c0:	f897 306f 	ldrb.w	r3, [r7, #111]	; 0x6f
 80013c4:	2b01      	cmp	r3, #1
 80013c6:	d106      	bne.n	80013d6 <printRadioSettings+0x302>
 80013c8:	f107 0308 	add.w	r3, r7, #8
 80013cc:	4913      	ldr	r1, [pc, #76]	; (800141c <printRadioSettings+0x348>)
 80013ce:	4618      	mov	r0, r3
 80013d0:	f00d ff50 	bl	800f274 <siprintf>
 80013d4:	e030      	b.n	8001438 <printRadioSettings+0x364>
	else if(reg8Val == 2) sprintf(uartTxBuf, "RF_PWR:\r\n		-6dB \r\n");
 80013d6:	f897 306f 	ldrb.w	r3, [r7, #111]	; 0x6f
 80013da:	2b02      	cmp	r3, #2
 80013dc:	d122      	bne.n	8001424 <printRadioSettings+0x350>
 80013de:	f107 0308 	add.w	r3, r7, #8
 80013e2:	490f      	ldr	r1, [pc, #60]	; (8001420 <printRadioSettings+0x34c>)
 80013e4:	4618      	mov	r0, r3
 80013e6:	f00d ff45 	bl	800f274 <siprintf>
 80013ea:	e025      	b.n	8001438 <printRadioSettings+0x364>
 80013ec:	08012330 	.word	0x08012330
 80013f0:	240002a4 	.word	0x240002a4
 80013f4:	08012364 	.word	0x08012364
 80013f8:	08012380 	.word	0x08012380
 80013fc:	0801239c 	.word	0x0801239c
 8001400:	080123b0 	.word	0x080123b0
 8001404:	080123f4 	.word	0x080123f4
 8001408:	08012440 	.word	0x08012440
 800140c:	0801245c 	.word	0x0801245c
 8001410:	08012470 	.word	0x08012470
 8001414:	08012488 	.word	0x08012488
 8001418:	080124a0 	.word	0x080124a0
 800141c:	080124b4 	.word	0x080124b4
 8001420:	080124c8 	.word	0x080124c8
	else if(reg8Val == 3) sprintf(uartTxBuf, "RF_PWR:\r\n		0dB \r\n");
 8001424:	f897 306f 	ldrb.w	r3, [r7, #111]	; 0x6f
 8001428:	2b03      	cmp	r3, #3
 800142a:	d105      	bne.n	8001438 <printRadioSettings+0x364>
 800142c:	f107 0308 	add.w	r3, r7, #8
 8001430:	49d7      	ldr	r1, [pc, #860]	; (8001790 <printRadioSettings+0x6bc>)
 8001432:	4618      	mov	r0, r3
 8001434:	f00d ff1e 	bl	800f274 <siprintf>
	HAL_UART_Transmit(&nrf24_huart, (uint8_t *)uartTxBuf, strlen(uartTxBuf), 10);
 8001438:	f107 0308 	add.w	r3, r7, #8
 800143c:	4618      	mov	r0, r3
 800143e:	f7fe ff4f 	bl	80002e0 <strlen>
 8001442:	4603      	mov	r3, r0
 8001444:	b29a      	uxth	r2, r3
 8001446:	f107 0108 	add.w	r1, r7, #8
 800144a:	230a      	movs	r3, #10
 800144c:	48d1      	ldr	r0, [pc, #836]	; (8001794 <printRadioSettings+0x6c0>)
 800144e:	f008 fd5f 	bl	8009f10 <HAL_UART_Transmit>
	//g) RX pipes addresses
	uint8_t pipeAddrs[6];
	NRF24_read_registerN(0x0A, pipeAddrs, 5);
 8001452:	463b      	mov	r3, r7
 8001454:	2205      	movs	r2, #5
 8001456:	4619      	mov	r1, r3
 8001458:	200a      	movs	r0, #10
 800145a:	f7ff fa3b 	bl	80008d4 <NRF24_read_registerN>
	sprintf(uartTxBuf, "RX_Pipe0 Addrs:\r\n		%02X,%02X,%02X,%02X,%02X  \r\n", pipeAddrs[4], pipeAddrs[3], pipeAddrs[2],pipeAddrs[1],pipeAddrs[0]);
 800145e:	793b      	ldrb	r3, [r7, #4]
 8001460:	461c      	mov	r4, r3
 8001462:	78fb      	ldrb	r3, [r7, #3]
 8001464:	461d      	mov	r5, r3
 8001466:	78bb      	ldrb	r3, [r7, #2]
 8001468:	787a      	ldrb	r2, [r7, #1]
 800146a:	7839      	ldrb	r1, [r7, #0]
 800146c:	f107 0008 	add.w	r0, r7, #8
 8001470:	9102      	str	r1, [sp, #8]
 8001472:	9201      	str	r2, [sp, #4]
 8001474:	9300      	str	r3, [sp, #0]
 8001476:	462b      	mov	r3, r5
 8001478:	4622      	mov	r2, r4
 800147a:	49c7      	ldr	r1, [pc, #796]	; (8001798 <printRadioSettings+0x6c4>)
 800147c:	f00d fefa 	bl	800f274 <siprintf>
	HAL_UART_Transmit(&nrf24_huart, (uint8_t *)uartTxBuf, strlen(uartTxBuf), 10);
 8001480:	f107 0308 	add.w	r3, r7, #8
 8001484:	4618      	mov	r0, r3
 8001486:	f7fe ff2b 	bl	80002e0 <strlen>
 800148a:	4603      	mov	r3, r0
 800148c:	b29a      	uxth	r2, r3
 800148e:	f107 0108 	add.w	r1, r7, #8
 8001492:	230a      	movs	r3, #10
 8001494:	48bf      	ldr	r0, [pc, #764]	; (8001794 <printRadioSettings+0x6c0>)
 8001496:	f008 fd3b 	bl	8009f10 <HAL_UART_Transmit>

	NRF24_read_registerN(0x0A+1, pipeAddrs, 5);
 800149a:	463b      	mov	r3, r7
 800149c:	2205      	movs	r2, #5
 800149e:	4619      	mov	r1, r3
 80014a0:	200b      	movs	r0, #11
 80014a2:	f7ff fa17 	bl	80008d4 <NRF24_read_registerN>
	sprintf(uartTxBuf, "RX_Pipe1 Addrs:\r\n		%02X,%02X,%02X,%02X,%02X  \r\n", pipeAddrs[4], pipeAddrs[3], pipeAddrs[2],pipeAddrs[1],pipeAddrs[0]);
 80014a6:	793b      	ldrb	r3, [r7, #4]
 80014a8:	461c      	mov	r4, r3
 80014aa:	78fb      	ldrb	r3, [r7, #3]
 80014ac:	461d      	mov	r5, r3
 80014ae:	78bb      	ldrb	r3, [r7, #2]
 80014b0:	787a      	ldrb	r2, [r7, #1]
 80014b2:	7839      	ldrb	r1, [r7, #0]
 80014b4:	f107 0008 	add.w	r0, r7, #8
 80014b8:	9102      	str	r1, [sp, #8]
 80014ba:	9201      	str	r2, [sp, #4]
 80014bc:	9300      	str	r3, [sp, #0]
 80014be:	462b      	mov	r3, r5
 80014c0:	4622      	mov	r2, r4
 80014c2:	49b6      	ldr	r1, [pc, #728]	; (800179c <printRadioSettings+0x6c8>)
 80014c4:	f00d fed6 	bl	800f274 <siprintf>
	HAL_UART_Transmit(&nrf24_huart, (uint8_t *)uartTxBuf, strlen(uartTxBuf), 10);
 80014c8:	f107 0308 	add.w	r3, r7, #8
 80014cc:	4618      	mov	r0, r3
 80014ce:	f7fe ff07 	bl	80002e0 <strlen>
 80014d2:	4603      	mov	r3, r0
 80014d4:	b29a      	uxth	r2, r3
 80014d6:	f107 0108 	add.w	r1, r7, #8
 80014da:	230a      	movs	r3, #10
 80014dc:	48ad      	ldr	r0, [pc, #692]	; (8001794 <printRadioSettings+0x6c0>)
 80014de:	f008 fd17 	bl	8009f10 <HAL_UART_Transmit>

	NRF24_read_registerN(0x0A+2, pipeAddrs, 1);
 80014e2:	463b      	mov	r3, r7
 80014e4:	2201      	movs	r2, #1
 80014e6:	4619      	mov	r1, r3
 80014e8:	200c      	movs	r0, #12
 80014ea:	f7ff f9f3 	bl	80008d4 <NRF24_read_registerN>
	sprintf(uartTxBuf, "RX_Pipe2 Addrs:\r\n		xx,xx,xx,xx,%02X  \r\n", pipeAddrs[0]);
 80014ee:	783b      	ldrb	r3, [r7, #0]
 80014f0:	461a      	mov	r2, r3
 80014f2:	f107 0308 	add.w	r3, r7, #8
 80014f6:	49aa      	ldr	r1, [pc, #680]	; (80017a0 <printRadioSettings+0x6cc>)
 80014f8:	4618      	mov	r0, r3
 80014fa:	f00d febb 	bl	800f274 <siprintf>
	HAL_UART_Transmit(&nrf24_huart, (uint8_t *)uartTxBuf, strlen(uartTxBuf), 10);
 80014fe:	f107 0308 	add.w	r3, r7, #8
 8001502:	4618      	mov	r0, r3
 8001504:	f7fe feec 	bl	80002e0 <strlen>
 8001508:	4603      	mov	r3, r0
 800150a:	b29a      	uxth	r2, r3
 800150c:	f107 0108 	add.w	r1, r7, #8
 8001510:	230a      	movs	r3, #10
 8001512:	48a0      	ldr	r0, [pc, #640]	; (8001794 <printRadioSettings+0x6c0>)
 8001514:	f008 fcfc 	bl	8009f10 <HAL_UART_Transmit>

	NRF24_read_registerN(0x0A+3, pipeAddrs, 1);
 8001518:	463b      	mov	r3, r7
 800151a:	2201      	movs	r2, #1
 800151c:	4619      	mov	r1, r3
 800151e:	200d      	movs	r0, #13
 8001520:	f7ff f9d8 	bl	80008d4 <NRF24_read_registerN>
	sprintf(uartTxBuf, "RX_Pipe3 Addrs:\r\n		xx,xx,xx,xx,%02X  \r\n", pipeAddrs[0]);
 8001524:	783b      	ldrb	r3, [r7, #0]
 8001526:	461a      	mov	r2, r3
 8001528:	f107 0308 	add.w	r3, r7, #8
 800152c:	499d      	ldr	r1, [pc, #628]	; (80017a4 <printRadioSettings+0x6d0>)
 800152e:	4618      	mov	r0, r3
 8001530:	f00d fea0 	bl	800f274 <siprintf>
	HAL_UART_Transmit(&nrf24_huart, (uint8_t *)uartTxBuf, strlen(uartTxBuf), 10);
 8001534:	f107 0308 	add.w	r3, r7, #8
 8001538:	4618      	mov	r0, r3
 800153a:	f7fe fed1 	bl	80002e0 <strlen>
 800153e:	4603      	mov	r3, r0
 8001540:	b29a      	uxth	r2, r3
 8001542:	f107 0108 	add.w	r1, r7, #8
 8001546:	230a      	movs	r3, #10
 8001548:	4892      	ldr	r0, [pc, #584]	; (8001794 <printRadioSettings+0x6c0>)
 800154a:	f008 fce1 	bl	8009f10 <HAL_UART_Transmit>

	NRF24_read_registerN(0x0A+4, pipeAddrs, 1);
 800154e:	463b      	mov	r3, r7
 8001550:	2201      	movs	r2, #1
 8001552:	4619      	mov	r1, r3
 8001554:	200e      	movs	r0, #14
 8001556:	f7ff f9bd 	bl	80008d4 <NRF24_read_registerN>
	sprintf(uartTxBuf, "RX_Pipe4 Addrs:\r\n		xx,xx,xx,xx,%02X  \r\n", pipeAddrs[0]);
 800155a:	783b      	ldrb	r3, [r7, #0]
 800155c:	461a      	mov	r2, r3
 800155e:	f107 0308 	add.w	r3, r7, #8
 8001562:	4991      	ldr	r1, [pc, #580]	; (80017a8 <printRadioSettings+0x6d4>)
 8001564:	4618      	mov	r0, r3
 8001566:	f00d fe85 	bl	800f274 <siprintf>
	HAL_UART_Transmit(&nrf24_huart, (uint8_t *)uartTxBuf, strlen(uartTxBuf), 10);
 800156a:	f107 0308 	add.w	r3, r7, #8
 800156e:	4618      	mov	r0, r3
 8001570:	f7fe feb6 	bl	80002e0 <strlen>
 8001574:	4603      	mov	r3, r0
 8001576:	b29a      	uxth	r2, r3
 8001578:	f107 0108 	add.w	r1, r7, #8
 800157c:	230a      	movs	r3, #10
 800157e:	4885      	ldr	r0, [pc, #532]	; (8001794 <printRadioSettings+0x6c0>)
 8001580:	f008 fcc6 	bl	8009f10 <HAL_UART_Transmit>

	NRF24_read_registerN(0x0A+5, pipeAddrs, 1);
 8001584:	463b      	mov	r3, r7
 8001586:	2201      	movs	r2, #1
 8001588:	4619      	mov	r1, r3
 800158a:	200f      	movs	r0, #15
 800158c:	f7ff f9a2 	bl	80008d4 <NRF24_read_registerN>
	sprintf(uartTxBuf, "RX_Pipe5 Addrs:\r\n		xx,xx,xx,xx,%02X  \r\n", pipeAddrs[0]);
 8001590:	783b      	ldrb	r3, [r7, #0]
 8001592:	461a      	mov	r2, r3
 8001594:	f107 0308 	add.w	r3, r7, #8
 8001598:	4984      	ldr	r1, [pc, #528]	; (80017ac <printRadioSettings+0x6d8>)
 800159a:	4618      	mov	r0, r3
 800159c:	f00d fe6a 	bl	800f274 <siprintf>
	HAL_UART_Transmit(&nrf24_huart, (uint8_t *)uartTxBuf, strlen(uartTxBuf), 10);
 80015a0:	f107 0308 	add.w	r3, r7, #8
 80015a4:	4618      	mov	r0, r3
 80015a6:	f7fe fe9b 	bl	80002e0 <strlen>
 80015aa:	4603      	mov	r3, r0
 80015ac:	b29a      	uxth	r2, r3
 80015ae:	f107 0108 	add.w	r1, r7, #8
 80015b2:	230a      	movs	r3, #10
 80015b4:	4877      	ldr	r0, [pc, #476]	; (8001794 <printRadioSettings+0x6c0>)
 80015b6:	f008 fcab 	bl	8009f10 <HAL_UART_Transmit>

	NRF24_read_registerN(0x0A+6, pipeAddrs, 5);
 80015ba:	463b      	mov	r3, r7
 80015bc:	2205      	movs	r2, #5
 80015be:	4619      	mov	r1, r3
 80015c0:	2010      	movs	r0, #16
 80015c2:	f7ff f987 	bl	80008d4 <NRF24_read_registerN>
	sprintf(uartTxBuf, "TX Addrs:\r\n		%02X,%02X,%02X,%02X,%02X  \r\n", pipeAddrs[4], pipeAddrs[3], pipeAddrs[2],pipeAddrs[1],pipeAddrs[0]);
 80015c6:	793b      	ldrb	r3, [r7, #4]
 80015c8:	461c      	mov	r4, r3
 80015ca:	78fb      	ldrb	r3, [r7, #3]
 80015cc:	461d      	mov	r5, r3
 80015ce:	78bb      	ldrb	r3, [r7, #2]
 80015d0:	787a      	ldrb	r2, [r7, #1]
 80015d2:	7839      	ldrb	r1, [r7, #0]
 80015d4:	f107 0008 	add.w	r0, r7, #8
 80015d8:	9102      	str	r1, [sp, #8]
 80015da:	9201      	str	r2, [sp, #4]
 80015dc:	9300      	str	r3, [sp, #0]
 80015de:	462b      	mov	r3, r5
 80015e0:	4622      	mov	r2, r4
 80015e2:	4973      	ldr	r1, [pc, #460]	; (80017b0 <printRadioSettings+0x6dc>)
 80015e4:	f00d fe46 	bl	800f274 <siprintf>
	HAL_UART_Transmit(&nrf24_huart, (uint8_t *)uartTxBuf, strlen(uartTxBuf), 10);
 80015e8:	f107 0308 	add.w	r3, r7, #8
 80015ec:	4618      	mov	r0, r3
 80015ee:	f7fe fe77 	bl	80002e0 <strlen>
 80015f2:	4603      	mov	r3, r0
 80015f4:	b29a      	uxth	r2, r3
 80015f6:	f107 0108 	add.w	r1, r7, #8
 80015fa:	230a      	movs	r3, #10
 80015fc:	4865      	ldr	r0, [pc, #404]	; (8001794 <printRadioSettings+0x6c0>)
 80015fe:	f008 fc87 	bl	8009f10 <HAL_UART_Transmit>

	//h) RX PW (Payload Width 0 - 32)
	reg8Val = NRF24_read_register(0x11);
 8001602:	2011      	movs	r0, #17
 8001604:	f7ff f93e 	bl	8000884 <NRF24_read_register>
 8001608:	4603      	mov	r3, r0
 800160a:	f887 306f 	strb.w	r3, [r7, #111]	; 0x6f
	sprintf(uartTxBuf, "RX_PW_P0:\r\n		%d bytes \r\n", reg8Val&0x3F);
 800160e:	f897 306f 	ldrb.w	r3, [r7, #111]	; 0x6f
 8001612:	f003 023f 	and.w	r2, r3, #63	; 0x3f
 8001616:	f107 0308 	add.w	r3, r7, #8
 800161a:	4966      	ldr	r1, [pc, #408]	; (80017b4 <printRadioSettings+0x6e0>)
 800161c:	4618      	mov	r0, r3
 800161e:	f00d fe29 	bl	800f274 <siprintf>
	HAL_UART_Transmit(&nrf24_huart, (uint8_t *)uartTxBuf, strlen(uartTxBuf), 10);
 8001622:	f107 0308 	add.w	r3, r7, #8
 8001626:	4618      	mov	r0, r3
 8001628:	f7fe fe5a 	bl	80002e0 <strlen>
 800162c:	4603      	mov	r3, r0
 800162e:	b29a      	uxth	r2, r3
 8001630:	f107 0108 	add.w	r1, r7, #8
 8001634:	230a      	movs	r3, #10
 8001636:	4857      	ldr	r0, [pc, #348]	; (8001794 <printRadioSettings+0x6c0>)
 8001638:	f008 fc6a 	bl	8009f10 <HAL_UART_Transmit>

	reg8Val = NRF24_read_register(0x11+1);
 800163c:	2012      	movs	r0, #18
 800163e:	f7ff f921 	bl	8000884 <NRF24_read_register>
 8001642:	4603      	mov	r3, r0
 8001644:	f887 306f 	strb.w	r3, [r7, #111]	; 0x6f
	sprintf(uartTxBuf, "RX_PW_P1:\r\n		%d bytes \r\n", reg8Val&0x3F);
 8001648:	f897 306f 	ldrb.w	r3, [r7, #111]	; 0x6f
 800164c:	f003 023f 	and.w	r2, r3, #63	; 0x3f
 8001650:	f107 0308 	add.w	r3, r7, #8
 8001654:	4958      	ldr	r1, [pc, #352]	; (80017b8 <printRadioSettings+0x6e4>)
 8001656:	4618      	mov	r0, r3
 8001658:	f00d fe0c 	bl	800f274 <siprintf>
	HAL_UART_Transmit(&nrf24_huart, (uint8_t *)uartTxBuf, strlen(uartTxBuf), 10);
 800165c:	f107 0308 	add.w	r3, r7, #8
 8001660:	4618      	mov	r0, r3
 8001662:	f7fe fe3d 	bl	80002e0 <strlen>
 8001666:	4603      	mov	r3, r0
 8001668:	b29a      	uxth	r2, r3
 800166a:	f107 0108 	add.w	r1, r7, #8
 800166e:	230a      	movs	r3, #10
 8001670:	4848      	ldr	r0, [pc, #288]	; (8001794 <printRadioSettings+0x6c0>)
 8001672:	f008 fc4d 	bl	8009f10 <HAL_UART_Transmit>

	reg8Val = NRF24_read_register(0x11+2);
 8001676:	2013      	movs	r0, #19
 8001678:	f7ff f904 	bl	8000884 <NRF24_read_register>
 800167c:	4603      	mov	r3, r0
 800167e:	f887 306f 	strb.w	r3, [r7, #111]	; 0x6f
	sprintf(uartTxBuf, "RX_PW_P2:\r\n		%d bytes \r\n", reg8Val&0x3F);
 8001682:	f897 306f 	ldrb.w	r3, [r7, #111]	; 0x6f
 8001686:	f003 023f 	and.w	r2, r3, #63	; 0x3f
 800168a:	f107 0308 	add.w	r3, r7, #8
 800168e:	494b      	ldr	r1, [pc, #300]	; (80017bc <printRadioSettings+0x6e8>)
 8001690:	4618      	mov	r0, r3
 8001692:	f00d fdef 	bl	800f274 <siprintf>
	HAL_UART_Transmit(&nrf24_huart, (uint8_t *)uartTxBuf, strlen(uartTxBuf), 10);
 8001696:	f107 0308 	add.w	r3, r7, #8
 800169a:	4618      	mov	r0, r3
 800169c:	f7fe fe20 	bl	80002e0 <strlen>
 80016a0:	4603      	mov	r3, r0
 80016a2:	b29a      	uxth	r2, r3
 80016a4:	f107 0108 	add.w	r1, r7, #8
 80016a8:	230a      	movs	r3, #10
 80016aa:	483a      	ldr	r0, [pc, #232]	; (8001794 <printRadioSettings+0x6c0>)
 80016ac:	f008 fc30 	bl	8009f10 <HAL_UART_Transmit>

	reg8Val = NRF24_read_register(0x11+3);
 80016b0:	2014      	movs	r0, #20
 80016b2:	f7ff f8e7 	bl	8000884 <NRF24_read_register>
 80016b6:	4603      	mov	r3, r0
 80016b8:	f887 306f 	strb.w	r3, [r7, #111]	; 0x6f
	sprintf(uartTxBuf, "RX_PW_P3:\r\n		%d bytes \r\n", reg8Val&0x3F);
 80016bc:	f897 306f 	ldrb.w	r3, [r7, #111]	; 0x6f
 80016c0:	f003 023f 	and.w	r2, r3, #63	; 0x3f
 80016c4:	f107 0308 	add.w	r3, r7, #8
 80016c8:	493d      	ldr	r1, [pc, #244]	; (80017c0 <printRadioSettings+0x6ec>)
 80016ca:	4618      	mov	r0, r3
 80016cc:	f00d fdd2 	bl	800f274 <siprintf>
	HAL_UART_Transmit(&nrf24_huart, (uint8_t *)uartTxBuf, strlen(uartTxBuf), 10);
 80016d0:	f107 0308 	add.w	r3, r7, #8
 80016d4:	4618      	mov	r0, r3
 80016d6:	f7fe fe03 	bl	80002e0 <strlen>
 80016da:	4603      	mov	r3, r0
 80016dc:	b29a      	uxth	r2, r3
 80016de:	f107 0108 	add.w	r1, r7, #8
 80016e2:	230a      	movs	r3, #10
 80016e4:	482b      	ldr	r0, [pc, #172]	; (8001794 <printRadioSettings+0x6c0>)
 80016e6:	f008 fc13 	bl	8009f10 <HAL_UART_Transmit>

	reg8Val = NRF24_read_register(0x11+4);
 80016ea:	2015      	movs	r0, #21
 80016ec:	f7ff f8ca 	bl	8000884 <NRF24_read_register>
 80016f0:	4603      	mov	r3, r0
 80016f2:	f887 306f 	strb.w	r3, [r7, #111]	; 0x6f
	sprintf(uartTxBuf, "RX_PW_P4:\r\n		%d bytes \r\n", reg8Val&0x3F);
 80016f6:	f897 306f 	ldrb.w	r3, [r7, #111]	; 0x6f
 80016fa:	f003 023f 	and.w	r2, r3, #63	; 0x3f
 80016fe:	f107 0308 	add.w	r3, r7, #8
 8001702:	4930      	ldr	r1, [pc, #192]	; (80017c4 <printRadioSettings+0x6f0>)
 8001704:	4618      	mov	r0, r3
 8001706:	f00d fdb5 	bl	800f274 <siprintf>
	HAL_UART_Transmit(&nrf24_huart, (uint8_t *)uartTxBuf, strlen(uartTxBuf), 10);
 800170a:	f107 0308 	add.w	r3, r7, #8
 800170e:	4618      	mov	r0, r3
 8001710:	f7fe fde6 	bl	80002e0 <strlen>
 8001714:	4603      	mov	r3, r0
 8001716:	b29a      	uxth	r2, r3
 8001718:	f107 0108 	add.w	r1, r7, #8
 800171c:	230a      	movs	r3, #10
 800171e:	481d      	ldr	r0, [pc, #116]	; (8001794 <printRadioSettings+0x6c0>)
 8001720:	f008 fbf6 	bl	8009f10 <HAL_UART_Transmit>

	reg8Val = NRF24_read_register(0x11+5);
 8001724:	2016      	movs	r0, #22
 8001726:	f7ff f8ad 	bl	8000884 <NRF24_read_register>
 800172a:	4603      	mov	r3, r0
 800172c:	f887 306f 	strb.w	r3, [r7, #111]	; 0x6f
	sprintf(uartTxBuf, "RX_PW_P5:\r\n		%d bytes \r\n", reg8Val&0x3F);
 8001730:	f897 306f 	ldrb.w	r3, [r7, #111]	; 0x6f
 8001734:	f003 023f 	and.w	r2, r3, #63	; 0x3f
 8001738:	f107 0308 	add.w	r3, r7, #8
 800173c:	4922      	ldr	r1, [pc, #136]	; (80017c8 <printRadioSettings+0x6f4>)
 800173e:	4618      	mov	r0, r3
 8001740:	f00d fd98 	bl	800f274 <siprintf>
	HAL_UART_Transmit(&nrf24_huart, (uint8_t *)uartTxBuf, strlen(uartTxBuf), 10);
 8001744:	f107 0308 	add.w	r3, r7, #8
 8001748:	4618      	mov	r0, r3
 800174a:	f7fe fdc9 	bl	80002e0 <strlen>
 800174e:	4603      	mov	r3, r0
 8001750:	b29a      	uxth	r2, r3
 8001752:	f107 0108 	add.w	r1, r7, #8
 8001756:	230a      	movs	r3, #10
 8001758:	480e      	ldr	r0, [pc, #56]	; (8001794 <printRadioSettings+0x6c0>)
 800175a:	f008 fbd9 	bl	8009f10 <HAL_UART_Transmit>

	//i) Dynamic payload enable for each pipe
	reg8Val = NRF24_read_register(0x1c);
 800175e:	201c      	movs	r0, #28
 8001760:	f7ff f890 	bl	8000884 <NRF24_read_register>
 8001764:	4603      	mov	r3, r0
 8001766:	f887 306f 	strb.w	r3, [r7, #111]	; 0x6f
	sprintf(uartTxBuf, "DYNPD_pipe:\r\n		P0:	%d\r\n		P1:	%d\r\n		P2:	%d\r\n		P3:	%d\r\n		P4:	%d\r\n		P5:	%d\r\n",
	_BOOL(reg8Val&(1<<0)), _BOOL(reg8Val&(1<<1)), _BOOL(reg8Val&(1<<2)), _BOOL(reg8Val&(1<<3)), _BOOL(reg8Val&(1<<4)), _BOOL(reg8Val&(1<<5)));
 800176a:	f897 306f 	ldrb.w	r3, [r7, #111]	; 0x6f
 800176e:	f003 0301 	and.w	r3, r3, #1
	sprintf(uartTxBuf, "DYNPD_pipe:\r\n		P0:	%d\r\n		P1:	%d\r\n		P2:	%d\r\n		P3:	%d\r\n		P4:	%d\r\n		P5:	%d\r\n",
 8001772:	2b00      	cmp	r3, #0
 8001774:	bfcc      	ite	gt
 8001776:	2301      	movgt	r3, #1
 8001778:	2300      	movle	r3, #0
 800177a:	b2db      	uxtb	r3, r3
 800177c:	461d      	mov	r5, r3
	_BOOL(reg8Val&(1<<0)), _BOOL(reg8Val&(1<<1)), _BOOL(reg8Val&(1<<2)), _BOOL(reg8Val&(1<<3)), _BOOL(reg8Val&(1<<4)), _BOOL(reg8Val&(1<<5)));
 800177e:	f897 306f 	ldrb.w	r3, [r7, #111]	; 0x6f
 8001782:	f003 0302 	and.w	r3, r3, #2
	sprintf(uartTxBuf, "DYNPD_pipe:\r\n		P0:	%d\r\n		P1:	%d\r\n		P2:	%d\r\n		P3:	%d\r\n		P4:	%d\r\n		P5:	%d\r\n",
 8001786:	2b00      	cmp	r3, #0
 8001788:	bfcc      	ite	gt
 800178a:	2301      	movgt	r3, #1
 800178c:	2300      	movle	r3, #0
 800178e:	e01d      	b.n	80017cc <printRadioSettings+0x6f8>
 8001790:	080124dc 	.word	0x080124dc
 8001794:	240002a4 	.word	0x240002a4
 8001798:	080124f0 	.word	0x080124f0
 800179c:	08012520 	.word	0x08012520
 80017a0:	08012550 	.word	0x08012550
 80017a4:	08012578 	.word	0x08012578
 80017a8:	080125a0 	.word	0x080125a0
 80017ac:	080125c8 	.word	0x080125c8
 80017b0:	080125f0 	.word	0x080125f0
 80017b4:	0801261c 	.word	0x0801261c
 80017b8:	08012638 	.word	0x08012638
 80017bc:	08012654 	.word	0x08012654
 80017c0:	08012670 	.word	0x08012670
 80017c4:	0801268c 	.word	0x0801268c
 80017c8:	080126a8 	.word	0x080126a8
 80017cc:	b2db      	uxtb	r3, r3
 80017ce:	461e      	mov	r6, r3
	_BOOL(reg8Val&(1<<0)), _BOOL(reg8Val&(1<<1)), _BOOL(reg8Val&(1<<2)), _BOOL(reg8Val&(1<<3)), _BOOL(reg8Val&(1<<4)), _BOOL(reg8Val&(1<<5)));
 80017d0:	f897 306f 	ldrb.w	r3, [r7, #111]	; 0x6f
 80017d4:	f003 0304 	and.w	r3, r3, #4
	sprintf(uartTxBuf, "DYNPD_pipe:\r\n		P0:	%d\r\n		P1:	%d\r\n		P2:	%d\r\n		P3:	%d\r\n		P4:	%d\r\n		P5:	%d\r\n",
 80017d8:	2b00      	cmp	r3, #0
 80017da:	bfcc      	ite	gt
 80017dc:	2301      	movgt	r3, #1
 80017de:	2300      	movle	r3, #0
 80017e0:	b2db      	uxtb	r3, r3
 80017e2:	461a      	mov	r2, r3
	_BOOL(reg8Val&(1<<0)), _BOOL(reg8Val&(1<<1)), _BOOL(reg8Val&(1<<2)), _BOOL(reg8Val&(1<<3)), _BOOL(reg8Val&(1<<4)), _BOOL(reg8Val&(1<<5)));
 80017e4:	f897 306f 	ldrb.w	r3, [r7, #111]	; 0x6f
 80017e8:	f003 0308 	and.w	r3, r3, #8
	sprintf(uartTxBuf, "DYNPD_pipe:\r\n		P0:	%d\r\n		P1:	%d\r\n		P2:	%d\r\n		P3:	%d\r\n		P4:	%d\r\n		P5:	%d\r\n",
 80017ec:	2b00      	cmp	r3, #0
 80017ee:	bfcc      	ite	gt
 80017f0:	2301      	movgt	r3, #1
 80017f2:	2300      	movle	r3, #0
 80017f4:	b2db      	uxtb	r3, r3
 80017f6:	4619      	mov	r1, r3
	_BOOL(reg8Val&(1<<0)), _BOOL(reg8Val&(1<<1)), _BOOL(reg8Val&(1<<2)), _BOOL(reg8Val&(1<<3)), _BOOL(reg8Val&(1<<4)), _BOOL(reg8Val&(1<<5)));
 80017f8:	f897 306f 	ldrb.w	r3, [r7, #111]	; 0x6f
 80017fc:	f003 0310 	and.w	r3, r3, #16
	sprintf(uartTxBuf, "DYNPD_pipe:\r\n		P0:	%d\r\n		P1:	%d\r\n		P2:	%d\r\n		P3:	%d\r\n		P4:	%d\r\n		P5:	%d\r\n",
 8001800:	2b00      	cmp	r3, #0
 8001802:	bfcc      	ite	gt
 8001804:	2301      	movgt	r3, #1
 8001806:	2300      	movle	r3, #0
 8001808:	b2db      	uxtb	r3, r3
 800180a:	461c      	mov	r4, r3
	_BOOL(reg8Val&(1<<0)), _BOOL(reg8Val&(1<<1)), _BOOL(reg8Val&(1<<2)), _BOOL(reg8Val&(1<<3)), _BOOL(reg8Val&(1<<4)), _BOOL(reg8Val&(1<<5)));
 800180c:	f897 306f 	ldrb.w	r3, [r7, #111]	; 0x6f
 8001810:	f003 0320 	and.w	r3, r3, #32
	sprintf(uartTxBuf, "DYNPD_pipe:\r\n		P0:	%d\r\n		P1:	%d\r\n		P2:	%d\r\n		P3:	%d\r\n		P4:	%d\r\n		P5:	%d\r\n",
 8001814:	2b00      	cmp	r3, #0
 8001816:	bfcc      	ite	gt
 8001818:	2301      	movgt	r3, #1
 800181a:	2300      	movle	r3, #0
 800181c:	b2db      	uxtb	r3, r3
 800181e:	f107 0008 	add.w	r0, r7, #8
 8001822:	9303      	str	r3, [sp, #12]
 8001824:	9402      	str	r4, [sp, #8]
 8001826:	9101      	str	r1, [sp, #4]
 8001828:	9200      	str	r2, [sp, #0]
 800182a:	4633      	mov	r3, r6
 800182c:	462a      	mov	r2, r5
 800182e:	4936      	ldr	r1, [pc, #216]	; (8001908 <printRadioSettings+0x834>)
 8001830:	f00d fd20 	bl	800f274 <siprintf>
	HAL_UART_Transmit(&nrf24_huart, (uint8_t *)uartTxBuf, strlen(uartTxBuf), 10);
 8001834:	f107 0308 	add.w	r3, r7, #8
 8001838:	4618      	mov	r0, r3
 800183a:	f7fe fd51 	bl	80002e0 <strlen>
 800183e:	4603      	mov	r3, r0
 8001840:	b29a      	uxth	r2, r3
 8001842:	f107 0108 	add.w	r1, r7, #8
 8001846:	230a      	movs	r3, #10
 8001848:	4830      	ldr	r0, [pc, #192]	; (800190c <printRadioSettings+0x838>)
 800184a:	f008 fb61 	bl	8009f10 <HAL_UART_Transmit>

	//j) EN_DPL (is Dynamic payload feature enabled ?)
	reg8Val = NRF24_read_register(0x1d);
 800184e:	201d      	movs	r0, #29
 8001850:	f7ff f818 	bl	8000884 <NRF24_read_register>
 8001854:	4603      	mov	r3, r0
 8001856:	f887 306f 	strb.w	r3, [r7, #111]	; 0x6f
	if(reg8Val&(1<<2)) sprintf(uartTxBuf, "EN_DPL:\r\n		Enabled \r\n");
 800185a:	f897 306f 	ldrb.w	r3, [r7, #111]	; 0x6f
 800185e:	f003 0304 	and.w	r3, r3, #4
 8001862:	2b00      	cmp	r3, #0
 8001864:	d006      	beq.n	8001874 <printRadioSettings+0x7a0>
 8001866:	f107 0308 	add.w	r3, r7, #8
 800186a:	4929      	ldr	r1, [pc, #164]	; (8001910 <printRadioSettings+0x83c>)
 800186c:	4618      	mov	r0, r3
 800186e:	f00d fd01 	bl	800f274 <siprintf>
 8001872:	e005      	b.n	8001880 <printRadioSettings+0x7ac>
	else sprintf(uartTxBuf, "EN_DPL:\r\n		Disabled \r\n");
 8001874:	f107 0308 	add.w	r3, r7, #8
 8001878:	4926      	ldr	r1, [pc, #152]	; (8001914 <printRadioSettings+0x840>)
 800187a:	4618      	mov	r0, r3
 800187c:	f00d fcfa 	bl	800f274 <siprintf>
	HAL_UART_Transmit(&nrf24_huart, (uint8_t *)uartTxBuf, strlen(uartTxBuf), 10);
 8001880:	f107 0308 	add.w	r3, r7, #8
 8001884:	4618      	mov	r0, r3
 8001886:	f7fe fd2b 	bl	80002e0 <strlen>
 800188a:	4603      	mov	r3, r0
 800188c:	b29a      	uxth	r2, r3
 800188e:	f107 0108 	add.w	r1, r7, #8
 8001892:	230a      	movs	r3, #10
 8001894:	481d      	ldr	r0, [pc, #116]	; (800190c <printRadioSettings+0x838>)
 8001896:	f008 fb3b 	bl	8009f10 <HAL_UART_Transmit>

	//k) EN_ACK_PAY
	if(reg8Val&(1<<1)) sprintf(uartTxBuf, "EN_ACK_PAY:\r\n		Enabled \r\n");
 800189a:	f897 306f 	ldrb.w	r3, [r7, #111]	; 0x6f
 800189e:	f003 0302 	and.w	r3, r3, #2
 80018a2:	2b00      	cmp	r3, #0
 80018a4:	d006      	beq.n	80018b4 <printRadioSettings+0x7e0>
 80018a6:	f107 0308 	add.w	r3, r7, #8
 80018aa:	491b      	ldr	r1, [pc, #108]	; (8001918 <printRadioSettings+0x844>)
 80018ac:	4618      	mov	r0, r3
 80018ae:	f00d fce1 	bl	800f274 <siprintf>
 80018b2:	e005      	b.n	80018c0 <printRadioSettings+0x7ec>
	else sprintf(uartTxBuf, "EN_ACK_PAY:\r\n		Disabled \r\n");
 80018b4:	f107 0308 	add.w	r3, r7, #8
 80018b8:	4918      	ldr	r1, [pc, #96]	; (800191c <printRadioSettings+0x848>)
 80018ba:	4618      	mov	r0, r3
 80018bc:	f00d fcda 	bl	800f274 <siprintf>
	HAL_UART_Transmit(&nrf24_huart, (uint8_t *)uartTxBuf, strlen(uartTxBuf), 10);
 80018c0:	f107 0308 	add.w	r3, r7, #8
 80018c4:	4618      	mov	r0, r3
 80018c6:	f7fe fd0b 	bl	80002e0 <strlen>
 80018ca:	4603      	mov	r3, r0
 80018cc:	b29a      	uxth	r2, r3
 80018ce:	f107 0108 	add.w	r1, r7, #8
 80018d2:	230a      	movs	r3, #10
 80018d4:	480d      	ldr	r0, [pc, #52]	; (800190c <printRadioSettings+0x838>)
 80018d6:	f008 fb1b 	bl	8009f10 <HAL_UART_Transmit>


	sprintf(uartTxBuf, "\r\n**********************************************\r\n");
 80018da:	f107 0308 	add.w	r3, r7, #8
 80018de:	4910      	ldr	r1, [pc, #64]	; (8001920 <printRadioSettings+0x84c>)
 80018e0:	4618      	mov	r0, r3
 80018e2:	f00d fcc7 	bl	800f274 <siprintf>
	HAL_UART_Transmit(&nrf24_huart, (uint8_t *)uartTxBuf, strlen(uartTxBuf), 10);
 80018e6:	f107 0308 	add.w	r3, r7, #8
 80018ea:	4618      	mov	r0, r3
 80018ec:	f7fe fcf8 	bl	80002e0 <strlen>
 80018f0:	4603      	mov	r3, r0
 80018f2:	b29a      	uxth	r2, r3
 80018f4:	f107 0108 	add.w	r1, r7, #8
 80018f8:	230a      	movs	r3, #10
 80018fa:	4804      	ldr	r0, [pc, #16]	; (800190c <printRadioSettings+0x838>)
 80018fc:	f008 fb08 	bl	8009f10 <HAL_UART_Transmit>
}
 8001900:	bf00      	nop
 8001902:	3774      	adds	r7, #116	; 0x74
 8001904:	46bd      	mov	sp, r7
 8001906:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8001908:	080126c4 	.word	0x080126c4
 800190c:	240002a4 	.word	0x240002a4
 8001910:	08012710 	.word	0x08012710
 8001914:	08012728 	.word	0x08012728
 8001918:	08012740 	.word	0x08012740
 800191c:	0801275c 	.word	0x0801275c
 8001920:	08012330 	.word	0x08012330

08001924 <nrf24_DebugUART_Init>:
	HAL_UART_Transmit(&nrf24_huart, (uint8_t *)uartTxBuf, strlen(uartTxBuf), 10);
}

//4. Init Variables
void nrf24_DebugUART_Init(UART_HandleTypeDef nrf24Uart)
{
 8001924:	b084      	sub	sp, #16
 8001926:	b580      	push	{r7, lr}
 8001928:	af00      	add	r7, sp, #0
 800192a:	f107 0c08 	add.w	ip, r7, #8
 800192e:	e88c 000f 	stmia.w	ip, {r0, r1, r2, r3}
	memcpy(&nrf24_huart, &nrf24Uart, sizeof(nrf24Uart));
 8001932:	4b07      	ldr	r3, [pc, #28]	; (8001950 <nrf24_DebugUART_Init+0x2c>)
 8001934:	4618      	mov	r0, r3
 8001936:	f107 0308 	add.w	r3, r7, #8
 800193a:	2290      	movs	r2, #144	; 0x90
 800193c:	4619      	mov	r1, r3
 800193e:	f00c fea2 	bl	800e686 <memcpy>
}
 8001942:	bf00      	nop
 8001944:	46bd      	mov	sp, r7
 8001946:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 800194a:	b004      	add	sp, #16
 800194c:	4770      	bx	lr
 800194e:	bf00      	nop
 8001950:	240002a4 	.word	0x240002a4

08001954 <mySetupNRF24>:
//********** My Function ************//
//Collects setup NRF24 functions
//Group Port, CSN Pin, CE Pin, SPI handle, UART handle, channel, address, speed
void mySetupNRF24(GPIO_TypeDef *nrf24PORT, uint16_t nrfCSN_Pin, uint16_t nrfCE_Pin,
		SPI_HandleTypeDef nrfSPI,UART_HandleTypeDef nrf24Uart,
		uint8_t channel, uint64_t address, rf24_datarate_e speed){
 8001954:	b082      	sub	sp, #8
 8001956:	b5b0      	push	{r4, r5, r7, lr}
 8001958:	b0a4      	sub	sp, #144	; 0x90
 800195a:	af22      	add	r7, sp, #136	; 0x88
 800195c:	6078      	str	r0, [r7, #4]
 800195e:	61fb      	str	r3, [r7, #28]
 8001960:	460b      	mov	r3, r1
 8001962:	807b      	strh	r3, [r7, #2]
 8001964:	4613      	mov	r3, r2
 8001966:	803b      	strh	r3, [r7, #0]
	NRF24_begin(nrf24PORT,nrfCSN_Pin,nrfCE_Pin,nrfSPI);
 8001968:	883d      	ldrh	r5, [r7, #0]
 800196a:	887c      	ldrh	r4, [r7, #2]
 800196c:	4668      	mov	r0, sp
 800196e:	f107 0320 	add.w	r3, r7, #32
 8001972:	2284      	movs	r2, #132	; 0x84
 8001974:	4619      	mov	r1, r3
 8001976:	f00c fe86 	bl	800e686 <memcpy>
 800197a:	69fb      	ldr	r3, [r7, #28]
 800197c:	462a      	mov	r2, r5
 800197e:	4621      	mov	r1, r4
 8001980:	6878      	ldr	r0, [r7, #4]
 8001982:	f7ff f867 	bl	8000a54 <NRF24_begin>
	nrf24_DebugUART_Init(nrf24Uart);
 8001986:	4668      	mov	r0, sp
 8001988:	f107 03b4 	add.w	r3, r7, #180	; 0xb4
 800198c:	2280      	movs	r2, #128	; 0x80
 800198e:	4619      	mov	r1, r3
 8001990:	f00c fe79 	bl	800e686 <memcpy>
 8001994:	f107 03a4 	add.w	r3, r7, #164	; 0xa4
 8001998:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 800199a:	f7ff ffc3 	bl	8001924 <nrf24_DebugUART_Init>
	//NRF24_setAutoAck(true);
	NRF24_setAutoAck(false);
 800199e:	2000      	movs	r0, #0
 80019a0:	f7ff fa7a 	bl	8000e98 <NRF24_setAutoAck>
	NRF24_setChannel(channel);
 80019a4:	f897 3134 	ldrb.w	r3, [r7, #308]	; 0x134
 80019a8:	4618      	mov	r0, r3
 80019aa:	f7ff f9ea 	bl	8000d82 <NRF24_setChannel>
	NRF24_setPayloadSize(32);
 80019ae:	2020      	movs	r0, #32
 80019b0:	f7ff f9fc 	bl	8000dac <NRF24_setPayloadSize>
	NRF24_openReadingPipe(0, address);
 80019b4:	e9d7 234e 	ldrd	r2, r3, [r7, #312]	; 0x138
 80019b8:	2000      	movs	r0, #0
 80019ba:	f7ff f979 	bl	8000cb0 <NRF24_openReadingPipe>
	NRF24_enableDynamicPayloads();
 80019be:	f7ff fa21 	bl	8000e04 <NRF24_enableDynamicPayloads>
	//NRF24_enableAckPayload();
	NRF24_setDataRate(speed);
 80019c2:	f897 3140 	ldrb.w	r3, [r7, #320]	; 0x140
 80019c6:	4618      	mov	r0, r3
 80019c8:	f7ff fab4 	bl	8000f34 <NRF24_setDataRate>
	printRadioSettings();
 80019cc:	f7ff fb82 	bl	80010d4 <printRadioSettings>
	NRF24_startListening();
 80019d0:	f7ff f920 	bl	8000c14 <NRF24_startListening>
}
 80019d4:	bf00      	nop
 80019d6:	3708      	adds	r7, #8
 80019d8:	46bd      	mov	sp, r7
 80019da:	e8bd 40b0 	ldmia.w	sp!, {r4, r5, r7, lr}
 80019de:	b002      	add	sp, #8
 80019e0:	4770      	bx	lr

080019e2 <myReadData>:

//Read Data
void myReadData(uint8_t* myRxData){
 80019e2:	b580      	push	{r7, lr}
 80019e4:	b082      	sub	sp, #8
 80019e6:	af00      	add	r7, sp, #0
 80019e8:	6078      	str	r0, [r7, #4]
  if(NRF24_available()){
 80019ea:	f7ff f939 	bl	8000c60 <NRF24_available>
 80019ee:	4603      	mov	r3, r0
 80019f0:	2b00      	cmp	r3, #0
 80019f2:	d00b      	beq.n	8001a0c <myReadData+0x2a>
			NRF24_read(myRxData, 32);
 80019f4:	2120      	movs	r1, #32
 80019f6:	6878      	ldr	r0, [r7, #4]
 80019f8:	f7ff f93a 	bl	8000c70 <NRF24_read>
//			NRF24_writeAckPayload(1, myAckPayload, 32); //Sends acknowledgement to receiver
			myRxData[32] = '\r';
 80019fc:	687b      	ldr	r3, [r7, #4]
 80019fe:	3320      	adds	r3, #32
 8001a00:	220d      	movs	r2, #13
 8001a02:	701a      	strb	r2, [r3, #0]
			myRxData[32+1] = '\n';
 8001a04:	687b      	ldr	r3, [r7, #4]
 8001a06:	3321      	adds	r3, #33	; 0x21
 8001a08:	220a      	movs	r2, #10
 8001a0a:	701a      	strb	r2, [r3, #0]
//			HAL_UART_Transmit(&huart3, (uint8_t *)myRxData, 32+2, 10); //Problem with printf
		}
}
 8001a0c:	bf00      	nop
 8001a0e:	3708      	adds	r7, #8
 8001a10:	46bd      	mov	sp, r7
 8001a12:	bd80      	pop	{r7, pc}
 8001a14:	0000      	movs	r0, r0
	...

08001a18 <setPwmS>:
	htimN.Instance->CCR1 = ccr;


}

void setPwmS(struct escValues *escValues){
 8001a18:	b480      	push	{r7}
 8001a1a:	b087      	sub	sp, #28
 8001a1c:	af00      	add	r7, sp, #0
 8001a1e:	6078      	str	r0, [r7, #4]
	double ccr;
	double pwmPeriodInSeconds; //Fix from setPwmS

	escValues->minPulseWidth = MY_SATURATE(escValues->minPulseWidth,escValues->pwmPeriod);
 8001a20:	687b      	ldr	r3, [r7, #4]
 8001a22:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 8001a24:	687b      	ldr	r3, [r7, #4]
 8001a26:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8001a28:	429a      	cmp	r2, r3
 8001a2a:	bf28      	it	cs
 8001a2c:	461a      	movcs	r2, r3
 8001a2e:	687b      	ldr	r3, [r7, #4]
 8001a30:	64da      	str	r2, [r3, #76]	; 0x4c
	escValues->maxPulseWidth = MY_SATURATE(escValues->maxPulseWidth,escValues->pwmPeriod);
 8001a32:	687b      	ldr	r3, [r7, #4]
 8001a34:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 8001a36:	687b      	ldr	r3, [r7, #4]
 8001a38:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8001a3a:	429a      	cmp	r2, r3
 8001a3c:	bf28      	it	cs
 8001a3e:	461a      	movcs	r2, r3
 8001a40:	687b      	ldr	r3, [r7, #4]
 8001a42:	651a      	str	r2, [r3, #80]	; 0x50
	escValues->percentage = MY_SATURATE(escValues->percentage, escValues->resolution);
 8001a44:	687b      	ldr	r3, [r7, #4]
 8001a46:	6dda      	ldr	r2, [r3, #92]	; 0x5c
 8001a48:	687b      	ldr	r3, [r7, #4]
 8001a4a:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8001a4c:	429a      	cmp	r2, r3
 8001a4e:	bf28      	it	cs
 8001a50:	461a      	movcs	r2, r3
 8001a52:	687b      	ldr	r3, [r7, #4]
 8001a54:	65da      	str	r2, [r3, #92]	; 0x5c

	escValues->pulseWidth =  ( ( (escValues->maxPulseWidth - escValues->minPulseWidth)/escValues->resolution ) * escValues->percentage ) + escValues->minPulseWidth;
 8001a56:	687b      	ldr	r3, [r7, #4]
 8001a58:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 8001a5a:	687b      	ldr	r3, [r7, #4]
 8001a5c:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001a5e:	1ad2      	subs	r2, r2, r3
 8001a60:	687b      	ldr	r3, [r7, #4]
 8001a62:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8001a64:	fbb2 f3f3 	udiv	r3, r2, r3
 8001a68:	687a      	ldr	r2, [r7, #4]
 8001a6a:	6dd2      	ldr	r2, [r2, #92]	; 0x5c
 8001a6c:	fb03 f202 	mul.w	r2, r3, r2
 8001a70:	687b      	ldr	r3, [r7, #4]
 8001a72:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001a74:	4413      	add	r3, r2
 8001a76:	ee07 3a90 	vmov	s15, r3
 8001a7a:	eeb8 7b67 	vcvt.f64.u32	d7, s15
 8001a7e:	687b      	ldr	r3, [r7, #4]
 8001a80:	ed83 7b18 	vstr	d7, [r3, #96]	; 0x60

	escValues->pulseWidth = escValues->pulseWidth/1e6;
 8001a84:	687b      	ldr	r3, [r7, #4]
 8001a86:	ed93 6b18 	vldr	d6, [r3, #96]	; 0x60
 8001a8a:	ed9f 5b19 	vldr	d5, [pc, #100]	; 8001af0 <setPwmS+0xd8>
 8001a8e:	ee86 7b05 	vdiv.f64	d7, d6, d5
 8001a92:	687b      	ldr	r3, [r7, #4]
 8001a94:	ed83 7b18 	vstr	d7, [r3, #96]	; 0x60
	pwmPeriodInSeconds = escValues->pwmPeriod/1e6;
 8001a98:	687b      	ldr	r3, [r7, #4]
 8001a9a:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8001a9c:	ee07 3a90 	vmov	s15, r3
 8001aa0:	eeb8 6b67 	vcvt.f64.u32	d6, s15
 8001aa4:	ed9f 5b12 	vldr	d5, [pc, #72]	; 8001af0 <setPwmS+0xd8>
 8001aa8:	ee86 7b05 	vdiv.f64	d7, d6, d5
 8001aac:	ed87 7b04 	vstr	d7, [r7, #16]

	ccr = (escValues->pulseWidth * escValues->htimN.Init.Period) / pwmPeriodInSeconds;
 8001ab0:	687b      	ldr	r3, [r7, #4]
 8001ab2:	ed93 6b18 	vldr	d6, [r3, #96]	; 0x60
 8001ab6:	687b      	ldr	r3, [r7, #4]
 8001ab8:	68db      	ldr	r3, [r3, #12]
 8001aba:	ee07 3a90 	vmov	s15, r3
 8001abe:	eeb8 7b67 	vcvt.f64.u32	d7, s15
 8001ac2:	ee26 5b07 	vmul.f64	d5, d6, d7
 8001ac6:	ed97 6b04 	vldr	d6, [r7, #16]
 8001aca:	ee85 7b06 	vdiv.f64	d7, d5, d6
 8001ace:	ed87 7b02 	vstr	d7, [r7, #8]
	escValues->htimN.Instance->CCR1 = ccr;
 8001ad2:	687b      	ldr	r3, [r7, #4]
 8001ad4:	681b      	ldr	r3, [r3, #0]
 8001ad6:	ed97 7b02 	vldr	d7, [r7, #8]
 8001ada:	eefc 7bc7 	vcvt.u32.f64	s15, d7
 8001ade:	ee17 2a90 	vmov	r2, s15
 8001ae2:	635a      	str	r2, [r3, #52]	; 0x34
}
 8001ae4:	bf00      	nop
 8001ae6:	371c      	adds	r7, #28
 8001ae8:	46bd      	mov	sp, r7
 8001aea:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001aee:	4770      	bx	lr
 8001af0:	00000000 	.word	0x00000000
 8001af4:	412e8480 	.word	0x412e8480

08001af8 <MX_FDCAN1_Init>:

FDCAN_HandleTypeDef hfdcan1;

/* FDCAN1 init function */
void MX_FDCAN1_Init(void)
{
 8001af8:	b580      	push	{r7, lr}
 8001afa:	af00      	add	r7, sp, #0
  /* USER CODE END FDCAN1_Init 0 */

  /* USER CODE BEGIN FDCAN1_Init 1 */

  /* USER CODE END FDCAN1_Init 1 */
  hfdcan1.Instance = FDCAN1;
 8001afc:	4b32      	ldr	r3, [pc, #200]	; (8001bc8 <MX_FDCAN1_Init+0xd0>)
 8001afe:	4a33      	ldr	r2, [pc, #204]	; (8001bcc <MX_FDCAN1_Init+0xd4>)
 8001b00:	601a      	str	r2, [r3, #0]
  hfdcan1.Init.FrameFormat = FDCAN_FRAME_CLASSIC;
 8001b02:	4b31      	ldr	r3, [pc, #196]	; (8001bc8 <MX_FDCAN1_Init+0xd0>)
 8001b04:	2200      	movs	r2, #0
 8001b06:	609a      	str	r2, [r3, #8]
  hfdcan1.Init.Mode = FDCAN_MODE_NORMAL;
 8001b08:	4b2f      	ldr	r3, [pc, #188]	; (8001bc8 <MX_FDCAN1_Init+0xd0>)
 8001b0a:	2200      	movs	r2, #0
 8001b0c:	60da      	str	r2, [r3, #12]
  hfdcan1.Init.AutoRetransmission = DISABLE;
 8001b0e:	4b2e      	ldr	r3, [pc, #184]	; (8001bc8 <MX_FDCAN1_Init+0xd0>)
 8001b10:	2200      	movs	r2, #0
 8001b12:	741a      	strb	r2, [r3, #16]
  hfdcan1.Init.TransmitPause = DISABLE;
 8001b14:	4b2c      	ldr	r3, [pc, #176]	; (8001bc8 <MX_FDCAN1_Init+0xd0>)
 8001b16:	2200      	movs	r2, #0
 8001b18:	745a      	strb	r2, [r3, #17]
  hfdcan1.Init.ProtocolException = DISABLE;
 8001b1a:	4b2b      	ldr	r3, [pc, #172]	; (8001bc8 <MX_FDCAN1_Init+0xd0>)
 8001b1c:	2200      	movs	r2, #0
 8001b1e:	749a      	strb	r2, [r3, #18]
  hfdcan1.Init.NominalPrescaler = 2;
 8001b20:	4b29      	ldr	r3, [pc, #164]	; (8001bc8 <MX_FDCAN1_Init+0xd0>)
 8001b22:	2202      	movs	r2, #2
 8001b24:	615a      	str	r2, [r3, #20]
  hfdcan1.Init.NominalSyncJumpWidth = 8;
 8001b26:	4b28      	ldr	r3, [pc, #160]	; (8001bc8 <MX_FDCAN1_Init+0xd0>)
 8001b28:	2208      	movs	r2, #8
 8001b2a:	619a      	str	r2, [r3, #24]
  hfdcan1.Init.NominalTimeSeg1 = 0x3F;
 8001b2c:	4b26      	ldr	r3, [pc, #152]	; (8001bc8 <MX_FDCAN1_Init+0xd0>)
 8001b2e:	223f      	movs	r2, #63	; 0x3f
 8001b30:	61da      	str	r2, [r3, #28]
  hfdcan1.Init.NominalTimeSeg2 = 16;
 8001b32:	4b25      	ldr	r3, [pc, #148]	; (8001bc8 <MX_FDCAN1_Init+0xd0>)
 8001b34:	2210      	movs	r2, #16
 8001b36:	621a      	str	r2, [r3, #32]
  hfdcan1.Init.DataPrescaler = 1;
 8001b38:	4b23      	ldr	r3, [pc, #140]	; (8001bc8 <MX_FDCAN1_Init+0xd0>)
 8001b3a:	2201      	movs	r2, #1
 8001b3c:	625a      	str	r2, [r3, #36]	; 0x24
  hfdcan1.Init.DataSyncJumpWidth = 1;
 8001b3e:	4b22      	ldr	r3, [pc, #136]	; (8001bc8 <MX_FDCAN1_Init+0xd0>)
 8001b40:	2201      	movs	r2, #1
 8001b42:	629a      	str	r2, [r3, #40]	; 0x28
  hfdcan1.Init.DataTimeSeg1 = 1;
 8001b44:	4b20      	ldr	r3, [pc, #128]	; (8001bc8 <MX_FDCAN1_Init+0xd0>)
 8001b46:	2201      	movs	r2, #1
 8001b48:	62da      	str	r2, [r3, #44]	; 0x2c
  hfdcan1.Init.DataTimeSeg2 = 1;
 8001b4a:	4b1f      	ldr	r3, [pc, #124]	; (8001bc8 <MX_FDCAN1_Init+0xd0>)
 8001b4c:	2201      	movs	r2, #1
 8001b4e:	631a      	str	r2, [r3, #48]	; 0x30
  hfdcan1.Init.MessageRAMOffset = 0;
 8001b50:	4b1d      	ldr	r3, [pc, #116]	; (8001bc8 <MX_FDCAN1_Init+0xd0>)
 8001b52:	2200      	movs	r2, #0
 8001b54:	635a      	str	r2, [r3, #52]	; 0x34
  hfdcan1.Init.StdFiltersNbr = 1;
 8001b56:	4b1c      	ldr	r3, [pc, #112]	; (8001bc8 <MX_FDCAN1_Init+0xd0>)
 8001b58:	2201      	movs	r2, #1
 8001b5a:	639a      	str	r2, [r3, #56]	; 0x38
  hfdcan1.Init.ExtFiltersNbr = 0;
 8001b5c:	4b1a      	ldr	r3, [pc, #104]	; (8001bc8 <MX_FDCAN1_Init+0xd0>)
 8001b5e:	2200      	movs	r2, #0
 8001b60:	63da      	str	r2, [r3, #60]	; 0x3c
  hfdcan1.Init.RxFifo0ElmtsNbr = 1;
 8001b62:	4b19      	ldr	r3, [pc, #100]	; (8001bc8 <MX_FDCAN1_Init+0xd0>)
 8001b64:	2201      	movs	r2, #1
 8001b66:	641a      	str	r2, [r3, #64]	; 0x40
  hfdcan1.Init.RxFifo0ElmtSize = FDCAN_DATA_BYTES_8;
 8001b68:	4b17      	ldr	r3, [pc, #92]	; (8001bc8 <MX_FDCAN1_Init+0xd0>)
 8001b6a:	2204      	movs	r2, #4
 8001b6c:	645a      	str	r2, [r3, #68]	; 0x44
  hfdcan1.Init.RxFifo1ElmtsNbr = 0;
 8001b6e:	4b16      	ldr	r3, [pc, #88]	; (8001bc8 <MX_FDCAN1_Init+0xd0>)
 8001b70:	2200      	movs	r2, #0
 8001b72:	649a      	str	r2, [r3, #72]	; 0x48
  hfdcan1.Init.RxFifo1ElmtSize = FDCAN_DATA_BYTES_8;
 8001b74:	4b14      	ldr	r3, [pc, #80]	; (8001bc8 <MX_FDCAN1_Init+0xd0>)
 8001b76:	2204      	movs	r2, #4
 8001b78:	64da      	str	r2, [r3, #76]	; 0x4c
  hfdcan1.Init.RxBuffersNbr = 0;
 8001b7a:	4b13      	ldr	r3, [pc, #76]	; (8001bc8 <MX_FDCAN1_Init+0xd0>)
 8001b7c:	2200      	movs	r2, #0
 8001b7e:	651a      	str	r2, [r3, #80]	; 0x50
  hfdcan1.Init.RxBufferSize = FDCAN_DATA_BYTES_8;
 8001b80:	4b11      	ldr	r3, [pc, #68]	; (8001bc8 <MX_FDCAN1_Init+0xd0>)
 8001b82:	2204      	movs	r2, #4
 8001b84:	655a      	str	r2, [r3, #84]	; 0x54
  hfdcan1.Init.TxEventsNbr = 0;
 8001b86:	4b10      	ldr	r3, [pc, #64]	; (8001bc8 <MX_FDCAN1_Init+0xd0>)
 8001b88:	2200      	movs	r2, #0
 8001b8a:	659a      	str	r2, [r3, #88]	; 0x58
  hfdcan1.Init.TxBuffersNbr = 0;
 8001b8c:	4b0e      	ldr	r3, [pc, #56]	; (8001bc8 <MX_FDCAN1_Init+0xd0>)
 8001b8e:	2200      	movs	r2, #0
 8001b90:	65da      	str	r2, [r3, #92]	; 0x5c
  hfdcan1.Init.TxFifoQueueElmtsNbr = 0;
 8001b92:	4b0d      	ldr	r3, [pc, #52]	; (8001bc8 <MX_FDCAN1_Init+0xd0>)
 8001b94:	2200      	movs	r2, #0
 8001b96:	661a      	str	r2, [r3, #96]	; 0x60
  hfdcan1.Init.TxFifoQueueMode = FDCAN_TX_FIFO_OPERATION;
 8001b98:	4b0b      	ldr	r3, [pc, #44]	; (8001bc8 <MX_FDCAN1_Init+0xd0>)
 8001b9a:	2200      	movs	r2, #0
 8001b9c:	665a      	str	r2, [r3, #100]	; 0x64
  hfdcan1.Init.TxElmtSize = FDCAN_DATA_BYTES_8;
 8001b9e:	4b0a      	ldr	r3, [pc, #40]	; (8001bc8 <MX_FDCAN1_Init+0xd0>)
 8001ba0:	2204      	movs	r2, #4
 8001ba2:	669a      	str	r2, [r3, #104]	; 0x68
  if (HAL_FDCAN_Init(&hfdcan1) != HAL_OK)
 8001ba4:	4808      	ldr	r0, [pc, #32]	; (8001bc8 <MX_FDCAN1_Init+0xd0>)
 8001ba6:	f002 fe3d 	bl	8004824 <HAL_FDCAN_Init>
 8001baa:	4603      	mov	r3, r0
 8001bac:	2b00      	cmp	r3, #0
 8001bae:	d001      	beq.n	8001bb4 <MX_FDCAN1_Init+0xbc>
  {
    Error_Handler();
 8001bb0:	f000 fd84 	bl	80026bc <Error_Handler>
  }
  /* USER CODE BEGIN FDCAN1_Init 2 */

	/* Start the FDCAN module */
	if (HAL_FDCAN_Start(&hfdcan1) != HAL_OK) {
 8001bb4:	4804      	ldr	r0, [pc, #16]	; (8001bc8 <MX_FDCAN1_Init+0xd0>)
 8001bb6:	f003 f813 	bl	8004be0 <HAL_FDCAN_Start>
	}
	/* Start Error */

	if (HAL_FDCAN_ActivateNotification(&hfdcan1, FDCAN_IT_RX_FIFO0_NEW_MESSAGE,
 8001bba:	2200      	movs	r2, #0
 8001bbc:	2101      	movs	r1, #1
 8001bbe:	4802      	ldr	r0, [pc, #8]	; (8001bc8 <MX_FDCAN1_Init+0xd0>)
 8001bc0:	f003 f9a8 	bl	8004f14 <HAL_FDCAN_ActivateNotification>
	}
	/* Notification Error */

  /* USER CODE END FDCAN1_Init 2 */

}
 8001bc4:	bf00      	nop
 8001bc6:	bd80      	pop	{r7, pc}
 8001bc8:	24000334 	.word	0x24000334
 8001bcc:	4000a000 	.word	0x4000a000

08001bd0 <HAL_FDCAN_MspInit>:

void HAL_FDCAN_MspInit(FDCAN_HandleTypeDef* fdcanHandle)
{
 8001bd0:	b580      	push	{r7, lr}
 8001bd2:	b0b8      	sub	sp, #224	; 0xe0
 8001bd4:	af00      	add	r7, sp, #0
 8001bd6:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001bd8:	f107 03cc 	add.w	r3, r7, #204	; 0xcc
 8001bdc:	2200      	movs	r2, #0
 8001bde:	601a      	str	r2, [r3, #0]
 8001be0:	605a      	str	r2, [r3, #4]
 8001be2:	609a      	str	r2, [r3, #8]
 8001be4:	60da      	str	r2, [r3, #12]
 8001be6:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 8001be8:	f107 0310 	add.w	r3, r7, #16
 8001bec:	22bc      	movs	r2, #188	; 0xbc
 8001bee:	2100      	movs	r1, #0
 8001bf0:	4618      	mov	r0, r3
 8001bf2:	f00c fd56 	bl	800e6a2 <memset>
  if(fdcanHandle->Instance==FDCAN1)
 8001bf6:	687b      	ldr	r3, [r7, #4]
 8001bf8:	681b      	ldr	r3, [r3, #0]
 8001bfa:	4a25      	ldr	r2, [pc, #148]	; (8001c90 <HAL_FDCAN_MspInit+0xc0>)
 8001bfc:	4293      	cmp	r3, r2
 8001bfe:	d142      	bne.n	8001c86 <HAL_FDCAN_MspInit+0xb6>

  /* USER CODE END FDCAN1_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_FDCAN;
 8001c00:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8001c04:	613b      	str	r3, [r7, #16]
    PeriphClkInitStruct.FdcanClockSelection = RCC_FDCANCLKSOURCE_PLL;
 8001c06:	f04f 5380 	mov.w	r3, #268435456	; 0x10000000
 8001c0a:	67fb      	str	r3, [r7, #124]	; 0x7c
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8001c0c:	f107 0310 	add.w	r3, r7, #16
 8001c10:	4618      	mov	r0, r3
 8001c12:	f004 fd8b 	bl	800672c <HAL_RCCEx_PeriphCLKConfig>
 8001c16:	4603      	mov	r3, r0
 8001c18:	2b00      	cmp	r3, #0
 8001c1a:	d001      	beq.n	8001c20 <HAL_FDCAN_MspInit+0x50>
    {
      Error_Handler();
 8001c1c:	f000 fd4e 	bl	80026bc <Error_Handler>
    }

    /* FDCAN1 clock enable */
    __HAL_RCC_FDCAN_CLK_ENABLE();
 8001c20:	4b1c      	ldr	r3, [pc, #112]	; (8001c94 <HAL_FDCAN_MspInit+0xc4>)
 8001c22:	f8d3 30ec 	ldr.w	r3, [r3, #236]	; 0xec
 8001c26:	4a1b      	ldr	r2, [pc, #108]	; (8001c94 <HAL_FDCAN_MspInit+0xc4>)
 8001c28:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8001c2c:	f8c2 30ec 	str.w	r3, [r2, #236]	; 0xec
 8001c30:	4b18      	ldr	r3, [pc, #96]	; (8001c94 <HAL_FDCAN_MspInit+0xc4>)
 8001c32:	f8d3 30ec 	ldr.w	r3, [r3, #236]	; 0xec
 8001c36:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8001c3a:	60fb      	str	r3, [r7, #12]
 8001c3c:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOD_CLK_ENABLE();
 8001c3e:	4b15      	ldr	r3, [pc, #84]	; (8001c94 <HAL_FDCAN_MspInit+0xc4>)
 8001c40:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8001c44:	4a13      	ldr	r2, [pc, #76]	; (8001c94 <HAL_FDCAN_MspInit+0xc4>)
 8001c46:	f043 0308 	orr.w	r3, r3, #8
 8001c4a:	f8c2 30e0 	str.w	r3, [r2, #224]	; 0xe0
 8001c4e:	4b11      	ldr	r3, [pc, #68]	; (8001c94 <HAL_FDCAN_MspInit+0xc4>)
 8001c50:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8001c54:	f003 0308 	and.w	r3, r3, #8
 8001c58:	60bb      	str	r3, [r7, #8]
 8001c5a:	68bb      	ldr	r3, [r7, #8]
    /**FDCAN1 GPIO Configuration
    PD0     ------> FDCAN1_RX
    PD1     ------> FDCAN1_TX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1;
 8001c5c:	2303      	movs	r3, #3
 8001c5e:	f8c7 30cc 	str.w	r3, [r7, #204]	; 0xcc
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001c62:	2302      	movs	r3, #2
 8001c64:	f8c7 30d0 	str.w	r3, [r7, #208]	; 0xd0
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 8001c68:	2301      	movs	r3, #1
 8001c6a:	f8c7 30d4 	str.w	r3, [r7, #212]	; 0xd4
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001c6e:	2300      	movs	r3, #0
 8001c70:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
    GPIO_InitStruct.Alternate = GPIO_AF9_FDCAN1;
 8001c74:	2309      	movs	r3, #9
 8001c76:	f8c7 30dc 	str.w	r3, [r7, #220]	; 0xdc
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8001c7a:	f107 03cc 	add.w	r3, r7, #204	; 0xcc
 8001c7e:	4619      	mov	r1, r3
 8001c80:	4805      	ldr	r0, [pc, #20]	; (8001c98 <HAL_FDCAN_MspInit+0xc8>)
 8001c82:	f003 fb47 	bl	8005314 <HAL_GPIO_Init>

  /* USER CODE BEGIN FDCAN1_MspInit 1 */

  /* USER CODE END FDCAN1_MspInit 1 */
  }
}
 8001c86:	bf00      	nop
 8001c88:	37e0      	adds	r7, #224	; 0xe0
 8001c8a:	46bd      	mov	sp, r7
 8001c8c:	bd80      	pop	{r7, pc}
 8001c8e:	bf00      	nop
 8001c90:	4000a000 	.word	0x4000a000
 8001c94:	58024400 	.word	0x58024400
 8001c98:	58020c00 	.word	0x58020c00

08001c9c <MX_FREERTOS_Init>:
/**
  * @brief  FreeRTOS initialization
  * @param  None
  * @retval None
  */
void MX_FREERTOS_Init(void) {
 8001c9c:	b580      	push	{r7, lr}
 8001c9e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */
  /* Create the mutex(es) */
  /* creation of myMutex01 */
  myMutex01Handle = osMutexNew(&myMutex01_attributes);
 8001ca0:	480b      	ldr	r0, [pc, #44]	; (8001cd0 <MX_FREERTOS_Init+0x34>)
 8001ca2:	f009 fb16 	bl	800b2d2 <osMutexNew>
 8001ca6:	4603      	mov	r3, r0
 8001ca8:	4a0a      	ldr	r2, [pc, #40]	; (8001cd4 <MX_FREERTOS_Init+0x38>)
 8001caa:	6013      	str	r3, [r2, #0]
  /* add queues, ... */
  /* USER CODE END RTOS_QUEUES */

  /* Create the thread(s) */
  /* creation of defaultTask */
  defaultTaskHandle = osThreadNew(StartDefaultTask, NULL, &defaultTask_attributes);
 8001cac:	4a0a      	ldr	r2, [pc, #40]	; (8001cd8 <MX_FREERTOS_Init+0x3c>)
 8001cae:	2100      	movs	r1, #0
 8001cb0:	480a      	ldr	r0, [pc, #40]	; (8001cdc <MX_FREERTOS_Init+0x40>)
 8001cb2:	f009 fa61 	bl	800b178 <osThreadNew>
 8001cb6:	4603      	mov	r3, r0
 8001cb8:	4a09      	ldr	r2, [pc, #36]	; (8001ce0 <MX_FREERTOS_Init+0x44>)
 8001cba:	6013      	str	r3, [r2, #0]

  /* USER CODE BEGIN RTOS_THREADS */
  // blinkGreenTaskHandle = osThreadNew(blinkGreenTask, NULL, &blinkGreenTask_attributes);
  escTaskHandle = osThreadNew(escTask, NULL, &escTaskHandle_attributes); //First
 8001cbc:	4a09      	ldr	r2, [pc, #36]	; (8001ce4 <MX_FREERTOS_Init+0x48>)
 8001cbe:	2100      	movs	r1, #0
 8001cc0:	4809      	ldr	r0, [pc, #36]	; (8001ce8 <MX_FREERTOS_Init+0x4c>)
 8001cc2:	f009 fa59 	bl	800b178 <osThreadNew>
 8001cc6:	4603      	mov	r3, r0
 8001cc8:	4a08      	ldr	r2, [pc, #32]	; (8001cec <MX_FREERTOS_Init+0x50>)
 8001cca:	6013      	str	r3, [r2, #0]

  /* USER CODE BEGIN RTOS_EVENTS */
  /* add events, ... */
  /* USER CODE END RTOS_EVENTS */

}
 8001ccc:	bf00      	nop
 8001cce:	bd80      	pop	{r7, pc}
 8001cd0:	08012b10 	.word	0x08012b10
 8001cd4:	24000504 	.word	0x24000504
 8001cd8:	08012aec 	.word	0x08012aec
 8001cdc:	08001cf1 	.word	0x08001cf1
 8001ce0:	24000500 	.word	0x24000500
 8001ce4:	08012a38 	.word	0x08012a38
 8001ce8:	08001e69 	.word	0x08001e69
 8001cec:	240004ec 	.word	0x240004ec

08001cf0 <StartDefaultTask>:
  * @param  argument: Not used
  * @retval None
  */
/* USER CODE END Header_StartDefaultTask */
void StartDefaultTask(void *argument)
{
 8001cf0:	b580      	push	{r7, lr}
 8001cf2:	b082      	sub	sp, #8
 8001cf4:	af00      	add	r7, sp, #0
 8001cf6:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN StartDefaultTask */
  /* Infinite loop */
  for(;;)
  {
    osDelay(10000);
 8001cf8:	f242 7010 	movw	r0, #10000	; 0x2710
 8001cfc:	f009 face 	bl	800b29c <osDelay>
 8001d00:	e7fa      	b.n	8001cf8 <StartDefaultTask+0x8>
	...

08001d04 <imuTask>:
		osDelay(500);
	}
}

void imuTask(void *argument)
{
 8001d04:	b580      	push	{r7, lr}
 8001d06:	b090      	sub	sp, #64	; 0x40
 8001d08:	af00      	add	r7, sp, #0
 8001d0a:	6078      	str	r0, [r7, #4]
	  char axisLabel[3] = {'X','Y','Z'}; //Var for printing labels
 8001d0c:	4a47      	ldr	r2, [pc, #284]	; (8001e2c <imuTask+0x128>)
 8001d0e:	f107 0330 	add.w	r3, r7, #48	; 0x30
 8001d12:	6812      	ldr	r2, [r2, #0]
 8001d14:	4611      	mov	r1, r2
 8001d16:	8019      	strh	r1, [r3, #0]
 8001d18:	3302      	adds	r3, #2
 8001d1a:	0c12      	lsrs	r2, r2, #16
 8001d1c:	701a      	strb	r2, [r3, #0]
	  printf("Initiating IMU...\r\n"); //Initiating MPU9250
 8001d1e:	4844      	ldr	r0, [pc, #272]	; (8001e30 <imuTask+0x12c>)
 8001d20:	f00d fa26 	bl	800f170 <puts>
	  initMPU9250(&mpu, AFS_2G, GFS_250DPS, M_8Hz);
 8001d24:	2302      	movs	r3, #2
 8001d26:	2200      	movs	r2, #0
 8001d28:	2100      	movs	r1, #0
 8001d2a:	4842      	ldr	r0, [pc, #264]	; (8001e34 <imuTask+0x130>)
 8001d2c:	f000 fccb 	bl	80026c6 <initMPU9250>

	  printf("Calibrating IMU...\r\n");
 8001d30:	4841      	ldr	r0, [pc, #260]	; (8001e38 <imuTask+0x134>)
 8001d32:	f00d fa1d 	bl	800f170 <puts>
	  float accelBias[3], gyroBias[3]; //Calibrating and Printing Biases MPU9250
	  calibrateMPU9250(gyroBias, accelBias);
 8001d36:	f107 0224 	add.w	r2, r7, #36	; 0x24
 8001d3a:	f107 0318 	add.w	r3, r7, #24
 8001d3e:	4611      	mov	r1, r2
 8001d40:	4618      	mov	r0, r3
 8001d42:	f000 fd8d 	bl	8002860 <calibrateMPU9250>
	  printf("AccBias {");
 8001d46:	483d      	ldr	r0, [pc, #244]	; (8001e3c <imuTask+0x138>)
 8001d48:	f00d f98c 	bl	800f064 <iprintf>
	  for(int i=0; i<3; i++){
 8001d4c:	2300      	movs	r3, #0
 8001d4e:	63fb      	str	r3, [r7, #60]	; 0x3c
 8001d50:	e016      	b.n	8001d80 <imuTask+0x7c>
		  printf(" %c %.3f ",axisLabel[i],gyroBias[i]);
 8001d52:	f107 0230 	add.w	r2, r7, #48	; 0x30
 8001d56:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8001d58:	4413      	add	r3, r2
 8001d5a:	781b      	ldrb	r3, [r3, #0]
 8001d5c:	4619      	mov	r1, r3
 8001d5e:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8001d60:	009b      	lsls	r3, r3, #2
 8001d62:	3340      	adds	r3, #64	; 0x40
 8001d64:	443b      	add	r3, r7
 8001d66:	3b28      	subs	r3, #40	; 0x28
 8001d68:	edd3 7a00 	vldr	s15, [r3]
 8001d6c:	eeb7 7ae7 	vcvt.f64.f32	d7, s15
 8001d70:	ec53 2b17 	vmov	r2, r3, d7
 8001d74:	4832      	ldr	r0, [pc, #200]	; (8001e40 <imuTask+0x13c>)
 8001d76:	f00d f975 	bl	800f064 <iprintf>
	  for(int i=0; i<3; i++){
 8001d7a:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8001d7c:	3301      	adds	r3, #1
 8001d7e:	63fb      	str	r3, [r7, #60]	; 0x3c
 8001d80:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8001d82:	2b02      	cmp	r3, #2
 8001d84:	dde5      	ble.n	8001d52 <imuTask+0x4e>
	  }
	  printf("} GyroBias{");
 8001d86:	482f      	ldr	r0, [pc, #188]	; (8001e44 <imuTask+0x140>)
 8001d88:	f00d f96c 	bl	800f064 <iprintf>
	  for(int i=0; i<3; i++){
 8001d8c:	2300      	movs	r3, #0
 8001d8e:	63bb      	str	r3, [r7, #56]	; 0x38
 8001d90:	e016      	b.n	8001dc0 <imuTask+0xbc>
		  printf(" %c %.3f ",axisLabel[i],accelBias[i]);
 8001d92:	f107 0230 	add.w	r2, r7, #48	; 0x30
 8001d96:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8001d98:	4413      	add	r3, r2
 8001d9a:	781b      	ldrb	r3, [r3, #0]
 8001d9c:	4619      	mov	r1, r3
 8001d9e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8001da0:	009b      	lsls	r3, r3, #2
 8001da2:	3340      	adds	r3, #64	; 0x40
 8001da4:	443b      	add	r3, r7
 8001da6:	3b1c      	subs	r3, #28
 8001da8:	edd3 7a00 	vldr	s15, [r3]
 8001dac:	eeb7 7ae7 	vcvt.f64.f32	d7, s15
 8001db0:	ec53 2b17 	vmov	r2, r3, d7
 8001db4:	4822      	ldr	r0, [pc, #136]	; (8001e40 <imuTask+0x13c>)
 8001db6:	f00d f955 	bl	800f064 <iprintf>
	  for(int i=0; i<3; i++){
 8001dba:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8001dbc:	3301      	adds	r3, #1
 8001dbe:	63bb      	str	r3, [r7, #56]	; 0x38
 8001dc0:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8001dc2:	2b02      	cmp	r3, #2
 8001dc4:	dde5      	ble.n	8001d92 <imuTask+0x8e>
	  }
	  printf("}\r\n");
 8001dc6:	4820      	ldr	r0, [pc, #128]	; (8001e48 <imuTask+0x144>)
 8001dc8:	f00d f9d2 	bl	800f170 <puts>

	  printf("Starting IMU...\r\n");
 8001dcc:	481f      	ldr	r0, [pc, #124]	; (8001e4c <imuTask+0x148>)
 8001dce:	f00d f9cf 	bl	800f170 <puts>
	  float initPose[] = {0,0,0};
 8001dd2:	f04f 0300 	mov.w	r3, #0
 8001dd6:	60fb      	str	r3, [r7, #12]
 8001dd8:	f04f 0300 	mov.w	r3, #0
 8001ddc:	613b      	str	r3, [r7, #16]
 8001dde:	f04f 0300 	mov.w	r3, #0
 8001de2:	617b      	str	r3, [r7, #20]
	  setPose(&mpu, initPose);
 8001de4:	f107 030c 	add.w	r3, r7, #12
 8001de8:	4619      	mov	r1, r3
 8001dea:	4812      	ldr	r0, [pc, #72]	; (8001e34 <imuTask+0x130>)
 8001dec:	f001 fa5c 	bl	80032a8 <setPose>

	  wirelessTaskHandle = osThreadNew(wirelessTask, NULL, &wirelessTaskHandle_attributes);
 8001df0:	4a17      	ldr	r2, [pc, #92]	; (8001e50 <imuTask+0x14c>)
 8001df2:	2100      	movs	r1, #0
 8001df4:	4817      	ldr	r0, [pc, #92]	; (8001e54 <imuTask+0x150>)
 8001df6:	f009 f9bf 	bl	800b178 <osThreadNew>
 8001dfa:	4603      	mov	r3, r0
 8001dfc:	4a16      	ldr	r2, [pc, #88]	; (8001e58 <imuTask+0x154>)
 8001dfe:	6013      	str	r3, [r2, #0]

    float dt = 0.05;
 8001e00:	4b16      	ldr	r3, [pc, #88]	; (8001e5c <imuTask+0x158>)
 8001e02:	637b      	str	r3, [r7, #52]	; 0x34
	for(;;)
	{
		updateData(&mpu, 0.1, dt); //Printing with func from header file
 8001e04:	edd7 0a0d 	vldr	s1, [r7, #52]	; 0x34
 8001e08:	ed9f 0a15 	vldr	s0, [pc, #84]	; 8001e60 <imuTask+0x15c>
 8001e0c:	4809      	ldr	r0, [pc, #36]	; (8001e34 <imuTask+0x130>)
 8001e0e:	f001 f897 	bl	8002f40 <updateData>
		// for(int i = 0; i<3;i++){
		//    printf("{%05.1f}",mpu.pose[i]);
		// }
		// printf("\r\n");
    // osMutexRelease(myMutex01Handle);
		osDelay(dt*1000);
 8001e12:	edd7 7a0d 	vldr	s15, [r7, #52]	; 0x34
 8001e16:	ed9f 7a13 	vldr	s14, [pc, #76]	; 8001e64 <imuTask+0x160>
 8001e1a:	ee67 7a87 	vmul.f32	s15, s15, s14
 8001e1e:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8001e22:	ee17 0a90 	vmov	r0, s15
 8001e26:	f009 fa39 	bl	800b29c <osDelay>
		updateData(&mpu, 0.1, dt); //Printing with func from header file
 8001e2a:	e7eb      	b.n	8001e04 <imuTask+0x100>
 8001e2c:	08012940 	.word	0x08012940
 8001e30:	080128dc 	.word	0x080128dc
 8001e34:	240003d4 	.word	0x240003d4
 8001e38:	080128f0 	.word	0x080128f0
 8001e3c:	08012904 	.word	0x08012904
 8001e40:	08012910 	.word	0x08012910
 8001e44:	0801291c 	.word	0x0801291c
 8001e48:	08012928 	.word	0x08012928
 8001e4c:	0801292c 	.word	0x0801292c
 8001e50:	08012aa4 	.word	0x08012aa4
 8001e54:	08002189 	.word	0x08002189
 8001e58:	240004f8 	.word	0x240004f8
 8001e5c:	3d4ccccd 	.word	0x3d4ccccd
 8001e60:	3dcccccd 	.word	0x3dcccccd
 8001e64:	447a0000 	.word	0x447a0000

08001e68 <escTask>:
	}
}

void escTask(void *argument){
 8001e68:	b580      	push	{r7, lr}
 8001e6a:	b0a2      	sub	sp, #136	; 0x88
 8001e6c:	af00      	add	r7, sp, #0
 8001e6e:	6078      	str	r0, [r7, #4]
	HAL_TIM_PWM_Start(&htim2, TIM_CHANNEL_1); //Staring Timer 3
 8001e70:	2100      	movs	r1, #0
 8001e72:	4830      	ldr	r0, [pc, #192]	; (8001f34 <escTask+0xcc>)
 8001e74:	f007 f820 	bl	8008eb8 <HAL_TIM_PWM_Start>
	int minPulseWidthEsc = 1000; //Range for right and left Esc
 8001e78:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8001e7c:	f8c7 3080 	str.w	r3, [r7, #128]	; 0x80
	int maxPulseWidthEsc = 1500;
 8001e80:	f240 53dc 	movw	r3, #1500	; 0x5dc
 8001e84:	67fb      	str	r3, [r7, #124]	; 0x7c
	unsigned int pwmPeriod = 20000;
 8001e86:	f644 6320 	movw	r3, #20000	; 0x4e20
 8001e8a:	67bb      	str	r3, [r7, #120]	; 0x78
	int resolution = 100;
 8001e8c:	2364      	movs	r3, #100	; 0x64
 8001e8e:	677b      	str	r3, [r7, #116]	; 0x74
	struct escValues escValues = {htim2, minPulseWidthEsc, //Struct Containing all
 8001e90:	f107 0308 	add.w	r3, r7, #8
 8001e94:	2268      	movs	r2, #104	; 0x68
 8001e96:	2100      	movs	r1, #0
 8001e98:	4618      	mov	r0, r3
 8001e9a:	f00c fc02 	bl	800e6a2 <memset>
 8001e9e:	4a25      	ldr	r2, [pc, #148]	; (8001f34 <escTask+0xcc>)
 8001ea0:	f107 0308 	add.w	r3, r7, #8
 8001ea4:	4611      	mov	r1, r2
 8001ea6:	224c      	movs	r2, #76	; 0x4c
 8001ea8:	4618      	mov	r0, r3
 8001eaa:	f00c fbec 	bl	800e686 <memcpy>
 8001eae:	f8d7 3080 	ldr.w	r3, [r7, #128]	; 0x80
 8001eb2:	657b      	str	r3, [r7, #84]	; 0x54
 8001eb4:	6ffb      	ldr	r3, [r7, #124]	; 0x7c
 8001eb6:	65bb      	str	r3, [r7, #88]	; 0x58
 8001eb8:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 8001eba:	65fb      	str	r3, [r7, #92]	; 0x5c
 8001ebc:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8001ebe:	663b      	str	r3, [r7, #96]	; 0x60
	maxPulseWidthEsc, pwmPeriod, resolution};	  	 //PWM Variables for Esc

  // Calibration
  int i = 100;
 8001ec0:	2364      	movs	r3, #100	; 0x64
 8001ec2:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
  int dt = 1;
 8001ec6:	2301      	movs	r3, #1
 8001ec8:	673b      	str	r3, [r7, #112]	; 0x70
  do{
	  setPwmS(&escValues);
 8001eca:	f107 0308 	add.w	r3, r7, #8
 8001ece:	4618      	mov	r0, r3
 8001ed0:	f7ff fda2 	bl	8001a18 <setPwmS>
	  escValues.percentage=(unsigned int)i;
 8001ed4:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 8001ed8:	667b      	str	r3, [r7, #100]	; 0x64
	  HAL_Delay(10);
 8001eda:	200a      	movs	r0, #10
 8001edc:	f002 fb8e 	bl	80045fc <HAL_Delay>
	  i=i-dt;
 8001ee0:	f8d7 2084 	ldr.w	r2, [r7, #132]	; 0x84
 8001ee4:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 8001ee6:	1ad3      	subs	r3, r2, r3
 8001ee8:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84

  }while(i > 50);
 8001eec:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 8001ef0:	2b32      	cmp	r3, #50	; 0x32
 8001ef2:	dcea      	bgt.n	8001eca <escTask+0x62>

  minPulseWidthEsc = 1500;
 8001ef4:	f240 53dc 	movw	r3, #1500	; 0x5dc
 8001ef8:	f8c7 3080 	str.w	r3, [r7, #128]	; 0x80
  maxPulseWidthEsc = 2000;
 8001efc:	f44f 63fa 	mov.w	r3, #2000	; 0x7d0
 8001f00:	67fb      	str	r3, [r7, #124]	; 0x7c
  escValues.maxPulseWidth = maxPulseWidthEsc;
 8001f02:	6ffb      	ldr	r3, [r7, #124]	; 0x7c
 8001f04:	65bb      	str	r3, [r7, #88]	; 0x58
  escValues.minPulseWidth = minPulseWidthEsc;
 8001f06:	f8d7 3080 	ldr.w	r3, [r7, #128]	; 0x80
 8001f0a:	657b      	str	r3, [r7, #84]	; 0x54

  imuTaskHandle = osThreadNew(imuTask, NULL, &imuTaskHandle_attributes);
 8001f0c:	4a0a      	ldr	r2, [pc, #40]	; (8001f38 <escTask+0xd0>)
 8001f0e:	2100      	movs	r1, #0
 8001f10:	480a      	ldr	r0, [pc, #40]	; (8001f3c <escTask+0xd4>)
 8001f12:	f009 f931 	bl	800b178 <osThreadNew>
 8001f16:	4603      	mov	r3, r0
 8001f18:	4a09      	ldr	r2, [pc, #36]	; (8001f40 <escTask+0xd8>)
 8001f1a:	6013      	str	r3, [r2, #0]

	escValues.percentage = 30;
 8001f1c:	231e      	movs	r3, #30
 8001f1e:	667b      	str	r3, [r7, #100]	; 0x64
	setPwmS(&escValues);
 8001f20:	f107 0308 	add.w	r3, r7, #8
 8001f24:	4618      	mov	r0, r3
 8001f26:	f7ff fd77 	bl	8001a18 <setPwmS>
	for(;;){
    osDelay(100);
 8001f2a:	2064      	movs	r0, #100	; 0x64
 8001f2c:	f009 f9b6 	bl	800b29c <osDelay>
 8001f30:	e7fb      	b.n	8001f2a <escTask+0xc2>
 8001f32:	bf00      	nop
 8001f34:	240006a4 	.word	0x240006a4
 8001f38:	08012a14 	.word	0x08012a14
 8001f3c:	08001d05 	.word	0x08001d05
 8001f40:	240004e8 	.word	0x240004e8

08001f44 <servoTask>:
	}
}

void servoTask(void *argument){
 8001f44:	b580      	push	{r7, lr}
 8001f46:	b0a6      	sub	sp, #152	; 0x98
 8001f48:	af00      	add	r7, sp, #0
 8001f4a:	6078      	str	r0, [r7, #4]
  HAL_TIM_PWM_Start(&htim3, TIM_CHANNEL_1); //Staring Timer 3
 8001f4c:	2100      	movs	r1, #0
 8001f4e:	483f      	ldr	r0, [pc, #252]	; (800204c <servoTask+0x108>)
 8001f50:	f006 ffb2 	bl	8008eb8 <HAL_TIM_PWM_Start>
  int minPulseWidthServo = 1000; //Range for right and left Servo
 8001f54:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8001f58:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
  int maxPulseWidthServo = 2000;
 8001f5c:	f44f 63fa 	mov.w	r3, #2000	; 0x7d0
 8001f60:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
  unsigned int pwmPeriod = 20000;
 8001f64:	f644 6320 	movw	r3, #20000	; 0x4e20
 8001f68:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
  int resolution = 100;
 8001f6c:	2364      	movs	r3, #100	; 0x64
 8001f6e:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
  struct escValues servoValues = {htim3, minPulseWidthServo, //Struct Containing all
 8001f72:	f107 0318 	add.w	r3, r7, #24
 8001f76:	2268      	movs	r2, #104	; 0x68
 8001f78:	2100      	movs	r1, #0
 8001f7a:	4618      	mov	r0, r3
 8001f7c:	f00c fb91 	bl	800e6a2 <memset>
 8001f80:	4a32      	ldr	r2, [pc, #200]	; (800204c <servoTask+0x108>)
 8001f82:	f107 0318 	add.w	r3, r7, #24
 8001f86:	4611      	mov	r1, r2
 8001f88:	224c      	movs	r2, #76	; 0x4c
 8001f8a:	4618      	mov	r0, r3
 8001f8c:	f00c fb7b 	bl	800e686 <memcpy>
 8001f90:	f8d7 3090 	ldr.w	r3, [r7, #144]	; 0x90
 8001f94:	667b      	str	r3, [r7, #100]	; 0x64
 8001f96:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 8001f9a:	66bb      	str	r3, [r7, #104]	; 0x68
 8001f9c:	f8d7 3088 	ldr.w	r3, [r7, #136]	; 0x88
 8001fa0:	66fb      	str	r3, [r7, #108]	; 0x6c
 8001fa2:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 8001fa6:	673b      	str	r3, [r7, #112]	; 0x70
  maxPulseWidthServo, pwmPeriod, resolution};	  	 //PWM Variables for Servo

  float in[2] = {stanley.sat[1], stanley.sat[0]}; // min, max delta values
 8001fa8:	4b29      	ldr	r3, [pc, #164]	; (8002050 <servoTask+0x10c>)
 8001faa:	685b      	ldr	r3, [r3, #4]
 8001fac:	613b      	str	r3, [r7, #16]
 8001fae:	4b28      	ldr	r3, [pc, #160]	; (8002050 <servoTask+0x10c>)
 8001fb0:	681b      	ldr	r3, [r3, #0]
 8001fb2:	617b      	str	r3, [r7, #20]
  float out[2] = {90, 0}; // min, max percentage values
 8001fb4:	4b27      	ldr	r3, [pc, #156]	; (8002054 <servoTask+0x110>)
 8001fb6:	60bb      	str	r3, [r7, #8]
 8001fb8:	f04f 0300 	mov.w	r3, #0
 8001fbc:	60fb      	str	r3, [r7, #12]
  float slope = (float)(out[1] - out[0]) / (in[1] - in[0]);
 8001fbe:	ed97 7a03 	vldr	s14, [r7, #12]
 8001fc2:	edd7 7a02 	vldr	s15, [r7, #8]
 8001fc6:	ee77 6a67 	vsub.f32	s13, s14, s15
 8001fca:	ed97 7a05 	vldr	s14, [r7, #20]
 8001fce:	edd7 7a04 	vldr	s15, [r7, #16]
 8001fd2:	ee37 7a67 	vsub.f32	s14, s14, s15
 8001fd6:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8001fda:	edc7 7a20 	vstr	s15, [r7, #128]	; 0x80

  uint8_t last_steer = 0;
 8001fde:	2300      	movs	r3, #0
 8001fe0:	f887 3097 	strb.w	r3, [r7, #151]	; 0x97

  servoValues.percentage = 50;
 8001fe4:	2332      	movs	r3, #50	; 0x32
 8001fe6:	677b      	str	r3, [r7, #116]	; 0x74
  setPwmS(&servoValues);
 8001fe8:	f107 0318 	add.w	r3, r7, #24
 8001fec:	4618      	mov	r0, r3
 8001fee:	f7ff fd13 	bl	8001a18 <setPwmS>

  canTaskHandle = osThreadNew(canTask, NULL, &canTaskHandle_attributes);
 8001ff2:	4a19      	ldr	r2, [pc, #100]	; (8002058 <servoTask+0x114>)
 8001ff4:	2100      	movs	r1, #0
 8001ff6:	4819      	ldr	r0, [pc, #100]	; (800205c <servoTask+0x118>)
 8001ff8:	f009 f8be 	bl	800b178 <osThreadNew>
 8001ffc:	4603      	mov	r3, r0
 8001ffe:	4a18      	ldr	r2, [pc, #96]	; (8002060 <servoTask+0x11c>)
 8002000:	6013      	str	r3, [r2, #0]

	for(;;){
     servoValues.percentage = (int) ( (out[0] + (slope * (stanley.delta - in[0]))));
 8002002:	ed97 7a02 	vldr	s14, [r7, #8]
 8002006:	4b12      	ldr	r3, [pc, #72]	; (8002050 <servoTask+0x10c>)
 8002008:	edd3 6a02 	vldr	s13, [r3, #8]
 800200c:	edd7 7a04 	vldr	s15, [r7, #16]
 8002010:	ee76 6ae7 	vsub.f32	s13, s13, s15
 8002014:	edd7 7a20 	vldr	s15, [r7, #128]	; 0x80
 8002018:	ee66 7aa7 	vmul.f32	s15, s13, s15
 800201c:	ee77 7a27 	vadd.f32	s15, s14, s15
 8002020:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8002024:	ee17 3a90 	vmov	r3, s15
 8002028:	677b      	str	r3, [r7, #116]	; 0x74
//     osMutexWait(myMutex01Handle, osWaitForever);
//	 printf("Y {%u}",servoValues.percentage);
     if(servoValues.percentage != last_steer){
 800202a:	6f7a      	ldr	r2, [r7, #116]	; 0x74
 800202c:	f897 3097 	ldrb.w	r3, [r7, #151]	; 0x97
 8002030:	429a      	cmp	r2, r3
 8002032:	d004      	beq.n	800203e <servoTask+0xfa>
       setPwmS(&servoValues);
 8002034:	f107 0318 	add.w	r3, r7, #24
 8002038:	4618      	mov	r0, r3
 800203a:	f7ff fced 	bl	8001a18 <setPwmS>
//	   printf("servo {%u},last {%u}",servoValues.percentage, last_steer);
     }
//     osMutexRelease(myMutex01Handle);
     last_steer = servoValues.percentage;
 800203e:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8002040:	f887 3097 	strb.w	r3, [r7, #151]	; 0x97
    osDelay(100);
 8002044:	2064      	movs	r0, #100	; 0x64
 8002046:	f009 f929 	bl	800b29c <osDelay>
     servoValues.percentage = (int) ( (out[0] + (slope * (stanley.delta - in[0]))));
 800204a:	e7da      	b.n	8002002 <servoTask+0xbe>
 800204c:	240006f0 	.word	0x240006f0
 8002050:	24000494 	.word	0x24000494
 8002054:	42b40000 	.word	0x42b40000
 8002058:	08012ac8 	.word	0x08012ac8
 800205c:	08002301 	.word	0x08002301
 8002060:	240004fc 	.word	0x240004fc
 8002064:	00000000 	.word	0x00000000

08002068 <stanleyTask>:
	}
}

void stanleyTask(void *argument){
 8002068:	b580      	push	{r7, lr}
 800206a:	b090      	sub	sp, #64	; 0x40
 800206c:	af00      	add	r7, sp, #0
 800206e:	6078      	str	r0, [r7, #4]
  float st_saturation_limits[] = {21.4 * M_PI / 180, -21.4 * M_PI / 180}; // Saturation array
 8002070:	4a3b      	ldr	r2, [pc, #236]	; (8002160 <stanleyTask+0xf8>)
 8002072:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8002076:	e892 0003 	ldmia.w	r2, {r0, r1}
 800207a:	e883 0003 	stmia.w	r3, {r0, r1}
  float st_k = 5; // Gain
 800207e:	4b39      	ldr	r3, [pc, #228]	; (8002164 <stanleyTask+0xfc>)
 8002080:	63fb      	str	r3, [r7, #60]	; 0x3c
  float st_k_soft = 0.01; // Soft gain
 8002082:	4b39      	ldr	r3, [pc, #228]	; (8002168 <stanleyTask+0x100>)
 8002084:	63bb      	str	r3, [r7, #56]	; 0x38
  uint8_t precision = 10; // Result's float resolution
 8002086:	230a      	movs	r3, #10
 8002088:	f887 3037 	strb.w	r3, [r7, #55]	; 0x37

  // Control signals
  float vel = 0;
 800208c:	f04f 0300 	mov.w	r3, #0
 8002090:	633b      	str	r3, [r7, #48]	; 0x30

  // Vehicle pose
  struct Point vehicle_pos = {0, 0};
 8002092:	f04f 0300 	mov.w	r3, #0
 8002096:	61fb      	str	r3, [r7, #28]
 8002098:	f04f 0300 	mov.w	r3, #0
 800209c:	623b      	str	r3, [r7, #32]
  float psi = 0;
 800209e:	f04f 0300 	mov.w	r3, #0
 80020a2:	62fb      	str	r3, [r7, #44]	; 0x2c

  // Path
  struct Point p1;
  struct Point p2;

  p1.x = 0;
 80020a4:	f04f 0300 	mov.w	r3, #0
 80020a8:	617b      	str	r3, [r7, #20]
  p1.y = 0;
 80020aa:	f04f 0300 	mov.w	r3, #0
 80020ae:	61bb      	str	r3, [r7, #24]
  p2.x = 10;
 80020b0:	4b2e      	ldr	r3, [pc, #184]	; (800216c <stanleyTask+0x104>)
 80020b2:	60fb      	str	r3, [r7, #12]
  p2.y = 0;
 80020b4:	f04f 0300 	mov.w	r3, #0
 80020b8:	613b      	str	r3, [r7, #16]

  initStanley(&stanley,st_saturation_limits, st_k, st_k_soft);
 80020ba:	f107 0324 	add.w	r3, r7, #36	; 0x24
 80020be:	edd7 0a0e 	vldr	s1, [r7, #56]	; 0x38
 80020c2:	ed97 0a0f 	vldr	s0, [r7, #60]	; 0x3c
 80020c6:	4619      	mov	r1, r3
 80020c8:	4829      	ldr	r0, [pc, #164]	; (8002170 <stanleyTask+0x108>)
 80020ca:	f001 fba1 	bl	8003810 <initStanley>
  servoTaskHandle = osThreadNew(servoTask, NULL, &servoTaskHandle_attributes);
 80020ce:	4a29      	ldr	r2, [pc, #164]	; (8002174 <stanleyTask+0x10c>)
 80020d0:	2100      	movs	r1, #0
 80020d2:	4829      	ldr	r0, [pc, #164]	; (8002178 <stanleyTask+0x110>)
 80020d4:	f009 f850 	bl	800b178 <osThreadNew>
 80020d8:	4603      	mov	r3, r0
 80020da:	4a28      	ldr	r2, [pc, #160]	; (800217c <stanleyTask+0x114>)
 80020dc:	6013      	str	r3, [r2, #0]
  
	for(;;){
    vehicle_pos.x = mpu.pose[0];
 80020de:	4b28      	ldr	r3, [pc, #160]	; (8002180 <stanleyTask+0x118>)
 80020e0:	f8d3 30b4 	ldr.w	r3, [r3, #180]	; 0xb4
 80020e4:	61fb      	str	r3, [r7, #28]
    vehicle_pos.y = mpu.pose[1];
 80020e6:	4b26      	ldr	r3, [pc, #152]	; (8002180 <stanleyTask+0x118>)
 80020e8:	f8d3 30b8 	ldr.w	r3, [r3, #184]	; 0xb8
 80020ec:	623b      	str	r3, [r7, #32]
    psi = mpu.pose[2] * M_PI / 180;
 80020ee:	4b24      	ldr	r3, [pc, #144]	; (8002180 <stanleyTask+0x118>)
 80020f0:	edd3 7a2f 	vldr	s15, [r3, #188]	; 0xbc
 80020f4:	eeb7 7ae7 	vcvt.f64.f32	d7, s15
 80020f8:	ed9f 6b15 	vldr	d6, [pc, #84]	; 8002150 <stanleyTask+0xe8>
 80020fc:	ee27 6b06 	vmul.f64	d6, d7, d6
 8002100:	ed9f 5b15 	vldr	d5, [pc, #84]	; 8002158 <stanleyTask+0xf0>
 8002104:	ee86 7b05 	vdiv.f64	d7, d6, d5
 8002108:	eef7 7bc7 	vcvt.f32.f64	s15, d7
 800210c:	edc7 7a0b 	vstr	s15, [r7, #44]	; 0x2c
    vel = 0.5;
 8002110:	f04f 537c 	mov.w	r3, #1056964608	; 0x3f000000
 8002114:	633b      	str	r3, [r7, #48]	; 0x30
    calculateCrosstrackError(&stanley, &vehicle_pos, &p1, &p2);
 8002116:	f107 030c 	add.w	r3, r7, #12
 800211a:	f107 0214 	add.w	r2, r7, #20
 800211e:	f107 011c 	add.w	r1, r7, #28
 8002122:	4813      	ldr	r0, [pc, #76]	; (8002170 <stanleyTask+0x108>)
 8002124:	f001 fb96 	bl	8003854 <calculateCrosstrackError>
    setYawAngle(&stanley, psi);
 8002128:	ed97 0a0b 	vldr	s0, [r7, #44]	; 0x2c
 800212c:	4810      	ldr	r0, [pc, #64]	; (8002170 <stanleyTask+0x108>)
 800212e:	f001 fd47 	bl	8003bc0 <setYawAngle>
    calculateSteering(&stanley, vel, precision);
 8002132:	f897 3037 	ldrb.w	r3, [r7, #55]	; 0x37
 8002136:	4619      	mov	r1, r3
 8002138:	ed97 0a0c 	vldr	s0, [r7, #48]	; 0x30
 800213c:	480c      	ldr	r0, [pc, #48]	; (8002170 <stanleyTask+0x108>)
 800213e:	f001 fd4f 	bl	8003be0 <calculateSteering>
//	   printf("{%05.1f}",mpu.pose[i]);
//	}
//	printf(" Delta: {%05.1f}",stanley.delta * 180 / M_PI);
//	printf("\r\n");
//    osMutexRelease(myMutex01Handle);
    osDelay(50);
 8002142:	2032      	movs	r0, #50	; 0x32
 8002144:	f009 f8aa 	bl	800b29c <osDelay>
    vehicle_pos.x = mpu.pose[0];
 8002148:	e7c9      	b.n	80020de <stanleyTask+0x76>
 800214a:	bf00      	nop
 800214c:	f3af 8000 	nop.w
 8002150:	54442d18 	.word	0x54442d18
 8002154:	400921fb 	.word	0x400921fb
 8002158:	00000000 	.word	0x00000000
 800215c:	40668000 	.word	0x40668000
 8002160:	08012944 	.word	0x08012944
 8002164:	40a00000 	.word	0x40a00000
 8002168:	3c23d70a 	.word	0x3c23d70a
 800216c:	41200000 	.word	0x41200000
 8002170:	24000494 	.word	0x24000494
 8002174:	08012a5c 	.word	0x08012a5c
 8002178:	08001f45 	.word	0x08001f45
 800217c:	240004f0 	.word	0x240004f0
 8002180:	240003d4 	.word	0x240003d4
 8002184:	00000000 	.word	0x00000000

08002188 <wirelessTask>:
	}
}

void wirelessTask(void *argument){
 8002188:	b5b0      	push	{r4, r5, r7, lr}
 800218a:	b0d4      	sub	sp, #336	; 0x150
 800218c:	af4a      	add	r7, sp, #296	; 0x128
 800218e:	6078      	str	r0, [r7, #4]
	uint64_t RxpipeAddrs = 0x11223344AA; //Address of sender
 8002190:	a359      	add	r3, pc, #356	; (adr r3, 80022f8 <wirelessTask+0x170>)
 8002192:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002196:	e9c7 2308 	strd	r2, r3, [r7, #32]

	osMutexWait(myMutex01Handle, osWaitForever); //Setting up Radio
 800219a:	4b4b      	ldr	r3, [pc, #300]	; (80022c8 <wirelessTask+0x140>)
 800219c:	681b      	ldr	r3, [r3, #0]
 800219e:	f04f 31ff 	mov.w	r1, #4294967295
 80021a2:	4618      	mov	r0, r3
 80021a4:	f009 f91b 	bl	800b3de <osMutexAcquire>
	mySetupNRF24(nrf_CSN_PORT, nrf_CSN_PIN, nrf_CE_PIN,
 80021a8:	4c48      	ldr	r4, [pc, #288]	; (80022cc <wirelessTask+0x144>)
 80021aa:	2301      	movs	r3, #1
 80021ac:	9348      	str	r3, [sp, #288]	; 0x120
 80021ae:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 80021b2:	e9cd 2346 	strd	r2, r3, [sp, #280]	; 0x118
 80021b6:	2334      	movs	r3, #52	; 0x34
 80021b8:	9345      	str	r3, [sp, #276]	; 0x114
 80021ba:	4a45      	ldr	r2, [pc, #276]	; (80022d0 <wirelessTask+0x148>)
 80021bc:	ab21      	add	r3, sp, #132	; 0x84
 80021be:	4611      	mov	r1, r2
 80021c0:	2290      	movs	r2, #144	; 0x90
 80021c2:	4618      	mov	r0, r3
 80021c4:	f00c fa5f 	bl	800e686 <memcpy>
 80021c8:	4668      	mov	r0, sp
 80021ca:	1d23      	adds	r3, r4, #4
 80021cc:	2284      	movs	r2, #132	; 0x84
 80021ce:	4619      	mov	r1, r3
 80021d0:	f00c fa59 	bl	800e686 <memcpy>
 80021d4:	6823      	ldr	r3, [r4, #0]
 80021d6:	f44f 4280 	mov.w	r2, #16384	; 0x4000
 80021da:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 80021de:	483d      	ldr	r0, [pc, #244]	; (80022d4 <wirelessTask+0x14c>)
 80021e0:	f7ff fbb8 	bl	8001954 <mySetupNRF24>
			  hspi2,huart3,52, RxpipeAddrs, 1);
	osMutexRelease(myMutex01Handle);
 80021e4:	4b38      	ldr	r3, [pc, #224]	; (80022c8 <wirelessTask+0x140>)
 80021e6:	681b      	ldr	r3, [r3, #0]
 80021e8:	4618      	mov	r0, r3
 80021ea:	f009 f943 	bl	800b474 <osMutexRelease>

	int maxX = 100; //Max and min values
 80021ee:	2364      	movs	r3, #100	; 0x64
 80021f0:	61fb      	str	r3, [r7, #28]
	int minX = 0;
 80021f2:	2300      	movs	r3, #0
 80021f4:	61bb      	str	r3, [r7, #24]
	int maxY = 100;
 80021f6:	2364      	movs	r3, #100	; 0x64
 80021f8:	617b      	str	r3, [r7, #20]
	int minY = 0;
 80021fa:	2300      	movs	r3, #0
 80021fc:	613b      	str	r3, [r7, #16]
	int maxA = 360;
 80021fe:	f44f 73b4 	mov.w	r3, #360	; 0x168
 8002202:	60fb      	str	r3, [r7, #12]
	int minA = 360;
 8002204:	f44f 73b4 	mov.w	r3, #360	; 0x168
 8002208:	60bb      	str	r3, [r7, #8]

	stanleyTaskHandle = osThreadNew(stanleyTask, NULL, &stanleyTaskHandle_attributes);
 800220a:	4a33      	ldr	r2, [pc, #204]	; (80022d8 <wirelessTask+0x150>)
 800220c:	2100      	movs	r1, #0
 800220e:	4833      	ldr	r0, [pc, #204]	; (80022dc <wirelessTask+0x154>)
 8002210:	f008 ffb2 	bl	800b178 <osThreadNew>
 8002214:	4603      	mov	r3, r0
 8002216:	4a32      	ldr	r2, [pc, #200]	; (80022e0 <wirelessTask+0x158>)
 8002218:	6013      	str	r3, [r2, #0]

	for(;;){
		myReadData(myRxData);
 800221a:	4832      	ldr	r0, [pc, #200]	; (80022e4 <wirelessTask+0x15c>)
 800221c:	f7ff fbe1 	bl	80019e2 <myReadData>
		dataCam.x = (uint16_t)myRxData[0] << 8 | myRxData[1];
 8002220:	4b30      	ldr	r3, [pc, #192]	; (80022e4 <wirelessTask+0x15c>)
 8002222:	781b      	ldrb	r3, [r3, #0]
 8002224:	021b      	lsls	r3, r3, #8
 8002226:	b21a      	sxth	r2, r3
 8002228:	4b2e      	ldr	r3, [pc, #184]	; (80022e4 <wirelessTask+0x15c>)
 800222a:	785b      	ldrb	r3, [r3, #1]
 800222c:	b21b      	sxth	r3, r3
 800222e:	4313      	orrs	r3, r2
 8002230:	b21b      	sxth	r3, r3
 8002232:	b29a      	uxth	r2, r3
 8002234:	4b2c      	ldr	r3, [pc, #176]	; (80022e8 <wirelessTask+0x160>)
 8002236:	801a      	strh	r2, [r3, #0]
		dataCam.y = (uint16_t)myRxData[2] << 8 | myRxData[3];
 8002238:	4b2a      	ldr	r3, [pc, #168]	; (80022e4 <wirelessTask+0x15c>)
 800223a:	789b      	ldrb	r3, [r3, #2]
 800223c:	021b      	lsls	r3, r3, #8
 800223e:	b21a      	sxth	r2, r3
 8002240:	4b28      	ldr	r3, [pc, #160]	; (80022e4 <wirelessTask+0x15c>)
 8002242:	78db      	ldrb	r3, [r3, #3]
 8002244:	b21b      	sxth	r3, r3
 8002246:	4313      	orrs	r3, r2
 8002248:	b21b      	sxth	r3, r3
 800224a:	b29a      	uxth	r2, r3
 800224c:	4b26      	ldr	r3, [pc, #152]	; (80022e8 <wirelessTask+0x160>)
 800224e:	805a      	strh	r2, [r3, #2]
		dataCam.theta = (uint16_t)myRxData[4] << 8 | myRxData[5];
 8002250:	4b24      	ldr	r3, [pc, #144]	; (80022e4 <wirelessTask+0x15c>)
 8002252:	791b      	ldrb	r3, [r3, #4]
 8002254:	021b      	lsls	r3, r3, #8
 8002256:	b21a      	sxth	r2, r3
 8002258:	4b22      	ldr	r3, [pc, #136]	; (80022e4 <wirelessTask+0x15c>)
 800225a:	795b      	ldrb	r3, [r3, #5]
 800225c:	b21b      	sxth	r3, r3
 800225e:	4313      	orrs	r3, r2
 8002260:	b21b      	sxth	r3, r3
 8002262:	b29a      	uxth	r2, r3
 8002264:	4b20      	ldr	r3, [pc, #128]	; (80022e8 <wirelessTask+0x160>)
 8002266:	809a      	strh	r2, [r3, #4]
//		dataCam.theta = dataCam.theta < minA ? minA : dataCam.theta;
//		dataCam.theta = dataCam.theta > maxA ? maxA : dataCam.theta;
//		for(int i=0;i<6;i++){
//			printf("%x ",myRxData[i]);
//		}
		printf("%x%x %x%x %x%x",myRxData[0],myRxData[1],myRxData[2],myRxData[3],myRxData[4],myRxData[5]);
 8002268:	4b1e      	ldr	r3, [pc, #120]	; (80022e4 <wirelessTask+0x15c>)
 800226a:	781b      	ldrb	r3, [r3, #0]
 800226c:	4618      	mov	r0, r3
 800226e:	4b1d      	ldr	r3, [pc, #116]	; (80022e4 <wirelessTask+0x15c>)
 8002270:	785b      	ldrb	r3, [r3, #1]
 8002272:	461c      	mov	r4, r3
 8002274:	4b1b      	ldr	r3, [pc, #108]	; (80022e4 <wirelessTask+0x15c>)
 8002276:	789b      	ldrb	r3, [r3, #2]
 8002278:	461d      	mov	r5, r3
 800227a:	4b1a      	ldr	r3, [pc, #104]	; (80022e4 <wirelessTask+0x15c>)
 800227c:	78db      	ldrb	r3, [r3, #3]
 800227e:	461a      	mov	r2, r3
 8002280:	4b18      	ldr	r3, [pc, #96]	; (80022e4 <wirelessTask+0x15c>)
 8002282:	791b      	ldrb	r3, [r3, #4]
 8002284:	4619      	mov	r1, r3
 8002286:	4b17      	ldr	r3, [pc, #92]	; (80022e4 <wirelessTask+0x15c>)
 8002288:	795b      	ldrb	r3, [r3, #5]
 800228a:	9302      	str	r3, [sp, #8]
 800228c:	9101      	str	r1, [sp, #4]
 800228e:	9200      	str	r2, [sp, #0]
 8002290:	462b      	mov	r3, r5
 8002292:	4622      	mov	r2, r4
 8002294:	4601      	mov	r1, r0
 8002296:	4815      	ldr	r0, [pc, #84]	; (80022ec <wirelessTask+0x164>)
 8002298:	f00c fee4 	bl	800f064 <iprintf>
		printf("\r\n");
 800229c:	4814      	ldr	r0, [pc, #80]	; (80022f0 <wirelessTask+0x168>)
 800229e:	f00c ff67 	bl	800f170 <puts>
		printf("X:%d Y:%d Angle:%d\r\n",dataCam.x,dataCam.y,dataCam.theta);
 80022a2:	4b11      	ldr	r3, [pc, #68]	; (80022e8 <wirelessTask+0x160>)
 80022a4:	881b      	ldrh	r3, [r3, #0]
 80022a6:	4619      	mov	r1, r3
 80022a8:	4b0f      	ldr	r3, [pc, #60]	; (80022e8 <wirelessTask+0x160>)
 80022aa:	885b      	ldrh	r3, [r3, #2]
 80022ac:	461a      	mov	r2, r3
 80022ae:	4b0e      	ldr	r3, [pc, #56]	; (80022e8 <wirelessTask+0x160>)
 80022b0:	889b      	ldrh	r3, [r3, #4]
 80022b2:	4810      	ldr	r0, [pc, #64]	; (80022f4 <wirelessTask+0x16c>)
 80022b4:	f00c fed6 	bl	800f064 <iprintf>
		printf("\r\n");
 80022b8:	480d      	ldr	r0, [pc, #52]	; (80022f0 <wirelessTask+0x168>)
 80022ba:	f00c ff59 	bl	800f170 <puts>
		osDelay(1000);
 80022be:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 80022c2:	f008 ffeb 	bl	800b29c <osDelay>
		myReadData(myRxData);
 80022c6:	e7a8      	b.n	800221a <wirelessTask+0x92>
 80022c8:	24000504 	.word	0x24000504
 80022cc:	24000590 	.word	0x24000590
 80022d0:	2400073c 	.word	0x2400073c
 80022d4:	58020c00 	.word	0x58020c00
 80022d8:	08012a80 	.word	0x08012a80
 80022dc:	08002069 	.word	0x08002069
 80022e0:	240004f4 	.word	0x240004f4
 80022e4:	240004bc 	.word	0x240004bc
 80022e8:	240004dc 	.word	0x240004dc
 80022ec:	0801294c 	.word	0x0801294c
 80022f0:	0801295c 	.word	0x0801295c
 80022f4:	08012960 	.word	0x08012960
 80022f8:	223344aa 	.word	0x223344aa
 80022fc:	00000011 	.word	0x00000011

08002300 <canTask>:
	}
}

void canTask(void *argument){
 8002300:	b580      	push	{r7, lr}
 8002302:	b092      	sub	sp, #72	; 0x48
 8002304:	af02      	add	r7, sp, #8
 8002306:	6078      	str	r0, [r7, #4]
	union BytesFloat bf;
	uint8_t RxData[8];
//	float speed=1.3;
	uint8_t m;

	printf("Starting CAN...\r\n");
 8002308:	4809      	ldr	r0, [pc, #36]	; (8002330 <canTask+0x30>)
 800230a:	f00c ff31 	bl	800f170 <puts>
	for(;;){
		m = readSpeed(&hfdcan1, &RxHeader, bf, RxData, &speed);
 800230e:	f107 0308 	add.w	r3, r7, #8
 8002312:	f107 0114 	add.w	r1, r7, #20
 8002316:	4a07      	ldr	r2, [pc, #28]	; (8002334 <canTask+0x34>)
 8002318:	9200      	str	r2, [sp, #0]
 800231a:	693a      	ldr	r2, [r7, #16]
 800231c:	4806      	ldr	r0, [pc, #24]	; (8002338 <canTask+0x38>)
 800231e:	f000 ffe5 	bl	80032ec <readSpeed>
 8002322:	4603      	mov	r3, r0
 8002324:	f887 303f 	strb.w	r3, [r7, #63]	; 0x3f
//		printf("S:%d {",m);
//		for(int i=0;i<8;i++){
//			printf("%x",RxData[i]);
//		}
//		printf("} %f \r\n",speed);
		osDelay(100);
 8002328:	2064      	movs	r0, #100	; 0x64
 800232a:	f008 ffb7 	bl	800b29c <osDelay>
		m = readSpeed(&hfdcan1, &RxHeader, bf, RxData, &speed);
 800232e:	e7ee      	b.n	800230e <canTask+0xe>
 8002330:	08012978 	.word	0x08012978
 8002334:	240004e4 	.word	0x240004e4
 8002338:	24000334 	.word	0x24000334

0800233c <MX_GPIO_Init>:
     PC14-OSC32_IN (OSC32_IN)   ------> RCC_OSC32_IN
     PC15-OSC32_OUT (OSC32_OUT)   ------> RCC_OSC32_OUT
     PH0-OSC_IN (PH0)   ------> RCC_OSC_IN
*/
void MX_GPIO_Init(void)
{
 800233c:	b580      	push	{r7, lr}
 800233e:	b08c      	sub	sp, #48	; 0x30
 8002340:	af00      	add	r7, sp, #0

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002342:	f107 031c 	add.w	r3, r7, #28
 8002346:	2200      	movs	r2, #0
 8002348:	601a      	str	r2, [r3, #0]
 800234a:	605a      	str	r2, [r3, #4]
 800234c:	609a      	str	r2, [r3, #8]
 800234e:	60da      	str	r2, [r3, #12]
 8002350:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8002352:	4b67      	ldr	r3, [pc, #412]	; (80024f0 <MX_GPIO_Init+0x1b4>)
 8002354:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8002358:	4a65      	ldr	r2, [pc, #404]	; (80024f0 <MX_GPIO_Init+0x1b4>)
 800235a:	f043 0304 	orr.w	r3, r3, #4
 800235e:	f8c2 30e0 	str.w	r3, [r2, #224]	; 0xe0
 8002362:	4b63      	ldr	r3, [pc, #396]	; (80024f0 <MX_GPIO_Init+0x1b4>)
 8002364:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8002368:	f003 0304 	and.w	r3, r3, #4
 800236c:	61bb      	str	r3, [r7, #24]
 800236e:	69bb      	ldr	r3, [r7, #24]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 8002370:	4b5f      	ldr	r3, [pc, #380]	; (80024f0 <MX_GPIO_Init+0x1b4>)
 8002372:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8002376:	4a5e      	ldr	r2, [pc, #376]	; (80024f0 <MX_GPIO_Init+0x1b4>)
 8002378:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800237c:	f8c2 30e0 	str.w	r3, [r2, #224]	; 0xe0
 8002380:	4b5b      	ldr	r3, [pc, #364]	; (80024f0 <MX_GPIO_Init+0x1b4>)
 8002382:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8002386:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800238a:	617b      	str	r3, [r7, #20]
 800238c:	697b      	ldr	r3, [r7, #20]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 800238e:	4b58      	ldr	r3, [pc, #352]	; (80024f0 <MX_GPIO_Init+0x1b4>)
 8002390:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8002394:	4a56      	ldr	r2, [pc, #344]	; (80024f0 <MX_GPIO_Init+0x1b4>)
 8002396:	f043 0301 	orr.w	r3, r3, #1
 800239a:	f8c2 30e0 	str.w	r3, [r2, #224]	; 0xe0
 800239e:	4b54      	ldr	r3, [pc, #336]	; (80024f0 <MX_GPIO_Init+0x1b4>)
 80023a0:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 80023a4:	f003 0301 	and.w	r3, r3, #1
 80023a8:	613b      	str	r3, [r7, #16]
 80023aa:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 80023ac:	4b50      	ldr	r3, [pc, #320]	; (80024f0 <MX_GPIO_Init+0x1b4>)
 80023ae:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 80023b2:	4a4f      	ldr	r2, [pc, #316]	; (80024f0 <MX_GPIO_Init+0x1b4>)
 80023b4:	f043 0302 	orr.w	r3, r3, #2
 80023b8:	f8c2 30e0 	str.w	r3, [r2, #224]	; 0xe0
 80023bc:	4b4c      	ldr	r3, [pc, #304]	; (80024f0 <MX_GPIO_Init+0x1b4>)
 80023be:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 80023c2:	f003 0302 	and.w	r3, r3, #2
 80023c6:	60fb      	str	r3, [r7, #12]
 80023c8:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 80023ca:	4b49      	ldr	r3, [pc, #292]	; (80024f0 <MX_GPIO_Init+0x1b4>)
 80023cc:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 80023d0:	4a47      	ldr	r2, [pc, #284]	; (80024f0 <MX_GPIO_Init+0x1b4>)
 80023d2:	f043 0308 	orr.w	r3, r3, #8
 80023d6:	f8c2 30e0 	str.w	r3, [r2, #224]	; 0xe0
 80023da:	4b45      	ldr	r3, [pc, #276]	; (80024f0 <MX_GPIO_Init+0x1b4>)
 80023dc:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 80023e0:	f003 0308 	and.w	r3, r3, #8
 80023e4:	60bb      	str	r3, [r7, #8]
 80023e6:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOE_CLK_ENABLE();
 80023e8:	4b41      	ldr	r3, [pc, #260]	; (80024f0 <MX_GPIO_Init+0x1b4>)
 80023ea:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 80023ee:	4a40      	ldr	r2, [pc, #256]	; (80024f0 <MX_GPIO_Init+0x1b4>)
 80023f0:	f043 0310 	orr.w	r3, r3, #16
 80023f4:	f8c2 30e0 	str.w	r3, [r2, #224]	; 0xe0
 80023f8:	4b3d      	ldr	r3, [pc, #244]	; (80024f0 <MX_GPIO_Init+0x1b4>)
 80023fa:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 80023fe:	f003 0310 	and.w	r3, r3, #16
 8002402:	607b      	str	r3, [r7, #4]
 8002404:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(SPI_CS_GPIO_Port, SPI_CS_Pin, GPIO_PIN_RESET);
 8002406:	2200      	movs	r2, #0
 8002408:	2110      	movs	r1, #16
 800240a:	483a      	ldr	r0, [pc, #232]	; (80024f4 <MX_GPIO_Init+0x1b8>)
 800240c:	f003 f932 	bl	8005674 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(LD1_Green_GPIO_Port, LD1_Green_Pin, GPIO_PIN_RESET);
 8002410:	2200      	movs	r2, #0
 8002412:	2101      	movs	r1, #1
 8002414:	4838      	ldr	r0, [pc, #224]	; (80024f8 <MX_GPIO_Init+0x1bc>)
 8002416:	f003 f92d 	bl	8005674 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOD, GPIO_PIN_14|GPIO_PIN_15, GPIO_PIN_RESET);
 800241a:	2200      	movs	r2, #0
 800241c:	f44f 4140 	mov.w	r1, #49152	; 0xc000
 8002420:	4836      	ldr	r0, [pc, #216]	; (80024fc <MX_GPIO_Init+0x1c0>)
 8002422:	f003 f927 	bl	8005674 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(CSN_Pin_GPIO_Port, CSN_Pin_Pin, GPIO_PIN_RESET);
 8002426:	2200      	movs	r2, #0
 8002428:	f44f 7180 	mov.w	r1, #256	; 0x100
 800242c:	4834      	ldr	r0, [pc, #208]	; (8002500 <MX_GPIO_Init+0x1c4>)
 800242e:	f003 f921 	bl	8005674 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(LD2_yellow_GPIO_Port, LD2_yellow_Pin, GPIO_PIN_RESET);
 8002432:	2200      	movs	r2, #0
 8002434:	2102      	movs	r1, #2
 8002436:	4833      	ldr	r0, [pc, #204]	; (8002504 <MX_GPIO_Init+0x1c8>)
 8002438:	f003 f91c 	bl	8005674 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = SPI_CS_Pin;
 800243c:	2310      	movs	r3, #16
 800243e:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8002440:	2301      	movs	r3, #1
 8002442:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002444:	2300      	movs	r3, #0
 8002446:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002448:	2300      	movs	r3, #0
 800244a:	62bb      	str	r3, [r7, #40]	; 0x28
  HAL_GPIO_Init(SPI_CS_GPIO_Port, &GPIO_InitStruct);
 800244c:	f107 031c 	add.w	r3, r7, #28
 8002450:	4619      	mov	r1, r3
 8002452:	4828      	ldr	r0, [pc, #160]	; (80024f4 <MX_GPIO_Init+0x1b8>)
 8002454:	f002 ff5e 	bl	8005314 <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = LD1_Green_Pin;
 8002458:	2301      	movs	r3, #1
 800245a:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800245c:	2301      	movs	r3, #1
 800245e:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002460:	2300      	movs	r3, #0
 8002462:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002464:	2300      	movs	r3, #0
 8002466:	62bb      	str	r3, [r7, #40]	; 0x28
  HAL_GPIO_Init(LD1_Green_GPIO_Port, &GPIO_InitStruct);
 8002468:	f107 031c 	add.w	r3, r7, #28
 800246c:	4619      	mov	r1, r3
 800246e:	4822      	ldr	r0, [pc, #136]	; (80024f8 <MX_GPIO_Init+0x1bc>)
 8002470:	f002 ff50 	bl	8005314 <HAL_GPIO_Init>

  /*Configure GPIO pins : PD14 PD15 */
  GPIO_InitStruct.Pin = GPIO_PIN_14|GPIO_PIN_15;
 8002474:	f44f 4340 	mov.w	r3, #49152	; 0xc000
 8002478:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800247a:	2301      	movs	r3, #1
 800247c:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800247e:	2300      	movs	r3, #0
 8002480:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002482:	2300      	movs	r3, #0
 8002484:	62bb      	str	r3, [r7, #40]	; 0x28
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8002486:	f107 031c 	add.w	r3, r7, #28
 800248a:	4619      	mov	r1, r3
 800248c:	481b      	ldr	r0, [pc, #108]	; (80024fc <MX_GPIO_Init+0x1c0>)
 800248e:	f002 ff41 	bl	8005314 <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = CSN_Pin_Pin;
 8002492:	f44f 7380 	mov.w	r3, #256	; 0x100
 8002496:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8002498:	2301      	movs	r3, #1
 800249a:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800249c:	2300      	movs	r3, #0
 800249e:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80024a0:	2300      	movs	r3, #0
 80024a2:	62bb      	str	r3, [r7, #40]	; 0x28
  HAL_GPIO_Init(CSN_Pin_GPIO_Port, &GPIO_InitStruct);
 80024a4:	f107 031c 	add.w	r3, r7, #28
 80024a8:	4619      	mov	r1, r3
 80024aa:	4815      	ldr	r0, [pc, #84]	; (8002500 <MX_GPIO_Init+0x1c4>)
 80024ac:	f002 ff32 	bl	8005314 <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = CE_Pin_Pin;
 80024b0:	f44f 7300 	mov.w	r3, #512	; 0x200
 80024b4:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 80024b6:	2300      	movs	r3, #0
 80024b8:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80024ba:	2300      	movs	r3, #0
 80024bc:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_GPIO_Init(CE_Pin_GPIO_Port, &GPIO_InitStruct);
 80024be:	f107 031c 	add.w	r3, r7, #28
 80024c2:	4619      	mov	r1, r3
 80024c4:	480e      	ldr	r0, [pc, #56]	; (8002500 <MX_GPIO_Init+0x1c4>)
 80024c6:	f002 ff25 	bl	8005314 <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = LD2_yellow_Pin;
 80024ca:	2302      	movs	r3, #2
 80024cc:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80024ce:	2301      	movs	r3, #1
 80024d0:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80024d2:	2300      	movs	r3, #0
 80024d4:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80024d6:	2300      	movs	r3, #0
 80024d8:	62bb      	str	r3, [r7, #40]	; 0x28
  HAL_GPIO_Init(LD2_yellow_GPIO_Port, &GPIO_InitStruct);
 80024da:	f107 031c 	add.w	r3, r7, #28
 80024de:	4619      	mov	r1, r3
 80024e0:	4808      	ldr	r0, [pc, #32]	; (8002504 <MX_GPIO_Init+0x1c8>)
 80024e2:	f002 ff17 	bl	8005314 <HAL_GPIO_Init>

}
 80024e6:	bf00      	nop
 80024e8:	3730      	adds	r7, #48	; 0x30
 80024ea:	46bd      	mov	sp, r7
 80024ec:	bd80      	pop	{r7, pc}
 80024ee:	bf00      	nop
 80024f0:	58024400 	.word	0x58024400
 80024f4:	58020000 	.word	0x58020000
 80024f8:	58020400 	.word	0x58020400
 80024fc:	58020c00 	.word	0x58020c00
 8002500:	58020800 	.word	0x58020800
 8002504:	58021000 	.word	0x58021000

08002508 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8002508:	b580      	push	{r7, lr}
 800250a:	b082      	sub	sp, #8
 800250c:	af00      	add	r7, sp, #0
  int32_t timeout;
/* USER CODE END Boot_Mode_Sequence_0 */

/* USER CODE BEGIN Boot_Mode_Sequence_1 */
  /* Wait until CPU2 boots and enters in stop mode or timeout*/
  timeout = 0xFFFF;
 800250e:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8002512:	607b      	str	r3, [r7, #4]
  while((__HAL_RCC_GET_FLAG(RCC_FLAG_D2CKRDY) != RESET) && (timeout-- > 0));
 8002514:	bf00      	nop
 8002516:	4b2a      	ldr	r3, [pc, #168]	; (80025c0 <main+0xb8>)
 8002518:	681b      	ldr	r3, [r3, #0]
 800251a:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 800251e:	2b00      	cmp	r3, #0
 8002520:	d004      	beq.n	800252c <main+0x24>
 8002522:	687b      	ldr	r3, [r7, #4]
 8002524:	1e5a      	subs	r2, r3, #1
 8002526:	607a      	str	r2, [r7, #4]
 8002528:	2b00      	cmp	r3, #0
 800252a:	dcf4      	bgt.n	8002516 <main+0xe>
  if ( timeout < 0 )
 800252c:	687b      	ldr	r3, [r7, #4]
 800252e:	2b00      	cmp	r3, #0
 8002530:	da01      	bge.n	8002536 <main+0x2e>
  {
  Error_Handler();
 8002532:	f000 f8c3 	bl	80026bc <Error_Handler>
  }
/* USER CODE END Boot_Mode_Sequence_1 */
  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8002536:	f001 ffcf 	bl	80044d8 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 800253a:	f000 f843 	bl	80025c4 <SystemClock_Config>
/* USER CODE BEGIN Boot_Mode_Sequence_2 */
/* When system initialization is finished, Cortex-M7 will release Cortex-M4 by means of
HSEM notification */
/*HW semaphore Clock enable*/
__HAL_RCC_HSEM_CLK_ENABLE();
 800253e:	4b20      	ldr	r3, [pc, #128]	; (80025c0 <main+0xb8>)
 8002540:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8002544:	4a1e      	ldr	r2, [pc, #120]	; (80025c0 <main+0xb8>)
 8002546:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
 800254a:	f8c2 30e0 	str.w	r3, [r2, #224]	; 0xe0
 800254e:	4b1c      	ldr	r3, [pc, #112]	; (80025c0 <main+0xb8>)
 8002550:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8002554:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8002558:	603b      	str	r3, [r7, #0]
 800255a:	683b      	ldr	r3, [r7, #0]
/*Take HSEM */
HAL_HSEM_FastTake(HSEM_ID_0);
 800255c:	2000      	movs	r0, #0
 800255e:	f003 f8a3 	bl	80056a8 <HAL_HSEM_FastTake>
/*Release HSEM in order to notify the CPU2(CM4)*/
HAL_HSEM_Release(HSEM_ID_0,0);
 8002562:	2100      	movs	r1, #0
 8002564:	2000      	movs	r0, #0
 8002566:	f003 f8b9 	bl	80056dc <HAL_HSEM_Release>
/* wait until CPU2 wakes up from stop mode */
timeout = 0xFFFF;
 800256a:	f64f 73ff 	movw	r3, #65535	; 0xffff
 800256e:	607b      	str	r3, [r7, #4]
while((__HAL_RCC_GET_FLAG(RCC_FLAG_D2CKRDY) == RESET) && (timeout-- > 0));
 8002570:	bf00      	nop
 8002572:	4b13      	ldr	r3, [pc, #76]	; (80025c0 <main+0xb8>)
 8002574:	681b      	ldr	r3, [r3, #0]
 8002576:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 800257a:	2b00      	cmp	r3, #0
 800257c:	d104      	bne.n	8002588 <main+0x80>
 800257e:	687b      	ldr	r3, [r7, #4]
 8002580:	1e5a      	subs	r2, r3, #1
 8002582:	607a      	str	r2, [r7, #4]
 8002584:	2b00      	cmp	r3, #0
 8002586:	dcf4      	bgt.n	8002572 <main+0x6a>
if ( timeout < 0 )
 8002588:	687b      	ldr	r3, [r7, #4]
 800258a:	2b00      	cmp	r3, #0
 800258c:	da01      	bge.n	8002592 <main+0x8a>
{
Error_Handler();
 800258e:	f000 f895 	bl	80026bc <Error_Handler>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8002592:	f7ff fed3 	bl	800233c <MX_GPIO_Init>
  MX_SPI1_Init();
 8002596:	f000 fee7 	bl	8003368 <MX_SPI1_Init>
  MX_USART3_UART_Init();
 800259a:	f001 fec1 	bl	8004320 <MX_USART3_UART_Init>
  MX_SPI2_Init();
 800259e:	f000 ff3b 	bl	8003418 <MX_SPI2_Init>
  MX_TIM2_Init();
 80025a2:	f001 fd37 	bl	8004014 <MX_TIM2_Init>
  MX_TIM3_Init();
 80025a6:	f001 fdab 	bl	8004100 <MX_TIM3_Init>
  MX_SPI3_Init();
 80025aa:	f000 ff8b 	bl	80034c4 <MX_SPI3_Init>
  MX_FDCAN1_Init();
 80025ae:	f7ff faa3 	bl	8001af8 <MX_FDCAN1_Init>
  /* USER CODE BEGIN 2 */

  /* USER CODE END 2 */

  /* Init scheduler */
  osKernelInitialize();  /* Call init function for freertos objects (in freertos.c) */
 80025b2:	f008 fd97 	bl	800b0e4 <osKernelInitialize>
  MX_FREERTOS_Init();
 80025b6:	f7ff fb71 	bl	8001c9c <MX_FREERTOS_Init>

  /* Start scheduler */
  osKernelStart();
 80025ba:	f008 fdb7 	bl	800b12c <osKernelStart>

  /* We should never get here as control is now taken by the scheduler */
  /* Infinite loop */
  /* USER CODE BEGIN WHILE */

  while (1)
 80025be:	e7fe      	b.n	80025be <main+0xb6>
 80025c0:	58024400 	.word	0x58024400

080025c4 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 80025c4:	b580      	push	{r7, lr}
 80025c6:	b09c      	sub	sp, #112	; 0x70
 80025c8:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 80025ca:	f107 0324 	add.w	r3, r7, #36	; 0x24
 80025ce:	224c      	movs	r2, #76	; 0x4c
 80025d0:	2100      	movs	r1, #0
 80025d2:	4618      	mov	r0, r3
 80025d4:	f00c f865 	bl	800e6a2 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 80025d8:	1d3b      	adds	r3, r7, #4
 80025da:	2220      	movs	r2, #32
 80025dc:	2100      	movs	r1, #0
 80025de:	4618      	mov	r0, r3
 80025e0:	f00c f85f 	bl	800e6a2 <memset>

  /** Supply configuration update enable
  */
  HAL_PWREx_ConfigSupply(PWR_DIRECT_SMPS_SUPPLY);
 80025e4:	2004      	movs	r0, #4
 80025e6:	f003 f88d 	bl	8005704 <HAL_PWREx_ConfigSupply>

  /** Configure the main internal regulator output voltage
  */
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE0);
 80025ea:	2300      	movs	r3, #0
 80025ec:	603b      	str	r3, [r7, #0]
 80025ee:	4b31      	ldr	r3, [pc, #196]	; (80026b4 <SystemClock_Config+0xf0>)
 80025f0:	699b      	ldr	r3, [r3, #24]
 80025f2:	4a30      	ldr	r2, [pc, #192]	; (80026b4 <SystemClock_Config+0xf0>)
 80025f4:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 80025f8:	6193      	str	r3, [r2, #24]
 80025fa:	4b2e      	ldr	r3, [pc, #184]	; (80026b4 <SystemClock_Config+0xf0>)
 80025fc:	699b      	ldr	r3, [r3, #24]
 80025fe:	f403 4340 	and.w	r3, r3, #49152	; 0xc000
 8002602:	603b      	str	r3, [r7, #0]
 8002604:	4b2c      	ldr	r3, [pc, #176]	; (80026b8 <SystemClock_Config+0xf4>)
 8002606:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002608:	4a2b      	ldr	r2, [pc, #172]	; (80026b8 <SystemClock_Config+0xf4>)
 800260a:	f043 0301 	orr.w	r3, r3, #1
 800260e:	62d3      	str	r3, [r2, #44]	; 0x2c
 8002610:	4b29      	ldr	r3, [pc, #164]	; (80026b8 <SystemClock_Config+0xf4>)
 8002612:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002614:	f003 0301 	and.w	r3, r3, #1
 8002618:	603b      	str	r3, [r7, #0]
 800261a:	683b      	ldr	r3, [r7, #0]

  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_VOSRDY)) {}
 800261c:	bf00      	nop
 800261e:	4b25      	ldr	r3, [pc, #148]	; (80026b4 <SystemClock_Config+0xf0>)
 8002620:	699b      	ldr	r3, [r3, #24]
 8002622:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 8002626:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 800262a:	d1f8      	bne.n	800261e <SystemClock_Config+0x5a>

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 800262c:	2302      	movs	r3, #2
 800262e:	627b      	str	r3, [r7, #36]	; 0x24
  RCC_OscInitStruct.HSIState = RCC_HSI_DIV1;
 8002630:	2301      	movs	r3, #1
 8002632:	633b      	str	r3, [r7, #48]	; 0x30
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8002634:	2340      	movs	r3, #64	; 0x40
 8002636:	637b      	str	r3, [r7, #52]	; 0x34
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8002638:	2302      	movs	r3, #2
 800263a:	64bb      	str	r3, [r7, #72]	; 0x48
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 800263c:	2300      	movs	r3, #0
 800263e:	64fb      	str	r3, [r7, #76]	; 0x4c
  RCC_OscInitStruct.PLL.PLLM = 4;
 8002640:	2304      	movs	r3, #4
 8002642:	653b      	str	r3, [r7, #80]	; 0x50
  RCC_OscInitStruct.PLL.PLLN = 60;
 8002644:	233c      	movs	r3, #60	; 0x3c
 8002646:	657b      	str	r3, [r7, #84]	; 0x54
  RCC_OscInitStruct.PLL.PLLP = 2;
 8002648:	2302      	movs	r3, #2
 800264a:	65bb      	str	r3, [r7, #88]	; 0x58
  RCC_OscInitStruct.PLL.PLLQ = 24;
 800264c:	2318      	movs	r3, #24
 800264e:	65fb      	str	r3, [r7, #92]	; 0x5c
  RCC_OscInitStruct.PLL.PLLR = 2;
 8002650:	2302      	movs	r3, #2
 8002652:	663b      	str	r3, [r7, #96]	; 0x60
  RCC_OscInitStruct.PLL.PLLRGE = RCC_PLL1VCIRANGE_3;
 8002654:	230c      	movs	r3, #12
 8002656:	667b      	str	r3, [r7, #100]	; 0x64
  RCC_OscInitStruct.PLL.PLLVCOSEL = RCC_PLL1VCOWIDE;
 8002658:	2300      	movs	r3, #0
 800265a:	66bb      	str	r3, [r7, #104]	; 0x68
  RCC_OscInitStruct.PLL.PLLFRACN = 0;
 800265c:	2300      	movs	r3, #0
 800265e:	66fb      	str	r3, [r7, #108]	; 0x6c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8002660:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8002664:	4618      	mov	r0, r3
 8002666:	f003 f8a7 	bl	80057b8 <HAL_RCC_OscConfig>
 800266a:	4603      	mov	r3, r0
 800266c:	2b00      	cmp	r3, #0
 800266e:	d001      	beq.n	8002674 <SystemClock_Config+0xb0>
  {
    Error_Handler();
 8002670:	f000 f824 	bl	80026bc <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8002674:	233f      	movs	r3, #63	; 0x3f
 8002676:	607b      	str	r3, [r7, #4]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2
                              |RCC_CLOCKTYPE_D3PCLK1|RCC_CLOCKTYPE_D1PCLK1;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8002678:	2303      	movs	r3, #3
 800267a:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.SYSCLKDivider = RCC_SYSCLK_DIV1;
 800267c:	2300      	movs	r3, #0
 800267e:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_HCLK_DIV2;
 8002680:	2308      	movs	r3, #8
 8002682:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB3CLKDivider = RCC_APB3_DIV2;
 8002684:	2340      	movs	r3, #64	; 0x40
 8002686:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_APB1_DIV2;
 8002688:	2340      	movs	r3, #64	; 0x40
 800268a:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_APB2_DIV2;
 800268c:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8002690:	61fb      	str	r3, [r7, #28]
  RCC_ClkInitStruct.APB4CLKDivider = RCC_APB4_DIV2;
 8002692:	2340      	movs	r3, #64	; 0x40
 8002694:	623b      	str	r3, [r7, #32]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_4) != HAL_OK)
 8002696:	1d3b      	adds	r3, r7, #4
 8002698:	2104      	movs	r1, #4
 800269a:	4618      	mov	r0, r3
 800269c:	f003 fcba 	bl	8006014 <HAL_RCC_ClockConfig>
 80026a0:	4603      	mov	r3, r0
 80026a2:	2b00      	cmp	r3, #0
 80026a4:	d001      	beq.n	80026aa <SystemClock_Config+0xe6>
  {
    Error_Handler();
 80026a6:	f000 f809 	bl	80026bc <Error_Handler>
  }
}
 80026aa:	bf00      	nop
 80026ac:	3770      	adds	r7, #112	; 0x70
 80026ae:	46bd      	mov	sp, r7
 80026b0:	bd80      	pop	{r7, pc}
 80026b2:	bf00      	nop
 80026b4:	58024800 	.word	0x58024800
 80026b8:	58000400 	.word	0x58000400

080026bc <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 80026bc:	b480      	push	{r7}
 80026be:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 80026c0:	b672      	cpsid	i
}
 80026c2:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 80026c4:	e7fe      	b.n	80026c4 <Error_Handler+0x8>

080026c6 <initMPU9250>:
#include "spi.h"
#include "stm32h7xx_hal.h"
#include "myprintf.h"

void initMPU9250(struct mpu9250 * mpu9250, uint8_t Ascale, uint8_t Gscale, uint8_t sampleRate)
{
 80026c6:	b580      	push	{r7, lr}
 80026c8:	b086      	sub	sp, #24
 80026ca:	af00      	add	r7, sp, #0
 80026cc:	6078      	str	r0, [r7, #4]
 80026ce:	4608      	mov	r0, r1
 80026d0:	4611      	mov	r1, r2
 80026d2:	461a      	mov	r2, r3
 80026d4:	4603      	mov	r3, r0
 80026d6:	70fb      	strb	r3, [r7, #3]
 80026d8:	460b      	mov	r3, r1
 80026da:	70bb      	strb	r3, [r7, #2]
 80026dc:	4613      	mov	r3, r2
 80026de:	707b      	strb	r3, [r7, #1]
  for (int i = 0 ; i < 3 ; i++){
 80026e0:	2300      	movs	r3, #0
 80026e2:	617b      	str	r3, [r7, #20]
 80026e4:	e040      	b.n	8002768 <initMPU9250+0xa2>
    for(int j = 0 ; j < filt_size ; j++){
 80026e6:	2300      	movs	r3, #0
 80026e8:	613b      	str	r3, [r7, #16]
 80026ea:	e01d      	b.n	8002728 <initMPU9250+0x62>
      mpu9250->accBuff[i][j] = 0;
 80026ec:	6879      	ldr	r1, [r7, #4]
 80026ee:	697a      	ldr	r2, [r7, #20]
 80026f0:	4613      	mov	r3, r2
 80026f2:	009b      	lsls	r3, r3, #2
 80026f4:	4413      	add	r3, r2
 80026f6:	693a      	ldr	r2, [r7, #16]
 80026f8:	4413      	add	r3, r2
 80026fa:	330e      	adds	r3, #14
 80026fc:	009b      	lsls	r3, r3, #2
 80026fe:	440b      	add	r3, r1
 8002700:	f04f 0200 	mov.w	r2, #0
 8002704:	601a      	str	r2, [r3, #0]
      mpu9250->gyroBuff[i][j] = 0;
 8002706:	6879      	ldr	r1, [r7, #4]
 8002708:	697a      	ldr	r2, [r7, #20]
 800270a:	4613      	mov	r3, r2
 800270c:	009b      	lsls	r3, r3, #2
 800270e:	4413      	add	r3, r2
 8002710:	693a      	ldr	r2, [r7, #16]
 8002712:	4413      	add	r3, r2
 8002714:	331c      	adds	r3, #28
 8002716:	009b      	lsls	r3, r3, #2
 8002718:	440b      	add	r3, r1
 800271a:	3304      	adds	r3, #4
 800271c:	f04f 0200 	mov.w	r2, #0
 8002720:	601a      	str	r2, [r3, #0]
    for(int j = 0 ; j < filt_size ; j++){
 8002722:	693b      	ldr	r3, [r7, #16]
 8002724:	3301      	adds	r3, #1
 8002726:	613b      	str	r3, [r7, #16]
 8002728:	693b      	ldr	r3, [r7, #16]
 800272a:	2b04      	cmp	r3, #4
 800272c:	ddde      	ble.n	80026ec <initMPU9250+0x26>
    }
    mpu9250->acc[i] = 0;
 800272e:	687a      	ldr	r2, [r7, #4]
 8002730:	697b      	ldr	r3, [r7, #20]
 8002732:	3306      	adds	r3, #6
 8002734:	009b      	lsls	r3, r3, #2
 8002736:	4413      	add	r3, r2
 8002738:	3304      	adds	r3, #4
 800273a:	f04f 0200 	mov.w	r2, #0
 800273e:	601a      	str	r2, [r3, #0]
    mpu9250->gyro[i] = 0;
 8002740:	687a      	ldr	r2, [r7, #4]
 8002742:	697b      	ldr	r3, [r7, #20]
 8002744:	330a      	adds	r3, #10
 8002746:	009b      	lsls	r3, r3, #2
 8002748:	4413      	add	r3, r2
 800274a:	f04f 0200 	mov.w	r2, #0
 800274e:	601a      	str	r2, [r3, #0]
    mpu9250->pose[i] = 0;
 8002750:	687a      	ldr	r2, [r7, #4]
 8002752:	697b      	ldr	r3, [r7, #20]
 8002754:	332c      	adds	r3, #44	; 0x2c
 8002756:	009b      	lsls	r3, r3, #2
 8002758:	4413      	add	r3, r2
 800275a:	3304      	adds	r3, #4
 800275c:	f04f 0200 	mov.w	r2, #0
 8002760:	601a      	str	r2, [r3, #0]
  for (int i = 0 ; i < 3 ; i++){
 8002762:	697b      	ldr	r3, [r7, #20]
 8002764:	3301      	adds	r3, #1
 8002766:	617b      	str	r3, [r7, #20]
 8002768:	697b      	ldr	r3, [r7, #20]
 800276a:	2b02      	cmp	r3, #2
 800276c:	ddbb      	ble.n	80026e6 <initMPU9250+0x20>
  }

  mpu9250->buffPointer = 0;
 800276e:	687b      	ldr	r3, [r7, #4]
 8002770:	2200      	movs	r2, #0
 8002772:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

	uint8_t c;
 // wake up device
  mpu9250_write_reg(PWR_MGMT_1, 0x00); // Clear sleep mode bit (6), enable all sensors
 8002776:	2100      	movs	r1, #0
 8002778:	206b      	movs	r0, #107	; 0x6b
 800277a:	f000 fff5 	bl	8003768 <mpu9250_write_reg>
  HAL_Delay(100); // Wait for all registers to reset
 800277e:	2064      	movs	r0, #100	; 0x64
 8002780:	f001 ff3c 	bl	80045fc <HAL_Delay>

 // get stable time source
  mpu9250_write_reg(PWR_MGMT_1, 0x01);  // Auto select clock source to be PLL gyroscope reference if ready else
 8002784:	2101      	movs	r1, #1
 8002786:	206b      	movs	r0, #107	; 0x6b
 8002788:	f000 ffee 	bl	8003768 <mpu9250_write_reg>
  HAL_Delay(200);
 800278c:	20c8      	movs	r0, #200	; 0xc8
 800278e:	f001 ff35 	bl	80045fc <HAL_Delay>
 // Disable FSYNC and set thermometer and gyro bandwidth to 41 and 42 Hz, respectively;
 // minimum HAL_HAL_Delay time for this setting is 5.9 ms, which means sensor fusion update rates cannot
 // be higher than 1 / 0.0059 = 170 Hz
 // DLPF_CFG = bits 2:0 = 011; this limits the sample rate to 1000 Hz for both
 // With the MPU9250, it is possible to get gyro sample rates of 32 kHz (!), 8 kHz, or 1 kHz
  mpu9250_write_reg(CONFIG, 0x03);
 8002792:	2103      	movs	r1, #3
 8002794:	201a      	movs	r0, #26
 8002796:	f000 ffe7 	bl	8003768 <mpu9250_write_reg>

 // Set sample rate = gyroscope output rate/(1 + SMPLRT_DIV)
  mpu9250_write_reg(SMPLRT_DIV, sampleRate);  // Use a 200 Hz rate; a rate consistent with the filter update rate
 800279a:	787b      	ldrb	r3, [r7, #1]
 800279c:	4619      	mov	r1, r3
 800279e:	2019      	movs	r0, #25
 80027a0:	f000 ffe2 	bl	8003768 <mpu9250_write_reg>
                                                       // determined inset in CONFIG above

 // Set gyroscope full scale range
 // Range selects FS_SEL and AFS_SEL are 0 - 3, so 2-bit values are left-shifted into positions 4:3
  mpu9250_read_reg(GYRO_CONFIG, &c,sizeof(c)); // get current GYRO_CONFIG register value
 80027a4:	f107 030f 	add.w	r3, r7, #15
 80027a8:	2201      	movs	r2, #1
 80027aa:	4619      	mov	r1, r3
 80027ac:	201b      	movs	r0, #27
 80027ae:	f001 f801 	bl	80037b4 <mpu9250_read_reg>
 // c = c & ~0xE0; // Clear self-test bits [7:5]
  c = c & ~0x02; // Clear Fchoice bits [1:0]
 80027b2:	7bfb      	ldrb	r3, [r7, #15]
 80027b4:	f023 0302 	bic.w	r3, r3, #2
 80027b8:	b2db      	uxtb	r3, r3
 80027ba:	73fb      	strb	r3, [r7, #15]
  c = c & ~0x18; // Clear AFS bits [4:3]
 80027bc:	7bfb      	ldrb	r3, [r7, #15]
 80027be:	f023 0318 	bic.w	r3, r3, #24
 80027c2:	b2db      	uxtb	r3, r3
 80027c4:	73fb      	strb	r3, [r7, #15]
  c = c | Gscale << 3; // Set full scale range for the gyro
 80027c6:	78bb      	ldrb	r3, [r7, #2]
 80027c8:	00db      	lsls	r3, r3, #3
 80027ca:	b25a      	sxtb	r2, r3
 80027cc:	7bfb      	ldrb	r3, [r7, #15]
 80027ce:	b25b      	sxtb	r3, r3
 80027d0:	4313      	orrs	r3, r2
 80027d2:	b25b      	sxtb	r3, r3
 80027d4:	b2db      	uxtb	r3, r3
 80027d6:	73fb      	strb	r3, [r7, #15]
 // c =| 0x00; // Set Fchoice for the gyro to 11 by writing its inverse to bits 1:0 of GYRO_CONFIG
  mpu9250_write_reg(GYRO_CONFIG, c ); // Write new GYRO_CONFIG value to register
 80027d8:	7bfb      	ldrb	r3, [r7, #15]
 80027da:	4619      	mov	r1, r3
 80027dc:	201b      	movs	r0, #27
 80027de:	f000 ffc3 	bl	8003768 <mpu9250_write_reg>

 // Set accelerometer full-scale range configuration
  mpu9250_read_reg(ACCEL_CONFIG, &c, sizeof(c)); // get current ACCEL_CONFIG register value
 80027e2:	f107 030f 	add.w	r3, r7, #15
 80027e6:	2201      	movs	r2, #1
 80027e8:	4619      	mov	r1, r3
 80027ea:	201c      	movs	r0, #28
 80027ec:	f000 ffe2 	bl	80037b4 <mpu9250_read_reg>
 // c = c & ~0xE0; // Clear self-test bits [7:5]
  c = c & ~0x18;  // Clear AFS bits [4:3]
 80027f0:	7bfb      	ldrb	r3, [r7, #15]
 80027f2:	f023 0318 	bic.w	r3, r3, #24
 80027f6:	b2db      	uxtb	r3, r3
 80027f8:	73fb      	strb	r3, [r7, #15]
  c = c | Ascale << 3; // Set full scale range for the accelerometer
 80027fa:	78fb      	ldrb	r3, [r7, #3]
 80027fc:	00db      	lsls	r3, r3, #3
 80027fe:	b25a      	sxtb	r2, r3
 8002800:	7bfb      	ldrb	r3, [r7, #15]
 8002802:	b25b      	sxtb	r3, r3
 8002804:	4313      	orrs	r3, r2
 8002806:	b25b      	sxtb	r3, r3
 8002808:	b2db      	uxtb	r3, r3
 800280a:	73fb      	strb	r3, [r7, #15]
  mpu9250_write_reg(ACCEL_CONFIG, c); // Write new ACCEL_CONFIG register value
 800280c:	7bfb      	ldrb	r3, [r7, #15]
 800280e:	4619      	mov	r1, r3
 8002810:	201c      	movs	r0, #28
 8002812:	f000 ffa9 	bl	8003768 <mpu9250_write_reg>

 // Set accelerometer sample rate configuration
 // It is possible to get a 4 kHz sample rate from the accelerometer by choosing 1 for
 // accel_fchoice_b bit [3]; in this case the bandwidth is 1.13 kHz
  mpu9250_read_reg(ACCEL_CONFIG2, &c, sizeof(c)); // get current ACCEL_CONFIG2 register value
 8002816:	f107 030f 	add.w	r3, r7, #15
 800281a:	2201      	movs	r2, #1
 800281c:	4619      	mov	r1, r3
 800281e:	201d      	movs	r0, #29
 8002820:	f000 ffc8 	bl	80037b4 <mpu9250_read_reg>
  c = c & ~0x0F; // Clear accel_fchoice_b (bit 3) and A_DLPFG (bits [2:0])
 8002824:	7bfb      	ldrb	r3, [r7, #15]
 8002826:	f023 030f 	bic.w	r3, r3, #15
 800282a:	b2db      	uxtb	r3, r3
 800282c:	73fb      	strb	r3, [r7, #15]
  c = c | 0x03;  // Set accelerometer rate to 1 kHz and bandwidth to 41 Hz
 800282e:	7bfb      	ldrb	r3, [r7, #15]
 8002830:	f043 0303 	orr.w	r3, r3, #3
 8002834:	b2db      	uxtb	r3, r3
 8002836:	73fb      	strb	r3, [r7, #15]
  mpu9250_write_reg(ACCEL_CONFIG2, c); // Write new ACCEL_CONFIG2 register value
 8002838:	7bfb      	ldrb	r3, [r7, #15]
 800283a:	4619      	mov	r1, r3
 800283c:	201d      	movs	r0, #29
 800283e:	f000 ff93 	bl	8003768 <mpu9250_write_reg>
  // Configure Interrupts and Bypass Enable
  // Set interrupt pin active high, push-pull, hold interrupt pin level HIGH until interrupt cleared,
  // clear on read of INT_STATUS, and enable I2C_BYPASS_EN so additional chips
  // can join the I2C bus and all can be controlled by the Arduino as master
//   mpu9250_write_reg(INT_PIN_CFG, 0x22);
   mpu9250_write_reg(INT_PIN_CFG, 0x12);  // INT is 50 microsecond pulse and any read to clear
 8002842:	2112      	movs	r1, #18
 8002844:	2037      	movs	r0, #55	; 0x37
 8002846:	f000 ff8f 	bl	8003768 <mpu9250_write_reg>
   mpu9250_write_reg(INT_ENABLE, 0x01);  // Enable data ready (bit 0) interrupt
 800284a:	2101      	movs	r1, #1
 800284c:	2038      	movs	r0, #56	; 0x38
 800284e:	f000 ff8b 	bl	8003768 <mpu9250_write_reg>
   HAL_Delay(100);
 8002852:	2064      	movs	r0, #100	; 0x64
 8002854:	f001 fed2 	bl	80045fc <HAL_Delay>
}
 8002858:	bf00      	nop
 800285a:	3718      	adds	r7, #24
 800285c:	46bd      	mov	sp, r7
 800285e:	bd80      	pop	{r7, pc}

08002860 <calibrateMPU9250>:

void calibrateMPU9250(float * dest1, float * dest2)
{
 8002860:	b580      	push	{r7, lr}
 8002862:	b098      	sub	sp, #96	; 0x60
 8002864:	af00      	add	r7, sp, #0
 8002866:	6078      	str	r0, [r7, #4]
 8002868:	6039      	str	r1, [r7, #0]
  uint8_t data[12]; // data array to hold accelerometer and gyro x, y, z, data
  uint16_t ii, packet_count, fifo_count;
  int32_t gyro_bias[3]  = {0, 0, 0}, accel_bias[3] = {0, 0, 0};
 800286a:	2300      	movs	r3, #0
 800286c:	63bb      	str	r3, [r7, #56]	; 0x38
 800286e:	2300      	movs	r3, #0
 8002870:	63fb      	str	r3, [r7, #60]	; 0x3c
 8002872:	2300      	movs	r3, #0
 8002874:	643b      	str	r3, [r7, #64]	; 0x40
 8002876:	2300      	movs	r3, #0
 8002878:	62fb      	str	r3, [r7, #44]	; 0x2c
 800287a:	2300      	movs	r3, #0
 800287c:	633b      	str	r3, [r7, #48]	; 0x30
 800287e:	2300      	movs	r3, #0
 8002880:	637b      	str	r3, [r7, #52]	; 0x34

 // reset device
  mpu9250_write_reg(PWR_MGMT_1, 0x80); // Write a one to bit 7 reset bit; toggle reset device
 8002882:	2180      	movs	r1, #128	; 0x80
 8002884:	206b      	movs	r0, #107	; 0x6b
 8002886:	f000 ff6f 	bl	8003768 <mpu9250_write_reg>
  HAL_Delay(100);
 800288a:	2064      	movs	r0, #100	; 0x64
 800288c:	f001 feb6 	bl	80045fc <HAL_Delay>

 // get stable time source; Auto select clock source to be PLL gyroscope reference if ready
 // else use the internal oscillator, bits 2:0 = 001
  mpu9250_write_reg(PWR_MGMT_1, 0x01);
 8002890:	2101      	movs	r1, #1
 8002892:	206b      	movs	r0, #107	; 0x6b
 8002894:	f000 ff68 	bl	8003768 <mpu9250_write_reg>
  mpu9250_write_reg(PWR_MGMT_2, 0x00);
 8002898:	2100      	movs	r1, #0
 800289a:	206c      	movs	r0, #108	; 0x6c
 800289c:	f000 ff64 	bl	8003768 <mpu9250_write_reg>
  HAL_Delay(200);
 80028a0:	20c8      	movs	r0, #200	; 0xc8
 80028a2:	f001 feab 	bl	80045fc <HAL_Delay>

// Configure device for bias calculation
  mpu9250_write_reg(INT_ENABLE, 0x00);   // Disable all interrupts
 80028a6:	2100      	movs	r1, #0
 80028a8:	2038      	movs	r0, #56	; 0x38
 80028aa:	f000 ff5d 	bl	8003768 <mpu9250_write_reg>
  mpu9250_write_reg(FIFO_EN, 0x00);      // Disable FIFO
 80028ae:	2100      	movs	r1, #0
 80028b0:	2023      	movs	r0, #35	; 0x23
 80028b2:	f000 ff59 	bl	8003768 <mpu9250_write_reg>
  mpu9250_write_reg(PWR_MGMT_1, 0x00);   // Turn on internal clock source
 80028b6:	2100      	movs	r1, #0
 80028b8:	206b      	movs	r0, #107	; 0x6b
 80028ba:	f000 ff55 	bl	8003768 <mpu9250_write_reg>
  mpu9250_write_reg(I2C_MST_CTRL, 0x00); // Disable I2C master
 80028be:	2100      	movs	r1, #0
 80028c0:	2024      	movs	r0, #36	; 0x24
 80028c2:	f000 ff51 	bl	8003768 <mpu9250_write_reg>
  mpu9250_write_reg(USER_CTRL, 0x00);    // Disable FIFO and I2C master modes
 80028c6:	2100      	movs	r1, #0
 80028c8:	206a      	movs	r0, #106	; 0x6a
 80028ca:	f000 ff4d 	bl	8003768 <mpu9250_write_reg>
  mpu9250_write_reg(USER_CTRL, 0x0C);    // Reset FIFO and DMP
 80028ce:	210c      	movs	r1, #12
 80028d0:	206a      	movs	r0, #106	; 0x6a
 80028d2:	f000 ff49 	bl	8003768 <mpu9250_write_reg>
  HAL_Delay(15);
 80028d6:	200f      	movs	r0, #15
 80028d8:	f001 fe90 	bl	80045fc <HAL_Delay>

// Configure MPU6050 gyro and accelerometer for bias calculation
  mpu9250_write_reg(CONFIG, 0x01);      // Set low-pass filter to 188 Hz
 80028dc:	2101      	movs	r1, #1
 80028de:	201a      	movs	r0, #26
 80028e0:	f000 ff42 	bl	8003768 <mpu9250_write_reg>
  mpu9250_write_reg(SMPLRT_DIV, 0x00);  // Set sample rate to 1 kHz
 80028e4:	2100      	movs	r1, #0
 80028e6:	2019      	movs	r0, #25
 80028e8:	f000 ff3e 	bl	8003768 <mpu9250_write_reg>
  mpu9250_write_reg(GYRO_CONFIG, 0x00);  // Set gyro full-scale to 250 degrees per second, maximum sensitivity
 80028ec:	2100      	movs	r1, #0
 80028ee:	201b      	movs	r0, #27
 80028f0:	f000 ff3a 	bl	8003768 <mpu9250_write_reg>
  mpu9250_write_reg(ACCEL_CONFIG, 0x00); // Set accelerometer full-scale to 2 g, maximum sensitivity
 80028f4:	2100      	movs	r1, #0
 80028f6:	201c      	movs	r0, #28
 80028f8:	f000 ff36 	bl	8003768 <mpu9250_write_reg>

  uint16_t  gyrosensitivity  = 131;   // = 131 LSB/degrees/sec
 80028fc:	2383      	movs	r3, #131	; 0x83
 80028fe:	f8a7 305c 	strh.w	r3, [r7, #92]	; 0x5c
  uint16_t  accelsensitivity = 16384;  // = 16384 LSB/g
 8002902:	f44f 4380 	mov.w	r3, #16384	; 0x4000
 8002906:	f8a7 305a 	strh.w	r3, [r7, #90]	; 0x5a

    // Configure FIFO to capture accelerometer and gyro data for bias calculation
  mpu9250_write_reg(USER_CTRL, 0x40);   // Enable FIFO
 800290a:	2140      	movs	r1, #64	; 0x40
 800290c:	206a      	movs	r0, #106	; 0x6a
 800290e:	f000 ff2b 	bl	8003768 <mpu9250_write_reg>
  mpu9250_write_reg(FIFO_EN, 0x78);     // Enable gyro and accelerometer sensors for FIFO  (max size 512 bytes in MPU-9150)
 8002912:	2178      	movs	r1, #120	; 0x78
 8002914:	2023      	movs	r0, #35	; 0x23
 8002916:	f000 ff27 	bl	8003768 <mpu9250_write_reg>
  HAL_Delay(40); // accumulate 40 samples in 40 milliseconds = 480 bytes
 800291a:	2028      	movs	r0, #40	; 0x28
 800291c:	f001 fe6e 	bl	80045fc <HAL_Delay>

// At end of sample accumulation, turn off FIFO sensor read
  mpu9250_write_reg(FIFO_EN, 0x00);        // Disable gyro and accelerometer sensors for FIFO
 8002920:	2100      	movs	r1, #0
 8002922:	2023      	movs	r0, #35	; 0x23
 8002924:	f000 ff20 	bl	8003768 <mpu9250_write_reg>
  mpu9250_read_reg(FIFO_COUNTH,  &data[0], 2); // read FIFO sample count
 8002928:	f107 0344 	add.w	r3, r7, #68	; 0x44
 800292c:	2202      	movs	r2, #2
 800292e:	4619      	mov	r1, r3
 8002930:	2072      	movs	r0, #114	; 0x72
 8002932:	f000 ff3f 	bl	80037b4 <mpu9250_read_reg>
  fifo_count = ((uint16_t)data[0] << 8) | data[1];
 8002936:	f897 3044 	ldrb.w	r3, [r7, #68]	; 0x44
 800293a:	021b      	lsls	r3, r3, #8
 800293c:	b21a      	sxth	r2, r3
 800293e:	f897 3045 	ldrb.w	r3, [r7, #69]	; 0x45
 8002942:	b21b      	sxth	r3, r3
 8002944:	4313      	orrs	r3, r2
 8002946:	b21b      	sxth	r3, r3
 8002948:	f8a7 3058 	strh.w	r3, [r7, #88]	; 0x58
  packet_count = fifo_count/12;// How many sets of full gyro and accelerometer data for averaging
 800294c:	f8b7 3058 	ldrh.w	r3, [r7, #88]	; 0x58
 8002950:	4ac0      	ldr	r2, [pc, #768]	; (8002c54 <calibrateMPU9250+0x3f4>)
 8002952:	fba2 2303 	umull	r2, r3, r2, r3
 8002956:	08db      	lsrs	r3, r3, #3
 8002958:	f8a7 3056 	strh.w	r3, [r7, #86]	; 0x56

  for (ii = 0; ii < packet_count; ii++) {
 800295c:	2300      	movs	r3, #0
 800295e:	f8a7 305e 	strh.w	r3, [r7, #94]	; 0x5e
 8002962:	e071      	b.n	8002a48 <calibrateMPU9250+0x1e8>
    int16_t accel_temp[3] = {0, 0, 0}, gyro_temp[3] = {0, 0, 0};
 8002964:	2300      	movs	r3, #0
 8002966:	82bb      	strh	r3, [r7, #20]
 8002968:	2300      	movs	r3, #0
 800296a:	82fb      	strh	r3, [r7, #22]
 800296c:	2300      	movs	r3, #0
 800296e:	833b      	strh	r3, [r7, #24]
 8002970:	2300      	movs	r3, #0
 8002972:	81bb      	strh	r3, [r7, #12]
 8002974:	2300      	movs	r3, #0
 8002976:	81fb      	strh	r3, [r7, #14]
 8002978:	2300      	movs	r3, #0
 800297a:	823b      	strh	r3, [r7, #16]
    mpu9250_read_reg(FIFO_R_W,  &data[0], 12); // read data for averaging
 800297c:	f107 0344 	add.w	r3, r7, #68	; 0x44
 8002980:	220c      	movs	r2, #12
 8002982:	4619      	mov	r1, r3
 8002984:	2074      	movs	r0, #116	; 0x74
 8002986:	f000 ff15 	bl	80037b4 <mpu9250_read_reg>
    accel_temp[0] = (int16_t) (((int16_t)data[0] << 8) | data[1]  ) ;  // Form signed 16-bit integer for each sample in FIFO
 800298a:	f897 3044 	ldrb.w	r3, [r7, #68]	; 0x44
 800298e:	021b      	lsls	r3, r3, #8
 8002990:	b21a      	sxth	r2, r3
 8002992:	f897 3045 	ldrb.w	r3, [r7, #69]	; 0x45
 8002996:	b21b      	sxth	r3, r3
 8002998:	4313      	orrs	r3, r2
 800299a:	b21b      	sxth	r3, r3
 800299c:	82bb      	strh	r3, [r7, #20]
    accel_temp[1] = (int16_t) (((int16_t)data[2] << 8) | data[3]  ) ;
 800299e:	f897 3046 	ldrb.w	r3, [r7, #70]	; 0x46
 80029a2:	021b      	lsls	r3, r3, #8
 80029a4:	b21a      	sxth	r2, r3
 80029a6:	f897 3047 	ldrb.w	r3, [r7, #71]	; 0x47
 80029aa:	b21b      	sxth	r3, r3
 80029ac:	4313      	orrs	r3, r2
 80029ae:	b21b      	sxth	r3, r3
 80029b0:	82fb      	strh	r3, [r7, #22]
    accel_temp[2] = (int16_t) (((int16_t)data[4] << 8) | data[5]  ) ;
 80029b2:	f897 3048 	ldrb.w	r3, [r7, #72]	; 0x48
 80029b6:	021b      	lsls	r3, r3, #8
 80029b8:	b21a      	sxth	r2, r3
 80029ba:	f897 3049 	ldrb.w	r3, [r7, #73]	; 0x49
 80029be:	b21b      	sxth	r3, r3
 80029c0:	4313      	orrs	r3, r2
 80029c2:	b21b      	sxth	r3, r3
 80029c4:	833b      	strh	r3, [r7, #24]
    gyro_temp[0]  = (int16_t) (((int16_t)data[6] << 8) | data[7]  ) ;
 80029c6:	f897 304a 	ldrb.w	r3, [r7, #74]	; 0x4a
 80029ca:	021b      	lsls	r3, r3, #8
 80029cc:	b21a      	sxth	r2, r3
 80029ce:	f897 304b 	ldrb.w	r3, [r7, #75]	; 0x4b
 80029d2:	b21b      	sxth	r3, r3
 80029d4:	4313      	orrs	r3, r2
 80029d6:	b21b      	sxth	r3, r3
 80029d8:	81bb      	strh	r3, [r7, #12]
    gyro_temp[1]  = (int16_t) (((int16_t)data[8] << 8) | data[9]  ) ;
 80029da:	f897 304c 	ldrb.w	r3, [r7, #76]	; 0x4c
 80029de:	021b      	lsls	r3, r3, #8
 80029e0:	b21a      	sxth	r2, r3
 80029e2:	f897 304d 	ldrb.w	r3, [r7, #77]	; 0x4d
 80029e6:	b21b      	sxth	r3, r3
 80029e8:	4313      	orrs	r3, r2
 80029ea:	b21b      	sxth	r3, r3
 80029ec:	81fb      	strh	r3, [r7, #14]
    gyro_temp[2]  = (int16_t) (((int16_t)data[10] << 8) | data[11]) ;
 80029ee:	f897 304e 	ldrb.w	r3, [r7, #78]	; 0x4e
 80029f2:	021b      	lsls	r3, r3, #8
 80029f4:	b21a      	sxth	r2, r3
 80029f6:	f897 304f 	ldrb.w	r3, [r7, #79]	; 0x4f
 80029fa:	b21b      	sxth	r3, r3
 80029fc:	4313      	orrs	r3, r2
 80029fe:	b21b      	sxth	r3, r3
 8002a00:	823b      	strh	r3, [r7, #16]

    accel_bias[0] += (int32_t) accel_temp[0]; // Sum individual signed 16-bit biases to get accumulated signed 32-bit biases
 8002a02:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8002a04:	f9b7 2014 	ldrsh.w	r2, [r7, #20]
 8002a08:	4413      	add	r3, r2
 8002a0a:	62fb      	str	r3, [r7, #44]	; 0x2c
    accel_bias[1] += (int32_t) accel_temp[1];
 8002a0c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8002a0e:	f9b7 2016 	ldrsh.w	r2, [r7, #22]
 8002a12:	4413      	add	r3, r2
 8002a14:	633b      	str	r3, [r7, #48]	; 0x30
    accel_bias[2] += (int32_t) accel_temp[2];
 8002a16:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8002a18:	f9b7 2018 	ldrsh.w	r2, [r7, #24]
 8002a1c:	4413      	add	r3, r2
 8002a1e:	637b      	str	r3, [r7, #52]	; 0x34
    gyro_bias[0]  += (int32_t) gyro_temp[0];
 8002a20:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8002a22:	f9b7 200c 	ldrsh.w	r2, [r7, #12]
 8002a26:	4413      	add	r3, r2
 8002a28:	63bb      	str	r3, [r7, #56]	; 0x38
    gyro_bias[1]  += (int32_t) gyro_temp[1];
 8002a2a:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8002a2c:	f9b7 200e 	ldrsh.w	r2, [r7, #14]
 8002a30:	4413      	add	r3, r2
 8002a32:	63fb      	str	r3, [r7, #60]	; 0x3c
    gyro_bias[2]  += (int32_t) gyro_temp[2];
 8002a34:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8002a36:	f9b7 2010 	ldrsh.w	r2, [r7, #16]
 8002a3a:	4413      	add	r3, r2
 8002a3c:	643b      	str	r3, [r7, #64]	; 0x40
  for (ii = 0; ii < packet_count; ii++) {
 8002a3e:	f8b7 305e 	ldrh.w	r3, [r7, #94]	; 0x5e
 8002a42:	3301      	adds	r3, #1
 8002a44:	f8a7 305e 	strh.w	r3, [r7, #94]	; 0x5e
 8002a48:	f8b7 205e 	ldrh.w	r2, [r7, #94]	; 0x5e
 8002a4c:	f8b7 3056 	ldrh.w	r3, [r7, #86]	; 0x56
 8002a50:	429a      	cmp	r2, r3
 8002a52:	d387      	bcc.n	8002964 <calibrateMPU9250+0x104>

  }

    accel_bias[0] /= (int32_t) packet_count; // Normalize sums to get average count biases
 8002a54:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8002a56:	f8b7 3056 	ldrh.w	r3, [r7, #86]	; 0x56
 8002a5a:	fb92 f3f3 	sdiv	r3, r2, r3
 8002a5e:	62fb      	str	r3, [r7, #44]	; 0x2c
    accel_bias[1] /= (int32_t) packet_count;
 8002a60:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8002a62:	f8b7 3056 	ldrh.w	r3, [r7, #86]	; 0x56
 8002a66:	fb92 f3f3 	sdiv	r3, r2, r3
 8002a6a:	633b      	str	r3, [r7, #48]	; 0x30
    accel_bias[2] /= (int32_t) packet_count;
 8002a6c:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8002a6e:	f8b7 3056 	ldrh.w	r3, [r7, #86]	; 0x56
 8002a72:	fb92 f3f3 	sdiv	r3, r2, r3
 8002a76:	637b      	str	r3, [r7, #52]	; 0x34
    gyro_bias[0]  /= (int32_t) packet_count;
 8002a78:	6bba      	ldr	r2, [r7, #56]	; 0x38
 8002a7a:	f8b7 3056 	ldrh.w	r3, [r7, #86]	; 0x56
 8002a7e:	fb92 f3f3 	sdiv	r3, r2, r3
 8002a82:	63bb      	str	r3, [r7, #56]	; 0x38
    gyro_bias[1]  /= (int32_t) packet_count;
 8002a84:	6bfa      	ldr	r2, [r7, #60]	; 0x3c
 8002a86:	f8b7 3056 	ldrh.w	r3, [r7, #86]	; 0x56
 8002a8a:	fb92 f3f3 	sdiv	r3, r2, r3
 8002a8e:	63fb      	str	r3, [r7, #60]	; 0x3c
    gyro_bias[2]  /= (int32_t) packet_count;
 8002a90:	6c3a      	ldr	r2, [r7, #64]	; 0x40
 8002a92:	f8b7 3056 	ldrh.w	r3, [r7, #86]	; 0x56
 8002a96:	fb92 f3f3 	sdiv	r3, r2, r3
 8002a9a:	643b      	str	r3, [r7, #64]	; 0x40

  if(accel_bias[2] > 0L) {accel_bias[2] -= (int32_t) accelsensitivity;}  // Remove gravity from the z-axis accelerometer bias calculation
 8002a9c:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8002a9e:	2b00      	cmp	r3, #0
 8002aa0:	dd05      	ble.n	8002aae <calibrateMPU9250+0x24e>
 8002aa2:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8002aa4:	f8b7 305a 	ldrh.w	r3, [r7, #90]	; 0x5a
 8002aa8:	1ad3      	subs	r3, r2, r3
 8002aaa:	637b      	str	r3, [r7, #52]	; 0x34
 8002aac:	e004      	b.n	8002ab8 <calibrateMPU9250+0x258>
  else {accel_bias[2] += (int32_t) accelsensitivity;}
 8002aae:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8002ab0:	f8b7 305a 	ldrh.w	r3, [r7, #90]	; 0x5a
 8002ab4:	4413      	add	r3, r2
 8002ab6:	637b      	str	r3, [r7, #52]	; 0x34

// Construct the gyro biases for push to the hardware gyro bias registers, which are reset to zero upon device startup
  data[0] = (-gyro_bias[0]/4  >> 8) & 0xFF; // Divide by 4 to get 32.9 LSB per deg/s to conform to expected bias input format
 8002ab8:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8002aba:	425b      	negs	r3, r3
 8002abc:	2b00      	cmp	r3, #0
 8002abe:	da00      	bge.n	8002ac2 <calibrateMPU9250+0x262>
 8002ac0:	3303      	adds	r3, #3
 8002ac2:	109b      	asrs	r3, r3, #2
 8002ac4:	121b      	asrs	r3, r3, #8
 8002ac6:	b2db      	uxtb	r3, r3
 8002ac8:	f887 3044 	strb.w	r3, [r7, #68]	; 0x44
  data[1] = (-gyro_bias[0]/4)       & 0xFF; // Biases are additive, so change sign on calculated average gyro biases
 8002acc:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8002ace:	425b      	negs	r3, r3
 8002ad0:	2b00      	cmp	r3, #0
 8002ad2:	da00      	bge.n	8002ad6 <calibrateMPU9250+0x276>
 8002ad4:	3303      	adds	r3, #3
 8002ad6:	109b      	asrs	r3, r3, #2
 8002ad8:	b2db      	uxtb	r3, r3
 8002ada:	f887 3045 	strb.w	r3, [r7, #69]	; 0x45
  data[2] = (-gyro_bias[1]/4  >> 8) & 0xFF;
 8002ade:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8002ae0:	425b      	negs	r3, r3
 8002ae2:	2b00      	cmp	r3, #0
 8002ae4:	da00      	bge.n	8002ae8 <calibrateMPU9250+0x288>
 8002ae6:	3303      	adds	r3, #3
 8002ae8:	109b      	asrs	r3, r3, #2
 8002aea:	121b      	asrs	r3, r3, #8
 8002aec:	b2db      	uxtb	r3, r3
 8002aee:	f887 3046 	strb.w	r3, [r7, #70]	; 0x46
  data[3] = (-gyro_bias[1]/4)       & 0xFF;
 8002af2:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8002af4:	425b      	negs	r3, r3
 8002af6:	2b00      	cmp	r3, #0
 8002af8:	da00      	bge.n	8002afc <calibrateMPU9250+0x29c>
 8002afa:	3303      	adds	r3, #3
 8002afc:	109b      	asrs	r3, r3, #2
 8002afe:	b2db      	uxtb	r3, r3
 8002b00:	f887 3047 	strb.w	r3, [r7, #71]	; 0x47
  data[4] = (-gyro_bias[2]/4  >> 8) & 0xFF;
 8002b04:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8002b06:	425b      	negs	r3, r3
 8002b08:	2b00      	cmp	r3, #0
 8002b0a:	da00      	bge.n	8002b0e <calibrateMPU9250+0x2ae>
 8002b0c:	3303      	adds	r3, #3
 8002b0e:	109b      	asrs	r3, r3, #2
 8002b10:	121b      	asrs	r3, r3, #8
 8002b12:	b2db      	uxtb	r3, r3
 8002b14:	f887 3048 	strb.w	r3, [r7, #72]	; 0x48
  data[5] = (-gyro_bias[2]/4)       & 0xFF;
 8002b18:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8002b1a:	425b      	negs	r3, r3
 8002b1c:	2b00      	cmp	r3, #0
 8002b1e:	da00      	bge.n	8002b22 <calibrateMPU9250+0x2c2>
 8002b20:	3303      	adds	r3, #3
 8002b22:	109b      	asrs	r3, r3, #2
 8002b24:	b2db      	uxtb	r3, r3
 8002b26:	f887 3049 	strb.w	r3, [r7, #73]	; 0x49

// Push gyro biases to hardware registers
  mpu9250_write_reg(XG_OFFSET_H, data[0]);
 8002b2a:	f897 3044 	ldrb.w	r3, [r7, #68]	; 0x44
 8002b2e:	4619      	mov	r1, r3
 8002b30:	2013      	movs	r0, #19
 8002b32:	f000 fe19 	bl	8003768 <mpu9250_write_reg>
  mpu9250_write_reg(XG_OFFSET_L, data[1]);
 8002b36:	f897 3045 	ldrb.w	r3, [r7, #69]	; 0x45
 8002b3a:	4619      	mov	r1, r3
 8002b3c:	2014      	movs	r0, #20
 8002b3e:	f000 fe13 	bl	8003768 <mpu9250_write_reg>
  mpu9250_write_reg(YG_OFFSET_H, data[2]);
 8002b42:	f897 3046 	ldrb.w	r3, [r7, #70]	; 0x46
 8002b46:	4619      	mov	r1, r3
 8002b48:	2015      	movs	r0, #21
 8002b4a:	f000 fe0d 	bl	8003768 <mpu9250_write_reg>
  mpu9250_write_reg(YG_OFFSET_L, data[3]);
 8002b4e:	f897 3047 	ldrb.w	r3, [r7, #71]	; 0x47
 8002b52:	4619      	mov	r1, r3
 8002b54:	2016      	movs	r0, #22
 8002b56:	f000 fe07 	bl	8003768 <mpu9250_write_reg>
  mpu9250_write_reg(ZG_OFFSET_H, data[4]);
 8002b5a:	f897 3048 	ldrb.w	r3, [r7, #72]	; 0x48
 8002b5e:	4619      	mov	r1, r3
 8002b60:	2017      	movs	r0, #23
 8002b62:	f000 fe01 	bl	8003768 <mpu9250_write_reg>
  mpu9250_write_reg(ZG_OFFSET_L, data[5]);
 8002b66:	f897 3049 	ldrb.w	r3, [r7, #73]	; 0x49
 8002b6a:	4619      	mov	r1, r3
 8002b6c:	2018      	movs	r0, #24
 8002b6e:	f000 fdfb 	bl	8003768 <mpu9250_write_reg>

// Output scaled gyro biases for display in the main program
  dest1[0] = (float) gyro_bias[0]/(float) gyrosensitivity;
 8002b72:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8002b74:	ee07 3a90 	vmov	s15, r3
 8002b78:	eef8 6ae7 	vcvt.f32.s32	s13, s15
 8002b7c:	f8b7 305c 	ldrh.w	r3, [r7, #92]	; 0x5c
 8002b80:	ee07 3a90 	vmov	s15, r3
 8002b84:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 8002b88:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8002b8c:	687b      	ldr	r3, [r7, #4]
 8002b8e:	edc3 7a00 	vstr	s15, [r3]
  dest1[1] = (float) gyro_bias[1]/(float) gyrosensitivity;
 8002b92:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8002b94:	ee07 3a90 	vmov	s15, r3
 8002b98:	eef8 6ae7 	vcvt.f32.s32	s13, s15
 8002b9c:	f8b7 305c 	ldrh.w	r3, [r7, #92]	; 0x5c
 8002ba0:	ee07 3a90 	vmov	s15, r3
 8002ba4:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 8002ba8:	687b      	ldr	r3, [r7, #4]
 8002baa:	3304      	adds	r3, #4
 8002bac:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8002bb0:	edc3 7a00 	vstr	s15, [r3]
  dest1[2] = (float) gyro_bias[2]/(float) gyrosensitivity;
 8002bb4:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8002bb6:	ee07 3a90 	vmov	s15, r3
 8002bba:	eef8 6ae7 	vcvt.f32.s32	s13, s15
 8002bbe:	f8b7 305c 	ldrh.w	r3, [r7, #92]	; 0x5c
 8002bc2:	ee07 3a90 	vmov	s15, r3
 8002bc6:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 8002bca:	687b      	ldr	r3, [r7, #4]
 8002bcc:	3308      	adds	r3, #8
 8002bce:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8002bd2:	edc3 7a00 	vstr	s15, [r3]
// factory trim values which must be added to the calculated accelerometer biases; on boot up these registers will hold
// non-zero values. In addition, bit 0 of the lower byte must be preserved since it is used for temperature
// compensation calculations. Accelerometer bias registers expect bias input as 2048 LSB per g, so that
// the accelerometer biases calculated above must be divided by 8.

  int32_t accel_bias_reg[3] = {0, 0, 0}; // A place to hold the factory accelerometer trim biases
 8002bd6:	2300      	movs	r3, #0
 8002bd8:	623b      	str	r3, [r7, #32]
 8002bda:	2300      	movs	r3, #0
 8002bdc:	627b      	str	r3, [r7, #36]	; 0x24
 8002bde:	2300      	movs	r3, #0
 8002be0:	62bb      	str	r3, [r7, #40]	; 0x28
  mpu9250_read_reg(XA_OFFSET_H, &data[0] ,2); // Read factory accelerometer trim values
 8002be2:	f107 0344 	add.w	r3, r7, #68	; 0x44
 8002be6:	2202      	movs	r2, #2
 8002be8:	4619      	mov	r1, r3
 8002bea:	2077      	movs	r0, #119	; 0x77
 8002bec:	f000 fde2 	bl	80037b4 <mpu9250_read_reg>
  accel_bias_reg[0] = (int32_t) (((int16_t)data[0] << 8) | data[1]);
 8002bf0:	f897 3044 	ldrb.w	r3, [r7, #68]	; 0x44
 8002bf4:	021b      	lsls	r3, r3, #8
 8002bf6:	f897 2045 	ldrb.w	r2, [r7, #69]	; 0x45
 8002bfa:	4313      	orrs	r3, r2
 8002bfc:	623b      	str	r3, [r7, #32]
  mpu9250_read_reg(YA_OFFSET_H, &data[0], 2);
 8002bfe:	f107 0344 	add.w	r3, r7, #68	; 0x44
 8002c02:	2202      	movs	r2, #2
 8002c04:	4619      	mov	r1, r3
 8002c06:	207a      	movs	r0, #122	; 0x7a
 8002c08:	f000 fdd4 	bl	80037b4 <mpu9250_read_reg>
  accel_bias_reg[1] = (int32_t) (((int16_t)data[0] << 8) | data[1]);
 8002c0c:	f897 3044 	ldrb.w	r3, [r7, #68]	; 0x44
 8002c10:	021b      	lsls	r3, r3, #8
 8002c12:	f897 2045 	ldrb.w	r2, [r7, #69]	; 0x45
 8002c16:	4313      	orrs	r3, r2
 8002c18:	627b      	str	r3, [r7, #36]	; 0x24
  mpu9250_read_reg(ZA_OFFSET_H,  &data[0], 2);
 8002c1a:	f107 0344 	add.w	r3, r7, #68	; 0x44
 8002c1e:	2202      	movs	r2, #2
 8002c20:	4619      	mov	r1, r3
 8002c22:	207d      	movs	r0, #125	; 0x7d
 8002c24:	f000 fdc6 	bl	80037b4 <mpu9250_read_reg>
  accel_bias_reg[2] = (int32_t) (((int16_t)data[0] << 8) | data[1]);
 8002c28:	f897 3044 	ldrb.w	r3, [r7, #68]	; 0x44
 8002c2c:	021b      	lsls	r3, r3, #8
 8002c2e:	f897 2045 	ldrb.w	r2, [r7, #69]	; 0x45
 8002c32:	4313      	orrs	r3, r2
 8002c34:	62bb      	str	r3, [r7, #40]	; 0x28

  uint32_t mask = 1uL; // Define mask for temperature compensation bit 0 of lower byte of accelerometer bias registers
 8002c36:	2301      	movs	r3, #1
 8002c38:	653b      	str	r3, [r7, #80]	; 0x50
  uint8_t mask_bit[3] = {0, 0, 0}; // Define array to hold mask bit for each accelerometer bias axis
 8002c3a:	4a07      	ldr	r2, [pc, #28]	; (8002c58 <calibrateMPU9250+0x3f8>)
 8002c3c:	f107 031c 	add.w	r3, r7, #28
 8002c40:	6812      	ldr	r2, [r2, #0]
 8002c42:	4611      	mov	r1, r2
 8002c44:	8019      	strh	r1, [r3, #0]
 8002c46:	3302      	adds	r3, #2
 8002c48:	0c12      	lsrs	r2, r2, #16
 8002c4a:	701a      	strb	r2, [r3, #0]

  for(ii = 0; ii < 3; ii++) {
 8002c4c:	2300      	movs	r3, #0
 8002c4e:	f8a7 305e 	strh.w	r3, [r7, #94]	; 0x5e
 8002c52:	e01b      	b.n	8002c8c <calibrateMPU9250+0x42c>
 8002c54:	aaaaaaab 	.word	0xaaaaaaab
 8002c58:	0801298c 	.word	0x0801298c
    if((accel_bias_reg[ii] & mask)) mask_bit[ii] = 0x01; // If temperature compensation bit is set, record that fact in mask_bit
 8002c5c:	f8b7 305e 	ldrh.w	r3, [r7, #94]	; 0x5e
 8002c60:	009b      	lsls	r3, r3, #2
 8002c62:	3360      	adds	r3, #96	; 0x60
 8002c64:	443b      	add	r3, r7
 8002c66:	f853 3c40 	ldr.w	r3, [r3, #-64]
 8002c6a:	461a      	mov	r2, r3
 8002c6c:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8002c6e:	4013      	ands	r3, r2
 8002c70:	2b00      	cmp	r3, #0
 8002c72:	d006      	beq.n	8002c82 <calibrateMPU9250+0x422>
 8002c74:	f8b7 305e 	ldrh.w	r3, [r7, #94]	; 0x5e
 8002c78:	3360      	adds	r3, #96	; 0x60
 8002c7a:	443b      	add	r3, r7
 8002c7c:	2201      	movs	r2, #1
 8002c7e:	f803 2c44 	strb.w	r2, [r3, #-68]
  for(ii = 0; ii < 3; ii++) {
 8002c82:	f8b7 305e 	ldrh.w	r3, [r7, #94]	; 0x5e
 8002c86:	3301      	adds	r3, #1
 8002c88:	f8a7 305e 	strh.w	r3, [r7, #94]	; 0x5e
 8002c8c:	f8b7 305e 	ldrh.w	r3, [r7, #94]	; 0x5e
 8002c90:	2b02      	cmp	r3, #2
 8002c92:	d9e3      	bls.n	8002c5c <calibrateMPU9250+0x3fc>
  }

  // Construct total accelerometer bias, including calculated average accelerometer bias from above
  accel_bias_reg[0] -= (accel_bias[0]/8); // Subtract calculated averaged accelerometer bias scaled to 2048 LSB/g (16 g full scale)
 8002c94:	6a3a      	ldr	r2, [r7, #32]
 8002c96:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8002c98:	2b00      	cmp	r3, #0
 8002c9a:	da00      	bge.n	8002c9e <calibrateMPU9250+0x43e>
 8002c9c:	3307      	adds	r3, #7
 8002c9e:	10db      	asrs	r3, r3, #3
 8002ca0:	425b      	negs	r3, r3
 8002ca2:	4413      	add	r3, r2
 8002ca4:	623b      	str	r3, [r7, #32]
  accel_bias_reg[1] -= (accel_bias[1]/8);
 8002ca6:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8002ca8:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8002caa:	2b00      	cmp	r3, #0
 8002cac:	da00      	bge.n	8002cb0 <calibrateMPU9250+0x450>
 8002cae:	3307      	adds	r3, #7
 8002cb0:	10db      	asrs	r3, r3, #3
 8002cb2:	425b      	negs	r3, r3
 8002cb4:	4413      	add	r3, r2
 8002cb6:	627b      	str	r3, [r7, #36]	; 0x24
  accel_bias_reg[2] -= (accel_bias[2]/8);
 8002cb8:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8002cba:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8002cbc:	2b00      	cmp	r3, #0
 8002cbe:	da00      	bge.n	8002cc2 <calibrateMPU9250+0x462>
 8002cc0:	3307      	adds	r3, #7
 8002cc2:	10db      	asrs	r3, r3, #3
 8002cc4:	425b      	negs	r3, r3
 8002cc6:	4413      	add	r3, r2
 8002cc8:	62bb      	str	r3, [r7, #40]	; 0x28

  data[0] = (accel_bias_reg[0] >> 8) & 0xFF;
 8002cca:	6a3b      	ldr	r3, [r7, #32]
 8002ccc:	121b      	asrs	r3, r3, #8
 8002cce:	b2db      	uxtb	r3, r3
 8002cd0:	f887 3044 	strb.w	r3, [r7, #68]	; 0x44
  data[1] = (accel_bias_reg[0])      & 0xFF;
 8002cd4:	6a3b      	ldr	r3, [r7, #32]
 8002cd6:	b2db      	uxtb	r3, r3
 8002cd8:	f887 3045 	strb.w	r3, [r7, #69]	; 0x45
  data[1] = data[1] | mask_bit[0]; // preserve temperature compensation bit when writing back to accelerometer bias registers
 8002cdc:	f897 2045 	ldrb.w	r2, [r7, #69]	; 0x45
 8002ce0:	7f3b      	ldrb	r3, [r7, #28]
 8002ce2:	4313      	orrs	r3, r2
 8002ce4:	b2db      	uxtb	r3, r3
 8002ce6:	f887 3045 	strb.w	r3, [r7, #69]	; 0x45
  data[2] = (accel_bias_reg[1] >> 8) & 0xFF;
 8002cea:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002cec:	121b      	asrs	r3, r3, #8
 8002cee:	b2db      	uxtb	r3, r3
 8002cf0:	f887 3046 	strb.w	r3, [r7, #70]	; 0x46
  data[3] = (accel_bias_reg[1])      & 0xFF;
 8002cf4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002cf6:	b2db      	uxtb	r3, r3
 8002cf8:	f887 3047 	strb.w	r3, [r7, #71]	; 0x47
  data[3] = data[3] | mask_bit[1]; // preserve temperature compensation bit when writing back to accelerometer bias registers
 8002cfc:	f897 2047 	ldrb.w	r2, [r7, #71]	; 0x47
 8002d00:	7f7b      	ldrb	r3, [r7, #29]
 8002d02:	4313      	orrs	r3, r2
 8002d04:	b2db      	uxtb	r3, r3
 8002d06:	f887 3047 	strb.w	r3, [r7, #71]	; 0x47
  data[4] = (accel_bias_reg[2] >> 8) & 0xFF;
 8002d0a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8002d0c:	121b      	asrs	r3, r3, #8
 8002d0e:	b2db      	uxtb	r3, r3
 8002d10:	f887 3048 	strb.w	r3, [r7, #72]	; 0x48
  data[5] = (accel_bias_reg[2])      & 0xFF;
 8002d14:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8002d16:	b2db      	uxtb	r3, r3
 8002d18:	f887 3049 	strb.w	r3, [r7, #73]	; 0x49
  data[5] = data[5] | mask_bit[2]; // preserve temperature compensation bit when writing back to accelerometer bias registers
 8002d1c:	f897 2049 	ldrb.w	r2, [r7, #73]	; 0x49
 8002d20:	7fbb      	ldrb	r3, [r7, #30]
 8002d22:	4313      	orrs	r3, r2
 8002d24:	b2db      	uxtb	r3, r3
 8002d26:	f887 3049 	strb.w	r3, [r7, #73]	; 0x49
//  mpu9250_write_reg(YA_OFFSET_L, data[3]);
//  mpu9250_write_reg(ZA_OFFSET_H, data[4]);
//  mpu9250_write_reg(ZA_OFFSET_L, data[5]);

// Output scaled accelerometer biases for display in the main program
   dest2[0] = (float)accel_bias[0]/(float)accelsensitivity;
 8002d2a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8002d2c:	ee07 3a90 	vmov	s15, r3
 8002d30:	eef8 6ae7 	vcvt.f32.s32	s13, s15
 8002d34:	f8b7 305a 	ldrh.w	r3, [r7, #90]	; 0x5a
 8002d38:	ee07 3a90 	vmov	s15, r3
 8002d3c:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 8002d40:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8002d44:	683b      	ldr	r3, [r7, #0]
 8002d46:	edc3 7a00 	vstr	s15, [r3]
   dest2[1] = (float)accel_bias[1]/(float)accelsensitivity;
 8002d4a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8002d4c:	ee07 3a90 	vmov	s15, r3
 8002d50:	eef8 6ae7 	vcvt.f32.s32	s13, s15
 8002d54:	f8b7 305a 	ldrh.w	r3, [r7, #90]	; 0x5a
 8002d58:	ee07 3a90 	vmov	s15, r3
 8002d5c:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 8002d60:	683b      	ldr	r3, [r7, #0]
 8002d62:	3304      	adds	r3, #4
 8002d64:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8002d68:	edc3 7a00 	vstr	s15, [r3]
   dest2[2] = (float)accel_bias[2]/(float)accelsensitivity;
 8002d6c:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8002d6e:	ee07 3a90 	vmov	s15, r3
 8002d72:	eef8 6ae7 	vcvt.f32.s32	s13, s15
 8002d76:	f8b7 305a 	ldrh.w	r3, [r7, #90]	; 0x5a
 8002d7a:	ee07 3a90 	vmov	s15, r3
 8002d7e:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 8002d82:	683b      	ldr	r3, [r7, #0]
 8002d84:	3308      	adds	r3, #8
 8002d86:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8002d8a:	edc3 7a00 	vstr	s15, [r3]
}
 8002d8e:	bf00      	nop
 8002d90:	3760      	adds	r7, #96	; 0x60
 8002d92:	46bd      	mov	sp, r7
 8002d94:	bd80      	pop	{r7, pc}
 8002d96:	bf00      	nop

08002d98 <readMPU9250Data>:

void readMPU9250Data(int16_t * destination)
{
 8002d98:	b580      	push	{r7, lr}
 8002d9a:	b086      	sub	sp, #24
 8002d9c:	af00      	add	r7, sp, #0
 8002d9e:	6078      	str	r0, [r7, #4]
  uint8_t rawData[14];  // x/y/z accel register data stored here
  mpu9250_read_reg(ACCEL_XOUT_H ,rawData, 14);  // Read the 14 raw data registers into data array
 8002da0:	f107 0308 	add.w	r3, r7, #8
 8002da4:	220e      	movs	r2, #14
 8002da6:	4619      	mov	r1, r3
 8002da8:	203b      	movs	r0, #59	; 0x3b
 8002daa:	f000 fd03 	bl	80037b4 <mpu9250_read_reg>
  destination[0] = ((int16_t)rawData[0] << 8) | rawData[1] ;  // Turn the MSB and LSB into a signed 16-bit value
 8002dae:	7a3b      	ldrb	r3, [r7, #8]
 8002db0:	021b      	lsls	r3, r3, #8
 8002db2:	b21a      	sxth	r2, r3
 8002db4:	7a7b      	ldrb	r3, [r7, #9]
 8002db6:	b21b      	sxth	r3, r3
 8002db8:	4313      	orrs	r3, r2
 8002dba:	b21a      	sxth	r2, r3
 8002dbc:	687b      	ldr	r3, [r7, #4]
 8002dbe:	801a      	strh	r2, [r3, #0]
  destination[1] = ((int16_t)rawData[2] << 8) | rawData[3] ;
 8002dc0:	7abb      	ldrb	r3, [r7, #10]
 8002dc2:	021b      	lsls	r3, r3, #8
 8002dc4:	b219      	sxth	r1, r3
 8002dc6:	7afb      	ldrb	r3, [r7, #11]
 8002dc8:	b21a      	sxth	r2, r3
 8002dca:	687b      	ldr	r3, [r7, #4]
 8002dcc:	3302      	adds	r3, #2
 8002dce:	430a      	orrs	r2, r1
 8002dd0:	b212      	sxth	r2, r2
 8002dd2:	801a      	strh	r2, [r3, #0]
  destination[2] = ((int16_t)rawData[4] << 8) | rawData[5] ;
 8002dd4:	7b3b      	ldrb	r3, [r7, #12]
 8002dd6:	021b      	lsls	r3, r3, #8
 8002dd8:	b219      	sxth	r1, r3
 8002dda:	7b7b      	ldrb	r3, [r7, #13]
 8002ddc:	b21a      	sxth	r2, r3
 8002dde:	687b      	ldr	r3, [r7, #4]
 8002de0:	3304      	adds	r3, #4
 8002de2:	430a      	orrs	r2, r1
 8002de4:	b212      	sxth	r2, r2
 8002de6:	801a      	strh	r2, [r3, #0]
  destination[3] = ((int16_t)rawData[6] << 8) | rawData[7] ;
 8002de8:	7bbb      	ldrb	r3, [r7, #14]
 8002dea:	021b      	lsls	r3, r3, #8
 8002dec:	b219      	sxth	r1, r3
 8002dee:	7bfb      	ldrb	r3, [r7, #15]
 8002df0:	b21a      	sxth	r2, r3
 8002df2:	687b      	ldr	r3, [r7, #4]
 8002df4:	3306      	adds	r3, #6
 8002df6:	430a      	orrs	r2, r1
 8002df8:	b212      	sxth	r2, r2
 8002dfa:	801a      	strh	r2, [r3, #0]
  destination[4] = ((int16_t)rawData[8] << 8) | rawData[9] ;
 8002dfc:	7c3b      	ldrb	r3, [r7, #16]
 8002dfe:	021b      	lsls	r3, r3, #8
 8002e00:	b219      	sxth	r1, r3
 8002e02:	7c7b      	ldrb	r3, [r7, #17]
 8002e04:	b21a      	sxth	r2, r3
 8002e06:	687b      	ldr	r3, [r7, #4]
 8002e08:	3308      	adds	r3, #8
 8002e0a:	430a      	orrs	r2, r1
 8002e0c:	b212      	sxth	r2, r2
 8002e0e:	801a      	strh	r2, [r3, #0]
  destination[5] = ((int16_t)rawData[10] << 8) | rawData[11] ;
 8002e10:	7cbb      	ldrb	r3, [r7, #18]
 8002e12:	021b      	lsls	r3, r3, #8
 8002e14:	b219      	sxth	r1, r3
 8002e16:	7cfb      	ldrb	r3, [r7, #19]
 8002e18:	b21a      	sxth	r2, r3
 8002e1a:	687b      	ldr	r3, [r7, #4]
 8002e1c:	330a      	adds	r3, #10
 8002e1e:	430a      	orrs	r2, r1
 8002e20:	b212      	sxth	r2, r2
 8002e22:	801a      	strh	r2, [r3, #0]
  destination[6] = ((int16_t)rawData[12] << 8) | rawData[13] ;
 8002e24:	7d3b      	ldrb	r3, [r7, #20]
 8002e26:	021b      	lsls	r3, r3, #8
 8002e28:	b219      	sxth	r1, r3
 8002e2a:	7d7b      	ldrb	r3, [r7, #21]
 8002e2c:	b21a      	sxth	r2, r3
 8002e2e:	687b      	ldr	r3, [r7, #4]
 8002e30:	330c      	adds	r3, #12
 8002e32:	430a      	orrs	r2, r1
 8002e34:	b212      	sxth	r2, r2
 8002e36:	801a      	strh	r2, [r3, #0]
}
 8002e38:	bf00      	nop
 8002e3a:	3718      	adds	r7, #24
 8002e3c:	46bd      	mov	sp, r7
 8002e3e:	bd80      	pop	{r7, pc}

08002e40 <getGres>:

float getGres(struct mpu9250 * mpu9250) {
 8002e40:	b480      	push	{r7}
 8002e42:	b085      	sub	sp, #20
 8002e44:	af00      	add	r7, sp, #0
 8002e46:	6078      	str	r0, [r7, #4]
  uint8_t Gscale = mpu9250->Gscale;
 8002e48:	687b      	ldr	r3, [r7, #4]
 8002e4a:	785b      	ldrb	r3, [r3, #1]
 8002e4c:	73fb      	strb	r3, [r7, #15]
  switch (Gscale)
 8002e4e:	7bfb      	ldrb	r3, [r7, #15]
 8002e50:	2b03      	cmp	r3, #3
 8002e52:	d823      	bhi.n	8002e9c <getGres+0x5c>
 8002e54:	a201      	add	r2, pc, #4	; (adr r2, 8002e5c <getGres+0x1c>)
 8002e56:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8002e5a:	bf00      	nop
 8002e5c:	08002e6d 	.word	0x08002e6d
 8002e60:	08002e79 	.word	0x08002e79
 8002e64:	08002e85 	.word	0x08002e85
 8002e68:	08002e91 	.word	0x08002e91
  {
  // Possible gyro scales (and their register bit settings) are:
  // 250 DPS (00), 500 DPS (01), 1000 DPS (10), and 2000 DPS  (11).
    case GFS_250DPS:
    		mpu9250->_gRes = 250.0/32768.0;
 8002e6c:	687b      	ldr	r3, [r7, #4]
 8002e6e:	4a11      	ldr	r2, [pc, #68]	; (8002eb4 <getGres+0x74>)
 8002e70:	609a      	str	r2, [r3, #8]
          return mpu9250->_gRes;
 8002e72:	687b      	ldr	r3, [r7, #4]
 8002e74:	689b      	ldr	r3, [r3, #8]
 8002e76:	e013      	b.n	8002ea0 <getGres+0x60>
          break;
    case GFS_500DPS:
    		mpu9250->_gRes = 500.0/32768.0;
 8002e78:	687b      	ldr	r3, [r7, #4]
 8002e7a:	4a0f      	ldr	r2, [pc, #60]	; (8002eb8 <getGres+0x78>)
 8002e7c:	609a      	str	r2, [r3, #8]
          return mpu9250->_gRes;
 8002e7e:	687b      	ldr	r3, [r7, #4]
 8002e80:	689b      	ldr	r3, [r3, #8]
 8002e82:	e00d      	b.n	8002ea0 <getGres+0x60>
          break;
    case GFS_1000DPS:
    		mpu9250->_gRes = 1000.0/32768.0;
 8002e84:	687b      	ldr	r3, [r7, #4]
 8002e86:	4a0d      	ldr	r2, [pc, #52]	; (8002ebc <getGres+0x7c>)
 8002e88:	609a      	str	r2, [r3, #8]
         return mpu9250->_gRes;
 8002e8a:	687b      	ldr	r3, [r7, #4]
 8002e8c:	689b      	ldr	r3, [r3, #8]
 8002e8e:	e007      	b.n	8002ea0 <getGres+0x60>
         break;
    case GFS_2000DPS:
    		mpu9250->_gRes = 2000.0/32768.0;
 8002e90:	687b      	ldr	r3, [r7, #4]
 8002e92:	4a0b      	ldr	r2, [pc, #44]	; (8002ec0 <getGres+0x80>)
 8002e94:	609a      	str	r2, [r3, #8]
         return mpu9250->_gRes;
 8002e96:	687b      	ldr	r3, [r7, #4]
 8002e98:	689b      	ldr	r3, [r3, #8]
 8002e9a:	e001      	b.n	8002ea0 <getGres+0x60>
         break;
  }
  return 0.0;
 8002e9c:	f04f 0300 	mov.w	r3, #0
}
 8002ea0:	ee07 3a90 	vmov	s15, r3
 8002ea4:	eeb0 0a67 	vmov.f32	s0, s15
 8002ea8:	3714      	adds	r7, #20
 8002eaa:	46bd      	mov	sp, r7
 8002eac:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002eb0:	4770      	bx	lr
 8002eb2:	bf00      	nop
 8002eb4:	3bfa0000 	.word	0x3bfa0000
 8002eb8:	3c7a0000 	.word	0x3c7a0000
 8002ebc:	3cfa0000 	.word	0x3cfa0000
 8002ec0:	3d7a0000 	.word	0x3d7a0000

08002ec4 <getAres>:

float getAres(struct mpu9250 * mpu9250) {
 8002ec4:	b480      	push	{r7}
 8002ec6:	b085      	sub	sp, #20
 8002ec8:	af00      	add	r7, sp, #0
 8002eca:	6078      	str	r0, [r7, #4]
  uint8_t Ascale = mpu9250->Ascale;
 8002ecc:	687b      	ldr	r3, [r7, #4]
 8002ece:	781b      	ldrb	r3, [r3, #0]
 8002ed0:	73fb      	strb	r3, [r7, #15]
  switch (Ascale)
 8002ed2:	7bfb      	ldrb	r3, [r7, #15]
 8002ed4:	2b03      	cmp	r3, #3
 8002ed6:	d827      	bhi.n	8002f28 <getAres+0x64>
 8002ed8:	a201      	add	r2, pc, #4	; (adr r2, 8002ee0 <getAres+0x1c>)
 8002eda:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8002ede:	bf00      	nop
 8002ee0:	08002ef1 	.word	0x08002ef1
 8002ee4:	08002eff 	.word	0x08002eff
 8002ee8:	08002f0d 	.word	0x08002f0d
 8002eec:	08002f1b 	.word	0x08002f1b
  {
  // Possible accelerometer scales (and their register bit settings) are:
  // 2 Gs (00), 4 Gs (01), 8 Gs (10), and 16 Gs  (11).
        // Here's a bit of an algorith to calculate DPS/(ADC tick) based on that 2-bit value:
    case AFS_2G:
		 mpu9250->_aRes = 2.0f/32768.0f;
 8002ef0:	687b      	ldr	r3, [r7, #4]
 8002ef2:	f04f 5262 	mov.w	r2, #947912704	; 0x38800000
 8002ef6:	605a      	str	r2, [r3, #4]
         return mpu9250->_aRes;
 8002ef8:	687b      	ldr	r3, [r7, #4]
 8002efa:	685b      	ldr	r3, [r3, #4]
 8002efc:	e016      	b.n	8002f2c <getAres+0x68>
         break;
    case AFS_4G:
		mpu9250->_aRes = 4.0f/32768.0f;
 8002efe:	687b      	ldr	r3, [r7, #4]
 8002f00:	f04f 5264 	mov.w	r2, #956301312	; 0x39000000
 8002f04:	605a      	str	r2, [r3, #4]
         return mpu9250->_aRes;
 8002f06:	687b      	ldr	r3, [r7, #4]
 8002f08:	685b      	ldr	r3, [r3, #4]
 8002f0a:	e00f      	b.n	8002f2c <getAres+0x68>
         break;
    case AFS_8G:
		mpu9250->_aRes = 8.0f/32768.0f;
 8002f0c:	687b      	ldr	r3, [r7, #4]
 8002f0e:	f04f 5266 	mov.w	r2, #964689920	; 0x39800000
 8002f12:	605a      	str	r2, [r3, #4]
         return mpu9250->_aRes;
 8002f14:	687b      	ldr	r3, [r7, #4]
 8002f16:	685b      	ldr	r3, [r3, #4]
 8002f18:	e008      	b.n	8002f2c <getAres+0x68>
         break;
    case AFS_16G:
		mpu9250->_aRes = 16.0f/32768.0f;
 8002f1a:	687b      	ldr	r3, [r7, #4]
 8002f1c:	f04f 5268 	mov.w	r2, #973078528	; 0x3a000000
 8002f20:	605a      	str	r2, [r3, #4]
         return mpu9250->_aRes;
 8002f22:	687b      	ldr	r3, [r7, #4]
 8002f24:	685b      	ldr	r3, [r3, #4]
 8002f26:	e001      	b.n	8002f2c <getAres+0x68>
         break;
  }
  return 0.0;
 8002f28:	f04f 0300 	mov.w	r3, #0
}
 8002f2c:	ee07 3a90 	vmov	s15, r3
 8002f30:	eeb0 0a67 	vmov.f32	s0, s15
 8002f34:	3714      	adds	r7, #20
 8002f36:	46bd      	mov	sp, r7
 8002f38:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002f3c:	4770      	bx	lr
 8002f3e:	bf00      	nop

08002f40 <updateData>:

void updateData(struct mpu9250 * mpu9250, float dt, float vel){
 8002f40:	b580      	push	{r7, lr}
 8002f42:	ed2d 8b02 	vpush	{d8}
 8002f46:	b088      	sub	sp, #32
 8002f48:	af00      	add	r7, sp, #0
 8002f4a:	60f8      	str	r0, [r7, #12]
 8002f4c:	ed87 0a02 	vstr	s0, [r7, #8]
 8002f50:	edc7 0a01 	vstr	s1, [r7, #4]
	readMPU9250Data(mpu9250->rawData);
 8002f54:	68fb      	ldr	r3, [r7, #12]
 8002f56:	330c      	adds	r3, #12
 8002f58:	4618      	mov	r0, r3
 8002f5a:	f7ff ff1d 	bl	8002d98 <readMPU9250Data>

  // Update buffers' values
	for (int i = 0; i<3; i++){
 8002f5e:	2300      	movs	r3, #0
 8002f60:	61fb      	str	r3, [r7, #28]
 8002f62:	e023      	b.n	8002fac <updateData+0x6c>
		mpu9250->accBuff[i][mpu9250->buffPointer] = (float)(mpu9250->rawData[i] * getAres(mpu9250));
 8002f64:	68fa      	ldr	r2, [r7, #12]
 8002f66:	69fb      	ldr	r3, [r7, #28]
 8002f68:	3304      	adds	r3, #4
 8002f6a:	005b      	lsls	r3, r3, #1
 8002f6c:	4413      	add	r3, r2
 8002f6e:	f9b3 3004 	ldrsh.w	r3, [r3, #4]
 8002f72:	ee07 3a90 	vmov	s15, r3
 8002f76:	eeb8 8ae7 	vcvt.f32.s32	s16, s15
 8002f7a:	68f8      	ldr	r0, [r7, #12]
 8002f7c:	f7ff ffa2 	bl	8002ec4 <getAres>
 8002f80:	eef0 7a40 	vmov.f32	s15, s0
 8002f84:	68fb      	ldr	r3, [r7, #12]
 8002f86:	f893 3034 	ldrb.w	r3, [r3, #52]	; 0x34
 8002f8a:	4618      	mov	r0, r3
 8002f8c:	ee68 7a27 	vmul.f32	s15, s16, s15
 8002f90:	68f9      	ldr	r1, [r7, #12]
 8002f92:	69fa      	ldr	r2, [r7, #28]
 8002f94:	4613      	mov	r3, r2
 8002f96:	009b      	lsls	r3, r3, #2
 8002f98:	4413      	add	r3, r2
 8002f9a:	4403      	add	r3, r0
 8002f9c:	330e      	adds	r3, #14
 8002f9e:	009b      	lsls	r3, r3, #2
 8002fa0:	440b      	add	r3, r1
 8002fa2:	edc3 7a00 	vstr	s15, [r3]
	for (int i = 0; i<3; i++){
 8002fa6:	69fb      	ldr	r3, [r7, #28]
 8002fa8:	3301      	adds	r3, #1
 8002faa:	61fb      	str	r3, [r7, #28]
 8002fac:	69fb      	ldr	r3, [r7, #28]
 8002fae:	2b02      	cmp	r3, #2
 8002fb0:	ddd8      	ble.n	8002f64 <updateData+0x24>
	}
	for (int i = 4; i<7; i++){
 8002fb2:	2304      	movs	r3, #4
 8002fb4:	61bb      	str	r3, [r7, #24]
 8002fb6:	e025      	b.n	8003004 <updateData+0xc4>
		mpu9250->gyroBuff[i-4][mpu9250->buffPointer] = (float)(mpu9250->rawData[i] * getGres(mpu9250));
 8002fb8:	68fa      	ldr	r2, [r7, #12]
 8002fba:	69bb      	ldr	r3, [r7, #24]
 8002fbc:	3304      	adds	r3, #4
 8002fbe:	005b      	lsls	r3, r3, #1
 8002fc0:	4413      	add	r3, r2
 8002fc2:	f9b3 3004 	ldrsh.w	r3, [r3, #4]
 8002fc6:	ee07 3a90 	vmov	s15, r3
 8002fca:	eeb8 8ae7 	vcvt.f32.s32	s16, s15
 8002fce:	68f8      	ldr	r0, [r7, #12]
 8002fd0:	f7ff ff36 	bl	8002e40 <getGres>
 8002fd4:	eef0 7a40 	vmov.f32	s15, s0
 8002fd8:	69bb      	ldr	r3, [r7, #24]
 8002fda:	1f1a      	subs	r2, r3, #4
 8002fdc:	68fb      	ldr	r3, [r7, #12]
 8002fde:	f893 3034 	ldrb.w	r3, [r3, #52]	; 0x34
 8002fe2:	4618      	mov	r0, r3
 8002fe4:	ee68 7a27 	vmul.f32	s15, s16, s15
 8002fe8:	68f9      	ldr	r1, [r7, #12]
 8002fea:	4613      	mov	r3, r2
 8002fec:	009b      	lsls	r3, r3, #2
 8002fee:	4413      	add	r3, r2
 8002ff0:	4403      	add	r3, r0
 8002ff2:	331c      	adds	r3, #28
 8002ff4:	009b      	lsls	r3, r3, #2
 8002ff6:	440b      	add	r3, r1
 8002ff8:	3304      	adds	r3, #4
 8002ffa:	edc3 7a00 	vstr	s15, [r3]
	for (int i = 4; i<7; i++){
 8002ffe:	69bb      	ldr	r3, [r7, #24]
 8003000:	3301      	adds	r3, #1
 8003002:	61bb      	str	r3, [r7, #24]
 8003004:	69bb      	ldr	r3, [r7, #24]
 8003006:	2b06      	cmp	r3, #6
 8003008:	ddd6      	ble.n	8002fb8 <updateData+0x78>
	}

	mpu9250->buffPointer = (mpu9250->buffPointer+1) % filt_size;
 800300a:	68fb      	ldr	r3, [r7, #12]
 800300c:	f893 3034 	ldrb.w	r3, [r3, #52]	; 0x34
 8003010:	1c5a      	adds	r2, r3, #1
 8003012:	4ba1      	ldr	r3, [pc, #644]	; (8003298 <updateData+0x358>)
 8003014:	fb83 1302 	smull	r1, r3, r3, r2
 8003018:	1059      	asrs	r1, r3, #1
 800301a:	17d3      	asrs	r3, r2, #31
 800301c:	1ac9      	subs	r1, r1, r3
 800301e:	460b      	mov	r3, r1
 8003020:	009b      	lsls	r3, r3, #2
 8003022:	440b      	add	r3, r1
 8003024:	1ad1      	subs	r1, r2, r3
 8003026:	b2ca      	uxtb	r2, r1
 8003028:	68fb      	ldr	r3, [r7, #12]
 800302a:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
	mpu9250->lastAngVel = mpu9250->gyro[2];
 800302e:	68fb      	ldr	r3, [r7, #12]
 8003030:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8003032:	68fb      	ldr	r3, [r7, #12]
 8003034:	f8c3 20b0 	str.w	r2, [r3, #176]	; 0xb0

  // Calculate moving average's new iteration
	for(int i = 0 ; i < 3 ; i++){
 8003038:	2300      	movs	r3, #0
 800303a:	617b      	str	r3, [r7, #20]
 800303c:	e07d      	b.n	800313a <updateData+0x1fa>
		mpu9250->acc[i] = 0;
 800303e:	68fa      	ldr	r2, [r7, #12]
 8003040:	697b      	ldr	r3, [r7, #20]
 8003042:	3306      	adds	r3, #6
 8003044:	009b      	lsls	r3, r3, #2
 8003046:	4413      	add	r3, r2
 8003048:	3304      	adds	r3, #4
 800304a:	f04f 0200 	mov.w	r2, #0
 800304e:	601a      	str	r2, [r3, #0]
		mpu9250->gyro[i] = 0;
 8003050:	68fa      	ldr	r2, [r7, #12]
 8003052:	697b      	ldr	r3, [r7, #20]
 8003054:	330a      	adds	r3, #10
 8003056:	009b      	lsls	r3, r3, #2
 8003058:	4413      	add	r3, r2
 800305a:	f04f 0200 	mov.w	r2, #0
 800305e:	601a      	str	r2, [r3, #0]
		for(int j = 0 ; j < filt_size ; j++){
 8003060:	2300      	movs	r3, #0
 8003062:	613b      	str	r3, [r7, #16]
 8003064:	e03d      	b.n	80030e2 <updateData+0x1a2>
			mpu9250->acc[i]+= mpu9250->accBuff[i][j];
 8003066:	68fa      	ldr	r2, [r7, #12]
 8003068:	697b      	ldr	r3, [r7, #20]
 800306a:	3306      	adds	r3, #6
 800306c:	009b      	lsls	r3, r3, #2
 800306e:	4413      	add	r3, r2
 8003070:	3304      	adds	r3, #4
 8003072:	ed93 7a00 	vldr	s14, [r3]
 8003076:	68f9      	ldr	r1, [r7, #12]
 8003078:	697a      	ldr	r2, [r7, #20]
 800307a:	4613      	mov	r3, r2
 800307c:	009b      	lsls	r3, r3, #2
 800307e:	4413      	add	r3, r2
 8003080:	693a      	ldr	r2, [r7, #16]
 8003082:	4413      	add	r3, r2
 8003084:	330e      	adds	r3, #14
 8003086:	009b      	lsls	r3, r3, #2
 8003088:	440b      	add	r3, r1
 800308a:	edd3 7a00 	vldr	s15, [r3]
 800308e:	ee77 7a27 	vadd.f32	s15, s14, s15
 8003092:	68fa      	ldr	r2, [r7, #12]
 8003094:	697b      	ldr	r3, [r7, #20]
 8003096:	3306      	adds	r3, #6
 8003098:	009b      	lsls	r3, r3, #2
 800309a:	4413      	add	r3, r2
 800309c:	3304      	adds	r3, #4
 800309e:	edc3 7a00 	vstr	s15, [r3]
			mpu9250->gyro[i]+= mpu9250->gyroBuff[i][j];
 80030a2:	68fa      	ldr	r2, [r7, #12]
 80030a4:	697b      	ldr	r3, [r7, #20]
 80030a6:	330a      	adds	r3, #10
 80030a8:	009b      	lsls	r3, r3, #2
 80030aa:	4413      	add	r3, r2
 80030ac:	ed93 7a00 	vldr	s14, [r3]
 80030b0:	68f9      	ldr	r1, [r7, #12]
 80030b2:	697a      	ldr	r2, [r7, #20]
 80030b4:	4613      	mov	r3, r2
 80030b6:	009b      	lsls	r3, r3, #2
 80030b8:	4413      	add	r3, r2
 80030ba:	693a      	ldr	r2, [r7, #16]
 80030bc:	4413      	add	r3, r2
 80030be:	331c      	adds	r3, #28
 80030c0:	009b      	lsls	r3, r3, #2
 80030c2:	440b      	add	r3, r1
 80030c4:	3304      	adds	r3, #4
 80030c6:	edd3 7a00 	vldr	s15, [r3]
 80030ca:	ee77 7a27 	vadd.f32	s15, s14, s15
 80030ce:	68fa      	ldr	r2, [r7, #12]
 80030d0:	697b      	ldr	r3, [r7, #20]
 80030d2:	330a      	adds	r3, #10
 80030d4:	009b      	lsls	r3, r3, #2
 80030d6:	4413      	add	r3, r2
 80030d8:	edc3 7a00 	vstr	s15, [r3]
		for(int j = 0 ; j < filt_size ; j++){
 80030dc:	693b      	ldr	r3, [r7, #16]
 80030de:	3301      	adds	r3, #1
 80030e0:	613b      	str	r3, [r7, #16]
 80030e2:	693b      	ldr	r3, [r7, #16]
 80030e4:	2b04      	cmp	r3, #4
 80030e6:	ddbe      	ble.n	8003066 <updateData+0x126>
		}
		mpu9250->acc[i]/= filt_size;
 80030e8:	68fa      	ldr	r2, [r7, #12]
 80030ea:	697b      	ldr	r3, [r7, #20]
 80030ec:	3306      	adds	r3, #6
 80030ee:	009b      	lsls	r3, r3, #2
 80030f0:	4413      	add	r3, r2
 80030f2:	3304      	adds	r3, #4
 80030f4:	ed93 7a00 	vldr	s14, [r3]
 80030f8:	eef1 6a04 	vmov.f32	s13, #20	; 0x40a00000  5.0
 80030fc:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8003100:	68fa      	ldr	r2, [r7, #12]
 8003102:	697b      	ldr	r3, [r7, #20]
 8003104:	3306      	adds	r3, #6
 8003106:	009b      	lsls	r3, r3, #2
 8003108:	4413      	add	r3, r2
 800310a:	3304      	adds	r3, #4
 800310c:	edc3 7a00 	vstr	s15, [r3]
		mpu9250->gyro[i]/= filt_size;
 8003110:	68fa      	ldr	r2, [r7, #12]
 8003112:	697b      	ldr	r3, [r7, #20]
 8003114:	330a      	adds	r3, #10
 8003116:	009b      	lsls	r3, r3, #2
 8003118:	4413      	add	r3, r2
 800311a:	ed93 7a00 	vldr	s14, [r3]
 800311e:	eef1 6a04 	vmov.f32	s13, #20	; 0x40a00000  5.0
 8003122:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8003126:	68fa      	ldr	r2, [r7, #12]
 8003128:	697b      	ldr	r3, [r7, #20]
 800312a:	330a      	adds	r3, #10
 800312c:	009b      	lsls	r3, r3, #2
 800312e:	4413      	add	r3, r2
 8003130:	edc3 7a00 	vstr	s15, [r3]
	for(int i = 0 ; i < 3 ; i++){
 8003134:	697b      	ldr	r3, [r7, #20]
 8003136:	3301      	adds	r3, #1
 8003138:	617b      	str	r3, [r7, #20]
 800313a:	697b      	ldr	r3, [r7, #20]
 800313c:	2b02      	cmp	r3, #2
 800313e:	f77f af7e 	ble.w	800303e <updateData+0xfe>
	}

  // Update orientation
	// 1.1 = gyroscope's error
	mpu9250->pose[2] += 1.1* dt * (mpu9250->gyro[2] + mpu9250->lastAngVel) / 2;
 8003142:	68fb      	ldr	r3, [r7, #12]
 8003144:	edd3 7a2f 	vldr	s15, [r3, #188]	; 0xbc
 8003148:	eeb7 6ae7 	vcvt.f64.f32	d6, s15
 800314c:	edd7 7a02 	vldr	s15, [r7, #8]
 8003150:	eeb7 7ae7 	vcvt.f64.f32	d7, s15
 8003154:	ed9f 5b4c 	vldr	d5, [pc, #304]	; 8003288 <updateData+0x348>
 8003158:	ee27 5b05 	vmul.f64	d5, d7, d5
 800315c:	68fb      	ldr	r3, [r7, #12]
 800315e:	ed93 7a0c 	vldr	s14, [r3, #48]	; 0x30
 8003162:	68fb      	ldr	r3, [r7, #12]
 8003164:	edd3 7a2c 	vldr	s15, [r3, #176]	; 0xb0
 8003168:	ee77 7a27 	vadd.f32	s15, s14, s15
 800316c:	eeb7 7ae7 	vcvt.f64.f32	d7, s15
 8003170:	ee25 5b07 	vmul.f64	d5, d5, d7
 8003174:	eeb0 4b00 	vmov.f64	d4, #0	; 0x40000000  2.0
 8003178:	ee85 7b04 	vdiv.f64	d7, d5, d4
 800317c:	ee36 7b07 	vadd.f64	d7, d6, d7
 8003180:	eef7 7bc7 	vcvt.f32.f64	s15, d7
 8003184:	68fb      	ldr	r3, [r7, #12]
 8003186:	edc3 7a2f 	vstr	s15, [r3, #188]	; 0xbc
	if(mpu9250->pose[2] < -180)
 800318a:	68fb      	ldr	r3, [r7, #12]
 800318c:	edd3 7a2f 	vldr	s15, [r3, #188]	; 0xbc
 8003190:	ed9f 7a42 	vldr	s14, [pc, #264]	; 800329c <updateData+0x35c>
 8003194:	eef4 7ac7 	vcmpe.f32	s15, s14
 8003198:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800319c:	d50a      	bpl.n	80031b4 <updateData+0x274>
		mpu9250->pose[2] += 360;
 800319e:	68fb      	ldr	r3, [r7, #12]
 80031a0:	edd3 7a2f 	vldr	s15, [r3, #188]	; 0xbc
 80031a4:	ed9f 7a3e 	vldr	s14, [pc, #248]	; 80032a0 <updateData+0x360>
 80031a8:	ee77 7a87 	vadd.f32	s15, s15, s14
 80031ac:	68fb      	ldr	r3, [r7, #12]
 80031ae:	edc3 7a2f 	vstr	s15, [r3, #188]	; 0xbc
 80031b2:	e013      	b.n	80031dc <updateData+0x29c>
	else if(mpu9250->pose[2] > 180)
 80031b4:	68fb      	ldr	r3, [r7, #12]
 80031b6:	edd3 7a2f 	vldr	s15, [r3, #188]	; 0xbc
 80031ba:	ed9f 7a3a 	vldr	s14, [pc, #232]	; 80032a4 <updateData+0x364>
 80031be:	eef4 7ac7 	vcmpe.f32	s15, s14
 80031c2:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80031c6:	dd09      	ble.n	80031dc <updateData+0x29c>
		mpu9250->pose[2] -= 360;
 80031c8:	68fb      	ldr	r3, [r7, #12]
 80031ca:	edd3 7a2f 	vldr	s15, [r3, #188]	; 0xbc
 80031ce:	ed9f 7a34 	vldr	s14, [pc, #208]	; 80032a0 <updateData+0x360>
 80031d2:	ee77 7ac7 	vsub.f32	s15, s15, s14
 80031d6:	68fb      	ldr	r3, [r7, #12]
 80031d8:	edc3 7a2f 	vstr	s15, [r3, #188]	; 0xbc

  //Update position
  mpu9250->pose[0] += cos(M_PI/180 * mpu9250->pose[2]) * dt * vel;
 80031dc:	68fb      	ldr	r3, [r7, #12]
 80031de:	edd3 7a2d 	vldr	s15, [r3, #180]	; 0xb4
 80031e2:	eeb7 8ae7 	vcvt.f64.f32	d8, s15
 80031e6:	68fb      	ldr	r3, [r7, #12]
 80031e8:	edd3 7a2f 	vldr	s15, [r3, #188]	; 0xbc
 80031ec:	eeb7 7ae7 	vcvt.f64.f32	d7, s15
 80031f0:	ed9f 6b27 	vldr	d6, [pc, #156]	; 8003290 <updateData+0x350>
 80031f4:	ee27 7b06 	vmul.f64	d7, d7, d6
 80031f8:	eeb0 0b47 	vmov.f64	d0, d7
 80031fc:	f00e f888 	bl	8011310 <cos>
 8003200:	eeb0 6b40 	vmov.f64	d6, d0
 8003204:	edd7 7a02 	vldr	s15, [r7, #8]
 8003208:	eeb7 7ae7 	vcvt.f64.f32	d7, s15
 800320c:	ee26 6b07 	vmul.f64	d6, d6, d7
 8003210:	edd7 7a01 	vldr	s15, [r7, #4]
 8003214:	eeb7 7ae7 	vcvt.f64.f32	d7, s15
 8003218:	ee26 7b07 	vmul.f64	d7, d6, d7
 800321c:	ee38 7b07 	vadd.f64	d7, d8, d7
 8003220:	eef7 7bc7 	vcvt.f32.f64	s15, d7
 8003224:	68fb      	ldr	r3, [r7, #12]
 8003226:	edc3 7a2d 	vstr	s15, [r3, #180]	; 0xb4
  mpu9250->pose[1] += sin(M_PI/180 * mpu9250->pose[2]) * dt * vel;
 800322a:	68fb      	ldr	r3, [r7, #12]
 800322c:	edd3 7a2e 	vldr	s15, [r3, #184]	; 0xb8
 8003230:	eeb7 8ae7 	vcvt.f64.f32	d8, s15
 8003234:	68fb      	ldr	r3, [r7, #12]
 8003236:	edd3 7a2f 	vldr	s15, [r3, #188]	; 0xbc
 800323a:	eeb7 7ae7 	vcvt.f64.f32	d7, s15
 800323e:	ed9f 6b14 	vldr	d6, [pc, #80]	; 8003290 <updateData+0x350>
 8003242:	ee27 7b06 	vmul.f64	d7, d7, d6
 8003246:	eeb0 0b47 	vmov.f64	d0, d7
 800324a:	f00e f8ad 	bl	80113a8 <sin>
 800324e:	eeb0 6b40 	vmov.f64	d6, d0
 8003252:	edd7 7a02 	vldr	s15, [r7, #8]
 8003256:	eeb7 7ae7 	vcvt.f64.f32	d7, s15
 800325a:	ee26 6b07 	vmul.f64	d6, d6, d7
 800325e:	edd7 7a01 	vldr	s15, [r7, #4]
 8003262:	eeb7 7ae7 	vcvt.f64.f32	d7, s15
 8003266:	ee26 7b07 	vmul.f64	d7, d6, d7
 800326a:	ee38 7b07 	vadd.f64	d7, d8, d7
 800326e:	eef7 7bc7 	vcvt.f32.f64	s15, d7
 8003272:	68fb      	ldr	r3, [r7, #12]
 8003274:	edc3 7a2e 	vstr	s15, [r3, #184]	; 0xb8
}
 8003278:	bf00      	nop
 800327a:	3720      	adds	r7, #32
 800327c:	46bd      	mov	sp, r7
 800327e:	ecbd 8b02 	vpop	{d8}
 8003282:	bd80      	pop	{r7, pc}
 8003284:	f3af 8000 	nop.w
 8003288:	9999999a 	.word	0x9999999a
 800328c:	3ff19999 	.word	0x3ff19999
 8003290:	a2529d39 	.word	0xa2529d39
 8003294:	3f91df46 	.word	0x3f91df46
 8003298:	66666667 	.word	0x66666667
 800329c:	c3340000 	.word	0xc3340000
 80032a0:	43b40000 	.word	0x43b40000
 80032a4:	43340000 	.word	0x43340000

080032a8 <setPose>:

void setPose(struct mpu9250 * mpu9250, float *pos){
 80032a8:	b480      	push	{r7}
 80032aa:	b085      	sub	sp, #20
 80032ac:	af00      	add	r7, sp, #0
 80032ae:	6078      	str	r0, [r7, #4]
 80032b0:	6039      	str	r1, [r7, #0]
	for(int i = 0 ; i < 3 ; i++){
 80032b2:	2300      	movs	r3, #0
 80032b4:	60fb      	str	r3, [r7, #12]
 80032b6:	e00e      	b.n	80032d6 <setPose+0x2e>
		mpu9250->pose[i] = pos[i];
 80032b8:	68fb      	ldr	r3, [r7, #12]
 80032ba:	009b      	lsls	r3, r3, #2
 80032bc:	683a      	ldr	r2, [r7, #0]
 80032be:	4413      	add	r3, r2
 80032c0:	681a      	ldr	r2, [r3, #0]
 80032c2:	6879      	ldr	r1, [r7, #4]
 80032c4:	68fb      	ldr	r3, [r7, #12]
 80032c6:	332c      	adds	r3, #44	; 0x2c
 80032c8:	009b      	lsls	r3, r3, #2
 80032ca:	440b      	add	r3, r1
 80032cc:	3304      	adds	r3, #4
 80032ce:	601a      	str	r2, [r3, #0]
	for(int i = 0 ; i < 3 ; i++){
 80032d0:	68fb      	ldr	r3, [r7, #12]
 80032d2:	3301      	adds	r3, #1
 80032d4:	60fb      	str	r3, [r7, #12]
 80032d6:	68fb      	ldr	r3, [r7, #12]
 80032d8:	2b02      	cmp	r3, #2
 80032da:	dded      	ble.n	80032b8 <setPose+0x10>
	}
}
 80032dc:	bf00      	nop
 80032de:	bf00      	nop
 80032e0:	3714      	adds	r7, #20
 80032e2:	46bd      	mov	sp, r7
 80032e4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80032e8:	4770      	bx	lr
	...

080032ec <readSpeed>:
 */

#include "myCAN.h"

uint8_t readSpeed(FDCAN_HandleTypeDef *hfdcan, FDCAN_RxHeaderTypeDef *pRxHeader,
		union BytesFloat bf, uint8_t *pRxData, float *speed){
 80032ec:	b580      	push	{r7, lr}
 80032ee:	b086      	sub	sp, #24
 80032f0:	af00      	add	r7, sp, #0
 80032f2:	60f8      	str	r0, [r7, #12]
 80032f4:	60b9      	str	r1, [r7, #8]
 80032f6:	607a      	str	r2, [r7, #4]
 80032f8:	603b      	str	r3, [r7, #0]
	uint8_t m;
	m = HAL_FDCAN_GetRxMessage(&hfdcan1, FDCAN_RX_FIFO0, pRxHeader, pRxData);
 80032fa:	683b      	ldr	r3, [r7, #0]
 80032fc:	68ba      	ldr	r2, [r7, #8]
 80032fe:	2140      	movs	r1, #64	; 0x40
 8003300:	480f      	ldr	r0, [pc, #60]	; (8003340 <readSpeed+0x54>)
 8003302:	f001 fc99 	bl	8004c38 <HAL_FDCAN_GetRxMessage>
 8003306:	4603      	mov	r3, r0
 8003308:	74fb      	strb	r3, [r7, #19]
	for (size_t i = 0; i < sizeof(float); i++) {
 800330a:	2300      	movs	r3, #0
 800330c:	617b      	str	r3, [r7, #20]
 800330e:	e00c      	b.n	800332a <readSpeed+0x3e>
		uint8_t receivedByte = pRxData[i];
 8003310:	683a      	ldr	r2, [r7, #0]
 8003312:	697b      	ldr	r3, [r7, #20]
 8003314:	4413      	add	r3, r2
 8003316:	781b      	ldrb	r3, [r3, #0]
 8003318:	74bb      	strb	r3, [r7, #18]
		bf.byteValue[i] = receivedByte;
 800331a:	1d3a      	adds	r2, r7, #4
 800331c:	697b      	ldr	r3, [r7, #20]
 800331e:	4413      	add	r3, r2
 8003320:	7cba      	ldrb	r2, [r7, #18]
 8003322:	701a      	strb	r2, [r3, #0]
	for (size_t i = 0; i < sizeof(float); i++) {
 8003324:	697b      	ldr	r3, [r7, #20]
 8003326:	3301      	adds	r3, #1
 8003328:	617b      	str	r3, [r7, #20]
 800332a:	697b      	ldr	r3, [r7, #20]
 800332c:	2b03      	cmp	r3, #3
 800332e:	d9ef      	bls.n	8003310 <readSpeed+0x24>
	}

	*speed = bf.floatValue;
 8003330:	687a      	ldr	r2, [r7, #4]
 8003332:	6a3b      	ldr	r3, [r7, #32]
 8003334:	601a      	str	r2, [r3, #0]

	return m;
 8003336:	7cfb      	ldrb	r3, [r7, #19]
}
 8003338:	4618      	mov	r0, r3
 800333a:	3718      	adds	r7, #24
 800333c:	46bd      	mov	sp, r7
 800333e:	bd80      	pop	{r7, pc}
 8003340:	24000334 	.word	0x24000334

08003344 <__io_putchar>:
/**
  * @brief  Retargets the C library printf function to the USART.
  * @param  None
  * @retval None
  */
PUTCHAR_PROTOTYPE {
 8003344:	b580      	push	{r7, lr}
 8003346:	b082      	sub	sp, #8
 8003348:	af00      	add	r7, sp, #0
 800334a:	6078      	str	r0, [r7, #4]
  /* write a character to the USART3 and Loop until the end of transmission*/
  HAL_UART_Transmit(&huart3, (uint8_t *)&ch, 1, HAL_MAX_DELAY);
 800334c:	1d39      	adds	r1, r7, #4
 800334e:	f04f 33ff 	mov.w	r3, #4294967295
 8003352:	2201      	movs	r2, #1
 8003354:	4803      	ldr	r0, [pc, #12]	; (8003364 <__io_putchar+0x20>)
 8003356:	f006 fddb 	bl	8009f10 <HAL_UART_Transmit>
  return ch;
 800335a:	687b      	ldr	r3, [r7, #4]
}
 800335c:	4618      	mov	r0, r3
 800335e:	3708      	adds	r7, #8
 8003360:	46bd      	mov	sp, r7
 8003362:	bd80      	pop	{r7, pc}
 8003364:	2400073c 	.word	0x2400073c

08003368 <MX_SPI1_Init>:
SPI_HandleTypeDef hspi2;
SPI_HandleTypeDef hspi3;

/* SPI1 init function */
void MX_SPI1_Init(void)
{
 8003368:	b580      	push	{r7, lr}
 800336a:	af00      	add	r7, sp, #0
  /* USER CODE END SPI1_Init 0 */

  /* USER CODE BEGIN SPI1_Init 1 */

  /* USER CODE END SPI1_Init 1 */
  hspi1.Instance = SPI1;
 800336c:	4b28      	ldr	r3, [pc, #160]	; (8003410 <MX_SPI1_Init+0xa8>)
 800336e:	4a29      	ldr	r2, [pc, #164]	; (8003414 <MX_SPI1_Init+0xac>)
 8003370:	601a      	str	r2, [r3, #0]
  hspi1.Init.Mode = SPI_MODE_MASTER;
 8003372:	4b27      	ldr	r3, [pc, #156]	; (8003410 <MX_SPI1_Init+0xa8>)
 8003374:	f44f 0280 	mov.w	r2, #4194304	; 0x400000
 8003378:	605a      	str	r2, [r3, #4]
  hspi1.Init.Direction = SPI_DIRECTION_2LINES;
 800337a:	4b25      	ldr	r3, [pc, #148]	; (8003410 <MX_SPI1_Init+0xa8>)
 800337c:	2200      	movs	r2, #0
 800337e:	609a      	str	r2, [r3, #8]
  hspi1.Init.DataSize = SPI_DATASIZE_8BIT;
 8003380:	4b23      	ldr	r3, [pc, #140]	; (8003410 <MX_SPI1_Init+0xa8>)
 8003382:	2207      	movs	r2, #7
 8003384:	60da      	str	r2, [r3, #12]
  hspi1.Init.CLKPolarity = SPI_POLARITY_HIGH;
 8003386:	4b22      	ldr	r3, [pc, #136]	; (8003410 <MX_SPI1_Init+0xa8>)
 8003388:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 800338c:	611a      	str	r2, [r3, #16]
  hspi1.Init.CLKPhase = SPI_PHASE_2EDGE;
 800338e:	4b20      	ldr	r3, [pc, #128]	; (8003410 <MX_SPI1_Init+0xa8>)
 8003390:	f04f 7280 	mov.w	r2, #16777216	; 0x1000000
 8003394:	615a      	str	r2, [r3, #20]
  hspi1.Init.NSS = SPI_NSS_SOFT;
 8003396:	4b1e      	ldr	r3, [pc, #120]	; (8003410 <MX_SPI1_Init+0xa8>)
 8003398:	f04f 6280 	mov.w	r2, #67108864	; 0x4000000
 800339c:	619a      	str	r2, [r3, #24]
  hspi1.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_16;
 800339e:	4b1c      	ldr	r3, [pc, #112]	; (8003410 <MX_SPI1_Init+0xa8>)
 80033a0:	f04f 5240 	mov.w	r2, #805306368	; 0x30000000
 80033a4:	61da      	str	r2, [r3, #28]
  hspi1.Init.FirstBit = SPI_FIRSTBIT_MSB;
 80033a6:	4b1a      	ldr	r3, [pc, #104]	; (8003410 <MX_SPI1_Init+0xa8>)
 80033a8:	2200      	movs	r2, #0
 80033aa:	621a      	str	r2, [r3, #32]
  hspi1.Init.TIMode = SPI_TIMODE_DISABLE;
 80033ac:	4b18      	ldr	r3, [pc, #96]	; (8003410 <MX_SPI1_Init+0xa8>)
 80033ae:	2200      	movs	r2, #0
 80033b0:	625a      	str	r2, [r3, #36]	; 0x24
  hspi1.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 80033b2:	4b17      	ldr	r3, [pc, #92]	; (8003410 <MX_SPI1_Init+0xa8>)
 80033b4:	2200      	movs	r2, #0
 80033b6:	629a      	str	r2, [r3, #40]	; 0x28
  hspi1.Init.CRCPolynomial = 0x0;
 80033b8:	4b15      	ldr	r3, [pc, #84]	; (8003410 <MX_SPI1_Init+0xa8>)
 80033ba:	2200      	movs	r2, #0
 80033bc:	62da      	str	r2, [r3, #44]	; 0x2c
  hspi1.Init.NSSPMode = SPI_NSS_PULSE_ENABLE;
 80033be:	4b14      	ldr	r3, [pc, #80]	; (8003410 <MX_SPI1_Init+0xa8>)
 80033c0:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 80033c4:	635a      	str	r2, [r3, #52]	; 0x34
  hspi1.Init.NSSPolarity = SPI_NSS_POLARITY_LOW;
 80033c6:	4b12      	ldr	r3, [pc, #72]	; (8003410 <MX_SPI1_Init+0xa8>)
 80033c8:	2200      	movs	r2, #0
 80033ca:	639a      	str	r2, [r3, #56]	; 0x38
  hspi1.Init.FifoThreshold = SPI_FIFO_THRESHOLD_01DATA;
 80033cc:	4b10      	ldr	r3, [pc, #64]	; (8003410 <MX_SPI1_Init+0xa8>)
 80033ce:	2200      	movs	r2, #0
 80033d0:	63da      	str	r2, [r3, #60]	; 0x3c
  hspi1.Init.TxCRCInitializationPattern = SPI_CRC_INITIALIZATION_ALL_ZERO_PATTERN;
 80033d2:	4b0f      	ldr	r3, [pc, #60]	; (8003410 <MX_SPI1_Init+0xa8>)
 80033d4:	2200      	movs	r2, #0
 80033d6:	641a      	str	r2, [r3, #64]	; 0x40
  hspi1.Init.RxCRCInitializationPattern = SPI_CRC_INITIALIZATION_ALL_ZERO_PATTERN;
 80033d8:	4b0d      	ldr	r3, [pc, #52]	; (8003410 <MX_SPI1_Init+0xa8>)
 80033da:	2200      	movs	r2, #0
 80033dc:	645a      	str	r2, [r3, #68]	; 0x44
  hspi1.Init.MasterSSIdleness = SPI_MASTER_SS_IDLENESS_00CYCLE;
 80033de:	4b0c      	ldr	r3, [pc, #48]	; (8003410 <MX_SPI1_Init+0xa8>)
 80033e0:	2200      	movs	r2, #0
 80033e2:	649a      	str	r2, [r3, #72]	; 0x48
  hspi1.Init.MasterInterDataIdleness = SPI_MASTER_INTERDATA_IDLENESS_00CYCLE;
 80033e4:	4b0a      	ldr	r3, [pc, #40]	; (8003410 <MX_SPI1_Init+0xa8>)
 80033e6:	2200      	movs	r2, #0
 80033e8:	64da      	str	r2, [r3, #76]	; 0x4c
  hspi1.Init.MasterReceiverAutoSusp = SPI_MASTER_RX_AUTOSUSP_DISABLE;
 80033ea:	4b09      	ldr	r3, [pc, #36]	; (8003410 <MX_SPI1_Init+0xa8>)
 80033ec:	2200      	movs	r2, #0
 80033ee:	651a      	str	r2, [r3, #80]	; 0x50
  hspi1.Init.MasterKeepIOState = SPI_MASTER_KEEP_IO_STATE_DISABLE;
 80033f0:	4b07      	ldr	r3, [pc, #28]	; (8003410 <MX_SPI1_Init+0xa8>)
 80033f2:	2200      	movs	r2, #0
 80033f4:	655a      	str	r2, [r3, #84]	; 0x54
  hspi1.Init.IOSwap = SPI_IO_SWAP_DISABLE;
 80033f6:	4b06      	ldr	r3, [pc, #24]	; (8003410 <MX_SPI1_Init+0xa8>)
 80033f8:	2200      	movs	r2, #0
 80033fa:	659a      	str	r2, [r3, #88]	; 0x58
  if (HAL_SPI_Init(&hspi1) != HAL_OK)
 80033fc:	4804      	ldr	r0, [pc, #16]	; (8003410 <MX_SPI1_Init+0xa8>)
 80033fe:	f004 fcfd 	bl	8007dfc <HAL_SPI_Init>
 8003402:	4603      	mov	r3, r0
 8003404:	2b00      	cmp	r3, #0
 8003406:	d001      	beq.n	800340c <MX_SPI1_Init+0xa4>
  {
    Error_Handler();
 8003408:	f7ff f958 	bl	80026bc <Error_Handler>
  }
  /* USER CODE BEGIN SPI1_Init 2 */

  /* USER CODE END SPI1_Init 2 */

}
 800340c:	bf00      	nop
 800340e:	bd80      	pop	{r7, pc}
 8003410:	24000508 	.word	0x24000508
 8003414:	40013000 	.word	0x40013000

08003418 <MX_SPI2_Init>:
/* SPI2 init function */
void MX_SPI2_Init(void)
{
 8003418:	b580      	push	{r7, lr}
 800341a:	af00      	add	r7, sp, #0
  /* USER CODE END SPI2_Init 0 */

  /* USER CODE BEGIN SPI2_Init 1 */

  /* USER CODE END SPI2_Init 1 */
  hspi2.Instance = SPI2;
 800341c:	4b27      	ldr	r3, [pc, #156]	; (80034bc <MX_SPI2_Init+0xa4>)
 800341e:	4a28      	ldr	r2, [pc, #160]	; (80034c0 <MX_SPI2_Init+0xa8>)
 8003420:	601a      	str	r2, [r3, #0]
  hspi2.Init.Mode = SPI_MODE_MASTER;
 8003422:	4b26      	ldr	r3, [pc, #152]	; (80034bc <MX_SPI2_Init+0xa4>)
 8003424:	f44f 0280 	mov.w	r2, #4194304	; 0x400000
 8003428:	605a      	str	r2, [r3, #4]
  hspi2.Init.Direction = SPI_DIRECTION_2LINES;
 800342a:	4b24      	ldr	r3, [pc, #144]	; (80034bc <MX_SPI2_Init+0xa4>)
 800342c:	2200      	movs	r2, #0
 800342e:	609a      	str	r2, [r3, #8]
  hspi2.Init.DataSize = SPI_DATASIZE_8BIT;
 8003430:	4b22      	ldr	r3, [pc, #136]	; (80034bc <MX_SPI2_Init+0xa4>)
 8003432:	2207      	movs	r2, #7
 8003434:	60da      	str	r2, [r3, #12]
  hspi2.Init.CLKPolarity = SPI_POLARITY_LOW;
 8003436:	4b21      	ldr	r3, [pc, #132]	; (80034bc <MX_SPI2_Init+0xa4>)
 8003438:	2200      	movs	r2, #0
 800343a:	611a      	str	r2, [r3, #16]
  hspi2.Init.CLKPhase = SPI_PHASE_1EDGE;
 800343c:	4b1f      	ldr	r3, [pc, #124]	; (80034bc <MX_SPI2_Init+0xa4>)
 800343e:	2200      	movs	r2, #0
 8003440:	615a      	str	r2, [r3, #20]
  hspi2.Init.NSS = SPI_NSS_SOFT;
 8003442:	4b1e      	ldr	r3, [pc, #120]	; (80034bc <MX_SPI2_Init+0xa4>)
 8003444:	f04f 6280 	mov.w	r2, #67108864	; 0x4000000
 8003448:	619a      	str	r2, [r3, #24]
  hspi2.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_16;
 800344a:	4b1c      	ldr	r3, [pc, #112]	; (80034bc <MX_SPI2_Init+0xa4>)
 800344c:	f04f 5240 	mov.w	r2, #805306368	; 0x30000000
 8003450:	61da      	str	r2, [r3, #28]
  hspi2.Init.FirstBit = SPI_FIRSTBIT_MSB;
 8003452:	4b1a      	ldr	r3, [pc, #104]	; (80034bc <MX_SPI2_Init+0xa4>)
 8003454:	2200      	movs	r2, #0
 8003456:	621a      	str	r2, [r3, #32]
  hspi2.Init.TIMode = SPI_TIMODE_DISABLE;
 8003458:	4b18      	ldr	r3, [pc, #96]	; (80034bc <MX_SPI2_Init+0xa4>)
 800345a:	2200      	movs	r2, #0
 800345c:	625a      	str	r2, [r3, #36]	; 0x24
  hspi2.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 800345e:	4b17      	ldr	r3, [pc, #92]	; (80034bc <MX_SPI2_Init+0xa4>)
 8003460:	2200      	movs	r2, #0
 8003462:	629a      	str	r2, [r3, #40]	; 0x28
  hspi2.Init.CRCPolynomial = 0x0;
 8003464:	4b15      	ldr	r3, [pc, #84]	; (80034bc <MX_SPI2_Init+0xa4>)
 8003466:	2200      	movs	r2, #0
 8003468:	62da      	str	r2, [r3, #44]	; 0x2c
  hspi2.Init.NSSPMode = SPI_NSS_PULSE_ENABLE;
 800346a:	4b14      	ldr	r3, [pc, #80]	; (80034bc <MX_SPI2_Init+0xa4>)
 800346c:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 8003470:	635a      	str	r2, [r3, #52]	; 0x34
  hspi2.Init.NSSPolarity = SPI_NSS_POLARITY_LOW;
 8003472:	4b12      	ldr	r3, [pc, #72]	; (80034bc <MX_SPI2_Init+0xa4>)
 8003474:	2200      	movs	r2, #0
 8003476:	639a      	str	r2, [r3, #56]	; 0x38
  hspi2.Init.FifoThreshold = SPI_FIFO_THRESHOLD_01DATA;
 8003478:	4b10      	ldr	r3, [pc, #64]	; (80034bc <MX_SPI2_Init+0xa4>)
 800347a:	2200      	movs	r2, #0
 800347c:	63da      	str	r2, [r3, #60]	; 0x3c
  hspi2.Init.TxCRCInitializationPattern = SPI_CRC_INITIALIZATION_ALL_ZERO_PATTERN;
 800347e:	4b0f      	ldr	r3, [pc, #60]	; (80034bc <MX_SPI2_Init+0xa4>)
 8003480:	2200      	movs	r2, #0
 8003482:	641a      	str	r2, [r3, #64]	; 0x40
  hspi2.Init.RxCRCInitializationPattern = SPI_CRC_INITIALIZATION_ALL_ZERO_PATTERN;
 8003484:	4b0d      	ldr	r3, [pc, #52]	; (80034bc <MX_SPI2_Init+0xa4>)
 8003486:	2200      	movs	r2, #0
 8003488:	645a      	str	r2, [r3, #68]	; 0x44
  hspi2.Init.MasterSSIdleness = SPI_MASTER_SS_IDLENESS_00CYCLE;
 800348a:	4b0c      	ldr	r3, [pc, #48]	; (80034bc <MX_SPI2_Init+0xa4>)
 800348c:	2200      	movs	r2, #0
 800348e:	649a      	str	r2, [r3, #72]	; 0x48
  hspi2.Init.MasterInterDataIdleness = SPI_MASTER_INTERDATA_IDLENESS_00CYCLE;
 8003490:	4b0a      	ldr	r3, [pc, #40]	; (80034bc <MX_SPI2_Init+0xa4>)
 8003492:	2200      	movs	r2, #0
 8003494:	64da      	str	r2, [r3, #76]	; 0x4c
  hspi2.Init.MasterReceiverAutoSusp = SPI_MASTER_RX_AUTOSUSP_DISABLE;
 8003496:	4b09      	ldr	r3, [pc, #36]	; (80034bc <MX_SPI2_Init+0xa4>)
 8003498:	2200      	movs	r2, #0
 800349a:	651a      	str	r2, [r3, #80]	; 0x50
  hspi2.Init.MasterKeepIOState = SPI_MASTER_KEEP_IO_STATE_DISABLE;
 800349c:	4b07      	ldr	r3, [pc, #28]	; (80034bc <MX_SPI2_Init+0xa4>)
 800349e:	2200      	movs	r2, #0
 80034a0:	655a      	str	r2, [r3, #84]	; 0x54
  hspi2.Init.IOSwap = SPI_IO_SWAP_DISABLE;
 80034a2:	4b06      	ldr	r3, [pc, #24]	; (80034bc <MX_SPI2_Init+0xa4>)
 80034a4:	2200      	movs	r2, #0
 80034a6:	659a      	str	r2, [r3, #88]	; 0x58
  if (HAL_SPI_Init(&hspi2) != HAL_OK)
 80034a8:	4804      	ldr	r0, [pc, #16]	; (80034bc <MX_SPI2_Init+0xa4>)
 80034aa:	f004 fca7 	bl	8007dfc <HAL_SPI_Init>
 80034ae:	4603      	mov	r3, r0
 80034b0:	2b00      	cmp	r3, #0
 80034b2:	d001      	beq.n	80034b8 <MX_SPI2_Init+0xa0>
  {
    Error_Handler();
 80034b4:	f7ff f902 	bl	80026bc <Error_Handler>
  }
  /* USER CODE BEGIN SPI2_Init 2 */

  /* USER CODE END SPI2_Init 2 */

}
 80034b8:	bf00      	nop
 80034ba:	bd80      	pop	{r7, pc}
 80034bc:	24000590 	.word	0x24000590
 80034c0:	40003800 	.word	0x40003800

080034c4 <MX_SPI3_Init>:
/* SPI3 init function */
void MX_SPI3_Init(void)
{
 80034c4:	b580      	push	{r7, lr}
 80034c6:	af00      	add	r7, sp, #0
  /* USER CODE END SPI3_Init 0 */

  /* USER CODE BEGIN SPI3_Init 1 */

  /* USER CODE END SPI3_Init 1 */
  hspi3.Instance = SPI3;
 80034c8:	4b27      	ldr	r3, [pc, #156]	; (8003568 <MX_SPI3_Init+0xa4>)
 80034ca:	4a28      	ldr	r2, [pc, #160]	; (800356c <MX_SPI3_Init+0xa8>)
 80034cc:	601a      	str	r2, [r3, #0]
  hspi3.Init.Mode = SPI_MODE_MASTER;
 80034ce:	4b26      	ldr	r3, [pc, #152]	; (8003568 <MX_SPI3_Init+0xa4>)
 80034d0:	f44f 0280 	mov.w	r2, #4194304	; 0x400000
 80034d4:	605a      	str	r2, [r3, #4]
  hspi3.Init.Direction = SPI_DIRECTION_2LINES;
 80034d6:	4b24      	ldr	r3, [pc, #144]	; (8003568 <MX_SPI3_Init+0xa4>)
 80034d8:	2200      	movs	r2, #0
 80034da:	609a      	str	r2, [r3, #8]
  hspi3.Init.DataSize = SPI_DATASIZE_8BIT;
 80034dc:	4b22      	ldr	r3, [pc, #136]	; (8003568 <MX_SPI3_Init+0xa4>)
 80034de:	2207      	movs	r2, #7
 80034e0:	60da      	str	r2, [r3, #12]
  hspi3.Init.CLKPolarity = SPI_POLARITY_LOW;
 80034e2:	4b21      	ldr	r3, [pc, #132]	; (8003568 <MX_SPI3_Init+0xa4>)
 80034e4:	2200      	movs	r2, #0
 80034e6:	611a      	str	r2, [r3, #16]
  hspi3.Init.CLKPhase = SPI_PHASE_1EDGE;
 80034e8:	4b1f      	ldr	r3, [pc, #124]	; (8003568 <MX_SPI3_Init+0xa4>)
 80034ea:	2200      	movs	r2, #0
 80034ec:	615a      	str	r2, [r3, #20]
  hspi3.Init.NSS = SPI_NSS_SOFT;
 80034ee:	4b1e      	ldr	r3, [pc, #120]	; (8003568 <MX_SPI3_Init+0xa4>)
 80034f0:	f04f 6280 	mov.w	r2, #67108864	; 0x4000000
 80034f4:	619a      	str	r2, [r3, #24]
  hspi3.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_16;
 80034f6:	4b1c      	ldr	r3, [pc, #112]	; (8003568 <MX_SPI3_Init+0xa4>)
 80034f8:	f04f 5240 	mov.w	r2, #805306368	; 0x30000000
 80034fc:	61da      	str	r2, [r3, #28]
  hspi3.Init.FirstBit = SPI_FIRSTBIT_MSB;
 80034fe:	4b1a      	ldr	r3, [pc, #104]	; (8003568 <MX_SPI3_Init+0xa4>)
 8003500:	2200      	movs	r2, #0
 8003502:	621a      	str	r2, [r3, #32]
  hspi3.Init.TIMode = SPI_TIMODE_DISABLE;
 8003504:	4b18      	ldr	r3, [pc, #96]	; (8003568 <MX_SPI3_Init+0xa4>)
 8003506:	2200      	movs	r2, #0
 8003508:	625a      	str	r2, [r3, #36]	; 0x24
  hspi3.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 800350a:	4b17      	ldr	r3, [pc, #92]	; (8003568 <MX_SPI3_Init+0xa4>)
 800350c:	2200      	movs	r2, #0
 800350e:	629a      	str	r2, [r3, #40]	; 0x28
  hspi3.Init.CRCPolynomial = 0x0;
 8003510:	4b15      	ldr	r3, [pc, #84]	; (8003568 <MX_SPI3_Init+0xa4>)
 8003512:	2200      	movs	r2, #0
 8003514:	62da      	str	r2, [r3, #44]	; 0x2c
  hspi3.Init.NSSPMode = SPI_NSS_PULSE_ENABLE;
 8003516:	4b14      	ldr	r3, [pc, #80]	; (8003568 <MX_SPI3_Init+0xa4>)
 8003518:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 800351c:	635a      	str	r2, [r3, #52]	; 0x34
  hspi3.Init.NSSPolarity = SPI_NSS_POLARITY_LOW;
 800351e:	4b12      	ldr	r3, [pc, #72]	; (8003568 <MX_SPI3_Init+0xa4>)
 8003520:	2200      	movs	r2, #0
 8003522:	639a      	str	r2, [r3, #56]	; 0x38
  hspi3.Init.FifoThreshold = SPI_FIFO_THRESHOLD_01DATA;
 8003524:	4b10      	ldr	r3, [pc, #64]	; (8003568 <MX_SPI3_Init+0xa4>)
 8003526:	2200      	movs	r2, #0
 8003528:	63da      	str	r2, [r3, #60]	; 0x3c
  hspi3.Init.TxCRCInitializationPattern = SPI_CRC_INITIALIZATION_ALL_ZERO_PATTERN;
 800352a:	4b0f      	ldr	r3, [pc, #60]	; (8003568 <MX_SPI3_Init+0xa4>)
 800352c:	2200      	movs	r2, #0
 800352e:	641a      	str	r2, [r3, #64]	; 0x40
  hspi3.Init.RxCRCInitializationPattern = SPI_CRC_INITIALIZATION_ALL_ZERO_PATTERN;
 8003530:	4b0d      	ldr	r3, [pc, #52]	; (8003568 <MX_SPI3_Init+0xa4>)
 8003532:	2200      	movs	r2, #0
 8003534:	645a      	str	r2, [r3, #68]	; 0x44
  hspi3.Init.MasterSSIdleness = SPI_MASTER_SS_IDLENESS_00CYCLE;
 8003536:	4b0c      	ldr	r3, [pc, #48]	; (8003568 <MX_SPI3_Init+0xa4>)
 8003538:	2200      	movs	r2, #0
 800353a:	649a      	str	r2, [r3, #72]	; 0x48
  hspi3.Init.MasterInterDataIdleness = SPI_MASTER_INTERDATA_IDLENESS_00CYCLE;
 800353c:	4b0a      	ldr	r3, [pc, #40]	; (8003568 <MX_SPI3_Init+0xa4>)
 800353e:	2200      	movs	r2, #0
 8003540:	64da      	str	r2, [r3, #76]	; 0x4c
  hspi3.Init.MasterReceiverAutoSusp = SPI_MASTER_RX_AUTOSUSP_DISABLE;
 8003542:	4b09      	ldr	r3, [pc, #36]	; (8003568 <MX_SPI3_Init+0xa4>)
 8003544:	2200      	movs	r2, #0
 8003546:	651a      	str	r2, [r3, #80]	; 0x50
  hspi3.Init.MasterKeepIOState = SPI_MASTER_KEEP_IO_STATE_DISABLE;
 8003548:	4b07      	ldr	r3, [pc, #28]	; (8003568 <MX_SPI3_Init+0xa4>)
 800354a:	2200      	movs	r2, #0
 800354c:	655a      	str	r2, [r3, #84]	; 0x54
  hspi3.Init.IOSwap = SPI_IO_SWAP_DISABLE;
 800354e:	4b06      	ldr	r3, [pc, #24]	; (8003568 <MX_SPI3_Init+0xa4>)
 8003550:	2200      	movs	r2, #0
 8003552:	659a      	str	r2, [r3, #88]	; 0x58
  if (HAL_SPI_Init(&hspi3) != HAL_OK)
 8003554:	4804      	ldr	r0, [pc, #16]	; (8003568 <MX_SPI3_Init+0xa4>)
 8003556:	f004 fc51 	bl	8007dfc <HAL_SPI_Init>
 800355a:	4603      	mov	r3, r0
 800355c:	2b00      	cmp	r3, #0
 800355e:	d001      	beq.n	8003564 <MX_SPI3_Init+0xa0>
  {
    Error_Handler();
 8003560:	f7ff f8ac 	bl	80026bc <Error_Handler>
  }
  /* USER CODE BEGIN SPI3_Init 2 */

  /* USER CODE END SPI3_Init 2 */

}
 8003564:	bf00      	nop
 8003566:	bd80      	pop	{r7, pc}
 8003568:	24000618 	.word	0x24000618
 800356c:	40003c00 	.word	0x40003c00

08003570 <HAL_SPI_MspInit>:

void HAL_SPI_MspInit(SPI_HandleTypeDef* spiHandle)
{
 8003570:	b580      	push	{r7, lr}
 8003572:	b0bc      	sub	sp, #240	; 0xf0
 8003574:	af00      	add	r7, sp, #0
 8003576:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8003578:	f107 03dc 	add.w	r3, r7, #220	; 0xdc
 800357c:	2200      	movs	r2, #0
 800357e:	601a      	str	r2, [r3, #0]
 8003580:	605a      	str	r2, [r3, #4]
 8003582:	609a      	str	r2, [r3, #8]
 8003584:	60da      	str	r2, [r3, #12]
 8003586:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 8003588:	f107 0320 	add.w	r3, r7, #32
 800358c:	22bc      	movs	r2, #188	; 0xbc
 800358e:	2100      	movs	r1, #0
 8003590:	4618      	mov	r0, r3
 8003592:	f00b f886 	bl	800e6a2 <memset>
  if(spiHandle->Instance==SPI1)
 8003596:	687b      	ldr	r3, [r7, #4]
 8003598:	681b      	ldr	r3, [r3, #0]
 800359a:	4a6d      	ldr	r2, [pc, #436]	; (8003750 <HAL_SPI_MspInit+0x1e0>)
 800359c:	4293      	cmp	r3, r2
 800359e:	d142      	bne.n	8003626 <HAL_SPI_MspInit+0xb6>

  /* USER CODE END SPI1_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_SPI1;
 80035a0:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 80035a4:	623b      	str	r3, [r7, #32]
    PeriphClkInitStruct.Spi123ClockSelection = RCC_SPI123CLKSOURCE_PLL;
 80035a6:	2300      	movs	r3, #0
 80035a8:	67fb      	str	r3, [r7, #124]	; 0x7c
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 80035aa:	f107 0320 	add.w	r3, r7, #32
 80035ae:	4618      	mov	r0, r3
 80035b0:	f003 f8bc 	bl	800672c <HAL_RCCEx_PeriphCLKConfig>
 80035b4:	4603      	mov	r3, r0
 80035b6:	2b00      	cmp	r3, #0
 80035b8:	d001      	beq.n	80035be <HAL_SPI_MspInit+0x4e>
    {
      Error_Handler();
 80035ba:	f7ff f87f 	bl	80026bc <Error_Handler>
    }

    /* SPI1 clock enable */
    __HAL_RCC_SPI1_CLK_ENABLE();
 80035be:	4b65      	ldr	r3, [pc, #404]	; (8003754 <HAL_SPI_MspInit+0x1e4>)
 80035c0:	f8d3 30f0 	ldr.w	r3, [r3, #240]	; 0xf0
 80035c4:	4a63      	ldr	r2, [pc, #396]	; (8003754 <HAL_SPI_MspInit+0x1e4>)
 80035c6:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
 80035ca:	f8c2 30f0 	str.w	r3, [r2, #240]	; 0xf0
 80035ce:	4b61      	ldr	r3, [pc, #388]	; (8003754 <HAL_SPI_MspInit+0x1e4>)
 80035d0:	f8d3 30f0 	ldr.w	r3, [r3, #240]	; 0xf0
 80035d4:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 80035d8:	61fb      	str	r3, [r7, #28]
 80035da:	69fb      	ldr	r3, [r7, #28]

    __HAL_RCC_GPIOB_CLK_ENABLE();
 80035dc:	4b5d      	ldr	r3, [pc, #372]	; (8003754 <HAL_SPI_MspInit+0x1e4>)
 80035de:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 80035e2:	4a5c      	ldr	r2, [pc, #368]	; (8003754 <HAL_SPI_MspInit+0x1e4>)
 80035e4:	f043 0302 	orr.w	r3, r3, #2
 80035e8:	f8c2 30e0 	str.w	r3, [r2, #224]	; 0xe0
 80035ec:	4b59      	ldr	r3, [pc, #356]	; (8003754 <HAL_SPI_MspInit+0x1e4>)
 80035ee:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 80035f2:	f003 0302 	and.w	r3, r3, #2
 80035f6:	61bb      	str	r3, [r7, #24]
 80035f8:	69bb      	ldr	r3, [r7, #24]
    /**SPI1 GPIO Configuration
    PB3 (JTDO/TRACESWO)     ------> SPI1_SCK
    PB4 (NJTRST)     ------> SPI1_MISO
    PB5     ------> SPI1_MOSI
    */
    GPIO_InitStruct.Pin = GPIO_PIN_3|GPIO_PIN_4|GPIO_PIN_5;
 80035fa:	2338      	movs	r3, #56	; 0x38
 80035fc:	f8c7 30dc 	str.w	r3, [r7, #220]	; 0xdc
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8003600:	2302      	movs	r3, #2
 8003602:	f8c7 30e0 	str.w	r3, [r7, #224]	; 0xe0
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003606:	2300      	movs	r3, #0
 8003608:	f8c7 30e4 	str.w	r3, [r7, #228]	; 0xe4
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800360c:	2300      	movs	r3, #0
 800360e:	f8c7 30e8 	str.w	r3, [r7, #232]	; 0xe8
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI1;
 8003612:	2305      	movs	r3, #5
 8003614:	f8c7 30ec 	str.w	r3, [r7, #236]	; 0xec
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8003618:	f107 03dc 	add.w	r3, r7, #220	; 0xdc
 800361c:	4619      	mov	r1, r3
 800361e:	484e      	ldr	r0, [pc, #312]	; (8003758 <HAL_SPI_MspInit+0x1e8>)
 8003620:	f001 fe78 	bl	8005314 <HAL_GPIO_Init>

  /* USER CODE BEGIN SPI3_MspInit 1 */

  /* USER CODE END SPI3_MspInit 1 */
  }
}
 8003624:	e090      	b.n	8003748 <HAL_SPI_MspInit+0x1d8>
  else if(spiHandle->Instance==SPI2)
 8003626:	687b      	ldr	r3, [r7, #4]
 8003628:	681b      	ldr	r3, [r3, #0]
 800362a:	4a4c      	ldr	r2, [pc, #304]	; (800375c <HAL_SPI_MspInit+0x1ec>)
 800362c:	4293      	cmp	r3, r2
 800362e:	d143      	bne.n	80036b8 <HAL_SPI_MspInit+0x148>
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_SPI2;
 8003630:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8003634:	623b      	str	r3, [r7, #32]
    PeriphClkInitStruct.Spi123ClockSelection = RCC_SPI123CLKSOURCE_PLL;
 8003636:	2300      	movs	r3, #0
 8003638:	67fb      	str	r3, [r7, #124]	; 0x7c
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 800363a:	f107 0320 	add.w	r3, r7, #32
 800363e:	4618      	mov	r0, r3
 8003640:	f003 f874 	bl	800672c <HAL_RCCEx_PeriphCLKConfig>
 8003644:	4603      	mov	r3, r0
 8003646:	2b00      	cmp	r3, #0
 8003648:	d001      	beq.n	800364e <HAL_SPI_MspInit+0xde>
      Error_Handler();
 800364a:	f7ff f837 	bl	80026bc <Error_Handler>
    __HAL_RCC_SPI2_CLK_ENABLE();
 800364e:	4b41      	ldr	r3, [pc, #260]	; (8003754 <HAL_SPI_MspInit+0x1e4>)
 8003650:	f8d3 30e8 	ldr.w	r3, [r3, #232]	; 0xe8
 8003654:	4a3f      	ldr	r2, [pc, #252]	; (8003754 <HAL_SPI_MspInit+0x1e4>)
 8003656:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 800365a:	f8c2 30e8 	str.w	r3, [r2, #232]	; 0xe8
 800365e:	4b3d      	ldr	r3, [pc, #244]	; (8003754 <HAL_SPI_MspInit+0x1e4>)
 8003660:	f8d3 30e8 	ldr.w	r3, [r3, #232]	; 0xe8
 8003664:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8003668:	617b      	str	r3, [r7, #20]
 800366a:	697b      	ldr	r3, [r7, #20]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 800366c:	4b39      	ldr	r3, [pc, #228]	; (8003754 <HAL_SPI_MspInit+0x1e4>)
 800366e:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8003672:	4a38      	ldr	r2, [pc, #224]	; (8003754 <HAL_SPI_MspInit+0x1e4>)
 8003674:	f043 0302 	orr.w	r3, r3, #2
 8003678:	f8c2 30e0 	str.w	r3, [r2, #224]	; 0xe0
 800367c:	4b35      	ldr	r3, [pc, #212]	; (8003754 <HAL_SPI_MspInit+0x1e4>)
 800367e:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8003682:	f003 0302 	and.w	r3, r3, #2
 8003686:	613b      	str	r3, [r7, #16]
 8003688:	693b      	ldr	r3, [r7, #16]
    GPIO_InitStruct.Pin = GPIO_PIN_13|GPIO_PIN_14|GPIO_PIN_15;
 800368a:	f44f 4360 	mov.w	r3, #57344	; 0xe000
 800368e:	f8c7 30dc 	str.w	r3, [r7, #220]	; 0xdc
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8003692:	2302      	movs	r3, #2
 8003694:	f8c7 30e0 	str.w	r3, [r7, #224]	; 0xe0
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003698:	2300      	movs	r3, #0
 800369a:	f8c7 30e4 	str.w	r3, [r7, #228]	; 0xe4
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800369e:	2300      	movs	r3, #0
 80036a0:	f8c7 30e8 	str.w	r3, [r7, #232]	; 0xe8
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI2;
 80036a4:	2305      	movs	r3, #5
 80036a6:	f8c7 30ec 	str.w	r3, [r7, #236]	; 0xec
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80036aa:	f107 03dc 	add.w	r3, r7, #220	; 0xdc
 80036ae:	4619      	mov	r1, r3
 80036b0:	4829      	ldr	r0, [pc, #164]	; (8003758 <HAL_SPI_MspInit+0x1e8>)
 80036b2:	f001 fe2f 	bl	8005314 <HAL_GPIO_Init>
}
 80036b6:	e047      	b.n	8003748 <HAL_SPI_MspInit+0x1d8>
  else if(spiHandle->Instance==SPI3)
 80036b8:	687b      	ldr	r3, [r7, #4]
 80036ba:	681b      	ldr	r3, [r3, #0]
 80036bc:	4a28      	ldr	r2, [pc, #160]	; (8003760 <HAL_SPI_MspInit+0x1f0>)
 80036be:	4293      	cmp	r3, r2
 80036c0:	d142      	bne.n	8003748 <HAL_SPI_MspInit+0x1d8>
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_SPI3;
 80036c2:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 80036c6:	623b      	str	r3, [r7, #32]
    PeriphClkInitStruct.Spi123ClockSelection = RCC_SPI123CLKSOURCE_PLL;
 80036c8:	2300      	movs	r3, #0
 80036ca:	67fb      	str	r3, [r7, #124]	; 0x7c
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 80036cc:	f107 0320 	add.w	r3, r7, #32
 80036d0:	4618      	mov	r0, r3
 80036d2:	f003 f82b 	bl	800672c <HAL_RCCEx_PeriphCLKConfig>
 80036d6:	4603      	mov	r3, r0
 80036d8:	2b00      	cmp	r3, #0
 80036da:	d001      	beq.n	80036e0 <HAL_SPI_MspInit+0x170>
      Error_Handler();
 80036dc:	f7fe ffee 	bl	80026bc <Error_Handler>
    __HAL_RCC_SPI3_CLK_ENABLE();
 80036e0:	4b1c      	ldr	r3, [pc, #112]	; (8003754 <HAL_SPI_MspInit+0x1e4>)
 80036e2:	f8d3 30e8 	ldr.w	r3, [r3, #232]	; 0xe8
 80036e6:	4a1b      	ldr	r2, [pc, #108]	; (8003754 <HAL_SPI_MspInit+0x1e4>)
 80036e8:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 80036ec:	f8c2 30e8 	str.w	r3, [r2, #232]	; 0xe8
 80036f0:	4b18      	ldr	r3, [pc, #96]	; (8003754 <HAL_SPI_MspInit+0x1e4>)
 80036f2:	f8d3 30e8 	ldr.w	r3, [r3, #232]	; 0xe8
 80036f6:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 80036fa:	60fb      	str	r3, [r7, #12]
 80036fc:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOC_CLK_ENABLE();
 80036fe:	4b15      	ldr	r3, [pc, #84]	; (8003754 <HAL_SPI_MspInit+0x1e4>)
 8003700:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8003704:	4a13      	ldr	r2, [pc, #76]	; (8003754 <HAL_SPI_MspInit+0x1e4>)
 8003706:	f043 0304 	orr.w	r3, r3, #4
 800370a:	f8c2 30e0 	str.w	r3, [r2, #224]	; 0xe0
 800370e:	4b11      	ldr	r3, [pc, #68]	; (8003754 <HAL_SPI_MspInit+0x1e4>)
 8003710:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8003714:	f003 0304 	and.w	r3, r3, #4
 8003718:	60bb      	str	r3, [r7, #8]
 800371a:	68bb      	ldr	r3, [r7, #8]
    GPIO_InitStruct.Pin = GPIO_PIN_10|GPIO_PIN_11|GPIO_PIN_12;
 800371c:	f44f 53e0 	mov.w	r3, #7168	; 0x1c00
 8003720:	f8c7 30dc 	str.w	r3, [r7, #220]	; 0xdc
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8003724:	2302      	movs	r3, #2
 8003726:	f8c7 30e0 	str.w	r3, [r7, #224]	; 0xe0
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800372a:	2300      	movs	r3, #0
 800372c:	f8c7 30e4 	str.w	r3, [r7, #228]	; 0xe4
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8003730:	2300      	movs	r3, #0
 8003732:	f8c7 30e8 	str.w	r3, [r7, #232]	; 0xe8
    GPIO_InitStruct.Alternate = GPIO_AF6_SPI3;
 8003736:	2306      	movs	r3, #6
 8003738:	f8c7 30ec 	str.w	r3, [r7, #236]	; 0xec
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 800373c:	f107 03dc 	add.w	r3, r7, #220	; 0xdc
 8003740:	4619      	mov	r1, r3
 8003742:	4808      	ldr	r0, [pc, #32]	; (8003764 <HAL_SPI_MspInit+0x1f4>)
 8003744:	f001 fde6 	bl	8005314 <HAL_GPIO_Init>
}
 8003748:	bf00      	nop
 800374a:	37f0      	adds	r7, #240	; 0xf0
 800374c:	46bd      	mov	sp, r7
 800374e:	bd80      	pop	{r7, pc}
 8003750:	40013000 	.word	0x40013000
 8003754:	58024400 	.word	0x58024400
 8003758:	58020400 	.word	0x58020400
 800375c:	40003800 	.word	0x40003800
 8003760:	40003c00 	.word	0x40003c00
 8003764:	58020800 	.word	0x58020800

08003768 <mpu9250_write_reg>:
  }
}

/* USER CODE BEGIN 1 */
void mpu9250_write_reg(uint8_t reg, uint8_t data)
{
 8003768:	b580      	push	{r7, lr}
 800376a:	b082      	sub	sp, #8
 800376c:	af00      	add	r7, sp, #0
 800376e:	4603      	mov	r3, r0
 8003770:	460a      	mov	r2, r1
 8003772:	71fb      	strb	r3, [r7, #7]
 8003774:	4613      	mov	r3, r2
 8003776:	71bb      	strb	r3, [r7, #6]
	HAL_GPIO_WritePin(SPI_CS_GPIO_Port, SPI_CS_Pin, GPIO_PIN_RESET);
 8003778:	2200      	movs	r2, #0
 800377a:	2110      	movs	r1, #16
 800377c:	480b      	ldr	r0, [pc, #44]	; (80037ac <mpu9250_write_reg+0x44>)
 800377e:	f001 ff79 	bl	8005674 <HAL_GPIO_WritePin>
	HAL_SPI_Transmit(&hspi1, &reg, 1, 100);
 8003782:	1df9      	adds	r1, r7, #7
 8003784:	2364      	movs	r3, #100	; 0x64
 8003786:	2201      	movs	r2, #1
 8003788:	4809      	ldr	r0, [pc, #36]	; (80037b0 <mpu9250_write_reg+0x48>)
 800378a:	f004 fc3d 	bl	8008008 <HAL_SPI_Transmit>
	HAL_SPI_Transmit(&hspi1, &data, 1, 100);
 800378e:	1db9      	adds	r1, r7, #6
 8003790:	2364      	movs	r3, #100	; 0x64
 8003792:	2201      	movs	r2, #1
 8003794:	4806      	ldr	r0, [pc, #24]	; (80037b0 <mpu9250_write_reg+0x48>)
 8003796:	f004 fc37 	bl	8008008 <HAL_SPI_Transmit>
	HAL_GPIO_WritePin(SPI_CS_GPIO_Port, SPI_CS_Pin, GPIO_PIN_SET);
 800379a:	2201      	movs	r2, #1
 800379c:	2110      	movs	r1, #16
 800379e:	4803      	ldr	r0, [pc, #12]	; (80037ac <mpu9250_write_reg+0x44>)
 80037a0:	f001 ff68 	bl	8005674 <HAL_GPIO_WritePin>
}
 80037a4:	bf00      	nop
 80037a6:	3708      	adds	r7, #8
 80037a8:	46bd      	mov	sp, r7
 80037aa:	bd80      	pop	{r7, pc}
 80037ac:	58020000 	.word	0x58020000
 80037b0:	24000508 	.word	0x24000508

080037b4 <mpu9250_read_reg>:

void mpu9250_read_reg(uint8_t reg, uint8_t *data, uint8_t len)
{
 80037b4:	b580      	push	{r7, lr}
 80037b6:	b084      	sub	sp, #16
 80037b8:	af00      	add	r7, sp, #0
 80037ba:	4603      	mov	r3, r0
 80037bc:	6039      	str	r1, [r7, #0]
 80037be:	71fb      	strb	r3, [r7, #7]
 80037c0:	4613      	mov	r3, r2
 80037c2:	71bb      	strb	r3, [r7, #6]
	uint8_t temp_data = 0x80|reg;
 80037c4:	79fb      	ldrb	r3, [r7, #7]
 80037c6:	f063 037f 	orn	r3, r3, #127	; 0x7f
 80037ca:	b2db      	uxtb	r3, r3
 80037cc:	73fb      	strb	r3, [r7, #15]
	HAL_GPIO_WritePin(SPI_CS_GPIO_Port, SPI_CS_Pin, GPIO_PIN_RESET);
 80037ce:	2200      	movs	r2, #0
 80037d0:	2110      	movs	r1, #16
 80037d2:	480d      	ldr	r0, [pc, #52]	; (8003808 <mpu9250_read_reg+0x54>)
 80037d4:	f001 ff4e 	bl	8005674 <HAL_GPIO_WritePin>
	HAL_SPI_Transmit(&hspi1, &temp_data , 1, 100);
 80037d8:	f107 010f 	add.w	r1, r7, #15
 80037dc:	2364      	movs	r3, #100	; 0x64
 80037de:	2201      	movs	r2, #1
 80037e0:	480a      	ldr	r0, [pc, #40]	; (800380c <mpu9250_read_reg+0x58>)
 80037e2:	f004 fc11 	bl	8008008 <HAL_SPI_Transmit>
	HAL_SPI_Receive(&hspi1, data, len, 100);
 80037e6:	79bb      	ldrb	r3, [r7, #6]
 80037e8:	b29a      	uxth	r2, r3
 80037ea:	2364      	movs	r3, #100	; 0x64
 80037ec:	6839      	ldr	r1, [r7, #0]
 80037ee:	4807      	ldr	r0, [pc, #28]	; (800380c <mpu9250_read_reg+0x58>)
 80037f0:	f004 fdfc 	bl	80083ec <HAL_SPI_Receive>
	HAL_GPIO_WritePin(SPI_CS_GPIO_Port, SPI_CS_Pin, GPIO_PIN_SET);
 80037f4:	2201      	movs	r2, #1
 80037f6:	2110      	movs	r1, #16
 80037f8:	4803      	ldr	r0, [pc, #12]	; (8003808 <mpu9250_read_reg+0x54>)
 80037fa:	f001 ff3b 	bl	8005674 <HAL_GPIO_WritePin>
}
 80037fe:	bf00      	nop
 8003800:	3710      	adds	r7, #16
 8003802:	46bd      	mov	sp, r7
 8003804:	bd80      	pop	{r7, pc}
 8003806:	bf00      	nop
 8003808:	58020000 	.word	0x58020000
 800380c:	24000508 	.word	0x24000508

08003810 <initStanley>:
 * */

#include "stanley_controller.h"

void initStanley(struct Stanley * stanley, float *delta_sat, float k, float k_soft)
{
 8003810:	b480      	push	{r7}
 8003812:	b085      	sub	sp, #20
 8003814:	af00      	add	r7, sp, #0
 8003816:	60f8      	str	r0, [r7, #12]
 8003818:	60b9      	str	r1, [r7, #8]
 800381a:	ed87 0a01 	vstr	s0, [r7, #4]
 800381e:	edc7 0a00 	vstr	s1, [r7]
    stanley->sat[0] = delta_sat[0];
 8003822:	68bb      	ldr	r3, [r7, #8]
 8003824:	681a      	ldr	r2, [r3, #0]
 8003826:	68fb      	ldr	r3, [r7, #12]
 8003828:	601a      	str	r2, [r3, #0]
    stanley->sat[1] = delta_sat[1];
 800382a:	68bb      	ldr	r3, [r7, #8]
 800382c:	685a      	ldr	r2, [r3, #4]
 800382e:	68fb      	ldr	r3, [r7, #12]
 8003830:	605a      	str	r2, [r3, #4]
    stanley->psi = 0;
 8003832:	68fb      	ldr	r3, [r7, #12]
 8003834:	f04f 0200 	mov.w	r2, #0
 8003838:	60da      	str	r2, [r3, #12]
    stanley->k = k;
 800383a:	68fb      	ldr	r3, [r7, #12]
 800383c:	687a      	ldr	r2, [r7, #4]
 800383e:	611a      	str	r2, [r3, #16]
    stanley->k_soft = k_soft;
 8003840:	68fb      	ldr	r3, [r7, #12]
 8003842:	683a      	ldr	r2, [r7, #0]
 8003844:	615a      	str	r2, [r3, #20]
}
 8003846:	bf00      	nop
 8003848:	3714      	adds	r7, #20
 800384a:	46bd      	mov	sp, r7
 800384c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003850:	4770      	bx	lr
	...

08003854 <calculateCrosstrackError>:

void calculateCrosstrackError(struct Stanley * stanley, struct Point * vehicle_pos, struct Point * p1, struct Point * p2){
 8003854:	b580      	push	{r7, lr}
 8003856:	ed2d 8b04 	vpush	{d8-d9}
 800385a:	b08c      	sub	sp, #48	; 0x30
 800385c:	af00      	add	r7, sp, #0
 800385e:	60f8      	str	r0, [r7, #12]
 8003860:	60b9      	str	r1, [r7, #8]
 8003862:	607a      	str	r2, [r7, #4]
 8003864:	603b      	str	r3, [r7, #0]
    float b;
    float c;
    float xp;
    float yp;

    float ex = p2->x - p1->x;
 8003866:	683b      	ldr	r3, [r7, #0]
 8003868:	ed93 7a00 	vldr	s14, [r3]
 800386c:	687b      	ldr	r3, [r7, #4]
 800386e:	edd3 7a00 	vldr	s15, [r3]
 8003872:	ee77 7a67 	vsub.f32	s15, s14, s15
 8003876:	edc7 7a09 	vstr	s15, [r7, #36]	; 0x24
    float ey = p2->y - p1->y;
 800387a:	683b      	ldr	r3, [r7, #0]
 800387c:	ed93 7a01 	vldr	s14, [r3, #4]
 8003880:	687b      	ldr	r3, [r7, #4]
 8003882:	edd3 7a01 	vldr	s15, [r3, #4]
 8003886:	ee77 7a67 	vsub.f32	s15, s14, s15
 800388a:	edc7 7a08 	vstr	s15, [r7, #32]

    // Angle of path frame
    stanley->ak = atan2(ey,ex);
 800388e:	edd7 7a08 	vldr	s15, [r7, #32]
 8003892:	eeb7 7ae7 	vcvt.f64.f32	d7, s15
 8003896:	edd7 6a09 	vldr	s13, [r7, #36]	; 0x24
 800389a:	eeb7 6ae6 	vcvt.f64.f32	d6, s13
 800389e:	eeb0 1b46 	vmov.f64	d1, d6
 80038a2:	eeb0 0b47 	vmov.f64	d0, d7
 80038a6:	f00d fdcb 	bl	8011440 <atan2>
 80038aa:	eeb0 7b40 	vmov.f64	d7, d0
 80038ae:	eef7 7bc7 	vcvt.f32.f64	s15, d7
 80038b2:	68fb      	ldr	r3, [r7, #12]
 80038b4:	edc3 7a09 	vstr	s15, [r3, #36]	; 0x24

    if(isnormal(ex) && isnormal(ey)){
 80038b8:	edd7 7a09 	vldr	s15, [r7, #36]	; 0x24
 80038bc:	eef0 7ae7 	vabs.f32	s15, s15
 80038c0:	ed9f 7abd 	vldr	s14, [pc, #756]	; 8003bb8 <calculateCrosstrackError+0x364>
 80038c4:	eef4 7a47 	vcmp.f32	s15, s14
 80038c8:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80038cc:	bf8c      	ite	hi
 80038ce:	2301      	movhi	r3, #1
 80038d0:	2300      	movls	r3, #0
 80038d2:	b2db      	uxtb	r3, r3
 80038d4:	f083 0301 	eor.w	r3, r3, #1
 80038d8:	b2db      	uxtb	r3, r3
 80038da:	f003 0301 	and.w	r3, r3, #1
 80038de:	b2da      	uxtb	r2, r3
 80038e0:	edd7 7a09 	vldr	s15, [r7, #36]	; 0x24
 80038e4:	eef0 7ae7 	vabs.f32	s15, s15
 80038e8:	ed9f 7ab4 	vldr	s14, [pc, #720]	; 8003bbc <calculateCrosstrackError+0x368>
 80038ec:	eef4 7a47 	vcmp.f32	s15, s14
 80038f0:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80038f4:	bfb4      	ite	lt
 80038f6:	2301      	movlt	r3, #1
 80038f8:	2300      	movge	r3, #0
 80038fa:	b2db      	uxtb	r3, r3
 80038fc:	f083 0301 	eor.w	r3, r3, #1
 8003900:	b2db      	uxtb	r3, r3
 8003902:	f003 0301 	and.w	r3, r3, #1
 8003906:	b2db      	uxtb	r3, r3
 8003908:	4013      	ands	r3, r2
 800390a:	b2db      	uxtb	r3, r3
 800390c:	2b00      	cmp	r3, #0
 800390e:	d074      	beq.n	80039fa <calculateCrosstrackError+0x1a6>
 8003910:	edd7 7a08 	vldr	s15, [r7, #32]
 8003914:	eef0 7ae7 	vabs.f32	s15, s15
 8003918:	ed9f 7aa7 	vldr	s14, [pc, #668]	; 8003bb8 <calculateCrosstrackError+0x364>
 800391c:	eef4 7a47 	vcmp.f32	s15, s14
 8003920:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8003924:	bf8c      	ite	hi
 8003926:	2301      	movhi	r3, #1
 8003928:	2300      	movls	r3, #0
 800392a:	b2db      	uxtb	r3, r3
 800392c:	f083 0301 	eor.w	r3, r3, #1
 8003930:	b2db      	uxtb	r3, r3
 8003932:	f003 0301 	and.w	r3, r3, #1
 8003936:	b2da      	uxtb	r2, r3
 8003938:	edd7 7a08 	vldr	s15, [r7, #32]
 800393c:	eef0 7ae7 	vabs.f32	s15, s15
 8003940:	ed9f 7a9e 	vldr	s14, [pc, #632]	; 8003bbc <calculateCrosstrackError+0x368>
 8003944:	eef4 7a47 	vcmp.f32	s15, s14
 8003948:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800394c:	bfb4      	ite	lt
 800394e:	2301      	movlt	r3, #1
 8003950:	2300      	movge	r3, #0
 8003952:	b2db      	uxtb	r3, r3
 8003954:	f083 0301 	eor.w	r3, r3, #1
 8003958:	b2db      	uxtb	r3, r3
 800395a:	f003 0301 	and.w	r3, r3, #1
 800395e:	b2db      	uxtb	r3, r3
 8003960:	4013      	ands	r3, r2
 8003962:	b2db      	uxtb	r3, r3
 8003964:	2b00      	cmp	r3, #0
 8003966:	d048      	beq.n	80039fa <calculateCrosstrackError+0x1a6>
        // Slope of path
        m1 = ex/ey;
 8003968:	edd7 6a09 	vldr	s13, [r7, #36]	; 0x24
 800396c:	ed97 7a08 	vldr	s14, [r7, #32]
 8003970:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8003974:	edc7 7a07 	vstr	s15, [r7, #28]
        b = p2->x - m1*p2->y;
 8003978:	683b      	ldr	r3, [r7, #0]
 800397a:	ed93 7a00 	vldr	s14, [r3]
 800397e:	683b      	ldr	r3, [r7, #0]
 8003980:	edd3 6a01 	vldr	s13, [r3, #4]
 8003984:	edd7 7a07 	vldr	s15, [r7, #28]
 8003988:	ee66 7aa7 	vmul.f32	s15, s13, s15
 800398c:	ee77 7a67 	vsub.f32	s15, s14, s15
 8003990:	edc7 7a06 	vstr	s15, [r7, #24]

        // Slope of normal line to the path
        m2 = -1/m1;
 8003994:	eeff 6a00 	vmov.f32	s13, #240	; 0xbf800000 -1.0
 8003998:	ed97 7a07 	vldr	s14, [r7, #28]
 800399c:	eec6 7a87 	vdiv.f32	s15, s13, s14
 80039a0:	edc7 7a05 	vstr	s15, [r7, #20]
        c = vehicle_pos->x - m2*vehicle_pos->y;
 80039a4:	68bb      	ldr	r3, [r7, #8]
 80039a6:	ed93 7a00 	vldr	s14, [r3]
 80039aa:	68bb      	ldr	r3, [r7, #8]
 80039ac:	edd3 6a01 	vldr	s13, [r3, #4]
 80039b0:	edd7 7a05 	vldr	s15, [r7, #20]
 80039b4:	ee66 7aa7 	vmul.f32	s15, s13, s15
 80039b8:	ee77 7a67 	vsub.f32	s15, s14, s15
 80039bc:	edc7 7a04 	vstr	s15, [r7, #16]

        // Obtain intersection point
        yp = (c - b)/(m1 - m2);
 80039c0:	ed97 7a04 	vldr	s14, [r7, #16]
 80039c4:	edd7 7a06 	vldr	s15, [r7, #24]
 80039c8:	ee77 6a67 	vsub.f32	s13, s14, s15
 80039cc:	ed97 7a07 	vldr	s14, [r7, #28]
 80039d0:	edd7 7a05 	vldr	s15, [r7, #20]
 80039d4:	ee37 7a67 	vsub.f32	s14, s14, s15
 80039d8:	eec6 7a87 	vdiv.f32	s15, s13, s14
 80039dc:	edc7 7a0a 	vstr	s15, [r7, #40]	; 0x28
        xp = m1*yp + b;
 80039e0:	ed97 7a07 	vldr	s14, [r7, #28]
 80039e4:	edd7 7a0a 	vldr	s15, [r7, #40]	; 0x28
 80039e8:	ee67 7a27 	vmul.f32	s15, s14, s15
 80039ec:	ed97 7a06 	vldr	s14, [r7, #24]
 80039f0:	ee77 7a27 	vadd.f32	s15, s14, s15
 80039f4:	edc7 7a0b 	vstr	s15, [r7, #44]	; 0x2c
 80039f8:	e06f      	b.n	8003ada <calculateCrosstrackError+0x286>

    } else {
        if(!isnormal(ex)){
 80039fa:	edd7 7a09 	vldr	s15, [r7, #36]	; 0x24
 80039fe:	eef0 7ae7 	vabs.f32	s15, s15
 8003a02:	ed9f 7a6d 	vldr	s14, [pc, #436]	; 8003bb8 <calculateCrosstrackError+0x364>
 8003a06:	eef4 7a47 	vcmp.f32	s15, s14
 8003a0a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8003a0e:	bf8c      	ite	hi
 8003a10:	2301      	movhi	r3, #1
 8003a12:	2300      	movls	r3, #0
 8003a14:	b2db      	uxtb	r3, r3
 8003a16:	f083 0301 	eor.w	r3, r3, #1
 8003a1a:	b2db      	uxtb	r3, r3
 8003a1c:	f003 0301 	and.w	r3, r3, #1
 8003a20:	b2db      	uxtb	r3, r3
 8003a22:	f083 0301 	eor.w	r3, r3, #1
 8003a26:	b2da      	uxtb	r2, r3
 8003a28:	edd7 7a09 	vldr	s15, [r7, #36]	; 0x24
 8003a2c:	eef0 7ae7 	vabs.f32	s15, s15
 8003a30:	ed9f 7a62 	vldr	s14, [pc, #392]	; 8003bbc <calculateCrosstrackError+0x368>
 8003a34:	eef4 7a47 	vcmp.f32	s15, s14
 8003a38:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8003a3c:	bfb4      	ite	lt
 8003a3e:	2301      	movlt	r3, #1
 8003a40:	2300      	movge	r3, #0
 8003a42:	b2db      	uxtb	r3, r3
 8003a44:	f083 0301 	eor.w	r3, r3, #1
 8003a48:	b2db      	uxtb	r3, r3
 8003a4a:	f003 0301 	and.w	r3, r3, #1
 8003a4e:	b2db      	uxtb	r3, r3
 8003a50:	f083 0301 	eor.w	r3, r3, #1
 8003a54:	b2db      	uxtb	r3, r3
 8003a56:	4313      	orrs	r3, r2
 8003a58:	b2db      	uxtb	r3, r3
 8003a5a:	2b00      	cmp	r3, #0
 8003a5c:	d005      	beq.n	8003a6a <calculateCrosstrackError+0x216>
            yp = vehicle_pos->y;
 8003a5e:	68bb      	ldr	r3, [r7, #8]
 8003a60:	685b      	ldr	r3, [r3, #4]
 8003a62:	62bb      	str	r3, [r7, #40]	; 0x28
            xp = p2->x; // or x1
 8003a64:	683b      	ldr	r3, [r7, #0]
 8003a66:	681b      	ldr	r3, [r3, #0]
 8003a68:	62fb      	str	r3, [r7, #44]	; 0x2c
        }
        if(!isnormal(ey)){
 8003a6a:	edd7 7a08 	vldr	s15, [r7, #32]
 8003a6e:	eef0 7ae7 	vabs.f32	s15, s15
 8003a72:	ed9f 7a51 	vldr	s14, [pc, #324]	; 8003bb8 <calculateCrosstrackError+0x364>
 8003a76:	eef4 7a47 	vcmp.f32	s15, s14
 8003a7a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8003a7e:	bf8c      	ite	hi
 8003a80:	2301      	movhi	r3, #1
 8003a82:	2300      	movls	r3, #0
 8003a84:	b2db      	uxtb	r3, r3
 8003a86:	f083 0301 	eor.w	r3, r3, #1
 8003a8a:	b2db      	uxtb	r3, r3
 8003a8c:	f003 0301 	and.w	r3, r3, #1
 8003a90:	b2db      	uxtb	r3, r3
 8003a92:	f083 0301 	eor.w	r3, r3, #1
 8003a96:	b2da      	uxtb	r2, r3
 8003a98:	edd7 7a08 	vldr	s15, [r7, #32]
 8003a9c:	eef0 7ae7 	vabs.f32	s15, s15
 8003aa0:	ed9f 7a46 	vldr	s14, [pc, #280]	; 8003bbc <calculateCrosstrackError+0x368>
 8003aa4:	eef4 7a47 	vcmp.f32	s15, s14
 8003aa8:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8003aac:	bfb4      	ite	lt
 8003aae:	2301      	movlt	r3, #1
 8003ab0:	2300      	movge	r3, #0
 8003ab2:	b2db      	uxtb	r3, r3
 8003ab4:	f083 0301 	eor.w	r3, r3, #1
 8003ab8:	b2db      	uxtb	r3, r3
 8003aba:	f003 0301 	and.w	r3, r3, #1
 8003abe:	b2db      	uxtb	r3, r3
 8003ac0:	f083 0301 	eor.w	r3, r3, #1
 8003ac4:	b2db      	uxtb	r3, r3
 8003ac6:	4313      	orrs	r3, r2
 8003ac8:	b2db      	uxtb	r3, r3
 8003aca:	2b00      	cmp	r3, #0
 8003acc:	d005      	beq.n	8003ada <calculateCrosstrackError+0x286>
            yp = p2->y; // or y1
 8003ace:	683b      	ldr	r3, [r7, #0]
 8003ad0:	685b      	ldr	r3, [r3, #4]
 8003ad2:	62bb      	str	r3, [r7, #40]	; 0x28
            xp = vehicle_pos->x;
 8003ad4:	68bb      	ldr	r3, [r7, #8]
 8003ad6:	681b      	ldr	r3, [r3, #0]
 8003ad8:	62fb      	str	r3, [r7, #44]	; 0x2c
        }
    }

    // Along-track and crosstrack errors in path frame
    stanley->e_a = (p2->x - xp) * cos(stanley->ak) + (p2->y - yp) * sin(stanley->ak); // along-track error
 8003ada:	683b      	ldr	r3, [r7, #0]
 8003adc:	ed93 7a00 	vldr	s14, [r3]
 8003ae0:	edd7 7a0b 	vldr	s15, [r7, #44]	; 0x2c
 8003ae4:	ee77 7a67 	vsub.f32	s15, s14, s15
 8003ae8:	eeb7 8ae7 	vcvt.f64.f32	d8, s15
 8003aec:	68fb      	ldr	r3, [r7, #12]
 8003aee:	edd3 7a09 	vldr	s15, [r3, #36]	; 0x24
 8003af2:	eeb7 7ae7 	vcvt.f64.f32	d7, s15
 8003af6:	eeb0 0b47 	vmov.f64	d0, d7
 8003afa:	f00d fc09 	bl	8011310 <cos>
 8003afe:	eeb0 7b40 	vmov.f64	d7, d0
 8003b02:	ee28 8b07 	vmul.f64	d8, d8, d7
 8003b06:	683b      	ldr	r3, [r7, #0]
 8003b08:	ed93 7a01 	vldr	s14, [r3, #4]
 8003b0c:	edd7 7a0a 	vldr	s15, [r7, #40]	; 0x28
 8003b10:	ee77 7a67 	vsub.f32	s15, s14, s15
 8003b14:	eeb7 9ae7 	vcvt.f64.f32	d9, s15
 8003b18:	68fb      	ldr	r3, [r7, #12]
 8003b1a:	edd3 7a09 	vldr	s15, [r3, #36]	; 0x24
 8003b1e:	eeb7 7ae7 	vcvt.f64.f32	d7, s15
 8003b22:	eeb0 0b47 	vmov.f64	d0, d7
 8003b26:	f00d fc3f 	bl	80113a8 <sin>
 8003b2a:	eeb0 7b40 	vmov.f64	d7, d0
 8003b2e:	ee29 7b07 	vmul.f64	d7, d9, d7
 8003b32:	ee38 7b07 	vadd.f64	d7, d8, d7
 8003b36:	eef7 7bc7 	vcvt.f32.f64	s15, d7
 8003b3a:	68fb      	ldr	r3, [r7, #12]
 8003b3c:	edc3 7a06 	vstr	s15, [r3, #24]
    stanley->e_c = -(vehicle_pos->x - xp) * sin(stanley->ak) + (vehicle_pos->y - yp) * cos(stanley->ak); // crosstrack error
 8003b40:	68bb      	ldr	r3, [r7, #8]
 8003b42:	ed93 7a00 	vldr	s14, [r3]
 8003b46:	edd7 7a0b 	vldr	s15, [r7, #44]	; 0x2c
 8003b4a:	ee77 7a67 	vsub.f32	s15, s14, s15
 8003b4e:	eef1 7a67 	vneg.f32	s15, s15
 8003b52:	eeb7 8ae7 	vcvt.f64.f32	d8, s15
 8003b56:	68fb      	ldr	r3, [r7, #12]
 8003b58:	edd3 7a09 	vldr	s15, [r3, #36]	; 0x24
 8003b5c:	eeb7 7ae7 	vcvt.f64.f32	d7, s15
 8003b60:	eeb0 0b47 	vmov.f64	d0, d7
 8003b64:	f00d fc20 	bl	80113a8 <sin>
 8003b68:	eeb0 7b40 	vmov.f64	d7, d0
 8003b6c:	ee28 8b07 	vmul.f64	d8, d8, d7
 8003b70:	68bb      	ldr	r3, [r7, #8]
 8003b72:	ed93 7a01 	vldr	s14, [r3, #4]
 8003b76:	edd7 7a0a 	vldr	s15, [r7, #40]	; 0x28
 8003b7a:	ee77 7a67 	vsub.f32	s15, s14, s15
 8003b7e:	eeb7 9ae7 	vcvt.f64.f32	d9, s15
 8003b82:	68fb      	ldr	r3, [r7, #12]
 8003b84:	edd3 7a09 	vldr	s15, [r3, #36]	; 0x24
 8003b88:	eeb7 7ae7 	vcvt.f64.f32	d7, s15
 8003b8c:	eeb0 0b47 	vmov.f64	d0, d7
 8003b90:	f00d fbbe 	bl	8011310 <cos>
 8003b94:	eeb0 7b40 	vmov.f64	d7, d0
 8003b98:	ee29 7b07 	vmul.f64	d7, d9, d7
 8003b9c:	ee38 7b07 	vadd.f64	d7, d8, d7
 8003ba0:	eef7 7bc7 	vcvt.f32.f64	s15, d7
 8003ba4:	68fb      	ldr	r3, [r7, #12]
 8003ba6:	edc3 7a07 	vstr	s15, [r3, #28]
}
 8003baa:	bf00      	nop
 8003bac:	3730      	adds	r7, #48	; 0x30
 8003bae:	46bd      	mov	sp, r7
 8003bb0:	ecbd 8b04 	vpop	{d8-d9}
 8003bb4:	bd80      	pop	{r7, pc}
 8003bb6:	bf00      	nop
 8003bb8:	7f7fffff 	.word	0x7f7fffff
 8003bbc:	00800000 	.word	0x00800000

08003bc0 <setYawAngle>:

void setYawAngle(struct Stanley * stanley, float psi){
 8003bc0:	b480      	push	{r7}
 8003bc2:	b083      	sub	sp, #12
 8003bc4:	af00      	add	r7, sp, #0
 8003bc6:	6078      	str	r0, [r7, #4]
 8003bc8:	ed87 0a00 	vstr	s0, [r7]
    stanley->psi = psi;
 8003bcc:	687b      	ldr	r3, [r7, #4]
 8003bce:	683a      	ldr	r2, [r7, #0]
 8003bd0:	60da      	str	r2, [r3, #12]
}
 8003bd2:	bf00      	nop
 8003bd4:	370c      	adds	r7, #12
 8003bd6:	46bd      	mov	sp, r7
 8003bd8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003bdc:	4770      	bx	lr
	...

08003be0 <calculateSteering>:

void calculateSteering(struct Stanley * stanley, float vel, uint8_t precision){
 8003be0:	b580      	push	{r7, lr}
 8003be2:	ed2d 8b02 	vpush	{d8}
 8003be6:	b088      	sub	sp, #32
 8003be8:	af00      	add	r7, sp, #0
 8003bea:	60f8      	str	r0, [r7, #12]
 8003bec:	ed87 0a02 	vstr	s0, [r7, #8]
 8003bf0:	460b      	mov	r3, r1
 8003bf2:	71fb      	strb	r3, [r7, #7]
    stanley->vel = vel;
 8003bf4:	68fb      	ldr	r3, [r7, #12]
 8003bf6:	68ba      	ldr	r2, [r7, #8]
 8003bf8:	621a      	str	r2, [r3, #32]

    // PI error fixed due to rounding in ak_ angle when the path is vertical that makes it greater than M_PI
    double PI = M_PI + 1e-3;
 8003bfa:	a381      	add	r3, pc, #516	; (adr r3, 8003e00 <calculateSteering+0x220>)
 8003bfc:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003c00:	e9c7 2306 	strd	r2, r3, [r7, #24]
    if(stanley->ak >= PI/2 && stanley->ak <=  PI && stanley->psi <= -PI/2 && stanley->psi >= - PI){
 8003c04:	68fb      	ldr	r3, [r7, #12]
 8003c06:	edd3 7a09 	vldr	s15, [r3, #36]	; 0x24
 8003c0a:	eeb7 6ae7 	vcvt.f64.f32	d6, s15
 8003c0e:	ed97 5b06 	vldr	d5, [r7, #24]
 8003c12:	eeb0 4b00 	vmov.f64	d4, #0	; 0x40000000  2.0
 8003c16:	ee85 7b04 	vdiv.f64	d7, d5, d4
 8003c1a:	eeb4 6bc7 	vcmpe.f64	d6, d7
 8003c1e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8003c22:	db3c      	blt.n	8003c9e <calculateSteering+0xbe>
 8003c24:	68fb      	ldr	r3, [r7, #12]
 8003c26:	edd3 7a09 	vldr	s15, [r3, #36]	; 0x24
 8003c2a:	eeb7 7ae7 	vcvt.f64.f32	d7, s15
 8003c2e:	ed97 6b06 	vldr	d6, [r7, #24]
 8003c32:	eeb4 6bc7 	vcmpe.f64	d6, d7
 8003c36:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8003c3a:	db30      	blt.n	8003c9e <calculateSteering+0xbe>
 8003c3c:	68fb      	ldr	r3, [r7, #12]
 8003c3e:	edd3 7a03 	vldr	s15, [r3, #12]
 8003c42:	eeb7 6ae7 	vcvt.f64.f32	d6, s15
 8003c46:	ed97 7b06 	vldr	d7, [r7, #24]
 8003c4a:	eeb1 5b47 	vneg.f64	d5, d7
 8003c4e:	eeb0 4b00 	vmov.f64	d4, #0	; 0x40000000  2.0
 8003c52:	ee85 7b04 	vdiv.f64	d7, d5, d4
 8003c56:	eeb4 6bc7 	vcmpe.f64	d6, d7
 8003c5a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8003c5e:	d81e      	bhi.n	8003c9e <calculateSteering+0xbe>
 8003c60:	68fb      	ldr	r3, [r7, #12]
 8003c62:	edd3 7a03 	vldr	s15, [r3, #12]
 8003c66:	eeb7 6ae7 	vcvt.f64.f32	d6, s15
 8003c6a:	ed97 7b06 	vldr	d7, [r7, #24]
 8003c6e:	eeb1 7b47 	vneg.f64	d7, d7
 8003c72:	eeb4 6bc7 	vcmpe.f64	d6, d7
 8003c76:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8003c7a:	db10      	blt.n	8003c9e <calculateSteering+0xbe>
        stanley->psi = stanley->psi + PI*2;
 8003c7c:	68fb      	ldr	r3, [r7, #12]
 8003c7e:	edd3 7a03 	vldr	s15, [r3, #12]
 8003c82:	eeb7 6ae7 	vcvt.f64.f32	d6, s15
 8003c86:	ed97 7b06 	vldr	d7, [r7, #24]
 8003c8a:	ee37 7b07 	vadd.f64	d7, d7, d7
 8003c8e:	ee36 7b07 	vadd.f64	d7, d6, d7
 8003c92:	eef7 7bc7 	vcvt.f32.f64	s15, d7
 8003c96:	68fb      	ldr	r3, [r7, #12]
 8003c98:	edc3 7a03 	vstr	s15, [r3, #12]
 8003c9c:	e04b      	b.n	8003d36 <calculateSteering+0x156>
    } else if (stanley->ak < -PI/2 && stanley->ak > - PI && stanley->psi > PI/2 && stanley->psi <  PI){
 8003c9e:	68fb      	ldr	r3, [r7, #12]
 8003ca0:	edd3 7a09 	vldr	s15, [r3, #36]	; 0x24
 8003ca4:	eeb7 6ae7 	vcvt.f64.f32	d6, s15
 8003ca8:	ed97 7b06 	vldr	d7, [r7, #24]
 8003cac:	eeb1 5b47 	vneg.f64	d5, d7
 8003cb0:	eeb0 4b00 	vmov.f64	d4, #0	; 0x40000000  2.0
 8003cb4:	ee85 7b04 	vdiv.f64	d7, d5, d4
 8003cb8:	eeb4 6bc7 	vcmpe.f64	d6, d7
 8003cbc:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8003cc0:	d539      	bpl.n	8003d36 <calculateSteering+0x156>
 8003cc2:	68fb      	ldr	r3, [r7, #12]
 8003cc4:	edd3 7a09 	vldr	s15, [r3, #36]	; 0x24
 8003cc8:	eeb7 6ae7 	vcvt.f64.f32	d6, s15
 8003ccc:	ed97 7b06 	vldr	d7, [r7, #24]
 8003cd0:	eeb1 7b47 	vneg.f64	d7, d7
 8003cd4:	eeb4 6bc7 	vcmpe.f64	d6, d7
 8003cd8:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8003cdc:	dd2b      	ble.n	8003d36 <calculateSteering+0x156>
 8003cde:	68fb      	ldr	r3, [r7, #12]
 8003ce0:	edd3 7a03 	vldr	s15, [r3, #12]
 8003ce4:	eeb7 6ae7 	vcvt.f64.f32	d6, s15
 8003ce8:	ed97 5b06 	vldr	d5, [r7, #24]
 8003cec:	eeb0 4b00 	vmov.f64	d4, #0	; 0x40000000  2.0
 8003cf0:	ee85 7b04 	vdiv.f64	d7, d5, d4
 8003cf4:	eeb4 6bc7 	vcmpe.f64	d6, d7
 8003cf8:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8003cfc:	dd1b      	ble.n	8003d36 <calculateSteering+0x156>
 8003cfe:	68fb      	ldr	r3, [r7, #12]
 8003d00:	edd3 7a03 	vldr	s15, [r3, #12]
 8003d04:	eeb7 7ae7 	vcvt.f64.f32	d7, s15
 8003d08:	ed97 6b06 	vldr	d6, [r7, #24]
 8003d0c:	eeb4 6bc7 	vcmpe.f64	d6, d7
 8003d10:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8003d14:	dd0f      	ble.n	8003d36 <calculateSteering+0x156>
        stanley->psi = stanley->psi - PI*2;
 8003d16:	68fb      	ldr	r3, [r7, #12]
 8003d18:	edd3 7a03 	vldr	s15, [r3, #12]
 8003d1c:	eeb7 6ae7 	vcvt.f64.f32	d6, s15
 8003d20:	ed97 7b06 	vldr	d7, [r7, #24]
 8003d24:	ee37 7b07 	vadd.f64	d7, d7, d7
 8003d28:	ee36 7b47 	vsub.f64	d7, d6, d7
 8003d2c:	eef7 7bc7 	vcvt.f32.f64	s15, d7
 8003d30:	68fb      	ldr	r3, [r7, #12]
 8003d32:	edc3 7a03 	vstr	s15, [r3, #12]
    }

    float phi = stanley->psi - stanley->ak;
 8003d36:	68fb      	ldr	r3, [r7, #12]
 8003d38:	ed93 7a03 	vldr	s14, [r3, #12]
 8003d3c:	68fb      	ldr	r3, [r7, #12]
 8003d3e:	edd3 7a09 	vldr	s15, [r3, #36]	; 0x24
 8003d42:	ee77 7a67 	vsub.f32	s15, s14, s15
 8003d46:	edc7 7a05 	vstr	s15, [r7, #20]
    stanley->delta = phi + atan2(stanley->k*stanley->e_c,stanley->k_soft + stanley->vel);
 8003d4a:	edd7 7a05 	vldr	s15, [r7, #20]
 8003d4e:	eeb7 8ae7 	vcvt.f64.f32	d8, s15
 8003d52:	68fb      	ldr	r3, [r7, #12]
 8003d54:	ed93 7a04 	vldr	s14, [r3, #16]
 8003d58:	68fb      	ldr	r3, [r7, #12]
 8003d5a:	edd3 7a07 	vldr	s15, [r3, #28]
 8003d5e:	ee67 7a27 	vmul.f32	s15, s14, s15
 8003d62:	eeb7 7ae7 	vcvt.f64.f32	d7, s15
 8003d66:	68fb      	ldr	r3, [r7, #12]
 8003d68:	ed93 6a05 	vldr	s12, [r3, #20]
 8003d6c:	68fb      	ldr	r3, [r7, #12]
 8003d6e:	edd3 6a08 	vldr	s13, [r3, #32]
 8003d72:	ee76 6a26 	vadd.f32	s13, s12, s13
 8003d76:	eeb7 6ae6 	vcvt.f64.f32	d6, s13
 8003d7a:	eeb0 1b46 	vmov.f64	d1, d6
 8003d7e:	eeb0 0b47 	vmov.f64	d0, d7
 8003d82:	f00d fb5d 	bl	8011440 <atan2>
 8003d86:	eeb0 7b40 	vmov.f64	d7, d0
 8003d8a:	ee38 7b07 	vadd.f64	d7, d8, d7
 8003d8e:	eef7 7bc7 	vcvt.f32.f64	s15, d7
 8003d92:	68fb      	ldr	r3, [r7, #12]
 8003d94:	edc3 7a02 	vstr	s15, [r3, #8]

    // You want to reduce psi by delta so ...
    stanley->delta = -stanley->delta;
 8003d98:	68fb      	ldr	r3, [r7, #12]
 8003d9a:	edd3 7a02 	vldr	s15, [r3, #8]
 8003d9e:	eef1 7a67 	vneg.f32	s15, s15
 8003da2:	68fb      	ldr	r3, [r7, #12]
 8003da4:	edc3 7a02 	vstr	s15, [r3, #8]

    stanley->delta = stanley->delta < stanley->sat[1] ? stanley->sat[1] : stanley->delta;
 8003da8:	68fb      	ldr	r3, [r7, #12]
 8003daa:	ed93 7a02 	vldr	s14, [r3, #8]
 8003dae:	68fb      	ldr	r3, [r7, #12]
 8003db0:	edd3 7a01 	vldr	s15, [r3, #4]
 8003db4:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8003db8:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8003dbc:	d502      	bpl.n	8003dc4 <calculateSteering+0x1e4>
 8003dbe:	68fb      	ldr	r3, [r7, #12]
 8003dc0:	685b      	ldr	r3, [r3, #4]
 8003dc2:	e001      	b.n	8003dc8 <calculateSteering+0x1e8>
 8003dc4:	68fb      	ldr	r3, [r7, #12]
 8003dc6:	689b      	ldr	r3, [r3, #8]
 8003dc8:	68fa      	ldr	r2, [r7, #12]
 8003dca:	6093      	str	r3, [r2, #8]
    stanley->delta = stanley->delta > stanley->sat[0] ? stanley->sat[0] : stanley->delta;
 8003dcc:	68fb      	ldr	r3, [r7, #12]
 8003dce:	ed93 7a02 	vldr	s14, [r3, #8]
 8003dd2:	68fb      	ldr	r3, [r7, #12]
 8003dd4:	edd3 7a00 	vldr	s15, [r3]
 8003dd8:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8003ddc:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8003de0:	dd02      	ble.n	8003de8 <calculateSteering+0x208>
 8003de2:	68fb      	ldr	r3, [r7, #12]
 8003de4:	681b      	ldr	r3, [r3, #0]
 8003de6:	e001      	b.n	8003dec <calculateSteering+0x20c>
 8003de8:	68fb      	ldr	r3, [r7, #12]
 8003dea:	689b      	ldr	r3, [r3, #8]
 8003dec:	68fa      	ldr	r2, [r7, #12]
 8003dee:	6093      	str	r3, [r2, #8]
 8003df0:	bf00      	nop
 8003df2:	3720      	adds	r7, #32
 8003df4:	46bd      	mov	sp, r7
 8003df6:	ecbd 8b02 	vpop	{d8}
 8003dfa:	bd80      	pop	{r7, pc}
 8003dfc:	f3af 8000 	nop.w
 8003e00:	9dfe8b4d 	.word	0x9dfe8b4d
 8003e04:	40092407 	.word	0x40092407

08003e08 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8003e08:	b580      	push	{r7, lr}
 8003e0a:	b082      	sub	sp, #8
 8003e0c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8003e0e:	4b0c      	ldr	r3, [pc, #48]	; (8003e40 <HAL_MspInit+0x38>)
 8003e10:	f8d3 30f4 	ldr.w	r3, [r3, #244]	; 0xf4
 8003e14:	4a0a      	ldr	r2, [pc, #40]	; (8003e40 <HAL_MspInit+0x38>)
 8003e16:	f043 0302 	orr.w	r3, r3, #2
 8003e1a:	f8c2 30f4 	str.w	r3, [r2, #244]	; 0xf4
 8003e1e:	4b08      	ldr	r3, [pc, #32]	; (8003e40 <HAL_MspInit+0x38>)
 8003e20:	f8d3 30f4 	ldr.w	r3, [r3, #244]	; 0xf4
 8003e24:	f003 0302 	and.w	r3, r3, #2
 8003e28:	607b      	str	r3, [r7, #4]
 8003e2a:	687b      	ldr	r3, [r7, #4]

  /* System interrupt init*/
  /* PendSV_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(PendSV_IRQn, 15, 0);
 8003e2c:	2200      	movs	r2, #0
 8003e2e:	210f      	movs	r1, #15
 8003e30:	f06f 0001 	mvn.w	r0, #1
 8003e34:	f000 fccf 	bl	80047d6 <HAL_NVIC_SetPriority>

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8003e38:	bf00      	nop
 8003e3a:	3708      	adds	r7, #8
 8003e3c:	46bd      	mov	sp, r7
 8003e3e:	bd80      	pop	{r7, pc}
 8003e40:	58024400 	.word	0x58024400

08003e44 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8003e44:	b480      	push	{r7}
 8003e46:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 8003e48:	e7fe      	b.n	8003e48 <NMI_Handler+0x4>

08003e4a <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8003e4a:	b480      	push	{r7}
 8003e4c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8003e4e:	e7fe      	b.n	8003e4e <HardFault_Handler+0x4>

08003e50 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8003e50:	b480      	push	{r7}
 8003e52:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8003e54:	e7fe      	b.n	8003e54 <MemManage_Handler+0x4>

08003e56 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8003e56:	b480      	push	{r7}
 8003e58:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8003e5a:	e7fe      	b.n	8003e5a <BusFault_Handler+0x4>

08003e5c <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8003e5c:	b480      	push	{r7}
 8003e5e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8003e60:	e7fe      	b.n	8003e60 <UsageFault_Handler+0x4>

08003e62 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8003e62:	b480      	push	{r7}
 8003e64:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8003e66:	bf00      	nop
 8003e68:	46bd      	mov	sp, r7
 8003e6a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003e6e:	4770      	bx	lr

08003e70 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8003e70:	b580      	push	{r7, lr}
 8003e72:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8003e74:	f000 fba2 	bl	80045bc <HAL_IncTick>
#if (INCLUDE_xTaskGetSchedulerState == 1 )
  if (xTaskGetSchedulerState() != taskSCHEDULER_NOT_STARTED)
 8003e78:	f009 fdb6 	bl	800d9e8 <xTaskGetSchedulerState>
 8003e7c:	4603      	mov	r3, r0
 8003e7e:	2b01      	cmp	r3, #1
 8003e80:	d001      	beq.n	8003e86 <SysTick_Handler+0x16>
  {
#endif /* INCLUDE_xTaskGetSchedulerState */
  xPortSysTickHandler();
 8003e82:	f007 ffc9 	bl	800be18 <xPortSysTickHandler>
  }
#endif /* INCLUDE_xTaskGetSchedulerState */
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8003e86:	bf00      	nop
 8003e88:	bd80      	pop	{r7, pc}

08003e8a <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 8003e8a:	b480      	push	{r7}
 8003e8c:	af00      	add	r7, sp, #0
	return 1;
 8003e8e:	2301      	movs	r3, #1
}
 8003e90:	4618      	mov	r0, r3
 8003e92:	46bd      	mov	sp, r7
 8003e94:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003e98:	4770      	bx	lr

08003e9a <_kill>:

int _kill(int pid, int sig)
{
 8003e9a:	b580      	push	{r7, lr}
 8003e9c:	b082      	sub	sp, #8
 8003e9e:	af00      	add	r7, sp, #0
 8003ea0:	6078      	str	r0, [r7, #4]
 8003ea2:	6039      	str	r1, [r7, #0]
	errno = EINVAL;
 8003ea4:	f00a facc 	bl	800e440 <__errno>
 8003ea8:	4603      	mov	r3, r0
 8003eaa:	2216      	movs	r2, #22
 8003eac:	601a      	str	r2, [r3, #0]
	return -1;
 8003eae:	f04f 33ff 	mov.w	r3, #4294967295
}
 8003eb2:	4618      	mov	r0, r3
 8003eb4:	3708      	adds	r7, #8
 8003eb6:	46bd      	mov	sp, r7
 8003eb8:	bd80      	pop	{r7, pc}

08003eba <_exit>:

void _exit (int status)
{
 8003eba:	b580      	push	{r7, lr}
 8003ebc:	b082      	sub	sp, #8
 8003ebe:	af00      	add	r7, sp, #0
 8003ec0:	6078      	str	r0, [r7, #4]
	_kill(status, -1);
 8003ec2:	f04f 31ff 	mov.w	r1, #4294967295
 8003ec6:	6878      	ldr	r0, [r7, #4]
 8003ec8:	f7ff ffe7 	bl	8003e9a <_kill>
	while (1) {}		/* Make sure we hang here */
 8003ecc:	e7fe      	b.n	8003ecc <_exit+0x12>

08003ece <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8003ece:	b580      	push	{r7, lr}
 8003ed0:	b086      	sub	sp, #24
 8003ed2:	af00      	add	r7, sp, #0
 8003ed4:	60f8      	str	r0, [r7, #12]
 8003ed6:	60b9      	str	r1, [r7, #8]
 8003ed8:	607a      	str	r2, [r7, #4]
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8003eda:	2300      	movs	r3, #0
 8003edc:	617b      	str	r3, [r7, #20]
 8003ede:	e00a      	b.n	8003ef6 <_read+0x28>
	{
		*ptr++ = __io_getchar();
 8003ee0:	f3af 8000 	nop.w
 8003ee4:	4601      	mov	r1, r0
 8003ee6:	68bb      	ldr	r3, [r7, #8]
 8003ee8:	1c5a      	adds	r2, r3, #1
 8003eea:	60ba      	str	r2, [r7, #8]
 8003eec:	b2ca      	uxtb	r2, r1
 8003eee:	701a      	strb	r2, [r3, #0]
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8003ef0:	697b      	ldr	r3, [r7, #20]
 8003ef2:	3301      	adds	r3, #1
 8003ef4:	617b      	str	r3, [r7, #20]
 8003ef6:	697a      	ldr	r2, [r7, #20]
 8003ef8:	687b      	ldr	r3, [r7, #4]
 8003efa:	429a      	cmp	r2, r3
 8003efc:	dbf0      	blt.n	8003ee0 <_read+0x12>
	}

return len;
 8003efe:	687b      	ldr	r3, [r7, #4]
}
 8003f00:	4618      	mov	r0, r3
 8003f02:	3718      	adds	r7, #24
 8003f04:	46bd      	mov	sp, r7
 8003f06:	bd80      	pop	{r7, pc}

08003f08 <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 8003f08:	b580      	push	{r7, lr}
 8003f0a:	b086      	sub	sp, #24
 8003f0c:	af00      	add	r7, sp, #0
 8003f0e:	60f8      	str	r0, [r7, #12]
 8003f10:	60b9      	str	r1, [r7, #8]
 8003f12:	607a      	str	r2, [r7, #4]
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8003f14:	2300      	movs	r3, #0
 8003f16:	617b      	str	r3, [r7, #20]
 8003f18:	e009      	b.n	8003f2e <_write+0x26>
	{
		__io_putchar(*ptr++);
 8003f1a:	68bb      	ldr	r3, [r7, #8]
 8003f1c:	1c5a      	adds	r2, r3, #1
 8003f1e:	60ba      	str	r2, [r7, #8]
 8003f20:	781b      	ldrb	r3, [r3, #0]
 8003f22:	4618      	mov	r0, r3
 8003f24:	f7ff fa0e 	bl	8003344 <__io_putchar>
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8003f28:	697b      	ldr	r3, [r7, #20]
 8003f2a:	3301      	adds	r3, #1
 8003f2c:	617b      	str	r3, [r7, #20]
 8003f2e:	697a      	ldr	r2, [r7, #20]
 8003f30:	687b      	ldr	r3, [r7, #4]
 8003f32:	429a      	cmp	r2, r3
 8003f34:	dbf1      	blt.n	8003f1a <_write+0x12>
	}
	return len;
 8003f36:	687b      	ldr	r3, [r7, #4]
}
 8003f38:	4618      	mov	r0, r3
 8003f3a:	3718      	adds	r7, #24
 8003f3c:	46bd      	mov	sp, r7
 8003f3e:	bd80      	pop	{r7, pc}

08003f40 <_close>:

int _close(int file)
{
 8003f40:	b480      	push	{r7}
 8003f42:	b083      	sub	sp, #12
 8003f44:	af00      	add	r7, sp, #0
 8003f46:	6078      	str	r0, [r7, #4]
	return -1;
 8003f48:	f04f 33ff 	mov.w	r3, #4294967295
}
 8003f4c:	4618      	mov	r0, r3
 8003f4e:	370c      	adds	r7, #12
 8003f50:	46bd      	mov	sp, r7
 8003f52:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003f56:	4770      	bx	lr

08003f58 <_fstat>:


int _fstat(int file, struct stat *st)
{
 8003f58:	b480      	push	{r7}
 8003f5a:	b083      	sub	sp, #12
 8003f5c:	af00      	add	r7, sp, #0
 8003f5e:	6078      	str	r0, [r7, #4]
 8003f60:	6039      	str	r1, [r7, #0]
	st->st_mode = S_IFCHR;
 8003f62:	683b      	ldr	r3, [r7, #0]
 8003f64:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 8003f68:	605a      	str	r2, [r3, #4]
	return 0;
 8003f6a:	2300      	movs	r3, #0
}
 8003f6c:	4618      	mov	r0, r3
 8003f6e:	370c      	adds	r7, #12
 8003f70:	46bd      	mov	sp, r7
 8003f72:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003f76:	4770      	bx	lr

08003f78 <_isatty>:

int _isatty(int file)
{
 8003f78:	b480      	push	{r7}
 8003f7a:	b083      	sub	sp, #12
 8003f7c:	af00      	add	r7, sp, #0
 8003f7e:	6078      	str	r0, [r7, #4]
	return 1;
 8003f80:	2301      	movs	r3, #1
}
 8003f82:	4618      	mov	r0, r3
 8003f84:	370c      	adds	r7, #12
 8003f86:	46bd      	mov	sp, r7
 8003f88:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003f8c:	4770      	bx	lr

08003f8e <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8003f8e:	b480      	push	{r7}
 8003f90:	b085      	sub	sp, #20
 8003f92:	af00      	add	r7, sp, #0
 8003f94:	60f8      	str	r0, [r7, #12]
 8003f96:	60b9      	str	r1, [r7, #8]
 8003f98:	607a      	str	r2, [r7, #4]
	return 0;
 8003f9a:	2300      	movs	r3, #0
}
 8003f9c:	4618      	mov	r0, r3
 8003f9e:	3714      	adds	r7, #20
 8003fa0:	46bd      	mov	sp, r7
 8003fa2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003fa6:	4770      	bx	lr

08003fa8 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8003fa8:	b580      	push	{r7, lr}
 8003faa:	b086      	sub	sp, #24
 8003fac:	af00      	add	r7, sp, #0
 8003fae:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8003fb0:	4a14      	ldr	r2, [pc, #80]	; (8004004 <_sbrk+0x5c>)
 8003fb2:	4b15      	ldr	r3, [pc, #84]	; (8004008 <_sbrk+0x60>)
 8003fb4:	1ad3      	subs	r3, r2, r3
 8003fb6:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8003fb8:	697b      	ldr	r3, [r7, #20]
 8003fba:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8003fbc:	4b13      	ldr	r3, [pc, #76]	; (800400c <_sbrk+0x64>)
 8003fbe:	681b      	ldr	r3, [r3, #0]
 8003fc0:	2b00      	cmp	r3, #0
 8003fc2:	d102      	bne.n	8003fca <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8003fc4:	4b11      	ldr	r3, [pc, #68]	; (800400c <_sbrk+0x64>)
 8003fc6:	4a12      	ldr	r2, [pc, #72]	; (8004010 <_sbrk+0x68>)
 8003fc8:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8003fca:	4b10      	ldr	r3, [pc, #64]	; (800400c <_sbrk+0x64>)
 8003fcc:	681a      	ldr	r2, [r3, #0]
 8003fce:	687b      	ldr	r3, [r7, #4]
 8003fd0:	4413      	add	r3, r2
 8003fd2:	693a      	ldr	r2, [r7, #16]
 8003fd4:	429a      	cmp	r2, r3
 8003fd6:	d207      	bcs.n	8003fe8 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8003fd8:	f00a fa32 	bl	800e440 <__errno>
 8003fdc:	4603      	mov	r3, r0
 8003fde:	220c      	movs	r2, #12
 8003fe0:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8003fe2:	f04f 33ff 	mov.w	r3, #4294967295
 8003fe6:	e009      	b.n	8003ffc <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8003fe8:	4b08      	ldr	r3, [pc, #32]	; (800400c <_sbrk+0x64>)
 8003fea:	681b      	ldr	r3, [r3, #0]
 8003fec:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8003fee:	4b07      	ldr	r3, [pc, #28]	; (800400c <_sbrk+0x64>)
 8003ff0:	681a      	ldr	r2, [r3, #0]
 8003ff2:	687b      	ldr	r3, [r7, #4]
 8003ff4:	4413      	add	r3, r2
 8003ff6:	4a05      	ldr	r2, [pc, #20]	; (800400c <_sbrk+0x64>)
 8003ff8:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8003ffa:	68fb      	ldr	r3, [r7, #12]
}
 8003ffc:	4618      	mov	r0, r3
 8003ffe:	3718      	adds	r7, #24
 8004000:	46bd      	mov	sp, r7
 8004002:	bd80      	pop	{r7, pc}
 8004004:	24080000 	.word	0x24080000
 8004008:	00000400 	.word	0x00000400
 800400c:	240006a0 	.word	0x240006a0
 8004010:	240051f0 	.word	0x240051f0

08004014 <MX_TIM2_Init>:
TIM_HandleTypeDef htim2;
TIM_HandleTypeDef htim3;

/* TIM2 init function */
void MX_TIM2_Init(void)
{
 8004014:	b580      	push	{r7, lr}
 8004016:	b08e      	sub	sp, #56	; 0x38
 8004018:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM2_Init 0 */

  /* USER CODE END TIM2_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 800401a:	f107 0328 	add.w	r3, r7, #40	; 0x28
 800401e:	2200      	movs	r2, #0
 8004020:	601a      	str	r2, [r3, #0]
 8004022:	605a      	str	r2, [r3, #4]
 8004024:	609a      	str	r2, [r3, #8]
 8004026:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8004028:	f107 031c 	add.w	r3, r7, #28
 800402c:	2200      	movs	r2, #0
 800402e:	601a      	str	r2, [r3, #0]
 8004030:	605a      	str	r2, [r3, #4]
 8004032:	609a      	str	r2, [r3, #8]
  TIM_OC_InitTypeDef sConfigOC = {0};
 8004034:	463b      	mov	r3, r7
 8004036:	2200      	movs	r2, #0
 8004038:	601a      	str	r2, [r3, #0]
 800403a:	605a      	str	r2, [r3, #4]
 800403c:	609a      	str	r2, [r3, #8]
 800403e:	60da      	str	r2, [r3, #12]
 8004040:	611a      	str	r2, [r3, #16]
 8004042:	615a      	str	r2, [r3, #20]
 8004044:	619a      	str	r2, [r3, #24]

  /* USER CODE BEGIN TIM2_Init 1 */

  /* USER CODE END TIM2_Init 1 */
  htim2.Instance = TIM2;
 8004046:	4b2d      	ldr	r3, [pc, #180]	; (80040fc <MX_TIM2_Init+0xe8>)
 8004048:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 800404c:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 72;
 800404e:	4b2b      	ldr	r3, [pc, #172]	; (80040fc <MX_TIM2_Init+0xe8>)
 8004050:	2248      	movs	r2, #72	; 0x48
 8004052:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 8004054:	4b29      	ldr	r3, [pc, #164]	; (80040fc <MX_TIM2_Init+0xe8>)
 8004056:	2200      	movs	r2, #0
 8004058:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 65535;
 800405a:	4b28      	ldr	r3, [pc, #160]	; (80040fc <MX_TIM2_Init+0xe8>)
 800405c:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8004060:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8004062:	4b26      	ldr	r3, [pc, #152]	; (80040fc <MX_TIM2_Init+0xe8>)
 8004064:	2200      	movs	r2, #0
 8004066:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_ENABLE;
 8004068:	4b24      	ldr	r3, [pc, #144]	; (80040fc <MX_TIM2_Init+0xe8>)
 800406a:	2280      	movs	r2, #128	; 0x80
 800406c:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim2) != HAL_OK)
 800406e:	4823      	ldr	r0, [pc, #140]	; (80040fc <MX_TIM2_Init+0xe8>)
 8004070:	f004 fe69 	bl	8008d46 <HAL_TIM_Base_Init>
 8004074:	4603      	mov	r3, r0
 8004076:	2b00      	cmp	r3, #0
 8004078:	d001      	beq.n	800407e <MX_TIM2_Init+0x6a>
  {
    Error_Handler();
 800407a:	f7fe fb1f 	bl	80026bc <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 800407e:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8004082:	62bb      	str	r3, [r7, #40]	; 0x28
  if (HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig) != HAL_OK)
 8004084:	f107 0328 	add.w	r3, r7, #40	; 0x28
 8004088:	4619      	mov	r1, r3
 800408a:	481c      	ldr	r0, [pc, #112]	; (80040fc <MX_TIM2_Init+0xe8>)
 800408c:	f005 f936 	bl	80092fc <HAL_TIM_ConfigClockSource>
 8004090:	4603      	mov	r3, r0
 8004092:	2b00      	cmp	r3, #0
 8004094:	d001      	beq.n	800409a <MX_TIM2_Init+0x86>
  {
    Error_Handler();
 8004096:	f7fe fb11 	bl	80026bc <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim2) != HAL_OK)
 800409a:	4818      	ldr	r0, [pc, #96]	; (80040fc <MX_TIM2_Init+0xe8>)
 800409c:	f004 feaa 	bl	8008df4 <HAL_TIM_PWM_Init>
 80040a0:	4603      	mov	r3, r0
 80040a2:	2b00      	cmp	r3, #0
 80040a4:	d001      	beq.n	80040aa <MX_TIM2_Init+0x96>
  {
    Error_Handler();
 80040a6:	f7fe fb09 	bl	80026bc <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 80040aa:	2300      	movs	r3, #0
 80040ac:	61fb      	str	r3, [r7, #28]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80040ae:	2300      	movs	r3, #0
 80040b0:	627b      	str	r3, [r7, #36]	; 0x24
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 80040b2:	f107 031c 	add.w	r3, r7, #28
 80040b6:	4619      	mov	r1, r3
 80040b8:	4810      	ldr	r0, [pc, #64]	; (80040fc <MX_TIM2_Init+0xe8>)
 80040ba:	f005 fe4b 	bl	8009d54 <HAL_TIMEx_MasterConfigSynchronization>
 80040be:	4603      	mov	r3, r0
 80040c0:	2b00      	cmp	r3, #0
 80040c2:	d001      	beq.n	80040c8 <MX_TIM2_Init+0xb4>
  {
    Error_Handler();
 80040c4:	f7fe fafa 	bl	80026bc <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 80040c8:	2360      	movs	r3, #96	; 0x60
 80040ca:	603b      	str	r3, [r7, #0]
  sConfigOC.Pulse = 0;
 80040cc:	2300      	movs	r3, #0
 80040ce:	607b      	str	r3, [r7, #4]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 80040d0:	2300      	movs	r3, #0
 80040d2:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 80040d4:	2300      	movs	r3, #0
 80040d6:	613b      	str	r3, [r7, #16]
  if (HAL_TIM_PWM_ConfigChannel(&htim2, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 80040d8:	463b      	mov	r3, r7
 80040da:	2200      	movs	r2, #0
 80040dc:	4619      	mov	r1, r3
 80040de:	4807      	ldr	r0, [pc, #28]	; (80040fc <MX_TIM2_Init+0xe8>)
 80040e0:	f004 fff8 	bl	80090d4 <HAL_TIM_PWM_ConfigChannel>
 80040e4:	4603      	mov	r3, r0
 80040e6:	2b00      	cmp	r3, #0
 80040e8:	d001      	beq.n	80040ee <MX_TIM2_Init+0xda>
  {
    Error_Handler();
 80040ea:	f7fe fae7 	bl	80026bc <Error_Handler>
  }
  /* USER CODE BEGIN TIM2_Init 2 */

  /* USER CODE END TIM2_Init 2 */
  HAL_TIM_MspPostInit(&htim2);
 80040ee:	4803      	ldr	r0, [pc, #12]	; (80040fc <MX_TIM2_Init+0xe8>)
 80040f0:	f000 f8b6 	bl	8004260 <HAL_TIM_MspPostInit>

}
 80040f4:	bf00      	nop
 80040f6:	3738      	adds	r7, #56	; 0x38
 80040f8:	46bd      	mov	sp, r7
 80040fa:	bd80      	pop	{r7, pc}
 80040fc:	240006a4 	.word	0x240006a4

08004100 <MX_TIM3_Init>:
/* TIM3 init function */
void MX_TIM3_Init(void)
{
 8004100:	b580      	push	{r7, lr}
 8004102:	b08e      	sub	sp, #56	; 0x38
 8004104:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM3_Init 0 */

  /* USER CODE END TIM3_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8004106:	f107 0328 	add.w	r3, r7, #40	; 0x28
 800410a:	2200      	movs	r2, #0
 800410c:	601a      	str	r2, [r3, #0]
 800410e:	605a      	str	r2, [r3, #4]
 8004110:	609a      	str	r2, [r3, #8]
 8004112:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8004114:	f107 031c 	add.w	r3, r7, #28
 8004118:	2200      	movs	r2, #0
 800411a:	601a      	str	r2, [r3, #0]
 800411c:	605a      	str	r2, [r3, #4]
 800411e:	609a      	str	r2, [r3, #8]
  TIM_OC_InitTypeDef sConfigOC = {0};
 8004120:	463b      	mov	r3, r7
 8004122:	2200      	movs	r2, #0
 8004124:	601a      	str	r2, [r3, #0]
 8004126:	605a      	str	r2, [r3, #4]
 8004128:	609a      	str	r2, [r3, #8]
 800412a:	60da      	str	r2, [r3, #12]
 800412c:	611a      	str	r2, [r3, #16]
 800412e:	615a      	str	r2, [r3, #20]
 8004130:	619a      	str	r2, [r3, #24]

  /* USER CODE BEGIN TIM3_Init 1 */

  /* USER CODE END TIM3_Init 1 */
  htim3.Instance = TIM3;
 8004132:	4b2d      	ldr	r3, [pc, #180]	; (80041e8 <MX_TIM3_Init+0xe8>)
 8004134:	4a2d      	ldr	r2, [pc, #180]	; (80041ec <MX_TIM3_Init+0xec>)
 8004136:	601a      	str	r2, [r3, #0]
  htim3.Init.Prescaler = 72;
 8004138:	4b2b      	ldr	r3, [pc, #172]	; (80041e8 <MX_TIM3_Init+0xe8>)
 800413a:	2248      	movs	r2, #72	; 0x48
 800413c:	605a      	str	r2, [r3, #4]
  htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
 800413e:	4b2a      	ldr	r3, [pc, #168]	; (80041e8 <MX_TIM3_Init+0xe8>)
 8004140:	2200      	movs	r2, #0
 8004142:	609a      	str	r2, [r3, #8]
  htim3.Init.Period = 65535;
 8004144:	4b28      	ldr	r3, [pc, #160]	; (80041e8 <MX_TIM3_Init+0xe8>)
 8004146:	f64f 72ff 	movw	r2, #65535	; 0xffff
 800414a:	60da      	str	r2, [r3, #12]
  htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 800414c:	4b26      	ldr	r3, [pc, #152]	; (80041e8 <MX_TIM3_Init+0xe8>)
 800414e:	2200      	movs	r2, #0
 8004150:	611a      	str	r2, [r3, #16]
  htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_ENABLE;
 8004152:	4b25      	ldr	r3, [pc, #148]	; (80041e8 <MX_TIM3_Init+0xe8>)
 8004154:	2280      	movs	r2, #128	; 0x80
 8004156:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim3) != HAL_OK)
 8004158:	4823      	ldr	r0, [pc, #140]	; (80041e8 <MX_TIM3_Init+0xe8>)
 800415a:	f004 fdf4 	bl	8008d46 <HAL_TIM_Base_Init>
 800415e:	4603      	mov	r3, r0
 8004160:	2b00      	cmp	r3, #0
 8004162:	d001      	beq.n	8004168 <MX_TIM3_Init+0x68>
  {
    Error_Handler();
 8004164:	f7fe faaa 	bl	80026bc <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8004168:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 800416c:	62bb      	str	r3, [r7, #40]	; 0x28
  if (HAL_TIM_ConfigClockSource(&htim3, &sClockSourceConfig) != HAL_OK)
 800416e:	f107 0328 	add.w	r3, r7, #40	; 0x28
 8004172:	4619      	mov	r1, r3
 8004174:	481c      	ldr	r0, [pc, #112]	; (80041e8 <MX_TIM3_Init+0xe8>)
 8004176:	f005 f8c1 	bl	80092fc <HAL_TIM_ConfigClockSource>
 800417a:	4603      	mov	r3, r0
 800417c:	2b00      	cmp	r3, #0
 800417e:	d001      	beq.n	8004184 <MX_TIM3_Init+0x84>
  {
    Error_Handler();
 8004180:	f7fe fa9c 	bl	80026bc <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim3) != HAL_OK)
 8004184:	4818      	ldr	r0, [pc, #96]	; (80041e8 <MX_TIM3_Init+0xe8>)
 8004186:	f004 fe35 	bl	8008df4 <HAL_TIM_PWM_Init>
 800418a:	4603      	mov	r3, r0
 800418c:	2b00      	cmp	r3, #0
 800418e:	d001      	beq.n	8004194 <MX_TIM3_Init+0x94>
  {
    Error_Handler();
 8004190:	f7fe fa94 	bl	80026bc <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8004194:	2300      	movs	r3, #0
 8004196:	61fb      	str	r3, [r7, #28]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8004198:	2300      	movs	r3, #0
 800419a:	627b      	str	r3, [r7, #36]	; 0x24
  if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK)
 800419c:	f107 031c 	add.w	r3, r7, #28
 80041a0:	4619      	mov	r1, r3
 80041a2:	4811      	ldr	r0, [pc, #68]	; (80041e8 <MX_TIM3_Init+0xe8>)
 80041a4:	f005 fdd6 	bl	8009d54 <HAL_TIMEx_MasterConfigSynchronization>
 80041a8:	4603      	mov	r3, r0
 80041aa:	2b00      	cmp	r3, #0
 80041ac:	d001      	beq.n	80041b2 <MX_TIM3_Init+0xb2>
  {
    Error_Handler();
 80041ae:	f7fe fa85 	bl	80026bc <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 80041b2:	2360      	movs	r3, #96	; 0x60
 80041b4:	603b      	str	r3, [r7, #0]
  sConfigOC.Pulse = 0;
 80041b6:	2300      	movs	r3, #0
 80041b8:	607b      	str	r3, [r7, #4]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 80041ba:	2300      	movs	r3, #0
 80041bc:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 80041be:	2300      	movs	r3, #0
 80041c0:	613b      	str	r3, [r7, #16]
  if (HAL_TIM_PWM_ConfigChannel(&htim3, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 80041c2:	463b      	mov	r3, r7
 80041c4:	2200      	movs	r2, #0
 80041c6:	4619      	mov	r1, r3
 80041c8:	4807      	ldr	r0, [pc, #28]	; (80041e8 <MX_TIM3_Init+0xe8>)
 80041ca:	f004 ff83 	bl	80090d4 <HAL_TIM_PWM_ConfigChannel>
 80041ce:	4603      	mov	r3, r0
 80041d0:	2b00      	cmp	r3, #0
 80041d2:	d001      	beq.n	80041d8 <MX_TIM3_Init+0xd8>
  {
    Error_Handler();
 80041d4:	f7fe fa72 	bl	80026bc <Error_Handler>
  }
  /* USER CODE BEGIN TIM3_Init 2 */

  /* USER CODE END TIM3_Init 2 */
  HAL_TIM_MspPostInit(&htim3);
 80041d8:	4803      	ldr	r0, [pc, #12]	; (80041e8 <MX_TIM3_Init+0xe8>)
 80041da:	f000 f841 	bl	8004260 <HAL_TIM_MspPostInit>

}
 80041de:	bf00      	nop
 80041e0:	3738      	adds	r7, #56	; 0x38
 80041e2:	46bd      	mov	sp, r7
 80041e4:	bd80      	pop	{r7, pc}
 80041e6:	bf00      	nop
 80041e8:	240006f0 	.word	0x240006f0
 80041ec:	40000400 	.word	0x40000400

080041f0 <HAL_TIM_Base_MspInit>:

void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* tim_baseHandle)
{
 80041f0:	b480      	push	{r7}
 80041f2:	b085      	sub	sp, #20
 80041f4:	af00      	add	r7, sp, #0
 80041f6:	6078      	str	r0, [r7, #4]

  if(tim_baseHandle->Instance==TIM2)
 80041f8:	687b      	ldr	r3, [r7, #4]
 80041fa:	681b      	ldr	r3, [r3, #0]
 80041fc:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8004200:	d10f      	bne.n	8004222 <HAL_TIM_Base_MspInit+0x32>
  {
  /* USER CODE BEGIN TIM2_MspInit 0 */

  /* USER CODE END TIM2_MspInit 0 */
    /* TIM2 clock enable */
    __HAL_RCC_TIM2_CLK_ENABLE();
 8004202:	4b15      	ldr	r3, [pc, #84]	; (8004258 <HAL_TIM_Base_MspInit+0x68>)
 8004204:	f8d3 30e8 	ldr.w	r3, [r3, #232]	; 0xe8
 8004208:	4a13      	ldr	r2, [pc, #76]	; (8004258 <HAL_TIM_Base_MspInit+0x68>)
 800420a:	f043 0301 	orr.w	r3, r3, #1
 800420e:	f8c2 30e8 	str.w	r3, [r2, #232]	; 0xe8
 8004212:	4b11      	ldr	r3, [pc, #68]	; (8004258 <HAL_TIM_Base_MspInit+0x68>)
 8004214:	f8d3 30e8 	ldr.w	r3, [r3, #232]	; 0xe8
 8004218:	f003 0301 	and.w	r3, r3, #1
 800421c:	60fb      	str	r3, [r7, #12]
 800421e:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_TIM3_CLK_ENABLE();
  /* USER CODE BEGIN TIM3_MspInit 1 */

  /* USER CODE END TIM3_MspInit 1 */
  }
}
 8004220:	e013      	b.n	800424a <HAL_TIM_Base_MspInit+0x5a>
  else if(tim_baseHandle->Instance==TIM3)
 8004222:	687b      	ldr	r3, [r7, #4]
 8004224:	681b      	ldr	r3, [r3, #0]
 8004226:	4a0d      	ldr	r2, [pc, #52]	; (800425c <HAL_TIM_Base_MspInit+0x6c>)
 8004228:	4293      	cmp	r3, r2
 800422a:	d10e      	bne.n	800424a <HAL_TIM_Base_MspInit+0x5a>
    __HAL_RCC_TIM3_CLK_ENABLE();
 800422c:	4b0a      	ldr	r3, [pc, #40]	; (8004258 <HAL_TIM_Base_MspInit+0x68>)
 800422e:	f8d3 30e8 	ldr.w	r3, [r3, #232]	; 0xe8
 8004232:	4a09      	ldr	r2, [pc, #36]	; (8004258 <HAL_TIM_Base_MspInit+0x68>)
 8004234:	f043 0302 	orr.w	r3, r3, #2
 8004238:	f8c2 30e8 	str.w	r3, [r2, #232]	; 0xe8
 800423c:	4b06      	ldr	r3, [pc, #24]	; (8004258 <HAL_TIM_Base_MspInit+0x68>)
 800423e:	f8d3 30e8 	ldr.w	r3, [r3, #232]	; 0xe8
 8004242:	f003 0302 	and.w	r3, r3, #2
 8004246:	60bb      	str	r3, [r7, #8]
 8004248:	68bb      	ldr	r3, [r7, #8]
}
 800424a:	bf00      	nop
 800424c:	3714      	adds	r7, #20
 800424e:	46bd      	mov	sp, r7
 8004250:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004254:	4770      	bx	lr
 8004256:	bf00      	nop
 8004258:	58024400 	.word	0x58024400
 800425c:	40000400 	.word	0x40000400

08004260 <HAL_TIM_MspPostInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef* timHandle)
{
 8004260:	b580      	push	{r7, lr}
 8004262:	b08a      	sub	sp, #40	; 0x28
 8004264:	af00      	add	r7, sp, #0
 8004266:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8004268:	f107 0314 	add.w	r3, r7, #20
 800426c:	2200      	movs	r2, #0
 800426e:	601a      	str	r2, [r3, #0]
 8004270:	605a      	str	r2, [r3, #4]
 8004272:	609a      	str	r2, [r3, #8]
 8004274:	60da      	str	r2, [r3, #12]
 8004276:	611a      	str	r2, [r3, #16]
  if(timHandle->Instance==TIM2)
 8004278:	687b      	ldr	r3, [r7, #4]
 800427a:	681b      	ldr	r3, [r3, #0]
 800427c:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8004280:	d120      	bne.n	80042c4 <HAL_TIM_MspPostInit+0x64>
  {
  /* USER CODE BEGIN TIM2_MspPostInit 0 */

  /* USER CODE END TIM2_MspPostInit 0 */
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8004282:	4b24      	ldr	r3, [pc, #144]	; (8004314 <HAL_TIM_MspPostInit+0xb4>)
 8004284:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8004288:	4a22      	ldr	r2, [pc, #136]	; (8004314 <HAL_TIM_MspPostInit+0xb4>)
 800428a:	f043 0301 	orr.w	r3, r3, #1
 800428e:	f8c2 30e0 	str.w	r3, [r2, #224]	; 0xe0
 8004292:	4b20      	ldr	r3, [pc, #128]	; (8004314 <HAL_TIM_MspPostInit+0xb4>)
 8004294:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8004298:	f003 0301 	and.w	r3, r3, #1
 800429c:	613b      	str	r3, [r7, #16]
 800429e:	693b      	ldr	r3, [r7, #16]
    /**TIM2 GPIO Configuration
    PA15 (JTDI)     ------> TIM2_CH1
    */
    GPIO_InitStruct.Pin = GPIO_PIN_15;
 80042a0:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 80042a4:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80042a6:	2302      	movs	r3, #2
 80042a8:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80042aa:	2300      	movs	r3, #0
 80042ac:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80042ae:	2300      	movs	r3, #0
 80042b0:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM2;
 80042b2:	2301      	movs	r3, #1
 80042b4:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80042b6:	f107 0314 	add.w	r3, r7, #20
 80042ba:	4619      	mov	r1, r3
 80042bc:	4816      	ldr	r0, [pc, #88]	; (8004318 <HAL_TIM_MspPostInit+0xb8>)
 80042be:	f001 f829 	bl	8005314 <HAL_GPIO_Init>
  /* USER CODE BEGIN TIM3_MspPostInit 1 */

  /* USER CODE END TIM3_MspPostInit 1 */
  }

}
 80042c2:	e023      	b.n	800430c <HAL_TIM_MspPostInit+0xac>
  else if(timHandle->Instance==TIM3)
 80042c4:	687b      	ldr	r3, [r7, #4]
 80042c6:	681b      	ldr	r3, [r3, #0]
 80042c8:	4a14      	ldr	r2, [pc, #80]	; (800431c <HAL_TIM_MspPostInit+0xbc>)
 80042ca:	4293      	cmp	r3, r2
 80042cc:	d11e      	bne.n	800430c <HAL_TIM_MspPostInit+0xac>
    __HAL_RCC_GPIOA_CLK_ENABLE();
 80042ce:	4b11      	ldr	r3, [pc, #68]	; (8004314 <HAL_TIM_MspPostInit+0xb4>)
 80042d0:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 80042d4:	4a0f      	ldr	r2, [pc, #60]	; (8004314 <HAL_TIM_MspPostInit+0xb4>)
 80042d6:	f043 0301 	orr.w	r3, r3, #1
 80042da:	f8c2 30e0 	str.w	r3, [r2, #224]	; 0xe0
 80042de:	4b0d      	ldr	r3, [pc, #52]	; (8004314 <HAL_TIM_MspPostInit+0xb4>)
 80042e0:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 80042e4:	f003 0301 	and.w	r3, r3, #1
 80042e8:	60fb      	str	r3, [r7, #12]
 80042ea:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = GPIO_PIN_6;
 80042ec:	2340      	movs	r3, #64	; 0x40
 80042ee:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80042f0:	2302      	movs	r3, #2
 80042f2:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80042f4:	2300      	movs	r3, #0
 80042f6:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80042f8:	2300      	movs	r3, #0
 80042fa:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM3;
 80042fc:	2302      	movs	r3, #2
 80042fe:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8004300:	f107 0314 	add.w	r3, r7, #20
 8004304:	4619      	mov	r1, r3
 8004306:	4804      	ldr	r0, [pc, #16]	; (8004318 <HAL_TIM_MspPostInit+0xb8>)
 8004308:	f001 f804 	bl	8005314 <HAL_GPIO_Init>
}
 800430c:	bf00      	nop
 800430e:	3728      	adds	r7, #40	; 0x28
 8004310:	46bd      	mov	sp, r7
 8004312:	bd80      	pop	{r7, pc}
 8004314:	58024400 	.word	0x58024400
 8004318:	58020000 	.word	0x58020000
 800431c:	40000400 	.word	0x40000400

08004320 <MX_USART3_UART_Init>:
UART_HandleTypeDef huart3;

/* USART3 init function */

void MX_USART3_UART_Init(void)
{
 8004320:	b580      	push	{r7, lr}
 8004322:	af00      	add	r7, sp, #0
  /* USER CODE END USART3_Init 0 */

  /* USER CODE BEGIN USART3_Init 1 */

  /* USER CODE END USART3_Init 1 */
  huart3.Instance = USART3;
 8004324:	4b22      	ldr	r3, [pc, #136]	; (80043b0 <MX_USART3_UART_Init+0x90>)
 8004326:	4a23      	ldr	r2, [pc, #140]	; (80043b4 <MX_USART3_UART_Init+0x94>)
 8004328:	601a      	str	r2, [r3, #0]
  huart3.Init.BaudRate = 115200;
 800432a:	4b21      	ldr	r3, [pc, #132]	; (80043b0 <MX_USART3_UART_Init+0x90>)
 800432c:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 8004330:	605a      	str	r2, [r3, #4]
  huart3.Init.WordLength = UART_WORDLENGTH_8B;
 8004332:	4b1f      	ldr	r3, [pc, #124]	; (80043b0 <MX_USART3_UART_Init+0x90>)
 8004334:	2200      	movs	r2, #0
 8004336:	609a      	str	r2, [r3, #8]
  huart3.Init.StopBits = UART_STOPBITS_1;
 8004338:	4b1d      	ldr	r3, [pc, #116]	; (80043b0 <MX_USART3_UART_Init+0x90>)
 800433a:	2200      	movs	r2, #0
 800433c:	60da      	str	r2, [r3, #12]
  huart3.Init.Parity = UART_PARITY_NONE;
 800433e:	4b1c      	ldr	r3, [pc, #112]	; (80043b0 <MX_USART3_UART_Init+0x90>)
 8004340:	2200      	movs	r2, #0
 8004342:	611a      	str	r2, [r3, #16]
  huart3.Init.Mode = UART_MODE_TX_RX;
 8004344:	4b1a      	ldr	r3, [pc, #104]	; (80043b0 <MX_USART3_UART_Init+0x90>)
 8004346:	220c      	movs	r2, #12
 8004348:	615a      	str	r2, [r3, #20]
  huart3.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 800434a:	4b19      	ldr	r3, [pc, #100]	; (80043b0 <MX_USART3_UART_Init+0x90>)
 800434c:	2200      	movs	r2, #0
 800434e:	619a      	str	r2, [r3, #24]
  huart3.Init.OverSampling = UART_OVERSAMPLING_16;
 8004350:	4b17      	ldr	r3, [pc, #92]	; (80043b0 <MX_USART3_UART_Init+0x90>)
 8004352:	2200      	movs	r2, #0
 8004354:	61da      	str	r2, [r3, #28]
  huart3.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 8004356:	4b16      	ldr	r3, [pc, #88]	; (80043b0 <MX_USART3_UART_Init+0x90>)
 8004358:	2200      	movs	r2, #0
 800435a:	621a      	str	r2, [r3, #32]
  huart3.Init.ClockPrescaler = UART_PRESCALER_DIV1;
 800435c:	4b14      	ldr	r3, [pc, #80]	; (80043b0 <MX_USART3_UART_Init+0x90>)
 800435e:	2200      	movs	r2, #0
 8004360:	625a      	str	r2, [r3, #36]	; 0x24
  huart3.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8004362:	4b13      	ldr	r3, [pc, #76]	; (80043b0 <MX_USART3_UART_Init+0x90>)
 8004364:	2200      	movs	r2, #0
 8004366:	629a      	str	r2, [r3, #40]	; 0x28
  if (HAL_UART_Init(&huart3) != HAL_OK)
 8004368:	4811      	ldr	r0, [pc, #68]	; (80043b0 <MX_USART3_UART_Init+0x90>)
 800436a:	f005 fd81 	bl	8009e70 <HAL_UART_Init>
 800436e:	4603      	mov	r3, r0
 8004370:	2b00      	cmp	r3, #0
 8004372:	d001      	beq.n	8004378 <MX_USART3_UART_Init+0x58>
  {
    Error_Handler();
 8004374:	f7fe f9a2 	bl	80026bc <Error_Handler>
  }
  if (HAL_UARTEx_SetTxFifoThreshold(&huart3, UART_TXFIFO_THRESHOLD_1_8) != HAL_OK)
 8004378:	2100      	movs	r1, #0
 800437a:	480d      	ldr	r0, [pc, #52]	; (80043b0 <MX_USART3_UART_Init+0x90>)
 800437c:	f006 fdb4 	bl	800aee8 <HAL_UARTEx_SetTxFifoThreshold>
 8004380:	4603      	mov	r3, r0
 8004382:	2b00      	cmp	r3, #0
 8004384:	d001      	beq.n	800438a <MX_USART3_UART_Init+0x6a>
  {
    Error_Handler();
 8004386:	f7fe f999 	bl	80026bc <Error_Handler>
  }
  if (HAL_UARTEx_SetRxFifoThreshold(&huart3, UART_RXFIFO_THRESHOLD_1_8) != HAL_OK)
 800438a:	2100      	movs	r1, #0
 800438c:	4808      	ldr	r0, [pc, #32]	; (80043b0 <MX_USART3_UART_Init+0x90>)
 800438e:	f006 fde9 	bl	800af64 <HAL_UARTEx_SetRxFifoThreshold>
 8004392:	4603      	mov	r3, r0
 8004394:	2b00      	cmp	r3, #0
 8004396:	d001      	beq.n	800439c <MX_USART3_UART_Init+0x7c>
  {
    Error_Handler();
 8004398:	f7fe f990 	bl	80026bc <Error_Handler>
  }
  if (HAL_UARTEx_DisableFifoMode(&huart3) != HAL_OK)
 800439c:	4804      	ldr	r0, [pc, #16]	; (80043b0 <MX_USART3_UART_Init+0x90>)
 800439e:	f006 fd6a 	bl	800ae76 <HAL_UARTEx_DisableFifoMode>
 80043a2:	4603      	mov	r3, r0
 80043a4:	2b00      	cmp	r3, #0
 80043a6:	d001      	beq.n	80043ac <MX_USART3_UART_Init+0x8c>
  {
    Error_Handler();
 80043a8:	f7fe f988 	bl	80026bc <Error_Handler>
  }
  /* USER CODE BEGIN USART3_Init 2 */

  /* USER CODE END USART3_Init 2 */

}
 80043ac:	bf00      	nop
 80043ae:	bd80      	pop	{r7, pc}
 80043b0:	2400073c 	.word	0x2400073c
 80043b4:	40004800 	.word	0x40004800

080043b8 <HAL_UART_MspInit>:

void HAL_UART_MspInit(UART_HandleTypeDef* uartHandle)
{
 80043b8:	b580      	push	{r7, lr}
 80043ba:	b0b8      	sub	sp, #224	; 0xe0
 80043bc:	af00      	add	r7, sp, #0
 80043be:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80043c0:	f107 03cc 	add.w	r3, r7, #204	; 0xcc
 80043c4:	2200      	movs	r2, #0
 80043c6:	601a      	str	r2, [r3, #0]
 80043c8:	605a      	str	r2, [r3, #4]
 80043ca:	609a      	str	r2, [r3, #8]
 80043cc:	60da      	str	r2, [r3, #12]
 80043ce:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 80043d0:	f107 0310 	add.w	r3, r7, #16
 80043d4:	22bc      	movs	r2, #188	; 0xbc
 80043d6:	2100      	movs	r1, #0
 80043d8:	4618      	mov	r0, r3
 80043da:	f00a f962 	bl	800e6a2 <memset>
  if(uartHandle->Instance==USART3)
 80043de:	687b      	ldr	r3, [r7, #4]
 80043e0:	681b      	ldr	r3, [r3, #0]
 80043e2:	4a25      	ldr	r2, [pc, #148]	; (8004478 <HAL_UART_MspInit+0xc0>)
 80043e4:	4293      	cmp	r3, r2
 80043e6:	d142      	bne.n	800446e <HAL_UART_MspInit+0xb6>

  /* USER CODE END USART3_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_USART3;
 80043e8:	2302      	movs	r3, #2
 80043ea:	613b      	str	r3, [r7, #16]
    PeriphClkInitStruct.Usart234578ClockSelection = RCC_USART234578CLKSOURCE_D2PCLK1;
 80043ec:	2300      	movs	r3, #0
 80043ee:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 80043f2:	f107 0310 	add.w	r3, r7, #16
 80043f6:	4618      	mov	r0, r3
 80043f8:	f002 f998 	bl	800672c <HAL_RCCEx_PeriphCLKConfig>
 80043fc:	4603      	mov	r3, r0
 80043fe:	2b00      	cmp	r3, #0
 8004400:	d001      	beq.n	8004406 <HAL_UART_MspInit+0x4e>
    {
      Error_Handler();
 8004402:	f7fe f95b 	bl	80026bc <Error_Handler>
    }

    /* USART3 clock enable */
    __HAL_RCC_USART3_CLK_ENABLE();
 8004406:	4b1d      	ldr	r3, [pc, #116]	; (800447c <HAL_UART_MspInit+0xc4>)
 8004408:	f8d3 30e8 	ldr.w	r3, [r3, #232]	; 0xe8
 800440c:	4a1b      	ldr	r2, [pc, #108]	; (800447c <HAL_UART_MspInit+0xc4>)
 800440e:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8004412:	f8c2 30e8 	str.w	r3, [r2, #232]	; 0xe8
 8004416:	4b19      	ldr	r3, [pc, #100]	; (800447c <HAL_UART_MspInit+0xc4>)
 8004418:	f8d3 30e8 	ldr.w	r3, [r3, #232]	; 0xe8
 800441c:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8004420:	60fb      	str	r3, [r7, #12]
 8004422:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOD_CLK_ENABLE();
 8004424:	4b15      	ldr	r3, [pc, #84]	; (800447c <HAL_UART_MspInit+0xc4>)
 8004426:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 800442a:	4a14      	ldr	r2, [pc, #80]	; (800447c <HAL_UART_MspInit+0xc4>)
 800442c:	f043 0308 	orr.w	r3, r3, #8
 8004430:	f8c2 30e0 	str.w	r3, [r2, #224]	; 0xe0
 8004434:	4b11      	ldr	r3, [pc, #68]	; (800447c <HAL_UART_MspInit+0xc4>)
 8004436:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 800443a:	f003 0308 	and.w	r3, r3, #8
 800443e:	60bb      	str	r3, [r7, #8]
 8004440:	68bb      	ldr	r3, [r7, #8]
    /**USART3 GPIO Configuration
    PD8     ------> USART3_TX
    PD9     ------> USART3_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_9;
 8004442:	f44f 7340 	mov.w	r3, #768	; 0x300
 8004446:	f8c7 30cc 	str.w	r3, [r7, #204]	; 0xcc
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800444a:	2302      	movs	r3, #2
 800444c:	f8c7 30d0 	str.w	r3, [r7, #208]	; 0xd0
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8004450:	2300      	movs	r3, #0
 8004452:	f8c7 30d4 	str.w	r3, [r7, #212]	; 0xd4
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8004456:	2300      	movs	r3, #0
 8004458:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
    GPIO_InitStruct.Alternate = GPIO_AF7_USART3;
 800445c:	2307      	movs	r3, #7
 800445e:	f8c7 30dc 	str.w	r3, [r7, #220]	; 0xdc
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8004462:	f107 03cc 	add.w	r3, r7, #204	; 0xcc
 8004466:	4619      	mov	r1, r3
 8004468:	4805      	ldr	r0, [pc, #20]	; (8004480 <HAL_UART_MspInit+0xc8>)
 800446a:	f000 ff53 	bl	8005314 <HAL_GPIO_Init>

  /* USER CODE BEGIN USART3_MspInit 1 */

  /* USER CODE END USART3_MspInit 1 */
  }
}
 800446e:	bf00      	nop
 8004470:	37e0      	adds	r7, #224	; 0xe0
 8004472:	46bd      	mov	sp, r7
 8004474:	bd80      	pop	{r7, pc}
 8004476:	bf00      	nop
 8004478:	40004800 	.word	0x40004800
 800447c:	58024400 	.word	0x58024400
 8004480:	58020c00 	.word	0x58020c00

08004484 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:
  ldr   sp, =_estack      /* set stack pointer */
 8004484:	f8df d034 	ldr.w	sp, [pc, #52]	; 80044bc <LoopFillZerobss+0xe>

/* Call the clock system initialization function.*/
  bl  SystemInit
 8004488:	f7fc f904 	bl	8000694 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 800448c:	480c      	ldr	r0, [pc, #48]	; (80044c0 <LoopFillZerobss+0x12>)
  ldr r1, =_edata
 800448e:	490d      	ldr	r1, [pc, #52]	; (80044c4 <LoopFillZerobss+0x16>)
  ldr r2, =_sidata
 8004490:	4a0d      	ldr	r2, [pc, #52]	; (80044c8 <LoopFillZerobss+0x1a>)
  movs r3, #0
 8004492:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8004494:	e002      	b.n	800449c <LoopCopyDataInit>

08004496 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8004496:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8004498:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 800449a:	3304      	adds	r3, #4

0800449c <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 800449c:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 800449e:	428c      	cmp	r4, r1
  bcc CopyDataInit
 80044a0:	d3f9      	bcc.n	8004496 <CopyDataInit>
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 80044a2:	4a0a      	ldr	r2, [pc, #40]	; (80044cc <LoopFillZerobss+0x1e>)
  ldr r4, =_ebss
 80044a4:	4c0a      	ldr	r4, [pc, #40]	; (80044d0 <LoopFillZerobss+0x22>)
  movs r3, #0
 80044a6:	2300      	movs	r3, #0
  b LoopFillZerobss
 80044a8:	e001      	b.n	80044ae <LoopFillZerobss>

080044aa <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 80044aa:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 80044ac:	3204      	adds	r2, #4

080044ae <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 80044ae:	42a2      	cmp	r2, r4
  bcc FillZerobss
 80044b0:	d3fb      	bcc.n	80044aa <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 80044b2:	f00a f8c1 	bl	800e638 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 80044b6:	f7fe f827 	bl	8002508 <main>
  bx  lr
 80044ba:	4770      	bx	lr
  ldr   sp, =_estack      /* set stack pointer */
 80044bc:	24080000 	.word	0x24080000
  ldr r0, =_sdata
 80044c0:	24000000 	.word	0x24000000
  ldr r1, =_edata
 80044c4:	240001e4 	.word	0x240001e4
  ldr r2, =_sidata
 80044c8:	08013190 	.word	0x08013190
  ldr r2, =_sbss
 80044cc:	240001e8 	.word	0x240001e8
  ldr r4, =_ebss
 80044d0:	240051f0 	.word	0x240051f0

080044d4 <ADC3_IRQHandler>:
 * @retval None
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 80044d4:	e7fe      	b.n	80044d4 <ADC3_IRQHandler>
	...

080044d8 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 80044d8:	b580      	push	{r7, lr}
 80044da:	b082      	sub	sp, #8
 80044dc:	af00      	add	r7, sp, #0
   __HAL_ART_CONFIG_BASE_ADDRESS(0x08100000UL);  /* Configure the Cortex-M4 ART Base address to the Flash Bank 2 : */
   __HAL_ART_ENABLE();                           /* Enable the Cortex-M4 ART */
#endif /* DUAL_CORE &&  CORE_CM4 */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 80044de:	2003      	movs	r0, #3
 80044e0:	f000 f96e 	bl	80047c0 <HAL_NVIC_SetPriorityGrouping>

  /* Update the SystemCoreClock global variable */
#if defined(RCC_D1CFGR_D1CPRE)
  common_system_clock = HAL_RCC_GetSysClockFreq() >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_D1CPRE)>> RCC_D1CFGR_D1CPRE_Pos]) & 0x1FU);
 80044e4:	f001 ff4c 	bl	8006380 <HAL_RCC_GetSysClockFreq>
 80044e8:	4602      	mov	r2, r0
 80044ea:	4b15      	ldr	r3, [pc, #84]	; (8004540 <HAL_Init+0x68>)
 80044ec:	699b      	ldr	r3, [r3, #24]
 80044ee:	0a1b      	lsrs	r3, r3, #8
 80044f0:	f003 030f 	and.w	r3, r3, #15
 80044f4:	4913      	ldr	r1, [pc, #76]	; (8004544 <HAL_Init+0x6c>)
 80044f6:	5ccb      	ldrb	r3, [r1, r3]
 80044f8:	f003 031f 	and.w	r3, r3, #31
 80044fc:	fa22 f303 	lsr.w	r3, r2, r3
 8004500:	607b      	str	r3, [r7, #4]
  common_system_clock = HAL_RCC_GetSysClockFreq() >> ((D1CorePrescTable[(RCC->CDCFGR1 & RCC_CDCFGR1_CDCPRE)>> RCC_CDCFGR1_CDCPRE_Pos]) & 0x1FU);
#endif

  /* Update the SystemD2Clock global variable */
#if defined(RCC_D1CFGR_HPRE)
  SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_HPRE)>> RCC_D1CFGR_HPRE_Pos]) & 0x1FU));
 8004502:	4b0f      	ldr	r3, [pc, #60]	; (8004540 <HAL_Init+0x68>)
 8004504:	699b      	ldr	r3, [r3, #24]
 8004506:	f003 030f 	and.w	r3, r3, #15
 800450a:	4a0e      	ldr	r2, [pc, #56]	; (8004544 <HAL_Init+0x6c>)
 800450c:	5cd3      	ldrb	r3, [r2, r3]
 800450e:	f003 031f 	and.w	r3, r3, #31
 8004512:	687a      	ldr	r2, [r7, #4]
 8004514:	fa22 f303 	lsr.w	r3, r2, r3
 8004518:	4a0b      	ldr	r2, [pc, #44]	; (8004548 <HAL_Init+0x70>)
 800451a:	6013      	str	r3, [r2, #0]
#endif

#if defined(DUAL_CORE) && defined(CORE_CM4)
  SystemCoreClock = SystemD2Clock;
#else
  SystemCoreClock = common_system_clock;
 800451c:	4a0b      	ldr	r2, [pc, #44]	; (800454c <HAL_Init+0x74>)
 800451e:	687b      	ldr	r3, [r7, #4]
 8004520:	6013      	str	r3, [r2, #0]
#endif /* DUAL_CORE && CORE_CM4 */

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  if(HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 8004522:	200f      	movs	r0, #15
 8004524:	f000 f814 	bl	8004550 <HAL_InitTick>
 8004528:	4603      	mov	r3, r0
 800452a:	2b00      	cmp	r3, #0
 800452c:	d001      	beq.n	8004532 <HAL_Init+0x5a>
  {
    return HAL_ERROR;
 800452e:	2301      	movs	r3, #1
 8004530:	e002      	b.n	8004538 <HAL_Init+0x60>
  }

  /* Init the low level hardware */
  HAL_MspInit();
 8004532:	f7ff fc69 	bl	8003e08 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8004536:	2300      	movs	r3, #0
}
 8004538:	4618      	mov	r0, r3
 800453a:	3708      	adds	r7, #8
 800453c:	46bd      	mov	sp, r7
 800453e:	bd80      	pop	{r7, pc}
 8004540:	58024400 	.word	0x58024400
 8004544:	080129f4 	.word	0x080129f4
 8004548:	24000004 	.word	0x24000004
 800454c:	24000000 	.word	0x24000000

08004550 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8004550:	b580      	push	{r7, lr}
 8004552:	b082      	sub	sp, #8
 8004554:	af00      	add	r7, sp, #0
 8004556:	6078      	str	r0, [r7, #4]
  /* Check uwTickFreq for MisraC 2012 (even if uwTickFreq is a enum type that don't take the value zero)*/
  if((uint32_t)uwTickFreq == 0UL)
 8004558:	4b15      	ldr	r3, [pc, #84]	; (80045b0 <HAL_InitTick+0x60>)
 800455a:	781b      	ldrb	r3, [r3, #0]
 800455c:	2b00      	cmp	r3, #0
 800455e:	d101      	bne.n	8004564 <HAL_InitTick+0x14>
  {
    return HAL_ERROR;
 8004560:	2301      	movs	r3, #1
 8004562:	e021      	b.n	80045a8 <HAL_InitTick+0x58>
  }

    /* Configure the SysTick to have interrupt in 1ms time basis*/
    if (HAL_SYSTICK_Config(SystemCoreClock / (1000UL / (uint32_t)uwTickFreq)) > 0U)
 8004564:	4b13      	ldr	r3, [pc, #76]	; (80045b4 <HAL_InitTick+0x64>)
 8004566:	681a      	ldr	r2, [r3, #0]
 8004568:	4b11      	ldr	r3, [pc, #68]	; (80045b0 <HAL_InitTick+0x60>)
 800456a:	781b      	ldrb	r3, [r3, #0]
 800456c:	4619      	mov	r1, r3
 800456e:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8004572:	fbb3 f3f1 	udiv	r3, r3, r1
 8004576:	fbb2 f3f3 	udiv	r3, r2, r3
 800457a:	4618      	mov	r0, r3
 800457c:	f000 f945 	bl	800480a <HAL_SYSTICK_Config>
 8004580:	4603      	mov	r3, r0
 8004582:	2b00      	cmp	r3, #0
 8004584:	d001      	beq.n	800458a <HAL_InitTick+0x3a>
    {
      return HAL_ERROR;
 8004586:	2301      	movs	r3, #1
 8004588:	e00e      	b.n	80045a8 <HAL_InitTick+0x58>
    }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 800458a:	687b      	ldr	r3, [r7, #4]
 800458c:	2b0f      	cmp	r3, #15
 800458e:	d80a      	bhi.n	80045a6 <HAL_InitTick+0x56>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8004590:	2200      	movs	r2, #0
 8004592:	6879      	ldr	r1, [r7, #4]
 8004594:	f04f 30ff 	mov.w	r0, #4294967295
 8004598:	f000 f91d 	bl	80047d6 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 800459c:	4a06      	ldr	r2, [pc, #24]	; (80045b8 <HAL_InitTick+0x68>)
 800459e:	687b      	ldr	r3, [r7, #4]
 80045a0:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 80045a2:	2300      	movs	r3, #0
 80045a4:	e000      	b.n	80045a8 <HAL_InitTick+0x58>
    return HAL_ERROR;
 80045a6:	2301      	movs	r3, #1
}
 80045a8:	4618      	mov	r0, r3
 80045aa:	3708      	adds	r7, #8
 80045ac:	46bd      	mov	sp, r7
 80045ae:	bd80      	pop	{r7, pc}
 80045b0:	2400000c 	.word	0x2400000c
 80045b4:	24000000 	.word	0x24000000
 80045b8:	24000008 	.word	0x24000008

080045bc <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 80045bc:	b480      	push	{r7}
 80045be:	af00      	add	r7, sp, #0
  uwTick += (uint32_t)uwTickFreq;
 80045c0:	4b06      	ldr	r3, [pc, #24]	; (80045dc <HAL_IncTick+0x20>)
 80045c2:	781b      	ldrb	r3, [r3, #0]
 80045c4:	461a      	mov	r2, r3
 80045c6:	4b06      	ldr	r3, [pc, #24]	; (80045e0 <HAL_IncTick+0x24>)
 80045c8:	681b      	ldr	r3, [r3, #0]
 80045ca:	4413      	add	r3, r2
 80045cc:	4a04      	ldr	r2, [pc, #16]	; (80045e0 <HAL_IncTick+0x24>)
 80045ce:	6013      	str	r3, [r2, #0]
}
 80045d0:	bf00      	nop
 80045d2:	46bd      	mov	sp, r7
 80045d4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80045d8:	4770      	bx	lr
 80045da:	bf00      	nop
 80045dc:	2400000c 	.word	0x2400000c
 80045e0:	240007cc 	.word	0x240007cc

080045e4 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 80045e4:	b480      	push	{r7}
 80045e6:	af00      	add	r7, sp, #0
  return uwTick;
 80045e8:	4b03      	ldr	r3, [pc, #12]	; (80045f8 <HAL_GetTick+0x14>)
 80045ea:	681b      	ldr	r3, [r3, #0]
}
 80045ec:	4618      	mov	r0, r3
 80045ee:	46bd      	mov	sp, r7
 80045f0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80045f4:	4770      	bx	lr
 80045f6:	bf00      	nop
 80045f8:	240007cc 	.word	0x240007cc

080045fc <HAL_Delay>:
  *       implementations in user file.
  * @param Delay  specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 80045fc:	b580      	push	{r7, lr}
 80045fe:	b084      	sub	sp, #16
 8004600:	af00      	add	r7, sp, #0
 8004602:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8004604:	f7ff ffee 	bl	80045e4 <HAL_GetTick>
 8004608:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 800460a:	687b      	ldr	r3, [r7, #4]
 800460c:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 800460e:	68fb      	ldr	r3, [r7, #12]
 8004610:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004614:	d005      	beq.n	8004622 <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8004616:	4b0a      	ldr	r3, [pc, #40]	; (8004640 <HAL_Delay+0x44>)
 8004618:	781b      	ldrb	r3, [r3, #0]
 800461a:	461a      	mov	r2, r3
 800461c:	68fb      	ldr	r3, [r7, #12]
 800461e:	4413      	add	r3, r2
 8004620:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 8004622:	bf00      	nop
 8004624:	f7ff ffde 	bl	80045e4 <HAL_GetTick>
 8004628:	4602      	mov	r2, r0
 800462a:	68bb      	ldr	r3, [r7, #8]
 800462c:	1ad3      	subs	r3, r2, r3
 800462e:	68fa      	ldr	r2, [r7, #12]
 8004630:	429a      	cmp	r2, r3
 8004632:	d8f7      	bhi.n	8004624 <HAL_Delay+0x28>
  {
  }
}
 8004634:	bf00      	nop
 8004636:	bf00      	nop
 8004638:	3710      	adds	r7, #16
 800463a:	46bd      	mov	sp, r7
 800463c:	bd80      	pop	{r7, pc}
 800463e:	bf00      	nop
 8004640:	2400000c 	.word	0x2400000c

08004644 <HAL_GetREVID>:
/**
  * @brief  Returns the device revision identifier.
  * @retval Device revision identifier
  */
uint32_t HAL_GetREVID(void)
{
 8004644:	b480      	push	{r7}
 8004646:	af00      	add	r7, sp, #0
   return((DBGMCU->IDCODE) >> 16);
 8004648:	4b03      	ldr	r3, [pc, #12]	; (8004658 <HAL_GetREVID+0x14>)
 800464a:	681b      	ldr	r3, [r3, #0]
 800464c:	0c1b      	lsrs	r3, r3, #16
}
 800464e:	4618      	mov	r0, r3
 8004650:	46bd      	mov	sp, r7
 8004652:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004656:	4770      	bx	lr
 8004658:	5c001000 	.word	0x5c001000

0800465c <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 800465c:	b480      	push	{r7}
 800465e:	b085      	sub	sp, #20
 8004660:	af00      	add	r7, sp, #0
 8004662:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8004664:	687b      	ldr	r3, [r7, #4]
 8004666:	f003 0307 	and.w	r3, r3, #7
 800466a:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 800466c:	4b0b      	ldr	r3, [pc, #44]	; (800469c <__NVIC_SetPriorityGrouping+0x40>)
 800466e:	68db      	ldr	r3, [r3, #12]
 8004670:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8004672:	68ba      	ldr	r2, [r7, #8]
 8004674:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8004678:	4013      	ands	r3, r2
 800467a:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 800467c:	68fb      	ldr	r3, [r7, #12]
 800467e:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8004680:	68bb      	ldr	r3, [r7, #8]
 8004682:	431a      	orrs	r2, r3
  reg_value  =  (reg_value                                   |
 8004684:	4b06      	ldr	r3, [pc, #24]	; (80046a0 <__NVIC_SetPriorityGrouping+0x44>)
 8004686:	4313      	orrs	r3, r2
 8004688:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 800468a:	4a04      	ldr	r2, [pc, #16]	; (800469c <__NVIC_SetPriorityGrouping+0x40>)
 800468c:	68bb      	ldr	r3, [r7, #8]
 800468e:	60d3      	str	r3, [r2, #12]
}
 8004690:	bf00      	nop
 8004692:	3714      	adds	r7, #20
 8004694:	46bd      	mov	sp, r7
 8004696:	f85d 7b04 	ldr.w	r7, [sp], #4
 800469a:	4770      	bx	lr
 800469c:	e000ed00 	.word	0xe000ed00
 80046a0:	05fa0000 	.word	0x05fa0000

080046a4 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 80046a4:	b480      	push	{r7}
 80046a6:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 80046a8:	4b04      	ldr	r3, [pc, #16]	; (80046bc <__NVIC_GetPriorityGrouping+0x18>)
 80046aa:	68db      	ldr	r3, [r3, #12]
 80046ac:	0a1b      	lsrs	r3, r3, #8
 80046ae:	f003 0307 	and.w	r3, r3, #7
}
 80046b2:	4618      	mov	r0, r3
 80046b4:	46bd      	mov	sp, r7
 80046b6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80046ba:	4770      	bx	lr
 80046bc:	e000ed00 	.word	0xe000ed00

080046c0 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 80046c0:	b480      	push	{r7}
 80046c2:	b083      	sub	sp, #12
 80046c4:	af00      	add	r7, sp, #0
 80046c6:	4603      	mov	r3, r0
 80046c8:	6039      	str	r1, [r7, #0]
 80046ca:	80fb      	strh	r3, [r7, #6]
  if ((int32_t)(IRQn) >= 0)
 80046cc:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 80046d0:	2b00      	cmp	r3, #0
 80046d2:	db0a      	blt.n	80046ea <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]                = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80046d4:	683b      	ldr	r3, [r7, #0]
 80046d6:	b2da      	uxtb	r2, r3
 80046d8:	490c      	ldr	r1, [pc, #48]	; (800470c <__NVIC_SetPriority+0x4c>)
 80046da:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 80046de:	0112      	lsls	r2, r2, #4
 80046e0:	b2d2      	uxtb	r2, r2
 80046e2:	440b      	add	r3, r1
 80046e4:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 80046e8:	e00a      	b.n	8004700 <__NVIC_SetPriority+0x40>
    SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80046ea:	683b      	ldr	r3, [r7, #0]
 80046ec:	b2da      	uxtb	r2, r3
 80046ee:	4908      	ldr	r1, [pc, #32]	; (8004710 <__NVIC_SetPriority+0x50>)
 80046f0:	88fb      	ldrh	r3, [r7, #6]
 80046f2:	f003 030f 	and.w	r3, r3, #15
 80046f6:	3b04      	subs	r3, #4
 80046f8:	0112      	lsls	r2, r2, #4
 80046fa:	b2d2      	uxtb	r2, r2
 80046fc:	440b      	add	r3, r1
 80046fe:	761a      	strb	r2, [r3, #24]
}
 8004700:	bf00      	nop
 8004702:	370c      	adds	r7, #12
 8004704:	46bd      	mov	sp, r7
 8004706:	f85d 7b04 	ldr.w	r7, [sp], #4
 800470a:	4770      	bx	lr
 800470c:	e000e100 	.word	0xe000e100
 8004710:	e000ed00 	.word	0xe000ed00

08004714 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8004714:	b480      	push	{r7}
 8004716:	b089      	sub	sp, #36	; 0x24
 8004718:	af00      	add	r7, sp, #0
 800471a:	60f8      	str	r0, [r7, #12]
 800471c:	60b9      	str	r1, [r7, #8]
 800471e:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8004720:	68fb      	ldr	r3, [r7, #12]
 8004722:	f003 0307 	and.w	r3, r3, #7
 8004726:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8004728:	69fb      	ldr	r3, [r7, #28]
 800472a:	f1c3 0307 	rsb	r3, r3, #7
 800472e:	2b04      	cmp	r3, #4
 8004730:	bf28      	it	cs
 8004732:	2304      	movcs	r3, #4
 8004734:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8004736:	69fb      	ldr	r3, [r7, #28]
 8004738:	3304      	adds	r3, #4
 800473a:	2b06      	cmp	r3, #6
 800473c:	d902      	bls.n	8004744 <NVIC_EncodePriority+0x30>
 800473e:	69fb      	ldr	r3, [r7, #28]
 8004740:	3b03      	subs	r3, #3
 8004742:	e000      	b.n	8004746 <NVIC_EncodePriority+0x32>
 8004744:	2300      	movs	r3, #0
 8004746:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8004748:	f04f 32ff 	mov.w	r2, #4294967295
 800474c:	69bb      	ldr	r3, [r7, #24]
 800474e:	fa02 f303 	lsl.w	r3, r2, r3
 8004752:	43da      	mvns	r2, r3
 8004754:	68bb      	ldr	r3, [r7, #8]
 8004756:	401a      	ands	r2, r3
 8004758:	697b      	ldr	r3, [r7, #20]
 800475a:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 800475c:	f04f 31ff 	mov.w	r1, #4294967295
 8004760:	697b      	ldr	r3, [r7, #20]
 8004762:	fa01 f303 	lsl.w	r3, r1, r3
 8004766:	43d9      	mvns	r1, r3
 8004768:	687b      	ldr	r3, [r7, #4]
 800476a:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 800476c:	4313      	orrs	r3, r2
         );
}
 800476e:	4618      	mov	r0, r3
 8004770:	3724      	adds	r7, #36	; 0x24
 8004772:	46bd      	mov	sp, r7
 8004774:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004778:	4770      	bx	lr
	...

0800477c <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 800477c:	b580      	push	{r7, lr}
 800477e:	b082      	sub	sp, #8
 8004780:	af00      	add	r7, sp, #0
 8004782:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8004784:	687b      	ldr	r3, [r7, #4]
 8004786:	3b01      	subs	r3, #1
 8004788:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 800478c:	d301      	bcc.n	8004792 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 800478e:	2301      	movs	r3, #1
 8004790:	e00f      	b.n	80047b2 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8004792:	4a0a      	ldr	r2, [pc, #40]	; (80047bc <SysTick_Config+0x40>)
 8004794:	687b      	ldr	r3, [r7, #4]
 8004796:	3b01      	subs	r3, #1
 8004798:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 800479a:	210f      	movs	r1, #15
 800479c:	f04f 30ff 	mov.w	r0, #4294967295
 80047a0:	f7ff ff8e 	bl	80046c0 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 80047a4:	4b05      	ldr	r3, [pc, #20]	; (80047bc <SysTick_Config+0x40>)
 80047a6:	2200      	movs	r2, #0
 80047a8:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 80047aa:	4b04      	ldr	r3, [pc, #16]	; (80047bc <SysTick_Config+0x40>)
 80047ac:	2207      	movs	r2, #7
 80047ae:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 80047b0:	2300      	movs	r3, #0
}
 80047b2:	4618      	mov	r0, r3
 80047b4:	3708      	adds	r7, #8
 80047b6:	46bd      	mov	sp, r7
 80047b8:	bd80      	pop	{r7, pc}
 80047ba:	bf00      	nop
 80047bc:	e000e010 	.word	0xe000e010

080047c0 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80047c0:	b580      	push	{r7, lr}
 80047c2:	b082      	sub	sp, #8
 80047c4:	af00      	add	r7, sp, #0
 80047c6:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 80047c8:	6878      	ldr	r0, [r7, #4]
 80047ca:	f7ff ff47 	bl	800465c <__NVIC_SetPriorityGrouping>
}
 80047ce:	bf00      	nop
 80047d0:	3708      	adds	r7, #8
 80047d2:	46bd      	mov	sp, r7
 80047d4:	bd80      	pop	{r7, pc}

080047d6 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 80047d6:	b580      	push	{r7, lr}
 80047d8:	b086      	sub	sp, #24
 80047da:	af00      	add	r7, sp, #0
 80047dc:	4603      	mov	r3, r0
 80047de:	60b9      	str	r1, [r7, #8]
 80047e0:	607a      	str	r2, [r7, #4]
 80047e2:	81fb      	strh	r3, [r7, #14]

  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();
 80047e4:	f7ff ff5e 	bl	80046a4 <__NVIC_GetPriorityGrouping>
 80047e8:	6178      	str	r0, [r7, #20]

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 80047ea:	687a      	ldr	r2, [r7, #4]
 80047ec:	68b9      	ldr	r1, [r7, #8]
 80047ee:	6978      	ldr	r0, [r7, #20]
 80047f0:	f7ff ff90 	bl	8004714 <NVIC_EncodePriority>
 80047f4:	4602      	mov	r2, r0
 80047f6:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 80047fa:	4611      	mov	r1, r2
 80047fc:	4618      	mov	r0, r3
 80047fe:	f7ff ff5f 	bl	80046c0 <__NVIC_SetPriority>
}
 8004802:	bf00      	nop
 8004804:	3718      	adds	r7, #24
 8004806:	46bd      	mov	sp, r7
 8004808:	bd80      	pop	{r7, pc}

0800480a <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status   - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 800480a:	b580      	push	{r7, lr}
 800480c:	b082      	sub	sp, #8
 800480e:	af00      	add	r7, sp, #0
 8004810:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8004812:	6878      	ldr	r0, [r7, #4]
 8004814:	f7ff ffb2 	bl	800477c <SysTick_Config>
 8004818:	4603      	mov	r3, r0
}
 800481a:	4618      	mov	r0, r3
 800481c:	3708      	adds	r7, #8
 800481e:	46bd      	mov	sp, r7
 8004820:	bd80      	pop	{r7, pc}
	...

08004824 <HAL_FDCAN_Init>:
  * @param  hfdcan pointer to an FDCAN_HandleTypeDef structure that contains
  *         the configuration information for the specified FDCAN.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_FDCAN_Init(FDCAN_HandleTypeDef *hfdcan)
{
 8004824:	b580      	push	{r7, lr}
 8004826:	b098      	sub	sp, #96	; 0x60
 8004828:	af00      	add	r7, sp, #0
 800482a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  HAL_StatusTypeDef status;
  const uint32_t CvtEltSize[] = {0, 0, 0, 0, 0, 1, 2, 3, 4, 0, 5, 0, 0, 0, 6, 0, 0, 0, 7};
 800482c:	4a84      	ldr	r2, [pc, #528]	; (8004a40 <HAL_FDCAN_Init+0x21c>)
 800482e:	f107 030c 	add.w	r3, r7, #12
 8004832:	4611      	mov	r1, r2
 8004834:	224c      	movs	r2, #76	; 0x4c
 8004836:	4618      	mov	r0, r3
 8004838:	f009 ff25 	bl	800e686 <memcpy>

  /* Check FDCAN handle */
  if (hfdcan == NULL)
 800483c:	687b      	ldr	r3, [r7, #4]
 800483e:	2b00      	cmp	r3, #0
 8004840:	d101      	bne.n	8004846 <HAL_FDCAN_Init+0x22>
  {
    return HAL_ERROR;
 8004842:	2301      	movs	r3, #1
 8004844:	e1c6      	b.n	8004bd4 <HAL_FDCAN_Init+0x3b0>
  }

  /* Check FDCAN instance */
  if (hfdcan->Instance == FDCAN1)
 8004846:	687b      	ldr	r3, [r7, #4]
 8004848:	681b      	ldr	r3, [r3, #0]
 800484a:	4a7e      	ldr	r2, [pc, #504]	; (8004a44 <HAL_FDCAN_Init+0x220>)
 800484c:	4293      	cmp	r3, r2
 800484e:	d106      	bne.n	800485e <HAL_FDCAN_Init+0x3a>
  {
    hfdcan->ttcan = (TTCAN_TypeDef *)((uint32_t)hfdcan->Instance + 0x100U);
 8004850:	687b      	ldr	r3, [r7, #4]
 8004852:	681b      	ldr	r3, [r3, #0]
 8004854:	f503 7380 	add.w	r3, r3, #256	; 0x100
 8004858:	461a      	mov	r2, r3
 800485a:	687b      	ldr	r3, [r7, #4]
 800485c:	605a      	str	r2, [r3, #4]

    /* Init the low level hardware: CLOCK, NVIC */
    hfdcan->MspInitCallback(hfdcan);
  }
#else
  if (hfdcan->State == HAL_FDCAN_STATE_RESET)
 800485e:	687b      	ldr	r3, [r7, #4]
 8004860:	f893 3098 	ldrb.w	r3, [r3, #152]	; 0x98
 8004864:	b2db      	uxtb	r3, r3
 8004866:	2b00      	cmp	r3, #0
 8004868:	d106      	bne.n	8004878 <HAL_FDCAN_Init+0x54>
  {
    /* Allocate lock resource and initialize it */
    hfdcan->Lock = HAL_UNLOCKED;
 800486a:	687b      	ldr	r3, [r7, #4]
 800486c:	2200      	movs	r2, #0
 800486e:	f883 2099 	strb.w	r2, [r3, #153]	; 0x99

    /* Init the low level hardware: CLOCK, NVIC */
    HAL_FDCAN_MspInit(hfdcan);
 8004872:	6878      	ldr	r0, [r7, #4]
 8004874:	f7fd f9ac 	bl	8001bd0 <HAL_FDCAN_MspInit>
  }
#endif /* USE_HAL_FDCAN_REGISTER_CALLBACKS */

  /* Exit from Sleep mode */
  CLEAR_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_CSR);
 8004878:	687b      	ldr	r3, [r7, #4]
 800487a:	681b      	ldr	r3, [r3, #0]
 800487c:	699a      	ldr	r2, [r3, #24]
 800487e:	687b      	ldr	r3, [r7, #4]
 8004880:	681b      	ldr	r3, [r3, #0]
 8004882:	f022 0210 	bic.w	r2, r2, #16
 8004886:	619a      	str	r2, [r3, #24]

  /* Get tick */
  tickstart = HAL_GetTick();
 8004888:	f7ff feac 	bl	80045e4 <HAL_GetTick>
 800488c:	65f8      	str	r0, [r7, #92]	; 0x5c

  /* Check Sleep mode acknowledge */
  while ((hfdcan->Instance->CCCR & FDCAN_CCCR_CSA) == FDCAN_CCCR_CSA)
 800488e:	e014      	b.n	80048ba <HAL_FDCAN_Init+0x96>
  {
    if ((HAL_GetTick() - tickstart) > FDCAN_TIMEOUT_VALUE)
 8004890:	f7ff fea8 	bl	80045e4 <HAL_GetTick>
 8004894:	4602      	mov	r2, r0
 8004896:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8004898:	1ad3      	subs	r3, r2, r3
 800489a:	2b0a      	cmp	r3, #10
 800489c:	d90d      	bls.n	80048ba <HAL_FDCAN_Init+0x96>
    {
      /* Update error code */
      hfdcan->ErrorCode |= HAL_FDCAN_ERROR_TIMEOUT;
 800489e:	687b      	ldr	r3, [r7, #4]
 80048a0:	f8d3 309c 	ldr.w	r3, [r3, #156]	; 0x9c
 80048a4:	f043 0201 	orr.w	r2, r3, #1
 80048a8:	687b      	ldr	r3, [r7, #4]
 80048aa:	f8c3 209c 	str.w	r2, [r3, #156]	; 0x9c

      /* Change FDCAN state */
      hfdcan->State = HAL_FDCAN_STATE_ERROR;
 80048ae:	687b      	ldr	r3, [r7, #4]
 80048b0:	2203      	movs	r2, #3
 80048b2:	f883 2098 	strb.w	r2, [r3, #152]	; 0x98

      return HAL_ERROR;
 80048b6:	2301      	movs	r3, #1
 80048b8:	e18c      	b.n	8004bd4 <HAL_FDCAN_Init+0x3b0>
  while ((hfdcan->Instance->CCCR & FDCAN_CCCR_CSA) == FDCAN_CCCR_CSA)
 80048ba:	687b      	ldr	r3, [r7, #4]
 80048bc:	681b      	ldr	r3, [r3, #0]
 80048be:	699b      	ldr	r3, [r3, #24]
 80048c0:	f003 0308 	and.w	r3, r3, #8
 80048c4:	2b08      	cmp	r3, #8
 80048c6:	d0e3      	beq.n	8004890 <HAL_FDCAN_Init+0x6c>
    }
  }

  /* Request initialisation */
  SET_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_INIT);
 80048c8:	687b      	ldr	r3, [r7, #4]
 80048ca:	681b      	ldr	r3, [r3, #0]
 80048cc:	699a      	ldr	r2, [r3, #24]
 80048ce:	687b      	ldr	r3, [r7, #4]
 80048d0:	681b      	ldr	r3, [r3, #0]
 80048d2:	f042 0201 	orr.w	r2, r2, #1
 80048d6:	619a      	str	r2, [r3, #24]

  /* Get tick */
  tickstart = HAL_GetTick();
 80048d8:	f7ff fe84 	bl	80045e4 <HAL_GetTick>
 80048dc:	65f8      	str	r0, [r7, #92]	; 0x5c

  /* Wait until the INIT bit into CCCR register is set */
  while ((hfdcan->Instance->CCCR & FDCAN_CCCR_INIT) == 0U)
 80048de:	e014      	b.n	800490a <HAL_FDCAN_Init+0xe6>
  {
    /* Check for the Timeout */
    if ((HAL_GetTick() - tickstart) > FDCAN_TIMEOUT_VALUE)
 80048e0:	f7ff fe80 	bl	80045e4 <HAL_GetTick>
 80048e4:	4602      	mov	r2, r0
 80048e6:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 80048e8:	1ad3      	subs	r3, r2, r3
 80048ea:	2b0a      	cmp	r3, #10
 80048ec:	d90d      	bls.n	800490a <HAL_FDCAN_Init+0xe6>
    {
      /* Update error code */
      hfdcan->ErrorCode |= HAL_FDCAN_ERROR_TIMEOUT;
 80048ee:	687b      	ldr	r3, [r7, #4]
 80048f0:	f8d3 309c 	ldr.w	r3, [r3, #156]	; 0x9c
 80048f4:	f043 0201 	orr.w	r2, r3, #1
 80048f8:	687b      	ldr	r3, [r7, #4]
 80048fa:	f8c3 209c 	str.w	r2, [r3, #156]	; 0x9c

      /* Change FDCAN state */
      hfdcan->State = HAL_FDCAN_STATE_ERROR;
 80048fe:	687b      	ldr	r3, [r7, #4]
 8004900:	2203      	movs	r2, #3
 8004902:	f883 2098 	strb.w	r2, [r3, #152]	; 0x98

      return HAL_ERROR;
 8004906:	2301      	movs	r3, #1
 8004908:	e164      	b.n	8004bd4 <HAL_FDCAN_Init+0x3b0>
  while ((hfdcan->Instance->CCCR & FDCAN_CCCR_INIT) == 0U)
 800490a:	687b      	ldr	r3, [r7, #4]
 800490c:	681b      	ldr	r3, [r3, #0]
 800490e:	699b      	ldr	r3, [r3, #24]
 8004910:	f003 0301 	and.w	r3, r3, #1
 8004914:	2b00      	cmp	r3, #0
 8004916:	d0e3      	beq.n	80048e0 <HAL_FDCAN_Init+0xbc>
    }
  }

  /* Enable configuration change */
  SET_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_CCE);
 8004918:	687b      	ldr	r3, [r7, #4]
 800491a:	681b      	ldr	r3, [r3, #0]
 800491c:	699a      	ldr	r2, [r3, #24]
 800491e:	687b      	ldr	r3, [r7, #4]
 8004920:	681b      	ldr	r3, [r3, #0]
 8004922:	f042 0202 	orr.w	r2, r2, #2
 8004926:	619a      	str	r2, [r3, #24]

  /* Set the no automatic retransmission */
  if (hfdcan->Init.AutoRetransmission == ENABLE)
 8004928:	687b      	ldr	r3, [r7, #4]
 800492a:	7c1b      	ldrb	r3, [r3, #16]
 800492c:	2b01      	cmp	r3, #1
 800492e:	d108      	bne.n	8004942 <HAL_FDCAN_Init+0x11e>
  {
    CLEAR_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_DAR);
 8004930:	687b      	ldr	r3, [r7, #4]
 8004932:	681b      	ldr	r3, [r3, #0]
 8004934:	699a      	ldr	r2, [r3, #24]
 8004936:	687b      	ldr	r3, [r7, #4]
 8004938:	681b      	ldr	r3, [r3, #0]
 800493a:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 800493e:	619a      	str	r2, [r3, #24]
 8004940:	e007      	b.n	8004952 <HAL_FDCAN_Init+0x12e>
  }
  else
  {
    SET_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_DAR);
 8004942:	687b      	ldr	r3, [r7, #4]
 8004944:	681b      	ldr	r3, [r3, #0]
 8004946:	699a      	ldr	r2, [r3, #24]
 8004948:	687b      	ldr	r3, [r7, #4]
 800494a:	681b      	ldr	r3, [r3, #0]
 800494c:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8004950:	619a      	str	r2, [r3, #24]
  }

  /* Set the transmit pause feature */
  if (hfdcan->Init.TransmitPause == ENABLE)
 8004952:	687b      	ldr	r3, [r7, #4]
 8004954:	7c5b      	ldrb	r3, [r3, #17]
 8004956:	2b01      	cmp	r3, #1
 8004958:	d108      	bne.n	800496c <HAL_FDCAN_Init+0x148>
  {
    SET_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_TXP);
 800495a:	687b      	ldr	r3, [r7, #4]
 800495c:	681b      	ldr	r3, [r3, #0]
 800495e:	699a      	ldr	r2, [r3, #24]
 8004960:	687b      	ldr	r3, [r7, #4]
 8004962:	681b      	ldr	r3, [r3, #0]
 8004964:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 8004968:	619a      	str	r2, [r3, #24]
 800496a:	e007      	b.n	800497c <HAL_FDCAN_Init+0x158>
  }
  else
  {
    CLEAR_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_TXP);
 800496c:	687b      	ldr	r3, [r7, #4]
 800496e:	681b      	ldr	r3, [r3, #0]
 8004970:	699a      	ldr	r2, [r3, #24]
 8004972:	687b      	ldr	r3, [r7, #4]
 8004974:	681b      	ldr	r3, [r3, #0]
 8004976:	f422 4280 	bic.w	r2, r2, #16384	; 0x4000
 800497a:	619a      	str	r2, [r3, #24]
  }

  /* Set the Protocol Exception Handling */
  if (hfdcan->Init.ProtocolException == ENABLE)
 800497c:	687b      	ldr	r3, [r7, #4]
 800497e:	7c9b      	ldrb	r3, [r3, #18]
 8004980:	2b01      	cmp	r3, #1
 8004982:	d108      	bne.n	8004996 <HAL_FDCAN_Init+0x172>
  {
    CLEAR_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_PXHD);
 8004984:	687b      	ldr	r3, [r7, #4]
 8004986:	681b      	ldr	r3, [r3, #0]
 8004988:	699a      	ldr	r2, [r3, #24]
 800498a:	687b      	ldr	r3, [r7, #4]
 800498c:	681b      	ldr	r3, [r3, #0]
 800498e:	f422 5280 	bic.w	r2, r2, #4096	; 0x1000
 8004992:	619a      	str	r2, [r3, #24]
 8004994:	e007      	b.n	80049a6 <HAL_FDCAN_Init+0x182>
  }
  else
  {
    SET_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_PXHD);
 8004996:	687b      	ldr	r3, [r7, #4]
 8004998:	681b      	ldr	r3, [r3, #0]
 800499a:	699a      	ldr	r2, [r3, #24]
 800499c:	687b      	ldr	r3, [r7, #4]
 800499e:	681b      	ldr	r3, [r3, #0]
 80049a0:	f442 5280 	orr.w	r2, r2, #4096	; 0x1000
 80049a4:	619a      	str	r2, [r3, #24]
  }

  /* Set FDCAN Frame Format */
  MODIFY_REG(hfdcan->Instance->CCCR, FDCAN_FRAME_FD_BRS, hfdcan->Init.FrameFormat);
 80049a6:	687b      	ldr	r3, [r7, #4]
 80049a8:	681b      	ldr	r3, [r3, #0]
 80049aa:	699b      	ldr	r3, [r3, #24]
 80049ac:	f423 7140 	bic.w	r1, r3, #768	; 0x300
 80049b0:	687b      	ldr	r3, [r7, #4]
 80049b2:	689a      	ldr	r2, [r3, #8]
 80049b4:	687b      	ldr	r3, [r7, #4]
 80049b6:	681b      	ldr	r3, [r3, #0]
 80049b8:	430a      	orrs	r2, r1
 80049ba:	619a      	str	r2, [r3, #24]

  /* Reset FDCAN Operation Mode */
  CLEAR_BIT(hfdcan->Instance->CCCR, (FDCAN_CCCR_TEST | FDCAN_CCCR_MON | FDCAN_CCCR_ASM));
 80049bc:	687b      	ldr	r3, [r7, #4]
 80049be:	681b      	ldr	r3, [r3, #0]
 80049c0:	699a      	ldr	r2, [r3, #24]
 80049c2:	687b      	ldr	r3, [r7, #4]
 80049c4:	681b      	ldr	r3, [r3, #0]
 80049c6:	f022 02a4 	bic.w	r2, r2, #164	; 0xa4
 80049ca:	619a      	str	r2, [r3, #24]
  CLEAR_BIT(hfdcan->Instance->TEST, FDCAN_TEST_LBCK);
 80049cc:	687b      	ldr	r3, [r7, #4]
 80049ce:	681b      	ldr	r3, [r3, #0]
 80049d0:	691a      	ldr	r2, [r3, #16]
 80049d2:	687b      	ldr	r3, [r7, #4]
 80049d4:	681b      	ldr	r3, [r3, #0]
 80049d6:	f022 0210 	bic.w	r2, r2, #16
 80049da:	611a      	str	r2, [r3, #16]
     CCCR.TEST |   0    |     0      |     0      |    1     |    1
     CCCR.MON  |   0    |     0      |     1      |    1     |    0
     TEST.LBCK |   0    |     0      |     0      |    1     |    1
     CCCR.ASM  |   0    |     1      |     0      |    0     |    0
  */
  if (hfdcan->Init.Mode == FDCAN_MODE_RESTRICTED_OPERATION)
 80049dc:	687b      	ldr	r3, [r7, #4]
 80049de:	68db      	ldr	r3, [r3, #12]
 80049e0:	2b01      	cmp	r3, #1
 80049e2:	d108      	bne.n	80049f6 <HAL_FDCAN_Init+0x1d2>
  {
    /* Enable Restricted Operation mode */
    SET_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_ASM);
 80049e4:	687b      	ldr	r3, [r7, #4]
 80049e6:	681b      	ldr	r3, [r3, #0]
 80049e8:	699a      	ldr	r2, [r3, #24]
 80049ea:	687b      	ldr	r3, [r7, #4]
 80049ec:	681b      	ldr	r3, [r3, #0]
 80049ee:	f042 0204 	orr.w	r2, r2, #4
 80049f2:	619a      	str	r2, [r3, #24]
 80049f4:	e030      	b.n	8004a58 <HAL_FDCAN_Init+0x234>
  }
  else if (hfdcan->Init.Mode != FDCAN_MODE_NORMAL)
 80049f6:	687b      	ldr	r3, [r7, #4]
 80049f8:	68db      	ldr	r3, [r3, #12]
 80049fa:	2b00      	cmp	r3, #0
 80049fc:	d02c      	beq.n	8004a58 <HAL_FDCAN_Init+0x234>
  {
    if (hfdcan->Init.Mode != FDCAN_MODE_BUS_MONITORING)
 80049fe:	687b      	ldr	r3, [r7, #4]
 8004a00:	68db      	ldr	r3, [r3, #12]
 8004a02:	2b02      	cmp	r3, #2
 8004a04:	d020      	beq.n	8004a48 <HAL_FDCAN_Init+0x224>
    {
      /* Enable write access to TEST register */
      SET_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_TEST);
 8004a06:	687b      	ldr	r3, [r7, #4]
 8004a08:	681b      	ldr	r3, [r3, #0]
 8004a0a:	699a      	ldr	r2, [r3, #24]
 8004a0c:	687b      	ldr	r3, [r7, #4]
 8004a0e:	681b      	ldr	r3, [r3, #0]
 8004a10:	f042 0280 	orr.w	r2, r2, #128	; 0x80
 8004a14:	619a      	str	r2, [r3, #24]

      /* Enable LoopBack mode */
      SET_BIT(hfdcan->Instance->TEST, FDCAN_TEST_LBCK);
 8004a16:	687b      	ldr	r3, [r7, #4]
 8004a18:	681b      	ldr	r3, [r3, #0]
 8004a1a:	691a      	ldr	r2, [r3, #16]
 8004a1c:	687b      	ldr	r3, [r7, #4]
 8004a1e:	681b      	ldr	r3, [r3, #0]
 8004a20:	f042 0210 	orr.w	r2, r2, #16
 8004a24:	611a      	str	r2, [r3, #16]

      if (hfdcan->Init.Mode == FDCAN_MODE_INTERNAL_LOOPBACK)
 8004a26:	687b      	ldr	r3, [r7, #4]
 8004a28:	68db      	ldr	r3, [r3, #12]
 8004a2a:	2b03      	cmp	r3, #3
 8004a2c:	d114      	bne.n	8004a58 <HAL_FDCAN_Init+0x234>
      {
        SET_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_MON);
 8004a2e:	687b      	ldr	r3, [r7, #4]
 8004a30:	681b      	ldr	r3, [r3, #0]
 8004a32:	699a      	ldr	r2, [r3, #24]
 8004a34:	687b      	ldr	r3, [r7, #4]
 8004a36:	681b      	ldr	r3, [r3, #0]
 8004a38:	f042 0220 	orr.w	r2, r2, #32
 8004a3c:	619a      	str	r2, [r3, #24]
 8004a3e:	e00b      	b.n	8004a58 <HAL_FDCAN_Init+0x234>
 8004a40:	08012990 	.word	0x08012990
 8004a44:	4000a000 	.word	0x4000a000
      }
    }
    else
    {
      /* Enable bus monitoring mode */
      SET_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_MON);
 8004a48:	687b      	ldr	r3, [r7, #4]
 8004a4a:	681b      	ldr	r3, [r3, #0]
 8004a4c:	699a      	ldr	r2, [r3, #24]
 8004a4e:	687b      	ldr	r3, [r7, #4]
 8004a50:	681b      	ldr	r3, [r3, #0]
 8004a52:	f042 0220 	orr.w	r2, r2, #32
 8004a56:	619a      	str	r2, [r3, #24]
  {
    /* Nothing to do: normal mode */
  }

  /* Set the nominal bit timing register */
  hfdcan->Instance->NBTP = ((((uint32_t)hfdcan->Init.NominalSyncJumpWidth - 1U) << FDCAN_NBTP_NSJW_Pos) | \
 8004a58:	687b      	ldr	r3, [r7, #4]
 8004a5a:	699b      	ldr	r3, [r3, #24]
 8004a5c:	3b01      	subs	r3, #1
 8004a5e:	065a      	lsls	r2, r3, #25
                            (((uint32_t)hfdcan->Init.NominalTimeSeg1 - 1U) << FDCAN_NBTP_NTSEG1_Pos)    | \
 8004a60:	687b      	ldr	r3, [r7, #4]
 8004a62:	69db      	ldr	r3, [r3, #28]
 8004a64:	3b01      	subs	r3, #1
 8004a66:	021b      	lsls	r3, r3, #8
  hfdcan->Instance->NBTP = ((((uint32_t)hfdcan->Init.NominalSyncJumpWidth - 1U) << FDCAN_NBTP_NSJW_Pos) | \
 8004a68:	431a      	orrs	r2, r3
                            (((uint32_t)hfdcan->Init.NominalTimeSeg2 - 1U) << FDCAN_NBTP_NTSEG2_Pos)    | \
 8004a6a:	687b      	ldr	r3, [r7, #4]
 8004a6c:	6a1b      	ldr	r3, [r3, #32]
 8004a6e:	3b01      	subs	r3, #1
                            (((uint32_t)hfdcan->Init.NominalTimeSeg1 - 1U) << FDCAN_NBTP_NTSEG1_Pos)    | \
 8004a70:	ea42 0103 	orr.w	r1, r2, r3
                            (((uint32_t)hfdcan->Init.NominalPrescaler - 1U) << FDCAN_NBTP_NBRP_Pos));
 8004a74:	687b      	ldr	r3, [r7, #4]
 8004a76:	695b      	ldr	r3, [r3, #20]
 8004a78:	3b01      	subs	r3, #1
 8004a7a:	041a      	lsls	r2, r3, #16
  hfdcan->Instance->NBTP = ((((uint32_t)hfdcan->Init.NominalSyncJumpWidth - 1U) << FDCAN_NBTP_NSJW_Pos) | \
 8004a7c:	687b      	ldr	r3, [r7, #4]
 8004a7e:	681b      	ldr	r3, [r3, #0]
                            (((uint32_t)hfdcan->Init.NominalTimeSeg2 - 1U) << FDCAN_NBTP_NTSEG2_Pos)    | \
 8004a80:	430a      	orrs	r2, r1
  hfdcan->Instance->NBTP = ((((uint32_t)hfdcan->Init.NominalSyncJumpWidth - 1U) << FDCAN_NBTP_NSJW_Pos) | \
 8004a82:	61da      	str	r2, [r3, #28]

  /* If FD operation with BRS is selected, set the data bit timing register */
  if (hfdcan->Init.FrameFormat == FDCAN_FRAME_FD_BRS)
 8004a84:	687b      	ldr	r3, [r7, #4]
 8004a86:	689b      	ldr	r3, [r3, #8]
 8004a88:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 8004a8c:	d115      	bne.n	8004aba <HAL_FDCAN_Init+0x296>
  {
    hfdcan->Instance->DBTP = ((((uint32_t)hfdcan->Init.DataSyncJumpWidth - 1U) << FDCAN_DBTP_DSJW_Pos) | \
 8004a8e:	687b      	ldr	r3, [r7, #4]
 8004a90:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004a92:	1e5a      	subs	r2, r3, #1
                              (((uint32_t)hfdcan->Init.DataTimeSeg1 - 1U) << FDCAN_DBTP_DTSEG1_Pos)    | \
 8004a94:	687b      	ldr	r3, [r7, #4]
 8004a96:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004a98:	3b01      	subs	r3, #1
 8004a9a:	021b      	lsls	r3, r3, #8
    hfdcan->Instance->DBTP = ((((uint32_t)hfdcan->Init.DataSyncJumpWidth - 1U) << FDCAN_DBTP_DSJW_Pos) | \
 8004a9c:	431a      	orrs	r2, r3
                              (((uint32_t)hfdcan->Init.DataTimeSeg2 - 1U) << FDCAN_DBTP_DTSEG2_Pos)    | \
 8004a9e:	687b      	ldr	r3, [r7, #4]
 8004aa0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004aa2:	3b01      	subs	r3, #1
 8004aa4:	011b      	lsls	r3, r3, #4
                              (((uint32_t)hfdcan->Init.DataTimeSeg1 - 1U) << FDCAN_DBTP_DTSEG1_Pos)    | \
 8004aa6:	ea42 0103 	orr.w	r1, r2, r3
                              (((uint32_t)hfdcan->Init.DataPrescaler - 1U) << FDCAN_DBTP_DBRP_Pos));
 8004aaa:	687b      	ldr	r3, [r7, #4]
 8004aac:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004aae:	3b01      	subs	r3, #1
 8004ab0:	041a      	lsls	r2, r3, #16
    hfdcan->Instance->DBTP = ((((uint32_t)hfdcan->Init.DataSyncJumpWidth - 1U) << FDCAN_DBTP_DSJW_Pos) | \
 8004ab2:	687b      	ldr	r3, [r7, #4]
 8004ab4:	681b      	ldr	r3, [r3, #0]
                              (((uint32_t)hfdcan->Init.DataTimeSeg2 - 1U) << FDCAN_DBTP_DTSEG2_Pos)    | \
 8004ab6:	430a      	orrs	r2, r1
    hfdcan->Instance->DBTP = ((((uint32_t)hfdcan->Init.DataSyncJumpWidth - 1U) << FDCAN_DBTP_DSJW_Pos) | \
 8004ab8:	60da      	str	r2, [r3, #12]
  }

  if (hfdcan->Init.TxFifoQueueElmtsNbr > 0U)
 8004aba:	687b      	ldr	r3, [r7, #4]
 8004abc:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8004abe:	2b00      	cmp	r3, #0
 8004ac0:	d00a      	beq.n	8004ad8 <HAL_FDCAN_Init+0x2b4>
  {
    /* Select between Tx FIFO and Tx Queue operation modes */
    SET_BIT(hfdcan->Instance->TXBC, hfdcan->Init.TxFifoQueueMode);
 8004ac2:	687b      	ldr	r3, [r7, #4]
 8004ac4:	681b      	ldr	r3, [r3, #0]
 8004ac6:	f8d3 10c0 	ldr.w	r1, [r3, #192]	; 0xc0
 8004aca:	687b      	ldr	r3, [r7, #4]
 8004acc:	6e5a      	ldr	r2, [r3, #100]	; 0x64
 8004ace:	687b      	ldr	r3, [r7, #4]
 8004ad0:	681b      	ldr	r3, [r3, #0]
 8004ad2:	430a      	orrs	r2, r1
 8004ad4:	f8c3 20c0 	str.w	r2, [r3, #192]	; 0xc0
  }

  /* Configure Tx element size */
  if ((hfdcan->Init.TxBuffersNbr + hfdcan->Init.TxFifoQueueElmtsNbr) > 0U)
 8004ad8:	687b      	ldr	r3, [r7, #4]
 8004ada:	6dda      	ldr	r2, [r3, #92]	; 0x5c
 8004adc:	687b      	ldr	r3, [r7, #4]
 8004ade:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8004ae0:	4413      	add	r3, r2
 8004ae2:	2b00      	cmp	r3, #0
 8004ae4:	d011      	beq.n	8004b0a <HAL_FDCAN_Init+0x2e6>
  {
    MODIFY_REG(hfdcan->Instance->TXESC, FDCAN_TXESC_TBDS, CvtEltSize[hfdcan->Init.TxElmtSize]);
 8004ae6:	687b      	ldr	r3, [r7, #4]
 8004ae8:	681b      	ldr	r3, [r3, #0]
 8004aea:	f8d3 30c8 	ldr.w	r3, [r3, #200]	; 0xc8
 8004aee:	f023 0107 	bic.w	r1, r3, #7
 8004af2:	687b      	ldr	r3, [r7, #4]
 8004af4:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 8004af6:	009b      	lsls	r3, r3, #2
 8004af8:	3360      	adds	r3, #96	; 0x60
 8004afa:	443b      	add	r3, r7
 8004afc:	f853 2c54 	ldr.w	r2, [r3, #-84]
 8004b00:	687b      	ldr	r3, [r7, #4]
 8004b02:	681b      	ldr	r3, [r3, #0]
 8004b04:	430a      	orrs	r2, r1
 8004b06:	f8c3 20c8 	str.w	r2, [r3, #200]	; 0xc8
  }

  /* Configure Rx FIFO 0 element size */
  if (hfdcan->Init.RxFifo0ElmtsNbr > 0U)
 8004b0a:	687b      	ldr	r3, [r7, #4]
 8004b0c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004b0e:	2b00      	cmp	r3, #0
 8004b10:	d011      	beq.n	8004b36 <HAL_FDCAN_Init+0x312>
  {
    MODIFY_REG(hfdcan->Instance->RXESC, FDCAN_RXESC_F0DS, (CvtEltSize[hfdcan->Init.RxFifo0ElmtSize] << FDCAN_RXESC_F0DS_Pos));
 8004b12:	687b      	ldr	r3, [r7, #4]
 8004b14:	681b      	ldr	r3, [r3, #0]
 8004b16:	f8d3 30bc 	ldr.w	r3, [r3, #188]	; 0xbc
 8004b1a:	f023 0107 	bic.w	r1, r3, #7
 8004b1e:	687b      	ldr	r3, [r7, #4]
 8004b20:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8004b22:	009b      	lsls	r3, r3, #2
 8004b24:	3360      	adds	r3, #96	; 0x60
 8004b26:	443b      	add	r3, r7
 8004b28:	f853 2c54 	ldr.w	r2, [r3, #-84]
 8004b2c:	687b      	ldr	r3, [r7, #4]
 8004b2e:	681b      	ldr	r3, [r3, #0]
 8004b30:	430a      	orrs	r2, r1
 8004b32:	f8c3 20bc 	str.w	r2, [r3, #188]	; 0xbc
  }

  /* Configure Rx FIFO 1 element size */
  if (hfdcan->Init.RxFifo1ElmtsNbr > 0U)
 8004b36:	687b      	ldr	r3, [r7, #4]
 8004b38:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8004b3a:	2b00      	cmp	r3, #0
 8004b3c:	d012      	beq.n	8004b64 <HAL_FDCAN_Init+0x340>
  {
    MODIFY_REG(hfdcan->Instance->RXESC, FDCAN_RXESC_F1DS, (CvtEltSize[hfdcan->Init.RxFifo1ElmtSize] << FDCAN_RXESC_F1DS_Pos));
 8004b3e:	687b      	ldr	r3, [r7, #4]
 8004b40:	681b      	ldr	r3, [r3, #0]
 8004b42:	f8d3 30bc 	ldr.w	r3, [r3, #188]	; 0xbc
 8004b46:	f023 0170 	bic.w	r1, r3, #112	; 0x70
 8004b4a:	687b      	ldr	r3, [r7, #4]
 8004b4c:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8004b4e:	009b      	lsls	r3, r3, #2
 8004b50:	3360      	adds	r3, #96	; 0x60
 8004b52:	443b      	add	r3, r7
 8004b54:	f853 3c54 	ldr.w	r3, [r3, #-84]
 8004b58:	011a      	lsls	r2, r3, #4
 8004b5a:	687b      	ldr	r3, [r7, #4]
 8004b5c:	681b      	ldr	r3, [r3, #0]
 8004b5e:	430a      	orrs	r2, r1
 8004b60:	f8c3 20bc 	str.w	r2, [r3, #188]	; 0xbc
  }

  /* Configure Rx buffer element size */
  if (hfdcan->Init.RxBuffersNbr > 0U)
 8004b64:	687b      	ldr	r3, [r7, #4]
 8004b66:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8004b68:	2b00      	cmp	r3, #0
 8004b6a:	d012      	beq.n	8004b92 <HAL_FDCAN_Init+0x36e>
  {
    MODIFY_REG(hfdcan->Instance->RXESC, FDCAN_RXESC_RBDS, (CvtEltSize[hfdcan->Init.RxBufferSize] << FDCAN_RXESC_RBDS_Pos));
 8004b6c:	687b      	ldr	r3, [r7, #4]
 8004b6e:	681b      	ldr	r3, [r3, #0]
 8004b70:	f8d3 30bc 	ldr.w	r3, [r3, #188]	; 0xbc
 8004b74:	f423 61e0 	bic.w	r1, r3, #1792	; 0x700
 8004b78:	687b      	ldr	r3, [r7, #4]
 8004b7a:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8004b7c:	009b      	lsls	r3, r3, #2
 8004b7e:	3360      	adds	r3, #96	; 0x60
 8004b80:	443b      	add	r3, r7
 8004b82:	f853 3c54 	ldr.w	r3, [r3, #-84]
 8004b86:	021a      	lsls	r2, r3, #8
 8004b88:	687b      	ldr	r3, [r7, #4]
 8004b8a:	681b      	ldr	r3, [r3, #0]
 8004b8c:	430a      	orrs	r2, r1
 8004b8e:	f8c3 20bc 	str.w	r2, [r3, #188]	; 0xbc
  }

  /* By default operation mode is set to Event-driven communication.
     If Time-triggered communication is needed, user should call the
     HAL_FDCAN_TT_ConfigOperation function just after the HAL_FDCAN_Init */
  if (hfdcan->Instance == FDCAN1)
 8004b92:	687b      	ldr	r3, [r7, #4]
 8004b94:	681b      	ldr	r3, [r3, #0]
 8004b96:	4a11      	ldr	r2, [pc, #68]	; (8004bdc <HAL_FDCAN_Init+0x3b8>)
 8004b98:	4293      	cmp	r3, r2
 8004b9a:	d107      	bne.n	8004bac <HAL_FDCAN_Init+0x388>
  {
    CLEAR_BIT(hfdcan->ttcan->TTOCF, FDCAN_TTOCF_OM);
 8004b9c:	687b      	ldr	r3, [r7, #4]
 8004b9e:	685b      	ldr	r3, [r3, #4]
 8004ba0:	689a      	ldr	r2, [r3, #8]
 8004ba2:	687b      	ldr	r3, [r7, #4]
 8004ba4:	685b      	ldr	r3, [r3, #4]
 8004ba6:	f022 0203 	bic.w	r2, r2, #3
 8004baa:	609a      	str	r2, [r3, #8]
  }

  /* Initialize the Latest Tx FIFO/Queue request buffer index */
  hfdcan->LatestTxFifoQRequest = 0U;
 8004bac:	687b      	ldr	r3, [r7, #4]
 8004bae:	2200      	movs	r2, #0
 8004bb0:	f8c3 2094 	str.w	r2, [r3, #148]	; 0x94

  /* Initialize the error code */
  hfdcan->ErrorCode = HAL_FDCAN_ERROR_NONE;
 8004bb4:	687b      	ldr	r3, [r7, #4]
 8004bb6:	2200      	movs	r2, #0
 8004bb8:	f8c3 209c 	str.w	r2, [r3, #156]	; 0x9c

  /* Initialize the FDCAN state */
  hfdcan->State = HAL_FDCAN_STATE_READY;
 8004bbc:	687b      	ldr	r3, [r7, #4]
 8004bbe:	2201      	movs	r2, #1
 8004bc0:	f883 2098 	strb.w	r2, [r3, #152]	; 0x98

  /* Calculate each RAM block address */
  status = FDCAN_CalcultateRamBlockAddresses(hfdcan);
 8004bc4:	6878      	ldr	r0, [r7, #4]
 8004bc6:	f000 fa1f 	bl	8005008 <FDCAN_CalcultateRamBlockAddresses>
 8004bca:	4603      	mov	r3, r0
 8004bcc:	f887 305b 	strb.w	r3, [r7, #91]	; 0x5b

  /* Return function status */
  return status;
 8004bd0:	f897 305b 	ldrb.w	r3, [r7, #91]	; 0x5b
}
 8004bd4:	4618      	mov	r0, r3
 8004bd6:	3760      	adds	r7, #96	; 0x60
 8004bd8:	46bd      	mov	sp, r7
 8004bda:	bd80      	pop	{r7, pc}
 8004bdc:	4000a000 	.word	0x4000a000

08004be0 <HAL_FDCAN_Start>:
  * @param  hfdcan pointer to an FDCAN_HandleTypeDef structure that contains
  *         the configuration information for the specified FDCAN.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_FDCAN_Start(FDCAN_HandleTypeDef *hfdcan)
{
 8004be0:	b480      	push	{r7}
 8004be2:	b083      	sub	sp, #12
 8004be4:	af00      	add	r7, sp, #0
 8004be6:	6078      	str	r0, [r7, #4]
  if (hfdcan->State == HAL_FDCAN_STATE_READY)
 8004be8:	687b      	ldr	r3, [r7, #4]
 8004bea:	f893 3098 	ldrb.w	r3, [r3, #152]	; 0x98
 8004bee:	b2db      	uxtb	r3, r3
 8004bf0:	2b01      	cmp	r3, #1
 8004bf2:	d111      	bne.n	8004c18 <HAL_FDCAN_Start+0x38>
  {
    /* Change FDCAN peripheral state */
    hfdcan->State = HAL_FDCAN_STATE_BUSY;
 8004bf4:	687b      	ldr	r3, [r7, #4]
 8004bf6:	2202      	movs	r2, #2
 8004bf8:	f883 2098 	strb.w	r2, [r3, #152]	; 0x98

    /* Request leave initialisation */
    CLEAR_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_INIT);
 8004bfc:	687b      	ldr	r3, [r7, #4]
 8004bfe:	681b      	ldr	r3, [r3, #0]
 8004c00:	699a      	ldr	r2, [r3, #24]
 8004c02:	687b      	ldr	r3, [r7, #4]
 8004c04:	681b      	ldr	r3, [r3, #0]
 8004c06:	f022 0201 	bic.w	r2, r2, #1
 8004c0a:	619a      	str	r2, [r3, #24]

    /* Reset the FDCAN ErrorCode */
    hfdcan->ErrorCode = HAL_FDCAN_ERROR_NONE;
 8004c0c:	687b      	ldr	r3, [r7, #4]
 8004c0e:	2200      	movs	r2, #0
 8004c10:	f8c3 209c 	str.w	r2, [r3, #156]	; 0x9c

    /* Return function status */
    return HAL_OK;
 8004c14:	2300      	movs	r3, #0
 8004c16:	e008      	b.n	8004c2a <HAL_FDCAN_Start+0x4a>
  }
  else
  {
    /* Update error code */
    hfdcan->ErrorCode |= HAL_FDCAN_ERROR_NOT_READY;
 8004c18:	687b      	ldr	r3, [r7, #4]
 8004c1a:	f8d3 309c 	ldr.w	r3, [r3, #156]	; 0x9c
 8004c1e:	f043 0204 	orr.w	r2, r3, #4
 8004c22:	687b      	ldr	r3, [r7, #4]
 8004c24:	f8c3 209c 	str.w	r2, [r3, #156]	; 0x9c

    return HAL_ERROR;
 8004c28:	2301      	movs	r3, #1
  }
}
 8004c2a:	4618      	mov	r0, r3
 8004c2c:	370c      	adds	r7, #12
 8004c2e:	46bd      	mov	sp, r7
 8004c30:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004c34:	4770      	bx	lr
	...

08004c38 <HAL_FDCAN_GetRxMessage>:
  * @param  pRxHeader pointer to a FDCAN_RxHeaderTypeDef structure.
  * @param  pRxData pointer to a buffer where the payload of the Rx frame will be stored.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_FDCAN_GetRxMessage(FDCAN_HandleTypeDef *hfdcan, uint32_t RxLocation, FDCAN_RxHeaderTypeDef *pRxHeader, uint8_t *pRxData)
{
 8004c38:	b480      	push	{r7}
 8004c3a:	b08b      	sub	sp, #44	; 0x2c
 8004c3c:	af00      	add	r7, sp, #0
 8004c3e:	60f8      	str	r0, [r7, #12]
 8004c40:	60b9      	str	r1, [r7, #8]
 8004c42:	607a      	str	r2, [r7, #4]
 8004c44:	603b      	str	r3, [r7, #0]
  uint32_t *RxAddress;
  uint8_t  *pData;
  uint32_t ByteCounter;
  uint32_t GetIndex = 0;
 8004c46:	2300      	movs	r3, #0
 8004c48:	61fb      	str	r3, [r7, #28]
  HAL_FDCAN_StateTypeDef state = hfdcan->State;
 8004c4a:	68fb      	ldr	r3, [r7, #12]
 8004c4c:	f893 3098 	ldrb.w	r3, [r3, #152]	; 0x98
 8004c50:	76fb      	strb	r3, [r7, #27]

  if (state == HAL_FDCAN_STATE_BUSY)
 8004c52:	7efb      	ldrb	r3, [r7, #27]
 8004c54:	2b02      	cmp	r3, #2
 8004c56:	f040 814b 	bne.w	8004ef0 <HAL_FDCAN_GetRxMessage+0x2b8>
  {
    if (RxLocation == FDCAN_RX_FIFO0) /* Rx element is assigned to the Rx FIFO 0 */
 8004c5a:	68bb      	ldr	r3, [r7, #8]
 8004c5c:	2b40      	cmp	r3, #64	; 0x40
 8004c5e:	d14d      	bne.n	8004cfc <HAL_FDCAN_GetRxMessage+0xc4>
    {
      /* Check that the Rx FIFO 0 has an allocated area into the RAM */
      if ((hfdcan->Instance->RXF0C & FDCAN_RXF0C_F0S) == 0U)
 8004c60:	68fb      	ldr	r3, [r7, #12]
 8004c62:	681b      	ldr	r3, [r3, #0]
 8004c64:	f8d3 30a0 	ldr.w	r3, [r3, #160]	; 0xa0
 8004c68:	f403 03fe 	and.w	r3, r3, #8323072	; 0x7f0000
 8004c6c:	2b00      	cmp	r3, #0
 8004c6e:	d109      	bne.n	8004c84 <HAL_FDCAN_GetRxMessage+0x4c>
      {
        /* Update error code */
        hfdcan->ErrorCode |= HAL_FDCAN_ERROR_PARAM;
 8004c70:	68fb      	ldr	r3, [r7, #12]
 8004c72:	f8d3 309c 	ldr.w	r3, [r3, #156]	; 0x9c
 8004c76:	f043 0220 	orr.w	r2, r3, #32
 8004c7a:	68fb      	ldr	r3, [r7, #12]
 8004c7c:	f8c3 209c 	str.w	r2, [r3, #156]	; 0x9c

        return HAL_ERROR;
 8004c80:	2301      	movs	r3, #1
 8004c82:	e13e      	b.n	8004f02 <HAL_FDCAN_GetRxMessage+0x2ca>
      }

      /* Check that the Rx FIFO 0 is not empty */
      if ((hfdcan->Instance->RXF0S & FDCAN_RXF0S_F0FL) == 0U)
 8004c84:	68fb      	ldr	r3, [r7, #12]
 8004c86:	681b      	ldr	r3, [r3, #0]
 8004c88:	f8d3 30a4 	ldr.w	r3, [r3, #164]	; 0xa4
 8004c8c:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8004c90:	2b00      	cmp	r3, #0
 8004c92:	d109      	bne.n	8004ca8 <HAL_FDCAN_GetRxMessage+0x70>
      {
        /* Update error code */
        hfdcan->ErrorCode |= HAL_FDCAN_ERROR_FIFO_EMPTY;
 8004c94:	68fb      	ldr	r3, [r7, #12]
 8004c96:	f8d3 309c 	ldr.w	r3, [r3, #156]	; 0x9c
 8004c9a:	f443 7280 	orr.w	r2, r3, #256	; 0x100
 8004c9e:	68fb      	ldr	r3, [r7, #12]
 8004ca0:	f8c3 209c 	str.w	r2, [r3, #156]	; 0x9c

        return HAL_ERROR;
 8004ca4:	2301      	movs	r3, #1
 8004ca6:	e12c      	b.n	8004f02 <HAL_FDCAN_GetRxMessage+0x2ca>
      }
      else
      {
        /* Check that the Rx FIFO 0 is full & overwrite mode is on*/
        if(((hfdcan->Instance->RXF0S & FDCAN_RXF0S_F0F) >> FDCAN_RXF0S_F0F_Pos) == 1U)
 8004ca8:	68fb      	ldr	r3, [r7, #12]
 8004caa:	681b      	ldr	r3, [r3, #0]
 8004cac:	f8d3 30a4 	ldr.w	r3, [r3, #164]	; 0xa4
 8004cb0:	0e1b      	lsrs	r3, r3, #24
 8004cb2:	f003 0301 	and.w	r3, r3, #1
 8004cb6:	2b01      	cmp	r3, #1
 8004cb8:	d10b      	bne.n	8004cd2 <HAL_FDCAN_GetRxMessage+0x9a>
        {
          if(((hfdcan->Instance->RXF0C & FDCAN_RXF0C_F0OM) >> FDCAN_RXF0C_F0OM_Pos) == FDCAN_RX_FIFO_OVERWRITE)
 8004cba:	68fb      	ldr	r3, [r7, #12]
 8004cbc:	681b      	ldr	r3, [r3, #0]
 8004cbe:	f8d3 30a0 	ldr.w	r3, [r3, #160]	; 0xa0
 8004cc2:	0fdb      	lsrs	r3, r3, #31
 8004cc4:	f003 0301 	and.w	r3, r3, #1
 8004cc8:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 8004ccc:	d101      	bne.n	8004cd2 <HAL_FDCAN_GetRxMessage+0x9a>
          {
            /* When overwrite status is on discard first message in FIFO */
            GetIndex = 1U;
 8004cce:	2301      	movs	r3, #1
 8004cd0:	61fb      	str	r3, [r7, #28]
          }
        }

        /* Calculate Rx FIFO 0 element index*/
        GetIndex += ((hfdcan->Instance->RXF0S & FDCAN_RXF0S_F0GI) >> FDCAN_RXF0S_F0GI_Pos);
 8004cd2:	68fb      	ldr	r3, [r7, #12]
 8004cd4:	681b      	ldr	r3, [r3, #0]
 8004cd6:	f8d3 30a4 	ldr.w	r3, [r3, #164]	; 0xa4
 8004cda:	0a1b      	lsrs	r3, r3, #8
 8004cdc:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8004ce0:	69fa      	ldr	r2, [r7, #28]
 8004ce2:	4413      	add	r3, r2
 8004ce4:	61fb      	str	r3, [r7, #28]

        /* Calculate Rx FIFO 0 element address */
        RxAddress = (uint32_t *)(hfdcan->msgRam.RxFIFO0SA + (GetIndex * hfdcan->Init.RxFifo0ElmtSize * 4U));
 8004ce6:	68fb      	ldr	r3, [r7, #12]
 8004ce8:	6f5a      	ldr	r2, [r3, #116]	; 0x74
 8004cea:	68fb      	ldr	r3, [r7, #12]
 8004cec:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8004cee:	69f9      	ldr	r1, [r7, #28]
 8004cf0:	fb01 f303 	mul.w	r3, r1, r3
 8004cf4:	009b      	lsls	r3, r3, #2
 8004cf6:	4413      	add	r3, r2
 8004cf8:	627b      	str	r3, [r7, #36]	; 0x24
 8004cfa:	e069      	b.n	8004dd0 <HAL_FDCAN_GetRxMessage+0x198>
      }
    }
    else if (RxLocation == FDCAN_RX_FIFO1) /* Rx element is assigned to the Rx FIFO 1 */
 8004cfc:	68bb      	ldr	r3, [r7, #8]
 8004cfe:	2b41      	cmp	r3, #65	; 0x41
 8004d00:	d14d      	bne.n	8004d9e <HAL_FDCAN_GetRxMessage+0x166>
    {
      /* Check that the Rx FIFO 1 has an allocated area into the RAM */
      if ((hfdcan->Instance->RXF1C & FDCAN_RXF1C_F1S) == 0U)
 8004d02:	68fb      	ldr	r3, [r7, #12]
 8004d04:	681b      	ldr	r3, [r3, #0]
 8004d06:	f8d3 30b0 	ldr.w	r3, [r3, #176]	; 0xb0
 8004d0a:	f403 03fe 	and.w	r3, r3, #8323072	; 0x7f0000
 8004d0e:	2b00      	cmp	r3, #0
 8004d10:	d109      	bne.n	8004d26 <HAL_FDCAN_GetRxMessage+0xee>
      {
        /* Update error code */
        hfdcan->ErrorCode |= HAL_FDCAN_ERROR_PARAM;
 8004d12:	68fb      	ldr	r3, [r7, #12]
 8004d14:	f8d3 309c 	ldr.w	r3, [r3, #156]	; 0x9c
 8004d18:	f043 0220 	orr.w	r2, r3, #32
 8004d1c:	68fb      	ldr	r3, [r7, #12]
 8004d1e:	f8c3 209c 	str.w	r2, [r3, #156]	; 0x9c

        return HAL_ERROR;
 8004d22:	2301      	movs	r3, #1
 8004d24:	e0ed      	b.n	8004f02 <HAL_FDCAN_GetRxMessage+0x2ca>
      }

      /* Check that the Rx FIFO 0 is not empty */
      if ((hfdcan->Instance->RXF1S & FDCAN_RXF1S_F1FL) == 0U)
 8004d26:	68fb      	ldr	r3, [r7, #12]
 8004d28:	681b      	ldr	r3, [r3, #0]
 8004d2a:	f8d3 30b4 	ldr.w	r3, [r3, #180]	; 0xb4
 8004d2e:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8004d32:	2b00      	cmp	r3, #0
 8004d34:	d109      	bne.n	8004d4a <HAL_FDCAN_GetRxMessage+0x112>
      {
        /* Update error code */
        hfdcan->ErrorCode |= HAL_FDCAN_ERROR_FIFO_EMPTY;
 8004d36:	68fb      	ldr	r3, [r7, #12]
 8004d38:	f8d3 309c 	ldr.w	r3, [r3, #156]	; 0x9c
 8004d3c:	f443 7280 	orr.w	r2, r3, #256	; 0x100
 8004d40:	68fb      	ldr	r3, [r7, #12]
 8004d42:	f8c3 209c 	str.w	r2, [r3, #156]	; 0x9c

        return HAL_ERROR;
 8004d46:	2301      	movs	r3, #1
 8004d48:	e0db      	b.n	8004f02 <HAL_FDCAN_GetRxMessage+0x2ca>
      }
      else
      {
        /* Check that the Rx FIFO 1 is full & overwrite mode is on*/
        if(((hfdcan->Instance->RXF1S & FDCAN_RXF1S_F1F) >> FDCAN_RXF1S_F1F_Pos) == 1U)
 8004d4a:	68fb      	ldr	r3, [r7, #12]
 8004d4c:	681b      	ldr	r3, [r3, #0]
 8004d4e:	f8d3 30b4 	ldr.w	r3, [r3, #180]	; 0xb4
 8004d52:	0e1b      	lsrs	r3, r3, #24
 8004d54:	f003 0301 	and.w	r3, r3, #1
 8004d58:	2b01      	cmp	r3, #1
 8004d5a:	d10b      	bne.n	8004d74 <HAL_FDCAN_GetRxMessage+0x13c>
        {
          if(((hfdcan->Instance->RXF1C & FDCAN_RXF1C_F1OM) >> FDCAN_RXF1C_F1OM_Pos) == FDCAN_RX_FIFO_OVERWRITE)
 8004d5c:	68fb      	ldr	r3, [r7, #12]
 8004d5e:	681b      	ldr	r3, [r3, #0]
 8004d60:	f8d3 30b0 	ldr.w	r3, [r3, #176]	; 0xb0
 8004d64:	0fdb      	lsrs	r3, r3, #31
 8004d66:	f003 0301 	and.w	r3, r3, #1
 8004d6a:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 8004d6e:	d101      	bne.n	8004d74 <HAL_FDCAN_GetRxMessage+0x13c>
          {
            /* When overwrite status is on discard first message in FIFO */
            GetIndex = 1U;
 8004d70:	2301      	movs	r3, #1
 8004d72:	61fb      	str	r3, [r7, #28]
          }
        }

        /* Calculate Rx FIFO 1 element index*/
        GetIndex += ((hfdcan->Instance->RXF1S & FDCAN_RXF1S_F1GI) >> FDCAN_RXF1S_F1GI_Pos);
 8004d74:	68fb      	ldr	r3, [r7, #12]
 8004d76:	681b      	ldr	r3, [r3, #0]
 8004d78:	f8d3 30b4 	ldr.w	r3, [r3, #180]	; 0xb4
 8004d7c:	0a1b      	lsrs	r3, r3, #8
 8004d7e:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8004d82:	69fa      	ldr	r2, [r7, #28]
 8004d84:	4413      	add	r3, r2
 8004d86:	61fb      	str	r3, [r7, #28]

        /* Calculate Rx FIFO 1 element address */
        RxAddress = (uint32_t *)(hfdcan->msgRam.RxFIFO1SA + (GetIndex * hfdcan->Init.RxFifo1ElmtSize * 4U));
 8004d88:	68fb      	ldr	r3, [r7, #12]
 8004d8a:	6f9a      	ldr	r2, [r3, #120]	; 0x78
 8004d8c:	68fb      	ldr	r3, [r7, #12]
 8004d8e:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8004d90:	69f9      	ldr	r1, [r7, #28]
 8004d92:	fb01 f303 	mul.w	r3, r1, r3
 8004d96:	009b      	lsls	r3, r3, #2
 8004d98:	4413      	add	r3, r2
 8004d9a:	627b      	str	r3, [r7, #36]	; 0x24
 8004d9c:	e018      	b.n	8004dd0 <HAL_FDCAN_GetRxMessage+0x198>
      }
    }
    else /* Rx element is assigned to a dedicated Rx buffer */
    {
      /* Check that the selected buffer has an allocated area into the RAM */
      if (RxLocation >= hfdcan->Init.RxBuffersNbr)
 8004d9e:	68fb      	ldr	r3, [r7, #12]
 8004da0:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8004da2:	68ba      	ldr	r2, [r7, #8]
 8004da4:	429a      	cmp	r2, r3
 8004da6:	d309      	bcc.n	8004dbc <HAL_FDCAN_GetRxMessage+0x184>
      {
        /* Update error code */
        hfdcan->ErrorCode |= HAL_FDCAN_ERROR_PARAM;
 8004da8:	68fb      	ldr	r3, [r7, #12]
 8004daa:	f8d3 309c 	ldr.w	r3, [r3, #156]	; 0x9c
 8004dae:	f043 0220 	orr.w	r2, r3, #32
 8004db2:	68fb      	ldr	r3, [r7, #12]
 8004db4:	f8c3 209c 	str.w	r2, [r3, #156]	; 0x9c

        return HAL_ERROR;
 8004db8:	2301      	movs	r3, #1
 8004dba:	e0a2      	b.n	8004f02 <HAL_FDCAN_GetRxMessage+0x2ca>
      }
      else
      {
        /* Calculate Rx buffer address */
        RxAddress = (uint32_t *)(hfdcan->msgRam.RxBufferSA + (RxLocation * hfdcan->Init.RxBufferSize * 4U));
 8004dbc:	68fb      	ldr	r3, [r7, #12]
 8004dbe:	6fda      	ldr	r2, [r3, #124]	; 0x7c
 8004dc0:	68fb      	ldr	r3, [r7, #12]
 8004dc2:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8004dc4:	68b9      	ldr	r1, [r7, #8]
 8004dc6:	fb01 f303 	mul.w	r3, r1, r3
 8004dca:	009b      	lsls	r3, r3, #2
 8004dcc:	4413      	add	r3, r2
 8004dce:	627b      	str	r3, [r7, #36]	; 0x24
      }
    }

    /* Retrieve IdType */
    pRxHeader->IdType = *RxAddress & FDCAN_ELEMENT_MASK_XTD;
 8004dd0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004dd2:	681b      	ldr	r3, [r3, #0]
 8004dd4:	f003 4280 	and.w	r2, r3, #1073741824	; 0x40000000
 8004dd8:	687b      	ldr	r3, [r7, #4]
 8004dda:	605a      	str	r2, [r3, #4]

    /* Retrieve Identifier */
    if (pRxHeader->IdType == FDCAN_STANDARD_ID) /* Standard ID element */
 8004ddc:	687b      	ldr	r3, [r7, #4]
 8004dde:	685b      	ldr	r3, [r3, #4]
 8004de0:	2b00      	cmp	r3, #0
 8004de2:	d107      	bne.n	8004df4 <HAL_FDCAN_GetRxMessage+0x1bc>
    {
      pRxHeader->Identifier = ((*RxAddress & FDCAN_ELEMENT_MASK_STDID) >> 18);
 8004de4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004de6:	681b      	ldr	r3, [r3, #0]
 8004de8:	0c9b      	lsrs	r3, r3, #18
 8004dea:	f3c3 020a 	ubfx	r2, r3, #0, #11
 8004dee:	687b      	ldr	r3, [r7, #4]
 8004df0:	601a      	str	r2, [r3, #0]
 8004df2:	e005      	b.n	8004e00 <HAL_FDCAN_GetRxMessage+0x1c8>
    }
    else /* Extended ID element */
    {
      pRxHeader->Identifier = (*RxAddress & FDCAN_ELEMENT_MASK_EXTID);
 8004df4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004df6:	681b      	ldr	r3, [r3, #0]
 8004df8:	f023 4260 	bic.w	r2, r3, #3758096384	; 0xe0000000
 8004dfc:	687b      	ldr	r3, [r7, #4]
 8004dfe:	601a      	str	r2, [r3, #0]
    }

    /* Retrieve RxFrameType */
    pRxHeader->RxFrameType = (*RxAddress & FDCAN_ELEMENT_MASK_RTR);
 8004e00:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004e02:	681b      	ldr	r3, [r3, #0]
 8004e04:	f003 5200 	and.w	r2, r3, #536870912	; 0x20000000
 8004e08:	687b      	ldr	r3, [r7, #4]
 8004e0a:	609a      	str	r2, [r3, #8]

    /* Retrieve ErrorStateIndicator */
    pRxHeader->ErrorStateIndicator = (*RxAddress & FDCAN_ELEMENT_MASK_ESI);
 8004e0c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004e0e:	681b      	ldr	r3, [r3, #0]
 8004e10:	f003 4200 	and.w	r2, r3, #2147483648	; 0x80000000
 8004e14:	687b      	ldr	r3, [r7, #4]
 8004e16:	611a      	str	r2, [r3, #16]

    /* Increment RxAddress pointer to second word of Rx FIFO element */
    RxAddress++;
 8004e18:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004e1a:	3304      	adds	r3, #4
 8004e1c:	627b      	str	r3, [r7, #36]	; 0x24

    /* Retrieve RxTimestamp */
    pRxHeader->RxTimestamp = (*RxAddress & FDCAN_ELEMENT_MASK_TS);
 8004e1e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004e20:	681b      	ldr	r3, [r3, #0]
 8004e22:	b29a      	uxth	r2, r3
 8004e24:	687b      	ldr	r3, [r7, #4]
 8004e26:	61da      	str	r2, [r3, #28]

    /* Retrieve DataLength */
    pRxHeader->DataLength = (*RxAddress & FDCAN_ELEMENT_MASK_DLC);
 8004e28:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004e2a:	681b      	ldr	r3, [r3, #0]
 8004e2c:	f403 2270 	and.w	r2, r3, #983040	; 0xf0000
 8004e30:	687b      	ldr	r3, [r7, #4]
 8004e32:	60da      	str	r2, [r3, #12]

    /* Retrieve BitRateSwitch */
    pRxHeader->BitRateSwitch = (*RxAddress & FDCAN_ELEMENT_MASK_BRS);
 8004e34:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004e36:	681b      	ldr	r3, [r3, #0]
 8004e38:	f403 1280 	and.w	r2, r3, #1048576	; 0x100000
 8004e3c:	687b      	ldr	r3, [r7, #4]
 8004e3e:	615a      	str	r2, [r3, #20]

    /* Retrieve FDFormat */
    pRxHeader->FDFormat = (*RxAddress & FDCAN_ELEMENT_MASK_FDF);
 8004e40:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004e42:	681b      	ldr	r3, [r3, #0]
 8004e44:	f403 1200 	and.w	r2, r3, #2097152	; 0x200000
 8004e48:	687b      	ldr	r3, [r7, #4]
 8004e4a:	619a      	str	r2, [r3, #24]

    /* Retrieve FilterIndex */
    pRxHeader->FilterIndex = ((*RxAddress & FDCAN_ELEMENT_MASK_FIDX) >> 24);
 8004e4c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004e4e:	681b      	ldr	r3, [r3, #0]
 8004e50:	0e1b      	lsrs	r3, r3, #24
 8004e52:	f003 027f 	and.w	r2, r3, #127	; 0x7f
 8004e56:	687b      	ldr	r3, [r7, #4]
 8004e58:	621a      	str	r2, [r3, #32]

    /* Retrieve NonMatchingFrame */
    pRxHeader->IsFilterMatchingFrame = ((*RxAddress & FDCAN_ELEMENT_MASK_ANMF) >> 31);
 8004e5a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004e5c:	681b      	ldr	r3, [r3, #0]
 8004e5e:	0fda      	lsrs	r2, r3, #31
 8004e60:	687b      	ldr	r3, [r7, #4]
 8004e62:	625a      	str	r2, [r3, #36]	; 0x24

    /* Increment RxAddress pointer to payload of Rx FIFO element */
    RxAddress++;
 8004e64:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004e66:	3304      	adds	r3, #4
 8004e68:	627b      	str	r3, [r7, #36]	; 0x24

    /* Retrieve Rx payload */
    pData = (uint8_t *)RxAddress;
 8004e6a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004e6c:	617b      	str	r3, [r7, #20]
    for (ByteCounter = 0; ByteCounter < DLCtoBytes[pRxHeader->DataLength >> 16]; ByteCounter++)
 8004e6e:	2300      	movs	r3, #0
 8004e70:	623b      	str	r3, [r7, #32]
 8004e72:	e00a      	b.n	8004e8a <HAL_FDCAN_GetRxMessage+0x252>
    {
      pRxData[ByteCounter] = pData[ByteCounter];
 8004e74:	697a      	ldr	r2, [r7, #20]
 8004e76:	6a3b      	ldr	r3, [r7, #32]
 8004e78:	441a      	add	r2, r3
 8004e7a:	6839      	ldr	r1, [r7, #0]
 8004e7c:	6a3b      	ldr	r3, [r7, #32]
 8004e7e:	440b      	add	r3, r1
 8004e80:	7812      	ldrb	r2, [r2, #0]
 8004e82:	701a      	strb	r2, [r3, #0]
    for (ByteCounter = 0; ByteCounter < DLCtoBytes[pRxHeader->DataLength >> 16]; ByteCounter++)
 8004e84:	6a3b      	ldr	r3, [r7, #32]
 8004e86:	3301      	adds	r3, #1
 8004e88:	623b      	str	r3, [r7, #32]
 8004e8a:	687b      	ldr	r3, [r7, #4]
 8004e8c:	68db      	ldr	r3, [r3, #12]
 8004e8e:	0c1b      	lsrs	r3, r3, #16
 8004e90:	4a1f      	ldr	r2, [pc, #124]	; (8004f10 <HAL_FDCAN_GetRxMessage+0x2d8>)
 8004e92:	5cd3      	ldrb	r3, [r2, r3]
 8004e94:	461a      	mov	r2, r3
 8004e96:	6a3b      	ldr	r3, [r7, #32]
 8004e98:	4293      	cmp	r3, r2
 8004e9a:	d3eb      	bcc.n	8004e74 <HAL_FDCAN_GetRxMessage+0x23c>
    }

    if (RxLocation == FDCAN_RX_FIFO0) /* Rx element is assigned to the Rx FIFO 0 */
 8004e9c:	68bb      	ldr	r3, [r7, #8]
 8004e9e:	2b40      	cmp	r3, #64	; 0x40
 8004ea0:	d105      	bne.n	8004eae <HAL_FDCAN_GetRxMessage+0x276>
    {
      /* Acknowledge the Rx FIFO 0 that the oldest element is read so that it increments the GetIndex */
      hfdcan->Instance->RXF0A = GetIndex;
 8004ea2:	68fb      	ldr	r3, [r7, #12]
 8004ea4:	681b      	ldr	r3, [r3, #0]
 8004ea6:	69fa      	ldr	r2, [r7, #28]
 8004ea8:	f8c3 20a8 	str.w	r2, [r3, #168]	; 0xa8
 8004eac:	e01e      	b.n	8004eec <HAL_FDCAN_GetRxMessage+0x2b4>
    }
    else if (RxLocation == FDCAN_RX_FIFO1) /* Rx element is assigned to the Rx FIFO 1 */
 8004eae:	68bb      	ldr	r3, [r7, #8]
 8004eb0:	2b41      	cmp	r3, #65	; 0x41
 8004eb2:	d105      	bne.n	8004ec0 <HAL_FDCAN_GetRxMessage+0x288>
    {
      /* Acknowledge the Rx FIFO 1 that the oldest element is read so that it increments the GetIndex */
      hfdcan->Instance->RXF1A = GetIndex;
 8004eb4:	68fb      	ldr	r3, [r7, #12]
 8004eb6:	681b      	ldr	r3, [r3, #0]
 8004eb8:	69fa      	ldr	r2, [r7, #28]
 8004eba:	f8c3 20b8 	str.w	r2, [r3, #184]	; 0xb8
 8004ebe:	e015      	b.n	8004eec <HAL_FDCAN_GetRxMessage+0x2b4>
    }
    else /* Rx element is assigned to a dedicated Rx buffer */
    {
      /* Clear the New Data flag of the current Rx buffer */
      if (RxLocation < FDCAN_RX_BUFFER32)
 8004ec0:	68bb      	ldr	r3, [r7, #8]
 8004ec2:	2b1f      	cmp	r3, #31
 8004ec4:	d808      	bhi.n	8004ed8 <HAL_FDCAN_GetRxMessage+0x2a0>
      {
        hfdcan->Instance->NDAT1 = ((uint32_t)1 << RxLocation);
 8004ec6:	68fb      	ldr	r3, [r7, #12]
 8004ec8:	681b      	ldr	r3, [r3, #0]
 8004eca:	2101      	movs	r1, #1
 8004ecc:	68ba      	ldr	r2, [r7, #8]
 8004ece:	fa01 f202 	lsl.w	r2, r1, r2
 8004ed2:	f8c3 2098 	str.w	r2, [r3, #152]	; 0x98
 8004ed6:	e009      	b.n	8004eec <HAL_FDCAN_GetRxMessage+0x2b4>
      }
      else /* FDCAN_RX_BUFFER32 <= RxLocation <= FDCAN_RX_BUFFER63 */
      {
        hfdcan->Instance->NDAT2 = ((uint32_t)1 << (RxLocation & 0x1FU));
 8004ed8:	68bb      	ldr	r3, [r7, #8]
 8004eda:	f003 021f 	and.w	r2, r3, #31
 8004ede:	68fb      	ldr	r3, [r7, #12]
 8004ee0:	681b      	ldr	r3, [r3, #0]
 8004ee2:	2101      	movs	r1, #1
 8004ee4:	fa01 f202 	lsl.w	r2, r1, r2
 8004ee8:	f8c3 209c 	str.w	r2, [r3, #156]	; 0x9c
      }
    }

    /* Return function status */
    return HAL_OK;
 8004eec:	2300      	movs	r3, #0
 8004eee:	e008      	b.n	8004f02 <HAL_FDCAN_GetRxMessage+0x2ca>
  }
  else
  {
    /* Update error code */
    hfdcan->ErrorCode |= HAL_FDCAN_ERROR_NOT_STARTED;
 8004ef0:	68fb      	ldr	r3, [r7, #12]
 8004ef2:	f8d3 309c 	ldr.w	r3, [r3, #156]	; 0x9c
 8004ef6:	f043 0208 	orr.w	r2, r3, #8
 8004efa:	68fb      	ldr	r3, [r7, #12]
 8004efc:	f8c3 209c 	str.w	r2, [r3, #156]	; 0x9c

    return HAL_ERROR;
 8004f00:	2301      	movs	r3, #1
  }
}
 8004f02:	4618      	mov	r0, r3
 8004f04:	372c      	adds	r7, #44	; 0x2c
 8004f06:	46bd      	mov	sp, r7
 8004f08:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004f0c:	4770      	bx	lr
 8004f0e:	bf00      	nop
 8004f10:	08012b20 	.word	0x08012b20

08004f14 <HAL_FDCAN_ActivateNotification>:
  *           - FDCAN_IT_TX_COMPLETE
  *           - FDCAN_IT_TX_ABORT_COMPLETE
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_FDCAN_ActivateNotification(FDCAN_HandleTypeDef *hfdcan, uint32_t ActiveITs, uint32_t BufferIndexes)
{
 8004f14:	b480      	push	{r7}
 8004f16:	b087      	sub	sp, #28
 8004f18:	af00      	add	r7, sp, #0
 8004f1a:	60f8      	str	r0, [r7, #12]
 8004f1c:	60b9      	str	r1, [r7, #8]
 8004f1e:	607a      	str	r2, [r7, #4]
  HAL_FDCAN_StateTypeDef state = hfdcan->State;
 8004f20:	68fb      	ldr	r3, [r7, #12]
 8004f22:	f893 3098 	ldrb.w	r3, [r3, #152]	; 0x98
 8004f26:	75fb      	strb	r3, [r7, #23]

  /* Check function parameters */
  assert_param(IS_FDCAN_IT(ActiveITs));

  if ((state == HAL_FDCAN_STATE_READY) || (state == HAL_FDCAN_STATE_BUSY))
 8004f28:	7dfb      	ldrb	r3, [r7, #23]
 8004f2a:	2b01      	cmp	r3, #1
 8004f2c:	d002      	beq.n	8004f34 <HAL_FDCAN_ActivateNotification+0x20>
 8004f2e:	7dfb      	ldrb	r3, [r7, #23]
 8004f30:	2b02      	cmp	r3, #2
 8004f32:	d155      	bne.n	8004fe0 <HAL_FDCAN_ActivateNotification+0xcc>
  {
    /* Enable Interrupt lines */
    if ((ActiveITs & hfdcan->Instance->ILS) == 0U)
 8004f34:	68fb      	ldr	r3, [r7, #12]
 8004f36:	681b      	ldr	r3, [r3, #0]
 8004f38:	6d9a      	ldr	r2, [r3, #88]	; 0x58
 8004f3a:	68bb      	ldr	r3, [r7, #8]
 8004f3c:	4013      	ands	r3, r2
 8004f3e:	2b00      	cmp	r3, #0
 8004f40:	d108      	bne.n	8004f54 <HAL_FDCAN_ActivateNotification+0x40>
    {
      /* Enable Interrupt line 0 */
      SET_BIT(hfdcan->Instance->ILE, FDCAN_INTERRUPT_LINE0);
 8004f42:	68fb      	ldr	r3, [r7, #12]
 8004f44:	681b      	ldr	r3, [r3, #0]
 8004f46:	6dda      	ldr	r2, [r3, #92]	; 0x5c
 8004f48:	68fb      	ldr	r3, [r7, #12]
 8004f4a:	681b      	ldr	r3, [r3, #0]
 8004f4c:	f042 0201 	orr.w	r2, r2, #1
 8004f50:	65da      	str	r2, [r3, #92]	; 0x5c
 8004f52:	e014      	b.n	8004f7e <HAL_FDCAN_ActivateNotification+0x6a>
    }
    else if ((ActiveITs & hfdcan->Instance->ILS) == ActiveITs)
 8004f54:	68fb      	ldr	r3, [r7, #12]
 8004f56:	681b      	ldr	r3, [r3, #0]
 8004f58:	6d9a      	ldr	r2, [r3, #88]	; 0x58
 8004f5a:	68bb      	ldr	r3, [r7, #8]
 8004f5c:	4013      	ands	r3, r2
 8004f5e:	68ba      	ldr	r2, [r7, #8]
 8004f60:	429a      	cmp	r2, r3
 8004f62:	d108      	bne.n	8004f76 <HAL_FDCAN_ActivateNotification+0x62>
    {
      /* Enable Interrupt line 1 */
      SET_BIT(hfdcan->Instance->ILE, FDCAN_INTERRUPT_LINE1);
 8004f64:	68fb      	ldr	r3, [r7, #12]
 8004f66:	681b      	ldr	r3, [r3, #0]
 8004f68:	6dda      	ldr	r2, [r3, #92]	; 0x5c
 8004f6a:	68fb      	ldr	r3, [r7, #12]
 8004f6c:	681b      	ldr	r3, [r3, #0]
 8004f6e:	f042 0202 	orr.w	r2, r2, #2
 8004f72:	65da      	str	r2, [r3, #92]	; 0x5c
 8004f74:	e003      	b.n	8004f7e <HAL_FDCAN_ActivateNotification+0x6a>
    }
    else
    {
      /* Enable Interrupt lines 0 and 1 */
      hfdcan->Instance->ILE = (FDCAN_INTERRUPT_LINE0 | FDCAN_INTERRUPT_LINE1);
 8004f76:	68fb      	ldr	r3, [r7, #12]
 8004f78:	681b      	ldr	r3, [r3, #0]
 8004f7a:	2203      	movs	r2, #3
 8004f7c:	65da      	str	r2, [r3, #92]	; 0x5c
    }

    if ((ActiveITs & FDCAN_IT_TX_COMPLETE) != 0U)
 8004f7e:	68bb      	ldr	r3, [r7, #8]
 8004f80:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8004f84:	2b00      	cmp	r3, #0
 8004f86:	d009      	beq.n	8004f9c <HAL_FDCAN_ActivateNotification+0x88>
    {
      /* Enable Tx Buffer Transmission Interrupt to set TC flag in IR register,
         but interrupt will only occur if TC is enabled in IE register */
      SET_BIT(hfdcan->Instance->TXBTIE, BufferIndexes);
 8004f88:	68fb      	ldr	r3, [r7, #12]
 8004f8a:	681b      	ldr	r3, [r3, #0]
 8004f8c:	f8d3 10e0 	ldr.w	r1, [r3, #224]	; 0xe0
 8004f90:	68fb      	ldr	r3, [r7, #12]
 8004f92:	681b      	ldr	r3, [r3, #0]
 8004f94:	687a      	ldr	r2, [r7, #4]
 8004f96:	430a      	orrs	r2, r1
 8004f98:	f8c3 20e0 	str.w	r2, [r3, #224]	; 0xe0
    }

    if ((ActiveITs & FDCAN_IT_TX_ABORT_COMPLETE) != 0U)
 8004f9c:	68bb      	ldr	r3, [r7, #8]
 8004f9e:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8004fa2:	2b00      	cmp	r3, #0
 8004fa4:	d009      	beq.n	8004fba <HAL_FDCAN_ActivateNotification+0xa6>
    {
      /* Enable Tx Buffer Cancellation Finished Interrupt to set TCF flag in IR register,
         but interrupt will only occur if TCF is enabled in IE register */
      SET_BIT(hfdcan->Instance->TXBCIE, BufferIndexes);
 8004fa6:	68fb      	ldr	r3, [r7, #12]
 8004fa8:	681b      	ldr	r3, [r3, #0]
 8004faa:	f8d3 10e4 	ldr.w	r1, [r3, #228]	; 0xe4
 8004fae:	68fb      	ldr	r3, [r7, #12]
 8004fb0:	681b      	ldr	r3, [r3, #0]
 8004fb2:	687a      	ldr	r2, [r7, #4]
 8004fb4:	430a      	orrs	r2, r1
 8004fb6:	f8c3 20e4 	str.w	r2, [r3, #228]	; 0xe4
    }

    /* Enable the selected interrupts */
    __HAL_FDCAN_ENABLE_IT(hfdcan, ActiveITs);
 8004fba:	68fb      	ldr	r3, [r7, #12]
 8004fbc:	681b      	ldr	r3, [r3, #0]
 8004fbe:	6d59      	ldr	r1, [r3, #84]	; 0x54
 8004fc0:	68ba      	ldr	r2, [r7, #8]
 8004fc2:	4b0f      	ldr	r3, [pc, #60]	; (8005000 <HAL_FDCAN_ActivateNotification+0xec>)
 8004fc4:	4013      	ands	r3, r2
 8004fc6:	68fa      	ldr	r2, [r7, #12]
 8004fc8:	6812      	ldr	r2, [r2, #0]
 8004fca:	430b      	orrs	r3, r1
 8004fcc:	6553      	str	r3, [r2, #84]	; 0x54
 8004fce:	4b0d      	ldr	r3, [pc, #52]	; (8005004 <HAL_FDCAN_ActivateNotification+0xf0>)
 8004fd0:	695a      	ldr	r2, [r3, #20]
 8004fd2:	68bb      	ldr	r3, [r7, #8]
 8004fd4:	0f9b      	lsrs	r3, r3, #30
 8004fd6:	490b      	ldr	r1, [pc, #44]	; (8005004 <HAL_FDCAN_ActivateNotification+0xf0>)
 8004fd8:	4313      	orrs	r3, r2
 8004fda:	614b      	str	r3, [r1, #20]

    /* Return function status */
    return HAL_OK;
 8004fdc:	2300      	movs	r3, #0
 8004fde:	e008      	b.n	8004ff2 <HAL_FDCAN_ActivateNotification+0xde>
  }
  else
  {
    /* Update error code */
    hfdcan->ErrorCode |= HAL_FDCAN_ERROR_NOT_INITIALIZED;
 8004fe0:	68fb      	ldr	r3, [r7, #12]
 8004fe2:	f8d3 309c 	ldr.w	r3, [r3, #156]	; 0x9c
 8004fe6:	f043 0202 	orr.w	r2, r3, #2
 8004fea:	68fb      	ldr	r3, [r7, #12]
 8004fec:	f8c3 209c 	str.w	r2, [r3, #156]	; 0x9c

    return HAL_ERROR;
 8004ff0:	2301      	movs	r3, #1
  }
}
 8004ff2:	4618      	mov	r0, r3
 8004ff4:	371c      	adds	r7, #28
 8004ff6:	46bd      	mov	sp, r7
 8004ff8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004ffc:	4770      	bx	lr
 8004ffe:	bf00      	nop
 8005000:	3fcfffff 	.word	0x3fcfffff
 8005004:	4000a800 	.word	0x4000a800

08005008 <FDCAN_CalcultateRamBlockAddresses>:
  * @param  hfdcan pointer to an FDCAN_HandleTypeDef structure that contains
  *         the configuration information for the specified FDCAN.
  * @retval HAL status
 */
static HAL_StatusTypeDef FDCAN_CalcultateRamBlockAddresses(FDCAN_HandleTypeDef *hfdcan)
{
 8005008:	b480      	push	{r7}
 800500a:	b085      	sub	sp, #20
 800500c:	af00      	add	r7, sp, #0
 800500e:	6078      	str	r0, [r7, #4]
  uint32_t RAMcounter;
  uint32_t StartAddress;

  StartAddress = hfdcan->Init.MessageRAMOffset;
 8005010:	687b      	ldr	r3, [r7, #4]
 8005012:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8005014:	60bb      	str	r3, [r7, #8]

  /* Standard filter list start address */
  MODIFY_REG(hfdcan->Instance->SIDFC, FDCAN_SIDFC_FLSSA, (StartAddress << FDCAN_SIDFC_FLSSA_Pos));
 8005016:	687b      	ldr	r3, [r7, #4]
 8005018:	681b      	ldr	r3, [r3, #0]
 800501a:	f8d3 2084 	ldr.w	r2, [r3, #132]	; 0x84
 800501e:	4ba7      	ldr	r3, [pc, #668]	; (80052bc <FDCAN_CalcultateRamBlockAddresses+0x2b4>)
 8005020:	4013      	ands	r3, r2
 8005022:	68ba      	ldr	r2, [r7, #8]
 8005024:	0091      	lsls	r1, r2, #2
 8005026:	687a      	ldr	r2, [r7, #4]
 8005028:	6812      	ldr	r2, [r2, #0]
 800502a:	430b      	orrs	r3, r1
 800502c:	f8c2 3084 	str.w	r3, [r2, #132]	; 0x84

  /* Standard filter elements number */
  MODIFY_REG(hfdcan->Instance->SIDFC, FDCAN_SIDFC_LSS, (hfdcan->Init.StdFiltersNbr << FDCAN_SIDFC_LSS_Pos));
 8005030:	687b      	ldr	r3, [r7, #4]
 8005032:	681b      	ldr	r3, [r3, #0]
 8005034:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8005038:	f423 017f 	bic.w	r1, r3, #16711680	; 0xff0000
 800503c:	687b      	ldr	r3, [r7, #4]
 800503e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005040:	041a      	lsls	r2, r3, #16
 8005042:	687b      	ldr	r3, [r7, #4]
 8005044:	681b      	ldr	r3, [r3, #0]
 8005046:	430a      	orrs	r2, r1
 8005048:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

  /* Extended filter list start address */
  StartAddress += hfdcan->Init.StdFiltersNbr;
 800504c:	687b      	ldr	r3, [r7, #4]
 800504e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005050:	68ba      	ldr	r2, [r7, #8]
 8005052:	4413      	add	r3, r2
 8005054:	60bb      	str	r3, [r7, #8]
  MODIFY_REG(hfdcan->Instance->XIDFC, FDCAN_XIDFC_FLESA, (StartAddress << FDCAN_XIDFC_FLESA_Pos));
 8005056:	687b      	ldr	r3, [r7, #4]
 8005058:	681b      	ldr	r3, [r3, #0]
 800505a:	f8d3 2088 	ldr.w	r2, [r3, #136]	; 0x88
 800505e:	4b97      	ldr	r3, [pc, #604]	; (80052bc <FDCAN_CalcultateRamBlockAddresses+0x2b4>)
 8005060:	4013      	ands	r3, r2
 8005062:	68ba      	ldr	r2, [r7, #8]
 8005064:	0091      	lsls	r1, r2, #2
 8005066:	687a      	ldr	r2, [r7, #4]
 8005068:	6812      	ldr	r2, [r2, #0]
 800506a:	430b      	orrs	r3, r1
 800506c:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88

  /* Extended filter elements number */
  MODIFY_REG(hfdcan->Instance->XIDFC, FDCAN_XIDFC_LSE, (hfdcan->Init.ExtFiltersNbr << FDCAN_XIDFC_LSE_Pos));
 8005070:	687b      	ldr	r3, [r7, #4]
 8005072:	681b      	ldr	r3, [r3, #0]
 8005074:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8005078:	f423 01fe 	bic.w	r1, r3, #8323072	; 0x7f0000
 800507c:	687b      	ldr	r3, [r7, #4]
 800507e:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8005080:	041a      	lsls	r2, r3, #16
 8005082:	687b      	ldr	r3, [r7, #4]
 8005084:	681b      	ldr	r3, [r3, #0]
 8005086:	430a      	orrs	r2, r1
 8005088:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88

  /* Rx FIFO 0 start address */
  StartAddress += (hfdcan->Init.ExtFiltersNbr * 2U);
 800508c:	687b      	ldr	r3, [r7, #4]
 800508e:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8005090:	005b      	lsls	r3, r3, #1
 8005092:	68ba      	ldr	r2, [r7, #8]
 8005094:	4413      	add	r3, r2
 8005096:	60bb      	str	r3, [r7, #8]
  MODIFY_REG(hfdcan->Instance->RXF0C, FDCAN_RXF0C_F0SA, (StartAddress << FDCAN_RXF0C_F0SA_Pos));
 8005098:	687b      	ldr	r3, [r7, #4]
 800509a:	681b      	ldr	r3, [r3, #0]
 800509c:	f8d3 20a0 	ldr.w	r2, [r3, #160]	; 0xa0
 80050a0:	4b86      	ldr	r3, [pc, #536]	; (80052bc <FDCAN_CalcultateRamBlockAddresses+0x2b4>)
 80050a2:	4013      	ands	r3, r2
 80050a4:	68ba      	ldr	r2, [r7, #8]
 80050a6:	0091      	lsls	r1, r2, #2
 80050a8:	687a      	ldr	r2, [r7, #4]
 80050aa:	6812      	ldr	r2, [r2, #0]
 80050ac:	430b      	orrs	r3, r1
 80050ae:	f8c2 30a0 	str.w	r3, [r2, #160]	; 0xa0

  /* Rx FIFO 0 elements number */
  MODIFY_REG(hfdcan->Instance->RXF0C, FDCAN_RXF0C_F0S, (hfdcan->Init.RxFifo0ElmtsNbr << FDCAN_RXF0C_F0S_Pos));
 80050b2:	687b      	ldr	r3, [r7, #4]
 80050b4:	681b      	ldr	r3, [r3, #0]
 80050b6:	f8d3 30a0 	ldr.w	r3, [r3, #160]	; 0xa0
 80050ba:	f423 01fe 	bic.w	r1, r3, #8323072	; 0x7f0000
 80050be:	687b      	ldr	r3, [r7, #4]
 80050c0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80050c2:	041a      	lsls	r2, r3, #16
 80050c4:	687b      	ldr	r3, [r7, #4]
 80050c6:	681b      	ldr	r3, [r3, #0]
 80050c8:	430a      	orrs	r2, r1
 80050ca:	f8c3 20a0 	str.w	r2, [r3, #160]	; 0xa0

  /* Rx FIFO 1 start address */
  StartAddress += (hfdcan->Init.RxFifo0ElmtsNbr * hfdcan->Init.RxFifo0ElmtSize);
 80050ce:	687b      	ldr	r3, [r7, #4]
 80050d0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80050d2:	687a      	ldr	r2, [r7, #4]
 80050d4:	6c52      	ldr	r2, [r2, #68]	; 0x44
 80050d6:	fb02 f303 	mul.w	r3, r2, r3
 80050da:	68ba      	ldr	r2, [r7, #8]
 80050dc:	4413      	add	r3, r2
 80050de:	60bb      	str	r3, [r7, #8]
  MODIFY_REG(hfdcan->Instance->RXF1C, FDCAN_RXF1C_F1SA, (StartAddress << FDCAN_RXF1C_F1SA_Pos));
 80050e0:	687b      	ldr	r3, [r7, #4]
 80050e2:	681b      	ldr	r3, [r3, #0]
 80050e4:	f8d3 20b0 	ldr.w	r2, [r3, #176]	; 0xb0
 80050e8:	4b74      	ldr	r3, [pc, #464]	; (80052bc <FDCAN_CalcultateRamBlockAddresses+0x2b4>)
 80050ea:	4013      	ands	r3, r2
 80050ec:	68ba      	ldr	r2, [r7, #8]
 80050ee:	0091      	lsls	r1, r2, #2
 80050f0:	687a      	ldr	r2, [r7, #4]
 80050f2:	6812      	ldr	r2, [r2, #0]
 80050f4:	430b      	orrs	r3, r1
 80050f6:	f8c2 30b0 	str.w	r3, [r2, #176]	; 0xb0

  /* Rx FIFO 1 elements number */
  MODIFY_REG(hfdcan->Instance->RXF1C, FDCAN_RXF1C_F1S, (hfdcan->Init.RxFifo1ElmtsNbr << FDCAN_RXF1C_F1S_Pos));
 80050fa:	687b      	ldr	r3, [r7, #4]
 80050fc:	681b      	ldr	r3, [r3, #0]
 80050fe:	f8d3 30b0 	ldr.w	r3, [r3, #176]	; 0xb0
 8005102:	f423 01fe 	bic.w	r1, r3, #8323072	; 0x7f0000
 8005106:	687b      	ldr	r3, [r7, #4]
 8005108:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800510a:	041a      	lsls	r2, r3, #16
 800510c:	687b      	ldr	r3, [r7, #4]
 800510e:	681b      	ldr	r3, [r3, #0]
 8005110:	430a      	orrs	r2, r1
 8005112:	f8c3 20b0 	str.w	r2, [r3, #176]	; 0xb0

  /* Rx buffer list start address */
  StartAddress += (hfdcan->Init.RxFifo1ElmtsNbr * hfdcan->Init.RxFifo1ElmtSize);
 8005116:	687b      	ldr	r3, [r7, #4]
 8005118:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800511a:	687a      	ldr	r2, [r7, #4]
 800511c:	6cd2      	ldr	r2, [r2, #76]	; 0x4c
 800511e:	fb02 f303 	mul.w	r3, r2, r3
 8005122:	68ba      	ldr	r2, [r7, #8]
 8005124:	4413      	add	r3, r2
 8005126:	60bb      	str	r3, [r7, #8]
  MODIFY_REG(hfdcan->Instance->RXBC, FDCAN_RXBC_RBSA, (StartAddress << FDCAN_RXBC_RBSA_Pos));
 8005128:	687b      	ldr	r3, [r7, #4]
 800512a:	681b      	ldr	r3, [r3, #0]
 800512c:	f8d3 20ac 	ldr.w	r2, [r3, #172]	; 0xac
 8005130:	4b62      	ldr	r3, [pc, #392]	; (80052bc <FDCAN_CalcultateRamBlockAddresses+0x2b4>)
 8005132:	4013      	ands	r3, r2
 8005134:	68ba      	ldr	r2, [r7, #8]
 8005136:	0091      	lsls	r1, r2, #2
 8005138:	687a      	ldr	r2, [r7, #4]
 800513a:	6812      	ldr	r2, [r2, #0]
 800513c:	430b      	orrs	r3, r1
 800513e:	f8c2 30ac 	str.w	r3, [r2, #172]	; 0xac

  /* Tx event FIFO start address */
  StartAddress += (hfdcan->Init.RxBuffersNbr * hfdcan->Init.RxBufferSize);
 8005142:	687b      	ldr	r3, [r7, #4]
 8005144:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8005146:	687a      	ldr	r2, [r7, #4]
 8005148:	6d52      	ldr	r2, [r2, #84]	; 0x54
 800514a:	fb02 f303 	mul.w	r3, r2, r3
 800514e:	68ba      	ldr	r2, [r7, #8]
 8005150:	4413      	add	r3, r2
 8005152:	60bb      	str	r3, [r7, #8]
  MODIFY_REG(hfdcan->Instance->TXEFC, FDCAN_TXEFC_EFSA, (StartAddress << FDCAN_TXEFC_EFSA_Pos));
 8005154:	687b      	ldr	r3, [r7, #4]
 8005156:	681b      	ldr	r3, [r3, #0]
 8005158:	f8d3 20f0 	ldr.w	r2, [r3, #240]	; 0xf0
 800515c:	4b57      	ldr	r3, [pc, #348]	; (80052bc <FDCAN_CalcultateRamBlockAddresses+0x2b4>)
 800515e:	4013      	ands	r3, r2
 8005160:	68ba      	ldr	r2, [r7, #8]
 8005162:	0091      	lsls	r1, r2, #2
 8005164:	687a      	ldr	r2, [r7, #4]
 8005166:	6812      	ldr	r2, [r2, #0]
 8005168:	430b      	orrs	r3, r1
 800516a:	f8c2 30f0 	str.w	r3, [r2, #240]	; 0xf0

  /* Tx event FIFO elements number */
  MODIFY_REG(hfdcan->Instance->TXEFC, FDCAN_TXEFC_EFS, (hfdcan->Init.TxEventsNbr << FDCAN_TXEFC_EFS_Pos));
 800516e:	687b      	ldr	r3, [r7, #4]
 8005170:	681b      	ldr	r3, [r3, #0]
 8005172:	f8d3 30f0 	ldr.w	r3, [r3, #240]	; 0xf0
 8005176:	f423 117c 	bic.w	r1, r3, #4128768	; 0x3f0000
 800517a:	687b      	ldr	r3, [r7, #4]
 800517c:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800517e:	041a      	lsls	r2, r3, #16
 8005180:	687b      	ldr	r3, [r7, #4]
 8005182:	681b      	ldr	r3, [r3, #0]
 8005184:	430a      	orrs	r2, r1
 8005186:	f8c3 20f0 	str.w	r2, [r3, #240]	; 0xf0

  /* Tx buffer list start address */
  StartAddress += (hfdcan->Init.TxEventsNbr * 2U);
 800518a:	687b      	ldr	r3, [r7, #4]
 800518c:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800518e:	005b      	lsls	r3, r3, #1
 8005190:	68ba      	ldr	r2, [r7, #8]
 8005192:	4413      	add	r3, r2
 8005194:	60bb      	str	r3, [r7, #8]
  MODIFY_REG(hfdcan->Instance->TXBC, FDCAN_TXBC_TBSA, (StartAddress << FDCAN_TXBC_TBSA_Pos));
 8005196:	687b      	ldr	r3, [r7, #4]
 8005198:	681b      	ldr	r3, [r3, #0]
 800519a:	f8d3 20c0 	ldr.w	r2, [r3, #192]	; 0xc0
 800519e:	4b47      	ldr	r3, [pc, #284]	; (80052bc <FDCAN_CalcultateRamBlockAddresses+0x2b4>)
 80051a0:	4013      	ands	r3, r2
 80051a2:	68ba      	ldr	r2, [r7, #8]
 80051a4:	0091      	lsls	r1, r2, #2
 80051a6:	687a      	ldr	r2, [r7, #4]
 80051a8:	6812      	ldr	r2, [r2, #0]
 80051aa:	430b      	orrs	r3, r1
 80051ac:	f8c2 30c0 	str.w	r3, [r2, #192]	; 0xc0

  /* Dedicated Tx buffers number */
  MODIFY_REG(hfdcan->Instance->TXBC, FDCAN_TXBC_NDTB, (hfdcan->Init.TxBuffersNbr << FDCAN_TXBC_NDTB_Pos));
 80051b0:	687b      	ldr	r3, [r7, #4]
 80051b2:	681b      	ldr	r3, [r3, #0]
 80051b4:	f8d3 30c0 	ldr.w	r3, [r3, #192]	; 0xc0
 80051b8:	f423 117c 	bic.w	r1, r3, #4128768	; 0x3f0000
 80051bc:	687b      	ldr	r3, [r7, #4]
 80051be:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80051c0:	041a      	lsls	r2, r3, #16
 80051c2:	687b      	ldr	r3, [r7, #4]
 80051c4:	681b      	ldr	r3, [r3, #0]
 80051c6:	430a      	orrs	r2, r1
 80051c8:	f8c3 20c0 	str.w	r2, [r3, #192]	; 0xc0

  /* Tx FIFO/queue elements number */
  MODIFY_REG(hfdcan->Instance->TXBC, FDCAN_TXBC_TFQS, (hfdcan->Init.TxFifoQueueElmtsNbr << FDCAN_TXBC_TFQS_Pos));
 80051cc:	687b      	ldr	r3, [r7, #4]
 80051ce:	681b      	ldr	r3, [r3, #0]
 80051d0:	f8d3 30c0 	ldr.w	r3, [r3, #192]	; 0xc0
 80051d4:	f023 517c 	bic.w	r1, r3, #1056964608	; 0x3f000000
 80051d8:	687b      	ldr	r3, [r7, #4]
 80051da:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80051dc:	061a      	lsls	r2, r3, #24
 80051de:	687b      	ldr	r3, [r7, #4]
 80051e0:	681b      	ldr	r3, [r3, #0]
 80051e2:	430a      	orrs	r2, r1
 80051e4:	f8c3 20c0 	str.w	r2, [r3, #192]	; 0xc0

  hfdcan->msgRam.StandardFilterSA = SRAMCAN_BASE + (hfdcan->Init.MessageRAMOffset * 4U);
 80051e8:	687b      	ldr	r3, [r7, #4]
 80051ea:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 80051ec:	4b34      	ldr	r3, [pc, #208]	; (80052c0 <FDCAN_CalcultateRamBlockAddresses+0x2b8>)
 80051ee:	4413      	add	r3, r2
 80051f0:	009a      	lsls	r2, r3, #2
 80051f2:	687b      	ldr	r3, [r7, #4]
 80051f4:	66da      	str	r2, [r3, #108]	; 0x6c
  hfdcan->msgRam.ExtendedFilterSA = hfdcan->msgRam.StandardFilterSA + (hfdcan->Init.StdFiltersNbr * 4U);
 80051f6:	687b      	ldr	r3, [r7, #4]
 80051f8:	6eda      	ldr	r2, [r3, #108]	; 0x6c
 80051fa:	687b      	ldr	r3, [r7, #4]
 80051fc:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80051fe:	009b      	lsls	r3, r3, #2
 8005200:	441a      	add	r2, r3
 8005202:	687b      	ldr	r3, [r7, #4]
 8005204:	671a      	str	r2, [r3, #112]	; 0x70
  hfdcan->msgRam.RxFIFO0SA = hfdcan->msgRam.ExtendedFilterSA + (hfdcan->Init.ExtFiltersNbr * 2U * 4U);
 8005206:	687b      	ldr	r3, [r7, #4]
 8005208:	6f1a      	ldr	r2, [r3, #112]	; 0x70
 800520a:	687b      	ldr	r3, [r7, #4]
 800520c:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800520e:	00db      	lsls	r3, r3, #3
 8005210:	441a      	add	r2, r3
 8005212:	687b      	ldr	r3, [r7, #4]
 8005214:	675a      	str	r2, [r3, #116]	; 0x74
  hfdcan->msgRam.RxFIFO1SA = hfdcan->msgRam.RxFIFO0SA + (hfdcan->Init.RxFifo0ElmtsNbr * hfdcan->Init.RxFifo0ElmtSize * 4U);
 8005216:	687b      	ldr	r3, [r7, #4]
 8005218:	6f5a      	ldr	r2, [r3, #116]	; 0x74
 800521a:	687b      	ldr	r3, [r7, #4]
 800521c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800521e:	6879      	ldr	r1, [r7, #4]
 8005220:	6c49      	ldr	r1, [r1, #68]	; 0x44
 8005222:	fb01 f303 	mul.w	r3, r1, r3
 8005226:	009b      	lsls	r3, r3, #2
 8005228:	441a      	add	r2, r3
 800522a:	687b      	ldr	r3, [r7, #4]
 800522c:	679a      	str	r2, [r3, #120]	; 0x78
  hfdcan->msgRam.RxBufferSA = hfdcan->msgRam.RxFIFO1SA + (hfdcan->Init.RxFifo1ElmtsNbr * hfdcan->Init.RxFifo1ElmtSize * 4U);
 800522e:	687b      	ldr	r3, [r7, #4]
 8005230:	6f9a      	ldr	r2, [r3, #120]	; 0x78
 8005232:	687b      	ldr	r3, [r7, #4]
 8005234:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8005236:	6879      	ldr	r1, [r7, #4]
 8005238:	6cc9      	ldr	r1, [r1, #76]	; 0x4c
 800523a:	fb01 f303 	mul.w	r3, r1, r3
 800523e:	009b      	lsls	r3, r3, #2
 8005240:	441a      	add	r2, r3
 8005242:	687b      	ldr	r3, [r7, #4]
 8005244:	67da      	str	r2, [r3, #124]	; 0x7c
  hfdcan->msgRam.TxEventFIFOSA = hfdcan->msgRam.RxBufferSA + (hfdcan->Init.RxBuffersNbr * hfdcan->Init.RxBufferSize * 4U);
 8005246:	687b      	ldr	r3, [r7, #4]
 8005248:	6fda      	ldr	r2, [r3, #124]	; 0x7c
 800524a:	687b      	ldr	r3, [r7, #4]
 800524c:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800524e:	6879      	ldr	r1, [r7, #4]
 8005250:	6d49      	ldr	r1, [r1, #84]	; 0x54
 8005252:	fb01 f303 	mul.w	r3, r1, r3
 8005256:	009b      	lsls	r3, r3, #2
 8005258:	441a      	add	r2, r3
 800525a:	687b      	ldr	r3, [r7, #4]
 800525c:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
  hfdcan->msgRam.TxBufferSA = hfdcan->msgRam.TxEventFIFOSA + (hfdcan->Init.TxEventsNbr * 2U * 4U);
 8005260:	687b      	ldr	r3, [r7, #4]
 8005262:	f8d3 2080 	ldr.w	r2, [r3, #128]	; 0x80
 8005266:	687b      	ldr	r3, [r7, #4]
 8005268:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800526a:	00db      	lsls	r3, r3, #3
 800526c:	441a      	add	r2, r3
 800526e:	687b      	ldr	r3, [r7, #4]
 8005270:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
  hfdcan->msgRam.TxFIFOQSA = hfdcan->msgRam.TxBufferSA + (hfdcan->Init.TxBuffersNbr * hfdcan->Init.TxElmtSize * 4U);
 8005274:	687b      	ldr	r3, [r7, #4]
 8005276:	f8d3 2084 	ldr.w	r2, [r3, #132]	; 0x84
 800527a:	687b      	ldr	r3, [r7, #4]
 800527c:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800527e:	6879      	ldr	r1, [r7, #4]
 8005280:	6e89      	ldr	r1, [r1, #104]	; 0x68
 8005282:	fb01 f303 	mul.w	r3, r1, r3
 8005286:	009b      	lsls	r3, r3, #2
 8005288:	441a      	add	r2, r3
 800528a:	687b      	ldr	r3, [r7, #4]
 800528c:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88

  hfdcan->msgRam.EndAddress = hfdcan->msgRam.TxFIFOQSA + (hfdcan->Init.TxFifoQueueElmtsNbr * hfdcan->Init.TxElmtSize * 4U);
 8005290:	687b      	ldr	r3, [r7, #4]
 8005292:	f8d3 2088 	ldr.w	r2, [r3, #136]	; 0x88
 8005296:	687b      	ldr	r3, [r7, #4]
 8005298:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800529a:	6879      	ldr	r1, [r7, #4]
 800529c:	6e89      	ldr	r1, [r1, #104]	; 0x68
 800529e:	fb01 f303 	mul.w	r3, r1, r3
 80052a2:	009b      	lsls	r3, r3, #2
 80052a4:	441a      	add	r2, r3
 80052a6:	687b      	ldr	r3, [r7, #4]
 80052a8:	f8c3 2090 	str.w	r2, [r3, #144]	; 0x90

  if (hfdcan->msgRam.EndAddress > FDCAN_MESSAGE_RAM_END_ADDRESS) /* Last address of the Message RAM */
 80052ac:	687b      	ldr	r3, [r7, #4]
 80052ae:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80052b2:	4a04      	ldr	r2, [pc, #16]	; (80052c4 <FDCAN_CalcultateRamBlockAddresses+0x2bc>)
 80052b4:	4293      	cmp	r3, r2
 80052b6:	d915      	bls.n	80052e4 <FDCAN_CalcultateRamBlockAddresses+0x2dc>
 80052b8:	e006      	b.n	80052c8 <FDCAN_CalcultateRamBlockAddresses+0x2c0>
 80052ba:	bf00      	nop
 80052bc:	ffff0003 	.word	0xffff0003
 80052c0:	10002b00 	.word	0x10002b00
 80052c4:	4000d3fc 	.word	0x4000d3fc
  {
    /* Update error code.
       Message RAM overflow */
    hfdcan->ErrorCode |= HAL_FDCAN_ERROR_PARAM;
 80052c8:	687b      	ldr	r3, [r7, #4]
 80052ca:	f8d3 309c 	ldr.w	r3, [r3, #156]	; 0x9c
 80052ce:	f043 0220 	orr.w	r2, r3, #32
 80052d2:	687b      	ldr	r3, [r7, #4]
 80052d4:	f8c3 209c 	str.w	r2, [r3, #156]	; 0x9c

    /* Change FDCAN state */
    hfdcan->State = HAL_FDCAN_STATE_ERROR;
 80052d8:	687b      	ldr	r3, [r7, #4]
 80052da:	2203      	movs	r2, #3
 80052dc:	f883 2098 	strb.w	r2, [r3, #152]	; 0x98

    return HAL_ERROR;
 80052e0:	2301      	movs	r3, #1
 80052e2:	e010      	b.n	8005306 <FDCAN_CalcultateRamBlockAddresses+0x2fe>
  }
  else
  {
    /* Flush the allocated Message RAM area */
    for (RAMcounter = hfdcan->msgRam.StandardFilterSA; RAMcounter < hfdcan->msgRam.EndAddress; RAMcounter += 4U)
 80052e4:	687b      	ldr	r3, [r7, #4]
 80052e6:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 80052e8:	60fb      	str	r3, [r7, #12]
 80052ea:	e005      	b.n	80052f8 <FDCAN_CalcultateRamBlockAddresses+0x2f0>
    {
      *(uint32_t *)(RAMcounter) = 0x00000000;
 80052ec:	68fb      	ldr	r3, [r7, #12]
 80052ee:	2200      	movs	r2, #0
 80052f0:	601a      	str	r2, [r3, #0]
    for (RAMcounter = hfdcan->msgRam.StandardFilterSA; RAMcounter < hfdcan->msgRam.EndAddress; RAMcounter += 4U)
 80052f2:	68fb      	ldr	r3, [r7, #12]
 80052f4:	3304      	adds	r3, #4
 80052f6:	60fb      	str	r3, [r7, #12]
 80052f8:	687b      	ldr	r3, [r7, #4]
 80052fa:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80052fe:	68fa      	ldr	r2, [r7, #12]
 8005300:	429a      	cmp	r2, r3
 8005302:	d3f3      	bcc.n	80052ec <FDCAN_CalcultateRamBlockAddresses+0x2e4>
    }
  }

  /* Return function status */
  return HAL_OK;
 8005304:	2300      	movs	r3, #0
}
 8005306:	4618      	mov	r0, r3
 8005308:	3714      	adds	r7, #20
 800530a:	46bd      	mov	sp, r7
 800530c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005310:	4770      	bx	lr
 8005312:	bf00      	nop

08005314 <HAL_GPIO_Init>:
  * @param  GPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8005314:	b480      	push	{r7}
 8005316:	b089      	sub	sp, #36	; 0x24
 8005318:	af00      	add	r7, sp, #0
 800531a:	6078      	str	r0, [r7, #4]
 800531c:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00U;
 800531e:	2300      	movs	r3, #0
 8005320:	61fb      	str	r3, [r7, #28]
  EXTI_Core_TypeDef *EXTI_CurrentCPU;

#if defined(DUAL_CORE) && defined(CORE_CM4)
  EXTI_CurrentCPU = EXTI_D2; /* EXTI for CM4 CPU */
#else
  EXTI_CurrentCPU = EXTI_D1; /* EXTI for CM7 CPU */
 8005322:	4b89      	ldr	r3, [pc, #548]	; (8005548 <HAL_GPIO_Init+0x234>)
 8005324:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00U)
 8005326:	e194      	b.n	8005652 <HAL_GPIO_Init+0x33e>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1UL << position);
 8005328:	683b      	ldr	r3, [r7, #0]
 800532a:	681a      	ldr	r2, [r3, #0]
 800532c:	2101      	movs	r1, #1
 800532e:	69fb      	ldr	r3, [r7, #28]
 8005330:	fa01 f303 	lsl.w	r3, r1, r3
 8005334:	4013      	ands	r3, r2
 8005336:	613b      	str	r3, [r7, #16]

    if (iocurrent != 0x00U)
 8005338:	693b      	ldr	r3, [r7, #16]
 800533a:	2b00      	cmp	r3, #0
 800533c:	f000 8186 	beq.w	800564c <HAL_GPIO_Init+0x338>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 8005340:	683b      	ldr	r3, [r7, #0]
 8005342:	685b      	ldr	r3, [r3, #4]
 8005344:	f003 0303 	and.w	r3, r3, #3
 8005348:	2b01      	cmp	r3, #1
 800534a:	d005      	beq.n	8005358 <HAL_GPIO_Init+0x44>
 800534c:	683b      	ldr	r3, [r7, #0]
 800534e:	685b      	ldr	r3, [r3, #4]
 8005350:	f003 0303 	and.w	r3, r3, #3
 8005354:	2b02      	cmp	r3, #2
 8005356:	d130      	bne.n	80053ba <HAL_GPIO_Init+0xa6>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));

        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 8005358:	687b      	ldr	r3, [r7, #4]
 800535a:	689b      	ldr	r3, [r3, #8]
 800535c:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2U));
 800535e:	69fb      	ldr	r3, [r7, #28]
 8005360:	005b      	lsls	r3, r3, #1
 8005362:	2203      	movs	r2, #3
 8005364:	fa02 f303 	lsl.w	r3, r2, r3
 8005368:	43db      	mvns	r3, r3
 800536a:	69ba      	ldr	r2, [r7, #24]
 800536c:	4013      	ands	r3, r2
 800536e:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 8005370:	683b      	ldr	r3, [r7, #0]
 8005372:	68da      	ldr	r2, [r3, #12]
 8005374:	69fb      	ldr	r3, [r7, #28]
 8005376:	005b      	lsls	r3, r3, #1
 8005378:	fa02 f303 	lsl.w	r3, r2, r3
 800537c:	69ba      	ldr	r2, [r7, #24]
 800537e:	4313      	orrs	r3, r2
 8005380:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 8005382:	687b      	ldr	r3, [r7, #4]
 8005384:	69ba      	ldr	r2, [r7, #24]
 8005386:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8005388:	687b      	ldr	r3, [r7, #4]
 800538a:	685b      	ldr	r3, [r3, #4]
 800538c:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 800538e:	2201      	movs	r2, #1
 8005390:	69fb      	ldr	r3, [r7, #28]
 8005392:	fa02 f303 	lsl.w	r3, r2, r3
 8005396:	43db      	mvns	r3, r3
 8005398:	69ba      	ldr	r2, [r7, #24]
 800539a:	4013      	ands	r3, r2
 800539c:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 800539e:	683b      	ldr	r3, [r7, #0]
 80053a0:	685b      	ldr	r3, [r3, #4]
 80053a2:	091b      	lsrs	r3, r3, #4
 80053a4:	f003 0201 	and.w	r2, r3, #1
 80053a8:	69fb      	ldr	r3, [r7, #28]
 80053aa:	fa02 f303 	lsl.w	r3, r2, r3
 80053ae:	69ba      	ldr	r2, [r7, #24]
 80053b0:	4313      	orrs	r3, r2
 80053b2:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 80053b4:	687b      	ldr	r3, [r7, #4]
 80053b6:	69ba      	ldr	r2, [r7, #24]
 80053b8:	605a      	str	r2, [r3, #4]
      }

      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 80053ba:	683b      	ldr	r3, [r7, #0]
 80053bc:	685b      	ldr	r3, [r3, #4]
 80053be:	f003 0303 	and.w	r3, r3, #3
 80053c2:	2b03      	cmp	r3, #3
 80053c4:	d017      	beq.n	80053f6 <HAL_GPIO_Init+0xe2>
      {
       /* Check the Pull parameter */
       assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

      /* Activate the Pull-up or Pull down resistor for the current IO */
      temp = GPIOx->PUPDR;
 80053c6:	687b      	ldr	r3, [r7, #4]
 80053c8:	68db      	ldr	r3, [r3, #12]
 80053ca:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 80053cc:	69fb      	ldr	r3, [r7, #28]
 80053ce:	005b      	lsls	r3, r3, #1
 80053d0:	2203      	movs	r2, #3
 80053d2:	fa02 f303 	lsl.w	r3, r2, r3
 80053d6:	43db      	mvns	r3, r3
 80053d8:	69ba      	ldr	r2, [r7, #24]
 80053da:	4013      	ands	r3, r2
 80053dc:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Pull) << (position * 2U));
 80053de:	683b      	ldr	r3, [r7, #0]
 80053e0:	689a      	ldr	r2, [r3, #8]
 80053e2:	69fb      	ldr	r3, [r7, #28]
 80053e4:	005b      	lsls	r3, r3, #1
 80053e6:	fa02 f303 	lsl.w	r3, r2, r3
 80053ea:	69ba      	ldr	r2, [r7, #24]
 80053ec:	4313      	orrs	r3, r2
 80053ee:	61bb      	str	r3, [r7, #24]
      GPIOx->PUPDR = temp;
 80053f0:	687b      	ldr	r3, [r7, #4]
 80053f2:	69ba      	ldr	r2, [r7, #24]
 80053f4:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 80053f6:	683b      	ldr	r3, [r7, #0]
 80053f8:	685b      	ldr	r3, [r3, #4]
 80053fa:	f003 0303 	and.w	r3, r3, #3
 80053fe:	2b02      	cmp	r3, #2
 8005400:	d123      	bne.n	800544a <HAL_GPIO_Init+0x136>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8005402:	69fb      	ldr	r3, [r7, #28]
 8005404:	08da      	lsrs	r2, r3, #3
 8005406:	687b      	ldr	r3, [r7, #4]
 8005408:	3208      	adds	r2, #8
 800540a:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800540e:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((position & 0x07U) * 4U));
 8005410:	69fb      	ldr	r3, [r7, #28]
 8005412:	f003 0307 	and.w	r3, r3, #7
 8005416:	009b      	lsls	r3, r3, #2
 8005418:	220f      	movs	r2, #15
 800541a:	fa02 f303 	lsl.w	r3, r2, r3
 800541e:	43db      	mvns	r3, r3
 8005420:	69ba      	ldr	r2, [r7, #24]
 8005422:	4013      	ands	r3, r2
 8005424:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07U) * 4U));
 8005426:	683b      	ldr	r3, [r7, #0]
 8005428:	691a      	ldr	r2, [r3, #16]
 800542a:	69fb      	ldr	r3, [r7, #28]
 800542c:	f003 0307 	and.w	r3, r3, #7
 8005430:	009b      	lsls	r3, r3, #2
 8005432:	fa02 f303 	lsl.w	r3, r2, r3
 8005436:	69ba      	ldr	r2, [r7, #24]
 8005438:	4313      	orrs	r3, r2
 800543a:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 800543c:	69fb      	ldr	r3, [r7, #28]
 800543e:	08da      	lsrs	r2, r3, #3
 8005440:	687b      	ldr	r3, [r7, #4]
 8005442:	3208      	adds	r2, #8
 8005444:	69b9      	ldr	r1, [r7, #24]
 8005446:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 800544a:	687b      	ldr	r3, [r7, #4]
 800544c:	681b      	ldr	r3, [r3, #0]
 800544e:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2U));
 8005450:	69fb      	ldr	r3, [r7, #28]
 8005452:	005b      	lsls	r3, r3, #1
 8005454:	2203      	movs	r2, #3
 8005456:	fa02 f303 	lsl.w	r3, r2, r3
 800545a:	43db      	mvns	r3, r3
 800545c:	69ba      	ldr	r2, [r7, #24]
 800545e:	4013      	ands	r3, r2
 8005460:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8005462:	683b      	ldr	r3, [r7, #0]
 8005464:	685b      	ldr	r3, [r3, #4]
 8005466:	f003 0203 	and.w	r2, r3, #3
 800546a:	69fb      	ldr	r3, [r7, #28]
 800546c:	005b      	lsls	r3, r3, #1
 800546e:	fa02 f303 	lsl.w	r3, r2, r3
 8005472:	69ba      	ldr	r2, [r7, #24]
 8005474:	4313      	orrs	r3, r2
 8005476:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 8005478:	687b      	ldr	r3, [r7, #4]
 800547a:	69ba      	ldr	r2, [r7, #24]
 800547c:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 800547e:	683b      	ldr	r3, [r7, #0]
 8005480:	685b      	ldr	r3, [r3, #4]
 8005482:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 8005486:	2b00      	cmp	r3, #0
 8005488:	f000 80e0 	beq.w	800564c <HAL_GPIO_Init+0x338>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 800548c:	4b2f      	ldr	r3, [pc, #188]	; (800554c <HAL_GPIO_Init+0x238>)
 800548e:	f8d3 30f4 	ldr.w	r3, [r3, #244]	; 0xf4
 8005492:	4a2e      	ldr	r2, [pc, #184]	; (800554c <HAL_GPIO_Init+0x238>)
 8005494:	f043 0302 	orr.w	r3, r3, #2
 8005498:	f8c2 30f4 	str.w	r3, [r2, #244]	; 0xf4
 800549c:	4b2b      	ldr	r3, [pc, #172]	; (800554c <HAL_GPIO_Init+0x238>)
 800549e:	f8d3 30f4 	ldr.w	r3, [r3, #244]	; 0xf4
 80054a2:	f003 0302 	and.w	r3, r3, #2
 80054a6:	60fb      	str	r3, [r7, #12]
 80054a8:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 80054aa:	4a29      	ldr	r2, [pc, #164]	; (8005550 <HAL_GPIO_Init+0x23c>)
 80054ac:	69fb      	ldr	r3, [r7, #28]
 80054ae:	089b      	lsrs	r3, r3, #2
 80054b0:	3302      	adds	r3, #2
 80054b2:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80054b6:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FUL << (4U * (position & 0x03U)));
 80054b8:	69fb      	ldr	r3, [r7, #28]
 80054ba:	f003 0303 	and.w	r3, r3, #3
 80054be:	009b      	lsls	r3, r3, #2
 80054c0:	220f      	movs	r2, #15
 80054c2:	fa02 f303 	lsl.w	r3, r2, r3
 80054c6:	43db      	mvns	r3, r3
 80054c8:	69ba      	ldr	r2, [r7, #24]
 80054ca:	4013      	ands	r3, r2
 80054cc:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4U * (position & 0x03U)));
 80054ce:	687b      	ldr	r3, [r7, #4]
 80054d0:	4a20      	ldr	r2, [pc, #128]	; (8005554 <HAL_GPIO_Init+0x240>)
 80054d2:	4293      	cmp	r3, r2
 80054d4:	d052      	beq.n	800557c <HAL_GPIO_Init+0x268>
 80054d6:	687b      	ldr	r3, [r7, #4]
 80054d8:	4a1f      	ldr	r2, [pc, #124]	; (8005558 <HAL_GPIO_Init+0x244>)
 80054da:	4293      	cmp	r3, r2
 80054dc:	d031      	beq.n	8005542 <HAL_GPIO_Init+0x22e>
 80054de:	687b      	ldr	r3, [r7, #4]
 80054e0:	4a1e      	ldr	r2, [pc, #120]	; (800555c <HAL_GPIO_Init+0x248>)
 80054e2:	4293      	cmp	r3, r2
 80054e4:	d02b      	beq.n	800553e <HAL_GPIO_Init+0x22a>
 80054e6:	687b      	ldr	r3, [r7, #4]
 80054e8:	4a1d      	ldr	r2, [pc, #116]	; (8005560 <HAL_GPIO_Init+0x24c>)
 80054ea:	4293      	cmp	r3, r2
 80054ec:	d025      	beq.n	800553a <HAL_GPIO_Init+0x226>
 80054ee:	687b      	ldr	r3, [r7, #4]
 80054f0:	4a1c      	ldr	r2, [pc, #112]	; (8005564 <HAL_GPIO_Init+0x250>)
 80054f2:	4293      	cmp	r3, r2
 80054f4:	d01f      	beq.n	8005536 <HAL_GPIO_Init+0x222>
 80054f6:	687b      	ldr	r3, [r7, #4]
 80054f8:	4a1b      	ldr	r2, [pc, #108]	; (8005568 <HAL_GPIO_Init+0x254>)
 80054fa:	4293      	cmp	r3, r2
 80054fc:	d019      	beq.n	8005532 <HAL_GPIO_Init+0x21e>
 80054fe:	687b      	ldr	r3, [r7, #4]
 8005500:	4a1a      	ldr	r2, [pc, #104]	; (800556c <HAL_GPIO_Init+0x258>)
 8005502:	4293      	cmp	r3, r2
 8005504:	d013      	beq.n	800552e <HAL_GPIO_Init+0x21a>
 8005506:	687b      	ldr	r3, [r7, #4]
 8005508:	4a19      	ldr	r2, [pc, #100]	; (8005570 <HAL_GPIO_Init+0x25c>)
 800550a:	4293      	cmp	r3, r2
 800550c:	d00d      	beq.n	800552a <HAL_GPIO_Init+0x216>
 800550e:	687b      	ldr	r3, [r7, #4]
 8005510:	4a18      	ldr	r2, [pc, #96]	; (8005574 <HAL_GPIO_Init+0x260>)
 8005512:	4293      	cmp	r3, r2
 8005514:	d007      	beq.n	8005526 <HAL_GPIO_Init+0x212>
 8005516:	687b      	ldr	r3, [r7, #4]
 8005518:	4a17      	ldr	r2, [pc, #92]	; (8005578 <HAL_GPIO_Init+0x264>)
 800551a:	4293      	cmp	r3, r2
 800551c:	d101      	bne.n	8005522 <HAL_GPIO_Init+0x20e>
 800551e:	2309      	movs	r3, #9
 8005520:	e02d      	b.n	800557e <HAL_GPIO_Init+0x26a>
 8005522:	230a      	movs	r3, #10
 8005524:	e02b      	b.n	800557e <HAL_GPIO_Init+0x26a>
 8005526:	2308      	movs	r3, #8
 8005528:	e029      	b.n	800557e <HAL_GPIO_Init+0x26a>
 800552a:	2307      	movs	r3, #7
 800552c:	e027      	b.n	800557e <HAL_GPIO_Init+0x26a>
 800552e:	2306      	movs	r3, #6
 8005530:	e025      	b.n	800557e <HAL_GPIO_Init+0x26a>
 8005532:	2305      	movs	r3, #5
 8005534:	e023      	b.n	800557e <HAL_GPIO_Init+0x26a>
 8005536:	2304      	movs	r3, #4
 8005538:	e021      	b.n	800557e <HAL_GPIO_Init+0x26a>
 800553a:	2303      	movs	r3, #3
 800553c:	e01f      	b.n	800557e <HAL_GPIO_Init+0x26a>
 800553e:	2302      	movs	r3, #2
 8005540:	e01d      	b.n	800557e <HAL_GPIO_Init+0x26a>
 8005542:	2301      	movs	r3, #1
 8005544:	e01b      	b.n	800557e <HAL_GPIO_Init+0x26a>
 8005546:	bf00      	nop
 8005548:	58000080 	.word	0x58000080
 800554c:	58024400 	.word	0x58024400
 8005550:	58000400 	.word	0x58000400
 8005554:	58020000 	.word	0x58020000
 8005558:	58020400 	.word	0x58020400
 800555c:	58020800 	.word	0x58020800
 8005560:	58020c00 	.word	0x58020c00
 8005564:	58021000 	.word	0x58021000
 8005568:	58021400 	.word	0x58021400
 800556c:	58021800 	.word	0x58021800
 8005570:	58021c00 	.word	0x58021c00
 8005574:	58022000 	.word	0x58022000
 8005578:	58022400 	.word	0x58022400
 800557c:	2300      	movs	r3, #0
 800557e:	69fa      	ldr	r2, [r7, #28]
 8005580:	f002 0203 	and.w	r2, r2, #3
 8005584:	0092      	lsls	r2, r2, #2
 8005586:	4093      	lsls	r3, r2
 8005588:	69ba      	ldr	r2, [r7, #24]
 800558a:	4313      	orrs	r3, r2
 800558c:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 800558e:	4938      	ldr	r1, [pc, #224]	; (8005670 <HAL_GPIO_Init+0x35c>)
 8005590:	69fb      	ldr	r3, [r7, #28]
 8005592:	089b      	lsrs	r3, r3, #2
 8005594:	3302      	adds	r3, #2
 8005596:	69ba      	ldr	r2, [r7, #24]
 8005598:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 800559c:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 80055a0:	681b      	ldr	r3, [r3, #0]
 80055a2:	61bb      	str	r3, [r7, #24]
        temp &= ~(iocurrent);
 80055a4:	693b      	ldr	r3, [r7, #16]
 80055a6:	43db      	mvns	r3, r3
 80055a8:	69ba      	ldr	r2, [r7, #24]
 80055aa:	4013      	ands	r3, r2
 80055ac:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 80055ae:	683b      	ldr	r3, [r7, #0]
 80055b0:	685b      	ldr	r3, [r3, #4]
 80055b2:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 80055b6:	2b00      	cmp	r3, #0
 80055b8:	d003      	beq.n	80055c2 <HAL_GPIO_Init+0x2ae>
        {
          temp |= iocurrent;
 80055ba:	69ba      	ldr	r2, [r7, #24]
 80055bc:	693b      	ldr	r3, [r7, #16]
 80055be:	4313      	orrs	r3, r2
 80055c0:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR1 = temp;
 80055c2:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 80055c6:	69bb      	ldr	r3, [r7, #24]
 80055c8:	6013      	str	r3, [r2, #0]

        temp = EXTI->FTSR1;
 80055ca:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 80055ce:	685b      	ldr	r3, [r3, #4]
 80055d0:	61bb      	str	r3, [r7, #24]
        temp &= ~(iocurrent);
 80055d2:	693b      	ldr	r3, [r7, #16]
 80055d4:	43db      	mvns	r3, r3
 80055d6:	69ba      	ldr	r2, [r7, #24]
 80055d8:	4013      	ands	r3, r2
 80055da:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 80055dc:	683b      	ldr	r3, [r7, #0]
 80055de:	685b      	ldr	r3, [r3, #4]
 80055e0:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 80055e4:	2b00      	cmp	r3, #0
 80055e6:	d003      	beq.n	80055f0 <HAL_GPIO_Init+0x2dc>
        {
          temp |= iocurrent;
 80055e8:	69ba      	ldr	r2, [r7, #24]
 80055ea:	693b      	ldr	r3, [r7, #16]
 80055ec:	4313      	orrs	r3, r2
 80055ee:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR1 = temp;
 80055f0:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 80055f4:	69bb      	ldr	r3, [r7, #24]
 80055f6:	6053      	str	r3, [r2, #4]

        temp = EXTI_CurrentCPU->EMR1;
 80055f8:	697b      	ldr	r3, [r7, #20]
 80055fa:	685b      	ldr	r3, [r3, #4]
 80055fc:	61bb      	str	r3, [r7, #24]
        temp &= ~(iocurrent);
 80055fe:	693b      	ldr	r3, [r7, #16]
 8005600:	43db      	mvns	r3, r3
 8005602:	69ba      	ldr	r2, [r7, #24]
 8005604:	4013      	ands	r3, r2
 8005606:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 8005608:	683b      	ldr	r3, [r7, #0]
 800560a:	685b      	ldr	r3, [r3, #4]
 800560c:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8005610:	2b00      	cmp	r3, #0
 8005612:	d003      	beq.n	800561c <HAL_GPIO_Init+0x308>
        {
          temp |= iocurrent;
 8005614:	69ba      	ldr	r2, [r7, #24]
 8005616:	693b      	ldr	r3, [r7, #16]
 8005618:	4313      	orrs	r3, r2
 800561a:	61bb      	str	r3, [r7, #24]
        }
        EXTI_CurrentCPU->EMR1 = temp;
 800561c:	697b      	ldr	r3, [r7, #20]
 800561e:	69ba      	ldr	r2, [r7, #24]
 8005620:	605a      	str	r2, [r3, #4]

        /* Clear EXTI line configuration */
        temp = EXTI_CurrentCPU->IMR1;
 8005622:	697b      	ldr	r3, [r7, #20]
 8005624:	681b      	ldr	r3, [r3, #0]
 8005626:	61bb      	str	r3, [r7, #24]
        temp &= ~(iocurrent);
 8005628:	693b      	ldr	r3, [r7, #16]
 800562a:	43db      	mvns	r3, r3
 800562c:	69ba      	ldr	r2, [r7, #24]
 800562e:	4013      	ands	r3, r2
 8005630:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 8005632:	683b      	ldr	r3, [r7, #0]
 8005634:	685b      	ldr	r3, [r3, #4]
 8005636:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 800563a:	2b00      	cmp	r3, #0
 800563c:	d003      	beq.n	8005646 <HAL_GPIO_Init+0x332>
        {
          temp |= iocurrent;
 800563e:	69ba      	ldr	r2, [r7, #24]
 8005640:	693b      	ldr	r3, [r7, #16]
 8005642:	4313      	orrs	r3, r2
 8005644:	61bb      	str	r3, [r7, #24]
        }
        EXTI_CurrentCPU->IMR1 = temp;
 8005646:	697b      	ldr	r3, [r7, #20]
 8005648:	69ba      	ldr	r2, [r7, #24]
 800564a:	601a      	str	r2, [r3, #0]
      }
    }

    position++;
 800564c:	69fb      	ldr	r3, [r7, #28]
 800564e:	3301      	adds	r3, #1
 8005650:	61fb      	str	r3, [r7, #28]
  while (((GPIO_Init->Pin) >> position) != 0x00U)
 8005652:	683b      	ldr	r3, [r7, #0]
 8005654:	681a      	ldr	r2, [r3, #0]
 8005656:	69fb      	ldr	r3, [r7, #28]
 8005658:	fa22 f303 	lsr.w	r3, r2, r3
 800565c:	2b00      	cmp	r3, #0
 800565e:	f47f ae63 	bne.w	8005328 <HAL_GPIO_Init+0x14>
  }
}
 8005662:	bf00      	nop
 8005664:	bf00      	nop
 8005666:	3724      	adds	r7, #36	; 0x24
 8005668:	46bd      	mov	sp, r7
 800566a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800566e:	4770      	bx	lr
 8005670:	58000400 	.word	0x58000400

08005674 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8005674:	b480      	push	{r7}
 8005676:	b083      	sub	sp, #12
 8005678:	af00      	add	r7, sp, #0
 800567a:	6078      	str	r0, [r7, #4]
 800567c:	460b      	mov	r3, r1
 800567e:	807b      	strh	r3, [r7, #2]
 8005680:	4613      	mov	r3, r2
 8005682:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 8005684:	787b      	ldrb	r3, [r7, #1]
 8005686:	2b00      	cmp	r3, #0
 8005688:	d003      	beq.n	8005692 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 800568a:	887a      	ldrh	r2, [r7, #2]
 800568c:	687b      	ldr	r3, [r7, #4]
 800568e:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << GPIO_NUMBER;
  }
}
 8005690:	e003      	b.n	800569a <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << GPIO_NUMBER;
 8005692:	887b      	ldrh	r3, [r7, #2]
 8005694:	041a      	lsls	r2, r3, #16
 8005696:	687b      	ldr	r3, [r7, #4]
 8005698:	619a      	str	r2, [r3, #24]
}
 800569a:	bf00      	nop
 800569c:	370c      	adds	r7, #12
 800569e:	46bd      	mov	sp, r7
 80056a0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80056a4:	4770      	bx	lr
	...

080056a8 <HAL_HSEM_FastTake>:
  * @brief  Fast Take a semaphore with 1 Step mode.
  * @param  SemID: semaphore ID from 0 to 31
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_HSEM_FastTake(uint32_t SemID)
{
 80056a8:	b480      	push	{r7}
 80056aa:	b083      	sub	sp, #12
 80056ac:	af00      	add	r7, sp, #0
 80056ae:	6078      	str	r0, [r7, #4]
    /*take success when MasterID match and take bit set*/
    return HAL_OK;
  }
#else  
  /* Read the RLR register to take the semaphore */
  if (HSEM->RLR[SemID] == (HSEM_CR_COREID_CURRENT | HSEM_RLR_LOCK))
 80056b0:	4a08      	ldr	r2, [pc, #32]	; (80056d4 <HAL_HSEM_FastTake+0x2c>)
 80056b2:	687b      	ldr	r3, [r7, #4]
 80056b4:	3320      	adds	r3, #32
 80056b6:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80056ba:	4a07      	ldr	r2, [pc, #28]	; (80056d8 <HAL_HSEM_FastTake+0x30>)
 80056bc:	4293      	cmp	r3, r2
 80056be:	d101      	bne.n	80056c4 <HAL_HSEM_FastTake+0x1c>
  {
    /*take success when MasterID match and take bit set*/
    return HAL_OK;
 80056c0:	2300      	movs	r3, #0
 80056c2:	e000      	b.n	80056c6 <HAL_HSEM_FastTake+0x1e>
  }
#endif

  /* Semaphore take fails */
  return HAL_ERROR;
 80056c4:	2301      	movs	r3, #1
}
 80056c6:	4618      	mov	r0, r3
 80056c8:	370c      	adds	r7, #12
 80056ca:	46bd      	mov	sp, r7
 80056cc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80056d0:	4770      	bx	lr
 80056d2:	bf00      	nop
 80056d4:	58026400 	.word	0x58026400
 80056d8:	80000300 	.word	0x80000300

080056dc <HAL_HSEM_Release>:
  * @param  SemID: semaphore ID from 0 to 31
  * @param  ProcessID: Process ID from 0 to 255
  * @retval None
  */
void  HAL_HSEM_Release(uint32_t SemID, uint32_t ProcessID)
{
 80056dc:	b480      	push	{r7}
 80056de:	b083      	sub	sp, #12
 80056e0:	af00      	add	r7, sp, #0
 80056e2:	6078      	str	r0, [r7, #4]
 80056e4:	6039      	str	r1, [r7, #0]

  /* Clear the semaphore by writing to the R register : the MasterID , the processID and take bit = 0  */
#if  USE_MULTI_CORE_SHARED_CODE != 0U
  HSEM->R[SemID] = (ProcessID | ((HAL_GetCurrentCPUID() << POSITION_VAL(HSEM_R_MASTERID)) & HSEM_R_MASTERID));
#else
  HSEM->R[SemID] = (ProcessID | HSEM_CR_COREID_CURRENT);
 80056e6:	4906      	ldr	r1, [pc, #24]	; (8005700 <HAL_HSEM_Release+0x24>)
 80056e8:	683b      	ldr	r3, [r7, #0]
 80056ea:	f443 7240 	orr.w	r2, r3, #768	; 0x300
 80056ee:	687b      	ldr	r3, [r7, #4]
 80056f0:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
#endif

}
 80056f4:	bf00      	nop
 80056f6:	370c      	adds	r7, #12
 80056f8:	46bd      	mov	sp, r7
 80056fa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80056fe:	4770      	bx	lr
 8005700:	58026400 	.word	0x58026400

08005704 <HAL_PWREx_ConfigSupply>:
  *         PWR_SMPS_2V5_SUPPLIES_EXT are used only for lines that supports SMPS
  *         regulator.
  * @retval HAL status.
  */
HAL_StatusTypeDef HAL_PWREx_ConfigSupply (uint32_t SupplySource)
{
 8005704:	b580      	push	{r7, lr}
 8005706:	b084      	sub	sp, #16
 8005708:	af00      	add	r7, sp, #0
 800570a:	6078      	str	r0, [r7, #4]

  /* Check if supply source was configured */
#if defined (PWR_FLAG_SCUEN)
  if (__HAL_PWR_GET_FLAG (PWR_FLAG_SCUEN) == 0U)
#else
  if ((PWR->CR3 & (PWR_CR3_SMPSEN | PWR_CR3_LDOEN | PWR_CR3_BYPASS)) != (PWR_CR3_SMPSEN | PWR_CR3_LDOEN))
 800570c:	4b29      	ldr	r3, [pc, #164]	; (80057b4 <HAL_PWREx_ConfigSupply+0xb0>)
 800570e:	68db      	ldr	r3, [r3, #12]
 8005710:	f003 0307 	and.w	r3, r3, #7
 8005714:	2b06      	cmp	r3, #6
 8005716:	d00a      	beq.n	800572e <HAL_PWREx_ConfigSupply+0x2a>
#endif /* defined (PWR_FLAG_SCUEN) */
  {
    /* Check supply configuration */
    if ((PWR->CR3 & PWR_SUPPLY_CONFIG_MASK) != SupplySource)
 8005718:	4b26      	ldr	r3, [pc, #152]	; (80057b4 <HAL_PWREx_ConfigSupply+0xb0>)
 800571a:	68db      	ldr	r3, [r3, #12]
 800571c:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8005720:	687a      	ldr	r2, [r7, #4]
 8005722:	429a      	cmp	r2, r3
 8005724:	d001      	beq.n	800572a <HAL_PWREx_ConfigSupply+0x26>
    {
      /* Supply configuration update locked, can't apply a new supply config */
      return HAL_ERROR;
 8005726:	2301      	movs	r3, #1
 8005728:	e040      	b.n	80057ac <HAL_PWREx_ConfigSupply+0xa8>
    else
    {
      /* Supply configuration update locked, but new supply configuration
         matches with old supply configuration : nothing to do
      */
      return HAL_OK;
 800572a:	2300      	movs	r3, #0
 800572c:	e03e      	b.n	80057ac <HAL_PWREx_ConfigSupply+0xa8>
    }
  }

  /* Set the power supply configuration */
  MODIFY_REG (PWR->CR3, PWR_SUPPLY_CONFIG_MASK, SupplySource);
 800572e:	4b21      	ldr	r3, [pc, #132]	; (80057b4 <HAL_PWREx_ConfigSupply+0xb0>)
 8005730:	68db      	ldr	r3, [r3, #12]
 8005732:	f023 023f 	bic.w	r2, r3, #63	; 0x3f
 8005736:	491f      	ldr	r1, [pc, #124]	; (80057b4 <HAL_PWREx_ConfigSupply+0xb0>)
 8005738:	687b      	ldr	r3, [r7, #4]
 800573a:	4313      	orrs	r3, r2
 800573c:	60cb      	str	r3, [r1, #12]

  /* Get tick */
  tickstart = HAL_GetTick ();
 800573e:	f7fe ff51 	bl	80045e4 <HAL_GetTick>
 8005742:	60f8      	str	r0, [r7, #12]

  /* Wait till voltage level flag is set */
  while (__HAL_PWR_GET_FLAG (PWR_FLAG_ACTVOSRDY) == 0U)
 8005744:	e009      	b.n	800575a <HAL_PWREx_ConfigSupply+0x56>
  {
    if ((HAL_GetTick () - tickstart) > PWR_FLAG_SETTING_DELAY)
 8005746:	f7fe ff4d 	bl	80045e4 <HAL_GetTick>
 800574a:	4602      	mov	r2, r0
 800574c:	68fb      	ldr	r3, [r7, #12]
 800574e:	1ad3      	subs	r3, r2, r3
 8005750:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 8005754:	d901      	bls.n	800575a <HAL_PWREx_ConfigSupply+0x56>
    {
      return HAL_ERROR;
 8005756:	2301      	movs	r3, #1
 8005758:	e028      	b.n	80057ac <HAL_PWREx_ConfigSupply+0xa8>
  while (__HAL_PWR_GET_FLAG (PWR_FLAG_ACTVOSRDY) == 0U)
 800575a:	4b16      	ldr	r3, [pc, #88]	; (80057b4 <HAL_PWREx_ConfigSupply+0xb0>)
 800575c:	685b      	ldr	r3, [r3, #4]
 800575e:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 8005762:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8005766:	d1ee      	bne.n	8005746 <HAL_PWREx_ConfigSupply+0x42>
    }
  }

#if defined (SMPS)
  /* When the SMPS supplies external circuits verify that SDEXTRDY flag is set */
  if ((SupplySource == PWR_SMPS_1V8_SUPPLIES_EXT_AND_LDO) ||
 8005768:	687b      	ldr	r3, [r7, #4]
 800576a:	2b1e      	cmp	r3, #30
 800576c:	d008      	beq.n	8005780 <HAL_PWREx_ConfigSupply+0x7c>
 800576e:	687b      	ldr	r3, [r7, #4]
 8005770:	2b2e      	cmp	r3, #46	; 0x2e
 8005772:	d005      	beq.n	8005780 <HAL_PWREx_ConfigSupply+0x7c>
      (SupplySource == PWR_SMPS_2V5_SUPPLIES_EXT_AND_LDO) ||
 8005774:	687b      	ldr	r3, [r7, #4]
 8005776:	2b1d      	cmp	r3, #29
 8005778:	d002      	beq.n	8005780 <HAL_PWREx_ConfigSupply+0x7c>
      (SupplySource == PWR_SMPS_1V8_SUPPLIES_EXT)         ||
 800577a:	687b      	ldr	r3, [r7, #4]
 800577c:	2b2d      	cmp	r3, #45	; 0x2d
 800577e:	d114      	bne.n	80057aa <HAL_PWREx_ConfigSupply+0xa6>
      (SupplySource == PWR_SMPS_2V5_SUPPLIES_EXT))
  {
    /* Get the current tick number */
    tickstart = HAL_GetTick ();
 8005780:	f7fe ff30 	bl	80045e4 <HAL_GetTick>
 8005784:	60f8      	str	r0, [r7, #12]

    /* Wait till SMPS external supply ready flag is set */
    while (__HAL_PWR_GET_FLAG (PWR_FLAG_SMPSEXTRDY) == 0U)
 8005786:	e009      	b.n	800579c <HAL_PWREx_ConfigSupply+0x98>
    {
      if ((HAL_GetTick () - tickstart) > PWR_FLAG_SETTING_DELAY)
 8005788:	f7fe ff2c 	bl	80045e4 <HAL_GetTick>
 800578c:	4602      	mov	r2, r0
 800578e:	68fb      	ldr	r3, [r7, #12]
 8005790:	1ad3      	subs	r3, r2, r3
 8005792:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 8005796:	d901      	bls.n	800579c <HAL_PWREx_ConfigSupply+0x98>
      {
        return HAL_ERROR;
 8005798:	2301      	movs	r3, #1
 800579a:	e007      	b.n	80057ac <HAL_PWREx_ConfigSupply+0xa8>
    while (__HAL_PWR_GET_FLAG (PWR_FLAG_SMPSEXTRDY) == 0U)
 800579c:	4b05      	ldr	r3, [pc, #20]	; (80057b4 <HAL_PWREx_ConfigSupply+0xb0>)
 800579e:	68db      	ldr	r3, [r3, #12]
 80057a0:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80057a4:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80057a8:	d1ee      	bne.n	8005788 <HAL_PWREx_ConfigSupply+0x84>
      }
    }
  }
#endif /* defined (SMPS) */

  return HAL_OK;
 80057aa:	2300      	movs	r3, #0
}
 80057ac:	4618      	mov	r0, r3
 80057ae:	3710      	adds	r7, #16
 80057b0:	46bd      	mov	sp, r7
 80057b2:	bd80      	pop	{r7, pc}
 80057b4:	58024800 	.word	0x58024800

080057b8 <HAL_RCC_OscConfig>:
  *         supported by this function. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 80057b8:	b580      	push	{r7, lr}
 80057ba:	b08c      	sub	sp, #48	; 0x30
 80057bc:	af00      	add	r7, sp, #0
 80057be:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t temp1_pllckcfg, temp2_pllckcfg;

    /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 80057c0:	687b      	ldr	r3, [r7, #4]
 80057c2:	2b00      	cmp	r3, #0
 80057c4:	d102      	bne.n	80057cc <HAL_RCC_OscConfig+0x14>
  {
    return HAL_ERROR;
 80057c6:	2301      	movs	r3, #1
 80057c8:	f000 bc1d 	b.w	8006006 <HAL_RCC_OscConfig+0x84e>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 80057cc:	687b      	ldr	r3, [r7, #4]
 80057ce:	681b      	ldr	r3, [r3, #0]
 80057d0:	f003 0301 	and.w	r3, r3, #1
 80057d4:	2b00      	cmp	r3, #0
 80057d6:	f000 8087 	beq.w	80058e8 <HAL_RCC_OscConfig+0x130>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    const uint32_t temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 80057da:	4b99      	ldr	r3, [pc, #612]	; (8005a40 <HAL_RCC_OscConfig+0x288>)
 80057dc:	691b      	ldr	r3, [r3, #16]
 80057de:	f003 0338 	and.w	r3, r3, #56	; 0x38
 80057e2:	62fb      	str	r3, [r7, #44]	; 0x2c
    const uint32_t temp_pllckselr = RCC->PLLCKSELR;
 80057e4:	4b96      	ldr	r3, [pc, #600]	; (8005a40 <HAL_RCC_OscConfig+0x288>)
 80057e6:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80057e8:	62bb      	str	r3, [r7, #40]	; 0x28
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if((temp_sysclksrc == RCC_CFGR_SWS_HSE) || ((temp_sysclksrc == RCC_CFGR_SWS_PLL1) && ((temp_pllckselr & RCC_PLLCKSELR_PLLSRC) == RCC_PLLCKSELR_PLLSRC_HSE)))
 80057ea:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80057ec:	2b10      	cmp	r3, #16
 80057ee:	d007      	beq.n	8005800 <HAL_RCC_OscConfig+0x48>
 80057f0:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80057f2:	2b18      	cmp	r3, #24
 80057f4:	d110      	bne.n	8005818 <HAL_RCC_OscConfig+0x60>
 80057f6:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80057f8:	f003 0303 	and.w	r3, r3, #3
 80057fc:	2b02      	cmp	r3, #2
 80057fe:	d10b      	bne.n	8005818 <HAL_RCC_OscConfig+0x60>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8005800:	4b8f      	ldr	r3, [pc, #572]	; (8005a40 <HAL_RCC_OscConfig+0x288>)
 8005802:	681b      	ldr	r3, [r3, #0]
 8005804:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8005808:	2b00      	cmp	r3, #0
 800580a:	d06c      	beq.n	80058e6 <HAL_RCC_OscConfig+0x12e>
 800580c:	687b      	ldr	r3, [r7, #4]
 800580e:	685b      	ldr	r3, [r3, #4]
 8005810:	2b00      	cmp	r3, #0
 8005812:	d168      	bne.n	80058e6 <HAL_RCC_OscConfig+0x12e>
      {
        return HAL_ERROR;
 8005814:	2301      	movs	r3, #1
 8005816:	e3f6      	b.n	8006006 <HAL_RCC_OscConfig+0x84e>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8005818:	687b      	ldr	r3, [r7, #4]
 800581a:	685b      	ldr	r3, [r3, #4]
 800581c:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8005820:	d106      	bne.n	8005830 <HAL_RCC_OscConfig+0x78>
 8005822:	4b87      	ldr	r3, [pc, #540]	; (8005a40 <HAL_RCC_OscConfig+0x288>)
 8005824:	681b      	ldr	r3, [r3, #0]
 8005826:	4a86      	ldr	r2, [pc, #536]	; (8005a40 <HAL_RCC_OscConfig+0x288>)
 8005828:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 800582c:	6013      	str	r3, [r2, #0]
 800582e:	e02e      	b.n	800588e <HAL_RCC_OscConfig+0xd6>
 8005830:	687b      	ldr	r3, [r7, #4]
 8005832:	685b      	ldr	r3, [r3, #4]
 8005834:	2b00      	cmp	r3, #0
 8005836:	d10c      	bne.n	8005852 <HAL_RCC_OscConfig+0x9a>
 8005838:	4b81      	ldr	r3, [pc, #516]	; (8005a40 <HAL_RCC_OscConfig+0x288>)
 800583a:	681b      	ldr	r3, [r3, #0]
 800583c:	4a80      	ldr	r2, [pc, #512]	; (8005a40 <HAL_RCC_OscConfig+0x288>)
 800583e:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8005842:	6013      	str	r3, [r2, #0]
 8005844:	4b7e      	ldr	r3, [pc, #504]	; (8005a40 <HAL_RCC_OscConfig+0x288>)
 8005846:	681b      	ldr	r3, [r3, #0]
 8005848:	4a7d      	ldr	r2, [pc, #500]	; (8005a40 <HAL_RCC_OscConfig+0x288>)
 800584a:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 800584e:	6013      	str	r3, [r2, #0]
 8005850:	e01d      	b.n	800588e <HAL_RCC_OscConfig+0xd6>
 8005852:	687b      	ldr	r3, [r7, #4]
 8005854:	685b      	ldr	r3, [r3, #4]
 8005856:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 800585a:	d10c      	bne.n	8005876 <HAL_RCC_OscConfig+0xbe>
 800585c:	4b78      	ldr	r3, [pc, #480]	; (8005a40 <HAL_RCC_OscConfig+0x288>)
 800585e:	681b      	ldr	r3, [r3, #0]
 8005860:	4a77      	ldr	r2, [pc, #476]	; (8005a40 <HAL_RCC_OscConfig+0x288>)
 8005862:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8005866:	6013      	str	r3, [r2, #0]
 8005868:	4b75      	ldr	r3, [pc, #468]	; (8005a40 <HAL_RCC_OscConfig+0x288>)
 800586a:	681b      	ldr	r3, [r3, #0]
 800586c:	4a74      	ldr	r2, [pc, #464]	; (8005a40 <HAL_RCC_OscConfig+0x288>)
 800586e:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8005872:	6013      	str	r3, [r2, #0]
 8005874:	e00b      	b.n	800588e <HAL_RCC_OscConfig+0xd6>
 8005876:	4b72      	ldr	r3, [pc, #456]	; (8005a40 <HAL_RCC_OscConfig+0x288>)
 8005878:	681b      	ldr	r3, [r3, #0]
 800587a:	4a71      	ldr	r2, [pc, #452]	; (8005a40 <HAL_RCC_OscConfig+0x288>)
 800587c:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8005880:	6013      	str	r3, [r2, #0]
 8005882:	4b6f      	ldr	r3, [pc, #444]	; (8005a40 <HAL_RCC_OscConfig+0x288>)
 8005884:	681b      	ldr	r3, [r3, #0]
 8005886:	4a6e      	ldr	r2, [pc, #440]	; (8005a40 <HAL_RCC_OscConfig+0x288>)
 8005888:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 800588c:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if(RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 800588e:	687b      	ldr	r3, [r7, #4]
 8005890:	685b      	ldr	r3, [r3, #4]
 8005892:	2b00      	cmp	r3, #0
 8005894:	d013      	beq.n	80058be <HAL_RCC_OscConfig+0x106>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8005896:	f7fe fea5 	bl	80045e4 <HAL_GetTick>
 800589a:	6278      	str	r0, [r7, #36]	; 0x24

        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 800589c:	e008      	b.n	80058b0 <HAL_RCC_OscConfig+0xf8>
        {
          if((uint32_t) (HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 800589e:	f7fe fea1 	bl	80045e4 <HAL_GetTick>
 80058a2:	4602      	mov	r2, r0
 80058a4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80058a6:	1ad3      	subs	r3, r2, r3
 80058a8:	2b64      	cmp	r3, #100	; 0x64
 80058aa:	d901      	bls.n	80058b0 <HAL_RCC_OscConfig+0xf8>
          {
            return HAL_TIMEOUT;
 80058ac:	2303      	movs	r3, #3
 80058ae:	e3aa      	b.n	8006006 <HAL_RCC_OscConfig+0x84e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 80058b0:	4b63      	ldr	r3, [pc, #396]	; (8005a40 <HAL_RCC_OscConfig+0x288>)
 80058b2:	681b      	ldr	r3, [r3, #0]
 80058b4:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80058b8:	2b00      	cmp	r3, #0
 80058ba:	d0f0      	beq.n	800589e <HAL_RCC_OscConfig+0xe6>
 80058bc:	e014      	b.n	80058e8 <HAL_RCC_OscConfig+0x130>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80058be:	f7fe fe91 	bl	80045e4 <HAL_GetTick>
 80058c2:	6278      	str	r0, [r7, #36]	; 0x24

        /* Wait till HSE is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U)
 80058c4:	e008      	b.n	80058d8 <HAL_RCC_OscConfig+0x120>
        {
          if((uint32_t) (HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 80058c6:	f7fe fe8d 	bl	80045e4 <HAL_GetTick>
 80058ca:	4602      	mov	r2, r0
 80058cc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80058ce:	1ad3      	subs	r3, r2, r3
 80058d0:	2b64      	cmp	r3, #100	; 0x64
 80058d2:	d901      	bls.n	80058d8 <HAL_RCC_OscConfig+0x120>
          {
            return HAL_TIMEOUT;
 80058d4:	2303      	movs	r3, #3
 80058d6:	e396      	b.n	8006006 <HAL_RCC_OscConfig+0x84e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U)
 80058d8:	4b59      	ldr	r3, [pc, #356]	; (8005a40 <HAL_RCC_OscConfig+0x288>)
 80058da:	681b      	ldr	r3, [r3, #0]
 80058dc:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80058e0:	2b00      	cmp	r3, #0
 80058e2:	d1f0      	bne.n	80058c6 <HAL_RCC_OscConfig+0x10e>
 80058e4:	e000      	b.n	80058e8 <HAL_RCC_OscConfig+0x130>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80058e6:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 80058e8:	687b      	ldr	r3, [r7, #4]
 80058ea:	681b      	ldr	r3, [r3, #0]
 80058ec:	f003 0302 	and.w	r3, r3, #2
 80058f0:	2b00      	cmp	r3, #0
 80058f2:	f000 80cb 	beq.w	8005a8c <HAL_RCC_OscConfig+0x2d4>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSICALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* When the HSI is used as system clock it will not be disabled */
    const uint32_t temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 80058f6:	4b52      	ldr	r3, [pc, #328]	; (8005a40 <HAL_RCC_OscConfig+0x288>)
 80058f8:	691b      	ldr	r3, [r3, #16]
 80058fa:	f003 0338 	and.w	r3, r3, #56	; 0x38
 80058fe:	623b      	str	r3, [r7, #32]
    const uint32_t temp_pllckselr = RCC->PLLCKSELR;
 8005900:	4b4f      	ldr	r3, [pc, #316]	; (8005a40 <HAL_RCC_OscConfig+0x288>)
 8005902:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8005904:	61fb      	str	r3, [r7, #28]
    if((temp_sysclksrc == RCC_CFGR_SWS_HSI) || ((temp_sysclksrc == RCC_CFGR_SWS_PLL1) && ((temp_pllckselr & RCC_PLLCKSELR_PLLSRC) == RCC_PLLCKSELR_PLLSRC_HSI)))
 8005906:	6a3b      	ldr	r3, [r7, #32]
 8005908:	2b00      	cmp	r3, #0
 800590a:	d007      	beq.n	800591c <HAL_RCC_OscConfig+0x164>
 800590c:	6a3b      	ldr	r3, [r7, #32]
 800590e:	2b18      	cmp	r3, #24
 8005910:	d156      	bne.n	80059c0 <HAL_RCC_OscConfig+0x208>
 8005912:	69fb      	ldr	r3, [r7, #28]
 8005914:	f003 0303 	and.w	r3, r3, #3
 8005918:	2b00      	cmp	r3, #0
 800591a:	d151      	bne.n	80059c0 <HAL_RCC_OscConfig+0x208>
    {
      /* When HSI is used as system clock it will not be disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 800591c:	4b48      	ldr	r3, [pc, #288]	; (8005a40 <HAL_RCC_OscConfig+0x288>)
 800591e:	681b      	ldr	r3, [r3, #0]
 8005920:	f003 0304 	and.w	r3, r3, #4
 8005924:	2b00      	cmp	r3, #0
 8005926:	d005      	beq.n	8005934 <HAL_RCC_OscConfig+0x17c>
 8005928:	687b      	ldr	r3, [r7, #4]
 800592a:	68db      	ldr	r3, [r3, #12]
 800592c:	2b00      	cmp	r3, #0
 800592e:	d101      	bne.n	8005934 <HAL_RCC_OscConfig+0x17c>
      {
        return HAL_ERROR;
 8005930:	2301      	movs	r3, #1
 8005932:	e368      	b.n	8006006 <HAL_RCC_OscConfig+0x84e>
      }
      /* Otherwise, only HSI division and calibration are allowed */
      else
      {
          /* Enable the Internal High Speed oscillator (HSI, HSIDIV2, HSIDIV4, or HSIDIV8) */
          __HAL_RCC_HSI_CONFIG(RCC_OscInitStruct->HSIState);
 8005934:	4b42      	ldr	r3, [pc, #264]	; (8005a40 <HAL_RCC_OscConfig+0x288>)
 8005936:	681b      	ldr	r3, [r3, #0]
 8005938:	f023 0219 	bic.w	r2, r3, #25
 800593c:	687b      	ldr	r3, [r7, #4]
 800593e:	68db      	ldr	r3, [r3, #12]
 8005940:	493f      	ldr	r1, [pc, #252]	; (8005a40 <HAL_RCC_OscConfig+0x288>)
 8005942:	4313      	orrs	r3, r2
 8005944:	600b      	str	r3, [r1, #0]

          /* Get Start Tick*/
          tickstart = HAL_GetTick();
 8005946:	f7fe fe4d 	bl	80045e4 <HAL_GetTick>
 800594a:	6278      	str	r0, [r7, #36]	; 0x24

          /* Wait till HSI is ready */
          while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 800594c:	e008      	b.n	8005960 <HAL_RCC_OscConfig+0x1a8>
          {
            if((uint32_t) (HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 800594e:	f7fe fe49 	bl	80045e4 <HAL_GetTick>
 8005952:	4602      	mov	r2, r0
 8005954:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005956:	1ad3      	subs	r3, r2, r3
 8005958:	2b02      	cmp	r3, #2
 800595a:	d901      	bls.n	8005960 <HAL_RCC_OscConfig+0x1a8>
            {
              return HAL_TIMEOUT;
 800595c:	2303      	movs	r3, #3
 800595e:	e352      	b.n	8006006 <HAL_RCC_OscConfig+0x84e>
          while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 8005960:	4b37      	ldr	r3, [pc, #220]	; (8005a40 <HAL_RCC_OscConfig+0x288>)
 8005962:	681b      	ldr	r3, [r3, #0]
 8005964:	f003 0304 	and.w	r3, r3, #4
 8005968:	2b00      	cmp	r3, #0
 800596a:	d0f0      	beq.n	800594e <HAL_RCC_OscConfig+0x196>
            }
          }
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800596c:	f7fe fe6a 	bl	8004644 <HAL_GetREVID>
 8005970:	4603      	mov	r3, r0
 8005972:	f241 0203 	movw	r2, #4099	; 0x1003
 8005976:	4293      	cmp	r3, r2
 8005978:	d817      	bhi.n	80059aa <HAL_RCC_OscConfig+0x1f2>
 800597a:	687b      	ldr	r3, [r7, #4]
 800597c:	691b      	ldr	r3, [r3, #16]
 800597e:	2b40      	cmp	r3, #64	; 0x40
 8005980:	d108      	bne.n	8005994 <HAL_RCC_OscConfig+0x1dc>
 8005982:	4b2f      	ldr	r3, [pc, #188]	; (8005a40 <HAL_RCC_OscConfig+0x288>)
 8005984:	685b      	ldr	r3, [r3, #4]
 8005986:	f423 337c 	bic.w	r3, r3, #258048	; 0x3f000
 800598a:	4a2d      	ldr	r2, [pc, #180]	; (8005a40 <HAL_RCC_OscConfig+0x288>)
 800598c:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8005990:	6053      	str	r3, [r2, #4]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8005992:	e07b      	b.n	8005a8c <HAL_RCC_OscConfig+0x2d4>
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8005994:	4b2a      	ldr	r3, [pc, #168]	; (8005a40 <HAL_RCC_OscConfig+0x288>)
 8005996:	685b      	ldr	r3, [r3, #4]
 8005998:	f423 327c 	bic.w	r2, r3, #258048	; 0x3f000
 800599c:	687b      	ldr	r3, [r7, #4]
 800599e:	691b      	ldr	r3, [r3, #16]
 80059a0:	031b      	lsls	r3, r3, #12
 80059a2:	4927      	ldr	r1, [pc, #156]	; (8005a40 <HAL_RCC_OscConfig+0x288>)
 80059a4:	4313      	orrs	r3, r2
 80059a6:	604b      	str	r3, [r1, #4]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 80059a8:	e070      	b.n	8005a8c <HAL_RCC_OscConfig+0x2d4>
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80059aa:	4b25      	ldr	r3, [pc, #148]	; (8005a40 <HAL_RCC_OscConfig+0x288>)
 80059ac:	685b      	ldr	r3, [r3, #4]
 80059ae:	f023 42fe 	bic.w	r2, r3, #2130706432	; 0x7f000000
 80059b2:	687b      	ldr	r3, [r7, #4]
 80059b4:	691b      	ldr	r3, [r3, #16]
 80059b6:	061b      	lsls	r3, r3, #24
 80059b8:	4921      	ldr	r1, [pc, #132]	; (8005a40 <HAL_RCC_OscConfig+0x288>)
 80059ba:	4313      	orrs	r3, r2
 80059bc:	604b      	str	r3, [r1, #4]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 80059be:	e065      	b.n	8005a8c <HAL_RCC_OscConfig+0x2d4>
    }

    else
    {
      /* Check the HSI State */
      if((RCC_OscInitStruct->HSIState)!= RCC_HSI_OFF)
 80059c0:	687b      	ldr	r3, [r7, #4]
 80059c2:	68db      	ldr	r3, [r3, #12]
 80059c4:	2b00      	cmp	r3, #0
 80059c6:	d048      	beq.n	8005a5a <HAL_RCC_OscConfig+0x2a2>
      {
     /* Enable the Internal High Speed oscillator (HSI, HSIDIV2,HSIDIV4, or HSIDIV8) */
        __HAL_RCC_HSI_CONFIG(RCC_OscInitStruct->HSIState);
 80059c8:	4b1d      	ldr	r3, [pc, #116]	; (8005a40 <HAL_RCC_OscConfig+0x288>)
 80059ca:	681b      	ldr	r3, [r3, #0]
 80059cc:	f023 0219 	bic.w	r2, r3, #25
 80059d0:	687b      	ldr	r3, [r7, #4]
 80059d2:	68db      	ldr	r3, [r3, #12]
 80059d4:	491a      	ldr	r1, [pc, #104]	; (8005a40 <HAL_RCC_OscConfig+0x288>)
 80059d6:	4313      	orrs	r3, r2
 80059d8:	600b      	str	r3, [r1, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80059da:	f7fe fe03 	bl	80045e4 <HAL_GetTick>
 80059de:	6278      	str	r0, [r7, #36]	; 0x24

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 80059e0:	e008      	b.n	80059f4 <HAL_RCC_OscConfig+0x23c>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 80059e2:	f7fe fdff 	bl	80045e4 <HAL_GetTick>
 80059e6:	4602      	mov	r2, r0
 80059e8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80059ea:	1ad3      	subs	r3, r2, r3
 80059ec:	2b02      	cmp	r3, #2
 80059ee:	d901      	bls.n	80059f4 <HAL_RCC_OscConfig+0x23c>
          {
            return HAL_TIMEOUT;
 80059f0:	2303      	movs	r3, #3
 80059f2:	e308      	b.n	8006006 <HAL_RCC_OscConfig+0x84e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 80059f4:	4b12      	ldr	r3, [pc, #72]	; (8005a40 <HAL_RCC_OscConfig+0x288>)
 80059f6:	681b      	ldr	r3, [r3, #0]
 80059f8:	f003 0304 	and.w	r3, r3, #4
 80059fc:	2b00      	cmp	r3, #0
 80059fe:	d0f0      	beq.n	80059e2 <HAL_RCC_OscConfig+0x22a>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8005a00:	f7fe fe20 	bl	8004644 <HAL_GetREVID>
 8005a04:	4603      	mov	r3, r0
 8005a06:	f241 0203 	movw	r2, #4099	; 0x1003
 8005a0a:	4293      	cmp	r3, r2
 8005a0c:	d81a      	bhi.n	8005a44 <HAL_RCC_OscConfig+0x28c>
 8005a0e:	687b      	ldr	r3, [r7, #4]
 8005a10:	691b      	ldr	r3, [r3, #16]
 8005a12:	2b40      	cmp	r3, #64	; 0x40
 8005a14:	d108      	bne.n	8005a28 <HAL_RCC_OscConfig+0x270>
 8005a16:	4b0a      	ldr	r3, [pc, #40]	; (8005a40 <HAL_RCC_OscConfig+0x288>)
 8005a18:	685b      	ldr	r3, [r3, #4]
 8005a1a:	f423 337c 	bic.w	r3, r3, #258048	; 0x3f000
 8005a1e:	4a08      	ldr	r2, [pc, #32]	; (8005a40 <HAL_RCC_OscConfig+0x288>)
 8005a20:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8005a24:	6053      	str	r3, [r2, #4]
 8005a26:	e031      	b.n	8005a8c <HAL_RCC_OscConfig+0x2d4>
 8005a28:	4b05      	ldr	r3, [pc, #20]	; (8005a40 <HAL_RCC_OscConfig+0x288>)
 8005a2a:	685b      	ldr	r3, [r3, #4]
 8005a2c:	f423 327c 	bic.w	r2, r3, #258048	; 0x3f000
 8005a30:	687b      	ldr	r3, [r7, #4]
 8005a32:	691b      	ldr	r3, [r3, #16]
 8005a34:	031b      	lsls	r3, r3, #12
 8005a36:	4902      	ldr	r1, [pc, #8]	; (8005a40 <HAL_RCC_OscConfig+0x288>)
 8005a38:	4313      	orrs	r3, r2
 8005a3a:	604b      	str	r3, [r1, #4]
 8005a3c:	e026      	b.n	8005a8c <HAL_RCC_OscConfig+0x2d4>
 8005a3e:	bf00      	nop
 8005a40:	58024400 	.word	0x58024400
 8005a44:	4b9a      	ldr	r3, [pc, #616]	; (8005cb0 <HAL_RCC_OscConfig+0x4f8>)
 8005a46:	685b      	ldr	r3, [r3, #4]
 8005a48:	f023 42fe 	bic.w	r2, r3, #2130706432	; 0x7f000000
 8005a4c:	687b      	ldr	r3, [r7, #4]
 8005a4e:	691b      	ldr	r3, [r3, #16]
 8005a50:	061b      	lsls	r3, r3, #24
 8005a52:	4997      	ldr	r1, [pc, #604]	; (8005cb0 <HAL_RCC_OscConfig+0x4f8>)
 8005a54:	4313      	orrs	r3, r2
 8005a56:	604b      	str	r3, [r1, #4]
 8005a58:	e018      	b.n	8005a8c <HAL_RCC_OscConfig+0x2d4>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8005a5a:	4b95      	ldr	r3, [pc, #596]	; (8005cb0 <HAL_RCC_OscConfig+0x4f8>)
 8005a5c:	681b      	ldr	r3, [r3, #0]
 8005a5e:	4a94      	ldr	r2, [pc, #592]	; (8005cb0 <HAL_RCC_OscConfig+0x4f8>)
 8005a60:	f023 0301 	bic.w	r3, r3, #1
 8005a64:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8005a66:	f7fe fdbd 	bl	80045e4 <HAL_GetTick>
 8005a6a:	6278      	str	r0, [r7, #36]	; 0x24

        /* Wait till HSI is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U)
 8005a6c:	e008      	b.n	8005a80 <HAL_RCC_OscConfig+0x2c8>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8005a6e:	f7fe fdb9 	bl	80045e4 <HAL_GetTick>
 8005a72:	4602      	mov	r2, r0
 8005a74:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005a76:	1ad3      	subs	r3, r2, r3
 8005a78:	2b02      	cmp	r3, #2
 8005a7a:	d901      	bls.n	8005a80 <HAL_RCC_OscConfig+0x2c8>
          {
            return HAL_TIMEOUT;
 8005a7c:	2303      	movs	r3, #3
 8005a7e:	e2c2      	b.n	8006006 <HAL_RCC_OscConfig+0x84e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U)
 8005a80:	4b8b      	ldr	r3, [pc, #556]	; (8005cb0 <HAL_RCC_OscConfig+0x4f8>)
 8005a82:	681b      	ldr	r3, [r3, #0]
 8005a84:	f003 0304 	and.w	r3, r3, #4
 8005a88:	2b00      	cmp	r3, #0
 8005a8a:	d1f0      	bne.n	8005a6e <HAL_RCC_OscConfig+0x2b6>
        }
      }
    }
  }
  /*----------------------------- CSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_CSI) == RCC_OSCILLATORTYPE_CSI)
 8005a8c:	687b      	ldr	r3, [r7, #4]
 8005a8e:	681b      	ldr	r3, [r3, #0]
 8005a90:	f003 0310 	and.w	r3, r3, #16
 8005a94:	2b00      	cmp	r3, #0
 8005a96:	f000 80a9 	beq.w	8005bec <HAL_RCC_OscConfig+0x434>
    /* Check the parameters */
    assert_param(IS_RCC_CSI(RCC_OscInitStruct->CSIState));
    assert_param(IS_RCC_CSICALIBRATION_VALUE(RCC_OscInitStruct->CSICalibrationValue));

    /* When the CSI is used as system clock it will not disabled */
    const uint32_t temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 8005a9a:	4b85      	ldr	r3, [pc, #532]	; (8005cb0 <HAL_RCC_OscConfig+0x4f8>)
 8005a9c:	691b      	ldr	r3, [r3, #16]
 8005a9e:	f003 0338 	and.w	r3, r3, #56	; 0x38
 8005aa2:	61bb      	str	r3, [r7, #24]
    const uint32_t temp_pllckselr = RCC->PLLCKSELR;
 8005aa4:	4b82      	ldr	r3, [pc, #520]	; (8005cb0 <HAL_RCC_OscConfig+0x4f8>)
 8005aa6:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8005aa8:	617b      	str	r3, [r7, #20]
    if((temp_sysclksrc == RCC_CFGR_SWS_CSI) || ((temp_sysclksrc == RCC_CFGR_SWS_PLL1) && ((temp_pllckselr & RCC_PLLCKSELR_PLLSRC) == RCC_PLLCKSELR_PLLSRC_CSI)))
 8005aaa:	69bb      	ldr	r3, [r7, #24]
 8005aac:	2b08      	cmp	r3, #8
 8005aae:	d007      	beq.n	8005ac0 <HAL_RCC_OscConfig+0x308>
 8005ab0:	69bb      	ldr	r3, [r7, #24]
 8005ab2:	2b18      	cmp	r3, #24
 8005ab4:	d13a      	bne.n	8005b2c <HAL_RCC_OscConfig+0x374>
 8005ab6:	697b      	ldr	r3, [r7, #20]
 8005ab8:	f003 0303 	and.w	r3, r3, #3
 8005abc:	2b01      	cmp	r3, #1
 8005abe:	d135      	bne.n	8005b2c <HAL_RCC_OscConfig+0x374>
    {
      /* When CSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U) && (RCC_OscInitStruct->CSIState != RCC_CSI_ON))
 8005ac0:	4b7b      	ldr	r3, [pc, #492]	; (8005cb0 <HAL_RCC_OscConfig+0x4f8>)
 8005ac2:	681b      	ldr	r3, [r3, #0]
 8005ac4:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8005ac8:	2b00      	cmp	r3, #0
 8005aca:	d005      	beq.n	8005ad8 <HAL_RCC_OscConfig+0x320>
 8005acc:	687b      	ldr	r3, [r7, #4]
 8005ace:	69db      	ldr	r3, [r3, #28]
 8005ad0:	2b80      	cmp	r3, #128	; 0x80
 8005ad2:	d001      	beq.n	8005ad8 <HAL_RCC_OscConfig+0x320>
      {
        return HAL_ERROR;
 8005ad4:	2301      	movs	r3, #1
 8005ad6:	e296      	b.n	8006006 <HAL_RCC_OscConfig+0x84e>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (CSI) calibration value.*/
        __HAL_RCC_CSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->CSICalibrationValue);
 8005ad8:	f7fe fdb4 	bl	8004644 <HAL_GetREVID>
 8005adc:	4603      	mov	r3, r0
 8005ade:	f241 0203 	movw	r2, #4099	; 0x1003
 8005ae2:	4293      	cmp	r3, r2
 8005ae4:	d817      	bhi.n	8005b16 <HAL_RCC_OscConfig+0x35e>
 8005ae6:	687b      	ldr	r3, [r7, #4]
 8005ae8:	6a1b      	ldr	r3, [r3, #32]
 8005aea:	2b20      	cmp	r3, #32
 8005aec:	d108      	bne.n	8005b00 <HAL_RCC_OscConfig+0x348>
 8005aee:	4b70      	ldr	r3, [pc, #448]	; (8005cb0 <HAL_RCC_OscConfig+0x4f8>)
 8005af0:	685b      	ldr	r3, [r3, #4]
 8005af2:	f023 43f8 	bic.w	r3, r3, #2080374784	; 0x7c000000
 8005af6:	4a6e      	ldr	r2, [pc, #440]	; (8005cb0 <HAL_RCC_OscConfig+0x4f8>)
 8005af8:	f043 4380 	orr.w	r3, r3, #1073741824	; 0x40000000
 8005afc:	6053      	str	r3, [r2, #4]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U) && (RCC_OscInitStruct->CSIState != RCC_CSI_ON))
 8005afe:	e075      	b.n	8005bec <HAL_RCC_OscConfig+0x434>
        __HAL_RCC_CSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->CSICalibrationValue);
 8005b00:	4b6b      	ldr	r3, [pc, #428]	; (8005cb0 <HAL_RCC_OscConfig+0x4f8>)
 8005b02:	685b      	ldr	r3, [r3, #4]
 8005b04:	f023 42f8 	bic.w	r2, r3, #2080374784	; 0x7c000000
 8005b08:	687b      	ldr	r3, [r7, #4]
 8005b0a:	6a1b      	ldr	r3, [r3, #32]
 8005b0c:	069b      	lsls	r3, r3, #26
 8005b0e:	4968      	ldr	r1, [pc, #416]	; (8005cb0 <HAL_RCC_OscConfig+0x4f8>)
 8005b10:	4313      	orrs	r3, r2
 8005b12:	604b      	str	r3, [r1, #4]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U) && (RCC_OscInitStruct->CSIState != RCC_CSI_ON))
 8005b14:	e06a      	b.n	8005bec <HAL_RCC_OscConfig+0x434>
        __HAL_RCC_CSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->CSICalibrationValue);
 8005b16:	4b66      	ldr	r3, [pc, #408]	; (8005cb0 <HAL_RCC_OscConfig+0x4f8>)
 8005b18:	68db      	ldr	r3, [r3, #12]
 8005b1a:	f023 527c 	bic.w	r2, r3, #1056964608	; 0x3f000000
 8005b1e:	687b      	ldr	r3, [r7, #4]
 8005b20:	6a1b      	ldr	r3, [r3, #32]
 8005b22:	061b      	lsls	r3, r3, #24
 8005b24:	4962      	ldr	r1, [pc, #392]	; (8005cb0 <HAL_RCC_OscConfig+0x4f8>)
 8005b26:	4313      	orrs	r3, r2
 8005b28:	60cb      	str	r3, [r1, #12]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U) && (RCC_OscInitStruct->CSIState != RCC_CSI_ON))
 8005b2a:	e05f      	b.n	8005bec <HAL_RCC_OscConfig+0x434>
      }
    }
    else
    {
      /* Check the CSI State */
      if((RCC_OscInitStruct->CSIState)!= RCC_CSI_OFF)
 8005b2c:	687b      	ldr	r3, [r7, #4]
 8005b2e:	69db      	ldr	r3, [r3, #28]
 8005b30:	2b00      	cmp	r3, #0
 8005b32:	d042      	beq.n	8005bba <HAL_RCC_OscConfig+0x402>
      {
        /* Enable the Internal High Speed oscillator (CSI). */
        __HAL_RCC_CSI_ENABLE();
 8005b34:	4b5e      	ldr	r3, [pc, #376]	; (8005cb0 <HAL_RCC_OscConfig+0x4f8>)
 8005b36:	681b      	ldr	r3, [r3, #0]
 8005b38:	4a5d      	ldr	r2, [pc, #372]	; (8005cb0 <HAL_RCC_OscConfig+0x4f8>)
 8005b3a:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8005b3e:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8005b40:	f7fe fd50 	bl	80045e4 <HAL_GetTick>
 8005b44:	6278      	str	r0, [r7, #36]	; 0x24

        /* Wait till CSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) == 0U)
 8005b46:	e008      	b.n	8005b5a <HAL_RCC_OscConfig+0x3a2>
        {
          if((HAL_GetTick() - tickstart ) > CSI_TIMEOUT_VALUE)
 8005b48:	f7fe fd4c 	bl	80045e4 <HAL_GetTick>
 8005b4c:	4602      	mov	r2, r0
 8005b4e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005b50:	1ad3      	subs	r3, r2, r3
 8005b52:	2b02      	cmp	r3, #2
 8005b54:	d901      	bls.n	8005b5a <HAL_RCC_OscConfig+0x3a2>
          {
            return HAL_TIMEOUT;
 8005b56:	2303      	movs	r3, #3
 8005b58:	e255      	b.n	8006006 <HAL_RCC_OscConfig+0x84e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) == 0U)
 8005b5a:	4b55      	ldr	r3, [pc, #340]	; (8005cb0 <HAL_RCC_OscConfig+0x4f8>)
 8005b5c:	681b      	ldr	r3, [r3, #0]
 8005b5e:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8005b62:	2b00      	cmp	r3, #0
 8005b64:	d0f0      	beq.n	8005b48 <HAL_RCC_OscConfig+0x390>
          }
        }

        /* Adjusts the Internal High Speed oscillator (CSI) calibration value.*/
        __HAL_RCC_CSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->CSICalibrationValue);
 8005b66:	f7fe fd6d 	bl	8004644 <HAL_GetREVID>
 8005b6a:	4603      	mov	r3, r0
 8005b6c:	f241 0203 	movw	r2, #4099	; 0x1003
 8005b70:	4293      	cmp	r3, r2
 8005b72:	d817      	bhi.n	8005ba4 <HAL_RCC_OscConfig+0x3ec>
 8005b74:	687b      	ldr	r3, [r7, #4]
 8005b76:	6a1b      	ldr	r3, [r3, #32]
 8005b78:	2b20      	cmp	r3, #32
 8005b7a:	d108      	bne.n	8005b8e <HAL_RCC_OscConfig+0x3d6>
 8005b7c:	4b4c      	ldr	r3, [pc, #304]	; (8005cb0 <HAL_RCC_OscConfig+0x4f8>)
 8005b7e:	685b      	ldr	r3, [r3, #4]
 8005b80:	f023 43f8 	bic.w	r3, r3, #2080374784	; 0x7c000000
 8005b84:	4a4a      	ldr	r2, [pc, #296]	; (8005cb0 <HAL_RCC_OscConfig+0x4f8>)
 8005b86:	f043 4380 	orr.w	r3, r3, #1073741824	; 0x40000000
 8005b8a:	6053      	str	r3, [r2, #4]
 8005b8c:	e02e      	b.n	8005bec <HAL_RCC_OscConfig+0x434>
 8005b8e:	4b48      	ldr	r3, [pc, #288]	; (8005cb0 <HAL_RCC_OscConfig+0x4f8>)
 8005b90:	685b      	ldr	r3, [r3, #4]
 8005b92:	f023 42f8 	bic.w	r2, r3, #2080374784	; 0x7c000000
 8005b96:	687b      	ldr	r3, [r7, #4]
 8005b98:	6a1b      	ldr	r3, [r3, #32]
 8005b9a:	069b      	lsls	r3, r3, #26
 8005b9c:	4944      	ldr	r1, [pc, #272]	; (8005cb0 <HAL_RCC_OscConfig+0x4f8>)
 8005b9e:	4313      	orrs	r3, r2
 8005ba0:	604b      	str	r3, [r1, #4]
 8005ba2:	e023      	b.n	8005bec <HAL_RCC_OscConfig+0x434>
 8005ba4:	4b42      	ldr	r3, [pc, #264]	; (8005cb0 <HAL_RCC_OscConfig+0x4f8>)
 8005ba6:	68db      	ldr	r3, [r3, #12]
 8005ba8:	f023 527c 	bic.w	r2, r3, #1056964608	; 0x3f000000
 8005bac:	687b      	ldr	r3, [r7, #4]
 8005bae:	6a1b      	ldr	r3, [r3, #32]
 8005bb0:	061b      	lsls	r3, r3, #24
 8005bb2:	493f      	ldr	r1, [pc, #252]	; (8005cb0 <HAL_RCC_OscConfig+0x4f8>)
 8005bb4:	4313      	orrs	r3, r2
 8005bb6:	60cb      	str	r3, [r1, #12]
 8005bb8:	e018      	b.n	8005bec <HAL_RCC_OscConfig+0x434>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (CSI). */
        __HAL_RCC_CSI_DISABLE();
 8005bba:	4b3d      	ldr	r3, [pc, #244]	; (8005cb0 <HAL_RCC_OscConfig+0x4f8>)
 8005bbc:	681b      	ldr	r3, [r3, #0]
 8005bbe:	4a3c      	ldr	r2, [pc, #240]	; (8005cb0 <HAL_RCC_OscConfig+0x4f8>)
 8005bc0:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8005bc4:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8005bc6:	f7fe fd0d 	bl	80045e4 <HAL_GetTick>
 8005bca:	6278      	str	r0, [r7, #36]	; 0x24

        /* Wait till CSI is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U)
 8005bcc:	e008      	b.n	8005be0 <HAL_RCC_OscConfig+0x428>
        {
          if((HAL_GetTick() - tickstart ) > CSI_TIMEOUT_VALUE)
 8005bce:	f7fe fd09 	bl	80045e4 <HAL_GetTick>
 8005bd2:	4602      	mov	r2, r0
 8005bd4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005bd6:	1ad3      	subs	r3, r2, r3
 8005bd8:	2b02      	cmp	r3, #2
 8005bda:	d901      	bls.n	8005be0 <HAL_RCC_OscConfig+0x428>
          {
            return HAL_TIMEOUT;
 8005bdc:	2303      	movs	r3, #3
 8005bde:	e212      	b.n	8006006 <HAL_RCC_OscConfig+0x84e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U)
 8005be0:	4b33      	ldr	r3, [pc, #204]	; (8005cb0 <HAL_RCC_OscConfig+0x4f8>)
 8005be2:	681b      	ldr	r3, [r3, #0]
 8005be4:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8005be8:	2b00      	cmp	r3, #0
 8005bea:	d1f0      	bne.n	8005bce <HAL_RCC_OscConfig+0x416>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8005bec:	687b      	ldr	r3, [r7, #4]
 8005bee:	681b      	ldr	r3, [r3, #0]
 8005bf0:	f003 0308 	and.w	r3, r3, #8
 8005bf4:	2b00      	cmp	r3, #0
 8005bf6:	d036      	beq.n	8005c66 <HAL_RCC_OscConfig+0x4ae>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if((RCC_OscInitStruct->LSIState)!= RCC_LSI_OFF)
 8005bf8:	687b      	ldr	r3, [r7, #4]
 8005bfa:	695b      	ldr	r3, [r3, #20]
 8005bfc:	2b00      	cmp	r3, #0
 8005bfe:	d019      	beq.n	8005c34 <HAL_RCC_OscConfig+0x47c>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8005c00:	4b2b      	ldr	r3, [pc, #172]	; (8005cb0 <HAL_RCC_OscConfig+0x4f8>)
 8005c02:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8005c04:	4a2a      	ldr	r2, [pc, #168]	; (8005cb0 <HAL_RCC_OscConfig+0x4f8>)
 8005c06:	f043 0301 	orr.w	r3, r3, #1
 8005c0a:	6753      	str	r3, [r2, #116]	; 0x74

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8005c0c:	f7fe fcea 	bl	80045e4 <HAL_GetTick>
 8005c10:	6278      	str	r0, [r7, #36]	; 0x24

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == 0U)
 8005c12:	e008      	b.n	8005c26 <HAL_RCC_OscConfig+0x46e>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8005c14:	f7fe fce6 	bl	80045e4 <HAL_GetTick>
 8005c18:	4602      	mov	r2, r0
 8005c1a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005c1c:	1ad3      	subs	r3, r2, r3
 8005c1e:	2b02      	cmp	r3, #2
 8005c20:	d901      	bls.n	8005c26 <HAL_RCC_OscConfig+0x46e>
        {
          return HAL_TIMEOUT;
 8005c22:	2303      	movs	r3, #3
 8005c24:	e1ef      	b.n	8006006 <HAL_RCC_OscConfig+0x84e>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == 0U)
 8005c26:	4b22      	ldr	r3, [pc, #136]	; (8005cb0 <HAL_RCC_OscConfig+0x4f8>)
 8005c28:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8005c2a:	f003 0302 	and.w	r3, r3, #2
 8005c2e:	2b00      	cmp	r3, #0
 8005c30:	d0f0      	beq.n	8005c14 <HAL_RCC_OscConfig+0x45c>
 8005c32:	e018      	b.n	8005c66 <HAL_RCC_OscConfig+0x4ae>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8005c34:	4b1e      	ldr	r3, [pc, #120]	; (8005cb0 <HAL_RCC_OscConfig+0x4f8>)
 8005c36:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8005c38:	4a1d      	ldr	r2, [pc, #116]	; (8005cb0 <HAL_RCC_OscConfig+0x4f8>)
 8005c3a:	f023 0301 	bic.w	r3, r3, #1
 8005c3e:	6753      	str	r3, [r2, #116]	; 0x74

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8005c40:	f7fe fcd0 	bl	80045e4 <HAL_GetTick>
 8005c44:	6278      	str	r0, [r7, #36]	; 0x24

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != 0U)
 8005c46:	e008      	b.n	8005c5a <HAL_RCC_OscConfig+0x4a2>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8005c48:	f7fe fccc 	bl	80045e4 <HAL_GetTick>
 8005c4c:	4602      	mov	r2, r0
 8005c4e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005c50:	1ad3      	subs	r3, r2, r3
 8005c52:	2b02      	cmp	r3, #2
 8005c54:	d901      	bls.n	8005c5a <HAL_RCC_OscConfig+0x4a2>
        {
          return HAL_TIMEOUT;
 8005c56:	2303      	movs	r3, #3
 8005c58:	e1d5      	b.n	8006006 <HAL_RCC_OscConfig+0x84e>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != 0U)
 8005c5a:	4b15      	ldr	r3, [pc, #84]	; (8005cb0 <HAL_RCC_OscConfig+0x4f8>)
 8005c5c:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8005c5e:	f003 0302 	and.w	r3, r3, #2
 8005c62:	2b00      	cmp	r3, #0
 8005c64:	d1f0      	bne.n	8005c48 <HAL_RCC_OscConfig+0x490>
      }
    }
  }

  /*------------------------------ HSI48 Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI48) == RCC_OSCILLATORTYPE_HSI48)
 8005c66:	687b      	ldr	r3, [r7, #4]
 8005c68:	681b      	ldr	r3, [r3, #0]
 8005c6a:	f003 0320 	and.w	r3, r3, #32
 8005c6e:	2b00      	cmp	r3, #0
 8005c70:	d039      	beq.n	8005ce6 <HAL_RCC_OscConfig+0x52e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSI48(RCC_OscInitStruct->HSI48State));

    /* Check the HSI48 State */
    if((RCC_OscInitStruct->HSI48State)!= RCC_HSI48_OFF)
 8005c72:	687b      	ldr	r3, [r7, #4]
 8005c74:	699b      	ldr	r3, [r3, #24]
 8005c76:	2b00      	cmp	r3, #0
 8005c78:	d01c      	beq.n	8005cb4 <HAL_RCC_OscConfig+0x4fc>
    {
      /* Enable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_ENABLE();
 8005c7a:	4b0d      	ldr	r3, [pc, #52]	; (8005cb0 <HAL_RCC_OscConfig+0x4f8>)
 8005c7c:	681b      	ldr	r3, [r3, #0]
 8005c7e:	4a0c      	ldr	r2, [pc, #48]	; (8005cb0 <HAL_RCC_OscConfig+0x4f8>)
 8005c80:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
 8005c84:	6013      	str	r3, [r2, #0]

      /* Get time-out */
      tickstart = HAL_GetTick();
 8005c86:	f7fe fcad 	bl	80045e4 <HAL_GetTick>
 8005c8a:	6278      	str	r0, [r7, #36]	; 0x24

      /* Wait till HSI48 is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) == 0U)
 8005c8c:	e008      	b.n	8005ca0 <HAL_RCC_OscConfig+0x4e8>
      {
        if((HAL_GetTick() - tickstart ) > HSI48_TIMEOUT_VALUE)
 8005c8e:	f7fe fca9 	bl	80045e4 <HAL_GetTick>
 8005c92:	4602      	mov	r2, r0
 8005c94:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005c96:	1ad3      	subs	r3, r2, r3
 8005c98:	2b02      	cmp	r3, #2
 8005c9a:	d901      	bls.n	8005ca0 <HAL_RCC_OscConfig+0x4e8>
        {
          return HAL_TIMEOUT;
 8005c9c:	2303      	movs	r3, #3
 8005c9e:	e1b2      	b.n	8006006 <HAL_RCC_OscConfig+0x84e>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) == 0U)
 8005ca0:	4b03      	ldr	r3, [pc, #12]	; (8005cb0 <HAL_RCC_OscConfig+0x4f8>)
 8005ca2:	681b      	ldr	r3, [r3, #0]
 8005ca4:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 8005ca8:	2b00      	cmp	r3, #0
 8005caa:	d0f0      	beq.n	8005c8e <HAL_RCC_OscConfig+0x4d6>
 8005cac:	e01b      	b.n	8005ce6 <HAL_RCC_OscConfig+0x52e>
 8005cae:	bf00      	nop
 8005cb0:	58024400 	.word	0x58024400
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_DISABLE();
 8005cb4:	4b9b      	ldr	r3, [pc, #620]	; (8005f24 <HAL_RCC_OscConfig+0x76c>)
 8005cb6:	681b      	ldr	r3, [r3, #0]
 8005cb8:	4a9a      	ldr	r2, [pc, #616]	; (8005f24 <HAL_RCC_OscConfig+0x76c>)
 8005cba:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8005cbe:	6013      	str	r3, [r2, #0]

      /* Get time-out */
      tickstart = HAL_GetTick();
 8005cc0:	f7fe fc90 	bl	80045e4 <HAL_GetTick>
 8005cc4:	6278      	str	r0, [r7, #36]	; 0x24

      /* Wait till HSI48 is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) != 0U)
 8005cc6:	e008      	b.n	8005cda <HAL_RCC_OscConfig+0x522>
      {
        if((HAL_GetTick() - tickstart ) > HSI48_TIMEOUT_VALUE)
 8005cc8:	f7fe fc8c 	bl	80045e4 <HAL_GetTick>
 8005ccc:	4602      	mov	r2, r0
 8005cce:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005cd0:	1ad3      	subs	r3, r2, r3
 8005cd2:	2b02      	cmp	r3, #2
 8005cd4:	d901      	bls.n	8005cda <HAL_RCC_OscConfig+0x522>
        {
          return HAL_TIMEOUT;
 8005cd6:	2303      	movs	r3, #3
 8005cd8:	e195      	b.n	8006006 <HAL_RCC_OscConfig+0x84e>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) != 0U)
 8005cda:	4b92      	ldr	r3, [pc, #584]	; (8005f24 <HAL_RCC_OscConfig+0x76c>)
 8005cdc:	681b      	ldr	r3, [r3, #0]
 8005cde:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 8005ce2:	2b00      	cmp	r3, #0
 8005ce4:	d1f0      	bne.n	8005cc8 <HAL_RCC_OscConfig+0x510>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8005ce6:	687b      	ldr	r3, [r7, #4]
 8005ce8:	681b      	ldr	r3, [r3, #0]
 8005cea:	f003 0304 	and.w	r3, r3, #4
 8005cee:	2b00      	cmp	r3, #0
 8005cf0:	f000 8081 	beq.w	8005df6 <HAL_RCC_OscConfig+0x63e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Enable write access to Backup domain */
    PWR->CR1 |= PWR_CR1_DBP;
 8005cf4:	4b8c      	ldr	r3, [pc, #560]	; (8005f28 <HAL_RCC_OscConfig+0x770>)
 8005cf6:	681b      	ldr	r3, [r3, #0]
 8005cf8:	4a8b      	ldr	r2, [pc, #556]	; (8005f28 <HAL_RCC_OscConfig+0x770>)
 8005cfa:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8005cfe:	6013      	str	r3, [r2, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 8005d00:	f7fe fc70 	bl	80045e4 <HAL_GetTick>
 8005d04:	6278      	str	r0, [r7, #36]	; 0x24

    while((PWR->CR1 & PWR_CR1_DBP) == 0U)
 8005d06:	e008      	b.n	8005d1a <HAL_RCC_OscConfig+0x562>
    {
      if((HAL_GetTick() - tickstart ) > RCC_DBP_TIMEOUT_VALUE)
 8005d08:	f7fe fc6c 	bl	80045e4 <HAL_GetTick>
 8005d0c:	4602      	mov	r2, r0
 8005d0e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005d10:	1ad3      	subs	r3, r2, r3
 8005d12:	2b64      	cmp	r3, #100	; 0x64
 8005d14:	d901      	bls.n	8005d1a <HAL_RCC_OscConfig+0x562>
      {
        return HAL_TIMEOUT;
 8005d16:	2303      	movs	r3, #3
 8005d18:	e175      	b.n	8006006 <HAL_RCC_OscConfig+0x84e>
    while((PWR->CR1 & PWR_CR1_DBP) == 0U)
 8005d1a:	4b83      	ldr	r3, [pc, #524]	; (8005f28 <HAL_RCC_OscConfig+0x770>)
 8005d1c:	681b      	ldr	r3, [r3, #0]
 8005d1e:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8005d22:	2b00      	cmp	r3, #0
 8005d24:	d0f0      	beq.n	8005d08 <HAL_RCC_OscConfig+0x550>
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8005d26:	687b      	ldr	r3, [r7, #4]
 8005d28:	689b      	ldr	r3, [r3, #8]
 8005d2a:	2b01      	cmp	r3, #1
 8005d2c:	d106      	bne.n	8005d3c <HAL_RCC_OscConfig+0x584>
 8005d2e:	4b7d      	ldr	r3, [pc, #500]	; (8005f24 <HAL_RCC_OscConfig+0x76c>)
 8005d30:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8005d32:	4a7c      	ldr	r2, [pc, #496]	; (8005f24 <HAL_RCC_OscConfig+0x76c>)
 8005d34:	f043 0301 	orr.w	r3, r3, #1
 8005d38:	6713      	str	r3, [r2, #112]	; 0x70
 8005d3a:	e02d      	b.n	8005d98 <HAL_RCC_OscConfig+0x5e0>
 8005d3c:	687b      	ldr	r3, [r7, #4]
 8005d3e:	689b      	ldr	r3, [r3, #8]
 8005d40:	2b00      	cmp	r3, #0
 8005d42:	d10c      	bne.n	8005d5e <HAL_RCC_OscConfig+0x5a6>
 8005d44:	4b77      	ldr	r3, [pc, #476]	; (8005f24 <HAL_RCC_OscConfig+0x76c>)
 8005d46:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8005d48:	4a76      	ldr	r2, [pc, #472]	; (8005f24 <HAL_RCC_OscConfig+0x76c>)
 8005d4a:	f023 0301 	bic.w	r3, r3, #1
 8005d4e:	6713      	str	r3, [r2, #112]	; 0x70
 8005d50:	4b74      	ldr	r3, [pc, #464]	; (8005f24 <HAL_RCC_OscConfig+0x76c>)
 8005d52:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8005d54:	4a73      	ldr	r2, [pc, #460]	; (8005f24 <HAL_RCC_OscConfig+0x76c>)
 8005d56:	f023 0304 	bic.w	r3, r3, #4
 8005d5a:	6713      	str	r3, [r2, #112]	; 0x70
 8005d5c:	e01c      	b.n	8005d98 <HAL_RCC_OscConfig+0x5e0>
 8005d5e:	687b      	ldr	r3, [r7, #4]
 8005d60:	689b      	ldr	r3, [r3, #8]
 8005d62:	2b05      	cmp	r3, #5
 8005d64:	d10c      	bne.n	8005d80 <HAL_RCC_OscConfig+0x5c8>
 8005d66:	4b6f      	ldr	r3, [pc, #444]	; (8005f24 <HAL_RCC_OscConfig+0x76c>)
 8005d68:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8005d6a:	4a6e      	ldr	r2, [pc, #440]	; (8005f24 <HAL_RCC_OscConfig+0x76c>)
 8005d6c:	f043 0304 	orr.w	r3, r3, #4
 8005d70:	6713      	str	r3, [r2, #112]	; 0x70
 8005d72:	4b6c      	ldr	r3, [pc, #432]	; (8005f24 <HAL_RCC_OscConfig+0x76c>)
 8005d74:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8005d76:	4a6b      	ldr	r2, [pc, #428]	; (8005f24 <HAL_RCC_OscConfig+0x76c>)
 8005d78:	f043 0301 	orr.w	r3, r3, #1
 8005d7c:	6713      	str	r3, [r2, #112]	; 0x70
 8005d7e:	e00b      	b.n	8005d98 <HAL_RCC_OscConfig+0x5e0>
 8005d80:	4b68      	ldr	r3, [pc, #416]	; (8005f24 <HAL_RCC_OscConfig+0x76c>)
 8005d82:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8005d84:	4a67      	ldr	r2, [pc, #412]	; (8005f24 <HAL_RCC_OscConfig+0x76c>)
 8005d86:	f023 0301 	bic.w	r3, r3, #1
 8005d8a:	6713      	str	r3, [r2, #112]	; 0x70
 8005d8c:	4b65      	ldr	r3, [pc, #404]	; (8005f24 <HAL_RCC_OscConfig+0x76c>)
 8005d8e:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8005d90:	4a64      	ldr	r2, [pc, #400]	; (8005f24 <HAL_RCC_OscConfig+0x76c>)
 8005d92:	f023 0304 	bic.w	r3, r3, #4
 8005d96:	6713      	str	r3, [r2, #112]	; 0x70
    /* Check the LSE State */
    if((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 8005d98:	687b      	ldr	r3, [r7, #4]
 8005d9a:	689b      	ldr	r3, [r3, #8]
 8005d9c:	2b00      	cmp	r3, #0
 8005d9e:	d015      	beq.n	8005dcc <HAL_RCC_OscConfig+0x614>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8005da0:	f7fe fc20 	bl	80045e4 <HAL_GetTick>
 8005da4:	6278      	str	r0, [r7, #36]	; 0x24

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 8005da6:	e00a      	b.n	8005dbe <HAL_RCC_OscConfig+0x606>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8005da8:	f7fe fc1c 	bl	80045e4 <HAL_GetTick>
 8005dac:	4602      	mov	r2, r0
 8005dae:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005db0:	1ad3      	subs	r3, r2, r3
 8005db2:	f241 3288 	movw	r2, #5000	; 0x1388
 8005db6:	4293      	cmp	r3, r2
 8005db8:	d901      	bls.n	8005dbe <HAL_RCC_OscConfig+0x606>
        {
          return HAL_TIMEOUT;
 8005dba:	2303      	movs	r3, #3
 8005dbc:	e123      	b.n	8006006 <HAL_RCC_OscConfig+0x84e>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 8005dbe:	4b59      	ldr	r3, [pc, #356]	; (8005f24 <HAL_RCC_OscConfig+0x76c>)
 8005dc0:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8005dc2:	f003 0302 	and.w	r3, r3, #2
 8005dc6:	2b00      	cmp	r3, #0
 8005dc8:	d0ee      	beq.n	8005da8 <HAL_RCC_OscConfig+0x5f0>
 8005dca:	e014      	b.n	8005df6 <HAL_RCC_OscConfig+0x63e>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8005dcc:	f7fe fc0a 	bl	80045e4 <HAL_GetTick>
 8005dd0:	6278      	str	r0, [r7, #36]	; 0x24

      /* Wait till LSE is disabled */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != 0U)
 8005dd2:	e00a      	b.n	8005dea <HAL_RCC_OscConfig+0x632>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8005dd4:	f7fe fc06 	bl	80045e4 <HAL_GetTick>
 8005dd8:	4602      	mov	r2, r0
 8005dda:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005ddc:	1ad3      	subs	r3, r2, r3
 8005dde:	f241 3288 	movw	r2, #5000	; 0x1388
 8005de2:	4293      	cmp	r3, r2
 8005de4:	d901      	bls.n	8005dea <HAL_RCC_OscConfig+0x632>
        {
          return HAL_TIMEOUT;
 8005de6:	2303      	movs	r3, #3
 8005de8:	e10d      	b.n	8006006 <HAL_RCC_OscConfig+0x84e>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != 0U)
 8005dea:	4b4e      	ldr	r3, [pc, #312]	; (8005f24 <HAL_RCC_OscConfig+0x76c>)
 8005dec:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8005dee:	f003 0302 	and.w	r3, r3, #2
 8005df2:	2b00      	cmp	r3, #0
 8005df4:	d1ee      	bne.n	8005dd4 <HAL_RCC_OscConfig+0x61c>
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8005df6:	687b      	ldr	r3, [r7, #4]
 8005df8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005dfa:	2b00      	cmp	r3, #0
 8005dfc:	f000 8102 	beq.w	8006004 <HAL_RCC_OscConfig+0x84c>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL1)
 8005e00:	4b48      	ldr	r3, [pc, #288]	; (8005f24 <HAL_RCC_OscConfig+0x76c>)
 8005e02:	691b      	ldr	r3, [r3, #16]
 8005e04:	f003 0338 	and.w	r3, r3, #56	; 0x38
 8005e08:	2b18      	cmp	r3, #24
 8005e0a:	f000 80bd 	beq.w	8005f88 <HAL_RCC_OscConfig+0x7d0>
    {
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8005e0e:	687b      	ldr	r3, [r7, #4]
 8005e10:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005e12:	2b02      	cmp	r3, #2
 8005e14:	f040 809e 	bne.w	8005f54 <HAL_RCC_OscConfig+0x79c>
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));
        assert_param(IS_RCC_PLLFRACN_VALUE(RCC_OscInitStruct->PLL.PLLFRACN));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8005e18:	4b42      	ldr	r3, [pc, #264]	; (8005f24 <HAL_RCC_OscConfig+0x76c>)
 8005e1a:	681b      	ldr	r3, [r3, #0]
 8005e1c:	4a41      	ldr	r2, [pc, #260]	; (8005f24 <HAL_RCC_OscConfig+0x76c>)
 8005e1e:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 8005e22:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8005e24:	f7fe fbde 	bl	80045e4 <HAL_GetTick>
 8005e28:	6278      	str	r0, [r7, #36]	; 0x24

        /* Wait till PLL is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != 0U)
 8005e2a:	e008      	b.n	8005e3e <HAL_RCC_OscConfig+0x686>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8005e2c:	f7fe fbda 	bl	80045e4 <HAL_GetTick>
 8005e30:	4602      	mov	r2, r0
 8005e32:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005e34:	1ad3      	subs	r3, r2, r3
 8005e36:	2b02      	cmp	r3, #2
 8005e38:	d901      	bls.n	8005e3e <HAL_RCC_OscConfig+0x686>
          {
            return HAL_TIMEOUT;
 8005e3a:	2303      	movs	r3, #3
 8005e3c:	e0e3      	b.n	8006006 <HAL_RCC_OscConfig+0x84e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != 0U)
 8005e3e:	4b39      	ldr	r3, [pc, #228]	; (8005f24 <HAL_RCC_OscConfig+0x76c>)
 8005e40:	681b      	ldr	r3, [r3, #0]
 8005e42:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8005e46:	2b00      	cmp	r3, #0
 8005e48:	d1f0      	bne.n	8005e2c <HAL_RCC_OscConfig+0x674>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8005e4a:	4b36      	ldr	r3, [pc, #216]	; (8005f24 <HAL_RCC_OscConfig+0x76c>)
 8005e4c:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8005e4e:	4b37      	ldr	r3, [pc, #220]	; (8005f2c <HAL_RCC_OscConfig+0x774>)
 8005e50:	4013      	ands	r3, r2
 8005e52:	687a      	ldr	r2, [r7, #4]
 8005e54:	6a91      	ldr	r1, [r2, #40]	; 0x28
 8005e56:	687a      	ldr	r2, [r7, #4]
 8005e58:	6ad2      	ldr	r2, [r2, #44]	; 0x2c
 8005e5a:	0112      	lsls	r2, r2, #4
 8005e5c:	430a      	orrs	r2, r1
 8005e5e:	4931      	ldr	r1, [pc, #196]	; (8005f24 <HAL_RCC_OscConfig+0x76c>)
 8005e60:	4313      	orrs	r3, r2
 8005e62:	628b      	str	r3, [r1, #40]	; 0x28
 8005e64:	687b      	ldr	r3, [r7, #4]
 8005e66:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005e68:	3b01      	subs	r3, #1
 8005e6a:	f3c3 0208 	ubfx	r2, r3, #0, #9
 8005e6e:	687b      	ldr	r3, [r7, #4]
 8005e70:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8005e72:	3b01      	subs	r3, #1
 8005e74:	025b      	lsls	r3, r3, #9
 8005e76:	b29b      	uxth	r3, r3
 8005e78:	431a      	orrs	r2, r3
 8005e7a:	687b      	ldr	r3, [r7, #4]
 8005e7c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005e7e:	3b01      	subs	r3, #1
 8005e80:	041b      	lsls	r3, r3, #16
 8005e82:	f403 03fe 	and.w	r3, r3, #8323072	; 0x7f0000
 8005e86:	431a      	orrs	r2, r3
 8005e88:	687b      	ldr	r3, [r7, #4]
 8005e8a:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8005e8c:	3b01      	subs	r3, #1
 8005e8e:	061b      	lsls	r3, r3, #24
 8005e90:	f003 43fe 	and.w	r3, r3, #2130706432	; 0x7f000000
 8005e94:	4923      	ldr	r1, [pc, #140]	; (8005f24 <HAL_RCC_OscConfig+0x76c>)
 8005e96:	4313      	orrs	r3, r2
 8005e98:	630b      	str	r3, [r1, #48]	; 0x30
                             RCC_OscInitStruct->PLL.PLLP,
                             RCC_OscInitStruct->PLL.PLLQ,
                             RCC_OscInitStruct->PLL.PLLR);

         /* Disable PLLFRACN . */
         __HAL_RCC_PLLFRACN_DISABLE();
 8005e9a:	4b22      	ldr	r3, [pc, #136]	; (8005f24 <HAL_RCC_OscConfig+0x76c>)
 8005e9c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005e9e:	4a21      	ldr	r2, [pc, #132]	; (8005f24 <HAL_RCC_OscConfig+0x76c>)
 8005ea0:	f023 0301 	bic.w	r3, r3, #1
 8005ea4:	62d3      	str	r3, [r2, #44]	; 0x2c

         /* Configure PLL PLL1FRACN */
         __HAL_RCC_PLLFRACN_CONFIG(RCC_OscInitStruct->PLL.PLLFRACN);
 8005ea6:	4b1f      	ldr	r3, [pc, #124]	; (8005f24 <HAL_RCC_OscConfig+0x76c>)
 8005ea8:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8005eaa:	4b21      	ldr	r3, [pc, #132]	; (8005f30 <HAL_RCC_OscConfig+0x778>)
 8005eac:	4013      	ands	r3, r2
 8005eae:	687a      	ldr	r2, [r7, #4]
 8005eb0:	6c92      	ldr	r2, [r2, #72]	; 0x48
 8005eb2:	00d2      	lsls	r2, r2, #3
 8005eb4:	491b      	ldr	r1, [pc, #108]	; (8005f24 <HAL_RCC_OscConfig+0x76c>)
 8005eb6:	4313      	orrs	r3, r2
 8005eb8:	634b      	str	r3, [r1, #52]	; 0x34

        /* Select PLL1 input reference frequency range: VCI */
        __HAL_RCC_PLL_VCIRANGE(RCC_OscInitStruct->PLL.PLLRGE) ;
 8005eba:	4b1a      	ldr	r3, [pc, #104]	; (8005f24 <HAL_RCC_OscConfig+0x76c>)
 8005ebc:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005ebe:	f023 020c 	bic.w	r2, r3, #12
 8005ec2:	687b      	ldr	r3, [r7, #4]
 8005ec4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005ec6:	4917      	ldr	r1, [pc, #92]	; (8005f24 <HAL_RCC_OscConfig+0x76c>)
 8005ec8:	4313      	orrs	r3, r2
 8005eca:	62cb      	str	r3, [r1, #44]	; 0x2c

        /* Select PLL1 output frequency range : VCO */
        __HAL_RCC_PLL_VCORANGE(RCC_OscInitStruct->PLL.PLLVCOSEL) ;
 8005ecc:	4b15      	ldr	r3, [pc, #84]	; (8005f24 <HAL_RCC_OscConfig+0x76c>)
 8005ece:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005ed0:	f023 0202 	bic.w	r2, r3, #2
 8005ed4:	687b      	ldr	r3, [r7, #4]
 8005ed6:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8005ed8:	4912      	ldr	r1, [pc, #72]	; (8005f24 <HAL_RCC_OscConfig+0x76c>)
 8005eda:	4313      	orrs	r3, r2
 8005edc:	62cb      	str	r3, [r1, #44]	; 0x2c

        /* Enable PLL System Clock output. */
         __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVP);
 8005ede:	4b11      	ldr	r3, [pc, #68]	; (8005f24 <HAL_RCC_OscConfig+0x76c>)
 8005ee0:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005ee2:	4a10      	ldr	r2, [pc, #64]	; (8005f24 <HAL_RCC_OscConfig+0x76c>)
 8005ee4:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8005ee8:	62d3      	str	r3, [r2, #44]	; 0x2c

        /* Enable PLL1Q Clock output. */
         __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8005eea:	4b0e      	ldr	r3, [pc, #56]	; (8005f24 <HAL_RCC_OscConfig+0x76c>)
 8005eec:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005eee:	4a0d      	ldr	r2, [pc, #52]	; (8005f24 <HAL_RCC_OscConfig+0x76c>)
 8005ef0:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8005ef4:	62d3      	str	r3, [r2, #44]	; 0x2c

        /* Enable PLL1R  Clock output. */
         __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVR);
 8005ef6:	4b0b      	ldr	r3, [pc, #44]	; (8005f24 <HAL_RCC_OscConfig+0x76c>)
 8005ef8:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005efa:	4a0a      	ldr	r2, [pc, #40]	; (8005f24 <HAL_RCC_OscConfig+0x76c>)
 8005efc:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8005f00:	62d3      	str	r3, [r2, #44]	; 0x2c

        /* Enable PLL1FRACN . */
         __HAL_RCC_PLLFRACN_ENABLE();
 8005f02:	4b08      	ldr	r3, [pc, #32]	; (8005f24 <HAL_RCC_OscConfig+0x76c>)
 8005f04:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005f06:	4a07      	ldr	r2, [pc, #28]	; (8005f24 <HAL_RCC_OscConfig+0x76c>)
 8005f08:	f043 0301 	orr.w	r3, r3, #1
 8005f0c:	62d3      	str	r3, [r2, #44]	; 0x2c

        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8005f0e:	4b05      	ldr	r3, [pc, #20]	; (8005f24 <HAL_RCC_OscConfig+0x76c>)
 8005f10:	681b      	ldr	r3, [r3, #0]
 8005f12:	4a04      	ldr	r2, [pc, #16]	; (8005f24 <HAL_RCC_OscConfig+0x76c>)
 8005f14:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8005f18:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8005f1a:	f7fe fb63 	bl	80045e4 <HAL_GetTick>
 8005f1e:	6278      	str	r0, [r7, #36]	; 0x24

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == 0U)
 8005f20:	e011      	b.n	8005f46 <HAL_RCC_OscConfig+0x78e>
 8005f22:	bf00      	nop
 8005f24:	58024400 	.word	0x58024400
 8005f28:	58024800 	.word	0x58024800
 8005f2c:	fffffc0c 	.word	0xfffffc0c
 8005f30:	ffff0007 	.word	0xffff0007
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8005f34:	f7fe fb56 	bl	80045e4 <HAL_GetTick>
 8005f38:	4602      	mov	r2, r0
 8005f3a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005f3c:	1ad3      	subs	r3, r2, r3
 8005f3e:	2b02      	cmp	r3, #2
 8005f40:	d901      	bls.n	8005f46 <HAL_RCC_OscConfig+0x78e>
          {
            return HAL_TIMEOUT;
 8005f42:	2303      	movs	r3, #3
 8005f44:	e05f      	b.n	8006006 <HAL_RCC_OscConfig+0x84e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == 0U)
 8005f46:	4b32      	ldr	r3, [pc, #200]	; (8006010 <HAL_RCC_OscConfig+0x858>)
 8005f48:	681b      	ldr	r3, [r3, #0]
 8005f4a:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8005f4e:	2b00      	cmp	r3, #0
 8005f50:	d0f0      	beq.n	8005f34 <HAL_RCC_OscConfig+0x77c>
 8005f52:	e057      	b.n	8006004 <HAL_RCC_OscConfig+0x84c>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8005f54:	4b2e      	ldr	r3, [pc, #184]	; (8006010 <HAL_RCC_OscConfig+0x858>)
 8005f56:	681b      	ldr	r3, [r3, #0]
 8005f58:	4a2d      	ldr	r2, [pc, #180]	; (8006010 <HAL_RCC_OscConfig+0x858>)
 8005f5a:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 8005f5e:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8005f60:	f7fe fb40 	bl	80045e4 <HAL_GetTick>
 8005f64:	6278      	str	r0, [r7, #36]	; 0x24

        /* Wait till PLL is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != 0U)
 8005f66:	e008      	b.n	8005f7a <HAL_RCC_OscConfig+0x7c2>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8005f68:	f7fe fb3c 	bl	80045e4 <HAL_GetTick>
 8005f6c:	4602      	mov	r2, r0
 8005f6e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005f70:	1ad3      	subs	r3, r2, r3
 8005f72:	2b02      	cmp	r3, #2
 8005f74:	d901      	bls.n	8005f7a <HAL_RCC_OscConfig+0x7c2>
          {
            return HAL_TIMEOUT;
 8005f76:	2303      	movs	r3, #3
 8005f78:	e045      	b.n	8006006 <HAL_RCC_OscConfig+0x84e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != 0U)
 8005f7a:	4b25      	ldr	r3, [pc, #148]	; (8006010 <HAL_RCC_OscConfig+0x858>)
 8005f7c:	681b      	ldr	r3, [r3, #0]
 8005f7e:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8005f82:	2b00      	cmp	r3, #0
 8005f84:	d1f0      	bne.n	8005f68 <HAL_RCC_OscConfig+0x7b0>
 8005f86:	e03d      	b.n	8006004 <HAL_RCC_OscConfig+0x84c>
      }
    }
    else
    {
      /* Do not return HAL_ERROR if request repeats the current configuration */
      temp1_pllckcfg = RCC->PLLCKSELR;
 8005f88:	4b21      	ldr	r3, [pc, #132]	; (8006010 <HAL_RCC_OscConfig+0x858>)
 8005f8a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8005f8c:	613b      	str	r3, [r7, #16]
      temp2_pllckcfg = RCC->PLL1DIVR;
 8005f8e:	4b20      	ldr	r3, [pc, #128]	; (8006010 <HAL_RCC_OscConfig+0x858>)
 8005f90:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005f92:	60fb      	str	r3, [r7, #12]
      if(((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8005f94:	687b      	ldr	r3, [r7, #4]
 8005f96:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005f98:	2b01      	cmp	r3, #1
 8005f9a:	d031      	beq.n	8006000 <HAL_RCC_OscConfig+0x848>
	 (READ_BIT(temp1_pllckcfg, RCC_PLLCKSELR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8005f9c:	693b      	ldr	r3, [r7, #16]
 8005f9e:	f003 0203 	and.w	r2, r3, #3
 8005fa2:	687b      	ldr	r3, [r7, #4]
 8005fa4:	6a9b      	ldr	r3, [r3, #40]	; 0x28
      if(((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8005fa6:	429a      	cmp	r2, r3
 8005fa8:	d12a      	bne.n	8006000 <HAL_RCC_OscConfig+0x848>
         ((READ_BIT(temp1_pllckcfg, RCC_PLLCKSELR_DIVM1) >> RCC_PLLCKSELR_DIVM1_Pos) != RCC_OscInitStruct->PLL.PLLM) ||
 8005faa:	693b      	ldr	r3, [r7, #16]
 8005fac:	091b      	lsrs	r3, r3, #4
 8005fae:	f003 023f 	and.w	r2, r3, #63	; 0x3f
 8005fb2:	687b      	ldr	r3, [r7, #4]
 8005fb4:	6adb      	ldr	r3, [r3, #44]	; 0x2c
	 (READ_BIT(temp1_pllckcfg, RCC_PLLCKSELR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8005fb6:	429a      	cmp	r2, r3
 8005fb8:	d122      	bne.n	8006000 <HAL_RCC_OscConfig+0x848>
         (READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_N1) != (RCC_OscInitStruct->PLL.PLLN - 1U)) ||
 8005fba:	68fb      	ldr	r3, [r7, #12]
 8005fbc:	f3c3 0208 	ubfx	r2, r3, #0, #9
 8005fc0:	687b      	ldr	r3, [r7, #4]
 8005fc2:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005fc4:	3b01      	subs	r3, #1
         ((READ_BIT(temp1_pllckcfg, RCC_PLLCKSELR_DIVM1) >> RCC_PLLCKSELR_DIVM1_Pos) != RCC_OscInitStruct->PLL.PLLM) ||
 8005fc6:	429a      	cmp	r2, r3
 8005fc8:	d11a      	bne.n	8006000 <HAL_RCC_OscConfig+0x848>
         ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_P1) >> RCC_PLL1DIVR_P1_Pos) != (RCC_OscInitStruct->PLL.PLLP - 1U)) ||
 8005fca:	68fb      	ldr	r3, [r7, #12]
 8005fcc:	0a5b      	lsrs	r3, r3, #9
 8005fce:	f003 027f 	and.w	r2, r3, #127	; 0x7f
 8005fd2:	687b      	ldr	r3, [r7, #4]
 8005fd4:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8005fd6:	3b01      	subs	r3, #1
         (READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_N1) != (RCC_OscInitStruct->PLL.PLLN - 1U)) ||
 8005fd8:	429a      	cmp	r2, r3
 8005fda:	d111      	bne.n	8006000 <HAL_RCC_OscConfig+0x848>
         ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_Q1) >> RCC_PLL1DIVR_Q1_Pos) != (RCC_OscInitStruct->PLL.PLLQ - 1U)) ||
 8005fdc:	68fb      	ldr	r3, [r7, #12]
 8005fde:	0c1b      	lsrs	r3, r3, #16
 8005fe0:	f003 027f 	and.w	r2, r3, #127	; 0x7f
 8005fe4:	687b      	ldr	r3, [r7, #4]
 8005fe6:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005fe8:	3b01      	subs	r3, #1
         ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_P1) >> RCC_PLL1DIVR_P1_Pos) != (RCC_OscInitStruct->PLL.PLLP - 1U)) ||
 8005fea:	429a      	cmp	r2, r3
 8005fec:	d108      	bne.n	8006000 <HAL_RCC_OscConfig+0x848>
         ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_R1) >> RCC_PLL1DIVR_R1_Pos) != (RCC_OscInitStruct->PLL.PLLR - 1U)))
 8005fee:	68fb      	ldr	r3, [r7, #12]
 8005ff0:	0e1b      	lsrs	r3, r3, #24
 8005ff2:	f003 027f 	and.w	r2, r3, #127	; 0x7f
 8005ff6:	687b      	ldr	r3, [r7, #4]
 8005ff8:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8005ffa:	3b01      	subs	r3, #1
         ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_Q1) >> RCC_PLL1DIVR_Q1_Pos) != (RCC_OscInitStruct->PLL.PLLQ - 1U)) ||
 8005ffc:	429a      	cmp	r2, r3
 8005ffe:	d001      	beq.n	8006004 <HAL_RCC_OscConfig+0x84c>
      {
        return HAL_ERROR;
 8006000:	2301      	movs	r3, #1
 8006002:	e000      	b.n	8006006 <HAL_RCC_OscConfig+0x84e>
      }
    }
  }
  return HAL_OK;
 8006004:	2300      	movs	r3, #0
}
 8006006:	4618      	mov	r0, r3
 8006008:	3730      	adds	r7, #48	; 0x30
 800600a:	46bd      	mov	sp, r7
 800600c:	bd80      	pop	{r7, pc}
 800600e:	bf00      	nop
 8006010:	58024400 	.word	0x58024400

08006014 <HAL_RCC_ClockConfig>:
  *         D1CPRE[3:0] bits to ensure that  Domain1 core clock not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8006014:	b580      	push	{r7, lr}
 8006016:	b086      	sub	sp, #24
 8006018:	af00      	add	r7, sp, #0
 800601a:	6078      	str	r0, [r7, #4]
 800601c:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef halstatus;
  uint32_t tickstart;
  uint32_t common_system_clock;

   /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 800601e:	687b      	ldr	r3, [r7, #4]
 8006020:	2b00      	cmp	r3, #0
 8006022:	d101      	bne.n	8006028 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8006024:	2301      	movs	r3, #1
 8006026:	e19c      	b.n	8006362 <HAL_RCC_ClockConfig+0x34e>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8006028:	4b8a      	ldr	r3, [pc, #552]	; (8006254 <HAL_RCC_ClockConfig+0x240>)
 800602a:	681b      	ldr	r3, [r3, #0]
 800602c:	f003 030f 	and.w	r3, r3, #15
 8006030:	683a      	ldr	r2, [r7, #0]
 8006032:	429a      	cmp	r2, r3
 8006034:	d910      	bls.n	8006058 <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8006036:	4b87      	ldr	r3, [pc, #540]	; (8006254 <HAL_RCC_ClockConfig+0x240>)
 8006038:	681b      	ldr	r3, [r3, #0]
 800603a:	f023 020f 	bic.w	r2, r3, #15
 800603e:	4985      	ldr	r1, [pc, #532]	; (8006254 <HAL_RCC_ClockConfig+0x240>)
 8006040:	683b      	ldr	r3, [r7, #0]
 8006042:	4313      	orrs	r3, r2
 8006044:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8006046:	4b83      	ldr	r3, [pc, #524]	; (8006254 <HAL_RCC_ClockConfig+0x240>)
 8006048:	681b      	ldr	r3, [r3, #0]
 800604a:	f003 030f 	and.w	r3, r3, #15
 800604e:	683a      	ldr	r2, [r7, #0]
 8006050:	429a      	cmp	r2, r3
 8006052:	d001      	beq.n	8006058 <HAL_RCC_ClockConfig+0x44>
    {
      return HAL_ERROR;
 8006054:	2301      	movs	r3, #1
 8006056:	e184      	b.n	8006362 <HAL_RCC_ClockConfig+0x34e>

  }

  /* Increasing the BUS frequency divider */
  /*-------------------------- D1PCLK1/CDPCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_D1PCLK1) == RCC_CLOCKTYPE_D1PCLK1)
 8006058:	687b      	ldr	r3, [r7, #4]
 800605a:	681b      	ldr	r3, [r3, #0]
 800605c:	f003 0304 	and.w	r3, r3, #4
 8006060:	2b00      	cmp	r3, #0
 8006062:	d010      	beq.n	8006086 <HAL_RCC_ClockConfig+0x72>
  {
#if defined (RCC_D1CFGR_D1PPRE)
    if((RCC_ClkInitStruct->APB3CLKDivider) > (RCC->D1CFGR & RCC_D1CFGR_D1PPRE))
 8006064:	687b      	ldr	r3, [r7, #4]
 8006066:	691a      	ldr	r2, [r3, #16]
 8006068:	4b7b      	ldr	r3, [pc, #492]	; (8006258 <HAL_RCC_ClockConfig+0x244>)
 800606a:	699b      	ldr	r3, [r3, #24]
 800606c:	f003 0370 	and.w	r3, r3, #112	; 0x70
 8006070:	429a      	cmp	r2, r3
 8006072:	d908      	bls.n	8006086 <HAL_RCC_ClockConfig+0x72>
    {
      assert_param(IS_RCC_D1PCLK1(RCC_ClkInitStruct->APB3CLKDivider));
      MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_D1PPRE, RCC_ClkInitStruct->APB3CLKDivider);
 8006074:	4b78      	ldr	r3, [pc, #480]	; (8006258 <HAL_RCC_ClockConfig+0x244>)
 8006076:	699b      	ldr	r3, [r3, #24]
 8006078:	f023 0270 	bic.w	r2, r3, #112	; 0x70
 800607c:	687b      	ldr	r3, [r7, #4]
 800607e:	691b      	ldr	r3, [r3, #16]
 8006080:	4975      	ldr	r1, [pc, #468]	; (8006258 <HAL_RCC_ClockConfig+0x244>)
 8006082:	4313      	orrs	r3, r2
 8006084:	618b      	str	r3, [r1, #24]
    }
#endif
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8006086:	687b      	ldr	r3, [r7, #4]
 8006088:	681b      	ldr	r3, [r3, #0]
 800608a:	f003 0308 	and.w	r3, r3, #8
 800608e:	2b00      	cmp	r3, #0
 8006090:	d010      	beq.n	80060b4 <HAL_RCC_ClockConfig+0xa0>
  {
#if defined (RCC_D2CFGR_D2PPRE1)
    if((RCC_ClkInitStruct->APB1CLKDivider) > (RCC->D2CFGR & RCC_D2CFGR_D2PPRE1))
 8006092:	687b      	ldr	r3, [r7, #4]
 8006094:	695a      	ldr	r2, [r3, #20]
 8006096:	4b70      	ldr	r3, [pc, #448]	; (8006258 <HAL_RCC_ClockConfig+0x244>)
 8006098:	69db      	ldr	r3, [r3, #28]
 800609a:	f003 0370 	and.w	r3, r3, #112	; 0x70
 800609e:	429a      	cmp	r2, r3
 80060a0:	d908      	bls.n	80060b4 <HAL_RCC_ClockConfig+0xa0>
    {
      assert_param(IS_RCC_PCLK1(RCC_ClkInitStruct->APB1CLKDivider));
      MODIFY_REG(RCC->D2CFGR, RCC_D2CFGR_D2PPRE1, (RCC_ClkInitStruct->APB1CLKDivider));
 80060a2:	4b6d      	ldr	r3, [pc, #436]	; (8006258 <HAL_RCC_ClockConfig+0x244>)
 80060a4:	69db      	ldr	r3, [r3, #28]
 80060a6:	f023 0270 	bic.w	r2, r3, #112	; 0x70
 80060aa:	687b      	ldr	r3, [r7, #4]
 80060ac:	695b      	ldr	r3, [r3, #20]
 80060ae:	496a      	ldr	r1, [pc, #424]	; (8006258 <HAL_RCC_ClockConfig+0x244>)
 80060b0:	4313      	orrs	r3, r2
 80060b2:	61cb      	str	r3, [r1, #28]
      MODIFY_REG(RCC->CDCFGR2, RCC_CDCFGR2_CDPPRE1, (RCC_ClkInitStruct->APB1CLKDivider));
  }
#endif
    }
  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80060b4:	687b      	ldr	r3, [r7, #4]
 80060b6:	681b      	ldr	r3, [r3, #0]
 80060b8:	f003 0310 	and.w	r3, r3, #16
 80060bc:	2b00      	cmp	r3, #0
 80060be:	d010      	beq.n	80060e2 <HAL_RCC_ClockConfig+0xce>
  {
#if defined(RCC_D2CFGR_D2PPRE2)
    if((RCC_ClkInitStruct->APB2CLKDivider) > (RCC->D2CFGR & RCC_D2CFGR_D2PPRE2))
 80060c0:	687b      	ldr	r3, [r7, #4]
 80060c2:	699a      	ldr	r2, [r3, #24]
 80060c4:	4b64      	ldr	r3, [pc, #400]	; (8006258 <HAL_RCC_ClockConfig+0x244>)
 80060c6:	69db      	ldr	r3, [r3, #28]
 80060c8:	f403 63e0 	and.w	r3, r3, #1792	; 0x700
 80060cc:	429a      	cmp	r2, r3
 80060ce:	d908      	bls.n	80060e2 <HAL_RCC_ClockConfig+0xce>
    {
      assert_param(IS_RCC_PCLK2(RCC_ClkInitStruct->APB2CLKDivider));
      MODIFY_REG(RCC->D2CFGR, RCC_D2CFGR_D2PPRE2, (RCC_ClkInitStruct->APB2CLKDivider));
 80060d0:	4b61      	ldr	r3, [pc, #388]	; (8006258 <HAL_RCC_ClockConfig+0x244>)
 80060d2:	69db      	ldr	r3, [r3, #28]
 80060d4:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 80060d8:	687b      	ldr	r3, [r7, #4]
 80060da:	699b      	ldr	r3, [r3, #24]
 80060dc:	495e      	ldr	r1, [pc, #376]	; (8006258 <HAL_RCC_ClockConfig+0x244>)
 80060de:	4313      	orrs	r3, r2
 80060e0:	61cb      	str	r3, [r1, #28]
    }
#endif
  }

  /*-------------------------- D3PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_D3PCLK1) == RCC_CLOCKTYPE_D3PCLK1)
 80060e2:	687b      	ldr	r3, [r7, #4]
 80060e4:	681b      	ldr	r3, [r3, #0]
 80060e6:	f003 0320 	and.w	r3, r3, #32
 80060ea:	2b00      	cmp	r3, #0
 80060ec:	d010      	beq.n	8006110 <HAL_RCC_ClockConfig+0xfc>
  {
#if defined(RCC_D3CFGR_D3PPRE)
    if((RCC_ClkInitStruct->APB4CLKDivider) > (RCC->D3CFGR & RCC_D3CFGR_D3PPRE))
 80060ee:	687b      	ldr	r3, [r7, #4]
 80060f0:	69da      	ldr	r2, [r3, #28]
 80060f2:	4b59      	ldr	r3, [pc, #356]	; (8006258 <HAL_RCC_ClockConfig+0x244>)
 80060f4:	6a1b      	ldr	r3, [r3, #32]
 80060f6:	f003 0370 	and.w	r3, r3, #112	; 0x70
 80060fa:	429a      	cmp	r2, r3
 80060fc:	d908      	bls.n	8006110 <HAL_RCC_ClockConfig+0xfc>
    {
      assert_param(IS_RCC_D3PCLK1(RCC_ClkInitStruct->APB4CLKDivider));
      MODIFY_REG(RCC->D3CFGR, RCC_D3CFGR_D3PPRE, (RCC_ClkInitStruct->APB4CLKDivider) );
 80060fe:	4b56      	ldr	r3, [pc, #344]	; (8006258 <HAL_RCC_ClockConfig+0x244>)
 8006100:	6a1b      	ldr	r3, [r3, #32]
 8006102:	f023 0270 	bic.w	r2, r3, #112	; 0x70
 8006106:	687b      	ldr	r3, [r7, #4]
 8006108:	69db      	ldr	r3, [r3, #28]
 800610a:	4953      	ldr	r1, [pc, #332]	; (8006258 <HAL_RCC_ClockConfig+0x244>)
 800610c:	4313      	orrs	r3, r2
 800610e:	620b      	str	r3, [r1, #32]
    }
#endif
  }

   /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8006110:	687b      	ldr	r3, [r7, #4]
 8006112:	681b      	ldr	r3, [r3, #0]
 8006114:	f003 0302 	and.w	r3, r3, #2
 8006118:	2b00      	cmp	r3, #0
 800611a:	d010      	beq.n	800613e <HAL_RCC_ClockConfig+0x12a>
  {
#if defined (RCC_D1CFGR_HPRE)
    if((RCC_ClkInitStruct->AHBCLKDivider) > (RCC->D1CFGR & RCC_D1CFGR_HPRE))
 800611c:	687b      	ldr	r3, [r7, #4]
 800611e:	68da      	ldr	r2, [r3, #12]
 8006120:	4b4d      	ldr	r3, [pc, #308]	; (8006258 <HAL_RCC_ClockConfig+0x244>)
 8006122:	699b      	ldr	r3, [r3, #24]
 8006124:	f003 030f 	and.w	r3, r3, #15
 8006128:	429a      	cmp	r2, r3
 800612a:	d908      	bls.n	800613e <HAL_RCC_ClockConfig+0x12a>
    {
      /* Set the new HCLK clock divider */
      assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
      MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 800612c:	4b4a      	ldr	r3, [pc, #296]	; (8006258 <HAL_RCC_ClockConfig+0x244>)
 800612e:	699b      	ldr	r3, [r3, #24]
 8006130:	f023 020f 	bic.w	r2, r3, #15
 8006134:	687b      	ldr	r3, [r7, #4]
 8006136:	68db      	ldr	r3, [r3, #12]
 8006138:	4947      	ldr	r1, [pc, #284]	; (8006258 <HAL_RCC_ClockConfig+0x244>)
 800613a:	4313      	orrs	r3, r2
 800613c:	618b      	str	r3, [r1, #24]
    }
#endif
  }

    /*------------------------- SYSCLK Configuration -------------------------*/
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 800613e:	687b      	ldr	r3, [r7, #4]
 8006140:	681b      	ldr	r3, [r3, #0]
 8006142:	f003 0301 	and.w	r3, r3, #1
 8006146:	2b00      	cmp	r3, #0
 8006148:	d055      	beq.n	80061f6 <HAL_RCC_ClockConfig+0x1e2>
    {
      assert_param(IS_RCC_SYSCLK(RCC_ClkInitStruct->SYSCLKDivider));
      assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));
#if defined(RCC_D1CFGR_D1CPRE)
      MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_D1CPRE, RCC_ClkInitStruct->SYSCLKDivider);
 800614a:	4b43      	ldr	r3, [pc, #268]	; (8006258 <HAL_RCC_ClockConfig+0x244>)
 800614c:	699b      	ldr	r3, [r3, #24]
 800614e:	f423 6270 	bic.w	r2, r3, #3840	; 0xf00
 8006152:	687b      	ldr	r3, [r7, #4]
 8006154:	689b      	ldr	r3, [r3, #8]
 8006156:	4940      	ldr	r1, [pc, #256]	; (8006258 <HAL_RCC_ClockConfig+0x244>)
 8006158:	4313      	orrs	r3, r2
 800615a:	618b      	str	r3, [r1, #24]
#else
      MODIFY_REG(RCC->CDCFGR1, RCC_CDCFGR1_CDCPRE, RCC_ClkInitStruct->SYSCLKDivider);
#endif
      /* HSE is selected as System Clock Source */
      if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 800615c:	687b      	ldr	r3, [r7, #4]
 800615e:	685b      	ldr	r3, [r3, #4]
 8006160:	2b02      	cmp	r3, #2
 8006162:	d107      	bne.n	8006174 <HAL_RCC_ClockConfig+0x160>
      {
        /* Check the HSE ready flag */
        if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 8006164:	4b3c      	ldr	r3, [pc, #240]	; (8006258 <HAL_RCC_ClockConfig+0x244>)
 8006166:	681b      	ldr	r3, [r3, #0]
 8006168:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800616c:	2b00      	cmp	r3, #0
 800616e:	d121      	bne.n	80061b4 <HAL_RCC_ClockConfig+0x1a0>
        {
          return HAL_ERROR;
 8006170:	2301      	movs	r3, #1
 8006172:	e0f6      	b.n	8006362 <HAL_RCC_ClockConfig+0x34e>
        }
      }
      /* PLL is selected as System Clock Source */
      else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8006174:	687b      	ldr	r3, [r7, #4]
 8006176:	685b      	ldr	r3, [r3, #4]
 8006178:	2b03      	cmp	r3, #3
 800617a:	d107      	bne.n	800618c <HAL_RCC_ClockConfig+0x178>
      {
        /* Check the PLL ready flag */
        if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == 0U)
 800617c:	4b36      	ldr	r3, [pc, #216]	; (8006258 <HAL_RCC_ClockConfig+0x244>)
 800617e:	681b      	ldr	r3, [r3, #0]
 8006180:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8006184:	2b00      	cmp	r3, #0
 8006186:	d115      	bne.n	80061b4 <HAL_RCC_ClockConfig+0x1a0>
        {
          return HAL_ERROR;
 8006188:	2301      	movs	r3, #1
 800618a:	e0ea      	b.n	8006362 <HAL_RCC_ClockConfig+0x34e>
        }
      }
      /* CSI is selected as System Clock Source */
      else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_CSI)
 800618c:	687b      	ldr	r3, [r7, #4]
 800618e:	685b      	ldr	r3, [r3, #4]
 8006190:	2b01      	cmp	r3, #1
 8006192:	d107      	bne.n	80061a4 <HAL_RCC_ClockConfig+0x190>
      {
        /* Check the PLL ready flag */
        if(__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) == 0U)
 8006194:	4b30      	ldr	r3, [pc, #192]	; (8006258 <HAL_RCC_ClockConfig+0x244>)
 8006196:	681b      	ldr	r3, [r3, #0]
 8006198:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800619c:	2b00      	cmp	r3, #0
 800619e:	d109      	bne.n	80061b4 <HAL_RCC_ClockConfig+0x1a0>
        {
          return HAL_ERROR;
 80061a0:	2301      	movs	r3, #1
 80061a2:	e0de      	b.n	8006362 <HAL_RCC_ClockConfig+0x34e>
      }
      /* HSI is selected as System Clock Source */
      else
      {
        /* Check the HSI ready flag */
        if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 80061a4:	4b2c      	ldr	r3, [pc, #176]	; (8006258 <HAL_RCC_ClockConfig+0x244>)
 80061a6:	681b      	ldr	r3, [r3, #0]
 80061a8:	f003 0304 	and.w	r3, r3, #4
 80061ac:	2b00      	cmp	r3, #0
 80061ae:	d101      	bne.n	80061b4 <HAL_RCC_ClockConfig+0x1a0>
        {
          return HAL_ERROR;
 80061b0:	2301      	movs	r3, #1
 80061b2:	e0d6      	b.n	8006362 <HAL_RCC_ClockConfig+0x34e>
        }
      }
      MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 80061b4:	4b28      	ldr	r3, [pc, #160]	; (8006258 <HAL_RCC_ClockConfig+0x244>)
 80061b6:	691b      	ldr	r3, [r3, #16]
 80061b8:	f023 0207 	bic.w	r2, r3, #7
 80061bc:	687b      	ldr	r3, [r7, #4]
 80061be:	685b      	ldr	r3, [r3, #4]
 80061c0:	4925      	ldr	r1, [pc, #148]	; (8006258 <HAL_RCC_ClockConfig+0x244>)
 80061c2:	4313      	orrs	r3, r2
 80061c4:	610b      	str	r3, [r1, #16]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80061c6:	f7fe fa0d 	bl	80045e4 <HAL_GetTick>
 80061ca:	6178      	str	r0, [r7, #20]

        while (__HAL_RCC_GET_SYSCLK_SOURCE() !=  (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80061cc:	e00a      	b.n	80061e4 <HAL_RCC_ClockConfig+0x1d0>
        {
          if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 80061ce:	f7fe fa09 	bl	80045e4 <HAL_GetTick>
 80061d2:	4602      	mov	r2, r0
 80061d4:	697b      	ldr	r3, [r7, #20]
 80061d6:	1ad3      	subs	r3, r2, r3
 80061d8:	f241 3288 	movw	r2, #5000	; 0x1388
 80061dc:	4293      	cmp	r3, r2
 80061de:	d901      	bls.n	80061e4 <HAL_RCC_ClockConfig+0x1d0>
          {
            return HAL_TIMEOUT;
 80061e0:	2303      	movs	r3, #3
 80061e2:	e0be      	b.n	8006362 <HAL_RCC_ClockConfig+0x34e>
        while (__HAL_RCC_GET_SYSCLK_SOURCE() !=  (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80061e4:	4b1c      	ldr	r3, [pc, #112]	; (8006258 <HAL_RCC_ClockConfig+0x244>)
 80061e6:	691b      	ldr	r3, [r3, #16]
 80061e8:	f003 0238 	and.w	r2, r3, #56	; 0x38
 80061ec:	687b      	ldr	r3, [r7, #4]
 80061ee:	685b      	ldr	r3, [r3, #4]
 80061f0:	00db      	lsls	r3, r3, #3
 80061f2:	429a      	cmp	r2, r3
 80061f4:	d1eb      	bne.n	80061ce <HAL_RCC_ClockConfig+0x1ba>

    }

    /* Decreasing the BUS frequency divider */
   /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 80061f6:	687b      	ldr	r3, [r7, #4]
 80061f8:	681b      	ldr	r3, [r3, #0]
 80061fa:	f003 0302 	and.w	r3, r3, #2
 80061fe:	2b00      	cmp	r3, #0
 8006200:	d010      	beq.n	8006224 <HAL_RCC_ClockConfig+0x210>
  {
#if defined(RCC_D1CFGR_HPRE)
    if((RCC_ClkInitStruct->AHBCLKDivider) < (RCC->D1CFGR & RCC_D1CFGR_HPRE))
 8006202:	687b      	ldr	r3, [r7, #4]
 8006204:	68da      	ldr	r2, [r3, #12]
 8006206:	4b14      	ldr	r3, [pc, #80]	; (8006258 <HAL_RCC_ClockConfig+0x244>)
 8006208:	699b      	ldr	r3, [r3, #24]
 800620a:	f003 030f 	and.w	r3, r3, #15
 800620e:	429a      	cmp	r2, r3
 8006210:	d208      	bcs.n	8006224 <HAL_RCC_ClockConfig+0x210>
    {
      /* Set the new HCLK clock divider */
      assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
      MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8006212:	4b11      	ldr	r3, [pc, #68]	; (8006258 <HAL_RCC_ClockConfig+0x244>)
 8006214:	699b      	ldr	r3, [r3, #24]
 8006216:	f023 020f 	bic.w	r2, r3, #15
 800621a:	687b      	ldr	r3, [r7, #4]
 800621c:	68db      	ldr	r3, [r3, #12]
 800621e:	490e      	ldr	r1, [pc, #56]	; (8006258 <HAL_RCC_ClockConfig+0x244>)
 8006220:	4313      	orrs	r3, r2
 8006222:	618b      	str	r3, [r1, #24]
    }
#endif
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8006224:	4b0b      	ldr	r3, [pc, #44]	; (8006254 <HAL_RCC_ClockConfig+0x240>)
 8006226:	681b      	ldr	r3, [r3, #0]
 8006228:	f003 030f 	and.w	r3, r3, #15
 800622c:	683a      	ldr	r2, [r7, #0]
 800622e:	429a      	cmp	r2, r3
 8006230:	d214      	bcs.n	800625c <HAL_RCC_ClockConfig+0x248>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8006232:	4b08      	ldr	r3, [pc, #32]	; (8006254 <HAL_RCC_ClockConfig+0x240>)
 8006234:	681b      	ldr	r3, [r3, #0]
 8006236:	f023 020f 	bic.w	r2, r3, #15
 800623a:	4906      	ldr	r1, [pc, #24]	; (8006254 <HAL_RCC_ClockConfig+0x240>)
 800623c:	683b      	ldr	r3, [r7, #0]
 800623e:	4313      	orrs	r3, r2
 8006240:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8006242:	4b04      	ldr	r3, [pc, #16]	; (8006254 <HAL_RCC_ClockConfig+0x240>)
 8006244:	681b      	ldr	r3, [r3, #0]
 8006246:	f003 030f 	and.w	r3, r3, #15
 800624a:	683a      	ldr	r2, [r7, #0]
 800624c:	429a      	cmp	r2, r3
 800624e:	d005      	beq.n	800625c <HAL_RCC_ClockConfig+0x248>
    {
      return HAL_ERROR;
 8006250:	2301      	movs	r3, #1
 8006252:	e086      	b.n	8006362 <HAL_RCC_ClockConfig+0x34e>
 8006254:	52002000 	.word	0x52002000
 8006258:	58024400 	.word	0x58024400
    }
 }

  /*-------------------------- D1PCLK1/CDPCLK Configuration ---------------------------*/
 if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_D1PCLK1) == RCC_CLOCKTYPE_D1PCLK1)
 800625c:	687b      	ldr	r3, [r7, #4]
 800625e:	681b      	ldr	r3, [r3, #0]
 8006260:	f003 0304 	and.w	r3, r3, #4
 8006264:	2b00      	cmp	r3, #0
 8006266:	d010      	beq.n	800628a <HAL_RCC_ClockConfig+0x276>
 {
#if defined(RCC_D1CFGR_D1PPRE)
   if((RCC_ClkInitStruct->APB3CLKDivider) < (RCC->D1CFGR & RCC_D1CFGR_D1PPRE))
 8006268:	687b      	ldr	r3, [r7, #4]
 800626a:	691a      	ldr	r2, [r3, #16]
 800626c:	4b3f      	ldr	r3, [pc, #252]	; (800636c <HAL_RCC_ClockConfig+0x358>)
 800626e:	699b      	ldr	r3, [r3, #24]
 8006270:	f003 0370 	and.w	r3, r3, #112	; 0x70
 8006274:	429a      	cmp	r2, r3
 8006276:	d208      	bcs.n	800628a <HAL_RCC_ClockConfig+0x276>
   {
     assert_param(IS_RCC_D1PCLK1(RCC_ClkInitStruct->APB3CLKDivider));
     MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_D1PPRE, RCC_ClkInitStruct->APB3CLKDivider);
 8006278:	4b3c      	ldr	r3, [pc, #240]	; (800636c <HAL_RCC_ClockConfig+0x358>)
 800627a:	699b      	ldr	r3, [r3, #24]
 800627c:	f023 0270 	bic.w	r2, r3, #112	; 0x70
 8006280:	687b      	ldr	r3, [r7, #4]
 8006282:	691b      	ldr	r3, [r3, #16]
 8006284:	4939      	ldr	r1, [pc, #228]	; (800636c <HAL_RCC_ClockConfig+0x358>)
 8006286:	4313      	orrs	r3, r2
 8006288:	618b      	str	r3, [r1, #24]
   }
#endif
 }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
 if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 800628a:	687b      	ldr	r3, [r7, #4]
 800628c:	681b      	ldr	r3, [r3, #0]
 800628e:	f003 0308 	and.w	r3, r3, #8
 8006292:	2b00      	cmp	r3, #0
 8006294:	d010      	beq.n	80062b8 <HAL_RCC_ClockConfig+0x2a4>
 {
#if defined(RCC_D2CFGR_D2PPRE1)
   if((RCC_ClkInitStruct->APB1CLKDivider) < (RCC->D2CFGR & RCC_D2CFGR_D2PPRE1))
 8006296:	687b      	ldr	r3, [r7, #4]
 8006298:	695a      	ldr	r2, [r3, #20]
 800629a:	4b34      	ldr	r3, [pc, #208]	; (800636c <HAL_RCC_ClockConfig+0x358>)
 800629c:	69db      	ldr	r3, [r3, #28]
 800629e:	f003 0370 	and.w	r3, r3, #112	; 0x70
 80062a2:	429a      	cmp	r2, r3
 80062a4:	d208      	bcs.n	80062b8 <HAL_RCC_ClockConfig+0x2a4>
   {
     assert_param(IS_RCC_PCLK1(RCC_ClkInitStruct->APB1CLKDivider));
     MODIFY_REG(RCC->D2CFGR, RCC_D2CFGR_D2PPRE1, (RCC_ClkInitStruct->APB1CLKDivider));
 80062a6:	4b31      	ldr	r3, [pc, #196]	; (800636c <HAL_RCC_ClockConfig+0x358>)
 80062a8:	69db      	ldr	r3, [r3, #28]
 80062aa:	f023 0270 	bic.w	r2, r3, #112	; 0x70
 80062ae:	687b      	ldr	r3, [r7, #4]
 80062b0:	695b      	ldr	r3, [r3, #20]
 80062b2:	492e      	ldr	r1, [pc, #184]	; (800636c <HAL_RCC_ClockConfig+0x358>)
 80062b4:	4313      	orrs	r3, r2
 80062b6:	61cb      	str	r3, [r1, #28]
   }
#endif
 }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
 if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80062b8:	687b      	ldr	r3, [r7, #4]
 80062ba:	681b      	ldr	r3, [r3, #0]
 80062bc:	f003 0310 	and.w	r3, r3, #16
 80062c0:	2b00      	cmp	r3, #0
 80062c2:	d010      	beq.n	80062e6 <HAL_RCC_ClockConfig+0x2d2>
 {
#if defined (RCC_D2CFGR_D2PPRE2)
   if((RCC_ClkInitStruct->APB2CLKDivider) < (RCC->D2CFGR & RCC_D2CFGR_D2PPRE2))
 80062c4:	687b      	ldr	r3, [r7, #4]
 80062c6:	699a      	ldr	r2, [r3, #24]
 80062c8:	4b28      	ldr	r3, [pc, #160]	; (800636c <HAL_RCC_ClockConfig+0x358>)
 80062ca:	69db      	ldr	r3, [r3, #28]
 80062cc:	f403 63e0 	and.w	r3, r3, #1792	; 0x700
 80062d0:	429a      	cmp	r2, r3
 80062d2:	d208      	bcs.n	80062e6 <HAL_RCC_ClockConfig+0x2d2>
   {
     assert_param(IS_RCC_PCLK2(RCC_ClkInitStruct->APB2CLKDivider));
     MODIFY_REG(RCC->D2CFGR, RCC_D2CFGR_D2PPRE2, (RCC_ClkInitStruct->APB2CLKDivider));
 80062d4:	4b25      	ldr	r3, [pc, #148]	; (800636c <HAL_RCC_ClockConfig+0x358>)
 80062d6:	69db      	ldr	r3, [r3, #28]
 80062d8:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 80062dc:	687b      	ldr	r3, [r7, #4]
 80062de:	699b      	ldr	r3, [r3, #24]
 80062e0:	4922      	ldr	r1, [pc, #136]	; (800636c <HAL_RCC_ClockConfig+0x358>)
 80062e2:	4313      	orrs	r3, r2
 80062e4:	61cb      	str	r3, [r1, #28]
   }
#endif
 }

  /*-------------------------- D3PCLK1/SRDPCLK1 Configuration ---------------------------*/
 if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_D3PCLK1) == RCC_CLOCKTYPE_D3PCLK1)
 80062e6:	687b      	ldr	r3, [r7, #4]
 80062e8:	681b      	ldr	r3, [r3, #0]
 80062ea:	f003 0320 	and.w	r3, r3, #32
 80062ee:	2b00      	cmp	r3, #0
 80062f0:	d010      	beq.n	8006314 <HAL_RCC_ClockConfig+0x300>
 {
#if defined(RCC_D3CFGR_D3PPRE)
   if((RCC_ClkInitStruct->APB4CLKDivider) < (RCC->D3CFGR & RCC_D3CFGR_D3PPRE))
 80062f2:	687b      	ldr	r3, [r7, #4]
 80062f4:	69da      	ldr	r2, [r3, #28]
 80062f6:	4b1d      	ldr	r3, [pc, #116]	; (800636c <HAL_RCC_ClockConfig+0x358>)
 80062f8:	6a1b      	ldr	r3, [r3, #32]
 80062fa:	f003 0370 	and.w	r3, r3, #112	; 0x70
 80062fe:	429a      	cmp	r2, r3
 8006300:	d208      	bcs.n	8006314 <HAL_RCC_ClockConfig+0x300>
   {
     assert_param(IS_RCC_D3PCLK1(RCC_ClkInitStruct->APB4CLKDivider));
     MODIFY_REG(RCC->D3CFGR, RCC_D3CFGR_D3PPRE, (RCC_ClkInitStruct->APB4CLKDivider) );
 8006302:	4b1a      	ldr	r3, [pc, #104]	; (800636c <HAL_RCC_ClockConfig+0x358>)
 8006304:	6a1b      	ldr	r3, [r3, #32]
 8006306:	f023 0270 	bic.w	r2, r3, #112	; 0x70
 800630a:	687b      	ldr	r3, [r7, #4]
 800630c:	69db      	ldr	r3, [r3, #28]
 800630e:	4917      	ldr	r1, [pc, #92]	; (800636c <HAL_RCC_ClockConfig+0x358>)
 8006310:	4313      	orrs	r3, r2
 8006312:	620b      	str	r3, [r1, #32]
#endif
 }

  /* Update the SystemCoreClock global variable */
#if defined(RCC_D1CFGR_D1CPRE)
  common_system_clock = HAL_RCC_GetSysClockFreq() >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_D1CPRE)>> RCC_D1CFGR_D1CPRE_Pos]) & 0x1FU);
 8006314:	f000 f834 	bl	8006380 <HAL_RCC_GetSysClockFreq>
 8006318:	4602      	mov	r2, r0
 800631a:	4b14      	ldr	r3, [pc, #80]	; (800636c <HAL_RCC_ClockConfig+0x358>)
 800631c:	699b      	ldr	r3, [r3, #24]
 800631e:	0a1b      	lsrs	r3, r3, #8
 8006320:	f003 030f 	and.w	r3, r3, #15
 8006324:	4912      	ldr	r1, [pc, #72]	; (8006370 <HAL_RCC_ClockConfig+0x35c>)
 8006326:	5ccb      	ldrb	r3, [r1, r3]
 8006328:	f003 031f 	and.w	r3, r3, #31
 800632c:	fa22 f303 	lsr.w	r3, r2, r3
 8006330:	613b      	str	r3, [r7, #16]
#else
  common_system_clock = HAL_RCC_GetSysClockFreq() >> ((D1CorePrescTable[(RCC->CDCFGR1 & RCC_CDCFGR1_CDCPRE)>> RCC_CDCFGR1_CDCPRE_Pos]) & 0x1FU);
#endif

#if defined(RCC_D1CFGR_HPRE)
  SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_HPRE)>> RCC_D1CFGR_HPRE_Pos]) & 0x1FU));
 8006332:	4b0e      	ldr	r3, [pc, #56]	; (800636c <HAL_RCC_ClockConfig+0x358>)
 8006334:	699b      	ldr	r3, [r3, #24]
 8006336:	f003 030f 	and.w	r3, r3, #15
 800633a:	4a0d      	ldr	r2, [pc, #52]	; (8006370 <HAL_RCC_ClockConfig+0x35c>)
 800633c:	5cd3      	ldrb	r3, [r2, r3]
 800633e:	f003 031f 	and.w	r3, r3, #31
 8006342:	693a      	ldr	r2, [r7, #16]
 8006344:	fa22 f303 	lsr.w	r3, r2, r3
 8006348:	4a0a      	ldr	r2, [pc, #40]	; (8006374 <HAL_RCC_ClockConfig+0x360>)
 800634a:	6013      	str	r3, [r2, #0]
#endif

#if defined(DUAL_CORE) && defined(CORE_CM4)
  SystemCoreClock = SystemD2Clock;
#else
  SystemCoreClock = common_system_clock;
 800634c:	4a0a      	ldr	r2, [pc, #40]	; (8006378 <HAL_RCC_ClockConfig+0x364>)
 800634e:	693b      	ldr	r3, [r7, #16]
 8006350:	6013      	str	r3, [r2, #0]
#endif /* DUAL_CORE && CORE_CM4 */

  /* Configure the source of time base considering new system clocks settings*/
  halstatus = HAL_InitTick (uwTickPrio);
 8006352:	4b0a      	ldr	r3, [pc, #40]	; (800637c <HAL_RCC_ClockConfig+0x368>)
 8006354:	681b      	ldr	r3, [r3, #0]
 8006356:	4618      	mov	r0, r3
 8006358:	f7fe f8fa 	bl	8004550 <HAL_InitTick>
 800635c:	4603      	mov	r3, r0
 800635e:	73fb      	strb	r3, [r7, #15]

  return halstatus;
 8006360:	7bfb      	ldrb	r3, [r7, #15]
}
 8006362:	4618      	mov	r0, r3
 8006364:	3718      	adds	r7, #24
 8006366:	46bd      	mov	sp, r7
 8006368:	bd80      	pop	{r7, pc}
 800636a:	bf00      	nop
 800636c:	58024400 	.word	0x58024400
 8006370:	080129f4 	.word	0x080129f4
 8006374:	24000004 	.word	0x24000004
 8006378:	24000000 	.word	0x24000000
 800637c:	24000008 	.word	0x24000008

08006380 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8006380:	b480      	push	{r7}
 8006382:	b089      	sub	sp, #36	; 0x24
 8006384:	af00      	add	r7, sp, #0
  float_t fracn1, pllvco;
  uint32_t sysclockfreq;

  /* Get SYSCLK source -------------------------------------------------------*/

  switch (RCC->CFGR & RCC_CFGR_SWS)
 8006386:	4bb3      	ldr	r3, [pc, #716]	; (8006654 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8006388:	691b      	ldr	r3, [r3, #16]
 800638a:	f003 0338 	and.w	r3, r3, #56	; 0x38
 800638e:	2b18      	cmp	r3, #24
 8006390:	f200 8155 	bhi.w	800663e <HAL_RCC_GetSysClockFreq+0x2be>
 8006394:	a201      	add	r2, pc, #4	; (adr r2, 800639c <HAL_RCC_GetSysClockFreq+0x1c>)
 8006396:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800639a:	bf00      	nop
 800639c:	08006401 	.word	0x08006401
 80063a0:	0800663f 	.word	0x0800663f
 80063a4:	0800663f 	.word	0x0800663f
 80063a8:	0800663f 	.word	0x0800663f
 80063ac:	0800663f 	.word	0x0800663f
 80063b0:	0800663f 	.word	0x0800663f
 80063b4:	0800663f 	.word	0x0800663f
 80063b8:	0800663f 	.word	0x0800663f
 80063bc:	08006427 	.word	0x08006427
 80063c0:	0800663f 	.word	0x0800663f
 80063c4:	0800663f 	.word	0x0800663f
 80063c8:	0800663f 	.word	0x0800663f
 80063cc:	0800663f 	.word	0x0800663f
 80063d0:	0800663f 	.word	0x0800663f
 80063d4:	0800663f 	.word	0x0800663f
 80063d8:	0800663f 	.word	0x0800663f
 80063dc:	0800642d 	.word	0x0800642d
 80063e0:	0800663f 	.word	0x0800663f
 80063e4:	0800663f 	.word	0x0800663f
 80063e8:	0800663f 	.word	0x0800663f
 80063ec:	0800663f 	.word	0x0800663f
 80063f0:	0800663f 	.word	0x0800663f
 80063f4:	0800663f 	.word	0x0800663f
 80063f8:	0800663f 	.word	0x0800663f
 80063fc:	08006433 	.word	0x08006433
  {
  case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */

   if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 8006400:	4b94      	ldr	r3, [pc, #592]	; (8006654 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8006402:	681b      	ldr	r3, [r3, #0]
 8006404:	f003 0320 	and.w	r3, r3, #32
 8006408:	2b00      	cmp	r3, #0
 800640a:	d009      	beq.n	8006420 <HAL_RCC_GetSysClockFreq+0xa0>
      {
        sysclockfreq = (uint32_t) (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER()>> 3));
 800640c:	4b91      	ldr	r3, [pc, #580]	; (8006654 <HAL_RCC_GetSysClockFreq+0x2d4>)
 800640e:	681b      	ldr	r3, [r3, #0]
 8006410:	08db      	lsrs	r3, r3, #3
 8006412:	f003 0303 	and.w	r3, r3, #3
 8006416:	4a90      	ldr	r2, [pc, #576]	; (8006658 <HAL_RCC_GetSysClockFreq+0x2d8>)
 8006418:	fa22 f303 	lsr.w	r3, r2, r3
 800641c:	61bb      	str	r3, [r7, #24]
      else
      {
        sysclockfreq = (uint32_t) HSI_VALUE;
      }

    break;
 800641e:	e111      	b.n	8006644 <HAL_RCC_GetSysClockFreq+0x2c4>
        sysclockfreq = (uint32_t) HSI_VALUE;
 8006420:	4b8d      	ldr	r3, [pc, #564]	; (8006658 <HAL_RCC_GetSysClockFreq+0x2d8>)
 8006422:	61bb      	str	r3, [r7, #24]
    break;
 8006424:	e10e      	b.n	8006644 <HAL_RCC_GetSysClockFreq+0x2c4>

  case RCC_CFGR_SWS_CSI:  /* CSI used as system clock  source */
    sysclockfreq = CSI_VALUE;
 8006426:	4b8d      	ldr	r3, [pc, #564]	; (800665c <HAL_RCC_GetSysClockFreq+0x2dc>)
 8006428:	61bb      	str	r3, [r7, #24]
    break;
 800642a:	e10b      	b.n	8006644 <HAL_RCC_GetSysClockFreq+0x2c4>

  case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    sysclockfreq = HSE_VALUE;
 800642c:	4b8c      	ldr	r3, [pc, #560]	; (8006660 <HAL_RCC_GetSysClockFreq+0x2e0>)
 800642e:	61bb      	str	r3, [r7, #24]
    break;
 8006430:	e108      	b.n	8006644 <HAL_RCC_GetSysClockFreq+0x2c4>
  case RCC_CFGR_SWS_PLL1:  /* PLL1 used as system clock  source */

    /* PLL_VCO = (HSE_VALUE or HSI_VALUE or CSI_VALUE/ PLLM) * PLLN
    SYSCLK = PLL_VCO / PLLR
    */
    pllsource = (RCC->PLLCKSELR & RCC_PLLCKSELR_PLLSRC);
 8006432:	4b88      	ldr	r3, [pc, #544]	; (8006654 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8006434:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8006436:	f003 0303 	and.w	r3, r3, #3
 800643a:	617b      	str	r3, [r7, #20]
    pllm = ((RCC->PLLCKSELR & RCC_PLLCKSELR_DIVM1)>> 4)  ;
 800643c:	4b85      	ldr	r3, [pc, #532]	; (8006654 <HAL_RCC_GetSysClockFreq+0x2d4>)
 800643e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8006440:	091b      	lsrs	r3, r3, #4
 8006442:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8006446:	613b      	str	r3, [r7, #16]
    pllfracen = ((RCC-> PLLCFGR & RCC_PLLCFGR_PLL1FRACEN)>>RCC_PLLCFGR_PLL1FRACEN_Pos);
 8006448:	4b82      	ldr	r3, [pc, #520]	; (8006654 <HAL_RCC_GetSysClockFreq+0x2d4>)
 800644a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800644c:	f003 0301 	and.w	r3, r3, #1
 8006450:	60fb      	str	r3, [r7, #12]
    fracn1 = (float_t)(uint32_t)(pllfracen* ((RCC->PLL1FRACR & RCC_PLL1FRACR_FRACN1)>> 3));
 8006452:	4b80      	ldr	r3, [pc, #512]	; (8006654 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8006454:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8006456:	08db      	lsrs	r3, r3, #3
 8006458:	f3c3 030c 	ubfx	r3, r3, #0, #13
 800645c:	68fa      	ldr	r2, [r7, #12]
 800645e:	fb02 f303 	mul.w	r3, r2, r3
 8006462:	ee07 3a90 	vmov	s15, r3
 8006466:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800646a:	edc7 7a02 	vstr	s15, [r7, #8]

    if (pllm != 0U)
 800646e:	693b      	ldr	r3, [r7, #16]
 8006470:	2b00      	cmp	r3, #0
 8006472:	f000 80e1 	beq.w	8006638 <HAL_RCC_GetSysClockFreq+0x2b8>
 8006476:	697b      	ldr	r3, [r7, #20]
 8006478:	2b02      	cmp	r3, #2
 800647a:	f000 8083 	beq.w	8006584 <HAL_RCC_GetSysClockFreq+0x204>
 800647e:	697b      	ldr	r3, [r7, #20]
 8006480:	2b02      	cmp	r3, #2
 8006482:	f200 80a1 	bhi.w	80065c8 <HAL_RCC_GetSysClockFreq+0x248>
 8006486:	697b      	ldr	r3, [r7, #20]
 8006488:	2b00      	cmp	r3, #0
 800648a:	d003      	beq.n	8006494 <HAL_RCC_GetSysClockFreq+0x114>
 800648c:	697b      	ldr	r3, [r7, #20]
 800648e:	2b01      	cmp	r3, #1
 8006490:	d056      	beq.n	8006540 <HAL_RCC_GetSysClockFreq+0x1c0>
 8006492:	e099      	b.n	80065c8 <HAL_RCC_GetSysClockFreq+0x248>
    {
      switch (pllsource)
      {
      case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */

       if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 8006494:	4b6f      	ldr	r3, [pc, #444]	; (8006654 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8006496:	681b      	ldr	r3, [r3, #0]
 8006498:	f003 0320 	and.w	r3, r3, #32
 800649c:	2b00      	cmp	r3, #0
 800649e:	d02d      	beq.n	80064fc <HAL_RCC_GetSysClockFreq+0x17c>
        {
          hsivalue= (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER()>> 3));
 80064a0:	4b6c      	ldr	r3, [pc, #432]	; (8006654 <HAL_RCC_GetSysClockFreq+0x2d4>)
 80064a2:	681b      	ldr	r3, [r3, #0]
 80064a4:	08db      	lsrs	r3, r3, #3
 80064a6:	f003 0303 	and.w	r3, r3, #3
 80064aa:	4a6b      	ldr	r2, [pc, #428]	; (8006658 <HAL_RCC_GetSysClockFreq+0x2d8>)
 80064ac:	fa22 f303 	lsr.w	r3, r2, r3
 80064b0:	607b      	str	r3, [r7, #4]
          pllvco = ( (float_t)hsivalue / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1/(float_t)0x2000) +(float_t)1 );
 80064b2:	687b      	ldr	r3, [r7, #4]
 80064b4:	ee07 3a90 	vmov	s15, r3
 80064b8:	eef8 6a67 	vcvt.f32.u32	s13, s15
 80064bc:	693b      	ldr	r3, [r7, #16]
 80064be:	ee07 3a90 	vmov	s15, r3
 80064c2:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80064c6:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 80064ca:	4b62      	ldr	r3, [pc, #392]	; (8006654 <HAL_RCC_GetSysClockFreq+0x2d4>)
 80064cc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80064ce:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80064d2:	ee07 3a90 	vmov	s15, r3
 80064d6:	eef8 6a67 	vcvt.f32.u32	s13, s15
 80064da:	ed97 6a02 	vldr	s12, [r7, #8]
 80064de:	eddf 5a61 	vldr	s11, [pc, #388]	; 8006664 <HAL_RCC_GetSysClockFreq+0x2e4>
 80064e2:	eec6 7a25 	vdiv.f32	s15, s12, s11
 80064e6:	ee76 7aa7 	vadd.f32	s15, s13, s15
 80064ea:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 80064ee:	ee77 7aa6 	vadd.f32	s15, s15, s13
 80064f2:	ee67 7a27 	vmul.f32	s15, s14, s15
 80064f6:	edc7 7a07 	vstr	s15, [r7, #28]
        }
        else
        {
          pllvco = ((float_t)HSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1/(float_t)0x2000) +(float_t)1 );
        }
        break;
 80064fa:	e087      	b.n	800660c <HAL_RCC_GetSysClockFreq+0x28c>
          pllvco = ((float_t)HSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1/(float_t)0x2000) +(float_t)1 );
 80064fc:	693b      	ldr	r3, [r7, #16]
 80064fe:	ee07 3a90 	vmov	s15, r3
 8006502:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8006506:	eddf 6a58 	vldr	s13, [pc, #352]	; 8006668 <HAL_RCC_GetSysClockFreq+0x2e8>
 800650a:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800650e:	4b51      	ldr	r3, [pc, #324]	; (8006654 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8006510:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8006512:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8006516:	ee07 3a90 	vmov	s15, r3
 800651a:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800651e:	ed97 6a02 	vldr	s12, [r7, #8]
 8006522:	eddf 5a50 	vldr	s11, [pc, #320]	; 8006664 <HAL_RCC_GetSysClockFreq+0x2e4>
 8006526:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800652a:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800652e:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 8006532:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8006536:	ee67 7a27 	vmul.f32	s15, s14, s15
 800653a:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 800653e:	e065      	b.n	800660c <HAL_RCC_GetSysClockFreq+0x28c>

      case RCC_PLLSOURCE_CSI:  /* CSI used as PLL clock source */
        pllvco = ((float_t)CSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1/(float_t)0x2000) +(float_t)1 );
 8006540:	693b      	ldr	r3, [r7, #16]
 8006542:	ee07 3a90 	vmov	s15, r3
 8006546:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800654a:	eddf 6a48 	vldr	s13, [pc, #288]	; 800666c <HAL_RCC_GetSysClockFreq+0x2ec>
 800654e:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8006552:	4b40      	ldr	r3, [pc, #256]	; (8006654 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8006554:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8006556:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800655a:	ee07 3a90 	vmov	s15, r3
 800655e:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8006562:	ed97 6a02 	vldr	s12, [r7, #8]
 8006566:	eddf 5a3f 	vldr	s11, [pc, #252]	; 8006664 <HAL_RCC_GetSysClockFreq+0x2e4>
 800656a:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800656e:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8006572:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 8006576:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800657a:	ee67 7a27 	vmul.f32	s15, s14, s15
 800657e:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 8006582:	e043      	b.n	800660c <HAL_RCC_GetSysClockFreq+0x28c>

      case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
        pllvco = ((float_t)HSE_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1/(float_t)0x2000) +(float_t)1 );
 8006584:	693b      	ldr	r3, [r7, #16]
 8006586:	ee07 3a90 	vmov	s15, r3
 800658a:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800658e:	eddf 6a38 	vldr	s13, [pc, #224]	; 8006670 <HAL_RCC_GetSysClockFreq+0x2f0>
 8006592:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8006596:	4b2f      	ldr	r3, [pc, #188]	; (8006654 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8006598:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800659a:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800659e:	ee07 3a90 	vmov	s15, r3
 80065a2:	eef8 6a67 	vcvt.f32.u32	s13, s15
 80065a6:	ed97 6a02 	vldr	s12, [r7, #8]
 80065aa:	eddf 5a2e 	vldr	s11, [pc, #184]	; 8006664 <HAL_RCC_GetSysClockFreq+0x2e4>
 80065ae:	eec6 7a25 	vdiv.f32	s15, s12, s11
 80065b2:	ee76 7aa7 	vadd.f32	s15, s13, s15
 80065b6:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 80065ba:	ee77 7aa6 	vadd.f32	s15, s15, s13
 80065be:	ee67 7a27 	vmul.f32	s15, s14, s15
 80065c2:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 80065c6:	e021      	b.n	800660c <HAL_RCC_GetSysClockFreq+0x28c>

      default:
        pllvco = ((float_t)CSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1/(float_t)0x2000) +(float_t)1 );
 80065c8:	693b      	ldr	r3, [r7, #16]
 80065ca:	ee07 3a90 	vmov	s15, r3
 80065ce:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80065d2:	eddf 6a26 	vldr	s13, [pc, #152]	; 800666c <HAL_RCC_GetSysClockFreq+0x2ec>
 80065d6:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 80065da:	4b1e      	ldr	r3, [pc, #120]	; (8006654 <HAL_RCC_GetSysClockFreq+0x2d4>)
 80065dc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80065de:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80065e2:	ee07 3a90 	vmov	s15, r3
 80065e6:	eef8 6a67 	vcvt.f32.u32	s13, s15
 80065ea:	ed97 6a02 	vldr	s12, [r7, #8]
 80065ee:	eddf 5a1d 	vldr	s11, [pc, #116]	; 8006664 <HAL_RCC_GetSysClockFreq+0x2e4>
 80065f2:	eec6 7a25 	vdiv.f32	s15, s12, s11
 80065f6:	ee76 7aa7 	vadd.f32	s15, s13, s15
 80065fa:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 80065fe:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8006602:	ee67 7a27 	vmul.f32	s15, s14, s15
 8006606:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 800660a:	bf00      	nop
      }
      pllp = (((RCC->PLL1DIVR & RCC_PLL1DIVR_P1) >>9) + 1U ) ;
 800660c:	4b11      	ldr	r3, [pc, #68]	; (8006654 <HAL_RCC_GetSysClockFreq+0x2d4>)
 800660e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8006610:	0a5b      	lsrs	r3, r3, #9
 8006612:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8006616:	3301      	adds	r3, #1
 8006618:	603b      	str	r3, [r7, #0]
      sysclockfreq =  (uint32_t)(float_t)(pllvco/(float_t)pllp);
 800661a:	683b      	ldr	r3, [r7, #0]
 800661c:	ee07 3a90 	vmov	s15, r3
 8006620:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 8006624:	edd7 6a07 	vldr	s13, [r7, #28]
 8006628:	eec6 7a87 	vdiv.f32	s15, s13, s14
 800662c:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8006630:	ee17 3a90 	vmov	r3, s15
 8006634:	61bb      	str	r3, [r7, #24]
    }
    else
    {
      sysclockfreq = 0U;
    }
    break;
 8006636:	e005      	b.n	8006644 <HAL_RCC_GetSysClockFreq+0x2c4>
      sysclockfreq = 0U;
 8006638:	2300      	movs	r3, #0
 800663a:	61bb      	str	r3, [r7, #24]
    break;
 800663c:	e002      	b.n	8006644 <HAL_RCC_GetSysClockFreq+0x2c4>

  default:
    sysclockfreq = CSI_VALUE;
 800663e:	4b07      	ldr	r3, [pc, #28]	; (800665c <HAL_RCC_GetSysClockFreq+0x2dc>)
 8006640:	61bb      	str	r3, [r7, #24]
    break;
 8006642:	bf00      	nop
  }

  return sysclockfreq;
 8006644:	69bb      	ldr	r3, [r7, #24]
}
 8006646:	4618      	mov	r0, r3
 8006648:	3724      	adds	r7, #36	; 0x24
 800664a:	46bd      	mov	sp, r7
 800664c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006650:	4770      	bx	lr
 8006652:	bf00      	nop
 8006654:	58024400 	.word	0x58024400
 8006658:	03d09000 	.word	0x03d09000
 800665c:	003d0900 	.word	0x003d0900
 8006660:	007a1200 	.word	0x007a1200
 8006664:	46000000 	.word	0x46000000
 8006668:	4c742400 	.word	0x4c742400
 800666c:	4a742400 	.word	0x4a742400
 8006670:	4af42400 	.word	0x4af42400

08006674 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemD2Clock CMSIS variable is used to store System domain2 Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8006674:	b580      	push	{r7, lr}
 8006676:	b082      	sub	sp, #8
 8006678:	af00      	add	r7, sp, #0
uint32_t common_system_clock;

#if defined(RCC_D1CFGR_D1CPRE)
  common_system_clock = HAL_RCC_GetSysClockFreq() >> (D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_D1CPRE)>> RCC_D1CFGR_D1CPRE_Pos] & 0x1FU);
 800667a:	f7ff fe81 	bl	8006380 <HAL_RCC_GetSysClockFreq>
 800667e:	4602      	mov	r2, r0
 8006680:	4b10      	ldr	r3, [pc, #64]	; (80066c4 <HAL_RCC_GetHCLKFreq+0x50>)
 8006682:	699b      	ldr	r3, [r3, #24]
 8006684:	0a1b      	lsrs	r3, r3, #8
 8006686:	f003 030f 	and.w	r3, r3, #15
 800668a:	490f      	ldr	r1, [pc, #60]	; (80066c8 <HAL_RCC_GetHCLKFreq+0x54>)
 800668c:	5ccb      	ldrb	r3, [r1, r3]
 800668e:	f003 031f 	and.w	r3, r3, #31
 8006692:	fa22 f303 	lsr.w	r3, r2, r3
 8006696:	607b      	str	r3, [r7, #4]
#else
  common_system_clock = HAL_RCC_GetSysClockFreq() >> (D1CorePrescTable[(RCC->CDCFGR1 & RCC_CDCFGR1_CDCPRE)>> RCC_CDCFGR1_CDCPRE_Pos] & 0x1FU);
#endif

#if defined(RCC_D1CFGR_HPRE)
  SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_HPRE)>> RCC_D1CFGR_HPRE_Pos]) & 0x1FU));
 8006698:	4b0a      	ldr	r3, [pc, #40]	; (80066c4 <HAL_RCC_GetHCLKFreq+0x50>)
 800669a:	699b      	ldr	r3, [r3, #24]
 800669c:	f003 030f 	and.w	r3, r3, #15
 80066a0:	4a09      	ldr	r2, [pc, #36]	; (80066c8 <HAL_RCC_GetHCLKFreq+0x54>)
 80066a2:	5cd3      	ldrb	r3, [r2, r3]
 80066a4:	f003 031f 	and.w	r3, r3, #31
 80066a8:	687a      	ldr	r2, [r7, #4]
 80066aa:	fa22 f303 	lsr.w	r3, r2, r3
 80066ae:	4a07      	ldr	r2, [pc, #28]	; (80066cc <HAL_RCC_GetHCLKFreq+0x58>)
 80066b0:	6013      	str	r3, [r2, #0]
#endif

#if defined(DUAL_CORE) && defined(CORE_CM4)
  SystemCoreClock = SystemD2Clock;
#else
  SystemCoreClock = common_system_clock;
 80066b2:	4a07      	ldr	r2, [pc, #28]	; (80066d0 <HAL_RCC_GetHCLKFreq+0x5c>)
 80066b4:	687b      	ldr	r3, [r7, #4]
 80066b6:	6013      	str	r3, [r2, #0]
#endif /* DUAL_CORE && CORE_CM4 */

  return SystemD2Clock;
 80066b8:	4b04      	ldr	r3, [pc, #16]	; (80066cc <HAL_RCC_GetHCLKFreq+0x58>)
 80066ba:	681b      	ldr	r3, [r3, #0]
}
 80066bc:	4618      	mov	r0, r3
 80066be:	3708      	adds	r7, #8
 80066c0:	46bd      	mov	sp, r7
 80066c2:	bd80      	pop	{r7, pc}
 80066c4:	58024400 	.word	0x58024400
 80066c8:	080129f4 	.word	0x080129f4
 80066cc:	24000004 	.word	0x24000004
 80066d0:	24000000 	.word	0x24000000

080066d4 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 80066d4:	b580      	push	{r7, lr}
 80066d6:	af00      	add	r7, sp, #0
#if defined (RCC_D2CFGR_D2PPRE1)
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> ((D1CorePrescTable[(RCC->D2CFGR & RCC_D2CFGR_D2PPRE1)>> RCC_D2CFGR_D2PPRE1_Pos]) & 0x1FU));
 80066d8:	f7ff ffcc 	bl	8006674 <HAL_RCC_GetHCLKFreq>
 80066dc:	4602      	mov	r2, r0
 80066de:	4b06      	ldr	r3, [pc, #24]	; (80066f8 <HAL_RCC_GetPCLK1Freq+0x24>)
 80066e0:	69db      	ldr	r3, [r3, #28]
 80066e2:	091b      	lsrs	r3, r3, #4
 80066e4:	f003 0307 	and.w	r3, r3, #7
 80066e8:	4904      	ldr	r1, [pc, #16]	; (80066fc <HAL_RCC_GetPCLK1Freq+0x28>)
 80066ea:	5ccb      	ldrb	r3, [r1, r3]
 80066ec:	f003 031f 	and.w	r3, r3, #31
 80066f0:	fa22 f303 	lsr.w	r3, r2, r3
#else
 /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> ((D1CorePrescTable[(RCC->CDCFGR2 & RCC_CDCFGR2_CDPPRE1)>> RCC_CDCFGR2_CDPPRE1_Pos]) & 0x1FU));
#endif
}
 80066f4:	4618      	mov	r0, r3
 80066f6:	bd80      	pop	{r7, pc}
 80066f8:	58024400 	.word	0x58024400
 80066fc:	080129f4 	.word	0x080129f4

08006700 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8006700:	b580      	push	{r7, lr}
 8006702:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
#if defined(RCC_D2CFGR_D2PPRE2)
  return (HAL_RCC_GetHCLKFreq() >> ((D1CorePrescTable[(RCC->D2CFGR & RCC_D2CFGR_D2PPRE2)>> RCC_D2CFGR_D2PPRE2_Pos]) & 0x1FU));
 8006704:	f7ff ffb6 	bl	8006674 <HAL_RCC_GetHCLKFreq>
 8006708:	4602      	mov	r2, r0
 800670a:	4b06      	ldr	r3, [pc, #24]	; (8006724 <HAL_RCC_GetPCLK2Freq+0x24>)
 800670c:	69db      	ldr	r3, [r3, #28]
 800670e:	0a1b      	lsrs	r3, r3, #8
 8006710:	f003 0307 	and.w	r3, r3, #7
 8006714:	4904      	ldr	r1, [pc, #16]	; (8006728 <HAL_RCC_GetPCLK2Freq+0x28>)
 8006716:	5ccb      	ldrb	r3, [r1, r3]
 8006718:	f003 031f 	and.w	r3, r3, #31
 800671c:	fa22 f303 	lsr.w	r3, r2, r3
#else
  return (HAL_RCC_GetHCLKFreq() >> ((D1CorePrescTable[(RCC->CDCFGR2 & RCC_CDCFGR2_CDPPRE2)>> RCC_CDCFGR2_CDPPRE2_Pos]) & 0x1FU));
#endif
}
 8006720:	4618      	mov	r0, r3
 8006722:	bd80      	pop	{r7, pc}
 8006724:	58024400 	.word	0x58024400
 8006728:	080129f4 	.word	0x080129f4

0800672c <HAL_RCCEx_PeriphCLKConfig>:
  * (*) : Available on some STM32H7 lines only.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 800672c:	b580      	push	{r7, lr}
 800672e:	b086      	sub	sp, #24
 8006730:	af00      	add	r7, sp, #0
 8006732:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg;
  uint32_t tickstart;
  HAL_StatusTypeDef ret = HAL_OK;      /* Intermediate status */
 8006734:	2300      	movs	r3, #0
 8006736:	75fb      	strb	r3, [r7, #23]
  HAL_StatusTypeDef status = HAL_OK;   /* Final status */
 8006738:	2300      	movs	r3, #0
 800673a:	75bb      	strb	r3, [r7, #22]

  /*---------------------------- SPDIFRX configuration -------------------------------*/

  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPDIFRX) == RCC_PERIPHCLK_SPDIFRX)
 800673c:	687b      	ldr	r3, [r7, #4]
 800673e:	681b      	ldr	r3, [r3, #0]
 8006740:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 8006744:	2b00      	cmp	r3, #0
 8006746:	d03f      	beq.n	80067c8 <HAL_RCCEx_PeriphCLKConfig+0x9c>
  {

    switch(PeriphClkInit->SpdifrxClockSelection)
 8006748:	687b      	ldr	r3, [r7, #4]
 800674a:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 800674c:	f5b3 1f40 	cmp.w	r3, #3145728	; 0x300000
 8006750:	d02a      	beq.n	80067a8 <HAL_RCCEx_PeriphCLKConfig+0x7c>
 8006752:	f5b3 1f40 	cmp.w	r3, #3145728	; 0x300000
 8006756:	d824      	bhi.n	80067a2 <HAL_RCCEx_PeriphCLKConfig+0x76>
 8006758:	f5b3 1f00 	cmp.w	r3, #2097152	; 0x200000
 800675c:	d018      	beq.n	8006790 <HAL_RCCEx_PeriphCLKConfig+0x64>
 800675e:	f5b3 1f00 	cmp.w	r3, #2097152	; 0x200000
 8006762:	d81e      	bhi.n	80067a2 <HAL_RCCEx_PeriphCLKConfig+0x76>
 8006764:	2b00      	cmp	r3, #0
 8006766:	d003      	beq.n	8006770 <HAL_RCCEx_PeriphCLKConfig+0x44>
 8006768:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 800676c:	d007      	beq.n	800677e <HAL_RCCEx_PeriphCLKConfig+0x52>
 800676e:	e018      	b.n	80067a2 <HAL_RCCEx_PeriphCLKConfig+0x76>
    {
    case RCC_SPDIFRXCLKSOURCE_PLL:      /* PLL is used as clock source for SPDIFRX*/
      /* Enable PLL1Q Clock output generated form System PLL . */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8006770:	4ba3      	ldr	r3, [pc, #652]	; (8006a00 <HAL_RCCEx_PeriphCLKConfig+0x2d4>)
 8006772:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8006774:	4aa2      	ldr	r2, [pc, #648]	; (8006a00 <HAL_RCCEx_PeriphCLKConfig+0x2d4>)
 8006776:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 800677a:	62d3      	str	r3, [r2, #44]	; 0x2c

      /* SPDIFRX clock source configuration done later after clock selection check */
      break;
 800677c:	e015      	b.n	80067aa <HAL_RCCEx_PeriphCLKConfig+0x7e>

    case RCC_SPDIFRXCLKSOURCE_PLL2: /* PLL2 is used as clock source for SPDIFRX*/

      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_R_UPDATE);
 800677e:	687b      	ldr	r3, [r7, #4]
 8006780:	3304      	adds	r3, #4
 8006782:	2102      	movs	r1, #2
 8006784:	4618      	mov	r0, r3
 8006786:	f001 f9d5 	bl	8007b34 <RCCEx_PLL2_Config>
 800678a:	4603      	mov	r3, r0
 800678c:	75fb      	strb	r3, [r7, #23]

      /* SPDIFRX clock source configuration done later after clock selection check */
      break;
 800678e:	e00c      	b.n	80067aa <HAL_RCCEx_PeriphCLKConfig+0x7e>

    case RCC_SPDIFRXCLKSOURCE_PLL3:  /* PLL3 is used as clock source for SPDIFRX*/
      ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_R_UPDATE);
 8006790:	687b      	ldr	r3, [r7, #4]
 8006792:	3324      	adds	r3, #36	; 0x24
 8006794:	2102      	movs	r1, #2
 8006796:	4618      	mov	r0, r3
 8006798:	f001 fa7e 	bl	8007c98 <RCCEx_PLL3_Config>
 800679c:	4603      	mov	r3, r0
 800679e:	75fb      	strb	r3, [r7, #23]

      /* SPDIFRX clock source configuration done later after clock selection check */
      break;
 80067a0:	e003      	b.n	80067aa <HAL_RCCEx_PeriphCLKConfig+0x7e>
      /* Internal OSC clock is used as source of SPDIFRX clock*/
      /* SPDIFRX clock source configuration done later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 80067a2:	2301      	movs	r3, #1
 80067a4:	75fb      	strb	r3, [r7, #23]
      break;
 80067a6:	e000      	b.n	80067aa <HAL_RCCEx_PeriphCLKConfig+0x7e>
      break;
 80067a8:	bf00      	nop
    }

    if(ret == HAL_OK)
 80067aa:	7dfb      	ldrb	r3, [r7, #23]
 80067ac:	2b00      	cmp	r3, #0
 80067ae:	d109      	bne.n	80067c4 <HAL_RCCEx_PeriphCLKConfig+0x98>
    {
      /* Set the source of SPDIFRX clock*/
      __HAL_RCC_SPDIFRX_CONFIG(PeriphClkInit->SpdifrxClockSelection);
 80067b0:	4b93      	ldr	r3, [pc, #588]	; (8006a00 <HAL_RCCEx_PeriphCLKConfig+0x2d4>)
 80067b2:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80067b4:	f423 1240 	bic.w	r2, r3, #3145728	; 0x300000
 80067b8:	687b      	ldr	r3, [r7, #4]
 80067ba:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 80067bc:	4990      	ldr	r1, [pc, #576]	; (8006a00 <HAL_RCCEx_PeriphCLKConfig+0x2d4>)
 80067be:	4313      	orrs	r3, r2
 80067c0:	650b      	str	r3, [r1, #80]	; 0x50
 80067c2:	e001      	b.n	80067c8 <HAL_RCCEx_PeriphCLKConfig+0x9c>
    }
    else
    {
      /* set overall return value */
      status = ret;
 80067c4:	7dfb      	ldrb	r3, [r7, #23]
 80067c6:	75bb      	strb	r3, [r7, #22]
    }
  }

  /*---------------------------- SAI1 configuration -------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1)
 80067c8:	687b      	ldr	r3, [r7, #4]
 80067ca:	681b      	ldr	r3, [r3, #0]
 80067cc:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80067d0:	2b00      	cmp	r3, #0
 80067d2:	d03d      	beq.n	8006850 <HAL_RCCEx_PeriphCLKConfig+0x124>
  {
    switch(PeriphClkInit->Sai1ClockSelection)
 80067d4:	687b      	ldr	r3, [r7, #4]
 80067d6:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80067d8:	2b04      	cmp	r3, #4
 80067da:	d826      	bhi.n	800682a <HAL_RCCEx_PeriphCLKConfig+0xfe>
 80067dc:	a201      	add	r2, pc, #4	; (adr r2, 80067e4 <HAL_RCCEx_PeriphCLKConfig+0xb8>)
 80067de:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80067e2:	bf00      	nop
 80067e4:	080067f9 	.word	0x080067f9
 80067e8:	08006807 	.word	0x08006807
 80067ec:	08006819 	.word	0x08006819
 80067f0:	08006831 	.word	0x08006831
 80067f4:	08006831 	.word	0x08006831
    {
    case RCC_SAI1CLKSOURCE_PLL:      /* PLL is used as clock source for SAI1*/
      /* Enable SAI Clock output generated form System PLL . */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 80067f8:	4b81      	ldr	r3, [pc, #516]	; (8006a00 <HAL_RCCEx_PeriphCLKConfig+0x2d4>)
 80067fa:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80067fc:	4a80      	ldr	r2, [pc, #512]	; (8006a00 <HAL_RCCEx_PeriphCLKConfig+0x2d4>)
 80067fe:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8006802:	62d3      	str	r3, [r2, #44]	; 0x2c

      /* SAI1 clock source configuration done later after clock selection check */
      break;
 8006804:	e015      	b.n	8006832 <HAL_RCCEx_PeriphCLKConfig+0x106>

    case RCC_SAI1CLKSOURCE_PLL2: /* PLL2 is used as clock source for SAI1*/

      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_P_UPDATE);
 8006806:	687b      	ldr	r3, [r7, #4]
 8006808:	3304      	adds	r3, #4
 800680a:	2100      	movs	r1, #0
 800680c:	4618      	mov	r0, r3
 800680e:	f001 f991 	bl	8007b34 <RCCEx_PLL2_Config>
 8006812:	4603      	mov	r3, r0
 8006814:	75fb      	strb	r3, [r7, #23]

      /* SAI1 clock source configuration done later after clock selection check */
      break;
 8006816:	e00c      	b.n	8006832 <HAL_RCCEx_PeriphCLKConfig+0x106>

    case RCC_SAI1CLKSOURCE_PLL3:  /* PLL3 is used as clock source for SAI1*/
      ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_P_UPDATE);
 8006818:	687b      	ldr	r3, [r7, #4]
 800681a:	3324      	adds	r3, #36	; 0x24
 800681c:	2100      	movs	r1, #0
 800681e:	4618      	mov	r0, r3
 8006820:	f001 fa3a 	bl	8007c98 <RCCEx_PLL3_Config>
 8006824:	4603      	mov	r3, r0
 8006826:	75fb      	strb	r3, [r7, #23]

      /* SAI1 clock source configuration done later after clock selection check */
      break;
 8006828:	e003      	b.n	8006832 <HAL_RCCEx_PeriphCLKConfig+0x106>
      /* HSI, HSE, or CSI oscillator is used as source of SAI1 clock */
      /* SAI1 clock source configuration done later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 800682a:	2301      	movs	r3, #1
 800682c:	75fb      	strb	r3, [r7, #23]
      break;
 800682e:	e000      	b.n	8006832 <HAL_RCCEx_PeriphCLKConfig+0x106>
      break;
 8006830:	bf00      	nop
    }

    if(ret == HAL_OK)
 8006832:	7dfb      	ldrb	r3, [r7, #23]
 8006834:	2b00      	cmp	r3, #0
 8006836:	d109      	bne.n	800684c <HAL_RCCEx_PeriphCLKConfig+0x120>
    {
      /* Set the source of SAI1 clock*/
      __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 8006838:	4b71      	ldr	r3, [pc, #452]	; (8006a00 <HAL_RCCEx_PeriphCLKConfig+0x2d4>)
 800683a:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800683c:	f023 0207 	bic.w	r2, r3, #7
 8006840:	687b      	ldr	r3, [r7, #4]
 8006842:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8006844:	496e      	ldr	r1, [pc, #440]	; (8006a00 <HAL_RCCEx_PeriphCLKConfig+0x2d4>)
 8006846:	4313      	orrs	r3, r2
 8006848:	650b      	str	r3, [r1, #80]	; 0x50
 800684a:	e001      	b.n	8006850 <HAL_RCCEx_PeriphCLKConfig+0x124>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800684c:	7dfb      	ldrb	r3, [r7, #23]
 800684e:	75bb      	strb	r3, [r7, #22]
    }
  }

#if defined(SAI3)
  /*---------------------------- SAI2/3 configuration -------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI23) == RCC_PERIPHCLK_SAI23)
 8006850:	687b      	ldr	r3, [r7, #4]
 8006852:	681b      	ldr	r3, [r3, #0]
 8006854:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8006858:	2b00      	cmp	r3, #0
 800685a:	d042      	beq.n	80068e2 <HAL_RCCEx_PeriphCLKConfig+0x1b6>
  {
    switch(PeriphClkInit->Sai23ClockSelection)
 800685c:	687b      	ldr	r3, [r7, #4]
 800685e:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8006860:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8006864:	d02b      	beq.n	80068be <HAL_RCCEx_PeriphCLKConfig+0x192>
 8006866:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 800686a:	d825      	bhi.n	80068b8 <HAL_RCCEx_PeriphCLKConfig+0x18c>
 800686c:	2bc0      	cmp	r3, #192	; 0xc0
 800686e:	d028      	beq.n	80068c2 <HAL_RCCEx_PeriphCLKConfig+0x196>
 8006870:	2bc0      	cmp	r3, #192	; 0xc0
 8006872:	d821      	bhi.n	80068b8 <HAL_RCCEx_PeriphCLKConfig+0x18c>
 8006874:	2b80      	cmp	r3, #128	; 0x80
 8006876:	d016      	beq.n	80068a6 <HAL_RCCEx_PeriphCLKConfig+0x17a>
 8006878:	2b80      	cmp	r3, #128	; 0x80
 800687a:	d81d      	bhi.n	80068b8 <HAL_RCCEx_PeriphCLKConfig+0x18c>
 800687c:	2b00      	cmp	r3, #0
 800687e:	d002      	beq.n	8006886 <HAL_RCCEx_PeriphCLKConfig+0x15a>
 8006880:	2b40      	cmp	r3, #64	; 0x40
 8006882:	d007      	beq.n	8006894 <HAL_RCCEx_PeriphCLKConfig+0x168>
 8006884:	e018      	b.n	80068b8 <HAL_RCCEx_PeriphCLKConfig+0x18c>
    {
    case RCC_SAI23CLKSOURCE_PLL:      /* PLL is used as clock source for SAI2/3 */
      /* Enable SAI Clock output generated form System PLL . */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8006886:	4b5e      	ldr	r3, [pc, #376]	; (8006a00 <HAL_RCCEx_PeriphCLKConfig+0x2d4>)
 8006888:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800688a:	4a5d      	ldr	r2, [pc, #372]	; (8006a00 <HAL_RCCEx_PeriphCLKConfig+0x2d4>)
 800688c:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8006890:	62d3      	str	r3, [r2, #44]	; 0x2c

      /* SAI2/3 clock source configuration done later after clock selection check */
      break;
 8006892:	e017      	b.n	80068c4 <HAL_RCCEx_PeriphCLKConfig+0x198>

    case RCC_SAI23CLKSOURCE_PLL2: /* PLL2 is used as clock source for SAI2/3 */

      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_P_UPDATE);
 8006894:	687b      	ldr	r3, [r7, #4]
 8006896:	3304      	adds	r3, #4
 8006898:	2100      	movs	r1, #0
 800689a:	4618      	mov	r0, r3
 800689c:	f001 f94a 	bl	8007b34 <RCCEx_PLL2_Config>
 80068a0:	4603      	mov	r3, r0
 80068a2:	75fb      	strb	r3, [r7, #23]

      /* SAI2/3 clock source configuration done later after clock selection check */
      break;
 80068a4:	e00e      	b.n	80068c4 <HAL_RCCEx_PeriphCLKConfig+0x198>

    case RCC_SAI23CLKSOURCE_PLL3:  /* PLL3 is used as clock source for SAI2/3 */
      ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_P_UPDATE);
 80068a6:	687b      	ldr	r3, [r7, #4]
 80068a8:	3324      	adds	r3, #36	; 0x24
 80068aa:	2100      	movs	r1, #0
 80068ac:	4618      	mov	r0, r3
 80068ae:	f001 f9f3 	bl	8007c98 <RCCEx_PLL3_Config>
 80068b2:	4603      	mov	r3, r0
 80068b4:	75fb      	strb	r3, [r7, #23]

      /* SAI2/3 clock source configuration done later after clock selection check */
      break;
 80068b6:	e005      	b.n	80068c4 <HAL_RCCEx_PeriphCLKConfig+0x198>
      /* HSI, HSE, or CSI oscillator is used as source of SAI2/3 clock */
      /* SAI2/3 clock source configuration done later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 80068b8:	2301      	movs	r3, #1
 80068ba:	75fb      	strb	r3, [r7, #23]
      break;
 80068bc:	e002      	b.n	80068c4 <HAL_RCCEx_PeriphCLKConfig+0x198>
      break;
 80068be:	bf00      	nop
 80068c0:	e000      	b.n	80068c4 <HAL_RCCEx_PeriphCLKConfig+0x198>
      break;
 80068c2:	bf00      	nop
    }

    if(ret == HAL_OK)
 80068c4:	7dfb      	ldrb	r3, [r7, #23]
 80068c6:	2b00      	cmp	r3, #0
 80068c8:	d109      	bne.n	80068de <HAL_RCCEx_PeriphCLKConfig+0x1b2>
    {
      /* Set the source of SAI2/3 clock*/
      __HAL_RCC_SAI23_CONFIG(PeriphClkInit->Sai23ClockSelection);
 80068ca:	4b4d      	ldr	r3, [pc, #308]	; (8006a00 <HAL_RCCEx_PeriphCLKConfig+0x2d4>)
 80068cc:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80068ce:	f423 72e0 	bic.w	r2, r3, #448	; 0x1c0
 80068d2:	687b      	ldr	r3, [r7, #4]
 80068d4:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80068d6:	494a      	ldr	r1, [pc, #296]	; (8006a00 <HAL_RCCEx_PeriphCLKConfig+0x2d4>)
 80068d8:	4313      	orrs	r3, r2
 80068da:	650b      	str	r3, [r1, #80]	; 0x50
 80068dc:	e001      	b.n	80068e2 <HAL_RCCEx_PeriphCLKConfig+0x1b6>
    }
    else
    {
      /* set overall return value */
      status = ret;
 80068de:	7dfb      	ldrb	r3, [r7, #23]
 80068e0:	75bb      	strb	r3, [r7, #22]
  }
#endif  /*SAI2B*/

#if defined(SAI4)
  /*---------------------------- SAI4A configuration -------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI4A) == RCC_PERIPHCLK_SAI4A)
 80068e2:	687b      	ldr	r3, [r7, #4]
 80068e4:	681b      	ldr	r3, [r3, #0]
 80068e6:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80068ea:	2b00      	cmp	r3, #0
 80068ec:	d049      	beq.n	8006982 <HAL_RCCEx_PeriphCLKConfig+0x256>
  {
    switch(PeriphClkInit->Sai4AClockSelection)
 80068ee:	687b      	ldr	r3, [r7, #4]
 80068f0:	f8d3 30a4 	ldr.w	r3, [r3, #164]	; 0xa4
 80068f4:	f5b3 0f00 	cmp.w	r3, #8388608	; 0x800000
 80068f8:	d030      	beq.n	800695c <HAL_RCCEx_PeriphCLKConfig+0x230>
 80068fa:	f5b3 0f00 	cmp.w	r3, #8388608	; 0x800000
 80068fe:	d82a      	bhi.n	8006956 <HAL_RCCEx_PeriphCLKConfig+0x22a>
 8006900:	f5b3 0fc0 	cmp.w	r3, #6291456	; 0x600000
 8006904:	d02c      	beq.n	8006960 <HAL_RCCEx_PeriphCLKConfig+0x234>
 8006906:	f5b3 0fc0 	cmp.w	r3, #6291456	; 0x600000
 800690a:	d824      	bhi.n	8006956 <HAL_RCCEx_PeriphCLKConfig+0x22a>
 800690c:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8006910:	d018      	beq.n	8006944 <HAL_RCCEx_PeriphCLKConfig+0x218>
 8006912:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8006916:	d81e      	bhi.n	8006956 <HAL_RCCEx_PeriphCLKConfig+0x22a>
 8006918:	2b00      	cmp	r3, #0
 800691a:	d003      	beq.n	8006924 <HAL_RCCEx_PeriphCLKConfig+0x1f8>
 800691c:	f5b3 1f00 	cmp.w	r3, #2097152	; 0x200000
 8006920:	d007      	beq.n	8006932 <HAL_RCCEx_PeriphCLKConfig+0x206>
 8006922:	e018      	b.n	8006956 <HAL_RCCEx_PeriphCLKConfig+0x22a>
    {
    case RCC_SAI4ACLKSOURCE_PLL:      /* PLL is used as clock source for SAI2*/
      /* Enable SAI Clock output generated form System PLL . */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8006924:	4b36      	ldr	r3, [pc, #216]	; (8006a00 <HAL_RCCEx_PeriphCLKConfig+0x2d4>)
 8006926:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8006928:	4a35      	ldr	r2, [pc, #212]	; (8006a00 <HAL_RCCEx_PeriphCLKConfig+0x2d4>)
 800692a:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 800692e:	62d3      	str	r3, [r2, #44]	; 0x2c

      /* SAI1 clock source configuration done later after clock selection check */
      break;
 8006930:	e017      	b.n	8006962 <HAL_RCCEx_PeriphCLKConfig+0x236>

    case RCC_SAI4ACLKSOURCE_PLL2: /* PLL2 is used as clock source for SAI2*/

      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_P_UPDATE);
 8006932:	687b      	ldr	r3, [r7, #4]
 8006934:	3304      	adds	r3, #4
 8006936:	2100      	movs	r1, #0
 8006938:	4618      	mov	r0, r3
 800693a:	f001 f8fb 	bl	8007b34 <RCCEx_PLL2_Config>
 800693e:	4603      	mov	r3, r0
 8006940:	75fb      	strb	r3, [r7, #23]

      /* SAI2 clock source configuration done later after clock selection check */
      break;
 8006942:	e00e      	b.n	8006962 <HAL_RCCEx_PeriphCLKConfig+0x236>

    case RCC_SAI4ACLKSOURCE_PLL3:  /* PLL3 is used as clock source for SAI2*/
      ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_P_UPDATE);
 8006944:	687b      	ldr	r3, [r7, #4]
 8006946:	3324      	adds	r3, #36	; 0x24
 8006948:	2100      	movs	r1, #0
 800694a:	4618      	mov	r0, r3
 800694c:	f001 f9a4 	bl	8007c98 <RCCEx_PLL3_Config>
 8006950:	4603      	mov	r3, r0
 8006952:	75fb      	strb	r3, [r7, #23]

      /* SAI1 clock source configuration done later after clock selection check */
      break;
 8006954:	e005      	b.n	8006962 <HAL_RCCEx_PeriphCLKConfig+0x236>
      /* SAI4A clock source configuration done later after clock selection check */
      break;
#endif /* RCC_VER_3_0 */

    default:
      ret = HAL_ERROR;
 8006956:	2301      	movs	r3, #1
 8006958:	75fb      	strb	r3, [r7, #23]
      break;
 800695a:	e002      	b.n	8006962 <HAL_RCCEx_PeriphCLKConfig+0x236>
      break;
 800695c:	bf00      	nop
 800695e:	e000      	b.n	8006962 <HAL_RCCEx_PeriphCLKConfig+0x236>
      break;
 8006960:	bf00      	nop
    }

    if(ret == HAL_OK)
 8006962:	7dfb      	ldrb	r3, [r7, #23]
 8006964:	2b00      	cmp	r3, #0
 8006966:	d10a      	bne.n	800697e <HAL_RCCEx_PeriphCLKConfig+0x252>
    {
      /* Set the source of SAI4A clock*/
      __HAL_RCC_SAI4A_CONFIG(PeriphClkInit->Sai4AClockSelection);
 8006968:	4b25      	ldr	r3, [pc, #148]	; (8006a00 <HAL_RCCEx_PeriphCLKConfig+0x2d4>)
 800696a:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800696c:	f423 0260 	bic.w	r2, r3, #14680064	; 0xe00000
 8006970:	687b      	ldr	r3, [r7, #4]
 8006972:	f8d3 30a4 	ldr.w	r3, [r3, #164]	; 0xa4
 8006976:	4922      	ldr	r1, [pc, #136]	; (8006a00 <HAL_RCCEx_PeriphCLKConfig+0x2d4>)
 8006978:	4313      	orrs	r3, r2
 800697a:	658b      	str	r3, [r1, #88]	; 0x58
 800697c:	e001      	b.n	8006982 <HAL_RCCEx_PeriphCLKConfig+0x256>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800697e:	7dfb      	ldrb	r3, [r7, #23]
 8006980:	75bb      	strb	r3, [r7, #22]
    }
  }
  /*---------------------------- SAI4B configuration -------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI4B) == RCC_PERIPHCLK_SAI4B)
 8006982:	687b      	ldr	r3, [r7, #4]
 8006984:	681b      	ldr	r3, [r3, #0]
 8006986:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 800698a:	2b00      	cmp	r3, #0
 800698c:	d04b      	beq.n	8006a26 <HAL_RCCEx_PeriphCLKConfig+0x2fa>
  {
    switch(PeriphClkInit->Sai4BClockSelection)
 800698e:	687b      	ldr	r3, [r7, #4]
 8006990:	f8d3 30a8 	ldr.w	r3, [r3, #168]	; 0xa8
 8006994:	f1b3 6f80 	cmp.w	r3, #67108864	; 0x4000000
 8006998:	d030      	beq.n	80069fc <HAL_RCCEx_PeriphCLKConfig+0x2d0>
 800699a:	f1b3 6f80 	cmp.w	r3, #67108864	; 0x4000000
 800699e:	d82a      	bhi.n	80069f6 <HAL_RCCEx_PeriphCLKConfig+0x2ca>
 80069a0:	f1b3 7f40 	cmp.w	r3, #50331648	; 0x3000000
 80069a4:	d02e      	beq.n	8006a04 <HAL_RCCEx_PeriphCLKConfig+0x2d8>
 80069a6:	f1b3 7f40 	cmp.w	r3, #50331648	; 0x3000000
 80069aa:	d824      	bhi.n	80069f6 <HAL_RCCEx_PeriphCLKConfig+0x2ca>
 80069ac:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 80069b0:	d018      	beq.n	80069e4 <HAL_RCCEx_PeriphCLKConfig+0x2b8>
 80069b2:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 80069b6:	d81e      	bhi.n	80069f6 <HAL_RCCEx_PeriphCLKConfig+0x2ca>
 80069b8:	2b00      	cmp	r3, #0
 80069ba:	d003      	beq.n	80069c4 <HAL_RCCEx_PeriphCLKConfig+0x298>
 80069bc:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 80069c0:	d007      	beq.n	80069d2 <HAL_RCCEx_PeriphCLKConfig+0x2a6>
 80069c2:	e018      	b.n	80069f6 <HAL_RCCEx_PeriphCLKConfig+0x2ca>
    {
    case RCC_SAI4BCLKSOURCE_PLL:      /* PLL is used as clock source for SAI2*/
      /* Enable SAI Clock output generated form System PLL . */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 80069c4:	4b0e      	ldr	r3, [pc, #56]	; (8006a00 <HAL_RCCEx_PeriphCLKConfig+0x2d4>)
 80069c6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80069c8:	4a0d      	ldr	r2, [pc, #52]	; (8006a00 <HAL_RCCEx_PeriphCLKConfig+0x2d4>)
 80069ca:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 80069ce:	62d3      	str	r3, [r2, #44]	; 0x2c

      /* SAI1 clock source configuration done later after clock selection check */
      break;
 80069d0:	e019      	b.n	8006a06 <HAL_RCCEx_PeriphCLKConfig+0x2da>

    case RCC_SAI4BCLKSOURCE_PLL2: /* PLL2 is used as clock source for SAI2*/

      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_P_UPDATE);
 80069d2:	687b      	ldr	r3, [r7, #4]
 80069d4:	3304      	adds	r3, #4
 80069d6:	2100      	movs	r1, #0
 80069d8:	4618      	mov	r0, r3
 80069da:	f001 f8ab 	bl	8007b34 <RCCEx_PLL2_Config>
 80069de:	4603      	mov	r3, r0
 80069e0:	75fb      	strb	r3, [r7, #23]

      /* SAI2 clock source configuration done later after clock selection check */
      break;
 80069e2:	e010      	b.n	8006a06 <HAL_RCCEx_PeriphCLKConfig+0x2da>

    case RCC_SAI4BCLKSOURCE_PLL3:  /* PLL3 is used as clock source for SAI2*/
      ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_P_UPDATE);
 80069e4:	687b      	ldr	r3, [r7, #4]
 80069e6:	3324      	adds	r3, #36	; 0x24
 80069e8:	2100      	movs	r1, #0
 80069ea:	4618      	mov	r0, r3
 80069ec:	f001 f954 	bl	8007c98 <RCCEx_PLL3_Config>
 80069f0:	4603      	mov	r3, r0
 80069f2:	75fb      	strb	r3, [r7, #23]

      /* SAI1 clock source configuration done later after clock selection check */
      break;
 80069f4:	e007      	b.n	8006a06 <HAL_RCCEx_PeriphCLKConfig+0x2da>
      /* SAI4B clock source configuration done later after clock selection check */
      break;
#endif /* RCC_VER_3_0 */

    default:
      ret = HAL_ERROR;
 80069f6:	2301      	movs	r3, #1
 80069f8:	75fb      	strb	r3, [r7, #23]
      break;
 80069fa:	e004      	b.n	8006a06 <HAL_RCCEx_PeriphCLKConfig+0x2da>
      break;
 80069fc:	bf00      	nop
 80069fe:	e002      	b.n	8006a06 <HAL_RCCEx_PeriphCLKConfig+0x2da>
 8006a00:	58024400 	.word	0x58024400
      break;
 8006a04:	bf00      	nop
    }

    if(ret == HAL_OK)
 8006a06:	7dfb      	ldrb	r3, [r7, #23]
 8006a08:	2b00      	cmp	r3, #0
 8006a0a:	d10a      	bne.n	8006a22 <HAL_RCCEx_PeriphCLKConfig+0x2f6>
    {
      /* Set the source of SAI4B clock*/
      __HAL_RCC_SAI4B_CONFIG(PeriphClkInit->Sai4BClockSelection);
 8006a0c:	4b99      	ldr	r3, [pc, #612]	; (8006c74 <HAL_RCCEx_PeriphCLKConfig+0x548>)
 8006a0e:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8006a10:	f023 62e0 	bic.w	r2, r3, #117440512	; 0x7000000
 8006a14:	687b      	ldr	r3, [r7, #4]
 8006a16:	f8d3 30a8 	ldr.w	r3, [r3, #168]	; 0xa8
 8006a1a:	4996      	ldr	r1, [pc, #600]	; (8006c74 <HAL_RCCEx_PeriphCLKConfig+0x548>)
 8006a1c:	4313      	orrs	r3, r2
 8006a1e:	658b      	str	r3, [r1, #88]	; 0x58
 8006a20:	e001      	b.n	8006a26 <HAL_RCCEx_PeriphCLKConfig+0x2fa>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8006a22:	7dfb      	ldrb	r3, [r7, #23]
 8006a24:	75bb      	strb	r3, [r7, #22]
  }
#endif  /*SAI4*/

#if defined(QUADSPI)
  /*---------------------------- QSPI configuration -------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_QSPI) == RCC_PERIPHCLK_QSPI)
 8006a26:	687b      	ldr	r3, [r7, #4]
 8006a28:	681b      	ldr	r3, [r3, #0]
 8006a2a:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8006a2e:	2b00      	cmp	r3, #0
 8006a30:	d032      	beq.n	8006a98 <HAL_RCCEx_PeriphCLKConfig+0x36c>
  {
    switch(PeriphClkInit->QspiClockSelection)
 8006a32:	687b      	ldr	r3, [r7, #4]
 8006a34:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8006a36:	2b30      	cmp	r3, #48	; 0x30
 8006a38:	d01c      	beq.n	8006a74 <HAL_RCCEx_PeriphCLKConfig+0x348>
 8006a3a:	2b30      	cmp	r3, #48	; 0x30
 8006a3c:	d817      	bhi.n	8006a6e <HAL_RCCEx_PeriphCLKConfig+0x342>
 8006a3e:	2b20      	cmp	r3, #32
 8006a40:	d00c      	beq.n	8006a5c <HAL_RCCEx_PeriphCLKConfig+0x330>
 8006a42:	2b20      	cmp	r3, #32
 8006a44:	d813      	bhi.n	8006a6e <HAL_RCCEx_PeriphCLKConfig+0x342>
 8006a46:	2b00      	cmp	r3, #0
 8006a48:	d016      	beq.n	8006a78 <HAL_RCCEx_PeriphCLKConfig+0x34c>
 8006a4a:	2b10      	cmp	r3, #16
 8006a4c:	d10f      	bne.n	8006a6e <HAL_RCCEx_PeriphCLKConfig+0x342>
    {
    case RCC_QSPICLKSOURCE_PLL:      /* PLL is used as clock source for QSPI*/
      /* Enable QSPI Clock output generated form System PLL . */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8006a4e:	4b89      	ldr	r3, [pc, #548]	; (8006c74 <HAL_RCCEx_PeriphCLKConfig+0x548>)
 8006a50:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8006a52:	4a88      	ldr	r2, [pc, #544]	; (8006c74 <HAL_RCCEx_PeriphCLKConfig+0x548>)
 8006a54:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8006a58:	62d3      	str	r3, [r2, #44]	; 0x2c

      /* QSPI clock source configuration done later after clock selection check */
      break;
 8006a5a:	e00e      	b.n	8006a7a <HAL_RCCEx_PeriphCLKConfig+0x34e>

    case RCC_QSPICLKSOURCE_PLL2: /* PLL2 is used as clock source for QSPI*/

      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_R_UPDATE);
 8006a5c:	687b      	ldr	r3, [r7, #4]
 8006a5e:	3304      	adds	r3, #4
 8006a60:	2102      	movs	r1, #2
 8006a62:	4618      	mov	r0, r3
 8006a64:	f001 f866 	bl	8007b34 <RCCEx_PLL2_Config>
 8006a68:	4603      	mov	r3, r0
 8006a6a:	75fb      	strb	r3, [r7, #23]

      /* QSPI clock source configuration done later after clock selection check */
      break;
 8006a6c:	e005      	b.n	8006a7a <HAL_RCCEx_PeriphCLKConfig+0x34e>
    case RCC_QSPICLKSOURCE_D1HCLK:
      /* Domain1 HCLK  clock selected as QSPI kernel peripheral clock */
      break;

    default:
      ret = HAL_ERROR;
 8006a6e:	2301      	movs	r3, #1
 8006a70:	75fb      	strb	r3, [r7, #23]
      break;
 8006a72:	e002      	b.n	8006a7a <HAL_RCCEx_PeriphCLKConfig+0x34e>
      break;
 8006a74:	bf00      	nop
 8006a76:	e000      	b.n	8006a7a <HAL_RCCEx_PeriphCLKConfig+0x34e>
      break;
 8006a78:	bf00      	nop
    }

    if(ret == HAL_OK)
 8006a7a:	7dfb      	ldrb	r3, [r7, #23]
 8006a7c:	2b00      	cmp	r3, #0
 8006a7e:	d109      	bne.n	8006a94 <HAL_RCCEx_PeriphCLKConfig+0x368>
    {
      /* Set the source of QSPI clock*/
      __HAL_RCC_QSPI_CONFIG(PeriphClkInit->QspiClockSelection);
 8006a80:	4b7c      	ldr	r3, [pc, #496]	; (8006c74 <HAL_RCCEx_PeriphCLKConfig+0x548>)
 8006a82:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8006a84:	f023 0230 	bic.w	r2, r3, #48	; 0x30
 8006a88:	687b      	ldr	r3, [r7, #4]
 8006a8a:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8006a8c:	4979      	ldr	r1, [pc, #484]	; (8006c74 <HAL_RCCEx_PeriphCLKConfig+0x548>)
 8006a8e:	4313      	orrs	r3, r2
 8006a90:	64cb      	str	r3, [r1, #76]	; 0x4c
 8006a92:	e001      	b.n	8006a98 <HAL_RCCEx_PeriphCLKConfig+0x36c>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8006a94:	7dfb      	ldrb	r3, [r7, #23]
 8006a96:	75bb      	strb	r3, [r7, #22]
    }
  }
#endif  /*OCTOSPI*/

  /*---------------------------- SPI1/2/3 configuration -------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPI123) == RCC_PERIPHCLK_SPI123)
 8006a98:	687b      	ldr	r3, [r7, #4]
 8006a9a:	681b      	ldr	r3, [r3, #0]
 8006a9c:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8006aa0:	2b00      	cmp	r3, #0
 8006aa2:	d047      	beq.n	8006b34 <HAL_RCCEx_PeriphCLKConfig+0x408>
  {
    switch(PeriphClkInit->Spi123ClockSelection)
 8006aa4:	687b      	ldr	r3, [r7, #4]
 8006aa6:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8006aa8:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 8006aac:	d030      	beq.n	8006b10 <HAL_RCCEx_PeriphCLKConfig+0x3e4>
 8006aae:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 8006ab2:	d82a      	bhi.n	8006b0a <HAL_RCCEx_PeriphCLKConfig+0x3de>
 8006ab4:	f5b3 5f40 	cmp.w	r3, #12288	; 0x3000
 8006ab8:	d02c      	beq.n	8006b14 <HAL_RCCEx_PeriphCLKConfig+0x3e8>
 8006aba:	f5b3 5f40 	cmp.w	r3, #12288	; 0x3000
 8006abe:	d824      	bhi.n	8006b0a <HAL_RCCEx_PeriphCLKConfig+0x3de>
 8006ac0:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8006ac4:	d018      	beq.n	8006af8 <HAL_RCCEx_PeriphCLKConfig+0x3cc>
 8006ac6:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8006aca:	d81e      	bhi.n	8006b0a <HAL_RCCEx_PeriphCLKConfig+0x3de>
 8006acc:	2b00      	cmp	r3, #0
 8006ace:	d003      	beq.n	8006ad8 <HAL_RCCEx_PeriphCLKConfig+0x3ac>
 8006ad0:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8006ad4:	d007      	beq.n	8006ae6 <HAL_RCCEx_PeriphCLKConfig+0x3ba>
 8006ad6:	e018      	b.n	8006b0a <HAL_RCCEx_PeriphCLKConfig+0x3de>
    {
    case RCC_SPI123CLKSOURCE_PLL:      /* PLL is used as clock source for SPI1/2/3 */
      /* Enable SPI Clock output generated form System PLL . */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8006ad8:	4b66      	ldr	r3, [pc, #408]	; (8006c74 <HAL_RCCEx_PeriphCLKConfig+0x548>)
 8006ada:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8006adc:	4a65      	ldr	r2, [pc, #404]	; (8006c74 <HAL_RCCEx_PeriphCLKConfig+0x548>)
 8006ade:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8006ae2:	62d3      	str	r3, [r2, #44]	; 0x2c

      /* SPI1/2/3 clock source configuration done later after clock selection check */
      break;
 8006ae4:	e017      	b.n	8006b16 <HAL_RCCEx_PeriphCLKConfig+0x3ea>

    case RCC_SPI123CLKSOURCE_PLL2: /* PLL2 is used as clock source for SPI1/2/3 */
      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_P_UPDATE);
 8006ae6:	687b      	ldr	r3, [r7, #4]
 8006ae8:	3304      	adds	r3, #4
 8006aea:	2100      	movs	r1, #0
 8006aec:	4618      	mov	r0, r3
 8006aee:	f001 f821 	bl	8007b34 <RCCEx_PLL2_Config>
 8006af2:	4603      	mov	r3, r0
 8006af4:	75fb      	strb	r3, [r7, #23]

      /* SPI1/2/3 clock source configuration done later after clock selection check */
      break;
 8006af6:	e00e      	b.n	8006b16 <HAL_RCCEx_PeriphCLKConfig+0x3ea>

    case RCC_SPI123CLKSOURCE_PLL3:  /* PLL3 is used as clock source for SPI1/2/3 */
      ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_P_UPDATE);
 8006af8:	687b      	ldr	r3, [r7, #4]
 8006afa:	3324      	adds	r3, #36	; 0x24
 8006afc:	2100      	movs	r1, #0
 8006afe:	4618      	mov	r0, r3
 8006b00:	f001 f8ca 	bl	8007c98 <RCCEx_PLL3_Config>
 8006b04:	4603      	mov	r3, r0
 8006b06:	75fb      	strb	r3, [r7, #23]

      /* SPI1/2/3 clock source configuration done later after clock selection check */
      break;
 8006b08:	e005      	b.n	8006b16 <HAL_RCCEx_PeriphCLKConfig+0x3ea>
      /* HSI, HSE, or CSI oscillator is used as source of SPI1/2/3 clock */
      /* SPI1/2/3 clock source configuration done later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 8006b0a:	2301      	movs	r3, #1
 8006b0c:	75fb      	strb	r3, [r7, #23]
      break;
 8006b0e:	e002      	b.n	8006b16 <HAL_RCCEx_PeriphCLKConfig+0x3ea>
      break;
 8006b10:	bf00      	nop
 8006b12:	e000      	b.n	8006b16 <HAL_RCCEx_PeriphCLKConfig+0x3ea>
      break;
 8006b14:	bf00      	nop
    }

    if(ret == HAL_OK)
 8006b16:	7dfb      	ldrb	r3, [r7, #23]
 8006b18:	2b00      	cmp	r3, #0
 8006b1a:	d109      	bne.n	8006b30 <HAL_RCCEx_PeriphCLKConfig+0x404>
    {
      /* Set the source of SPI1/2/3 clock*/
      __HAL_RCC_SPI123_CONFIG(PeriphClkInit->Spi123ClockSelection);
 8006b1c:	4b55      	ldr	r3, [pc, #340]	; (8006c74 <HAL_RCCEx_PeriphCLKConfig+0x548>)
 8006b1e:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8006b20:	f423 42e0 	bic.w	r2, r3, #28672	; 0x7000
 8006b24:	687b      	ldr	r3, [r7, #4]
 8006b26:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8006b28:	4952      	ldr	r1, [pc, #328]	; (8006c74 <HAL_RCCEx_PeriphCLKConfig+0x548>)
 8006b2a:	4313      	orrs	r3, r2
 8006b2c:	650b      	str	r3, [r1, #80]	; 0x50
 8006b2e:	e001      	b.n	8006b34 <HAL_RCCEx_PeriphCLKConfig+0x408>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8006b30:	7dfb      	ldrb	r3, [r7, #23]
 8006b32:	75bb      	strb	r3, [r7, #22]
    }
  }

  /*---------------------------- SPI4/5 configuration -------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPI45) == RCC_PERIPHCLK_SPI45)
 8006b34:	687b      	ldr	r3, [r7, #4]
 8006b36:	681b      	ldr	r3, [r3, #0]
 8006b38:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 8006b3c:	2b00      	cmp	r3, #0
 8006b3e:	d049      	beq.n	8006bd4 <HAL_RCCEx_PeriphCLKConfig+0x4a8>
  {
    switch(PeriphClkInit->Spi45ClockSelection)
 8006b40:	687b      	ldr	r3, [r7, #4]
 8006b42:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8006b44:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8006b48:	d02e      	beq.n	8006ba8 <HAL_RCCEx_PeriphCLKConfig+0x47c>
 8006b4a:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8006b4e:	d828      	bhi.n	8006ba2 <HAL_RCCEx_PeriphCLKConfig+0x476>
 8006b50:	f5b3 2f80 	cmp.w	r3, #262144	; 0x40000
 8006b54:	d02a      	beq.n	8006bac <HAL_RCCEx_PeriphCLKConfig+0x480>
 8006b56:	f5b3 2f80 	cmp.w	r3, #262144	; 0x40000
 8006b5a:	d822      	bhi.n	8006ba2 <HAL_RCCEx_PeriphCLKConfig+0x476>
 8006b5c:	f5b3 3f40 	cmp.w	r3, #196608	; 0x30000
 8006b60:	d026      	beq.n	8006bb0 <HAL_RCCEx_PeriphCLKConfig+0x484>
 8006b62:	f5b3 3f40 	cmp.w	r3, #196608	; 0x30000
 8006b66:	d81c      	bhi.n	8006ba2 <HAL_RCCEx_PeriphCLKConfig+0x476>
 8006b68:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 8006b6c:	d010      	beq.n	8006b90 <HAL_RCCEx_PeriphCLKConfig+0x464>
 8006b6e:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 8006b72:	d816      	bhi.n	8006ba2 <HAL_RCCEx_PeriphCLKConfig+0x476>
 8006b74:	2b00      	cmp	r3, #0
 8006b76:	d01d      	beq.n	8006bb4 <HAL_RCCEx_PeriphCLKConfig+0x488>
 8006b78:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8006b7c:	d111      	bne.n	8006ba2 <HAL_RCCEx_PeriphCLKConfig+0x476>
      /* SPI4/5 clock source configuration done later after clock selection check */
      break;

    case RCC_SPI45CLKSOURCE_PLL2: /* PLL2 is used as clock source for SPI4/5 */

      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_Q_UPDATE);
 8006b7e:	687b      	ldr	r3, [r7, #4]
 8006b80:	3304      	adds	r3, #4
 8006b82:	2101      	movs	r1, #1
 8006b84:	4618      	mov	r0, r3
 8006b86:	f000 ffd5 	bl	8007b34 <RCCEx_PLL2_Config>
 8006b8a:	4603      	mov	r3, r0
 8006b8c:	75fb      	strb	r3, [r7, #23]

      /* SPI4/5 clock source configuration done later after clock selection check */
      break;
 8006b8e:	e012      	b.n	8006bb6 <HAL_RCCEx_PeriphCLKConfig+0x48a>
    case RCC_SPI45CLKSOURCE_PLL3:  /* PLL3 is used as clock source for SPI4/5 */
      ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_Q_UPDATE);
 8006b90:	687b      	ldr	r3, [r7, #4]
 8006b92:	3324      	adds	r3, #36	; 0x24
 8006b94:	2101      	movs	r1, #1
 8006b96:	4618      	mov	r0, r3
 8006b98:	f001 f87e 	bl	8007c98 <RCCEx_PLL3_Config>
 8006b9c:	4603      	mov	r3, r0
 8006b9e:	75fb      	strb	r3, [r7, #23]
      /* SPI4/5 clock source configuration done later after clock selection check */
      break;
 8006ba0:	e009      	b.n	8006bb6 <HAL_RCCEx_PeriphCLKConfig+0x48a>
      /* HSE,  oscillator is used as source of SPI4/5 clock */
      /* SPI4/5 clock source configuration done later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 8006ba2:	2301      	movs	r3, #1
 8006ba4:	75fb      	strb	r3, [r7, #23]
      break;
 8006ba6:	e006      	b.n	8006bb6 <HAL_RCCEx_PeriphCLKConfig+0x48a>
      break;
 8006ba8:	bf00      	nop
 8006baa:	e004      	b.n	8006bb6 <HAL_RCCEx_PeriphCLKConfig+0x48a>
      break;
 8006bac:	bf00      	nop
 8006bae:	e002      	b.n	8006bb6 <HAL_RCCEx_PeriphCLKConfig+0x48a>
      break;
 8006bb0:	bf00      	nop
 8006bb2:	e000      	b.n	8006bb6 <HAL_RCCEx_PeriphCLKConfig+0x48a>
      break;
 8006bb4:	bf00      	nop
    }

    if(ret == HAL_OK)
 8006bb6:	7dfb      	ldrb	r3, [r7, #23]
 8006bb8:	2b00      	cmp	r3, #0
 8006bba:	d109      	bne.n	8006bd0 <HAL_RCCEx_PeriphCLKConfig+0x4a4>
    {
      /* Set the source of SPI4/5 clock*/
      __HAL_RCC_SPI45_CONFIG(PeriphClkInit->Spi45ClockSelection);
 8006bbc:	4b2d      	ldr	r3, [pc, #180]	; (8006c74 <HAL_RCCEx_PeriphCLKConfig+0x548>)
 8006bbe:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8006bc0:	f423 22e0 	bic.w	r2, r3, #458752	; 0x70000
 8006bc4:	687b      	ldr	r3, [r7, #4]
 8006bc6:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8006bc8:	492a      	ldr	r1, [pc, #168]	; (8006c74 <HAL_RCCEx_PeriphCLKConfig+0x548>)
 8006bca:	4313      	orrs	r3, r2
 8006bcc:	650b      	str	r3, [r1, #80]	; 0x50
 8006bce:	e001      	b.n	8006bd4 <HAL_RCCEx_PeriphCLKConfig+0x4a8>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8006bd0:	7dfb      	ldrb	r3, [r7, #23]
 8006bd2:	75bb      	strb	r3, [r7, #22]
    }
  }

  /*---------------------------- SPI6 configuration -------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPI6) == RCC_PERIPHCLK_SPI6)
 8006bd4:	687b      	ldr	r3, [r7, #4]
 8006bd6:	681b      	ldr	r3, [r3, #0]
 8006bd8:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8006bdc:	2b00      	cmp	r3, #0
 8006bde:	d04d      	beq.n	8006c7c <HAL_RCCEx_PeriphCLKConfig+0x550>
  {
    switch(PeriphClkInit->Spi6ClockSelection)
 8006be0:	687b      	ldr	r3, [r7, #4]
 8006be2:	f8d3 30ac 	ldr.w	r3, [r3, #172]	; 0xac
 8006be6:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 8006bea:	d02e      	beq.n	8006c4a <HAL_RCCEx_PeriphCLKConfig+0x51e>
 8006bec:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 8006bf0:	d828      	bhi.n	8006c44 <HAL_RCCEx_PeriphCLKConfig+0x518>
 8006bf2:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8006bf6:	d02a      	beq.n	8006c4e <HAL_RCCEx_PeriphCLKConfig+0x522>
 8006bf8:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8006bfc:	d822      	bhi.n	8006c44 <HAL_RCCEx_PeriphCLKConfig+0x518>
 8006bfe:	f1b3 5f40 	cmp.w	r3, #805306368	; 0x30000000
 8006c02:	d026      	beq.n	8006c52 <HAL_RCCEx_PeriphCLKConfig+0x526>
 8006c04:	f1b3 5f40 	cmp.w	r3, #805306368	; 0x30000000
 8006c08:	d81c      	bhi.n	8006c44 <HAL_RCCEx_PeriphCLKConfig+0x518>
 8006c0a:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 8006c0e:	d010      	beq.n	8006c32 <HAL_RCCEx_PeriphCLKConfig+0x506>
 8006c10:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 8006c14:	d816      	bhi.n	8006c44 <HAL_RCCEx_PeriphCLKConfig+0x518>
 8006c16:	2b00      	cmp	r3, #0
 8006c18:	d01d      	beq.n	8006c56 <HAL_RCCEx_PeriphCLKConfig+0x52a>
 8006c1a:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 8006c1e:	d111      	bne.n	8006c44 <HAL_RCCEx_PeriphCLKConfig+0x518>
      /* SPI6 clock source configuration done later after clock selection check */
      break;

    case RCC_SPI6CLKSOURCE_PLL2: /* PLL2 is used as clock source for SPI6*/

      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_Q_UPDATE);
 8006c20:	687b      	ldr	r3, [r7, #4]
 8006c22:	3304      	adds	r3, #4
 8006c24:	2101      	movs	r1, #1
 8006c26:	4618      	mov	r0, r3
 8006c28:	f000 ff84 	bl	8007b34 <RCCEx_PLL2_Config>
 8006c2c:	4603      	mov	r3, r0
 8006c2e:	75fb      	strb	r3, [r7, #23]

      /* SPI6 clock source configuration done later after clock selection check */
      break;
 8006c30:	e012      	b.n	8006c58 <HAL_RCCEx_PeriphCLKConfig+0x52c>
    case RCC_SPI6CLKSOURCE_PLL3:  /* PLL3 is used as clock source for SPI6*/
      ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_Q_UPDATE);
 8006c32:	687b      	ldr	r3, [r7, #4]
 8006c34:	3324      	adds	r3, #36	; 0x24
 8006c36:	2101      	movs	r1, #1
 8006c38:	4618      	mov	r0, r3
 8006c3a:	f001 f82d 	bl	8007c98 <RCCEx_PLL3_Config>
 8006c3e:	4603      	mov	r3, r0
 8006c40:	75fb      	strb	r3, [r7, #23]
      /* SPI6 clock source configuration done later after clock selection check */
      break;
 8006c42:	e009      	b.n	8006c58 <HAL_RCCEx_PeriphCLKConfig+0x52c>
      /* SPI6 clock source configuration done later after clock selection check */
      break;
#endif

    default:
      ret = HAL_ERROR;
 8006c44:	2301      	movs	r3, #1
 8006c46:	75fb      	strb	r3, [r7, #23]
      break;
 8006c48:	e006      	b.n	8006c58 <HAL_RCCEx_PeriphCLKConfig+0x52c>
      break;
 8006c4a:	bf00      	nop
 8006c4c:	e004      	b.n	8006c58 <HAL_RCCEx_PeriphCLKConfig+0x52c>
      break;
 8006c4e:	bf00      	nop
 8006c50:	e002      	b.n	8006c58 <HAL_RCCEx_PeriphCLKConfig+0x52c>
      break;
 8006c52:	bf00      	nop
 8006c54:	e000      	b.n	8006c58 <HAL_RCCEx_PeriphCLKConfig+0x52c>
      break;
 8006c56:	bf00      	nop
    }

    if(ret == HAL_OK)
 8006c58:	7dfb      	ldrb	r3, [r7, #23]
 8006c5a:	2b00      	cmp	r3, #0
 8006c5c:	d10c      	bne.n	8006c78 <HAL_RCCEx_PeriphCLKConfig+0x54c>
    {
      /* Set the source of SPI6 clock*/
      __HAL_RCC_SPI6_CONFIG(PeriphClkInit->Spi6ClockSelection);
 8006c5e:	4b05      	ldr	r3, [pc, #20]	; (8006c74 <HAL_RCCEx_PeriphCLKConfig+0x548>)
 8006c60:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8006c62:	f023 42e0 	bic.w	r2, r3, #1879048192	; 0x70000000
 8006c66:	687b      	ldr	r3, [r7, #4]
 8006c68:	f8d3 30ac 	ldr.w	r3, [r3, #172]	; 0xac
 8006c6c:	4901      	ldr	r1, [pc, #4]	; (8006c74 <HAL_RCCEx_PeriphCLKConfig+0x548>)
 8006c6e:	4313      	orrs	r3, r2
 8006c70:	658b      	str	r3, [r1, #88]	; 0x58
 8006c72:	e003      	b.n	8006c7c <HAL_RCCEx_PeriphCLKConfig+0x550>
 8006c74:	58024400 	.word	0x58024400
    }
    else
    {
      /* set overall return value */
      status = ret;
 8006c78:	7dfb      	ldrb	r3, [r7, #23]
 8006c7a:	75bb      	strb	r3, [r7, #22]
  }
#endif /*DSI*/

#if defined(FDCAN1) || defined(FDCAN2)
  /*---------------------------- FDCAN configuration -------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_FDCAN) == RCC_PERIPHCLK_FDCAN)
 8006c7c:	687b      	ldr	r3, [r7, #4]
 8006c7e:	681b      	ldr	r3, [r3, #0]
 8006c80:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 8006c84:	2b00      	cmp	r3, #0
 8006c86:	d02f      	beq.n	8006ce8 <HAL_RCCEx_PeriphCLKConfig+0x5bc>
  {
    switch(PeriphClkInit->FdcanClockSelection)
 8006c88:	687b      	ldr	r3, [r7, #4]
 8006c8a:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8006c8c:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 8006c90:	d00e      	beq.n	8006cb0 <HAL_RCCEx_PeriphCLKConfig+0x584>
 8006c92:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 8006c96:	d814      	bhi.n	8006cc2 <HAL_RCCEx_PeriphCLKConfig+0x596>
 8006c98:	2b00      	cmp	r3, #0
 8006c9a:	d015      	beq.n	8006cc8 <HAL_RCCEx_PeriphCLKConfig+0x59c>
 8006c9c:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 8006ca0:	d10f      	bne.n	8006cc2 <HAL_RCCEx_PeriphCLKConfig+0x596>
    {
    case RCC_FDCANCLKSOURCE_PLL:      /* PLL is used as clock source for FDCAN*/
      /* Enable FDCAN Clock output generated form System PLL . */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8006ca2:	4baf      	ldr	r3, [pc, #700]	; (8006f60 <HAL_RCCEx_PeriphCLKConfig+0x834>)
 8006ca4:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8006ca6:	4aae      	ldr	r2, [pc, #696]	; (8006f60 <HAL_RCCEx_PeriphCLKConfig+0x834>)
 8006ca8:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8006cac:	62d3      	str	r3, [r2, #44]	; 0x2c

      /* FDCAN clock source configuration done later after clock selection check */
      break;
 8006cae:	e00c      	b.n	8006cca <HAL_RCCEx_PeriphCLKConfig+0x59e>

    case RCC_FDCANCLKSOURCE_PLL2: /* PLL2 is used as clock source for FDCAN*/

      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_Q_UPDATE);
 8006cb0:	687b      	ldr	r3, [r7, #4]
 8006cb2:	3304      	adds	r3, #4
 8006cb4:	2101      	movs	r1, #1
 8006cb6:	4618      	mov	r0, r3
 8006cb8:	f000 ff3c 	bl	8007b34 <RCCEx_PLL2_Config>
 8006cbc:	4603      	mov	r3, r0
 8006cbe:	75fb      	strb	r3, [r7, #23]

      /* FDCAN clock source configuration done later after clock selection check */
      break;
 8006cc0:	e003      	b.n	8006cca <HAL_RCCEx_PeriphCLKConfig+0x59e>
      /* HSE is used as clock source for FDCAN*/
      /* FDCAN clock source configuration done later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 8006cc2:	2301      	movs	r3, #1
 8006cc4:	75fb      	strb	r3, [r7, #23]
      break;
 8006cc6:	e000      	b.n	8006cca <HAL_RCCEx_PeriphCLKConfig+0x59e>
      break;
 8006cc8:	bf00      	nop
    }

    if(ret == HAL_OK)
 8006cca:	7dfb      	ldrb	r3, [r7, #23]
 8006ccc:	2b00      	cmp	r3, #0
 8006cce:	d109      	bne.n	8006ce4 <HAL_RCCEx_PeriphCLKConfig+0x5b8>
    {
      /* Set the source of FDCAN clock*/
      __HAL_RCC_FDCAN_CONFIG(PeriphClkInit->FdcanClockSelection);
 8006cd0:	4ba3      	ldr	r3, [pc, #652]	; (8006f60 <HAL_RCCEx_PeriphCLKConfig+0x834>)
 8006cd2:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8006cd4:	f023 5240 	bic.w	r2, r3, #805306368	; 0x30000000
 8006cd8:	687b      	ldr	r3, [r7, #4]
 8006cda:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8006cdc:	49a0      	ldr	r1, [pc, #640]	; (8006f60 <HAL_RCCEx_PeriphCLKConfig+0x834>)
 8006cde:	4313      	orrs	r3, r2
 8006ce0:	650b      	str	r3, [r1, #80]	; 0x50
 8006ce2:	e001      	b.n	8006ce8 <HAL_RCCEx_PeriphCLKConfig+0x5bc>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8006ce4:	7dfb      	ldrb	r3, [r7, #23]
 8006ce6:	75bb      	strb	r3, [r7, #22]
    }
  }
#endif /*FDCAN1 || FDCAN2*/

  /*---------------------------- FMC configuration -------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_FMC) == RCC_PERIPHCLK_FMC)
 8006ce8:	687b      	ldr	r3, [r7, #4]
 8006cea:	681b      	ldr	r3, [r3, #0]
 8006cec:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8006cf0:	2b00      	cmp	r3, #0
 8006cf2:	d032      	beq.n	8006d5a <HAL_RCCEx_PeriphCLKConfig+0x62e>
  {
    switch(PeriphClkInit->FmcClockSelection)
 8006cf4:	687b      	ldr	r3, [r7, #4]
 8006cf6:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8006cf8:	2b03      	cmp	r3, #3
 8006cfa:	d81b      	bhi.n	8006d34 <HAL_RCCEx_PeriphCLKConfig+0x608>
 8006cfc:	a201      	add	r2, pc, #4	; (adr r2, 8006d04 <HAL_RCCEx_PeriphCLKConfig+0x5d8>)
 8006cfe:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8006d02:	bf00      	nop
 8006d04:	08006d3b 	.word	0x08006d3b
 8006d08:	08006d15 	.word	0x08006d15
 8006d0c:	08006d23 	.word	0x08006d23
 8006d10:	08006d3b 	.word	0x08006d3b
    {
    case RCC_FMCCLKSOURCE_PLL:      /* PLL is used as clock source for FMC*/
      /* Enable FMC Clock output generated form System PLL . */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8006d14:	4b92      	ldr	r3, [pc, #584]	; (8006f60 <HAL_RCCEx_PeriphCLKConfig+0x834>)
 8006d16:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8006d18:	4a91      	ldr	r2, [pc, #580]	; (8006f60 <HAL_RCCEx_PeriphCLKConfig+0x834>)
 8006d1a:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8006d1e:	62d3      	str	r3, [r2, #44]	; 0x2c

      /* FMC clock source configuration done later after clock selection check */
      break;
 8006d20:	e00c      	b.n	8006d3c <HAL_RCCEx_PeriphCLKConfig+0x610>

    case RCC_FMCCLKSOURCE_PLL2: /* PLL2 is used as clock source for FMC*/

      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_R_UPDATE);
 8006d22:	687b      	ldr	r3, [r7, #4]
 8006d24:	3304      	adds	r3, #4
 8006d26:	2102      	movs	r1, #2
 8006d28:	4618      	mov	r0, r3
 8006d2a:	f000 ff03 	bl	8007b34 <RCCEx_PLL2_Config>
 8006d2e:	4603      	mov	r3, r0
 8006d30:	75fb      	strb	r3, [r7, #23]

      /* FMC clock source configuration done later after clock selection check */
      break;
 8006d32:	e003      	b.n	8006d3c <HAL_RCCEx_PeriphCLKConfig+0x610>
    case RCC_FMCCLKSOURCE_HCLK:
      /* D1/CD HCLK  clock selected as FMC kernel peripheral clock */
      break;

    default:
      ret = HAL_ERROR;
 8006d34:	2301      	movs	r3, #1
 8006d36:	75fb      	strb	r3, [r7, #23]
      break;
 8006d38:	e000      	b.n	8006d3c <HAL_RCCEx_PeriphCLKConfig+0x610>
      break;
 8006d3a:	bf00      	nop
    }

    if(ret == HAL_OK)
 8006d3c:	7dfb      	ldrb	r3, [r7, #23]
 8006d3e:	2b00      	cmp	r3, #0
 8006d40:	d109      	bne.n	8006d56 <HAL_RCCEx_PeriphCLKConfig+0x62a>
    {
      /* Set the source of FMC clock*/
      __HAL_RCC_FMC_CONFIG(PeriphClkInit->FmcClockSelection);
 8006d42:	4b87      	ldr	r3, [pc, #540]	; (8006f60 <HAL_RCCEx_PeriphCLKConfig+0x834>)
 8006d44:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8006d46:	f023 0203 	bic.w	r2, r3, #3
 8006d4a:	687b      	ldr	r3, [r7, #4]
 8006d4c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8006d4e:	4984      	ldr	r1, [pc, #528]	; (8006f60 <HAL_RCCEx_PeriphCLKConfig+0x834>)
 8006d50:	4313      	orrs	r3, r2
 8006d52:	64cb      	str	r3, [r1, #76]	; 0x4c
 8006d54:	e001      	b.n	8006d5a <HAL_RCCEx_PeriphCLKConfig+0x62e>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8006d56:	7dfb      	ldrb	r3, [r7, #23]
 8006d58:	75bb      	strb	r3, [r7, #22]
    }
  }

  /*---------------------------- RTC configuration -------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 8006d5a:	687b      	ldr	r3, [r7, #4]
 8006d5c:	681b      	ldr	r3, [r3, #0]
 8006d5e:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8006d62:	2b00      	cmp	r3, #0
 8006d64:	f000 8086 	beq.w	8006e74 <HAL_RCCEx_PeriphCLKConfig+0x748>
  {
    /* check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable write access to Backup domain */
    SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8006d68:	4b7e      	ldr	r3, [pc, #504]	; (8006f64 <HAL_RCCEx_PeriphCLKConfig+0x838>)
 8006d6a:	681b      	ldr	r3, [r3, #0]
 8006d6c:	4a7d      	ldr	r2, [pc, #500]	; (8006f64 <HAL_RCCEx_PeriphCLKConfig+0x838>)
 8006d6e:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8006d72:	6013      	str	r3, [r2, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 8006d74:	f7fd fc36 	bl	80045e4 <HAL_GetTick>
 8006d78:	6138      	str	r0, [r7, #16]

    while((PWR->CR1 & PWR_CR1_DBP) == 0U)
 8006d7a:	e009      	b.n	8006d90 <HAL_RCCEx_PeriphCLKConfig+0x664>
    {
      if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8006d7c:	f7fd fc32 	bl	80045e4 <HAL_GetTick>
 8006d80:	4602      	mov	r2, r0
 8006d82:	693b      	ldr	r3, [r7, #16]
 8006d84:	1ad3      	subs	r3, r2, r3
 8006d86:	2b64      	cmp	r3, #100	; 0x64
 8006d88:	d902      	bls.n	8006d90 <HAL_RCCEx_PeriphCLKConfig+0x664>
      {
        ret = HAL_TIMEOUT;
 8006d8a:	2303      	movs	r3, #3
 8006d8c:	75fb      	strb	r3, [r7, #23]
        break;
 8006d8e:	e005      	b.n	8006d9c <HAL_RCCEx_PeriphCLKConfig+0x670>
    while((PWR->CR1 & PWR_CR1_DBP) == 0U)
 8006d90:	4b74      	ldr	r3, [pc, #464]	; (8006f64 <HAL_RCCEx_PeriphCLKConfig+0x838>)
 8006d92:	681b      	ldr	r3, [r3, #0]
 8006d94:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8006d98:	2b00      	cmp	r3, #0
 8006d9a:	d0ef      	beq.n	8006d7c <HAL_RCCEx_PeriphCLKConfig+0x650>
      }
    }

    if(ret == HAL_OK)
 8006d9c:	7dfb      	ldrb	r3, [r7, #23]
 8006d9e:	2b00      	cmp	r3, #0
 8006da0:	d166      	bne.n	8006e70 <HAL_RCCEx_PeriphCLKConfig+0x744>
    {
      /* Reset the Backup domain only if the RTC Clock source selection is modified */
      if((RCC->BDCR & RCC_BDCR_RTCSEL) != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL))
 8006da2:	4b6f      	ldr	r3, [pc, #444]	; (8006f60 <HAL_RCCEx_PeriphCLKConfig+0x834>)
 8006da4:	6f1a      	ldr	r2, [r3, #112]	; 0x70
 8006da6:	687b      	ldr	r3, [r7, #4]
 8006da8:	f8d3 30b0 	ldr.w	r3, [r3, #176]	; 0xb0
 8006dac:	4053      	eors	r3, r2
 8006dae:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8006db2:	2b00      	cmp	r3, #0
 8006db4:	d013      	beq.n	8006dde <HAL_RCCEx_PeriphCLKConfig+0x6b2>
      {
        /* Store the content of BDCR register before the reset of Backup Domain */
        tmpreg = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 8006db6:	4b6a      	ldr	r3, [pc, #424]	; (8006f60 <HAL_RCCEx_PeriphCLKConfig+0x834>)
 8006db8:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8006dba:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8006dbe:	60fb      	str	r3, [r7, #12]
        /* RTC Clock selection can be changed only if the Backup Domain is reset */
        __HAL_RCC_BACKUPRESET_FORCE();
 8006dc0:	4b67      	ldr	r3, [pc, #412]	; (8006f60 <HAL_RCCEx_PeriphCLKConfig+0x834>)
 8006dc2:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8006dc4:	4a66      	ldr	r2, [pc, #408]	; (8006f60 <HAL_RCCEx_PeriphCLKConfig+0x834>)
 8006dc6:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8006dca:	6713      	str	r3, [r2, #112]	; 0x70
        __HAL_RCC_BACKUPRESET_RELEASE();
 8006dcc:	4b64      	ldr	r3, [pc, #400]	; (8006f60 <HAL_RCCEx_PeriphCLKConfig+0x834>)
 8006dce:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8006dd0:	4a63      	ldr	r2, [pc, #396]	; (8006f60 <HAL_RCCEx_PeriphCLKConfig+0x834>)
 8006dd2:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8006dd6:	6713      	str	r3, [r2, #112]	; 0x70
        /* Restore the Content of BDCR register */
        RCC->BDCR = tmpreg;
 8006dd8:	4a61      	ldr	r2, [pc, #388]	; (8006f60 <HAL_RCCEx_PeriphCLKConfig+0x834>)
 8006dda:	68fb      	ldr	r3, [r7, #12]
 8006ddc:	6713      	str	r3, [r2, #112]	; 0x70
      }

      /* If LSE is selected as RTC clock source (and enabled prior to Backup Domain reset), wait for LSE reactivation */
      if(PeriphClkInit->RTCClockSelection == RCC_RTCCLKSOURCE_LSE)
 8006dde:	687b      	ldr	r3, [r7, #4]
 8006de0:	f8d3 30b0 	ldr.w	r3, [r3, #176]	; 0xb0
 8006de4:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8006de8:	d115      	bne.n	8006e16 <HAL_RCCEx_PeriphCLKConfig+0x6ea>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8006dea:	f7fd fbfb 	bl	80045e4 <HAL_GetTick>
 8006dee:	6138      	str	r0, [r7, #16]

        /* Wait till LSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 8006df0:	e00b      	b.n	8006e0a <HAL_RCCEx_PeriphCLKConfig+0x6de>
        {
          if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8006df2:	f7fd fbf7 	bl	80045e4 <HAL_GetTick>
 8006df6:	4602      	mov	r2, r0
 8006df8:	693b      	ldr	r3, [r7, #16]
 8006dfa:	1ad3      	subs	r3, r2, r3
 8006dfc:	f241 3288 	movw	r2, #5000	; 0x1388
 8006e00:	4293      	cmp	r3, r2
 8006e02:	d902      	bls.n	8006e0a <HAL_RCCEx_PeriphCLKConfig+0x6de>
          {
            ret = HAL_TIMEOUT;
 8006e04:	2303      	movs	r3, #3
 8006e06:	75fb      	strb	r3, [r7, #23]
            break;
 8006e08:	e005      	b.n	8006e16 <HAL_RCCEx_PeriphCLKConfig+0x6ea>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 8006e0a:	4b55      	ldr	r3, [pc, #340]	; (8006f60 <HAL_RCCEx_PeriphCLKConfig+0x834>)
 8006e0c:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8006e0e:	f003 0302 	and.w	r3, r3, #2
 8006e12:	2b00      	cmp	r3, #0
 8006e14:	d0ed      	beq.n	8006df2 <HAL_RCCEx_PeriphCLKConfig+0x6c6>
          }
        }
      }

      if(ret == HAL_OK)
 8006e16:	7dfb      	ldrb	r3, [r7, #23]
 8006e18:	2b00      	cmp	r3, #0
 8006e1a:	d126      	bne.n	8006e6a <HAL_RCCEx_PeriphCLKConfig+0x73e>
      {
        __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8006e1c:	687b      	ldr	r3, [r7, #4]
 8006e1e:	f8d3 30b0 	ldr.w	r3, [r3, #176]	; 0xb0
 8006e22:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8006e26:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 8006e2a:	d10d      	bne.n	8006e48 <HAL_RCCEx_PeriphCLKConfig+0x71c>
 8006e2c:	4b4c      	ldr	r3, [pc, #304]	; (8006f60 <HAL_RCCEx_PeriphCLKConfig+0x834>)
 8006e2e:	691b      	ldr	r3, [r3, #16]
 8006e30:	f423 527c 	bic.w	r2, r3, #16128	; 0x3f00
 8006e34:	687b      	ldr	r3, [r7, #4]
 8006e36:	f8d3 30b0 	ldr.w	r3, [r3, #176]	; 0xb0
 8006e3a:	0919      	lsrs	r1, r3, #4
 8006e3c:	4b4a      	ldr	r3, [pc, #296]	; (8006f68 <HAL_RCCEx_PeriphCLKConfig+0x83c>)
 8006e3e:	400b      	ands	r3, r1
 8006e40:	4947      	ldr	r1, [pc, #284]	; (8006f60 <HAL_RCCEx_PeriphCLKConfig+0x834>)
 8006e42:	4313      	orrs	r3, r2
 8006e44:	610b      	str	r3, [r1, #16]
 8006e46:	e005      	b.n	8006e54 <HAL_RCCEx_PeriphCLKConfig+0x728>
 8006e48:	4b45      	ldr	r3, [pc, #276]	; (8006f60 <HAL_RCCEx_PeriphCLKConfig+0x834>)
 8006e4a:	691b      	ldr	r3, [r3, #16]
 8006e4c:	4a44      	ldr	r2, [pc, #272]	; (8006f60 <HAL_RCCEx_PeriphCLKConfig+0x834>)
 8006e4e:	f423 537c 	bic.w	r3, r3, #16128	; 0x3f00
 8006e52:	6113      	str	r3, [r2, #16]
 8006e54:	4b42      	ldr	r3, [pc, #264]	; (8006f60 <HAL_RCCEx_PeriphCLKConfig+0x834>)
 8006e56:	6f1a      	ldr	r2, [r3, #112]	; 0x70
 8006e58:	687b      	ldr	r3, [r7, #4]
 8006e5a:	f8d3 30b0 	ldr.w	r3, [r3, #176]	; 0xb0
 8006e5e:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8006e62:	493f      	ldr	r1, [pc, #252]	; (8006f60 <HAL_RCCEx_PeriphCLKConfig+0x834>)
 8006e64:	4313      	orrs	r3, r2
 8006e66:	670b      	str	r3, [r1, #112]	; 0x70
 8006e68:	e004      	b.n	8006e74 <HAL_RCCEx_PeriphCLKConfig+0x748>
      }
      else
      {
        /* set overall return value */
        status = ret;
 8006e6a:	7dfb      	ldrb	r3, [r7, #23]
 8006e6c:	75bb      	strb	r3, [r7, #22]
 8006e6e:	e001      	b.n	8006e74 <HAL_RCCEx_PeriphCLKConfig+0x748>
      }
    }
    else
    {
      /* set overall return value */
      status = ret;
 8006e70:	7dfb      	ldrb	r3, [r7, #23]
 8006e72:	75bb      	strb	r3, [r7, #22]
    }
  }


  /*-------------------------- USART1/6 configuration --------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART16) == RCC_PERIPHCLK_USART16)
 8006e74:	687b      	ldr	r3, [r7, #4]
 8006e76:	681b      	ldr	r3, [r3, #0]
 8006e78:	f003 0301 	and.w	r3, r3, #1
 8006e7c:	2b00      	cmp	r3, #0
 8006e7e:	f000 8085 	beq.w	8006f8c <HAL_RCCEx_PeriphCLKConfig+0x860>
  {
    switch(PeriphClkInit->Usart16ClockSelection)
 8006e82:	687b      	ldr	r3, [r7, #4]
 8006e84:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 8006e86:	2b28      	cmp	r3, #40	; 0x28
 8006e88:	d866      	bhi.n	8006f58 <HAL_RCCEx_PeriphCLKConfig+0x82c>
 8006e8a:	a201      	add	r2, pc, #4	; (adr r2, 8006e90 <HAL_RCCEx_PeriphCLKConfig+0x764>)
 8006e8c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8006e90:	08006f6d 	.word	0x08006f6d
 8006e94:	08006f59 	.word	0x08006f59
 8006e98:	08006f59 	.word	0x08006f59
 8006e9c:	08006f59 	.word	0x08006f59
 8006ea0:	08006f59 	.word	0x08006f59
 8006ea4:	08006f59 	.word	0x08006f59
 8006ea8:	08006f59 	.word	0x08006f59
 8006eac:	08006f59 	.word	0x08006f59
 8006eb0:	08006f35 	.word	0x08006f35
 8006eb4:	08006f59 	.word	0x08006f59
 8006eb8:	08006f59 	.word	0x08006f59
 8006ebc:	08006f59 	.word	0x08006f59
 8006ec0:	08006f59 	.word	0x08006f59
 8006ec4:	08006f59 	.word	0x08006f59
 8006ec8:	08006f59 	.word	0x08006f59
 8006ecc:	08006f59 	.word	0x08006f59
 8006ed0:	08006f47 	.word	0x08006f47
 8006ed4:	08006f59 	.word	0x08006f59
 8006ed8:	08006f59 	.word	0x08006f59
 8006edc:	08006f59 	.word	0x08006f59
 8006ee0:	08006f59 	.word	0x08006f59
 8006ee4:	08006f59 	.word	0x08006f59
 8006ee8:	08006f59 	.word	0x08006f59
 8006eec:	08006f59 	.word	0x08006f59
 8006ef0:	08006f6d 	.word	0x08006f6d
 8006ef4:	08006f59 	.word	0x08006f59
 8006ef8:	08006f59 	.word	0x08006f59
 8006efc:	08006f59 	.word	0x08006f59
 8006f00:	08006f59 	.word	0x08006f59
 8006f04:	08006f59 	.word	0x08006f59
 8006f08:	08006f59 	.word	0x08006f59
 8006f0c:	08006f59 	.word	0x08006f59
 8006f10:	08006f6d 	.word	0x08006f6d
 8006f14:	08006f59 	.word	0x08006f59
 8006f18:	08006f59 	.word	0x08006f59
 8006f1c:	08006f59 	.word	0x08006f59
 8006f20:	08006f59 	.word	0x08006f59
 8006f24:	08006f59 	.word	0x08006f59
 8006f28:	08006f59 	.word	0x08006f59
 8006f2c:	08006f59 	.word	0x08006f59
 8006f30:	08006f6d 	.word	0x08006f6d
    case RCC_USART16CLKSOURCE_PCLK2: /* CD/D2 PCLK2 as clock source for USART1/6 */
      /* USART1/6 clock source configuration done later after clock selection check */
      break;

    case RCC_USART16CLKSOURCE_PLL2: /* PLL2 is used as clock source for USART1/6 */
      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_Q_UPDATE);
 8006f34:	687b      	ldr	r3, [r7, #4]
 8006f36:	3304      	adds	r3, #4
 8006f38:	2101      	movs	r1, #1
 8006f3a:	4618      	mov	r0, r3
 8006f3c:	f000 fdfa 	bl	8007b34 <RCCEx_PLL2_Config>
 8006f40:	4603      	mov	r3, r0
 8006f42:	75fb      	strb	r3, [r7, #23]
      /* USART1/6 clock source configuration done later after clock selection check */
      break;
 8006f44:	e013      	b.n	8006f6e <HAL_RCCEx_PeriphCLKConfig+0x842>

    case RCC_USART16CLKSOURCE_PLL3: /* PLL3 is used as clock source for USART1/6 */
      ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_Q_UPDATE);
 8006f46:	687b      	ldr	r3, [r7, #4]
 8006f48:	3324      	adds	r3, #36	; 0x24
 8006f4a:	2101      	movs	r1, #1
 8006f4c:	4618      	mov	r0, r3
 8006f4e:	f000 fea3 	bl	8007c98 <RCCEx_PLL3_Config>
 8006f52:	4603      	mov	r3, r0
 8006f54:	75fb      	strb	r3, [r7, #23]
      /* USART1/6 clock source configuration done later after clock selection check */
      break;
 8006f56:	e00a      	b.n	8006f6e <HAL_RCCEx_PeriphCLKConfig+0x842>
      /* LSE,  oscillator is used as source of USART1/6 clock */
      /* USART1/6 clock source configuration done later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 8006f58:	2301      	movs	r3, #1
 8006f5a:	75fb      	strb	r3, [r7, #23]
      break;
 8006f5c:	e007      	b.n	8006f6e <HAL_RCCEx_PeriphCLKConfig+0x842>
 8006f5e:	bf00      	nop
 8006f60:	58024400 	.word	0x58024400
 8006f64:	58024800 	.word	0x58024800
 8006f68:	00ffffcf 	.word	0x00ffffcf
      break;
 8006f6c:	bf00      	nop
    }

    if(ret == HAL_OK)
 8006f6e:	7dfb      	ldrb	r3, [r7, #23]
 8006f70:	2b00      	cmp	r3, #0
 8006f72:	d109      	bne.n	8006f88 <HAL_RCCEx_PeriphCLKConfig+0x85c>
    {
      /* Set the source of USART1/6 clock */
      __HAL_RCC_USART16_CONFIG(PeriphClkInit->Usart16ClockSelection);
 8006f74:	4b96      	ldr	r3, [pc, #600]	; (80071d0 <HAL_RCCEx_PeriphCLKConfig+0xaa4>)
 8006f76:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8006f78:	f023 0238 	bic.w	r2, r3, #56	; 0x38
 8006f7c:	687b      	ldr	r3, [r7, #4]
 8006f7e:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 8006f80:	4993      	ldr	r1, [pc, #588]	; (80071d0 <HAL_RCCEx_PeriphCLKConfig+0xaa4>)
 8006f82:	4313      	orrs	r3, r2
 8006f84:	654b      	str	r3, [r1, #84]	; 0x54
 8006f86:	e001      	b.n	8006f8c <HAL_RCCEx_PeriphCLKConfig+0x860>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8006f88:	7dfb      	ldrb	r3, [r7, #23]
 8006f8a:	75bb      	strb	r3, [r7, #22]
    }
  }

  /*-------------------------- USART2/3/4/5/7/8 Configuration --------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART234578) == RCC_PERIPHCLK_USART234578)
 8006f8c:	687b      	ldr	r3, [r7, #4]
 8006f8e:	681b      	ldr	r3, [r3, #0]
 8006f90:	f003 0302 	and.w	r3, r3, #2
 8006f94:	2b00      	cmp	r3, #0
 8006f96:	d038      	beq.n	800700a <HAL_RCCEx_PeriphCLKConfig+0x8de>
  {
    switch(PeriphClkInit->Usart234578ClockSelection)
 8006f98:	687b      	ldr	r3, [r7, #4]
 8006f9a:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8006f9c:	2b05      	cmp	r3, #5
 8006f9e:	d821      	bhi.n	8006fe4 <HAL_RCCEx_PeriphCLKConfig+0x8b8>
 8006fa0:	a201      	add	r2, pc, #4	; (adr r2, 8006fa8 <HAL_RCCEx_PeriphCLKConfig+0x87c>)
 8006fa2:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8006fa6:	bf00      	nop
 8006fa8:	08006feb 	.word	0x08006feb
 8006fac:	08006fc1 	.word	0x08006fc1
 8006fb0:	08006fd3 	.word	0x08006fd3
 8006fb4:	08006feb 	.word	0x08006feb
 8006fb8:	08006feb 	.word	0x08006feb
 8006fbc:	08006feb 	.word	0x08006feb
    case RCC_USART234578CLKSOURCE_PCLK1: /* CD/D2 PCLK1 as clock source for USART2/3/4/5/7/8 */
      /* USART2/3/4/5/7/8 clock source configuration done later after clock selection check */
      break;

    case RCC_USART234578CLKSOURCE_PLL2: /* PLL2 is used as clock source for USART2/3/4/5/7/8 */
      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_Q_UPDATE);
 8006fc0:	687b      	ldr	r3, [r7, #4]
 8006fc2:	3304      	adds	r3, #4
 8006fc4:	2101      	movs	r1, #1
 8006fc6:	4618      	mov	r0, r3
 8006fc8:	f000 fdb4 	bl	8007b34 <RCCEx_PLL2_Config>
 8006fcc:	4603      	mov	r3, r0
 8006fce:	75fb      	strb	r3, [r7, #23]
      /* USART2/3/4/5/7/8 clock source configuration done later after clock selection check */
      break;
 8006fd0:	e00c      	b.n	8006fec <HAL_RCCEx_PeriphCLKConfig+0x8c0>

    case RCC_USART234578CLKSOURCE_PLL3: /* PLL3 is used as clock source for USART2/3/4/5/7/8 */
      ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_Q_UPDATE);
 8006fd2:	687b      	ldr	r3, [r7, #4]
 8006fd4:	3324      	adds	r3, #36	; 0x24
 8006fd6:	2101      	movs	r1, #1
 8006fd8:	4618      	mov	r0, r3
 8006fda:	f000 fe5d 	bl	8007c98 <RCCEx_PLL3_Config>
 8006fde:	4603      	mov	r3, r0
 8006fe0:	75fb      	strb	r3, [r7, #23]
      /* USART2/3/4/5/7/8 clock source configuration done later after clock selection check */
      break;
 8006fe2:	e003      	b.n	8006fec <HAL_RCCEx_PeriphCLKConfig+0x8c0>
      /* LSE,  oscillator is used as source of USART2/3/4/5/7/8 clock */
      /* USART2/3/4/5/7/8 clock source configuration done later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 8006fe4:	2301      	movs	r3, #1
 8006fe6:	75fb      	strb	r3, [r7, #23]
      break;
 8006fe8:	e000      	b.n	8006fec <HAL_RCCEx_PeriphCLKConfig+0x8c0>
      break;
 8006fea:	bf00      	nop
    }

    if(ret == HAL_OK)
 8006fec:	7dfb      	ldrb	r3, [r7, #23]
 8006fee:	2b00      	cmp	r3, #0
 8006ff0:	d109      	bne.n	8007006 <HAL_RCCEx_PeriphCLKConfig+0x8da>
    {
      /* Set the source of USART2/3/4/5/7/8 clock */
      __HAL_RCC_USART234578_CONFIG(PeriphClkInit->Usart234578ClockSelection);
 8006ff2:	4b77      	ldr	r3, [pc, #476]	; (80071d0 <HAL_RCCEx_PeriphCLKConfig+0xaa4>)
 8006ff4:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8006ff6:	f023 0207 	bic.w	r2, r3, #7
 8006ffa:	687b      	ldr	r3, [r7, #4]
 8006ffc:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8006ffe:	4974      	ldr	r1, [pc, #464]	; (80071d0 <HAL_RCCEx_PeriphCLKConfig+0xaa4>)
 8007000:	4313      	orrs	r3, r2
 8007002:	654b      	str	r3, [r1, #84]	; 0x54
 8007004:	e001      	b.n	800700a <HAL_RCCEx_PeriphCLKConfig+0x8de>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8007006:	7dfb      	ldrb	r3, [r7, #23]
 8007008:	75bb      	strb	r3, [r7, #22]
    }
  }

  /*-------------------------- LPUART1 Configuration -------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 800700a:	687b      	ldr	r3, [r7, #4]
 800700c:	681b      	ldr	r3, [r3, #0]
 800700e:	f003 0304 	and.w	r3, r3, #4
 8007012:	2b00      	cmp	r3, #0
 8007014:	d03a      	beq.n	800708c <HAL_RCCEx_PeriphCLKConfig+0x960>
  {
    switch(PeriphClkInit->Lpuart1ClockSelection)
 8007016:	687b      	ldr	r3, [r7, #4]
 8007018:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800701c:	2b05      	cmp	r3, #5
 800701e:	d821      	bhi.n	8007064 <HAL_RCCEx_PeriphCLKConfig+0x938>
 8007020:	a201      	add	r2, pc, #4	; (adr r2, 8007028 <HAL_RCCEx_PeriphCLKConfig+0x8fc>)
 8007022:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8007026:	bf00      	nop
 8007028:	0800706b 	.word	0x0800706b
 800702c:	08007041 	.word	0x08007041
 8007030:	08007053 	.word	0x08007053
 8007034:	0800706b 	.word	0x0800706b
 8007038:	0800706b 	.word	0x0800706b
 800703c:	0800706b 	.word	0x0800706b
    case RCC_LPUART1CLKSOURCE_PCLK4: /* SRD/D3 PCLK1 (PCLK4) as clock source for LPUART1 */
      /* LPUART1 clock source configuration done later after clock selection check */
      break;

    case RCC_LPUART1CLKSOURCE_PLL2: /* PLL2 is used as clock source for LPUART1 */
      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_Q_UPDATE);
 8007040:	687b      	ldr	r3, [r7, #4]
 8007042:	3304      	adds	r3, #4
 8007044:	2101      	movs	r1, #1
 8007046:	4618      	mov	r0, r3
 8007048:	f000 fd74 	bl	8007b34 <RCCEx_PLL2_Config>
 800704c:	4603      	mov	r3, r0
 800704e:	75fb      	strb	r3, [r7, #23]
      /* LPUART1 clock source configuration done later after clock selection check */
      break;
 8007050:	e00c      	b.n	800706c <HAL_RCCEx_PeriphCLKConfig+0x940>

    case RCC_LPUART1CLKSOURCE_PLL3: /* PLL3 is used as clock source for LPUART1 */
      ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_Q_UPDATE);
 8007052:	687b      	ldr	r3, [r7, #4]
 8007054:	3324      	adds	r3, #36	; 0x24
 8007056:	2101      	movs	r1, #1
 8007058:	4618      	mov	r0, r3
 800705a:	f000 fe1d 	bl	8007c98 <RCCEx_PLL3_Config>
 800705e:	4603      	mov	r3, r0
 8007060:	75fb      	strb	r3, [r7, #23]
      /* LPUART1 clock source configuration done later after clock selection check */
      break;
 8007062:	e003      	b.n	800706c <HAL_RCCEx_PeriphCLKConfig+0x940>
      /* LSE,  oscillator is used as source of LPUART1 clock */
      /* LPUART1 clock source configuration done later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 8007064:	2301      	movs	r3, #1
 8007066:	75fb      	strb	r3, [r7, #23]
      break;
 8007068:	e000      	b.n	800706c <HAL_RCCEx_PeriphCLKConfig+0x940>
      break;
 800706a:	bf00      	nop
    }

    if(ret == HAL_OK)
 800706c:	7dfb      	ldrb	r3, [r7, #23]
 800706e:	2b00      	cmp	r3, #0
 8007070:	d10a      	bne.n	8007088 <HAL_RCCEx_PeriphCLKConfig+0x95c>
    {
      /* Set the source of LPUART1 clock */
      __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 8007072:	4b57      	ldr	r3, [pc, #348]	; (80071d0 <HAL_RCCEx_PeriphCLKConfig+0xaa4>)
 8007074:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8007076:	f023 0207 	bic.w	r2, r3, #7
 800707a:	687b      	ldr	r3, [r7, #4]
 800707c:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8007080:	4953      	ldr	r1, [pc, #332]	; (80071d0 <HAL_RCCEx_PeriphCLKConfig+0xaa4>)
 8007082:	4313      	orrs	r3, r2
 8007084:	658b      	str	r3, [r1, #88]	; 0x58
 8007086:	e001      	b.n	800708c <HAL_RCCEx_PeriphCLKConfig+0x960>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8007088:	7dfb      	ldrb	r3, [r7, #23]
 800708a:	75bb      	strb	r3, [r7, #22]
    }
  }

  /*---------------------------- LPTIM1 configuration -------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == RCC_PERIPHCLK_LPTIM1)
 800708c:	687b      	ldr	r3, [r7, #4]
 800708e:	681b      	ldr	r3, [r3, #0]
 8007090:	f003 0320 	and.w	r3, r3, #32
 8007094:	2b00      	cmp	r3, #0
 8007096:	d04b      	beq.n	8007130 <HAL_RCCEx_PeriphCLKConfig+0xa04>
  {
    switch(PeriphClkInit->Lptim1ClockSelection)
 8007098:	687b      	ldr	r3, [r7, #4]
 800709a:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 800709e:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 80070a2:	d02e      	beq.n	8007102 <HAL_RCCEx_PeriphCLKConfig+0x9d6>
 80070a4:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 80070a8:	d828      	bhi.n	80070fc <HAL_RCCEx_PeriphCLKConfig+0x9d0>
 80070aa:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80070ae:	d02a      	beq.n	8007106 <HAL_RCCEx_PeriphCLKConfig+0x9da>
 80070b0:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80070b4:	d822      	bhi.n	80070fc <HAL_RCCEx_PeriphCLKConfig+0x9d0>
 80070b6:	f1b3 5f40 	cmp.w	r3, #805306368	; 0x30000000
 80070ba:	d026      	beq.n	800710a <HAL_RCCEx_PeriphCLKConfig+0x9de>
 80070bc:	f1b3 5f40 	cmp.w	r3, #805306368	; 0x30000000
 80070c0:	d81c      	bhi.n	80070fc <HAL_RCCEx_PeriphCLKConfig+0x9d0>
 80070c2:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 80070c6:	d010      	beq.n	80070ea <HAL_RCCEx_PeriphCLKConfig+0x9be>
 80070c8:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 80070cc:	d816      	bhi.n	80070fc <HAL_RCCEx_PeriphCLKConfig+0x9d0>
 80070ce:	2b00      	cmp	r3, #0
 80070d0:	d01d      	beq.n	800710e <HAL_RCCEx_PeriphCLKConfig+0x9e2>
 80070d2:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 80070d6:	d111      	bne.n	80070fc <HAL_RCCEx_PeriphCLKConfig+0x9d0>
      /* LPTIM1 clock source configuration done later after clock selection check */
      break;

    case RCC_LPTIM1CLKSOURCE_PLL2: /* PLL2 is used as clock source for LPTIM1*/

      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_P_UPDATE);
 80070d8:	687b      	ldr	r3, [r7, #4]
 80070da:	3304      	adds	r3, #4
 80070dc:	2100      	movs	r1, #0
 80070de:	4618      	mov	r0, r3
 80070e0:	f000 fd28 	bl	8007b34 <RCCEx_PLL2_Config>
 80070e4:	4603      	mov	r3, r0
 80070e6:	75fb      	strb	r3, [r7, #23]

      /* LPTIM1 clock source configuration done later after clock selection check */
      break;
 80070e8:	e012      	b.n	8007110 <HAL_RCCEx_PeriphCLKConfig+0x9e4>

    case RCC_LPTIM1CLKSOURCE_PLL3:  /* PLL3 is used as clock source for LPTIM1*/
      ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_R_UPDATE);
 80070ea:	687b      	ldr	r3, [r7, #4]
 80070ec:	3324      	adds	r3, #36	; 0x24
 80070ee:	2102      	movs	r1, #2
 80070f0:	4618      	mov	r0, r3
 80070f2:	f000 fdd1 	bl	8007c98 <RCCEx_PLL3_Config>
 80070f6:	4603      	mov	r3, r0
 80070f8:	75fb      	strb	r3, [r7, #23]

      /* LPTIM1 clock source configuration done later after clock selection check */
      break;
 80070fa:	e009      	b.n	8007110 <HAL_RCCEx_PeriphCLKConfig+0x9e4>
      /* HSI, HSE, or CSI oscillator is used as source of LPTIM1 clock */
      /* LPTIM1 clock source configuration done later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 80070fc:	2301      	movs	r3, #1
 80070fe:	75fb      	strb	r3, [r7, #23]
      break;
 8007100:	e006      	b.n	8007110 <HAL_RCCEx_PeriphCLKConfig+0x9e4>
      break;
 8007102:	bf00      	nop
 8007104:	e004      	b.n	8007110 <HAL_RCCEx_PeriphCLKConfig+0x9e4>
      break;
 8007106:	bf00      	nop
 8007108:	e002      	b.n	8007110 <HAL_RCCEx_PeriphCLKConfig+0x9e4>
      break;
 800710a:	bf00      	nop
 800710c:	e000      	b.n	8007110 <HAL_RCCEx_PeriphCLKConfig+0x9e4>
      break;
 800710e:	bf00      	nop
    }

    if(ret == HAL_OK)
 8007110:	7dfb      	ldrb	r3, [r7, #23]
 8007112:	2b00      	cmp	r3, #0
 8007114:	d10a      	bne.n	800712c <HAL_RCCEx_PeriphCLKConfig+0xa00>
    {
      /* Set the source of LPTIM1 clock*/
      __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 8007116:	4b2e      	ldr	r3, [pc, #184]	; (80071d0 <HAL_RCCEx_PeriphCLKConfig+0xaa4>)
 8007118:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800711a:	f023 42e0 	bic.w	r2, r3, #1879048192	; 0x70000000
 800711e:	687b      	ldr	r3, [r7, #4]
 8007120:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8007124:	492a      	ldr	r1, [pc, #168]	; (80071d0 <HAL_RCCEx_PeriphCLKConfig+0xaa4>)
 8007126:	4313      	orrs	r3, r2
 8007128:	654b      	str	r3, [r1, #84]	; 0x54
 800712a:	e001      	b.n	8007130 <HAL_RCCEx_PeriphCLKConfig+0xa04>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800712c:	7dfb      	ldrb	r3, [r7, #23]
 800712e:	75bb      	strb	r3, [r7, #22]
    }
  }

  /*---------------------------- LPTIM2 configuration -------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM2) == RCC_PERIPHCLK_LPTIM2)
 8007130:	687b      	ldr	r3, [r7, #4]
 8007132:	681b      	ldr	r3, [r3, #0]
 8007134:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8007138:	2b00      	cmp	r3, #0
 800713a:	d04d      	beq.n	80071d8 <HAL_RCCEx_PeriphCLKConfig+0xaac>
  {
    switch(PeriphClkInit->Lptim2ClockSelection)
 800713c:	687b      	ldr	r3, [r7, #4]
 800713e:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 8007142:	f5b3 5fa0 	cmp.w	r3, #5120	; 0x1400
 8007146:	d02e      	beq.n	80071a6 <HAL_RCCEx_PeriphCLKConfig+0xa7a>
 8007148:	f5b3 5fa0 	cmp.w	r3, #5120	; 0x1400
 800714c:	d828      	bhi.n	80071a0 <HAL_RCCEx_PeriphCLKConfig+0xa74>
 800714e:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8007152:	d02a      	beq.n	80071aa <HAL_RCCEx_PeriphCLKConfig+0xa7e>
 8007154:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8007158:	d822      	bhi.n	80071a0 <HAL_RCCEx_PeriphCLKConfig+0xa74>
 800715a:	f5b3 6f40 	cmp.w	r3, #3072	; 0xc00
 800715e:	d026      	beq.n	80071ae <HAL_RCCEx_PeriphCLKConfig+0xa82>
 8007160:	f5b3 6f40 	cmp.w	r3, #3072	; 0xc00
 8007164:	d81c      	bhi.n	80071a0 <HAL_RCCEx_PeriphCLKConfig+0xa74>
 8007166:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 800716a:	d010      	beq.n	800718e <HAL_RCCEx_PeriphCLKConfig+0xa62>
 800716c:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8007170:	d816      	bhi.n	80071a0 <HAL_RCCEx_PeriphCLKConfig+0xa74>
 8007172:	2b00      	cmp	r3, #0
 8007174:	d01d      	beq.n	80071b2 <HAL_RCCEx_PeriphCLKConfig+0xa86>
 8007176:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800717a:	d111      	bne.n	80071a0 <HAL_RCCEx_PeriphCLKConfig+0xa74>
      /* LPTIM2 clock source configuration done later after clock selection check */
      break;

    case RCC_LPTIM2CLKSOURCE_PLL2: /* PLL2 is used as clock source for LPTIM2*/

      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_P_UPDATE);
 800717c:	687b      	ldr	r3, [r7, #4]
 800717e:	3304      	adds	r3, #4
 8007180:	2100      	movs	r1, #0
 8007182:	4618      	mov	r0, r3
 8007184:	f000 fcd6 	bl	8007b34 <RCCEx_PLL2_Config>
 8007188:	4603      	mov	r3, r0
 800718a:	75fb      	strb	r3, [r7, #23]

      /* LPTIM2 clock source configuration done later after clock selection check */
      break;
 800718c:	e012      	b.n	80071b4 <HAL_RCCEx_PeriphCLKConfig+0xa88>

    case RCC_LPTIM2CLKSOURCE_PLL3:  /* PLL3 is used as clock source for LPTIM2*/
      ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_R_UPDATE);
 800718e:	687b      	ldr	r3, [r7, #4]
 8007190:	3324      	adds	r3, #36	; 0x24
 8007192:	2102      	movs	r1, #2
 8007194:	4618      	mov	r0, r3
 8007196:	f000 fd7f 	bl	8007c98 <RCCEx_PLL3_Config>
 800719a:	4603      	mov	r3, r0
 800719c:	75fb      	strb	r3, [r7, #23]

      /* LPTIM2 clock source configuration done later after clock selection check */
      break;
 800719e:	e009      	b.n	80071b4 <HAL_RCCEx_PeriphCLKConfig+0xa88>
      /* HSI, HSE, or CSI oscillator is used as source of LPTIM2 clock */
      /* LPTIM2 clock source configuration done later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 80071a0:	2301      	movs	r3, #1
 80071a2:	75fb      	strb	r3, [r7, #23]
      break;
 80071a4:	e006      	b.n	80071b4 <HAL_RCCEx_PeriphCLKConfig+0xa88>
      break;
 80071a6:	bf00      	nop
 80071a8:	e004      	b.n	80071b4 <HAL_RCCEx_PeriphCLKConfig+0xa88>
      break;
 80071aa:	bf00      	nop
 80071ac:	e002      	b.n	80071b4 <HAL_RCCEx_PeriphCLKConfig+0xa88>
      break;
 80071ae:	bf00      	nop
 80071b0:	e000      	b.n	80071b4 <HAL_RCCEx_PeriphCLKConfig+0xa88>
      break;
 80071b2:	bf00      	nop
    }

    if(ret == HAL_OK)
 80071b4:	7dfb      	ldrb	r3, [r7, #23]
 80071b6:	2b00      	cmp	r3, #0
 80071b8:	d10c      	bne.n	80071d4 <HAL_RCCEx_PeriphCLKConfig+0xaa8>
    {
      /* Set the source of LPTIM2 clock*/
      __HAL_RCC_LPTIM2_CONFIG(PeriphClkInit->Lptim2ClockSelection);
 80071ba:	4b05      	ldr	r3, [pc, #20]	; (80071d0 <HAL_RCCEx_PeriphCLKConfig+0xaa4>)
 80071bc:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80071be:	f423 52e0 	bic.w	r2, r3, #7168	; 0x1c00
 80071c2:	687b      	ldr	r3, [r7, #4]
 80071c4:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 80071c8:	4901      	ldr	r1, [pc, #4]	; (80071d0 <HAL_RCCEx_PeriphCLKConfig+0xaa4>)
 80071ca:	4313      	orrs	r3, r2
 80071cc:	658b      	str	r3, [r1, #88]	; 0x58
 80071ce:	e003      	b.n	80071d8 <HAL_RCCEx_PeriphCLKConfig+0xaac>
 80071d0:	58024400 	.word	0x58024400
    }
    else
    {
      /* set overall return value */
      status = ret;
 80071d4:	7dfb      	ldrb	r3, [r7, #23]
 80071d6:	75bb      	strb	r3, [r7, #22]
    }
  }

  /*---------------------------- LPTIM345 configuration -------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM345) == RCC_PERIPHCLK_LPTIM345)
 80071d8:	687b      	ldr	r3, [r7, #4]
 80071da:	681b      	ldr	r3, [r3, #0]
 80071dc:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80071e0:	2b00      	cmp	r3, #0
 80071e2:	d04b      	beq.n	800727c <HAL_RCCEx_PeriphCLKConfig+0xb50>
  {
    switch(PeriphClkInit->Lptim345ClockSelection)
 80071e4:	687b      	ldr	r3, [r7, #4]
 80071e6:	f8d3 309c 	ldr.w	r3, [r3, #156]	; 0x9c
 80071ea:	f5b3 4f20 	cmp.w	r3, #40960	; 0xa000
 80071ee:	d02e      	beq.n	800724e <HAL_RCCEx_PeriphCLKConfig+0xb22>
 80071f0:	f5b3 4f20 	cmp.w	r3, #40960	; 0xa000
 80071f4:	d828      	bhi.n	8007248 <HAL_RCCEx_PeriphCLKConfig+0xb1c>
 80071f6:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 80071fa:	d02a      	beq.n	8007252 <HAL_RCCEx_PeriphCLKConfig+0xb26>
 80071fc:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8007200:	d822      	bhi.n	8007248 <HAL_RCCEx_PeriphCLKConfig+0xb1c>
 8007202:	f5b3 4fc0 	cmp.w	r3, #24576	; 0x6000
 8007206:	d026      	beq.n	8007256 <HAL_RCCEx_PeriphCLKConfig+0xb2a>
 8007208:	f5b3 4fc0 	cmp.w	r3, #24576	; 0x6000
 800720c:	d81c      	bhi.n	8007248 <HAL_RCCEx_PeriphCLKConfig+0xb1c>
 800720e:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 8007212:	d010      	beq.n	8007236 <HAL_RCCEx_PeriphCLKConfig+0xb0a>
 8007214:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 8007218:	d816      	bhi.n	8007248 <HAL_RCCEx_PeriphCLKConfig+0xb1c>
 800721a:	2b00      	cmp	r3, #0
 800721c:	d01d      	beq.n	800725a <HAL_RCCEx_PeriphCLKConfig+0xb2e>
 800721e:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8007222:	d111      	bne.n	8007248 <HAL_RCCEx_PeriphCLKConfig+0xb1c>
    case RCC_LPTIM345CLKSOURCE_PCLK4:      /* SRD/D3 PCLK1 (PCLK4) as clock source for LPTIM3/4/5 */
      /* LPTIM3/4/5 clock source configuration done later after clock selection check */
      break;

    case RCC_LPTIM345CLKSOURCE_PLL2: /* PLL2 is used as clock source for LPTIM3/4/5 */
      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_P_UPDATE);
 8007224:	687b      	ldr	r3, [r7, #4]
 8007226:	3304      	adds	r3, #4
 8007228:	2100      	movs	r1, #0
 800722a:	4618      	mov	r0, r3
 800722c:	f000 fc82 	bl	8007b34 <RCCEx_PLL2_Config>
 8007230:	4603      	mov	r3, r0
 8007232:	75fb      	strb	r3, [r7, #23]

      /* LPTIM3/4/5 clock source configuration done later after clock selection check */
      break;
 8007234:	e012      	b.n	800725c <HAL_RCCEx_PeriphCLKConfig+0xb30>

    case RCC_LPTIM345CLKSOURCE_PLL3:  /* PLL3 is used as clock source for LPTIM3/4/5 */
      ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_R_UPDATE);
 8007236:	687b      	ldr	r3, [r7, #4]
 8007238:	3324      	adds	r3, #36	; 0x24
 800723a:	2102      	movs	r1, #2
 800723c:	4618      	mov	r0, r3
 800723e:	f000 fd2b 	bl	8007c98 <RCCEx_PLL3_Config>
 8007242:	4603      	mov	r3, r0
 8007244:	75fb      	strb	r3, [r7, #23]

      /* LPTIM3/4/5 clock source configuration done later after clock selection check */
      break;
 8007246:	e009      	b.n	800725c <HAL_RCCEx_PeriphCLKConfig+0xb30>
      /* HSI, HSE, or CSI oscillator is used as source of LPTIM3/4/5 clock */
      /* LPTIM3/4/5 clock source configuration done later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 8007248:	2301      	movs	r3, #1
 800724a:	75fb      	strb	r3, [r7, #23]
      break;
 800724c:	e006      	b.n	800725c <HAL_RCCEx_PeriphCLKConfig+0xb30>
      break;
 800724e:	bf00      	nop
 8007250:	e004      	b.n	800725c <HAL_RCCEx_PeriphCLKConfig+0xb30>
      break;
 8007252:	bf00      	nop
 8007254:	e002      	b.n	800725c <HAL_RCCEx_PeriphCLKConfig+0xb30>
      break;
 8007256:	bf00      	nop
 8007258:	e000      	b.n	800725c <HAL_RCCEx_PeriphCLKConfig+0xb30>
      break;
 800725a:	bf00      	nop
    }

    if(ret == HAL_OK)
 800725c:	7dfb      	ldrb	r3, [r7, #23]
 800725e:	2b00      	cmp	r3, #0
 8007260:	d10a      	bne.n	8007278 <HAL_RCCEx_PeriphCLKConfig+0xb4c>
    {
      /* Set the source of LPTIM3/4/5 clock */
      __HAL_RCC_LPTIM345_CONFIG(PeriphClkInit->Lptim345ClockSelection);
 8007262:	4b9d      	ldr	r3, [pc, #628]	; (80074d8 <HAL_RCCEx_PeriphCLKConfig+0xdac>)
 8007264:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8007266:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 800726a:	687b      	ldr	r3, [r7, #4]
 800726c:	f8d3 309c 	ldr.w	r3, [r3, #156]	; 0x9c
 8007270:	4999      	ldr	r1, [pc, #612]	; (80074d8 <HAL_RCCEx_PeriphCLKConfig+0xdac>)
 8007272:	4313      	orrs	r3, r2
 8007274:	658b      	str	r3, [r1, #88]	; 0x58
 8007276:	e001      	b.n	800727c <HAL_RCCEx_PeriphCLKConfig+0xb50>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8007278:	7dfb      	ldrb	r3, [r7, #23]
 800727a:	75bb      	strb	r3, [r7, #22]

      __HAL_RCC_I2C1235_CONFIG(PeriphClkInit->I2c1235ClockSelection);

  }
#else
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C123) == RCC_PERIPHCLK_I2C123)
 800727c:	687b      	ldr	r3, [r7, #4]
 800727e:	681b      	ldr	r3, [r3, #0]
 8007280:	f003 0308 	and.w	r3, r3, #8
 8007284:	2b00      	cmp	r3, #0
 8007286:	d01a      	beq.n	80072be <HAL_RCCEx_PeriphCLKConfig+0xb92>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C123CLKSOURCE(PeriphClkInit->I2c123ClockSelection));

    if ((PeriphClkInit->I2c123ClockSelection )== RCC_I2C123CLKSOURCE_PLL3 )
 8007288:	687b      	ldr	r3, [r7, #4]
 800728a:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 800728e:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8007292:	d10a      	bne.n	80072aa <HAL_RCCEx_PeriphCLKConfig+0xb7e>
    {
        if(RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_R_UPDATE)!= HAL_OK)
 8007294:	687b      	ldr	r3, [r7, #4]
 8007296:	3324      	adds	r3, #36	; 0x24
 8007298:	2102      	movs	r1, #2
 800729a:	4618      	mov	r0, r3
 800729c:	f000 fcfc 	bl	8007c98 <RCCEx_PLL3_Config>
 80072a0:	4603      	mov	r3, r0
 80072a2:	2b00      	cmp	r3, #0
 80072a4:	d001      	beq.n	80072aa <HAL_RCCEx_PeriphCLKConfig+0xb7e>
        {
          status = HAL_ERROR;
 80072a6:	2301      	movs	r3, #1
 80072a8:	75bb      	strb	r3, [r7, #22]
        }
    }

      __HAL_RCC_I2C123_CONFIG(PeriphClkInit->I2c123ClockSelection);
 80072aa:	4b8b      	ldr	r3, [pc, #556]	; (80074d8 <HAL_RCCEx_PeriphCLKConfig+0xdac>)
 80072ac:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80072ae:	f423 5240 	bic.w	r2, r3, #12288	; 0x3000
 80072b2:	687b      	ldr	r3, [r7, #4]
 80072b4:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 80072b8:	4987      	ldr	r1, [pc, #540]	; (80074d8 <HAL_RCCEx_PeriphCLKConfig+0xdac>)
 80072ba:	4313      	orrs	r3, r2
 80072bc:	654b      	str	r3, [r1, #84]	; 0x54

  }
#endif /* I2C5 */

  /*------------------------------ I2C4 Configuration ------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C4) == RCC_PERIPHCLK_I2C4)
 80072be:	687b      	ldr	r3, [r7, #4]
 80072c0:	681b      	ldr	r3, [r3, #0]
 80072c2:	f003 0310 	and.w	r3, r3, #16
 80072c6:	2b00      	cmp	r3, #0
 80072c8:	d01a      	beq.n	8007300 <HAL_RCCEx_PeriphCLKConfig+0xbd4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C4CLKSOURCE(PeriphClkInit->I2c4ClockSelection));

    if ((PeriphClkInit->I2c4ClockSelection) == RCC_I2C4CLKSOURCE_PLL3 )
 80072ca:	687b      	ldr	r3, [r7, #4]
 80072cc:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 80072d0:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 80072d4:	d10a      	bne.n	80072ec <HAL_RCCEx_PeriphCLKConfig+0xbc0>
    {
      if(RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_R_UPDATE)!= HAL_OK)
 80072d6:	687b      	ldr	r3, [r7, #4]
 80072d8:	3324      	adds	r3, #36	; 0x24
 80072da:	2102      	movs	r1, #2
 80072dc:	4618      	mov	r0, r3
 80072de:	f000 fcdb 	bl	8007c98 <RCCEx_PLL3_Config>
 80072e2:	4603      	mov	r3, r0
 80072e4:	2b00      	cmp	r3, #0
 80072e6:	d001      	beq.n	80072ec <HAL_RCCEx_PeriphCLKConfig+0xbc0>
      {
        status = HAL_ERROR;
 80072e8:	2301      	movs	r3, #1
 80072ea:	75bb      	strb	r3, [r7, #22]
      }
    }

      __HAL_RCC_I2C4_CONFIG(PeriphClkInit->I2c4ClockSelection);
 80072ec:	4b7a      	ldr	r3, [pc, #488]	; (80074d8 <HAL_RCCEx_PeriphCLKConfig+0xdac>)
 80072ee:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80072f0:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 80072f4:	687b      	ldr	r3, [r7, #4]
 80072f6:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 80072fa:	4977      	ldr	r1, [pc, #476]	; (80074d8 <HAL_RCCEx_PeriphCLKConfig+0xdac>)
 80072fc:	4313      	orrs	r3, r2
 80072fe:	658b      	str	r3, [r1, #88]	; 0x58

  }

  /*---------------------------- ADC configuration -------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 8007300:	687b      	ldr	r3, [r7, #4]
 8007302:	681b      	ldr	r3, [r3, #0]
 8007304:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 8007308:	2b00      	cmp	r3, #0
 800730a:	d034      	beq.n	8007376 <HAL_RCCEx_PeriphCLKConfig+0xc4a>
  {
    switch(PeriphClkInit->AdcClockSelection)
 800730c:	687b      	ldr	r3, [r7, #4]
 800730e:	f8d3 30a0 	ldr.w	r3, [r3, #160]	; 0xa0
 8007312:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 8007316:	d01d      	beq.n	8007354 <HAL_RCCEx_PeriphCLKConfig+0xc28>
 8007318:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 800731c:	d817      	bhi.n	800734e <HAL_RCCEx_PeriphCLKConfig+0xc22>
 800731e:	2b00      	cmp	r3, #0
 8007320:	d003      	beq.n	800732a <HAL_RCCEx_PeriphCLKConfig+0xbfe>
 8007322:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8007326:	d009      	beq.n	800733c <HAL_RCCEx_PeriphCLKConfig+0xc10>
 8007328:	e011      	b.n	800734e <HAL_RCCEx_PeriphCLKConfig+0xc22>
    {

    case RCC_ADCCLKSOURCE_PLL2: /* PLL2 is used as clock source for ADC*/

      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_P_UPDATE);
 800732a:	687b      	ldr	r3, [r7, #4]
 800732c:	3304      	adds	r3, #4
 800732e:	2100      	movs	r1, #0
 8007330:	4618      	mov	r0, r3
 8007332:	f000 fbff 	bl	8007b34 <RCCEx_PLL2_Config>
 8007336:	4603      	mov	r3, r0
 8007338:	75fb      	strb	r3, [r7, #23]

      /* ADC clock source configuration done later after clock selection check */
      break;
 800733a:	e00c      	b.n	8007356 <HAL_RCCEx_PeriphCLKConfig+0xc2a>

    case RCC_ADCCLKSOURCE_PLL3:  /* PLL3 is used as clock source for ADC*/
      ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_R_UPDATE);
 800733c:	687b      	ldr	r3, [r7, #4]
 800733e:	3324      	adds	r3, #36	; 0x24
 8007340:	2102      	movs	r1, #2
 8007342:	4618      	mov	r0, r3
 8007344:	f000 fca8 	bl	8007c98 <RCCEx_PLL3_Config>
 8007348:	4603      	mov	r3, r0
 800734a:	75fb      	strb	r3, [r7, #23]

      /* ADC clock source configuration done later after clock selection check */
      break;
 800734c:	e003      	b.n	8007356 <HAL_RCCEx_PeriphCLKConfig+0xc2a>
      /* HSI, HSE, or CSI oscillator is used as source of ADC clock */
      /* ADC clock source configuration done later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 800734e:	2301      	movs	r3, #1
 8007350:	75fb      	strb	r3, [r7, #23]
      break;
 8007352:	e000      	b.n	8007356 <HAL_RCCEx_PeriphCLKConfig+0xc2a>
      break;
 8007354:	bf00      	nop
    }

    if(ret == HAL_OK)
 8007356:	7dfb      	ldrb	r3, [r7, #23]
 8007358:	2b00      	cmp	r3, #0
 800735a:	d10a      	bne.n	8007372 <HAL_RCCEx_PeriphCLKConfig+0xc46>
    {
      /* Set the source of ADC clock*/
      __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 800735c:	4b5e      	ldr	r3, [pc, #376]	; (80074d8 <HAL_RCCEx_PeriphCLKConfig+0xdac>)
 800735e:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8007360:	f423 3240 	bic.w	r2, r3, #196608	; 0x30000
 8007364:	687b      	ldr	r3, [r7, #4]
 8007366:	f8d3 30a0 	ldr.w	r3, [r3, #160]	; 0xa0
 800736a:	495b      	ldr	r1, [pc, #364]	; (80074d8 <HAL_RCCEx_PeriphCLKConfig+0xdac>)
 800736c:	4313      	orrs	r3, r2
 800736e:	658b      	str	r3, [r1, #88]	; 0x58
 8007370:	e001      	b.n	8007376 <HAL_RCCEx_PeriphCLKConfig+0xc4a>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8007372:	7dfb      	ldrb	r3, [r7, #23]
 8007374:	75bb      	strb	r3, [r7, #22]
    }
  }

  /*------------------------------ USB Configuration -------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == RCC_PERIPHCLK_USB)
 8007376:	687b      	ldr	r3, [r7, #4]
 8007378:	681b      	ldr	r3, [r3, #0]
 800737a:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 800737e:	2b00      	cmp	r3, #0
 8007380:	d033      	beq.n	80073ea <HAL_RCCEx_PeriphCLKConfig+0xcbe>
  {

    switch(PeriphClkInit->UsbClockSelection)
 8007382:	687b      	ldr	r3, [r7, #4]
 8007384:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8007388:	f5b3 1f40 	cmp.w	r3, #3145728	; 0x300000
 800738c:	d01c      	beq.n	80073c8 <HAL_RCCEx_PeriphCLKConfig+0xc9c>
 800738e:	f5b3 1f40 	cmp.w	r3, #3145728	; 0x300000
 8007392:	d816      	bhi.n	80073c2 <HAL_RCCEx_PeriphCLKConfig+0xc96>
 8007394:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8007398:	d003      	beq.n	80073a2 <HAL_RCCEx_PeriphCLKConfig+0xc76>
 800739a:	f5b3 1f00 	cmp.w	r3, #2097152	; 0x200000
 800739e:	d007      	beq.n	80073b0 <HAL_RCCEx_PeriphCLKConfig+0xc84>
 80073a0:	e00f      	b.n	80073c2 <HAL_RCCEx_PeriphCLKConfig+0xc96>
    {
    case RCC_USBCLKSOURCE_PLL:      /* PLL is used as clock source for USB*/
      /* Enable USB Clock output generated form System USB . */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 80073a2:	4b4d      	ldr	r3, [pc, #308]	; (80074d8 <HAL_RCCEx_PeriphCLKConfig+0xdac>)
 80073a4:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80073a6:	4a4c      	ldr	r2, [pc, #304]	; (80074d8 <HAL_RCCEx_PeriphCLKConfig+0xdac>)
 80073a8:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 80073ac:	62d3      	str	r3, [r2, #44]	; 0x2c

      /* USB clock source configuration done later after clock selection check */
      break;
 80073ae:	e00c      	b.n	80073ca <HAL_RCCEx_PeriphCLKConfig+0xc9e>

    case RCC_USBCLKSOURCE_PLL3: /* PLL3 is used as clock source for USB*/

      ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_Q_UPDATE);
 80073b0:	687b      	ldr	r3, [r7, #4]
 80073b2:	3324      	adds	r3, #36	; 0x24
 80073b4:	2101      	movs	r1, #1
 80073b6:	4618      	mov	r0, r3
 80073b8:	f000 fc6e 	bl	8007c98 <RCCEx_PLL3_Config>
 80073bc:	4603      	mov	r3, r0
 80073be:	75fb      	strb	r3, [r7, #23]

      /* USB clock source configuration done later after clock selection check */
      break;
 80073c0:	e003      	b.n	80073ca <HAL_RCCEx_PeriphCLKConfig+0xc9e>
      /* HSI48 oscillator is used as source of USB clock */
      /* USB clock source configuration done later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 80073c2:	2301      	movs	r3, #1
 80073c4:	75fb      	strb	r3, [r7, #23]
      break;
 80073c6:	e000      	b.n	80073ca <HAL_RCCEx_PeriphCLKConfig+0xc9e>
      break;
 80073c8:	bf00      	nop
    }

    if(ret == HAL_OK)
 80073ca:	7dfb      	ldrb	r3, [r7, #23]
 80073cc:	2b00      	cmp	r3, #0
 80073ce:	d10a      	bne.n	80073e6 <HAL_RCCEx_PeriphCLKConfig+0xcba>
    {
      /* Set the source of USB clock*/
      __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 80073d0:	4b41      	ldr	r3, [pc, #260]	; (80074d8 <HAL_RCCEx_PeriphCLKConfig+0xdac>)
 80073d2:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80073d4:	f423 1240 	bic.w	r2, r3, #3145728	; 0x300000
 80073d8:	687b      	ldr	r3, [r7, #4]
 80073da:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 80073de:	493e      	ldr	r1, [pc, #248]	; (80074d8 <HAL_RCCEx_PeriphCLKConfig+0xdac>)
 80073e0:	4313      	orrs	r3, r2
 80073e2:	654b      	str	r3, [r1, #84]	; 0x54
 80073e4:	e001      	b.n	80073ea <HAL_RCCEx_PeriphCLKConfig+0xcbe>
    }
    else
    {
      /* set overall return value */
      status = ret;
 80073e6:	7dfb      	ldrb	r3, [r7, #23]
 80073e8:	75bb      	strb	r3, [r7, #22]
    }

  }

  /*------------------------------------- SDMMC Configuration ------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDMMC) == RCC_PERIPHCLK_SDMMC)
 80073ea:	687b      	ldr	r3, [r7, #4]
 80073ec:	681b      	ldr	r3, [r3, #0]
 80073ee:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80073f2:	2b00      	cmp	r3, #0
 80073f4:	d029      	beq.n	800744a <HAL_RCCEx_PeriphCLKConfig+0xd1e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SDMMC(PeriphClkInit->SdmmcClockSelection));

    switch(PeriphClkInit->SdmmcClockSelection)
 80073f6:	687b      	ldr	r3, [r7, #4]
 80073f8:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80073fa:	2b00      	cmp	r3, #0
 80073fc:	d003      	beq.n	8007406 <HAL_RCCEx_PeriphCLKConfig+0xcda>
 80073fe:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8007402:	d007      	beq.n	8007414 <HAL_RCCEx_PeriphCLKConfig+0xce8>
 8007404:	e00f      	b.n	8007426 <HAL_RCCEx_PeriphCLKConfig+0xcfa>
    {
    case RCC_SDMMCCLKSOURCE_PLL:      /* PLL is used as clock source for SDMMC*/
      /* Enable SDMMC Clock output generated form System PLL . */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8007406:	4b34      	ldr	r3, [pc, #208]	; (80074d8 <HAL_RCCEx_PeriphCLKConfig+0xdac>)
 8007408:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800740a:	4a33      	ldr	r2, [pc, #204]	; (80074d8 <HAL_RCCEx_PeriphCLKConfig+0xdac>)
 800740c:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8007410:	62d3      	str	r3, [r2, #44]	; 0x2c

      /* SDMMC clock source configuration done later after clock selection check */
      break;
 8007412:	e00b      	b.n	800742c <HAL_RCCEx_PeriphCLKConfig+0xd00>

    case RCC_SDMMCCLKSOURCE_PLL2: /* PLL2 is used as clock source for SDMMC*/

      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_R_UPDATE);
 8007414:	687b      	ldr	r3, [r7, #4]
 8007416:	3304      	adds	r3, #4
 8007418:	2102      	movs	r1, #2
 800741a:	4618      	mov	r0, r3
 800741c:	f000 fb8a 	bl	8007b34 <RCCEx_PLL2_Config>
 8007420:	4603      	mov	r3, r0
 8007422:	75fb      	strb	r3, [r7, #23]

      /* SDMMC clock source configuration done later after clock selection check */
      break;
 8007424:	e002      	b.n	800742c <HAL_RCCEx_PeriphCLKConfig+0xd00>

    default:
      ret = HAL_ERROR;
 8007426:	2301      	movs	r3, #1
 8007428:	75fb      	strb	r3, [r7, #23]
      break;
 800742a:	bf00      	nop
    }

    if(ret == HAL_OK)
 800742c:	7dfb      	ldrb	r3, [r7, #23]
 800742e:	2b00      	cmp	r3, #0
 8007430:	d109      	bne.n	8007446 <HAL_RCCEx_PeriphCLKConfig+0xd1a>
    {
      /* Set the source of SDMMC clock*/
      __HAL_RCC_SDMMC_CONFIG(PeriphClkInit->SdmmcClockSelection);
 8007432:	4b29      	ldr	r3, [pc, #164]	; (80074d8 <HAL_RCCEx_PeriphCLKConfig+0xdac>)
 8007434:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8007436:	f423 3280 	bic.w	r2, r3, #65536	; 0x10000
 800743a:	687b      	ldr	r3, [r7, #4]
 800743c:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800743e:	4926      	ldr	r1, [pc, #152]	; (80074d8 <HAL_RCCEx_PeriphCLKConfig+0xdac>)
 8007440:	4313      	orrs	r3, r2
 8007442:	64cb      	str	r3, [r1, #76]	; 0x4c
 8007444:	e001      	b.n	800744a <HAL_RCCEx_PeriphCLKConfig+0xd1e>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8007446:	7dfb      	ldrb	r3, [r7, #23]
 8007448:	75bb      	strb	r3, [r7, #22]
    }
  }

#if defined(LTDC)
  /*-------------------------------------- LTDC Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LTDC) == RCC_PERIPHCLK_LTDC)
 800744a:	687b      	ldr	r3, [r7, #4]
 800744c:	681b      	ldr	r3, [r3, #0]
 800744e:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 8007452:	2b00      	cmp	r3, #0
 8007454:	d00a      	beq.n	800746c <HAL_RCCEx_PeriphCLKConfig+0xd40>
  {
    if(RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_R_UPDATE)!=HAL_OK)
 8007456:	687b      	ldr	r3, [r7, #4]
 8007458:	3324      	adds	r3, #36	; 0x24
 800745a:	2102      	movs	r1, #2
 800745c:	4618      	mov	r0, r3
 800745e:	f000 fc1b 	bl	8007c98 <RCCEx_PLL3_Config>
 8007462:	4603      	mov	r3, r0
 8007464:	2b00      	cmp	r3, #0
 8007466:	d001      	beq.n	800746c <HAL_RCCEx_PeriphCLKConfig+0xd40>
    {
      status=HAL_ERROR;
 8007468:	2301      	movs	r3, #1
 800746a:	75bb      	strb	r3, [r7, #22]
    }
  }
#endif /* LTDC */

  /*------------------------------ RNG Configuration -------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RNG) == RCC_PERIPHCLK_RNG)
 800746c:	687b      	ldr	r3, [r7, #4]
 800746e:	681b      	ldr	r3, [r3, #0]
 8007470:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8007474:	2b00      	cmp	r3, #0
 8007476:	d033      	beq.n	80074e0 <HAL_RCCEx_PeriphCLKConfig+0xdb4>
  {

    switch(PeriphClkInit->RngClockSelection)
 8007478:	687b      	ldr	r3, [r7, #4]
 800747a:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 800747c:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 8007480:	d017      	beq.n	80074b2 <HAL_RCCEx_PeriphCLKConfig+0xd86>
 8007482:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 8007486:	d811      	bhi.n	80074ac <HAL_RCCEx_PeriphCLKConfig+0xd80>
 8007488:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 800748c:	d013      	beq.n	80074b6 <HAL_RCCEx_PeriphCLKConfig+0xd8a>
 800748e:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8007492:	d80b      	bhi.n	80074ac <HAL_RCCEx_PeriphCLKConfig+0xd80>
 8007494:	2b00      	cmp	r3, #0
 8007496:	d010      	beq.n	80074ba <HAL_RCCEx_PeriphCLKConfig+0xd8e>
 8007498:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 800749c:	d106      	bne.n	80074ac <HAL_RCCEx_PeriphCLKConfig+0xd80>
    {
    case RCC_RNGCLKSOURCE_PLL:     /* PLL is used as clock source for RNG*/
      /* Enable RNG Clock output generated form System RNG . */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 800749e:	4b0e      	ldr	r3, [pc, #56]	; (80074d8 <HAL_RCCEx_PeriphCLKConfig+0xdac>)
 80074a0:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80074a2:	4a0d      	ldr	r2, [pc, #52]	; (80074d8 <HAL_RCCEx_PeriphCLKConfig+0xdac>)
 80074a4:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 80074a8:	62d3      	str	r3, [r2, #44]	; 0x2c

      /* RNG clock source configuration done later after clock selection check */
      break;
 80074aa:	e007      	b.n	80074bc <HAL_RCCEx_PeriphCLKConfig+0xd90>
      /* HSI48 oscillator is used as source of RNG clock */
      /* RNG clock source configuration done later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 80074ac:	2301      	movs	r3, #1
 80074ae:	75fb      	strb	r3, [r7, #23]
      break;
 80074b0:	e004      	b.n	80074bc <HAL_RCCEx_PeriphCLKConfig+0xd90>
      break;
 80074b2:	bf00      	nop
 80074b4:	e002      	b.n	80074bc <HAL_RCCEx_PeriphCLKConfig+0xd90>
      break;
 80074b6:	bf00      	nop
 80074b8:	e000      	b.n	80074bc <HAL_RCCEx_PeriphCLKConfig+0xd90>
      break;
 80074ba:	bf00      	nop
    }

    if(ret == HAL_OK)
 80074bc:	7dfb      	ldrb	r3, [r7, #23]
 80074be:	2b00      	cmp	r3, #0
 80074c0:	d10c      	bne.n	80074dc <HAL_RCCEx_PeriphCLKConfig+0xdb0>
    {
      /* Set the source of RNG clock*/
      __HAL_RCC_RNG_CONFIG(PeriphClkInit->RngClockSelection);
 80074c2:	4b05      	ldr	r3, [pc, #20]	; (80074d8 <HAL_RCCEx_PeriphCLKConfig+0xdac>)
 80074c4:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80074c6:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 80074ca:	687b      	ldr	r3, [r7, #4]
 80074cc:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 80074ce:	4902      	ldr	r1, [pc, #8]	; (80074d8 <HAL_RCCEx_PeriphCLKConfig+0xdac>)
 80074d0:	4313      	orrs	r3, r2
 80074d2:	654b      	str	r3, [r1, #84]	; 0x54
 80074d4:	e004      	b.n	80074e0 <HAL_RCCEx_PeriphCLKConfig+0xdb4>
 80074d6:	bf00      	nop
 80074d8:	58024400 	.word	0x58024400
    }
    else
    {
      /* set overall return value */
      status = ret;
 80074dc:	7dfb      	ldrb	r3, [r7, #23]
 80074de:	75bb      	strb	r3, [r7, #22]
    }

  }

  /*------------------------------ SWPMI1 Configuration ------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SWPMI1) == RCC_PERIPHCLK_SWPMI1)
 80074e0:	687b      	ldr	r3, [r7, #4]
 80074e2:	681b      	ldr	r3, [r3, #0]
 80074e4:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 80074e8:	2b00      	cmp	r3, #0
 80074ea:	d008      	beq.n	80074fe <HAL_RCCEx_PeriphCLKConfig+0xdd2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SWPMI1CLKSOURCE(PeriphClkInit->Swpmi1ClockSelection));

    /* Configure the SWPMI1 interface clock source */
    __HAL_RCC_SWPMI1_CONFIG(PeriphClkInit->Swpmi1ClockSelection);
 80074ec:	4b31      	ldr	r3, [pc, #196]	; (80075b4 <HAL_RCCEx_PeriphCLKConfig+0xe88>)
 80074ee:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80074f0:	f023 4200 	bic.w	r2, r3, #2147483648	; 0x80000000
 80074f4:	687b      	ldr	r3, [r7, #4]
 80074f6:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80074f8:	492e      	ldr	r1, [pc, #184]	; (80075b4 <HAL_RCCEx_PeriphCLKConfig+0xe88>)
 80074fa:	4313      	orrs	r3, r2
 80074fc:	650b      	str	r3, [r1, #80]	; 0x50
  }
#if defined(HRTIM1)
  /*------------------------------ HRTIM1 clock Configuration ----------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_HRTIM1) == RCC_PERIPHCLK_HRTIM1)
 80074fe:	687b      	ldr	r3, [r7, #4]
 8007500:	681b      	ldr	r3, [r3, #0]
 8007502:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8007506:	2b00      	cmp	r3, #0
 8007508:	d009      	beq.n	800751e <HAL_RCCEx_PeriphCLKConfig+0xdf2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HRTIM1CLKSOURCE(PeriphClkInit->Hrtim1ClockSelection));

    /* Configure the HRTIM1 clock source */
    __HAL_RCC_HRTIM1_CONFIG(PeriphClkInit->Hrtim1ClockSelection);
 800750a:	4b2a      	ldr	r3, [pc, #168]	; (80075b4 <HAL_RCCEx_PeriphCLKConfig+0xe88>)
 800750c:	691b      	ldr	r3, [r3, #16]
 800750e:	f423 4280 	bic.w	r2, r3, #16384	; 0x4000
 8007512:	687b      	ldr	r3, [r7, #4]
 8007514:	f8d3 30b4 	ldr.w	r3, [r3, #180]	; 0xb4
 8007518:	4926      	ldr	r1, [pc, #152]	; (80075b4 <HAL_RCCEx_PeriphCLKConfig+0xe88>)
 800751a:	4313      	orrs	r3, r2
 800751c:	610b      	str	r3, [r1, #16]
  }
#endif  /*HRTIM1*/
  /*------------------------------ DFSDM1 Configuration ------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_DFSDM1) == RCC_PERIPHCLK_DFSDM1)
 800751e:	687b      	ldr	r3, [r7, #4]
 8007520:	681b      	ldr	r3, [r3, #0]
 8007522:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8007526:	2b00      	cmp	r3, #0
 8007528:	d008      	beq.n	800753c <HAL_RCCEx_PeriphCLKConfig+0xe10>
  {
    /* Check the parameters */
    assert_param(IS_RCC_DFSDM1CLKSOURCE(PeriphClkInit->Dfsdm1ClockSelection));

    /* Configure the DFSDM1 interface clock source */
    __HAL_RCC_DFSDM1_CONFIG(PeriphClkInit->Dfsdm1ClockSelection);
 800752a:	4b22      	ldr	r3, [pc, #136]	; (80075b4 <HAL_RCCEx_PeriphCLKConfig+0xe88>)
 800752c:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800752e:	f023 7280 	bic.w	r2, r3, #16777216	; 0x1000000
 8007532:	687b      	ldr	r3, [r7, #4]
 8007534:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 8007536:	491f      	ldr	r1, [pc, #124]	; (80075b4 <HAL_RCCEx_PeriphCLKConfig+0xe88>)
 8007538:	4313      	orrs	r3, r2
 800753a:	650b      	str	r3, [r1, #80]	; 0x50
    __HAL_RCC_DFSDM2_CONFIG(PeriphClkInit->Dfsdm2ClockSelection);
  }
#endif  /* DFSDM2 */

  /*------------------------------------ TIM configuration --------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM) == RCC_PERIPHCLK_TIM)
 800753c:	687b      	ldr	r3, [r7, #4]
 800753e:	681b      	ldr	r3, [r3, #0]
 8007540:	f003 4380 	and.w	r3, r3, #1073741824	; 0x40000000
 8007544:	2b00      	cmp	r3, #0
 8007546:	d00d      	beq.n	8007564 <HAL_RCCEx_PeriphCLKConfig+0xe38>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIMPRES(PeriphClkInit->TIMPresSelection));

    /* Configure Timer Prescaler */
    __HAL_RCC_TIMCLKPRESCALER(PeriphClkInit->TIMPresSelection);
 8007548:	4b1a      	ldr	r3, [pc, #104]	; (80075b4 <HAL_RCCEx_PeriphCLKConfig+0xe88>)
 800754a:	691b      	ldr	r3, [r3, #16]
 800754c:	4a19      	ldr	r2, [pc, #100]	; (80075b4 <HAL_RCCEx_PeriphCLKConfig+0xe88>)
 800754e:	f423 4300 	bic.w	r3, r3, #32768	; 0x8000
 8007552:	6113      	str	r3, [r2, #16]
 8007554:	4b17      	ldr	r3, [pc, #92]	; (80075b4 <HAL_RCCEx_PeriphCLKConfig+0xe88>)
 8007556:	691a      	ldr	r2, [r3, #16]
 8007558:	687b      	ldr	r3, [r7, #4]
 800755a:	f8d3 30b8 	ldr.w	r3, [r3, #184]	; 0xb8
 800755e:	4915      	ldr	r1, [pc, #84]	; (80075b4 <HAL_RCCEx_PeriphCLKConfig+0xe88>)
 8007560:	4313      	orrs	r3, r2
 8007562:	610b      	str	r3, [r1, #16]
  }

  /*------------------------------------ CKPER configuration --------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CKPER) == RCC_PERIPHCLK_CKPER)
 8007564:	687b      	ldr	r3, [r7, #4]
 8007566:	681b      	ldr	r3, [r3, #0]
 8007568:	2b00      	cmp	r3, #0
 800756a:	da08      	bge.n	800757e <HAL_RCCEx_PeriphCLKConfig+0xe52>
  {
    /* Check the parameters */
    assert_param(IS_RCC_CLKPSOURCE(PeriphClkInit->CkperClockSelection));

    /* Configure the CKPER clock source */
    __HAL_RCC_CLKP_CONFIG(PeriphClkInit->CkperClockSelection);
 800756c:	4b11      	ldr	r3, [pc, #68]	; (80075b4 <HAL_RCCEx_PeriphCLKConfig+0xe88>)
 800756e:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8007570:	f023 5240 	bic.w	r2, r3, #805306368	; 0x30000000
 8007574:	687b      	ldr	r3, [r7, #4]
 8007576:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8007578:	490e      	ldr	r1, [pc, #56]	; (80075b4 <HAL_RCCEx_PeriphCLKConfig+0xe88>)
 800757a:	4313      	orrs	r3, r2
 800757c:	64cb      	str	r3, [r1, #76]	; 0x4c
  }

  /*------------------------------ CEC Configuration ------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CEC) == RCC_PERIPHCLK_CEC)
 800757e:	687b      	ldr	r3, [r7, #4]
 8007580:	681b      	ldr	r3, [r3, #0]
 8007582:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 8007586:	2b00      	cmp	r3, #0
 8007588:	d009      	beq.n	800759e <HAL_RCCEx_PeriphCLKConfig+0xe72>
  {
    /* Check the parameters */
    assert_param(IS_RCC_CECCLKSOURCE(PeriphClkInit->CecClockSelection));

    /* Configure the CEC interface clock source */
    __HAL_RCC_CEC_CONFIG(PeriphClkInit->CecClockSelection);
 800758a:	4b0a      	ldr	r3, [pc, #40]	; (80075b4 <HAL_RCCEx_PeriphCLKConfig+0xe88>)
 800758c:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800758e:	f423 0240 	bic.w	r2, r3, #12582912	; 0xc00000
 8007592:	687b      	ldr	r3, [r7, #4]
 8007594:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8007598:	4906      	ldr	r1, [pc, #24]	; (80075b4 <HAL_RCCEx_PeriphCLKConfig+0xe88>)
 800759a:	4313      	orrs	r3, r2
 800759c:	654b      	str	r3, [r1, #84]	; 0x54
  }

  if (status == HAL_OK)
 800759e:	7dbb      	ldrb	r3, [r7, #22]
 80075a0:	2b00      	cmp	r3, #0
 80075a2:	d101      	bne.n	80075a8 <HAL_RCCEx_PeriphCLKConfig+0xe7c>
  {
    return HAL_OK;
 80075a4:	2300      	movs	r3, #0
 80075a6:	e000      	b.n	80075aa <HAL_RCCEx_PeriphCLKConfig+0xe7e>
  }
  return HAL_ERROR;
 80075a8:	2301      	movs	r3, #1
}
 80075aa:	4618      	mov	r0, r3
 80075ac:	3718      	adds	r7, #24
 80075ae:	46bd      	mov	sp, r7
 80075b0:	bd80      	pop	{r7, pc}
 80075b2:	bf00      	nop
 80075b4:	58024400 	.word	0x58024400

080075b8 <HAL_RCCEx_GetD3PCLK1Freq>:
  * @note   Each time D3PCLK1 changes, this function must be called to update the
  *         right D3PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval D3PCLK1 frequency
  */
uint32_t HAL_RCCEx_GetD3PCLK1Freq(void)
{
 80075b8:	b580      	push	{r7, lr}
 80075ba:	af00      	add	r7, sp, #0
#if defined(RCC_D3CFGR_D3PPRE)
  /* Get HCLK source and Compute D3PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> (D1CorePrescTable[(RCC->D3CFGR & RCC_D3CFGR_D3PPRE)>> RCC_D3CFGR_D3PPRE_Pos] & 0x1FU));
 80075bc:	f7ff f85a 	bl	8006674 <HAL_RCC_GetHCLKFreq>
 80075c0:	4602      	mov	r2, r0
 80075c2:	4b06      	ldr	r3, [pc, #24]	; (80075dc <HAL_RCCEx_GetD3PCLK1Freq+0x24>)
 80075c4:	6a1b      	ldr	r3, [r3, #32]
 80075c6:	091b      	lsrs	r3, r3, #4
 80075c8:	f003 0307 	and.w	r3, r3, #7
 80075cc:	4904      	ldr	r1, [pc, #16]	; (80075e0 <HAL_RCCEx_GetD3PCLK1Freq+0x28>)
 80075ce:	5ccb      	ldrb	r3, [r1, r3]
 80075d0:	f003 031f 	and.w	r3, r3, #31
 80075d4:	fa22 f303 	lsr.w	r3, r2, r3
#else
  /* Get HCLK source and Compute D3PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> (D1CorePrescTable[(RCC->SRDCFGR & RCC_SRDCFGR_SRDPPRE)>> RCC_SRDCFGR_SRDPPRE_Pos] & 0x1FU));
#endif
}
 80075d8:	4618      	mov	r0, r3
 80075da:	bd80      	pop	{r7, pc}
 80075dc:	58024400 	.word	0x58024400
 80075e0:	080129f4 	.word	0x080129f4

080075e4 <HAL_RCCEx_GetPLL2ClockFreq>:
  *         right PLL2CLK value. Otherwise, any configuration based on this function will be incorrect.
  * @param  PLL2_Clocks structure.
  * @retval None
  */
void HAL_RCCEx_GetPLL2ClockFreq(PLL2_ClocksTypeDef* PLL2_Clocks)
{
 80075e4:	b480      	push	{r7}
 80075e6:	b089      	sub	sp, #36	; 0x24
 80075e8:	af00      	add	r7, sp, #0
 80075ea:	6078      	str	r0, [r7, #4]
  float_t fracn2, pll2vco;

  /* PLL_VCO = (HSE_VALUE or HSI_VALUE or CSI_VALUE/ PLL2M) * PLL2N
     PLL2xCLK = PLL2_VCO / PLL2x
  */
  pllsource = (RCC->PLLCKSELR & RCC_PLLCKSELR_PLLSRC);
 80075ec:	4ba1      	ldr	r3, [pc, #644]	; (8007874 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 80075ee:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80075f0:	f003 0303 	and.w	r3, r3, #3
 80075f4:	61bb      	str	r3, [r7, #24]
  pll2m = ((RCC->PLLCKSELR & RCC_PLLCKSELR_DIVM2)>> 12);
 80075f6:	4b9f      	ldr	r3, [pc, #636]	; (8007874 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 80075f8:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80075fa:	0b1b      	lsrs	r3, r3, #12
 80075fc:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8007600:	617b      	str	r3, [r7, #20]
  pll2fracen = (RCC->PLLCFGR & RCC_PLLCFGR_PLL2FRACEN) >> RCC_PLLCFGR_PLL2FRACEN_Pos;
 8007602:	4b9c      	ldr	r3, [pc, #624]	; (8007874 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8007604:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8007606:	091b      	lsrs	r3, r3, #4
 8007608:	f003 0301 	and.w	r3, r3, #1
 800760c:	613b      	str	r3, [r7, #16]
  fracn2 =(float_t)(uint32_t)(pll2fracen* ((RCC->PLL2FRACR & RCC_PLL2FRACR_FRACN2)>> 3));
 800760e:	4b99      	ldr	r3, [pc, #612]	; (8007874 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8007610:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8007612:	08db      	lsrs	r3, r3, #3
 8007614:	f3c3 030c 	ubfx	r3, r3, #0, #13
 8007618:	693a      	ldr	r2, [r7, #16]
 800761a:	fb02 f303 	mul.w	r3, r2, r3
 800761e:	ee07 3a90 	vmov	s15, r3
 8007622:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8007626:	edc7 7a03 	vstr	s15, [r7, #12]

  if (pll2m != 0U)
 800762a:	697b      	ldr	r3, [r7, #20]
 800762c:	2b00      	cmp	r3, #0
 800762e:	f000 8111 	beq.w	8007854 <HAL_RCCEx_GetPLL2ClockFreq+0x270>
  {
    switch (pllsource)
 8007632:	69bb      	ldr	r3, [r7, #24]
 8007634:	2b02      	cmp	r3, #2
 8007636:	f000 8083 	beq.w	8007740 <HAL_RCCEx_GetPLL2ClockFreq+0x15c>
 800763a:	69bb      	ldr	r3, [r7, #24]
 800763c:	2b02      	cmp	r3, #2
 800763e:	f200 80a1 	bhi.w	8007784 <HAL_RCCEx_GetPLL2ClockFreq+0x1a0>
 8007642:	69bb      	ldr	r3, [r7, #24]
 8007644:	2b00      	cmp	r3, #0
 8007646:	d003      	beq.n	8007650 <HAL_RCCEx_GetPLL2ClockFreq+0x6c>
 8007648:	69bb      	ldr	r3, [r7, #24]
 800764a:	2b01      	cmp	r3, #1
 800764c:	d056      	beq.n	80076fc <HAL_RCCEx_GetPLL2ClockFreq+0x118>
 800764e:	e099      	b.n	8007784 <HAL_RCCEx_GetPLL2ClockFreq+0x1a0>
    {

    case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */

      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 8007650:	4b88      	ldr	r3, [pc, #544]	; (8007874 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8007652:	681b      	ldr	r3, [r3, #0]
 8007654:	f003 0320 	and.w	r3, r3, #32
 8007658:	2b00      	cmp	r3, #0
 800765a:	d02d      	beq.n	80076b8 <HAL_RCCEx_GetPLL2ClockFreq+0xd4>
      {
        hsivalue = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER()>> 3));
 800765c:	4b85      	ldr	r3, [pc, #532]	; (8007874 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 800765e:	681b      	ldr	r3, [r3, #0]
 8007660:	08db      	lsrs	r3, r3, #3
 8007662:	f003 0303 	and.w	r3, r3, #3
 8007666:	4a84      	ldr	r2, [pc, #528]	; (8007878 <HAL_RCCEx_GetPLL2ClockFreq+0x294>)
 8007668:	fa22 f303 	lsr.w	r3, r2, r3
 800766c:	60bb      	str	r3, [r7, #8]
        pll2vco = ( (float_t)hsivalue / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2/(float_t)0x2000) +(float_t)1 );
 800766e:	68bb      	ldr	r3, [r7, #8]
 8007670:	ee07 3a90 	vmov	s15, r3
 8007674:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8007678:	697b      	ldr	r3, [r7, #20]
 800767a:	ee07 3a90 	vmov	s15, r3
 800767e:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8007682:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8007686:	4b7b      	ldr	r3, [pc, #492]	; (8007874 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8007688:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800768a:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800768e:	ee07 3a90 	vmov	s15, r3
 8007692:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8007696:	ed97 6a03 	vldr	s12, [r7, #12]
 800769a:	eddf 5a78 	vldr	s11, [pc, #480]	; 800787c <HAL_RCCEx_GetPLL2ClockFreq+0x298>
 800769e:	eec6 7a25 	vdiv.f32	s15, s12, s11
 80076a2:	ee76 7aa7 	vadd.f32	s15, s13, s15
 80076a6:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 80076aa:	ee77 7aa6 	vadd.f32	s15, s15, s13
 80076ae:	ee67 7a27 	vmul.f32	s15, s14, s15
 80076b2:	edc7 7a07 	vstr	s15, [r7, #28]
      }
      else
      {
        pll2vco = ((float_t)HSI_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2/(float_t)0x2000) +(float_t)1 );
      }
      break;
 80076b6:	e087      	b.n	80077c8 <HAL_RCCEx_GetPLL2ClockFreq+0x1e4>
        pll2vco = ((float_t)HSI_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2/(float_t)0x2000) +(float_t)1 );
 80076b8:	697b      	ldr	r3, [r7, #20]
 80076ba:	ee07 3a90 	vmov	s15, r3
 80076be:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80076c2:	eddf 6a6f 	vldr	s13, [pc, #444]	; 8007880 <HAL_RCCEx_GetPLL2ClockFreq+0x29c>
 80076c6:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 80076ca:	4b6a      	ldr	r3, [pc, #424]	; (8007874 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 80076cc:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80076ce:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80076d2:	ee07 3a90 	vmov	s15, r3
 80076d6:	eef8 6a67 	vcvt.f32.u32	s13, s15
 80076da:	ed97 6a03 	vldr	s12, [r7, #12]
 80076de:	eddf 5a67 	vldr	s11, [pc, #412]	; 800787c <HAL_RCCEx_GetPLL2ClockFreq+0x298>
 80076e2:	eec6 7a25 	vdiv.f32	s15, s12, s11
 80076e6:	ee76 7aa7 	vadd.f32	s15, s13, s15
 80076ea:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 80076ee:	ee77 7aa6 	vadd.f32	s15, s15, s13
 80076f2:	ee67 7a27 	vmul.f32	s15, s14, s15
 80076f6:	edc7 7a07 	vstr	s15, [r7, #28]
      break;
 80076fa:	e065      	b.n	80077c8 <HAL_RCCEx_GetPLL2ClockFreq+0x1e4>

    case RCC_PLLSOURCE_CSI:  /* CSI used as PLL clock source */
      pll2vco = ((float_t)CSI_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2/(float_t)0x2000) +(float_t)1 );
 80076fc:	697b      	ldr	r3, [r7, #20]
 80076fe:	ee07 3a90 	vmov	s15, r3
 8007702:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8007706:	eddf 6a5f 	vldr	s13, [pc, #380]	; 8007884 <HAL_RCCEx_GetPLL2ClockFreq+0x2a0>
 800770a:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800770e:	4b59      	ldr	r3, [pc, #356]	; (8007874 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8007710:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8007712:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8007716:	ee07 3a90 	vmov	s15, r3
 800771a:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800771e:	ed97 6a03 	vldr	s12, [r7, #12]
 8007722:	eddf 5a56 	vldr	s11, [pc, #344]	; 800787c <HAL_RCCEx_GetPLL2ClockFreq+0x298>
 8007726:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800772a:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800772e:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 8007732:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8007736:	ee67 7a27 	vmul.f32	s15, s14, s15
 800773a:	edc7 7a07 	vstr	s15, [r7, #28]
      break;
 800773e:	e043      	b.n	80077c8 <HAL_RCCEx_GetPLL2ClockFreq+0x1e4>

    case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
      pll2vco = ((float_t)HSE_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2/(float_t)0x2000) +(float_t)1 );
 8007740:	697b      	ldr	r3, [r7, #20]
 8007742:	ee07 3a90 	vmov	s15, r3
 8007746:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800774a:	eddf 6a4f 	vldr	s13, [pc, #316]	; 8007888 <HAL_RCCEx_GetPLL2ClockFreq+0x2a4>
 800774e:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8007752:	4b48      	ldr	r3, [pc, #288]	; (8007874 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8007754:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8007756:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800775a:	ee07 3a90 	vmov	s15, r3
 800775e:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8007762:	ed97 6a03 	vldr	s12, [r7, #12]
 8007766:	eddf 5a45 	vldr	s11, [pc, #276]	; 800787c <HAL_RCCEx_GetPLL2ClockFreq+0x298>
 800776a:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800776e:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8007772:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 8007776:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800777a:	ee67 7a27 	vmul.f32	s15, s14, s15
 800777e:	edc7 7a07 	vstr	s15, [r7, #28]
      break;
 8007782:	e021      	b.n	80077c8 <HAL_RCCEx_GetPLL2ClockFreq+0x1e4>

    default:
      pll2vco = ((float_t)CSI_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2/(float_t)0x2000) +(float_t)1 );
 8007784:	697b      	ldr	r3, [r7, #20]
 8007786:	ee07 3a90 	vmov	s15, r3
 800778a:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800778e:	eddf 6a3d 	vldr	s13, [pc, #244]	; 8007884 <HAL_RCCEx_GetPLL2ClockFreq+0x2a0>
 8007792:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8007796:	4b37      	ldr	r3, [pc, #220]	; (8007874 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8007798:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800779a:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800779e:	ee07 3a90 	vmov	s15, r3
 80077a2:	eef8 6a67 	vcvt.f32.u32	s13, s15
 80077a6:	ed97 6a03 	vldr	s12, [r7, #12]
 80077aa:	eddf 5a34 	vldr	s11, [pc, #208]	; 800787c <HAL_RCCEx_GetPLL2ClockFreq+0x298>
 80077ae:	eec6 7a25 	vdiv.f32	s15, s12, s11
 80077b2:	ee76 7aa7 	vadd.f32	s15, s13, s15
 80077b6:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 80077ba:	ee77 7aa6 	vadd.f32	s15, s15, s13
 80077be:	ee67 7a27 	vmul.f32	s15, s14, s15
 80077c2:	edc7 7a07 	vstr	s15, [r7, #28]
      break;
 80077c6:	bf00      	nop
    }
    PLL2_Clocks->PLL2_P_Frequency = (uint32_t)(float_t)(pll2vco/((float_t)(uint32_t)((RCC->PLL2DIVR & RCC_PLL2DIVR_P2) >>9)  + (float_t)1 )) ;
 80077c8:	4b2a      	ldr	r3, [pc, #168]	; (8007874 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 80077ca:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80077cc:	0a5b      	lsrs	r3, r3, #9
 80077ce:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 80077d2:	ee07 3a90 	vmov	s15, r3
 80077d6:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80077da:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
 80077de:	ee37 7a87 	vadd.f32	s14, s15, s14
 80077e2:	edd7 6a07 	vldr	s13, [r7, #28]
 80077e6:	eec6 7a87 	vdiv.f32	s15, s13, s14
 80077ea:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 80077ee:	ee17 2a90 	vmov	r2, s15
 80077f2:	687b      	ldr	r3, [r7, #4]
 80077f4:	601a      	str	r2, [r3, #0]
    PLL2_Clocks->PLL2_Q_Frequency = (uint32_t)(float_t)(pll2vco/((float_t)(uint32_t)((RCC->PLL2DIVR & RCC_PLL2DIVR_Q2) >>16) + (float_t)1 )) ;
 80077f6:	4b1f      	ldr	r3, [pc, #124]	; (8007874 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 80077f8:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80077fa:	0c1b      	lsrs	r3, r3, #16
 80077fc:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8007800:	ee07 3a90 	vmov	s15, r3
 8007804:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8007808:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
 800780c:	ee37 7a87 	vadd.f32	s14, s15, s14
 8007810:	edd7 6a07 	vldr	s13, [r7, #28]
 8007814:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8007818:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 800781c:	ee17 2a90 	vmov	r2, s15
 8007820:	687b      	ldr	r3, [r7, #4]
 8007822:	605a      	str	r2, [r3, #4]
    PLL2_Clocks->PLL2_R_Frequency = (uint32_t)(float_t)(pll2vco/((float_t)(uint32_t)((RCC->PLL2DIVR & RCC_PLL2DIVR_R2) >>24) + (float_t)1 )) ;
 8007824:	4b13      	ldr	r3, [pc, #76]	; (8007874 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8007826:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8007828:	0e1b      	lsrs	r3, r3, #24
 800782a:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 800782e:	ee07 3a90 	vmov	s15, r3
 8007832:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8007836:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
 800783a:	ee37 7a87 	vadd.f32	s14, s15, s14
 800783e:	edd7 6a07 	vldr	s13, [r7, #28]
 8007842:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8007846:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 800784a:	ee17 2a90 	vmov	r2, s15
 800784e:	687b      	ldr	r3, [r7, #4]
 8007850:	609a      	str	r2, [r3, #8]
  {
    PLL2_Clocks->PLL2_P_Frequency = 0U;
    PLL2_Clocks->PLL2_Q_Frequency = 0U;
    PLL2_Clocks->PLL2_R_Frequency = 0U;
  }
}
 8007852:	e008      	b.n	8007866 <HAL_RCCEx_GetPLL2ClockFreq+0x282>
    PLL2_Clocks->PLL2_P_Frequency = 0U;
 8007854:	687b      	ldr	r3, [r7, #4]
 8007856:	2200      	movs	r2, #0
 8007858:	601a      	str	r2, [r3, #0]
    PLL2_Clocks->PLL2_Q_Frequency = 0U;
 800785a:	687b      	ldr	r3, [r7, #4]
 800785c:	2200      	movs	r2, #0
 800785e:	605a      	str	r2, [r3, #4]
    PLL2_Clocks->PLL2_R_Frequency = 0U;
 8007860:	687b      	ldr	r3, [r7, #4]
 8007862:	2200      	movs	r2, #0
 8007864:	609a      	str	r2, [r3, #8]
}
 8007866:	bf00      	nop
 8007868:	3724      	adds	r7, #36	; 0x24
 800786a:	46bd      	mov	sp, r7
 800786c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007870:	4770      	bx	lr
 8007872:	bf00      	nop
 8007874:	58024400 	.word	0x58024400
 8007878:	03d09000 	.word	0x03d09000
 800787c:	46000000 	.word	0x46000000
 8007880:	4c742400 	.word	0x4c742400
 8007884:	4a742400 	.word	0x4a742400
 8007888:	4af42400 	.word	0x4af42400

0800788c <HAL_RCCEx_GetPLL3ClockFreq>:
  *         right PLL3CLK value. Otherwise, any configuration based on this function will be incorrect.
  * @param  PLL3_Clocks structure.
  * @retval None
  */
void HAL_RCCEx_GetPLL3ClockFreq(PLL3_ClocksTypeDef* PLL3_Clocks)
{
 800788c:	b480      	push	{r7}
 800788e:	b089      	sub	sp, #36	; 0x24
 8007890:	af00      	add	r7, sp, #0
 8007892:	6078      	str	r0, [r7, #4]
  float_t fracn3, pll3vco;

  /* PLL3_VCO = (HSE_VALUE or HSI_VALUE or CSI_VALUE/ PLL3M) * PLL3N
     PLL3xCLK = PLL3_VCO / PLLxR
  */
  pllsource = (RCC->PLLCKSELR & RCC_PLLCKSELR_PLLSRC);
 8007894:	4ba1      	ldr	r3, [pc, #644]	; (8007b1c <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8007896:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8007898:	f003 0303 	and.w	r3, r3, #3
 800789c:	61bb      	str	r3, [r7, #24]
  pll3m = ((RCC->PLLCKSELR & RCC_PLLCKSELR_DIVM3)>> 20)  ;
 800789e:	4b9f      	ldr	r3, [pc, #636]	; (8007b1c <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 80078a0:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80078a2:	0d1b      	lsrs	r3, r3, #20
 80078a4:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 80078a8:	617b      	str	r3, [r7, #20]
  pll3fracen = (RCC->PLLCFGR & RCC_PLLCFGR_PLL3FRACEN) >> RCC_PLLCFGR_PLL3FRACEN_Pos;
 80078aa:	4b9c      	ldr	r3, [pc, #624]	; (8007b1c <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 80078ac:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80078ae:	0a1b      	lsrs	r3, r3, #8
 80078b0:	f003 0301 	and.w	r3, r3, #1
 80078b4:	613b      	str	r3, [r7, #16]
  fracn3 = (float_t)(uint32_t)(pll3fracen* ((RCC->PLL3FRACR & RCC_PLL3FRACR_FRACN3)>> 3));
 80078b6:	4b99      	ldr	r3, [pc, #612]	; (8007b1c <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 80078b8:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80078ba:	08db      	lsrs	r3, r3, #3
 80078bc:	f3c3 030c 	ubfx	r3, r3, #0, #13
 80078c0:	693a      	ldr	r2, [r7, #16]
 80078c2:	fb02 f303 	mul.w	r3, r2, r3
 80078c6:	ee07 3a90 	vmov	s15, r3
 80078ca:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80078ce:	edc7 7a03 	vstr	s15, [r7, #12]

  if (pll3m != 0U)
 80078d2:	697b      	ldr	r3, [r7, #20]
 80078d4:	2b00      	cmp	r3, #0
 80078d6:	f000 8111 	beq.w	8007afc <HAL_RCCEx_GetPLL3ClockFreq+0x270>
  {
    switch (pllsource)
 80078da:	69bb      	ldr	r3, [r7, #24]
 80078dc:	2b02      	cmp	r3, #2
 80078de:	f000 8083 	beq.w	80079e8 <HAL_RCCEx_GetPLL3ClockFreq+0x15c>
 80078e2:	69bb      	ldr	r3, [r7, #24]
 80078e4:	2b02      	cmp	r3, #2
 80078e6:	f200 80a1 	bhi.w	8007a2c <HAL_RCCEx_GetPLL3ClockFreq+0x1a0>
 80078ea:	69bb      	ldr	r3, [r7, #24]
 80078ec:	2b00      	cmp	r3, #0
 80078ee:	d003      	beq.n	80078f8 <HAL_RCCEx_GetPLL3ClockFreq+0x6c>
 80078f0:	69bb      	ldr	r3, [r7, #24]
 80078f2:	2b01      	cmp	r3, #1
 80078f4:	d056      	beq.n	80079a4 <HAL_RCCEx_GetPLL3ClockFreq+0x118>
 80078f6:	e099      	b.n	8007a2c <HAL_RCCEx_GetPLL3ClockFreq+0x1a0>
    {
    case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */

      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 80078f8:	4b88      	ldr	r3, [pc, #544]	; (8007b1c <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 80078fa:	681b      	ldr	r3, [r3, #0]
 80078fc:	f003 0320 	and.w	r3, r3, #32
 8007900:	2b00      	cmp	r3, #0
 8007902:	d02d      	beq.n	8007960 <HAL_RCCEx_GetPLL3ClockFreq+0xd4>
      {
        hsivalue = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER()>> 3));
 8007904:	4b85      	ldr	r3, [pc, #532]	; (8007b1c <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8007906:	681b      	ldr	r3, [r3, #0]
 8007908:	08db      	lsrs	r3, r3, #3
 800790a:	f003 0303 	and.w	r3, r3, #3
 800790e:	4a84      	ldr	r2, [pc, #528]	; (8007b20 <HAL_RCCEx_GetPLL3ClockFreq+0x294>)
 8007910:	fa22 f303 	lsr.w	r3, r2, r3
 8007914:	60bb      	str	r3, [r7, #8]
        pll3vco = ((float_t)hsivalue / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3/(float_t)0x2000) +(float_t)1 );
 8007916:	68bb      	ldr	r3, [r7, #8]
 8007918:	ee07 3a90 	vmov	s15, r3
 800791c:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8007920:	697b      	ldr	r3, [r7, #20]
 8007922:	ee07 3a90 	vmov	s15, r3
 8007926:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800792a:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800792e:	4b7b      	ldr	r3, [pc, #492]	; (8007b1c <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8007930:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8007932:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8007936:	ee07 3a90 	vmov	s15, r3
 800793a:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800793e:	ed97 6a03 	vldr	s12, [r7, #12]
 8007942:	eddf 5a78 	vldr	s11, [pc, #480]	; 8007b24 <HAL_RCCEx_GetPLL3ClockFreq+0x298>
 8007946:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800794a:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800794e:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 8007952:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8007956:	ee67 7a27 	vmul.f32	s15, s14, s15
 800795a:	edc7 7a07 	vstr	s15, [r7, #28]
      }
      else
      {
        pll3vco = ((float_t)HSI_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3/(float_t)0x2000) +(float_t)1 );
      }
      break;
 800795e:	e087      	b.n	8007a70 <HAL_RCCEx_GetPLL3ClockFreq+0x1e4>
        pll3vco = ((float_t)HSI_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3/(float_t)0x2000) +(float_t)1 );
 8007960:	697b      	ldr	r3, [r7, #20]
 8007962:	ee07 3a90 	vmov	s15, r3
 8007966:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800796a:	eddf 6a6f 	vldr	s13, [pc, #444]	; 8007b28 <HAL_RCCEx_GetPLL3ClockFreq+0x29c>
 800796e:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8007972:	4b6a      	ldr	r3, [pc, #424]	; (8007b1c <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8007974:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8007976:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800797a:	ee07 3a90 	vmov	s15, r3
 800797e:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8007982:	ed97 6a03 	vldr	s12, [r7, #12]
 8007986:	eddf 5a67 	vldr	s11, [pc, #412]	; 8007b24 <HAL_RCCEx_GetPLL3ClockFreq+0x298>
 800798a:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800798e:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8007992:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 8007996:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800799a:	ee67 7a27 	vmul.f32	s15, s14, s15
 800799e:	edc7 7a07 	vstr	s15, [r7, #28]
      break;
 80079a2:	e065      	b.n	8007a70 <HAL_RCCEx_GetPLL3ClockFreq+0x1e4>
    case RCC_PLLSOURCE_CSI:  /* CSI used as PLL clock source */
      pll3vco = ((float_t)CSI_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3/(float_t)0x2000) +(float_t)1 );
 80079a4:	697b      	ldr	r3, [r7, #20]
 80079a6:	ee07 3a90 	vmov	s15, r3
 80079aa:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80079ae:	eddf 6a5f 	vldr	s13, [pc, #380]	; 8007b2c <HAL_RCCEx_GetPLL3ClockFreq+0x2a0>
 80079b2:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 80079b6:	4b59      	ldr	r3, [pc, #356]	; (8007b1c <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 80079b8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80079ba:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80079be:	ee07 3a90 	vmov	s15, r3
 80079c2:	eef8 6a67 	vcvt.f32.u32	s13, s15
 80079c6:	ed97 6a03 	vldr	s12, [r7, #12]
 80079ca:	eddf 5a56 	vldr	s11, [pc, #344]	; 8007b24 <HAL_RCCEx_GetPLL3ClockFreq+0x298>
 80079ce:	eec6 7a25 	vdiv.f32	s15, s12, s11
 80079d2:	ee76 7aa7 	vadd.f32	s15, s13, s15
 80079d6:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 80079da:	ee77 7aa6 	vadd.f32	s15, s15, s13
 80079de:	ee67 7a27 	vmul.f32	s15, s14, s15
 80079e2:	edc7 7a07 	vstr	s15, [r7, #28]
      break;
 80079e6:	e043      	b.n	8007a70 <HAL_RCCEx_GetPLL3ClockFreq+0x1e4>

    case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
      pll3vco = ((float_t)HSE_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3/(float_t)0x2000) +(float_t)1 );
 80079e8:	697b      	ldr	r3, [r7, #20]
 80079ea:	ee07 3a90 	vmov	s15, r3
 80079ee:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80079f2:	eddf 6a4f 	vldr	s13, [pc, #316]	; 8007b30 <HAL_RCCEx_GetPLL3ClockFreq+0x2a4>
 80079f6:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 80079fa:	4b48      	ldr	r3, [pc, #288]	; (8007b1c <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 80079fc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80079fe:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8007a02:	ee07 3a90 	vmov	s15, r3
 8007a06:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8007a0a:	ed97 6a03 	vldr	s12, [r7, #12]
 8007a0e:	eddf 5a45 	vldr	s11, [pc, #276]	; 8007b24 <HAL_RCCEx_GetPLL3ClockFreq+0x298>
 8007a12:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8007a16:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8007a1a:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 8007a1e:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8007a22:	ee67 7a27 	vmul.f32	s15, s14, s15
 8007a26:	edc7 7a07 	vstr	s15, [r7, #28]
      break;
 8007a2a:	e021      	b.n	8007a70 <HAL_RCCEx_GetPLL3ClockFreq+0x1e4>

    default:
      pll3vco = ((float_t)CSI_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3/(float_t)0x2000) +(float_t)1 );
 8007a2c:	697b      	ldr	r3, [r7, #20]
 8007a2e:	ee07 3a90 	vmov	s15, r3
 8007a32:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8007a36:	eddf 6a3d 	vldr	s13, [pc, #244]	; 8007b2c <HAL_RCCEx_GetPLL3ClockFreq+0x2a0>
 8007a3a:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8007a3e:	4b37      	ldr	r3, [pc, #220]	; (8007b1c <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8007a40:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8007a42:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8007a46:	ee07 3a90 	vmov	s15, r3
 8007a4a:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8007a4e:	ed97 6a03 	vldr	s12, [r7, #12]
 8007a52:	eddf 5a34 	vldr	s11, [pc, #208]	; 8007b24 <HAL_RCCEx_GetPLL3ClockFreq+0x298>
 8007a56:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8007a5a:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8007a5e:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 8007a62:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8007a66:	ee67 7a27 	vmul.f32	s15, s14, s15
 8007a6a:	edc7 7a07 	vstr	s15, [r7, #28]
      break;
 8007a6e:	bf00      	nop
    }
    PLL3_Clocks->PLL3_P_Frequency = (uint32_t)(float_t)(pll3vco/((float_t)(uint32_t)((RCC->PLL3DIVR & RCC_PLL3DIVR_P3) >>9)  + (float_t)1 )) ;
 8007a70:	4b2a      	ldr	r3, [pc, #168]	; (8007b1c <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8007a72:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8007a74:	0a5b      	lsrs	r3, r3, #9
 8007a76:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8007a7a:	ee07 3a90 	vmov	s15, r3
 8007a7e:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8007a82:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
 8007a86:	ee37 7a87 	vadd.f32	s14, s15, s14
 8007a8a:	edd7 6a07 	vldr	s13, [r7, #28]
 8007a8e:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8007a92:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8007a96:	ee17 2a90 	vmov	r2, s15
 8007a9a:	687b      	ldr	r3, [r7, #4]
 8007a9c:	601a      	str	r2, [r3, #0]
    PLL3_Clocks->PLL3_Q_Frequency = (uint32_t)(float_t)(pll3vco/((float_t)(uint32_t)((RCC->PLL3DIVR & RCC_PLL3DIVR_Q3) >>16) + (float_t)1 )) ;
 8007a9e:	4b1f      	ldr	r3, [pc, #124]	; (8007b1c <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8007aa0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8007aa2:	0c1b      	lsrs	r3, r3, #16
 8007aa4:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8007aa8:	ee07 3a90 	vmov	s15, r3
 8007aac:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8007ab0:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
 8007ab4:	ee37 7a87 	vadd.f32	s14, s15, s14
 8007ab8:	edd7 6a07 	vldr	s13, [r7, #28]
 8007abc:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8007ac0:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8007ac4:	ee17 2a90 	vmov	r2, s15
 8007ac8:	687b      	ldr	r3, [r7, #4]
 8007aca:	605a      	str	r2, [r3, #4]
    PLL3_Clocks->PLL3_R_Frequency = (uint32_t)(float_t)(pll3vco/((float_t)(uint32_t)((RCC->PLL3DIVR & RCC_PLL3DIVR_R3) >>24) + (float_t)1 )) ;
 8007acc:	4b13      	ldr	r3, [pc, #76]	; (8007b1c <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8007ace:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8007ad0:	0e1b      	lsrs	r3, r3, #24
 8007ad2:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8007ad6:	ee07 3a90 	vmov	s15, r3
 8007ada:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8007ade:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
 8007ae2:	ee37 7a87 	vadd.f32	s14, s15, s14
 8007ae6:	edd7 6a07 	vldr	s13, [r7, #28]
 8007aea:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8007aee:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8007af2:	ee17 2a90 	vmov	r2, s15
 8007af6:	687b      	ldr	r3, [r7, #4]
 8007af8:	609a      	str	r2, [r3, #8]
    PLL3_Clocks->PLL3_P_Frequency = 0U;
    PLL3_Clocks->PLL3_Q_Frequency = 0U;
    PLL3_Clocks->PLL3_R_Frequency = 0U;
  }

}
 8007afa:	e008      	b.n	8007b0e <HAL_RCCEx_GetPLL3ClockFreq+0x282>
    PLL3_Clocks->PLL3_P_Frequency = 0U;
 8007afc:	687b      	ldr	r3, [r7, #4]
 8007afe:	2200      	movs	r2, #0
 8007b00:	601a      	str	r2, [r3, #0]
    PLL3_Clocks->PLL3_Q_Frequency = 0U;
 8007b02:	687b      	ldr	r3, [r7, #4]
 8007b04:	2200      	movs	r2, #0
 8007b06:	605a      	str	r2, [r3, #4]
    PLL3_Clocks->PLL3_R_Frequency = 0U;
 8007b08:	687b      	ldr	r3, [r7, #4]
 8007b0a:	2200      	movs	r2, #0
 8007b0c:	609a      	str	r2, [r3, #8]
}
 8007b0e:	bf00      	nop
 8007b10:	3724      	adds	r7, #36	; 0x24
 8007b12:	46bd      	mov	sp, r7
 8007b14:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007b18:	4770      	bx	lr
 8007b1a:	bf00      	nop
 8007b1c:	58024400 	.word	0x58024400
 8007b20:	03d09000 	.word	0x03d09000
 8007b24:	46000000 	.word	0x46000000
 8007b28:	4c742400 	.word	0x4c742400
 8007b2c:	4a742400 	.word	0x4a742400
 8007b30:	4af42400 	.word	0x4af42400

08007b34 <RCCEx_PLL2_Config>:
  * @note   PLL2 is temporary disabled to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLL2_Config(RCC_PLL2InitTypeDef *pll2, uint32_t Divider)
{
 8007b34:	b580      	push	{r7, lr}
 8007b36:	b084      	sub	sp, #16
 8007b38:	af00      	add	r7, sp, #0
 8007b3a:	6078      	str	r0, [r7, #4]
 8007b3c:	6039      	str	r1, [r7, #0]

  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 8007b3e:	2300      	movs	r3, #0
 8007b40:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLL2RGE_VALUE(pll2->PLL2RGE));
  assert_param(IS_RCC_PLL2VCO_VALUE(pll2->PLL2VCOSEL));
  assert_param(IS_RCC_PLLFRACN_VALUE(pll2->PLL2FRACN));

  /* Check that PLL2 OSC clock source is already set */
  if(__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_NONE)
 8007b42:	4b53      	ldr	r3, [pc, #332]	; (8007c90 <RCCEx_PLL2_Config+0x15c>)
 8007b44:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8007b46:	f003 0303 	and.w	r3, r3, #3
 8007b4a:	2b03      	cmp	r3, #3
 8007b4c:	d101      	bne.n	8007b52 <RCCEx_PLL2_Config+0x1e>
  {
    return HAL_ERROR;
 8007b4e:	2301      	movs	r3, #1
 8007b50:	e099      	b.n	8007c86 <RCCEx_PLL2_Config+0x152>


  else
  {
    /* Disable  PLL2. */
    __HAL_RCC_PLL2_DISABLE();
 8007b52:	4b4f      	ldr	r3, [pc, #316]	; (8007c90 <RCCEx_PLL2_Config+0x15c>)
 8007b54:	681b      	ldr	r3, [r3, #0]
 8007b56:	4a4e      	ldr	r2, [pc, #312]	; (8007c90 <RCCEx_PLL2_Config+0x15c>)
 8007b58:	f023 6380 	bic.w	r3, r3, #67108864	; 0x4000000
 8007b5c:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8007b5e:	f7fc fd41 	bl	80045e4 <HAL_GetTick>
 8007b62:	60b8      	str	r0, [r7, #8]

    /* Wait till PLL is disabled */
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) != 0U)
 8007b64:	e008      	b.n	8007b78 <RCCEx_PLL2_Config+0x44>
    {
      if( (HAL_GetTick() - tickstart ) > PLL2_TIMEOUT_VALUE)
 8007b66:	f7fc fd3d 	bl	80045e4 <HAL_GetTick>
 8007b6a:	4602      	mov	r2, r0
 8007b6c:	68bb      	ldr	r3, [r7, #8]
 8007b6e:	1ad3      	subs	r3, r2, r3
 8007b70:	2b02      	cmp	r3, #2
 8007b72:	d901      	bls.n	8007b78 <RCCEx_PLL2_Config+0x44>
      {
        return HAL_TIMEOUT;
 8007b74:	2303      	movs	r3, #3
 8007b76:	e086      	b.n	8007c86 <RCCEx_PLL2_Config+0x152>
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) != 0U)
 8007b78:	4b45      	ldr	r3, [pc, #276]	; (8007c90 <RCCEx_PLL2_Config+0x15c>)
 8007b7a:	681b      	ldr	r3, [r3, #0]
 8007b7c:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 8007b80:	2b00      	cmp	r3, #0
 8007b82:	d1f0      	bne.n	8007b66 <RCCEx_PLL2_Config+0x32>
      }
    }

    /* Configure PLL2 multiplication and division factors. */
    __HAL_RCC_PLL2_CONFIG(pll2->PLL2M,
 8007b84:	4b42      	ldr	r3, [pc, #264]	; (8007c90 <RCCEx_PLL2_Config+0x15c>)
 8007b86:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8007b88:	f423 327c 	bic.w	r2, r3, #258048	; 0x3f000
 8007b8c:	687b      	ldr	r3, [r7, #4]
 8007b8e:	681b      	ldr	r3, [r3, #0]
 8007b90:	031b      	lsls	r3, r3, #12
 8007b92:	493f      	ldr	r1, [pc, #252]	; (8007c90 <RCCEx_PLL2_Config+0x15c>)
 8007b94:	4313      	orrs	r3, r2
 8007b96:	628b      	str	r3, [r1, #40]	; 0x28
 8007b98:	687b      	ldr	r3, [r7, #4]
 8007b9a:	685b      	ldr	r3, [r3, #4]
 8007b9c:	3b01      	subs	r3, #1
 8007b9e:	f3c3 0208 	ubfx	r2, r3, #0, #9
 8007ba2:	687b      	ldr	r3, [r7, #4]
 8007ba4:	689b      	ldr	r3, [r3, #8]
 8007ba6:	3b01      	subs	r3, #1
 8007ba8:	025b      	lsls	r3, r3, #9
 8007baa:	b29b      	uxth	r3, r3
 8007bac:	431a      	orrs	r2, r3
 8007bae:	687b      	ldr	r3, [r7, #4]
 8007bb0:	68db      	ldr	r3, [r3, #12]
 8007bb2:	3b01      	subs	r3, #1
 8007bb4:	041b      	lsls	r3, r3, #16
 8007bb6:	f403 03fe 	and.w	r3, r3, #8323072	; 0x7f0000
 8007bba:	431a      	orrs	r2, r3
 8007bbc:	687b      	ldr	r3, [r7, #4]
 8007bbe:	691b      	ldr	r3, [r3, #16]
 8007bc0:	3b01      	subs	r3, #1
 8007bc2:	061b      	lsls	r3, r3, #24
 8007bc4:	f003 43fe 	and.w	r3, r3, #2130706432	; 0x7f000000
 8007bc8:	4931      	ldr	r1, [pc, #196]	; (8007c90 <RCCEx_PLL2_Config+0x15c>)
 8007bca:	4313      	orrs	r3, r2
 8007bcc:	638b      	str	r3, [r1, #56]	; 0x38
                          pll2->PLL2P,
                          pll2->PLL2Q,
                          pll2->PLL2R);

    /* Select PLL2 input reference frequency range: VCI */
    __HAL_RCC_PLL2_VCIRANGE(pll2->PLL2RGE) ;
 8007bce:	4b30      	ldr	r3, [pc, #192]	; (8007c90 <RCCEx_PLL2_Config+0x15c>)
 8007bd0:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8007bd2:	f023 02c0 	bic.w	r2, r3, #192	; 0xc0
 8007bd6:	687b      	ldr	r3, [r7, #4]
 8007bd8:	695b      	ldr	r3, [r3, #20]
 8007bda:	492d      	ldr	r1, [pc, #180]	; (8007c90 <RCCEx_PLL2_Config+0x15c>)
 8007bdc:	4313      	orrs	r3, r2
 8007bde:	62cb      	str	r3, [r1, #44]	; 0x2c

    /* Select PLL2 output frequency range : VCO */
    __HAL_RCC_PLL2_VCORANGE(pll2->PLL2VCOSEL) ;
 8007be0:	4b2b      	ldr	r3, [pc, #172]	; (8007c90 <RCCEx_PLL2_Config+0x15c>)
 8007be2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8007be4:	f023 0220 	bic.w	r2, r3, #32
 8007be8:	687b      	ldr	r3, [r7, #4]
 8007bea:	699b      	ldr	r3, [r3, #24]
 8007bec:	4928      	ldr	r1, [pc, #160]	; (8007c90 <RCCEx_PLL2_Config+0x15c>)
 8007bee:	4313      	orrs	r3, r2
 8007bf0:	62cb      	str	r3, [r1, #44]	; 0x2c

    /* Disable PLL2FRACN . */
    __HAL_RCC_PLL2FRACN_DISABLE();
 8007bf2:	4b27      	ldr	r3, [pc, #156]	; (8007c90 <RCCEx_PLL2_Config+0x15c>)
 8007bf4:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8007bf6:	4a26      	ldr	r2, [pc, #152]	; (8007c90 <RCCEx_PLL2_Config+0x15c>)
 8007bf8:	f023 0310 	bic.w	r3, r3, #16
 8007bfc:	62d3      	str	r3, [r2, #44]	; 0x2c

    /* Configures PLL2 clock Fractional Part Of The Multiplication Factor */
    __HAL_RCC_PLL2FRACN_CONFIG(pll2->PLL2FRACN);
 8007bfe:	4b24      	ldr	r3, [pc, #144]	; (8007c90 <RCCEx_PLL2_Config+0x15c>)
 8007c00:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8007c02:	4b24      	ldr	r3, [pc, #144]	; (8007c94 <RCCEx_PLL2_Config+0x160>)
 8007c04:	4013      	ands	r3, r2
 8007c06:	687a      	ldr	r2, [r7, #4]
 8007c08:	69d2      	ldr	r2, [r2, #28]
 8007c0a:	00d2      	lsls	r2, r2, #3
 8007c0c:	4920      	ldr	r1, [pc, #128]	; (8007c90 <RCCEx_PLL2_Config+0x15c>)
 8007c0e:	4313      	orrs	r3, r2
 8007c10:	63cb      	str	r3, [r1, #60]	; 0x3c

    /* Enable PLL2FRACN . */
    __HAL_RCC_PLL2FRACN_ENABLE();
 8007c12:	4b1f      	ldr	r3, [pc, #124]	; (8007c90 <RCCEx_PLL2_Config+0x15c>)
 8007c14:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8007c16:	4a1e      	ldr	r2, [pc, #120]	; (8007c90 <RCCEx_PLL2_Config+0x15c>)
 8007c18:	f043 0310 	orr.w	r3, r3, #16
 8007c1c:	62d3      	str	r3, [r2, #44]	; 0x2c

    /* Enable the PLL2 clock output */
    if(Divider == DIVIDER_P_UPDATE)
 8007c1e:	683b      	ldr	r3, [r7, #0]
 8007c20:	2b00      	cmp	r3, #0
 8007c22:	d106      	bne.n	8007c32 <RCCEx_PLL2_Config+0xfe>
    {
      __HAL_RCC_PLL2CLKOUT_ENABLE(RCC_PLL2_DIVP);
 8007c24:	4b1a      	ldr	r3, [pc, #104]	; (8007c90 <RCCEx_PLL2_Config+0x15c>)
 8007c26:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8007c28:	4a19      	ldr	r2, [pc, #100]	; (8007c90 <RCCEx_PLL2_Config+0x15c>)
 8007c2a:	f443 2300 	orr.w	r3, r3, #524288	; 0x80000
 8007c2e:	62d3      	str	r3, [r2, #44]	; 0x2c
 8007c30:	e00f      	b.n	8007c52 <RCCEx_PLL2_Config+0x11e>
    }
    else if(Divider == DIVIDER_Q_UPDATE)
 8007c32:	683b      	ldr	r3, [r7, #0]
 8007c34:	2b01      	cmp	r3, #1
 8007c36:	d106      	bne.n	8007c46 <RCCEx_PLL2_Config+0x112>
    {
      __HAL_RCC_PLL2CLKOUT_ENABLE(RCC_PLL2_DIVQ);
 8007c38:	4b15      	ldr	r3, [pc, #84]	; (8007c90 <RCCEx_PLL2_Config+0x15c>)
 8007c3a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8007c3c:	4a14      	ldr	r2, [pc, #80]	; (8007c90 <RCCEx_PLL2_Config+0x15c>)
 8007c3e:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8007c42:	62d3      	str	r3, [r2, #44]	; 0x2c
 8007c44:	e005      	b.n	8007c52 <RCCEx_PLL2_Config+0x11e>
    }
    else
    {
      __HAL_RCC_PLL2CLKOUT_ENABLE(RCC_PLL2_DIVR);
 8007c46:	4b12      	ldr	r3, [pc, #72]	; (8007c90 <RCCEx_PLL2_Config+0x15c>)
 8007c48:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8007c4a:	4a11      	ldr	r2, [pc, #68]	; (8007c90 <RCCEx_PLL2_Config+0x15c>)
 8007c4c:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 8007c50:	62d3      	str	r3, [r2, #44]	; 0x2c
    }

    /* Enable  PLL2. */
    __HAL_RCC_PLL2_ENABLE();
 8007c52:	4b0f      	ldr	r3, [pc, #60]	; (8007c90 <RCCEx_PLL2_Config+0x15c>)
 8007c54:	681b      	ldr	r3, [r3, #0]
 8007c56:	4a0e      	ldr	r2, [pc, #56]	; (8007c90 <RCCEx_PLL2_Config+0x15c>)
 8007c58:	f043 6380 	orr.w	r3, r3, #67108864	; 0x4000000
 8007c5c:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8007c5e:	f7fc fcc1 	bl	80045e4 <HAL_GetTick>
 8007c62:	60b8      	str	r0, [r7, #8]

    /* Wait till PLL2 is ready */
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) == 0U)
 8007c64:	e008      	b.n	8007c78 <RCCEx_PLL2_Config+0x144>
    {
      if( (HAL_GetTick() - tickstart ) > PLL2_TIMEOUT_VALUE)
 8007c66:	f7fc fcbd 	bl	80045e4 <HAL_GetTick>
 8007c6a:	4602      	mov	r2, r0
 8007c6c:	68bb      	ldr	r3, [r7, #8]
 8007c6e:	1ad3      	subs	r3, r2, r3
 8007c70:	2b02      	cmp	r3, #2
 8007c72:	d901      	bls.n	8007c78 <RCCEx_PLL2_Config+0x144>
      {
        return HAL_TIMEOUT;
 8007c74:	2303      	movs	r3, #3
 8007c76:	e006      	b.n	8007c86 <RCCEx_PLL2_Config+0x152>
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) == 0U)
 8007c78:	4b05      	ldr	r3, [pc, #20]	; (8007c90 <RCCEx_PLL2_Config+0x15c>)
 8007c7a:	681b      	ldr	r3, [r3, #0]
 8007c7c:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 8007c80:	2b00      	cmp	r3, #0
 8007c82:	d0f0      	beq.n	8007c66 <RCCEx_PLL2_Config+0x132>
    }

  }


  return status;
 8007c84:	7bfb      	ldrb	r3, [r7, #15]
}
 8007c86:	4618      	mov	r0, r3
 8007c88:	3710      	adds	r7, #16
 8007c8a:	46bd      	mov	sp, r7
 8007c8c:	bd80      	pop	{r7, pc}
 8007c8e:	bf00      	nop
 8007c90:	58024400 	.word	0x58024400
 8007c94:	ffff0007 	.word	0xffff0007

08007c98 <RCCEx_PLL3_Config>:
  * @note   PLL3 is temporary disabled to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLL3_Config(RCC_PLL3InitTypeDef *pll3, uint32_t Divider)
{
 8007c98:	b580      	push	{r7, lr}
 8007c9a:	b084      	sub	sp, #16
 8007c9c:	af00      	add	r7, sp, #0
 8007c9e:	6078      	str	r0, [r7, #4]
 8007ca0:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 8007ca2:	2300      	movs	r3, #0
 8007ca4:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLL3RGE_VALUE(pll3->PLL3RGE));
  assert_param(IS_RCC_PLL3VCO_VALUE(pll3->PLL3VCOSEL));
  assert_param(IS_RCC_PLLFRACN_VALUE(pll3->PLL3FRACN));

  /* Check that PLL3 OSC clock source is already set */
  if(__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_NONE)
 8007ca6:	4b53      	ldr	r3, [pc, #332]	; (8007df4 <RCCEx_PLL3_Config+0x15c>)
 8007ca8:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8007caa:	f003 0303 	and.w	r3, r3, #3
 8007cae:	2b03      	cmp	r3, #3
 8007cb0:	d101      	bne.n	8007cb6 <RCCEx_PLL3_Config+0x1e>
  {
    return HAL_ERROR;
 8007cb2:	2301      	movs	r3, #1
 8007cb4:	e099      	b.n	8007dea <RCCEx_PLL3_Config+0x152>


  else
  {
    /* Disable  PLL3. */
    __HAL_RCC_PLL3_DISABLE();
 8007cb6:	4b4f      	ldr	r3, [pc, #316]	; (8007df4 <RCCEx_PLL3_Config+0x15c>)
 8007cb8:	681b      	ldr	r3, [r3, #0]
 8007cba:	4a4e      	ldr	r2, [pc, #312]	; (8007df4 <RCCEx_PLL3_Config+0x15c>)
 8007cbc:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8007cc0:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8007cc2:	f7fc fc8f 	bl	80045e4 <HAL_GetTick>
 8007cc6:	60b8      	str	r0, [r7, #8]
    /* Wait till PLL3 is ready */
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) != 0U)
 8007cc8:	e008      	b.n	8007cdc <RCCEx_PLL3_Config+0x44>
    {
      if( (HAL_GetTick() - tickstart ) > PLL3_TIMEOUT_VALUE)
 8007cca:	f7fc fc8b 	bl	80045e4 <HAL_GetTick>
 8007cce:	4602      	mov	r2, r0
 8007cd0:	68bb      	ldr	r3, [r7, #8]
 8007cd2:	1ad3      	subs	r3, r2, r3
 8007cd4:	2b02      	cmp	r3, #2
 8007cd6:	d901      	bls.n	8007cdc <RCCEx_PLL3_Config+0x44>
      {
        return HAL_TIMEOUT;
 8007cd8:	2303      	movs	r3, #3
 8007cda:	e086      	b.n	8007dea <RCCEx_PLL3_Config+0x152>
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) != 0U)
 8007cdc:	4b45      	ldr	r3, [pc, #276]	; (8007df4 <RCCEx_PLL3_Config+0x15c>)
 8007cde:	681b      	ldr	r3, [r3, #0]
 8007ce0:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 8007ce4:	2b00      	cmp	r3, #0
 8007ce6:	d1f0      	bne.n	8007cca <RCCEx_PLL3_Config+0x32>
      }
    }

    /* Configure the PLL3  multiplication and division factors. */
    __HAL_RCC_PLL3_CONFIG(pll3->PLL3M,
 8007ce8:	4b42      	ldr	r3, [pc, #264]	; (8007df4 <RCCEx_PLL3_Config+0x15c>)
 8007cea:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8007cec:	f023 727c 	bic.w	r2, r3, #66060288	; 0x3f00000
 8007cf0:	687b      	ldr	r3, [r7, #4]
 8007cf2:	681b      	ldr	r3, [r3, #0]
 8007cf4:	051b      	lsls	r3, r3, #20
 8007cf6:	493f      	ldr	r1, [pc, #252]	; (8007df4 <RCCEx_PLL3_Config+0x15c>)
 8007cf8:	4313      	orrs	r3, r2
 8007cfa:	628b      	str	r3, [r1, #40]	; 0x28
 8007cfc:	687b      	ldr	r3, [r7, #4]
 8007cfe:	685b      	ldr	r3, [r3, #4]
 8007d00:	3b01      	subs	r3, #1
 8007d02:	f3c3 0208 	ubfx	r2, r3, #0, #9
 8007d06:	687b      	ldr	r3, [r7, #4]
 8007d08:	689b      	ldr	r3, [r3, #8]
 8007d0a:	3b01      	subs	r3, #1
 8007d0c:	025b      	lsls	r3, r3, #9
 8007d0e:	b29b      	uxth	r3, r3
 8007d10:	431a      	orrs	r2, r3
 8007d12:	687b      	ldr	r3, [r7, #4]
 8007d14:	68db      	ldr	r3, [r3, #12]
 8007d16:	3b01      	subs	r3, #1
 8007d18:	041b      	lsls	r3, r3, #16
 8007d1a:	f403 03fe 	and.w	r3, r3, #8323072	; 0x7f0000
 8007d1e:	431a      	orrs	r2, r3
 8007d20:	687b      	ldr	r3, [r7, #4]
 8007d22:	691b      	ldr	r3, [r3, #16]
 8007d24:	3b01      	subs	r3, #1
 8007d26:	061b      	lsls	r3, r3, #24
 8007d28:	f003 43fe 	and.w	r3, r3, #2130706432	; 0x7f000000
 8007d2c:	4931      	ldr	r1, [pc, #196]	; (8007df4 <RCCEx_PLL3_Config+0x15c>)
 8007d2e:	4313      	orrs	r3, r2
 8007d30:	640b      	str	r3, [r1, #64]	; 0x40
                          pll3->PLL3P,
                          pll3->PLL3Q,
                          pll3->PLL3R);

    /* Select PLL3 input reference frequency range: VCI */
    __HAL_RCC_PLL3_VCIRANGE(pll3->PLL3RGE) ;
 8007d32:	4b30      	ldr	r3, [pc, #192]	; (8007df4 <RCCEx_PLL3_Config+0x15c>)
 8007d34:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8007d36:	f423 6240 	bic.w	r2, r3, #3072	; 0xc00
 8007d3a:	687b      	ldr	r3, [r7, #4]
 8007d3c:	695b      	ldr	r3, [r3, #20]
 8007d3e:	492d      	ldr	r1, [pc, #180]	; (8007df4 <RCCEx_PLL3_Config+0x15c>)
 8007d40:	4313      	orrs	r3, r2
 8007d42:	62cb      	str	r3, [r1, #44]	; 0x2c

    /* Select PLL3 output frequency range : VCO */
    __HAL_RCC_PLL3_VCORANGE(pll3->PLL3VCOSEL) ;
 8007d44:	4b2b      	ldr	r3, [pc, #172]	; (8007df4 <RCCEx_PLL3_Config+0x15c>)
 8007d46:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8007d48:	f423 7200 	bic.w	r2, r3, #512	; 0x200
 8007d4c:	687b      	ldr	r3, [r7, #4]
 8007d4e:	699b      	ldr	r3, [r3, #24]
 8007d50:	4928      	ldr	r1, [pc, #160]	; (8007df4 <RCCEx_PLL3_Config+0x15c>)
 8007d52:	4313      	orrs	r3, r2
 8007d54:	62cb      	str	r3, [r1, #44]	; 0x2c

    /* Disable PLL3FRACN . */
    __HAL_RCC_PLL3FRACN_DISABLE();
 8007d56:	4b27      	ldr	r3, [pc, #156]	; (8007df4 <RCCEx_PLL3_Config+0x15c>)
 8007d58:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8007d5a:	4a26      	ldr	r2, [pc, #152]	; (8007df4 <RCCEx_PLL3_Config+0x15c>)
 8007d5c:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8007d60:	62d3      	str	r3, [r2, #44]	; 0x2c

    /* Configures PLL3 clock Fractional Part Of The Multiplication Factor */
    __HAL_RCC_PLL3FRACN_CONFIG(pll3->PLL3FRACN);
 8007d62:	4b24      	ldr	r3, [pc, #144]	; (8007df4 <RCCEx_PLL3_Config+0x15c>)
 8007d64:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8007d66:	4b24      	ldr	r3, [pc, #144]	; (8007df8 <RCCEx_PLL3_Config+0x160>)
 8007d68:	4013      	ands	r3, r2
 8007d6a:	687a      	ldr	r2, [r7, #4]
 8007d6c:	69d2      	ldr	r2, [r2, #28]
 8007d6e:	00d2      	lsls	r2, r2, #3
 8007d70:	4920      	ldr	r1, [pc, #128]	; (8007df4 <RCCEx_PLL3_Config+0x15c>)
 8007d72:	4313      	orrs	r3, r2
 8007d74:	644b      	str	r3, [r1, #68]	; 0x44

    /* Enable PLL3FRACN . */
    __HAL_RCC_PLL3FRACN_ENABLE();
 8007d76:	4b1f      	ldr	r3, [pc, #124]	; (8007df4 <RCCEx_PLL3_Config+0x15c>)
 8007d78:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8007d7a:	4a1e      	ldr	r2, [pc, #120]	; (8007df4 <RCCEx_PLL3_Config+0x15c>)
 8007d7c:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8007d80:	62d3      	str	r3, [r2, #44]	; 0x2c

    /* Enable the PLL3 clock output */
    if(Divider == DIVIDER_P_UPDATE)
 8007d82:	683b      	ldr	r3, [r7, #0]
 8007d84:	2b00      	cmp	r3, #0
 8007d86:	d106      	bne.n	8007d96 <RCCEx_PLL3_Config+0xfe>
    {
      __HAL_RCC_PLL3CLKOUT_ENABLE(RCC_PLL3_DIVP);
 8007d88:	4b1a      	ldr	r3, [pc, #104]	; (8007df4 <RCCEx_PLL3_Config+0x15c>)
 8007d8a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8007d8c:	4a19      	ldr	r2, [pc, #100]	; (8007df4 <RCCEx_PLL3_Config+0x15c>)
 8007d8e:	f443 0380 	orr.w	r3, r3, #4194304	; 0x400000
 8007d92:	62d3      	str	r3, [r2, #44]	; 0x2c
 8007d94:	e00f      	b.n	8007db6 <RCCEx_PLL3_Config+0x11e>
    }
    else if(Divider == DIVIDER_Q_UPDATE)
 8007d96:	683b      	ldr	r3, [r7, #0]
 8007d98:	2b01      	cmp	r3, #1
 8007d9a:	d106      	bne.n	8007daa <RCCEx_PLL3_Config+0x112>
    {
      __HAL_RCC_PLL3CLKOUT_ENABLE(RCC_PLL3_DIVQ);
 8007d9c:	4b15      	ldr	r3, [pc, #84]	; (8007df4 <RCCEx_PLL3_Config+0x15c>)
 8007d9e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8007da0:	4a14      	ldr	r2, [pc, #80]	; (8007df4 <RCCEx_PLL3_Config+0x15c>)
 8007da2:	f443 0300 	orr.w	r3, r3, #8388608	; 0x800000
 8007da6:	62d3      	str	r3, [r2, #44]	; 0x2c
 8007da8:	e005      	b.n	8007db6 <RCCEx_PLL3_Config+0x11e>
    }
    else
    {
      __HAL_RCC_PLL3CLKOUT_ENABLE(RCC_PLL3_DIVR);
 8007daa:	4b12      	ldr	r3, [pc, #72]	; (8007df4 <RCCEx_PLL3_Config+0x15c>)
 8007dac:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8007dae:	4a11      	ldr	r2, [pc, #68]	; (8007df4 <RCCEx_PLL3_Config+0x15c>)
 8007db0:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8007db4:	62d3      	str	r3, [r2, #44]	; 0x2c
    }

    /* Enable  PLL3. */
    __HAL_RCC_PLL3_ENABLE();
 8007db6:	4b0f      	ldr	r3, [pc, #60]	; (8007df4 <RCCEx_PLL3_Config+0x15c>)
 8007db8:	681b      	ldr	r3, [r3, #0]
 8007dba:	4a0e      	ldr	r2, [pc, #56]	; (8007df4 <RCCEx_PLL3_Config+0x15c>)
 8007dbc:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8007dc0:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8007dc2:	f7fc fc0f 	bl	80045e4 <HAL_GetTick>
 8007dc6:	60b8      	str	r0, [r7, #8]

    /* Wait till PLL3 is ready */
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) == 0U)
 8007dc8:	e008      	b.n	8007ddc <RCCEx_PLL3_Config+0x144>
    {
      if( (HAL_GetTick() - tickstart ) > PLL3_TIMEOUT_VALUE)
 8007dca:	f7fc fc0b 	bl	80045e4 <HAL_GetTick>
 8007dce:	4602      	mov	r2, r0
 8007dd0:	68bb      	ldr	r3, [r7, #8]
 8007dd2:	1ad3      	subs	r3, r2, r3
 8007dd4:	2b02      	cmp	r3, #2
 8007dd6:	d901      	bls.n	8007ddc <RCCEx_PLL3_Config+0x144>
      {
        return HAL_TIMEOUT;
 8007dd8:	2303      	movs	r3, #3
 8007dda:	e006      	b.n	8007dea <RCCEx_PLL3_Config+0x152>
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) == 0U)
 8007ddc:	4b05      	ldr	r3, [pc, #20]	; (8007df4 <RCCEx_PLL3_Config+0x15c>)
 8007dde:	681b      	ldr	r3, [r3, #0]
 8007de0:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 8007de4:	2b00      	cmp	r3, #0
 8007de6:	d0f0      	beq.n	8007dca <RCCEx_PLL3_Config+0x132>
    }

  }


  return status;
 8007de8:	7bfb      	ldrb	r3, [r7, #15]
}
 8007dea:	4618      	mov	r0, r3
 8007dec:	3710      	adds	r7, #16
 8007dee:	46bd      	mov	sp, r7
 8007df0:	bd80      	pop	{r7, pc}
 8007df2:	bf00      	nop
 8007df4:	58024400 	.word	0x58024400
 8007df8:	ffff0007 	.word	0xffff0007

08007dfc <HAL_SPI_Init>:
  * @param  hspi: pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 8007dfc:	b580      	push	{r7, lr}
 8007dfe:	b084      	sub	sp, #16
 8007e00:	af00      	add	r7, sp, #0
 8007e02:	6078      	str	r0, [r7, #4]
  uint32_t crc_length;
  uint32_t packet_length;

  /* Check the SPI handle allocation */
  if (hspi == NULL)
 8007e04:	687b      	ldr	r3, [r7, #4]
 8007e06:	2b00      	cmp	r3, #0
 8007e08:	d101      	bne.n	8007e0e <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 8007e0a:	2301      	movs	r3, #1
 8007e0c:	e0f1      	b.n	8007ff2 <HAL_SPI_Init+0x1f6>
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
    assert_param(IS_SPI_CRC_INITIALIZATION_PATTERN(hspi->Init.TxCRCInitializationPattern));
    assert_param(IS_SPI_CRC_INITIALIZATION_PATTERN(hspi->Init.RxCRCInitializationPattern));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8007e0e:	687b      	ldr	r3, [r7, #4]
 8007e10:	2200      	movs	r2, #0
 8007e12:	629a      	str	r2, [r3, #40]	; 0x28
#endif /* USE_SPI_CRC */

  /* Verify that the SPI instance supports Data Size higher than 16bits */
  if ((!IS_SPI_HIGHEND_INSTANCE(hspi->Instance)) && (hspi->Init.DataSize > SPI_DATASIZE_16BIT))
 8007e14:	687b      	ldr	r3, [r7, #4]
 8007e16:	681b      	ldr	r3, [r3, #0]
 8007e18:	4a78      	ldr	r2, [pc, #480]	; (8007ffc <HAL_SPI_Init+0x200>)
 8007e1a:	4293      	cmp	r3, r2
 8007e1c:	d00f      	beq.n	8007e3e <HAL_SPI_Init+0x42>
 8007e1e:	687b      	ldr	r3, [r7, #4]
 8007e20:	681b      	ldr	r3, [r3, #0]
 8007e22:	4a77      	ldr	r2, [pc, #476]	; (8008000 <HAL_SPI_Init+0x204>)
 8007e24:	4293      	cmp	r3, r2
 8007e26:	d00a      	beq.n	8007e3e <HAL_SPI_Init+0x42>
 8007e28:	687b      	ldr	r3, [r7, #4]
 8007e2a:	681b      	ldr	r3, [r3, #0]
 8007e2c:	4a75      	ldr	r2, [pc, #468]	; (8008004 <HAL_SPI_Init+0x208>)
 8007e2e:	4293      	cmp	r3, r2
 8007e30:	d005      	beq.n	8007e3e <HAL_SPI_Init+0x42>
 8007e32:	687b      	ldr	r3, [r7, #4]
 8007e34:	68db      	ldr	r3, [r3, #12]
 8007e36:	2b0f      	cmp	r3, #15
 8007e38:	d901      	bls.n	8007e3e <HAL_SPI_Init+0x42>
  {
    return HAL_ERROR;
 8007e3a:	2301      	movs	r3, #1
 8007e3c:	e0d9      	b.n	8007ff2 <HAL_SPI_Init+0x1f6>
  }

  /* Verify that the SPI instance supports requested data packing */
  packet_length = SPI_GetPacketSize(hspi);
 8007e3e:	6878      	ldr	r0, [r7, #4]
 8007e40:	f000 ff66 	bl	8008d10 <SPI_GetPacketSize>
 8007e44:	60f8      	str	r0, [r7, #12]
  if (((!IS_SPI_HIGHEND_INSTANCE(hspi->Instance)) && (packet_length > SPI_LOWEND_FIFO_SIZE)) ||
 8007e46:	687b      	ldr	r3, [r7, #4]
 8007e48:	681b      	ldr	r3, [r3, #0]
 8007e4a:	4a6c      	ldr	r2, [pc, #432]	; (8007ffc <HAL_SPI_Init+0x200>)
 8007e4c:	4293      	cmp	r3, r2
 8007e4e:	d00c      	beq.n	8007e6a <HAL_SPI_Init+0x6e>
 8007e50:	687b      	ldr	r3, [r7, #4]
 8007e52:	681b      	ldr	r3, [r3, #0]
 8007e54:	4a6a      	ldr	r2, [pc, #424]	; (8008000 <HAL_SPI_Init+0x204>)
 8007e56:	4293      	cmp	r3, r2
 8007e58:	d007      	beq.n	8007e6a <HAL_SPI_Init+0x6e>
 8007e5a:	687b      	ldr	r3, [r7, #4]
 8007e5c:	681b      	ldr	r3, [r3, #0]
 8007e5e:	4a69      	ldr	r2, [pc, #420]	; (8008004 <HAL_SPI_Init+0x208>)
 8007e60:	4293      	cmp	r3, r2
 8007e62:	d002      	beq.n	8007e6a <HAL_SPI_Init+0x6e>
 8007e64:	68fb      	ldr	r3, [r7, #12]
 8007e66:	2b08      	cmp	r3, #8
 8007e68:	d811      	bhi.n	8007e8e <HAL_SPI_Init+0x92>
      ((IS_SPI_HIGHEND_INSTANCE(hspi->Instance)) && (packet_length > SPI_HIGHEND_FIFO_SIZE)))
 8007e6a:	687b      	ldr	r3, [r7, #4]
 8007e6c:	681b      	ldr	r3, [r3, #0]
  if (((!IS_SPI_HIGHEND_INSTANCE(hspi->Instance)) && (packet_length > SPI_LOWEND_FIFO_SIZE)) ||
 8007e6e:	4a63      	ldr	r2, [pc, #396]	; (8007ffc <HAL_SPI_Init+0x200>)
 8007e70:	4293      	cmp	r3, r2
 8007e72:	d009      	beq.n	8007e88 <HAL_SPI_Init+0x8c>
      ((IS_SPI_HIGHEND_INSTANCE(hspi->Instance)) && (packet_length > SPI_HIGHEND_FIFO_SIZE)))
 8007e74:	687b      	ldr	r3, [r7, #4]
 8007e76:	681b      	ldr	r3, [r3, #0]
 8007e78:	4a61      	ldr	r2, [pc, #388]	; (8008000 <HAL_SPI_Init+0x204>)
 8007e7a:	4293      	cmp	r3, r2
 8007e7c:	d004      	beq.n	8007e88 <HAL_SPI_Init+0x8c>
 8007e7e:	687b      	ldr	r3, [r7, #4]
 8007e80:	681b      	ldr	r3, [r3, #0]
 8007e82:	4a60      	ldr	r2, [pc, #384]	; (8008004 <HAL_SPI_Init+0x208>)
 8007e84:	4293      	cmp	r3, r2
 8007e86:	d104      	bne.n	8007e92 <HAL_SPI_Init+0x96>
 8007e88:	68fb      	ldr	r3, [r7, #12]
 8007e8a:	2b10      	cmp	r3, #16
 8007e8c:	d901      	bls.n	8007e92 <HAL_SPI_Init+0x96>
  {
    return HAL_ERROR;
 8007e8e:	2301      	movs	r3, #1
 8007e90:	e0af      	b.n	8007ff2 <HAL_SPI_Init+0x1f6>
  {
    crc_length = hspi->Init.DataSize << SPI_CFG1_CRCSIZE_Pos;
  }
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 8007e92:	687b      	ldr	r3, [r7, #4]
 8007e94:	f893 3081 	ldrb.w	r3, [r3, #129]	; 0x81
 8007e98:	b2db      	uxtb	r3, r3
 8007e9a:	2b00      	cmp	r3, #0
 8007e9c:	d106      	bne.n	8007eac <HAL_SPI_Init+0xb0>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 8007e9e:	687b      	ldr	r3, [r7, #4]
 8007ea0:	2200      	movs	r2, #0
 8007ea2:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 8007ea6:	6878      	ldr	r0, [r7, #4]
 8007ea8:	f7fb fb62 	bl	8003570 <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 8007eac:	687b      	ldr	r3, [r7, #4]
 8007eae:	2202      	movs	r2, #2
 8007eb0:	f883 2081 	strb.w	r2, [r3, #129]	; 0x81

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 8007eb4:	687b      	ldr	r3, [r7, #4]
 8007eb6:	681b      	ldr	r3, [r3, #0]
 8007eb8:	681a      	ldr	r2, [r3, #0]
 8007eba:	687b      	ldr	r3, [r7, #4]
 8007ebc:	681b      	ldr	r3, [r3, #0]
 8007ebe:	f022 0201 	bic.w	r2, r2, #1
 8007ec2:	601a      	str	r2, [r3, #0]

#if (USE_SPI_CRC == 0)
  /* Keep the default value of CRCSIZE in case of CRC is not used */
  crc_length = hspi->Instance->CFG1 & SPI_CFG1_CRCSIZE;
 8007ec4:	687b      	ldr	r3, [r7, #4]
 8007ec6:	681b      	ldr	r3, [r3, #0]
 8007ec8:	689b      	ldr	r3, [r3, #8]
 8007eca:	f403 13f8 	and.w	r3, r3, #2031616	; 0x1f0000
 8007ece:	60bb      	str	r3, [r7, #8]
  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Clock polarity and phase, NSS management,
  Communication speed, First bit, CRC calculation state, CRC Length */

  /* SPIx NSS Software Management Configuration */
  if ((hspi->Init.NSS == SPI_NSS_SOFT) && (((hspi->Init.Mode == SPI_MODE_MASTER) &&  \
 8007ed0:	687b      	ldr	r3, [r7, #4]
 8007ed2:	699b      	ldr	r3, [r3, #24]
 8007ed4:	f1b3 6f80 	cmp.w	r3, #67108864	; 0x4000000
 8007ed8:	d119      	bne.n	8007f0e <HAL_SPI_Init+0x112>
 8007eda:	687b      	ldr	r3, [r7, #4]
 8007edc:	685b      	ldr	r3, [r3, #4]
 8007ede:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8007ee2:	d103      	bne.n	8007eec <HAL_SPI_Init+0xf0>
                                            (hspi->Init.NSSPolarity == SPI_NSS_POLARITY_LOW)) || \
 8007ee4:	687b      	ldr	r3, [r7, #4]
 8007ee6:	6b9b      	ldr	r3, [r3, #56]	; 0x38
  if ((hspi->Init.NSS == SPI_NSS_SOFT) && (((hspi->Init.Mode == SPI_MODE_MASTER) &&  \
 8007ee8:	2b00      	cmp	r3, #0
 8007eea:	d008      	beq.n	8007efe <HAL_SPI_Init+0x102>
                                           ((hspi->Init.Mode == SPI_MODE_SLAVE) && \
 8007eec:	687b      	ldr	r3, [r7, #4]
 8007eee:	685b      	ldr	r3, [r3, #4]
                                            (hspi->Init.NSSPolarity == SPI_NSS_POLARITY_LOW)) || \
 8007ef0:	2b00      	cmp	r3, #0
 8007ef2:	d10c      	bne.n	8007f0e <HAL_SPI_Init+0x112>
                                            (hspi->Init.NSSPolarity == SPI_NSS_POLARITY_HIGH))))
 8007ef4:	687b      	ldr	r3, [r7, #4]
 8007ef6:	6b9b      	ldr	r3, [r3, #56]	; 0x38
                                           ((hspi->Init.Mode == SPI_MODE_SLAVE) && \
 8007ef8:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 8007efc:	d107      	bne.n	8007f0e <HAL_SPI_Init+0x112>
  {
    SET_BIT(hspi->Instance->CR1, SPI_CR1_SSI);
 8007efe:	687b      	ldr	r3, [r7, #4]
 8007f00:	681b      	ldr	r3, [r3, #0]
 8007f02:	681a      	ldr	r2, [r3, #0]
 8007f04:	687b      	ldr	r3, [r7, #4]
 8007f06:	681b      	ldr	r3, [r3, #0]
 8007f08:	f442 5280 	orr.w	r2, r2, #4096	; 0x1000
 8007f0c:	601a      	str	r2, [r3, #0]
  }

  /* SPIx CFG1 Configuration */
  WRITE_REG(hspi->Instance->CFG1, (hspi->Init.BaudRatePrescaler | hspi->Init.CRCCalculation | crc_length |
 8007f0e:	687b      	ldr	r3, [r7, #4]
 8007f10:	69da      	ldr	r2, [r3, #28]
 8007f12:	687b      	ldr	r3, [r7, #4]
 8007f14:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8007f16:	431a      	orrs	r2, r3
 8007f18:	68bb      	ldr	r3, [r7, #8]
 8007f1a:	431a      	orrs	r2, r3
 8007f1c:	687b      	ldr	r3, [r7, #4]
 8007f1e:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8007f20:	ea42 0103 	orr.w	r1, r2, r3
 8007f24:	687b      	ldr	r3, [r7, #4]
 8007f26:	68da      	ldr	r2, [r3, #12]
 8007f28:	687b      	ldr	r3, [r7, #4]
 8007f2a:	681b      	ldr	r3, [r3, #0]
 8007f2c:	430a      	orrs	r2, r1
 8007f2e:	609a      	str	r2, [r3, #8]
                                   hspi->Init.FifoThreshold     | hspi->Init.DataSize));

  /* SPIx CFG2 Configuration */
  WRITE_REG(hspi->Instance->CFG2, (hspi->Init.NSSPMode                | hspi->Init.TIMode    |
 8007f30:	687b      	ldr	r3, [r7, #4]
 8007f32:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8007f34:	687b      	ldr	r3, [r7, #4]
 8007f36:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007f38:	431a      	orrs	r2, r3
 8007f3a:	687b      	ldr	r3, [r7, #4]
 8007f3c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8007f3e:	431a      	orrs	r2, r3
 8007f40:	687b      	ldr	r3, [r7, #4]
 8007f42:	699b      	ldr	r3, [r3, #24]
 8007f44:	431a      	orrs	r2, r3
 8007f46:	687b      	ldr	r3, [r7, #4]
 8007f48:	691b      	ldr	r3, [r3, #16]
 8007f4a:	431a      	orrs	r2, r3
 8007f4c:	687b      	ldr	r3, [r7, #4]
 8007f4e:	695b      	ldr	r3, [r3, #20]
 8007f50:	431a      	orrs	r2, r3
 8007f52:	687b      	ldr	r3, [r7, #4]
 8007f54:	6a1b      	ldr	r3, [r3, #32]
 8007f56:	431a      	orrs	r2, r3
 8007f58:	687b      	ldr	r3, [r7, #4]
 8007f5a:	685b      	ldr	r3, [r3, #4]
 8007f5c:	431a      	orrs	r2, r3
 8007f5e:	687b      	ldr	r3, [r7, #4]
 8007f60:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8007f62:	431a      	orrs	r2, r3
 8007f64:	687b      	ldr	r3, [r7, #4]
 8007f66:	689b      	ldr	r3, [r3, #8]
 8007f68:	431a      	orrs	r2, r3
 8007f6a:	687b      	ldr	r3, [r7, #4]
 8007f6c:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8007f6e:	ea42 0103 	orr.w	r1, r2, r3
 8007f72:	687b      	ldr	r3, [r7, #4]
 8007f74:	6d9a      	ldr	r2, [r3, #88]	; 0x58
 8007f76:	687b      	ldr	r3, [r7, #4]
 8007f78:	681b      	ldr	r3, [r3, #0]
 8007f7a:	430a      	orrs	r2, r1
 8007f7c:	60da      	str	r2, [r3, #12]
    WRITE_REG(hspi->Instance->CRCPOLY, hspi->Init.CRCPolynomial);
  }
#endif /* USE_SPI_CRC */

  /* Insure that Underrun configuration is managed only by Salve */
  if (hspi->Init.Mode == SPI_MODE_SLAVE)
 8007f7e:	687b      	ldr	r3, [r7, #4]
 8007f80:	685b      	ldr	r3, [r3, #4]
 8007f82:	2b00      	cmp	r3, #0
 8007f84:	d113      	bne.n	8007fae <HAL_SPI_Init+0x1b2>
    /* Set Default Underrun configuration */
#if (USE_SPI_CRC != 0UL)
    if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_DISABLE)
#endif /* USE_SPI_CRC */
    {
      MODIFY_REG(hspi->Instance->CFG1, SPI_CFG1_UDRDET, SPI_CFG1_UDRDET_0);
 8007f86:	687b      	ldr	r3, [r7, #4]
 8007f88:	681b      	ldr	r3, [r3, #0]
 8007f8a:	689b      	ldr	r3, [r3, #8]
 8007f8c:	f423 52c0 	bic.w	r2, r3, #6144	; 0x1800
 8007f90:	687b      	ldr	r3, [r7, #4]
 8007f92:	681b      	ldr	r3, [r3, #0]
 8007f94:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8007f98:	609a      	str	r2, [r3, #8]
    }
    MODIFY_REG(hspi->Instance->CFG1, SPI_CFG1_UDRCFG, SPI_CFG1_UDRCFG_1);
 8007f9a:	687b      	ldr	r3, [r7, #4]
 8007f9c:	681b      	ldr	r3, [r3, #0]
 8007f9e:	689b      	ldr	r3, [r3, #8]
 8007fa0:	f423 62c0 	bic.w	r2, r3, #1536	; 0x600
 8007fa4:	687b      	ldr	r3, [r7, #4]
 8007fa6:	681b      	ldr	r3, [r3, #0]
 8007fa8:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 8007fac:	609a      	str	r2, [r3, #8]
  }

#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 8007fae:	687b      	ldr	r3, [r7, #4]
 8007fb0:	681b      	ldr	r3, [r3, #0]
 8007fb2:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 8007fb4:	687b      	ldr	r3, [r7, #4]
 8007fb6:	681b      	ldr	r3, [r3, #0]
 8007fb8:	f022 0201 	bic.w	r2, r2, #1
 8007fbc:	651a      	str	r2, [r3, #80]	; 0x50
#endif /* SPI_I2SCFGR_I2SMOD */

  /* Insure that AFCNTR is managed only by Master */
  if ((hspi->Init.Mode & SPI_MODE_MASTER) == SPI_MODE_MASTER)
 8007fbe:	687b      	ldr	r3, [r7, #4]
 8007fc0:	685b      	ldr	r3, [r3, #4]
 8007fc2:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8007fc6:	2b00      	cmp	r3, #0
 8007fc8:	d00a      	beq.n	8007fe0 <HAL_SPI_Init+0x1e4>
  {
    /* Alternate function GPIOs control */
    MODIFY_REG(hspi->Instance->CFG2, SPI_CFG2_AFCNTR, (hspi->Init.MasterKeepIOState));
 8007fca:	687b      	ldr	r3, [r7, #4]
 8007fcc:	681b      	ldr	r3, [r3, #0]
 8007fce:	68db      	ldr	r3, [r3, #12]
 8007fd0:	f023 4100 	bic.w	r1, r3, #2147483648	; 0x80000000
 8007fd4:	687b      	ldr	r3, [r7, #4]
 8007fd6:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 8007fd8:	687b      	ldr	r3, [r7, #4]
 8007fda:	681b      	ldr	r3, [r3, #0]
 8007fdc:	430a      	orrs	r2, r1
 8007fde:	60da      	str	r2, [r3, #12]
  }

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 8007fe0:	687b      	ldr	r3, [r7, #4]
 8007fe2:	2200      	movs	r2, #0
 8007fe4:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
  hspi->State     = HAL_SPI_STATE_READY;
 8007fe8:	687b      	ldr	r3, [r7, #4]
 8007fea:	2201      	movs	r2, #1
 8007fec:	f883 2081 	strb.w	r2, [r3, #129]	; 0x81

  return HAL_OK;
 8007ff0:	2300      	movs	r3, #0
}
 8007ff2:	4618      	mov	r0, r3
 8007ff4:	3710      	adds	r7, #16
 8007ff6:	46bd      	mov	sp, r7
 8007ff8:	bd80      	pop	{r7, pc}
 8007ffa:	bf00      	nop
 8007ffc:	40013000 	.word	0x40013000
 8008000:	40003800 	.word	0x40003800
 8008004:	40003c00 	.word	0x40003c00

08008008 <HAL_SPI_Transmit>:
  * @param  Size   : amount of data to be sent
  * @param  Timeout: Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Transmit(SPI_HandleTypeDef *hspi, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8008008:	b580      	push	{r7, lr}
 800800a:	b08a      	sub	sp, #40	; 0x28
 800800c:	af02      	add	r7, sp, #8
 800800e:	60f8      	str	r0, [r7, #12]
 8008010:	60b9      	str	r1, [r7, #8]
 8008012:	603b      	str	r3, [r7, #0]
 8008014:	4613      	mov	r3, r2
 8008016:	80fb      	strh	r3, [r7, #6]
#if defined (__GNUC__)
  __IO uint16_t *ptxdr_16bits = (__IO uint16_t *)(&(hspi->Instance->TXDR));
 8008018:	68fb      	ldr	r3, [r7, #12]
 800801a:	681b      	ldr	r3, [r3, #0]
 800801c:	3320      	adds	r3, #32
 800801e:	61fb      	str	r3, [r7, #28]
#endif /* __GNUC__ */

  uint32_t tickstart;
  HAL_StatusTypeDef errorcode = HAL_OK;
 8008020:	2300      	movs	r3, #0
 8008022:	76fb      	strb	r3, [r7, #27]

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES_OR_1LINE_2LINES_TXONLY(hspi->Init.Direction));

  /* Lock the process */
  __HAL_LOCK(hspi);
 8008024:	68fb      	ldr	r3, [r7, #12]
 8008026:	f893 3080 	ldrb.w	r3, [r3, #128]	; 0x80
 800802a:	2b01      	cmp	r3, #1
 800802c:	d101      	bne.n	8008032 <HAL_SPI_Transmit+0x2a>
 800802e:	2302      	movs	r3, #2
 8008030:	e1d7      	b.n	80083e2 <HAL_SPI_Transmit+0x3da>
 8008032:	68fb      	ldr	r3, [r7, #12]
 8008034:	2201      	movs	r2, #1
 8008036:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 800803a:	f7fc fad3 	bl	80045e4 <HAL_GetTick>
 800803e:	6178      	str	r0, [r7, #20]

  if (hspi->State != HAL_SPI_STATE_READY)
 8008040:	68fb      	ldr	r3, [r7, #12]
 8008042:	f893 3081 	ldrb.w	r3, [r3, #129]	; 0x81
 8008046:	b2db      	uxtb	r3, r3
 8008048:	2b01      	cmp	r3, #1
 800804a:	d007      	beq.n	800805c <HAL_SPI_Transmit+0x54>
  {
    errorcode = HAL_BUSY;
 800804c:	2302      	movs	r3, #2
 800804e:	76fb      	strb	r3, [r7, #27]
    __HAL_UNLOCK(hspi);
 8008050:	68fb      	ldr	r3, [r7, #12]
 8008052:	2200      	movs	r2, #0
 8008054:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80
    return errorcode;
 8008058:	7efb      	ldrb	r3, [r7, #27]
 800805a:	e1c2      	b.n	80083e2 <HAL_SPI_Transmit+0x3da>
  }

  if ((pData == NULL) || (Size == 0UL))
 800805c:	68bb      	ldr	r3, [r7, #8]
 800805e:	2b00      	cmp	r3, #0
 8008060:	d002      	beq.n	8008068 <HAL_SPI_Transmit+0x60>
 8008062:	88fb      	ldrh	r3, [r7, #6]
 8008064:	2b00      	cmp	r3, #0
 8008066:	d107      	bne.n	8008078 <HAL_SPI_Transmit+0x70>
  {
    errorcode = HAL_ERROR;
 8008068:	2301      	movs	r3, #1
 800806a:	76fb      	strb	r3, [r7, #27]
    __HAL_UNLOCK(hspi);
 800806c:	68fb      	ldr	r3, [r7, #12]
 800806e:	2200      	movs	r2, #0
 8008070:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80
    return errorcode;
 8008074:	7efb      	ldrb	r3, [r7, #27]
 8008076:	e1b4      	b.n	80083e2 <HAL_SPI_Transmit+0x3da>
  }

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_TX;
 8008078:	68fb      	ldr	r3, [r7, #12]
 800807a:	2203      	movs	r2, #3
 800807c:	f883 2081 	strb.w	r2, [r3, #129]	; 0x81
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8008080:	68fb      	ldr	r3, [r7, #12]
 8008082:	2200      	movs	r2, #0
 8008084:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
  hspi->pTxBuffPtr  = (uint8_t *)pData;
 8008088:	68fb      	ldr	r3, [r7, #12]
 800808a:	68ba      	ldr	r2, [r7, #8]
 800808c:	65da      	str	r2, [r3, #92]	; 0x5c
  hspi->TxXferSize  = Size;
 800808e:	68fb      	ldr	r3, [r7, #12]
 8008090:	88fa      	ldrh	r2, [r7, #6]
 8008092:	f8a3 2060 	strh.w	r2, [r3, #96]	; 0x60
  hspi->TxXferCount = Size;
 8008096:	68fb      	ldr	r3, [r7, #12]
 8008098:	88fa      	ldrh	r2, [r7, #6]
 800809a:	f8a3 2062 	strh.w	r2, [r3, #98]	; 0x62

  /*Init field not used in handle to zero */
  hspi->pRxBuffPtr  = NULL;
 800809e:	68fb      	ldr	r3, [r7, #12]
 80080a0:	2200      	movs	r2, #0
 80080a2:	665a      	str	r2, [r3, #100]	; 0x64
  hspi->RxXferSize  = (uint16_t) 0UL;
 80080a4:	68fb      	ldr	r3, [r7, #12]
 80080a6:	2200      	movs	r2, #0
 80080a8:	f8a3 2068 	strh.w	r2, [r3, #104]	; 0x68
  hspi->RxXferCount = (uint16_t) 0UL;
 80080ac:	68fb      	ldr	r3, [r7, #12]
 80080ae:	2200      	movs	r2, #0
 80080b0:	f8a3 206a 	strh.w	r2, [r3, #106]	; 0x6a
  hspi->TxISR       = NULL;
 80080b4:	68fb      	ldr	r3, [r7, #12]
 80080b6:	2200      	movs	r2, #0
 80080b8:	675a      	str	r2, [r3, #116]	; 0x74
  hspi->RxISR       = NULL;
 80080ba:	68fb      	ldr	r3, [r7, #12]
 80080bc:	2200      	movs	r2, #0
 80080be:	671a      	str	r2, [r3, #112]	; 0x70

  /* Configure communication direction : 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 80080c0:	68fb      	ldr	r3, [r7, #12]
 80080c2:	689b      	ldr	r3, [r3, #8]
 80080c4:	f5b3 2fc0 	cmp.w	r3, #393216	; 0x60000
 80080c8:	d107      	bne.n	80080da <HAL_SPI_Transmit+0xd2>
  {
    SPI_1LINE_TX(hspi);
 80080ca:	68fb      	ldr	r3, [r7, #12]
 80080cc:	681b      	ldr	r3, [r3, #0]
 80080ce:	681a      	ldr	r2, [r3, #0]
 80080d0:	68fb      	ldr	r3, [r7, #12]
 80080d2:	681b      	ldr	r3, [r3, #0]
 80080d4:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 80080d8:	601a      	str	r2, [r3, #0]
  }

  /* Set the number of data at current transfer */
  MODIFY_REG(hspi->Instance->CR2, SPI_CR2_TSIZE, Size);
 80080da:	68fb      	ldr	r3, [r7, #12]
 80080dc:	681b      	ldr	r3, [r3, #0]
 80080de:	685a      	ldr	r2, [r3, #4]
 80080e0:	4b96      	ldr	r3, [pc, #600]	; (800833c <HAL_SPI_Transmit+0x334>)
 80080e2:	4013      	ands	r3, r2
 80080e4:	88f9      	ldrh	r1, [r7, #6]
 80080e6:	68fa      	ldr	r2, [r7, #12]
 80080e8:	6812      	ldr	r2, [r2, #0]
 80080ea:	430b      	orrs	r3, r1
 80080ec:	6053      	str	r3, [r2, #4]

  /* Enable SPI peripheral */
  __HAL_SPI_ENABLE(hspi);
 80080ee:	68fb      	ldr	r3, [r7, #12]
 80080f0:	681b      	ldr	r3, [r3, #0]
 80080f2:	681a      	ldr	r2, [r3, #0]
 80080f4:	68fb      	ldr	r3, [r7, #12]
 80080f6:	681b      	ldr	r3, [r3, #0]
 80080f8:	f042 0201 	orr.w	r2, r2, #1
 80080fc:	601a      	str	r2, [r3, #0]

  if (hspi->Init.Mode == SPI_MODE_MASTER)
 80080fe:	68fb      	ldr	r3, [r7, #12]
 8008100:	685b      	ldr	r3, [r3, #4]
 8008102:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8008106:	d107      	bne.n	8008118 <HAL_SPI_Transmit+0x110>
  {
    /* Master transfer start */
    SET_BIT(hspi->Instance->CR1, SPI_CR1_CSTART);
 8008108:	68fb      	ldr	r3, [r7, #12]
 800810a:	681b      	ldr	r3, [r3, #0]
 800810c:	681a      	ldr	r2, [r3, #0]
 800810e:	68fb      	ldr	r3, [r7, #12]
 8008110:	681b      	ldr	r3, [r3, #0]
 8008112:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8008116:	601a      	str	r2, [r3, #0]
  }

  /* Transmit data in 32 Bit mode */
  if (hspi->Init.DataSize > SPI_DATASIZE_16BIT)
 8008118:	68fb      	ldr	r3, [r7, #12]
 800811a:	68db      	ldr	r3, [r3, #12]
 800811c:	2b0f      	cmp	r3, #15
 800811e:	d947      	bls.n	80081b0 <HAL_SPI_Transmit+0x1a8>
  {
    /* Transmit data in 32 Bit mode */
    while (hspi->TxXferCount > 0UL)
 8008120:	e03f      	b.n	80081a2 <HAL_SPI_Transmit+0x19a>
    {
      /* Wait until TXP flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXP))
 8008122:	68fb      	ldr	r3, [r7, #12]
 8008124:	681b      	ldr	r3, [r3, #0]
 8008126:	695b      	ldr	r3, [r3, #20]
 8008128:	f003 0302 	and.w	r3, r3, #2
 800812c:	2b02      	cmp	r3, #2
 800812e:	d114      	bne.n	800815a <HAL_SPI_Transmit+0x152>
      {
        *((__IO uint32_t *)&hspi->Instance->TXDR) = *((uint32_t *)hspi->pTxBuffPtr);
 8008130:	68fb      	ldr	r3, [r7, #12]
 8008132:	6dda      	ldr	r2, [r3, #92]	; 0x5c
 8008134:	68fb      	ldr	r3, [r7, #12]
 8008136:	681b      	ldr	r3, [r3, #0]
 8008138:	6812      	ldr	r2, [r2, #0]
 800813a:	621a      	str	r2, [r3, #32]
        hspi->pTxBuffPtr += sizeof(uint32_t);
 800813c:	68fb      	ldr	r3, [r7, #12]
 800813e:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8008140:	1d1a      	adds	r2, r3, #4
 8008142:	68fb      	ldr	r3, [r7, #12]
 8008144:	65da      	str	r2, [r3, #92]	; 0x5c
        hspi->TxXferCount--;
 8008146:	68fb      	ldr	r3, [r7, #12]
 8008148:	f8b3 3062 	ldrh.w	r3, [r3, #98]	; 0x62
 800814c:	b29b      	uxth	r3, r3
 800814e:	3b01      	subs	r3, #1
 8008150:	b29a      	uxth	r2, r3
 8008152:	68fb      	ldr	r3, [r7, #12]
 8008154:	f8a3 2062 	strh.w	r2, [r3, #98]	; 0x62
 8008158:	e023      	b.n	80081a2 <HAL_SPI_Transmit+0x19a>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 800815a:	f7fc fa43 	bl	80045e4 <HAL_GetTick>
 800815e:	4602      	mov	r2, r0
 8008160:	697b      	ldr	r3, [r7, #20]
 8008162:	1ad3      	subs	r3, r2, r3
 8008164:	683a      	ldr	r2, [r7, #0]
 8008166:	429a      	cmp	r2, r3
 8008168:	d803      	bhi.n	8008172 <HAL_SPI_Transmit+0x16a>
 800816a:	683b      	ldr	r3, [r7, #0]
 800816c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8008170:	d102      	bne.n	8008178 <HAL_SPI_Transmit+0x170>
 8008172:	683b      	ldr	r3, [r7, #0]
 8008174:	2b00      	cmp	r3, #0
 8008176:	d114      	bne.n	80081a2 <HAL_SPI_Transmit+0x19a>
        {
          /* Call standard close procedure with error check */
          SPI_CloseTransfer(hspi);
 8008178:	68f8      	ldr	r0, [r7, #12]
 800817a:	f000 fcfb 	bl	8008b74 <SPI_CloseTransfer>

          /* Unlock the process */
          __HAL_UNLOCK(hspi);
 800817e:	68fb      	ldr	r3, [r7, #12]
 8008180:	2200      	movs	r2, #0
 8008182:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

          SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_TIMEOUT);
 8008186:	68fb      	ldr	r3, [r7, #12]
 8008188:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 800818c:	f443 7280 	orr.w	r2, r3, #256	; 0x100
 8008190:	68fb      	ldr	r3, [r7, #12]
 8008192:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
          hspi->State = HAL_SPI_STATE_READY;
 8008196:	68fb      	ldr	r3, [r7, #12]
 8008198:	2201      	movs	r2, #1
 800819a:	f883 2081 	strb.w	r2, [r3, #129]	; 0x81
          return HAL_TIMEOUT;
 800819e:	2303      	movs	r3, #3
 80081a0:	e11f      	b.n	80083e2 <HAL_SPI_Transmit+0x3da>
    while (hspi->TxXferCount > 0UL)
 80081a2:	68fb      	ldr	r3, [r7, #12]
 80081a4:	f8b3 3062 	ldrh.w	r3, [r3, #98]	; 0x62
 80081a8:	b29b      	uxth	r3, r3
 80081aa:	2b00      	cmp	r3, #0
 80081ac:	d1b9      	bne.n	8008122 <HAL_SPI_Transmit+0x11a>
 80081ae:	e0f2      	b.n	8008396 <HAL_SPI_Transmit+0x38e>
        }
      }
    }
  }
  /* Transmit data in 16 Bit mode */
  else if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 80081b0:	68fb      	ldr	r3, [r7, #12]
 80081b2:	68db      	ldr	r3, [r3, #12]
 80081b4:	2b07      	cmp	r3, #7
 80081b6:	f240 80e7 	bls.w	8008388 <HAL_SPI_Transmit+0x380>
  {
    /* Transmit data in 16 Bit mode */
    while (hspi->TxXferCount > 0UL)
 80081ba:	e05d      	b.n	8008278 <HAL_SPI_Transmit+0x270>
    {
      /* Wait until TXP flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXP))
 80081bc:	68fb      	ldr	r3, [r7, #12]
 80081be:	681b      	ldr	r3, [r3, #0]
 80081c0:	695b      	ldr	r3, [r3, #20]
 80081c2:	f003 0302 	and.w	r3, r3, #2
 80081c6:	2b02      	cmp	r3, #2
 80081c8:	d132      	bne.n	8008230 <HAL_SPI_Transmit+0x228>
      {
        if ((hspi->TxXferCount > 1UL) && (hspi->Init.FifoThreshold > SPI_FIFO_THRESHOLD_01DATA))
 80081ca:	68fb      	ldr	r3, [r7, #12]
 80081cc:	f8b3 3062 	ldrh.w	r3, [r3, #98]	; 0x62
 80081d0:	b29b      	uxth	r3, r3
 80081d2:	2b01      	cmp	r3, #1
 80081d4:	d918      	bls.n	8008208 <HAL_SPI_Transmit+0x200>
 80081d6:	68fb      	ldr	r3, [r7, #12]
 80081d8:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80081da:	2b00      	cmp	r3, #0
 80081dc:	d014      	beq.n	8008208 <HAL_SPI_Transmit+0x200>
        {
          *((__IO uint32_t *)&hspi->Instance->TXDR) = *((uint32_t *)hspi->pTxBuffPtr);
 80081de:	68fb      	ldr	r3, [r7, #12]
 80081e0:	6dda      	ldr	r2, [r3, #92]	; 0x5c
 80081e2:	68fb      	ldr	r3, [r7, #12]
 80081e4:	681b      	ldr	r3, [r3, #0]
 80081e6:	6812      	ldr	r2, [r2, #0]
 80081e8:	621a      	str	r2, [r3, #32]
          hspi->pTxBuffPtr += sizeof(uint32_t);
 80081ea:	68fb      	ldr	r3, [r7, #12]
 80081ec:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80081ee:	1d1a      	adds	r2, r3, #4
 80081f0:	68fb      	ldr	r3, [r7, #12]
 80081f2:	65da      	str	r2, [r3, #92]	; 0x5c
          hspi->TxXferCount -= (uint16_t)2UL;
 80081f4:	68fb      	ldr	r3, [r7, #12]
 80081f6:	f8b3 3062 	ldrh.w	r3, [r3, #98]	; 0x62
 80081fa:	b29b      	uxth	r3, r3
 80081fc:	3b02      	subs	r3, #2
 80081fe:	b29a      	uxth	r2, r3
 8008200:	68fb      	ldr	r3, [r7, #12]
 8008202:	f8a3 2062 	strh.w	r2, [r3, #98]	; 0x62
 8008206:	e037      	b.n	8008278 <HAL_SPI_Transmit+0x270>
        }
        else
        {
#if defined (__GNUC__)
          *ptxdr_16bits = *((uint16_t *)hspi->pTxBuffPtr);
 8008208:	68fb      	ldr	r3, [r7, #12]
 800820a:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800820c:	881a      	ldrh	r2, [r3, #0]
 800820e:	69fb      	ldr	r3, [r7, #28]
 8008210:	801a      	strh	r2, [r3, #0]
#else
          *((__IO uint16_t *)&hspi->Instance->TXDR) = *((uint16_t *)hspi->pTxBuffPtr);
#endif /* __GNUC__ */
          hspi->pTxBuffPtr += sizeof(uint16_t);
 8008212:	68fb      	ldr	r3, [r7, #12]
 8008214:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8008216:	1c9a      	adds	r2, r3, #2
 8008218:	68fb      	ldr	r3, [r7, #12]
 800821a:	65da      	str	r2, [r3, #92]	; 0x5c
          hspi->TxXferCount--;
 800821c:	68fb      	ldr	r3, [r7, #12]
 800821e:	f8b3 3062 	ldrh.w	r3, [r3, #98]	; 0x62
 8008222:	b29b      	uxth	r3, r3
 8008224:	3b01      	subs	r3, #1
 8008226:	b29a      	uxth	r2, r3
 8008228:	68fb      	ldr	r3, [r7, #12]
 800822a:	f8a3 2062 	strh.w	r2, [r3, #98]	; 0x62
 800822e:	e023      	b.n	8008278 <HAL_SPI_Transmit+0x270>
        }
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8008230:	f7fc f9d8 	bl	80045e4 <HAL_GetTick>
 8008234:	4602      	mov	r2, r0
 8008236:	697b      	ldr	r3, [r7, #20]
 8008238:	1ad3      	subs	r3, r2, r3
 800823a:	683a      	ldr	r2, [r7, #0]
 800823c:	429a      	cmp	r2, r3
 800823e:	d803      	bhi.n	8008248 <HAL_SPI_Transmit+0x240>
 8008240:	683b      	ldr	r3, [r7, #0]
 8008242:	f1b3 3fff 	cmp.w	r3, #4294967295
 8008246:	d102      	bne.n	800824e <HAL_SPI_Transmit+0x246>
 8008248:	683b      	ldr	r3, [r7, #0]
 800824a:	2b00      	cmp	r3, #0
 800824c:	d114      	bne.n	8008278 <HAL_SPI_Transmit+0x270>
        {
          /* Call standard close procedure with error check */
          SPI_CloseTransfer(hspi);
 800824e:	68f8      	ldr	r0, [r7, #12]
 8008250:	f000 fc90 	bl	8008b74 <SPI_CloseTransfer>

          /* Unlock the process */
          __HAL_UNLOCK(hspi);
 8008254:	68fb      	ldr	r3, [r7, #12]
 8008256:	2200      	movs	r2, #0
 8008258:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

          SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_TIMEOUT);
 800825c:	68fb      	ldr	r3, [r7, #12]
 800825e:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8008262:	f443 7280 	orr.w	r2, r3, #256	; 0x100
 8008266:	68fb      	ldr	r3, [r7, #12]
 8008268:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
          hspi->State = HAL_SPI_STATE_READY;
 800826c:	68fb      	ldr	r3, [r7, #12]
 800826e:	2201      	movs	r2, #1
 8008270:	f883 2081 	strb.w	r2, [r3, #129]	; 0x81
          return HAL_TIMEOUT;
 8008274:	2303      	movs	r3, #3
 8008276:	e0b4      	b.n	80083e2 <HAL_SPI_Transmit+0x3da>
    while (hspi->TxXferCount > 0UL)
 8008278:	68fb      	ldr	r3, [r7, #12]
 800827a:	f8b3 3062 	ldrh.w	r3, [r3, #98]	; 0x62
 800827e:	b29b      	uxth	r3, r3
 8008280:	2b00      	cmp	r3, #0
 8008282:	d19b      	bne.n	80081bc <HAL_SPI_Transmit+0x1b4>
 8008284:	e087      	b.n	8008396 <HAL_SPI_Transmit+0x38e>
  else
  {
    while (hspi->TxXferCount > 0UL)
    {
      /* Wait until TXP flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXP))
 8008286:	68fb      	ldr	r3, [r7, #12]
 8008288:	681b      	ldr	r3, [r3, #0]
 800828a:	695b      	ldr	r3, [r3, #20]
 800828c:	f003 0302 	and.w	r3, r3, #2
 8008290:	2b02      	cmp	r3, #2
 8008292:	d155      	bne.n	8008340 <HAL_SPI_Transmit+0x338>
      {
        if ((hspi->TxXferCount > 3UL) && (hspi->Init.FifoThreshold > SPI_FIFO_THRESHOLD_03DATA))
 8008294:	68fb      	ldr	r3, [r7, #12]
 8008296:	f8b3 3062 	ldrh.w	r3, [r3, #98]	; 0x62
 800829a:	b29b      	uxth	r3, r3
 800829c:	2b03      	cmp	r3, #3
 800829e:	d918      	bls.n	80082d2 <HAL_SPI_Transmit+0x2ca>
 80082a0:	68fb      	ldr	r3, [r7, #12]
 80082a2:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80082a4:	2b40      	cmp	r3, #64	; 0x40
 80082a6:	d914      	bls.n	80082d2 <HAL_SPI_Transmit+0x2ca>
        {
          *((__IO uint32_t *)&hspi->Instance->TXDR) = *((uint32_t *)hspi->pTxBuffPtr);
 80082a8:	68fb      	ldr	r3, [r7, #12]
 80082aa:	6dda      	ldr	r2, [r3, #92]	; 0x5c
 80082ac:	68fb      	ldr	r3, [r7, #12]
 80082ae:	681b      	ldr	r3, [r3, #0]
 80082b0:	6812      	ldr	r2, [r2, #0]
 80082b2:	621a      	str	r2, [r3, #32]
          hspi->pTxBuffPtr += sizeof(uint32_t);
 80082b4:	68fb      	ldr	r3, [r7, #12]
 80082b6:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80082b8:	1d1a      	adds	r2, r3, #4
 80082ba:	68fb      	ldr	r3, [r7, #12]
 80082bc:	65da      	str	r2, [r3, #92]	; 0x5c
          hspi->TxXferCount -= (uint16_t)4UL;
 80082be:	68fb      	ldr	r3, [r7, #12]
 80082c0:	f8b3 3062 	ldrh.w	r3, [r3, #98]	; 0x62
 80082c4:	b29b      	uxth	r3, r3
 80082c6:	3b04      	subs	r3, #4
 80082c8:	b29a      	uxth	r2, r3
 80082ca:	68fb      	ldr	r3, [r7, #12]
 80082cc:	f8a3 2062 	strh.w	r2, [r3, #98]	; 0x62
 80082d0:	e05a      	b.n	8008388 <HAL_SPI_Transmit+0x380>
        }
        else if ((hspi->TxXferCount > 1UL) && (hspi->Init.FifoThreshold > SPI_FIFO_THRESHOLD_01DATA))
 80082d2:	68fb      	ldr	r3, [r7, #12]
 80082d4:	f8b3 3062 	ldrh.w	r3, [r3, #98]	; 0x62
 80082d8:	b29b      	uxth	r3, r3
 80082da:	2b01      	cmp	r3, #1
 80082dc:	d917      	bls.n	800830e <HAL_SPI_Transmit+0x306>
 80082de:	68fb      	ldr	r3, [r7, #12]
 80082e0:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80082e2:	2b00      	cmp	r3, #0
 80082e4:	d013      	beq.n	800830e <HAL_SPI_Transmit+0x306>
        {
#if defined (__GNUC__)
          *ptxdr_16bits = *((uint16_t *)hspi->pTxBuffPtr);
 80082e6:	68fb      	ldr	r3, [r7, #12]
 80082e8:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80082ea:	881a      	ldrh	r2, [r3, #0]
 80082ec:	69fb      	ldr	r3, [r7, #28]
 80082ee:	801a      	strh	r2, [r3, #0]
#else
          *((__IO uint16_t *)&hspi->Instance->TXDR) = *((uint16_t *)hspi->pTxBuffPtr);
#endif /* __GNUC__ */
          hspi->pTxBuffPtr += sizeof(uint16_t);
 80082f0:	68fb      	ldr	r3, [r7, #12]
 80082f2:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80082f4:	1c9a      	adds	r2, r3, #2
 80082f6:	68fb      	ldr	r3, [r7, #12]
 80082f8:	65da      	str	r2, [r3, #92]	; 0x5c
          hspi->TxXferCount -= (uint16_t)2UL;
 80082fa:	68fb      	ldr	r3, [r7, #12]
 80082fc:	f8b3 3062 	ldrh.w	r3, [r3, #98]	; 0x62
 8008300:	b29b      	uxth	r3, r3
 8008302:	3b02      	subs	r3, #2
 8008304:	b29a      	uxth	r2, r3
 8008306:	68fb      	ldr	r3, [r7, #12]
 8008308:	f8a3 2062 	strh.w	r2, [r3, #98]	; 0x62
 800830c:	e03c      	b.n	8008388 <HAL_SPI_Transmit+0x380>
        }
        else
        {
          *((__IO uint8_t *)&hspi->Instance->TXDR) = *((uint8_t *)hspi->pTxBuffPtr);
 800830e:	68fb      	ldr	r3, [r7, #12]
 8008310:	6dda      	ldr	r2, [r3, #92]	; 0x5c
 8008312:	68fb      	ldr	r3, [r7, #12]
 8008314:	681b      	ldr	r3, [r3, #0]
 8008316:	3320      	adds	r3, #32
 8008318:	7812      	ldrb	r2, [r2, #0]
 800831a:	701a      	strb	r2, [r3, #0]
          hspi->pTxBuffPtr += sizeof(uint8_t);
 800831c:	68fb      	ldr	r3, [r7, #12]
 800831e:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8008320:	1c5a      	adds	r2, r3, #1
 8008322:	68fb      	ldr	r3, [r7, #12]
 8008324:	65da      	str	r2, [r3, #92]	; 0x5c
          hspi->TxXferCount--;
 8008326:	68fb      	ldr	r3, [r7, #12]
 8008328:	f8b3 3062 	ldrh.w	r3, [r3, #98]	; 0x62
 800832c:	b29b      	uxth	r3, r3
 800832e:	3b01      	subs	r3, #1
 8008330:	b29a      	uxth	r2, r3
 8008332:	68fb      	ldr	r3, [r7, #12]
 8008334:	f8a3 2062 	strh.w	r2, [r3, #98]	; 0x62
 8008338:	e026      	b.n	8008388 <HAL_SPI_Transmit+0x380>
 800833a:	bf00      	nop
 800833c:	ffff0000 	.word	0xffff0000
        }
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8008340:	f7fc f950 	bl	80045e4 <HAL_GetTick>
 8008344:	4602      	mov	r2, r0
 8008346:	697b      	ldr	r3, [r7, #20]
 8008348:	1ad3      	subs	r3, r2, r3
 800834a:	683a      	ldr	r2, [r7, #0]
 800834c:	429a      	cmp	r2, r3
 800834e:	d803      	bhi.n	8008358 <HAL_SPI_Transmit+0x350>
 8008350:	683b      	ldr	r3, [r7, #0]
 8008352:	f1b3 3fff 	cmp.w	r3, #4294967295
 8008356:	d102      	bne.n	800835e <HAL_SPI_Transmit+0x356>
 8008358:	683b      	ldr	r3, [r7, #0]
 800835a:	2b00      	cmp	r3, #0
 800835c:	d114      	bne.n	8008388 <HAL_SPI_Transmit+0x380>
        {
          /* Call standard close procedure with error check */
          SPI_CloseTransfer(hspi);
 800835e:	68f8      	ldr	r0, [r7, #12]
 8008360:	f000 fc08 	bl	8008b74 <SPI_CloseTransfer>

          /* Unlock the process */
          __HAL_UNLOCK(hspi);
 8008364:	68fb      	ldr	r3, [r7, #12]
 8008366:	2200      	movs	r2, #0
 8008368:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

          SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_TIMEOUT);
 800836c:	68fb      	ldr	r3, [r7, #12]
 800836e:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8008372:	f443 7280 	orr.w	r2, r3, #256	; 0x100
 8008376:	68fb      	ldr	r3, [r7, #12]
 8008378:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
          hspi->State = HAL_SPI_STATE_READY;
 800837c:	68fb      	ldr	r3, [r7, #12]
 800837e:	2201      	movs	r2, #1
 8008380:	f883 2081 	strb.w	r2, [r3, #129]	; 0x81
          return HAL_TIMEOUT;
 8008384:	2303      	movs	r3, #3
 8008386:	e02c      	b.n	80083e2 <HAL_SPI_Transmit+0x3da>
    while (hspi->TxXferCount > 0UL)
 8008388:	68fb      	ldr	r3, [r7, #12]
 800838a:	f8b3 3062 	ldrh.w	r3, [r3, #98]	; 0x62
 800838e:	b29b      	uxth	r3, r3
 8008390:	2b00      	cmp	r3, #0
 8008392:	f47f af78 	bne.w	8008286 <HAL_SPI_Transmit+0x27e>
      }
    }
  }

  /* Wait for Tx (and CRC) data to be sent */
  if (SPI_WaitOnFlagUntilTimeout(hspi, SPI_FLAG_EOT, RESET, tickstart, Timeout) != HAL_OK)
 8008396:	683b      	ldr	r3, [r7, #0]
 8008398:	9300      	str	r3, [sp, #0]
 800839a:	697b      	ldr	r3, [r7, #20]
 800839c:	2200      	movs	r2, #0
 800839e:	2108      	movs	r1, #8
 80083a0:	68f8      	ldr	r0, [r7, #12]
 80083a2:	f000 fc87 	bl	8008cb4 <SPI_WaitOnFlagUntilTimeout>
 80083a6:	4603      	mov	r3, r0
 80083a8:	2b00      	cmp	r3, #0
 80083aa:	d007      	beq.n	80083bc <HAL_SPI_Transmit+0x3b4>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 80083ac:	68fb      	ldr	r3, [r7, #12]
 80083ae:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 80083b2:	f043 0220 	orr.w	r2, r3, #32
 80083b6:	68fb      	ldr	r3, [r7, #12]
 80083b8:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
  }

  /* Call standard close procedure with error check */
  SPI_CloseTransfer(hspi);
 80083bc:	68f8      	ldr	r0, [r7, #12]
 80083be:	f000 fbd9 	bl	8008b74 <SPI_CloseTransfer>

  /* Unlock the process */
  __HAL_UNLOCK(hspi);
 80083c2:	68fb      	ldr	r3, [r7, #12]
 80083c4:	2200      	movs	r2, #0
 80083c6:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

  hspi->State = HAL_SPI_STATE_READY;
 80083ca:	68fb      	ldr	r3, [r7, #12]
 80083cc:	2201      	movs	r2, #1
 80083ce:	f883 2081 	strb.w	r2, [r3, #129]	; 0x81

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 80083d2:	68fb      	ldr	r3, [r7, #12]
 80083d4:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 80083d8:	2b00      	cmp	r3, #0
 80083da:	d001      	beq.n	80083e0 <HAL_SPI_Transmit+0x3d8>
  {
    return HAL_ERROR;
 80083dc:	2301      	movs	r3, #1
 80083de:	e000      	b.n	80083e2 <HAL_SPI_Transmit+0x3da>
  }
  return errorcode;
 80083e0:	7efb      	ldrb	r3, [r7, #27]
}
 80083e2:	4618      	mov	r0, r3
 80083e4:	3720      	adds	r7, #32
 80083e6:	46bd      	mov	sp, r7
 80083e8:	bd80      	pop	{r7, pc}
 80083ea:	bf00      	nop

080083ec <HAL_SPI_Receive>:
  * @param  Size   : amount of data to be received
  * @param  Timeout: Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Receive(SPI_HandleTypeDef *hspi, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 80083ec:	b580      	push	{r7, lr}
 80083ee:	b08a      	sub	sp, #40	; 0x28
 80083f0:	af02      	add	r7, sp, #8
 80083f2:	60f8      	str	r0, [r7, #12]
 80083f4:	60b9      	str	r1, [r7, #8]
 80083f6:	603b      	str	r3, [r7, #0]
 80083f8:	4613      	mov	r3, r2
 80083fa:	80fb      	strh	r3, [r7, #6]
  uint32_t tickstart;
  HAL_StatusTypeDef errorcode = HAL_OK;
 80083fc:	2300      	movs	r3, #0
 80083fe:	77fb      	strb	r3, [r7, #31]
#if defined (__GNUC__)
  __IO uint16_t *prxdr_16bits = (__IO uint16_t *)(&(hspi->Instance->RXDR));
 8008400:	68fb      	ldr	r3, [r7, #12]
 8008402:	681b      	ldr	r3, [r3, #0]
 8008404:	3330      	adds	r3, #48	; 0x30
 8008406:	61bb      	str	r3, [r7, #24]
#endif /* __GNUC__ */

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES_OR_1LINE_2LINES_RXONLY(hspi->Init.Direction));

  if ((hspi->Init.Mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES))
 8008408:	68fb      	ldr	r3, [r7, #12]
 800840a:	685b      	ldr	r3, [r3, #4]
 800840c:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8008410:	d112      	bne.n	8008438 <HAL_SPI_Receive+0x4c>
 8008412:	68fb      	ldr	r3, [r7, #12]
 8008414:	689b      	ldr	r3, [r3, #8]
 8008416:	2b00      	cmp	r3, #0
 8008418:	d10e      	bne.n	8008438 <HAL_SPI_Receive+0x4c>
  {
    hspi->State = HAL_SPI_STATE_BUSY_RX;
 800841a:	68fb      	ldr	r3, [r7, #12]
 800841c:	2204      	movs	r2, #4
 800841e:	f883 2081 	strb.w	r2, [r3, #129]	; 0x81
    /* Call transmit-receive function to send Dummy data on Tx line and generate clock on CLK line */
    return HAL_SPI_TransmitReceive(hspi, pData, pData, Size, Timeout);
 8008422:	88fa      	ldrh	r2, [r7, #6]
 8008424:	683b      	ldr	r3, [r7, #0]
 8008426:	9300      	str	r3, [sp, #0]
 8008428:	4613      	mov	r3, r2
 800842a:	68ba      	ldr	r2, [r7, #8]
 800842c:	68b9      	ldr	r1, [r7, #8]
 800842e:	68f8      	ldr	r0, [r7, #12]
 8008430:	f000 f978 	bl	8008724 <HAL_SPI_TransmitReceive>
 8008434:	4603      	mov	r3, r0
 8008436:	e16f      	b.n	8008718 <HAL_SPI_Receive+0x32c>
  }

  /* Lock the process */
  __HAL_LOCK(hspi);
 8008438:	68fb      	ldr	r3, [r7, #12]
 800843a:	f893 3080 	ldrb.w	r3, [r3, #128]	; 0x80
 800843e:	2b01      	cmp	r3, #1
 8008440:	d101      	bne.n	8008446 <HAL_SPI_Receive+0x5a>
 8008442:	2302      	movs	r3, #2
 8008444:	e168      	b.n	8008718 <HAL_SPI_Receive+0x32c>
 8008446:	68fb      	ldr	r3, [r7, #12]
 8008448:	2201      	movs	r2, #1
 800844a:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 800844e:	f7fc f8c9 	bl	80045e4 <HAL_GetTick>
 8008452:	6178      	str	r0, [r7, #20]

  if (hspi->State != HAL_SPI_STATE_READY)
 8008454:	68fb      	ldr	r3, [r7, #12]
 8008456:	f893 3081 	ldrb.w	r3, [r3, #129]	; 0x81
 800845a:	b2db      	uxtb	r3, r3
 800845c:	2b01      	cmp	r3, #1
 800845e:	d007      	beq.n	8008470 <HAL_SPI_Receive+0x84>
  {
    errorcode = HAL_BUSY;
 8008460:	2302      	movs	r3, #2
 8008462:	77fb      	strb	r3, [r7, #31]
    __HAL_UNLOCK(hspi);
 8008464:	68fb      	ldr	r3, [r7, #12]
 8008466:	2200      	movs	r2, #0
 8008468:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80
    return errorcode;
 800846c:	7ffb      	ldrb	r3, [r7, #31]
 800846e:	e153      	b.n	8008718 <HAL_SPI_Receive+0x32c>
  }

  if ((pData == NULL) || (Size == 0UL))
 8008470:	68bb      	ldr	r3, [r7, #8]
 8008472:	2b00      	cmp	r3, #0
 8008474:	d002      	beq.n	800847c <HAL_SPI_Receive+0x90>
 8008476:	88fb      	ldrh	r3, [r7, #6]
 8008478:	2b00      	cmp	r3, #0
 800847a:	d107      	bne.n	800848c <HAL_SPI_Receive+0xa0>
  {
    errorcode = HAL_ERROR;
 800847c:	2301      	movs	r3, #1
 800847e:	77fb      	strb	r3, [r7, #31]
    __HAL_UNLOCK(hspi);
 8008480:	68fb      	ldr	r3, [r7, #12]
 8008482:	2200      	movs	r2, #0
 8008484:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80
    return errorcode;
 8008488:	7ffb      	ldrb	r3, [r7, #31]
 800848a:	e145      	b.n	8008718 <HAL_SPI_Receive+0x32c>
  }

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_RX;
 800848c:	68fb      	ldr	r3, [r7, #12]
 800848e:	2204      	movs	r2, #4
 8008490:	f883 2081 	strb.w	r2, [r3, #129]	; 0x81
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8008494:	68fb      	ldr	r3, [r7, #12]
 8008496:	2200      	movs	r2, #0
 8008498:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
  hspi->pRxBuffPtr  = (uint8_t *)pData;
 800849c:	68fb      	ldr	r3, [r7, #12]
 800849e:	68ba      	ldr	r2, [r7, #8]
 80084a0:	665a      	str	r2, [r3, #100]	; 0x64
  hspi->RxXferSize  = Size;
 80084a2:	68fb      	ldr	r3, [r7, #12]
 80084a4:	88fa      	ldrh	r2, [r7, #6]
 80084a6:	f8a3 2068 	strh.w	r2, [r3, #104]	; 0x68
  hspi->RxXferCount = Size;
 80084aa:	68fb      	ldr	r3, [r7, #12]
 80084ac:	88fa      	ldrh	r2, [r7, #6]
 80084ae:	f8a3 206a 	strh.w	r2, [r3, #106]	; 0x6a

  /*Init field not used in handle to zero */
  hspi->pTxBuffPtr  = NULL;
 80084b2:	68fb      	ldr	r3, [r7, #12]
 80084b4:	2200      	movs	r2, #0
 80084b6:	65da      	str	r2, [r3, #92]	; 0x5c
  hspi->TxXferSize  = (uint16_t) 0UL;
 80084b8:	68fb      	ldr	r3, [r7, #12]
 80084ba:	2200      	movs	r2, #0
 80084bc:	f8a3 2060 	strh.w	r2, [r3, #96]	; 0x60
  hspi->TxXferCount = (uint16_t) 0UL;
 80084c0:	68fb      	ldr	r3, [r7, #12]
 80084c2:	2200      	movs	r2, #0
 80084c4:	f8a3 2062 	strh.w	r2, [r3, #98]	; 0x62
  hspi->RxISR       = NULL;
 80084c8:	68fb      	ldr	r3, [r7, #12]
 80084ca:	2200      	movs	r2, #0
 80084cc:	671a      	str	r2, [r3, #112]	; 0x70
  hspi->TxISR       = NULL;
 80084ce:	68fb      	ldr	r3, [r7, #12]
 80084d0:	2200      	movs	r2, #0
 80084d2:	675a      	str	r2, [r3, #116]	; 0x74

  /* Configure communication direction: 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 80084d4:	68fb      	ldr	r3, [r7, #12]
 80084d6:	689b      	ldr	r3, [r3, #8]
 80084d8:	f5b3 2fc0 	cmp.w	r3, #393216	; 0x60000
 80084dc:	d107      	bne.n	80084ee <HAL_SPI_Receive+0x102>
  {
    SPI_1LINE_RX(hspi);
 80084de:	68fb      	ldr	r3, [r7, #12]
 80084e0:	681b      	ldr	r3, [r3, #0]
 80084e2:	681a      	ldr	r2, [r3, #0]
 80084e4:	68fb      	ldr	r3, [r7, #12]
 80084e6:	681b      	ldr	r3, [r3, #0]
 80084e8:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 80084ec:	601a      	str	r2, [r3, #0]
  }

  /* Set the number of data at current transfer */
  MODIFY_REG(hspi->Instance->CR2, SPI_CR2_TSIZE, Size);
 80084ee:	68fb      	ldr	r3, [r7, #12]
 80084f0:	681b      	ldr	r3, [r3, #0]
 80084f2:	685a      	ldr	r2, [r3, #4]
 80084f4:	4b8a      	ldr	r3, [pc, #552]	; (8008720 <HAL_SPI_Receive+0x334>)
 80084f6:	4013      	ands	r3, r2
 80084f8:	88f9      	ldrh	r1, [r7, #6]
 80084fa:	68fa      	ldr	r2, [r7, #12]
 80084fc:	6812      	ldr	r2, [r2, #0]
 80084fe:	430b      	orrs	r3, r1
 8008500:	6053      	str	r3, [r2, #4]

  /* Enable SPI peripheral */
  __HAL_SPI_ENABLE(hspi);
 8008502:	68fb      	ldr	r3, [r7, #12]
 8008504:	681b      	ldr	r3, [r3, #0]
 8008506:	681a      	ldr	r2, [r3, #0]
 8008508:	68fb      	ldr	r3, [r7, #12]
 800850a:	681b      	ldr	r3, [r3, #0]
 800850c:	f042 0201 	orr.w	r2, r2, #1
 8008510:	601a      	str	r2, [r3, #0]

  if (hspi->Init.Mode == SPI_MODE_MASTER)
 8008512:	68fb      	ldr	r3, [r7, #12]
 8008514:	685b      	ldr	r3, [r3, #4]
 8008516:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 800851a:	d107      	bne.n	800852c <HAL_SPI_Receive+0x140>
  {
    /* Master transfer start */
    SET_BIT(hspi->Instance->CR1, SPI_CR1_CSTART);
 800851c:	68fb      	ldr	r3, [r7, #12]
 800851e:	681b      	ldr	r3, [r3, #0]
 8008520:	681a      	ldr	r2, [r3, #0]
 8008522:	68fb      	ldr	r3, [r7, #12]
 8008524:	681b      	ldr	r3, [r3, #0]
 8008526:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 800852a:	601a      	str	r2, [r3, #0]
  }

  /* Receive data in 32 Bit mode */
  if (hspi->Init.DataSize > SPI_DATASIZE_16BIT)
 800852c:	68fb      	ldr	r3, [r7, #12]
 800852e:	68db      	ldr	r3, [r3, #12]
 8008530:	2b0f      	cmp	r3, #15
 8008532:	d948      	bls.n	80085c6 <HAL_SPI_Receive+0x1da>
  {
    /* Transfer loop */
    while (hspi->RxXferCount > 0UL)
 8008534:	e040      	b.n	80085b8 <HAL_SPI_Receive+0x1cc>
    {
      /* Check the RXWNE/EOT flag */
      if ((hspi->Instance->SR & (SPI_FLAG_RXWNE | SPI_FLAG_EOT)) != 0UL)
 8008536:	68fb      	ldr	r3, [r7, #12]
 8008538:	681b      	ldr	r3, [r3, #0]
 800853a:	695a      	ldr	r2, [r3, #20]
 800853c:	f248 0308 	movw	r3, #32776	; 0x8008
 8008540:	4013      	ands	r3, r2
 8008542:	2b00      	cmp	r3, #0
 8008544:	d014      	beq.n	8008570 <HAL_SPI_Receive+0x184>
      {
        *((uint32_t *)hspi->pRxBuffPtr) = *((__IO uint32_t *)&hspi->Instance->RXDR);
 8008546:	68fb      	ldr	r3, [r7, #12]
 8008548:	681a      	ldr	r2, [r3, #0]
 800854a:	68fb      	ldr	r3, [r7, #12]
 800854c:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 800854e:	6b12      	ldr	r2, [r2, #48]	; 0x30
 8008550:	601a      	str	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint32_t);
 8008552:	68fb      	ldr	r3, [r7, #12]
 8008554:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8008556:	1d1a      	adds	r2, r3, #4
 8008558:	68fb      	ldr	r3, [r7, #12]
 800855a:	665a      	str	r2, [r3, #100]	; 0x64
        hspi->RxXferCount--;
 800855c:	68fb      	ldr	r3, [r7, #12]
 800855e:	f8b3 306a 	ldrh.w	r3, [r3, #106]	; 0x6a
 8008562:	b29b      	uxth	r3, r3
 8008564:	3b01      	subs	r3, #1
 8008566:	b29a      	uxth	r2, r3
 8008568:	68fb      	ldr	r3, [r7, #12]
 800856a:	f8a3 206a 	strh.w	r2, [r3, #106]	; 0x6a
 800856e:	e023      	b.n	80085b8 <HAL_SPI_Receive+0x1cc>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8008570:	f7fc f838 	bl	80045e4 <HAL_GetTick>
 8008574:	4602      	mov	r2, r0
 8008576:	697b      	ldr	r3, [r7, #20]
 8008578:	1ad3      	subs	r3, r2, r3
 800857a:	683a      	ldr	r2, [r7, #0]
 800857c:	429a      	cmp	r2, r3
 800857e:	d803      	bhi.n	8008588 <HAL_SPI_Receive+0x19c>
 8008580:	683b      	ldr	r3, [r7, #0]
 8008582:	f1b3 3fff 	cmp.w	r3, #4294967295
 8008586:	d102      	bne.n	800858e <HAL_SPI_Receive+0x1a2>
 8008588:	683b      	ldr	r3, [r7, #0]
 800858a:	2b00      	cmp	r3, #0
 800858c:	d114      	bne.n	80085b8 <HAL_SPI_Receive+0x1cc>
        {
          /* Call standard close procedure with error check */
          SPI_CloseTransfer(hspi);
 800858e:	68f8      	ldr	r0, [r7, #12]
 8008590:	f000 faf0 	bl	8008b74 <SPI_CloseTransfer>

          /* Unlock the process */
          __HAL_UNLOCK(hspi);
 8008594:	68fb      	ldr	r3, [r7, #12]
 8008596:	2200      	movs	r2, #0
 8008598:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

          SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_TIMEOUT);
 800859c:	68fb      	ldr	r3, [r7, #12]
 800859e:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 80085a2:	f443 7280 	orr.w	r2, r3, #256	; 0x100
 80085a6:	68fb      	ldr	r3, [r7, #12]
 80085a8:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
          hspi->State = HAL_SPI_STATE_READY;
 80085ac:	68fb      	ldr	r3, [r7, #12]
 80085ae:	2201      	movs	r2, #1
 80085b0:	f883 2081 	strb.w	r2, [r3, #129]	; 0x81
          return HAL_TIMEOUT;
 80085b4:	2303      	movs	r3, #3
 80085b6:	e0af      	b.n	8008718 <HAL_SPI_Receive+0x32c>
    while (hspi->RxXferCount > 0UL)
 80085b8:	68fb      	ldr	r3, [r7, #12]
 80085ba:	f8b3 306a 	ldrh.w	r3, [r3, #106]	; 0x6a
 80085be:	b29b      	uxth	r3, r3
 80085c0:	2b00      	cmp	r3, #0
 80085c2:	d1b8      	bne.n	8008536 <HAL_SPI_Receive+0x14a>
 80085c4:	e095      	b.n	80086f2 <HAL_SPI_Receive+0x306>
        }
      }
    }
  }
  /* Receive data in 16 Bit mode */
  else if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 80085c6:	68fb      	ldr	r3, [r7, #12]
 80085c8:	68db      	ldr	r3, [r3, #12]
 80085ca:	2b07      	cmp	r3, #7
 80085cc:	f240 808b 	bls.w	80086e6 <HAL_SPI_Receive+0x2fa>
  {
    /* Transfer loop */
    while (hspi->RxXferCount > 0UL)
 80085d0:	e03f      	b.n	8008652 <HAL_SPI_Receive+0x266>
    {
      /* Check the RXP flag */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXP))
 80085d2:	68fb      	ldr	r3, [r7, #12]
 80085d4:	681b      	ldr	r3, [r3, #0]
 80085d6:	695b      	ldr	r3, [r3, #20]
 80085d8:	f003 0301 	and.w	r3, r3, #1
 80085dc:	2b01      	cmp	r3, #1
 80085de:	d114      	bne.n	800860a <HAL_SPI_Receive+0x21e>
      {
#if defined (__GNUC__)
        *((uint16_t *)hspi->pRxBuffPtr) = *prxdr_16bits;
 80085e0:	68fb      	ldr	r3, [r7, #12]
 80085e2:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 80085e4:	69ba      	ldr	r2, [r7, #24]
 80085e6:	8812      	ldrh	r2, [r2, #0]
 80085e8:	b292      	uxth	r2, r2
 80085ea:	801a      	strh	r2, [r3, #0]
#else
        *((uint16_t *)hspi->pRxBuffPtr) = *((__IO uint16_t *)&hspi->Instance->RXDR);
#endif /* __GNUC__ */
        hspi->pRxBuffPtr += sizeof(uint16_t);
 80085ec:	68fb      	ldr	r3, [r7, #12]
 80085ee:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 80085f0:	1c9a      	adds	r2, r3, #2
 80085f2:	68fb      	ldr	r3, [r7, #12]
 80085f4:	665a      	str	r2, [r3, #100]	; 0x64
        hspi->RxXferCount--;
 80085f6:	68fb      	ldr	r3, [r7, #12]
 80085f8:	f8b3 306a 	ldrh.w	r3, [r3, #106]	; 0x6a
 80085fc:	b29b      	uxth	r3, r3
 80085fe:	3b01      	subs	r3, #1
 8008600:	b29a      	uxth	r2, r3
 8008602:	68fb      	ldr	r3, [r7, #12]
 8008604:	f8a3 206a 	strh.w	r2, [r3, #106]	; 0x6a
 8008608:	e023      	b.n	8008652 <HAL_SPI_Receive+0x266>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 800860a:	f7fb ffeb 	bl	80045e4 <HAL_GetTick>
 800860e:	4602      	mov	r2, r0
 8008610:	697b      	ldr	r3, [r7, #20]
 8008612:	1ad3      	subs	r3, r2, r3
 8008614:	683a      	ldr	r2, [r7, #0]
 8008616:	429a      	cmp	r2, r3
 8008618:	d803      	bhi.n	8008622 <HAL_SPI_Receive+0x236>
 800861a:	683b      	ldr	r3, [r7, #0]
 800861c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8008620:	d102      	bne.n	8008628 <HAL_SPI_Receive+0x23c>
 8008622:	683b      	ldr	r3, [r7, #0]
 8008624:	2b00      	cmp	r3, #0
 8008626:	d114      	bne.n	8008652 <HAL_SPI_Receive+0x266>
        {
          /* Call standard close procedure with error check */
          SPI_CloseTransfer(hspi);
 8008628:	68f8      	ldr	r0, [r7, #12]
 800862a:	f000 faa3 	bl	8008b74 <SPI_CloseTransfer>

          /* Unlock the process */
          __HAL_UNLOCK(hspi);
 800862e:	68fb      	ldr	r3, [r7, #12]
 8008630:	2200      	movs	r2, #0
 8008632:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

          SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_TIMEOUT);
 8008636:	68fb      	ldr	r3, [r7, #12]
 8008638:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 800863c:	f443 7280 	orr.w	r2, r3, #256	; 0x100
 8008640:	68fb      	ldr	r3, [r7, #12]
 8008642:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
          hspi->State = HAL_SPI_STATE_READY;
 8008646:	68fb      	ldr	r3, [r7, #12]
 8008648:	2201      	movs	r2, #1
 800864a:	f883 2081 	strb.w	r2, [r3, #129]	; 0x81
          return HAL_TIMEOUT;
 800864e:	2303      	movs	r3, #3
 8008650:	e062      	b.n	8008718 <HAL_SPI_Receive+0x32c>
    while (hspi->RxXferCount > 0UL)
 8008652:	68fb      	ldr	r3, [r7, #12]
 8008654:	f8b3 306a 	ldrh.w	r3, [r3, #106]	; 0x6a
 8008658:	b29b      	uxth	r3, r3
 800865a:	2b00      	cmp	r3, #0
 800865c:	d1b9      	bne.n	80085d2 <HAL_SPI_Receive+0x1e6>
 800865e:	e048      	b.n	80086f2 <HAL_SPI_Receive+0x306>
  {
    /* Transfer loop */
    while (hspi->RxXferCount > 0UL)
    {
      /* Check the RXP flag */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXP))
 8008660:	68fb      	ldr	r3, [r7, #12]
 8008662:	681b      	ldr	r3, [r3, #0]
 8008664:	695b      	ldr	r3, [r3, #20]
 8008666:	f003 0301 	and.w	r3, r3, #1
 800866a:	2b01      	cmp	r3, #1
 800866c:	d117      	bne.n	800869e <HAL_SPI_Receive+0x2b2>
      {
        *((uint8_t *)hspi->pRxBuffPtr) = *((__IO uint8_t *)&hspi->Instance->RXDR);
 800866e:	68fb      	ldr	r3, [r7, #12]
 8008670:	681b      	ldr	r3, [r3, #0]
 8008672:	f103 0230 	add.w	r2, r3, #48	; 0x30
 8008676:	68fb      	ldr	r3, [r7, #12]
 8008678:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 800867a:	7812      	ldrb	r2, [r2, #0]
 800867c:	b2d2      	uxtb	r2, r2
 800867e:	701a      	strb	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint8_t);
 8008680:	68fb      	ldr	r3, [r7, #12]
 8008682:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8008684:	1c5a      	adds	r2, r3, #1
 8008686:	68fb      	ldr	r3, [r7, #12]
 8008688:	665a      	str	r2, [r3, #100]	; 0x64
        hspi->RxXferCount--;
 800868a:	68fb      	ldr	r3, [r7, #12]
 800868c:	f8b3 306a 	ldrh.w	r3, [r3, #106]	; 0x6a
 8008690:	b29b      	uxth	r3, r3
 8008692:	3b01      	subs	r3, #1
 8008694:	b29a      	uxth	r2, r3
 8008696:	68fb      	ldr	r3, [r7, #12]
 8008698:	f8a3 206a 	strh.w	r2, [r3, #106]	; 0x6a
 800869c:	e023      	b.n	80086e6 <HAL_SPI_Receive+0x2fa>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 800869e:	f7fb ffa1 	bl	80045e4 <HAL_GetTick>
 80086a2:	4602      	mov	r2, r0
 80086a4:	697b      	ldr	r3, [r7, #20]
 80086a6:	1ad3      	subs	r3, r2, r3
 80086a8:	683a      	ldr	r2, [r7, #0]
 80086aa:	429a      	cmp	r2, r3
 80086ac:	d803      	bhi.n	80086b6 <HAL_SPI_Receive+0x2ca>
 80086ae:	683b      	ldr	r3, [r7, #0]
 80086b0:	f1b3 3fff 	cmp.w	r3, #4294967295
 80086b4:	d102      	bne.n	80086bc <HAL_SPI_Receive+0x2d0>
 80086b6:	683b      	ldr	r3, [r7, #0]
 80086b8:	2b00      	cmp	r3, #0
 80086ba:	d114      	bne.n	80086e6 <HAL_SPI_Receive+0x2fa>
        {
          /* Call standard close procedure with error check */
          SPI_CloseTransfer(hspi);
 80086bc:	68f8      	ldr	r0, [r7, #12]
 80086be:	f000 fa59 	bl	8008b74 <SPI_CloseTransfer>

          /* Unlock the process */
          __HAL_UNLOCK(hspi);
 80086c2:	68fb      	ldr	r3, [r7, #12]
 80086c4:	2200      	movs	r2, #0
 80086c6:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

          SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_TIMEOUT);
 80086ca:	68fb      	ldr	r3, [r7, #12]
 80086cc:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 80086d0:	f443 7280 	orr.w	r2, r3, #256	; 0x100
 80086d4:	68fb      	ldr	r3, [r7, #12]
 80086d6:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
          hspi->State = HAL_SPI_STATE_READY;
 80086da:	68fb      	ldr	r3, [r7, #12]
 80086dc:	2201      	movs	r2, #1
 80086de:	f883 2081 	strb.w	r2, [r3, #129]	; 0x81
          return HAL_TIMEOUT;
 80086e2:	2303      	movs	r3, #3
 80086e4:	e018      	b.n	8008718 <HAL_SPI_Receive+0x32c>
    while (hspi->RxXferCount > 0UL)
 80086e6:	68fb      	ldr	r3, [r7, #12]
 80086e8:	f8b3 306a 	ldrh.w	r3, [r3, #106]	; 0x6a
 80086ec:	b29b      	uxth	r3, r3
 80086ee:	2b00      	cmp	r3, #0
 80086f0:	d1b6      	bne.n	8008660 <HAL_SPI_Receive+0x274>
    }
  }
#endif /* USE_SPI_CRC */

  /* Call standard close procedure with error check */
  SPI_CloseTransfer(hspi);
 80086f2:	68f8      	ldr	r0, [r7, #12]
 80086f4:	f000 fa3e 	bl	8008b74 <SPI_CloseTransfer>

  /* Unlock the process */
  __HAL_UNLOCK(hspi);
 80086f8:	68fb      	ldr	r3, [r7, #12]
 80086fa:	2200      	movs	r2, #0
 80086fc:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

  hspi->State = HAL_SPI_STATE_READY;
 8008700:	68fb      	ldr	r3, [r7, #12]
 8008702:	2201      	movs	r2, #1
 8008704:	f883 2081 	strb.w	r2, [r3, #129]	; 0x81

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8008708:	68fb      	ldr	r3, [r7, #12]
 800870a:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 800870e:	2b00      	cmp	r3, #0
 8008710:	d001      	beq.n	8008716 <HAL_SPI_Receive+0x32a>
  {
    return HAL_ERROR;
 8008712:	2301      	movs	r3, #1
 8008714:	e000      	b.n	8008718 <HAL_SPI_Receive+0x32c>
  }
  return errorcode;
 8008716:	7ffb      	ldrb	r3, [r7, #31]
}
 8008718:	4618      	mov	r0, r3
 800871a:	3720      	adds	r7, #32
 800871c:	46bd      	mov	sp, r7
 800871e:	bd80      	pop	{r7, pc}
 8008720:	ffff0000 	.word	0xffff0000

08008724 <HAL_SPI_TransmitReceive>:
  * @param  Timeout: Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_TransmitReceive(SPI_HandleTypeDef *hspi, uint8_t *pTxData, uint8_t *pRxData, uint16_t Size,
                                          uint32_t Timeout)
{
 8008724:	b580      	push	{r7, lr}
 8008726:	b08e      	sub	sp, #56	; 0x38
 8008728:	af02      	add	r7, sp, #8
 800872a:	60f8      	str	r0, [r7, #12]
 800872c:	60b9      	str	r1, [r7, #8]
 800872e:	607a      	str	r2, [r7, #4]
 8008730:	807b      	strh	r3, [r7, #2]
  HAL_SPI_StateTypeDef tmp_state;
  HAL_StatusTypeDef errorcode = HAL_OK;
 8008732:	2300      	movs	r3, #0
 8008734:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
#if defined (__GNUC__)
  __IO uint16_t *ptxdr_16bits = (__IO uint16_t *)(&(hspi->Instance->TXDR));
 8008738:	68fb      	ldr	r3, [r7, #12]
 800873a:	681b      	ldr	r3, [r3, #0]
 800873c:	3320      	adds	r3, #32
 800873e:	627b      	str	r3, [r7, #36]	; 0x24
  __IO uint16_t *prxdr_16bits = (__IO uint16_t *)(&(hspi->Instance->RXDR));
 8008740:	68fb      	ldr	r3, [r7, #12]
 8008742:	681b      	ldr	r3, [r3, #0]
 8008744:	3330      	adds	r3, #48	; 0x30
 8008746:	623b      	str	r3, [r7, #32]

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES(hspi->Init.Direction));

  /* Lock the process */
  __HAL_LOCK(hspi);
 8008748:	68fb      	ldr	r3, [r7, #12]
 800874a:	f893 3080 	ldrb.w	r3, [r3, #128]	; 0x80
 800874e:	2b01      	cmp	r3, #1
 8008750:	d101      	bne.n	8008756 <HAL_SPI_TransmitReceive+0x32>
 8008752:	2302      	movs	r3, #2
 8008754:	e209      	b.n	8008b6a <HAL_SPI_TransmitReceive+0x446>
 8008756:	68fb      	ldr	r3, [r7, #12]
 8008758:	2201      	movs	r2, #1
 800875a:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 800875e:	f7fb ff41 	bl	80045e4 <HAL_GetTick>
 8008762:	61f8      	str	r0, [r7, #28]

  initial_TxXferCount = Size;
 8008764:	887b      	ldrh	r3, [r7, #2]
 8008766:	85fb      	strh	r3, [r7, #46]	; 0x2e
  initial_RxXferCount = Size;
 8008768:	887b      	ldrh	r3, [r7, #2]
 800876a:	85bb      	strh	r3, [r7, #44]	; 0x2c
  tmp_state           = hspi->State;
 800876c:	68fb      	ldr	r3, [r7, #12]
 800876e:	f893 3081 	ldrb.w	r3, [r3, #129]	; 0x81
 8008772:	76fb      	strb	r3, [r7, #27]
  tmp_mode            = hspi->Init.Mode;
 8008774:	68fb      	ldr	r3, [r7, #12]
 8008776:	685b      	ldr	r3, [r3, #4]
 8008778:	617b      	str	r3, [r7, #20]

  if (!((tmp_state == HAL_SPI_STATE_READY) || \
 800877a:	7efb      	ldrb	r3, [r7, #27]
 800877c:	2b01      	cmp	r3, #1
 800877e:	d014      	beq.n	80087aa <HAL_SPI_TransmitReceive+0x86>
 8008780:	697b      	ldr	r3, [r7, #20]
 8008782:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8008786:	d106      	bne.n	8008796 <HAL_SPI_TransmitReceive+0x72>
        ((tmp_mode == SPI_MODE_MASTER) && \
         (hspi->Init.Direction == SPI_DIRECTION_2LINES) && \
 8008788:	68fb      	ldr	r3, [r7, #12]
 800878a:	689b      	ldr	r3, [r3, #8]
        ((tmp_mode == SPI_MODE_MASTER) && \
 800878c:	2b00      	cmp	r3, #0
 800878e:	d102      	bne.n	8008796 <HAL_SPI_TransmitReceive+0x72>
         (hspi->Init.Direction == SPI_DIRECTION_2LINES) && \
 8008790:	7efb      	ldrb	r3, [r7, #27]
 8008792:	2b04      	cmp	r3, #4
 8008794:	d009      	beq.n	80087aa <HAL_SPI_TransmitReceive+0x86>
         (tmp_state == HAL_SPI_STATE_BUSY_RX))))
  {
    errorcode = HAL_BUSY;
 8008796:	2302      	movs	r3, #2
 8008798:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
    __HAL_UNLOCK(hspi);
 800879c:	68fb      	ldr	r3, [r7, #12]
 800879e:	2200      	movs	r2, #0
 80087a0:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80
    return errorcode;
 80087a4:	f897 302b 	ldrb.w	r3, [r7, #43]	; 0x2b
 80087a8:	e1df      	b.n	8008b6a <HAL_SPI_TransmitReceive+0x446>
  }

  if ((pTxData == NULL) || (pRxData == NULL) || (Size == 0UL))
 80087aa:	68bb      	ldr	r3, [r7, #8]
 80087ac:	2b00      	cmp	r3, #0
 80087ae:	d005      	beq.n	80087bc <HAL_SPI_TransmitReceive+0x98>
 80087b0:	687b      	ldr	r3, [r7, #4]
 80087b2:	2b00      	cmp	r3, #0
 80087b4:	d002      	beq.n	80087bc <HAL_SPI_TransmitReceive+0x98>
 80087b6:	887b      	ldrh	r3, [r7, #2]
 80087b8:	2b00      	cmp	r3, #0
 80087ba:	d109      	bne.n	80087d0 <HAL_SPI_TransmitReceive+0xac>
  {
    errorcode = HAL_ERROR;
 80087bc:	2301      	movs	r3, #1
 80087be:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
    __HAL_UNLOCK(hspi);
 80087c2:	68fb      	ldr	r3, [r7, #12]
 80087c4:	2200      	movs	r2, #0
 80087c6:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80
    return errorcode;
 80087ca:	f897 302b 	ldrb.w	r3, [r7, #43]	; 0x2b
 80087ce:	e1cc      	b.n	8008b6a <HAL_SPI_TransmitReceive+0x446>
  }

  /* Don't overwrite in case of HAL_SPI_STATE_BUSY_RX */
  if (hspi->State != HAL_SPI_STATE_BUSY_RX)
 80087d0:	68fb      	ldr	r3, [r7, #12]
 80087d2:	f893 3081 	ldrb.w	r3, [r3, #129]	; 0x81
 80087d6:	b2db      	uxtb	r3, r3
 80087d8:	2b04      	cmp	r3, #4
 80087da:	d003      	beq.n	80087e4 <HAL_SPI_TransmitReceive+0xc0>
  {
    hspi->State = HAL_SPI_STATE_BUSY_TX_RX;
 80087dc:	68fb      	ldr	r3, [r7, #12]
 80087de:	2205      	movs	r2, #5
 80087e0:	f883 2081 	strb.w	r2, [r3, #129]	; 0x81
  }

  /* Set the transaction information */
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 80087e4:	68fb      	ldr	r3, [r7, #12]
 80087e6:	2200      	movs	r2, #0
 80087e8:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
  hspi->pRxBuffPtr  = (uint8_t *)pRxData;
 80087ec:	68fb      	ldr	r3, [r7, #12]
 80087ee:	687a      	ldr	r2, [r7, #4]
 80087f0:	665a      	str	r2, [r3, #100]	; 0x64
  hspi->RxXferCount = Size;
 80087f2:	68fb      	ldr	r3, [r7, #12]
 80087f4:	887a      	ldrh	r2, [r7, #2]
 80087f6:	f8a3 206a 	strh.w	r2, [r3, #106]	; 0x6a
  hspi->RxXferSize  = Size;
 80087fa:	68fb      	ldr	r3, [r7, #12]
 80087fc:	887a      	ldrh	r2, [r7, #2]
 80087fe:	f8a3 2068 	strh.w	r2, [r3, #104]	; 0x68
  hspi->pTxBuffPtr  = (uint8_t *)pTxData;
 8008802:	68fb      	ldr	r3, [r7, #12]
 8008804:	68ba      	ldr	r2, [r7, #8]
 8008806:	65da      	str	r2, [r3, #92]	; 0x5c
  hspi->TxXferCount = Size;
 8008808:	68fb      	ldr	r3, [r7, #12]
 800880a:	887a      	ldrh	r2, [r7, #2]
 800880c:	f8a3 2062 	strh.w	r2, [r3, #98]	; 0x62
  hspi->TxXferSize  = Size;
 8008810:	68fb      	ldr	r3, [r7, #12]
 8008812:	887a      	ldrh	r2, [r7, #2]
 8008814:	f8a3 2060 	strh.w	r2, [r3, #96]	; 0x60

  /*Init field not used in handle to zero */
  hspi->RxISR       = NULL;
 8008818:	68fb      	ldr	r3, [r7, #12]
 800881a:	2200      	movs	r2, #0
 800881c:	671a      	str	r2, [r3, #112]	; 0x70
  hspi->TxISR       = NULL;
 800881e:	68fb      	ldr	r3, [r7, #12]
 8008820:	2200      	movs	r2, #0
 8008822:	675a      	str	r2, [r3, #116]	; 0x74

  /* Set the number of data at current transfer */
  MODIFY_REG(hspi->Instance->CR2, SPI_CR2_TSIZE, Size);
 8008824:	68fb      	ldr	r3, [r7, #12]
 8008826:	681b      	ldr	r3, [r3, #0]
 8008828:	685a      	ldr	r2, [r3, #4]
 800882a:	4b82      	ldr	r3, [pc, #520]	; (8008a34 <HAL_SPI_TransmitReceive+0x310>)
 800882c:	4013      	ands	r3, r2
 800882e:	8879      	ldrh	r1, [r7, #2]
 8008830:	68fa      	ldr	r2, [r7, #12]
 8008832:	6812      	ldr	r2, [r2, #0]
 8008834:	430b      	orrs	r3, r1
 8008836:	6053      	str	r3, [r2, #4]

  __HAL_SPI_ENABLE(hspi);
 8008838:	68fb      	ldr	r3, [r7, #12]
 800883a:	681b      	ldr	r3, [r3, #0]
 800883c:	681a      	ldr	r2, [r3, #0]
 800883e:	68fb      	ldr	r3, [r7, #12]
 8008840:	681b      	ldr	r3, [r3, #0]
 8008842:	f042 0201 	orr.w	r2, r2, #1
 8008846:	601a      	str	r2, [r3, #0]

  if (hspi->Init.Mode == SPI_MODE_MASTER)
 8008848:	68fb      	ldr	r3, [r7, #12]
 800884a:	685b      	ldr	r3, [r3, #4]
 800884c:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8008850:	d107      	bne.n	8008862 <HAL_SPI_TransmitReceive+0x13e>
  {
    /* Master transfer start */
    SET_BIT(hspi->Instance->CR1, SPI_CR1_CSTART);
 8008852:	68fb      	ldr	r3, [r7, #12]
 8008854:	681b      	ldr	r3, [r3, #0]
 8008856:	681a      	ldr	r2, [r3, #0]
 8008858:	68fb      	ldr	r3, [r7, #12]
 800885a:	681b      	ldr	r3, [r3, #0]
 800885c:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8008860:	601a      	str	r2, [r3, #0]
  }

  /* Transmit and Receive data in 32 Bit mode */
  if (hspi->Init.DataSize > SPI_DATASIZE_16BIT)
 8008862:	68fb      	ldr	r3, [r7, #12]
 8008864:	68db      	ldr	r3, [r3, #12]
 8008866:	2b0f      	cmp	r3, #15
 8008868:	d970      	bls.n	800894c <HAL_SPI_TransmitReceive+0x228>
  {
    while ((initial_TxXferCount > 0UL) || (initial_RxXferCount > 0UL))
 800886a:	e068      	b.n	800893e <HAL_SPI_TransmitReceive+0x21a>
    {
      /* Check TXP flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXP)) && (initial_TxXferCount > 0UL))
 800886c:	68fb      	ldr	r3, [r7, #12]
 800886e:	681b      	ldr	r3, [r3, #0]
 8008870:	695b      	ldr	r3, [r3, #20]
 8008872:	f003 0302 	and.w	r3, r3, #2
 8008876:	2b02      	cmp	r3, #2
 8008878:	d11a      	bne.n	80088b0 <HAL_SPI_TransmitReceive+0x18c>
 800887a:	8dfb      	ldrh	r3, [r7, #46]	; 0x2e
 800887c:	2b00      	cmp	r3, #0
 800887e:	d017      	beq.n	80088b0 <HAL_SPI_TransmitReceive+0x18c>
      {
        *((__IO uint32_t *)&hspi->Instance->TXDR) = *((uint32_t *)hspi->pTxBuffPtr);
 8008880:	68fb      	ldr	r3, [r7, #12]
 8008882:	6dda      	ldr	r2, [r3, #92]	; 0x5c
 8008884:	68fb      	ldr	r3, [r7, #12]
 8008886:	681b      	ldr	r3, [r3, #0]
 8008888:	6812      	ldr	r2, [r2, #0]
 800888a:	621a      	str	r2, [r3, #32]
        hspi->pTxBuffPtr += sizeof(uint32_t);
 800888c:	68fb      	ldr	r3, [r7, #12]
 800888e:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8008890:	1d1a      	adds	r2, r3, #4
 8008892:	68fb      	ldr	r3, [r7, #12]
 8008894:	65da      	str	r2, [r3, #92]	; 0x5c
        hspi->TxXferCount --;
 8008896:	68fb      	ldr	r3, [r7, #12]
 8008898:	f8b3 3062 	ldrh.w	r3, [r3, #98]	; 0x62
 800889c:	b29b      	uxth	r3, r3
 800889e:	3b01      	subs	r3, #1
 80088a0:	b29a      	uxth	r2, r3
 80088a2:	68fb      	ldr	r3, [r7, #12]
 80088a4:	f8a3 2062 	strh.w	r2, [r3, #98]	; 0x62
        initial_TxXferCount = hspi->TxXferCount;
 80088a8:	68fb      	ldr	r3, [r7, #12]
 80088aa:	f8b3 3062 	ldrh.w	r3, [r3, #98]	; 0x62
 80088ae:	85fb      	strh	r3, [r7, #46]	; 0x2e
      }

      /* Check RXWNE/EOT flag */
      if (((hspi->Instance->SR & (SPI_FLAG_RXWNE | SPI_FLAG_EOT)) != 0UL) && (initial_RxXferCount > 0UL))
 80088b0:	68fb      	ldr	r3, [r7, #12]
 80088b2:	681b      	ldr	r3, [r3, #0]
 80088b4:	695a      	ldr	r2, [r3, #20]
 80088b6:	f248 0308 	movw	r3, #32776	; 0x8008
 80088ba:	4013      	ands	r3, r2
 80088bc:	2b00      	cmp	r3, #0
 80088be:	d01a      	beq.n	80088f6 <HAL_SPI_TransmitReceive+0x1d2>
 80088c0:	8dbb      	ldrh	r3, [r7, #44]	; 0x2c
 80088c2:	2b00      	cmp	r3, #0
 80088c4:	d017      	beq.n	80088f6 <HAL_SPI_TransmitReceive+0x1d2>
      {
        *((uint32_t *)hspi->pRxBuffPtr) = *((__IO uint32_t *)&hspi->Instance->RXDR);
 80088c6:	68fb      	ldr	r3, [r7, #12]
 80088c8:	681a      	ldr	r2, [r3, #0]
 80088ca:	68fb      	ldr	r3, [r7, #12]
 80088cc:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 80088ce:	6b12      	ldr	r2, [r2, #48]	; 0x30
 80088d0:	601a      	str	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint32_t);
 80088d2:	68fb      	ldr	r3, [r7, #12]
 80088d4:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 80088d6:	1d1a      	adds	r2, r3, #4
 80088d8:	68fb      	ldr	r3, [r7, #12]
 80088da:	665a      	str	r2, [r3, #100]	; 0x64
        hspi->RxXferCount --;
 80088dc:	68fb      	ldr	r3, [r7, #12]
 80088de:	f8b3 306a 	ldrh.w	r3, [r3, #106]	; 0x6a
 80088e2:	b29b      	uxth	r3, r3
 80088e4:	3b01      	subs	r3, #1
 80088e6:	b29a      	uxth	r2, r3
 80088e8:	68fb      	ldr	r3, [r7, #12]
 80088ea:	f8a3 206a 	strh.w	r2, [r3, #106]	; 0x6a
        initial_RxXferCount = hspi->RxXferCount;
 80088ee:	68fb      	ldr	r3, [r7, #12]
 80088f0:	f8b3 306a 	ldrh.w	r3, [r3, #106]	; 0x6a
 80088f4:	85bb      	strh	r3, [r7, #44]	; 0x2c
      }

      /* Timeout management */
      if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 80088f6:	f7fb fe75 	bl	80045e4 <HAL_GetTick>
 80088fa:	4602      	mov	r2, r0
 80088fc:	69fb      	ldr	r3, [r7, #28]
 80088fe:	1ad3      	subs	r3, r2, r3
 8008900:	6bba      	ldr	r2, [r7, #56]	; 0x38
 8008902:	429a      	cmp	r2, r3
 8008904:	d803      	bhi.n	800890e <HAL_SPI_TransmitReceive+0x1ea>
 8008906:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8008908:	f1b3 3fff 	cmp.w	r3, #4294967295
 800890c:	d102      	bne.n	8008914 <HAL_SPI_TransmitReceive+0x1f0>
 800890e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8008910:	2b00      	cmp	r3, #0
 8008912:	d114      	bne.n	800893e <HAL_SPI_TransmitReceive+0x21a>
      {
        /* Call standard close procedure with error check */
        SPI_CloseTransfer(hspi);
 8008914:	68f8      	ldr	r0, [r7, #12]
 8008916:	f000 f92d 	bl	8008b74 <SPI_CloseTransfer>

        /* Unlock the process */
        __HAL_UNLOCK(hspi);
 800891a:	68fb      	ldr	r3, [r7, #12]
 800891c:	2200      	movs	r2, #0
 800891e:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

        SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_TIMEOUT);
 8008922:	68fb      	ldr	r3, [r7, #12]
 8008924:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8008928:	f443 7280 	orr.w	r2, r3, #256	; 0x100
 800892c:	68fb      	ldr	r3, [r7, #12]
 800892e:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
        hspi->State = HAL_SPI_STATE_READY;
 8008932:	68fb      	ldr	r3, [r7, #12]
 8008934:	2201      	movs	r2, #1
 8008936:	f883 2081 	strb.w	r2, [r3, #129]	; 0x81
        return HAL_TIMEOUT;
 800893a:	2303      	movs	r3, #3
 800893c:	e115      	b.n	8008b6a <HAL_SPI_TransmitReceive+0x446>
    while ((initial_TxXferCount > 0UL) || (initial_RxXferCount > 0UL))
 800893e:	8dfb      	ldrh	r3, [r7, #46]	; 0x2e
 8008940:	2b00      	cmp	r3, #0
 8008942:	d193      	bne.n	800886c <HAL_SPI_TransmitReceive+0x148>
 8008944:	8dbb      	ldrh	r3, [r7, #44]	; 0x2c
 8008946:	2b00      	cmp	r3, #0
 8008948:	d190      	bne.n	800886c <HAL_SPI_TransmitReceive+0x148>
 800894a:	e0e7      	b.n	8008b1c <HAL_SPI_TransmitReceive+0x3f8>
      }
    }
  }
  /* Transmit and Receive data in 16 Bit mode */
  else if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 800894c:	68fb      	ldr	r3, [r7, #12]
 800894e:	68db      	ldr	r3, [r3, #12]
 8008950:	2b07      	cmp	r3, #7
 8008952:	f240 80dd 	bls.w	8008b10 <HAL_SPI_TransmitReceive+0x3ec>
  {
    while ((initial_TxXferCount > 0UL) || (initial_RxXferCount > 0UL))
 8008956:	e066      	b.n	8008a26 <HAL_SPI_TransmitReceive+0x302>
    {
      /* Check the TXP flag */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXP) && (initial_TxXferCount > 0UL))
 8008958:	68fb      	ldr	r3, [r7, #12]
 800895a:	681b      	ldr	r3, [r3, #0]
 800895c:	695b      	ldr	r3, [r3, #20]
 800895e:	f003 0302 	and.w	r3, r3, #2
 8008962:	2b02      	cmp	r3, #2
 8008964:	d119      	bne.n	800899a <HAL_SPI_TransmitReceive+0x276>
 8008966:	8dfb      	ldrh	r3, [r7, #46]	; 0x2e
 8008968:	2b00      	cmp	r3, #0
 800896a:	d016      	beq.n	800899a <HAL_SPI_TransmitReceive+0x276>
      {
#if defined (__GNUC__)
        *ptxdr_16bits = *((uint16_t *)hspi->pTxBuffPtr);
 800896c:	68fb      	ldr	r3, [r7, #12]
 800896e:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8008970:	881a      	ldrh	r2, [r3, #0]
 8008972:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008974:	801a      	strh	r2, [r3, #0]
#else
        *((__IO uint16_t *)&hspi->Instance->TXDR) = *((uint16_t *)hspi->pTxBuffPtr);
#endif /* __GNUC__ */
        hspi->pTxBuffPtr += sizeof(uint16_t);
 8008976:	68fb      	ldr	r3, [r7, #12]
 8008978:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800897a:	1c9a      	adds	r2, r3, #2
 800897c:	68fb      	ldr	r3, [r7, #12]
 800897e:	65da      	str	r2, [r3, #92]	; 0x5c
        hspi->TxXferCount--;
 8008980:	68fb      	ldr	r3, [r7, #12]
 8008982:	f8b3 3062 	ldrh.w	r3, [r3, #98]	; 0x62
 8008986:	b29b      	uxth	r3, r3
 8008988:	3b01      	subs	r3, #1
 800898a:	b29a      	uxth	r2, r3
 800898c:	68fb      	ldr	r3, [r7, #12]
 800898e:	f8a3 2062 	strh.w	r2, [r3, #98]	; 0x62
        initial_TxXferCount = hspi->TxXferCount;
 8008992:	68fb      	ldr	r3, [r7, #12]
 8008994:	f8b3 3062 	ldrh.w	r3, [r3, #98]	; 0x62
 8008998:	85fb      	strh	r3, [r7, #46]	; 0x2e
      }

      /* Check the RXP flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXP)) && (initial_RxXferCount > 0UL))
 800899a:	68fb      	ldr	r3, [r7, #12]
 800899c:	681b      	ldr	r3, [r3, #0]
 800899e:	695b      	ldr	r3, [r3, #20]
 80089a0:	f003 0301 	and.w	r3, r3, #1
 80089a4:	2b01      	cmp	r3, #1
 80089a6:	d11a      	bne.n	80089de <HAL_SPI_TransmitReceive+0x2ba>
 80089a8:	8dbb      	ldrh	r3, [r7, #44]	; 0x2c
 80089aa:	2b00      	cmp	r3, #0
 80089ac:	d017      	beq.n	80089de <HAL_SPI_TransmitReceive+0x2ba>
      {
#if defined (__GNUC__)
        *((uint16_t *)hspi->pRxBuffPtr) = *prxdr_16bits;
 80089ae:	68fb      	ldr	r3, [r7, #12]
 80089b0:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 80089b2:	6a3a      	ldr	r2, [r7, #32]
 80089b4:	8812      	ldrh	r2, [r2, #0]
 80089b6:	b292      	uxth	r2, r2
 80089b8:	801a      	strh	r2, [r3, #0]
#else
        *((uint16_t *)hspi->pRxBuffPtr) = *((__IO uint16_t *)&hspi->Instance->RXDR);
#endif /* __GNUC__ */
        hspi->pRxBuffPtr += sizeof(uint16_t);
 80089ba:	68fb      	ldr	r3, [r7, #12]
 80089bc:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 80089be:	1c9a      	adds	r2, r3, #2
 80089c0:	68fb      	ldr	r3, [r7, #12]
 80089c2:	665a      	str	r2, [r3, #100]	; 0x64
        hspi->RxXferCount--;
 80089c4:	68fb      	ldr	r3, [r7, #12]
 80089c6:	f8b3 306a 	ldrh.w	r3, [r3, #106]	; 0x6a
 80089ca:	b29b      	uxth	r3, r3
 80089cc:	3b01      	subs	r3, #1
 80089ce:	b29a      	uxth	r2, r3
 80089d0:	68fb      	ldr	r3, [r7, #12]
 80089d2:	f8a3 206a 	strh.w	r2, [r3, #106]	; 0x6a
        initial_RxXferCount = hspi->RxXferCount;
 80089d6:	68fb      	ldr	r3, [r7, #12]
 80089d8:	f8b3 306a 	ldrh.w	r3, [r3, #106]	; 0x6a
 80089dc:	85bb      	strh	r3, [r7, #44]	; 0x2c
      }

      /* Timeout management */
      if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 80089de:	f7fb fe01 	bl	80045e4 <HAL_GetTick>
 80089e2:	4602      	mov	r2, r0
 80089e4:	69fb      	ldr	r3, [r7, #28]
 80089e6:	1ad3      	subs	r3, r2, r3
 80089e8:	6bba      	ldr	r2, [r7, #56]	; 0x38
 80089ea:	429a      	cmp	r2, r3
 80089ec:	d803      	bhi.n	80089f6 <HAL_SPI_TransmitReceive+0x2d2>
 80089ee:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80089f0:	f1b3 3fff 	cmp.w	r3, #4294967295
 80089f4:	d102      	bne.n	80089fc <HAL_SPI_TransmitReceive+0x2d8>
 80089f6:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80089f8:	2b00      	cmp	r3, #0
 80089fa:	d114      	bne.n	8008a26 <HAL_SPI_TransmitReceive+0x302>
      {
        /* Call standard close procedure with error check */
        SPI_CloseTransfer(hspi);
 80089fc:	68f8      	ldr	r0, [r7, #12]
 80089fe:	f000 f8b9 	bl	8008b74 <SPI_CloseTransfer>

        /* Unlock the process */
        __HAL_UNLOCK(hspi);
 8008a02:	68fb      	ldr	r3, [r7, #12]
 8008a04:	2200      	movs	r2, #0
 8008a06:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

        SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_TIMEOUT);
 8008a0a:	68fb      	ldr	r3, [r7, #12]
 8008a0c:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8008a10:	f443 7280 	orr.w	r2, r3, #256	; 0x100
 8008a14:	68fb      	ldr	r3, [r7, #12]
 8008a16:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
        hspi->State = HAL_SPI_STATE_READY;
 8008a1a:	68fb      	ldr	r3, [r7, #12]
 8008a1c:	2201      	movs	r2, #1
 8008a1e:	f883 2081 	strb.w	r2, [r3, #129]	; 0x81
        return HAL_TIMEOUT;
 8008a22:	2303      	movs	r3, #3
 8008a24:	e0a1      	b.n	8008b6a <HAL_SPI_TransmitReceive+0x446>
    while ((initial_TxXferCount > 0UL) || (initial_RxXferCount > 0UL))
 8008a26:	8dfb      	ldrh	r3, [r7, #46]	; 0x2e
 8008a28:	2b00      	cmp	r3, #0
 8008a2a:	d195      	bne.n	8008958 <HAL_SPI_TransmitReceive+0x234>
 8008a2c:	8dbb      	ldrh	r3, [r7, #44]	; 0x2c
 8008a2e:	2b00      	cmp	r3, #0
 8008a30:	d192      	bne.n	8008958 <HAL_SPI_TransmitReceive+0x234>
 8008a32:	e073      	b.n	8008b1c <HAL_SPI_TransmitReceive+0x3f8>
 8008a34:	ffff0000 	.word	0xffff0000
  else
  {
    while ((initial_TxXferCount > 0UL) || (initial_RxXferCount > 0UL))
    {
      /* Check the TXP flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXP)) && (initial_TxXferCount > 0UL))
 8008a38:	68fb      	ldr	r3, [r7, #12]
 8008a3a:	681b      	ldr	r3, [r3, #0]
 8008a3c:	695b      	ldr	r3, [r3, #20]
 8008a3e:	f003 0302 	and.w	r3, r3, #2
 8008a42:	2b02      	cmp	r3, #2
 8008a44:	d11b      	bne.n	8008a7e <HAL_SPI_TransmitReceive+0x35a>
 8008a46:	8dfb      	ldrh	r3, [r7, #46]	; 0x2e
 8008a48:	2b00      	cmp	r3, #0
 8008a4a:	d018      	beq.n	8008a7e <HAL_SPI_TransmitReceive+0x35a>
      {
        *((__IO uint8_t *)&hspi->Instance->TXDR) = *((uint8_t *)hspi->pTxBuffPtr);
 8008a4c:	68fb      	ldr	r3, [r7, #12]
 8008a4e:	6dda      	ldr	r2, [r3, #92]	; 0x5c
 8008a50:	68fb      	ldr	r3, [r7, #12]
 8008a52:	681b      	ldr	r3, [r3, #0]
 8008a54:	3320      	adds	r3, #32
 8008a56:	7812      	ldrb	r2, [r2, #0]
 8008a58:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr += sizeof(uint8_t);
 8008a5a:	68fb      	ldr	r3, [r7, #12]
 8008a5c:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8008a5e:	1c5a      	adds	r2, r3, #1
 8008a60:	68fb      	ldr	r3, [r7, #12]
 8008a62:	65da      	str	r2, [r3, #92]	; 0x5c
        hspi->TxXferCount--;
 8008a64:	68fb      	ldr	r3, [r7, #12]
 8008a66:	f8b3 3062 	ldrh.w	r3, [r3, #98]	; 0x62
 8008a6a:	b29b      	uxth	r3, r3
 8008a6c:	3b01      	subs	r3, #1
 8008a6e:	b29a      	uxth	r2, r3
 8008a70:	68fb      	ldr	r3, [r7, #12]
 8008a72:	f8a3 2062 	strh.w	r2, [r3, #98]	; 0x62
        initial_TxXferCount = hspi->TxXferCount;
 8008a76:	68fb      	ldr	r3, [r7, #12]
 8008a78:	f8b3 3062 	ldrh.w	r3, [r3, #98]	; 0x62
 8008a7c:	85fb      	strh	r3, [r7, #46]	; 0x2e
      }

      /* Check the RXP flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXP)) && (initial_RxXferCount > 0UL))
 8008a7e:	68fb      	ldr	r3, [r7, #12]
 8008a80:	681b      	ldr	r3, [r3, #0]
 8008a82:	695b      	ldr	r3, [r3, #20]
 8008a84:	f003 0301 	and.w	r3, r3, #1
 8008a88:	2b01      	cmp	r3, #1
 8008a8a:	d11d      	bne.n	8008ac8 <HAL_SPI_TransmitReceive+0x3a4>
 8008a8c:	8dbb      	ldrh	r3, [r7, #44]	; 0x2c
 8008a8e:	2b00      	cmp	r3, #0
 8008a90:	d01a      	beq.n	8008ac8 <HAL_SPI_TransmitReceive+0x3a4>
      {
        *((uint8_t *)hspi->pRxBuffPtr) = *((__IO uint8_t *)&hspi->Instance->RXDR);
 8008a92:	68fb      	ldr	r3, [r7, #12]
 8008a94:	681b      	ldr	r3, [r3, #0]
 8008a96:	f103 0230 	add.w	r2, r3, #48	; 0x30
 8008a9a:	68fb      	ldr	r3, [r7, #12]
 8008a9c:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8008a9e:	7812      	ldrb	r2, [r2, #0]
 8008aa0:	b2d2      	uxtb	r2, r2
 8008aa2:	701a      	strb	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint8_t);
 8008aa4:	68fb      	ldr	r3, [r7, #12]
 8008aa6:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8008aa8:	1c5a      	adds	r2, r3, #1
 8008aaa:	68fb      	ldr	r3, [r7, #12]
 8008aac:	665a      	str	r2, [r3, #100]	; 0x64
        hspi->RxXferCount--;
 8008aae:	68fb      	ldr	r3, [r7, #12]
 8008ab0:	f8b3 306a 	ldrh.w	r3, [r3, #106]	; 0x6a
 8008ab4:	b29b      	uxth	r3, r3
 8008ab6:	3b01      	subs	r3, #1
 8008ab8:	b29a      	uxth	r2, r3
 8008aba:	68fb      	ldr	r3, [r7, #12]
 8008abc:	f8a3 206a 	strh.w	r2, [r3, #106]	; 0x6a
        initial_RxXferCount = hspi->RxXferCount;
 8008ac0:	68fb      	ldr	r3, [r7, #12]
 8008ac2:	f8b3 306a 	ldrh.w	r3, [r3, #106]	; 0x6a
 8008ac6:	85bb      	strh	r3, [r7, #44]	; 0x2c
      }

      /* Timeout management */
      if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8008ac8:	f7fb fd8c 	bl	80045e4 <HAL_GetTick>
 8008acc:	4602      	mov	r2, r0
 8008ace:	69fb      	ldr	r3, [r7, #28]
 8008ad0:	1ad3      	subs	r3, r2, r3
 8008ad2:	6bba      	ldr	r2, [r7, #56]	; 0x38
 8008ad4:	429a      	cmp	r2, r3
 8008ad6:	d803      	bhi.n	8008ae0 <HAL_SPI_TransmitReceive+0x3bc>
 8008ad8:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8008ada:	f1b3 3fff 	cmp.w	r3, #4294967295
 8008ade:	d102      	bne.n	8008ae6 <HAL_SPI_TransmitReceive+0x3c2>
 8008ae0:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8008ae2:	2b00      	cmp	r3, #0
 8008ae4:	d114      	bne.n	8008b10 <HAL_SPI_TransmitReceive+0x3ec>
      {
        /* Call standard close procedure with error check */
        SPI_CloseTransfer(hspi);
 8008ae6:	68f8      	ldr	r0, [r7, #12]
 8008ae8:	f000 f844 	bl	8008b74 <SPI_CloseTransfer>

        /* Unlock the process */
        __HAL_UNLOCK(hspi);
 8008aec:	68fb      	ldr	r3, [r7, #12]
 8008aee:	2200      	movs	r2, #0
 8008af0:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

        SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_TIMEOUT);
 8008af4:	68fb      	ldr	r3, [r7, #12]
 8008af6:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8008afa:	f443 7280 	orr.w	r2, r3, #256	; 0x100
 8008afe:	68fb      	ldr	r3, [r7, #12]
 8008b00:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
        hspi->State = HAL_SPI_STATE_READY;
 8008b04:	68fb      	ldr	r3, [r7, #12]
 8008b06:	2201      	movs	r2, #1
 8008b08:	f883 2081 	strb.w	r2, [r3, #129]	; 0x81
        return HAL_TIMEOUT;
 8008b0c:	2303      	movs	r3, #3
 8008b0e:	e02c      	b.n	8008b6a <HAL_SPI_TransmitReceive+0x446>
    while ((initial_TxXferCount > 0UL) || (initial_RxXferCount > 0UL))
 8008b10:	8dfb      	ldrh	r3, [r7, #46]	; 0x2e
 8008b12:	2b00      	cmp	r3, #0
 8008b14:	d190      	bne.n	8008a38 <HAL_SPI_TransmitReceive+0x314>
 8008b16:	8dbb      	ldrh	r3, [r7, #44]	; 0x2c
 8008b18:	2b00      	cmp	r3, #0
 8008b1a:	d18d      	bne.n	8008a38 <HAL_SPI_TransmitReceive+0x314>
      }
    }
  }

  /* Wait for Tx/Rx (and CRC) data to be sent/received */
  if (SPI_WaitOnFlagUntilTimeout(hspi, SPI_FLAG_EOT, RESET, tickstart, Timeout) != HAL_OK)
 8008b1c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8008b1e:	9300      	str	r3, [sp, #0]
 8008b20:	69fb      	ldr	r3, [r7, #28]
 8008b22:	2200      	movs	r2, #0
 8008b24:	2108      	movs	r1, #8
 8008b26:	68f8      	ldr	r0, [r7, #12]
 8008b28:	f000 f8c4 	bl	8008cb4 <SPI_WaitOnFlagUntilTimeout>
 8008b2c:	4603      	mov	r3, r0
 8008b2e:	2b00      	cmp	r3, #0
 8008b30:	d007      	beq.n	8008b42 <HAL_SPI_TransmitReceive+0x41e>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8008b32:	68fb      	ldr	r3, [r7, #12]
 8008b34:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8008b38:	f043 0220 	orr.w	r2, r3, #32
 8008b3c:	68fb      	ldr	r3, [r7, #12]
 8008b3e:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
  }

  /* Call standard close procedure with error check */
  SPI_CloseTransfer(hspi);
 8008b42:	68f8      	ldr	r0, [r7, #12]
 8008b44:	f000 f816 	bl	8008b74 <SPI_CloseTransfer>

  /* Unlock the process */
  __HAL_UNLOCK(hspi);
 8008b48:	68fb      	ldr	r3, [r7, #12]
 8008b4a:	2200      	movs	r2, #0
 8008b4c:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

  hspi->State = HAL_SPI_STATE_READY;
 8008b50:	68fb      	ldr	r3, [r7, #12]
 8008b52:	2201      	movs	r2, #1
 8008b54:	f883 2081 	strb.w	r2, [r3, #129]	; 0x81

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8008b58:	68fb      	ldr	r3, [r7, #12]
 8008b5a:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8008b5e:	2b00      	cmp	r3, #0
 8008b60:	d001      	beq.n	8008b66 <HAL_SPI_TransmitReceive+0x442>
  {
    return HAL_ERROR;
 8008b62:	2301      	movs	r3, #1
 8008b64:	e001      	b.n	8008b6a <HAL_SPI_TransmitReceive+0x446>
  }
  return errorcode;
 8008b66:	f897 302b 	ldrb.w	r3, [r7, #43]	; 0x2b
}
 8008b6a:	4618      	mov	r0, r3
 8008b6c:	3730      	adds	r7, #48	; 0x30
 8008b6e:	46bd      	mov	sp, r7
 8008b70:	bd80      	pop	{r7, pc}
 8008b72:	bf00      	nop

08008b74 <SPI_CloseTransfer>:
  *               the configuration information for SPI module.
  * @retval HAL_ERROR: if any error detected
  *         HAL_OK: if nothing detected
  */
static void SPI_CloseTransfer(SPI_HandleTypeDef *hspi)
{
 8008b74:	b480      	push	{r7}
 8008b76:	b085      	sub	sp, #20
 8008b78:	af00      	add	r7, sp, #0
 8008b7a:	6078      	str	r0, [r7, #4]
  uint32_t itflag = hspi->Instance->SR;
 8008b7c:	687b      	ldr	r3, [r7, #4]
 8008b7e:	681b      	ldr	r3, [r3, #0]
 8008b80:	695b      	ldr	r3, [r3, #20]
 8008b82:	60fb      	str	r3, [r7, #12]

  __HAL_SPI_CLEAR_EOTFLAG(hspi);
 8008b84:	687b      	ldr	r3, [r7, #4]
 8008b86:	681b      	ldr	r3, [r3, #0]
 8008b88:	699a      	ldr	r2, [r3, #24]
 8008b8a:	687b      	ldr	r3, [r7, #4]
 8008b8c:	681b      	ldr	r3, [r3, #0]
 8008b8e:	f042 0208 	orr.w	r2, r2, #8
 8008b92:	619a      	str	r2, [r3, #24]
  __HAL_SPI_CLEAR_TXTFFLAG(hspi);
 8008b94:	687b      	ldr	r3, [r7, #4]
 8008b96:	681b      	ldr	r3, [r3, #0]
 8008b98:	699a      	ldr	r2, [r3, #24]
 8008b9a:	687b      	ldr	r3, [r7, #4]
 8008b9c:	681b      	ldr	r3, [r3, #0]
 8008b9e:	f042 0210 	orr.w	r2, r2, #16
 8008ba2:	619a      	str	r2, [r3, #24]

  /* Disable SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 8008ba4:	687b      	ldr	r3, [r7, #4]
 8008ba6:	681b      	ldr	r3, [r3, #0]
 8008ba8:	681a      	ldr	r2, [r3, #0]
 8008baa:	687b      	ldr	r3, [r7, #4]
 8008bac:	681b      	ldr	r3, [r3, #0]
 8008bae:	f022 0201 	bic.w	r2, r2, #1
 8008bb2:	601a      	str	r2, [r3, #0]

  /* Disable ITs */
  __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_EOT | SPI_IT_TXP | SPI_IT_RXP | SPI_IT_DXP | SPI_IT_UDR | SPI_IT_OVR | \
 8008bb4:	687b      	ldr	r3, [r7, #4]
 8008bb6:	681b      	ldr	r3, [r3, #0]
 8008bb8:	6919      	ldr	r1, [r3, #16]
 8008bba:	687b      	ldr	r3, [r7, #4]
 8008bbc:	681a      	ldr	r2, [r3, #0]
 8008bbe:	4b3c      	ldr	r3, [pc, #240]	; (8008cb0 <SPI_CloseTransfer+0x13c>)
 8008bc0:	400b      	ands	r3, r1
 8008bc2:	6113      	str	r3, [r2, #16]
                              SPI_IT_FRE | SPI_IT_MODF));

  /* Disable Tx DMA Request */
  CLEAR_BIT(hspi->Instance->CFG1, SPI_CFG1_TXDMAEN | SPI_CFG1_RXDMAEN);
 8008bc4:	687b      	ldr	r3, [r7, #4]
 8008bc6:	681b      	ldr	r3, [r3, #0]
 8008bc8:	689a      	ldr	r2, [r3, #8]
 8008bca:	687b      	ldr	r3, [r7, #4]
 8008bcc:	681b      	ldr	r3, [r3, #0]
 8008bce:	f422 4240 	bic.w	r2, r2, #49152	; 0xc000
 8008bd2:	609a      	str	r2, [r3, #8]

  /* Report UnderRun error for non RX Only communication */
  if (hspi->State != HAL_SPI_STATE_BUSY_RX)
 8008bd4:	687b      	ldr	r3, [r7, #4]
 8008bd6:	f893 3081 	ldrb.w	r3, [r3, #129]	; 0x81
 8008bda:	b2db      	uxtb	r3, r3
 8008bdc:	2b04      	cmp	r3, #4
 8008bde:	d014      	beq.n	8008c0a <SPI_CloseTransfer+0x96>
  {
    if ((itflag & SPI_FLAG_UDR) != 0UL)
 8008be0:	68fb      	ldr	r3, [r7, #12]
 8008be2:	f003 0320 	and.w	r3, r3, #32
 8008be6:	2b00      	cmp	r3, #0
 8008be8:	d00f      	beq.n	8008c0a <SPI_CloseTransfer+0x96>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_UDR);
 8008bea:	687b      	ldr	r3, [r7, #4]
 8008bec:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8008bf0:	f043 0280 	orr.w	r2, r3, #128	; 0x80
 8008bf4:	687b      	ldr	r3, [r7, #4]
 8008bf6:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
      __HAL_SPI_CLEAR_UDRFLAG(hspi);
 8008bfa:	687b      	ldr	r3, [r7, #4]
 8008bfc:	681b      	ldr	r3, [r3, #0]
 8008bfe:	699a      	ldr	r2, [r3, #24]
 8008c00:	687b      	ldr	r3, [r7, #4]
 8008c02:	681b      	ldr	r3, [r3, #0]
 8008c04:	f042 0220 	orr.w	r2, r2, #32
 8008c08:	619a      	str	r2, [r3, #24]
    }
  }

  /* Report OverRun error for non TX Only communication */
  if (hspi->State != HAL_SPI_STATE_BUSY_TX)
 8008c0a:	687b      	ldr	r3, [r7, #4]
 8008c0c:	f893 3081 	ldrb.w	r3, [r3, #129]	; 0x81
 8008c10:	b2db      	uxtb	r3, r3
 8008c12:	2b03      	cmp	r3, #3
 8008c14:	d014      	beq.n	8008c40 <SPI_CloseTransfer+0xcc>
  {
    if ((itflag & SPI_FLAG_OVR) != 0UL)
 8008c16:	68fb      	ldr	r3, [r7, #12]
 8008c18:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8008c1c:	2b00      	cmp	r3, #0
 8008c1e:	d00f      	beq.n	8008c40 <SPI_CloseTransfer+0xcc>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_OVR);
 8008c20:	687b      	ldr	r3, [r7, #4]
 8008c22:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8008c26:	f043 0204 	orr.w	r2, r3, #4
 8008c2a:	687b      	ldr	r3, [r7, #4]
 8008c2c:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
      __HAL_SPI_CLEAR_OVRFLAG(hspi);
 8008c30:	687b      	ldr	r3, [r7, #4]
 8008c32:	681b      	ldr	r3, [r3, #0]
 8008c34:	699a      	ldr	r2, [r3, #24]
 8008c36:	687b      	ldr	r3, [r7, #4]
 8008c38:	681b      	ldr	r3, [r3, #0]
 8008c3a:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8008c3e:	619a      	str	r2, [r3, #24]
    }
#endif /* USE_SPI_CRC */
  }

  /* SPI Mode Fault error interrupt occurred -------------------------------*/
  if ((itflag & SPI_FLAG_MODF) != 0UL)
 8008c40:	68fb      	ldr	r3, [r7, #12]
 8008c42:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8008c46:	2b00      	cmp	r3, #0
 8008c48:	d00f      	beq.n	8008c6a <SPI_CloseTransfer+0xf6>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_MODF);
 8008c4a:	687b      	ldr	r3, [r7, #4]
 8008c4c:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8008c50:	f043 0201 	orr.w	r2, r3, #1
 8008c54:	687b      	ldr	r3, [r7, #4]
 8008c56:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
    __HAL_SPI_CLEAR_MODFFLAG(hspi);
 8008c5a:	687b      	ldr	r3, [r7, #4]
 8008c5c:	681b      	ldr	r3, [r3, #0]
 8008c5e:	699a      	ldr	r2, [r3, #24]
 8008c60:	687b      	ldr	r3, [r7, #4]
 8008c62:	681b      	ldr	r3, [r3, #0]
 8008c64:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8008c68:	619a      	str	r2, [r3, #24]
  }

  /* SPI Frame error interrupt occurred ------------------------------------*/
  if ((itflag & SPI_FLAG_FRE) != 0UL)
 8008c6a:	68fb      	ldr	r3, [r7, #12]
 8008c6c:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8008c70:	2b00      	cmp	r3, #0
 8008c72:	d00f      	beq.n	8008c94 <SPI_CloseTransfer+0x120>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FRE);
 8008c74:	687b      	ldr	r3, [r7, #4]
 8008c76:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8008c7a:	f043 0208 	orr.w	r2, r3, #8
 8008c7e:	687b      	ldr	r3, [r7, #4]
 8008c80:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
    __HAL_SPI_CLEAR_FREFLAG(hspi);
 8008c84:	687b      	ldr	r3, [r7, #4]
 8008c86:	681b      	ldr	r3, [r3, #0]
 8008c88:	699a      	ldr	r2, [r3, #24]
 8008c8a:	687b      	ldr	r3, [r7, #4]
 8008c8c:	681b      	ldr	r3, [r3, #0]
 8008c8e:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8008c92:	619a      	str	r2, [r3, #24]
  }

  hspi->TxXferCount = (uint16_t)0UL;
 8008c94:	687b      	ldr	r3, [r7, #4]
 8008c96:	2200      	movs	r2, #0
 8008c98:	f8a3 2062 	strh.w	r2, [r3, #98]	; 0x62
  hspi->RxXferCount = (uint16_t)0UL;
 8008c9c:	687b      	ldr	r3, [r7, #4]
 8008c9e:	2200      	movs	r2, #0
 8008ca0:	f8a3 206a 	strh.w	r2, [r3, #106]	; 0x6a
}
 8008ca4:	bf00      	nop
 8008ca6:	3714      	adds	r7, #20
 8008ca8:	46bd      	mov	sp, r7
 8008caa:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008cae:	4770      	bx	lr
 8008cb0:	fffffc90 	.word	0xfffffc90

08008cb4 <SPI_WaitOnFlagUntilTimeout>:
  * @param Tickstart: Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitOnFlagUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Flag, FlagStatus Status,
                                                    uint32_t Tickstart, uint32_t Timeout)
{
 8008cb4:	b580      	push	{r7, lr}
 8008cb6:	b084      	sub	sp, #16
 8008cb8:	af00      	add	r7, sp, #0
 8008cba:	60f8      	str	r0, [r7, #12]
 8008cbc:	60b9      	str	r1, [r7, #8]
 8008cbe:	603b      	str	r3, [r7, #0]
 8008cc0:	4613      	mov	r3, r2
 8008cc2:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) == Status)
 8008cc4:	e010      	b.n	8008ce8 <SPI_WaitOnFlagUntilTimeout+0x34>
  {
    /* Check for the Timeout */
    if ((((HAL_GetTick() - Tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8008cc6:	f7fb fc8d 	bl	80045e4 <HAL_GetTick>
 8008cca:	4602      	mov	r2, r0
 8008ccc:	683b      	ldr	r3, [r7, #0]
 8008cce:	1ad3      	subs	r3, r2, r3
 8008cd0:	69ba      	ldr	r2, [r7, #24]
 8008cd2:	429a      	cmp	r2, r3
 8008cd4:	d803      	bhi.n	8008cde <SPI_WaitOnFlagUntilTimeout+0x2a>
 8008cd6:	69bb      	ldr	r3, [r7, #24]
 8008cd8:	f1b3 3fff 	cmp.w	r3, #4294967295
 8008cdc:	d102      	bne.n	8008ce4 <SPI_WaitOnFlagUntilTimeout+0x30>
 8008cde:	69bb      	ldr	r3, [r7, #24]
 8008ce0:	2b00      	cmp	r3, #0
 8008ce2:	d101      	bne.n	8008ce8 <SPI_WaitOnFlagUntilTimeout+0x34>
    {
      return HAL_TIMEOUT;
 8008ce4:	2303      	movs	r3, #3
 8008ce6:	e00f      	b.n	8008d08 <SPI_WaitOnFlagUntilTimeout+0x54>
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) == Status)
 8008ce8:	68fb      	ldr	r3, [r7, #12]
 8008cea:	681b      	ldr	r3, [r3, #0]
 8008cec:	695a      	ldr	r2, [r3, #20]
 8008cee:	68bb      	ldr	r3, [r7, #8]
 8008cf0:	4013      	ands	r3, r2
 8008cf2:	68ba      	ldr	r2, [r7, #8]
 8008cf4:	429a      	cmp	r2, r3
 8008cf6:	bf0c      	ite	eq
 8008cf8:	2301      	moveq	r3, #1
 8008cfa:	2300      	movne	r3, #0
 8008cfc:	b2db      	uxtb	r3, r3
 8008cfe:	461a      	mov	r2, r3
 8008d00:	79fb      	ldrb	r3, [r7, #7]
 8008d02:	429a      	cmp	r2, r3
 8008d04:	d0df      	beq.n	8008cc6 <SPI_WaitOnFlagUntilTimeout+0x12>
    }
  }
  return HAL_OK;
 8008d06:	2300      	movs	r3, #0
}
 8008d08:	4618      	mov	r0, r3
 8008d0a:	3710      	adds	r7, #16
 8008d0c:	46bd      	mov	sp, r7
 8008d0e:	bd80      	pop	{r7, pc}

08008d10 <SPI_GetPacketSize>:
  * @param  hspi: pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval Packet size occupied in the fifo
  */
static uint32_t SPI_GetPacketSize(SPI_HandleTypeDef *hspi)
{
 8008d10:	b480      	push	{r7}
 8008d12:	b085      	sub	sp, #20
 8008d14:	af00      	add	r7, sp, #0
 8008d16:	6078      	str	r0, [r7, #4]
  uint32_t fifo_threashold = (hspi->Init.FifoThreshold >> SPI_CFG1_FTHLV_Pos) + 1UL;
 8008d18:	687b      	ldr	r3, [r7, #4]
 8008d1a:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8008d1c:	095b      	lsrs	r3, r3, #5
 8008d1e:	3301      	adds	r3, #1
 8008d20:	60fb      	str	r3, [r7, #12]
  uint32_t data_size       = (hspi->Init.DataSize      >> SPI_CFG1_DSIZE_Pos) + 1UL;
 8008d22:	687b      	ldr	r3, [r7, #4]
 8008d24:	68db      	ldr	r3, [r3, #12]
 8008d26:	3301      	adds	r3, #1
 8008d28:	60bb      	str	r3, [r7, #8]

  /* Convert data size to Byte */
  data_size = (data_size + 7UL) / 8UL;
 8008d2a:	68bb      	ldr	r3, [r7, #8]
 8008d2c:	3307      	adds	r3, #7
 8008d2e:	08db      	lsrs	r3, r3, #3
 8008d30:	60bb      	str	r3, [r7, #8]

  return data_size * fifo_threashold;
 8008d32:	68bb      	ldr	r3, [r7, #8]
 8008d34:	68fa      	ldr	r2, [r7, #12]
 8008d36:	fb02 f303 	mul.w	r3, r2, r3
}
 8008d3a:	4618      	mov	r0, r3
 8008d3c:	3714      	adds	r7, #20
 8008d3e:	46bd      	mov	sp, r7
 8008d40:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008d44:	4770      	bx	lr

08008d46 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8008d46:	b580      	push	{r7, lr}
 8008d48:	b082      	sub	sp, #8
 8008d4a:	af00      	add	r7, sp, #0
 8008d4c:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8008d4e:	687b      	ldr	r3, [r7, #4]
 8008d50:	2b00      	cmp	r3, #0
 8008d52:	d101      	bne.n	8008d58 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8008d54:	2301      	movs	r3, #1
 8008d56:	e049      	b.n	8008dec <HAL_TIM_Base_Init+0xa6>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8008d58:	687b      	ldr	r3, [r7, #4]
 8008d5a:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8008d5e:	b2db      	uxtb	r3, r3
 8008d60:	2b00      	cmp	r3, #0
 8008d62:	d106      	bne.n	8008d72 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8008d64:	687b      	ldr	r3, [r7, #4]
 8008d66:	2200      	movs	r2, #0
 8008d68:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8008d6c:	6878      	ldr	r0, [r7, #4]
 8008d6e:	f7fb fa3f 	bl	80041f0 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8008d72:	687b      	ldr	r3, [r7, #4]
 8008d74:	2202      	movs	r2, #2
 8008d76:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8008d7a:	687b      	ldr	r3, [r7, #4]
 8008d7c:	681a      	ldr	r2, [r3, #0]
 8008d7e:	687b      	ldr	r3, [r7, #4]
 8008d80:	3304      	adds	r3, #4
 8008d82:	4619      	mov	r1, r3
 8008d84:	4610      	mov	r0, r2
 8008d86:	f000 fbb1 	bl	80094ec <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8008d8a:	687b      	ldr	r3, [r7, #4]
 8008d8c:	2201      	movs	r2, #1
 8008d8e:	f883 2048 	strb.w	r2, [r3, #72]	; 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8008d92:	687b      	ldr	r3, [r7, #4]
 8008d94:	2201      	movs	r2, #1
 8008d96:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8008d9a:	687b      	ldr	r3, [r7, #4]
 8008d9c:	2201      	movs	r2, #1
 8008d9e:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8008da2:	687b      	ldr	r3, [r7, #4]
 8008da4:	2201      	movs	r2, #1
 8008da6:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8008daa:	687b      	ldr	r3, [r7, #4]
 8008dac:	2201      	movs	r2, #1
 8008dae:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
 8008db2:	687b      	ldr	r3, [r7, #4]
 8008db4:	2201      	movs	r2, #1
 8008db6:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8008dba:	687b      	ldr	r3, [r7, #4]
 8008dbc:	2201      	movs	r2, #1
 8008dbe:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8008dc2:	687b      	ldr	r3, [r7, #4]
 8008dc4:	2201      	movs	r2, #1
 8008dc6:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8008dca:	687b      	ldr	r3, [r7, #4]
 8008dcc:	2201      	movs	r2, #1
 8008dce:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 8008dd2:	687b      	ldr	r3, [r7, #4]
 8008dd4:	2201      	movs	r2, #1
 8008dd6:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46
 8008dda:	687b      	ldr	r3, [r7, #4]
 8008ddc:	2201      	movs	r2, #1
 8008dde:	f883 2047 	strb.w	r2, [r3, #71]	; 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8008de2:	687b      	ldr	r3, [r7, #4]
 8008de4:	2201      	movs	r2, #1
 8008de6:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8008dea:	2300      	movs	r3, #0
}
 8008dec:	4618      	mov	r0, r3
 8008dee:	3708      	adds	r7, #8
 8008df0:	46bd      	mov	sp, r7
 8008df2:	bd80      	pop	{r7, pc}

08008df4 <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 8008df4:	b580      	push	{r7, lr}
 8008df6:	b082      	sub	sp, #8
 8008df8:	af00      	add	r7, sp, #0
 8008dfa:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8008dfc:	687b      	ldr	r3, [r7, #4]
 8008dfe:	2b00      	cmp	r3, #0
 8008e00:	d101      	bne.n	8008e06 <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 8008e02:	2301      	movs	r3, #1
 8008e04:	e049      	b.n	8008e9a <HAL_TIM_PWM_Init+0xa6>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8008e06:	687b      	ldr	r3, [r7, #4]
 8008e08:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8008e0c:	b2db      	uxtb	r3, r3
 8008e0e:	2b00      	cmp	r3, #0
 8008e10:	d106      	bne.n	8008e20 <HAL_TIM_PWM_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8008e12:	687b      	ldr	r3, [r7, #4]
 8008e14:	2200      	movs	r2, #0
 8008e16:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 8008e1a:	6878      	ldr	r0, [r7, #4]
 8008e1c:	f000 f841 	bl	8008ea2 <HAL_TIM_PWM_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8008e20:	687b      	ldr	r3, [r7, #4]
 8008e22:	2202      	movs	r2, #2
 8008e24:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8008e28:	687b      	ldr	r3, [r7, #4]
 8008e2a:	681a      	ldr	r2, [r3, #0]
 8008e2c:	687b      	ldr	r3, [r7, #4]
 8008e2e:	3304      	adds	r3, #4
 8008e30:	4619      	mov	r1, r3
 8008e32:	4610      	mov	r0, r2
 8008e34:	f000 fb5a 	bl	80094ec <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8008e38:	687b      	ldr	r3, [r7, #4]
 8008e3a:	2201      	movs	r2, #1
 8008e3c:	f883 2048 	strb.w	r2, [r3, #72]	; 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8008e40:	687b      	ldr	r3, [r7, #4]
 8008e42:	2201      	movs	r2, #1
 8008e44:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8008e48:	687b      	ldr	r3, [r7, #4]
 8008e4a:	2201      	movs	r2, #1
 8008e4c:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8008e50:	687b      	ldr	r3, [r7, #4]
 8008e52:	2201      	movs	r2, #1
 8008e54:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8008e58:	687b      	ldr	r3, [r7, #4]
 8008e5a:	2201      	movs	r2, #1
 8008e5c:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
 8008e60:	687b      	ldr	r3, [r7, #4]
 8008e62:	2201      	movs	r2, #1
 8008e64:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8008e68:	687b      	ldr	r3, [r7, #4]
 8008e6a:	2201      	movs	r2, #1
 8008e6c:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8008e70:	687b      	ldr	r3, [r7, #4]
 8008e72:	2201      	movs	r2, #1
 8008e74:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8008e78:	687b      	ldr	r3, [r7, #4]
 8008e7a:	2201      	movs	r2, #1
 8008e7c:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 8008e80:	687b      	ldr	r3, [r7, #4]
 8008e82:	2201      	movs	r2, #1
 8008e84:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46
 8008e88:	687b      	ldr	r3, [r7, #4]
 8008e8a:	2201      	movs	r2, #1
 8008e8c:	f883 2047 	strb.w	r2, [r3, #71]	; 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8008e90:	687b      	ldr	r3, [r7, #4]
 8008e92:	2201      	movs	r2, #1
 8008e94:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8008e98:	2300      	movs	r3, #0
}
 8008e9a:	4618      	mov	r0, r3
 8008e9c:	3708      	adds	r7, #8
 8008e9e:	46bd      	mov	sp, r7
 8008ea0:	bd80      	pop	{r7, pc}

08008ea2 <HAL_TIM_PWM_MspInit>:
  * @brief  Initializes the TIM PWM MSP.
  * @param  htim TIM PWM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef *htim)
{
 8008ea2:	b480      	push	{r7}
 8008ea4:	b083      	sub	sp, #12
 8008ea6:	af00      	add	r7, sp, #0
 8008ea8:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_MspInit could be implemented in the user file
   */
}
 8008eaa:	bf00      	nop
 8008eac:	370c      	adds	r7, #12
 8008eae:	46bd      	mov	sp, r7
 8008eb0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008eb4:	4770      	bx	lr
	...

08008eb8 <HAL_TIM_PWM_Start>:
  *            @arg TIM_CHANNEL_5: TIM Channel 5 selected
  *            @arg TIM_CHANNEL_6: TIM Channel 6 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8008eb8:	b580      	push	{r7, lr}
 8008eba:	b084      	sub	sp, #16
 8008ebc:	af00      	add	r7, sp, #0
 8008ebe:	6078      	str	r0, [r7, #4]
 8008ec0:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Check the TIM channel state */
  if (TIM_CHANNEL_STATE_GET(htim, Channel) != HAL_TIM_CHANNEL_STATE_READY)
 8008ec2:	683b      	ldr	r3, [r7, #0]
 8008ec4:	2b00      	cmp	r3, #0
 8008ec6:	d109      	bne.n	8008edc <HAL_TIM_PWM_Start+0x24>
 8008ec8:	687b      	ldr	r3, [r7, #4]
 8008eca:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 8008ece:	b2db      	uxtb	r3, r3
 8008ed0:	2b01      	cmp	r3, #1
 8008ed2:	bf14      	ite	ne
 8008ed4:	2301      	movne	r3, #1
 8008ed6:	2300      	moveq	r3, #0
 8008ed8:	b2db      	uxtb	r3, r3
 8008eda:	e03c      	b.n	8008f56 <HAL_TIM_PWM_Start+0x9e>
 8008edc:	683b      	ldr	r3, [r7, #0]
 8008ede:	2b04      	cmp	r3, #4
 8008ee0:	d109      	bne.n	8008ef6 <HAL_TIM_PWM_Start+0x3e>
 8008ee2:	687b      	ldr	r3, [r7, #4]
 8008ee4:	f893 303f 	ldrb.w	r3, [r3, #63]	; 0x3f
 8008ee8:	b2db      	uxtb	r3, r3
 8008eea:	2b01      	cmp	r3, #1
 8008eec:	bf14      	ite	ne
 8008eee:	2301      	movne	r3, #1
 8008ef0:	2300      	moveq	r3, #0
 8008ef2:	b2db      	uxtb	r3, r3
 8008ef4:	e02f      	b.n	8008f56 <HAL_TIM_PWM_Start+0x9e>
 8008ef6:	683b      	ldr	r3, [r7, #0]
 8008ef8:	2b08      	cmp	r3, #8
 8008efa:	d109      	bne.n	8008f10 <HAL_TIM_PWM_Start+0x58>
 8008efc:	687b      	ldr	r3, [r7, #4]
 8008efe:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 8008f02:	b2db      	uxtb	r3, r3
 8008f04:	2b01      	cmp	r3, #1
 8008f06:	bf14      	ite	ne
 8008f08:	2301      	movne	r3, #1
 8008f0a:	2300      	moveq	r3, #0
 8008f0c:	b2db      	uxtb	r3, r3
 8008f0e:	e022      	b.n	8008f56 <HAL_TIM_PWM_Start+0x9e>
 8008f10:	683b      	ldr	r3, [r7, #0]
 8008f12:	2b0c      	cmp	r3, #12
 8008f14:	d109      	bne.n	8008f2a <HAL_TIM_PWM_Start+0x72>
 8008f16:	687b      	ldr	r3, [r7, #4]
 8008f18:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8008f1c:	b2db      	uxtb	r3, r3
 8008f1e:	2b01      	cmp	r3, #1
 8008f20:	bf14      	ite	ne
 8008f22:	2301      	movne	r3, #1
 8008f24:	2300      	moveq	r3, #0
 8008f26:	b2db      	uxtb	r3, r3
 8008f28:	e015      	b.n	8008f56 <HAL_TIM_PWM_Start+0x9e>
 8008f2a:	683b      	ldr	r3, [r7, #0]
 8008f2c:	2b10      	cmp	r3, #16
 8008f2e:	d109      	bne.n	8008f44 <HAL_TIM_PWM_Start+0x8c>
 8008f30:	687b      	ldr	r3, [r7, #4]
 8008f32:	f893 3042 	ldrb.w	r3, [r3, #66]	; 0x42
 8008f36:	b2db      	uxtb	r3, r3
 8008f38:	2b01      	cmp	r3, #1
 8008f3a:	bf14      	ite	ne
 8008f3c:	2301      	movne	r3, #1
 8008f3e:	2300      	moveq	r3, #0
 8008f40:	b2db      	uxtb	r3, r3
 8008f42:	e008      	b.n	8008f56 <HAL_TIM_PWM_Start+0x9e>
 8008f44:	687b      	ldr	r3, [r7, #4]
 8008f46:	f893 3043 	ldrb.w	r3, [r3, #67]	; 0x43
 8008f4a:	b2db      	uxtb	r3, r3
 8008f4c:	2b01      	cmp	r3, #1
 8008f4e:	bf14      	ite	ne
 8008f50:	2301      	movne	r3, #1
 8008f52:	2300      	moveq	r3, #0
 8008f54:	b2db      	uxtb	r3, r3
 8008f56:	2b00      	cmp	r3, #0
 8008f58:	d001      	beq.n	8008f5e <HAL_TIM_PWM_Start+0xa6>
  {
    return HAL_ERROR;
 8008f5a:	2301      	movs	r3, #1
 8008f5c:	e0a1      	b.n	80090a2 <HAL_TIM_PWM_Start+0x1ea>
  }

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 8008f5e:	683b      	ldr	r3, [r7, #0]
 8008f60:	2b00      	cmp	r3, #0
 8008f62:	d104      	bne.n	8008f6e <HAL_TIM_PWM_Start+0xb6>
 8008f64:	687b      	ldr	r3, [r7, #4]
 8008f66:	2202      	movs	r2, #2
 8008f68:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8008f6c:	e023      	b.n	8008fb6 <HAL_TIM_PWM_Start+0xfe>
 8008f6e:	683b      	ldr	r3, [r7, #0]
 8008f70:	2b04      	cmp	r3, #4
 8008f72:	d104      	bne.n	8008f7e <HAL_TIM_PWM_Start+0xc6>
 8008f74:	687b      	ldr	r3, [r7, #4]
 8008f76:	2202      	movs	r2, #2
 8008f78:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8008f7c:	e01b      	b.n	8008fb6 <HAL_TIM_PWM_Start+0xfe>
 8008f7e:	683b      	ldr	r3, [r7, #0]
 8008f80:	2b08      	cmp	r3, #8
 8008f82:	d104      	bne.n	8008f8e <HAL_TIM_PWM_Start+0xd6>
 8008f84:	687b      	ldr	r3, [r7, #4]
 8008f86:	2202      	movs	r2, #2
 8008f88:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8008f8c:	e013      	b.n	8008fb6 <HAL_TIM_PWM_Start+0xfe>
 8008f8e:	683b      	ldr	r3, [r7, #0]
 8008f90:	2b0c      	cmp	r3, #12
 8008f92:	d104      	bne.n	8008f9e <HAL_TIM_PWM_Start+0xe6>
 8008f94:	687b      	ldr	r3, [r7, #4]
 8008f96:	2202      	movs	r2, #2
 8008f98:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
 8008f9c:	e00b      	b.n	8008fb6 <HAL_TIM_PWM_Start+0xfe>
 8008f9e:	683b      	ldr	r3, [r7, #0]
 8008fa0:	2b10      	cmp	r3, #16
 8008fa2:	d104      	bne.n	8008fae <HAL_TIM_PWM_Start+0xf6>
 8008fa4:	687b      	ldr	r3, [r7, #4]
 8008fa6:	2202      	movs	r2, #2
 8008fa8:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8008fac:	e003      	b.n	8008fb6 <HAL_TIM_PWM_Start+0xfe>
 8008fae:	687b      	ldr	r3, [r7, #4]
 8008fb0:	2202      	movs	r2, #2
 8008fb2:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43

  /* Enable the Capture compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 8008fb6:	687b      	ldr	r3, [r7, #4]
 8008fb8:	681b      	ldr	r3, [r3, #0]
 8008fba:	2201      	movs	r2, #1
 8008fbc:	6839      	ldr	r1, [r7, #0]
 8008fbe:	4618      	mov	r0, r3
 8008fc0:	f000 fea2 	bl	8009d08 <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 8008fc4:	687b      	ldr	r3, [r7, #4]
 8008fc6:	681b      	ldr	r3, [r3, #0]
 8008fc8:	4a38      	ldr	r2, [pc, #224]	; (80090ac <HAL_TIM_PWM_Start+0x1f4>)
 8008fca:	4293      	cmp	r3, r2
 8008fcc:	d013      	beq.n	8008ff6 <HAL_TIM_PWM_Start+0x13e>
 8008fce:	687b      	ldr	r3, [r7, #4]
 8008fd0:	681b      	ldr	r3, [r3, #0]
 8008fd2:	4a37      	ldr	r2, [pc, #220]	; (80090b0 <HAL_TIM_PWM_Start+0x1f8>)
 8008fd4:	4293      	cmp	r3, r2
 8008fd6:	d00e      	beq.n	8008ff6 <HAL_TIM_PWM_Start+0x13e>
 8008fd8:	687b      	ldr	r3, [r7, #4]
 8008fda:	681b      	ldr	r3, [r3, #0]
 8008fdc:	4a35      	ldr	r2, [pc, #212]	; (80090b4 <HAL_TIM_PWM_Start+0x1fc>)
 8008fde:	4293      	cmp	r3, r2
 8008fe0:	d009      	beq.n	8008ff6 <HAL_TIM_PWM_Start+0x13e>
 8008fe2:	687b      	ldr	r3, [r7, #4]
 8008fe4:	681b      	ldr	r3, [r3, #0]
 8008fe6:	4a34      	ldr	r2, [pc, #208]	; (80090b8 <HAL_TIM_PWM_Start+0x200>)
 8008fe8:	4293      	cmp	r3, r2
 8008fea:	d004      	beq.n	8008ff6 <HAL_TIM_PWM_Start+0x13e>
 8008fec:	687b      	ldr	r3, [r7, #4]
 8008fee:	681b      	ldr	r3, [r3, #0]
 8008ff0:	4a32      	ldr	r2, [pc, #200]	; (80090bc <HAL_TIM_PWM_Start+0x204>)
 8008ff2:	4293      	cmp	r3, r2
 8008ff4:	d101      	bne.n	8008ffa <HAL_TIM_PWM_Start+0x142>
 8008ff6:	2301      	movs	r3, #1
 8008ff8:	e000      	b.n	8008ffc <HAL_TIM_PWM_Start+0x144>
 8008ffa:	2300      	movs	r3, #0
 8008ffc:	2b00      	cmp	r3, #0
 8008ffe:	d007      	beq.n	8009010 <HAL_TIM_PWM_Start+0x158>
  {
    /* Enable the main output */
    __HAL_TIM_MOE_ENABLE(htim);
 8009000:	687b      	ldr	r3, [r7, #4]
 8009002:	681b      	ldr	r3, [r3, #0]
 8009004:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8009006:	687b      	ldr	r3, [r7, #4]
 8009008:	681b      	ldr	r3, [r3, #0]
 800900a:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 800900e:	645a      	str	r2, [r3, #68]	; 0x44
  }

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8009010:	687b      	ldr	r3, [r7, #4]
 8009012:	681b      	ldr	r3, [r3, #0]
 8009014:	4a25      	ldr	r2, [pc, #148]	; (80090ac <HAL_TIM_PWM_Start+0x1f4>)
 8009016:	4293      	cmp	r3, r2
 8009018:	d022      	beq.n	8009060 <HAL_TIM_PWM_Start+0x1a8>
 800901a:	687b      	ldr	r3, [r7, #4]
 800901c:	681b      	ldr	r3, [r3, #0]
 800901e:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8009022:	d01d      	beq.n	8009060 <HAL_TIM_PWM_Start+0x1a8>
 8009024:	687b      	ldr	r3, [r7, #4]
 8009026:	681b      	ldr	r3, [r3, #0]
 8009028:	4a25      	ldr	r2, [pc, #148]	; (80090c0 <HAL_TIM_PWM_Start+0x208>)
 800902a:	4293      	cmp	r3, r2
 800902c:	d018      	beq.n	8009060 <HAL_TIM_PWM_Start+0x1a8>
 800902e:	687b      	ldr	r3, [r7, #4]
 8009030:	681b      	ldr	r3, [r3, #0]
 8009032:	4a24      	ldr	r2, [pc, #144]	; (80090c4 <HAL_TIM_PWM_Start+0x20c>)
 8009034:	4293      	cmp	r3, r2
 8009036:	d013      	beq.n	8009060 <HAL_TIM_PWM_Start+0x1a8>
 8009038:	687b      	ldr	r3, [r7, #4]
 800903a:	681b      	ldr	r3, [r3, #0]
 800903c:	4a22      	ldr	r2, [pc, #136]	; (80090c8 <HAL_TIM_PWM_Start+0x210>)
 800903e:	4293      	cmp	r3, r2
 8009040:	d00e      	beq.n	8009060 <HAL_TIM_PWM_Start+0x1a8>
 8009042:	687b      	ldr	r3, [r7, #4]
 8009044:	681b      	ldr	r3, [r3, #0]
 8009046:	4a1a      	ldr	r2, [pc, #104]	; (80090b0 <HAL_TIM_PWM_Start+0x1f8>)
 8009048:	4293      	cmp	r3, r2
 800904a:	d009      	beq.n	8009060 <HAL_TIM_PWM_Start+0x1a8>
 800904c:	687b      	ldr	r3, [r7, #4]
 800904e:	681b      	ldr	r3, [r3, #0]
 8009050:	4a1e      	ldr	r2, [pc, #120]	; (80090cc <HAL_TIM_PWM_Start+0x214>)
 8009052:	4293      	cmp	r3, r2
 8009054:	d004      	beq.n	8009060 <HAL_TIM_PWM_Start+0x1a8>
 8009056:	687b      	ldr	r3, [r7, #4]
 8009058:	681b      	ldr	r3, [r3, #0]
 800905a:	4a16      	ldr	r2, [pc, #88]	; (80090b4 <HAL_TIM_PWM_Start+0x1fc>)
 800905c:	4293      	cmp	r3, r2
 800905e:	d115      	bne.n	800908c <HAL_TIM_PWM_Start+0x1d4>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8009060:	687b      	ldr	r3, [r7, #4]
 8009062:	681b      	ldr	r3, [r3, #0]
 8009064:	689a      	ldr	r2, [r3, #8]
 8009066:	4b1a      	ldr	r3, [pc, #104]	; (80090d0 <HAL_TIM_PWM_Start+0x218>)
 8009068:	4013      	ands	r3, r2
 800906a:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800906c:	68fb      	ldr	r3, [r7, #12]
 800906e:	2b06      	cmp	r3, #6
 8009070:	d015      	beq.n	800909e <HAL_TIM_PWM_Start+0x1e6>
 8009072:	68fb      	ldr	r3, [r7, #12]
 8009074:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8009078:	d011      	beq.n	800909e <HAL_TIM_PWM_Start+0x1e6>
    {
      __HAL_TIM_ENABLE(htim);
 800907a:	687b      	ldr	r3, [r7, #4]
 800907c:	681b      	ldr	r3, [r3, #0]
 800907e:	681a      	ldr	r2, [r3, #0]
 8009080:	687b      	ldr	r3, [r7, #4]
 8009082:	681b      	ldr	r3, [r3, #0]
 8009084:	f042 0201 	orr.w	r2, r2, #1
 8009088:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800908a:	e008      	b.n	800909e <HAL_TIM_PWM_Start+0x1e6>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 800908c:	687b      	ldr	r3, [r7, #4]
 800908e:	681b      	ldr	r3, [r3, #0]
 8009090:	681a      	ldr	r2, [r3, #0]
 8009092:	687b      	ldr	r3, [r7, #4]
 8009094:	681b      	ldr	r3, [r3, #0]
 8009096:	f042 0201 	orr.w	r2, r2, #1
 800909a:	601a      	str	r2, [r3, #0]
 800909c:	e000      	b.n	80090a0 <HAL_TIM_PWM_Start+0x1e8>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800909e:	bf00      	nop
  }

  /* Return function status */
  return HAL_OK;
 80090a0:	2300      	movs	r3, #0
}
 80090a2:	4618      	mov	r0, r3
 80090a4:	3710      	adds	r7, #16
 80090a6:	46bd      	mov	sp, r7
 80090a8:	bd80      	pop	{r7, pc}
 80090aa:	bf00      	nop
 80090ac:	40010000 	.word	0x40010000
 80090b0:	40010400 	.word	0x40010400
 80090b4:	40014000 	.word	0x40014000
 80090b8:	40014400 	.word	0x40014400
 80090bc:	40014800 	.word	0x40014800
 80090c0:	40000400 	.word	0x40000400
 80090c4:	40000800 	.word	0x40000800
 80090c8:	40000c00 	.word	0x40000c00
 80090cc:	40001800 	.word	0x40001800
 80090d0:	00010007 	.word	0x00010007

080090d4 <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 80090d4:	b580      	push	{r7, lr}
 80090d6:	b086      	sub	sp, #24
 80090d8:	af00      	add	r7, sp, #0
 80090da:	60f8      	str	r0, [r7, #12]
 80090dc:	60b9      	str	r1, [r7, #8]
 80090de:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 80090e0:	2300      	movs	r3, #0
 80090e2:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  /* Process Locked */
  __HAL_LOCK(htim);
 80090e4:	68fb      	ldr	r3, [r7, #12]
 80090e6:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 80090ea:	2b01      	cmp	r3, #1
 80090ec:	d101      	bne.n	80090f2 <HAL_TIM_PWM_ConfigChannel+0x1e>
 80090ee:	2302      	movs	r3, #2
 80090f0:	e0ff      	b.n	80092f2 <HAL_TIM_PWM_ConfigChannel+0x21e>
 80090f2:	68fb      	ldr	r3, [r7, #12]
 80090f4:	2201      	movs	r2, #1
 80090f6:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  switch (Channel)
 80090fa:	687b      	ldr	r3, [r7, #4]
 80090fc:	2b14      	cmp	r3, #20
 80090fe:	f200 80f0 	bhi.w	80092e2 <HAL_TIM_PWM_ConfigChannel+0x20e>
 8009102:	a201      	add	r2, pc, #4	; (adr r2, 8009108 <HAL_TIM_PWM_ConfigChannel+0x34>)
 8009104:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8009108:	0800915d 	.word	0x0800915d
 800910c:	080092e3 	.word	0x080092e3
 8009110:	080092e3 	.word	0x080092e3
 8009114:	080092e3 	.word	0x080092e3
 8009118:	0800919d 	.word	0x0800919d
 800911c:	080092e3 	.word	0x080092e3
 8009120:	080092e3 	.word	0x080092e3
 8009124:	080092e3 	.word	0x080092e3
 8009128:	080091df 	.word	0x080091df
 800912c:	080092e3 	.word	0x080092e3
 8009130:	080092e3 	.word	0x080092e3
 8009134:	080092e3 	.word	0x080092e3
 8009138:	0800921f 	.word	0x0800921f
 800913c:	080092e3 	.word	0x080092e3
 8009140:	080092e3 	.word	0x080092e3
 8009144:	080092e3 	.word	0x080092e3
 8009148:	08009261 	.word	0x08009261
 800914c:	080092e3 	.word	0x080092e3
 8009150:	080092e3 	.word	0x080092e3
 8009154:	080092e3 	.word	0x080092e3
 8009158:	080092a1 	.word	0x080092a1
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 800915c:	68fb      	ldr	r3, [r7, #12]
 800915e:	681b      	ldr	r3, [r3, #0]
 8009160:	68b9      	ldr	r1, [r7, #8]
 8009162:	4618      	mov	r0, r3
 8009164:	f000 fa5c 	bl	8009620 <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 8009168:	68fb      	ldr	r3, [r7, #12]
 800916a:	681b      	ldr	r3, [r3, #0]
 800916c:	699a      	ldr	r2, [r3, #24]
 800916e:	68fb      	ldr	r3, [r7, #12]
 8009170:	681b      	ldr	r3, [r3, #0]
 8009172:	f042 0208 	orr.w	r2, r2, #8
 8009176:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 8009178:	68fb      	ldr	r3, [r7, #12]
 800917a:	681b      	ldr	r3, [r3, #0]
 800917c:	699a      	ldr	r2, [r3, #24]
 800917e:	68fb      	ldr	r3, [r7, #12]
 8009180:	681b      	ldr	r3, [r3, #0]
 8009182:	f022 0204 	bic.w	r2, r2, #4
 8009186:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 8009188:	68fb      	ldr	r3, [r7, #12]
 800918a:	681b      	ldr	r3, [r3, #0]
 800918c:	6999      	ldr	r1, [r3, #24]
 800918e:	68bb      	ldr	r3, [r7, #8]
 8009190:	691a      	ldr	r2, [r3, #16]
 8009192:	68fb      	ldr	r3, [r7, #12]
 8009194:	681b      	ldr	r3, [r3, #0]
 8009196:	430a      	orrs	r2, r1
 8009198:	619a      	str	r2, [r3, #24]
      break;
 800919a:	e0a5      	b.n	80092e8 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 800919c:	68fb      	ldr	r3, [r7, #12]
 800919e:	681b      	ldr	r3, [r3, #0]
 80091a0:	68b9      	ldr	r1, [r7, #8]
 80091a2:	4618      	mov	r0, r3
 80091a4:	f000 facc 	bl	8009740 <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 80091a8:	68fb      	ldr	r3, [r7, #12]
 80091aa:	681b      	ldr	r3, [r3, #0]
 80091ac:	699a      	ldr	r2, [r3, #24]
 80091ae:	68fb      	ldr	r3, [r7, #12]
 80091b0:	681b      	ldr	r3, [r3, #0]
 80091b2:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 80091b6:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 80091b8:	68fb      	ldr	r3, [r7, #12]
 80091ba:	681b      	ldr	r3, [r3, #0]
 80091bc:	699a      	ldr	r2, [r3, #24]
 80091be:	68fb      	ldr	r3, [r7, #12]
 80091c0:	681b      	ldr	r3, [r3, #0]
 80091c2:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 80091c6:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 80091c8:	68fb      	ldr	r3, [r7, #12]
 80091ca:	681b      	ldr	r3, [r3, #0]
 80091cc:	6999      	ldr	r1, [r3, #24]
 80091ce:	68bb      	ldr	r3, [r7, #8]
 80091d0:	691b      	ldr	r3, [r3, #16]
 80091d2:	021a      	lsls	r2, r3, #8
 80091d4:	68fb      	ldr	r3, [r7, #12]
 80091d6:	681b      	ldr	r3, [r3, #0]
 80091d8:	430a      	orrs	r2, r1
 80091da:	619a      	str	r2, [r3, #24]
      break;
 80091dc:	e084      	b.n	80092e8 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 80091de:	68fb      	ldr	r3, [r7, #12]
 80091e0:	681b      	ldr	r3, [r3, #0]
 80091e2:	68b9      	ldr	r1, [r7, #8]
 80091e4:	4618      	mov	r0, r3
 80091e6:	f000 fb35 	bl	8009854 <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 80091ea:	68fb      	ldr	r3, [r7, #12]
 80091ec:	681b      	ldr	r3, [r3, #0]
 80091ee:	69da      	ldr	r2, [r3, #28]
 80091f0:	68fb      	ldr	r3, [r7, #12]
 80091f2:	681b      	ldr	r3, [r3, #0]
 80091f4:	f042 0208 	orr.w	r2, r2, #8
 80091f8:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 80091fa:	68fb      	ldr	r3, [r7, #12]
 80091fc:	681b      	ldr	r3, [r3, #0]
 80091fe:	69da      	ldr	r2, [r3, #28]
 8009200:	68fb      	ldr	r3, [r7, #12]
 8009202:	681b      	ldr	r3, [r3, #0]
 8009204:	f022 0204 	bic.w	r2, r2, #4
 8009208:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 800920a:	68fb      	ldr	r3, [r7, #12]
 800920c:	681b      	ldr	r3, [r3, #0]
 800920e:	69d9      	ldr	r1, [r3, #28]
 8009210:	68bb      	ldr	r3, [r7, #8]
 8009212:	691a      	ldr	r2, [r3, #16]
 8009214:	68fb      	ldr	r3, [r7, #12]
 8009216:	681b      	ldr	r3, [r3, #0]
 8009218:	430a      	orrs	r2, r1
 800921a:	61da      	str	r2, [r3, #28]
      break;
 800921c:	e064      	b.n	80092e8 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 800921e:	68fb      	ldr	r3, [r7, #12]
 8009220:	681b      	ldr	r3, [r3, #0]
 8009222:	68b9      	ldr	r1, [r7, #8]
 8009224:	4618      	mov	r0, r3
 8009226:	f000 fb9d 	bl	8009964 <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 800922a:	68fb      	ldr	r3, [r7, #12]
 800922c:	681b      	ldr	r3, [r3, #0]
 800922e:	69da      	ldr	r2, [r3, #28]
 8009230:	68fb      	ldr	r3, [r7, #12]
 8009232:	681b      	ldr	r3, [r3, #0]
 8009234:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8009238:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 800923a:	68fb      	ldr	r3, [r7, #12]
 800923c:	681b      	ldr	r3, [r3, #0]
 800923e:	69da      	ldr	r2, [r3, #28]
 8009240:	68fb      	ldr	r3, [r7, #12]
 8009242:	681b      	ldr	r3, [r3, #0]
 8009244:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8009248:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 800924a:	68fb      	ldr	r3, [r7, #12]
 800924c:	681b      	ldr	r3, [r3, #0]
 800924e:	69d9      	ldr	r1, [r3, #28]
 8009250:	68bb      	ldr	r3, [r7, #8]
 8009252:	691b      	ldr	r3, [r3, #16]
 8009254:	021a      	lsls	r2, r3, #8
 8009256:	68fb      	ldr	r3, [r7, #12]
 8009258:	681b      	ldr	r3, [r3, #0]
 800925a:	430a      	orrs	r2, r1
 800925c:	61da      	str	r2, [r3, #28]
      break;
 800925e:	e043      	b.n	80092e8 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC5_INSTANCE(htim->Instance));

      /* Configure the Channel 5 in PWM mode */
      TIM_OC5_SetConfig(htim->Instance, sConfig);
 8009260:	68fb      	ldr	r3, [r7, #12]
 8009262:	681b      	ldr	r3, [r3, #0]
 8009264:	68b9      	ldr	r1, [r7, #8]
 8009266:	4618      	mov	r0, r3
 8009268:	f000 fbe6 	bl	8009a38 <TIM_OC5_SetConfig>

      /* Set the Preload enable bit for channel5*/
      htim->Instance->CCMR3 |= TIM_CCMR3_OC5PE;
 800926c:	68fb      	ldr	r3, [r7, #12]
 800926e:	681b      	ldr	r3, [r3, #0]
 8009270:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 8009272:	68fb      	ldr	r3, [r7, #12]
 8009274:	681b      	ldr	r3, [r3, #0]
 8009276:	f042 0208 	orr.w	r2, r2, #8
 800927a:	655a      	str	r2, [r3, #84]	; 0x54

      /* Configure the Output Fast mode */
      htim->Instance->CCMR3 &= ~TIM_CCMR3_OC5FE;
 800927c:	68fb      	ldr	r3, [r7, #12]
 800927e:	681b      	ldr	r3, [r3, #0]
 8009280:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 8009282:	68fb      	ldr	r3, [r7, #12]
 8009284:	681b      	ldr	r3, [r3, #0]
 8009286:	f022 0204 	bic.w	r2, r2, #4
 800928a:	655a      	str	r2, [r3, #84]	; 0x54
      htim->Instance->CCMR3 |= sConfig->OCFastMode;
 800928c:	68fb      	ldr	r3, [r7, #12]
 800928e:	681b      	ldr	r3, [r3, #0]
 8009290:	6d59      	ldr	r1, [r3, #84]	; 0x54
 8009292:	68bb      	ldr	r3, [r7, #8]
 8009294:	691a      	ldr	r2, [r3, #16]
 8009296:	68fb      	ldr	r3, [r7, #12]
 8009298:	681b      	ldr	r3, [r3, #0]
 800929a:	430a      	orrs	r2, r1
 800929c:	655a      	str	r2, [r3, #84]	; 0x54
      break;
 800929e:	e023      	b.n	80092e8 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC6_INSTANCE(htim->Instance));

      /* Configure the Channel 6 in PWM mode */
      TIM_OC6_SetConfig(htim->Instance, sConfig);
 80092a0:	68fb      	ldr	r3, [r7, #12]
 80092a2:	681b      	ldr	r3, [r3, #0]
 80092a4:	68b9      	ldr	r1, [r7, #8]
 80092a6:	4618      	mov	r0, r3
 80092a8:	f000 fc2a 	bl	8009b00 <TIM_OC6_SetConfig>

      /* Set the Preload enable bit for channel6 */
      htim->Instance->CCMR3 |= TIM_CCMR3_OC6PE;
 80092ac:	68fb      	ldr	r3, [r7, #12]
 80092ae:	681b      	ldr	r3, [r3, #0]
 80092b0:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 80092b2:	68fb      	ldr	r3, [r7, #12]
 80092b4:	681b      	ldr	r3, [r3, #0]
 80092b6:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 80092ba:	655a      	str	r2, [r3, #84]	; 0x54

      /* Configure the Output Fast mode */
      htim->Instance->CCMR3 &= ~TIM_CCMR3_OC6FE;
 80092bc:	68fb      	ldr	r3, [r7, #12]
 80092be:	681b      	ldr	r3, [r3, #0]
 80092c0:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 80092c2:	68fb      	ldr	r3, [r7, #12]
 80092c4:	681b      	ldr	r3, [r3, #0]
 80092c6:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 80092ca:	655a      	str	r2, [r3, #84]	; 0x54
      htim->Instance->CCMR3 |= sConfig->OCFastMode << 8U;
 80092cc:	68fb      	ldr	r3, [r7, #12]
 80092ce:	681b      	ldr	r3, [r3, #0]
 80092d0:	6d59      	ldr	r1, [r3, #84]	; 0x54
 80092d2:	68bb      	ldr	r3, [r7, #8]
 80092d4:	691b      	ldr	r3, [r3, #16]
 80092d6:	021a      	lsls	r2, r3, #8
 80092d8:	68fb      	ldr	r3, [r7, #12]
 80092da:	681b      	ldr	r3, [r3, #0]
 80092dc:	430a      	orrs	r2, r1
 80092de:	655a      	str	r2, [r3, #84]	; 0x54
      break;
 80092e0:	e002      	b.n	80092e8 <HAL_TIM_PWM_ConfigChannel+0x214>
    }

    default:
      status = HAL_ERROR;
 80092e2:	2301      	movs	r3, #1
 80092e4:	75fb      	strb	r3, [r7, #23]
      break;
 80092e6:	bf00      	nop
  }

  __HAL_UNLOCK(htim);
 80092e8:	68fb      	ldr	r3, [r7, #12]
 80092ea:	2200      	movs	r2, #0
 80092ec:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return status;
 80092f0:	7dfb      	ldrb	r3, [r7, #23]
}
 80092f2:	4618      	mov	r0, r3
 80092f4:	3718      	adds	r7, #24
 80092f6:	46bd      	mov	sp, r7
 80092f8:	bd80      	pop	{r7, pc}
 80092fa:	bf00      	nop

080092fc <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 80092fc:	b580      	push	{r7, lr}
 80092fe:	b084      	sub	sp, #16
 8009300:	af00      	add	r7, sp, #0
 8009302:	6078      	str	r0, [r7, #4]
 8009304:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8009306:	2300      	movs	r3, #0
 8009308:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 800930a:	687b      	ldr	r3, [r7, #4]
 800930c:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8009310:	2b01      	cmp	r3, #1
 8009312:	d101      	bne.n	8009318 <HAL_TIM_ConfigClockSource+0x1c>
 8009314:	2302      	movs	r3, #2
 8009316:	e0dc      	b.n	80094d2 <HAL_TIM_ConfigClockSource+0x1d6>
 8009318:	687b      	ldr	r3, [r7, #4]
 800931a:	2201      	movs	r2, #1
 800931c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 8009320:	687b      	ldr	r3, [r7, #4]
 8009322:	2202      	movs	r2, #2
 8009324:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 8009328:	687b      	ldr	r3, [r7, #4]
 800932a:	681b      	ldr	r3, [r3, #0]
 800932c:	689b      	ldr	r3, [r3, #8]
 800932e:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 8009330:	68ba      	ldr	r2, [r7, #8]
 8009332:	4b6a      	ldr	r3, [pc, #424]	; (80094dc <HAL_TIM_ConfigClockSource+0x1e0>)
 8009334:	4013      	ands	r3, r2
 8009336:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8009338:	68bb      	ldr	r3, [r7, #8]
 800933a:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 800933e:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 8009340:	687b      	ldr	r3, [r7, #4]
 8009342:	681b      	ldr	r3, [r3, #0]
 8009344:	68ba      	ldr	r2, [r7, #8]
 8009346:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 8009348:	683b      	ldr	r3, [r7, #0]
 800934a:	681b      	ldr	r3, [r3, #0]
 800934c:	4a64      	ldr	r2, [pc, #400]	; (80094e0 <HAL_TIM_ConfigClockSource+0x1e4>)
 800934e:	4293      	cmp	r3, r2
 8009350:	f000 80a9 	beq.w	80094a6 <HAL_TIM_ConfigClockSource+0x1aa>
 8009354:	4a62      	ldr	r2, [pc, #392]	; (80094e0 <HAL_TIM_ConfigClockSource+0x1e4>)
 8009356:	4293      	cmp	r3, r2
 8009358:	f200 80ae 	bhi.w	80094b8 <HAL_TIM_ConfigClockSource+0x1bc>
 800935c:	4a61      	ldr	r2, [pc, #388]	; (80094e4 <HAL_TIM_ConfigClockSource+0x1e8>)
 800935e:	4293      	cmp	r3, r2
 8009360:	f000 80a1 	beq.w	80094a6 <HAL_TIM_ConfigClockSource+0x1aa>
 8009364:	4a5f      	ldr	r2, [pc, #380]	; (80094e4 <HAL_TIM_ConfigClockSource+0x1e8>)
 8009366:	4293      	cmp	r3, r2
 8009368:	f200 80a6 	bhi.w	80094b8 <HAL_TIM_ConfigClockSource+0x1bc>
 800936c:	4a5e      	ldr	r2, [pc, #376]	; (80094e8 <HAL_TIM_ConfigClockSource+0x1ec>)
 800936e:	4293      	cmp	r3, r2
 8009370:	f000 8099 	beq.w	80094a6 <HAL_TIM_ConfigClockSource+0x1aa>
 8009374:	4a5c      	ldr	r2, [pc, #368]	; (80094e8 <HAL_TIM_ConfigClockSource+0x1ec>)
 8009376:	4293      	cmp	r3, r2
 8009378:	f200 809e 	bhi.w	80094b8 <HAL_TIM_ConfigClockSource+0x1bc>
 800937c:	f1b3 1f10 	cmp.w	r3, #1048592	; 0x100010
 8009380:	f000 8091 	beq.w	80094a6 <HAL_TIM_ConfigClockSource+0x1aa>
 8009384:	f1b3 1f10 	cmp.w	r3, #1048592	; 0x100010
 8009388:	f200 8096 	bhi.w	80094b8 <HAL_TIM_ConfigClockSource+0x1bc>
 800938c:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8009390:	f000 8089 	beq.w	80094a6 <HAL_TIM_ConfigClockSource+0x1aa>
 8009394:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8009398:	f200 808e 	bhi.w	80094b8 <HAL_TIM_ConfigClockSource+0x1bc>
 800939c:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 80093a0:	d03e      	beq.n	8009420 <HAL_TIM_ConfigClockSource+0x124>
 80093a2:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 80093a6:	f200 8087 	bhi.w	80094b8 <HAL_TIM_ConfigClockSource+0x1bc>
 80093aa:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80093ae:	f000 8086 	beq.w	80094be <HAL_TIM_ConfigClockSource+0x1c2>
 80093b2:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80093b6:	d87f      	bhi.n	80094b8 <HAL_TIM_ConfigClockSource+0x1bc>
 80093b8:	2b70      	cmp	r3, #112	; 0x70
 80093ba:	d01a      	beq.n	80093f2 <HAL_TIM_ConfigClockSource+0xf6>
 80093bc:	2b70      	cmp	r3, #112	; 0x70
 80093be:	d87b      	bhi.n	80094b8 <HAL_TIM_ConfigClockSource+0x1bc>
 80093c0:	2b60      	cmp	r3, #96	; 0x60
 80093c2:	d050      	beq.n	8009466 <HAL_TIM_ConfigClockSource+0x16a>
 80093c4:	2b60      	cmp	r3, #96	; 0x60
 80093c6:	d877      	bhi.n	80094b8 <HAL_TIM_ConfigClockSource+0x1bc>
 80093c8:	2b50      	cmp	r3, #80	; 0x50
 80093ca:	d03c      	beq.n	8009446 <HAL_TIM_ConfigClockSource+0x14a>
 80093cc:	2b50      	cmp	r3, #80	; 0x50
 80093ce:	d873      	bhi.n	80094b8 <HAL_TIM_ConfigClockSource+0x1bc>
 80093d0:	2b40      	cmp	r3, #64	; 0x40
 80093d2:	d058      	beq.n	8009486 <HAL_TIM_ConfigClockSource+0x18a>
 80093d4:	2b40      	cmp	r3, #64	; 0x40
 80093d6:	d86f      	bhi.n	80094b8 <HAL_TIM_ConfigClockSource+0x1bc>
 80093d8:	2b30      	cmp	r3, #48	; 0x30
 80093da:	d064      	beq.n	80094a6 <HAL_TIM_ConfigClockSource+0x1aa>
 80093dc:	2b30      	cmp	r3, #48	; 0x30
 80093de:	d86b      	bhi.n	80094b8 <HAL_TIM_ConfigClockSource+0x1bc>
 80093e0:	2b20      	cmp	r3, #32
 80093e2:	d060      	beq.n	80094a6 <HAL_TIM_ConfigClockSource+0x1aa>
 80093e4:	2b20      	cmp	r3, #32
 80093e6:	d867      	bhi.n	80094b8 <HAL_TIM_ConfigClockSource+0x1bc>
 80093e8:	2b00      	cmp	r3, #0
 80093ea:	d05c      	beq.n	80094a6 <HAL_TIM_ConfigClockSource+0x1aa>
 80093ec:	2b10      	cmp	r3, #16
 80093ee:	d05a      	beq.n	80094a6 <HAL_TIM_ConfigClockSource+0x1aa>
 80093f0:	e062      	b.n	80094b8 <HAL_TIM_ConfigClockSource+0x1bc>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 80093f2:	687b      	ldr	r3, [r7, #4]
 80093f4:	6818      	ldr	r0, [r3, #0]
 80093f6:	683b      	ldr	r3, [r7, #0]
 80093f8:	6899      	ldr	r1, [r3, #8]
 80093fa:	683b      	ldr	r3, [r7, #0]
 80093fc:	685a      	ldr	r2, [r3, #4]
 80093fe:	683b      	ldr	r3, [r7, #0]
 8009400:	68db      	ldr	r3, [r3, #12]
 8009402:	f000 fc61 	bl	8009cc8 <TIM_ETR_SetConfig>
                        sClockSourceConfig->ClockPrescaler,
                        sClockSourceConfig->ClockPolarity,
                        sClockSourceConfig->ClockFilter);

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 8009406:	687b      	ldr	r3, [r7, #4]
 8009408:	681b      	ldr	r3, [r3, #0]
 800940a:	689b      	ldr	r3, [r3, #8]
 800940c:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 800940e:	68bb      	ldr	r3, [r7, #8]
 8009410:	f043 0377 	orr.w	r3, r3, #119	; 0x77
 8009414:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 8009416:	687b      	ldr	r3, [r7, #4]
 8009418:	681b      	ldr	r3, [r3, #0]
 800941a:	68ba      	ldr	r2, [r7, #8]
 800941c:	609a      	str	r2, [r3, #8]
      break;
 800941e:	e04f      	b.n	80094c0 <HAL_TIM_ConfigClockSource+0x1c4>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8009420:	687b      	ldr	r3, [r7, #4]
 8009422:	6818      	ldr	r0, [r3, #0]
 8009424:	683b      	ldr	r3, [r7, #0]
 8009426:	6899      	ldr	r1, [r3, #8]
 8009428:	683b      	ldr	r3, [r7, #0]
 800942a:	685a      	ldr	r2, [r3, #4]
 800942c:	683b      	ldr	r3, [r7, #0]
 800942e:	68db      	ldr	r3, [r3, #12]
 8009430:	f000 fc4a 	bl	8009cc8 <TIM_ETR_SetConfig>
                        sClockSourceConfig->ClockPrescaler,
                        sClockSourceConfig->ClockPolarity,
                        sClockSourceConfig->ClockFilter);
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 8009434:	687b      	ldr	r3, [r7, #4]
 8009436:	681b      	ldr	r3, [r3, #0]
 8009438:	689a      	ldr	r2, [r3, #8]
 800943a:	687b      	ldr	r3, [r7, #4]
 800943c:	681b      	ldr	r3, [r3, #0]
 800943e:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 8009442:	609a      	str	r2, [r3, #8]
      break;
 8009444:	e03c      	b.n	80094c0 <HAL_TIM_ConfigClockSource+0x1c4>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8009446:	687b      	ldr	r3, [r7, #4]
 8009448:	6818      	ldr	r0, [r3, #0]
 800944a:	683b      	ldr	r3, [r7, #0]
 800944c:	6859      	ldr	r1, [r3, #4]
 800944e:	683b      	ldr	r3, [r7, #0]
 8009450:	68db      	ldr	r3, [r3, #12]
 8009452:	461a      	mov	r2, r3
 8009454:	f000 fbba 	bl	8009bcc <TIM_TI1_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 8009458:	687b      	ldr	r3, [r7, #4]
 800945a:	681b      	ldr	r3, [r3, #0]
 800945c:	2150      	movs	r1, #80	; 0x50
 800945e:	4618      	mov	r0, r3
 8009460:	f000 fc14 	bl	8009c8c <TIM_ITRx_SetConfig>
      break;
 8009464:	e02c      	b.n	80094c0 <HAL_TIM_ConfigClockSource+0x1c4>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 8009466:	687b      	ldr	r3, [r7, #4]
 8009468:	6818      	ldr	r0, [r3, #0]
 800946a:	683b      	ldr	r3, [r7, #0]
 800946c:	6859      	ldr	r1, [r3, #4]
 800946e:	683b      	ldr	r3, [r7, #0]
 8009470:	68db      	ldr	r3, [r3, #12]
 8009472:	461a      	mov	r2, r3
 8009474:	f000 fbd9 	bl	8009c2a <TIM_TI2_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 8009478:	687b      	ldr	r3, [r7, #4]
 800947a:	681b      	ldr	r3, [r3, #0]
 800947c:	2160      	movs	r1, #96	; 0x60
 800947e:	4618      	mov	r0, r3
 8009480:	f000 fc04 	bl	8009c8c <TIM_ITRx_SetConfig>
      break;
 8009484:	e01c      	b.n	80094c0 <HAL_TIM_ConfigClockSource+0x1c4>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8009486:	687b      	ldr	r3, [r7, #4]
 8009488:	6818      	ldr	r0, [r3, #0]
 800948a:	683b      	ldr	r3, [r7, #0]
 800948c:	6859      	ldr	r1, [r3, #4]
 800948e:	683b      	ldr	r3, [r7, #0]
 8009490:	68db      	ldr	r3, [r3, #12]
 8009492:	461a      	mov	r2, r3
 8009494:	f000 fb9a 	bl	8009bcc <TIM_TI1_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 8009498:	687b      	ldr	r3, [r7, #4]
 800949a:	681b      	ldr	r3, [r3, #0]
 800949c:	2140      	movs	r1, #64	; 0x40
 800949e:	4618      	mov	r0, r3
 80094a0:	f000 fbf4 	bl	8009c8c <TIM_ITRx_SetConfig>
      break;
 80094a4:	e00c      	b.n	80094c0 <HAL_TIM_ConfigClockSource+0x1c4>
    case TIM_CLOCKSOURCE_ITR8:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 80094a6:	687b      	ldr	r3, [r7, #4]
 80094a8:	681a      	ldr	r2, [r3, #0]
 80094aa:	683b      	ldr	r3, [r7, #0]
 80094ac:	681b      	ldr	r3, [r3, #0]
 80094ae:	4619      	mov	r1, r3
 80094b0:	4610      	mov	r0, r2
 80094b2:	f000 fbeb 	bl	8009c8c <TIM_ITRx_SetConfig>
      break;
 80094b6:	e003      	b.n	80094c0 <HAL_TIM_ConfigClockSource+0x1c4>
    }

    default:
      status = HAL_ERROR;
 80094b8:	2301      	movs	r3, #1
 80094ba:	73fb      	strb	r3, [r7, #15]
      break;
 80094bc:	e000      	b.n	80094c0 <HAL_TIM_ConfigClockSource+0x1c4>
      break;
 80094be:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 80094c0:	687b      	ldr	r3, [r7, #4]
 80094c2:	2201      	movs	r2, #1
 80094c4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 80094c8:	687b      	ldr	r3, [r7, #4]
 80094ca:	2200      	movs	r2, #0
 80094cc:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return status;
 80094d0:	7bfb      	ldrb	r3, [r7, #15]
}
 80094d2:	4618      	mov	r0, r3
 80094d4:	3710      	adds	r7, #16
 80094d6:	46bd      	mov	sp, r7
 80094d8:	bd80      	pop	{r7, pc}
 80094da:	bf00      	nop
 80094dc:	ffceff88 	.word	0xffceff88
 80094e0:	00100040 	.word	0x00100040
 80094e4:	00100030 	.word	0x00100030
 80094e8:	00100020 	.word	0x00100020

080094ec <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, TIM_Base_InitTypeDef *Structure)
{
 80094ec:	b480      	push	{r7}
 80094ee:	b085      	sub	sp, #20
 80094f0:	af00      	add	r7, sp, #0
 80094f2:	6078      	str	r0, [r7, #4]
 80094f4:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 80094f6:	687b      	ldr	r3, [r7, #4]
 80094f8:	681b      	ldr	r3, [r3, #0]
 80094fa:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 80094fc:	687b      	ldr	r3, [r7, #4]
 80094fe:	4a40      	ldr	r2, [pc, #256]	; (8009600 <TIM_Base_SetConfig+0x114>)
 8009500:	4293      	cmp	r3, r2
 8009502:	d013      	beq.n	800952c <TIM_Base_SetConfig+0x40>
 8009504:	687b      	ldr	r3, [r7, #4]
 8009506:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800950a:	d00f      	beq.n	800952c <TIM_Base_SetConfig+0x40>
 800950c:	687b      	ldr	r3, [r7, #4]
 800950e:	4a3d      	ldr	r2, [pc, #244]	; (8009604 <TIM_Base_SetConfig+0x118>)
 8009510:	4293      	cmp	r3, r2
 8009512:	d00b      	beq.n	800952c <TIM_Base_SetConfig+0x40>
 8009514:	687b      	ldr	r3, [r7, #4]
 8009516:	4a3c      	ldr	r2, [pc, #240]	; (8009608 <TIM_Base_SetConfig+0x11c>)
 8009518:	4293      	cmp	r3, r2
 800951a:	d007      	beq.n	800952c <TIM_Base_SetConfig+0x40>
 800951c:	687b      	ldr	r3, [r7, #4]
 800951e:	4a3b      	ldr	r2, [pc, #236]	; (800960c <TIM_Base_SetConfig+0x120>)
 8009520:	4293      	cmp	r3, r2
 8009522:	d003      	beq.n	800952c <TIM_Base_SetConfig+0x40>
 8009524:	687b      	ldr	r3, [r7, #4]
 8009526:	4a3a      	ldr	r2, [pc, #232]	; (8009610 <TIM_Base_SetConfig+0x124>)
 8009528:	4293      	cmp	r3, r2
 800952a:	d108      	bne.n	800953e <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 800952c:	68fb      	ldr	r3, [r7, #12]
 800952e:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8009532:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8009534:	683b      	ldr	r3, [r7, #0]
 8009536:	685b      	ldr	r3, [r3, #4]
 8009538:	68fa      	ldr	r2, [r7, #12]
 800953a:	4313      	orrs	r3, r2
 800953c:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 800953e:	687b      	ldr	r3, [r7, #4]
 8009540:	4a2f      	ldr	r2, [pc, #188]	; (8009600 <TIM_Base_SetConfig+0x114>)
 8009542:	4293      	cmp	r3, r2
 8009544:	d01f      	beq.n	8009586 <TIM_Base_SetConfig+0x9a>
 8009546:	687b      	ldr	r3, [r7, #4]
 8009548:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800954c:	d01b      	beq.n	8009586 <TIM_Base_SetConfig+0x9a>
 800954e:	687b      	ldr	r3, [r7, #4]
 8009550:	4a2c      	ldr	r2, [pc, #176]	; (8009604 <TIM_Base_SetConfig+0x118>)
 8009552:	4293      	cmp	r3, r2
 8009554:	d017      	beq.n	8009586 <TIM_Base_SetConfig+0x9a>
 8009556:	687b      	ldr	r3, [r7, #4]
 8009558:	4a2b      	ldr	r2, [pc, #172]	; (8009608 <TIM_Base_SetConfig+0x11c>)
 800955a:	4293      	cmp	r3, r2
 800955c:	d013      	beq.n	8009586 <TIM_Base_SetConfig+0x9a>
 800955e:	687b      	ldr	r3, [r7, #4]
 8009560:	4a2a      	ldr	r2, [pc, #168]	; (800960c <TIM_Base_SetConfig+0x120>)
 8009562:	4293      	cmp	r3, r2
 8009564:	d00f      	beq.n	8009586 <TIM_Base_SetConfig+0x9a>
 8009566:	687b      	ldr	r3, [r7, #4]
 8009568:	4a29      	ldr	r2, [pc, #164]	; (8009610 <TIM_Base_SetConfig+0x124>)
 800956a:	4293      	cmp	r3, r2
 800956c:	d00b      	beq.n	8009586 <TIM_Base_SetConfig+0x9a>
 800956e:	687b      	ldr	r3, [r7, #4]
 8009570:	4a28      	ldr	r2, [pc, #160]	; (8009614 <TIM_Base_SetConfig+0x128>)
 8009572:	4293      	cmp	r3, r2
 8009574:	d007      	beq.n	8009586 <TIM_Base_SetConfig+0x9a>
 8009576:	687b      	ldr	r3, [r7, #4]
 8009578:	4a27      	ldr	r2, [pc, #156]	; (8009618 <TIM_Base_SetConfig+0x12c>)
 800957a:	4293      	cmp	r3, r2
 800957c:	d003      	beq.n	8009586 <TIM_Base_SetConfig+0x9a>
 800957e:	687b      	ldr	r3, [r7, #4]
 8009580:	4a26      	ldr	r2, [pc, #152]	; (800961c <TIM_Base_SetConfig+0x130>)
 8009582:	4293      	cmp	r3, r2
 8009584:	d108      	bne.n	8009598 <TIM_Base_SetConfig+0xac>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8009586:	68fb      	ldr	r3, [r7, #12]
 8009588:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 800958c:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 800958e:	683b      	ldr	r3, [r7, #0]
 8009590:	68db      	ldr	r3, [r3, #12]
 8009592:	68fa      	ldr	r2, [r7, #12]
 8009594:	4313      	orrs	r3, r2
 8009596:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8009598:	68fb      	ldr	r3, [r7, #12]
 800959a:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 800959e:	683b      	ldr	r3, [r7, #0]
 80095a0:	695b      	ldr	r3, [r3, #20]
 80095a2:	4313      	orrs	r3, r2
 80095a4:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 80095a6:	687b      	ldr	r3, [r7, #4]
 80095a8:	68fa      	ldr	r2, [r7, #12]
 80095aa:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 80095ac:	683b      	ldr	r3, [r7, #0]
 80095ae:	689a      	ldr	r2, [r3, #8]
 80095b0:	687b      	ldr	r3, [r7, #4]
 80095b2:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 80095b4:	683b      	ldr	r3, [r7, #0]
 80095b6:	681a      	ldr	r2, [r3, #0]
 80095b8:	687b      	ldr	r3, [r7, #4]
 80095ba:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 80095bc:	687b      	ldr	r3, [r7, #4]
 80095be:	4a10      	ldr	r2, [pc, #64]	; (8009600 <TIM_Base_SetConfig+0x114>)
 80095c0:	4293      	cmp	r3, r2
 80095c2:	d00f      	beq.n	80095e4 <TIM_Base_SetConfig+0xf8>
 80095c4:	687b      	ldr	r3, [r7, #4]
 80095c6:	4a12      	ldr	r2, [pc, #72]	; (8009610 <TIM_Base_SetConfig+0x124>)
 80095c8:	4293      	cmp	r3, r2
 80095ca:	d00b      	beq.n	80095e4 <TIM_Base_SetConfig+0xf8>
 80095cc:	687b      	ldr	r3, [r7, #4]
 80095ce:	4a11      	ldr	r2, [pc, #68]	; (8009614 <TIM_Base_SetConfig+0x128>)
 80095d0:	4293      	cmp	r3, r2
 80095d2:	d007      	beq.n	80095e4 <TIM_Base_SetConfig+0xf8>
 80095d4:	687b      	ldr	r3, [r7, #4]
 80095d6:	4a10      	ldr	r2, [pc, #64]	; (8009618 <TIM_Base_SetConfig+0x12c>)
 80095d8:	4293      	cmp	r3, r2
 80095da:	d003      	beq.n	80095e4 <TIM_Base_SetConfig+0xf8>
 80095dc:	687b      	ldr	r3, [r7, #4]
 80095de:	4a0f      	ldr	r2, [pc, #60]	; (800961c <TIM_Base_SetConfig+0x130>)
 80095e0:	4293      	cmp	r3, r2
 80095e2:	d103      	bne.n	80095ec <TIM_Base_SetConfig+0x100>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 80095e4:	683b      	ldr	r3, [r7, #0]
 80095e6:	691a      	ldr	r2, [r3, #16]
 80095e8:	687b      	ldr	r3, [r7, #4]
 80095ea:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 80095ec:	687b      	ldr	r3, [r7, #4]
 80095ee:	2201      	movs	r2, #1
 80095f0:	615a      	str	r2, [r3, #20]
}
 80095f2:	bf00      	nop
 80095f4:	3714      	adds	r7, #20
 80095f6:	46bd      	mov	sp, r7
 80095f8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80095fc:	4770      	bx	lr
 80095fe:	bf00      	nop
 8009600:	40010000 	.word	0x40010000
 8009604:	40000400 	.word	0x40000400
 8009608:	40000800 	.word	0x40000800
 800960c:	40000c00 	.word	0x40000c00
 8009610:	40010400 	.word	0x40010400
 8009614:	40014000 	.word	0x40014000
 8009618:	40014400 	.word	0x40014400
 800961c:	40014800 	.word	0x40014800

08009620 <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8009620:	b480      	push	{r7}
 8009622:	b087      	sub	sp, #28
 8009624:	af00      	add	r7, sp, #0
 8009626:	6078      	str	r0, [r7, #4]
 8009628:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 800962a:	687b      	ldr	r3, [r7, #4]
 800962c:	6a1b      	ldr	r3, [r3, #32]
 800962e:	f023 0201 	bic.w	r2, r3, #1
 8009632:	687b      	ldr	r3, [r7, #4]
 8009634:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8009636:	687b      	ldr	r3, [r7, #4]
 8009638:	6a1b      	ldr	r3, [r3, #32]
 800963a:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800963c:	687b      	ldr	r3, [r7, #4]
 800963e:	685b      	ldr	r3, [r3, #4]
 8009640:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8009642:	687b      	ldr	r3, [r7, #4]
 8009644:	699b      	ldr	r3, [r3, #24]
 8009646:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 8009648:	68fa      	ldr	r2, [r7, #12]
 800964a:	4b37      	ldr	r3, [pc, #220]	; (8009728 <TIM_OC1_SetConfig+0x108>)
 800964c:	4013      	ands	r3, r2
 800964e:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 8009650:	68fb      	ldr	r3, [r7, #12]
 8009652:	f023 0303 	bic.w	r3, r3, #3
 8009656:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8009658:	683b      	ldr	r3, [r7, #0]
 800965a:	681b      	ldr	r3, [r3, #0]
 800965c:	68fa      	ldr	r2, [r7, #12]
 800965e:	4313      	orrs	r3, r2
 8009660:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 8009662:	697b      	ldr	r3, [r7, #20]
 8009664:	f023 0302 	bic.w	r3, r3, #2
 8009668:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 800966a:	683b      	ldr	r3, [r7, #0]
 800966c:	689b      	ldr	r3, [r3, #8]
 800966e:	697a      	ldr	r2, [r7, #20]
 8009670:	4313      	orrs	r3, r2
 8009672:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 8009674:	687b      	ldr	r3, [r7, #4]
 8009676:	4a2d      	ldr	r2, [pc, #180]	; (800972c <TIM_OC1_SetConfig+0x10c>)
 8009678:	4293      	cmp	r3, r2
 800967a:	d00f      	beq.n	800969c <TIM_OC1_SetConfig+0x7c>
 800967c:	687b      	ldr	r3, [r7, #4]
 800967e:	4a2c      	ldr	r2, [pc, #176]	; (8009730 <TIM_OC1_SetConfig+0x110>)
 8009680:	4293      	cmp	r3, r2
 8009682:	d00b      	beq.n	800969c <TIM_OC1_SetConfig+0x7c>
 8009684:	687b      	ldr	r3, [r7, #4]
 8009686:	4a2b      	ldr	r2, [pc, #172]	; (8009734 <TIM_OC1_SetConfig+0x114>)
 8009688:	4293      	cmp	r3, r2
 800968a:	d007      	beq.n	800969c <TIM_OC1_SetConfig+0x7c>
 800968c:	687b      	ldr	r3, [r7, #4]
 800968e:	4a2a      	ldr	r2, [pc, #168]	; (8009738 <TIM_OC1_SetConfig+0x118>)
 8009690:	4293      	cmp	r3, r2
 8009692:	d003      	beq.n	800969c <TIM_OC1_SetConfig+0x7c>
 8009694:	687b      	ldr	r3, [r7, #4]
 8009696:	4a29      	ldr	r2, [pc, #164]	; (800973c <TIM_OC1_SetConfig+0x11c>)
 8009698:	4293      	cmp	r3, r2
 800969a:	d10c      	bne.n	80096b6 <TIM_OC1_SetConfig+0x96>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 800969c:	697b      	ldr	r3, [r7, #20]
 800969e:	f023 0308 	bic.w	r3, r3, #8
 80096a2:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 80096a4:	683b      	ldr	r3, [r7, #0]
 80096a6:	68db      	ldr	r3, [r3, #12]
 80096a8:	697a      	ldr	r2, [r7, #20]
 80096aa:	4313      	orrs	r3, r2
 80096ac:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 80096ae:	697b      	ldr	r3, [r7, #20]
 80096b0:	f023 0304 	bic.w	r3, r3, #4
 80096b4:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80096b6:	687b      	ldr	r3, [r7, #4]
 80096b8:	4a1c      	ldr	r2, [pc, #112]	; (800972c <TIM_OC1_SetConfig+0x10c>)
 80096ba:	4293      	cmp	r3, r2
 80096bc:	d00f      	beq.n	80096de <TIM_OC1_SetConfig+0xbe>
 80096be:	687b      	ldr	r3, [r7, #4]
 80096c0:	4a1b      	ldr	r2, [pc, #108]	; (8009730 <TIM_OC1_SetConfig+0x110>)
 80096c2:	4293      	cmp	r3, r2
 80096c4:	d00b      	beq.n	80096de <TIM_OC1_SetConfig+0xbe>
 80096c6:	687b      	ldr	r3, [r7, #4]
 80096c8:	4a1a      	ldr	r2, [pc, #104]	; (8009734 <TIM_OC1_SetConfig+0x114>)
 80096ca:	4293      	cmp	r3, r2
 80096cc:	d007      	beq.n	80096de <TIM_OC1_SetConfig+0xbe>
 80096ce:	687b      	ldr	r3, [r7, #4]
 80096d0:	4a19      	ldr	r2, [pc, #100]	; (8009738 <TIM_OC1_SetConfig+0x118>)
 80096d2:	4293      	cmp	r3, r2
 80096d4:	d003      	beq.n	80096de <TIM_OC1_SetConfig+0xbe>
 80096d6:	687b      	ldr	r3, [r7, #4]
 80096d8:	4a18      	ldr	r2, [pc, #96]	; (800973c <TIM_OC1_SetConfig+0x11c>)
 80096da:	4293      	cmp	r3, r2
 80096dc:	d111      	bne.n	8009702 <TIM_OC1_SetConfig+0xe2>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 80096de:	693b      	ldr	r3, [r7, #16]
 80096e0:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 80096e4:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 80096e6:	693b      	ldr	r3, [r7, #16]
 80096e8:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 80096ec:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 80096ee:	683b      	ldr	r3, [r7, #0]
 80096f0:	695b      	ldr	r3, [r3, #20]
 80096f2:	693a      	ldr	r2, [r7, #16]
 80096f4:	4313      	orrs	r3, r2
 80096f6:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 80096f8:	683b      	ldr	r3, [r7, #0]
 80096fa:	699b      	ldr	r3, [r3, #24]
 80096fc:	693a      	ldr	r2, [r7, #16]
 80096fe:	4313      	orrs	r3, r2
 8009700:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8009702:	687b      	ldr	r3, [r7, #4]
 8009704:	693a      	ldr	r2, [r7, #16]
 8009706:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8009708:	687b      	ldr	r3, [r7, #4]
 800970a:	68fa      	ldr	r2, [r7, #12]
 800970c:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 800970e:	683b      	ldr	r3, [r7, #0]
 8009710:	685a      	ldr	r2, [r3, #4]
 8009712:	687b      	ldr	r3, [r7, #4]
 8009714:	635a      	str	r2, [r3, #52]	; 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8009716:	687b      	ldr	r3, [r7, #4]
 8009718:	697a      	ldr	r2, [r7, #20]
 800971a:	621a      	str	r2, [r3, #32]
}
 800971c:	bf00      	nop
 800971e:	371c      	adds	r7, #28
 8009720:	46bd      	mov	sp, r7
 8009722:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009726:	4770      	bx	lr
 8009728:	fffeff8f 	.word	0xfffeff8f
 800972c:	40010000 	.word	0x40010000
 8009730:	40010400 	.word	0x40010400
 8009734:	40014000 	.word	0x40014000
 8009738:	40014400 	.word	0x40014400
 800973c:	40014800 	.word	0x40014800

08009740 <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8009740:	b480      	push	{r7}
 8009742:	b087      	sub	sp, #28
 8009744:	af00      	add	r7, sp, #0
 8009746:	6078      	str	r0, [r7, #4]
 8009748:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 800974a:	687b      	ldr	r3, [r7, #4]
 800974c:	6a1b      	ldr	r3, [r3, #32]
 800974e:	f023 0210 	bic.w	r2, r3, #16
 8009752:	687b      	ldr	r3, [r7, #4]
 8009754:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8009756:	687b      	ldr	r3, [r7, #4]
 8009758:	6a1b      	ldr	r3, [r3, #32]
 800975a:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800975c:	687b      	ldr	r3, [r7, #4]
 800975e:	685b      	ldr	r3, [r3, #4]
 8009760:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8009762:	687b      	ldr	r3, [r7, #4]
 8009764:	699b      	ldr	r3, [r3, #24]
 8009766:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 8009768:	68fa      	ldr	r2, [r7, #12]
 800976a:	4b34      	ldr	r3, [pc, #208]	; (800983c <TIM_OC2_SetConfig+0xfc>)
 800976c:	4013      	ands	r3, r2
 800976e:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 8009770:	68fb      	ldr	r3, [r7, #12]
 8009772:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8009776:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8009778:	683b      	ldr	r3, [r7, #0]
 800977a:	681b      	ldr	r3, [r3, #0]
 800977c:	021b      	lsls	r3, r3, #8
 800977e:	68fa      	ldr	r2, [r7, #12]
 8009780:	4313      	orrs	r3, r2
 8009782:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 8009784:	697b      	ldr	r3, [r7, #20]
 8009786:	f023 0320 	bic.w	r3, r3, #32
 800978a:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 800978c:	683b      	ldr	r3, [r7, #0]
 800978e:	689b      	ldr	r3, [r3, #8]
 8009790:	011b      	lsls	r3, r3, #4
 8009792:	697a      	ldr	r2, [r7, #20]
 8009794:	4313      	orrs	r3, r2
 8009796:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 8009798:	687b      	ldr	r3, [r7, #4]
 800979a:	4a29      	ldr	r2, [pc, #164]	; (8009840 <TIM_OC2_SetConfig+0x100>)
 800979c:	4293      	cmp	r3, r2
 800979e:	d003      	beq.n	80097a8 <TIM_OC2_SetConfig+0x68>
 80097a0:	687b      	ldr	r3, [r7, #4]
 80097a2:	4a28      	ldr	r2, [pc, #160]	; (8009844 <TIM_OC2_SetConfig+0x104>)
 80097a4:	4293      	cmp	r3, r2
 80097a6:	d10d      	bne.n	80097c4 <TIM_OC2_SetConfig+0x84>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 80097a8:	697b      	ldr	r3, [r7, #20]
 80097aa:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 80097ae:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 80097b0:	683b      	ldr	r3, [r7, #0]
 80097b2:	68db      	ldr	r3, [r3, #12]
 80097b4:	011b      	lsls	r3, r3, #4
 80097b6:	697a      	ldr	r2, [r7, #20]
 80097b8:	4313      	orrs	r3, r2
 80097ba:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 80097bc:	697b      	ldr	r3, [r7, #20]
 80097be:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 80097c2:	617b      	str	r3, [r7, #20]

  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80097c4:	687b      	ldr	r3, [r7, #4]
 80097c6:	4a1e      	ldr	r2, [pc, #120]	; (8009840 <TIM_OC2_SetConfig+0x100>)
 80097c8:	4293      	cmp	r3, r2
 80097ca:	d00f      	beq.n	80097ec <TIM_OC2_SetConfig+0xac>
 80097cc:	687b      	ldr	r3, [r7, #4]
 80097ce:	4a1d      	ldr	r2, [pc, #116]	; (8009844 <TIM_OC2_SetConfig+0x104>)
 80097d0:	4293      	cmp	r3, r2
 80097d2:	d00b      	beq.n	80097ec <TIM_OC2_SetConfig+0xac>
 80097d4:	687b      	ldr	r3, [r7, #4]
 80097d6:	4a1c      	ldr	r2, [pc, #112]	; (8009848 <TIM_OC2_SetConfig+0x108>)
 80097d8:	4293      	cmp	r3, r2
 80097da:	d007      	beq.n	80097ec <TIM_OC2_SetConfig+0xac>
 80097dc:	687b      	ldr	r3, [r7, #4]
 80097de:	4a1b      	ldr	r2, [pc, #108]	; (800984c <TIM_OC2_SetConfig+0x10c>)
 80097e0:	4293      	cmp	r3, r2
 80097e2:	d003      	beq.n	80097ec <TIM_OC2_SetConfig+0xac>
 80097e4:	687b      	ldr	r3, [r7, #4]
 80097e6:	4a1a      	ldr	r2, [pc, #104]	; (8009850 <TIM_OC2_SetConfig+0x110>)
 80097e8:	4293      	cmp	r3, r2
 80097ea:	d113      	bne.n	8009814 <TIM_OC2_SetConfig+0xd4>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 80097ec:	693b      	ldr	r3, [r7, #16]
 80097ee:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 80097f2:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 80097f4:	693b      	ldr	r3, [r7, #16]
 80097f6:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 80097fa:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 80097fc:	683b      	ldr	r3, [r7, #0]
 80097fe:	695b      	ldr	r3, [r3, #20]
 8009800:	009b      	lsls	r3, r3, #2
 8009802:	693a      	ldr	r2, [r7, #16]
 8009804:	4313      	orrs	r3, r2
 8009806:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 8009808:	683b      	ldr	r3, [r7, #0]
 800980a:	699b      	ldr	r3, [r3, #24]
 800980c:	009b      	lsls	r3, r3, #2
 800980e:	693a      	ldr	r2, [r7, #16]
 8009810:	4313      	orrs	r3, r2
 8009812:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8009814:	687b      	ldr	r3, [r7, #4]
 8009816:	693a      	ldr	r2, [r7, #16]
 8009818:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 800981a:	687b      	ldr	r3, [r7, #4]
 800981c:	68fa      	ldr	r2, [r7, #12]
 800981e:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 8009820:	683b      	ldr	r3, [r7, #0]
 8009822:	685a      	ldr	r2, [r3, #4]
 8009824:	687b      	ldr	r3, [r7, #4]
 8009826:	639a      	str	r2, [r3, #56]	; 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8009828:	687b      	ldr	r3, [r7, #4]
 800982a:	697a      	ldr	r2, [r7, #20]
 800982c:	621a      	str	r2, [r3, #32]
}
 800982e:	bf00      	nop
 8009830:	371c      	adds	r7, #28
 8009832:	46bd      	mov	sp, r7
 8009834:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009838:	4770      	bx	lr
 800983a:	bf00      	nop
 800983c:	feff8fff 	.word	0xfeff8fff
 8009840:	40010000 	.word	0x40010000
 8009844:	40010400 	.word	0x40010400
 8009848:	40014000 	.word	0x40014000
 800984c:	40014400 	.word	0x40014400
 8009850:	40014800 	.word	0x40014800

08009854 <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8009854:	b480      	push	{r7}
 8009856:	b087      	sub	sp, #28
 8009858:	af00      	add	r7, sp, #0
 800985a:	6078      	str	r0, [r7, #4]
 800985c:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 800985e:	687b      	ldr	r3, [r7, #4]
 8009860:	6a1b      	ldr	r3, [r3, #32]
 8009862:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 8009866:	687b      	ldr	r3, [r7, #4]
 8009868:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800986a:	687b      	ldr	r3, [r7, #4]
 800986c:	6a1b      	ldr	r3, [r3, #32]
 800986e:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8009870:	687b      	ldr	r3, [r7, #4]
 8009872:	685b      	ldr	r3, [r3, #4]
 8009874:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8009876:	687b      	ldr	r3, [r7, #4]
 8009878:	69db      	ldr	r3, [r3, #28]
 800987a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 800987c:	68fa      	ldr	r2, [r7, #12]
 800987e:	4b33      	ldr	r3, [pc, #204]	; (800994c <TIM_OC3_SetConfig+0xf8>)
 8009880:	4013      	ands	r3, r2
 8009882:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 8009884:	68fb      	ldr	r3, [r7, #12]
 8009886:	f023 0303 	bic.w	r3, r3, #3
 800988a:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 800988c:	683b      	ldr	r3, [r7, #0]
 800988e:	681b      	ldr	r3, [r3, #0]
 8009890:	68fa      	ldr	r2, [r7, #12]
 8009892:	4313      	orrs	r3, r2
 8009894:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 8009896:	697b      	ldr	r3, [r7, #20]
 8009898:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 800989c:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 800989e:	683b      	ldr	r3, [r7, #0]
 80098a0:	689b      	ldr	r3, [r3, #8]
 80098a2:	021b      	lsls	r3, r3, #8
 80098a4:	697a      	ldr	r2, [r7, #20]
 80098a6:	4313      	orrs	r3, r2
 80098a8:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 80098aa:	687b      	ldr	r3, [r7, #4]
 80098ac:	4a28      	ldr	r2, [pc, #160]	; (8009950 <TIM_OC3_SetConfig+0xfc>)
 80098ae:	4293      	cmp	r3, r2
 80098b0:	d003      	beq.n	80098ba <TIM_OC3_SetConfig+0x66>
 80098b2:	687b      	ldr	r3, [r7, #4]
 80098b4:	4a27      	ldr	r2, [pc, #156]	; (8009954 <TIM_OC3_SetConfig+0x100>)
 80098b6:	4293      	cmp	r3, r2
 80098b8:	d10d      	bne.n	80098d6 <TIM_OC3_SetConfig+0x82>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 80098ba:	697b      	ldr	r3, [r7, #20]
 80098bc:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 80098c0:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 80098c2:	683b      	ldr	r3, [r7, #0]
 80098c4:	68db      	ldr	r3, [r3, #12]
 80098c6:	021b      	lsls	r3, r3, #8
 80098c8:	697a      	ldr	r2, [r7, #20]
 80098ca:	4313      	orrs	r3, r2
 80098cc:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 80098ce:	697b      	ldr	r3, [r7, #20]
 80098d0:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 80098d4:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80098d6:	687b      	ldr	r3, [r7, #4]
 80098d8:	4a1d      	ldr	r2, [pc, #116]	; (8009950 <TIM_OC3_SetConfig+0xfc>)
 80098da:	4293      	cmp	r3, r2
 80098dc:	d00f      	beq.n	80098fe <TIM_OC3_SetConfig+0xaa>
 80098de:	687b      	ldr	r3, [r7, #4]
 80098e0:	4a1c      	ldr	r2, [pc, #112]	; (8009954 <TIM_OC3_SetConfig+0x100>)
 80098e2:	4293      	cmp	r3, r2
 80098e4:	d00b      	beq.n	80098fe <TIM_OC3_SetConfig+0xaa>
 80098e6:	687b      	ldr	r3, [r7, #4]
 80098e8:	4a1b      	ldr	r2, [pc, #108]	; (8009958 <TIM_OC3_SetConfig+0x104>)
 80098ea:	4293      	cmp	r3, r2
 80098ec:	d007      	beq.n	80098fe <TIM_OC3_SetConfig+0xaa>
 80098ee:	687b      	ldr	r3, [r7, #4]
 80098f0:	4a1a      	ldr	r2, [pc, #104]	; (800995c <TIM_OC3_SetConfig+0x108>)
 80098f2:	4293      	cmp	r3, r2
 80098f4:	d003      	beq.n	80098fe <TIM_OC3_SetConfig+0xaa>
 80098f6:	687b      	ldr	r3, [r7, #4]
 80098f8:	4a19      	ldr	r2, [pc, #100]	; (8009960 <TIM_OC3_SetConfig+0x10c>)
 80098fa:	4293      	cmp	r3, r2
 80098fc:	d113      	bne.n	8009926 <TIM_OC3_SetConfig+0xd2>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 80098fe:	693b      	ldr	r3, [r7, #16]
 8009900:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8009904:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 8009906:	693b      	ldr	r3, [r7, #16]
 8009908:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 800990c:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 800990e:	683b      	ldr	r3, [r7, #0]
 8009910:	695b      	ldr	r3, [r3, #20]
 8009912:	011b      	lsls	r3, r3, #4
 8009914:	693a      	ldr	r2, [r7, #16]
 8009916:	4313      	orrs	r3, r2
 8009918:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 800991a:	683b      	ldr	r3, [r7, #0]
 800991c:	699b      	ldr	r3, [r3, #24]
 800991e:	011b      	lsls	r3, r3, #4
 8009920:	693a      	ldr	r2, [r7, #16]
 8009922:	4313      	orrs	r3, r2
 8009924:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8009926:	687b      	ldr	r3, [r7, #4]
 8009928:	693a      	ldr	r2, [r7, #16]
 800992a:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 800992c:	687b      	ldr	r3, [r7, #4]
 800992e:	68fa      	ldr	r2, [r7, #12]
 8009930:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 8009932:	683b      	ldr	r3, [r7, #0]
 8009934:	685a      	ldr	r2, [r3, #4]
 8009936:	687b      	ldr	r3, [r7, #4]
 8009938:	63da      	str	r2, [r3, #60]	; 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800993a:	687b      	ldr	r3, [r7, #4]
 800993c:	697a      	ldr	r2, [r7, #20]
 800993e:	621a      	str	r2, [r3, #32]
}
 8009940:	bf00      	nop
 8009942:	371c      	adds	r7, #28
 8009944:	46bd      	mov	sp, r7
 8009946:	f85d 7b04 	ldr.w	r7, [sp], #4
 800994a:	4770      	bx	lr
 800994c:	fffeff8f 	.word	0xfffeff8f
 8009950:	40010000 	.word	0x40010000
 8009954:	40010400 	.word	0x40010400
 8009958:	40014000 	.word	0x40014000
 800995c:	40014400 	.word	0x40014400
 8009960:	40014800 	.word	0x40014800

08009964 <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8009964:	b480      	push	{r7}
 8009966:	b087      	sub	sp, #28
 8009968:	af00      	add	r7, sp, #0
 800996a:	6078      	str	r0, [r7, #4]
 800996c:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 800996e:	687b      	ldr	r3, [r7, #4]
 8009970:	6a1b      	ldr	r3, [r3, #32]
 8009972:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 8009976:	687b      	ldr	r3, [r7, #4]
 8009978:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800997a:	687b      	ldr	r3, [r7, #4]
 800997c:	6a1b      	ldr	r3, [r3, #32]
 800997e:	613b      	str	r3, [r7, #16]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8009980:	687b      	ldr	r3, [r7, #4]
 8009982:	685b      	ldr	r3, [r3, #4]
 8009984:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8009986:	687b      	ldr	r3, [r7, #4]
 8009988:	69db      	ldr	r3, [r3, #28]
 800998a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 800998c:	68fa      	ldr	r2, [r7, #12]
 800998e:	4b24      	ldr	r3, [pc, #144]	; (8009a20 <TIM_OC4_SetConfig+0xbc>)
 8009990:	4013      	ands	r3, r2
 8009992:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 8009994:	68fb      	ldr	r3, [r7, #12]
 8009996:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 800999a:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 800999c:	683b      	ldr	r3, [r7, #0]
 800999e:	681b      	ldr	r3, [r3, #0]
 80099a0:	021b      	lsls	r3, r3, #8
 80099a2:	68fa      	ldr	r2, [r7, #12]
 80099a4:	4313      	orrs	r3, r2
 80099a6:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 80099a8:	693b      	ldr	r3, [r7, #16]
 80099aa:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 80099ae:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 80099b0:	683b      	ldr	r3, [r7, #0]
 80099b2:	689b      	ldr	r3, [r3, #8]
 80099b4:	031b      	lsls	r3, r3, #12
 80099b6:	693a      	ldr	r2, [r7, #16]
 80099b8:	4313      	orrs	r3, r2
 80099ba:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80099bc:	687b      	ldr	r3, [r7, #4]
 80099be:	4a19      	ldr	r2, [pc, #100]	; (8009a24 <TIM_OC4_SetConfig+0xc0>)
 80099c0:	4293      	cmp	r3, r2
 80099c2:	d00f      	beq.n	80099e4 <TIM_OC4_SetConfig+0x80>
 80099c4:	687b      	ldr	r3, [r7, #4]
 80099c6:	4a18      	ldr	r2, [pc, #96]	; (8009a28 <TIM_OC4_SetConfig+0xc4>)
 80099c8:	4293      	cmp	r3, r2
 80099ca:	d00b      	beq.n	80099e4 <TIM_OC4_SetConfig+0x80>
 80099cc:	687b      	ldr	r3, [r7, #4]
 80099ce:	4a17      	ldr	r2, [pc, #92]	; (8009a2c <TIM_OC4_SetConfig+0xc8>)
 80099d0:	4293      	cmp	r3, r2
 80099d2:	d007      	beq.n	80099e4 <TIM_OC4_SetConfig+0x80>
 80099d4:	687b      	ldr	r3, [r7, #4]
 80099d6:	4a16      	ldr	r2, [pc, #88]	; (8009a30 <TIM_OC4_SetConfig+0xcc>)
 80099d8:	4293      	cmp	r3, r2
 80099da:	d003      	beq.n	80099e4 <TIM_OC4_SetConfig+0x80>
 80099dc:	687b      	ldr	r3, [r7, #4]
 80099de:	4a15      	ldr	r2, [pc, #84]	; (8009a34 <TIM_OC4_SetConfig+0xd0>)
 80099e0:	4293      	cmp	r3, r2
 80099e2:	d109      	bne.n	80099f8 <TIM_OC4_SetConfig+0x94>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 80099e4:	697b      	ldr	r3, [r7, #20]
 80099e6:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 80099ea:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 80099ec:	683b      	ldr	r3, [r7, #0]
 80099ee:	695b      	ldr	r3, [r3, #20]
 80099f0:	019b      	lsls	r3, r3, #6
 80099f2:	697a      	ldr	r2, [r7, #20]
 80099f4:	4313      	orrs	r3, r2
 80099f6:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80099f8:	687b      	ldr	r3, [r7, #4]
 80099fa:	697a      	ldr	r2, [r7, #20]
 80099fc:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 80099fe:	687b      	ldr	r3, [r7, #4]
 8009a00:	68fa      	ldr	r2, [r7, #12]
 8009a02:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 8009a04:	683b      	ldr	r3, [r7, #0]
 8009a06:	685a      	ldr	r2, [r3, #4]
 8009a08:	687b      	ldr	r3, [r7, #4]
 8009a0a:	641a      	str	r2, [r3, #64]	; 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8009a0c:	687b      	ldr	r3, [r7, #4]
 8009a0e:	693a      	ldr	r2, [r7, #16]
 8009a10:	621a      	str	r2, [r3, #32]
}
 8009a12:	bf00      	nop
 8009a14:	371c      	adds	r7, #28
 8009a16:	46bd      	mov	sp, r7
 8009a18:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009a1c:	4770      	bx	lr
 8009a1e:	bf00      	nop
 8009a20:	feff8fff 	.word	0xfeff8fff
 8009a24:	40010000 	.word	0x40010000
 8009a28:	40010400 	.word	0x40010400
 8009a2c:	40014000 	.word	0x40014000
 8009a30:	40014400 	.word	0x40014400
 8009a34:	40014800 	.word	0x40014800

08009a38 <TIM_OC5_SetConfig>:
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC5_SetConfig(TIM_TypeDef *TIMx,
                              TIM_OC_InitTypeDef *OC_Config)
{
 8009a38:	b480      	push	{r7}
 8009a3a:	b087      	sub	sp, #28
 8009a3c:	af00      	add	r7, sp, #0
 8009a3e:	6078      	str	r0, [r7, #4]
 8009a40:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the output: Reset the CCxE Bit */
  TIMx->CCER &= ~TIM_CCER_CC5E;
 8009a42:	687b      	ldr	r3, [r7, #4]
 8009a44:	6a1b      	ldr	r3, [r3, #32]
 8009a46:	f423 3280 	bic.w	r2, r3, #65536	; 0x10000
 8009a4a:	687b      	ldr	r3, [r7, #4]
 8009a4c:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8009a4e:	687b      	ldr	r3, [r7, #4]
 8009a50:	6a1b      	ldr	r3, [r3, #32]
 8009a52:	613b      	str	r3, [r7, #16]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8009a54:	687b      	ldr	r3, [r7, #4]
 8009a56:	685b      	ldr	r3, [r3, #4]
 8009a58:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR3;
 8009a5a:	687b      	ldr	r3, [r7, #4]
 8009a5c:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8009a5e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~(TIM_CCMR3_OC5M);
 8009a60:	68fa      	ldr	r2, [r7, #12]
 8009a62:	4b21      	ldr	r3, [pc, #132]	; (8009ae8 <TIM_OC5_SetConfig+0xb0>)
 8009a64:	4013      	ands	r3, r2
 8009a66:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8009a68:	683b      	ldr	r3, [r7, #0]
 8009a6a:	681b      	ldr	r3, [r3, #0]
 8009a6c:	68fa      	ldr	r2, [r7, #12]
 8009a6e:	4313      	orrs	r3, r2
 8009a70:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC5P;
 8009a72:	693b      	ldr	r3, [r7, #16]
 8009a74:	f423 3300 	bic.w	r3, r3, #131072	; 0x20000
 8009a78:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 16U);
 8009a7a:	683b      	ldr	r3, [r7, #0]
 8009a7c:	689b      	ldr	r3, [r3, #8]
 8009a7e:	041b      	lsls	r3, r3, #16
 8009a80:	693a      	ldr	r2, [r7, #16]
 8009a82:	4313      	orrs	r3, r2
 8009a84:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8009a86:	687b      	ldr	r3, [r7, #4]
 8009a88:	4a18      	ldr	r2, [pc, #96]	; (8009aec <TIM_OC5_SetConfig+0xb4>)
 8009a8a:	4293      	cmp	r3, r2
 8009a8c:	d00f      	beq.n	8009aae <TIM_OC5_SetConfig+0x76>
 8009a8e:	687b      	ldr	r3, [r7, #4]
 8009a90:	4a17      	ldr	r2, [pc, #92]	; (8009af0 <TIM_OC5_SetConfig+0xb8>)
 8009a92:	4293      	cmp	r3, r2
 8009a94:	d00b      	beq.n	8009aae <TIM_OC5_SetConfig+0x76>
 8009a96:	687b      	ldr	r3, [r7, #4]
 8009a98:	4a16      	ldr	r2, [pc, #88]	; (8009af4 <TIM_OC5_SetConfig+0xbc>)
 8009a9a:	4293      	cmp	r3, r2
 8009a9c:	d007      	beq.n	8009aae <TIM_OC5_SetConfig+0x76>
 8009a9e:	687b      	ldr	r3, [r7, #4]
 8009aa0:	4a15      	ldr	r2, [pc, #84]	; (8009af8 <TIM_OC5_SetConfig+0xc0>)
 8009aa2:	4293      	cmp	r3, r2
 8009aa4:	d003      	beq.n	8009aae <TIM_OC5_SetConfig+0x76>
 8009aa6:	687b      	ldr	r3, [r7, #4]
 8009aa8:	4a14      	ldr	r2, [pc, #80]	; (8009afc <TIM_OC5_SetConfig+0xc4>)
 8009aaa:	4293      	cmp	r3, r2
 8009aac:	d109      	bne.n	8009ac2 <TIM_OC5_SetConfig+0x8a>
  {
    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS5;
 8009aae:	697b      	ldr	r3, [r7, #20]
 8009ab0:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8009ab4:	617b      	str	r3, [r7, #20]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 8U);
 8009ab6:	683b      	ldr	r3, [r7, #0]
 8009ab8:	695b      	ldr	r3, [r3, #20]
 8009aba:	021b      	lsls	r3, r3, #8
 8009abc:	697a      	ldr	r2, [r7, #20]
 8009abe:	4313      	orrs	r3, r2
 8009ac0:	617b      	str	r3, [r7, #20]
  }
  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8009ac2:	687b      	ldr	r3, [r7, #4]
 8009ac4:	697a      	ldr	r2, [r7, #20]
 8009ac6:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR3 */
  TIMx->CCMR3 = tmpccmrx;
 8009ac8:	687b      	ldr	r3, [r7, #4]
 8009aca:	68fa      	ldr	r2, [r7, #12]
 8009acc:	655a      	str	r2, [r3, #84]	; 0x54

  /* Set the Capture Compare Register value */
  TIMx->CCR5 = OC_Config->Pulse;
 8009ace:	683b      	ldr	r3, [r7, #0]
 8009ad0:	685a      	ldr	r2, [r3, #4]
 8009ad2:	687b      	ldr	r3, [r7, #4]
 8009ad4:	659a      	str	r2, [r3, #88]	; 0x58

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8009ad6:	687b      	ldr	r3, [r7, #4]
 8009ad8:	693a      	ldr	r2, [r7, #16]
 8009ada:	621a      	str	r2, [r3, #32]
}
 8009adc:	bf00      	nop
 8009ade:	371c      	adds	r7, #28
 8009ae0:	46bd      	mov	sp, r7
 8009ae2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009ae6:	4770      	bx	lr
 8009ae8:	fffeff8f 	.word	0xfffeff8f
 8009aec:	40010000 	.word	0x40010000
 8009af0:	40010400 	.word	0x40010400
 8009af4:	40014000 	.word	0x40014000
 8009af8:	40014400 	.word	0x40014400
 8009afc:	40014800 	.word	0x40014800

08009b00 <TIM_OC6_SetConfig>:
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC6_SetConfig(TIM_TypeDef *TIMx,
                              TIM_OC_InitTypeDef *OC_Config)
{
 8009b00:	b480      	push	{r7}
 8009b02:	b087      	sub	sp, #28
 8009b04:	af00      	add	r7, sp, #0
 8009b06:	6078      	str	r0, [r7, #4]
 8009b08:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the output: Reset the CCxE Bit */
  TIMx->CCER &= ~TIM_CCER_CC6E;
 8009b0a:	687b      	ldr	r3, [r7, #4]
 8009b0c:	6a1b      	ldr	r3, [r3, #32]
 8009b0e:	f423 1280 	bic.w	r2, r3, #1048576	; 0x100000
 8009b12:	687b      	ldr	r3, [r7, #4]
 8009b14:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8009b16:	687b      	ldr	r3, [r7, #4]
 8009b18:	6a1b      	ldr	r3, [r3, #32]
 8009b1a:	613b      	str	r3, [r7, #16]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8009b1c:	687b      	ldr	r3, [r7, #4]
 8009b1e:	685b      	ldr	r3, [r3, #4]
 8009b20:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR3;
 8009b22:	687b      	ldr	r3, [r7, #4]
 8009b24:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8009b26:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~(TIM_CCMR3_OC6M);
 8009b28:	68fa      	ldr	r2, [r7, #12]
 8009b2a:	4b22      	ldr	r3, [pc, #136]	; (8009bb4 <TIM_OC6_SetConfig+0xb4>)
 8009b2c:	4013      	ands	r3, r2
 8009b2e:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8009b30:	683b      	ldr	r3, [r7, #0]
 8009b32:	681b      	ldr	r3, [r3, #0]
 8009b34:	021b      	lsls	r3, r3, #8
 8009b36:	68fa      	ldr	r2, [r7, #12]
 8009b38:	4313      	orrs	r3, r2
 8009b3a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= (uint32_t)~TIM_CCER_CC6P;
 8009b3c:	693b      	ldr	r3, [r7, #16]
 8009b3e:	f423 1300 	bic.w	r3, r3, #2097152	; 0x200000
 8009b42:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 20U);
 8009b44:	683b      	ldr	r3, [r7, #0]
 8009b46:	689b      	ldr	r3, [r3, #8]
 8009b48:	051b      	lsls	r3, r3, #20
 8009b4a:	693a      	ldr	r2, [r7, #16]
 8009b4c:	4313      	orrs	r3, r2
 8009b4e:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8009b50:	687b      	ldr	r3, [r7, #4]
 8009b52:	4a19      	ldr	r2, [pc, #100]	; (8009bb8 <TIM_OC6_SetConfig+0xb8>)
 8009b54:	4293      	cmp	r3, r2
 8009b56:	d00f      	beq.n	8009b78 <TIM_OC6_SetConfig+0x78>
 8009b58:	687b      	ldr	r3, [r7, #4]
 8009b5a:	4a18      	ldr	r2, [pc, #96]	; (8009bbc <TIM_OC6_SetConfig+0xbc>)
 8009b5c:	4293      	cmp	r3, r2
 8009b5e:	d00b      	beq.n	8009b78 <TIM_OC6_SetConfig+0x78>
 8009b60:	687b      	ldr	r3, [r7, #4]
 8009b62:	4a17      	ldr	r2, [pc, #92]	; (8009bc0 <TIM_OC6_SetConfig+0xc0>)
 8009b64:	4293      	cmp	r3, r2
 8009b66:	d007      	beq.n	8009b78 <TIM_OC6_SetConfig+0x78>
 8009b68:	687b      	ldr	r3, [r7, #4]
 8009b6a:	4a16      	ldr	r2, [pc, #88]	; (8009bc4 <TIM_OC6_SetConfig+0xc4>)
 8009b6c:	4293      	cmp	r3, r2
 8009b6e:	d003      	beq.n	8009b78 <TIM_OC6_SetConfig+0x78>
 8009b70:	687b      	ldr	r3, [r7, #4]
 8009b72:	4a15      	ldr	r2, [pc, #84]	; (8009bc8 <TIM_OC6_SetConfig+0xc8>)
 8009b74:	4293      	cmp	r3, r2
 8009b76:	d109      	bne.n	8009b8c <TIM_OC6_SetConfig+0x8c>
  {
    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS6;
 8009b78:	697b      	ldr	r3, [r7, #20]
 8009b7a:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8009b7e:	617b      	str	r3, [r7, #20]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 10U);
 8009b80:	683b      	ldr	r3, [r7, #0]
 8009b82:	695b      	ldr	r3, [r3, #20]
 8009b84:	029b      	lsls	r3, r3, #10
 8009b86:	697a      	ldr	r2, [r7, #20]
 8009b88:	4313      	orrs	r3, r2
 8009b8a:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8009b8c:	687b      	ldr	r3, [r7, #4]
 8009b8e:	697a      	ldr	r2, [r7, #20]
 8009b90:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR3 */
  TIMx->CCMR3 = tmpccmrx;
 8009b92:	687b      	ldr	r3, [r7, #4]
 8009b94:	68fa      	ldr	r2, [r7, #12]
 8009b96:	655a      	str	r2, [r3, #84]	; 0x54

  /* Set the Capture Compare Register value */
  TIMx->CCR6 = OC_Config->Pulse;
 8009b98:	683b      	ldr	r3, [r7, #0]
 8009b9a:	685a      	ldr	r2, [r3, #4]
 8009b9c:	687b      	ldr	r3, [r7, #4]
 8009b9e:	65da      	str	r2, [r3, #92]	; 0x5c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8009ba0:	687b      	ldr	r3, [r7, #4]
 8009ba2:	693a      	ldr	r2, [r7, #16]
 8009ba4:	621a      	str	r2, [r3, #32]
}
 8009ba6:	bf00      	nop
 8009ba8:	371c      	adds	r7, #28
 8009baa:	46bd      	mov	sp, r7
 8009bac:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009bb0:	4770      	bx	lr
 8009bb2:	bf00      	nop
 8009bb4:	feff8fff 	.word	0xfeff8fff
 8009bb8:	40010000 	.word	0x40010000
 8009bbc:	40010400 	.word	0x40010400
 8009bc0:	40014000 	.word	0x40014000
 8009bc4:	40014400 	.word	0x40014400
 8009bc8:	40014800 	.word	0x40014800

08009bcc <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8009bcc:	b480      	push	{r7}
 8009bce:	b087      	sub	sp, #28
 8009bd0:	af00      	add	r7, sp, #0
 8009bd2:	60f8      	str	r0, [r7, #12]
 8009bd4:	60b9      	str	r1, [r7, #8]
 8009bd6:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 8009bd8:	68fb      	ldr	r3, [r7, #12]
 8009bda:	6a1b      	ldr	r3, [r3, #32]
 8009bdc:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8009bde:	68fb      	ldr	r3, [r7, #12]
 8009be0:	6a1b      	ldr	r3, [r3, #32]
 8009be2:	f023 0201 	bic.w	r2, r3, #1
 8009be6:	68fb      	ldr	r3, [r7, #12]
 8009be8:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8009bea:	68fb      	ldr	r3, [r7, #12]
 8009bec:	699b      	ldr	r3, [r3, #24]
 8009bee:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8009bf0:	693b      	ldr	r3, [r7, #16]
 8009bf2:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8009bf6:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8009bf8:	687b      	ldr	r3, [r7, #4]
 8009bfa:	011b      	lsls	r3, r3, #4
 8009bfc:	693a      	ldr	r2, [r7, #16]
 8009bfe:	4313      	orrs	r3, r2
 8009c00:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8009c02:	697b      	ldr	r3, [r7, #20]
 8009c04:	f023 030a 	bic.w	r3, r3, #10
 8009c08:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 8009c0a:	697a      	ldr	r2, [r7, #20]
 8009c0c:	68bb      	ldr	r3, [r7, #8]
 8009c0e:	4313      	orrs	r3, r2
 8009c10:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 8009c12:	68fb      	ldr	r3, [r7, #12]
 8009c14:	693a      	ldr	r2, [r7, #16]
 8009c16:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8009c18:	68fb      	ldr	r3, [r7, #12]
 8009c1a:	697a      	ldr	r2, [r7, #20]
 8009c1c:	621a      	str	r2, [r3, #32]
}
 8009c1e:	bf00      	nop
 8009c20:	371c      	adds	r7, #28
 8009c22:	46bd      	mov	sp, r7
 8009c24:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009c28:	4770      	bx	lr

08009c2a <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8009c2a:	b480      	push	{r7}
 8009c2c:	b087      	sub	sp, #28
 8009c2e:	af00      	add	r7, sp, #0
 8009c30:	60f8      	str	r0, [r7, #12]
 8009c32:	60b9      	str	r1, [r7, #8]
 8009c34:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8009c36:	68fb      	ldr	r3, [r7, #12]
 8009c38:	6a1b      	ldr	r3, [r3, #32]
 8009c3a:	f023 0210 	bic.w	r2, r3, #16
 8009c3e:	68fb      	ldr	r3, [r7, #12]
 8009c40:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8009c42:	68fb      	ldr	r3, [r7, #12]
 8009c44:	699b      	ldr	r3, [r3, #24]
 8009c46:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 8009c48:	68fb      	ldr	r3, [r7, #12]
 8009c4a:	6a1b      	ldr	r3, [r3, #32]
 8009c4c:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 8009c4e:	697b      	ldr	r3, [r7, #20]
 8009c50:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 8009c54:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 8009c56:	687b      	ldr	r3, [r7, #4]
 8009c58:	031b      	lsls	r3, r3, #12
 8009c5a:	697a      	ldr	r2, [r7, #20]
 8009c5c:	4313      	orrs	r3, r2
 8009c5e:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8009c60:	693b      	ldr	r3, [r7, #16]
 8009c62:	f023 03a0 	bic.w	r3, r3, #160	; 0xa0
 8009c66:	613b      	str	r3, [r7, #16]
  tmpccer |= (TIM_ICPolarity << 4U);
 8009c68:	68bb      	ldr	r3, [r7, #8]
 8009c6a:	011b      	lsls	r3, r3, #4
 8009c6c:	693a      	ldr	r2, [r7, #16]
 8009c6e:	4313      	orrs	r3, r2
 8009c70:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 8009c72:	68fb      	ldr	r3, [r7, #12]
 8009c74:	697a      	ldr	r2, [r7, #20]
 8009c76:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8009c78:	68fb      	ldr	r3, [r7, #12]
 8009c7a:	693a      	ldr	r2, [r7, #16]
 8009c7c:	621a      	str	r2, [r3, #32]
}
 8009c7e:	bf00      	nop
 8009c80:	371c      	adds	r7, #28
 8009c82:	46bd      	mov	sp, r7
 8009c84:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009c88:	4770      	bx	lr
	...

08009c8c <TIM_ITRx_SetConfig>:
  *       (*)  Value not defined in all devices.
  *
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 8009c8c:	b480      	push	{r7}
 8009c8e:	b085      	sub	sp, #20
 8009c90:	af00      	add	r7, sp, #0
 8009c92:	6078      	str	r0, [r7, #4]
 8009c94:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 8009c96:	687b      	ldr	r3, [r7, #4]
 8009c98:	689b      	ldr	r3, [r3, #8]
 8009c9a:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 8009c9c:	68fa      	ldr	r2, [r7, #12]
 8009c9e:	4b09      	ldr	r3, [pc, #36]	; (8009cc4 <TIM_ITRx_SetConfig+0x38>)
 8009ca0:	4013      	ands	r3, r2
 8009ca2:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 8009ca4:	683a      	ldr	r2, [r7, #0]
 8009ca6:	68fb      	ldr	r3, [r7, #12]
 8009ca8:	4313      	orrs	r3, r2
 8009caa:	f043 0307 	orr.w	r3, r3, #7
 8009cae:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8009cb0:	687b      	ldr	r3, [r7, #4]
 8009cb2:	68fa      	ldr	r2, [r7, #12]
 8009cb4:	609a      	str	r2, [r3, #8]
}
 8009cb6:	bf00      	nop
 8009cb8:	3714      	adds	r7, #20
 8009cba:	46bd      	mov	sp, r7
 8009cbc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009cc0:	4770      	bx	lr
 8009cc2:	bf00      	nop
 8009cc4:	ffcfff8f 	.word	0xffcfff8f

08009cc8 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 8009cc8:	b480      	push	{r7}
 8009cca:	b087      	sub	sp, #28
 8009ccc:	af00      	add	r7, sp, #0
 8009cce:	60f8      	str	r0, [r7, #12]
 8009cd0:	60b9      	str	r1, [r7, #8]
 8009cd2:	607a      	str	r2, [r7, #4]
 8009cd4:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 8009cd6:	68fb      	ldr	r3, [r7, #12]
 8009cd8:	689b      	ldr	r3, [r3, #8]
 8009cda:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8009cdc:	697b      	ldr	r3, [r7, #20]
 8009cde:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 8009ce2:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8009ce4:	683b      	ldr	r3, [r7, #0]
 8009ce6:	021a      	lsls	r2, r3, #8
 8009ce8:	687b      	ldr	r3, [r7, #4]
 8009cea:	431a      	orrs	r2, r3
 8009cec:	68bb      	ldr	r3, [r7, #8]
 8009cee:	4313      	orrs	r3, r2
 8009cf0:	697a      	ldr	r2, [r7, #20]
 8009cf2:	4313      	orrs	r3, r2
 8009cf4:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8009cf6:	68fb      	ldr	r3, [r7, #12]
 8009cf8:	697a      	ldr	r2, [r7, #20]
 8009cfa:	609a      	str	r2, [r3, #8]
}
 8009cfc:	bf00      	nop
 8009cfe:	371c      	adds	r7, #28
 8009d00:	46bd      	mov	sp, r7
 8009d02:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009d06:	4770      	bx	lr

08009d08 <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 8009d08:	b480      	push	{r7}
 8009d0a:	b087      	sub	sp, #28
 8009d0c:	af00      	add	r7, sp, #0
 8009d0e:	60f8      	str	r0, [r7, #12]
 8009d10:	60b9      	str	r1, [r7, #8]
 8009d12:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 8009d14:	68bb      	ldr	r3, [r7, #8]
 8009d16:	f003 031f 	and.w	r3, r3, #31
 8009d1a:	2201      	movs	r2, #1
 8009d1c:	fa02 f303 	lsl.w	r3, r2, r3
 8009d20:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 8009d22:	68fb      	ldr	r3, [r7, #12]
 8009d24:	6a1a      	ldr	r2, [r3, #32]
 8009d26:	697b      	ldr	r3, [r7, #20]
 8009d28:	43db      	mvns	r3, r3
 8009d2a:	401a      	ands	r2, r3
 8009d2c:	68fb      	ldr	r3, [r7, #12]
 8009d2e:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 8009d30:	68fb      	ldr	r3, [r7, #12]
 8009d32:	6a1a      	ldr	r2, [r3, #32]
 8009d34:	68bb      	ldr	r3, [r7, #8]
 8009d36:	f003 031f 	and.w	r3, r3, #31
 8009d3a:	6879      	ldr	r1, [r7, #4]
 8009d3c:	fa01 f303 	lsl.w	r3, r1, r3
 8009d40:	431a      	orrs	r2, r3
 8009d42:	68fb      	ldr	r3, [r7, #12]
 8009d44:	621a      	str	r2, [r3, #32]
}
 8009d46:	bf00      	nop
 8009d48:	371c      	adds	r7, #28
 8009d4a:	46bd      	mov	sp, r7
 8009d4c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009d50:	4770      	bx	lr
	...

08009d54 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        TIM_MasterConfigTypeDef *sMasterConfig)
{
 8009d54:	b480      	push	{r7}
 8009d56:	b085      	sub	sp, #20
 8009d58:	af00      	add	r7, sp, #0
 8009d5a:	6078      	str	r0, [r7, #4]
 8009d5c:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8009d5e:	687b      	ldr	r3, [r7, #4]
 8009d60:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8009d64:	2b01      	cmp	r3, #1
 8009d66:	d101      	bne.n	8009d6c <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8009d68:	2302      	movs	r3, #2
 8009d6a:	e06d      	b.n	8009e48 <HAL_TIMEx_MasterConfigSynchronization+0xf4>
 8009d6c:	687b      	ldr	r3, [r7, #4]
 8009d6e:	2201      	movs	r2, #1
 8009d70:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8009d74:	687b      	ldr	r3, [r7, #4]
 8009d76:	2202      	movs	r2, #2
 8009d78:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8009d7c:	687b      	ldr	r3, [r7, #4]
 8009d7e:	681b      	ldr	r3, [r3, #0]
 8009d80:	685b      	ldr	r3, [r3, #4]
 8009d82:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8009d84:	687b      	ldr	r3, [r7, #4]
 8009d86:	681b      	ldr	r3, [r3, #0]
 8009d88:	689b      	ldr	r3, [r3, #8]
 8009d8a:	60bb      	str	r3, [r7, #8]

  /* If the timer supports ADC synchronization through TRGO2, set the master mode selection 2 */
  if (IS_TIM_TRGO2_INSTANCE(htim->Instance))
 8009d8c:	687b      	ldr	r3, [r7, #4]
 8009d8e:	681b      	ldr	r3, [r3, #0]
 8009d90:	4a30      	ldr	r2, [pc, #192]	; (8009e54 <HAL_TIMEx_MasterConfigSynchronization+0x100>)
 8009d92:	4293      	cmp	r3, r2
 8009d94:	d004      	beq.n	8009da0 <HAL_TIMEx_MasterConfigSynchronization+0x4c>
 8009d96:	687b      	ldr	r3, [r7, #4]
 8009d98:	681b      	ldr	r3, [r3, #0]
 8009d9a:	4a2f      	ldr	r2, [pc, #188]	; (8009e58 <HAL_TIMEx_MasterConfigSynchronization+0x104>)
 8009d9c:	4293      	cmp	r3, r2
 8009d9e:	d108      	bne.n	8009db2 <HAL_TIMEx_MasterConfigSynchronization+0x5e>
  {
    /* Check the parameters */
    assert_param(IS_TIM_TRGO2_SOURCE(sMasterConfig->MasterOutputTrigger2));

    /* Clear the MMS2 bits */
    tmpcr2 &= ~TIM_CR2_MMS2;
 8009da0:	68fb      	ldr	r3, [r7, #12]
 8009da2:	f423 0370 	bic.w	r3, r3, #15728640	; 0xf00000
 8009da6:	60fb      	str	r3, [r7, #12]
    /* Select the TRGO2 source*/
    tmpcr2 |= sMasterConfig->MasterOutputTrigger2;
 8009da8:	683b      	ldr	r3, [r7, #0]
 8009daa:	685b      	ldr	r3, [r3, #4]
 8009dac:	68fa      	ldr	r2, [r7, #12]
 8009dae:	4313      	orrs	r3, r2
 8009db0:	60fb      	str	r3, [r7, #12]
  }

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8009db2:	68fb      	ldr	r3, [r7, #12]
 8009db4:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8009db8:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8009dba:	683b      	ldr	r3, [r7, #0]
 8009dbc:	681b      	ldr	r3, [r3, #0]
 8009dbe:	68fa      	ldr	r2, [r7, #12]
 8009dc0:	4313      	orrs	r3, r2
 8009dc2:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8009dc4:	687b      	ldr	r3, [r7, #4]
 8009dc6:	681b      	ldr	r3, [r3, #0]
 8009dc8:	68fa      	ldr	r2, [r7, #12]
 8009dca:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8009dcc:	687b      	ldr	r3, [r7, #4]
 8009dce:	681b      	ldr	r3, [r3, #0]
 8009dd0:	4a20      	ldr	r2, [pc, #128]	; (8009e54 <HAL_TIMEx_MasterConfigSynchronization+0x100>)
 8009dd2:	4293      	cmp	r3, r2
 8009dd4:	d022      	beq.n	8009e1c <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 8009dd6:	687b      	ldr	r3, [r7, #4]
 8009dd8:	681b      	ldr	r3, [r3, #0]
 8009dda:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8009dde:	d01d      	beq.n	8009e1c <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 8009de0:	687b      	ldr	r3, [r7, #4]
 8009de2:	681b      	ldr	r3, [r3, #0]
 8009de4:	4a1d      	ldr	r2, [pc, #116]	; (8009e5c <HAL_TIMEx_MasterConfigSynchronization+0x108>)
 8009de6:	4293      	cmp	r3, r2
 8009de8:	d018      	beq.n	8009e1c <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 8009dea:	687b      	ldr	r3, [r7, #4]
 8009dec:	681b      	ldr	r3, [r3, #0]
 8009dee:	4a1c      	ldr	r2, [pc, #112]	; (8009e60 <HAL_TIMEx_MasterConfigSynchronization+0x10c>)
 8009df0:	4293      	cmp	r3, r2
 8009df2:	d013      	beq.n	8009e1c <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 8009df4:	687b      	ldr	r3, [r7, #4]
 8009df6:	681b      	ldr	r3, [r3, #0]
 8009df8:	4a1a      	ldr	r2, [pc, #104]	; (8009e64 <HAL_TIMEx_MasterConfigSynchronization+0x110>)
 8009dfa:	4293      	cmp	r3, r2
 8009dfc:	d00e      	beq.n	8009e1c <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 8009dfe:	687b      	ldr	r3, [r7, #4]
 8009e00:	681b      	ldr	r3, [r3, #0]
 8009e02:	4a15      	ldr	r2, [pc, #84]	; (8009e58 <HAL_TIMEx_MasterConfigSynchronization+0x104>)
 8009e04:	4293      	cmp	r3, r2
 8009e06:	d009      	beq.n	8009e1c <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 8009e08:	687b      	ldr	r3, [r7, #4]
 8009e0a:	681b      	ldr	r3, [r3, #0]
 8009e0c:	4a16      	ldr	r2, [pc, #88]	; (8009e68 <HAL_TIMEx_MasterConfigSynchronization+0x114>)
 8009e0e:	4293      	cmp	r3, r2
 8009e10:	d004      	beq.n	8009e1c <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 8009e12:	687b      	ldr	r3, [r7, #4]
 8009e14:	681b      	ldr	r3, [r3, #0]
 8009e16:	4a15      	ldr	r2, [pc, #84]	; (8009e6c <HAL_TIMEx_MasterConfigSynchronization+0x118>)
 8009e18:	4293      	cmp	r3, r2
 8009e1a:	d10c      	bne.n	8009e36 <HAL_TIMEx_MasterConfigSynchronization+0xe2>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 8009e1c:	68bb      	ldr	r3, [r7, #8]
 8009e1e:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8009e22:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8009e24:	683b      	ldr	r3, [r7, #0]
 8009e26:	689b      	ldr	r3, [r3, #8]
 8009e28:	68ba      	ldr	r2, [r7, #8]
 8009e2a:	4313      	orrs	r3, r2
 8009e2c:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8009e2e:	687b      	ldr	r3, [r7, #4]
 8009e30:	681b      	ldr	r3, [r3, #0]
 8009e32:	68ba      	ldr	r2, [r7, #8]
 8009e34:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8009e36:	687b      	ldr	r3, [r7, #4]
 8009e38:	2201      	movs	r2, #1
 8009e3a:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8009e3e:	687b      	ldr	r3, [r7, #4]
 8009e40:	2200      	movs	r2, #0
 8009e42:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8009e46:	2300      	movs	r3, #0
}
 8009e48:	4618      	mov	r0, r3
 8009e4a:	3714      	adds	r7, #20
 8009e4c:	46bd      	mov	sp, r7
 8009e4e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009e52:	4770      	bx	lr
 8009e54:	40010000 	.word	0x40010000
 8009e58:	40010400 	.word	0x40010400
 8009e5c:	40000400 	.word	0x40000400
 8009e60:	40000800 	.word	0x40000800
 8009e64:	40000c00 	.word	0x40000c00
 8009e68:	40001800 	.word	0x40001800
 8009e6c:	40014000 	.word	0x40014000

08009e70 <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8009e70:	b580      	push	{r7, lr}
 8009e72:	b082      	sub	sp, #8
 8009e74:	af00      	add	r7, sp, #0
 8009e76:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8009e78:	687b      	ldr	r3, [r7, #4]
 8009e7a:	2b00      	cmp	r3, #0
 8009e7c:	d101      	bne.n	8009e82 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8009e7e:	2301      	movs	r3, #1
 8009e80:	e042      	b.n	8009f08 <HAL_UART_Init+0x98>
  {
    /* Check the parameters */
    assert_param((IS_UART_INSTANCE(huart->Instance)) || (IS_LPUART_INSTANCE(huart->Instance)));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 8009e82:	687b      	ldr	r3, [r7, #4]
 8009e84:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8009e88:	2b00      	cmp	r3, #0
 8009e8a:	d106      	bne.n	8009e9a <HAL_UART_Init+0x2a>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8009e8c:	687b      	ldr	r3, [r7, #4]
 8009e8e:	2200      	movs	r2, #0
 8009e90:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8009e94:	6878      	ldr	r0, [r7, #4]
 8009e96:	f7fa fa8f 	bl	80043b8 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8009e9a:	687b      	ldr	r3, [r7, #4]
 8009e9c:	2224      	movs	r2, #36	; 0x24
 8009e9e:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

  __HAL_UART_DISABLE(huart);
 8009ea2:	687b      	ldr	r3, [r7, #4]
 8009ea4:	681b      	ldr	r3, [r3, #0]
 8009ea6:	681a      	ldr	r2, [r3, #0]
 8009ea8:	687b      	ldr	r3, [r7, #4]
 8009eaa:	681b      	ldr	r3, [r3, #0]
 8009eac:	f022 0201 	bic.w	r2, r2, #1
 8009eb0:	601a      	str	r2, [r3, #0]

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 8009eb2:	6878      	ldr	r0, [r7, #4]
 8009eb4:	f000 f8c2 	bl	800a03c <UART_SetConfig>
 8009eb8:	4603      	mov	r3, r0
 8009eba:	2b01      	cmp	r3, #1
 8009ebc:	d101      	bne.n	8009ec2 <HAL_UART_Init+0x52>
  {
    return HAL_ERROR;
 8009ebe:	2301      	movs	r3, #1
 8009ec0:	e022      	b.n	8009f08 <HAL_UART_Init+0x98>
  }

  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 8009ec2:	687b      	ldr	r3, [r7, #4]
 8009ec4:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8009ec6:	2b00      	cmp	r3, #0
 8009ec8:	d002      	beq.n	8009ed0 <HAL_UART_Init+0x60>
  {
    UART_AdvFeatureConfig(huart);
 8009eca:	6878      	ldr	r0, [r7, #4]
 8009ecc:	f000 fe1e 	bl	800ab0c <UART_AdvFeatureConfig>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8009ed0:	687b      	ldr	r3, [r7, #4]
 8009ed2:	681b      	ldr	r3, [r3, #0]
 8009ed4:	685a      	ldr	r2, [r3, #4]
 8009ed6:	687b      	ldr	r3, [r7, #4]
 8009ed8:	681b      	ldr	r3, [r3, #0]
 8009eda:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 8009ede:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8009ee0:	687b      	ldr	r3, [r7, #4]
 8009ee2:	681b      	ldr	r3, [r3, #0]
 8009ee4:	689a      	ldr	r2, [r3, #8]
 8009ee6:	687b      	ldr	r3, [r7, #4]
 8009ee8:	681b      	ldr	r3, [r3, #0]
 8009eea:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 8009eee:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 8009ef0:	687b      	ldr	r3, [r7, #4]
 8009ef2:	681b      	ldr	r3, [r3, #0]
 8009ef4:	681a      	ldr	r2, [r3, #0]
 8009ef6:	687b      	ldr	r3, [r7, #4]
 8009ef8:	681b      	ldr	r3, [r3, #0]
 8009efa:	f042 0201 	orr.w	r2, r2, #1
 8009efe:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 8009f00:	6878      	ldr	r0, [r7, #4]
 8009f02:	f000 fea5 	bl	800ac50 <UART_CheckIdleState>
 8009f06:	4603      	mov	r3, r0
}
 8009f08:	4618      	mov	r0, r3
 8009f0a:	3708      	adds	r7, #8
 8009f0c:	46bd      	mov	sp, r7
 8009f0e:	bd80      	pop	{r7, pc}

08009f10 <HAL_UART_Transmit>:
  * @param Size    Amount of data elements (u8 or u16) to be sent.
  * @param Timeout Timeout duration.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8009f10:	b580      	push	{r7, lr}
 8009f12:	b08a      	sub	sp, #40	; 0x28
 8009f14:	af02      	add	r7, sp, #8
 8009f16:	60f8      	str	r0, [r7, #12]
 8009f18:	60b9      	str	r1, [r7, #8]
 8009f1a:	603b      	str	r3, [r7, #0]
 8009f1c:	4613      	mov	r3, r2
 8009f1e:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart;

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8009f20:	68fb      	ldr	r3, [r7, #12]
 8009f22:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8009f26:	2b20      	cmp	r3, #32
 8009f28:	f040 8083 	bne.w	800a032 <HAL_UART_Transmit+0x122>
  {
    if ((pData == NULL) || (Size == 0U))
 8009f2c:	68bb      	ldr	r3, [r7, #8]
 8009f2e:	2b00      	cmp	r3, #0
 8009f30:	d002      	beq.n	8009f38 <HAL_UART_Transmit+0x28>
 8009f32:	88fb      	ldrh	r3, [r7, #6]
 8009f34:	2b00      	cmp	r3, #0
 8009f36:	d101      	bne.n	8009f3c <HAL_UART_Transmit+0x2c>
    {
      return  HAL_ERROR;
 8009f38:	2301      	movs	r3, #1
 8009f3a:	e07b      	b.n	800a034 <HAL_UART_Transmit+0x124>
    }

    __HAL_LOCK(huart);
 8009f3c:	68fb      	ldr	r3, [r7, #12]
 8009f3e:	f893 3080 	ldrb.w	r3, [r3, #128]	; 0x80
 8009f42:	2b01      	cmp	r3, #1
 8009f44:	d101      	bne.n	8009f4a <HAL_UART_Transmit+0x3a>
 8009f46:	2302      	movs	r3, #2
 8009f48:	e074      	b.n	800a034 <HAL_UART_Transmit+0x124>
 8009f4a:	68fb      	ldr	r3, [r7, #12]
 8009f4c:	2201      	movs	r2, #1
 8009f4e:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8009f52:	68fb      	ldr	r3, [r7, #12]
 8009f54:	2200      	movs	r2, #0
 8009f56:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8009f5a:	68fb      	ldr	r3, [r7, #12]
 8009f5c:	2221      	movs	r2, #33	; 0x21
 8009f5e:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 8009f62:	f7fa fb3f 	bl	80045e4 <HAL_GetTick>
 8009f66:	6178      	str	r0, [r7, #20]

    huart->TxXferSize  = Size;
 8009f68:	68fb      	ldr	r3, [r7, #12]
 8009f6a:	88fa      	ldrh	r2, [r7, #6]
 8009f6c:	f8a3 2054 	strh.w	r2, [r3, #84]	; 0x54
    huart->TxXferCount = Size;
 8009f70:	68fb      	ldr	r3, [r7, #12]
 8009f72:	88fa      	ldrh	r2, [r7, #6]
 8009f74:	f8a3 2056 	strh.w	r2, [r3, #86]	; 0x56

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8009f78:	68fb      	ldr	r3, [r7, #12]
 8009f7a:	689b      	ldr	r3, [r3, #8]
 8009f7c:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8009f80:	d108      	bne.n	8009f94 <HAL_UART_Transmit+0x84>
 8009f82:	68fb      	ldr	r3, [r7, #12]
 8009f84:	691b      	ldr	r3, [r3, #16]
 8009f86:	2b00      	cmp	r3, #0
 8009f88:	d104      	bne.n	8009f94 <HAL_UART_Transmit+0x84>
    {
      pdata8bits  = NULL;
 8009f8a:	2300      	movs	r3, #0
 8009f8c:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 8009f8e:	68bb      	ldr	r3, [r7, #8]
 8009f90:	61bb      	str	r3, [r7, #24]
 8009f92:	e003      	b.n	8009f9c <HAL_UART_Transmit+0x8c>
    }
    else
    {
      pdata8bits  = pData;
 8009f94:	68bb      	ldr	r3, [r7, #8]
 8009f96:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8009f98:	2300      	movs	r3, #0
 8009f9a:	61bb      	str	r3, [r7, #24]
    }

    __HAL_UNLOCK(huart);
 8009f9c:	68fb      	ldr	r3, [r7, #12]
 8009f9e:	2200      	movs	r2, #0
 8009fa0:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

    while (huart->TxXferCount > 0U)
 8009fa4:	e02c      	b.n	800a000 <HAL_UART_Transmit+0xf0>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8009fa6:	683b      	ldr	r3, [r7, #0]
 8009fa8:	9300      	str	r3, [sp, #0]
 8009faa:	697b      	ldr	r3, [r7, #20]
 8009fac:	2200      	movs	r2, #0
 8009fae:	2180      	movs	r1, #128	; 0x80
 8009fb0:	68f8      	ldr	r0, [r7, #12]
 8009fb2:	f000 fe98 	bl	800ace6 <UART_WaitOnFlagUntilTimeout>
 8009fb6:	4603      	mov	r3, r0
 8009fb8:	2b00      	cmp	r3, #0
 8009fba:	d001      	beq.n	8009fc0 <HAL_UART_Transmit+0xb0>
      {
        return HAL_TIMEOUT;
 8009fbc:	2303      	movs	r3, #3
 8009fbe:	e039      	b.n	800a034 <HAL_UART_Transmit+0x124>
      }
      if (pdata8bits == NULL)
 8009fc0:	69fb      	ldr	r3, [r7, #28]
 8009fc2:	2b00      	cmp	r3, #0
 8009fc4:	d10b      	bne.n	8009fde <HAL_UART_Transmit+0xce>
      {
        huart->Instance->TDR = (uint16_t)(*pdata16bits & 0x01FFU);
 8009fc6:	69bb      	ldr	r3, [r7, #24]
 8009fc8:	881b      	ldrh	r3, [r3, #0]
 8009fca:	461a      	mov	r2, r3
 8009fcc:	68fb      	ldr	r3, [r7, #12]
 8009fce:	681b      	ldr	r3, [r3, #0]
 8009fd0:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8009fd4:	629a      	str	r2, [r3, #40]	; 0x28
        pdata16bits++;
 8009fd6:	69bb      	ldr	r3, [r7, #24]
 8009fd8:	3302      	adds	r3, #2
 8009fda:	61bb      	str	r3, [r7, #24]
 8009fdc:	e007      	b.n	8009fee <HAL_UART_Transmit+0xde>
      }
      else
      {
        huart->Instance->TDR = (uint8_t)(*pdata8bits & 0xFFU);
 8009fde:	69fb      	ldr	r3, [r7, #28]
 8009fe0:	781a      	ldrb	r2, [r3, #0]
 8009fe2:	68fb      	ldr	r3, [r7, #12]
 8009fe4:	681b      	ldr	r3, [r3, #0]
 8009fe6:	629a      	str	r2, [r3, #40]	; 0x28
        pdata8bits++;
 8009fe8:	69fb      	ldr	r3, [r7, #28]
 8009fea:	3301      	adds	r3, #1
 8009fec:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 8009fee:	68fb      	ldr	r3, [r7, #12]
 8009ff0:	f8b3 3056 	ldrh.w	r3, [r3, #86]	; 0x56
 8009ff4:	b29b      	uxth	r3, r3
 8009ff6:	3b01      	subs	r3, #1
 8009ff8:	b29a      	uxth	r2, r3
 8009ffa:	68fb      	ldr	r3, [r7, #12]
 8009ffc:	f8a3 2056 	strh.w	r2, [r3, #86]	; 0x56
    while (huart->TxXferCount > 0U)
 800a000:	68fb      	ldr	r3, [r7, #12]
 800a002:	f8b3 3056 	ldrh.w	r3, [r3, #86]	; 0x56
 800a006:	b29b      	uxth	r3, r3
 800a008:	2b00      	cmp	r3, #0
 800a00a:	d1cc      	bne.n	8009fa6 <HAL_UART_Transmit+0x96>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 800a00c:	683b      	ldr	r3, [r7, #0]
 800a00e:	9300      	str	r3, [sp, #0]
 800a010:	697b      	ldr	r3, [r7, #20]
 800a012:	2200      	movs	r2, #0
 800a014:	2140      	movs	r1, #64	; 0x40
 800a016:	68f8      	ldr	r0, [r7, #12]
 800a018:	f000 fe65 	bl	800ace6 <UART_WaitOnFlagUntilTimeout>
 800a01c:	4603      	mov	r3, r0
 800a01e:	2b00      	cmp	r3, #0
 800a020:	d001      	beq.n	800a026 <HAL_UART_Transmit+0x116>
    {
      return HAL_TIMEOUT;
 800a022:	2303      	movs	r3, #3
 800a024:	e006      	b.n	800a034 <HAL_UART_Transmit+0x124>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 800a026:	68fb      	ldr	r3, [r7, #12]
 800a028:	2220      	movs	r2, #32
 800a02a:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

    return HAL_OK;
 800a02e:	2300      	movs	r3, #0
 800a030:	e000      	b.n	800a034 <HAL_UART_Transmit+0x124>
  }
  else
  {
    return HAL_BUSY;
 800a032:	2302      	movs	r3, #2
  }
}
 800a034:	4618      	mov	r0, r3
 800a036:	3720      	adds	r7, #32
 800a038:	46bd      	mov	sp, r7
 800a03a:	bd80      	pop	{r7, pc}

0800a03c <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 800a03c:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 800a040:	b092      	sub	sp, #72	; 0x48
 800a042:	af00      	add	r7, sp, #0
 800a044:	6178      	str	r0, [r7, #20]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 800a046:	2300      	movs	r3, #0
 800a048:	f887 3042 	strb.w	r3, [r7, #66]	; 0x42
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 800a04c:	697b      	ldr	r3, [r7, #20]
 800a04e:	689a      	ldr	r2, [r3, #8]
 800a050:	697b      	ldr	r3, [r7, #20]
 800a052:	691b      	ldr	r3, [r3, #16]
 800a054:	431a      	orrs	r2, r3
 800a056:	697b      	ldr	r3, [r7, #20]
 800a058:	695b      	ldr	r3, [r3, #20]
 800a05a:	431a      	orrs	r2, r3
 800a05c:	697b      	ldr	r3, [r7, #20]
 800a05e:	69db      	ldr	r3, [r3, #28]
 800a060:	4313      	orrs	r3, r2
 800a062:	647b      	str	r3, [r7, #68]	; 0x44
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 800a064:	697b      	ldr	r3, [r7, #20]
 800a066:	681b      	ldr	r3, [r3, #0]
 800a068:	681a      	ldr	r2, [r3, #0]
 800a06a:	4bbe      	ldr	r3, [pc, #760]	; (800a364 <UART_SetConfig+0x328>)
 800a06c:	4013      	ands	r3, r2
 800a06e:	697a      	ldr	r2, [r7, #20]
 800a070:	6812      	ldr	r2, [r2, #0]
 800a072:	6c79      	ldr	r1, [r7, #68]	; 0x44
 800a074:	430b      	orrs	r3, r1
 800a076:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 800a078:	697b      	ldr	r3, [r7, #20]
 800a07a:	681b      	ldr	r3, [r3, #0]
 800a07c:	685b      	ldr	r3, [r3, #4]
 800a07e:	f423 5140 	bic.w	r1, r3, #12288	; 0x3000
 800a082:	697b      	ldr	r3, [r7, #20]
 800a084:	68da      	ldr	r2, [r3, #12]
 800a086:	697b      	ldr	r3, [r7, #20]
 800a088:	681b      	ldr	r3, [r3, #0]
 800a08a:	430a      	orrs	r2, r1
 800a08c:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 800a08e:	697b      	ldr	r3, [r7, #20]
 800a090:	699b      	ldr	r3, [r3, #24]
 800a092:	647b      	str	r3, [r7, #68]	; 0x44

  if (!(UART_INSTANCE_LOWPOWER(huart)))
 800a094:	697b      	ldr	r3, [r7, #20]
 800a096:	681b      	ldr	r3, [r3, #0]
 800a098:	4ab3      	ldr	r2, [pc, #716]	; (800a368 <UART_SetConfig+0x32c>)
 800a09a:	4293      	cmp	r3, r2
 800a09c:	d004      	beq.n	800a0a8 <UART_SetConfig+0x6c>
  {
    tmpreg |= huart->Init.OneBitSampling;
 800a09e:	697b      	ldr	r3, [r7, #20]
 800a0a0:	6a1b      	ldr	r3, [r3, #32]
 800a0a2:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 800a0a4:	4313      	orrs	r3, r2
 800a0a6:	647b      	str	r3, [r7, #68]	; 0x44
  }
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 800a0a8:	697b      	ldr	r3, [r7, #20]
 800a0aa:	681b      	ldr	r3, [r3, #0]
 800a0ac:	689a      	ldr	r2, [r3, #8]
 800a0ae:	4baf      	ldr	r3, [pc, #700]	; (800a36c <UART_SetConfig+0x330>)
 800a0b0:	4013      	ands	r3, r2
 800a0b2:	697a      	ldr	r2, [r7, #20]
 800a0b4:	6812      	ldr	r2, [r2, #0]
 800a0b6:	6c79      	ldr	r1, [r7, #68]	; 0x44
 800a0b8:	430b      	orrs	r3, r1
 800a0ba:	6093      	str	r3, [r2, #8]

  /*-------------------------- USART PRESC Configuration -----------------------*/
  /* Configure
  * - UART Clock Prescaler : set PRESCALER according to huart->Init.ClockPrescaler value */
  MODIFY_REG(huart->Instance->PRESC, USART_PRESC_PRESCALER, huart->Init.ClockPrescaler);
 800a0bc:	697b      	ldr	r3, [r7, #20]
 800a0be:	681b      	ldr	r3, [r3, #0]
 800a0c0:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800a0c2:	f023 010f 	bic.w	r1, r3, #15
 800a0c6:	697b      	ldr	r3, [r7, #20]
 800a0c8:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 800a0ca:	697b      	ldr	r3, [r7, #20]
 800a0cc:	681b      	ldr	r3, [r3, #0]
 800a0ce:	430a      	orrs	r2, r1
 800a0d0:	62da      	str	r2, [r3, #44]	; 0x2c

  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 800a0d2:	697b      	ldr	r3, [r7, #20]
 800a0d4:	681b      	ldr	r3, [r3, #0]
 800a0d6:	4aa6      	ldr	r2, [pc, #664]	; (800a370 <UART_SetConfig+0x334>)
 800a0d8:	4293      	cmp	r3, r2
 800a0da:	d177      	bne.n	800a1cc <UART_SetConfig+0x190>
 800a0dc:	4ba5      	ldr	r3, [pc, #660]	; (800a374 <UART_SetConfig+0x338>)
 800a0de:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800a0e0:	f003 0338 	and.w	r3, r3, #56	; 0x38
 800a0e4:	2b28      	cmp	r3, #40	; 0x28
 800a0e6:	d86d      	bhi.n	800a1c4 <UART_SetConfig+0x188>
 800a0e8:	a201      	add	r2, pc, #4	; (adr r2, 800a0f0 <UART_SetConfig+0xb4>)
 800a0ea:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800a0ee:	bf00      	nop
 800a0f0:	0800a195 	.word	0x0800a195
 800a0f4:	0800a1c5 	.word	0x0800a1c5
 800a0f8:	0800a1c5 	.word	0x0800a1c5
 800a0fc:	0800a1c5 	.word	0x0800a1c5
 800a100:	0800a1c5 	.word	0x0800a1c5
 800a104:	0800a1c5 	.word	0x0800a1c5
 800a108:	0800a1c5 	.word	0x0800a1c5
 800a10c:	0800a1c5 	.word	0x0800a1c5
 800a110:	0800a19d 	.word	0x0800a19d
 800a114:	0800a1c5 	.word	0x0800a1c5
 800a118:	0800a1c5 	.word	0x0800a1c5
 800a11c:	0800a1c5 	.word	0x0800a1c5
 800a120:	0800a1c5 	.word	0x0800a1c5
 800a124:	0800a1c5 	.word	0x0800a1c5
 800a128:	0800a1c5 	.word	0x0800a1c5
 800a12c:	0800a1c5 	.word	0x0800a1c5
 800a130:	0800a1a5 	.word	0x0800a1a5
 800a134:	0800a1c5 	.word	0x0800a1c5
 800a138:	0800a1c5 	.word	0x0800a1c5
 800a13c:	0800a1c5 	.word	0x0800a1c5
 800a140:	0800a1c5 	.word	0x0800a1c5
 800a144:	0800a1c5 	.word	0x0800a1c5
 800a148:	0800a1c5 	.word	0x0800a1c5
 800a14c:	0800a1c5 	.word	0x0800a1c5
 800a150:	0800a1ad 	.word	0x0800a1ad
 800a154:	0800a1c5 	.word	0x0800a1c5
 800a158:	0800a1c5 	.word	0x0800a1c5
 800a15c:	0800a1c5 	.word	0x0800a1c5
 800a160:	0800a1c5 	.word	0x0800a1c5
 800a164:	0800a1c5 	.word	0x0800a1c5
 800a168:	0800a1c5 	.word	0x0800a1c5
 800a16c:	0800a1c5 	.word	0x0800a1c5
 800a170:	0800a1b5 	.word	0x0800a1b5
 800a174:	0800a1c5 	.word	0x0800a1c5
 800a178:	0800a1c5 	.word	0x0800a1c5
 800a17c:	0800a1c5 	.word	0x0800a1c5
 800a180:	0800a1c5 	.word	0x0800a1c5
 800a184:	0800a1c5 	.word	0x0800a1c5
 800a188:	0800a1c5 	.word	0x0800a1c5
 800a18c:	0800a1c5 	.word	0x0800a1c5
 800a190:	0800a1bd 	.word	0x0800a1bd
 800a194:	2301      	movs	r3, #1
 800a196:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 800a19a:	e222      	b.n	800a5e2 <UART_SetConfig+0x5a6>
 800a19c:	2304      	movs	r3, #4
 800a19e:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 800a1a2:	e21e      	b.n	800a5e2 <UART_SetConfig+0x5a6>
 800a1a4:	2308      	movs	r3, #8
 800a1a6:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 800a1aa:	e21a      	b.n	800a5e2 <UART_SetConfig+0x5a6>
 800a1ac:	2310      	movs	r3, #16
 800a1ae:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 800a1b2:	e216      	b.n	800a5e2 <UART_SetConfig+0x5a6>
 800a1b4:	2320      	movs	r3, #32
 800a1b6:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 800a1ba:	e212      	b.n	800a5e2 <UART_SetConfig+0x5a6>
 800a1bc:	2340      	movs	r3, #64	; 0x40
 800a1be:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 800a1c2:	e20e      	b.n	800a5e2 <UART_SetConfig+0x5a6>
 800a1c4:	2380      	movs	r3, #128	; 0x80
 800a1c6:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 800a1ca:	e20a      	b.n	800a5e2 <UART_SetConfig+0x5a6>
 800a1cc:	697b      	ldr	r3, [r7, #20]
 800a1ce:	681b      	ldr	r3, [r3, #0]
 800a1d0:	4a69      	ldr	r2, [pc, #420]	; (800a378 <UART_SetConfig+0x33c>)
 800a1d2:	4293      	cmp	r3, r2
 800a1d4:	d130      	bne.n	800a238 <UART_SetConfig+0x1fc>
 800a1d6:	4b67      	ldr	r3, [pc, #412]	; (800a374 <UART_SetConfig+0x338>)
 800a1d8:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800a1da:	f003 0307 	and.w	r3, r3, #7
 800a1de:	2b05      	cmp	r3, #5
 800a1e0:	d826      	bhi.n	800a230 <UART_SetConfig+0x1f4>
 800a1e2:	a201      	add	r2, pc, #4	; (adr r2, 800a1e8 <UART_SetConfig+0x1ac>)
 800a1e4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800a1e8:	0800a201 	.word	0x0800a201
 800a1ec:	0800a209 	.word	0x0800a209
 800a1f0:	0800a211 	.word	0x0800a211
 800a1f4:	0800a219 	.word	0x0800a219
 800a1f8:	0800a221 	.word	0x0800a221
 800a1fc:	0800a229 	.word	0x0800a229
 800a200:	2300      	movs	r3, #0
 800a202:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 800a206:	e1ec      	b.n	800a5e2 <UART_SetConfig+0x5a6>
 800a208:	2304      	movs	r3, #4
 800a20a:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 800a20e:	e1e8      	b.n	800a5e2 <UART_SetConfig+0x5a6>
 800a210:	2308      	movs	r3, #8
 800a212:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 800a216:	e1e4      	b.n	800a5e2 <UART_SetConfig+0x5a6>
 800a218:	2310      	movs	r3, #16
 800a21a:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 800a21e:	e1e0      	b.n	800a5e2 <UART_SetConfig+0x5a6>
 800a220:	2320      	movs	r3, #32
 800a222:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 800a226:	e1dc      	b.n	800a5e2 <UART_SetConfig+0x5a6>
 800a228:	2340      	movs	r3, #64	; 0x40
 800a22a:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 800a22e:	e1d8      	b.n	800a5e2 <UART_SetConfig+0x5a6>
 800a230:	2380      	movs	r3, #128	; 0x80
 800a232:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 800a236:	e1d4      	b.n	800a5e2 <UART_SetConfig+0x5a6>
 800a238:	697b      	ldr	r3, [r7, #20]
 800a23a:	681b      	ldr	r3, [r3, #0]
 800a23c:	4a4f      	ldr	r2, [pc, #316]	; (800a37c <UART_SetConfig+0x340>)
 800a23e:	4293      	cmp	r3, r2
 800a240:	d130      	bne.n	800a2a4 <UART_SetConfig+0x268>
 800a242:	4b4c      	ldr	r3, [pc, #304]	; (800a374 <UART_SetConfig+0x338>)
 800a244:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800a246:	f003 0307 	and.w	r3, r3, #7
 800a24a:	2b05      	cmp	r3, #5
 800a24c:	d826      	bhi.n	800a29c <UART_SetConfig+0x260>
 800a24e:	a201      	add	r2, pc, #4	; (adr r2, 800a254 <UART_SetConfig+0x218>)
 800a250:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800a254:	0800a26d 	.word	0x0800a26d
 800a258:	0800a275 	.word	0x0800a275
 800a25c:	0800a27d 	.word	0x0800a27d
 800a260:	0800a285 	.word	0x0800a285
 800a264:	0800a28d 	.word	0x0800a28d
 800a268:	0800a295 	.word	0x0800a295
 800a26c:	2300      	movs	r3, #0
 800a26e:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 800a272:	e1b6      	b.n	800a5e2 <UART_SetConfig+0x5a6>
 800a274:	2304      	movs	r3, #4
 800a276:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 800a27a:	e1b2      	b.n	800a5e2 <UART_SetConfig+0x5a6>
 800a27c:	2308      	movs	r3, #8
 800a27e:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 800a282:	e1ae      	b.n	800a5e2 <UART_SetConfig+0x5a6>
 800a284:	2310      	movs	r3, #16
 800a286:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 800a28a:	e1aa      	b.n	800a5e2 <UART_SetConfig+0x5a6>
 800a28c:	2320      	movs	r3, #32
 800a28e:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 800a292:	e1a6      	b.n	800a5e2 <UART_SetConfig+0x5a6>
 800a294:	2340      	movs	r3, #64	; 0x40
 800a296:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 800a29a:	e1a2      	b.n	800a5e2 <UART_SetConfig+0x5a6>
 800a29c:	2380      	movs	r3, #128	; 0x80
 800a29e:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 800a2a2:	e19e      	b.n	800a5e2 <UART_SetConfig+0x5a6>
 800a2a4:	697b      	ldr	r3, [r7, #20]
 800a2a6:	681b      	ldr	r3, [r3, #0]
 800a2a8:	4a35      	ldr	r2, [pc, #212]	; (800a380 <UART_SetConfig+0x344>)
 800a2aa:	4293      	cmp	r3, r2
 800a2ac:	d130      	bne.n	800a310 <UART_SetConfig+0x2d4>
 800a2ae:	4b31      	ldr	r3, [pc, #196]	; (800a374 <UART_SetConfig+0x338>)
 800a2b0:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800a2b2:	f003 0307 	and.w	r3, r3, #7
 800a2b6:	2b05      	cmp	r3, #5
 800a2b8:	d826      	bhi.n	800a308 <UART_SetConfig+0x2cc>
 800a2ba:	a201      	add	r2, pc, #4	; (adr r2, 800a2c0 <UART_SetConfig+0x284>)
 800a2bc:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800a2c0:	0800a2d9 	.word	0x0800a2d9
 800a2c4:	0800a2e1 	.word	0x0800a2e1
 800a2c8:	0800a2e9 	.word	0x0800a2e9
 800a2cc:	0800a2f1 	.word	0x0800a2f1
 800a2d0:	0800a2f9 	.word	0x0800a2f9
 800a2d4:	0800a301 	.word	0x0800a301
 800a2d8:	2300      	movs	r3, #0
 800a2da:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 800a2de:	e180      	b.n	800a5e2 <UART_SetConfig+0x5a6>
 800a2e0:	2304      	movs	r3, #4
 800a2e2:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 800a2e6:	e17c      	b.n	800a5e2 <UART_SetConfig+0x5a6>
 800a2e8:	2308      	movs	r3, #8
 800a2ea:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 800a2ee:	e178      	b.n	800a5e2 <UART_SetConfig+0x5a6>
 800a2f0:	2310      	movs	r3, #16
 800a2f2:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 800a2f6:	e174      	b.n	800a5e2 <UART_SetConfig+0x5a6>
 800a2f8:	2320      	movs	r3, #32
 800a2fa:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 800a2fe:	e170      	b.n	800a5e2 <UART_SetConfig+0x5a6>
 800a300:	2340      	movs	r3, #64	; 0x40
 800a302:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 800a306:	e16c      	b.n	800a5e2 <UART_SetConfig+0x5a6>
 800a308:	2380      	movs	r3, #128	; 0x80
 800a30a:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 800a30e:	e168      	b.n	800a5e2 <UART_SetConfig+0x5a6>
 800a310:	697b      	ldr	r3, [r7, #20]
 800a312:	681b      	ldr	r3, [r3, #0]
 800a314:	4a1b      	ldr	r2, [pc, #108]	; (800a384 <UART_SetConfig+0x348>)
 800a316:	4293      	cmp	r3, r2
 800a318:	d142      	bne.n	800a3a0 <UART_SetConfig+0x364>
 800a31a:	4b16      	ldr	r3, [pc, #88]	; (800a374 <UART_SetConfig+0x338>)
 800a31c:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800a31e:	f003 0307 	and.w	r3, r3, #7
 800a322:	2b05      	cmp	r3, #5
 800a324:	d838      	bhi.n	800a398 <UART_SetConfig+0x35c>
 800a326:	a201      	add	r2, pc, #4	; (adr r2, 800a32c <UART_SetConfig+0x2f0>)
 800a328:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800a32c:	0800a345 	.word	0x0800a345
 800a330:	0800a34d 	.word	0x0800a34d
 800a334:	0800a355 	.word	0x0800a355
 800a338:	0800a35d 	.word	0x0800a35d
 800a33c:	0800a389 	.word	0x0800a389
 800a340:	0800a391 	.word	0x0800a391
 800a344:	2300      	movs	r3, #0
 800a346:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 800a34a:	e14a      	b.n	800a5e2 <UART_SetConfig+0x5a6>
 800a34c:	2304      	movs	r3, #4
 800a34e:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 800a352:	e146      	b.n	800a5e2 <UART_SetConfig+0x5a6>
 800a354:	2308      	movs	r3, #8
 800a356:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 800a35a:	e142      	b.n	800a5e2 <UART_SetConfig+0x5a6>
 800a35c:	2310      	movs	r3, #16
 800a35e:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 800a362:	e13e      	b.n	800a5e2 <UART_SetConfig+0x5a6>
 800a364:	cfff69f3 	.word	0xcfff69f3
 800a368:	58000c00 	.word	0x58000c00
 800a36c:	11fff4ff 	.word	0x11fff4ff
 800a370:	40011000 	.word	0x40011000
 800a374:	58024400 	.word	0x58024400
 800a378:	40004400 	.word	0x40004400
 800a37c:	40004800 	.word	0x40004800
 800a380:	40004c00 	.word	0x40004c00
 800a384:	40005000 	.word	0x40005000
 800a388:	2320      	movs	r3, #32
 800a38a:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 800a38e:	e128      	b.n	800a5e2 <UART_SetConfig+0x5a6>
 800a390:	2340      	movs	r3, #64	; 0x40
 800a392:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 800a396:	e124      	b.n	800a5e2 <UART_SetConfig+0x5a6>
 800a398:	2380      	movs	r3, #128	; 0x80
 800a39a:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 800a39e:	e120      	b.n	800a5e2 <UART_SetConfig+0x5a6>
 800a3a0:	697b      	ldr	r3, [r7, #20]
 800a3a2:	681b      	ldr	r3, [r3, #0]
 800a3a4:	4acb      	ldr	r2, [pc, #812]	; (800a6d4 <UART_SetConfig+0x698>)
 800a3a6:	4293      	cmp	r3, r2
 800a3a8:	d176      	bne.n	800a498 <UART_SetConfig+0x45c>
 800a3aa:	4bcb      	ldr	r3, [pc, #812]	; (800a6d8 <UART_SetConfig+0x69c>)
 800a3ac:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800a3ae:	f003 0338 	and.w	r3, r3, #56	; 0x38
 800a3b2:	2b28      	cmp	r3, #40	; 0x28
 800a3b4:	d86c      	bhi.n	800a490 <UART_SetConfig+0x454>
 800a3b6:	a201      	add	r2, pc, #4	; (adr r2, 800a3bc <UART_SetConfig+0x380>)
 800a3b8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800a3bc:	0800a461 	.word	0x0800a461
 800a3c0:	0800a491 	.word	0x0800a491
 800a3c4:	0800a491 	.word	0x0800a491
 800a3c8:	0800a491 	.word	0x0800a491
 800a3cc:	0800a491 	.word	0x0800a491
 800a3d0:	0800a491 	.word	0x0800a491
 800a3d4:	0800a491 	.word	0x0800a491
 800a3d8:	0800a491 	.word	0x0800a491
 800a3dc:	0800a469 	.word	0x0800a469
 800a3e0:	0800a491 	.word	0x0800a491
 800a3e4:	0800a491 	.word	0x0800a491
 800a3e8:	0800a491 	.word	0x0800a491
 800a3ec:	0800a491 	.word	0x0800a491
 800a3f0:	0800a491 	.word	0x0800a491
 800a3f4:	0800a491 	.word	0x0800a491
 800a3f8:	0800a491 	.word	0x0800a491
 800a3fc:	0800a471 	.word	0x0800a471
 800a400:	0800a491 	.word	0x0800a491
 800a404:	0800a491 	.word	0x0800a491
 800a408:	0800a491 	.word	0x0800a491
 800a40c:	0800a491 	.word	0x0800a491
 800a410:	0800a491 	.word	0x0800a491
 800a414:	0800a491 	.word	0x0800a491
 800a418:	0800a491 	.word	0x0800a491
 800a41c:	0800a479 	.word	0x0800a479
 800a420:	0800a491 	.word	0x0800a491
 800a424:	0800a491 	.word	0x0800a491
 800a428:	0800a491 	.word	0x0800a491
 800a42c:	0800a491 	.word	0x0800a491
 800a430:	0800a491 	.word	0x0800a491
 800a434:	0800a491 	.word	0x0800a491
 800a438:	0800a491 	.word	0x0800a491
 800a43c:	0800a481 	.word	0x0800a481
 800a440:	0800a491 	.word	0x0800a491
 800a444:	0800a491 	.word	0x0800a491
 800a448:	0800a491 	.word	0x0800a491
 800a44c:	0800a491 	.word	0x0800a491
 800a450:	0800a491 	.word	0x0800a491
 800a454:	0800a491 	.word	0x0800a491
 800a458:	0800a491 	.word	0x0800a491
 800a45c:	0800a489 	.word	0x0800a489
 800a460:	2301      	movs	r3, #1
 800a462:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 800a466:	e0bc      	b.n	800a5e2 <UART_SetConfig+0x5a6>
 800a468:	2304      	movs	r3, #4
 800a46a:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 800a46e:	e0b8      	b.n	800a5e2 <UART_SetConfig+0x5a6>
 800a470:	2308      	movs	r3, #8
 800a472:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 800a476:	e0b4      	b.n	800a5e2 <UART_SetConfig+0x5a6>
 800a478:	2310      	movs	r3, #16
 800a47a:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 800a47e:	e0b0      	b.n	800a5e2 <UART_SetConfig+0x5a6>
 800a480:	2320      	movs	r3, #32
 800a482:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 800a486:	e0ac      	b.n	800a5e2 <UART_SetConfig+0x5a6>
 800a488:	2340      	movs	r3, #64	; 0x40
 800a48a:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 800a48e:	e0a8      	b.n	800a5e2 <UART_SetConfig+0x5a6>
 800a490:	2380      	movs	r3, #128	; 0x80
 800a492:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 800a496:	e0a4      	b.n	800a5e2 <UART_SetConfig+0x5a6>
 800a498:	697b      	ldr	r3, [r7, #20]
 800a49a:	681b      	ldr	r3, [r3, #0]
 800a49c:	4a8f      	ldr	r2, [pc, #572]	; (800a6dc <UART_SetConfig+0x6a0>)
 800a49e:	4293      	cmp	r3, r2
 800a4a0:	d130      	bne.n	800a504 <UART_SetConfig+0x4c8>
 800a4a2:	4b8d      	ldr	r3, [pc, #564]	; (800a6d8 <UART_SetConfig+0x69c>)
 800a4a4:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800a4a6:	f003 0307 	and.w	r3, r3, #7
 800a4aa:	2b05      	cmp	r3, #5
 800a4ac:	d826      	bhi.n	800a4fc <UART_SetConfig+0x4c0>
 800a4ae:	a201      	add	r2, pc, #4	; (adr r2, 800a4b4 <UART_SetConfig+0x478>)
 800a4b0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800a4b4:	0800a4cd 	.word	0x0800a4cd
 800a4b8:	0800a4d5 	.word	0x0800a4d5
 800a4bc:	0800a4dd 	.word	0x0800a4dd
 800a4c0:	0800a4e5 	.word	0x0800a4e5
 800a4c4:	0800a4ed 	.word	0x0800a4ed
 800a4c8:	0800a4f5 	.word	0x0800a4f5
 800a4cc:	2300      	movs	r3, #0
 800a4ce:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 800a4d2:	e086      	b.n	800a5e2 <UART_SetConfig+0x5a6>
 800a4d4:	2304      	movs	r3, #4
 800a4d6:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 800a4da:	e082      	b.n	800a5e2 <UART_SetConfig+0x5a6>
 800a4dc:	2308      	movs	r3, #8
 800a4de:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 800a4e2:	e07e      	b.n	800a5e2 <UART_SetConfig+0x5a6>
 800a4e4:	2310      	movs	r3, #16
 800a4e6:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 800a4ea:	e07a      	b.n	800a5e2 <UART_SetConfig+0x5a6>
 800a4ec:	2320      	movs	r3, #32
 800a4ee:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 800a4f2:	e076      	b.n	800a5e2 <UART_SetConfig+0x5a6>
 800a4f4:	2340      	movs	r3, #64	; 0x40
 800a4f6:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 800a4fa:	e072      	b.n	800a5e2 <UART_SetConfig+0x5a6>
 800a4fc:	2380      	movs	r3, #128	; 0x80
 800a4fe:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 800a502:	e06e      	b.n	800a5e2 <UART_SetConfig+0x5a6>
 800a504:	697b      	ldr	r3, [r7, #20]
 800a506:	681b      	ldr	r3, [r3, #0]
 800a508:	4a75      	ldr	r2, [pc, #468]	; (800a6e0 <UART_SetConfig+0x6a4>)
 800a50a:	4293      	cmp	r3, r2
 800a50c:	d130      	bne.n	800a570 <UART_SetConfig+0x534>
 800a50e:	4b72      	ldr	r3, [pc, #456]	; (800a6d8 <UART_SetConfig+0x69c>)
 800a510:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800a512:	f003 0307 	and.w	r3, r3, #7
 800a516:	2b05      	cmp	r3, #5
 800a518:	d826      	bhi.n	800a568 <UART_SetConfig+0x52c>
 800a51a:	a201      	add	r2, pc, #4	; (adr r2, 800a520 <UART_SetConfig+0x4e4>)
 800a51c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800a520:	0800a539 	.word	0x0800a539
 800a524:	0800a541 	.word	0x0800a541
 800a528:	0800a549 	.word	0x0800a549
 800a52c:	0800a551 	.word	0x0800a551
 800a530:	0800a559 	.word	0x0800a559
 800a534:	0800a561 	.word	0x0800a561
 800a538:	2300      	movs	r3, #0
 800a53a:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 800a53e:	e050      	b.n	800a5e2 <UART_SetConfig+0x5a6>
 800a540:	2304      	movs	r3, #4
 800a542:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 800a546:	e04c      	b.n	800a5e2 <UART_SetConfig+0x5a6>
 800a548:	2308      	movs	r3, #8
 800a54a:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 800a54e:	e048      	b.n	800a5e2 <UART_SetConfig+0x5a6>
 800a550:	2310      	movs	r3, #16
 800a552:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 800a556:	e044      	b.n	800a5e2 <UART_SetConfig+0x5a6>
 800a558:	2320      	movs	r3, #32
 800a55a:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 800a55e:	e040      	b.n	800a5e2 <UART_SetConfig+0x5a6>
 800a560:	2340      	movs	r3, #64	; 0x40
 800a562:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 800a566:	e03c      	b.n	800a5e2 <UART_SetConfig+0x5a6>
 800a568:	2380      	movs	r3, #128	; 0x80
 800a56a:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 800a56e:	e038      	b.n	800a5e2 <UART_SetConfig+0x5a6>
 800a570:	697b      	ldr	r3, [r7, #20]
 800a572:	681b      	ldr	r3, [r3, #0]
 800a574:	4a5b      	ldr	r2, [pc, #364]	; (800a6e4 <UART_SetConfig+0x6a8>)
 800a576:	4293      	cmp	r3, r2
 800a578:	d130      	bne.n	800a5dc <UART_SetConfig+0x5a0>
 800a57a:	4b57      	ldr	r3, [pc, #348]	; (800a6d8 <UART_SetConfig+0x69c>)
 800a57c:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800a57e:	f003 0307 	and.w	r3, r3, #7
 800a582:	2b05      	cmp	r3, #5
 800a584:	d826      	bhi.n	800a5d4 <UART_SetConfig+0x598>
 800a586:	a201      	add	r2, pc, #4	; (adr r2, 800a58c <UART_SetConfig+0x550>)
 800a588:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800a58c:	0800a5a5 	.word	0x0800a5a5
 800a590:	0800a5ad 	.word	0x0800a5ad
 800a594:	0800a5b5 	.word	0x0800a5b5
 800a598:	0800a5bd 	.word	0x0800a5bd
 800a59c:	0800a5c5 	.word	0x0800a5c5
 800a5a0:	0800a5cd 	.word	0x0800a5cd
 800a5a4:	2302      	movs	r3, #2
 800a5a6:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 800a5aa:	e01a      	b.n	800a5e2 <UART_SetConfig+0x5a6>
 800a5ac:	2304      	movs	r3, #4
 800a5ae:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 800a5b2:	e016      	b.n	800a5e2 <UART_SetConfig+0x5a6>
 800a5b4:	2308      	movs	r3, #8
 800a5b6:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 800a5ba:	e012      	b.n	800a5e2 <UART_SetConfig+0x5a6>
 800a5bc:	2310      	movs	r3, #16
 800a5be:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 800a5c2:	e00e      	b.n	800a5e2 <UART_SetConfig+0x5a6>
 800a5c4:	2320      	movs	r3, #32
 800a5c6:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 800a5ca:	e00a      	b.n	800a5e2 <UART_SetConfig+0x5a6>
 800a5cc:	2340      	movs	r3, #64	; 0x40
 800a5ce:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 800a5d2:	e006      	b.n	800a5e2 <UART_SetConfig+0x5a6>
 800a5d4:	2380      	movs	r3, #128	; 0x80
 800a5d6:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 800a5da:	e002      	b.n	800a5e2 <UART_SetConfig+0x5a6>
 800a5dc:	2380      	movs	r3, #128	; 0x80
 800a5de:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43

  /* Check LPUART instance */
  if (UART_INSTANCE_LOWPOWER(huart))
 800a5e2:	697b      	ldr	r3, [r7, #20]
 800a5e4:	681b      	ldr	r3, [r3, #0]
 800a5e6:	4a3f      	ldr	r2, [pc, #252]	; (800a6e4 <UART_SetConfig+0x6a8>)
 800a5e8:	4293      	cmp	r3, r2
 800a5ea:	f040 80f8 	bne.w	800a7de <UART_SetConfig+0x7a2>
  {
    /* Retrieve frequency clock */
    switch (clocksource)
 800a5ee:	f897 3043 	ldrb.w	r3, [r7, #67]	; 0x43
 800a5f2:	2b20      	cmp	r3, #32
 800a5f4:	dc46      	bgt.n	800a684 <UART_SetConfig+0x648>
 800a5f6:	2b02      	cmp	r3, #2
 800a5f8:	f2c0 8082 	blt.w	800a700 <UART_SetConfig+0x6c4>
 800a5fc:	3b02      	subs	r3, #2
 800a5fe:	2b1e      	cmp	r3, #30
 800a600:	d87e      	bhi.n	800a700 <UART_SetConfig+0x6c4>
 800a602:	a201      	add	r2, pc, #4	; (adr r2, 800a608 <UART_SetConfig+0x5cc>)
 800a604:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800a608:	0800a68b 	.word	0x0800a68b
 800a60c:	0800a701 	.word	0x0800a701
 800a610:	0800a693 	.word	0x0800a693
 800a614:	0800a701 	.word	0x0800a701
 800a618:	0800a701 	.word	0x0800a701
 800a61c:	0800a701 	.word	0x0800a701
 800a620:	0800a6a3 	.word	0x0800a6a3
 800a624:	0800a701 	.word	0x0800a701
 800a628:	0800a701 	.word	0x0800a701
 800a62c:	0800a701 	.word	0x0800a701
 800a630:	0800a701 	.word	0x0800a701
 800a634:	0800a701 	.word	0x0800a701
 800a638:	0800a701 	.word	0x0800a701
 800a63c:	0800a701 	.word	0x0800a701
 800a640:	0800a6b3 	.word	0x0800a6b3
 800a644:	0800a701 	.word	0x0800a701
 800a648:	0800a701 	.word	0x0800a701
 800a64c:	0800a701 	.word	0x0800a701
 800a650:	0800a701 	.word	0x0800a701
 800a654:	0800a701 	.word	0x0800a701
 800a658:	0800a701 	.word	0x0800a701
 800a65c:	0800a701 	.word	0x0800a701
 800a660:	0800a701 	.word	0x0800a701
 800a664:	0800a701 	.word	0x0800a701
 800a668:	0800a701 	.word	0x0800a701
 800a66c:	0800a701 	.word	0x0800a701
 800a670:	0800a701 	.word	0x0800a701
 800a674:	0800a701 	.word	0x0800a701
 800a678:	0800a701 	.word	0x0800a701
 800a67c:	0800a701 	.word	0x0800a701
 800a680:	0800a6f3 	.word	0x0800a6f3
 800a684:	2b40      	cmp	r3, #64	; 0x40
 800a686:	d037      	beq.n	800a6f8 <UART_SetConfig+0x6bc>
 800a688:	e03a      	b.n	800a700 <UART_SetConfig+0x6c4>
    {
      case UART_CLOCKSOURCE_D3PCLK1:
        pclk = HAL_RCCEx_GetD3PCLK1Freq();
 800a68a:	f7fc ff95 	bl	80075b8 <HAL_RCCEx_GetD3PCLK1Freq>
 800a68e:	63f8      	str	r0, [r7, #60]	; 0x3c
        break;
 800a690:	e03c      	b.n	800a70c <UART_SetConfig+0x6d0>
      case UART_CLOCKSOURCE_PLL2:
        HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 800a692:	f107 0324 	add.w	r3, r7, #36	; 0x24
 800a696:	4618      	mov	r0, r3
 800a698:	f7fc ffa4 	bl	80075e4 <HAL_RCCEx_GetPLL2ClockFreq>
        pclk = pll2_clocks.PLL2_Q_Frequency;
 800a69c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800a69e:	63fb      	str	r3, [r7, #60]	; 0x3c
        break;
 800a6a0:	e034      	b.n	800a70c <UART_SetConfig+0x6d0>
      case UART_CLOCKSOURCE_PLL3:
        HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 800a6a2:	f107 0318 	add.w	r3, r7, #24
 800a6a6:	4618      	mov	r0, r3
 800a6a8:	f7fd f8f0 	bl	800788c <HAL_RCCEx_GetPLL3ClockFreq>
        pclk = pll3_clocks.PLL3_Q_Frequency;
 800a6ac:	69fb      	ldr	r3, [r7, #28]
 800a6ae:	63fb      	str	r3, [r7, #60]	; 0x3c
        break;
 800a6b0:	e02c      	b.n	800a70c <UART_SetConfig+0x6d0>
      case UART_CLOCKSOURCE_HSI:
        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 800a6b2:	4b09      	ldr	r3, [pc, #36]	; (800a6d8 <UART_SetConfig+0x69c>)
 800a6b4:	681b      	ldr	r3, [r3, #0]
 800a6b6:	f003 0320 	and.w	r3, r3, #32
 800a6ba:	2b00      	cmp	r3, #0
 800a6bc:	d016      	beq.n	800a6ec <UART_SetConfig+0x6b0>
        {
          pclk = (uint32_t)(HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3U));
 800a6be:	4b06      	ldr	r3, [pc, #24]	; (800a6d8 <UART_SetConfig+0x69c>)
 800a6c0:	681b      	ldr	r3, [r3, #0]
 800a6c2:	08db      	lsrs	r3, r3, #3
 800a6c4:	f003 0303 	and.w	r3, r3, #3
 800a6c8:	4a07      	ldr	r2, [pc, #28]	; (800a6e8 <UART_SetConfig+0x6ac>)
 800a6ca:	fa22 f303 	lsr.w	r3, r2, r3
 800a6ce:	63fb      	str	r3, [r7, #60]	; 0x3c
        }
        else
        {
          pclk = (uint32_t) HSI_VALUE;
        }
        break;
 800a6d0:	e01c      	b.n	800a70c <UART_SetConfig+0x6d0>
 800a6d2:	bf00      	nop
 800a6d4:	40011400 	.word	0x40011400
 800a6d8:	58024400 	.word	0x58024400
 800a6dc:	40007800 	.word	0x40007800
 800a6e0:	40007c00 	.word	0x40007c00
 800a6e4:	58000c00 	.word	0x58000c00
 800a6e8:	03d09000 	.word	0x03d09000
          pclk = (uint32_t) HSI_VALUE;
 800a6ec:	4b9d      	ldr	r3, [pc, #628]	; (800a964 <UART_SetConfig+0x928>)
 800a6ee:	63fb      	str	r3, [r7, #60]	; 0x3c
        break;
 800a6f0:	e00c      	b.n	800a70c <UART_SetConfig+0x6d0>
      case UART_CLOCKSOURCE_CSI:
        pclk = (uint32_t) CSI_VALUE;
 800a6f2:	4b9d      	ldr	r3, [pc, #628]	; (800a968 <UART_SetConfig+0x92c>)
 800a6f4:	63fb      	str	r3, [r7, #60]	; 0x3c
        break;
 800a6f6:	e009      	b.n	800a70c <UART_SetConfig+0x6d0>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 800a6f8:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 800a6fc:	63fb      	str	r3, [r7, #60]	; 0x3c
        break;
 800a6fe:	e005      	b.n	800a70c <UART_SetConfig+0x6d0>
      default:
        pclk = 0U;
 800a700:	2300      	movs	r3, #0
 800a702:	63fb      	str	r3, [r7, #60]	; 0x3c
        ret = HAL_ERROR;
 800a704:	2301      	movs	r3, #1
 800a706:	f887 3042 	strb.w	r3, [r7, #66]	; 0x42
        break;
 800a70a:	bf00      	nop
    }

    /* If proper clock source reported */
    if (pclk != 0U)
 800a70c:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800a70e:	2b00      	cmp	r3, #0
 800a710:	f000 81de 	beq.w	800aad0 <UART_SetConfig+0xa94>
    {
      /* Compute clock after Prescaler */
      lpuart_ker_ck_pres = (pclk / UARTPrescTable[huart->Init.ClockPrescaler]);
 800a714:	697b      	ldr	r3, [r7, #20]
 800a716:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800a718:	4a94      	ldr	r2, [pc, #592]	; (800a96c <UART_SetConfig+0x930>)
 800a71a:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 800a71e:	461a      	mov	r2, r3
 800a720:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800a722:	fbb3 f3f2 	udiv	r3, r3, r2
 800a726:	633b      	str	r3, [r7, #48]	; 0x30

      /* Ensure that Frequency clock is in the range [3 * baudrate, 4096 * baudrate] */
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 800a728:	697b      	ldr	r3, [r7, #20]
 800a72a:	685a      	ldr	r2, [r3, #4]
 800a72c:	4613      	mov	r3, r2
 800a72e:	005b      	lsls	r3, r3, #1
 800a730:	4413      	add	r3, r2
 800a732:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800a734:	429a      	cmp	r2, r3
 800a736:	d305      	bcc.n	800a744 <UART_SetConfig+0x708>
          (lpuart_ker_ck_pres > (4096U * huart->Init.BaudRate)))
 800a738:	697b      	ldr	r3, [r7, #20]
 800a73a:	685b      	ldr	r3, [r3, #4]
 800a73c:	031b      	lsls	r3, r3, #12
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 800a73e:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800a740:	429a      	cmp	r2, r3
 800a742:	d903      	bls.n	800a74c <UART_SetConfig+0x710>
      {
        ret = HAL_ERROR;
 800a744:	2301      	movs	r3, #1
 800a746:	f887 3042 	strb.w	r3, [r7, #66]	; 0x42
 800a74a:	e1c1      	b.n	800aad0 <UART_SetConfig+0xa94>
      }
      else
      {
        /* Check computed UsartDiv value is in allocated range
           (it is forbidden to write values lower than 0x300 in the LPUART_BRR register) */
        usartdiv = (uint32_t)(UART_DIV_LPUART(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 800a74c:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800a74e:	2200      	movs	r2, #0
 800a750:	60bb      	str	r3, [r7, #8]
 800a752:	60fa      	str	r2, [r7, #12]
 800a754:	697b      	ldr	r3, [r7, #20]
 800a756:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800a758:	4a84      	ldr	r2, [pc, #528]	; (800a96c <UART_SetConfig+0x930>)
 800a75a:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 800a75e:	b29b      	uxth	r3, r3
 800a760:	2200      	movs	r2, #0
 800a762:	603b      	str	r3, [r7, #0]
 800a764:	607a      	str	r2, [r7, #4]
 800a766:	e9d7 2300 	ldrd	r2, r3, [r7]
 800a76a:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
 800a76e:	f7f5 fe0f 	bl	8000390 <__aeabi_uldivmod>
 800a772:	4602      	mov	r2, r0
 800a774:	460b      	mov	r3, r1
 800a776:	4610      	mov	r0, r2
 800a778:	4619      	mov	r1, r3
 800a77a:	f04f 0200 	mov.w	r2, #0
 800a77e:	f04f 0300 	mov.w	r3, #0
 800a782:	020b      	lsls	r3, r1, #8
 800a784:	ea43 6310 	orr.w	r3, r3, r0, lsr #24
 800a788:	0202      	lsls	r2, r0, #8
 800a78a:	6979      	ldr	r1, [r7, #20]
 800a78c:	6849      	ldr	r1, [r1, #4]
 800a78e:	0849      	lsrs	r1, r1, #1
 800a790:	2000      	movs	r0, #0
 800a792:	460c      	mov	r4, r1
 800a794:	4605      	mov	r5, r0
 800a796:	eb12 0804 	adds.w	r8, r2, r4
 800a79a:	eb43 0905 	adc.w	r9, r3, r5
 800a79e:	697b      	ldr	r3, [r7, #20]
 800a7a0:	685b      	ldr	r3, [r3, #4]
 800a7a2:	2200      	movs	r2, #0
 800a7a4:	469a      	mov	sl, r3
 800a7a6:	4693      	mov	fp, r2
 800a7a8:	4652      	mov	r2, sl
 800a7aa:	465b      	mov	r3, fp
 800a7ac:	4640      	mov	r0, r8
 800a7ae:	4649      	mov	r1, r9
 800a7b0:	f7f5 fdee 	bl	8000390 <__aeabi_uldivmod>
 800a7b4:	4602      	mov	r2, r0
 800a7b6:	460b      	mov	r3, r1
 800a7b8:	4613      	mov	r3, r2
 800a7ba:	63bb      	str	r3, [r7, #56]	; 0x38
        if ((usartdiv >= LPUART_BRR_MIN) && (usartdiv <= LPUART_BRR_MAX))
 800a7bc:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800a7be:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 800a7c2:	d308      	bcc.n	800a7d6 <UART_SetConfig+0x79a>
 800a7c4:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800a7c6:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 800a7ca:	d204      	bcs.n	800a7d6 <UART_SetConfig+0x79a>
        {
          huart->Instance->BRR = usartdiv;
 800a7cc:	697b      	ldr	r3, [r7, #20]
 800a7ce:	681b      	ldr	r3, [r3, #0]
 800a7d0:	6bba      	ldr	r2, [r7, #56]	; 0x38
 800a7d2:	60da      	str	r2, [r3, #12]
 800a7d4:	e17c      	b.n	800aad0 <UART_SetConfig+0xa94>
        }
        else
        {
          ret = HAL_ERROR;
 800a7d6:	2301      	movs	r3, #1
 800a7d8:	f887 3042 	strb.w	r3, [r7, #66]	; 0x42
 800a7dc:	e178      	b.n	800aad0 <UART_SetConfig+0xa94>
      } /* if ( (lpuart_ker_ck_pres < (3 * huart->Init.BaudRate) ) ||
                (lpuart_ker_ck_pres > (4096 * huart->Init.BaudRate) )) */
    } /* if (pclk != 0) */
  }
  /* Check UART Over Sampling to set Baud Rate Register */
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 800a7de:	697b      	ldr	r3, [r7, #20]
 800a7e0:	69db      	ldr	r3, [r3, #28]
 800a7e2:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 800a7e6:	f040 80c5 	bne.w	800a974 <UART_SetConfig+0x938>
  {
    switch (clocksource)
 800a7ea:	f897 3043 	ldrb.w	r3, [r7, #67]	; 0x43
 800a7ee:	2b20      	cmp	r3, #32
 800a7f0:	dc48      	bgt.n	800a884 <UART_SetConfig+0x848>
 800a7f2:	2b00      	cmp	r3, #0
 800a7f4:	db7b      	blt.n	800a8ee <UART_SetConfig+0x8b2>
 800a7f6:	2b20      	cmp	r3, #32
 800a7f8:	d879      	bhi.n	800a8ee <UART_SetConfig+0x8b2>
 800a7fa:	a201      	add	r2, pc, #4	; (adr r2, 800a800 <UART_SetConfig+0x7c4>)
 800a7fc:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800a800:	0800a88b 	.word	0x0800a88b
 800a804:	0800a893 	.word	0x0800a893
 800a808:	0800a8ef 	.word	0x0800a8ef
 800a80c:	0800a8ef 	.word	0x0800a8ef
 800a810:	0800a89b 	.word	0x0800a89b
 800a814:	0800a8ef 	.word	0x0800a8ef
 800a818:	0800a8ef 	.word	0x0800a8ef
 800a81c:	0800a8ef 	.word	0x0800a8ef
 800a820:	0800a8ab 	.word	0x0800a8ab
 800a824:	0800a8ef 	.word	0x0800a8ef
 800a828:	0800a8ef 	.word	0x0800a8ef
 800a82c:	0800a8ef 	.word	0x0800a8ef
 800a830:	0800a8ef 	.word	0x0800a8ef
 800a834:	0800a8ef 	.word	0x0800a8ef
 800a838:	0800a8ef 	.word	0x0800a8ef
 800a83c:	0800a8ef 	.word	0x0800a8ef
 800a840:	0800a8bb 	.word	0x0800a8bb
 800a844:	0800a8ef 	.word	0x0800a8ef
 800a848:	0800a8ef 	.word	0x0800a8ef
 800a84c:	0800a8ef 	.word	0x0800a8ef
 800a850:	0800a8ef 	.word	0x0800a8ef
 800a854:	0800a8ef 	.word	0x0800a8ef
 800a858:	0800a8ef 	.word	0x0800a8ef
 800a85c:	0800a8ef 	.word	0x0800a8ef
 800a860:	0800a8ef 	.word	0x0800a8ef
 800a864:	0800a8ef 	.word	0x0800a8ef
 800a868:	0800a8ef 	.word	0x0800a8ef
 800a86c:	0800a8ef 	.word	0x0800a8ef
 800a870:	0800a8ef 	.word	0x0800a8ef
 800a874:	0800a8ef 	.word	0x0800a8ef
 800a878:	0800a8ef 	.word	0x0800a8ef
 800a87c:	0800a8ef 	.word	0x0800a8ef
 800a880:	0800a8e1 	.word	0x0800a8e1
 800a884:	2b40      	cmp	r3, #64	; 0x40
 800a886:	d02e      	beq.n	800a8e6 <UART_SetConfig+0x8aa>
 800a888:	e031      	b.n	800a8ee <UART_SetConfig+0x8b2>
    {
      case UART_CLOCKSOURCE_D2PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 800a88a:	f7fb ff23 	bl	80066d4 <HAL_RCC_GetPCLK1Freq>
 800a88e:	63f8      	str	r0, [r7, #60]	; 0x3c
        break;
 800a890:	e033      	b.n	800a8fa <UART_SetConfig+0x8be>
      case UART_CLOCKSOURCE_D2PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 800a892:	f7fb ff35 	bl	8006700 <HAL_RCC_GetPCLK2Freq>
 800a896:	63f8      	str	r0, [r7, #60]	; 0x3c
        break;
 800a898:	e02f      	b.n	800a8fa <UART_SetConfig+0x8be>
      case UART_CLOCKSOURCE_PLL2:
        HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 800a89a:	f107 0324 	add.w	r3, r7, #36	; 0x24
 800a89e:	4618      	mov	r0, r3
 800a8a0:	f7fc fea0 	bl	80075e4 <HAL_RCCEx_GetPLL2ClockFreq>
        pclk = pll2_clocks.PLL2_Q_Frequency;
 800a8a4:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800a8a6:	63fb      	str	r3, [r7, #60]	; 0x3c
        break;
 800a8a8:	e027      	b.n	800a8fa <UART_SetConfig+0x8be>
      case UART_CLOCKSOURCE_PLL3:
        HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 800a8aa:	f107 0318 	add.w	r3, r7, #24
 800a8ae:	4618      	mov	r0, r3
 800a8b0:	f7fc ffec 	bl	800788c <HAL_RCCEx_GetPLL3ClockFreq>
        pclk = pll3_clocks.PLL3_Q_Frequency;
 800a8b4:	69fb      	ldr	r3, [r7, #28]
 800a8b6:	63fb      	str	r3, [r7, #60]	; 0x3c
        break;
 800a8b8:	e01f      	b.n	800a8fa <UART_SetConfig+0x8be>
      case UART_CLOCKSOURCE_HSI:
        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 800a8ba:	4b2d      	ldr	r3, [pc, #180]	; (800a970 <UART_SetConfig+0x934>)
 800a8bc:	681b      	ldr	r3, [r3, #0]
 800a8be:	f003 0320 	and.w	r3, r3, #32
 800a8c2:	2b00      	cmp	r3, #0
 800a8c4:	d009      	beq.n	800a8da <UART_SetConfig+0x89e>
        {
          pclk = (uint32_t)(HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3U));
 800a8c6:	4b2a      	ldr	r3, [pc, #168]	; (800a970 <UART_SetConfig+0x934>)
 800a8c8:	681b      	ldr	r3, [r3, #0]
 800a8ca:	08db      	lsrs	r3, r3, #3
 800a8cc:	f003 0303 	and.w	r3, r3, #3
 800a8d0:	4a24      	ldr	r2, [pc, #144]	; (800a964 <UART_SetConfig+0x928>)
 800a8d2:	fa22 f303 	lsr.w	r3, r2, r3
 800a8d6:	63fb      	str	r3, [r7, #60]	; 0x3c
        }
        else
        {
          pclk = (uint32_t) HSI_VALUE;
        }
        break;
 800a8d8:	e00f      	b.n	800a8fa <UART_SetConfig+0x8be>
          pclk = (uint32_t) HSI_VALUE;
 800a8da:	4b22      	ldr	r3, [pc, #136]	; (800a964 <UART_SetConfig+0x928>)
 800a8dc:	63fb      	str	r3, [r7, #60]	; 0x3c
        break;
 800a8de:	e00c      	b.n	800a8fa <UART_SetConfig+0x8be>
      case UART_CLOCKSOURCE_CSI:
        pclk = (uint32_t) CSI_VALUE;
 800a8e0:	4b21      	ldr	r3, [pc, #132]	; (800a968 <UART_SetConfig+0x92c>)
 800a8e2:	63fb      	str	r3, [r7, #60]	; 0x3c
        break;
 800a8e4:	e009      	b.n	800a8fa <UART_SetConfig+0x8be>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 800a8e6:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 800a8ea:	63fb      	str	r3, [r7, #60]	; 0x3c
        break;
 800a8ec:	e005      	b.n	800a8fa <UART_SetConfig+0x8be>
      default:
        pclk = 0U;
 800a8ee:	2300      	movs	r3, #0
 800a8f0:	63fb      	str	r3, [r7, #60]	; 0x3c
        ret = HAL_ERROR;
 800a8f2:	2301      	movs	r3, #1
 800a8f4:	f887 3042 	strb.w	r3, [r7, #66]	; 0x42
        break;
 800a8f8:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 800a8fa:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800a8fc:	2b00      	cmp	r3, #0
 800a8fe:	f000 80e7 	beq.w	800aad0 <UART_SetConfig+0xa94>
    {
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 800a902:	697b      	ldr	r3, [r7, #20]
 800a904:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800a906:	4a19      	ldr	r2, [pc, #100]	; (800a96c <UART_SetConfig+0x930>)
 800a908:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 800a90c:	461a      	mov	r2, r3
 800a90e:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800a910:	fbb3 f3f2 	udiv	r3, r3, r2
 800a914:	005a      	lsls	r2, r3, #1
 800a916:	697b      	ldr	r3, [r7, #20]
 800a918:	685b      	ldr	r3, [r3, #4]
 800a91a:	085b      	lsrs	r3, r3, #1
 800a91c:	441a      	add	r2, r3
 800a91e:	697b      	ldr	r3, [r7, #20]
 800a920:	685b      	ldr	r3, [r3, #4]
 800a922:	fbb2 f3f3 	udiv	r3, r2, r3
 800a926:	63bb      	str	r3, [r7, #56]	; 0x38
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 800a928:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800a92a:	2b0f      	cmp	r3, #15
 800a92c:	d916      	bls.n	800a95c <UART_SetConfig+0x920>
 800a92e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800a930:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800a934:	d212      	bcs.n	800a95c <UART_SetConfig+0x920>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 800a936:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800a938:	b29b      	uxth	r3, r3
 800a93a:	f023 030f 	bic.w	r3, r3, #15
 800a93e:	86fb      	strh	r3, [r7, #54]	; 0x36
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 800a940:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800a942:	085b      	lsrs	r3, r3, #1
 800a944:	b29b      	uxth	r3, r3
 800a946:	f003 0307 	and.w	r3, r3, #7
 800a94a:	b29a      	uxth	r2, r3
 800a94c:	8efb      	ldrh	r3, [r7, #54]	; 0x36
 800a94e:	4313      	orrs	r3, r2
 800a950:	86fb      	strh	r3, [r7, #54]	; 0x36
        huart->Instance->BRR = brrtemp;
 800a952:	697b      	ldr	r3, [r7, #20]
 800a954:	681b      	ldr	r3, [r3, #0]
 800a956:	8efa      	ldrh	r2, [r7, #54]	; 0x36
 800a958:	60da      	str	r2, [r3, #12]
 800a95a:	e0b9      	b.n	800aad0 <UART_SetConfig+0xa94>
      }
      else
      {
        ret = HAL_ERROR;
 800a95c:	2301      	movs	r3, #1
 800a95e:	f887 3042 	strb.w	r3, [r7, #66]	; 0x42
 800a962:	e0b5      	b.n	800aad0 <UART_SetConfig+0xa94>
 800a964:	03d09000 	.word	0x03d09000
 800a968:	003d0900 	.word	0x003d0900
 800a96c:	08012b30 	.word	0x08012b30
 800a970:	58024400 	.word	0x58024400
      }
    }
  }
  else
  {
    switch (clocksource)
 800a974:	f897 3043 	ldrb.w	r3, [r7, #67]	; 0x43
 800a978:	2b20      	cmp	r3, #32
 800a97a:	dc49      	bgt.n	800aa10 <UART_SetConfig+0x9d4>
 800a97c:	2b00      	cmp	r3, #0
 800a97e:	db7c      	blt.n	800aa7a <UART_SetConfig+0xa3e>
 800a980:	2b20      	cmp	r3, #32
 800a982:	d87a      	bhi.n	800aa7a <UART_SetConfig+0xa3e>
 800a984:	a201      	add	r2, pc, #4	; (adr r2, 800a98c <UART_SetConfig+0x950>)
 800a986:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800a98a:	bf00      	nop
 800a98c:	0800aa17 	.word	0x0800aa17
 800a990:	0800aa1f 	.word	0x0800aa1f
 800a994:	0800aa7b 	.word	0x0800aa7b
 800a998:	0800aa7b 	.word	0x0800aa7b
 800a99c:	0800aa27 	.word	0x0800aa27
 800a9a0:	0800aa7b 	.word	0x0800aa7b
 800a9a4:	0800aa7b 	.word	0x0800aa7b
 800a9a8:	0800aa7b 	.word	0x0800aa7b
 800a9ac:	0800aa37 	.word	0x0800aa37
 800a9b0:	0800aa7b 	.word	0x0800aa7b
 800a9b4:	0800aa7b 	.word	0x0800aa7b
 800a9b8:	0800aa7b 	.word	0x0800aa7b
 800a9bc:	0800aa7b 	.word	0x0800aa7b
 800a9c0:	0800aa7b 	.word	0x0800aa7b
 800a9c4:	0800aa7b 	.word	0x0800aa7b
 800a9c8:	0800aa7b 	.word	0x0800aa7b
 800a9cc:	0800aa47 	.word	0x0800aa47
 800a9d0:	0800aa7b 	.word	0x0800aa7b
 800a9d4:	0800aa7b 	.word	0x0800aa7b
 800a9d8:	0800aa7b 	.word	0x0800aa7b
 800a9dc:	0800aa7b 	.word	0x0800aa7b
 800a9e0:	0800aa7b 	.word	0x0800aa7b
 800a9e4:	0800aa7b 	.word	0x0800aa7b
 800a9e8:	0800aa7b 	.word	0x0800aa7b
 800a9ec:	0800aa7b 	.word	0x0800aa7b
 800a9f0:	0800aa7b 	.word	0x0800aa7b
 800a9f4:	0800aa7b 	.word	0x0800aa7b
 800a9f8:	0800aa7b 	.word	0x0800aa7b
 800a9fc:	0800aa7b 	.word	0x0800aa7b
 800aa00:	0800aa7b 	.word	0x0800aa7b
 800aa04:	0800aa7b 	.word	0x0800aa7b
 800aa08:	0800aa7b 	.word	0x0800aa7b
 800aa0c:	0800aa6d 	.word	0x0800aa6d
 800aa10:	2b40      	cmp	r3, #64	; 0x40
 800aa12:	d02e      	beq.n	800aa72 <UART_SetConfig+0xa36>
 800aa14:	e031      	b.n	800aa7a <UART_SetConfig+0xa3e>
    {
      case UART_CLOCKSOURCE_D2PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 800aa16:	f7fb fe5d 	bl	80066d4 <HAL_RCC_GetPCLK1Freq>
 800aa1a:	63f8      	str	r0, [r7, #60]	; 0x3c
        break;
 800aa1c:	e033      	b.n	800aa86 <UART_SetConfig+0xa4a>
      case UART_CLOCKSOURCE_D2PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 800aa1e:	f7fb fe6f 	bl	8006700 <HAL_RCC_GetPCLK2Freq>
 800aa22:	63f8      	str	r0, [r7, #60]	; 0x3c
        break;
 800aa24:	e02f      	b.n	800aa86 <UART_SetConfig+0xa4a>
      case UART_CLOCKSOURCE_PLL2:
        HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 800aa26:	f107 0324 	add.w	r3, r7, #36	; 0x24
 800aa2a:	4618      	mov	r0, r3
 800aa2c:	f7fc fdda 	bl	80075e4 <HAL_RCCEx_GetPLL2ClockFreq>
        pclk = pll2_clocks.PLL2_Q_Frequency;
 800aa30:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800aa32:	63fb      	str	r3, [r7, #60]	; 0x3c
        break;
 800aa34:	e027      	b.n	800aa86 <UART_SetConfig+0xa4a>
      case UART_CLOCKSOURCE_PLL3:
        HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 800aa36:	f107 0318 	add.w	r3, r7, #24
 800aa3a:	4618      	mov	r0, r3
 800aa3c:	f7fc ff26 	bl	800788c <HAL_RCCEx_GetPLL3ClockFreq>
        pclk = pll3_clocks.PLL3_Q_Frequency;
 800aa40:	69fb      	ldr	r3, [r7, #28]
 800aa42:	63fb      	str	r3, [r7, #60]	; 0x3c
        break;
 800aa44:	e01f      	b.n	800aa86 <UART_SetConfig+0xa4a>
      case UART_CLOCKSOURCE_HSI:
        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 800aa46:	4b2d      	ldr	r3, [pc, #180]	; (800aafc <UART_SetConfig+0xac0>)
 800aa48:	681b      	ldr	r3, [r3, #0]
 800aa4a:	f003 0320 	and.w	r3, r3, #32
 800aa4e:	2b00      	cmp	r3, #0
 800aa50:	d009      	beq.n	800aa66 <UART_SetConfig+0xa2a>
        {
          pclk = (uint32_t)(HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3U));
 800aa52:	4b2a      	ldr	r3, [pc, #168]	; (800aafc <UART_SetConfig+0xac0>)
 800aa54:	681b      	ldr	r3, [r3, #0]
 800aa56:	08db      	lsrs	r3, r3, #3
 800aa58:	f003 0303 	and.w	r3, r3, #3
 800aa5c:	4a28      	ldr	r2, [pc, #160]	; (800ab00 <UART_SetConfig+0xac4>)
 800aa5e:	fa22 f303 	lsr.w	r3, r2, r3
 800aa62:	63fb      	str	r3, [r7, #60]	; 0x3c
        }
        else
        {
          pclk = (uint32_t) HSI_VALUE;
        }
        break;
 800aa64:	e00f      	b.n	800aa86 <UART_SetConfig+0xa4a>
          pclk = (uint32_t) HSI_VALUE;
 800aa66:	4b26      	ldr	r3, [pc, #152]	; (800ab00 <UART_SetConfig+0xac4>)
 800aa68:	63fb      	str	r3, [r7, #60]	; 0x3c
        break;
 800aa6a:	e00c      	b.n	800aa86 <UART_SetConfig+0xa4a>
      case UART_CLOCKSOURCE_CSI:
        pclk = (uint32_t) CSI_VALUE;
 800aa6c:	4b25      	ldr	r3, [pc, #148]	; (800ab04 <UART_SetConfig+0xac8>)
 800aa6e:	63fb      	str	r3, [r7, #60]	; 0x3c
        break;
 800aa70:	e009      	b.n	800aa86 <UART_SetConfig+0xa4a>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 800aa72:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 800aa76:	63fb      	str	r3, [r7, #60]	; 0x3c
        break;
 800aa78:	e005      	b.n	800aa86 <UART_SetConfig+0xa4a>
      default:
        pclk = 0U;
 800aa7a:	2300      	movs	r3, #0
 800aa7c:	63fb      	str	r3, [r7, #60]	; 0x3c
        ret = HAL_ERROR;
 800aa7e:	2301      	movs	r3, #1
 800aa80:	f887 3042 	strb.w	r3, [r7, #66]	; 0x42
        break;
 800aa84:	bf00      	nop
    }

    if (pclk != 0U)
 800aa86:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800aa88:	2b00      	cmp	r3, #0
 800aa8a:	d021      	beq.n	800aad0 <UART_SetConfig+0xa94>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 800aa8c:	697b      	ldr	r3, [r7, #20]
 800aa8e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800aa90:	4a1d      	ldr	r2, [pc, #116]	; (800ab08 <UART_SetConfig+0xacc>)
 800aa92:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 800aa96:	461a      	mov	r2, r3
 800aa98:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800aa9a:	fbb3 f2f2 	udiv	r2, r3, r2
 800aa9e:	697b      	ldr	r3, [r7, #20]
 800aaa0:	685b      	ldr	r3, [r3, #4]
 800aaa2:	085b      	lsrs	r3, r3, #1
 800aaa4:	441a      	add	r2, r3
 800aaa6:	697b      	ldr	r3, [r7, #20]
 800aaa8:	685b      	ldr	r3, [r3, #4]
 800aaaa:	fbb2 f3f3 	udiv	r3, r2, r3
 800aaae:	63bb      	str	r3, [r7, #56]	; 0x38
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 800aab0:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800aab2:	2b0f      	cmp	r3, #15
 800aab4:	d909      	bls.n	800aaca <UART_SetConfig+0xa8e>
 800aab6:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800aab8:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800aabc:	d205      	bcs.n	800aaca <UART_SetConfig+0xa8e>
      {
        huart->Instance->BRR = (uint16_t)usartdiv;
 800aabe:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800aac0:	b29a      	uxth	r2, r3
 800aac2:	697b      	ldr	r3, [r7, #20]
 800aac4:	681b      	ldr	r3, [r3, #0]
 800aac6:	60da      	str	r2, [r3, #12]
 800aac8:	e002      	b.n	800aad0 <UART_SetConfig+0xa94>
      }
      else
      {
        ret = HAL_ERROR;
 800aaca:	2301      	movs	r3, #1
 800aacc:	f887 3042 	strb.w	r3, [r7, #66]	; 0x42
      }
    }
  }

  /* Initialize the number of data to process during RX/TX ISR execution */
  huart->NbTxDataToProcess = 1;
 800aad0:	697b      	ldr	r3, [r7, #20]
 800aad2:	2201      	movs	r2, #1
 800aad4:	f8a3 206a 	strh.w	r2, [r3, #106]	; 0x6a
  huart->NbRxDataToProcess = 1;
 800aad8:	697b      	ldr	r3, [r7, #20]
 800aada:	2201      	movs	r2, #1
 800aadc:	f8a3 2068 	strh.w	r2, [r3, #104]	; 0x68

  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 800aae0:	697b      	ldr	r3, [r7, #20]
 800aae2:	2200      	movs	r2, #0
 800aae4:	671a      	str	r2, [r3, #112]	; 0x70
  huart->TxISR = NULL;
 800aae6:	697b      	ldr	r3, [r7, #20]
 800aae8:	2200      	movs	r2, #0
 800aaea:	675a      	str	r2, [r3, #116]	; 0x74

  return ret;
 800aaec:	f897 3042 	ldrb.w	r3, [r7, #66]	; 0x42
}
 800aaf0:	4618      	mov	r0, r3
 800aaf2:	3748      	adds	r7, #72	; 0x48
 800aaf4:	46bd      	mov	sp, r7
 800aaf6:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 800aafa:	bf00      	nop
 800aafc:	58024400 	.word	0x58024400
 800ab00:	03d09000 	.word	0x03d09000
 800ab04:	003d0900 	.word	0x003d0900
 800ab08:	08012b30 	.word	0x08012b30

0800ab0c <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 800ab0c:	b480      	push	{r7}
 800ab0e:	b083      	sub	sp, #12
 800ab10:	af00      	add	r7, sp, #0
 800ab12:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 800ab14:	687b      	ldr	r3, [r7, #4]
 800ab16:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800ab18:	f003 0301 	and.w	r3, r3, #1
 800ab1c:	2b00      	cmp	r3, #0
 800ab1e:	d00a      	beq.n	800ab36 <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 800ab20:	687b      	ldr	r3, [r7, #4]
 800ab22:	681b      	ldr	r3, [r3, #0]
 800ab24:	685b      	ldr	r3, [r3, #4]
 800ab26:	f423 3100 	bic.w	r1, r3, #131072	; 0x20000
 800ab2a:	687b      	ldr	r3, [r7, #4]
 800ab2c:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800ab2e:	687b      	ldr	r3, [r7, #4]
 800ab30:	681b      	ldr	r3, [r3, #0]
 800ab32:	430a      	orrs	r2, r1
 800ab34:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 800ab36:	687b      	ldr	r3, [r7, #4]
 800ab38:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800ab3a:	f003 0302 	and.w	r3, r3, #2
 800ab3e:	2b00      	cmp	r3, #0
 800ab40:	d00a      	beq.n	800ab58 <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 800ab42:	687b      	ldr	r3, [r7, #4]
 800ab44:	681b      	ldr	r3, [r3, #0]
 800ab46:	685b      	ldr	r3, [r3, #4]
 800ab48:	f423 3180 	bic.w	r1, r3, #65536	; 0x10000
 800ab4c:	687b      	ldr	r3, [r7, #4]
 800ab4e:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 800ab50:	687b      	ldr	r3, [r7, #4]
 800ab52:	681b      	ldr	r3, [r3, #0]
 800ab54:	430a      	orrs	r2, r1
 800ab56:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 800ab58:	687b      	ldr	r3, [r7, #4]
 800ab5a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800ab5c:	f003 0304 	and.w	r3, r3, #4
 800ab60:	2b00      	cmp	r3, #0
 800ab62:	d00a      	beq.n	800ab7a <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 800ab64:	687b      	ldr	r3, [r7, #4]
 800ab66:	681b      	ldr	r3, [r3, #0]
 800ab68:	685b      	ldr	r3, [r3, #4]
 800ab6a:	f423 2180 	bic.w	r1, r3, #262144	; 0x40000
 800ab6e:	687b      	ldr	r3, [r7, #4]
 800ab70:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 800ab72:	687b      	ldr	r3, [r7, #4]
 800ab74:	681b      	ldr	r3, [r3, #0]
 800ab76:	430a      	orrs	r2, r1
 800ab78:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 800ab7a:	687b      	ldr	r3, [r7, #4]
 800ab7c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800ab7e:	f003 0308 	and.w	r3, r3, #8
 800ab82:	2b00      	cmp	r3, #0
 800ab84:	d00a      	beq.n	800ab9c <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 800ab86:	687b      	ldr	r3, [r7, #4]
 800ab88:	681b      	ldr	r3, [r3, #0]
 800ab8a:	685b      	ldr	r3, [r3, #4]
 800ab8c:	f423 4100 	bic.w	r1, r3, #32768	; 0x8000
 800ab90:	687b      	ldr	r3, [r7, #4]
 800ab92:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 800ab94:	687b      	ldr	r3, [r7, #4]
 800ab96:	681b      	ldr	r3, [r3, #0]
 800ab98:	430a      	orrs	r2, r1
 800ab9a:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 800ab9c:	687b      	ldr	r3, [r7, #4]
 800ab9e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800aba0:	f003 0310 	and.w	r3, r3, #16
 800aba4:	2b00      	cmp	r3, #0
 800aba6:	d00a      	beq.n	800abbe <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 800aba8:	687b      	ldr	r3, [r7, #4]
 800abaa:	681b      	ldr	r3, [r3, #0]
 800abac:	689b      	ldr	r3, [r3, #8]
 800abae:	f423 5180 	bic.w	r1, r3, #4096	; 0x1000
 800abb2:	687b      	ldr	r3, [r7, #4]
 800abb4:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 800abb6:	687b      	ldr	r3, [r7, #4]
 800abb8:	681b      	ldr	r3, [r3, #0]
 800abba:	430a      	orrs	r2, r1
 800abbc:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 800abbe:	687b      	ldr	r3, [r7, #4]
 800abc0:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800abc2:	f003 0320 	and.w	r3, r3, #32
 800abc6:	2b00      	cmp	r3, #0
 800abc8:	d00a      	beq.n	800abe0 <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 800abca:	687b      	ldr	r3, [r7, #4]
 800abcc:	681b      	ldr	r3, [r3, #0]
 800abce:	689b      	ldr	r3, [r3, #8]
 800abd0:	f423 5100 	bic.w	r1, r3, #8192	; 0x2000
 800abd4:	687b      	ldr	r3, [r7, #4]
 800abd6:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 800abd8:	687b      	ldr	r3, [r7, #4]
 800abda:	681b      	ldr	r3, [r3, #0]
 800abdc:	430a      	orrs	r2, r1
 800abde:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 800abe0:	687b      	ldr	r3, [r7, #4]
 800abe2:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800abe4:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800abe8:	2b00      	cmp	r3, #0
 800abea:	d01a      	beq.n	800ac22 <UART_AdvFeatureConfig+0x116>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 800abec:	687b      	ldr	r3, [r7, #4]
 800abee:	681b      	ldr	r3, [r3, #0]
 800abf0:	685b      	ldr	r3, [r3, #4]
 800abf2:	f423 1180 	bic.w	r1, r3, #1048576	; 0x100000
 800abf6:	687b      	ldr	r3, [r7, #4]
 800abf8:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 800abfa:	687b      	ldr	r3, [r7, #4]
 800abfc:	681b      	ldr	r3, [r3, #0]
 800abfe:	430a      	orrs	r2, r1
 800ac00:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 800ac02:	687b      	ldr	r3, [r7, #4]
 800ac04:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800ac06:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 800ac0a:	d10a      	bne.n	800ac22 <UART_AdvFeatureConfig+0x116>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 800ac0c:	687b      	ldr	r3, [r7, #4]
 800ac0e:	681b      	ldr	r3, [r3, #0]
 800ac10:	685b      	ldr	r3, [r3, #4]
 800ac12:	f423 01c0 	bic.w	r1, r3, #6291456	; 0x600000
 800ac16:	687b      	ldr	r3, [r7, #4]
 800ac18:	6c9a      	ldr	r2, [r3, #72]	; 0x48
 800ac1a:	687b      	ldr	r3, [r7, #4]
 800ac1c:	681b      	ldr	r3, [r3, #0]
 800ac1e:	430a      	orrs	r2, r1
 800ac20:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 800ac22:	687b      	ldr	r3, [r7, #4]
 800ac24:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800ac26:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800ac2a:	2b00      	cmp	r3, #0
 800ac2c:	d00a      	beq.n	800ac44 <UART_AdvFeatureConfig+0x138>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 800ac2e:	687b      	ldr	r3, [r7, #4]
 800ac30:	681b      	ldr	r3, [r3, #0]
 800ac32:	685b      	ldr	r3, [r3, #4]
 800ac34:	f423 2100 	bic.w	r1, r3, #524288	; 0x80000
 800ac38:	687b      	ldr	r3, [r7, #4]
 800ac3a:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 800ac3c:	687b      	ldr	r3, [r7, #4]
 800ac3e:	681b      	ldr	r3, [r3, #0]
 800ac40:	430a      	orrs	r2, r1
 800ac42:	605a      	str	r2, [r3, #4]
  }
}
 800ac44:	bf00      	nop
 800ac46:	370c      	adds	r7, #12
 800ac48:	46bd      	mov	sp, r7
 800ac4a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ac4e:	4770      	bx	lr

0800ac50 <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 800ac50:	b580      	push	{r7, lr}
 800ac52:	b086      	sub	sp, #24
 800ac54:	af02      	add	r7, sp, #8
 800ac56:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 800ac58:	687b      	ldr	r3, [r7, #4]
 800ac5a:	2200      	movs	r2, #0
 800ac5c:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 800ac60:	f7f9 fcc0 	bl	80045e4 <HAL_GetTick>
 800ac64:	60f8      	str	r0, [r7, #12]

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 800ac66:	687b      	ldr	r3, [r7, #4]
 800ac68:	681b      	ldr	r3, [r3, #0]
 800ac6a:	681b      	ldr	r3, [r3, #0]
 800ac6c:	f003 0308 	and.w	r3, r3, #8
 800ac70:	2b08      	cmp	r3, #8
 800ac72:	d10e      	bne.n	800ac92 <UART_CheckIdleState+0x42>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 800ac74:	f06f 437e 	mvn.w	r3, #4261412864	; 0xfe000000
 800ac78:	9300      	str	r3, [sp, #0]
 800ac7a:	68fb      	ldr	r3, [r7, #12]
 800ac7c:	2200      	movs	r2, #0
 800ac7e:	f44f 1100 	mov.w	r1, #2097152	; 0x200000
 800ac82:	6878      	ldr	r0, [r7, #4]
 800ac84:	f000 f82f 	bl	800ace6 <UART_WaitOnFlagUntilTimeout>
 800ac88:	4603      	mov	r3, r0
 800ac8a:	2b00      	cmp	r3, #0
 800ac8c:	d001      	beq.n	800ac92 <UART_CheckIdleState+0x42>
    {
      /* Timeout occurred */
      return HAL_TIMEOUT;
 800ac8e:	2303      	movs	r3, #3
 800ac90:	e025      	b.n	800acde <UART_CheckIdleState+0x8e>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 800ac92:	687b      	ldr	r3, [r7, #4]
 800ac94:	681b      	ldr	r3, [r3, #0]
 800ac96:	681b      	ldr	r3, [r3, #0]
 800ac98:	f003 0304 	and.w	r3, r3, #4
 800ac9c:	2b04      	cmp	r3, #4
 800ac9e:	d10e      	bne.n	800acbe <UART_CheckIdleState+0x6e>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 800aca0:	f06f 437e 	mvn.w	r3, #4261412864	; 0xfe000000
 800aca4:	9300      	str	r3, [sp, #0]
 800aca6:	68fb      	ldr	r3, [r7, #12]
 800aca8:	2200      	movs	r2, #0
 800acaa:	f44f 0180 	mov.w	r1, #4194304	; 0x400000
 800acae:	6878      	ldr	r0, [r7, #4]
 800acb0:	f000 f819 	bl	800ace6 <UART_WaitOnFlagUntilTimeout>
 800acb4:	4603      	mov	r3, r0
 800acb6:	2b00      	cmp	r3, #0
 800acb8:	d001      	beq.n	800acbe <UART_CheckIdleState+0x6e>
    {
      /* Timeout occurred */
      return HAL_TIMEOUT;
 800acba:	2303      	movs	r3, #3
 800acbc:	e00f      	b.n	800acde <UART_CheckIdleState+0x8e>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 800acbe:	687b      	ldr	r3, [r7, #4]
 800acc0:	2220      	movs	r2, #32
 800acc2:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
  huart->RxState = HAL_UART_STATE_READY;
 800acc6:	687b      	ldr	r3, [r7, #4]
 800acc8:	2220      	movs	r2, #32
 800acca:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800acce:	687b      	ldr	r3, [r7, #4]
 800acd0:	2200      	movs	r2, #0
 800acd2:	66da      	str	r2, [r3, #108]	; 0x6c

  __HAL_UNLOCK(huart);
 800acd4:	687b      	ldr	r3, [r7, #4]
 800acd6:	2200      	movs	r2, #0
 800acd8:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

  return HAL_OK;
 800acdc:	2300      	movs	r3, #0
}
 800acde:	4618      	mov	r0, r3
 800ace0:	3710      	adds	r7, #16
 800ace2:	46bd      	mov	sp, r7
 800ace4:	bd80      	pop	{r7, pc}

0800ace6 <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 800ace6:	b580      	push	{r7, lr}
 800ace8:	b09c      	sub	sp, #112	; 0x70
 800acea:	af00      	add	r7, sp, #0
 800acec:	60f8      	str	r0, [r7, #12]
 800acee:	60b9      	str	r1, [r7, #8]
 800acf0:	603b      	str	r3, [r7, #0]
 800acf2:	4613      	mov	r3, r2
 800acf4:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800acf6:	e0a9      	b.n	800ae4c <UART_WaitOnFlagUntilTimeout+0x166>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800acf8:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 800acfa:	f1b3 3fff 	cmp.w	r3, #4294967295
 800acfe:	f000 80a5 	beq.w	800ae4c <UART_WaitOnFlagUntilTimeout+0x166>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800ad02:	f7f9 fc6f 	bl	80045e4 <HAL_GetTick>
 800ad06:	4602      	mov	r2, r0
 800ad08:	683b      	ldr	r3, [r7, #0]
 800ad0a:	1ad3      	subs	r3, r2, r3
 800ad0c:	6fba      	ldr	r2, [r7, #120]	; 0x78
 800ad0e:	429a      	cmp	r2, r3
 800ad10:	d302      	bcc.n	800ad18 <UART_WaitOnFlagUntilTimeout+0x32>
 800ad12:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 800ad14:	2b00      	cmp	r3, #0
 800ad16:	d140      	bne.n	800ad9a <UART_WaitOnFlagUntilTimeout+0xb4>
      {
        /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error)
           interrupts for the interrupt process */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE |
 800ad18:	68fb      	ldr	r3, [r7, #12]
 800ad1a:	681b      	ldr	r3, [r3, #0]
 800ad1c:	653b      	str	r3, [r7, #80]	; 0x50
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800ad1e:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 800ad20:	e853 3f00 	ldrex	r3, [r3]
 800ad24:	64fb      	str	r3, [r7, #76]	; 0x4c
   return(result);
 800ad26:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800ad28:	f423 73d0 	bic.w	r3, r3, #416	; 0x1a0
 800ad2c:	667b      	str	r3, [r7, #100]	; 0x64
 800ad2e:	68fb      	ldr	r3, [r7, #12]
 800ad30:	681b      	ldr	r3, [r3, #0]
 800ad32:	461a      	mov	r2, r3
 800ad34:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 800ad36:	65fb      	str	r3, [r7, #92]	; 0x5c
 800ad38:	65ba      	str	r2, [r7, #88]	; 0x58
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800ad3a:	6db9      	ldr	r1, [r7, #88]	; 0x58
 800ad3c:	6dfa      	ldr	r2, [r7, #92]	; 0x5c
 800ad3e:	e841 2300 	strex	r3, r2, [r1]
 800ad42:	657b      	str	r3, [r7, #84]	; 0x54
   return(result);
 800ad44:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 800ad46:	2b00      	cmp	r3, #0
 800ad48:	d1e6      	bne.n	800ad18 <UART_WaitOnFlagUntilTimeout+0x32>
                                                USART_CR1_TXEIE_TXFNFIE));
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800ad4a:	68fb      	ldr	r3, [r7, #12]
 800ad4c:	681b      	ldr	r3, [r3, #0]
 800ad4e:	3308      	adds	r3, #8
 800ad50:	63fb      	str	r3, [r7, #60]	; 0x3c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800ad52:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800ad54:	e853 3f00 	ldrex	r3, [r3]
 800ad58:	63bb      	str	r3, [r7, #56]	; 0x38
   return(result);
 800ad5a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800ad5c:	f023 0301 	bic.w	r3, r3, #1
 800ad60:	663b      	str	r3, [r7, #96]	; 0x60
 800ad62:	68fb      	ldr	r3, [r7, #12]
 800ad64:	681b      	ldr	r3, [r3, #0]
 800ad66:	3308      	adds	r3, #8
 800ad68:	6e3a      	ldr	r2, [r7, #96]	; 0x60
 800ad6a:	64ba      	str	r2, [r7, #72]	; 0x48
 800ad6c:	647b      	str	r3, [r7, #68]	; 0x44
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800ad6e:	6c79      	ldr	r1, [r7, #68]	; 0x44
 800ad70:	6cba      	ldr	r2, [r7, #72]	; 0x48
 800ad72:	e841 2300 	strex	r3, r2, [r1]
 800ad76:	643b      	str	r3, [r7, #64]	; 0x40
   return(result);
 800ad78:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800ad7a:	2b00      	cmp	r3, #0
 800ad7c:	d1e5      	bne.n	800ad4a <UART_WaitOnFlagUntilTimeout+0x64>

        huart->gState = HAL_UART_STATE_READY;
 800ad7e:	68fb      	ldr	r3, [r7, #12]
 800ad80:	2220      	movs	r2, #32
 800ad82:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
        huart->RxState = HAL_UART_STATE_READY;
 800ad86:	68fb      	ldr	r3, [r7, #12]
 800ad88:	2220      	movs	r2, #32
 800ad8a:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88

        __HAL_UNLOCK(huart);
 800ad8e:	68fb      	ldr	r3, [r7, #12]
 800ad90:	2200      	movs	r2, #0
 800ad92:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

        return HAL_TIMEOUT;
 800ad96:	2303      	movs	r3, #3
 800ad98:	e069      	b.n	800ae6e <UART_WaitOnFlagUntilTimeout+0x188>
      }

      if (READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U)
 800ad9a:	68fb      	ldr	r3, [r7, #12]
 800ad9c:	681b      	ldr	r3, [r3, #0]
 800ad9e:	681b      	ldr	r3, [r3, #0]
 800ada0:	f003 0304 	and.w	r3, r3, #4
 800ada4:	2b00      	cmp	r3, #0
 800ada6:	d051      	beq.n	800ae4c <UART_WaitOnFlagUntilTimeout+0x166>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 800ada8:	68fb      	ldr	r3, [r7, #12]
 800adaa:	681b      	ldr	r3, [r3, #0]
 800adac:	69db      	ldr	r3, [r3, #28]
 800adae:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 800adb2:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 800adb6:	d149      	bne.n	800ae4c <UART_WaitOnFlagUntilTimeout+0x166>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 800adb8:	68fb      	ldr	r3, [r7, #12]
 800adba:	681b      	ldr	r3, [r3, #0]
 800adbc:	f44f 6200 	mov.w	r2, #2048	; 0x800
 800adc0:	621a      	str	r2, [r3, #32]

          /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error)
             interrupts for the interrupt process */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE |
 800adc2:	68fb      	ldr	r3, [r7, #12]
 800adc4:	681b      	ldr	r3, [r3, #0]
 800adc6:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800adc8:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800adca:	e853 3f00 	ldrex	r3, [r3]
 800adce:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 800add0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800add2:	f423 73d0 	bic.w	r3, r3, #416	; 0x1a0
 800add6:	66fb      	str	r3, [r7, #108]	; 0x6c
 800add8:	68fb      	ldr	r3, [r7, #12]
 800adda:	681b      	ldr	r3, [r3, #0]
 800addc:	461a      	mov	r2, r3
 800adde:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800ade0:	637b      	str	r3, [r7, #52]	; 0x34
 800ade2:	633a      	str	r2, [r7, #48]	; 0x30
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800ade4:	6b39      	ldr	r1, [r7, #48]	; 0x30
 800ade6:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 800ade8:	e841 2300 	strex	r3, r2, [r1]
 800adec:	62fb      	str	r3, [r7, #44]	; 0x2c
   return(result);
 800adee:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800adf0:	2b00      	cmp	r3, #0
 800adf2:	d1e6      	bne.n	800adc2 <UART_WaitOnFlagUntilTimeout+0xdc>
                                                  USART_CR1_TXEIE_TXFNFIE));
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800adf4:	68fb      	ldr	r3, [r7, #12]
 800adf6:	681b      	ldr	r3, [r3, #0]
 800adf8:	3308      	adds	r3, #8
 800adfa:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800adfc:	697b      	ldr	r3, [r7, #20]
 800adfe:	e853 3f00 	ldrex	r3, [r3]
 800ae02:	613b      	str	r3, [r7, #16]
   return(result);
 800ae04:	693b      	ldr	r3, [r7, #16]
 800ae06:	f023 0301 	bic.w	r3, r3, #1
 800ae0a:	66bb      	str	r3, [r7, #104]	; 0x68
 800ae0c:	68fb      	ldr	r3, [r7, #12]
 800ae0e:	681b      	ldr	r3, [r3, #0]
 800ae10:	3308      	adds	r3, #8
 800ae12:	6eba      	ldr	r2, [r7, #104]	; 0x68
 800ae14:	623a      	str	r2, [r7, #32]
 800ae16:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800ae18:	69f9      	ldr	r1, [r7, #28]
 800ae1a:	6a3a      	ldr	r2, [r7, #32]
 800ae1c:	e841 2300 	strex	r3, r2, [r1]
 800ae20:	61bb      	str	r3, [r7, #24]
   return(result);
 800ae22:	69bb      	ldr	r3, [r7, #24]
 800ae24:	2b00      	cmp	r3, #0
 800ae26:	d1e5      	bne.n	800adf4 <UART_WaitOnFlagUntilTimeout+0x10e>

          huart->gState = HAL_UART_STATE_READY;
 800ae28:	68fb      	ldr	r3, [r7, #12]
 800ae2a:	2220      	movs	r2, #32
 800ae2c:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
          huart->RxState = HAL_UART_STATE_READY;
 800ae30:	68fb      	ldr	r3, [r7, #12]
 800ae32:	2220      	movs	r2, #32
 800ae34:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88
          huart->ErrorCode = HAL_UART_ERROR_RTO;
 800ae38:	68fb      	ldr	r3, [r7, #12]
 800ae3a:	2220      	movs	r2, #32
 800ae3c:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 800ae40:	68fb      	ldr	r3, [r7, #12]
 800ae42:	2200      	movs	r2, #0
 800ae44:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

          return HAL_TIMEOUT;
 800ae48:	2303      	movs	r3, #3
 800ae4a:	e010      	b.n	800ae6e <UART_WaitOnFlagUntilTimeout+0x188>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800ae4c:	68fb      	ldr	r3, [r7, #12]
 800ae4e:	681b      	ldr	r3, [r3, #0]
 800ae50:	69da      	ldr	r2, [r3, #28]
 800ae52:	68bb      	ldr	r3, [r7, #8]
 800ae54:	4013      	ands	r3, r2
 800ae56:	68ba      	ldr	r2, [r7, #8]
 800ae58:	429a      	cmp	r2, r3
 800ae5a:	bf0c      	ite	eq
 800ae5c:	2301      	moveq	r3, #1
 800ae5e:	2300      	movne	r3, #0
 800ae60:	b2db      	uxtb	r3, r3
 800ae62:	461a      	mov	r2, r3
 800ae64:	79fb      	ldrb	r3, [r7, #7]
 800ae66:	429a      	cmp	r2, r3
 800ae68:	f43f af46 	beq.w	800acf8 <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 800ae6c:	2300      	movs	r3, #0
}
 800ae6e:	4618      	mov	r0, r3
 800ae70:	3770      	adds	r7, #112	; 0x70
 800ae72:	46bd      	mov	sp, r7
 800ae74:	bd80      	pop	{r7, pc}

0800ae76 <HAL_UARTEx_DisableFifoMode>:
  * @brief  Disable the FIFO mode.
  * @param huart      UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_DisableFifoMode(UART_HandleTypeDef *huart)
{
 800ae76:	b480      	push	{r7}
 800ae78:	b085      	sub	sp, #20
 800ae7a:	af00      	add	r7, sp, #0
 800ae7c:	6078      	str	r0, [r7, #4]

  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));

  /* Process Locked */
  __HAL_LOCK(huart);
 800ae7e:	687b      	ldr	r3, [r7, #4]
 800ae80:	f893 3080 	ldrb.w	r3, [r3, #128]	; 0x80
 800ae84:	2b01      	cmp	r3, #1
 800ae86:	d101      	bne.n	800ae8c <HAL_UARTEx_DisableFifoMode+0x16>
 800ae88:	2302      	movs	r3, #2
 800ae8a:	e027      	b.n	800aedc <HAL_UARTEx_DisableFifoMode+0x66>
 800ae8c:	687b      	ldr	r3, [r7, #4]
 800ae8e:	2201      	movs	r2, #1
 800ae90:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

  huart->gState = HAL_UART_STATE_BUSY;
 800ae94:	687b      	ldr	r3, [r7, #4]
 800ae96:	2224      	movs	r2, #36	; 0x24
 800ae98:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 800ae9c:	687b      	ldr	r3, [r7, #4]
 800ae9e:	681b      	ldr	r3, [r3, #0]
 800aea0:	681b      	ldr	r3, [r3, #0]
 800aea2:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 800aea4:	687b      	ldr	r3, [r7, #4]
 800aea6:	681b      	ldr	r3, [r3, #0]
 800aea8:	681a      	ldr	r2, [r3, #0]
 800aeaa:	687b      	ldr	r3, [r7, #4]
 800aeac:	681b      	ldr	r3, [r3, #0]
 800aeae:	f022 0201 	bic.w	r2, r2, #1
 800aeb2:	601a      	str	r2, [r3, #0]

  /* Enable FIFO mode */
  CLEAR_BIT(tmpcr1, USART_CR1_FIFOEN);
 800aeb4:	68fb      	ldr	r3, [r7, #12]
 800aeb6:	f023 5300 	bic.w	r3, r3, #536870912	; 0x20000000
 800aeba:	60fb      	str	r3, [r7, #12]
  huart->FifoMode = UART_FIFOMODE_DISABLE;
 800aebc:	687b      	ldr	r3, [r7, #4]
 800aebe:	2200      	movs	r2, #0
 800aec0:	665a      	str	r2, [r3, #100]	; 0x64

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 800aec2:	687b      	ldr	r3, [r7, #4]
 800aec4:	681b      	ldr	r3, [r3, #0]
 800aec6:	68fa      	ldr	r2, [r7, #12]
 800aec8:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 800aeca:	687b      	ldr	r3, [r7, #4]
 800aecc:	2220      	movs	r2, #32
 800aece:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 800aed2:	687b      	ldr	r3, [r7, #4]
 800aed4:	2200      	movs	r2, #0
 800aed6:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

  return HAL_OK;
 800aeda:	2300      	movs	r3, #0
}
 800aedc:	4618      	mov	r0, r3
 800aede:	3714      	adds	r7, #20
 800aee0:	46bd      	mov	sp, r7
 800aee2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800aee6:	4770      	bx	lr

0800aee8 <HAL_UARTEx_SetTxFifoThreshold>:
  *            @arg @ref UART_TXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_TXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetTxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 800aee8:	b580      	push	{r7, lr}
 800aeea:	b084      	sub	sp, #16
 800aeec:	af00      	add	r7, sp, #0
 800aeee:	6078      	str	r0, [r7, #4]
 800aef0:	6039      	str	r1, [r7, #0]
  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_TXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 800aef2:	687b      	ldr	r3, [r7, #4]
 800aef4:	f893 3080 	ldrb.w	r3, [r3, #128]	; 0x80
 800aef8:	2b01      	cmp	r3, #1
 800aefa:	d101      	bne.n	800af00 <HAL_UARTEx_SetTxFifoThreshold+0x18>
 800aefc:	2302      	movs	r3, #2
 800aefe:	e02d      	b.n	800af5c <HAL_UARTEx_SetTxFifoThreshold+0x74>
 800af00:	687b      	ldr	r3, [r7, #4]
 800af02:	2201      	movs	r2, #1
 800af04:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

  huart->gState = HAL_UART_STATE_BUSY;
 800af08:	687b      	ldr	r3, [r7, #4]
 800af0a:	2224      	movs	r2, #36	; 0x24
 800af0c:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 800af10:	687b      	ldr	r3, [r7, #4]
 800af12:	681b      	ldr	r3, [r3, #0]
 800af14:	681b      	ldr	r3, [r3, #0]
 800af16:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 800af18:	687b      	ldr	r3, [r7, #4]
 800af1a:	681b      	ldr	r3, [r3, #0]
 800af1c:	681a      	ldr	r2, [r3, #0]
 800af1e:	687b      	ldr	r3, [r7, #4]
 800af20:	681b      	ldr	r3, [r3, #0]
 800af22:	f022 0201 	bic.w	r2, r2, #1
 800af26:	601a      	str	r2, [r3, #0]

  /* Update TX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_TXFTCFG, Threshold);
 800af28:	687b      	ldr	r3, [r7, #4]
 800af2a:	681b      	ldr	r3, [r3, #0]
 800af2c:	689b      	ldr	r3, [r3, #8]
 800af2e:	f023 4160 	bic.w	r1, r3, #3758096384	; 0xe0000000
 800af32:	687b      	ldr	r3, [r7, #4]
 800af34:	681b      	ldr	r3, [r3, #0]
 800af36:	683a      	ldr	r2, [r7, #0]
 800af38:	430a      	orrs	r2, r1
 800af3a:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 800af3c:	6878      	ldr	r0, [r7, #4]
 800af3e:	f000 f84f 	bl	800afe0 <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 800af42:	687b      	ldr	r3, [r7, #4]
 800af44:	681b      	ldr	r3, [r3, #0]
 800af46:	68fa      	ldr	r2, [r7, #12]
 800af48:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 800af4a:	687b      	ldr	r3, [r7, #4]
 800af4c:	2220      	movs	r2, #32
 800af4e:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 800af52:	687b      	ldr	r3, [r7, #4]
 800af54:	2200      	movs	r2, #0
 800af56:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

  return HAL_OK;
 800af5a:	2300      	movs	r3, #0
}
 800af5c:	4618      	mov	r0, r3
 800af5e:	3710      	adds	r7, #16
 800af60:	46bd      	mov	sp, r7
 800af62:	bd80      	pop	{r7, pc}

0800af64 <HAL_UARTEx_SetRxFifoThreshold>:
  *            @arg @ref UART_RXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_RXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetRxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 800af64:	b580      	push	{r7, lr}
 800af66:	b084      	sub	sp, #16
 800af68:	af00      	add	r7, sp, #0
 800af6a:	6078      	str	r0, [r7, #4]
 800af6c:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_RXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 800af6e:	687b      	ldr	r3, [r7, #4]
 800af70:	f893 3080 	ldrb.w	r3, [r3, #128]	; 0x80
 800af74:	2b01      	cmp	r3, #1
 800af76:	d101      	bne.n	800af7c <HAL_UARTEx_SetRxFifoThreshold+0x18>
 800af78:	2302      	movs	r3, #2
 800af7a:	e02d      	b.n	800afd8 <HAL_UARTEx_SetRxFifoThreshold+0x74>
 800af7c:	687b      	ldr	r3, [r7, #4]
 800af7e:	2201      	movs	r2, #1
 800af80:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

  huart->gState = HAL_UART_STATE_BUSY;
 800af84:	687b      	ldr	r3, [r7, #4]
 800af86:	2224      	movs	r2, #36	; 0x24
 800af88:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 800af8c:	687b      	ldr	r3, [r7, #4]
 800af8e:	681b      	ldr	r3, [r3, #0]
 800af90:	681b      	ldr	r3, [r3, #0]
 800af92:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 800af94:	687b      	ldr	r3, [r7, #4]
 800af96:	681b      	ldr	r3, [r3, #0]
 800af98:	681a      	ldr	r2, [r3, #0]
 800af9a:	687b      	ldr	r3, [r7, #4]
 800af9c:	681b      	ldr	r3, [r3, #0]
 800af9e:	f022 0201 	bic.w	r2, r2, #1
 800afa2:	601a      	str	r2, [r3, #0]

  /* Update RX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_RXFTCFG, Threshold);
 800afa4:	687b      	ldr	r3, [r7, #4]
 800afa6:	681b      	ldr	r3, [r3, #0]
 800afa8:	689b      	ldr	r3, [r3, #8]
 800afaa:	f023 6160 	bic.w	r1, r3, #234881024	; 0xe000000
 800afae:	687b      	ldr	r3, [r7, #4]
 800afb0:	681b      	ldr	r3, [r3, #0]
 800afb2:	683a      	ldr	r2, [r7, #0]
 800afb4:	430a      	orrs	r2, r1
 800afb6:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 800afb8:	6878      	ldr	r0, [r7, #4]
 800afba:	f000 f811 	bl	800afe0 <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 800afbe:	687b      	ldr	r3, [r7, #4]
 800afc0:	681b      	ldr	r3, [r3, #0]
 800afc2:	68fa      	ldr	r2, [r7, #12]
 800afc4:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 800afc6:	687b      	ldr	r3, [r7, #4]
 800afc8:	2220      	movs	r2, #32
 800afca:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 800afce:	687b      	ldr	r3, [r7, #4]
 800afd0:	2200      	movs	r2, #0
 800afd2:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

  return HAL_OK;
 800afd6:	2300      	movs	r3, #0
}
 800afd8:	4618      	mov	r0, r3
 800afda:	3710      	adds	r7, #16
 800afdc:	46bd      	mov	sp, r7
 800afde:	bd80      	pop	{r7, pc}

0800afe0 <UARTEx_SetNbDataToProcess>:
  *       the UART configuration registers.
  * @param huart UART handle.
  * @retval None
  */
static void UARTEx_SetNbDataToProcess(UART_HandleTypeDef *huart)
{
 800afe0:	b480      	push	{r7}
 800afe2:	b085      	sub	sp, #20
 800afe4:	af00      	add	r7, sp, #0
 800afe6:	6078      	str	r0, [r7, #4]
  uint8_t rx_fifo_threshold;
  uint8_t tx_fifo_threshold;
  static const uint8_t numerator[] = {1U, 1U, 1U, 3U, 7U, 1U, 0U, 0U};
  static const uint8_t denominator[] = {8U, 4U, 2U, 4U, 8U, 1U, 1U, 1U};

  if (huart->FifoMode == UART_FIFOMODE_DISABLE)
 800afe8:	687b      	ldr	r3, [r7, #4]
 800afea:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 800afec:	2b00      	cmp	r3, #0
 800afee:	d108      	bne.n	800b002 <UARTEx_SetNbDataToProcess+0x22>
  {
    huart->NbTxDataToProcess = 1U;
 800aff0:	687b      	ldr	r3, [r7, #4]
 800aff2:	2201      	movs	r2, #1
 800aff4:	f8a3 206a 	strh.w	r2, [r3, #106]	; 0x6a
    huart->NbRxDataToProcess = 1U;
 800aff8:	687b      	ldr	r3, [r7, #4]
 800affa:	2201      	movs	r2, #1
 800affc:	f8a3 2068 	strh.w	r2, [r3, #104]	; 0x68
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
                               (uint16_t)denominator[tx_fifo_threshold];
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
                               (uint16_t)denominator[rx_fifo_threshold];
  }
}
 800b000:	e031      	b.n	800b066 <UARTEx_SetNbDataToProcess+0x86>
    rx_fifo_depth = RX_FIFO_DEPTH;
 800b002:	2310      	movs	r3, #16
 800b004:	73fb      	strb	r3, [r7, #15]
    tx_fifo_depth = TX_FIFO_DEPTH;
 800b006:	2310      	movs	r3, #16
 800b008:	73bb      	strb	r3, [r7, #14]
    rx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_RXFTCFG) >> USART_CR3_RXFTCFG_Pos);
 800b00a:	687b      	ldr	r3, [r7, #4]
 800b00c:	681b      	ldr	r3, [r3, #0]
 800b00e:	689b      	ldr	r3, [r3, #8]
 800b010:	0e5b      	lsrs	r3, r3, #25
 800b012:	b2db      	uxtb	r3, r3
 800b014:	f003 0307 	and.w	r3, r3, #7
 800b018:	737b      	strb	r3, [r7, #13]
    tx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_TXFTCFG) >> USART_CR3_TXFTCFG_Pos);
 800b01a:	687b      	ldr	r3, [r7, #4]
 800b01c:	681b      	ldr	r3, [r3, #0]
 800b01e:	689b      	ldr	r3, [r3, #8]
 800b020:	0f5b      	lsrs	r3, r3, #29
 800b022:	b2db      	uxtb	r3, r3
 800b024:	f003 0307 	and.w	r3, r3, #7
 800b028:	733b      	strb	r3, [r7, #12]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 800b02a:	7bbb      	ldrb	r3, [r7, #14]
 800b02c:	7b3a      	ldrb	r2, [r7, #12]
 800b02e:	4911      	ldr	r1, [pc, #68]	; (800b074 <UARTEx_SetNbDataToProcess+0x94>)
 800b030:	5c8a      	ldrb	r2, [r1, r2]
 800b032:	fb02 f303 	mul.w	r3, r2, r3
                               (uint16_t)denominator[tx_fifo_threshold];
 800b036:	7b3a      	ldrb	r2, [r7, #12]
 800b038:	490f      	ldr	r1, [pc, #60]	; (800b078 <UARTEx_SetNbDataToProcess+0x98>)
 800b03a:	5c8a      	ldrb	r2, [r1, r2]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 800b03c:	fb93 f3f2 	sdiv	r3, r3, r2
 800b040:	b29a      	uxth	r2, r3
 800b042:	687b      	ldr	r3, [r7, #4]
 800b044:	f8a3 206a 	strh.w	r2, [r3, #106]	; 0x6a
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 800b048:	7bfb      	ldrb	r3, [r7, #15]
 800b04a:	7b7a      	ldrb	r2, [r7, #13]
 800b04c:	4909      	ldr	r1, [pc, #36]	; (800b074 <UARTEx_SetNbDataToProcess+0x94>)
 800b04e:	5c8a      	ldrb	r2, [r1, r2]
 800b050:	fb02 f303 	mul.w	r3, r2, r3
                               (uint16_t)denominator[rx_fifo_threshold];
 800b054:	7b7a      	ldrb	r2, [r7, #13]
 800b056:	4908      	ldr	r1, [pc, #32]	; (800b078 <UARTEx_SetNbDataToProcess+0x98>)
 800b058:	5c8a      	ldrb	r2, [r1, r2]
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 800b05a:	fb93 f3f2 	sdiv	r3, r3, r2
 800b05e:	b29a      	uxth	r2, r3
 800b060:	687b      	ldr	r3, [r7, #4]
 800b062:	f8a3 2068 	strh.w	r2, [r3, #104]	; 0x68
}
 800b066:	bf00      	nop
 800b068:	3714      	adds	r7, #20
 800b06a:	46bd      	mov	sp, r7
 800b06c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b070:	4770      	bx	lr
 800b072:	bf00      	nop
 800b074:	08012b48 	.word	0x08012b48
 800b078:	08012b50 	.word	0x08012b50

0800b07c <__NVIC_SetPriority>:
{
 800b07c:	b480      	push	{r7}
 800b07e:	b083      	sub	sp, #12
 800b080:	af00      	add	r7, sp, #0
 800b082:	4603      	mov	r3, r0
 800b084:	6039      	str	r1, [r7, #0]
 800b086:	80fb      	strh	r3, [r7, #6]
  if ((int32_t)(IRQn) >= 0)
 800b088:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 800b08c:	2b00      	cmp	r3, #0
 800b08e:	db0a      	blt.n	800b0a6 <__NVIC_SetPriority+0x2a>
    NVIC->IP[((uint32_t)IRQn)]                = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800b090:	683b      	ldr	r3, [r7, #0]
 800b092:	b2da      	uxtb	r2, r3
 800b094:	490c      	ldr	r1, [pc, #48]	; (800b0c8 <__NVIC_SetPriority+0x4c>)
 800b096:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 800b09a:	0112      	lsls	r2, r2, #4
 800b09c:	b2d2      	uxtb	r2, r2
 800b09e:	440b      	add	r3, r1
 800b0a0:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
}
 800b0a4:	e00a      	b.n	800b0bc <__NVIC_SetPriority+0x40>
    SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800b0a6:	683b      	ldr	r3, [r7, #0]
 800b0a8:	b2da      	uxtb	r2, r3
 800b0aa:	4908      	ldr	r1, [pc, #32]	; (800b0cc <__NVIC_SetPriority+0x50>)
 800b0ac:	88fb      	ldrh	r3, [r7, #6]
 800b0ae:	f003 030f 	and.w	r3, r3, #15
 800b0b2:	3b04      	subs	r3, #4
 800b0b4:	0112      	lsls	r2, r2, #4
 800b0b6:	b2d2      	uxtb	r2, r2
 800b0b8:	440b      	add	r3, r1
 800b0ba:	761a      	strb	r2, [r3, #24]
}
 800b0bc:	bf00      	nop
 800b0be:	370c      	adds	r7, #12
 800b0c0:	46bd      	mov	sp, r7
 800b0c2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b0c6:	4770      	bx	lr
 800b0c8:	e000e100 	.word	0xe000e100
 800b0cc:	e000ed00 	.word	0xe000ed00

0800b0d0 <SVC_Setup>:
#endif /* SysTick */

/*
  Setup SVC to reset value.
*/
__STATIC_INLINE void SVC_Setup (void) {
 800b0d0:	b580      	push	{r7, lr}
 800b0d2:	af00      	add	r7, sp, #0
#if (__ARM_ARCH_7A__ == 0U)
  /* Service Call interrupt might be configured before kernel start     */
  /* and when its priority is lower or equal to BASEPRI, svc intruction */
  /* causes a Hard Fault.                                               */
  NVIC_SetPriority (SVCall_IRQ_NBR, 0U);
 800b0d4:	2100      	movs	r1, #0
 800b0d6:	f06f 0004 	mvn.w	r0, #4
 800b0da:	f7ff ffcf 	bl	800b07c <__NVIC_SetPriority>
#endif
}
 800b0de:	bf00      	nop
 800b0e0:	bd80      	pop	{r7, pc}
	...

0800b0e4 <osKernelInitialize>:
static uint32_t OS_Tick_GetOverflow (void);
/* Get OS Tick interval */
static uint32_t OS_Tick_GetInterval (void);
/*---------------------------------------------------------------------------*/

osStatus_t osKernelInitialize (void) {
 800b0e4:	b480      	push	{r7}
 800b0e6:	b083      	sub	sp, #12
 800b0e8:	af00      	add	r7, sp, #0
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 800b0ea:	f3ef 8305 	mrs	r3, IPSR
 800b0ee:	603b      	str	r3, [r7, #0]
  return(result);
 800b0f0:	683b      	ldr	r3, [r7, #0]
  osStatus_t stat;

  if (IS_IRQ()) {
 800b0f2:	2b00      	cmp	r3, #0
 800b0f4:	d003      	beq.n	800b0fe <osKernelInitialize+0x1a>
    stat = osErrorISR;
 800b0f6:	f06f 0305 	mvn.w	r3, #5
 800b0fa:	607b      	str	r3, [r7, #4]
 800b0fc:	e00c      	b.n	800b118 <osKernelInitialize+0x34>
  }
  else {
    if (KernelState == osKernelInactive) {
 800b0fe:	4b0a      	ldr	r3, [pc, #40]	; (800b128 <osKernelInitialize+0x44>)
 800b100:	681b      	ldr	r3, [r3, #0]
 800b102:	2b00      	cmp	r3, #0
 800b104:	d105      	bne.n	800b112 <osKernelInitialize+0x2e>
        EvrFreeRTOSSetup(0U);
      #endif
      #if defined(USE_FreeRTOS_HEAP_5) && (HEAP_5_REGION_SETUP == 1)
        vPortDefineHeapRegions (configHEAP_5_REGIONS);
      #endif
      KernelState = osKernelReady;
 800b106:	4b08      	ldr	r3, [pc, #32]	; (800b128 <osKernelInitialize+0x44>)
 800b108:	2201      	movs	r2, #1
 800b10a:	601a      	str	r2, [r3, #0]
      stat = osOK;
 800b10c:	2300      	movs	r3, #0
 800b10e:	607b      	str	r3, [r7, #4]
 800b110:	e002      	b.n	800b118 <osKernelInitialize+0x34>
    } else {
      stat = osError;
 800b112:	f04f 33ff 	mov.w	r3, #4294967295
 800b116:	607b      	str	r3, [r7, #4]
    }
  }

  return (stat);
 800b118:	687b      	ldr	r3, [r7, #4]
}
 800b11a:	4618      	mov	r0, r3
 800b11c:	370c      	adds	r7, #12
 800b11e:	46bd      	mov	sp, r7
 800b120:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b124:	4770      	bx	lr
 800b126:	bf00      	nop
 800b128:	240007d0 	.word	0x240007d0

0800b12c <osKernelStart>:
  }

  return (state);
}

osStatus_t osKernelStart (void) {
 800b12c:	b580      	push	{r7, lr}
 800b12e:	b082      	sub	sp, #8
 800b130:	af00      	add	r7, sp, #0
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 800b132:	f3ef 8305 	mrs	r3, IPSR
 800b136:	603b      	str	r3, [r7, #0]
  return(result);
 800b138:	683b      	ldr	r3, [r7, #0]
  osStatus_t stat;

  if (IS_IRQ()) {
 800b13a:	2b00      	cmp	r3, #0
 800b13c:	d003      	beq.n	800b146 <osKernelStart+0x1a>
    stat = osErrorISR;
 800b13e:	f06f 0305 	mvn.w	r3, #5
 800b142:	607b      	str	r3, [r7, #4]
 800b144:	e010      	b.n	800b168 <osKernelStart+0x3c>
  }
  else {
    if (KernelState == osKernelReady) {
 800b146:	4b0b      	ldr	r3, [pc, #44]	; (800b174 <osKernelStart+0x48>)
 800b148:	681b      	ldr	r3, [r3, #0]
 800b14a:	2b01      	cmp	r3, #1
 800b14c:	d109      	bne.n	800b162 <osKernelStart+0x36>
      /* Ensure SVC priority is at the reset value */
      SVC_Setup();
 800b14e:	f7ff ffbf 	bl	800b0d0 <SVC_Setup>
      /* Change state to enable IRQ masking check */
      KernelState = osKernelRunning;
 800b152:	4b08      	ldr	r3, [pc, #32]	; (800b174 <osKernelStart+0x48>)
 800b154:	2202      	movs	r2, #2
 800b156:	601a      	str	r2, [r3, #0]
      /* Start the kernel scheduler */
      vTaskStartScheduler();
 800b158:	f001 ffda 	bl	800d110 <vTaskStartScheduler>
      stat = osOK;
 800b15c:	2300      	movs	r3, #0
 800b15e:	607b      	str	r3, [r7, #4]
 800b160:	e002      	b.n	800b168 <osKernelStart+0x3c>
    } else {
      stat = osError;
 800b162:	f04f 33ff 	mov.w	r3, #4294967295
 800b166:	607b      	str	r3, [r7, #4]
    }
  }

  return (stat);
 800b168:	687b      	ldr	r3, [r7, #4]
}
 800b16a:	4618      	mov	r0, r3
 800b16c:	3708      	adds	r7, #8
 800b16e:	46bd      	mov	sp, r7
 800b170:	bd80      	pop	{r7, pc}
 800b172:	bf00      	nop
 800b174:	240007d0 	.word	0x240007d0

0800b178 <osThreadNew>:
  return (configCPU_CLOCK_HZ);
}

/*---------------------------------------------------------------------------*/

osThreadId_t osThreadNew (osThreadFunc_t func, void *argument, const osThreadAttr_t *attr) {
 800b178:	b580      	push	{r7, lr}
 800b17a:	b08e      	sub	sp, #56	; 0x38
 800b17c:	af04      	add	r7, sp, #16
 800b17e:	60f8      	str	r0, [r7, #12]
 800b180:	60b9      	str	r1, [r7, #8]
 800b182:	607a      	str	r2, [r7, #4]
  uint32_t stack;
  TaskHandle_t hTask;
  UBaseType_t prio;
  int32_t mem;

  hTask = NULL;
 800b184:	2300      	movs	r3, #0
 800b186:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 800b188:	f3ef 8305 	mrs	r3, IPSR
 800b18c:	617b      	str	r3, [r7, #20]
  return(result);
 800b18e:	697b      	ldr	r3, [r7, #20]

  if (!IS_IRQ() && (func != NULL)) {
 800b190:	2b00      	cmp	r3, #0
 800b192:	d17e      	bne.n	800b292 <osThreadNew+0x11a>
 800b194:	68fb      	ldr	r3, [r7, #12]
 800b196:	2b00      	cmp	r3, #0
 800b198:	d07b      	beq.n	800b292 <osThreadNew+0x11a>
    stack = configMINIMAL_STACK_SIZE;
 800b19a:	2380      	movs	r3, #128	; 0x80
 800b19c:	623b      	str	r3, [r7, #32]
    prio  = (UBaseType_t)osPriorityNormal;
 800b19e:	2318      	movs	r3, #24
 800b1a0:	61fb      	str	r3, [r7, #28]

    name = NULL;
 800b1a2:	2300      	movs	r3, #0
 800b1a4:	627b      	str	r3, [r7, #36]	; 0x24
    mem  = -1;
 800b1a6:	f04f 33ff 	mov.w	r3, #4294967295
 800b1aa:	61bb      	str	r3, [r7, #24]

    if (attr != NULL) {
 800b1ac:	687b      	ldr	r3, [r7, #4]
 800b1ae:	2b00      	cmp	r3, #0
 800b1b0:	d045      	beq.n	800b23e <osThreadNew+0xc6>
      if (attr->name != NULL) {
 800b1b2:	687b      	ldr	r3, [r7, #4]
 800b1b4:	681b      	ldr	r3, [r3, #0]
 800b1b6:	2b00      	cmp	r3, #0
 800b1b8:	d002      	beq.n	800b1c0 <osThreadNew+0x48>
        name = attr->name;
 800b1ba:	687b      	ldr	r3, [r7, #4]
 800b1bc:	681b      	ldr	r3, [r3, #0]
 800b1be:	627b      	str	r3, [r7, #36]	; 0x24
      }
      if (attr->priority != osPriorityNone) {
 800b1c0:	687b      	ldr	r3, [r7, #4]
 800b1c2:	699b      	ldr	r3, [r3, #24]
 800b1c4:	2b00      	cmp	r3, #0
 800b1c6:	d002      	beq.n	800b1ce <osThreadNew+0x56>
        prio = (UBaseType_t)attr->priority;
 800b1c8:	687b      	ldr	r3, [r7, #4]
 800b1ca:	699b      	ldr	r3, [r3, #24]
 800b1cc:	61fb      	str	r3, [r7, #28]
      }

      if ((prio < osPriorityIdle) || (prio > osPriorityISR) || ((attr->attr_bits & osThreadJoinable) == osThreadJoinable)) {
 800b1ce:	69fb      	ldr	r3, [r7, #28]
 800b1d0:	2b00      	cmp	r3, #0
 800b1d2:	d008      	beq.n	800b1e6 <osThreadNew+0x6e>
 800b1d4:	69fb      	ldr	r3, [r7, #28]
 800b1d6:	2b38      	cmp	r3, #56	; 0x38
 800b1d8:	d805      	bhi.n	800b1e6 <osThreadNew+0x6e>
 800b1da:	687b      	ldr	r3, [r7, #4]
 800b1dc:	685b      	ldr	r3, [r3, #4]
 800b1de:	f003 0301 	and.w	r3, r3, #1
 800b1e2:	2b00      	cmp	r3, #0
 800b1e4:	d001      	beq.n	800b1ea <osThreadNew+0x72>
        return (NULL);
 800b1e6:	2300      	movs	r3, #0
 800b1e8:	e054      	b.n	800b294 <osThreadNew+0x11c>
      }

      if (attr->stack_size > 0U) {
 800b1ea:	687b      	ldr	r3, [r7, #4]
 800b1ec:	695b      	ldr	r3, [r3, #20]
 800b1ee:	2b00      	cmp	r3, #0
 800b1f0:	d003      	beq.n	800b1fa <osThreadNew+0x82>
        /* In FreeRTOS stack is not in bytes, but in sizeof(StackType_t) which is 4 on ARM ports.       */
        /* Stack size should be therefore 4 byte aligned in order to avoid division caused side effects */
        stack = attr->stack_size / sizeof(StackType_t);
 800b1f2:	687b      	ldr	r3, [r7, #4]
 800b1f4:	695b      	ldr	r3, [r3, #20]
 800b1f6:	089b      	lsrs	r3, r3, #2
 800b1f8:	623b      	str	r3, [r7, #32]
      }

      if ((attr->cb_mem    != NULL) && (attr->cb_size    >= sizeof(StaticTask_t)) &&
 800b1fa:	687b      	ldr	r3, [r7, #4]
 800b1fc:	689b      	ldr	r3, [r3, #8]
 800b1fe:	2b00      	cmp	r3, #0
 800b200:	d00e      	beq.n	800b220 <osThreadNew+0xa8>
 800b202:	687b      	ldr	r3, [r7, #4]
 800b204:	68db      	ldr	r3, [r3, #12]
 800b206:	2bbb      	cmp	r3, #187	; 0xbb
 800b208:	d90a      	bls.n	800b220 <osThreadNew+0xa8>
          (attr->stack_mem != NULL) && (attr->stack_size >  0U)) {
 800b20a:	687b      	ldr	r3, [r7, #4]
 800b20c:	691b      	ldr	r3, [r3, #16]
      if ((attr->cb_mem    != NULL) && (attr->cb_size    >= sizeof(StaticTask_t)) &&
 800b20e:	2b00      	cmp	r3, #0
 800b210:	d006      	beq.n	800b220 <osThreadNew+0xa8>
          (attr->stack_mem != NULL) && (attr->stack_size >  0U)) {
 800b212:	687b      	ldr	r3, [r7, #4]
 800b214:	695b      	ldr	r3, [r3, #20]
 800b216:	2b00      	cmp	r3, #0
 800b218:	d002      	beq.n	800b220 <osThreadNew+0xa8>
        mem = 1;
 800b21a:	2301      	movs	r3, #1
 800b21c:	61bb      	str	r3, [r7, #24]
 800b21e:	e010      	b.n	800b242 <osThreadNew+0xca>
      }
      else {
        if ((attr->cb_mem == NULL) && (attr->cb_size == 0U) && (attr->stack_mem == NULL)) {
 800b220:	687b      	ldr	r3, [r7, #4]
 800b222:	689b      	ldr	r3, [r3, #8]
 800b224:	2b00      	cmp	r3, #0
 800b226:	d10c      	bne.n	800b242 <osThreadNew+0xca>
 800b228:	687b      	ldr	r3, [r7, #4]
 800b22a:	68db      	ldr	r3, [r3, #12]
 800b22c:	2b00      	cmp	r3, #0
 800b22e:	d108      	bne.n	800b242 <osThreadNew+0xca>
 800b230:	687b      	ldr	r3, [r7, #4]
 800b232:	691b      	ldr	r3, [r3, #16]
 800b234:	2b00      	cmp	r3, #0
 800b236:	d104      	bne.n	800b242 <osThreadNew+0xca>
          mem = 0;
 800b238:	2300      	movs	r3, #0
 800b23a:	61bb      	str	r3, [r7, #24]
 800b23c:	e001      	b.n	800b242 <osThreadNew+0xca>
        }
      }
    }
    else {
      mem = 0;
 800b23e:	2300      	movs	r3, #0
 800b240:	61bb      	str	r3, [r7, #24]
    }

    if (mem == 1) {
 800b242:	69bb      	ldr	r3, [r7, #24]
 800b244:	2b01      	cmp	r3, #1
 800b246:	d110      	bne.n	800b26a <osThreadNew+0xf2>
      #if (configSUPPORT_STATIC_ALLOCATION == 1)
        hTask = xTaskCreateStatic ((TaskFunction_t)func, name, stack, argument, prio, (StackType_t  *)attr->stack_mem,
 800b248:	687b      	ldr	r3, [r7, #4]
 800b24a:	691b      	ldr	r3, [r3, #16]
                                                                                      (StaticTask_t *)attr->cb_mem);
 800b24c:	687a      	ldr	r2, [r7, #4]
 800b24e:	6892      	ldr	r2, [r2, #8]
        hTask = xTaskCreateStatic ((TaskFunction_t)func, name, stack, argument, prio, (StackType_t  *)attr->stack_mem,
 800b250:	9202      	str	r2, [sp, #8]
 800b252:	9301      	str	r3, [sp, #4]
 800b254:	69fb      	ldr	r3, [r7, #28]
 800b256:	9300      	str	r3, [sp, #0]
 800b258:	68bb      	ldr	r3, [r7, #8]
 800b25a:	6a3a      	ldr	r2, [r7, #32]
 800b25c:	6a79      	ldr	r1, [r7, #36]	; 0x24
 800b25e:	68f8      	ldr	r0, [r7, #12]
 800b260:	f001 fd6a 	bl	800cd38 <xTaskCreateStatic>
 800b264:	4603      	mov	r3, r0
 800b266:	613b      	str	r3, [r7, #16]
 800b268:	e013      	b.n	800b292 <osThreadNew+0x11a>
      #endif
    }
    else {
      if (mem == 0) {
 800b26a:	69bb      	ldr	r3, [r7, #24]
 800b26c:	2b00      	cmp	r3, #0
 800b26e:	d110      	bne.n	800b292 <osThreadNew+0x11a>
        #if (configSUPPORT_DYNAMIC_ALLOCATION == 1)
          if (xTaskCreate ((TaskFunction_t)func, name, (uint16_t)stack, argument, prio, &hTask) != pdPASS) {
 800b270:	6a3b      	ldr	r3, [r7, #32]
 800b272:	b29a      	uxth	r2, r3
 800b274:	f107 0310 	add.w	r3, r7, #16
 800b278:	9301      	str	r3, [sp, #4]
 800b27a:	69fb      	ldr	r3, [r7, #28]
 800b27c:	9300      	str	r3, [sp, #0]
 800b27e:	68bb      	ldr	r3, [r7, #8]
 800b280:	6a79      	ldr	r1, [r7, #36]	; 0x24
 800b282:	68f8      	ldr	r0, [r7, #12]
 800b284:	f001 fdb5 	bl	800cdf2 <xTaskCreate>
 800b288:	4603      	mov	r3, r0
 800b28a:	2b01      	cmp	r3, #1
 800b28c:	d001      	beq.n	800b292 <osThreadNew+0x11a>
            hTask = NULL;
 800b28e:	2300      	movs	r3, #0
 800b290:	613b      	str	r3, [r7, #16]
        #endif
      }
    }
  }

  return ((osThreadId_t)hTask);
 800b292:	693b      	ldr	r3, [r7, #16]
}
 800b294:	4618      	mov	r0, r3
 800b296:	3728      	adds	r7, #40	; 0x28
 800b298:	46bd      	mov	sp, r7
 800b29a:	bd80      	pop	{r7, pc}

0800b29c <osDelay>:
  /* Return flags before clearing */
  return (rflags);
}
#endif /* (configUSE_OS2_THREAD_FLAGS == 1) */

osStatus_t osDelay (uint32_t ticks) {
 800b29c:	b580      	push	{r7, lr}
 800b29e:	b084      	sub	sp, #16
 800b2a0:	af00      	add	r7, sp, #0
 800b2a2:	6078      	str	r0, [r7, #4]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 800b2a4:	f3ef 8305 	mrs	r3, IPSR
 800b2a8:	60bb      	str	r3, [r7, #8]
  return(result);
 800b2aa:	68bb      	ldr	r3, [r7, #8]
  osStatus_t stat;

  if (IS_IRQ()) {
 800b2ac:	2b00      	cmp	r3, #0
 800b2ae:	d003      	beq.n	800b2b8 <osDelay+0x1c>
    stat = osErrorISR;
 800b2b0:	f06f 0305 	mvn.w	r3, #5
 800b2b4:	60fb      	str	r3, [r7, #12]
 800b2b6:	e007      	b.n	800b2c8 <osDelay+0x2c>
  }
  else {
    stat = osOK;
 800b2b8:	2300      	movs	r3, #0
 800b2ba:	60fb      	str	r3, [r7, #12]

    if (ticks != 0U) {
 800b2bc:	687b      	ldr	r3, [r7, #4]
 800b2be:	2b00      	cmp	r3, #0
 800b2c0:	d002      	beq.n	800b2c8 <osDelay+0x2c>
      vTaskDelay(ticks);
 800b2c2:	6878      	ldr	r0, [r7, #4]
 800b2c4:	f001 fef0 	bl	800d0a8 <vTaskDelay>
    }
  }

  return (stat);
 800b2c8:	68fb      	ldr	r3, [r7, #12]
}
 800b2ca:	4618      	mov	r0, r3
 800b2cc:	3710      	adds	r7, #16
 800b2ce:	46bd      	mov	sp, r7
 800b2d0:	bd80      	pop	{r7, pc}

0800b2d2 <osMutexNew>:
}

/*---------------------------------------------------------------------------*/
#if (configUSE_OS2_MUTEX == 1)

osMutexId_t osMutexNew (const osMutexAttr_t *attr) {
 800b2d2:	b580      	push	{r7, lr}
 800b2d4:	b088      	sub	sp, #32
 800b2d6:	af00      	add	r7, sp, #0
 800b2d8:	6078      	str	r0, [r7, #4]
  int32_t  mem;
  #if (configQUEUE_REGISTRY_SIZE > 0)
  const char *name;
  #endif

  hMutex = NULL;
 800b2da:	2300      	movs	r3, #0
 800b2dc:	61fb      	str	r3, [r7, #28]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 800b2de:	f3ef 8305 	mrs	r3, IPSR
 800b2e2:	60bb      	str	r3, [r7, #8]
  return(result);
 800b2e4:	68bb      	ldr	r3, [r7, #8]

  if (!IS_IRQ()) {
 800b2e6:	2b00      	cmp	r3, #0
 800b2e8:	d174      	bne.n	800b3d4 <osMutexNew+0x102>
    if (attr != NULL) {
 800b2ea:	687b      	ldr	r3, [r7, #4]
 800b2ec:	2b00      	cmp	r3, #0
 800b2ee:	d003      	beq.n	800b2f8 <osMutexNew+0x26>
      type = attr->attr_bits;
 800b2f0:	687b      	ldr	r3, [r7, #4]
 800b2f2:	685b      	ldr	r3, [r3, #4]
 800b2f4:	61bb      	str	r3, [r7, #24]
 800b2f6:	e001      	b.n	800b2fc <osMutexNew+0x2a>
    } else {
      type = 0U;
 800b2f8:	2300      	movs	r3, #0
 800b2fa:	61bb      	str	r3, [r7, #24]
    }

    if ((type & osMutexRecursive) == osMutexRecursive) {
 800b2fc:	69bb      	ldr	r3, [r7, #24]
 800b2fe:	f003 0301 	and.w	r3, r3, #1
 800b302:	2b00      	cmp	r3, #0
 800b304:	d002      	beq.n	800b30c <osMutexNew+0x3a>
      rmtx = 1U;
 800b306:	2301      	movs	r3, #1
 800b308:	617b      	str	r3, [r7, #20]
 800b30a:	e001      	b.n	800b310 <osMutexNew+0x3e>
    } else {
      rmtx = 0U;
 800b30c:	2300      	movs	r3, #0
 800b30e:	617b      	str	r3, [r7, #20]
    }

    if ((type & osMutexRobust) != osMutexRobust) {
 800b310:	69bb      	ldr	r3, [r7, #24]
 800b312:	f003 0308 	and.w	r3, r3, #8
 800b316:	2b00      	cmp	r3, #0
 800b318:	d15c      	bne.n	800b3d4 <osMutexNew+0x102>
      mem = -1;
 800b31a:	f04f 33ff 	mov.w	r3, #4294967295
 800b31e:	613b      	str	r3, [r7, #16]

      if (attr != NULL) {
 800b320:	687b      	ldr	r3, [r7, #4]
 800b322:	2b00      	cmp	r3, #0
 800b324:	d015      	beq.n	800b352 <osMutexNew+0x80>
        if ((attr->cb_mem != NULL) && (attr->cb_size >= sizeof(StaticSemaphore_t))) {
 800b326:	687b      	ldr	r3, [r7, #4]
 800b328:	689b      	ldr	r3, [r3, #8]
 800b32a:	2b00      	cmp	r3, #0
 800b32c:	d006      	beq.n	800b33c <osMutexNew+0x6a>
 800b32e:	687b      	ldr	r3, [r7, #4]
 800b330:	68db      	ldr	r3, [r3, #12]
 800b332:	2b4f      	cmp	r3, #79	; 0x4f
 800b334:	d902      	bls.n	800b33c <osMutexNew+0x6a>
          mem = 1;
 800b336:	2301      	movs	r3, #1
 800b338:	613b      	str	r3, [r7, #16]
 800b33a:	e00c      	b.n	800b356 <osMutexNew+0x84>
        }
        else {
          if ((attr->cb_mem == NULL) && (attr->cb_size == 0U)) {
 800b33c:	687b      	ldr	r3, [r7, #4]
 800b33e:	689b      	ldr	r3, [r3, #8]
 800b340:	2b00      	cmp	r3, #0
 800b342:	d108      	bne.n	800b356 <osMutexNew+0x84>
 800b344:	687b      	ldr	r3, [r7, #4]
 800b346:	68db      	ldr	r3, [r3, #12]
 800b348:	2b00      	cmp	r3, #0
 800b34a:	d104      	bne.n	800b356 <osMutexNew+0x84>
            mem = 0;
 800b34c:	2300      	movs	r3, #0
 800b34e:	613b      	str	r3, [r7, #16]
 800b350:	e001      	b.n	800b356 <osMutexNew+0x84>
          }
        }
      }
      else {
        mem = 0;
 800b352:	2300      	movs	r3, #0
 800b354:	613b      	str	r3, [r7, #16]
      }

      if (mem == 1) {
 800b356:	693b      	ldr	r3, [r7, #16]
 800b358:	2b01      	cmp	r3, #1
 800b35a:	d112      	bne.n	800b382 <osMutexNew+0xb0>
        #if (configSUPPORT_STATIC_ALLOCATION == 1)
          if (rmtx != 0U) {
 800b35c:	697b      	ldr	r3, [r7, #20]
 800b35e:	2b00      	cmp	r3, #0
 800b360:	d007      	beq.n	800b372 <osMutexNew+0xa0>
            #if (configUSE_RECURSIVE_MUTEXES == 1)
            hMutex = xSemaphoreCreateRecursiveMutexStatic (attr->cb_mem);
 800b362:	687b      	ldr	r3, [r7, #4]
 800b364:	689b      	ldr	r3, [r3, #8]
 800b366:	4619      	mov	r1, r3
 800b368:	2004      	movs	r0, #4
 800b36a:	f000 ff54 	bl	800c216 <xQueueCreateMutexStatic>
 800b36e:	61f8      	str	r0, [r7, #28]
 800b370:	e016      	b.n	800b3a0 <osMutexNew+0xce>
            #endif
          }
          else {
            hMutex = xSemaphoreCreateMutexStatic (attr->cb_mem);
 800b372:	687b      	ldr	r3, [r7, #4]
 800b374:	689b      	ldr	r3, [r3, #8]
 800b376:	4619      	mov	r1, r3
 800b378:	2001      	movs	r0, #1
 800b37a:	f000 ff4c 	bl	800c216 <xQueueCreateMutexStatic>
 800b37e:	61f8      	str	r0, [r7, #28]
 800b380:	e00e      	b.n	800b3a0 <osMutexNew+0xce>
          }
        #endif
      }
      else {
        if (mem == 0) {
 800b382:	693b      	ldr	r3, [r7, #16]
 800b384:	2b00      	cmp	r3, #0
 800b386:	d10b      	bne.n	800b3a0 <osMutexNew+0xce>
          #if (configSUPPORT_DYNAMIC_ALLOCATION == 1)
            if (rmtx != 0U) {
 800b388:	697b      	ldr	r3, [r7, #20]
 800b38a:	2b00      	cmp	r3, #0
 800b38c:	d004      	beq.n	800b398 <osMutexNew+0xc6>
              #if (configUSE_RECURSIVE_MUTEXES == 1)
              hMutex = xSemaphoreCreateRecursiveMutex ();
 800b38e:	2004      	movs	r0, #4
 800b390:	f000 ff29 	bl	800c1e6 <xQueueCreateMutex>
 800b394:	61f8      	str	r0, [r7, #28]
 800b396:	e003      	b.n	800b3a0 <osMutexNew+0xce>
              #endif
            } else {
              hMutex = xSemaphoreCreateMutex ();
 800b398:	2001      	movs	r0, #1
 800b39a:	f000 ff24 	bl	800c1e6 <xQueueCreateMutex>
 800b39e:	61f8      	str	r0, [r7, #28]
          #endif
        }
      }

      #if (configQUEUE_REGISTRY_SIZE > 0)
      if (hMutex != NULL) {
 800b3a0:	69fb      	ldr	r3, [r7, #28]
 800b3a2:	2b00      	cmp	r3, #0
 800b3a4:	d00c      	beq.n	800b3c0 <osMutexNew+0xee>
        if (attr != NULL) {
 800b3a6:	687b      	ldr	r3, [r7, #4]
 800b3a8:	2b00      	cmp	r3, #0
 800b3aa:	d003      	beq.n	800b3b4 <osMutexNew+0xe2>
          name = attr->name;
 800b3ac:	687b      	ldr	r3, [r7, #4]
 800b3ae:	681b      	ldr	r3, [r3, #0]
 800b3b0:	60fb      	str	r3, [r7, #12]
 800b3b2:	e001      	b.n	800b3b8 <osMutexNew+0xe6>
        } else {
          name = NULL;
 800b3b4:	2300      	movs	r3, #0
 800b3b6:	60fb      	str	r3, [r7, #12]
        }
        vQueueAddToRegistry (hMutex, name);
 800b3b8:	68f9      	ldr	r1, [r7, #12]
 800b3ba:	69f8      	ldr	r0, [r7, #28]
 800b3bc:	f001 fc5e 	bl	800cc7c <vQueueAddToRegistry>
      }
      #endif

      if ((hMutex != NULL) && (rmtx != 0U)) {
 800b3c0:	69fb      	ldr	r3, [r7, #28]
 800b3c2:	2b00      	cmp	r3, #0
 800b3c4:	d006      	beq.n	800b3d4 <osMutexNew+0x102>
 800b3c6:	697b      	ldr	r3, [r7, #20]
 800b3c8:	2b00      	cmp	r3, #0
 800b3ca:	d003      	beq.n	800b3d4 <osMutexNew+0x102>
        hMutex = (SemaphoreHandle_t)((uint32_t)hMutex | 1U);
 800b3cc:	69fb      	ldr	r3, [r7, #28]
 800b3ce:	f043 0301 	orr.w	r3, r3, #1
 800b3d2:	61fb      	str	r3, [r7, #28]
      }
    }
  }

  return ((osMutexId_t)hMutex);
 800b3d4:	69fb      	ldr	r3, [r7, #28]
}
 800b3d6:	4618      	mov	r0, r3
 800b3d8:	3720      	adds	r7, #32
 800b3da:	46bd      	mov	sp, r7
 800b3dc:	bd80      	pop	{r7, pc}

0800b3de <osMutexAcquire>:

osStatus_t osMutexAcquire (osMutexId_t mutex_id, uint32_t timeout) {
 800b3de:	b580      	push	{r7, lr}
 800b3e0:	b086      	sub	sp, #24
 800b3e2:	af00      	add	r7, sp, #0
 800b3e4:	6078      	str	r0, [r7, #4]
 800b3e6:	6039      	str	r1, [r7, #0]
  SemaphoreHandle_t hMutex;
  osStatus_t stat;
  uint32_t rmtx;

  hMutex = (SemaphoreHandle_t)((uint32_t)mutex_id & ~1U);
 800b3e8:	687b      	ldr	r3, [r7, #4]
 800b3ea:	f023 0301 	bic.w	r3, r3, #1
 800b3ee:	613b      	str	r3, [r7, #16]

  rmtx = (uint32_t)mutex_id & 1U;
 800b3f0:	687b      	ldr	r3, [r7, #4]
 800b3f2:	f003 0301 	and.w	r3, r3, #1
 800b3f6:	60fb      	str	r3, [r7, #12]

  stat = osOK;
 800b3f8:	2300      	movs	r3, #0
 800b3fa:	617b      	str	r3, [r7, #20]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 800b3fc:	f3ef 8305 	mrs	r3, IPSR
 800b400:	60bb      	str	r3, [r7, #8]
  return(result);
 800b402:	68bb      	ldr	r3, [r7, #8]

  if (IS_IRQ()) {
 800b404:	2b00      	cmp	r3, #0
 800b406:	d003      	beq.n	800b410 <osMutexAcquire+0x32>
    stat = osErrorISR;
 800b408:	f06f 0305 	mvn.w	r3, #5
 800b40c:	617b      	str	r3, [r7, #20]
 800b40e:	e02c      	b.n	800b46a <osMutexAcquire+0x8c>
  }
  else if (hMutex == NULL) {
 800b410:	693b      	ldr	r3, [r7, #16]
 800b412:	2b00      	cmp	r3, #0
 800b414:	d103      	bne.n	800b41e <osMutexAcquire+0x40>
    stat = osErrorParameter;
 800b416:	f06f 0303 	mvn.w	r3, #3
 800b41a:	617b      	str	r3, [r7, #20]
 800b41c:	e025      	b.n	800b46a <osMutexAcquire+0x8c>
  }
  else {
    if (rmtx != 0U) {
 800b41e:	68fb      	ldr	r3, [r7, #12]
 800b420:	2b00      	cmp	r3, #0
 800b422:	d011      	beq.n	800b448 <osMutexAcquire+0x6a>
      #if (configUSE_RECURSIVE_MUTEXES == 1)
      if (xSemaphoreTakeRecursive (hMutex, timeout) != pdPASS) {
 800b424:	6839      	ldr	r1, [r7, #0]
 800b426:	6938      	ldr	r0, [r7, #16]
 800b428:	f000 ff44 	bl	800c2b4 <xQueueTakeMutexRecursive>
 800b42c:	4603      	mov	r3, r0
 800b42e:	2b01      	cmp	r3, #1
 800b430:	d01b      	beq.n	800b46a <osMutexAcquire+0x8c>
        if (timeout != 0U) {
 800b432:	683b      	ldr	r3, [r7, #0]
 800b434:	2b00      	cmp	r3, #0
 800b436:	d003      	beq.n	800b440 <osMutexAcquire+0x62>
          stat = osErrorTimeout;
 800b438:	f06f 0301 	mvn.w	r3, #1
 800b43c:	617b      	str	r3, [r7, #20]
 800b43e:	e014      	b.n	800b46a <osMutexAcquire+0x8c>
        } else {
          stat = osErrorResource;
 800b440:	f06f 0302 	mvn.w	r3, #2
 800b444:	617b      	str	r3, [r7, #20]
 800b446:	e010      	b.n	800b46a <osMutexAcquire+0x8c>
        }
      }
      #endif
    }
    else {
      if (xSemaphoreTake (hMutex, timeout) != pdPASS) {
 800b448:	6839      	ldr	r1, [r7, #0]
 800b44a:	6938      	ldr	r0, [r7, #16]
 800b44c:	f001 f9e2 	bl	800c814 <xQueueSemaphoreTake>
 800b450:	4603      	mov	r3, r0
 800b452:	2b01      	cmp	r3, #1
 800b454:	d009      	beq.n	800b46a <osMutexAcquire+0x8c>
        if (timeout != 0U) {
 800b456:	683b      	ldr	r3, [r7, #0]
 800b458:	2b00      	cmp	r3, #0
 800b45a:	d003      	beq.n	800b464 <osMutexAcquire+0x86>
          stat = osErrorTimeout;
 800b45c:	f06f 0301 	mvn.w	r3, #1
 800b460:	617b      	str	r3, [r7, #20]
 800b462:	e002      	b.n	800b46a <osMutexAcquire+0x8c>
        } else {
          stat = osErrorResource;
 800b464:	f06f 0302 	mvn.w	r3, #2
 800b468:	617b      	str	r3, [r7, #20]
        }
      }
    }
  }

  return (stat);
 800b46a:	697b      	ldr	r3, [r7, #20]
}
 800b46c:	4618      	mov	r0, r3
 800b46e:	3718      	adds	r7, #24
 800b470:	46bd      	mov	sp, r7
 800b472:	bd80      	pop	{r7, pc}

0800b474 <osMutexRelease>:

osStatus_t osMutexRelease (osMutexId_t mutex_id) {
 800b474:	b580      	push	{r7, lr}
 800b476:	b086      	sub	sp, #24
 800b478:	af00      	add	r7, sp, #0
 800b47a:	6078      	str	r0, [r7, #4]
  SemaphoreHandle_t hMutex;
  osStatus_t stat;
  uint32_t rmtx;

  hMutex = (SemaphoreHandle_t)((uint32_t)mutex_id & ~1U);
 800b47c:	687b      	ldr	r3, [r7, #4]
 800b47e:	f023 0301 	bic.w	r3, r3, #1
 800b482:	613b      	str	r3, [r7, #16]

  rmtx = (uint32_t)mutex_id & 1U;
 800b484:	687b      	ldr	r3, [r7, #4]
 800b486:	f003 0301 	and.w	r3, r3, #1
 800b48a:	60fb      	str	r3, [r7, #12]

  stat = osOK;
 800b48c:	2300      	movs	r3, #0
 800b48e:	617b      	str	r3, [r7, #20]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 800b490:	f3ef 8305 	mrs	r3, IPSR
 800b494:	60bb      	str	r3, [r7, #8]
  return(result);
 800b496:	68bb      	ldr	r3, [r7, #8]

  if (IS_IRQ()) {
 800b498:	2b00      	cmp	r3, #0
 800b49a:	d003      	beq.n	800b4a4 <osMutexRelease+0x30>
    stat = osErrorISR;
 800b49c:	f06f 0305 	mvn.w	r3, #5
 800b4a0:	617b      	str	r3, [r7, #20]
 800b4a2:	e01f      	b.n	800b4e4 <osMutexRelease+0x70>
  }
  else if (hMutex == NULL) {
 800b4a4:	693b      	ldr	r3, [r7, #16]
 800b4a6:	2b00      	cmp	r3, #0
 800b4a8:	d103      	bne.n	800b4b2 <osMutexRelease+0x3e>
    stat = osErrorParameter;
 800b4aa:	f06f 0303 	mvn.w	r3, #3
 800b4ae:	617b      	str	r3, [r7, #20]
 800b4b0:	e018      	b.n	800b4e4 <osMutexRelease+0x70>
  }
  else {
    if (rmtx != 0U) {
 800b4b2:	68fb      	ldr	r3, [r7, #12]
 800b4b4:	2b00      	cmp	r3, #0
 800b4b6:	d009      	beq.n	800b4cc <osMutexRelease+0x58>
      #if (configUSE_RECURSIVE_MUTEXES == 1)
      if (xSemaphoreGiveRecursive (hMutex) != pdPASS) {
 800b4b8:	6938      	ldr	r0, [r7, #16]
 800b4ba:	f000 fec7 	bl	800c24c <xQueueGiveMutexRecursive>
 800b4be:	4603      	mov	r3, r0
 800b4c0:	2b01      	cmp	r3, #1
 800b4c2:	d00f      	beq.n	800b4e4 <osMutexRelease+0x70>
        stat = osErrorResource;
 800b4c4:	f06f 0302 	mvn.w	r3, #2
 800b4c8:	617b      	str	r3, [r7, #20]
 800b4ca:	e00b      	b.n	800b4e4 <osMutexRelease+0x70>
      }
      #endif
    }
    else {
      if (xSemaphoreGive (hMutex) != pdPASS) {
 800b4cc:	2300      	movs	r3, #0
 800b4ce:	2200      	movs	r2, #0
 800b4d0:	2100      	movs	r1, #0
 800b4d2:	6938      	ldr	r0, [r7, #16]
 800b4d4:	f000 ff24 	bl	800c320 <xQueueGenericSend>
 800b4d8:	4603      	mov	r3, r0
 800b4da:	2b01      	cmp	r3, #1
 800b4dc:	d002      	beq.n	800b4e4 <osMutexRelease+0x70>
        stat = osErrorResource;
 800b4de:	f06f 0302 	mvn.w	r3, #2
 800b4e2:	617b      	str	r3, [r7, #20]
      }
    }
  }

  return (stat);
 800b4e4:	697b      	ldr	r3, [r7, #20]
}
 800b4e6:	4618      	mov	r0, r3
 800b4e8:	3718      	adds	r7, #24
 800b4ea:	46bd      	mov	sp, r7
 800b4ec:	bd80      	pop	{r7, pc}
	...

0800b4f0 <vApplicationGetIdleTaskMemory>:

/*
  vApplicationGetIdleTaskMemory gets called when configSUPPORT_STATIC_ALLOCATION
  equals to 1 and is required for static memory allocation support.
*/
__WEAK void vApplicationGetIdleTaskMemory (StaticTask_t **ppxIdleTaskTCBBuffer, StackType_t **ppxIdleTaskStackBuffer, uint32_t *pulIdleTaskStackSize) {
 800b4f0:	b480      	push	{r7}
 800b4f2:	b085      	sub	sp, #20
 800b4f4:	af00      	add	r7, sp, #0
 800b4f6:	60f8      	str	r0, [r7, #12]
 800b4f8:	60b9      	str	r1, [r7, #8]
 800b4fa:	607a      	str	r2, [r7, #4]
  /* Idle task control block and stack */
  static StaticTask_t Idle_TCB;
  static StackType_t  Idle_Stack[configMINIMAL_STACK_SIZE];

  *ppxIdleTaskTCBBuffer   = &Idle_TCB;
 800b4fc:	68fb      	ldr	r3, [r7, #12]
 800b4fe:	4a07      	ldr	r2, [pc, #28]	; (800b51c <vApplicationGetIdleTaskMemory+0x2c>)
 800b500:	601a      	str	r2, [r3, #0]
  *ppxIdleTaskStackBuffer = &Idle_Stack[0];
 800b502:	68bb      	ldr	r3, [r7, #8]
 800b504:	4a06      	ldr	r2, [pc, #24]	; (800b520 <vApplicationGetIdleTaskMemory+0x30>)
 800b506:	601a      	str	r2, [r3, #0]
  *pulIdleTaskStackSize   = (uint32_t)configMINIMAL_STACK_SIZE;
 800b508:	687b      	ldr	r3, [r7, #4]
 800b50a:	2280      	movs	r2, #128	; 0x80
 800b50c:	601a      	str	r2, [r3, #0]
}
 800b50e:	bf00      	nop
 800b510:	3714      	adds	r7, #20
 800b512:	46bd      	mov	sp, r7
 800b514:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b518:	4770      	bx	lr
 800b51a:	bf00      	nop
 800b51c:	240007d4 	.word	0x240007d4
 800b520:	24000890 	.word	0x24000890

0800b524 <vApplicationGetTimerTaskMemory>:

/*
  vApplicationGetTimerTaskMemory gets called when configSUPPORT_STATIC_ALLOCATION
  equals to 1 and is required for static memory allocation support.
*/
__WEAK void vApplicationGetTimerTaskMemory (StaticTask_t **ppxTimerTaskTCBBuffer, StackType_t **ppxTimerTaskStackBuffer, uint32_t *pulTimerTaskStackSize) {
 800b524:	b480      	push	{r7}
 800b526:	b085      	sub	sp, #20
 800b528:	af00      	add	r7, sp, #0
 800b52a:	60f8      	str	r0, [r7, #12]
 800b52c:	60b9      	str	r1, [r7, #8]
 800b52e:	607a      	str	r2, [r7, #4]
  /* Timer task control block and stack */
  static StaticTask_t Timer_TCB;
  static StackType_t  Timer_Stack[configTIMER_TASK_STACK_DEPTH];

  *ppxTimerTaskTCBBuffer   = &Timer_TCB;
 800b530:	68fb      	ldr	r3, [r7, #12]
 800b532:	4a07      	ldr	r2, [pc, #28]	; (800b550 <vApplicationGetTimerTaskMemory+0x2c>)
 800b534:	601a      	str	r2, [r3, #0]
  *ppxTimerTaskStackBuffer = &Timer_Stack[0];
 800b536:	68bb      	ldr	r3, [r7, #8]
 800b538:	4a06      	ldr	r2, [pc, #24]	; (800b554 <vApplicationGetTimerTaskMemory+0x30>)
 800b53a:	601a      	str	r2, [r3, #0]
  *pulTimerTaskStackSize   = (uint32_t)configTIMER_TASK_STACK_DEPTH;
 800b53c:	687b      	ldr	r3, [r7, #4]
 800b53e:	f44f 7280 	mov.w	r2, #256	; 0x100
 800b542:	601a      	str	r2, [r3, #0]
}
 800b544:	bf00      	nop
 800b546:	3714      	adds	r7, #20
 800b548:	46bd      	mov	sp, r7
 800b54a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b54e:	4770      	bx	lr
 800b550:	24000a90 	.word	0x24000a90
 800b554:	24000b4c 	.word	0x24000b4c

0800b558 <pvPortMalloc>:
static size_t xBlockAllocatedBit = 0;

/*-----------------------------------------------------------*/

void *pvPortMalloc( size_t xWantedSize )
{
 800b558:	b580      	push	{r7, lr}
 800b55a:	b08a      	sub	sp, #40	; 0x28
 800b55c:	af00      	add	r7, sp, #0
 800b55e:	6078      	str	r0, [r7, #4]
BlockLink_t *pxBlock, *pxPreviousBlock, *pxNewBlockLink;
void *pvReturn = NULL;
 800b560:	2300      	movs	r3, #0
 800b562:	61fb      	str	r3, [r7, #28]

	vTaskSuspendAll();
 800b564:	f001 fe44 	bl	800d1f0 <vTaskSuspendAll>
	{
		/* If this is the first call to malloc then the heap will require
		initialisation to setup the list of free blocks. */
		if( pxEnd == NULL )
 800b568:	4b5b      	ldr	r3, [pc, #364]	; (800b6d8 <pvPortMalloc+0x180>)
 800b56a:	681b      	ldr	r3, [r3, #0]
 800b56c:	2b00      	cmp	r3, #0
 800b56e:	d101      	bne.n	800b574 <pvPortMalloc+0x1c>
		{
			prvHeapInit();
 800b570:	f000 f920 	bl	800b7b4 <prvHeapInit>

		/* Check the requested block size is not so large that the top bit is
		set.  The top bit of the block size member of the BlockLink_t structure
		is used to determine who owns the block - the application or the
		kernel, so it must be free. */
		if( ( xWantedSize & xBlockAllocatedBit ) == 0 )
 800b574:	4b59      	ldr	r3, [pc, #356]	; (800b6dc <pvPortMalloc+0x184>)
 800b576:	681a      	ldr	r2, [r3, #0]
 800b578:	687b      	ldr	r3, [r7, #4]
 800b57a:	4013      	ands	r3, r2
 800b57c:	2b00      	cmp	r3, #0
 800b57e:	f040 8093 	bne.w	800b6a8 <pvPortMalloc+0x150>
		{
			/* The wanted size is increased so it can contain a BlockLink_t
			structure in addition to the requested amount of bytes. */
			if( xWantedSize > 0 )
 800b582:	687b      	ldr	r3, [r7, #4]
 800b584:	2b00      	cmp	r3, #0
 800b586:	d01d      	beq.n	800b5c4 <pvPortMalloc+0x6c>
			{
				xWantedSize += xHeapStructSize;
 800b588:	2208      	movs	r2, #8
 800b58a:	687b      	ldr	r3, [r7, #4]
 800b58c:	4413      	add	r3, r2
 800b58e:	607b      	str	r3, [r7, #4]

				/* Ensure that blocks are always aligned to the required number
				of bytes. */
				if( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) != 0x00 )
 800b590:	687b      	ldr	r3, [r7, #4]
 800b592:	f003 0307 	and.w	r3, r3, #7
 800b596:	2b00      	cmp	r3, #0
 800b598:	d014      	beq.n	800b5c4 <pvPortMalloc+0x6c>
				{
					/* Byte alignment required. */
					xWantedSize += ( portBYTE_ALIGNMENT - ( xWantedSize & portBYTE_ALIGNMENT_MASK ) );
 800b59a:	687b      	ldr	r3, [r7, #4]
 800b59c:	f023 0307 	bic.w	r3, r3, #7
 800b5a0:	3308      	adds	r3, #8
 800b5a2:	607b      	str	r3, [r7, #4]
					configASSERT( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) == 0 );
 800b5a4:	687b      	ldr	r3, [r7, #4]
 800b5a6:	f003 0307 	and.w	r3, r3, #7
 800b5aa:	2b00      	cmp	r3, #0
 800b5ac:	d00a      	beq.n	800b5c4 <pvPortMalloc+0x6c>

portFORCE_INLINE static void vPortRaiseBASEPRI( void )
{
uint32_t ulNewBASEPRI;

	__asm volatile
 800b5ae:	f04f 0350 	mov.w	r3, #80	; 0x50
 800b5b2:	f383 8811 	msr	BASEPRI, r3
 800b5b6:	f3bf 8f6f 	isb	sy
 800b5ba:	f3bf 8f4f 	dsb	sy
 800b5be:	617b      	str	r3, [r7, #20]
		"	msr basepri, %0											\n" \
		"	isb														\n" \
		"	dsb														\n" \
		:"=r" (ulNewBASEPRI) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
	);
}
 800b5c0:	bf00      	nop
 800b5c2:	e7fe      	b.n	800b5c2 <pvPortMalloc+0x6a>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}

			if( ( xWantedSize > 0 ) && ( xWantedSize <= xFreeBytesRemaining ) )
 800b5c4:	687b      	ldr	r3, [r7, #4]
 800b5c6:	2b00      	cmp	r3, #0
 800b5c8:	d06e      	beq.n	800b6a8 <pvPortMalloc+0x150>
 800b5ca:	4b45      	ldr	r3, [pc, #276]	; (800b6e0 <pvPortMalloc+0x188>)
 800b5cc:	681b      	ldr	r3, [r3, #0]
 800b5ce:	687a      	ldr	r2, [r7, #4]
 800b5d0:	429a      	cmp	r2, r3
 800b5d2:	d869      	bhi.n	800b6a8 <pvPortMalloc+0x150>
			{
				/* Traverse the list from the start	(lowest address) block until
				one	of adequate size is found. */
				pxPreviousBlock = &xStart;
 800b5d4:	4b43      	ldr	r3, [pc, #268]	; (800b6e4 <pvPortMalloc+0x18c>)
 800b5d6:	623b      	str	r3, [r7, #32]
				pxBlock = xStart.pxNextFreeBlock;
 800b5d8:	4b42      	ldr	r3, [pc, #264]	; (800b6e4 <pvPortMalloc+0x18c>)
 800b5da:	681b      	ldr	r3, [r3, #0]
 800b5dc:	627b      	str	r3, [r7, #36]	; 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 800b5de:	e004      	b.n	800b5ea <pvPortMalloc+0x92>
				{
					pxPreviousBlock = pxBlock;
 800b5e0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800b5e2:	623b      	str	r3, [r7, #32]
					pxBlock = pxBlock->pxNextFreeBlock;
 800b5e4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800b5e6:	681b      	ldr	r3, [r3, #0]
 800b5e8:	627b      	str	r3, [r7, #36]	; 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 800b5ea:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800b5ec:	685b      	ldr	r3, [r3, #4]
 800b5ee:	687a      	ldr	r2, [r7, #4]
 800b5f0:	429a      	cmp	r2, r3
 800b5f2:	d903      	bls.n	800b5fc <pvPortMalloc+0xa4>
 800b5f4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800b5f6:	681b      	ldr	r3, [r3, #0]
 800b5f8:	2b00      	cmp	r3, #0
 800b5fa:	d1f1      	bne.n	800b5e0 <pvPortMalloc+0x88>
				}

				/* If the end marker was reached then a block of adequate size
				was	not found. */
				if( pxBlock != pxEnd )
 800b5fc:	4b36      	ldr	r3, [pc, #216]	; (800b6d8 <pvPortMalloc+0x180>)
 800b5fe:	681b      	ldr	r3, [r3, #0]
 800b600:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800b602:	429a      	cmp	r2, r3
 800b604:	d050      	beq.n	800b6a8 <pvPortMalloc+0x150>
				{
					/* Return the memory space pointed to - jumping over the
					BlockLink_t structure at its start. */
					pvReturn = ( void * ) ( ( ( uint8_t * ) pxPreviousBlock->pxNextFreeBlock ) + xHeapStructSize );
 800b606:	6a3b      	ldr	r3, [r7, #32]
 800b608:	681b      	ldr	r3, [r3, #0]
 800b60a:	2208      	movs	r2, #8
 800b60c:	4413      	add	r3, r2
 800b60e:	61fb      	str	r3, [r7, #28]

					/* This block is being returned for use so must be taken out
					of the list of free blocks. */
					pxPreviousBlock->pxNextFreeBlock = pxBlock->pxNextFreeBlock;
 800b610:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800b612:	681a      	ldr	r2, [r3, #0]
 800b614:	6a3b      	ldr	r3, [r7, #32]
 800b616:	601a      	str	r2, [r3, #0]

					/* If the block is larger than required it can be split into
					two. */
					if( ( pxBlock->xBlockSize - xWantedSize ) > heapMINIMUM_BLOCK_SIZE )
 800b618:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800b61a:	685a      	ldr	r2, [r3, #4]
 800b61c:	687b      	ldr	r3, [r7, #4]
 800b61e:	1ad2      	subs	r2, r2, r3
 800b620:	2308      	movs	r3, #8
 800b622:	005b      	lsls	r3, r3, #1
 800b624:	429a      	cmp	r2, r3
 800b626:	d91f      	bls.n	800b668 <pvPortMalloc+0x110>
					{
						/* This block is to be split into two.  Create a new
						block following the number of bytes requested. The void
						cast is used to prevent byte alignment warnings from the
						compiler. */
						pxNewBlockLink = ( void * ) ( ( ( uint8_t * ) pxBlock ) + xWantedSize );
 800b628:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800b62a:	687b      	ldr	r3, [r7, #4]
 800b62c:	4413      	add	r3, r2
 800b62e:	61bb      	str	r3, [r7, #24]
						configASSERT( ( ( ( size_t ) pxNewBlockLink ) & portBYTE_ALIGNMENT_MASK ) == 0 );
 800b630:	69bb      	ldr	r3, [r7, #24]
 800b632:	f003 0307 	and.w	r3, r3, #7
 800b636:	2b00      	cmp	r3, #0
 800b638:	d00a      	beq.n	800b650 <pvPortMalloc+0xf8>
	__asm volatile
 800b63a:	f04f 0350 	mov.w	r3, #80	; 0x50
 800b63e:	f383 8811 	msr	BASEPRI, r3
 800b642:	f3bf 8f6f 	isb	sy
 800b646:	f3bf 8f4f 	dsb	sy
 800b64a:	613b      	str	r3, [r7, #16]
}
 800b64c:	bf00      	nop
 800b64e:	e7fe      	b.n	800b64e <pvPortMalloc+0xf6>

						/* Calculate the sizes of two blocks split from the
						single block. */
						pxNewBlockLink->xBlockSize = pxBlock->xBlockSize - xWantedSize;
 800b650:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800b652:	685a      	ldr	r2, [r3, #4]
 800b654:	687b      	ldr	r3, [r7, #4]
 800b656:	1ad2      	subs	r2, r2, r3
 800b658:	69bb      	ldr	r3, [r7, #24]
 800b65a:	605a      	str	r2, [r3, #4]
						pxBlock->xBlockSize = xWantedSize;
 800b65c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800b65e:	687a      	ldr	r2, [r7, #4]
 800b660:	605a      	str	r2, [r3, #4]

						/* Insert the new block into the list of free blocks. */
						prvInsertBlockIntoFreeList( pxNewBlockLink );
 800b662:	69b8      	ldr	r0, [r7, #24]
 800b664:	f000 f908 	bl	800b878 <prvInsertBlockIntoFreeList>
					else
					{
						mtCOVERAGE_TEST_MARKER();
					}

					xFreeBytesRemaining -= pxBlock->xBlockSize;
 800b668:	4b1d      	ldr	r3, [pc, #116]	; (800b6e0 <pvPortMalloc+0x188>)
 800b66a:	681a      	ldr	r2, [r3, #0]
 800b66c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800b66e:	685b      	ldr	r3, [r3, #4]
 800b670:	1ad3      	subs	r3, r2, r3
 800b672:	4a1b      	ldr	r2, [pc, #108]	; (800b6e0 <pvPortMalloc+0x188>)
 800b674:	6013      	str	r3, [r2, #0]

					if( xFreeBytesRemaining < xMinimumEverFreeBytesRemaining )
 800b676:	4b1a      	ldr	r3, [pc, #104]	; (800b6e0 <pvPortMalloc+0x188>)
 800b678:	681a      	ldr	r2, [r3, #0]
 800b67a:	4b1b      	ldr	r3, [pc, #108]	; (800b6e8 <pvPortMalloc+0x190>)
 800b67c:	681b      	ldr	r3, [r3, #0]
 800b67e:	429a      	cmp	r2, r3
 800b680:	d203      	bcs.n	800b68a <pvPortMalloc+0x132>
					{
						xMinimumEverFreeBytesRemaining = xFreeBytesRemaining;
 800b682:	4b17      	ldr	r3, [pc, #92]	; (800b6e0 <pvPortMalloc+0x188>)
 800b684:	681b      	ldr	r3, [r3, #0]
 800b686:	4a18      	ldr	r2, [pc, #96]	; (800b6e8 <pvPortMalloc+0x190>)
 800b688:	6013      	str	r3, [r2, #0]
						mtCOVERAGE_TEST_MARKER();
					}

					/* The block is being returned - it is allocated and owned
					by the application and has no "next" block. */
					pxBlock->xBlockSize |= xBlockAllocatedBit;
 800b68a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800b68c:	685a      	ldr	r2, [r3, #4]
 800b68e:	4b13      	ldr	r3, [pc, #76]	; (800b6dc <pvPortMalloc+0x184>)
 800b690:	681b      	ldr	r3, [r3, #0]
 800b692:	431a      	orrs	r2, r3
 800b694:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800b696:	605a      	str	r2, [r3, #4]
					pxBlock->pxNextFreeBlock = NULL;
 800b698:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800b69a:	2200      	movs	r2, #0
 800b69c:	601a      	str	r2, [r3, #0]
					xNumberOfSuccessfulAllocations++;
 800b69e:	4b13      	ldr	r3, [pc, #76]	; (800b6ec <pvPortMalloc+0x194>)
 800b6a0:	681b      	ldr	r3, [r3, #0]
 800b6a2:	3301      	adds	r3, #1
 800b6a4:	4a11      	ldr	r2, [pc, #68]	; (800b6ec <pvPortMalloc+0x194>)
 800b6a6:	6013      	str	r3, [r2, #0]
			mtCOVERAGE_TEST_MARKER();
		}

		traceMALLOC( pvReturn, xWantedSize );
	}
	( void ) xTaskResumeAll();
 800b6a8:	f001 fdb0 	bl	800d20c <xTaskResumeAll>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif

	configASSERT( ( ( ( size_t ) pvReturn ) & ( size_t ) portBYTE_ALIGNMENT_MASK ) == 0 );
 800b6ac:	69fb      	ldr	r3, [r7, #28]
 800b6ae:	f003 0307 	and.w	r3, r3, #7
 800b6b2:	2b00      	cmp	r3, #0
 800b6b4:	d00a      	beq.n	800b6cc <pvPortMalloc+0x174>
	__asm volatile
 800b6b6:	f04f 0350 	mov.w	r3, #80	; 0x50
 800b6ba:	f383 8811 	msr	BASEPRI, r3
 800b6be:	f3bf 8f6f 	isb	sy
 800b6c2:	f3bf 8f4f 	dsb	sy
 800b6c6:	60fb      	str	r3, [r7, #12]
}
 800b6c8:	bf00      	nop
 800b6ca:	e7fe      	b.n	800b6ca <pvPortMalloc+0x172>
	return pvReturn;
 800b6cc:	69fb      	ldr	r3, [r7, #28]
}
 800b6ce:	4618      	mov	r0, r3
 800b6d0:	3728      	adds	r7, #40	; 0x28
 800b6d2:	46bd      	mov	sp, r7
 800b6d4:	bd80      	pop	{r7, pc}
 800b6d6:	bf00      	nop
 800b6d8:	24004b54 	.word	0x24004b54
 800b6dc:	24004b68 	.word	0x24004b68
 800b6e0:	24004b58 	.word	0x24004b58
 800b6e4:	24004b4c 	.word	0x24004b4c
 800b6e8:	24004b5c 	.word	0x24004b5c
 800b6ec:	24004b60 	.word	0x24004b60

0800b6f0 <vPortFree>:
/*-----------------------------------------------------------*/

void vPortFree( void *pv )
{
 800b6f0:	b580      	push	{r7, lr}
 800b6f2:	b086      	sub	sp, #24
 800b6f4:	af00      	add	r7, sp, #0
 800b6f6:	6078      	str	r0, [r7, #4]
uint8_t *puc = ( uint8_t * ) pv;
 800b6f8:	687b      	ldr	r3, [r7, #4]
 800b6fa:	617b      	str	r3, [r7, #20]
BlockLink_t *pxLink;

	if( pv != NULL )
 800b6fc:	687b      	ldr	r3, [r7, #4]
 800b6fe:	2b00      	cmp	r3, #0
 800b700:	d04d      	beq.n	800b79e <vPortFree+0xae>
	{
		/* The memory being freed will have an BlockLink_t structure immediately
		before it. */
		puc -= xHeapStructSize;
 800b702:	2308      	movs	r3, #8
 800b704:	425b      	negs	r3, r3
 800b706:	697a      	ldr	r2, [r7, #20]
 800b708:	4413      	add	r3, r2
 800b70a:	617b      	str	r3, [r7, #20]

		/* This casting is to keep the compiler from issuing warnings. */
		pxLink = ( void * ) puc;
 800b70c:	697b      	ldr	r3, [r7, #20]
 800b70e:	613b      	str	r3, [r7, #16]

		/* Check the block is actually allocated. */
		configASSERT( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 );
 800b710:	693b      	ldr	r3, [r7, #16]
 800b712:	685a      	ldr	r2, [r3, #4]
 800b714:	4b24      	ldr	r3, [pc, #144]	; (800b7a8 <vPortFree+0xb8>)
 800b716:	681b      	ldr	r3, [r3, #0]
 800b718:	4013      	ands	r3, r2
 800b71a:	2b00      	cmp	r3, #0
 800b71c:	d10a      	bne.n	800b734 <vPortFree+0x44>
	__asm volatile
 800b71e:	f04f 0350 	mov.w	r3, #80	; 0x50
 800b722:	f383 8811 	msr	BASEPRI, r3
 800b726:	f3bf 8f6f 	isb	sy
 800b72a:	f3bf 8f4f 	dsb	sy
 800b72e:	60fb      	str	r3, [r7, #12]
}
 800b730:	bf00      	nop
 800b732:	e7fe      	b.n	800b732 <vPortFree+0x42>
		configASSERT( pxLink->pxNextFreeBlock == NULL );
 800b734:	693b      	ldr	r3, [r7, #16]
 800b736:	681b      	ldr	r3, [r3, #0]
 800b738:	2b00      	cmp	r3, #0
 800b73a:	d00a      	beq.n	800b752 <vPortFree+0x62>
	__asm volatile
 800b73c:	f04f 0350 	mov.w	r3, #80	; 0x50
 800b740:	f383 8811 	msr	BASEPRI, r3
 800b744:	f3bf 8f6f 	isb	sy
 800b748:	f3bf 8f4f 	dsb	sy
 800b74c:	60bb      	str	r3, [r7, #8]
}
 800b74e:	bf00      	nop
 800b750:	e7fe      	b.n	800b750 <vPortFree+0x60>

		if( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 )
 800b752:	693b      	ldr	r3, [r7, #16]
 800b754:	685a      	ldr	r2, [r3, #4]
 800b756:	4b14      	ldr	r3, [pc, #80]	; (800b7a8 <vPortFree+0xb8>)
 800b758:	681b      	ldr	r3, [r3, #0]
 800b75a:	4013      	ands	r3, r2
 800b75c:	2b00      	cmp	r3, #0
 800b75e:	d01e      	beq.n	800b79e <vPortFree+0xae>
		{
			if( pxLink->pxNextFreeBlock == NULL )
 800b760:	693b      	ldr	r3, [r7, #16]
 800b762:	681b      	ldr	r3, [r3, #0]
 800b764:	2b00      	cmp	r3, #0
 800b766:	d11a      	bne.n	800b79e <vPortFree+0xae>
			{
				/* The block is being returned to the heap - it is no longer
				allocated. */
				pxLink->xBlockSize &= ~xBlockAllocatedBit;
 800b768:	693b      	ldr	r3, [r7, #16]
 800b76a:	685a      	ldr	r2, [r3, #4]
 800b76c:	4b0e      	ldr	r3, [pc, #56]	; (800b7a8 <vPortFree+0xb8>)
 800b76e:	681b      	ldr	r3, [r3, #0]
 800b770:	43db      	mvns	r3, r3
 800b772:	401a      	ands	r2, r3
 800b774:	693b      	ldr	r3, [r7, #16]
 800b776:	605a      	str	r2, [r3, #4]

				vTaskSuspendAll();
 800b778:	f001 fd3a 	bl	800d1f0 <vTaskSuspendAll>
				{
					/* Add this block to the list of free blocks. */
					xFreeBytesRemaining += pxLink->xBlockSize;
 800b77c:	693b      	ldr	r3, [r7, #16]
 800b77e:	685a      	ldr	r2, [r3, #4]
 800b780:	4b0a      	ldr	r3, [pc, #40]	; (800b7ac <vPortFree+0xbc>)
 800b782:	681b      	ldr	r3, [r3, #0]
 800b784:	4413      	add	r3, r2
 800b786:	4a09      	ldr	r2, [pc, #36]	; (800b7ac <vPortFree+0xbc>)
 800b788:	6013      	str	r3, [r2, #0]
					traceFREE( pv, pxLink->xBlockSize );
					prvInsertBlockIntoFreeList( ( ( BlockLink_t * ) pxLink ) );
 800b78a:	6938      	ldr	r0, [r7, #16]
 800b78c:	f000 f874 	bl	800b878 <prvInsertBlockIntoFreeList>
					xNumberOfSuccessfulFrees++;
 800b790:	4b07      	ldr	r3, [pc, #28]	; (800b7b0 <vPortFree+0xc0>)
 800b792:	681b      	ldr	r3, [r3, #0]
 800b794:	3301      	adds	r3, #1
 800b796:	4a06      	ldr	r2, [pc, #24]	; (800b7b0 <vPortFree+0xc0>)
 800b798:	6013      	str	r3, [r2, #0]
				}
				( void ) xTaskResumeAll();
 800b79a:	f001 fd37 	bl	800d20c <xTaskResumeAll>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
}
 800b79e:	bf00      	nop
 800b7a0:	3718      	adds	r7, #24
 800b7a2:	46bd      	mov	sp, r7
 800b7a4:	bd80      	pop	{r7, pc}
 800b7a6:	bf00      	nop
 800b7a8:	24004b68 	.word	0x24004b68
 800b7ac:	24004b58 	.word	0x24004b58
 800b7b0:	24004b64 	.word	0x24004b64

0800b7b4 <prvHeapInit>:
	/* This just exists to keep the linker quiet. */
}
/*-----------------------------------------------------------*/

static void prvHeapInit( void )
{
 800b7b4:	b480      	push	{r7}
 800b7b6:	b085      	sub	sp, #20
 800b7b8:	af00      	add	r7, sp, #0
BlockLink_t *pxFirstFreeBlock;
uint8_t *pucAlignedHeap;
size_t uxAddress;
size_t xTotalHeapSize = configTOTAL_HEAP_SIZE;
 800b7ba:	f44f 5370 	mov.w	r3, #15360	; 0x3c00
 800b7be:	60bb      	str	r3, [r7, #8]

	/* Ensure the heap starts on a correctly aligned boundary. */
	uxAddress = ( size_t ) ucHeap;
 800b7c0:	4b27      	ldr	r3, [pc, #156]	; (800b860 <prvHeapInit+0xac>)
 800b7c2:	60fb      	str	r3, [r7, #12]

	if( ( uxAddress & portBYTE_ALIGNMENT_MASK ) != 0 )
 800b7c4:	68fb      	ldr	r3, [r7, #12]
 800b7c6:	f003 0307 	and.w	r3, r3, #7
 800b7ca:	2b00      	cmp	r3, #0
 800b7cc:	d00c      	beq.n	800b7e8 <prvHeapInit+0x34>
	{
		uxAddress += ( portBYTE_ALIGNMENT - 1 );
 800b7ce:	68fb      	ldr	r3, [r7, #12]
 800b7d0:	3307      	adds	r3, #7
 800b7d2:	60fb      	str	r3, [r7, #12]
		uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 800b7d4:	68fb      	ldr	r3, [r7, #12]
 800b7d6:	f023 0307 	bic.w	r3, r3, #7
 800b7da:	60fb      	str	r3, [r7, #12]
		xTotalHeapSize -= uxAddress - ( size_t ) ucHeap;
 800b7dc:	68ba      	ldr	r2, [r7, #8]
 800b7de:	68fb      	ldr	r3, [r7, #12]
 800b7e0:	1ad3      	subs	r3, r2, r3
 800b7e2:	4a1f      	ldr	r2, [pc, #124]	; (800b860 <prvHeapInit+0xac>)
 800b7e4:	4413      	add	r3, r2
 800b7e6:	60bb      	str	r3, [r7, #8]
	}

	pucAlignedHeap = ( uint8_t * ) uxAddress;
 800b7e8:	68fb      	ldr	r3, [r7, #12]
 800b7ea:	607b      	str	r3, [r7, #4]

	/* xStart is used to hold a pointer to the first item in the list of free
	blocks.  The void cast is used to prevent compiler warnings. */
	xStart.pxNextFreeBlock = ( void * ) pucAlignedHeap;
 800b7ec:	4a1d      	ldr	r2, [pc, #116]	; (800b864 <prvHeapInit+0xb0>)
 800b7ee:	687b      	ldr	r3, [r7, #4]
 800b7f0:	6013      	str	r3, [r2, #0]
	xStart.xBlockSize = ( size_t ) 0;
 800b7f2:	4b1c      	ldr	r3, [pc, #112]	; (800b864 <prvHeapInit+0xb0>)
 800b7f4:	2200      	movs	r2, #0
 800b7f6:	605a      	str	r2, [r3, #4]

	/* pxEnd is used to mark the end of the list of free blocks and is inserted
	at the end of the heap space. */
	uxAddress = ( ( size_t ) pucAlignedHeap ) + xTotalHeapSize;
 800b7f8:	687b      	ldr	r3, [r7, #4]
 800b7fa:	68ba      	ldr	r2, [r7, #8]
 800b7fc:	4413      	add	r3, r2
 800b7fe:	60fb      	str	r3, [r7, #12]
	uxAddress -= xHeapStructSize;
 800b800:	2208      	movs	r2, #8
 800b802:	68fb      	ldr	r3, [r7, #12]
 800b804:	1a9b      	subs	r3, r3, r2
 800b806:	60fb      	str	r3, [r7, #12]
	uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 800b808:	68fb      	ldr	r3, [r7, #12]
 800b80a:	f023 0307 	bic.w	r3, r3, #7
 800b80e:	60fb      	str	r3, [r7, #12]
	pxEnd = ( void * ) uxAddress;
 800b810:	68fb      	ldr	r3, [r7, #12]
 800b812:	4a15      	ldr	r2, [pc, #84]	; (800b868 <prvHeapInit+0xb4>)
 800b814:	6013      	str	r3, [r2, #0]
	pxEnd->xBlockSize = 0;
 800b816:	4b14      	ldr	r3, [pc, #80]	; (800b868 <prvHeapInit+0xb4>)
 800b818:	681b      	ldr	r3, [r3, #0]
 800b81a:	2200      	movs	r2, #0
 800b81c:	605a      	str	r2, [r3, #4]
	pxEnd->pxNextFreeBlock = NULL;
 800b81e:	4b12      	ldr	r3, [pc, #72]	; (800b868 <prvHeapInit+0xb4>)
 800b820:	681b      	ldr	r3, [r3, #0]
 800b822:	2200      	movs	r2, #0
 800b824:	601a      	str	r2, [r3, #0]

	/* To start with there is a single free block that is sized to take up the
	entire heap space, minus the space taken by pxEnd. */
	pxFirstFreeBlock = ( void * ) pucAlignedHeap;
 800b826:	687b      	ldr	r3, [r7, #4]
 800b828:	603b      	str	r3, [r7, #0]
	pxFirstFreeBlock->xBlockSize = uxAddress - ( size_t ) pxFirstFreeBlock;
 800b82a:	683b      	ldr	r3, [r7, #0]
 800b82c:	68fa      	ldr	r2, [r7, #12]
 800b82e:	1ad2      	subs	r2, r2, r3
 800b830:	683b      	ldr	r3, [r7, #0]
 800b832:	605a      	str	r2, [r3, #4]
	pxFirstFreeBlock->pxNextFreeBlock = pxEnd;
 800b834:	4b0c      	ldr	r3, [pc, #48]	; (800b868 <prvHeapInit+0xb4>)
 800b836:	681a      	ldr	r2, [r3, #0]
 800b838:	683b      	ldr	r3, [r7, #0]
 800b83a:	601a      	str	r2, [r3, #0]

	/* Only one block exists - and it covers the entire usable heap space. */
	xMinimumEverFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 800b83c:	683b      	ldr	r3, [r7, #0]
 800b83e:	685b      	ldr	r3, [r3, #4]
 800b840:	4a0a      	ldr	r2, [pc, #40]	; (800b86c <prvHeapInit+0xb8>)
 800b842:	6013      	str	r3, [r2, #0]
	xFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 800b844:	683b      	ldr	r3, [r7, #0]
 800b846:	685b      	ldr	r3, [r3, #4]
 800b848:	4a09      	ldr	r2, [pc, #36]	; (800b870 <prvHeapInit+0xbc>)
 800b84a:	6013      	str	r3, [r2, #0]

	/* Work out the position of the top bit in a size_t variable. */
	xBlockAllocatedBit = ( ( size_t ) 1 ) << ( ( sizeof( size_t ) * heapBITS_PER_BYTE ) - 1 );
 800b84c:	4b09      	ldr	r3, [pc, #36]	; (800b874 <prvHeapInit+0xc0>)
 800b84e:	f04f 4200 	mov.w	r2, #2147483648	; 0x80000000
 800b852:	601a      	str	r2, [r3, #0]
}
 800b854:	bf00      	nop
 800b856:	3714      	adds	r7, #20
 800b858:	46bd      	mov	sp, r7
 800b85a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b85e:	4770      	bx	lr
 800b860:	24000f4c 	.word	0x24000f4c
 800b864:	24004b4c 	.word	0x24004b4c
 800b868:	24004b54 	.word	0x24004b54
 800b86c:	24004b5c 	.word	0x24004b5c
 800b870:	24004b58 	.word	0x24004b58
 800b874:	24004b68 	.word	0x24004b68

0800b878 <prvInsertBlockIntoFreeList>:
/*-----------------------------------------------------------*/

static void prvInsertBlockIntoFreeList( BlockLink_t *pxBlockToInsert )
{
 800b878:	b480      	push	{r7}
 800b87a:	b085      	sub	sp, #20
 800b87c:	af00      	add	r7, sp, #0
 800b87e:	6078      	str	r0, [r7, #4]
BlockLink_t *pxIterator;
uint8_t *puc;

	/* Iterate through the list until a block is found that has a higher address
	than the block being inserted. */
	for( pxIterator = &xStart; pxIterator->pxNextFreeBlock < pxBlockToInsert; pxIterator = pxIterator->pxNextFreeBlock )
 800b880:	4b28      	ldr	r3, [pc, #160]	; (800b924 <prvInsertBlockIntoFreeList+0xac>)
 800b882:	60fb      	str	r3, [r7, #12]
 800b884:	e002      	b.n	800b88c <prvInsertBlockIntoFreeList+0x14>
 800b886:	68fb      	ldr	r3, [r7, #12]
 800b888:	681b      	ldr	r3, [r3, #0]
 800b88a:	60fb      	str	r3, [r7, #12]
 800b88c:	68fb      	ldr	r3, [r7, #12]
 800b88e:	681b      	ldr	r3, [r3, #0]
 800b890:	687a      	ldr	r2, [r7, #4]
 800b892:	429a      	cmp	r2, r3
 800b894:	d8f7      	bhi.n	800b886 <prvInsertBlockIntoFreeList+0xe>
		/* Nothing to do here, just iterate to the right position. */
	}

	/* Do the block being inserted, and the block it is being inserted after
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxIterator;
 800b896:	68fb      	ldr	r3, [r7, #12]
 800b898:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxIterator->xBlockSize ) == ( uint8_t * ) pxBlockToInsert )
 800b89a:	68fb      	ldr	r3, [r7, #12]
 800b89c:	685b      	ldr	r3, [r3, #4]
 800b89e:	68ba      	ldr	r2, [r7, #8]
 800b8a0:	4413      	add	r3, r2
 800b8a2:	687a      	ldr	r2, [r7, #4]
 800b8a4:	429a      	cmp	r2, r3
 800b8a6:	d108      	bne.n	800b8ba <prvInsertBlockIntoFreeList+0x42>
	{
		pxIterator->xBlockSize += pxBlockToInsert->xBlockSize;
 800b8a8:	68fb      	ldr	r3, [r7, #12]
 800b8aa:	685a      	ldr	r2, [r3, #4]
 800b8ac:	687b      	ldr	r3, [r7, #4]
 800b8ae:	685b      	ldr	r3, [r3, #4]
 800b8b0:	441a      	add	r2, r3
 800b8b2:	68fb      	ldr	r3, [r7, #12]
 800b8b4:	605a      	str	r2, [r3, #4]
		pxBlockToInsert = pxIterator;
 800b8b6:	68fb      	ldr	r3, [r7, #12]
 800b8b8:	607b      	str	r3, [r7, #4]
		mtCOVERAGE_TEST_MARKER();
	}

	/* Do the block being inserted, and the block it is being inserted before
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxBlockToInsert;
 800b8ba:	687b      	ldr	r3, [r7, #4]
 800b8bc:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxBlockToInsert->xBlockSize ) == ( uint8_t * ) pxIterator->pxNextFreeBlock )
 800b8be:	687b      	ldr	r3, [r7, #4]
 800b8c0:	685b      	ldr	r3, [r3, #4]
 800b8c2:	68ba      	ldr	r2, [r7, #8]
 800b8c4:	441a      	add	r2, r3
 800b8c6:	68fb      	ldr	r3, [r7, #12]
 800b8c8:	681b      	ldr	r3, [r3, #0]
 800b8ca:	429a      	cmp	r2, r3
 800b8cc:	d118      	bne.n	800b900 <prvInsertBlockIntoFreeList+0x88>
	{
		if( pxIterator->pxNextFreeBlock != pxEnd )
 800b8ce:	68fb      	ldr	r3, [r7, #12]
 800b8d0:	681a      	ldr	r2, [r3, #0]
 800b8d2:	4b15      	ldr	r3, [pc, #84]	; (800b928 <prvInsertBlockIntoFreeList+0xb0>)
 800b8d4:	681b      	ldr	r3, [r3, #0]
 800b8d6:	429a      	cmp	r2, r3
 800b8d8:	d00d      	beq.n	800b8f6 <prvInsertBlockIntoFreeList+0x7e>
		{
			/* Form one big block from the two blocks. */
			pxBlockToInsert->xBlockSize += pxIterator->pxNextFreeBlock->xBlockSize;
 800b8da:	687b      	ldr	r3, [r7, #4]
 800b8dc:	685a      	ldr	r2, [r3, #4]
 800b8de:	68fb      	ldr	r3, [r7, #12]
 800b8e0:	681b      	ldr	r3, [r3, #0]
 800b8e2:	685b      	ldr	r3, [r3, #4]
 800b8e4:	441a      	add	r2, r3
 800b8e6:	687b      	ldr	r3, [r7, #4]
 800b8e8:	605a      	str	r2, [r3, #4]
			pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock->pxNextFreeBlock;
 800b8ea:	68fb      	ldr	r3, [r7, #12]
 800b8ec:	681b      	ldr	r3, [r3, #0]
 800b8ee:	681a      	ldr	r2, [r3, #0]
 800b8f0:	687b      	ldr	r3, [r7, #4]
 800b8f2:	601a      	str	r2, [r3, #0]
 800b8f4:	e008      	b.n	800b908 <prvInsertBlockIntoFreeList+0x90>
		}
		else
		{
			pxBlockToInsert->pxNextFreeBlock = pxEnd;
 800b8f6:	4b0c      	ldr	r3, [pc, #48]	; (800b928 <prvInsertBlockIntoFreeList+0xb0>)
 800b8f8:	681a      	ldr	r2, [r3, #0]
 800b8fa:	687b      	ldr	r3, [r7, #4]
 800b8fc:	601a      	str	r2, [r3, #0]
 800b8fe:	e003      	b.n	800b908 <prvInsertBlockIntoFreeList+0x90>
		}
	}
	else
	{
		pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock;
 800b900:	68fb      	ldr	r3, [r7, #12]
 800b902:	681a      	ldr	r2, [r3, #0]
 800b904:	687b      	ldr	r3, [r7, #4]
 800b906:	601a      	str	r2, [r3, #0]

	/* If the block being inserted plugged a gab, so was merged with the block
	before and the block after, then it's pxNextFreeBlock pointer will have
	already been set, and should not be set here as that would make it point
	to itself. */
	if( pxIterator != pxBlockToInsert )
 800b908:	68fa      	ldr	r2, [r7, #12]
 800b90a:	687b      	ldr	r3, [r7, #4]
 800b90c:	429a      	cmp	r2, r3
 800b90e:	d002      	beq.n	800b916 <prvInsertBlockIntoFreeList+0x9e>
	{
		pxIterator->pxNextFreeBlock = pxBlockToInsert;
 800b910:	68fb      	ldr	r3, [r7, #12]
 800b912:	687a      	ldr	r2, [r7, #4]
 800b914:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 800b916:	bf00      	nop
 800b918:	3714      	adds	r7, #20
 800b91a:	46bd      	mov	sp, r7
 800b91c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b920:	4770      	bx	lr
 800b922:	bf00      	nop
 800b924:	24004b4c 	.word	0x24004b4c
 800b928:	24004b54 	.word	0x24004b54

0800b92c <vListInitialise>:
/*-----------------------------------------------------------
 * PUBLIC LIST API documented in list.h
 *----------------------------------------------------------*/

void vListInitialise( List_t * const pxList )
{
 800b92c:	b480      	push	{r7}
 800b92e:	b083      	sub	sp, #12
 800b930:	af00      	add	r7, sp, #0
 800b932:	6078      	str	r0, [r7, #4]
	/* The list structure contains a list item which is used to mark the
	end of the list.  To initialise the list the list end is inserted
	as the only list entry. */
	pxList->pxIndex = ( ListItem_t * ) &( pxList->xListEnd );			/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 800b934:	687b      	ldr	r3, [r7, #4]
 800b936:	f103 0208 	add.w	r2, r3, #8
 800b93a:	687b      	ldr	r3, [r7, #4]
 800b93c:	605a      	str	r2, [r3, #4]

	/* The list end value is the highest possible value in the list to
	ensure it remains at the end of the list. */
	pxList->xListEnd.xItemValue = portMAX_DELAY;
 800b93e:	687b      	ldr	r3, [r7, #4]
 800b940:	f04f 32ff 	mov.w	r2, #4294967295
 800b944:	609a      	str	r2, [r3, #8]

	/* The list end next and previous pointers point to itself so we know
	when the list is empty. */
	pxList->xListEnd.pxNext = ( ListItem_t * ) &( pxList->xListEnd );	/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 800b946:	687b      	ldr	r3, [r7, #4]
 800b948:	f103 0208 	add.w	r2, r3, #8
 800b94c:	687b      	ldr	r3, [r7, #4]
 800b94e:	60da      	str	r2, [r3, #12]
	pxList->xListEnd.pxPrevious = ( ListItem_t * ) &( pxList->xListEnd );/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 800b950:	687b      	ldr	r3, [r7, #4]
 800b952:	f103 0208 	add.w	r2, r3, #8
 800b956:	687b      	ldr	r3, [r7, #4]
 800b958:	611a      	str	r2, [r3, #16]

	pxList->uxNumberOfItems = ( UBaseType_t ) 0U;
 800b95a:	687b      	ldr	r3, [r7, #4]
 800b95c:	2200      	movs	r2, #0
 800b95e:	601a      	str	r2, [r3, #0]

	/* Write known values into the list if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_LIST_INTEGRITY_CHECK_1_VALUE( pxList );
	listSET_LIST_INTEGRITY_CHECK_2_VALUE( pxList );
}
 800b960:	bf00      	nop
 800b962:	370c      	adds	r7, #12
 800b964:	46bd      	mov	sp, r7
 800b966:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b96a:	4770      	bx	lr

0800b96c <vListInitialiseItem>:
/*-----------------------------------------------------------*/

void vListInitialiseItem( ListItem_t * const pxItem )
{
 800b96c:	b480      	push	{r7}
 800b96e:	b083      	sub	sp, #12
 800b970:	af00      	add	r7, sp, #0
 800b972:	6078      	str	r0, [r7, #4]
	/* Make sure the list item is not recorded as being on a list. */
	pxItem->pxContainer = NULL;
 800b974:	687b      	ldr	r3, [r7, #4]
 800b976:	2200      	movs	r2, #0
 800b978:	611a      	str	r2, [r3, #16]

	/* Write known values into the list item if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_FIRST_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
	listSET_SECOND_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
}
 800b97a:	bf00      	nop
 800b97c:	370c      	adds	r7, #12
 800b97e:	46bd      	mov	sp, r7
 800b980:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b984:	4770      	bx	lr

0800b986 <vListInsertEnd>:
/*-----------------------------------------------------------*/

void vListInsertEnd( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 800b986:	b480      	push	{r7}
 800b988:	b085      	sub	sp, #20
 800b98a:	af00      	add	r7, sp, #0
 800b98c:	6078      	str	r0, [r7, #4]
 800b98e:	6039      	str	r1, [r7, #0]
ListItem_t * const pxIndex = pxList->pxIndex;
 800b990:	687b      	ldr	r3, [r7, #4]
 800b992:	685b      	ldr	r3, [r3, #4]
 800b994:	60fb      	str	r3, [r7, #12]
	listTEST_LIST_ITEM_INTEGRITY( pxNewListItem );

	/* Insert a new list item into pxList, but rather than sort the list,
	makes the new list item the last item to be removed by a call to
	listGET_OWNER_OF_NEXT_ENTRY(). */
	pxNewListItem->pxNext = pxIndex;
 800b996:	683b      	ldr	r3, [r7, #0]
 800b998:	68fa      	ldr	r2, [r7, #12]
 800b99a:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxPrevious = pxIndex->pxPrevious;
 800b99c:	68fb      	ldr	r3, [r7, #12]
 800b99e:	689a      	ldr	r2, [r3, #8]
 800b9a0:	683b      	ldr	r3, [r7, #0]
 800b9a2:	609a      	str	r2, [r3, #8]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	pxIndex->pxPrevious->pxNext = pxNewListItem;
 800b9a4:	68fb      	ldr	r3, [r7, #12]
 800b9a6:	689b      	ldr	r3, [r3, #8]
 800b9a8:	683a      	ldr	r2, [r7, #0]
 800b9aa:	605a      	str	r2, [r3, #4]
	pxIndex->pxPrevious = pxNewListItem;
 800b9ac:	68fb      	ldr	r3, [r7, #12]
 800b9ae:	683a      	ldr	r2, [r7, #0]
 800b9b0:	609a      	str	r2, [r3, #8]

	/* Remember which list the item is in. */
	pxNewListItem->pxContainer = pxList;
 800b9b2:	683b      	ldr	r3, [r7, #0]
 800b9b4:	687a      	ldr	r2, [r7, #4]
 800b9b6:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 800b9b8:	687b      	ldr	r3, [r7, #4]
 800b9ba:	681b      	ldr	r3, [r3, #0]
 800b9bc:	1c5a      	adds	r2, r3, #1
 800b9be:	687b      	ldr	r3, [r7, #4]
 800b9c0:	601a      	str	r2, [r3, #0]
}
 800b9c2:	bf00      	nop
 800b9c4:	3714      	adds	r7, #20
 800b9c6:	46bd      	mov	sp, r7
 800b9c8:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b9cc:	4770      	bx	lr

0800b9ce <vListInsert>:
/*-----------------------------------------------------------*/

void vListInsert( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 800b9ce:	b480      	push	{r7}
 800b9d0:	b085      	sub	sp, #20
 800b9d2:	af00      	add	r7, sp, #0
 800b9d4:	6078      	str	r0, [r7, #4]
 800b9d6:	6039      	str	r1, [r7, #0]
ListItem_t *pxIterator;
const TickType_t xValueOfInsertion = pxNewListItem->xItemValue;
 800b9d8:	683b      	ldr	r3, [r7, #0]
 800b9da:	681b      	ldr	r3, [r3, #0]
 800b9dc:	60bb      	str	r3, [r7, #8]
	new list item should be placed after it.  This ensures that TCBs which are
	stored in ready lists (all of which have the same xItemValue value) get a
	share of the CPU.  However, if the xItemValue is the same as the back marker
	the iteration loop below will not end.  Therefore the value is checked
	first, and the algorithm slightly modified if necessary. */
	if( xValueOfInsertion == portMAX_DELAY )
 800b9de:	68bb      	ldr	r3, [r7, #8]
 800b9e0:	f1b3 3fff 	cmp.w	r3, #4294967295
 800b9e4:	d103      	bne.n	800b9ee <vListInsert+0x20>
	{
		pxIterator = pxList->xListEnd.pxPrevious;
 800b9e6:	687b      	ldr	r3, [r7, #4]
 800b9e8:	691b      	ldr	r3, [r3, #16]
 800b9ea:	60fb      	str	r3, [r7, #12]
 800b9ec:	e00c      	b.n	800ba08 <vListInsert+0x3a>
			4) Using a queue or semaphore before it has been initialised or
			   before the scheduler has been started (are interrupts firing
			   before vTaskStartScheduler() has been called?).
		**********************************************************************/

		for( pxIterator = ( ListItem_t * ) &( pxList->xListEnd ); pxIterator->pxNext->xItemValue <= xValueOfInsertion; pxIterator = pxIterator->pxNext ) /*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. *//*lint !e440 The iterator moves to a different value, not xValueOfInsertion. */
 800b9ee:	687b      	ldr	r3, [r7, #4]
 800b9f0:	3308      	adds	r3, #8
 800b9f2:	60fb      	str	r3, [r7, #12]
 800b9f4:	e002      	b.n	800b9fc <vListInsert+0x2e>
 800b9f6:	68fb      	ldr	r3, [r7, #12]
 800b9f8:	685b      	ldr	r3, [r3, #4]
 800b9fa:	60fb      	str	r3, [r7, #12]
 800b9fc:	68fb      	ldr	r3, [r7, #12]
 800b9fe:	685b      	ldr	r3, [r3, #4]
 800ba00:	681b      	ldr	r3, [r3, #0]
 800ba02:	68ba      	ldr	r2, [r7, #8]
 800ba04:	429a      	cmp	r2, r3
 800ba06:	d2f6      	bcs.n	800b9f6 <vListInsert+0x28>
			/* There is nothing to do here, just iterating to the wanted
			insertion position. */
		}
	}

	pxNewListItem->pxNext = pxIterator->pxNext;
 800ba08:	68fb      	ldr	r3, [r7, #12]
 800ba0a:	685a      	ldr	r2, [r3, #4]
 800ba0c:	683b      	ldr	r3, [r7, #0]
 800ba0e:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxNext->pxPrevious = pxNewListItem;
 800ba10:	683b      	ldr	r3, [r7, #0]
 800ba12:	685b      	ldr	r3, [r3, #4]
 800ba14:	683a      	ldr	r2, [r7, #0]
 800ba16:	609a      	str	r2, [r3, #8]
	pxNewListItem->pxPrevious = pxIterator;
 800ba18:	683b      	ldr	r3, [r7, #0]
 800ba1a:	68fa      	ldr	r2, [r7, #12]
 800ba1c:	609a      	str	r2, [r3, #8]
	pxIterator->pxNext = pxNewListItem;
 800ba1e:	68fb      	ldr	r3, [r7, #12]
 800ba20:	683a      	ldr	r2, [r7, #0]
 800ba22:	605a      	str	r2, [r3, #4]

	/* Remember which list the item is in.  This allows fast removal of the
	item later. */
	pxNewListItem->pxContainer = pxList;
 800ba24:	683b      	ldr	r3, [r7, #0]
 800ba26:	687a      	ldr	r2, [r7, #4]
 800ba28:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 800ba2a:	687b      	ldr	r3, [r7, #4]
 800ba2c:	681b      	ldr	r3, [r3, #0]
 800ba2e:	1c5a      	adds	r2, r3, #1
 800ba30:	687b      	ldr	r3, [r7, #4]
 800ba32:	601a      	str	r2, [r3, #0]
}
 800ba34:	bf00      	nop
 800ba36:	3714      	adds	r7, #20
 800ba38:	46bd      	mov	sp, r7
 800ba3a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ba3e:	4770      	bx	lr

0800ba40 <uxListRemove>:
/*-----------------------------------------------------------*/

UBaseType_t uxListRemove( ListItem_t * const pxItemToRemove )
{
 800ba40:	b480      	push	{r7}
 800ba42:	b085      	sub	sp, #20
 800ba44:	af00      	add	r7, sp, #0
 800ba46:	6078      	str	r0, [r7, #4]
/* The list item knows which list it is in.  Obtain the list from the list
item. */
List_t * const pxList = pxItemToRemove->pxContainer;
 800ba48:	687b      	ldr	r3, [r7, #4]
 800ba4a:	691b      	ldr	r3, [r3, #16]
 800ba4c:	60fb      	str	r3, [r7, #12]

	pxItemToRemove->pxNext->pxPrevious = pxItemToRemove->pxPrevious;
 800ba4e:	687b      	ldr	r3, [r7, #4]
 800ba50:	685b      	ldr	r3, [r3, #4]
 800ba52:	687a      	ldr	r2, [r7, #4]
 800ba54:	6892      	ldr	r2, [r2, #8]
 800ba56:	609a      	str	r2, [r3, #8]
	pxItemToRemove->pxPrevious->pxNext = pxItemToRemove->pxNext;
 800ba58:	687b      	ldr	r3, [r7, #4]
 800ba5a:	689b      	ldr	r3, [r3, #8]
 800ba5c:	687a      	ldr	r2, [r7, #4]
 800ba5e:	6852      	ldr	r2, [r2, #4]
 800ba60:	605a      	str	r2, [r3, #4]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	/* Make sure the index is left pointing to a valid item. */
	if( pxList->pxIndex == pxItemToRemove )
 800ba62:	68fb      	ldr	r3, [r7, #12]
 800ba64:	685b      	ldr	r3, [r3, #4]
 800ba66:	687a      	ldr	r2, [r7, #4]
 800ba68:	429a      	cmp	r2, r3
 800ba6a:	d103      	bne.n	800ba74 <uxListRemove+0x34>
	{
		pxList->pxIndex = pxItemToRemove->pxPrevious;
 800ba6c:	687b      	ldr	r3, [r7, #4]
 800ba6e:	689a      	ldr	r2, [r3, #8]
 800ba70:	68fb      	ldr	r3, [r7, #12]
 800ba72:	605a      	str	r2, [r3, #4]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxItemToRemove->pxContainer = NULL;
 800ba74:	687b      	ldr	r3, [r7, #4]
 800ba76:	2200      	movs	r2, #0
 800ba78:	611a      	str	r2, [r3, #16]
	( pxList->uxNumberOfItems )--;
 800ba7a:	68fb      	ldr	r3, [r7, #12]
 800ba7c:	681b      	ldr	r3, [r3, #0]
 800ba7e:	1e5a      	subs	r2, r3, #1
 800ba80:	68fb      	ldr	r3, [r7, #12]
 800ba82:	601a      	str	r2, [r3, #0]

	return pxList->uxNumberOfItems;
 800ba84:	68fb      	ldr	r3, [r7, #12]
 800ba86:	681b      	ldr	r3, [r3, #0]
}
 800ba88:	4618      	mov	r0, r3
 800ba8a:	3714      	adds	r7, #20
 800ba8c:	46bd      	mov	sp, r7
 800ba8e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ba92:	4770      	bx	lr

0800ba94 <pxPortInitialiseStack>:

/*
 * See header file for description.
 */
StackType_t *pxPortInitialiseStack( StackType_t *pxTopOfStack, TaskFunction_t pxCode, void *pvParameters )
{
 800ba94:	b480      	push	{r7}
 800ba96:	b085      	sub	sp, #20
 800ba98:	af00      	add	r7, sp, #0
 800ba9a:	60f8      	str	r0, [r7, #12]
 800ba9c:	60b9      	str	r1, [r7, #8]
 800ba9e:	607a      	str	r2, [r7, #4]
	/* Simulate the stack frame as it would be created by a context switch
	interrupt. */

	/* Offset added to account for the way the MCU uses the stack on entry/exit
	of interrupts, and to ensure alignment. */
	pxTopOfStack--;
 800baa0:	68fb      	ldr	r3, [r7, #12]
 800baa2:	3b04      	subs	r3, #4
 800baa4:	60fb      	str	r3, [r7, #12]

	*pxTopOfStack = portINITIAL_XPSR;	/* xPSR */
 800baa6:	68fb      	ldr	r3, [r7, #12]
 800baa8:	f04f 7280 	mov.w	r2, #16777216	; 0x1000000
 800baac:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 800baae:	68fb      	ldr	r3, [r7, #12]
 800bab0:	3b04      	subs	r3, #4
 800bab2:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( ( StackType_t ) pxCode ) & portSTART_ADDRESS_MASK;	/* PC */
 800bab4:	68bb      	ldr	r3, [r7, #8]
 800bab6:	f023 0201 	bic.w	r2, r3, #1
 800baba:	68fb      	ldr	r3, [r7, #12]
 800babc:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 800babe:	68fb      	ldr	r3, [r7, #12]
 800bac0:	3b04      	subs	r3, #4
 800bac2:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) portTASK_RETURN_ADDRESS;	/* LR */
 800bac4:	4a0c      	ldr	r2, [pc, #48]	; (800baf8 <pxPortInitialiseStack+0x64>)
 800bac6:	68fb      	ldr	r3, [r7, #12]
 800bac8:	601a      	str	r2, [r3, #0]

	/* Save code space by skipping register initialisation. */
	pxTopOfStack -= 5;	/* R12, R3, R2 and R1. */
 800baca:	68fb      	ldr	r3, [r7, #12]
 800bacc:	3b14      	subs	r3, #20
 800bace:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) pvParameters;	/* R0 */
 800bad0:	687a      	ldr	r2, [r7, #4]
 800bad2:	68fb      	ldr	r3, [r7, #12]
 800bad4:	601a      	str	r2, [r3, #0]

	/* A save method is being used that requires each task to maintain its
	own exec return value. */
	pxTopOfStack--;
 800bad6:	68fb      	ldr	r3, [r7, #12]
 800bad8:	3b04      	subs	r3, #4
 800bada:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = portINITIAL_EXC_RETURN;
 800badc:	68fb      	ldr	r3, [r7, #12]
 800bade:	f06f 0202 	mvn.w	r2, #2
 800bae2:	601a      	str	r2, [r3, #0]

	pxTopOfStack -= 8;	/* R11, R10, R9, R8, R7, R6, R5 and R4. */
 800bae4:	68fb      	ldr	r3, [r7, #12]
 800bae6:	3b20      	subs	r3, #32
 800bae8:	60fb      	str	r3, [r7, #12]

	return pxTopOfStack;
 800baea:	68fb      	ldr	r3, [r7, #12]
}
 800baec:	4618      	mov	r0, r3
 800baee:	3714      	adds	r7, #20
 800baf0:	46bd      	mov	sp, r7
 800baf2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800baf6:	4770      	bx	lr
 800baf8:	0800bafd 	.word	0x0800bafd

0800bafc <prvTaskExitError>:
/*-----------------------------------------------------------*/

static void prvTaskExitError( void )
{
 800bafc:	b480      	push	{r7}
 800bafe:	b085      	sub	sp, #20
 800bb00:	af00      	add	r7, sp, #0
volatile uint32_t ulDummy = 0;
 800bb02:	2300      	movs	r3, #0
 800bb04:	607b      	str	r3, [r7, #4]
	its caller as there is nothing to return to.  If a task wants to exit it
	should instead call vTaskDelete( NULL ).

	Artificially force an assert() to be triggered if configASSERT() is
	defined, then stop here so application writers can catch the error. */
	configASSERT( uxCriticalNesting == ~0UL );
 800bb06:	4b12      	ldr	r3, [pc, #72]	; (800bb50 <prvTaskExitError+0x54>)
 800bb08:	681b      	ldr	r3, [r3, #0]
 800bb0a:	f1b3 3fff 	cmp.w	r3, #4294967295
 800bb0e:	d00a      	beq.n	800bb26 <prvTaskExitError+0x2a>
	__asm volatile
 800bb10:	f04f 0350 	mov.w	r3, #80	; 0x50
 800bb14:	f383 8811 	msr	BASEPRI, r3
 800bb18:	f3bf 8f6f 	isb	sy
 800bb1c:	f3bf 8f4f 	dsb	sy
 800bb20:	60fb      	str	r3, [r7, #12]
}
 800bb22:	bf00      	nop
 800bb24:	e7fe      	b.n	800bb24 <prvTaskExitError+0x28>
	__asm volatile
 800bb26:	f04f 0350 	mov.w	r3, #80	; 0x50
 800bb2a:	f383 8811 	msr	BASEPRI, r3
 800bb2e:	f3bf 8f6f 	isb	sy
 800bb32:	f3bf 8f4f 	dsb	sy
 800bb36:	60bb      	str	r3, [r7, #8]
}
 800bb38:	bf00      	nop
	portDISABLE_INTERRUPTS();
	while( ulDummy == 0 )
 800bb3a:	bf00      	nop
 800bb3c:	687b      	ldr	r3, [r7, #4]
 800bb3e:	2b00      	cmp	r3, #0
 800bb40:	d0fc      	beq.n	800bb3c <prvTaskExitError+0x40>
		about code appearing after this function is called - making ulDummy
		volatile makes the compiler think the function could return and
		therefore not output an 'unreachable code' warning for code that appears
		after it. */
	}
}
 800bb42:	bf00      	nop
 800bb44:	bf00      	nop
 800bb46:	3714      	adds	r7, #20
 800bb48:	46bd      	mov	sp, r7
 800bb4a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bb4e:	4770      	bx	lr
 800bb50:	24000010 	.word	0x24000010
	...

0800bb60 <SVC_Handler>:
/*-----------------------------------------------------------*/

void vPortSVCHandler( void )
{
	__asm volatile (
 800bb60:	4b07      	ldr	r3, [pc, #28]	; (800bb80 <pxCurrentTCBConst2>)
 800bb62:	6819      	ldr	r1, [r3, #0]
 800bb64:	6808      	ldr	r0, [r1, #0]
 800bb66:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800bb6a:	f380 8809 	msr	PSP, r0
 800bb6e:	f3bf 8f6f 	isb	sy
 800bb72:	f04f 0000 	mov.w	r0, #0
 800bb76:	f380 8811 	msr	BASEPRI, r0
 800bb7a:	4770      	bx	lr
 800bb7c:	f3af 8000 	nop.w

0800bb80 <pxCurrentTCBConst2>:
 800bb80:	24004bb4 	.word	0x24004bb4
					"	bx r14							\n"
					"									\n"
					"	.align 4						\n"
					"pxCurrentTCBConst2: .word pxCurrentTCB				\n"
				);
}
 800bb84:	bf00      	nop
 800bb86:	bf00      	nop

0800bb88 <prvPortStartFirstTask>:
{
	/* Start the first task.  This also clears the bit that indicates the FPU is
	in use in case the FPU was used before the scheduler was started - which
	would otherwise result in the unnecessary leaving of space in the SVC stack
	for lazy saving of FPU registers. */
	__asm volatile(
 800bb88:	4808      	ldr	r0, [pc, #32]	; (800bbac <prvPortStartFirstTask+0x24>)
 800bb8a:	6800      	ldr	r0, [r0, #0]
 800bb8c:	6800      	ldr	r0, [r0, #0]
 800bb8e:	f380 8808 	msr	MSP, r0
 800bb92:	f04f 0000 	mov.w	r0, #0
 800bb96:	f380 8814 	msr	CONTROL, r0
 800bb9a:	b662      	cpsie	i
 800bb9c:	b661      	cpsie	f
 800bb9e:	f3bf 8f4f 	dsb	sy
 800bba2:	f3bf 8f6f 	isb	sy
 800bba6:	df00      	svc	0
 800bba8:	bf00      	nop
					" dsb					\n"
					" isb					\n"
					" svc 0					\n" /* System call to start first task. */
					" nop					\n"
				);
}
 800bbaa:	bf00      	nop
 800bbac:	e000ed08 	.word	0xe000ed08

0800bbb0 <xPortStartScheduler>:

/*
 * See header file for description.
 */
BaseType_t xPortStartScheduler( void )
{
 800bbb0:	b580      	push	{r7, lr}
 800bbb2:	b086      	sub	sp, #24
 800bbb4:	af00      	add	r7, sp, #0
	configASSERT( configMAX_SYSCALL_INTERRUPT_PRIORITY );

	/* This port can be used on all revisions of the Cortex-M7 core other than
	the r0p1 parts.  r0p1 parts should use the port from the
	/source/portable/GCC/ARM_CM7/r0p1 directory. */
	configASSERT( portCPUID != portCORTEX_M7_r0p1_ID );
 800bbb6:	4b46      	ldr	r3, [pc, #280]	; (800bcd0 <xPortStartScheduler+0x120>)
 800bbb8:	681b      	ldr	r3, [r3, #0]
 800bbba:	4a46      	ldr	r2, [pc, #280]	; (800bcd4 <xPortStartScheduler+0x124>)
 800bbbc:	4293      	cmp	r3, r2
 800bbbe:	d10a      	bne.n	800bbd6 <xPortStartScheduler+0x26>
	__asm volatile
 800bbc0:	f04f 0350 	mov.w	r3, #80	; 0x50
 800bbc4:	f383 8811 	msr	BASEPRI, r3
 800bbc8:	f3bf 8f6f 	isb	sy
 800bbcc:	f3bf 8f4f 	dsb	sy
 800bbd0:	613b      	str	r3, [r7, #16]
}
 800bbd2:	bf00      	nop
 800bbd4:	e7fe      	b.n	800bbd4 <xPortStartScheduler+0x24>
	configASSERT( portCPUID != portCORTEX_M7_r0p0_ID );
 800bbd6:	4b3e      	ldr	r3, [pc, #248]	; (800bcd0 <xPortStartScheduler+0x120>)
 800bbd8:	681b      	ldr	r3, [r3, #0]
 800bbda:	4a3f      	ldr	r2, [pc, #252]	; (800bcd8 <xPortStartScheduler+0x128>)
 800bbdc:	4293      	cmp	r3, r2
 800bbde:	d10a      	bne.n	800bbf6 <xPortStartScheduler+0x46>
	__asm volatile
 800bbe0:	f04f 0350 	mov.w	r3, #80	; 0x50
 800bbe4:	f383 8811 	msr	BASEPRI, r3
 800bbe8:	f3bf 8f6f 	isb	sy
 800bbec:	f3bf 8f4f 	dsb	sy
 800bbf0:	60fb      	str	r3, [r7, #12]
}
 800bbf2:	bf00      	nop
 800bbf4:	e7fe      	b.n	800bbf4 <xPortStartScheduler+0x44>

	#if( configASSERT_DEFINED == 1 )
	{
		volatile uint32_t ulOriginalPriority;
		volatile uint8_t * const pucFirstUserPriorityRegister = ( volatile uint8_t * const ) ( portNVIC_IP_REGISTERS_OFFSET_16 + portFIRST_USER_INTERRUPT_NUMBER );
 800bbf6:	4b39      	ldr	r3, [pc, #228]	; (800bcdc <xPortStartScheduler+0x12c>)
 800bbf8:	617b      	str	r3, [r7, #20]
		functions can be called.  ISR safe functions are those that end in
		"FromISR".  FreeRTOS maintains separate thread and ISR API functions to
		ensure interrupt entry is as fast and simple as possible.

		Save the interrupt priority value that is about to be clobbered. */
		ulOriginalPriority = *pucFirstUserPriorityRegister;
 800bbfa:	697b      	ldr	r3, [r7, #20]
 800bbfc:	781b      	ldrb	r3, [r3, #0]
 800bbfe:	b2db      	uxtb	r3, r3
 800bc00:	607b      	str	r3, [r7, #4]

		/* Determine the number of priority bits available.  First write to all
		possible bits. */
		*pucFirstUserPriorityRegister = portMAX_8_BIT_VALUE;
 800bc02:	697b      	ldr	r3, [r7, #20]
 800bc04:	22ff      	movs	r2, #255	; 0xff
 800bc06:	701a      	strb	r2, [r3, #0]

		/* Read the value back to see how many bits stuck. */
		ucMaxPriorityValue = *pucFirstUserPriorityRegister;
 800bc08:	697b      	ldr	r3, [r7, #20]
 800bc0a:	781b      	ldrb	r3, [r3, #0]
 800bc0c:	b2db      	uxtb	r3, r3
 800bc0e:	70fb      	strb	r3, [r7, #3]

		/* Use the same mask on the maximum system call priority. */
		ucMaxSysCallPriority = configMAX_SYSCALL_INTERRUPT_PRIORITY & ucMaxPriorityValue;
 800bc10:	78fb      	ldrb	r3, [r7, #3]
 800bc12:	b2db      	uxtb	r3, r3
 800bc14:	f003 0350 	and.w	r3, r3, #80	; 0x50
 800bc18:	b2da      	uxtb	r2, r3
 800bc1a:	4b31      	ldr	r3, [pc, #196]	; (800bce0 <xPortStartScheduler+0x130>)
 800bc1c:	701a      	strb	r2, [r3, #0]

		/* Calculate the maximum acceptable priority group value for the number
		of bits read back. */
		ulMaxPRIGROUPValue = portMAX_PRIGROUP_BITS;
 800bc1e:	4b31      	ldr	r3, [pc, #196]	; (800bce4 <xPortStartScheduler+0x134>)
 800bc20:	2207      	movs	r2, #7
 800bc22:	601a      	str	r2, [r3, #0]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 800bc24:	e009      	b.n	800bc3a <xPortStartScheduler+0x8a>
		{
			ulMaxPRIGROUPValue--;
 800bc26:	4b2f      	ldr	r3, [pc, #188]	; (800bce4 <xPortStartScheduler+0x134>)
 800bc28:	681b      	ldr	r3, [r3, #0]
 800bc2a:	3b01      	subs	r3, #1
 800bc2c:	4a2d      	ldr	r2, [pc, #180]	; (800bce4 <xPortStartScheduler+0x134>)
 800bc2e:	6013      	str	r3, [r2, #0]
			ucMaxPriorityValue <<= ( uint8_t ) 0x01;
 800bc30:	78fb      	ldrb	r3, [r7, #3]
 800bc32:	b2db      	uxtb	r3, r3
 800bc34:	005b      	lsls	r3, r3, #1
 800bc36:	b2db      	uxtb	r3, r3
 800bc38:	70fb      	strb	r3, [r7, #3]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 800bc3a:	78fb      	ldrb	r3, [r7, #3]
 800bc3c:	b2db      	uxtb	r3, r3
 800bc3e:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800bc42:	2b80      	cmp	r3, #128	; 0x80
 800bc44:	d0ef      	beq.n	800bc26 <xPortStartScheduler+0x76>
		#ifdef configPRIO_BITS
		{
			/* Check the FreeRTOS configuration that defines the number of
			priority bits matches the number of priority bits actually queried
			from the hardware. */
			configASSERT( ( portMAX_PRIGROUP_BITS - ulMaxPRIGROUPValue ) == configPRIO_BITS );
 800bc46:	4b27      	ldr	r3, [pc, #156]	; (800bce4 <xPortStartScheduler+0x134>)
 800bc48:	681b      	ldr	r3, [r3, #0]
 800bc4a:	f1c3 0307 	rsb	r3, r3, #7
 800bc4e:	2b04      	cmp	r3, #4
 800bc50:	d00a      	beq.n	800bc68 <xPortStartScheduler+0xb8>
	__asm volatile
 800bc52:	f04f 0350 	mov.w	r3, #80	; 0x50
 800bc56:	f383 8811 	msr	BASEPRI, r3
 800bc5a:	f3bf 8f6f 	isb	sy
 800bc5e:	f3bf 8f4f 	dsb	sy
 800bc62:	60bb      	str	r3, [r7, #8]
}
 800bc64:	bf00      	nop
 800bc66:	e7fe      	b.n	800bc66 <xPortStartScheduler+0xb6>
		}
		#endif

		/* Shift the priority group value back to its position within the AIRCR
		register. */
		ulMaxPRIGROUPValue <<= portPRIGROUP_SHIFT;
 800bc68:	4b1e      	ldr	r3, [pc, #120]	; (800bce4 <xPortStartScheduler+0x134>)
 800bc6a:	681b      	ldr	r3, [r3, #0]
 800bc6c:	021b      	lsls	r3, r3, #8
 800bc6e:	4a1d      	ldr	r2, [pc, #116]	; (800bce4 <xPortStartScheduler+0x134>)
 800bc70:	6013      	str	r3, [r2, #0]
		ulMaxPRIGROUPValue &= portPRIORITY_GROUP_MASK;
 800bc72:	4b1c      	ldr	r3, [pc, #112]	; (800bce4 <xPortStartScheduler+0x134>)
 800bc74:	681b      	ldr	r3, [r3, #0]
 800bc76:	f403 63e0 	and.w	r3, r3, #1792	; 0x700
 800bc7a:	4a1a      	ldr	r2, [pc, #104]	; (800bce4 <xPortStartScheduler+0x134>)
 800bc7c:	6013      	str	r3, [r2, #0]

		/* Restore the clobbered interrupt priority register to its original
		value. */
		*pucFirstUserPriorityRegister = ulOriginalPriority;
 800bc7e:	687b      	ldr	r3, [r7, #4]
 800bc80:	b2da      	uxtb	r2, r3
 800bc82:	697b      	ldr	r3, [r7, #20]
 800bc84:	701a      	strb	r2, [r3, #0]
	}
	#endif /* conifgASSERT_DEFINED */

	/* Make PendSV and SysTick the lowest priority interrupts. */
	portNVIC_SYSPRI2_REG |= portNVIC_PENDSV_PRI;
 800bc86:	4b18      	ldr	r3, [pc, #96]	; (800bce8 <xPortStartScheduler+0x138>)
 800bc88:	681b      	ldr	r3, [r3, #0]
 800bc8a:	4a17      	ldr	r2, [pc, #92]	; (800bce8 <xPortStartScheduler+0x138>)
 800bc8c:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 800bc90:	6013      	str	r3, [r2, #0]
	portNVIC_SYSPRI2_REG |= portNVIC_SYSTICK_PRI;
 800bc92:	4b15      	ldr	r3, [pc, #84]	; (800bce8 <xPortStartScheduler+0x138>)
 800bc94:	681b      	ldr	r3, [r3, #0]
 800bc96:	4a14      	ldr	r2, [pc, #80]	; (800bce8 <xPortStartScheduler+0x138>)
 800bc98:	f043 4370 	orr.w	r3, r3, #4026531840	; 0xf0000000
 800bc9c:	6013      	str	r3, [r2, #0]

	/* Start the timer that generates the tick ISR.  Interrupts are disabled
	here already. */
	vPortSetupTimerInterrupt();
 800bc9e:	f000 f8dd 	bl	800be5c <vPortSetupTimerInterrupt>

	/* Initialise the critical nesting count ready for the first task. */
	uxCriticalNesting = 0;
 800bca2:	4b12      	ldr	r3, [pc, #72]	; (800bcec <xPortStartScheduler+0x13c>)
 800bca4:	2200      	movs	r2, #0
 800bca6:	601a      	str	r2, [r3, #0]

	/* Ensure the VFP is enabled - it should be anyway. */
	vPortEnableVFP();
 800bca8:	f000 f8fc 	bl	800bea4 <vPortEnableVFP>

	/* Lazy save always. */
	*( portFPCCR ) |= portASPEN_AND_LSPEN_BITS;
 800bcac:	4b10      	ldr	r3, [pc, #64]	; (800bcf0 <xPortStartScheduler+0x140>)
 800bcae:	681b      	ldr	r3, [r3, #0]
 800bcb0:	4a0f      	ldr	r2, [pc, #60]	; (800bcf0 <xPortStartScheduler+0x140>)
 800bcb2:	f043 4340 	orr.w	r3, r3, #3221225472	; 0xc0000000
 800bcb6:	6013      	str	r3, [r2, #0]

	/* Start the first task. */
	prvPortStartFirstTask();
 800bcb8:	f7ff ff66 	bl	800bb88 <prvPortStartFirstTask>
	exit error function to prevent compiler warnings about a static function
	not being called in the case that the application writer overrides this
	functionality by defining configTASK_RETURN_ADDRESS.  Call
	vTaskSwitchContext() so link time optimisation does not remove the
	symbol. */
	vTaskSwitchContext();
 800bcbc:	f001 fc0e 	bl	800d4dc <vTaskSwitchContext>
	prvTaskExitError();
 800bcc0:	f7ff ff1c 	bl	800bafc <prvTaskExitError>

	/* Should not get here! */
	return 0;
 800bcc4:	2300      	movs	r3, #0
}
 800bcc6:	4618      	mov	r0, r3
 800bcc8:	3718      	adds	r7, #24
 800bcca:	46bd      	mov	sp, r7
 800bccc:	bd80      	pop	{r7, pc}
 800bcce:	bf00      	nop
 800bcd0:	e000ed00 	.word	0xe000ed00
 800bcd4:	410fc271 	.word	0x410fc271
 800bcd8:	410fc270 	.word	0x410fc270
 800bcdc:	e000e400 	.word	0xe000e400
 800bce0:	24004b6c 	.word	0x24004b6c
 800bce4:	24004b70 	.word	0x24004b70
 800bce8:	e000ed20 	.word	0xe000ed20
 800bcec:	24000010 	.word	0x24000010
 800bcf0:	e000ef34 	.word	0xe000ef34

0800bcf4 <vPortEnterCritical>:
	configASSERT( uxCriticalNesting == 1000UL );
}
/*-----------------------------------------------------------*/

void vPortEnterCritical( void )
{
 800bcf4:	b480      	push	{r7}
 800bcf6:	b083      	sub	sp, #12
 800bcf8:	af00      	add	r7, sp, #0
	__asm volatile
 800bcfa:	f04f 0350 	mov.w	r3, #80	; 0x50
 800bcfe:	f383 8811 	msr	BASEPRI, r3
 800bd02:	f3bf 8f6f 	isb	sy
 800bd06:	f3bf 8f4f 	dsb	sy
 800bd0a:	607b      	str	r3, [r7, #4]
}
 800bd0c:	bf00      	nop
	portDISABLE_INTERRUPTS();
	uxCriticalNesting++;
 800bd0e:	4b0f      	ldr	r3, [pc, #60]	; (800bd4c <vPortEnterCritical+0x58>)
 800bd10:	681b      	ldr	r3, [r3, #0]
 800bd12:	3301      	adds	r3, #1
 800bd14:	4a0d      	ldr	r2, [pc, #52]	; (800bd4c <vPortEnterCritical+0x58>)
 800bd16:	6013      	str	r3, [r2, #0]
	/* This is not the interrupt safe version of the enter critical function so
	assert() if it is being called from an interrupt context.  Only API
	functions that end in "FromISR" can be used in an interrupt.  Only assert if
	the critical nesting count is 1 to protect against recursive calls if the
	assert function also uses a critical section. */
	if( uxCriticalNesting == 1 )
 800bd18:	4b0c      	ldr	r3, [pc, #48]	; (800bd4c <vPortEnterCritical+0x58>)
 800bd1a:	681b      	ldr	r3, [r3, #0]
 800bd1c:	2b01      	cmp	r3, #1
 800bd1e:	d10f      	bne.n	800bd40 <vPortEnterCritical+0x4c>
	{
		configASSERT( ( portNVIC_INT_CTRL_REG & portVECTACTIVE_MASK ) == 0 );
 800bd20:	4b0b      	ldr	r3, [pc, #44]	; (800bd50 <vPortEnterCritical+0x5c>)
 800bd22:	681b      	ldr	r3, [r3, #0]
 800bd24:	b2db      	uxtb	r3, r3
 800bd26:	2b00      	cmp	r3, #0
 800bd28:	d00a      	beq.n	800bd40 <vPortEnterCritical+0x4c>
	__asm volatile
 800bd2a:	f04f 0350 	mov.w	r3, #80	; 0x50
 800bd2e:	f383 8811 	msr	BASEPRI, r3
 800bd32:	f3bf 8f6f 	isb	sy
 800bd36:	f3bf 8f4f 	dsb	sy
 800bd3a:	603b      	str	r3, [r7, #0]
}
 800bd3c:	bf00      	nop
 800bd3e:	e7fe      	b.n	800bd3e <vPortEnterCritical+0x4a>
	}
}
 800bd40:	bf00      	nop
 800bd42:	370c      	adds	r7, #12
 800bd44:	46bd      	mov	sp, r7
 800bd46:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bd4a:	4770      	bx	lr
 800bd4c:	24000010 	.word	0x24000010
 800bd50:	e000ed04 	.word	0xe000ed04

0800bd54 <vPortExitCritical>:
/*-----------------------------------------------------------*/

void vPortExitCritical( void )
{
 800bd54:	b480      	push	{r7}
 800bd56:	b083      	sub	sp, #12
 800bd58:	af00      	add	r7, sp, #0
	configASSERT( uxCriticalNesting );
 800bd5a:	4b12      	ldr	r3, [pc, #72]	; (800bda4 <vPortExitCritical+0x50>)
 800bd5c:	681b      	ldr	r3, [r3, #0]
 800bd5e:	2b00      	cmp	r3, #0
 800bd60:	d10a      	bne.n	800bd78 <vPortExitCritical+0x24>
	__asm volatile
 800bd62:	f04f 0350 	mov.w	r3, #80	; 0x50
 800bd66:	f383 8811 	msr	BASEPRI, r3
 800bd6a:	f3bf 8f6f 	isb	sy
 800bd6e:	f3bf 8f4f 	dsb	sy
 800bd72:	607b      	str	r3, [r7, #4]
}
 800bd74:	bf00      	nop
 800bd76:	e7fe      	b.n	800bd76 <vPortExitCritical+0x22>
	uxCriticalNesting--;
 800bd78:	4b0a      	ldr	r3, [pc, #40]	; (800bda4 <vPortExitCritical+0x50>)
 800bd7a:	681b      	ldr	r3, [r3, #0]
 800bd7c:	3b01      	subs	r3, #1
 800bd7e:	4a09      	ldr	r2, [pc, #36]	; (800bda4 <vPortExitCritical+0x50>)
 800bd80:	6013      	str	r3, [r2, #0]
	if( uxCriticalNesting == 0 )
 800bd82:	4b08      	ldr	r3, [pc, #32]	; (800bda4 <vPortExitCritical+0x50>)
 800bd84:	681b      	ldr	r3, [r3, #0]
 800bd86:	2b00      	cmp	r3, #0
 800bd88:	d105      	bne.n	800bd96 <vPortExitCritical+0x42>
 800bd8a:	2300      	movs	r3, #0
 800bd8c:	603b      	str	r3, [r7, #0]
}
/*-----------------------------------------------------------*/

portFORCE_INLINE static void vPortSetBASEPRI( uint32_t ulNewMaskValue )
{
	__asm volatile
 800bd8e:	683b      	ldr	r3, [r7, #0]
 800bd90:	f383 8811 	msr	BASEPRI, r3
	(
		"	msr basepri, %0	" :: "r" ( ulNewMaskValue ) : "memory"
	);
}
 800bd94:	bf00      	nop
	{
		portENABLE_INTERRUPTS();
	}
}
 800bd96:	bf00      	nop
 800bd98:	370c      	adds	r7, #12
 800bd9a:	46bd      	mov	sp, r7
 800bd9c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bda0:	4770      	bx	lr
 800bda2:	bf00      	nop
 800bda4:	24000010 	.word	0x24000010
	...

0800bdb0 <PendSV_Handler>:

void xPortPendSVHandler( void )
{
	/* This is a naked function. */

	__asm volatile
 800bdb0:	f3ef 8009 	mrs	r0, PSP
 800bdb4:	f3bf 8f6f 	isb	sy
 800bdb8:	4b15      	ldr	r3, [pc, #84]	; (800be10 <pxCurrentTCBConst>)
 800bdba:	681a      	ldr	r2, [r3, #0]
 800bdbc:	f01e 0f10 	tst.w	lr, #16
 800bdc0:	bf08      	it	eq
 800bdc2:	ed20 8a10 	vstmdbeq	r0!, {s16-s31}
 800bdc6:	e920 4ff0 	stmdb	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800bdca:	6010      	str	r0, [r2, #0]
 800bdcc:	e92d 0009 	stmdb	sp!, {r0, r3}
 800bdd0:	f04f 0050 	mov.w	r0, #80	; 0x50
 800bdd4:	f380 8811 	msr	BASEPRI, r0
 800bdd8:	f3bf 8f4f 	dsb	sy
 800bddc:	f3bf 8f6f 	isb	sy
 800bde0:	f001 fb7c 	bl	800d4dc <vTaskSwitchContext>
 800bde4:	f04f 0000 	mov.w	r0, #0
 800bde8:	f380 8811 	msr	BASEPRI, r0
 800bdec:	bc09      	pop	{r0, r3}
 800bdee:	6819      	ldr	r1, [r3, #0]
 800bdf0:	6808      	ldr	r0, [r1, #0]
 800bdf2:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800bdf6:	f01e 0f10 	tst.w	lr, #16
 800bdfa:	bf08      	it	eq
 800bdfc:	ecb0 8a10 	vldmiaeq	r0!, {s16-s31}
 800be00:	f380 8809 	msr	PSP, r0
 800be04:	f3bf 8f6f 	isb	sy
 800be08:	4770      	bx	lr
 800be0a:	bf00      	nop
 800be0c:	f3af 8000 	nop.w

0800be10 <pxCurrentTCBConst>:
 800be10:	24004bb4 	.word	0x24004bb4
	"										\n"
	"	.align 4							\n"
	"pxCurrentTCBConst: .word pxCurrentTCB	\n"
	::"i"(configMAX_SYSCALL_INTERRUPT_PRIORITY)
	);
}
 800be14:	bf00      	nop
 800be16:	bf00      	nop

0800be18 <xPortSysTickHandler>:
/*-----------------------------------------------------------*/

void xPortSysTickHandler( void )
{
 800be18:	b580      	push	{r7, lr}
 800be1a:	b082      	sub	sp, #8
 800be1c:	af00      	add	r7, sp, #0
	__asm volatile
 800be1e:	f04f 0350 	mov.w	r3, #80	; 0x50
 800be22:	f383 8811 	msr	BASEPRI, r3
 800be26:	f3bf 8f6f 	isb	sy
 800be2a:	f3bf 8f4f 	dsb	sy
 800be2e:	607b      	str	r3, [r7, #4]
}
 800be30:	bf00      	nop
	save and then restore the interrupt mask value as its value is already
	known. */
	portDISABLE_INTERRUPTS();
	{
		/* Increment the RTOS tick. */
		if( xTaskIncrementTick() != pdFALSE )
 800be32:	f001 fa99 	bl	800d368 <xTaskIncrementTick>
 800be36:	4603      	mov	r3, r0
 800be38:	2b00      	cmp	r3, #0
 800be3a:	d003      	beq.n	800be44 <xPortSysTickHandler+0x2c>
		{
			/* A context switch is required.  Context switching is performed in
			the PendSV interrupt.  Pend the PendSV interrupt. */
			portNVIC_INT_CTRL_REG = portNVIC_PENDSVSET_BIT;
 800be3c:	4b06      	ldr	r3, [pc, #24]	; (800be58 <xPortSysTickHandler+0x40>)
 800be3e:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800be42:	601a      	str	r2, [r3, #0]
 800be44:	2300      	movs	r3, #0
 800be46:	603b      	str	r3, [r7, #0]
	__asm volatile
 800be48:	683b      	ldr	r3, [r7, #0]
 800be4a:	f383 8811 	msr	BASEPRI, r3
}
 800be4e:	bf00      	nop
		}
	}
	portENABLE_INTERRUPTS();
}
 800be50:	bf00      	nop
 800be52:	3708      	adds	r7, #8
 800be54:	46bd      	mov	sp, r7
 800be56:	bd80      	pop	{r7, pc}
 800be58:	e000ed04 	.word	0xe000ed04

0800be5c <vPortSetupTimerInterrupt>:
/*
 * Setup the systick timer to generate the tick interrupts at the required
 * frequency.
 */
__attribute__(( weak )) void vPortSetupTimerInterrupt( void )
{
 800be5c:	b480      	push	{r7}
 800be5e:	af00      	add	r7, sp, #0
		ulStoppedTimerCompensation = portMISSED_COUNTS_FACTOR / ( configCPU_CLOCK_HZ / configSYSTICK_CLOCK_HZ );
	}
	#endif /* configUSE_TICKLESS_IDLE */

	/* Stop and clear the SysTick. */
	portNVIC_SYSTICK_CTRL_REG = 0UL;
 800be60:	4b0b      	ldr	r3, [pc, #44]	; (800be90 <vPortSetupTimerInterrupt+0x34>)
 800be62:	2200      	movs	r2, #0
 800be64:	601a      	str	r2, [r3, #0]
	portNVIC_SYSTICK_CURRENT_VALUE_REG = 0UL;
 800be66:	4b0b      	ldr	r3, [pc, #44]	; (800be94 <vPortSetupTimerInterrupt+0x38>)
 800be68:	2200      	movs	r2, #0
 800be6a:	601a      	str	r2, [r3, #0]

	/* Configure SysTick to interrupt at the requested rate. */
	portNVIC_SYSTICK_LOAD_REG = ( configSYSTICK_CLOCK_HZ / configTICK_RATE_HZ ) - 1UL;
 800be6c:	4b0a      	ldr	r3, [pc, #40]	; (800be98 <vPortSetupTimerInterrupt+0x3c>)
 800be6e:	681b      	ldr	r3, [r3, #0]
 800be70:	4a0a      	ldr	r2, [pc, #40]	; (800be9c <vPortSetupTimerInterrupt+0x40>)
 800be72:	fba2 2303 	umull	r2, r3, r2, r3
 800be76:	099b      	lsrs	r3, r3, #6
 800be78:	4a09      	ldr	r2, [pc, #36]	; (800bea0 <vPortSetupTimerInterrupt+0x44>)
 800be7a:	3b01      	subs	r3, #1
 800be7c:	6013      	str	r3, [r2, #0]
	portNVIC_SYSTICK_CTRL_REG = ( portNVIC_SYSTICK_CLK_BIT | portNVIC_SYSTICK_INT_BIT | portNVIC_SYSTICK_ENABLE_BIT );
 800be7e:	4b04      	ldr	r3, [pc, #16]	; (800be90 <vPortSetupTimerInterrupt+0x34>)
 800be80:	2207      	movs	r2, #7
 800be82:	601a      	str	r2, [r3, #0]
}
 800be84:	bf00      	nop
 800be86:	46bd      	mov	sp, r7
 800be88:	f85d 7b04 	ldr.w	r7, [sp], #4
 800be8c:	4770      	bx	lr
 800be8e:	bf00      	nop
 800be90:	e000e010 	.word	0xe000e010
 800be94:	e000e018 	.word	0xe000e018
 800be98:	24000000 	.word	0x24000000
 800be9c:	10624dd3 	.word	0x10624dd3
 800bea0:	e000e014 	.word	0xe000e014

0800bea4 <vPortEnableVFP>:
/*-----------------------------------------------------------*/

/* This is a naked function. */
static void vPortEnableVFP( void )
{
	__asm volatile
 800bea4:	f8df 000c 	ldr.w	r0, [pc, #12]	; 800beb4 <vPortEnableVFP+0x10>
 800bea8:	6801      	ldr	r1, [r0, #0]
 800beaa:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 800beae:	6001      	str	r1, [r0, #0]
 800beb0:	4770      	bx	lr
		"								\n"
		"	orr r1, r1, #( 0xf << 20 )	\n" /* Enable CP10 and CP11 coprocessors, then save back. */
		"	str r1, [r0]				\n"
		"	bx r14						"
	);
}
 800beb2:	bf00      	nop
 800beb4:	e000ed88 	.word	0xe000ed88

0800beb8 <vPortValidateInterruptPriority>:
/*-----------------------------------------------------------*/

#if( configASSERT_DEFINED == 1 )

	void vPortValidateInterruptPriority( void )
	{
 800beb8:	b480      	push	{r7}
 800beba:	b085      	sub	sp, #20
 800bebc:	af00      	add	r7, sp, #0
	uint32_t ulCurrentInterrupt;
	uint8_t ucCurrentPriority;

		/* Obtain the number of the currently executing interrupt. */
		__asm volatile( "mrs %0, ipsr" : "=r"( ulCurrentInterrupt ) :: "memory" );
 800bebe:	f3ef 8305 	mrs	r3, IPSR
 800bec2:	60fb      	str	r3, [r7, #12]

		/* Is the interrupt number a user defined interrupt? */
		if( ulCurrentInterrupt >= portFIRST_USER_INTERRUPT_NUMBER )
 800bec4:	68fb      	ldr	r3, [r7, #12]
 800bec6:	2b0f      	cmp	r3, #15
 800bec8:	d914      	bls.n	800bef4 <vPortValidateInterruptPriority+0x3c>
		{
			/* Look up the interrupt's priority. */
			ucCurrentPriority = pcInterruptPriorityRegisters[ ulCurrentInterrupt ];
 800beca:	4a17      	ldr	r2, [pc, #92]	; (800bf28 <vPortValidateInterruptPriority+0x70>)
 800becc:	68fb      	ldr	r3, [r7, #12]
 800bece:	4413      	add	r3, r2
 800bed0:	781b      	ldrb	r3, [r3, #0]
 800bed2:	72fb      	strb	r3, [r7, #11]
			interrupt entry is as fast and simple as possible.

			The following links provide detailed information:
			http://www.freertos.org/RTOS-Cortex-M3-M4.html
			http://www.freertos.org/FAQHelp.html */
			configASSERT( ucCurrentPriority >= ucMaxSysCallPriority );
 800bed4:	4b15      	ldr	r3, [pc, #84]	; (800bf2c <vPortValidateInterruptPriority+0x74>)
 800bed6:	781b      	ldrb	r3, [r3, #0]
 800bed8:	7afa      	ldrb	r2, [r7, #11]
 800beda:	429a      	cmp	r2, r3
 800bedc:	d20a      	bcs.n	800bef4 <vPortValidateInterruptPriority+0x3c>
	__asm volatile
 800bede:	f04f 0350 	mov.w	r3, #80	; 0x50
 800bee2:	f383 8811 	msr	BASEPRI, r3
 800bee6:	f3bf 8f6f 	isb	sy
 800beea:	f3bf 8f4f 	dsb	sy
 800beee:	607b      	str	r3, [r7, #4]
}
 800bef0:	bf00      	nop
 800bef2:	e7fe      	b.n	800bef2 <vPortValidateInterruptPriority+0x3a>
		configuration then the correct setting can be achieved on all Cortex-M
		devices by calling NVIC_SetPriorityGrouping( 0 ); before starting the
		scheduler.  Note however that some vendor specific peripheral libraries
		assume a non-zero priority group setting, in which cases using a value
		of zero will result in unpredictable behaviour. */
		configASSERT( ( portAIRCR_REG & portPRIORITY_GROUP_MASK ) <= ulMaxPRIGROUPValue );
 800bef4:	4b0e      	ldr	r3, [pc, #56]	; (800bf30 <vPortValidateInterruptPriority+0x78>)
 800bef6:	681b      	ldr	r3, [r3, #0]
 800bef8:	f403 62e0 	and.w	r2, r3, #1792	; 0x700
 800befc:	4b0d      	ldr	r3, [pc, #52]	; (800bf34 <vPortValidateInterruptPriority+0x7c>)
 800befe:	681b      	ldr	r3, [r3, #0]
 800bf00:	429a      	cmp	r2, r3
 800bf02:	d90a      	bls.n	800bf1a <vPortValidateInterruptPriority+0x62>
	__asm volatile
 800bf04:	f04f 0350 	mov.w	r3, #80	; 0x50
 800bf08:	f383 8811 	msr	BASEPRI, r3
 800bf0c:	f3bf 8f6f 	isb	sy
 800bf10:	f3bf 8f4f 	dsb	sy
 800bf14:	603b      	str	r3, [r7, #0]
}
 800bf16:	bf00      	nop
 800bf18:	e7fe      	b.n	800bf18 <vPortValidateInterruptPriority+0x60>
	}
 800bf1a:	bf00      	nop
 800bf1c:	3714      	adds	r7, #20
 800bf1e:	46bd      	mov	sp, r7
 800bf20:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bf24:	4770      	bx	lr
 800bf26:	bf00      	nop
 800bf28:	e000e3f0 	.word	0xe000e3f0
 800bf2c:	24004b6c 	.word	0x24004b6c
 800bf30:	e000ed0c 	.word	0xe000ed0c
 800bf34:	24004b70 	.word	0x24004b70

0800bf38 <xQueueGenericReset>:
	}														\
	taskEXIT_CRITICAL()
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericReset( QueueHandle_t xQueue, BaseType_t xNewQueue )
{
 800bf38:	b580      	push	{r7, lr}
 800bf3a:	b084      	sub	sp, #16
 800bf3c:	af00      	add	r7, sp, #0
 800bf3e:	6078      	str	r0, [r7, #4]
 800bf40:	6039      	str	r1, [r7, #0]
Queue_t * const pxQueue = xQueue;
 800bf42:	687b      	ldr	r3, [r7, #4]
 800bf44:	60fb      	str	r3, [r7, #12]

	configASSERT( pxQueue );
 800bf46:	68fb      	ldr	r3, [r7, #12]
 800bf48:	2b00      	cmp	r3, #0
 800bf4a:	d10a      	bne.n	800bf62 <xQueueGenericReset+0x2a>
	__asm volatile
 800bf4c:	f04f 0350 	mov.w	r3, #80	; 0x50
 800bf50:	f383 8811 	msr	BASEPRI, r3
 800bf54:	f3bf 8f6f 	isb	sy
 800bf58:	f3bf 8f4f 	dsb	sy
 800bf5c:	60bb      	str	r3, [r7, #8]
}
 800bf5e:	bf00      	nop
 800bf60:	e7fe      	b.n	800bf60 <xQueueGenericReset+0x28>

	taskENTER_CRITICAL();
 800bf62:	f7ff fec7 	bl	800bcf4 <vPortEnterCritical>
	{
		pxQueue->u.xQueue.pcTail = pxQueue->pcHead + ( pxQueue->uxLength * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 800bf66:	68fb      	ldr	r3, [r7, #12]
 800bf68:	681a      	ldr	r2, [r3, #0]
 800bf6a:	68fb      	ldr	r3, [r7, #12]
 800bf6c:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800bf6e:	68f9      	ldr	r1, [r7, #12]
 800bf70:	6c09      	ldr	r1, [r1, #64]	; 0x40
 800bf72:	fb01 f303 	mul.w	r3, r1, r3
 800bf76:	441a      	add	r2, r3
 800bf78:	68fb      	ldr	r3, [r7, #12]
 800bf7a:	609a      	str	r2, [r3, #8]
		pxQueue->uxMessagesWaiting = ( UBaseType_t ) 0U;
 800bf7c:	68fb      	ldr	r3, [r7, #12]
 800bf7e:	2200      	movs	r2, #0
 800bf80:	639a      	str	r2, [r3, #56]	; 0x38
		pxQueue->pcWriteTo = pxQueue->pcHead;
 800bf82:	68fb      	ldr	r3, [r7, #12]
 800bf84:	681a      	ldr	r2, [r3, #0]
 800bf86:	68fb      	ldr	r3, [r7, #12]
 800bf88:	605a      	str	r2, [r3, #4]
		pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead + ( ( pxQueue->uxLength - 1U ) * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 800bf8a:	68fb      	ldr	r3, [r7, #12]
 800bf8c:	681a      	ldr	r2, [r3, #0]
 800bf8e:	68fb      	ldr	r3, [r7, #12]
 800bf90:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800bf92:	3b01      	subs	r3, #1
 800bf94:	68f9      	ldr	r1, [r7, #12]
 800bf96:	6c09      	ldr	r1, [r1, #64]	; 0x40
 800bf98:	fb01 f303 	mul.w	r3, r1, r3
 800bf9c:	441a      	add	r2, r3
 800bf9e:	68fb      	ldr	r3, [r7, #12]
 800bfa0:	60da      	str	r2, [r3, #12]
		pxQueue->cRxLock = queueUNLOCKED;
 800bfa2:	68fb      	ldr	r3, [r7, #12]
 800bfa4:	22ff      	movs	r2, #255	; 0xff
 800bfa6:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
		pxQueue->cTxLock = queueUNLOCKED;
 800bfaa:	68fb      	ldr	r3, [r7, #12]
 800bfac:	22ff      	movs	r2, #255	; 0xff
 800bfae:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

		if( xNewQueue == pdFALSE )
 800bfb2:	683b      	ldr	r3, [r7, #0]
 800bfb4:	2b00      	cmp	r3, #0
 800bfb6:	d114      	bne.n	800bfe2 <xQueueGenericReset+0xaa>
			/* If there are tasks blocked waiting to read from the queue, then
			the tasks will remain blocked as after this function exits the queue
			will still be empty.  If there are tasks blocked waiting to write to
			the queue, then one should be unblocked as after this function exits
			it will be possible to write to it. */
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 800bfb8:	68fb      	ldr	r3, [r7, #12]
 800bfba:	691b      	ldr	r3, [r3, #16]
 800bfbc:	2b00      	cmp	r3, #0
 800bfbe:	d01a      	beq.n	800bff6 <xQueueGenericReset+0xbe>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 800bfc0:	68fb      	ldr	r3, [r7, #12]
 800bfc2:	3310      	adds	r3, #16
 800bfc4:	4618      	mov	r0, r3
 800bfc6:	f001 fb3d 	bl	800d644 <xTaskRemoveFromEventList>
 800bfca:	4603      	mov	r3, r0
 800bfcc:	2b00      	cmp	r3, #0
 800bfce:	d012      	beq.n	800bff6 <xQueueGenericReset+0xbe>
				{
					queueYIELD_IF_USING_PREEMPTION();
 800bfd0:	4b0c      	ldr	r3, [pc, #48]	; (800c004 <xQueueGenericReset+0xcc>)
 800bfd2:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800bfd6:	601a      	str	r2, [r3, #0]
 800bfd8:	f3bf 8f4f 	dsb	sy
 800bfdc:	f3bf 8f6f 	isb	sy
 800bfe0:	e009      	b.n	800bff6 <xQueueGenericReset+0xbe>
			}
		}
		else
		{
			/* Ensure the event queues start in the correct state. */
			vListInitialise( &( pxQueue->xTasksWaitingToSend ) );
 800bfe2:	68fb      	ldr	r3, [r7, #12]
 800bfe4:	3310      	adds	r3, #16
 800bfe6:	4618      	mov	r0, r3
 800bfe8:	f7ff fca0 	bl	800b92c <vListInitialise>
			vListInitialise( &( pxQueue->xTasksWaitingToReceive ) );
 800bfec:	68fb      	ldr	r3, [r7, #12]
 800bfee:	3324      	adds	r3, #36	; 0x24
 800bff0:	4618      	mov	r0, r3
 800bff2:	f7ff fc9b 	bl	800b92c <vListInitialise>
		}
	}
	taskEXIT_CRITICAL();
 800bff6:	f7ff fead 	bl	800bd54 <vPortExitCritical>

	/* A value is returned for calling semantic consistency with previous
	versions. */
	return pdPASS;
 800bffa:	2301      	movs	r3, #1
}
 800bffc:	4618      	mov	r0, r3
 800bffe:	3710      	adds	r7, #16
 800c000:	46bd      	mov	sp, r7
 800c002:	bd80      	pop	{r7, pc}
 800c004:	e000ed04 	.word	0xe000ed04

0800c008 <xQueueGenericCreateStatic>:
/*-----------------------------------------------------------*/

#if( configSUPPORT_STATIC_ALLOCATION == 1 )

	QueueHandle_t xQueueGenericCreateStatic( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, uint8_t *pucQueueStorage, StaticQueue_t *pxStaticQueue, const uint8_t ucQueueType )
	{
 800c008:	b580      	push	{r7, lr}
 800c00a:	b08e      	sub	sp, #56	; 0x38
 800c00c:	af02      	add	r7, sp, #8
 800c00e:	60f8      	str	r0, [r7, #12]
 800c010:	60b9      	str	r1, [r7, #8]
 800c012:	607a      	str	r2, [r7, #4]
 800c014:	603b      	str	r3, [r7, #0]
	Queue_t *pxNewQueue;

		configASSERT( uxQueueLength > ( UBaseType_t ) 0 );
 800c016:	68fb      	ldr	r3, [r7, #12]
 800c018:	2b00      	cmp	r3, #0
 800c01a:	d10a      	bne.n	800c032 <xQueueGenericCreateStatic+0x2a>
	__asm volatile
 800c01c:	f04f 0350 	mov.w	r3, #80	; 0x50
 800c020:	f383 8811 	msr	BASEPRI, r3
 800c024:	f3bf 8f6f 	isb	sy
 800c028:	f3bf 8f4f 	dsb	sy
 800c02c:	62bb      	str	r3, [r7, #40]	; 0x28
}
 800c02e:	bf00      	nop
 800c030:	e7fe      	b.n	800c030 <xQueueGenericCreateStatic+0x28>

		/* The StaticQueue_t structure and the queue storage area must be
		supplied. */
		configASSERT( pxStaticQueue != NULL );
 800c032:	683b      	ldr	r3, [r7, #0]
 800c034:	2b00      	cmp	r3, #0
 800c036:	d10a      	bne.n	800c04e <xQueueGenericCreateStatic+0x46>
	__asm volatile
 800c038:	f04f 0350 	mov.w	r3, #80	; 0x50
 800c03c:	f383 8811 	msr	BASEPRI, r3
 800c040:	f3bf 8f6f 	isb	sy
 800c044:	f3bf 8f4f 	dsb	sy
 800c048:	627b      	str	r3, [r7, #36]	; 0x24
}
 800c04a:	bf00      	nop
 800c04c:	e7fe      	b.n	800c04c <xQueueGenericCreateStatic+0x44>

		/* A queue storage area should be provided if the item size is not 0, and
		should not be provided if the item size is 0. */
		configASSERT( !( ( pucQueueStorage != NULL ) && ( uxItemSize == 0 ) ) );
 800c04e:	687b      	ldr	r3, [r7, #4]
 800c050:	2b00      	cmp	r3, #0
 800c052:	d002      	beq.n	800c05a <xQueueGenericCreateStatic+0x52>
 800c054:	68bb      	ldr	r3, [r7, #8]
 800c056:	2b00      	cmp	r3, #0
 800c058:	d001      	beq.n	800c05e <xQueueGenericCreateStatic+0x56>
 800c05a:	2301      	movs	r3, #1
 800c05c:	e000      	b.n	800c060 <xQueueGenericCreateStatic+0x58>
 800c05e:	2300      	movs	r3, #0
 800c060:	2b00      	cmp	r3, #0
 800c062:	d10a      	bne.n	800c07a <xQueueGenericCreateStatic+0x72>
	__asm volatile
 800c064:	f04f 0350 	mov.w	r3, #80	; 0x50
 800c068:	f383 8811 	msr	BASEPRI, r3
 800c06c:	f3bf 8f6f 	isb	sy
 800c070:	f3bf 8f4f 	dsb	sy
 800c074:	623b      	str	r3, [r7, #32]
}
 800c076:	bf00      	nop
 800c078:	e7fe      	b.n	800c078 <xQueueGenericCreateStatic+0x70>
		configASSERT( !( ( pucQueueStorage == NULL ) && ( uxItemSize != 0 ) ) );
 800c07a:	687b      	ldr	r3, [r7, #4]
 800c07c:	2b00      	cmp	r3, #0
 800c07e:	d102      	bne.n	800c086 <xQueueGenericCreateStatic+0x7e>
 800c080:	68bb      	ldr	r3, [r7, #8]
 800c082:	2b00      	cmp	r3, #0
 800c084:	d101      	bne.n	800c08a <xQueueGenericCreateStatic+0x82>
 800c086:	2301      	movs	r3, #1
 800c088:	e000      	b.n	800c08c <xQueueGenericCreateStatic+0x84>
 800c08a:	2300      	movs	r3, #0
 800c08c:	2b00      	cmp	r3, #0
 800c08e:	d10a      	bne.n	800c0a6 <xQueueGenericCreateStatic+0x9e>
	__asm volatile
 800c090:	f04f 0350 	mov.w	r3, #80	; 0x50
 800c094:	f383 8811 	msr	BASEPRI, r3
 800c098:	f3bf 8f6f 	isb	sy
 800c09c:	f3bf 8f4f 	dsb	sy
 800c0a0:	61fb      	str	r3, [r7, #28]
}
 800c0a2:	bf00      	nop
 800c0a4:	e7fe      	b.n	800c0a4 <xQueueGenericCreateStatic+0x9c>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticQueue_t or StaticSemaphore_t equals the size of
			the real queue and semaphore structures. */
			volatile size_t xSize = sizeof( StaticQueue_t );
 800c0a6:	2350      	movs	r3, #80	; 0x50
 800c0a8:	617b      	str	r3, [r7, #20]
			configASSERT( xSize == sizeof( Queue_t ) );
 800c0aa:	697b      	ldr	r3, [r7, #20]
 800c0ac:	2b50      	cmp	r3, #80	; 0x50
 800c0ae:	d00a      	beq.n	800c0c6 <xQueueGenericCreateStatic+0xbe>
	__asm volatile
 800c0b0:	f04f 0350 	mov.w	r3, #80	; 0x50
 800c0b4:	f383 8811 	msr	BASEPRI, r3
 800c0b8:	f3bf 8f6f 	isb	sy
 800c0bc:	f3bf 8f4f 	dsb	sy
 800c0c0:	61bb      	str	r3, [r7, #24]
}
 800c0c2:	bf00      	nop
 800c0c4:	e7fe      	b.n	800c0c4 <xQueueGenericCreateStatic+0xbc>
			( void ) xSize; /* Keeps lint quiet when configASSERT() is not defined. */
 800c0c6:	697b      	ldr	r3, [r7, #20]
		#endif /* configASSERT_DEFINED */

		/* The address of a statically allocated queue was passed in, use it.
		The address of a statically allocated storage area was also passed in
		but is already set. */
		pxNewQueue = ( Queue_t * ) pxStaticQueue; /*lint !e740 !e9087 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 800c0c8:	683b      	ldr	r3, [r7, #0]
 800c0ca:	62fb      	str	r3, [r7, #44]	; 0x2c

		if( pxNewQueue != NULL )
 800c0cc:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800c0ce:	2b00      	cmp	r3, #0
 800c0d0:	d00d      	beq.n	800c0ee <xQueueGenericCreateStatic+0xe6>
			#if( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
			{
				/* Queues can be allocated wither statically or dynamically, so
				note this queue was allocated statically in case the queue is
				later deleted. */
				pxNewQueue->ucStaticallyAllocated = pdTRUE;
 800c0d2:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800c0d4:	2201      	movs	r2, #1
 800c0d6:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46
			}
			#endif /* configSUPPORT_DYNAMIC_ALLOCATION */

			prvInitialiseNewQueue( uxQueueLength, uxItemSize, pucQueueStorage, ucQueueType, pxNewQueue );
 800c0da:	f897 2038 	ldrb.w	r2, [r7, #56]	; 0x38
 800c0de:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800c0e0:	9300      	str	r3, [sp, #0]
 800c0e2:	4613      	mov	r3, r2
 800c0e4:	687a      	ldr	r2, [r7, #4]
 800c0e6:	68b9      	ldr	r1, [r7, #8]
 800c0e8:	68f8      	ldr	r0, [r7, #12]
 800c0ea:	f000 f83f 	bl	800c16c <prvInitialiseNewQueue>
		{
			traceQUEUE_CREATE_FAILED( ucQueueType );
			mtCOVERAGE_TEST_MARKER();
		}

		return pxNewQueue;
 800c0ee:	6afb      	ldr	r3, [r7, #44]	; 0x2c
	}
 800c0f0:	4618      	mov	r0, r3
 800c0f2:	3730      	adds	r7, #48	; 0x30
 800c0f4:	46bd      	mov	sp, r7
 800c0f6:	bd80      	pop	{r7, pc}

0800c0f8 <xQueueGenericCreate>:
/*-----------------------------------------------------------*/

#if( configSUPPORT_DYNAMIC_ALLOCATION == 1 )

	QueueHandle_t xQueueGenericCreate( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, const uint8_t ucQueueType )
	{
 800c0f8:	b580      	push	{r7, lr}
 800c0fa:	b08a      	sub	sp, #40	; 0x28
 800c0fc:	af02      	add	r7, sp, #8
 800c0fe:	60f8      	str	r0, [r7, #12]
 800c100:	60b9      	str	r1, [r7, #8]
 800c102:	4613      	mov	r3, r2
 800c104:	71fb      	strb	r3, [r7, #7]
	Queue_t *pxNewQueue;
	size_t xQueueSizeInBytes;
	uint8_t *pucQueueStorage;

		configASSERT( uxQueueLength > ( UBaseType_t ) 0 );
 800c106:	68fb      	ldr	r3, [r7, #12]
 800c108:	2b00      	cmp	r3, #0
 800c10a:	d10a      	bne.n	800c122 <xQueueGenericCreate+0x2a>
	__asm volatile
 800c10c:	f04f 0350 	mov.w	r3, #80	; 0x50
 800c110:	f383 8811 	msr	BASEPRI, r3
 800c114:	f3bf 8f6f 	isb	sy
 800c118:	f3bf 8f4f 	dsb	sy
 800c11c:	613b      	str	r3, [r7, #16]
}
 800c11e:	bf00      	nop
 800c120:	e7fe      	b.n	800c120 <xQueueGenericCreate+0x28>

		/* Allocate enough space to hold the maximum number of items that
		can be in the queue at any time.  It is valid for uxItemSize to be
		zero in the case the queue is used as a semaphore. */
		xQueueSizeInBytes = ( size_t ) ( uxQueueLength * uxItemSize ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800c122:	68fb      	ldr	r3, [r7, #12]
 800c124:	68ba      	ldr	r2, [r7, #8]
 800c126:	fb02 f303 	mul.w	r3, r2, r3
 800c12a:	61fb      	str	r3, [r7, #28]
		alignment requirements of the Queue_t structure - which in this case
		is an int8_t *.  Therefore, whenever the stack alignment requirements
		are greater than or equal to the pointer to char requirements the cast
		is safe.  In other cases alignment requirements are not strict (one or
		two bytes). */
		pxNewQueue = ( Queue_t * ) pvPortMalloc( sizeof( Queue_t ) + xQueueSizeInBytes ); /*lint !e9087 !e9079 see comment above. */
 800c12c:	69fb      	ldr	r3, [r7, #28]
 800c12e:	3350      	adds	r3, #80	; 0x50
 800c130:	4618      	mov	r0, r3
 800c132:	f7ff fa11 	bl	800b558 <pvPortMalloc>
 800c136:	61b8      	str	r0, [r7, #24]

		if( pxNewQueue != NULL )
 800c138:	69bb      	ldr	r3, [r7, #24]
 800c13a:	2b00      	cmp	r3, #0
 800c13c:	d011      	beq.n	800c162 <xQueueGenericCreate+0x6a>
		{
			/* Jump past the queue structure to find the location of the queue
			storage area. */
			pucQueueStorage = ( uint8_t * ) pxNewQueue;
 800c13e:	69bb      	ldr	r3, [r7, #24]
 800c140:	617b      	str	r3, [r7, #20]
			pucQueueStorage += sizeof( Queue_t ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 800c142:	697b      	ldr	r3, [r7, #20]
 800c144:	3350      	adds	r3, #80	; 0x50
 800c146:	617b      	str	r3, [r7, #20]
			#if( configSUPPORT_STATIC_ALLOCATION == 1 )
			{
				/* Queues can be created either statically or dynamically, so
				note this task was created dynamically in case it is later
				deleted. */
				pxNewQueue->ucStaticallyAllocated = pdFALSE;
 800c148:	69bb      	ldr	r3, [r7, #24]
 800c14a:	2200      	movs	r2, #0
 800c14c:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46
			}
			#endif /* configSUPPORT_STATIC_ALLOCATION */

			prvInitialiseNewQueue( uxQueueLength, uxItemSize, pucQueueStorage, ucQueueType, pxNewQueue );
 800c150:	79fa      	ldrb	r2, [r7, #7]
 800c152:	69bb      	ldr	r3, [r7, #24]
 800c154:	9300      	str	r3, [sp, #0]
 800c156:	4613      	mov	r3, r2
 800c158:	697a      	ldr	r2, [r7, #20]
 800c15a:	68b9      	ldr	r1, [r7, #8]
 800c15c:	68f8      	ldr	r0, [r7, #12]
 800c15e:	f000 f805 	bl	800c16c <prvInitialiseNewQueue>
		{
			traceQUEUE_CREATE_FAILED( ucQueueType );
			mtCOVERAGE_TEST_MARKER();
		}

		return pxNewQueue;
 800c162:	69bb      	ldr	r3, [r7, #24]
	}
 800c164:	4618      	mov	r0, r3
 800c166:	3720      	adds	r7, #32
 800c168:	46bd      	mov	sp, r7
 800c16a:	bd80      	pop	{r7, pc}

0800c16c <prvInitialiseNewQueue>:

#endif /* configSUPPORT_STATIC_ALLOCATION */
/*-----------------------------------------------------------*/

static void prvInitialiseNewQueue( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, uint8_t *pucQueueStorage, const uint8_t ucQueueType, Queue_t *pxNewQueue )
{
 800c16c:	b580      	push	{r7, lr}
 800c16e:	b084      	sub	sp, #16
 800c170:	af00      	add	r7, sp, #0
 800c172:	60f8      	str	r0, [r7, #12]
 800c174:	60b9      	str	r1, [r7, #8]
 800c176:	607a      	str	r2, [r7, #4]
 800c178:	70fb      	strb	r3, [r7, #3]
	/* Remove compiler warnings about unused parameters should
	configUSE_TRACE_FACILITY not be set to 1. */
	( void ) ucQueueType;

	if( uxItemSize == ( UBaseType_t ) 0 )
 800c17a:	68bb      	ldr	r3, [r7, #8]
 800c17c:	2b00      	cmp	r3, #0
 800c17e:	d103      	bne.n	800c188 <prvInitialiseNewQueue+0x1c>
	{
		/* No RAM was allocated for the queue storage area, but PC head cannot
		be set to NULL because NULL is used as a key to say the queue is used as
		a mutex.  Therefore just set pcHead to point to the queue as a benign
		value that is known to be within the memory map. */
		pxNewQueue->pcHead = ( int8_t * ) pxNewQueue;
 800c180:	69bb      	ldr	r3, [r7, #24]
 800c182:	69ba      	ldr	r2, [r7, #24]
 800c184:	601a      	str	r2, [r3, #0]
 800c186:	e002      	b.n	800c18e <prvInitialiseNewQueue+0x22>
	}
	else
	{
		/* Set the head to the start of the queue storage area. */
		pxNewQueue->pcHead = ( int8_t * ) pucQueueStorage;
 800c188:	69bb      	ldr	r3, [r7, #24]
 800c18a:	687a      	ldr	r2, [r7, #4]
 800c18c:	601a      	str	r2, [r3, #0]
	}

	/* Initialise the queue members as described where the queue type is
	defined. */
	pxNewQueue->uxLength = uxQueueLength;
 800c18e:	69bb      	ldr	r3, [r7, #24]
 800c190:	68fa      	ldr	r2, [r7, #12]
 800c192:	63da      	str	r2, [r3, #60]	; 0x3c
	pxNewQueue->uxItemSize = uxItemSize;
 800c194:	69bb      	ldr	r3, [r7, #24]
 800c196:	68ba      	ldr	r2, [r7, #8]
 800c198:	641a      	str	r2, [r3, #64]	; 0x40
	( void ) xQueueGenericReset( pxNewQueue, pdTRUE );
 800c19a:	2101      	movs	r1, #1
 800c19c:	69b8      	ldr	r0, [r7, #24]
 800c19e:	f7ff fecb 	bl	800bf38 <xQueueGenericReset>

	#if ( configUSE_TRACE_FACILITY == 1 )
	{
		pxNewQueue->ucQueueType = ucQueueType;
 800c1a2:	69bb      	ldr	r3, [r7, #24]
 800c1a4:	78fa      	ldrb	r2, [r7, #3]
 800c1a6:	f883 204c 	strb.w	r2, [r3, #76]	; 0x4c
		pxNewQueue->pxQueueSetContainer = NULL;
	}
	#endif /* configUSE_QUEUE_SETS */

	traceQUEUE_CREATE( pxNewQueue );
}
 800c1aa:	bf00      	nop
 800c1ac:	3710      	adds	r7, #16
 800c1ae:	46bd      	mov	sp, r7
 800c1b0:	bd80      	pop	{r7, pc}

0800c1b2 <prvInitialiseMutex>:
/*-----------------------------------------------------------*/

#if( configUSE_MUTEXES == 1 )

	static void prvInitialiseMutex( Queue_t *pxNewQueue )
	{
 800c1b2:	b580      	push	{r7, lr}
 800c1b4:	b082      	sub	sp, #8
 800c1b6:	af00      	add	r7, sp, #0
 800c1b8:	6078      	str	r0, [r7, #4]
		if( pxNewQueue != NULL )
 800c1ba:	687b      	ldr	r3, [r7, #4]
 800c1bc:	2b00      	cmp	r3, #0
 800c1be:	d00e      	beq.n	800c1de <prvInitialiseMutex+0x2c>
		{
			/* The queue create function will set all the queue structure members
			correctly for a generic queue, but this function is creating a
			mutex.  Overwrite those members that need to be set differently -
			in particular the information required for priority inheritance. */
			pxNewQueue->u.xSemaphore.xMutexHolder = NULL;
 800c1c0:	687b      	ldr	r3, [r7, #4]
 800c1c2:	2200      	movs	r2, #0
 800c1c4:	609a      	str	r2, [r3, #8]
			pxNewQueue->uxQueueType = queueQUEUE_IS_MUTEX;
 800c1c6:	687b      	ldr	r3, [r7, #4]
 800c1c8:	2200      	movs	r2, #0
 800c1ca:	601a      	str	r2, [r3, #0]

			/* In case this is a recursive mutex. */
			pxNewQueue->u.xSemaphore.uxRecursiveCallCount = 0;
 800c1cc:	687b      	ldr	r3, [r7, #4]
 800c1ce:	2200      	movs	r2, #0
 800c1d0:	60da      	str	r2, [r3, #12]

			traceCREATE_MUTEX( pxNewQueue );

			/* Start with the semaphore in the expected state. */
			( void ) xQueueGenericSend( pxNewQueue, NULL, ( TickType_t ) 0U, queueSEND_TO_BACK );
 800c1d2:	2300      	movs	r3, #0
 800c1d4:	2200      	movs	r2, #0
 800c1d6:	2100      	movs	r1, #0
 800c1d8:	6878      	ldr	r0, [r7, #4]
 800c1da:	f000 f8a1 	bl	800c320 <xQueueGenericSend>
		}
		else
		{
			traceCREATE_MUTEX_FAILED();
		}
	}
 800c1de:	bf00      	nop
 800c1e0:	3708      	adds	r7, #8
 800c1e2:	46bd      	mov	sp, r7
 800c1e4:	bd80      	pop	{r7, pc}

0800c1e6 <xQueueCreateMutex>:
/*-----------------------------------------------------------*/

#if( ( configUSE_MUTEXES == 1 ) && ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) )

	QueueHandle_t xQueueCreateMutex( const uint8_t ucQueueType )
	{
 800c1e6:	b580      	push	{r7, lr}
 800c1e8:	b086      	sub	sp, #24
 800c1ea:	af00      	add	r7, sp, #0
 800c1ec:	4603      	mov	r3, r0
 800c1ee:	71fb      	strb	r3, [r7, #7]
	QueueHandle_t xNewQueue;
	const UBaseType_t uxMutexLength = ( UBaseType_t ) 1, uxMutexSize = ( UBaseType_t ) 0;
 800c1f0:	2301      	movs	r3, #1
 800c1f2:	617b      	str	r3, [r7, #20]
 800c1f4:	2300      	movs	r3, #0
 800c1f6:	613b      	str	r3, [r7, #16]

		xNewQueue = xQueueGenericCreate( uxMutexLength, uxMutexSize, ucQueueType );
 800c1f8:	79fb      	ldrb	r3, [r7, #7]
 800c1fa:	461a      	mov	r2, r3
 800c1fc:	6939      	ldr	r1, [r7, #16]
 800c1fe:	6978      	ldr	r0, [r7, #20]
 800c200:	f7ff ff7a 	bl	800c0f8 <xQueueGenericCreate>
 800c204:	60f8      	str	r0, [r7, #12]
		prvInitialiseMutex( ( Queue_t * ) xNewQueue );
 800c206:	68f8      	ldr	r0, [r7, #12]
 800c208:	f7ff ffd3 	bl	800c1b2 <prvInitialiseMutex>

		return xNewQueue;
 800c20c:	68fb      	ldr	r3, [r7, #12]
	}
 800c20e:	4618      	mov	r0, r3
 800c210:	3718      	adds	r7, #24
 800c212:	46bd      	mov	sp, r7
 800c214:	bd80      	pop	{r7, pc}

0800c216 <xQueueCreateMutexStatic>:
/*-----------------------------------------------------------*/

#if( ( configUSE_MUTEXES == 1 ) && ( configSUPPORT_STATIC_ALLOCATION == 1 ) )

	QueueHandle_t xQueueCreateMutexStatic( const uint8_t ucQueueType, StaticQueue_t *pxStaticQueue )
	{
 800c216:	b580      	push	{r7, lr}
 800c218:	b088      	sub	sp, #32
 800c21a:	af02      	add	r7, sp, #8
 800c21c:	4603      	mov	r3, r0
 800c21e:	6039      	str	r1, [r7, #0]
 800c220:	71fb      	strb	r3, [r7, #7]
	QueueHandle_t xNewQueue;
	const UBaseType_t uxMutexLength = ( UBaseType_t ) 1, uxMutexSize = ( UBaseType_t ) 0;
 800c222:	2301      	movs	r3, #1
 800c224:	617b      	str	r3, [r7, #20]
 800c226:	2300      	movs	r3, #0
 800c228:	613b      	str	r3, [r7, #16]

		/* Prevent compiler warnings about unused parameters if
		configUSE_TRACE_FACILITY does not equal 1. */
		( void ) ucQueueType;

		xNewQueue = xQueueGenericCreateStatic( uxMutexLength, uxMutexSize, NULL, pxStaticQueue, ucQueueType );
 800c22a:	79fb      	ldrb	r3, [r7, #7]
 800c22c:	9300      	str	r3, [sp, #0]
 800c22e:	683b      	ldr	r3, [r7, #0]
 800c230:	2200      	movs	r2, #0
 800c232:	6939      	ldr	r1, [r7, #16]
 800c234:	6978      	ldr	r0, [r7, #20]
 800c236:	f7ff fee7 	bl	800c008 <xQueueGenericCreateStatic>
 800c23a:	60f8      	str	r0, [r7, #12]
		prvInitialiseMutex( ( Queue_t * ) xNewQueue );
 800c23c:	68f8      	ldr	r0, [r7, #12]
 800c23e:	f7ff ffb8 	bl	800c1b2 <prvInitialiseMutex>

		return xNewQueue;
 800c242:	68fb      	ldr	r3, [r7, #12]
	}
 800c244:	4618      	mov	r0, r3
 800c246:	3718      	adds	r7, #24
 800c248:	46bd      	mov	sp, r7
 800c24a:	bd80      	pop	{r7, pc}

0800c24c <xQueueGiveMutexRecursive>:
/*-----------------------------------------------------------*/

#if ( configUSE_RECURSIVE_MUTEXES == 1 )

	BaseType_t xQueueGiveMutexRecursive( QueueHandle_t xMutex )
	{
 800c24c:	b590      	push	{r4, r7, lr}
 800c24e:	b087      	sub	sp, #28
 800c250:	af00      	add	r7, sp, #0
 800c252:	6078      	str	r0, [r7, #4]
	BaseType_t xReturn;
	Queue_t * const pxMutex = ( Queue_t * ) xMutex;
 800c254:	687b      	ldr	r3, [r7, #4]
 800c256:	613b      	str	r3, [r7, #16]

		configASSERT( pxMutex );
 800c258:	693b      	ldr	r3, [r7, #16]
 800c25a:	2b00      	cmp	r3, #0
 800c25c:	d10a      	bne.n	800c274 <xQueueGiveMutexRecursive+0x28>
	__asm volatile
 800c25e:	f04f 0350 	mov.w	r3, #80	; 0x50
 800c262:	f383 8811 	msr	BASEPRI, r3
 800c266:	f3bf 8f6f 	isb	sy
 800c26a:	f3bf 8f4f 	dsb	sy
 800c26e:	60fb      	str	r3, [r7, #12]
}
 800c270:	bf00      	nop
 800c272:	e7fe      	b.n	800c272 <xQueueGiveMutexRecursive+0x26>
		change outside of this task.  If this task does not hold the mutex then
		pxMutexHolder can never coincidentally equal the tasks handle, and as
		this is the only condition we are interested in it does not matter if
		pxMutexHolder is accessed simultaneously by another task.  Therefore no
		mutual exclusion is required to test the pxMutexHolder variable. */
		if( pxMutex->u.xSemaphore.xMutexHolder == xTaskGetCurrentTaskHandle() )
 800c274:	693b      	ldr	r3, [r7, #16]
 800c276:	689c      	ldr	r4, [r3, #8]
 800c278:	f001 fba6 	bl	800d9c8 <xTaskGetCurrentTaskHandle>
 800c27c:	4603      	mov	r3, r0
 800c27e:	429c      	cmp	r4, r3
 800c280:	d111      	bne.n	800c2a6 <xQueueGiveMutexRecursive+0x5a>
			/* uxRecursiveCallCount cannot be zero if xMutexHolder is equal to
			the task handle, therefore no underflow check is required.  Also,
			uxRecursiveCallCount is only modified by the mutex holder, and as
			there can only be one, no mutual exclusion is required to modify the
			uxRecursiveCallCount member. */
			( pxMutex->u.xSemaphore.uxRecursiveCallCount )--;
 800c282:	693b      	ldr	r3, [r7, #16]
 800c284:	68db      	ldr	r3, [r3, #12]
 800c286:	1e5a      	subs	r2, r3, #1
 800c288:	693b      	ldr	r3, [r7, #16]
 800c28a:	60da      	str	r2, [r3, #12]

			/* Has the recursive call count unwound to 0? */
			if( pxMutex->u.xSemaphore.uxRecursiveCallCount == ( UBaseType_t ) 0 )
 800c28c:	693b      	ldr	r3, [r7, #16]
 800c28e:	68db      	ldr	r3, [r3, #12]
 800c290:	2b00      	cmp	r3, #0
 800c292:	d105      	bne.n	800c2a0 <xQueueGiveMutexRecursive+0x54>
			{
				/* Return the mutex.  This will automatically unblock any other
				task that might be waiting to access the mutex. */
				( void ) xQueueGenericSend( pxMutex, NULL, queueMUTEX_GIVE_BLOCK_TIME, queueSEND_TO_BACK );
 800c294:	2300      	movs	r3, #0
 800c296:	2200      	movs	r2, #0
 800c298:	2100      	movs	r1, #0
 800c29a:	6938      	ldr	r0, [r7, #16]
 800c29c:	f000 f840 	bl	800c320 <xQueueGenericSend>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}

			xReturn = pdPASS;
 800c2a0:	2301      	movs	r3, #1
 800c2a2:	617b      	str	r3, [r7, #20]
 800c2a4:	e001      	b.n	800c2aa <xQueueGiveMutexRecursive+0x5e>
		}
		else
		{
			/* The mutex cannot be given because the calling task is not the
			holder. */
			xReturn = pdFAIL;
 800c2a6:	2300      	movs	r3, #0
 800c2a8:	617b      	str	r3, [r7, #20]

			traceGIVE_MUTEX_RECURSIVE_FAILED( pxMutex );
		}

		return xReturn;
 800c2aa:	697b      	ldr	r3, [r7, #20]
	}
 800c2ac:	4618      	mov	r0, r3
 800c2ae:	371c      	adds	r7, #28
 800c2b0:	46bd      	mov	sp, r7
 800c2b2:	bd90      	pop	{r4, r7, pc}

0800c2b4 <xQueueTakeMutexRecursive>:
/*-----------------------------------------------------------*/

#if ( configUSE_RECURSIVE_MUTEXES == 1 )

	BaseType_t xQueueTakeMutexRecursive( QueueHandle_t xMutex, TickType_t xTicksToWait )
	{
 800c2b4:	b590      	push	{r4, r7, lr}
 800c2b6:	b087      	sub	sp, #28
 800c2b8:	af00      	add	r7, sp, #0
 800c2ba:	6078      	str	r0, [r7, #4]
 800c2bc:	6039      	str	r1, [r7, #0]
	BaseType_t xReturn;
	Queue_t * const pxMutex = ( Queue_t * ) xMutex;
 800c2be:	687b      	ldr	r3, [r7, #4]
 800c2c0:	613b      	str	r3, [r7, #16]

		configASSERT( pxMutex );
 800c2c2:	693b      	ldr	r3, [r7, #16]
 800c2c4:	2b00      	cmp	r3, #0
 800c2c6:	d10a      	bne.n	800c2de <xQueueTakeMutexRecursive+0x2a>
	__asm volatile
 800c2c8:	f04f 0350 	mov.w	r3, #80	; 0x50
 800c2cc:	f383 8811 	msr	BASEPRI, r3
 800c2d0:	f3bf 8f6f 	isb	sy
 800c2d4:	f3bf 8f4f 	dsb	sy
 800c2d8:	60fb      	str	r3, [r7, #12]
}
 800c2da:	bf00      	nop
 800c2dc:	e7fe      	b.n	800c2dc <xQueueTakeMutexRecursive+0x28>
		/* Comments regarding mutual exclusion as per those within
		xQueueGiveMutexRecursive(). */

		traceTAKE_MUTEX_RECURSIVE( pxMutex );

		if( pxMutex->u.xSemaphore.xMutexHolder == xTaskGetCurrentTaskHandle() )
 800c2de:	693b      	ldr	r3, [r7, #16]
 800c2e0:	689c      	ldr	r4, [r3, #8]
 800c2e2:	f001 fb71 	bl	800d9c8 <xTaskGetCurrentTaskHandle>
 800c2e6:	4603      	mov	r3, r0
 800c2e8:	429c      	cmp	r4, r3
 800c2ea:	d107      	bne.n	800c2fc <xQueueTakeMutexRecursive+0x48>
		{
			( pxMutex->u.xSemaphore.uxRecursiveCallCount )++;
 800c2ec:	693b      	ldr	r3, [r7, #16]
 800c2ee:	68db      	ldr	r3, [r3, #12]
 800c2f0:	1c5a      	adds	r2, r3, #1
 800c2f2:	693b      	ldr	r3, [r7, #16]
 800c2f4:	60da      	str	r2, [r3, #12]
			xReturn = pdPASS;
 800c2f6:	2301      	movs	r3, #1
 800c2f8:	617b      	str	r3, [r7, #20]
 800c2fa:	e00c      	b.n	800c316 <xQueueTakeMutexRecursive+0x62>
		}
		else
		{
			xReturn = xQueueSemaphoreTake( pxMutex, xTicksToWait );
 800c2fc:	6839      	ldr	r1, [r7, #0]
 800c2fe:	6938      	ldr	r0, [r7, #16]
 800c300:	f000 fa88 	bl	800c814 <xQueueSemaphoreTake>
 800c304:	6178      	str	r0, [r7, #20]

			/* pdPASS will only be returned if the mutex was successfully
			obtained.  The calling task may have entered the Blocked state
			before reaching here. */
			if( xReturn != pdFAIL )
 800c306:	697b      	ldr	r3, [r7, #20]
 800c308:	2b00      	cmp	r3, #0
 800c30a:	d004      	beq.n	800c316 <xQueueTakeMutexRecursive+0x62>
			{
				( pxMutex->u.xSemaphore.uxRecursiveCallCount )++;
 800c30c:	693b      	ldr	r3, [r7, #16]
 800c30e:	68db      	ldr	r3, [r3, #12]
 800c310:	1c5a      	adds	r2, r3, #1
 800c312:	693b      	ldr	r3, [r7, #16]
 800c314:	60da      	str	r2, [r3, #12]
			{
				traceTAKE_MUTEX_RECURSIVE_FAILED( pxMutex );
			}
		}

		return xReturn;
 800c316:	697b      	ldr	r3, [r7, #20]
	}
 800c318:	4618      	mov	r0, r3
 800c31a:	371c      	adds	r7, #28
 800c31c:	46bd      	mov	sp, r7
 800c31e:	bd90      	pop	{r4, r7, pc}

0800c320 <xQueueGenericSend>:

#endif /* ( ( configUSE_COUNTING_SEMAPHORES == 1 ) && ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) ) */
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericSend( QueueHandle_t xQueue, const void * const pvItemToQueue, TickType_t xTicksToWait, const BaseType_t xCopyPosition )
{
 800c320:	b580      	push	{r7, lr}
 800c322:	b08e      	sub	sp, #56	; 0x38
 800c324:	af00      	add	r7, sp, #0
 800c326:	60f8      	str	r0, [r7, #12]
 800c328:	60b9      	str	r1, [r7, #8]
 800c32a:	607a      	str	r2, [r7, #4]
 800c32c:	603b      	str	r3, [r7, #0]
BaseType_t xEntryTimeSet = pdFALSE, xYieldRequired;
 800c32e:	2300      	movs	r3, #0
 800c330:	637b      	str	r3, [r7, #52]	; 0x34
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 800c332:	68fb      	ldr	r3, [r7, #12]
 800c334:	633b      	str	r3, [r7, #48]	; 0x30

	configASSERT( pxQueue );
 800c336:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800c338:	2b00      	cmp	r3, #0
 800c33a:	d10a      	bne.n	800c352 <xQueueGenericSend+0x32>
	__asm volatile
 800c33c:	f04f 0350 	mov.w	r3, #80	; 0x50
 800c340:	f383 8811 	msr	BASEPRI, r3
 800c344:	f3bf 8f6f 	isb	sy
 800c348:	f3bf 8f4f 	dsb	sy
 800c34c:	62bb      	str	r3, [r7, #40]	; 0x28
}
 800c34e:	bf00      	nop
 800c350:	e7fe      	b.n	800c350 <xQueueGenericSend+0x30>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 800c352:	68bb      	ldr	r3, [r7, #8]
 800c354:	2b00      	cmp	r3, #0
 800c356:	d103      	bne.n	800c360 <xQueueGenericSend+0x40>
 800c358:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800c35a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800c35c:	2b00      	cmp	r3, #0
 800c35e:	d101      	bne.n	800c364 <xQueueGenericSend+0x44>
 800c360:	2301      	movs	r3, #1
 800c362:	e000      	b.n	800c366 <xQueueGenericSend+0x46>
 800c364:	2300      	movs	r3, #0
 800c366:	2b00      	cmp	r3, #0
 800c368:	d10a      	bne.n	800c380 <xQueueGenericSend+0x60>
	__asm volatile
 800c36a:	f04f 0350 	mov.w	r3, #80	; 0x50
 800c36e:	f383 8811 	msr	BASEPRI, r3
 800c372:	f3bf 8f6f 	isb	sy
 800c376:	f3bf 8f4f 	dsb	sy
 800c37a:	627b      	str	r3, [r7, #36]	; 0x24
}
 800c37c:	bf00      	nop
 800c37e:	e7fe      	b.n	800c37e <xQueueGenericSend+0x5e>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 800c380:	683b      	ldr	r3, [r7, #0]
 800c382:	2b02      	cmp	r3, #2
 800c384:	d103      	bne.n	800c38e <xQueueGenericSend+0x6e>
 800c386:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800c388:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800c38a:	2b01      	cmp	r3, #1
 800c38c:	d101      	bne.n	800c392 <xQueueGenericSend+0x72>
 800c38e:	2301      	movs	r3, #1
 800c390:	e000      	b.n	800c394 <xQueueGenericSend+0x74>
 800c392:	2300      	movs	r3, #0
 800c394:	2b00      	cmp	r3, #0
 800c396:	d10a      	bne.n	800c3ae <xQueueGenericSend+0x8e>
	__asm volatile
 800c398:	f04f 0350 	mov.w	r3, #80	; 0x50
 800c39c:	f383 8811 	msr	BASEPRI, r3
 800c3a0:	f3bf 8f6f 	isb	sy
 800c3a4:	f3bf 8f4f 	dsb	sy
 800c3a8:	623b      	str	r3, [r7, #32]
}
 800c3aa:	bf00      	nop
 800c3ac:	e7fe      	b.n	800c3ac <xQueueGenericSend+0x8c>
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 800c3ae:	f001 fb1b 	bl	800d9e8 <xTaskGetSchedulerState>
 800c3b2:	4603      	mov	r3, r0
 800c3b4:	2b00      	cmp	r3, #0
 800c3b6:	d102      	bne.n	800c3be <xQueueGenericSend+0x9e>
 800c3b8:	687b      	ldr	r3, [r7, #4]
 800c3ba:	2b00      	cmp	r3, #0
 800c3bc:	d101      	bne.n	800c3c2 <xQueueGenericSend+0xa2>
 800c3be:	2301      	movs	r3, #1
 800c3c0:	e000      	b.n	800c3c4 <xQueueGenericSend+0xa4>
 800c3c2:	2300      	movs	r3, #0
 800c3c4:	2b00      	cmp	r3, #0
 800c3c6:	d10a      	bne.n	800c3de <xQueueGenericSend+0xbe>
	__asm volatile
 800c3c8:	f04f 0350 	mov.w	r3, #80	; 0x50
 800c3cc:	f383 8811 	msr	BASEPRI, r3
 800c3d0:	f3bf 8f6f 	isb	sy
 800c3d4:	f3bf 8f4f 	dsb	sy
 800c3d8:	61fb      	str	r3, [r7, #28]
}
 800c3da:	bf00      	nop
 800c3dc:	e7fe      	b.n	800c3dc <xQueueGenericSend+0xbc>
	/*lint -save -e904 This function relaxes the coding standard somewhat to
	allow return statements within the function itself.  This is done in the
	interest of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 800c3de:	f7ff fc89 	bl	800bcf4 <vPortEnterCritical>
		{
			/* Is there room on the queue now?  The running task must be the
			highest priority task wanting to access the queue.  If the head item
			in the queue is to be overwritten then it does not matter if the
			queue is full. */
			if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 800c3e2:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800c3e4:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 800c3e6:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800c3e8:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800c3ea:	429a      	cmp	r2, r3
 800c3ec:	d302      	bcc.n	800c3f4 <xQueueGenericSend+0xd4>
 800c3ee:	683b      	ldr	r3, [r7, #0]
 800c3f0:	2b02      	cmp	r3, #2
 800c3f2:	d129      	bne.n	800c448 <xQueueGenericSend+0x128>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					xYieldRequired = prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 800c3f4:	683a      	ldr	r2, [r7, #0]
 800c3f6:	68b9      	ldr	r1, [r7, #8]
 800c3f8:	6b38      	ldr	r0, [r7, #48]	; 0x30
 800c3fa:	f000 fb2f 	bl	800ca5c <prvCopyDataToQueue>
 800c3fe:	62f8      	str	r0, [r7, #44]	; 0x2c

					/* If there was a task waiting for data to arrive on the
					queue then unblock it now. */
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 800c400:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800c402:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800c404:	2b00      	cmp	r3, #0
 800c406:	d010      	beq.n	800c42a <xQueueGenericSend+0x10a>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 800c408:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800c40a:	3324      	adds	r3, #36	; 0x24
 800c40c:	4618      	mov	r0, r3
 800c40e:	f001 f919 	bl	800d644 <xTaskRemoveFromEventList>
 800c412:	4603      	mov	r3, r0
 800c414:	2b00      	cmp	r3, #0
 800c416:	d013      	beq.n	800c440 <xQueueGenericSend+0x120>
						{
							/* The unblocked task has a priority higher than
							our own so yield immediately.  Yes it is ok to do
							this from within the critical section - the kernel
							takes care of that. */
							queueYIELD_IF_USING_PREEMPTION();
 800c418:	4b3f      	ldr	r3, [pc, #252]	; (800c518 <xQueueGenericSend+0x1f8>)
 800c41a:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800c41e:	601a      	str	r2, [r3, #0]
 800c420:	f3bf 8f4f 	dsb	sy
 800c424:	f3bf 8f6f 	isb	sy
 800c428:	e00a      	b.n	800c440 <xQueueGenericSend+0x120>
						else
						{
							mtCOVERAGE_TEST_MARKER();
						}
					}
					else if( xYieldRequired != pdFALSE )
 800c42a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800c42c:	2b00      	cmp	r3, #0
 800c42e:	d007      	beq.n	800c440 <xQueueGenericSend+0x120>
					{
						/* This path is a special case that will only get
						executed if the task was holding multiple mutexes and
						the mutexes were given back in an order that is
						different to that in which they were taken. */
						queueYIELD_IF_USING_PREEMPTION();
 800c430:	4b39      	ldr	r3, [pc, #228]	; (800c518 <xQueueGenericSend+0x1f8>)
 800c432:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800c436:	601a      	str	r2, [r3, #0]
 800c438:	f3bf 8f4f 	dsb	sy
 800c43c:	f3bf 8f6f 	isb	sy
						mtCOVERAGE_TEST_MARKER();
					}
				}
				#endif /* configUSE_QUEUE_SETS */

				taskEXIT_CRITICAL();
 800c440:	f7ff fc88 	bl	800bd54 <vPortExitCritical>
				return pdPASS;
 800c444:	2301      	movs	r3, #1
 800c446:	e063      	b.n	800c510 <xQueueGenericSend+0x1f0>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 800c448:	687b      	ldr	r3, [r7, #4]
 800c44a:	2b00      	cmp	r3, #0
 800c44c:	d103      	bne.n	800c456 <xQueueGenericSend+0x136>
				{
					/* The queue was full and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
 800c44e:	f7ff fc81 	bl	800bd54 <vPortExitCritical>

					/* Return to the original privilege level before exiting
					the function. */
					traceQUEUE_SEND_FAILED( pxQueue );
					return errQUEUE_FULL;
 800c452:	2300      	movs	r3, #0
 800c454:	e05c      	b.n	800c510 <xQueueGenericSend+0x1f0>
				}
				else if( xEntryTimeSet == pdFALSE )
 800c456:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800c458:	2b00      	cmp	r3, #0
 800c45a:	d106      	bne.n	800c46a <xQueueGenericSend+0x14a>
				{
					/* The queue was full and a block time was specified so
					configure the timeout structure. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 800c45c:	f107 0314 	add.w	r3, r7, #20
 800c460:	4618      	mov	r0, r3
 800c462:	f001 f953 	bl	800d70c <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 800c466:	2301      	movs	r3, #1
 800c468:	637b      	str	r3, [r7, #52]	; 0x34
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 800c46a:	f7ff fc73 	bl	800bd54 <vPortExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
 800c46e:	f000 febf 	bl	800d1f0 <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 800c472:	f7ff fc3f 	bl	800bcf4 <vPortEnterCritical>
 800c476:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800c478:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 800c47c:	b25b      	sxtb	r3, r3
 800c47e:	f1b3 3fff 	cmp.w	r3, #4294967295
 800c482:	d103      	bne.n	800c48c <xQueueGenericSend+0x16c>
 800c484:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800c486:	2200      	movs	r2, #0
 800c488:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 800c48c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800c48e:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 800c492:	b25b      	sxtb	r3, r3
 800c494:	f1b3 3fff 	cmp.w	r3, #4294967295
 800c498:	d103      	bne.n	800c4a2 <xQueueGenericSend+0x182>
 800c49a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800c49c:	2200      	movs	r2, #0
 800c49e:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 800c4a2:	f7ff fc57 	bl	800bd54 <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 800c4a6:	1d3a      	adds	r2, r7, #4
 800c4a8:	f107 0314 	add.w	r3, r7, #20
 800c4ac:	4611      	mov	r1, r2
 800c4ae:	4618      	mov	r0, r3
 800c4b0:	f001 f942 	bl	800d738 <xTaskCheckForTimeOut>
 800c4b4:	4603      	mov	r3, r0
 800c4b6:	2b00      	cmp	r3, #0
 800c4b8:	d124      	bne.n	800c504 <xQueueGenericSend+0x1e4>
		{
			if( prvIsQueueFull( pxQueue ) != pdFALSE )
 800c4ba:	6b38      	ldr	r0, [r7, #48]	; 0x30
 800c4bc:	f000 fbc6 	bl	800cc4c <prvIsQueueFull>
 800c4c0:	4603      	mov	r3, r0
 800c4c2:	2b00      	cmp	r3, #0
 800c4c4:	d018      	beq.n	800c4f8 <xQueueGenericSend+0x1d8>
			{
				traceBLOCKING_ON_QUEUE_SEND( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToSend ), xTicksToWait );
 800c4c6:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800c4c8:	3310      	adds	r3, #16
 800c4ca:	687a      	ldr	r2, [r7, #4]
 800c4cc:	4611      	mov	r1, r2
 800c4ce:	4618      	mov	r0, r3
 800c4d0:	f001 f868 	bl	800d5a4 <vTaskPlaceOnEventList>
				/* Unlocking the queue means queue events can effect the
				event list.  It is possible that interrupts occurring now
				remove this task from the event list again - but as the
				scheduler is suspended the task will go onto the pending
				ready last instead of the actual ready list. */
				prvUnlockQueue( pxQueue );
 800c4d4:	6b38      	ldr	r0, [r7, #48]	; 0x30
 800c4d6:	f000 fb51 	bl	800cb7c <prvUnlockQueue>
				/* Resuming the scheduler will move tasks from the pending
				ready list into the ready list - so it is feasible that this
				task is already in a ready list before it yields - in which
				case the yield will not cause a context switch unless there
				is also a higher priority task in the pending ready list. */
				if( xTaskResumeAll() == pdFALSE )
 800c4da:	f000 fe97 	bl	800d20c <xTaskResumeAll>
 800c4de:	4603      	mov	r3, r0
 800c4e0:	2b00      	cmp	r3, #0
 800c4e2:	f47f af7c 	bne.w	800c3de <xQueueGenericSend+0xbe>
				{
					portYIELD_WITHIN_API();
 800c4e6:	4b0c      	ldr	r3, [pc, #48]	; (800c518 <xQueueGenericSend+0x1f8>)
 800c4e8:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800c4ec:	601a      	str	r2, [r3, #0]
 800c4ee:	f3bf 8f4f 	dsb	sy
 800c4f2:	f3bf 8f6f 	isb	sy
 800c4f6:	e772      	b.n	800c3de <xQueueGenericSend+0xbe>
				}
			}
			else
			{
				/* Try again. */
				prvUnlockQueue( pxQueue );
 800c4f8:	6b38      	ldr	r0, [r7, #48]	; 0x30
 800c4fa:	f000 fb3f 	bl	800cb7c <prvUnlockQueue>
				( void ) xTaskResumeAll();
 800c4fe:	f000 fe85 	bl	800d20c <xTaskResumeAll>
 800c502:	e76c      	b.n	800c3de <xQueueGenericSend+0xbe>
			}
		}
		else
		{
			/* The timeout has expired. */
			prvUnlockQueue( pxQueue );
 800c504:	6b38      	ldr	r0, [r7, #48]	; 0x30
 800c506:	f000 fb39 	bl	800cb7c <prvUnlockQueue>
			( void ) xTaskResumeAll();
 800c50a:	f000 fe7f 	bl	800d20c <xTaskResumeAll>

			traceQUEUE_SEND_FAILED( pxQueue );
			return errQUEUE_FULL;
 800c50e:	2300      	movs	r3, #0
		}
	} /*lint -restore */
}
 800c510:	4618      	mov	r0, r3
 800c512:	3738      	adds	r7, #56	; 0x38
 800c514:	46bd      	mov	sp, r7
 800c516:	bd80      	pop	{r7, pc}
 800c518:	e000ed04 	.word	0xe000ed04

0800c51c <xQueueGenericSendFromISR>:
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericSendFromISR( QueueHandle_t xQueue, const void * const pvItemToQueue, BaseType_t * const pxHigherPriorityTaskWoken, const BaseType_t xCopyPosition )
{
 800c51c:	b580      	push	{r7, lr}
 800c51e:	b090      	sub	sp, #64	; 0x40
 800c520:	af00      	add	r7, sp, #0
 800c522:	60f8      	str	r0, [r7, #12]
 800c524:	60b9      	str	r1, [r7, #8]
 800c526:	607a      	str	r2, [r7, #4]
 800c528:	603b      	str	r3, [r7, #0]
BaseType_t xReturn;
UBaseType_t uxSavedInterruptStatus;
Queue_t * const pxQueue = xQueue;
 800c52a:	68fb      	ldr	r3, [r7, #12]
 800c52c:	63bb      	str	r3, [r7, #56]	; 0x38

	configASSERT( pxQueue );
 800c52e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800c530:	2b00      	cmp	r3, #0
 800c532:	d10a      	bne.n	800c54a <xQueueGenericSendFromISR+0x2e>
	__asm volatile
 800c534:	f04f 0350 	mov.w	r3, #80	; 0x50
 800c538:	f383 8811 	msr	BASEPRI, r3
 800c53c:	f3bf 8f6f 	isb	sy
 800c540:	f3bf 8f4f 	dsb	sy
 800c544:	62bb      	str	r3, [r7, #40]	; 0x28
}
 800c546:	bf00      	nop
 800c548:	e7fe      	b.n	800c548 <xQueueGenericSendFromISR+0x2c>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 800c54a:	68bb      	ldr	r3, [r7, #8]
 800c54c:	2b00      	cmp	r3, #0
 800c54e:	d103      	bne.n	800c558 <xQueueGenericSendFromISR+0x3c>
 800c550:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800c552:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800c554:	2b00      	cmp	r3, #0
 800c556:	d101      	bne.n	800c55c <xQueueGenericSendFromISR+0x40>
 800c558:	2301      	movs	r3, #1
 800c55a:	e000      	b.n	800c55e <xQueueGenericSendFromISR+0x42>
 800c55c:	2300      	movs	r3, #0
 800c55e:	2b00      	cmp	r3, #0
 800c560:	d10a      	bne.n	800c578 <xQueueGenericSendFromISR+0x5c>
	__asm volatile
 800c562:	f04f 0350 	mov.w	r3, #80	; 0x50
 800c566:	f383 8811 	msr	BASEPRI, r3
 800c56a:	f3bf 8f6f 	isb	sy
 800c56e:	f3bf 8f4f 	dsb	sy
 800c572:	627b      	str	r3, [r7, #36]	; 0x24
}
 800c574:	bf00      	nop
 800c576:	e7fe      	b.n	800c576 <xQueueGenericSendFromISR+0x5a>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 800c578:	683b      	ldr	r3, [r7, #0]
 800c57a:	2b02      	cmp	r3, #2
 800c57c:	d103      	bne.n	800c586 <xQueueGenericSendFromISR+0x6a>
 800c57e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800c580:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800c582:	2b01      	cmp	r3, #1
 800c584:	d101      	bne.n	800c58a <xQueueGenericSendFromISR+0x6e>
 800c586:	2301      	movs	r3, #1
 800c588:	e000      	b.n	800c58c <xQueueGenericSendFromISR+0x70>
 800c58a:	2300      	movs	r3, #0
 800c58c:	2b00      	cmp	r3, #0
 800c58e:	d10a      	bne.n	800c5a6 <xQueueGenericSendFromISR+0x8a>
	__asm volatile
 800c590:	f04f 0350 	mov.w	r3, #80	; 0x50
 800c594:	f383 8811 	msr	BASEPRI, r3
 800c598:	f3bf 8f6f 	isb	sy
 800c59c:	f3bf 8f4f 	dsb	sy
 800c5a0:	623b      	str	r3, [r7, #32]
}
 800c5a2:	bf00      	nop
 800c5a4:	e7fe      	b.n	800c5a4 <xQueueGenericSendFromISR+0x88>
	that have been assigned a priority at or (logically) below the maximum
	system call	interrupt priority.  FreeRTOS maintains a separate interrupt
	safe API to ensure interrupt entry is as fast and as simple as possible.
	More information (albeit Cortex-M specific) is provided on the following
	link: http://www.freertos.org/RTOS-Cortex-M3-M4.html */
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 800c5a6:	f7ff fc87 	bl	800beb8 <vPortValidateInterruptPriority>
	__asm volatile
 800c5aa:	f3ef 8211 	mrs	r2, BASEPRI
 800c5ae:	f04f 0350 	mov.w	r3, #80	; 0x50
 800c5b2:	f383 8811 	msr	BASEPRI, r3
 800c5b6:	f3bf 8f6f 	isb	sy
 800c5ba:	f3bf 8f4f 	dsb	sy
 800c5be:	61fa      	str	r2, [r7, #28]
 800c5c0:	61bb      	str	r3, [r7, #24]
	return ulOriginalBASEPRI;
 800c5c2:	69fb      	ldr	r3, [r7, #28]
	/* Similar to xQueueGenericSend, except without blocking if there is no room
	in the queue.  Also don't directly wake a task that was blocked on a queue
	read, instead return a flag to say whether a context switch is required or
	not (i.e. has a task with a higher priority than us been woken by this
	post). */
	uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
 800c5c4:	637b      	str	r3, [r7, #52]	; 0x34
	{
		if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 800c5c6:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800c5c8:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 800c5ca:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800c5cc:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800c5ce:	429a      	cmp	r2, r3
 800c5d0:	d302      	bcc.n	800c5d8 <xQueueGenericSendFromISR+0xbc>
 800c5d2:	683b      	ldr	r3, [r7, #0]
 800c5d4:	2b02      	cmp	r3, #2
 800c5d6:	d12f      	bne.n	800c638 <xQueueGenericSendFromISR+0x11c>
		{
			const int8_t cTxLock = pxQueue->cTxLock;
 800c5d8:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800c5da:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 800c5de:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
			const UBaseType_t uxPreviousMessagesWaiting = pxQueue->uxMessagesWaiting;
 800c5e2:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800c5e4:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800c5e6:	62fb      	str	r3, [r7, #44]	; 0x2c
			/* Semaphores use xQueueGiveFromISR(), so pxQueue will not be a
			semaphore or mutex.  That means prvCopyDataToQueue() cannot result
			in a task disinheriting a priority and prvCopyDataToQueue() can be
			called here even though the disinherit function does not check if
			the scheduler is suspended before accessing the ready lists. */
			( void ) prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 800c5e8:	683a      	ldr	r2, [r7, #0]
 800c5ea:	68b9      	ldr	r1, [r7, #8]
 800c5ec:	6bb8      	ldr	r0, [r7, #56]	; 0x38
 800c5ee:	f000 fa35 	bl	800ca5c <prvCopyDataToQueue>

			/* The event list is not altered if the queue is locked.  This will
			be done when the queue is unlocked later. */
			if( cTxLock == queueUNLOCKED )
 800c5f2:	f997 3033 	ldrsb.w	r3, [r7, #51]	; 0x33
 800c5f6:	f1b3 3fff 	cmp.w	r3, #4294967295
 800c5fa:	d112      	bne.n	800c622 <xQueueGenericSendFromISR+0x106>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 800c5fc:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800c5fe:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800c600:	2b00      	cmp	r3, #0
 800c602:	d016      	beq.n	800c632 <xQueueGenericSendFromISR+0x116>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 800c604:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800c606:	3324      	adds	r3, #36	; 0x24
 800c608:	4618      	mov	r0, r3
 800c60a:	f001 f81b 	bl	800d644 <xTaskRemoveFromEventList>
 800c60e:	4603      	mov	r3, r0
 800c610:	2b00      	cmp	r3, #0
 800c612:	d00e      	beq.n	800c632 <xQueueGenericSendFromISR+0x116>
						{
							/* The task waiting has a higher priority so record that a
							context	switch is required. */
							if( pxHigherPriorityTaskWoken != NULL )
 800c614:	687b      	ldr	r3, [r7, #4]
 800c616:	2b00      	cmp	r3, #0
 800c618:	d00b      	beq.n	800c632 <xQueueGenericSendFromISR+0x116>
							{
								*pxHigherPriorityTaskWoken = pdTRUE;
 800c61a:	687b      	ldr	r3, [r7, #4]
 800c61c:	2201      	movs	r2, #1
 800c61e:	601a      	str	r2, [r3, #0]
 800c620:	e007      	b.n	800c632 <xQueueGenericSendFromISR+0x116>
			}
			else
			{
				/* Increment the lock count so the task that unlocks the queue
				knows that data was posted while it was locked. */
				pxQueue->cTxLock = ( int8_t ) ( cTxLock + 1 );
 800c622:	f897 3033 	ldrb.w	r3, [r7, #51]	; 0x33
 800c626:	3301      	adds	r3, #1
 800c628:	b2db      	uxtb	r3, r3
 800c62a:	b25a      	sxtb	r2, r3
 800c62c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800c62e:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
			}

			xReturn = pdPASS;
 800c632:	2301      	movs	r3, #1
 800c634:	63fb      	str	r3, [r7, #60]	; 0x3c
		{
 800c636:	e001      	b.n	800c63c <xQueueGenericSendFromISR+0x120>
		}
		else
		{
			traceQUEUE_SEND_FROM_ISR_FAILED( pxQueue );
			xReturn = errQUEUE_FULL;
 800c638:	2300      	movs	r3, #0
 800c63a:	63fb      	str	r3, [r7, #60]	; 0x3c
 800c63c:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800c63e:	617b      	str	r3, [r7, #20]
	__asm volatile
 800c640:	697b      	ldr	r3, [r7, #20]
 800c642:	f383 8811 	msr	BASEPRI, r3
}
 800c646:	bf00      	nop
		}
	}
	portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

	return xReturn;
 800c648:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
}
 800c64a:	4618      	mov	r0, r3
 800c64c:	3740      	adds	r7, #64	; 0x40
 800c64e:	46bd      	mov	sp, r7
 800c650:	bd80      	pop	{r7, pc}
	...

0800c654 <xQueueReceive>:
	return xReturn;
}
/*-----------------------------------------------------------*/

BaseType_t xQueueReceive( QueueHandle_t xQueue, void * const pvBuffer, TickType_t xTicksToWait )
{
 800c654:	b580      	push	{r7, lr}
 800c656:	b08c      	sub	sp, #48	; 0x30
 800c658:	af00      	add	r7, sp, #0
 800c65a:	60f8      	str	r0, [r7, #12]
 800c65c:	60b9      	str	r1, [r7, #8]
 800c65e:	607a      	str	r2, [r7, #4]
BaseType_t xEntryTimeSet = pdFALSE;
 800c660:	2300      	movs	r3, #0
 800c662:	62fb      	str	r3, [r7, #44]	; 0x2c
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 800c664:	68fb      	ldr	r3, [r7, #12]
 800c666:	62bb      	str	r3, [r7, #40]	; 0x28

	/* Check the pointer is not NULL. */
	configASSERT( ( pxQueue ) );
 800c668:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800c66a:	2b00      	cmp	r3, #0
 800c66c:	d10a      	bne.n	800c684 <xQueueReceive+0x30>
	__asm volatile
 800c66e:	f04f 0350 	mov.w	r3, #80	; 0x50
 800c672:	f383 8811 	msr	BASEPRI, r3
 800c676:	f3bf 8f6f 	isb	sy
 800c67a:	f3bf 8f4f 	dsb	sy
 800c67e:	623b      	str	r3, [r7, #32]
}
 800c680:	bf00      	nop
 800c682:	e7fe      	b.n	800c682 <xQueueReceive+0x2e>

	/* The buffer into which data is received can only be NULL if the data size
	is zero (so no data is copied into the buffer. */
	configASSERT( !( ( ( pvBuffer ) == NULL ) && ( ( pxQueue )->uxItemSize != ( UBaseType_t ) 0U ) ) );
 800c684:	68bb      	ldr	r3, [r7, #8]
 800c686:	2b00      	cmp	r3, #0
 800c688:	d103      	bne.n	800c692 <xQueueReceive+0x3e>
 800c68a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800c68c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800c68e:	2b00      	cmp	r3, #0
 800c690:	d101      	bne.n	800c696 <xQueueReceive+0x42>
 800c692:	2301      	movs	r3, #1
 800c694:	e000      	b.n	800c698 <xQueueReceive+0x44>
 800c696:	2300      	movs	r3, #0
 800c698:	2b00      	cmp	r3, #0
 800c69a:	d10a      	bne.n	800c6b2 <xQueueReceive+0x5e>
	__asm volatile
 800c69c:	f04f 0350 	mov.w	r3, #80	; 0x50
 800c6a0:	f383 8811 	msr	BASEPRI, r3
 800c6a4:	f3bf 8f6f 	isb	sy
 800c6a8:	f3bf 8f4f 	dsb	sy
 800c6ac:	61fb      	str	r3, [r7, #28]
}
 800c6ae:	bf00      	nop
 800c6b0:	e7fe      	b.n	800c6b0 <xQueueReceive+0x5c>

	/* Cannot block if the scheduler is suspended. */
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 800c6b2:	f001 f999 	bl	800d9e8 <xTaskGetSchedulerState>
 800c6b6:	4603      	mov	r3, r0
 800c6b8:	2b00      	cmp	r3, #0
 800c6ba:	d102      	bne.n	800c6c2 <xQueueReceive+0x6e>
 800c6bc:	687b      	ldr	r3, [r7, #4]
 800c6be:	2b00      	cmp	r3, #0
 800c6c0:	d101      	bne.n	800c6c6 <xQueueReceive+0x72>
 800c6c2:	2301      	movs	r3, #1
 800c6c4:	e000      	b.n	800c6c8 <xQueueReceive+0x74>
 800c6c6:	2300      	movs	r3, #0
 800c6c8:	2b00      	cmp	r3, #0
 800c6ca:	d10a      	bne.n	800c6e2 <xQueueReceive+0x8e>
	__asm volatile
 800c6cc:	f04f 0350 	mov.w	r3, #80	; 0x50
 800c6d0:	f383 8811 	msr	BASEPRI, r3
 800c6d4:	f3bf 8f6f 	isb	sy
 800c6d8:	f3bf 8f4f 	dsb	sy
 800c6dc:	61bb      	str	r3, [r7, #24]
}
 800c6de:	bf00      	nop
 800c6e0:	e7fe      	b.n	800c6e0 <xQueueReceive+0x8c>
	/*lint -save -e904  This function relaxes the coding standard somewhat to
	allow return statements within the function itself.  This is done in the
	interest of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 800c6e2:	f7ff fb07 	bl	800bcf4 <vPortEnterCritical>
		{
			const UBaseType_t uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 800c6e6:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800c6e8:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800c6ea:	627b      	str	r3, [r7, #36]	; 0x24

			/* Is there data in the queue now?  To be running the calling task
			must be the highest priority task wanting to access the queue. */
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 800c6ec:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800c6ee:	2b00      	cmp	r3, #0
 800c6f0:	d01f      	beq.n	800c732 <xQueueReceive+0xde>
			{
				/* Data available, remove one item. */
				prvCopyDataFromQueue( pxQueue, pvBuffer );
 800c6f2:	68b9      	ldr	r1, [r7, #8]
 800c6f4:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 800c6f6:	f000 fa1b 	bl	800cb30 <prvCopyDataFromQueue>
				traceQUEUE_RECEIVE( pxQueue );
				pxQueue->uxMessagesWaiting = uxMessagesWaiting - ( UBaseType_t ) 1;
 800c6fa:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800c6fc:	1e5a      	subs	r2, r3, #1
 800c6fe:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800c700:	639a      	str	r2, [r3, #56]	; 0x38

				/* There is now space in the queue, were any tasks waiting to
				post to the queue?  If so, unblock the highest priority waiting
				task. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 800c702:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800c704:	691b      	ldr	r3, [r3, #16]
 800c706:	2b00      	cmp	r3, #0
 800c708:	d00f      	beq.n	800c72a <xQueueReceive+0xd6>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 800c70a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800c70c:	3310      	adds	r3, #16
 800c70e:	4618      	mov	r0, r3
 800c710:	f000 ff98 	bl	800d644 <xTaskRemoveFromEventList>
 800c714:	4603      	mov	r3, r0
 800c716:	2b00      	cmp	r3, #0
 800c718:	d007      	beq.n	800c72a <xQueueReceive+0xd6>
					{
						queueYIELD_IF_USING_PREEMPTION();
 800c71a:	4b3d      	ldr	r3, [pc, #244]	; (800c810 <xQueueReceive+0x1bc>)
 800c71c:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800c720:	601a      	str	r2, [r3, #0]
 800c722:	f3bf 8f4f 	dsb	sy
 800c726:	f3bf 8f6f 	isb	sy
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				taskEXIT_CRITICAL();
 800c72a:	f7ff fb13 	bl	800bd54 <vPortExitCritical>
				return pdPASS;
 800c72e:	2301      	movs	r3, #1
 800c730:	e069      	b.n	800c806 <xQueueReceive+0x1b2>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 800c732:	687b      	ldr	r3, [r7, #4]
 800c734:	2b00      	cmp	r3, #0
 800c736:	d103      	bne.n	800c740 <xQueueReceive+0xec>
				{
					/* The queue was empty and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
 800c738:	f7ff fb0c 	bl	800bd54 <vPortExitCritical>
					traceQUEUE_RECEIVE_FAILED( pxQueue );
					return errQUEUE_EMPTY;
 800c73c:	2300      	movs	r3, #0
 800c73e:	e062      	b.n	800c806 <xQueueReceive+0x1b2>
				}
				else if( xEntryTimeSet == pdFALSE )
 800c740:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800c742:	2b00      	cmp	r3, #0
 800c744:	d106      	bne.n	800c754 <xQueueReceive+0x100>
				{
					/* The queue was empty and a block time was specified so
					configure the timeout structure. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 800c746:	f107 0310 	add.w	r3, r7, #16
 800c74a:	4618      	mov	r0, r3
 800c74c:	f000 ffde 	bl	800d70c <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 800c750:	2301      	movs	r3, #1
 800c752:	62fb      	str	r3, [r7, #44]	; 0x2c
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 800c754:	f7ff fafe 	bl	800bd54 <vPortExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
 800c758:	f000 fd4a 	bl	800d1f0 <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 800c75c:	f7ff faca 	bl	800bcf4 <vPortEnterCritical>
 800c760:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800c762:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 800c766:	b25b      	sxtb	r3, r3
 800c768:	f1b3 3fff 	cmp.w	r3, #4294967295
 800c76c:	d103      	bne.n	800c776 <xQueueReceive+0x122>
 800c76e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800c770:	2200      	movs	r2, #0
 800c772:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 800c776:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800c778:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 800c77c:	b25b      	sxtb	r3, r3
 800c77e:	f1b3 3fff 	cmp.w	r3, #4294967295
 800c782:	d103      	bne.n	800c78c <xQueueReceive+0x138>
 800c784:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800c786:	2200      	movs	r2, #0
 800c788:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 800c78c:	f7ff fae2 	bl	800bd54 <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 800c790:	1d3a      	adds	r2, r7, #4
 800c792:	f107 0310 	add.w	r3, r7, #16
 800c796:	4611      	mov	r1, r2
 800c798:	4618      	mov	r0, r3
 800c79a:	f000 ffcd 	bl	800d738 <xTaskCheckForTimeOut>
 800c79e:	4603      	mov	r3, r0
 800c7a0:	2b00      	cmp	r3, #0
 800c7a2:	d123      	bne.n	800c7ec <xQueueReceive+0x198>
		{
			/* The timeout has not expired.  If the queue is still empty place
			the task on the list of tasks waiting to receive from the queue. */
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 800c7a4:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 800c7a6:	f000 fa3b 	bl	800cc20 <prvIsQueueEmpty>
 800c7aa:	4603      	mov	r3, r0
 800c7ac:	2b00      	cmp	r3, #0
 800c7ae:	d017      	beq.n	800c7e0 <xQueueReceive+0x18c>
			{
				traceBLOCKING_ON_QUEUE_RECEIVE( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait );
 800c7b0:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800c7b2:	3324      	adds	r3, #36	; 0x24
 800c7b4:	687a      	ldr	r2, [r7, #4]
 800c7b6:	4611      	mov	r1, r2
 800c7b8:	4618      	mov	r0, r3
 800c7ba:	f000 fef3 	bl	800d5a4 <vTaskPlaceOnEventList>
				prvUnlockQueue( pxQueue );
 800c7be:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 800c7c0:	f000 f9dc 	bl	800cb7c <prvUnlockQueue>
				if( xTaskResumeAll() == pdFALSE )
 800c7c4:	f000 fd22 	bl	800d20c <xTaskResumeAll>
 800c7c8:	4603      	mov	r3, r0
 800c7ca:	2b00      	cmp	r3, #0
 800c7cc:	d189      	bne.n	800c6e2 <xQueueReceive+0x8e>
				{
					portYIELD_WITHIN_API();
 800c7ce:	4b10      	ldr	r3, [pc, #64]	; (800c810 <xQueueReceive+0x1bc>)
 800c7d0:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800c7d4:	601a      	str	r2, [r3, #0]
 800c7d6:	f3bf 8f4f 	dsb	sy
 800c7da:	f3bf 8f6f 	isb	sy
 800c7de:	e780      	b.n	800c6e2 <xQueueReceive+0x8e>
			}
			else
			{
				/* The queue contains data again.  Loop back to try and read the
				data. */
				prvUnlockQueue( pxQueue );
 800c7e0:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 800c7e2:	f000 f9cb 	bl	800cb7c <prvUnlockQueue>
				( void ) xTaskResumeAll();
 800c7e6:	f000 fd11 	bl	800d20c <xTaskResumeAll>
 800c7ea:	e77a      	b.n	800c6e2 <xQueueReceive+0x8e>
		}
		else
		{
			/* Timed out.  If there is no data in the queue exit, otherwise loop
			back and attempt to read the data. */
			prvUnlockQueue( pxQueue );
 800c7ec:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 800c7ee:	f000 f9c5 	bl	800cb7c <prvUnlockQueue>
			( void ) xTaskResumeAll();
 800c7f2:	f000 fd0b 	bl	800d20c <xTaskResumeAll>

			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 800c7f6:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 800c7f8:	f000 fa12 	bl	800cc20 <prvIsQueueEmpty>
 800c7fc:	4603      	mov	r3, r0
 800c7fe:	2b00      	cmp	r3, #0
 800c800:	f43f af6f 	beq.w	800c6e2 <xQueueReceive+0x8e>
			{
				traceQUEUE_RECEIVE_FAILED( pxQueue );
				return errQUEUE_EMPTY;
 800c804:	2300      	movs	r3, #0
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	} /*lint -restore */
}
 800c806:	4618      	mov	r0, r3
 800c808:	3730      	adds	r7, #48	; 0x30
 800c80a:	46bd      	mov	sp, r7
 800c80c:	bd80      	pop	{r7, pc}
 800c80e:	bf00      	nop
 800c810:	e000ed04 	.word	0xe000ed04

0800c814 <xQueueSemaphoreTake>:
/*-----------------------------------------------------------*/

BaseType_t xQueueSemaphoreTake( QueueHandle_t xQueue, TickType_t xTicksToWait )
{
 800c814:	b580      	push	{r7, lr}
 800c816:	b08e      	sub	sp, #56	; 0x38
 800c818:	af00      	add	r7, sp, #0
 800c81a:	6078      	str	r0, [r7, #4]
 800c81c:	6039      	str	r1, [r7, #0]
BaseType_t xEntryTimeSet = pdFALSE;
 800c81e:	2300      	movs	r3, #0
 800c820:	637b      	str	r3, [r7, #52]	; 0x34
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 800c822:	687b      	ldr	r3, [r7, #4]
 800c824:	62fb      	str	r3, [r7, #44]	; 0x2c

#if( configUSE_MUTEXES == 1 )
	BaseType_t xInheritanceOccurred = pdFALSE;
 800c826:	2300      	movs	r3, #0
 800c828:	633b      	str	r3, [r7, #48]	; 0x30
#endif

	/* Check the queue pointer is not NULL. */
	configASSERT( ( pxQueue ) );
 800c82a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800c82c:	2b00      	cmp	r3, #0
 800c82e:	d10a      	bne.n	800c846 <xQueueSemaphoreTake+0x32>
	__asm volatile
 800c830:	f04f 0350 	mov.w	r3, #80	; 0x50
 800c834:	f383 8811 	msr	BASEPRI, r3
 800c838:	f3bf 8f6f 	isb	sy
 800c83c:	f3bf 8f4f 	dsb	sy
 800c840:	623b      	str	r3, [r7, #32]
}
 800c842:	bf00      	nop
 800c844:	e7fe      	b.n	800c844 <xQueueSemaphoreTake+0x30>

	/* Check this really is a semaphore, in which case the item size will be
	0. */
	configASSERT( pxQueue->uxItemSize == 0 );
 800c846:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800c848:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800c84a:	2b00      	cmp	r3, #0
 800c84c:	d00a      	beq.n	800c864 <xQueueSemaphoreTake+0x50>
	__asm volatile
 800c84e:	f04f 0350 	mov.w	r3, #80	; 0x50
 800c852:	f383 8811 	msr	BASEPRI, r3
 800c856:	f3bf 8f6f 	isb	sy
 800c85a:	f3bf 8f4f 	dsb	sy
 800c85e:	61fb      	str	r3, [r7, #28]
}
 800c860:	bf00      	nop
 800c862:	e7fe      	b.n	800c862 <xQueueSemaphoreTake+0x4e>

	/* Cannot block if the scheduler is suspended. */
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 800c864:	f001 f8c0 	bl	800d9e8 <xTaskGetSchedulerState>
 800c868:	4603      	mov	r3, r0
 800c86a:	2b00      	cmp	r3, #0
 800c86c:	d102      	bne.n	800c874 <xQueueSemaphoreTake+0x60>
 800c86e:	683b      	ldr	r3, [r7, #0]
 800c870:	2b00      	cmp	r3, #0
 800c872:	d101      	bne.n	800c878 <xQueueSemaphoreTake+0x64>
 800c874:	2301      	movs	r3, #1
 800c876:	e000      	b.n	800c87a <xQueueSemaphoreTake+0x66>
 800c878:	2300      	movs	r3, #0
 800c87a:	2b00      	cmp	r3, #0
 800c87c:	d10a      	bne.n	800c894 <xQueueSemaphoreTake+0x80>
	__asm volatile
 800c87e:	f04f 0350 	mov.w	r3, #80	; 0x50
 800c882:	f383 8811 	msr	BASEPRI, r3
 800c886:	f3bf 8f6f 	isb	sy
 800c88a:	f3bf 8f4f 	dsb	sy
 800c88e:	61bb      	str	r3, [r7, #24]
}
 800c890:	bf00      	nop
 800c892:	e7fe      	b.n	800c892 <xQueueSemaphoreTake+0x7e>
	/*lint -save -e904 This function relaxes the coding standard somewhat to allow return
	statements within the function itself.  This is done in the interest
	of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 800c894:	f7ff fa2e 	bl	800bcf4 <vPortEnterCritical>
		{
			/* Semaphores are queues with an item size of 0, and where the
			number of messages in the queue is the semaphore's count value. */
			const UBaseType_t uxSemaphoreCount = pxQueue->uxMessagesWaiting;
 800c898:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800c89a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800c89c:	62bb      	str	r3, [r7, #40]	; 0x28

			/* Is there data in the queue now?  To be running the calling task
			must be the highest priority task wanting to access the queue. */
			if( uxSemaphoreCount > ( UBaseType_t ) 0 )
 800c89e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800c8a0:	2b00      	cmp	r3, #0
 800c8a2:	d024      	beq.n	800c8ee <xQueueSemaphoreTake+0xda>
			{
				traceQUEUE_RECEIVE( pxQueue );

				/* Semaphores are queues with a data size of zero and where the
				messages waiting is the semaphore's count.  Reduce the count. */
				pxQueue->uxMessagesWaiting = uxSemaphoreCount - ( UBaseType_t ) 1;
 800c8a4:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800c8a6:	1e5a      	subs	r2, r3, #1
 800c8a8:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800c8aa:	639a      	str	r2, [r3, #56]	; 0x38

				#if ( configUSE_MUTEXES == 1 )
				{
					if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 800c8ac:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800c8ae:	681b      	ldr	r3, [r3, #0]
 800c8b0:	2b00      	cmp	r3, #0
 800c8b2:	d104      	bne.n	800c8be <xQueueSemaphoreTake+0xaa>
					{
						/* Record the information required to implement
						priority inheritance should it become necessary. */
						pxQueue->u.xSemaphore.xMutexHolder = pvTaskIncrementMutexHeldCount();
 800c8b4:	f001 fa0e 	bl	800dcd4 <pvTaskIncrementMutexHeldCount>
 800c8b8:	4602      	mov	r2, r0
 800c8ba:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800c8bc:	609a      	str	r2, [r3, #8]
				}
				#endif /* configUSE_MUTEXES */

				/* Check to see if other tasks are blocked waiting to give the
				semaphore, and if so, unblock the highest priority such task. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 800c8be:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800c8c0:	691b      	ldr	r3, [r3, #16]
 800c8c2:	2b00      	cmp	r3, #0
 800c8c4:	d00f      	beq.n	800c8e6 <xQueueSemaphoreTake+0xd2>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 800c8c6:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800c8c8:	3310      	adds	r3, #16
 800c8ca:	4618      	mov	r0, r3
 800c8cc:	f000 feba 	bl	800d644 <xTaskRemoveFromEventList>
 800c8d0:	4603      	mov	r3, r0
 800c8d2:	2b00      	cmp	r3, #0
 800c8d4:	d007      	beq.n	800c8e6 <xQueueSemaphoreTake+0xd2>
					{
						queueYIELD_IF_USING_PREEMPTION();
 800c8d6:	4b54      	ldr	r3, [pc, #336]	; (800ca28 <xQueueSemaphoreTake+0x214>)
 800c8d8:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800c8dc:	601a      	str	r2, [r3, #0]
 800c8de:	f3bf 8f4f 	dsb	sy
 800c8e2:	f3bf 8f6f 	isb	sy
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				taskEXIT_CRITICAL();
 800c8e6:	f7ff fa35 	bl	800bd54 <vPortExitCritical>
				return pdPASS;
 800c8ea:	2301      	movs	r3, #1
 800c8ec:	e097      	b.n	800ca1e <xQueueSemaphoreTake+0x20a>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 800c8ee:	683b      	ldr	r3, [r7, #0]
 800c8f0:	2b00      	cmp	r3, #0
 800c8f2:	d111      	bne.n	800c918 <xQueueSemaphoreTake+0x104>
					/* For inheritance to have occurred there must have been an
					initial timeout, and an adjusted timeout cannot become 0, as
					if it were 0 the function would have exited. */
					#if( configUSE_MUTEXES == 1 )
					{
						configASSERT( xInheritanceOccurred == pdFALSE );
 800c8f4:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800c8f6:	2b00      	cmp	r3, #0
 800c8f8:	d00a      	beq.n	800c910 <xQueueSemaphoreTake+0xfc>
	__asm volatile
 800c8fa:	f04f 0350 	mov.w	r3, #80	; 0x50
 800c8fe:	f383 8811 	msr	BASEPRI, r3
 800c902:	f3bf 8f6f 	isb	sy
 800c906:	f3bf 8f4f 	dsb	sy
 800c90a:	617b      	str	r3, [r7, #20]
}
 800c90c:	bf00      	nop
 800c90e:	e7fe      	b.n	800c90e <xQueueSemaphoreTake+0xfa>
					}
					#endif /* configUSE_MUTEXES */

					/* The semaphore count was 0 and no block time is specified
					(or the block time has expired) so exit now. */
					taskEXIT_CRITICAL();
 800c910:	f7ff fa20 	bl	800bd54 <vPortExitCritical>
					traceQUEUE_RECEIVE_FAILED( pxQueue );
					return errQUEUE_EMPTY;
 800c914:	2300      	movs	r3, #0
 800c916:	e082      	b.n	800ca1e <xQueueSemaphoreTake+0x20a>
				}
				else if( xEntryTimeSet == pdFALSE )
 800c918:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800c91a:	2b00      	cmp	r3, #0
 800c91c:	d106      	bne.n	800c92c <xQueueSemaphoreTake+0x118>
				{
					/* The semaphore count was 0 and a block time was specified
					so configure the timeout structure ready to block. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 800c91e:	f107 030c 	add.w	r3, r7, #12
 800c922:	4618      	mov	r0, r3
 800c924:	f000 fef2 	bl	800d70c <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 800c928:	2301      	movs	r3, #1
 800c92a:	637b      	str	r3, [r7, #52]	; 0x34
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 800c92c:	f7ff fa12 	bl	800bd54 <vPortExitCritical>

		/* Interrupts and other tasks can give to and take from the semaphore
		now the critical section has been exited. */

		vTaskSuspendAll();
 800c930:	f000 fc5e 	bl	800d1f0 <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 800c934:	f7ff f9de 	bl	800bcf4 <vPortEnterCritical>
 800c938:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800c93a:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 800c93e:	b25b      	sxtb	r3, r3
 800c940:	f1b3 3fff 	cmp.w	r3, #4294967295
 800c944:	d103      	bne.n	800c94e <xQueueSemaphoreTake+0x13a>
 800c946:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800c948:	2200      	movs	r2, #0
 800c94a:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 800c94e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800c950:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 800c954:	b25b      	sxtb	r3, r3
 800c956:	f1b3 3fff 	cmp.w	r3, #4294967295
 800c95a:	d103      	bne.n	800c964 <xQueueSemaphoreTake+0x150>
 800c95c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800c95e:	2200      	movs	r2, #0
 800c960:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 800c964:	f7ff f9f6 	bl	800bd54 <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 800c968:	463a      	mov	r2, r7
 800c96a:	f107 030c 	add.w	r3, r7, #12
 800c96e:	4611      	mov	r1, r2
 800c970:	4618      	mov	r0, r3
 800c972:	f000 fee1 	bl	800d738 <xTaskCheckForTimeOut>
 800c976:	4603      	mov	r3, r0
 800c978:	2b00      	cmp	r3, #0
 800c97a:	d132      	bne.n	800c9e2 <xQueueSemaphoreTake+0x1ce>
		{
			/* A block time is specified and not expired.  If the semaphore
			count is 0 then enter the Blocked state to wait for a semaphore to
			become available.  As semaphores are implemented with queues the
			queue being empty is equivalent to the semaphore count being 0. */
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 800c97c:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 800c97e:	f000 f94f 	bl	800cc20 <prvIsQueueEmpty>
 800c982:	4603      	mov	r3, r0
 800c984:	2b00      	cmp	r3, #0
 800c986:	d026      	beq.n	800c9d6 <xQueueSemaphoreTake+0x1c2>
			{
				traceBLOCKING_ON_QUEUE_RECEIVE( pxQueue );

				#if ( configUSE_MUTEXES == 1 )
				{
					if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 800c988:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800c98a:	681b      	ldr	r3, [r3, #0]
 800c98c:	2b00      	cmp	r3, #0
 800c98e:	d109      	bne.n	800c9a4 <xQueueSemaphoreTake+0x190>
					{
						taskENTER_CRITICAL();
 800c990:	f7ff f9b0 	bl	800bcf4 <vPortEnterCritical>
						{
							xInheritanceOccurred = xTaskPriorityInherit( pxQueue->u.xSemaphore.xMutexHolder );
 800c994:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800c996:	689b      	ldr	r3, [r3, #8]
 800c998:	4618      	mov	r0, r3
 800c99a:	f001 f843 	bl	800da24 <xTaskPriorityInherit>
 800c99e:	6338      	str	r0, [r7, #48]	; 0x30
						}
						taskEXIT_CRITICAL();
 800c9a0:	f7ff f9d8 	bl	800bd54 <vPortExitCritical>
						mtCOVERAGE_TEST_MARKER();
					}
				}
				#endif

				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait );
 800c9a4:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800c9a6:	3324      	adds	r3, #36	; 0x24
 800c9a8:	683a      	ldr	r2, [r7, #0]
 800c9aa:	4611      	mov	r1, r2
 800c9ac:	4618      	mov	r0, r3
 800c9ae:	f000 fdf9 	bl	800d5a4 <vTaskPlaceOnEventList>
				prvUnlockQueue( pxQueue );
 800c9b2:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 800c9b4:	f000 f8e2 	bl	800cb7c <prvUnlockQueue>
				if( xTaskResumeAll() == pdFALSE )
 800c9b8:	f000 fc28 	bl	800d20c <xTaskResumeAll>
 800c9bc:	4603      	mov	r3, r0
 800c9be:	2b00      	cmp	r3, #0
 800c9c0:	f47f af68 	bne.w	800c894 <xQueueSemaphoreTake+0x80>
				{
					portYIELD_WITHIN_API();
 800c9c4:	4b18      	ldr	r3, [pc, #96]	; (800ca28 <xQueueSemaphoreTake+0x214>)
 800c9c6:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800c9ca:	601a      	str	r2, [r3, #0]
 800c9cc:	f3bf 8f4f 	dsb	sy
 800c9d0:	f3bf 8f6f 	isb	sy
 800c9d4:	e75e      	b.n	800c894 <xQueueSemaphoreTake+0x80>
			}
			else
			{
				/* There was no timeout and the semaphore count was not 0, so
				attempt to take the semaphore again. */
				prvUnlockQueue( pxQueue );
 800c9d6:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 800c9d8:	f000 f8d0 	bl	800cb7c <prvUnlockQueue>
				( void ) xTaskResumeAll();
 800c9dc:	f000 fc16 	bl	800d20c <xTaskResumeAll>
 800c9e0:	e758      	b.n	800c894 <xQueueSemaphoreTake+0x80>
			}
		}
		else
		{
			/* Timed out. */
			prvUnlockQueue( pxQueue );
 800c9e2:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 800c9e4:	f000 f8ca 	bl	800cb7c <prvUnlockQueue>
			( void ) xTaskResumeAll();
 800c9e8:	f000 fc10 	bl	800d20c <xTaskResumeAll>

			/* If the semaphore count is 0 exit now as the timeout has
			expired.  Otherwise return to attempt to take the semaphore that is
			known to be available.  As semaphores are implemented by queues the
			queue being empty is equivalent to the semaphore count being 0. */
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 800c9ec:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 800c9ee:	f000 f917 	bl	800cc20 <prvIsQueueEmpty>
 800c9f2:	4603      	mov	r3, r0
 800c9f4:	2b00      	cmp	r3, #0
 800c9f6:	f43f af4d 	beq.w	800c894 <xQueueSemaphoreTake+0x80>
				#if ( configUSE_MUTEXES == 1 )
				{
					/* xInheritanceOccurred could only have be set if
					pxQueue->uxQueueType == queueQUEUE_IS_MUTEX so no need to
					test the mutex type again to check it is actually a mutex. */
					if( xInheritanceOccurred != pdFALSE )
 800c9fa:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800c9fc:	2b00      	cmp	r3, #0
 800c9fe:	d00d      	beq.n	800ca1c <xQueueSemaphoreTake+0x208>
					{
						taskENTER_CRITICAL();
 800ca00:	f7ff f978 	bl	800bcf4 <vPortEnterCritical>
							/* This task blocking on the mutex caused another
							task to inherit this task's priority.  Now this task
							has timed out the priority should be disinherited
							again, but only as low as the next highest priority
							task that is waiting for the same mutex. */
							uxHighestWaitingPriority = prvGetDisinheritPriorityAfterTimeout( pxQueue );
 800ca04:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 800ca06:	f000 f811 	bl	800ca2c <prvGetDisinheritPriorityAfterTimeout>
 800ca0a:	6278      	str	r0, [r7, #36]	; 0x24
							vTaskPriorityDisinheritAfterTimeout( pxQueue->u.xSemaphore.xMutexHolder, uxHighestWaitingPriority );
 800ca0c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800ca0e:	689b      	ldr	r3, [r3, #8]
 800ca10:	6a79      	ldr	r1, [r7, #36]	; 0x24
 800ca12:	4618      	mov	r0, r3
 800ca14:	f001 f8dc 	bl	800dbd0 <vTaskPriorityDisinheritAfterTimeout>
						}
						taskEXIT_CRITICAL();
 800ca18:	f7ff f99c 	bl	800bd54 <vPortExitCritical>
					}
				}
				#endif /* configUSE_MUTEXES */

				traceQUEUE_RECEIVE_FAILED( pxQueue );
				return errQUEUE_EMPTY;
 800ca1c:	2300      	movs	r3, #0
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	} /*lint -restore */
}
 800ca1e:	4618      	mov	r0, r3
 800ca20:	3738      	adds	r7, #56	; 0x38
 800ca22:	46bd      	mov	sp, r7
 800ca24:	bd80      	pop	{r7, pc}
 800ca26:	bf00      	nop
 800ca28:	e000ed04 	.word	0xe000ed04

0800ca2c <prvGetDisinheritPriorityAfterTimeout>:
/*-----------------------------------------------------------*/

#if( configUSE_MUTEXES == 1 )

	static UBaseType_t prvGetDisinheritPriorityAfterTimeout( const Queue_t * const pxQueue )
	{
 800ca2c:	b480      	push	{r7}
 800ca2e:	b085      	sub	sp, #20
 800ca30:	af00      	add	r7, sp, #0
 800ca32:	6078      	str	r0, [r7, #4]
		priority, but the waiting task times out, then the holder should
		disinherit the priority - but only down to the highest priority of any
		other tasks that are waiting for the same mutex.  For this purpose,
		return the priority of the highest priority task that is waiting for the
		mutex. */
		if( listCURRENT_LIST_LENGTH( &( pxQueue->xTasksWaitingToReceive ) ) > 0U )
 800ca34:	687b      	ldr	r3, [r7, #4]
 800ca36:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800ca38:	2b00      	cmp	r3, #0
 800ca3a:	d006      	beq.n	800ca4a <prvGetDisinheritPriorityAfterTimeout+0x1e>
		{
			uxHighestPriorityOfWaitingTasks = ( UBaseType_t ) configMAX_PRIORITIES - ( UBaseType_t ) listGET_ITEM_VALUE_OF_HEAD_ENTRY( &( pxQueue->xTasksWaitingToReceive ) );
 800ca3c:	687b      	ldr	r3, [r7, #4]
 800ca3e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800ca40:	681b      	ldr	r3, [r3, #0]
 800ca42:	f1c3 0338 	rsb	r3, r3, #56	; 0x38
 800ca46:	60fb      	str	r3, [r7, #12]
 800ca48:	e001      	b.n	800ca4e <prvGetDisinheritPriorityAfterTimeout+0x22>
		}
		else
		{
			uxHighestPriorityOfWaitingTasks = tskIDLE_PRIORITY;
 800ca4a:	2300      	movs	r3, #0
 800ca4c:	60fb      	str	r3, [r7, #12]
		}

		return uxHighestPriorityOfWaitingTasks;
 800ca4e:	68fb      	ldr	r3, [r7, #12]
	}
 800ca50:	4618      	mov	r0, r3
 800ca52:	3714      	adds	r7, #20
 800ca54:	46bd      	mov	sp, r7
 800ca56:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ca5a:	4770      	bx	lr

0800ca5c <prvCopyDataToQueue>:

#endif /* configUSE_MUTEXES */
/*-----------------------------------------------------------*/

static BaseType_t prvCopyDataToQueue( Queue_t * const pxQueue, const void *pvItemToQueue, const BaseType_t xPosition )
{
 800ca5c:	b580      	push	{r7, lr}
 800ca5e:	b086      	sub	sp, #24
 800ca60:	af00      	add	r7, sp, #0
 800ca62:	60f8      	str	r0, [r7, #12]
 800ca64:	60b9      	str	r1, [r7, #8]
 800ca66:	607a      	str	r2, [r7, #4]
BaseType_t xReturn = pdFALSE;
 800ca68:	2300      	movs	r3, #0
 800ca6a:	617b      	str	r3, [r7, #20]
UBaseType_t uxMessagesWaiting;

	/* This function is called from a critical section. */

	uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 800ca6c:	68fb      	ldr	r3, [r7, #12]
 800ca6e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800ca70:	613b      	str	r3, [r7, #16]

	if( pxQueue->uxItemSize == ( UBaseType_t ) 0 )
 800ca72:	68fb      	ldr	r3, [r7, #12]
 800ca74:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800ca76:	2b00      	cmp	r3, #0
 800ca78:	d10d      	bne.n	800ca96 <prvCopyDataToQueue+0x3a>
	{
		#if ( configUSE_MUTEXES == 1 )
		{
			if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 800ca7a:	68fb      	ldr	r3, [r7, #12]
 800ca7c:	681b      	ldr	r3, [r3, #0]
 800ca7e:	2b00      	cmp	r3, #0
 800ca80:	d14d      	bne.n	800cb1e <prvCopyDataToQueue+0xc2>
			{
				/* The mutex is no longer being held. */
				xReturn = xTaskPriorityDisinherit( pxQueue->u.xSemaphore.xMutexHolder );
 800ca82:	68fb      	ldr	r3, [r7, #12]
 800ca84:	689b      	ldr	r3, [r3, #8]
 800ca86:	4618      	mov	r0, r3
 800ca88:	f001 f834 	bl	800daf4 <xTaskPriorityDisinherit>
 800ca8c:	6178      	str	r0, [r7, #20]
				pxQueue->u.xSemaphore.xMutexHolder = NULL;
 800ca8e:	68fb      	ldr	r3, [r7, #12]
 800ca90:	2200      	movs	r2, #0
 800ca92:	609a      	str	r2, [r3, #8]
 800ca94:	e043      	b.n	800cb1e <prvCopyDataToQueue+0xc2>
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configUSE_MUTEXES */
	}
	else if( xPosition == queueSEND_TO_BACK )
 800ca96:	687b      	ldr	r3, [r7, #4]
 800ca98:	2b00      	cmp	r3, #0
 800ca9a:	d119      	bne.n	800cad0 <prvCopyDataToQueue+0x74>
	{
		( void ) memcpy( ( void * ) pxQueue->pcWriteTo, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 !e9087 MISRA exception as the casts are only redundant for some ports, plus previous logic ensures a null pointer can only be passed to memcpy() if the copy size is 0.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes. */
 800ca9c:	68fb      	ldr	r3, [r7, #12]
 800ca9e:	6858      	ldr	r0, [r3, #4]
 800caa0:	68fb      	ldr	r3, [r7, #12]
 800caa2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800caa4:	461a      	mov	r2, r3
 800caa6:	68b9      	ldr	r1, [r7, #8]
 800caa8:	f001 fded 	bl	800e686 <memcpy>
		pxQueue->pcWriteTo += pxQueue->uxItemSize; /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 800caac:	68fb      	ldr	r3, [r7, #12]
 800caae:	685a      	ldr	r2, [r3, #4]
 800cab0:	68fb      	ldr	r3, [r7, #12]
 800cab2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800cab4:	441a      	add	r2, r3
 800cab6:	68fb      	ldr	r3, [r7, #12]
 800cab8:	605a      	str	r2, [r3, #4]
		if( pxQueue->pcWriteTo >= pxQueue->u.xQueue.pcTail ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 800caba:	68fb      	ldr	r3, [r7, #12]
 800cabc:	685a      	ldr	r2, [r3, #4]
 800cabe:	68fb      	ldr	r3, [r7, #12]
 800cac0:	689b      	ldr	r3, [r3, #8]
 800cac2:	429a      	cmp	r2, r3
 800cac4:	d32b      	bcc.n	800cb1e <prvCopyDataToQueue+0xc2>
		{
			pxQueue->pcWriteTo = pxQueue->pcHead;
 800cac6:	68fb      	ldr	r3, [r7, #12]
 800cac8:	681a      	ldr	r2, [r3, #0]
 800caca:	68fb      	ldr	r3, [r7, #12]
 800cacc:	605a      	str	r2, [r3, #4]
 800cace:	e026      	b.n	800cb1e <prvCopyDataToQueue+0xc2>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	else
	{
		( void ) memcpy( ( void * ) pxQueue->u.xQueue.pcReadFrom, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e9087 !e418 MISRA exception as the casts are only redundant for some ports.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes.  Assert checks null pointer only used when length is 0. */
 800cad0:	68fb      	ldr	r3, [r7, #12]
 800cad2:	68d8      	ldr	r0, [r3, #12]
 800cad4:	68fb      	ldr	r3, [r7, #12]
 800cad6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800cad8:	461a      	mov	r2, r3
 800cada:	68b9      	ldr	r1, [r7, #8]
 800cadc:	f001 fdd3 	bl	800e686 <memcpy>
		pxQueue->u.xQueue.pcReadFrom -= pxQueue->uxItemSize;
 800cae0:	68fb      	ldr	r3, [r7, #12]
 800cae2:	68da      	ldr	r2, [r3, #12]
 800cae4:	68fb      	ldr	r3, [r7, #12]
 800cae6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800cae8:	425b      	negs	r3, r3
 800caea:	441a      	add	r2, r3
 800caec:	68fb      	ldr	r3, [r7, #12]
 800caee:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.xQueue.pcReadFrom < pxQueue->pcHead ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 800caf0:	68fb      	ldr	r3, [r7, #12]
 800caf2:	68da      	ldr	r2, [r3, #12]
 800caf4:	68fb      	ldr	r3, [r7, #12]
 800caf6:	681b      	ldr	r3, [r3, #0]
 800caf8:	429a      	cmp	r2, r3
 800cafa:	d207      	bcs.n	800cb0c <prvCopyDataToQueue+0xb0>
		{
			pxQueue->u.xQueue.pcReadFrom = ( pxQueue->u.xQueue.pcTail - pxQueue->uxItemSize );
 800cafc:	68fb      	ldr	r3, [r7, #12]
 800cafe:	689a      	ldr	r2, [r3, #8]
 800cb00:	68fb      	ldr	r3, [r7, #12]
 800cb02:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800cb04:	425b      	negs	r3, r3
 800cb06:	441a      	add	r2, r3
 800cb08:	68fb      	ldr	r3, [r7, #12]
 800cb0a:	60da      	str	r2, [r3, #12]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		if( xPosition == queueOVERWRITE )
 800cb0c:	687b      	ldr	r3, [r7, #4]
 800cb0e:	2b02      	cmp	r3, #2
 800cb10:	d105      	bne.n	800cb1e <prvCopyDataToQueue+0xc2>
		{
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 800cb12:	693b      	ldr	r3, [r7, #16]
 800cb14:	2b00      	cmp	r3, #0
 800cb16:	d002      	beq.n	800cb1e <prvCopyDataToQueue+0xc2>
			{
				/* An item is not being added but overwritten, so subtract
				one from the recorded number of items in the queue so when
				one is added again below the number of recorded items remains
				correct. */
				--uxMessagesWaiting;
 800cb18:	693b      	ldr	r3, [r7, #16]
 800cb1a:	3b01      	subs	r3, #1
 800cb1c:	613b      	str	r3, [r7, #16]
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}

	pxQueue->uxMessagesWaiting = uxMessagesWaiting + ( UBaseType_t ) 1;
 800cb1e:	693b      	ldr	r3, [r7, #16]
 800cb20:	1c5a      	adds	r2, r3, #1
 800cb22:	68fb      	ldr	r3, [r7, #12]
 800cb24:	639a      	str	r2, [r3, #56]	; 0x38

	return xReturn;
 800cb26:	697b      	ldr	r3, [r7, #20]
}
 800cb28:	4618      	mov	r0, r3
 800cb2a:	3718      	adds	r7, #24
 800cb2c:	46bd      	mov	sp, r7
 800cb2e:	bd80      	pop	{r7, pc}

0800cb30 <prvCopyDataFromQueue>:
/*-----------------------------------------------------------*/

static void prvCopyDataFromQueue( Queue_t * const pxQueue, void * const pvBuffer )
{
 800cb30:	b580      	push	{r7, lr}
 800cb32:	b082      	sub	sp, #8
 800cb34:	af00      	add	r7, sp, #0
 800cb36:	6078      	str	r0, [r7, #4]
 800cb38:	6039      	str	r1, [r7, #0]
	if( pxQueue->uxItemSize != ( UBaseType_t ) 0 )
 800cb3a:	687b      	ldr	r3, [r7, #4]
 800cb3c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800cb3e:	2b00      	cmp	r3, #0
 800cb40:	d018      	beq.n	800cb74 <prvCopyDataFromQueue+0x44>
	{
		pxQueue->u.xQueue.pcReadFrom += pxQueue->uxItemSize; /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 800cb42:	687b      	ldr	r3, [r7, #4]
 800cb44:	68da      	ldr	r2, [r3, #12]
 800cb46:	687b      	ldr	r3, [r7, #4]
 800cb48:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800cb4a:	441a      	add	r2, r3
 800cb4c:	687b      	ldr	r3, [r7, #4]
 800cb4e:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.xQueue.pcReadFrom >= pxQueue->u.xQueue.pcTail ) /*lint !e946 MISRA exception justified as use of the relational operator is the cleanest solutions. */
 800cb50:	687b      	ldr	r3, [r7, #4]
 800cb52:	68da      	ldr	r2, [r3, #12]
 800cb54:	687b      	ldr	r3, [r7, #4]
 800cb56:	689b      	ldr	r3, [r3, #8]
 800cb58:	429a      	cmp	r2, r3
 800cb5a:	d303      	bcc.n	800cb64 <prvCopyDataFromQueue+0x34>
		{
			pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead;
 800cb5c:	687b      	ldr	r3, [r7, #4]
 800cb5e:	681a      	ldr	r2, [r3, #0]
 800cb60:	687b      	ldr	r3, [r7, #4]
 800cb62:	60da      	str	r2, [r3, #12]
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
		( void ) memcpy( ( void * ) pvBuffer, ( void * ) pxQueue->u.xQueue.pcReadFrom, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 !e9087 MISRA exception as the casts are only redundant for some ports.  Also previous logic ensures a null pointer can only be passed to memcpy() when the count is 0.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes. */
 800cb64:	687b      	ldr	r3, [r7, #4]
 800cb66:	68d9      	ldr	r1, [r3, #12]
 800cb68:	687b      	ldr	r3, [r7, #4]
 800cb6a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800cb6c:	461a      	mov	r2, r3
 800cb6e:	6838      	ldr	r0, [r7, #0]
 800cb70:	f001 fd89 	bl	800e686 <memcpy>
	}
}
 800cb74:	bf00      	nop
 800cb76:	3708      	adds	r7, #8
 800cb78:	46bd      	mov	sp, r7
 800cb7a:	bd80      	pop	{r7, pc}

0800cb7c <prvUnlockQueue>:
/*-----------------------------------------------------------*/

static void prvUnlockQueue( Queue_t * const pxQueue )
{
 800cb7c:	b580      	push	{r7, lr}
 800cb7e:	b084      	sub	sp, #16
 800cb80:	af00      	add	r7, sp, #0
 800cb82:	6078      	str	r0, [r7, #4]

	/* The lock counts contains the number of extra data items placed or
	removed from the queue while the queue was locked.  When a queue is
	locked items can be added or removed, but the event lists cannot be
	updated. */
	taskENTER_CRITICAL();
 800cb84:	f7ff f8b6 	bl	800bcf4 <vPortEnterCritical>
	{
		int8_t cTxLock = pxQueue->cTxLock;
 800cb88:	687b      	ldr	r3, [r7, #4]
 800cb8a:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 800cb8e:	73fb      	strb	r3, [r7, #15]

		/* See if data was added to the queue while it was locked. */
		while( cTxLock > queueLOCKED_UNMODIFIED )
 800cb90:	e011      	b.n	800cbb6 <prvUnlockQueue+0x3a>
			}
			#else /* configUSE_QUEUE_SETS */
			{
				/* Tasks that are removed from the event list will get added to
				the pending ready list as the scheduler is still suspended. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 800cb92:	687b      	ldr	r3, [r7, #4]
 800cb94:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800cb96:	2b00      	cmp	r3, #0
 800cb98:	d012      	beq.n	800cbc0 <prvUnlockQueue+0x44>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 800cb9a:	687b      	ldr	r3, [r7, #4]
 800cb9c:	3324      	adds	r3, #36	; 0x24
 800cb9e:	4618      	mov	r0, r3
 800cba0:	f000 fd50 	bl	800d644 <xTaskRemoveFromEventList>
 800cba4:	4603      	mov	r3, r0
 800cba6:	2b00      	cmp	r3, #0
 800cba8:	d001      	beq.n	800cbae <prvUnlockQueue+0x32>
					{
						/* The task waiting has a higher priority so record that
						a context switch is required. */
						vTaskMissedYield();
 800cbaa:	f000 fe27 	bl	800d7fc <vTaskMissedYield>
					break;
				}
			}
			#endif /* configUSE_QUEUE_SETS */

			--cTxLock;
 800cbae:	7bfb      	ldrb	r3, [r7, #15]
 800cbb0:	3b01      	subs	r3, #1
 800cbb2:	b2db      	uxtb	r3, r3
 800cbb4:	73fb      	strb	r3, [r7, #15]
		while( cTxLock > queueLOCKED_UNMODIFIED )
 800cbb6:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800cbba:	2b00      	cmp	r3, #0
 800cbbc:	dce9      	bgt.n	800cb92 <prvUnlockQueue+0x16>
 800cbbe:	e000      	b.n	800cbc2 <prvUnlockQueue+0x46>
					break;
 800cbc0:	bf00      	nop
		}

		pxQueue->cTxLock = queueUNLOCKED;
 800cbc2:	687b      	ldr	r3, [r7, #4]
 800cbc4:	22ff      	movs	r2, #255	; 0xff
 800cbc6:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
	}
	taskEXIT_CRITICAL();
 800cbca:	f7ff f8c3 	bl	800bd54 <vPortExitCritical>

	/* Do the same for the Rx lock. */
	taskENTER_CRITICAL();
 800cbce:	f7ff f891 	bl	800bcf4 <vPortEnterCritical>
	{
		int8_t cRxLock = pxQueue->cRxLock;
 800cbd2:	687b      	ldr	r3, [r7, #4]
 800cbd4:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 800cbd8:	73bb      	strb	r3, [r7, #14]

		while( cRxLock > queueLOCKED_UNMODIFIED )
 800cbda:	e011      	b.n	800cc00 <prvUnlockQueue+0x84>
		{
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 800cbdc:	687b      	ldr	r3, [r7, #4]
 800cbde:	691b      	ldr	r3, [r3, #16]
 800cbe0:	2b00      	cmp	r3, #0
 800cbe2:	d012      	beq.n	800cc0a <prvUnlockQueue+0x8e>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 800cbe4:	687b      	ldr	r3, [r7, #4]
 800cbe6:	3310      	adds	r3, #16
 800cbe8:	4618      	mov	r0, r3
 800cbea:	f000 fd2b 	bl	800d644 <xTaskRemoveFromEventList>
 800cbee:	4603      	mov	r3, r0
 800cbf0:	2b00      	cmp	r3, #0
 800cbf2:	d001      	beq.n	800cbf8 <prvUnlockQueue+0x7c>
				{
					vTaskMissedYield();
 800cbf4:	f000 fe02 	bl	800d7fc <vTaskMissedYield>
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				--cRxLock;
 800cbf8:	7bbb      	ldrb	r3, [r7, #14]
 800cbfa:	3b01      	subs	r3, #1
 800cbfc:	b2db      	uxtb	r3, r3
 800cbfe:	73bb      	strb	r3, [r7, #14]
		while( cRxLock > queueLOCKED_UNMODIFIED )
 800cc00:	f997 300e 	ldrsb.w	r3, [r7, #14]
 800cc04:	2b00      	cmp	r3, #0
 800cc06:	dce9      	bgt.n	800cbdc <prvUnlockQueue+0x60>
 800cc08:	e000      	b.n	800cc0c <prvUnlockQueue+0x90>
			}
			else
			{
				break;
 800cc0a:	bf00      	nop
			}
		}

		pxQueue->cRxLock = queueUNLOCKED;
 800cc0c:	687b      	ldr	r3, [r7, #4]
 800cc0e:	22ff      	movs	r2, #255	; 0xff
 800cc10:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
	}
	taskEXIT_CRITICAL();
 800cc14:	f7ff f89e 	bl	800bd54 <vPortExitCritical>
}
 800cc18:	bf00      	nop
 800cc1a:	3710      	adds	r7, #16
 800cc1c:	46bd      	mov	sp, r7
 800cc1e:	bd80      	pop	{r7, pc}

0800cc20 <prvIsQueueEmpty>:
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueEmpty( const Queue_t *pxQueue )
{
 800cc20:	b580      	push	{r7, lr}
 800cc22:	b084      	sub	sp, #16
 800cc24:	af00      	add	r7, sp, #0
 800cc26:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 800cc28:	f7ff f864 	bl	800bcf4 <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t )  0 )
 800cc2c:	687b      	ldr	r3, [r7, #4]
 800cc2e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800cc30:	2b00      	cmp	r3, #0
 800cc32:	d102      	bne.n	800cc3a <prvIsQueueEmpty+0x1a>
		{
			xReturn = pdTRUE;
 800cc34:	2301      	movs	r3, #1
 800cc36:	60fb      	str	r3, [r7, #12]
 800cc38:	e001      	b.n	800cc3e <prvIsQueueEmpty+0x1e>
		}
		else
		{
			xReturn = pdFALSE;
 800cc3a:	2300      	movs	r3, #0
 800cc3c:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 800cc3e:	f7ff f889 	bl	800bd54 <vPortExitCritical>

	return xReturn;
 800cc42:	68fb      	ldr	r3, [r7, #12]
}
 800cc44:	4618      	mov	r0, r3
 800cc46:	3710      	adds	r7, #16
 800cc48:	46bd      	mov	sp, r7
 800cc4a:	bd80      	pop	{r7, pc}

0800cc4c <prvIsQueueFull>:
	return xReturn;
} /*lint !e818 xQueue could not be pointer to const because it is a typedef. */
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueFull( const Queue_t *pxQueue )
{
 800cc4c:	b580      	push	{r7, lr}
 800cc4e:	b084      	sub	sp, #16
 800cc50:	af00      	add	r7, sp, #0
 800cc52:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 800cc54:	f7ff f84e 	bl	800bcf4 <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == pxQueue->uxLength )
 800cc58:	687b      	ldr	r3, [r7, #4]
 800cc5a:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 800cc5c:	687b      	ldr	r3, [r7, #4]
 800cc5e:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800cc60:	429a      	cmp	r2, r3
 800cc62:	d102      	bne.n	800cc6a <prvIsQueueFull+0x1e>
		{
			xReturn = pdTRUE;
 800cc64:	2301      	movs	r3, #1
 800cc66:	60fb      	str	r3, [r7, #12]
 800cc68:	e001      	b.n	800cc6e <prvIsQueueFull+0x22>
		}
		else
		{
			xReturn = pdFALSE;
 800cc6a:	2300      	movs	r3, #0
 800cc6c:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 800cc6e:	f7ff f871 	bl	800bd54 <vPortExitCritical>

	return xReturn;
 800cc72:	68fb      	ldr	r3, [r7, #12]
}
 800cc74:	4618      	mov	r0, r3
 800cc76:	3710      	adds	r7, #16
 800cc78:	46bd      	mov	sp, r7
 800cc7a:	bd80      	pop	{r7, pc}

0800cc7c <vQueueAddToRegistry>:
/*-----------------------------------------------------------*/

#if ( configQUEUE_REGISTRY_SIZE > 0 )

	void vQueueAddToRegistry( QueueHandle_t xQueue, const char *pcQueueName ) /*lint !e971 Unqualified char types are allowed for strings and single characters only. */
	{
 800cc7c:	b480      	push	{r7}
 800cc7e:	b085      	sub	sp, #20
 800cc80:	af00      	add	r7, sp, #0
 800cc82:	6078      	str	r0, [r7, #4]
 800cc84:	6039      	str	r1, [r7, #0]
	UBaseType_t ux;

		/* See if there is an empty space in the registry.  A NULL name denotes
		a free slot. */
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 800cc86:	2300      	movs	r3, #0
 800cc88:	60fb      	str	r3, [r7, #12]
 800cc8a:	e014      	b.n	800ccb6 <vQueueAddToRegistry+0x3a>
		{
			if( xQueueRegistry[ ux ].pcQueueName == NULL )
 800cc8c:	4a0f      	ldr	r2, [pc, #60]	; (800cccc <vQueueAddToRegistry+0x50>)
 800cc8e:	68fb      	ldr	r3, [r7, #12]
 800cc90:	f852 3033 	ldr.w	r3, [r2, r3, lsl #3]
 800cc94:	2b00      	cmp	r3, #0
 800cc96:	d10b      	bne.n	800ccb0 <vQueueAddToRegistry+0x34>
			{
				/* Store the information on this queue. */
				xQueueRegistry[ ux ].pcQueueName = pcQueueName;
 800cc98:	490c      	ldr	r1, [pc, #48]	; (800cccc <vQueueAddToRegistry+0x50>)
 800cc9a:	68fb      	ldr	r3, [r7, #12]
 800cc9c:	683a      	ldr	r2, [r7, #0]
 800cc9e:	f841 2033 	str.w	r2, [r1, r3, lsl #3]
				xQueueRegistry[ ux ].xHandle = xQueue;
 800cca2:	4a0a      	ldr	r2, [pc, #40]	; (800cccc <vQueueAddToRegistry+0x50>)
 800cca4:	68fb      	ldr	r3, [r7, #12]
 800cca6:	00db      	lsls	r3, r3, #3
 800cca8:	4413      	add	r3, r2
 800ccaa:	687a      	ldr	r2, [r7, #4]
 800ccac:	605a      	str	r2, [r3, #4]

				traceQUEUE_REGISTRY_ADD( xQueue, pcQueueName );
				break;
 800ccae:	e006      	b.n	800ccbe <vQueueAddToRegistry+0x42>
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 800ccb0:	68fb      	ldr	r3, [r7, #12]
 800ccb2:	3301      	adds	r3, #1
 800ccb4:	60fb      	str	r3, [r7, #12]
 800ccb6:	68fb      	ldr	r3, [r7, #12]
 800ccb8:	2b07      	cmp	r3, #7
 800ccba:	d9e7      	bls.n	800cc8c <vQueueAddToRegistry+0x10>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	}
 800ccbc:	bf00      	nop
 800ccbe:	bf00      	nop
 800ccc0:	3714      	adds	r7, #20
 800ccc2:	46bd      	mov	sp, r7
 800ccc4:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ccc8:	4770      	bx	lr
 800ccca:	bf00      	nop
 800cccc:	24004b74 	.word	0x24004b74

0800ccd0 <vQueueWaitForMessageRestricted>:
/*-----------------------------------------------------------*/

#if ( configUSE_TIMERS == 1 )

	void vQueueWaitForMessageRestricted( QueueHandle_t xQueue, TickType_t xTicksToWait, const BaseType_t xWaitIndefinitely )
	{
 800ccd0:	b580      	push	{r7, lr}
 800ccd2:	b086      	sub	sp, #24
 800ccd4:	af00      	add	r7, sp, #0
 800ccd6:	60f8      	str	r0, [r7, #12]
 800ccd8:	60b9      	str	r1, [r7, #8]
 800ccda:	607a      	str	r2, [r7, #4]
	Queue_t * const pxQueue = xQueue;
 800ccdc:	68fb      	ldr	r3, [r7, #12]
 800ccde:	617b      	str	r3, [r7, #20]
		will not actually cause the task to block, just place it on a blocked
		list.  It will not block until the scheduler is unlocked - at which
		time a yield will be performed.  If an item is added to the queue while
		the queue is locked, and the calling task blocks on the queue, then the
		calling task will be immediately unblocked when the queue is unlocked. */
		prvLockQueue( pxQueue );
 800cce0:	f7ff f808 	bl	800bcf4 <vPortEnterCritical>
 800cce4:	697b      	ldr	r3, [r7, #20]
 800cce6:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 800ccea:	b25b      	sxtb	r3, r3
 800ccec:	f1b3 3fff 	cmp.w	r3, #4294967295
 800ccf0:	d103      	bne.n	800ccfa <vQueueWaitForMessageRestricted+0x2a>
 800ccf2:	697b      	ldr	r3, [r7, #20]
 800ccf4:	2200      	movs	r2, #0
 800ccf6:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 800ccfa:	697b      	ldr	r3, [r7, #20]
 800ccfc:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 800cd00:	b25b      	sxtb	r3, r3
 800cd02:	f1b3 3fff 	cmp.w	r3, #4294967295
 800cd06:	d103      	bne.n	800cd10 <vQueueWaitForMessageRestricted+0x40>
 800cd08:	697b      	ldr	r3, [r7, #20]
 800cd0a:	2200      	movs	r2, #0
 800cd0c:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 800cd10:	f7ff f820 	bl	800bd54 <vPortExitCritical>
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t ) 0U )
 800cd14:	697b      	ldr	r3, [r7, #20]
 800cd16:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800cd18:	2b00      	cmp	r3, #0
 800cd1a:	d106      	bne.n	800cd2a <vQueueWaitForMessageRestricted+0x5a>
		{
			/* There is nothing in the queue, block for the specified period. */
			vTaskPlaceOnEventListRestricted( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait, xWaitIndefinitely );
 800cd1c:	697b      	ldr	r3, [r7, #20]
 800cd1e:	3324      	adds	r3, #36	; 0x24
 800cd20:	687a      	ldr	r2, [r7, #4]
 800cd22:	68b9      	ldr	r1, [r7, #8]
 800cd24:	4618      	mov	r0, r3
 800cd26:	f000 fc61 	bl	800d5ec <vTaskPlaceOnEventListRestricted>
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
		prvUnlockQueue( pxQueue );
 800cd2a:	6978      	ldr	r0, [r7, #20]
 800cd2c:	f7ff ff26 	bl	800cb7c <prvUnlockQueue>
	}
 800cd30:	bf00      	nop
 800cd32:	3718      	adds	r7, #24
 800cd34:	46bd      	mov	sp, r7
 800cd36:	bd80      	pop	{r7, pc}

0800cd38 <xTaskCreateStatic>:
									const uint32_t ulStackDepth,
									void * const pvParameters,
									UBaseType_t uxPriority,
									StackType_t * const puxStackBuffer,
									StaticTask_t * const pxTaskBuffer )
	{
 800cd38:	b580      	push	{r7, lr}
 800cd3a:	b08e      	sub	sp, #56	; 0x38
 800cd3c:	af04      	add	r7, sp, #16
 800cd3e:	60f8      	str	r0, [r7, #12]
 800cd40:	60b9      	str	r1, [r7, #8]
 800cd42:	607a      	str	r2, [r7, #4]
 800cd44:	603b      	str	r3, [r7, #0]
	TCB_t *pxNewTCB;
	TaskHandle_t xReturn;

		configASSERT( puxStackBuffer != NULL );
 800cd46:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800cd48:	2b00      	cmp	r3, #0
 800cd4a:	d10a      	bne.n	800cd62 <xTaskCreateStatic+0x2a>
	__asm volatile
 800cd4c:	f04f 0350 	mov.w	r3, #80	; 0x50
 800cd50:	f383 8811 	msr	BASEPRI, r3
 800cd54:	f3bf 8f6f 	isb	sy
 800cd58:	f3bf 8f4f 	dsb	sy
 800cd5c:	623b      	str	r3, [r7, #32]
}
 800cd5e:	bf00      	nop
 800cd60:	e7fe      	b.n	800cd60 <xTaskCreateStatic+0x28>
		configASSERT( pxTaskBuffer != NULL );
 800cd62:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800cd64:	2b00      	cmp	r3, #0
 800cd66:	d10a      	bne.n	800cd7e <xTaskCreateStatic+0x46>
	__asm volatile
 800cd68:	f04f 0350 	mov.w	r3, #80	; 0x50
 800cd6c:	f383 8811 	msr	BASEPRI, r3
 800cd70:	f3bf 8f6f 	isb	sy
 800cd74:	f3bf 8f4f 	dsb	sy
 800cd78:	61fb      	str	r3, [r7, #28]
}
 800cd7a:	bf00      	nop
 800cd7c:	e7fe      	b.n	800cd7c <xTaskCreateStatic+0x44>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticTask_t equals the size of the real task
			structure. */
			volatile size_t xSize = sizeof( StaticTask_t );
 800cd7e:	23bc      	movs	r3, #188	; 0xbc
 800cd80:	613b      	str	r3, [r7, #16]
			configASSERT( xSize == sizeof( TCB_t ) );
 800cd82:	693b      	ldr	r3, [r7, #16]
 800cd84:	2bbc      	cmp	r3, #188	; 0xbc
 800cd86:	d00a      	beq.n	800cd9e <xTaskCreateStatic+0x66>
	__asm volatile
 800cd88:	f04f 0350 	mov.w	r3, #80	; 0x50
 800cd8c:	f383 8811 	msr	BASEPRI, r3
 800cd90:	f3bf 8f6f 	isb	sy
 800cd94:	f3bf 8f4f 	dsb	sy
 800cd98:	61bb      	str	r3, [r7, #24]
}
 800cd9a:	bf00      	nop
 800cd9c:	e7fe      	b.n	800cd9c <xTaskCreateStatic+0x64>
			( void ) xSize; /* Prevent lint warning when configASSERT() is not used. */
 800cd9e:	693b      	ldr	r3, [r7, #16]
		}
		#endif /* configASSERT_DEFINED */


		if( ( pxTaskBuffer != NULL ) && ( puxStackBuffer != NULL ) )
 800cda0:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800cda2:	2b00      	cmp	r3, #0
 800cda4:	d01e      	beq.n	800cde4 <xTaskCreateStatic+0xac>
 800cda6:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800cda8:	2b00      	cmp	r3, #0
 800cdaa:	d01b      	beq.n	800cde4 <xTaskCreateStatic+0xac>
		{
			/* The memory used for the task's TCB and stack are passed into this
			function - use them. */
			pxNewTCB = ( TCB_t * ) pxTaskBuffer; /*lint !e740 !e9087 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 800cdac:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800cdae:	627b      	str	r3, [r7, #36]	; 0x24
			pxNewTCB->pxStack = ( StackType_t * ) puxStackBuffer;
 800cdb0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800cdb2:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 800cdb4:	631a      	str	r2, [r3, #48]	; 0x30

			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 !e9029 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created statically in case the task is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskSTATICALLY_ALLOCATED_STACK_AND_TCB;
 800cdb6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800cdb8:	2202      	movs	r2, #2
 800cdba:	f883 20b9 	strb.w	r2, [r3, #185]	; 0xb9
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ulStackDepth, pvParameters, uxPriority, &xReturn, pxNewTCB, NULL );
 800cdbe:	2300      	movs	r3, #0
 800cdc0:	9303      	str	r3, [sp, #12]
 800cdc2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800cdc4:	9302      	str	r3, [sp, #8]
 800cdc6:	f107 0314 	add.w	r3, r7, #20
 800cdca:	9301      	str	r3, [sp, #4]
 800cdcc:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800cdce:	9300      	str	r3, [sp, #0]
 800cdd0:	683b      	ldr	r3, [r7, #0]
 800cdd2:	687a      	ldr	r2, [r7, #4]
 800cdd4:	68b9      	ldr	r1, [r7, #8]
 800cdd6:	68f8      	ldr	r0, [r7, #12]
 800cdd8:	f000 f850 	bl	800ce7c <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 800cddc:	6a78      	ldr	r0, [r7, #36]	; 0x24
 800cdde:	f000 f8f3 	bl	800cfc8 <prvAddNewTaskToReadyList>
 800cde2:	e001      	b.n	800cde8 <xTaskCreateStatic+0xb0>
		}
		else
		{
			xReturn = NULL;
 800cde4:	2300      	movs	r3, #0
 800cde6:	617b      	str	r3, [r7, #20]
		}

		return xReturn;
 800cde8:	697b      	ldr	r3, [r7, #20]
	}
 800cdea:	4618      	mov	r0, r3
 800cdec:	3728      	adds	r7, #40	; 0x28
 800cdee:	46bd      	mov	sp, r7
 800cdf0:	bd80      	pop	{r7, pc}

0800cdf2 <xTaskCreate>:
							const char * const pcName,		/*lint !e971 Unqualified char types are allowed for strings and single characters only. */
							const configSTACK_DEPTH_TYPE usStackDepth,
							void * const pvParameters,
							UBaseType_t uxPriority,
							TaskHandle_t * const pxCreatedTask )
	{
 800cdf2:	b580      	push	{r7, lr}
 800cdf4:	b08c      	sub	sp, #48	; 0x30
 800cdf6:	af04      	add	r7, sp, #16
 800cdf8:	60f8      	str	r0, [r7, #12]
 800cdfa:	60b9      	str	r1, [r7, #8]
 800cdfc:	603b      	str	r3, [r7, #0]
 800cdfe:	4613      	mov	r3, r2
 800ce00:	80fb      	strh	r3, [r7, #6]
		#else /* portSTACK_GROWTH */
		{
		StackType_t *pxStack;

			/* Allocate space for the stack used by the task being created. */
			pxStack = pvPortMalloc( ( ( ( size_t ) usStackDepth ) * sizeof( StackType_t ) ) ); /*lint !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack and this allocation is the stack. */
 800ce02:	88fb      	ldrh	r3, [r7, #6]
 800ce04:	009b      	lsls	r3, r3, #2
 800ce06:	4618      	mov	r0, r3
 800ce08:	f7fe fba6 	bl	800b558 <pvPortMalloc>
 800ce0c:	6178      	str	r0, [r7, #20]

			if( pxStack != NULL )
 800ce0e:	697b      	ldr	r3, [r7, #20]
 800ce10:	2b00      	cmp	r3, #0
 800ce12:	d00e      	beq.n	800ce32 <xTaskCreate+0x40>
			{
				/* Allocate space for the TCB. */
				pxNewTCB = ( TCB_t * ) pvPortMalloc( sizeof( TCB_t ) ); /*lint !e9087 !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack, and the first member of TCB_t is always a pointer to the task's stack. */
 800ce14:	20bc      	movs	r0, #188	; 0xbc
 800ce16:	f7fe fb9f 	bl	800b558 <pvPortMalloc>
 800ce1a:	61f8      	str	r0, [r7, #28]

				if( pxNewTCB != NULL )
 800ce1c:	69fb      	ldr	r3, [r7, #28]
 800ce1e:	2b00      	cmp	r3, #0
 800ce20:	d003      	beq.n	800ce2a <xTaskCreate+0x38>
				{
					/* Store the stack location in the TCB. */
					pxNewTCB->pxStack = pxStack;
 800ce22:	69fb      	ldr	r3, [r7, #28]
 800ce24:	697a      	ldr	r2, [r7, #20]
 800ce26:	631a      	str	r2, [r3, #48]	; 0x30
 800ce28:	e005      	b.n	800ce36 <xTaskCreate+0x44>
				}
				else
				{
					/* The stack cannot be used as the TCB was not created.  Free
					it again. */
					vPortFree( pxStack );
 800ce2a:	6978      	ldr	r0, [r7, #20]
 800ce2c:	f7fe fc60 	bl	800b6f0 <vPortFree>
 800ce30:	e001      	b.n	800ce36 <xTaskCreate+0x44>
				}
			}
			else
			{
				pxNewTCB = NULL;
 800ce32:	2300      	movs	r3, #0
 800ce34:	61fb      	str	r3, [r7, #28]
			}
		}
		#endif /* portSTACK_GROWTH */

		if( pxNewTCB != NULL )
 800ce36:	69fb      	ldr	r3, [r7, #28]
 800ce38:	2b00      	cmp	r3, #0
 800ce3a:	d017      	beq.n	800ce6c <xTaskCreate+0x7a>
		{
			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e9029 !e731 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created dynamically in case it is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB;
 800ce3c:	69fb      	ldr	r3, [r7, #28]
 800ce3e:	2200      	movs	r2, #0
 800ce40:	f883 20b9 	strb.w	r2, [r3, #185]	; 0xb9
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ( uint32_t ) usStackDepth, pvParameters, uxPriority, pxCreatedTask, pxNewTCB, NULL );
 800ce44:	88fa      	ldrh	r2, [r7, #6]
 800ce46:	2300      	movs	r3, #0
 800ce48:	9303      	str	r3, [sp, #12]
 800ce4a:	69fb      	ldr	r3, [r7, #28]
 800ce4c:	9302      	str	r3, [sp, #8]
 800ce4e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800ce50:	9301      	str	r3, [sp, #4]
 800ce52:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800ce54:	9300      	str	r3, [sp, #0]
 800ce56:	683b      	ldr	r3, [r7, #0]
 800ce58:	68b9      	ldr	r1, [r7, #8]
 800ce5a:	68f8      	ldr	r0, [r7, #12]
 800ce5c:	f000 f80e 	bl	800ce7c <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 800ce60:	69f8      	ldr	r0, [r7, #28]
 800ce62:	f000 f8b1 	bl	800cfc8 <prvAddNewTaskToReadyList>
			xReturn = pdPASS;
 800ce66:	2301      	movs	r3, #1
 800ce68:	61bb      	str	r3, [r7, #24]
 800ce6a:	e002      	b.n	800ce72 <xTaskCreate+0x80>
		}
		else
		{
			xReturn = errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY;
 800ce6c:	f04f 33ff 	mov.w	r3, #4294967295
 800ce70:	61bb      	str	r3, [r7, #24]
		}

		return xReturn;
 800ce72:	69bb      	ldr	r3, [r7, #24]
	}
 800ce74:	4618      	mov	r0, r3
 800ce76:	3720      	adds	r7, #32
 800ce78:	46bd      	mov	sp, r7
 800ce7a:	bd80      	pop	{r7, pc}

0800ce7c <prvInitialiseNewTask>:
									void * const pvParameters,
									UBaseType_t uxPriority,
									TaskHandle_t * const pxCreatedTask,
									TCB_t *pxNewTCB,
									const MemoryRegion_t * const xRegions )
{
 800ce7c:	b580      	push	{r7, lr}
 800ce7e:	b088      	sub	sp, #32
 800ce80:	af00      	add	r7, sp, #0
 800ce82:	60f8      	str	r0, [r7, #12]
 800ce84:	60b9      	str	r1, [r7, #8]
 800ce86:	607a      	str	r2, [r7, #4]
 800ce88:	603b      	str	r3, [r7, #0]

	/* Avoid dependency on memset() if it is not required. */
	#if( tskSET_NEW_STACKS_TO_KNOWN_VALUE == 1 )
	{
		/* Fill the stack with a known value to assist debugging. */
		( void ) memset( pxNewTCB->pxStack, ( int ) tskSTACK_FILL_BYTE, ( size_t ) ulStackDepth * sizeof( StackType_t ) );
 800ce8a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800ce8c:	6b18      	ldr	r0, [r3, #48]	; 0x30
 800ce8e:	687b      	ldr	r3, [r7, #4]
 800ce90:	009b      	lsls	r3, r3, #2
 800ce92:	461a      	mov	r2, r3
 800ce94:	21a5      	movs	r1, #165	; 0xa5
 800ce96:	f001 fc04 	bl	800e6a2 <memset>
	grows from high memory to low (as per the 80x86) or vice versa.
	portSTACK_GROWTH is used to make the result positive or negative as required
	by the port. */
	#if( portSTACK_GROWTH < 0 )
	{
		pxTopOfStack = &( pxNewTCB->pxStack[ ulStackDepth - ( uint32_t ) 1 ] );
 800ce9a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800ce9c:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 800ce9e:	6879      	ldr	r1, [r7, #4]
 800cea0:	f06f 4340 	mvn.w	r3, #3221225472	; 0xc0000000
 800cea4:	440b      	add	r3, r1
 800cea6:	009b      	lsls	r3, r3, #2
 800cea8:	4413      	add	r3, r2
 800ceaa:	61bb      	str	r3, [r7, #24]
		pxTopOfStack = ( StackType_t * ) ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack ) & ( ~( ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) ) ); /*lint !e923 !e9033 !e9078 MISRA exception.  Avoiding casts between pointers and integers is not practical.  Size differences accounted for using portPOINTER_SIZE_TYPE type.  Checked by assert(). */
 800ceac:	69bb      	ldr	r3, [r7, #24]
 800ceae:	f023 0307 	bic.w	r3, r3, #7
 800ceb2:	61bb      	str	r3, [r7, #24]

		/* Check the alignment of the calculated top of stack is correct. */
		configASSERT( ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack & ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) == 0UL ) );
 800ceb4:	69bb      	ldr	r3, [r7, #24]
 800ceb6:	f003 0307 	and.w	r3, r3, #7
 800ceba:	2b00      	cmp	r3, #0
 800cebc:	d00a      	beq.n	800ced4 <prvInitialiseNewTask+0x58>
	__asm volatile
 800cebe:	f04f 0350 	mov.w	r3, #80	; 0x50
 800cec2:	f383 8811 	msr	BASEPRI, r3
 800cec6:	f3bf 8f6f 	isb	sy
 800ceca:	f3bf 8f4f 	dsb	sy
 800cece:	617b      	str	r3, [r7, #20]
}
 800ced0:	bf00      	nop
 800ced2:	e7fe      	b.n	800ced2 <prvInitialiseNewTask+0x56>
		pxNewTCB->pxEndOfStack = pxNewTCB->pxStack + ( ulStackDepth - ( uint32_t ) 1 );
	}
	#endif /* portSTACK_GROWTH */

	/* Store the task name in the TCB. */
	if( pcName != NULL )
 800ced4:	68bb      	ldr	r3, [r7, #8]
 800ced6:	2b00      	cmp	r3, #0
 800ced8:	d01f      	beq.n	800cf1a <prvInitialiseNewTask+0x9e>
	{
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 800ceda:	2300      	movs	r3, #0
 800cedc:	61fb      	str	r3, [r7, #28]
 800cede:	e012      	b.n	800cf06 <prvInitialiseNewTask+0x8a>
		{
			pxNewTCB->pcTaskName[ x ] = pcName[ x ];
 800cee0:	68ba      	ldr	r2, [r7, #8]
 800cee2:	69fb      	ldr	r3, [r7, #28]
 800cee4:	4413      	add	r3, r2
 800cee6:	7819      	ldrb	r1, [r3, #0]
 800cee8:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800ceea:	69fb      	ldr	r3, [r7, #28]
 800ceec:	4413      	add	r3, r2
 800ceee:	3334      	adds	r3, #52	; 0x34
 800cef0:	460a      	mov	r2, r1
 800cef2:	701a      	strb	r2, [r3, #0]

			/* Don't copy all configMAX_TASK_NAME_LEN if the string is shorter than
			configMAX_TASK_NAME_LEN characters just in case the memory after the
			string is not accessible (extremely unlikely). */
			if( pcName[ x ] == ( char ) 0x00 )
 800cef4:	68ba      	ldr	r2, [r7, #8]
 800cef6:	69fb      	ldr	r3, [r7, #28]
 800cef8:	4413      	add	r3, r2
 800cefa:	781b      	ldrb	r3, [r3, #0]
 800cefc:	2b00      	cmp	r3, #0
 800cefe:	d006      	beq.n	800cf0e <prvInitialiseNewTask+0x92>
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 800cf00:	69fb      	ldr	r3, [r7, #28]
 800cf02:	3301      	adds	r3, #1
 800cf04:	61fb      	str	r3, [r7, #28]
 800cf06:	69fb      	ldr	r3, [r7, #28]
 800cf08:	2b0f      	cmp	r3, #15
 800cf0a:	d9e9      	bls.n	800cee0 <prvInitialiseNewTask+0x64>
 800cf0c:	e000      	b.n	800cf10 <prvInitialiseNewTask+0x94>
			{
				break;
 800cf0e:	bf00      	nop
			}
		}

		/* Ensure the name string is terminated in the case that the string length
		was greater or equal to configMAX_TASK_NAME_LEN. */
		pxNewTCB->pcTaskName[ configMAX_TASK_NAME_LEN - 1 ] = '\0';
 800cf10:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800cf12:	2200      	movs	r2, #0
 800cf14:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 800cf18:	e003      	b.n	800cf22 <prvInitialiseNewTask+0xa6>
	}
	else
	{
		/* The task has not been given a name, so just ensure there is a NULL
		terminator when it is read out. */
		pxNewTCB->pcTaskName[ 0 ] = 0x00;
 800cf1a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800cf1c:	2200      	movs	r2, #0
 800cf1e:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
	}

	/* This is used as an array index so must ensure it's not too large.  First
	remove the privilege bit if one is present. */
	if( uxPriority >= ( UBaseType_t ) configMAX_PRIORITIES )
 800cf22:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800cf24:	2b37      	cmp	r3, #55	; 0x37
 800cf26:	d901      	bls.n	800cf2c <prvInitialiseNewTask+0xb0>
	{
		uxPriority = ( UBaseType_t ) configMAX_PRIORITIES - ( UBaseType_t ) 1U;
 800cf28:	2337      	movs	r3, #55	; 0x37
 800cf2a:	62bb      	str	r3, [r7, #40]	; 0x28
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxNewTCB->uxPriority = uxPriority;
 800cf2c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800cf2e:	6aba      	ldr	r2, [r7, #40]	; 0x28
 800cf30:	62da      	str	r2, [r3, #44]	; 0x2c
	#if ( configUSE_MUTEXES == 1 )
	{
		pxNewTCB->uxBasePriority = uxPriority;
 800cf32:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800cf34:	6aba      	ldr	r2, [r7, #40]	; 0x28
 800cf36:	64da      	str	r2, [r3, #76]	; 0x4c
		pxNewTCB->uxMutexesHeld = 0;
 800cf38:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800cf3a:	2200      	movs	r2, #0
 800cf3c:	651a      	str	r2, [r3, #80]	; 0x50
	}
	#endif /* configUSE_MUTEXES */

	vListInitialiseItem( &( pxNewTCB->xStateListItem ) );
 800cf3e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800cf40:	3304      	adds	r3, #4
 800cf42:	4618      	mov	r0, r3
 800cf44:	f7fe fd12 	bl	800b96c <vListInitialiseItem>
	vListInitialiseItem( &( pxNewTCB->xEventListItem ) );
 800cf48:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800cf4a:	3318      	adds	r3, #24
 800cf4c:	4618      	mov	r0, r3
 800cf4e:	f7fe fd0d 	bl	800b96c <vListInitialiseItem>

	/* Set the pxNewTCB as a link back from the ListItem_t.  This is so we can get
	back to	the containing TCB from a generic item in a list. */
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xStateListItem ), pxNewTCB );
 800cf52:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800cf54:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800cf56:	611a      	str	r2, [r3, #16]

	/* Event lists are always in priority order. */
	listSET_LIST_ITEM_VALUE( &( pxNewTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800cf58:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800cf5a:	f1c3 0238 	rsb	r2, r3, #56	; 0x38
 800cf5e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800cf60:	619a      	str	r2, [r3, #24]
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xEventListItem ), pxNewTCB );
 800cf62:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800cf64:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800cf66:	625a      	str	r2, [r3, #36]	; 0x24
	}
	#endif

	#if ( configUSE_TASK_NOTIFICATIONS == 1 )
	{
		pxNewTCB->ulNotifiedValue = 0;
 800cf68:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800cf6a:	2200      	movs	r2, #0
 800cf6c:	f8c3 20b4 	str.w	r2, [r3, #180]	; 0xb4
		pxNewTCB->ucNotifyState = taskNOT_WAITING_NOTIFICATION;
 800cf70:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800cf72:	2200      	movs	r2, #0
 800cf74:	f883 20b8 	strb.w	r2, [r3, #184]	; 0xb8
	#if ( configUSE_NEWLIB_REENTRANT == 1 )
	{
		/* Initialise this task's Newlib reent structure.
		See the third party link http://www.nadler.com/embedded/newlibAndFreeRTOS.html
		for additional information. */
		_REENT_INIT_PTR( ( &( pxNewTCB->xNewLib_reent ) ) );
 800cf78:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800cf7a:	3354      	adds	r3, #84	; 0x54
 800cf7c:	2260      	movs	r2, #96	; 0x60
 800cf7e:	2100      	movs	r1, #0
 800cf80:	4618      	mov	r0, r3
 800cf82:	f001 fb8e 	bl	800e6a2 <memset>
 800cf86:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800cf88:	4a0c      	ldr	r2, [pc, #48]	; (800cfbc <prvInitialiseNewTask+0x140>)
 800cf8a:	659a      	str	r2, [r3, #88]	; 0x58
 800cf8c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800cf8e:	4a0c      	ldr	r2, [pc, #48]	; (800cfc0 <prvInitialiseNewTask+0x144>)
 800cf90:	65da      	str	r2, [r3, #92]	; 0x5c
 800cf92:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800cf94:	4a0b      	ldr	r2, [pc, #44]	; (800cfc4 <prvInitialiseNewTask+0x148>)
 800cf96:	661a      	str	r2, [r3, #96]	; 0x60
			}
			#endif /* portSTACK_GROWTH */
		}
		#else /* portHAS_STACK_OVERFLOW_CHECKING */
		{
			pxNewTCB->pxTopOfStack = pxPortInitialiseStack( pxTopOfStack, pxTaskCode, pvParameters );
 800cf98:	683a      	ldr	r2, [r7, #0]
 800cf9a:	68f9      	ldr	r1, [r7, #12]
 800cf9c:	69b8      	ldr	r0, [r7, #24]
 800cf9e:	f7fe fd79 	bl	800ba94 <pxPortInitialiseStack>
 800cfa2:	4602      	mov	r2, r0
 800cfa4:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800cfa6:	601a      	str	r2, [r3, #0]
		}
		#endif /* portHAS_STACK_OVERFLOW_CHECKING */
	}
	#endif /* portUSING_MPU_WRAPPERS */

	if( pxCreatedTask != NULL )
 800cfa8:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800cfaa:	2b00      	cmp	r3, #0
 800cfac:	d002      	beq.n	800cfb4 <prvInitialiseNewTask+0x138>
	{
		/* Pass the handle out in an anonymous way.  The handle can be used to
		change the created task's priority, delete the created task, etc.*/
		*pxCreatedTask = ( TaskHandle_t ) pxNewTCB;
 800cfae:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800cfb0:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800cfb2:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 800cfb4:	bf00      	nop
 800cfb6:	3720      	adds	r7, #32
 800cfb8:	46bd      	mov	sp, r7
 800cfba:	bd80      	pop	{r7, pc}
 800cfbc:	08012b78 	.word	0x08012b78
 800cfc0:	08012b98 	.word	0x08012b98
 800cfc4:	08012b58 	.word	0x08012b58

0800cfc8 <prvAddNewTaskToReadyList>:
/*-----------------------------------------------------------*/

static void prvAddNewTaskToReadyList( TCB_t *pxNewTCB )
{
 800cfc8:	b580      	push	{r7, lr}
 800cfca:	b082      	sub	sp, #8
 800cfcc:	af00      	add	r7, sp, #0
 800cfce:	6078      	str	r0, [r7, #4]
	/* Ensure interrupts don't access the task lists while the lists are being
	updated. */
	taskENTER_CRITICAL();
 800cfd0:	f7fe fe90 	bl	800bcf4 <vPortEnterCritical>
	{
		uxCurrentNumberOfTasks++;
 800cfd4:	4b2d      	ldr	r3, [pc, #180]	; (800d08c <prvAddNewTaskToReadyList+0xc4>)
 800cfd6:	681b      	ldr	r3, [r3, #0]
 800cfd8:	3301      	adds	r3, #1
 800cfda:	4a2c      	ldr	r2, [pc, #176]	; (800d08c <prvAddNewTaskToReadyList+0xc4>)
 800cfdc:	6013      	str	r3, [r2, #0]
		if( pxCurrentTCB == NULL )
 800cfde:	4b2c      	ldr	r3, [pc, #176]	; (800d090 <prvAddNewTaskToReadyList+0xc8>)
 800cfe0:	681b      	ldr	r3, [r3, #0]
 800cfe2:	2b00      	cmp	r3, #0
 800cfe4:	d109      	bne.n	800cffa <prvAddNewTaskToReadyList+0x32>
		{
			/* There are no other tasks, or all the other tasks are in
			the suspended state - make this the current task. */
			pxCurrentTCB = pxNewTCB;
 800cfe6:	4a2a      	ldr	r2, [pc, #168]	; (800d090 <prvAddNewTaskToReadyList+0xc8>)
 800cfe8:	687b      	ldr	r3, [r7, #4]
 800cfea:	6013      	str	r3, [r2, #0]

			if( uxCurrentNumberOfTasks == ( UBaseType_t ) 1 )
 800cfec:	4b27      	ldr	r3, [pc, #156]	; (800d08c <prvAddNewTaskToReadyList+0xc4>)
 800cfee:	681b      	ldr	r3, [r3, #0]
 800cff0:	2b01      	cmp	r3, #1
 800cff2:	d110      	bne.n	800d016 <prvAddNewTaskToReadyList+0x4e>
			{
				/* This is the first task to be created so do the preliminary
				initialisation required.  We will not recover if this call
				fails, but we will report the failure. */
				prvInitialiseTaskLists();
 800cff4:	f000 fc26 	bl	800d844 <prvInitialiseTaskLists>
 800cff8:	e00d      	b.n	800d016 <prvAddNewTaskToReadyList+0x4e>
		else
		{
			/* If the scheduler is not already running, make this task the
			current task if it is the highest priority task to be created
			so far. */
			if( xSchedulerRunning == pdFALSE )
 800cffa:	4b26      	ldr	r3, [pc, #152]	; (800d094 <prvAddNewTaskToReadyList+0xcc>)
 800cffc:	681b      	ldr	r3, [r3, #0]
 800cffe:	2b00      	cmp	r3, #0
 800d000:	d109      	bne.n	800d016 <prvAddNewTaskToReadyList+0x4e>
			{
				if( pxCurrentTCB->uxPriority <= pxNewTCB->uxPriority )
 800d002:	4b23      	ldr	r3, [pc, #140]	; (800d090 <prvAddNewTaskToReadyList+0xc8>)
 800d004:	681b      	ldr	r3, [r3, #0]
 800d006:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800d008:	687b      	ldr	r3, [r7, #4]
 800d00a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800d00c:	429a      	cmp	r2, r3
 800d00e:	d802      	bhi.n	800d016 <prvAddNewTaskToReadyList+0x4e>
				{
					pxCurrentTCB = pxNewTCB;
 800d010:	4a1f      	ldr	r2, [pc, #124]	; (800d090 <prvAddNewTaskToReadyList+0xc8>)
 800d012:	687b      	ldr	r3, [r7, #4]
 800d014:	6013      	str	r3, [r2, #0]
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}

		uxTaskNumber++;
 800d016:	4b20      	ldr	r3, [pc, #128]	; (800d098 <prvAddNewTaskToReadyList+0xd0>)
 800d018:	681b      	ldr	r3, [r3, #0]
 800d01a:	3301      	adds	r3, #1
 800d01c:	4a1e      	ldr	r2, [pc, #120]	; (800d098 <prvAddNewTaskToReadyList+0xd0>)
 800d01e:	6013      	str	r3, [r2, #0]

		#if ( configUSE_TRACE_FACILITY == 1 )
		{
			/* Add a counter into the TCB for tracing only. */
			pxNewTCB->uxTCBNumber = uxTaskNumber;
 800d020:	4b1d      	ldr	r3, [pc, #116]	; (800d098 <prvAddNewTaskToReadyList+0xd0>)
 800d022:	681a      	ldr	r2, [r3, #0]
 800d024:	687b      	ldr	r3, [r7, #4]
 800d026:	645a      	str	r2, [r3, #68]	; 0x44
		}
		#endif /* configUSE_TRACE_FACILITY */
		traceTASK_CREATE( pxNewTCB );

		prvAddTaskToReadyList( pxNewTCB );
 800d028:	687b      	ldr	r3, [r7, #4]
 800d02a:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800d02c:	4b1b      	ldr	r3, [pc, #108]	; (800d09c <prvAddNewTaskToReadyList+0xd4>)
 800d02e:	681b      	ldr	r3, [r3, #0]
 800d030:	429a      	cmp	r2, r3
 800d032:	d903      	bls.n	800d03c <prvAddNewTaskToReadyList+0x74>
 800d034:	687b      	ldr	r3, [r7, #4]
 800d036:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800d038:	4a18      	ldr	r2, [pc, #96]	; (800d09c <prvAddNewTaskToReadyList+0xd4>)
 800d03a:	6013      	str	r3, [r2, #0]
 800d03c:	687b      	ldr	r3, [r7, #4]
 800d03e:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800d040:	4613      	mov	r3, r2
 800d042:	009b      	lsls	r3, r3, #2
 800d044:	4413      	add	r3, r2
 800d046:	009b      	lsls	r3, r3, #2
 800d048:	4a15      	ldr	r2, [pc, #84]	; (800d0a0 <prvAddNewTaskToReadyList+0xd8>)
 800d04a:	441a      	add	r2, r3
 800d04c:	687b      	ldr	r3, [r7, #4]
 800d04e:	3304      	adds	r3, #4
 800d050:	4619      	mov	r1, r3
 800d052:	4610      	mov	r0, r2
 800d054:	f7fe fc97 	bl	800b986 <vListInsertEnd>

		portSETUP_TCB( pxNewTCB );
	}
	taskEXIT_CRITICAL();
 800d058:	f7fe fe7c 	bl	800bd54 <vPortExitCritical>

	if( xSchedulerRunning != pdFALSE )
 800d05c:	4b0d      	ldr	r3, [pc, #52]	; (800d094 <prvAddNewTaskToReadyList+0xcc>)
 800d05e:	681b      	ldr	r3, [r3, #0]
 800d060:	2b00      	cmp	r3, #0
 800d062:	d00e      	beq.n	800d082 <prvAddNewTaskToReadyList+0xba>
	{
		/* If the created task is of a higher priority than the current task
		then it should run now. */
		if( pxCurrentTCB->uxPriority < pxNewTCB->uxPriority )
 800d064:	4b0a      	ldr	r3, [pc, #40]	; (800d090 <prvAddNewTaskToReadyList+0xc8>)
 800d066:	681b      	ldr	r3, [r3, #0]
 800d068:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800d06a:	687b      	ldr	r3, [r7, #4]
 800d06c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800d06e:	429a      	cmp	r2, r3
 800d070:	d207      	bcs.n	800d082 <prvAddNewTaskToReadyList+0xba>
		{
			taskYIELD_IF_USING_PREEMPTION();
 800d072:	4b0c      	ldr	r3, [pc, #48]	; (800d0a4 <prvAddNewTaskToReadyList+0xdc>)
 800d074:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800d078:	601a      	str	r2, [r3, #0]
 800d07a:	f3bf 8f4f 	dsb	sy
 800d07e:	f3bf 8f6f 	isb	sy
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 800d082:	bf00      	nop
 800d084:	3708      	adds	r7, #8
 800d086:	46bd      	mov	sp, r7
 800d088:	bd80      	pop	{r7, pc}
 800d08a:	bf00      	nop
 800d08c:	24005088 	.word	0x24005088
 800d090:	24004bb4 	.word	0x24004bb4
 800d094:	24005094 	.word	0x24005094
 800d098:	240050a4 	.word	0x240050a4
 800d09c:	24005090 	.word	0x24005090
 800d0a0:	24004bb8 	.word	0x24004bb8
 800d0a4:	e000ed04 	.word	0xe000ed04

0800d0a8 <vTaskDelay>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelay == 1 )

	void vTaskDelay( const TickType_t xTicksToDelay )
	{
 800d0a8:	b580      	push	{r7, lr}
 800d0aa:	b084      	sub	sp, #16
 800d0ac:	af00      	add	r7, sp, #0
 800d0ae:	6078      	str	r0, [r7, #4]
	BaseType_t xAlreadyYielded = pdFALSE;
 800d0b0:	2300      	movs	r3, #0
 800d0b2:	60fb      	str	r3, [r7, #12]

		/* A delay time of zero just forces a reschedule. */
		if( xTicksToDelay > ( TickType_t ) 0U )
 800d0b4:	687b      	ldr	r3, [r7, #4]
 800d0b6:	2b00      	cmp	r3, #0
 800d0b8:	d017      	beq.n	800d0ea <vTaskDelay+0x42>
		{
			configASSERT( uxSchedulerSuspended == 0 );
 800d0ba:	4b13      	ldr	r3, [pc, #76]	; (800d108 <vTaskDelay+0x60>)
 800d0bc:	681b      	ldr	r3, [r3, #0]
 800d0be:	2b00      	cmp	r3, #0
 800d0c0:	d00a      	beq.n	800d0d8 <vTaskDelay+0x30>
	__asm volatile
 800d0c2:	f04f 0350 	mov.w	r3, #80	; 0x50
 800d0c6:	f383 8811 	msr	BASEPRI, r3
 800d0ca:	f3bf 8f6f 	isb	sy
 800d0ce:	f3bf 8f4f 	dsb	sy
 800d0d2:	60bb      	str	r3, [r7, #8]
}
 800d0d4:	bf00      	nop
 800d0d6:	e7fe      	b.n	800d0d6 <vTaskDelay+0x2e>
			vTaskSuspendAll();
 800d0d8:	f000 f88a 	bl	800d1f0 <vTaskSuspendAll>
				list or removed from the blocked list until the scheduler
				is resumed.

				This task cannot be in an event list as it is the currently
				executing task. */
				prvAddCurrentTaskToDelayedList( xTicksToDelay, pdFALSE );
 800d0dc:	2100      	movs	r1, #0
 800d0de:	6878      	ldr	r0, [r7, #4]
 800d0e0:	f000 fe0c 	bl	800dcfc <prvAddCurrentTaskToDelayedList>
			}
			xAlreadyYielded = xTaskResumeAll();
 800d0e4:	f000 f892 	bl	800d20c <xTaskResumeAll>
 800d0e8:	60f8      	str	r0, [r7, #12]
			mtCOVERAGE_TEST_MARKER();
		}

		/* Force a reschedule if xTaskResumeAll has not already done so, we may
		have put ourselves to sleep. */
		if( xAlreadyYielded == pdFALSE )
 800d0ea:	68fb      	ldr	r3, [r7, #12]
 800d0ec:	2b00      	cmp	r3, #0
 800d0ee:	d107      	bne.n	800d100 <vTaskDelay+0x58>
		{
			portYIELD_WITHIN_API();
 800d0f0:	4b06      	ldr	r3, [pc, #24]	; (800d10c <vTaskDelay+0x64>)
 800d0f2:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800d0f6:	601a      	str	r2, [r3, #0]
 800d0f8:	f3bf 8f4f 	dsb	sy
 800d0fc:	f3bf 8f6f 	isb	sy
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
 800d100:	bf00      	nop
 800d102:	3710      	adds	r7, #16
 800d104:	46bd      	mov	sp, r7
 800d106:	bd80      	pop	{r7, pc}
 800d108:	240050b0 	.word	0x240050b0
 800d10c:	e000ed04 	.word	0xe000ed04

0800d110 <vTaskStartScheduler>:

#endif /* ( ( INCLUDE_xTaskResumeFromISR == 1 ) && ( INCLUDE_vTaskSuspend == 1 ) ) */
/*-----------------------------------------------------------*/

void vTaskStartScheduler( void )
{
 800d110:	b580      	push	{r7, lr}
 800d112:	b08a      	sub	sp, #40	; 0x28
 800d114:	af04      	add	r7, sp, #16
BaseType_t xReturn;

	/* Add the idle task at the lowest priority. */
	#if( configSUPPORT_STATIC_ALLOCATION == 1 )
	{
		StaticTask_t *pxIdleTaskTCBBuffer = NULL;
 800d116:	2300      	movs	r3, #0
 800d118:	60bb      	str	r3, [r7, #8]
		StackType_t *pxIdleTaskStackBuffer = NULL;
 800d11a:	2300      	movs	r3, #0
 800d11c:	607b      	str	r3, [r7, #4]
		uint32_t ulIdleTaskStackSize;

		/* The Idle task is created using user provided RAM - obtain the
		address of the RAM then create the idle task. */
		vApplicationGetIdleTaskMemory( &pxIdleTaskTCBBuffer, &pxIdleTaskStackBuffer, &ulIdleTaskStackSize );
 800d11e:	463a      	mov	r2, r7
 800d120:	1d39      	adds	r1, r7, #4
 800d122:	f107 0308 	add.w	r3, r7, #8
 800d126:	4618      	mov	r0, r3
 800d128:	f7fe f9e2 	bl	800b4f0 <vApplicationGetIdleTaskMemory>
		xIdleTaskHandle = xTaskCreateStatic(	prvIdleTask,
 800d12c:	6839      	ldr	r1, [r7, #0]
 800d12e:	687b      	ldr	r3, [r7, #4]
 800d130:	68ba      	ldr	r2, [r7, #8]
 800d132:	9202      	str	r2, [sp, #8]
 800d134:	9301      	str	r3, [sp, #4]
 800d136:	2300      	movs	r3, #0
 800d138:	9300      	str	r3, [sp, #0]
 800d13a:	2300      	movs	r3, #0
 800d13c:	460a      	mov	r2, r1
 800d13e:	4924      	ldr	r1, [pc, #144]	; (800d1d0 <vTaskStartScheduler+0xc0>)
 800d140:	4824      	ldr	r0, [pc, #144]	; (800d1d4 <vTaskStartScheduler+0xc4>)
 800d142:	f7ff fdf9 	bl	800cd38 <xTaskCreateStatic>
 800d146:	4603      	mov	r3, r0
 800d148:	4a23      	ldr	r2, [pc, #140]	; (800d1d8 <vTaskStartScheduler+0xc8>)
 800d14a:	6013      	str	r3, [r2, #0]
												( void * ) NULL, /*lint !e961.  The cast is not redundant for all compilers. */
												portPRIVILEGE_BIT, /* In effect ( tskIDLE_PRIORITY | portPRIVILEGE_BIT ), but tskIDLE_PRIORITY is zero. */
												pxIdleTaskStackBuffer,
												pxIdleTaskTCBBuffer ); /*lint !e961 MISRA exception, justified as it is not a redundant explicit cast to all supported compilers. */

		if( xIdleTaskHandle != NULL )
 800d14c:	4b22      	ldr	r3, [pc, #136]	; (800d1d8 <vTaskStartScheduler+0xc8>)
 800d14e:	681b      	ldr	r3, [r3, #0]
 800d150:	2b00      	cmp	r3, #0
 800d152:	d002      	beq.n	800d15a <vTaskStartScheduler+0x4a>
		{
			xReturn = pdPASS;
 800d154:	2301      	movs	r3, #1
 800d156:	617b      	str	r3, [r7, #20]
 800d158:	e001      	b.n	800d15e <vTaskStartScheduler+0x4e>
		}
		else
		{
			xReturn = pdFAIL;
 800d15a:	2300      	movs	r3, #0
 800d15c:	617b      	str	r3, [r7, #20]
	}
	#endif /* configSUPPORT_STATIC_ALLOCATION */

	#if ( configUSE_TIMERS == 1 )
	{
		if( xReturn == pdPASS )
 800d15e:	697b      	ldr	r3, [r7, #20]
 800d160:	2b01      	cmp	r3, #1
 800d162:	d102      	bne.n	800d16a <vTaskStartScheduler+0x5a>
		{
			xReturn = xTimerCreateTimerTask();
 800d164:	f000 fe1e 	bl	800dda4 <xTimerCreateTimerTask>
 800d168:	6178      	str	r0, [r7, #20]
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif /* configUSE_TIMERS */

	if( xReturn == pdPASS )
 800d16a:	697b      	ldr	r3, [r7, #20]
 800d16c:	2b01      	cmp	r3, #1
 800d16e:	d11b      	bne.n	800d1a8 <vTaskStartScheduler+0x98>
	__asm volatile
 800d170:	f04f 0350 	mov.w	r3, #80	; 0x50
 800d174:	f383 8811 	msr	BASEPRI, r3
 800d178:	f3bf 8f6f 	isb	sy
 800d17c:	f3bf 8f4f 	dsb	sy
 800d180:	613b      	str	r3, [r7, #16]
}
 800d182:	bf00      	nop
		{
			/* Switch Newlib's _impure_ptr variable to point to the _reent
			structure specific to the task that will run first.
			See the third party link http://www.nadler.com/embedded/newlibAndFreeRTOS.html
			for additional information. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
 800d184:	4b15      	ldr	r3, [pc, #84]	; (800d1dc <vTaskStartScheduler+0xcc>)
 800d186:	681b      	ldr	r3, [r3, #0]
 800d188:	3354      	adds	r3, #84	; 0x54
 800d18a:	4a15      	ldr	r2, [pc, #84]	; (800d1e0 <vTaskStartScheduler+0xd0>)
 800d18c:	6013      	str	r3, [r2, #0]
		}
		#endif /* configUSE_NEWLIB_REENTRANT */

		xNextTaskUnblockTime = portMAX_DELAY;
 800d18e:	4b15      	ldr	r3, [pc, #84]	; (800d1e4 <vTaskStartScheduler+0xd4>)
 800d190:	f04f 32ff 	mov.w	r2, #4294967295
 800d194:	601a      	str	r2, [r3, #0]
		xSchedulerRunning = pdTRUE;
 800d196:	4b14      	ldr	r3, [pc, #80]	; (800d1e8 <vTaskStartScheduler+0xd8>)
 800d198:	2201      	movs	r2, #1
 800d19a:	601a      	str	r2, [r3, #0]
		xTickCount = ( TickType_t ) configINITIAL_TICK_COUNT;
 800d19c:	4b13      	ldr	r3, [pc, #76]	; (800d1ec <vTaskStartScheduler+0xdc>)
 800d19e:	2200      	movs	r2, #0
 800d1a0:	601a      	str	r2, [r3, #0]

		traceTASK_SWITCHED_IN();

		/* Setting up the timer tick is hardware specific and thus in the
		portable interface. */
		if( xPortStartScheduler() != pdFALSE )
 800d1a2:	f7fe fd05 	bl	800bbb0 <xPortStartScheduler>
	}

	/* Prevent compiler warnings if INCLUDE_xTaskGetIdleTaskHandle is set to 0,
	meaning xIdleTaskHandle is not used anywhere else. */
	( void ) xIdleTaskHandle;
}
 800d1a6:	e00e      	b.n	800d1c6 <vTaskStartScheduler+0xb6>
		configASSERT( xReturn != errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY );
 800d1a8:	697b      	ldr	r3, [r7, #20]
 800d1aa:	f1b3 3fff 	cmp.w	r3, #4294967295
 800d1ae:	d10a      	bne.n	800d1c6 <vTaskStartScheduler+0xb6>
	__asm volatile
 800d1b0:	f04f 0350 	mov.w	r3, #80	; 0x50
 800d1b4:	f383 8811 	msr	BASEPRI, r3
 800d1b8:	f3bf 8f6f 	isb	sy
 800d1bc:	f3bf 8f4f 	dsb	sy
 800d1c0:	60fb      	str	r3, [r7, #12]
}
 800d1c2:	bf00      	nop
 800d1c4:	e7fe      	b.n	800d1c4 <vTaskStartScheduler+0xb4>
}
 800d1c6:	bf00      	nop
 800d1c8:	3718      	adds	r7, #24
 800d1ca:	46bd      	mov	sp, r7
 800d1cc:	bd80      	pop	{r7, pc}
 800d1ce:	bf00      	nop
 800d1d0:	080129dc 	.word	0x080129dc
 800d1d4:	0800d815 	.word	0x0800d815
 800d1d8:	240050ac 	.word	0x240050ac
 800d1dc:	24004bb4 	.word	0x24004bb4
 800d1e0:	24000014 	.word	0x24000014
 800d1e4:	240050a8 	.word	0x240050a8
 800d1e8:	24005094 	.word	0x24005094
 800d1ec:	2400508c 	.word	0x2400508c

0800d1f0 <vTaskSuspendAll>:
	vPortEndScheduler();
}
/*----------------------------------------------------------*/

void vTaskSuspendAll( void )
{
 800d1f0:	b480      	push	{r7}
 800d1f2:	af00      	add	r7, sp, #0
	do not otherwise exhibit real time behaviour. */
	portSOFTWARE_BARRIER();

	/* The scheduler is suspended if uxSchedulerSuspended is non-zero.  An increment
	is used to allow calls to vTaskSuspendAll() to nest. */
	++uxSchedulerSuspended;
 800d1f4:	4b04      	ldr	r3, [pc, #16]	; (800d208 <vTaskSuspendAll+0x18>)
 800d1f6:	681b      	ldr	r3, [r3, #0]
 800d1f8:	3301      	adds	r3, #1
 800d1fa:	4a03      	ldr	r2, [pc, #12]	; (800d208 <vTaskSuspendAll+0x18>)
 800d1fc:	6013      	str	r3, [r2, #0]

	/* Enforces ordering for ports and optimised compilers that may otherwise place
	the above increment elsewhere. */
	portMEMORY_BARRIER();
}
 800d1fe:	bf00      	nop
 800d200:	46bd      	mov	sp, r7
 800d202:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d206:	4770      	bx	lr
 800d208:	240050b0 	.word	0x240050b0

0800d20c <xTaskResumeAll>:

#endif /* configUSE_TICKLESS_IDLE */
/*----------------------------------------------------------*/

BaseType_t xTaskResumeAll( void )
{
 800d20c:	b580      	push	{r7, lr}
 800d20e:	b084      	sub	sp, #16
 800d210:	af00      	add	r7, sp, #0
TCB_t *pxTCB = NULL;
 800d212:	2300      	movs	r3, #0
 800d214:	60fb      	str	r3, [r7, #12]
BaseType_t xAlreadyYielded = pdFALSE;
 800d216:	2300      	movs	r3, #0
 800d218:	60bb      	str	r3, [r7, #8]

	/* If uxSchedulerSuspended is zero then this function does not match a
	previous call to vTaskSuspendAll(). */
	configASSERT( uxSchedulerSuspended );
 800d21a:	4b42      	ldr	r3, [pc, #264]	; (800d324 <xTaskResumeAll+0x118>)
 800d21c:	681b      	ldr	r3, [r3, #0]
 800d21e:	2b00      	cmp	r3, #0
 800d220:	d10a      	bne.n	800d238 <xTaskResumeAll+0x2c>
	__asm volatile
 800d222:	f04f 0350 	mov.w	r3, #80	; 0x50
 800d226:	f383 8811 	msr	BASEPRI, r3
 800d22a:	f3bf 8f6f 	isb	sy
 800d22e:	f3bf 8f4f 	dsb	sy
 800d232:	603b      	str	r3, [r7, #0]
}
 800d234:	bf00      	nop
 800d236:	e7fe      	b.n	800d236 <xTaskResumeAll+0x2a>
	/* It is possible that an ISR caused a task to be removed from an event
	list while the scheduler was suspended.  If this was the case then the
	removed task will have been added to the xPendingReadyList.  Once the
	scheduler has been resumed it is safe to move all the pending ready
	tasks from this list into their appropriate ready list. */
	taskENTER_CRITICAL();
 800d238:	f7fe fd5c 	bl	800bcf4 <vPortEnterCritical>
	{
		--uxSchedulerSuspended;
 800d23c:	4b39      	ldr	r3, [pc, #228]	; (800d324 <xTaskResumeAll+0x118>)
 800d23e:	681b      	ldr	r3, [r3, #0]
 800d240:	3b01      	subs	r3, #1
 800d242:	4a38      	ldr	r2, [pc, #224]	; (800d324 <xTaskResumeAll+0x118>)
 800d244:	6013      	str	r3, [r2, #0]

		if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 800d246:	4b37      	ldr	r3, [pc, #220]	; (800d324 <xTaskResumeAll+0x118>)
 800d248:	681b      	ldr	r3, [r3, #0]
 800d24a:	2b00      	cmp	r3, #0
 800d24c:	d162      	bne.n	800d314 <xTaskResumeAll+0x108>
		{
			if( uxCurrentNumberOfTasks > ( UBaseType_t ) 0U )
 800d24e:	4b36      	ldr	r3, [pc, #216]	; (800d328 <xTaskResumeAll+0x11c>)
 800d250:	681b      	ldr	r3, [r3, #0]
 800d252:	2b00      	cmp	r3, #0
 800d254:	d05e      	beq.n	800d314 <xTaskResumeAll+0x108>
			{
				/* Move any readied tasks from the pending list into the
				appropriate ready list. */
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 800d256:	e02f      	b.n	800d2b8 <xTaskResumeAll+0xac>
				{
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xPendingReadyList ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800d258:	4b34      	ldr	r3, [pc, #208]	; (800d32c <xTaskResumeAll+0x120>)
 800d25a:	68db      	ldr	r3, [r3, #12]
 800d25c:	68db      	ldr	r3, [r3, #12]
 800d25e:	60fb      	str	r3, [r7, #12]
					( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 800d260:	68fb      	ldr	r3, [r7, #12]
 800d262:	3318      	adds	r3, #24
 800d264:	4618      	mov	r0, r3
 800d266:	f7fe fbeb 	bl	800ba40 <uxListRemove>
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 800d26a:	68fb      	ldr	r3, [r7, #12]
 800d26c:	3304      	adds	r3, #4
 800d26e:	4618      	mov	r0, r3
 800d270:	f7fe fbe6 	bl	800ba40 <uxListRemove>
					prvAddTaskToReadyList( pxTCB );
 800d274:	68fb      	ldr	r3, [r7, #12]
 800d276:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800d278:	4b2d      	ldr	r3, [pc, #180]	; (800d330 <xTaskResumeAll+0x124>)
 800d27a:	681b      	ldr	r3, [r3, #0]
 800d27c:	429a      	cmp	r2, r3
 800d27e:	d903      	bls.n	800d288 <xTaskResumeAll+0x7c>
 800d280:	68fb      	ldr	r3, [r7, #12]
 800d282:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800d284:	4a2a      	ldr	r2, [pc, #168]	; (800d330 <xTaskResumeAll+0x124>)
 800d286:	6013      	str	r3, [r2, #0]
 800d288:	68fb      	ldr	r3, [r7, #12]
 800d28a:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800d28c:	4613      	mov	r3, r2
 800d28e:	009b      	lsls	r3, r3, #2
 800d290:	4413      	add	r3, r2
 800d292:	009b      	lsls	r3, r3, #2
 800d294:	4a27      	ldr	r2, [pc, #156]	; (800d334 <xTaskResumeAll+0x128>)
 800d296:	441a      	add	r2, r3
 800d298:	68fb      	ldr	r3, [r7, #12]
 800d29a:	3304      	adds	r3, #4
 800d29c:	4619      	mov	r1, r3
 800d29e:	4610      	mov	r0, r2
 800d2a0:	f7fe fb71 	bl	800b986 <vListInsertEnd>

					/* If the moved task has a priority higher than the current
					task then a yield must be performed. */
					if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 800d2a4:	68fb      	ldr	r3, [r7, #12]
 800d2a6:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800d2a8:	4b23      	ldr	r3, [pc, #140]	; (800d338 <xTaskResumeAll+0x12c>)
 800d2aa:	681b      	ldr	r3, [r3, #0]
 800d2ac:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800d2ae:	429a      	cmp	r2, r3
 800d2b0:	d302      	bcc.n	800d2b8 <xTaskResumeAll+0xac>
					{
						xYieldPending = pdTRUE;
 800d2b2:	4b22      	ldr	r3, [pc, #136]	; (800d33c <xTaskResumeAll+0x130>)
 800d2b4:	2201      	movs	r2, #1
 800d2b6:	601a      	str	r2, [r3, #0]
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 800d2b8:	4b1c      	ldr	r3, [pc, #112]	; (800d32c <xTaskResumeAll+0x120>)
 800d2ba:	681b      	ldr	r3, [r3, #0]
 800d2bc:	2b00      	cmp	r3, #0
 800d2be:	d1cb      	bne.n	800d258 <xTaskResumeAll+0x4c>
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( pxTCB != NULL )
 800d2c0:	68fb      	ldr	r3, [r7, #12]
 800d2c2:	2b00      	cmp	r3, #0
 800d2c4:	d001      	beq.n	800d2ca <xTaskResumeAll+0xbe>
					which may have prevented the next unblock time from being
					re-calculated, in which case re-calculate it now.  Mainly
					important for low power tickless implementations, where
					this can prevent an unnecessary exit from low power
					state. */
					prvResetNextTaskUnblockTime();
 800d2c6:	f000 fb5f 	bl	800d988 <prvResetNextTaskUnblockTime>
				/* If any ticks occurred while the scheduler was suspended then
				they should be processed now.  This ensures the tick count does
				not	slip, and that any delayed tasks are resumed at the correct
				time. */
				{
					TickType_t xPendedCounts = xPendedTicks; /* Non-volatile copy. */
 800d2ca:	4b1d      	ldr	r3, [pc, #116]	; (800d340 <xTaskResumeAll+0x134>)
 800d2cc:	681b      	ldr	r3, [r3, #0]
 800d2ce:	607b      	str	r3, [r7, #4]

					if( xPendedCounts > ( TickType_t ) 0U )
 800d2d0:	687b      	ldr	r3, [r7, #4]
 800d2d2:	2b00      	cmp	r3, #0
 800d2d4:	d010      	beq.n	800d2f8 <xTaskResumeAll+0xec>
					{
						do
						{
							if( xTaskIncrementTick() != pdFALSE )
 800d2d6:	f000 f847 	bl	800d368 <xTaskIncrementTick>
 800d2da:	4603      	mov	r3, r0
 800d2dc:	2b00      	cmp	r3, #0
 800d2de:	d002      	beq.n	800d2e6 <xTaskResumeAll+0xda>
							{
								xYieldPending = pdTRUE;
 800d2e0:	4b16      	ldr	r3, [pc, #88]	; (800d33c <xTaskResumeAll+0x130>)
 800d2e2:	2201      	movs	r2, #1
 800d2e4:	601a      	str	r2, [r3, #0]
							}
							else
							{
								mtCOVERAGE_TEST_MARKER();
							}
							--xPendedCounts;
 800d2e6:	687b      	ldr	r3, [r7, #4]
 800d2e8:	3b01      	subs	r3, #1
 800d2ea:	607b      	str	r3, [r7, #4]
						} while( xPendedCounts > ( TickType_t ) 0U );
 800d2ec:	687b      	ldr	r3, [r7, #4]
 800d2ee:	2b00      	cmp	r3, #0
 800d2f0:	d1f1      	bne.n	800d2d6 <xTaskResumeAll+0xca>

						xPendedTicks = 0;
 800d2f2:	4b13      	ldr	r3, [pc, #76]	; (800d340 <xTaskResumeAll+0x134>)
 800d2f4:	2200      	movs	r2, #0
 800d2f6:	601a      	str	r2, [r3, #0]
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( xYieldPending != pdFALSE )
 800d2f8:	4b10      	ldr	r3, [pc, #64]	; (800d33c <xTaskResumeAll+0x130>)
 800d2fa:	681b      	ldr	r3, [r3, #0]
 800d2fc:	2b00      	cmp	r3, #0
 800d2fe:	d009      	beq.n	800d314 <xTaskResumeAll+0x108>
				{
					#if( configUSE_PREEMPTION != 0 )
					{
						xAlreadyYielded = pdTRUE;
 800d300:	2301      	movs	r3, #1
 800d302:	60bb      	str	r3, [r7, #8]
					}
					#endif
					taskYIELD_IF_USING_PREEMPTION();
 800d304:	4b0f      	ldr	r3, [pc, #60]	; (800d344 <xTaskResumeAll+0x138>)
 800d306:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800d30a:	601a      	str	r2, [r3, #0]
 800d30c:	f3bf 8f4f 	dsb	sy
 800d310:	f3bf 8f6f 	isb	sy
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 800d314:	f7fe fd1e 	bl	800bd54 <vPortExitCritical>

	return xAlreadyYielded;
 800d318:	68bb      	ldr	r3, [r7, #8]
}
 800d31a:	4618      	mov	r0, r3
 800d31c:	3710      	adds	r7, #16
 800d31e:	46bd      	mov	sp, r7
 800d320:	bd80      	pop	{r7, pc}
 800d322:	bf00      	nop
 800d324:	240050b0 	.word	0x240050b0
 800d328:	24005088 	.word	0x24005088
 800d32c:	24005048 	.word	0x24005048
 800d330:	24005090 	.word	0x24005090
 800d334:	24004bb8 	.word	0x24004bb8
 800d338:	24004bb4 	.word	0x24004bb4
 800d33c:	2400509c 	.word	0x2400509c
 800d340:	24005098 	.word	0x24005098
 800d344:	e000ed04 	.word	0xe000ed04

0800d348 <xTaskGetTickCount>:
/*-----------------------------------------------------------*/

TickType_t xTaskGetTickCount( void )
{
 800d348:	b480      	push	{r7}
 800d34a:	b083      	sub	sp, #12
 800d34c:	af00      	add	r7, sp, #0
TickType_t xTicks;

	/* Critical section required if running on a 16 bit processor. */
	portTICK_TYPE_ENTER_CRITICAL();
	{
		xTicks = xTickCount;
 800d34e:	4b05      	ldr	r3, [pc, #20]	; (800d364 <xTaskGetTickCount+0x1c>)
 800d350:	681b      	ldr	r3, [r3, #0]
 800d352:	607b      	str	r3, [r7, #4]
	}
	portTICK_TYPE_EXIT_CRITICAL();

	return xTicks;
 800d354:	687b      	ldr	r3, [r7, #4]
}
 800d356:	4618      	mov	r0, r3
 800d358:	370c      	adds	r7, #12
 800d35a:	46bd      	mov	sp, r7
 800d35c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d360:	4770      	bx	lr
 800d362:	bf00      	nop
 800d364:	2400508c 	.word	0x2400508c

0800d368 <xTaskIncrementTick>:

#endif /* INCLUDE_xTaskAbortDelay */
/*----------------------------------------------------------*/

BaseType_t xTaskIncrementTick( void )
{
 800d368:	b580      	push	{r7, lr}
 800d36a:	b086      	sub	sp, #24
 800d36c:	af00      	add	r7, sp, #0
TCB_t * pxTCB;
TickType_t xItemValue;
BaseType_t xSwitchRequired = pdFALSE;
 800d36e:	2300      	movs	r3, #0
 800d370:	617b      	str	r3, [r7, #20]

	/* Called by the portable layer each time a tick interrupt occurs.
	Increments the tick then checks to see if the new tick value will cause any
	tasks to be unblocked. */
	traceTASK_INCREMENT_TICK( xTickCount );
	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 800d372:	4b4f      	ldr	r3, [pc, #316]	; (800d4b0 <xTaskIncrementTick+0x148>)
 800d374:	681b      	ldr	r3, [r3, #0]
 800d376:	2b00      	cmp	r3, #0
 800d378:	f040 808f 	bne.w	800d49a <xTaskIncrementTick+0x132>
	{
		/* Minor optimisation.  The tick count cannot change in this
		block. */
		const TickType_t xConstTickCount = xTickCount + ( TickType_t ) 1;
 800d37c:	4b4d      	ldr	r3, [pc, #308]	; (800d4b4 <xTaskIncrementTick+0x14c>)
 800d37e:	681b      	ldr	r3, [r3, #0]
 800d380:	3301      	adds	r3, #1
 800d382:	613b      	str	r3, [r7, #16]

		/* Increment the RTOS tick, switching the delayed and overflowed
		delayed lists if it wraps to 0. */
		xTickCount = xConstTickCount;
 800d384:	4a4b      	ldr	r2, [pc, #300]	; (800d4b4 <xTaskIncrementTick+0x14c>)
 800d386:	693b      	ldr	r3, [r7, #16]
 800d388:	6013      	str	r3, [r2, #0]

		if( xConstTickCount == ( TickType_t ) 0U ) /*lint !e774 'if' does not always evaluate to false as it is looking for an overflow. */
 800d38a:	693b      	ldr	r3, [r7, #16]
 800d38c:	2b00      	cmp	r3, #0
 800d38e:	d120      	bne.n	800d3d2 <xTaskIncrementTick+0x6a>
		{
			taskSWITCH_DELAYED_LISTS();
 800d390:	4b49      	ldr	r3, [pc, #292]	; (800d4b8 <xTaskIncrementTick+0x150>)
 800d392:	681b      	ldr	r3, [r3, #0]
 800d394:	681b      	ldr	r3, [r3, #0]
 800d396:	2b00      	cmp	r3, #0
 800d398:	d00a      	beq.n	800d3b0 <xTaskIncrementTick+0x48>
	__asm volatile
 800d39a:	f04f 0350 	mov.w	r3, #80	; 0x50
 800d39e:	f383 8811 	msr	BASEPRI, r3
 800d3a2:	f3bf 8f6f 	isb	sy
 800d3a6:	f3bf 8f4f 	dsb	sy
 800d3aa:	603b      	str	r3, [r7, #0]
}
 800d3ac:	bf00      	nop
 800d3ae:	e7fe      	b.n	800d3ae <xTaskIncrementTick+0x46>
 800d3b0:	4b41      	ldr	r3, [pc, #260]	; (800d4b8 <xTaskIncrementTick+0x150>)
 800d3b2:	681b      	ldr	r3, [r3, #0]
 800d3b4:	60fb      	str	r3, [r7, #12]
 800d3b6:	4b41      	ldr	r3, [pc, #260]	; (800d4bc <xTaskIncrementTick+0x154>)
 800d3b8:	681b      	ldr	r3, [r3, #0]
 800d3ba:	4a3f      	ldr	r2, [pc, #252]	; (800d4b8 <xTaskIncrementTick+0x150>)
 800d3bc:	6013      	str	r3, [r2, #0]
 800d3be:	4a3f      	ldr	r2, [pc, #252]	; (800d4bc <xTaskIncrementTick+0x154>)
 800d3c0:	68fb      	ldr	r3, [r7, #12]
 800d3c2:	6013      	str	r3, [r2, #0]
 800d3c4:	4b3e      	ldr	r3, [pc, #248]	; (800d4c0 <xTaskIncrementTick+0x158>)
 800d3c6:	681b      	ldr	r3, [r3, #0]
 800d3c8:	3301      	adds	r3, #1
 800d3ca:	4a3d      	ldr	r2, [pc, #244]	; (800d4c0 <xTaskIncrementTick+0x158>)
 800d3cc:	6013      	str	r3, [r2, #0]
 800d3ce:	f000 fadb 	bl	800d988 <prvResetNextTaskUnblockTime>

		/* See if this tick has made a timeout expire.  Tasks are stored in
		the	queue in the order of their wake time - meaning once one task
		has been found whose block time has not expired there is no need to
		look any further down the list. */
		if( xConstTickCount >= xNextTaskUnblockTime )
 800d3d2:	4b3c      	ldr	r3, [pc, #240]	; (800d4c4 <xTaskIncrementTick+0x15c>)
 800d3d4:	681b      	ldr	r3, [r3, #0]
 800d3d6:	693a      	ldr	r2, [r7, #16]
 800d3d8:	429a      	cmp	r2, r3
 800d3da:	d349      	bcc.n	800d470 <xTaskIncrementTick+0x108>
		{
			for( ;; )
			{
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 800d3dc:	4b36      	ldr	r3, [pc, #216]	; (800d4b8 <xTaskIncrementTick+0x150>)
 800d3de:	681b      	ldr	r3, [r3, #0]
 800d3e0:	681b      	ldr	r3, [r3, #0]
 800d3e2:	2b00      	cmp	r3, #0
 800d3e4:	d104      	bne.n	800d3f0 <xTaskIncrementTick+0x88>
					/* The delayed list is empty.  Set xNextTaskUnblockTime
					to the maximum possible value so it is extremely
					unlikely that the
					if( xTickCount >= xNextTaskUnblockTime ) test will pass
					next time through. */
					xNextTaskUnblockTime = portMAX_DELAY; /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800d3e6:	4b37      	ldr	r3, [pc, #220]	; (800d4c4 <xTaskIncrementTick+0x15c>)
 800d3e8:	f04f 32ff 	mov.w	r2, #4294967295
 800d3ec:	601a      	str	r2, [r3, #0]
					break;
 800d3ee:	e03f      	b.n	800d470 <xTaskIncrementTick+0x108>
				{
					/* The delayed list is not empty, get the value of the
					item at the head of the delayed list.  This is the time
					at which the task at the head of the delayed list must
					be removed from the Blocked state. */
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800d3f0:	4b31      	ldr	r3, [pc, #196]	; (800d4b8 <xTaskIncrementTick+0x150>)
 800d3f2:	681b      	ldr	r3, [r3, #0]
 800d3f4:	68db      	ldr	r3, [r3, #12]
 800d3f6:	68db      	ldr	r3, [r3, #12]
 800d3f8:	60bb      	str	r3, [r7, #8]
					xItemValue = listGET_LIST_ITEM_VALUE( &( pxTCB->xStateListItem ) );
 800d3fa:	68bb      	ldr	r3, [r7, #8]
 800d3fc:	685b      	ldr	r3, [r3, #4]
 800d3fe:	607b      	str	r3, [r7, #4]

					if( xConstTickCount < xItemValue )
 800d400:	693a      	ldr	r2, [r7, #16]
 800d402:	687b      	ldr	r3, [r7, #4]
 800d404:	429a      	cmp	r2, r3
 800d406:	d203      	bcs.n	800d410 <xTaskIncrementTick+0xa8>
						/* It is not time to unblock this item yet, but the
						item value is the time at which the task at the head
						of the blocked list must be removed from the Blocked
						state -	so record the item value in
						xNextTaskUnblockTime. */
						xNextTaskUnblockTime = xItemValue;
 800d408:	4a2e      	ldr	r2, [pc, #184]	; (800d4c4 <xTaskIncrementTick+0x15c>)
 800d40a:	687b      	ldr	r3, [r7, #4]
 800d40c:	6013      	str	r3, [r2, #0]
						break; /*lint !e9011 Code structure here is deedmed easier to understand with multiple breaks. */
 800d40e:	e02f      	b.n	800d470 <xTaskIncrementTick+0x108>
					{
						mtCOVERAGE_TEST_MARKER();
					}

					/* It is time to remove the item from the Blocked state. */
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 800d410:	68bb      	ldr	r3, [r7, #8]
 800d412:	3304      	adds	r3, #4
 800d414:	4618      	mov	r0, r3
 800d416:	f7fe fb13 	bl	800ba40 <uxListRemove>

					/* Is the task waiting on an event also?  If so remove
					it from the event list. */
					if( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) != NULL )
 800d41a:	68bb      	ldr	r3, [r7, #8]
 800d41c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800d41e:	2b00      	cmp	r3, #0
 800d420:	d004      	beq.n	800d42c <xTaskIncrementTick+0xc4>
					{
						( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 800d422:	68bb      	ldr	r3, [r7, #8]
 800d424:	3318      	adds	r3, #24
 800d426:	4618      	mov	r0, r3
 800d428:	f7fe fb0a 	bl	800ba40 <uxListRemove>
						mtCOVERAGE_TEST_MARKER();
					}

					/* Place the unblocked task into the appropriate ready
					list. */
					prvAddTaskToReadyList( pxTCB );
 800d42c:	68bb      	ldr	r3, [r7, #8]
 800d42e:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800d430:	4b25      	ldr	r3, [pc, #148]	; (800d4c8 <xTaskIncrementTick+0x160>)
 800d432:	681b      	ldr	r3, [r3, #0]
 800d434:	429a      	cmp	r2, r3
 800d436:	d903      	bls.n	800d440 <xTaskIncrementTick+0xd8>
 800d438:	68bb      	ldr	r3, [r7, #8]
 800d43a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800d43c:	4a22      	ldr	r2, [pc, #136]	; (800d4c8 <xTaskIncrementTick+0x160>)
 800d43e:	6013      	str	r3, [r2, #0]
 800d440:	68bb      	ldr	r3, [r7, #8]
 800d442:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800d444:	4613      	mov	r3, r2
 800d446:	009b      	lsls	r3, r3, #2
 800d448:	4413      	add	r3, r2
 800d44a:	009b      	lsls	r3, r3, #2
 800d44c:	4a1f      	ldr	r2, [pc, #124]	; (800d4cc <xTaskIncrementTick+0x164>)
 800d44e:	441a      	add	r2, r3
 800d450:	68bb      	ldr	r3, [r7, #8]
 800d452:	3304      	adds	r3, #4
 800d454:	4619      	mov	r1, r3
 800d456:	4610      	mov	r0, r2
 800d458:	f7fe fa95 	bl	800b986 <vListInsertEnd>
					{
						/* Preemption is on, but a context switch should
						only be performed if the unblocked task has a
						priority that is equal to or higher than the
						currently executing task. */
						if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 800d45c:	68bb      	ldr	r3, [r7, #8]
 800d45e:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800d460:	4b1b      	ldr	r3, [pc, #108]	; (800d4d0 <xTaskIncrementTick+0x168>)
 800d462:	681b      	ldr	r3, [r3, #0]
 800d464:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800d466:	429a      	cmp	r2, r3
 800d468:	d3b8      	bcc.n	800d3dc <xTaskIncrementTick+0x74>
						{
							xSwitchRequired = pdTRUE;
 800d46a:	2301      	movs	r3, #1
 800d46c:	617b      	str	r3, [r7, #20]
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 800d46e:	e7b5      	b.n	800d3dc <xTaskIncrementTick+0x74>
		/* Tasks of equal priority to the currently running task will share
		processing time (time slice) if preemption is on, and the application
		writer has not explicitly turned time slicing off. */
		#if ( ( configUSE_PREEMPTION == 1 ) && ( configUSE_TIME_SLICING == 1 ) )
		{
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ pxCurrentTCB->uxPriority ] ) ) > ( UBaseType_t ) 1 )
 800d470:	4b17      	ldr	r3, [pc, #92]	; (800d4d0 <xTaskIncrementTick+0x168>)
 800d472:	681b      	ldr	r3, [r3, #0]
 800d474:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800d476:	4915      	ldr	r1, [pc, #84]	; (800d4cc <xTaskIncrementTick+0x164>)
 800d478:	4613      	mov	r3, r2
 800d47a:	009b      	lsls	r3, r3, #2
 800d47c:	4413      	add	r3, r2
 800d47e:	009b      	lsls	r3, r3, #2
 800d480:	440b      	add	r3, r1
 800d482:	681b      	ldr	r3, [r3, #0]
 800d484:	2b01      	cmp	r3, #1
 800d486:	d901      	bls.n	800d48c <xTaskIncrementTick+0x124>
			{
				xSwitchRequired = pdTRUE;
 800d488:	2301      	movs	r3, #1
 800d48a:	617b      	str	r3, [r7, #20]
		}
		#endif /* configUSE_TICK_HOOK */

		#if ( configUSE_PREEMPTION == 1 )
		{
			if( xYieldPending != pdFALSE )
 800d48c:	4b11      	ldr	r3, [pc, #68]	; (800d4d4 <xTaskIncrementTick+0x16c>)
 800d48e:	681b      	ldr	r3, [r3, #0]
 800d490:	2b00      	cmp	r3, #0
 800d492:	d007      	beq.n	800d4a4 <xTaskIncrementTick+0x13c>
			{
				xSwitchRequired = pdTRUE;
 800d494:	2301      	movs	r3, #1
 800d496:	617b      	str	r3, [r7, #20]
 800d498:	e004      	b.n	800d4a4 <xTaskIncrementTick+0x13c>
		}
		#endif /* configUSE_PREEMPTION */
	}
	else
	{
		++xPendedTicks;
 800d49a:	4b0f      	ldr	r3, [pc, #60]	; (800d4d8 <xTaskIncrementTick+0x170>)
 800d49c:	681b      	ldr	r3, [r3, #0]
 800d49e:	3301      	adds	r3, #1
 800d4a0:	4a0d      	ldr	r2, [pc, #52]	; (800d4d8 <xTaskIncrementTick+0x170>)
 800d4a2:	6013      	str	r3, [r2, #0]
			vApplicationTickHook();
		}
		#endif
	}

	return xSwitchRequired;
 800d4a4:	697b      	ldr	r3, [r7, #20]
}
 800d4a6:	4618      	mov	r0, r3
 800d4a8:	3718      	adds	r7, #24
 800d4aa:	46bd      	mov	sp, r7
 800d4ac:	bd80      	pop	{r7, pc}
 800d4ae:	bf00      	nop
 800d4b0:	240050b0 	.word	0x240050b0
 800d4b4:	2400508c 	.word	0x2400508c
 800d4b8:	24005040 	.word	0x24005040
 800d4bc:	24005044 	.word	0x24005044
 800d4c0:	240050a0 	.word	0x240050a0
 800d4c4:	240050a8 	.word	0x240050a8
 800d4c8:	24005090 	.word	0x24005090
 800d4cc:	24004bb8 	.word	0x24004bb8
 800d4d0:	24004bb4 	.word	0x24004bb4
 800d4d4:	2400509c 	.word	0x2400509c
 800d4d8:	24005098 	.word	0x24005098

0800d4dc <vTaskSwitchContext>:

#endif /* configUSE_APPLICATION_TASK_TAG */
/*-----------------------------------------------------------*/

void vTaskSwitchContext( void )
{
 800d4dc:	b480      	push	{r7}
 800d4de:	b085      	sub	sp, #20
 800d4e0:	af00      	add	r7, sp, #0
	if( uxSchedulerSuspended != ( UBaseType_t ) pdFALSE )
 800d4e2:	4b2a      	ldr	r3, [pc, #168]	; (800d58c <vTaskSwitchContext+0xb0>)
 800d4e4:	681b      	ldr	r3, [r3, #0]
 800d4e6:	2b00      	cmp	r3, #0
 800d4e8:	d003      	beq.n	800d4f2 <vTaskSwitchContext+0x16>
	{
		/* The scheduler is currently suspended - do not allow a context
		switch. */
		xYieldPending = pdTRUE;
 800d4ea:	4b29      	ldr	r3, [pc, #164]	; (800d590 <vTaskSwitchContext+0xb4>)
 800d4ec:	2201      	movs	r2, #1
 800d4ee:	601a      	str	r2, [r3, #0]
			for additional information. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
		}
		#endif /* configUSE_NEWLIB_REENTRANT */
	}
}
 800d4f0:	e046      	b.n	800d580 <vTaskSwitchContext+0xa4>
		xYieldPending = pdFALSE;
 800d4f2:	4b27      	ldr	r3, [pc, #156]	; (800d590 <vTaskSwitchContext+0xb4>)
 800d4f4:	2200      	movs	r2, #0
 800d4f6:	601a      	str	r2, [r3, #0]
		taskSELECT_HIGHEST_PRIORITY_TASK(); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800d4f8:	4b26      	ldr	r3, [pc, #152]	; (800d594 <vTaskSwitchContext+0xb8>)
 800d4fa:	681b      	ldr	r3, [r3, #0]
 800d4fc:	60fb      	str	r3, [r7, #12]
 800d4fe:	e010      	b.n	800d522 <vTaskSwitchContext+0x46>
 800d500:	68fb      	ldr	r3, [r7, #12]
 800d502:	2b00      	cmp	r3, #0
 800d504:	d10a      	bne.n	800d51c <vTaskSwitchContext+0x40>
	__asm volatile
 800d506:	f04f 0350 	mov.w	r3, #80	; 0x50
 800d50a:	f383 8811 	msr	BASEPRI, r3
 800d50e:	f3bf 8f6f 	isb	sy
 800d512:	f3bf 8f4f 	dsb	sy
 800d516:	607b      	str	r3, [r7, #4]
}
 800d518:	bf00      	nop
 800d51a:	e7fe      	b.n	800d51a <vTaskSwitchContext+0x3e>
 800d51c:	68fb      	ldr	r3, [r7, #12]
 800d51e:	3b01      	subs	r3, #1
 800d520:	60fb      	str	r3, [r7, #12]
 800d522:	491d      	ldr	r1, [pc, #116]	; (800d598 <vTaskSwitchContext+0xbc>)
 800d524:	68fa      	ldr	r2, [r7, #12]
 800d526:	4613      	mov	r3, r2
 800d528:	009b      	lsls	r3, r3, #2
 800d52a:	4413      	add	r3, r2
 800d52c:	009b      	lsls	r3, r3, #2
 800d52e:	440b      	add	r3, r1
 800d530:	681b      	ldr	r3, [r3, #0]
 800d532:	2b00      	cmp	r3, #0
 800d534:	d0e4      	beq.n	800d500 <vTaskSwitchContext+0x24>
 800d536:	68fa      	ldr	r2, [r7, #12]
 800d538:	4613      	mov	r3, r2
 800d53a:	009b      	lsls	r3, r3, #2
 800d53c:	4413      	add	r3, r2
 800d53e:	009b      	lsls	r3, r3, #2
 800d540:	4a15      	ldr	r2, [pc, #84]	; (800d598 <vTaskSwitchContext+0xbc>)
 800d542:	4413      	add	r3, r2
 800d544:	60bb      	str	r3, [r7, #8]
 800d546:	68bb      	ldr	r3, [r7, #8]
 800d548:	685b      	ldr	r3, [r3, #4]
 800d54a:	685a      	ldr	r2, [r3, #4]
 800d54c:	68bb      	ldr	r3, [r7, #8]
 800d54e:	605a      	str	r2, [r3, #4]
 800d550:	68bb      	ldr	r3, [r7, #8]
 800d552:	685a      	ldr	r2, [r3, #4]
 800d554:	68bb      	ldr	r3, [r7, #8]
 800d556:	3308      	adds	r3, #8
 800d558:	429a      	cmp	r2, r3
 800d55a:	d104      	bne.n	800d566 <vTaskSwitchContext+0x8a>
 800d55c:	68bb      	ldr	r3, [r7, #8]
 800d55e:	685b      	ldr	r3, [r3, #4]
 800d560:	685a      	ldr	r2, [r3, #4]
 800d562:	68bb      	ldr	r3, [r7, #8]
 800d564:	605a      	str	r2, [r3, #4]
 800d566:	68bb      	ldr	r3, [r7, #8]
 800d568:	685b      	ldr	r3, [r3, #4]
 800d56a:	68db      	ldr	r3, [r3, #12]
 800d56c:	4a0b      	ldr	r2, [pc, #44]	; (800d59c <vTaskSwitchContext+0xc0>)
 800d56e:	6013      	str	r3, [r2, #0]
 800d570:	4a08      	ldr	r2, [pc, #32]	; (800d594 <vTaskSwitchContext+0xb8>)
 800d572:	68fb      	ldr	r3, [r7, #12]
 800d574:	6013      	str	r3, [r2, #0]
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
 800d576:	4b09      	ldr	r3, [pc, #36]	; (800d59c <vTaskSwitchContext+0xc0>)
 800d578:	681b      	ldr	r3, [r3, #0]
 800d57a:	3354      	adds	r3, #84	; 0x54
 800d57c:	4a08      	ldr	r2, [pc, #32]	; (800d5a0 <vTaskSwitchContext+0xc4>)
 800d57e:	6013      	str	r3, [r2, #0]
}
 800d580:	bf00      	nop
 800d582:	3714      	adds	r7, #20
 800d584:	46bd      	mov	sp, r7
 800d586:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d58a:	4770      	bx	lr
 800d58c:	240050b0 	.word	0x240050b0
 800d590:	2400509c 	.word	0x2400509c
 800d594:	24005090 	.word	0x24005090
 800d598:	24004bb8 	.word	0x24004bb8
 800d59c:	24004bb4 	.word	0x24004bb4
 800d5a0:	24000014 	.word	0x24000014

0800d5a4 <vTaskPlaceOnEventList>:
/*-----------------------------------------------------------*/

void vTaskPlaceOnEventList( List_t * const pxEventList, const TickType_t xTicksToWait )
{
 800d5a4:	b580      	push	{r7, lr}
 800d5a6:	b084      	sub	sp, #16
 800d5a8:	af00      	add	r7, sp, #0
 800d5aa:	6078      	str	r0, [r7, #4]
 800d5ac:	6039      	str	r1, [r7, #0]
	configASSERT( pxEventList );
 800d5ae:	687b      	ldr	r3, [r7, #4]
 800d5b0:	2b00      	cmp	r3, #0
 800d5b2:	d10a      	bne.n	800d5ca <vTaskPlaceOnEventList+0x26>
	__asm volatile
 800d5b4:	f04f 0350 	mov.w	r3, #80	; 0x50
 800d5b8:	f383 8811 	msr	BASEPRI, r3
 800d5bc:	f3bf 8f6f 	isb	sy
 800d5c0:	f3bf 8f4f 	dsb	sy
 800d5c4:	60fb      	str	r3, [r7, #12]
}
 800d5c6:	bf00      	nop
 800d5c8:	e7fe      	b.n	800d5c8 <vTaskPlaceOnEventList+0x24>

	/* Place the event list item of the TCB in the appropriate event list.
	This is placed in the list in priority order so the highest priority task
	is the first to be woken by the event.  The queue that contains the event
	list is locked, preventing simultaneous access from interrupts. */
	vListInsert( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 800d5ca:	4b07      	ldr	r3, [pc, #28]	; (800d5e8 <vTaskPlaceOnEventList+0x44>)
 800d5cc:	681b      	ldr	r3, [r3, #0]
 800d5ce:	3318      	adds	r3, #24
 800d5d0:	4619      	mov	r1, r3
 800d5d2:	6878      	ldr	r0, [r7, #4]
 800d5d4:	f7fe f9fb 	bl	800b9ce <vListInsert>

	prvAddCurrentTaskToDelayedList( xTicksToWait, pdTRUE );
 800d5d8:	2101      	movs	r1, #1
 800d5da:	6838      	ldr	r0, [r7, #0]
 800d5dc:	f000 fb8e 	bl	800dcfc <prvAddCurrentTaskToDelayedList>
}
 800d5e0:	bf00      	nop
 800d5e2:	3710      	adds	r7, #16
 800d5e4:	46bd      	mov	sp, r7
 800d5e6:	bd80      	pop	{r7, pc}
 800d5e8:	24004bb4 	.word	0x24004bb4

0800d5ec <vTaskPlaceOnEventListRestricted>:
/*-----------------------------------------------------------*/

#if( configUSE_TIMERS == 1 )

	void vTaskPlaceOnEventListRestricted( List_t * const pxEventList, TickType_t xTicksToWait, const BaseType_t xWaitIndefinitely )
	{
 800d5ec:	b580      	push	{r7, lr}
 800d5ee:	b086      	sub	sp, #24
 800d5f0:	af00      	add	r7, sp, #0
 800d5f2:	60f8      	str	r0, [r7, #12]
 800d5f4:	60b9      	str	r1, [r7, #8]
 800d5f6:	607a      	str	r2, [r7, #4]
		configASSERT( pxEventList );
 800d5f8:	68fb      	ldr	r3, [r7, #12]
 800d5fa:	2b00      	cmp	r3, #0
 800d5fc:	d10a      	bne.n	800d614 <vTaskPlaceOnEventListRestricted+0x28>
	__asm volatile
 800d5fe:	f04f 0350 	mov.w	r3, #80	; 0x50
 800d602:	f383 8811 	msr	BASEPRI, r3
 800d606:	f3bf 8f6f 	isb	sy
 800d60a:	f3bf 8f4f 	dsb	sy
 800d60e:	617b      	str	r3, [r7, #20]
}
 800d610:	bf00      	nop
 800d612:	e7fe      	b.n	800d612 <vTaskPlaceOnEventListRestricted+0x26>

		/* Place the event list item of the TCB in the appropriate event list.
		In this case it is assume that this is the only task that is going to
		be waiting on this event list, so the faster vListInsertEnd() function
		can be used in place of vListInsert. */
		vListInsertEnd( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 800d614:	4b0a      	ldr	r3, [pc, #40]	; (800d640 <vTaskPlaceOnEventListRestricted+0x54>)
 800d616:	681b      	ldr	r3, [r3, #0]
 800d618:	3318      	adds	r3, #24
 800d61a:	4619      	mov	r1, r3
 800d61c:	68f8      	ldr	r0, [r7, #12]
 800d61e:	f7fe f9b2 	bl	800b986 <vListInsertEnd>

		/* If the task should block indefinitely then set the block time to a
		value that will be recognised as an indefinite delay inside the
		prvAddCurrentTaskToDelayedList() function. */
		if( xWaitIndefinitely != pdFALSE )
 800d622:	687b      	ldr	r3, [r7, #4]
 800d624:	2b00      	cmp	r3, #0
 800d626:	d002      	beq.n	800d62e <vTaskPlaceOnEventListRestricted+0x42>
		{
			xTicksToWait = portMAX_DELAY;
 800d628:	f04f 33ff 	mov.w	r3, #4294967295
 800d62c:	60bb      	str	r3, [r7, #8]
		}

		traceTASK_DELAY_UNTIL( ( xTickCount + xTicksToWait ) );
		prvAddCurrentTaskToDelayedList( xTicksToWait, xWaitIndefinitely );
 800d62e:	6879      	ldr	r1, [r7, #4]
 800d630:	68b8      	ldr	r0, [r7, #8]
 800d632:	f000 fb63 	bl	800dcfc <prvAddCurrentTaskToDelayedList>
	}
 800d636:	bf00      	nop
 800d638:	3718      	adds	r7, #24
 800d63a:	46bd      	mov	sp, r7
 800d63c:	bd80      	pop	{r7, pc}
 800d63e:	bf00      	nop
 800d640:	24004bb4 	.word	0x24004bb4

0800d644 <xTaskRemoveFromEventList>:

#endif /* configUSE_TIMERS */
/*-----------------------------------------------------------*/

BaseType_t xTaskRemoveFromEventList( const List_t * const pxEventList )
{
 800d644:	b580      	push	{r7, lr}
 800d646:	b086      	sub	sp, #24
 800d648:	af00      	add	r7, sp, #0
 800d64a:	6078      	str	r0, [r7, #4]
	get called - the lock count on the queue will get modified instead.  This
	means exclusive access to the event list is guaranteed here.

	This function assumes that a check has already been made to ensure that
	pxEventList is not empty. */
	pxUnblockedTCB = listGET_OWNER_OF_HEAD_ENTRY( pxEventList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800d64c:	687b      	ldr	r3, [r7, #4]
 800d64e:	68db      	ldr	r3, [r3, #12]
 800d650:	68db      	ldr	r3, [r3, #12]
 800d652:	613b      	str	r3, [r7, #16]
	configASSERT( pxUnblockedTCB );
 800d654:	693b      	ldr	r3, [r7, #16]
 800d656:	2b00      	cmp	r3, #0
 800d658:	d10a      	bne.n	800d670 <xTaskRemoveFromEventList+0x2c>
	__asm volatile
 800d65a:	f04f 0350 	mov.w	r3, #80	; 0x50
 800d65e:	f383 8811 	msr	BASEPRI, r3
 800d662:	f3bf 8f6f 	isb	sy
 800d666:	f3bf 8f4f 	dsb	sy
 800d66a:	60fb      	str	r3, [r7, #12]
}
 800d66c:	bf00      	nop
 800d66e:	e7fe      	b.n	800d66e <xTaskRemoveFromEventList+0x2a>
	( void ) uxListRemove( &( pxUnblockedTCB->xEventListItem ) );
 800d670:	693b      	ldr	r3, [r7, #16]
 800d672:	3318      	adds	r3, #24
 800d674:	4618      	mov	r0, r3
 800d676:	f7fe f9e3 	bl	800ba40 <uxListRemove>

	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 800d67a:	4b1e      	ldr	r3, [pc, #120]	; (800d6f4 <xTaskRemoveFromEventList+0xb0>)
 800d67c:	681b      	ldr	r3, [r3, #0]
 800d67e:	2b00      	cmp	r3, #0
 800d680:	d11d      	bne.n	800d6be <xTaskRemoveFromEventList+0x7a>
	{
		( void ) uxListRemove( &( pxUnblockedTCB->xStateListItem ) );
 800d682:	693b      	ldr	r3, [r7, #16]
 800d684:	3304      	adds	r3, #4
 800d686:	4618      	mov	r0, r3
 800d688:	f7fe f9da 	bl	800ba40 <uxListRemove>
		prvAddTaskToReadyList( pxUnblockedTCB );
 800d68c:	693b      	ldr	r3, [r7, #16]
 800d68e:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800d690:	4b19      	ldr	r3, [pc, #100]	; (800d6f8 <xTaskRemoveFromEventList+0xb4>)
 800d692:	681b      	ldr	r3, [r3, #0]
 800d694:	429a      	cmp	r2, r3
 800d696:	d903      	bls.n	800d6a0 <xTaskRemoveFromEventList+0x5c>
 800d698:	693b      	ldr	r3, [r7, #16]
 800d69a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800d69c:	4a16      	ldr	r2, [pc, #88]	; (800d6f8 <xTaskRemoveFromEventList+0xb4>)
 800d69e:	6013      	str	r3, [r2, #0]
 800d6a0:	693b      	ldr	r3, [r7, #16]
 800d6a2:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800d6a4:	4613      	mov	r3, r2
 800d6a6:	009b      	lsls	r3, r3, #2
 800d6a8:	4413      	add	r3, r2
 800d6aa:	009b      	lsls	r3, r3, #2
 800d6ac:	4a13      	ldr	r2, [pc, #76]	; (800d6fc <xTaskRemoveFromEventList+0xb8>)
 800d6ae:	441a      	add	r2, r3
 800d6b0:	693b      	ldr	r3, [r7, #16]
 800d6b2:	3304      	adds	r3, #4
 800d6b4:	4619      	mov	r1, r3
 800d6b6:	4610      	mov	r0, r2
 800d6b8:	f7fe f965 	bl	800b986 <vListInsertEnd>
 800d6bc:	e005      	b.n	800d6ca <xTaskRemoveFromEventList+0x86>
	}
	else
	{
		/* The delayed and ready lists cannot be accessed, so hold this task
		pending until the scheduler is resumed. */
		vListInsertEnd( &( xPendingReadyList ), &( pxUnblockedTCB->xEventListItem ) );
 800d6be:	693b      	ldr	r3, [r7, #16]
 800d6c0:	3318      	adds	r3, #24
 800d6c2:	4619      	mov	r1, r3
 800d6c4:	480e      	ldr	r0, [pc, #56]	; (800d700 <xTaskRemoveFromEventList+0xbc>)
 800d6c6:	f7fe f95e 	bl	800b986 <vListInsertEnd>
	}

	if( pxUnblockedTCB->uxPriority > pxCurrentTCB->uxPriority )
 800d6ca:	693b      	ldr	r3, [r7, #16]
 800d6cc:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800d6ce:	4b0d      	ldr	r3, [pc, #52]	; (800d704 <xTaskRemoveFromEventList+0xc0>)
 800d6d0:	681b      	ldr	r3, [r3, #0]
 800d6d2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800d6d4:	429a      	cmp	r2, r3
 800d6d6:	d905      	bls.n	800d6e4 <xTaskRemoveFromEventList+0xa0>
	{
		/* Return true if the task removed from the event list has a higher
		priority than the calling task.  This allows the calling task to know if
		it should force a context switch now. */
		xReturn = pdTRUE;
 800d6d8:	2301      	movs	r3, #1
 800d6da:	617b      	str	r3, [r7, #20]

		/* Mark that a yield is pending in case the user is not using the
		"xHigherPriorityTaskWoken" parameter to an ISR safe FreeRTOS function. */
		xYieldPending = pdTRUE;
 800d6dc:	4b0a      	ldr	r3, [pc, #40]	; (800d708 <xTaskRemoveFromEventList+0xc4>)
 800d6de:	2201      	movs	r2, #1
 800d6e0:	601a      	str	r2, [r3, #0]
 800d6e2:	e001      	b.n	800d6e8 <xTaskRemoveFromEventList+0xa4>
	}
	else
	{
		xReturn = pdFALSE;
 800d6e4:	2300      	movs	r3, #0
 800d6e6:	617b      	str	r3, [r7, #20]
	}

	return xReturn;
 800d6e8:	697b      	ldr	r3, [r7, #20]
}
 800d6ea:	4618      	mov	r0, r3
 800d6ec:	3718      	adds	r7, #24
 800d6ee:	46bd      	mov	sp, r7
 800d6f0:	bd80      	pop	{r7, pc}
 800d6f2:	bf00      	nop
 800d6f4:	240050b0 	.word	0x240050b0
 800d6f8:	24005090 	.word	0x24005090
 800d6fc:	24004bb8 	.word	0x24004bb8
 800d700:	24005048 	.word	0x24005048
 800d704:	24004bb4 	.word	0x24004bb4
 800d708:	2400509c 	.word	0x2400509c

0800d70c <vTaskInternalSetTimeOutState>:
	taskEXIT_CRITICAL();
}
/*-----------------------------------------------------------*/

void vTaskInternalSetTimeOutState( TimeOut_t * const pxTimeOut )
{
 800d70c:	b480      	push	{r7}
 800d70e:	b083      	sub	sp, #12
 800d710:	af00      	add	r7, sp, #0
 800d712:	6078      	str	r0, [r7, #4]
	/* For internal use only as it does not use a critical section. */
	pxTimeOut->xOverflowCount = xNumOfOverflows;
 800d714:	4b06      	ldr	r3, [pc, #24]	; (800d730 <vTaskInternalSetTimeOutState+0x24>)
 800d716:	681a      	ldr	r2, [r3, #0]
 800d718:	687b      	ldr	r3, [r7, #4]
 800d71a:	601a      	str	r2, [r3, #0]
	pxTimeOut->xTimeOnEntering = xTickCount;
 800d71c:	4b05      	ldr	r3, [pc, #20]	; (800d734 <vTaskInternalSetTimeOutState+0x28>)
 800d71e:	681a      	ldr	r2, [r3, #0]
 800d720:	687b      	ldr	r3, [r7, #4]
 800d722:	605a      	str	r2, [r3, #4]
}
 800d724:	bf00      	nop
 800d726:	370c      	adds	r7, #12
 800d728:	46bd      	mov	sp, r7
 800d72a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d72e:	4770      	bx	lr
 800d730:	240050a0 	.word	0x240050a0
 800d734:	2400508c 	.word	0x2400508c

0800d738 <xTaskCheckForTimeOut>:
/*-----------------------------------------------------------*/

BaseType_t xTaskCheckForTimeOut( TimeOut_t * const pxTimeOut, TickType_t * const pxTicksToWait )
{
 800d738:	b580      	push	{r7, lr}
 800d73a:	b088      	sub	sp, #32
 800d73c:	af00      	add	r7, sp, #0
 800d73e:	6078      	str	r0, [r7, #4]
 800d740:	6039      	str	r1, [r7, #0]
BaseType_t xReturn;

	configASSERT( pxTimeOut );
 800d742:	687b      	ldr	r3, [r7, #4]
 800d744:	2b00      	cmp	r3, #0
 800d746:	d10a      	bne.n	800d75e <xTaskCheckForTimeOut+0x26>
	__asm volatile
 800d748:	f04f 0350 	mov.w	r3, #80	; 0x50
 800d74c:	f383 8811 	msr	BASEPRI, r3
 800d750:	f3bf 8f6f 	isb	sy
 800d754:	f3bf 8f4f 	dsb	sy
 800d758:	613b      	str	r3, [r7, #16]
}
 800d75a:	bf00      	nop
 800d75c:	e7fe      	b.n	800d75c <xTaskCheckForTimeOut+0x24>
	configASSERT( pxTicksToWait );
 800d75e:	683b      	ldr	r3, [r7, #0]
 800d760:	2b00      	cmp	r3, #0
 800d762:	d10a      	bne.n	800d77a <xTaskCheckForTimeOut+0x42>
	__asm volatile
 800d764:	f04f 0350 	mov.w	r3, #80	; 0x50
 800d768:	f383 8811 	msr	BASEPRI, r3
 800d76c:	f3bf 8f6f 	isb	sy
 800d770:	f3bf 8f4f 	dsb	sy
 800d774:	60fb      	str	r3, [r7, #12]
}
 800d776:	bf00      	nop
 800d778:	e7fe      	b.n	800d778 <xTaskCheckForTimeOut+0x40>

	taskENTER_CRITICAL();
 800d77a:	f7fe fabb 	bl	800bcf4 <vPortEnterCritical>
	{
		/* Minor optimisation.  The tick count cannot change in this block. */
		const TickType_t xConstTickCount = xTickCount;
 800d77e:	4b1d      	ldr	r3, [pc, #116]	; (800d7f4 <xTaskCheckForTimeOut+0xbc>)
 800d780:	681b      	ldr	r3, [r3, #0]
 800d782:	61bb      	str	r3, [r7, #24]
		const TickType_t xElapsedTime = xConstTickCount - pxTimeOut->xTimeOnEntering;
 800d784:	687b      	ldr	r3, [r7, #4]
 800d786:	685b      	ldr	r3, [r3, #4]
 800d788:	69ba      	ldr	r2, [r7, #24]
 800d78a:	1ad3      	subs	r3, r2, r3
 800d78c:	617b      	str	r3, [r7, #20]
			}
			else
		#endif

		#if ( INCLUDE_vTaskSuspend == 1 )
			if( *pxTicksToWait == portMAX_DELAY )
 800d78e:	683b      	ldr	r3, [r7, #0]
 800d790:	681b      	ldr	r3, [r3, #0]
 800d792:	f1b3 3fff 	cmp.w	r3, #4294967295
 800d796:	d102      	bne.n	800d79e <xTaskCheckForTimeOut+0x66>
			{
				/* If INCLUDE_vTaskSuspend is set to 1 and the block time
				specified is the maximum block time then the task should block
				indefinitely, and therefore never time out. */
				xReturn = pdFALSE;
 800d798:	2300      	movs	r3, #0
 800d79a:	61fb      	str	r3, [r7, #28]
 800d79c:	e023      	b.n	800d7e6 <xTaskCheckForTimeOut+0xae>
			}
			else
		#endif

		if( ( xNumOfOverflows != pxTimeOut->xOverflowCount ) && ( xConstTickCount >= pxTimeOut->xTimeOnEntering ) ) /*lint !e525 Indentation preferred as is to make code within pre-processor directives clearer. */
 800d79e:	687b      	ldr	r3, [r7, #4]
 800d7a0:	681a      	ldr	r2, [r3, #0]
 800d7a2:	4b15      	ldr	r3, [pc, #84]	; (800d7f8 <xTaskCheckForTimeOut+0xc0>)
 800d7a4:	681b      	ldr	r3, [r3, #0]
 800d7a6:	429a      	cmp	r2, r3
 800d7a8:	d007      	beq.n	800d7ba <xTaskCheckForTimeOut+0x82>
 800d7aa:	687b      	ldr	r3, [r7, #4]
 800d7ac:	685b      	ldr	r3, [r3, #4]
 800d7ae:	69ba      	ldr	r2, [r7, #24]
 800d7b0:	429a      	cmp	r2, r3
 800d7b2:	d302      	bcc.n	800d7ba <xTaskCheckForTimeOut+0x82>
			/* The tick count is greater than the time at which
			vTaskSetTimeout() was called, but has also overflowed since
			vTaskSetTimeOut() was called.  It must have wrapped all the way
			around and gone past again. This passed since vTaskSetTimeout()
			was called. */
			xReturn = pdTRUE;
 800d7b4:	2301      	movs	r3, #1
 800d7b6:	61fb      	str	r3, [r7, #28]
 800d7b8:	e015      	b.n	800d7e6 <xTaskCheckForTimeOut+0xae>
		}
		else if( xElapsedTime < *pxTicksToWait ) /*lint !e961 Explicit casting is only redundant with some compilers, whereas others require it to prevent integer conversion errors. */
 800d7ba:	683b      	ldr	r3, [r7, #0]
 800d7bc:	681b      	ldr	r3, [r3, #0]
 800d7be:	697a      	ldr	r2, [r7, #20]
 800d7c0:	429a      	cmp	r2, r3
 800d7c2:	d20b      	bcs.n	800d7dc <xTaskCheckForTimeOut+0xa4>
		{
			/* Not a genuine timeout. Adjust parameters for time remaining. */
			*pxTicksToWait -= xElapsedTime;
 800d7c4:	683b      	ldr	r3, [r7, #0]
 800d7c6:	681a      	ldr	r2, [r3, #0]
 800d7c8:	697b      	ldr	r3, [r7, #20]
 800d7ca:	1ad2      	subs	r2, r2, r3
 800d7cc:	683b      	ldr	r3, [r7, #0]
 800d7ce:	601a      	str	r2, [r3, #0]
			vTaskInternalSetTimeOutState( pxTimeOut );
 800d7d0:	6878      	ldr	r0, [r7, #4]
 800d7d2:	f7ff ff9b 	bl	800d70c <vTaskInternalSetTimeOutState>
			xReturn = pdFALSE;
 800d7d6:	2300      	movs	r3, #0
 800d7d8:	61fb      	str	r3, [r7, #28]
 800d7da:	e004      	b.n	800d7e6 <xTaskCheckForTimeOut+0xae>
		}
		else
		{
			*pxTicksToWait = 0;
 800d7dc:	683b      	ldr	r3, [r7, #0]
 800d7de:	2200      	movs	r2, #0
 800d7e0:	601a      	str	r2, [r3, #0]
			xReturn = pdTRUE;
 800d7e2:	2301      	movs	r3, #1
 800d7e4:	61fb      	str	r3, [r7, #28]
		}
	}
	taskEXIT_CRITICAL();
 800d7e6:	f7fe fab5 	bl	800bd54 <vPortExitCritical>

	return xReturn;
 800d7ea:	69fb      	ldr	r3, [r7, #28]
}
 800d7ec:	4618      	mov	r0, r3
 800d7ee:	3720      	adds	r7, #32
 800d7f0:	46bd      	mov	sp, r7
 800d7f2:	bd80      	pop	{r7, pc}
 800d7f4:	2400508c 	.word	0x2400508c
 800d7f8:	240050a0 	.word	0x240050a0

0800d7fc <vTaskMissedYield>:
/*-----------------------------------------------------------*/

void vTaskMissedYield( void )
{
 800d7fc:	b480      	push	{r7}
 800d7fe:	af00      	add	r7, sp, #0
	xYieldPending = pdTRUE;
 800d800:	4b03      	ldr	r3, [pc, #12]	; (800d810 <vTaskMissedYield+0x14>)
 800d802:	2201      	movs	r2, #1
 800d804:	601a      	str	r2, [r3, #0]
}
 800d806:	bf00      	nop
 800d808:	46bd      	mov	sp, r7
 800d80a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d80e:	4770      	bx	lr
 800d810:	2400509c 	.word	0x2400509c

0800d814 <prvIdleTask>:
 *
 * void prvIdleTask( void *pvParameters );
 *
 */
static portTASK_FUNCTION( prvIdleTask, pvParameters )
{
 800d814:	b580      	push	{r7, lr}
 800d816:	b082      	sub	sp, #8
 800d818:	af00      	add	r7, sp, #0
 800d81a:	6078      	str	r0, [r7, #4]

	for( ;; )
	{
		/* See if any tasks have deleted themselves - if so then the idle task
		is responsible for freeing the deleted task's TCB and stack. */
		prvCheckTasksWaitingTermination();
 800d81c:	f000 f852 	bl	800d8c4 <prvCheckTasksWaitingTermination>

			A critical region is not required here as we are just reading from
			the list, and an occasional incorrect value will not matter.  If
			the ready list at the idle priority contains more than one task
			then a task other than the idle task is ready to execute. */
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ tskIDLE_PRIORITY ] ) ) > ( UBaseType_t ) 1 )
 800d820:	4b06      	ldr	r3, [pc, #24]	; (800d83c <prvIdleTask+0x28>)
 800d822:	681b      	ldr	r3, [r3, #0]
 800d824:	2b01      	cmp	r3, #1
 800d826:	d9f9      	bls.n	800d81c <prvIdleTask+0x8>
			{
				taskYIELD();
 800d828:	4b05      	ldr	r3, [pc, #20]	; (800d840 <prvIdleTask+0x2c>)
 800d82a:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800d82e:	601a      	str	r2, [r3, #0]
 800d830:	f3bf 8f4f 	dsb	sy
 800d834:	f3bf 8f6f 	isb	sy
		prvCheckTasksWaitingTermination();
 800d838:	e7f0      	b.n	800d81c <prvIdleTask+0x8>
 800d83a:	bf00      	nop
 800d83c:	24004bb8 	.word	0x24004bb8
 800d840:	e000ed04 	.word	0xe000ed04

0800d844 <prvInitialiseTaskLists>:

#endif /* portUSING_MPU_WRAPPERS */
/*-----------------------------------------------------------*/

static void prvInitialiseTaskLists( void )
{
 800d844:	b580      	push	{r7, lr}
 800d846:	b082      	sub	sp, #8
 800d848:	af00      	add	r7, sp, #0
UBaseType_t uxPriority;

	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 800d84a:	2300      	movs	r3, #0
 800d84c:	607b      	str	r3, [r7, #4]
 800d84e:	e00c      	b.n	800d86a <prvInitialiseTaskLists+0x26>
	{
		vListInitialise( &( pxReadyTasksLists[ uxPriority ] ) );
 800d850:	687a      	ldr	r2, [r7, #4]
 800d852:	4613      	mov	r3, r2
 800d854:	009b      	lsls	r3, r3, #2
 800d856:	4413      	add	r3, r2
 800d858:	009b      	lsls	r3, r3, #2
 800d85a:	4a12      	ldr	r2, [pc, #72]	; (800d8a4 <prvInitialiseTaskLists+0x60>)
 800d85c:	4413      	add	r3, r2
 800d85e:	4618      	mov	r0, r3
 800d860:	f7fe f864 	bl	800b92c <vListInitialise>
	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 800d864:	687b      	ldr	r3, [r7, #4]
 800d866:	3301      	adds	r3, #1
 800d868:	607b      	str	r3, [r7, #4]
 800d86a:	687b      	ldr	r3, [r7, #4]
 800d86c:	2b37      	cmp	r3, #55	; 0x37
 800d86e:	d9ef      	bls.n	800d850 <prvInitialiseTaskLists+0xc>
	}

	vListInitialise( &xDelayedTaskList1 );
 800d870:	480d      	ldr	r0, [pc, #52]	; (800d8a8 <prvInitialiseTaskLists+0x64>)
 800d872:	f7fe f85b 	bl	800b92c <vListInitialise>
	vListInitialise( &xDelayedTaskList2 );
 800d876:	480d      	ldr	r0, [pc, #52]	; (800d8ac <prvInitialiseTaskLists+0x68>)
 800d878:	f7fe f858 	bl	800b92c <vListInitialise>
	vListInitialise( &xPendingReadyList );
 800d87c:	480c      	ldr	r0, [pc, #48]	; (800d8b0 <prvInitialiseTaskLists+0x6c>)
 800d87e:	f7fe f855 	bl	800b92c <vListInitialise>

	#if ( INCLUDE_vTaskDelete == 1 )
	{
		vListInitialise( &xTasksWaitingTermination );
 800d882:	480c      	ldr	r0, [pc, #48]	; (800d8b4 <prvInitialiseTaskLists+0x70>)
 800d884:	f7fe f852 	bl	800b92c <vListInitialise>
	}
	#endif /* INCLUDE_vTaskDelete */

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		vListInitialise( &xSuspendedTaskList );
 800d888:	480b      	ldr	r0, [pc, #44]	; (800d8b8 <prvInitialiseTaskLists+0x74>)
 800d88a:	f7fe f84f 	bl	800b92c <vListInitialise>
	}
	#endif /* INCLUDE_vTaskSuspend */

	/* Start with pxDelayedTaskList using list1 and the pxOverflowDelayedTaskList
	using list2. */
	pxDelayedTaskList = &xDelayedTaskList1;
 800d88e:	4b0b      	ldr	r3, [pc, #44]	; (800d8bc <prvInitialiseTaskLists+0x78>)
 800d890:	4a05      	ldr	r2, [pc, #20]	; (800d8a8 <prvInitialiseTaskLists+0x64>)
 800d892:	601a      	str	r2, [r3, #0]
	pxOverflowDelayedTaskList = &xDelayedTaskList2;
 800d894:	4b0a      	ldr	r3, [pc, #40]	; (800d8c0 <prvInitialiseTaskLists+0x7c>)
 800d896:	4a05      	ldr	r2, [pc, #20]	; (800d8ac <prvInitialiseTaskLists+0x68>)
 800d898:	601a      	str	r2, [r3, #0]
}
 800d89a:	bf00      	nop
 800d89c:	3708      	adds	r7, #8
 800d89e:	46bd      	mov	sp, r7
 800d8a0:	bd80      	pop	{r7, pc}
 800d8a2:	bf00      	nop
 800d8a4:	24004bb8 	.word	0x24004bb8
 800d8a8:	24005018 	.word	0x24005018
 800d8ac:	2400502c 	.word	0x2400502c
 800d8b0:	24005048 	.word	0x24005048
 800d8b4:	2400505c 	.word	0x2400505c
 800d8b8:	24005074 	.word	0x24005074
 800d8bc:	24005040 	.word	0x24005040
 800d8c0:	24005044 	.word	0x24005044

0800d8c4 <prvCheckTasksWaitingTermination>:
/*-----------------------------------------------------------*/

static void prvCheckTasksWaitingTermination( void )
{
 800d8c4:	b580      	push	{r7, lr}
 800d8c6:	b082      	sub	sp, #8
 800d8c8:	af00      	add	r7, sp, #0
	{
		TCB_t *pxTCB;

		/* uxDeletedTasksWaitingCleanUp is used to prevent taskENTER_CRITICAL()
		being called too often in the idle task. */
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 800d8ca:	e019      	b.n	800d900 <prvCheckTasksWaitingTermination+0x3c>
		{
			taskENTER_CRITICAL();
 800d8cc:	f7fe fa12 	bl	800bcf4 <vPortEnterCritical>
			{
				pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xTasksWaitingTermination ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800d8d0:	4b10      	ldr	r3, [pc, #64]	; (800d914 <prvCheckTasksWaitingTermination+0x50>)
 800d8d2:	68db      	ldr	r3, [r3, #12]
 800d8d4:	68db      	ldr	r3, [r3, #12]
 800d8d6:	607b      	str	r3, [r7, #4]
				( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 800d8d8:	687b      	ldr	r3, [r7, #4]
 800d8da:	3304      	adds	r3, #4
 800d8dc:	4618      	mov	r0, r3
 800d8de:	f7fe f8af 	bl	800ba40 <uxListRemove>
				--uxCurrentNumberOfTasks;
 800d8e2:	4b0d      	ldr	r3, [pc, #52]	; (800d918 <prvCheckTasksWaitingTermination+0x54>)
 800d8e4:	681b      	ldr	r3, [r3, #0]
 800d8e6:	3b01      	subs	r3, #1
 800d8e8:	4a0b      	ldr	r2, [pc, #44]	; (800d918 <prvCheckTasksWaitingTermination+0x54>)
 800d8ea:	6013      	str	r3, [r2, #0]
				--uxDeletedTasksWaitingCleanUp;
 800d8ec:	4b0b      	ldr	r3, [pc, #44]	; (800d91c <prvCheckTasksWaitingTermination+0x58>)
 800d8ee:	681b      	ldr	r3, [r3, #0]
 800d8f0:	3b01      	subs	r3, #1
 800d8f2:	4a0a      	ldr	r2, [pc, #40]	; (800d91c <prvCheckTasksWaitingTermination+0x58>)
 800d8f4:	6013      	str	r3, [r2, #0]
			}
			taskEXIT_CRITICAL();
 800d8f6:	f7fe fa2d 	bl	800bd54 <vPortExitCritical>

			prvDeleteTCB( pxTCB );
 800d8fa:	6878      	ldr	r0, [r7, #4]
 800d8fc:	f000 f810 	bl	800d920 <prvDeleteTCB>
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 800d900:	4b06      	ldr	r3, [pc, #24]	; (800d91c <prvCheckTasksWaitingTermination+0x58>)
 800d902:	681b      	ldr	r3, [r3, #0]
 800d904:	2b00      	cmp	r3, #0
 800d906:	d1e1      	bne.n	800d8cc <prvCheckTasksWaitingTermination+0x8>
		}
	}
	#endif /* INCLUDE_vTaskDelete */
}
 800d908:	bf00      	nop
 800d90a:	bf00      	nop
 800d90c:	3708      	adds	r7, #8
 800d90e:	46bd      	mov	sp, r7
 800d910:	bd80      	pop	{r7, pc}
 800d912:	bf00      	nop
 800d914:	2400505c 	.word	0x2400505c
 800d918:	24005088 	.word	0x24005088
 800d91c:	24005070 	.word	0x24005070

0800d920 <prvDeleteTCB>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelete == 1 )

	static void prvDeleteTCB( TCB_t *pxTCB )
	{
 800d920:	b580      	push	{r7, lr}
 800d922:	b084      	sub	sp, #16
 800d924:	af00      	add	r7, sp, #0
 800d926:	6078      	str	r0, [r7, #4]
		to the task to free any memory allocated at the application level.
		See the third party link http://www.nadler.com/embedded/newlibAndFreeRTOS.html
		for additional information. */
		#if ( configUSE_NEWLIB_REENTRANT == 1 )
		{
			_reclaim_reent( &( pxTCB->xNewLib_reent ) );
 800d928:	687b      	ldr	r3, [r7, #4]
 800d92a:	3354      	adds	r3, #84	; 0x54
 800d92c:	4618      	mov	r0, r3
 800d92e:	f001 fc35 	bl	800f19c <_reclaim_reent>
		#elif( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 !e9029 Macro has been consolidated for readability reasons. */
		{
			/* The task could have been allocated statically or dynamically, so
			check what was statically allocated before trying to free the
			memory. */
			if( pxTCB->ucStaticallyAllocated == tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB )
 800d932:	687b      	ldr	r3, [r7, #4]
 800d934:	f893 30b9 	ldrb.w	r3, [r3, #185]	; 0xb9
 800d938:	2b00      	cmp	r3, #0
 800d93a:	d108      	bne.n	800d94e <prvDeleteTCB+0x2e>
			{
				/* Both the stack and TCB were allocated dynamically, so both
				must be freed. */
				vPortFree( pxTCB->pxStack );
 800d93c:	687b      	ldr	r3, [r7, #4]
 800d93e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800d940:	4618      	mov	r0, r3
 800d942:	f7fd fed5 	bl	800b6f0 <vPortFree>
				vPortFree( pxTCB );
 800d946:	6878      	ldr	r0, [r7, #4]
 800d948:	f7fd fed2 	bl	800b6f0 <vPortFree>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
	}
 800d94c:	e018      	b.n	800d980 <prvDeleteTCB+0x60>
			else if( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_ONLY )
 800d94e:	687b      	ldr	r3, [r7, #4]
 800d950:	f893 30b9 	ldrb.w	r3, [r3, #185]	; 0xb9
 800d954:	2b01      	cmp	r3, #1
 800d956:	d103      	bne.n	800d960 <prvDeleteTCB+0x40>
				vPortFree( pxTCB );
 800d958:	6878      	ldr	r0, [r7, #4]
 800d95a:	f7fd fec9 	bl	800b6f0 <vPortFree>
	}
 800d95e:	e00f      	b.n	800d980 <prvDeleteTCB+0x60>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
 800d960:	687b      	ldr	r3, [r7, #4]
 800d962:	f893 30b9 	ldrb.w	r3, [r3, #185]	; 0xb9
 800d966:	2b02      	cmp	r3, #2
 800d968:	d00a      	beq.n	800d980 <prvDeleteTCB+0x60>
	__asm volatile
 800d96a:	f04f 0350 	mov.w	r3, #80	; 0x50
 800d96e:	f383 8811 	msr	BASEPRI, r3
 800d972:	f3bf 8f6f 	isb	sy
 800d976:	f3bf 8f4f 	dsb	sy
 800d97a:	60fb      	str	r3, [r7, #12]
}
 800d97c:	bf00      	nop
 800d97e:	e7fe      	b.n	800d97e <prvDeleteTCB+0x5e>
	}
 800d980:	bf00      	nop
 800d982:	3710      	adds	r7, #16
 800d984:	46bd      	mov	sp, r7
 800d986:	bd80      	pop	{r7, pc}

0800d988 <prvResetNextTaskUnblockTime>:

#endif /* INCLUDE_vTaskDelete */
/*-----------------------------------------------------------*/

static void prvResetNextTaskUnblockTime( void )
{
 800d988:	b480      	push	{r7}
 800d98a:	b083      	sub	sp, #12
 800d98c:	af00      	add	r7, sp, #0
TCB_t *pxTCB;

	if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 800d98e:	4b0c      	ldr	r3, [pc, #48]	; (800d9c0 <prvResetNextTaskUnblockTime+0x38>)
 800d990:	681b      	ldr	r3, [r3, #0]
 800d992:	681b      	ldr	r3, [r3, #0]
 800d994:	2b00      	cmp	r3, #0
 800d996:	d104      	bne.n	800d9a2 <prvResetNextTaskUnblockTime+0x1a>
	{
		/* The new current delayed list is empty.  Set xNextTaskUnblockTime to
		the maximum possible value so it is	extremely unlikely that the
		if( xTickCount >= xNextTaskUnblockTime ) test will pass until
		there is an item in the delayed list. */
		xNextTaskUnblockTime = portMAX_DELAY;
 800d998:	4b0a      	ldr	r3, [pc, #40]	; (800d9c4 <prvResetNextTaskUnblockTime+0x3c>)
 800d99a:	f04f 32ff 	mov.w	r2, #4294967295
 800d99e:	601a      	str	r2, [r3, #0]
		which the task at the head of the delayed list should be removed
		from the Blocked state. */
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
	}
}
 800d9a0:	e008      	b.n	800d9b4 <prvResetNextTaskUnblockTime+0x2c>
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800d9a2:	4b07      	ldr	r3, [pc, #28]	; (800d9c0 <prvResetNextTaskUnblockTime+0x38>)
 800d9a4:	681b      	ldr	r3, [r3, #0]
 800d9a6:	68db      	ldr	r3, [r3, #12]
 800d9a8:	68db      	ldr	r3, [r3, #12]
 800d9aa:	607b      	str	r3, [r7, #4]
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
 800d9ac:	687b      	ldr	r3, [r7, #4]
 800d9ae:	685b      	ldr	r3, [r3, #4]
 800d9b0:	4a04      	ldr	r2, [pc, #16]	; (800d9c4 <prvResetNextTaskUnblockTime+0x3c>)
 800d9b2:	6013      	str	r3, [r2, #0]
}
 800d9b4:	bf00      	nop
 800d9b6:	370c      	adds	r7, #12
 800d9b8:	46bd      	mov	sp, r7
 800d9ba:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d9be:	4770      	bx	lr
 800d9c0:	24005040 	.word	0x24005040
 800d9c4:	240050a8 	.word	0x240050a8

0800d9c8 <xTaskGetCurrentTaskHandle>:
/*-----------------------------------------------------------*/

#if ( ( INCLUDE_xTaskGetCurrentTaskHandle == 1 ) || ( configUSE_MUTEXES == 1 ) )

	TaskHandle_t xTaskGetCurrentTaskHandle( void )
	{
 800d9c8:	b480      	push	{r7}
 800d9ca:	b083      	sub	sp, #12
 800d9cc:	af00      	add	r7, sp, #0
	TaskHandle_t xReturn;

		/* A critical section is not required as this is not called from
		an interrupt and the current TCB will always be the same for any
		individual execution thread. */
		xReturn = pxCurrentTCB;
 800d9ce:	4b05      	ldr	r3, [pc, #20]	; (800d9e4 <xTaskGetCurrentTaskHandle+0x1c>)
 800d9d0:	681b      	ldr	r3, [r3, #0]
 800d9d2:	607b      	str	r3, [r7, #4]

		return xReturn;
 800d9d4:	687b      	ldr	r3, [r7, #4]
	}
 800d9d6:	4618      	mov	r0, r3
 800d9d8:	370c      	adds	r7, #12
 800d9da:	46bd      	mov	sp, r7
 800d9dc:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d9e0:	4770      	bx	lr
 800d9e2:	bf00      	nop
 800d9e4:	24004bb4 	.word	0x24004bb4

0800d9e8 <xTaskGetSchedulerState>:
/*-----------------------------------------------------------*/

#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )

	BaseType_t xTaskGetSchedulerState( void )
	{
 800d9e8:	b480      	push	{r7}
 800d9ea:	b083      	sub	sp, #12
 800d9ec:	af00      	add	r7, sp, #0
	BaseType_t xReturn;

		if( xSchedulerRunning == pdFALSE )
 800d9ee:	4b0b      	ldr	r3, [pc, #44]	; (800da1c <xTaskGetSchedulerState+0x34>)
 800d9f0:	681b      	ldr	r3, [r3, #0]
 800d9f2:	2b00      	cmp	r3, #0
 800d9f4:	d102      	bne.n	800d9fc <xTaskGetSchedulerState+0x14>
		{
			xReturn = taskSCHEDULER_NOT_STARTED;
 800d9f6:	2301      	movs	r3, #1
 800d9f8:	607b      	str	r3, [r7, #4]
 800d9fa:	e008      	b.n	800da0e <xTaskGetSchedulerState+0x26>
		}
		else
		{
			if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 800d9fc:	4b08      	ldr	r3, [pc, #32]	; (800da20 <xTaskGetSchedulerState+0x38>)
 800d9fe:	681b      	ldr	r3, [r3, #0]
 800da00:	2b00      	cmp	r3, #0
 800da02:	d102      	bne.n	800da0a <xTaskGetSchedulerState+0x22>
			{
				xReturn = taskSCHEDULER_RUNNING;
 800da04:	2302      	movs	r3, #2
 800da06:	607b      	str	r3, [r7, #4]
 800da08:	e001      	b.n	800da0e <xTaskGetSchedulerState+0x26>
			}
			else
			{
				xReturn = taskSCHEDULER_SUSPENDED;
 800da0a:	2300      	movs	r3, #0
 800da0c:	607b      	str	r3, [r7, #4]
			}
		}

		return xReturn;
 800da0e:	687b      	ldr	r3, [r7, #4]
	}
 800da10:	4618      	mov	r0, r3
 800da12:	370c      	adds	r7, #12
 800da14:	46bd      	mov	sp, r7
 800da16:	f85d 7b04 	ldr.w	r7, [sp], #4
 800da1a:	4770      	bx	lr
 800da1c:	24005094 	.word	0x24005094
 800da20:	240050b0 	.word	0x240050b0

0800da24 <xTaskPriorityInherit>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	BaseType_t xTaskPriorityInherit( TaskHandle_t const pxMutexHolder )
	{
 800da24:	b580      	push	{r7, lr}
 800da26:	b084      	sub	sp, #16
 800da28:	af00      	add	r7, sp, #0
 800da2a:	6078      	str	r0, [r7, #4]
	TCB_t * const pxMutexHolderTCB = pxMutexHolder;
 800da2c:	687b      	ldr	r3, [r7, #4]
 800da2e:	60bb      	str	r3, [r7, #8]
	BaseType_t xReturn = pdFALSE;
 800da30:	2300      	movs	r3, #0
 800da32:	60fb      	str	r3, [r7, #12]

		/* If the mutex was given back by an interrupt while the queue was
		locked then the mutex holder might now be NULL.  _RB_ Is this still
		needed as interrupts can no longer use mutexes? */
		if( pxMutexHolder != NULL )
 800da34:	687b      	ldr	r3, [r7, #4]
 800da36:	2b00      	cmp	r3, #0
 800da38:	d051      	beq.n	800dade <xTaskPriorityInherit+0xba>
		{
			/* If the holder of the mutex has a priority below the priority of
			the task attempting to obtain the mutex then it will temporarily
			inherit the priority of the task attempting to obtain the mutex. */
			if( pxMutexHolderTCB->uxPriority < pxCurrentTCB->uxPriority )
 800da3a:	68bb      	ldr	r3, [r7, #8]
 800da3c:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800da3e:	4b2a      	ldr	r3, [pc, #168]	; (800dae8 <xTaskPriorityInherit+0xc4>)
 800da40:	681b      	ldr	r3, [r3, #0]
 800da42:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800da44:	429a      	cmp	r2, r3
 800da46:	d241      	bcs.n	800dacc <xTaskPriorityInherit+0xa8>
			{
				/* Adjust the mutex holder state to account for its new
				priority.  Only reset the event list item value if the value is
				not being used for anything else. */
				if( ( listGET_LIST_ITEM_VALUE( &( pxMutexHolderTCB->xEventListItem ) ) & taskEVENT_LIST_ITEM_VALUE_IN_USE ) == 0UL )
 800da48:	68bb      	ldr	r3, [r7, #8]
 800da4a:	699b      	ldr	r3, [r3, #24]
 800da4c:	2b00      	cmp	r3, #0
 800da4e:	db06      	blt.n	800da5e <xTaskPriorityInherit+0x3a>
				{
					listSET_LIST_ITEM_VALUE( &( pxMutexHolderTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) pxCurrentTCB->uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800da50:	4b25      	ldr	r3, [pc, #148]	; (800dae8 <xTaskPriorityInherit+0xc4>)
 800da52:	681b      	ldr	r3, [r3, #0]
 800da54:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800da56:	f1c3 0238 	rsb	r2, r3, #56	; 0x38
 800da5a:	68bb      	ldr	r3, [r7, #8]
 800da5c:	619a      	str	r2, [r3, #24]
					mtCOVERAGE_TEST_MARKER();
				}

				/* If the task being modified is in the ready state it will need
				to be moved into a new list. */
				if( listIS_CONTAINED_WITHIN( &( pxReadyTasksLists[ pxMutexHolderTCB->uxPriority ] ), &( pxMutexHolderTCB->xStateListItem ) ) != pdFALSE )
 800da5e:	68bb      	ldr	r3, [r7, #8]
 800da60:	6959      	ldr	r1, [r3, #20]
 800da62:	68bb      	ldr	r3, [r7, #8]
 800da64:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800da66:	4613      	mov	r3, r2
 800da68:	009b      	lsls	r3, r3, #2
 800da6a:	4413      	add	r3, r2
 800da6c:	009b      	lsls	r3, r3, #2
 800da6e:	4a1f      	ldr	r2, [pc, #124]	; (800daec <xTaskPriorityInherit+0xc8>)
 800da70:	4413      	add	r3, r2
 800da72:	4299      	cmp	r1, r3
 800da74:	d122      	bne.n	800dabc <xTaskPriorityInherit+0x98>
				{
					if( uxListRemove( &( pxMutexHolderTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 800da76:	68bb      	ldr	r3, [r7, #8]
 800da78:	3304      	adds	r3, #4
 800da7a:	4618      	mov	r0, r3
 800da7c:	f7fd ffe0 	bl	800ba40 <uxListRemove>
					{
						mtCOVERAGE_TEST_MARKER();
					}

					/* Inherit the priority before being moved into the new list. */
					pxMutexHolderTCB->uxPriority = pxCurrentTCB->uxPriority;
 800da80:	4b19      	ldr	r3, [pc, #100]	; (800dae8 <xTaskPriorityInherit+0xc4>)
 800da82:	681b      	ldr	r3, [r3, #0]
 800da84:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800da86:	68bb      	ldr	r3, [r7, #8]
 800da88:	62da      	str	r2, [r3, #44]	; 0x2c
					prvAddTaskToReadyList( pxMutexHolderTCB );
 800da8a:	68bb      	ldr	r3, [r7, #8]
 800da8c:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800da8e:	4b18      	ldr	r3, [pc, #96]	; (800daf0 <xTaskPriorityInherit+0xcc>)
 800da90:	681b      	ldr	r3, [r3, #0]
 800da92:	429a      	cmp	r2, r3
 800da94:	d903      	bls.n	800da9e <xTaskPriorityInherit+0x7a>
 800da96:	68bb      	ldr	r3, [r7, #8]
 800da98:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800da9a:	4a15      	ldr	r2, [pc, #84]	; (800daf0 <xTaskPriorityInherit+0xcc>)
 800da9c:	6013      	str	r3, [r2, #0]
 800da9e:	68bb      	ldr	r3, [r7, #8]
 800daa0:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800daa2:	4613      	mov	r3, r2
 800daa4:	009b      	lsls	r3, r3, #2
 800daa6:	4413      	add	r3, r2
 800daa8:	009b      	lsls	r3, r3, #2
 800daaa:	4a10      	ldr	r2, [pc, #64]	; (800daec <xTaskPriorityInherit+0xc8>)
 800daac:	441a      	add	r2, r3
 800daae:	68bb      	ldr	r3, [r7, #8]
 800dab0:	3304      	adds	r3, #4
 800dab2:	4619      	mov	r1, r3
 800dab4:	4610      	mov	r0, r2
 800dab6:	f7fd ff66 	bl	800b986 <vListInsertEnd>
 800daba:	e004      	b.n	800dac6 <xTaskPriorityInherit+0xa2>
				}
				else
				{
					/* Just inherit the priority. */
					pxMutexHolderTCB->uxPriority = pxCurrentTCB->uxPriority;
 800dabc:	4b0a      	ldr	r3, [pc, #40]	; (800dae8 <xTaskPriorityInherit+0xc4>)
 800dabe:	681b      	ldr	r3, [r3, #0]
 800dac0:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800dac2:	68bb      	ldr	r3, [r7, #8]
 800dac4:	62da      	str	r2, [r3, #44]	; 0x2c
				}

				traceTASK_PRIORITY_INHERIT( pxMutexHolderTCB, pxCurrentTCB->uxPriority );

				/* Inheritance occurred. */
				xReturn = pdTRUE;
 800dac6:	2301      	movs	r3, #1
 800dac8:	60fb      	str	r3, [r7, #12]
 800daca:	e008      	b.n	800dade <xTaskPriorityInherit+0xba>
			}
			else
			{
				if( pxMutexHolderTCB->uxBasePriority < pxCurrentTCB->uxPriority )
 800dacc:	68bb      	ldr	r3, [r7, #8]
 800dace:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 800dad0:	4b05      	ldr	r3, [pc, #20]	; (800dae8 <xTaskPriorityInherit+0xc4>)
 800dad2:	681b      	ldr	r3, [r3, #0]
 800dad4:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800dad6:	429a      	cmp	r2, r3
 800dad8:	d201      	bcs.n	800dade <xTaskPriorityInherit+0xba>
					current priority of the mutex holder is not lower than the
					priority of the task attempting to take the mutex.
					Therefore the mutex holder must have already inherited a
					priority, but inheritance would have occurred if that had
					not been the case. */
					xReturn = pdTRUE;
 800dada:	2301      	movs	r3, #1
 800dadc:	60fb      	str	r3, [r7, #12]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		return xReturn;
 800dade:	68fb      	ldr	r3, [r7, #12]
	}
 800dae0:	4618      	mov	r0, r3
 800dae2:	3710      	adds	r7, #16
 800dae4:	46bd      	mov	sp, r7
 800dae6:	bd80      	pop	{r7, pc}
 800dae8:	24004bb4 	.word	0x24004bb4
 800daec:	24004bb8 	.word	0x24004bb8
 800daf0:	24005090 	.word	0x24005090

0800daf4 <xTaskPriorityDisinherit>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	BaseType_t xTaskPriorityDisinherit( TaskHandle_t const pxMutexHolder )
	{
 800daf4:	b580      	push	{r7, lr}
 800daf6:	b086      	sub	sp, #24
 800daf8:	af00      	add	r7, sp, #0
 800dafa:	6078      	str	r0, [r7, #4]
	TCB_t * const pxTCB = pxMutexHolder;
 800dafc:	687b      	ldr	r3, [r7, #4]
 800dafe:	613b      	str	r3, [r7, #16]
	BaseType_t xReturn = pdFALSE;
 800db00:	2300      	movs	r3, #0
 800db02:	617b      	str	r3, [r7, #20]

		if( pxMutexHolder != NULL )
 800db04:	687b      	ldr	r3, [r7, #4]
 800db06:	2b00      	cmp	r3, #0
 800db08:	d056      	beq.n	800dbb8 <xTaskPriorityDisinherit+0xc4>
		{
			/* A task can only have an inherited priority if it holds the mutex.
			If the mutex is held by a task then it cannot be given from an
			interrupt, and if a mutex is given by the holding task then it must
			be the running state task. */
			configASSERT( pxTCB == pxCurrentTCB );
 800db0a:	4b2e      	ldr	r3, [pc, #184]	; (800dbc4 <xTaskPriorityDisinherit+0xd0>)
 800db0c:	681b      	ldr	r3, [r3, #0]
 800db0e:	693a      	ldr	r2, [r7, #16]
 800db10:	429a      	cmp	r2, r3
 800db12:	d00a      	beq.n	800db2a <xTaskPriorityDisinherit+0x36>
	__asm volatile
 800db14:	f04f 0350 	mov.w	r3, #80	; 0x50
 800db18:	f383 8811 	msr	BASEPRI, r3
 800db1c:	f3bf 8f6f 	isb	sy
 800db20:	f3bf 8f4f 	dsb	sy
 800db24:	60fb      	str	r3, [r7, #12]
}
 800db26:	bf00      	nop
 800db28:	e7fe      	b.n	800db28 <xTaskPriorityDisinherit+0x34>
			configASSERT( pxTCB->uxMutexesHeld );
 800db2a:	693b      	ldr	r3, [r7, #16]
 800db2c:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800db2e:	2b00      	cmp	r3, #0
 800db30:	d10a      	bne.n	800db48 <xTaskPriorityDisinherit+0x54>
	__asm volatile
 800db32:	f04f 0350 	mov.w	r3, #80	; 0x50
 800db36:	f383 8811 	msr	BASEPRI, r3
 800db3a:	f3bf 8f6f 	isb	sy
 800db3e:	f3bf 8f4f 	dsb	sy
 800db42:	60bb      	str	r3, [r7, #8]
}
 800db44:	bf00      	nop
 800db46:	e7fe      	b.n	800db46 <xTaskPriorityDisinherit+0x52>
			( pxTCB->uxMutexesHeld )--;
 800db48:	693b      	ldr	r3, [r7, #16]
 800db4a:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800db4c:	1e5a      	subs	r2, r3, #1
 800db4e:	693b      	ldr	r3, [r7, #16]
 800db50:	651a      	str	r2, [r3, #80]	; 0x50

			/* Has the holder of the mutex inherited the priority of another
			task? */
			if( pxTCB->uxPriority != pxTCB->uxBasePriority )
 800db52:	693b      	ldr	r3, [r7, #16]
 800db54:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800db56:	693b      	ldr	r3, [r7, #16]
 800db58:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800db5a:	429a      	cmp	r2, r3
 800db5c:	d02c      	beq.n	800dbb8 <xTaskPriorityDisinherit+0xc4>
			{
				/* Only disinherit if no other mutexes are held. */
				if( pxTCB->uxMutexesHeld == ( UBaseType_t ) 0 )
 800db5e:	693b      	ldr	r3, [r7, #16]
 800db60:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800db62:	2b00      	cmp	r3, #0
 800db64:	d128      	bne.n	800dbb8 <xTaskPriorityDisinherit+0xc4>
					/* A task can only have an inherited priority if it holds
					the mutex.  If the mutex is held by a task then it cannot be
					given from an interrupt, and if a mutex is given by the
					holding task then it must be the running state task.  Remove
					the holding task from the ready/delayed list. */
					if( uxListRemove( &( pxTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 800db66:	693b      	ldr	r3, [r7, #16]
 800db68:	3304      	adds	r3, #4
 800db6a:	4618      	mov	r0, r3
 800db6c:	f7fd ff68 	bl	800ba40 <uxListRemove>
					}

					/* Disinherit the priority before adding the task into the
					new	ready list. */
					traceTASK_PRIORITY_DISINHERIT( pxTCB, pxTCB->uxBasePriority );
					pxTCB->uxPriority = pxTCB->uxBasePriority;
 800db70:	693b      	ldr	r3, [r7, #16]
 800db72:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 800db74:	693b      	ldr	r3, [r7, #16]
 800db76:	62da      	str	r2, [r3, #44]	; 0x2c

					/* Reset the event list item value.  It cannot be in use for
					any other purpose if this task is running, and it must be
					running to give back the mutex. */
					listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) pxTCB->uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800db78:	693b      	ldr	r3, [r7, #16]
 800db7a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800db7c:	f1c3 0238 	rsb	r2, r3, #56	; 0x38
 800db80:	693b      	ldr	r3, [r7, #16]
 800db82:	619a      	str	r2, [r3, #24]
					prvAddTaskToReadyList( pxTCB );
 800db84:	693b      	ldr	r3, [r7, #16]
 800db86:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800db88:	4b0f      	ldr	r3, [pc, #60]	; (800dbc8 <xTaskPriorityDisinherit+0xd4>)
 800db8a:	681b      	ldr	r3, [r3, #0]
 800db8c:	429a      	cmp	r2, r3
 800db8e:	d903      	bls.n	800db98 <xTaskPriorityDisinherit+0xa4>
 800db90:	693b      	ldr	r3, [r7, #16]
 800db92:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800db94:	4a0c      	ldr	r2, [pc, #48]	; (800dbc8 <xTaskPriorityDisinherit+0xd4>)
 800db96:	6013      	str	r3, [r2, #0]
 800db98:	693b      	ldr	r3, [r7, #16]
 800db9a:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800db9c:	4613      	mov	r3, r2
 800db9e:	009b      	lsls	r3, r3, #2
 800dba0:	4413      	add	r3, r2
 800dba2:	009b      	lsls	r3, r3, #2
 800dba4:	4a09      	ldr	r2, [pc, #36]	; (800dbcc <xTaskPriorityDisinherit+0xd8>)
 800dba6:	441a      	add	r2, r3
 800dba8:	693b      	ldr	r3, [r7, #16]
 800dbaa:	3304      	adds	r3, #4
 800dbac:	4619      	mov	r1, r3
 800dbae:	4610      	mov	r0, r2
 800dbb0:	f7fd fee9 	bl	800b986 <vListInsertEnd>
					in an order different to that in which they were taken.
					If a context switch did not occur when the first mutex was
					returned, even if a task was waiting on it, then a context
					switch should occur when the last mutex is returned whether
					a task is waiting on it or not. */
					xReturn = pdTRUE;
 800dbb4:	2301      	movs	r3, #1
 800dbb6:	617b      	str	r3, [r7, #20]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		return xReturn;
 800dbb8:	697b      	ldr	r3, [r7, #20]
	}
 800dbba:	4618      	mov	r0, r3
 800dbbc:	3718      	adds	r7, #24
 800dbbe:	46bd      	mov	sp, r7
 800dbc0:	bd80      	pop	{r7, pc}
 800dbc2:	bf00      	nop
 800dbc4:	24004bb4 	.word	0x24004bb4
 800dbc8:	24005090 	.word	0x24005090
 800dbcc:	24004bb8 	.word	0x24004bb8

0800dbd0 <vTaskPriorityDisinheritAfterTimeout>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	void vTaskPriorityDisinheritAfterTimeout( TaskHandle_t const pxMutexHolder, UBaseType_t uxHighestPriorityWaitingTask )
	{
 800dbd0:	b580      	push	{r7, lr}
 800dbd2:	b088      	sub	sp, #32
 800dbd4:	af00      	add	r7, sp, #0
 800dbd6:	6078      	str	r0, [r7, #4]
 800dbd8:	6039      	str	r1, [r7, #0]
	TCB_t * const pxTCB = pxMutexHolder;
 800dbda:	687b      	ldr	r3, [r7, #4]
 800dbdc:	61bb      	str	r3, [r7, #24]
	UBaseType_t uxPriorityUsedOnEntry, uxPriorityToUse;
	const UBaseType_t uxOnlyOneMutexHeld = ( UBaseType_t ) 1;
 800dbde:	2301      	movs	r3, #1
 800dbe0:	617b      	str	r3, [r7, #20]

		if( pxMutexHolder != NULL )
 800dbe2:	687b      	ldr	r3, [r7, #4]
 800dbe4:	2b00      	cmp	r3, #0
 800dbe6:	d06a      	beq.n	800dcbe <vTaskPriorityDisinheritAfterTimeout+0xee>
		{
			/* If pxMutexHolder is not NULL then the holder must hold at least
			one mutex. */
			configASSERT( pxTCB->uxMutexesHeld );
 800dbe8:	69bb      	ldr	r3, [r7, #24]
 800dbea:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800dbec:	2b00      	cmp	r3, #0
 800dbee:	d10a      	bne.n	800dc06 <vTaskPriorityDisinheritAfterTimeout+0x36>
	__asm volatile
 800dbf0:	f04f 0350 	mov.w	r3, #80	; 0x50
 800dbf4:	f383 8811 	msr	BASEPRI, r3
 800dbf8:	f3bf 8f6f 	isb	sy
 800dbfc:	f3bf 8f4f 	dsb	sy
 800dc00:	60fb      	str	r3, [r7, #12]
}
 800dc02:	bf00      	nop
 800dc04:	e7fe      	b.n	800dc04 <vTaskPriorityDisinheritAfterTimeout+0x34>

			/* Determine the priority to which the priority of the task that
			holds the mutex should be set.  This will be the greater of the
			holding task's base priority and the priority of the highest
			priority task that is waiting to obtain the mutex. */
			if( pxTCB->uxBasePriority < uxHighestPriorityWaitingTask )
 800dc06:	69bb      	ldr	r3, [r7, #24]
 800dc08:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800dc0a:	683a      	ldr	r2, [r7, #0]
 800dc0c:	429a      	cmp	r2, r3
 800dc0e:	d902      	bls.n	800dc16 <vTaskPriorityDisinheritAfterTimeout+0x46>
			{
				uxPriorityToUse = uxHighestPriorityWaitingTask;
 800dc10:	683b      	ldr	r3, [r7, #0]
 800dc12:	61fb      	str	r3, [r7, #28]
 800dc14:	e002      	b.n	800dc1c <vTaskPriorityDisinheritAfterTimeout+0x4c>
			}
			else
			{
				uxPriorityToUse = pxTCB->uxBasePriority;
 800dc16:	69bb      	ldr	r3, [r7, #24]
 800dc18:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800dc1a:	61fb      	str	r3, [r7, #28]
			}

			/* Does the priority need to change? */
			if( pxTCB->uxPriority != uxPriorityToUse )
 800dc1c:	69bb      	ldr	r3, [r7, #24]
 800dc1e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800dc20:	69fa      	ldr	r2, [r7, #28]
 800dc22:	429a      	cmp	r2, r3
 800dc24:	d04b      	beq.n	800dcbe <vTaskPriorityDisinheritAfterTimeout+0xee>
			{
				/* Only disinherit if no other mutexes are held.  This is a
				simplification in the priority inheritance implementation.  If
				the task that holds the mutex is also holding other mutexes then
				the other mutexes may have caused the priority inheritance. */
				if( pxTCB->uxMutexesHeld == uxOnlyOneMutexHeld )
 800dc26:	69bb      	ldr	r3, [r7, #24]
 800dc28:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800dc2a:	697a      	ldr	r2, [r7, #20]
 800dc2c:	429a      	cmp	r2, r3
 800dc2e:	d146      	bne.n	800dcbe <vTaskPriorityDisinheritAfterTimeout+0xee>
				{
					/* If a task has timed out because it already holds the
					mutex it was trying to obtain then it cannot of inherited
					its own priority. */
					configASSERT( pxTCB != pxCurrentTCB );
 800dc30:	4b25      	ldr	r3, [pc, #148]	; (800dcc8 <vTaskPriorityDisinheritAfterTimeout+0xf8>)
 800dc32:	681b      	ldr	r3, [r3, #0]
 800dc34:	69ba      	ldr	r2, [r7, #24]
 800dc36:	429a      	cmp	r2, r3
 800dc38:	d10a      	bne.n	800dc50 <vTaskPriorityDisinheritAfterTimeout+0x80>
	__asm volatile
 800dc3a:	f04f 0350 	mov.w	r3, #80	; 0x50
 800dc3e:	f383 8811 	msr	BASEPRI, r3
 800dc42:	f3bf 8f6f 	isb	sy
 800dc46:	f3bf 8f4f 	dsb	sy
 800dc4a:	60bb      	str	r3, [r7, #8]
}
 800dc4c:	bf00      	nop
 800dc4e:	e7fe      	b.n	800dc4e <vTaskPriorityDisinheritAfterTimeout+0x7e>

					/* Disinherit the priority, remembering the previous
					priority to facilitate determining the subject task's
					state. */
					traceTASK_PRIORITY_DISINHERIT( pxTCB, pxTCB->uxBasePriority );
					uxPriorityUsedOnEntry = pxTCB->uxPriority;
 800dc50:	69bb      	ldr	r3, [r7, #24]
 800dc52:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800dc54:	613b      	str	r3, [r7, #16]
					pxTCB->uxPriority = uxPriorityToUse;
 800dc56:	69bb      	ldr	r3, [r7, #24]
 800dc58:	69fa      	ldr	r2, [r7, #28]
 800dc5a:	62da      	str	r2, [r3, #44]	; 0x2c

					/* Only reset the event list item value if the value is not
					being used for anything else. */
					if( ( listGET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ) ) & taskEVENT_LIST_ITEM_VALUE_IN_USE ) == 0UL )
 800dc5c:	69bb      	ldr	r3, [r7, #24]
 800dc5e:	699b      	ldr	r3, [r3, #24]
 800dc60:	2b00      	cmp	r3, #0
 800dc62:	db04      	blt.n	800dc6e <vTaskPriorityDisinheritAfterTimeout+0x9e>
					{
						listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriorityToUse ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800dc64:	69fb      	ldr	r3, [r7, #28]
 800dc66:	f1c3 0238 	rsb	r2, r3, #56	; 0x38
 800dc6a:	69bb      	ldr	r3, [r7, #24]
 800dc6c:	619a      	str	r2, [r3, #24]
					then the task that holds the mutex could be in either the
					Ready, Blocked or Suspended states.  Only remove the task
					from its current state list if it is in the Ready state as
					the task's priority is going to change and there is one
					Ready list per priority. */
					if( listIS_CONTAINED_WITHIN( &( pxReadyTasksLists[ uxPriorityUsedOnEntry ] ), &( pxTCB->xStateListItem ) ) != pdFALSE )
 800dc6e:	69bb      	ldr	r3, [r7, #24]
 800dc70:	6959      	ldr	r1, [r3, #20]
 800dc72:	693a      	ldr	r2, [r7, #16]
 800dc74:	4613      	mov	r3, r2
 800dc76:	009b      	lsls	r3, r3, #2
 800dc78:	4413      	add	r3, r2
 800dc7a:	009b      	lsls	r3, r3, #2
 800dc7c:	4a13      	ldr	r2, [pc, #76]	; (800dccc <vTaskPriorityDisinheritAfterTimeout+0xfc>)
 800dc7e:	4413      	add	r3, r2
 800dc80:	4299      	cmp	r1, r3
 800dc82:	d11c      	bne.n	800dcbe <vTaskPriorityDisinheritAfterTimeout+0xee>
					{
						if( uxListRemove( &( pxTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 800dc84:	69bb      	ldr	r3, [r7, #24]
 800dc86:	3304      	adds	r3, #4
 800dc88:	4618      	mov	r0, r3
 800dc8a:	f7fd fed9 	bl	800ba40 <uxListRemove>
						else
						{
							mtCOVERAGE_TEST_MARKER();
						}

						prvAddTaskToReadyList( pxTCB );
 800dc8e:	69bb      	ldr	r3, [r7, #24]
 800dc90:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800dc92:	4b0f      	ldr	r3, [pc, #60]	; (800dcd0 <vTaskPriorityDisinheritAfterTimeout+0x100>)
 800dc94:	681b      	ldr	r3, [r3, #0]
 800dc96:	429a      	cmp	r2, r3
 800dc98:	d903      	bls.n	800dca2 <vTaskPriorityDisinheritAfterTimeout+0xd2>
 800dc9a:	69bb      	ldr	r3, [r7, #24]
 800dc9c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800dc9e:	4a0c      	ldr	r2, [pc, #48]	; (800dcd0 <vTaskPriorityDisinheritAfterTimeout+0x100>)
 800dca0:	6013      	str	r3, [r2, #0]
 800dca2:	69bb      	ldr	r3, [r7, #24]
 800dca4:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800dca6:	4613      	mov	r3, r2
 800dca8:	009b      	lsls	r3, r3, #2
 800dcaa:	4413      	add	r3, r2
 800dcac:	009b      	lsls	r3, r3, #2
 800dcae:	4a07      	ldr	r2, [pc, #28]	; (800dccc <vTaskPriorityDisinheritAfterTimeout+0xfc>)
 800dcb0:	441a      	add	r2, r3
 800dcb2:	69bb      	ldr	r3, [r7, #24]
 800dcb4:	3304      	adds	r3, #4
 800dcb6:	4619      	mov	r1, r3
 800dcb8:	4610      	mov	r0, r2
 800dcba:	f7fd fe64 	bl	800b986 <vListInsertEnd>
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
 800dcbe:	bf00      	nop
 800dcc0:	3720      	adds	r7, #32
 800dcc2:	46bd      	mov	sp, r7
 800dcc4:	bd80      	pop	{r7, pc}
 800dcc6:	bf00      	nop
 800dcc8:	24004bb4 	.word	0x24004bb4
 800dccc:	24004bb8 	.word	0x24004bb8
 800dcd0:	24005090 	.word	0x24005090

0800dcd4 <pvTaskIncrementMutexHeldCount>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	TaskHandle_t pvTaskIncrementMutexHeldCount( void )
	{
 800dcd4:	b480      	push	{r7}
 800dcd6:	af00      	add	r7, sp, #0
		/* If xSemaphoreCreateMutex() is called before any tasks have been created
		then pxCurrentTCB will be NULL. */
		if( pxCurrentTCB != NULL )
 800dcd8:	4b07      	ldr	r3, [pc, #28]	; (800dcf8 <pvTaskIncrementMutexHeldCount+0x24>)
 800dcda:	681b      	ldr	r3, [r3, #0]
 800dcdc:	2b00      	cmp	r3, #0
 800dcde:	d004      	beq.n	800dcea <pvTaskIncrementMutexHeldCount+0x16>
		{
			( pxCurrentTCB->uxMutexesHeld )++;
 800dce0:	4b05      	ldr	r3, [pc, #20]	; (800dcf8 <pvTaskIncrementMutexHeldCount+0x24>)
 800dce2:	681b      	ldr	r3, [r3, #0]
 800dce4:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 800dce6:	3201      	adds	r2, #1
 800dce8:	651a      	str	r2, [r3, #80]	; 0x50
		}

		return pxCurrentTCB;
 800dcea:	4b03      	ldr	r3, [pc, #12]	; (800dcf8 <pvTaskIncrementMutexHeldCount+0x24>)
 800dcec:	681b      	ldr	r3, [r3, #0]
	}
 800dcee:	4618      	mov	r0, r3
 800dcf0:	46bd      	mov	sp, r7
 800dcf2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800dcf6:	4770      	bx	lr
 800dcf8:	24004bb4 	.word	0x24004bb4

0800dcfc <prvAddCurrentTaskToDelayedList>:

#endif
/*-----------------------------------------------------------*/

static void prvAddCurrentTaskToDelayedList( TickType_t xTicksToWait, const BaseType_t xCanBlockIndefinitely )
{
 800dcfc:	b580      	push	{r7, lr}
 800dcfe:	b084      	sub	sp, #16
 800dd00:	af00      	add	r7, sp, #0
 800dd02:	6078      	str	r0, [r7, #4]
 800dd04:	6039      	str	r1, [r7, #0]
TickType_t xTimeToWake;
const TickType_t xConstTickCount = xTickCount;
 800dd06:	4b21      	ldr	r3, [pc, #132]	; (800dd8c <prvAddCurrentTaskToDelayedList+0x90>)
 800dd08:	681b      	ldr	r3, [r3, #0]
 800dd0a:	60fb      	str	r3, [r7, #12]
	}
	#endif

	/* Remove the task from the ready list before adding it to the blocked list
	as the same list item is used for both lists. */
	if( uxListRemove( &( pxCurrentTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 800dd0c:	4b20      	ldr	r3, [pc, #128]	; (800dd90 <prvAddCurrentTaskToDelayedList+0x94>)
 800dd0e:	681b      	ldr	r3, [r3, #0]
 800dd10:	3304      	adds	r3, #4
 800dd12:	4618      	mov	r0, r3
 800dd14:	f7fd fe94 	bl	800ba40 <uxListRemove>
		mtCOVERAGE_TEST_MARKER();
	}

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		if( ( xTicksToWait == portMAX_DELAY ) && ( xCanBlockIndefinitely != pdFALSE ) )
 800dd18:	687b      	ldr	r3, [r7, #4]
 800dd1a:	f1b3 3fff 	cmp.w	r3, #4294967295
 800dd1e:	d10a      	bne.n	800dd36 <prvAddCurrentTaskToDelayedList+0x3a>
 800dd20:	683b      	ldr	r3, [r7, #0]
 800dd22:	2b00      	cmp	r3, #0
 800dd24:	d007      	beq.n	800dd36 <prvAddCurrentTaskToDelayedList+0x3a>
		{
			/* Add the task to the suspended task list instead of a delayed task
			list to ensure it is not woken by a timing event.  It will block
			indefinitely. */
			vListInsertEnd( &xSuspendedTaskList, &( pxCurrentTCB->xStateListItem ) );
 800dd26:	4b1a      	ldr	r3, [pc, #104]	; (800dd90 <prvAddCurrentTaskToDelayedList+0x94>)
 800dd28:	681b      	ldr	r3, [r3, #0]
 800dd2a:	3304      	adds	r3, #4
 800dd2c:	4619      	mov	r1, r3
 800dd2e:	4819      	ldr	r0, [pc, #100]	; (800dd94 <prvAddCurrentTaskToDelayedList+0x98>)
 800dd30:	f7fd fe29 	bl	800b986 <vListInsertEnd>

		/* Avoid compiler warning when INCLUDE_vTaskSuspend is not 1. */
		( void ) xCanBlockIndefinitely;
	}
	#endif /* INCLUDE_vTaskSuspend */
}
 800dd34:	e026      	b.n	800dd84 <prvAddCurrentTaskToDelayedList+0x88>
			xTimeToWake = xConstTickCount + xTicksToWait;
 800dd36:	68fa      	ldr	r2, [r7, #12]
 800dd38:	687b      	ldr	r3, [r7, #4]
 800dd3a:	4413      	add	r3, r2
 800dd3c:	60bb      	str	r3, [r7, #8]
			listSET_LIST_ITEM_VALUE( &( pxCurrentTCB->xStateListItem ), xTimeToWake );
 800dd3e:	4b14      	ldr	r3, [pc, #80]	; (800dd90 <prvAddCurrentTaskToDelayedList+0x94>)
 800dd40:	681b      	ldr	r3, [r3, #0]
 800dd42:	68ba      	ldr	r2, [r7, #8]
 800dd44:	605a      	str	r2, [r3, #4]
			if( xTimeToWake < xConstTickCount )
 800dd46:	68ba      	ldr	r2, [r7, #8]
 800dd48:	68fb      	ldr	r3, [r7, #12]
 800dd4a:	429a      	cmp	r2, r3
 800dd4c:	d209      	bcs.n	800dd62 <prvAddCurrentTaskToDelayedList+0x66>
				vListInsert( pxOverflowDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 800dd4e:	4b12      	ldr	r3, [pc, #72]	; (800dd98 <prvAddCurrentTaskToDelayedList+0x9c>)
 800dd50:	681a      	ldr	r2, [r3, #0]
 800dd52:	4b0f      	ldr	r3, [pc, #60]	; (800dd90 <prvAddCurrentTaskToDelayedList+0x94>)
 800dd54:	681b      	ldr	r3, [r3, #0]
 800dd56:	3304      	adds	r3, #4
 800dd58:	4619      	mov	r1, r3
 800dd5a:	4610      	mov	r0, r2
 800dd5c:	f7fd fe37 	bl	800b9ce <vListInsert>
}
 800dd60:	e010      	b.n	800dd84 <prvAddCurrentTaskToDelayedList+0x88>
				vListInsert( pxDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 800dd62:	4b0e      	ldr	r3, [pc, #56]	; (800dd9c <prvAddCurrentTaskToDelayedList+0xa0>)
 800dd64:	681a      	ldr	r2, [r3, #0]
 800dd66:	4b0a      	ldr	r3, [pc, #40]	; (800dd90 <prvAddCurrentTaskToDelayedList+0x94>)
 800dd68:	681b      	ldr	r3, [r3, #0]
 800dd6a:	3304      	adds	r3, #4
 800dd6c:	4619      	mov	r1, r3
 800dd6e:	4610      	mov	r0, r2
 800dd70:	f7fd fe2d 	bl	800b9ce <vListInsert>
				if( xTimeToWake < xNextTaskUnblockTime )
 800dd74:	4b0a      	ldr	r3, [pc, #40]	; (800dda0 <prvAddCurrentTaskToDelayedList+0xa4>)
 800dd76:	681b      	ldr	r3, [r3, #0]
 800dd78:	68ba      	ldr	r2, [r7, #8]
 800dd7a:	429a      	cmp	r2, r3
 800dd7c:	d202      	bcs.n	800dd84 <prvAddCurrentTaskToDelayedList+0x88>
					xNextTaskUnblockTime = xTimeToWake;
 800dd7e:	4a08      	ldr	r2, [pc, #32]	; (800dda0 <prvAddCurrentTaskToDelayedList+0xa4>)
 800dd80:	68bb      	ldr	r3, [r7, #8]
 800dd82:	6013      	str	r3, [r2, #0]
}
 800dd84:	bf00      	nop
 800dd86:	3710      	adds	r7, #16
 800dd88:	46bd      	mov	sp, r7
 800dd8a:	bd80      	pop	{r7, pc}
 800dd8c:	2400508c 	.word	0x2400508c
 800dd90:	24004bb4 	.word	0x24004bb4
 800dd94:	24005074 	.word	0x24005074
 800dd98:	24005044 	.word	0x24005044
 800dd9c:	24005040 	.word	0x24005040
 800dda0:	240050a8 	.word	0x240050a8

0800dda4 <xTimerCreateTimerTask>:
									TimerCallbackFunction_t pxCallbackFunction,
									Timer_t *pxNewTimer ) PRIVILEGED_FUNCTION;
/*-----------------------------------------------------------*/

BaseType_t xTimerCreateTimerTask( void )
{
 800dda4:	b580      	push	{r7, lr}
 800dda6:	b08a      	sub	sp, #40	; 0x28
 800dda8:	af04      	add	r7, sp, #16
BaseType_t xReturn = pdFAIL;
 800ddaa:	2300      	movs	r3, #0
 800ddac:	617b      	str	r3, [r7, #20]

	/* This function is called when the scheduler is started if
	configUSE_TIMERS is set to 1.  Check that the infrastructure used by the
	timer service task has been created/initialised.  If timers have already
	been created then the initialisation will already have been performed. */
	prvCheckForValidListAndQueue();
 800ddae:	f000 fb07 	bl	800e3c0 <prvCheckForValidListAndQueue>

	if( xTimerQueue != NULL )
 800ddb2:	4b1c      	ldr	r3, [pc, #112]	; (800de24 <xTimerCreateTimerTask+0x80>)
 800ddb4:	681b      	ldr	r3, [r3, #0]
 800ddb6:	2b00      	cmp	r3, #0
 800ddb8:	d021      	beq.n	800ddfe <xTimerCreateTimerTask+0x5a>
	{
		#if( configSUPPORT_STATIC_ALLOCATION == 1 )
		{
			StaticTask_t *pxTimerTaskTCBBuffer = NULL;
 800ddba:	2300      	movs	r3, #0
 800ddbc:	60fb      	str	r3, [r7, #12]
			StackType_t *pxTimerTaskStackBuffer = NULL;
 800ddbe:	2300      	movs	r3, #0
 800ddc0:	60bb      	str	r3, [r7, #8]
			uint32_t ulTimerTaskStackSize;

			vApplicationGetTimerTaskMemory( &pxTimerTaskTCBBuffer, &pxTimerTaskStackBuffer, &ulTimerTaskStackSize );
 800ddc2:	1d3a      	adds	r2, r7, #4
 800ddc4:	f107 0108 	add.w	r1, r7, #8
 800ddc8:	f107 030c 	add.w	r3, r7, #12
 800ddcc:	4618      	mov	r0, r3
 800ddce:	f7fd fba9 	bl	800b524 <vApplicationGetTimerTaskMemory>
			xTimerTaskHandle = xTaskCreateStatic(	prvTimerTask,
 800ddd2:	6879      	ldr	r1, [r7, #4]
 800ddd4:	68bb      	ldr	r3, [r7, #8]
 800ddd6:	68fa      	ldr	r2, [r7, #12]
 800ddd8:	9202      	str	r2, [sp, #8]
 800ddda:	9301      	str	r3, [sp, #4]
 800dddc:	2302      	movs	r3, #2
 800ddde:	9300      	str	r3, [sp, #0]
 800dde0:	2300      	movs	r3, #0
 800dde2:	460a      	mov	r2, r1
 800dde4:	4910      	ldr	r1, [pc, #64]	; (800de28 <xTimerCreateTimerTask+0x84>)
 800dde6:	4811      	ldr	r0, [pc, #68]	; (800de2c <xTimerCreateTimerTask+0x88>)
 800dde8:	f7fe ffa6 	bl	800cd38 <xTaskCreateStatic>
 800ddec:	4603      	mov	r3, r0
 800ddee:	4a10      	ldr	r2, [pc, #64]	; (800de30 <xTimerCreateTimerTask+0x8c>)
 800ddf0:	6013      	str	r3, [r2, #0]
													NULL,
													( ( UBaseType_t ) configTIMER_TASK_PRIORITY ) | portPRIVILEGE_BIT,
													pxTimerTaskStackBuffer,
													pxTimerTaskTCBBuffer );

			if( xTimerTaskHandle != NULL )
 800ddf2:	4b0f      	ldr	r3, [pc, #60]	; (800de30 <xTimerCreateTimerTask+0x8c>)
 800ddf4:	681b      	ldr	r3, [r3, #0]
 800ddf6:	2b00      	cmp	r3, #0
 800ddf8:	d001      	beq.n	800ddfe <xTimerCreateTimerTask+0x5a>
			{
				xReturn = pdPASS;
 800ddfa:	2301      	movs	r3, #1
 800ddfc:	617b      	str	r3, [r7, #20]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	configASSERT( xReturn );
 800ddfe:	697b      	ldr	r3, [r7, #20]
 800de00:	2b00      	cmp	r3, #0
 800de02:	d10a      	bne.n	800de1a <xTimerCreateTimerTask+0x76>
	__asm volatile
 800de04:	f04f 0350 	mov.w	r3, #80	; 0x50
 800de08:	f383 8811 	msr	BASEPRI, r3
 800de0c:	f3bf 8f6f 	isb	sy
 800de10:	f3bf 8f4f 	dsb	sy
 800de14:	613b      	str	r3, [r7, #16]
}
 800de16:	bf00      	nop
 800de18:	e7fe      	b.n	800de18 <xTimerCreateTimerTask+0x74>
	return xReturn;
 800de1a:	697b      	ldr	r3, [r7, #20]
}
 800de1c:	4618      	mov	r0, r3
 800de1e:	3718      	adds	r7, #24
 800de20:	46bd      	mov	sp, r7
 800de22:	bd80      	pop	{r7, pc}
 800de24:	240050e4 	.word	0x240050e4
 800de28:	080129e4 	.word	0x080129e4
 800de2c:	0800df69 	.word	0x0800df69
 800de30:	240050e8 	.word	0x240050e8

0800de34 <xTimerGenericCommand>:
	}
}
/*-----------------------------------------------------------*/

BaseType_t xTimerGenericCommand( TimerHandle_t xTimer, const BaseType_t xCommandID, const TickType_t xOptionalValue, BaseType_t * const pxHigherPriorityTaskWoken, const TickType_t xTicksToWait )
{
 800de34:	b580      	push	{r7, lr}
 800de36:	b08a      	sub	sp, #40	; 0x28
 800de38:	af00      	add	r7, sp, #0
 800de3a:	60f8      	str	r0, [r7, #12]
 800de3c:	60b9      	str	r1, [r7, #8]
 800de3e:	607a      	str	r2, [r7, #4]
 800de40:	603b      	str	r3, [r7, #0]
BaseType_t xReturn = pdFAIL;
 800de42:	2300      	movs	r3, #0
 800de44:	627b      	str	r3, [r7, #36]	; 0x24
DaemonTaskMessage_t xMessage;

	configASSERT( xTimer );
 800de46:	68fb      	ldr	r3, [r7, #12]
 800de48:	2b00      	cmp	r3, #0
 800de4a:	d10a      	bne.n	800de62 <xTimerGenericCommand+0x2e>
	__asm volatile
 800de4c:	f04f 0350 	mov.w	r3, #80	; 0x50
 800de50:	f383 8811 	msr	BASEPRI, r3
 800de54:	f3bf 8f6f 	isb	sy
 800de58:	f3bf 8f4f 	dsb	sy
 800de5c:	623b      	str	r3, [r7, #32]
}
 800de5e:	bf00      	nop
 800de60:	e7fe      	b.n	800de60 <xTimerGenericCommand+0x2c>

	/* Send a message to the timer service task to perform a particular action
	on a particular timer definition. */
	if( xTimerQueue != NULL )
 800de62:	4b1a      	ldr	r3, [pc, #104]	; (800decc <xTimerGenericCommand+0x98>)
 800de64:	681b      	ldr	r3, [r3, #0]
 800de66:	2b00      	cmp	r3, #0
 800de68:	d02a      	beq.n	800dec0 <xTimerGenericCommand+0x8c>
	{
		/* Send a command to the timer service task to start the xTimer timer. */
		xMessage.xMessageID = xCommandID;
 800de6a:	68bb      	ldr	r3, [r7, #8]
 800de6c:	613b      	str	r3, [r7, #16]
		xMessage.u.xTimerParameters.xMessageValue = xOptionalValue;
 800de6e:	687b      	ldr	r3, [r7, #4]
 800de70:	617b      	str	r3, [r7, #20]
		xMessage.u.xTimerParameters.pxTimer = xTimer;
 800de72:	68fb      	ldr	r3, [r7, #12]
 800de74:	61bb      	str	r3, [r7, #24]

		if( xCommandID < tmrFIRST_FROM_ISR_COMMAND )
 800de76:	68bb      	ldr	r3, [r7, #8]
 800de78:	2b05      	cmp	r3, #5
 800de7a:	dc18      	bgt.n	800deae <xTimerGenericCommand+0x7a>
		{
			if( xTaskGetSchedulerState() == taskSCHEDULER_RUNNING )
 800de7c:	f7ff fdb4 	bl	800d9e8 <xTaskGetSchedulerState>
 800de80:	4603      	mov	r3, r0
 800de82:	2b02      	cmp	r3, #2
 800de84:	d109      	bne.n	800de9a <xTimerGenericCommand+0x66>
			{
				xReturn = xQueueSendToBack( xTimerQueue, &xMessage, xTicksToWait );
 800de86:	4b11      	ldr	r3, [pc, #68]	; (800decc <xTimerGenericCommand+0x98>)
 800de88:	6818      	ldr	r0, [r3, #0]
 800de8a:	f107 0110 	add.w	r1, r7, #16
 800de8e:	2300      	movs	r3, #0
 800de90:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800de92:	f7fe fa45 	bl	800c320 <xQueueGenericSend>
 800de96:	6278      	str	r0, [r7, #36]	; 0x24
 800de98:	e012      	b.n	800dec0 <xTimerGenericCommand+0x8c>
			}
			else
			{
				xReturn = xQueueSendToBack( xTimerQueue, &xMessage, tmrNO_DELAY );
 800de9a:	4b0c      	ldr	r3, [pc, #48]	; (800decc <xTimerGenericCommand+0x98>)
 800de9c:	6818      	ldr	r0, [r3, #0]
 800de9e:	f107 0110 	add.w	r1, r7, #16
 800dea2:	2300      	movs	r3, #0
 800dea4:	2200      	movs	r2, #0
 800dea6:	f7fe fa3b 	bl	800c320 <xQueueGenericSend>
 800deaa:	6278      	str	r0, [r7, #36]	; 0x24
 800deac:	e008      	b.n	800dec0 <xTimerGenericCommand+0x8c>
			}
		}
		else
		{
			xReturn = xQueueSendToBackFromISR( xTimerQueue, &xMessage, pxHigherPriorityTaskWoken );
 800deae:	4b07      	ldr	r3, [pc, #28]	; (800decc <xTimerGenericCommand+0x98>)
 800deb0:	6818      	ldr	r0, [r3, #0]
 800deb2:	f107 0110 	add.w	r1, r7, #16
 800deb6:	2300      	movs	r3, #0
 800deb8:	683a      	ldr	r2, [r7, #0]
 800deba:	f7fe fb2f 	bl	800c51c <xQueueGenericSendFromISR>
 800debe:	6278      	str	r0, [r7, #36]	; 0x24
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	return xReturn;
 800dec0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
}
 800dec2:	4618      	mov	r0, r3
 800dec4:	3728      	adds	r7, #40	; 0x28
 800dec6:	46bd      	mov	sp, r7
 800dec8:	bd80      	pop	{r7, pc}
 800deca:	bf00      	nop
 800decc:	240050e4 	.word	0x240050e4

0800ded0 <prvProcessExpiredTimer>:
	return pxTimer->pcTimerName;
}
/*-----------------------------------------------------------*/

static void prvProcessExpiredTimer( const TickType_t xNextExpireTime, const TickType_t xTimeNow )
{
 800ded0:	b580      	push	{r7, lr}
 800ded2:	b088      	sub	sp, #32
 800ded4:	af02      	add	r7, sp, #8
 800ded6:	6078      	str	r0, [r7, #4]
 800ded8:	6039      	str	r1, [r7, #0]
BaseType_t xResult;
Timer_t * const pxTimer = ( Timer_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTimerList ); /*lint !e9087 !e9079 void * is used as this macro is used with tasks and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800deda:	4b22      	ldr	r3, [pc, #136]	; (800df64 <prvProcessExpiredTimer+0x94>)
 800dedc:	681b      	ldr	r3, [r3, #0]
 800dede:	68db      	ldr	r3, [r3, #12]
 800dee0:	68db      	ldr	r3, [r3, #12]
 800dee2:	617b      	str	r3, [r7, #20]

	/* Remove the timer from the list of active timers.  A check has already
	been performed to ensure the list is not empty. */
	( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 800dee4:	697b      	ldr	r3, [r7, #20]
 800dee6:	3304      	adds	r3, #4
 800dee8:	4618      	mov	r0, r3
 800deea:	f7fd fda9 	bl	800ba40 <uxListRemove>
	traceTIMER_EXPIRED( pxTimer );

	/* If the timer is an auto-reload timer then calculate the next
	expiry time and re-insert the timer in the list of active timers. */
	if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 800deee:	697b      	ldr	r3, [r7, #20]
 800def0:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 800def4:	f003 0304 	and.w	r3, r3, #4
 800def8:	2b00      	cmp	r3, #0
 800defa:	d022      	beq.n	800df42 <prvProcessExpiredTimer+0x72>
	{
		/* The timer is inserted into a list using a time relative to anything
		other than the current time.  It will therefore be inserted into the
		correct list relative to the time this task thinks it is now. */
		if( prvInsertTimerInActiveList( pxTimer, ( xNextExpireTime + pxTimer->xTimerPeriodInTicks ), xTimeNow, xNextExpireTime ) != pdFALSE )
 800defc:	697b      	ldr	r3, [r7, #20]
 800defe:	699a      	ldr	r2, [r3, #24]
 800df00:	687b      	ldr	r3, [r7, #4]
 800df02:	18d1      	adds	r1, r2, r3
 800df04:	687b      	ldr	r3, [r7, #4]
 800df06:	683a      	ldr	r2, [r7, #0]
 800df08:	6978      	ldr	r0, [r7, #20]
 800df0a:	f000 f8d1 	bl	800e0b0 <prvInsertTimerInActiveList>
 800df0e:	4603      	mov	r3, r0
 800df10:	2b00      	cmp	r3, #0
 800df12:	d01f      	beq.n	800df54 <prvProcessExpiredTimer+0x84>
		{
			/* The timer expired before it was added to the active timer
			list.  Reload it now.  */
			xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xNextExpireTime, NULL, tmrNO_DELAY );
 800df14:	2300      	movs	r3, #0
 800df16:	9300      	str	r3, [sp, #0]
 800df18:	2300      	movs	r3, #0
 800df1a:	687a      	ldr	r2, [r7, #4]
 800df1c:	2100      	movs	r1, #0
 800df1e:	6978      	ldr	r0, [r7, #20]
 800df20:	f7ff ff88 	bl	800de34 <xTimerGenericCommand>
 800df24:	6138      	str	r0, [r7, #16]
			configASSERT( xResult );
 800df26:	693b      	ldr	r3, [r7, #16]
 800df28:	2b00      	cmp	r3, #0
 800df2a:	d113      	bne.n	800df54 <prvProcessExpiredTimer+0x84>
	__asm volatile
 800df2c:	f04f 0350 	mov.w	r3, #80	; 0x50
 800df30:	f383 8811 	msr	BASEPRI, r3
 800df34:	f3bf 8f6f 	isb	sy
 800df38:	f3bf 8f4f 	dsb	sy
 800df3c:	60fb      	str	r3, [r7, #12]
}
 800df3e:	bf00      	nop
 800df40:	e7fe      	b.n	800df40 <prvProcessExpiredTimer+0x70>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	else
	{
		pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 800df42:	697b      	ldr	r3, [r7, #20]
 800df44:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 800df48:	f023 0301 	bic.w	r3, r3, #1
 800df4c:	b2da      	uxtb	r2, r3
 800df4e:	697b      	ldr	r3, [r7, #20]
 800df50:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
		mtCOVERAGE_TEST_MARKER();
	}

	/* Call the timer callback. */
	pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 800df54:	697b      	ldr	r3, [r7, #20]
 800df56:	6a1b      	ldr	r3, [r3, #32]
 800df58:	6978      	ldr	r0, [r7, #20]
 800df5a:	4798      	blx	r3
}
 800df5c:	bf00      	nop
 800df5e:	3718      	adds	r7, #24
 800df60:	46bd      	mov	sp, r7
 800df62:	bd80      	pop	{r7, pc}
 800df64:	240050dc 	.word	0x240050dc

0800df68 <prvTimerTask>:
/*-----------------------------------------------------------*/

static portTASK_FUNCTION( prvTimerTask, pvParameters )
{
 800df68:	b580      	push	{r7, lr}
 800df6a:	b084      	sub	sp, #16
 800df6c:	af00      	add	r7, sp, #0
 800df6e:	6078      	str	r0, [r7, #4]

	for( ;; )
	{
		/* Query the timers list to see if it contains any timers, and if so,
		obtain the time at which the next timer will expire. */
		xNextExpireTime = prvGetNextExpireTime( &xListWasEmpty );
 800df70:	f107 0308 	add.w	r3, r7, #8
 800df74:	4618      	mov	r0, r3
 800df76:	f000 f857 	bl	800e028 <prvGetNextExpireTime>
 800df7a:	60f8      	str	r0, [r7, #12]

		/* If a timer has expired, process it.  Otherwise, block this task
		until either a timer does expire, or a command is received. */
		prvProcessTimerOrBlockTask( xNextExpireTime, xListWasEmpty );
 800df7c:	68bb      	ldr	r3, [r7, #8]
 800df7e:	4619      	mov	r1, r3
 800df80:	68f8      	ldr	r0, [r7, #12]
 800df82:	f000 f803 	bl	800df8c <prvProcessTimerOrBlockTask>

		/* Empty the command queue. */
		prvProcessReceivedCommands();
 800df86:	f000 f8d5 	bl	800e134 <prvProcessReceivedCommands>
		xNextExpireTime = prvGetNextExpireTime( &xListWasEmpty );
 800df8a:	e7f1      	b.n	800df70 <prvTimerTask+0x8>

0800df8c <prvProcessTimerOrBlockTask>:
	}
}
/*-----------------------------------------------------------*/

static void prvProcessTimerOrBlockTask( const TickType_t xNextExpireTime, BaseType_t xListWasEmpty )
{
 800df8c:	b580      	push	{r7, lr}
 800df8e:	b084      	sub	sp, #16
 800df90:	af00      	add	r7, sp, #0
 800df92:	6078      	str	r0, [r7, #4]
 800df94:	6039      	str	r1, [r7, #0]
TickType_t xTimeNow;
BaseType_t xTimerListsWereSwitched;

	vTaskSuspendAll();
 800df96:	f7ff f92b 	bl	800d1f0 <vTaskSuspendAll>
		/* Obtain the time now to make an assessment as to whether the timer
		has expired or not.  If obtaining the time causes the lists to switch
		then don't process this timer as any timers that remained in the list
		when the lists were switched will have been processed within the
		prvSampleTimeNow() function. */
		xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
 800df9a:	f107 0308 	add.w	r3, r7, #8
 800df9e:	4618      	mov	r0, r3
 800dfa0:	f000 f866 	bl	800e070 <prvSampleTimeNow>
 800dfa4:	60f8      	str	r0, [r7, #12]
		if( xTimerListsWereSwitched == pdFALSE )
 800dfa6:	68bb      	ldr	r3, [r7, #8]
 800dfa8:	2b00      	cmp	r3, #0
 800dfaa:	d130      	bne.n	800e00e <prvProcessTimerOrBlockTask+0x82>
		{
			/* The tick count has not overflowed, has the timer expired? */
			if( ( xListWasEmpty == pdFALSE ) && ( xNextExpireTime <= xTimeNow ) )
 800dfac:	683b      	ldr	r3, [r7, #0]
 800dfae:	2b00      	cmp	r3, #0
 800dfb0:	d10a      	bne.n	800dfc8 <prvProcessTimerOrBlockTask+0x3c>
 800dfb2:	687a      	ldr	r2, [r7, #4]
 800dfb4:	68fb      	ldr	r3, [r7, #12]
 800dfb6:	429a      	cmp	r2, r3
 800dfb8:	d806      	bhi.n	800dfc8 <prvProcessTimerOrBlockTask+0x3c>
			{
				( void ) xTaskResumeAll();
 800dfba:	f7ff f927 	bl	800d20c <xTaskResumeAll>
				prvProcessExpiredTimer( xNextExpireTime, xTimeNow );
 800dfbe:	68f9      	ldr	r1, [r7, #12]
 800dfc0:	6878      	ldr	r0, [r7, #4]
 800dfc2:	f7ff ff85 	bl	800ded0 <prvProcessExpiredTimer>
		else
		{
			( void ) xTaskResumeAll();
		}
	}
}
 800dfc6:	e024      	b.n	800e012 <prvProcessTimerOrBlockTask+0x86>
				if( xListWasEmpty != pdFALSE )
 800dfc8:	683b      	ldr	r3, [r7, #0]
 800dfca:	2b00      	cmp	r3, #0
 800dfcc:	d008      	beq.n	800dfe0 <prvProcessTimerOrBlockTask+0x54>
					xListWasEmpty = listLIST_IS_EMPTY( pxOverflowTimerList );
 800dfce:	4b13      	ldr	r3, [pc, #76]	; (800e01c <prvProcessTimerOrBlockTask+0x90>)
 800dfd0:	681b      	ldr	r3, [r3, #0]
 800dfd2:	681b      	ldr	r3, [r3, #0]
 800dfd4:	2b00      	cmp	r3, #0
 800dfd6:	d101      	bne.n	800dfdc <prvProcessTimerOrBlockTask+0x50>
 800dfd8:	2301      	movs	r3, #1
 800dfda:	e000      	b.n	800dfde <prvProcessTimerOrBlockTask+0x52>
 800dfdc:	2300      	movs	r3, #0
 800dfde:	603b      	str	r3, [r7, #0]
				vQueueWaitForMessageRestricted( xTimerQueue, ( xNextExpireTime - xTimeNow ), xListWasEmpty );
 800dfe0:	4b0f      	ldr	r3, [pc, #60]	; (800e020 <prvProcessTimerOrBlockTask+0x94>)
 800dfe2:	6818      	ldr	r0, [r3, #0]
 800dfe4:	687a      	ldr	r2, [r7, #4]
 800dfe6:	68fb      	ldr	r3, [r7, #12]
 800dfe8:	1ad3      	subs	r3, r2, r3
 800dfea:	683a      	ldr	r2, [r7, #0]
 800dfec:	4619      	mov	r1, r3
 800dfee:	f7fe fe6f 	bl	800ccd0 <vQueueWaitForMessageRestricted>
				if( xTaskResumeAll() == pdFALSE )
 800dff2:	f7ff f90b 	bl	800d20c <xTaskResumeAll>
 800dff6:	4603      	mov	r3, r0
 800dff8:	2b00      	cmp	r3, #0
 800dffa:	d10a      	bne.n	800e012 <prvProcessTimerOrBlockTask+0x86>
					portYIELD_WITHIN_API();
 800dffc:	4b09      	ldr	r3, [pc, #36]	; (800e024 <prvProcessTimerOrBlockTask+0x98>)
 800dffe:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800e002:	601a      	str	r2, [r3, #0]
 800e004:	f3bf 8f4f 	dsb	sy
 800e008:	f3bf 8f6f 	isb	sy
}
 800e00c:	e001      	b.n	800e012 <prvProcessTimerOrBlockTask+0x86>
			( void ) xTaskResumeAll();
 800e00e:	f7ff f8fd 	bl	800d20c <xTaskResumeAll>
}
 800e012:	bf00      	nop
 800e014:	3710      	adds	r7, #16
 800e016:	46bd      	mov	sp, r7
 800e018:	bd80      	pop	{r7, pc}
 800e01a:	bf00      	nop
 800e01c:	240050e0 	.word	0x240050e0
 800e020:	240050e4 	.word	0x240050e4
 800e024:	e000ed04 	.word	0xe000ed04

0800e028 <prvGetNextExpireTime>:
/*-----------------------------------------------------------*/

static TickType_t prvGetNextExpireTime( BaseType_t * const pxListWasEmpty )
{
 800e028:	b480      	push	{r7}
 800e02a:	b085      	sub	sp, #20
 800e02c:	af00      	add	r7, sp, #0
 800e02e:	6078      	str	r0, [r7, #4]
	the timer with the nearest expiry time will expire.  If there are no
	active timers then just set the next expire time to 0.  That will cause
	this task to unblock when the tick count overflows, at which point the
	timer lists will be switched and the next expiry time can be
	re-assessed.  */
	*pxListWasEmpty = listLIST_IS_EMPTY( pxCurrentTimerList );
 800e030:	4b0e      	ldr	r3, [pc, #56]	; (800e06c <prvGetNextExpireTime+0x44>)
 800e032:	681b      	ldr	r3, [r3, #0]
 800e034:	681b      	ldr	r3, [r3, #0]
 800e036:	2b00      	cmp	r3, #0
 800e038:	d101      	bne.n	800e03e <prvGetNextExpireTime+0x16>
 800e03a:	2201      	movs	r2, #1
 800e03c:	e000      	b.n	800e040 <prvGetNextExpireTime+0x18>
 800e03e:	2200      	movs	r2, #0
 800e040:	687b      	ldr	r3, [r7, #4]
 800e042:	601a      	str	r2, [r3, #0]
	if( *pxListWasEmpty == pdFALSE )
 800e044:	687b      	ldr	r3, [r7, #4]
 800e046:	681b      	ldr	r3, [r3, #0]
 800e048:	2b00      	cmp	r3, #0
 800e04a:	d105      	bne.n	800e058 <prvGetNextExpireTime+0x30>
	{
		xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
 800e04c:	4b07      	ldr	r3, [pc, #28]	; (800e06c <prvGetNextExpireTime+0x44>)
 800e04e:	681b      	ldr	r3, [r3, #0]
 800e050:	68db      	ldr	r3, [r3, #12]
 800e052:	681b      	ldr	r3, [r3, #0]
 800e054:	60fb      	str	r3, [r7, #12]
 800e056:	e001      	b.n	800e05c <prvGetNextExpireTime+0x34>
	}
	else
	{
		/* Ensure the task unblocks when the tick count rolls over. */
		xNextExpireTime = ( TickType_t ) 0U;
 800e058:	2300      	movs	r3, #0
 800e05a:	60fb      	str	r3, [r7, #12]
	}

	return xNextExpireTime;
 800e05c:	68fb      	ldr	r3, [r7, #12]
}
 800e05e:	4618      	mov	r0, r3
 800e060:	3714      	adds	r7, #20
 800e062:	46bd      	mov	sp, r7
 800e064:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e068:	4770      	bx	lr
 800e06a:	bf00      	nop
 800e06c:	240050dc 	.word	0x240050dc

0800e070 <prvSampleTimeNow>:
/*-----------------------------------------------------------*/

static TickType_t prvSampleTimeNow( BaseType_t * const pxTimerListsWereSwitched )
{
 800e070:	b580      	push	{r7, lr}
 800e072:	b084      	sub	sp, #16
 800e074:	af00      	add	r7, sp, #0
 800e076:	6078      	str	r0, [r7, #4]
TickType_t xTimeNow;
PRIVILEGED_DATA static TickType_t xLastTime = ( TickType_t ) 0U; /*lint !e956 Variable is only accessible to one task. */

	xTimeNow = xTaskGetTickCount();
 800e078:	f7ff f966 	bl	800d348 <xTaskGetTickCount>
 800e07c:	60f8      	str	r0, [r7, #12]

	if( xTimeNow < xLastTime )
 800e07e:	4b0b      	ldr	r3, [pc, #44]	; (800e0ac <prvSampleTimeNow+0x3c>)
 800e080:	681b      	ldr	r3, [r3, #0]
 800e082:	68fa      	ldr	r2, [r7, #12]
 800e084:	429a      	cmp	r2, r3
 800e086:	d205      	bcs.n	800e094 <prvSampleTimeNow+0x24>
	{
		prvSwitchTimerLists();
 800e088:	f000 f936 	bl	800e2f8 <prvSwitchTimerLists>
		*pxTimerListsWereSwitched = pdTRUE;
 800e08c:	687b      	ldr	r3, [r7, #4]
 800e08e:	2201      	movs	r2, #1
 800e090:	601a      	str	r2, [r3, #0]
 800e092:	e002      	b.n	800e09a <prvSampleTimeNow+0x2a>
	}
	else
	{
		*pxTimerListsWereSwitched = pdFALSE;
 800e094:	687b      	ldr	r3, [r7, #4]
 800e096:	2200      	movs	r2, #0
 800e098:	601a      	str	r2, [r3, #0]
	}

	xLastTime = xTimeNow;
 800e09a:	4a04      	ldr	r2, [pc, #16]	; (800e0ac <prvSampleTimeNow+0x3c>)
 800e09c:	68fb      	ldr	r3, [r7, #12]
 800e09e:	6013      	str	r3, [r2, #0]

	return xTimeNow;
 800e0a0:	68fb      	ldr	r3, [r7, #12]
}
 800e0a2:	4618      	mov	r0, r3
 800e0a4:	3710      	adds	r7, #16
 800e0a6:	46bd      	mov	sp, r7
 800e0a8:	bd80      	pop	{r7, pc}
 800e0aa:	bf00      	nop
 800e0ac:	240050ec 	.word	0x240050ec

0800e0b0 <prvInsertTimerInActiveList>:
/*-----------------------------------------------------------*/

static BaseType_t prvInsertTimerInActiveList( Timer_t * const pxTimer, const TickType_t xNextExpiryTime, const TickType_t xTimeNow, const TickType_t xCommandTime )
{
 800e0b0:	b580      	push	{r7, lr}
 800e0b2:	b086      	sub	sp, #24
 800e0b4:	af00      	add	r7, sp, #0
 800e0b6:	60f8      	str	r0, [r7, #12]
 800e0b8:	60b9      	str	r1, [r7, #8]
 800e0ba:	607a      	str	r2, [r7, #4]
 800e0bc:	603b      	str	r3, [r7, #0]
BaseType_t xProcessTimerNow = pdFALSE;
 800e0be:	2300      	movs	r3, #0
 800e0c0:	617b      	str	r3, [r7, #20]

	listSET_LIST_ITEM_VALUE( &( pxTimer->xTimerListItem ), xNextExpiryTime );
 800e0c2:	68fb      	ldr	r3, [r7, #12]
 800e0c4:	68ba      	ldr	r2, [r7, #8]
 800e0c6:	605a      	str	r2, [r3, #4]
	listSET_LIST_ITEM_OWNER( &( pxTimer->xTimerListItem ), pxTimer );
 800e0c8:	68fb      	ldr	r3, [r7, #12]
 800e0ca:	68fa      	ldr	r2, [r7, #12]
 800e0cc:	611a      	str	r2, [r3, #16]

	if( xNextExpiryTime <= xTimeNow )
 800e0ce:	68ba      	ldr	r2, [r7, #8]
 800e0d0:	687b      	ldr	r3, [r7, #4]
 800e0d2:	429a      	cmp	r2, r3
 800e0d4:	d812      	bhi.n	800e0fc <prvInsertTimerInActiveList+0x4c>
	{
		/* Has the expiry time elapsed between the command to start/reset a
		timer was issued, and the time the command was processed? */
		if( ( ( TickType_t ) ( xTimeNow - xCommandTime ) ) >= pxTimer->xTimerPeriodInTicks ) /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800e0d6:	687a      	ldr	r2, [r7, #4]
 800e0d8:	683b      	ldr	r3, [r7, #0]
 800e0da:	1ad2      	subs	r2, r2, r3
 800e0dc:	68fb      	ldr	r3, [r7, #12]
 800e0de:	699b      	ldr	r3, [r3, #24]
 800e0e0:	429a      	cmp	r2, r3
 800e0e2:	d302      	bcc.n	800e0ea <prvInsertTimerInActiveList+0x3a>
		{
			/* The time between a command being issued and the command being
			processed actually exceeds the timers period.  */
			xProcessTimerNow = pdTRUE;
 800e0e4:	2301      	movs	r3, #1
 800e0e6:	617b      	str	r3, [r7, #20]
 800e0e8:	e01b      	b.n	800e122 <prvInsertTimerInActiveList+0x72>
		}
		else
		{
			vListInsert( pxOverflowTimerList, &( pxTimer->xTimerListItem ) );
 800e0ea:	4b10      	ldr	r3, [pc, #64]	; (800e12c <prvInsertTimerInActiveList+0x7c>)
 800e0ec:	681a      	ldr	r2, [r3, #0]
 800e0ee:	68fb      	ldr	r3, [r7, #12]
 800e0f0:	3304      	adds	r3, #4
 800e0f2:	4619      	mov	r1, r3
 800e0f4:	4610      	mov	r0, r2
 800e0f6:	f7fd fc6a 	bl	800b9ce <vListInsert>
 800e0fa:	e012      	b.n	800e122 <prvInsertTimerInActiveList+0x72>
		}
	}
	else
	{
		if( ( xTimeNow < xCommandTime ) && ( xNextExpiryTime >= xCommandTime ) )
 800e0fc:	687a      	ldr	r2, [r7, #4]
 800e0fe:	683b      	ldr	r3, [r7, #0]
 800e100:	429a      	cmp	r2, r3
 800e102:	d206      	bcs.n	800e112 <prvInsertTimerInActiveList+0x62>
 800e104:	68ba      	ldr	r2, [r7, #8]
 800e106:	683b      	ldr	r3, [r7, #0]
 800e108:	429a      	cmp	r2, r3
 800e10a:	d302      	bcc.n	800e112 <prvInsertTimerInActiveList+0x62>
		{
			/* If, since the command was issued, the tick count has overflowed
			but the expiry time has not, then the timer must have already passed
			its expiry time and should be processed immediately. */
			xProcessTimerNow = pdTRUE;
 800e10c:	2301      	movs	r3, #1
 800e10e:	617b      	str	r3, [r7, #20]
 800e110:	e007      	b.n	800e122 <prvInsertTimerInActiveList+0x72>
		}
		else
		{
			vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
 800e112:	4b07      	ldr	r3, [pc, #28]	; (800e130 <prvInsertTimerInActiveList+0x80>)
 800e114:	681a      	ldr	r2, [r3, #0]
 800e116:	68fb      	ldr	r3, [r7, #12]
 800e118:	3304      	adds	r3, #4
 800e11a:	4619      	mov	r1, r3
 800e11c:	4610      	mov	r0, r2
 800e11e:	f7fd fc56 	bl	800b9ce <vListInsert>
		}
	}

	return xProcessTimerNow;
 800e122:	697b      	ldr	r3, [r7, #20]
}
 800e124:	4618      	mov	r0, r3
 800e126:	3718      	adds	r7, #24
 800e128:	46bd      	mov	sp, r7
 800e12a:	bd80      	pop	{r7, pc}
 800e12c:	240050e0 	.word	0x240050e0
 800e130:	240050dc 	.word	0x240050dc

0800e134 <prvProcessReceivedCommands>:
/*-----------------------------------------------------------*/

static void	prvProcessReceivedCommands( void )
{
 800e134:	b580      	push	{r7, lr}
 800e136:	b08e      	sub	sp, #56	; 0x38
 800e138:	af02      	add	r7, sp, #8
DaemonTaskMessage_t xMessage;
Timer_t *pxTimer;
BaseType_t xTimerListsWereSwitched, xResult;
TickType_t xTimeNow;

	while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL ) /*lint !e603 xMessage does not have to be initialised as it is passed out, not in, and it is not used unless xQueueReceive() returns pdTRUE. */
 800e13a:	e0ca      	b.n	800e2d2 <prvProcessReceivedCommands+0x19e>
	{
		#if ( INCLUDE_xTimerPendFunctionCall == 1 )
		{
			/* Negative commands are pended function calls rather than timer
			commands. */
			if( xMessage.xMessageID < ( BaseType_t ) 0 )
 800e13c:	687b      	ldr	r3, [r7, #4]
 800e13e:	2b00      	cmp	r3, #0
 800e140:	da18      	bge.n	800e174 <prvProcessReceivedCommands+0x40>
			{
				const CallbackParameters_t * const pxCallback = &( xMessage.u.xCallbackParameters );
 800e142:	1d3b      	adds	r3, r7, #4
 800e144:	3304      	adds	r3, #4
 800e146:	62fb      	str	r3, [r7, #44]	; 0x2c

				/* The timer uses the xCallbackParameters member to request a
				callback be executed.  Check the callback is not NULL. */
				configASSERT( pxCallback );
 800e148:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800e14a:	2b00      	cmp	r3, #0
 800e14c:	d10a      	bne.n	800e164 <prvProcessReceivedCommands+0x30>
	__asm volatile
 800e14e:	f04f 0350 	mov.w	r3, #80	; 0x50
 800e152:	f383 8811 	msr	BASEPRI, r3
 800e156:	f3bf 8f6f 	isb	sy
 800e15a:	f3bf 8f4f 	dsb	sy
 800e15e:	61fb      	str	r3, [r7, #28]
}
 800e160:	bf00      	nop
 800e162:	e7fe      	b.n	800e162 <prvProcessReceivedCommands+0x2e>

				/* Call the function. */
				pxCallback->pxCallbackFunction( pxCallback->pvParameter1, pxCallback->ulParameter2 );
 800e164:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800e166:	681b      	ldr	r3, [r3, #0]
 800e168:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 800e16a:	6850      	ldr	r0, [r2, #4]
 800e16c:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 800e16e:	6892      	ldr	r2, [r2, #8]
 800e170:	4611      	mov	r1, r2
 800e172:	4798      	blx	r3
		}
		#endif /* INCLUDE_xTimerPendFunctionCall */

		/* Commands that are positive are timer commands rather than pended
		function calls. */
		if( xMessage.xMessageID >= ( BaseType_t ) 0 )
 800e174:	687b      	ldr	r3, [r7, #4]
 800e176:	2b00      	cmp	r3, #0
 800e178:	f2c0 80aa 	blt.w	800e2d0 <prvProcessReceivedCommands+0x19c>
		{
			/* The messages uses the xTimerParameters member to work on a
			software timer. */
			pxTimer = xMessage.u.xTimerParameters.pxTimer;
 800e17c:	68fb      	ldr	r3, [r7, #12]
 800e17e:	62bb      	str	r3, [r7, #40]	; 0x28

			if( listIS_CONTAINED_WITHIN( NULL, &( pxTimer->xTimerListItem ) ) == pdFALSE ) /*lint !e961. The cast is only redundant when NULL is passed into the macro. */
 800e180:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800e182:	695b      	ldr	r3, [r3, #20]
 800e184:	2b00      	cmp	r3, #0
 800e186:	d004      	beq.n	800e192 <prvProcessReceivedCommands+0x5e>
			{
				/* The timer is in a list, remove it. */
				( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 800e188:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800e18a:	3304      	adds	r3, #4
 800e18c:	4618      	mov	r0, r3
 800e18e:	f7fd fc57 	bl	800ba40 <uxListRemove>
			it must be present in the function call.  prvSampleTimeNow() must be
			called after the message is received from xTimerQueue so there is no
			possibility of a higher priority task adding a message to the message
			queue with a time that is ahead of the timer daemon task (because it
			pre-empted the timer daemon task after the xTimeNow value was set). */
			xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
 800e192:	463b      	mov	r3, r7
 800e194:	4618      	mov	r0, r3
 800e196:	f7ff ff6b 	bl	800e070 <prvSampleTimeNow>
 800e19a:	6278      	str	r0, [r7, #36]	; 0x24

			switch( xMessage.xMessageID )
 800e19c:	687b      	ldr	r3, [r7, #4]
 800e19e:	2b09      	cmp	r3, #9
 800e1a0:	f200 8097 	bhi.w	800e2d2 <prvProcessReceivedCommands+0x19e>
 800e1a4:	a201      	add	r2, pc, #4	; (adr r2, 800e1ac <prvProcessReceivedCommands+0x78>)
 800e1a6:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800e1aa:	bf00      	nop
 800e1ac:	0800e1d5 	.word	0x0800e1d5
 800e1b0:	0800e1d5 	.word	0x0800e1d5
 800e1b4:	0800e1d5 	.word	0x0800e1d5
 800e1b8:	0800e249 	.word	0x0800e249
 800e1bc:	0800e25d 	.word	0x0800e25d
 800e1c0:	0800e2a7 	.word	0x0800e2a7
 800e1c4:	0800e1d5 	.word	0x0800e1d5
 800e1c8:	0800e1d5 	.word	0x0800e1d5
 800e1cc:	0800e249 	.word	0x0800e249
 800e1d0:	0800e25d 	.word	0x0800e25d
				case tmrCOMMAND_START_FROM_ISR :
				case tmrCOMMAND_RESET :
				case tmrCOMMAND_RESET_FROM_ISR :
				case tmrCOMMAND_START_DONT_TRACE :
					/* Start or restart a timer. */
					pxTimer->ucStatus |= tmrSTATUS_IS_ACTIVE;
 800e1d4:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800e1d6:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 800e1da:	f043 0301 	orr.w	r3, r3, #1
 800e1de:	b2da      	uxtb	r2, r3
 800e1e0:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800e1e2:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
					if( prvInsertTimerInActiveList( pxTimer,  xMessage.u.xTimerParameters.xMessageValue + pxTimer->xTimerPeriodInTicks, xTimeNow, xMessage.u.xTimerParameters.xMessageValue ) != pdFALSE )
 800e1e6:	68ba      	ldr	r2, [r7, #8]
 800e1e8:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800e1ea:	699b      	ldr	r3, [r3, #24]
 800e1ec:	18d1      	adds	r1, r2, r3
 800e1ee:	68bb      	ldr	r3, [r7, #8]
 800e1f0:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800e1f2:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 800e1f4:	f7ff ff5c 	bl	800e0b0 <prvInsertTimerInActiveList>
 800e1f8:	4603      	mov	r3, r0
 800e1fa:	2b00      	cmp	r3, #0
 800e1fc:	d069      	beq.n	800e2d2 <prvProcessReceivedCommands+0x19e>
					{
						/* The timer expired before it was added to the active
						timer list.  Process it now. */
						pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 800e1fe:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800e200:	6a1b      	ldr	r3, [r3, #32]
 800e202:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 800e204:	4798      	blx	r3
						traceTIMER_EXPIRED( pxTimer );

						if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 800e206:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800e208:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 800e20c:	f003 0304 	and.w	r3, r3, #4
 800e210:	2b00      	cmp	r3, #0
 800e212:	d05e      	beq.n	800e2d2 <prvProcessReceivedCommands+0x19e>
						{
							xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xMessage.u.xTimerParameters.xMessageValue + pxTimer->xTimerPeriodInTicks, NULL, tmrNO_DELAY );
 800e214:	68ba      	ldr	r2, [r7, #8]
 800e216:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800e218:	699b      	ldr	r3, [r3, #24]
 800e21a:	441a      	add	r2, r3
 800e21c:	2300      	movs	r3, #0
 800e21e:	9300      	str	r3, [sp, #0]
 800e220:	2300      	movs	r3, #0
 800e222:	2100      	movs	r1, #0
 800e224:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 800e226:	f7ff fe05 	bl	800de34 <xTimerGenericCommand>
 800e22a:	6238      	str	r0, [r7, #32]
							configASSERT( xResult );
 800e22c:	6a3b      	ldr	r3, [r7, #32]
 800e22e:	2b00      	cmp	r3, #0
 800e230:	d14f      	bne.n	800e2d2 <prvProcessReceivedCommands+0x19e>
	__asm volatile
 800e232:	f04f 0350 	mov.w	r3, #80	; 0x50
 800e236:	f383 8811 	msr	BASEPRI, r3
 800e23a:	f3bf 8f6f 	isb	sy
 800e23e:	f3bf 8f4f 	dsb	sy
 800e242:	61bb      	str	r3, [r7, #24]
}
 800e244:	bf00      	nop
 800e246:	e7fe      	b.n	800e246 <prvProcessReceivedCommands+0x112>
					break;

				case tmrCOMMAND_STOP :
				case tmrCOMMAND_STOP_FROM_ISR :
					/* The timer has already been removed from the active list. */
					pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 800e248:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800e24a:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 800e24e:	f023 0301 	bic.w	r3, r3, #1
 800e252:	b2da      	uxtb	r2, r3
 800e254:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800e256:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
					break;
 800e25a:	e03a      	b.n	800e2d2 <prvProcessReceivedCommands+0x19e>

				case tmrCOMMAND_CHANGE_PERIOD :
				case tmrCOMMAND_CHANGE_PERIOD_FROM_ISR :
					pxTimer->ucStatus |= tmrSTATUS_IS_ACTIVE;
 800e25c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800e25e:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 800e262:	f043 0301 	orr.w	r3, r3, #1
 800e266:	b2da      	uxtb	r2, r3
 800e268:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800e26a:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
					pxTimer->xTimerPeriodInTicks = xMessage.u.xTimerParameters.xMessageValue;
 800e26e:	68ba      	ldr	r2, [r7, #8]
 800e270:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800e272:	619a      	str	r2, [r3, #24]
					configASSERT( ( pxTimer->xTimerPeriodInTicks > 0 ) );
 800e274:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800e276:	699b      	ldr	r3, [r3, #24]
 800e278:	2b00      	cmp	r3, #0
 800e27a:	d10a      	bne.n	800e292 <prvProcessReceivedCommands+0x15e>
	__asm volatile
 800e27c:	f04f 0350 	mov.w	r3, #80	; 0x50
 800e280:	f383 8811 	msr	BASEPRI, r3
 800e284:	f3bf 8f6f 	isb	sy
 800e288:	f3bf 8f4f 	dsb	sy
 800e28c:	617b      	str	r3, [r7, #20]
}
 800e28e:	bf00      	nop
 800e290:	e7fe      	b.n	800e290 <prvProcessReceivedCommands+0x15c>
					be longer or shorter than the old one.  The command time is
					therefore set to the current time, and as the period cannot
					be zero the next expiry time can only be in the future,
					meaning (unlike for the xTimerStart() case above) there is
					no fail case that needs to be handled here. */
					( void ) prvInsertTimerInActiveList( pxTimer, ( xTimeNow + pxTimer->xTimerPeriodInTicks ), xTimeNow, xTimeNow );
 800e292:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800e294:	699a      	ldr	r2, [r3, #24]
 800e296:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800e298:	18d1      	adds	r1, r2, r3
 800e29a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800e29c:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800e29e:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 800e2a0:	f7ff ff06 	bl	800e0b0 <prvInsertTimerInActiveList>
					break;
 800e2a4:	e015      	b.n	800e2d2 <prvProcessReceivedCommands+0x19e>
					#if ( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
					{
						/* The timer has already been removed from the active list,
						just free up the memory if the memory was dynamically
						allocated. */
						if( ( pxTimer->ucStatus & tmrSTATUS_IS_STATICALLY_ALLOCATED ) == ( uint8_t ) 0 )
 800e2a6:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800e2a8:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 800e2ac:	f003 0302 	and.w	r3, r3, #2
 800e2b0:	2b00      	cmp	r3, #0
 800e2b2:	d103      	bne.n	800e2bc <prvProcessReceivedCommands+0x188>
						{
							vPortFree( pxTimer );
 800e2b4:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 800e2b6:	f7fd fa1b 	bl	800b6f0 <vPortFree>
 800e2ba:	e00a      	b.n	800e2d2 <prvProcessReceivedCommands+0x19e>
						}
						else
						{
							pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 800e2bc:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800e2be:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 800e2c2:	f023 0301 	bic.w	r3, r3, #1
 800e2c6:	b2da      	uxtb	r2, r3
 800e2c8:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800e2ca:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
						no need to free the memory - just mark the timer as
						"not active". */
						pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
					}
					#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
					break;
 800e2ce:	e000      	b.n	800e2d2 <prvProcessReceivedCommands+0x19e>

				default	:
					/* Don't expect to get here. */
					break;
			}
		}
 800e2d0:	bf00      	nop
	while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL ) /*lint !e603 xMessage does not have to be initialised as it is passed out, not in, and it is not used unless xQueueReceive() returns pdTRUE. */
 800e2d2:	4b08      	ldr	r3, [pc, #32]	; (800e2f4 <prvProcessReceivedCommands+0x1c0>)
 800e2d4:	681b      	ldr	r3, [r3, #0]
 800e2d6:	1d39      	adds	r1, r7, #4
 800e2d8:	2200      	movs	r2, #0
 800e2da:	4618      	mov	r0, r3
 800e2dc:	f7fe f9ba 	bl	800c654 <xQueueReceive>
 800e2e0:	4603      	mov	r3, r0
 800e2e2:	2b00      	cmp	r3, #0
 800e2e4:	f47f af2a 	bne.w	800e13c <prvProcessReceivedCommands+0x8>
	}
}
 800e2e8:	bf00      	nop
 800e2ea:	bf00      	nop
 800e2ec:	3730      	adds	r7, #48	; 0x30
 800e2ee:	46bd      	mov	sp, r7
 800e2f0:	bd80      	pop	{r7, pc}
 800e2f2:	bf00      	nop
 800e2f4:	240050e4 	.word	0x240050e4

0800e2f8 <prvSwitchTimerLists>:
/*-----------------------------------------------------------*/

static void prvSwitchTimerLists( void )
{
 800e2f8:	b580      	push	{r7, lr}
 800e2fa:	b088      	sub	sp, #32
 800e2fc:	af02      	add	r7, sp, #8

	/* The tick count has overflowed.  The timer lists must be switched.
	If there are any timers still referenced from the current timer list
	then they must have expired and should be processed before the lists
	are switched. */
	while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
 800e2fe:	e048      	b.n	800e392 <prvSwitchTimerLists+0x9a>
	{
		xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
 800e300:	4b2d      	ldr	r3, [pc, #180]	; (800e3b8 <prvSwitchTimerLists+0xc0>)
 800e302:	681b      	ldr	r3, [r3, #0]
 800e304:	68db      	ldr	r3, [r3, #12]
 800e306:	681b      	ldr	r3, [r3, #0]
 800e308:	613b      	str	r3, [r7, #16]

		/* Remove the timer from the list. */
		pxTimer = ( Timer_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTimerList ); /*lint !e9087 !e9079 void * is used as this macro is used with tasks and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800e30a:	4b2b      	ldr	r3, [pc, #172]	; (800e3b8 <prvSwitchTimerLists+0xc0>)
 800e30c:	681b      	ldr	r3, [r3, #0]
 800e30e:	68db      	ldr	r3, [r3, #12]
 800e310:	68db      	ldr	r3, [r3, #12]
 800e312:	60fb      	str	r3, [r7, #12]
		( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 800e314:	68fb      	ldr	r3, [r7, #12]
 800e316:	3304      	adds	r3, #4
 800e318:	4618      	mov	r0, r3
 800e31a:	f7fd fb91 	bl	800ba40 <uxListRemove>
		traceTIMER_EXPIRED( pxTimer );

		/* Execute its callback, then send a command to restart the timer if
		it is an auto-reload timer.  It cannot be restarted here as the lists
		have not yet been switched. */
		pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 800e31e:	68fb      	ldr	r3, [r7, #12]
 800e320:	6a1b      	ldr	r3, [r3, #32]
 800e322:	68f8      	ldr	r0, [r7, #12]
 800e324:	4798      	blx	r3

		if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 800e326:	68fb      	ldr	r3, [r7, #12]
 800e328:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 800e32c:	f003 0304 	and.w	r3, r3, #4
 800e330:	2b00      	cmp	r3, #0
 800e332:	d02e      	beq.n	800e392 <prvSwitchTimerLists+0x9a>
			the timer going into the same timer list then it has already expired
			and the timer should be re-inserted into the current list so it is
			processed again within this loop.  Otherwise a command should be sent
			to restart the timer to ensure it is only inserted into a list after
			the lists have been swapped. */
			xReloadTime = ( xNextExpireTime + pxTimer->xTimerPeriodInTicks );
 800e334:	68fb      	ldr	r3, [r7, #12]
 800e336:	699b      	ldr	r3, [r3, #24]
 800e338:	693a      	ldr	r2, [r7, #16]
 800e33a:	4413      	add	r3, r2
 800e33c:	60bb      	str	r3, [r7, #8]
			if( xReloadTime > xNextExpireTime )
 800e33e:	68ba      	ldr	r2, [r7, #8]
 800e340:	693b      	ldr	r3, [r7, #16]
 800e342:	429a      	cmp	r2, r3
 800e344:	d90e      	bls.n	800e364 <prvSwitchTimerLists+0x6c>
			{
				listSET_LIST_ITEM_VALUE( &( pxTimer->xTimerListItem ), xReloadTime );
 800e346:	68fb      	ldr	r3, [r7, #12]
 800e348:	68ba      	ldr	r2, [r7, #8]
 800e34a:	605a      	str	r2, [r3, #4]
				listSET_LIST_ITEM_OWNER( &( pxTimer->xTimerListItem ), pxTimer );
 800e34c:	68fb      	ldr	r3, [r7, #12]
 800e34e:	68fa      	ldr	r2, [r7, #12]
 800e350:	611a      	str	r2, [r3, #16]
				vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
 800e352:	4b19      	ldr	r3, [pc, #100]	; (800e3b8 <prvSwitchTimerLists+0xc0>)
 800e354:	681a      	ldr	r2, [r3, #0]
 800e356:	68fb      	ldr	r3, [r7, #12]
 800e358:	3304      	adds	r3, #4
 800e35a:	4619      	mov	r1, r3
 800e35c:	4610      	mov	r0, r2
 800e35e:	f7fd fb36 	bl	800b9ce <vListInsert>
 800e362:	e016      	b.n	800e392 <prvSwitchTimerLists+0x9a>
			}
			else
			{
				xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xNextExpireTime, NULL, tmrNO_DELAY );
 800e364:	2300      	movs	r3, #0
 800e366:	9300      	str	r3, [sp, #0]
 800e368:	2300      	movs	r3, #0
 800e36a:	693a      	ldr	r2, [r7, #16]
 800e36c:	2100      	movs	r1, #0
 800e36e:	68f8      	ldr	r0, [r7, #12]
 800e370:	f7ff fd60 	bl	800de34 <xTimerGenericCommand>
 800e374:	6078      	str	r0, [r7, #4]
				configASSERT( xResult );
 800e376:	687b      	ldr	r3, [r7, #4]
 800e378:	2b00      	cmp	r3, #0
 800e37a:	d10a      	bne.n	800e392 <prvSwitchTimerLists+0x9a>
	__asm volatile
 800e37c:	f04f 0350 	mov.w	r3, #80	; 0x50
 800e380:	f383 8811 	msr	BASEPRI, r3
 800e384:	f3bf 8f6f 	isb	sy
 800e388:	f3bf 8f4f 	dsb	sy
 800e38c:	603b      	str	r3, [r7, #0]
}
 800e38e:	bf00      	nop
 800e390:	e7fe      	b.n	800e390 <prvSwitchTimerLists+0x98>
	while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
 800e392:	4b09      	ldr	r3, [pc, #36]	; (800e3b8 <prvSwitchTimerLists+0xc0>)
 800e394:	681b      	ldr	r3, [r3, #0]
 800e396:	681b      	ldr	r3, [r3, #0]
 800e398:	2b00      	cmp	r3, #0
 800e39a:	d1b1      	bne.n	800e300 <prvSwitchTimerLists+0x8>
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}

	pxTemp = pxCurrentTimerList;
 800e39c:	4b06      	ldr	r3, [pc, #24]	; (800e3b8 <prvSwitchTimerLists+0xc0>)
 800e39e:	681b      	ldr	r3, [r3, #0]
 800e3a0:	617b      	str	r3, [r7, #20]
	pxCurrentTimerList = pxOverflowTimerList;
 800e3a2:	4b06      	ldr	r3, [pc, #24]	; (800e3bc <prvSwitchTimerLists+0xc4>)
 800e3a4:	681b      	ldr	r3, [r3, #0]
 800e3a6:	4a04      	ldr	r2, [pc, #16]	; (800e3b8 <prvSwitchTimerLists+0xc0>)
 800e3a8:	6013      	str	r3, [r2, #0]
	pxOverflowTimerList = pxTemp;
 800e3aa:	4a04      	ldr	r2, [pc, #16]	; (800e3bc <prvSwitchTimerLists+0xc4>)
 800e3ac:	697b      	ldr	r3, [r7, #20]
 800e3ae:	6013      	str	r3, [r2, #0]
}
 800e3b0:	bf00      	nop
 800e3b2:	3718      	adds	r7, #24
 800e3b4:	46bd      	mov	sp, r7
 800e3b6:	bd80      	pop	{r7, pc}
 800e3b8:	240050dc 	.word	0x240050dc
 800e3bc:	240050e0 	.word	0x240050e0

0800e3c0 <prvCheckForValidListAndQueue>:
/*-----------------------------------------------------------*/

static void prvCheckForValidListAndQueue( void )
{
 800e3c0:	b580      	push	{r7, lr}
 800e3c2:	b082      	sub	sp, #8
 800e3c4:	af02      	add	r7, sp, #8
	/* Check that the list from which active timers are referenced, and the
	queue used to communicate with the timer service, have been
	initialised. */
	taskENTER_CRITICAL();
 800e3c6:	f7fd fc95 	bl	800bcf4 <vPortEnterCritical>
	{
		if( xTimerQueue == NULL )
 800e3ca:	4b15      	ldr	r3, [pc, #84]	; (800e420 <prvCheckForValidListAndQueue+0x60>)
 800e3cc:	681b      	ldr	r3, [r3, #0]
 800e3ce:	2b00      	cmp	r3, #0
 800e3d0:	d120      	bne.n	800e414 <prvCheckForValidListAndQueue+0x54>
		{
			vListInitialise( &xActiveTimerList1 );
 800e3d2:	4814      	ldr	r0, [pc, #80]	; (800e424 <prvCheckForValidListAndQueue+0x64>)
 800e3d4:	f7fd faaa 	bl	800b92c <vListInitialise>
			vListInitialise( &xActiveTimerList2 );
 800e3d8:	4813      	ldr	r0, [pc, #76]	; (800e428 <prvCheckForValidListAndQueue+0x68>)
 800e3da:	f7fd faa7 	bl	800b92c <vListInitialise>
			pxCurrentTimerList = &xActiveTimerList1;
 800e3de:	4b13      	ldr	r3, [pc, #76]	; (800e42c <prvCheckForValidListAndQueue+0x6c>)
 800e3e0:	4a10      	ldr	r2, [pc, #64]	; (800e424 <prvCheckForValidListAndQueue+0x64>)
 800e3e2:	601a      	str	r2, [r3, #0]
			pxOverflowTimerList = &xActiveTimerList2;
 800e3e4:	4b12      	ldr	r3, [pc, #72]	; (800e430 <prvCheckForValidListAndQueue+0x70>)
 800e3e6:	4a10      	ldr	r2, [pc, #64]	; (800e428 <prvCheckForValidListAndQueue+0x68>)
 800e3e8:	601a      	str	r2, [r3, #0]
				/* The timer queue is allocated statically in case
				configSUPPORT_DYNAMIC_ALLOCATION is 0. */
				static StaticQueue_t xStaticTimerQueue; /*lint !e956 Ok to declare in this manner to prevent additional conditional compilation guards in other locations. */
				static uint8_t ucStaticTimerQueueStorage[ ( size_t ) configTIMER_QUEUE_LENGTH * sizeof( DaemonTaskMessage_t ) ]; /*lint !e956 Ok to declare in this manner to prevent additional conditional compilation guards in other locations. */

				xTimerQueue = xQueueCreateStatic( ( UBaseType_t ) configTIMER_QUEUE_LENGTH, ( UBaseType_t ) sizeof( DaemonTaskMessage_t ), &( ucStaticTimerQueueStorage[ 0 ] ), &xStaticTimerQueue );
 800e3ea:	2300      	movs	r3, #0
 800e3ec:	9300      	str	r3, [sp, #0]
 800e3ee:	4b11      	ldr	r3, [pc, #68]	; (800e434 <prvCheckForValidListAndQueue+0x74>)
 800e3f0:	4a11      	ldr	r2, [pc, #68]	; (800e438 <prvCheckForValidListAndQueue+0x78>)
 800e3f2:	2110      	movs	r1, #16
 800e3f4:	200a      	movs	r0, #10
 800e3f6:	f7fd fe07 	bl	800c008 <xQueueGenericCreateStatic>
 800e3fa:	4603      	mov	r3, r0
 800e3fc:	4a08      	ldr	r2, [pc, #32]	; (800e420 <prvCheckForValidListAndQueue+0x60>)
 800e3fe:	6013      	str	r3, [r2, #0]
			}
			#endif

			#if ( configQUEUE_REGISTRY_SIZE > 0 )
			{
				if( xTimerQueue != NULL )
 800e400:	4b07      	ldr	r3, [pc, #28]	; (800e420 <prvCheckForValidListAndQueue+0x60>)
 800e402:	681b      	ldr	r3, [r3, #0]
 800e404:	2b00      	cmp	r3, #0
 800e406:	d005      	beq.n	800e414 <prvCheckForValidListAndQueue+0x54>
				{
					vQueueAddToRegistry( xTimerQueue, "TmrQ" );
 800e408:	4b05      	ldr	r3, [pc, #20]	; (800e420 <prvCheckForValidListAndQueue+0x60>)
 800e40a:	681b      	ldr	r3, [r3, #0]
 800e40c:	490b      	ldr	r1, [pc, #44]	; (800e43c <prvCheckForValidListAndQueue+0x7c>)
 800e40e:	4618      	mov	r0, r3
 800e410:	f7fe fc34 	bl	800cc7c <vQueueAddToRegistry>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 800e414:	f7fd fc9e 	bl	800bd54 <vPortExitCritical>
}
 800e418:	bf00      	nop
 800e41a:	46bd      	mov	sp, r7
 800e41c:	bd80      	pop	{r7, pc}
 800e41e:	bf00      	nop
 800e420:	240050e4 	.word	0x240050e4
 800e424:	240050b4 	.word	0x240050b4
 800e428:	240050c8 	.word	0x240050c8
 800e42c:	240050dc 	.word	0x240050dc
 800e430:	240050e0 	.word	0x240050e0
 800e434:	24005190 	.word	0x24005190
 800e438:	240050f0 	.word	0x240050f0
 800e43c:	080129ec 	.word	0x080129ec

0800e440 <__errno>:
 800e440:	4b01      	ldr	r3, [pc, #4]	; (800e448 <__errno+0x8>)
 800e442:	6818      	ldr	r0, [r3, #0]
 800e444:	4770      	bx	lr
 800e446:	bf00      	nop
 800e448:	24000014 	.word	0x24000014

0800e44c <std>:
 800e44c:	2300      	movs	r3, #0
 800e44e:	b510      	push	{r4, lr}
 800e450:	4604      	mov	r4, r0
 800e452:	e9c0 3300 	strd	r3, r3, [r0]
 800e456:	e9c0 3304 	strd	r3, r3, [r0, #16]
 800e45a:	6083      	str	r3, [r0, #8]
 800e45c:	8181      	strh	r1, [r0, #12]
 800e45e:	6643      	str	r3, [r0, #100]	; 0x64
 800e460:	81c2      	strh	r2, [r0, #14]
 800e462:	6183      	str	r3, [r0, #24]
 800e464:	4619      	mov	r1, r3
 800e466:	2208      	movs	r2, #8
 800e468:	305c      	adds	r0, #92	; 0x5c
 800e46a:	f000 f91a 	bl	800e6a2 <memset>
 800e46e:	4b05      	ldr	r3, [pc, #20]	; (800e484 <std+0x38>)
 800e470:	6263      	str	r3, [r4, #36]	; 0x24
 800e472:	4b05      	ldr	r3, [pc, #20]	; (800e488 <std+0x3c>)
 800e474:	62a3      	str	r3, [r4, #40]	; 0x28
 800e476:	4b05      	ldr	r3, [pc, #20]	; (800e48c <std+0x40>)
 800e478:	62e3      	str	r3, [r4, #44]	; 0x2c
 800e47a:	4b05      	ldr	r3, [pc, #20]	; (800e490 <std+0x44>)
 800e47c:	6224      	str	r4, [r4, #32]
 800e47e:	6323      	str	r3, [r4, #48]	; 0x30
 800e480:	bd10      	pop	{r4, pc}
 800e482:	bf00      	nop
 800e484:	0800f2b5 	.word	0x0800f2b5
 800e488:	0800f2d7 	.word	0x0800f2d7
 800e48c:	0800f30f 	.word	0x0800f30f
 800e490:	0800f333 	.word	0x0800f333

0800e494 <_cleanup_r>:
 800e494:	4901      	ldr	r1, [pc, #4]	; (800e49c <_cleanup_r+0x8>)
 800e496:	f000 b8af 	b.w	800e5f8 <_fwalk_reent>
 800e49a:	bf00      	nop
 800e49c:	08010201 	.word	0x08010201

0800e4a0 <__sfmoreglue>:
 800e4a0:	b570      	push	{r4, r5, r6, lr}
 800e4a2:	2268      	movs	r2, #104	; 0x68
 800e4a4:	1e4d      	subs	r5, r1, #1
 800e4a6:	4355      	muls	r5, r2
 800e4a8:	460e      	mov	r6, r1
 800e4aa:	f105 0174 	add.w	r1, r5, #116	; 0x74
 800e4ae:	f000 f921 	bl	800e6f4 <_malloc_r>
 800e4b2:	4604      	mov	r4, r0
 800e4b4:	b140      	cbz	r0, 800e4c8 <__sfmoreglue+0x28>
 800e4b6:	2100      	movs	r1, #0
 800e4b8:	e9c0 1600 	strd	r1, r6, [r0]
 800e4bc:	300c      	adds	r0, #12
 800e4be:	60a0      	str	r0, [r4, #8]
 800e4c0:	f105 0268 	add.w	r2, r5, #104	; 0x68
 800e4c4:	f000 f8ed 	bl	800e6a2 <memset>
 800e4c8:	4620      	mov	r0, r4
 800e4ca:	bd70      	pop	{r4, r5, r6, pc}

0800e4cc <__sfp_lock_acquire>:
 800e4cc:	4801      	ldr	r0, [pc, #4]	; (800e4d4 <__sfp_lock_acquire+0x8>)
 800e4ce:	f000 b8d8 	b.w	800e682 <__retarget_lock_acquire_recursive>
 800e4d2:	bf00      	nop
 800e4d4:	240051e1 	.word	0x240051e1

0800e4d8 <__sfp_lock_release>:
 800e4d8:	4801      	ldr	r0, [pc, #4]	; (800e4e0 <__sfp_lock_release+0x8>)
 800e4da:	f000 b8d3 	b.w	800e684 <__retarget_lock_release_recursive>
 800e4de:	bf00      	nop
 800e4e0:	240051e1 	.word	0x240051e1

0800e4e4 <__sinit_lock_acquire>:
 800e4e4:	4801      	ldr	r0, [pc, #4]	; (800e4ec <__sinit_lock_acquire+0x8>)
 800e4e6:	f000 b8cc 	b.w	800e682 <__retarget_lock_acquire_recursive>
 800e4ea:	bf00      	nop
 800e4ec:	240051e2 	.word	0x240051e2

0800e4f0 <__sinit_lock_release>:
 800e4f0:	4801      	ldr	r0, [pc, #4]	; (800e4f8 <__sinit_lock_release+0x8>)
 800e4f2:	f000 b8c7 	b.w	800e684 <__retarget_lock_release_recursive>
 800e4f6:	bf00      	nop
 800e4f8:	240051e2 	.word	0x240051e2

0800e4fc <__sinit>:
 800e4fc:	b510      	push	{r4, lr}
 800e4fe:	4604      	mov	r4, r0
 800e500:	f7ff fff0 	bl	800e4e4 <__sinit_lock_acquire>
 800e504:	69a3      	ldr	r3, [r4, #24]
 800e506:	b11b      	cbz	r3, 800e510 <__sinit+0x14>
 800e508:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800e50c:	f7ff bff0 	b.w	800e4f0 <__sinit_lock_release>
 800e510:	e9c4 3312 	strd	r3, r3, [r4, #72]	; 0x48
 800e514:	6523      	str	r3, [r4, #80]	; 0x50
 800e516:	4b13      	ldr	r3, [pc, #76]	; (800e564 <__sinit+0x68>)
 800e518:	4a13      	ldr	r2, [pc, #76]	; (800e568 <__sinit+0x6c>)
 800e51a:	681b      	ldr	r3, [r3, #0]
 800e51c:	62a2      	str	r2, [r4, #40]	; 0x28
 800e51e:	42a3      	cmp	r3, r4
 800e520:	bf04      	itt	eq
 800e522:	2301      	moveq	r3, #1
 800e524:	61a3      	streq	r3, [r4, #24]
 800e526:	4620      	mov	r0, r4
 800e528:	f000 f820 	bl	800e56c <__sfp>
 800e52c:	6060      	str	r0, [r4, #4]
 800e52e:	4620      	mov	r0, r4
 800e530:	f000 f81c 	bl	800e56c <__sfp>
 800e534:	60a0      	str	r0, [r4, #8]
 800e536:	4620      	mov	r0, r4
 800e538:	f000 f818 	bl	800e56c <__sfp>
 800e53c:	2200      	movs	r2, #0
 800e53e:	60e0      	str	r0, [r4, #12]
 800e540:	2104      	movs	r1, #4
 800e542:	6860      	ldr	r0, [r4, #4]
 800e544:	f7ff ff82 	bl	800e44c <std>
 800e548:	68a0      	ldr	r0, [r4, #8]
 800e54a:	2201      	movs	r2, #1
 800e54c:	2109      	movs	r1, #9
 800e54e:	f7ff ff7d 	bl	800e44c <std>
 800e552:	68e0      	ldr	r0, [r4, #12]
 800e554:	2202      	movs	r2, #2
 800e556:	2112      	movs	r1, #18
 800e558:	f7ff ff78 	bl	800e44c <std>
 800e55c:	2301      	movs	r3, #1
 800e55e:	61a3      	str	r3, [r4, #24]
 800e560:	e7d2      	b.n	800e508 <__sinit+0xc>
 800e562:	bf00      	nop
 800e564:	08012bb8 	.word	0x08012bb8
 800e568:	0800e495 	.word	0x0800e495

0800e56c <__sfp>:
 800e56c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800e56e:	4607      	mov	r7, r0
 800e570:	f7ff ffac 	bl	800e4cc <__sfp_lock_acquire>
 800e574:	4b1e      	ldr	r3, [pc, #120]	; (800e5f0 <__sfp+0x84>)
 800e576:	681e      	ldr	r6, [r3, #0]
 800e578:	69b3      	ldr	r3, [r6, #24]
 800e57a:	b913      	cbnz	r3, 800e582 <__sfp+0x16>
 800e57c:	4630      	mov	r0, r6
 800e57e:	f7ff ffbd 	bl	800e4fc <__sinit>
 800e582:	3648      	adds	r6, #72	; 0x48
 800e584:	e9d6 3401 	ldrd	r3, r4, [r6, #4]
 800e588:	3b01      	subs	r3, #1
 800e58a:	d503      	bpl.n	800e594 <__sfp+0x28>
 800e58c:	6833      	ldr	r3, [r6, #0]
 800e58e:	b30b      	cbz	r3, 800e5d4 <__sfp+0x68>
 800e590:	6836      	ldr	r6, [r6, #0]
 800e592:	e7f7      	b.n	800e584 <__sfp+0x18>
 800e594:	f9b4 500c 	ldrsh.w	r5, [r4, #12]
 800e598:	b9d5      	cbnz	r5, 800e5d0 <__sfp+0x64>
 800e59a:	4b16      	ldr	r3, [pc, #88]	; (800e5f4 <__sfp+0x88>)
 800e59c:	60e3      	str	r3, [r4, #12]
 800e59e:	f104 0058 	add.w	r0, r4, #88	; 0x58
 800e5a2:	6665      	str	r5, [r4, #100]	; 0x64
 800e5a4:	f000 f86c 	bl	800e680 <__retarget_lock_init_recursive>
 800e5a8:	f7ff ff96 	bl	800e4d8 <__sfp_lock_release>
 800e5ac:	e9c4 5501 	strd	r5, r5, [r4, #4]
 800e5b0:	e9c4 5504 	strd	r5, r5, [r4, #16]
 800e5b4:	6025      	str	r5, [r4, #0]
 800e5b6:	61a5      	str	r5, [r4, #24]
 800e5b8:	2208      	movs	r2, #8
 800e5ba:	4629      	mov	r1, r5
 800e5bc:	f104 005c 	add.w	r0, r4, #92	; 0x5c
 800e5c0:	f000 f86f 	bl	800e6a2 <memset>
 800e5c4:	e9c4 550d 	strd	r5, r5, [r4, #52]	; 0x34
 800e5c8:	e9c4 5512 	strd	r5, r5, [r4, #72]	; 0x48
 800e5cc:	4620      	mov	r0, r4
 800e5ce:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800e5d0:	3468      	adds	r4, #104	; 0x68
 800e5d2:	e7d9      	b.n	800e588 <__sfp+0x1c>
 800e5d4:	2104      	movs	r1, #4
 800e5d6:	4638      	mov	r0, r7
 800e5d8:	f7ff ff62 	bl	800e4a0 <__sfmoreglue>
 800e5dc:	4604      	mov	r4, r0
 800e5de:	6030      	str	r0, [r6, #0]
 800e5e0:	2800      	cmp	r0, #0
 800e5e2:	d1d5      	bne.n	800e590 <__sfp+0x24>
 800e5e4:	f7ff ff78 	bl	800e4d8 <__sfp_lock_release>
 800e5e8:	230c      	movs	r3, #12
 800e5ea:	603b      	str	r3, [r7, #0]
 800e5ec:	e7ee      	b.n	800e5cc <__sfp+0x60>
 800e5ee:	bf00      	nop
 800e5f0:	08012bb8 	.word	0x08012bb8
 800e5f4:	ffff0001 	.word	0xffff0001

0800e5f8 <_fwalk_reent>:
 800e5f8:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800e5fc:	4606      	mov	r6, r0
 800e5fe:	4688      	mov	r8, r1
 800e600:	f100 0448 	add.w	r4, r0, #72	; 0x48
 800e604:	2700      	movs	r7, #0
 800e606:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 800e60a:	f1b9 0901 	subs.w	r9, r9, #1
 800e60e:	d505      	bpl.n	800e61c <_fwalk_reent+0x24>
 800e610:	6824      	ldr	r4, [r4, #0]
 800e612:	2c00      	cmp	r4, #0
 800e614:	d1f7      	bne.n	800e606 <_fwalk_reent+0xe>
 800e616:	4638      	mov	r0, r7
 800e618:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800e61c:	89ab      	ldrh	r3, [r5, #12]
 800e61e:	2b01      	cmp	r3, #1
 800e620:	d907      	bls.n	800e632 <_fwalk_reent+0x3a>
 800e622:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 800e626:	3301      	adds	r3, #1
 800e628:	d003      	beq.n	800e632 <_fwalk_reent+0x3a>
 800e62a:	4629      	mov	r1, r5
 800e62c:	4630      	mov	r0, r6
 800e62e:	47c0      	blx	r8
 800e630:	4307      	orrs	r7, r0
 800e632:	3568      	adds	r5, #104	; 0x68
 800e634:	e7e9      	b.n	800e60a <_fwalk_reent+0x12>
	...

0800e638 <__libc_init_array>:
 800e638:	b570      	push	{r4, r5, r6, lr}
 800e63a:	4d0d      	ldr	r5, [pc, #52]	; (800e670 <__libc_init_array+0x38>)
 800e63c:	4c0d      	ldr	r4, [pc, #52]	; (800e674 <__libc_init_array+0x3c>)
 800e63e:	1b64      	subs	r4, r4, r5
 800e640:	10a4      	asrs	r4, r4, #2
 800e642:	2600      	movs	r6, #0
 800e644:	42a6      	cmp	r6, r4
 800e646:	d109      	bne.n	800e65c <__libc_init_array+0x24>
 800e648:	4d0b      	ldr	r5, [pc, #44]	; (800e678 <__libc_init_array+0x40>)
 800e64a:	4c0c      	ldr	r4, [pc, #48]	; (800e67c <__libc_init_array+0x44>)
 800e64c:	f003 fe62 	bl	8012314 <_init>
 800e650:	1b64      	subs	r4, r4, r5
 800e652:	10a4      	asrs	r4, r4, #2
 800e654:	2600      	movs	r6, #0
 800e656:	42a6      	cmp	r6, r4
 800e658:	d105      	bne.n	800e666 <__libc_init_array+0x2e>
 800e65a:	bd70      	pop	{r4, r5, r6, pc}
 800e65c:	f855 3b04 	ldr.w	r3, [r5], #4
 800e660:	4798      	blx	r3
 800e662:	3601      	adds	r6, #1
 800e664:	e7ee      	b.n	800e644 <__libc_init_array+0xc>
 800e666:	f855 3b04 	ldr.w	r3, [r5], #4
 800e66a:	4798      	blx	r3
 800e66c:	3601      	adds	r6, #1
 800e66e:	e7f2      	b.n	800e656 <__libc_init_array+0x1e>
 800e670:	08013188 	.word	0x08013188
 800e674:	08013188 	.word	0x08013188
 800e678:	08013188 	.word	0x08013188
 800e67c:	0801318c 	.word	0x0801318c

0800e680 <__retarget_lock_init_recursive>:
 800e680:	4770      	bx	lr

0800e682 <__retarget_lock_acquire_recursive>:
 800e682:	4770      	bx	lr

0800e684 <__retarget_lock_release_recursive>:
 800e684:	4770      	bx	lr

0800e686 <memcpy>:
 800e686:	440a      	add	r2, r1
 800e688:	4291      	cmp	r1, r2
 800e68a:	f100 33ff 	add.w	r3, r0, #4294967295
 800e68e:	d100      	bne.n	800e692 <memcpy+0xc>
 800e690:	4770      	bx	lr
 800e692:	b510      	push	{r4, lr}
 800e694:	f811 4b01 	ldrb.w	r4, [r1], #1
 800e698:	f803 4f01 	strb.w	r4, [r3, #1]!
 800e69c:	4291      	cmp	r1, r2
 800e69e:	d1f9      	bne.n	800e694 <memcpy+0xe>
 800e6a0:	bd10      	pop	{r4, pc}

0800e6a2 <memset>:
 800e6a2:	4402      	add	r2, r0
 800e6a4:	4603      	mov	r3, r0
 800e6a6:	4293      	cmp	r3, r2
 800e6a8:	d100      	bne.n	800e6ac <memset+0xa>
 800e6aa:	4770      	bx	lr
 800e6ac:	f803 1b01 	strb.w	r1, [r3], #1
 800e6b0:	e7f9      	b.n	800e6a6 <memset+0x4>
	...

0800e6b4 <sbrk_aligned>:
 800e6b4:	b570      	push	{r4, r5, r6, lr}
 800e6b6:	4e0e      	ldr	r6, [pc, #56]	; (800e6f0 <sbrk_aligned+0x3c>)
 800e6b8:	460c      	mov	r4, r1
 800e6ba:	6831      	ldr	r1, [r6, #0]
 800e6bc:	4605      	mov	r5, r0
 800e6be:	b911      	cbnz	r1, 800e6c6 <sbrk_aligned+0x12>
 800e6c0:	f000 fdc8 	bl	800f254 <_sbrk_r>
 800e6c4:	6030      	str	r0, [r6, #0]
 800e6c6:	4621      	mov	r1, r4
 800e6c8:	4628      	mov	r0, r5
 800e6ca:	f000 fdc3 	bl	800f254 <_sbrk_r>
 800e6ce:	1c43      	adds	r3, r0, #1
 800e6d0:	d00a      	beq.n	800e6e8 <sbrk_aligned+0x34>
 800e6d2:	1cc4      	adds	r4, r0, #3
 800e6d4:	f024 0403 	bic.w	r4, r4, #3
 800e6d8:	42a0      	cmp	r0, r4
 800e6da:	d007      	beq.n	800e6ec <sbrk_aligned+0x38>
 800e6dc:	1a21      	subs	r1, r4, r0
 800e6de:	4628      	mov	r0, r5
 800e6e0:	f000 fdb8 	bl	800f254 <_sbrk_r>
 800e6e4:	3001      	adds	r0, #1
 800e6e6:	d101      	bne.n	800e6ec <sbrk_aligned+0x38>
 800e6e8:	f04f 34ff 	mov.w	r4, #4294967295
 800e6ec:	4620      	mov	r0, r4
 800e6ee:	bd70      	pop	{r4, r5, r6, pc}
 800e6f0:	240051e8 	.word	0x240051e8

0800e6f4 <_malloc_r>:
 800e6f4:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800e6f8:	1ccd      	adds	r5, r1, #3
 800e6fa:	f025 0503 	bic.w	r5, r5, #3
 800e6fe:	3508      	adds	r5, #8
 800e700:	2d0c      	cmp	r5, #12
 800e702:	bf38      	it	cc
 800e704:	250c      	movcc	r5, #12
 800e706:	2d00      	cmp	r5, #0
 800e708:	4607      	mov	r7, r0
 800e70a:	db01      	blt.n	800e710 <_malloc_r+0x1c>
 800e70c:	42a9      	cmp	r1, r5
 800e70e:	d905      	bls.n	800e71c <_malloc_r+0x28>
 800e710:	230c      	movs	r3, #12
 800e712:	603b      	str	r3, [r7, #0]
 800e714:	2600      	movs	r6, #0
 800e716:	4630      	mov	r0, r6
 800e718:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800e71c:	4e2e      	ldr	r6, [pc, #184]	; (800e7d8 <_malloc_r+0xe4>)
 800e71e:	f001 fe2f 	bl	8010380 <__malloc_lock>
 800e722:	6833      	ldr	r3, [r6, #0]
 800e724:	461c      	mov	r4, r3
 800e726:	bb34      	cbnz	r4, 800e776 <_malloc_r+0x82>
 800e728:	4629      	mov	r1, r5
 800e72a:	4638      	mov	r0, r7
 800e72c:	f7ff ffc2 	bl	800e6b4 <sbrk_aligned>
 800e730:	1c43      	adds	r3, r0, #1
 800e732:	4604      	mov	r4, r0
 800e734:	d14d      	bne.n	800e7d2 <_malloc_r+0xde>
 800e736:	6834      	ldr	r4, [r6, #0]
 800e738:	4626      	mov	r6, r4
 800e73a:	2e00      	cmp	r6, #0
 800e73c:	d140      	bne.n	800e7c0 <_malloc_r+0xcc>
 800e73e:	6823      	ldr	r3, [r4, #0]
 800e740:	4631      	mov	r1, r6
 800e742:	4638      	mov	r0, r7
 800e744:	eb04 0803 	add.w	r8, r4, r3
 800e748:	f000 fd84 	bl	800f254 <_sbrk_r>
 800e74c:	4580      	cmp	r8, r0
 800e74e:	d13a      	bne.n	800e7c6 <_malloc_r+0xd2>
 800e750:	6821      	ldr	r1, [r4, #0]
 800e752:	3503      	adds	r5, #3
 800e754:	1a6d      	subs	r5, r5, r1
 800e756:	f025 0503 	bic.w	r5, r5, #3
 800e75a:	3508      	adds	r5, #8
 800e75c:	2d0c      	cmp	r5, #12
 800e75e:	bf38      	it	cc
 800e760:	250c      	movcc	r5, #12
 800e762:	4629      	mov	r1, r5
 800e764:	4638      	mov	r0, r7
 800e766:	f7ff ffa5 	bl	800e6b4 <sbrk_aligned>
 800e76a:	3001      	adds	r0, #1
 800e76c:	d02b      	beq.n	800e7c6 <_malloc_r+0xd2>
 800e76e:	6823      	ldr	r3, [r4, #0]
 800e770:	442b      	add	r3, r5
 800e772:	6023      	str	r3, [r4, #0]
 800e774:	e00e      	b.n	800e794 <_malloc_r+0xa0>
 800e776:	6822      	ldr	r2, [r4, #0]
 800e778:	1b52      	subs	r2, r2, r5
 800e77a:	d41e      	bmi.n	800e7ba <_malloc_r+0xc6>
 800e77c:	2a0b      	cmp	r2, #11
 800e77e:	d916      	bls.n	800e7ae <_malloc_r+0xba>
 800e780:	1961      	adds	r1, r4, r5
 800e782:	42a3      	cmp	r3, r4
 800e784:	6025      	str	r5, [r4, #0]
 800e786:	bf18      	it	ne
 800e788:	6059      	strne	r1, [r3, #4]
 800e78a:	6863      	ldr	r3, [r4, #4]
 800e78c:	bf08      	it	eq
 800e78e:	6031      	streq	r1, [r6, #0]
 800e790:	5162      	str	r2, [r4, r5]
 800e792:	604b      	str	r3, [r1, #4]
 800e794:	4638      	mov	r0, r7
 800e796:	f104 060b 	add.w	r6, r4, #11
 800e79a:	f001 fdf7 	bl	801038c <__malloc_unlock>
 800e79e:	f026 0607 	bic.w	r6, r6, #7
 800e7a2:	1d23      	adds	r3, r4, #4
 800e7a4:	1af2      	subs	r2, r6, r3
 800e7a6:	d0b6      	beq.n	800e716 <_malloc_r+0x22>
 800e7a8:	1b9b      	subs	r3, r3, r6
 800e7aa:	50a3      	str	r3, [r4, r2]
 800e7ac:	e7b3      	b.n	800e716 <_malloc_r+0x22>
 800e7ae:	6862      	ldr	r2, [r4, #4]
 800e7b0:	42a3      	cmp	r3, r4
 800e7b2:	bf0c      	ite	eq
 800e7b4:	6032      	streq	r2, [r6, #0]
 800e7b6:	605a      	strne	r2, [r3, #4]
 800e7b8:	e7ec      	b.n	800e794 <_malloc_r+0xa0>
 800e7ba:	4623      	mov	r3, r4
 800e7bc:	6864      	ldr	r4, [r4, #4]
 800e7be:	e7b2      	b.n	800e726 <_malloc_r+0x32>
 800e7c0:	4634      	mov	r4, r6
 800e7c2:	6876      	ldr	r6, [r6, #4]
 800e7c4:	e7b9      	b.n	800e73a <_malloc_r+0x46>
 800e7c6:	230c      	movs	r3, #12
 800e7c8:	603b      	str	r3, [r7, #0]
 800e7ca:	4638      	mov	r0, r7
 800e7cc:	f001 fdde 	bl	801038c <__malloc_unlock>
 800e7d0:	e7a1      	b.n	800e716 <_malloc_r+0x22>
 800e7d2:	6025      	str	r5, [r4, #0]
 800e7d4:	e7de      	b.n	800e794 <_malloc_r+0xa0>
 800e7d6:	bf00      	nop
 800e7d8:	240051e4 	.word	0x240051e4

0800e7dc <__cvt>:
 800e7dc:	b5f0      	push	{r4, r5, r6, r7, lr}
 800e7de:	ed2d 8b02 	vpush	{d8}
 800e7e2:	eeb0 8b40 	vmov.f64	d8, d0
 800e7e6:	b085      	sub	sp, #20
 800e7e8:	4617      	mov	r7, r2
 800e7ea:	9d0d      	ldr	r5, [sp, #52]	; 0x34
 800e7ec:	9e0c      	ldr	r6, [sp, #48]	; 0x30
 800e7ee:	ee18 2a90 	vmov	r2, s17
 800e7f2:	f025 0520 	bic.w	r5, r5, #32
 800e7f6:	2a00      	cmp	r2, #0
 800e7f8:	bfb6      	itet	lt
 800e7fa:	222d      	movlt	r2, #45	; 0x2d
 800e7fc:	2200      	movge	r2, #0
 800e7fe:	eeb1 8b40 	vneglt.f64	d8, d0
 800e802:	2d46      	cmp	r5, #70	; 0x46
 800e804:	460c      	mov	r4, r1
 800e806:	701a      	strb	r2, [r3, #0]
 800e808:	d004      	beq.n	800e814 <__cvt+0x38>
 800e80a:	2d45      	cmp	r5, #69	; 0x45
 800e80c:	d100      	bne.n	800e810 <__cvt+0x34>
 800e80e:	3401      	adds	r4, #1
 800e810:	2102      	movs	r1, #2
 800e812:	e000      	b.n	800e816 <__cvt+0x3a>
 800e814:	2103      	movs	r1, #3
 800e816:	ab03      	add	r3, sp, #12
 800e818:	9301      	str	r3, [sp, #4]
 800e81a:	ab02      	add	r3, sp, #8
 800e81c:	9300      	str	r3, [sp, #0]
 800e81e:	4622      	mov	r2, r4
 800e820:	4633      	mov	r3, r6
 800e822:	eeb0 0b48 	vmov.f64	d0, d8
 800e826:	f000 fef7 	bl	800f618 <_dtoa_r>
 800e82a:	2d47      	cmp	r5, #71	; 0x47
 800e82c:	d101      	bne.n	800e832 <__cvt+0x56>
 800e82e:	07fb      	lsls	r3, r7, #31
 800e830:	d51a      	bpl.n	800e868 <__cvt+0x8c>
 800e832:	2d46      	cmp	r5, #70	; 0x46
 800e834:	eb00 0204 	add.w	r2, r0, r4
 800e838:	d10c      	bne.n	800e854 <__cvt+0x78>
 800e83a:	7803      	ldrb	r3, [r0, #0]
 800e83c:	2b30      	cmp	r3, #48	; 0x30
 800e83e:	d107      	bne.n	800e850 <__cvt+0x74>
 800e840:	eeb5 8b40 	vcmp.f64	d8, #0.0
 800e844:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800e848:	bf1c      	itt	ne
 800e84a:	f1c4 0401 	rsbne	r4, r4, #1
 800e84e:	6034      	strne	r4, [r6, #0]
 800e850:	6833      	ldr	r3, [r6, #0]
 800e852:	441a      	add	r2, r3
 800e854:	eeb5 8b40 	vcmp.f64	d8, #0.0
 800e858:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800e85c:	bf08      	it	eq
 800e85e:	9203      	streq	r2, [sp, #12]
 800e860:	2130      	movs	r1, #48	; 0x30
 800e862:	9b03      	ldr	r3, [sp, #12]
 800e864:	4293      	cmp	r3, r2
 800e866:	d307      	bcc.n	800e878 <__cvt+0x9c>
 800e868:	9b03      	ldr	r3, [sp, #12]
 800e86a:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 800e86c:	1a1b      	subs	r3, r3, r0
 800e86e:	6013      	str	r3, [r2, #0]
 800e870:	b005      	add	sp, #20
 800e872:	ecbd 8b02 	vpop	{d8}
 800e876:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800e878:	1c5c      	adds	r4, r3, #1
 800e87a:	9403      	str	r4, [sp, #12]
 800e87c:	7019      	strb	r1, [r3, #0]
 800e87e:	e7f0      	b.n	800e862 <__cvt+0x86>

0800e880 <__exponent>:
 800e880:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800e882:	4603      	mov	r3, r0
 800e884:	2900      	cmp	r1, #0
 800e886:	bfb8      	it	lt
 800e888:	4249      	neglt	r1, r1
 800e88a:	f803 2b02 	strb.w	r2, [r3], #2
 800e88e:	bfb4      	ite	lt
 800e890:	222d      	movlt	r2, #45	; 0x2d
 800e892:	222b      	movge	r2, #43	; 0x2b
 800e894:	2909      	cmp	r1, #9
 800e896:	7042      	strb	r2, [r0, #1]
 800e898:	dd2a      	ble.n	800e8f0 <__exponent+0x70>
 800e89a:	f10d 0407 	add.w	r4, sp, #7
 800e89e:	46a4      	mov	ip, r4
 800e8a0:	270a      	movs	r7, #10
 800e8a2:	46a6      	mov	lr, r4
 800e8a4:	460a      	mov	r2, r1
 800e8a6:	fb91 f6f7 	sdiv	r6, r1, r7
 800e8aa:	fb07 1516 	mls	r5, r7, r6, r1
 800e8ae:	3530      	adds	r5, #48	; 0x30
 800e8b0:	2a63      	cmp	r2, #99	; 0x63
 800e8b2:	f104 34ff 	add.w	r4, r4, #4294967295
 800e8b6:	f80e 5c01 	strb.w	r5, [lr, #-1]
 800e8ba:	4631      	mov	r1, r6
 800e8bc:	dcf1      	bgt.n	800e8a2 <__exponent+0x22>
 800e8be:	3130      	adds	r1, #48	; 0x30
 800e8c0:	f1ae 0502 	sub.w	r5, lr, #2
 800e8c4:	f804 1c01 	strb.w	r1, [r4, #-1]
 800e8c8:	1c44      	adds	r4, r0, #1
 800e8ca:	4629      	mov	r1, r5
 800e8cc:	4561      	cmp	r1, ip
 800e8ce:	d30a      	bcc.n	800e8e6 <__exponent+0x66>
 800e8d0:	f10d 0209 	add.w	r2, sp, #9
 800e8d4:	eba2 020e 	sub.w	r2, r2, lr
 800e8d8:	4565      	cmp	r5, ip
 800e8da:	bf88      	it	hi
 800e8dc:	2200      	movhi	r2, #0
 800e8de:	4413      	add	r3, r2
 800e8e0:	1a18      	subs	r0, r3, r0
 800e8e2:	b003      	add	sp, #12
 800e8e4:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800e8e6:	f811 2b01 	ldrb.w	r2, [r1], #1
 800e8ea:	f804 2f01 	strb.w	r2, [r4, #1]!
 800e8ee:	e7ed      	b.n	800e8cc <__exponent+0x4c>
 800e8f0:	2330      	movs	r3, #48	; 0x30
 800e8f2:	3130      	adds	r1, #48	; 0x30
 800e8f4:	7083      	strb	r3, [r0, #2]
 800e8f6:	70c1      	strb	r1, [r0, #3]
 800e8f8:	1d03      	adds	r3, r0, #4
 800e8fa:	e7f1      	b.n	800e8e0 <__exponent+0x60>
 800e8fc:	0000      	movs	r0, r0
	...

0800e900 <_printf_float>:
 800e900:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800e904:	b08b      	sub	sp, #44	; 0x2c
 800e906:	460c      	mov	r4, r1
 800e908:	f8dd 8050 	ldr.w	r8, [sp, #80]	; 0x50
 800e90c:	4616      	mov	r6, r2
 800e90e:	461f      	mov	r7, r3
 800e910:	4605      	mov	r5, r0
 800e912:	f001 fcb1 	bl	8010278 <_localeconv_r>
 800e916:	f8d0 b000 	ldr.w	fp, [r0]
 800e91a:	4658      	mov	r0, fp
 800e91c:	f7f1 fce0 	bl	80002e0 <strlen>
 800e920:	2300      	movs	r3, #0
 800e922:	9308      	str	r3, [sp, #32]
 800e924:	f8d8 3000 	ldr.w	r3, [r8]
 800e928:	f894 9018 	ldrb.w	r9, [r4, #24]
 800e92c:	6822      	ldr	r2, [r4, #0]
 800e92e:	3307      	adds	r3, #7
 800e930:	f023 0307 	bic.w	r3, r3, #7
 800e934:	f103 0108 	add.w	r1, r3, #8
 800e938:	f8c8 1000 	str.w	r1, [r8]
 800e93c:	4682      	mov	sl, r0
 800e93e:	e9d3 0100 	ldrd	r0, r1, [r3]
 800e942:	e9c4 0112 	strd	r0, r1, [r4, #72]	; 0x48
 800e946:	ed9f 7b98 	vldr	d7, [pc, #608]	; 800eba8 <_printf_float+0x2a8>
 800e94a:	ed94 0b12 	vldr	d0, [r4, #72]	; 0x48
 800e94e:	eeb0 6bc0 	vabs.f64	d6, d0
 800e952:	eeb4 6b47 	vcmp.f64	d6, d7
 800e956:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800e95a:	dd24      	ble.n	800e9a6 <_printf_float+0xa6>
 800e95c:	eeb5 0bc0 	vcmpe.f64	d0, #0.0
 800e960:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800e964:	d502      	bpl.n	800e96c <_printf_float+0x6c>
 800e966:	232d      	movs	r3, #45	; 0x2d
 800e968:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 800e96c:	4b90      	ldr	r3, [pc, #576]	; (800ebb0 <_printf_float+0x2b0>)
 800e96e:	4891      	ldr	r0, [pc, #580]	; (800ebb4 <_printf_float+0x2b4>)
 800e970:	f1b9 0f47 	cmp.w	r9, #71	; 0x47
 800e974:	bf94      	ite	ls
 800e976:	4698      	movls	r8, r3
 800e978:	4680      	movhi	r8, r0
 800e97a:	2303      	movs	r3, #3
 800e97c:	6123      	str	r3, [r4, #16]
 800e97e:	f022 0204 	bic.w	r2, r2, #4
 800e982:	2300      	movs	r3, #0
 800e984:	6022      	str	r2, [r4, #0]
 800e986:	9304      	str	r3, [sp, #16]
 800e988:	9700      	str	r7, [sp, #0]
 800e98a:	4633      	mov	r3, r6
 800e98c:	aa09      	add	r2, sp, #36	; 0x24
 800e98e:	4621      	mov	r1, r4
 800e990:	4628      	mov	r0, r5
 800e992:	f000 f9d3 	bl	800ed3c <_printf_common>
 800e996:	3001      	adds	r0, #1
 800e998:	f040 808a 	bne.w	800eab0 <_printf_float+0x1b0>
 800e99c:	f04f 30ff 	mov.w	r0, #4294967295
 800e9a0:	b00b      	add	sp, #44	; 0x2c
 800e9a2:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800e9a6:	eeb4 0b40 	vcmp.f64	d0, d0
 800e9aa:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800e9ae:	d709      	bvc.n	800e9c4 <_printf_float+0xc4>
 800e9b0:	ee10 3a90 	vmov	r3, s1
 800e9b4:	2b00      	cmp	r3, #0
 800e9b6:	bfbc      	itt	lt
 800e9b8:	232d      	movlt	r3, #45	; 0x2d
 800e9ba:	f884 3043 	strblt.w	r3, [r4, #67]	; 0x43
 800e9be:	487e      	ldr	r0, [pc, #504]	; (800ebb8 <_printf_float+0x2b8>)
 800e9c0:	4b7e      	ldr	r3, [pc, #504]	; (800ebbc <_printf_float+0x2bc>)
 800e9c2:	e7d5      	b.n	800e970 <_printf_float+0x70>
 800e9c4:	6863      	ldr	r3, [r4, #4]
 800e9c6:	f009 01df 	and.w	r1, r9, #223	; 0xdf
 800e9ca:	9104      	str	r1, [sp, #16]
 800e9cc:	1c59      	adds	r1, r3, #1
 800e9ce:	d13c      	bne.n	800ea4a <_printf_float+0x14a>
 800e9d0:	2306      	movs	r3, #6
 800e9d2:	6063      	str	r3, [r4, #4]
 800e9d4:	2300      	movs	r3, #0
 800e9d6:	9303      	str	r3, [sp, #12]
 800e9d8:	ab08      	add	r3, sp, #32
 800e9da:	e9cd 9301 	strd	r9, r3, [sp, #4]
 800e9de:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 800e9e2:	ab07      	add	r3, sp, #28
 800e9e4:	6861      	ldr	r1, [r4, #4]
 800e9e6:	9300      	str	r3, [sp, #0]
 800e9e8:	6022      	str	r2, [r4, #0]
 800e9ea:	f10d 031b 	add.w	r3, sp, #27
 800e9ee:	4628      	mov	r0, r5
 800e9f0:	f7ff fef4 	bl	800e7dc <__cvt>
 800e9f4:	9b04      	ldr	r3, [sp, #16]
 800e9f6:	9907      	ldr	r1, [sp, #28]
 800e9f8:	2b47      	cmp	r3, #71	; 0x47
 800e9fa:	4680      	mov	r8, r0
 800e9fc:	d108      	bne.n	800ea10 <_printf_float+0x110>
 800e9fe:	1cc8      	adds	r0, r1, #3
 800ea00:	db02      	blt.n	800ea08 <_printf_float+0x108>
 800ea02:	6863      	ldr	r3, [r4, #4]
 800ea04:	4299      	cmp	r1, r3
 800ea06:	dd41      	ble.n	800ea8c <_printf_float+0x18c>
 800ea08:	f1a9 0902 	sub.w	r9, r9, #2
 800ea0c:	fa5f f989 	uxtb.w	r9, r9
 800ea10:	f1b9 0f65 	cmp.w	r9, #101	; 0x65
 800ea14:	d820      	bhi.n	800ea58 <_printf_float+0x158>
 800ea16:	3901      	subs	r1, #1
 800ea18:	464a      	mov	r2, r9
 800ea1a:	f104 0050 	add.w	r0, r4, #80	; 0x50
 800ea1e:	9107      	str	r1, [sp, #28]
 800ea20:	f7ff ff2e 	bl	800e880 <__exponent>
 800ea24:	9a08      	ldr	r2, [sp, #32]
 800ea26:	9004      	str	r0, [sp, #16]
 800ea28:	1813      	adds	r3, r2, r0
 800ea2a:	2a01      	cmp	r2, #1
 800ea2c:	6123      	str	r3, [r4, #16]
 800ea2e:	dc02      	bgt.n	800ea36 <_printf_float+0x136>
 800ea30:	6822      	ldr	r2, [r4, #0]
 800ea32:	07d2      	lsls	r2, r2, #31
 800ea34:	d501      	bpl.n	800ea3a <_printf_float+0x13a>
 800ea36:	3301      	adds	r3, #1
 800ea38:	6123      	str	r3, [r4, #16]
 800ea3a:	f89d 301b 	ldrb.w	r3, [sp, #27]
 800ea3e:	2b00      	cmp	r3, #0
 800ea40:	d0a2      	beq.n	800e988 <_printf_float+0x88>
 800ea42:	232d      	movs	r3, #45	; 0x2d
 800ea44:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 800ea48:	e79e      	b.n	800e988 <_printf_float+0x88>
 800ea4a:	9904      	ldr	r1, [sp, #16]
 800ea4c:	2947      	cmp	r1, #71	; 0x47
 800ea4e:	d1c1      	bne.n	800e9d4 <_printf_float+0xd4>
 800ea50:	2b00      	cmp	r3, #0
 800ea52:	d1bf      	bne.n	800e9d4 <_printf_float+0xd4>
 800ea54:	2301      	movs	r3, #1
 800ea56:	e7bc      	b.n	800e9d2 <_printf_float+0xd2>
 800ea58:	f1b9 0f66 	cmp.w	r9, #102	; 0x66
 800ea5c:	d118      	bne.n	800ea90 <_printf_float+0x190>
 800ea5e:	2900      	cmp	r1, #0
 800ea60:	6863      	ldr	r3, [r4, #4]
 800ea62:	dd0b      	ble.n	800ea7c <_printf_float+0x17c>
 800ea64:	6121      	str	r1, [r4, #16]
 800ea66:	b913      	cbnz	r3, 800ea6e <_printf_float+0x16e>
 800ea68:	6822      	ldr	r2, [r4, #0]
 800ea6a:	07d0      	lsls	r0, r2, #31
 800ea6c:	d502      	bpl.n	800ea74 <_printf_float+0x174>
 800ea6e:	3301      	adds	r3, #1
 800ea70:	440b      	add	r3, r1
 800ea72:	6123      	str	r3, [r4, #16]
 800ea74:	2300      	movs	r3, #0
 800ea76:	65a1      	str	r1, [r4, #88]	; 0x58
 800ea78:	9304      	str	r3, [sp, #16]
 800ea7a:	e7de      	b.n	800ea3a <_printf_float+0x13a>
 800ea7c:	b913      	cbnz	r3, 800ea84 <_printf_float+0x184>
 800ea7e:	6822      	ldr	r2, [r4, #0]
 800ea80:	07d2      	lsls	r2, r2, #31
 800ea82:	d501      	bpl.n	800ea88 <_printf_float+0x188>
 800ea84:	3302      	adds	r3, #2
 800ea86:	e7f4      	b.n	800ea72 <_printf_float+0x172>
 800ea88:	2301      	movs	r3, #1
 800ea8a:	e7f2      	b.n	800ea72 <_printf_float+0x172>
 800ea8c:	f04f 0967 	mov.w	r9, #103	; 0x67
 800ea90:	9b08      	ldr	r3, [sp, #32]
 800ea92:	4299      	cmp	r1, r3
 800ea94:	db05      	blt.n	800eaa2 <_printf_float+0x1a2>
 800ea96:	6823      	ldr	r3, [r4, #0]
 800ea98:	6121      	str	r1, [r4, #16]
 800ea9a:	07d8      	lsls	r0, r3, #31
 800ea9c:	d5ea      	bpl.n	800ea74 <_printf_float+0x174>
 800ea9e:	1c4b      	adds	r3, r1, #1
 800eaa0:	e7e7      	b.n	800ea72 <_printf_float+0x172>
 800eaa2:	2900      	cmp	r1, #0
 800eaa4:	bfd4      	ite	le
 800eaa6:	f1c1 0202 	rsble	r2, r1, #2
 800eaaa:	2201      	movgt	r2, #1
 800eaac:	4413      	add	r3, r2
 800eaae:	e7e0      	b.n	800ea72 <_printf_float+0x172>
 800eab0:	6823      	ldr	r3, [r4, #0]
 800eab2:	055a      	lsls	r2, r3, #21
 800eab4:	d407      	bmi.n	800eac6 <_printf_float+0x1c6>
 800eab6:	6923      	ldr	r3, [r4, #16]
 800eab8:	4642      	mov	r2, r8
 800eaba:	4631      	mov	r1, r6
 800eabc:	4628      	mov	r0, r5
 800eabe:	47b8      	blx	r7
 800eac0:	3001      	adds	r0, #1
 800eac2:	d12a      	bne.n	800eb1a <_printf_float+0x21a>
 800eac4:	e76a      	b.n	800e99c <_printf_float+0x9c>
 800eac6:	f1b9 0f65 	cmp.w	r9, #101	; 0x65
 800eaca:	f240 80e2 	bls.w	800ec92 <_printf_float+0x392>
 800eace:	ed94 7b12 	vldr	d7, [r4, #72]	; 0x48
 800ead2:	eeb5 7b40 	vcmp.f64	d7, #0.0
 800ead6:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800eada:	d133      	bne.n	800eb44 <_printf_float+0x244>
 800eadc:	4a38      	ldr	r2, [pc, #224]	; (800ebc0 <_printf_float+0x2c0>)
 800eade:	2301      	movs	r3, #1
 800eae0:	4631      	mov	r1, r6
 800eae2:	4628      	mov	r0, r5
 800eae4:	47b8      	blx	r7
 800eae6:	3001      	adds	r0, #1
 800eae8:	f43f af58 	beq.w	800e99c <_printf_float+0x9c>
 800eaec:	e9dd 2307 	ldrd	r2, r3, [sp, #28]
 800eaf0:	429a      	cmp	r2, r3
 800eaf2:	db02      	blt.n	800eafa <_printf_float+0x1fa>
 800eaf4:	6823      	ldr	r3, [r4, #0]
 800eaf6:	07d8      	lsls	r0, r3, #31
 800eaf8:	d50f      	bpl.n	800eb1a <_printf_float+0x21a>
 800eafa:	4653      	mov	r3, sl
 800eafc:	465a      	mov	r2, fp
 800eafe:	4631      	mov	r1, r6
 800eb00:	4628      	mov	r0, r5
 800eb02:	47b8      	blx	r7
 800eb04:	3001      	adds	r0, #1
 800eb06:	f43f af49 	beq.w	800e99c <_printf_float+0x9c>
 800eb0a:	f04f 0800 	mov.w	r8, #0
 800eb0e:	f104 091a 	add.w	r9, r4, #26
 800eb12:	9b08      	ldr	r3, [sp, #32]
 800eb14:	3b01      	subs	r3, #1
 800eb16:	4543      	cmp	r3, r8
 800eb18:	dc09      	bgt.n	800eb2e <_printf_float+0x22e>
 800eb1a:	6823      	ldr	r3, [r4, #0]
 800eb1c:	079b      	lsls	r3, r3, #30
 800eb1e:	f100 8108 	bmi.w	800ed32 <_printf_float+0x432>
 800eb22:	68e0      	ldr	r0, [r4, #12]
 800eb24:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800eb26:	4298      	cmp	r0, r3
 800eb28:	bfb8      	it	lt
 800eb2a:	4618      	movlt	r0, r3
 800eb2c:	e738      	b.n	800e9a0 <_printf_float+0xa0>
 800eb2e:	2301      	movs	r3, #1
 800eb30:	464a      	mov	r2, r9
 800eb32:	4631      	mov	r1, r6
 800eb34:	4628      	mov	r0, r5
 800eb36:	47b8      	blx	r7
 800eb38:	3001      	adds	r0, #1
 800eb3a:	f43f af2f 	beq.w	800e99c <_printf_float+0x9c>
 800eb3e:	f108 0801 	add.w	r8, r8, #1
 800eb42:	e7e6      	b.n	800eb12 <_printf_float+0x212>
 800eb44:	9b07      	ldr	r3, [sp, #28]
 800eb46:	2b00      	cmp	r3, #0
 800eb48:	dc3c      	bgt.n	800ebc4 <_printf_float+0x2c4>
 800eb4a:	4a1d      	ldr	r2, [pc, #116]	; (800ebc0 <_printf_float+0x2c0>)
 800eb4c:	2301      	movs	r3, #1
 800eb4e:	4631      	mov	r1, r6
 800eb50:	4628      	mov	r0, r5
 800eb52:	47b8      	blx	r7
 800eb54:	3001      	adds	r0, #1
 800eb56:	f43f af21 	beq.w	800e99c <_printf_float+0x9c>
 800eb5a:	e9dd 2307 	ldrd	r2, r3, [sp, #28]
 800eb5e:	4313      	orrs	r3, r2
 800eb60:	d102      	bne.n	800eb68 <_printf_float+0x268>
 800eb62:	6823      	ldr	r3, [r4, #0]
 800eb64:	07d9      	lsls	r1, r3, #31
 800eb66:	d5d8      	bpl.n	800eb1a <_printf_float+0x21a>
 800eb68:	4653      	mov	r3, sl
 800eb6a:	465a      	mov	r2, fp
 800eb6c:	4631      	mov	r1, r6
 800eb6e:	4628      	mov	r0, r5
 800eb70:	47b8      	blx	r7
 800eb72:	3001      	adds	r0, #1
 800eb74:	f43f af12 	beq.w	800e99c <_printf_float+0x9c>
 800eb78:	f04f 0900 	mov.w	r9, #0
 800eb7c:	f104 0a1a 	add.w	sl, r4, #26
 800eb80:	9b07      	ldr	r3, [sp, #28]
 800eb82:	425b      	negs	r3, r3
 800eb84:	454b      	cmp	r3, r9
 800eb86:	dc01      	bgt.n	800eb8c <_printf_float+0x28c>
 800eb88:	9b08      	ldr	r3, [sp, #32]
 800eb8a:	e795      	b.n	800eab8 <_printf_float+0x1b8>
 800eb8c:	2301      	movs	r3, #1
 800eb8e:	4652      	mov	r2, sl
 800eb90:	4631      	mov	r1, r6
 800eb92:	4628      	mov	r0, r5
 800eb94:	47b8      	blx	r7
 800eb96:	3001      	adds	r0, #1
 800eb98:	f43f af00 	beq.w	800e99c <_printf_float+0x9c>
 800eb9c:	f109 0901 	add.w	r9, r9, #1
 800eba0:	e7ee      	b.n	800eb80 <_printf_float+0x280>
 800eba2:	bf00      	nop
 800eba4:	f3af 8000 	nop.w
 800eba8:	ffffffff 	.word	0xffffffff
 800ebac:	7fefffff 	.word	0x7fefffff
 800ebb0:	08012bbc 	.word	0x08012bbc
 800ebb4:	08012bc0 	.word	0x08012bc0
 800ebb8:	08012bc8 	.word	0x08012bc8
 800ebbc:	08012bc4 	.word	0x08012bc4
 800ebc0:	08012bcc 	.word	0x08012bcc
 800ebc4:	9a08      	ldr	r2, [sp, #32]
 800ebc6:	6da3      	ldr	r3, [r4, #88]	; 0x58
 800ebc8:	429a      	cmp	r2, r3
 800ebca:	bfa8      	it	ge
 800ebcc:	461a      	movge	r2, r3
 800ebce:	2a00      	cmp	r2, #0
 800ebd0:	4691      	mov	r9, r2
 800ebd2:	dc38      	bgt.n	800ec46 <_printf_float+0x346>
 800ebd4:	2300      	movs	r3, #0
 800ebd6:	9305      	str	r3, [sp, #20]
 800ebd8:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 800ebdc:	f104 021a 	add.w	r2, r4, #26
 800ebe0:	6da3      	ldr	r3, [r4, #88]	; 0x58
 800ebe2:	9905      	ldr	r1, [sp, #20]
 800ebe4:	9304      	str	r3, [sp, #16]
 800ebe6:	eba3 0309 	sub.w	r3, r3, r9
 800ebea:	428b      	cmp	r3, r1
 800ebec:	dc33      	bgt.n	800ec56 <_printf_float+0x356>
 800ebee:	e9dd 2307 	ldrd	r2, r3, [sp, #28]
 800ebf2:	429a      	cmp	r2, r3
 800ebf4:	db3c      	blt.n	800ec70 <_printf_float+0x370>
 800ebf6:	6823      	ldr	r3, [r4, #0]
 800ebf8:	07da      	lsls	r2, r3, #31
 800ebfa:	d439      	bmi.n	800ec70 <_printf_float+0x370>
 800ebfc:	9b08      	ldr	r3, [sp, #32]
 800ebfe:	9a04      	ldr	r2, [sp, #16]
 800ec00:	9907      	ldr	r1, [sp, #28]
 800ec02:	1a9a      	subs	r2, r3, r2
 800ec04:	eba3 0901 	sub.w	r9, r3, r1
 800ec08:	4591      	cmp	r9, r2
 800ec0a:	bfa8      	it	ge
 800ec0c:	4691      	movge	r9, r2
 800ec0e:	f1b9 0f00 	cmp.w	r9, #0
 800ec12:	dc35      	bgt.n	800ec80 <_printf_float+0x380>
 800ec14:	f04f 0800 	mov.w	r8, #0
 800ec18:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 800ec1c:	f104 0a1a 	add.w	sl, r4, #26
 800ec20:	e9dd 2307 	ldrd	r2, r3, [sp, #28]
 800ec24:	1a9b      	subs	r3, r3, r2
 800ec26:	eba3 0309 	sub.w	r3, r3, r9
 800ec2a:	4543      	cmp	r3, r8
 800ec2c:	f77f af75 	ble.w	800eb1a <_printf_float+0x21a>
 800ec30:	2301      	movs	r3, #1
 800ec32:	4652      	mov	r2, sl
 800ec34:	4631      	mov	r1, r6
 800ec36:	4628      	mov	r0, r5
 800ec38:	47b8      	blx	r7
 800ec3a:	3001      	adds	r0, #1
 800ec3c:	f43f aeae 	beq.w	800e99c <_printf_float+0x9c>
 800ec40:	f108 0801 	add.w	r8, r8, #1
 800ec44:	e7ec      	b.n	800ec20 <_printf_float+0x320>
 800ec46:	4613      	mov	r3, r2
 800ec48:	4631      	mov	r1, r6
 800ec4a:	4642      	mov	r2, r8
 800ec4c:	4628      	mov	r0, r5
 800ec4e:	47b8      	blx	r7
 800ec50:	3001      	adds	r0, #1
 800ec52:	d1bf      	bne.n	800ebd4 <_printf_float+0x2d4>
 800ec54:	e6a2      	b.n	800e99c <_printf_float+0x9c>
 800ec56:	2301      	movs	r3, #1
 800ec58:	4631      	mov	r1, r6
 800ec5a:	4628      	mov	r0, r5
 800ec5c:	9204      	str	r2, [sp, #16]
 800ec5e:	47b8      	blx	r7
 800ec60:	3001      	adds	r0, #1
 800ec62:	f43f ae9b 	beq.w	800e99c <_printf_float+0x9c>
 800ec66:	9b05      	ldr	r3, [sp, #20]
 800ec68:	9a04      	ldr	r2, [sp, #16]
 800ec6a:	3301      	adds	r3, #1
 800ec6c:	9305      	str	r3, [sp, #20]
 800ec6e:	e7b7      	b.n	800ebe0 <_printf_float+0x2e0>
 800ec70:	4653      	mov	r3, sl
 800ec72:	465a      	mov	r2, fp
 800ec74:	4631      	mov	r1, r6
 800ec76:	4628      	mov	r0, r5
 800ec78:	47b8      	blx	r7
 800ec7a:	3001      	adds	r0, #1
 800ec7c:	d1be      	bne.n	800ebfc <_printf_float+0x2fc>
 800ec7e:	e68d      	b.n	800e99c <_printf_float+0x9c>
 800ec80:	9a04      	ldr	r2, [sp, #16]
 800ec82:	464b      	mov	r3, r9
 800ec84:	4442      	add	r2, r8
 800ec86:	4631      	mov	r1, r6
 800ec88:	4628      	mov	r0, r5
 800ec8a:	47b8      	blx	r7
 800ec8c:	3001      	adds	r0, #1
 800ec8e:	d1c1      	bne.n	800ec14 <_printf_float+0x314>
 800ec90:	e684      	b.n	800e99c <_printf_float+0x9c>
 800ec92:	9a08      	ldr	r2, [sp, #32]
 800ec94:	2a01      	cmp	r2, #1
 800ec96:	dc01      	bgt.n	800ec9c <_printf_float+0x39c>
 800ec98:	07db      	lsls	r3, r3, #31
 800ec9a:	d537      	bpl.n	800ed0c <_printf_float+0x40c>
 800ec9c:	2301      	movs	r3, #1
 800ec9e:	4642      	mov	r2, r8
 800eca0:	4631      	mov	r1, r6
 800eca2:	4628      	mov	r0, r5
 800eca4:	47b8      	blx	r7
 800eca6:	3001      	adds	r0, #1
 800eca8:	f43f ae78 	beq.w	800e99c <_printf_float+0x9c>
 800ecac:	4653      	mov	r3, sl
 800ecae:	465a      	mov	r2, fp
 800ecb0:	4631      	mov	r1, r6
 800ecb2:	4628      	mov	r0, r5
 800ecb4:	47b8      	blx	r7
 800ecb6:	3001      	adds	r0, #1
 800ecb8:	f43f ae70 	beq.w	800e99c <_printf_float+0x9c>
 800ecbc:	ed94 7b12 	vldr	d7, [r4, #72]	; 0x48
 800ecc0:	eeb5 7b40 	vcmp.f64	d7, #0.0
 800ecc4:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800ecc8:	d01b      	beq.n	800ed02 <_printf_float+0x402>
 800ecca:	9b08      	ldr	r3, [sp, #32]
 800eccc:	f108 0201 	add.w	r2, r8, #1
 800ecd0:	3b01      	subs	r3, #1
 800ecd2:	4631      	mov	r1, r6
 800ecd4:	4628      	mov	r0, r5
 800ecd6:	47b8      	blx	r7
 800ecd8:	3001      	adds	r0, #1
 800ecda:	d10e      	bne.n	800ecfa <_printf_float+0x3fa>
 800ecdc:	e65e      	b.n	800e99c <_printf_float+0x9c>
 800ecde:	2301      	movs	r3, #1
 800ece0:	464a      	mov	r2, r9
 800ece2:	4631      	mov	r1, r6
 800ece4:	4628      	mov	r0, r5
 800ece6:	47b8      	blx	r7
 800ece8:	3001      	adds	r0, #1
 800ecea:	f43f ae57 	beq.w	800e99c <_printf_float+0x9c>
 800ecee:	f108 0801 	add.w	r8, r8, #1
 800ecf2:	9b08      	ldr	r3, [sp, #32]
 800ecf4:	3b01      	subs	r3, #1
 800ecf6:	4543      	cmp	r3, r8
 800ecf8:	dcf1      	bgt.n	800ecde <_printf_float+0x3de>
 800ecfa:	9b04      	ldr	r3, [sp, #16]
 800ecfc:	f104 0250 	add.w	r2, r4, #80	; 0x50
 800ed00:	e6db      	b.n	800eaba <_printf_float+0x1ba>
 800ed02:	f04f 0800 	mov.w	r8, #0
 800ed06:	f104 091a 	add.w	r9, r4, #26
 800ed0a:	e7f2      	b.n	800ecf2 <_printf_float+0x3f2>
 800ed0c:	2301      	movs	r3, #1
 800ed0e:	4642      	mov	r2, r8
 800ed10:	e7df      	b.n	800ecd2 <_printf_float+0x3d2>
 800ed12:	2301      	movs	r3, #1
 800ed14:	464a      	mov	r2, r9
 800ed16:	4631      	mov	r1, r6
 800ed18:	4628      	mov	r0, r5
 800ed1a:	47b8      	blx	r7
 800ed1c:	3001      	adds	r0, #1
 800ed1e:	f43f ae3d 	beq.w	800e99c <_printf_float+0x9c>
 800ed22:	f108 0801 	add.w	r8, r8, #1
 800ed26:	68e3      	ldr	r3, [r4, #12]
 800ed28:	9909      	ldr	r1, [sp, #36]	; 0x24
 800ed2a:	1a5b      	subs	r3, r3, r1
 800ed2c:	4543      	cmp	r3, r8
 800ed2e:	dcf0      	bgt.n	800ed12 <_printf_float+0x412>
 800ed30:	e6f7      	b.n	800eb22 <_printf_float+0x222>
 800ed32:	f04f 0800 	mov.w	r8, #0
 800ed36:	f104 0919 	add.w	r9, r4, #25
 800ed3a:	e7f4      	b.n	800ed26 <_printf_float+0x426>

0800ed3c <_printf_common>:
 800ed3c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800ed40:	4616      	mov	r6, r2
 800ed42:	4699      	mov	r9, r3
 800ed44:	688a      	ldr	r2, [r1, #8]
 800ed46:	690b      	ldr	r3, [r1, #16]
 800ed48:	f8dd 8020 	ldr.w	r8, [sp, #32]
 800ed4c:	4293      	cmp	r3, r2
 800ed4e:	bfb8      	it	lt
 800ed50:	4613      	movlt	r3, r2
 800ed52:	6033      	str	r3, [r6, #0]
 800ed54:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 800ed58:	4607      	mov	r7, r0
 800ed5a:	460c      	mov	r4, r1
 800ed5c:	b10a      	cbz	r2, 800ed62 <_printf_common+0x26>
 800ed5e:	3301      	adds	r3, #1
 800ed60:	6033      	str	r3, [r6, #0]
 800ed62:	6823      	ldr	r3, [r4, #0]
 800ed64:	0699      	lsls	r1, r3, #26
 800ed66:	bf42      	ittt	mi
 800ed68:	6833      	ldrmi	r3, [r6, #0]
 800ed6a:	3302      	addmi	r3, #2
 800ed6c:	6033      	strmi	r3, [r6, #0]
 800ed6e:	6825      	ldr	r5, [r4, #0]
 800ed70:	f015 0506 	ands.w	r5, r5, #6
 800ed74:	d106      	bne.n	800ed84 <_printf_common+0x48>
 800ed76:	f104 0a19 	add.w	sl, r4, #25
 800ed7a:	68e3      	ldr	r3, [r4, #12]
 800ed7c:	6832      	ldr	r2, [r6, #0]
 800ed7e:	1a9b      	subs	r3, r3, r2
 800ed80:	42ab      	cmp	r3, r5
 800ed82:	dc26      	bgt.n	800edd2 <_printf_common+0x96>
 800ed84:	f894 2043 	ldrb.w	r2, [r4, #67]	; 0x43
 800ed88:	1e13      	subs	r3, r2, #0
 800ed8a:	6822      	ldr	r2, [r4, #0]
 800ed8c:	bf18      	it	ne
 800ed8e:	2301      	movne	r3, #1
 800ed90:	0692      	lsls	r2, r2, #26
 800ed92:	d42b      	bmi.n	800edec <_printf_common+0xb0>
 800ed94:	f104 0243 	add.w	r2, r4, #67	; 0x43
 800ed98:	4649      	mov	r1, r9
 800ed9a:	4638      	mov	r0, r7
 800ed9c:	47c0      	blx	r8
 800ed9e:	3001      	adds	r0, #1
 800eda0:	d01e      	beq.n	800ede0 <_printf_common+0xa4>
 800eda2:	6823      	ldr	r3, [r4, #0]
 800eda4:	68e5      	ldr	r5, [r4, #12]
 800eda6:	6832      	ldr	r2, [r6, #0]
 800eda8:	f003 0306 	and.w	r3, r3, #6
 800edac:	2b04      	cmp	r3, #4
 800edae:	bf08      	it	eq
 800edb0:	1aad      	subeq	r5, r5, r2
 800edb2:	68a3      	ldr	r3, [r4, #8]
 800edb4:	6922      	ldr	r2, [r4, #16]
 800edb6:	bf0c      	ite	eq
 800edb8:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 800edbc:	2500      	movne	r5, #0
 800edbe:	4293      	cmp	r3, r2
 800edc0:	bfc4      	itt	gt
 800edc2:	1a9b      	subgt	r3, r3, r2
 800edc4:	18ed      	addgt	r5, r5, r3
 800edc6:	2600      	movs	r6, #0
 800edc8:	341a      	adds	r4, #26
 800edca:	42b5      	cmp	r5, r6
 800edcc:	d11a      	bne.n	800ee04 <_printf_common+0xc8>
 800edce:	2000      	movs	r0, #0
 800edd0:	e008      	b.n	800ede4 <_printf_common+0xa8>
 800edd2:	2301      	movs	r3, #1
 800edd4:	4652      	mov	r2, sl
 800edd6:	4649      	mov	r1, r9
 800edd8:	4638      	mov	r0, r7
 800edda:	47c0      	blx	r8
 800eddc:	3001      	adds	r0, #1
 800edde:	d103      	bne.n	800ede8 <_printf_common+0xac>
 800ede0:	f04f 30ff 	mov.w	r0, #4294967295
 800ede4:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800ede8:	3501      	adds	r5, #1
 800edea:	e7c6      	b.n	800ed7a <_printf_common+0x3e>
 800edec:	18e1      	adds	r1, r4, r3
 800edee:	1c5a      	adds	r2, r3, #1
 800edf0:	2030      	movs	r0, #48	; 0x30
 800edf2:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 800edf6:	4422      	add	r2, r4
 800edf8:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 800edfc:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 800ee00:	3302      	adds	r3, #2
 800ee02:	e7c7      	b.n	800ed94 <_printf_common+0x58>
 800ee04:	2301      	movs	r3, #1
 800ee06:	4622      	mov	r2, r4
 800ee08:	4649      	mov	r1, r9
 800ee0a:	4638      	mov	r0, r7
 800ee0c:	47c0      	blx	r8
 800ee0e:	3001      	adds	r0, #1
 800ee10:	d0e6      	beq.n	800ede0 <_printf_common+0xa4>
 800ee12:	3601      	adds	r6, #1
 800ee14:	e7d9      	b.n	800edca <_printf_common+0x8e>
	...

0800ee18 <_printf_i>:
 800ee18:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 800ee1c:	7e0f      	ldrb	r7, [r1, #24]
 800ee1e:	9d0c      	ldr	r5, [sp, #48]	; 0x30
 800ee20:	2f78      	cmp	r7, #120	; 0x78
 800ee22:	4691      	mov	r9, r2
 800ee24:	4680      	mov	r8, r0
 800ee26:	460c      	mov	r4, r1
 800ee28:	469a      	mov	sl, r3
 800ee2a:	f101 0243 	add.w	r2, r1, #67	; 0x43
 800ee2e:	d807      	bhi.n	800ee40 <_printf_i+0x28>
 800ee30:	2f62      	cmp	r7, #98	; 0x62
 800ee32:	d80a      	bhi.n	800ee4a <_printf_i+0x32>
 800ee34:	2f00      	cmp	r7, #0
 800ee36:	f000 80d8 	beq.w	800efea <_printf_i+0x1d2>
 800ee3a:	2f58      	cmp	r7, #88	; 0x58
 800ee3c:	f000 80a3 	beq.w	800ef86 <_printf_i+0x16e>
 800ee40:	f104 0542 	add.w	r5, r4, #66	; 0x42
 800ee44:	f884 7042 	strb.w	r7, [r4, #66]	; 0x42
 800ee48:	e03a      	b.n	800eec0 <_printf_i+0xa8>
 800ee4a:	f1a7 0363 	sub.w	r3, r7, #99	; 0x63
 800ee4e:	2b15      	cmp	r3, #21
 800ee50:	d8f6      	bhi.n	800ee40 <_printf_i+0x28>
 800ee52:	a101      	add	r1, pc, #4	; (adr r1, 800ee58 <_printf_i+0x40>)
 800ee54:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 800ee58:	0800eeb1 	.word	0x0800eeb1
 800ee5c:	0800eec5 	.word	0x0800eec5
 800ee60:	0800ee41 	.word	0x0800ee41
 800ee64:	0800ee41 	.word	0x0800ee41
 800ee68:	0800ee41 	.word	0x0800ee41
 800ee6c:	0800ee41 	.word	0x0800ee41
 800ee70:	0800eec5 	.word	0x0800eec5
 800ee74:	0800ee41 	.word	0x0800ee41
 800ee78:	0800ee41 	.word	0x0800ee41
 800ee7c:	0800ee41 	.word	0x0800ee41
 800ee80:	0800ee41 	.word	0x0800ee41
 800ee84:	0800efd1 	.word	0x0800efd1
 800ee88:	0800eef5 	.word	0x0800eef5
 800ee8c:	0800efb3 	.word	0x0800efb3
 800ee90:	0800ee41 	.word	0x0800ee41
 800ee94:	0800ee41 	.word	0x0800ee41
 800ee98:	0800eff3 	.word	0x0800eff3
 800ee9c:	0800ee41 	.word	0x0800ee41
 800eea0:	0800eef5 	.word	0x0800eef5
 800eea4:	0800ee41 	.word	0x0800ee41
 800eea8:	0800ee41 	.word	0x0800ee41
 800eeac:	0800efbb 	.word	0x0800efbb
 800eeb0:	682b      	ldr	r3, [r5, #0]
 800eeb2:	1d1a      	adds	r2, r3, #4
 800eeb4:	681b      	ldr	r3, [r3, #0]
 800eeb6:	602a      	str	r2, [r5, #0]
 800eeb8:	f104 0542 	add.w	r5, r4, #66	; 0x42
 800eebc:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 800eec0:	2301      	movs	r3, #1
 800eec2:	e0a3      	b.n	800f00c <_printf_i+0x1f4>
 800eec4:	6820      	ldr	r0, [r4, #0]
 800eec6:	6829      	ldr	r1, [r5, #0]
 800eec8:	0606      	lsls	r6, r0, #24
 800eeca:	f101 0304 	add.w	r3, r1, #4
 800eece:	d50a      	bpl.n	800eee6 <_printf_i+0xce>
 800eed0:	680e      	ldr	r6, [r1, #0]
 800eed2:	602b      	str	r3, [r5, #0]
 800eed4:	2e00      	cmp	r6, #0
 800eed6:	da03      	bge.n	800eee0 <_printf_i+0xc8>
 800eed8:	232d      	movs	r3, #45	; 0x2d
 800eeda:	4276      	negs	r6, r6
 800eedc:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 800eee0:	485e      	ldr	r0, [pc, #376]	; (800f05c <_printf_i+0x244>)
 800eee2:	230a      	movs	r3, #10
 800eee4:	e019      	b.n	800ef1a <_printf_i+0x102>
 800eee6:	680e      	ldr	r6, [r1, #0]
 800eee8:	602b      	str	r3, [r5, #0]
 800eeea:	f010 0f40 	tst.w	r0, #64	; 0x40
 800eeee:	bf18      	it	ne
 800eef0:	b236      	sxthne	r6, r6
 800eef2:	e7ef      	b.n	800eed4 <_printf_i+0xbc>
 800eef4:	682b      	ldr	r3, [r5, #0]
 800eef6:	6820      	ldr	r0, [r4, #0]
 800eef8:	1d19      	adds	r1, r3, #4
 800eefa:	6029      	str	r1, [r5, #0]
 800eefc:	0601      	lsls	r1, r0, #24
 800eefe:	d501      	bpl.n	800ef04 <_printf_i+0xec>
 800ef00:	681e      	ldr	r6, [r3, #0]
 800ef02:	e002      	b.n	800ef0a <_printf_i+0xf2>
 800ef04:	0646      	lsls	r6, r0, #25
 800ef06:	d5fb      	bpl.n	800ef00 <_printf_i+0xe8>
 800ef08:	881e      	ldrh	r6, [r3, #0]
 800ef0a:	4854      	ldr	r0, [pc, #336]	; (800f05c <_printf_i+0x244>)
 800ef0c:	2f6f      	cmp	r7, #111	; 0x6f
 800ef0e:	bf0c      	ite	eq
 800ef10:	2308      	moveq	r3, #8
 800ef12:	230a      	movne	r3, #10
 800ef14:	2100      	movs	r1, #0
 800ef16:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 800ef1a:	6865      	ldr	r5, [r4, #4]
 800ef1c:	60a5      	str	r5, [r4, #8]
 800ef1e:	2d00      	cmp	r5, #0
 800ef20:	bfa2      	ittt	ge
 800ef22:	6821      	ldrge	r1, [r4, #0]
 800ef24:	f021 0104 	bicge.w	r1, r1, #4
 800ef28:	6021      	strge	r1, [r4, #0]
 800ef2a:	b90e      	cbnz	r6, 800ef30 <_printf_i+0x118>
 800ef2c:	2d00      	cmp	r5, #0
 800ef2e:	d04d      	beq.n	800efcc <_printf_i+0x1b4>
 800ef30:	4615      	mov	r5, r2
 800ef32:	fbb6 f1f3 	udiv	r1, r6, r3
 800ef36:	fb03 6711 	mls	r7, r3, r1, r6
 800ef3a:	5dc7      	ldrb	r7, [r0, r7]
 800ef3c:	f805 7d01 	strb.w	r7, [r5, #-1]!
 800ef40:	4637      	mov	r7, r6
 800ef42:	42bb      	cmp	r3, r7
 800ef44:	460e      	mov	r6, r1
 800ef46:	d9f4      	bls.n	800ef32 <_printf_i+0x11a>
 800ef48:	2b08      	cmp	r3, #8
 800ef4a:	d10b      	bne.n	800ef64 <_printf_i+0x14c>
 800ef4c:	6823      	ldr	r3, [r4, #0]
 800ef4e:	07de      	lsls	r6, r3, #31
 800ef50:	d508      	bpl.n	800ef64 <_printf_i+0x14c>
 800ef52:	6923      	ldr	r3, [r4, #16]
 800ef54:	6861      	ldr	r1, [r4, #4]
 800ef56:	4299      	cmp	r1, r3
 800ef58:	bfde      	ittt	le
 800ef5a:	2330      	movle	r3, #48	; 0x30
 800ef5c:	f805 3c01 	strble.w	r3, [r5, #-1]
 800ef60:	f105 35ff 	addle.w	r5, r5, #4294967295
 800ef64:	1b52      	subs	r2, r2, r5
 800ef66:	6122      	str	r2, [r4, #16]
 800ef68:	f8cd a000 	str.w	sl, [sp]
 800ef6c:	464b      	mov	r3, r9
 800ef6e:	aa03      	add	r2, sp, #12
 800ef70:	4621      	mov	r1, r4
 800ef72:	4640      	mov	r0, r8
 800ef74:	f7ff fee2 	bl	800ed3c <_printf_common>
 800ef78:	3001      	adds	r0, #1
 800ef7a:	d14c      	bne.n	800f016 <_printf_i+0x1fe>
 800ef7c:	f04f 30ff 	mov.w	r0, #4294967295
 800ef80:	b004      	add	sp, #16
 800ef82:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800ef86:	4835      	ldr	r0, [pc, #212]	; (800f05c <_printf_i+0x244>)
 800ef88:	f881 7045 	strb.w	r7, [r1, #69]	; 0x45
 800ef8c:	6829      	ldr	r1, [r5, #0]
 800ef8e:	6823      	ldr	r3, [r4, #0]
 800ef90:	f851 6b04 	ldr.w	r6, [r1], #4
 800ef94:	6029      	str	r1, [r5, #0]
 800ef96:	061d      	lsls	r5, r3, #24
 800ef98:	d514      	bpl.n	800efc4 <_printf_i+0x1ac>
 800ef9a:	07df      	lsls	r7, r3, #31
 800ef9c:	bf44      	itt	mi
 800ef9e:	f043 0320 	orrmi.w	r3, r3, #32
 800efa2:	6023      	strmi	r3, [r4, #0]
 800efa4:	b91e      	cbnz	r6, 800efae <_printf_i+0x196>
 800efa6:	6823      	ldr	r3, [r4, #0]
 800efa8:	f023 0320 	bic.w	r3, r3, #32
 800efac:	6023      	str	r3, [r4, #0]
 800efae:	2310      	movs	r3, #16
 800efb0:	e7b0      	b.n	800ef14 <_printf_i+0xfc>
 800efb2:	6823      	ldr	r3, [r4, #0]
 800efb4:	f043 0320 	orr.w	r3, r3, #32
 800efb8:	6023      	str	r3, [r4, #0]
 800efba:	2378      	movs	r3, #120	; 0x78
 800efbc:	4828      	ldr	r0, [pc, #160]	; (800f060 <_printf_i+0x248>)
 800efbe:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
 800efc2:	e7e3      	b.n	800ef8c <_printf_i+0x174>
 800efc4:	0659      	lsls	r1, r3, #25
 800efc6:	bf48      	it	mi
 800efc8:	b2b6      	uxthmi	r6, r6
 800efca:	e7e6      	b.n	800ef9a <_printf_i+0x182>
 800efcc:	4615      	mov	r5, r2
 800efce:	e7bb      	b.n	800ef48 <_printf_i+0x130>
 800efd0:	682b      	ldr	r3, [r5, #0]
 800efd2:	6826      	ldr	r6, [r4, #0]
 800efd4:	6961      	ldr	r1, [r4, #20]
 800efd6:	1d18      	adds	r0, r3, #4
 800efd8:	6028      	str	r0, [r5, #0]
 800efda:	0635      	lsls	r5, r6, #24
 800efdc:	681b      	ldr	r3, [r3, #0]
 800efde:	d501      	bpl.n	800efe4 <_printf_i+0x1cc>
 800efe0:	6019      	str	r1, [r3, #0]
 800efe2:	e002      	b.n	800efea <_printf_i+0x1d2>
 800efe4:	0670      	lsls	r0, r6, #25
 800efe6:	d5fb      	bpl.n	800efe0 <_printf_i+0x1c8>
 800efe8:	8019      	strh	r1, [r3, #0]
 800efea:	2300      	movs	r3, #0
 800efec:	6123      	str	r3, [r4, #16]
 800efee:	4615      	mov	r5, r2
 800eff0:	e7ba      	b.n	800ef68 <_printf_i+0x150>
 800eff2:	682b      	ldr	r3, [r5, #0]
 800eff4:	1d1a      	adds	r2, r3, #4
 800eff6:	602a      	str	r2, [r5, #0]
 800eff8:	681d      	ldr	r5, [r3, #0]
 800effa:	6862      	ldr	r2, [r4, #4]
 800effc:	2100      	movs	r1, #0
 800effe:	4628      	mov	r0, r5
 800f000:	f7f1 f976 	bl	80002f0 <memchr>
 800f004:	b108      	cbz	r0, 800f00a <_printf_i+0x1f2>
 800f006:	1b40      	subs	r0, r0, r5
 800f008:	6060      	str	r0, [r4, #4]
 800f00a:	6863      	ldr	r3, [r4, #4]
 800f00c:	6123      	str	r3, [r4, #16]
 800f00e:	2300      	movs	r3, #0
 800f010:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 800f014:	e7a8      	b.n	800ef68 <_printf_i+0x150>
 800f016:	6923      	ldr	r3, [r4, #16]
 800f018:	462a      	mov	r2, r5
 800f01a:	4649      	mov	r1, r9
 800f01c:	4640      	mov	r0, r8
 800f01e:	47d0      	blx	sl
 800f020:	3001      	adds	r0, #1
 800f022:	d0ab      	beq.n	800ef7c <_printf_i+0x164>
 800f024:	6823      	ldr	r3, [r4, #0]
 800f026:	079b      	lsls	r3, r3, #30
 800f028:	d413      	bmi.n	800f052 <_printf_i+0x23a>
 800f02a:	68e0      	ldr	r0, [r4, #12]
 800f02c:	9b03      	ldr	r3, [sp, #12]
 800f02e:	4298      	cmp	r0, r3
 800f030:	bfb8      	it	lt
 800f032:	4618      	movlt	r0, r3
 800f034:	e7a4      	b.n	800ef80 <_printf_i+0x168>
 800f036:	2301      	movs	r3, #1
 800f038:	4632      	mov	r2, r6
 800f03a:	4649      	mov	r1, r9
 800f03c:	4640      	mov	r0, r8
 800f03e:	47d0      	blx	sl
 800f040:	3001      	adds	r0, #1
 800f042:	d09b      	beq.n	800ef7c <_printf_i+0x164>
 800f044:	3501      	adds	r5, #1
 800f046:	68e3      	ldr	r3, [r4, #12]
 800f048:	9903      	ldr	r1, [sp, #12]
 800f04a:	1a5b      	subs	r3, r3, r1
 800f04c:	42ab      	cmp	r3, r5
 800f04e:	dcf2      	bgt.n	800f036 <_printf_i+0x21e>
 800f050:	e7eb      	b.n	800f02a <_printf_i+0x212>
 800f052:	2500      	movs	r5, #0
 800f054:	f104 0619 	add.w	r6, r4, #25
 800f058:	e7f5      	b.n	800f046 <_printf_i+0x22e>
 800f05a:	bf00      	nop
 800f05c:	08012bce 	.word	0x08012bce
 800f060:	08012bdf 	.word	0x08012bdf

0800f064 <iprintf>:
 800f064:	b40f      	push	{r0, r1, r2, r3}
 800f066:	4b0a      	ldr	r3, [pc, #40]	; (800f090 <iprintf+0x2c>)
 800f068:	b513      	push	{r0, r1, r4, lr}
 800f06a:	681c      	ldr	r4, [r3, #0]
 800f06c:	b124      	cbz	r4, 800f078 <iprintf+0x14>
 800f06e:	69a3      	ldr	r3, [r4, #24]
 800f070:	b913      	cbnz	r3, 800f078 <iprintf+0x14>
 800f072:	4620      	mov	r0, r4
 800f074:	f7ff fa42 	bl	800e4fc <__sinit>
 800f078:	ab05      	add	r3, sp, #20
 800f07a:	9a04      	ldr	r2, [sp, #16]
 800f07c:	68a1      	ldr	r1, [r4, #8]
 800f07e:	9301      	str	r3, [sp, #4]
 800f080:	4620      	mov	r0, r4
 800f082:	f001 fef5 	bl	8010e70 <_vfiprintf_r>
 800f086:	b002      	add	sp, #8
 800f088:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800f08c:	b004      	add	sp, #16
 800f08e:	4770      	bx	lr
 800f090:	24000014 	.word	0x24000014

0800f094 <_puts_r>:
 800f094:	b570      	push	{r4, r5, r6, lr}
 800f096:	460e      	mov	r6, r1
 800f098:	4605      	mov	r5, r0
 800f09a:	b118      	cbz	r0, 800f0a4 <_puts_r+0x10>
 800f09c:	6983      	ldr	r3, [r0, #24]
 800f09e:	b90b      	cbnz	r3, 800f0a4 <_puts_r+0x10>
 800f0a0:	f7ff fa2c 	bl	800e4fc <__sinit>
 800f0a4:	69ab      	ldr	r3, [r5, #24]
 800f0a6:	68ac      	ldr	r4, [r5, #8]
 800f0a8:	b913      	cbnz	r3, 800f0b0 <_puts_r+0x1c>
 800f0aa:	4628      	mov	r0, r5
 800f0ac:	f7ff fa26 	bl	800e4fc <__sinit>
 800f0b0:	4b2c      	ldr	r3, [pc, #176]	; (800f164 <_puts_r+0xd0>)
 800f0b2:	429c      	cmp	r4, r3
 800f0b4:	d120      	bne.n	800f0f8 <_puts_r+0x64>
 800f0b6:	686c      	ldr	r4, [r5, #4]
 800f0b8:	6e63      	ldr	r3, [r4, #100]	; 0x64
 800f0ba:	07db      	lsls	r3, r3, #31
 800f0bc:	d405      	bmi.n	800f0ca <_puts_r+0x36>
 800f0be:	89a3      	ldrh	r3, [r4, #12]
 800f0c0:	0598      	lsls	r0, r3, #22
 800f0c2:	d402      	bmi.n	800f0ca <_puts_r+0x36>
 800f0c4:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800f0c6:	f7ff fadc 	bl	800e682 <__retarget_lock_acquire_recursive>
 800f0ca:	89a3      	ldrh	r3, [r4, #12]
 800f0cc:	0719      	lsls	r1, r3, #28
 800f0ce:	d51d      	bpl.n	800f10c <_puts_r+0x78>
 800f0d0:	6923      	ldr	r3, [r4, #16]
 800f0d2:	b1db      	cbz	r3, 800f10c <_puts_r+0x78>
 800f0d4:	3e01      	subs	r6, #1
 800f0d6:	68a3      	ldr	r3, [r4, #8]
 800f0d8:	f816 1f01 	ldrb.w	r1, [r6, #1]!
 800f0dc:	3b01      	subs	r3, #1
 800f0de:	60a3      	str	r3, [r4, #8]
 800f0e0:	bb39      	cbnz	r1, 800f132 <_puts_r+0x9e>
 800f0e2:	2b00      	cmp	r3, #0
 800f0e4:	da38      	bge.n	800f158 <_puts_r+0xc4>
 800f0e6:	4622      	mov	r2, r4
 800f0e8:	210a      	movs	r1, #10
 800f0ea:	4628      	mov	r0, r5
 800f0ec:	f000 f926 	bl	800f33c <__swbuf_r>
 800f0f0:	3001      	adds	r0, #1
 800f0f2:	d011      	beq.n	800f118 <_puts_r+0x84>
 800f0f4:	250a      	movs	r5, #10
 800f0f6:	e011      	b.n	800f11c <_puts_r+0x88>
 800f0f8:	4b1b      	ldr	r3, [pc, #108]	; (800f168 <_puts_r+0xd4>)
 800f0fa:	429c      	cmp	r4, r3
 800f0fc:	d101      	bne.n	800f102 <_puts_r+0x6e>
 800f0fe:	68ac      	ldr	r4, [r5, #8]
 800f100:	e7da      	b.n	800f0b8 <_puts_r+0x24>
 800f102:	4b1a      	ldr	r3, [pc, #104]	; (800f16c <_puts_r+0xd8>)
 800f104:	429c      	cmp	r4, r3
 800f106:	bf08      	it	eq
 800f108:	68ec      	ldreq	r4, [r5, #12]
 800f10a:	e7d5      	b.n	800f0b8 <_puts_r+0x24>
 800f10c:	4621      	mov	r1, r4
 800f10e:	4628      	mov	r0, r5
 800f110:	f000 f978 	bl	800f404 <__swsetup_r>
 800f114:	2800      	cmp	r0, #0
 800f116:	d0dd      	beq.n	800f0d4 <_puts_r+0x40>
 800f118:	f04f 35ff 	mov.w	r5, #4294967295
 800f11c:	6e63      	ldr	r3, [r4, #100]	; 0x64
 800f11e:	07da      	lsls	r2, r3, #31
 800f120:	d405      	bmi.n	800f12e <_puts_r+0x9a>
 800f122:	89a3      	ldrh	r3, [r4, #12]
 800f124:	059b      	lsls	r3, r3, #22
 800f126:	d402      	bmi.n	800f12e <_puts_r+0x9a>
 800f128:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800f12a:	f7ff faab 	bl	800e684 <__retarget_lock_release_recursive>
 800f12e:	4628      	mov	r0, r5
 800f130:	bd70      	pop	{r4, r5, r6, pc}
 800f132:	2b00      	cmp	r3, #0
 800f134:	da04      	bge.n	800f140 <_puts_r+0xac>
 800f136:	69a2      	ldr	r2, [r4, #24]
 800f138:	429a      	cmp	r2, r3
 800f13a:	dc06      	bgt.n	800f14a <_puts_r+0xb6>
 800f13c:	290a      	cmp	r1, #10
 800f13e:	d004      	beq.n	800f14a <_puts_r+0xb6>
 800f140:	6823      	ldr	r3, [r4, #0]
 800f142:	1c5a      	adds	r2, r3, #1
 800f144:	6022      	str	r2, [r4, #0]
 800f146:	7019      	strb	r1, [r3, #0]
 800f148:	e7c5      	b.n	800f0d6 <_puts_r+0x42>
 800f14a:	4622      	mov	r2, r4
 800f14c:	4628      	mov	r0, r5
 800f14e:	f000 f8f5 	bl	800f33c <__swbuf_r>
 800f152:	3001      	adds	r0, #1
 800f154:	d1bf      	bne.n	800f0d6 <_puts_r+0x42>
 800f156:	e7df      	b.n	800f118 <_puts_r+0x84>
 800f158:	6823      	ldr	r3, [r4, #0]
 800f15a:	250a      	movs	r5, #10
 800f15c:	1c5a      	adds	r2, r3, #1
 800f15e:	6022      	str	r2, [r4, #0]
 800f160:	701d      	strb	r5, [r3, #0]
 800f162:	e7db      	b.n	800f11c <_puts_r+0x88>
 800f164:	08012b78 	.word	0x08012b78
 800f168:	08012b98 	.word	0x08012b98
 800f16c:	08012b58 	.word	0x08012b58

0800f170 <puts>:
 800f170:	4b02      	ldr	r3, [pc, #8]	; (800f17c <puts+0xc>)
 800f172:	4601      	mov	r1, r0
 800f174:	6818      	ldr	r0, [r3, #0]
 800f176:	f7ff bf8d 	b.w	800f094 <_puts_r>
 800f17a:	bf00      	nop
 800f17c:	24000014 	.word	0x24000014

0800f180 <cleanup_glue>:
 800f180:	b538      	push	{r3, r4, r5, lr}
 800f182:	460c      	mov	r4, r1
 800f184:	6809      	ldr	r1, [r1, #0]
 800f186:	4605      	mov	r5, r0
 800f188:	b109      	cbz	r1, 800f18e <cleanup_glue+0xe>
 800f18a:	f7ff fff9 	bl	800f180 <cleanup_glue>
 800f18e:	4621      	mov	r1, r4
 800f190:	4628      	mov	r0, r5
 800f192:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800f196:	f001 bc99 	b.w	8010acc <_free_r>
	...

0800f19c <_reclaim_reent>:
 800f19c:	4b2c      	ldr	r3, [pc, #176]	; (800f250 <_reclaim_reent+0xb4>)
 800f19e:	681b      	ldr	r3, [r3, #0]
 800f1a0:	4283      	cmp	r3, r0
 800f1a2:	b570      	push	{r4, r5, r6, lr}
 800f1a4:	4604      	mov	r4, r0
 800f1a6:	d051      	beq.n	800f24c <_reclaim_reent+0xb0>
 800f1a8:	6a43      	ldr	r3, [r0, #36]	; 0x24
 800f1aa:	b143      	cbz	r3, 800f1be <_reclaim_reent+0x22>
 800f1ac:	68db      	ldr	r3, [r3, #12]
 800f1ae:	2b00      	cmp	r3, #0
 800f1b0:	d14a      	bne.n	800f248 <_reclaim_reent+0xac>
 800f1b2:	6a63      	ldr	r3, [r4, #36]	; 0x24
 800f1b4:	6819      	ldr	r1, [r3, #0]
 800f1b6:	b111      	cbz	r1, 800f1be <_reclaim_reent+0x22>
 800f1b8:	4620      	mov	r0, r4
 800f1ba:	f001 fc87 	bl	8010acc <_free_r>
 800f1be:	6961      	ldr	r1, [r4, #20]
 800f1c0:	b111      	cbz	r1, 800f1c8 <_reclaim_reent+0x2c>
 800f1c2:	4620      	mov	r0, r4
 800f1c4:	f001 fc82 	bl	8010acc <_free_r>
 800f1c8:	6a61      	ldr	r1, [r4, #36]	; 0x24
 800f1ca:	b111      	cbz	r1, 800f1d2 <_reclaim_reent+0x36>
 800f1cc:	4620      	mov	r0, r4
 800f1ce:	f001 fc7d 	bl	8010acc <_free_r>
 800f1d2:	6ba1      	ldr	r1, [r4, #56]	; 0x38
 800f1d4:	b111      	cbz	r1, 800f1dc <_reclaim_reent+0x40>
 800f1d6:	4620      	mov	r0, r4
 800f1d8:	f001 fc78 	bl	8010acc <_free_r>
 800f1dc:	6be1      	ldr	r1, [r4, #60]	; 0x3c
 800f1de:	b111      	cbz	r1, 800f1e6 <_reclaim_reent+0x4a>
 800f1e0:	4620      	mov	r0, r4
 800f1e2:	f001 fc73 	bl	8010acc <_free_r>
 800f1e6:	6c21      	ldr	r1, [r4, #64]	; 0x40
 800f1e8:	b111      	cbz	r1, 800f1f0 <_reclaim_reent+0x54>
 800f1ea:	4620      	mov	r0, r4
 800f1ec:	f001 fc6e 	bl	8010acc <_free_r>
 800f1f0:	6de1      	ldr	r1, [r4, #92]	; 0x5c
 800f1f2:	b111      	cbz	r1, 800f1fa <_reclaim_reent+0x5e>
 800f1f4:	4620      	mov	r0, r4
 800f1f6:	f001 fc69 	bl	8010acc <_free_r>
 800f1fa:	6da1      	ldr	r1, [r4, #88]	; 0x58
 800f1fc:	b111      	cbz	r1, 800f204 <_reclaim_reent+0x68>
 800f1fe:	4620      	mov	r0, r4
 800f200:	f001 fc64 	bl	8010acc <_free_r>
 800f204:	6b61      	ldr	r1, [r4, #52]	; 0x34
 800f206:	b111      	cbz	r1, 800f20e <_reclaim_reent+0x72>
 800f208:	4620      	mov	r0, r4
 800f20a:	f001 fc5f 	bl	8010acc <_free_r>
 800f20e:	69a3      	ldr	r3, [r4, #24]
 800f210:	b1e3      	cbz	r3, 800f24c <_reclaim_reent+0xb0>
 800f212:	6aa3      	ldr	r3, [r4, #40]	; 0x28
 800f214:	4620      	mov	r0, r4
 800f216:	4798      	blx	r3
 800f218:	6ca1      	ldr	r1, [r4, #72]	; 0x48
 800f21a:	b1b9      	cbz	r1, 800f24c <_reclaim_reent+0xb0>
 800f21c:	4620      	mov	r0, r4
 800f21e:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
 800f222:	f7ff bfad 	b.w	800f180 <cleanup_glue>
 800f226:	5949      	ldr	r1, [r1, r5]
 800f228:	b941      	cbnz	r1, 800f23c <_reclaim_reent+0xa0>
 800f22a:	3504      	adds	r5, #4
 800f22c:	6a63      	ldr	r3, [r4, #36]	; 0x24
 800f22e:	2d80      	cmp	r5, #128	; 0x80
 800f230:	68d9      	ldr	r1, [r3, #12]
 800f232:	d1f8      	bne.n	800f226 <_reclaim_reent+0x8a>
 800f234:	4620      	mov	r0, r4
 800f236:	f001 fc49 	bl	8010acc <_free_r>
 800f23a:	e7ba      	b.n	800f1b2 <_reclaim_reent+0x16>
 800f23c:	680e      	ldr	r6, [r1, #0]
 800f23e:	4620      	mov	r0, r4
 800f240:	f001 fc44 	bl	8010acc <_free_r>
 800f244:	4631      	mov	r1, r6
 800f246:	e7ef      	b.n	800f228 <_reclaim_reent+0x8c>
 800f248:	2500      	movs	r5, #0
 800f24a:	e7ef      	b.n	800f22c <_reclaim_reent+0x90>
 800f24c:	bd70      	pop	{r4, r5, r6, pc}
 800f24e:	bf00      	nop
 800f250:	24000014 	.word	0x24000014

0800f254 <_sbrk_r>:
 800f254:	b538      	push	{r3, r4, r5, lr}
 800f256:	4d06      	ldr	r5, [pc, #24]	; (800f270 <_sbrk_r+0x1c>)
 800f258:	2300      	movs	r3, #0
 800f25a:	4604      	mov	r4, r0
 800f25c:	4608      	mov	r0, r1
 800f25e:	602b      	str	r3, [r5, #0]
 800f260:	f7f4 fea2 	bl	8003fa8 <_sbrk>
 800f264:	1c43      	adds	r3, r0, #1
 800f266:	d102      	bne.n	800f26e <_sbrk_r+0x1a>
 800f268:	682b      	ldr	r3, [r5, #0]
 800f26a:	b103      	cbz	r3, 800f26e <_sbrk_r+0x1a>
 800f26c:	6023      	str	r3, [r4, #0]
 800f26e:	bd38      	pop	{r3, r4, r5, pc}
 800f270:	240051ec 	.word	0x240051ec

0800f274 <siprintf>:
 800f274:	b40e      	push	{r1, r2, r3}
 800f276:	b500      	push	{lr}
 800f278:	b09c      	sub	sp, #112	; 0x70
 800f27a:	ab1d      	add	r3, sp, #116	; 0x74
 800f27c:	9002      	str	r0, [sp, #8]
 800f27e:	9006      	str	r0, [sp, #24]
 800f280:	f06f 4100 	mvn.w	r1, #2147483648	; 0x80000000
 800f284:	4809      	ldr	r0, [pc, #36]	; (800f2ac <siprintf+0x38>)
 800f286:	9107      	str	r1, [sp, #28]
 800f288:	9104      	str	r1, [sp, #16]
 800f28a:	4909      	ldr	r1, [pc, #36]	; (800f2b0 <siprintf+0x3c>)
 800f28c:	f853 2b04 	ldr.w	r2, [r3], #4
 800f290:	9105      	str	r1, [sp, #20]
 800f292:	6800      	ldr	r0, [r0, #0]
 800f294:	9301      	str	r3, [sp, #4]
 800f296:	a902      	add	r1, sp, #8
 800f298:	f001 fcc0 	bl	8010c1c <_svfiprintf_r>
 800f29c:	9b02      	ldr	r3, [sp, #8]
 800f29e:	2200      	movs	r2, #0
 800f2a0:	701a      	strb	r2, [r3, #0]
 800f2a2:	b01c      	add	sp, #112	; 0x70
 800f2a4:	f85d eb04 	ldr.w	lr, [sp], #4
 800f2a8:	b003      	add	sp, #12
 800f2aa:	4770      	bx	lr
 800f2ac:	24000014 	.word	0x24000014
 800f2b0:	ffff0208 	.word	0xffff0208

0800f2b4 <__sread>:
 800f2b4:	b510      	push	{r4, lr}
 800f2b6:	460c      	mov	r4, r1
 800f2b8:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800f2bc:	f001 ff08 	bl	80110d0 <_read_r>
 800f2c0:	2800      	cmp	r0, #0
 800f2c2:	bfab      	itete	ge
 800f2c4:	6d63      	ldrge	r3, [r4, #84]	; 0x54
 800f2c6:	89a3      	ldrhlt	r3, [r4, #12]
 800f2c8:	181b      	addge	r3, r3, r0
 800f2ca:	f423 5380 	biclt.w	r3, r3, #4096	; 0x1000
 800f2ce:	bfac      	ite	ge
 800f2d0:	6563      	strge	r3, [r4, #84]	; 0x54
 800f2d2:	81a3      	strhlt	r3, [r4, #12]
 800f2d4:	bd10      	pop	{r4, pc}

0800f2d6 <__swrite>:
 800f2d6:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800f2da:	461f      	mov	r7, r3
 800f2dc:	898b      	ldrh	r3, [r1, #12]
 800f2de:	05db      	lsls	r3, r3, #23
 800f2e0:	4605      	mov	r5, r0
 800f2e2:	460c      	mov	r4, r1
 800f2e4:	4616      	mov	r6, r2
 800f2e6:	d505      	bpl.n	800f2f4 <__swrite+0x1e>
 800f2e8:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800f2ec:	2302      	movs	r3, #2
 800f2ee:	2200      	movs	r2, #0
 800f2f0:	f000 ffc6 	bl	8010280 <_lseek_r>
 800f2f4:	89a3      	ldrh	r3, [r4, #12]
 800f2f6:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800f2fa:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 800f2fe:	81a3      	strh	r3, [r4, #12]
 800f300:	4632      	mov	r2, r6
 800f302:	463b      	mov	r3, r7
 800f304:	4628      	mov	r0, r5
 800f306:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800f30a:	f000 b869 	b.w	800f3e0 <_write_r>

0800f30e <__sseek>:
 800f30e:	b510      	push	{r4, lr}
 800f310:	460c      	mov	r4, r1
 800f312:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800f316:	f000 ffb3 	bl	8010280 <_lseek_r>
 800f31a:	1c43      	adds	r3, r0, #1
 800f31c:	89a3      	ldrh	r3, [r4, #12]
 800f31e:	bf15      	itete	ne
 800f320:	6560      	strne	r0, [r4, #84]	; 0x54
 800f322:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
 800f326:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
 800f32a:	81a3      	strheq	r3, [r4, #12]
 800f32c:	bf18      	it	ne
 800f32e:	81a3      	strhne	r3, [r4, #12]
 800f330:	bd10      	pop	{r4, pc}

0800f332 <__sclose>:
 800f332:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800f336:	f000 b8d3 	b.w	800f4e0 <_close_r>
	...

0800f33c <__swbuf_r>:
 800f33c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800f33e:	460e      	mov	r6, r1
 800f340:	4614      	mov	r4, r2
 800f342:	4605      	mov	r5, r0
 800f344:	b118      	cbz	r0, 800f34e <__swbuf_r+0x12>
 800f346:	6983      	ldr	r3, [r0, #24]
 800f348:	b90b      	cbnz	r3, 800f34e <__swbuf_r+0x12>
 800f34a:	f7ff f8d7 	bl	800e4fc <__sinit>
 800f34e:	4b21      	ldr	r3, [pc, #132]	; (800f3d4 <__swbuf_r+0x98>)
 800f350:	429c      	cmp	r4, r3
 800f352:	d12b      	bne.n	800f3ac <__swbuf_r+0x70>
 800f354:	686c      	ldr	r4, [r5, #4]
 800f356:	69a3      	ldr	r3, [r4, #24]
 800f358:	60a3      	str	r3, [r4, #8]
 800f35a:	89a3      	ldrh	r3, [r4, #12]
 800f35c:	071a      	lsls	r2, r3, #28
 800f35e:	d52f      	bpl.n	800f3c0 <__swbuf_r+0x84>
 800f360:	6923      	ldr	r3, [r4, #16]
 800f362:	b36b      	cbz	r3, 800f3c0 <__swbuf_r+0x84>
 800f364:	6923      	ldr	r3, [r4, #16]
 800f366:	6820      	ldr	r0, [r4, #0]
 800f368:	1ac0      	subs	r0, r0, r3
 800f36a:	6963      	ldr	r3, [r4, #20]
 800f36c:	b2f6      	uxtb	r6, r6
 800f36e:	4283      	cmp	r3, r0
 800f370:	4637      	mov	r7, r6
 800f372:	dc04      	bgt.n	800f37e <__swbuf_r+0x42>
 800f374:	4621      	mov	r1, r4
 800f376:	4628      	mov	r0, r5
 800f378:	f000 ff42 	bl	8010200 <_fflush_r>
 800f37c:	bb30      	cbnz	r0, 800f3cc <__swbuf_r+0x90>
 800f37e:	68a3      	ldr	r3, [r4, #8]
 800f380:	3b01      	subs	r3, #1
 800f382:	60a3      	str	r3, [r4, #8]
 800f384:	6823      	ldr	r3, [r4, #0]
 800f386:	1c5a      	adds	r2, r3, #1
 800f388:	6022      	str	r2, [r4, #0]
 800f38a:	701e      	strb	r6, [r3, #0]
 800f38c:	6963      	ldr	r3, [r4, #20]
 800f38e:	3001      	adds	r0, #1
 800f390:	4283      	cmp	r3, r0
 800f392:	d004      	beq.n	800f39e <__swbuf_r+0x62>
 800f394:	89a3      	ldrh	r3, [r4, #12]
 800f396:	07db      	lsls	r3, r3, #31
 800f398:	d506      	bpl.n	800f3a8 <__swbuf_r+0x6c>
 800f39a:	2e0a      	cmp	r6, #10
 800f39c:	d104      	bne.n	800f3a8 <__swbuf_r+0x6c>
 800f39e:	4621      	mov	r1, r4
 800f3a0:	4628      	mov	r0, r5
 800f3a2:	f000 ff2d 	bl	8010200 <_fflush_r>
 800f3a6:	b988      	cbnz	r0, 800f3cc <__swbuf_r+0x90>
 800f3a8:	4638      	mov	r0, r7
 800f3aa:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800f3ac:	4b0a      	ldr	r3, [pc, #40]	; (800f3d8 <__swbuf_r+0x9c>)
 800f3ae:	429c      	cmp	r4, r3
 800f3b0:	d101      	bne.n	800f3b6 <__swbuf_r+0x7a>
 800f3b2:	68ac      	ldr	r4, [r5, #8]
 800f3b4:	e7cf      	b.n	800f356 <__swbuf_r+0x1a>
 800f3b6:	4b09      	ldr	r3, [pc, #36]	; (800f3dc <__swbuf_r+0xa0>)
 800f3b8:	429c      	cmp	r4, r3
 800f3ba:	bf08      	it	eq
 800f3bc:	68ec      	ldreq	r4, [r5, #12]
 800f3be:	e7ca      	b.n	800f356 <__swbuf_r+0x1a>
 800f3c0:	4621      	mov	r1, r4
 800f3c2:	4628      	mov	r0, r5
 800f3c4:	f000 f81e 	bl	800f404 <__swsetup_r>
 800f3c8:	2800      	cmp	r0, #0
 800f3ca:	d0cb      	beq.n	800f364 <__swbuf_r+0x28>
 800f3cc:	f04f 37ff 	mov.w	r7, #4294967295
 800f3d0:	e7ea      	b.n	800f3a8 <__swbuf_r+0x6c>
 800f3d2:	bf00      	nop
 800f3d4:	08012b78 	.word	0x08012b78
 800f3d8:	08012b98 	.word	0x08012b98
 800f3dc:	08012b58 	.word	0x08012b58

0800f3e0 <_write_r>:
 800f3e0:	b538      	push	{r3, r4, r5, lr}
 800f3e2:	4d07      	ldr	r5, [pc, #28]	; (800f400 <_write_r+0x20>)
 800f3e4:	4604      	mov	r4, r0
 800f3e6:	4608      	mov	r0, r1
 800f3e8:	4611      	mov	r1, r2
 800f3ea:	2200      	movs	r2, #0
 800f3ec:	602a      	str	r2, [r5, #0]
 800f3ee:	461a      	mov	r2, r3
 800f3f0:	f7f4 fd8a 	bl	8003f08 <_write>
 800f3f4:	1c43      	adds	r3, r0, #1
 800f3f6:	d102      	bne.n	800f3fe <_write_r+0x1e>
 800f3f8:	682b      	ldr	r3, [r5, #0]
 800f3fa:	b103      	cbz	r3, 800f3fe <_write_r+0x1e>
 800f3fc:	6023      	str	r3, [r4, #0]
 800f3fe:	bd38      	pop	{r3, r4, r5, pc}
 800f400:	240051ec 	.word	0x240051ec

0800f404 <__swsetup_r>:
 800f404:	4b32      	ldr	r3, [pc, #200]	; (800f4d0 <__swsetup_r+0xcc>)
 800f406:	b570      	push	{r4, r5, r6, lr}
 800f408:	681d      	ldr	r5, [r3, #0]
 800f40a:	4606      	mov	r6, r0
 800f40c:	460c      	mov	r4, r1
 800f40e:	b125      	cbz	r5, 800f41a <__swsetup_r+0x16>
 800f410:	69ab      	ldr	r3, [r5, #24]
 800f412:	b913      	cbnz	r3, 800f41a <__swsetup_r+0x16>
 800f414:	4628      	mov	r0, r5
 800f416:	f7ff f871 	bl	800e4fc <__sinit>
 800f41a:	4b2e      	ldr	r3, [pc, #184]	; (800f4d4 <__swsetup_r+0xd0>)
 800f41c:	429c      	cmp	r4, r3
 800f41e:	d10f      	bne.n	800f440 <__swsetup_r+0x3c>
 800f420:	686c      	ldr	r4, [r5, #4]
 800f422:	89a3      	ldrh	r3, [r4, #12]
 800f424:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 800f428:	0719      	lsls	r1, r3, #28
 800f42a:	d42c      	bmi.n	800f486 <__swsetup_r+0x82>
 800f42c:	06dd      	lsls	r5, r3, #27
 800f42e:	d411      	bmi.n	800f454 <__swsetup_r+0x50>
 800f430:	2309      	movs	r3, #9
 800f432:	6033      	str	r3, [r6, #0]
 800f434:	f042 0340 	orr.w	r3, r2, #64	; 0x40
 800f438:	81a3      	strh	r3, [r4, #12]
 800f43a:	f04f 30ff 	mov.w	r0, #4294967295
 800f43e:	e03e      	b.n	800f4be <__swsetup_r+0xba>
 800f440:	4b25      	ldr	r3, [pc, #148]	; (800f4d8 <__swsetup_r+0xd4>)
 800f442:	429c      	cmp	r4, r3
 800f444:	d101      	bne.n	800f44a <__swsetup_r+0x46>
 800f446:	68ac      	ldr	r4, [r5, #8]
 800f448:	e7eb      	b.n	800f422 <__swsetup_r+0x1e>
 800f44a:	4b24      	ldr	r3, [pc, #144]	; (800f4dc <__swsetup_r+0xd8>)
 800f44c:	429c      	cmp	r4, r3
 800f44e:	bf08      	it	eq
 800f450:	68ec      	ldreq	r4, [r5, #12]
 800f452:	e7e6      	b.n	800f422 <__swsetup_r+0x1e>
 800f454:	0758      	lsls	r0, r3, #29
 800f456:	d512      	bpl.n	800f47e <__swsetup_r+0x7a>
 800f458:	6b61      	ldr	r1, [r4, #52]	; 0x34
 800f45a:	b141      	cbz	r1, 800f46e <__swsetup_r+0x6a>
 800f45c:	f104 0344 	add.w	r3, r4, #68	; 0x44
 800f460:	4299      	cmp	r1, r3
 800f462:	d002      	beq.n	800f46a <__swsetup_r+0x66>
 800f464:	4630      	mov	r0, r6
 800f466:	f001 fb31 	bl	8010acc <_free_r>
 800f46a:	2300      	movs	r3, #0
 800f46c:	6363      	str	r3, [r4, #52]	; 0x34
 800f46e:	89a3      	ldrh	r3, [r4, #12]
 800f470:	f023 0324 	bic.w	r3, r3, #36	; 0x24
 800f474:	81a3      	strh	r3, [r4, #12]
 800f476:	2300      	movs	r3, #0
 800f478:	6063      	str	r3, [r4, #4]
 800f47a:	6923      	ldr	r3, [r4, #16]
 800f47c:	6023      	str	r3, [r4, #0]
 800f47e:	89a3      	ldrh	r3, [r4, #12]
 800f480:	f043 0308 	orr.w	r3, r3, #8
 800f484:	81a3      	strh	r3, [r4, #12]
 800f486:	6923      	ldr	r3, [r4, #16]
 800f488:	b94b      	cbnz	r3, 800f49e <__swsetup_r+0x9a>
 800f48a:	89a3      	ldrh	r3, [r4, #12]
 800f48c:	f403 7320 	and.w	r3, r3, #640	; 0x280
 800f490:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 800f494:	d003      	beq.n	800f49e <__swsetup_r+0x9a>
 800f496:	4621      	mov	r1, r4
 800f498:	4630      	mov	r0, r6
 800f49a:	f000 ff29 	bl	80102f0 <__smakebuf_r>
 800f49e:	89a0      	ldrh	r0, [r4, #12]
 800f4a0:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 800f4a4:	f010 0301 	ands.w	r3, r0, #1
 800f4a8:	d00a      	beq.n	800f4c0 <__swsetup_r+0xbc>
 800f4aa:	2300      	movs	r3, #0
 800f4ac:	60a3      	str	r3, [r4, #8]
 800f4ae:	6963      	ldr	r3, [r4, #20]
 800f4b0:	425b      	negs	r3, r3
 800f4b2:	61a3      	str	r3, [r4, #24]
 800f4b4:	6923      	ldr	r3, [r4, #16]
 800f4b6:	b943      	cbnz	r3, 800f4ca <__swsetup_r+0xc6>
 800f4b8:	f010 0080 	ands.w	r0, r0, #128	; 0x80
 800f4bc:	d1ba      	bne.n	800f434 <__swsetup_r+0x30>
 800f4be:	bd70      	pop	{r4, r5, r6, pc}
 800f4c0:	0781      	lsls	r1, r0, #30
 800f4c2:	bf58      	it	pl
 800f4c4:	6963      	ldrpl	r3, [r4, #20]
 800f4c6:	60a3      	str	r3, [r4, #8]
 800f4c8:	e7f4      	b.n	800f4b4 <__swsetup_r+0xb0>
 800f4ca:	2000      	movs	r0, #0
 800f4cc:	e7f7      	b.n	800f4be <__swsetup_r+0xba>
 800f4ce:	bf00      	nop
 800f4d0:	24000014 	.word	0x24000014
 800f4d4:	08012b78 	.word	0x08012b78
 800f4d8:	08012b98 	.word	0x08012b98
 800f4dc:	08012b58 	.word	0x08012b58

0800f4e0 <_close_r>:
 800f4e0:	b538      	push	{r3, r4, r5, lr}
 800f4e2:	4d06      	ldr	r5, [pc, #24]	; (800f4fc <_close_r+0x1c>)
 800f4e4:	2300      	movs	r3, #0
 800f4e6:	4604      	mov	r4, r0
 800f4e8:	4608      	mov	r0, r1
 800f4ea:	602b      	str	r3, [r5, #0]
 800f4ec:	f7f4 fd28 	bl	8003f40 <_close>
 800f4f0:	1c43      	adds	r3, r0, #1
 800f4f2:	d102      	bne.n	800f4fa <_close_r+0x1a>
 800f4f4:	682b      	ldr	r3, [r5, #0]
 800f4f6:	b103      	cbz	r3, 800f4fa <_close_r+0x1a>
 800f4f8:	6023      	str	r3, [r4, #0]
 800f4fa:	bd38      	pop	{r3, r4, r5, pc}
 800f4fc:	240051ec 	.word	0x240051ec

0800f500 <quorem>:
 800f500:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800f504:	6903      	ldr	r3, [r0, #16]
 800f506:	690c      	ldr	r4, [r1, #16]
 800f508:	42a3      	cmp	r3, r4
 800f50a:	4607      	mov	r7, r0
 800f50c:	f2c0 8081 	blt.w	800f612 <quorem+0x112>
 800f510:	3c01      	subs	r4, #1
 800f512:	f101 0814 	add.w	r8, r1, #20
 800f516:	f100 0514 	add.w	r5, r0, #20
 800f51a:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 800f51e:	9301      	str	r3, [sp, #4]
 800f520:	f858 3024 	ldr.w	r3, [r8, r4, lsl #2]
 800f524:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 800f528:	3301      	adds	r3, #1
 800f52a:	429a      	cmp	r2, r3
 800f52c:	ea4f 0b84 	mov.w	fp, r4, lsl #2
 800f530:	eb08 0984 	add.w	r9, r8, r4, lsl #2
 800f534:	fbb2 f6f3 	udiv	r6, r2, r3
 800f538:	d331      	bcc.n	800f59e <quorem+0x9e>
 800f53a:	f04f 0e00 	mov.w	lr, #0
 800f53e:	4640      	mov	r0, r8
 800f540:	46ac      	mov	ip, r5
 800f542:	46f2      	mov	sl, lr
 800f544:	f850 2b04 	ldr.w	r2, [r0], #4
 800f548:	b293      	uxth	r3, r2
 800f54a:	fb06 e303 	mla	r3, r6, r3, lr
 800f54e:	ea4f 4e13 	mov.w	lr, r3, lsr #16
 800f552:	b29b      	uxth	r3, r3
 800f554:	ebaa 0303 	sub.w	r3, sl, r3
 800f558:	f8dc a000 	ldr.w	sl, [ip]
 800f55c:	0c12      	lsrs	r2, r2, #16
 800f55e:	fa13 f38a 	uxtah	r3, r3, sl
 800f562:	fb06 e202 	mla	r2, r6, r2, lr
 800f566:	9300      	str	r3, [sp, #0]
 800f568:	9b00      	ldr	r3, [sp, #0]
 800f56a:	ea4f 4e12 	mov.w	lr, r2, lsr #16
 800f56e:	b292      	uxth	r2, r2
 800f570:	ebc2 421a 	rsb	r2, r2, sl, lsr #16
 800f574:	eb02 4223 	add.w	r2, r2, r3, asr #16
 800f578:	f8bd 3000 	ldrh.w	r3, [sp]
 800f57c:	4581      	cmp	r9, r0
 800f57e:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800f582:	f84c 3b04 	str.w	r3, [ip], #4
 800f586:	ea4f 4a22 	mov.w	sl, r2, asr #16
 800f58a:	d2db      	bcs.n	800f544 <quorem+0x44>
 800f58c:	f855 300b 	ldr.w	r3, [r5, fp]
 800f590:	b92b      	cbnz	r3, 800f59e <quorem+0x9e>
 800f592:	9b01      	ldr	r3, [sp, #4]
 800f594:	3b04      	subs	r3, #4
 800f596:	429d      	cmp	r5, r3
 800f598:	461a      	mov	r2, r3
 800f59a:	d32e      	bcc.n	800f5fa <quorem+0xfa>
 800f59c:	613c      	str	r4, [r7, #16]
 800f59e:	4638      	mov	r0, r7
 800f5a0:	f001 f97c 	bl	801089c <__mcmp>
 800f5a4:	2800      	cmp	r0, #0
 800f5a6:	db24      	blt.n	800f5f2 <quorem+0xf2>
 800f5a8:	3601      	adds	r6, #1
 800f5aa:	4628      	mov	r0, r5
 800f5ac:	f04f 0c00 	mov.w	ip, #0
 800f5b0:	f858 2b04 	ldr.w	r2, [r8], #4
 800f5b4:	f8d0 e000 	ldr.w	lr, [r0]
 800f5b8:	b293      	uxth	r3, r2
 800f5ba:	ebac 0303 	sub.w	r3, ip, r3
 800f5be:	0c12      	lsrs	r2, r2, #16
 800f5c0:	fa13 f38e 	uxtah	r3, r3, lr
 800f5c4:	ebc2 421e 	rsb	r2, r2, lr, lsr #16
 800f5c8:	eb02 4223 	add.w	r2, r2, r3, asr #16
 800f5cc:	b29b      	uxth	r3, r3
 800f5ce:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800f5d2:	45c1      	cmp	r9, r8
 800f5d4:	f840 3b04 	str.w	r3, [r0], #4
 800f5d8:	ea4f 4c22 	mov.w	ip, r2, asr #16
 800f5dc:	d2e8      	bcs.n	800f5b0 <quorem+0xb0>
 800f5de:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 800f5e2:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 800f5e6:	b922      	cbnz	r2, 800f5f2 <quorem+0xf2>
 800f5e8:	3b04      	subs	r3, #4
 800f5ea:	429d      	cmp	r5, r3
 800f5ec:	461a      	mov	r2, r3
 800f5ee:	d30a      	bcc.n	800f606 <quorem+0x106>
 800f5f0:	613c      	str	r4, [r7, #16]
 800f5f2:	4630      	mov	r0, r6
 800f5f4:	b003      	add	sp, #12
 800f5f6:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800f5fa:	6812      	ldr	r2, [r2, #0]
 800f5fc:	3b04      	subs	r3, #4
 800f5fe:	2a00      	cmp	r2, #0
 800f600:	d1cc      	bne.n	800f59c <quorem+0x9c>
 800f602:	3c01      	subs	r4, #1
 800f604:	e7c7      	b.n	800f596 <quorem+0x96>
 800f606:	6812      	ldr	r2, [r2, #0]
 800f608:	3b04      	subs	r3, #4
 800f60a:	2a00      	cmp	r2, #0
 800f60c:	d1f0      	bne.n	800f5f0 <quorem+0xf0>
 800f60e:	3c01      	subs	r4, #1
 800f610:	e7eb      	b.n	800f5ea <quorem+0xea>
 800f612:	2000      	movs	r0, #0
 800f614:	e7ee      	b.n	800f5f4 <quorem+0xf4>
	...

0800f618 <_dtoa_r>:
 800f618:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800f61c:	ed2d 8b02 	vpush	{d8}
 800f620:	6a45      	ldr	r5, [r0, #36]	; 0x24
 800f622:	b091      	sub	sp, #68	; 0x44
 800f624:	ed8d 0b02 	vstr	d0, [sp, #8]
 800f628:	ec59 8b10 	vmov	r8, r9, d0
 800f62c:	9c1c      	ldr	r4, [sp, #112]	; 0x70
 800f62e:	9106      	str	r1, [sp, #24]
 800f630:	4606      	mov	r6, r0
 800f632:	9208      	str	r2, [sp, #32]
 800f634:	930c      	str	r3, [sp, #48]	; 0x30
 800f636:	b975      	cbnz	r5, 800f656 <_dtoa_r+0x3e>
 800f638:	2010      	movs	r0, #16
 800f63a:	f000 fe99 	bl	8010370 <malloc>
 800f63e:	4602      	mov	r2, r0
 800f640:	6270      	str	r0, [r6, #36]	; 0x24
 800f642:	b920      	cbnz	r0, 800f64e <_dtoa_r+0x36>
 800f644:	4baa      	ldr	r3, [pc, #680]	; (800f8f0 <_dtoa_r+0x2d8>)
 800f646:	21ea      	movs	r1, #234	; 0xea
 800f648:	48aa      	ldr	r0, [pc, #680]	; (800f8f4 <_dtoa_r+0x2dc>)
 800f64a:	f001 fd53 	bl	80110f4 <__assert_func>
 800f64e:	e9c0 5501 	strd	r5, r5, [r0, #4]
 800f652:	6005      	str	r5, [r0, #0]
 800f654:	60c5      	str	r5, [r0, #12]
 800f656:	6a73      	ldr	r3, [r6, #36]	; 0x24
 800f658:	6819      	ldr	r1, [r3, #0]
 800f65a:	b151      	cbz	r1, 800f672 <_dtoa_r+0x5a>
 800f65c:	685a      	ldr	r2, [r3, #4]
 800f65e:	604a      	str	r2, [r1, #4]
 800f660:	2301      	movs	r3, #1
 800f662:	4093      	lsls	r3, r2
 800f664:	608b      	str	r3, [r1, #8]
 800f666:	4630      	mov	r0, r6
 800f668:	f000 fed6 	bl	8010418 <_Bfree>
 800f66c:	6a73      	ldr	r3, [r6, #36]	; 0x24
 800f66e:	2200      	movs	r2, #0
 800f670:	601a      	str	r2, [r3, #0]
 800f672:	f1b9 0300 	subs.w	r3, r9, #0
 800f676:	bfbb      	ittet	lt
 800f678:	f023 4300 	biclt.w	r3, r3, #2147483648	; 0x80000000
 800f67c:	9303      	strlt	r3, [sp, #12]
 800f67e:	2300      	movge	r3, #0
 800f680:	2201      	movlt	r2, #1
 800f682:	bfac      	ite	ge
 800f684:	6023      	strge	r3, [r4, #0]
 800f686:	6022      	strlt	r2, [r4, #0]
 800f688:	4b9b      	ldr	r3, [pc, #620]	; (800f8f8 <_dtoa_r+0x2e0>)
 800f68a:	9c03      	ldr	r4, [sp, #12]
 800f68c:	43a3      	bics	r3, r4
 800f68e:	d11c      	bne.n	800f6ca <_dtoa_r+0xb2>
 800f690:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 800f692:	f242 730f 	movw	r3, #9999	; 0x270f
 800f696:	6013      	str	r3, [r2, #0]
 800f698:	f3c4 0313 	ubfx	r3, r4, #0, #20
 800f69c:	ea53 0308 	orrs.w	r3, r3, r8
 800f6a0:	f000 84fd 	beq.w	801009e <_dtoa_r+0xa86>
 800f6a4:	9b1d      	ldr	r3, [sp, #116]	; 0x74
 800f6a6:	b963      	cbnz	r3, 800f6c2 <_dtoa_r+0xaa>
 800f6a8:	4b94      	ldr	r3, [pc, #592]	; (800f8fc <_dtoa_r+0x2e4>)
 800f6aa:	e01f      	b.n	800f6ec <_dtoa_r+0xd4>
 800f6ac:	4b94      	ldr	r3, [pc, #592]	; (800f900 <_dtoa_r+0x2e8>)
 800f6ae:	9301      	str	r3, [sp, #4]
 800f6b0:	3308      	adds	r3, #8
 800f6b2:	9a1d      	ldr	r2, [sp, #116]	; 0x74
 800f6b4:	6013      	str	r3, [r2, #0]
 800f6b6:	9801      	ldr	r0, [sp, #4]
 800f6b8:	b011      	add	sp, #68	; 0x44
 800f6ba:	ecbd 8b02 	vpop	{d8}
 800f6be:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800f6c2:	4b8e      	ldr	r3, [pc, #568]	; (800f8fc <_dtoa_r+0x2e4>)
 800f6c4:	9301      	str	r3, [sp, #4]
 800f6c6:	3303      	adds	r3, #3
 800f6c8:	e7f3      	b.n	800f6b2 <_dtoa_r+0x9a>
 800f6ca:	ed9d 8b02 	vldr	d8, [sp, #8]
 800f6ce:	eeb5 8b40 	vcmp.f64	d8, #0.0
 800f6d2:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800f6d6:	d10b      	bne.n	800f6f0 <_dtoa_r+0xd8>
 800f6d8:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 800f6da:	2301      	movs	r3, #1
 800f6dc:	6013      	str	r3, [r2, #0]
 800f6de:	9b1d      	ldr	r3, [sp, #116]	; 0x74
 800f6e0:	2b00      	cmp	r3, #0
 800f6e2:	f000 84d9 	beq.w	8010098 <_dtoa_r+0xa80>
 800f6e6:	4887      	ldr	r0, [pc, #540]	; (800f904 <_dtoa_r+0x2ec>)
 800f6e8:	6018      	str	r0, [r3, #0]
 800f6ea:	1e43      	subs	r3, r0, #1
 800f6ec:	9301      	str	r3, [sp, #4]
 800f6ee:	e7e2      	b.n	800f6b6 <_dtoa_r+0x9e>
 800f6f0:	a90f      	add	r1, sp, #60	; 0x3c
 800f6f2:	aa0e      	add	r2, sp, #56	; 0x38
 800f6f4:	4630      	mov	r0, r6
 800f6f6:	eeb0 0b48 	vmov.f64	d0, d8
 800f6fa:	f001 f975 	bl	80109e8 <__d2b>
 800f6fe:	f3c4 510a 	ubfx	r1, r4, #20, #11
 800f702:	4605      	mov	r5, r0
 800f704:	980e      	ldr	r0, [sp, #56]	; 0x38
 800f706:	2900      	cmp	r1, #0
 800f708:	d046      	beq.n	800f798 <_dtoa_r+0x180>
 800f70a:	ee18 4a90 	vmov	r4, s17
 800f70e:	f3c4 0413 	ubfx	r4, r4, #0, #20
 800f712:	ec53 2b18 	vmov	r2, r3, d8
 800f716:	f044 537f 	orr.w	r3, r4, #1069547520	; 0x3fc00000
 800f71a:	f443 1340 	orr.w	r3, r3, #3145728	; 0x300000
 800f71e:	f2a1 31ff 	subw	r1, r1, #1023	; 0x3ff
 800f722:	2400      	movs	r4, #0
 800f724:	ec43 2b16 	vmov	d6, r2, r3
 800f728:	eeb7 7b08 	vmov.f64	d7, #120	; 0x3fc00000  1.5
 800f72c:	ed9f 5b6a 	vldr	d5, [pc, #424]	; 800f8d8 <_dtoa_r+0x2c0>
 800f730:	ee36 7b47 	vsub.f64	d7, d6, d7
 800f734:	ed9f 6b6a 	vldr	d6, [pc, #424]	; 800f8e0 <_dtoa_r+0x2c8>
 800f738:	eea7 6b05 	vfma.f64	d6, d7, d5
 800f73c:	ed9f 5b6a 	vldr	d5, [pc, #424]	; 800f8e8 <_dtoa_r+0x2d0>
 800f740:	ee07 1a90 	vmov	s15, r1
 800f744:	eeb8 4be7 	vcvt.f64.s32	d4, s15
 800f748:	eeb0 7b46 	vmov.f64	d7, d6
 800f74c:	eea4 7b05 	vfma.f64	d7, d4, d5
 800f750:	eefd 6bc7 	vcvt.s32.f64	s13, d7
 800f754:	eeb5 7bc0 	vcmpe.f64	d7, #0.0
 800f758:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800f75c:	ee16 ba90 	vmov	fp, s13
 800f760:	940a      	str	r4, [sp, #40]	; 0x28
 800f762:	d508      	bpl.n	800f776 <_dtoa_r+0x15e>
 800f764:	eeb8 6be6 	vcvt.f64.s32	d6, s13
 800f768:	eeb4 6b47 	vcmp.f64	d6, d7
 800f76c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800f770:	bf18      	it	ne
 800f772:	f10b 3bff 	addne.w	fp, fp, #4294967295
 800f776:	f1bb 0f16 	cmp.w	fp, #22
 800f77a:	d82f      	bhi.n	800f7dc <_dtoa_r+0x1c4>
 800f77c:	4b62      	ldr	r3, [pc, #392]	; (800f908 <_dtoa_r+0x2f0>)
 800f77e:	eb03 03cb 	add.w	r3, r3, fp, lsl #3
 800f782:	ed93 7b00 	vldr	d7, [r3]
 800f786:	eeb4 8bc7 	vcmpe.f64	d8, d7
 800f78a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800f78e:	d501      	bpl.n	800f794 <_dtoa_r+0x17c>
 800f790:	f10b 3bff 	add.w	fp, fp, #4294967295
 800f794:	2300      	movs	r3, #0
 800f796:	e022      	b.n	800f7de <_dtoa_r+0x1c6>
 800f798:	990f      	ldr	r1, [sp, #60]	; 0x3c
 800f79a:	4401      	add	r1, r0
 800f79c:	f201 4332 	addw	r3, r1, #1074	; 0x432
 800f7a0:	2b20      	cmp	r3, #32
 800f7a2:	bfc1      	itttt	gt
 800f7a4:	f1c3 0340 	rsbgt	r3, r3, #64	; 0x40
 800f7a8:	fa04 f303 	lslgt.w	r3, r4, r3
 800f7ac:	f201 4412 	addwgt	r4, r1, #1042	; 0x412
 800f7b0:	fa28 f804 	lsrgt.w	r8, r8, r4
 800f7b4:	bfd6      	itet	le
 800f7b6:	f1c3 0320 	rsble	r3, r3, #32
 800f7ba:	ea43 0808 	orrgt.w	r8, r3, r8
 800f7be:	fa08 f803 	lslle.w	r8, r8, r3
 800f7c2:	ee07 8a90 	vmov	s15, r8
 800f7c6:	eeb8 7b67 	vcvt.f64.u32	d7, s15
 800f7ca:	3901      	subs	r1, #1
 800f7cc:	ee17 4a90 	vmov	r4, s15
 800f7d0:	ec53 2b17 	vmov	r2, r3, d7
 800f7d4:	f1a4 73f8 	sub.w	r3, r4, #32505856	; 0x1f00000
 800f7d8:	2401      	movs	r4, #1
 800f7da:	e7a3      	b.n	800f724 <_dtoa_r+0x10c>
 800f7dc:	2301      	movs	r3, #1
 800f7de:	930b      	str	r3, [sp, #44]	; 0x2c
 800f7e0:	1a43      	subs	r3, r0, r1
 800f7e2:	1e5a      	subs	r2, r3, #1
 800f7e4:	bf45      	ittet	mi
 800f7e6:	f1c3 0301 	rsbmi	r3, r3, #1
 800f7ea:	9304      	strmi	r3, [sp, #16]
 800f7ec:	2300      	movpl	r3, #0
 800f7ee:	2300      	movmi	r3, #0
 800f7f0:	9205      	str	r2, [sp, #20]
 800f7f2:	bf54      	ite	pl
 800f7f4:	9304      	strpl	r3, [sp, #16]
 800f7f6:	9305      	strmi	r3, [sp, #20]
 800f7f8:	f1bb 0f00 	cmp.w	fp, #0
 800f7fc:	db18      	blt.n	800f830 <_dtoa_r+0x218>
 800f7fe:	9b05      	ldr	r3, [sp, #20]
 800f800:	f8cd b024 	str.w	fp, [sp, #36]	; 0x24
 800f804:	445b      	add	r3, fp
 800f806:	9305      	str	r3, [sp, #20]
 800f808:	2300      	movs	r3, #0
 800f80a:	9a06      	ldr	r2, [sp, #24]
 800f80c:	2a09      	cmp	r2, #9
 800f80e:	d849      	bhi.n	800f8a4 <_dtoa_r+0x28c>
 800f810:	2a05      	cmp	r2, #5
 800f812:	bfc4      	itt	gt
 800f814:	3a04      	subgt	r2, #4
 800f816:	9206      	strgt	r2, [sp, #24]
 800f818:	9a06      	ldr	r2, [sp, #24]
 800f81a:	f1a2 0202 	sub.w	r2, r2, #2
 800f81e:	bfcc      	ite	gt
 800f820:	2400      	movgt	r4, #0
 800f822:	2401      	movle	r4, #1
 800f824:	2a03      	cmp	r2, #3
 800f826:	d848      	bhi.n	800f8ba <_dtoa_r+0x2a2>
 800f828:	e8df f002 	tbb	[pc, r2]
 800f82c:	3a2c2e0b 	.word	0x3a2c2e0b
 800f830:	9b04      	ldr	r3, [sp, #16]
 800f832:	2200      	movs	r2, #0
 800f834:	eba3 030b 	sub.w	r3, r3, fp
 800f838:	9304      	str	r3, [sp, #16]
 800f83a:	9209      	str	r2, [sp, #36]	; 0x24
 800f83c:	f1cb 0300 	rsb	r3, fp, #0
 800f840:	e7e3      	b.n	800f80a <_dtoa_r+0x1f2>
 800f842:	2200      	movs	r2, #0
 800f844:	9207      	str	r2, [sp, #28]
 800f846:	9a08      	ldr	r2, [sp, #32]
 800f848:	2a00      	cmp	r2, #0
 800f84a:	dc39      	bgt.n	800f8c0 <_dtoa_r+0x2a8>
 800f84c:	f04f 0a01 	mov.w	sl, #1
 800f850:	46d1      	mov	r9, sl
 800f852:	4652      	mov	r2, sl
 800f854:	f8cd a020 	str.w	sl, [sp, #32]
 800f858:	6a77      	ldr	r7, [r6, #36]	; 0x24
 800f85a:	2100      	movs	r1, #0
 800f85c:	6079      	str	r1, [r7, #4]
 800f85e:	2004      	movs	r0, #4
 800f860:	f100 0c14 	add.w	ip, r0, #20
 800f864:	4594      	cmp	ip, r2
 800f866:	6879      	ldr	r1, [r7, #4]
 800f868:	d92f      	bls.n	800f8ca <_dtoa_r+0x2b2>
 800f86a:	4630      	mov	r0, r6
 800f86c:	930d      	str	r3, [sp, #52]	; 0x34
 800f86e:	f000 fd93 	bl	8010398 <_Balloc>
 800f872:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 800f874:	9001      	str	r0, [sp, #4]
 800f876:	4602      	mov	r2, r0
 800f878:	2800      	cmp	r0, #0
 800f87a:	d149      	bne.n	800f910 <_dtoa_r+0x2f8>
 800f87c:	4b23      	ldr	r3, [pc, #140]	; (800f90c <_dtoa_r+0x2f4>)
 800f87e:	f44f 71d5 	mov.w	r1, #426	; 0x1aa
 800f882:	e6e1      	b.n	800f648 <_dtoa_r+0x30>
 800f884:	2201      	movs	r2, #1
 800f886:	e7dd      	b.n	800f844 <_dtoa_r+0x22c>
 800f888:	2200      	movs	r2, #0
 800f88a:	9207      	str	r2, [sp, #28]
 800f88c:	9a08      	ldr	r2, [sp, #32]
 800f88e:	eb0b 0a02 	add.w	sl, fp, r2
 800f892:	f10a 0901 	add.w	r9, sl, #1
 800f896:	464a      	mov	r2, r9
 800f898:	2a01      	cmp	r2, #1
 800f89a:	bfb8      	it	lt
 800f89c:	2201      	movlt	r2, #1
 800f89e:	e7db      	b.n	800f858 <_dtoa_r+0x240>
 800f8a0:	2201      	movs	r2, #1
 800f8a2:	e7f2      	b.n	800f88a <_dtoa_r+0x272>
 800f8a4:	2401      	movs	r4, #1
 800f8a6:	2200      	movs	r2, #0
 800f8a8:	e9cd 2406 	strd	r2, r4, [sp, #24]
 800f8ac:	f04f 3aff 	mov.w	sl, #4294967295
 800f8b0:	2100      	movs	r1, #0
 800f8b2:	46d1      	mov	r9, sl
 800f8b4:	2212      	movs	r2, #18
 800f8b6:	9108      	str	r1, [sp, #32]
 800f8b8:	e7ce      	b.n	800f858 <_dtoa_r+0x240>
 800f8ba:	2201      	movs	r2, #1
 800f8bc:	9207      	str	r2, [sp, #28]
 800f8be:	e7f5      	b.n	800f8ac <_dtoa_r+0x294>
 800f8c0:	f8dd a020 	ldr.w	sl, [sp, #32]
 800f8c4:	46d1      	mov	r9, sl
 800f8c6:	4652      	mov	r2, sl
 800f8c8:	e7c6      	b.n	800f858 <_dtoa_r+0x240>
 800f8ca:	3101      	adds	r1, #1
 800f8cc:	6079      	str	r1, [r7, #4]
 800f8ce:	0040      	lsls	r0, r0, #1
 800f8d0:	e7c6      	b.n	800f860 <_dtoa_r+0x248>
 800f8d2:	bf00      	nop
 800f8d4:	f3af 8000 	nop.w
 800f8d8:	636f4361 	.word	0x636f4361
 800f8dc:	3fd287a7 	.word	0x3fd287a7
 800f8e0:	8b60c8b3 	.word	0x8b60c8b3
 800f8e4:	3fc68a28 	.word	0x3fc68a28
 800f8e8:	509f79fb 	.word	0x509f79fb
 800f8ec:	3fd34413 	.word	0x3fd34413
 800f8f0:	08012bfd 	.word	0x08012bfd
 800f8f4:	08012c14 	.word	0x08012c14
 800f8f8:	7ff00000 	.word	0x7ff00000
 800f8fc:	08012bf9 	.word	0x08012bf9
 800f900:	08012bf0 	.word	0x08012bf0
 800f904:	08012bcd 	.word	0x08012bcd
 800f908:	08012d08 	.word	0x08012d08
 800f90c:	08012c6f 	.word	0x08012c6f
 800f910:	6a72      	ldr	r2, [r6, #36]	; 0x24
 800f912:	9901      	ldr	r1, [sp, #4]
 800f914:	6011      	str	r1, [r2, #0]
 800f916:	f1b9 0f0e 	cmp.w	r9, #14
 800f91a:	d86c      	bhi.n	800f9f6 <_dtoa_r+0x3de>
 800f91c:	2c00      	cmp	r4, #0
 800f91e:	d06a      	beq.n	800f9f6 <_dtoa_r+0x3de>
 800f920:	f1bb 0f00 	cmp.w	fp, #0
 800f924:	f340 80a0 	ble.w	800fa68 <_dtoa_r+0x450>
 800f928:	49c1      	ldr	r1, [pc, #772]	; (800fc30 <_dtoa_r+0x618>)
 800f92a:	f00b 020f 	and.w	r2, fp, #15
 800f92e:	eb01 02c2 	add.w	r2, r1, r2, lsl #3
 800f932:	f41b 7f80 	tst.w	fp, #256	; 0x100
 800f936:	ed92 7b00 	vldr	d7, [r2]
 800f93a:	ea4f 112b 	mov.w	r1, fp, asr #4
 800f93e:	f000 8087 	beq.w	800fa50 <_dtoa_r+0x438>
 800f942:	4abc      	ldr	r2, [pc, #752]	; (800fc34 <_dtoa_r+0x61c>)
 800f944:	ed92 6b08 	vldr	d6, [r2, #32]
 800f948:	ee88 6b06 	vdiv.f64	d6, d8, d6
 800f94c:	ed8d 6b02 	vstr	d6, [sp, #8]
 800f950:	f001 010f 	and.w	r1, r1, #15
 800f954:	2203      	movs	r2, #3
 800f956:	48b7      	ldr	r0, [pc, #732]	; (800fc34 <_dtoa_r+0x61c>)
 800f958:	2900      	cmp	r1, #0
 800f95a:	d17b      	bne.n	800fa54 <_dtoa_r+0x43c>
 800f95c:	ed9d 6b02 	vldr	d6, [sp, #8]
 800f960:	ee86 7b07 	vdiv.f64	d7, d6, d7
 800f964:	ed8d 7b02 	vstr	d7, [sp, #8]
 800f968:	990b      	ldr	r1, [sp, #44]	; 0x2c
 800f96a:	2900      	cmp	r1, #0
 800f96c:	f000 80a2 	beq.w	800fab4 <_dtoa_r+0x49c>
 800f970:	eeb7 6b00 	vmov.f64	d6, #112	; 0x3f800000  1.0
 800f974:	ed9d 7b02 	vldr	d7, [sp, #8]
 800f978:	eeb4 7bc6 	vcmpe.f64	d7, d6
 800f97c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800f980:	f140 8098 	bpl.w	800fab4 <_dtoa_r+0x49c>
 800f984:	f1b9 0f00 	cmp.w	r9, #0
 800f988:	f000 8094 	beq.w	800fab4 <_dtoa_r+0x49c>
 800f98c:	f1ba 0f00 	cmp.w	sl, #0
 800f990:	dd2f      	ble.n	800f9f2 <_dtoa_r+0x3da>
 800f992:	eeb2 6b04 	vmov.f64	d6, #36	; 0x41200000  10.0
 800f996:	ee27 7b06 	vmul.f64	d7, d7, d6
 800f99a:	ed8d 7b02 	vstr	d7, [sp, #8]
 800f99e:	f10b 37ff 	add.w	r7, fp, #4294967295
 800f9a2:	3201      	adds	r2, #1
 800f9a4:	4650      	mov	r0, sl
 800f9a6:	ed9d 6b02 	vldr	d6, [sp, #8]
 800f9aa:	eeb1 5b0c 	vmov.f64	d5, #28	; 0x40e00000  7.0
 800f9ae:	ee07 2a90 	vmov	s15, r2
 800f9b2:	eeb8 7be7 	vcvt.f64.s32	d7, s15
 800f9b6:	eea7 5b06 	vfma.f64	d5, d7, d6
 800f9ba:	ee15 4a90 	vmov	r4, s11
 800f9be:	ec52 1b15 	vmov	r1, r2, d5
 800f9c2:	f1a4 7250 	sub.w	r2, r4, #54525952	; 0x3400000
 800f9c6:	2800      	cmp	r0, #0
 800f9c8:	d177      	bne.n	800faba <_dtoa_r+0x4a2>
 800f9ca:	eeb1 7b04 	vmov.f64	d7, #20	; 0x40a00000  5.0
 800f9ce:	ee36 6b47 	vsub.f64	d6, d6, d7
 800f9d2:	ec42 1b17 	vmov	d7, r1, r2
 800f9d6:	eeb4 6bc7 	vcmpe.f64	d6, d7
 800f9da:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800f9de:	f300 8263 	bgt.w	800fea8 <_dtoa_r+0x890>
 800f9e2:	eeb1 7b47 	vneg.f64	d7, d7
 800f9e6:	eeb4 6bc7 	vcmpe.f64	d6, d7
 800f9ea:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800f9ee:	f100 8258 	bmi.w	800fea2 <_dtoa_r+0x88a>
 800f9f2:	ed8d 8b02 	vstr	d8, [sp, #8]
 800f9f6:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
 800f9f8:	2a00      	cmp	r2, #0
 800f9fa:	f2c0 811d 	blt.w	800fc38 <_dtoa_r+0x620>
 800f9fe:	f1bb 0f0e 	cmp.w	fp, #14
 800fa02:	f300 8119 	bgt.w	800fc38 <_dtoa_r+0x620>
 800fa06:	4b8a      	ldr	r3, [pc, #552]	; (800fc30 <_dtoa_r+0x618>)
 800fa08:	eb03 03cb 	add.w	r3, r3, fp, lsl #3
 800fa0c:	ed93 6b00 	vldr	d6, [r3]
 800fa10:	9b08      	ldr	r3, [sp, #32]
 800fa12:	2b00      	cmp	r3, #0
 800fa14:	f280 80b7 	bge.w	800fb86 <_dtoa_r+0x56e>
 800fa18:	f1b9 0f00 	cmp.w	r9, #0
 800fa1c:	f300 80b3 	bgt.w	800fb86 <_dtoa_r+0x56e>
 800fa20:	f040 823f 	bne.w	800fea2 <_dtoa_r+0x88a>
 800fa24:	eeb1 7b04 	vmov.f64	d7, #20	; 0x40a00000  5.0
 800fa28:	ee26 6b07 	vmul.f64	d6, d6, d7
 800fa2c:	ed9d 7b02 	vldr	d7, [sp, #8]
 800fa30:	eeb4 6bc7 	vcmpe.f64	d6, d7
 800fa34:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800fa38:	464c      	mov	r4, r9
 800fa3a:	464f      	mov	r7, r9
 800fa3c:	f280 8215 	bge.w	800fe6a <_dtoa_r+0x852>
 800fa40:	f8dd 8004 	ldr.w	r8, [sp, #4]
 800fa44:	2331      	movs	r3, #49	; 0x31
 800fa46:	f808 3b01 	strb.w	r3, [r8], #1
 800fa4a:	f10b 0b01 	add.w	fp, fp, #1
 800fa4e:	e211      	b.n	800fe74 <_dtoa_r+0x85c>
 800fa50:	2202      	movs	r2, #2
 800fa52:	e780      	b.n	800f956 <_dtoa_r+0x33e>
 800fa54:	07cc      	lsls	r4, r1, #31
 800fa56:	d504      	bpl.n	800fa62 <_dtoa_r+0x44a>
 800fa58:	ed90 6b00 	vldr	d6, [r0]
 800fa5c:	3201      	adds	r2, #1
 800fa5e:	ee27 7b06 	vmul.f64	d7, d7, d6
 800fa62:	1049      	asrs	r1, r1, #1
 800fa64:	3008      	adds	r0, #8
 800fa66:	e777      	b.n	800f958 <_dtoa_r+0x340>
 800fa68:	d022      	beq.n	800fab0 <_dtoa_r+0x498>
 800fa6a:	f1cb 0100 	rsb	r1, fp, #0
 800fa6e:	4a70      	ldr	r2, [pc, #448]	; (800fc30 <_dtoa_r+0x618>)
 800fa70:	f001 000f 	and.w	r0, r1, #15
 800fa74:	eb02 02c0 	add.w	r2, r2, r0, lsl #3
 800fa78:	ed92 7b00 	vldr	d7, [r2]
 800fa7c:	ee28 7b07 	vmul.f64	d7, d8, d7
 800fa80:	ed8d 7b02 	vstr	d7, [sp, #8]
 800fa84:	486b      	ldr	r0, [pc, #428]	; (800fc34 <_dtoa_r+0x61c>)
 800fa86:	1109      	asrs	r1, r1, #4
 800fa88:	2400      	movs	r4, #0
 800fa8a:	2202      	movs	r2, #2
 800fa8c:	b929      	cbnz	r1, 800fa9a <_dtoa_r+0x482>
 800fa8e:	2c00      	cmp	r4, #0
 800fa90:	f43f af6a 	beq.w	800f968 <_dtoa_r+0x350>
 800fa94:	ed8d 7b02 	vstr	d7, [sp, #8]
 800fa98:	e766      	b.n	800f968 <_dtoa_r+0x350>
 800fa9a:	07cf      	lsls	r7, r1, #31
 800fa9c:	d505      	bpl.n	800faaa <_dtoa_r+0x492>
 800fa9e:	ed90 6b00 	vldr	d6, [r0]
 800faa2:	3201      	adds	r2, #1
 800faa4:	2401      	movs	r4, #1
 800faa6:	ee27 7b06 	vmul.f64	d7, d7, d6
 800faaa:	1049      	asrs	r1, r1, #1
 800faac:	3008      	adds	r0, #8
 800faae:	e7ed      	b.n	800fa8c <_dtoa_r+0x474>
 800fab0:	2202      	movs	r2, #2
 800fab2:	e759      	b.n	800f968 <_dtoa_r+0x350>
 800fab4:	465f      	mov	r7, fp
 800fab6:	4648      	mov	r0, r9
 800fab8:	e775      	b.n	800f9a6 <_dtoa_r+0x38e>
 800faba:	ec42 1b17 	vmov	d7, r1, r2
 800fabe:	4a5c      	ldr	r2, [pc, #368]	; (800fc30 <_dtoa_r+0x618>)
 800fac0:	eb02 02c0 	add.w	r2, r2, r0, lsl #3
 800fac4:	ed12 4b02 	vldr	d4, [r2, #-8]
 800fac8:	9a01      	ldr	r2, [sp, #4]
 800faca:	1814      	adds	r4, r2, r0
 800facc:	9a07      	ldr	r2, [sp, #28]
 800face:	b352      	cbz	r2, 800fb26 <_dtoa_r+0x50e>
 800fad0:	eeb6 3b00 	vmov.f64	d3, #96	; 0x3f000000  0.5
 800fad4:	eeb7 2b00 	vmov.f64	d2, #112	; 0x3f800000  1.0
 800fad8:	f8dd 8004 	ldr.w	r8, [sp, #4]
 800fadc:	ee83 5b04 	vdiv.f64	d5, d3, d4
 800fae0:	eeb2 3b04 	vmov.f64	d3, #36	; 0x41200000  10.0
 800fae4:	ee35 7b47 	vsub.f64	d7, d5, d7
 800fae8:	eefd 4bc6 	vcvt.s32.f64	s9, d6
 800faec:	ee14 2a90 	vmov	r2, s9
 800faf0:	eeb8 5be4 	vcvt.f64.s32	d5, s9
 800faf4:	3230      	adds	r2, #48	; 0x30
 800faf6:	ee36 6b45 	vsub.f64	d6, d6, d5
 800fafa:	eeb4 6bc7 	vcmpe.f64	d6, d7
 800fafe:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800fb02:	f808 2b01 	strb.w	r2, [r8], #1
 800fb06:	d439      	bmi.n	800fb7c <_dtoa_r+0x564>
 800fb08:	ee32 5b46 	vsub.f64	d5, d2, d6
 800fb0c:	eeb4 5bc7 	vcmpe.f64	d5, d7
 800fb10:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800fb14:	d472      	bmi.n	800fbfc <_dtoa_r+0x5e4>
 800fb16:	45a0      	cmp	r8, r4
 800fb18:	f43f af6b 	beq.w	800f9f2 <_dtoa_r+0x3da>
 800fb1c:	ee27 7b03 	vmul.f64	d7, d7, d3
 800fb20:	ee26 6b03 	vmul.f64	d6, d6, d3
 800fb24:	e7e0      	b.n	800fae8 <_dtoa_r+0x4d0>
 800fb26:	f8dd 8004 	ldr.w	r8, [sp, #4]
 800fb2a:	ee27 7b04 	vmul.f64	d7, d7, d4
 800fb2e:	4621      	mov	r1, r4
 800fb30:	eeb2 3b04 	vmov.f64	d3, #36	; 0x41200000  10.0
 800fb34:	eefd 4bc6 	vcvt.s32.f64	s9, d6
 800fb38:	ee14 2a90 	vmov	r2, s9
 800fb3c:	3230      	adds	r2, #48	; 0x30
 800fb3e:	f808 2b01 	strb.w	r2, [r8], #1
 800fb42:	45a0      	cmp	r8, r4
 800fb44:	eeb8 5be4 	vcvt.f64.s32	d5, s9
 800fb48:	ee36 6b45 	vsub.f64	d6, d6, d5
 800fb4c:	d118      	bne.n	800fb80 <_dtoa_r+0x568>
 800fb4e:	eeb6 5b00 	vmov.f64	d5, #96	; 0x3f000000  0.5
 800fb52:	ee37 4b05 	vadd.f64	d4, d7, d5
 800fb56:	eeb4 6bc4 	vcmpe.f64	d6, d4
 800fb5a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800fb5e:	dc4d      	bgt.n	800fbfc <_dtoa_r+0x5e4>
 800fb60:	ee35 7b47 	vsub.f64	d7, d5, d7
 800fb64:	eeb4 6bc7 	vcmpe.f64	d6, d7
 800fb68:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800fb6c:	f57f af41 	bpl.w	800f9f2 <_dtoa_r+0x3da>
 800fb70:	4688      	mov	r8, r1
 800fb72:	3901      	subs	r1, #1
 800fb74:	f818 3c01 	ldrb.w	r3, [r8, #-1]
 800fb78:	2b30      	cmp	r3, #48	; 0x30
 800fb7a:	d0f9      	beq.n	800fb70 <_dtoa_r+0x558>
 800fb7c:	46bb      	mov	fp, r7
 800fb7e:	e02a      	b.n	800fbd6 <_dtoa_r+0x5be>
 800fb80:	ee26 6b03 	vmul.f64	d6, d6, d3
 800fb84:	e7d6      	b.n	800fb34 <_dtoa_r+0x51c>
 800fb86:	ed9d 7b02 	vldr	d7, [sp, #8]
 800fb8a:	eeb2 4b04 	vmov.f64	d4, #36	; 0x41200000  10.0
 800fb8e:	f8dd 8004 	ldr.w	r8, [sp, #4]
 800fb92:	ee87 5b06 	vdiv.f64	d5, d7, d6
 800fb96:	eebd 5bc5 	vcvt.s32.f64	s10, d5
 800fb9a:	ee15 3a10 	vmov	r3, s10
 800fb9e:	3330      	adds	r3, #48	; 0x30
 800fba0:	f808 3b01 	strb.w	r3, [r8], #1
 800fba4:	9b01      	ldr	r3, [sp, #4]
 800fba6:	eba8 0303 	sub.w	r3, r8, r3
 800fbaa:	4599      	cmp	r9, r3
 800fbac:	eeb8 3bc5 	vcvt.f64.s32	d3, s10
 800fbb0:	eea3 7b46 	vfms.f64	d7, d3, d6
 800fbb4:	d133      	bne.n	800fc1e <_dtoa_r+0x606>
 800fbb6:	ee37 7b07 	vadd.f64	d7, d7, d7
 800fbba:	eeb4 7bc6 	vcmpe.f64	d7, d6
 800fbbe:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800fbc2:	dc1a      	bgt.n	800fbfa <_dtoa_r+0x5e2>
 800fbc4:	eeb4 7b46 	vcmp.f64	d7, d6
 800fbc8:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800fbcc:	d103      	bne.n	800fbd6 <_dtoa_r+0x5be>
 800fbce:	ee15 3a10 	vmov	r3, s10
 800fbd2:	07d9      	lsls	r1, r3, #31
 800fbd4:	d411      	bmi.n	800fbfa <_dtoa_r+0x5e2>
 800fbd6:	4629      	mov	r1, r5
 800fbd8:	4630      	mov	r0, r6
 800fbda:	f000 fc1d 	bl	8010418 <_Bfree>
 800fbde:	2300      	movs	r3, #0
 800fbe0:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 800fbe2:	f888 3000 	strb.w	r3, [r8]
 800fbe6:	f10b 0301 	add.w	r3, fp, #1
 800fbea:	6013      	str	r3, [r2, #0]
 800fbec:	9b1d      	ldr	r3, [sp, #116]	; 0x74
 800fbee:	2b00      	cmp	r3, #0
 800fbf0:	f43f ad61 	beq.w	800f6b6 <_dtoa_r+0x9e>
 800fbf4:	f8c3 8000 	str.w	r8, [r3]
 800fbf8:	e55d      	b.n	800f6b6 <_dtoa_r+0x9e>
 800fbfa:	465f      	mov	r7, fp
 800fbfc:	4643      	mov	r3, r8
 800fbfe:	4698      	mov	r8, r3
 800fc00:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 800fc04:	2a39      	cmp	r2, #57	; 0x39
 800fc06:	d106      	bne.n	800fc16 <_dtoa_r+0x5fe>
 800fc08:	9a01      	ldr	r2, [sp, #4]
 800fc0a:	429a      	cmp	r2, r3
 800fc0c:	d1f7      	bne.n	800fbfe <_dtoa_r+0x5e6>
 800fc0e:	9901      	ldr	r1, [sp, #4]
 800fc10:	2230      	movs	r2, #48	; 0x30
 800fc12:	3701      	adds	r7, #1
 800fc14:	700a      	strb	r2, [r1, #0]
 800fc16:	781a      	ldrb	r2, [r3, #0]
 800fc18:	3201      	adds	r2, #1
 800fc1a:	701a      	strb	r2, [r3, #0]
 800fc1c:	e7ae      	b.n	800fb7c <_dtoa_r+0x564>
 800fc1e:	ee27 7b04 	vmul.f64	d7, d7, d4
 800fc22:	eeb5 7b40 	vcmp.f64	d7, #0.0
 800fc26:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800fc2a:	d1b2      	bne.n	800fb92 <_dtoa_r+0x57a>
 800fc2c:	e7d3      	b.n	800fbd6 <_dtoa_r+0x5be>
 800fc2e:	bf00      	nop
 800fc30:	08012d08 	.word	0x08012d08
 800fc34:	08012ce0 	.word	0x08012ce0
 800fc38:	9907      	ldr	r1, [sp, #28]
 800fc3a:	2900      	cmp	r1, #0
 800fc3c:	f000 80d0 	beq.w	800fde0 <_dtoa_r+0x7c8>
 800fc40:	9906      	ldr	r1, [sp, #24]
 800fc42:	2901      	cmp	r1, #1
 800fc44:	f300 80b4 	bgt.w	800fdb0 <_dtoa_r+0x798>
 800fc48:	990a      	ldr	r1, [sp, #40]	; 0x28
 800fc4a:	2900      	cmp	r1, #0
 800fc4c:	f000 80ac 	beq.w	800fda8 <_dtoa_r+0x790>
 800fc50:	f202 4233 	addw	r2, r2, #1075	; 0x433
 800fc54:	f8dd 8010 	ldr.w	r8, [sp, #16]
 800fc58:	461c      	mov	r4, r3
 800fc5a:	930a      	str	r3, [sp, #40]	; 0x28
 800fc5c:	9b04      	ldr	r3, [sp, #16]
 800fc5e:	4413      	add	r3, r2
 800fc60:	9304      	str	r3, [sp, #16]
 800fc62:	9b05      	ldr	r3, [sp, #20]
 800fc64:	2101      	movs	r1, #1
 800fc66:	4413      	add	r3, r2
 800fc68:	4630      	mov	r0, r6
 800fc6a:	9305      	str	r3, [sp, #20]
 800fc6c:	f000 fc8c 	bl	8010588 <__i2b>
 800fc70:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800fc72:	4607      	mov	r7, r0
 800fc74:	f1b8 0f00 	cmp.w	r8, #0
 800fc78:	dd0d      	ble.n	800fc96 <_dtoa_r+0x67e>
 800fc7a:	9a05      	ldr	r2, [sp, #20]
 800fc7c:	2a00      	cmp	r2, #0
 800fc7e:	dd0a      	ble.n	800fc96 <_dtoa_r+0x67e>
 800fc80:	4542      	cmp	r2, r8
 800fc82:	9904      	ldr	r1, [sp, #16]
 800fc84:	bfa8      	it	ge
 800fc86:	4642      	movge	r2, r8
 800fc88:	1a89      	subs	r1, r1, r2
 800fc8a:	9104      	str	r1, [sp, #16]
 800fc8c:	9905      	ldr	r1, [sp, #20]
 800fc8e:	eba8 0802 	sub.w	r8, r8, r2
 800fc92:	1a8a      	subs	r2, r1, r2
 800fc94:	9205      	str	r2, [sp, #20]
 800fc96:	b303      	cbz	r3, 800fcda <_dtoa_r+0x6c2>
 800fc98:	9a07      	ldr	r2, [sp, #28]
 800fc9a:	2a00      	cmp	r2, #0
 800fc9c:	f000 80a5 	beq.w	800fdea <_dtoa_r+0x7d2>
 800fca0:	2c00      	cmp	r4, #0
 800fca2:	dd13      	ble.n	800fccc <_dtoa_r+0x6b4>
 800fca4:	4639      	mov	r1, r7
 800fca6:	4622      	mov	r2, r4
 800fca8:	4630      	mov	r0, r6
 800fcaa:	930d      	str	r3, [sp, #52]	; 0x34
 800fcac:	f000 fd2c 	bl	8010708 <__pow5mult>
 800fcb0:	462a      	mov	r2, r5
 800fcb2:	4601      	mov	r1, r0
 800fcb4:	4607      	mov	r7, r0
 800fcb6:	4630      	mov	r0, r6
 800fcb8:	f000 fc7c 	bl	80105b4 <__multiply>
 800fcbc:	4629      	mov	r1, r5
 800fcbe:	900a      	str	r0, [sp, #40]	; 0x28
 800fcc0:	4630      	mov	r0, r6
 800fcc2:	f000 fba9 	bl	8010418 <_Bfree>
 800fcc6:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 800fcc8:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 800fcca:	4615      	mov	r5, r2
 800fccc:	1b1a      	subs	r2, r3, r4
 800fcce:	d004      	beq.n	800fcda <_dtoa_r+0x6c2>
 800fcd0:	4629      	mov	r1, r5
 800fcd2:	4630      	mov	r0, r6
 800fcd4:	f000 fd18 	bl	8010708 <__pow5mult>
 800fcd8:	4605      	mov	r5, r0
 800fcda:	2101      	movs	r1, #1
 800fcdc:	4630      	mov	r0, r6
 800fcde:	f000 fc53 	bl	8010588 <__i2b>
 800fce2:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800fce4:	2b00      	cmp	r3, #0
 800fce6:	4604      	mov	r4, r0
 800fce8:	f340 8081 	ble.w	800fdee <_dtoa_r+0x7d6>
 800fcec:	461a      	mov	r2, r3
 800fcee:	4601      	mov	r1, r0
 800fcf0:	4630      	mov	r0, r6
 800fcf2:	f000 fd09 	bl	8010708 <__pow5mult>
 800fcf6:	9b06      	ldr	r3, [sp, #24]
 800fcf8:	2b01      	cmp	r3, #1
 800fcfa:	4604      	mov	r4, r0
 800fcfc:	dd7a      	ble.n	800fdf4 <_dtoa_r+0x7dc>
 800fcfe:	2300      	movs	r3, #0
 800fd00:	930a      	str	r3, [sp, #40]	; 0x28
 800fd02:	6922      	ldr	r2, [r4, #16]
 800fd04:	eb04 0282 	add.w	r2, r4, r2, lsl #2
 800fd08:	6910      	ldr	r0, [r2, #16]
 800fd0a:	f000 fbed 	bl	80104e8 <__hi0bits>
 800fd0e:	f1c0 0020 	rsb	r0, r0, #32
 800fd12:	9b05      	ldr	r3, [sp, #20]
 800fd14:	4418      	add	r0, r3
 800fd16:	f010 001f 	ands.w	r0, r0, #31
 800fd1a:	f000 808c 	beq.w	800fe36 <_dtoa_r+0x81e>
 800fd1e:	f1c0 0220 	rsb	r2, r0, #32
 800fd22:	2a04      	cmp	r2, #4
 800fd24:	f340 8085 	ble.w	800fe32 <_dtoa_r+0x81a>
 800fd28:	f1c0 001c 	rsb	r0, r0, #28
 800fd2c:	9b04      	ldr	r3, [sp, #16]
 800fd2e:	4403      	add	r3, r0
 800fd30:	9304      	str	r3, [sp, #16]
 800fd32:	9b05      	ldr	r3, [sp, #20]
 800fd34:	4403      	add	r3, r0
 800fd36:	4480      	add	r8, r0
 800fd38:	9305      	str	r3, [sp, #20]
 800fd3a:	9b04      	ldr	r3, [sp, #16]
 800fd3c:	2b00      	cmp	r3, #0
 800fd3e:	dd05      	ble.n	800fd4c <_dtoa_r+0x734>
 800fd40:	4629      	mov	r1, r5
 800fd42:	461a      	mov	r2, r3
 800fd44:	4630      	mov	r0, r6
 800fd46:	f000 fd39 	bl	80107bc <__lshift>
 800fd4a:	4605      	mov	r5, r0
 800fd4c:	9b05      	ldr	r3, [sp, #20]
 800fd4e:	2b00      	cmp	r3, #0
 800fd50:	dd05      	ble.n	800fd5e <_dtoa_r+0x746>
 800fd52:	4621      	mov	r1, r4
 800fd54:	461a      	mov	r2, r3
 800fd56:	4630      	mov	r0, r6
 800fd58:	f000 fd30 	bl	80107bc <__lshift>
 800fd5c:	4604      	mov	r4, r0
 800fd5e:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800fd60:	2b00      	cmp	r3, #0
 800fd62:	d06a      	beq.n	800fe3a <_dtoa_r+0x822>
 800fd64:	4621      	mov	r1, r4
 800fd66:	4628      	mov	r0, r5
 800fd68:	f000 fd98 	bl	801089c <__mcmp>
 800fd6c:	2800      	cmp	r0, #0
 800fd6e:	da64      	bge.n	800fe3a <_dtoa_r+0x822>
 800fd70:	2300      	movs	r3, #0
 800fd72:	4629      	mov	r1, r5
 800fd74:	220a      	movs	r2, #10
 800fd76:	4630      	mov	r0, r6
 800fd78:	f000 fb70 	bl	801045c <__multadd>
 800fd7c:	9b07      	ldr	r3, [sp, #28]
 800fd7e:	f10b 3bff 	add.w	fp, fp, #4294967295
 800fd82:	4605      	mov	r5, r0
 800fd84:	2b00      	cmp	r3, #0
 800fd86:	f000 8191 	beq.w	80100ac <_dtoa_r+0xa94>
 800fd8a:	4639      	mov	r1, r7
 800fd8c:	2300      	movs	r3, #0
 800fd8e:	220a      	movs	r2, #10
 800fd90:	4630      	mov	r0, r6
 800fd92:	f000 fb63 	bl	801045c <__multadd>
 800fd96:	f1ba 0f00 	cmp.w	sl, #0
 800fd9a:	4607      	mov	r7, r0
 800fd9c:	f300 808d 	bgt.w	800feba <_dtoa_r+0x8a2>
 800fda0:	9b06      	ldr	r3, [sp, #24]
 800fda2:	2b02      	cmp	r3, #2
 800fda4:	dc50      	bgt.n	800fe48 <_dtoa_r+0x830>
 800fda6:	e088      	b.n	800feba <_dtoa_r+0x8a2>
 800fda8:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 800fdaa:	f1c2 0236 	rsb	r2, r2, #54	; 0x36
 800fdae:	e751      	b.n	800fc54 <_dtoa_r+0x63c>
 800fdb0:	f109 34ff 	add.w	r4, r9, #4294967295
 800fdb4:	42a3      	cmp	r3, r4
 800fdb6:	bfbf      	itttt	lt
 800fdb8:	9a09      	ldrlt	r2, [sp, #36]	; 0x24
 800fdba:	1ae3      	sublt	r3, r4, r3
 800fdbc:	18d2      	addlt	r2, r2, r3
 800fdbe:	9209      	strlt	r2, [sp, #36]	; 0x24
 800fdc0:	bfb6      	itet	lt
 800fdc2:	4623      	movlt	r3, r4
 800fdc4:	1b1c      	subge	r4, r3, r4
 800fdc6:	2400      	movlt	r4, #0
 800fdc8:	f1b9 0f00 	cmp.w	r9, #0
 800fdcc:	bfb5      	itete	lt
 800fdce:	9a04      	ldrlt	r2, [sp, #16]
 800fdd0:	f8dd 8010 	ldrge.w	r8, [sp, #16]
 800fdd4:	eba2 0809 	sublt.w	r8, r2, r9
 800fdd8:	464a      	movge	r2, r9
 800fdda:	bfb8      	it	lt
 800fddc:	2200      	movlt	r2, #0
 800fdde:	e73c      	b.n	800fc5a <_dtoa_r+0x642>
 800fde0:	f8dd 8010 	ldr.w	r8, [sp, #16]
 800fde4:	9f07      	ldr	r7, [sp, #28]
 800fde6:	461c      	mov	r4, r3
 800fde8:	e744      	b.n	800fc74 <_dtoa_r+0x65c>
 800fdea:	461a      	mov	r2, r3
 800fdec:	e770      	b.n	800fcd0 <_dtoa_r+0x6b8>
 800fdee:	9b06      	ldr	r3, [sp, #24]
 800fdf0:	2b01      	cmp	r3, #1
 800fdf2:	dc18      	bgt.n	800fe26 <_dtoa_r+0x80e>
 800fdf4:	9b02      	ldr	r3, [sp, #8]
 800fdf6:	b9b3      	cbnz	r3, 800fe26 <_dtoa_r+0x80e>
 800fdf8:	9b03      	ldr	r3, [sp, #12]
 800fdfa:	f3c3 0213 	ubfx	r2, r3, #0, #20
 800fdfe:	b9a2      	cbnz	r2, 800fe2a <_dtoa_r+0x812>
 800fe00:	f023 4200 	bic.w	r2, r3, #2147483648	; 0x80000000
 800fe04:	0d12      	lsrs	r2, r2, #20
 800fe06:	0512      	lsls	r2, r2, #20
 800fe08:	b18a      	cbz	r2, 800fe2e <_dtoa_r+0x816>
 800fe0a:	9b04      	ldr	r3, [sp, #16]
 800fe0c:	3301      	adds	r3, #1
 800fe0e:	9304      	str	r3, [sp, #16]
 800fe10:	9b05      	ldr	r3, [sp, #20]
 800fe12:	3301      	adds	r3, #1
 800fe14:	9305      	str	r3, [sp, #20]
 800fe16:	2301      	movs	r3, #1
 800fe18:	930a      	str	r3, [sp, #40]	; 0x28
 800fe1a:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800fe1c:	2b00      	cmp	r3, #0
 800fe1e:	f47f af70 	bne.w	800fd02 <_dtoa_r+0x6ea>
 800fe22:	2001      	movs	r0, #1
 800fe24:	e775      	b.n	800fd12 <_dtoa_r+0x6fa>
 800fe26:	2300      	movs	r3, #0
 800fe28:	e7f6      	b.n	800fe18 <_dtoa_r+0x800>
 800fe2a:	9b02      	ldr	r3, [sp, #8]
 800fe2c:	e7f4      	b.n	800fe18 <_dtoa_r+0x800>
 800fe2e:	920a      	str	r2, [sp, #40]	; 0x28
 800fe30:	e7f3      	b.n	800fe1a <_dtoa_r+0x802>
 800fe32:	d082      	beq.n	800fd3a <_dtoa_r+0x722>
 800fe34:	4610      	mov	r0, r2
 800fe36:	301c      	adds	r0, #28
 800fe38:	e778      	b.n	800fd2c <_dtoa_r+0x714>
 800fe3a:	f1b9 0f00 	cmp.w	r9, #0
 800fe3e:	dc37      	bgt.n	800feb0 <_dtoa_r+0x898>
 800fe40:	9b06      	ldr	r3, [sp, #24]
 800fe42:	2b02      	cmp	r3, #2
 800fe44:	dd34      	ble.n	800feb0 <_dtoa_r+0x898>
 800fe46:	46ca      	mov	sl, r9
 800fe48:	f1ba 0f00 	cmp.w	sl, #0
 800fe4c:	d10d      	bne.n	800fe6a <_dtoa_r+0x852>
 800fe4e:	4621      	mov	r1, r4
 800fe50:	4653      	mov	r3, sl
 800fe52:	2205      	movs	r2, #5
 800fe54:	4630      	mov	r0, r6
 800fe56:	f000 fb01 	bl	801045c <__multadd>
 800fe5a:	4601      	mov	r1, r0
 800fe5c:	4604      	mov	r4, r0
 800fe5e:	4628      	mov	r0, r5
 800fe60:	f000 fd1c 	bl	801089c <__mcmp>
 800fe64:	2800      	cmp	r0, #0
 800fe66:	f73f adeb 	bgt.w	800fa40 <_dtoa_r+0x428>
 800fe6a:	9b08      	ldr	r3, [sp, #32]
 800fe6c:	f8dd 8004 	ldr.w	r8, [sp, #4]
 800fe70:	ea6f 0b03 	mvn.w	fp, r3
 800fe74:	f04f 0900 	mov.w	r9, #0
 800fe78:	4621      	mov	r1, r4
 800fe7a:	4630      	mov	r0, r6
 800fe7c:	f000 facc 	bl	8010418 <_Bfree>
 800fe80:	2f00      	cmp	r7, #0
 800fe82:	f43f aea8 	beq.w	800fbd6 <_dtoa_r+0x5be>
 800fe86:	f1b9 0f00 	cmp.w	r9, #0
 800fe8a:	d005      	beq.n	800fe98 <_dtoa_r+0x880>
 800fe8c:	45b9      	cmp	r9, r7
 800fe8e:	d003      	beq.n	800fe98 <_dtoa_r+0x880>
 800fe90:	4649      	mov	r1, r9
 800fe92:	4630      	mov	r0, r6
 800fe94:	f000 fac0 	bl	8010418 <_Bfree>
 800fe98:	4639      	mov	r1, r7
 800fe9a:	4630      	mov	r0, r6
 800fe9c:	f000 fabc 	bl	8010418 <_Bfree>
 800fea0:	e699      	b.n	800fbd6 <_dtoa_r+0x5be>
 800fea2:	2400      	movs	r4, #0
 800fea4:	4627      	mov	r7, r4
 800fea6:	e7e0      	b.n	800fe6a <_dtoa_r+0x852>
 800fea8:	46bb      	mov	fp, r7
 800feaa:	4604      	mov	r4, r0
 800feac:	4607      	mov	r7, r0
 800feae:	e5c7      	b.n	800fa40 <_dtoa_r+0x428>
 800feb0:	9b07      	ldr	r3, [sp, #28]
 800feb2:	46ca      	mov	sl, r9
 800feb4:	2b00      	cmp	r3, #0
 800feb6:	f000 8100 	beq.w	80100ba <_dtoa_r+0xaa2>
 800feba:	f1b8 0f00 	cmp.w	r8, #0
 800febe:	dd05      	ble.n	800fecc <_dtoa_r+0x8b4>
 800fec0:	4639      	mov	r1, r7
 800fec2:	4642      	mov	r2, r8
 800fec4:	4630      	mov	r0, r6
 800fec6:	f000 fc79 	bl	80107bc <__lshift>
 800feca:	4607      	mov	r7, r0
 800fecc:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800fece:	2b00      	cmp	r3, #0
 800fed0:	d05d      	beq.n	800ff8e <_dtoa_r+0x976>
 800fed2:	6879      	ldr	r1, [r7, #4]
 800fed4:	4630      	mov	r0, r6
 800fed6:	f000 fa5f 	bl	8010398 <_Balloc>
 800feda:	4680      	mov	r8, r0
 800fedc:	b928      	cbnz	r0, 800feea <_dtoa_r+0x8d2>
 800fede:	4b82      	ldr	r3, [pc, #520]	; (80100e8 <_dtoa_r+0xad0>)
 800fee0:	4602      	mov	r2, r0
 800fee2:	f240 21ea 	movw	r1, #746	; 0x2ea
 800fee6:	f7ff bbaf 	b.w	800f648 <_dtoa_r+0x30>
 800feea:	693a      	ldr	r2, [r7, #16]
 800feec:	3202      	adds	r2, #2
 800feee:	0092      	lsls	r2, r2, #2
 800fef0:	f107 010c 	add.w	r1, r7, #12
 800fef4:	300c      	adds	r0, #12
 800fef6:	f7fe fbc6 	bl	800e686 <memcpy>
 800fefa:	2201      	movs	r2, #1
 800fefc:	4641      	mov	r1, r8
 800fefe:	4630      	mov	r0, r6
 800ff00:	f000 fc5c 	bl	80107bc <__lshift>
 800ff04:	9b01      	ldr	r3, [sp, #4]
 800ff06:	3301      	adds	r3, #1
 800ff08:	9304      	str	r3, [sp, #16]
 800ff0a:	9b01      	ldr	r3, [sp, #4]
 800ff0c:	4453      	add	r3, sl
 800ff0e:	9308      	str	r3, [sp, #32]
 800ff10:	9b02      	ldr	r3, [sp, #8]
 800ff12:	f003 0301 	and.w	r3, r3, #1
 800ff16:	46b9      	mov	r9, r7
 800ff18:	9307      	str	r3, [sp, #28]
 800ff1a:	4607      	mov	r7, r0
 800ff1c:	9b04      	ldr	r3, [sp, #16]
 800ff1e:	4621      	mov	r1, r4
 800ff20:	3b01      	subs	r3, #1
 800ff22:	4628      	mov	r0, r5
 800ff24:	9302      	str	r3, [sp, #8]
 800ff26:	f7ff faeb 	bl	800f500 <quorem>
 800ff2a:	4603      	mov	r3, r0
 800ff2c:	3330      	adds	r3, #48	; 0x30
 800ff2e:	9005      	str	r0, [sp, #20]
 800ff30:	4649      	mov	r1, r9
 800ff32:	4628      	mov	r0, r5
 800ff34:	9309      	str	r3, [sp, #36]	; 0x24
 800ff36:	f000 fcb1 	bl	801089c <__mcmp>
 800ff3a:	463a      	mov	r2, r7
 800ff3c:	4682      	mov	sl, r0
 800ff3e:	4621      	mov	r1, r4
 800ff40:	4630      	mov	r0, r6
 800ff42:	f000 fcc7 	bl	80108d4 <__mdiff>
 800ff46:	68c2      	ldr	r2, [r0, #12]
 800ff48:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800ff4a:	4680      	mov	r8, r0
 800ff4c:	bb0a      	cbnz	r2, 800ff92 <_dtoa_r+0x97a>
 800ff4e:	4601      	mov	r1, r0
 800ff50:	4628      	mov	r0, r5
 800ff52:	f000 fca3 	bl	801089c <__mcmp>
 800ff56:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800ff58:	4602      	mov	r2, r0
 800ff5a:	4641      	mov	r1, r8
 800ff5c:	4630      	mov	r0, r6
 800ff5e:	e9cd 3209 	strd	r3, r2, [sp, #36]	; 0x24
 800ff62:	f000 fa59 	bl	8010418 <_Bfree>
 800ff66:	9b06      	ldr	r3, [sp, #24]
 800ff68:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 800ff6a:	f8dd 8010 	ldr.w	r8, [sp, #16]
 800ff6e:	ea43 0102 	orr.w	r1, r3, r2
 800ff72:	9b07      	ldr	r3, [sp, #28]
 800ff74:	430b      	orrs	r3, r1
 800ff76:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800ff78:	d10d      	bne.n	800ff96 <_dtoa_r+0x97e>
 800ff7a:	2b39      	cmp	r3, #57	; 0x39
 800ff7c:	d029      	beq.n	800ffd2 <_dtoa_r+0x9ba>
 800ff7e:	f1ba 0f00 	cmp.w	sl, #0
 800ff82:	dd01      	ble.n	800ff88 <_dtoa_r+0x970>
 800ff84:	9b05      	ldr	r3, [sp, #20]
 800ff86:	3331      	adds	r3, #49	; 0x31
 800ff88:	9a02      	ldr	r2, [sp, #8]
 800ff8a:	7013      	strb	r3, [r2, #0]
 800ff8c:	e774      	b.n	800fe78 <_dtoa_r+0x860>
 800ff8e:	4638      	mov	r0, r7
 800ff90:	e7b8      	b.n	800ff04 <_dtoa_r+0x8ec>
 800ff92:	2201      	movs	r2, #1
 800ff94:	e7e1      	b.n	800ff5a <_dtoa_r+0x942>
 800ff96:	f1ba 0f00 	cmp.w	sl, #0
 800ff9a:	db06      	blt.n	800ffaa <_dtoa_r+0x992>
 800ff9c:	9906      	ldr	r1, [sp, #24]
 800ff9e:	ea41 0a0a 	orr.w	sl, r1, sl
 800ffa2:	9907      	ldr	r1, [sp, #28]
 800ffa4:	ea5a 0101 	orrs.w	r1, sl, r1
 800ffa8:	d120      	bne.n	800ffec <_dtoa_r+0x9d4>
 800ffaa:	2a00      	cmp	r2, #0
 800ffac:	ddec      	ble.n	800ff88 <_dtoa_r+0x970>
 800ffae:	4629      	mov	r1, r5
 800ffb0:	2201      	movs	r2, #1
 800ffb2:	4630      	mov	r0, r6
 800ffb4:	9304      	str	r3, [sp, #16]
 800ffb6:	f000 fc01 	bl	80107bc <__lshift>
 800ffba:	4621      	mov	r1, r4
 800ffbc:	4605      	mov	r5, r0
 800ffbe:	f000 fc6d 	bl	801089c <__mcmp>
 800ffc2:	2800      	cmp	r0, #0
 800ffc4:	9b04      	ldr	r3, [sp, #16]
 800ffc6:	dc02      	bgt.n	800ffce <_dtoa_r+0x9b6>
 800ffc8:	d1de      	bne.n	800ff88 <_dtoa_r+0x970>
 800ffca:	07da      	lsls	r2, r3, #31
 800ffcc:	d5dc      	bpl.n	800ff88 <_dtoa_r+0x970>
 800ffce:	2b39      	cmp	r3, #57	; 0x39
 800ffd0:	d1d8      	bne.n	800ff84 <_dtoa_r+0x96c>
 800ffd2:	9a02      	ldr	r2, [sp, #8]
 800ffd4:	2339      	movs	r3, #57	; 0x39
 800ffd6:	7013      	strb	r3, [r2, #0]
 800ffd8:	4643      	mov	r3, r8
 800ffda:	4698      	mov	r8, r3
 800ffdc:	3b01      	subs	r3, #1
 800ffde:	f818 2c01 	ldrb.w	r2, [r8, #-1]
 800ffe2:	2a39      	cmp	r2, #57	; 0x39
 800ffe4:	d051      	beq.n	801008a <_dtoa_r+0xa72>
 800ffe6:	3201      	adds	r2, #1
 800ffe8:	701a      	strb	r2, [r3, #0]
 800ffea:	e745      	b.n	800fe78 <_dtoa_r+0x860>
 800ffec:	2a00      	cmp	r2, #0
 800ffee:	dd03      	ble.n	800fff8 <_dtoa_r+0x9e0>
 800fff0:	2b39      	cmp	r3, #57	; 0x39
 800fff2:	d0ee      	beq.n	800ffd2 <_dtoa_r+0x9ba>
 800fff4:	3301      	adds	r3, #1
 800fff6:	e7c7      	b.n	800ff88 <_dtoa_r+0x970>
 800fff8:	9a04      	ldr	r2, [sp, #16]
 800fffa:	9908      	ldr	r1, [sp, #32]
 800fffc:	f802 3c01 	strb.w	r3, [r2, #-1]
 8010000:	428a      	cmp	r2, r1
 8010002:	d02b      	beq.n	801005c <_dtoa_r+0xa44>
 8010004:	4629      	mov	r1, r5
 8010006:	2300      	movs	r3, #0
 8010008:	220a      	movs	r2, #10
 801000a:	4630      	mov	r0, r6
 801000c:	f000 fa26 	bl	801045c <__multadd>
 8010010:	45b9      	cmp	r9, r7
 8010012:	4605      	mov	r5, r0
 8010014:	f04f 0300 	mov.w	r3, #0
 8010018:	f04f 020a 	mov.w	r2, #10
 801001c:	4649      	mov	r1, r9
 801001e:	4630      	mov	r0, r6
 8010020:	d107      	bne.n	8010032 <_dtoa_r+0xa1a>
 8010022:	f000 fa1b 	bl	801045c <__multadd>
 8010026:	4681      	mov	r9, r0
 8010028:	4607      	mov	r7, r0
 801002a:	9b04      	ldr	r3, [sp, #16]
 801002c:	3301      	adds	r3, #1
 801002e:	9304      	str	r3, [sp, #16]
 8010030:	e774      	b.n	800ff1c <_dtoa_r+0x904>
 8010032:	f000 fa13 	bl	801045c <__multadd>
 8010036:	4639      	mov	r1, r7
 8010038:	4681      	mov	r9, r0
 801003a:	2300      	movs	r3, #0
 801003c:	220a      	movs	r2, #10
 801003e:	4630      	mov	r0, r6
 8010040:	f000 fa0c 	bl	801045c <__multadd>
 8010044:	4607      	mov	r7, r0
 8010046:	e7f0      	b.n	801002a <_dtoa_r+0xa12>
 8010048:	f1ba 0f00 	cmp.w	sl, #0
 801004c:	9a01      	ldr	r2, [sp, #4]
 801004e:	bfcc      	ite	gt
 8010050:	46d0      	movgt	r8, sl
 8010052:	f04f 0801 	movle.w	r8, #1
 8010056:	4490      	add	r8, r2
 8010058:	f04f 0900 	mov.w	r9, #0
 801005c:	4629      	mov	r1, r5
 801005e:	2201      	movs	r2, #1
 8010060:	4630      	mov	r0, r6
 8010062:	9302      	str	r3, [sp, #8]
 8010064:	f000 fbaa 	bl	80107bc <__lshift>
 8010068:	4621      	mov	r1, r4
 801006a:	4605      	mov	r5, r0
 801006c:	f000 fc16 	bl	801089c <__mcmp>
 8010070:	2800      	cmp	r0, #0
 8010072:	dcb1      	bgt.n	800ffd8 <_dtoa_r+0x9c0>
 8010074:	d102      	bne.n	801007c <_dtoa_r+0xa64>
 8010076:	9b02      	ldr	r3, [sp, #8]
 8010078:	07db      	lsls	r3, r3, #31
 801007a:	d4ad      	bmi.n	800ffd8 <_dtoa_r+0x9c0>
 801007c:	4643      	mov	r3, r8
 801007e:	4698      	mov	r8, r3
 8010080:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 8010084:	2a30      	cmp	r2, #48	; 0x30
 8010086:	d0fa      	beq.n	801007e <_dtoa_r+0xa66>
 8010088:	e6f6      	b.n	800fe78 <_dtoa_r+0x860>
 801008a:	9a01      	ldr	r2, [sp, #4]
 801008c:	429a      	cmp	r2, r3
 801008e:	d1a4      	bne.n	800ffda <_dtoa_r+0x9c2>
 8010090:	f10b 0b01 	add.w	fp, fp, #1
 8010094:	2331      	movs	r3, #49	; 0x31
 8010096:	e778      	b.n	800ff8a <_dtoa_r+0x972>
 8010098:	4b14      	ldr	r3, [pc, #80]	; (80100ec <_dtoa_r+0xad4>)
 801009a:	f7ff bb27 	b.w	800f6ec <_dtoa_r+0xd4>
 801009e:	9b1d      	ldr	r3, [sp, #116]	; 0x74
 80100a0:	2b00      	cmp	r3, #0
 80100a2:	f47f ab03 	bne.w	800f6ac <_dtoa_r+0x94>
 80100a6:	4b12      	ldr	r3, [pc, #72]	; (80100f0 <_dtoa_r+0xad8>)
 80100a8:	f7ff bb20 	b.w	800f6ec <_dtoa_r+0xd4>
 80100ac:	f1ba 0f00 	cmp.w	sl, #0
 80100b0:	dc03      	bgt.n	80100ba <_dtoa_r+0xaa2>
 80100b2:	9b06      	ldr	r3, [sp, #24]
 80100b4:	2b02      	cmp	r3, #2
 80100b6:	f73f aec7 	bgt.w	800fe48 <_dtoa_r+0x830>
 80100ba:	f8dd 8004 	ldr.w	r8, [sp, #4]
 80100be:	4621      	mov	r1, r4
 80100c0:	4628      	mov	r0, r5
 80100c2:	f7ff fa1d 	bl	800f500 <quorem>
 80100c6:	f100 0330 	add.w	r3, r0, #48	; 0x30
 80100ca:	f808 3b01 	strb.w	r3, [r8], #1
 80100ce:	9a01      	ldr	r2, [sp, #4]
 80100d0:	eba8 0202 	sub.w	r2, r8, r2
 80100d4:	4592      	cmp	sl, r2
 80100d6:	ddb7      	ble.n	8010048 <_dtoa_r+0xa30>
 80100d8:	4629      	mov	r1, r5
 80100da:	2300      	movs	r3, #0
 80100dc:	220a      	movs	r2, #10
 80100de:	4630      	mov	r0, r6
 80100e0:	f000 f9bc 	bl	801045c <__multadd>
 80100e4:	4605      	mov	r5, r0
 80100e6:	e7ea      	b.n	80100be <_dtoa_r+0xaa6>
 80100e8:	08012c6f 	.word	0x08012c6f
 80100ec:	08012bcc 	.word	0x08012bcc
 80100f0:	08012bf0 	.word	0x08012bf0

080100f4 <__sflush_r>:
 80100f4:	898a      	ldrh	r2, [r1, #12]
 80100f6:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80100fa:	4605      	mov	r5, r0
 80100fc:	0710      	lsls	r0, r2, #28
 80100fe:	460c      	mov	r4, r1
 8010100:	d458      	bmi.n	80101b4 <__sflush_r+0xc0>
 8010102:	684b      	ldr	r3, [r1, #4]
 8010104:	2b00      	cmp	r3, #0
 8010106:	dc05      	bgt.n	8010114 <__sflush_r+0x20>
 8010108:	6c0b      	ldr	r3, [r1, #64]	; 0x40
 801010a:	2b00      	cmp	r3, #0
 801010c:	dc02      	bgt.n	8010114 <__sflush_r+0x20>
 801010e:	2000      	movs	r0, #0
 8010110:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8010114:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 8010116:	2e00      	cmp	r6, #0
 8010118:	d0f9      	beq.n	801010e <__sflush_r+0x1a>
 801011a:	2300      	movs	r3, #0
 801011c:	f412 5280 	ands.w	r2, r2, #4096	; 0x1000
 8010120:	682f      	ldr	r7, [r5, #0]
 8010122:	602b      	str	r3, [r5, #0]
 8010124:	d032      	beq.n	801018c <__sflush_r+0x98>
 8010126:	6d60      	ldr	r0, [r4, #84]	; 0x54
 8010128:	89a3      	ldrh	r3, [r4, #12]
 801012a:	075a      	lsls	r2, r3, #29
 801012c:	d505      	bpl.n	801013a <__sflush_r+0x46>
 801012e:	6863      	ldr	r3, [r4, #4]
 8010130:	1ac0      	subs	r0, r0, r3
 8010132:	6b63      	ldr	r3, [r4, #52]	; 0x34
 8010134:	b10b      	cbz	r3, 801013a <__sflush_r+0x46>
 8010136:	6c23      	ldr	r3, [r4, #64]	; 0x40
 8010138:	1ac0      	subs	r0, r0, r3
 801013a:	2300      	movs	r3, #0
 801013c:	4602      	mov	r2, r0
 801013e:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 8010140:	6a21      	ldr	r1, [r4, #32]
 8010142:	4628      	mov	r0, r5
 8010144:	47b0      	blx	r6
 8010146:	1c43      	adds	r3, r0, #1
 8010148:	89a3      	ldrh	r3, [r4, #12]
 801014a:	d106      	bne.n	801015a <__sflush_r+0x66>
 801014c:	6829      	ldr	r1, [r5, #0]
 801014e:	291d      	cmp	r1, #29
 8010150:	d82c      	bhi.n	80101ac <__sflush_r+0xb8>
 8010152:	4a2a      	ldr	r2, [pc, #168]	; (80101fc <__sflush_r+0x108>)
 8010154:	40ca      	lsrs	r2, r1
 8010156:	07d6      	lsls	r6, r2, #31
 8010158:	d528      	bpl.n	80101ac <__sflush_r+0xb8>
 801015a:	2200      	movs	r2, #0
 801015c:	6062      	str	r2, [r4, #4]
 801015e:	04d9      	lsls	r1, r3, #19
 8010160:	6922      	ldr	r2, [r4, #16]
 8010162:	6022      	str	r2, [r4, #0]
 8010164:	d504      	bpl.n	8010170 <__sflush_r+0x7c>
 8010166:	1c42      	adds	r2, r0, #1
 8010168:	d101      	bne.n	801016e <__sflush_r+0x7a>
 801016a:	682b      	ldr	r3, [r5, #0]
 801016c:	b903      	cbnz	r3, 8010170 <__sflush_r+0x7c>
 801016e:	6560      	str	r0, [r4, #84]	; 0x54
 8010170:	6b61      	ldr	r1, [r4, #52]	; 0x34
 8010172:	602f      	str	r7, [r5, #0]
 8010174:	2900      	cmp	r1, #0
 8010176:	d0ca      	beq.n	801010e <__sflush_r+0x1a>
 8010178:	f104 0344 	add.w	r3, r4, #68	; 0x44
 801017c:	4299      	cmp	r1, r3
 801017e:	d002      	beq.n	8010186 <__sflush_r+0x92>
 8010180:	4628      	mov	r0, r5
 8010182:	f000 fca3 	bl	8010acc <_free_r>
 8010186:	2000      	movs	r0, #0
 8010188:	6360      	str	r0, [r4, #52]	; 0x34
 801018a:	e7c1      	b.n	8010110 <__sflush_r+0x1c>
 801018c:	6a21      	ldr	r1, [r4, #32]
 801018e:	2301      	movs	r3, #1
 8010190:	4628      	mov	r0, r5
 8010192:	47b0      	blx	r6
 8010194:	1c41      	adds	r1, r0, #1
 8010196:	d1c7      	bne.n	8010128 <__sflush_r+0x34>
 8010198:	682b      	ldr	r3, [r5, #0]
 801019a:	2b00      	cmp	r3, #0
 801019c:	d0c4      	beq.n	8010128 <__sflush_r+0x34>
 801019e:	2b1d      	cmp	r3, #29
 80101a0:	d001      	beq.n	80101a6 <__sflush_r+0xb2>
 80101a2:	2b16      	cmp	r3, #22
 80101a4:	d101      	bne.n	80101aa <__sflush_r+0xb6>
 80101a6:	602f      	str	r7, [r5, #0]
 80101a8:	e7b1      	b.n	801010e <__sflush_r+0x1a>
 80101aa:	89a3      	ldrh	r3, [r4, #12]
 80101ac:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 80101b0:	81a3      	strh	r3, [r4, #12]
 80101b2:	e7ad      	b.n	8010110 <__sflush_r+0x1c>
 80101b4:	690f      	ldr	r7, [r1, #16]
 80101b6:	2f00      	cmp	r7, #0
 80101b8:	d0a9      	beq.n	801010e <__sflush_r+0x1a>
 80101ba:	0793      	lsls	r3, r2, #30
 80101bc:	680e      	ldr	r6, [r1, #0]
 80101be:	bf08      	it	eq
 80101c0:	694b      	ldreq	r3, [r1, #20]
 80101c2:	600f      	str	r7, [r1, #0]
 80101c4:	bf18      	it	ne
 80101c6:	2300      	movne	r3, #0
 80101c8:	eba6 0807 	sub.w	r8, r6, r7
 80101cc:	608b      	str	r3, [r1, #8]
 80101ce:	f1b8 0f00 	cmp.w	r8, #0
 80101d2:	dd9c      	ble.n	801010e <__sflush_r+0x1a>
 80101d4:	6a21      	ldr	r1, [r4, #32]
 80101d6:	6aa6      	ldr	r6, [r4, #40]	; 0x28
 80101d8:	4643      	mov	r3, r8
 80101da:	463a      	mov	r2, r7
 80101dc:	4628      	mov	r0, r5
 80101de:	47b0      	blx	r6
 80101e0:	2800      	cmp	r0, #0
 80101e2:	dc06      	bgt.n	80101f2 <__sflush_r+0xfe>
 80101e4:	89a3      	ldrh	r3, [r4, #12]
 80101e6:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 80101ea:	81a3      	strh	r3, [r4, #12]
 80101ec:	f04f 30ff 	mov.w	r0, #4294967295
 80101f0:	e78e      	b.n	8010110 <__sflush_r+0x1c>
 80101f2:	4407      	add	r7, r0
 80101f4:	eba8 0800 	sub.w	r8, r8, r0
 80101f8:	e7e9      	b.n	80101ce <__sflush_r+0xda>
 80101fa:	bf00      	nop
 80101fc:	20400001 	.word	0x20400001

08010200 <_fflush_r>:
 8010200:	b538      	push	{r3, r4, r5, lr}
 8010202:	690b      	ldr	r3, [r1, #16]
 8010204:	4605      	mov	r5, r0
 8010206:	460c      	mov	r4, r1
 8010208:	b913      	cbnz	r3, 8010210 <_fflush_r+0x10>
 801020a:	2500      	movs	r5, #0
 801020c:	4628      	mov	r0, r5
 801020e:	bd38      	pop	{r3, r4, r5, pc}
 8010210:	b118      	cbz	r0, 801021a <_fflush_r+0x1a>
 8010212:	6983      	ldr	r3, [r0, #24]
 8010214:	b90b      	cbnz	r3, 801021a <_fflush_r+0x1a>
 8010216:	f7fe f971 	bl	800e4fc <__sinit>
 801021a:	4b14      	ldr	r3, [pc, #80]	; (801026c <_fflush_r+0x6c>)
 801021c:	429c      	cmp	r4, r3
 801021e:	d11b      	bne.n	8010258 <_fflush_r+0x58>
 8010220:	686c      	ldr	r4, [r5, #4]
 8010222:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8010226:	2b00      	cmp	r3, #0
 8010228:	d0ef      	beq.n	801020a <_fflush_r+0xa>
 801022a:	6e62      	ldr	r2, [r4, #100]	; 0x64
 801022c:	07d0      	lsls	r0, r2, #31
 801022e:	d404      	bmi.n	801023a <_fflush_r+0x3a>
 8010230:	0599      	lsls	r1, r3, #22
 8010232:	d402      	bmi.n	801023a <_fflush_r+0x3a>
 8010234:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8010236:	f7fe fa24 	bl	800e682 <__retarget_lock_acquire_recursive>
 801023a:	4628      	mov	r0, r5
 801023c:	4621      	mov	r1, r4
 801023e:	f7ff ff59 	bl	80100f4 <__sflush_r>
 8010242:	6e63      	ldr	r3, [r4, #100]	; 0x64
 8010244:	07da      	lsls	r2, r3, #31
 8010246:	4605      	mov	r5, r0
 8010248:	d4e0      	bmi.n	801020c <_fflush_r+0xc>
 801024a:	89a3      	ldrh	r3, [r4, #12]
 801024c:	059b      	lsls	r3, r3, #22
 801024e:	d4dd      	bmi.n	801020c <_fflush_r+0xc>
 8010250:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8010252:	f7fe fa17 	bl	800e684 <__retarget_lock_release_recursive>
 8010256:	e7d9      	b.n	801020c <_fflush_r+0xc>
 8010258:	4b05      	ldr	r3, [pc, #20]	; (8010270 <_fflush_r+0x70>)
 801025a:	429c      	cmp	r4, r3
 801025c:	d101      	bne.n	8010262 <_fflush_r+0x62>
 801025e:	68ac      	ldr	r4, [r5, #8]
 8010260:	e7df      	b.n	8010222 <_fflush_r+0x22>
 8010262:	4b04      	ldr	r3, [pc, #16]	; (8010274 <_fflush_r+0x74>)
 8010264:	429c      	cmp	r4, r3
 8010266:	bf08      	it	eq
 8010268:	68ec      	ldreq	r4, [r5, #12]
 801026a:	e7da      	b.n	8010222 <_fflush_r+0x22>
 801026c:	08012b78 	.word	0x08012b78
 8010270:	08012b98 	.word	0x08012b98
 8010274:	08012b58 	.word	0x08012b58

08010278 <_localeconv_r>:
 8010278:	4800      	ldr	r0, [pc, #0]	; (801027c <_localeconv_r+0x4>)
 801027a:	4770      	bx	lr
 801027c:	24000168 	.word	0x24000168

08010280 <_lseek_r>:
 8010280:	b538      	push	{r3, r4, r5, lr}
 8010282:	4d07      	ldr	r5, [pc, #28]	; (80102a0 <_lseek_r+0x20>)
 8010284:	4604      	mov	r4, r0
 8010286:	4608      	mov	r0, r1
 8010288:	4611      	mov	r1, r2
 801028a:	2200      	movs	r2, #0
 801028c:	602a      	str	r2, [r5, #0]
 801028e:	461a      	mov	r2, r3
 8010290:	f7f3 fe7d 	bl	8003f8e <_lseek>
 8010294:	1c43      	adds	r3, r0, #1
 8010296:	d102      	bne.n	801029e <_lseek_r+0x1e>
 8010298:	682b      	ldr	r3, [r5, #0]
 801029a:	b103      	cbz	r3, 801029e <_lseek_r+0x1e>
 801029c:	6023      	str	r3, [r4, #0]
 801029e:	bd38      	pop	{r3, r4, r5, pc}
 80102a0:	240051ec 	.word	0x240051ec

080102a4 <__swhatbuf_r>:
 80102a4:	b570      	push	{r4, r5, r6, lr}
 80102a6:	460e      	mov	r6, r1
 80102a8:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80102ac:	2900      	cmp	r1, #0
 80102ae:	b096      	sub	sp, #88	; 0x58
 80102b0:	4614      	mov	r4, r2
 80102b2:	461d      	mov	r5, r3
 80102b4:	da08      	bge.n	80102c8 <__swhatbuf_r+0x24>
 80102b6:	f9b6 300c 	ldrsh.w	r3, [r6, #12]
 80102ba:	2200      	movs	r2, #0
 80102bc:	602a      	str	r2, [r5, #0]
 80102be:	061a      	lsls	r2, r3, #24
 80102c0:	d410      	bmi.n	80102e4 <__swhatbuf_r+0x40>
 80102c2:	f44f 6380 	mov.w	r3, #1024	; 0x400
 80102c6:	e00e      	b.n	80102e6 <__swhatbuf_r+0x42>
 80102c8:	466a      	mov	r2, sp
 80102ca:	f000 ff43 	bl	8011154 <_fstat_r>
 80102ce:	2800      	cmp	r0, #0
 80102d0:	dbf1      	blt.n	80102b6 <__swhatbuf_r+0x12>
 80102d2:	9a01      	ldr	r2, [sp, #4]
 80102d4:	f402 4270 	and.w	r2, r2, #61440	; 0xf000
 80102d8:	f5a2 5300 	sub.w	r3, r2, #8192	; 0x2000
 80102dc:	425a      	negs	r2, r3
 80102de:	415a      	adcs	r2, r3
 80102e0:	602a      	str	r2, [r5, #0]
 80102e2:	e7ee      	b.n	80102c2 <__swhatbuf_r+0x1e>
 80102e4:	2340      	movs	r3, #64	; 0x40
 80102e6:	2000      	movs	r0, #0
 80102e8:	6023      	str	r3, [r4, #0]
 80102ea:	b016      	add	sp, #88	; 0x58
 80102ec:	bd70      	pop	{r4, r5, r6, pc}
	...

080102f0 <__smakebuf_r>:
 80102f0:	898b      	ldrh	r3, [r1, #12]
 80102f2:	b573      	push	{r0, r1, r4, r5, r6, lr}
 80102f4:	079d      	lsls	r5, r3, #30
 80102f6:	4606      	mov	r6, r0
 80102f8:	460c      	mov	r4, r1
 80102fa:	d507      	bpl.n	801030c <__smakebuf_r+0x1c>
 80102fc:	f104 0347 	add.w	r3, r4, #71	; 0x47
 8010300:	6023      	str	r3, [r4, #0]
 8010302:	6123      	str	r3, [r4, #16]
 8010304:	2301      	movs	r3, #1
 8010306:	6163      	str	r3, [r4, #20]
 8010308:	b002      	add	sp, #8
 801030a:	bd70      	pop	{r4, r5, r6, pc}
 801030c:	ab01      	add	r3, sp, #4
 801030e:	466a      	mov	r2, sp
 8010310:	f7ff ffc8 	bl	80102a4 <__swhatbuf_r>
 8010314:	9900      	ldr	r1, [sp, #0]
 8010316:	4605      	mov	r5, r0
 8010318:	4630      	mov	r0, r6
 801031a:	f7fe f9eb 	bl	800e6f4 <_malloc_r>
 801031e:	b948      	cbnz	r0, 8010334 <__smakebuf_r+0x44>
 8010320:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8010324:	059a      	lsls	r2, r3, #22
 8010326:	d4ef      	bmi.n	8010308 <__smakebuf_r+0x18>
 8010328:	f023 0303 	bic.w	r3, r3, #3
 801032c:	f043 0302 	orr.w	r3, r3, #2
 8010330:	81a3      	strh	r3, [r4, #12]
 8010332:	e7e3      	b.n	80102fc <__smakebuf_r+0xc>
 8010334:	4b0d      	ldr	r3, [pc, #52]	; (801036c <__smakebuf_r+0x7c>)
 8010336:	62b3      	str	r3, [r6, #40]	; 0x28
 8010338:	89a3      	ldrh	r3, [r4, #12]
 801033a:	6020      	str	r0, [r4, #0]
 801033c:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8010340:	81a3      	strh	r3, [r4, #12]
 8010342:	9b00      	ldr	r3, [sp, #0]
 8010344:	6163      	str	r3, [r4, #20]
 8010346:	9b01      	ldr	r3, [sp, #4]
 8010348:	6120      	str	r0, [r4, #16]
 801034a:	b15b      	cbz	r3, 8010364 <__smakebuf_r+0x74>
 801034c:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8010350:	4630      	mov	r0, r6
 8010352:	f000 ff11 	bl	8011178 <_isatty_r>
 8010356:	b128      	cbz	r0, 8010364 <__smakebuf_r+0x74>
 8010358:	89a3      	ldrh	r3, [r4, #12]
 801035a:	f023 0303 	bic.w	r3, r3, #3
 801035e:	f043 0301 	orr.w	r3, r3, #1
 8010362:	81a3      	strh	r3, [r4, #12]
 8010364:	89a0      	ldrh	r0, [r4, #12]
 8010366:	4305      	orrs	r5, r0
 8010368:	81a5      	strh	r5, [r4, #12]
 801036a:	e7cd      	b.n	8010308 <__smakebuf_r+0x18>
 801036c:	0800e495 	.word	0x0800e495

08010370 <malloc>:
 8010370:	4b02      	ldr	r3, [pc, #8]	; (801037c <malloc+0xc>)
 8010372:	4601      	mov	r1, r0
 8010374:	6818      	ldr	r0, [r3, #0]
 8010376:	f7fe b9bd 	b.w	800e6f4 <_malloc_r>
 801037a:	bf00      	nop
 801037c:	24000014 	.word	0x24000014

08010380 <__malloc_lock>:
 8010380:	4801      	ldr	r0, [pc, #4]	; (8010388 <__malloc_lock+0x8>)
 8010382:	f7fe b97e 	b.w	800e682 <__retarget_lock_acquire_recursive>
 8010386:	bf00      	nop
 8010388:	240051e0 	.word	0x240051e0

0801038c <__malloc_unlock>:
 801038c:	4801      	ldr	r0, [pc, #4]	; (8010394 <__malloc_unlock+0x8>)
 801038e:	f7fe b979 	b.w	800e684 <__retarget_lock_release_recursive>
 8010392:	bf00      	nop
 8010394:	240051e0 	.word	0x240051e0

08010398 <_Balloc>:
 8010398:	b570      	push	{r4, r5, r6, lr}
 801039a:	6a46      	ldr	r6, [r0, #36]	; 0x24
 801039c:	4604      	mov	r4, r0
 801039e:	460d      	mov	r5, r1
 80103a0:	b976      	cbnz	r6, 80103c0 <_Balloc+0x28>
 80103a2:	2010      	movs	r0, #16
 80103a4:	f7ff ffe4 	bl	8010370 <malloc>
 80103a8:	4602      	mov	r2, r0
 80103aa:	6260      	str	r0, [r4, #36]	; 0x24
 80103ac:	b920      	cbnz	r0, 80103b8 <_Balloc+0x20>
 80103ae:	4b18      	ldr	r3, [pc, #96]	; (8010410 <_Balloc+0x78>)
 80103b0:	4818      	ldr	r0, [pc, #96]	; (8010414 <_Balloc+0x7c>)
 80103b2:	2166      	movs	r1, #102	; 0x66
 80103b4:	f000 fe9e 	bl	80110f4 <__assert_func>
 80103b8:	e9c0 6601 	strd	r6, r6, [r0, #4]
 80103bc:	6006      	str	r6, [r0, #0]
 80103be:	60c6      	str	r6, [r0, #12]
 80103c0:	6a66      	ldr	r6, [r4, #36]	; 0x24
 80103c2:	68f3      	ldr	r3, [r6, #12]
 80103c4:	b183      	cbz	r3, 80103e8 <_Balloc+0x50>
 80103c6:	6a63      	ldr	r3, [r4, #36]	; 0x24
 80103c8:	68db      	ldr	r3, [r3, #12]
 80103ca:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 80103ce:	b9b8      	cbnz	r0, 8010400 <_Balloc+0x68>
 80103d0:	2101      	movs	r1, #1
 80103d2:	fa01 f605 	lsl.w	r6, r1, r5
 80103d6:	1d72      	adds	r2, r6, #5
 80103d8:	0092      	lsls	r2, r2, #2
 80103da:	4620      	mov	r0, r4
 80103dc:	f000 fb60 	bl	8010aa0 <_calloc_r>
 80103e0:	b160      	cbz	r0, 80103fc <_Balloc+0x64>
 80103e2:	e9c0 5601 	strd	r5, r6, [r0, #4]
 80103e6:	e00e      	b.n	8010406 <_Balloc+0x6e>
 80103e8:	2221      	movs	r2, #33	; 0x21
 80103ea:	2104      	movs	r1, #4
 80103ec:	4620      	mov	r0, r4
 80103ee:	f000 fb57 	bl	8010aa0 <_calloc_r>
 80103f2:	6a63      	ldr	r3, [r4, #36]	; 0x24
 80103f4:	60f0      	str	r0, [r6, #12]
 80103f6:	68db      	ldr	r3, [r3, #12]
 80103f8:	2b00      	cmp	r3, #0
 80103fa:	d1e4      	bne.n	80103c6 <_Balloc+0x2e>
 80103fc:	2000      	movs	r0, #0
 80103fe:	bd70      	pop	{r4, r5, r6, pc}
 8010400:	6802      	ldr	r2, [r0, #0]
 8010402:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 8010406:	2300      	movs	r3, #0
 8010408:	e9c0 3303 	strd	r3, r3, [r0, #12]
 801040c:	e7f7      	b.n	80103fe <_Balloc+0x66>
 801040e:	bf00      	nop
 8010410:	08012bfd 	.word	0x08012bfd
 8010414:	08012c80 	.word	0x08012c80

08010418 <_Bfree>:
 8010418:	b570      	push	{r4, r5, r6, lr}
 801041a:	6a46      	ldr	r6, [r0, #36]	; 0x24
 801041c:	4605      	mov	r5, r0
 801041e:	460c      	mov	r4, r1
 8010420:	b976      	cbnz	r6, 8010440 <_Bfree+0x28>
 8010422:	2010      	movs	r0, #16
 8010424:	f7ff ffa4 	bl	8010370 <malloc>
 8010428:	4602      	mov	r2, r0
 801042a:	6268      	str	r0, [r5, #36]	; 0x24
 801042c:	b920      	cbnz	r0, 8010438 <_Bfree+0x20>
 801042e:	4b09      	ldr	r3, [pc, #36]	; (8010454 <_Bfree+0x3c>)
 8010430:	4809      	ldr	r0, [pc, #36]	; (8010458 <_Bfree+0x40>)
 8010432:	218a      	movs	r1, #138	; 0x8a
 8010434:	f000 fe5e 	bl	80110f4 <__assert_func>
 8010438:	e9c0 6601 	strd	r6, r6, [r0, #4]
 801043c:	6006      	str	r6, [r0, #0]
 801043e:	60c6      	str	r6, [r0, #12]
 8010440:	b13c      	cbz	r4, 8010452 <_Bfree+0x3a>
 8010442:	6a6b      	ldr	r3, [r5, #36]	; 0x24
 8010444:	6862      	ldr	r2, [r4, #4]
 8010446:	68db      	ldr	r3, [r3, #12]
 8010448:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 801044c:	6021      	str	r1, [r4, #0]
 801044e:	f843 4022 	str.w	r4, [r3, r2, lsl #2]
 8010452:	bd70      	pop	{r4, r5, r6, pc}
 8010454:	08012bfd 	.word	0x08012bfd
 8010458:	08012c80 	.word	0x08012c80

0801045c <__multadd>:
 801045c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8010460:	690d      	ldr	r5, [r1, #16]
 8010462:	4607      	mov	r7, r0
 8010464:	460c      	mov	r4, r1
 8010466:	461e      	mov	r6, r3
 8010468:	f101 0c14 	add.w	ip, r1, #20
 801046c:	2000      	movs	r0, #0
 801046e:	f8dc 3000 	ldr.w	r3, [ip]
 8010472:	b299      	uxth	r1, r3
 8010474:	fb02 6101 	mla	r1, r2, r1, r6
 8010478:	0c1e      	lsrs	r6, r3, #16
 801047a:	0c0b      	lsrs	r3, r1, #16
 801047c:	fb02 3306 	mla	r3, r2, r6, r3
 8010480:	b289      	uxth	r1, r1
 8010482:	3001      	adds	r0, #1
 8010484:	eb01 4103 	add.w	r1, r1, r3, lsl #16
 8010488:	4285      	cmp	r5, r0
 801048a:	f84c 1b04 	str.w	r1, [ip], #4
 801048e:	ea4f 4613 	mov.w	r6, r3, lsr #16
 8010492:	dcec      	bgt.n	801046e <__multadd+0x12>
 8010494:	b30e      	cbz	r6, 80104da <__multadd+0x7e>
 8010496:	68a3      	ldr	r3, [r4, #8]
 8010498:	42ab      	cmp	r3, r5
 801049a:	dc19      	bgt.n	80104d0 <__multadd+0x74>
 801049c:	6861      	ldr	r1, [r4, #4]
 801049e:	4638      	mov	r0, r7
 80104a0:	3101      	adds	r1, #1
 80104a2:	f7ff ff79 	bl	8010398 <_Balloc>
 80104a6:	4680      	mov	r8, r0
 80104a8:	b928      	cbnz	r0, 80104b6 <__multadd+0x5a>
 80104aa:	4602      	mov	r2, r0
 80104ac:	4b0c      	ldr	r3, [pc, #48]	; (80104e0 <__multadd+0x84>)
 80104ae:	480d      	ldr	r0, [pc, #52]	; (80104e4 <__multadd+0x88>)
 80104b0:	21b5      	movs	r1, #181	; 0xb5
 80104b2:	f000 fe1f 	bl	80110f4 <__assert_func>
 80104b6:	6922      	ldr	r2, [r4, #16]
 80104b8:	3202      	adds	r2, #2
 80104ba:	f104 010c 	add.w	r1, r4, #12
 80104be:	0092      	lsls	r2, r2, #2
 80104c0:	300c      	adds	r0, #12
 80104c2:	f7fe f8e0 	bl	800e686 <memcpy>
 80104c6:	4621      	mov	r1, r4
 80104c8:	4638      	mov	r0, r7
 80104ca:	f7ff ffa5 	bl	8010418 <_Bfree>
 80104ce:	4644      	mov	r4, r8
 80104d0:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 80104d4:	3501      	adds	r5, #1
 80104d6:	615e      	str	r6, [r3, #20]
 80104d8:	6125      	str	r5, [r4, #16]
 80104da:	4620      	mov	r0, r4
 80104dc:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80104e0:	08012c6f 	.word	0x08012c6f
 80104e4:	08012c80 	.word	0x08012c80

080104e8 <__hi0bits>:
 80104e8:	0c03      	lsrs	r3, r0, #16
 80104ea:	041b      	lsls	r3, r3, #16
 80104ec:	b9d3      	cbnz	r3, 8010524 <__hi0bits+0x3c>
 80104ee:	0400      	lsls	r0, r0, #16
 80104f0:	2310      	movs	r3, #16
 80104f2:	f010 4f7f 	tst.w	r0, #4278190080	; 0xff000000
 80104f6:	bf04      	itt	eq
 80104f8:	0200      	lsleq	r0, r0, #8
 80104fa:	3308      	addeq	r3, #8
 80104fc:	f010 4f70 	tst.w	r0, #4026531840	; 0xf0000000
 8010500:	bf04      	itt	eq
 8010502:	0100      	lsleq	r0, r0, #4
 8010504:	3304      	addeq	r3, #4
 8010506:	f010 4f40 	tst.w	r0, #3221225472	; 0xc0000000
 801050a:	bf04      	itt	eq
 801050c:	0080      	lsleq	r0, r0, #2
 801050e:	3302      	addeq	r3, #2
 8010510:	2800      	cmp	r0, #0
 8010512:	db05      	blt.n	8010520 <__hi0bits+0x38>
 8010514:	f010 4f80 	tst.w	r0, #1073741824	; 0x40000000
 8010518:	f103 0301 	add.w	r3, r3, #1
 801051c:	bf08      	it	eq
 801051e:	2320      	moveq	r3, #32
 8010520:	4618      	mov	r0, r3
 8010522:	4770      	bx	lr
 8010524:	2300      	movs	r3, #0
 8010526:	e7e4      	b.n	80104f2 <__hi0bits+0xa>

08010528 <__lo0bits>:
 8010528:	6803      	ldr	r3, [r0, #0]
 801052a:	f013 0207 	ands.w	r2, r3, #7
 801052e:	4601      	mov	r1, r0
 8010530:	d00b      	beq.n	801054a <__lo0bits+0x22>
 8010532:	07da      	lsls	r2, r3, #31
 8010534:	d423      	bmi.n	801057e <__lo0bits+0x56>
 8010536:	0798      	lsls	r0, r3, #30
 8010538:	bf49      	itett	mi
 801053a:	085b      	lsrmi	r3, r3, #1
 801053c:	089b      	lsrpl	r3, r3, #2
 801053e:	2001      	movmi	r0, #1
 8010540:	600b      	strmi	r3, [r1, #0]
 8010542:	bf5c      	itt	pl
 8010544:	600b      	strpl	r3, [r1, #0]
 8010546:	2002      	movpl	r0, #2
 8010548:	4770      	bx	lr
 801054a:	b298      	uxth	r0, r3
 801054c:	b9a8      	cbnz	r0, 801057a <__lo0bits+0x52>
 801054e:	0c1b      	lsrs	r3, r3, #16
 8010550:	2010      	movs	r0, #16
 8010552:	b2da      	uxtb	r2, r3
 8010554:	b90a      	cbnz	r2, 801055a <__lo0bits+0x32>
 8010556:	3008      	adds	r0, #8
 8010558:	0a1b      	lsrs	r3, r3, #8
 801055a:	071a      	lsls	r2, r3, #28
 801055c:	bf04      	itt	eq
 801055e:	091b      	lsreq	r3, r3, #4
 8010560:	3004      	addeq	r0, #4
 8010562:	079a      	lsls	r2, r3, #30
 8010564:	bf04      	itt	eq
 8010566:	089b      	lsreq	r3, r3, #2
 8010568:	3002      	addeq	r0, #2
 801056a:	07da      	lsls	r2, r3, #31
 801056c:	d403      	bmi.n	8010576 <__lo0bits+0x4e>
 801056e:	085b      	lsrs	r3, r3, #1
 8010570:	f100 0001 	add.w	r0, r0, #1
 8010574:	d005      	beq.n	8010582 <__lo0bits+0x5a>
 8010576:	600b      	str	r3, [r1, #0]
 8010578:	4770      	bx	lr
 801057a:	4610      	mov	r0, r2
 801057c:	e7e9      	b.n	8010552 <__lo0bits+0x2a>
 801057e:	2000      	movs	r0, #0
 8010580:	4770      	bx	lr
 8010582:	2020      	movs	r0, #32
 8010584:	4770      	bx	lr
	...

08010588 <__i2b>:
 8010588:	b510      	push	{r4, lr}
 801058a:	460c      	mov	r4, r1
 801058c:	2101      	movs	r1, #1
 801058e:	f7ff ff03 	bl	8010398 <_Balloc>
 8010592:	4602      	mov	r2, r0
 8010594:	b928      	cbnz	r0, 80105a2 <__i2b+0x1a>
 8010596:	4b05      	ldr	r3, [pc, #20]	; (80105ac <__i2b+0x24>)
 8010598:	4805      	ldr	r0, [pc, #20]	; (80105b0 <__i2b+0x28>)
 801059a:	f44f 71a0 	mov.w	r1, #320	; 0x140
 801059e:	f000 fda9 	bl	80110f4 <__assert_func>
 80105a2:	2301      	movs	r3, #1
 80105a4:	6144      	str	r4, [r0, #20]
 80105a6:	6103      	str	r3, [r0, #16]
 80105a8:	bd10      	pop	{r4, pc}
 80105aa:	bf00      	nop
 80105ac:	08012c6f 	.word	0x08012c6f
 80105b0:	08012c80 	.word	0x08012c80

080105b4 <__multiply>:
 80105b4:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80105b8:	4691      	mov	r9, r2
 80105ba:	690a      	ldr	r2, [r1, #16]
 80105bc:	f8d9 3010 	ldr.w	r3, [r9, #16]
 80105c0:	429a      	cmp	r2, r3
 80105c2:	bfb8      	it	lt
 80105c4:	460b      	movlt	r3, r1
 80105c6:	460c      	mov	r4, r1
 80105c8:	bfbc      	itt	lt
 80105ca:	464c      	movlt	r4, r9
 80105cc:	4699      	movlt	r9, r3
 80105ce:	6927      	ldr	r7, [r4, #16]
 80105d0:	f8d9 a010 	ldr.w	sl, [r9, #16]
 80105d4:	68a3      	ldr	r3, [r4, #8]
 80105d6:	6861      	ldr	r1, [r4, #4]
 80105d8:	eb07 060a 	add.w	r6, r7, sl
 80105dc:	42b3      	cmp	r3, r6
 80105de:	b085      	sub	sp, #20
 80105e0:	bfb8      	it	lt
 80105e2:	3101      	addlt	r1, #1
 80105e4:	f7ff fed8 	bl	8010398 <_Balloc>
 80105e8:	b930      	cbnz	r0, 80105f8 <__multiply+0x44>
 80105ea:	4602      	mov	r2, r0
 80105ec:	4b44      	ldr	r3, [pc, #272]	; (8010700 <__multiply+0x14c>)
 80105ee:	4845      	ldr	r0, [pc, #276]	; (8010704 <__multiply+0x150>)
 80105f0:	f240 115d 	movw	r1, #349	; 0x15d
 80105f4:	f000 fd7e 	bl	80110f4 <__assert_func>
 80105f8:	f100 0514 	add.w	r5, r0, #20
 80105fc:	eb05 0886 	add.w	r8, r5, r6, lsl #2
 8010600:	462b      	mov	r3, r5
 8010602:	2200      	movs	r2, #0
 8010604:	4543      	cmp	r3, r8
 8010606:	d321      	bcc.n	801064c <__multiply+0x98>
 8010608:	f104 0314 	add.w	r3, r4, #20
 801060c:	eb03 0787 	add.w	r7, r3, r7, lsl #2
 8010610:	f109 0314 	add.w	r3, r9, #20
 8010614:	eb03 028a 	add.w	r2, r3, sl, lsl #2
 8010618:	9202      	str	r2, [sp, #8]
 801061a:	1b3a      	subs	r2, r7, r4
 801061c:	3a15      	subs	r2, #21
 801061e:	f022 0203 	bic.w	r2, r2, #3
 8010622:	3204      	adds	r2, #4
 8010624:	f104 0115 	add.w	r1, r4, #21
 8010628:	428f      	cmp	r7, r1
 801062a:	bf38      	it	cc
 801062c:	2204      	movcc	r2, #4
 801062e:	9201      	str	r2, [sp, #4]
 8010630:	9a02      	ldr	r2, [sp, #8]
 8010632:	9303      	str	r3, [sp, #12]
 8010634:	429a      	cmp	r2, r3
 8010636:	d80c      	bhi.n	8010652 <__multiply+0x9e>
 8010638:	2e00      	cmp	r6, #0
 801063a:	dd03      	ble.n	8010644 <__multiply+0x90>
 801063c:	f858 3d04 	ldr.w	r3, [r8, #-4]!
 8010640:	2b00      	cmp	r3, #0
 8010642:	d05a      	beq.n	80106fa <__multiply+0x146>
 8010644:	6106      	str	r6, [r0, #16]
 8010646:	b005      	add	sp, #20
 8010648:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 801064c:	f843 2b04 	str.w	r2, [r3], #4
 8010650:	e7d8      	b.n	8010604 <__multiply+0x50>
 8010652:	f8b3 a000 	ldrh.w	sl, [r3]
 8010656:	f1ba 0f00 	cmp.w	sl, #0
 801065a:	d024      	beq.n	80106a6 <__multiply+0xf2>
 801065c:	f104 0e14 	add.w	lr, r4, #20
 8010660:	46a9      	mov	r9, r5
 8010662:	f04f 0c00 	mov.w	ip, #0
 8010666:	f85e 2b04 	ldr.w	r2, [lr], #4
 801066a:	f8d9 1000 	ldr.w	r1, [r9]
 801066e:	fa1f fb82 	uxth.w	fp, r2
 8010672:	b289      	uxth	r1, r1
 8010674:	fb0a 110b 	mla	r1, sl, fp, r1
 8010678:	ea4f 4b12 	mov.w	fp, r2, lsr #16
 801067c:	f8d9 2000 	ldr.w	r2, [r9]
 8010680:	4461      	add	r1, ip
 8010682:	ea4f 4c12 	mov.w	ip, r2, lsr #16
 8010686:	fb0a c20b 	mla	r2, sl, fp, ip
 801068a:	eb02 4211 	add.w	r2, r2, r1, lsr #16
 801068e:	b289      	uxth	r1, r1
 8010690:	ea41 4102 	orr.w	r1, r1, r2, lsl #16
 8010694:	4577      	cmp	r7, lr
 8010696:	f849 1b04 	str.w	r1, [r9], #4
 801069a:	ea4f 4c12 	mov.w	ip, r2, lsr #16
 801069e:	d8e2      	bhi.n	8010666 <__multiply+0xb2>
 80106a0:	9a01      	ldr	r2, [sp, #4]
 80106a2:	f845 c002 	str.w	ip, [r5, r2]
 80106a6:	9a03      	ldr	r2, [sp, #12]
 80106a8:	f8b2 9002 	ldrh.w	r9, [r2, #2]
 80106ac:	3304      	adds	r3, #4
 80106ae:	f1b9 0f00 	cmp.w	r9, #0
 80106b2:	d020      	beq.n	80106f6 <__multiply+0x142>
 80106b4:	6829      	ldr	r1, [r5, #0]
 80106b6:	f104 0c14 	add.w	ip, r4, #20
 80106ba:	46ae      	mov	lr, r5
 80106bc:	f04f 0a00 	mov.w	sl, #0
 80106c0:	f8bc b000 	ldrh.w	fp, [ip]
 80106c4:	f8be 2002 	ldrh.w	r2, [lr, #2]
 80106c8:	fb09 220b 	mla	r2, r9, fp, r2
 80106cc:	4492      	add	sl, r2
 80106ce:	b289      	uxth	r1, r1
 80106d0:	ea41 410a 	orr.w	r1, r1, sl, lsl #16
 80106d4:	f84e 1b04 	str.w	r1, [lr], #4
 80106d8:	f85c 2b04 	ldr.w	r2, [ip], #4
 80106dc:	f8be 1000 	ldrh.w	r1, [lr]
 80106e0:	0c12      	lsrs	r2, r2, #16
 80106e2:	fb09 1102 	mla	r1, r9, r2, r1
 80106e6:	eb01 411a 	add.w	r1, r1, sl, lsr #16
 80106ea:	4567      	cmp	r7, ip
 80106ec:	ea4f 4a11 	mov.w	sl, r1, lsr #16
 80106f0:	d8e6      	bhi.n	80106c0 <__multiply+0x10c>
 80106f2:	9a01      	ldr	r2, [sp, #4]
 80106f4:	50a9      	str	r1, [r5, r2]
 80106f6:	3504      	adds	r5, #4
 80106f8:	e79a      	b.n	8010630 <__multiply+0x7c>
 80106fa:	3e01      	subs	r6, #1
 80106fc:	e79c      	b.n	8010638 <__multiply+0x84>
 80106fe:	bf00      	nop
 8010700:	08012c6f 	.word	0x08012c6f
 8010704:	08012c80 	.word	0x08012c80

08010708 <__pow5mult>:
 8010708:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 801070c:	4615      	mov	r5, r2
 801070e:	f012 0203 	ands.w	r2, r2, #3
 8010712:	4606      	mov	r6, r0
 8010714:	460f      	mov	r7, r1
 8010716:	d007      	beq.n	8010728 <__pow5mult+0x20>
 8010718:	4c25      	ldr	r4, [pc, #148]	; (80107b0 <__pow5mult+0xa8>)
 801071a:	3a01      	subs	r2, #1
 801071c:	2300      	movs	r3, #0
 801071e:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 8010722:	f7ff fe9b 	bl	801045c <__multadd>
 8010726:	4607      	mov	r7, r0
 8010728:	10ad      	asrs	r5, r5, #2
 801072a:	d03d      	beq.n	80107a8 <__pow5mult+0xa0>
 801072c:	6a74      	ldr	r4, [r6, #36]	; 0x24
 801072e:	b97c      	cbnz	r4, 8010750 <__pow5mult+0x48>
 8010730:	2010      	movs	r0, #16
 8010732:	f7ff fe1d 	bl	8010370 <malloc>
 8010736:	4602      	mov	r2, r0
 8010738:	6270      	str	r0, [r6, #36]	; 0x24
 801073a:	b928      	cbnz	r0, 8010748 <__pow5mult+0x40>
 801073c:	4b1d      	ldr	r3, [pc, #116]	; (80107b4 <__pow5mult+0xac>)
 801073e:	481e      	ldr	r0, [pc, #120]	; (80107b8 <__pow5mult+0xb0>)
 8010740:	f44f 71d7 	mov.w	r1, #430	; 0x1ae
 8010744:	f000 fcd6 	bl	80110f4 <__assert_func>
 8010748:	e9c0 4401 	strd	r4, r4, [r0, #4]
 801074c:	6004      	str	r4, [r0, #0]
 801074e:	60c4      	str	r4, [r0, #12]
 8010750:	f8d6 8024 	ldr.w	r8, [r6, #36]	; 0x24
 8010754:	f8d8 4008 	ldr.w	r4, [r8, #8]
 8010758:	b94c      	cbnz	r4, 801076e <__pow5mult+0x66>
 801075a:	f240 2171 	movw	r1, #625	; 0x271
 801075e:	4630      	mov	r0, r6
 8010760:	f7ff ff12 	bl	8010588 <__i2b>
 8010764:	2300      	movs	r3, #0
 8010766:	f8c8 0008 	str.w	r0, [r8, #8]
 801076a:	4604      	mov	r4, r0
 801076c:	6003      	str	r3, [r0, #0]
 801076e:	f04f 0900 	mov.w	r9, #0
 8010772:	07eb      	lsls	r3, r5, #31
 8010774:	d50a      	bpl.n	801078c <__pow5mult+0x84>
 8010776:	4639      	mov	r1, r7
 8010778:	4622      	mov	r2, r4
 801077a:	4630      	mov	r0, r6
 801077c:	f7ff ff1a 	bl	80105b4 <__multiply>
 8010780:	4639      	mov	r1, r7
 8010782:	4680      	mov	r8, r0
 8010784:	4630      	mov	r0, r6
 8010786:	f7ff fe47 	bl	8010418 <_Bfree>
 801078a:	4647      	mov	r7, r8
 801078c:	106d      	asrs	r5, r5, #1
 801078e:	d00b      	beq.n	80107a8 <__pow5mult+0xa0>
 8010790:	6820      	ldr	r0, [r4, #0]
 8010792:	b938      	cbnz	r0, 80107a4 <__pow5mult+0x9c>
 8010794:	4622      	mov	r2, r4
 8010796:	4621      	mov	r1, r4
 8010798:	4630      	mov	r0, r6
 801079a:	f7ff ff0b 	bl	80105b4 <__multiply>
 801079e:	6020      	str	r0, [r4, #0]
 80107a0:	f8c0 9000 	str.w	r9, [r0]
 80107a4:	4604      	mov	r4, r0
 80107a6:	e7e4      	b.n	8010772 <__pow5mult+0x6a>
 80107a8:	4638      	mov	r0, r7
 80107aa:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 80107ae:	bf00      	nop
 80107b0:	08012dd0 	.word	0x08012dd0
 80107b4:	08012bfd 	.word	0x08012bfd
 80107b8:	08012c80 	.word	0x08012c80

080107bc <__lshift>:
 80107bc:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80107c0:	460c      	mov	r4, r1
 80107c2:	6849      	ldr	r1, [r1, #4]
 80107c4:	6923      	ldr	r3, [r4, #16]
 80107c6:	eb03 1862 	add.w	r8, r3, r2, asr #5
 80107ca:	68a3      	ldr	r3, [r4, #8]
 80107cc:	4607      	mov	r7, r0
 80107ce:	4691      	mov	r9, r2
 80107d0:	ea4f 1a62 	mov.w	sl, r2, asr #5
 80107d4:	f108 0601 	add.w	r6, r8, #1
 80107d8:	42b3      	cmp	r3, r6
 80107da:	db0b      	blt.n	80107f4 <__lshift+0x38>
 80107dc:	4638      	mov	r0, r7
 80107de:	f7ff fddb 	bl	8010398 <_Balloc>
 80107e2:	4605      	mov	r5, r0
 80107e4:	b948      	cbnz	r0, 80107fa <__lshift+0x3e>
 80107e6:	4602      	mov	r2, r0
 80107e8:	4b2a      	ldr	r3, [pc, #168]	; (8010894 <__lshift+0xd8>)
 80107ea:	482b      	ldr	r0, [pc, #172]	; (8010898 <__lshift+0xdc>)
 80107ec:	f240 11d9 	movw	r1, #473	; 0x1d9
 80107f0:	f000 fc80 	bl	80110f4 <__assert_func>
 80107f4:	3101      	adds	r1, #1
 80107f6:	005b      	lsls	r3, r3, #1
 80107f8:	e7ee      	b.n	80107d8 <__lshift+0x1c>
 80107fa:	2300      	movs	r3, #0
 80107fc:	f100 0114 	add.w	r1, r0, #20
 8010800:	f100 0210 	add.w	r2, r0, #16
 8010804:	4618      	mov	r0, r3
 8010806:	4553      	cmp	r3, sl
 8010808:	db37      	blt.n	801087a <__lshift+0xbe>
 801080a:	6920      	ldr	r0, [r4, #16]
 801080c:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 8010810:	f104 0314 	add.w	r3, r4, #20
 8010814:	f019 091f 	ands.w	r9, r9, #31
 8010818:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 801081c:	eb03 0080 	add.w	r0, r3, r0, lsl #2
 8010820:	d02f      	beq.n	8010882 <__lshift+0xc6>
 8010822:	f1c9 0e20 	rsb	lr, r9, #32
 8010826:	468a      	mov	sl, r1
 8010828:	f04f 0c00 	mov.w	ip, #0
 801082c:	681a      	ldr	r2, [r3, #0]
 801082e:	fa02 f209 	lsl.w	r2, r2, r9
 8010832:	ea42 020c 	orr.w	r2, r2, ip
 8010836:	f84a 2b04 	str.w	r2, [sl], #4
 801083a:	f853 2b04 	ldr.w	r2, [r3], #4
 801083e:	4298      	cmp	r0, r3
 8010840:	fa22 fc0e 	lsr.w	ip, r2, lr
 8010844:	d8f2      	bhi.n	801082c <__lshift+0x70>
 8010846:	1b03      	subs	r3, r0, r4
 8010848:	3b15      	subs	r3, #21
 801084a:	f023 0303 	bic.w	r3, r3, #3
 801084e:	3304      	adds	r3, #4
 8010850:	f104 0215 	add.w	r2, r4, #21
 8010854:	4290      	cmp	r0, r2
 8010856:	bf38      	it	cc
 8010858:	2304      	movcc	r3, #4
 801085a:	f841 c003 	str.w	ip, [r1, r3]
 801085e:	f1bc 0f00 	cmp.w	ip, #0
 8010862:	d001      	beq.n	8010868 <__lshift+0xac>
 8010864:	f108 0602 	add.w	r6, r8, #2
 8010868:	3e01      	subs	r6, #1
 801086a:	4638      	mov	r0, r7
 801086c:	612e      	str	r6, [r5, #16]
 801086e:	4621      	mov	r1, r4
 8010870:	f7ff fdd2 	bl	8010418 <_Bfree>
 8010874:	4628      	mov	r0, r5
 8010876:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 801087a:	f842 0f04 	str.w	r0, [r2, #4]!
 801087e:	3301      	adds	r3, #1
 8010880:	e7c1      	b.n	8010806 <__lshift+0x4a>
 8010882:	3904      	subs	r1, #4
 8010884:	f853 2b04 	ldr.w	r2, [r3], #4
 8010888:	f841 2f04 	str.w	r2, [r1, #4]!
 801088c:	4298      	cmp	r0, r3
 801088e:	d8f9      	bhi.n	8010884 <__lshift+0xc8>
 8010890:	e7ea      	b.n	8010868 <__lshift+0xac>
 8010892:	bf00      	nop
 8010894:	08012c6f 	.word	0x08012c6f
 8010898:	08012c80 	.word	0x08012c80

0801089c <__mcmp>:
 801089c:	b530      	push	{r4, r5, lr}
 801089e:	6902      	ldr	r2, [r0, #16]
 80108a0:	690c      	ldr	r4, [r1, #16]
 80108a2:	1b12      	subs	r2, r2, r4
 80108a4:	d10e      	bne.n	80108c4 <__mcmp+0x28>
 80108a6:	f100 0314 	add.w	r3, r0, #20
 80108aa:	3114      	adds	r1, #20
 80108ac:	eb03 0084 	add.w	r0, r3, r4, lsl #2
 80108b0:	eb01 0184 	add.w	r1, r1, r4, lsl #2
 80108b4:	f850 5d04 	ldr.w	r5, [r0, #-4]!
 80108b8:	f851 4d04 	ldr.w	r4, [r1, #-4]!
 80108bc:	42a5      	cmp	r5, r4
 80108be:	d003      	beq.n	80108c8 <__mcmp+0x2c>
 80108c0:	d305      	bcc.n	80108ce <__mcmp+0x32>
 80108c2:	2201      	movs	r2, #1
 80108c4:	4610      	mov	r0, r2
 80108c6:	bd30      	pop	{r4, r5, pc}
 80108c8:	4283      	cmp	r3, r0
 80108ca:	d3f3      	bcc.n	80108b4 <__mcmp+0x18>
 80108cc:	e7fa      	b.n	80108c4 <__mcmp+0x28>
 80108ce:	f04f 32ff 	mov.w	r2, #4294967295
 80108d2:	e7f7      	b.n	80108c4 <__mcmp+0x28>

080108d4 <__mdiff>:
 80108d4:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80108d8:	460c      	mov	r4, r1
 80108da:	4606      	mov	r6, r0
 80108dc:	4611      	mov	r1, r2
 80108de:	4620      	mov	r0, r4
 80108e0:	4690      	mov	r8, r2
 80108e2:	f7ff ffdb 	bl	801089c <__mcmp>
 80108e6:	1e05      	subs	r5, r0, #0
 80108e8:	d110      	bne.n	801090c <__mdiff+0x38>
 80108ea:	4629      	mov	r1, r5
 80108ec:	4630      	mov	r0, r6
 80108ee:	f7ff fd53 	bl	8010398 <_Balloc>
 80108f2:	b930      	cbnz	r0, 8010902 <__mdiff+0x2e>
 80108f4:	4b3a      	ldr	r3, [pc, #232]	; (80109e0 <__mdiff+0x10c>)
 80108f6:	4602      	mov	r2, r0
 80108f8:	f240 2132 	movw	r1, #562	; 0x232
 80108fc:	4839      	ldr	r0, [pc, #228]	; (80109e4 <__mdiff+0x110>)
 80108fe:	f000 fbf9 	bl	80110f4 <__assert_func>
 8010902:	2301      	movs	r3, #1
 8010904:	e9c0 3504 	strd	r3, r5, [r0, #16]
 8010908:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 801090c:	bfa4      	itt	ge
 801090e:	4643      	movge	r3, r8
 8010910:	46a0      	movge	r8, r4
 8010912:	4630      	mov	r0, r6
 8010914:	f8d8 1004 	ldr.w	r1, [r8, #4]
 8010918:	bfa6      	itte	ge
 801091a:	461c      	movge	r4, r3
 801091c:	2500      	movge	r5, #0
 801091e:	2501      	movlt	r5, #1
 8010920:	f7ff fd3a 	bl	8010398 <_Balloc>
 8010924:	b920      	cbnz	r0, 8010930 <__mdiff+0x5c>
 8010926:	4b2e      	ldr	r3, [pc, #184]	; (80109e0 <__mdiff+0x10c>)
 8010928:	4602      	mov	r2, r0
 801092a:	f44f 7110 	mov.w	r1, #576	; 0x240
 801092e:	e7e5      	b.n	80108fc <__mdiff+0x28>
 8010930:	f8d8 7010 	ldr.w	r7, [r8, #16]
 8010934:	6926      	ldr	r6, [r4, #16]
 8010936:	60c5      	str	r5, [r0, #12]
 8010938:	f104 0914 	add.w	r9, r4, #20
 801093c:	f108 0514 	add.w	r5, r8, #20
 8010940:	f100 0e14 	add.w	lr, r0, #20
 8010944:	eb05 0c87 	add.w	ip, r5, r7, lsl #2
 8010948:	eb09 0686 	add.w	r6, r9, r6, lsl #2
 801094c:	f108 0210 	add.w	r2, r8, #16
 8010950:	46f2      	mov	sl, lr
 8010952:	2100      	movs	r1, #0
 8010954:	f859 3b04 	ldr.w	r3, [r9], #4
 8010958:	f852 bf04 	ldr.w	fp, [r2, #4]!
 801095c:	fa1f f883 	uxth.w	r8, r3
 8010960:	fa11 f18b 	uxtah	r1, r1, fp
 8010964:	0c1b      	lsrs	r3, r3, #16
 8010966:	eba1 0808 	sub.w	r8, r1, r8
 801096a:	ebc3 431b 	rsb	r3, r3, fp, lsr #16
 801096e:	eb03 4328 	add.w	r3, r3, r8, asr #16
 8010972:	fa1f f888 	uxth.w	r8, r8
 8010976:	1419      	asrs	r1, r3, #16
 8010978:	454e      	cmp	r6, r9
 801097a:	ea48 4303 	orr.w	r3, r8, r3, lsl #16
 801097e:	f84a 3b04 	str.w	r3, [sl], #4
 8010982:	d8e7      	bhi.n	8010954 <__mdiff+0x80>
 8010984:	1b33      	subs	r3, r6, r4
 8010986:	3b15      	subs	r3, #21
 8010988:	f023 0303 	bic.w	r3, r3, #3
 801098c:	3304      	adds	r3, #4
 801098e:	3415      	adds	r4, #21
 8010990:	42a6      	cmp	r6, r4
 8010992:	bf38      	it	cc
 8010994:	2304      	movcc	r3, #4
 8010996:	441d      	add	r5, r3
 8010998:	4473      	add	r3, lr
 801099a:	469e      	mov	lr, r3
 801099c:	462e      	mov	r6, r5
 801099e:	4566      	cmp	r6, ip
 80109a0:	d30e      	bcc.n	80109c0 <__mdiff+0xec>
 80109a2:	f10c 0203 	add.w	r2, ip, #3
 80109a6:	1b52      	subs	r2, r2, r5
 80109a8:	f022 0203 	bic.w	r2, r2, #3
 80109ac:	3d03      	subs	r5, #3
 80109ae:	45ac      	cmp	ip, r5
 80109b0:	bf38      	it	cc
 80109b2:	2200      	movcc	r2, #0
 80109b4:	441a      	add	r2, r3
 80109b6:	f852 3d04 	ldr.w	r3, [r2, #-4]!
 80109ba:	b17b      	cbz	r3, 80109dc <__mdiff+0x108>
 80109bc:	6107      	str	r7, [r0, #16]
 80109be:	e7a3      	b.n	8010908 <__mdiff+0x34>
 80109c0:	f856 8b04 	ldr.w	r8, [r6], #4
 80109c4:	fa11 f288 	uxtah	r2, r1, r8
 80109c8:	1414      	asrs	r4, r2, #16
 80109ca:	eb04 4418 	add.w	r4, r4, r8, lsr #16
 80109ce:	b292      	uxth	r2, r2
 80109d0:	ea42 4204 	orr.w	r2, r2, r4, lsl #16
 80109d4:	f84e 2b04 	str.w	r2, [lr], #4
 80109d8:	1421      	asrs	r1, r4, #16
 80109da:	e7e0      	b.n	801099e <__mdiff+0xca>
 80109dc:	3f01      	subs	r7, #1
 80109de:	e7ea      	b.n	80109b6 <__mdiff+0xe2>
 80109e0:	08012c6f 	.word	0x08012c6f
 80109e4:	08012c80 	.word	0x08012c80

080109e8 <__d2b>:
 80109e8:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 80109ec:	4689      	mov	r9, r1
 80109ee:	2101      	movs	r1, #1
 80109f0:	ec57 6b10 	vmov	r6, r7, d0
 80109f4:	4690      	mov	r8, r2
 80109f6:	f7ff fccf 	bl	8010398 <_Balloc>
 80109fa:	4604      	mov	r4, r0
 80109fc:	b930      	cbnz	r0, 8010a0c <__d2b+0x24>
 80109fe:	4602      	mov	r2, r0
 8010a00:	4b25      	ldr	r3, [pc, #148]	; (8010a98 <__d2b+0xb0>)
 8010a02:	4826      	ldr	r0, [pc, #152]	; (8010a9c <__d2b+0xb4>)
 8010a04:	f240 310a 	movw	r1, #778	; 0x30a
 8010a08:	f000 fb74 	bl	80110f4 <__assert_func>
 8010a0c:	f3c7 550a 	ubfx	r5, r7, #20, #11
 8010a10:	f3c7 0313 	ubfx	r3, r7, #0, #20
 8010a14:	bb35      	cbnz	r5, 8010a64 <__d2b+0x7c>
 8010a16:	2e00      	cmp	r6, #0
 8010a18:	9301      	str	r3, [sp, #4]
 8010a1a:	d028      	beq.n	8010a6e <__d2b+0x86>
 8010a1c:	4668      	mov	r0, sp
 8010a1e:	9600      	str	r6, [sp, #0]
 8010a20:	f7ff fd82 	bl	8010528 <__lo0bits>
 8010a24:	9900      	ldr	r1, [sp, #0]
 8010a26:	b300      	cbz	r0, 8010a6a <__d2b+0x82>
 8010a28:	9a01      	ldr	r2, [sp, #4]
 8010a2a:	f1c0 0320 	rsb	r3, r0, #32
 8010a2e:	fa02 f303 	lsl.w	r3, r2, r3
 8010a32:	430b      	orrs	r3, r1
 8010a34:	40c2      	lsrs	r2, r0
 8010a36:	6163      	str	r3, [r4, #20]
 8010a38:	9201      	str	r2, [sp, #4]
 8010a3a:	9b01      	ldr	r3, [sp, #4]
 8010a3c:	61a3      	str	r3, [r4, #24]
 8010a3e:	2b00      	cmp	r3, #0
 8010a40:	bf14      	ite	ne
 8010a42:	2202      	movne	r2, #2
 8010a44:	2201      	moveq	r2, #1
 8010a46:	6122      	str	r2, [r4, #16]
 8010a48:	b1d5      	cbz	r5, 8010a80 <__d2b+0x98>
 8010a4a:	f2a5 4533 	subw	r5, r5, #1075	; 0x433
 8010a4e:	4405      	add	r5, r0
 8010a50:	f8c9 5000 	str.w	r5, [r9]
 8010a54:	f1c0 0035 	rsb	r0, r0, #53	; 0x35
 8010a58:	f8c8 0000 	str.w	r0, [r8]
 8010a5c:	4620      	mov	r0, r4
 8010a5e:	b003      	add	sp, #12
 8010a60:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8010a64:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8010a68:	e7d5      	b.n	8010a16 <__d2b+0x2e>
 8010a6a:	6161      	str	r1, [r4, #20]
 8010a6c:	e7e5      	b.n	8010a3a <__d2b+0x52>
 8010a6e:	a801      	add	r0, sp, #4
 8010a70:	f7ff fd5a 	bl	8010528 <__lo0bits>
 8010a74:	9b01      	ldr	r3, [sp, #4]
 8010a76:	6163      	str	r3, [r4, #20]
 8010a78:	2201      	movs	r2, #1
 8010a7a:	6122      	str	r2, [r4, #16]
 8010a7c:	3020      	adds	r0, #32
 8010a7e:	e7e3      	b.n	8010a48 <__d2b+0x60>
 8010a80:	eb04 0382 	add.w	r3, r4, r2, lsl #2
 8010a84:	f2a0 4032 	subw	r0, r0, #1074	; 0x432
 8010a88:	f8c9 0000 	str.w	r0, [r9]
 8010a8c:	6918      	ldr	r0, [r3, #16]
 8010a8e:	f7ff fd2b 	bl	80104e8 <__hi0bits>
 8010a92:	ebc0 1042 	rsb	r0, r0, r2, lsl #5
 8010a96:	e7df      	b.n	8010a58 <__d2b+0x70>
 8010a98:	08012c6f 	.word	0x08012c6f
 8010a9c:	08012c80 	.word	0x08012c80

08010aa0 <_calloc_r>:
 8010aa0:	b537      	push	{r0, r1, r2, r4, r5, lr}
 8010aa2:	fba1 2402 	umull	r2, r4, r1, r2
 8010aa6:	b94c      	cbnz	r4, 8010abc <_calloc_r+0x1c>
 8010aa8:	4611      	mov	r1, r2
 8010aaa:	9201      	str	r2, [sp, #4]
 8010aac:	f7fd fe22 	bl	800e6f4 <_malloc_r>
 8010ab0:	9a01      	ldr	r2, [sp, #4]
 8010ab2:	4605      	mov	r5, r0
 8010ab4:	b930      	cbnz	r0, 8010ac4 <_calloc_r+0x24>
 8010ab6:	4628      	mov	r0, r5
 8010ab8:	b003      	add	sp, #12
 8010aba:	bd30      	pop	{r4, r5, pc}
 8010abc:	220c      	movs	r2, #12
 8010abe:	6002      	str	r2, [r0, #0]
 8010ac0:	2500      	movs	r5, #0
 8010ac2:	e7f8      	b.n	8010ab6 <_calloc_r+0x16>
 8010ac4:	4621      	mov	r1, r4
 8010ac6:	f7fd fdec 	bl	800e6a2 <memset>
 8010aca:	e7f4      	b.n	8010ab6 <_calloc_r+0x16>

08010acc <_free_r>:
 8010acc:	b537      	push	{r0, r1, r2, r4, r5, lr}
 8010ace:	2900      	cmp	r1, #0
 8010ad0:	d044      	beq.n	8010b5c <_free_r+0x90>
 8010ad2:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8010ad6:	9001      	str	r0, [sp, #4]
 8010ad8:	2b00      	cmp	r3, #0
 8010ada:	f1a1 0404 	sub.w	r4, r1, #4
 8010ade:	bfb8      	it	lt
 8010ae0:	18e4      	addlt	r4, r4, r3
 8010ae2:	f7ff fc4d 	bl	8010380 <__malloc_lock>
 8010ae6:	4a1e      	ldr	r2, [pc, #120]	; (8010b60 <_free_r+0x94>)
 8010ae8:	9801      	ldr	r0, [sp, #4]
 8010aea:	6813      	ldr	r3, [r2, #0]
 8010aec:	b933      	cbnz	r3, 8010afc <_free_r+0x30>
 8010aee:	6063      	str	r3, [r4, #4]
 8010af0:	6014      	str	r4, [r2, #0]
 8010af2:	b003      	add	sp, #12
 8010af4:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 8010af8:	f7ff bc48 	b.w	801038c <__malloc_unlock>
 8010afc:	42a3      	cmp	r3, r4
 8010afe:	d908      	bls.n	8010b12 <_free_r+0x46>
 8010b00:	6825      	ldr	r5, [r4, #0]
 8010b02:	1961      	adds	r1, r4, r5
 8010b04:	428b      	cmp	r3, r1
 8010b06:	bf01      	itttt	eq
 8010b08:	6819      	ldreq	r1, [r3, #0]
 8010b0a:	685b      	ldreq	r3, [r3, #4]
 8010b0c:	1949      	addeq	r1, r1, r5
 8010b0e:	6021      	streq	r1, [r4, #0]
 8010b10:	e7ed      	b.n	8010aee <_free_r+0x22>
 8010b12:	461a      	mov	r2, r3
 8010b14:	685b      	ldr	r3, [r3, #4]
 8010b16:	b10b      	cbz	r3, 8010b1c <_free_r+0x50>
 8010b18:	42a3      	cmp	r3, r4
 8010b1a:	d9fa      	bls.n	8010b12 <_free_r+0x46>
 8010b1c:	6811      	ldr	r1, [r2, #0]
 8010b1e:	1855      	adds	r5, r2, r1
 8010b20:	42a5      	cmp	r5, r4
 8010b22:	d10b      	bne.n	8010b3c <_free_r+0x70>
 8010b24:	6824      	ldr	r4, [r4, #0]
 8010b26:	4421      	add	r1, r4
 8010b28:	1854      	adds	r4, r2, r1
 8010b2a:	42a3      	cmp	r3, r4
 8010b2c:	6011      	str	r1, [r2, #0]
 8010b2e:	d1e0      	bne.n	8010af2 <_free_r+0x26>
 8010b30:	681c      	ldr	r4, [r3, #0]
 8010b32:	685b      	ldr	r3, [r3, #4]
 8010b34:	6053      	str	r3, [r2, #4]
 8010b36:	4421      	add	r1, r4
 8010b38:	6011      	str	r1, [r2, #0]
 8010b3a:	e7da      	b.n	8010af2 <_free_r+0x26>
 8010b3c:	d902      	bls.n	8010b44 <_free_r+0x78>
 8010b3e:	230c      	movs	r3, #12
 8010b40:	6003      	str	r3, [r0, #0]
 8010b42:	e7d6      	b.n	8010af2 <_free_r+0x26>
 8010b44:	6825      	ldr	r5, [r4, #0]
 8010b46:	1961      	adds	r1, r4, r5
 8010b48:	428b      	cmp	r3, r1
 8010b4a:	bf04      	itt	eq
 8010b4c:	6819      	ldreq	r1, [r3, #0]
 8010b4e:	685b      	ldreq	r3, [r3, #4]
 8010b50:	6063      	str	r3, [r4, #4]
 8010b52:	bf04      	itt	eq
 8010b54:	1949      	addeq	r1, r1, r5
 8010b56:	6021      	streq	r1, [r4, #0]
 8010b58:	6054      	str	r4, [r2, #4]
 8010b5a:	e7ca      	b.n	8010af2 <_free_r+0x26>
 8010b5c:	b003      	add	sp, #12
 8010b5e:	bd30      	pop	{r4, r5, pc}
 8010b60:	240051e4 	.word	0x240051e4

08010b64 <__ssputs_r>:
 8010b64:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8010b68:	688e      	ldr	r6, [r1, #8]
 8010b6a:	429e      	cmp	r6, r3
 8010b6c:	4682      	mov	sl, r0
 8010b6e:	460c      	mov	r4, r1
 8010b70:	4690      	mov	r8, r2
 8010b72:	461f      	mov	r7, r3
 8010b74:	d838      	bhi.n	8010be8 <__ssputs_r+0x84>
 8010b76:	898a      	ldrh	r2, [r1, #12]
 8010b78:	f412 6f90 	tst.w	r2, #1152	; 0x480
 8010b7c:	d032      	beq.n	8010be4 <__ssputs_r+0x80>
 8010b7e:	6825      	ldr	r5, [r4, #0]
 8010b80:	6909      	ldr	r1, [r1, #16]
 8010b82:	eba5 0901 	sub.w	r9, r5, r1
 8010b86:	6965      	ldr	r5, [r4, #20]
 8010b88:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 8010b8c:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 8010b90:	3301      	adds	r3, #1
 8010b92:	444b      	add	r3, r9
 8010b94:	106d      	asrs	r5, r5, #1
 8010b96:	429d      	cmp	r5, r3
 8010b98:	bf38      	it	cc
 8010b9a:	461d      	movcc	r5, r3
 8010b9c:	0553      	lsls	r3, r2, #21
 8010b9e:	d531      	bpl.n	8010c04 <__ssputs_r+0xa0>
 8010ba0:	4629      	mov	r1, r5
 8010ba2:	f7fd fda7 	bl	800e6f4 <_malloc_r>
 8010ba6:	4606      	mov	r6, r0
 8010ba8:	b950      	cbnz	r0, 8010bc0 <__ssputs_r+0x5c>
 8010baa:	230c      	movs	r3, #12
 8010bac:	f8ca 3000 	str.w	r3, [sl]
 8010bb0:	89a3      	ldrh	r3, [r4, #12]
 8010bb2:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8010bb6:	81a3      	strh	r3, [r4, #12]
 8010bb8:	f04f 30ff 	mov.w	r0, #4294967295
 8010bbc:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8010bc0:	6921      	ldr	r1, [r4, #16]
 8010bc2:	464a      	mov	r2, r9
 8010bc4:	f7fd fd5f 	bl	800e686 <memcpy>
 8010bc8:	89a3      	ldrh	r3, [r4, #12]
 8010bca:	f423 6390 	bic.w	r3, r3, #1152	; 0x480
 8010bce:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8010bd2:	81a3      	strh	r3, [r4, #12]
 8010bd4:	6126      	str	r6, [r4, #16]
 8010bd6:	6165      	str	r5, [r4, #20]
 8010bd8:	444e      	add	r6, r9
 8010bda:	eba5 0509 	sub.w	r5, r5, r9
 8010bde:	6026      	str	r6, [r4, #0]
 8010be0:	60a5      	str	r5, [r4, #8]
 8010be2:	463e      	mov	r6, r7
 8010be4:	42be      	cmp	r6, r7
 8010be6:	d900      	bls.n	8010bea <__ssputs_r+0x86>
 8010be8:	463e      	mov	r6, r7
 8010bea:	6820      	ldr	r0, [r4, #0]
 8010bec:	4632      	mov	r2, r6
 8010bee:	4641      	mov	r1, r8
 8010bf0:	f000 fae4 	bl	80111bc <memmove>
 8010bf4:	68a3      	ldr	r3, [r4, #8]
 8010bf6:	1b9b      	subs	r3, r3, r6
 8010bf8:	60a3      	str	r3, [r4, #8]
 8010bfa:	6823      	ldr	r3, [r4, #0]
 8010bfc:	4433      	add	r3, r6
 8010bfe:	6023      	str	r3, [r4, #0]
 8010c00:	2000      	movs	r0, #0
 8010c02:	e7db      	b.n	8010bbc <__ssputs_r+0x58>
 8010c04:	462a      	mov	r2, r5
 8010c06:	f000 faf3 	bl	80111f0 <_realloc_r>
 8010c0a:	4606      	mov	r6, r0
 8010c0c:	2800      	cmp	r0, #0
 8010c0e:	d1e1      	bne.n	8010bd4 <__ssputs_r+0x70>
 8010c10:	6921      	ldr	r1, [r4, #16]
 8010c12:	4650      	mov	r0, sl
 8010c14:	f7ff ff5a 	bl	8010acc <_free_r>
 8010c18:	e7c7      	b.n	8010baa <__ssputs_r+0x46>
	...

08010c1c <_svfiprintf_r>:
 8010c1c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8010c20:	4698      	mov	r8, r3
 8010c22:	898b      	ldrh	r3, [r1, #12]
 8010c24:	061b      	lsls	r3, r3, #24
 8010c26:	b09d      	sub	sp, #116	; 0x74
 8010c28:	4607      	mov	r7, r0
 8010c2a:	460d      	mov	r5, r1
 8010c2c:	4614      	mov	r4, r2
 8010c2e:	d50e      	bpl.n	8010c4e <_svfiprintf_r+0x32>
 8010c30:	690b      	ldr	r3, [r1, #16]
 8010c32:	b963      	cbnz	r3, 8010c4e <_svfiprintf_r+0x32>
 8010c34:	2140      	movs	r1, #64	; 0x40
 8010c36:	f7fd fd5d 	bl	800e6f4 <_malloc_r>
 8010c3a:	6028      	str	r0, [r5, #0]
 8010c3c:	6128      	str	r0, [r5, #16]
 8010c3e:	b920      	cbnz	r0, 8010c4a <_svfiprintf_r+0x2e>
 8010c40:	230c      	movs	r3, #12
 8010c42:	603b      	str	r3, [r7, #0]
 8010c44:	f04f 30ff 	mov.w	r0, #4294967295
 8010c48:	e0d1      	b.n	8010dee <_svfiprintf_r+0x1d2>
 8010c4a:	2340      	movs	r3, #64	; 0x40
 8010c4c:	616b      	str	r3, [r5, #20]
 8010c4e:	2300      	movs	r3, #0
 8010c50:	9309      	str	r3, [sp, #36]	; 0x24
 8010c52:	2320      	movs	r3, #32
 8010c54:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 8010c58:	f8cd 800c 	str.w	r8, [sp, #12]
 8010c5c:	2330      	movs	r3, #48	; 0x30
 8010c5e:	f8df 81a8 	ldr.w	r8, [pc, #424]	; 8010e08 <_svfiprintf_r+0x1ec>
 8010c62:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 8010c66:	f04f 0901 	mov.w	r9, #1
 8010c6a:	4623      	mov	r3, r4
 8010c6c:	469a      	mov	sl, r3
 8010c6e:	f813 2b01 	ldrb.w	r2, [r3], #1
 8010c72:	b10a      	cbz	r2, 8010c78 <_svfiprintf_r+0x5c>
 8010c74:	2a25      	cmp	r2, #37	; 0x25
 8010c76:	d1f9      	bne.n	8010c6c <_svfiprintf_r+0x50>
 8010c78:	ebba 0b04 	subs.w	fp, sl, r4
 8010c7c:	d00b      	beq.n	8010c96 <_svfiprintf_r+0x7a>
 8010c7e:	465b      	mov	r3, fp
 8010c80:	4622      	mov	r2, r4
 8010c82:	4629      	mov	r1, r5
 8010c84:	4638      	mov	r0, r7
 8010c86:	f7ff ff6d 	bl	8010b64 <__ssputs_r>
 8010c8a:	3001      	adds	r0, #1
 8010c8c:	f000 80aa 	beq.w	8010de4 <_svfiprintf_r+0x1c8>
 8010c90:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8010c92:	445a      	add	r2, fp
 8010c94:	9209      	str	r2, [sp, #36]	; 0x24
 8010c96:	f89a 3000 	ldrb.w	r3, [sl]
 8010c9a:	2b00      	cmp	r3, #0
 8010c9c:	f000 80a2 	beq.w	8010de4 <_svfiprintf_r+0x1c8>
 8010ca0:	2300      	movs	r3, #0
 8010ca2:	f04f 32ff 	mov.w	r2, #4294967295
 8010ca6:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8010caa:	f10a 0a01 	add.w	sl, sl, #1
 8010cae:	9304      	str	r3, [sp, #16]
 8010cb0:	9307      	str	r3, [sp, #28]
 8010cb2:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 8010cb6:	931a      	str	r3, [sp, #104]	; 0x68
 8010cb8:	4654      	mov	r4, sl
 8010cba:	2205      	movs	r2, #5
 8010cbc:	f814 1b01 	ldrb.w	r1, [r4], #1
 8010cc0:	4851      	ldr	r0, [pc, #324]	; (8010e08 <_svfiprintf_r+0x1ec>)
 8010cc2:	f7ef fb15 	bl	80002f0 <memchr>
 8010cc6:	9a04      	ldr	r2, [sp, #16]
 8010cc8:	b9d8      	cbnz	r0, 8010d02 <_svfiprintf_r+0xe6>
 8010cca:	06d0      	lsls	r0, r2, #27
 8010ccc:	bf44      	itt	mi
 8010cce:	2320      	movmi	r3, #32
 8010cd0:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8010cd4:	0711      	lsls	r1, r2, #28
 8010cd6:	bf44      	itt	mi
 8010cd8:	232b      	movmi	r3, #43	; 0x2b
 8010cda:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8010cde:	f89a 3000 	ldrb.w	r3, [sl]
 8010ce2:	2b2a      	cmp	r3, #42	; 0x2a
 8010ce4:	d015      	beq.n	8010d12 <_svfiprintf_r+0xf6>
 8010ce6:	9a07      	ldr	r2, [sp, #28]
 8010ce8:	4654      	mov	r4, sl
 8010cea:	2000      	movs	r0, #0
 8010cec:	f04f 0c0a 	mov.w	ip, #10
 8010cf0:	4621      	mov	r1, r4
 8010cf2:	f811 3b01 	ldrb.w	r3, [r1], #1
 8010cf6:	3b30      	subs	r3, #48	; 0x30
 8010cf8:	2b09      	cmp	r3, #9
 8010cfa:	d94e      	bls.n	8010d9a <_svfiprintf_r+0x17e>
 8010cfc:	b1b0      	cbz	r0, 8010d2c <_svfiprintf_r+0x110>
 8010cfe:	9207      	str	r2, [sp, #28]
 8010d00:	e014      	b.n	8010d2c <_svfiprintf_r+0x110>
 8010d02:	eba0 0308 	sub.w	r3, r0, r8
 8010d06:	fa09 f303 	lsl.w	r3, r9, r3
 8010d0a:	4313      	orrs	r3, r2
 8010d0c:	9304      	str	r3, [sp, #16]
 8010d0e:	46a2      	mov	sl, r4
 8010d10:	e7d2      	b.n	8010cb8 <_svfiprintf_r+0x9c>
 8010d12:	9b03      	ldr	r3, [sp, #12]
 8010d14:	1d19      	adds	r1, r3, #4
 8010d16:	681b      	ldr	r3, [r3, #0]
 8010d18:	9103      	str	r1, [sp, #12]
 8010d1a:	2b00      	cmp	r3, #0
 8010d1c:	bfbb      	ittet	lt
 8010d1e:	425b      	neglt	r3, r3
 8010d20:	f042 0202 	orrlt.w	r2, r2, #2
 8010d24:	9307      	strge	r3, [sp, #28]
 8010d26:	9307      	strlt	r3, [sp, #28]
 8010d28:	bfb8      	it	lt
 8010d2a:	9204      	strlt	r2, [sp, #16]
 8010d2c:	7823      	ldrb	r3, [r4, #0]
 8010d2e:	2b2e      	cmp	r3, #46	; 0x2e
 8010d30:	d10c      	bne.n	8010d4c <_svfiprintf_r+0x130>
 8010d32:	7863      	ldrb	r3, [r4, #1]
 8010d34:	2b2a      	cmp	r3, #42	; 0x2a
 8010d36:	d135      	bne.n	8010da4 <_svfiprintf_r+0x188>
 8010d38:	9b03      	ldr	r3, [sp, #12]
 8010d3a:	1d1a      	adds	r2, r3, #4
 8010d3c:	681b      	ldr	r3, [r3, #0]
 8010d3e:	9203      	str	r2, [sp, #12]
 8010d40:	2b00      	cmp	r3, #0
 8010d42:	bfb8      	it	lt
 8010d44:	f04f 33ff 	movlt.w	r3, #4294967295
 8010d48:	3402      	adds	r4, #2
 8010d4a:	9305      	str	r3, [sp, #20]
 8010d4c:	f8df a0c8 	ldr.w	sl, [pc, #200]	; 8010e18 <_svfiprintf_r+0x1fc>
 8010d50:	7821      	ldrb	r1, [r4, #0]
 8010d52:	2203      	movs	r2, #3
 8010d54:	4650      	mov	r0, sl
 8010d56:	f7ef facb 	bl	80002f0 <memchr>
 8010d5a:	b140      	cbz	r0, 8010d6e <_svfiprintf_r+0x152>
 8010d5c:	2340      	movs	r3, #64	; 0x40
 8010d5e:	eba0 000a 	sub.w	r0, r0, sl
 8010d62:	fa03 f000 	lsl.w	r0, r3, r0
 8010d66:	9b04      	ldr	r3, [sp, #16]
 8010d68:	4303      	orrs	r3, r0
 8010d6a:	3401      	adds	r4, #1
 8010d6c:	9304      	str	r3, [sp, #16]
 8010d6e:	f814 1b01 	ldrb.w	r1, [r4], #1
 8010d72:	4826      	ldr	r0, [pc, #152]	; (8010e0c <_svfiprintf_r+0x1f0>)
 8010d74:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 8010d78:	2206      	movs	r2, #6
 8010d7a:	f7ef fab9 	bl	80002f0 <memchr>
 8010d7e:	2800      	cmp	r0, #0
 8010d80:	d038      	beq.n	8010df4 <_svfiprintf_r+0x1d8>
 8010d82:	4b23      	ldr	r3, [pc, #140]	; (8010e10 <_svfiprintf_r+0x1f4>)
 8010d84:	bb1b      	cbnz	r3, 8010dce <_svfiprintf_r+0x1b2>
 8010d86:	9b03      	ldr	r3, [sp, #12]
 8010d88:	3307      	adds	r3, #7
 8010d8a:	f023 0307 	bic.w	r3, r3, #7
 8010d8e:	3308      	adds	r3, #8
 8010d90:	9303      	str	r3, [sp, #12]
 8010d92:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8010d94:	4433      	add	r3, r6
 8010d96:	9309      	str	r3, [sp, #36]	; 0x24
 8010d98:	e767      	b.n	8010c6a <_svfiprintf_r+0x4e>
 8010d9a:	fb0c 3202 	mla	r2, ip, r2, r3
 8010d9e:	460c      	mov	r4, r1
 8010da0:	2001      	movs	r0, #1
 8010da2:	e7a5      	b.n	8010cf0 <_svfiprintf_r+0xd4>
 8010da4:	2300      	movs	r3, #0
 8010da6:	3401      	adds	r4, #1
 8010da8:	9305      	str	r3, [sp, #20]
 8010daa:	4619      	mov	r1, r3
 8010dac:	f04f 0c0a 	mov.w	ip, #10
 8010db0:	4620      	mov	r0, r4
 8010db2:	f810 2b01 	ldrb.w	r2, [r0], #1
 8010db6:	3a30      	subs	r2, #48	; 0x30
 8010db8:	2a09      	cmp	r2, #9
 8010dba:	d903      	bls.n	8010dc4 <_svfiprintf_r+0x1a8>
 8010dbc:	2b00      	cmp	r3, #0
 8010dbe:	d0c5      	beq.n	8010d4c <_svfiprintf_r+0x130>
 8010dc0:	9105      	str	r1, [sp, #20]
 8010dc2:	e7c3      	b.n	8010d4c <_svfiprintf_r+0x130>
 8010dc4:	fb0c 2101 	mla	r1, ip, r1, r2
 8010dc8:	4604      	mov	r4, r0
 8010dca:	2301      	movs	r3, #1
 8010dcc:	e7f0      	b.n	8010db0 <_svfiprintf_r+0x194>
 8010dce:	ab03      	add	r3, sp, #12
 8010dd0:	9300      	str	r3, [sp, #0]
 8010dd2:	462a      	mov	r2, r5
 8010dd4:	4b0f      	ldr	r3, [pc, #60]	; (8010e14 <_svfiprintf_r+0x1f8>)
 8010dd6:	a904      	add	r1, sp, #16
 8010dd8:	4638      	mov	r0, r7
 8010dda:	f7fd fd91 	bl	800e900 <_printf_float>
 8010dde:	1c42      	adds	r2, r0, #1
 8010de0:	4606      	mov	r6, r0
 8010de2:	d1d6      	bne.n	8010d92 <_svfiprintf_r+0x176>
 8010de4:	89ab      	ldrh	r3, [r5, #12]
 8010de6:	065b      	lsls	r3, r3, #25
 8010de8:	f53f af2c 	bmi.w	8010c44 <_svfiprintf_r+0x28>
 8010dec:	9809      	ldr	r0, [sp, #36]	; 0x24
 8010dee:	b01d      	add	sp, #116	; 0x74
 8010df0:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8010df4:	ab03      	add	r3, sp, #12
 8010df6:	9300      	str	r3, [sp, #0]
 8010df8:	462a      	mov	r2, r5
 8010dfa:	4b06      	ldr	r3, [pc, #24]	; (8010e14 <_svfiprintf_r+0x1f8>)
 8010dfc:	a904      	add	r1, sp, #16
 8010dfe:	4638      	mov	r0, r7
 8010e00:	f7fe f80a 	bl	800ee18 <_printf_i>
 8010e04:	e7eb      	b.n	8010dde <_svfiprintf_r+0x1c2>
 8010e06:	bf00      	nop
 8010e08:	08012ddc 	.word	0x08012ddc
 8010e0c:	08012de6 	.word	0x08012de6
 8010e10:	0800e901 	.word	0x0800e901
 8010e14:	08010b65 	.word	0x08010b65
 8010e18:	08012de2 	.word	0x08012de2

08010e1c <__sfputc_r>:
 8010e1c:	6893      	ldr	r3, [r2, #8]
 8010e1e:	3b01      	subs	r3, #1
 8010e20:	2b00      	cmp	r3, #0
 8010e22:	b410      	push	{r4}
 8010e24:	6093      	str	r3, [r2, #8]
 8010e26:	da08      	bge.n	8010e3a <__sfputc_r+0x1e>
 8010e28:	6994      	ldr	r4, [r2, #24]
 8010e2a:	42a3      	cmp	r3, r4
 8010e2c:	db01      	blt.n	8010e32 <__sfputc_r+0x16>
 8010e2e:	290a      	cmp	r1, #10
 8010e30:	d103      	bne.n	8010e3a <__sfputc_r+0x1e>
 8010e32:	f85d 4b04 	ldr.w	r4, [sp], #4
 8010e36:	f7fe ba81 	b.w	800f33c <__swbuf_r>
 8010e3a:	6813      	ldr	r3, [r2, #0]
 8010e3c:	1c58      	adds	r0, r3, #1
 8010e3e:	6010      	str	r0, [r2, #0]
 8010e40:	7019      	strb	r1, [r3, #0]
 8010e42:	4608      	mov	r0, r1
 8010e44:	f85d 4b04 	ldr.w	r4, [sp], #4
 8010e48:	4770      	bx	lr

08010e4a <__sfputs_r>:
 8010e4a:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8010e4c:	4606      	mov	r6, r0
 8010e4e:	460f      	mov	r7, r1
 8010e50:	4614      	mov	r4, r2
 8010e52:	18d5      	adds	r5, r2, r3
 8010e54:	42ac      	cmp	r4, r5
 8010e56:	d101      	bne.n	8010e5c <__sfputs_r+0x12>
 8010e58:	2000      	movs	r0, #0
 8010e5a:	e007      	b.n	8010e6c <__sfputs_r+0x22>
 8010e5c:	f814 1b01 	ldrb.w	r1, [r4], #1
 8010e60:	463a      	mov	r2, r7
 8010e62:	4630      	mov	r0, r6
 8010e64:	f7ff ffda 	bl	8010e1c <__sfputc_r>
 8010e68:	1c43      	adds	r3, r0, #1
 8010e6a:	d1f3      	bne.n	8010e54 <__sfputs_r+0xa>
 8010e6c:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

08010e70 <_vfiprintf_r>:
 8010e70:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8010e74:	460d      	mov	r5, r1
 8010e76:	b09d      	sub	sp, #116	; 0x74
 8010e78:	4614      	mov	r4, r2
 8010e7a:	4698      	mov	r8, r3
 8010e7c:	4606      	mov	r6, r0
 8010e7e:	b118      	cbz	r0, 8010e88 <_vfiprintf_r+0x18>
 8010e80:	6983      	ldr	r3, [r0, #24]
 8010e82:	b90b      	cbnz	r3, 8010e88 <_vfiprintf_r+0x18>
 8010e84:	f7fd fb3a 	bl	800e4fc <__sinit>
 8010e88:	4b89      	ldr	r3, [pc, #548]	; (80110b0 <_vfiprintf_r+0x240>)
 8010e8a:	429d      	cmp	r5, r3
 8010e8c:	d11b      	bne.n	8010ec6 <_vfiprintf_r+0x56>
 8010e8e:	6875      	ldr	r5, [r6, #4]
 8010e90:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 8010e92:	07d9      	lsls	r1, r3, #31
 8010e94:	d405      	bmi.n	8010ea2 <_vfiprintf_r+0x32>
 8010e96:	89ab      	ldrh	r3, [r5, #12]
 8010e98:	059a      	lsls	r2, r3, #22
 8010e9a:	d402      	bmi.n	8010ea2 <_vfiprintf_r+0x32>
 8010e9c:	6da8      	ldr	r0, [r5, #88]	; 0x58
 8010e9e:	f7fd fbf0 	bl	800e682 <__retarget_lock_acquire_recursive>
 8010ea2:	89ab      	ldrh	r3, [r5, #12]
 8010ea4:	071b      	lsls	r3, r3, #28
 8010ea6:	d501      	bpl.n	8010eac <_vfiprintf_r+0x3c>
 8010ea8:	692b      	ldr	r3, [r5, #16]
 8010eaa:	b9eb      	cbnz	r3, 8010ee8 <_vfiprintf_r+0x78>
 8010eac:	4629      	mov	r1, r5
 8010eae:	4630      	mov	r0, r6
 8010eb0:	f7fe faa8 	bl	800f404 <__swsetup_r>
 8010eb4:	b1c0      	cbz	r0, 8010ee8 <_vfiprintf_r+0x78>
 8010eb6:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 8010eb8:	07dc      	lsls	r4, r3, #31
 8010eba:	d50e      	bpl.n	8010eda <_vfiprintf_r+0x6a>
 8010ebc:	f04f 30ff 	mov.w	r0, #4294967295
 8010ec0:	b01d      	add	sp, #116	; 0x74
 8010ec2:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8010ec6:	4b7b      	ldr	r3, [pc, #492]	; (80110b4 <_vfiprintf_r+0x244>)
 8010ec8:	429d      	cmp	r5, r3
 8010eca:	d101      	bne.n	8010ed0 <_vfiprintf_r+0x60>
 8010ecc:	68b5      	ldr	r5, [r6, #8]
 8010ece:	e7df      	b.n	8010e90 <_vfiprintf_r+0x20>
 8010ed0:	4b79      	ldr	r3, [pc, #484]	; (80110b8 <_vfiprintf_r+0x248>)
 8010ed2:	429d      	cmp	r5, r3
 8010ed4:	bf08      	it	eq
 8010ed6:	68f5      	ldreq	r5, [r6, #12]
 8010ed8:	e7da      	b.n	8010e90 <_vfiprintf_r+0x20>
 8010eda:	89ab      	ldrh	r3, [r5, #12]
 8010edc:	0598      	lsls	r0, r3, #22
 8010ede:	d4ed      	bmi.n	8010ebc <_vfiprintf_r+0x4c>
 8010ee0:	6da8      	ldr	r0, [r5, #88]	; 0x58
 8010ee2:	f7fd fbcf 	bl	800e684 <__retarget_lock_release_recursive>
 8010ee6:	e7e9      	b.n	8010ebc <_vfiprintf_r+0x4c>
 8010ee8:	2300      	movs	r3, #0
 8010eea:	9309      	str	r3, [sp, #36]	; 0x24
 8010eec:	2320      	movs	r3, #32
 8010eee:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 8010ef2:	f8cd 800c 	str.w	r8, [sp, #12]
 8010ef6:	2330      	movs	r3, #48	; 0x30
 8010ef8:	f8df 81c0 	ldr.w	r8, [pc, #448]	; 80110bc <_vfiprintf_r+0x24c>
 8010efc:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 8010f00:	f04f 0901 	mov.w	r9, #1
 8010f04:	4623      	mov	r3, r4
 8010f06:	469a      	mov	sl, r3
 8010f08:	f813 2b01 	ldrb.w	r2, [r3], #1
 8010f0c:	b10a      	cbz	r2, 8010f12 <_vfiprintf_r+0xa2>
 8010f0e:	2a25      	cmp	r2, #37	; 0x25
 8010f10:	d1f9      	bne.n	8010f06 <_vfiprintf_r+0x96>
 8010f12:	ebba 0b04 	subs.w	fp, sl, r4
 8010f16:	d00b      	beq.n	8010f30 <_vfiprintf_r+0xc0>
 8010f18:	465b      	mov	r3, fp
 8010f1a:	4622      	mov	r2, r4
 8010f1c:	4629      	mov	r1, r5
 8010f1e:	4630      	mov	r0, r6
 8010f20:	f7ff ff93 	bl	8010e4a <__sfputs_r>
 8010f24:	3001      	adds	r0, #1
 8010f26:	f000 80aa 	beq.w	801107e <_vfiprintf_r+0x20e>
 8010f2a:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8010f2c:	445a      	add	r2, fp
 8010f2e:	9209      	str	r2, [sp, #36]	; 0x24
 8010f30:	f89a 3000 	ldrb.w	r3, [sl]
 8010f34:	2b00      	cmp	r3, #0
 8010f36:	f000 80a2 	beq.w	801107e <_vfiprintf_r+0x20e>
 8010f3a:	2300      	movs	r3, #0
 8010f3c:	f04f 32ff 	mov.w	r2, #4294967295
 8010f40:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8010f44:	f10a 0a01 	add.w	sl, sl, #1
 8010f48:	9304      	str	r3, [sp, #16]
 8010f4a:	9307      	str	r3, [sp, #28]
 8010f4c:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 8010f50:	931a      	str	r3, [sp, #104]	; 0x68
 8010f52:	4654      	mov	r4, sl
 8010f54:	2205      	movs	r2, #5
 8010f56:	f814 1b01 	ldrb.w	r1, [r4], #1
 8010f5a:	4858      	ldr	r0, [pc, #352]	; (80110bc <_vfiprintf_r+0x24c>)
 8010f5c:	f7ef f9c8 	bl	80002f0 <memchr>
 8010f60:	9a04      	ldr	r2, [sp, #16]
 8010f62:	b9d8      	cbnz	r0, 8010f9c <_vfiprintf_r+0x12c>
 8010f64:	06d1      	lsls	r1, r2, #27
 8010f66:	bf44      	itt	mi
 8010f68:	2320      	movmi	r3, #32
 8010f6a:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8010f6e:	0713      	lsls	r3, r2, #28
 8010f70:	bf44      	itt	mi
 8010f72:	232b      	movmi	r3, #43	; 0x2b
 8010f74:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8010f78:	f89a 3000 	ldrb.w	r3, [sl]
 8010f7c:	2b2a      	cmp	r3, #42	; 0x2a
 8010f7e:	d015      	beq.n	8010fac <_vfiprintf_r+0x13c>
 8010f80:	9a07      	ldr	r2, [sp, #28]
 8010f82:	4654      	mov	r4, sl
 8010f84:	2000      	movs	r0, #0
 8010f86:	f04f 0c0a 	mov.w	ip, #10
 8010f8a:	4621      	mov	r1, r4
 8010f8c:	f811 3b01 	ldrb.w	r3, [r1], #1
 8010f90:	3b30      	subs	r3, #48	; 0x30
 8010f92:	2b09      	cmp	r3, #9
 8010f94:	d94e      	bls.n	8011034 <_vfiprintf_r+0x1c4>
 8010f96:	b1b0      	cbz	r0, 8010fc6 <_vfiprintf_r+0x156>
 8010f98:	9207      	str	r2, [sp, #28]
 8010f9a:	e014      	b.n	8010fc6 <_vfiprintf_r+0x156>
 8010f9c:	eba0 0308 	sub.w	r3, r0, r8
 8010fa0:	fa09 f303 	lsl.w	r3, r9, r3
 8010fa4:	4313      	orrs	r3, r2
 8010fa6:	9304      	str	r3, [sp, #16]
 8010fa8:	46a2      	mov	sl, r4
 8010faa:	e7d2      	b.n	8010f52 <_vfiprintf_r+0xe2>
 8010fac:	9b03      	ldr	r3, [sp, #12]
 8010fae:	1d19      	adds	r1, r3, #4
 8010fb0:	681b      	ldr	r3, [r3, #0]
 8010fb2:	9103      	str	r1, [sp, #12]
 8010fb4:	2b00      	cmp	r3, #0
 8010fb6:	bfbb      	ittet	lt
 8010fb8:	425b      	neglt	r3, r3
 8010fba:	f042 0202 	orrlt.w	r2, r2, #2
 8010fbe:	9307      	strge	r3, [sp, #28]
 8010fc0:	9307      	strlt	r3, [sp, #28]
 8010fc2:	bfb8      	it	lt
 8010fc4:	9204      	strlt	r2, [sp, #16]
 8010fc6:	7823      	ldrb	r3, [r4, #0]
 8010fc8:	2b2e      	cmp	r3, #46	; 0x2e
 8010fca:	d10c      	bne.n	8010fe6 <_vfiprintf_r+0x176>
 8010fcc:	7863      	ldrb	r3, [r4, #1]
 8010fce:	2b2a      	cmp	r3, #42	; 0x2a
 8010fd0:	d135      	bne.n	801103e <_vfiprintf_r+0x1ce>
 8010fd2:	9b03      	ldr	r3, [sp, #12]
 8010fd4:	1d1a      	adds	r2, r3, #4
 8010fd6:	681b      	ldr	r3, [r3, #0]
 8010fd8:	9203      	str	r2, [sp, #12]
 8010fda:	2b00      	cmp	r3, #0
 8010fdc:	bfb8      	it	lt
 8010fde:	f04f 33ff 	movlt.w	r3, #4294967295
 8010fe2:	3402      	adds	r4, #2
 8010fe4:	9305      	str	r3, [sp, #20]
 8010fe6:	f8df a0e4 	ldr.w	sl, [pc, #228]	; 80110cc <_vfiprintf_r+0x25c>
 8010fea:	7821      	ldrb	r1, [r4, #0]
 8010fec:	2203      	movs	r2, #3
 8010fee:	4650      	mov	r0, sl
 8010ff0:	f7ef f97e 	bl	80002f0 <memchr>
 8010ff4:	b140      	cbz	r0, 8011008 <_vfiprintf_r+0x198>
 8010ff6:	2340      	movs	r3, #64	; 0x40
 8010ff8:	eba0 000a 	sub.w	r0, r0, sl
 8010ffc:	fa03 f000 	lsl.w	r0, r3, r0
 8011000:	9b04      	ldr	r3, [sp, #16]
 8011002:	4303      	orrs	r3, r0
 8011004:	3401      	adds	r4, #1
 8011006:	9304      	str	r3, [sp, #16]
 8011008:	f814 1b01 	ldrb.w	r1, [r4], #1
 801100c:	482c      	ldr	r0, [pc, #176]	; (80110c0 <_vfiprintf_r+0x250>)
 801100e:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 8011012:	2206      	movs	r2, #6
 8011014:	f7ef f96c 	bl	80002f0 <memchr>
 8011018:	2800      	cmp	r0, #0
 801101a:	d03f      	beq.n	801109c <_vfiprintf_r+0x22c>
 801101c:	4b29      	ldr	r3, [pc, #164]	; (80110c4 <_vfiprintf_r+0x254>)
 801101e:	bb1b      	cbnz	r3, 8011068 <_vfiprintf_r+0x1f8>
 8011020:	9b03      	ldr	r3, [sp, #12]
 8011022:	3307      	adds	r3, #7
 8011024:	f023 0307 	bic.w	r3, r3, #7
 8011028:	3308      	adds	r3, #8
 801102a:	9303      	str	r3, [sp, #12]
 801102c:	9b09      	ldr	r3, [sp, #36]	; 0x24
 801102e:	443b      	add	r3, r7
 8011030:	9309      	str	r3, [sp, #36]	; 0x24
 8011032:	e767      	b.n	8010f04 <_vfiprintf_r+0x94>
 8011034:	fb0c 3202 	mla	r2, ip, r2, r3
 8011038:	460c      	mov	r4, r1
 801103a:	2001      	movs	r0, #1
 801103c:	e7a5      	b.n	8010f8a <_vfiprintf_r+0x11a>
 801103e:	2300      	movs	r3, #0
 8011040:	3401      	adds	r4, #1
 8011042:	9305      	str	r3, [sp, #20]
 8011044:	4619      	mov	r1, r3
 8011046:	f04f 0c0a 	mov.w	ip, #10
 801104a:	4620      	mov	r0, r4
 801104c:	f810 2b01 	ldrb.w	r2, [r0], #1
 8011050:	3a30      	subs	r2, #48	; 0x30
 8011052:	2a09      	cmp	r2, #9
 8011054:	d903      	bls.n	801105e <_vfiprintf_r+0x1ee>
 8011056:	2b00      	cmp	r3, #0
 8011058:	d0c5      	beq.n	8010fe6 <_vfiprintf_r+0x176>
 801105a:	9105      	str	r1, [sp, #20]
 801105c:	e7c3      	b.n	8010fe6 <_vfiprintf_r+0x176>
 801105e:	fb0c 2101 	mla	r1, ip, r1, r2
 8011062:	4604      	mov	r4, r0
 8011064:	2301      	movs	r3, #1
 8011066:	e7f0      	b.n	801104a <_vfiprintf_r+0x1da>
 8011068:	ab03      	add	r3, sp, #12
 801106a:	9300      	str	r3, [sp, #0]
 801106c:	462a      	mov	r2, r5
 801106e:	4b16      	ldr	r3, [pc, #88]	; (80110c8 <_vfiprintf_r+0x258>)
 8011070:	a904      	add	r1, sp, #16
 8011072:	4630      	mov	r0, r6
 8011074:	f7fd fc44 	bl	800e900 <_printf_float>
 8011078:	4607      	mov	r7, r0
 801107a:	1c78      	adds	r0, r7, #1
 801107c:	d1d6      	bne.n	801102c <_vfiprintf_r+0x1bc>
 801107e:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 8011080:	07d9      	lsls	r1, r3, #31
 8011082:	d405      	bmi.n	8011090 <_vfiprintf_r+0x220>
 8011084:	89ab      	ldrh	r3, [r5, #12]
 8011086:	059a      	lsls	r2, r3, #22
 8011088:	d402      	bmi.n	8011090 <_vfiprintf_r+0x220>
 801108a:	6da8      	ldr	r0, [r5, #88]	; 0x58
 801108c:	f7fd fafa 	bl	800e684 <__retarget_lock_release_recursive>
 8011090:	89ab      	ldrh	r3, [r5, #12]
 8011092:	065b      	lsls	r3, r3, #25
 8011094:	f53f af12 	bmi.w	8010ebc <_vfiprintf_r+0x4c>
 8011098:	9809      	ldr	r0, [sp, #36]	; 0x24
 801109a:	e711      	b.n	8010ec0 <_vfiprintf_r+0x50>
 801109c:	ab03      	add	r3, sp, #12
 801109e:	9300      	str	r3, [sp, #0]
 80110a0:	462a      	mov	r2, r5
 80110a2:	4b09      	ldr	r3, [pc, #36]	; (80110c8 <_vfiprintf_r+0x258>)
 80110a4:	a904      	add	r1, sp, #16
 80110a6:	4630      	mov	r0, r6
 80110a8:	f7fd feb6 	bl	800ee18 <_printf_i>
 80110ac:	e7e4      	b.n	8011078 <_vfiprintf_r+0x208>
 80110ae:	bf00      	nop
 80110b0:	08012b78 	.word	0x08012b78
 80110b4:	08012b98 	.word	0x08012b98
 80110b8:	08012b58 	.word	0x08012b58
 80110bc:	08012ddc 	.word	0x08012ddc
 80110c0:	08012de6 	.word	0x08012de6
 80110c4:	0800e901 	.word	0x0800e901
 80110c8:	08010e4b 	.word	0x08010e4b
 80110cc:	08012de2 	.word	0x08012de2

080110d0 <_read_r>:
 80110d0:	b538      	push	{r3, r4, r5, lr}
 80110d2:	4d07      	ldr	r5, [pc, #28]	; (80110f0 <_read_r+0x20>)
 80110d4:	4604      	mov	r4, r0
 80110d6:	4608      	mov	r0, r1
 80110d8:	4611      	mov	r1, r2
 80110da:	2200      	movs	r2, #0
 80110dc:	602a      	str	r2, [r5, #0]
 80110de:	461a      	mov	r2, r3
 80110e0:	f7f2 fef5 	bl	8003ece <_read>
 80110e4:	1c43      	adds	r3, r0, #1
 80110e6:	d102      	bne.n	80110ee <_read_r+0x1e>
 80110e8:	682b      	ldr	r3, [r5, #0]
 80110ea:	b103      	cbz	r3, 80110ee <_read_r+0x1e>
 80110ec:	6023      	str	r3, [r4, #0]
 80110ee:	bd38      	pop	{r3, r4, r5, pc}
 80110f0:	240051ec 	.word	0x240051ec

080110f4 <__assert_func>:
 80110f4:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 80110f6:	4614      	mov	r4, r2
 80110f8:	461a      	mov	r2, r3
 80110fa:	4b09      	ldr	r3, [pc, #36]	; (8011120 <__assert_func+0x2c>)
 80110fc:	681b      	ldr	r3, [r3, #0]
 80110fe:	4605      	mov	r5, r0
 8011100:	68d8      	ldr	r0, [r3, #12]
 8011102:	b14c      	cbz	r4, 8011118 <__assert_func+0x24>
 8011104:	4b07      	ldr	r3, [pc, #28]	; (8011124 <__assert_func+0x30>)
 8011106:	9100      	str	r1, [sp, #0]
 8011108:	e9cd 3401 	strd	r3, r4, [sp, #4]
 801110c:	4906      	ldr	r1, [pc, #24]	; (8011128 <__assert_func+0x34>)
 801110e:	462b      	mov	r3, r5
 8011110:	f000 f80e 	bl	8011130 <fiprintf>
 8011114:	f000 f8a8 	bl	8011268 <abort>
 8011118:	4b04      	ldr	r3, [pc, #16]	; (801112c <__assert_func+0x38>)
 801111a:	461c      	mov	r4, r3
 801111c:	e7f3      	b.n	8011106 <__assert_func+0x12>
 801111e:	bf00      	nop
 8011120:	24000014 	.word	0x24000014
 8011124:	08012ded 	.word	0x08012ded
 8011128:	08012dfa 	.word	0x08012dfa
 801112c:	08012e28 	.word	0x08012e28

08011130 <fiprintf>:
 8011130:	b40e      	push	{r1, r2, r3}
 8011132:	b503      	push	{r0, r1, lr}
 8011134:	4601      	mov	r1, r0
 8011136:	ab03      	add	r3, sp, #12
 8011138:	4805      	ldr	r0, [pc, #20]	; (8011150 <fiprintf+0x20>)
 801113a:	f853 2b04 	ldr.w	r2, [r3], #4
 801113e:	6800      	ldr	r0, [r0, #0]
 8011140:	9301      	str	r3, [sp, #4]
 8011142:	f7ff fe95 	bl	8010e70 <_vfiprintf_r>
 8011146:	b002      	add	sp, #8
 8011148:	f85d eb04 	ldr.w	lr, [sp], #4
 801114c:	b003      	add	sp, #12
 801114e:	4770      	bx	lr
 8011150:	24000014 	.word	0x24000014

08011154 <_fstat_r>:
 8011154:	b538      	push	{r3, r4, r5, lr}
 8011156:	4d07      	ldr	r5, [pc, #28]	; (8011174 <_fstat_r+0x20>)
 8011158:	2300      	movs	r3, #0
 801115a:	4604      	mov	r4, r0
 801115c:	4608      	mov	r0, r1
 801115e:	4611      	mov	r1, r2
 8011160:	602b      	str	r3, [r5, #0]
 8011162:	f7f2 fef9 	bl	8003f58 <_fstat>
 8011166:	1c43      	adds	r3, r0, #1
 8011168:	d102      	bne.n	8011170 <_fstat_r+0x1c>
 801116a:	682b      	ldr	r3, [r5, #0]
 801116c:	b103      	cbz	r3, 8011170 <_fstat_r+0x1c>
 801116e:	6023      	str	r3, [r4, #0]
 8011170:	bd38      	pop	{r3, r4, r5, pc}
 8011172:	bf00      	nop
 8011174:	240051ec 	.word	0x240051ec

08011178 <_isatty_r>:
 8011178:	b538      	push	{r3, r4, r5, lr}
 801117a:	4d06      	ldr	r5, [pc, #24]	; (8011194 <_isatty_r+0x1c>)
 801117c:	2300      	movs	r3, #0
 801117e:	4604      	mov	r4, r0
 8011180:	4608      	mov	r0, r1
 8011182:	602b      	str	r3, [r5, #0]
 8011184:	f7f2 fef8 	bl	8003f78 <_isatty>
 8011188:	1c43      	adds	r3, r0, #1
 801118a:	d102      	bne.n	8011192 <_isatty_r+0x1a>
 801118c:	682b      	ldr	r3, [r5, #0]
 801118e:	b103      	cbz	r3, 8011192 <_isatty_r+0x1a>
 8011190:	6023      	str	r3, [r4, #0]
 8011192:	bd38      	pop	{r3, r4, r5, pc}
 8011194:	240051ec 	.word	0x240051ec

08011198 <__ascii_mbtowc>:
 8011198:	b082      	sub	sp, #8
 801119a:	b901      	cbnz	r1, 801119e <__ascii_mbtowc+0x6>
 801119c:	a901      	add	r1, sp, #4
 801119e:	b142      	cbz	r2, 80111b2 <__ascii_mbtowc+0x1a>
 80111a0:	b14b      	cbz	r3, 80111b6 <__ascii_mbtowc+0x1e>
 80111a2:	7813      	ldrb	r3, [r2, #0]
 80111a4:	600b      	str	r3, [r1, #0]
 80111a6:	7812      	ldrb	r2, [r2, #0]
 80111a8:	1e10      	subs	r0, r2, #0
 80111aa:	bf18      	it	ne
 80111ac:	2001      	movne	r0, #1
 80111ae:	b002      	add	sp, #8
 80111b0:	4770      	bx	lr
 80111b2:	4610      	mov	r0, r2
 80111b4:	e7fb      	b.n	80111ae <__ascii_mbtowc+0x16>
 80111b6:	f06f 0001 	mvn.w	r0, #1
 80111ba:	e7f8      	b.n	80111ae <__ascii_mbtowc+0x16>

080111bc <memmove>:
 80111bc:	4288      	cmp	r0, r1
 80111be:	b510      	push	{r4, lr}
 80111c0:	eb01 0402 	add.w	r4, r1, r2
 80111c4:	d902      	bls.n	80111cc <memmove+0x10>
 80111c6:	4284      	cmp	r4, r0
 80111c8:	4623      	mov	r3, r4
 80111ca:	d807      	bhi.n	80111dc <memmove+0x20>
 80111cc:	1e43      	subs	r3, r0, #1
 80111ce:	42a1      	cmp	r1, r4
 80111d0:	d008      	beq.n	80111e4 <memmove+0x28>
 80111d2:	f811 2b01 	ldrb.w	r2, [r1], #1
 80111d6:	f803 2f01 	strb.w	r2, [r3, #1]!
 80111da:	e7f8      	b.n	80111ce <memmove+0x12>
 80111dc:	4402      	add	r2, r0
 80111de:	4601      	mov	r1, r0
 80111e0:	428a      	cmp	r2, r1
 80111e2:	d100      	bne.n	80111e6 <memmove+0x2a>
 80111e4:	bd10      	pop	{r4, pc}
 80111e6:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 80111ea:	f802 4d01 	strb.w	r4, [r2, #-1]!
 80111ee:	e7f7      	b.n	80111e0 <memmove+0x24>

080111f0 <_realloc_r>:
 80111f0:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80111f4:	4680      	mov	r8, r0
 80111f6:	4614      	mov	r4, r2
 80111f8:	460e      	mov	r6, r1
 80111fa:	b921      	cbnz	r1, 8011206 <_realloc_r+0x16>
 80111fc:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8011200:	4611      	mov	r1, r2
 8011202:	f7fd ba77 	b.w	800e6f4 <_malloc_r>
 8011206:	b92a      	cbnz	r2, 8011214 <_realloc_r+0x24>
 8011208:	f7ff fc60 	bl	8010acc <_free_r>
 801120c:	4625      	mov	r5, r4
 801120e:	4628      	mov	r0, r5
 8011210:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8011214:	f000 f82f 	bl	8011276 <_malloc_usable_size_r>
 8011218:	4284      	cmp	r4, r0
 801121a:	4607      	mov	r7, r0
 801121c:	d802      	bhi.n	8011224 <_realloc_r+0x34>
 801121e:	ebb4 0f50 	cmp.w	r4, r0, lsr #1
 8011222:	d812      	bhi.n	801124a <_realloc_r+0x5a>
 8011224:	4621      	mov	r1, r4
 8011226:	4640      	mov	r0, r8
 8011228:	f7fd fa64 	bl	800e6f4 <_malloc_r>
 801122c:	4605      	mov	r5, r0
 801122e:	2800      	cmp	r0, #0
 8011230:	d0ed      	beq.n	801120e <_realloc_r+0x1e>
 8011232:	42bc      	cmp	r4, r7
 8011234:	4622      	mov	r2, r4
 8011236:	4631      	mov	r1, r6
 8011238:	bf28      	it	cs
 801123a:	463a      	movcs	r2, r7
 801123c:	f7fd fa23 	bl	800e686 <memcpy>
 8011240:	4631      	mov	r1, r6
 8011242:	4640      	mov	r0, r8
 8011244:	f7ff fc42 	bl	8010acc <_free_r>
 8011248:	e7e1      	b.n	801120e <_realloc_r+0x1e>
 801124a:	4635      	mov	r5, r6
 801124c:	e7df      	b.n	801120e <_realloc_r+0x1e>

0801124e <__ascii_wctomb>:
 801124e:	b149      	cbz	r1, 8011264 <__ascii_wctomb+0x16>
 8011250:	2aff      	cmp	r2, #255	; 0xff
 8011252:	bf85      	ittet	hi
 8011254:	238a      	movhi	r3, #138	; 0x8a
 8011256:	6003      	strhi	r3, [r0, #0]
 8011258:	700a      	strbls	r2, [r1, #0]
 801125a:	f04f 30ff 	movhi.w	r0, #4294967295
 801125e:	bf98      	it	ls
 8011260:	2001      	movls	r0, #1
 8011262:	4770      	bx	lr
 8011264:	4608      	mov	r0, r1
 8011266:	4770      	bx	lr

08011268 <abort>:
 8011268:	b508      	push	{r3, lr}
 801126a:	2006      	movs	r0, #6
 801126c:	f000 f834 	bl	80112d8 <raise>
 8011270:	2001      	movs	r0, #1
 8011272:	f7f2 fe22 	bl	8003eba <_exit>

08011276 <_malloc_usable_size_r>:
 8011276:	f851 3c04 	ldr.w	r3, [r1, #-4]
 801127a:	1f18      	subs	r0, r3, #4
 801127c:	2b00      	cmp	r3, #0
 801127e:	bfbc      	itt	lt
 8011280:	580b      	ldrlt	r3, [r1, r0]
 8011282:	18c0      	addlt	r0, r0, r3
 8011284:	4770      	bx	lr

08011286 <_raise_r>:
 8011286:	291f      	cmp	r1, #31
 8011288:	b538      	push	{r3, r4, r5, lr}
 801128a:	4604      	mov	r4, r0
 801128c:	460d      	mov	r5, r1
 801128e:	d904      	bls.n	801129a <_raise_r+0x14>
 8011290:	2316      	movs	r3, #22
 8011292:	6003      	str	r3, [r0, #0]
 8011294:	f04f 30ff 	mov.w	r0, #4294967295
 8011298:	bd38      	pop	{r3, r4, r5, pc}
 801129a:	6c42      	ldr	r2, [r0, #68]	; 0x44
 801129c:	b112      	cbz	r2, 80112a4 <_raise_r+0x1e>
 801129e:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 80112a2:	b94b      	cbnz	r3, 80112b8 <_raise_r+0x32>
 80112a4:	4620      	mov	r0, r4
 80112a6:	f000 f831 	bl	801130c <_getpid_r>
 80112aa:	462a      	mov	r2, r5
 80112ac:	4601      	mov	r1, r0
 80112ae:	4620      	mov	r0, r4
 80112b0:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 80112b4:	f000 b818 	b.w	80112e8 <_kill_r>
 80112b8:	2b01      	cmp	r3, #1
 80112ba:	d00a      	beq.n	80112d2 <_raise_r+0x4c>
 80112bc:	1c59      	adds	r1, r3, #1
 80112be:	d103      	bne.n	80112c8 <_raise_r+0x42>
 80112c0:	2316      	movs	r3, #22
 80112c2:	6003      	str	r3, [r0, #0]
 80112c4:	2001      	movs	r0, #1
 80112c6:	e7e7      	b.n	8011298 <_raise_r+0x12>
 80112c8:	2400      	movs	r4, #0
 80112ca:	f842 4025 	str.w	r4, [r2, r5, lsl #2]
 80112ce:	4628      	mov	r0, r5
 80112d0:	4798      	blx	r3
 80112d2:	2000      	movs	r0, #0
 80112d4:	e7e0      	b.n	8011298 <_raise_r+0x12>
	...

080112d8 <raise>:
 80112d8:	4b02      	ldr	r3, [pc, #8]	; (80112e4 <raise+0xc>)
 80112da:	4601      	mov	r1, r0
 80112dc:	6818      	ldr	r0, [r3, #0]
 80112de:	f7ff bfd2 	b.w	8011286 <_raise_r>
 80112e2:	bf00      	nop
 80112e4:	24000014 	.word	0x24000014

080112e8 <_kill_r>:
 80112e8:	b538      	push	{r3, r4, r5, lr}
 80112ea:	4d07      	ldr	r5, [pc, #28]	; (8011308 <_kill_r+0x20>)
 80112ec:	2300      	movs	r3, #0
 80112ee:	4604      	mov	r4, r0
 80112f0:	4608      	mov	r0, r1
 80112f2:	4611      	mov	r1, r2
 80112f4:	602b      	str	r3, [r5, #0]
 80112f6:	f7f2 fdd0 	bl	8003e9a <_kill>
 80112fa:	1c43      	adds	r3, r0, #1
 80112fc:	d102      	bne.n	8011304 <_kill_r+0x1c>
 80112fe:	682b      	ldr	r3, [r5, #0]
 8011300:	b103      	cbz	r3, 8011304 <_kill_r+0x1c>
 8011302:	6023      	str	r3, [r4, #0]
 8011304:	bd38      	pop	{r3, r4, r5, pc}
 8011306:	bf00      	nop
 8011308:	240051ec 	.word	0x240051ec

0801130c <_getpid_r>:
 801130c:	f7f2 bdbd 	b.w	8003e8a <_getpid>

08011310 <cos>:
 8011310:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 8011312:	eeb0 7b40 	vmov.f64	d7, d0
 8011316:	ee17 3a90 	vmov	r3, s15
 801131a:	4a21      	ldr	r2, [pc, #132]	; (80113a0 <cos+0x90>)
 801131c:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 8011320:	4293      	cmp	r3, r2
 8011322:	dc06      	bgt.n	8011332 <cos+0x22>
 8011324:	ed9f 1b1c 	vldr	d1, [pc, #112]	; 8011398 <cos+0x88>
 8011328:	b005      	add	sp, #20
 801132a:	f85d eb04 	ldr.w	lr, [sp], #4
 801132e:	f000 ba93 	b.w	8011858 <__kernel_cos>
 8011332:	4a1c      	ldr	r2, [pc, #112]	; (80113a4 <cos+0x94>)
 8011334:	4293      	cmp	r3, r2
 8011336:	dd04      	ble.n	8011342 <cos+0x32>
 8011338:	ee30 0b40 	vsub.f64	d0, d0, d0
 801133c:	b005      	add	sp, #20
 801133e:	f85d fb04 	ldr.w	pc, [sp], #4
 8011342:	4668      	mov	r0, sp
 8011344:	f000 f944 	bl	80115d0 <__ieee754_rem_pio2>
 8011348:	f000 0003 	and.w	r0, r0, #3
 801134c:	2801      	cmp	r0, #1
 801134e:	d009      	beq.n	8011364 <cos+0x54>
 8011350:	2802      	cmp	r0, #2
 8011352:	d010      	beq.n	8011376 <cos+0x66>
 8011354:	b9b0      	cbnz	r0, 8011384 <cos+0x74>
 8011356:	ed9d 1b02 	vldr	d1, [sp, #8]
 801135a:	ed9d 0b00 	vldr	d0, [sp]
 801135e:	f000 fa7b 	bl	8011858 <__kernel_cos>
 8011362:	e7eb      	b.n	801133c <cos+0x2c>
 8011364:	ed9d 1b02 	vldr	d1, [sp, #8]
 8011368:	ed9d 0b00 	vldr	d0, [sp]
 801136c:	f000 fd78 	bl	8011e60 <__kernel_sin>
 8011370:	eeb1 0b40 	vneg.f64	d0, d0
 8011374:	e7e2      	b.n	801133c <cos+0x2c>
 8011376:	ed9d 1b02 	vldr	d1, [sp, #8]
 801137a:	ed9d 0b00 	vldr	d0, [sp]
 801137e:	f000 fa6b 	bl	8011858 <__kernel_cos>
 8011382:	e7f5      	b.n	8011370 <cos+0x60>
 8011384:	ed9d 1b02 	vldr	d1, [sp, #8]
 8011388:	ed9d 0b00 	vldr	d0, [sp]
 801138c:	2001      	movs	r0, #1
 801138e:	f000 fd67 	bl	8011e60 <__kernel_sin>
 8011392:	e7d3      	b.n	801133c <cos+0x2c>
 8011394:	f3af 8000 	nop.w
	...
 80113a0:	3fe921fb 	.word	0x3fe921fb
 80113a4:	7fefffff 	.word	0x7fefffff

080113a8 <sin>:
 80113a8:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 80113aa:	eeb0 7b40 	vmov.f64	d7, d0
 80113ae:	ee17 3a90 	vmov	r3, s15
 80113b2:	4a21      	ldr	r2, [pc, #132]	; (8011438 <sin+0x90>)
 80113b4:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 80113b8:	4293      	cmp	r3, r2
 80113ba:	dc07      	bgt.n	80113cc <sin+0x24>
 80113bc:	ed9f 1b1c 	vldr	d1, [pc, #112]	; 8011430 <sin+0x88>
 80113c0:	2000      	movs	r0, #0
 80113c2:	b005      	add	sp, #20
 80113c4:	f85d eb04 	ldr.w	lr, [sp], #4
 80113c8:	f000 bd4a 	b.w	8011e60 <__kernel_sin>
 80113cc:	4a1b      	ldr	r2, [pc, #108]	; (801143c <sin+0x94>)
 80113ce:	4293      	cmp	r3, r2
 80113d0:	dd04      	ble.n	80113dc <sin+0x34>
 80113d2:	ee30 0b40 	vsub.f64	d0, d0, d0
 80113d6:	b005      	add	sp, #20
 80113d8:	f85d fb04 	ldr.w	pc, [sp], #4
 80113dc:	4668      	mov	r0, sp
 80113de:	f000 f8f7 	bl	80115d0 <__ieee754_rem_pio2>
 80113e2:	f000 0003 	and.w	r0, r0, #3
 80113e6:	2801      	cmp	r0, #1
 80113e8:	d00a      	beq.n	8011400 <sin+0x58>
 80113ea:	2802      	cmp	r0, #2
 80113ec:	d00f      	beq.n	801140e <sin+0x66>
 80113ee:	b9c0      	cbnz	r0, 8011422 <sin+0x7a>
 80113f0:	ed9d 1b02 	vldr	d1, [sp, #8]
 80113f4:	ed9d 0b00 	vldr	d0, [sp]
 80113f8:	2001      	movs	r0, #1
 80113fa:	f000 fd31 	bl	8011e60 <__kernel_sin>
 80113fe:	e7ea      	b.n	80113d6 <sin+0x2e>
 8011400:	ed9d 1b02 	vldr	d1, [sp, #8]
 8011404:	ed9d 0b00 	vldr	d0, [sp]
 8011408:	f000 fa26 	bl	8011858 <__kernel_cos>
 801140c:	e7e3      	b.n	80113d6 <sin+0x2e>
 801140e:	ed9d 1b02 	vldr	d1, [sp, #8]
 8011412:	ed9d 0b00 	vldr	d0, [sp]
 8011416:	2001      	movs	r0, #1
 8011418:	f000 fd22 	bl	8011e60 <__kernel_sin>
 801141c:	eeb1 0b40 	vneg.f64	d0, d0
 8011420:	e7d9      	b.n	80113d6 <sin+0x2e>
 8011422:	ed9d 1b02 	vldr	d1, [sp, #8]
 8011426:	ed9d 0b00 	vldr	d0, [sp]
 801142a:	f000 fa15 	bl	8011858 <__kernel_cos>
 801142e:	e7f5      	b.n	801141c <sin+0x74>
	...
 8011438:	3fe921fb 	.word	0x3fe921fb
 801143c:	7fefffff 	.word	0x7fefffff

08011440 <atan2>:
 8011440:	f000 b802 	b.w	8011448 <__ieee754_atan2>
 8011444:	0000      	movs	r0, r0
	...

08011448 <__ieee754_atan2>:
 8011448:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 801144a:	eeb0 7b40 	vmov.f64	d7, d0
 801144e:	ee11 6a10 	vmov	r6, s2
 8011452:	ee11 0a90 	vmov	r0, s3
 8011456:	4273      	negs	r3, r6
 8011458:	4f59      	ldr	r7, [pc, #356]	; (80115c0 <__ieee754_atan2+0x178>)
 801145a:	f020 4200 	bic.w	r2, r0, #2147483648	; 0x80000000
 801145e:	4333      	orrs	r3, r6
 8011460:	ea42 73d3 	orr.w	r3, r2, r3, lsr #31
 8011464:	42bb      	cmp	r3, r7
 8011466:	d80d      	bhi.n	8011484 <__ieee754_atan2+0x3c>
 8011468:	ee10 ca10 	vmov	ip, s0
 801146c:	ee17 5a90 	vmov	r5, s15
 8011470:	f1cc 0100 	rsb	r1, ip, #0
 8011474:	f025 4300 	bic.w	r3, r5, #2147483648	; 0x80000000
 8011478:	ea41 010c 	orr.w	r1, r1, ip
 801147c:	ea43 71d1 	orr.w	r1, r3, r1, lsr #31
 8011480:	42b9      	cmp	r1, r7
 8011482:	d904      	bls.n	801148e <__ieee754_atan2+0x46>
 8011484:	ee37 7b01 	vadd.f64	d7, d7, d1
 8011488:	eeb0 0b47 	vmov.f64	d0, d7
 801148c:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 801148e:	f100 4140 	add.w	r1, r0, #3221225472	; 0xc0000000
 8011492:	f501 1180 	add.w	r1, r1, #1048576	; 0x100000
 8011496:	4331      	orrs	r1, r6
 8011498:	d103      	bne.n	80114a2 <__ieee754_atan2+0x5a>
 801149a:	e8bd 40f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, lr}
 801149e:	f000 bd37 	b.w	8011f10 <atan>
 80114a2:	1784      	asrs	r4, r0, #30
 80114a4:	f004 0402 	and.w	r4, r4, #2
 80114a8:	ea53 010c 	orrs.w	r1, r3, ip
 80114ac:	ea44 74d5 	orr.w	r4, r4, r5, lsr #31
 80114b0:	d107      	bne.n	80114c2 <__ieee754_atan2+0x7a>
 80114b2:	2c02      	cmp	r4, #2
 80114b4:	d05d      	beq.n	8011572 <__ieee754_atan2+0x12a>
 80114b6:	ed9f 6b34 	vldr	d6, [pc, #208]	; 8011588 <__ieee754_atan2+0x140>
 80114ba:	2c03      	cmp	r4, #3
 80114bc:	fe06 7b00 	vseleq.f64	d7, d6, d0
 80114c0:	e7e2      	b.n	8011488 <__ieee754_atan2+0x40>
 80114c2:	ea52 0106 	orrs.w	r1, r2, r6
 80114c6:	d107      	bne.n	80114d8 <__ieee754_atan2+0x90>
 80114c8:	ed9f 7b31 	vldr	d7, [pc, #196]	; 8011590 <__ieee754_atan2+0x148>
 80114cc:	ed9f 0b32 	vldr	d0, [pc, #200]	; 8011598 <__ieee754_atan2+0x150>
 80114d0:	2d00      	cmp	r5, #0
 80114d2:	fe27 7b00 	vselge.f64	d7, d7, d0
 80114d6:	e7d7      	b.n	8011488 <__ieee754_atan2+0x40>
 80114d8:	42ba      	cmp	r2, r7
 80114da:	d10f      	bne.n	80114fc <__ieee754_atan2+0xb4>
 80114dc:	4293      	cmp	r3, r2
 80114de:	f104 34ff 	add.w	r4, r4, #4294967295
 80114e2:	d107      	bne.n	80114f4 <__ieee754_atan2+0xac>
 80114e4:	2c02      	cmp	r4, #2
 80114e6:	d847      	bhi.n	8011578 <__ieee754_atan2+0x130>
 80114e8:	4b36      	ldr	r3, [pc, #216]	; (80115c4 <__ieee754_atan2+0x17c>)
 80114ea:	eb03 04c4 	add.w	r4, r3, r4, lsl #3
 80114ee:	ed94 7b00 	vldr	d7, [r4]
 80114f2:	e7c9      	b.n	8011488 <__ieee754_atan2+0x40>
 80114f4:	2c02      	cmp	r4, #2
 80114f6:	d842      	bhi.n	801157e <__ieee754_atan2+0x136>
 80114f8:	4b33      	ldr	r3, [pc, #204]	; (80115c8 <__ieee754_atan2+0x180>)
 80114fa:	e7f6      	b.n	80114ea <__ieee754_atan2+0xa2>
 80114fc:	42bb      	cmp	r3, r7
 80114fe:	d0e3      	beq.n	80114c8 <__ieee754_atan2+0x80>
 8011500:	1a9b      	subs	r3, r3, r2
 8011502:	f1b3 7f74 	cmp.w	r3, #63963136	; 0x3d00000
 8011506:	ea4f 5223 	mov.w	r2, r3, asr #20
 801150a:	da1a      	bge.n	8011542 <__ieee754_atan2+0xfa>
 801150c:	2800      	cmp	r0, #0
 801150e:	da01      	bge.n	8011514 <__ieee754_atan2+0xcc>
 8011510:	323c      	adds	r2, #60	; 0x3c
 8011512:	db19      	blt.n	8011548 <__ieee754_atan2+0x100>
 8011514:	ee87 0b01 	vdiv.f64	d0, d7, d1
 8011518:	f000 fdf4 	bl	8012104 <fabs>
 801151c:	f000 fcf8 	bl	8011f10 <atan>
 8011520:	eeb0 7b40 	vmov.f64	d7, d0
 8011524:	2c01      	cmp	r4, #1
 8011526:	d012      	beq.n	801154e <__ieee754_atan2+0x106>
 8011528:	2c02      	cmp	r4, #2
 801152a:	d019      	beq.n	8011560 <__ieee754_atan2+0x118>
 801152c:	2c00      	cmp	r4, #0
 801152e:	d0ab      	beq.n	8011488 <__ieee754_atan2+0x40>
 8011530:	ed9f 0b1b 	vldr	d0, [pc, #108]	; 80115a0 <__ieee754_atan2+0x158>
 8011534:	ee37 7b40 	vsub.f64	d7, d7, d0
 8011538:	ed9f 0b1b 	vldr	d0, [pc, #108]	; 80115a8 <__ieee754_atan2+0x160>
 801153c:	ee37 7b40 	vsub.f64	d7, d7, d0
 8011540:	e7a2      	b.n	8011488 <__ieee754_atan2+0x40>
 8011542:	ed9f 7b13 	vldr	d7, [pc, #76]	; 8011590 <__ieee754_atan2+0x148>
 8011546:	e7ed      	b.n	8011524 <__ieee754_atan2+0xdc>
 8011548:	ed9f 7b19 	vldr	d7, [pc, #100]	; 80115b0 <__ieee754_atan2+0x168>
 801154c:	e7ea      	b.n	8011524 <__ieee754_atan2+0xdc>
 801154e:	ee17 1a90 	vmov	r1, s15
 8011552:	ec53 2b17 	vmov	r2, r3, d7
 8011556:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 801155a:	ec43 2b17 	vmov	d7, r2, r3
 801155e:	e793      	b.n	8011488 <__ieee754_atan2+0x40>
 8011560:	ed9f 0b0f 	vldr	d0, [pc, #60]	; 80115a0 <__ieee754_atan2+0x158>
 8011564:	ee37 7b40 	vsub.f64	d7, d7, d0
 8011568:	ed9f 0b0f 	vldr	d0, [pc, #60]	; 80115a8 <__ieee754_atan2+0x160>
 801156c:	ee30 7b47 	vsub.f64	d7, d0, d7
 8011570:	e78a      	b.n	8011488 <__ieee754_atan2+0x40>
 8011572:	ed9f 7b0d 	vldr	d7, [pc, #52]	; 80115a8 <__ieee754_atan2+0x160>
 8011576:	e787      	b.n	8011488 <__ieee754_atan2+0x40>
 8011578:	ed9f 7b0f 	vldr	d7, [pc, #60]	; 80115b8 <__ieee754_atan2+0x170>
 801157c:	e784      	b.n	8011488 <__ieee754_atan2+0x40>
 801157e:	ed9f 7b0c 	vldr	d7, [pc, #48]	; 80115b0 <__ieee754_atan2+0x168>
 8011582:	e781      	b.n	8011488 <__ieee754_atan2+0x40>
 8011584:	f3af 8000 	nop.w
 8011588:	54442d18 	.word	0x54442d18
 801158c:	c00921fb 	.word	0xc00921fb
 8011590:	54442d18 	.word	0x54442d18
 8011594:	3ff921fb 	.word	0x3ff921fb
 8011598:	54442d18 	.word	0x54442d18
 801159c:	bff921fb 	.word	0xbff921fb
 80115a0:	33145c07 	.word	0x33145c07
 80115a4:	3ca1a626 	.word	0x3ca1a626
 80115a8:	54442d18 	.word	0x54442d18
 80115ac:	400921fb 	.word	0x400921fb
	...
 80115b8:	54442d18 	.word	0x54442d18
 80115bc:	3fe921fb 	.word	0x3fe921fb
 80115c0:	7ff00000 	.word	0x7ff00000
 80115c4:	08012f38 	.word	0x08012f38
 80115c8:	08012f50 	.word	0x08012f50
 80115cc:	00000000 	.word	0x00000000

080115d0 <__ieee754_rem_pio2>:
 80115d0:	b570      	push	{r4, r5, r6, lr}
 80115d2:	eeb0 7b40 	vmov.f64	d7, d0
 80115d6:	ee17 5a90 	vmov	r5, s15
 80115da:	4b99      	ldr	r3, [pc, #612]	; (8011840 <__ieee754_rem_pio2+0x270>)
 80115dc:	f025 4600 	bic.w	r6, r5, #2147483648	; 0x80000000
 80115e0:	429e      	cmp	r6, r3
 80115e2:	b088      	sub	sp, #32
 80115e4:	4604      	mov	r4, r0
 80115e6:	dc07      	bgt.n	80115f8 <__ieee754_rem_pio2+0x28>
 80115e8:	2200      	movs	r2, #0
 80115ea:	2300      	movs	r3, #0
 80115ec:	ed84 0b00 	vstr	d0, [r4]
 80115f0:	e9c0 2302 	strd	r2, r3, [r0, #8]
 80115f4:	2000      	movs	r0, #0
 80115f6:	e01b      	b.n	8011630 <__ieee754_rem_pio2+0x60>
 80115f8:	4b92      	ldr	r3, [pc, #584]	; (8011844 <__ieee754_rem_pio2+0x274>)
 80115fa:	429e      	cmp	r6, r3
 80115fc:	dc3b      	bgt.n	8011676 <__ieee754_rem_pio2+0xa6>
 80115fe:	f5a3 231b 	sub.w	r3, r3, #634880	; 0x9b000
 8011602:	2d00      	cmp	r5, #0
 8011604:	ed9f 6b7e 	vldr	d6, [pc, #504]	; 8011800 <__ieee754_rem_pio2+0x230>
 8011608:	f5a3 63f0 	sub.w	r3, r3, #1920	; 0x780
 801160c:	dd19      	ble.n	8011642 <__ieee754_rem_pio2+0x72>
 801160e:	ee30 7b46 	vsub.f64	d7, d0, d6
 8011612:	429e      	cmp	r6, r3
 8011614:	d00e      	beq.n	8011634 <__ieee754_rem_pio2+0x64>
 8011616:	ed9f 6b7c 	vldr	d6, [pc, #496]	; 8011808 <__ieee754_rem_pio2+0x238>
 801161a:	ee37 5b46 	vsub.f64	d5, d7, d6
 801161e:	ee37 7b45 	vsub.f64	d7, d7, d5
 8011622:	ed84 5b00 	vstr	d5, [r4]
 8011626:	ee37 7b46 	vsub.f64	d7, d7, d6
 801162a:	ed84 7b02 	vstr	d7, [r4, #8]
 801162e:	2001      	movs	r0, #1
 8011630:	b008      	add	sp, #32
 8011632:	bd70      	pop	{r4, r5, r6, pc}
 8011634:	ed9f 6b76 	vldr	d6, [pc, #472]	; 8011810 <__ieee754_rem_pio2+0x240>
 8011638:	ee37 7b46 	vsub.f64	d7, d7, d6
 801163c:	ed9f 6b76 	vldr	d6, [pc, #472]	; 8011818 <__ieee754_rem_pio2+0x248>
 8011640:	e7eb      	b.n	801161a <__ieee754_rem_pio2+0x4a>
 8011642:	429e      	cmp	r6, r3
 8011644:	ee30 7b06 	vadd.f64	d7, d0, d6
 8011648:	d00e      	beq.n	8011668 <__ieee754_rem_pio2+0x98>
 801164a:	ed9f 6b6f 	vldr	d6, [pc, #444]	; 8011808 <__ieee754_rem_pio2+0x238>
 801164e:	ee37 5b06 	vadd.f64	d5, d7, d6
 8011652:	ee37 7b45 	vsub.f64	d7, d7, d5
 8011656:	ed84 5b00 	vstr	d5, [r4]
 801165a:	ee37 7b06 	vadd.f64	d7, d7, d6
 801165e:	f04f 30ff 	mov.w	r0, #4294967295
 8011662:	ed84 7b02 	vstr	d7, [r4, #8]
 8011666:	e7e3      	b.n	8011630 <__ieee754_rem_pio2+0x60>
 8011668:	ed9f 6b69 	vldr	d6, [pc, #420]	; 8011810 <__ieee754_rem_pio2+0x240>
 801166c:	ee37 7b06 	vadd.f64	d7, d7, d6
 8011670:	ed9f 6b69 	vldr	d6, [pc, #420]	; 8011818 <__ieee754_rem_pio2+0x248>
 8011674:	e7eb      	b.n	801164e <__ieee754_rem_pio2+0x7e>
 8011676:	4b74      	ldr	r3, [pc, #464]	; (8011848 <__ieee754_rem_pio2+0x278>)
 8011678:	429e      	cmp	r6, r3
 801167a:	dc70      	bgt.n	801175e <__ieee754_rem_pio2+0x18e>
 801167c:	f000 fd42 	bl	8012104 <fabs>
 8011680:	eeb6 7b00 	vmov.f64	d7, #96	; 0x3f000000  0.5
 8011684:	ed9f 6b66 	vldr	d6, [pc, #408]	; 8011820 <__ieee754_rem_pio2+0x250>
 8011688:	eea0 7b06 	vfma.f64	d7, d0, d6
 801168c:	eefd 7bc7 	vcvt.s32.f64	s15, d7
 8011690:	eeb8 5be7 	vcvt.f64.s32	d5, s15
 8011694:	ee17 0a90 	vmov	r0, s15
 8011698:	eeb1 4b45 	vneg.f64	d4, d5
 801169c:	ed9f 7b58 	vldr	d7, [pc, #352]	; 8011800 <__ieee754_rem_pio2+0x230>
 80116a0:	eea5 0b47 	vfms.f64	d0, d5, d7
 80116a4:	ed9f 7b58 	vldr	d7, [pc, #352]	; 8011808 <__ieee754_rem_pio2+0x238>
 80116a8:	281f      	cmp	r0, #31
 80116aa:	ee25 7b07 	vmul.f64	d7, d5, d7
 80116ae:	ee30 6b47 	vsub.f64	d6, d0, d7
 80116b2:	dc08      	bgt.n	80116c6 <__ieee754_rem_pio2+0xf6>
 80116b4:	4b65      	ldr	r3, [pc, #404]	; (801184c <__ieee754_rem_pio2+0x27c>)
 80116b6:	1e42      	subs	r2, r0, #1
 80116b8:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80116bc:	42b3      	cmp	r3, r6
 80116be:	d002      	beq.n	80116c6 <__ieee754_rem_pio2+0xf6>
 80116c0:	ed84 6b00 	vstr	d6, [r4]
 80116c4:	e026      	b.n	8011714 <__ieee754_rem_pio2+0x144>
 80116c6:	ee16 3a90 	vmov	r3, s13
 80116ca:	f3c3 530a 	ubfx	r3, r3, #20, #11
 80116ce:	ebc3 5316 	rsb	r3, r3, r6, lsr #20
 80116d2:	2b10      	cmp	r3, #16
 80116d4:	ea4f 5226 	mov.w	r2, r6, asr #20
 80116d8:	ddf2      	ble.n	80116c0 <__ieee754_rem_pio2+0xf0>
 80116da:	eeb0 6b40 	vmov.f64	d6, d0
 80116de:	ed9f 7b4c 	vldr	d7, [pc, #304]	; 8011810 <__ieee754_rem_pio2+0x240>
 80116e2:	ed9f 3b4d 	vldr	d3, [pc, #308]	; 8011818 <__ieee754_rem_pio2+0x248>
 80116e6:	eea4 6b07 	vfma.f64	d6, d4, d7
 80116ea:	ee30 0b46 	vsub.f64	d0, d0, d6
 80116ee:	eea4 0b07 	vfma.f64	d0, d4, d7
 80116f2:	eeb0 7b40 	vmov.f64	d7, d0
 80116f6:	ee95 7b03 	vfnms.f64	d7, d5, d3
 80116fa:	ee36 3b47 	vsub.f64	d3, d6, d7
 80116fe:	ee13 3a90 	vmov	r3, s7
 8011702:	f3c3 530a 	ubfx	r3, r3, #20, #11
 8011706:	1ad3      	subs	r3, r2, r3
 8011708:	2b31      	cmp	r3, #49	; 0x31
 801170a:	dc17      	bgt.n	801173c <__ieee754_rem_pio2+0x16c>
 801170c:	eeb0 0b46 	vmov.f64	d0, d6
 8011710:	ed84 3b00 	vstr	d3, [r4]
 8011714:	ed94 6b00 	vldr	d6, [r4]
 8011718:	2d00      	cmp	r5, #0
 801171a:	ee30 0b46 	vsub.f64	d0, d0, d6
 801171e:	ee30 0b47 	vsub.f64	d0, d0, d7
 8011722:	ed84 0b02 	vstr	d0, [r4, #8]
 8011726:	da83      	bge.n	8011630 <__ieee754_rem_pio2+0x60>
 8011728:	eeb1 6b46 	vneg.f64	d6, d6
 801172c:	eeb1 0b40 	vneg.f64	d0, d0
 8011730:	ed84 6b00 	vstr	d6, [r4]
 8011734:	ed84 0b02 	vstr	d0, [r4, #8]
 8011738:	4240      	negs	r0, r0
 801173a:	e779      	b.n	8011630 <__ieee754_rem_pio2+0x60>
 801173c:	ed9f 3b3a 	vldr	d3, [pc, #232]	; 8011828 <__ieee754_rem_pio2+0x258>
 8011740:	eeb0 0b46 	vmov.f64	d0, d6
 8011744:	eea4 0b03 	vfma.f64	d0, d4, d3
 8011748:	ee36 7b40 	vsub.f64	d7, d6, d0
 801174c:	ed9f 6b38 	vldr	d6, [pc, #224]	; 8011830 <__ieee754_rem_pio2+0x260>
 8011750:	eea4 7b03 	vfma.f64	d7, d4, d3
 8011754:	ee95 7b06 	vfnms.f64	d7, d5, d6
 8011758:	ee30 6b47 	vsub.f64	d6, d0, d7
 801175c:	e7b0      	b.n	80116c0 <__ieee754_rem_pio2+0xf0>
 801175e:	4b3c      	ldr	r3, [pc, #240]	; (8011850 <__ieee754_rem_pio2+0x280>)
 8011760:	429e      	cmp	r6, r3
 8011762:	dd06      	ble.n	8011772 <__ieee754_rem_pio2+0x1a2>
 8011764:	ee30 7b40 	vsub.f64	d7, d0, d0
 8011768:	ed80 7b02 	vstr	d7, [r0, #8]
 801176c:	ed80 7b00 	vstr	d7, [r0]
 8011770:	e740      	b.n	80115f4 <__ieee754_rem_pio2+0x24>
 8011772:	1532      	asrs	r2, r6, #20
 8011774:	ee10 0a10 	vmov	r0, s0
 8011778:	f2a2 4216 	subw	r2, r2, #1046	; 0x416
 801177c:	eba6 5102 	sub.w	r1, r6, r2, lsl #20
 8011780:	ec41 0b17 	vmov	d7, r0, r1
 8011784:	eebd 6bc7 	vcvt.s32.f64	s12, d7
 8011788:	ed9f 5b2b 	vldr	d5, [pc, #172]	; 8011838 <__ieee754_rem_pio2+0x268>
 801178c:	eeb8 6bc6 	vcvt.f64.s32	d6, s12
 8011790:	ee37 7b46 	vsub.f64	d7, d7, d6
 8011794:	ed8d 6b02 	vstr	d6, [sp, #8]
 8011798:	ee27 7b05 	vmul.f64	d7, d7, d5
 801179c:	eebd 6bc7 	vcvt.s32.f64	s12, d7
 80117a0:	a902      	add	r1, sp, #8
 80117a2:	eeb8 6bc6 	vcvt.f64.s32	d6, s12
 80117a6:	ee37 7b46 	vsub.f64	d7, d7, d6
 80117aa:	ed8d 6b04 	vstr	d6, [sp, #16]
 80117ae:	ee27 7b05 	vmul.f64	d7, d7, d5
 80117b2:	ed8d 7b06 	vstr	d7, [sp, #24]
 80117b6:	2603      	movs	r6, #3
 80117b8:	4608      	mov	r0, r1
 80117ba:	ed91 7b04 	vldr	d7, [r1, #16]
 80117be:	eeb5 7b40 	vcmp.f64	d7, #0.0
 80117c2:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80117c6:	4633      	mov	r3, r6
 80117c8:	f1a1 0108 	sub.w	r1, r1, #8
 80117cc:	f106 36ff 	add.w	r6, r6, #4294967295
 80117d0:	d0f3      	beq.n	80117ba <__ieee754_rem_pio2+0x1ea>
 80117d2:	4920      	ldr	r1, [pc, #128]	; (8011854 <__ieee754_rem_pio2+0x284>)
 80117d4:	9101      	str	r1, [sp, #4]
 80117d6:	2102      	movs	r1, #2
 80117d8:	9100      	str	r1, [sp, #0]
 80117da:	4621      	mov	r1, r4
 80117dc:	f000 f8a8 	bl	8011930 <__kernel_rem_pio2>
 80117e0:	2d00      	cmp	r5, #0
 80117e2:	f6bf af25 	bge.w	8011630 <__ieee754_rem_pio2+0x60>
 80117e6:	ed94 7b00 	vldr	d7, [r4]
 80117ea:	eeb1 7b47 	vneg.f64	d7, d7
 80117ee:	ed84 7b00 	vstr	d7, [r4]
 80117f2:	ed94 7b02 	vldr	d7, [r4, #8]
 80117f6:	eeb1 7b47 	vneg.f64	d7, d7
 80117fa:	ed84 7b02 	vstr	d7, [r4, #8]
 80117fe:	e79b      	b.n	8011738 <__ieee754_rem_pio2+0x168>
 8011800:	54400000 	.word	0x54400000
 8011804:	3ff921fb 	.word	0x3ff921fb
 8011808:	1a626331 	.word	0x1a626331
 801180c:	3dd0b461 	.word	0x3dd0b461
 8011810:	1a600000 	.word	0x1a600000
 8011814:	3dd0b461 	.word	0x3dd0b461
 8011818:	2e037073 	.word	0x2e037073
 801181c:	3ba3198a 	.word	0x3ba3198a
 8011820:	6dc9c883 	.word	0x6dc9c883
 8011824:	3fe45f30 	.word	0x3fe45f30
 8011828:	2e000000 	.word	0x2e000000
 801182c:	3ba3198a 	.word	0x3ba3198a
 8011830:	252049c1 	.word	0x252049c1
 8011834:	397b839a 	.word	0x397b839a
 8011838:	00000000 	.word	0x00000000
 801183c:	41700000 	.word	0x41700000
 8011840:	3fe921fb 	.word	0x3fe921fb
 8011844:	4002d97b 	.word	0x4002d97b
 8011848:	413921fb 	.word	0x413921fb
 801184c:	08012f68 	.word	0x08012f68
 8011850:	7fefffff 	.word	0x7fefffff
 8011854:	08012fe8 	.word	0x08012fe8

08011858 <__kernel_cos>:
 8011858:	ee10 1a90 	vmov	r1, s1
 801185c:	eeb7 4b00 	vmov.f64	d4, #112	; 0x3f800000  1.0
 8011860:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8011864:	f1b1 5f79 	cmp.w	r1, #1044381696	; 0x3e400000
 8011868:	da05      	bge.n	8011876 <__kernel_cos+0x1e>
 801186a:	eefd 7bc0 	vcvt.s32.f64	s15, d0
 801186e:	ee17 3a90 	vmov	r3, s15
 8011872:	2b00      	cmp	r3, #0
 8011874:	d03d      	beq.n	80118f2 <__kernel_cos+0x9a>
 8011876:	ee20 3b00 	vmul.f64	d3, d0, d0
 801187a:	ed9f 7b1f 	vldr	d7, [pc, #124]	; 80118f8 <__kernel_cos+0xa0>
 801187e:	ed9f 6b20 	vldr	d6, [pc, #128]	; 8011900 <__kernel_cos+0xa8>
 8011882:	eea3 6b07 	vfma.f64	d6, d3, d7
 8011886:	ed9f 7b20 	vldr	d7, [pc, #128]	; 8011908 <__kernel_cos+0xb0>
 801188a:	eea6 7b03 	vfma.f64	d7, d6, d3
 801188e:	ed9f 6b20 	vldr	d6, [pc, #128]	; 8011910 <__kernel_cos+0xb8>
 8011892:	eea7 6b03 	vfma.f64	d6, d7, d3
 8011896:	ed9f 7b20 	vldr	d7, [pc, #128]	; 8011918 <__kernel_cos+0xc0>
 801189a:	4b23      	ldr	r3, [pc, #140]	; (8011928 <__kernel_cos+0xd0>)
 801189c:	eea6 7b03 	vfma.f64	d7, d6, d3
 80118a0:	ed9f 6b1f 	vldr	d6, [pc, #124]	; 8011920 <__kernel_cos+0xc8>
 80118a4:	4299      	cmp	r1, r3
 80118a6:	eea7 6b03 	vfma.f64	d6, d7, d3
 80118aa:	eeb6 7b00 	vmov.f64	d7, #96	; 0x3f000000  0.5
 80118ae:	ee26 5b03 	vmul.f64	d5, d6, d3
 80118b2:	ee23 7b07 	vmul.f64	d7, d3, d7
 80118b6:	ee21 6b40 	vnmul.f64	d6, d1, d0
 80118ba:	eea3 6b05 	vfma.f64	d6, d3, d5
 80118be:	dc04      	bgt.n	80118ca <__kernel_cos+0x72>
 80118c0:	ee37 6b46 	vsub.f64	d6, d7, d6
 80118c4:	ee34 0b46 	vsub.f64	d0, d4, d6
 80118c8:	4770      	bx	lr
 80118ca:	4b18      	ldr	r3, [pc, #96]	; (801192c <__kernel_cos+0xd4>)
 80118cc:	4299      	cmp	r1, r3
 80118ce:	dc0d      	bgt.n	80118ec <__kernel_cos+0x94>
 80118d0:	2200      	movs	r2, #0
 80118d2:	f5a1 1300 	sub.w	r3, r1, #2097152	; 0x200000
 80118d6:	ec43 2b15 	vmov	d5, r2, r3
 80118da:	ee34 0b45 	vsub.f64	d0, d4, d5
 80118de:	ee37 7b45 	vsub.f64	d7, d7, d5
 80118e2:	ee37 7b46 	vsub.f64	d7, d7, d6
 80118e6:	ee30 0b47 	vsub.f64	d0, d0, d7
 80118ea:	4770      	bx	lr
 80118ec:	eeb5 5b02 	vmov.f64	d5, #82	; 0x3e900000  0.2812500
 80118f0:	e7f3      	b.n	80118da <__kernel_cos+0x82>
 80118f2:	eeb0 0b44 	vmov.f64	d0, d4
 80118f6:	4770      	bx	lr
 80118f8:	be8838d4 	.word	0xbe8838d4
 80118fc:	bda8fae9 	.word	0xbda8fae9
 8011900:	bdb4b1c4 	.word	0xbdb4b1c4
 8011904:	3e21ee9e 	.word	0x3e21ee9e
 8011908:	809c52ad 	.word	0x809c52ad
 801190c:	be927e4f 	.word	0xbe927e4f
 8011910:	19cb1590 	.word	0x19cb1590
 8011914:	3efa01a0 	.word	0x3efa01a0
 8011918:	16c15177 	.word	0x16c15177
 801191c:	bf56c16c 	.word	0xbf56c16c
 8011920:	5555554c 	.word	0x5555554c
 8011924:	3fa55555 	.word	0x3fa55555
 8011928:	3fd33332 	.word	0x3fd33332
 801192c:	3fe90000 	.word	0x3fe90000

08011930 <__kernel_rem_pio2>:
 8011930:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8011934:	ed2d 8b06 	vpush	{d8-d10}
 8011938:	f5ad 7d13 	sub.w	sp, sp, #588	; 0x24c
 801193c:	460f      	mov	r7, r1
 801193e:	9002      	str	r0, [sp, #8]
 8011940:	49c5      	ldr	r1, [pc, #788]	; (8011c58 <__kernel_rem_pio2+0x328>)
 8011942:	98a2      	ldr	r0, [sp, #648]	; 0x288
 8011944:	f8dd e28c 	ldr.w	lr, [sp, #652]	; 0x28c
 8011948:	f851 9020 	ldr.w	r9, [r1, r0, lsl #2]
 801194c:	9301      	str	r3, [sp, #4]
 801194e:	f112 0f14 	cmn.w	r2, #20
 8011952:	bfa8      	it	ge
 8011954:	2018      	movge	r0, #24
 8011956:	f103 31ff 	add.w	r1, r3, #4294967295
 801195a:	bfb8      	it	lt
 801195c:	2000      	movlt	r0, #0
 801195e:	f06f 0417 	mvn.w	r4, #23
 8011962:	ed9f 6bb7 	vldr	d6, [pc, #732]	; 8011c40 <__kernel_rem_pio2+0x310>
 8011966:	bfa4      	itt	ge
 8011968:	f1a2 0a03 	subge.w	sl, r2, #3
 801196c:	fb9a f0f0 	sdivge	r0, sl, r0
 8011970:	fb00 4404 	mla	r4, r0, r4, r4
 8011974:	1a46      	subs	r6, r0, r1
 8011976:	4414      	add	r4, r2
 8011978:	eb09 0c01 	add.w	ip, r9, r1
 801197c:	ad1a      	add	r5, sp, #104	; 0x68
 801197e:	eb0e 0886 	add.w	r8, lr, r6, lsl #2
 8011982:	2200      	movs	r2, #0
 8011984:	4562      	cmp	r2, ip
 8011986:	dd10      	ble.n	80119aa <__kernel_rem_pio2+0x7a>
 8011988:	9a01      	ldr	r2, [sp, #4]
 801198a:	ab1a      	add	r3, sp, #104	; 0x68
 801198c:	eb03 02c2 	add.w	r2, r3, r2, lsl #3
 8011990:	f50d 7ad4 	add.w	sl, sp, #424	; 0x1a8
 8011994:	f04f 0c00 	mov.w	ip, #0
 8011998:	45cc      	cmp	ip, r9
 801199a:	dc26      	bgt.n	80119ea <__kernel_rem_pio2+0xba>
 801199c:	ed9f 7ba8 	vldr	d7, [pc, #672]	; 8011c40 <__kernel_rem_pio2+0x310>
 80119a0:	f8dd 8008 	ldr.w	r8, [sp, #8]
 80119a4:	4616      	mov	r6, r2
 80119a6:	2500      	movs	r5, #0
 80119a8:	e015      	b.n	80119d6 <__kernel_rem_pio2+0xa6>
 80119aa:	42d6      	cmn	r6, r2
 80119ac:	d409      	bmi.n	80119c2 <__kernel_rem_pio2+0x92>
 80119ae:	f858 3022 	ldr.w	r3, [r8, r2, lsl #2]
 80119b2:	ee07 3a90 	vmov	s15, r3
 80119b6:	eeb8 7be7 	vcvt.f64.s32	d7, s15
 80119ba:	eca5 7b02 	vstmia	r5!, {d7}
 80119be:	3201      	adds	r2, #1
 80119c0:	e7e0      	b.n	8011984 <__kernel_rem_pio2+0x54>
 80119c2:	eeb0 7b46 	vmov.f64	d7, d6
 80119c6:	e7f8      	b.n	80119ba <__kernel_rem_pio2+0x8a>
 80119c8:	ecb8 5b02 	vldmia	r8!, {d5}
 80119cc:	ed96 6b00 	vldr	d6, [r6]
 80119d0:	3501      	adds	r5, #1
 80119d2:	eea5 7b06 	vfma.f64	d7, d5, d6
 80119d6:	428d      	cmp	r5, r1
 80119d8:	f1a6 0608 	sub.w	r6, r6, #8
 80119dc:	ddf4      	ble.n	80119c8 <__kernel_rem_pio2+0x98>
 80119de:	ecaa 7b02 	vstmia	sl!, {d7}
 80119e2:	f10c 0c01 	add.w	ip, ip, #1
 80119e6:	3208      	adds	r2, #8
 80119e8:	e7d6      	b.n	8011998 <__kernel_rem_pio2+0x68>
 80119ea:	ab06      	add	r3, sp, #24
 80119ec:	ed9f 9b96 	vldr	d9, [pc, #600]	; 8011c48 <__kernel_rem_pio2+0x318>
 80119f0:	ed9f ab97 	vldr	d10, [pc, #604]	; 8011c50 <__kernel_rem_pio2+0x320>
 80119f4:	eb03 0389 	add.w	r3, r3, r9, lsl #2
 80119f8:	9303      	str	r3, [sp, #12]
 80119fa:	eb0e 0a80 	add.w	sl, lr, r0, lsl #2
 80119fe:	464d      	mov	r5, r9
 8011a00:	00eb      	lsls	r3, r5, #3
 8011a02:	9304      	str	r3, [sp, #16]
 8011a04:	ab92      	add	r3, sp, #584	; 0x248
 8011a06:	eb03 02c5 	add.w	r2, r3, r5, lsl #3
 8011a0a:	f10d 0b18 	add.w	fp, sp, #24
 8011a0e:	ab6a      	add	r3, sp, #424	; 0x1a8
 8011a10:	ed12 0b28 	vldr	d0, [r2, #-160]	; 0xffffff60
 8011a14:	465e      	mov	r6, fp
 8011a16:	eb03 02c5 	add.w	r2, r3, r5, lsl #3
 8011a1a:	4628      	mov	r0, r5
 8011a1c:	2800      	cmp	r0, #0
 8011a1e:	f1a2 0208 	sub.w	r2, r2, #8
 8011a22:	dc4c      	bgt.n	8011abe <__kernel_rem_pio2+0x18e>
 8011a24:	4620      	mov	r0, r4
 8011a26:	9105      	str	r1, [sp, #20]
 8011a28:	f000 fbea 	bl	8012200 <scalbn>
 8011a2c:	eeb0 8b40 	vmov.f64	d8, d0
 8011a30:	eeb4 0b00 	vmov.f64	d0, #64	; 0x3e000000  0.125
 8011a34:	ee28 0b00 	vmul.f64	d0, d8, d0
 8011a38:	f000 fb6e 	bl	8012118 <floor>
 8011a3c:	eeb2 7b00 	vmov.f64	d7, #32	; 0x41000000  8.0
 8011a40:	eea0 8b47 	vfms.f64	d8, d0, d7
 8011a44:	eefd 7bc8 	vcvt.s32.f64	s15, d8
 8011a48:	2c00      	cmp	r4, #0
 8011a4a:	eeb8 0be7 	vcvt.f64.s32	d0, s15
 8011a4e:	ee17 8a90 	vmov	r8, s15
 8011a52:	ee38 8b40 	vsub.f64	d8, d8, d0
 8011a56:	9905      	ldr	r1, [sp, #20]
 8011a58:	dd43      	ble.n	8011ae2 <__kernel_rem_pio2+0x1b2>
 8011a5a:	1e68      	subs	r0, r5, #1
 8011a5c:	ab06      	add	r3, sp, #24
 8011a5e:	f1c4 0c18 	rsb	ip, r4, #24
 8011a62:	f853 6020 	ldr.w	r6, [r3, r0, lsl #2]
 8011a66:	fa46 f20c 	asr.w	r2, r6, ip
 8011a6a:	4490      	add	r8, r2
 8011a6c:	fa02 f20c 	lsl.w	r2, r2, ip
 8011a70:	1ab6      	subs	r6, r6, r2
 8011a72:	f1c4 0217 	rsb	r2, r4, #23
 8011a76:	f843 6020 	str.w	r6, [r3, r0, lsl #2]
 8011a7a:	4116      	asrs	r6, r2
 8011a7c:	2e00      	cmp	r6, #0
 8011a7e:	dd3f      	ble.n	8011b00 <__kernel_rem_pio2+0x1d0>
 8011a80:	f04f 0c00 	mov.w	ip, #0
 8011a84:	f108 0801 	add.w	r8, r8, #1
 8011a88:	4660      	mov	r0, ip
 8011a8a:	f06f 4e7f 	mvn.w	lr, #4278190080	; 0xff000000
 8011a8e:	4565      	cmp	r5, ip
 8011a90:	dc6e      	bgt.n	8011b70 <__kernel_rem_pio2+0x240>
 8011a92:	2c00      	cmp	r4, #0
 8011a94:	dd04      	ble.n	8011aa0 <__kernel_rem_pio2+0x170>
 8011a96:	2c01      	cmp	r4, #1
 8011a98:	d07f      	beq.n	8011b9a <__kernel_rem_pio2+0x26a>
 8011a9a:	2c02      	cmp	r4, #2
 8011a9c:	f000 8087 	beq.w	8011bae <__kernel_rem_pio2+0x27e>
 8011aa0:	2e02      	cmp	r6, #2
 8011aa2:	d12d      	bne.n	8011b00 <__kernel_rem_pio2+0x1d0>
 8011aa4:	eeb7 0b00 	vmov.f64	d0, #112	; 0x3f800000  1.0
 8011aa8:	ee30 8b48 	vsub.f64	d8, d0, d8
 8011aac:	b340      	cbz	r0, 8011b00 <__kernel_rem_pio2+0x1d0>
 8011aae:	4620      	mov	r0, r4
 8011ab0:	9105      	str	r1, [sp, #20]
 8011ab2:	f000 fba5 	bl	8012200 <scalbn>
 8011ab6:	9905      	ldr	r1, [sp, #20]
 8011ab8:	ee38 8b40 	vsub.f64	d8, d8, d0
 8011abc:	e020      	b.n	8011b00 <__kernel_rem_pio2+0x1d0>
 8011abe:	ee20 7b09 	vmul.f64	d7, d0, d9
 8011ac2:	eebd 7bc7 	vcvt.s32.f64	s14, d7
 8011ac6:	3801      	subs	r0, #1
 8011ac8:	eeb8 7bc7 	vcvt.f64.s32	d7, s14
 8011acc:	eea7 0b4a 	vfms.f64	d0, d7, d10
 8011ad0:	eebd 0bc0 	vcvt.s32.f64	s0, d0
 8011ad4:	eca6 0a01 	vstmia	r6!, {s0}
 8011ad8:	ed92 0b00 	vldr	d0, [r2]
 8011adc:	ee37 0b00 	vadd.f64	d0, d7, d0
 8011ae0:	e79c      	b.n	8011a1c <__kernel_rem_pio2+0xec>
 8011ae2:	d105      	bne.n	8011af0 <__kernel_rem_pio2+0x1c0>
 8011ae4:	1e6a      	subs	r2, r5, #1
 8011ae6:	ab06      	add	r3, sp, #24
 8011ae8:	f853 6022 	ldr.w	r6, [r3, r2, lsl #2]
 8011aec:	15f6      	asrs	r6, r6, #23
 8011aee:	e7c5      	b.n	8011a7c <__kernel_rem_pio2+0x14c>
 8011af0:	eeb6 7b00 	vmov.f64	d7, #96	; 0x3f000000  0.5
 8011af4:	eeb4 8bc7 	vcmpe.f64	d8, d7
 8011af8:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8011afc:	da36      	bge.n	8011b6c <__kernel_rem_pio2+0x23c>
 8011afe:	2600      	movs	r6, #0
 8011b00:	eeb5 8b40 	vcmp.f64	d8, #0.0
 8011b04:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8011b08:	f040 80aa 	bne.w	8011c60 <__kernel_rem_pio2+0x330>
 8011b0c:	f105 3bff 	add.w	fp, r5, #4294967295
 8011b10:	4658      	mov	r0, fp
 8011b12:	2200      	movs	r2, #0
 8011b14:	4548      	cmp	r0, r9
 8011b16:	da52      	bge.n	8011bbe <__kernel_rem_pio2+0x28e>
 8011b18:	2a00      	cmp	r2, #0
 8011b1a:	f000 8081 	beq.w	8011c20 <__kernel_rem_pio2+0x2f0>
 8011b1e:	ab06      	add	r3, sp, #24
 8011b20:	3c18      	subs	r4, #24
 8011b22:	f853 302b 	ldr.w	r3, [r3, fp, lsl #2]
 8011b26:	2b00      	cmp	r3, #0
 8011b28:	f000 8087 	beq.w	8011c3a <__kernel_rem_pio2+0x30a>
 8011b2c:	eeb7 0b00 	vmov.f64	d0, #112	; 0x3f800000  1.0
 8011b30:	4620      	mov	r0, r4
 8011b32:	f000 fb65 	bl	8012200 <scalbn>
 8011b36:	ea4f 03cb 	mov.w	r3, fp, lsl #3
 8011b3a:	ed9f 6b43 	vldr	d6, [pc, #268]	; 8011c48 <__kernel_rem_pio2+0x318>
 8011b3e:	a96a      	add	r1, sp, #424	; 0x1a8
 8011b40:	f103 0208 	add.w	r2, r3, #8
 8011b44:	1888      	adds	r0, r1, r2
 8011b46:	4659      	mov	r1, fp
 8011b48:	2900      	cmp	r1, #0
 8011b4a:	f280 80b7 	bge.w	8011cbc <__kernel_rem_pio2+0x38c>
 8011b4e:	4659      	mov	r1, fp
 8011b50:	2900      	cmp	r1, #0
 8011b52:	f2c0 80d5 	blt.w	8011d00 <__kernel_rem_pio2+0x3d0>
 8011b56:	a86a      	add	r0, sp, #424	; 0x1a8
 8011b58:	eb00 05c1 	add.w	r5, r0, r1, lsl #3
 8011b5c:	ed9f 7b38 	vldr	d7, [pc, #224]	; 8011c40 <__kernel_rem_pio2+0x310>
 8011b60:	f8df c0f8 	ldr.w	ip, [pc, #248]	; 8011c5c <__kernel_rem_pio2+0x32c>
 8011b64:	2400      	movs	r4, #0
 8011b66:	ebab 0001 	sub.w	r0, fp, r1
 8011b6a:	e0be      	b.n	8011cea <__kernel_rem_pio2+0x3ba>
 8011b6c:	2602      	movs	r6, #2
 8011b6e:	e787      	b.n	8011a80 <__kernel_rem_pio2+0x150>
 8011b70:	f8db 2000 	ldr.w	r2, [fp]
 8011b74:	b958      	cbnz	r0, 8011b8e <__kernel_rem_pio2+0x25e>
 8011b76:	b122      	cbz	r2, 8011b82 <__kernel_rem_pio2+0x252>
 8011b78:	f1c2 7280 	rsb	r2, r2, #16777216	; 0x1000000
 8011b7c:	f8cb 2000 	str.w	r2, [fp]
 8011b80:	2201      	movs	r2, #1
 8011b82:	f10c 0c01 	add.w	ip, ip, #1
 8011b86:	f10b 0b04 	add.w	fp, fp, #4
 8011b8a:	4610      	mov	r0, r2
 8011b8c:	e77f      	b.n	8011a8e <__kernel_rem_pio2+0x15e>
 8011b8e:	ebae 0202 	sub.w	r2, lr, r2
 8011b92:	f8cb 2000 	str.w	r2, [fp]
 8011b96:	4602      	mov	r2, r0
 8011b98:	e7f3      	b.n	8011b82 <__kernel_rem_pio2+0x252>
 8011b9a:	f105 3cff 	add.w	ip, r5, #4294967295
 8011b9e:	ab06      	add	r3, sp, #24
 8011ba0:	f853 202c 	ldr.w	r2, [r3, ip, lsl #2]
 8011ba4:	f3c2 0216 	ubfx	r2, r2, #0, #23
 8011ba8:	f843 202c 	str.w	r2, [r3, ip, lsl #2]
 8011bac:	e778      	b.n	8011aa0 <__kernel_rem_pio2+0x170>
 8011bae:	f105 3cff 	add.w	ip, r5, #4294967295
 8011bb2:	ab06      	add	r3, sp, #24
 8011bb4:	f853 202c 	ldr.w	r2, [r3, ip, lsl #2]
 8011bb8:	f3c2 0215 	ubfx	r2, r2, #0, #22
 8011bbc:	e7f4      	b.n	8011ba8 <__kernel_rem_pio2+0x278>
 8011bbe:	ab06      	add	r3, sp, #24
 8011bc0:	f853 3020 	ldr.w	r3, [r3, r0, lsl #2]
 8011bc4:	3801      	subs	r0, #1
 8011bc6:	431a      	orrs	r2, r3
 8011bc8:	e7a4      	b.n	8011b14 <__kernel_rem_pio2+0x1e4>
 8011bca:	f10c 0c01 	add.w	ip, ip, #1
 8011bce:	f852 0d04 	ldr.w	r0, [r2, #-4]!
 8011bd2:	2800      	cmp	r0, #0
 8011bd4:	d0f9      	beq.n	8011bca <__kernel_rem_pio2+0x29a>
 8011bd6:	9b04      	ldr	r3, [sp, #16]
 8011bd8:	f503 7312 	add.w	r3, r3, #584	; 0x248
 8011bdc:	eb0d 0203 	add.w	r2, sp, r3
 8011be0:	9b01      	ldr	r3, [sp, #4]
 8011be2:	18e8      	adds	r0, r5, r3
 8011be4:	ab1a      	add	r3, sp, #104	; 0x68
 8011be6:	1c6e      	adds	r6, r5, #1
 8011be8:	3a98      	subs	r2, #152	; 0x98
 8011bea:	eb03 00c0 	add.w	r0, r3, r0, lsl #3
 8011bee:	4465      	add	r5, ip
 8011bf0:	42b5      	cmp	r5, r6
 8011bf2:	f6ff af05 	blt.w	8011a00 <__kernel_rem_pio2+0xd0>
 8011bf6:	f85a 3026 	ldr.w	r3, [sl, r6, lsl #2]
 8011bfa:	f8dd e008 	ldr.w	lr, [sp, #8]
 8011bfe:	ee07 3a90 	vmov	s15, r3
 8011c02:	eeb8 7be7 	vcvt.f64.s32	d7, s15
 8011c06:	f04f 0c00 	mov.w	ip, #0
 8011c0a:	eca0 7b02 	vstmia	r0!, {d7}
 8011c0e:	ed9f 7b0c 	vldr	d7, [pc, #48]	; 8011c40 <__kernel_rem_pio2+0x310>
 8011c12:	4680      	mov	r8, r0
 8011c14:	458c      	cmp	ip, r1
 8011c16:	dd07      	ble.n	8011c28 <__kernel_rem_pio2+0x2f8>
 8011c18:	eca2 7b02 	vstmia	r2!, {d7}
 8011c1c:	3601      	adds	r6, #1
 8011c1e:	e7e7      	b.n	8011bf0 <__kernel_rem_pio2+0x2c0>
 8011c20:	9a03      	ldr	r2, [sp, #12]
 8011c22:	f04f 0c01 	mov.w	ip, #1
 8011c26:	e7d2      	b.n	8011bce <__kernel_rem_pio2+0x29e>
 8011c28:	ecbe 5b02 	vldmia	lr!, {d5}
 8011c2c:	ed38 6b02 	vldmdb	r8!, {d6}
 8011c30:	f10c 0c01 	add.w	ip, ip, #1
 8011c34:	eea5 7b06 	vfma.f64	d7, d5, d6
 8011c38:	e7ec      	b.n	8011c14 <__kernel_rem_pio2+0x2e4>
 8011c3a:	f10b 3bff 	add.w	fp, fp, #4294967295
 8011c3e:	e76e      	b.n	8011b1e <__kernel_rem_pio2+0x1ee>
	...
 8011c4c:	3e700000 	.word	0x3e700000
 8011c50:	00000000 	.word	0x00000000
 8011c54:	41700000 	.word	0x41700000
 8011c58:	08013130 	.word	0x08013130
 8011c5c:	080130f0 	.word	0x080130f0
 8011c60:	4260      	negs	r0, r4
 8011c62:	eeb0 0b48 	vmov.f64	d0, d8
 8011c66:	f000 facb 	bl	8012200 <scalbn>
 8011c6a:	ed9f 6b77 	vldr	d6, [pc, #476]	; 8011e48 <__kernel_rem_pio2+0x518>
 8011c6e:	eeb4 0bc6 	vcmpe.f64	d0, d6
 8011c72:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8011c76:	db18      	blt.n	8011caa <__kernel_rem_pio2+0x37a>
 8011c78:	ed9f 7b75 	vldr	d7, [pc, #468]	; 8011e50 <__kernel_rem_pio2+0x520>
 8011c7c:	ee20 7b07 	vmul.f64	d7, d0, d7
 8011c80:	eebd 7bc7 	vcvt.s32.f64	s14, d7
 8011c84:	aa06      	add	r2, sp, #24
 8011c86:	eeb8 5bc7 	vcvt.f64.s32	d5, s14
 8011c8a:	eea5 0b46 	vfms.f64	d0, d5, d6
 8011c8e:	eebd 0bc0 	vcvt.s32.f64	s0, d0
 8011c92:	f105 0b01 	add.w	fp, r5, #1
 8011c96:	ee10 3a10 	vmov	r3, s0
 8011c9a:	f842 3025 	str.w	r3, [r2, r5, lsl #2]
 8011c9e:	ee17 3a10 	vmov	r3, s14
 8011ca2:	3418      	adds	r4, #24
 8011ca4:	f842 302b 	str.w	r3, [r2, fp, lsl #2]
 8011ca8:	e740      	b.n	8011b2c <__kernel_rem_pio2+0x1fc>
 8011caa:	eebd 0bc0 	vcvt.s32.f64	s0, d0
 8011cae:	aa06      	add	r2, sp, #24
 8011cb0:	ee10 3a10 	vmov	r3, s0
 8011cb4:	46ab      	mov	fp, r5
 8011cb6:	f842 3025 	str.w	r3, [r2, r5, lsl #2]
 8011cba:	e737      	b.n	8011b2c <__kernel_rem_pio2+0x1fc>
 8011cbc:	ac06      	add	r4, sp, #24
 8011cbe:	f854 4021 	ldr.w	r4, [r4, r1, lsl #2]
 8011cc2:	9401      	str	r4, [sp, #4]
 8011cc4:	ee07 4a90 	vmov	s15, r4
 8011cc8:	3901      	subs	r1, #1
 8011cca:	eeb8 7be7 	vcvt.f64.s32	d7, s15
 8011cce:	ee27 7b00 	vmul.f64	d7, d7, d0
 8011cd2:	ee20 0b06 	vmul.f64	d0, d0, d6
 8011cd6:	ed20 7b02 	vstmdb	r0!, {d7}
 8011cda:	e735      	b.n	8011b48 <__kernel_rem_pio2+0x218>
 8011cdc:	ecbc 5b02 	vldmia	ip!, {d5}
 8011ce0:	ecb5 6b02 	vldmia	r5!, {d6}
 8011ce4:	3401      	adds	r4, #1
 8011ce6:	eea5 7b06 	vfma.f64	d7, d5, d6
 8011cea:	454c      	cmp	r4, r9
 8011cec:	dc01      	bgt.n	8011cf2 <__kernel_rem_pio2+0x3c2>
 8011cee:	4284      	cmp	r4, r0
 8011cf0:	ddf4      	ble.n	8011cdc <__kernel_rem_pio2+0x3ac>
 8011cf2:	ac42      	add	r4, sp, #264	; 0x108
 8011cf4:	eb04 00c0 	add.w	r0, r4, r0, lsl #3
 8011cf8:	ed80 7b00 	vstr	d7, [r0]
 8011cfc:	3901      	subs	r1, #1
 8011cfe:	e727      	b.n	8011b50 <__kernel_rem_pio2+0x220>
 8011d00:	99a2      	ldr	r1, [sp, #648]	; 0x288
 8011d02:	2902      	cmp	r1, #2
 8011d04:	dc0a      	bgt.n	8011d1c <__kernel_rem_pio2+0x3ec>
 8011d06:	2900      	cmp	r1, #0
 8011d08:	dc2c      	bgt.n	8011d64 <__kernel_rem_pio2+0x434>
 8011d0a:	d045      	beq.n	8011d98 <__kernel_rem_pio2+0x468>
 8011d0c:	f008 0007 	and.w	r0, r8, #7
 8011d10:	f50d 7d13 	add.w	sp, sp, #588	; 0x24c
 8011d14:	ecbd 8b06 	vpop	{d8-d10}
 8011d18:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8011d1c:	9aa2      	ldr	r2, [sp, #648]	; 0x288
 8011d1e:	2a03      	cmp	r2, #3
 8011d20:	d1f4      	bne.n	8011d0c <__kernel_rem_pio2+0x3dc>
 8011d22:	aa42      	add	r2, sp, #264	; 0x108
 8011d24:	4413      	add	r3, r2
 8011d26:	461a      	mov	r2, r3
 8011d28:	4619      	mov	r1, r3
 8011d2a:	4658      	mov	r0, fp
 8011d2c:	2800      	cmp	r0, #0
 8011d2e:	f1a1 0108 	sub.w	r1, r1, #8
 8011d32:	dc54      	bgt.n	8011dde <__kernel_rem_pio2+0x4ae>
 8011d34:	4659      	mov	r1, fp
 8011d36:	2901      	cmp	r1, #1
 8011d38:	f1a2 0208 	sub.w	r2, r2, #8
 8011d3c:	dc5f      	bgt.n	8011dfe <__kernel_rem_pio2+0x4ce>
 8011d3e:	ed9f 7b46 	vldr	d7, [pc, #280]	; 8011e58 <__kernel_rem_pio2+0x528>
 8011d42:	3308      	adds	r3, #8
 8011d44:	f1bb 0f01 	cmp.w	fp, #1
 8011d48:	dc69      	bgt.n	8011e1e <__kernel_rem_pio2+0x4ee>
 8011d4a:	ed9d 5b42 	vldr	d5, [sp, #264]	; 0x108
 8011d4e:	ed9d 6b44 	vldr	d6, [sp, #272]	; 0x110
 8011d52:	2e00      	cmp	r6, #0
 8011d54:	d16a      	bne.n	8011e2c <__kernel_rem_pio2+0x4fc>
 8011d56:	ed87 5b00 	vstr	d5, [r7]
 8011d5a:	ed87 6b02 	vstr	d6, [r7, #8]
 8011d5e:	ed87 7b04 	vstr	d7, [r7, #16]
 8011d62:	e7d3      	b.n	8011d0c <__kernel_rem_pio2+0x3dc>
 8011d64:	ed9f 6b3c 	vldr	d6, [pc, #240]	; 8011e58 <__kernel_rem_pio2+0x528>
 8011d68:	ab42      	add	r3, sp, #264	; 0x108
 8011d6a:	441a      	add	r2, r3
 8011d6c:	465b      	mov	r3, fp
 8011d6e:	2b00      	cmp	r3, #0
 8011d70:	da26      	bge.n	8011dc0 <__kernel_rem_pio2+0x490>
 8011d72:	b35e      	cbz	r6, 8011dcc <__kernel_rem_pio2+0x49c>
 8011d74:	eeb1 7b46 	vneg.f64	d7, d6
 8011d78:	ed87 7b00 	vstr	d7, [r7]
 8011d7c:	ed9d 7b42 	vldr	d7, [sp, #264]	; 0x108
 8011d80:	aa44      	add	r2, sp, #272	; 0x110
 8011d82:	2301      	movs	r3, #1
 8011d84:	ee37 7b46 	vsub.f64	d7, d7, d6
 8011d88:	459b      	cmp	fp, r3
 8011d8a:	da22      	bge.n	8011dd2 <__kernel_rem_pio2+0x4a2>
 8011d8c:	b10e      	cbz	r6, 8011d92 <__kernel_rem_pio2+0x462>
 8011d8e:	eeb1 7b47 	vneg.f64	d7, d7
 8011d92:	ed87 7b02 	vstr	d7, [r7, #8]
 8011d96:	e7b9      	b.n	8011d0c <__kernel_rem_pio2+0x3dc>
 8011d98:	ed9f 7b2f 	vldr	d7, [pc, #188]	; 8011e58 <__kernel_rem_pio2+0x528>
 8011d9c:	ab42      	add	r3, sp, #264	; 0x108
 8011d9e:	441a      	add	r2, r3
 8011da0:	f1bb 0f00 	cmp.w	fp, #0
 8011da4:	da05      	bge.n	8011db2 <__kernel_rem_pio2+0x482>
 8011da6:	b10e      	cbz	r6, 8011dac <__kernel_rem_pio2+0x47c>
 8011da8:	eeb1 7b47 	vneg.f64	d7, d7
 8011dac:	ed87 7b00 	vstr	d7, [r7]
 8011db0:	e7ac      	b.n	8011d0c <__kernel_rem_pio2+0x3dc>
 8011db2:	ed32 6b02 	vldmdb	r2!, {d6}
 8011db6:	f10b 3bff 	add.w	fp, fp, #4294967295
 8011dba:	ee37 7b06 	vadd.f64	d7, d7, d6
 8011dbe:	e7ef      	b.n	8011da0 <__kernel_rem_pio2+0x470>
 8011dc0:	ed32 7b02 	vldmdb	r2!, {d7}
 8011dc4:	3b01      	subs	r3, #1
 8011dc6:	ee36 6b07 	vadd.f64	d6, d6, d7
 8011dca:	e7d0      	b.n	8011d6e <__kernel_rem_pio2+0x43e>
 8011dcc:	eeb0 7b46 	vmov.f64	d7, d6
 8011dd0:	e7d2      	b.n	8011d78 <__kernel_rem_pio2+0x448>
 8011dd2:	ecb2 6b02 	vldmia	r2!, {d6}
 8011dd6:	3301      	adds	r3, #1
 8011dd8:	ee37 7b06 	vadd.f64	d7, d7, d6
 8011ddc:	e7d4      	b.n	8011d88 <__kernel_rem_pio2+0x458>
 8011dde:	ed91 7b00 	vldr	d7, [r1]
 8011de2:	ed91 5b02 	vldr	d5, [r1, #8]
 8011de6:	3801      	subs	r0, #1
 8011de8:	ee37 6b05 	vadd.f64	d6, d7, d5
 8011dec:	ee37 7b46 	vsub.f64	d7, d7, d6
 8011df0:	ed81 6b00 	vstr	d6, [r1]
 8011df4:	ee37 7b05 	vadd.f64	d7, d7, d5
 8011df8:	ed81 7b02 	vstr	d7, [r1, #8]
 8011dfc:	e796      	b.n	8011d2c <__kernel_rem_pio2+0x3fc>
 8011dfe:	ed92 7b00 	vldr	d7, [r2]
 8011e02:	ed92 5b02 	vldr	d5, [r2, #8]
 8011e06:	3901      	subs	r1, #1
 8011e08:	ee37 6b05 	vadd.f64	d6, d7, d5
 8011e0c:	ee37 7b46 	vsub.f64	d7, d7, d6
 8011e10:	ed82 6b00 	vstr	d6, [r2]
 8011e14:	ee37 7b05 	vadd.f64	d7, d7, d5
 8011e18:	ed82 7b02 	vstr	d7, [r2, #8]
 8011e1c:	e78b      	b.n	8011d36 <__kernel_rem_pio2+0x406>
 8011e1e:	ed33 6b02 	vldmdb	r3!, {d6}
 8011e22:	f10b 3bff 	add.w	fp, fp, #4294967295
 8011e26:	ee37 7b06 	vadd.f64	d7, d7, d6
 8011e2a:	e78b      	b.n	8011d44 <__kernel_rem_pio2+0x414>
 8011e2c:	eeb1 5b45 	vneg.f64	d5, d5
 8011e30:	eeb1 6b46 	vneg.f64	d6, d6
 8011e34:	ed87 5b00 	vstr	d5, [r7]
 8011e38:	eeb1 7b47 	vneg.f64	d7, d7
 8011e3c:	ed87 6b02 	vstr	d6, [r7, #8]
 8011e40:	e78d      	b.n	8011d5e <__kernel_rem_pio2+0x42e>
 8011e42:	bf00      	nop
 8011e44:	f3af 8000 	nop.w
 8011e48:	00000000 	.word	0x00000000
 8011e4c:	41700000 	.word	0x41700000
 8011e50:	00000000 	.word	0x00000000
 8011e54:	3e700000 	.word	0x3e700000
	...

08011e60 <__kernel_sin>:
 8011e60:	ee10 3a90 	vmov	r3, s1
 8011e64:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 8011e68:	f1b3 5f79 	cmp.w	r3, #1044381696	; 0x3e400000
 8011e6c:	da04      	bge.n	8011e78 <__kernel_sin+0x18>
 8011e6e:	eefd 7bc0 	vcvt.s32.f64	s15, d0
 8011e72:	ee17 3a90 	vmov	r3, s15
 8011e76:	b35b      	cbz	r3, 8011ed0 <__kernel_sin+0x70>
 8011e78:	ee20 6b00 	vmul.f64	d6, d0, d0
 8011e7c:	ee20 5b06 	vmul.f64	d5, d0, d6
 8011e80:	ed9f 7b15 	vldr	d7, [pc, #84]	; 8011ed8 <__kernel_sin+0x78>
 8011e84:	ed9f 4b16 	vldr	d4, [pc, #88]	; 8011ee0 <__kernel_sin+0x80>
 8011e88:	eea6 4b07 	vfma.f64	d4, d6, d7
 8011e8c:	ed9f 7b16 	vldr	d7, [pc, #88]	; 8011ee8 <__kernel_sin+0x88>
 8011e90:	eea4 7b06 	vfma.f64	d7, d4, d6
 8011e94:	ed9f 4b16 	vldr	d4, [pc, #88]	; 8011ef0 <__kernel_sin+0x90>
 8011e98:	eea7 4b06 	vfma.f64	d4, d7, d6
 8011e9c:	ed9f 7b16 	vldr	d7, [pc, #88]	; 8011ef8 <__kernel_sin+0x98>
 8011ea0:	eea4 7b06 	vfma.f64	d7, d4, d6
 8011ea4:	b930      	cbnz	r0, 8011eb4 <__kernel_sin+0x54>
 8011ea6:	ed9f 4b16 	vldr	d4, [pc, #88]	; 8011f00 <__kernel_sin+0xa0>
 8011eaa:	eea6 4b07 	vfma.f64	d4, d6, d7
 8011eae:	eea4 0b05 	vfma.f64	d0, d4, d5
 8011eb2:	4770      	bx	lr
 8011eb4:	ee27 7b45 	vnmul.f64	d7, d7, d5
 8011eb8:	eeb6 4b00 	vmov.f64	d4, #96	; 0x3f000000  0.5
 8011ebc:	eea1 7b04 	vfma.f64	d7, d1, d4
 8011ec0:	ee97 1b06 	vfnms.f64	d1, d7, d6
 8011ec4:	ed9f 7b10 	vldr	d7, [pc, #64]	; 8011f08 <__kernel_sin+0xa8>
 8011ec8:	eea5 1b07 	vfma.f64	d1, d5, d7
 8011ecc:	ee30 0b41 	vsub.f64	d0, d0, d1
 8011ed0:	4770      	bx	lr
 8011ed2:	bf00      	nop
 8011ed4:	f3af 8000 	nop.w
 8011ed8:	5acfd57c 	.word	0x5acfd57c
 8011edc:	3de5d93a 	.word	0x3de5d93a
 8011ee0:	8a2b9ceb 	.word	0x8a2b9ceb
 8011ee4:	be5ae5e6 	.word	0xbe5ae5e6
 8011ee8:	57b1fe7d 	.word	0x57b1fe7d
 8011eec:	3ec71de3 	.word	0x3ec71de3
 8011ef0:	19c161d5 	.word	0x19c161d5
 8011ef4:	bf2a01a0 	.word	0xbf2a01a0
 8011ef8:	1110f8a6 	.word	0x1110f8a6
 8011efc:	3f811111 	.word	0x3f811111
 8011f00:	55555549 	.word	0x55555549
 8011f04:	bfc55555 	.word	0xbfc55555
 8011f08:	55555549 	.word	0x55555549
 8011f0c:	3fc55555 	.word	0x3fc55555

08011f10 <atan>:
 8011f10:	b538      	push	{r3, r4, r5, lr}
 8011f12:	eeb0 7b40 	vmov.f64	d7, d0
 8011f16:	ee17 5a90 	vmov	r5, s15
 8011f1a:	4b73      	ldr	r3, [pc, #460]	; (80120e8 <atan+0x1d8>)
 8011f1c:	f025 4400 	bic.w	r4, r5, #2147483648	; 0x80000000
 8011f20:	429c      	cmp	r4, r3
 8011f22:	dd13      	ble.n	8011f4c <atan+0x3c>
 8011f24:	4b71      	ldr	r3, [pc, #452]	; (80120ec <atan+0x1dc>)
 8011f26:	429c      	cmp	r4, r3
 8011f28:	dc03      	bgt.n	8011f32 <atan+0x22>
 8011f2a:	d107      	bne.n	8011f3c <atan+0x2c>
 8011f2c:	ee10 3a10 	vmov	r3, s0
 8011f30:	b123      	cbz	r3, 8011f3c <atan+0x2c>
 8011f32:	ee37 7b07 	vadd.f64	d7, d7, d7
 8011f36:	eeb0 0b47 	vmov.f64	d0, d7
 8011f3a:	bd38      	pop	{r3, r4, r5, pc}
 8011f3c:	ed9f 6b4e 	vldr	d6, [pc, #312]	; 8012078 <atan+0x168>
 8011f40:	ed9f 7b4f 	vldr	d7, [pc, #316]	; 8012080 <atan+0x170>
 8011f44:	2d00      	cmp	r5, #0
 8011f46:	fe36 7b07 	vselgt.f64	d7, d6, d7
 8011f4a:	e7f4      	b.n	8011f36 <atan+0x26>
 8011f4c:	4b68      	ldr	r3, [pc, #416]	; (80120f0 <atan+0x1e0>)
 8011f4e:	429c      	cmp	r4, r3
 8011f50:	dc11      	bgt.n	8011f76 <atan+0x66>
 8011f52:	f1a3 73de 	sub.w	r3, r3, #29097984	; 0x1bc0000
 8011f56:	429c      	cmp	r4, r3
 8011f58:	dc0a      	bgt.n	8011f70 <atan+0x60>
 8011f5a:	eeb7 5b00 	vmov.f64	d5, #112	; 0x3f800000  1.0
 8011f5e:	ed9f 6b4a 	vldr	d6, [pc, #296]	; 8012088 <atan+0x178>
 8011f62:	ee30 6b06 	vadd.f64	d6, d0, d6
 8011f66:	eeb4 6bc5 	vcmpe.f64	d6, d5
 8011f6a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8011f6e:	dce2      	bgt.n	8011f36 <atan+0x26>
 8011f70:	f04f 33ff 	mov.w	r3, #4294967295
 8011f74:	e013      	b.n	8011f9e <atan+0x8e>
 8011f76:	f000 f8c5 	bl	8012104 <fabs>
 8011f7a:	4b5e      	ldr	r3, [pc, #376]	; (80120f4 <atan+0x1e4>)
 8011f7c:	429c      	cmp	r4, r3
 8011f7e:	dc4f      	bgt.n	8012020 <atan+0x110>
 8011f80:	f5a3 2350 	sub.w	r3, r3, #851968	; 0xd0000
 8011f84:	429c      	cmp	r4, r3
 8011f86:	dc41      	bgt.n	801200c <atan+0xfc>
 8011f88:	eeb0 7b00 	vmov.f64	d7, #0	; 0x40000000  2.0
 8011f8c:	eebf 6b00 	vmov.f64	d6, #240	; 0xbf800000 -1.0
 8011f90:	2300      	movs	r3, #0
 8011f92:	eea0 6b07 	vfma.f64	d6, d0, d7
 8011f96:	ee30 0b07 	vadd.f64	d0, d0, d7
 8011f9a:	ee86 7b00 	vdiv.f64	d7, d6, d0
 8011f9e:	ed9f 6b3c 	vldr	d6, [pc, #240]	; 8012090 <atan+0x180>
 8011fa2:	ee27 4b07 	vmul.f64	d4, d7, d7
 8011fa6:	ee24 5b04 	vmul.f64	d5, d4, d4
 8011faa:	ed9f 3b3b 	vldr	d3, [pc, #236]	; 8012098 <atan+0x188>
 8011fae:	eea5 3b06 	vfma.f64	d3, d5, d6
 8011fb2:	ed9f 6b3b 	vldr	d6, [pc, #236]	; 80120a0 <atan+0x190>
 8011fb6:	eea3 6b05 	vfma.f64	d6, d3, d5
 8011fba:	ed9f 3b3b 	vldr	d3, [pc, #236]	; 80120a8 <atan+0x198>
 8011fbe:	eea6 3b05 	vfma.f64	d3, d6, d5
 8011fc2:	ed9f 6b3b 	vldr	d6, [pc, #236]	; 80120b0 <atan+0x1a0>
 8011fc6:	eea3 6b05 	vfma.f64	d6, d3, d5
 8011fca:	ed9f 3b3b 	vldr	d3, [pc, #236]	; 80120b8 <atan+0x1a8>
 8011fce:	ed9f 2b3c 	vldr	d2, [pc, #240]	; 80120c0 <atan+0x1b0>
 8011fd2:	eea6 3b05 	vfma.f64	d3, d6, d5
 8011fd6:	ed9f 6b3c 	vldr	d6, [pc, #240]	; 80120c8 <atan+0x1b8>
 8011fda:	eea5 2b06 	vfma.f64	d2, d5, d6
 8011fde:	ed9f 6b3c 	vldr	d6, [pc, #240]	; 80120d0 <atan+0x1c0>
 8011fe2:	eea2 6b05 	vfma.f64	d6, d2, d5
 8011fe6:	ed9f 2b3c 	vldr	d2, [pc, #240]	; 80120d8 <atan+0x1c8>
 8011fea:	eea6 2b05 	vfma.f64	d2, d6, d5
 8011fee:	ed9f 6b3c 	vldr	d6, [pc, #240]	; 80120e0 <atan+0x1d0>
 8011ff2:	1c5a      	adds	r2, r3, #1
 8011ff4:	eea2 6b05 	vfma.f64	d6, d2, d5
 8011ff8:	ee26 6b05 	vmul.f64	d6, d6, d5
 8011ffc:	eea3 6b04 	vfma.f64	d6, d3, d4
 8012000:	ee27 6b06 	vmul.f64	d6, d7, d6
 8012004:	d121      	bne.n	801204a <atan+0x13a>
 8012006:	ee37 7b46 	vsub.f64	d7, d7, d6
 801200a:	e794      	b.n	8011f36 <atan+0x26>
 801200c:	eeb7 7b00 	vmov.f64	d7, #112	; 0x3f800000  1.0
 8012010:	2301      	movs	r3, #1
 8012012:	ee30 6b47 	vsub.f64	d6, d0, d7
 8012016:	ee30 0b07 	vadd.f64	d0, d0, d7
 801201a:	ee86 7b00 	vdiv.f64	d7, d6, d0
 801201e:	e7be      	b.n	8011f9e <atan+0x8e>
 8012020:	4b35      	ldr	r3, [pc, #212]	; (80120f8 <atan+0x1e8>)
 8012022:	429c      	cmp	r4, r3
 8012024:	da0b      	bge.n	801203e <atan+0x12e>
 8012026:	eeb7 7b08 	vmov.f64	d7, #120	; 0x3fc00000  1.5
 801202a:	eeb7 6b00 	vmov.f64	d6, #112	; 0x3f800000  1.0
 801202e:	ee30 5b47 	vsub.f64	d5, d0, d7
 8012032:	eea0 6b07 	vfma.f64	d6, d0, d7
 8012036:	2302      	movs	r3, #2
 8012038:	ee85 7b06 	vdiv.f64	d7, d5, d6
 801203c:	e7af      	b.n	8011f9e <atan+0x8e>
 801203e:	eebf 6b00 	vmov.f64	d6, #240	; 0xbf800000 -1.0
 8012042:	2303      	movs	r3, #3
 8012044:	ee86 7b00 	vdiv.f64	d7, d6, d0
 8012048:	e7a9      	b.n	8011f9e <atan+0x8e>
 801204a:	4a2c      	ldr	r2, [pc, #176]	; (80120fc <atan+0x1ec>)
 801204c:	492c      	ldr	r1, [pc, #176]	; (8012100 <atan+0x1f0>)
 801204e:	eb02 02c3 	add.w	r2, r2, r3, lsl #3
 8012052:	eb01 03c3 	add.w	r3, r1, r3, lsl #3
 8012056:	ed93 5b00 	vldr	d5, [r3]
 801205a:	ee36 6b45 	vsub.f64	d6, d6, d5
 801205e:	ee36 7b47 	vsub.f64	d7, d6, d7
 8012062:	ed92 6b00 	vldr	d6, [r2]
 8012066:	2d00      	cmp	r5, #0
 8012068:	ee36 7b47 	vsub.f64	d7, d6, d7
 801206c:	bfb8      	it	lt
 801206e:	eeb1 7b47 	vneglt.f64	d7, d7
 8012072:	e760      	b.n	8011f36 <atan+0x26>
 8012074:	f3af 8000 	nop.w
 8012078:	54442d18 	.word	0x54442d18
 801207c:	3ff921fb 	.word	0x3ff921fb
 8012080:	54442d18 	.word	0x54442d18
 8012084:	bff921fb 	.word	0xbff921fb
 8012088:	8800759c 	.word	0x8800759c
 801208c:	7e37e43c 	.word	0x7e37e43c
 8012090:	e322da11 	.word	0xe322da11
 8012094:	3f90ad3a 	.word	0x3f90ad3a
 8012098:	24760deb 	.word	0x24760deb
 801209c:	3fa97b4b 	.word	0x3fa97b4b
 80120a0:	a0d03d51 	.word	0xa0d03d51
 80120a4:	3fb10d66 	.word	0x3fb10d66
 80120a8:	c54c206e 	.word	0xc54c206e
 80120ac:	3fb745cd 	.word	0x3fb745cd
 80120b0:	920083ff 	.word	0x920083ff
 80120b4:	3fc24924 	.word	0x3fc24924
 80120b8:	5555550d 	.word	0x5555550d
 80120bc:	3fd55555 	.word	0x3fd55555
 80120c0:	52defd9a 	.word	0x52defd9a
 80120c4:	bfadde2d 	.word	0xbfadde2d
 80120c8:	2c6a6c2f 	.word	0x2c6a6c2f
 80120cc:	bfa2b444 	.word	0xbfa2b444
 80120d0:	af749a6d 	.word	0xaf749a6d
 80120d4:	bfb3b0f2 	.word	0xbfb3b0f2
 80120d8:	fe231671 	.word	0xfe231671
 80120dc:	bfbc71c6 	.word	0xbfbc71c6
 80120e0:	9998ebc4 	.word	0x9998ebc4
 80120e4:	bfc99999 	.word	0xbfc99999
 80120e8:	440fffff 	.word	0x440fffff
 80120ec:	7ff00000 	.word	0x7ff00000
 80120f0:	3fdbffff 	.word	0x3fdbffff
 80120f4:	3ff2ffff 	.word	0x3ff2ffff
 80120f8:	40038000 	.word	0x40038000
 80120fc:	08013140 	.word	0x08013140
 8012100:	08013160 	.word	0x08013160

08012104 <fabs>:
 8012104:	ec51 0b10 	vmov	r0, r1, d0
 8012108:	ee10 2a10 	vmov	r2, s0
 801210c:	f021 4300 	bic.w	r3, r1, #2147483648	; 0x80000000
 8012110:	ec43 2b10 	vmov	d0, r2, r3
 8012114:	4770      	bx	lr
	...

08012118 <floor>:
 8012118:	ee10 1a90 	vmov	r1, s1
 801211c:	f3c1 520a 	ubfx	r2, r1, #20, #11
 8012120:	f2a2 33ff 	subw	r3, r2, #1023	; 0x3ff
 8012124:	2b13      	cmp	r3, #19
 8012126:	b530      	push	{r4, r5, lr}
 8012128:	ee10 0a10 	vmov	r0, s0
 801212c:	ee10 5a10 	vmov	r5, s0
 8012130:	dc31      	bgt.n	8012196 <floor+0x7e>
 8012132:	2b00      	cmp	r3, #0
 8012134:	da15      	bge.n	8012162 <floor+0x4a>
 8012136:	ed9f 7b2e 	vldr	d7, [pc, #184]	; 80121f0 <floor+0xd8>
 801213a:	ee30 0b07 	vadd.f64	d0, d0, d7
 801213e:	eeb5 0bc0 	vcmpe.f64	d0, #0.0
 8012142:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8012146:	dd07      	ble.n	8012158 <floor+0x40>
 8012148:	2900      	cmp	r1, #0
 801214a:	da4e      	bge.n	80121ea <floor+0xd2>
 801214c:	f021 4300 	bic.w	r3, r1, #2147483648	; 0x80000000
 8012150:	4318      	orrs	r0, r3
 8012152:	d001      	beq.n	8012158 <floor+0x40>
 8012154:	4928      	ldr	r1, [pc, #160]	; (80121f8 <floor+0xe0>)
 8012156:	2000      	movs	r0, #0
 8012158:	460b      	mov	r3, r1
 801215a:	4602      	mov	r2, r0
 801215c:	ec43 2b10 	vmov	d0, r2, r3
 8012160:	e020      	b.n	80121a4 <floor+0x8c>
 8012162:	4a26      	ldr	r2, [pc, #152]	; (80121fc <floor+0xe4>)
 8012164:	411a      	asrs	r2, r3
 8012166:	ea01 0402 	and.w	r4, r1, r2
 801216a:	4304      	orrs	r4, r0
 801216c:	d01a      	beq.n	80121a4 <floor+0x8c>
 801216e:	ed9f 7b20 	vldr	d7, [pc, #128]	; 80121f0 <floor+0xd8>
 8012172:	ee30 0b07 	vadd.f64	d0, d0, d7
 8012176:	eeb5 0bc0 	vcmpe.f64	d0, #0.0
 801217a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 801217e:	ddeb      	ble.n	8012158 <floor+0x40>
 8012180:	2900      	cmp	r1, #0
 8012182:	bfbe      	ittt	lt
 8012184:	f44f 1080 	movlt.w	r0, #1048576	; 0x100000
 8012188:	fa40 f303 	asrlt.w	r3, r0, r3
 801218c:	18c9      	addlt	r1, r1, r3
 801218e:	ea21 0102 	bic.w	r1, r1, r2
 8012192:	2000      	movs	r0, #0
 8012194:	e7e0      	b.n	8012158 <floor+0x40>
 8012196:	2b33      	cmp	r3, #51	; 0x33
 8012198:	dd05      	ble.n	80121a6 <floor+0x8e>
 801219a:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 801219e:	d101      	bne.n	80121a4 <floor+0x8c>
 80121a0:	ee30 0b00 	vadd.f64	d0, d0, d0
 80121a4:	bd30      	pop	{r4, r5, pc}
 80121a6:	f2a2 4413 	subw	r4, r2, #1043	; 0x413
 80121aa:	f04f 32ff 	mov.w	r2, #4294967295
 80121ae:	40e2      	lsrs	r2, r4
 80121b0:	4202      	tst	r2, r0
 80121b2:	d0f7      	beq.n	80121a4 <floor+0x8c>
 80121b4:	ed9f 7b0e 	vldr	d7, [pc, #56]	; 80121f0 <floor+0xd8>
 80121b8:	ee30 0b07 	vadd.f64	d0, d0, d7
 80121bc:	eeb5 0bc0 	vcmpe.f64	d0, #0.0
 80121c0:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80121c4:	ddc8      	ble.n	8012158 <floor+0x40>
 80121c6:	2900      	cmp	r1, #0
 80121c8:	da02      	bge.n	80121d0 <floor+0xb8>
 80121ca:	2b14      	cmp	r3, #20
 80121cc:	d103      	bne.n	80121d6 <floor+0xbe>
 80121ce:	3101      	adds	r1, #1
 80121d0:	ea20 0002 	bic.w	r0, r0, r2
 80121d4:	e7c0      	b.n	8012158 <floor+0x40>
 80121d6:	2401      	movs	r4, #1
 80121d8:	f1c3 0334 	rsb	r3, r3, #52	; 0x34
 80121dc:	fa04 f303 	lsl.w	r3, r4, r3
 80121e0:	4418      	add	r0, r3
 80121e2:	42a8      	cmp	r0, r5
 80121e4:	bf38      	it	cc
 80121e6:	1909      	addcc	r1, r1, r4
 80121e8:	e7f2      	b.n	80121d0 <floor+0xb8>
 80121ea:	2000      	movs	r0, #0
 80121ec:	4601      	mov	r1, r0
 80121ee:	e7b3      	b.n	8012158 <floor+0x40>
 80121f0:	8800759c 	.word	0x8800759c
 80121f4:	7e37e43c 	.word	0x7e37e43c
 80121f8:	bff00000 	.word	0xbff00000
 80121fc:	000fffff 	.word	0x000fffff

08012200 <scalbn>:
 8012200:	ee10 1a90 	vmov	r1, s1
 8012204:	b510      	push	{r4, lr}
 8012206:	f3c1 540a 	ubfx	r4, r1, #20, #11
 801220a:	b98c      	cbnz	r4, 8012230 <scalbn+0x30>
 801220c:	ee10 3a10 	vmov	r3, s0
 8012210:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8012214:	430b      	orrs	r3, r1
 8012216:	d011      	beq.n	801223c <scalbn+0x3c>
 8012218:	ed9f 7b31 	vldr	d7, [pc, #196]	; 80122e0 <scalbn+0xe0>
 801221c:	4b3c      	ldr	r3, [pc, #240]	; (8012310 <scalbn+0x110>)
 801221e:	ee20 0b07 	vmul.f64	d0, d0, d7
 8012222:	4298      	cmp	r0, r3
 8012224:	da0b      	bge.n	801223e <scalbn+0x3e>
 8012226:	ed9f 7b30 	vldr	d7, [pc, #192]	; 80122e8 <scalbn+0xe8>
 801222a:	ee20 0b07 	vmul.f64	d0, d0, d7
 801222e:	e005      	b.n	801223c <scalbn+0x3c>
 8012230:	f240 73ff 	movw	r3, #2047	; 0x7ff
 8012234:	429c      	cmp	r4, r3
 8012236:	d107      	bne.n	8012248 <scalbn+0x48>
 8012238:	ee30 0b00 	vadd.f64	d0, d0, d0
 801223c:	bd10      	pop	{r4, pc}
 801223e:	ee10 1a90 	vmov	r1, s1
 8012242:	f3c1 540a 	ubfx	r4, r1, #20, #11
 8012246:	3c36      	subs	r4, #54	; 0x36
 8012248:	4404      	add	r4, r0
 801224a:	f240 73fe 	movw	r3, #2046	; 0x7fe
 801224e:	429c      	cmp	r4, r3
 8012250:	dd0d      	ble.n	801226e <scalbn+0x6e>
 8012252:	ed9f 7b27 	vldr	d7, [pc, #156]	; 80122f0 <scalbn+0xf0>
 8012256:	ed9f 5b28 	vldr	d5, [pc, #160]	; 80122f8 <scalbn+0xf8>
 801225a:	eeb0 6b47 	vmov.f64	d6, d7
 801225e:	ee10 3a90 	vmov	r3, s1
 8012262:	2b00      	cmp	r3, #0
 8012264:	fe27 7b05 	vselge.f64	d7, d7, d5
 8012268:	ee27 0b06 	vmul.f64	d0, d7, d6
 801226c:	e7e6      	b.n	801223c <scalbn+0x3c>
 801226e:	2c00      	cmp	r4, #0
 8012270:	dd0a      	ble.n	8012288 <scalbn+0x88>
 8012272:	f021 41ff 	bic.w	r1, r1, #2139095040	; 0x7f800000
 8012276:	ec53 2b10 	vmov	r2, r3, d0
 801227a:	f421 01e0 	bic.w	r1, r1, #7340032	; 0x700000
 801227e:	ea41 5304 	orr.w	r3, r1, r4, lsl #20
 8012282:	ec43 2b10 	vmov	d0, r2, r3
 8012286:	e7d9      	b.n	801223c <scalbn+0x3c>
 8012288:	f114 0f35 	cmn.w	r4, #53	; 0x35
 801228c:	da19      	bge.n	80122c2 <scalbn+0xc2>
 801228e:	f24c 3350 	movw	r3, #50000	; 0xc350
 8012292:	4298      	cmp	r0, r3
 8012294:	ee10 3a90 	vmov	r3, s1
 8012298:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 801229c:	dd09      	ble.n	80122b2 <scalbn+0xb2>
 801229e:	ed9f 0b14 	vldr	d0, [pc, #80]	; 80122f0 <scalbn+0xf0>
 80122a2:	ed9f 6b15 	vldr	d6, [pc, #84]	; 80122f8 <scalbn+0xf8>
 80122a6:	eeb0 7b40 	vmov.f64	d7, d0
 80122aa:	2b00      	cmp	r3, #0
 80122ac:	fe00 0b06 	vseleq.f64	d0, d0, d6
 80122b0:	e7bb      	b.n	801222a <scalbn+0x2a>
 80122b2:	ed9f 0b0d 	vldr	d0, [pc, #52]	; 80122e8 <scalbn+0xe8>
 80122b6:	ed9f 6b12 	vldr	d6, [pc, #72]	; 8012300 <scalbn+0x100>
 80122ba:	eeb0 7b40 	vmov.f64	d7, d0
 80122be:	2b00      	cmp	r3, #0
 80122c0:	e7f4      	b.n	80122ac <scalbn+0xac>
 80122c2:	f021 41ff 	bic.w	r1, r1, #2139095040	; 0x7f800000
 80122c6:	ec53 2b10 	vmov	r2, r3, d0
 80122ca:	3436      	adds	r4, #54	; 0x36
 80122cc:	f421 01e0 	bic.w	r1, r1, #7340032	; 0x700000
 80122d0:	ea41 5304 	orr.w	r3, r1, r4, lsl #20
 80122d4:	ed9f 7b0c 	vldr	d7, [pc, #48]	; 8012308 <scalbn+0x108>
 80122d8:	ec43 2b10 	vmov	d0, r2, r3
 80122dc:	e7a5      	b.n	801222a <scalbn+0x2a>
 80122de:	bf00      	nop
 80122e0:	00000000 	.word	0x00000000
 80122e4:	43500000 	.word	0x43500000
 80122e8:	c2f8f359 	.word	0xc2f8f359
 80122ec:	01a56e1f 	.word	0x01a56e1f
 80122f0:	8800759c 	.word	0x8800759c
 80122f4:	7e37e43c 	.word	0x7e37e43c
 80122f8:	8800759c 	.word	0x8800759c
 80122fc:	fe37e43c 	.word	0xfe37e43c
 8012300:	c2f8f359 	.word	0xc2f8f359
 8012304:	81a56e1f 	.word	0x81a56e1f
 8012308:	00000000 	.word	0x00000000
 801230c:	3c900000 	.word	0x3c900000
 8012310:	ffff3cb0 	.word	0xffff3cb0

08012314 <_init>:
 8012314:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8012316:	bf00      	nop
 8012318:	bcf8      	pop	{r3, r4, r5, r6, r7}
 801231a:	bc08      	pop	{r3}
 801231c:	469e      	mov	lr, r3
 801231e:	4770      	bx	lr

08012320 <_fini>:
 8012320:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8012322:	bf00      	nop
 8012324:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8012326:	bc08      	pop	{r3}
 8012328:	469e      	mov	lr, r3
 801232a:	4770      	bx	lr
