Information: Propagating switching activity (low effort zero delay simulation). (PWR-6)
Warning: Design has unannotated primary inputs. (PWR-414)
Warning: Design has unannotated sequential cell outputs. (PWR-415)
 
****************************************
Report : power
        -hier
        -analysis_effort low
Design : SYS_TOP
Version: K-2015.06
Date   : Wed Oct  1 02:00:16 2025
****************************************


Library(s) Used:

    scmetro_tsmc_cl013g_rvt_ss_1p08v_125c (File: /home/IC/tsmc_fb_cl013g_sc/aci/sc-m/synopsys/scmetro_tsmc_cl013g_rvt_ss_1p08v_125c.db)


Operating Conditions: scmetro_tsmc_cl013g_rvt_ss_1p08v_125c   Library: scmetro_tsmc_cl013g_rvt_ss_1p08v_125c
Wire Load Model Mode: top


Global Operating Voltage = 1.08 
Power-specific unit information :
    Voltage Units = 1V
    Capacitance Units = 1.000000pf
    Time Units = 1ns
    Dynamic Power Units = 1mW    (derived from V,C,T units)
    Leakage Power Units = 1pW


--------------------------------------------------------------------------------
                                       Switch   Int      Leak     Total
Hierarchy                              Power    Power    Power    Power    %
--------------------------------------------------------------------------------
SYS_TOP                                1.17e-02 4.33e-02 1.58e+07 7.09e-02 100.0
  U0_CLK_GATE (CLK_GATE)               1.84e-04 1.83e-03 3.72e+04 2.05e-03   2.9
  U0_ALU (ALU_16B_test_1)              2.63e-05 1.74e-03 4.32e+06 6.08e-03   8.6
    mult_25 (ALU_16B_DW02_mult_0)      1.57e-07 3.72e-08 1.66e+06 1.66e-03   2.3
    add_23 (ALU_16B_DW01_add_0)        2.36e-08 2.47e-07 2.05e+05 2.05e-04   0.3
    sub_24 (ALU_16B_DW01_sub_0)        3.18e-08 2.67e-07 2.48e+05 2.48e-04   0.3
    div_26 (ALU_16B_DW_div_uns_0)      7.44e-08 4.71e-07 1.24e+06 1.24e-03   1.8
  U0_RegFile (Register_file_test_1)    3.25e-03 1.42e-02 3.65e+06 2.11e-02  29.8
  U0_SYS_CTRL (SYS_CTRL_test_1)        7.24e-04 4.34e-03 1.02e+06 6.09e-03   8.6
  U0_UART (UART_test_1)                1.30e-03 5.52e-03 2.09e+06 8.91e-03  12.6
    uart_rx (UART_RX_test_1)           8.71e-04 3.74e-03 1.52e+06 6.13e-03   8.6
      FSM_dut (FSM_test_1)             6.29e-05 5.64e-04 2.82e+05 9.08e-04   1.3
      stop_dut (stop_check_test_1)     1.42e-07 9.08e-05 2.15e+04 1.13e-04   0.2
      strt_dut (start_check_test_1)    1.68e-07 9.00e-05 2.25e+04 1.13e-04   0.2
      parity_chk_dut (parity_check_test_1)
                                       3.45e-06 1.22e-04 1.21e+05 2.47e-04   0.3
      deserializer_dut (deserializer_test_1)
                                       1.22e-04 1.05e-03 2.85e+05 1.46e-03   2.1
      edge_dut (edge_bit_counter_test_1)
                                       1.10e-04 1.11e-03 3.66e+05 1.58e-03   2.2
      dat_samp_dut (data_sampling_test_1)
                                       8.42e-05 6.85e-04 4.13e+05 1.18e-03   1.7
    Uart_tx (UART_tx_test_1)           4.03e-04 1.74e-03 5.66e+05 2.71e-03   3.8
      serializer_dut (serializer_test_1)
                                       1.46e-04 1.28e-03 3.40e+05 1.76e-03   2.5
      mux_dut (MUX)                    1.25e-06 2.89e-07 2.31e+04 2.46e-05   0.0
      parity_dut (Parity_Calc_test_1)  1.26e-06 1.41e-04 1.09e+05 2.51e-04   0.4
      fsm_dut (FSM_tx_test_1)          1.26e-05 3.01e-04 8.89e+04 4.02e-04   0.6
  U1_ClkDiv (clkdiv_test_1)            3.87e-05 1.04e-03 7.00e+05 1.78e-03   2.5
    add_59 (clkdiv_1_DW01_inc_1)       3.35e-07 2.82e-07 7.93e+04 7.99e-05   0.1
    add_41 (clkdiv_1_DW01_inc_0)       1.02e-06 1.06e-05 9.77e+04 1.09e-04   0.2
  U0_CLKDIV_MUX (CLKDIV_MUX)           3.96e-06 3.63e-06 4.54e+04 5.30e-05   0.1
  U0_ClkDiv (clkdiv_test_0)            8.84e-05 1.16e-03 6.89e+05 1.94e-03   2.7
    add_59 (clkdiv_0_DW01_inc_1)       8.63e-06 2.24e-05 8.72e+04 1.18e-04   0.2
    add_41 (clkdiv_0_DW01_inc_0)       2.56e-06 1.62e-05 9.75e+04 1.16e-04   0.2
  U0_PULSE_GEN (PULSE_GEN_test_1)      4.16e-08 1.94e-04 3.21e+04 2.26e-04   0.3
  U0_UART_FIFO (ASYNC_FIFO_DATA_WIDTH8_addr3_test_1)
                                       2.43e-03 1.12e-02 2.82e+06 1.64e-02  23.1
    DF2 (DF_SYNC_NUM_STAGES2_ptr_adr4_test_1)
                                          0.000 1.07e-03 1.61e+05 1.23e-03   1.7
    DF1 (DF_SYNC_NUM_STAGES2_ptr_adr4_test_0)
                                       3.77e-07 1.10e-03 1.61e+05 1.26e-03   1.8
    fifo_wr (FIFO_WR_addr3_test_1)     5.14e-05 1.67e-03 4.18e+05 2.14e-03   3.0
    fifo_rd (FIFO_RD_addr3_test_1)     8.51e-05 1.22e-03 3.54e+05 1.66e-03   2.3
    FIFO (FIFO_MEM_CNTRL_DATA_WIDTH8_addr3_FIFO_DEPTH8_test_1)
                                       1.49e-03 6.02e-03 1.71e+06 9.22e-03  13.0
  U0_ref_sync (DATA_SYNC_NUM_STAGES2_BUS_WIDTH8_test_1)
                                       3.25e-06 1.09e-03 2.09e+05 1.30e-03   1.8
  U1_RST_SYNC (RST_SYNC_NUM_STAGES2_test_1)
                                       1.38e-06 2.29e-04 2.75e+04 2.58e-04   0.4
  U0_RST_SYNC (RST_SYNC_NUM_STAGES2_test_0)
                                       3.32e-06 2.19e-04 2.85e+04 2.51e-04   0.4
  U7_mux2X1 (mux2X1_6)                 5.94e-05 4.63e-05 1.15e+04 1.17e-04   0.2
  U5_mux2X1 (mux2X1_7)                 1.03e-05 4.33e-05 1.65e+04 7.00e-05   0.1
  U4_mux2X1 (mux2X1_0)                 9.90e-06 4.29e-05 1.30e+04 6.59e-05   0.1
  U6_mux2X1 (mux2X1_2)                 1.15e-04 3.87e-05 1.15e+04 1.65e-04   0.2
  U3_mux2X1 (mux2X1_3)                 1.91e-04 3.96e-05 1.15e+04 2.42e-04   0.3
  U2_mux2X1 (mux2X1_4)                 1.42e-04 3.90e-05 1.15e+04 1.92e-04   0.3
  U1_mux2X1 (mux2X1_5)                 7.53e-05 3.78e-05 1.15e+04 1.25e-04   0.2
  U0_mux2X1 (mux2X1_1)                 1.25e-03 8.62e-05 1.88e+04 1.36e-03   1.9
1
