# Process-Design-Verilog
A single cycle processor and a pipelined processor in VERILOG.

4-Stage design of processor involves instruction getch, instruction decode, ALU, write-ack stage with pipeline registers