{"Source Block": ["verilog-ethernet/rtl/axis_demux_4.v@78:88@HdlIdDef", "     */\n    input  wire                   enable,\n    input  wire [1:0]             select\n);\n\nreg [1:0] select_reg = 0, select_next;\nreg frame_reg = 0, frame_next;\n\nreg input_axis_tready_reg = 0, input_axis_tready_next;\n\n// internal datapath\n"], "Clone Blocks": [["verilog-ethernet/rtl/axis_demux_64_4.v@84:94", "     */\n    input  wire                   enable,\n    input  wire [1:0]             select\n);\n\nreg [1:0] select_reg = 0, select_next;\nreg frame_reg = 0, frame_next;\n\nreg input_axis_tready_reg = 0, input_axis_tready_next;\n\n// internal datapath\n"], ["verilog-ethernet/rtl/axis_demux_4.v@78:88", "     */\n    input  wire                   enable,\n    input  wire [1:0]             select\n);\n\nreg [1:0] select_reg = 0, select_next;\nreg frame_reg = 0, frame_next;\n\nreg input_axis_tready_reg = 0, input_axis_tready_next;\n\n// internal datapath\n"], ["verilog-ethernet/rtl/axis_demux_64_4.v@85:95", "    input  wire                   enable,\n    input  wire [1:0]             select\n);\n\nreg [1:0] select_reg = 0, select_next;\nreg frame_reg = 0, frame_next;\n\nreg input_axis_tready_reg = 0, input_axis_tready_next;\n\n// internal datapath\nreg [DATA_WIDTH-1:0] output_axis_tdata_int;\n"], ["verilog-ethernet/rtl/axis_demux_4.v@79:89", "    input  wire                   enable,\n    input  wire [1:0]             select\n);\n\nreg [1:0] select_reg = 0, select_next;\nreg frame_reg = 0, frame_next;\n\nreg input_axis_tready_reg = 0, input_axis_tready_next;\n\n// internal datapath\nreg [DATA_WIDTH-1:0] output_axis_tdata_int;\n"], ["verilog-ethernet/rtl/axis_demux_64_4.v@84:94", "     */\n    input  wire                   enable,\n    input  wire [1:0]             select\n);\n\nreg [1:0] select_reg = 0, select_next;\nreg frame_reg = 0, frame_next;\n\nreg input_axis_tready_reg = 0, input_axis_tready_next;\n\n// internal datapath\n"], ["verilog-ethernet/rtl/axis_demux_64_4.v@85:95", "    input  wire                   enable,\n    input  wire [1:0]             select\n);\n\nreg [1:0] select_reg = 0, select_next;\nreg frame_reg = 0, frame_next;\n\nreg input_axis_tready_reg = 0, input_axis_tready_next;\n\n// internal datapath\nreg [DATA_WIDTH-1:0] output_axis_tdata_int;\n"], ["verilog-ethernet/rtl/axis_demux_4.v@79:89", "    input  wire                   enable,\n    input  wire [1:0]             select\n);\n\nreg [1:0] select_reg = 0, select_next;\nreg frame_reg = 0, frame_next;\n\nreg input_axis_tready_reg = 0, input_axis_tready_next;\n\n// internal datapath\nreg [DATA_WIDTH-1:0] output_axis_tdata_int;\n"]], "Diff Content": {"Delete": [[83, "reg [1:0] select_reg = 0, select_next;\n"]], "Add": []}}