[
 {
  "InstFile" : "D:/github/HRA_product/TangCartMSX/RTL/TangcartMSX/src/tangcart_msx.v",
  "InstLine" : 27,
  "InstName" : "tangcart_msx",
  "ModuleFile" : "D:/github/HRA_product/TangCartMSX/RTL/TangcartMSX/src/tangcart_msx.v",
  "ModuleLine" : 27,
  "ModuleName" : "tangcart_msx",
  "SubInsts" : [
   {
    "InstFile" : "D:/github/HRA_product/TangCartMSX/RTL/TangcartMSX/src/tangcart_msx.v",
    "InstLine" : 211,
    "InstName" : "u_pll",
    "ModuleFile" : "D:/github/HRA_product/TangCartMSX/RTL/TangcartMSX/src/gowin_pll/gowin_pll.v",
    "ModuleLine" : 10,
    "ModuleName" : "Gowin_PLL"
   },
   {
    "InstFile" : "D:/github/HRA_product/TangCartMSX/RTL/TangcartMSX/src/tangcart_msx.v",
    "InstLine" : 221,
    "InstName" : "u_msxbus",
    "ModuleFile" : "D:/github/HRA_product/TangCartMSX/RTL/TangcartMSX/src/msxbus/ip_msxbus.v",
    "ModuleLine" : 28,
    "ModuleName" : "ip_msxbus"
   },
   {
    "InstFile" : "D:/github/HRA_product/TangCartMSX/RTL/TangcartMSX/src/tangcart_msx.v",
    "InstLine" : 280,
    "InstName" : "u_mapperram",
    "ModuleFile" : "D:/github/HRA_product/TangCartMSX/RTL/TangcartMSX/src/mapperram/ip_mapperram.v",
    "ModuleLine" : 27,
    "ModuleName" : "ip_mapperram"
   },
   {
    "InstFile" : "D:/github/HRA_product/TangCartMSX/RTL/TangcartMSX/src/tangcart_msx.v",
    "InstLine" : 340,
    "InstName" : "u_psram",
    "ModuleFile" : "D:/github/HRA_product/TangCartMSX/RTL/TangcartMSX/src/psram/ip_psram.v",
    "ModuleLine" : 27,
    "ModuleName" : "ip_psram",
    "SubInsts" : [
     {
      "InstFile" : "D:/github/HRA_product/TangCartMSX/RTL/TangcartMSX/src/psram/ip_psram.v",
      "InstLine" : 79,
      "InstName" : "u_gowin_psram_if_2ch",
      "ModuleFile" : "D:/github/HRA_product/TangCartMSX/RTL/TangcartMSX/src/psram_memory_interface_2ch/psram_memory_interface_2ch.v",
      "ModuleLine" : 6400,
      "ModuleName" : "PSRAM_Memory_Interface_2CH_Top",
      "SubInsts" : [
       {
        "InstFile" : "D:/github/HRA_product/TangCartMSX/RTL/TangcartMSX/src/psram_memory_interface_2ch/psram_memory_interface_2ch.v",
        "InstLine" : 6511,
        "InstName" : "u_psram_sync",
        "ModuleFile" : "D:/github/HRA_product/TangCartMSX/RTL/TangcartMSX/src/psram_memory_interface_2ch/psram_memory_interface_2ch.v",
        "ModuleLine" : 1,
        "ModuleName" : "~psram_sync.PSRAM_Memory_Interface_2CH_Top"
       },
       {
        "InstFile" : "D:/github/HRA_product/TangCartMSX/RTL/TangcartMSX/src/psram_memory_interface_2ch/psram_memory_interface_2ch.v",
        "InstLine" : 6523,
        "InstName" : "u_psram_top0",
        "ModuleFile" : "D:/github/HRA_product/TangCartMSX/RTL/TangcartMSX/src/psram_memory_interface_2ch/psram_memory_interface_2ch.v",
        "ModuleLine" : 1,
        "ModuleName" : "~psram_memory_interface.PSRAM_Memory_Interface_2CH_Top"
       },
       {
        "InstFile" : "D:/github/HRA_product/TangCartMSX/RTL/TangcartMSX/src/psram_memory_interface_2ch/psram_memory_interface_2ch.v",
        "InstLine" : 6546,
        "InstName" : "u_psram_top1",
        "ModuleFile" : "D:/github/HRA_product/TangCartMSX/RTL/TangcartMSX/src/psram_memory_interface_2ch/psram_memory_interface_2ch.v",
        "ModuleLine" : 1,
        "ModuleName" : "~psram_memory_interface.PSRAM_Memory_Interface_2CH_Top_0"
       }
      ]
     }
    ]
   },
   {
    "InstFile" : "D:/github/HRA_product/TangCartMSX/RTL/TangcartMSX/src/tangcart_msx.v",
    "InstLine" : 476,
    "InstName" : "u_pwm",
    "ModuleFile" : "D:/github/HRA_product/TangCartMSX/RTL/TangcartMSX/src/pwm/ip_pwm.v",
    "ModuleLine" : 27,
    "ModuleName" : "ip_pwm"
   },
   {
    "InstFile" : "D:/github/HRA_product/TangCartMSX/RTL/TangcartMSX/src/tangcart_msx.v",
    "InstLine" : 489,
    "InstName" : "u_gpio",
    "ModuleFile" : "D:/github/HRA_product/TangCartMSX/RTL/TangcartMSX/src/gpio/ip_gpio.v",
    "ModuleLine" : 27,
    "ModuleName" : "ip_gpio"
   }
  ]
 }
]