INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Vivado/vezbanje/FVH/verif/Configuration/configurations_pkg.sv" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Vivado/vezbanje/FVH/verif/Agent/agent_pkg.sv" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Vivado/vezbanje/FVH/dut/design.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Vivado/vezbanje/FVH/verif/Sequences/seq_pkg.sv" into library xil_defaultlib
ERROR: [VRFC 10-4982] syntax error near '=' [D:/Vivado/vezbanje/FVH/verif/Sequences/simple_seq.sv:15]
ERROR: [VRFC 10-8449] previous syntax error is within expansion of macro 'uvm_do_with' defined here [D:\Vivado\Vivado\2021.1\data/xsim/system_verilog/uvm_include/uvm_macros.svh:3971]
ERROR: [VRFC 10-2865] package 'alu_seq_pkg' ignored due to previous errors [D:/Vivado/vezbanje/FVH/verif/Sequences/seq_pkg.sv:4]
