<?xml version="1.0" encoding="UTF-8"?>
<!DOCTYPE twReport [
<!ELEMENT twReport (twHead?, (twWarn | twDebug | twInfo)*, twBody, twSum?,
					twDebug*, twFoot?, twClientInfo?)>
<!ATTLIST twReport version CDATA "10,4">
<!ELEMENT twHead (twExecVer?, twCopyright, twCmdLine?, twDesign?, twPCF?, twDevInfo, twRptInfo, twEnvVar*)>
<!ELEMENT twExecVer (#PCDATA)>
<!ELEMENT twCopyright (#PCDATA)>
<!ELEMENT twCmdLine (#PCDATA)>
<!ELEMENT twDesign (#PCDATA)>
<!ELEMENT twPCF (#PCDATA)>
<!ELEMENT twDevInfo (twDevName, twSpeedGrade, twSpeedVer?)>
<!ELEMENT twDevName (#PCDATA)>
<!ATTLIST twDevInfo arch CDATA #IMPLIED pkg CDATA #IMPLIED>
<!ELEMENT twSpeedGrade (#PCDATA)>
<!ELEMENT twSpeedVer (#PCDATA)>
<!ELEMENT twRptInfo (twItemLimit?, (twUnconst, twUnconstLimit?)?)>
<!ATTLIST twRptInfo twRptLvl (twErr | twVerbose | twTerseErr | twSum | twTimeGrp) #REQUIRED>
<!ATTLIST twRptInfo twAdvRpt  (TRUE | FALSE) "FALSE">
<!ATTLIST twRptInfo twTimeUnits (twPsec | twNsec | twUsec | twMsec | twSec) "twNsec">
<!ATTLIST twRptInfo twFreqUnits (twGHz | twMHz | twHz) "twMHz">
<!ATTLIST twRptInfo twReportMinPaths CDATA #IMPLIED>
<!ELEMENT twItemLimit (#PCDATA)>
<!ELEMENT twUnconst EMPTY>
<!ELEMENT twUnconstLimit (#PCDATA)>
<!ELEMENT twEnvVar EMPTY>
<!ATTLIST twEnvVar name CDATA #REQUIRED>
<!ATTLIST twEnvVar description CDATA #REQUIRED>
<!ELEMENT twWarn (#PCDATA)>
<!ELEMENT twInfo (#PCDATA)>
<!ELEMENT twDebug (#PCDATA)>
<!ELEMENT twBody (twDerating?, (twSumRpt | twVerboseRpt | twErrRpt | twTerseErrRpt | twTimeGrpRpt), twNonDedClks?)>
<!ATTLIST twBody twFastPaths CDATA #IMPLIED>
<!ELEMENT twDerating (twProc?, twTemp?, twVolt?)>
<!ELEMENT twProc (#PCDATA)>
<!ELEMENT twTemp (#PCDATA)>
<!ELEMENT twVolt (#PCDATA)>
<!ELEMENT twSumRpt (twConstRollupTable*, twConstList?, twConstSummaryTable?, twUnmetConstCnt?, (twWarn | twInfo | twDebug)*, twDataSheet?)>
<!ELEMENT twErrRpt (twCycles?, (twConst | twTIG |  twConstRollupTable)*, twUnmetConstCnt?, (twWarn | twInfo | twDebug)*, twDataSheet?, twTimeGrp*)>
<!ELEMENT twTerseErrRpt (twConstList, twUnmetConstCnt?, twDataSheet?)>
<!ELEMENT twVerboseRpt (twCycles?, (twConst | twTIG | twConstRollupTable)*, twUnmetConstCnt?, (twWarn | twInfo | twDebug)*, twDataSheet?, twTimeGrp*)> 
<!ELEMENT twCycles (twSigConn+)>
<!ATTLIST twCycles twNum CDATA #REQUIRED>
<!ELEMENT twSigConn (twSig, twDriver, twLoad)>
<!ELEMENT twSig (#PCDATA)>
<!ELEMENT twDriver (#PCDATA)>
<!ELEMENT twLoad (#PCDATA)> 
<!ELEMENT twConst (twConstHead, ((twPathRpt?,twRacePathRpt?, twPathRptBanner?)* |  (twPathRpt*, twRacePathRpt?) |  twNetRpt* | twClkSkewLimit*))>
<!ATTLIST twConst twConstType (NET | 
							   NETDELAY | 
							   NETSKEW | 
							   PATH |
							   DEFPERIOD |
							   UNCONSTPATH |
							   DEFPATH | 
							   PATH2SETUP |
							   UNCONSTPATH2SETUP | 
							   PATHCLASS | 
							   PATHDELAY | 
							   PERIOD |
							   FREQUENCY |
							   PATHBLOCK |
							   OFFSET |
							   OFFSETIN |
							   OFFSETINCLOCK | 
							   UNCONSTOFFSETINCLOCK |
							   OFFSETINDELAY |
							   OFFSETINMOD |
							   OFFSETOUT |
							   OFFSETOUTCLOCK |
							   UNCONSTOFFSETOUTCLOCK | 
							   OFFSETOUTDELAY |
							   OFFSETOUTMOD| CLOCK_SKEW_LIMITS) #IMPLIED> 
<!ELEMENT twConstHead (twConstName, twItemCnt, twErrCntSetup, twErrCntEndPt?, twErrCntHold,
					   twEndPtCnt?,
					   twPathErrCnt?, (twMinPer| twMaxDel| twMaxFreq| twMaxNetDel| twMaxNetSkew| twMinOff| twMaxOff)*)>
<!ELEMENT twConstName (#PCDATA)>
<!ATTLIST twConstName UCFConstName CDATA #IMPLIED>
<!ATTLIST twConstHead uID CDATA #IMPLIED>
<!ELEMENT twItemCnt (#PCDATA)>
<!ELEMENT twErrCnt (#PCDATA)>
<!ELEMENT twErrCntEndPt (#PCDATA)>
<!ELEMENT twErrCntSetup (#PCDATA)>
<!ELEMENT twErrCntHold (#PCDATA)>
<!ATTLIST twErrCntHold twRaceChecked (TRUE | FALSE) "FALSE">
<!ELEMENT twEndPtCnt (#PCDATA)>
<!ELEMENT twPathErrCnt (#PCDATA)>
<!ELEMENT twMinPer (#PCDATA) >
<!ELEMENT twFootnote EMPTY>
<!ATTLIST twFootnote number CDATA #REQUIRED>
<!ELEMENT twMaxDel (#PCDATA)>
<!ELEMENT twMaxFreq (#PCDATA)>
<!ELEMENT twMinOff (#PCDATA)>
<!ELEMENT twMaxOff (#PCDATA)>
<!ELEMENT twTIG (twTIGHead, (twPathRpt*,twRacePathRpt?))>
<!ELEMENT twTIGHead (twTIGName, twInstantiated, twBlocked)>
<!ELEMENT twTIGName (#PCDATA)>
<!ELEMENT twInstantiated (#PCDATA)>
<!ELEMENT twBlocked (#PCDATA)>
<!ELEMENT twRacePathRpt (twRacePath+)>
<!ELEMENT twPathRpt (twUnconstPath | twConstPath | twUnconstOffIn | twConstOffIn | twUnconstOffOut | twConstOffOut | twModOffOut)>
<!ELEMENT twUnconstPath (twTotDel, twSrc, twDest,  (twDel, twSUTime)?, twTotPathDel?, twClkSkew?, tw2Phase?, twClkUncert?, twDetPath?)>
<!ATTLIST twUnconstPath twDataPathType CDATA #IMPLIED
						twSimpleMinPath CDATA #IMPLIED>
<!ELEMENT twTotDel (#PCDATA)>
<!ELEMENT twSrc (#PCDATA)>
<!ATTLIST twSrc BELType CDATA #IMPLIED>
<!ELEMENT twDest (#PCDATA)>
<!ATTLIST twDest BELType CDATA #IMPLIED>
<!ELEMENT twDel (#PCDATA)>
<!ELEMENT twSUTime (#PCDATA)>
<!ELEMENT twTotPathDel (#PCDATA)>
<!ELEMENT twClkSkew (#PCDATA)>
<!ATTLIST twClkSkew dest CDATA #IMPLIED src CDATA #IMPLIED>
<!ELEMENT twConstPath (twSlack, twSrc, twDest, twTotPathDel?, twClkSkew?, twDelConst, tw2Phase?, twClkUncert?, twDetPath?)>
<!ATTLIST twConstPath twDataPathType CDATA "twDataPathMaxDelay">
<!ATTLIST twConstPath constType (period | fromto | unknown) "unknown">
<!ELEMENT twSlack (#PCDATA)>
<!ELEMENT twDelConst (#PCDATA)>
<!ELEMENT tw2Phase EMPTY>
<!ELEMENT twClkUncert (#PCDATA)>
<!ATTLIST twClkUncert fSysJit CDATA #IMPLIED  fInputJit CDATA #IMPLIED
					  fDCMJit CDATA #IMPLIED
					  fPhaseErr CDATA #IMPLIED
					  sEqu CDATA #IMPLIED>
<!ELEMENT twRacePath (twSlack, twSrc, twDest, twClkSkew, twDelConst?, twClkUncert?, twDetPath)>
<!ELEMENT twPathRptBanner (#PCDATA)>
<!ATTLIST twPathRptBanner sType CDATA #IMPLIED iPaths CDATA #IMPLIED iCriticalPaths CDATA #IMPLIED>
<!ELEMENT twUnconstOffIn (twOff, twSrc, twDest, twGuaranteed?, twClkUncert?, (twDataPath, twClkPath)?)>
<!ATTLIST twUnconstOffIn twDataPathType CDATA #IMPLIED>
<!ELEMENT twOff (#PCDATA)>
<!ELEMENT twGuaranteed EMPTY>
<!ELEMENT twConstOffIn (twSlack, twSrc, twDest, ((twClkDel, twClkSrc, twClkDest) | twGuarInSetup), twOff, twOffSrc, twOffDest, twClkUncert?, (twDataPath, twClkPath)?)>
<!ATTLIST twConstOffIn twDataPathType CDATA "twDataPathMaxDelay">
<!ATTLIST twConstOffIn twDurationNotSpecified CDATA #IMPLIED>
<!ELEMENT twClkDel (#PCDATA)>
<!ELEMENT twClkSrc (#PCDATA)>
<!ELEMENT twClkDest (#PCDATA)>
<!ELEMENT twGuarInSetup (#PCDATA)>
<!ELEMENT twOffSrc (#PCDATA)>
<!ELEMENT twOffDest (#PCDATA)>
<!ELEMENT twUnconstOffOut (twOff, twSrc, twDest, twClkUncert?, (twClkPath, twDataPath)?)>
<!ATTLIST twUnconstOffOut twDataPathType CDATA #IMPLIED>
<!ELEMENT twConstOffOut (twSlack, twSrc, twDest, twClkDel, twClkSrc, twClkDest, twDataDel, twDataSrc, twDataDest, twOff, twOffSrc, twOffDest, twClkUncert?, (twClkPath, twDataPath)?)>
<!ATTLIST twConstOffOut twDataPathType CDATA "twDataPathMaxDelay">
<!ELEMENT twDataDel (#PCDATA)>
<!ELEMENT twDataSrc (#PCDATA)>
<!ELEMENT twDataDest (#PCDATA)>
<!ELEMENT twModOffOut (twSlack, twDest, twDataDel, twDataSrc, twDataDest, twClkUncert?, twDataPath?)>
<!ELEMENT twDetPath (twSrc, twDest, twLogLvls, twSrcSite, twSrcClk?, twPathDel*, (twLogDel, twRouteDel, twTotDel)?, twDestClk?, (twPctLog, twPctRoute)?)>
<!ATTLIST twDetPath maxSiteLen CDATA #IMPLIED>
<!ELEMENT twDataPath (twSrc, twDest, twLogLvls, twSrcSite, twSrcClk?, twPathDel*, (twLogDel, twRouteDel, twTotDel)?, twDestClk?, (twPctLog, twPctRoute)?)>
<!ATTLIST twDataPath maxSiteLen CDATA #IMPLIED>
<!ELEMENT twClkPath (twSrc, twDest, twLogLvls, twSrcSite, twSrcClk?, twPathDel*, (twLogDel, twRouteDel, twTotDel)?, twDestClk?, (twPctLog, twPctRoute)?)>
<!ATTLIST twClkPath maxSiteLen CDATA #IMPLIED>
<!ELEMENT twLogLvls (#PCDATA)>
<!ELEMENT twSrcSite (#PCDATA)>
<!ELEMENT twSrcClk (#PCDATA)>
<!ATTLIST twSrcClk twEdge (twRising | twFalling) "twRising">
<!ATTLIST twSrcClk twArriveTime CDATA #IMPLIED>
<!ATTLIST twSrcClk twClkRes CDATA #IMPLIED>
<!ELEMENT twPathDel (twSite, twDelType, twFanCnt?, twDelInfo?, twComp, twNet?, twBEL*)>
<!ATTLIST twPathDel twHoldTime (TRUE | FALSE) "FALSE">
<!ELEMENT twDelInfo (#PCDATA)>
<!ATTLIST twDelInfo twEdge (twRising | twFalling | twIndet) #REQUIRED>
<!ATTLIST twDelInfo twAcc (twRouted | twEst | twApprox) "twRouted">
<!ELEMENT twSite (#PCDATA)>
<!ELEMENT twDelType (#PCDATA)>
<!ELEMENT twFanCnt (#PCDATA)>
<!ELEMENT twComp (#PCDATA)>
<!ELEMENT twNet (#PCDATA)>
<!ELEMENT twBEL (#PCDATA)>
<!ELEMENT twLogDel (#PCDATA)>
<!ELEMENT twRouteDel (#PCDATA)>
<!ELEMENT twDestClk (#PCDATA)>
<!ATTLIST twDestClk twEdge (twRising | twFalling) "twRising">
<!ATTLIST twDestClk twArriveTime CDATA #IMPLIED>
<!ATTLIST twDestClk twClkRes CDATA #IMPLIED>
<!ELEMENT twPctLog (#PCDATA)>
<!ELEMENT twPctRoute (#PCDATA)>
<!ELEMENT twNetRpt (twDelNet | twSlackNet | twSkewNet)>
<!ELEMENT twDelNet (twDel, twNet, twDetNet?)>
<!ELEMENT twSlackNet (twSlack, twNet, twDel, twNotMet?, twTimeConst, twAbsSlack, twDetNet?)>
<!ELEMENT twTimeConst (#PCDATA)>
<!ELEMENT twAbsSlack (#PCDATA)>
<!ELEMENT twSkewNet (twSlack, twNet, twSkew, twNotMet?, twTimeConst, twAbsSlack, twDetSkewNet?)>
<!ELEMENT twSkew (#PCDATA)>
<!ELEMENT twDetNet (twNetDel*)>
<!ELEMENT twNetDel (twSrc, twDest, twNetDelInfo)>
<!ELEMENT twNetDelInfo (#PCDATA)>
<!ATTLIST twNetDelInfo twAcc (twRouted | twEst | twApprox) "twRouted">
<!ELEMENT twDetSkewNet (twNetSkew*)>
<!ELEMENT twNetSkew (twSrc, twDest, twNetDelInfo, twSkew)>
<!ELEMENT twClkSkewLimit  EMPTY>
<!ATTLIST twClkSkewLimit slack CDATA #IMPLIED skew CDATA #IMPLIED arrv1name CDATA #IMPLIED                      arrv1 CDATA #IMPLIED
		         arrv2name CDATA #IMPLIED arrv2 CDATA #IMPLIED uncert CDATA #IMPLIED>
<!ELEMENT twConstRollupTable (twConstRollup*)>
<!ATTLIST twConstRollupTable uID CDATA #IMPLIED>
<!ELEMENT twConstRollup  EMPTY>
<!ATTLIST twConstRollup name CDATA #IMPLIED fullName CDATA #IMPLIED type CDATA #IMPLIED                      requirement CDATA #IMPLIED prefType CDATA #IMPLIED actual CDATA #IMPLIED>
<!ATTLIST twConstRollup  actualRollup CDATA #IMPLIED                      errors CDATA #IMPLIED errorRollup CDATA #IMPLIED items CDATA #IMPLIED                      itemsRollup CDATA #IMPLIED>
<!ELEMENT twConstList (twConstListItem)*>
<!ELEMENT twConstListItem (twConstName, twNotMet?, twReqVal?, twActVal?, twLogLvls?)> 
<!ATTLIST twConstListItem twUnits (twTime | twFreq) "twTime">
<!ELEMENT twNotMet EMPTY>
<!ELEMENT twReqVal (#PCDATA)>
<!ELEMENT twActVal (#PCDATA)>
<!ELEMENT twConstSummaryTable (twConstStats|twConstSummary)*>
<!ATTLIST twConstSummaryTable twEmptyConstraints CDATA #IMPLIED>
<!ELEMENT twConstStats (twConstName)>
<!ATTLIST twConstStats twUnits (twTime | twFreq) "twTime">
<!ATTLIST twConstStats twRequired CDATA #IMPLIED>
<!ATTLIST twConstStats twActual CDATA #IMPLIED>
<!ATTLIST twConstStats twSlack CDATA #IMPLIED>
<!ATTLIST twConstStats twLogLvls CDATA #IMPLIED>
<!ATTLIST twConstStats twErrors CDATA #IMPLIED>
<!ATTLIST twConstStats twPCFIndex CDATA #IMPLIED>
<!ATTLIST twConstStats twAbsSlackIndex CDATA #IMPLIED>
<!ATTLIST twConstStats twTCType CDATA #IMPLIED>
<!ELEMENT twConstSummary (twConstName, twConstData?, twConstData*)>
<!ATTLIST twConstSummary PCFIndex CDATA #IMPLIED  slackIndex CDATA #IMPLIED>
<!ELEMENT twConstData EMPTY>
<!ATTLIST twConstData type CDATA #IMPLIED  units (MHz | ns) "ns" slack CDATA #IMPLIED
					  best CDATA #IMPLIED requested CDATA #IMPLIED
					  errors CDATA #IMPLIED
					  score CDATA #IMPLIED>
<!ELEMENT twTimeGrpRpt (twTimeGrp)*>
<!ELEMENT twTimeGrp (twTimeGrpName, twCompList?, twBELList?, twMacList?, twBlockList?, twSigList?, twPinList?)>
<!ELEMENT twTimeGrpName (#PCDATA)>
<!ELEMENT twCompList (twCompName+)>
<!ELEMENT twCompName (#PCDATA)>
<!ELEMENT twSigList (twSigName+)>
<!ELEMENT twSigName (#PCDATA)>
<!ELEMENT twBELList (twBELName+)>
<!ELEMENT twBELName (#PCDATA)>
<!ELEMENT twBlockList (twBlockName+)>
<!ELEMENT twBlockName (#PCDATA)>
<!ELEMENT twMacList (twMacName+)>
<!ELEMENT twMacName (#PCDATA)>
<!ELEMENT twPinList (twPinName+)>
<!ELEMENT twPinName (#PCDATA)>
<!ELEMENT twUnmetConstCnt (#PCDATA)>
<!ELEMENT twDataSheet (twSUH2ClkList*, (twClk2PadList|twClk2OutList)*, twClk2SUList*, twPad2PadList?, twOffsetTables?)>
<!ATTLIST twDataSheet twNameLen CDATA #REQUIRED>
<!ELEMENT twSUH2ClkList (twDest, twSUH2Clk+)>
<!ATTLIST twSUH2ClkList twDestWidth CDATA #IMPLIED>
<!ATTLIST twSUH2ClkList twPhaseWidth CDATA #IMPLIED>
<!ELEMENT twSUH2Clk (twSrc, twSUHTime, twSUHTime?)> 
<!ELEMENT twSUHTime (twSU2ClkTime?,twH2ClkTime?)>
<!ATTLIST twSUHTime twInternalClk CDATA #IMPLIED>
<!ATTLIST twSUHTime twClkPhase CDATA #IMPLIED>
<!ELEMENT twSU2ClkTime (#PCDATA)>
<!ATTLIST twSU2ClkTime twEdge (twRising | twFalling | twIndet) #REQUIRED>
<!ELEMENT twH2ClkTime (#PCDATA)>
<!ATTLIST twH2ClkTime twEdge (twRising | twFalling | twIndet) #REQUIRED>
<!ELEMENT twClk2PadList (twSrc, twClk2Pad+)>
<!ELEMENT twClk2Pad (twDest, twTime)>
<!ELEMENT twTime (#PCDATA)>
<!ATTLIST twTime twEdge (twRising | twFalling | twIndet) #REQUIRED>
<!ELEMENT twClk2OutList (twSrc, twClk2Out+)>
<!ATTLIST twClk2OutList twDestWidth CDATA #REQUIRED>
<!ATTLIST twClk2OutList twPhaseWidth CDATA #REQUIRED>
<!ELEMENT twClk2Out EMPTY>
<!ATTLIST twClk2Out twOutPad CDATA #REQUIRED>
<!ATTLIST twClk2Out twMinTime CDATA #REQUIRED>
<!ATTLIST twClk2Out twMinEdge CDATA #REQUIRED>
<!ATTLIST twClk2Out twMaxTime CDATA #REQUIRED>
<!ATTLIST twClk2Out twMaxEdge CDATA #REQUIRED>
<!ATTLIST twClk2Out twInternalClk CDATA #REQUIRED>
<!ATTLIST twClk2Out twClkPhase CDATA #REQUIRED>
<!ELEMENT twClk2SUList (twDest, twClk2SU+)>
<!ATTLIST twClk2SUList twDestWidth CDATA #IMPLIED>
<!ELEMENT twClk2SU (twSrc, twRiseRise?, twFallRise?, twRiseFall?, twFallFall?)>
<!ELEMENT twRiseRise (#PCDATA)>
<!ELEMENT twFallRise (#PCDATA)>
<!ELEMENT twRiseFall (#PCDATA)>
<!ELEMENT twFallFall (#PCDATA)>
<!ELEMENT twPad2PadList (twPad2Pad+)>
<!ATTLIST twPad2PadList twSrcWidth CDATA #IMPLIED>
<!ATTLIST twPad2PadList twDestWidth CDATA #IMPLIED>
<!ELEMENT twPad2Pad (twSrc, twDest, twDel)>
<!ELEMENT twOffsetTables (twOffsetInTable*,twOffsetOutTable*)>
<!ELEMENT twOffsetInTable (twConstName, twOffInTblRow*)>
<!ATTLIST twOffsetInTable twDestWidth CDATA #IMPLIED>
<!ATTLIST twOffsetInTable twWorstWindow CDATA #IMPLIED>
<!ATTLIST twOffsetInTable twWorstSetup CDATA #IMPLIED>
<!ATTLIST twOffsetInTable twWorstHold CDATA #IMPLIED>
<!ATTLIST twOffsetInTable twWorstSetupSlack CDATA #IMPLIED>
<!ATTLIST twOffsetInTable twWorstHoldSlack CDATA #IMPLIED>
<!ELEMENT twOffsetOutTable (twConstName, twOffOutTblRow*)>
<!ATTLIST twOffsetOutTable twDestWidth CDATA #IMPLIED>
<!ATTLIST twOffsetOutTable twMinSlack CDATA #IMPLIED>
<!ATTLIST twOffsetOutTable twMaxSlack CDATA #IMPLIED>
<!ATTLIST twOffsetOutTable twRelSkew CDATA #IMPLIED>
<!ELEMENT twOffInTblRow (twSrc, twSUHSlackTime*)>       
<!ELEMENT twSUHSlackTime (twSU2ClkTime?,twH2ClkTime?)>
<!ATTLIST twSUHSlackTime twSetupSlack CDATA #IMPLIED  twHoldSlack CDATA #IMPLIED>
<!ELEMENT twOffOutTblRow EMPTY>
<!ATTLIST twOffOutTblRow twOutPad CDATA #IMPLIED>
<!ATTLIST twOffOutTblRow twSlack CDATA #IMPLIED>
<!ATTLIST twOffOutTblRow twRelSkew CDATA #IMPLIED>
<!ELEMENT twNonDedClks ((twWarn | twInfo), twNonDedClk+)>
<!ELEMENT twNonDedClk (#PCDATA)>
<!ELEMENT twSum ( twErrCnt, twScore, twConstCov, twStats)>
<!ELEMENT twScore (#PCDATA)>
<!ELEMENT twConstCov (twPathCnt, twNetCnt, twConnCnt, twPct?)>
<!ELEMENT twPathCnt (#PCDATA)>
<!ELEMENT twNetCnt (#PCDATA)>
<!ELEMENT twConnCnt (#PCDATA)>
<!ELEMENT twPct (#PCDATA)>
<!ELEMENT twStats ( twMinPer?, twFootnote?, twMaxFreq?, twMaxCombDel?, twMaxFromToDel?, twMaxNetDel?, twMaxNetSkew?, twMaxInAfterClk?, twMinInBeforeClk?, twMaxOutBeforeClk?, twMinOutAfterClk?, (twInfo | twWarn)*)>
<!ELEMENT twMaxCombDel (#PCDATA)>
<!ELEMENT twMaxFromToDel (#PCDATA)>
<!ELEMENT twMaxNetDel (#PCDATA)>
<!ELEMENT twMaxNetSkew (#PCDATA)>
<!ELEMENT twMaxInAfterClk (#PCDATA)>
<!ELEMENT twMinInBeforeClk (#PCDATA)>
<!ELEMENT twMaxOutBeforeClk (#PCDATA)>
<!ELEMENT twMinOutAfterClk (#PCDATA)>
<!ELEMENT twFoot (twFootnoteExplanation*, twTimestamp)>
<!ELEMENT twTimestamp (#PCDATA)>
<!ELEMENT twFootnoteExplanation EMPTY>
<!ATTLIST twFootnoteExplanation number CDATA #REQUIRED>
<!ATTLIST twFootnoteExplanation text CDATA #REQUIRED>
<!ELEMENT twClientInfo (twClientName, twAttrList?)>
<!ELEMENT twClientName (#PCDATA)>
<!ELEMENT twAttrList (twAttrListItem)*>
<!ELEMENT twAttrListItem (twName, twValue*)>
<!ELEMENT twName (#PCDATA)>
<!ELEMENT twValue (#PCDATA)>
]>
<twReport><twHead anchorID="1"><twExecVer>Release 14.7 Trace  (lin64)</twExecVer><twCopyright>Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.</twCopyright><twCmdLine>/opt/Xilinx/14.7/ISE_DS/ISE/bin/lin64/unwrapped/trce -intstyle ise -v 3 -s 2 -n
3 -fastpaths -xml top.twx top.ncd -o top.twr top.pcf

</twCmdLine><twDesign>top.ncd</twDesign><twDesignPath>top.ncd</twDesignPath><twPCF>top.pcf</twPCF><twPcfPath>top.pcf</twPcfPath><twDevInfo arch="kintex7" pkg="ffg900"><twDevName>xc7k325t</twDevName><twDevRange>C</twDevRange><twSpeedGrade>-2</twSpeedGrade><twSpeedVer>PRODUCTION 1.10 2013-10-13</twSpeedVer><twQuadDly>1</twQuadDly></twDevInfo><twRptInfo twRptLvl="twVerbose" twReportMinPaths="true"  dlyHyperLnks="t" ><twEndptLimit>3</twEndptLimit></twRptInfo><twEnvVar name="NONE" description="No environment variables were set" /></twHead><twInfo anchorID="2">INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).</twInfo><twInfo anchorID="3">INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths option. All paths that are not constrained will be reported in the unconstrained paths section(s) of the report.</twInfo><twInfo anchorID="4">INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on a 50 Ohm transmission line loading model.  For the details of this model, and for more information on accounting for different loading conditions, please see the device datasheet.</twInfo><twBody><twVerboseRpt><twConst anchorID="5" twConstType="PERIOD" ><twConstHead uID="1"><twConstName UCFConstName="" ScopeName="">TS_txoutclk = PERIOD TIMEGRP &quot;txoutclk&quot; 16 ns HIGH 50%;</twConstName><twItemCnt>0</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="FALSE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>0</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMinPer>6.000</twMinPer></twConstHead><twPinLimitRpt anchorID="6"><twPinLimitBanner>Component Switching Limit Checks: TS_txoutclk = PERIOD TIMEGRP &quot;txoutclk&quot; 16 ns HIGH 50%;</twPinLimitBanner><twPinLimit anchorID="7" type="MINPERIOD" name="Tmmcmper_CLKOUT(Foutmax)" slack="6.929" period="8.000" constraintValue="8.000" deviceLimit="1.071" freqLimit="933.707" physResource="eth/mcmm/CLKOUT2" logResource="eth/mcmm/CLKOUT2" locationPin="MMCME2_ADV_X0Y0.CLKOUT2" clockNet="eth/clk125_ub"/><twPinLimit anchorID="8" type="MINLOWPULSE" name="Tmmcmpw_CLKIN1_50_100" slack="10.000" period="16.000" constraintValue="8.000" deviceLimit="3.000" physResource="eth/mcmm/CLKIN1" logResource="eth/mcmm/CLKIN1" locationPin="MMCME2_ADV_X0Y0.CLKIN1" clockNet="eth/txoutclk"/><twPinLimit anchorID="9" type="MINHIGHPULSE" name="Tmmcmpw_CLKIN1_50_100" slack="10.000" period="16.000" constraintValue="8.000" deviceLimit="3.000" physResource="eth/mcmm/CLKIN1" logResource="eth/mcmm/CLKIN1" locationPin="MMCME2_ADV_X0Y0.CLKIN1" clockNet="eth/txoutclk"/></twPinLimitRpt></twConst><twConst anchorID="10" twConstType="PERIOD" ><twConstHead uID="2"><twConstName UCFConstName="" ScopeName="">TS_gt_clk = PERIOD TIMEGRP &quot;gt_clk&quot; 8 ns HIGH 50%;</twConstName><twItemCnt>2059</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>561</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMinPer>4.000</twMinPer></twConstHead><twPathRptBanner iPaths="3" iCriticalPaths="0" sType="EndPoint">Paths for end point eth/phy/transceiver_inst/gtwizard_inst/gt0_txresetfsm_i/run_phase_alignment_int (SLICE_X130Y246.SR), 3 paths
</twPathRptBanner><twPathRpt anchorID="11"><twConstPath anchorID="12" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>4.494</twSlack><twSrc BELType="FF">clocks/rst_eth</twSrc><twDest BELType="FF">eth/phy/transceiver_inst/gtwizard_inst/gt0_txresetfsm_i/run_phase_alignment_int</twDest><twTotPathDel>3.373</twTotPathDel><twClkSkew dest = "1.145" src = "1.243">0.098</twClkSkew><twDelConst>8.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>clocks/rst_eth</twSrc><twDest BELType='FF'>eth/phy/transceiver_inst/gtwizard_inst/gt0_txresetfsm_i/run_phase_alignment_int</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X104Y160.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk125_fr</twSrcClk><twPathDel><twSite>SLICE_X104Y160.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>clocks/rst_eth</twComp><twBEL>clocks/rst_eth</twBEL></twPathDel><twPathDel><twSite>SLICE_X118Y227.A1</twSite><twDelType>net</twDelType><twFanCnt>6</twFanCnt><twDelInfo twEdge="twRising">1.636</twDelInfo><twComp>clocks/rst_eth</twComp></twPathDel><twPathDel><twSite>SLICE_X118Y227.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.043</twDelInfo><twComp>eth/phy/transceiver_inst/gtwizard_inst/gt0_txresetfsm_i/tx_fsm_reset_done_int</twComp><twBEL>eth/phy/transceiver_inst/gtwizard_inst/gt0_txresetfsm_i/SOFT_RESET_GND_322_o_OR_27_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X130Y246.SR</twSite><twDelType>net</twDelType><twFanCnt>6</twFanCnt><twDelInfo twEdge="twRising">1.154</twDelInfo><twComp>eth/phy/transceiver_inst/gtwizard_inst/gt0_txresetfsm_i/SOFT_RESET_GND_322_o_OR_27_o</twComp></twPathDel><twPathDel><twSite>SLICE_X130Y246.CLK</twSite><twDelType>Tsrck</twDelType><twDelInfo twEdge="twRising">0.281</twDelInfo><twComp>eth/phy/transceiver_inst/gtwizard_inst/gt0_txresetfsm_i/TXUSERRDY</twComp><twBEL>eth/phy/transceiver_inst/gtwizard_inst/gt0_txresetfsm_i/run_phase_alignment_int</twBEL></twPathDel><twLogDel>0.583</twLogDel><twRouteDel>2.790</twRouteDel><twTotDel>3.373</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="8.000">clk125_fr</twDestClk><twPctLog>17.3</twPctLog><twPctRoute>82.7</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="13"><twConstPath anchorID="14" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>5.313</twSlack><twSrc BELType="FF">eth/phy/transceiver_inst/gtwizard_inst/gt0_txresetfsm_i/tx_state_FSM_FFd2</twSrc><twDest BELType="FF">eth/phy/transceiver_inst/gtwizard_inst/gt0_txresetfsm_i/run_phase_alignment_int</twDest><twTotPathDel>2.609</twTotPathDel><twClkSkew dest = "0.619" src = "0.662">0.043</twClkSkew><twDelConst>8.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>eth/phy/transceiver_inst/gtwizard_inst/gt0_txresetfsm_i/tx_state_FSM_FFd2</twSrc><twDest BELType='FF'>eth/phy/transceiver_inst/gtwizard_inst/gt0_txresetfsm_i/run_phase_alignment_int</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X125Y238.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk125_fr</twSrcClk><twPathDel><twSite>SLICE_X125Y238.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.223</twDelInfo><twComp>eth/phy/transceiver_inst/gtwizard_inst/gt0_txresetfsm_i/tx_state_FSM_FFd2</twComp><twBEL>eth/phy/transceiver_inst/gtwizard_inst/gt0_txresetfsm_i/tx_state_FSM_FFd2</twBEL></twPathDel><twPathDel><twSite>SLICE_X118Y227.A2</twSite><twDelType>net</twDelType><twFanCnt>11</twFanCnt><twDelInfo twEdge="twRising">0.908</twDelInfo><twComp>eth/phy/transceiver_inst/gtwizard_inst/gt0_txresetfsm_i/tx_state_FSM_FFd2</twComp></twPathDel><twPathDel><twSite>SLICE_X118Y227.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.043</twDelInfo><twComp>eth/phy/transceiver_inst/gtwizard_inst/gt0_txresetfsm_i/tx_fsm_reset_done_int</twComp><twBEL>eth/phy/transceiver_inst/gtwizard_inst/gt0_txresetfsm_i/SOFT_RESET_GND_322_o_OR_27_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X130Y246.SR</twSite><twDelType>net</twDelType><twFanCnt>6</twFanCnt><twDelInfo twEdge="twRising">1.154</twDelInfo><twComp>eth/phy/transceiver_inst/gtwizard_inst/gt0_txresetfsm_i/SOFT_RESET_GND_322_o_OR_27_o</twComp></twPathDel><twPathDel><twSite>SLICE_X130Y246.CLK</twSite><twDelType>Tsrck</twDelType><twDelInfo twEdge="twRising">0.281</twDelInfo><twComp>eth/phy/transceiver_inst/gtwizard_inst/gt0_txresetfsm_i/TXUSERRDY</twComp><twBEL>eth/phy/transceiver_inst/gtwizard_inst/gt0_txresetfsm_i/run_phase_alignment_int</twBEL></twPathDel><twLogDel>0.547</twLogDel><twRouteDel>2.062</twRouteDel><twTotDel>2.609</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="8.000">clk125_fr</twDestClk><twPctLog>21.0</twPctLog><twPctRoute>79.0</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="15"><twConstPath anchorID="16" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>5.548</twSlack><twSrc BELType="FF">eth/phy/transceiver_inst/gtwizard_inst/gt0_txresetfsm_i/tx_state_FSM_FFd1</twSrc><twDest BELType="FF">eth/phy/transceiver_inst/gtwizard_inst/gt0_txresetfsm_i/run_phase_alignment_int</twDest><twTotPathDel>2.374</twTotPathDel><twClkSkew dest = "0.619" src = "0.662">0.043</twClkSkew><twDelConst>8.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>eth/phy/transceiver_inst/gtwizard_inst/gt0_txresetfsm_i/tx_state_FSM_FFd1</twSrc><twDest BELType='FF'>eth/phy/transceiver_inst/gtwizard_inst/gt0_txresetfsm_i/run_phase_alignment_int</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X125Y238.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk125_fr</twSrcClk><twPathDel><twSite>SLICE_X125Y238.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.223</twDelInfo><twComp>eth/phy/transceiver_inst/gtwizard_inst/gt0_txresetfsm_i/tx_state_FSM_FFd2</twComp><twBEL>eth/phy/transceiver_inst/gtwizard_inst/gt0_txresetfsm_i/tx_state_FSM_FFd1</twBEL></twPathDel><twPathDel><twSite>SLICE_X118Y227.A5</twSite><twDelType>net</twDelType><twFanCnt>10</twFanCnt><twDelInfo twEdge="twRising">0.673</twDelInfo><twComp>eth/phy/transceiver_inst/gtwizard_inst/gt0_txresetfsm_i/tx_state_FSM_FFd1</twComp></twPathDel><twPathDel><twSite>SLICE_X118Y227.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.043</twDelInfo><twComp>eth/phy/transceiver_inst/gtwizard_inst/gt0_txresetfsm_i/tx_fsm_reset_done_int</twComp><twBEL>eth/phy/transceiver_inst/gtwizard_inst/gt0_txresetfsm_i/SOFT_RESET_GND_322_o_OR_27_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X130Y246.SR</twSite><twDelType>net</twDelType><twFanCnt>6</twFanCnt><twDelInfo twEdge="twRising">1.154</twDelInfo><twComp>eth/phy/transceiver_inst/gtwizard_inst/gt0_txresetfsm_i/SOFT_RESET_GND_322_o_OR_27_o</twComp></twPathDel><twPathDel><twSite>SLICE_X130Y246.CLK</twSite><twDelType>Tsrck</twDelType><twDelInfo twEdge="twRising">0.281</twDelInfo><twComp>eth/phy/transceiver_inst/gtwizard_inst/gt0_txresetfsm_i/TXUSERRDY</twComp><twBEL>eth/phy/transceiver_inst/gtwizard_inst/gt0_txresetfsm_i/run_phase_alignment_int</twBEL></twPathDel><twLogDel>0.547</twLogDel><twRouteDel>1.827</twRouteDel><twTotDel>2.374</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="8.000">clk125_fr</twDestClk><twPctLog>23.0</twPctLog><twPctRoute>77.0</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="3" iCriticalPaths="0" sType="EndPoint">Paths for end point eth/phy/transceiver_inst/gtwizard_inst/gt0_txresetfsm_i/TXUSERRDY (SLICE_X130Y246.SR), 3 paths
</twPathRptBanner><twPathRpt anchorID="17"><twConstPath anchorID="18" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>4.494</twSlack><twSrc BELType="FF">clocks/rst_eth</twSrc><twDest BELType="FF">eth/phy/transceiver_inst/gtwizard_inst/gt0_txresetfsm_i/TXUSERRDY</twDest><twTotPathDel>3.373</twTotPathDel><twClkSkew dest = "1.145" src = "1.243">0.098</twClkSkew><twDelConst>8.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>clocks/rst_eth</twSrc><twDest BELType='FF'>eth/phy/transceiver_inst/gtwizard_inst/gt0_txresetfsm_i/TXUSERRDY</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X104Y160.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk125_fr</twSrcClk><twPathDel><twSite>SLICE_X104Y160.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>clocks/rst_eth</twComp><twBEL>clocks/rst_eth</twBEL></twPathDel><twPathDel><twSite>SLICE_X118Y227.A1</twSite><twDelType>net</twDelType><twFanCnt>6</twFanCnt><twDelInfo twEdge="twRising">1.636</twDelInfo><twComp>clocks/rst_eth</twComp></twPathDel><twPathDel><twSite>SLICE_X118Y227.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.043</twDelInfo><twComp>eth/phy/transceiver_inst/gtwizard_inst/gt0_txresetfsm_i/tx_fsm_reset_done_int</twComp><twBEL>eth/phy/transceiver_inst/gtwizard_inst/gt0_txresetfsm_i/SOFT_RESET_GND_322_o_OR_27_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X130Y246.SR</twSite><twDelType>net</twDelType><twFanCnt>6</twFanCnt><twDelInfo twEdge="twRising">1.154</twDelInfo><twComp>eth/phy/transceiver_inst/gtwizard_inst/gt0_txresetfsm_i/SOFT_RESET_GND_322_o_OR_27_o</twComp></twPathDel><twPathDel><twSite>SLICE_X130Y246.CLK</twSite><twDelType>Tsrck</twDelType><twDelInfo twEdge="twRising">0.281</twDelInfo><twComp>eth/phy/transceiver_inst/gtwizard_inst/gt0_txresetfsm_i/TXUSERRDY</twComp><twBEL>eth/phy/transceiver_inst/gtwizard_inst/gt0_txresetfsm_i/TXUSERRDY</twBEL></twPathDel><twLogDel>0.583</twLogDel><twRouteDel>2.790</twRouteDel><twTotDel>3.373</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="8.000">clk125_fr</twDestClk><twPctLog>17.3</twPctLog><twPctRoute>82.7</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="19"><twConstPath anchorID="20" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>5.313</twSlack><twSrc BELType="FF">eth/phy/transceiver_inst/gtwizard_inst/gt0_txresetfsm_i/tx_state_FSM_FFd2</twSrc><twDest BELType="FF">eth/phy/transceiver_inst/gtwizard_inst/gt0_txresetfsm_i/TXUSERRDY</twDest><twTotPathDel>2.609</twTotPathDel><twClkSkew dest = "0.619" src = "0.662">0.043</twClkSkew><twDelConst>8.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>eth/phy/transceiver_inst/gtwizard_inst/gt0_txresetfsm_i/tx_state_FSM_FFd2</twSrc><twDest BELType='FF'>eth/phy/transceiver_inst/gtwizard_inst/gt0_txresetfsm_i/TXUSERRDY</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X125Y238.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk125_fr</twSrcClk><twPathDel><twSite>SLICE_X125Y238.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.223</twDelInfo><twComp>eth/phy/transceiver_inst/gtwizard_inst/gt0_txresetfsm_i/tx_state_FSM_FFd2</twComp><twBEL>eth/phy/transceiver_inst/gtwizard_inst/gt0_txresetfsm_i/tx_state_FSM_FFd2</twBEL></twPathDel><twPathDel><twSite>SLICE_X118Y227.A2</twSite><twDelType>net</twDelType><twFanCnt>11</twFanCnt><twDelInfo twEdge="twRising">0.908</twDelInfo><twComp>eth/phy/transceiver_inst/gtwizard_inst/gt0_txresetfsm_i/tx_state_FSM_FFd2</twComp></twPathDel><twPathDel><twSite>SLICE_X118Y227.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.043</twDelInfo><twComp>eth/phy/transceiver_inst/gtwizard_inst/gt0_txresetfsm_i/tx_fsm_reset_done_int</twComp><twBEL>eth/phy/transceiver_inst/gtwizard_inst/gt0_txresetfsm_i/SOFT_RESET_GND_322_o_OR_27_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X130Y246.SR</twSite><twDelType>net</twDelType><twFanCnt>6</twFanCnt><twDelInfo twEdge="twRising">1.154</twDelInfo><twComp>eth/phy/transceiver_inst/gtwizard_inst/gt0_txresetfsm_i/SOFT_RESET_GND_322_o_OR_27_o</twComp></twPathDel><twPathDel><twSite>SLICE_X130Y246.CLK</twSite><twDelType>Tsrck</twDelType><twDelInfo twEdge="twRising">0.281</twDelInfo><twComp>eth/phy/transceiver_inst/gtwizard_inst/gt0_txresetfsm_i/TXUSERRDY</twComp><twBEL>eth/phy/transceiver_inst/gtwizard_inst/gt0_txresetfsm_i/TXUSERRDY</twBEL></twPathDel><twLogDel>0.547</twLogDel><twRouteDel>2.062</twRouteDel><twTotDel>2.609</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="8.000">clk125_fr</twDestClk><twPctLog>21.0</twPctLog><twPctRoute>79.0</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="21"><twConstPath anchorID="22" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>5.548</twSlack><twSrc BELType="FF">eth/phy/transceiver_inst/gtwizard_inst/gt0_txresetfsm_i/tx_state_FSM_FFd1</twSrc><twDest BELType="FF">eth/phy/transceiver_inst/gtwizard_inst/gt0_txresetfsm_i/TXUSERRDY</twDest><twTotPathDel>2.374</twTotPathDel><twClkSkew dest = "0.619" src = "0.662">0.043</twClkSkew><twDelConst>8.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>eth/phy/transceiver_inst/gtwizard_inst/gt0_txresetfsm_i/tx_state_FSM_FFd1</twSrc><twDest BELType='FF'>eth/phy/transceiver_inst/gtwizard_inst/gt0_txresetfsm_i/TXUSERRDY</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X125Y238.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk125_fr</twSrcClk><twPathDel><twSite>SLICE_X125Y238.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.223</twDelInfo><twComp>eth/phy/transceiver_inst/gtwizard_inst/gt0_txresetfsm_i/tx_state_FSM_FFd2</twComp><twBEL>eth/phy/transceiver_inst/gtwizard_inst/gt0_txresetfsm_i/tx_state_FSM_FFd1</twBEL></twPathDel><twPathDel><twSite>SLICE_X118Y227.A5</twSite><twDelType>net</twDelType><twFanCnt>10</twFanCnt><twDelInfo twEdge="twRising">0.673</twDelInfo><twComp>eth/phy/transceiver_inst/gtwizard_inst/gt0_txresetfsm_i/tx_state_FSM_FFd1</twComp></twPathDel><twPathDel><twSite>SLICE_X118Y227.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.043</twDelInfo><twComp>eth/phy/transceiver_inst/gtwizard_inst/gt0_txresetfsm_i/tx_fsm_reset_done_int</twComp><twBEL>eth/phy/transceiver_inst/gtwizard_inst/gt0_txresetfsm_i/SOFT_RESET_GND_322_o_OR_27_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X130Y246.SR</twSite><twDelType>net</twDelType><twFanCnt>6</twFanCnt><twDelInfo twEdge="twRising">1.154</twDelInfo><twComp>eth/phy/transceiver_inst/gtwizard_inst/gt0_txresetfsm_i/SOFT_RESET_GND_322_o_OR_27_o</twComp></twPathDel><twPathDel><twSite>SLICE_X130Y246.CLK</twSite><twDelType>Tsrck</twDelType><twDelInfo twEdge="twRising">0.281</twDelInfo><twComp>eth/phy/transceiver_inst/gtwizard_inst/gt0_txresetfsm_i/TXUSERRDY</twComp><twBEL>eth/phy/transceiver_inst/gtwizard_inst/gt0_txresetfsm_i/TXUSERRDY</twBEL></twPathDel><twLogDel>0.547</twLogDel><twRouteDel>1.827</twRouteDel><twTotDel>2.374</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="8.000">clk125_fr</twDestClk><twPctLog>23.0</twPctLog><twPctRoute>77.0</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="3" iCriticalPaths="0" sType="EndPoint">Paths for end point eth/phy/transceiver_inst/gtwizard_inst/gt0_txresetfsm_i/GTTXRESET (SLICE_X130Y245.SR), 3 paths
</twPathRptBanner><twPathRpt anchorID="23"><twConstPath anchorID="24" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>4.580</twSlack><twSrc BELType="FF">clocks/rst_eth</twSrc><twDest BELType="FF">eth/phy/transceiver_inst/gtwizard_inst/gt0_txresetfsm_i/GTTXRESET</twDest><twTotPathDel>3.287</twTotPathDel><twClkSkew dest = "1.145" src = "1.243">0.098</twClkSkew><twDelConst>8.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>clocks/rst_eth</twSrc><twDest BELType='FF'>eth/phy/transceiver_inst/gtwizard_inst/gt0_txresetfsm_i/GTTXRESET</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X104Y160.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk125_fr</twSrcClk><twPathDel><twSite>SLICE_X104Y160.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>clocks/rst_eth</twComp><twBEL>clocks/rst_eth</twBEL></twPathDel><twPathDel><twSite>SLICE_X118Y227.A1</twSite><twDelType>net</twDelType><twFanCnt>6</twFanCnt><twDelInfo twEdge="twRising">1.636</twDelInfo><twComp>clocks/rst_eth</twComp></twPathDel><twPathDel><twSite>SLICE_X118Y227.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.043</twDelInfo><twComp>eth/phy/transceiver_inst/gtwizard_inst/gt0_txresetfsm_i/tx_fsm_reset_done_int</twComp><twBEL>eth/phy/transceiver_inst/gtwizard_inst/gt0_txresetfsm_i/SOFT_RESET_GND_322_o_OR_27_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X130Y245.SR</twSite><twDelType>net</twDelType><twFanCnt>6</twFanCnt><twDelInfo twEdge="twRising">1.068</twDelInfo><twComp>eth/phy/transceiver_inst/gtwizard_inst/gt0_txresetfsm_i/SOFT_RESET_GND_322_o_OR_27_o</twComp></twPathDel><twPathDel><twSite>SLICE_X130Y245.CLK</twSite><twDelType>Tsrck</twDelType><twDelInfo twEdge="twRising">0.281</twDelInfo><twComp>eth/phy/transceiver_inst/gtwizard_inst/gt0_txresetfsm_i/GTTXRESET</twComp><twBEL>eth/phy/transceiver_inst/gtwizard_inst/gt0_txresetfsm_i/GTTXRESET</twBEL></twPathDel><twLogDel>0.583</twLogDel><twRouteDel>2.704</twRouteDel><twTotDel>3.287</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="8.000">clk125_fr</twDestClk><twPctLog>17.7</twPctLog><twPctRoute>82.3</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="25"><twConstPath anchorID="26" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>5.399</twSlack><twSrc BELType="FF">eth/phy/transceiver_inst/gtwizard_inst/gt0_txresetfsm_i/tx_state_FSM_FFd2</twSrc><twDest BELType="FF">eth/phy/transceiver_inst/gtwizard_inst/gt0_txresetfsm_i/GTTXRESET</twDest><twTotPathDel>2.523</twTotPathDel><twClkSkew dest = "0.619" src = "0.662">0.043</twClkSkew><twDelConst>8.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>eth/phy/transceiver_inst/gtwizard_inst/gt0_txresetfsm_i/tx_state_FSM_FFd2</twSrc><twDest BELType='FF'>eth/phy/transceiver_inst/gtwizard_inst/gt0_txresetfsm_i/GTTXRESET</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X125Y238.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk125_fr</twSrcClk><twPathDel><twSite>SLICE_X125Y238.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.223</twDelInfo><twComp>eth/phy/transceiver_inst/gtwizard_inst/gt0_txresetfsm_i/tx_state_FSM_FFd2</twComp><twBEL>eth/phy/transceiver_inst/gtwizard_inst/gt0_txresetfsm_i/tx_state_FSM_FFd2</twBEL></twPathDel><twPathDel><twSite>SLICE_X118Y227.A2</twSite><twDelType>net</twDelType><twFanCnt>11</twFanCnt><twDelInfo twEdge="twRising">0.908</twDelInfo><twComp>eth/phy/transceiver_inst/gtwizard_inst/gt0_txresetfsm_i/tx_state_FSM_FFd2</twComp></twPathDel><twPathDel><twSite>SLICE_X118Y227.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.043</twDelInfo><twComp>eth/phy/transceiver_inst/gtwizard_inst/gt0_txresetfsm_i/tx_fsm_reset_done_int</twComp><twBEL>eth/phy/transceiver_inst/gtwizard_inst/gt0_txresetfsm_i/SOFT_RESET_GND_322_o_OR_27_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X130Y245.SR</twSite><twDelType>net</twDelType><twFanCnt>6</twFanCnt><twDelInfo twEdge="twRising">1.068</twDelInfo><twComp>eth/phy/transceiver_inst/gtwizard_inst/gt0_txresetfsm_i/SOFT_RESET_GND_322_o_OR_27_o</twComp></twPathDel><twPathDel><twSite>SLICE_X130Y245.CLK</twSite><twDelType>Tsrck</twDelType><twDelInfo twEdge="twRising">0.281</twDelInfo><twComp>eth/phy/transceiver_inst/gtwizard_inst/gt0_txresetfsm_i/GTTXRESET</twComp><twBEL>eth/phy/transceiver_inst/gtwizard_inst/gt0_txresetfsm_i/GTTXRESET</twBEL></twPathDel><twLogDel>0.547</twLogDel><twRouteDel>1.976</twRouteDel><twTotDel>2.523</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="8.000">clk125_fr</twDestClk><twPctLog>21.7</twPctLog><twPctRoute>78.3</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="27"><twConstPath anchorID="28" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>5.634</twSlack><twSrc BELType="FF">eth/phy/transceiver_inst/gtwizard_inst/gt0_txresetfsm_i/tx_state_FSM_FFd1</twSrc><twDest BELType="FF">eth/phy/transceiver_inst/gtwizard_inst/gt0_txresetfsm_i/GTTXRESET</twDest><twTotPathDel>2.288</twTotPathDel><twClkSkew dest = "0.619" src = "0.662">0.043</twClkSkew><twDelConst>8.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>eth/phy/transceiver_inst/gtwizard_inst/gt0_txresetfsm_i/tx_state_FSM_FFd1</twSrc><twDest BELType='FF'>eth/phy/transceiver_inst/gtwizard_inst/gt0_txresetfsm_i/GTTXRESET</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X125Y238.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk125_fr</twSrcClk><twPathDel><twSite>SLICE_X125Y238.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.223</twDelInfo><twComp>eth/phy/transceiver_inst/gtwizard_inst/gt0_txresetfsm_i/tx_state_FSM_FFd2</twComp><twBEL>eth/phy/transceiver_inst/gtwizard_inst/gt0_txresetfsm_i/tx_state_FSM_FFd1</twBEL></twPathDel><twPathDel><twSite>SLICE_X118Y227.A5</twSite><twDelType>net</twDelType><twFanCnt>10</twFanCnt><twDelInfo twEdge="twRising">0.673</twDelInfo><twComp>eth/phy/transceiver_inst/gtwizard_inst/gt0_txresetfsm_i/tx_state_FSM_FFd1</twComp></twPathDel><twPathDel><twSite>SLICE_X118Y227.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.043</twDelInfo><twComp>eth/phy/transceiver_inst/gtwizard_inst/gt0_txresetfsm_i/tx_fsm_reset_done_int</twComp><twBEL>eth/phy/transceiver_inst/gtwizard_inst/gt0_txresetfsm_i/SOFT_RESET_GND_322_o_OR_27_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X130Y245.SR</twSite><twDelType>net</twDelType><twFanCnt>6</twFanCnt><twDelInfo twEdge="twRising">1.068</twDelInfo><twComp>eth/phy/transceiver_inst/gtwizard_inst/gt0_txresetfsm_i/SOFT_RESET_GND_322_o_OR_27_o</twComp></twPathDel><twPathDel><twSite>SLICE_X130Y245.CLK</twSite><twDelType>Tsrck</twDelType><twDelInfo twEdge="twRising">0.281</twDelInfo><twComp>eth/phy/transceiver_inst/gtwizard_inst/gt0_txresetfsm_i/GTTXRESET</twComp><twBEL>eth/phy/transceiver_inst/gtwizard_inst/gt0_txresetfsm_i/GTTXRESET</twBEL></twPathDel><twLogDel>0.547</twLogDel><twRouteDel>1.741</twRouteDel><twTotDel>2.288</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="8.000">clk125_fr</twDestClk><twPctLog>23.9</twPctLog><twPctRoute>76.1</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner sType="PathClass">Hold Paths: TS_gt_clk = PERIOD TIMEGRP &quot;gt_clk&quot; 8 ns HIGH 50%;
</twPathRptBanner><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point eth/phy/transceiver_inst/gtwizard_inst/gt0_rxresetfsm_i/rx_state_FSM_FFd1 (SLICE_X118Y226.B6), 1 path
</twPathRptBanner><twPathRpt anchorID="29"><twConstPath anchorID="30" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.164</twSlack><twSrc BELType="FF">eth/phy/transceiver_inst/gtwizard_inst/gt0_rxresetfsm_i/rx_state_FSM_FFd4</twSrc><twDest BELType="FF">eth/phy/transceiver_inst/gtwizard_inst/gt0_rxresetfsm_i/rx_state_FSM_FFd1</twDest><twTotPathDel>0.175</twTotPathDel><twClkSkew dest = "0.064" src = "0.053">-0.011</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>eth/phy/transceiver_inst/gtwizard_inst/gt0_rxresetfsm_i/rx_state_FSM_FFd4</twSrc><twDest BELType='FF'>eth/phy/transceiver_inst/gtwizard_inst/gt0_rxresetfsm_i/rx_state_FSM_FFd1</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X121Y226.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="8.000">clk125_fr</twSrcClk><twPathDel><twSite>SLICE_X121Y226.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.100</twDelInfo><twComp>eth/phy/transceiver_inst/gtwizard_inst/gt0_rxresetfsm_i/rx_state_FSM_FFd4</twComp><twBEL>eth/phy/transceiver_inst/gtwizard_inst/gt0_rxresetfsm_i/rx_state_FSM_FFd4</twBEL></twPathDel><twPathDel><twSite>SLICE_X118Y226.B6</twSite><twDelType>net</twDelType><twFanCnt>13</twFanCnt><twDelInfo twEdge="twFalling">0.134</twDelInfo><twComp>eth/phy/transceiver_inst/gtwizard_inst/gt0_rxresetfsm_i/rx_state_FSM_FFd4</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X118Y226.CLK</twSite><twDelType>Tah</twDelType><twDelInfo twEdge="twFalling">-0.059</twDelInfo><twComp>eth/phy/transceiver_inst/gtwizard_inst/gt0_rxresetfsm_i/rx_state_FSM_FFd1</twComp><twBEL>eth/phy/transceiver_inst/gtwizard_inst/gt0_rxresetfsm_i/rx_state_FSM_FFd1_rstpot</twBEL><twBEL>eth/phy/transceiver_inst/gtwizard_inst/gt0_rxresetfsm_i/rx_state_FSM_FFd1</twBEL></twPathDel><twLogDel>0.041</twLogDel><twRouteDel>0.134</twRouteDel><twTotDel>0.175</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="8.000">clk125_fr</twDestClk><twPctLog>23.4</twPctLog><twPctRoute>76.6</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point eth/phy/transceiver_inst/gtwizard_inst/gt0_rxresetfsm_i/time_out_wait_bypass_s3 (SLICE_X120Y226.AX), 1 path
</twPathRptBanner><twPathRpt anchorID="31"><twConstPath anchorID="32" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.164</twSlack><twSrc BELType="FF">eth/phy/transceiver_inst/gtwizard_inst/gt0_rxresetfsm_i/sync_time_out_wait_bypass/data_sync_reg</twSrc><twDest BELType="FF">eth/phy/transceiver_inst/gtwizard_inst/gt0_rxresetfsm_i/time_out_wait_bypass_s3</twDest><twTotPathDel>0.194</twTotPathDel><twClkSkew dest = "0.323" src = "0.293">-0.030</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>eth/phy/transceiver_inst/gtwizard_inst/gt0_rxresetfsm_i/sync_time_out_wait_bypass/data_sync_reg</twSrc><twDest BELType='FF'>eth/phy/transceiver_inst/gtwizard_inst/gt0_rxresetfsm_i/time_out_wait_bypass_s3</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X120Y224.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="8.000">clk125_fr</twSrcClk><twPathDel><twSite>SLICE_X120Y224.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.118</twDelInfo><twComp>eth/phy/transceiver_inst/gtwizard_inst/gt0_rxresetfsm_i/time_out_wait_bypass_s2</twComp><twBEL>eth/phy/transceiver_inst/gtwizard_inst/gt0_rxresetfsm_i/sync_time_out_wait_bypass/data_sync_reg</twBEL></twPathDel><twPathDel><twSite>SLICE_X120Y226.AX</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twFalling">0.113</twDelInfo><twComp>eth/phy/transceiver_inst/gtwizard_inst/gt0_rxresetfsm_i/time_out_wait_bypass_s2</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X120Y226.CLK</twSite><twDelType>Tckdi</twDelType><twDelInfo twEdge="twFalling">-0.037</twDelInfo><twComp>eth/phy/transceiver_inst/gtwizard_inst/gt0_rxresetfsm_i/time_out_wait_bypass_s3</twComp><twBEL>eth/phy/transceiver_inst/gtwizard_inst/gt0_rxresetfsm_i/time_out_wait_bypass_s3</twBEL></twPathDel><twLogDel>0.081</twLogDel><twRouteDel>0.113</twRouteDel><twTotDel>0.194</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="8.000">clk125_fr</twDestClk><twPctLog>41.8</twPctLog><twPctRoute>58.2</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point eth/phy/transceiver_inst/gtwizard_inst/gt0_rxresetfsm_i/rx_state_FSM_FFd4 (SLICE_X121Y226.C6), 1 path
</twPathRptBanner><twPathRpt anchorID="33"><twConstPath anchorID="34" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.167</twSlack><twSrc BELType="FF">eth/phy/transceiver_inst/gtwizard_inst/gt0_rxresetfsm_i/sync_data_valid/data_sync_reg</twSrc><twDest BELType="FF">eth/phy/transceiver_inst/gtwizard_inst/gt0_rxresetfsm_i/rx_state_FSM_FFd4</twDest><twTotPathDel>0.179</twTotPathDel><twClkSkew dest = "0.064" src = "0.052">-0.012</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>eth/phy/transceiver_inst/gtwizard_inst/gt0_rxresetfsm_i/sync_data_valid/data_sync_reg</twSrc><twDest BELType='FF'>eth/phy/transceiver_inst/gtwizard_inst/gt0_rxresetfsm_i/rx_state_FSM_FFd4</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X119Y225.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="8.000">clk125_fr</twSrcClk><twPathDel><twSite>SLICE_X119Y225.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.100</twDelInfo><twComp>eth/phy/transceiver_inst/gtwizard_inst/gt0_rxresetfsm_i/data_valid_sync</twComp><twBEL>eth/phy/transceiver_inst/gtwizard_inst/gt0_rxresetfsm_i/sync_data_valid/data_sync_reg</twBEL></twPathDel><twPathDel><twSite>SLICE_X121Y226.C6</twSite><twDelType>net</twDelType><twFanCnt>8</twFanCnt><twDelInfo twEdge="twFalling">0.112</twDelInfo><twComp>eth/phy/transceiver_inst/gtwizard_inst/gt0_rxresetfsm_i/data_valid_sync</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X121Y226.CLK</twSite><twDelType>Tah</twDelType><twDelInfo twEdge="twFalling">-0.033</twDelInfo><twComp>eth/phy/transceiver_inst/gtwizard_inst/gt0_rxresetfsm_i/rx_state_FSM_FFd4</twComp><twBEL>eth/phy/transceiver_inst/gtwizard_inst/gt0_rxresetfsm_i/rx_state_FSM_FFd4-In4</twBEL><twBEL>eth/phy/transceiver_inst/gtwizard_inst/gt0_rxresetfsm_i/rx_state_FSM_FFd4</twBEL></twPathDel><twLogDel>0.067</twLogDel><twRouteDel>0.112</twRouteDel><twTotDel>0.179</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="8.000">clk125_fr</twDestClk><twPctLog>37.4</twPctLog><twPctRoute>62.6</twPctRoute></twDetPath></twConstPath></twPathRpt><twPinLimitRpt anchorID="35"><twPinLimitBanner>Component Switching Limit Checks: TS_gt_clk = PERIOD TIMEGRP &quot;gt_clk&quot; 8 ns HIGH 50%;</twPinLimitBanner><twPinLimit anchorID="36" type="MINLOWPULSE" name="Tmmcmpw_CLKIN1_100_150" slack="4.000" period="8.000" constraintValue="4.000" deviceLimit="2.000" physResource="clocks/mmcm/CLKIN1" logResource="clocks/mmcm/CLKIN1" locationPin="MMCME2_ADV_X1Y2.CLKIN1" clockNet="clk125_fr"/><twPinLimit anchorID="37" type="MINHIGHPULSE" name="Tmmcmpw_CLKIN1_100_150" slack="4.000" period="8.000" constraintValue="4.000" deviceLimit="2.000" physResource="clocks/mmcm/CLKIN1" logResource="clocks/mmcm/CLKIN1" locationPin="MMCME2_ADV_X1Y2.CLKIN1" clockNet="clk125_fr"/><twPinLimit anchorID="38" type="MINPERIOD" name="Tgtxper_CPLLLOCKDET" slack="6.462" period="8.000" constraintValue="8.000" deviceLimit="1.538" freqLimit="650.195" physResource="eth/phy/transceiver_inst/gtwizard_inst/gtwizard_v2_5_gbe_gtx_i/gt0_gtwizard_v2_5_gbe_gtx_i/gtxe2_i/CPLLLOCKDETCLK" logResource="eth/phy/transceiver_inst/gtwizard_inst/gtwizard_v2_5_gbe_gtx_i/gt0_gtwizard_v2_5_gbe_gtx_i/gtxe2_i/CPLLLOCKDETCLK" locationPin="GTXE2_CHANNEL_X0Y10.CPLLLOCKDETCLK" clockNet="clk125_fr"/></twPinLimitRpt></twConst><twConst anchorID="39" twConstType="PERIOD" ><twConstHead uID="3"><twConstName UCFConstName="" ScopeName="">TS_eth_clk62_5_ub = PERIOD TIMEGRP &quot;eth_clk62_5_ub&quot; TS_txoutclk HIGH 50%;</twConstName><twItemCnt>1113</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>284</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMinPer>5.848</twMinPer></twConstHead><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point eth/phy/transceiver_inst/txdata_int_2 (SLICE_X142Y275.CX), 1 path
</twPathRptBanner><twPathRpt anchorID="40"><twConstPath anchorID="41" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>5.076</twSlack><twSrc BELType="FF">eth/phy/transceiver_inst/txdata_double_2</twSrc><twDest BELType="FF">eth/phy/transceiver_inst/txdata_int_2</twDest><twTotPathDel>2.429</twTotPathDel><twClkSkew dest = "3.697" src = "4.015">0.318</twClkSkew><twDelConst>8.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.088" fPhaseErr="0.120" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.177</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>eth/phy/transceiver_inst/txdata_double_2</twSrc><twDest BELType='FF'>eth/phy/transceiver_inst/txdata_int_2</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X139Y268.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="8.000">clk125</twSrcClk><twPathDel><twSite>SLICE_X139Y268.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.223</twDelInfo><twComp>eth/phy/transceiver_inst/txdata_double&lt;3&gt;</twComp><twBEL>eth/phy/transceiver_inst/txdata_double_2</twBEL></twPathDel><twPathDel><twSite>SLICE_X142Y275.CX</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">2.206</twDelInfo><twComp>eth/phy/transceiver_inst/txdata_double&lt;2&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X142Y275.CLK</twSite><twDelType>Tdick</twDelType><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>eth/phy/transceiver_inst/txdata_int&lt;3&gt;</twComp><twBEL>eth/phy/transceiver_inst/txdata_int_2</twBEL></twPathDel><twLogDel>0.223</twLogDel><twRouteDel>2.206</twRouteDel><twTotDel>2.429</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="16.000">eth/clk62_5</twDestClk><twPctLog>9.2</twPctLog><twPctRoute>90.8</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point eth/phy/transceiver_inst/txcharisk_int_1 (SLICE_X140Y273.BX), 1 path
</twPathRptBanner><twPathRpt anchorID="42"><twConstPath anchorID="43" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>5.222</twSlack><twSrc BELType="FF">eth/phy/transceiver_inst/txcharisk_double_1</twSrc><twDest BELType="FF">eth/phy/transceiver_inst/txcharisk_int_1</twDest><twTotPathDel>2.281</twTotPathDel><twClkSkew dest = "3.698" src = "4.018">0.320</twClkSkew><twDelConst>8.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.088" fPhaseErr="0.120" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.177</twClkUncert><twDetPath maxSiteLen="19" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>eth/phy/transceiver_inst/txcharisk_double_1</twSrc><twDest BELType='FF'>eth/phy/transceiver_inst/txcharisk_int_1</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X137Y265.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="8.000">clk125</twSrcClk><twPathDel><twSite>SLICE_X137Y265.CMUX</twSite><twDelType>Tshcko</twDelType><twDelInfo twEdge="twRising">0.285</twDelInfo><twComp>eth/phy/transceiver_inst/txcharisk_double&lt;1&gt;</twComp><twBEL>eth/phy/transceiver_inst/txcharisk_double_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X140Y273.BX</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.965</twDelInfo><twComp>eth/phy/transceiver_inst/txcharisk_double&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X140Y273.CLK</twSite><twDelType>Tdick</twDelType><twDelInfo twEdge="twRising">0.031</twDelInfo><twComp>eth/phy/transceiver_inst/txcharisk_int&lt;1&gt;</twComp><twBEL>eth/phy/transceiver_inst/txcharisk_int_1</twBEL></twPathDel><twLogDel>0.316</twLogDel><twRouteDel>1.965</twRouteDel><twTotDel>2.281</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="16.000">eth/clk62_5</twDestClk><twPctLog>13.9</twPctLog><twPctRoute>86.1</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point eth/phy/transceiver_inst/txdata_int_10 (SLICE_X141Y273.CX), 1 path
</twPathRptBanner><twPathRpt anchorID="44"><twConstPath anchorID="45" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>5.258</twSlack><twSrc BELType="FF">eth/phy/transceiver_inst/txdata_double_10</twSrc><twDest BELType="FF">eth/phy/transceiver_inst/txdata_int_10</twDest><twTotPathDel>2.249</twTotPathDel><twClkSkew dest = "3.698" src = "4.014">0.316</twClkSkew><twDelConst>8.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.088" fPhaseErr="0.120" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.177</twClkUncert><twDetPath maxSiteLen="19" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>eth/phy/transceiver_inst/txdata_double_10</twSrc><twDest BELType='FF'>eth/phy/transceiver_inst/txdata_int_10</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X136Y269.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="8.000">clk125</twSrcClk><twPathDel><twSite>SLICE_X136Y269.CMUX</twSite><twDelType>Tshcko</twDelType><twDelInfo twEdge="twRising">0.317</twDelInfo><twComp>eth/phy/transceiver_inst/txdata_double&lt;15&gt;</twComp><twBEL>eth/phy/transceiver_inst/txdata_double_10</twBEL></twPathDel><twPathDel><twSite>SLICE_X141Y273.CX</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.913</twDelInfo><twComp>eth/phy/transceiver_inst/txdata_double&lt;10&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X141Y273.CLK</twSite><twDelType>Tdick</twDelType><twDelInfo twEdge="twRising">0.019</twDelInfo><twComp>eth/phy/transceiver_inst/txdata_int&lt;11&gt;</twComp><twBEL>eth/phy/transceiver_inst/txdata_int_10</twBEL></twPathDel><twLogDel>0.336</twLogDel><twRouteDel>1.913</twRouteDel><twTotDel>2.249</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="16.000">eth/clk62_5</twDestClk><twPctLog>14.9</twPctLog><twPctRoute>85.1</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner sType="PathClass">Hold Paths: TS_eth_clk62_5_ub = PERIOD TIMEGRP &quot;eth_clk62_5_ub&quot; TS_txoutclk HIGH 50%;
</twPathRptBanner><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point eth/phy/transceiver_inst/reclock_encommaalign/reset_sync1 (SLICE_X130Y267.SR), 1 path
</twPathRptBanner><twPathRpt anchorID="46"><twConstPath anchorID="47" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.102</twSlack><twSrc BELType="FF">eth/phy/gig_eth_pcs_pma_core/U0/gpcs_pma_inst/SYNCHRONISATION/ENCOMMAALIGN</twSrc><twDest BELType="FF">eth/phy/transceiver_inst/reclock_encommaalign/reset_sync1</twDest><twTotPathDel>0.678</twTotPathDel><twClkSkew dest = "2.105" src = "1.706">-0.399</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.088" fPhaseErr="0.120" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.177</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>eth/phy/gig_eth_pcs_pma_core/U0/gpcs_pma_inst/SYNCHRONISATION/ENCOMMAALIGN</twSrc><twDest BELType='FF'>eth/phy/transceiver_inst/reclock_encommaalign/reset_sync1</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X115Y248.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="16.000">clk125</twSrcClk><twPathDel><twSite>SLICE_X115Y248.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.100</twDelInfo><twComp>eth/phy/enablealign</twComp><twBEL>eth/phy/gig_eth_pcs_pma_core/U0/gpcs_pma_inst/SYNCHRONISATION/ENCOMMAALIGN</twBEL></twPathDel><twPathDel><twSite>SLICE_X130Y267.SR</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twFalling">0.526</twDelInfo><twComp>eth/phy/enablealign</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X130Y267.CLK</twSite><twDelType>Tremck</twDelType><twDelInfo twEdge="twFalling">0.052</twDelInfo><twComp>eth/phy/transceiver_inst/encommaalign_int</twComp><twBEL>eth/phy/transceiver_inst/reclock_encommaalign/reset_sync1</twBEL></twPathDel><twLogDel>0.152</twLogDel><twRouteDel>0.526</twRouteDel><twTotDel>0.678</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="16.000">eth/clk62_5</twDestClk><twPctLog>22.4</twPctLog><twPctRoute>77.6</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point eth/phy/transceiver_inst/reclock_encommaalign/reset_sync2 (SLICE_X130Y267.SR), 1 path
</twPathRptBanner><twPathRpt anchorID="48"><twConstPath anchorID="49" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.102</twSlack><twSrc BELType="FF">eth/phy/gig_eth_pcs_pma_core/U0/gpcs_pma_inst/SYNCHRONISATION/ENCOMMAALIGN</twSrc><twDest BELType="FF">eth/phy/transceiver_inst/reclock_encommaalign/reset_sync2</twDest><twTotPathDel>0.678</twTotPathDel><twClkSkew dest = "2.105" src = "1.706">-0.399</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.088" fPhaseErr="0.120" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.177</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>eth/phy/gig_eth_pcs_pma_core/U0/gpcs_pma_inst/SYNCHRONISATION/ENCOMMAALIGN</twSrc><twDest BELType='FF'>eth/phy/transceiver_inst/reclock_encommaalign/reset_sync2</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X115Y248.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="16.000">clk125</twSrcClk><twPathDel><twSite>SLICE_X115Y248.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.100</twDelInfo><twComp>eth/phy/enablealign</twComp><twBEL>eth/phy/gig_eth_pcs_pma_core/U0/gpcs_pma_inst/SYNCHRONISATION/ENCOMMAALIGN</twBEL></twPathDel><twPathDel><twSite>SLICE_X130Y267.SR</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twFalling">0.526</twDelInfo><twComp>eth/phy/enablealign</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X130Y267.CLK</twSite><twDelType>Tremck</twDelType><twDelInfo twEdge="twFalling">0.052</twDelInfo><twComp>eth/phy/transceiver_inst/encommaalign_int</twComp><twBEL>eth/phy/transceiver_inst/reclock_encommaalign/reset_sync2</twBEL></twPathDel><twLogDel>0.152</twLogDel><twRouteDel>0.526</twRouteDel><twTotDel>0.678</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="16.000">eth/clk62_5</twDestClk><twPctLog>22.4</twPctLog><twPctRoute>77.6</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point eth/phy/transceiver_inst/gtwizard_inst/gt0_txresetfsm_i/tx_fsm_reset_done_int_s3 (SLICE_X121Y229.AX), 1 path
</twPathRptBanner><twPathRpt anchorID="50"><twConstPath anchorID="51" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.201</twSlack><twSrc BELType="FF">eth/phy/transceiver_inst/gtwizard_inst/gt0_txresetfsm_i/sync_tx_fsm_reset_done_int/data_sync_reg</twSrc><twDest BELType="FF">eth/phy/transceiver_inst/gtwizard_inst/gt0_txresetfsm_i/tx_fsm_reset_done_int_s3</twDest><twTotPathDel>0.214</twTotPathDel><twClkSkew dest = "0.068" src = "0.055">-0.013</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>eth/phy/transceiver_inst/gtwizard_inst/gt0_txresetfsm_i/sync_tx_fsm_reset_done_int/data_sync_reg</twSrc><twDest BELType='FF'>eth/phy/transceiver_inst/gtwizard_inst/gt0_txresetfsm_i/tx_fsm_reset_done_int_s3</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X118Y228.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="16.000">eth/clk62_5</twSrcClk><twPathDel><twSite>SLICE_X118Y228.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.118</twDelInfo><twComp>eth/phy/transceiver_inst/gtwizard_inst/gt0_txresetfsm_i/tx_fsm_reset_done_int_s2</twComp><twBEL>eth/phy/transceiver_inst/gtwizard_inst/gt0_txresetfsm_i/sync_tx_fsm_reset_done_int/data_sync_reg</twBEL></twPathDel><twPathDel><twSite>SLICE_X121Y229.AX</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twFalling">0.136</twDelInfo><twComp>eth/phy/transceiver_inst/gtwizard_inst/gt0_txresetfsm_i/tx_fsm_reset_done_int_s2</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X121Y229.CLK</twSite><twDelType>Tckdi</twDelType><twDelInfo twEdge="twFalling">-0.040</twDelInfo><twComp>eth/phy/transceiver_inst/gtwizard_inst/gt0_txresetfsm_i/tx_fsm_reset_done_int_s3</twComp><twBEL>eth/phy/transceiver_inst/gtwizard_inst/gt0_txresetfsm_i/tx_fsm_reset_done_int_s3</twBEL></twPathDel><twLogDel>0.078</twLogDel><twRouteDel>0.136</twRouteDel><twTotDel>0.214</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="16.000">eth/clk62_5</twDestClk><twPctLog>36.4</twPctLog><twPctRoute>63.6</twPctRoute></twDetPath></twConstPath></twPathRpt><twPinLimitRpt anchorID="52"><twPinLimitBanner>Component Switching Limit Checks: TS_eth_clk62_5_ub = PERIOD TIMEGRP &quot;eth_clk62_5_ub&quot; TS_txoutclk HIGH 50%;</twPinLimitBanner><twPinLimit anchorID="53" type="MINPERIOD" name="Tgtxper_RXUSRCLK(Trx)" slack="12.970" period="16.000" constraintValue="16.000" deviceLimit="3.030" freqLimit="330.033" physResource="eth/phy/transceiver_inst/gtwizard_inst/gtwizard_v2_5_gbe_gtx_i/gt0_gtwizard_v2_5_gbe_gtx_i/gtxe2_i/RXUSRCLK" logResource="eth/phy/transceiver_inst/gtwizard_inst/gtwizard_v2_5_gbe_gtx_i/gt0_gtwizard_v2_5_gbe_gtx_i/gtxe2_i/RXUSRCLK" locationPin="GTXE2_CHANNEL_X0Y10.RXUSRCLK" clockNet="eth/clk62_5"/><twPinLimit anchorID="54" type="MINPERIOD" name="Tgtxper_RXUSRCLK2(Trx2)" slack="12.970" period="16.000" constraintValue="16.000" deviceLimit="3.030" freqLimit="330.033" physResource="eth/phy/transceiver_inst/gtwizard_inst/gtwizard_v2_5_gbe_gtx_i/gt0_gtwizard_v2_5_gbe_gtx_i/gtxe2_i/RXUSRCLK2" logResource="eth/phy/transceiver_inst/gtwizard_inst/gtwizard_v2_5_gbe_gtx_i/gt0_gtwizard_v2_5_gbe_gtx_i/gtxe2_i/RXUSRCLK2" locationPin="GTXE2_CHANNEL_X0Y10.RXUSRCLK2" clockNet="eth/clk62_5"/><twPinLimit anchorID="55" type="MINPERIOD" name="Tgtxper_TXUSRCLK(Ttx)" slack="12.970" period="16.000" constraintValue="16.000" deviceLimit="3.030" freqLimit="330.033" physResource="eth/phy/transceiver_inst/gtwizard_inst/gtwizard_v2_5_gbe_gtx_i/gt0_gtwizard_v2_5_gbe_gtx_i/gtxe2_i/TXUSRCLK" logResource="eth/phy/transceiver_inst/gtwizard_inst/gtwizard_v2_5_gbe_gtx_i/gt0_gtwizard_v2_5_gbe_gtx_i/gtxe2_i/TXUSRCLK" locationPin="GTXE2_CHANNEL_X0Y10.TXUSRCLK" clockNet="eth/clk62_5"/></twPinLimitRpt></twConst><twConst anchorID="56" twConstType="PERIOD" ><twConstHead uID="4"><twConstName UCFConstName="" ScopeName="">TS_eth_clk125_ub = PERIOD TIMEGRP &quot;eth_clk125_ub&quot; TS_txoutclk / 2 HIGH 50%;</twConstName><twItemCnt>46909</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>16703</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMinPer>5.714</twMinPer></twConstHead><twPathRptBanner iPaths="124" iCriticalPaths="0" sType="EndPoint">Paths for end point ipbus/udp_if/tx_byte_sum/lo_byte_5 (SLICE_X78Y107.CIN), 124 paths
</twPathRptBanner><twPathRpt anchorID="57"><twConstPath anchorID="58" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>3.080</twSlack><twSrc BELType="RAM">ipbus/udp_if/ipbus_tx_ram/Mram_ram7</twSrc><twDest BELType="FF">ipbus/udp_if/tx_byte_sum/lo_byte_5</twDest><twTotPathDel>4.726</twTotPathDel><twClkSkew dest = "0.541" src = "0.682">0.141</twClkSkew><twDelConst>8.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.078" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.053</twClkUncert><twDetPath maxSiteLen="19" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='RAM'>ipbus/udp_if/ipbus_tx_ram/Mram_ram7</twSrc><twDest BELType='FF'>ipbus/udp_if/tx_byte_sum/lo_byte_5</twDest><twLogLvls>4</twLogLvls><twSrcSite>RAMB36_X1Y24.CLKBWRCLKL</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk125</twSrcClk><twPathDel><twSite>RAMB36_X1Y24.DOBDO2</twSite><twDelType>Trcko_DOB</twDelType><twDelInfo twEdge="twRising">1.800</twDelInfo><twComp>ipbus/udp_if/ipbus_tx_ram/Mram_ram7</twComp><twBEL>ipbus/udp_if/ipbus_tx_ram/Mram_ram7</twBEL></twPathDel><twPathDel><twSite>SLICE_X74Y110.B3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.666</twDelInfo><twComp>ipbus/udp_if/ipbus_tx_ram/ram_out&lt;26&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X74Y110.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.043</twDelInfo><twComp>ipbus/udp_if/tx_byte_sum/lo_byte_calc.lo_byte_int&lt;3&gt;</twComp><twBEL>ipbus/udp_if/ipbus_tx_ram/Mmux_tx_dob31</twBEL></twPathDel><twPathDel><twSite>SLICE_X74Y110.A4</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.258</twDelInfo><twComp>ipbus/udp_if/udpdob&lt;2&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X74Y110.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.043</twDelInfo><twComp>ipbus/udp_if/tx_byte_sum/lo_byte_calc.lo_byte_int&lt;3&gt;</twComp><twBEL>ipbus/udp_if/tx_byte_sum/Mmux_n006931</twBEL></twPathDel><twPathDel><twSite>SLICE_X78Y106.C4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.601</twDelInfo><twComp>ipbus/udp_if/tx_byte_sum/n0069&lt;2&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X78Y106.COUT</twSite><twDelType>Topcyc</twDelType><twDelInfo twEdge="twRising">0.226</twDelInfo><twComp>ipbus/udp_if/tx_byte_sum/lo_byte&lt;3&gt;</twComp><twBEL>ipbus/udp_if/tx_byte_sum/Madd_lo_byte_calc.hi_byte_int[8]_lo_byte_calc.lo_byte_int[8]_add_7_OUT_lut&lt;2&gt;</twBEL><twBEL>ipbus/udp_if/tx_byte_sum/Madd_lo_byte_calc.hi_byte_int[8]_lo_byte_calc.lo_byte_int[8]_add_7_OUT_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X78Y107.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>ipbus/udp_if/tx_byte_sum/Madd_lo_byte_calc.hi_byte_int[8]_lo_byte_calc.lo_byte_int[8]_add_7_OUT_cy&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X78Y107.CLK</twSite><twDelType>Tcinck</twDelType><twDelInfo twEdge="twRising">0.089</twDelInfo><twComp>ipbus/udp_if/tx_byte_sum/lo_byte&lt;7&gt;</twComp><twBEL>ipbus/udp_if/tx_byte_sum/Madd_lo_byte_calc.hi_byte_int[8]_lo_byte_calc.lo_byte_int[8]_add_7_OUT_cy&lt;7&gt;</twBEL><twBEL>ipbus/udp_if/tx_byte_sum/lo_byte_5</twBEL></twPathDel><twLogDel>2.201</twLogDel><twRouteDel>2.525</twRouteDel><twTotDel>4.726</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="8.000">clk125</twDestClk><twPctLog>46.6</twPctLog><twPctRoute>53.4</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="59"><twConstPath anchorID="60" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>3.080</twSlack><twSrc BELType="RAM">ipbus/udp_if/ipbus_tx_ram/Mram_ram7</twSrc><twDest BELType="FF">ipbus/udp_if/tx_byte_sum/lo_byte_5</twDest><twTotPathDel>4.726</twTotPathDel><twClkSkew dest = "0.541" src = "0.682">0.141</twClkSkew><twDelConst>8.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.078" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.053</twClkUncert><twDetPath maxSiteLen="19" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='RAM'>ipbus/udp_if/ipbus_tx_ram/Mram_ram7</twSrc><twDest BELType='FF'>ipbus/udp_if/tx_byte_sum/lo_byte_5</twDest><twLogLvls>4</twLogLvls><twSrcSite>RAMB36_X1Y24.CLKBWRCLKU</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk125</twSrcClk><twPathDel><twSite>RAMB36_X1Y24.DOBDO2</twSite><twDelType>Trcko_DOB</twDelType><twDelInfo twEdge="twRising">1.800</twDelInfo><twComp>ipbus/udp_if/ipbus_tx_ram/Mram_ram7</twComp><twBEL>ipbus/udp_if/ipbus_tx_ram/Mram_ram7</twBEL></twPathDel><twPathDel><twSite>SLICE_X74Y110.B3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.666</twDelInfo><twComp>ipbus/udp_if/ipbus_tx_ram/ram_out&lt;26&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X74Y110.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.043</twDelInfo><twComp>ipbus/udp_if/tx_byte_sum/lo_byte_calc.lo_byte_int&lt;3&gt;</twComp><twBEL>ipbus/udp_if/ipbus_tx_ram/Mmux_tx_dob31</twBEL></twPathDel><twPathDel><twSite>SLICE_X74Y110.A4</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.258</twDelInfo><twComp>ipbus/udp_if/udpdob&lt;2&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X74Y110.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.043</twDelInfo><twComp>ipbus/udp_if/tx_byte_sum/lo_byte_calc.lo_byte_int&lt;3&gt;</twComp><twBEL>ipbus/udp_if/tx_byte_sum/Mmux_n006931</twBEL></twPathDel><twPathDel><twSite>SLICE_X78Y106.C4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.601</twDelInfo><twComp>ipbus/udp_if/tx_byte_sum/n0069&lt;2&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X78Y106.COUT</twSite><twDelType>Topcyc</twDelType><twDelInfo twEdge="twRising">0.226</twDelInfo><twComp>ipbus/udp_if/tx_byte_sum/lo_byte&lt;3&gt;</twComp><twBEL>ipbus/udp_if/tx_byte_sum/Madd_lo_byte_calc.hi_byte_int[8]_lo_byte_calc.lo_byte_int[8]_add_7_OUT_lut&lt;2&gt;</twBEL><twBEL>ipbus/udp_if/tx_byte_sum/Madd_lo_byte_calc.hi_byte_int[8]_lo_byte_calc.lo_byte_int[8]_add_7_OUT_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X78Y107.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>ipbus/udp_if/tx_byte_sum/Madd_lo_byte_calc.hi_byte_int[8]_lo_byte_calc.lo_byte_int[8]_add_7_OUT_cy&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X78Y107.CLK</twSite><twDelType>Tcinck</twDelType><twDelInfo twEdge="twRising">0.089</twDelInfo><twComp>ipbus/udp_if/tx_byte_sum/lo_byte&lt;7&gt;</twComp><twBEL>ipbus/udp_if/tx_byte_sum/Madd_lo_byte_calc.hi_byte_int[8]_lo_byte_calc.lo_byte_int[8]_add_7_OUT_cy&lt;7&gt;</twBEL><twBEL>ipbus/udp_if/tx_byte_sum/lo_byte_5</twBEL></twPathDel><twLogDel>2.201</twLogDel><twRouteDel>2.525</twRouteDel><twTotDel>4.726</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="8.000">clk125</twDestClk><twPctLog>46.6</twPctLog><twPctRoute>53.4</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="61"><twConstPath anchorID="62" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>3.232</twSlack><twSrc BELType="RAM">ipbus/udp_if/ipbus_tx_ram/Mram_ram7</twSrc><twDest BELType="FF">ipbus/udp_if/tx_byte_sum/lo_byte_5</twDest><twTotPathDel>4.574</twTotPathDel><twClkSkew dest = "0.541" src = "0.682">0.141</twClkSkew><twDelConst>8.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.078" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.053</twClkUncert><twDetPath maxSiteLen="19" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='RAM'>ipbus/udp_if/ipbus_tx_ram/Mram_ram7</twSrc><twDest BELType='FF'>ipbus/udp_if/tx_byte_sum/lo_byte_5</twDest><twLogLvls>4</twLogLvls><twSrcSite>RAMB36_X1Y24.CLKBWRCLKU</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk125</twSrcClk><twPathDel><twSite>RAMB36_X1Y24.DOBDO3</twSite><twDelType>Trcko_DOB</twDelType><twDelInfo twEdge="twRising">1.800</twDelInfo><twComp>ipbus/udp_if/ipbus_tx_ram/Mram_ram7</twComp><twBEL>ipbus/udp_if/ipbus_tx_ram/Mram_ram7</twBEL></twPathDel><twPathDel><twSite>SLICE_X74Y110.D2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.618</twDelInfo><twComp>ipbus/udp_if/ipbus_tx_ram/ram_out&lt;27&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X74Y110.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.043</twDelInfo><twComp>ipbus/udp_if/tx_byte_sum/lo_byte_calc.lo_byte_int&lt;3&gt;</twComp><twBEL>ipbus/udp_if/ipbus_tx_ram/Mmux_tx_dob41</twBEL></twPathDel><twPathDel><twSite>SLICE_X74Y110.C5</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.177</twDelInfo><twComp>ipbus/udp_if/udpdob&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X74Y110.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.043</twDelInfo><twComp>ipbus/udp_if/tx_byte_sum/lo_byte_calc.lo_byte_int&lt;3&gt;</twComp><twBEL>ipbus/udp_if/tx_byte_sum/Mmux_n006941</twBEL></twPathDel><twPathDel><twSite>SLICE_X78Y106.D4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.581</twDelInfo><twComp>ipbus/udp_if/tx_byte_sum/n0069&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X78Y106.COUT</twSite><twDelType>Topcyd</twDelType><twDelInfo twEdge="twRising">0.223</twDelInfo><twComp>ipbus/udp_if/tx_byte_sum/lo_byte&lt;3&gt;</twComp><twBEL>ipbus/udp_if/tx_byte_sum/Madd_lo_byte_calc.hi_byte_int[8]_lo_byte_calc.lo_byte_int[8]_add_7_OUT_lut&lt;3&gt;</twBEL><twBEL>ipbus/udp_if/tx_byte_sum/Madd_lo_byte_calc.hi_byte_int[8]_lo_byte_calc.lo_byte_int[8]_add_7_OUT_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X78Y107.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>ipbus/udp_if/tx_byte_sum/Madd_lo_byte_calc.hi_byte_int[8]_lo_byte_calc.lo_byte_int[8]_add_7_OUT_cy&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X78Y107.CLK</twSite><twDelType>Tcinck</twDelType><twDelInfo twEdge="twRising">0.089</twDelInfo><twComp>ipbus/udp_if/tx_byte_sum/lo_byte&lt;7&gt;</twComp><twBEL>ipbus/udp_if/tx_byte_sum/Madd_lo_byte_calc.hi_byte_int[8]_lo_byte_calc.lo_byte_int[8]_add_7_OUT_cy&lt;7&gt;</twBEL><twBEL>ipbus/udp_if/tx_byte_sum/lo_byte_5</twBEL></twPathDel><twLogDel>2.198</twLogDel><twRouteDel>2.376</twRouteDel><twTotDel>4.574</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="8.000">clk125</twDestClk><twPctLog>48.1</twPctLog><twPctRoute>51.9</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="248" iCriticalPaths="0" sType="EndPoint">Paths for end point ipbus/udp_if/tx_byte_sum/lo_byte_8 (SLICE_X78Y108.CIN), 248 paths
</twPathRptBanner><twPathRpt anchorID="63"><twConstPath anchorID="64" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>3.082</twSlack><twSrc BELType="RAM">ipbus/udp_if/ipbus_tx_ram/Mram_ram7</twSrc><twDest BELType="FF">ipbus/udp_if/tx_byte_sum/lo_byte_8</twDest><twTotPathDel>4.723</twTotPathDel><twClkSkew dest = "0.540" src = "0.682">0.142</twClkSkew><twDelConst>8.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.078" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.053</twClkUncert><twDetPath maxSiteLen="19" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='RAM'>ipbus/udp_if/ipbus_tx_ram/Mram_ram7</twSrc><twDest BELType='FF'>ipbus/udp_if/tx_byte_sum/lo_byte_8</twDest><twLogLvls>5</twLogLvls><twSrcSite>RAMB36_X1Y24.CLKBWRCLKL</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk125</twSrcClk><twPathDel><twSite>RAMB36_X1Y24.DOBDO2</twSite><twDelType>Trcko_DOB</twDelType><twDelInfo twEdge="twRising">1.800</twDelInfo><twComp>ipbus/udp_if/ipbus_tx_ram/Mram_ram7</twComp><twBEL>ipbus/udp_if/ipbus_tx_ram/Mram_ram7</twBEL></twPathDel><twPathDel><twSite>SLICE_X74Y110.B3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.666</twDelInfo><twComp>ipbus/udp_if/ipbus_tx_ram/ram_out&lt;26&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X74Y110.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.043</twDelInfo><twComp>ipbus/udp_if/tx_byte_sum/lo_byte_calc.lo_byte_int&lt;3&gt;</twComp><twBEL>ipbus/udp_if/ipbus_tx_ram/Mmux_tx_dob31</twBEL></twPathDel><twPathDel><twSite>SLICE_X74Y110.A4</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.258</twDelInfo><twComp>ipbus/udp_if/udpdob&lt;2&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X74Y110.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.043</twDelInfo><twComp>ipbus/udp_if/tx_byte_sum/lo_byte_calc.lo_byte_int&lt;3&gt;</twComp><twBEL>ipbus/udp_if/tx_byte_sum/Mmux_n006931</twBEL></twPathDel><twPathDel><twSite>SLICE_X78Y106.C4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.601</twDelInfo><twComp>ipbus/udp_if/tx_byte_sum/n0069&lt;2&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X78Y106.COUT</twSite><twDelType>Topcyc</twDelType><twDelInfo twEdge="twRising">0.226</twDelInfo><twComp>ipbus/udp_if/tx_byte_sum/lo_byte&lt;3&gt;</twComp><twBEL>ipbus/udp_if/tx_byte_sum/Madd_lo_byte_calc.hi_byte_int[8]_lo_byte_calc.lo_byte_int[8]_add_7_OUT_lut&lt;2&gt;</twBEL><twBEL>ipbus/udp_if/tx_byte_sum/Madd_lo_byte_calc.hi_byte_int[8]_lo_byte_calc.lo_byte_int[8]_add_7_OUT_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X78Y107.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>ipbus/udp_if/tx_byte_sum/Madd_lo_byte_calc.hi_byte_int[8]_lo_byte_calc.lo_byte_int[8]_add_7_OUT_cy&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X78Y107.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.054</twDelInfo><twComp>ipbus/udp_if/tx_byte_sum/lo_byte&lt;7&gt;</twComp><twBEL>ipbus/udp_if/tx_byte_sum/Madd_lo_byte_calc.hi_byte_int[8]_lo_byte_calc.lo_byte_int[8]_add_7_OUT_cy&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X78Y108.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>ipbus/udp_if/tx_byte_sum/Madd_lo_byte_calc.hi_byte_int[8]_lo_byte_calc.lo_byte_int[8]_add_7_OUT_cy&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X78Y108.CLK</twSite><twDelType>Tcinck</twDelType><twDelInfo twEdge="twRising">0.032</twDelInfo><twComp>ipbus/udp_if/tx_byte_sum/lo_byte&lt;8&gt;</twComp><twBEL>ipbus/udp_if/tx_byte_sum/Madd_lo_byte_calc.hi_byte_int[8]_lo_byte_calc.lo_byte_int[8]_add_7_OUT_xor&lt;8&gt;</twBEL><twBEL>ipbus/udp_if/tx_byte_sum/lo_byte_8</twBEL></twPathDel><twLogDel>2.198</twLogDel><twRouteDel>2.525</twRouteDel><twTotDel>4.723</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="8.000">clk125</twDestClk><twPctLog>46.5</twPctLog><twPctRoute>53.5</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="65"><twConstPath anchorID="66" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>3.082</twSlack><twSrc BELType="RAM">ipbus/udp_if/ipbus_tx_ram/Mram_ram7</twSrc><twDest BELType="FF">ipbus/udp_if/tx_byte_sum/lo_byte_8</twDest><twTotPathDel>4.723</twTotPathDel><twClkSkew dest = "0.540" src = "0.682">0.142</twClkSkew><twDelConst>8.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.078" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.053</twClkUncert><twDetPath maxSiteLen="19" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='RAM'>ipbus/udp_if/ipbus_tx_ram/Mram_ram7</twSrc><twDest BELType='FF'>ipbus/udp_if/tx_byte_sum/lo_byte_8</twDest><twLogLvls>5</twLogLvls><twSrcSite>RAMB36_X1Y24.CLKBWRCLKU</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk125</twSrcClk><twPathDel><twSite>RAMB36_X1Y24.DOBDO2</twSite><twDelType>Trcko_DOB</twDelType><twDelInfo twEdge="twRising">1.800</twDelInfo><twComp>ipbus/udp_if/ipbus_tx_ram/Mram_ram7</twComp><twBEL>ipbus/udp_if/ipbus_tx_ram/Mram_ram7</twBEL></twPathDel><twPathDel><twSite>SLICE_X74Y110.B3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.666</twDelInfo><twComp>ipbus/udp_if/ipbus_tx_ram/ram_out&lt;26&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X74Y110.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.043</twDelInfo><twComp>ipbus/udp_if/tx_byte_sum/lo_byte_calc.lo_byte_int&lt;3&gt;</twComp><twBEL>ipbus/udp_if/ipbus_tx_ram/Mmux_tx_dob31</twBEL></twPathDel><twPathDel><twSite>SLICE_X74Y110.A4</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.258</twDelInfo><twComp>ipbus/udp_if/udpdob&lt;2&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X74Y110.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.043</twDelInfo><twComp>ipbus/udp_if/tx_byte_sum/lo_byte_calc.lo_byte_int&lt;3&gt;</twComp><twBEL>ipbus/udp_if/tx_byte_sum/Mmux_n006931</twBEL></twPathDel><twPathDel><twSite>SLICE_X78Y106.C4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.601</twDelInfo><twComp>ipbus/udp_if/tx_byte_sum/n0069&lt;2&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X78Y106.COUT</twSite><twDelType>Topcyc</twDelType><twDelInfo twEdge="twRising">0.226</twDelInfo><twComp>ipbus/udp_if/tx_byte_sum/lo_byte&lt;3&gt;</twComp><twBEL>ipbus/udp_if/tx_byte_sum/Madd_lo_byte_calc.hi_byte_int[8]_lo_byte_calc.lo_byte_int[8]_add_7_OUT_lut&lt;2&gt;</twBEL><twBEL>ipbus/udp_if/tx_byte_sum/Madd_lo_byte_calc.hi_byte_int[8]_lo_byte_calc.lo_byte_int[8]_add_7_OUT_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X78Y107.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>ipbus/udp_if/tx_byte_sum/Madd_lo_byte_calc.hi_byte_int[8]_lo_byte_calc.lo_byte_int[8]_add_7_OUT_cy&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X78Y107.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.054</twDelInfo><twComp>ipbus/udp_if/tx_byte_sum/lo_byte&lt;7&gt;</twComp><twBEL>ipbus/udp_if/tx_byte_sum/Madd_lo_byte_calc.hi_byte_int[8]_lo_byte_calc.lo_byte_int[8]_add_7_OUT_cy&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X78Y108.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>ipbus/udp_if/tx_byte_sum/Madd_lo_byte_calc.hi_byte_int[8]_lo_byte_calc.lo_byte_int[8]_add_7_OUT_cy&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X78Y108.CLK</twSite><twDelType>Tcinck</twDelType><twDelInfo twEdge="twRising">0.032</twDelInfo><twComp>ipbus/udp_if/tx_byte_sum/lo_byte&lt;8&gt;</twComp><twBEL>ipbus/udp_if/tx_byte_sum/Madd_lo_byte_calc.hi_byte_int[8]_lo_byte_calc.lo_byte_int[8]_add_7_OUT_xor&lt;8&gt;</twBEL><twBEL>ipbus/udp_if/tx_byte_sum/lo_byte_8</twBEL></twPathDel><twLogDel>2.198</twLogDel><twRouteDel>2.525</twRouteDel><twTotDel>4.723</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="8.000">clk125</twDestClk><twPctLog>46.5</twPctLog><twPctRoute>53.5</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="67"><twConstPath anchorID="68" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>3.234</twSlack><twSrc BELType="RAM">ipbus/udp_if/ipbus_tx_ram/Mram_ram7</twSrc><twDest BELType="FF">ipbus/udp_if/tx_byte_sum/lo_byte_8</twDest><twTotPathDel>4.571</twTotPathDel><twClkSkew dest = "0.540" src = "0.682">0.142</twClkSkew><twDelConst>8.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.078" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.053</twClkUncert><twDetPath maxSiteLen="19" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='RAM'>ipbus/udp_if/ipbus_tx_ram/Mram_ram7</twSrc><twDest BELType='FF'>ipbus/udp_if/tx_byte_sum/lo_byte_8</twDest><twLogLvls>5</twLogLvls><twSrcSite>RAMB36_X1Y24.CLKBWRCLKU</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk125</twSrcClk><twPathDel><twSite>RAMB36_X1Y24.DOBDO3</twSite><twDelType>Trcko_DOB</twDelType><twDelInfo twEdge="twRising">1.800</twDelInfo><twComp>ipbus/udp_if/ipbus_tx_ram/Mram_ram7</twComp><twBEL>ipbus/udp_if/ipbus_tx_ram/Mram_ram7</twBEL></twPathDel><twPathDel><twSite>SLICE_X74Y110.D2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.618</twDelInfo><twComp>ipbus/udp_if/ipbus_tx_ram/ram_out&lt;27&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X74Y110.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.043</twDelInfo><twComp>ipbus/udp_if/tx_byte_sum/lo_byte_calc.lo_byte_int&lt;3&gt;</twComp><twBEL>ipbus/udp_if/ipbus_tx_ram/Mmux_tx_dob41</twBEL></twPathDel><twPathDel><twSite>SLICE_X74Y110.C5</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.177</twDelInfo><twComp>ipbus/udp_if/udpdob&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X74Y110.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.043</twDelInfo><twComp>ipbus/udp_if/tx_byte_sum/lo_byte_calc.lo_byte_int&lt;3&gt;</twComp><twBEL>ipbus/udp_if/tx_byte_sum/Mmux_n006941</twBEL></twPathDel><twPathDel><twSite>SLICE_X78Y106.D4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.581</twDelInfo><twComp>ipbus/udp_if/tx_byte_sum/n0069&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X78Y106.COUT</twSite><twDelType>Topcyd</twDelType><twDelInfo twEdge="twRising">0.223</twDelInfo><twComp>ipbus/udp_if/tx_byte_sum/lo_byte&lt;3&gt;</twComp><twBEL>ipbus/udp_if/tx_byte_sum/Madd_lo_byte_calc.hi_byte_int[8]_lo_byte_calc.lo_byte_int[8]_add_7_OUT_lut&lt;3&gt;</twBEL><twBEL>ipbus/udp_if/tx_byte_sum/Madd_lo_byte_calc.hi_byte_int[8]_lo_byte_calc.lo_byte_int[8]_add_7_OUT_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X78Y107.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>ipbus/udp_if/tx_byte_sum/Madd_lo_byte_calc.hi_byte_int[8]_lo_byte_calc.lo_byte_int[8]_add_7_OUT_cy&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X78Y107.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.054</twDelInfo><twComp>ipbus/udp_if/tx_byte_sum/lo_byte&lt;7&gt;</twComp><twBEL>ipbus/udp_if/tx_byte_sum/Madd_lo_byte_calc.hi_byte_int[8]_lo_byte_calc.lo_byte_int[8]_add_7_OUT_cy&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X78Y108.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>ipbus/udp_if/tx_byte_sum/Madd_lo_byte_calc.hi_byte_int[8]_lo_byte_calc.lo_byte_int[8]_add_7_OUT_cy&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X78Y108.CLK</twSite><twDelType>Tcinck</twDelType><twDelInfo twEdge="twRising">0.032</twDelInfo><twComp>ipbus/udp_if/tx_byte_sum/lo_byte&lt;8&gt;</twComp><twBEL>ipbus/udp_if/tx_byte_sum/Madd_lo_byte_calc.hi_byte_int[8]_lo_byte_calc.lo_byte_int[8]_add_7_OUT_xor&lt;8&gt;</twBEL><twBEL>ipbus/udp_if/tx_byte_sum/lo_byte_8</twBEL></twPathDel><twLogDel>2.195</twLogDel><twRouteDel>2.376</twRouteDel><twTotDel>4.571</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="8.000">clk125</twDestClk><twPctLog>48.0</twPctLog><twPctRoute>52.0</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="11" iCriticalPaths="0" sType="EndPoint">Paths for end point ipbus/udp_if/tx_main/send_data.mac_tx_data_int_3 (SLICE_X93Y117.D2), 11 paths
</twPathRptBanner><twPathRpt anchorID="69"><twConstPath anchorID="70" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>3.083</twSlack><twSrc BELType="RAM">ipbus/udp_if/ipbus_tx_ram/Mram_ram7</twSrc><twDest BELType="FF">ipbus/udp_if/tx_main/send_data.mac_tx_data_int_3</twDest><twTotPathDel>4.661</twTotPathDel><twClkSkew dest = "0.991" src = "1.194">0.203</twClkSkew><twDelConst>8.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.078" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.053</twClkUncert><twDetPath maxSiteLen="19" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='RAM'>ipbus/udp_if/ipbus_tx_ram/Mram_ram7</twSrc><twDest BELType='FF'>ipbus/udp_if/tx_main/send_data.mac_tx_data_int_3</twDest><twLogLvls>3</twLogLvls><twSrcSite>RAMB36_X1Y24.CLKBWRCLKU</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk125</twSrcClk><twPathDel><twSite>RAMB36_X1Y24.DOBDO3</twSite><twDelType>Trcko_DOB</twDelType><twDelInfo twEdge="twRising">1.800</twDelInfo><twComp>ipbus/udp_if/ipbus_tx_ram/Mram_ram7</twComp><twBEL>ipbus/udp_if/ipbus_tx_ram/Mram_ram7</twBEL></twPathDel><twPathDel><twSite>SLICE_X74Y110.D2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.618</twDelInfo><twComp>ipbus/udp_if/ipbus_tx_ram/ram_out&lt;27&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X74Y110.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.043</twDelInfo><twComp>ipbus/udp_if/tx_byte_sum/lo_byte_calc.lo_byte_int&lt;3&gt;</twComp><twBEL>ipbus/udp_if/ipbus_tx_ram/Mmux_tx_dob41</twBEL></twPathDel><twPathDel><twSite>SLICE_X91Y117.D4</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.703</twDelInfo><twComp>ipbus/udp_if/udpdob&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X91Y117.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.043</twDelInfo><twComp>ipbus/udp_if/tx_main/send_data.next_mac_tx_data&lt;3&gt;</twComp><twBEL>ipbus/udp_if/tx_main/Mmux_send_data.next_mac_tx_data[7]_GND_444_o_mux_76_OUT41</twBEL></twPathDel><twPathDel><twSite>SLICE_X93Y117.D2</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.445</twDelInfo><twComp>ipbus/udp_if/tx_main/Mmux_send_data.next_mac_tx_data[7]_GND_444_o_mux_76_OUT4</twComp></twPathDel><twPathDel><twSite>SLICE_X93Y117.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.009</twDelInfo><twComp>ipbus/udp_if/tx_main/send_data.mac_tx_data_int&lt;3&gt;</twComp><twBEL>ipbus/udp_if/tx_main/Mmux_send_data.mac_tx_data_int[7]_send_data.next_mac_tx_data[7]_mux_77_OUT41</twBEL><twBEL>ipbus/udp_if/tx_main/send_data.mac_tx_data_int_3</twBEL></twPathDel><twLogDel>1.895</twLogDel><twRouteDel>2.766</twRouteDel><twTotDel>4.661</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="8.000">clk125</twDestClk><twPctLog>40.7</twPctLog><twPctRoute>59.3</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="71"><twConstPath anchorID="72" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>3.401</twSlack><twSrc BELType="RAM">ipbus/udp_if/ipbus_tx_ram/Mram_ram5</twSrc><twDest BELType="FF">ipbus/udp_if/tx_main/send_data.mac_tx_data_int_3</twDest><twTotPathDel>4.406</twTotPathDel><twClkSkew dest = "0.552" src = "0.692">0.140</twClkSkew><twDelConst>8.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.078" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.053</twClkUncert><twDetPath maxSiteLen="19" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='RAM'>ipbus/udp_if/ipbus_tx_ram/Mram_ram5</twSrc><twDest BELType='FF'>ipbus/udp_if/tx_main/send_data.mac_tx_data_int_3</twDest><twLogLvls>3</twLogLvls><twSrcSite>RAMB36_X4Y22.CLKBWRCLKU</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk125</twSrcClk><twPathDel><twSite>RAMB36_X4Y22.DOBDO3</twSite><twDelType>Trcko_DOB</twDelType><twDelInfo twEdge="twRising">1.800</twDelInfo><twComp>ipbus/udp_if/ipbus_tx_ram/Mram_ram5</twComp><twBEL>ipbus/udp_if/ipbus_tx_ram/Mram_ram5</twBEL></twPathDel><twPathDel><twSite>SLICE_X74Y110.D6</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.363</twDelInfo><twComp>ipbus/udp_if/ipbus_tx_ram/ram_out&lt;19&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X74Y110.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.043</twDelInfo><twComp>ipbus/udp_if/tx_byte_sum/lo_byte_calc.lo_byte_int&lt;3&gt;</twComp><twBEL>ipbus/udp_if/ipbus_tx_ram/Mmux_tx_dob41</twBEL></twPathDel><twPathDel><twSite>SLICE_X91Y117.D4</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.703</twDelInfo><twComp>ipbus/udp_if/udpdob&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X91Y117.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.043</twDelInfo><twComp>ipbus/udp_if/tx_main/send_data.next_mac_tx_data&lt;3&gt;</twComp><twBEL>ipbus/udp_if/tx_main/Mmux_send_data.next_mac_tx_data[7]_GND_444_o_mux_76_OUT41</twBEL></twPathDel><twPathDel><twSite>SLICE_X93Y117.D2</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.445</twDelInfo><twComp>ipbus/udp_if/tx_main/Mmux_send_data.next_mac_tx_data[7]_GND_444_o_mux_76_OUT4</twComp></twPathDel><twPathDel><twSite>SLICE_X93Y117.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.009</twDelInfo><twComp>ipbus/udp_if/tx_main/send_data.mac_tx_data_int&lt;3&gt;</twComp><twBEL>ipbus/udp_if/tx_main/Mmux_send_data.mac_tx_data_int[7]_send_data.next_mac_tx_data[7]_mux_77_OUT41</twBEL><twBEL>ipbus/udp_if/tx_main/send_data.mac_tx_data_int_3</twBEL></twPathDel><twLogDel>1.895</twLogDel><twRouteDel>2.511</twRouteDel><twTotDel>4.406</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="8.000">clk125</twDestClk><twPctLog>43.0</twPctLog><twPctRoute>57.0</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="73"><twConstPath anchorID="74" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>3.712</twSlack><twSrc BELType="RAM">ipbus/udp_if/ipbus_tx_ram/Mram_ram3</twSrc><twDest BELType="FF">ipbus/udp_if/tx_main/send_data.mac_tx_data_int_3</twDest><twTotPathDel>4.096</twTotPathDel><twClkSkew dest = "0.991" src = "1.130">0.139</twClkSkew><twDelConst>8.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.078" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.053</twClkUncert><twDetPath maxSiteLen="19" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='RAM'>ipbus/udp_if/ipbus_tx_ram/Mram_ram3</twSrc><twDest BELType='FF'>ipbus/udp_if/tx_main/send_data.mac_tx_data_int_3</twDest><twLogLvls>3</twLogLvls><twSrcSite>RAMB36_X2Y22.CLKBWRCLKU</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk125</twSrcClk><twPathDel><twSite>RAMB36_X2Y22.DOBDO3</twSite><twDelType>Trcko_DOB</twDelType><twDelInfo twEdge="twRising">1.800</twDelInfo><twComp>ipbus/udp_if/ipbus_tx_ram/Mram_ram3</twComp><twBEL>ipbus/udp_if/ipbus_tx_ram/Mram_ram3</twBEL></twPathDel><twPathDel><twSite>SLICE_X74Y110.D1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.053</twDelInfo><twComp>ipbus/udp_if/ipbus_tx_ram/ram_out&lt;11&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X74Y110.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.043</twDelInfo><twComp>ipbus/udp_if/tx_byte_sum/lo_byte_calc.lo_byte_int&lt;3&gt;</twComp><twBEL>ipbus/udp_if/ipbus_tx_ram/Mmux_tx_dob41</twBEL></twPathDel><twPathDel><twSite>SLICE_X91Y117.D4</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.703</twDelInfo><twComp>ipbus/udp_if/udpdob&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X91Y117.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.043</twDelInfo><twComp>ipbus/udp_if/tx_main/send_data.next_mac_tx_data&lt;3&gt;</twComp><twBEL>ipbus/udp_if/tx_main/Mmux_send_data.next_mac_tx_data[7]_GND_444_o_mux_76_OUT41</twBEL></twPathDel><twPathDel><twSite>SLICE_X93Y117.D2</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.445</twDelInfo><twComp>ipbus/udp_if/tx_main/Mmux_send_data.next_mac_tx_data[7]_GND_444_o_mux_76_OUT4</twComp></twPathDel><twPathDel><twSite>SLICE_X93Y117.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.009</twDelInfo><twComp>ipbus/udp_if/tx_main/send_data.mac_tx_data_int&lt;3&gt;</twComp><twBEL>ipbus/udp_if/tx_main/Mmux_send_data.mac_tx_data_int[7]_send_data.next_mac_tx_data[7]_mux_77_OUT41</twBEL><twBEL>ipbus/udp_if/tx_main/send_data.mac_tx_data_int_3</twBEL></twPathDel><twLogDel>1.895</twLogDel><twRouteDel>2.201</twRouteDel><twTotDel>4.096</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="8.000">clk125</twDestClk><twPctLog>46.3</twPctLog><twPctRoute>53.7</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner sType="PathClass">Hold Paths: TS_eth_clk125_ub = PERIOD TIMEGRP &quot;eth_clk125_ub&quot; TS_txoutclk / 2 HIGH 50%;
</twPathRptBanner><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point ipbus/udp_if/RARP_block/data_block.data_buffer_187 (SLICE_X120Y99.C3), 1 path
</twPathRptBanner><twPathRpt anchorID="75"><twConstPath anchorID="76" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.007</twSlack><twSrc BELType="FF">ipbus/udp_if/RARP_block/data_block.data_buffer_179</twSrc><twDest BELType="FF">ipbus/udp_if/RARP_block/data_block.data_buffer_187</twDest><twTotPathDel>0.271</twTotPathDel><twClkSkew dest = "0.764" src = "0.500">-0.264</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>ipbus/udp_if/RARP_block/data_block.data_buffer_179</twSrc><twDest BELType='FF'>ipbus/udp_if/RARP_block/data_block.data_buffer_187</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X120Y101.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="8.000">clk125</twSrcClk><twPathDel><twSite>SLICE_X120Y101.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.118</twDelInfo><twComp>ipbus/udp_if/RARP_block/data_block.data_buffer&lt;179&gt;</twComp><twBEL>ipbus/udp_if/RARP_block/data_block.data_buffer_179</twBEL></twPathDel><twPathDel><twSite>SLICE_X120Y99.C3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twFalling">0.223</twDelInfo><twComp>ipbus/udp_if/RARP_block/data_block.data_buffer&lt;179&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X120Y99.CLK</twSite><twDelType>Tah</twDelType><twDelInfo twEdge="twFalling">-0.070</twDelInfo><twComp>ipbus/udp_if/RARP_block/data_block.data_buffer&lt;188&gt;</twComp><twBEL>ipbus/udp_if/RARP_block/data_block.data_buffer[335]_data_block.data_buffer[335]_mux_6_OUT&lt;179&gt;1</twBEL><twBEL>ipbus/udp_if/RARP_block/data_block.data_buffer_187</twBEL></twPathDel><twLogDel>0.048</twLogDel><twRouteDel>0.223</twRouteDel><twTotDel>0.271</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="8.000">clk125</twDestClk><twPctLog>17.7</twPctLog><twPctRoute>82.3</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point ipbus/udp_if/internal_ram/Mram_ram (RAMB36_X4Y25.DIADI7), 1 path
</twPathRptBanner><twPathRpt anchorID="77"><twConstPath anchorID="78" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.012</twSlack><twSrc BELType="FF">ipbus/udp_if/rx_ram_mux/dia_7</twSrc><twDest BELType="RAM">ipbus/udp_if/internal_ram/Mram_ram</twDest><twTotPathDel>0.123</twTotPathDel><twClkSkew dest = "0.681" src = "0.570">-0.111</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="23" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>ipbus/udp_if/rx_ram_mux/dia_7</twSrc><twDest BELType='RAM'>ipbus/udp_if/internal_ram/Mram_ram</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X118Y140.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="8.000">clk125</twSrcClk><twPathDel><twSite>SLICE_X118Y140.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.206</twDelInfo><twComp>ipbus/udp_if/rx_ram_mux/dia&lt;7&gt;</twComp><twBEL>ipbus/udp_if/rx_ram_mux/dia_7</twBEL></twPathDel><twPathDel><twSite>RAMB36_X4Y25.DIADI7</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twFalling">0.444</twDelInfo><twComp>ipbus/udp_if/rx_ram_mux/dia&lt;7&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>RAMB36_X4Y25.CLKARDCLKU</twSite><twDelType>Trckd_DIA</twDelType><twDelInfo twEdge="twFalling">-0.527</twDelInfo><twComp>ipbus/udp_if/internal_ram/Mram_ram</twComp><twBEL>ipbus/udp_if/internal_ram/Mram_ram</twBEL></twPathDel><twLogDel>-0.321</twLogDel><twRouteDel>0.444</twRouteDel><twTotDel>0.123</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="8.000">clk125</twDestClk><twPctLog>-261.0</twPctLog><twPctRoute>361.0</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point ipbus/udp_if/internal_ram/Mram_ram (RAMB36_X4Y25.DIADI5), 1 path
</twPathRptBanner><twPathRpt anchorID="79"><twConstPath anchorID="80" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.013</twSlack><twSrc BELType="FF">ipbus/udp_if/rx_ram_mux/dia_5</twSrc><twDest BELType="RAM">ipbus/udp_if/internal_ram/Mram_ram</twDest><twTotPathDel>0.127</twTotPathDel><twClkSkew dest = "0.681" src = "0.567">-0.114</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="23" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>ipbus/udp_if/rx_ram_mux/dia_5</twSrc><twDest BELType='RAM'>ipbus/udp_if/internal_ram/Mram_ram</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X119Y135.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="8.000">clk125</twSrcClk><twPathDel><twSite>SLICE_X119Y135.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.178</twDelInfo><twComp>ipbus/udp_if/rx_ram_mux/dia&lt;5&gt;</twComp><twBEL>ipbus/udp_if/rx_ram_mux/dia_5</twBEL></twPathDel><twPathDel><twSite>RAMB36_X4Y25.DIADI5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twFalling">0.476</twDelInfo><twComp>ipbus/udp_if/rx_ram_mux/dia&lt;5&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>RAMB36_X4Y25.CLKARDCLKU</twSite><twDelType>Trckd_DIA</twDelType><twDelInfo twEdge="twFalling">-0.527</twDelInfo><twComp>ipbus/udp_if/internal_ram/Mram_ram</twComp><twBEL>ipbus/udp_if/internal_ram/Mram_ram</twBEL></twPathDel><twLogDel>-0.349</twLogDel><twRouteDel>0.476</twRouteDel><twTotDel>0.127</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="8.000">clk125</twDestClk><twPctLog>-274.8</twPctLog><twPctRoute>374.8</twPctRoute></twDetPath></twConstPath></twPathRpt><twPinLimitRpt anchorID="81"><twPinLimitBanner>Component Switching Limit Checks: TS_eth_clk125_ub = PERIOD TIMEGRP &quot;eth_clk125_ub&quot; TS_txoutclk / 2 HIGH 50%;</twPinLimitBanner><twPinLimit anchorID="82" type="MINPERIOD" name="Tgtxper_DRPCLK" slack="2.286" period="8.000" constraintValue="8.000" deviceLimit="5.714" freqLimit="175.009" physResource="eth/phy/transceiver_inst/gtwizard_inst/gtwizard_v2_5_gbe_gtx_i/gt0_gtwizard_v2_5_gbe_gtx_i/gtxe2_i/DRPCLK" logResource="eth/phy/transceiver_inst/gtwizard_inst/gtwizard_v2_5_gbe_gtx_i/gt0_gtwizard_v2_5_gbe_gtx_i/gtxe2_i/DRPCLK" locationPin="GTXE2_CHANNEL_X0Y10.DRPCLK" clockNet="clk125"/><twPinLimit anchorID="83" type="MINPERIOD" name="Trper_CLKA" slack="6.161" period="8.000" constraintValue="8.000" deviceLimit="1.839" freqLimit="543.774" physResource="ipbus/udp_if/ipbus_rx_ram/Mram_ram41/CLKARDCLKL" logResource="ipbus/udp_if/ipbus_rx_ram/Mram_ram41/CLKARDCLKL" locationPin="RAMB36_X4Y42.CLKARDCLKL" clockNet="clk125"/><twPinLimit anchorID="84" type="MINPERIOD" name="Trper_CLKA" slack="6.161" period="8.000" constraintValue="8.000" deviceLimit="1.839" freqLimit="543.774" physResource="ipbus/udp_if/ipbus_rx_ram/Mram_ram41/CLKARDCLKU" logResource="ipbus/udp_if/ipbus_rx_ram/Mram_ram41/CLKARDCLKU" locationPin="RAMB36_X4Y42.CLKARDCLKU" clockNet="clk125"/></twPinLimitRpt></twConst><twConst anchorID="85" twConstType="PERIOD" ><twConstHead uID="5"><twConstName UCFConstName="" ScopeName="">TS_clocks_clk_ipb_i = PERIOD TIMEGRP &quot;clocks_clk_ipb_i&quot; TS_gt_clk / 0.25 HIGH         50%;</twConstName><twItemCnt>32286</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>3505</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMinPer>9.377</twMinPer></twConstHead><twPathRptBanner iPaths="68" iCriticalPaths="0" sType="EndPoint">Paths for end point ipbus/udp_if/ipbus_tx_ram/Mram_ram5 (RAMB36_X4Y22.DIADI3), 68 paths
</twPathRptBanner><twPathRpt anchorID="86"><twConstPath anchorID="87" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>22.623</twSlack><twSrc BELType="FF">ipbus/trans/sm/addr_0</twSrc><twDest BELType="RAM">ipbus/udp_if/ipbus_tx_ram/Mram_ram5</twDest><twTotPathDel>9.422</twTotPathDel><twClkSkew dest = "1.254" src = "1.124">-0.130</twClkSkew><twDelConst>32.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.154" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.085</twClkUncert><twDetPath maxSiteLen="23" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>ipbus/trans/sm/addr_0</twSrc><twDest BELType='RAM'>ipbus/udp_if/ipbus_tx_ram/Mram_ram5</twDest><twLogLvls>4</twLogLvls><twSrcSite>SLICE_X105Y191.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">ipb_clk</twSrcClk><twPathDel><twSite>SLICE_X105Y191.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.223</twDelInfo><twComp>ipbus/trans/sm/addr&lt;3&gt;</twComp><twBEL>ipbus/trans/sm/addr_0</twBEL></twPathDel><twPathDel><twSite>SLICE_X89Y173.D4</twSite><twDelType>net</twDelType><twFanCnt>147</twFanCnt><twDelInfo twEdge="twRising">2.724</twDelInfo><twComp>ipbus/trans/sm/addr&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X89Y173.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.043</twDelInfo><twComp>ipbus/udp_if/rx_packet_parser/ip_pkt.pkt_data&lt;23&gt;</twComp><twBEL>ipbus/trans/cfg/_n0368&lt;7&gt;1</twBEL></twPathDel><twPathDel><twSite>SLICE_X103Y177.D4</twSite><twDelType>net</twDelType><twFanCnt>11</twFanCnt><twDelInfo twEdge="twRising">1.170</twDelInfo><twComp>ipbus/trans/cfg/_n0368</twComp></twPathDel><twPathDel><twSite>SLICE_X103Y177.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.043</twDelInfo><twComp>N313</twComp><twBEL>slaves/fabric/Mmux_ipb_out_ipb_rdata119_SW1</twBEL></twPathDel><twPathDel><twSite>SLICE_X102Y181.A5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.533</twDelInfo><twComp>N313</twComp></twPathDel><twPathDel><twSite>SLICE_X102Y181.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.043</twDelInfo><twComp>ipbus/trans_out_wdata&lt;17&gt;</twComp><twBEL>ipbus/trans/iface/Mmux_trans_out_wdata113</twBEL></twPathDel><twPathDel><twSite>SLICE_X102Y181.B6</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.197</twDelInfo><twComp>ipbus/trans/iface/Mmux_trans_out_wdata111</twComp></twPathDel><twPathDel><twSite>SLICE_X102Y181.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.043</twDelInfo><twComp>ipbus/trans_out_wdata&lt;17&gt;</twComp><twBEL>ipbus/trans/iface/Mmux_trans_out_wdata114</twBEL></twPathDel><twPathDel><twSite>RAMB36_X4Y22.DIADI3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">3.860</twDelInfo><twComp>ipbus/trans_out_wdata&lt;19&gt;</twComp></twPathDel><twPathDel><twSite>RAMB36_X4Y22.CLKARDCLKU</twSite><twDelType>Trdck_DIA</twDelType><twDelInfo twEdge="twRising">0.543</twDelInfo><twComp>ipbus/udp_if/ipbus_tx_ram/Mram_ram5</twComp><twBEL>ipbus/udp_if/ipbus_tx_ram/Mram_ram5</twBEL></twPathDel><twLogDel>0.938</twLogDel><twRouteDel>8.484</twRouteDel><twTotDel>9.422</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="32.000">ipb_clk</twDestClk><twPctLog>10.0</twPctLog><twPctRoute>90.0</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="88"><twConstPath anchorID="89" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>23.076</twSlack><twSrc BELType="RAM">ipbus/udp_if/ipbus_rx_ram/Mram_ram31</twSrc><twDest BELType="RAM">ipbus/udp_if/ipbus_tx_ram/Mram_ram5</twDest><twTotPathDel>8.883</twTotPathDel><twClkSkew dest = "1.359" src = "1.315">-0.044</twClkSkew><twDelConst>32.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.154" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.085</twClkUncert><twDetPath maxSiteLen="23" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='RAM'>ipbus/udp_if/ipbus_rx_ram/Mram_ram31</twSrc><twDest BELType='RAM'>ipbus/udp_if/ipbus_tx_ram/Mram_ram5</twDest><twLogLvls>2</twLogLvls><twSrcSite>RAMB36_X4Y41.CLKBWRCLKU</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">ipb_clk</twSrcClk><twPathDel><twSite>RAMB36_X4Y41.DOBDO3</twSite><twDelType>Trcko_DOB</twDelType><twDelInfo twEdge="twRising">1.800</twDelInfo><twComp>ipbus/udp_if/ipbus_rx_ram/Mram_ram31</twComp><twBEL>ipbus/udp_if/ipbus_rx_ram/Mram_ram31</twBEL></twPathDel><twPathDel><twSite>SLICE_X105Y189.C3</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">1.292</twDelInfo><twComp>ipbus/trans_in_udp_rdata&lt;19&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X105Y189.CMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.141</twDelInfo><twComp>ipbus/trans/sm/rmw_result&lt;19&gt;</twComp><twBEL>ipbus/trans/iface/Mmux_rxd111</twBEL></twPathDel><twPathDel><twSite>SLICE_X102Y181.B2</twSite><twDelType>net</twDelType><twFanCnt>7</twFanCnt><twDelInfo twEdge="twRising">1.204</twDelInfo><twComp>ipbus/trans/rx_data&lt;19&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X102Y181.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.043</twDelInfo><twComp>ipbus/trans_out_wdata&lt;17&gt;</twComp><twBEL>ipbus/trans/iface/Mmux_trans_out_wdata114</twBEL></twPathDel><twPathDel><twSite>RAMB36_X4Y22.DIADI3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">3.860</twDelInfo><twComp>ipbus/trans_out_wdata&lt;19&gt;</twComp></twPathDel><twPathDel><twSite>RAMB36_X4Y22.CLKARDCLKU</twSite><twDelType>Trdck_DIA</twDelType><twDelInfo twEdge="twRising">0.543</twDelInfo><twComp>ipbus/udp_if/ipbus_tx_ram/Mram_ram5</twComp><twBEL>ipbus/udp_if/ipbus_tx_ram/Mram_ram5</twBEL></twPathDel><twLogDel>2.527</twLogDel><twRouteDel>6.356</twRouteDel><twTotDel>8.883</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="32.000">ipb_clk</twDestClk><twPctLog>28.4</twPctLog><twPctRoute>71.6</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="90"><twConstPath anchorID="91" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>23.125</twSlack><twSrc BELType="FF">ipbus/trans/sm/addr_1</twSrc><twDest BELType="RAM">ipbus/udp_if/ipbus_tx_ram/Mram_ram5</twDest><twTotPathDel>8.920</twTotPathDel><twClkSkew dest = "1.254" src = "1.124">-0.130</twClkSkew><twDelConst>32.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.154" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.085</twClkUncert><twDetPath maxSiteLen="23" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>ipbus/trans/sm/addr_1</twSrc><twDest BELType='RAM'>ipbus/udp_if/ipbus_tx_ram/Mram_ram5</twDest><twLogLvls>4</twLogLvls><twSrcSite>SLICE_X104Y191.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">ipb_clk</twSrcClk><twPathDel><twSite>SLICE_X104Y191.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>ipbus/trans/sm/addr&lt;1&gt;</twComp><twBEL>ipbus/trans/sm/addr_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X89Y173.D1</twSite><twDelType>net</twDelType><twFanCnt>80</twFanCnt><twDelInfo twEdge="twRising">2.186</twDelInfo><twComp>ipbus/trans/sm/addr&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X89Y173.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.043</twDelInfo><twComp>ipbus/udp_if/rx_packet_parser/ip_pkt.pkt_data&lt;23&gt;</twComp><twBEL>ipbus/trans/cfg/_n0368&lt;7&gt;1</twBEL></twPathDel><twPathDel><twSite>SLICE_X103Y177.D4</twSite><twDelType>net</twDelType><twFanCnt>11</twFanCnt><twDelInfo twEdge="twRising">1.170</twDelInfo><twComp>ipbus/trans/cfg/_n0368</twComp></twPathDel><twPathDel><twSite>SLICE_X103Y177.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.043</twDelInfo><twComp>N313</twComp><twBEL>slaves/fabric/Mmux_ipb_out_ipb_rdata119_SW1</twBEL></twPathDel><twPathDel><twSite>SLICE_X102Y181.A5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.533</twDelInfo><twComp>N313</twComp></twPathDel><twPathDel><twSite>SLICE_X102Y181.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.043</twDelInfo><twComp>ipbus/trans_out_wdata&lt;17&gt;</twComp><twBEL>ipbus/trans/iface/Mmux_trans_out_wdata113</twBEL></twPathDel><twPathDel><twSite>SLICE_X102Y181.B6</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.197</twDelInfo><twComp>ipbus/trans/iface/Mmux_trans_out_wdata111</twComp></twPathDel><twPathDel><twSite>SLICE_X102Y181.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.043</twDelInfo><twComp>ipbus/trans_out_wdata&lt;17&gt;</twComp><twBEL>ipbus/trans/iface/Mmux_trans_out_wdata114</twBEL></twPathDel><twPathDel><twSite>RAMB36_X4Y22.DIADI3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">3.860</twDelInfo><twComp>ipbus/trans_out_wdata&lt;19&gt;</twComp></twPathDel><twPathDel><twSite>RAMB36_X4Y22.CLKARDCLKU</twSite><twDelType>Trdck_DIA</twDelType><twDelInfo twEdge="twRising">0.543</twDelInfo><twComp>ipbus/udp_if/ipbus_tx_ram/Mram_ram5</twComp><twBEL>ipbus/udp_if/ipbus_tx_ram/Mram_ram5</twBEL></twPathDel><twLogDel>0.974</twLogDel><twRouteDel>7.946</twRouteDel><twTotDel>8.920</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="32.000">ipb_clk</twDestClk><twPctLog>10.9</twPctLog><twPctRoute>89.1</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="68" iCriticalPaths="0" sType="EndPoint">Paths for end point ipbus/udp_if/ipbus_tx_ram/Mram_ram8 (RAMB36_X3Y24.DIADI1), 68 paths
</twPathRptBanner><twPathRpt anchorID="92"><twConstPath anchorID="93" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>23.472</twSlack><twSrc BELType="FF">ipbus/trans/sm/addr_0</twSrc><twDest BELType="RAM">ipbus/udp_if/ipbus_tx_ram/Mram_ram8</twDest><twTotPathDel>8.511</twTotPathDel><twClkSkew dest = "1.192" src = "1.124">-0.068</twClkSkew><twDelConst>32.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.154" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.085</twClkUncert><twDetPath maxSiteLen="23" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>ipbus/trans/sm/addr_0</twSrc><twDest BELType='RAM'>ipbus/udp_if/ipbus_tx_ram/Mram_ram8</twDest><twLogLvls>4</twLogLvls><twSrcSite>SLICE_X105Y191.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">ipb_clk</twSrcClk><twPathDel><twSite>SLICE_X105Y191.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.223</twDelInfo><twComp>ipbus/trans/sm/addr&lt;3&gt;</twComp><twBEL>ipbus/trans/sm/addr_0</twBEL></twPathDel><twPathDel><twSite>SLICE_X89Y173.D4</twSite><twDelType>net</twDelType><twFanCnt>147</twFanCnt><twDelInfo twEdge="twRising">2.724</twDelInfo><twComp>ipbus/trans/sm/addr&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X89Y173.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.043</twDelInfo><twComp>ipbus/udp_if/rx_packet_parser/ip_pkt.pkt_data&lt;23&gt;</twComp><twBEL>ipbus/trans/cfg/_n0368&lt;7&gt;1</twBEL></twPathDel><twPathDel><twSite>SLICE_X95Y177.A2</twSite><twDelType>net</twDelType><twFanCnt>11</twFanCnt><twDelInfo twEdge="twRising">0.912</twDelInfo><twComp>ipbus/trans/cfg/_n0368</twComp></twPathDel><twPathDel><twSite>SLICE_X95Y177.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.043</twDelInfo><twComp>N345</twComp><twBEL>slaves/fabric/Mmux_ipb_out_ipb_rdata225_SW1</twBEL></twPathDel><twPathDel><twSite>SLICE_X96Y181.A1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.573</twDelInfo><twComp>N346</twComp></twPathDel><twPathDel><twSite>SLICE_X96Y181.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.043</twDelInfo><twComp>ipbus/trans_out_wdata&lt;29&gt;</twComp><twBEL>ipbus/trans/iface/Mmux_trans_out_wdata221</twBEL></twPathDel><twPathDel><twSite>SLICE_X96Y181.B5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.159</twDelInfo><twComp>ipbus/trans/iface/Mmux_trans_out_wdata22</twComp></twPathDel><twPathDel><twSite>SLICE_X96Y181.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.043</twDelInfo><twComp>ipbus/trans_out_wdata&lt;29&gt;</twComp><twBEL>ipbus/trans/iface/Mmux_trans_out_wdata222</twBEL></twPathDel><twPathDel><twSite>RAMB36_X3Y24.DIADI1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">3.205</twDelInfo><twComp>ipbus/trans_out_wdata&lt;29&gt;</twComp></twPathDel><twPathDel><twSite>RAMB36_X3Y24.CLKARDCLKU</twSite><twDelType>Trdck_DIA</twDelType><twDelInfo twEdge="twRising">0.543</twDelInfo><twComp>ipbus/udp_if/ipbus_tx_ram/Mram_ram8</twComp><twBEL>ipbus/udp_if/ipbus_tx_ram/Mram_ram8</twBEL></twPathDel><twLogDel>0.938</twLogDel><twRouteDel>7.573</twRouteDel><twTotDel>8.511</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="32.000">ipb_clk</twDestClk><twPctLog>11.0</twPctLog><twPctRoute>89.0</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="94"><twConstPath anchorID="95" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>23.974</twSlack><twSrc BELType="FF">ipbus/trans/sm/addr_1</twSrc><twDest BELType="RAM">ipbus/udp_if/ipbus_tx_ram/Mram_ram8</twDest><twTotPathDel>8.009</twTotPathDel><twClkSkew dest = "1.192" src = "1.124">-0.068</twClkSkew><twDelConst>32.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.154" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.085</twClkUncert><twDetPath maxSiteLen="23" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>ipbus/trans/sm/addr_1</twSrc><twDest BELType='RAM'>ipbus/udp_if/ipbus_tx_ram/Mram_ram8</twDest><twLogLvls>4</twLogLvls><twSrcSite>SLICE_X104Y191.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">ipb_clk</twSrcClk><twPathDel><twSite>SLICE_X104Y191.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>ipbus/trans/sm/addr&lt;1&gt;</twComp><twBEL>ipbus/trans/sm/addr_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X89Y173.D1</twSite><twDelType>net</twDelType><twFanCnt>80</twFanCnt><twDelInfo twEdge="twRising">2.186</twDelInfo><twComp>ipbus/trans/sm/addr&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X89Y173.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.043</twDelInfo><twComp>ipbus/udp_if/rx_packet_parser/ip_pkt.pkt_data&lt;23&gt;</twComp><twBEL>ipbus/trans/cfg/_n0368&lt;7&gt;1</twBEL></twPathDel><twPathDel><twSite>SLICE_X95Y177.A2</twSite><twDelType>net</twDelType><twFanCnt>11</twFanCnt><twDelInfo twEdge="twRising">0.912</twDelInfo><twComp>ipbus/trans/cfg/_n0368</twComp></twPathDel><twPathDel><twSite>SLICE_X95Y177.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.043</twDelInfo><twComp>N345</twComp><twBEL>slaves/fabric/Mmux_ipb_out_ipb_rdata225_SW1</twBEL></twPathDel><twPathDel><twSite>SLICE_X96Y181.A1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.573</twDelInfo><twComp>N346</twComp></twPathDel><twPathDel><twSite>SLICE_X96Y181.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.043</twDelInfo><twComp>ipbus/trans_out_wdata&lt;29&gt;</twComp><twBEL>ipbus/trans/iface/Mmux_trans_out_wdata221</twBEL></twPathDel><twPathDel><twSite>SLICE_X96Y181.B5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.159</twDelInfo><twComp>ipbus/trans/iface/Mmux_trans_out_wdata22</twComp></twPathDel><twPathDel><twSite>SLICE_X96Y181.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.043</twDelInfo><twComp>ipbus/trans_out_wdata&lt;29&gt;</twComp><twBEL>ipbus/trans/iface/Mmux_trans_out_wdata222</twBEL></twPathDel><twPathDel><twSite>RAMB36_X3Y24.DIADI1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">3.205</twDelInfo><twComp>ipbus/trans_out_wdata&lt;29&gt;</twComp></twPathDel><twPathDel><twSite>RAMB36_X3Y24.CLKARDCLKU</twSite><twDelType>Trdck_DIA</twDelType><twDelInfo twEdge="twRising">0.543</twDelInfo><twComp>ipbus/udp_if/ipbus_tx_ram/Mram_ram8</twComp><twBEL>ipbus/udp_if/ipbus_tx_ram/Mram_ram8</twBEL></twPathDel><twLogDel>0.974</twLogDel><twRouteDel>7.035</twRouteDel><twTotDel>8.009</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="32.000">ipb_clk</twDestClk><twPctLog>12.2</twPctLog><twPctRoute>87.8</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="96"><twConstPath anchorID="97" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>24.267</twSlack><twSrc BELType="RAM">ipbus/udp_if/ipbus_rx_ram/Mram_ram42</twSrc><twDest BELType="RAM">ipbus/udp_if/ipbus_tx_ram/Mram_ram8</twDest><twTotPathDel>7.634</twTotPathDel><twClkSkew dest = "1.192" src = "1.206">0.014</twClkSkew><twDelConst>32.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.154" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.085</twClkUncert><twDetPath maxSiteLen="23" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='RAM'>ipbus/udp_if/ipbus_rx_ram/Mram_ram42</twSrc><twDest BELType='RAM'>ipbus/udp_if/ipbus_tx_ram/Mram_ram8</twDest><twLogLvls>2</twLogLvls><twSrcSite>RAMB36_X5Y37.CLKBWRCLKU</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">ipb_clk</twSrcClk><twPathDel><twSite>RAMB36_X5Y37.DOBDO1</twSite><twDelType>Trcko_DOB</twDelType><twDelInfo twEdge="twRising">1.800</twDelInfo><twComp>ipbus/udp_if/ipbus_rx_ram/Mram_ram42</twComp><twBEL>ipbus/udp_if/ipbus_rx_ram/Mram_ram42</twBEL></twPathDel><twPathDel><twSite>SLICE_X102Y188.D1</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">1.300</twDelInfo><twComp>ipbus/trans_in_udp_rdata&lt;29&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X102Y188.DMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.138</twDelInfo><twComp>ipbus/trans/sm/rmw_result&lt;29&gt;</twComp><twBEL>ipbus/trans/iface/Mmux_rxd221</twBEL></twPathDel><twPathDel><twSite>SLICE_X96Y181.B4</twSite><twDelType>net</twDelType><twFanCnt>9</twFanCnt><twDelInfo twEdge="twRising">0.605</twDelInfo><twComp>ipbus/trans/rx_data&lt;29&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X96Y181.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.043</twDelInfo><twComp>ipbus/trans_out_wdata&lt;29&gt;</twComp><twBEL>ipbus/trans/iface/Mmux_trans_out_wdata222</twBEL></twPathDel><twPathDel><twSite>RAMB36_X3Y24.DIADI1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">3.205</twDelInfo><twComp>ipbus/trans_out_wdata&lt;29&gt;</twComp></twPathDel><twPathDel><twSite>RAMB36_X3Y24.CLKARDCLKU</twSite><twDelType>Trdck_DIA</twDelType><twDelInfo twEdge="twRising">0.543</twDelInfo><twComp>ipbus/udp_if/ipbus_tx_ram/Mram_ram8</twComp><twBEL>ipbus/udp_if/ipbus_tx_ram/Mram_ram8</twBEL></twPathDel><twLogDel>2.524</twLogDel><twRouteDel>5.110</twRouteDel><twTotDel>7.634</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="32.000">ipb_clk</twDestClk><twPctLog>33.1</twPctLog><twPctRoute>66.9</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="69" iCriticalPaths="0" sType="EndPoint">Paths for end point ipbus/udp_if/ipbus_tx_ram/Mram_ram6 (RAMB36_X3Y22.DIADI0), 69 paths
</twPathRptBanner><twPathRpt anchorID="98"><twConstPath anchorID="99" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>23.714</twSlack><twSrc BELType="FF">ipbus/trans/sm/addr_0</twSrc><twDest BELType="RAM">ipbus/udp_if/ipbus_tx_ram/Mram_ram6</twDest><twTotPathDel>8.279</twTotPathDel><twClkSkew dest = "1.202" src = "1.124">-0.078</twClkSkew><twDelConst>32.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.154" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.085</twClkUncert><twDetPath maxSiteLen="23" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>ipbus/trans/sm/addr_0</twSrc><twDest BELType='RAM'>ipbus/udp_if/ipbus_tx_ram/Mram_ram6</twDest><twLogLvls>4</twLogLvls><twSrcSite>SLICE_X105Y191.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">ipb_clk</twSrcClk><twPathDel><twSite>SLICE_X105Y191.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.223</twDelInfo><twComp>ipbus/trans/sm/addr&lt;3&gt;</twComp><twBEL>ipbus/trans/sm/addr_0</twBEL></twPathDel><twPathDel><twSite>SLICE_X89Y173.D4</twSite><twDelType>net</twDelType><twFanCnt>147</twFanCnt><twDelInfo twEdge="twRising">2.724</twDelInfo><twComp>ipbus/trans/sm/addr&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X89Y173.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.043</twDelInfo><twComp>ipbus/udp_if/rx_packet_parser/ip_pkt.pkt_data&lt;23&gt;</twComp><twBEL>ipbus/trans/cfg/_n0368&lt;7&gt;1</twBEL></twPathDel><twPathDel><twSite>SLICE_X95Y178.C6</twSite><twDelType>net</twDelType><twFanCnt>11</twFanCnt><twDelInfo twEdge="twRising">0.751</twDelInfo><twComp>ipbus/trans/cfg/_n0368</twComp></twPathDel><twPathDel><twSite>SLICE_X95Y178.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.043</twDelInfo><twComp>N318</twComp><twBEL>slaves/fabric/Mmux_ipb_out_ipb_rdata135_SW1</twBEL></twPathDel><twPathDel><twSite>SLICE_X98Y179.A6</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.285</twDelInfo><twComp>N319</twComp></twPathDel><twPathDel><twSite>SLICE_X98Y179.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.043</twDelInfo><twComp>ipbus/trans/sm/hdr&lt;23&gt;</twComp><twBEL>ipbus/trans/iface/Mmux_trans_out_wdata131</twBEL></twPathDel><twPathDel><twSite>SLICE_X98Y179.B5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.161</twDelInfo><twComp>ipbus/trans/iface/Mmux_trans_out_wdata13</twComp></twPathDel><twPathDel><twSite>SLICE_X98Y179.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.043</twDelInfo><twComp>ipbus/trans/sm/hdr&lt;23&gt;</twComp><twBEL>ipbus/trans/iface/Mmux_trans_out_wdata132</twBEL></twPathDel><twPathDel><twSite>RAMB36_X3Y22.DIADI0</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">3.420</twDelInfo><twComp>ipbus/trans_out_wdata&lt;20&gt;</twComp></twPathDel><twPathDel><twSite>RAMB36_X3Y22.CLKARDCLKL</twSite><twDelType>Trdck_DIA</twDelType><twDelInfo twEdge="twRising">0.543</twDelInfo><twComp>ipbus/udp_if/ipbus_tx_ram/Mram_ram6</twComp><twBEL>ipbus/udp_if/ipbus_tx_ram/Mram_ram6</twBEL></twPathDel><twLogDel>0.938</twLogDel><twRouteDel>7.341</twRouteDel><twTotDel>8.279</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="32.000">ipb_clk</twDestClk><twPctLog>11.3</twPctLog><twPctRoute>88.7</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="100"><twConstPath anchorID="101" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>24.139</twSlack><twSrc BELType="RAM">ipbus/udp_if/ipbus_rx_ram/Mram_ram32</twSrc><twDest BELType="RAM">ipbus/udp_if/ipbus_tx_ram/Mram_ram6</twDest><twTotPathDel>7.773</twTotPathDel><twClkSkew dest = "1.202" src = "1.205">0.003</twClkSkew><twDelConst>32.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.154" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.085</twClkUncert><twDetPath maxSiteLen="23" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='RAM'>ipbus/udp_if/ipbus_rx_ram/Mram_ram32</twSrc><twDest BELType='RAM'>ipbus/udp_if/ipbus_tx_ram/Mram_ram6</twDest><twLogLvls>2</twLogLvls><twSrcSite>RAMB36_X4Y38.CLKBWRCLKL</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">ipb_clk</twSrcClk><twPathDel><twSite>RAMB36_X4Y38.DOBDO0</twSite><twDelType>Trcko_DOB</twDelType><twDelInfo twEdge="twRising">1.800</twDelInfo><twComp>ipbus/udp_if/ipbus_rx_ram/Mram_ram32</twComp><twBEL>ipbus/udp_if/ipbus_rx_ram/Mram_ram32</twBEL></twPathDel><twPathDel><twSite>SLICE_X107Y190.C4</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.840</twDelInfo><twComp>ipbus/trans_in_udp_rdata&lt;20&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X107Y190.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.043</twDelInfo><twComp>ipbus/trans/sm/rmw_result&lt;21&gt;</twComp><twBEL>ipbus/trans/iface/Mmux_rxd131</twBEL></twPathDel><twPathDel><twSite>SLICE_X98Y179.B2</twSite><twDelType>net</twDelType><twFanCnt>7</twFanCnt><twDelInfo twEdge="twRising">1.084</twDelInfo><twComp>ipbus/trans/rx_data&lt;20&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X98Y179.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.043</twDelInfo><twComp>ipbus/trans/sm/hdr&lt;23&gt;</twComp><twBEL>ipbus/trans/iface/Mmux_trans_out_wdata132</twBEL></twPathDel><twPathDel><twSite>RAMB36_X3Y22.DIADI0</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">3.420</twDelInfo><twComp>ipbus/trans_out_wdata&lt;20&gt;</twComp></twPathDel><twPathDel><twSite>RAMB36_X3Y22.CLKARDCLKL</twSite><twDelType>Trdck_DIA</twDelType><twDelInfo twEdge="twRising">0.543</twDelInfo><twComp>ipbus/udp_if/ipbus_tx_ram/Mram_ram6</twComp><twBEL>ipbus/udp_if/ipbus_tx_ram/Mram_ram6</twBEL></twPathDel><twLogDel>2.429</twLogDel><twRouteDel>5.344</twRouteDel><twTotDel>7.773</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="32.000">ipb_clk</twDestClk><twPctLog>31.2</twPctLog><twPctRoute>68.8</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="102"><twConstPath anchorID="103" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>24.139</twSlack><twSrc BELType="RAM">ipbus/udp_if/ipbus_rx_ram/Mram_ram32</twSrc><twDest BELType="RAM">ipbus/udp_if/ipbus_tx_ram/Mram_ram6</twDest><twTotPathDel>7.773</twTotPathDel><twClkSkew dest = "1.202" src = "1.205">0.003</twClkSkew><twDelConst>32.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.154" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.085</twClkUncert><twDetPath maxSiteLen="23" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='RAM'>ipbus/udp_if/ipbus_rx_ram/Mram_ram32</twSrc><twDest BELType='RAM'>ipbus/udp_if/ipbus_tx_ram/Mram_ram6</twDest><twLogLvls>2</twLogLvls><twSrcSite>RAMB36_X4Y38.CLKBWRCLKU</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">ipb_clk</twSrcClk><twPathDel><twSite>RAMB36_X4Y38.DOBDO0</twSite><twDelType>Trcko_DOB</twDelType><twDelInfo twEdge="twRising">1.800</twDelInfo><twComp>ipbus/udp_if/ipbus_rx_ram/Mram_ram32</twComp><twBEL>ipbus/udp_if/ipbus_rx_ram/Mram_ram32</twBEL></twPathDel><twPathDel><twSite>SLICE_X107Y190.C4</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.840</twDelInfo><twComp>ipbus/trans_in_udp_rdata&lt;20&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X107Y190.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.043</twDelInfo><twComp>ipbus/trans/sm/rmw_result&lt;21&gt;</twComp><twBEL>ipbus/trans/iface/Mmux_rxd131</twBEL></twPathDel><twPathDel><twSite>SLICE_X98Y179.B2</twSite><twDelType>net</twDelType><twFanCnt>7</twFanCnt><twDelInfo twEdge="twRising">1.084</twDelInfo><twComp>ipbus/trans/rx_data&lt;20&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X98Y179.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.043</twDelInfo><twComp>ipbus/trans/sm/hdr&lt;23&gt;</twComp><twBEL>ipbus/trans/iface/Mmux_trans_out_wdata132</twBEL></twPathDel><twPathDel><twSite>RAMB36_X3Y22.DIADI0</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">3.420</twDelInfo><twComp>ipbus/trans_out_wdata&lt;20&gt;</twComp></twPathDel><twPathDel><twSite>RAMB36_X3Y22.CLKARDCLKL</twSite><twDelType>Trdck_DIA</twDelType><twDelInfo twEdge="twRising">0.543</twDelInfo><twComp>ipbus/udp_if/ipbus_tx_ram/Mram_ram6</twComp><twBEL>ipbus/udp_if/ipbus_tx_ram/Mram_ram6</twBEL></twPathDel><twLogDel>2.429</twLogDel><twRouteDel>5.344</twRouteDel><twTotDel>7.773</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="32.000">ipb_clk</twDestClk><twPctLog>31.2</twPctLog><twPctRoute>68.8</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner sType="PathClass">Hold Paths: TS_clocks_clk_ipb_i = PERIOD TIMEGRP &quot;clocks_clk_ipb_i&quot; TS_gt_clk / 0.25 HIGH
        50%;
</twPathRptBanner><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point slaves/slave2/Mram_reg (RAMB36_X3Y38.ADDRARDADDRL10), 1 path
</twPathRptBanner><twPathRpt anchorID="104"><twConstPath anchorID="105" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.028</twSlack><twSrc BELType="FF">ipbus/trans/sm/addr_5</twSrc><twDest BELType="RAM">slaves/slave2/Mram_reg</twDest><twTotPathDel>0.073</twTotPathDel><twClkSkew dest = "0.109" src = "0.064">-0.045</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="27" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>ipbus/trans/sm/addr_5</twSrc><twDest BELType='RAM'>slaves/slave2/Mram_reg</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X105Y192.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="32.000">ipb_clk</twSrcClk><twPathDel><twSite>SLICE_X105Y192.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.100</twDelInfo><twComp>ipbus/trans/sm/addr&lt;7&gt;</twComp><twBEL>ipbus/trans/sm/addr_5</twBEL></twPathDel><twPathDel><twSite>RAMB36_X3Y38.ADDRARDADDRL10</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twFalling">0.156</twDelInfo><twComp>ipbus/trans/sm/addr&lt;5&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>RAMB36_X3Y38.CLKARDCLKL</twSite><twDelType>Trckc_ADDRA</twDelType><twDelInfo twEdge="twFalling">-0.183</twDelInfo><twComp>slaves/slave2/Mram_reg</twComp><twBEL>slaves/slave2/Mram_reg</twBEL></twPathDel><twLogDel>-0.083</twLogDel><twRouteDel>0.156</twRouteDel><twTotDel>0.073</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="32.000">ipb_clk</twDestClk><twPctLog>-113.7</twPctLog><twPctRoute>213.7</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point slaves/slave2/Mram_reg (RAMB36_X3Y38.ADDRARDADDRU10), 1 path
</twPathRptBanner><twPathRpt anchorID="106"><twConstPath anchorID="107" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.028</twSlack><twSrc BELType="FF">ipbus/trans/sm/addr_5</twSrc><twDest BELType="RAM">slaves/slave2/Mram_reg</twDest><twTotPathDel>0.073</twTotPathDel><twClkSkew dest = "0.109" src = "0.064">-0.045</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="27" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>ipbus/trans/sm/addr_5</twSrc><twDest BELType='RAM'>slaves/slave2/Mram_reg</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X105Y192.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="32.000">ipb_clk</twSrcClk><twPathDel><twSite>SLICE_X105Y192.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.100</twDelInfo><twComp>ipbus/trans/sm/addr&lt;7&gt;</twComp><twBEL>ipbus/trans/sm/addr_5</twBEL></twPathDel><twPathDel><twSite>RAMB36_X3Y38.ADDRARDADDRU10</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twFalling">0.156</twDelInfo><twComp>ipbus/trans/sm/addr&lt;5&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>RAMB36_X3Y38.CLKARDCLKU</twSite><twDelType>Trckc_ADDRA</twDelType><twDelInfo twEdge="twFalling">-0.183</twDelInfo><twComp>slaves/slave2/Mram_reg</twComp><twBEL>slaves/slave2/Mram_reg</twBEL></twPathDel><twLogDel>-0.083</twLogDel><twRouteDel>0.156</twRouteDel><twTotDel>0.073</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="32.000">ipb_clk</twDestClk><twPctLog>-113.7</twPctLog><twPctRoute>213.7</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point slaves/slave2/Mram_reg (RAMB36_X3Y38.ADDRARDADDRL11), 1 path
</twPathRptBanner><twPathRpt anchorID="108"><twConstPath anchorID="109" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.030</twSlack><twSrc BELType="FF">ipbus/trans/sm/addr_6</twSrc><twDest BELType="RAM">slaves/slave2/Mram_reg</twDest><twTotPathDel>0.075</twTotPathDel><twClkSkew dest = "0.109" src = "0.064">-0.045</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="27" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>ipbus/trans/sm/addr_6</twSrc><twDest BELType='RAM'>slaves/slave2/Mram_reg</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X105Y192.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="32.000">ipb_clk</twSrcClk><twPathDel><twSite>SLICE_X105Y192.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.100</twDelInfo><twComp>ipbus/trans/sm/addr&lt;7&gt;</twComp><twBEL>ipbus/trans/sm/addr_6</twBEL></twPathDel><twPathDel><twSite>RAMB36_X3Y38.ADDRARDADDRL11</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twFalling">0.158</twDelInfo><twComp>ipbus/trans/sm/addr&lt;6&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>RAMB36_X3Y38.CLKARDCLKL</twSite><twDelType>Trckc_ADDRA</twDelType><twDelInfo twEdge="twFalling">-0.183</twDelInfo><twComp>slaves/slave2/Mram_reg</twComp><twBEL>slaves/slave2/Mram_reg</twBEL></twPathDel><twLogDel>-0.083</twLogDel><twRouteDel>0.158</twRouteDel><twTotDel>0.075</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="32.000">ipb_clk</twDestClk><twPctLog>-110.7</twPctLog><twPctRoute>210.7</twPctRoute></twDetPath></twConstPath></twPathRpt><twPinLimitRpt anchorID="110"><twPinLimitBanner>Component Switching Limit Checks: TS_clocks_clk_ipb_i = PERIOD TIMEGRP &quot;clocks_clk_ipb_i&quot; TS_gt_clk / 0.25 HIGH
        50%;</twPinLimitBanner><twPinLimit anchorID="111" type="MINPERIOD" name="Trper_CLKB" slack="30.161" period="32.000" constraintValue="32.000" deviceLimit="1.839" freqLimit="543.774" physResource="ipbus/udp_if/ipbus_rx_ram/Mram_ram41/CLKBWRCLKL" logResource="ipbus/udp_if/ipbus_rx_ram/Mram_ram41/CLKBWRCLKL" locationPin="RAMB36_X4Y42.CLKBWRCLKL" clockNet="ipb_clk"/><twPinLimit anchorID="112" type="MINPERIOD" name="Trper_CLK_WF_NC(FMAX_BRAM_WF_NC)" slack="30.161" period="32.000" constraintValue="32.000" deviceLimit="1.839" freqLimit="543.774" physResource="ipbus/udp_if/ipbus_rx_ram/Mram_ram41/CLKBWRCLKU" logResource="ipbus/udp_if/ipbus_rx_ram/Mram_ram41/CLKBWRCLKU" locationPin="RAMB36_X4Y42.CLKBWRCLKU" clockNet="ipb_clk"/><twPinLimit anchorID="113" type="MINPERIOD" name="Trper_CLKB" slack="30.161" period="32.000" constraintValue="32.000" deviceLimit="1.839" freqLimit="543.774" physResource="ipbus/udp_if/ipbus_rx_ram/Mram_ram42/CLKBWRCLKL" logResource="ipbus/udp_if/ipbus_rx_ram/Mram_ram42/CLKBWRCLKL" locationPin="RAMB36_X5Y37.CLKBWRCLKL" clockNet="ipb_clk"/></twPinLimitRpt></twConst><twConstRollupTable uID="1" anchorID="114"><twConstRollup name="TS_txoutclk" fullName="TS_txoutclk = PERIOD TIMEGRP &quot;txoutclk&quot; 16 ns HIGH 50%;" type="origin" depth="0" requirement="16.000" prefType="period" actual="6.000" actualRollup="11.428" errors="0" errorRollup="0" items="0" itemsRollup="48022"/><twConstRollup name="TS_eth_clk62_5_ub" fullName="TS_eth_clk62_5_ub = PERIOD TIMEGRP &quot;eth_clk62_5_ub&quot; TS_txoutclk HIGH 50%;" type="child" depth="1" requirement="16.000" prefType="period" actual="5.848" actualRollup="N/A" errors="0" errorRollup="0" items="1113" itemsRollup="0"/><twConstRollup name="TS_eth_clk125_ub" fullName="TS_eth_clk125_ub = PERIOD TIMEGRP &quot;eth_clk125_ub&quot; TS_txoutclk / 2 HIGH 50%;" type="child" depth="1" requirement="8.000" prefType="period" actual="5.714" actualRollup="N/A" errors="0" errorRollup="0" items="46909" itemsRollup="0"/></twConstRollupTable><twConstRollupTable uID="2" anchorID="115"><twConstRollup name="TS_gt_clk" fullName="TS_gt_clk = PERIOD TIMEGRP &quot;gt_clk&quot; 8 ns HIGH 50%;" type="origin" depth="0" requirement="8.000" prefType="period" actual="4.000" actualRollup="2.344" errors="0" errorRollup="0" items="2059" itemsRollup="32286"/><twConstRollup name="TS_clocks_clk_ipb_i" fullName="TS_clocks_clk_ipb_i = PERIOD TIMEGRP &quot;clocks_clk_ipb_i&quot; TS_gt_clk / 0.25 HIGH         50%;" type="child" depth="1" requirement="32.000" prefType="period" actual="9.377" actualRollup="N/A" errors="0" errorRollup="0" items="32286" itemsRollup="0"/></twConstRollupTable><twUnmetConstCnt anchorID="116">0</twUnmetConstCnt><twDataSheet anchorID="117" twNameLen="15"><twClk2SUList anchorID="118" twDestWidth="7"><twDest>gt_clkn</twDest><twClk2SU><twSrc>gt_clkn</twSrc><twRiseRise>9.377</twRiseRise></twClk2SU><twClk2SU><twSrc>gt_clkp</twSrc><twRiseRise>9.377</twRiseRise></twClk2SU></twClk2SUList><twClk2SUList anchorID="119" twDestWidth="7"><twDest>gt_clkp</twDest><twClk2SU><twSrc>gt_clkn</twSrc><twRiseRise>9.377</twRiseRise></twClk2SU><twClk2SU><twSrc>gt_clkp</twSrc><twRiseRise>9.377</twRiseRise></twClk2SU></twClk2SUList><twOffsetTables></twOffsetTables></twDataSheet></twVerboseRpt></twBody><twSum anchorID="120"><twErrCnt>0</twErrCnt><twScore>0</twScore><twSetupScore>0</twSetupScore><twHoldScore>0</twHoldScore><twConstCov><twPathCnt>82367</twPathCnt><twNetCnt>0</twNetCnt><twConnCnt>22547</twConnCnt></twConstCov><twStats anchorID="121"><twMinPer>9.377</twMinPer><twFootnote number="1" /><twMaxFreq>106.644</twMaxFreq></twStats></twSum><twFoot><twFootnoteExplanation  number="1" text="The minimum period statistic assumes all single cycle delays."></twFootnoteExplanation><twTimestamp>Wed Feb  8 11:11:54 2017 </twTimestamp></twFoot><twClientInfo anchorID="122"><twClientName>Trace</twClientName><twAttrList><twAttrListItem><twName>Trace Settings</twName><twValue>

Peak Memory Usage: 1129 MB
</twValue></twAttrListItem></twAttrList></twClientInfo></twReport>
