{
	"finish__design__instance__count__class:antenna_cell": 7,
	"finish__design__instance__area__class:antenna_cell": 39.5136,
	"finish__design__instance__count__class:buffer": 4,
	"finish__design__instance__area__class:buffer": 429.005,
	"finish__design__instance__count__class:clock_buffer": 7,
	"finish__design__instance__area__class:clock_buffer": 953.971,
	"finish__design__instance__count__class:timing_repair_buffer": 70,
	"finish__design__instance__area__class:timing_repair_buffer": 3279.63,
	"finish__design__instance__count__class:clock_inverter": 1,
	"finish__design__instance__area__class:clock_inverter": 22.5792,
	"finish__design__instance__count__class:sequential_cell": 32,
	"finish__design__instance__area__class:sequential_cell": 3115.93,
	"finish__design__instance__count__class:multi_input_combinational_cell": 32,
	"finish__design__instance__area__class:multi_input_combinational_cell": 3070.77,
	"finish__design__instance__count": 153,
	"finish__design__instance__area": 10911.4,
	"finish__timing__setup__tns": 0,
	"finish__timing__setup__ws": 8.24892,
	"finish__clock__skew__setup": 0,
	"finish__clock__skew__hold": 0,
	"finish__timing__drv__max_slew_limit": 0.884211,
	"finish__timing__drv__max_slew": 0,
	"finish__timing__drv__max_cap_limit": 0.980731,
	"finish__timing__drv__max_cap": 0,
	"finish__timing__drv__max_fanout_limit": 0,
	"finish__timing__drv__max_fanout": 0,
	"finish__timing__drv__setup_violation_count": 0,
	"finish__timing__drv__hold_violation_count": 0,
	"finish__power__internal__total": 0.0101243,
	"finish__power__switching__total": 0.003318,
	"finish__power__leakage__total": 7.00736e-07,
	"finish__power__total": 0.013443,
	"finish__design__io": 74,
	"finish__design__die__area": 1.19902e+06,
	"finish__design__core__area": 1.1894e+06,
	"finish__design__instance__count": 1675,
	"finish__design__instance__area": 19502.8,
	"finish__design__instance__count__stdcell": 1675,
	"finish__design__instance__area__stdcell": 19502.8,
	"finish__design__instance__count__macros": 0,
	"finish__design__instance__area__macros": 0,
	"finish__design__instance__count__padcells": 0,
	"finish__design__instance__area__padcells": 0,
	"finish__design__instance__count__cover": 0,
	"finish__design__instance__area__cover": 0,
	"finish__design__instance__utilization": 0.0163971,
	"finish__design__instance__utilization__stdcell": 0.0163971,
	"finish__design__rows": 216,
	"finish__design__rows:GF018hv5v_green_sc9": 216,
	"finish__design__sites": 421416,
	"finish__design__sites:GF018hv5v_green_sc9": 421416,
	"finish__flow__warnings__count": 9,
	"finish__flow__errors__count": 0
}