$date
	Sat Dec 25 17:24:08 2021
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module alu_tb $end
$var wire 1 ! zero $end
$var wire 64 " alu_result [63:0] $end
$var reg 4 # alu_control [3:0] $end
$var reg 64 $ first_input [63:0] $end
$var reg 64 % second_input [63:0] $end
$scope module alu $end
$var wire 4 & alu_control [3:0] $end
$var wire 64 ' first_input [63:0] $end
$var wire 64 ( second_input [63:0] $end
$var wire 1 ! zero $end
$var reg 64 ) alu_result [63:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
b1001 )
b1101 (
b1011 '
b0 &
b1101 %
b1011 $
b0 #
b1001 "
0!
$end
#20
b1101 "
b1101 )
b1 #
b1 &
b1100 %
b1100 (
b1001 $
b1001 '
#40
b1011 "
b1011 )
b10 #
b10 &
b101 %
b101 (
b110 $
b110 '
#60
b100 "
b100 )
b110 #
b110 &
b11 %
b11 (
b111 $
b111 '
#80
1!
b0 "
b0 )
b0 #
b0 &
b100 %
b100 (
b1011 $
b1011 '
#100
b110 #
b110 &
b111 %
b111 (
b111 $
b111 '
#120
