/**************************************************************************//**
 * @file     ft32f407xe.h
 * @brief    CMSIS Cortex-M4 Core Peripheral Access Layer Header File for
 *           Device CMSDK_CM4
 * @version  V3.01
 * @date     06. March 2012
 *
 * @note
 * Copyright (C) 2010-2012 ARM Limited. All rights reserved.
 *
 * @par
 * ARM Limited (ARM) is supplying this software for use with Cortex-M
 * processor based microcontrollers.  This file can be freely distributed
 * within development tools that are supporting such ARM based processors.
 *
 * @par
 * THIS SOFTWARE IS PROVIDED "AS IS".  NO WARRANTIES, WHETHER EXPRESS, IMPLIED
 * OR STATUTORY, INCLUDING, BUT NOT LIMITED TO, IMPLIED WARRANTIES OF
 * MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE APPLY TO THIS SOFTWARE.
 * ARM SHALL NOT, IN ANY CIRCUMSTANCES, BE LIABLE FOR SPECIAL, INCIDENTAL, OR
 * CONSEQUENTIAL DAMAGES, FOR ANY REASON WHATSOEVER.
 *
 ******************************************************************************/


#ifndef __FT32F407XE_H
#define __FT32F407XE_H

#ifdef __cplusplus
extern "C" {
#endif


/** @addtogroup Library_configuration_section
  * @{
  */

/* Uncomment the line below according to the target FT32F0 device used in your
   application
  */

#if !defined (FT32F407XE)
#define FT32F407XE
#endif


/*  Tip: To avoid modifying this file each time you need to switch between these
        devices, you can define the device in your toolchain compiler preprocessor.
  */


#if !defined  USE_STDPERIPH_DRIVER
/**
 * @brief Comment the line below if you will not use the peripherals drivers.
   In this case, these drivers will not be included and the application code will
   be based on direct access to peripherals registers
   */
/*#define USE_STDPERIPH_DRIVER*/
#endif /* USE_STDPERIPH_DRIVER */

/**
 * @brief In the following line adjust the value of External High Speed oscillator (HSE)
   used in your application

   Tip: To avoid modifying this file each time you need to use different HSE, you
        can define the HSE value in your toolchain compiler preprocessor.
  */
#if !defined  (HSE_VALUE)
#define HSE_VALUE    ((uint32_t)8000000) /*!< Value of the External oscillator in Hz*/
#endif /* HSE_VALUE */

/**
 * @brief In the following line adjust the External High Speed oscillator (HSE) Startup
   Timeout value
   */
#if !defined  (HSE_STARTUP_TIMEOUT)
#define HSE_STARTUP_TIMEOUT   ((uint32_t)0x00005000) /*!< Time out for HSE start up */
#endif /* HSE_STARTUP_TIMEOUT */

/**
 * @brief In the following line adjust the Internal High Speed oscillator (HSI) Startup
   Timeout value
   */
#if !defined  (HSI_STARTUP_TIMEOUT)
#define HSI_STARTUP_TIMEOUT   ((uint32_t)0x00005000) /*!< Time out for HSI start up */
#endif /* HSI_STARTUP_TIMEOUT */

#if !defined  (HSI48_STARTUP_TIMEOUT)
#define HSI48_STARTUP_TIMEOUT   ((uint32_t)0x00005000) /*!< Time out for HSI48 start up */
#endif /* HSI48_STARTUP_TIMEOUT */

#if !defined  (LSE_STARTUP_TIMEOUT)
#define LSE_STARTUP_TIMEOUT   ((uint32_t)0x00005000) /*!< Time out for LSE start up */
#endif /* LSE_STARTUP_TIMEOUT */

#if !defined  (LSI_STARTUP_TIMEOUT)
#define LSI_STARTUP_TIMEOUT   ((uint32_t)0x00005000) /*!< Time out for LSI start up */
#endif /* LSI_STARTUP_TIMEOUT */

#if !defined  (PLL_STARTUP_TIMEOUT)
#define PLL_STARTUP_TIMEOUT   ((uint32_t)0x00005000) /*!< Time out for PLL start up */
#endif /* PLL_STARTUP_TIMEOUT */

#if !defined  (PLL2_STARTUP_TIMEOUT)
#define PLL2_STARTUP_TIMEOUT   ((uint32_t)0x00005000) /*!< Time out for PLL2 start up */
#endif /* PLL2_STARTUP_TIMEOUT */

#if !defined  (HSI_VALUE)
#define HSI_VALUE ((uint32_t)16000000) /*!< Value of the Internal High Speed oscillator for ADC in Hz.
                                             The real value may vary depending on the variations
                                             in voltage and temperature.  */
#endif /* HSI_VALUE */

#if !defined  (HSE_VALUE)
#define HSE_VALUE ((uint32_t)16000000) /*!< Value of the Internal High Speed oscillator for ADC in Hz.
                                             The real value may vary depending on the variations
                                             in voltage and temperature.  */
#endif /* HSE_VALUE */

#if !defined  (HSI48_VALUE)
#define HSI48_VALUE ((uint32_t)48000000) /*!< Value of the Internal High Speed oscillator for USB in Hz.
                                             The real value may vary depending on the variations
                                             in voltage and temperature.  */
#endif /* HSI48_VALUE */

#if !defined  (LSI_VALUE)
#define LSI_VALUE  ((uint32_t)32000)    /*!< Value of the Internal Low Speed oscillator in Hz
                                             The real value may vary depending on the variations
                                             in voltage and temperature.  */
#endif /* LSI_VALUE */

#if !defined  (LSE_VALUE)
#define LSE_VALUE  ((uint32_t)32768)    /*!< Value of the External Low Speed oscillator in Hz */
#endif /* LSE_VALUE */

/**
 * @brief FT32F0XX Standard Peripheral Library version number V1.4.0
   */
#define __FT32F4XX_STDPERIPH_VERSION_MAIN   (0x01) /*!< [31:24] main version */
#define __FT32F4XX_STDPERIPH_VERSION_SUB1   (0x05) /*!< [23:16] sub1 version */
#define __FT32F4XX_STDPERIPH_VERSION_SUB2   (0x00) /*!< [15:8]  sub2 version */
#define __FT32F4XX_STDPERIPH_VERSION_RC     (0x00) /*!< [7:0]  release candidate */
#define __FT32F4XX_STDPERIPH_VERSION        ((__FT32F4XX_STDPERIPH_VERSION_MAIN << 24)\
                                             |(__FT32F4XX_STDPERIPH_VERSION_SUB1 << 16)\
                                             |(__FT32F4XX_STDPERIPH_VERSION_SUB2 << 8)\
                                             |(__FT32F4XX_STDPERIPH_VERSION_RC))


/** @addtogroup CMSDK_CM4_Definitions CMSDK_CM4 Definitions
  This file defines all structures and symbols for CMSDK_CM4:
    - registers and bitfields
    - peripheral base address
    - peripheral ID
    - Peripheral definitions
  @{
*/


/******************************************************************************/
/*                Processor and Core Peripherals                              */
/******************************************************************************/
/** @addtogroup CMSDK_CM4_CMSIS Device CMSIS Definitions
  Configuration of the Cortex-M4 Processor and Core Peripherals
  @{
*/

/*
 * ==========================================================================
 * ---------- Interrupt Number Definition -----------------------------------
 * ==========================================================================
 */

typedef enum IRQn
{
    /******  Cortex-M4 Processor Exceptions Numbers ***************************************************/
    NonMaskableInt_IRQn           = -14,      /*!<  2 Cortex-M4 Non Maskable Interrupt              */
    HardFault_IRQn                = -13,      /*!<  3 Cortex-M4 Hard Fault Interrupt         */
    MemoryManagement_IRQn         = -12,      /*!<  4 Cortex-M4 Memory Management Interrupt         */
    BusFault_IRQn                 = -11,      /*!<  5 Cortex-M4 Bus Fault Interrupt                 */
    UsageFault_IRQn               = -10,      /*!<  6 Cortex-M4 Usage Fault Interrupt               */
    SVCall_IRQn                   = -5,       /*!< 11 Cortex-M4 SV Call Interrupt                   */
    DebugMonitor_IRQn             = -4,       /*!< 12 Cortex-M4 Debug Monitor Interrupt             */
    PendSV_IRQn                   = -2,       /*!< 14 Cortex-M4 Pend SV Interrupt                   */
    SysTick_IRQn                  = -1,       /*!< 15 Cortex-M4 System Tick Interrupt               */

    /******  CMSDK Specific Interrupt Numbers *******************************************************/
    WWDG_IRQn                     = 0,
    PVD_IRQn                      = 1,
    TAMP_STAMP_IRQn               = 2,
    RTC_IRQn                      = 3,
    FLASH_IRQn                    = 4,
    RCC_IRQn                      = 5,
    EXTI0_IRQn                    = 6,
    EXTI1_IRQn                    = 7,
    EXTI2_IRQn                    = 8,
    EXTI3_IRQn                    = 9,
    EXTI4_IRQn                    = 10,
    DMA1_CH0_IRQn                 = 11,
    DMA1_CH1_IRQn                 = 12,
    DMA1_CH2_IRQn                 = 13,
    DMA1_CH3_IRQn                 = 14,
    DMA1_CH4_IRQn                 = 15,
    DMA1_CH5_IRQn                 = 16,
    DMA1_CH6_IRQn                 = 17,
    ADC_IRQn                      = 18,
    CAN1_IRQn                     = 19,
    CAN2_IRQn                     = 20,
    CAN3_IRQn                     = 21,
    CAN4_IRQn                     = 22,
    EXTI9_5_IRQn                  = 23,
    TIM1_BRK_TIM9_IRQn            = 24,
    TIM1_UP_TIM1O_IRQn            = 25,
    TIM1_TRG_COM_TIM11_IRQn       = 26,
    TIM1_CC_IRQn                  = 27,
    TIM2_IRQn                     = 28,
    TIM3_IRQn                     = 29,
    TIM4_IRQn                     = 30,
    I2C1_IRQn                     = 31,
    I2C2_IRQn                     = 32,
    QSPI_IRQn                     = 33,
    SPI1_IRQn                     = 34,
    SPI2_IRQn                     = 35,
    USART1_IRQn                   = 36,
    USART2_IRQn                   = 37,
    USART3_IRQn                   = 38,
    EXTI15_10_IRQn                = 39,
    RTCAlarm_IRQn                 = 40,
    OTG_FS_WKUP_IRQn              = 41,
    TIM8_BRK_TIM12_IRQn           = 42,
    TIM8_UP_TIM13_IRQn            = 43,
    TIM8_TRG_COM_TIM14_IRQn       = 44,
    TIM8_CC_IRQn                  = 45,
    DMA1_CH7_IRQn                 = 46,
    FMC_IRQn                      = 47,
    SDIO_IRQn                     = 48,
    TIM5_IRQn                     = 49,
    SPI3_IRQn                     = 50,
    UART4_IRQn                    = 51,
    UART5_IRQn                    = 52,
    TIM6_DAC_IRQn                 = 53,
    TIM7_IRQn                     = 54,
    DMA2_CH0_IRQn                 = 55,
    DMA2_CH1_IRQn                 = 56,
    DMA2_CH2_IRQn                 = 57,
    DMA2_CH3_IRQn                 = 58,
    DMA2_CH4_IRQn                 = 59,
    OTG_FS_IRQn                   = 60,
    DMA2_CH5_IRQn                 = 61,
    DMA2_CH6_IRQn                 = 62,
    DMA2_CH7_IRQn                 = 63,
    USART6_IRQn                   = 64,
    I2C3_IRQn                     = 65,
    OTG_HS_EP1_OUT_IRQn           = 66,
    OTG_HS_EP1_IN_IRQn            = 67,
    OTG_HS_WKUP_IRQn              = 68,
    OTG_HS_IRQn                   = 69,
    RNG_IRQn                      = 70,
    FPU_IRQn                      = 71,
    CRS_IRQn                      = 72,
    SPDIF_IRQn                    = 73,
    SSI_AC97_IRQn                 = 74,
    ETH_WKUP_IRQn                 = 75,
    LPUART_IRQn                   = 76,
    LPTIM_IRQn                    = 77,
    ETH_SBD_IRQn                  = 78,
    ETH_PERCHTX_IRQn              = 79,
    ETH_PERCHRX_IRQn              = 80,
    EPWM1_IRQn                    = 81,
    EPWM1_TZ_IRQn                 = 82,
    EPWM2_IRQn                    = 83,
    EPWM2_TZ_IRQn                 = 84,
    EPWM3_IRQn                    = 85,
    EPWM3_TZ_IRQn                 = 86,
    EPWM4_IRQn                    = 87,
    EPWM4_TZ_IRQn                 = 88,
    ECAP_IRQn                     = 89,
    EQEP_IRQn                     = 90,
    DLL_CAL_IRQn                  = 91,
    COMP1_IRQn                    = 92,
    COMP2_IRQn                    = 93,
    COMP3_IRQn                    = 94,
    COMP4_IRQn                    = 95,
    COMP5_IRQn                    = 96,
    COMP6_IRQn                    = 97,
    ICACHE_IRQn                   = 98,
    DCACHE_IRQn                   = 99,
    UART7_IRQn                    = 100
} IRQn_Type;


/*
 * ==========================================================================
 * ----------- Processor and Core Peripheral Section ------------------------
 * ==========================================================================
 */

/* Configuration of the Cortex-M4 Processor and Core Peripherals */
#define __CM4_REV                 0x0001    /*!< Core Revision r0p1                               */
#define __NVIC_PRIO_BITS          4         /*!< Number of Bits used for Priority Levels          */
#define __Vendor_SysTickConfig    0         /*!< Set to 1 if different SysTick Config is used     */
#define __MPU_PRESENT             1         /*!< MPU present or not                               */
#define __FPU_PRESENT             1         /*!< FPU present or not                               */

/*@}*/ /* end of group CMSDK_CM4_CMSIS */

#include "core_cm4.h"                       /* Cortex-M4 processor and core peripherals           */
#include "ft32f4xx.h"
#include "system_ft32f4xx.h"                /* CMSDK_CM4 System include file                      */
#include <stdint.h>
#include <stdio.h>
#include <string.h>
#include <stdlib.h>


/** @addtogroup Exported_types
  * @{
  */
/** @addtogroup Exported_types
  * @{
  */
typedef enum
{
    RESET = 0,
    SET = !RESET
} FlagStatus, ITStatus;

typedef enum
{
    DISABLE = 0,
    ENABLE = !DISABLE
} FunctionalState;
#define IS_FUNCTIONAL_STATE(STATE) (((STATE) == DISABLE) || ((STATE) == ENABLE))

typedef enum
{
    ERROR = 0,
    SUCCESS = !ERROR
} ErrorStatus;


/******************************************************************************/
/*                Device Specific Peripheral registers structures             */
/******************************************************************************/
/** @addtogroup CMSDK_CM4_Peripherals CMSDK_CM4 Peripherals
  CMSDK_CM4 Device Specific Peripheral registers structures
  @{
*/

//#if defined ( __CC_ARM   )
//#pragma anon_unions
//#endif

typedef struct
{
    __IO    uint32_t  TIM1_CR1    ;
    __IO    uint32_t  TIM1_CR2    ;
    __IO    uint32_t  TIM1_SMCR   ;
    __IO    uint32_t  TIM1_DIER   ;
    __IO    uint32_t  TIM1_SR     ;
    __IO    uint32_t  TIM1_EGR    ;
    __IO    uint32_t  TIM1_CCMR1  ;
    __IO    uint32_t  TIM1_CCMR2  ;
    __IO    uint32_t  TIM1_CCER   ;
    __IO    uint32_t  TIM1_CNT    ;
    __IO    uint32_t  TIM1_PSC    ;
    __IO    uint32_t  TIM1_ARR    ;
    __IO    uint32_t  TIM1_RCR    ;
    __IO    uint32_t  TIM1_CCR1   ;
    __IO    uint32_t  TIM1_CCR2   ;
    __IO    uint32_t  TIM1_CCR3   ;
    __IO    uint32_t  TIM1_CCR4   ;
    __IO    uint32_t  TIM1_BDTR   ;
    __IO    uint32_t  TIM1_DCR    ;
    __IO    uint32_t  TIM1_DMAR   ;
    __IO    uint32_t  TIM1_OR1    ;  //0x50, added by yqiu
    __IO    uint32_t  TIM1_CCMR3  ;  //0x54, added by yqiu
    __IO    uint32_t  TIM1_CCR5   ;  //0x58, added by yqiu
    __IO    uint32_t  TIM1_CCR6   ;  //0x5c, added by yqiu
    __IO    uint32_t  TIM1_AF     ;  //0x60, added by yqiu
    __IO    uint32_t  TIM1_AF2    ;  //0x64, added by yqiu
    __IO    uint32_t  TIM1_TISEL  ;  //0x68, added by yqiu
} TIM1_TypeDef;


typedef struct
{
    __IO    uint32_t  TBCTL    ;
    __IO    uint32_t  TBSTS    ;
    __IO    uint32_t  TBPHSHR  ;
    __IO    uint32_t  TBPHS  ;
    __IO    uint32_t  TBCTR  ;
    __IO    uint32_t  TBPRD  ;
    __IO    uint32_t  TBPRDHR  ;
    __IO    uint32_t  CMPCTL  ;
    __IO    uint32_t  CMPAHR  ;
    __IO    uint32_t  CMPA  ;
    __IO    uint32_t  CMPB  ;
    __IO    uint32_t  AQCTLA  ;
    __IO    uint32_t  AQCTLB  ;
    __IO    uint32_t  AQSFRC  ;
    __IO    uint32_t  AQCSFRC ;
    __IO    uint32_t  DBCTL ;
    __IO    uint32_t  DBRED ;
    __IO    uint32_t  DBFED ;
    __IO    uint32_t  PCCTL ;
    __IO    uint32_t  TZSEL ;
    __IO    uint32_t  TZDCSEL ;
    __IO    uint32_t  TZCTL ;
    __IO    uint32_t  TZEINT ;
    __IO    uint32_t  TZFLG ;
    __IO    uint32_t  TZCLR ;
    __IO    uint32_t  TZFRC ;
    __IO    uint32_t  ETSEL ;
    __IO    uint32_t  ETPS ;
    __IO    uint32_t  ETFLG ;
    __IO    uint32_t  ETCLR ;
    __IO    uint32_t  ETFRC ;
    __IO    uint32_t  DCTRIPSEL ;
    __IO    uint32_t  DCACTL ;
    __IO    uint32_t  DCBCTL ;
    __IO    uint32_t  DCFCTL ;
    __IO    uint32_t  DCCAPCTL ;
    __IO    uint32_t  DCFOFFSET ;
    __IO    uint32_t  DCFOFFSETCNT ;
    __IO    uint32_t  DCFWINDOW ;
    __IO    uint32_t  DCFWINDOWCNT ;
    __IO    uint32_t  DCCAP ;
    __IO    uint32_t  HRCNFG ;
    __IO    uint32_t  HRPWR ;
    __IO    uint32_t  HRMSTEP ;
    __IO    uint32_t  HRPCTL ;
    __IO    uint32_t  MEPINT ;
    __IO    uint32_t  MEPFLG ;
    __IO    uint32_t  MEPCLR ;
} EPWM_TypeDef;


typedef struct
{
    __IO    uint32_t  TSCTR    ;
    __IO    uint32_t  CTRPHS   ;
    __IO    uint32_t  CAP1     ;
    __IO    uint32_t  CAP2     ;
    __IO    uint32_t  CAP3     ;
    __IO    uint32_t  CAP4     ;
    __IO    uint32_t  ECCTL1   ;
    __IO    uint32_t  ECCTL2   ;
    __IO    uint32_t  ECEINT   ;
    __IO    uint32_t  ECFLG    ;
    __IO    uint32_t  ECCLR    ;
    __IO    uint32_t  ECFRC    ;
} ECAP_TypeDef;


typedef struct
{
    __IO    uint32_t  QPOSCNT   ;
    __IO    uint32_t  QPOSINIT  ;
    __IO    uint32_t  QPOSMAX   ;
    __IO    uint32_t  QPOSCMP   ;
    __IO    uint32_t  QPOSILAT  ;
    __IO    uint32_t  QPOSSLAT  ;
    __IO    uint32_t  QPOSLAT   ;
    __IO    uint32_t  QUTMR     ;
    __IO    uint32_t  QUPRD     ;
    __IO    uint32_t  QWDTMR    ;
    __IO    uint32_t  QWDPRD    ;
    __IO    uint32_t  QDECCTL   ;
    __IO    uint32_t  QEPCTL    ;
    __IO    uint32_t  QCAPCTL   ;
    __IO    uint32_t  QPOSCTL   ;
    __IO    uint32_t  QEINT     ;
    __IO    uint32_t  QFLG      ;
    __IO    uint32_t  QCLR      ;
    __IO    uint32_t  QFRC      ;
    __IO    uint32_t  QEPSTS    ;
    __IO    uint32_t  QCTMR     ;
    __IO    uint32_t  QCPRD     ;
    __IO    uint32_t  QCTMRLAT  ;
    __IO    uint32_t  QCPRDLAT  ;
} EQEP_TypeDef;


typedef struct
{
    __IO    uint32_t  ISR          ;
    __IO    uint32_t  IER          ;
    __IO    uint32_t  CR           ;
    __IO    uint32_t  CFGR1        ;
    __IO    uint32_t  CFGR2        ;
    __IO    uint32_t  SMPR1        ;
    __IO    uint32_t  SMPR2        ;
    __IO    uint32_t  SMPR3        ;
    __IO    uint32_t  TR1          ;
    __IO    uint32_t  TR2          ;
    __IO    uint32_t  TR3          ;
    uint32_t  RESERVED1    ;
    __IO    uint32_t  SQR1         ;
    __IO    uint32_t  SQR2         ;
    __IO    uint32_t  SQR3         ;
    __IO    uint32_t  SQR4         ;
    __IO    uint32_t  DR           ;
    uint32_t  RESERVED2[2] ;
    __IO    uint32_t  JSQR         ;
    uint32_t  RESERVED3[4] ;
    __IO    uint32_t  OFR1         ;
    __IO    uint32_t  OFR2         ;
    __IO    uint32_t  OFR3         ;
    __IO    uint32_t  OFR4         ;
    uint32_t  RESERVED4[4] ;
    __IO    uint32_t  JDR1         ;
    __IO    uint32_t  JDR2         ;
    __IO    uint32_t  JDR3         ;
    __IO    uint32_t  JDR4         ;
    uint32_t  RESERVED5[4] ;
    __IO    uint32_t  AWD2CR       ;
    __IO    uint32_t  AWD3CR       ;
    uint32_t  RESERVED6[2] ;
    __IO    uint32_t  DIFSEL       ;
    __IO    uint32_t  CALFACT      ;
    uint32_t  RESERVED7[2] ;
    __IO    uint32_t  GCOMP        ;
} ADC_TypeDef;


typedef struct
{
    __IO    uint32_t  CSR1     ;
    __IO    uint32_t  CSR2     ;
    __IO    uint32_t  CCR      ;
    __IO    uint32_t  CDR      ;
} ADC_Common_TypeDef;


//------------------- added by yqiu ------------------
/*------------- DMA --------------------------------------*/
/** @addtogroup DMA controller
  @{
*/
typedef struct
{
    __IO   uint64_t  SAR;            /*!< Offset: 0x000 Channel Source Address Register (R/W) */
    __IO   uint64_t  DAR;            /*!< Offset: 0x008 Channel Destination Address Register (R/W) */
    uint64_t  RESERVED0[1];
    //__IO   uint64_t  LLP;            /*!< Offset: 0x010 Channel Linked List Pointer Register (R/W) */
    __IO   uint64_t  CTL;            /*!< Offset: 0x018 Channel Control Register  (R/W) */
    uint64_t  RESERVED1[4];
    //__IO   uint64_t  SSTAT;          /*!< Offset: 0x020 Channel Source Status Register  (R/W) */
    //__IO   uint64_t  DSTAT;          /*!< Offset: 0x028 Channel Destination Status Register  (R/W) */
    //__IO   uint64_t  SSTATAR;        /*!< Offset: 0x030 Channel Source Status Address Register  (R/W) */
    //__IO   uint64_t  DSTATAR;        /*!< Offset: 0x038 Channel Destination Status Address Register  (R/W) */
    __IO   uint64_t  CFG;            /*!< Offset: 0x040 Channel Configuration Register  (R/W) */
    //__IO   uint64_t  SGR;            /*!< Offset: 0x048 Channel Source Gather Register  (R/W) */
    //__IO   uint64_t  DSR;            /*!< Offset: 0x050 Channel Destination Scatter Register  (R/W) */
} DMA_Channel_TypeDef;

typedef struct
{
    __IO   uint64_t  RAWTFR;         /*!< Offset: 0x2c0 Raw Status for IntTfr Interrupt Register (R/W) */
    __IO   uint64_t  RAWBLOCK;       /*!< Offset: 0x2c8 Raw Status for IntBlock Interrupt Register (R/W) */
    __IO   uint64_t  RAWSRCTRAN;     /*!< Offset: 0x2d0 Raw Status for IntSrcTran Interrupt Register (R/W) */
    __IO   uint64_t  RAWDSTTRAN;     /*!< Offset: 0x2d8 Raw Status for IntDstTran Interrupt Register (R/W) */
    __IO   uint64_t  RAWERR;         /*!< Offset: 0x2e0 Raw Status for IntErr Interrupt Register (R/W) */
    __I    uint64_t  STATUSTFR;      /*!< Offset: 0x2e8 Status for IntTfr Interrupt Register (R/ ) */
    __I    uint64_t  STATUSBLOCK;    /*!< Offset: 0x2f0 Status for IntBlock Interrupt Register (R/ ) */
    __I    uint64_t  STATUSSRCTRAN;  /*!< Offset: 0x2f8 Status for IntSrcTran Interrupt Register (R/ ) */
    __I    uint64_t  STATUSDSTTRAN;  /*!< Offset: 0x300 Status for IntDstTran Interrupt Register (R/ ) */
    __I    uint64_t  STATUSERR;      /*!< Offset: 0x308 Status for IntErr Interrupt Register (R/ ) */
    __IO   uint64_t  MASKTFR;        /*!< Offset: 0x310 Mask for IntTfr Interrupt Register (R/W) */
    __IO   uint64_t  MASKBLOCK;      /*!< Offset: 0x318 Mask for IntBlock Interrupt Register (R/W) */
    __IO   uint64_t  MASKSRCTRAN;    /*!< Offset: 0x320 Mask for IntSrcTran Interrupt Register (R/W) */
    __IO   uint64_t  MASKDSTTRAN;    /*!< Offset: 0x328 Mask for IntDstTran Interrupt Register (R/W) */
    __IO   uint64_t  MASKERR;        /*!< Offset: 0x330 Mask for IntErr Interrupt Register (R/W) */
    __O    uint64_t  CLEARTFR;       /*!< Offset: 0x338 Clear for IntTfr Interrupt Register ( /W) */
    __O    uint64_t  CLEARBLOCK;     /*!< Offset: 0x340 Clear for IntBlock Interrupt Register ( /W) */
    __O    uint64_t  CLEARSRCTRAN;   /*!< Offset: 0x348 Clear for IntSrcTran Interrupt Register ( /W) */
    __O    uint64_t  CLEARDSTTRAN;   /*!< Offset: 0x350 Clear for IntDstTran Interrupt Register ( /W) */
    __O    uint64_t  CLEARERR;       /*!< Offset: 0x358 Clear for IntErr Interrupt Register ( /W) */
    __I    uint64_t  STATUSINT;      /*!< Offset: 0x360 Status for Each Interrupt Type Register (R/ ) */

    __IO   uint64_t  REQSRC;         /*!< Offset: 0x368 Source Software Transaction Request Register (R/W) */
    __IO   uint64_t  REQDST;         /*!< Offset: 0x370 Destination Software Transaction Request Register (R/W) */
    __IO   uint64_t  SGLRQSRC;       /*!< Offset: 0x378 Source Single Transaction Request Register (R/W) */
    __IO   uint64_t  SGLRQDST;       /*!< Offset: 0x380 Destination Single Transaction Request Register (R/W) */
    __IO   uint64_t  LSTSRC;         /*!< Offset: 0x388 Source Last Transaction Request Register (R/W) */
    __IO   uint64_t  LSTDST;         /*!< Offset: 0x390 Destination Last Transaction Request Register (R/W) */

    __IO   uint64_t  DMACFG;         /*!< Offset: 0x398 DMA Configuration Register (R/W) */
    __IO   uint64_t  CHEN;           /*!< Offset: 0x3a0 DMA Channel Enable Register (R/W) */
    __I    uint64_t  ID;             /*!< Offset: 0x3a8 DMA ID Register (R/ ) */
    __IO   uint64_t  TEST;           /*!< Offset: 0x3b0 DMA Test Register (R/W) */
    __IO   uint64_t  LPTIMEOUT;      /*!< Offset: 0x3b8 DMA Low Power Timeout Register (R/W) */
    __IO   uint64_t  CHSEL;          /*!< Offset: 0x3c0 DMA Channel Request Select Register (R/W) */
    __I    uint64_t  COMPPARAMS6;    /*!< Offset: 0x3c8 DMA Component Parameters Register 6 (R/ ) */
    __I    uint64_t  COMPPARAMS5;    /*!< Offset: 0x3d0 DMA Component Parameters Register 5 (R/ ) */
    __I    uint64_t  COMPPARAMS4;    /*!< Offset: 0x3d8 DMA Component Parameters Register 4 (R/ ) */
    __I    uint64_t  COMPPARAMS3;    /*!< Offset: 0x3e0 DMA Component Parameters Register 3 (R/ ) */
    __I    uint64_t  COMPPARAMS2;    /*!< Offset: 0x3e8 DMA Component Parameters Register 2 (R/ ) */
    __I    uint64_t  COMPPARAMS1;    /*!< Offset: 0x3f0 DMA Component Parameters Register 1 (R/ ) */
    __I    uint64_t  COMPSID;        /*!< Offset: 0x3f8 DMA Component ID Register (R/ ) */

} DMA_TypeDef;

/*@}*/ /* end of group DMA */
//----------------------------------------------------


#if defined ( __CC_ARM   )
#pragma no_anon_unions
#endif

//******************** flash register define*******************************
typedef struct
{
    __IO uint32_t RDC;                    //Address offset : 0000H
    __IO uint32_t KEYR;                   //Address offset : 0004H
    __IO uint32_t OPTKEYR;                //Address offset : 0008H
    __IO uint32_t FR;                     //Address offset : 000cH
    __IO uint32_t WRC;                    //Address offset : 0010H
    __IO uint32_t OPBC;                   //Address offset : 0014H
    __IO uint32_t WRPR;                   //Address offset : 0018H
    uint32_t RESERVED0[185];              //Address offset : 001cH -- 02FCH
    __IO uint32_t FLAC_KEYR;              //Address offset : 0300H
    __IO uint32_t FLAC_CR;                //Address offset : 0304H
    __IO uint32_t FLAC_ITEST;             //Address offset : 0308H
    __IO uint32_t FLAC_DUMMY;             //Address offset : 030cH
    __IO uint32_t FLAC_FCFG0;             //Address offset : 0310H
    __IO uint32_t FLAC_FCFG1;             //Address offset : 0314H
    __IO uint32_t FLAC_FCFG2;             //Address offset : 0318H
    __IO uint32_t FLAC_FCFG3;             //Address offset : 031cH
    __IO uint32_t FLAC_FCFG4;             //Address offset : 0320H
    __IO uint32_t FLAC_FCFG5;             //Address offset : 0324H
    __IO uint32_t FLAC_FCFG6;             //Address offset : 0328H
    __IO uint32_t FLAC_FCFG7;             //Address offset : 032cH
    __IO uint32_t FLAC_FUNC0;             //Address offset : 0330H
    __IO uint32_t FLAC_FUNC1;             //Address offset : 0334H
    __IO uint32_t FLAC_FUNC2;             //Address offset : 0338H
    __IO uint32_t FLAC_FUNC3;             //Address offset : 033cH
    __IO uint32_t FLAC_PID0123;           //Address offset : 0340H
    __IO uint32_t FLAC_PID4;              //Address offset : 0344H
    __IO uint32_t FLAC_BDSCID;            //Address offset : 0348H
    __IO uint32_t FLAC_DBGMCU;            //Address offset : 0348H 34C
    __IO uint32_t FLAC_INFO10;            //Address offset : 0348H 350
    __IO uint32_t FLAC_INFO11;            //Address offset : 034cH 354
    __IO uint32_t FLAC_INFO12;            //Address offset : 034cH 358
    __IO uint32_t FLAC_INFO13;            //Address offset : 034cH 35C
    __IO uint32_t FLAC_CHIPV;             //Address offset : 0350H 360
} FLASH_TypeDef;


//******************** rcc register define*******************************
typedef struct
{
    __IO uint32_t CR;             // Clock control register                                 Address offset : 0000H
    __IO uint32_t PLLCFGR;        // PLL configuration register                             Address offset : 0004H
    __IO uint32_t PLL2CFGR;       // PLL2 configuration register                            Address offset : 0008H
    __IO uint32_t CFGR;           // Clock configuration register                           Address offset : 000CH
    __IO uint32_t CIR;            // Clock interrupt register                               Address offset : 0010H
    __IO uint32_t AHB1RSTR;       // AHB1 peripheral reset register                         Address offset : 0014H
    __IO uint32_t AHB2RSTR;       // AHB2 peripheral reset register                         Address offset : 0018H
    __IO uint32_t AHB3RSTR;       // AHB3 peripheral reset register                         Address offset : 001CH
    __IO uint32_t APB1RSTR;       // APB1 peripheral reset register                         Address offset : 0020H
    __IO uint32_t APB2RSTR;       // APB2 peripheral reset register                         Address offset : 0024H
    __IO uint32_t AHB1ENR;        // AHB1 peripheral clock enable register                  Address offset : 0028H
    __IO uint32_t AHB2ENR;        // AHB2 peripheral clock enable register                  Address offset : 002CH
    __IO uint32_t AHB3ENR;        // AHB3 peripheral clock enable register                  Address offset : 0030H
    __IO uint32_t APB1ENR;        // APB1 peripheral clock enable register                  Address offset : 0034H
    __IO uint32_t APB2ENR;        // APB2 peripheral clock enable register                  Address offset : 0038H
    __IO uint32_t AHB1LPENR;      // AHB1 peripheral clock enable in low power register     Address offset : 003CH
    __IO uint32_t AHB2LPENR;      // AHB2 peripheral clock enable in low power register     Address offset : 0040H
    __IO uint32_t AHB3LPENR;      // AHB3 peripheral clock enable in low power register     Address offset : 0044H
    __IO uint32_t APB1LPENR;      // APB1 peripheral clock enable in low power register     Address offset : 0048H
    __IO uint32_t APB2LPENR;      // APB2 peripheral clock enable in low power register     Address offset : 004CH
    __IO uint32_t CCIPR;          // Peripheral independent clock configuration register    Address offset : 0050H
    __IO uint32_t CR2;            // Clock control register                                 Address offset : 0054H
    __IO uint32_t BDCR;           // Backup domain control register                         Address offset : 0058H
    __IO uint32_t CSR;            // Clock control & status register                        Address offset : 005CH
    uint32_t RESERVED0[40];  //                                                        Address offset : 0060H -- 00FCH
    __IO uint32_t RAMCTL;         // CACHE SDIO USB CAN ETH RAM control register            Address offset : 0100H
} RCC_TypeDef;


//******************** crs register define*******************************
typedef struct
{
    __IO uint32_t CR;             // control register                                       Address offset : 0000H
    __IO uint32_t CFGR;           // configuration register                                 Address offset : 0004H
    __IO uint32_t ISR;            // interrupt status register                              Address offset : 0008H
    __IO uint32_t ICR;            // interrupt clear  register                              Address offset : 000CH
} CRS_TypeDef;


//******************** SYSCFG register define*******************************
typedef struct
{
    __IO uint32_t MEMRMP;         // memory remap register                                  Address offset : 0000H
    __IO uint32_t PMC;            // peripheral mode configuration register                 Address offset : 0004H
    __IO uint32_t EXTICR[4];      // external interrupt configuration register              Address offset : 0008H ~ 0014H
    __IO uint32_t RESERVED0;      //                                                        Address offset : 0018H
    __IO uint32_t CFGR;           // configuration  register                                Address offset : 001CH
} SYSCFG_TypeDef;


//******************** usb_fs_otg register define*******************************
typedef struct
{
    __IO   uint8_t FADDR;           //  function address register                                Address offset : 0000H
    __IO   uint8_t POWER;           //  power management register                                Address offset : 0001H
    __IO   uint8_t INTRTX1;         //  interrupt register for enapoint 0 and tx1~7              Address offset : 0002H
    uint8_t RESERVED0;       //                                                           Address offset : 0003H
    __IO   uint8_t INTRRX1;         //  interrupt register for rx enapoint 1~7                   Address offset : 0004H
    uint8_t RESERVED1;       //                                                           Address offset : 0005H
    __IO   uint8_t INTRUSB;         //  interrupt register for common USB interrupt              Address offset : 0006H
    __IO   uint8_t INTRTX1E;        //  interrupt enable register for INTRTX1                    Address offset : 0007H
    uint8_t RESERVED2;       //                                                           Address offset : 0008H
    __IO   uint8_t INTRRX1E;        //  interrupt enable register for INTRRX1                    Address offset : 0009H
    uint8_t RESERVED3;       //                                                           Address offset : 000AH
    __IO   uint8_t INTRUSBE;        //  interrupt enable register for INTRUSBE                   Address offset : 000BH
    __IO   uint8_t FRAME1;          //  frame number bits 0 to 7                                 Address offset : 000CH
    __IO   uint8_t FRAME2;          //  frame number bits 8 to 10                                Address offset : 000DH
    __IO   uint8_t INDEX;           //  index register for selecting the endpoint                Address offset : 000EH
    __IO   uint8_t DEVCTL;          //  usb device control register                              Address offset : 000FH
    __IO   uint8_t TXMAXP;          //  maximum packet size for IN/OUT endpoint(except ep0)      Address offset : 0010H
    union                    //                                                           Address offset : 0011H
    {
        __IO   uint8_t CSR0;            //  main control status register for ep0
        __IO   uint8_t TXCSR1;          //  control status register 1 for IN/HOST OUT endpoint1~15
    };
    union                    //                                                           Address offset : 0012H
    {
        __IO   uint8_t CSR02;           //  subsidiary control status register for ep0
        __IO   uint8_t TXCSR2;          //  control status register 2 for IN/OUT endpoint1~15
    };
    __IO   uint8_t RXMAXP;          //  maximum packet size for OUT/IN endpoint(except ep0)      Address offset : 0013H
    __IO   uint8_t RXCSR1;          //  control status register 1 for OUT/HOST IN endpoint       Address offset : 0014H
    __IO   uint8_t RXCSR2;          //  control status rehister 2 for OUT/HOST IN endpoint       Address offset : 0015H
    union                    //                                                           Address offset : 0016H
    {
        __IO   uint8_t COUNT0;          //  number received bytes in ep0 fifo
        __IO   uint8_t RXCOUNT1;        //  number of bytes in OUT/HOST IN endpoint fifo(lower byte)
    };
    __IO   uint8_t RXCOUNT2;        //  number of bytes in OUT/HOST IN endpoint fifo(upper byte) Address offset : 0017H
    __IO   uint8_t TXTYPE;          //  set the transaction type and ep number for host out      Address offset : 0018H
    union                    //                                                           Address offset : 0019H
    {
        __IO   uint8_t NAKLMT0;         //  set nak response timeout on endpoint
        __IO   uint8_t TXINTERVAL;      //  set polling interval for an out interrupt/iso endpoint
    };
    __IO   uint8_t RXTYPE;          //  set the transaction type and ep number for host in       Address offset : 001AH
    __IO   uint8_t RXINTERVAL;      //  set polling interval for in endpoint                     Address offset : 001BH
    __IO   uint8_t TXFIFO1;         //  txfifox configuration1                                   Address offset : 001CH
    __IO   uint8_t TXFIFO2;         //  txfifox configuration2                                   Address offset : 001DH
    __IO   uint8_t RXFIFO1;         //  rxfifox configuration1                                   Address offset : 001EH
    __IO   uint8_t RXFIFO2;         //  rxfifox configuration2                                   Address offset : 001FH
    __IO   uint32_t FIFO0;          //  fifos for endpoint0                                      Address offset : 0020H
    __IO   uint32_t FIFO1;          //  fifos for endpoint1                                      Address offset : 0024H
    __IO   uint32_t FIFO2;          //  fifos for endpoint2                                      Address offset : 0028H
    __IO   uint32_t FIFO3;          //  fifos for endpoint3                                      Address offset : 002CH

} OTG_FS_TypeDef;


/**
 *@brief USB_OTG_HS_Core_register
 */

typedef struct
{
    __IO   uint32_t GOTGCTL;        //  OTG control and status register                       Address offset : 0000H
    __IO   uint32_t GOTGINT;        //  OTG interrupt register                                Address offset : 0004H
    __IO   uint32_t GAHBCFG;        //  AHB configuration register                            Address offset : 0008H
    __IO   uint32_t GUSBCFG;        //  USB configuration register                            Address offset : 000CH
    __IO   uint32_t GRSTCTL;        //  Reset register                                        Address offset : 0010H
    __IO   uint32_t GINTSTS;        //  Interrupt register                                    Address offset : 0014H
    __IO   uint32_t GINTMSK;        //  Interrupt mask register                               Address offset : 0018H
    __IO   uint32_t GRXSTSR;        //  Recieve status read register                          Address offset : 001CH
    __IO   uint32_t GRXSTSP;        //  Recieve status read/pop register                      Address offset : 0020H
    __IO   uint32_t GRXFSIZ;        //  Receice FIFO size register                            Address offset : 0024H
    __IO   uint32_t DIEPTXF0_HNPTXFSIZ;  //  Non-periodic transmit FIFO size register         Address offset : 0028H
    __IO   uint32_t HNPTXSTS;       //  Non-periodic transmit FIFO/queue status register      Address offset : 002CH
    uint32_t RESERVED0[3];   //                                                        Address offset : 0030H -- 003BH
    __IO   uint32_t GUID;           //  User ID register                                      Address offset : 003CH
    uint32_t RESERVED1[7];   //                                                        Address offset : 0040H -- 005BH
    __IO   uint32_t GDFIFOCFG;      //  Global DFIFO configuration register                   Address offset : 005CH
    uint32_t RESERVED3[40];  //                                                        Address offset : 0060H -- 00FFH
    __IO   uint32_t HPTXFSIZ;       //  Host periodic transmit FIFO size register             Address offset : 0100H
    __IO   uint32_t DIEPTXF[0x0F];  //  Device IN endpoint transmit FIFO size register        Address offset : 0104H
} USB_OTG_HS_GlobalTypeDef;

/**
 *@brief USB_OTG_HS_Device_register
 */
typedef struct
{
    __IO   uint32_t DCFG;           //  Device configuration register                         Address offset : 0800H
    __IO   uint32_t DCTL;           //  Device control register                               Address offset : 0804H
    __IO   uint32_t DSTS;           //  Device status register                                Address offset : 0808H
    uint32_t RESERVED19;     //                                                        Address offset : 080CH
    __IO   uint32_t DIEPMSK;        //  Device IN endpoint common interrupt mask register     Address offset : 0810H
    __IO   uint32_t DOEPMSK;        //  Device OUT endpoint common interrupt mask register    Address offset : 0814H
    __IO   uint32_t DAINT;          //  Device all endpoints interrupt register               Address offset : 0818H
    __IO   uint32_t DAINTMSK;       //  Device all endpoints interrupt mask register          Address offset : 081CH
    uint32_t RESERVED20[2];  //                                                        Address offset : 0820H -- 0824H
    __IO   uint32_t DVBUSDIS;       //  Device VBUS discharge time register                   Address offset : 0828H
    __IO   uint32_t DVBUSPULSE;     //  Device VBUS pulsing time register                     Address offset : 082CH
    __IO   uint32_t DTHRCTL;        //  Device threshold control register                     Address offset : 0830H
    __IO   uint32_t DIEPEMPMSK;     //  Device IN endpoint FIFO empty interrupt mask register Address offset : 0834H
    __IO   uint32_t DEACHINT;       //  Device each endpoints interrupt register              Address offset : 0838H
    __IO   uint32_t DEACHMSK;       //  Device each endpoints interrupt mask register         Address offset : 083CH
    uint32_t RESERVED21;     //                                                        Address offset : 0840H
    __IO   uint32_t DINEP1MSK;      //  Device each IN endpoint 1 interrupt register          Address offset : 0844H
    uint32_t RESERVED22[15]; //                                                        Address offset : 0848H -- 0880H
    __IO   uint32_t DOUTEP1MSK;     //  Device each OUT endpoint 1 interrupt register         Address offset : 0884H
} USB_OTG_HS_DeviceTypeDef;
/**
 *@brief USB_OTG_HS_IN_Endpoint_specific_register
 */
typedef struct
{
    __IO   uint32_t DIEPCTL;        //  Device control IN endpoint  control register          Address offset : 0900H + ep_num*20h
    uint32_t RESERVED24;     //                                                        Address offset : 0904H + ep_num*20h
    __IO   uint32_t DIEPINT;        //  Device IN endpoint  interrupt register                Address offset : 0908H + ep_num*20h
    uint32_t RESERVED25;     //                                                        Address offset : 090CH + ep_num*20h
    __IO   uint32_t DIEPTSIZ;       //  Device IN endpoint  transfer size register            Address offset : 0910H + ep_num*20h
    __IO   uint32_t DIEPDMA;        //  Device IN endpoint  DMA address register              Address offset : 0914H + ep_num*20h
    __IO   uint32_t DTXFSTS;        //  Device IN endpoint transmit FIFO status register      Address offset : 0918H + ep_num*20h
    uint32_t RESERVED26;     //                                                        Address offset : 091CH + ep_num*20h
} USB_OTG_HS_INEndpointTypeDef;

/**
 *@brief USB_OTG_HS_OUT_Endpoint_specific_register
 */
typedef struct
{
    __IO   uint32_t DOEPCTL;        //  Device control OUT endpoint  control register         Address offset : 0B00H + ep_num*20h
    uint32_t RESERVED42;     //                                                        Address offset : 0B04H + ep_num*20h
    __IO   uint32_t DOEPINT;        //  Device OUT endpoint  interrupt register               Address offset : 0B08H + ep_num*20h
    uint32_t RESERVED43;     //                                                        Address offset : 0B0CH + ep_num*20h
    __IO   uint32_t DOEPTSIZ;       //  Device OUT endpoint  transfer size register           Address offset : 0B10H + ep_num*20h
    __IO   uint32_t DOEPDMA;        //  Device OUT endpoint  DMA address register             Address offset : 0B14H + ep_num*20h
    uint32_t RESERVED44[2];  //                                                        Address offset : 0B18H -- 0B1CH + ep_num*20h
} USB_OTG_HS_OUTEndpointTypeDef;

/**
 *@brief USB_OTG_HS_HOST_MODE_register
 */
typedef struct
{
    __IO   uint32_t HCFG;           //  Host configuration register                           Address offset : 0400H
    __IO   uint32_t HFIR;           //  Host frame interval register                          Address offset : 0404H
    __IO   uint32_t HFNUM;          //  Host frame number/frame time remaining register       Address offset : 0408H
    uint32_t RESERVED4;      //                                                        Address offset : 040CH
    __IO   uint32_t HPTXSTS;        //  Host periodic transmit FIFO/queue status register     Address offset : 0410H
    __IO   uint32_t HAINT;          //  Host all channels interrupt register                  Address offset : 0414H
    __IO   uint32_t HAINTMSK;       //  Host all channels interrupt mask register             Address offset : 0418H
} USB_OTG_HS_HostTypeDef;

/**
 *@brief USB_OTG_HS_HOST_Channel_specific_register
 */
typedef struct
{
    __IO   uint32_t HCCHAR;         //  Host channel  characteristics register                Address offset : 0500H + ch_num*20h
    __IO   uint32_t HCSPLT;         //  Host channel  split control register                  Address offset : 0504H + ch_num*20h
    __IO   uint32_t HCINT;          //  Host channel  interrupt register                      Address offset : 0508H + ch_num*20h
    __IO   uint32_t HCINTMSK;       //  Host channel  interrupt mask register                 Address offset : 050CH + ch_num*20h
    __IO   uint32_t HCTSIZ;         //  Host channel  transfer size register                  Address offset : 0510H + ch_num*20h
    __IO   uint32_t HCDMA;          //  Host channel  DMA address register                    Address offset : 0514H + ch_num*20h
    uint32_t RESERVED7[2];   //                                                        Address offset : 0518H -- 051CH + ch_num*20h
} USB_OTG_HS_HostChannelTypeDef;

// ***************************************************************************
//******************** i2c register define*******************************
typedef struct
{
    __IO   uint32_t CR1;
    __IO   uint32_t CR2;
    __IO   uint32_t OAR1;
    __IO   uint32_t OAR2;
    __IO   uint32_t TIMINGR;
    __IO   uint32_t TIMEOUTR;
    __IO   uint32_t ISR;
    __IO   uint32_t ICR;
    __IO   uint32_t PECR;
    __IO   uint32_t RXDR;
    __IO   uint32_t TXDR;
} I2C_TypeDef;


// ***************************************************************************
//******************** ucpd register define*******************************
typedef struct
{
    __IO   uint32_t UCPD_CFG;
    __IO   uint32_t UCPD_CR;
    __IO   uint32_t UCPD_TX;
    __IO   uint32_t UCPD_TX_DR;
    __IO   uint32_t UCPD_IE;
    __IO   uint32_t UCPD_SR;
    __IO   uint32_t UCPD_ICR;
    __IO   uint32_t UCPD_TX_ORDSET;
    __IO   uint32_t UCPD_TX_PAYSZ;
    __IO   uint32_t UCPD_RX_ORDSET;
    __IO   uint32_t UCPD_RX_PAYSZ;
    __IO   uint32_t UCPD_RXRD;
} UCPD_TypeDef;


typedef struct
{
    __IO   uint32_t  CAN_RECEIVE_BUFFER0;
    __IO   uint32_t  CAN_RECEIVE_BUFFER1;
    __IO   uint32_t  CAN_RECEIVE_BUFFER[16];
    __IO   uint32_t  CAN_RECEIVE_BUFFER_RTS[2];
    __IO   uint32_t  CAN_TRANSMIT_BUFFER0;
    __IO   uint32_t  CAN_TRANSMIT_BUFFER1;
    __IO   uint32_t  CAN_TRANSMIT_BUFFER[16];
    __IO   uint32_t  CAN_TRANSMISION_TS[2];
    __IO   uint32_t  CAN_CMD_CTRL;                //0xA0
    __IO   uint32_t  CAN_INT_FLAG1;               //0xA4
    __IO   uint32_t  CAN_S_SEG_UNIT_SET;          //0xA8
    __IO   uint32_t  CAN_F_SEG_UNIT_SET;          //0xAC
    __IO   uint32_t  CAN_ERR_CNT;                 //0xB0
    __IO   uint32_t  CAN_FILTER_CTRL;             //0xB4
    __IO   uint32_t  CAN_ACF;                     //0xB8
    __IO   uint32_t  CAN_INT_FLAG2;               //0xBC
    __IO   uint32_t  CAN_REF_MSG;                 //0xC0
    __IO   uint32_t  CAN_TRIG_CFG;                //0xC4
    __IO   uint32_t  CAN_TRANS_INT_STAT;          //0xC8
    __IO   uint32_t  CAN_MEM_ES;                  //0xCC
    __IO   uint32_t  CAN_SCFG;                    //0xD0
    __IO   uint32_t  CAN_INIT_CFG_OFFSET;         //0xD4
} FDCAN_TypeDef;

/*******************  Bit definition for FDCAN_ISR register  ******************/
#define  FDCAN_ISR_RACTIVE                      ((uint32_t)0x00000004)            /*!< Reception ACTIVE */
#define  FDCAN_ISR_TACTIVE                      ((uint32_t)0x00000002)            /*!< Transmission ACTIVE */
#define  FDCAN_ISR_TSSTAT                       ((uint32_t)0x00030000)            /*!< Tansmission Secondary Status */
#define  FDCAN_ISR_RSTAT                        ((uint32_t)0x03000010)            /*!< Receive Buffer Overflow */
#define  FDCAN_ISR_ROV                          ((uint32_t)0x20000000)            /*!< Receive Buffer OverRun Error */
// ***************************************************************************
//******************** spi register define*******************************
typedef struct
{
    __IO   uint32_t CR1           ;   //0x00
    __IO   uint32_t CR2           ;   //0x04
    __IO   uint32_t SR            ;   //0x08
    __IO   uint32_t DR            ;   //0x0c
    __IO   uint32_t CRCPR         ;   //0x10
    __IO   uint32_t RXCRCR        ;   //0x14
    __IO   uint32_t TXCRCR        ;   //0x18
    __IO   uint32_t SSPR          ;   //0x1c
} SPI_TypeDef;


// ***************************************************************************
//******************** qspi register define*******************************
typedef struct
{
    __IO  uint32_t  CTRLR0                ;  // 0x0       Control Register 0
    __IO  uint32_t  CTRLR1                ;  // 0x4       Control Register 1
    __IO  uint32_t  SSIENR                ;  // 0x8       SSI Enable Register
    __IO  uint32_t  MWCR                  ;  // 0xc       Microwire Control Register
    __IO  uint32_t  SER                   ;  // 0x10  Target Enable Register
    __IO  uint32_t  BAUDR                 ;  // 0x14  Baud Rate Select
    __IO  uint32_t  TXFTLR                ;  // 0x18  Transmit FIFO Threshold Level
    __IO  uint32_t  RXFTLR                ;  // 0x1c  Receive FIFO Threshold Level
    __IO  uint32_t  TXFLR                 ;  // 0x20  Transmit FIFO Level Register
    __IO  uint32_t  RXFLR                 ;  // 0x24  Receive FIFO Level Register
    __IO  uint32_t  SR                  ;  // 0x28    Status Register
    __IO  uint32_t  IMR                 ;  // 0x2c    Interrupt Mask Register
    __IO  uint32_t  ISR                 ;  // 0x30    Interrupt Status Register
    __IO  uint32_t  RISR                ;  // 0x34    Raw Interrupt Status Register
    __IO  uint32_t  TXEICR                ;  // 0x38  Transmit FIFO Error Interrupt Clear Register Register
    __IO  uint32_t  RXOICR                ;  // 0x3c  Receive FIFO Overflow Interrupt Clear Register
    __IO  uint32_t  RXUICR                ;  // 0x40  Receive FIFO Underflow Interrupt Clear Register
    __IO  uint32_t  MSTICR                ;  // 0x44  Multi-Controller Interrupt Clear Register
    __IO  uint32_t  ICR                 ;  // 0x48    Interrupt Clear Register
    __IO  uint32_t  DMACR                 ;  // 0x4c  DMA Control Register
    __IO  uint32_t  DMATDLR             ;  // 0x50    DMA Transmit Data Level
    __IO  uint32_t  DMARDLR             ;  // 0x54    DMA Receive Data Level
    __IO  uint32_t  IDR                 ;  // 0x58    Identification Register
    __IO  uint32_t  SSIC_VERSION_ID     ;  // 0x5c    DWC_ssi component version
//  __IO  uint32_t  DR0                               ;  // 0x60    DWC_ssi Data Register
//  __IO  uint32_t  DR1                               ;  // 0x64    DWC_ssi Data Register
//  __IO  uint32_t  DR2                               ;  // 0x68    DWC_ssi Data Register
//  __IO  uint32_t  DR3                               ;  // 0x6c    DWC_ssi Data Register
//  __IO  uint32_t  DR4                               ;  // 0x70    DWC_ssi Data Register
//  __IO  uint32_t  DR5                               ;  // 0x74    DWC_ssi Data Register
//  __IO  uint32_t  DR6                               ;  // 0x78    DWC_ssi Data Register
//  __IO  uint32_t  DR7                               ;  // 0x7c    DWC_ssi Data Register
//  __IO  uint32_t  DR8                               ;  // 0x80    DWC_ssi Data Register
//  __IO  uint32_t  DR9                               ;  // 0x84    DWC_ssi Data Register
//  __IO  uint32_t  DR10                              ;  // 0x88    DWC_ssi Data Register
//  __IO  uint32_t  DR11                              ;  // 0x8c    DWC_ssi Data Register
//  __IO  uint32_t  DR12                              ;  // 0x90    DWC_ssi Data Register
//  __IO  uint32_t  DR13                              ;  // 0x94    DWC_ssi Data Register
//  __IO  uint32_t  DR14                              ;  // 0x98    DWC_ssi Data Register
//  __IO  uint32_t  DR15                              ;  // 0x9c    DWC_ssi Data Register
//  __IO  uint32_t  DR16                              ;  // 0xa0    DWC_ssi Data Register
//  __IO  uint32_t  DR17                              ;  // 0xa4    DWC_ssi Data Register
//  __IO  uint32_t  DR18                              ;  // 0xa8    DWC_ssi Data Register
//  __IO  uint32_t  DR19                              ;  // 0xac    DWC_ssi Data Register
//  __IO  uint32_t  DR20                              ;  // 0xb0    DWC_ssi Data Register
//  __IO  uint32_t  DR21                              ;  // 0xb4    DWC_ssi Data Register
//  __IO  uint32_t  DR22                              ;  // 0xb8    DWC_ssi Data Register
//  __IO  uint32_t  DR23                              ;  // 0xbc    DWC_ssi Data Register
//  __IO  uint32_t  DR24                              ;  // 0xc0    DWC_ssi Data Register
//  __IO  uint32_t  DR25                              ;  // 0xc4    DWC_ssi Data Register
//  __IO  uint32_t  DR26                              ;  // 0xc8    DWC_ssi Data Register
//  __IO  uint32_t  DR27                              ;  // 0xcc    DWC_ssi Data Register
//  __IO  uint32_t  DR28                              ;  // 0xd0    DWC_ssi Data Register
//  __IO  uint32_t  DR29                              ;  // 0xd4    DWC_ssi Data Register
//  __IO  uint32_t  DR30                              ;  // 0xd8    DWC_ssi Data Register
//  __IO  uint32_t  DR31                              ;  // 0xdc    DWC_ssi Data Register
//  __IO  uint32_t  DR32                              ;  // 0xe0    DWC_ssi Data Register
//  __IO  uint32_t  DR33                              ;  // 0xe4    DWC_ssi Data Register
//  __IO  uint32_t  DR34                              ;  // 0xe8    DWC_ssi Data Register
//  __IO  uint32_t  DR35                              ;  // 0xec    DWC_ssi Data Register
    __IO  uint32_t  DR[16]                      ;  // 0x60    DWC_ssi Data Register
    __IO  uint32_t  RES0[20]              ;  // 0xa0 ~ 0xec,Reserved.
    __IO  uint32_t  RX_SAMPLE_DELAY     ;  // 0xf0    RX Sample Delay Register
    __IO  uint32_t  SPI_CTRLR0            ;  // 0xf4  SPI_CTRLR0 - SPI Control Register
    __IO  uint32_t  DDR_DRIVE_EDGE        ;  // 0xf8  DDR_DRIVE_EDGE - Transmit Drive Edge Register
    __IO  uint32_t  XIP_MODE_BITS         ;  // 0xfc  eXecute in Place - Mode bits
    __IO  uint32_t  XIP_INCR_INST         ;  // 0x100 XIP_INCR_INST - XIP INCR transfer opcode
    __IO  uint32_t  XIP_WRAP_INST         ;  // 0x104 XIP_WRAP_INST - XIP WRAP transfer opcode
    __IO  uint32_t  RES[3]              ;  // 0x108 ~ 110   Reserved.  //XIP_CTRL                 ;  // 0x108 XIP_CTRL - XIP Control Register
//  __IO  uint32_t  XIP_SER                 ;  // 0x10c Target Enable Register
//  __IO  uint32_t  XRXOICR                 ;  // 0x110 XIP Receive FIFO Overflow Interrupt Clear Register
    __IO  uint32_t  XIP_CNT_TIME_OUT    ;  // 0x114   XIP time out register for continuous transfers
    __IO  uint32_t  SPI_CTRLR1            ;  // 0x118 SPI_CTRLR1 Control 1 register
//  __IO  uint32_t  XIP_WRITE_INCR_INST ;  //   0x140   XIP_WRITE_INCR_INST - XIP Write INCR transfer opcode
//  __IO  uint32_t  XIP_WRITE_WRAP_INST ;  //   0x144   XIP_WRITE_WRAP_INST - XIP Write WRAP transfer opcode
//  __IO  uint32_t  XIP_WRITE_CTRL      ;  // 0x148 XIP_WRITE_CTRL - XIP Write Control Register
} QSPI_TypeDef;


// ***************************************************************************
//******************** usart register define*******************************
typedef struct
{
    __IO   uint32_t  CR                 ;   //0x0
    __IO   uint32_t  MR                 ;   //0x4
    __IO   uint32_t  IER                ;   //0x8
    __IO   uint32_t  IDR                ;   //0xc
    __IO   uint32_t  IMR                ;   //0x10
    __IO   uint32_t  CSR                ;   //0x14
    __IO   uint32_t  RHR                ;   //0x18
    __IO   uint32_t  THR                ;   //0x1c
    __IO   uint32_t  BRGR               ;   //0x20
    __IO   uint32_t  RTOR               ;   //0x24
    __IO   uint32_t  TTGR               ;   //0x28
    __IO   uint32_t  RES1               ;   //0x2c
    __IO   uint32_t  RES2               ;   //0x30
    __IO   uint32_t  RES3               ;   //0x34
    __IO   uint32_t  RES4               ;   //0x38
    __IO   uint32_t  RES5               ;   //0x3c
    __IO   uint32_t  FIDI               ;   //0x40
    __IO   uint32_t  NER                ;   //0x44
    __IO   uint32_t  XON_XOFF           ;   //RES6   //0x48
    __IO   uint32_t  IF                 ;   //0x4c
// __IO   uint32_t  MAN                ;   //0x50
    __IO   uint32_t  RES7               ;   //0x50
    __IO   uint32_t  LINMR              ;   //0x54
    __IO   uint32_t  LINIR              ;   //0x58
    __IO   uint32_t  LINBRR             ;   //0x5c
// __IO   uint32_t  LONMR              ;   //0x60, not has function, this regster is reserved
// __IO   uint32_t  LONPR              ;   //0x64, not has function, this regster is reserved
// __IO   uint32_t  LONDL              ;   //0x68, not has function, this regster is reserved
// __IO   uint32_t  LONL2HDR           ;   //0x6c, not has function, this regster is reserved
// __IO   uint32_t  LONBL              ;   //0x70, not has function, this regster is reserved
// __IO   uint32_t  LONB1TX            ;   //0x74, not has function, this regster is reserved
// __IO   uint32_t  LONB1RX            ;   //0x78, not has function, this regster is reserved
// __IO   uint32_t  LONPRIO            ;   //0x7c, not has function, this regster is reserved
// __IO   uint32_t  IDTTX              ;   //0x80, not has function, this regster is reserved
// __IO   uint32_t  IDTRX              ;   //0x84, not has function, this regster is reserved
// __IO   uint32_t  ICDIFF             ;   //0x88, not has function, this regster is reserved
} USART_TypeDef;


typedef struct
{
    __IO   uint32_t  WPMR               ;
    __IO   uint32_t  WPSR               ;
} USART_WP_TypeDef;


// ***************************************************************************
//******************** FMC register define*******************************
typedef struct
{
    __IO   uint32_t BTCR[8]; // 0x00-0x1C
} FMC_Bank1_TypeDef;


typedef struct
{
    __IO   uint32_t BWTR[7]; // 0x104-0x11C
} FMC_Bank1E_TypeDef;

typedef struct
{
    __IO   uint32_t PCR2;           // 0x60
    __IO   uint32_t SR2;            // 0x64
    __IO   uint32_t PMEM2;          // 0x68
    __IO   uint32_t PATT2;          // 0x6c
    uint32_t RESERVED0;
    __IO   uint32_t ECCR2;          // 0x74
    uint32_t RESERVED1[2];
    __IO   uint32_t PCR3;           // 0x80
    __IO   uint32_t SR3;            // 0x84
    __IO   uint32_t PMEM3;          // 0x88
    __IO   uint32_t PATT3;          // 0x8c
    uint32_t RESERVED2;
    __IO   uint32_t ECCR3;          // 0x94
} FMC_Bank2_3_TypeDef;

typedef struct
{
    __IO   uint32_t SDCR[2];        // 0x140-0x144
    __IO   uint32_t SDTR[2];        // 0x148-0x14c
    __IO   uint32_t SDCMR;          // 0x150
    __IO   uint32_t SDRTR;          // 0x154
    __IO   uint32_t SDSR;           // 0x158
} FMC_Bank5_6_TypeDef;

// ***************************************************************************
// ******************** CRC register define***********************************
typedef struct
{
    __IO   uint32_t  DR;             // 0x00
    __IO   uint32_t  IDR;            // 0x04
    __IO   uint32_t  CR;             // 0x08
    __IO   uint32_t  RESERVED0;      // 0x0c
    __IO   uint32_t  INIT;           // 0x10
} CRC_TypeDef;


// ***************************************************************************
// *********************** gpio register define*******************************
typedef struct
{
    __IO   uint32_t  MODER;         // 0x00
    __IO   uint32_t  OTYPER;        // 0x04
    __IO   uint32_t  OSPEEDR;       // 0x08
    __IO   uint32_t  PUPDR;         // 0x0c
    __IO   uint32_t  IDR;           // 0x10
    __IO   uint32_t  ODR;           // 0x14
    __IO   uint32_t  BSRR;          // 0x18
    __IO   uint32_t  LCKR;          // 0x1c
    __IO   uint32_t  AFR[2];        // 0x20-0x24
} GPIO_TypeDef;


// ***************************************************************************
//******************** SDIO register define*******************************
typedef struct
{
    __IO  uint32_t   CTRL              ;  // 0x0    Control register
    __IO  uint32_t   PWREN             ;  // 0x4    Power Enable Register
    __IO  uint32_t   CLKDIV            ;  // 0x8    Clock Divider Register
    __IO  uint32_t   CLKSRC            ;  // 0xc    Clock Source Register
    __IO  uint32_t   CLKENA            ;  // 0x10   Clock Enable Register
    __IO  uint32_t   TMOUT             ;  // 0x14   Timeout Register
    __IO  uint32_t   CTYPE             ;  // 0x18   Card Type Register
    __IO  uint32_t   BLKSIZ            ;  // 0x1c   Block Size Register
    __IO  uint32_t   BYTCNT            ;  // 0x20   Byte Count Register
    __IO  uint32_t   INTMASK           ;  // 0x24   Interrupt Mask Register
    __IO  uint32_t   CMDARG            ;  // 0x28   Command Argument Register
    __IO  uint32_t   CMD               ;  // 0x2c   Command Register
    __IO  uint32_t   RESP0             ;  // 0x30   Response Register 0
    __IO  uint32_t   RESP1             ;  // 0x34   Response Register 1
    __IO  uint32_t   RESP2             ;  // 0x38   Response Register 2
    __IO  uint32_t   RESP3             ;  // 0x3c   Response Register 3
    __IO  uint32_t   MINTSTS           ;  // 0x40   Masked Interrupt Status Register Size: 32 bits Address Offset: 0x40 Read/write access: read MISTATS...
    __IO  uint32_t   RINTSTS           ;  // 0x44   Raw Interrupt Status Register Size: 32 bits Address Offset: 0x44 Read/write access:...
    __IO  uint32_t   STATUS            ;  // 0x48   Status Register Size: 32 bits Address Offset: 0x48 Read/write access: read
    __IO  uint32_t   FIFOTH            ;  // 0x4c   FIFO Threshold Watermark Register Size: 32 bits Address Offset: 0x4C Read/write access:...
    __IO  uint32_t   CDETECT           ;  // 0x50   Card Detect Register Size: 32 bits Address Offset: 0x50 Read/write access: read-only
    __IO  uint32_t   WRTPRT            ;  // 0x54   Write Protect Register Size: 32 bits Address Offset: 0x54 Read/write access: read-only
    __IO  uint32_t   GPIO              ;  // 0x58   General Purpose Input/Output Register Size: 32 bits Address Offset: 0x58 Read/write access:...
    __IO  uint32_t   TCBCNT            ;  // 0x5c   Transferred CIU Card Byte Count Register Size: 32 bits Address Offset: 0x5C Read/write access:...
    __IO  uint32_t   TBBCNT            ;  // 0x60   Transferred Host to BIU-FIFO Byte Count Register Size: 32 bits Address Offset: 0x60 Read/write...
    __IO  uint32_t   DEBNCE            ;  // 0x64   Debounce Count Register Size: 32 bits Address Offset: 0x64 Read/write access:...
    __IO  uint32_t   USRID             ;  // 0x68   User ID Register Size: 32 bits Address Offset: 0x68 Read/write access: write/readUser ID...
    __IO  uint32_t   VERID             ;  // 0x6c   Version ID Register Size: 32 bits Address Offset: 0x6C Read/write access: read
    __IO  uint32_t   HCON              ;  // 0x70   Hardware Configuration Register Size: 32 bits Address Offset: 0x70 Read/Write access: readHardware...
    __IO  uint32_t   UHS_REG           ;  // 0x74   UHS-1 Register Size: 32 bits Address Offset: 0x74 Read/write access: write/read
    __IO  uint32_t   RST_N             ;  // 0x78   H/W Reset Size: 32 bits Address Offset: 0x78 Read/write access: write/read
    __IO  uint32_t   RES[33]           ;  // 0x7C ~ FF   Reserved
    __IO  uint32_t   CARDTHRCTL        ;  // 0x100  Card Threshold Control Register Size: 32 bits Address Offset: 0x100 Read/Write access:...
    __IO  uint32_t   BACK_END_POWER_R  ;  // 0x104  Back End Power Register Size: 32 bits Address Offset: 0x104 Read/Write access:...
    __IO  uint32_t   UHS_REG_EXT       ;  // 0x108  UHS Register Extention Size: 32 bits Address Offset: 0x108 Read/Write access:...
    __IO  uint32_t   EMMC_DDR_REG      ;  // 0x10c  EMMC DDR Register Size: 32 bits Address Offset: 0x10C Read/Write access: read/write
    __IO  uint32_t   ENABLE_SHIFT      ;  // 0x110  Enable Phase Shift Register Address Offset: 0x110 Read/Write access: read/write
} SDIO_TypeDef;


typedef struct
{
    __IO  uint32_t   DATA              ;  // 0x200  SDIO FIFO, depth = 32 Words = 128 Bytes
} SDIO_DATA_TypeDef;


typedef struct
{
    __IO   uint32_t    SPDIF_CTRL      ;
    __IO   uint32_t    INT             ;
    __IO   uint32_t    FIFO_CTRL       ;
    __IO   uint32_t    STAT            ;
    __IO   uint32_t    DATA            ;  //FIFO address
} SPDIF_TypeDef;


// SSI/I2S/AC97 registers
typedef struct
{
    __IO  uint32_t  STX0       ;  //0x00
    __IO  uint32_t  STX1       ;  //0x04
    __IO  uint32_t  SRX0       ;  //0x08
    __IO  uint32_t  SRX1       ;  //0x0C
    __IO  uint32_t  SCR        ;  //0x10
    __IO  uint32_t  SISR       ;  //0x14
    __IO  uint32_t  SIER       ;  //0x18
    __IO  uint32_t  STCR       ;  //0x1C
    __IO  uint32_t  SRCR       ;  //0x20
    __IO  uint32_t  STCCR      ;  //0x24
    __IO  uint32_t  SRCCR      ;  //0x28
    __IO  uint32_t  SFCSR      ;  //0x2C
    __IO  uint32_t  STR        ;  //0x30
    __IO  uint32_t  SOR        ;  //0x34
    __IO  uint32_t  SACNT      ;  //0x38
    __IO  uint32_t  SACADD     ;  //0x3C
    __IO  uint32_t  SACDAT     ;  //0x40
    __IO  uint32_t  SATAG      ;  //0x44
    __IO  uint32_t  STMSK      ;  //0x48
    __IO  uint32_t  SRMSK      ;  //0x4C
    __IO  uint32_t  SACCST     ;  //0x50
    __IO  uint32_t  SACCEN     ;  //0x54
    __IO  uint32_t  SACCDIS    ;  //0x58
} SSI_TypeDef;


typedef struct
{
    __O     uint32_t  KR;          // Independent watchdog key reg
    __IO    uint32_t  PR;          // Independent watchdog prescaler reg
    __IO    uint32_t  RLR;         // Independent watchdog reload reg
    __I     uint32_t  SR;          // Independent watchdog status reg
    __IO    uint32_t  WINR;        // Independent watchdog window reg
} IWDG_TypeDef;

#define IWDG_KR_Pos                           0
#define IWDG_KR_Msk                           (0x0ul << IWDG_KR_Pos)

#define IWDG_PR_Pos                           0
#define IWDG_PR_Msk                           (0x0ul << IWDG_PR_Pos)

#define IWDG_RLR_Pos                          0
#define IWDG_RLR_Msk                          (0xFFFFFFFFul << IWDG_RLR_Pos)

#define IWDG_SR_Pos                           0
#define IWDG_SR_Msk                           (0x0ul << IWDG_SR_Pos)

#define IWDG_WINR_Pos                         0
#define IWDG_WINR_Msk                         (0xFFFFFFFFul << IWDG_WINR_Pos)

/*******************  Bit definition for IWDG_KR register  ********************/
#define  IWDG_KR_KEY                         ((uint16_t)0xFFFF)            /*!< Key value (write only, read 0000h) */

/*******************  Bit definition for IWDG_PR register  ********************/
#define  IWDG_PR_PR                          ((uint8_t)0x07)               /*!< PR[2:0] (Prescaler divider) */
#define  IWDG_PR_PR_0                        ((uint8_t)0x01)               /*!< Bit 0 */
#define  IWDG_PR_PR_1                        ((uint8_t)0x02)               /*!< Bit 1 */
#define  IWDG_PR_PR_2                        ((uint8_t)0x04)               /*!< Bit 2 */

/*******************  Bit definition for IWDG_RLR register  *******************/
#define  IWDG_RLR_RL                         ((uint16_t)0x0FFF)            /*!< Watchdog counter reload value */

/*******************  Bit definition for IWDG_SR register  ********************/
#define  IWDG_SR_PVU                         ((uint8_t)0x01)               /*!< Watchdog prescaler value update */
#define  IWDG_SR_RVU                         ((uint8_t)0x02)               /*!< Watchdog counter reload value update */
#define  IWDG_SR_WVU                         ((uint8_t)0x04)               /*!< Watchdog counter window value update */

/*******************  Bit definition for IWDG_KR register  ********************/
#define  IWDG_WINR_WIN                       ((uint16_t)0x0FFF)            /*!< Watchdog counter window value */

/*------------------- Window Watchdog -----------------------------------------*/
typedef struct
{
    __IO    uint32_t  CR;           // Window watchdog control reg
    __IO    uint32_t  CFR;          // Window watchdog configure reg
    __IO    uint32_t  SR;           // Window watchdog status reg
} WWDG_TypeDef;

#define WWDG_CR_WDGA_Pos                       7
#define WWDG_CR_WDGA_Msk                       (0x1ul << WWDG_CR_WDGA_Pos)
#define WWDG_CR_T_Pos                          0
#define WWDG_CR_T_Msk                          (0x7Ful << WWDG_CR_T_Pos)

#define WWDG_CFR_EWI_Pos                       9
#define WWDG_CFR_EWI_Msk                       (0x1ul << WWDG_CFR_EWI_Pos)
#define WWDG_CFR_WDGTB_Pos                     7
#define WWDG_CFR_WDGTB_Msk                     (0x3ul << WWDG_CFR_WDGTB_Pos)
#define WWDG_CFR_W_Pos                         0
#define WWDG_CFR_W_Msk                         (0x7Ful << WWDG_CFR_W_Pos)

#define WWDG_SR_EWIF_Pos                       0
#define WWDG_SR_EWIF_Msk                       (0x0ul << WWDG_SR_EWIF_Pos)

/*******************  Bit definition for WWDG_CR register  ********************/
#define  WWDG_CR_T                           ((uint8_t)0x7F)               /*!< T[6:0] bits (7-Bit counter (MSB to LSB)) */
#define  WWDG_CR_T0                          ((uint8_t)0x01)               /*!< Bit 0 */
#define  WWDG_CR_T1                          ((uint8_t)0x02)               /*!< Bit 1 */
#define  WWDG_CR_T2                          ((uint8_t)0x04)               /*!< Bit 2 */
#define  WWDG_CR_T3                          ((uint8_t)0x08)               /*!< Bit 3 */
#define  WWDG_CR_T4                          ((uint8_t)0x10)               /*!< Bit 4 */
#define  WWDG_CR_T5                          ((uint8_t)0x20)               /*!< Bit 5 */
#define  WWDG_CR_T6                          ((uint8_t)0x40)               /*!< Bit 6 */

#define  WWDG_CR_WDGA                        ((uint8_t)0x80)               /*!< Activation bit */

/*******************  Bit definition for WWDG_CFR register  *******************/
#define  WWDG_CFR_W                          ((uint16_t)0x007F)            /*!< W[6:0] bits (7-bit window value) */
#define  WWDG_CFR_W0                         ((uint16_t)0x0001)            /*!< Bit 0 */
#define  WWDG_CFR_W1                         ((uint16_t)0x0002)            /*!< Bit 1 */
#define  WWDG_CFR_W2                         ((uint16_t)0x0004)            /*!< Bit 2 */
#define  WWDG_CFR_W3                         ((uint16_t)0x0008)            /*!< Bit 3 */
#define  WWDG_CFR_W4                         ((uint16_t)0x0010)            /*!< Bit 4 */
#define  WWDG_CFR_W5                         ((uint16_t)0x0020)            /*!< Bit 5 */
#define  WWDG_CFR_W6                         ((uint16_t)0x0040)            /*!< Bit 6 */

#define  WWDG_CFR_WDGTB                      ((uint16_t)0x0180)            /*!< WDGTB[1:0] bits (Timer Base) */
#define  WWDG_CFR_WDGTB0                     ((uint16_t)0x0080)            /*!< Bit 0 */
#define  WWDG_CFR_WDGTB1                     ((uint16_t)0x0100)            /*!< Bit 1 */

#define  WWDG_CFR_EWI                        ((uint16_t)0x0200)            /*!< Early Wakeup Interrupt */

/*******************  Bit definition for WWDG_SR register  ********************/
#define  WWDG_SR_EWIF                        ((uint8_t)0x01)               /*!< Early Wakeup Interrupt Flag */


typedef struct
{
    __IO uint32_t IMR;
    __IO uint32_t EMR;
    __IO uint32_t RTSR;
    __IO uint32_t FTSR;
    __IO uint32_t SWIER;
    __IO uint32_t PR;
} EXTI_TypeDef;


typedef struct
{
    __IO    uint32_t  CR1    ;
    __IO    uint32_t  CR2    ;
    __IO    uint32_t  SMCR   ;
    __IO    uint32_t  DIER   ;
    __IO    uint32_t  SR     ;
    __IO    uint32_t  EGR    ;
    __IO    uint32_t  CCMR1  ;
    __IO    uint32_t  CCMR2  ;
    __IO    uint32_t  CCER   ;
    __IO    uint32_t  CNT    ;
    __IO    uint32_t  PSC    ;
    __IO    uint32_t  ARR    ;
    __IO    uint32_t  RCR    ;
    __IO    uint32_t  CCR1   ;
    __IO    uint32_t  CCR2   ;
    __IO    uint32_t  CCR3   ;
    __IO    uint32_t  CCR4   ;
    __IO    uint32_t  BDTR   ;
    __IO    uint32_t  DCR    ;
    __IO    uint32_t  DMAR   ;
    __IO    uint32_t  OR     ;
    __IO    uint32_t  CCMR3  ;
    __IO    uint32_t  CCR5   ;
    __IO    uint32_t  CCR6   ;
    __IO    uint32_t  AF1    ;
    __IO    uint32_t  AF2    ;
    __IO    uint32_t  TISEL  ;
} TIM_TypeDef;


typedef struct
{
    __IO    uint32_t  ISR    ;     /*!< LPTIM Interrupt and Status register,                Address offset: 0x00 */
    __IO    uint32_t  ICR    ;     /*!< LPTIM Interrupt Clear register,                     Address offset: 0x04 */
    __IO    uint32_t  IER    ;     /*!< LPTIM Interrupt Enable register,                    Address offset: 0x08 */
    __IO    uint32_t  CFGR   ;     /*!< LPTIM Configuration register,                       Address offset: 0x0C */
    __IO    uint32_t  CR     ;     /*!< LPTIM Control register,                             Address offset: 0x10 */
    __IO    uint32_t  CMP    ;     /*!< LPTIM Compare register,                             Address offset: 0x14 */
    __IO    uint32_t  ARR    ;     /*!< LPTIM Autoreload register,                          Address offset: 0x18 */
    __IO    uint32_t  CNT    ;     /*!< LPTIM Counter register,                             Address offset: 0x1C */
    __IO    uint32_t  OR     ;     /*!< LPTIM Option register,                              Address offset: 0x20 */
} LPTIM_TypeDef;


/******************************************************************************/
/*                                                                            */
/*                         Low Power Timer (LPTIM)                            */
/*                                                                            */
/******************************************************************************/
/******************  Bit definition for LPTIM_ISR register  *******************/
#define LPTIM_ISR_CMPM_Pos          (0U)
#define LPTIM_ISR_CMPM_Msk          (0x1UL << LPTIM_ISR_CMPM_Pos)              /*!< 0x00000001 */
#define LPTIM_ISR_CMPM              LPTIM_ISR_CMPM_Msk                         /*!< Compare match */
#define LPTIM_ISR_ARRM_Pos          (1U)
#define LPTIM_ISR_ARRM_Msk          (0x1UL << LPTIM_ISR_ARRM_Pos)              /*!< 0x00000002 */
#define LPTIM_ISR_ARRM              LPTIM_ISR_ARRM_Msk                         /*!< Autoreload match */
#define LPTIM_ISR_EXTTRIG_Pos       (2U)
#define LPTIM_ISR_EXTTRIG_Msk       (0x1UL << LPTIM_ISR_EXTTRIG_Pos)           /*!< 0x00000004 */
#define LPTIM_ISR_EXTTRIG           LPTIM_ISR_EXTTRIG_Msk                      /*!< External trigger edge event */
#define LPTIM_ISR_CMPOK_Pos         (3U)
#define LPTIM_ISR_CMPOK_Msk         (0x1UL << LPTIM_ISR_CMPOK_Pos)             /*!< 0x00000008 */
#define LPTIM_ISR_CMPOK             LPTIM_ISR_CMPOK_Msk                        /*!< Compare register update OK */
#define LPTIM_ISR_ARROK_Pos         (4U)
#define LPTIM_ISR_ARROK_Msk         (0x1UL << LPTIM_ISR_ARROK_Pos)             /*!< 0x00000010 */
#define LPTIM_ISR_ARROK             LPTIM_ISR_ARROK_Msk                        /*!< Autoreload register update OK */
#define LPTIM_ISR_UP_Pos            (5U)
#define LPTIM_ISR_UP_Msk            (0x1UL << LPTIM_ISR_UP_Pos)                /*!< 0x00000020 */
#define LPTIM_ISR_UP                LPTIM_ISR_UP_Msk                           /*!< Counter direction change down to up */
#define LPTIM_ISR_DOWN_Pos          (6U)
#define LPTIM_ISR_DOWN_Msk          (0x1UL << LPTIM_ISR_DOWN_Pos)              /*!< 0x00000040 */
#define LPTIM_ISR_DOWN              LPTIM_ISR_DOWN_Msk                         /*!< Counter direction change up to down */

/******************  Bit definition for LPTIM_ICR register  *******************/
#define LPTIM_ICR_CMPMCF_Pos        (0U)
#define LPTIM_ICR_CMPMCF_Msk        (0x1UL << LPTIM_ICR_CMPMCF_Pos)            /*!< 0x00000001 */
#define LPTIM_ICR_CMPMCF            LPTIM_ICR_CMPMCF_Msk                       /*!< Compare match Clear Flag */
#define LPTIM_ICR_ARRMCF_Pos        (1U)
#define LPTIM_ICR_ARRMCF_Msk        (0x1UL << LPTIM_ICR_ARRMCF_Pos)            /*!< 0x00000002 */
#define LPTIM_ICR_ARRMCF            LPTIM_ICR_ARRMCF_Msk                       /*!< Autoreload match Clear Flag */
#define LPTIM_ICR_EXTTRIGCF_Pos     (2U)
#define LPTIM_ICR_EXTTRIGCF_Msk     (0x1UL << LPTIM_ICR_EXTTRIGCF_Pos)         /*!< 0x00000004 */
#define LPTIM_ICR_EXTTRIGCF         LPTIM_ICR_EXTTRIGCF_Msk                    /*!< External trigger edge event Clear Flag */
#define LPTIM_ICR_CMPOKCF_Pos       (3U)
#define LPTIM_ICR_CMPOKCF_Msk       (0x1UL << LPTIM_ICR_CMPOKCF_Pos)           /*!< 0x00000008 */
#define LPTIM_ICR_CMPOKCF           LPTIM_ICR_CMPOKCF_Msk                      /*!< Compare register update OK Clear Flag */
#define LPTIM_ICR_ARROKCF_Pos       (4U)
#define LPTIM_ICR_ARROKCF_Msk       (0x1UL << LPTIM_ICR_ARROKCF_Pos)           /*!< 0x00000010 */
#define LPTIM_ICR_ARROKCF           LPTIM_ICR_ARROKCF_Msk                      /*!< Autoreload register update OK Clear Flag */
#define LPTIM_ICR_UPCF_Pos          (5U)
#define LPTIM_ICR_UPCF_Msk          (0x1UL << LPTIM_ICR_UPCF_Pos)              /*!< 0x00000020 */
#define LPTIM_ICR_UPCF              LPTIM_ICR_UPCF_Msk                         /*!< Counter direction change down to up Clear Flag */
#define LPTIM_ICR_DOWNCF_Pos        (6U)
#define LPTIM_ICR_DOWNCF_Msk        (0x1UL << LPTIM_ICR_DOWNCF_Pos)            /*!< 0x00000040 */
#define LPTIM_ICR_DOWNCF            LPTIM_ICR_DOWNCF_Msk                       /*!< Counter direction change up to down Clear Flag */

/******************  Bit definition for LPTIM_IER register ********************/
#define LPTIM_IER_CMPMIE_Pos        (0U)
#define LPTIM_IER_CMPMIE_Msk        (0x1UL << LPTIM_IER_CMPMIE_Pos)            /*!< 0x00000001 */
#define LPTIM_IER_CMPMIE            LPTIM_IER_CMPMIE_Msk                       /*!< Compare match Interrupt Enable */
#define LPTIM_IER_ARRMIE_Pos        (1U)
#define LPTIM_IER_ARRMIE_Msk        (0x1UL << LPTIM_IER_ARRMIE_Pos)            /*!< 0x00000002 */
#define LPTIM_IER_ARRMIE            LPTIM_IER_ARRMIE_Msk                       /*!< Autoreload match Interrupt Enable */
#define LPTIM_IER_EXTTRIGIE_Pos     (2U)
#define LPTIM_IER_EXTTRIGIE_Msk     (0x1UL << LPTIM_IER_EXTTRIGIE_Pos)         /*!< 0x00000004 */
#define LPTIM_IER_EXTTRIGIE         LPTIM_IER_EXTTRIGIE_Msk                    /*!< External trigger edge event Interrupt Enable */
#define LPTIM_IER_CMPOKIE_Pos       (3U)
#define LPTIM_IER_CMPOKIE_Msk       (0x1UL << LPTIM_IER_CMPOKIE_Pos)           /*!< 0x00000008 */
#define LPTIM_IER_CMPOKIE           LPTIM_IER_CMPOKIE_Msk                      /*!< Compare register update OK Interrupt Enable */
#define LPTIM_IER_ARROKIE_Pos       (4U)
#define LPTIM_IER_ARROKIE_Msk       (0x1UL << LPTIM_IER_ARROKIE_Pos)           /*!< 0x00000010 */
#define LPTIM_IER_ARROKIE           LPTIM_IER_ARROKIE_Msk                      /*!< Autoreload register update OK Interrupt Enable */
#define LPTIM_IER_UPIE_Pos          (5U)
#define LPTIM_IER_UPIE_Msk          (0x1UL << LPTIM_IER_UPIE_Pos)              /*!< 0x00000020 */
#define LPTIM_IER_UPIE              LPTIM_IER_UPIE_Msk                         /*!< Counter direction change down to up Interrupt Enable */
#define LPTIM_IER_DOWNIE_Pos        (6U)
#define LPTIM_IER_DOWNIE_Msk        (0x1UL << LPTIM_IER_DOWNIE_Pos)            /*!< 0x00000040 */
#define LPTIM_IER_DOWNIE            LPTIM_IER_DOWNIE_Msk                       /*!< Counter direction change up to down Interrupt Enable */

/******************  Bit definition for LPTIM_CFGR register *******************/
#define LPTIM_CFGR_CKSEL_Pos        (0U)
#define LPTIM_CFGR_CKSEL_Msk        (0x1UL << LPTIM_CFGR_CKSEL_Pos)            /*!< 0x00000001 */
#define LPTIM_CFGR_CKSEL            LPTIM_CFGR_CKSEL_Msk                       /*!< Clock selector */

#define LPTIM_CFGR_CKPOL_Pos        (1U)
#define LPTIM_CFGR_CKPOL_Msk        (0x3UL << LPTIM_CFGR_CKPOL_Pos)            /*!< 0x00000006 */
#define LPTIM_CFGR_CKPOL            LPTIM_CFGR_CKPOL_Msk                       /*!< CKPOL[1:0] bits (Clock polarity) */
#define LPTIM_CFGR_CKPOL_0          (0x1UL << LPTIM_CFGR_CKPOL_Pos)            /*!< 0x00000002 */
#define LPTIM_CFGR_CKPOL_1          (0x2UL << LPTIM_CFGR_CKPOL_Pos)            /*!< 0x00000004 */

#define LPTIM_CFGR_CKFLT_Pos        (3U)
#define LPTIM_CFGR_CKFLT_Msk        (0x3UL << LPTIM_CFGR_CKFLT_Pos)            /*!< 0x00000018 */
#define LPTIM_CFGR_CKFLT            LPTIM_CFGR_CKFLT_Msk                       /*!< CKFLT[1:0] bits (Configurable digital filter for external clock) */
#define LPTIM_CFGR_CKFLT_0          (0x1UL << LPTIM_CFGR_CKFLT_Pos)            /*!< 0x00000008 */
#define LPTIM_CFGR_CKFLT_1          (0x2UL << LPTIM_CFGR_CKFLT_Pos)            /*!< 0x00000010 */

#define LPTIM_CFGR_TRGFLT_Pos       (6U)
#define LPTIM_CFGR_TRGFLT_Msk       (0x3UL << LPTIM_CFGR_TRGFLT_Pos)           /*!< 0x000000C0 */
#define LPTIM_CFGR_TRGFLT           LPTIM_CFGR_TRGFLT_Msk                      /*!< TRGFLT[1:0] bits (Configurable digital filter for trigger) */
#define LPTIM_CFGR_TRGFLT_0         (0x1UL << LPTIM_CFGR_TRGFLT_Pos)           /*!< 0x00000040 */
#define LPTIM_CFGR_TRGFLT_1         (0x2UL << LPTIM_CFGR_TRGFLT_Pos)           /*!< 0x00000080 */

#define LPTIM_CFGR_PRESC_Pos        (9U)
#define LPTIM_CFGR_PRESC_Msk        (0x7UL << LPTIM_CFGR_PRESC_Pos)            /*!< 0x00000E00 */
#define LPTIM_CFGR_PRESC            LPTIM_CFGR_PRESC_Msk                       /*!< PRESC[2:0] bits (Clock prescaler) */
#define LPTIM_CFGR_PRESC_0          (0x1UL << LPTIM_CFGR_PRESC_Pos)            /*!< 0x00000200 */
#define LPTIM_CFGR_PRESC_1          (0x2UL << LPTIM_CFGR_PRESC_Pos)            /*!< 0x00000400 */
#define LPTIM_CFGR_PRESC_2          (0x4UL << LPTIM_CFGR_PRESC_Pos)            /*!< 0x00000800 */

#define LPTIM_CFGR_TRIGSEL_Pos      (13U)
#define LPTIM_CFGR_TRIGSEL_Msk      (0x7UL << LPTIM_CFGR_TRIGSEL_Pos)          /*!< 0x0000E000 */
#define LPTIM_CFGR_TRIGSEL          LPTIM_CFGR_TRIGSEL_Msk                     /*!< TRIGSEL[2:0]] bits (Trigger selector) */
#define LPTIM_CFGR_TRIGSEL_0        (0x1UL << LPTIM_CFGR_TRIGSEL_Pos)          /*!< 0x00002000 */
#define LPTIM_CFGR_TRIGSEL_1        (0x2UL << LPTIM_CFGR_TRIGSEL_Pos)          /*!< 0x00004000 */
#define LPTIM_CFGR_TRIGSEL_2        (0x4UL << LPTIM_CFGR_TRIGSEL_Pos)          /*!< 0x00008000 */
#define LPTIM_CFGR_TRIGSEL_3        (0x1UL << 29)                              /*!< 0x20000000 */


#define LPTIM_CFGR_TRIGEN_Pos       (17U)
#define LPTIM_CFGR_TRIGEN_Msk       (0x3UL << LPTIM_CFGR_TRIGEN_Pos)           /*!< 0x00060000 */
#define LPTIM_CFGR_TRIGEN           LPTIM_CFGR_TRIGEN_Msk                      /*!< TRIGEN[1:0] bits (Trigger enable and polarity) */
#define LPTIM_CFGR_TRIGEN_0         (0x1UL << LPTIM_CFGR_TRIGEN_Pos)           /*!< 0x00020000 */
#define LPTIM_CFGR_TRIGEN_1         (0x2UL << LPTIM_CFGR_TRIGEN_Pos)           /*!< 0x00040000 */

#define LPTIM_CFGR_TIMOUT_Pos       (19U)
#define LPTIM_CFGR_TIMOUT_Msk       (0x1UL << LPTIM_CFGR_TIMOUT_Pos)           /*!< 0x00080000 */
#define LPTIM_CFGR_TIMOUT           LPTIM_CFGR_TIMOUT_Msk                      /*!< Timeout enable */
#define LPTIM_CFGR_WAVE_Pos         (20U)
#define LPTIM_CFGR_WAVE_Msk         (0x1UL << LPTIM_CFGR_WAVE_Pos)             /*!< 0x00100000 */
#define LPTIM_CFGR_WAVE             LPTIM_CFGR_WAVE_Msk                        /*!< Waveform shape */
#define LPTIM_CFGR_WAVPOL_Pos       (21U)
#define LPTIM_CFGR_WAVPOL_Msk       (0x1UL << LPTIM_CFGR_WAVPOL_Pos)           /*!< 0x00200000 */
#define LPTIM_CFGR_WAVPOL           LPTIM_CFGR_WAVPOL_Msk                      /*!< Waveform shape polarity */
#define LPTIM_CFGR_PRELOAD_Pos      (22U)
#define LPTIM_CFGR_PRELOAD_Msk      (0x1UL << LPTIM_CFGR_PRELOAD_Pos)          /*!< 0x00400000 */
#define LPTIM_CFGR_PRELOAD          LPTIM_CFGR_PRELOAD_Msk                     /*!< Reg update mode */
#define LPTIM_CFGR_COUNTMODE_Pos    (23U)
#define LPTIM_CFGR_COUNTMODE_Msk    (0x1UL << LPTIM_CFGR_COUNTMODE_Pos)        /*!< 0x00800000 */
#define LPTIM_CFGR_COUNTMODE        LPTIM_CFGR_COUNTMODE_Msk                   /*!< Counter mode enable */
#define LPTIM_CFGR_ENC_Pos          (24U)
#define LPTIM_CFGR_ENC_Msk          (0x1UL << LPTIM_CFGR_ENC_Pos)              /*!< 0x01000000 */
#define LPTIM_CFGR_ENC              LPTIM_CFGR_ENC_Msk                         /*!< Encoder mode enable */

/******************  Bit definition for LPTIM_CR register  ********************/
#define LPTIM_CR_ENABLE_Pos         (0U)
#define LPTIM_CR_ENABLE_Msk         (0x1UL << LPTIM_CR_ENABLE_Pos)             /*!< 0x00000001 */
#define LPTIM_CR_ENABLE             LPTIM_CR_ENABLE_Msk                        /*!< LPTIMer enable */
#define LPTIM_CR_SNGSTRT_Pos        (1U)
#define LPTIM_CR_SNGSTRT_Msk        (0x1UL << LPTIM_CR_SNGSTRT_Pos)            /*!< 0x00000002 */
#define LPTIM_CR_SNGSTRT            LPTIM_CR_SNGSTRT_Msk                       /*!< Timer start in single mode */
#define LPTIM_CR_CNTSTRT_Pos        (2U)
#define LPTIM_CR_CNTSTRT_Msk        (0x1UL << LPTIM_CR_CNTSTRT_Pos)            /*!< 0x00000004 */
#define LPTIM_CR_CNTSTRT            LPTIM_CR_CNTSTRT_Msk                       /*!< Timer start in continuous mode */
#define LPTIM_CR_COUNTRST_Pos       (3U)
#define LPTIM_CR_COUNTRST_Msk       (0x1UL << LPTIM_CR_COUNTRST_Pos)           /*!< 0x00000008 */
#define LPTIM_CR_COUNTRST           LPTIM_CR_COUNTRST_Msk                      /*!< Counter reset */
#define LPTIM_CR_RSTARE_Pos         (4U)
#define LPTIM_CR_RSTARE_Msk         (0x1UL << LPTIM_CR_RSTARE_Pos)             /*!< 0x00000010 */
#define LPTIM_CR_RSTARE             LPTIM_CR_RSTARE_Msk                        /*!< Reset after read enable */

/******************  Bit definition for LPTIM_CMP register  *******************/
#define LPTIM_CMP_CMP_Pos           (0U)
#define LPTIM_CMP_CMP_Msk           (0xFFFFUL << LPTIM_CMP_CMP_Pos)            /*!< 0x0000FFFF */
#define LPTIM_CMP_CMP               LPTIM_CMP_CMP_Msk                          /*!< Compare register */

/******************  Bit definition for LPTIM_ARR register  *******************/
#define LPTIM_ARR_ARR_Pos           (0U)
#define LPTIM_ARR_ARR_Msk           (0xFFFFUL << LPTIM_ARR_ARR_Pos)            /*!< 0x0000FFFF */
#define LPTIM_ARR_ARR               LPTIM_ARR_ARR_Msk                          /*!< Auto reload register */

/******************  Bit definition for LPTIM_CNT register  *******************/
#define LPTIM_CNT_CNT_Pos           (0U)
#define LPTIM_CNT_CNT_Msk           (0xFFFFUL << LPTIM_CNT_CNT_Pos)            /*!< 0x0000FFFF */
#define LPTIM_CNT_CNT               LPTIM_CNT_CNT_Msk                          /*!< Counter register */

/******************  Bit definition for LPTIM_OR register  *******************/
#define LPTIM_OR_IN1_Pos      (0U)
#define LPTIM_OR_IN1_Msk      (0xDUL << LPTIM_OR_IN1_Pos)          /*!< 0x0000000D */
#define LPTIM_OR_IN1          LPTIM_OR_IN1_Msk                     /*!< OR[3:2],OR[0]  bits (INPUT1 selection) */
#define LPTIM_OR_IN1_0        0x00000001UL
#define LPTIM_OR_IN1_1        0x00000004UL
#define LPTIM_OR_IN1_2        0x00000008UL

#define LPTIM_OR_IN2_Pos      (1U)
#define LPTIM_OR_IN2_Msk      (0x32UL << LPTIM_OR_IN2_Pos)          /*!< 0x00000032 */
#define LPTIM_OR_IN2          LPTIM_OR_IN2_Msk                     /*!< OR[5:4],OR[1]  bits (INPUT2 selection) */
#define LPTIM_OR_IN2_0        0x00000002UL
#define LPTIM_OR_IN2_1        0x00000010UL
#define LPTIM_OR_IN2_2        0x00000020UL

//******************** ETHERNET register define*******************************
typedef struct
{
//Ethernet mac
    __IO    uint32_t  ETH_MAC_CFG;            // 0x0000 Ethernet mac configuration register
    __IO    uint32_t  ETH_MAC_EXTDCFG;        // 0x0004 Ethernet mac extended configuration register
    __IO    uint32_t  ETH_MAC_PKTFILT;        // 0x0008 Ethernet mac packet filter register
    __IO    uint32_t  ETH_MAC_WTDTO;          // 0x000c Ethernet mac watch dog timeout register
    __IO    uint32_t  ETH_MAC_HASHTB0;        // 0x0010 Ethernet mac Hash table register 0
    __IO    uint32_t  ETH_MAC_HASHTB1;        // 0x0014 Ethernet mac Hash table register 1
    __IO    uint32_t  RESERVED0[14];          // 0x0018 - 0x004c
    __IO    uint32_t  ETH_MAC_VLANT;          // 0x0050 Ethernet mac VLAN tag register
    __IO    uint32_t  RESERVED1[7];           // 0x0054 - 0x006c
    __IO    uint32_t  ETH_MAC_TXFLCTL;        // 0x0070 Ethernet mac Tx FLow control register
    __IO    uint32_t  RESERVED2[7];           // 0x0074 - 0x008c
    __IO    uint32_t  ETH_MAC_RXFLCTL;        // 0x0090 Ethernet mac Rx Flow control register
    __IO    uint32_t  RESERVED3[7];           // 0x0094 - 0x00ac
    __IO    uint32_t  ETH_MAC_IRSTU;          // 0x00b0 Ethernet mac interrupt status register
    __IO    uint32_t  ETH_MAC_IREN;           // 0x00b4 Ethernet mac interrupt enable register
    __IO    uint32_t  ETH_MAC_RXTXSTU;        // 0x00b8 Ethernet mac receive tranmit status register
    __IO    uint32_t  RESERVED4[1];           // 0x00bc
    __IO    uint32_t  ETH_MAC_PMTCTLSTU;      // 0x00c0 Ethernet mac PMT control and status register
    __IO    uint32_t  ETH_MAC_RWKPKTFILT;     // 0x00c4 Ethernet mac remote wakeup filter register
    __IO    uint32_t  RESERVED5[19];          // 0X00c8 - 0x0110
    __IO    uint32_t  ETH_MAC_DBG;            // 0x0114 Ethernet mac debug register
    __IO    uint32_t  RESERVED6[58];          // 0x0118 - 0x01fc
    __IO    uint32_t  ETH_MAC_MDIOADDR;       // 0x0200 Ethernet mac MDIO address register
    __IO    uint32_t  ETH_MAC_MDIODATA;       // 0x0204 Ethernet MDIO data register
    __IO    uint32_t  RESERVED7[10];          // 0x0208 - 0x022c
    __IO    uint32_t  ETH_MAC_SWCTL;          // 0x0230 Ethernet mac software programmable control
    __IO    uint32_t  RESERVED8[51];          // 0x0234 - 0x02fc
    __IO    uint32_t  ETH_MAC_ADDRH0;         // 0x0300 Ethernet mac address0 high register
    __IO    uint32_t  ETH_MAC_ADDRL0;         // 0x0304 Ethernet mac address0 low register
    __IO    uint32_t  ETH_MAC_ADDRH1;         // 0x0308 Ethernet mac address1 high register
    __IO    uint32_t  ETH_MAC_ADDRL1;         // 0x030c Ethernet mac address1 low register
    __IO    uint32_t  ETH_MAC_ADDRH2;         // 0x0310 Ethernet mac address2 high register
    __IO    uint32_t  ETH_MAC_ADDRL2;         // 0x0314 Ethernet mac address2 low register
    __IO    uint32_t  ETH_MAC_ADDRH3;         // 0x0318 Ethernet mac address3 high register
    __IO    uint32_t  ETH_MAC_ADDRL3;         // 0x031c Ethernet mac address3 low register
    __IO    uint32_t  RESERVED9[248];         // 0x0320 - 0x06fc

    //Ethernet mmc
    __IO    uint32_t  ETH_MMC_CTL;            // 0x0700 Ethernet mmc control refister
    __IO    uint32_t  ETH_MMC_RXIR;           // 0x0704 Ethernet mmc receive statistics counters interrupt
    __IO    uint32_t  ETH_MMC_TXIR;           // 0x0708 Ethernet mmc transmit statistics counters interrupt
    __IO    uint32_t  ETH_MMC_RXIRMSK;        // 0x070c Ethernet mmc masks for receive statistics counters
    __IO    uint32_t  ETH_MMC_TXIRMSK;        // 0x0710 Ethernet mmc masks for transmit statistic counters
    __IO    uint32_t  RESERVED10[14];         // 0x0714 - 0x0748
    __IO    uint32_t  ETH_MMC_TXSCGP;         // 0x074c Ethernet mmc transmit number of single collision good packets
    __IO    uint32_t  ETH_MMC_TXMCGP;         // 0x0750 Ethernet mmc transmit number of multiple collision good packets
    __IO    uint32_t  RESERVED11[5];          // 0x0754 - 0x0764
    __IO    uint32_t  ETH_MMC_TXGP;           // 0x0768 Ethernet mmc transmit number of good packets
    __IO    uint32_t  RESERVED12[10];         // 0x076C - 0x0790
    __IO    uint32_t  ETH_MMC_RXCRCERRP;      // 0x0794 Ethernet mmc receive number of packets with CRC error
    __IO    uint32_t  ETH_MMC_RXALGERRP;      // 0x0798 Ethernet mmc receive number of packets with alignment error
    __IO    uint32_t  RESERVED13[10];         // 0x079c - 0x07c0
    __IO    uint32_t  ETH_MMC_RXUCASTP;          // 0x07c4 Ethernet mmc receive number of good unicast packets
    __IO    uint32_t  RESERVED14[206];        // 0x07c8 - 0x0afc

    //Ethernet ptp
    __IO    uint32_t  ETH_PTP_TSCTL;          // 0x0b00 Ethernet mac PTP pkt timstamp control register
    __IO    uint32_t  ETH_PTP_SUBSECINR;      // 0x0b04 Ethernet mac sub second increment
    __IO    uint32_t  ETH_PTP_SYSTMSEC;       // 0x0b08 Ethernet mac system time seconds register
    __IO    uint32_t  ETH_PTP_SYSTMNSEC;      // 0x0b0c Ethernet mac system time nanoseconds register
    __IO    uint32_t  ETH_PTP_SYSTMSECUPDT;   // 0x0b10 Etherner mac system time seconds updata register
    __IO    uint32_t  ETH_PTP_SYSTMNSECUPDT;  // 0x0b14 Ethernet mac system time nanoseconds updata register
    __IO    uint32_t  ETH_PTP_TSADD;          // 0x0b18 Ethernet mac timestamp addend register
    __IO    uint32_t  RESERVED15[1];          // 0x0b1c
    __IO    uint32_t  ETH_PTP_TSSTU;          // 0x0b20 Ethernet mac timestamp status register
    __IO    uint32_t  RESERVED16[3];          // 0x0b24 - 0x0b2c
    __IO    uint32_t  ETH_PTP_TXTSSTUNSEC;    // 0x0b30 Ethernet mac nanosecond part of timestamp status
    __IO    uint32_t  ETH_PTP_TXTSSTUSEC;     // 0x0b34 Ethernet mac higher 32 bits of timestamp captured when PTP is transmit
    __IO    uint32_t  RESERVED17[6];          // 0x0b38 - 0x0b4c
    __IO    uint32_t  ETH_PTP_TSINGASMCOR;    // 0x0b50 Ethernet Timestamp Ingress Asymmetry Correction register
    __IO    uint32_t  ETH_PTP_TSEGASMCOR;     // 0x0b54 Ethernet Timestamp Egress Asymmetry Correction register
    __IO    uint32_t  ETH_PTP_TSINGCORNSEC;   // 0x0b58 Ethernet nanoseconds correction value with captured timestamp value in the ingress path
    __IO    uint32_t  ETH_PTP_TSEGCORNSEC;    // 0x0b5C Ethernet nanoseconds correction value with captured timestamp value in the egress path
    __IO    uint32_t  RESERVED18[2];          // 0x0b60 - 0x0b64
    __IO    uint32_t  ETH_PTP_TSINGLAT;       // 0x0b68 Ethernet mac ingress latency
    __IO    uint32_t  ETH_PTP_TSEGLAT;        // 0x0b6c Ethernet mac egress latency
    __IO    uint32_t  ETH_PTP_PPSCTL;         // 0x0b70 Ethernet PPS control register
    __IO    uint32_t  RESERVED19[3];          // 0x0b74 - 0x0b7c
    __IO    uint32_t  ETH_PTP_TRGTTMSEC;      // 0x0b80 Ethernet PPS target time seconds register
    __IO    uint32_t  ETH_PTP_TRGTTMNSEC;     // 0x0b84 Ethernet PPS target time nanoseconds register
    __IO    uint32_t  RESERVED20[30];         // 0x0b88 - 0x0bfc

    //Ethernet MTL
    __IO    uint32_t  ETH_MTL_OPMODE;         // 0x0c00 Ethernet transmit and receive operation mode
    __IO    uint32_t  RESERVED21[7];          // 0x0c04 - 0x0c1c
    __IO    uint32_t  ETH_MTL_INTRSTU;        // 0x0c20 Ethernet app reads during interrupt service routing or polling to determine interrupt status
    __IO    uint32_t  RESERVED22[55];         // 0x0c24 - 0x0cfc;
    __IO    uint32_t  ETH_MTL_TXQOPMODE;      // 0x0d00 Ethernet queue 0 transmit operation mode register
    __IO    uint32_t  ETH_MTL_TXQUDFLW;       // 0x0d04 Ethernet queue 0 underflow counter register
    __IO    uint32_t  ETH_MTL_TXQDBG;         // 0x0d08 Ethernet queue 0 transmit debug register
    __IO    uint32_t  RESERVED23[8];          // 0x0d0c - 0x0d28
    __IO    uint32_t  ETH_MTL_QINTRCTRLSTU;   // 0x0d2c Ethernet queue 0 interrupt enable and status
    __IO    uint32_t  ETH_MTL_RXQOPMODE;      // 0x0d30 Ethernet queue 0 receive operation mode register
    __IO    uint32_t  ETH_MTL_RXQMISPKTOVFLWCNT;    // 0X0d34 Ethernet queue 0 missed packet and overflow counter register
    __IO    uint32_t  ETH_MTL_RXQDBG;         // 0x0d38 Ethernet queue 0 receive debug register
    __IO    uint32_t  RESERVED24[177];        // 0x0d3c - 0x0ffc

    //Ethernet DMA
    __IO    uint32_t  ETH_DMA_OPMODE;         // 0x1000 Ethernet BUS mode register
    __IO    uint32_t  ETH_DMA_SYSBUSMODE;     // 0x1004 Ethernet system bus mode register
    __IO    uint32_t  ETH_DMA_INTRSTU;        // 0x1008 Ethernet DMA channel interrupt status
    __IO    uint32_t  ETH_DMA_DBGSTU;         // 0x100c Ethernet DMA channel receive and transmit process status
    __IO    uint32_t  RESERVED25[60];         // 0x1010-0x10fc
    __IO    uint32_t  ETH_DMA_CTL;            // 0x1100 Ethernet DMA channel0 control register
    __IO    uint32_t  ETH_DMA_TXCTL;          // 0x1104 Ethernet DMA channel0 transmit control register
    __IO    uint32_t  ETH_DMA_RXCTL;          // 0x1108 Ethernet DMA channel0 receive control register
    __IO    uint32_t  RESERVED26[2];          // 0x110C - 0x1110
    __IO    uint32_t  ETH_DMA_TXDESCLSTADDR;  // 0x1114 Ethernet DMA channel0 TX descriptor list address  register
    __IO    uint32_t  RESERVED27[1];          // 0x1118
    __IO    uint32_t  ETH_DMA_RXDESCLSTADDR;  // 0x111c Ethernet DMA channel0 RX descriptor list address register
    __IO    uint32_t  ETH_DMA_TXDESCTAILPTR;  // 0x1120 Ethernet DMA channel0 TX descriptor tail pointer register
    __IO    uint32_t  RESERVED28[1];          // 0x1124
    __IO    uint32_t  ETH_DMA_RXDESCTAILPTR;  // 0x1128 Ethernet DMA channel0 RX descriptor tail pointer register
    __IO    uint32_t  ETH_DMA_TXDESCRINGLEN;  // 0x112c Ethernet DMA descriptor ring length reister
    __IO    uint32_t  ETH_DMA_RXCTL2;         // 0x1130 Ethernet DMA channel0 receive control register
    __IO    uint32_t  ETH_DMA_INTRENA;        // 0x1134 Ethernet DMA channel0 interrupt enable register
    __IO    uint32_t  ETH_DMA_RXINTRWDGTMR;   // 0x1138 Ethernet DMA channel0 receive interrupt watchdog timer register
    __IO    uint32_t  RESERVED29[2];          // 0x113c - 0x1140
    __IO    uint32_t  ETH_DMA_CURAPPTXDESC;   // 0x1144 Ethernet DMA channel0 current application transmit descriptor register
    __IO    uint32_t  RESERVED30[1];          // 0x1148
    __IO    uint32_t  ETH_DMA_CURAPPRXDESC;   // 0x114c Ethernet DMA channel0 current application receive descriptor register
    __IO    uint32_t  RESERVED31[1];          // 0X1150
    __IO    uint32_t  ETH_DMA_CURAPPTXBUF;    // 0x1154 Ethernet DMA channel0 current application transmit buffer address register
    __IO    uint32_t  RESERVED32[1];          // 0x1158
    __IO    uint32_t  ETH_DMA_CURAPPRXBUF;    // 0x115c Ethernet DMA channel0 current application receive buffer address register
    __IO    uint32_t  ETH_DMA_STU;            // 0x1160 Ethernet DMA channel0 status
    __IO    uint32_t  ETH_DMA_MISFRMCNT;      // 0x1164 Ethernet DMA channel0 number of packet counter that got dropped by the DMA
    __IO    uint32_t  RESERVED33[1];          // 0x1168
    __IO    uint32_t  ETH_DMA_RXERICNT;       // 0x116c Ethernet DMA channel0 provides the count of the number of times ERI was asserted

} ETH_TypeDef;



//******************** DBGMCU register define*******************************
typedef struct
{
    __IO    uint32_t  IDCODE;                 // 0xE0042000
    __IO    uint32_t  CR;                     // 0xE0042004
    __IO    uint32_t  APB1FZ;                 // 0xE0042008
    __IO    uint32_t  APB2FZ;                 // 0xE004200C

} DBG_TypeDef;


//******************** COMP_OPAM_DAC register define*******************************
typedef struct
{
    //---DAC
    __IO    uint32_t  DAC_CR      ;     // 0x40007400
    __IO    uint32_t  DAC_SWTRIGR ;     // 0x40007404
    __IO    uint32_t  DAC_DHR12R1 ;     // 0x40007408
    __IO    uint32_t  DAC_DHR12L1 ;     // 0x4000740C
    __IO    uint32_t  DAC_DHR8R1  ;     // 0x40007410
    __IO    uint32_t  DAC_DHR12R2 ;     // 0x40007414
    __IO    uint32_t  DAC_DHR12L2 ;     // 0x40007418
    __IO    uint32_t  DAC_DHR8R2  ;     // 0x4000741c
    __IO    uint32_t  DAC_DHR12RD ;     // 0x40007420
    __IO    uint32_t  DAC_DHR12LD ;     // 0x40007424
    __IO    uint32_t  DAC_DHR8RD  ;     // 0x40007428
    __IO    uint32_t  DAC_DOR1    ;     // 0x4000742c
    __IO    uint32_t  DAC_DOR2    ;     // 0x40007430
    __IO    uint32_t  DAC_SR      ;     // 0x40007434

    //---OPAMP
    __IO    uint32_t  OPAMP1_CSR  ;     // 0x40007438
    __IO    uint32_t  OPAMP2_CSR  ;     // 0X4000743C
    __IO    uint32_t  OPAMP3_CSR  ;     // 0x40007440
    __IO    uint32_t  OPAMP1_TCMR ;     // 0x40007444
    __IO    uint32_t  OPAMP2_TCMR ;     // 0x40007448
    __IO    uint32_t  OPAMP3_TCMR ;     // 0x4000744c

    //---COMP
    __IO    uint32_t  COMP1_CSR              ;  // 0x40007450
    __IO    uint32_t  COMP2_CSR              ;  // 0x40007454
    __IO    uint32_t  COMP1_RAMPMAXREF_SHADOW;  // 0x40007458
    __IO    uint32_t  COMP1_RAMPMAXREF_ACTIV ;  // 0x4000745c
    __IO    uint32_t  COMP1_RAMPDECVAL_SHADOW;  // 0x40007460
    __IO    uint32_t  COMP1_RAMPDECVAL_ACTIV ;  // 0x40007464
    __IO    uint32_t  COMP2_RAMPMAXREF_SHADOW;  // 0x40007468
    __IO    uint32_t  COMP2_RAMPMAXREF_ACTIV ;  // 0x4000746c
    __IO    uint32_t  COMP2_RAMPDECVAL_SHADOW;  // 0x40007470
    __IO    uint32_t  COMP2_RAMPDECVAL_ACTIV ;  // 0x40007474
    __IO    uint32_t  COMP1_RAMPSTS          ;  // 0x40007478
    __IO    uint32_t  COMP2_RAMPSTS          ;  // 0x4000747c
    __IO    uint32_t  COMP3_CSR              ;  // 0x40007480
    __IO    uint32_t  COMP4_CSR              ;  // 0x40007480
    __IO    uint32_t  COMP5_CSR              ;  // 0x40007480
    __IO    uint32_t  COMP6_CSR              ;  // 0x40007480


} COMP_OPAM_DAC_TypeDef;

//******************** CACHE register define*******************************
typedef struct
{
    //---ICACHE
    __IO    uint32_t  ICACHE_CTRL     ;  // 0x4002E000
    __IO    uint32_t  ICACHE_SR       ;  // 0x4002E004
    __IO    uint32_t  ICACHE_IRQMASK  ;  // 0X4002E008
    __IO    uint32_t  ICACHE_IRQSTAT  ;  // 0X4002E00c
    __IO    uint32_t  ICACHE_TYPE     ;  // 0x4002E010
    __IO    uint32_t  ICACHE_CSHR     ;  // 0x4002E014
    __IO    uint32_t  ICACHE_CSMR     ;  // 0x4002E018
} ICACHE_TypeDef;

typedef struct
{
    //---DCACHE
    __IO    uint32_t  DCACHE_CTRL     ;  // 0x4003E020
    __IO    uint32_t  DCACHE_SR       ;  // 0x4003E024
    __IO    uint32_t  DCACHE_IRQMASK  ;  // 0X4003E028
    __IO    uint32_t  DCACHE_IRQSTAT  ;  // 0X4003E02c
    __IO    uint32_t  DCACHE_TYPE     ;  // 0x4003E030
    __IO    uint32_t  DCACHE_CSHR     ;  // 0x4003E034
    __IO    uint32_t  DCACHE_CSMR     ;  // 0x4003E038
} DCACHE_TypeDef;

//******************** RNG register define*******************************
typedef struct
{
    //---RNG
    __IO    uint32_t  RNG_CR        ;  // 0x50060800
    __IO    uint32_t  RNG_SR        ;  // 0X50060804
    __IO    uint32_t  RNG_DR        ;  // 0x50060808
} RNG_TypeDef;

//******************** VREFBUF register define*******************************
typedef struct
{
    __IO    uint32_t  VREFBUF_CSR   ;  // 0x40016400
    __IO    uint32_t  VREFBUF_CCR   ;  // 0X40016404

} VREFBUF_TypeDef;


/******************************************************************************/
/*                            pwr_register_typedef                            */
/******************************************************************************/
typedef struct
{
    __IO uint32_t CR;                     // 0x0000 pwr configuration register
    __IO uint32_t CSR;                    // 0x0004 pwr configuration register
} PWR_TypeDef;
/******************************************************************************/
/*                            rtc_register_typedef                            */
/******************************************************************************/
typedef struct
{
    __IO uint32_t TR;         /*!< RTC time register,                                       Address offset: 0x00 */
    __IO uint32_t DR;         /*!< RTC date register,                                       Address offset: 0x04 */
    __IO uint32_t CR;         /*!< RTC control register,                                    Address offset: 0x08 */
    __IO uint32_t ISR;        /*!< RTC initialization and status register,                  Address offset: 0x0C */
    __IO uint32_t PRER;       /*!< RTC prescaler register,                                  Address offset: 0x10 */
    __IO uint32_t WUTR;       /*!< RTC wkup timing register,                                Address offset: 0x14 */
    __IO uint32_t CALIBR;     /*!< RTC rough calibration,                                   Address offset: 0x18 */
    __IO uint32_t ALRMAR;     /*!< RTC alram A register,                                    Address offset: 0x1C */
    __IO uint32_t ALRMBR;     /*!< RTC alarm B register,                                    Address offset: 0x20 */
    __IO uint32_t WPR;        /*!< RTC write protection register,                           Address offset: 0x24 */
    __IO uint32_t SSR;        /*!< RTC sub second register,                                 Address offset: 0x28 */
    __IO uint32_t SHIFTR;     /*!< RTC shift control register,                              Address offset: 0x2C */
    __IO uint32_t TSTR;       /*!< RTC time stamp time register,                            Address offset: 0x30 */
    __IO uint32_t TSDR;       /*!< RTC time stamp date register,                            Address offset: 0x34 */
    __IO uint32_t TSSSR;      /*!< RTC time stamp sub second register,                      Address offset: 0x38 */
    __IO uint32_t CALR;       /*!< RTC calibration register,                                Address offset: 0x3C */
    __IO uint32_t TAFCR;      /*!< RTC tamper and alternate funtion configuration register, Address offset: 0x40 */
    __IO uint32_t ALRMASSR;   /*!< RTC alram A sub second register,                         Address offset: 0x44 */
    __IO uint32_t ALRMBSSR;   /*!< RTC alram B sub second register,                         Address offset: 0x48 */
    uint32_t RESERVES;   /*!< RTC reserves register,                                   Address offset: 0x4C */
    __IO uint32_t BKP0R;      /*!< RTC backup register,                                     Address offset: 0x50 */
    __IO uint32_t BKP1R;      /*!< RTC backup register,                                     Address offset: 0x54 */
    __IO uint32_t BKP2R;      /*!< RTC backup register,                                     Address offset: 0x58 */
    __IO uint32_t BKP3R;      /*!< RTC backup register,                                     Address offset: 0x5c */
    __IO uint32_t BKP4R;      /*!< RTC backup register,                                     Address offset: 0x60 */
    __IO uint32_t BKP5R;      /*!< RTC backup register,                                     Address offset: 0x64 */
    __IO uint32_t BKP6R;      /*!< RTC backup register,                                     Address offset: 0x68 */
    __IO uint32_t BKP7R;      /*!< RTC backup register,                                     Address offset: 0x6c */
    __IO uint32_t BKP8R;      /*!< RTC backup register,                                     Address offset: 0x70 */
    __IO uint32_t BKP9R;      /*!< RTC backup register,                                     Address offset: 0x74 */
    __IO uint32_t BKP10R;     /*!< RTC backup register,                                     Address offset: 0x78 */
    __IO uint32_t BKP11R;     /*!< RTC backup register,                                     Address offset: 0x7c */
    __IO uint32_t BKP12R;     /*!< RTC backup register,                                     Address offset: 0x80 */
    __IO uint32_t BKP13R;     /*!< RTC backup register,                                     Address offset: 0x84 */
    __IO uint32_t BKP14R;     /*!< RTC backup register,                                     Address offset: 0x88 */
    __IO uint32_t BKP15R;     /*!< RTC backup register,                                     Address offset: 0x8c */
    __IO uint32_t BKP16R;     /*!< RTC backup register,                                     Address offset: 0x90 */
    __IO uint32_t BKP17R;     /*!< RTC backup register,                                     Address offset: 0x94 */
    __IO uint32_t BKP18R;     /*!< RTC backup register,                                     Address offset: 0x98 */
    __IO uint32_t BKP19R;     /*!< RTC backup register,                                     Address offset: 0x9c */
} RTC_TypeDef;

//***************************************************************************
//******************** i2s register define***********************************
typedef struct
{
    __IO  uint32_t  CTRL         ;  //0x00
    __IO  uint32_t  INTR_STAT    ;  //0x04
    __IO  uint32_t  SRR          ;  //0x08
    __IO  uint32_t  CID_CTRL     ;  //0x0C
    __I   uint32_t  TFIFO_STAT   ;  //0x10
    __I   uint32_t  RFIFO_STAT   ;  //0x14
    __IO  uint32_t  TFIFO_CTRL   ;  //0x18
    __IO  uint32_t  RFIFO_CTRL   ;  //0x1C
    __IO  uint32_t  DEV_CONF     ;  //0x20
    __I   uint32_t  POLL_STAT    ;  //0x24
    __IO  uint32_t  RESERVED0[5] ;  //0x28
    __IO  uint32_t  FIFO         ;  //0x3C
} I2S_TypeDef;


/******************************************************************************/
/*                         Peripheral memory map                              */
/******************************************************************************/
/** @addtogroup CM4_MemoryMap CM4 Memory Mapping
  @{
*/

/* Peripheral and SRAM base address */
//#define FLASH_BASE            (0x00000000UL) /*!< (FLASH     ) Base Address */
#define SRAM_BASE             (0x20000000UL) /*!< (SRAM      ) Base Address */
#define PERIPH_BASE           (0x40000000UL) /*!< (Peripheral) Base Address */
#define FMC_R_BASE            (0xA0000000UL) /*!< FMC register Base Address */

/* Base addresses                                                              */
#define RAM_BASE              (0x20000000UL)
#define APB1_BASE             (0x40000000UL)
#define APB2_BASE             (0x40010000UL)
#define AHB1_BASE             (0x40020000UL)
#define AHB2_BASE             (0x50000000UL)
#define AHB3_BASE             (0x60000000UL)
#define FLASH_BASE            (0x08000000UL)
#define FLASH_CTL_BASE        (AHB1_BASE + 0x3C00UL)
#define RCC_BASE              (AHB1_BASE + 0x3800UL)
#define CRS_BASE              (APB1_BASE + 0x8000UL)
#define SYSCFG_BASE           (APB2_BASE + 0x3800UL)
#define PWR_BASE              (APB1_BASE + 0x7000UL)
#define RTC_BASE              (APB1_BASE + 0x2800UL)
#define VREFBUF_BASE          (APB2_BASE + 0x6400UL)


/* APB peripherals                                                            */
#define I2C1_BASE             (APB1_BASE + 0x5400UL)
#define I2C2_BASE             (APB1_BASE + 0x5800UL)
#define I2C3_BASE             (APB1_BASE + 0x5C00UL)

#define USART1_BASE           (APB2_BASE + 0x1000UL)
#define USART6_BASE           (APB2_BASE + 0x1400UL)
#define USART1_WP_BASE        (USART1_BASE + 0xE4UL)
#define USART6_WP_BASE        (USART6_BASE + 0xE4UL)
#define SDIO_BASE             (APB2_BASE + 0x2C00UL)
#define SDIO_DATA_BASE        (SDIO_BASE + 0x200UL)
#define SPI1_BASE             (APB2_BASE + 0x3000UL)

#define USART2_BASE           (APB1_BASE + 0x4000UL)
#define USART3_BASE           (APB1_BASE + 0x4400UL)
#define UART4_BASE            (APB1_BASE + 0x4800UL)
#define UART5_BASE            (APB1_BASE + 0x4C00UL)
#define UART7_BASE            (APB1_BASE + 0x7800UL)
#define LPUART_BASE           (APB1_BASE + 0x5000UL)
#define USART2_WP_BASE        (USART2_BASE  + 0xE4UL)
#define USART3_WP_BASE        (USART3_BASE  + 0xE4UL)
#define UART4_WP_BASE         (UART4_BASE   + 0xE4UL)
#define UART5_WP_BASE         (UART5_BASE   + 0xE4UL)
#define UART7_WP_BASE         (UART7_BASE   + 0xE4UL)
#define LPUART_WP_BASE        (LPUART_BASE  + 0xE4UL)
#define SPI2_BASE             (APB1_BASE + 0x3800UL)
#define SPI3_BASE             (APB1_BASE + 0x3C00UL)
#define SPDIF_BASE            (APB2_BASE + 0x2400UL)
#define SSI_BASE              (APB1_BASE + 0x3400UL)
#define IWDG_BASE             (APB1_BASE + 0x3000UL)
#define WWDG_BASE             (APB1_BASE + 0x2C00UL)
#define EXTI_BASE             (APB2_BASE + 0x3C00UL)
#define TIM2_BASE             (APB1_BASE + 0x0000UL)
#define TIM3_BASE             (APB1_BASE + 0x0400UL)
#define TIM4_BASE             (APB1_BASE + 0x0800UL)
#define TIM5_BASE             (APB1_BASE + 0x0c00UL)
#define TIM6_BASE             (APB1_BASE + 0x1000UL)
#define TIM7_BASE             (APB1_BASE + 0x1400UL)
#define TIM9_BASE             (APB2_BASE + 0x4000UL)
#define TIM10_BASE            (APB2_BASE + 0x4400UL)
#define TIM11_BASE            (APB2_BASE + 0x4800UL)
#define TIM12_BASE            (APB1_BASE + 0x1800UL)
#define TIM13_BASE            (APB1_BASE + 0x1c00UL)
#define TIM14_BASE            (APB1_BASE + 0x2000UL)
#define LPTIM_BASE            (APB2_BASE + 0x5400UL)
#define CAN1_BASE             (APB1_BASE + 0x6000UL)
#define CAN2_BASE             (APB1_BASE + 0x6400UL)
#define CAN3_BASE             (APB1_BASE + 0x6800UL)
#define CAN4_BASE             (APB1_BASE + 0x6C00UL)
#define TIM1_BASE             (APB2_BASE + 0x0000UL)
#define TIM8_BASE             (APB2_BASE + 0x0400UL)
#define EPWM1_BASE            (APB2_BASE + 0x4C00UL)
#define EPWM2_BASE            (APB2_BASE + 0x5800UL)
#define EPWM3_BASE            (APB2_BASE + 0x5C00UL)
#define EPWM4_BASE            (APB2_BASE + 0x6000UL)
#define ECAP_BASE             (APB2_BASE + 0x0800UL)
#define EQEP_BASE             (APB2_BASE + 0x0C00UL)
#define UCPD_BASE             (APB1_BASE + 0x7C00UL)
#define DBGMCU_BASE           (0xE0042000UL)
#define COMP_OPAM_DAC_BASE    (APB1_BASE + 0x7400UL)
#define RNG_BASE              (AHB2_BASE + 0x060800L)
#define I2S2_BASE             (SPI2_BASE + 0x200UL)
#define I2S3_BASE             (SPI3_BASE + 0x200UL)

/* AHB peripherals                                                            */
#define OTG_FS_BASE           (AHB2_BASE + 0UL)
#define OTG_HS_BASE           (AHB1_BASE + 0x20000UL)
#define ETH_BASE              (AHB1_BASE + 0x8000UL)
#define ICACHE_BASE           (AHB1_BASE + 0xE000UL)
#define DCACHE_BASE           (AHB1_BASE + 0xE020UL)

#define DMA1_BASE             (AHB1_BASE + 0x6000UL)
#define DMA2_BASE             (AHB1_BASE + 0x6400UL)
#define QSPI_BASE             (0xA0000000UL + 0x1000UL)
#define QSPI_BANK             (AHB3_BASE + 0x30000000UL)

/*!< FMC Bankx registers base address */
#define FMC_Bank1_R_BASE      (FMC_R_BASE + 0x0000UL)
#define FMC_Bank1E_R_BASE     (FMC_R_BASE + 0x0104UL)
#define FMC_Bank2_3_R_BASE    (FMC_R_BASE + 0x0060UL)
#define FMC_Bank5_6_R_BASE    (FMC_R_BASE + 0x0140UL)


#define FMC_BASE              (AHB3_BASE  + 0x40000000UL)
#define FMC_BANK1             (AHB3_BASE)
#define FMC_BANK1_1           (FMC_BANK1)
#define FMC_BANK1_2           (FMC_BANK1 + 0x04000000UL)
#define FMC_BANK1_3           (FMC_BANK1 + 0x08000000UL)
#define FMC_BANK1_4           (FMC_BANK1 + 0x0C000000UL)

#define FMC_BANK2             (AHB3_BASE + 0x10000000UL)
#define FMC_BANK3             (AHB3_BASE + 0x20000000UL)

#ifdef SWP_FMC
#define NAND2_MEM_DATA_BASE   (AHB3_BASE  + 0x60000000UL)
#define NAND2_MEM_CMD_BASE    (AHB3_BASE  + 0x60010000UL)
#define NAND2_MEM_ADDR_BASE   (AHB3_BASE  + 0x60020000UL)

#define NAND2_ATT_DATA_BASE   (AHB3_BASE  + 0x68000000UL)
#define NAND2_ATT_CMD_BASE    (AHB3_BASE  + 0x68010000UL)
#define NAND2_ATT_ADDR_BASE   (AHB3_BASE  + 0x68020000UL)

#define NAND3_MEM_DATA_BASE   (AHB3_BASE  + 0x70000000UL)
#define NAND3_MEM_CMD_BASE    (AHB3_BASE  + 0x70010000UL)
#define NAND3_MEM_ADDR_BASE   (AHB3_BASE  + 0x70020000UL)

#define NAND3_ATT_DATA_BASE   (AHB3_BASE  + 0x78000000UL)
#define NAND3_ATT_CMD_BASE    (AHB3_BASE  + 0x78010000UL)
#define NAND3_ATT_ADDR_BASE   (AHB3_BASE  + 0x78020000UL)

#define FMC_BANK5             (FMC_BANK1 + 0x10000000UL)
#define FMC_BANK6             (FMC_BANK1 + 0x20000000UL)
#else
#define NAND2_MEM_DATA_BASE   (AHB3_BASE  + 0x10000000UL)
#define NAND2_MEM_CMD_BASE    (AHB3_BASE  + 0x10010000UL)
#define NAND2_MEM_ADDR_BASE   (AHB3_BASE  + 0x10020000UL)

#define NAND2_ATT_DATA_BASE   (AHB3_BASE  + 0x18000000UL)
#define NAND2_ATT_CMD_BASE    (AHB3_BASE  + 0x18010000UL)
#define NAND2_ATT_ADDR_BASE   (AHB3_BASE  + 0x18020000UL)

#define NAND3_MEM_DATA_BASE   (AHB3_BASE  + 0x20000000UL)
#define NAND3_MEM_CMD_BASE    (AHB3_BASE  + 0x20010000UL)
#define NAND3_MEM_ADDR_BASE   (AHB3_BASE  + 0x20020000UL)

#define NAND3_ATT_DATA_BASE   (AHB3_BASE  + 0x28000000UL)
#define NAND3_ATT_CMD_BASE    (AHB3_BASE  + 0x28010000UL)
#define NAND3_ATT_ADDR_BASE   (AHB3_BASE  + 0x28020000UL)

#define PCCARD4_MEM_BASE      (AHB3_BASE  + 0x30000000UL)
#define PCCARD4_ATT_BASE      (AHB3_BASE  + 0x38000000UL)
#define PCCARD4_IO_BASE       (AHB3_BASE  + 0x3C000000UL)

#define FMC_BANK5             (FMC_BANK1 + 0x60000000UL)
#define FMC_BANK6             (FMC_BANK1 + 0x70000000UL)
#endif

#define GPIO_BASE             (AHB1_BASE)
#define GPIOA_BASE            (GPIO_BASE + 0x0000UL)
#define GPIOB_BASE            (GPIO_BASE + 0x0400UL)
#define GPIOC_BASE            (GPIO_BASE + 0x0800UL)
#define GPIOD_BASE            (GPIO_BASE + 0x0C00UL)
#define GPIOE_BASE            (GPIO_BASE + 0x1000UL)
#define GPIOH_BASE            (GPIO_BASE + 0x1C00UL)
#define CRC_BASE              (AHB1_BASE + 0x3000UL)
#define CRC                   ((CRC_TypeDef *) CRC_BASE)


#define USB_OTG_HS_GLOBAL_BASE                  0x0000UL
#define USB_OTG_HS_DEVICE_BASE                  0x0800UL
#define USB_OTG_HS_IN_ENDPOINT_BASE             0x0900UL
#define USB_OTG_HS_OUT_ENDPOINT_BASE            0x0B00UL
#define USB_OTG_HS_EP_REG_SIZE                  0x0020UL
#define USB_OTG_HS_HOST_BASE                    0x0400UL
#define USB_OTG_HS_HOST_PORT_BASE               0x0440UL
#define USB_OTG_HS_HOST_CHANNEL_BASE            0x0500UL
#define USB_OTG_HS_HOST_CHANNEL_SIZE            0x0020UL
#define USB_OTG_HS_PCGCCTL_BASE                 0x0E00UL
#define USB_OTG_HS_FIFO_BASE                    0x1000UL
#define USB_OTG_HS_FIFO_SIZE                    0x1000UL
#define USB_OTG_HS_PKEY_BASE                    0x0E20UL
#define USB_OTG_HS_PREG_BASE                    0x0E18UL

/*@}*/ /* end of group CM4_MemoryMap */


/******************************************************************************/
/*                         Peripheral declaration                             */
/******************************************************************************/
/** @addtogroup CM4_PeripheralDecl CM4 Peripheral Declaration
  @{
*/

#define TIM1              ((TIM_TypeDef   *) TIM1_BASE )
#define TIM8              ((TIM_TypeDef   *) TIM8_BASE )

#define EPWM1             ((EPWM_TypeDef  *) EPWM1_BASE)
#define EPWM2             ((EPWM_TypeDef  *) EPWM2_BASE)
#define EPWM3             ((EPWM_TypeDef  *) EPWM3_BASE)
#define EPWM4             ((EPWM_TypeDef  *) EPWM4_BASE)
#define ECAP              ((ECAP_TypeDef  *) ECAP_BASE )
#define EQEP              ((EQEP_TypeDef  *) EQEP_BASE )


//DMA1 Registers Address
#define DMA1_channel0_BASE      (DMA1_BASE      + 0x00000000)
#define DMA1_channel1_BASE      (DMA1_BASE      + 0x00000058)
#define DMA1_channel2_BASE      (DMA1_BASE      + 0x000000B0)
#define DMA1_channel3_BASE      (DMA1_BASE      + 0x00000108)
#define DMA1_channel4_BASE      (DMA1_BASE      + 0x00000160)
#define DMA1_channel5_BASE      (DMA1_BASE      + 0x000001B8)
#define DMA1_channel6_BASE      (DMA1_BASE      + 0x00000210)
#define DMA1_channel7_BASE      (DMA1_BASE      + 0x00000268)
#define DMA1_CFG_BASE           (DMA1_BASE      + 0x000002C0)

//DMA2 Registers Address
#define DMA2_channel0_BASE      (DMA2_BASE      + 0x00000000)
#define DMA2_channel1_BASE      (DMA2_BASE      + 0x00000058)
#define DMA2_channel2_BASE      (DMA2_BASE      + 0x000000B0)
#define DMA2_channel3_BASE      (DMA2_BASE      + 0x00000108)
#define DMA2_channel4_BASE      (DMA2_BASE      + 0x00000160)
#define DMA2_channel5_BASE      (DMA2_BASE      + 0x000001B8)
#define DMA2_channel6_BASE      (DMA2_BASE      + 0x00000210)
#define DMA2_channel7_BASE      (DMA2_BASE      + 0x00000268)
#define DMA2_CFG_BASE           (DMA2_BASE      + 0x000002C0)

//DMA1 Registers Define
#define DMA1_Channel0           ((DMA_Channel_TypeDef *) DMA1_channel0_BASE)
#define DMA1_Channel1           ((DMA_Channel_TypeDef *) DMA1_channel1_BASE)
#define DMA1_Channel2           ((DMA_Channel_TypeDef *) DMA1_channel2_BASE)
#define DMA1_Channel3           ((DMA_Channel_TypeDef *) DMA1_channel3_BASE)
#define DMA1_Channel4           ((DMA_Channel_TypeDef *) DMA1_channel4_BASE)
#define DMA1_Channel5           ((DMA_Channel_TypeDef *) DMA1_channel5_BASE)
#define DMA1_Channel6           ((DMA_Channel_TypeDef *) DMA1_channel6_BASE)
#define DMA1_Channel7           ((DMA_Channel_TypeDef *) DMA1_channel7_BASE)
#define DMA1                    ((DMA_TypeDef         *) DMA1_CFG_BASE     )

//DMA2 Registers Define
#define DMA2_Channel0           ((DMA_Channel_TypeDef *) DMA2_channel0_BASE)
#define DMA2_Channel1           ((DMA_Channel_TypeDef *) DMA2_channel1_BASE)
#define DMA2_Channel2           ((DMA_Channel_TypeDef *) DMA2_channel2_BASE)
#define DMA2_Channel3           ((DMA_Channel_TypeDef *) DMA2_channel3_BASE)
#define DMA2_Channel4           ((DMA_Channel_TypeDef *) DMA2_channel4_BASE)
#define DMA2_Channel5           ((DMA_Channel_TypeDef *) DMA2_channel5_BASE)
#define DMA2_Channel6           ((DMA_Channel_TypeDef *) DMA2_channel6_BASE)
#define DMA2_Channel7           ((DMA_Channel_TypeDef *) DMA2_channel7_BASE)
#define DMA2                    ((DMA_TypeDef         *) DMA2_CFG_BASE     )


#define DMA1_CH0                ((DMA_Channel_TypeDef *) DMA1_channel0_BASE)
#define DMA1_CH1                ((DMA_Channel_TypeDef *) DMA1_channel1_BASE)
#define DMA1_CH2                ((DMA_Channel_TypeDef *) DMA1_channel2_BASE)
#define DMA1_CH3                ((DMA_Channel_TypeDef *) DMA1_channel3_BASE)
#define DMA1_CH4                ((DMA_Channel_TypeDef *) DMA1_channel4_BASE)
#define DMA1_CH5                ((DMA_Channel_TypeDef *) DMA1_channel5_BASE)
#define DMA1_CH6                ((DMA_Channel_TypeDef *) DMA1_channel6_BASE)
#define DMA1_CH7                ((DMA_Channel_TypeDef *) DMA1_channel7_BASE)

#define DMA2_CH0                ((DMA_Channel_TypeDef *) DMA2_channel0_BASE)
#define DMA2_CH1                ((DMA_Channel_TypeDef *) DMA2_channel1_BASE)
#define DMA2_CH2                ((DMA_Channel_TypeDef *) DMA2_channel2_BASE)
#define DMA2_CH3                ((DMA_Channel_TypeDef *) DMA2_channel3_BASE)
#define DMA2_CH4                ((DMA_Channel_TypeDef *) DMA2_channel4_BASE)
#define DMA2_CH5                ((DMA_Channel_TypeDef *) DMA2_channel5_BASE)
#define DMA2_CH6                ((DMA_Channel_TypeDef *) DMA2_channel6_BASE)
#define DMA2_CH7                ((DMA_Channel_TypeDef *) DMA2_channel7_BASE)

#define I2C1              ((I2C_TypeDef         *) I2C1_BASE)
#define I2C2              ((I2C_TypeDef         *) I2C2_BASE)
#define I2C3              ((I2C_TypeDef         *) I2C3_BASE)
#define FLASH             ((FLASH_TypeDef       *) FLASH_CTL_BASE)
#define RCC               ((RCC_TypeDef         *) RCC_BASE)
#define PWR               ((PWR_TypeDef         *) PWR_BASE)
#define RTC               ((RTC_TypeDef         *) RTC_BASE)
#define CRS               ((CRS_TypeDef         *) CRS_BASE)
#define SYSCFG            ((SYSCFG_TypeDef      *) SYSCFG_BASE)
#define OTG_FS            ((OTG_FS_TypeDef      *) OTG_FS_BASE)
#define USB_FS            ((OTG_FS_TypeDef      *) OTG_FS_BASE)
#define OTG_HS            ((USB_OTG_HS_GlobalTypeDef   *) OTG_HS_BASE)
#define USB_HS            ((USB_OTG_HS_GlobalTypeDef   *) OTG_HS_BASE)
#define VREFBUF           ((VREFBUF_TypeDef     *) VREFBUF_BASE)
#define UCPD              ((UCPD_TypeDef        *) UCPD_BASE)
#define USART1            ((USART_TypeDef       *) USART1_BASE)
#define USART2            ((USART_TypeDef       *) USART2_BASE)
#define USART3            ((USART_TypeDef       *) USART3_BASE)
#define USART6            ((USART_TypeDef       *) USART6_BASE)
#define UART4             ((USART_TypeDef       *) UART4_BASE)
#define UART5             ((USART_TypeDef       *) UART5_BASE)
#define UART7             ((USART_TypeDef       *) UART7_BASE)
#define LPUART            ((USART_TypeDef       *) LPUART_BASE)
#define USART1_WP         ((USART_WP_TypeDef    *) USART1_WP_BASE)
#define USART2_WP         ((USART_WP_TypeDef    *) USART2_WP_BASE)
#define USART3_WP         ((USART_WP_TypeDef    *) USART3_WP_BASE)
#define USART6_WP         ((USART_WP_TypeDef    *) USART6_WP_BASE)
#define UART4_WP          ((USART_WP_TypeDef    *) UART4_WP_BASE)
#define UART5_WP          ((USART_WP_TypeDef    *) UART5_WP_BASE)
#define UART7_WP          ((USART_WP_TypeDef    *) UART7_WP_BASE)
#define LPUART_WP         ((USART_WP_TypeDef    *) LPUART_WP_BASE)
#define SPI1              ((SPI_TypeDef         *) SPI1_BASE)
#define SPI2              ((SPI_TypeDef         *) SPI2_BASE)
#define SPI3              ((SPI_TypeDef         *) SPI3_BASE)
#define QSPI              ((QSPI_TypeDef        *) QSPI_BASE)
#define SDIO              ((SDIO_TypeDef        *) SDIO_BASE)
#define SDIO_DATA         ((SDIO_DATA_TypeDef   *) SDIO_DATA_BASE)
#define SPDIF             ((SPDIF_TypeDef       *) SPDIF_BASE)
#define SSI               ((SSI_TypeDef         *) SSI_BASE)
#define WWDG              ((WWDG_TypeDef        *) WWDG_BASE)
#define IWDG              ((IWDG_TypeDef        *) IWDG_BASE )
#define EXTI              ((EXTI_TypeDef        *) EXTI_BASE)
#define TIM2              ((TIM_TypeDef         *) TIM2_BASE)
#define TIM3              ((TIM_TypeDef         *) TIM3_BASE)
#define TIM4              ((TIM_TypeDef         *) TIM4_BASE)
#define TIM5              ((TIM_TypeDef         *) TIM5_BASE)
#define TIM6              ((TIM_TypeDef         *) TIM6_BASE)
#define TIM7              ((TIM_TypeDef         *) TIM7_BASE)
#define TIM9              ((TIM_TypeDef         *) TIM9_BASE)
#define TIM10             ((TIM_TypeDef         *) TIM10_BASE)
#define TIM11             ((TIM_TypeDef         *) TIM11_BASE)
#define TIM12             ((TIM_TypeDef         *) TIM12_BASE)
#define TIM13             ((TIM_TypeDef         *) TIM13_BASE)
#define TIM14             ((TIM_TypeDef         *) TIM14_BASE)
#define LPTIM             ((LPTIM_TypeDef       *) LPTIM_BASE)
#define LPTIM1            ((LPTIM_TypeDef       *) LPTIM_BASE)
#define FDCAN1            ((FDCAN_TypeDef       *) CAN1_BASE)
#define FDCAN2            ((FDCAN_TypeDef       *) CAN2_BASE)
#define FDCAN3            ((FDCAN_TypeDef       *) CAN3_BASE)
#define FDCAN4            ((FDCAN_TypeDef       *) CAN4_BASE)
#define DBGMCU            ((DBG_TypeDef         *) DBGMCU_BASE)
#define COMP_OPAM_DAC     ((COMP_OPAM_DAC_TypeDef *) COMP_OPAM_DAC_BASE)
#define ICACHE            ((ICACHE_TypeDef      *) ICACHE_BASE)
#define DCACHE            ((DCACHE_TypeDef      *) DCACHE_BASE)
#define RNG               ((RNG_TypeDef         *) RNG_BASE)
#define FMC_Bank1         ((FMC_Bank1_TypeDef   *) FMC_Bank1_R_BASE)
#define FMC_Bank1E        ((FMC_Bank1E_TypeDef  *) FMC_Bank1E_R_BASE)
#define FMC_Bank2_3       ((FMC_Bank2_3_TypeDef *) FMC_Bank2_3_R_BASE)
#define FMC_Bank5_6       ((FMC_Bank5_6_TypeDef *) FMC_Bank5_6_R_BASE)
#define ETH               ((ETH_TypeDef         *) ETH_BASE)
#define GPIOA             ((GPIO_TypeDef        *) GPIOA_BASE)
#define GPIOB             ((GPIO_TypeDef        *) GPIOB_BASE)
#define GPIOC             ((GPIO_TypeDef        *) GPIOC_BASE)
#define GPIOD             ((GPIO_TypeDef        *) GPIOD_BASE)
#define GPIOE             ((GPIO_TypeDef        *) GPIOE_BASE)
#define GPIOH             ((GPIO_TypeDef        *) GPIOH_BASE)
#define CRC               ((CRC_TypeDef         *) CRC_BASE)
#define I2S2              ((I2S_TypeDef         *) I2S2_BASE)
#define I2S3              ((I2S_TypeDef         *) I2S3_BASE)

//******************  ADC Registers Address  ******************
//added by cpf
#define ADC1_BASE         (APB2_BASE + 0x2000)
#define ADC2_BASE         (APB2_BASE + 0x2100)
#define ADC3_BASE         (APB2_BASE + 0x2200)
#define ADC_Common_BASE   (APB2_BASE + 0x2300)

#define ADC1              ((ADC_TypeDef  *) ADC1_BASE)
#define ADC2              ((ADC_TypeDef  *) ADC2_BASE)
#define ADC3              ((ADC_TypeDef  *) ADC3_BASE)
#define ADC_Common        ((ADC_Common_TypeDef  *) ADC_Common_BASE)



/*@}*/ /* end of group CM4_PeripheralDecl */



/** @addtogroup Peripheral_Registers_Bits_Definition
* @{
*/
/******************************************************************************/
/*                         Peripheral Registers Bits Definition               */
/******************************************************************************/
/******************************************************************************/
/*                                                                            */
/*                      USB High-speed On-The-Go (OTG_HS)                     */
/*                                                                            */
/******************************************************************************/
/********************  Bit definition for OTG_HS_GOTGCTL register  *******************/
#define OTG_HS_GOTGCTL_SRQSCS_Pos          (0U)
#define OTG_HS_GOTGCTL_SRQSCS_Msk          (0x1UL << OTG_HS_GOTGCTL_SRQSCS_Pos)                    /*!< 0x00000001 */
#define OTG_HS_GOTGCTL_SRQSCS              OTG_HS_GOTGCTL_SRQSCS_Msk                               /*!<Session Request Success*/
#define OTG_HS_GOTGCTL_SESREQ_Pos          (1U)
#define OTG_HS_GOTGCTL_SESREQ_Msk          (0x1UL << OTG_HS_GOTGCTL_SESREQ_Pos)                    /*!< 0x00000002 */
#define OTG_HS_GOTGCTL_SESREQ              OTG_HS_GOTGCTL_SESREQ_Msk                               /*!<Session Request*/
#define OTG_HS_GOTGCTL_VOVALEN_Pos         (2U)
#define OTG_HS_GOTGCTL_VOVALEN_Msk         (0x1UL << OTG_HS_GOTGCTL_VOVALEN_Pos)                   /*!< 0x00000004 */
#define OTG_HS_GOTGCTL_VOVALEN             OTG_HS_GOTGCTL_VOVALEN_Msk                              /*!<VBUS Valid Override Enable*/
#define OTG_HS_GOTGCTL_VOVAL_Pos           (3U)
#define OTG_HS_GOTGCTL_VOVAL_Msk           (0x1UL << OTG_HS_GOTGCTL_VOVAL_Pos)                     /*!< 0x00000008 */
#define OTG_HS_GOTGCTL_VOVAL               OTG_HS_GOTGCTL_VOVAL_Msk                                /*!<VBUS Valid Override Value*/
#define OTG_HS_GOTGCTL_AOVALEN_Pos         (4U)
#define OTG_HS_GOTGCTL_AOVALEN_Msk         (0x1UL << OTG_HS_GOTGCTL_AOVALEN_Pos)                   /*!< 0x00000010 */
#define OTG_HS_GOTGCTL_AOVALEN             OTG_HS_GOTGCTL_AOVALEN_Msk                              /*!<A-Peripheral Session Valid Override Enable*/
#define OTG_HS_GOTGCTL_AOVAL_Pos           (5U)
#define OTG_HS_GOTGCTL_AOVAL_Msk           (0x1UL << OTG_HS_GOTGCTL_AOVAL_Pos)                     /*!< 0x00000020 */
#define OTG_HS_GOTGCTL_AOVAL               OTG_HS_GOTGCTL_AOVAL_Msk                                /*!<A-Peripheral Session Valid OverrideValue*/
#define OTG_HS_GOTGCTL_BOVALEN_Pos         (6U)
#define OTG_HS_GOTGCTL_BOVALEN_Msk         (0x1UL << OTG_HS_GOTGCTL_BOVALEN_Pos)                   /*!< 0x00000040 */
#define OTG_HS_GOTGCTL_BOVALEN             OTG_HS_GOTGCTL_BOVALEN_Msk                              /*!<B-Peripheral Session Valid Override Enable*/
#define OTG_HS_GOTGCTL_BOVAL_Pos           (7U)
#define OTG_HS_GOTGCTL_BOVAL_Msk           (0x1UL << OTG_HS_GOTGCTL_BOVAL_Pos)                     /*!< 0x00000080 */
#define OTG_HS_GOTGCTL_BOVAL               OTG_HS_GOTGCTL_BOVAL_Msk                                /*!<B-Peripheral Session Valid OverrideValue*/
#define OTG_HS_GOTGCTL_HNGSCS_Pos          (8U)
#define OTG_HS_GOTGCTL_HNGSCS_Msk          (0x1UL << OTG_HS_GOTGCTL_HNGSCS_Pos)                    /*!< 0x00000100 */
#define OTG_HS_GOTGCTL_HNGSCS              OTG_HS_GOTGCTL_HNGSCS_Msk                               /*!<Host Negotiation Success*/
#define OTG_HS_GOTGCTL_HNPREQ_Pos          (9U)
#define OTG_HS_GOTGCTL_HNPREQ_Msk          (0x1UL << OTG_HS_GOTGCTL_HNPREQ_Pos)                    /*!< 0x00000200 */
#define OTG_HS_GOTGCTL_HNPREQ              OTG_HS_GOTGCTL_HNPREQ_Msk                               /*!<HNP Request*/
#define OTG_HS_GOTGCTL_HHNPEN_Pos          (10U)
#define OTG_HS_GOTGCTL_HHNPEN_Msk          (0x1UL << OTG_HS_GOTGCTL_HHNPEN_Pos)                    /*!< 0x00000400 */
#define OTG_HS_GOTGCTL_HHNPEN              OTG_HS_GOTGCTL_HHNPEN_Msk                               /*!<Host Set HNP Enable*/
#define OTG_HS_GOTGCTL_DHNPEN_Pos          (11U)
#define OTG_HS_GOTGCTL_DHNPEN_Msk          (0x1UL << OTG_HS_GOTGCTL_DHNPEN_Pos)                    /*!< 0x00000800 */
#define OTG_HS_GOTGCTL_DHNPEN              OTG_HS_GOTGCTL_DHNPEN_Msk                               /*!<Device HNP Enabled*/
#define OTG_HS_GOTGCTL_EHEN_Pos            (12U)
#define OTG_HS_GOTGCTL_EHEN_Msk            (0x1UL << OTG_HS_GOTGCTL_EHEN_Pos)                      /*!< 0x00001000 */
#define OTG_HS_GOTGCTL_EHEN                OTG_HS_GOTGCTL_EHEN_Msk                                 /*!<Embedded Host Enable*/
#define OTG_HS_GOTGCTL_CIDSTS_Pos          (16U)
#define OTG_HS_GOTGCTL_CIDSTS_Msk          (0x1UL << OTG_HS_GOTGCTL_CIDSTS_Pos)                    /*!< 0x00010000 */
#define OTG_HS_GOTGCTL_CIDSTS              OTG_HS_GOTGCTL_CIDSTS_Msk                               /*!<Connector ID Status*/
#define OTG_HS_GOTGCTL_DBCT_Pos            (17U)
#define OTG_HS_GOTGCTL_DBCT_Msk            (0x1UL << OTG_HS_GOTGCTL_DBCT_Pos)                      /*!< 0x00020000 */
#define OTG_HS_GOTGCTL_DBCT                OTG_HS_GOTGCTL_DBCT_Msk                                 /*!<Long/Short Debounce Time*/
#define OTG_HS_GOTGCTL_ASESVLD_Pos         (18U)
#define OTG_HS_GOTGCTL_ASESVLD_Msk         (0x1UL << OTG_HS_GOTGCTL_ASESVLD_Pos)                   /*!< 0x00040000 */
#define OTG_HS_GOTGCTL_ASESVLD             OTG_HS_GOTGCTL_ASESVLD_Msk                              /*!<A-Session Valid*/
#define OTG_HS_GOTGCTL_BSESVLD_Pos         (19U)
#define OTG_HS_GOTGCTL_BSESVLD_Msk         (0x1UL << OTG_HS_GOTGCTL_BSESVLD_Pos)                   /*!< 0x00080000 */
#define OTG_HS_GOTGCTL_BSESVLD             OTG_HS_GOTGCTL_BSESVLD_Msk                              /*!<B-Session Valid*/
#define OTG_HS_GOTGCTL_OTGVER_Pos          (20U)
#define OTG_HS_GOTGCTL_OTGVER_Msk          (0x1UL << OTG_HS_GOTGCTL_OTGVER_Pos)                    /*!< 0x00100000 */
#define OTG_HS_GOTGCTL_OTGVER              OTG_HS_GOTGCTL_OTGVER_Msk                               /*!<OTG Version*/
#define OTG_HS_GOTGCTL_CURMOD_Pos          (21U)
#define OTG_HS_GOTGCTL_CURMOD_Msk          (0x1UL << OTG_HS_GOTGCTL_CURMOD_Pos)                    /*!< 0x00200000 */
#define OTG_HS_GOTGCTL_CURMOD              OTG_HS_GOTGCTL_CURMOD_Msk                               /*!<Current Mode of Operation*/
/********************  Bit definition for OTG_HS_GOTGINT register  *******************/
#define OTG_HS_GOTGINT_SEDET_Pos           (2U)
#define OTG_HS_GOTGINT_SEDET_Msk           (0x1UL << OTG_HS_GOTGINT_SEDET_Pos)                     /*!< 0x00000004 */
#define OTG_HS_GOTGINT_SEDET               OTG_HS_GOTGINT_SEDET_Msk                                /*!<Session End Detected*/
#define OTG_HS_GOTGINT_SRSSCHG_Pos         (8U)
#define OTG_HS_GOTGINT_SRSSCHG_Msk         (0x1UL << OTG_HS_GOTGINT_SRSSCHG_Pos)                   /*!< 0x00000010 */
#define OTG_HS_GOTGINT_SRSSCHG             OTG_HS_GOTGINT_SRSSCHG_Msk                              /*!<Session Request Success Status Change*/
#define OTG_HS_GOTGINT_HNSSCHG_Pos         (9U)
#define OTG_HS_GOTGINT_HNSSCHG_Msk         (0x1UL << OTG_HS_GOTGINT_HNSSCHG_Pos)                   /*!< 0x00000020 */
#define OTG_HS_GOTGINT_HNSSCHG             OTG_HS_GOTGINT_HNSSCHG_Msk                              /*!<Host Negotiation Success Status Change*/
#define OTG_HS_GOTGINT_HNGDET_Pos          (17U)
#define OTG_HS_GOTGINT_HNGDET_Msk          (0x1UL << OTG_HS_GOTGINT_HNGDET_Pos)                    /*!< 0x00020000 */
#define OTG_HS_GOTGINT_HNGDET              OTG_HS_GOTGINT_HNGDET_Msk                               /*!<Host Negotiation Detected*/
#define OTG_HS_GOTGINT_ADTOCHG_Pos         (18U)
#define OTG_HS_GOTGINT_ADTOCHG_Msk         (0x1UL << OTG_HS_GOTGINT_ADTOCHG_Pos)                   /*!< 0x00040000 */
#define OTG_HS_GOTGINT_ADTOCHG             OTG_HS_GOTGINT_ADTOCHG_Msk                              /*!<A-Device Timeout Change*/
#define OTG_HS_GOTGINT_DBCDNE_Pos          (19U)
#define OTG_HS_GOTGINT_DBCDNE_Msk          (0x1UL << OTG_HS_GOTGINT_DBCDNE_Pos)                    /*!< 0x00080000 */
#define OTG_HS_GOTGINT_DBCDNE              OTG_HS_GOTGINT_DBCDNE_Msk                               /*!<Debounce Done*/
/********************  Bit definition for OTG_HS_GAHBCFG register  *******************/
#define OTG_HS_GAHBCFG_GINT_Pos            (0U)
#define OTG_HS_GAHBCFG_GINT_Msk            (0x1UL << OTG_HS_GAHBCFG_GINT_Pos)                      /*!< 0x00000001 */
#define OTG_HS_GAHBCFG_GINT                OTG_HS_GAHBCFG_GINT_Msk                                 /*!<Global Interrupt Mask*/
#define OTG_HS_GAHBCFG_HBSTLEN_Pos         (1U)
#define OTG_HS_GAHBCFG_HBSTLEN_Msk         (0xFUL << OTG_HS_GAHBCFG_HBSTLEN_Pos)                   /*!< 0x0000001E */
#define OTG_HS_GAHBCFG_HBSTLEN             OTG_HS_GAHBCFG_BOVALEN_Msk                              /*!<Burst Length/Type*/
#define OTG_HS_GAHBCFG_HBSTLEN_0           (0x0UL << OTG_HS_GAHBCFG_HBSTLEN_Pos)                   /*!<Burst Length/Type single*/
#define OTG_HS_GAHBCFG_HBSTLEN_1           (0x1UL << OTG_HS_GAHBCFG_HBSTLEN_Pos)                   /*!<Burst Length/Type INCR*/
#define OTG_HS_GAHBCFG_HBSTLEN_2           (0x3UL << OTG_HS_GAHBCFG_HBSTLEN_Pos)                   /*!<Burst Length/Type INCR4*/
#define OTG_HS_GAHBCFG_HBSTLEN_3           (0x5UL << OTG_HS_GAHBCFG_HBSTLEN_Pos)                   /*!<Burst Length/Type INCR8*/
#define OTG_HS_GAHBCFG_HBSTLEN_4           (0x7UL << OTG_HS_GAHBCFG_HBSTLEN_Pos)                   /*!<Burst Length/Type INCR16*/
#define OTG_HS_GAHBCFG_DMAEN_Pos           (5U)
#define OTG_HS_GAHBCFG_DMAEN_Msk           (0x1UL << OTG_HS_GAHBCFG_DMAEN_Pos)                     /*!< 0x00000020 */
#define OTG_HS_GAHBCFG_DMAEN               OTG_HS_GAHBCFG_DMAEN_Msk                                /*!<DMA Enable*/
#define OTG_HS_GAHBCFG_NPTXFELVL_Pos       (7U)
#define OTG_HS_GAHBCFG_NPTXFELVL_Msk       (0x1UL << OTG_HS_GAHBCFG_NPTXFELVL_Pos)                 /*!< 0x00000080 */
#define OTG_HS_GAHBCFG_NPTXFELVL           OTG_HS_GAHBCFG_NPTXFELVL_Msk                            /*!<Non-Periodic TxFIFO Empty Level*/
#define OTG_HS_GAHBCFG_PTXFELVL_Pos        (8U)
#define OTG_HS_GAHBCFG_PTXFELVL_Msk        (0x1UL << OTG_HS_GAHBCFG_PTXFELVL_Pos)                  /*!< 0x00000100 */
#define OTG_HS_GAHBCFG_PTXFELVL            OTG_HS_GAHBCFG_PTXFELVL_Msk                             /*!<Periodic TxFIFO Empty Level*/
#define OTG_HS_GAHBCFG_AHBSGL_Pos          (23U)
#define OTG_HS_GAHBCFG_AHBSGL_Msk          (0x1UL << OTG_HS_GAHBCFG_AHBSGL_Pos)                    /*!< 0x00800000 */
#define OTG_HS_GAHBCFG_AHBSGL              OTG_HS_GAHBCFG_AHBSGL_Msk                               /*!<AHB Single Support*/
/********************  Bit definition for OTG_HS_GUSBCFG register  *******************/
#define OTG_HS_GUSBCFG_TOCAL_Pos           (0U)
#define OTG_HS_GUSBCFG_TOCAL_Msk           (0x7UL << OTG_HS_GUSBCFG_TOCAL_Pos)                     /*!< 0x00000007 */
#define OTG_HS_GUSBCFG_TOCAL               OTG_HS_GUSBCFG_TOCAL_Msk                                /*!<HS/FS Timeout Calibration*/
#define OTG_HS_GUSBCFG_FSINTF_Pos          (5U)
#define OTG_HS_GUSBCFG_FSINTF_Msk          (0x1UL << OTG_HS_GUSBCFG_FSINTF_Pos)                    /*!< 0x00000020 */
#define OTG_HS_GUSBCFG_FSINTF              OTG_HS_GUSBCFG_FSINTF_Msk                               /*!<Full-Speed Serial Interface Select*/
#define OTG_HS_GUSBCFG_PHSEL_Pos           (6U)
#define OTG_HS_GUSBCFG_PHSEL_Msk           (0x1UL << OTG_HS_GUSBCFG_PHSEL_Pos)                     /*!< 0x00000040 */
#define OTG_HS_GUSBCFG_PHSEL               OTG_HS_GUSBCFG_PHSEL_Msk                                /*!<USB 2.0 High-Speed PHY or USB 1.1 Full-Speed Serial Transceiver Select*/
#define OTG_HS_GUSBCFG_SRPCAP_Pos          (8U)
#define OTG_HS_GUSBCFG_SRPCAP_Msk          (0x1UL << OTG_HS_GUSBCFG_SRPCAP_Pos)                    /*!< 0x00000100 */
#define OTG_HS_GUSBCFG_SRPCAP              OTG_HS_GUSBCFG_SRPCAP_Msk                               /*!<SRP-Capable*/
#define OTG_HS_GUSBCFG_HNPCAP_Pos          (9U)
#define OTG_HS_GUSBCFG_HNPCAP_Msk          (0x1UL << OTG_HS_GUSBCFG_HNPCAP_Pos)                    /*!< 0x00000200 */
#define OTG_HS_GUSBCFG_HNPCAP              OTG_HS_GUSBCFG_HNPCAP_Msk                               /*!<HNP-Capable*/
#define OTG_HS_GUSBCFG_TRDT_Pos            (10U)
#define OTG_HS_GUSBCFG_TRDT_Msk            (0xFUL << OTG_HS_GUSBCFG_TRDT_Pos)                      /*!< 0x00003C00 */
#define OTG_HS_GUSBCFG_TRDT                OTG_HS_GUSBCFG_TRDT_Msk                                 /*!<USB Turnaround Time*/
#define OTG_HS_GUSBCFG_TRDT_0              (0x1UL << OTG_HS_GUSBCFG_TRDT_Pos)                      /*!<USB Turnaround Time*/
#define OTG_HS_GUSBCFG_TRDT_1              (0x2UL << OTG_HS_GUSBCFG_TRDT_Pos)                      /*!<USB Turnaround Time*/
#define OTG_HS_GUSBCFG_TRDT_2              (0x4UL << OTG_HS_GUSBCFG_TRDT_Pos)                      /*!<USB Turnaround Time*/
#define OTG_HS_GUSBCFG_TRDT_3              (0x8UL << OTG_HS_GUSBCFG_TRDT_Pos)                      /*!<USB Turnaround Time*/
#define OTG_HS_GUSBCFG_PHYLPCS_Pos         (15U)
#define OTG_HS_GUSBCFG_PHYLPCS_Msk         (0x1UL << OTG_HS_GUSBCFG_PHYLPCS_Pos)                   /*!< 0x00008000 */
#define OTG_HS_GUSBCFG_PHYLPCS             OTG_HS_GUSBCFG_PHYLPCS_Msk                              /*!<PHY Low-Power Clock Select*/
#define OTG_HS_GUSBCFG_TSDPS_Pos           (22U)
#define OTG_HS_GUSBCFG_TSDPS_Msk           (0x1UL << OTG_HS_GUSBCFG_TSDPS_Pos)                     /*!< 0x00400000 */
#define OTG_HS_GUSBCFG_TSDPS               OTG_HS_GUSBCFG_TSDPS_Msk                                /*!<TermSel DLine Pulsing Selection*/
#define OTG_HS_GUSBCFG_TXENDDLY_Pos        (28U)
#define OTG_HS_GUSBCFG_TXENDDLY_Msk        (0x1UL << OTG_HS_GUSBCFG_TXENDDLY_Pos)                  /*!< 0x10000000 */
#define OTG_HS_GUSBCFG_TXENDDLY            OTG_HS_GUSBCFG_TXENDDLY_Msk                             /*!<Tx End Delay*/
#define OTG_HS_GUSBCFG_FHMOD_Pos           (29U)
#define OTG_HS_GUSBCFG_FHMOD_Msk           (0x1UL << OTG_HS_GUSBCFG_FHMOD_Pos)                     /*!< 0x20000000 */
#define OTG_HS_GUSBCFG_FHMOD               OTG_HS_GUSBCFG_FHMOD_Msk                                /*!<Force Host Mode*/
#define OTG_HS_GUSBCFG_FDMOD_Pos           (30U)
#define OTG_HS_GUSBCFG_FDMOD_Msk           (0x1UL << OTG_HS_GUSBCFG_FDMOD_Pos)                     /*!< 0x40000000 */
#define OTG_HS_GUSBCFG_FDMOD               OTG_HS_GUSBCFG_FDMOD_Msk                                /*!<Force Device Mode*/
#define OTG_HS_GUSBCFG_CTXPKT_Pos          (31U)
#define OTG_HS_GUSBCFG_CTXPKT_Msk          (0x1UL << OTG_HS_GUSBCFG_CTXPKT_Pos)                    /*!< 0x80000000 */
#define OTG_HS_GUSBCFG_CTXPKT              OTG_HS_GUSBCFG_CTXPKT_Msk                               /*!<Corrupt Tx packet*/
/********************  Bit definition for OTG_HS_GRSTCTL register  *******************/
#define OTG_HS_GRSTCTL_CSRST_Pos           (0U)
#define OTG_HS_GRSTCTL_CSRST_Msk           (0x1UL << OTG_HS_GRSTCTL_CSRST_Pos)                     /*!< 0x00000001 */
#define OTG_HS_GRSTCTL_CSRST               OTG_HS_GRSTCTL_CSRST_Msk                                /*!<Core Soft Reset*/
#define OTG_HS_GRSTCTL_PIUFSRST_Pos        (1U)
#define OTG_HS_GRSTCTL_PIUFSRST_Msk        (0x1UL << OTG_HS_GRSTCTL_PIUFSRST_Pos)                  /*!< 0x00000002 */
#define OTG_HS_GRSTCTL_PIUFSRST            OTG_HS_GRSTCTL_PIUFSRST_Msk                             /*!<PIU FS Dedicated Controller Soft Reset*/
#define OTG_HS_GRSTCTL_FCRST_Pos           (2U)
#define OTG_HS_GRSTCTL_FCRST_Msk           (0x1UL << OTG_HS_GRSTCTL_FCRST_Pos)                     /*!< 0x00000004 */
#define OTG_HS_GRSTCTL_FCRST               OTG_HS_GRSTCTL_FCRST_Msk                                /*!<Host Frame Counter Reset*/
#define OTG_HS_GRSTCTL_RXFFLSH_Pos         (4U)
#define OTG_HS_GRSTCTL_RXFFLSH_Msk         (0x1UL << OTG_HS_GRSTCTL_RXFFLSH_Pos)                   /*!< 0x00000010 */
#define OTG_HS_GRSTCTL_RXFFLSH             OTG_HS_GRSTCTL_RXFFLSH_Msk                              /*!<RxFIFO Flush*/
#define OTG_HS_GRSTCTL_TXFFLSH_Pos         (5U)
#define OTG_HS_GRSTCTL_TXFFLSH_Msk         (0x1UL << OTG_HS_GRSTCTL_TXFFLSH_Pos)                   /*!< 0x00000020 */
#define OTG_HS_GRSTCTL_TXFFLSH             OTG_HS_GRSTCTL_TXFFLSH_Msk                              /*!<TxFIFO Flush*/
#define OTG_HS_GRSTCTL_TXFNUM_Pos          (6U)
#define OTG_HS_GRSTCTL_TXFNUM_Msk          (0xFUL << OTG_HS_GUSBCFG_GRSTCTL_TXFNUM_Pos)            /*!< 0x000003C0 */
#define OTG_HS_GRSTCTL_TXFNUM              OTG_HS_GUSBCFG_GRSTCTL_TXFNUM_Msk                       /*!<TxFIFO Number*/
#define OTG_HS_GRSTCTL_DMAREQ_Pos          (30U)
#define OTG_HS_GRSTCTL_DMAREQ_Msk          (0x1UL << OTG_HS_GRSTCTL_DMAREQ_Pos)                    /*!< 0x40000000 */
#define OTG_HS_GRSTCTL_DMAREQ              OTG_HS_GRSTCTL_DMAREQ_Msk                               /*!<DMA Request Signal*/
#define OTG_HS_GRSTCTL_AHBIDL_Pos          (31U)
#define OTG_HS_GRSTCTL_AHBIDL_Msk          (0x1UL << OTG_HS_GRSTCTL_AHBIDL_Pos)                    /*!< 0x80000000 */
#define OTG_HS_GRSTCTL_AHBIDL              OTG_HS_GRSTCTL_AHBIDL_Msk                               /*!<AHB Master Idle*/
/********************  Bit definition for OTG_HS_GINTSTS register  *******************/
#define OTG_HS_GINTSTS_CMOD_Pos               (0U)
#define OTG_HS_GINTSTS_CMOD_Msk               (0x1UL << OTG_HS_GINTSTS_CMOD_Pos)                      /*!< 0x00000001 */
#define OTG_HS_GINTSTS_CMOD                   OTG_HS_GINTSTS_CMOD_Msk                                 /*!<Current Mode of Operation*/
#define OTG_HS_GINTSTS_MMIS_Pos               (1U)
#define OTG_HS_GINTSTS_MMIS_Msk               (0x1UL << OTG_HS_GINTSTS_MMIS_Pos)                      /*!< 0x00000002 */
#define OTG_HS_GINTSTS_MMIS                   OTG_HS_GINTSTS_MMIS_Msk                                 /*!<Mode Mismatch Interrupt*/
#define OTG_HS_GINTSTS_OTGINT_Pos             (2U)
#define OTG_HS_GINTSTS_OTGINT_Msk             (0x1UL << OTG_HS_GINTSTS_OTGINT_Pos)                    /*!< 0x00000004 */
#define OTG_HS_GINTSTS_OTGINT                 OTG_HS_GINTSTS_OTGINT_Msk                               /*!<OTG Interrupt*/
#define OTG_HS_GINTSTS_SOF_Pos                (3U)
#define OTG_HS_GINTSTS_SOF_Msk                (0x1UL << OTG_HS_GINTSTS_SOF_Pos)                       /*!< 0x00000008 */
#define OTG_HS_GINTSTS_SOF                    OTG_HS_GINTSTS_SOF_Msk                                  /*!<Start of (micro)Frame*/
#define OTG_HS_GINTSTS_RXFLVL_Pos             (4U)
#define OTG_HS_GINTSTS_RXFLVL_Msk             (0x1UL << OTG_HS_GINTSTS_RXFLVL_Pos)                    /*!< 0x00000010 */
#define OTG_HS_GINTSTS_RXFLVL                 OTG_HS_GINTSTS_RXFLVL_Msk                               /*!<RxFIFO Non-Empty*/
#define OTG_HS_GINTSTS_NPTXFE_Pos             (5U)
#define OTG_HS_GINTSTS_NPTXFE_Msk             (0x1UL << OTG_HS_GINTSTS_NPTXFE_Pos)                    /*!< 0x00000020 */
#define OTG_HS_GINTSTS_NPTXFE                 OTG_HS_GINTSTS_NPTXFE_Msk                               /*!<Non-periodic TxFIFO Empty*/
#define OTG_HS_GINTSTS_GINAKEFF_Pos           (6U)
#define OTG_HS_GINTSTS_GINAKEFF_Msk           (0x1UL << OTG_HS_GINTSTS_GINAKEFF_Pos)                  /*!< 0x00000040 */
#define OTG_HS_GINTSTS_GINAKEFF               OTG_HS_GINTSTS_GINAKEFF_Msk                             /*!<Global IN Non-periodic NAK Effective*/
#define OTG_HS_GINTSTS_GONAKEFF_Pos           (7U)
#define OTG_HS_GINTSTS_GONAKEFF_Msk           (0x1UL << OTG_HS_GINTSTS_GONAKEFF_Pos)                  /*!< 0x00000080 */
#define OTG_HS_GINTSTS_GONAKEFF               OTG_HS_GINTSTS_GONAKEFF_Msk                             /*!<Global OUT Non-periodic NAK Effective*/
#define OTG_HS_GINTSTS_ESUSP_Pos              (10U)
#define OTG_HS_GINTSTS_ESUSP_Msk              (0x1UL << OTG_HS_GINTSTS_ESUSP_Pos)                     /*!< 0x00000400 */
#define OTG_HS_GINTSTS_ESUSP                  OTG_HS_GINTSTS_ESUSP_Msk                                /*!<Early Suspend*/
#define OTG_HS_GINTSTS_USBSUSP_Pos            (11U)
#define OTG_HS_GINTSTS_USBSUSP_Msk            (0x1UL << OTG_HS_GINTSTS_USBSUSP_Pos)                   /*!< 0x00000800 */
#define OTG_HS_GINTSTS_USBSUSP                OTG_HS_GINTSTS_USBSUSP_Msk                              /*!<USB Suspend*/
#define OTG_HS_GINTSTS_USBRST_Pos             (12U)
#define OTG_HS_GINTSTS_USBRST_Msk             (0x1UL << OTG_HS_GINTSTS_USBRST_Pos)                    /*!< 0x00001000 */
#define OTG_HS_GINTSTS_USBRST                 OTG_HS_GINTSTS_USBRST_Msk                               /*!<USB Reset*/
#define OTG_HS_GINTSTS_ENUMDNE_Pos            (13U)
#define OTG_HS_GINTSTS_ENUMDNE_Msk            (0x1UL << OTG_HS_GINTSTS_ENUMDNE_Pos)                   /*!< 0x00002000 */
#define OTG_HS_GINTSTS_ENUMDNE                OTG_HS_GINTSTS_ENUMDNE_Msk                              /*!<Enumeration Done*/
#define OTG_HS_GINTSTS_ISOODRP_Pos            (14U)
#define OTG_HS_GINTSTS_ISOODRP_Msk            (0x1UL << OTG_HS_GINTSTS_ISOODRP_Pos)                   /*!< 0x00004000 */
#define OTG_HS_GINTSTS_ISOODRP                OTG_HS_GINTSTS_ISOODRP_Msk                              /*!<Isochronous OUT Packet Dropped Interrupt*/
#define OTG_HS_GINTSTS_EOPF_Pos               (15U)
#define OTG_HS_GINTSTS_EOPF_Msk               (0x1UL << OTG_HS_GINTSTS_EOPF_Pos)                      /*!< 0x00008000 */
#define OTG_HS_GINTSTS_EOPF                   OTG_HS_GINTSTS_EOPF_Msk                                 /*!<End of Periodic Frame Interrupt*/
#define OTG_HS_GINTSTS_IEPINT_Pos             (18U)
#define OTG_HS_GINTSTS_IEPINT_Msk             (0x1UL << OTG_HS_GINTSTS_IEPINT_Pos)                    /*!< 0x00040000 */
#define OTG_HS_GINTSTS_IEPINT                 OTG_HS_GINTSTS_IEPINT_Msk                               /*!<IN Endpoints Interrupt*/
#define OTG_HS_GINTSTS_OEPINT_Pos             (19U)
#define OTG_HS_GINTSTS_OEPINT_Msk             (0x1UL << OTG_HS_GINTSTS_OEPINT_Pos)                    /*!< 0x00080000 */
#define OTG_HS_GINTSTS_OEPINT                 OTG_HS_GINTSTS_OEPINT_Msk                               /*!<OUT Endpoints Interrupt*/
#define OTG_HS_GINTSTS_IISOIXFR_Pos           (20U)
#define OTG_HS_GINTSTS_IISOIXFR_Msk           (0x1UL << OTG_HS_GINTSTS_IISOIXFR_Pos)                  /*!< 0x00100000 */
#define OTG_HS_GINTSTS_IISOIXFR               OTG_HS_GINTSTS_IISOIXFR_Msk                             /*!<Incomplete Isochronous IN Transfer*/
#define OTG_HS_GINTSTS_IPXFR_INCOMPISOOUT_Pos (21U)
#define OTG_HS_GINTSTS_IPXFR_INCOMPISOOUT_Msk (0x1UL << OTG_HS_GINTSTS_IPXFR_INCOMPISOOUT_Pos)        /*!< 0x00200000 */
#define OTG_HS_GINTSTS_IPXFR_INCOMPISOOUT     OTG_HS_GINTSTS_IPXFR_INCOMPISOOUT_Msk                   /*!<Incomplete Periodic Transfer*/
#define OTG_HS_GINTSTS_DATAFSUSP_Pos          (22U)
#define OTG_HS_GINTSTS_DATAFSUSP_Msk          (0x1UL << OTG_HS_GINTSTS_DATAFSUSP_Pos)                 /*!< 0x00400000 */
#define OTG_HS_GINTSTS_DATAFSUSP              OTG_HS_GINTSTS_DATAFSUSP_Msk                            /*!<Data Fetch Suspended*/
#define OTG_HS_GINTSTS_RSTINT_Pos             (23U)
#define OTG_HS_GINTSTS_RSTINT_Msk             (0x1UL << OTG_HS_GINTSTS_RSTINT_Pos)                    /*!< 0x00800000 */
#define OTG_HS_GINTSTS_RSTINT                 OTG_HS_GINTSTS_RSTINT_Msk                               /*!<Reset detected Interrupt*/
#define OTG_HS_GINTSTS_HPRTINT_Pos            (24U)
#define OTG_HS_GINTSTS_HPRTINT_Msk            (0x1UL << OTG_HS_GINTSTS_HPRTINT_Pos)                   /*!< 0x01000000 */
#define OTG_HS_GINTSTS_HPRTINT                OTG_HS_GINTSTS_HPRTINT_Msk                              /*!<Host Port Interrupt*/
#define OTG_HS_GINTSTS_HCINT_Pos              (25U)
#define OTG_HS_GINTSTS_HCINT_Msk              (0x1UL << OTG_HS_GINTSTS_HCINT_Pos)                     /*!< 0x02000000 */
#define OTG_HS_GINTSTS_HCINT                  OTG_HS_GINTSTS_HCINT_Msk                                /*!<Host Channels Interrupt*/
#define OTG_HS_GINTSTS_PTXFE_Pos              (26U)
#define OTG_HS_GINTSTS_PTXFE_Msk              (0x1UL << OTG_HS_GINTSTS_PTXFE_Pos)                     /*!< 0x04000000 */
#define OTG_HS_GINTSTS_PTXFE                  OTG_HS_GINTSTS_PTXFE_Msk                                /*!<Periodic TxFIFO Empty*/
#define OTG_HS_GINTSTS_CIDSCHG_Pos            (28U)
#define OTG_HS_GINTSTS_CIDSCHG_Msk            (0x1UL << OTG_HS_GINTSTS_CIDSCHG_Pos)                   /*!< 0x10000000 */
#define OTG_HS_GINTSTS_CIDSCHG                OTG_HS_GINTSTS_CIDSCHG_Msk                              /*!<Connector ID Status Change*/
#define OTG_HS_GINTSTS_DISCINT_Pos            (29U)
#define OTG_HS_GINTSTS_DISCINT_Msk            (0x1UL << OTG_HS_GINTSTS_DISCINT_Pos)                   /*!< 0x20000000 */
#define OTG_HS_GINTSTS_DISCINT                OTG_HS_GINTSTS_DISCINT_Msk                              /*!<Disconnect Detected Interrupt*/
#define OTG_HS_GINTSTS_SRQINT_Pos             (30U)
#define OTG_HS_GINTSTS_SRQINT_Msk             (0x1UL << OTG_HS_GINTSTS_SRQINT_Pos)                    /*!< 0x40000000 */
#define OTG_HS_GINTSTS_SRQINT                 OTG_HS_GINTSTS_SRQINT_Msk                               /*!<Session Request/New Session Detected Interrupt*/
#define OTG_HS_GINTSTS_WKUPINT_Pos            (31U)
#define OTG_HS_GINTSTS_WKUPINT_Msk            (0x1UL << OTG_HS_GINTSTS_WKUPINT_Pos)                   /*!< 0x80000000 */
#define OTG_HS_GINTSTS_WKUPINT                OTG_HS_GINTSTS_WKUPINT_Msk                              /*!<Resume/Remote Wakeup Detected Interrupt*/
/********************  Bit definition for OTG_HS_GINTMSK register  *******************/
#define OTG_HS_GINTMSK_MMISM_Pos           (1U)
#define OTG_HS_GINTMSK_MMISM_Msk           (0x1UL << OTG_HS_GINTMSK_MMISM_Pos)                     /*!< 0x00000002 */
#define OTG_HS_GINTMSK_MMISM               OTG_HS_GINTMSK_MMISM_Msk                                /*!<Mode Mismatch Interrupt mask*/
#define OTG_HS_GINTMSK_OTGINTM_Pos         (2U)
#define OTG_HS_GINTMSK_OTGINTM_Msk         (0x1UL << OTG_HS_GINTMSK_OTGINTM_Pos)                   /*!< 0x00000004 */
#define OTG_HS_GINTMSK_OTGINTM             OTG_HS_GINTMSK_OTGINTM_Msk                              /*!<OTG Interrupt mask*/
#define OTG_HS_GINTMSK_SOFM_Pos            (3U)
#define OTG_HS_GINTMSK_SOFM_Msk            (0x1UL << OTG_HS_GINTMSK_SOFM_Pos)                      /*!< 0x00000008 */
#define OTG_HS_GINTMSK_SOFM                OTG_HS_GINTMSK_SOFM_Msk                                 /*!<Start of (micro)Frame mask*/
#define OTG_HS_GINTMSK_RXFLVLM_Pos         (4U)
#define OTG_HS_GINTMSK_RXFLVLM_Msk         (0x1UL << OTG_HS_GINTMSK_RXFLVLM_Pos)                   /*!< 0x00000010 */
#define OTG_HS_GINTMSK_RXFLVLM             OTG_HS_GINTMSK_RXFLVLM_Msk                              /*!<RxFIFO Non-Empty mask*/
#define OTG_HS_GINTMSK_NPTXFEM_Pos         (5U)
#define OTG_HS_GINTMSK_NPTXFEM_Msk         (0x1UL << OTG_HS_GINTMSK_NPTXFEM_Pos)                   /*!< 0x00000020 */
#define OTG_HS_GINTMSK_NPTXFEM             OTG_HS_GINTMSK_NPTXFEM_Msk                              /*!<Non-periodic TxFIFO Empty mask*/
#define OTG_HS_GINTMSK_GINAKEFM_Pos        (6U)
#define OTG_HS_GINTMSK_GINAKEFM_Msk        (0x1UL << OTG_HS_GINTMSK_GINAKEFM_Pos)                  /*!< 0x00000040 */
#define OTG_HS_GINTMSK_GINAKEFM            OTG_HS_GINTMSK_GINAKEFM_Msk                             /*!<Global IN Non-periodic NAK Effective mask*/
#define OTG_HS_GINTMSK_GONAKEFM_Pos        (7U)
#define OTG_HS_GINTMSK_GONAKEFM_Msk        (0x1UL << OTG_HS_GINTMSK_GONAKEFM_Pos)                  /*!< 0x00000080 */
#define OTG_HS_GINTMSK_GONAKEFM            OTG_HS_GINTMSK_GONAKEFM_Msk                             /*!<Global OUT Non-periodic NAK Effective mask*/
#define OTG_HS_GINTMSK_ESUSPM_Pos          (10U)
#define OTG_HS_GINTMSK_ESUSPM_Msk          (0x1UL << OTG_HS_GINTMSK_ESUSPM_Pos)                    /*!< 0x00000400 */
#define OTG_HS_GINTMSK_ESUSPM              OTG_HS_GINTMSK_ESUSPM_Msk                               /*!<Early Suspend mask*/
#define OTG_HS_GINTMSK_USBSUSPM_Pos        (11U)
#define OTG_HS_GINTMSK_USBSUSPM_Msk        (0x1UL << OTG_HS_GINTMSK_USBSUSPM_Pos)                  /*!< 0x00000800 */
#define OTG_HS_GINTMSK_USBSUSPM            OTG_HS_GINTMSK_USBSUSPM_Msk                             /*!<USB Suspend mask*/
#define OTG_HS_GINTMSK_USBRSTM_Pos         (12U)
#define OTG_HS_GINTMSK_USBRSTM_Msk         (0x1UL << OTG_HS_GINTMSK_USBRSTM_Pos)                   /*!< 0x00001000 */
#define OTG_HS_GINTMSK_USBRSTM             OTG_HS_GINTMSK_USBRSTM_Msk                              /*!<USB Reset mask*/
#define OTG_HS_GINTMSK_ENDNEM_Pos          (13U)
#define OTG_HS_GINTMSK_ENDNEM_Msk          (0x1UL << OTG_HS_GINTMSK_ENDNEM_Pos)                    /*!< 0x00002000 */
#define OTG_HS_GINTMSK_ENDNEM              OTG_HS_GINTMSK_ENDNEM_Msk                               /*!<Enumeration Done mask*/
#define OTG_HS_GINTMSK_ISOODRPM_Pos        (14U)
#define OTG_HS_GINTMSK_ISOODRPM_Msk        (0x1UL << OTG_HS_GINTMSK_ISOODRPM_Pos)                  /*!< 0x00004000 */
#define OTG_HS_GINTMSK_ISOODRPM            OTG_HS_GINTMSK_ISOODRPM_Msk                             /*!<Isochronous OUT Packet Dropped Interrupt mask*/
#define OTG_HS_GINTMSK_EOPFM_Pos           (15U)
#define OTG_HS_GINTMSK_EOPFM_Msk           (0x1UL << OTG_HS_GINTMSK_EOPFM_Pos)                     /*!< 0x00008000 */
#define OTG_HS_GINTMSK_EOPFM               OTG_HS_GINTMSK_EOPFM_Msk                                /*!<End of Periodic Frame Interrupt mask*/
#define OTG_HS_GINTMSK_IEPINTM_Pos         (18U)
#define OTG_HS_GINTMSK_IEPINTM_Msk         (0x1UL << OTG_HS_GINTMSK_IEPINTM_Pos)                   /*!< 0x00040000 */
#define OTG_HS_GINTMSK_IEPINTM             OTG_HS_GINTMSK_IEPINTM_Msk                              /*!<IN Endpoints Interrupt mask*/
#define OTG_HS_GINTMSK_OEPINTM_Pos         (19U)
#define OTG_HS_GINTMSK_OEPINTM_Msk         (0x1UL << OTG_HS_GINTMSK_OEPINTM_Pos)                   /*!< 0x00080000 */
#define OTG_HS_GINTMSK_OEPINTM             OTG_HS_GINTMSK_OEPINTM_Msk                              /*!<OUT Endpoints Interrupt mask*/
#define OTG_HS_GINTMSK_IISOIXFRM_Pos       (20U)
#define OTG_HS_GINTMSK_IISOIXFRM_Msk       (0x1UL << OTG_HS_GINTMSK_IISOIXFRM_Pos)                 /*!< 0x00100000 */
#define OTG_HS_GINTMSK_IISOIXFRM           OTG_HS_GINTMSK_IISOIXFRM_Msk                            /*!<Incomplete Isochronous IN Transfer mask*/
#define OTG_HS_GINTMSK_IPXFRM_Pos          (21U)
#define OTG_HS_GINTMSK_IPXFRM_Msk          (0x1UL << OTG_HS_GINTMSK_IPXFRM_Pos)                    /*!< 0x00200000 */
#define OTG_HS_GINTMSK_IPXFRM              OTG_HS_GINTMSK_IPXFRM_Msk                               /*!<Incomplete Periodic Transfer mask*/
#define OTG_HS_GINTMSK_PXFRM_IISOOXFRM_Pos (21U)
#define OTG_HS_GINTMSK_PXFRM_IISOOXFRM_Msk (0x1UL << OTG_HS_GINTMSK_PXFRM_IISOOXFRM_Pos)           /*!< 0x00200000 */
#define OTG_HS_GINTMSK_PXFRM_IISOOXFRM     OTG_HS_GINTMSK_PXFRM_IISOOXFRM_Msk                      /*!<Incomplete Periodic Transfer/ISO out transfer mask*/
#define OTG_HS_GINTMSK_FSUSPM_Pos          (22U)
#define OTG_HS_GINTMSK_FSUSPM_Msk          (0x1UL << OTG_HS_GINTMSK_FSUSPM_Pos)                    /*!< 0x00400000 */
#define OTG_HS_GINTMSK_FSUSPM              OTG_HS_GINTMSK_FSUSPM_Msk                               /*!<Data Fetch Suspended mask*/
#define OTG_HS_GINTMSK_RSTIM_Pos           (23U)
#define OTG_HS_GINTMSK_RSTIM_Msk           (0x1UL << OTG_HS_GINTMSK_RSTIM_Pos)                     /*!< 0x00800000 */
#define OTG_HS_GINTMSK_RSTIM               OTG_HS_GINTMSK_RSTIM_Msk                                /*!<Reset detected Interrupt mask*/
#define OTG_HS_GINTMSK_PRTIM_Pos           (24U)
#define OTG_HS_GINTMSK_PRTIM_Msk           (0x1UL << OTG_HS_GINTMSK_PRTIM_Pos)                     /*!< 0x01000000 */
#define OTG_HS_GINTMSK_PRTIM               OTG_HS_GINTMSK_PRTIM_Msk                                /*!<Host Port Interrupt mask*/
#define OTG_HS_GINTMSK_HCIM_Pos            (25U)
#define OTG_HS_GINTMSK_HCIM_Msk            (0x1UL << OTG_HS_GINTMSK_HCIM_Pos)                      /*!< 0x02000000 */
#define OTG_HS_GINTMSK_HCIM                OTG_HS_GINTMSK_HCIM_Msk                                 /*!<Host Channels Interrupt mask*/
#define OTG_HS_GINTMSK_PTXFEM_Pos          (26U)
#define OTG_HS_GINTMSK_PTXFEM_Msk          (0x1UL << OTG_HS_GINTMSK_PTXFEM_Pos)                    /*!< 0x04000000 */
#define OTG_HS_GINTMSK_PTXFEM              OTG_HS_GINTMSK_PTXFEM_Msk                               /*!<Periodic TxFIFO Empty mask*/
#define OTG_HS_GINTMSK_CIDSCHGM_Pos        (28U)
#define OTG_HS_GINTMSK_CIDSCHGM_Msk        (0x1UL << OTG_HS_GINTMSK_CIDSCHGM_Pos)                  /*!< 0x10000000 */
#define OTG_HS_GINTMSK_CIDSCHGM            OTG_HS_GINTMSK_CIDSCHGM_Msk                             /*!<Connector ID Status Change mask*/
#define OTG_HS_GINTMSK_DISCINTM_Pos        (29U)
#define OTG_HS_GINTMSK_DISCINTM_Msk        (0x1UL << OTG_HS_GINTMSK_DISCINTM_Pos)                  /*!< 0x20000000 */
#define OTG_HS_GINTMSK_DISCINTM            OTG_HS_GINTMSK_DISCINTM_Msk                             /*!<Disconnect Detected Interrupt mask*/
#define OTG_HS_GINTMSK_SRQIM_Pos           (30U)
#define OTG_HS_GINTMSK_SRQIM_Msk           (0x1UL << OTG_HS_GINTMSK_SRQIM_Pos)                     /*!< 0x40000000 */
#define OTG_HS_GINTMSK_SRQIM               OTG_HS_GINTMSK_SRQIM_Msk                                /*!<Session Request/New Session Detected Interrupt mask*/
#define OTG_HS_GINTMSK_WUIM_Pos            (31U)
#define OTG_HS_GINTMSK_WUIM_Msk            (0x1UL << OTG_HS_GINTMSK_WUIM_Pos)                      /*!< 0x80000000 */
#define OTG_HS_GINTMSK_WUIM                OTG_HS_GINTMSK_WUIM_Msk                                 /*!<Resume/Remote Wakeup Detected Interrupt mask*/
/********************  Bit definition for OTG_HS_GRXSTSR register  *******************/
#define OTG_HS_GRXSTSR_CHNUM_Pos           (0U)
#define OTG_HS_GRXSTSR_CHNUM_Msk           (0xFUL << OTG_HS_GRXSTSR_CHNUM_Pos)                     /*!< 0x0000000F */
#define OTG_HS_GRXSTSR_CHNUM               OTG_HS_GRXSTSR_CHNUM_Msk                                /*!<Indicates the channel/endpoint number*/
#define OTG_HS_GRXSTSR_BCNT_Pos            (4U)
#define OTG_HS_GRXSTSR_BCNT_Msk            (0x7FFUL << OTG_HS_GRXSTSR_BCNT_Pos)                    /*!< 0x00007FF0 */
#define OTG_HS_GRXSTSR_BCNT                OTG_HS_GRXSTSR_BCNT_Msk                                 /*!<indicates the byte count of the received data packet*/
#define OTG_HS_GRXSTSR_DPID_Pos            (15U)
#define OTG_HS_GRXSTSR_DPID_Msk            (0x3UL << OTG_HS_GRXSTSR_DPID_Pos)                      /*!< 0x00018000 */
#define OTG_HS_GRXSTSR_DPID                OTG_HS_GRXSTSR_DPID_Msk                                 /*!<Data PID*/
#define OTG_HS_GRXSTSR_PKTSTS_Pos          (17U)
#define OTG_HS_GRXSTSR_PKTSTS_Msk          (0xFUL << OTG_HS_GRXSTSR_PKTSTS_Pos)                    /*!< 0x001E0000 */
#define OTG_HS_GRXSTSR_PKTSTS              OTG_HS_GRXSTSR_PKTSTS_Msk                               /*!<Packet Status*/
#define OTG_HS_GRXSTSR_FRMNUM_Pos          (21U)
#define OTG_HS_GRXSTSR_FRMNUM_Msk          (0xFUL << OTG_HS_GRXSTSR_FRMNUM_Pos)                    /*!< 0x01E00000 */
#define OTG_HS_GRXSTSR_FRMNUM              OTG_HS_GRXSTSR_FRMNUM_Msk                               /*!<Frame Number*/
/********************  Bit definition for OTG_HS_GRXSTSP register  *******************/
#define OTG_HS_GRXSTSP_CHNUM_Pos           (0U)
#define OTG_HS_GRXSTSP_CHNUM_Msk           (0xFUL << OTG_HS_GRXSTSP_CHNUM_Pos)                     /*!< 0x0000000F */
#define OTG_HS_GRXSTSP_CHNUM               OTG_HS_GRXSTSP_CHNUM_Msk                                /*!<Indicates the channel/endpoint number*/
#define OTG_HS_GRXSTSP_EPNUM_Pos           (0U)
#define OTG_HS_GRXSTSP_EPNUM_Msk           (0xFUL << OTG_HS_GRXSTSP_EPNUM_Pos)                     /*!< 0x0000000F */
#define OTG_HS_GRXSTSP_EPNUM               OTG_HS_GRXSTSP_EPNUM_Msk                                /*!<Indicates the channel/endpoint number*/
#define OTG_HS_GRXSTSP_BCNT_Pos            (4U)
#define OTG_HS_GRXSTSP_BCNT_Msk            (0x7FFUL << OTG_HS_GRXSTSP_BCNT_Pos)                    /*!< 0x00007FF0 */
#define OTG_HS_GRXSTSP_BCNT                OTG_HS_GRXSTSP_BCNT_Msk                                 /*!<indicates the byte count of the received data packet*/
#define OTG_HS_GRXSTSP_DPID_Pos            (15U)
#define OTG_HS_GRXSTSP_DPID_Msk            (0x3UL << OTG_HS_GRXSTSP_DPID_Pos)                      /*!< 0x00018000 */
#define OTG_HS_GRXSTSP_DPID                OTG_HS_GRXSTSP_DPID_Msk                                 /*!<Data PID*/
#define OTG_HS_GRXSTSP_PKTSTS_Pos          (17U)
#define OTG_HS_GRXSTSP_PKTSTS_Msk          (0xFUL << OTG_HS_GRXSTSP_PKTSTS_Pos)                    /*!< 0x001E0000 */
#define OTG_HS_GRXSTSP_PKTSTS              OTG_HS_GRXSTSP_PKTSTS_Msk                               /*!<Packet Status*/
#define OTG_HS_GRXSTSP_FRMNUM_Pos          (21U)
#define OTG_HS_GRXSTSP_FRMNUM_Msk          (0xFUL << OTG_HS_GRXSTSP_FRMNUM_Pos)                    /*!< 0x01E00000 */
#define OTG_HS_GRXSTSP_FRMNUM              OTG_HS_GRXSTSP_FRMNUM_Msk                               /*!<Frame Number*/
/********************  Bit definition for OTG_HS_GRXFSIZ register  *******************/
#define OTG_HS_GRXFSIZ_RXFD_Pos            (0U)
#define OTG_HS_GRXFSIZ_RXFD_Msk            (0x400UL << OTG_HS_GRXFSIZ_RXFD_Pos)                    /*!< 0x00000400 */
#define OTG_HS_GRXFSIZ_RXFD                OTG_HS_GRXFSIZ_RXFD_Msk                                 /*!<RxFIFO Depth,default value:1024*/
/********************  Bit definition for OTG_HS_HNPTXFSIZ register  *******************/
#define OTG_HS_HNPTXFSIZ_NPTXFSA_Pos       (0U)
#define OTG_HS_HNPTXFSIZ_NPTXFSA_Msk       (0x7FFUL << OTG_HS_HNPTXFSIZ_NPTXFSA_Pos)               /*!< 0x000007FF */
#define OTG_HS_HNPTXFSIZ_NPTXFSA           OTG_HS_HNPTXFSIZ_NPTXFSA_Msk                            /*!<Non-periodic Transmit RAM Start Address*/
#define OTG_HS_HNPTXFSIZ_NPTXFD_Pos        (16U)
#define OTG_HS_HNPTXFSIZ_NPTXFD_Msk        (0x7FFUL << OTG_HS_HNPTXFSIZ_NPTXFD_Pos)                /*!< 0x07FF0000 */
#define OTG_HS_HNPTXFSIZ_NPTXFD            OTG_HS_HNPTXFSIZ_NPTXFD_Msk                             /*!<Non-periodic TxFIFO Depth*/
/********************  Bit definition for OTG_HS_GNPTXSTS register  *******************/
#define OTG_HS_GNPTXSTS_NPTXFSAV_Pos       (0U)
#define OTG_HS_GNPTXSTS_NPTXFSAV_Msk       (0xFFFFUL << OTG_HS_GNPTXSTS_NPTXFSAV_Pos)              /*!< 0x0000FFFF */
#define OTG_HS_GNPTXSTS_NPTXFSAV           OTG_HS_GNPTXSTS_NPTXFSAV_Msk                            /*!<Non-periodic TxFIFO Space Avail*/
#define OTG_HS_GNPTXSTS_NPTQXSAV_Pos       (16U)
#define OTG_HS_GNPTXSTS_NPTQXSAV_Msk       (0xFFUL << OTG_HS_GNPTXSTS_NPTQXSAV_Pos)                /*!< 0x00FF0000 */
#define OTG_HS_GNPTXSTS_NPTQXSAV           OTG_HS_GNPTXSTS_NPTQXSAV_Msk                            /*!<Non-periodic Transmit Request Queue Space Available*/
#define OTG_HS_GNPTXSTS_NPTXQTOP_Pos       (24U)
#define OTG_HS_GNPTXSTS_NPTXQTOP_Msk       (0x7FUL << OTG_HS_GNPTXSTS_NPTXQTOP_Pos)                /*!< 0x7F000000 */
#define OTG_HS_GNPTXSTS_NPTXQTOP           OTG_HS_GNPTXSTS_NPTXQTOP_Msk                            /*!<Top of the Non-periodic Transmit Request Queue*/
/********************  Bit definition for OTG_HS_GGPIO register  *******************/
#define OTG_HS_GGPIO_GPI_Pos               (0U)
#define OTG_HS_GGPIO_GPI_Msk               (0xFFFFUL << OTG_HS_GGPIO_GPI_Pos)                      /*!< 0x0000FFFF */
#define OTG_HS_GGPIO_GPI                   OTG_HS_GGPIO_GPI_Msk                                    /*!<General Purpose Input (GPI)*/
#define OTG_HS_GGPIO_GPO_Pos               (16U)
#define OTG_HS_GGPIO_GPO_Msk               (0xFFFFUL << OTG_HS_GGPIO_GPO_Pos)                      /*!< 0xFFFF0000 */
#define OTG_HS_GGPIO_GPO                   OTG_HS_GGPIO_GPO_Msk                                    /*!<General Purpose Output (GPO)*/
/********************  Bit definition for OTG_HS_GUID register  *******************/
#define OTG_HS_GUID_GUID_Pos               (0U)
#define OTG_HS_GUID_GUID_Msk               (0x6404UL << OTG_HS_GUID_GUID_Pos)                      /*!< 0x0000FFFF */
#define OTG_HS_GUID_GUID                   OTG_HS_GUID_GUID_Msk                                    /*!<User ID:6404*/
/********************  Bit definition for OTG_HS_GSNPSID register  *******************/
#define OTG_HS_GSNPSID_SNPSID_Pos          (0U)
#define OTG_HS_GSNPSID_SNPSID_Msk          (0x4F54400AUL << OTG_HS_GSNPSID_SNPSID_Pos)             /*!< 0x4F54400A */
#define OTG_HS_GSNPSID_SNPSID              OTG_HS_GSNPSID_SNPSID_Msk                               /*!<Release number of the controller being used currently*/
/********************  Bit definition for OTG_HS_GDFIFOCFG register  *******************/
#define OTG_HS_GDFIFOCFG_GDFCFG_Pos        (0U)
#define OTG_HS_GDFIFOCFG_GDFCFG_Msk        (0x400UL << OTG_HS_GDFIFOCFG_GDFCFG_Pos)                /*!< 0x00000400 */
#define OTG_HS_GDFIFOCFG_GDFCFG            OTG_HS_GDFIFOCFG_GDFCFG_Msk                             /*!<dynamic programming of the DFIFO Size,default:0x400*/
#define OTG_HS_GDFIFOCFG_EPIFBSADDR_Pos    (16U)
#define OTG_HS_GDFIFOCFG_EPIFBSADDR_Msk    (0xFFFFUL << OTG_HS_GDFIFOCFG_EPIFBSADDR_Pos)           /*!< 0xFFFF0000 */
#define OTG_HS_GDFIFOCFG_EPIFBSADDR        OTG_HS_GDFIFOCFG_EPIFBSADDR_Msk                         /*!<start address of the EP info controller*/
/********************  Bit definition for OTG_HS_HPTXFSIZ register  *******************/
#define OTG_HS_HPTXFSIZ_PTXSA_Pos          (0U)
#define OTG_HS_HPTXFSIZ_PTXSA_Msk          (0xFFFFUL << OTG_HS_HPTXFSIZ_PTXSA_Pos)                 /*!< 0x0000FFFF */
#define OTG_HS_HPTXFSIZ_PTXSA              OTG_HS_HPTXFSIZ_PTXSA_Msk                               /*!<Host Periodic TxFIFO Start Address*/
#define OTG_HS_HPTXFSIZ_PTXFD_Pos          (16U)
#define OTG_HS_HPTXFSIZ_PTXFD_Msk          (0x200UL << OTG_HS_HPTXFSIZ_PTXFD_Pos)                  /*!< 0x02000000 */
#define OTG_HS_HPTXFSIZ_PTXFD              OTG_HS_HPTXFSIZ_PTXFD_Msk                               /*!<Host Periodic TxFIFO Depth,default:0x200*/
/********************  Bit definition for OTG_HS_DIEPTXFx register  *******************/
#define OTG_HS_DIEPTXF_INEPTXSA_Pos        (0U)
#define OTG_HS_DIEPTXF_INEPTXSA_Msk        (0x7FFUL << OTG_HS_DIEPTXF_INEPTXSA_Pos)                /*!< 0x000007FF */
#define OTG_HS_DIEPTXF_INEPTXSA            OTG_HS_DIEPTXF_INEPTXSA_Msk                             /*!<IN Endpoint FIFOn Transmit RAM Start Address*/
#define OTG_HS_DIEPTXF_INEPTXFD_Pos        (16U)
#define OTG_HS_DIEPTXF_INEPTXFD_Msk        (0xFFUL << OTG_HS_DIEPTXF_INEPTXFD_Pos)                 /*!< 0x00FF0000 */
#define OTG_HS_DIEPTXF_INEPTXFD            OTG_HS_DIEPTXF_INEPTXFD_Msk                             /*!<IN Endpoint TxFIFO Depth*/
/********************  Bit definition for OTG_HS_HCFG register  *******************/
#define OTG_HS_HCFG_FSLSPCS_Pos            (0U)
#define OTG_HS_HCFG_FSLSPCS_Msk            (0x3UL << OTG_HS_HCFG_FSLSPCS_Pos)                      /*!< 0x00000003 */
#define OTG_HS_HCFG_FSLSPCS                OTG_HS_HCFG_FSLSPCS_Msk                                 /*!<FS/LS PHY Clock Select*/
#define OTG_HS_HCFG_FSLSS_Pos              (2U)
#define OTG_HS_HCFG_FSLSS_Msk              (0x1UL << OTG_HS_HCFG_FSLSS_Pos)                        /*!< 0x00000004 */
#define OTG_HS_HCFG_FSLSS                  OTG_HS_HCFG_FSLSS_Msk                                   /*!<FS- and LS-Only Support*/
#define OTG_HS_HCFG_EN32KS_Pos             (7U)
#define OTG_HS_HCFG_EN32KS_Msk             (0x1UL << OTG_HS_HCFG_EN32KS_Pos)                       /*!< 0x00008000 */
#define OTG_HS_HCFG_EN32KS                 OTG_HS_HCFG_EN32KS_Msk                                  /*!<Enable 32 KHz Suspend mode*/
#define OTG_HS_HCFG_RESVLD_Pos             (8U)
#define OTG_HS_HCFG_RESVLD_Msk             (0x1UL << OTG_HS_HCFG_RESVLD_Pos)                       /*!< 0x0000FF00 */
#define OTG_HS_HCFG_RESVLD                 OTG_HS_HCFG_RESVLD_Msk                                  /*!<Resume Validation Period*/
#define OTG_HS_HCFG_MODCHGEN_Pos           (31U)
#define OTG_HS_HCFG_MODCHGEN_Msk           (0x1UL << OTG_HS_HCFG_MODCHGEN_Pos)                     /*!< 0x80000000 */
#define OTG_HS_HCFG_MODCHGEN               OTG_HS_HCFG_MODCHGEN_Msk                                /*!<Mode Change Ready Timer Enable*/
/********************  Bit definition for OTG_HS_HFIR register  *******************/
#define OTG_HS_HFIR_HRIVL_Pos              (0U)
#define OTG_HS_HFIR_HRIVL_Msk              (0xFFFFUL << OTG_HS_HFIR_HRIVL_Pos)                     /*!< 0x0000FFFF */
#define OTG_HS_HFIR_HRIVL                  OTG_HS_HFIR_HRIVL_Msk                                   /*!<Frame Interval*/
#define OTG_HS_HFIR_HFIRRD_Pos             (16U)
#define OTG_HS_HFIR_HFIRRD_Msk             (0x1UL << OTG_HS_HFIR_HFIRRD_Pos)                       /*!< 0x00010000 */
#define OTG_HS_HFIR_HFIRRD                 OTG_HS_HFIR_HFIRRD_Msk                                  /*!<Reload Control*/
/********************  Bit definition for OTG_HS_HFNUM register  *******************/
#define OTG_HS_HFNUM_FRNUM_Pos             (0U)
#define OTG_HS_HFNUM_FRNUM_Msk             (0x3FFFUL << OTG_HS_HFNUM_FRNUM_Pos)                    /*!< 0x000003FFF */
#define OTG_HS_HFNUM_FRNUM                 OTG_HS_HFNUM_FRNUM_Msk                                  /*!<Frame Number,the largest value:0x3FFF*/
#define OTG_HS_HFNUM_FTREM_Pos             (16U)
#define OTG_HS_HFNUM_FTREM_Msk             (0xFFFFUL << OTG_HS_HFNUM_FTREM_Pos)                    /*!< 0x20000000 */
#define OTG_HS_HFNUM_FTREM                 OTG_HS_HFNUM_FTREM_Msk                                  /*!<Frame Time Remaining*/
/********************  Bit definition for OTG_HS_HPTXSTS register  *******************/
#define OTG_HS_HPTXSTS_PTXFSAVL_Pos        (0U)
#define OTG_HS_HPTXSTS_PTXFSAVL_Msk        (0x200UL << OTG_HS_HPTXSTS_PTXFSAVL_Pos)                /*!< 0x00000200 */
#define OTG_HS_HPTXSTS_PTXFSAVL            OTG_HS_HPTXSTS_PTXFSAVL_Msk                             /*!<Periodic Transmit Data FIFO Space Available,default:0x200*/
#define OTG_HS_HPTXSTS_PTXQSAV_Pos         (16U)
#define OTG_HS_HPTXSTS_PTXQSAV_Msk         (0x8UL << OTG_HS_HPTXSTS_PTXQSAV_Pos)                   /*!< 0x00080000 */
#define OTG_HS_HPTXSTS_PTXQSAV             OTG_HS_HPTXSTS_PTXQSAV_Msk                              /*!<Periodic Transmit Request Queue Space Available,default:0x8*/
#define OTG_HS_HPTXSTS_PTXQTOP_Pos         (24U)
#define OTG_HS_HPTXSTS_PTXQTOP_Msk         (0xFFUL << OTG_HS_HPTXSTS_PTXQTOP_Pos)                  /*!< 0xFF000000 */
#define OTG_HS_HPTXSTS_PTXQTOP             OTG_HS_HPTXSTS_PTXQTOP_Msk                              /*!<Top of the Periodic Transmit Request Queue*/
/********************  Bit definition for OTG_HS_HAINT register  *******************/
#define OTG_HS_HAINT_HAINT_Pos             (0U)
#define OTG_HS_HAINT_HAINT_Msk             (0xFFFUL << OTG_HS_HAINT_HAINT_Pos)                     /*!< 0x00000FFF */
#define OTG_HS_HAINT_HAINT                 OTG_HS_HAINT_HAINT_Msk                                  /*!<Channel Interrupt for channel number*/
/********************  Bit definition for OTG_HS_HAINTMSK register  *******************/
#define OTG_HS_HAINTMSK_HAINTMSK_Pos       (0U)
#define OTG_HS_HAINTMSK_HAINTMSK_Msk       (0xFFFUL << OTG_HS_HAINTMSK_HAINTMSK_Pos)               /*!< 0x00000FFF */
#define OTG_HS_HAINTMSK_HAINTMSK           OTG_HS_HAINTMSK_HAINTMSK_Msk                            /*!<Channel Interrupt Mask (HAINTMsk) One bit per channel*/
/********************  Bit definition for OTG_HS_HPRT register  *******************/
#define OTG_HS_HPRT_PCSTS_Pos              (0U)
#define OTG_HS_HPRT_PCSTS_Msk              (0x1UL << OTG_HS_HPRT_PCSTS_Pos)                        /*!< 0x00000001 */
#define OTG_HS_HPRT_PCSTS                  OTG_HS_HPRT_PCSTS_Msk                                   /*!<Port Connect Status*/
#define OTG_HS_HPRT_PCDET_Pos              (1U)
#define OTG_HS_HPRT_PCDET_Msk              (0x1UL << OTG_HS_HPRT_PCDET_Pos)                        /*!< 0x00000002 */
#define OTG_HS_HPRT_PCDET                  OTG_HS_HPRT_PCDET_Msk                                   /*!<Port Connect Detected*/
#define OTG_HS_HPRT_PENA_Pos               (2U)
#define OTG_HS_HPRT_PENA_Msk               (0x1UL << OTG_HS_HPRT_PENA_Pos)                         /*!< 0x00000004 */
#define OTG_HS_HPRT_PENA                   OTG_HS_HPRT_PENA_Msk                                    /*!<Port Enable*/
#define OTG_HS_HPRT_PENCHNG_Pos            (3U)
#define OTG_HS_HPRT_PENCHNG_Msk            (0x1UL << OTG_HS_HPRT_PENCHNG_Pos)                      /*!< 0x00000008 */
#define OTG_HS_HPRT_PENCHNG                OTG_HS_HPRT_PENCHNG_Msk                                 /*!<Port Enable/Disable Change*/
#define OTG_HS_HPRT_POCA_Pos               (4U)
#define OTG_HS_HPRT_POCA_Msk               (0x1UL << OTG_HS_HPRT_POCA_Pos)                         /*!< 0x00000010 */
#define OTG_HS_HPRT_POCA                   OTG_HS_HPRT_POCA_Msk                                    /*!<Port Overcurrent Active*/
#define OTG_HS_HPRT_POCCHNG_Pos            (5U)
#define OTG_HS_HPRT_POCCHNG_Msk            (0x1UL << OTG_HS_HPRT_POCCHNG_Pos)                      /*!< 0x00000020 */
#define OTG_HS_HPRT_POCCHNG                OTG_HS_HPRT_POCCHNG_Msk                                 /*!<Port Overcurrent Change*/
#define OTG_HS_HPRT_PRES_Pos               (6U)
#define OTG_HS_HPRT_PRES_Msk               (0x1UL << OTG_HS_HPRT_PRES_Pos)                         /*!< 0x00000040 */
#define OTG_HS_HPRT_PRES                   OTG_HS_HPRT_PRES_Msk                                    /*!<Port Resume*/
#define OTG_HS_HPRT_PSUSP_Pos              (7U)
#define OTG_HS_HPRT_PSUSP_Msk              (0x1UL << OTG_HS_HPRT_PSUSP_Pos)                        /*!< 0x00000080 */
#define OTG_HS_HPRT_PSUSP                  OTG_HS_HPRT_PSUSP_Msk                                   /*!<Port Suspend*/
#define OTG_HS_HPRT_PRST_Pos               (8U)
#define OTG_HS_HPRT_PRST_Msk               (0x1UL << OTG_HS_HPRT_PRST_Pos)                         /*!< 0x00000100 */
#define OTG_HS_HPRT_PRST                   OTG_HS_HPRT_PRST_Msk                                    /*!<Port Reset*/
#define OTG_HS_HPRT_PLSTS_Pos              (10U)
#define OTG_HS_HPRT_PLSTS_Msk              (0x3UL << OTG_HS_HPRT_PLSTS_Pos)                        /*!< 0x00000C00 */
#define OTG_HS_HPRT_PLSTS                  OTG_HS_HPRT_PLSTS_Msk                                   /*!<Port Line Status*/
#define OTG_HS_HPRT_PPWR_Pos               (12U)
#define OTG_HS_HPRT_PPWR_Msk               (0x1UL << OTG_HS_HPRT_PPWR_Pos)                         /*!< 0x00001000 */
#define OTG_HS_HPRT_PPWR                   OTG_HS_HPRT_PPWR_Msk                                    /*!<Port Power*/
#define OTG_HS_HPRT_PTCTL_Pos              (13U)
#define OTG_HS_HPRT_PTCTL_Msk              (0xFUL << OTG_HS_HPRT_PTCTL_Pos)                        /*!< 0x0001E000 */
#define OTG_HS_HPRT_PTCTL                  OTG_HS_HPRT_PTCTL_Msk                                   /*!<Port Test Control*/
#define OTG_HS_HPRT_PSPD_Pos               (17U)
#define OTG_HS_HPRT_PSPD_Msk               (0x3UL << OTG_HS_HPRT_PSPD_Pos)                         /*!< 0x00060000 */
#define OTG_HS_HPRT_PSPD                   OTG_HS_HPRT_PSPD_Msk                                    /*!<Port Speed*/
/********************  Bit definition for OTG_HS_HCCHARx register  *******************/
#define OTG_HS_HCCHAR_MPSIZ_Pos            (0U)
#define OTG_HS_HCCHAR_MPSIZ_Msk            (0x7FFUL << OTG_HS_HCCHAR_MPSIZ_Pos)                    /*!< 0x000007FF */
#define OTG_HS_HCCHAR_MPSIZ                OTG_HS_HCCHAR_MPSIZ_Msk                                 /*!<Maximum Packet Size*/
#define OTG_HS_HCCHAR_EPNUM_Pos            (11U)
#define OTG_HS_HCCHAR_EPNUM_Msk            (0xFUL << OTG_HS_HCCHAR_EPNUM_Pos)                      /*!< 0x00007800 */
#define OTG_HS_HCCHAR_EPNUM                OTG_HS_HCCHAR_EPNUM_Msk                                 /*!<Endpoint Number*/
#define OTG_HS_HCCHAR_EPDIR_Pos            (15U)
#define OTG_HS_HCCHAR_EPDIR_Msk            (0x1UL << OTG_HS_HCCHAR_EPDIR_Pos)                      /*!< 0x00008000 */
#define OTG_HS_HCCHAR_EPDIR                OTG_HS_HCCHAR_EPDIR_Msk                                 /*!<Endpoint Direction*/
#define OTG_HS_HCCHAR_LSDEV_Pos            (17U)
#define OTG_HS_HCCHAR_LSDEV_Msk            (0x1UL << OTG_HS_HCCHAR_LSDEV_Pos)                      /*!< 0x00020000 */
#define OTG_HS_HCCHAR_LSDEV                OTG_HS_HCCHAR_LSDEV_Msk                                 /*!<Low-Speed Device*/
#define OTG_HS_HCCHAR_EPTYP_Pos            (18U)
#define OTG_HS_HCCHAR_EPTYP_Msk            (0x3UL << OTG_HS_HCCHAR_EPTYP_Pos)                      /*!< 0x000C0000 */
#define OTG_HS_HCCHAR_EPTYP                OTG_HS_HCCHAR_EPTYP_Msk                                 /*!<Endpoint Type*/
#define OTG_HS_HCCHAR_MEC_Pos              (20U)
#define OTG_HS_HCCHAR_MEC_Msk              (0x3UL << OTG_HS_HCCHAR_MEC_Pos)                        /*!< 0x00300000 */
#define OTG_HS_HCCHAR_MEC                  OTG_HS_HCCHAR_MEC_Msk                                   /*!<Multi Count (MC) / Error Count (EC)*/
#define OTG_HS_HCCHAR_MEC_0                (0x1UL << OTG_HS_HCCHAR_MEC_Pos)                        /*!<0x00100000*/
#define OTG_HS_HCCHAR_MEC_1                (0x2UL << OTG_HS_HCCHAR_MEC_Pos)                        /*!<0x00200000*/
#define OTG_HS_HCCHAR_DAD_Pos              (22U)
#define OTG_HS_HCCHAR_DAD_Msk              (0x7FUL << OTG_HS_HCCHAR_DAD_Pos)                       /*!< 0x1FC00000 */
#define OTG_HS_HCCHAR_DAD                  OTG_HS_HCCHAR_DAD_Msk                                   /*!<Device Address*/
#define OTG_HS_HCCHAR_ODDFRM_Pos           (29U)
#define OTG_HS_HCCHAR_ODDFRM_Msk           (0x1UL << OTG_HS_HCCHAR_ODDFRM_Pos)                     /*!< 0x20000000 */
#define OTG_HS_HCCHAR_ODDFRM               OTG_HS_HCCHAR_ODDFRM_Msk                                /*!<Odd Frame*/
#define OTG_HS_HCCHAR_CHDIS_Pos            (30U)
#define OTG_HS_HCCHAR_CHDIS_Msk            (0x1UL << OTG_HS_HCCHAR_CHDIS_Pos)                      /*!< 0x40000000 */
#define OTG_HS_HCCHAR_CHDIS                OTG_HS_HCCHAR_CHDIS_Msk                                 /*!<Channel Disable*/
#define OTG_HS_HCCHAR_CHENA_Pos            (31U)
#define OTG_HS_HCCHAR_CHENA_Msk            (0x1UL << OTG_HS_HCCHAR_CHENA_Pos)                      /*!< 0x80000000 */
#define OTG_HS_HCCHAR_CHENA                OTG_HS_HCCHAR_CHENA_Msk                                 /*!<Channel Enable*/
/********************  Bit definition for OTG_HS_HCSPLTx register  *******************/
#define OTG_HS_HCSPLT_PRTADDR_Pos          (0U)
#define OTG_HS_HCSPLT_PRTADDR_Msk          (0x7FUL << OTG_HS_HCSPLT_PRTADDR_Pos)                   /*!< 0x0000007F */
#define OTG_HS_HCSPLT_PRTADDR              OTG_HS_HCSPLT_PRTADDR_Msk                               /*!<Port Address*/
#define OTG_HS_HCSPLT_HUBADDR_Pos          (7U)
#define OTG_HS_HCSPLT_HUBADDR_Msk          (0x7FUL << OTG_HS_HCSPLT_HUBADDR_Pos)                   /*!< 0x00003F80 */
#define OTG_HS_HCSPLT_HUBADDR              OTG_HS_HCSPLT_HUBADDR_Msk                               /*!<Hub Address*/
#define OTG_HS_HCSPLT_XACTPOS_Pos          (14U)
#define OTG_HS_HCSPLT_XACTPOS_Msk          (0x3UL << OTG_HS_HCSPLT_XACTPOS_Pos)                    /*!< 0x0000C000 */
#define OTG_HS_HCSPLT_XACTPOS              OTG_HS_HCSPLT_XACTPOS_Msk                               /*!<Transaction Position*/
#define OTG_HS_HCSPLT_XACTPOS_0            (0x1UL << OTG_HS_HCSPLT_XACTPOS_Pos)                    /*!<0x00004000*/
#define OTG_HS_HCSPLT_XACTPOS_1            (0x2UL << OTG_HS_HCSPLT_XACTPOS_Pos)                    /*!<0x00008000*/
#define OTG_HS_HCSPLT_COMPLSPLT_Pos        (16U)
#define OTG_HS_HCSPLT_COMPLSPLT_Msk        (0x1UL << OTG_HS_HCSPLT_COMPLSPLT_Pos)                  /*!< 0x00010000 */
#define OTG_HS_HCSPLT_COMPLSPLT            OTG_HS_HCSPLT_COMPLSPLT_Msk                             /*!<Do Complete Split*/
#define OTG_HS_HCSPLT_SPLITEN_Pos          (31U)
#define OTG_HS_HCSPLT_SPLITEN_Msk          (0x1UL << OTG_HS_HCSPLT_SPLITEN_Pos)                    /*!< 0x80000000 */
#define OTG_HS_HCSPLT_SPLITEN              OTG_HS_HCSPLT_SPLITEN_Msk                               /*!<Split Enable*/
/********************  Bit definition for OTG_HS_HCINTx register  *******************/
#define OTG_HS_HCINT_XFRC_Pos              (0U)
#define OTG_HS_HCINT_XFRC_Msk              (0x1UL << OTG_HS_HCINT_XFRC_Pos)                        /*!< 0x00000001 */
#define OTG_HS_HCINT_XFRC                  OTG_HS_HCINT_XFRC_Msk                                   /*!<Transfer Completed*/
#define OTG_HS_HCINT_CHH_Pos               (1U)
#define OTG_HS_HCINT_CHH_Msk               (0x1UL << OTG_HS_HCINT_CHH_Pos)                         /*!< 0x00000002 */
#define OTG_HS_HCINT_CHH                   OTG_HS_HCINT_CHH_Msk                                    /*!<Channel Halted*/
#define OTG_HS_HCINT_AHBERR_Pos            (2U)
#define OTG_HS_HCINT_AHBERR_Msk            (0x1UL << OTG_HS_HCINT_AHBERR_Pos)                      /*!< 0x00000004 */
#define OTG_HS_HCINT_AHBERR                OTG_HS_HCINT_AHBERR_Msk                                 /*!<AHB Error*/
#define OTG_HS_HCINT_STALL_Pos             (3U)
#define OTG_HS_HCINT_STALL_Msk             (0x1UL << OTG_HS_HCINT_STALL_Pos)                       /*!< 0x00000008 */
#define OTG_HS_HCINT_STALL                 OTG_HS_HCINT_STALL_Msk                                  /*!<STALL Response Received Interrupt*/
#define OTG_HS_HCINT_NAK_Pos               (4U)
#define OTG_HS_HCINT_NAK_Msk               (0x1UL << OTG_HS_HCINT_NAK_Pos)                         /*!< 0x00000010 */
#define OTG_HS_HCINT_NAK                   OTG_HS_HCINT_NAK_Msk                                    /*!<NAK Response Received Interrupt*/
#define OTG_HS_HCINT_ACK_Pos               (5U)
#define OTG_HS_HCINT_ACK_Msk               (0x1UL << OTG_HS_HCINT_ACK_Pos)                         /*!< 0x00000020 */
#define OTG_HS_HCINT_ACK                   OTG_HS_HCINT_ACK_Msk                                    /*!<ACK Response Received/Transmitted Interrupt*/
#define OTG_HS_HCINT_NYET_Pos              (6U)
#define OTG_HS_HCINT_NYET_Msk              (0x1UL << OTG_HS_HCINT_NYET_Pos)                        /*!< 0x00000040 */
#define OTG_HS_HCINT_NYET                  OTG_HS_HCINT_NYET_Msk                                   /*!<NYET Response Received Interrupt*/
#define OTG_HS_HCINT_TXERR_Pos             (7U)
#define OTG_HS_HCINT_TXERR_Msk             (0x1UL << OTG_HS_HCINT_TXERR_Pos)                       /*!< 0x00000080 */
#define OTG_HS_HCINT_TXERR                 OTG_HS_HCINT_TXERR_Msk                                  /*!<Transaction Error*/
#define OTG_HS_HCINT_BBERR_Pos             (8U)
#define OTG_HS_HCINT_BBERR_Msk             (0x1UL << OTG_HS_HCINT_BBERR_Pos)                       /*!< 0x00000100 */
#define OTG_HS_HCINT_BBERR                 OTG_HS_HCINT_BBERR_Msk                                  /*!<Babble Error*/
#define OTG_HS_HCINT_FRMOR_Pos             (9U)
#define OTG_HS_HCINT_FRMOR_Msk             (0x1UL << OTG_HS_HCINT_FRMOR_Pos)                       /*!< 0x00000200 */
#define OTG_HS_HCINT_FRMOR                 OTG_HS_HCINT_FRMOR_Msk                                  /*!<Frame Overrun*/
#define OTG_HS_HCINT_DTERR_Pos             (10U)
#define OTG_HS_HCINT_DTERR_Msk             (0x1UL << OTG_HS_HCINT_DTERR_Pos)                       /*!< 0x00000400 */
#define OTG_HS_HCINT_DTERR                 OTG_HS_HCINT_DTERR_Msk                                  /*!<Data Toggle Error*/
/********************  Bit definition for OTG_HS_HCINTMSKx register  *******************/
#define OTG_HS_HCINTMSK_XFRCM_Pos          (0U)
#define OTG_HS_HCINTMSK_XFRCM_Msk          (0x1UL << OTG_HS_HCINTMSK_XFRCM_Pos)                    /*!< 0x00000001 */
#define OTG_HS_HCINTMSK_XFRCM              OTG_HS_HCINTMSK_XFRCM_Msk                               /*!<Transfer Completed mask*/
#define OTG_HS_HCINTMSK_CHHM_Pos           (1U)
#define OTG_HS_HCINTMSK_CHHM_Msk           (0x1UL << OTG_HS_HCINTMSK_CHHM_Pos)                     /*!< 0x00000002 */
#define OTG_HS_HCINTMSK_CHHM               OTG_HS_HCINTMSK_CHHM_Msk                                /*!<Channel Halted mask*/
#define OTG_HS_HCINTMSK_AHBERRM_Pos        (2U)
#define OTG_HS_HCINTMSK_AHBERRM_Msk        (0x1UL << OTG_HS_HCINTMSK_AHBERRM_Pos)                  /*!< 0x00000004 */
#define OTG_HS_HCINTMSK_AHBERRM            OTG_HS_HCINTMSK_AHBERRM_Msk                             /*!<AHB Error mask*/
#define OTG_HS_HCINTMSK_STALLM_Pos         (3U)
#define OTG_HS_HCINTMSK_STALLM_Msk         (0x1UL << OTG_HS_HCINTMSK_STALLM_Pos)                   /*!< 0x00000008 */
#define OTG_HS_HCINTMSK_STALLM             OTG_HS_HCINTMSK_STALLM_Msk                              /*!<STALL Response Received Interrupt mask*/
#define OTG_HS_HCINTMSK_NAKM_Pos           (4U)
#define OTG_HS_HCINTMSK_NAKM_Msk           (0x1UL << OTG_HS_HCINTMSK_NAKM_Pos)                     /*!< 0x00000010 */
#define OTG_HS_HCINTMSK_NAKM               OTG_HS_HCINTMSK_NAKM_Msk                                /*!<NAK Response Received Interrupt mask*/
#define OTG_HS_HCINTMSK_ACKM_Pos           (5U)
#define OTG_HS_HCINTMSK_ACKM_Msk           (0x1UL << OTG_HS_HCINTMSK_ACKM_Pos)                     /*!< 0x00000020 */
#define OTG_HS_HCINTMSK_ACKM               OTG_HS_HCINTMSK_ACKM_Msk                                /*!<ACK Response Received/Transmitted Interrupt mask*/
#define OTG_HS_HCINTMSK_NYETM_Pos          (6U)
#define OTG_HS_HCINTMSK_NYETM_Msk          (0x1UL << OTG_HS_HCINTMSK_NYETM_Pos)                    /*!< 0x00000040 */
#define OTG_HS_HCINTMSK_NYETM              OTG_HS_HCINTMSK_NYETM_Msk                               /*!<NYET Response Received Interrupt mask*/
#define OTG_HS_HCINTMSK_TXERRM_Pos         (7U)
#define OTG_HS_HCINTMSK_TXERRM_Msk         (0x1UL << OTG_HS_HCINTMSK_TXERRM_Pos)                   /*!< 0x00000080 */
#define OTG_HS_HCINTMSK_TXERRM             OTG_HS_HCINTMSK_TXERRM_Msk                              /*!<Transaction Error mask*/
#define OTG_HS_HCINTMSK_BBERRM_Pos         (8U)
#define OTG_HS_HCINTMSK_BBERRM_Msk         (0x1UL << OTG_HS_HCINTMSK_BBERRM_Pos)                   /*!< 0x00000100 */
#define OTG_HS_HCINTMSK_BBERRM             OTG_HS_HCINTMSK_BBERRM_Msk                              /*!<Babble Error mask*/
#define OTG_HS_HCINTMSK_FRMORM_Pos         (9U)
#define OTG_HS_HCINTMSK_FRMORM_Msk         (0x1UL << OTG_HS_HCINTMSK_FRMORM_Pos)                   /*!< 0x00000200 */
#define OTG_HS_HCINTMSK_FRMORM             OTG_HS_HCINTMSK_FRMORM_Msk                              /*!<Frame Overrun mask*/
#define OTG_HS_HCINTMSK_DTERRM_Pos         (10U)
#define OTG_HS_HCINTMSK_DTERRM_Msk         (0x1UL << OTG_HS_HCINTMSK_DTERRM_Pos)                   /*!< 0x00000400 */
#define OTG_HS_HCINTMSK_DTERRM             OTG_HS_HCINTMSK_DTERRM_Msk                              /*!<Data Toggle Error mask*/
/********************  Bit definition for OTG_HS_HCTSIZx register  *******************/
#define OTG_HS_HCTSIZ_XFRSIZ_Pos           (0U)
#define OTG_HS_HCTSIZ_XFRSIZ_Msk           (0x7FFFFUL << OTG_HS_HCTSIZ_XFRSIZ_Pos)                 /*!< 0x0007FFFF */
#define OTG_HS_HCTSIZ_XFRSIZ               OTG_HS_HCTSIZ_XFRSIZ_Msk                                /*!<Transfer Size*/
#define OTG_HS_HCTSIZ_PKTCNT_Pos           (19U)
#define OTG_HS_HCTSIZ_PKTCNT_Msk           (0x3FFUL << OTG_HS_HCTSIZ_PKTCNT_Pos)                   /*!< 0x1FF80000 */
#define OTG_HS_HCTSIZ_PKTCNT               OTG_HS_HCTSIZ_PKTCNT_Msk                                /*!<Packet Count*/
#define OTG_HS_HCTSIZ_DPID_Pos             (29U)
#define OTG_HS_HCTSIZ_DPID_Msk             (0x3UL << OTG_HS_HCTSIZ_DPID_Pos)                       /*!< 0x60000000 */
#define OTG_HS_HCTSIZ_DPID                 OTG_HS_HCTSIZ_DPID_Msk                                  /*!<Data PID*/
#define OTG_HS_HCTSIZ_DOPING_Pos           (31U)
#define OTG_HS_HCTSIZ_DOPING_Msk           (0x1UL << OTG_HS_HCTSIZ_DOPING_Pos)                     /*!< 0x80000000 */
#define OTG_HS_HCTSIZ_DOPING               OTG_HS_HCTSIZ_DOPING_Msk                                /*!<Do Ping*/
/********************  Bit definition for OTG_HS_HCDMAx register  *******************/
#define OTG_HS_HCDMA_DMAADDR_Pos           (0U)
#define OTG_HS_HCDMA_DMAADDR_Msk           (0xFFFFFFFFUL << OTG_HS_HCDMA_DMAADDR_Pos)              /*!< 0xFFFFFFFF */
#define OTG_HS_HCDMA_DMAADDR               OTG_HS_HCDMA_DMAADDR_Msk                                /*!<DMA Address*/
/********************  Bit definition for OTG_HS_DCFG register  *******************/
#define OTG_HS_DCFG_DSPD_Pos               (0U)
#define OTG_HS_DCFG_DSPD_Msk               (0x3UL << OTG_HS_DCFG_DSPD_Pos)                         /*!< 0x00000003 */
#define OTG_HS_DCFG_DSPD                   OTG_HS_DCFG_DSPD_Msk                                    /*!<Device Speed*/
#define OTG_HS_DCFG_NZLSOHSK_Pos           (2U)
#define OTG_HS_DCFG_NZLSOHSK_Msk           (0x1UL << OTG_HS_DCFG_NZLSOHSK_Pos)                     /*!< 0x00000004 */
#define OTG_HS_DCFG_NZLSOHSK               OTG_HS_DCFG_NZLSOHSK_Msk                                /*!<Non-Zero-Length Status OUT Handshake*/
#define OTG_HS_DCFG_EN32KS_Pos             (3U)
#define OTG_HS_DCFG_EN32KS_Msk             (0x1UL << OTG_HS_DCFG_EN32KS_Pos)                       /*!< 0x00000008 */
#define OTG_HS_DCFG_EN32KS                 OTG_HS_DCFG_EN32KS_Msk                                  /*!<Enable 32 KHz Suspend mode*/
#define OTG_HS_DCFG_DAD_Pos                (4U)
#define OTG_HS_DCFG_DAD_Msk                (0x7FUL << OTG_HS_DCFG_DAD_Pos)                         /*!< 0x000007F0 */
#define OTG_HS_DCFG_DAD                    OTG_HS_DCFG_DAD_Msk                                     /*!<Device Address*/
#define OTG_HS_DCFG_PFIVL_Pos              (11U)
#define OTG_HS_DCFG_PFIVL_Msk              (0x3UL << OTG_HS_DCFG_PFIVL_Pos)                        /*!< 0x00001800 */
#define OTG_HS_DCFG_PFIVL                  OTG_HS_DCFG_PFIVL_Msk                                   /*!<Periodic Frame Interval*/
#define OTG_HS_DCFG_XCVRDLY_Pos            (14U)
#define OTG_HS_DCFG_XCVRDLY_Msk            (0x1UL << OTG_HS_DCFG_XCVRDLY_Pos)                      /*!< 0x00004000 */
#define OTG_HS_DCFG_XCVRDLY                OTG_HS_DCFG_XCVRDLY_Msk                                 /*!<delay between xcvr_sel and txvalid during device chirp*/
#define OTG_HS_DCFG_ERAINTM_Pos            (15U)
#define OTG_HS_DCFG_ERAINTM_Msk            (0x1UL << OTG_HS_DCFG_ERAINTM_Pos)                      /*!< 0x00008000 */
#define OTG_HS_DCFG_ERAINTM                OTG_HS_DCFG_ERAINTM_Msk                                 /*!<Erratic Error Interrupt Mask*/
#define OTG_HS_DCFG_IGISOS_Pos             (17U)
#define OTG_HS_DCFG_IGISOS_Msk             (0x1UL << OTG_HS_DCFG_IGISOS_Pos)                       /*!< 0x00020000 */
#define OTG_HS_DCFG_IGISOS                 OTG_HS_DCFG_IGISOS_Msk                                  /*!<Worst-Case Inter-Packet Gap ISOC OUT Support*/
#define OTG_HS_DCFG_PERSCHIVL_Pos          (24U)
#define OTG_HS_DCFG_PERSCHIVL_Msk          (0x3UL << OTG_HS_DCFG_PERSCHIVL_Pos)                    /*!< 0x03000000 */
#define OTG_HS_DCFG_PERSCHIVL              OTG_HS_DCFG_PERSCHIVL_Msk                               /*!<Periodic Scheduling Interval*/
#define OTG_HS_DCFG_RESVLD_Pos             (26U)
#define OTG_HS_DCFG_RESVLD_Msk             (0x3FUL << OTG_HS_DCFG_RESVLD_Pos)                      /*!< 0xFC000000 */
#define OTG_HS_DCFG_RESVLD                 OTG_HS_DCFG_RESVLD_Msk                                  /*!<Resume Validation Period*/
/********************  Bit definition for OTG_HS_DCTL register  *******************/
#define OTG_HS_DCTL_RWUSIG_Pos             (0U)
#define OTG_HS_DCTL_RWUSIG_Msk             (0x1UL << OTG_HS_DCTL_RWUSIG_Pos)                       /*!< 0x00000001 */
#define OTG_HS_DCTL_RWUSIG                 OTG_HS_DCTL_RWUSIG_Msk                                  /*!<Remote Wakeup Signaling*/
#define OTG_HS_DCTL_SDIS_Pos               (1U)
#define OTG_HS_DCTL_SDIS_Msk               (0x1UL << OTG_HS_DCTL_SDIS_Pos)                         /*!< 0x00000002 */
#define OTG_HS_DCTL_SDIS                   OTG_HS_DCTL_SDIS_Msk                                    /*!<Soft Disconnect*/
#define OTG_HS_DCTL_GINSTS_Pos             (2U)
#define OTG_HS_DCTL_GINSTS_Msk             (0x1UL << OTG_HS_DCTL_GINSTS_Pos)                       /*!< 0x00000004 */
#define OTG_HS_DCTL_GINSTS                 OTG_HS_DCTL_GINSTS_Msk                                  /*!<Global Non-periodic IN NAK Status*/
#define OTG_HS_DCTL_GONSTS_Pos             (3U)
#define OTG_HS_DCTL_GONSTS_Msk             (0x1UL << OTG_HS_DCTL_GONSTS_Pos)                       /*!< 0x00000008 */
#define OTG_HS_DCTL_GONSTS                 OTG_HS_DCTL_GONSTS_Msk                                  /*!<Global OUT NAK Status*/
#define OTG_HS_DCTL_TCTL_Pos               (4U)
#define OTG_HS_DCTL_TCTL_Msk               (0x7UL << OTG_HS_DCTL_TCTL_Pos)                         /*!< 0x00000070 */
#define OTG_HS_DCTL_TCTL                   OTG_HS_DCTL_TCTL_Msk                                    /*!<Test Control*/
#define OTG_HS_DCTL_SGINAK_Pos             (7U)
#define OTG_HS_DCTL_SGINAK_Msk             (0x1UL << OTG_HS_DCTL_SGINAK_Pos)                       /*!< 0x00000080 */
#define OTG_HS_DCTL_SGINAK                 OTG_HS_DCTL_SGINAK_Msk                                  /*!<Set Global Non-periodic IN NAK*/
#define OTG_HS_DCTL_CGINAK_Pos             (8U)
#define OTG_HS_DCTL_CGINAK_Msk             (0x1UL << OTG_HS_DCTL_CGINAK_Pos)                       /*!< 0x00000100 */
#define OTG_HS_DCTL_CGINAK                 OTG_HS_DCTL_CGINAK_Msk                                  /*!<Clear Global Non-periodic IN NAK*/
#define OTG_HS_DCTL_SGONAK_Pos             (9U)
#define OTG_HS_DCTL_SGONAK_Msk             (0x1UL << OTG_HS_DCTL_SGONAK_Pos)                       /*!< 0x00000200 */
#define OTG_HS_DCTL_SGONAK                 OTG_HS_DCTL_SGONAK_Msk                                  /*!<Set Global OUT NAK*/
#define OTG_HS_DCTL_CGONAK_Pos             (10U)
#define OTG_HS_DCTL_CGONAK_Msk             (0x1UL << OTG_HS_DCTL_CGONAK_Pos)                       /*!< 0x00000400 */
#define OTG_HS_DCTL_CGONAK                 OTG_HS_DCTL_CGONAK_Msk                                  /*!<Clear Global OUT NAK*/
#define OTG_HS_DCTL_POPRGDNE_Pos           (11U)
#define OTG_HS_DCTL_POPRGDNE_Msk           (0x1UL << OTG_HS_DCTL_POPRGDNE_Pos)                     /*!< 0x00000800 */
#define OTG_HS_DCTL_POPRGDNE               OTG_HS_DCTL_POPRGDNE_Msk                                /*!<Power-On Programming Done*/
#define OTG_HS_DCTL_PTIMEN_Pos             (15U)
#define OTG_HS_DCTL_PTIMEN_Msk             (0x1UL << OTG_HS_DCTL_PTIMEN_Pos)                       /*!< 0x00008000 */
#define OTG_HS_DCTL_PTIMEN                 OTG_HS_DCTL_PTIMEN_Msk                                  /*!<enable Periodic Transfer Interrupt(PTI) Mode*/
#define OTG_HS_DCTL_NAKBAB_Pos             (16U)
#define OTG_HS_DCTL_NAKBAB_Msk             (0x1UL << OTG_HS_DCTL_NAKBAB_Pos)                       /*!< 0x00010000 */
#define OTG_HS_DCTL_NAKBAB                 OTG_HS_DCTL_NAKBAB_Msk                                  /*!<NAK on Babble Error*/
/********************  Bit definition for OTG_HS_DSTS register  *******************/
#define OTG_HS_DSTS_SUSPSTS_Pos            (0U)
#define OTG_HS_DSTS_SUSPSTS_Msk            (0x1UL << OTG_HS_DSTS_SUSPSTS_Pos)                      /*!< 0x00000001 */
#define OTG_HS_DSTS_SUSPSTS                OTG_HS_DSTS_SUSPSTS_Msk                                 /*!<Suspend Status*/
#define OTG_HS_DSTS_ENUMSPD_Pos            (1U)
#define OTG_HS_DSTS_ENUMSPD_Msk            (0x3UL << OTG_HS_DSTS_ENUMSPD_Pos)                      /*!< 0x00000006 */
#define OTG_HS_DSTS_ENUMSPD                OTG_HS_DSTS_ENUMSPD_Msk                                 /*!<Enumerated Speed*/
#define OTG_HS_DSTS_EERR_Pos               (3U)
#define OTG_HS_DSTS_EERR_Msk               (0x1UL << OTG_HS_DSTS_EERR_Pos)                         /*!< 0x00000008 */
#define OTG_HS_DSTS_EERR                   OTG_HS_DSTS_EERR_Msk                                    /*!<ErrticErr*/
#define OTG_HS_DSTS_FNSOF_Pos              (8U)
#define OTG_HS_DSTS_FNSOF_Msk              (0x3FFFUL << OTG_HS_DSTS_FNSOF_Pos)                     /*!< 0x003FFF00 */
#define OTG_HS_DSTS_FNSOF                  OTG_HS_DSTS_FNSOF_Msk                                   /*!<Frame or Microframe Number of the Received SOF*/
#define OTG_HS_DSTS_DEVLSTS_Pos            (22U)
#define OTG_HS_DSTS_DEVLSTS_Msk            (0x3UL << OTG_HS_DSTS_DEVLSTS_Pos)                      /*!< 0x00C00000 */
#define OTG_HS_DSTS_DEVLSTS                OTG_HS_DSTS_DEVLSTS_Msk                                 /*!<Device Line Status*/
/********************  Bit definition for OTG_HS_DIEPMSK register  *******************/
#define OTG_HS_DIEPMSK_XFRCM_Pos           (0U)
#define OTG_HS_DIEPMSK_XFRCM_Msk           (0x1UL << OTG_HS_DIEPMSK_XFRCM_Pos)                     /*!< 0x00000001 */
#define OTG_HS_DIEPMSK_XFRCM               OTG_HS_DIEPMSK_XFRCM_Msk                                /*!<Transfer Completed Interrupt Mask*/
#define OTG_HS_DIEPMSK_EPDM_Pos            (1U)
#define OTG_HS_DIEPMSK_EPDM_Msk            (0x1UL << OTG_HS_DIEPMSK_EPDM_Pos)                      /*!< 0x00000002 */
#define OTG_HS_DIEPMSK_EPDM                OTG_HS_DIEPMSK_EPDM_Msk                                 /*!<Endpoint Disabled Interrupt Mask*/
#define OTG_HS_DIEPMSK_AHBEM_Pos           (2U)
#define OTG_HS_DIEPMSK_AHBEM_Msk           (0x1UL << OTG_HS_DIEPMSK_AHBEM_Pos)                     /*!< 0x00000004 */
#define OTG_HS_DIEPMSK_AHBEM               OTG_HS_DIEPMSK_AHBEM_Msk                                /*!<AHB Error Mask*/
#define OTG_HS_DIEPMSK_TOM_Pos             (3U)
#define OTG_HS_DIEPMSK_TOM_Msk             (0x1UL << OTG_HS_DIEPMSK_TOM_Pos)                       /*!< 0x00000008 */
#define OTG_HS_DIEPMSK_TOM                 OTG_HS_DIEPMSK_TOM_Msk                                  /*!<Timeout Condition Mask*/
#define OTG_HS_DIEPMSK_ITTXFEM_Pos         (4U)
#define OTG_HS_DIEPMSK_ITTXFEM_Msk         (0x1UL << OTG_HS_DIEPMSK_ITTXFEM_Pos)                   /*!< 0x00000010 */
#define OTG_HS_DIEPMSK_ITTXFEM             OTG_HS_DIEPMSK_ITTXFEM_Msk                              /*!<IN Token Received When TxFIFO Empty Mask*/
#define OTG_HS_DIEPMSK_INEPNMM_Pos         (5U)
#define OTG_HS_DIEPMSK_INEPNMM_Msk         (0x1UL << OTG_HS_DIEPMSK_INEPNMM_Pos)                   /*!< 0x00000020 */
#define OTG_HS_DIEPMSK_INEPNMM             OTG_HS_DIEPMSK_INEPNMM_Msk                              /*!<IN Token received with EP Mismatch Mask*/
#define OTG_HS_DIEPMSK_INEPNEM_Pos         (6U)
#define OTG_HS_DIEPMSK_INEPNEM_Msk         (0x1UL << OTG_HS_DIEPMSK_INEPNEM_Pos)                   /*!< 0x00000040 */
#define OTG_HS_DIEPMSK_INEPNEM             OTG_HS_DIEPMSK_INEPNEM_Msk                              /*!<IN Endpoint NAK Effective Mask*/
#define OTG_HS_DIEPMSK_TXFURM_Pos          (8U)
#define OTG_HS_DIEPMSK_TXFURM_Msk          (0x1UL << OTG_HS_DIEPMSK_TXFURM_Pos)                    /*!< 0x00000100 */
#define OTG_HS_DIEPMSK_TXFURM              OTG_HS_DIEPMSK_TXFURM_Msk                               /*!<Fifo Underrun Mask*/
#define OTG_HS_DIEPMSK_NAKM_Pos            (13U)
#define OTG_HS_DIEPMSK_NAKM_Msk            (0x1UL << OTG_HS_DIEPMSK_NAKM_Pos)                      /*!< 0x00002000 */
#define OTG_HS_DIEPMSK_NAKM                OTG_HS_DIEPMSK_NAKM_Msk                                 /*!<NAK interrupt Mask*/
/********************  Bit definition for OTG_HS_DOEPMSK register  *******************/
#define OTG_HS_DOEPMSK_XFRCM_Pos           (0U)
#define OTG_HS_DOEPMSK_XFRCM_Msk           (0x1UL << OTG_HS_DOEPMSK_XFRCM_Pos)                     /*!< 0x00000001 */
#define OTG_HS_DOEPMSK_XFRCM               OTG_HS_DOEPMSK_XFRCM_Msk                                /*!<Transfer Completed Interrupt Mask*/
#define OTG_HS_DOEPMSK_EPDM_Pos            (1U)
#define OTG_HS_DOEPMSK_EPDM_Msk            (0x1UL << OTG_HS_DOEPMSK_EPDM_Pos)                      /*!< 0x00000002 */
#define OTG_HS_DOEPMSK_EPDM                OTG_HS_DOEPMSK_EPDM_Msk                                 /*!<Endpoint Disabled Interrupt Mask*/
#define OTG_HS_DOEPMSK_AHBEM_Pos           (2U)
#define OTG_HS_DOEPMSK_AHBEM_Msk           (0x1UL << OTG_HS_DOEPMSK_AHBEM_Pos)                     /*!< 0x00000004 */
#define OTG_HS_DOEPMSK_AHBEM               OTG_HS_DOEPMSK_AHBEM_Msk                                /*!<AHB Error Mask*/
#define OTG_HS_DOEPMSK_STUPM_Pos           (3U)
#define OTG_HS_DOEPMSK_STUPM_Msk           (0x1UL << OTG_HS_DOEPMSK_STUPM_Pos)                     /*!< 0x00000008 */
#define OTG_HS_DOEPMSK_STUPM               OTG_HS_DOEPMSK_STUPM_Msk                                /*!<SETUP Phase Done Mask*/
#define OTG_HS_DOEPMSK_OTEPDM_Pos          (4U)
#define OTG_HS_DOEPMSK_OTEPDM_Msk          (0x1UL << OTG_HS_DOEPMSK_OTEPDM_Pos)                    /*!< 0x00000010 */
#define OTG_HS_DOEPMSK_OTEPDM              OTG_HS_DOEPMSK_OTEPDM_Msk                               /*!<OUT Token Received when Endpoint Disabled Mask*/
#define OTG_HS_DOEPMSK_OTEPSPRM_Pos        (5U)
#define OTG_HS_DOEPMSK_OTEPSPRM_Msk        (0x1UL << OTG_HS_DOEPMSK_OTEPSPRM_Pos)                  /*!< 0x00000020 */
#define OTG_HS_DOEPMSK_OTEPSPRM            OTG_HS_DOEPMSK_OTEPSPRM_Msk                             /*!<status phase Received for out ep Mask*/
#define OTG_HS_DOEPMSK_B2BSUPM_Pos         (6U)
#define OTG_HS_DOEPMSK_B2BSUPM_Msk         (0x1UL << OTG_HS_DOEPMSK_B2BSUPM_Pos)                   /*!< 0x00000040 */
#define OTG_HS_DOEPMSK_B2BSUPM             OTG_HS_DOEPMSK_B2BSUPM_Msk                              /*!<Back-to-Back SETUP Packets Received Mask*/
#define OTG_HS_DOEPMSK_OPEM_Pos            (8U)
#define OTG_HS_DOEPMSK_OPEM_Msk            (0x1UL << OTG_HS_DOEPMSK_OPEM_Pos)                      /*!< 0x00000100 */
#define OTG_HS_DOEPMSK_OPEM                OTG_HS_DOEPMSK_OPEM_Msk                                 /*!<OUT Packet Error Mask*/
#define OTG_HS_DOEPMSK_BABERRM_Pos         (12U)
#define OTG_HS_DOEPMSK_BABERRM_Msk         (0x1UL << OTG_HS_DOEPMSK_BABERRM_Pos)                   /*!< 0x00001000 */
#define OTG_HS_DOEPMSK_BABERRM             OTG_HS_DOEPMSK_BABERRM_Msk                              /*!<Babble Error interrupt Mask*/
#define OTG_HS_DOEPMSK_NAKM_Pos            (13U)
#define OTG_HS_DOEPMSK_NAKM_Msk            (0x1UL << OTG_HS_DOEPMSK_NAKM_Pos)                      /*!< 0x00002000 */
#define OTG_HS_DOEPMSK_NAKM                OTG_HS_DOEPMSK_NAKM_Msk                                 /*!<NAK interrupt Mask*/
#define OTG_HS_DOEPMSK_NYETM_Pos           (14U)
#define OTG_HS_DOEPMSK_NYETM_Msk           (0x1UL << OTG_HS_DOEPMSK_NYETM_Pos)                     /*!< 0x00004000 */
#define OTG_HS_DOEPMSK_NYETM               OTG_HS_DOEPMSK_NYETM_Msk                                /*!<NYET interrupt Mask*/
/********************  Bit definition for OTG_HS_DAINT register  *******************/
#define OTG_HS_DAINT_IEPINT_Pos            (0U)
#define OTG_HS_DAINT_IEPINT_Msk            (0xFFFFUL << OTG_HS_DAINT_IEPINT_Pos)                   /*!< 0x0000FFFF */
#define OTG_HS_DAINT_IEPINT                OTG_HS_DAINT_IEPINT_Msk                                 /*!<IN Endpoint x Interrupt Bit*/
#define OTG_HS_DAINT_OEPINT_Pos            (16U)
#define OTG_HS_DAINT_OEPINT_Msk            (0xFFFFUL << OTG_HS_DAINT_OEPINT_Pos)                   /*!< 0xFFFF0000 */
#define OTG_HS_DAINT_OEPINT                OTG_HS_DAINT_OEPINT_Msk                                 /*!<OUT Endpoint x Interrupt Bit*/
/********************  Bit definition for OTG_HS_DAINTMSK register  *******************/
#define OTG_HS_DAINTMSK_IEPM_Pos           (0U)
#define OTG_HS_DAINTMSK_IEPM_Msk           (0xFFFFUL << OTG_HS_DAINTMSK_IEPM_Pos)                  /*!< 0x0000FFFF */
#define OTG_HS_DAINTMSK_IEPM               OTG_HS_DAINTMSK_IEPM_Msk                                /*!<IN Endpoint x Interrupt Mask Bit*/
#define OTG_HS_DAINTMSK_OEPM_Pos           (16U)
#define OTG_HS_DAINTMSK_OEPM_Msk           (0xFFFFUL << OTG_HS_DAINTMSK_OEPM_Pos)                  /*!< 0xFFFF0000 */
#define OTG_HS_DAINTMSK_OEPM               OTG_HS_DAINTMSK_OEPM_Msk                                /*!<OUT Endpoint x Interrupt Mask Bit*/
/********************  Bit definition for OTG_HS_DVBUSDIS register  *******************/
#define OTG_HS_DVBUSDIS_DVBUSDT_Pos        (0U)
#define OTG_HS_DVBUSDIS_DVBUSDT_Msk        (0xFFFFUL << OTG_HS_DVBUSDIS_DVBUSDT_Pos)               /*!< 0x0000FFFF */
#define OTG_HS_DVBUSDIS_DVBUSDT            OTG_HS_DVBUSDIS_DVBUSDT_Msk                             /*!<Device VBUS Discharge Time*/
/********************  Bit definition for OTG_HS_DVBUSPULSE register  *******************/
#define OTG_HS_DVBUSPULSE_DVBUSP_Pos       (0U)
#define OTG_HS_DVBUSPULSE_DVBUSP_Msk       (0xFFFUL << OTG_HS_DVBUSPULSE_DVBUSP_Pos)               /*!< 0x00000FFF */
#define OTG_HS_DVBUSPULSE_DVBUSP           OTG_HS_DVBUSPULSE_DVBUSP_Msk                            /*!<Device VBUS Pulsing Time*/
/********************  Bit definition for OTG_HS_DTHRCTL register  *******************/
#define OTG_HS_DTHRCTL_NISOTHRE_Pos        (0U)
#define OTG_HS_DTHRCTL_NISOTHRE_Msk        (0x1UL << OTG_HS_DTHRCTL_NISOTHRE_Pos)                  /*!< 0x00000001 */
#define OTG_HS_DTHRCTL_NISOTHRE            OTG_HS_DTHRCTL_NISOTHRE_Msk                             /*!<Non-ISO IN Endpoints Threshold Enable*/
#define OTG_HS_DTHRCTL_ISOTHREN_Pos        (1U)
#define OTG_HS_DTHRCTL_ISOTHREN_Msk        (0x1UL << OTG_HS_DTHRCTL_ISOTHREN_Pos)                  /*!< 0x00000002 */
#define OTG_HS_DTHRCTL_ISOTHREN            OTG_HS_DTHRCTL_ISOTHREN_Msk                             /*!<ISO IN Endpoints Threshold Enable*/
#define OTG_HS_DTHRCTL_TXTHRLEN_Pos        (2U)
#define OTG_HS_DTHRCTL_TXTHRLEN_Msk        (0x1FFUL << OTG_HS_DTHRCTL_TXTHRLEN_Pos)                /*!< 0x000007FC */
#define OTG_HS_DTHRCTL_TXTHRLEN            OTG_HS_DTHRCTL_TXTHRLEN_Msk                             /*!<Transmit Threshold Length*/
#define OTG_HS_DTHRCTL_AHBTHR_Pos          (11U)
#define OTG_HS_DTHRCTL_AHBTHR_Msk          (0x3UL << OTG_HS_DTHRCTL_AHBTHR_Pos)                    /*!< 0x00001800 */
#define OTG_HS_DTHRCTL_AHBTHR              OTG_HS_DTHRCTL_AHBTHR_Msk                               /*!<AHB Threshold Ratio*/
#define OTG_HS_DTHRCTL_RXTHREN_Pos         (16U)
#define OTG_HS_DTHRCTL_RXTHREN_Msk         (0x1UL << OTG_HS_DTHRCTL_RXTHREN_Pos)                   /*!< 0x00010000 */
#define OTG_HS_DTHRCTL_RXTHREN             OTG_HS_DTHRCTL_RXTHREN_Msk                              /*!<Receive Threshold Enable*/
#define OTG_HS_DTHRCTL_RXTHRLEN_Pos        (17U)
#define OTG_HS_DTHRCTL_RXTHRLEN_Msk        (0x1FFUL << OTG_HS_DTHRCTL_RXTHRLEN_Pos)                /*!< 0x03FE0000 */
#define OTG_HS_DTHRCTL_RXTHRLEN            OTG_HS_DTHRCTL_RXTHRLEN_Msk                             /*!<Receive Threshold Length*/
#define OTG_HS_DTHRCTL_ARPEN_Pos           (27U)
#define OTG_HS_DTHRCTL_ARPEN_Msk           (0x1UL << OTG_HS_DTHRCTL_ARPEN_Pos)                     /*!< 0x00002000 */
#define OTG_HS_DTHRCTL_ARPEN               OTG_HS_DTHRCTL_ARPEN_Msk                                /*!<Arbiter Parking Enable*/
/********************  Bit definition for OTG_HS_DIEPEMPMSK register  *******************/
#define OTG_HS_DIEPEMPMSK_INEPTXFEM_Pos    (0U)
#define OTG_HS_DIEPEMPMSK_INEPTXFEM_Msk    (0xFFFFUL << OTG_HS_DIEPEMPMSK_INEPTXFEM_Pos)           /*!< 0x0000FFFF */
#define OTG_HS_DIEPEMPMSK_INEPTXFEM        OTG_HS_DIEPEMPMSK_INEPTXFEM_Msk                         /*!<IN EP Tx FIFO Empty Interrupt Mask Bits*/
/********************  Bit definition for OTG_HS_DEACHINT register  *******************/
#define OTG_HS_DEACHINT_IEP1INT_Pos        (1U)
#define OTG_HS_DEACHINT_IEP1INT_Msk        (0x1UL << OTG_HS_DEACHINT_IEP1INT_Pos)                  /*!< 0x00000002 */
#define OTG_HS_DEACHINT_IEP1INT            OTG_HS_DEACHINT_IEP1INT_Msk                             /*!<Single IN Endpoint Interrupt Bits*/
#define OTG_HS_DEACHINT_OEP1INT_Pos        (17U)
#define OTG_HS_DEACHINT_OEP1INT_Msk        (0x1UL << OTG_HS_DEACHINT_OEP1INT_Pos)                  /*!< 0x00020000 */
#define OTG_HS_DEACHINT_OEP1INT            OTG_HS_DEACHINT_OEP1INT_Msk                             /*!<Single OUT Endpoint Interrupt Bits*/
/********************  Bit definition for OTG_HS_DEACHINTMSK register  *******************/
#define OTG_HS_DEACHINTMSK_IEP1INTM_Pos    (1U)
#define OTG_HS_DEACHINTMSK_IEP1INTM_Msk    (0x1UL << OTG_HS_DEACHINTMSK_IEP1INTM_Pos)              /*!< 0x00000002 */
#define OTG_HS_DEACHINTMSK_IEP1INTM        OTG_HS_DEACHINTMSK_IEP1INTM_Msk                         /*!<Single IN Endpoint Interrupt mask Bits*/
#define OTG_HS_DEACHINTMSK_OEP1INTM_Pos    (17U)
#define OTG_HS_DEACHINTMSK_OEP1INTM_Msk    (0x1UL << OTG_HS_DEACHINTMSK_OEP1INTM_Pos)              /*!< 0x00020000 */
#define OTG_HS_DEACHINTMSK_OEP1INTM        OTG_HS_DEACHINTMSK_OEP1INTM_Msk                         /*!<Single OUT Endpoint Interrupt mask Bits*/
/********************  Bit definition for OTG_HS_DIEPEACHMSK1 register  *******************/
#define OTG_HS_DIEPEACHMSK1_XFRCM_Pos      (0U)
#define OTG_HS_DIEPEACHMSK1_XFRCM_Msk      (0x1UL << OTG_HS_DIEPEACHMSK1_XFRCM_Pos)                /*!< 0x00000001 */
#define OTG_HS_DIEPEACHMSK1_XFRCM          OTG_HS_DIEPEACHMSK1_XFRCM_Msk                           /*!<Transfer Completed Interrupt Mask*/
#define OTG_HS_DIEPEACHMSK1_EPDISM_Pos     (1U)
#define OTG_HS_DIEPEACHMSK1_EPDISM_Msk     (0x1UL << OTG_HS_DIEPEACHMSK1_EPDISM_Pos)               /*!< 0x00000002 */
#define OTG_HS_DIEPEACHMSK1_EPDISM         OTG_HS_DIEPEACHMSK1_EPDISM_Msk                          /*!<Endpoint Disabled Interrupt Mask*/
#define OTG_HS_DIEPEACHMSK1_AHBERRM_Pos    (2U)
#define OTG_HS_DIEPEACHMSK1_AHBERRM_Msk    (0x1UL << OTG_HS_DIEPEACHMSK1_AHBERRM_Pos)              /*!< 0x00000004 */
#define OTG_HS_DIEPEACHMSK1_AHBERRM        OTG_HS_DIEPEACHMSK1_AHBERRM_Msk                         /*!<AHB Error Mask*/
#define OTG_HS_DIEPEACHMSK1_TOCM_Pos       (3U)
#define OTG_HS_DIEPEACHMSK1_TOCM_Msk       (0x1UL << OTG_HS_DIEPEACHMSK1_TOCM_Pos)                 /*!< 0x00000008 */
#define OTG_HS_DIEPEACHMSK1_TOCM           OTG_HS_DIEPEACHMSK1_TOCM_Msk                            /*!<Timeout Condition Mask*/
#define OTG_HS_DIEPEACHMSK1_ITKNTXFEM_Pos  (4U)
#define OTG_HS_DIEPEACHMSK1_ITKNTXFEM_Msk  (0x1UL << OTG_HS_DIEPEACHMSK1_ITKNTXFEM_Pos)            /*!< 0x00000010 */
#define OTG_HS_DIEPEACHMSK1_ITKNTXFEM      OTG_HS_DIEPEACHMSK1_ITKNTXFEM_Msk                       /*!<IN Token Received When TxFIFO Empty Mask*/
#define OTG_HS_DIEPEACHMSK1_ITKNEMISM_Pos  (5U)
#define OTG_HS_DIEPEACHMSK1_ITKNEMISM_Msk  (0x1UL << OTG_HS_DIEPEACHMSK1_ITKNEMISM_Pos)            /*!< 0x00000020 */
#define OTG_HS_DIEPEACHMSK1_ITKNEMISM      OTG_HS_DIEPEACHMSK1_ITKNEMISM_Msk                       /*!<IN Token received with EP Mismatch Mask*/
#define OTG_HS_DIEPEACHMSK1_IEPNAKEFM_Pos  (6U)
#define OTG_HS_DIEPEACHMSK1_IEPNAKEFM_Msk  (0x1UL << OTG_HS_DIEPEACHMSK1_IEPNAKEFM_Pos)            /*!< 0x00000080 */
#define OTG_HS_DIEPEACHMSK1_IEPNAKEFM      OTG_HS_DIEPEACHMSK1_IEPNAKEFM_Msk                       /*!<IN Endpoint NAK Effective Mask*/
#define OTG_HS_DIEPEACHMSK1_TXFUNM_Pos     (8U)
#define OTG_HS_DIEPEACHMSK1_TXFUNM_Msk     (0x1UL << OTG_HS_DIEPEACHMSK1_TXFUNM_Pos)               /*!< 0x00000100 */
#define OTG_HS_DIEPEACHMSK1_TXFUNM         OTG_HS_DIEPEACHMSK1_TXFUNM_Msk                          /*!<Fifo Underrun Mask*/
#define OTG_HS_DIEPEACHMSK1_NAKM_Pos       (13U)
#define OTG_HS_DIEPEACHMSK1_NAKM_Msk       (0x1UL << OTG_HS_DIEPEACHMSK1_NAKM_Pos)                 /*!< 0x00002000 */
#define OTG_HS_DIEPEACHMSK1_NAKM           OTG_HS_DIEPEACHMSK1_NAKM_Msk                            /*!<NAK interrupt Mask*/
/********************  Bit definition for OTG_HS_DOEPEACHMSK1 register  *******************/
#define OTG_HS_DOEPEACHMSK1_XFRCM_Pos      (0U)
#define OTG_HS_DOEPEACHMSK1_XFRCM_Msk      (0x1UL << OTG_HS_DOEPEACHMSK1_XFRCM_Pos)                /*!< 0x00000001 */
#define OTG_HS_DOEPEACHMSK1_XFRCM          OTG_HS_DOEPEACHMSK1_XFRCM_Msk                           /*!<Transfer Completed Interrupt Mask*/
#define OTG_HS_DOEPEACHMSK1_EPDISM_Pos     (1U)
#define OTG_HS_DOEPEACHMSK1_EPDISM_Msk     (0x1UL << OTG_HS_DOEPEACHMSK1_EPDISM_Pos)               /*!< 0x00000002 */
#define OTG_HS_DOEPEACHMSK1_EPDISM         OTG_HS_DOEPEACHMSK1_EPDISM_Msk                          /*!<Endpoint Disabled Interrupt Mask*/
#define OTG_HS_DOEPEACHMSK1_AHBERRM_Pos    (2U)
#define OTG_HS_DOEPEACHMSK1_AHBERRM_Msk    (0x1UL << OTG_HS_DOEPEACHMSK1_AHBERRM_Pos)              /*!< 0x00000004 */
#define OTG_HS_DOEPEACHMSK1_AHBERRM        OTG_HS_DOEPEACHMSK1_AHBERRM_Msk                         /*!<AHB Error Mask*/
#define OTG_HS_DOEPEACHMSK1_OPKTERM_Pos    (8U)
#define OTG_HS_DOEPEACHMSK1_OPKTERM_Msk    (0x1UL << OTG_HS_DOEPEACHMSK1_OPKTERM_Pos)              /*!< 0x00000100 */
#define OTG_HS_DOEPEACHMSK1_OPKTERM        OTG_HS_DOEPEACHMSK1_OPKTERM_Msk                         /*!<OUT Packet Error Mask*/
#define OTG_HS_DOEPEACHMSK1_BABERRM_Pos    (12U)
#define OTG_HS_DOEPEACHMSK1_BABERRM_Msk    (0x1UL << OTG_HS_DOEPEACHMSK1_BABERRM_Pos)              /*!< 0x00001000 */
#define OTG_HS_DOEPEACHMSK1_BABERRM        OTG_HS_DOEPEACHMSK1_BABERRM_Msk                         /*!<Babble Error interrupt Mask*/
#define OTG_HS_DOEPEACHMSK1_NAKM_Pos       (13U)
#define OTG_HS_DOEPEACHMSK1_NAKM_Msk       (0x1UL << OTG_HS_DOEPEACHMSK1_NAKM_Pos)                 /*!< 0x00002000 */
#define OTG_HS_DOEPEACHMSK1_NAKM           OTG_HS_DOEPEACHMSK1_NAKM_Msk                            /*!<NAK interrupt Mask*/
#define OTG_HS_DOEPEACHMSK1_NYETM_Pos      (14U)
#define OTG_HS_DOEPEACHMSK1_NYETM_Msk      (0x1UL << OTG_HS_DOEPEACHMSK1_NYETM_Pos)                /*!< 0x00004000 */
#define OTG_HS_DOEPEACHMSK1_NYETM          OTG_HS_DOEPEACHMSK1_NYETM_Msk                           /*!<NYET interrupt Mask*/
/********************  Bit definition for OTG_HS_DIEPCTLx register  *******************/
#define OTG_HS_DIEPCTL0_MPSIZ_Pos          (0U)
#define OTG_HS_DIEPCTL0_MPSIZ_Msk          (0x3UL << OTG_HS_DIEPCTL0_MPSIZ_Pos)                    /*!< 0x00000003 */
#define OTG_HS_DIEPCTL0_MPSIZ              OTG_HS_DIEPCTL0_MPSIZ_Msk                               /*!<Maximum Packet Size*/
#define OTG_HS_DIEPCTL_MPSIZ_Pos           (0U)
#define OTG_HS_DIEPCTL_MPSIZ_Msk           (0x7FFUL << OTG_HS_DIEPCTL_MPSIZ_Pos)                   /*!< 0x000007FF */
#define OTG_HS_DIEPCTL_MPSIZ               OTG_HS_DIEPCTL_MPSIZ_Msk                                /*!<Maximum Packet Size*/
#define OTG_HS_DIEPCTL_USBAEP_Pos          (15U)
#define OTG_HS_DIEPCTL_USBAEP_Msk          (0x1UL << OTG_HS_DIEPCTL_USBAEP_Pos)                    /*!< 0x00008000 */
#define OTG_HS_DIEPCTL_USBAEP              OTG_HS_DIEPCTL_USBAEP_Msk                               /*!<USB Active Endpoint*/
#define OTG_HS_DIEPCTL_DPID_Pos            (16U)
#define OTG_HS_DIEPCTL_DPID_Msk            (0x1UL << OTG_HS_DIEPCTL_DPID_Pos)                      /*!< 0x00010000 */
#define OTG_HS_DIEPCTL_DPID                OTG_HS_DIEPCTL_DPID_Msk                                 /*!<Endpoint Data PID*/
#define OTG_HS_DIEPCTL_NAKSTS_Pos          (17U)
#define OTG_HS_DIEPCTL_NAKSTS_Msk          (0x1UL << OTG_HS_DIEPCTL_NAKSTS_Pos)                    /*!< 0x00020000 */
#define OTG_HS_DIEPCTL_NAKSTS              OTG_HS_DIEPCTL_NAKSTS_Msk                               /*!<NAK Status*/
#define OTG_HS_DIEPCTL_EPTYP_Pos           (18U)
#define OTG_HS_DIEPCTL_EPTYP_Msk           (0x3UL << OTG_HS_DIEPCTL_EPTYP_Pos)                     /*!< 0x000C0000 */
#define OTG_HS_DIEPCTL_EPTYP               OTG_HS_DIEPCTL_EPTYP_Msk                                /*!<Endpoint Type*/
#define OTG_HS_DIEPCTL_STALL_Pos           (21U)
#define OTG_HS_DIEPCTL_STALL_Msk           (0x1UL << OTG_HS_DIEPCTL_STALL_Pos)                     /*!< 0x00002000 */
#define OTG_HS_DIEPCTL_STALL               OTG_HS_DIEPCTL_STALL_Msk                                /*!<STALL Handshake*/
#define OTG_HS_DIEPCTL_TXFNUM_Pos          (22U)
#define OTG_HS_DIEPCTL_TXFNUM_Msk          (0xFUL << OTG_HS_DIEPCTL_TXFNUM_Pos)                    /*!< 0x03C00000 */
#define OTG_HS_DIEPCTL_TXFNUM              OTG_HS_DIEPCTL_TXFNUM_Msk                               /*!<TxFIFO Number*/
#define OTG_HS_DIEPCTL_CNAK_Pos            (26U)
#define OTG_HS_DIEPCTL_CNAK_Msk            (0x1UL << OTG_HS_DIEPCTL_CNAK_Pos)                      /*!< 0x04000000 */
#define OTG_HS_DIEPCTL_CNAK                OTG_HS_DIEPCTL_CNAK_Msk                                 /*!<Clear NAK*/
#define OTG_HS_DIEPCTL_SNAK_Pos            (27U)
#define OTG_HS_DIEPCTL_SNAK_Msk            (0x1UL << OTG_HS_DIEPCTL_SNAK_Pos)                      /*!< 0x08000000 */
#define OTG_HS_DIEPCTL_SNAK                OTG_HS_DIEPCTL_SNAK_Msk                                 /*!<Set NAK*/
#define OTG_HS_DIEPCTL_SD0PID_SEVNFRM_Pos  (28U)
#define OTG_HS_DIEPCTL_SD0PID_SEVNFRM_Msk  (0x1UL << OTG_HS_DIEPCTL_SD0PID_SEVNFRM_Pos)            /*!< 0x10000000 */
#define OTG_HS_DIEPCTL_SD0PID_SEVNFRM      OTG_HS_DIEPCTL_SD0PID_SEVNFRM_Msk                       /*!<Set DATA0 PID*/
#define OTG_HS_DIEPCTL_SODDFRM_Pos         (29U)
#define OTG_HS_DIEPCTL_SODDFRM_Msk         (0x1UL << OTG_HS_DIEPCTL_SODDFRM_Pos)                   /*!< 0x20000000 */
#define OTG_HS_DIEPCTL_SODDFRM             OTG_HS_DIEPCTL_SODDFRM_Msk                              /*!<Set DATA1 PID, ODD frame*/
#define OTG_HS_DIEPCTL_EPDIS_Pos           (30U)
#define OTG_HS_DIEPCTL_EPDIS_Msk           (0x1UL << OTG_HS_DIEPCTL_EPDIS_Pos)                     /*!< 0x40000000 */
#define OTG_HS_DIEPCTL_EPDIS               OTG_HS_DIEPCTL_EPDIS_Msk                                /*!<Endpoint Disable*/
#define OTG_HS_DIEPCTL_EPENA_Pos           (31U)
#define OTG_HS_DIEPCTL_EPENA_Msk           (0x1UL << OTG_HS_DIEPCTL_EPENA_Pos)                     /*!< 0x80000000 */
#define OTG_HS_DIEPCTL_EPENA               OTG_HS_DIEPCTL_EPENA_Msk                                /*!<Endpoint Enable*/
/********************  Bit definition for OTG_HS_DIEPINTx register  *******************/
#define OTG_HS_DIEPINT_XFRC_Pos            (0U)
#define OTG_HS_DIEPINT_XFRC_Msk            (0x1UL << OTG_HS_DIEPINT_XFRC_Pos)                      /*!< 0x00000001 */
#define OTG_HS_DIEPINT_XFRC                OTG_HS_DIEPINT_XFRC_Msk                                 /*!<Transfer Completed Interrupt*/
#define OTG_HS_DIEPINT_EPDISD_Pos          (1U)
#define OTG_HS_DIEPINT_EPDISD_Msk          (0x1UL << OTG_HS_DIEPINT_EPDISD_Pos)                    /*!< 0x00000002 */
#define OTG_HS_DIEPINT_EPDISD              OTG_HS_DIEPINT_EPDISD_Msk                               /*!<Endpoint Disabled Interrupt*/
#define OTG_HS_DIEPINT_AHBERR_Pos          (2U)
#define OTG_HS_DIEPINT_AHBERR_Msk          (0x1UL << OTG_HS_DIEPINT_AHBERR_Pos)                    /*!< 0x00000004 */
#define OTG_HS_DIEPINT_AHBERR              OTG_HS_DIEPINT_AHBERR_Msk                               /*!<AHB Error*/
#define OTG_HS_DIEPINT_TOC_Pos             (3U)
#define OTG_HS_DIEPINT_TOC_Msk             (0x1UL << OTG_HS_DIEPINT_TOC_Pos)                       /*!< 0x00000008 */
#define OTG_HS_DIEPINT_TOC                 OTG_HS_DIEPINT_TOC_Msk                                  /*!<Timeout Condition*/
#define OTG_HS_DIEPINT_ITTXFE_Pos          (4U)
#define OTG_HS_DIEPINT_ITTXFE_Msk          (0x1UL << OTG_HS_DIEPINT_ITTXFE_Pos)                    /*!< 0x00000010 */
#define OTG_HS_DIEPINT_ITTXFE              OTG_HS_DIEPINT_ITTXFE_Msk                               /*!<IN Token Received When TxFIFO is Empty*/
#define OTG_HS_DIEPINT_ITKEPMIS_Pos        (5U)
#define OTG_HS_DIEPINT_ITKEPMIS_Msk        (0x1UL << OTG_HS_DIEPINT_ITKEPMIS_Pos)                  /*!< 0x00000020 */
#define OTG_HS_DIEPINT_ITKEPMIS            OTG_HS_DIEPINT_ITKEPMIS_Msk                             /*!<IN Token Received with EP Mismatch*/
#define OTG_HS_DIEPINT_INEPNE_Pos          (6U)
#define OTG_HS_DIEPINT_INEPNE_Msk          (0x1UL << OTG_HS_DIEPINT_INEPNE_Pos)                    /*!< 0x00000040 */
#define OTG_HS_DIEPINT_INEPNE              OTG_HS_DIEPINT_INEPNE_Msk                               /*!<IN Endpoint NAK Effective*/
#define OTG_HS_DIEPINT_TXFE_Pos            (7U)
#define OTG_HS_DIEPINT_TXFE_Msk            (0x1UL << OTG_HS_DIEPINT_TXFE_Pos)                      /*!< 0x00000080 */
#define OTG_HS_DIEPINT_TXFE                OTG_HS_DIEPINT_TXFE_Msk                                 /*!<Transmit FIFO Empty*/
#define OTG_HS_DIEPINT_TXFUDRN_Pos         (8U)
#define OTG_HS_DIEPINT_TXFUDRN_Msk         (0x1UL << OTG_HS_DIEPINT_TXFUDRN_Pos)                   /*!< 0x00000100 */
#define OTG_HS_DIEPINT_TXFUDRN             OTG_HS_DIEPINT_TXFUDRN_Msk                              /*!<Fifo Underrun*/
#define OTG_HS_DIEPINT_NAKINT_Pos          (13U)
#define OTG_HS_DIEPINT_NAKINT_Msk          (0x1UL << OTG_HS_DIEPINT_NAKINT_Pos)                    /*!< 0x00002000 */
#define OTG_HS_DIEPINT_NAKINT              OTG_HS_DIEPINT_NAKINT_Msk                               /*!<NAK Interrupt*/
/********************  Bit definition for OTG_HS_DIEPTSIZx register  *******************/
#define OTG_HS_DIEPTSIZ0_XFRSIZ_Pos        (0U)
#define OTG_HS_DIEPTSIZ0_XFRSIZ_Msk        (0x7FUL << OTG_HS_DIEPTSIZ0_XFRSIZ_Pos)                 /*!< 0x0000007F */
#define OTG_HS_DIEPTSIZ0_XFRSIZ            OTG_HS_DIEPTSIZ0_XFRSIZ_Msk                             /*!<Transfer Size*/
#define OTG_HS_DIEPTSIZ0_PKTCNT_Pos        (19U)
#define OTG_HS_DIEPTSIZ0_PKTCNT_Msk        (0x3UL << OTG_HS_DIEPTSIZ0_PKTCNT_Pos)                  /*!< 0x00180000 */
#define OTG_HS_DIEPTSIZ0_PKTCNT            OTG_HS_DIEPTSIZ0_PKTCNT_Msk                             /*!<Packet Count*/
#define OTG_HS_DIEPTSIZ_XFRSIZ_Pos         (0U)
#define OTG_HS_DIEPTSIZ_XFRSIZ_Msk         (0x7FFFFUL << OTG_HS_DIEPTSIZ_XFRSIZ_Pos)               /*!< 0x0007FFFF */
#define OTG_HS_DIEPTSIZ_XFRSIZ             OTG_HS_DIEPTSIZ_XFRSIZ_Msk                              /*!<Transfer Size*/
#define OTG_HS_DIEPTSIZ_PKTCNT_Pos         (19U)
#define OTG_HS_DIEPTSIZ_PKTCNT_Msk         (0x3FFUL << OTG_HS_DIEPTSIZ_PKTCNT_Pos)                 /*!< 0x1FF80000 */
#define OTG_HS_DIEPTSIZ_PKTCNT             OTG_HS_DIEPTSIZ_PKTCNT_Msk                              /*!<Packet Count*/
#define OTG_HS_DIEPTSIZ_MULCNT_Pos         (29U)
#define OTG_HS_DIEPTSIZ_MULCNT_Msk         (0x3UL << OTG_HS_DIEPTSIZ_MULCNT_Pos)                   /*!< 0x60000000 */
#define OTG_HS_DIEPTSIZ_MULCNT             OTG_HS_DIEPTSIZ_MULCNT_Msk                              /*!<Multi Count*/
/********************  Bit definition for OTG_HS_DIEPDMAx register  *******************/
#define OTG_HS_DIEPDMA_DMAADDR_Pos         (0U)
#define OTG_HS_DIEPDMA_DMAADDR_Msk         (0xFFFFFFFFUL << OTG_HS_DIEPDMA_DMAADDR_Pos)            /*!< 0xFFFFFFFF */
#define OTG_HS_DIEPDMA_DMAADDR             OTG_HS_DIEPDMA_DMAADDR_Msk                              /*!<start address of the external memory for storing or fetching endpoint data*/
/********************  Bit definition for OTG_HS_DTXFSTSx register  *******************/
#define OTG_HS_DTXFSTS_INEPTFSAV_Pos       (0U)
#define OTG_HS_DTXFSTS_INEPTFSAV_Msk       (0xFFFFUL << OTG_HS_DTXFSTS_INEPTFSAV_Pos)              /*!< 0x0000FFFF */
#define OTG_HS_DTXFSTS_INEPTFSAV           OTG_HS_DTXFSTS_INEPTFSAV_Msk                            /*!<IN Endpoint TxFIFO Space Avail*/
/********************  Bit definition for OTG_HS_DOEPCTLx register  *******************/
#define OTG_HS_DOEPCTL0_MPSIZ_Pos          (0U)
#define OTG_HS_DOEPCTL0_MPSIZ_Msk          (0x3UL << OTG_HS_DOEPCTL0_MPSIZ_Pos)                    /*!< 0x00000003 */
#define OTG_HS_DOEPCTL0_MPSIZ              OTG_HS_DOEPCTL0_MPSIZ_Msk                               /*!<Maximum Packet Size*/
#define OTG_HS_DOEPCTL_MPSIZ_Pos           (0U)
#define OTG_HS_DOEPCTL_MPSIZ_Msk           (0x7FFUL << OTG_HS_DOEPCTL_MPSIZ_Pos)                   /*!< 0x000007FF */
#define OTG_HS_DOEPCTL_MPSIZ               OTG_HS_DOEPCTL_MPSIZ_Msk                                /*!<Maximum Packet Size*/
#define OTG_HS_DOEPCTL_USBAEP_Pos          (15U)
#define OTG_HS_DOEPCTL_USBAEP_Msk          (0x1UL << OTG_HS_DOEPCTL_USBAEP_Pos)                    /*!< 0x00008000 */
#define OTG_HS_DOEPCTL_USBAEP              OTG_HS_DOEPCTL_USBAEP_Msk                               /*!<USB Active Endpoint*/
#define OTG_HS_DOEPCTL_DPID_Pos            (16U)
#define OTG_HS_DOEPCTL_DPID_Msk            (0x1UL << OTG_HS_DOEPCTL_DPID_Pos)                      /*!< 0x00010000 */
#define OTG_HS_DOEPCTL_DPID                OTG_HS_DOEPCTL_DPID_Msk                                 /*!<Endpoint Data PID*/
#define OTG_HS_DOEPCTL_NAKSTS_Pos          (17U)
#define OTG_HS_DOEPCTL_NAKSTS_Msk          (0x1UL << OTG_HS_DOEPCTL_NAKSTS_Pos)                    /*!< 0x00020000 */
#define OTG_HS_DOEPCTL_NAKSTS              OTG_HS_DOEPCTL_NAKSTS_Msk                               /*!<NAK Status*/
#define OTG_HS_DOEPCTL_EPTYP_Pos           (18U)
#define OTG_HS_DOEPCTL_EPTYP_Msk           (0x3UL << OTG_HS_DOEPCTL_EPTYP_Pos)                     /*!< 0x000C0000 */
#define OTG_HS_DOEPCTL_EPTYP               OTG_HS_DOEPCTL_EPTYP_Msk                                /*!<Endpoint Type*/
#define OTG_HS_DOEPCTL_STALL_Pos           (21U)
#define OTG_HS_DOEPCTL_STALL_Msk           (0x1UL << OTG_HS_DOEPCTL_STALL_Pos)                     /*!< 0x00002000 */
#define OTG_HS_DOEPCTL_STALL               OTG_HS_DOEPCTL_STALL_Msk                                /*!<STALL Handshake*/
#define OTG_HS_DOEPCTL_CNAK_Pos            (26U)
#define OTG_HS_DOEPCTL_CNAK_Msk            (0x1UL << OTG_HS_DOEPCTL_CNAK_Pos)                      /*!< 0x04000000 */
#define OTG_HS_DOEPCTL_CNAK                OTG_HS_DOEPCTL_CNAK_Msk                                 /*!<Clear NAK*/
#define OTG_HS_DOEPCTL_SNAK_Pos            (27U)
#define OTG_HS_DOEPCTL_SNAK_Msk            (0x1UL << OTG_HS_DOEPCTL_SNAK_Pos)                      /*!< 0x08000000 */
#define OTG_HS_DOEPCTL_SNAK                OTG_HS_DOEPCTL_SNAK_Msk                                 /*!<Set NAK*/
#define OTG_HS_DOEPCTL_SD0PID_SEVNFRM_Pos  (28U)
#define OTG_HS_DOEPCTL_SD0PID_SEVNFRM_Msk  (0x1UL << OTG_HS_DOEPCTL_SD0PID_SEVNFRM_Pos)            /*!< 0x10000000 */
#define OTG_HS_DOEPCTL_SD0PID_SEVNFRM      OTG_HS_DOEPCTL_SD0PID_SEVNFRM_Msk                       /*!<Set DATA0 PID*/
#define OTG_HS_DOEPCTL_SODDFRM_Pos         (29U)
#define OTG_HS_DOEPCTL_SODDFRM_Msk         (0x1UL << OTG_HS_DOEPCTL_SODDFRM_Pos)                   /*!< 0x20000000 */
#define OTG_HS_DOEPCTL_SODDFRM             OTG_HS_DOEPCTL_SODDFRM_Msk                              /*!<Set DATA1 PID*/
#define OTG_HS_DOEPCTL_EPDIS_Pos           (30U)
#define OTG_HS_DOEPCTL_EPDIS_Msk           (0x1UL << OTG_HS_DOEPCTL_EPDIS_Pos)                     /*!< 0x40000000 */
#define OTG_HS_DOEPCTL_EPDIS               OTG_HS_DOEPCTL_EPDIS_Msk                                /*!<Endpoint Disable*/
#define OTG_HS_DOEPCTL_EPENA_Pos           (31U)
#define OTG_HS_DOEPCTL_EPENA_Msk           (0x1UL << OTG_HS_DOEPCTL_EPENA_Pos)                     /*!< 0x80000000 */
#define OTG_HS_DOEPCTL_EPENA               OTG_HS_DOEPCTL_EPENA_Msk                                /*!<Endpoint Enable*/
/********************  Bit definition for OTG_HS_DOEPINTx register  *******************/
#define OTG_HS_DOEPINT_XFRC_Pos            (0U)
#define OTG_HS_DOEPINT_XFRC_Msk            (0x1UL << OTG_HS_DOEPINT_XFRC_Pos)                      /*!< 0x00000001 */
#define OTG_HS_DOEPINT_XFRC                OTG_HS_DOEPINT_XFRC_Msk                                 /*!<Transfer Completed Interrupt*/
#define OTG_HS_DOEPINT_EPDISD_Pos          (1U)
#define OTG_HS_DOEPINT_EPDISD_Msk          (0x1UL << OTG_HS_DOEPINT_EPDISD_Pos)                    /*!< 0x00000002 */
#define OTG_HS_DOEPINT_EPDISD              OTG_HS_DOEPINT_EPDISD_Msk                               /*!<Endpoint Disabled Interrupt*/
#define OTG_HS_DOEPINT_AHBERR_Pos          (2U)
#define OTG_HS_DOEPINT_AHBERR_Msk          (0x1UL << OTG_HS_DOEPINT_AHBERR_Pos)                    /*!< 0x00000004 */
#define OTG_HS_DOEPINT_AHBERR              OTG_HS_DOEPINT_AHBERR_Msk                               /*!<AHB Error*/
#define OTG_HS_DOEPINT_STUPD_Pos           (3U)
#define OTG_HS_DOEPINT_STUPD_Msk           (0x1UL << OTG_HS_DOEPINT_STUPD_Pos)                     /*!< 0x00000008 */
#define OTG_HS_DOEPINT_STUPD               OTG_HS_DOEPINT_STUPD_Msk                                /*!<SETUP Phase Done*/
#define OTG_HS_DOEPINT_OTKNEPDIS_Pos       (4U)
#define OTG_HS_DOEPINT_OTKNEPDIS_Msk       (0x1UL << OTG_HS_DOEPINT_OTKNEPDIS_Pos)                 /*!< 0x00000010 */
#define OTG_HS_DOEPINT_OTKNEPDIS           OTG_HS_DOEPINT_OTKNEPDIS_Msk                            /*!<OUT Token Received When Endpoint Disabled*/
#define OTG_HS_DOEPINT_OTEPSPR_Pos         (5U)
#define OTG_HS_DOEPINT_OTEPSPR_Msk         (0x1UL << OTG_HS_DOEPINT_OTEPSPR_Pos)                   /*!< 0x00000020 */
#define OTG_HS_DOEPINT_OTEPSPR             OTG_HS_DOEPINT_OTEPSPR_Msk                              /*!< status phase received for OUT EP*/
#define OTG_HS_DOEPINT_B2BSTUP_Pos         (6U)
#define OTG_HS_DOEPINT_B2BSTUP_Msk         (0x1UL << OTG_HS_DOEPINT_B2BSTUP_Pos)                   /*!< 0x00000040 */
#define OTG_HS_DOEPINT_B2BSTUP             OTG_HS_DOEPINT_B2BSTUP_Msk                              /*!<Back-to-Back SETUP Packets Received*/
#define OTG_HS_DOEPINT_OPKTERR_Pos         (8U)
#define OTG_HS_DOEPINT_OPKTERR_Msk         (0x1UL << OTG_HS_DOEPINT_OPKTERR_Pos)                   /*!< 0x00000100 */
#define OTG_HS_DOEPINT_OPKTERR             OTG_HS_DOEPINT_OPKTERR_Msk                              /*!<OUT Packet Error*/
#define OTG_HS_DOEPINT_PKTDPSTS_Pos        (11U)
#define OTG_HS_DOEPINT_PKTDPSTS_Msk        (0x1UL << OTG_HS_DOEPINT_PKTDPSTS_Pos)                  /*!< 0x00000800 */
#define OTG_HS_DOEPINT_PKTDPSTS            OTG_HS_DOEPINT_PKTDPSTS_Msk                             /*!<Packet Drop Status*/
#define OTG_HS_DOEPINT_BERR_Pos            (12U)
#define OTG_HS_DOEPINT_BERR_Msk            (0x1UL << OTG_HS_DOEPINT_BERR_Pos)                      /*!< 0x00001000 */
#define OTG_HS_DOEPINT_BERR                OTG_HS_DOEPINT_BERR_Msk                                 /*!<Babble error Interrupt*/
#define OTG_HS_DOEPINT_NAKINT_Pos          (13U)
#define OTG_HS_DOEPINT_NAKINT_Msk          (0x1UL << OTG_HS_DOEPINT_NAKINT_Pos)                    /*!< 0x00002000 */
#define OTG_HS_DOEPINT_NAKINT              OTG_HS_DOEPINT_NAKINT_Msk                               /*!<NAK Interrupt*/
#define OTG_HS_DOEPINT_NYETINT_Pos         (14U)
#define OTG_HS_DOEPINT_NYETINT_Msk         (0x1UL << OTG_HS_DOEPINT_NYETINT_Pos)                   /*!< 0x00004000 */
#define OTG_HS_DOEPINT_NYETINT             OTG_HS_DOEPINT_NYETINT_Msk                              /*!<NYET Interrupt*/
#define OTG_HS_DOEPINT_STPKRE_Pos          (15U)
#define OTG_HS_DOEPINT_STPKRE_Msk          (0x1UL << OTG_HS_DOEPINT_STPKRE_Pos)                    /*!< 0x00008000 */
#define OTG_HS_DOEPINT_STPKRE              OTG_HS_DOEPINT_STPKRE_Msk                               /*!<Setup Packet Received*/
/********************  Bit definition for OTG_HS_DOEPTSIZx register  *******************/
#define OTG_HS_DOEPTSIZ0_XFRSIZ_Pos        (0U)
#define OTG_HS_DOEPTSIZ0_XFRSIZ_Msk        (0x7FUL << OTG_HS_DOEPTSIZ0_XFRSIZ_Pos)                 /*!< 0x0000007F */
#define OTG_HS_DOEPTSIZ0_XFRSIZ            OTG_HS_DOEPTSIZ0_XFRSIZ_Msk                             /*!<Transfer Size*/
#define OTG_HS_DOEPTSIZ0_PKTCNT_Pos        (19U)
#define OTG_HS_DOEPTSIZ0_PKTCNT_Msk        (0x1UL << OTG_HS_DOEPTSIZ0_PKTCNT_Pos)                  /*!< 0x00080000 */
#define OTG_HS_DOEPTSIZ0_PKTCNT            OTG_HS_DOEPTSIZ0_PKTCNT_Msk                             /*!<Packet Count*/
#define OTG_HS_DOEPTSIZ_STUPCNT_Pos        (29U)
#define OTG_HS_DOEPTSIZ_STUPCNT_Msk        (0x3UL << OTG_HS_DOEPTSIZ_STUPCNT_Pos)                  /*!< 0x60000000 */
#define OTG_HS_DOEPTSIZ_STUPCNT            OTG_HS_DOEPTSIZ_STUPCNT_Msk                             /*!<SETUP Packet Count*/
#define OTG_HS_DOEPTSIZ_XFRSIZ_Pos         (0U)
#define OTG_HS_DOEPTSIZ_XFRSIZ_Msk         (0x7FFFFUL << OTG_HS_DOEPTSIZ_XFRSIZ_Pos)               /*!< 0x0007FFFF */
#define OTG_HS_DOEPTSIZ_XFRSIZ             OTG_HS_DOEPTSIZ_XFRSIZ_Msk                              /*!<Transfer Size*/
#define OTG_HS_DOEPTSIZ_PKTCNT_Pos         (19U)
#define OTG_HS_DOEPTSIZ_PKTCNT_Msk         (0x3FFUL << OTG_HS_DOEPTSIZ_PKTCNT_Pos)                 /*!< 0x1FF80000 */
#define OTG_HS_DOEPTSIZ_PKTCNT             OTG_HS_DOEPTSIZ_PKTCNT_Msk                              /*!<Packet Count*/
#define OTG_HS_DOEPTSIZ_RXDPID_Pos         (29U)
#define OTG_HS_DOEPTSIZ_RXDPID_Msk         (0x3UL << OTG_HS_DOEPTSIZ_RXDPID_Pos)                   /*!< 0x60000000 */
#define OTG_HS_DOEPTSIZ_RXDPID             OTG_HS_DOEPTSIZ_RXDPID_Msk                              /*!<data PID received in the last packet for this endpoint*/
/********************  Bit definition for OTG_HS_DOEPDMAx register  *******************/
#define OTG_HS_DOEPDMA_DMAADDR_Pos         (0U)
#define OTG_HS_DOEPDMA_DMAADDR_Msk         (0xFFFFFFFFUL << OTG_HS_DOEPDMA_DMAADDR_Pos)            /*!< 0xFFFFFFFF */
#define OTG_HS_DOEPDMA_DMAADDR             OTG_HS_DOEPDMA_DMAADDR_Msk                              /*!<start address of the external memory for storing or fetching endpoint data*/
/********************  Bit definition for OTG_HS_PCGCCTL register  *******************/
#define OTG_HS_PCGCCTL_STOPCLK_Pos         (0U)
#define OTG_HS_PCGCCTL_STOPCLK_Msk         (0x1UL << OTG_HS_PCGCCTL_STOPCLK_Pos)                   /*!< 0x00000001 */
#define OTG_HS_PCGCCTL_STOPCLK             OTG_HS_PCGCCTL_STOPCLK_Msk                              /*!<Stop the PHY clock*/
#define OTG_HS_PCGCCTL_GATECLK_Pos         (1U)
#define OTG_HS_PCGCCTL_GATECLK_Msk         (0x1UL << OTG_HS_PCGCCTL_GATECLK_Pos)                   /*!< 0x00000002 */
#define OTG_HS_PCGCCTL_GATECLK             OTG_HS_PCGCCTL_GATECLK_Msk                              /*!<Gate Hclk*/
#define OTG_HS_PCGCCTL_PWRCLMP_Pos         (2U)
#define OTG_HS_PCGCCTL_PWRCLMP_Msk         (0x1UL << OTG_HS_PCGCCTL_PWRCLMP_Pos)                   /*!< 0x00000004 */
#define OTG_HS_PCGCCTL_PWRCLMP             OTG_HS_PCGCCTL_PWRCLMP_Msk                              /*!<Power Clamp*/
#define OTG_HS_PCGCCTL_RSTPD_Pos           (3U)
#define OTG_HS_PCGCCTL_RSTPD_Msk           (0x1UL << OTG_HS_PCGCCTL_RSTPD_Pos)                     /*!< 0x00000008 */
#define OTG_HS_PCGCCTL_RSTPD               OTG_HS_PCGCCTL_RSTPD_Msk                                /*!<Reset Power-Down Modules*/
#define OTG_HS_PCGCCTL_PHYSUSP_Pos         (4U)
#define OTG_HS_PCGCCTL_PHYSUSP_Msk         (0x1UL << OTG_HS_PCGCCTL_PHYSUSP_Pos)                   /*!< 0x00000010 */
#define OTG_HS_PCGCCTL_PHYSUSP             OTG_HS_PCGCCTL_PHYSUSP_Msk                              /*!<PHY Suspend*/
#define OTG_HS_PCGCCTL_RSTASUSP_Pos        (8U)
#define OTG_HS_PCGCCTL_RSTASUSP_Msk        (0x1UL << OTG_HS_PCGCCTL_RSTASUSP_Pos)                  /*!< 0x00000100 */
#define OTG_HS_PCGCCTL_RSTASUSP            OTG_HS_PCGCCTL_RSTASUSP_Msk                             /*!<Reset after suspend*/

/******************************************************************************/
/*                                                                            */
/*                      USB Full-speed On-The-Go (OTG_FS)                     */
/*                                                                            */
/******************************************************************************/
/********************  Bit definition for OTG_FS_FADDR register  *******************/
#define OTG_FS_FADDR_FUNADDR_Pos           (0U)
#define OTG_FS_FADDR_FUNADDR_Msk           (0x7FUL << OTG_FS_FADDR_FUNADDR_Pos)                    /*!< 0x7f */
#define OTG_FS_FADDR_FUNADDR               OTG_FS_FADDR_FUNADDR_Msk                                /*!<Function address*/
#define OTG_FS_FADDR_FUNADDR_0_Msk         (0x1UL << OTG_FS_FADDR_FUNADDR_Pos)                     /*!< 0x01 */
#define OTG_FS_FADDR_FUNADDR_0             OTG_FS_FADDR_FUNADDR_0_Msk                              /*!<Function address bit0*/
#define OTG_FS_FADDR_FUNADDR_1_Msk         (0x2UL << OTG_FS_FADDR_FUNADDR_Pos)                     /*!< 0x02 */
#define OTG_FS_FADDR_FUNADDR_1             OTG_FS_FADDR_FUNADDR_1_Msk                              /*!<Function address bit1*/
#define OTG_FS_FADDR_FUNADDR_2_Msk         (0x4UL << OTG_FS_FADDR_FUNADDR_Pos)                     /*!< 0x04 */
#define OTG_FS_FADDR_FUNADDR_2             OTG_FS_FADDR_FUNADDR_2_Msk                              /*!<Function address bit2*/
#define OTG_FS_FADDR_FUNADDR_3_Msk         (0x8UL << OTG_FS_FADDR_FUNADDR_Pos)                     /*!< 0x08 */
#define OTG_FS_FADDR_FUNADDR_3             OTG_FS_FADDR_FUNADDR_3_Msk                              /*!<Function address bit3*/
#define OTG_FS_FADDR_FUNADDR_4_Msk         (0x10UL << OTG_FS_FADDR_FUNADDR_Pos)                    /*!< 0x10 */
#define OTG_FS_FADDR_FUNADDR_4             OTG_FS_FADDR_FUNADDR_4_Msk                              /*!<Function address bit4*/
#define OTG_FS_FADDR_FUNADDR_5_Msk         (0x20UL << OTG_FS_FADDR_FUNADDR_Pos)                    /*!< 0x20 */
#define OTG_FS_FADDR_FUNADDR_5             OTG_FS_FADDR_FUNADDR_5_Msk                              /*!<Function address bit5*/
#define OTG_FS_FADDR_FUNADDR_6_Msk         (0x40UL << OTG_FS_FADDR_FUNADDR_Pos)                    /*!< 0x40 */
#define OTG_FS_FADDR_FUNADDR_6             OTG_FS_FADDR_FUNADDR_6_Msk                              /*!<Function address bit6*/
/********************  Bit definition for OTG_FS_POWER register  *******************/
#define OTG_FS_POWER_SUSPENDEN_Pos         (0U)
#define OTG_FS_POWER_SUSPENDEN_Msk         (0x1UL << OTG_FS_POWER_SUSPENDEN_Pos)                   /*!< 0x01 */
#define OTG_FS_POWER_SUSPENDEN             OTG_FS_POWER_SUSPENDEN_Msk                              /*!<Suspend enable*/
#define OTG_FS_POWER_SUSPEND_Pos           (1U)
#define OTG_FS_POWER_SUSPEND_Msk           (0x1UL << OTG_FS_POWER_SUSPEND_Pos)                     /*!< 0x02 */
#define OTG_FS_POWER_SUSPEND               OTG_FS_POWER_SUSPEND_Msk                                /*!<Suspend stauts*/
#define OTG_FS_POWER_RESUME_Pos            (2U)
#define OTG_FS_POWER_RESUME_Msk            (0x1UL << OTG_FS_POWER_RESUME_Pos)                      /*!< 0x04 */
#define OTG_FS_POWER_RESUME                OTG_FS_POWER_RESUME_Msk                                 /*!<Resume signal*/
#define OTG_FS_POWER_RESET_Pos             (3U)
#define OTG_FS_POWER_RESET_Msk             (0x1UL << OTG_FS_POWER_RESET_Pos)                       /*!< 0x08 */
#define OTG_FS_POWER_RESET                 OTG_FS_POWER_RESET_Msk                                  /*!<Reset signal*/
#define OTG_FS_POWER_VBUSLO_Pos            (4U)
#define OTG_FS_POWER_VBUSLO_Msk            (0x1UL << OTG_FS_POWER_VBUSLO_Pos)                      /*!< 0x10 */
#define OTG_FS_POWER_VBUSLO                OTG_FS_POWER_VBUSLO_Msk                                 /*!<Session end*/
#define OTG_FS_POWER_VBUSSESS_Pos          (5U)
#define OTG_FS_POWER_VBUSSESS_Msk          (0x1UL << OTG_FS_POWER_VBUSSESS_Pos)                    /*!< 0x20 */
#define OTG_FS_POWER_VBUSSESS              OTG_FS_POWER_VBUSSESS_Msk                               /*!<Session valid*/
#define OTG_FS_POWER_VBUSVAL_Pos           (6U)
#define OTG_FS_POWER_VBUSVAL_Msk           (0x1UL << OTG_FS_POWER_VBUSVAL_Pos)                     /*!< 0x40 */
#define OTG_FS_POWER_VBUSVAL               OTG_FS_POWER_VBUSVAL_Msk                                /*!<Vbus valid*/
#define OTG_FS_POWER_ISOUPDATE_Pos         (7U)
#define OTG_FS_POWER_ISOUPDATE_Msk         (0x1UL << OTG_FS_POWER_ISOUPDATE_Pos)                   /*!< 0x80 */
#define OTG_FS_POWER_ISOUPDATE             OTG_FS_POWER_ISOUPDATE_Msk                              /*!<ISO transication wait sof*/
/********************  Bit definition for OTG_FS_INTRTX1 register  *******************/
#define OTG_FS_INTRTX1_EP0INF_Pos          (0U)
#define OTG_FS_INTRTX1_EP0INF_Msk          (0x1UL << OTG_FS_INTRTX1_EP0INF_Pos)                    /*!< 0x01 */
#define OTG_FS_INTRTX1_EP0INF              OTG_FS_INTRTX1_EP0INF_Msk                               /*!<Endpoint 0 Interrupt flag*/
#define OTG_FS_INTRTX1_EP1INF_Pos          (1U)
#define OTG_FS_INTRTX1_EP1INF_Msk          (0x1UL << OTG_FS_INTRTX1_EP1INF_Pos)                    /*!< 0x02 */
#define OTG_FS_INTRTX1_EP1INF              OTG_FS_INTRTX1_EP1INF_Msk                               /*!<Endpoint 1 Interrupt flag*/
#define OTG_FS_INTRTX1_EP2INF_Pos          (2U)
#define OTG_FS_INTRTX1_EP2INF_Msk          (0x1UL << OTG_FS_INTRTX1_EP2INF_Pos)                    /*!< 0x04 */
#define OTG_FS_INTRTX1_EP2INF              OTG_FS_INTRTX1_EP2INF_Msk                               /*!<Endpoint 2 Interrupt flag*/
#define OTG_FS_INTRTX1_EP3INF_Pos          (3U)
#define OTG_FS_INTRTX1_EP3INF_Msk          (0x1UL << OTG_FS_INTRTX1_EP3INF_Pos)                    /*!< 0x08 */
#define OTG_FS_INTRTX1_EP3INF              OTG_FS_INTRTX1_EP3INF_Msk                               /*!<Endpoint 3 Interrupt flag*/
/********************  Bit definition for OTG_FS_INTRRX1 register  *******************/
#define OTG_FS_INTRRX1_EP1OUTF_Pos         (1U)
#define OTG_FS_INTRRX1_EP1OUTF_Msk         (0x1UL << OTG_FS_INTRRX1_EP1OUTF_Pos)                    /*!< 0x02 */
#define OTG_FS_INTRRX1_EP1OUTF             OTG_FS_INTRRX1_EP1OUTF_Msk                               /*!<Endpoint 1 Interrupt flag*/
#define OTG_FS_INTRRX1_EP2OUTF_Pos         (2U)
#define OTG_FS_INTRRX1_EP2OUTF_Msk         (0x1UL << OTG_FS_INTRRX1_EP2OUTF_Pos)                    /*!< 0x04 */
#define OTG_FS_INTRRX1_EP2OUTF             OTG_FS_INTRRX1_EP2OUTF_Msk                               /*!<Endpoint 2 Interrupt flag*/
#define OTG_FS_INTRRX1_EP3OUTF_Pos         (3U)
#define OTG_FS_INTRRX1_EP3OUTF_Msk         (0x1UL << OTG_FS_INTRRX1_EP3OUTF_Pos)                    /*!< 0x08 */
#define OTG_FS_INTRRX1_EP3OUTF             OTG_FS_INTRRX1_EP3OUTF_Msk                               /*!<Endpoint 3 Interrupt flag*/
/********************  Bit definition for OTG_FS_INTRUSB register  *******************/
#define OTG_FS_INTRUSB_SUSPINT_Pos         (0U)
#define OTG_FS_INTRUSB_SUSPINT_Msk         (0x1UL << OTG_FS_INTRUSB_SUSPINT_Pos)                    /*!< 0x01 */
#define OTG_FS_INTRUSB_SUSPINT             OTG_FS_INTRUSB_SUSPINT_Msk                               /*!<Suspend  Interrupt*/
#define OTG_FS_INTRUSB_RESINT_Pos          (1U)
#define OTG_FS_INTRUSB_RESINT_Msk          (0x1UL << OTG_FS_INTRUSB_RESINT_Pos)                     /*!< 0x02 */
#define OTG_FS_INTRUSB_RESINT              OTG_FS_INTRUSB_RESINT_Msk                                /*!<Resume  Interrupt*/
#define OTG_FS_INTRUSB_RSTINT_Pos          (2U)
#define OTG_FS_INTRUSB_RSTINT_Msk          (0x1UL << OTG_FS_INTRUSB_RSTINT_Pos)                     /*!< 0x04 */
#define OTG_FS_INTRUSB_RSTINT              OTG_FS_INTRUSB_RSTINT_Msk                                /*!<Reset  Interrupt*/
#define OTG_FS_INTRUSB_BABBINT_Pos         (2U)
#define OTG_FS_INTRUSB_BABBINT_Msk         (0x1UL << OTG_FS_INTRUSB_BABBINT_Pos)                    /*!< 0x04 */
#define OTG_FS_INTRUSB_BABBINT             OTG_FS_INTRUSB_BABBINT_Msk                               /*!<Babble  Interrupt*/
#define OTG_FS_INTRUSB_SOFINT_Pos          (3U)
#define OTG_FS_INTRUSB_SOFINT_Msk          (0x1UL << OTG_FS_INTRUSB_SOFINT_Pos)                     /*!< 0x08 */
#define OTG_FS_INTRUSB_SOFINT              OTG_FS_INTRUSB_SOFINT_Msk                                /*!<Sof  Interrupt*/
#define OTG_FS_INTRUSB_CONNINT_Pos         (4U)
#define OTG_FS_INTRUSB_CONNINT_Msk         (0x1UL << OTG_FS_INTRUSB_CONNINT_Pos)                    /*!< 0x10 */
#define OTG_FS_INTRUSB_CONNINT             OTG_FS_INTRUSB_CONNINT_Msk                               /*!<Device connect  Interrupt*/
#define OTG_FS_INTRUSB_DISCINT_Pos         (5U)
#define OTG_FS_INTRUSB_DISCINT_Msk         (0x1UL << OTG_FS_INTRUSB_DISCINT_Pos)                    /*!< 0x20 */
#define OTG_FS_INTRUSB_DISCINT             OTG_FS_INTRUSB_DISCINT_Msk                               /*!<Device disconnect  Interrupt*/
#define OTG_FS_INTRUSB_SREQINT_Pos         (6U)
#define OTG_FS_INTRUSB_SREQINT_Msk         (0x1UL << OTG_FS_INTRUSB_SREQINT_Pos)                    /*!< 0x40 */
#define OTG_FS_INTRUSB_SREQINT             OTG_FS_INTRUSB_SREQINT_Msk                               /*!<Session request  Interrupt*/
#define OTG_FS_INTRUSB_VERRINT_Pos         (7U)
#define OTG_FS_INTRUSB_VERRINT_Msk         (0x1UL << OTG_FS_INTRUSB_VERRINT_Pos)                    /*!< 0x80 */
#define OTG_FS_INTRUSB_VERRINT             OTG_FS_INTRUSB_VERRINT_Msk                               /*!<Vbus error  Interrupt*/
/********************  Bit definition for OTG_FS_INTRTX1E register  *******************/
#define OTG_FS_INTRTX1E_EP0INE_Pos         (0U)
#define OTG_FS_INTRTX1E_EP0INE_Msk         (0x1UL << OTG_FS_INTRTX1E_EP0INE_Pos)                    /*!< 0x01 */
#define OTG_FS_INTRTX1E_EP0INE             OTG_FS_INTRTX1E_EP0INE_Msk                               /*!<Endpoint 0 Interrupt enable*/
#define OTG_FS_INTRTX1E_EP1INE_Pos         (1U)
#define OTG_FS_INTRTX1E_EP1INE_Msk         (0x1UL << OTG_FS_INTRTX1E_EP1INE_Pos)                    /*!< 0x02 */
#define OTG_FS_INTRTX1E_EP1INE             OTG_FS_INTRTX1E_EP1INE_Msk                               /*!<Endpoint 1 Interrupt enable*/
#define OTG_FS_INTRTX1E_EP2INE_Pos         (2U)
#define OTG_FS_INTRTX1E_EP2INE_Msk         (0x1UL << OTG_FS_INTRTX1E_EP2INE_Pos)                    /*!< 0x04 */
#define OTG_FS_INTRTX1E_EP2INE             OTG_FS_INTRTX1E_EP2INF_Msk                               /*!<Endpoint 2 Interrupt enable*/
#define OTG_FS_INTRTX1E_EP3INE_Pos         (3U)
#define OTG_FS_INTRTX1E_EP3INE_Msk         (0x1UL << OTG_FS_INTRTX1E_EP3INE_Pos)                    /*!< 0x08 */
#define OTG_FS_INTRTX1E_EP3INE             OTG_FS_INTRTX1E_EP3INE_Msk                               /*!<Endpoint 3 Interrupt enable*/
/********************  Bit definition for OTG_FS_INTRRX1E register  *******************/
#define OTG_FS_INTRRX1E_EP1OUTE_Pos        (1U)
#define OTG_FS_INTRRX1E_EP1OUTE_Msk        (0x1UL << OTG_FS_INTRRX1E_EP1OUTE_Pos)                   /*!< 0x02 */
#define OTG_FS_INTRRX1E_EP1OUTE            OTG_FS_INTRRX1E_EP1OUTE_Msk                              /*!<Endpoint 1 Interrupt enable*/
#define OTG_FS_INTRRX1E_EP2OUTE_Pos        (2U)
#define OTG_FS_INTRRX1E_EP2OUTE_Msk        (0x1UL << OTG_FS_INTRRX1E_EP2OUTE_Pos)                   /*!< 0x04 */
#define OTG_FS_INTRRX1E_EP2OUTE            OTG_FS_INTRRX1E_EP2OUTE_Msk                              /*!<Endpoint 2 Interrupt enable*/
#define OTG_FS_INTRRX1E_EP3OUTE_Pos        (3U)
#define OTG_FS_INTRRX1E_EP3OUTE_Msk        (0x1UL << OTG_FS_INTRRX1E_EP3OUTE_Pos)                   /*!< 0x08 */
#define OTG_FS_INTRRX1E_EP3OUTE            OTG_FS_INTRRX1E_EP3OUTE_Msk                              /*!<Endpoint 3 Interrupt enable*/
/********************  Bit definition for OTG_FS_INTRUSBE register  *******************/
#define OTG_FS_INTRUSBE_SUSPINTE_Pos         (0U)
#define OTG_FS_INTRUSBE_SUSPINTE_Msk         (0x1UL << OTG_FS_INTRUSBE_SUSPINTE_Pos)                /*!< 0x01 */
#define OTG_FS_INTRUSBE_SUSPINTE             OTG_FS_INTRUSBE_SUSPINTE_Msk                           /*!<Suspend  Interrupt enable*/
#define OTG_FS_INTRUSBE_RESINTE_Pos          (1U)
#define OTG_FS_INTRUSBE_RESINTE_Msk          (0x1UL << OTG_FS_INTRUSBE_RESINTE_Pos)                 /*!< 0x02 */
#define OTG_FS_INTRUSBE_RESINTE              OTG_FS_INTRUSBE_RESINTE_Msk                            /*!<Resume  Interrupt enable*/
#define OTG_FS_INTRUSBE_RSTINTE_Pos          (2U)
#define OTG_FS_INTRUSBE_RSTINTE_Msk          (0x1UL << OTG_FS_INTRUSBE_RSTINTE_Pos)                 /*!< 0x04 */
#define OTG_FS_INTRUSBE_RSTINTE              OTG_FS_INTRUSBE_RSTINTE_Msk                            /*!<Reset  Interrupt enable*/
#define OTG_FS_INTRUSBE_BABBINTE_Pos         (2U)
#define OTG_FS_INTRUSBE_BABBINTE_Msk         (0x1UL << OTG_FS_INTRUSBE_BABBINTE_Pos)                /*!< 0x04 */
#define OTG_FS_INTRUSBE_BABBINTE             OTG_FS_INTRUSBE_BABBINTE_Msk                           /*!<Babble  Interrupt enable*/
#define OTG_FS_INTRUSBE_SOFINTE_Pos          (3U)
#define OTG_FS_INTRUSBE_SOFINTE_Msk          (0x1UL << OTG_FS_INTRUSBE_SOFINTE_Pos)                 /*!< 0x08 */
#define OTG_FS_INTRUSBE_SOFINTE              OTG_FS_INTRUSBE_SOFINTE_Msk                            /*!<Sof  Interrupt enable*/
#define OTG_FS_INTRUSBE_CONNINTE_Pos         (4U)
#define OTG_FS_INTRUSBE_CONNINTE_Msk         (0x1UL << OTG_FS_INTRUSBE_CONNINTE_Pos)                /*!< 0x10 */
#define OTG_FS_INTRUSBE_CONNINTE             OTG_FS_INTRUSBE_CONNINTE_Msk                           /*!<Device connect  Interrupt enable*/
#define OTG_FS_INTRUSBE_DISCINTE_Pos         (5U)
#define OTG_FS_INTRUSBE_DISCINTE_Msk         (0x1UL << OTG_FS_INTRUSBE_DISCINTE_Pos)                /*!< 0x20 */
#define OTG_FS_INTRUSBE_DISCINTE             OTG_FS_INTRUSBE_DISCINTE_Msk                           /*!<Device disconnect  Interrupt enable*/
#define OTG_FS_INTRUSBE_SREQINTE_Pos         (6U)
#define OTG_FS_INTRUSBE_SREQINTE_Msk         (0x1UL << OTG_FS_INTRUSBE_SREQINTE_Pos)                /*!< 0x40 */
#define OTG_FS_INTRUSBE_SREQINTE             OTG_FS_INTRUSBE_SREQINTE_Msk                           /*!<Session request  Interrupt enable*/
#define OTG_FS_INTRUSBE_VERRINTE_Pos         (7U)
#define OTG_FS_INTRUSBE_VERRINTE_Msk         (0x1UL << OTG_FS_INTRUSBE_VERRINTE_Pos)                /*!< 0x80 */
#define OTG_FS_INTRUSBE_VERRINTE             OTG_FS_INTRUSBE_VERRINTE_Msk                           /*!<Vbus error  Interrupt enable*/
/********************  Bit definition for OTG_FS_FRAME1 register  *******************/
#define OTG_FS_FRAME1_FRAML_Pos              (0U)
#define OTG_FS_FRAME1_FRAML_Msk              (0xFFUL << OTG_FS_FRAME1_FRAML_Pos)                    /*!< 0xff */
#define OTG_FS_FRAME1_FRAML                  OTG_FS_FRAME1_FRAML_Msk                                /*!<Frame number low 8bits*/
#define OTG_FS_FRAME1_FRAML_0_Msk            (0x1UL << OTG_FS_FRAME1_FRAML_Pos)                     /*!< 0x01 */
#define OTG_FS_FRAME1_FRAML_0                OTG_FS_FRAME1_FRAML_0_Msk                              /*!<Frame number bit0*/
#define OTG_FS_FRAME1_FRAML_1_Msk            (0x2UL << OTG_FS_FRAME1_FRAML_Pos)                     /*!< 0x02 */
#define OTG_FS_FRAME1_FRAML_1                OTG_FS_FRAME1_FRAML_1_Msk                              /*!<Frame number bit1*/
#define OTG_FS_FRAME1_FRAML_2_Msk            (0x4UL << OTG_FS_FRAME1_FRAML_Pos)                     /*!< 0x04 */
#define OTG_FS_FRAME1_FRAML_2                OTG_FS_FRAME1_FRAML_2_Msk                              /*!<Frame number bit2*/
#define OTG_FS_FRAME1_FRAML_3_Msk            (0x8UL << OTG_FS_FRAME1_FRAML_Pos)                     /*!< 0x08 */
#define OTG_FS_FRAME1_FRAML_3                OTG_FS_FRAME1_FRAML_3_Msk                              /*!<Frame number bit3*/
#define OTG_FS_FRAME1_FRAML_4_Msk            (0x10UL << OTG_FS_FRAME1_FRAML_Pos)                    /*!< 0x10 */
#define OTG_FS_FRAME1_FRAML_4                OTG_FS_FRAME1_FRAML_4_Msk                              /*!<Frame number bit4*/
#define OTG_FS_FRAME1_FRAML_5_Msk            (0x20UL << OTG_FS_FRAME1_FRAML_Pos)                    /*!< 0x20 */
#define OTG_FS_FRAME1_FRAML_5                OTG_FS_FRAME1_FRAML_5_Msk                              /*!<Frame number bit5*/
#define OTG_FS_FRAME1_FRAML_6_Msk            (0x40UL << OTG_FS_FRAME1_FRAML_Pos)                    /*!< 0x40 */
#define OTG_FS_FRAME1_FRAML_6                OTG_FS_FRAME1_FRAML_6_Msk                              /*!<Frame number bit6*/
#define OTG_FS_FRAME1_FRAML_7_Msk            (0x80UL << OTG_FS_FRAME1_FRAML_Pos)                    /*!< 0x80 */
#define OTG_FS_FRAME1_FRAML_7                OTG_FS_FRAME1_FRAML_7_Msk                              /*!<Frame number bit7*/
/********************  Bit definition for OTG_FS_FRAME2 register  *******************/
#define OTG_FS_FRAME2_FRAMH_Pos              (0U)
#define OTG_FS_FRAME2_FRAMH_Msk              (0x7UL << OTG_FS_FRAME2_FRAMH_Pos)                     /*!< 0x07 */
#define OTG_FS_FRAME2_FRAMH                  OTG_FS_FRAME2_FRAMH_Msk                                /*!<Frame number high 3bits*/
#define OTG_FS_FRAME2_FRAMH_0_Msk            (0x1UL << OTG_FS_FRAME2_FRAMH_Pos)                     /*!< 0x01 */
#define OTG_FS_FRAME2_FRAMH_0                OTG_FS_FRAME2_FRAMH_0_Msk                              /*!<Frame number bit0*/
#define OTG_FS_FRAME2_FRAMH_1_Msk            (0x2UL << OTG_FS_FRAME2_FRAMH_Pos)                     /*!< 0x02 */
#define OTG_FS_FRAME2_FRAMH_1                OTG_FS_FRAME2_FRAMH_1_Msk                              /*!<Frame number bit1*/
#define OTG_FS_FRAME2_FRAMH_2_Msk            (0x4UL << OTG_FS_FRAME2_FRAMH_Pos)                     /*!< 0x04 */
#define OTG_FS_FRAME2_FRAMH_2                OTG_FS_FRAME2_FRAMH_2_Msk                              /*!<Frame number bit2*/
/********************  Bit definition for OTG_FS_INDEX register  *******************/
#define OTG_FS_INDEX_EPNUM_Pos               (0U)
#define OTG_FS_INDEX_EPNUM_Msk               (0xFUL << OTG_FS_INDEX_EPNUM_Pos)                      /*!< 0x0f */
#define OTG_FS_INDEX_EPNUM                   OTG_FS_INDEX_EPNUM_Msk                                 /*!<Endpoint select */
#define OTG_FS_INDEX_EPNUM_0_Msk             (0x1UL << OTG_FS_INDEX_EPNUM_Pos)                      /*!< 0x01 */
#define OTG_FS_INDEX_EPNUM_0                 OTG_FS_INDEX_EPNUM_0_Msk                               /*!<Endpoint select bit0*/
#define OTG_FS_INDEX_EPNUM_1_Msk             (0x2UL << OTG_FS_INDEX_EPNUM_Pos)                      /*!< 0x02 */
#define OTG_FS_INDEX_EPNUM_1                 OTG_FS_INDEX_EPNUM_1_Msk                               /*!<Endpoint select bit1*/
#define OTG_FS_INDEX_EPNUM_2_Msk             (0x4UL << OTG_FS_INDEX_EPNUM_Pos)                      /*!< 0x04 */
#define OTG_FS_INDEX_EPNUM_2                 OTG_FS_INDEX_EPNUM_2_Msk                               /*!<Endpoint select bit2*/
#define OTG_FS_INDEX_EPNUM_3_Msk             (0x8UL << OTG_FS_INDEX_EPNUM_Pos)                      /*!< 0x08 */
#define OTG_FS_INDEX_EPNUM_3                 OTG_FS_INDEX_EPNUM_3_Msk                               /*!<Endpoint select bit3*/
/********************  Bit definition for OTG_FS_DEVCTL register  *******************/
#define OTG_FS_DEVCTL_SESSION_Pos            (0U)
#define OTG_FS_DEVCTL_SESSION_Msk            (0x1UL << OTG_FS_DEVCTL_SESSION_Pos)                   /*!< 0x01 */
#define OTG_FS_DEVCTL_SESSION                OTG_FS_DEVCTL_SESSION_Msk                              /*!<Session request */
#define OTG_FS_DEVCTL_HSTREQ_Pos             (1U)
#define OTG_FS_DEVCTL_HSTREQ_Msk             (0x1UL << OTG_FS_DEVCTL_HSTREQ_Pos)                    /*!< 0x02 */
#define OTG_FS_DEVCTL_HSTREQ                 OTG_FS_DEVCTL_HSTREQ_Msk                               /*!<Host negotiation request */
#define OTG_FS_DEVCTL_HSTMD_Pos              (2U)
#define OTG_FS_DEVCTL_HSTMD_Msk              (0x1UL << OTG_FS_DEVCTL_HSTMD_Pos)                     /*!< 0x04 */
#define OTG_FS_DEVCTL_HSTMD                  OTG_FS_DEVCTL_HSTMD_Msk                                /*!<Host mode */
#define OTG_FS_DEVCTL_PDCON_Pos              (3U)
#define OTG_FS_DEVCTL_PDCON_Msk              (0x1UL << OTG_FS_DEVCTL_PDCON_Pos)                     /*!< 0x08 */
#define OTG_FS_DEVCTL_PDCON                  OTG_FS_DEVCTL_PDCON_Msk                                /*!<Pull-down resistor is required */
#define OTG_FS_DEVCTL_PUCON_Pos              (4U)
#define OTG_FS_DEVCTL_PUCON_Msk              (0x1UL << OTG_FS_DEVCTL_PUCON_Pos)                     /*!< 0x10 */
#define OTG_FS_DEVCTL_PUCON                  OTG_FS_DEVCTL_PUCON_Msk                                /*!<Pull-up resistor is required */
#define OTG_FS_DEVCTL_LSDEV_Pos              (5U)
#define OTG_FS_DEVCTL_LSDEV_Msk              (0x1UL << OTG_FS_DEVCTL_LSDEV_Pos)                     /*!< 0x20 */
#define OTG_FS_DEVCTL_LSDEV                  OTG_FS_DEVCTL_LSDEV_Msk                                /*!<Low speed device */
#define OTG_FS_DEVCTL_FSDEV_Pos              (6U)
#define OTG_FS_DEVCTL_FSDEV_Msk              (0x1UL << OTG_FS_DEVCTL_FSDEV_Pos)                     /*!< 0x40 */
#define OTG_FS_DEVCTL_FSDEV                  OTG_FS_DEVCTL_FSDEV_Msk                                /*!<Full speed device */
#define OTG_FS_DEVCTL_CID_Pos                (7U)
#define OTG_FS_DEVCTL_CID_Msk                (0x1UL << OTG_FS_DEVCTL_CID_Pos)                       /*!< 0x80 */
#define OTG_FS_DEVCTL_CID                    OTG_FS_DEVCTL_CID_Msk                                  /*!<State of CID input signal */
/********************  Bit definition for OTG_FS_TXMAXP register  *******************/
#define OTG_FS_TXMAXP_TXMAXPKT_Pos           (0U)
#define OTG_FS_TXMAXP_TXMAXPKT_Msk           (0xFFUL << OTG_FS_TXMAXP_TXMAXPKT_Pos)                 /*!< 0xff */
#define OTG_FS_TXMAXP_TXMAXPKT               OTG_FS_TXMAXP_TXMAXPKT_Msk                             /*!<Tx endpoint max packet size */
#define OTG_FS_TXMAXP_TXMAXPKT_0_Msk         (0x1UL << OTG_FS_TXMAXP_TXMAXPKT_Pos)                  /*!< 0x01 */
#define OTG_FS_TXMAXP_TXMAXPKT_0             OTG_FS_TXMAXP_TXMAXPKT_1_Msk                           /*!<Max packet size bit0 */
#define OTG_FS_TXMAXP_TXMAXPKT_1_Msk         (0x2UL << OTG_FS_TXMAXP_TXMAXPKT_Pos)                  /*!< 0x02 */
#define OTG_FS_TXMAXP_TXMAXPKT_1             OTG_FS_TXMAXP_TXMAXPKT_2_Msk                           /*!<Max packet size bit1 */
#define OTG_FS_TXMAXP_TXMAXPKT_2_Msk         (0x4UL << OTG_FS_TXMAXP_TXMAXPKT_Pos)                  /*!< 0x04 */
#define OTG_FS_TXMAXP_TXMAXPKT_2             OTG_FS_TXMAXP_TXMAXPKT_3_Msk                           /*!<Max packet size bit2 */
#define OTG_FS_TXMAXP_TXMAXPKT_3_Msk         (0x8UL << OTG_FS_TXMAXP_TXMAXPKT_Pos)                  /*!< 0x08 */
#define OTG_FS_TXMAXP_TXMAXPKT_3             OTG_FS_TXMAXP_TXMAXPKT_4_Msk                           /*!<Max packet size bit3 */
#define OTG_FS_TXMAXP_TXMAXPKT_4_Msk         (0x10UL << OTG_FS_TXMAXP_TXMAXPKT_Pos)                 /*!< 0x10 */
#define OTG_FS_TXMAXP_TXMAXPKT_4             OTG_FS_TXMAXP_TXMAXPKT_5_Msk                           /*!<Max packet size bit4 */
#define OTG_FS_TXMAXP_TXMAXPKT_5_Msk         (0x20UL << OTG_FS_TXMAXP_TXMAXPKT_Pos)                 /*!< 0x20 */
#define OTG_FS_TXMAXP_TXMAXPKT_5             OTG_FS_TXMAXP_TXMAXPKT_6_Msk                           /*!<Max packet size bit5 */
#define OTG_FS_TXMAXP_TXMAXPKT_6_Msk         (0x40UL << OTG_FS_TXMAXP_TXMAXPKT_Pos)                 /*!< 0x40 */
#define OTG_FS_TXMAXP_TXMAXPKT_6             OTG_FS_TXMAXP_TXMAXPKT_7_Msk                           /*!<Max packet size bit6 */
#define OTG_FS_TXMAXP_TXMAXPKT_7_Msk         (0x80UL << OTG_FS_TXMAXP_TXMAXPKT_Pos)                 /*!< 0x80 */
#define OTG_FS_TXMAXP_TXMAXPKT_7             OTG_FS_TXMAXP_TXMAXPKT_8_Msk                           /*!<Max packet size bit7 */
/********************  Bit definition for OTG_FS_CSR0 register  *******************/
#define OTG_FS_CSR0_RXPKTRDY_Pos             (0U)
#define OTG_FS_CSR0_RXPKTRDY_Msk             (0x1UL << OTG_FS_CSR0_RXPKTRDY_Pos)                    /*!< 0x01 */
#define OTG_FS_CSR0_RXPKTRDY                 OTG_FS_CSR0_RXPKTRDY_Msk                               /*!<Rx data packet is received*/
#define OTG_FS_CSR0_TXPKTRDY_Pos             (1U)
#define OTG_FS_CSR0_TXPKTRDY_Msk             (0x1UL << OTG_FS_CSR0_TXPKTRDY_Pos)                    /*!< 0x02 */
#define OTG_FS_CSR0_TXPKTRDY                 OTG_FS_CSR0_TXPKTRDY_Msk                               /*!<Tx data packet is ready*/
#define OTG_FS_CSR0_STSTALL_Pos              (2U)
#define OTG_FS_CSR0_STSTALL_Msk              (0x1UL << OTG_FS_CSR0_STSTALL_Pos)                     /*!< 0x04 */
#define OTG_FS_CSR0_STSTALL                  OTG_FS_CSR0_STSTALL_Msk                                /*!<Stall handshake is transmitted*/
#define OTG_FS_CSR0_RXSTALL_Pos              (2U)
#define OTG_FS_CSR0_RXSTALL_Msk              (0x1UL << OTG_FS_CSR0_RXSTALL_Pos)                     /*!< 0x04 */
#define OTG_FS_CSR0_RXSTALL                  OTG_FS_CSR0_RXSTALL_Msk                                /*!<Stall handshake is received*/
#define OTG_FS_CSR0_DATAEND_Pos              (3U)
#define OTG_FS_CSR0_DATAEND_Msk              (0x1UL << OTG_FS_CSR0_DATAEND_Pos)                     /*!< 0x08 */
#define OTG_FS_CSR0_DATAEND                  OTG_FS_CSR0_DATAEND_Msk                                /*!<Data packet end*/
#define OTG_FS_CSR0_SETUPPKT_Pos             (3U)
#define OTG_FS_CSR0_SETUPPKT_Msk             (0x1UL << OTG_FS_CSR0_SETUPPKT_Pos)                    /*!< 0x08 */
#define OTG_FS_CSR0_SETUPPKT                 OTG_FS_CSR0_SETUPPKT_Msk                               /*!<Send setup packet*/
#define OTG_FS_CSR0_SETUPEND_Pos             (4U)
#define OTG_FS_CSR0_SETUPEND_Msk             (0x1UL << OTG_FS_CSR0_SETUPEND_Pos)                    /*!< 0x10 */
#define OTG_FS_CSR0_SETUPEND                 OTG_FS_CSR0_SETUPEND_Msk                               /*!<Setup  packet is received*/
#define OTG_FS_CSR0_ERR_Pos                  (4U)
#define OTG_FS_CSR0_ERR_Msk                  (0x1UL << OTG_FS_CSR0_ERR_Pos)                         /*!< 0x10 */
#define OTG_FS_CSR0_ERR                      OTG_FS_CSR0_ERR_Msk                                    /*!<Transmit error*/
#define OTG_FS_CSR0_SDSTALL_Pos              (5U)
#define OTG_FS_CSR0_SDSTALL_Msk              (0x1UL << OTG_FS_CSR0_SDSTALL_Pos)                     /*!< 0x20 */
#define OTG_FS_CSR0_SDSTALL                  OTG_FS_CSR0_SDSTALL_Msk                                /*!<Send stall handshake*/
#define OTG_FS_CSR0_REQPKT_Pos               (5U)
#define OTG_FS_CSR0_REQPKT_Msk               (0x1UL << OTG_FS_CSR0_REQPKT_Pos)                      /*!< 0x20 */
#define OTG_FS_CSR0_REQPKT                   OTG_FS_CSR0_REQPKT_Msk                                 /*!<IN transaction request*/
#define OTG_FS_CSR0_SRXPKTRDY_Pos            (6U)
#define OTG_FS_CSR0_SRXPKTRDY_Msk            (0x1UL << OTG_FS_CSR0_SRXPKTRDY_Pos)                   /*!< 0x40 */
#define OTG_FS_CSR0_SRXPKTRDY                OTG_FS_CSR0_SRXPKTRDY_Msk                              /*!<Clear RCPKTRDY*/
#define OTG_FS_CSR0_STATUSPKT_Pos            (6U)
#define OTG_FS_CSR0_STATUSPKT_Msk            (0x1UL << OTG_FS_CSR0_STATUSPKT_Pos)                   /*!< 0x40 */
#define OTG_FS_CSR0_STATUSPKT                OTG_FS_CSR0_STATUSPKT_Msk                              /*!<Status phase transaction*/
#define OTG_FS_CSR0_SSETUPEND_Pos            (7U)
#define OTG_FS_CSR0_SSETUPEND_Msk            (0x1UL << OTG_FS_CSR0_SSETUPEND_Pos)                   /*!< 0x80 */
#define OTG_FS_CSR0_SSETUPEND                OTG_FS_CSR0_SSETUPEND_Msk                              /*!<Clear SETUPEND*/
#define OTG_FS_CSR0_NAKTMO_Pos               (7U)
#define OTG_FS_CSR0_NAKTMO_Msk               (0x1UL << OTG_FS_CSR0_NAKTMO_Pos)                      /*!< 0x80 */
#define OTG_FS_CSR0_NAKTMO                   OTG_FS_CSR0_NAKTMO_Msk                                 /*!<Nak timeout*/
/********************  Bit definition for OTG_FS_CSR02 register  *******************/
#define OTG_FS_CSR02_FFIFO_Pos               (0U)
#define OTG_FS_CSR02_FFIFO_Msk               (0x1UL << OTG_FS_CSR02_FFIFO_Pos)                      /*!< 0x01 */
#define OTG_FS_CSR02_FFIFO                   OTG_FS_CSR02_FFIFO_Msk                                 /*!<Flush FIFO*/
/********************  Bit definition for OTG_FS_COUNT0 register  *******************/
#define OTG_FS_COUNT0_EP0CNT_Pos             (0U)
#define OTG_FS_COUNT0_EP0CNT_Msk             (0x7FUL << OTG_FS_COUNT0_EP0CNT_Pos)                   /*!< 0x7f */
#define OTG_FS_COUNT0_EP0CNT                 OTG_FS_COUNT0_EP0CNT_Msk                               /*!<Endpoint 0 FIFO data bytes*/
#define OTG_FS_COUNT0_EP0CNT_0_Msk           (0x1UL << OTG_FS_COUNT0_EP0CNT_Pos)                    /*!< 0x01 */
#define OTG_FS_COUNT0_EP0CNT_0               OTG_FS_COUNT0_EP0CNT_0_Msk                             /*!<Count  bit0*/
#define OTG_FS_COUNT0_EP0CNT_1_Msk           (0x2UL << OTG_FS_COUNT0_EP0CNT_Pos)                    /*!< 0x02 */
#define OTG_FS_COUNT0_EP0CNT_1               OTG_FS_COUNT0_EP0CNT_1_Msk                             /*!<Count  bit1*/
#define OTG_FS_COUNT0_EP0CNT_2_Msk           (0x4UL << OTG_FS_COUNT0_EP0CNT_Pos)                    /*!< 0x04 */
#define OTG_FS_COUNT0_EP0CNT_2               OTG_FS_COUNT0_EP0CNT_2_Msk                             /*!<Count  bit2*/
#define OTG_FS_COUNT0_EP0CNT_3_Msk           (0x8UL << OTG_FS_COUNT0_EP0CNT_Pos)                    /*!< 0x08 */
#define OTG_FS_COUNT0_EP0CNT_3               OTG_FS_COUNT0_EP0CNT_3_Msk                             /*!<Count  bit3*/
#define OTG_FS_COUNT0_EP0CNT_4_Msk           (0x10UL << OTG_FS_COUNT0_EP0CNT_Pos)                   /*!< 0x10 */
#define OTG_FS_COUNT0_EP0CNT_4               OTG_FS_COUNT0_EP0CNT_4_Msk                             /*!<Count  bit4*/
#define OTG_FS_COUNT0_EP0CNT_5_Msk           (0x20UL << OTG_FS_COUNT0_EP0CNT_Pos)                   /*!< 0x20 */
#define OTG_FS_COUNT0_EP0CNT_5               OTG_FS_COUNT0_EP0CNT_5_Msk                             /*!<Count  bit5*/
#define OTG_FS_COUNT0_EP0CNT_6_Msk           (0x40UL << OTG_FS_COUNT0_EP0CNT_Pos)                   /*!< 0x40 */
#define OTG_FS_COUNT0_EP0CNT_6               OTG_FS_COUNT0_EP0CNT_6_Msk                             /*!<Count  bit6*/
#define OTG_FS_COUNT0_EP0CNT_7_Msk           (0x80UL << OTG_FS_COUNT0_EP0CNT_Pos)                   /*!< 0x80 */
#define OTG_FS_COUNT0_EP0CNT_7               OTG_FS_COUNT0_EP0CNT_7_Msk                             /*!<Count  bit7*/
/********************  Bit definition for OTG_FS_NAKLMT0 register  *******************/
#define OTG_FS_NAKLMT0_EP0NLMT_Pos           (0U)
#define OTG_FS_NAKLMT0_EP0NLMT_Msk           (0x7FUL << OTG_FS_NAKLMT0_EP0NLMT_Pos)                 /*!< 0x7f */
#define OTG_FS_NAKLMT0_EP0NLMT               OTG_FS_NAKLMT0_EP0NLMT_Msk                             /*!<Number of frame about nak timeout*/
#define OTG_FS_NAKLMT0_EP0NLMT_0_Msk         (0x1UL << OTG_FS_NAKLMT0_EP0NLMT_Pos)                  /*!< 0x01 */
#define OTG_FS_NAKLMT0_EP0NLMT_0             OTG_FS_NAKLMT0_EP0NLMT_0_Msk                           /*!<Number of frame  bit0*/
#define OTG_FS_NAKLMT0_EP0NLMT_1_Msk         (0x2UL << OTG_FS_NAKLMT0_EP0NLMT_Pos)                  /*!< 0x02 */
#define OTG_FS_NAKLMT0_EP0NLMT_1             OTG_FS_NAKLMT0_EP0NLMT_1_Msk                           /*!<Number of frame  bit1*/
#define OTG_FS_NAKLMT0_EP0NLMT_2_Msk         (0x4UL << OTG_FS_NAKLMT0_EP0NLMT_Pos)                  /*!< 0x04 */
#define OTG_FS_NAKLMT0_EP0NLMT_2             OTG_FS_NAKLMT0_EP0NLMT_2_Msk                           /*!<Number of frame  bit2*/
#define OTG_FS_NAKLMT0_EP0NLMT_3_Msk         (0x8UL << OTG_FS_NAKLMT0_EP0NLMT_Pos)                  /*!< 0x08 */
#define OTG_FS_NAKLMT0_EP0NLMT_3             OTG_FS_NAKLMT0_EP0NLMT_3_Msk                           /*!<Number of frame  bit3*/
#define OTG_FS_NAKLMT0_EP0NLMT_4_Msk         (0x10UL << OTG_FS_NAKLMT0_EP0NLMT_Pos)                 /*!< 0x10 */
#define OTG_FS_NAKLMT0_EP0NLMT_4             OTG_FS_NAKLMT0_EP0NLMT_4_Msk                           /*!<Number of frame  bit4*/
#define OTG_FS_NAKLMT0_EP0NLMT_5_Msk         (0x20UL << OTG_FS_NAKLMT0_EP0NLMT_Pos)                 /*!< 0x20 */
#define OTG_FS_NAKLMT0_EP0NLMT_5             OTG_FS_NAKLMT0_EP0NLMT_5_Msk                           /*!<Number of frame  bit5*/
#define OTG_FS_NAKLMT0_EP0NLMT_6_Msk         (0x40UL << OTG_FS_NAKLMT0_EP0NLMT_Pos)                 /*!< 0x40 */
#define OTG_FS_NAKLMT0_EP0NLMT_6             OTG_FS_NAKLMT0_EP0NLMT_6_Msk                           /*!<Number of frame  bit6*/
#define OTG_FS_NAKLMT0_EP0NLMT_7_Msk         (0x80UL << OTG_FS_NAKLMT0_EP0NLMT_Pos)                 /*!< 0x80 */
#define OTG_FS_NAKLMT0_EP0NLMT_7             OTG_FS_NAKLMT0_EP0NLMT_7_Msk                           /*!<Number of frame  bit7*/
/********************  Bit definition for OTG_FS_TXCSR1 register  *******************/
#define OTG_FS_TXCSR1_TXPKTRDY_Pos           (0U)
#define OTG_FS_TXCSR1_TXPKTRDY_Msk           (0x1UL << OTG_FS_TXCSR1_TXPKTRDY_Pos)                  /*!< 0x01 */
#define OTG_FS_TXCSR1_TXPKTRDY               OTG_FS_TXCSR1_TXPKTRDY_Msk                             /*!<Tx data packet is ready*/
#define OTG_FS_TXCSR1_FIFONE_Pos             (1U)
#define OTG_FS_TXCSR1_FIFONE_Msk             (0x1UL << OTG_FS_TXCSR1_FIFONE_Pos)                    /*!< 0x02 */
#define OTG_FS_TXCSR1_FIFONE                 OTG_FS_TXCSR1_FIFONE_Msk                               /*!<Tx fifo have data packet*/
#define OTG_FS_TXCSR1_UNDERRUN_Pos           (2U)
#define OTG_FS_TXCSR1_UNDERRUN_Msk           (0x1UL << OTG_FS_TXCSR1_UNDERRUN_Pos)                  /*!< 0x04 */
#define OTG_FS_TXCSR1_UNDERRUN               OTG_FS_TXCSR1_UNDERRUN_Msk                             /*!<Under run*/
#define OTG_FS_TXCSR1_ERR_Pos                (2U)
#define OTG_FS_TXCSR1_ERR_Msk                (0x1UL << OTG_FS_TXCSR1_ERR_Pos)                       /*!< 0x04 */
#define OTG_FS_TXCSR1_ERR                    OTG_FS_TXCSR1_ERR_Msk                                  /*!<Transmit error*/
#define OTG_FS_TXCSR1_FFIFO_Pos              (3U)
#define OTG_FS_TXCSR1_FFIFO_Msk              (0x1UL << OTG_FS_TXCSR1_FFIFO_Pos)                     /*!< 0x08 */
#define OTG_FS_TXCSR1_FFIFO                  OTG_FS_TXCSR1_FFIFO_Msk                                /*!<Flush fifo*/
#define OTG_FS_TXCSR1_SDSTALL_Pos            (4U)
#define OTG_FS_TXCSR1_SDSTALL_Msk            (0x1UL << OTG_FS_TXCSR1_SDSTALL_Pos)                   /*!< 0x10 */
#define OTG_FS_TXCSR1_SDSTALL                OTG_FS_TXCSR1_SDSTALL_Msk                              /*!<Send stall*/
#define OTG_FS_TXCSR1_STSTALL_Pos            (5U)
#define OTG_FS_TXCSR1_STSTALL_Msk            (0x1UL << OTG_FS_TXCSR1_STSTALL_Pos)                   /*!< 0x20 */
#define OTG_FS_TXCSR1_STSTALL                OTG_FS_TXCSR1_STSTALL_Msk                              /*!<Stall handshake is transmitted*/
#define OTG_FS_TXCSR1_RXSTALL_Pos            (5U)
#define OTG_FS_TXCSR1_RXSTALL_Msk            (0x1UL << OTG_FS_TXCSR1_RXSTALL_Pos)                   /*!< 0x20 */
#define OTG_FS_TXCSR1_RXSTALL                OTG_FS_TXCSR1_RXSTALL_Msk                              /*!<Stall handshake is received*/
#define OTG_FS_TXCSR1_CLRDT_Pos              (6U)
#define OTG_FS_TXCSR1_CLRDT_Msk              (0x1UL << OTG_FS_TXCSR1_CLRDT_Pos)                     /*!< 0x40 */
#define OTG_FS_TXCSR1_CLRDT                  OTG_FS_TXCSR1_CLRDT_Msk                                /*!<Clear data toggle*/
#define OTG_FS_TXCSR1_NAKTMO_Pos             (7U)
#define OTG_FS_TXCSR1_NAKTMO_Msk             (0x1UL << OTG_FS_TXCSR1_NAKTMO_Pos)                    /*!< 0x80 */
#define OTG_FS_TXCSR1_NAKTMO                 OTG_FS_TXCSR1_NAKTMO_Msk                               /*!<Nak timeout*/
/********************  Bit definition for OTG_FS_TXCSR2 register  *******************/
#define OTG_FS_TXCSR2_FDATATG_Pos            (3U)
#define OTG_FS_TXCSR2_FDATATG_Msk            (0x1UL << OTG_FS_TXCSR2_FDATATG_Pos)                   /*!< 0x08 */
#define OTG_FS_TXCSR2_FDATATG                OTG_FS_TXCSR2_FDATATG_Msk                              /*!<Force data toggle*/
#define OTG_FS_TXCSR2_MODE_Pos               (5U)
#define OTG_FS_TXCSR2_MODE_Msk               (0x1UL << OTG_FS_TXCSR2_MODE_Pos)                      /*!< 0x20 */
#define OTG_FS_TXCSR2_MODE                   OTG_FS_TXCSR2_MODE_Msk                                 /*!<Tx mode*/
#define OTG_FS_TXCSR2_ISO_Pos                (6U)
#define OTG_FS_TXCSR2_ISO_Msk                (0x1UL << OTG_FS_TXCSR2_ISO_Pos)                       /*!< 0x40 */
#define OTG_FS_TXCSR2_ISO                    OTG_FS_TXCSR2_ISO_Msk                                  /*!<ISO transaction*/
#define OTG_FS_TXCSR2_AUTOSET_Pos            (7U)
#define OTG_FS_TXCSR2_AUTOSET_Msk            (0x1UL << OTG_FS_TXCSR2_AUTOSET_Pos)                   /*!< 0x80 */
#define OTG_FS_TXCSR2_AUTOSET                OTG_FS_TXCSR2_AUTOSET_Msk                              /*!<Auto set TXPKTRDY*/
/********************  Bit definition for OTG_FS_RXMAXP register  *******************/
#define OTG_FS_RXMAXP_RXMAXPKT_Pos           (0U)
#define OTG_FS_RXMAXP_RXMAXPKT_Msk           (0xFFUL << OTG_FS_RXMAXP_RXMAXPKT_Pos)                 /*!< 0xff */
#define OTG_FS_RXMAXP_RXMAXPKT               OTG_FS_RXMAXP_RXMAXPKT_Msk                             /*!<Rx endpoint max packet size */
#define OTG_FS_RXMAXP_RXMAXPKT_0_Msk         (0x1UL << OTG_FS_RXMAXP_RXMAXPKT_Pos)                  /*!< 0x01 */
#define OTG_FS_RXMAXP_RXMAXPKT_0             OTG_FS_RXMAXP_RXMAXPKT_1_Msk                           /*!<Max packet size bit0 */
#define OTG_FS_RXMAXP_RXMAXPKT_1_Msk         (0x2UL << OTG_FS_RXMAXP_RXMAXPKT_Pos)                  /*!< 0x02 */
#define OTG_FS_RXMAXP_RXMAXPKT_1             OTG_FS_RXMAXP_RXMAXPKT_2_Msk                           /*!<Max packet size bit1 */
#define OTG_FS_RXMAXP_RXMAXPKT_2_Msk         (0x4UL << OTG_FS_RXMAXP_RXMAXPKT_Pos)                  /*!< 0x04 */
#define OTG_FS_RXMAXP_RXMAXPKT_2             OTG_FS_RXMAXP_RXMAXPKT_3_Msk                           /*!<Max packet size bit2 */
#define OTG_FS_RXMAXP_RXMAXPKT_3_Msk         (0x8UL << OTG_FS_RXMAXP_RXMAXPKT_Pos)                  /*!< 0x08 */
#define OTG_FS_RXMAXP_RXMAXPKT_3             OTG_FS_RXMAXP_RXMAXPKT_4_Msk                           /*!<Max packet size bit3 */
#define OTG_FS_RXMAXP_RXMAXPKT_4_Msk         (0x10UL << OTG_FS_RXMAXP_RXMAXPKT_Pos)                 /*!< 0x10 */
#define OTG_FS_RXMAXP_RXMAXPKT_4             OTG_FS_RXMAXP_RXMAXPKT_5_Msk                           /*!<Max packet size bit4 */
#define OTG_FS_RXMAXP_RXMAXPKT_5_Msk         (0x20UL << OTG_FS_RXMAXP_RXMAXPKT_Pos)                 /*!< 0x20 */
#define OTG_FS_RXMAXP_RXMAXPKT_5             OTG_FS_RXMAXP_RXMAXPKT_6_Msk                           /*!<Max packet size bit5 */
#define OTG_FS_RXMAXP_RXMAXPKT_6_Msk         (0x40UL << OTG_FS_RXMAXP_RXMAXPKT_Pos)                 /*!< 0x40 */
#define OTG_FS_RXMAXP_RXMAXPKT_6             OTG_FS_RXMAXP_RXMAXPKT_7_Msk                           /*!<Max packet size bit6 */
#define OTG_FS_RXMAXP_RXMAXPKT_7_Msk         (0x80UL << OTG_FS_RXMAXP_RXMAXPKT_Pos)                 /*!< 0x80 */
#define OTG_FS_RXMAXP_RXMAXPKT_7             OTG_FS_RXMAXP_RXMAXPKT_8_Msk                           /*!<Max packet size bit7 */
/********************  Bit definition for OTG_FS_RXCSR1 register  *******************/
#define OTG_FS_RXCSR1_RXPKTRDY_Pos           (0U)
#define OTG_FS_RXCSR1_RXPKTRDY_Msk           (0x1UL << OTG_FS_RXCSR1_RXPKTRDY_Pos)                  /*!< 0x01 */
#define OTG_FS_RXCSR1_RXPKTRDY               OTG_FS_RXCSR1_RXPKTRDY_Msk                             /*!<Rx data packet is ready*/
#define OTG_FS_RXCSR1_FIFOF_Pos              (1U)
#define OTG_FS_RXCSR1_FIFOF_Msk              (0x1UL << OTG_FS_RXCSR1_FIFOF_Pos)                     /*!< 0x02 */
#define OTG_FS_RXCSR1_FIFOF                  OTG_FS_RXCSR1_FIFOF_Msk                                /*!<Rx fifo full*/
#define OTG_FS_RXCSR1_OVERRUN_Pos            (2U)
#define OTG_FS_RXCSR1_OVERRUN_Msk            (0x1UL << OTG_FS_RXCSR1_OVERRUN_Pos)                   /*!< 0x04 */
#define OTG_FS_RXCSR1_OVERRUN                OTG_FS_RXCSR1_OVERRUN_Msk                              /*!<Over run*/
#define OTG_FS_RXCSR1_ERR_Pos                (2U)
#define OTG_FS_RXCSR1_ERR_Msk                (0x1UL << OTG_FS_RXCSR1_ERR_Pos)                       /*!< 0x04 */
#define OTG_FS_RXCSR1_ERR                    OTG_FS_RXCSR1_ERR_Msk                                  /*!<Transmit error*/
#define OTG_FS_RXCSR1_DERR_Pos               (3U)
#define OTG_FS_RXCSR1_DERR_Msk               (0x1UL << OTG_FS_RXCSR1_DERR_Pos)                      /*!< 0x08 */
#define OTG_FS_RXCSR1_DERR                   OTG_FS_RXCSR1_DERR_Msk                                 /*!<Data error*/
#define OTG_FS_RXCSR1_NAKTMO_Pos             (3U)
#define OTG_FS_RXCSR1_NAKTMO_Msk             (0x1UL << OTG_FS_RXCSR1_NAKTMO_Pos)                    /*!< 0x08 */
#define OTG_FS_RXCSR1_NAKTMO                 OTG_FS_RXCSR1_NAKTMO_Msk                               /*!<Nak timeout*/
#define OTG_FS_RXCSR1_FFIFO_Pos              (4U)
#define OTG_FS_RXCSR1_FFIFO_Msk              (0x1UL << OTG_FS_RXCSR1_FFIFO_Pos)                     /*!< 0x10 */
#define OTG_FS_RXCSR1_FFIFO                  OTG_FS_RXCSR1_FFIFO_Msk                                /*!<Flush fifo*/
#define OTG_FS_RXCSR1_SDSTALL_Pos            (5U)
#define OTG_FS_RXCSR1_SDSTALL_Msk            (0x1UL << OTG_FS_RXCSR1_SDSTALL_Pos)                   /*!< 0x20 */
#define OTG_FS_RXCSR1_SDSTALL                OTG_FS_RXCSR1_SDSTALL_Msk                              /*!<Send stall*/
#define OTG_FS_RXCSR1_REQPKT_Pos             (5U)
#define OTG_FS_RXCSR1_REQPKT_Msk             (0x1UL << OTG_FS_RXCSR1_REQPKT_Pos)                    /*!< 0x20 */
#define OTG_FS_RXCSR1_REQPKT                 OTG_FS_RXCSR1_REQPKT_Msk                               /*!<IN transaction request*/
#define OTG_FS_RXCSR1_STSTALL_Pos            (6U)
#define OTG_FS_RXCSR1_STSTALL_Msk            (0x1UL << OTG_FS_RXCSR1_STSTALL_Pos)                   /*!< 0x40 */
#define OTG_FS_RXCSR1_STSTALL                OTG_FS_RXCSR1_STSTALL_Msk                              /*!<Stall handshake is transmitted*/
#define OTG_FS_RXCSR1_RXSTALL_Pos            (6U)
#define OTG_FS_RXCSR1_RXSTALL_Msk            (0x1UL << OTG_FS_RXCSR1_RXSTALL_Pos)                   /*!< 0x40 */
#define OTG_FS_RXCSR1_RXSTALL                OTG_FS_RXCSR1_RXSTALL_Msk                              /*!<Stall handshake is received*/
#define OTG_FS_RXCSR1_CLRDT_Pos              (7U)
#define OTG_FS_RXCSR1_CLRDT_Msk              (0x1UL << OTG_FS_RXCSR1_CLRDT_Pos)                     /*!< 0x80 */
#define OTG_FS_RXCSR1_CLRDT                  OTG_FS_RXCSR1_CLRDT_Msk                                /*!<Clear data toggle*/
/********************  Bit definition for OTG_FS_RXCSR2 register  *******************/
#define OTG_FS_RXCSR2_ISO_Pos                (6U)
#define OTG_FS_RXCSR2_ISO_Msk                (0x1UL << OTG_FS_RXCSR2_ISO_Pos)                       /*!< 0x40 */
#define OTG_FS_RXCSR2_ISO                    OTG_FS_RXCSR2_ISO_Msk                                  /*!<ISO transaction*/
#define OTG_FS_RXCSR2_AUTOREQ_Pos            (6U)
#define OTG_FS_RXCSR2_AUTOREQ_Msk            (0x1UL << OTG_FS_RXCSR2_AUTOREQ_Pos)                   /*!< 0x40 */
#define OTG_FS_RXCSR2_AUTOREQ                OTG_FS_RXCSR2_AUTOREQ_Msk                              /*!<REQPKT auto set*/
#define OTG_FS_RXCSR2_AUTOCLR_Pos            (7U)
#define OTG_FS_RXCSR2_AUTOCLR_Msk            (0x1UL << OTG_FS_RXCSR2_AUTOCLR_Pos)                   /*!< 0x80 */
#define OTG_FS_RXCSR2_AUTOCLR                OTG_FS_RXCSR2_AUTOCLR_Msk                              /*!<Auto clear RXPKTRDY*/
/********************  Bit definition for OTG_FS_RXCOUNT1 register  *******************/
#define OTG_FS_RXCOUNT1_RXCNTL_Pos           (0U)
#define OTG_FS_RXCOUNT1_RXCNTL_Msk           (0xFFUL << OTG_FS_RXCOUNT1_RXCNTL_Pos)                 /*!< 0xff */
#define OTG_FS_RXCOUNT1_RXCNTL               OTG_FS_RXCOUNT1_RXCNTL_Msk                             /*!<Rx data bytes low 8bits*/
#define OTG_FS_RXCOUNT1_RXCNTL_0_Msk         (0x1UL << OTG_FS_RXCOUNT1_RXCNTL_Pos)                  /*!< 0x01 */
#define OTG_FS_RXCOUNT1_RXCNTL_0             OTG_FS_RXCOUNT1_RXCNTL_0_Msk                           /*!<RXCNTL bit0*/
#define OTG_FS_RXCOUNT1_RXCNTL_1_Msk         (0x2UL << OTG_FS_RXCOUNT1_RXCNTL_Pos)                  /*!< 0x02 */
#define OTG_FS_RXCOUNT1_RXCNTL_1             OTG_FS_RXCOUNT1_RXCNTL_1_Msk                           /*!<RXCNTL bit1*/
#define OTG_FS_RXCOUNT1_RXCNTL_2_Msk         (0x4UL << OTG_FS_RXCOUNT1_RXCNTL_Pos)                  /*!< 0x04 */
#define OTG_FS_RXCOUNT1_RXCNTL_2             OTG_FS_RXCOUNT1_RXCNTL_2_Msk                           /*!<RXCNTL bit2*/
#define OTG_FS_RXCOUNT1_RXCNTL_3_Msk         (0x8UL << OTG_FS_RXCOUNT1_RXCNTL_Pos)                  /*!< 0x08 */
#define OTG_FS_RXCOUNT1_RXCNTL_3             OTG_FS_RXCOUNT1_RXCNTL_3_Msk                           /*!<RXCNTL bit3*/
#define OTG_FS_RXCOUNT1_RXCNTL_4_Msk         (0x10UL << OTG_FS_RXCOUNT1_RXCNTL_Pos)                 /*!< 0x10 */
#define OTG_FS_RXCOUNT1_RXCNTL_4             OTG_FS_RXCOUNT1_RXCNTL_4_Msk                           /*!<RXCNTL bit4*/
#define OTG_FS_RXCOUNT1_RXCNTL_5_Msk         (0x20UL << OTG_FS_RXCOUNT1_RXCNTL_Pos)                 /*!< 0x20 */
#define OTG_FS_RXCOUNT1_RXCNTL_5             OTG_FS_RXCOUNT1_RXCNTL_5_Msk                           /*!<RXCNTL bit5*/
#define OTG_FS_RXCOUNT1_RXCNTL_6_Msk         (0x40UL << OTG_FS_RXCOUNT1_RXCNTL_Pos)                 /*!< 0x40 */
#define OTG_FS_RXCOUNT1_RXCNTL_6             OTG_FS_RXCOUNT1_RXCNTL_6_Msk                           /*!<RXCNTL bit6*/
#define OTG_FS_RXCOUNT1_RXCNTL_7_Msk         (0x80UL << OTG_FS_RXCOUNT1_RXCNTL_Pos)                 /*!< 0x80 */
#define OTG_FS_RXCOUNT1_RXCNTL_7             OTG_FS_RXCOUNT1_RXCNTL_7_Msk                           /*!<RXCNTL bit7*/
/********************  Bit definition for OTG_FS_RXCOUNT2 register  *******************/
#define OTG_FS_RXCOUNT2_RXCNTH_Pos           (0U)
#define OTG_FS_RXCOUNT2_RXCNTH_Msk           (0x7UL << OTG_FS_RXCOUNT2_RXCNTH_Pos)                   /*!< 0x07 */
#define OTG_FS_RXCOUNT2_RXCNTH               OTG_FS_RXCOUNT2_RXCNTH_Msk                              /*!<Rx data bytes high 3bits*/
#define OTG_FS_RXCOUNT2_RXCNTH_0_Msk         (0x1UL << OTG_FS_RXCOUNT2_RXCNTH_Pos)                   /*!< 0x01 */
#define OTG_FS_RXCOUNT2_RXCNTH_0             OTG_FS_RXCOUNT2_RXCNTH_0_Msk                            /*!<RXCNTH bit0*/
#define OTG_FS_RXCOUNT2_RXCNTH_1_Msk         (0x2UL << OTG_FS_RXCOUNT2_RXCNTH_Pos)                   /*!< 0x02 */
#define OTG_FS_RXCOUNT2_RXCNTH_1             OTG_FS_RXCOUNT2_RXCNTH_1_Msk                            /*!<RXCNTH bit1*/
#define OTG_FS_RXCOUNT2_RXCNTH_2_Msk         (0x4UL << OTG_FS_RXCOUNT2_RXCNTH_Pos)                   /*!< 0x04 */
#define OTG_FS_RXCOUNT2_RXCNTH_2             OTG_FS_RXCOUNT2_RXCNTH_2_Msk                            /*!<RXCNTH bit2*/
/********************  Bit definition for OTG_FS_TXTYPE register  *******************/
#define OTG_FS_TXTYPE_EPNUM_Pos              (0U)
#define OTG_FS_TXTYPE_EPNUM_Msk              (0xFUL << OTG_FS_TXTYPE_EPNUM_Pos)                      /*!< 0x0f */
#define OTG_FS_TXTYPE_EPNUM                  OTG_FS_TXTYPE_EPNUM_Msk                                 /*!<Endpoint number*/
#define OTG_FS_TXTYPE_EPNUM_0_Msk            (0x1UL << OTG_FS_TXTYPE_EPNUM_Pos)                      /*!< 0x01 */
#define OTG_FS_TXTYPE_EPNUM_0                OTG_FS_TXTYPE_EPNUM_0_Msk                               /*!<Endpoint number bit0*/
#define OTG_FS_TXTYPE_EPNUM_1_Msk            (0x2UL << OTG_FS_TXTYPE_EPNUM_Pos)                      /*!< 0x02 */
#define OTG_FS_TXTYPE_EPNUM_1                OTG_FS_TXTYPE_EPNUM_1_Msk                               /*!<Endpoint number bit1*/
#define OTG_FS_TXTYPE_EPNUM_2_Msk            (0x4UL << OTG_FS_TXTYPE_EPNUM_Pos)                      /*!< 0x04 */
#define OTG_FS_TXTYPE_EPNUM_2                OTG_FS_TXTYPE_EPNUM_2_Msk                               /*!<Endpoint number bit2*/
#define OTG_FS_TXTYPE_EPNUM_3_Msk            (0x8UL << OTG_FS_TXTYPE_EPNUM_Pos)                      /*!< 0x08 */
#define OTG_FS_TXTYPE_EPNUM_3                OTG_FS_TXTYPE_EPNUM_3_Msk                               /*!<Endpoint number bit3*/
#define OTG_FS_TXTYPE_EPTYP_Pos              (4U)
#define OTG_FS_TXTYPE_EPTYP_Msk              (0x3UL << OTG_FS_TXTYPE_EPTYP_Pos)                      /*!< 0x30 */
#define OTG_FS_TXTYPE_EPTYP                  OTG_FS_TXTYPE_EPTYP_Msk                                 /*!<Transaction type*/
#define OTG_FS_TXTYPE_EPTYP_ISO_Msk          (0x1UL << OTG_FS_TXTYPE_EPTYP_Pos)                      /*!< 0x10 */
#define OTG_FS_TXTYPE_EPTYP_ISO              OTG_FS_TXTYPE_EPTYP_ISO_Msk                             /*!<ISO Transaction*/
#define OTG_FS_TXTYPE_EPTYP_BULK_Msk         (0x2UL << OTG_FS_TXTYPE_EPTYP_Pos)                      /*!< 0x20 */
#define OTG_FS_TXTYPE_EPTYP_BULK             OTG_FS_TXTYPE_EPTYP_BULK_Msk                            /*!<BULK Transaction*/
#define OTG_FS_TXTYPE_EPTYP_INT_Msk          (0x3UL << OTG_FS_TXTYPE_EPTYP_Pos)                      /*!< 0x30 */
#define OTG_FS_TXTYPE_EPTYP_INT              OTG_FS_TXTYPE_EPTYP_INT_Msk                             /*!<INT Transaction*/
/********************  Bit definition for OTG_FS_TXINTERVAL register  *******************/
#define OTG_FS_TXINTERVAL_TXPIVAL_Pos        (0U)
#define OTG_FS_TXINTERVAL_TXPIVAL_Msk        (0xFFUL << OTG_FS_TXINTERVAL_TXPIVAL_Pos)               /*!< 0xff */
#define OTG_FS_TXINTERVAL_TXPIVAL            OTG_FS_TXINTERVAL_TXPIVAL_Msk                           /*!<TX polling interval set*/
#define OTG_FS_TXINTERVAL_TXPIVAL_0_Msk      (0x1UL << OTG_FS_TXINTERVAL_TXPIVAL_Pos)                /*!< 0x01 */
#define OTG_FS_TXINTERVAL_TXPIVAL_0          OTG_FS_TXINTERVAL_TXPIVAL_0_Msk                         /*!<Interval bit0*/
#define OTG_FS_TXINTERVAL_TXPIVAL_1_Msk      (0x2UL << OTG_FS_TXINTERVAL_TXPIVAL_Pos)                /*!< 0x02 */
#define OTG_FS_TXINTERVAL_TXPIVAL_1          OTG_FS_TXINTERVAL_TXPIVAL_1_Msk                         /*!<Interval bit1*/
#define OTG_FS_TXINTERVAL_TXPIVAL_2_Msk      (0x4UL << OTG_FS_TXINTERVAL_TXPIVAL_Pos)                /*!< 0x04 */
#define OTG_FS_TXINTERVAL_TXPIVAL_2          OTG_FS_TXINTERVAL_TXPIVAL_2_Msk                         /*!<Interval bit2*/
#define OTG_FS_TXINTERVAL_TXPIVAL_3_Msk      (0x8UL << OTG_FS_TXINTERVAL_TXPIVAL_Pos)                /*!< 0x08 */
#define OTG_FS_TXINTERVAL_TXPIVAL_3          OTG_FS_TXINTERVAL_TXPIVAL_3_Msk                         /*!<Interval bit3*/
#define OTG_FS_TXINTERVAL_TXPIVAL_4_Msk      (0x10UL << OTG_FS_TXINTERVAL_TXPIVAL_Pos)               /*!< 0x10 */
#define OTG_FS_TXINTERVAL_TXPIVAL_4          OTG_FS_TXINTERVAL_TXPIVAL_4_Msk                         /*!<Interval bit4*/
#define OTG_FS_TXINTERVAL_TXPIVAL_5_Msk      (0x20UL << OTG_FS_TXINTERVAL_TXPIVAL_Pos)               /*!< 0x20 */
#define OTG_FS_TXINTERVAL_TXPIVAL_5          OTG_FS_TXINTERVAL_TXPIVAL_5_Msk                         /*!<Interval bit5*/
#define OTG_FS_TXINTERVAL_TXPIVAL_6_Msk      (0x40UL << OTG_FS_TXINTERVAL_TXPIVAL_Pos)               /*!< 0x40 */
#define OTG_FS_TXINTERVAL_TXPIVAL_6          OTG_FS_TXINTERVAL_TXPIVAL_6_Msk                         /*!<Interval bit6*/
#define OTG_FS_TXINTERVAL_TXPIVAL_7_Msk      (0x80UL << OTG_FS_TXINTERVAL_TXPIVAL_Pos)               /*!< 0x80 */
#define OTG_FS_TXINTERVAL_TXPIVAL_7          OTG_FS_TXINTERVAL_TXPIVAL_7_Msk                         /*!<Interval bit7*/
#define OTG_FS_TXINTERVAL_NAKLMT_Pos         (0U)
#define OTG_FS_TXINTERVAL_NAKLMT_Msk         (0xFFUL << OTG_FS_TXINTERVAL_NAKLMT_Pos)                /*!< 0xff */
#define OTG_FS_TXINTERVAL_NAKLMT             OTG_FS_TXINTERVAL_NAKLMT_Msk                            /*!<NAK timeout set*/
#define OTG_FS_TXINTERVAL_NAKLMT_0_Msk       (0x1UL << OTG_FS_TXINTERVAL_NAKLMT_Pos)                 /*!< 0x01 */
#define OTG_FS_TXINTERVAL_NAKLMT_0           OTG_FS_TXINTERVAL_NAKLMT_0_Msk                          /*!<NAK timeout bit0*/
#define OTG_FS_TXINTERVAL_NAKLMT_1_Msk       (0x2UL << OTG_FS_TXINTERVAL_NAKLMT_Pos)                 /*!< 0x02 */
#define OTG_FS_TXINTERVAL_NAKLMT_1           OTG_FS_TXINTERVAL_NAKLMT_1_Msk                          /*!<NAK timeout bit1*/
#define OTG_FS_TXINTERVAL_NAKLMT_2_Msk       (0x4UL << OTG_FS_TXINTERVAL_NAKLMT_Pos)                 /*!< 0x04 */
#define OTG_FS_TXINTERVAL_NAKLMT_2           OTG_FS_TXINTERVAL_NAKLMT_2_Msk                          /*!<NAK timeout bit2*/
#define OTG_FS_TXINTERVAL_NAKLMT_3_Msk       (0x8UL << OTG_FS_TXINTERVAL_NAKLMT_Pos)                 /*!< 0x08 */
#define OTG_FS_TXINTERVAL_NAKLMT_3           OTG_FS_TXINTERVAL_NAKLMT_3_Msk                          /*!<NAK timeout bit3*/
#define OTG_FS_TXINTERVAL_NAKLMT_4_Msk       (0x10UL << OTG_FS_TXINTERVAL_NAKLMT_Pos)                /*!< 0x10 */
#define OTG_FS_TXINTERVAL_NAKLMT_4           OTG_FS_TXINTERVAL_NAKLMT_4_Msk                          /*!<NAK timeout bit4*/
#define OTG_FS_TXINTERVAL_NAKLMT_5_Msk       (0x20UL << OTG_FS_TXINTERVAL_NAKLMT_Pos)                /*!< 0x20 */
#define OTG_FS_TXINTERVAL_NAKLMT_5           OTG_FS_TXINTERVAL_NAKLMT_5_Msk                          /*!<NAK timeout bit5*/
#define OTG_FS_TXINTERVAL_NAKLMT_6_Msk       (0x40UL << OTG_FS_TXINTERVAL_NAKLMT_Pos)                /*!< 0x40 */
#define OTG_FS_TXINTERVAL_NAKLMT_6           OTG_FS_TXINTERVAL_NAKLMT_6_Msk                          /*!<NAK timeout bit6*/
#define OTG_FS_TXINTERVAL_NAKLMT_7_Msk       (0x80UL << OTG_FS_TXINTERVAL_NAKLMT_Pos)                /*!< 0x80 */
#define OTG_FS_TXINTERVAL_NAKLMT_7           OTG_FS_TXINTERVAL_NAKLMT_7_Msk                          /*!<NAK timeout bit7*/
/********************  Bit definition for OTG_FS_RXTYPE register  *******************/
#define OTG_FS_RXTYPE_EPNUM_Pos              (0U)
#define OTG_FS_RXTYPE_EPNUM_Msk              (0xFUL << OTG_FS_RXTYPE_EPNUM_Pos)                      /*!< 0x0f */
#define OTG_FS_RXTYPE_EPNUM                  OTG_FS_RXTYPE_EPNUM_Msk                                 /*!<Endpoint number*/
#define OTG_FS_RXTYPE_EPNUM_0_Msk            (0x1UL << OTG_FS_RXTYPE_EPNUM_Pos)                      /*!< 0x01 */
#define OTG_FS_RXTYPE_EPNUM_0                OTG_FS_RXTYPE_EPNUM_0_Msk                               /*!<Endpoint number bit0*/
#define OTG_FS_RXTYPE_EPNUM_1_Msk            (0x2UL << OTG_FS_RXTYPE_EPNUM_Pos)                      /*!< 0x02 */
#define OTG_FS_RXTYPE_EPNUM_1                OTG_FS_RXTYPE_EPNUM_1_Msk                               /*!<Endpoint number bit1*/
#define OTG_FS_RXTYPE_EPNUM_2_Msk            (0x4UL << OTG_FS_RXTYPE_EPNUM_Pos)                      /*!< 0x04 */
#define OTG_FS_RXTYPE_EPNUM_2                OTG_FS_RXTYPE_EPNUM_2_Msk                               /*!<Endpoint number bit2*/
#define OTG_FS_RXTYPE_EPNUM_3_Msk            (0x8UL << OTG_FS_RXTYPE_EPNUM_Pos)                      /*!< 0x08 */
#define OTG_FS_RXTYPE_EPNUM_3                OTG_FS_RXTYPE_EPNUM_3_Msk                               /*!<Endpoint number bit3*/
#define OTG_FS_RXTYPE_EPTYP_Pos              (4U)
#define OTG_FS_RXTYPE_EPTYP_Msk              (0x3UL << OTG_FS_RXTYPE_EPTYP_Pos)                      /*!< 0x30 */
#define OTG_FS_RXTYPE_EPTYP                  OTG_FS_RXTYPE_EPTYP_Msk                                 /*!<Transaction type*/
#define OTG_FS_RXTYPE_EPTYP_ISO_Msk          (0x1UL << OTG_FS_RXTYPE_EPTYP_Pos)                      /*!< 0x10 */
#define OTG_FS_RXTYPE_EPTYP_ISO              OTG_FS_RXTYPE_EPTYP_ISO_Msk                             /*!<ISO Transaction*/
#define OTG_FS_RXTYPE_EPTYP_BULK_Msk         (0x2UL << OTG_FS_RXTYPE_EPTYP_Pos)                      /*!< 0x20 */
#define OTG_FS_RXTYPE_EPTYP_BULK             OTG_FS_RXTYPE_EPTYP_BULK_Msk                            /*!<BULK Transaction*/
#define OTG_FS_RXTYPE_EPTYP_INT_Msk          (0x3UL << OTG_FS_RXTYPE_EPTYP_Pos)                      /*!< 0x30 */
#define OTG_FS_RXTYPE_EPTYP_INT              OTG_FS_RXTYPE_EPTYP_INT_Msk                             /*!<INT Transaction*/
/********************  Bit definition for OTG_FS_RXINTERVAL register  *******************/
#define OTG_FS_RXINTERVAL_RXPIVAL_Pos        (0U)
#define OTG_FS_RXINTERVAL_RXPIVAL_Msk        (0xFFUL << OTG_FS_RXINTERVAL_RXPIVAL_Pos)               /*!< 0xff */
#define OTG_FS_RXINTERVAL_RXPIVAL            OTG_FS_RXINTERVAL_RXPIVAL_Msk                           /*!<RX polling interval set*/
#define OTG_FS_RXINTERVAL_RXPIVAL_0_Msk      (0x1UL << OTG_FS_RXINTERVAL_RXPIVAL_Pos)                /*!< 0x01 */
#define OTG_FS_RXINTERVAL_RXPIVAL_0          OTG_FS_RXINTERVAL_RXPIVAL_0_Msk                         /*!<Interval bit0*/
#define OTG_FS_RXINTERVAL_RXPIVAL_1_Msk      (0x2UL << OTG_FS_RXINTERVAL_RXPIVAL_Pos)                /*!< 0x02 */
#define OTG_FS_RXINTERVAL_RXPIVAL_1          OTG_FS_RXINTERVAL_RXPIVAL_1_Msk                         /*!<Interval bit1*/
#define OTG_FS_RXINTERVAL_RXPIVAL_2_Msk      (0x4UL << OTG_FS_RXINTERVAL_RXPIVAL_Pos)                /*!< 0x04 */
#define OTG_FS_RXINTERVAL_RXPIVAL_2          OTG_FS_RXINTERVAL_RXPIVAL_2_Msk                         /*!<Interval bit2*/
#define OTG_FS_RXINTERVAL_RXPIVAL_3_Msk      (0x8UL << OTG_FS_RXINTERVAL_RXPIVAL_Pos)                /*!< 0x08 */
#define OTG_FS_RXINTERVAL_RXPIVAL_3          OTG_FS_RXINTERVAL_RXPIVAL_3_Msk                         /*!<Interval bit3*/
#define OTG_FS_RXINTERVAL_RXPIVAL_4_Msk      (0x10UL << OTG_FS_RXINTERVAL_RXPIVAL_Pos)               /*!< 0x10 */
#define OTG_FS_RXINTERVAL_RXPIVAL_4          OTG_FS_RXINTERVAL_RXPIVAL_4_Msk                         /*!<Interval bit4*/
#define OTG_FS_RXINTERVAL_RXPIVAL_5_Msk      (0x20UL << OTG_FS_RXINTERVAL_RXPIVAL_Pos)               /*!< 0x20 */
#define OTG_FS_RXINTERVAL_RXPIVAL_5          OTG_FS_RXINTERVAL_RXPIVAL_5_Msk                         /*!<Interval bit5*/
#define OTG_FS_RXINTERVAL_RXPIVAL_6_Msk      (0x40UL << OTG_FS_RXINTERVAL_RXPIVAL_Pos)               /*!< 0x40 */
#define OTG_FS_RXINTERVAL_RXPIVAL_6          OTG_FS_RXINTERVAL_RXPIVAL_6_Msk                         /*!<Interval bit6*/
#define OTG_FS_RXINTERVAL_RXPIVAL_7_Msk      (0x80UL << OTG_FS_RXINTERVAL_RXPIVAL_Pos)               /*!< 0x80 */
#define OTG_FS_RXINTERVAL_RXPIVAL_7          OTG_FS_RXINTERVAL_RXPIVAL_7_Msk                         /*!<Interval bit7*/
#define OTG_FS_RXINTERVAL_NAKLMT_Pos         (0U)
#define OTG_FS_RXINTERVAL_NAKLMT_Msk         (0xFFUL << OTG_FS_RXINTERVAL_NAKLMT_Pos)                /*!< 0xff */
#define OTG_FS_RXINTERVAL_NAKLMT             OTG_FS_RXINTERVAL_NAKLMT_Msk                            /*!<NAK timeout set*/
#define OTG_FS_RXINTERVAL_NAKLMT_0_Msk       (0x1UL << OTG_FS_RXINTERVAL_NAKLMT_Pos)                 /*!< 0x01 */
#define OTG_FS_RXINTERVAL_NAKLMT_0           OTG_FS_RXINTERVAL_NAKLMT_0_Msk                          /*!<NAK timeout bit0*/
#define OTG_FS_RXINTERVAL_NAKLMT_1_Msk       (0x2UL << OTG_FS_RXINTERVAL_NAKLMT_Pos)                 /*!< 0x02 */
#define OTG_FS_RXINTERVAL_NAKLMT_1           OTG_FS_RXINTERVAL_NAKLMT_1_Msk                          /*!<NAK timeout bit1*/
#define OTG_FS_RXINTERVAL_NAKLMT_2_Msk       (0x4UL << OTG_FS_RXINTERVAL_NAKLMT_Pos)                 /*!< 0x04 */
#define OTG_FS_RXINTERVAL_NAKLMT_2           OTG_FS_RXINTERVAL_NAKLMT_2_Msk                          /*!<NAK timeout bit2*/
#define OTG_FS_RXINTERVAL_NAKLMT_3_Msk       (0x8UL << OTG_FS_RXINTERVAL_NAKLMT_Pos)                 /*!< 0x08 */
#define OTG_FS_RXINTERVAL_NAKLMT_3           OTG_FS_RXINTERVAL_NAKLMT_3_Msk                          /*!<NAK timeout bit3*/
#define OTG_FS_RXINTERVAL_NAKLMT_4_Msk       (0x10UL << OTG_FS_RXINTERVAL_NAKLMT_Pos)                /*!< 0x10 */
#define OTG_FS_RXINTERVAL_NAKLMT_4           OTG_FS_RXINTERVAL_NAKLMT_4_Msk                          /*!<NAK timeout bit4*/
#define OTG_FS_RXINTERVAL_NAKLMT_5_Msk       (0x20UL << OTG_FS_RXINTERVAL_NAKLMT_Pos)                /*!< 0x20 */
#define OTG_FS_RXINTERVAL_NAKLMT_5           OTG_FS_RXINTERVAL_NAKLMT_5_Msk                          /*!<NAK timeout bit5*/
#define OTG_FS_RXINTERVAL_NAKLMT_6_Msk       (0x40UL << OTG_FS_RXINTERVAL_NAKLMT_Pos)                /*!< 0x40 */
#define OTG_FS_RXINTERVAL_NAKLMT_6           OTG_FS_RXINTERVAL_NAKLMT_6_Msk                          /*!<NAK timeout bit6*/
#define OTG_FS_RXINTERVAL_NAKLMT_7_Msk       (0x80UL << OTG_FS_RXINTERVAL_NAKLMT_Pos)                /*!< 0x80 */
#define OTG_FS_RXINTERVAL_NAKLMT_7           OTG_FS_RXINTERVAL_NAKLMT_7_Msk                          /*!<NAK timeout bit7*/
/********************  Bit definition for OTG_FS_TXFIFO1 register  *******************/
#define OTG_FS_TXFIFO1_TFADDR_Pos            (0U)
#define OTG_FS_TXFIFO1_TFADDR_Msk            (0xFFUL << OTG_FS_TXFIFO1_TFADDR_Pos)                   /*!< 0xff */
#define OTG_FS_TXFIFO1_TFADDR                OTG_FS_TXFIFO1_TFADDR_Msk                               /*!<TX fifo start address*/
#define OTG_FS_TXFIFO1_TFADDR_0_Msk          (0x1UL << OTG_FS_TXFIFO1_TFADDR_Pos)                    /*!< 0x01 */
#define OTG_FS_TXFIFO1_TFADDR_0              OTG_FS_TXFIFO1_TFADDR_0_Msk                             /*!<TX fifo start address bit0*/
#define OTG_FS_TXFIFO1_TFADDR_1_Msk          (0x2UL << OTG_FS_TXFIFO1_TFADDR_Pos)                    /*!< 0x02 */
#define OTG_FS_TXFIFO1_TFADDR_1              OTG_FS_TXFIFO1_TFADDR_1_Msk                             /*!<TX fifo start address bit1*/
#define OTG_FS_TXFIFO1_TFADDR_2_Msk          (0x4UL << OTG_FS_TXFIFO1_TFADDR_Pos)                    /*!< 0x04 */
#define OTG_FS_TXFIFO1_TFADDR_2              OTG_FS_TXFIFO1_TFADDR_2_Msk                             /*!<TX fifo start address bit2*/
#define OTG_FS_TXFIFO1_TFADDR_3_Msk          (0x8UL << OTG_FS_TXFIFO1_TFADDR_Pos)                    /*!< 0x08 */
#define OTG_FS_TXFIFO1_TFADDR_3              OTG_FS_TXFIFO1_TFADDR_3_Msk                             /*!<TX fifo start address bit3*/
#define OTG_FS_TXFIFO1_TFADDR_4_Msk          (0x10UL << OTG_FS_TXFIFO1_TFADDR_Pos)                   /*!< 0x10 */
#define OTG_FS_TXFIFO1_TFADDR_4              OTG_FS_TXFIFO1_TFADDR_4_Msk                             /*!<TX fifo start address bit4*/
#define OTG_FS_TXFIFO1_TFADDR_5_Msk          (0x20UL << OTG_FS_TXFIFO1_TFADDR_Pos)                   /*!< 0x20 */
#define OTG_FS_TXFIFO1_TFADDR_5              OTG_FS_TXFIFO1_TFADDR_5_Msk                             /*!<TX fifo start address bit5*/
#define OTG_FS_TXFIFO1_TFADDR_6_Msk          (0x40UL << OTG_FS_TXFIFO1_TFADDR_Pos)                   /*!< 0x40 */
#define OTG_FS_TXFIFO1_TFADDR_6              OTG_FS_TXFIFO1_TFADDR_6_Msk                             /*!<TX fifo start address bit6*/
#define OTG_FS_TXFIFO1_TFADDR_7_Msk          (0x80UL << OTG_FS_TXFIFO1_TFADDR_Pos)                   /*!< 0x80 */
#define OTG_FS_TXFIFO1_TFADDR_7              OTG_FS_TXFIFO1_TFADDR_7_Msk                             /*!<TX fifo start address bit7*/
/********************  Bit definition for OTG_FS_TXFIFO2 register  *******************/
#define OTG_FS_TXFIFO2_TXDPB_Pos             (4U)
#define OTG_FS_TXFIFO2_TXDPB_Msk             (0x1UL << OTG_FS_TXFIFO2_TXDPB_Pos)                     /*!< 0x10 */
#define OTG_FS_TXFIFO2_TXDPB                 OTG_FS_TXFIFO2_TXDPB_Msk                                /*!<TX duble packet buff support*/
#define OTG_FS_TXFIFO2_TFSIZE_Pos            (5U)
#define OTG_FS_TXFIFO2_TFSIZE_Msk            (0x7UL << OTG_FS_TXFIFO2_TFSIZE_Pos)                    /*!< 0xe0 */
#define OTG_FS_TXFIFO2_TFSIZE                OTG_FS_TXFIFO2_TFSIZE_Msk                               /*!<TX fifo size*/
#define OTG_FS_TXFIFO2_TFSIZE_0_Msk          (0x1UL << OTG_FS_TXFIFO2_TFSIZE_Pos)                    /*!< 0x20 */
#define OTG_FS_TXFIFO2_TFSIZE_0              OTG_FS_TXFIFO2_TFSIZE_0_Msk                             /*!<TX fifo size bit0*/
#define OTG_FS_TXFIFO2_TFSIZE_1_Msk          (0x2UL << OTG_FS_TXFIFO2_TFSIZE_Pos)                    /*!< 0x40 */
#define OTG_FS_TXFIFO2_TFSIZE_1              OTG_FS_TXFIFO2_TFSIZE_1_Msk                             /*!<TX fifo size bit1*/
#define OTG_FS_TXFIFO2_TFSIZE_2_Msk          (0x4UL << OTG_FS_TXFIFO2_TFSIZE_Pos)                    /*!< 0x80 */
#define OTG_FS_TXFIFO2_TFSIZE_2              OTG_FS_TXFIFO2_TFSIZE_2_Msk                             /*!<TX fifo size bit2*/
/********************  Bit definition for OTG_FS_RXFIFO1 register  *******************/
#define OTG_FS_RXFIFO1_RFADDR_Pos            (0U)
#define OTG_FS_RXFIFO1_RFADDR_Msk            (0xFFUL << OTG_FS_RXFIFO1_RFADDR_Pos)                   /*!< 0xff */
#define OTG_FS_RXFIFO1_RFADDR                OTG_FS_RXFIFO1_RFADDR_Msk                               /*!<RX fifo start address*/
#define OTG_FS_RXFIFO1_RFADDR_0_Msk          (0x1UL << OTG_FS_RXFIFO1_RFADDR_Pos)                    /*!< 0x01 */
#define OTG_FS_RXFIFO1_RFADDR_0              OTG_FS_RXFIFO1_RFADDR_0_Msk                             /*!<RX fifo start address bit0*/
#define OTG_FS_RXFIFO1_RFADDR_1_Msk          (0x2UL << OTG_FS_RXFIFO1_RFADDR_Pos)                    /*!< 0x02 */
#define OTG_FS_RXFIFO1_RFADDR_1              OTG_FS_RXFIFO1_RFADDR_1_Msk                             /*!<RX fifo start address bit1*/
#define OTG_FS_RXFIFO1_RFADDR_2_Msk          (0x4UL << OTG_FS_RXFIFO1_RFADDR_Pos)                    /*!< 0x04 */
#define OTG_FS_RXFIFO1_RFADDR_2              OTG_FS_RXFIFO1_RFADDR_2_Msk                             /*!<RX fifo start address bit2*/
#define OTG_FS_RXFIFO1_RFADDR_3_Msk          (0x8UL << OTG_FS_RXFIFO1_RFADDR_Pos)                    /*!< 0x08 */
#define OTG_FS_RXFIFO1_RFADDR_3              OTG_FS_RXFIFO1_RFADDR_3_Msk                             /*!<RX fifo start address bit3*/
#define OTG_FS_RXFIFO1_RFADDR_4_Msk          (0x10UL << OTG_FS_RXFIFO1_RFADDR_Pos)                   /*!< 0x10 */
#define OTG_FS_RXFIFO1_RFADDR_4              OTG_FS_RXFIFO1_RFADDR_4_Msk                             /*!<RX fifo start address bit4*/
#define OTG_FS_RXFIFO1_RFADDR_5_Msk          (0x20UL << OTG_FS_RXFIFO1_RFADDR_Pos)                   /*!< 0x20 */
#define OTG_FS_RXFIFO1_RFADDR_5              OTG_FS_RXFIFO1_RFADDR_5_Msk                             /*!<RX fifo start address bit5*/
#define OTG_FS_RXFIFO1_RFADDR_6_Msk          (0x40UL << OTG_FS_RXFIFO1_RFADDR_Pos)                   /*!< 0x40 */
#define OTG_FS_RXFIFO1_RFADDR_6              OTG_FS_RXFIFO1_RFADDR_6_Msk                             /*!<RX fifo start address bit6*/
#define OTG_FS_RXFIFO1_RFADDR_7_Msk          (0x80UL << OTG_FS_RXFIFO1_RFADDR_Pos)                   /*!< 0x80 */
#define OTG_FS_RXFIFO1_RFADDR_7              OTG_FS_RXFIFO1_RFADDR_7_Msk                             /*!<RX fifo start address bit7*/
/********************  Bit definition for OTG_FS_RXFIFO2 register  *******************/
#define OTG_FS_RXFIFO2_RXDPB_Pos             (4U)
#define OTG_FS_RXFIFO2_RXDPB_Msk             (0x1UL << OTG_FS_RXFIFO2_RXDPB_Pos)                     /*!< 0x10 */
#define OTG_FS_RXFIFO2_RXDPB                 OTG_FS_RXFIFO2_RXDPB_Msk                                /*!<RX duble packet buff support*/
#define OTG_FS_RXFIFO2_RFSIZE_Pos            (5U)
#define OTG_FS_RXFIFO2_RFSIZE_Msk            (0x7UL << OTG_FS_RXFIFO2_RFSIZE_Pos)                    /*!< 0xe0 */
#define OTG_FS_RXFIFO2_RFSIZE                OTG_FS_RXFIFO2_RFSIZE_Msk                               /*!<RX fifo size*/
#define OTG_FS_RXFIFO2_RFSIZE_0_Msk          (0x1UL << OTG_FS_RXFIFO2_RFSIZE_Pos)                    /*!< 0x20 */
#define OTG_FS_RXFIFO2_RFSIZE_0              OTG_FS_RXFIFO2_RFSIZE_0_Msk                             /*!<RX fifo size bit0*/
#define OTG_FS_RXFIFO2_RFSIZE_1_Msk          (0x2UL << OTG_FS_RXFIFO2_RFSIZE_Pos)                    /*!< 0x40 */
#define OTG_FS_RXFIFO2_RFSIZE_1              OTG_FS_RXFIFO2_RFSIZE_1_Msk                             /*!<RX fifo size bit1*/
#define OTG_FS_RXFIFO2_RFSIZE_2_Msk          (0x4UL << OTG_FS_RXFIFO2_RFSIZE_Pos)                    /*!< 0x80 */
#define OTG_FS_RXFIFO2_RFSIZE_2              OTG_FS_RXFIFO2_RFSIZE_2_Msk                             /*!<RX fifo size bit2*/

/******************************************************************************/
/*                                                                            */
/*                     FLASH Control  (FLASH)                         */
/*                                                                            */
/******************************************************************************/
/*******************  Bit definition for FLASH_RDC register  *********************/
#define FLASH_RDC_LATENCY_Pos                     (0U)
#define FLASH_RDC_LATENCY_Msk                     (0xFUL << FLASH_RDC_LATENCY_Pos)
#define FLASH_RDC_LATENCY                         FLASH_RDC_LATENCY_Msk
#define FLASH_RDC_LATENCY_0_Msk                   (0x1UL << FLASH_RDC_LATENCY_Pos)
#define FLASH_RDC_LATENCY_0                       FLASH_RDC_LATENCY_0_Msk
#define FLASH_RDC_LATENCY_1_Msk                   (0x2UL << FLASH_RDC_LATENCY_Pos)
#define FLASH_RDC_LATENCY_1                       FLASH_RDC_LATENCY_1_Msk
#define FLASH_RDC_LATENCY_2_Msk                   (0x4UL << FLASH_RDC_LATENCY_Pos)
#define FLASH_RDC_LATENCY_2                       FLASH_RDC_LATENCY_2_Msk
#define FLASH_RDC_LATENCY_3_Msk                   (0x8UL << FLASH_RDC_LATENCY_Pos)
#define FLASH_RDC_LATENCY_3                       FLASH_RDC_LATENCY_3_Msk
#define FLASH_RDC_PRFTBE_Pos                      (4U)
#define FLASH_RDC_PRFTBE_Msk                      (0x1UL << FLASH_RDC_PRFTBE_Pos)
#define FLASH_RDC_PRFTBE                          FLASH_RDC_PRFTBE_Msk
#define FLASH_RDC_PRFTBS_Pos                      (5U)
#define FLASH_RDC_PRFTBS_Msk                      (0x1UL << FLASH_RDC_PRFTBS_Pos)
#define FLASH_RDC_PRFTBS                          FLASH_RDC_PRFTBS_Msk
/*******************  Bit definition for FLASH_KEYR register  *********************/
/*******************  Bit definition for FLASH_OPTKEYR register  *********************/
/*******************  Bit definition for FLASH_FR register  *********************/
#define FLASH_FR_BSY_Pos                        (0U)
#define FLASH_FR_BSY_Msk                        (0x1UL << FLASH_FR_BSY_Pos)
#define FLASH_FR_BSY                            FLASH_FR_BSY_Msk
#define FLASH_FR_PGERR_Pos                      (1U)
#define FLASH_FR_PGERR_Msk                      (0x1UL << FLASH_FR_PGERR_Pos)
#define FLASH_FR_PGERR                          FLASH_FR_PGERR_Msk
#define FLASH_FR_PGSERR_Pos                      (2U)
#define FLASH_FR_PGSERR_Msk                      (0x1UL << FLASH_FR_PGSERR_Pos)
#define FLASH_FR_PGSERR                          FLASH_FR_PGSERR_Msk
#define FLASH_FR_WRPRTERR_Pos                   (3U)
#define FLASH_FR_WRPRTERR_Msk                   (0x1UL << FLASH_FR_WRPRTERR_Pos)
#define FLASH_FR_WRPRTERR                       FLASH_FR_WRPRTERR_Msk
#define FLASH_FR_EOP_Pos                        (4U)
#define FLASH_FR_EOP_Msk                        (0x1UL << FLASH_FR_EOP_Pos)
#define FLASH_FR_EOP                            FLASH_FR_EOP_Msk
#define FLASH_FR_OPBERR_Pos                     (5U)
#define FLASH_FR_OPBERR_Msk                     (0x1UL << FLASH_FR_OPBERR_Pos)
#define FLASH_FR_OPBERR                         FLASH_FR_OPBERR_Msk
/*******************  Bit definition for FLASH_WRC register  *********************/
#define FLASH_WRC_PG_Pos                        (0U)
#define FLASH_WRC_PG_Msk                        (0x1UL << FLASH_WRC_PG_Pos)
#define FLASH_WRC_PG                            FLASH_WRC_PG_Msk
#define FLASH_WRC_PER_Pos                       (1U)
#define FLASH_WRC_PER_Msk                       (0x1UL << FLASH_WRC_PER_Pos)
#define FLASH_WRC_PER                           FLASH_WRC_PER_Msk
#define FLASH_WRC_MER_Pos                       (2U)
#define FLASH_WRC_MER_Msk                       (0x1UL << FLASH_WRC_MER_Pos)
#define FLASH_WRC_MER                           FLASH_WRC_MER_Msk
#define FLASH_WRC_ESIZE_Pos                     (4U)
#define FLASH_WRC_ESIZE_Msk                     (0x0UL << FLASH_WRC_ESIZE_Pos)
#define FLASH_WRC_ESIZE                         FLASH_WRC_ESIZE_Msk
#define FLASH_WRC_ESIZE_0_Msk                   (0x1UL << FLASH_WRC_ESIZE_Pos)
#define FLASH_WRC_ESIZE_0                       FLASH_WRC_ESIZE_0_Msk
#define FLASH_WRC_ESIZE_1_Msk                   (0x2UL << FLASH_WRC_ESIZE_Pos)
#define FLASH_WRC_ESIZE_1                       FLASH_WRC_ESIZE_1_Msk
#define FLASH_WRC_PNB_Pos                       (6U)
#define FLASH_WRC_PNB_Msk                       (0x3ffUL << FLASH_WRC_PNB_Pos)
#define FLASH_WRC_PNB                           FLASH_WRC_PNB_Msk
#define FLASH_WRC_PNB_0_Msk                     (0x1UL << FLASH_WRC_PNB_Pos)
#define FLASH_WRC_PNB_0                         FLASH_WRC_PNB_0_Msk
#define FLASH_WRC_PNB_1_Msk                     (0x2UL << FLASH_WRC_PNB_Pos)
#define FLASH_WRC_PNB_1                         FLASH_WRC_PNB_1_Msk
#define FLASH_WRC_PNB_2_Msk                     (0x4UL << FLASH_WRC_PNB_Pos)
#define FLASH_WRC_PNB_2                         FLASH_WRC_PNB_2_Msk
#define FLASH_WRC_PNB_3_Msk                     (0x8UL << FLASH_WRC_PNB_Pos)
#define FLASH_WRC_PNB_3                         FLASH_WRC_PNB_3_Msk
#define FLASH_WRC_PNB_4_Msk                     (0x10UL << FLASH_WRC_PNB_Pos)
#define FLASH_WRC_PNB_4                         FLASH_WRC_PNB_4_Msk
#define FLASH_WRC_PNB_5_Msk                     (0x20UL << FLASH_WRC_PNB_Pos)
#define FLASH_WRC_PNB_5                         FLASH_WRC_PNB_5_Msk
#define FLASH_WRC_PNB_6_Msk                     (0x40UL << FLASH_WRC_PNB_Pos)
#define FLASH_WRC_PNB_6                         FLASH_WRC_PNB_6_Msk
#define FLASH_WRC_PNB_7_Msk                     (0x80UL << FLASH_WRC_PNB_Pos)
#define FLASH_WRC_PNB_7                         FLASH_WRC_PNB_7_Msk
#define FLASH_WRC_PNB_8_Msk                     (0x100UL << FLASH_WRC_PNB_Pos)
#define FLASH_WRC_PNB_8                         FLASH_WRC_PNB_8_Msk
#define FLASH_WRC_PNB_9_Msk                     (0x200UL << FLASH_WRC_PNB_Pos)
#define FLASH_WRC_PNB_9                         FLASH_WRC_PNB_9_Msk
#define FLASH_WRC_STRT_Pos                      (16U)
#define FLASH_WRC_STRT_Msk                      (0x1UL << FLASH_WRC_STRT_Pos)
#define FLASH_WRC_STRT                          FLASH_WRC_STRT_Msk
#define FLASH_WRC_LOCK_Pos                      (17U)
#define FLASH_WRC_LOCK_Msk                      (0x1UL << FLASH_WRC_LOCK_Pos)
#define FLASH_WRC_LOCK                          FLASH_WRC_LOCK_Msk
#define FLASH_WRC_ERRIE_Pos                     (18U)
#define FLASH_WRC_ERRIE_Msk                     (0x1UL << FLASH_WRC_ERRIE_Pos)
#define FLASH_WRC_ERRIE                         FLASH_WRC_ERRIE_Msk
#define FLASH_WRC_EOPIE_Pos                     (19U)
#define FLASH_WRC_EOPIE_Msk                     (0x1UL << FLASH_WRC_EOPIE_Pos)
#define FLASH_WRC_EOPIE                         FLASH_WRC_EOPIE_Msk
/*******************  Bit definition for FLASH_OPBC register  *********************/
#define FLASH_OPBC_OPTLOCK_Pos                        (0U)
#define FLASH_OPBC_OPTLOCK_Msk                        (0x1UL << FLASH_OPBC_OPTLOCK_Pos)
#define FLASH_OPBC_OPTLOCK                            FLASH_OPBC_OPTLOCK_Msk
#define FLASH_OPBC_OPTSTRT_Pos                        (1U)
#define FLASH_OPBC_OPTSTRT_Msk                        (0x1UL << FLASH_OPBC_OPTSTRT_Pos)
#define FLASH_OPBC_OPTSTRT                            FLASH_OPBC_OPTSTRT_Msk
#define FLASH_OPBC_USER_Pos                           (5U)
#define FLASH_OPBC_USER_Msk                           (0x7UL << FLASH_OPBC_USER_Pos)
#define FLASH_OPBC_USER                               FLASH_OPBC_USER_Msk
#define FLASH_OPBC_USER_0_Msk                         (0x1UL << FLASH_OPBC_USER_Pos)
#define FLASH_OPBC_USER_0                             FLASH_OPBC_USER_0_Msk
#define FLASH_OPBC_USER_1_Msk                         (0x2UL << FLASH_OPBC_USER_Pos)
#define FLASH_OPBC_USER_1                             FLASH_OPBC_USER_1_Msk
#define FLASH_OPBC_USER_2_Msk                         (0x4UL << FLASH_OPBCUSER__Pos)
#define FLASH_OPBC_USER_2                             FLASH_OPBC_USER_2_Msk
#define FLASH_OPBC_RDP_Pos                            (8U)
#define FLASH_OPBC_RDP_Msk                            (0xffUL << FLASH_OPBC_RDP_Pos)
#define FLASH_OPBC_RDP                                FLASH_OPBC_RDP_Msk
#define FLASH_OPBC_RDP_0_Msk                          (0x1UL << FLASH_OPBC_RDP_Pos)
#define FLASH_OPBC_RDP_0                              FLASH_OPBC_RDP_0_Msk
#define FLASH_OPBC_RDP_1_Msk                          (0x2UL << FLASH_OPBC_RDP_Pos)
#define FLASH_OPBC_RDP_1                              FLASH_OPBC_RDP_1_Msk
#define FLASH_OPBC_RDP_2_Msk                          (0x4UL << FLASH_OPBC_RDP_Pos)
#define FLASH_OPBC_RDP_2                              FLASH_OPBC_RDP_2_Msk
#define FLASH_OPBC_RDP_3_Msk                          (0x8UL << FLASH_OPBC_RDP_Pos)
#define FLASH_OPBC_RDP_3                              FLASH_OPBC_RDP_3_Msk
#define FLASH_OPBC_RDP_4_Msk                          (0x10UL << FLASH_OPBC_RDP_Pos)
#define FLASH_OPBC_RDP_4                              FLASH_OPBC_RDP_4_Msk
#define FLASH_OPBC_RDP_5_Msk                          (0x20UL << FLASH_OPBC_RDP_Pos)
#define FLASH_OPBC_RDP_5                              FLASH_OPBC_RDP_5_Msk
#define FLASH_OPBC_RDP_6_Msk                          (0x40UL << FLASH_OPBC_RDP_Pos)
#define FLASH_OPBC_RDP_6                              FLASH_OPBC_RDP_6_Msk
#define FLASH_OPBC_RDP_7_Msk                          (0x80UL << FLASH_OPBC_RDP_Pos)
#define FLASH_OPBC_RDP_7                              FLASH_OPBC_RDP_7_Msk
#define FLASH_OPBC_BOR_EN_Pos                         (16U)
#define FLASH_OPBC_BOR_EN_Msk                         (0x1UL << FLASH_OPBC_BOR_EN_Pos)
#define FLASH_OPBC_BOR_EN                             FLASH_OPBC_BOR_EN_Msk
#define FLASH_OPBC_BORF_LEV_Pos                       (17U)
#define FLASH_OPBC_BORF_LEV_Msk                       (0x3UL << FLASH_OPBC_BORF_LEV_Pos)
#define FLASH_OPBC_BORF_LEV                           FLASH_OPBC_BORF_LEV_Msk
#define FLASH_OPBC_BORF_LEV_0_Msk                     (0x1UL << FLASH_OPBC_BORF_LEV_Pos)
#define FLASH_OPBC_BORF_LEV_0                         FLASH_OPBC_BORF_LEV_0_Msk
#define FLASH_OPBC_BORF_LEV_1_Msk                     (0x2UL << FLASH_OPBC_BORF_LEV_Pos)
#define FLASH_OPBC_BORF_LEV_1                         FLASH_OPBC_BORF_LEV_1_Msk
#define FLASH_OPBC_BORR_LEV_Pos                       (19U)
#define FLASH_OPBC_BORR_LEV_Msk                       (0x3UL << FLASH_OPBC_BORR_LEV_Pos)
#define FLASH_OPBC_BORR_LEV                           FLASH_OPBC_BORR_LEV_Msk
#define FLASH_OPBC_BORR_LEV_0_Msk                     (0x1UL << FLASH_OPBC_BORR_LEV_Pos)
#define FLASH_OPBC_BORR_LEV_0                         FLASH_OPBC_BORR_LEV_0_Msk
#define FLASH_OPBC_BORR_LEV_1_Msk                     (0x2UL << FLASH_OPBC_BORR_LEV_Pos)
#define FLASH_OPBC_BORR_LEV_1                         FLASH_OPBC_BORR_LEV_1_Msk
/*******************  Bit definition for FLASH_WRPR register  *********************/
/*******************  Bit definition for FLASH_FLAC_KEYR register  *********************/
/*******************  Bit definition for FLASH_FLAC_CR register  *********************/
#define FLASH_FLAC_CR_NVR_SEL_Pos                        (0U)
#define FLASH_FLAC_CR_NVR_SEL_Msk                        (0x1UL << FLASH_FLAC_CR_NVR_SEL_Pos)
#define FLASH_FLAC_CR_NVR_SEL                            FLASH_FLAC_CR_NVR_SEL_Msk
#define FLASH_FLAC_CR_SNB_Pos                            (1U)
#define FLASH_FLAC_CR_SNB_Msk                            (0x7fUL << FLASH_FLAC_CR_SNB_Pos)
#define FLASH_FLAC_CR_SNB                                FLASH_FLAC_CR_SNB_Msk
#define FLASH_FLAC_CR_SNB_0_Msk                          (0x1UL << FLASH_FLAC_CR_SNB_Pos)
#define FLASH_FLAC_CR_SNB_0                              FLASH_FLAC_CR_SNB_0_Msk
#define FLASH_FLAC_CR_SNB_1_Msk                          (0x2UL << FLASH_FLAC_CR_SNB_Pos)
#define FLASH_FLAC_CR_SNB_1                              FLASH_FLAC_CR_SNB_1_Msk
#define FLASH_FLAC_CR_SNB_2_Msk                          (0x4UL << FLASH_FLAC_CR_SNB_Pos)
#define FLASH_FLAC_CR_SNB_2                              FLASH_FLAC_CR_SNB_2_Msk
#define FLASH_FLAC_CR_SNB_3_Msk                          (0x8UL << FLASH_FLAC_CR_SNB_Pos)
#define FLASH_FLAC_CR_SNB_3                              FLASH_FLAC_CR_SNB_3_Msk
#define FLASH_FLAC_CR_SNB_4_Msk                          (0x10UL << FLASH_FLAC_CR_SNB_Pos)
#define FLASH_FLAC_CR_SNB_4                              FLASH_FLAC_CR_SNB_4_Msk
#define FLASH_FLAC_CR_SNB_5_Msk                          (0x20UL << FLASH_FLAC_CR_SNB_Pos)
#define FLASH_FLAC_CR_SNB_5                              FLASH_FLAC_CR_SNB_5_Msk
#define FLASH_FLAC_CR_SNB_6_Msk                          (0x40UL << FLASH_FLAC_CR_SNB_Pos)
#define FLASH_FLAC_CR_SNB_6                              FLASH_FLAC_CR_SNB_6_Msk
#define FLASH_FLAC_CR_TESTEN_Pos                         (8U)
#define FLASH_FLAC_CR_TESTEN_Msk                         (0x1UL << FLASH_FLAC_CR_TESTEN_Pos)
#define FLASH_FLAC_CR_TESTEN                             FLASH_FLAC_CR_TESTEN_Msk
#define FLASH_FLAC_CR_BLKERA_EN_Pos                      (9U)
#define FLASH_FLAC_CR_BLKERA_EN_Msk                      (0x1UL << FLASH_FLAC_CR_BLKERA_EN_Pos)
#define FLASH_FLAC_CR_BLKERA_EN                          FLASH_FLAC_CR_BLKERA_EN_Msk
#define FLASH_FLAC_CR_PGCHK_EN_Pos                       (10U)
#define FLASH_FLAC_CR_PGCHK_EN_Msk                       (0x1UL << FLASH_FLAC_CR_PGCHK_EN_Pos)
#define FLASH_FLAC_CR_PGCHK_EN                           FLASH_FLAC_CR_PGCHK_EN_Msk
/*******************  Bit definition for FLASH_FLAC_ITEST register  *********************/
#define FLASH_FLAC_ITEST_PA0_TEST_SEL_Pos                (0U)
#define FLASH_FLAC_ITEST_PA0_TEST_SEL_Msk                (0x1fUL << FLASH_FLAC_ITEST_PA0_TEST_SEL_Pos)
#define FLASH_FLAC_ITEST_PA0_TEST_SEL                    FLASH_FLAC_ITEST_PA0_TEST_SEL_Msk
#define FLASH_FLAC_ITEST_PA0_TEST_SEL_0_Msk              (0x1UL << FLASH_OPBC_RDP_FLASH_FLAC_ITEST_PA0_TEST_SEL_Pos)
#define FLASH_FLAC_ITEST_PA0_TEST_SEL_0                  FLASH_FLAC_ITEST_PA0_TEST_SEL_0_Msk
#define FLASH_FLAC_ITEST_PA0_TEST_SEL_1_Msk              (0x2UL << FLASH_OPBC_RDP_FLASH_FLAC_ITEST_PA0_TEST_SEL_Pos)
#define FLASH_FLAC_ITEST_PA0_TEST_SEL_1                  FLASH_FLAC_ITEST_PA0_TEST_SEL_1_Msk
#define FLASH_FLAC_ITEST_PA0_TEST_SEL_2_Msk              (0x4UL << FLASH_OPBC_RDP_FLASH_FLAC_ITEST_PA0_TEST_SEL_Pos)
#define FLASH_FLAC_ITEST_PA0_TEST_SEL_2                  FLASH_FLAC_ITEST_PA0_TEST_SEL_2_Msk
#define FLASH_FLAC_ITEST_PA0_TEST_SEL_3_Msk              (0x8UL << FLASH_OPBC_RDP_FLASH_FLAC_ITEST_PA0_TEST_SEL_Pos)
#define FLASH_FLAC_ITEST_PA0_TEST_SEL_3                  FLASH_FLAC_ITEST_PA0_TEST_SEL_3_Msk
#define FLASH_FLAC_ITEST_PA0_TEST_SEL_4_Msk              (0x10UL << FLASH_OPBC_RDP_FLASH_FLAC_ITEST_PA0_TEST_SEL_Pos)
#define FLASH_FLAC_ITEST_PA0_TEST_SEL_4                  FLASH_FLAC_ITEST_PA0_TEST_SEL_4_Msk
#define FLASH_FLAC_ITEST_ADC1_ENCTR_Pos                  (5U)
#define FLASH_FLAC_ITEST_ADC1_ENCTR_Msk                  (0x7UL << FLASH_FLAC_ITEST_ADC1_ENCTR_Pos)
#define FLASH_FLAC_ITEST_ADC1_ENCTR                      FLASH_FLAC_ITEST_ADC1_ENCTR_Msk
#define FLASH_FLAC_ITEST_ADC1_ENCTR_0_Msk                (0x1UL << FLASH_FLAC_ITEST_ADC1_ENCTR_Pos)
#define FLASH_FLAC_ITEST_ADC1_ENCTR_0                    FLASH_FLAC_ITEST_ADC1_ENCTR_0_Msk
#define FLASH_FLAC_ITEST_ADC1_ENCTR_1_Msk                (0x2UL << FLASH_FLAC_ITEST_ADC1_ENCTR_Pos)
#define FLASH_FLAC_ITEST_ADC1_ENCTR_1                    FLASH_FLAC_ITEST_ADC1_ENCTR_1_Msk
#define FLASH_FLAC_ITEST_ADC1_ENCTR_2_Msk                (0x4UL << FLASH_FLAC_ITEST_ADC1_ENCTR_Pos)
#define FLASH_FLAC_ITEST_ADC1_ENCTR_2                    FLASH_FLAC_ITEST_ADC1_ENCTR_2_Msk
#define FLASH_FLAC_ITEST_ADC2_ENCTR_Pos                  (8U)
#define FLASH_FLAC_ITEST_ADC2_ENCTR_Msk                  (0x7UL << FLASH_FLAC_ITEST_ADC2_ENCTR_Pos)
#define FLASH_FLAC_ITEST_ADC2_ENCTR                      FLASH_FLAC_ITEST_ADC2_ENCTR_Msk
#define FLASH_FLAC_ITEST_ADC2_ENCTR_0_Msk                (0x1UL << FLASH_FLAC_ITEST_ADC2_ENCTR_Pos)
#define FLASH_FLAC_ITEST_ADC2_ENCTR_0                    FLASH_FLAC_ITEST_ADC2_ENCTR_0_Msk
#define FLASH_FLAC_ITEST_ADC2_ENCTR_1_Msk                (0x2UL << FLASH_FLAC_ITEST_ADC2_ENCTR_Pos)
#define FLASH_FLAC_ITEST_ADC2_ENCTR_1                    FLASH_FLAC_ITEST_ADC2_ENCTR_1_Msk
#define FLASH_FLAC_ITEST_ADC2_ENCTR_2_Msk                (0x4UL << FLASH_FLAC_ITEST_ADC2_ENCTR_Pos)
#define FLASH_FLAC_ITEST_ADC2_ENCTR_2                    FLASH_FLAC_ITEST_ADC2_ENCTR_2_Msk
#define FLASH_FLAC_ITEST_ADC3_ENCTR_Pos                  (11U)
#define FLASH_FLAC_ITEST_ADC3_ENCTR_Msk                  (0x7UL << FLASH_FLAC_ITEST_ADC3_ENCTR_Pos)
#define FLASH_FLAC_ITEST_ADC3_ENCTR                      FLASH_FLAC_ITEST_ADC3_ENCTR_Msk
#define FLASH_FLAC_ITEST_ADC3_ENCTR_0_Msk                (0x1UL << FLASH_FLAC_ITEST_ADC3_ENCTR_Pos)
#define FLASH_FLAC_ITEST_ADC3_ENCTR_0                    FLASH_FLAC_ITEST_ADC3_ENCTR_0_Msk
#define FLASH_FLAC_ITEST_ADC3_ENCTR_1_Msk                (0x2UL << FLASH_FLAC_ITEST_ADC3_ENCTR_Pos)
#define FLASH_FLAC_ITEST_ADC3_ENCTR_1                    FLASH_FLAC_ITEST_ADC3_ENCTR_1_Msk
#define FLASH_FLAC_ITEST_ADC3_ENCTR_2_Msk                (0x4UL << FLASH_FLAC_ITEST_ADC3_ENCTR_Pos)
#define FLASH_FLAC_ITEST_ADC3_ENCTR_2                    FLASH_FLAC_ITEST_ADC3_ENCTR_2_Msk
#define FLASH_FLAC_ITEST_ADC1_CAL_OK_Pos                 (14U)
#define FLASH_FLAC_ITEST_ADC1_CAL_OK_Msk                 (0x1UL << FLASH_FLAC_ITEST_ADC1_CAL_OK_Pos)
#define FLASH_FLAC_ITEST_ADC1_CAL_OK                     FLASH_FLAC_ITEST_ADC1_CAL_OK_Msk
#define FLASH_FLAC_ITEST_ADC1_EOC_OK_Pos                 (15U)
#define FLASH_FLAC_ITEST_ADC1_EOC_OK_Msk                 (0x1UL << FLASH_FLAC_ITEST_ADC1_EOC_OK_Pos)
#define FLASH_FLAC_ITEST_ADC1_EOC_OK                     FLASH_FLAC_ITEST_ADC1_EOC_OK_Msk
#define FLASH_FLAC_ITEST_ADC2_CAL_OK_Pos                 (16U)
#define FLASH_FLAC_ITEST_ADC2_CAL_OK_Msk                 (0x1UL << FLASH_FLAC_ITEST_ADC2_CAL_OK_Pos)
#define FLASH_FLAC_ITEST_ADC2_CAL_OK                     FLASH_FLAC_ITEST_ADC2_CAL_OK_Msk
#define FLASH_FLAC_ITEST_ADC2_EOC_OK_Pos                 (17U)
#define FLASH_FLAC_ITEST_ADC2_EOC_OK_Msk                 (0x1UL << FLASH_FLAC_ITEST_ADC2_EOC_OK_Pos)
#define FLASH_FLAC_ITEST_ADC2_EOC_OK                     FLASH_FLAC_ITEST_ADC2_EOC_OK_Msk
#define FLASH_FLAC_ITEST_ADC3_CAL_OK_Pos                 (18U)
#define FLASH_FLAC_ITEST_ADC3_CAL_OK_Msk                 (0x1UL << FLASH_FLAC_ITEST_ADC3_CAL_OK_Pos)
#define FLASH_FLAC_ITEST_ADC3_CAL_OK                     FLASH_FLAC_ITEST_ADC3_CAL_OK_Msk
#define FLASH_FLAC_ITEST_ADC3_EOC_OK_Pos                 (19U)
#define FLASH_FLAC_ITEST_AD3_EOC_OKC_Msk                 (0x1UL << FLASH_FLAC_ITEST_ADC3_EOC_OK_Pos)
#define FLASH_FLAC_ITEST_ADC3_EOC_OK                     FLASH_FLAC_ITEST_ADC3_EOC_OK_Msk
/*******************  Bit definition for FLASH_FLAC_FCFG0 register  *********************/
#define FLASH_FLAC_FCFG0_HSI_TRIM_Pos                        (0U)
#define FLASH_FLAC_FCFG0_HSI_TRIM_Msk                        (0xffUL << FLASH_FLAC_FCFG0_HSI_TRIM_Pos)
#define FLASH_FLAC_FCFG0_HSI_TRIM                            FLASH_FLAC_FCFG0_HSI_TRIM_Msk
#define FLASH_FLAC_FCFG0_HSI_TRIM_0_Msk                      (0x1UL << FLASH_FLAC_FCFG0_HSI_TRIM_Pos)
#define FLASH_FLAC_FCFG0_HSI_TRIM_0                          FLASH_FLAC_FCFG0_HSI_TRIM_0_Msk
#define FLASH_FLAC_FCFG0_HSI_TRIM_1_Msk                      (0x2UL << FLASH_FLAC_FCFG0_HSI_TRIM_Pos)
#define FLASH_FLAC_FCFG0_HSI_TRIM_1                          FLASH_FLAC_FCFG0_HSI_TRIM_1_Msk
#define FLASH_FLAC_FCFG0_HSI_TRIM_2_Msk                      (0x4UL << FLASH_FLAC_FCFG0_HSI_TRIM_Pos)
#define FLASH_FLAC_FCFG0_HSI_TRIM_2                          FLASH_FLAC_FCFG0__HSI_TRIM_2Msk
#define FLASH_FLAC_FCFG0_HSI_TRIM_3_Msk                      (0x8UL << FLASH_FLAC_FCFG0_HSI_TRIM_Pos)
#define FLASH_FLAC_FCFG0_HSI_TRIM_3                          FLASH_FLAC_FCFG0_HSI_TRIM_3_Msk
#define FLASH_FLAC_FCFG0_HSI_TRIM_4_Msk                      (0x10UL << FLASH_FLAC_FCFG0_HSI_TRIM_Pos)
#define FLASH_FLAC_FCFG0_HSI_TRIM_4                          FLASH_FLAC_FCFG0_HSI_TRIM_4_Msk
#define FLASH_FLAC_FCFG0_HSI_TRIM_5_Msk                      (0x20UL << FLASH_FLAC_FCFG0_HSI_TRIM_Pos)
#define FLASH_FLAC_FCFG0_HSI_TRIM_5                          FLASH_FLAC_FCFG0_HSI_TRIM_5_Msk
#define FLASH_FLAC_FCFG0_HSI_TRIM_6_Msk                      (0x40UL << FLASH_FLAC_FCFG0_HSI_TRIM_Pos)
#define FLASH_FLAC_FCFG0_HSI_TRIM_6                          FLASH_FLAC_FCFG0_HSI_TRIM_6_Msk
#define FLASH_FLAC_FCFG0_HSI_TRIM_7_Msk                      (0x80UL << FLASH_FLAC_FCFG0_HSI_TRIM_Pos)
#define FLASH_FLAC_FCFG0_HSI_TRIM_7                          FLASH_FLAC_FCFG0_HSI_TRIM_7_Msk
#define FLASH_FLAC_FCFG0_LDOVREF_TRIM_1_Pos                  (8U)
#define FLASH_FLAC_FCFG0_LDOVREF_TRIM_1_Msk                  (0xfUL << FLASH_FLAC_FCFG0_LDOVREF_TRIM_1_Pos)
#define FLASH_FLAC_FCFG0_LDOVREF_TRIM_1                      FLASH_FLAC_FCFG0_LDOVREF_TRIM_1_Msk
#define FLASH_FLAC_FCFG0_LDOVREF_TRIM_1_0_Msk                (0x1UL << FLASH_FLAC_FCFG0_LDOVREF_TRIM_1_Pos)
#define FLASH_FLAC_FCFG0_LDOVREF_TRIM_1_0                    FLASH_FLAC_FCFG0_LDOVREF_TRIM_1_0_Msk
#define FLASH_FLAC_FCFG0_LDOVREF_TRIM_1_1_Msk                (0x2UL << FLASH_FLAC_FCFG0_LDOVREF_TRIM_1_Pos)
#define FLASH_FLAC_FCFG0_LDOVREF_TRIM_1_1                    FLASH_FLAC_FCFG0_LDOVREF_TRIM_1_1_Msk
#define FLASH_FLAC_FCFG0_LDOVREF_TRIM_1_2_Msk                (0x4UL << FLASH_FLAC_FCFG0_LDOVREF_TRIM_1_Pos)
#define FLASH_FLAC_FCFG0_LDOVREF_TRIM_1_2                    FLASH_FLAC_FCFG0__LDOVREF_TRIM_1_2Msk
#define FLASH_FLAC_FCFG0_LDOVREF_TRIM_1_3_Msk                (0x8UL << FLASH_FLAC_FCFG0_LDOVREF_TRIM_1_Pos)
#define FLASH_FLAC_FCFG0_LDOVREF_TRIM_1_3                    FLASH_FLAC_FCFG0_LDOVREF_TRIM_1_3_Msk
#define FLASH_FLAC_FCFG0_LDOVREF_TRIM_2_Pos                  (12U)
#define FLASH_FLAC_FCFG0_LDOVREF_TRIM_2_Msk                  (0xfUL << FLASH_FLAC_FCFG0_LDOVREF_TRIM_2_Pos)
#define FLASH_FLAC_FCFG0_LDOVREF_TRIM_2                      FLASH_FLAC_FCFG0_LDOVREF_TRIM_2_Msk
#define FLASH_FLAC_FCFG0_LDOVREF_TRIM_2_0_Msk                (0x1UL << FLASH_FLAC_FCFG0_LDOVREF_TRIM_2_Pos)
#define FLASH_FLAC_FCFG0_LDOVREF_TRIM_2_0                    FLASH_FLAC_FCFG0_LDOVREF_TRIM_2_0_Msk
#define FLASH_FLAC_FCFG0_LDOVREF_TRIM_2_1_Msk                (0x2UL << FLASH_FLAC_FCFG0_LDOVREF_TRIM_2_Pos)
#define FLASH_FLAC_FCFG0_LDOVREF_TRIM_2_1                    FLASH_FLAC_FCFG0_LDOVREF_TRIM_2_1_Msk
#define FLASH_FLAC_FCFG0_LDOVREF_TRIM_2_2_Msk                (0x4UL << FLASH_FLAC_FCFG0_LDOVREF_TRIM_2_Pos)
#define FLASH_FLAC_FCFG0_LDOVREF_TRIM_2_2                    FLASH_FLAC_FCFG0__LDOVREF_TRIM_2_2Msk
#define FLASH_FLAC_FCFG0_LDOVREF_TRIM_2_3_Msk                (0x8UL << FLASH_FLAC_FCFG0_LDOVREF_TRIM_2_Pos)
#define FLASH_FLAC_FCFG0_LDOVREF_TRIM_2_3                    FLASH_FLAC_FCFG0_LDOVREF_TRIM_2_3_Msk
#define FLASH_FLAC_FCFG0_LDOVREF_TRIM_3_Pos                  (16U)
#define FLASH_FLAC_FCFG0_LDOVREF_TRIM_3_Msk                  (0xfUL << FLASH_FLAC_FCFG0_LDOVREF_TRIM_3_Pos)
#define FLASH_FLAC_FCFG0_LDOVREF_TRIM_3                      FLASH_FLAC_FCFG0_LDOVREF_TRIM_3_Msk
#define FLASH_FLAC_FCFG0_LDOVREF_TRIM_3_0_Msk                (0x1UL << FLASH_FLAC_FCFG0_LDOVREF_TRIM_3_Pos)
#define FLASH_FLAC_FCFG0_LDOVREF_TRIM_3_0                    FLASH_FLAC_FCFG0_LDOVREF_TRIM_3_0_Msk
#define FLASH_FLAC_FCFG0_LDOVREF_TRIM_3_1_Msk                (0x2UL << FLASH_FLAC_FCFG0_LDOVREF_TRIM_3_Pos)
#define FLASH_FLAC_FCFG0_LDOVREF_TRIM_3_1                    FLASH_FLAC_FCFG0_LDOVREF_TRIM_3_1_Msk
#define FLASH_FLAC_FCFG0_LDOVREF_TRIM_3_2_Msk                (0x4UL << FLASH_FLAC_FCFG0_LDOVREF_TRIM_3_Pos)
#define FLASH_FLAC_FCFG0_LDOVREF_TRIM_3_2                    FLASH_FLAC_FCFG0__LDOVREF_TRIM_3_2Msk
#define FLASH_FLAC_FCFG0_LDOVREF_TRIM_3_3_Msk                (0x8UL << FLASH_FLAC_FCFG0_LDOVREF_TRIM_3_Pos)
#define FLASH_FLAC_FCFG0_LDOVREF_TRIM_3_3                    FLASH_FLAC_FCFG0_LDOVREF_TRIM_3_3_Msk
#define FLASH_FLAC_FCFG0_VBG_TC_TRIM_Pos                     (20U)
#define FLASH_FLAC_FCFG0_VBG_TC_TRIM_Msk                     (0xfUL << FLASH_FLAC_FCFG0_VBG_TC_TRIM_Pos)
#define FLASH_FLAC_FCFG0_VBG_TC_TRIM                         FLASH_FLAC_FCFG0_VBG_TC_TRIM_Msk
#define FLASH_FLAC_FCFG0_VBG_TC_TRIM_0_Msk                   (0x1UL << FLASH_FLAC_FCFG0_VBG_TC_TRIM_Pos)
#define FLASH_FLAC_FCFG0_VBG_TC_TRIM_0                       FLASH_FLAC_FCFG0_VBG_TC_TRIM_0_Msk
#define FLASH_FLAC_FCFG0_VBG_TC_TRIM_1_Msk                   (0x2UL << FLASH_FLAC_FCFG0_VBG_TC_TRIM_Pos)
#define FLASH_FLAC_FCFG0_VBG_TC_TRIM_1                       FLASH_FLAC_FCFG0_VBG_TC_TRIM_1_Msk
#define FLASH_FLAC_FCFG0_VBG_TC_TRIM_2_Msk                   (0x4UL << FLASH_FLAC_FCFG0_VBG_TC_TRIM_Pos)
#define FLASH_FLAC_FCFG0_VBG_TC_TRIM_2                       FLASH_FLAC_FCFG0__VBG_TC_TRIM_2Msk
#define FLASH_FLAC_FCFG0_VBG_TC_TRIM_3_Msk                   (0x8UL << FLASH_FLAC_FCFG0_VBG_TC_TRIM_Pos)
#define FLASH_FLAC_FCFG0_VBG_TC_TRIM_3                       FLASH_FLAC_FCFG0_VBG_TC_TRIM_3_Msk
#define FLASH_FLAC_FCFG0_LSI_TRIM_Pos                        (24U)
#define FLASH_FLAC_FCFG0_LSI_TRIM_Msk                        (0xfUL << FLASH_FLAC_FCFG0_LSI_TRIM_Pos)
#define FLASH_FLAC_FCFG0_LSI_TRIM                            FLASH_FLAC_FCFG0_LSI_TRIM_Msk
#define FLASH_FLAC_FCFG0_LSI_TRIM_0_Msk                      (0x1UL << FLASH_FLAC_FCFG0_LSI_TRIM_Pos)
#define FLASH_FLAC_FCFG0_LSI_TRIM_0                          FLASH_FLAC_FCFG0_LSI_TRIM_0_Msk
#define FLASH_FLAC_FCFG0_LSI_TRIM_1_Msk                      (0x2UL << FLASH_FLAC_FCFG0_LSI_TRIM_Pos)
#define FLASH_FLAC_FCFG0_LSI_TRIM_1                          FLASH_FLAC_FCFG0_LSI_TRIM_1_Msk
#define FLASH_FLAC_FCFG0_LSI_TRIM_2_Msk                      (0x4UL << FLASH_FLAC_FCFG0_LSI_TRIM_Pos)
#define FLASH_FLAC_FCFG0_LSI_TRIM_2                          FLASH_FLAC_FCFG0_LSI_TRIM_2_Msk
#define FLASH_FLAC_FCFG0_LSI_TRIM_3_Msk                      (0x8UL << FLASH_FLAC_FCFG0_LSI_TRIM_Pos)
#define FLASH_FLAC_FCFG0_LSI_TRIM_3                          FLASH_FLAC_FCFG0_LSI_TRIM_3_Msk
#define FLASH_FLAC_FCFG0_VREFINT_TRIM_Pos                    (28U)
#define FLASH_FLAC_FCFG0_VREFINT_TRIM_Msk                    (0xfUL << FLASH_FLAC_FCFG0_VREFINT_TRIM_Pos)
#define FLASH_FLAC_FCFG0_VREFINT_TRIM                        FLASH_FLAC_FCFG0_VREFINT_TRIM_Msk
#define FLASH_FLAC_FCFG0_VREFINT_TRIM_0_Msk                  (0x1UL << FLASH_FLAC_FCFG0_VREFINT_TRIM_Pos)
#define FLASH_FLAC_FCFG0_VREFINT_TRIM_0                      FLASH_FLAC_FCFG0_VREFINT_TRIM_0_Msk
#define FLASH_FLAC_FCFG0_VREFINT_TRIM_1_Msk                  (0x2UL << FLASH_FLAC_FCFG0_VREFINT_TRIM_Pos)
#define FLASH_FLAC_FCFG0_VREFINT_TRIM_1                      FLASH_FLAC_FCFG0_VREFINT_TRIM_1_Msk
#define FLASH_FLAC_FCFG0_VREFINT_TRIM_2_Msk                  (0x4UL << FLASH_FLAC_FCFG0_VREFINT_TRIM_Pos)
#define FLASH_FLAC_FCFG0_VREFINT_TRIM_2                      FLASH_FLAC_FCFG0_VREFINT_TRIM_2_Msk
#define FLASH_FLAC_FCFG0_VREFINT_TRIM_3_Msk                  (0x8UL << FLASH_FLAC_FCFG0_VREFINT_TRIM_Pos)
#define FLASH_FLAC_FCFG0_VREFINT_TRIM_3                      FLASH_FLAC_FCFG0_VREFINT_TRIM_3_Msk

/*******************  Bit definition for FLASH_FLAC_FCFG1 register  *********************/
#define FLASH_FLAC_FCFG1_LSE_CNT_OPT_Pos                     (0U)
#define FLASH_FLAC_FCFG1_LSE_CNT_OPT_Msk                     (0x3UL << FLASH_FLAC_FCFG1_LSE_CNT_OPT_Pos)
#define FLASH_FLAC_FCFG1_LSE_CNT_OPT                         FLASH_FLAC_FCFG1_LSE_CNT_OPT_Msk
#define FLASH_FLAC_FCFG1_LSE_CNT_OPT_0_Msk                   (0x1UL << FLASH_FLAC_FCFG1_LSE_CNT_OPT_Pos)
#define FLASH_FLAC_FCFG1_LSE_CNT_OPT_0                       FLASH_FLAC_FCFG1_LSE_CNT_OPT_0_Msk
#define FLASH_FLAC_FCFG1_LSE_CNT_OPT_1_Msk                   (0x2UL << FLASH_FLAC_FCFG1_LSE_CNT_OPT_Pos)
#define FLASH_FLAC_FCFG1_LSE_CNT_OPT_1                       FLASH_FLAC_FCFG1_LSE_CNT_OPT_1_Msk
#define FLASH_FLAC_FCFG1_BRR_CNT_OPT_Pos                     (2U)
#define FLASH_FLAC_FCFG1_BRR_CNT_OPT_Msk                     (0x3UL << FLASH_FLAC_FCFG1_BRR_CNT_OPT_Pos)
#define FLASH_FLAC_FCFG1_BRR_CNT_OPT                         FLASH_FLAC_FCFG1_BRR_CNT_OPT_Msk
#define FLASH_FLAC_FCFG1_BRR_CNT_OPT_0_Msk                   (0x1UL << FLASH_FLAC_FCFG1_BRR_CNT_OPT_Pos)
#define FLASH_FLAC_FCFG1_BRR_CNT_OPT_0                       FLASH_FLAC_FCFG1_BRR_CNT_OPT_0_Msk
#define FLASH_FLAC_FCFG1_BRR_CNT_OPT_1_Msk                   (0x2UL << FLASH_FLAC_FCFG1_BRR_CNT_OPT_Pos)
#define FLASH_FLAC_FCFG1_BRR_CNT_OPT_1                       FLASH_FLAC_FCFG1_BRR_CNT_OPT_1_Msk
#define FLASH_FLAC_FCFG1_HSI48M_TC_TRIM_Pos                  (4U)
#define FLASH_FLAC_FCFG1_HSI48M_TC_TRIM_Msk                  (0xfUL << FLASH_FLAC_FCFG1_HSI48M_TC_TRIM_Pos)
#define FLASH_FLAC_FCFG1_HSI48M_TC_TRIM                      FLASH_FLAC_FCFG1_HSI48M_TC_TRIM_Msk
#define FLASH_FLAC_FCFG1_HSI48M_TC_TRIM_0_Msk                (0x1UL << FLASH_FLAC_FCFG1_HSI48M_TC_TRIM_Pos)
#define FLASH_FLAC_FCFG1_HSI48M_TC_TRIM_0                    FLASH_FLAC_FCFG1_HSI48M_TC_TRIM_0_Msk
#define FLASH_FLAC_FCFG1_HSI48M_TC_TRIM_1_Msk                (0x2UL << FLASH_FLAC_FCFG1_HSI48M_TC_TRIM_Pos)
#define FLASH_FLAC_FCFG1_HSI48M_TC_TRIM_1                    FLASH_FLAC_FCFG1_HSI48M_TC_TRIM_1_Msk
#define FLASH_FLAC_FCFG1_HSI48M_TC_TRIM_2_Msk                (0x4UL << FLASH_FLAC_FCFG1_HSI48M_TC_TRIM_Pos)
#define FLASH_FLAC_FCFG1_HSI48M_TC_TRIM_2                    FLASH_FLAC_FCFG1_HSI48M_TC_TRIM_2_Msk
#define FLASH_FLAC_FCFG1_HSI48M_TC_TRIM_3_Msk                (0x8UL << FLASH_FLAC_FCFG1_HSI48M_TC_TRIM_Pos)
#define FLASH_FLAC_FCFG1_HSI48M_TC_TRIM_3                    FLASH_FLAC_FCFG1_HSI48M_TC_TRIM_3_Msk
#define FLASH_FLAC_FCFG1_HSI48M_TRIM_M_Pos                   (8U)
#define FLASH_FLAC_FCFG1_HSI48M_TRIM_M_Msk                   (0x1fUL << FLASH_FLAC_FCFG1_HSI48M_TRIM_M_Pos)
#define FLASH_FLAC_FCFG1_HSI48M_TRIM_M                       FLASH_FLAC_FCFG1_HSI48M_TRIM_M_Msk
#define FLASH_FLAC_FCFG1_HSI48M_TRIM_M_0_Msk                 (0x1UL << FLASH_FLAC_FCFG1_HSI48M_TRIM_M_Pos)
#define FLASH_FLAC_FCFG1_HSI48M_TRIM_M_0                     FLASH_FLAC_FCFG1_HSI48M_TRIM_M_0_Msk
#define FLASH_FLAC_FCFG1_HSI48M_TRIM_M_1_Msk                 (0x2UL << FLASH_FLAC_FCFG1_HSI48M_TRIM_M_Pos)
#define FLASH_FLAC_FCFG1_HSI48M_TRIM_M_1                     FLASH_FLAC_FCFG1_HSI48M_TRIM_M_1_Msk
#define FLASH_FLAC_FCFG1_HSI48M_TRIM_M_2_Msk                 (0x4UL << FLASH_FLAC_FCFG1_HSI48M_TRIM_M_Pos)
#define FLASH_FLAC_FCFG1_HSI48M_TRIM_M_2                     FLASH_FLAC_FCFG1_HSI48M_TRIM_M_2_Msk
#define FLASH_FLAC_FCFG1_HSI48M_TRIM_M_3_Msk                 (0x8UL << FLASH_FLAC_FCFG1_HSI48M_TRIM_M_Pos)
#define FLASH_FLAC_FCFG1_HSI48M_TRIM_M_3                     FLASH_FLAC_FCFG1_HSI48M_TRIM_M_3_Msk
#define FLASH_FLAC_FCFG1_HSI48M_TRIM_M_4_Msk                 (0x10UL << FLASH_FLAC_FCFG1_HSI48M_TRIM_M_Pos)
#define FLASH_FLAC_FCFG1_HSI48M_TRIM_M_4                     FLASH_FLAC_FCFG1_HSI48M_TRIM_M_4_Msk
#define FLASH_FLAC_FCFG1_HSI48M_TS_TRIM_Pos                   (13U)
#define FLASH_FLAC_FCFG1_HSI48M_TS_TRIM_Msk                   (0x7UL << FLASH_FLAC_FCFG1_HSI48M_TS_TRIM_Pos)
#define FLASH_FLAC_FCFG1_HSI48M_TS_TRIM                       FLASH_FLAC_FCFG1_HSI48M_TS_TRIM_Msk
#define FLASH_FLAC_FCFG1_HSI48M_TS_TRIM_0_Msk                 (0x1UL << FLASH_FLAC_FCFG1_HSI48M_TS_TRIM_Pos)
#define FLASH_FLAC_FCFG1_HSI48M_TS_TRIM_0                     FLASH_FLAC_FCFG1_HSI48M_TS_TRIM_0_Msk
#define FLASH_FLAC_FCFG1_HSI48M_TS_TRIM_1_Msk                 (0x2UL << FLASH_FLAC_FCFG1_HSI48M_TS_TRIM_Pos)
#define FLASH_FLAC_FCFG1_HSI48M_TS_TRIM_1                     FLASH_FLAC_FCFG1_HSI48M_TS_TRIM_1_Msk
#define FLASH_FLAC_FCFG1_HSI48M_TS_TRIM_2_Msk                 (0x4UL << FLASH_FLAC_FCFG1_HSI48M_TS_TRIM_Pos)
#define FLASH_FLAC_FCFG1_HSI48M_TS_TRIM_2                     FLASH_FLAC_FCFG1_HSI48M_TS_TRIM_2_Msk
#define FLASH_FLAC_FCFG1_HSI48M_TRIM_H_Pos                    (16U)
#define FLASH_FLAC_FCFG1_HSI48M_TRIM_H_Msk                    (0xfUL << FLASH_FLAC_FCFG1_HSI48M_TRIM_H_Pos)
#define FLASH_FLAC_FCFG1_HSI48M_TRIM_H                        FLASH_FLAC_FCFG1_HSI48M_TRIM_H_Msk
#define FLASH_FLAC_FCFG1_HSI48M_TRIM_H_0_Msk                  (0x1UL << FLASH_FLAC_FCFG1_HSI48M_TRIM_H_Pos)
#define FLASH_FLAC_FCFG1_HSI48M_TRIM_H_0                      FLASH_FLAC_FCFG1_HSI48M_TRIM_H_0_Msk
#define FLASH_FLAC_FCFG1_HSI48M_TRIM_H_1_Msk                  (0x2UL << FLASH_FLAC_FCFG1_HSI48M_TRIM_H_Pos)
#define FLASH_FLAC_FCFG1_HSI48M_TRIM_H_1                      FLASH_FLAC_FCFG1_HSI48M_TRIM_H_1_Msk
#define FLASH_FLAC_FCFG1_HSI48M_TRIM_H_2_Msk                  (0x4UL << FLASH_FLAC_FCFG1_HSI48M_TRIM_H_Pos)
#define FLASH_FLAC_FCFG1_HSI48M_TRIM_H_2                      FLASH_FLAC_FCFG1_HSI48M_TRIM_H_2_Msk
#define FLASH_FLAC_FCFG1_HSI48M_TRIM_H_3_Msk                  (0x8UL << FLASH_FLAC_FCFG1_HSI48M_TRIM_H_Pos)
#define FLASH_FLAC_FCFG1_HSI48M_TRIM_H_3                      FLASH_FLAC_FCFG1_HSI48M_TRIM_H_3_Msk
#define FLASH_FLAC_FCFG1_HSE_CNT_Pos                          (20U)
#define FLASH_FLAC_FCFG1_HSE_CNT_Msk                          (0x3UL << FLASH_FLAC_FCFG1_HSE_CNT_Pos)
#define FLASH_FLAC_FCFG1_HSE_CNT                              FLASH_FLAC_FCFG1_HSE_CNT_Msk
#define FLASH_FLAC_FCFG1_HSE_CNT_0_Msk                        (0x1UL << FLASH_FLAC_FCFG1_HSE_CNT_Pos)
#define FLASH_FLAC_FCFG1_HSE_CNT_0                            FLASH_FLAC_FCFG1_HSE_CNT_0_Msk
#define FLASH_FLAC_FCFG1_HSE_CNT_1_Msk                        (0x2UL << FLASH_FLAC_FCFG1_HSE_CNT_Pos)
#define FLASH_FLAC_FCFG1_HSE_CNT_1                            FLASH_FLAC_FCFG1_HSE_CNT_1_Msk
#define FLASH_FLAC_FCFG1_HSE_IBIAS_SET_Pos                    (22U)
#define FLASH_FLAC_FCFG1_HSE_IBIAS_SET_Msk                    (0x3UL << FLASH_FLAC_FCFG1_HSE_IBIAS_SET_Pos)
#define FLASH_FLAC_FCFG1_HSE_IBIAS_SET                        FLASH_FLAC_FCFG1_HSE_IBIAS_SET_Msk
#define FLASH_FLAC_FCFG1_HSE_IBIAS_SET_0_Msk                  (0x1UL << FLASH_FLAC_FCFG1_HSE_IBIAS_SET_Pos)
#define FLASH_FLAC_FCFG1_HSE_IBIAS_SET_0                      FLASH_FLAC_FCFG1_HSE_IBIAS_SET_0_Msk
#define FLASH_FLAC_FCFG1_HSE_IBIAS_SET_1_Msk                  (0x2UL << FLASH_FLAC_FCFG1_HSE_IBIAS_SET_Pos)
#define FLASH_FLAC_FCFG1_HSE_IBIAS_SET_1                      FLASH_FLAC_FCFG1_HSE_IBIAS_SET_1_Msk
#define FLASH_FLAC_FCFG1_HSE_FILTER_EN_Pos                    (24U)
#define FLASH_FLAC_FCFG1_HSE_FILTER_EN_Msk                    (0x1UL << FLASH_FLAC_FCFG1_HSE_FILTER_EN_Pos)
#define FLASH_FLAC_FCFG1_HSE_FILTER_EN                        FLASH_FLAC_FCFG1_HSE_FILTER_EN_Msk
#define FLASH_FLAC_FCFG1_HSE_DTC_DEC_EN_Pos                   (25U)
#define FLASH_FLAC_FCFG1_HSE_DTC_DEC_EN_Msk                   (0x1UL << FLASH_FLAC_FCFG1_HSE_DTC_DEC_EN_Pos)
#define FLASH_FLAC_FCFG1_HSE_DTC_DEC_EN                       FLASH_FLAC_FCFG1_HSE_DTC_DEC_EN_Msk
#define FLASH_FLAC_FCFG1_PLL_RPQ_LOCK_Pos                     (26U)
#define FLASH_FLAC_FCFG1_PLL_RPQ_LOCK_Msk                     (0x1UL << FLASH_FLAC_FCFG1_PLL_RPQ_LOCK_Pos)
#define FLASH_FLAC_FCFG1_PLL_RPQ_LOCK                         FLASH_FLAC_FCFG1_PLL_RPQ_LOCK_Msk
#define FLASH_FLAC_FCFG1_PLL_VCO2RPQ_ENB_Pos                  (27U)
#define FLASH_FLAC_FCFG1_PLL_VCO2RPQ_ENB_Msk                  (0x1UL << FLASH_FLAC_FCFG1_PLL_VCO2RPQ_ENB_Pos)
#define FLASH_FLAC_FCFG1_PLL_VCO2RPQ_ENB                      FLASH_FLAC_FCFG1_PLL_VCO2RPQ_ENB_Msk
#define FLASH_FLAC_FCFG1_PLL2_RPQ_LOCK_Pos                    (28U)
#define FLASH_FLAC_FCFG1_PLL2_RPQ_LOCK_Msk                    (0x1UL << FLASH_FLAC_FCFG1_PLL2_RPQ_LOCK_Pos)
#define FLASH_FLAC_FCFG1_PLL2_RPQ_LOCK                        FLASH_FLAC_FCFG1_PLL2_RPQ_LOCK_Msk
#define FLASH_FLAC_FCFG1_PLL2_VCO2RPQ_ENB_Pos                 (29U)
#define FLASH_FLAC_FCFG1_PLL2_VCO2RPQ_ENB_Msk                 (0x1UL << FLASH_FLAC_FCFG1_PLL2_VCO2RPQ_ENB_Pos)
#define FLASH_FLAC_FCFG1_PLL2_VCO2RPQ_ENB                     FLASH_FLAC_FCFG1_PLL2_VCO2RPQ_ENB_Msk
#define FLASH_FLAC_FCFG1_VOSRDY_SEL_OPT_Pos                   (30U)
#define FLASH_FLAC_FCFG1_VOSRDY_SEL_OPT_Msk                   (0x1UL << FLASH_FLAC_FCFG1_VOSRDY_SEL_OPT_Pos)
#define FLASH_FLAC_FCFG1_VOSRDY_SEL_OPT                       FLASH_FLAC_FCFG1_VOSRDY_SEL_OPT_Msk
#define FLASH_FLAC_FCFG1_FWUP_OPT_Pos                         (31U)
#define FLASH_FLAC_FCFG1_FWUP_OPT_Msk                         (0x1UL << FLASH_FLAC_FCFG1_FWUP_OPT_Pos)
#define FLASH_FLAC_FCFG1_FWUP_OPT                             FLASH_FLAC_FCFG1_FWUP_OPT_Msk
/*******************  Bit definition for FLASH_FLAC_FCFG2 register  *********************/
#define FLASH_FLAC_FCFG2_TRIMOFFSETP_1_Pos                     (0U)
#define FLASH_FLAC_FCFG2_TRIMOFFSETP_1_Msk                     (0x1fUL << FLASH_FLAC_FCFG2_TRIMOFFSETP_1_Pos)
#define FLASH_FLAC_FCFG2_TRIMOFFSETP_1                         FLASH_FLAC_FCFG2_TRIMOFFSETP_1_Msk
#define FLASH_FLAC_FCFG2_TRIMOFFSETP_1_0_Msk                   (0x1UL << FLASH_FLAC_FCFG2_TRIMOFFSETP_1_0_Pos)
#define FLASH_FLAC_FCFG2_TRIMOFFSETP_1_0                       FLASH_FLAC_FCFG2_TRIMOFFSETP_1_0_Msk
#define FLASH_FLAC_FCFG2_TRIMOFFSETP_1_1_Msk                   (0x2UL << FLASH_FLAC_FCFG2_TRIMOFFSETP_1_1_Pos)
#define FLASH_FLAC_FCFG2_TRIMOFFSETP_1_1                       FLASH_FLAC_FCFG2_TRIMOFFSETP_1_1_Msk
#define FLASH_FLAC_FCFG2_TRIMOFFSETP_1_2_Msk                   (0x4UL << FLASH_FLAC_FCFG2_TRIMOFFSETP_1_2_Pos)
#define FLASH_FLAC_FCFG2_TRIMOFFSETP_1_2                       FLASH_FLAC_FCFG2_TRIMOFFSETP_1_2_Msk
#define FLASH_FLAC_FCFG2_TRIMOFFSETP_1_3_Msk                   (0x8UL << FLASH_FLAC_FCFG2_TRIMOFFSETP_1_3_Pos)
#define FLASH_FLAC_FCFG2_TRIMOFFSETP_1_3                       FLASH_FLAC_FCFG2_TRIMOFFSETP_1_3_Msk
#define FLASH_FLAC_FCFG2_TRIMOFFSETP_1_4_Msk                   (0x10UL << FLASH_FLAC_FCFG2_TRIMOFFSETP_1_4_Pos)
#define FLASH_FLAC_FCFG2_TRIMOFFSETP_1_4                       FLASH_FLAC_FCFG2_TRIMOFFSETP_1_4_Msk
#define FLASH_FLAC_FCFG2_TRIMOFFSETN_1_Pos                     (5U)
#define FLASH_FLAC_FCFG2_TRIMOFFSETN_1_Msk                     (0x1fUL << FLASH_FLAC_FCFG2_TRIMOFFSETN_1_Pos)
#define FLASH_FLAC_FCFG2_TRIMOFFSETN_1                         FLASH_FLAC_FCFG2_TRIMOFFSETN_1_Msk
#define FLASH_FLAC_FCFG2_TRIMOFFSETN_1_0_Msk                   (0x1UL << FLASH_FLAC_FCFG2_TRIMOFFSETN_1_0_Pos)
#define FLASH_FLAC_FCFG2_TRIMOFFSETN_1_0                       FLASH_FLAC_FCFG2_TRIMOFFSETN_1_0_Msk
#define FLASH_FLAC_FCFG2_TRIMOFFSETN_1_1_Msk                   (0x2UL << FLASH_FLAC_FCFG2_TRIMOFFSETN_1_1_Pos)
#define FLASH_FLAC_FCFG2_TRIMOFFSETN_1_1                       FLASH_FLAC_FCFG2_TRIMOFFSETN_1_1_Msk
#define FLASH_FLAC_FCFG2_TRIMOFFSETN_1_2_Msk                   (0x4UL << FLASH_FLAC_FCFG2_TRIMOFFSETN_1_2_Pos)
#define FLASH_FLAC_FCFG2_TRIMOFFSETN_1_2                       FLASH_FLAC_FCFG2_TRIMOFFSETN_1_2_Msk
#define FLASH_FLAC_FCFG2_TRIMOFFSETN_1_3_Msk                   (0x8UL << FLASH_FLAC_FCFG2_TRIMOFFSETN_1_3_Pos)
#define FLASH_FLAC_FCFG2_TRIMOFFSETN_1_3                       FLASH_FLAC_FCFG2_TRIMOFFSETN_1_3_Msk
#define FLASH_FLAC_FCFG2_TRIMOFFSETN_1_4_Msk                   (0x10UL << FLASH_FLAC_FCFG2_TRIMOFFSETN_1_4_Pos)
#define FLASH_FLAC_FCFG2_TRIMOFFSETN_1_4                       FLASH_FLAC_FCFG2_TRIMOFFSETN_1_4_Msk
#define FLASH_FLAC_FCFG2_TRIMOFFSETP_2_Pos                     (10U)
#define FLASH_FLAC_FCFG2_TRIMOFFSETP_2_Msk                     (0x1fUL << FLASH_FLAC_FCFG2_TRIMOFFSETP_2_Pos)
#define FLASH_FLAC_FCFG2_TRIMOFFSETP_2                         FLASH_FLAC_FCFG2_TRIMOFFSETP_2_Msk
#define FLASH_FLAC_FCFG2_TRIMOFFSETP_2_0_Msk                   (0x1UL << FLASH_FLAC_FCFG2_TRIMOFFSETP_2_0_Pos)
#define FLASH_FLAC_FCFG2_TRIMOFFSETP_2_0                       FLASH_FLAC_FCFG2_TRIMOFFSETP_2_0_Msk
#define FLASH_FLAC_FCFG2_TRIMOFFSETP_2_1_Msk                   (0x2UL << FLASH_FLAC_FCFG2_TRIMOFFSETP_2_1_Pos)
#define FLASH_FLAC_FCFG2_TRIMOFFSETP_2_1                       FLASH_FLAC_FCFG2_TRIMOFFSETP_2_1_Msk
#define FLASH_FLAC_FCFG2_TRIMOFFSETP_2_2_Msk                   (0x4UL << FLASH_FLAC_FCFG2_TRIMOFFSETP_2_2_Pos)
#define FLASH_FLAC_FCFG2_TRIMOFFSETP_2_2                       FLASH_FLAC_FCFG2_TRIMOFFSETP_2_2_Msk
#define FLASH_FLAC_FCFG2_TRIMOFFSETP_2_3_Msk                   (0x8UL << FLASH_FLAC_FCFG2_TRIMOFFSETP_2_3_Pos)
#define FLASH_FLAC_FCFG2_TRIMOFFSETP_2_3                       FLASH_FLAC_FCFG2_TRIMOFFSETP_2_3_Msk
#define FLASH_FLAC_FCFG2_TRIMOFFSETP_2_4_Msk                   (0x10UL << FLASH_FLAC_FCFG2_TRIMOFFSETP_2_4_Pos)
#define FLASH_FLAC_FCFG2_TRIMOFFSETP_2_4                       FLASH_FLAC_FCFG2_TRIMOFFSETP_2_4_Msk
#define FLASH_FLAC_FCFG2_TRIMOFFSETN_2_Pos                     (15U)
#define FLASH_FLAC_FCFG2_TRIMOFFSETN_2_Msk                     (0x1fUL << FLASH_FLAC_FCFG2_TRIMOFFSETN_2_Pos)
#define FLASH_FLAC_FCFG2_TRIMOFFSETN_2                         FLASH_FLAC_FCFG2_TRIMOFFSETN_2_Msk
#define FLASH_FLAC_FCFG2_TRIMOFFSETN_2_0_Msk                   (0x1UL << FLASH_FLAC_FCFG2_TRIMOFFSETN_2_0_Pos)
#define FLASH_FLAC_FCFG2_TRIMOFFSETN_2_0                       FLASH_FLAC_FCFG2_TRIMOFFSETN_2_0_Msk
#define FLASH_FLAC_FCFG2_TRIMOFFSETN_2_1_Msk                   (0x2UL << FLASH_FLAC_FCFG2_TRIMOFFSETN_2_1_Pos)
#define FLASH_FLAC_FCFG2_TRIMOFFSETN_2_1                       FLASH_FLAC_FCFG2_TRIMOFFSETN_2_1_Msk
#define FLASH_FLAC_FCFG2_TRIMOFFSETN_2_2_Msk                   (0x4UL << FLASH_FLAC_FCFG2_TRIMOFFSETN_2_2_Pos)
#define FLASH_FLAC_FCFG2_TRIMOFFSETN_2_2                       FLASH_FLAC_FCFG2_TRIMOFFSETN_2_2_Msk
#define FLASH_FLAC_FCFG2_TRIMOFFSETN_2_3_Msk                   (0x8UL << FLASH_FLAC_FCFG2_TRIMOFFSETN_2_3_Pos)
#define FLASH_FLAC_FCFG2_TRIMOFFSETN_2_3                       FLASH_FLAC_FCFG2_TRIMOFFSETN_2_3_Msk
#define FLASH_FLAC_FCFG2_TRIMOFFSETN_2_4_Msk                   (0x10UL << FLASH_FLAC_FCFG2_TRIMOFFSETN_2_4_Pos)
#define FLASH_FLAC_FCFG2_TRIMOFFSETN_2_4                       FLASH_FLAC_FCFG2_TRIMOFFSETN_2_4_Msk
#define FLASH_FLAC_FCFG2_TRIMOFFSETP_3_Pos                     (20U)
#define FLASH_FLAC_FCFG2_TRIMOFFSETP_3_Msk                     (0x1fUL << FLASH_FLAC_FCFG2_TRIMOFFSETP_3_Pos)
#define FLASH_FLAC_FCFG2_TRIMOFFSETP_3                         FLASH_FLAC_FCFG2_TRIMOFFSETP_3_Msk
#define FLASH_FLAC_FCFG2_TRIMOFFSETP_3_0_Msk                   (0x1UL << FLASH_FLAC_FCFG2_TRIMOFFSETP_3_0_Pos)
#define FLASH_FLAC_FCFG2_TRIMOFFSETP_3_0                       FLASH_FLAC_FCFG2_TRIMOFFSETP_3_0_Msk
#define FLASH_FLAC_FCFG2_TRIMOFFSETP_3_1_Msk                   (0x2UL << FLASH_FLAC_FCFG2_TRIMOFFSETP_3_1_Pos)
#define FLASH_FLAC_FCFG2_TRIMOFFSETP_3_1                       FLASH_FLAC_FCFG2_TRIMOFFSETP_3_1_Msk
#define FLASH_FLAC_FCFG2_TRIMOFFSETP_3_2_Msk                   (0x4UL << FLASH_FLAC_FCFG2_TRIMOFFSETP_3_2_Pos)
#define FLASH_FLAC_FCFG2_TRIMOFFSETP_3_2                       FLASH_FLAC_FCFG2_TRIMOFFSETP_3_2_Msk
#define FLASH_FLAC_FCFG2_TRIMOFFSETP_3_3_Msk                   (0x8UL << FLASH_FLAC_FCFG2_TRIMOFFSETP_3_3_Pos)
#define FLASH_FLAC_FCFG2_TRIMOFFSETP_3_3                       FLASH_FLAC_FCFG2_TRIMOFFSETP_3_3_Msk
#define FLASH_FLAC_FCFG2_TRIMOFFSETP_3_4_Msk                   (0x10UL << FLASH_FLAC_FCFG2_TRIMOFFSETP_3_4_Pos)
#define FLASH_FLAC_FCFG2_TRIMOFFSETP_3_4                       FLASH_FLAC_FCFG2_TRIMOFFSETP_3_4_Msk
#define FLASH_FLAC_FCFG2_TRIMOFFSETN_3_Pos                     (25U)
#define FLASH_FLAC_FCFG2_TRIMOFFSETN_3_Msk                     (0x1fUL << FLASH_FLAC_FCFG2_TRIMOFFSETN_3_Pos)
#define FLASH_FLAC_FCFG2_TRIMOFFSETN_3                         FLASH_FLAC_FCFG2_TRIMOFFSETN_3_Msk
#define FLASH_FLAC_FCFG2_TRIMOFFSETN_3_0_Msk                   (0x1UL << FLASH_FLAC_FCFG2_TRIMOFFSETN_3_0_Pos)
#define FLASH_FLAC_FCFG2_TRIMOFFSETN_3_0                       FLASH_FLAC_FCFG2_TRIMOFFSETN_3_0_Msk
#define FLASH_FLAC_FCFG2_TRIMOFFSETN_3_1_Msk                   (0x2UL << FLASH_FLAC_FCFG2_TRIMOFFSETN_3_1_Pos)
#define FLASH_FLAC_FCFG2_TRIMOFFSETN_3_1                       FLASH_FLAC_FCFG2_TRIMOFFSETN_3_1_Msk
#define FLASH_FLAC_FCFG2_TRIMOFFSETN_3_2_Msk                   (0x4UL << FLASH_FLAC_FCFG2_TRIMOFFSETN_3_2_Pos)
#define FLASH_FLAC_FCFG2_TRIMOFFSETN_3_2                       FLASH_FLAC_FCFG2_TRIMOFFSETN_3_2_Msk
#define FLASH_FLAC_FCFG2_TRIMOFFSETN_3_3_Msk                   (0x8UL << FLASH_FLAC_FCFG2_TRIMOFFSETN_3_3_Pos)
#define FLASH_FLAC_FCFG2_TRIMOFFSETN_3_3                       FLASH_FLAC_FCFG2_TRIMOFFSETN_3_3_Msk
#define FLASH_FLAC_FCFG2_TRIMOFFSETN_3_4_Msk                   (0x10UL << FLASH_FLAC_FCFG2_TRIMOFFSETN_3_4_Pos)
#define FLASH_FLAC_FCFG2_TRIMOFFSETN_3_4                       FLASH_FLAC_FCFG2_TRIMOFFSETN_3_4_Msk
#define FLASH_FLAC_FCFG2_VOSRDY_CNT_OPT_Pos                    (30U)
#define FLASH_FLAC_FCFG2_VOSRDY_CNT_OPT_Msk                    (0x3UL << FLASH_FLAC_FCFG2_VOSRDY_CNT_OPT_Pos)
#define FLASH_FLAC_FCFG2_VOSRDY_CNT_OPT                        FLASH_FLAC_FCFG2_VOSRDY_CNT_OPT_Msk
#define FLASH_FLAC_FCFG2_VOSRDY_CNT_OPT_0_Msk                  (0x1UL << FLASH_FLAC_FCFG2_VOSRDY_CNT_OPT_0_Pos)
#define FLASH_FLAC_FCFG2_VOSRDY_CNT_OPT_0                      FLASH_FLAC_FCFG2_VOSRDY_CNT_OPT_0_Msk
#define FLASH_FLAC_FCFG2_VOSRDY_CNT_OPT_1_Msk                  (0x2UL << FLASH_FLAC_FCFG2_VOSRDY_CNT_OPT_1_Pos)
#define FLASH_FLAC_FCFG2_VOSRDY_CNT_OPT_1                      FLASH_FLAC_FCFG2_VOSRDY_CNT_OPT_1_Msk
/*******************  Bit definition for FLASH_FLAC_FCFG3 register  *********************/
#define FLASH_FLAC_FCFG3_VREFBUF_TRIM_Pos                     (0U)
#define FLASH_FLAC_FCFG3_VREFBUF_TRIM_Msk                     (0x1fUL << FLASH_FLAC_FCFG3_VREFBUF_TRIM_Pos)
#define FLASH_FLAC_FCFG3_VREFBUF_TRIM                         FLASH_FLAC_FCFG3_VREFBUF_TRIM_Msk
#define FLASH_FLAC_FCFG3_VREFBUF_TRIM_0_Msk                   (0x1UL << FLASH_FLAC_FCFG3_VREFBUF_TRIM_0_Pos)
#define FLASH_FLAC_FCFG3_VREFBUF_TRIM_0                       FLASH_FLAC_FCFG3_VREFBUF_TRIM_0_Msk
#define FLASH_FLAC_FCFG3_VREFBUF_TRIM_1_Msk                   (0x2UL << FLASH_FLAC_FCFG3_VREFBUF_TRIM_1_Pos)
#define FLASH_FLAC_FCFG3_VREFBUF_TRIM_1                       FLASH_FLAC_FCFG3_VREFBUF_TRIM_1_Msk
#define FLASH_FLAC_FCFG3_VREFBUF_TRIM_2_Msk                   (0x4UL << FLASH_FLAC_FCFG3_VREFBUF_TRIM_2_Pos)
#define FLASH_FLAC_FCFG3_VREFBUF_TRIM_2                       FLASH_FLAC_FCFG3_VREFBUF_TRIM_2_Msk
#define FLASH_FLAC_FCFG3_VREFBUF_TRIM_3_Msk                   (0x8UL << FLASH_FLAC_FCFG3_VREFBUF_TRIM_3_Pos)
#define FLASH_FLAC_FCFG3_VREFBUF_TRIM_3                       FLASH_FLAC_FCFG3_VREFBUF_TRIM_3_Msk
#define FLASH_FLAC_FCFG3_VREFBUF_TRIM_4_Msk                   (0x10UL << FLASH_FLAC_FCFG3_VREFBUF_TRIM_4_Pos)
#define FLASH_FLAC_FCFG3_VREFBUF_TRIM_4                       FLASH_FLAC_FCFG3_VREFBUF_TRIM_4_Msk
#define FLASH_FLAC_FCFG3_VREFBUF_TRIM_5_Msk                   (0x20UL << FLASH_FLAC_FCFG3_VREFBUF_TRIM_5_Pos)
#define FLASH_FLAC_FCFG3_VREFBUF_TRIM_5                       FLASH_FLAC_FCFG3_VREFBUF_TRIM_5_Msk

/*******************  Bit definition for FLASH_FLAC_FUNC0 register  *********************/
#define FLASH_FLAC_FUNC0_FLASH_SIZE_Pos                       (0U)
#define FLASH_FLAC_FUNC0_FLASH_SIZE_Msk                       (0x3UL << FLASH_FLAC_FUNC0_FLASH_SIZE_Pos)
#define FLASH_FLAC_FUNC0_FLASH_SIZE                           FLASH_FLAC_FUNC0_FLASH_SIZE_Msk
#define FLASH_FLAC_FUNC0_FLASH_SIZE_0_Msk                     (0x1UL << FLASH_FLAC_FUNC0_FLASH_SIZE_Pos)
#define FLASH_FLAC_FUNC0_FLASH_SIZE_0                         FLASH_FLAC_FUNC0_FLASH_SIZE_0_Msk
#define FLASH_FLAC_FUNC0_FLASH_SIZE_1_Msk                     (0x2UL << FLASH_FLAC_FUNC0_FLASH_SIZE_Pos)
#define FLASH_FLAC_FUNC0_FLASH_SIZE_1                         FLASH_FLAC_FUNC0_FLASH_SIZE_1_Msk
#define FLASH_FLAC_FUNC0_SRAM_SIZE_Pos                        (2U)
#define FLASH_FLAC_FUNC0_SRAM_SIZE_Msk                        (0x3UL << FLASH_FLAC_FUNC0_SRAM_SIZE_Pos)
#define FLASH_FLAC_FUNC0_SRAM_SIZE                            FLASH_FLAC_FUNC0_SRAM_SIZE_Msk
#define FLASH_FLAC_FUNC0_SRAM_SIZE_0_Msk                      (0x1UL << FLASH_FLAC_FUNC0_SRAM_SIZE_Pos)
#define FLASH_FLAC_FUNC0_SRAM_SIZE_0                          FLASH_FLAC_FUNC0_SRAM_SIZE_0_Msk
#define FLASH_FLAC_FUNC0_SRAM_SIZE_1_Msk                      (0x2UL << FLASH_FLAC_FUNC0_SRAM_SIZE_Pos)
#define FLASH_FLAC_FUNC0_SRAM_SIZE_1                          FLASH_FLAC_FUNC0_SRAM_SIZE_1_Msk
#define FLASH_FLAC_FUNC0__DISB_Pos                            (4U)
#define FLASH_FLAC_FUNC0__DISB_Msk                            (0x1UL << FLASH_FLAC_FUNC0__DISB_Pos)
#define FLASH_FLAC_FUNC0__DISB                                FLASH_FLAC_FUNC0__DISB_Msk


/******************************************************************************/
/*                                                                            */
/*                     Reset and Clock Control  (RCC)                         */
/*                                                                            */
/******************************************************************************/
/*******************  Bit definition for RCC_CR register  *********************/
#define RCC_CR_HSION_Pos                   (0U)                                                    /* RW */
#define RCC_CR_HSION_Msk                   (0x1UL << RCC_CR_HSION_Pos)                             /*!< 0x00000001 */
#define RCC_CR_HSION                       RCC_CR_HSION_Msk                                        /*!<Internal High Speed clock enable*/
#define RCC_CR_HSIRDY_Pos                  (1U)                                                    /* RO */
#define RCC_CR_HSIRDY_Msk                  (0x1UL << RCC_CR_HSIRDY_Pos)                            /*!< 0x00000002 */
#define RCC_CR_HSIRDY                      RCC_CR_HSIRDY_Msk                                       /*!<Internal High Speed clock ready flag*/
#define RCC_CR_HSITRIM_Pos                 (3U)                                                    /* RW */
#define RCC_CR_HSITRIM_Msk                 (0x1FUL << RCC_CR_HSITRIM_Pos)                          /*!< 0x000000F8 */
#define RCC_CR_HSITRIM                     RCC_CR_HSITRIM_Msk                                      /*!<Internal High Speed clock trimming*/
#define RCC_CR_HSICAL_Pos                  (8U)                                                    /* RO */
#define RCC_CR_HSICAL_Msk                  (0xFFUL << RCC_CR_HSICAL_Pos)                           /*!< 0x0000FF00 */
#define RCC_CR_HSICAL                      RCC_CR_HSICAL_Msk                                       /*!<Internal High Speed clock Calibration*/
#define RCC_CR_HSEON_Pos                   (16U)                                                   /* RW */
#define RCC_CR_HSEON_Msk                   (0x1UL << RCC_CR_HSEON_Pos)                             /*!< 0x00010000 */
#define RCC_CR_HSEON                       RCC_CR_HSEON_Msk                                        /*!<External High Speed clock enable*/
#define RCC_CR_HSERDY_Pos                  (17U)                                                   /* RO */
#define RCC_CR_HSERDY_Msk                  (0x1UL << RCC_CR_HSERDY_Pos)                            /*!< 0x00020000 */
#define RCC_CR_HSERDY                      RCC_CR_HSERDY_Msk                                       /*!<External High Speed clock ready flag*/
#define RCC_CR_HSEBYP_Pos                  (18U)                                                   /* RW */
#define RCC_CR_HSEBYP_Msk                  (0x1UL << RCC_CR_HSEBYP_Pos)                            /*!< 0x00040000 */
#define RCC_CR_HSEBYP                      RCC_CR_HSEBYP_Msk                                       /*!<External High Speed clock Bypass*/
#define RCC_CR_CSSON_Pos                   (19U)                                                   /* RW */
#define RCC_CR_CSSON_Msk                   (0x1UL << RCC_CR_CSSON_Pos)                             /*!< 0x00080000 */
#define RCC_CR_CSSON                       RCC_CR_CSSON_Msk                                        /*!<Clock Security System enable*/
#define RCC_CR_PLLON_Pos                   (24U)                                                   /* RW */
#define RCC_CR_PLLON_Msk                   (0x1UL << RCC_CR_PLLON_Pos)                             /*!< 0x01000000 */
#define RCC_CR_PLLON                       RCC_CR_PLLON_Msk                                        /*!<PLL enable*/
#define RCC_CR_PLLRDY_Pos                  (25U)                                                   /* RO */
#define RCC_CR_PLLRDY_Msk                  (0x1UL << RCC_CR_PLLRDY_Pos)                            /*!< 0x02000000 */
#define RCC_CR_PLLRDY                      RCC_CR_PLLRDY_Msk                                       /*!<PLL clock ready flag*/
#define RCC_CR_PLL2ON_Pos                  (26U)                                                   /* RW */
#define RCC_CR_PLL2ON_Msk                  (0x1UL << RCC_CR_PLL2ON_Pos)                            /*!< 0x04000000 */
#define RCC_CR_PLL2ON                      RCC_CR_PLL2ON_Msk                                       /*!<PLL2 enable*/
#define RCC_CR_PLL2RDY_Pos                 (27U)                                                   /* RO */
#define RCC_CR_PLL2RDY_Msk                 (0x1UL << RCC_CR_PLL2RDY_Pos)                           /*!< 0x08000000 */
#define RCC_CR_PLL2RDY                     RCC_CR_PLL2RDY_Msk                                      /*!<PLL2 clock ready flag*/

/*******************  Bit definition for RCC_PLLCFGR register  *********************/
#define RCC_PLLCFGR_PLLM_Pos               (0U)                                                    /* RW */
#define RCC_PLLCFGR_PLLM_Msk               (0x1FUL << RCC_PLLCFGR_PLLM_Pos)                        /*!< 0x0000001F */
#define RCC_PLLCFGR_PLLM                   RCC_PLLCFGR_PLLM_Msk                                    /*!<PLL division factor*/
#define RCC_PLLCFGR_PLLM_0_Msk             (0x1UL << RCC_PLLCFGR_PLLM_Pos)                         /*!< 0x00000001 */
#define RCC_PLLCFGR_PLLM_0                 RCC_PLLCFGR_PLLM_0_Msk                                  /*!<PLL division factor*/
#define RCC_PLLCFGR_PLLM_1_Msk             (0x2UL << RCC_PLLCFGR_PLLM_Pos)                         /*!< 0x00000002 */
#define RCC_PLLCFGR_PLLM_1                 RCC_PLLCFGR_PLLM_1_Msk                                  /*!<PLL division factor*/
#define RCC_PLLCFGR_PLLM_2_Msk             (0x4UL << RCC_PLLCFGR_PLLM_Pos)                         /*!< 0x00000004 */
#define RCC_PLLCFGR_PLLM_2                 RCC_PLLCFGR_PLLM_2_Msk                                  /*!<PLL division factor*/
#define RCC_PLLCFGR_PLLM_3_Msk             (0x8UL << RCC_PLLCFGR_PLLM_Pos)                         /*!< 0x00000008 */
#define RCC_PLLCFGR_PLLM_3                 RCC_PLLCFGR_PLLM_3_Msk                                  /*!<PLL division factor*/
#define RCC_PLLCFGR_PLLM_4_Msk             (0x10UL << RCC_PLLCFGR_PLLM_Pos)                        /*!< 0x00000010 */
#define RCC_PLLCFGR_PLLM_4                 RCC_PLLCFGR_PLLM_4_Msk                                  /*!<PLL division factor*/
#define RCC_PLLCFGR_PLLN_Pos               (6U)                                                    /* RW */
#define RCC_PLLCFGR_PLLN_Msk               (0xFFUL << RCC_PLLCFGR_PLLN_Pos)                        /*!< 0x00003FC0 */
#define RCC_PLLCFGR_PLLN                   RCC_PLLCFGR_PLLN_Msk                                    /*!<PLL multiplication factor*/
#define RCC_PLLCFGR_PLLN_0_Msk             (0x1UL << RCC_PLLCFGR_PLLN_Pos)                         /*!< 0x00000040 */
#define RCC_PLLCFGR_PLLN_0                 RCC_PLLCFGR_PLLN_0_Msk                                  /*!<PLL multiplication factor*/
#define RCC_PLLCFGR_PLLN_1_Msk             (0x2UL << RCC_PLLCFGR_PLLN_Pos)                         /*!< 0x00000080 */
#define RCC_PLLCFGR_PLLN_1                 RCC_PLLCFGR_PLLN_1_Msk                                  /*!<PLL multiplication factor*/
#define RCC_PLLCFGR_PLLN_2_Msk             (0x4UL << RCC_PLLCFGR_PLLN_Pos)                         /*!< 0x00000100 */
#define RCC_PLLCFGR_PLLN_2                 RCC_PLLCFGR_PLLN_2_Msk                                  /*!<PLL multiplication factor*/
#define RCC_PLLCFGR_PLLN_3_Msk             (0x8UL << RCC_PLLCFGR_PLLN_Pos)                         /*!< 0x00000200 */
#define RCC_PLLCFGR_PLLN_3                 RCC_PLLCFGR_PLLN_3_Msk                                  /*!<PLL multiplication factor*/
#define RCC_PLLCFGR_PLLN_4_Msk             (0x10UL << RCC_PLLCFGR_PLLN_Pos)                        /*!< 0x00000400 */
#define RCC_PLLCFGR_PLLN_4                 RCC_PLLCFGR_PLLN_4_Msk                                  /*!<PLL multiplication factor*/
#define RCC_PLLCFGR_PLLN_5_Msk             (0x20UL << RCC_PLLCFGR_PLLN_Pos)                        /*!< 0x00000800 */
#define RCC_PLLCFGR_PLLN_5                 RCC_PLLCFGR_PLLN_5_Msk                                  /*!<PLL multiplication factor*/
#define RCC_PLLCFGR_PLLN_6_Msk             (0x40UL << RCC_PLLCFGR_PLLN_Pos)                        /*!< 0x00001000 */
#define RCC_PLLCFGR_PLLN_6                 RCC_PLLCFGR_PLLN_6_Msk                                  /*!<PLL multiplication factor*/
#define RCC_PLLCFGR_PLLN_7_Msk             (0x80UL << RCC_PLLCFGR_PLLN_Pos)                        /*!< 0x00002000 */
#define RCC_PLLCFGR_PLLN_7                 RCC_PLLCFGR_PLLN_7_Msk                                  /*!<PLL multiplication factor*/
#define RCC_PLLCFGR_PLLSRC_Pos             (14U)                                                   /* RW */
#define RCC_PLLCFGR_PLLSRC_Msk             (0x1UL << RCC_PLLCFGR_PLLSRC_Pos)                       /*!< 0x00004000 */
#define RCC_PLLCFGR_PLLSRC                 RCC_PLLCFGR_PLLSRC_Msk                                  /*!<PLL clock source*/
#define RCC_PLLCFGR_PLLSRC_HSI_Msk         (0x0UL << RCC_PLLCFGR_PLLSRC_Pos)                       /*!< 0x00000000 */
#define RCC_PLLCFGR_PLLSRC_HSI             RCC_PLLCFGR_PLLSRC_HSI_Msk                              /*!<HSI as PLL clock source*/
#define RCC_PLLCFGR_PLLSRC_HSE_Msk         (0x1UL << RCC_PLLCFGR_PLLSRC_Pos)                       /*!< 0x00004000 */
#define RCC_PLLCFGR_PLLSRC_HSE             RCC_PLLCFGR_PLLSRC_HSE_Msk                              /*!<HSE as PLL clock source*/
#define RCC_PLLCFGR_PLLPEN_Pos             (16U)                                                   /* RW */
#define RCC_PLLCFGR_PLLPEN_Msk             (0x1UL << RCC_PLLCFGR_PLLPEN_Pos)                       /*!< 0x00010000 */
#define RCC_PLLCFGR_PLLPEN                 RCC_PLLCFGR_PLLPEN_Msk                                  /*!<PLL"P" clock output enable*/
#define RCC_PLLCFGR_PLLP_Pos               (17U)                                                   /* RW */
#define RCC_PLLCFGR_PLLP_Msk               (0x7UL << RCC_PLLCFGR_PLLP_Pos)                         /*!< 0x000e0000 */
#define RCC_PLLCFGR_PLLP                   RCC_PLLCFGR_PLLP_Msk                                    /*!<PLL"P" division factor*/
#define RCC_PLLCFGR_PLLP_0_Msk             (0x1UL << RCC_PLLCFGR_PLLP_Pos)                         /*!< 0x00020000 */
#define RCC_PLLCFGR_PLLP_0                 RCC_PLLCFGR_PLLP_0_Msk                                  /*!<PLL"P" division factor*/
#define RCC_PLLCFGR_PLLP_1_Msk             (0x2UL << RCC_PLLCFGR_PLLP_Pos)                         /*!< 0x00040000 */
#define RCC_PLLCFGR_PLLP_1                 RCC_PLLCFGR_PLLP_1_Msk                                  /*!<PLL"P" division factor*/
#define RCC_PLLCFGR_PLLP_2_Msk             (0x4UL << RCC_PLLCFGR_PLLP_Pos)                         /*!< 0x00080000 */
#define RCC_PLLCFGR_PLLP_2                 RCC_PLLCFGR_PLLP_2_Msk                                  /*!<PLL"P" division factor*/
#define RCC_PLLCFGR_PLLQEN_Pos             (20U)                                                   /* RW */
#define RCC_PLLCFGR_PLLQEN_Msk             (0x1UL << RCC_PLLCFGR_PLLQEN_Pos)                       /*!< 0x00100000 */
#define RCC_PLLCFGR_PLLQEN                 RCC_PLLCFGR_PLLQEN_Msk                                  /*!<PLL"Q" clock output enable*/
#define RCC_PLLCFGR_PLLQ_Pos               (21U)                                                   /* RW */
#define RCC_PLLCFGR_PLLQ_Msk               (0xFUL << RCC_PLLCFGR_PLLQ_Pos)                         /*!< 0x01e00000 */
#define RCC_PLLCFGR_PLLQ                   RCC_PLLCFGR_PLLQ_Msk                                    /*!<PLL"Q" division factor*/
#define RCC_PLLCFGR_PLLQ_0_Msk             (0x1UL << RCC_PLLCFGR_PLLQ_Pos)                         /*!< 0x00200000 */
#define RCC_PLLCFGR_PLLQ_0                 RCC_PLLCFGR_PLLQ_0_Msk                                  /*!<PLL"Q" division factor*/
#define RCC_PLLCFGR_PLLQ_1_Msk             (0x2UL << RCC_PLLCFGR_PLLQ_Pos)                         /*!< 0x00400000 */
#define RCC_PLLCFGR_PLLQ_1                 RCC_PLLCFGR_PLLQ_1_Msk                                  /*!<PLL"Q" division factor*/
#define RCC_PLLCFGR_PLLQ_2_Msk             (0x4UL << RCC_PLLCFGR_PLLQ_Pos)                         /*!< 0x00800000 */
#define RCC_PLLCFGR_PLLQ_2                 RCC_PLLCFGR_PLLQ_2_Msk                                  /*!<PLL"Q" division factor*/
#define RCC_PLLCFGR_PLLQ_3_Msk             (0x8UL << RCC_PLLCFGR_PLLQ_Pos)                         /*!< 0x01000000 */
#define RCC_PLLCFGR_PLLQ_3                 RCC_PLLCFGR_PLLQ_3_Msk                                  /*!<PLL"Q" division factor*/
#define RCC_PLLCFGR_PLLREN_Pos             (25U)                                                   /* RW */
#define RCC_PLLCFGR_PLLREN_Msk             (0x1UL << RCC_PLLCFGR_PLLREN_Pos)                       /*!< 0x02000000 */
#define RCC_PLLCFGR_PLLREN                 RCC_PLLCFGR_PLLREN_Msk                                  /*!<PLL"R" clock output enable*/
#define RCC_PLLCFGR_PLLR_Pos               (26U)                                                   /* RW */
#define RCC_PLLCFGR_PLLR_Msk               (0x7UL << RCC_PLLCFGR_PLLR_Pos)                         /*!< 0x1C000000 */
#define RCC_PLLCFGR_PLLR                   RCC_PLLCFGR_PLLR_Msk                                    /*!<PLL"R" division factor*/
#define RCC_PLLCFGR_PLLR_0_Msk             (0x1UL << RCC_PLLCFGR_PLLR_Pos)                         /*!< 0x04000000 */
#define RCC_PLLCFGR_PLLR_0                 RCC_PLLCFGR_PLLR_0_Msk                                  /*!<PLL"R" division factor*/
#define RCC_PLLCFGR_PLLR_1_Msk             (0x2UL << RCC_PLLCFGR_PLLR_Pos)                         /*!< 0x08000000 */
#define RCC_PLLCFGR_PLLR_1                 RCC_PLLCFGR_PLLR_1_Msk                                  /*!<PLL"R" division factor*/
#define RCC_PLLCFGR_PLLR_2_Msk             (0x4UL << RCC_PLLCFGR_PLLR_Pos)                         /*!< 0x10000000 */
#define RCC_PLLCFGR_PLLR_2                 RCC_PLLCFGR_PLLR_2_Msk                                  /*!<PLL"R" division factor*/
/*******************  Bit definition for RCC_PLL2CFGR register  *********************/
#define RCC_PLL2CFGR_PLL2M_Pos             (0U)                                                    /* RW */
#define RCC_PLL2CFGR_PLL2M_Msk             (0x1FUL << RCC_PLL2CFGR_PLL2M_Pos)                      /*!< 0x0000001F */
#define RCC_PLL2CFGR_PLL2M                 RCC_PLL2CFGR_PLL2M_Msk                                  /*!<PLL2 division factor*/
#define RCC_PLL2CFGR_PLL2M_0_Msk           (0x1UL << RCC_PLL2CFGR_PLL2M_Pos)                       /*!< 0x00000001 */
#define RCC_PLL2CFGR_PLL2M_0               RCC_PLL2CFGR_PLL2M_0_Msk                                /*!<PLL2 division factor*/
#define RCC_PLL2CFGR_PLL2M_1_Msk           (0x2UL << RCC_PLL2CFGR_PLL2M_Pos)                       /*!< 0x00000002 */
#define RCC_PLL2CFGR_PLL2M_1               RCC_PLL2CFGR_PLL2M_1_Msk                                /*!<PLL2 division factor*/
#define RCC_PLL2CFGR_PLL2M_2_Msk           (0x4UL << RCC_PLL2CFGR_PLL2M_Pos)                       /*!< 0x00000004 */
#define RCC_PLL2CFGR_PLL2M_2               RCC_PLL2CFGR_PLL2M_2_Msk                                /*!<PLL2 division factor*/
#define RCC_PLL2CFGR_PLL2M_3_Msk           (0x8UL << RCC_PLL2CFGR_PLL2M_Pos)                       /*!< 0x00000008 */
#define RCC_PLL2CFGR_PLL2M_3               RCC_PLL2CFGR_PLL2M_3_Msk                                /*!<PLL2 division factor*/
#define RCC_PLL2CFGR_PLL2M_4_Msk           (0x10UL << RCC_PLL2CFGR_PLL2M_Pos)                      /*!< 0x00000010 */
#define RCC_PLL2CFGR_PLL2M_4               RCC_PLL2CFGR_PLL2M_4_Msk                                /*!<PLL2 division factor*/
#define RCC_PLL2CFGR_PLL2N_Pos             (6U)                                                    /* RW */
#define RCC_PLL2CFGR_PLL2N_Msk             (0xFFUL << RCC_PLL2CFGR_PLL2N_Pos)                      /*!< 0x00003FC0 */
#define RCC_PLL2CFGR_PLL2N                 RCC_PLL2CFGR_PLL2N_Msk                                  /*!<PLL2 multiplication factor*/
#define RCC_PLL2CFGR_PLL2N_0_Msk           (0x1UL << RCC_PLL2CFGR_PLL2N_Pos)                       /*!< 0x00000040 */
#define RCC_PLL2CFGR_PLL2N_0               RCC_PLL2CFGR_PLL2N_0_Msk                                /*!<PLL2 multiplication factor*/
#define RCC_PLL2CFGR_PLL2N_1_Msk           (0x2UL << RCC_PLL2CFGR_PLL2N_Pos)                       /*!< 0x00000080 */
#define RCC_PLL2CFGR_PLL2N_1               RCC_PLL2CFGR_PLL2N_1_Msk                                /*!<PLL2 multiplication factor*/
#define RCC_PLL2CFGR_PLL2N_2_Msk           (0x4UL << RCC_PLL2CFGR_PLL2N_Pos)                       /*!< 0x00000100 */
#define RCC_PLL2CFGR_PLL2N_2               RCC_PLL2CFGR_PLL2N_2_Msk                                /*!<PLL2 multiplication factor*/
#define RCC_PLL2CFGR_PLL2N_3_Msk           (0x8UL << RCC_PLL2CFGR_PLL2N_Pos)                       /*!< 0x00000200 */
#define RCC_PLL2CFGR_PLL2N_3               RCC_PLL2CFGR_PLL2N_3_Msk                                /*!<PLL2 multiplication factor*/
#define RCC_PLL2CFGR_PLL2N_4_Msk           (0x10UL << RCC_PLL2CFGR_PLL2N_Pos)                      /*!< 0x00000400 */
#define RCC_PLL2CFGR_PLL2N_4               RCC_PLL2CFGR_PLL2N_4_Msk                                /*!<PLL2 multiplication factor*/
#define RCC_PLL2CFGR_PLL2N_5_Msk           (0x20UL << RCC_PLL2CFGR_PLL2N_Pos)                      /*!< 0x00000800 */
#define RCC_PLL2CFGR_PLL2N_5               RCC_PLL2CFGR_PLL2N_5_Msk                                /*!<PLL2 multiplication factor*/
#define RCC_PLL2CFGR_PLL2N_6_Msk           (0x40UL << RCC_PLL2CFGR_PLL2N_Pos)                      /*!< 0x00001000 */
#define RCC_PLL2CFGR_PLL2N_6               RCC_PLL2CFGR_PLL2N_6_Msk                                /*!<PLL2 multiplication factor*/
#define RCC_PLL2CFGR_PLL2N_7_Msk           (0x80UL << RCC_PLL2CFGR_PLL2N_Pos)                      /*!< 0x00002000 */
#define RCC_PLL2CFGR_PLL2N_7               RCC_PLL2CFGR_PLL2N_7_Msk                                /*!<PLL2 multiplication factor*/
#define RCC_PLL2CFGR_PLL2SRC_Pos           (14U)                                                   /* RW */
#define RCC_PLL2CFGR_PLL2SRC_Msk           (0x1UL << RCC_PLL2CFGR_PLL2SRC_Pos)                     /*!< 0x00004000 */
#define RCC_PLL2CFGR_PLL2SRC               RCC_PLL2CFGR_PLL2SRC_Msk                                /*!<PLL2 clock source*/
#define RCC_PLL2CFGR_PLL2SRC_HSI_Msk       (0x0UL << RCC_PLL2CFGR_PLL2SRC_Pos)                     /*!< 0x00000000 */
#define RCC_PLL2CFGR_PLL2SRC_HSI           RCC_PLL2CFGR_PLL2SRC_HSI_Msk                            /*!<HSI as PLL2 clock source*/
#define RCC_PLL2CFGR_PLL2SRC_HSE_Msk       (0x1UL << RCC_PLL2CFGR_PLL2SRC_Pos)                     /*!< 0x00004000 */
#define RCC_PLL2CFGR_PLL2SRC_HSE           RCC_PLL2CFGR_PLL2SRC_HSE_Msk                            /*!<HSE as PLL2 clock source*/
#define RCC_PLL2CFGR_PLL2QEN_Pos           (20U)                                                   /* RW */
#define RCC_PLL2CFGR_PLL2QEN_Msk           (0x1UL << RCC_PLL2CFGR_PLL2QEN_Pos)                     /*!< 0x00100000 */
#define RCC_PLL2CFGR_PLL2QEN               RCC_PLL2CFGR_PLL2QEN_Msk                                /*!<PLL2"Q" clock output enable*/
#define RCC_PLL2CFGR_PLL2Q_Pos             (21U)                                                   /* RW */
#define RCC_PLL2CFGR_PLL2Q_Msk             (0xFUL << RCC_PLL2CFGR_PLL2Q_Pos)                       /*!< 0x01e00000 */
#define RCC_PLL2CFGR_PLL2Q                 RCC_PLL2CFGR_PLL2Q_Msk                                  /*!<PLL2"Q" division factor*/
#define RCC_PLL2CFGR_PLL2Q_0_Msk           (0x1UL << RCC_PLL2CFGR_PLL2Q_Pos)                       /*!< 0x00200000 */
#define RCC_PLL2CFGR_PLL2Q_0               RCC_PLL2CFGR_PLL2Q_0_Msk                                /*!<PLL2"Q" division factor*/
#define RCC_PLL2CFGR_PLL2Q_1_Msk           (0x2UL << RCC_PLL2CFGR_PLL2Q_Pos)                       /*!< 0x00400000 */
#define RCC_PLL2CFGR_PLL2Q_1               RCC_PLL2CFGR_PLL2Q_1_Msk                                /*!<PLL2"Q" division factor*/
#define RCC_PLL2CFGR_PLL2Q_2_Msk           (0x4UL << RCC_PLL2CFGR_PLL2Q_Pos)                       /*!< 0x00800000 */
#define RCC_PLL2CFGR_PLL2Q_2               RCC_PLL2CFGR_PLL2Q_2_Msk                                /*!<PLL2"Q" division factor*/
#define RCC_PLL2CFGR_PLL2Q_3_Msk           (0x8UL << RCC_PLL2CFGR_PLL2Q_Pos)                       /*!< 0x01000000 */
#define RCC_PLL2CFGR_PLL2Q_3               RCC_PLL2CFGR_PLL2Q_3_Msk                                /*!<PLL2"Q" division factor*/
#define RCC_PLL2CFGR_PLL2REN_Pos           (25U)                                                   /* RW */
#define RCC_PLL2CFGR_PLL2REN_Msk           (0x1UL << RCC_PLL2CFGR_PLL2REN_Pos)                     /*!< 0x02000000 */
#define RCC_PLL2CFGR_PLL2REN               RCC_PLL2CFGR_PLL2REN_Msk                                /*!<PLL2"R" clock output enable*/
#define RCC_PLL2CFGR_PLL2R_Pos             (26U)                                                   /* RW */
#define RCC_PLL2CFGR_PLL2R_Msk             (0x7UL << RCC_PLL2CFGR_PLL2R_Pos)                       /*!< 0x1c000000 */
#define RCC_PLL2CFGR_PLL2R                 RCC_PLL2CFGR_PLL2R_Msk                                  /*!<PLL2"R" division factor*/
#define RCC_PLL2CFGR_PLL2R_0_Msk           (0x1UL << RCC_PLL2CFGR_PLL2R_Pos)                       /*!< 0x04000000 */
#define RCC_PLL2CFGR_PLL2R_0               RCC_PLL2CFGR_PLL2R_0_Msk                                /*!<PLL2"R" division factor*/
#define RCC_PLL2CFGR_PLL2R_1_Msk           (0x2UL << RCC_PLL2CFGR_PLL2R_Pos)                       /*!< 0x08000000 */
#define RCC_PLL2CFGR_PLL2R_1               RCC_PLL2CFGR_PLL2R_1_Msk                                /*!<PLL2"R" division factor*/
#define RCC_PLL2CFGR_PLL2R_2_Msk           (0x4UL << RCC_PLL2CFGR_PLL2R_Pos)                       /*!< 0x10000000 */
#define RCC_PLL2CFGR_PLL2R_2               RCC_PLL2CFGR_PLL2R_2_Msk                                /*!<PLL2"R" division factor*/
/*******************  Bit definition for RCC_CFGR register  *********************/
#define RCC_CFGR_SW_Pos                    (0U)                                                    /* RW */
#define RCC_CFGR_SW_Msk                    (0x3UL << RCC_CFGR_SW_Pos)                              /*!< 0x00000003 */
#define RCC_CFGR_SW                        RCC_CFGR_SW_Msk                                         /*!<System clock Switch*/
#define RCC_CFGR_SW_HSI_Msk                (0x0UL << RCC_CFGR_SW_Pos)                              /*!< 0x00000000 */
#define RCC_CFGR_SW_HSI                    RCC_CFGR_SW_HSI_Msk                                     /*!<HSI as System clock*/
#define RCC_CFGR_SW_HSE_Msk                (0x1UL << RCC_CFGR_SW_Pos)                              /*!< 0x00000003 */
#define RCC_CFGR_SW_HSE                    RCC_CFGR_SW_HSE_Msk                                     /*!<HSE as System clock Switch*/
#define RCC_CFGR_SW_PLL_Msk                (0x2UL << RCC_CFGR_SW_Pos)                              /*!< 0x00000003 */
#define RCC_CFGR_SW_PLL                    RCC_CFGR_SW_PLL_Msk                                     /*!<PLL as System clock Switch*/
#define RCC_CFGR_SWS_Pos                   (2U)                                                    /* RO */
#define RCC_CFGR_SWS_Msk                   (0x3UL << RCC_CFGR_SWS_Pos)                             /*!< 0x0000000C */
#define RCC_CFGR_SWS                       RCC_CFGR_SWS_Msk                                        /*!<System clock Switch*/
#define RCC_CFGR_SWS_HSI_Msk               (0x0UL << RCC_CFGR_SWS_Pos)                             /*!< 0x00000000 */
#define RCC_CFGR_SWS_HSI                   RCC_CFGR_SWS_HSI_Msk                                    /*!<HSI as System clock*/
#define RCC_CFGR_SWS_HSE_Msk               (0x1UL << RCC_CFGR_SWS_Pos)                             /*!< 0x00000004 */
#define RCC_CFGR_SWS_HSE                   RCC_CFGR_SWS_HSE_Msk                                    /*!<HSE as System clock Switch*/
#define RCC_CFGR_SWS_PLL_Msk               (0x2UL << RCC_CFGR_SWS_Pos)                             /*!< 0x00000008 */
#define RCC_CFGR_SWS_PLL                   RCC_CFGR_SWS_PLL_Msk                                    /*!<PLL as System clock Switch*/
#define RCC_CFGR_HPRE_Pos                  (4U)                                                    /* RW */
#define RCC_CFGR_HPRE_Msk                  (0xFUL << RCC_CFGR_HPRE_Pos)                            /*!< 0x000000F0 */
#define RCC_CFGR_HPRE                      RCC_CFGR_HPRE_Msk                                       /*!<AHB prescaler*/
#define RCC_CFGR_HPRE_DIV1_Msk             (0x0UL << RCC_CFGR_HPRE_Pos)                            /*!< 0x00000000 */
#define RCC_CFGR_HPRE_DIV1                 RCC_CFGR_HPRE_DIV1_Msk                                  /*!<SYSCLK not divided*/
#define RCC_CFGR_HPRE_DIV2_Msk             (0x8UL << RCC_CFGR_HPRE_Pos)                            /*!< 0x00000080 */
#define RCC_CFGR_HPRE_DIV2                 RCC_CFGR_HPRE_DIV2_Msk                                  /*!<SYSCLK divided by 2*/
#define RCC_CFGR_HPRE_DIV4_Msk             (0x9UL << RCC_CFGR_HPRE_Pos)                            /*!< 0x00000090 */
#define RCC_CFGR_HPRE_DIV4                 RCC_CFGR_HPRE_DIV4_Msk                                  /*!<SYSCLK divided by 4*/
#define RCC_CFGR_HPRE_DIV8_Msk             (0xAUL << RCC_CFGR_HPRE_Pos)                            /*!< 0x000000A0 */
#define RCC_CFGR_HPRE_DIV8                 RCC_CFGR_HPRE_DIV8_Msk                                  /*!<SYSCLK divided by 8*/
#define RCC_CFGR_HPRE_DIV16_Msk            (0xBUL << RCC_CFGR_HPRE_Pos)                            /*!< 0x000000B0 */
#define RCC_CFGR_HPRE_DIV16                RCC_CFGR_HPRE_DIV16_Msk                                 /*!<SYSCLK divided by 16*/
#define RCC_CFGR_HPRE_DIV64_Msk            (0xCUL << RCC_CFGR_HPRE_Pos)                            /*!< 0x000000C0 */
#define RCC_CFGR_HPRE_DIV64                RCC_CFGR_HPRE_DIV64_Msk                                 /*!<SYSCLK divided by 64*/
#define RCC_CFGR_HPRE_DIV128_Msk           (0xDUL << RCC_CFGR_HPRE_Pos)                            /*!< 0x000000D0 */
#define RCC_CFGR_HPRE_DIV128               RCC_CFGR_HPRE_DIV128_Msk                                /*!<SYSCLK divided by 128*/
#define RCC_CFGR_HPRE_DIV256_Msk           (0xEUL << RCC_CFGR_HPRE_Pos)                            /*!< 0x000000E0 */
#define RCC_CFGR_HPRE_DIV256               RCC_CFGR_HPRE_DIV256_Msk                                /*!<SYSCLK divided by 256*/
#define RCC_CFGR_HPRE_DIV512_Msk           (0xFUL << RCC_CFGR_HPRE_Pos)                            /*!< 0x000000F0 */
#define RCC_CFGR_HPRE_DIV512               RCC_CFGR_HPRE_DIV512_Msk                                /*!<SYSCLK divided by 512*/
#define RCC_CFGR_PPRE1_Pos                 (8U)                                                    /* RW */
#define RCC_CFGR_PPRE1_Msk                 (0x7UL << RCC_CFGR_PPRE1_Pos)                           /*!< 0x00000700 */
#define RCC_CFGR_PPRE1                     RCC_CFGR_PPRE1_Msk                                      /*!<APB1 prescaler*/
#define RCC_CFGR_PPRE1_DIV1_Msk            (0x0UL << RCC_CFGR_PPRE1_Pos)                           /*!< 0x00000000 */
#define RCC_CFGR_PPRE1_DIV1                RCC_CFGR_PPRE1_DIV1_Msk                                 /*!<not divided*/
#define RCC_CFGR_PPRE1_DIV2_Msk            (0x4UL << RCC_CFGR_PPRE1_Pos)                           /*!< 0x00000500 */
#define RCC_CFGR_PPRE1_DIV2                RCC_CFGR_PPRE1_DIV2_Msk                                 /*!< 0x00000400 */
#define RCC_CFGR_PPRE1_DIV4_Msk            (0x5UL << RCC_CFGR_PPRE1_Pos)                           /*!< 0x00000500 */
#define RCC_CFGR_PPRE1_DIV4                RCC_CFGR_PPRE1_DIV4_Msk                                 /*!<divided by 4*/
#define RCC_CFGR_PPRE1_DIV8_Msk            (0x6UL << RCC_CFGR_PPRE1_Pos)                           /*!< 0x00000600 */
#define RCC_CFGR_PPRE1_DIV8                RCC_CFGR_PPRE1_DIV8_Msk                                 /*!<divided by 8*/
#define RCC_CFGR_PPRE1_DIV16_Msk           (0x7UL << RCC_CFGR_PPRE1_Pos)                           /*!< 0x00000700 */
#define RCC_CFGR_PPRE1_DIV16               RCC_CFGR_PPRE1_DIV16_Msk                                /*!<divided by 16*/
#define RCC_CFGR_PPRE2_Pos                 (11U)                                                   /* RW */
#define RCC_CFGR_PPRE2_Msk                 (0x7UL << RCC_CFGR_PPRE2_Pos)                           /*!< 0x00003800 */
#define RCC_CFGR_PPRE2                     RCC_CFGR_PPRE2_Msk                                      /*!<APB2 prescaler*/
#define RCC_CFGR_PPRE2_DIV1_Msk            (0x0UL << RCC_CFGR_PPRE2_Pos)                           /*!< 0x00000000 */
#define RCC_CFGR_PPRE2_DIV1                RCC_CFGR_PPRE2_DIV1_Msk                                 /*!<not divided*/
#define RCC_CFGR_PPRE2_DIV2_Msk            (0x4UL << RCC_CFGR_PPRE2_Pos)                           /*!< 0x00002000 */
#define RCC_CFGR_PPRE2_DIV2                RCC_CFGR_PPRE2_DIV2_Msk                                 /*!<divided by 2*/
#define RCC_CFGR_PPRE2_DIV4_Msk            (0x5UL << RCC_CFGR_PPRE2_Pos)                           /*!< 0x00002800 */
#define RCC_CFGR_PPRE2_DIV4                RCC_CFGR_PPRE2_DIV4_Msk                                 /*!<divided by 4*/
#define RCC_CFGR_PPRE2_DIV8_Msk            (0x6UL << RCC_CFGR_PPRE2_Pos)                           /*!< 0x00003000 */
#define RCC_CFGR_PPRE2_DIV8                RCC_CFGR_PPRE2_DIV8_Msk                                 /*!<divided by 8*/
#define RCC_CFGR_PPRE2_DIV16_Msk           (0x7UL << RCC_CFGR_PPRE2_Pos)                           /*!< 0x00003800 */
#define RCC_CFGR_PPRE2_DIV16               RCC_CFGR_PPRE2_DIV16_Msk                                /*!<divided by 16*/
#define RCC_CFGR_MCOSEL_Pos                (24U)                                                   /* RW */
#define RCC_CFGR_MCOSEL_Msk                (0xFUL << RCC_CFGR_MCOSEL_Pos)                          /*!< 0x0F000000 */
#define RCC_CFGR_MCOSEL                    RCC_CFGR_MCOSEL_Msk                                     /*!<MCO select*/
#define RCC_CFGR_MCOSEL_SYS_Msk            (0x1UL << RCC_CFGR_MCOSEL_Pos)                          /*!< 0x01000000 */
#define RCC_CFGR_MCOSEL_SYS                RCC_CFGR_MCOSEL_SYS_Msk                                 /*!<MCO select sysclk*/
#define RCC_CFGR_MCOSEL_PLL2R_Msk          (0x2UL << RCC_CFGR_MCOSEL_Pos)                          /*!< 0x02000000 */
#define RCC_CFGR_MCOSEL_PLL2R              RCC_CFGR_MCOSEL_PLL2R_Msk                               /*!<MCO select pll2r*/
#define RCC_CFGR_MCOSEL_HSI16_Msk          (0x3UL << RCC_CFGR_MCOSEL_Pos)                          /*!< 0x03000000 */
#define RCC_CFGR_MCOSEL_HSI16              RCC_CFGR_MCOSEL_HSI16_Msk                               /*!<MCO select hsi16*/
#define RCC_CFGR_MCOSEL_HSE_Msk            (0x4UL << RCC_CFGR_MCOSEL_Pos)                          /*!< 0x04000000 */
#define RCC_CFGR_MCOSEL_HSE                RCC_CFGR_MCOSEL_HSE_Msk                                 /*!<MCO select hse*/
#define RCC_CFGR_MCOSEL_PLLP_Msk           (0x5UL << RCC_CFGR_MCOSEL_Pos)                          /*!< 0x05000000 */
#define RCC_CFGR_MCOSEL_PLLP               RCC_CFGR_MCOSEL_PLLP_Msk                                /*!<MCO select pllp*/
#define RCC_CFGR_MCOSEL_LSI_Msk            (0x6UL << RCC_CFGR_MCOSEL_Pos)                          /*!< 0x06000000 */
#define RCC_CFGR_MCOSEL_LSI                RCC_CFGR_MCOSEL_LSI_Msk                                 /*!<MCO select lsi*/
#define RCC_CFGR_MCOSEL_LSE_Msk            (0x7UL << RCC_CFGR_MCOSEL_Pos)                          /*!< 0x07000000 */
#define RCC_CFGR_MCOSEL_LSE                RCC_CFGR_MCOSEL_LSE_Msk                                 /*!<MCO select lse*/
#define RCC_CFGR_MCOSEL_HSI48_Msk          (0x8UL << RCC_CFGR_MCOSEL_Pos)                          /*!< 0x08000000 */
#define RCC_CFGR_MCOSEL_HSI48              RCC_CFGR_MCOSEL_HSI48_Msk                               /*!<MCO select hsi48*/
#define RCC_CFGR_MCOPRE_Pos                (28U)                                                   /* RW */
#define RCC_CFGR_MCOPRE_Msk                (0x7UL << RCC_CFGR_MCOSEL_Pos)                          /*!< 0x0F000000 */
#define RCC_CFGR_MCOPRE                    RCC_CFGR_MCOSEL_Msk                                     /*!<MCO prescaler*/
#define RCC_CFGR_MCOPRE_DIV1_Msk           (0x0UL << RCC_CFGR_MCOPRE_Pos)                          /*!< 0x00000000 */
#define RCC_CFGR_MCOPRE_DIV1               RCC_CFGR_MCOPRE_DIV1_Msk                                /*!<not divided*/
#define RCC_CFGR_MCOPRE_DIV2_Msk           (0x1UL << RCC_CFGR_MCOPRE_Pos)                          /*!< 0x10000000 */
#define RCC_CFGR_MCOPRE_DIV2               RCC_CFGR_MCOPRE_DIV2_Msk                                /*!<divided by 2*/
#define RCC_CFGR_MCOPRE_DIV4_Msk           (0x2UL << RCC_CFGR_MCOPRE_Pos)                          /*!< 0x20000000 */
#define RCC_CFGR_MCOPRE_DIV4               RCC_CFGR_MCOPRE_DIV4_Msk                                /*!<divided by 4*/
#define RCC_CFGR_MCOPRE_DIV8_Msk           (0x3UL << RCC_CFGR_MCOPRE_Pos)                          /*!< 0x30000000 */
#define RCC_CFGR_MCOPRE_DIV8               RCC_CFGR_MCOPRE_DIV8_Msk                                /*!<divided by 8*/
#define RCC_CFGR_MCOPRE_DIV16_Msk          (0x4UL << RCC_CFGR_MCOPRE_Pos)                          /*!< 0x40000000 */
#define RCC_CFGR_MCOPRE_DIV16              RCC_CFGR_MCOPRE_DIV16_Msk                               /*!<divided by 16*/
#define RCC_CFGR_MCOPRE_DIV32_Msk          (0x5UL << RCC_CFGR_MCOPRE_Pos)                          /*!< 0x50000000 */
#define RCC_CFGR_MCOPRE_DIV32              RCC_CFGR_MCOPRE_DIV32_Msk                               /*!<divided by 32*/
#define RCC_CFGR_MCOPRE_DIV64_Msk          (0x6UL << RCC_CFGR_MCOPRE_Pos)                          /*!< 0x60000000 */
#define RCC_CFGR_MCOPRE_DIV64              RCC_CFGR_MCOPRE_DIV64_Msk                               /*!<divided by 64*/
#define RCC_CFGR_MCOPRE_DIV128_Msk         (0x7UL << RCC_CFGR_MCOPRE_Pos)                          /*!< 0x70000000 */
#define RCC_CFGR_MCOPRE_DIV128             RCC_CFGR_MCOPRE_DIV128_Msk                              /*!<divided by 128*/
/*******************  Bit definition for RCC_CIR register  *********************/
#define RCC_CIR_LSIRDYF_Pos                (0U)                                                    /* RO */
#define RCC_CIR_LSIRDYF_Msk                (0x1UL << RCC_CIR_LSIRDYF_Pos)                          /*!< 0x00000001 */
#define RCC_CIR_LSIRDYF                    RCC_CIR_LSIRDYF_Msk                                     /*!<lsi ready interrupt flag*/
#define RCC_CIR_LSERDYF_Pos                (1U)                                                    /* RO */
#define RCC_CIR_LSERDYF_Msk                (0x1UL << RCC_CIR_LSERDYF_Pos)                          /*!< 0x00000002 */
#define RCC_CIR_LSERDYF                    RCC_CIR_LSERDYF_Msk                                     /*!<lse ready interrupt flag*/
#define RCC_CIR_HSIRDYF_Pos                (2U)                                                    /* RO */
#define RCC_CIR_HSIRDYF_Msk                (0x1UL << RCC_CIR_HSIRDYF_Pos)                          /*!< 0x00000004 */
#define RCC_CIR_HSIRDYF                    RCC_CIR_HSIRDYF_Msk                                     /*!<hsi ready interrupt flag*/
#define RCC_CIR_HSI48RDYF_Pos              (3U)                                                    /* RO */
#define RCC_CIR_HSI48RDYF_Msk              (0x1UL << RCC_CIR_HSI48RDYF_Pos)                        /*!< 0x00000008 */
#define RCC_CIR_HSI48RDYF                  RCC_CIR_HSI48RDYF_Msk                                   /*!<hsi48 ready interrupt flag*/
#define RCC_CIR_HSERDYF_Pos                (4U)                                                    /* RO */
#define RCC_CIR_HSERDYF_Msk                (0x1UL << RCC_CIR_HSERDYF_Pos)                          /*!< 0x00000010 */
#define RCC_CIR_HSERDYF                    RCC_CIR_HSERDYF_Msk                                     /*!<hse ready interrupt flag*/
#define RCC_CIR_PLLRDYF_Pos                (5U)                                                    /* RO */
#define RCC_CIR_PLLRDYF_Msk                (0x1UL << RCC_CIR_PLLRDYF_Pos)                          /*!< 0x00000020 */
#define RCC_CIR_PLLRDYF                    RCC_CIR_PLLRDYF_Msk                                     /*!<pll ready interrupt flag*/
#define RCC_CIR_PLL2RDYF_Pos               (6U)                                                    /* RO */
#define RCC_CIR_PLL2RDYF_Msk               (0x1UL << RCC_CIR_PLL2RDYF_Pos)                         /*!< 0x00000040 */
#define RCC_CIR_PLL2RDYF                   RCC_CIR_PLL2RDYF_Msk                                    /*!<pll2 ready interrupt flag*/
#define RCC_CIR_CSSF_Pos                   (7U)                                                    /* RO */
#define RCC_CIR_CSSF_Msk                   (0x1UL << RCC_CIR_CSSF_Pos)                             /*!< 0x00000080 */
#define RCC_CIR_CSSF                       RCC_CIR_CSSF_Msk                                        /*!<clock security system interrupt flag*/
#define RCC_CIR_LSIRDYIE_Pos               (8U)                                                    /* RW */
#define RCC_CIR_LSIRDYIE_Msk               (0x1UL << RCC_CIR_LSIRDYIE_Pos)                         /*!< 0x00000100 */
#define RCC_CIR_LSIRDYIE                   RCC_CIR_LSIRDYIE_Msk                                    /*!<lsi ready interrupt enable*/
#define RCC_CIR_LSERDYIE_Pos               (9U)                                                    /* RW */
#define RCC_CIR_LSERDYIE_Msk               (0x1UL << RCC_CIR_LSERDYIE_Pos)                         /*!< 0x00000200 */
#define RCC_CIR_LSERDYIE                   RCC_CIR_LSERDYIE_Msk                                    /*!<lse ready interrupt enable*/
#define RCC_CIR_HSIRDYIE_Pos               (10U)                                                   /* RW */
#define RCC_CIR_HSIRDYIE_Msk               (0x1UL << RCC_CIR_HSIRDYIE_Pos)                         /*!< 0x00000400 */
#define RCC_CIR_HSIRDYIE                   RCC_CIR_HSIRDYIE_Msk                                    /*!<hsi ready interrupt enable*/
#define RCC_CIR_HSI48RDYIE_Pos             (11U)                                                   /* RW */
#define RCC_CIR_HSI48RDYIE_Msk             (0x1UL << RCC_CIR_HSI48RDYIE_Pos)                       /*!< 0x00000800 */
#define RCC_CIR_HSI48RDYIE                 RCC_CIR_HSI48RDYIE_Msk                                  /*!<hsi48 ready interrupt enable*/
#define RCC_CIR_HSERDYIE_Pos               (12U)                                                   /* RW */
#define RCC_CIR_HSERDYIE_Msk               (0x1UL << RCC_CIR_HSERDYIE_Pos)                         /*!< 0x00001000 */
#define RCC_CIR_HSERDYIE                   RCC_CIR_HSERDYIE_Msk                                    /*!<hse ready interrupt enable*/
#define RCC_CIR_PLLRDYIE_Pos               (13U)                                                   /* RW */
#define RCC_CIR_PLLRDYIE_Msk               (0x1UL << RCC_CIR_PLLRDYIE_Pos)                         /*!< 0x00002000 */
#define RCC_CIR_PLLRDYIE                   RCC_CIR_PLLRDYIE_Msk                                    /*!<pll ready interrupt enable*/
#define RCC_CIR_PLL2RDYIE_Pos              (14U)                                                   /* RW */
#define RCC_CIR_PLL2RDYIE_Msk              (0x1UL << RCC_CIR_PLL2RDYIE_Pos)                        /*!< 0x00004000 */
#define RCC_CIR_PLL2RDYIE                  RCC_CIR_PLL2RDYIE_Msk                                   /*!<pll2 ready interrupt enable*/
#define RCC_CIR_LSIRDYC_Pos                (16U)                                                   /* WO */
#define RCC_CIR_LSIRDYC_Msk                (0x1UL << RCC_CIR_LSIRDYC_Pos)                          /*!< 0x00010000 */
#define RCC_CIR_LSIRDYC                    RCC_CIR_LSIRDYC_Msk                                     /*!<claer lsi ready interrupt flag*/
#define RCC_CIR_LSERDYC_Pos                (17U)                                                   /* WO */
#define RCC_CIR_LSERDYC_Msk                (0x1UL << RCC_CIR_LSERDYC_Pos)                          /*!< 0x00020000 */
#define RCC_CIR_LSERDYC                    RCC_CIR_LSERDYC_Msk                                     /*!<clear lse ready interrupt flag*/
#define RCC_CIR_HSIRDYC_Pos                (18U)                                                   /* WO */
#define RCC_CIR_HSIRDYC_Msk                (0x1UL << RCC_CIR_HSIRDYC_Pos)                          /*!< 0x00040000 */
#define RCC_CIR_HSIRDYC                    RCC_CIR_HSIRDYC_Msk                                     /*!<clear hsi ready interrupt flag*/
#define RCC_CIR_HSI48RDYC_Pos              (19U)                                                   /* WO */
#define RCC_CIR_HSI48RDYC_Msk              (0x1UL << RCC_CIR_HSI48RDYC_Pos)                        /*!< 0x00080000 */
#define RCC_CIR_HSI48RDYC                  RCC_CIR_HSI48RDYC_Msk                                   /*!<clear hsi48 ready interrupt flag*/
#define RCC_CIR_HSERDYC_Pos                (20U)                                                   /* WO */
#define RCC_CIR_HSERDYC_Msk                (0x1UL << RCC_CIR_HSERDYC_Pos)                          /*!< 0x00100000 */
#define RCC_CIR_HSERDYC                    RCC_CIR_HSERDYC_Msk                                     /*!<clear hse ready interrupt flag*/
#define RCC_CIR_PLLRDYC_Pos                (21U)                                                   /* WO */
#define RCC_CIR_PLLRDYC_Msk                (0x1UL << RCC_CIR_PLLRDYC_Pos)                          /*!< 0x00200000 */
#define RCC_CIR_PLLRDYC                    RCC_CIR_PLLRDYC_Msk                                     /*!<clear pll ready interrupt flag*/
#define RCC_CIR_PLL2RDYC_Pos               (22U)                                                   /* WO */
#define RCC_CIR_PLL2RDYC_Msk               (0x1UL << RCC_CIR_PLL2RDYC_Pos)                         /*!< 0x00400000 */
#define RCC_CIR_PLL2RDYC                   RCC_CIR_PLL2RDYC_Msk                                    /*!<clear pll2 ready interrupt flag*/
#define RCC_CIR_CSSC_Pos                   (23U)                                                   /* WO */
#define RCC_CIR_CSSC_Msk                   (0x1UL << RCC_CIR_CSSC_Pos)                             /*!< 0x00800000 */
#define RCC_CIR_CSSC                       RCC_CIR_CSSC_Msk                                        /*!<clear clock security system interrupt flag*/
/*******************  Bit definition for RCC_AHB1RSTR register  *********************/
#define RCC_AHB1RSTR_GPIOARST_Pos          (0U)                                                    /* RW */
#define RCC_AHB1RSTR_GPIOARST_Msk          (0x1UL << RCC_AHB1RSTR_GPIOARST_Pos)                    /*!< 0x00000001 */
#define RCC_AHB1RSTR_GPIOARST              RCC_AHB1RSTR_GPIOARST_Msk                               /*!<gpioa software reset*/
#define RCC_AHB1RSTR_GPIOBRST_Pos          (1U)                                                    /* RW */
#define RCC_AHB1RSTR_GPIOBRST_Msk          (0x1UL << RCC_AHB1RSTR_GPIOBRST_Pos)                    /*!< 0x00000002 */
#define RCC_AHB1RSTR_GPIOBRST              RCC_AHB1RSTR_GPIOBRST_Msk                               /*!<gpiob software reset*/
#define RCC_AHB1RSTR_GPIOCRST_Pos          (2U)                                                    /* RW */
#define RCC_AHB1RSTR_GPIOCRST_Msk          (0x1UL << RCC_AHB1RSTR_GPIOCRST_Pos)                    /*!< 0x00000004 */
#define RCC_AHB1RSTR_GPIOCRST              RCC_AHB1RSTR_GPIOCRST_Msk                               /*!<gpioc software reset*/
#define RCC_AHB1RSTR_GPIODRST_Pos          (3U)                                                    /* RW */
#define RCC_AHB1RSTR_GPIODRST_Msk          (0x1UL << RCC_AHB1RSTR_GPIODRST_Pos)                    /*!< 0x00000008 */
#define RCC_AHB1RSTR_GPIODRST              RCC_AHB1RSTR_GPIODRST_Msk                               /*!<gpiod software reset*/
#define RCC_AHB1RSTR_GPIOERST_Pos          (4U)                                                    /* RW */
#define RCC_AHB1RSTR_GPIOERST_Msk          (0x1UL << RCC_AHB1RSTR_GPIOERST_Pos)                    /*!< 0x00000010 */
#define RCC_AHB1RSTR_GPIOERST              RCC_AHB1RSTR_GPIOERST_Msk                               /*!<gpioe software reset*/
#define RCC_AHB1RSTR_GPIOHRST_Pos          (7U)                                                    /* RW */
#define RCC_AHB1RSTR_GPIOHRST_Msk          (0x1UL << RCC_AHB1RSTR_GPIOHRST_Pos)                    /*!< 0x00000080 */
#define RCC_AHB1RSTR_GPIOHRST              RCC_AHB1RSTR_GPIOHRST_Msk                               /*!<gpioh software reset*/
#define RCC_AHB1RSTR_CRCRST_Pos            (12U)                                                   /* RW */
#define RCC_AHB1RSTR_CRCRST_Msk            (0x1UL << RCC_AHB1RSTR_CRCRST_Pos)                      /*!< 0x00001000 */
#define RCC_AHB1RSTR_CRCRST                RCC_AHB1RSTR_CRCRST_Msk                                 /*!<crc software reset*/
#define RCC_AHB1RSTR_DMA1RST_Pos           (21U)                                                   /* RW */
#define RCC_AHB1RSTR_DMA1RST_Msk           (0x1UL << RCC_AHB1RSTR_DMA1RST_Pos)                     /*!< 0x00200000 */
#define RCC_AHB1RSTR_DMA1RST               RCC_AHB1RSTR_DMA1RST_Msk                                /*!<dma1 software reset*/
#define RCC_AHB1RSTR_DMA2RST_Pos           (22U)                                                   /* RW */
#define RCC_AHB1RSTR_DMA2RST_Msk           (0x1UL << RCC_AHB1RSTR_DMA2RST_Pos)                     /*!< 0x00400000 */
#define RCC_AHB1RSTR_DMA2RST               RCC_AHB1RSTR_DMA2RST_Msk                                /*!<dma2 software reset*/
#define RCC_AHB1RSTR_ETHMACRST_Pos         (25U)                                                   /* RW */
#define RCC_AHB1RSTR_ETHMACRST_Msk         (0x1UL << RCC_AHB1RSTR_ETHMACRST_Pos)                   /*!< 0x020000000 */
#define RCC_AHB1RSTR_ETHMACRST             RCC_AHB1RSTR_ETHMACRST_Msk                              /*!<ethmac software reset*/
#define RCC_AHB1RSTR_OTGHSRST_Pos          (29U)                                                   /* RW */
#define RCC_AHB1RSTR_OTGHSRST_Msk          (0x1UL << RCC_AHB1RSTR_OTGHSRST_Pos)                    /*!< 0x200000000 */
#define RCC_AHB1RSTR_OTGHSRST              RCC_AHB1RSTR_OTGHSRST_Msk                               /*!<usb otg hs software reset*/
/*******************  Bit definition for RCC_AHB2RSTR register  *********************/
#define RCC_AHB2RSTR_RNGRST_Pos            (6U)                                                    /* RW */
#define RCC_AHB2RSTR_RNGRST_Msk            (0x1UL << RCC_AHB2RSTR_RNGRST_Pos)                      /*!< 0x00000040 */
#define RCC_AHB2RSTR_RNGRST                RCC_AHB2RSTR_RNGRST_Msk                                 /*!<rng software reset*/
#define RCC_AHB2RSTR_OTGFSRST_Pos          (7U)                                                    /* RW */
#define RCC_AHB2RSTR_OTGFSRST_Msk          (0x1UL << RCC_AHB2RSTR_OTGFSRST_Pos)                    /*!< 0x00000080 */
#define RCC_AHB2RSTR_OTGFSRST              RCC_AHB2RSTR_OTGFSRST_Msk                               /*!<usb otg fs software reset*/
/*******************  Bit definition for RCC_AHB3RSTR register  *********************/
#define RCC_AHB3RSTR_FMCRST_Pos            (0U)                                                    /* RW */
#define RCC_AHB3RSTR_FMCRST_Msk            (0x1UL << RCC_AHB3RSTR_FMCRST_Pos)                      /*!< 0x00000001 */
#define RCC_AHB3RSTR_FMCRST                RCC_AHB3RSTR_FMCRST_Msk                                 /*!<rng software reset*/
#define RCC_AHB3RSTR_QSPIRST_Pos           (8U)                                                    /* RW */
#define RCC_AHB3RSTR_QSPIRST_Msk           (0x1UL << RCC_AHB3RSTR_QSPIRST_Pos)                     /*!< 0x00000100 */
#define RCC_AHB3RSTR_QSPIRST               RCC_AHB3RSTR_QSPIRST_Msk                                /*!<qspi software reset*/
/*******************  Bit definition for RCC_APB1RSTR register  *********************/
#define RCC_APB1RSTR_TIM2RST_Pos          (0U)                                                     /* RW */
#define RCC_APB1RSTR_TIM2RST_Msk          (0x1UL << RCC_APB1RSTR_TIM2RST_Pos)                      /*!< 0x00000001 */
#define RCC_APB1RSTR_TIM2RST              RCC_APB1RSTR_TIM2RST_Msk                                 /*!<tim2 software reset*/
#define RCC_APB1RSTR_TIM3RST_Pos          (1U)                                                     /* RW */
#define RCC_APB1RSTR_TIM3RST_Msk          (0x1UL << RCC_APB1RSTR_TIM3RST_Pos)                      /*!< 0x00000002 */
#define RCC_APB1RSTR_TIM3RST              RCC_APB1RSTR_TIM3RST_Msk                                 /*!<tim3 software reset*/
#define RCC_APB1RSTR_TIM4RST_Pos          (2U)                                                     /* RW */
#define RCC_APB1RSTR_TIM4RST_Msk          (0x1UL << RCC_APB1RSTR_TIM4RST_Pos)                      /*!< 0x00000004 */
#define RCC_APB1RSTR_TIM4RST              RCC_APB1RSTR_TIM4RST_Msk                                 /*!<tim4 software reset*/
#define RCC_APB1RSTR_TIM5RST_Pos          (3U)                                                     /* RW */
#define RCC_APB1RSTR_TIM5RST_Msk          (0x1UL << RCC_APB1RSTR_TIM5RST_Pos)                      /*!< 0x00000008 */
#define RCC_APB1RSTR_TIM5RST              RCC_APB1RSTR_TIM5RST_Msk                                 /*!<tim5 software reset*/
#define RCC_APB1RSTR_TIM6RST_Pos          (4U)                                                     /* RW */
#define RCC_APB1RSTR_TIM6RST_Msk          (0x1UL << RCC_APB1RSTR_TIM6RST_Pos)                      /*!< 0x00000010 */
#define RCC_APB1RSTR_TIM6RST              RCC_APB1RSTR_TIM6RST_Msk                                 /*!<tim6 software reset*/
#define RCC_APB1RSTR_TIM7RST_Pos          (5U)                                                     /* RW */
#define RCC_APB1RSTR_TIM7RST_Msk          (0x1UL << RCC_APB1RSTR_TIM7RST_Pos)                      /*!< 0x00000020 */
#define RCC_APB1RSTR_TIM7RST              RCC_APB1RSTR_TIM7RST_Msk                                 /*!<tim7 software reset*/
#define RCC_APB1RSTR_TIM12RST_Pos         (6U)                                                     /* RW */
#define RCC_APB1RSTR_TIM12RST_Msk         (0x1UL << RCC_APB1RSTR_TIM12RST_Pos)                     /*!< 0x00000040 */
#define RCC_APB1RSTR_TIM12RST             RCC_APB1RSTR_TIM12RST_Msk                                /*!<tim12 software reset*/
#define RCC_APB1RSTR_TIM13RST_Pos         (7U)                                                     /* RW */
#define RCC_APB1RSTR_TIM13RST_Msk         (0x1UL << RCC_APB1RSTR_TIM13RST_Pos)                     /*!< 0x00000080 */
#define RCC_APB1RSTR_TIM13RST             RCC_APB1RSTR_TIM13RST_Msk                                /*!<tim13 software reset*/
#define RCC_APB1RSTR_TIM14RST_Pos         (8U)                                                     /* RW */
#define RCC_APB1RSTR_TIM14RST_Msk         (0x1UL << RCC_APB1RSTR_TIM14RST_Pos)                     /*!< 0x00000100 */
#define RCC_APB1RSTR_TIM14RST             RCC_APB1RSTR_TIM14RST_Msk                                /*!<tim14 software reset*/
#define RCC_APB1RSTR_CRSRST_Pos           (9U)                                                     /* RW */
#define RCC_APB1RSTR_CRSRST_Msk           (0x1UL << RCC_APB1RSTR_CRSRST_Pos)                       /*!< 0x00000200 */
#define RCC_APB1RSTR_CRSRST               RCC_APB1RSTR_CRSRST_Msk                                  /*!<crs software reset*/
#define RCC_APB1RSTR_AC97RST_Pos          (10U)                                                     /* RW */
#define RCC_APB1RSTR_AC97RST_Msk          (0x1UL << RCC_APB1RSTR_AC97RST_Pos)                      /*!< 0x00000400 */
#define RCC_APB1RSTR_AC97RST              RCC_APB1RSTR_AC97RST_Msk                                 /*!<ac97 software reset*/
#define RCC_APB1RSTR_WWDGRST_Pos          (11U)                                                    /* RW */
#define RCC_APB1RSTR_WWDGRST_Msk          (0x1UL << RCC_APB1RSTR_WWDGRST_Pos)                      /*!< 0x00000800 */
#define RCC_APB1RSTR_WWDGRST              RCC_APB1RSTR_WWDGRST_Msk                                 /*!<wwdg software reset*/
#define RCC_APB1RSTR_I2S2RST_Pos          (12U)                                                    /* RW */
#define RCC_APB1RSTR_I2S2RST_Msk          (0x1UL << RCC_APB1RSTR_I2S2RST_Pos)                      /*!< 0x00001000 */
#define RCC_APB1RSTR_I2S2RST              RCC_APB1RSTR_I2S2RST_Msk                                 /*!<i2s2 software reset*/
#define RCC_APB1RSTR_I2S3RST_Pos          (13U)                                                    /* RW */
#define RCC_APB1RSTR_I2S3RST_Msk          (0x1UL << RCC_APB1RSTR_I2S3RST_Pos)                      /*!< 0x00002000 */
#define RCC_APB1RSTR_I2S3RST              RCC_APB1RSTR_I2S3RST_Msk                                 /*!<i2s3 software reset*/
#define RCC_APB1RSTR_SPI2RST_Pos          (14U)                                                    /* RW */
#define RCC_APB1RSTR_SPI2RST_Msk          (0x1UL << RCC_APB1RSTR_SPI2RST_Pos)                      /*!< 0x00004000 */
#define RCC_APB1RSTR_SPI2RST              RCC_APB1RSTR_SPI2RST_Msk                                 /*!<spi2 software reset*/
#define RCC_APB1RSTR_SPI3RST_Pos          (15U)                                                    /* RW */
#define RCC_APB1RSTR_SPI3RST_Msk          (0x1UL << RCC_APB1RSTR_SPI3RST_Pos)                      /*!< 0x00008000 */
#define RCC_APB1RSTR_SPI3RST              RCC_APB1RSTR_SPI3RST_Msk                                 /*!<spi3 software reset*/
#define RCC_APB1RSTR_LPUARTRST_Pos        (16U)                                                    /* RW */
#define RCC_APB1RSTR_LPUARTRST_Msk        (0x1UL << RCC_APB1RSTR_LPUARTRST_Pos)                    /*!< 0x00010000 */
#define RCC_APB1RSTR_LPUARTRST            RCC_APB1RSTR_LPUARTRST_Msk                               /*!<lpuart software reset*/
#define RCC_APB1RSTR_UART2RST_Pos         (17U)                                                    /* RW */
#define RCC_APB1RSTR_UART2RST_Msk         (0x1UL << RCC_APB1RSTR_UART2RST_Pos)                     /*!< 0x00020000 */
#define RCC_APB1RSTR_UART2RST             RCC_APB1RSTR_UART2RST_Msk                                /*!<uart2 software reset*/
#define RCC_APB1RSTR_UART3RST_Pos         (18U)                                                    /* RW */
#define RCC_APB1RSTR_UART3RST_Msk         (0x1UL << RCC_APB1RSTR_UART3RST_Pos)                     /*!< 0x00040000 */
#define RCC_APB1RSTR_UART3RST             RCC_APB1RSTR_UART3RST_Msk                                /*!<uart3 software reset*/
#define RCC_APB1RSTR_UART4RST_Pos         (19U)                                                    /* RW */
#define RCC_APB1RSTR_UART4RST_Msk         (0x1UL << RCC_APB1RSTR_UART4RST_Pos)                     /*!< 0x00080000 */
#define RCC_APB1RSTR_UART4RST             RCC_APB1RSTR_UART4RST_Msk                                /*!<uart4 software reset*/
#define RCC_APB1RSTR_UART5RST_Pos         (20U)                                                    /* RW */
#define RCC_APB1RSTR_UART5RST_Msk         (0x1UL << RCC_APB1RSTR_UART5RST_Pos)                     /*!< 0x00100000 */
#define RCC_APB1RSTR_UART5RST             RCC_APB1RSTR_UART5RST_Msk                                /*!<uart5 software reset*/
#define RCC_APB1RSTR_I2C1RST_Pos          (21U)                                                    /* RW */
#define RCC_APB1RSTR_I2C1RST_Msk          (0x1UL << RCC_APB1RSTR_I2C1RST_Pos)                      /*!< 0x00200000 */
#define RCC_APB1RSTR_I2C1RST              RCC_APB1RSTR_I2C1RST_Msk                                 /*!<i2c1 software reset*/
#define RCC_APB1RSTR_I2C2RST_Pos          (22U)                                                    /* RW */
#define RCC_APB1RSTR_I2C2RST_Msk          (0x1UL << RCC_APB1RSTR_I2C2RST_Pos)                      /*!< 0x00400000 */
#define RCC_APB1RSTR_I2C2RST              RCC_APB1RSTR_I2C2RST_Msk                                 /*!<i2c2 software reset*/
#define RCC_APB1RSTR_I2C3RST_Pos          (23U)                                                    /* RW */
#define RCC_APB1RSTR_I2C3RST_Msk          (0x1UL << RCC_APB1RSTR_I2C3RST_Pos)                      /*!< 0x00800000 */
#define RCC_APB1RSTR_I2C3RST              RCC_APB1RSTR_I2C3RST_Msk                                 /*!<i2c3 software reset*/
#define RCC_APB1RSTR_CAN1RST_Pos          (24U)                                                    /* RW */
#define RCC_APB1RSTR_CAN1RST_Msk          (0x1UL << RCC_APB1RSTR_CAN1RST_Pos)                      /*!< 0x01000000 */
#define RCC_APB1RSTR_CAN1RST              RCC_APB1RSTR_CAN1RST_Msk                                 /*!<can1 software reset*/
#define RCC_APB1RSTR_CAN2RST_Pos          (25U)                                                    /* RW */
#define RCC_APB1RSTR_CAN2RST_Msk          (0x1UL << RCC_APB1RSTR_CAN2RST_Pos)                      /*!< 0x02000000 */
#define RCC_APB1RSTR_CAN2RST              RCC_APB1RSTR_CAN2RST_Msk                                 /*!<can2 software reset*/
#define RCC_APB1RSTR_CAN3RST_Pos          (26U)                                                    /* RW */
#define RCC_APB1RSTR_CAN3RST_Msk          (0x1UL << RCC_APB1RSTR_CAN3RST_Pos)                      /*!< 0x04000000 */
#define RCC_APB1RSTR_CAN3RST              RCC_APB1RSTR_CAN3RST_Msk                                 /*!<can3 software reset*/
#define RCC_APB1RSTR_CAN4RST_Pos          (27U)                                                    /* RW */
#define RCC_APB1RSTR_CAN4RST_Msk          (0x1UL << RCC_APB1RSTR_CAN4RST_Pos)                      /*!< 0x08000000 */
#define RCC_APB1RSTR_CAN4RST              RCC_APB1RSTR_CAN4RST_Msk                                 /*!<can4 software reset*/
#define RCC_APB1RSTR_PWRRST_Pos           (28U)                                                    /* RW */
#define RCC_APB1RSTR_PWRRST_Msk           (0x1UL << RCC_APB1RSTR_PWRRST_Pos)                       /*!< 0x10000000 */
#define RCC_APB1RSTR_PWRRST               RCC_APB1RSTR_PWRRST_Msk                                  /*!<pwr software reset*/
#define RCC_APB1RSTR_DACRST_Pos           (29U)                                                    /* RW */
#define RCC_APB1RSTR_DACRST_Msk           (0x1UL << RCC_APB1RSTR_DACRST_Pos)                       /*!< 0x20000000 */
#define RCC_APB1RSTR_DACRST               RCC_APB1RSTR_DACRST_Msk                                  /*!<dac comp opam software reset*/
#define RCC_APB1RSTR_UART7RST_Pos         (31U)                                                    /* RW */
#define RCC_APB1RSTR_UART7RST_Msk         (0x1UL << RCC_APB1RSTR_UART7RST_Pos)                     /*!< 0x80000000 */
#define RCC_APB1RSTR_UART7RST             RCC_APB1RSTR_UART7RST_Msk                                /*!<uart7 software reset*/
/*******************  Bit definition for RCC_APB2RSTR register  *********************/
#define RCC_APB2RSTR_TIM1RST_Pos          (0U)                                                     /* RW */
#define RCC_APB2RSTR_TIM1RST_Msk          (0x1UL << RCC_APB2RSTR_TIM1RST_Pos)                      /*!< 0x00000001 */
#define RCC_APB2RSTR_TIM1RST              RCC_APB2RSTR_TIM1RST_Msk                                 /*!<tim1 software reset*/
#define RCC_APB2RSTR_TIM8RST_Pos          (1U)                                                     /* RW */
#define RCC_APB2RSTR_TIM8RST_Msk          (0x1UL << RCC_APB2RSTR_TIM8RST_Pos)                      /*!< 0x00000002 */
#define RCC_APB2RSTR_TIM8RST              RCC_APB2RSTR_TIM8RST_Msk                                 /*!<tim8 software reset*/
#define RCC_APB2RSTR_USART1RST_Pos        (2U)                                                     /* RW */
#define RCC_APB2RSTR_USART1RST_Msk        (0x1UL << RCC_APB2RSTR_USART1RST_Pos)                    /*!< 0x00000004 */
#define RCC_APB2RSTR_USART1RST            RCC_APB2RSTR_USART1RST_Msk                               /*!<usart1 software reset*/
#define RCC_APB2RSTR_USART6RST_Pos        (3U)                                                     /* RW */
#define RCC_APB2RSTR_USART6RST_Msk        (0x1UL << RCC_APB2RSTR_USART6RST_Pos)                    /*!< 0x00000008 */
#define RCC_APB2RSTR_USART6RST            RCC_APB2RSTR_USART6RST_Msk                               /*!<usart6 software reset*/
#define RCC_APB2RSTR_ADCRST_Pos           (4U)                                                     /* RW */
#define RCC_APB2RSTR_ADCRST_Msk           (0x1UL << RCC_APB2RSTR_ADCRST_Pos)                       /*!< 0x00000010 */
#define RCC_APB2RSTR_ADCRST               RCC_APB2RSTR_ADCRST_Msk                                  /*!<adc software reset*/
#define RCC_APB2RSTR_SPDRST_Pos           (7U)                                                     /* RW */
#define RCC_APB2RSTR_SPDRST_Msk           (0x1UL << RCC_APB2RSTR_SPDRST_Pos)                       /*!< 0x00000080 */
#define RCC_APB2RSTR_SPDRST               RCC_APB2RSTR_SPDRST_Msk                                  /*!<spd software reset*/
#define RCC_APB2RSTR_SDIORST_Pos          (11U)                                                    /* RW */
#define RCC_APB2RSTR_SDIORST_Msk          (0x1UL << RCC_APB2RSTR_SDIORST_Pos)                      /*!< 0x00000800 */
#define RCC_APB2RSTR_SDIORST              RCC_APB2RSTR_SDIORST_Msk                                 /*!<sdio software reset*/
#define RCC_APB2RSTR_SPI1RST_Pos          (12U)                                                    /* RW */
#define RCC_APB2RSTR_SPI1RST_Msk          (0x1UL << RCC_APB2RSTR_SPI1RST_Pos)                      /*!< 0x00001000 */
#define RCC_APB2RSTR_SPI1RST              RCC_APB2RSTR_SPI1RST_Msk                                 /*!<spi1 software reset*/
#define RCC_APB2RSTR_SYSCFGRST_Pos        (14U)                                                    /* RW */
#define RCC_APB2RSTR_SYSCFGRST_Msk        (0x1UL << RCC_APB2RSTR_SYSCFGRST_Pos)                    /*!< 0x00004000 */
#define RCC_APB2RSTR_SYSCFGRST            RCC_APB2RSTR_SYSCFGRST_Msk                               /*!<syscfg software reset*/
#define RCC_APB2RSTR_LPTIMRST_Pos         (15U)                                                    /* RW */
#define RCC_APB2RSTR_LPTIMRST_Msk         (0x1UL << RCC_APB2RSTR_LPTIMRST_Pos)                     /*!< 0x00008000 */
#define RCC_APB2RSTR_LPTIMRST             RCC_APB2RSTR_LPTIMRST_Msk                                /*!<lptim software reset*/
#define RCC_APB2RSTR_TIM9RST_Pos          (16U)                                                    /* RW */
#define RCC_APB2RSTR_TIM9RST_Msk          (0x1UL << RCC_APB2RSTR_TIM9RST_Pos)                      /*!< 0x00010000 */
#define RCC_APB2RSTR_TIM9RST              RCC_APB2RSTR_TIM9RST_Msk                                 /*!<tim9 software reset*/
#define RCC_APB2RSTR_TIM10RST_Pos         (17U)                                                    /* RW */
#define RCC_APB2RSTR_TIM10RST_Msk         (0x1UL << RCC_APB2RSTR_TIM10RST_Pos)                     /*!< 0x00020000 */
#define RCC_APB2RSTR_TIM10RST             RCC_APB2RSTR_TIM10RST_Msk                                /*!<tim10 software reset*/
#define RCC_APB2RSTR_TIM11RST_Pos         (18U)                                                    /* RW */
#define RCC_APB2RSTR_TIM11RST_Msk         (0x1UL << RCC_APB2RSTR_TIM11RST_Pos)                     /*!< 0x00040000 */
#define RCC_APB2RSTR_TIM11RST             RCC_APB2RSTR_TIM11RST_Msk                                /*!<tim11 software reset*/
#define RCC_APB2RSTR_EPWM1RST_Pos         (24U)                                                    /* RW */
#define RCC_APB2RSTR_EPWM1RST_Msk         (0x1UL << RCC_APB2RSTR_EPWM1RST_Pos)                     /*!< 0x01000000 */
#define RCC_APB2RSTR_EPWM1RST             RCC_APB2RSTR_EPWM1RST_Msk                                /*!<epwm1 software reset*/
#define RCC_APB2RSTR_EPWM2RST_Pos         (25U)                                                    /* RW */
#define RCC_APB2RSTR_EPWM2RST_Msk         (0x1UL << RCC_APB2RSTR_EPWM2RST_Pos)                     /*!< 0x02000000 */
#define RCC_APB2RSTR_EPWM2RST             RCC_APB2RSTR_EPWM2RST_Msk                                /*!<epwm2 software reset*/
#define RCC_APB2RSTR_EPWM3RST_Pos         (26U)                                                    /* RW */
#define RCC_APB2RSTR_EPWM3RST_Msk         (0x1UL << RCC_APB2RSTR_EPWM3RST_Pos)                     /*!< 0x04000000 */
#define RCC_APB2RSTR_EPWM3RST             RCC_APB2RSTR_EPWM3RST_Msk                                /*!<epwm3 software reset*/
#define RCC_APB2RSTR_EPWM4RST_Pos         (27U)                                                    /* RW */
#define RCC_APB2RSTR_EPWM4RST_Msk         (0x1UL << RCC_APB2RSTR_EPWM4RST_Pos)                     /*!< 0x08000000 */
#define RCC_APB2RSTR_EPWM4RST             RCC_APB2RSTR_EPWM4RST_Msk                                /*!<epwm4 software reset*/
#define RCC_APB2RSTR_ECAPRST_Pos          (28U)                                                    /* RW */
#define RCC_APB2RSTR_ECAPRST_Msk          (0x1UL << RCC_APB2RSTR_ECAPRST_Pos)                      /*!< 0x10000000 */
#define RCC_APB2RSTR_ECAPRST              RCC_APB2RSTR_ECAPRST_Msk                                 /*!<ecap software reset*/
#define RCC_APB2RSTR_EQEPRST_Pos          (29U)                                                    /* RW */
#define RCC_APB2RSTR_EQEPRST_Msk          (0x1UL << RCC_APB2RSTR_EQEPRST_Pos)                      /*!< 0x20000000 */
#define RCC_APB2RSTR_EQEPRST              RCC_APB2RSTR_EQEPRST_Msk                                 /*!<eqep software reset*/
/*******************  Bit definition for RCC_AHB1ENR register  *********************/
#define RCC_AHB1ENR_GPIOAEN_Pos          (0U)                                                      /* RW */
#define RCC_AHB1ENR_GPIOAEN_Msk          (0x1UL << RCC_AHB1ENR_GPIOAEN_Pos)                        /*!< 0x00000001 */
#define RCC_AHB1ENR_GPIOAEN              RCC_AHB1ENR_GPIOAEN_Msk                                   /*!<gpioa clock enable*/
#define RCC_AHB1ENR_GPIOBEN_Pos          (1U)                                                      /* RW */
#define RCC_AHB1ENR_GPIOBEN_Msk          (0x1UL << RCC_AHB1ENR_GPIOBEN_Pos)                        /*!< 0x00000002 */
#define RCC_AHB1ENR_GPIOBEN              RCC_AHB1ENR_GPIOBEN_Msk                                    /*!<gpiob clock enable*/
#define RCC_AHB1ENR_GPIOCEN_Pos          (2U)                                                      /* RW */
#define RCC_AHB1ENR_GPIOCEN_Msk          (0x1UL << RCC_AHB1ENR_GPIOCEN_Pos)                        /*!< 0x00000004 */
#define RCC_AHB1ENR_GPIOCEN              RCC_AHB1ENR_GPIOCEN_Msk                                   /*!<gpioc clock enable*/
#define RCC_AHB1ENR_GPIODEN_Pos          (3U)                                                      /* RW */
#define RCC_AHB1ENR_GPIODEN_Msk          (0x1UL << RCC_AHB1ENR_GPIODEN_Pos)                        /*!< 0x00000008 */
#define RCC_AHB1ENR_GPIODEN              RCC_AHB1ENR_GPIODEN_Msk                                   /*!<gpiod clock enable*/
#define RCC_AHB1ENR_GPIOEEN_Pos          (4U)                                                      /* RW */
#define RCC_AHB1ENR_GPIOEEN_Msk          (0x1UL << RCC_AHB1ENR_GPIOEEN_Pos)                        /*!< 0x00000010 */
#define RCC_AHB1ENR_GPIOEEN              RCC_AHB1ENR_GPIOEEN_Msk                                   /*!<gpioe clock enable*/
#define RCC_AHB1ENR_GPIOHEN_Pos          (7U)                                                      /* RW */
#define RCC_AHB1ENR_GPIOHEN_Msk          (0x1UL << RCC_AHB1ENR_GPIOHEN_Pos)                        /*!< 0x00000080 */
#define RCC_AHB1ENR_GPIOHEN              RCC_AHB1ENR_GPIOHEN_Msk                                   /*!<gpioh clock enable*/
#define RCC_AHB1ENR_CRCEN_Pos            (12U)                                                     /* RW */
#define RCC_AHB1ENR_CRCEN_Msk            (0x1UL << RCC_AHB1ENR_CRCEN_Pos)                          /*!< 0x00001000 */
#define RCC_AHB1ENR_CRCEN                RCC_AHB1ENR_CRCEN_Msk                                     /*!<crc clock enable*/
#define RCC_AHB1ENR_BKPSRAMEN_Pos        (18U)                                                     /* RW */
#define RCC_AHB1ENR_BKPSRAMEN_Msk        (0x1UL << RCC_AHB1ENR_BKPSRAMEN_Pos)                      /*!< 0x00040000 */
#define RCC_AHB1ENR_BKPSRAMEN            RCC_AHB1ENR_BKPSRAMEN_Msk                                 /*!<bkpsram  clock enable*/
#define RCC_AHB1ENR_CCMDATARAMEN_Pos     (20U)                                                     /* RW */
#define RCC_AHB1ENR_CCMDATARAMEN_Msk     (0x1UL << RCC_AHB1ENR_CCMDATARAMEN_Pos)                   /*!< 0x00100000 */
#define RCC_AHB1ENR_CCMDATARAMEN         RCC_AHB1ENR_CCMDATARAMEN_Msk                              /*!<ccmdataram clock enable*/
#define RCC_AHB1ENR_DMA1EN_Pos           (21U)                                                     /* RW */
#define RCC_AHB1ENR_DMA1EN_Msk           (0x1UL << RCC_AHB1ENR_DMA1EN_Pos)                         /*!< 0x00200000 */
#define RCC_AHB1ENR_DMA1EN               RCC_AHB1ENR_DMA1EN_Msk                                    /*!<dma1 clock enable*/
#define RCC_AHB1ENR_DMA2EN_Pos           (22U)                                                     /* RW */
#define RCC_AHB1ENR_DMA2EN_Msk           (0x1UL << RCC_AHB1ENR_DMA2EN_Pos)                         /*!< 0x00400000 */
#define RCC_AHB1ENR_DMA2EN               RCC_AHB1ENR_DMA2EN_Msk                                    /*!<dma2 clock enable*/
#define RCC_AHB1ENR_ETHMACEN_Pos         (25U)                                                     /* RW */
#define RCC_AHB1ENR_ETHMACEN_Msk         (0x1UL << RCC_AHB1ENR_ETHMACEN_Pos)                       /*!< 0x020000000 */
#define RCC_AHB1ENR_ETHMACEN             RCC_AHB1ENR_ETHMACEN_Msk                                  /*!<ethmac clock enable*/
#define RCC_AHB1ENR_ETHMACTXEN_Pos       (26U)                                                     /* RW */
#define RCC_AHB1ENR_ETHMACTXEN_Msk       (0x1UL << RCC_AHB1ENR_ETHMACTXEN_Pos)                     /*!< 0x040000000 */
#define RCC_AHB1ENR_ETHMACTXEN           RCC_AHB1ENR_ETHMACTXEN_Msk                                /*!<ethmactx clock enable*/
#define RCC_AHB1ENR_ETHMACRXEN_Pos       (27U)                                                     /* RW */
#define RCC_AHB1ENR_ETHMACRXEN_Msk       (0x1UL << RCC_AHB1ENR_ETHMACRXEN_Pos)                     /*!< 0x080000000 */
#define RCC_AHB1ENR_ETHMACRXEN           RCC_AHB1ENR_ETHMACRXEN_Msk                                /*!<ethmacrx clock enable*/
#define RCC_AHB1ENR_ETHMACPTPEN_Pos      (28U)                                                     /* RW */
#define RCC_AHB1ENR_ETHMACPTPEN_Msk      (0x1UL << RCC_AHB1ENR_ETHMACPTPEN_Pos)                    /*!< 0x100000000 */
#define RCC_AHB1ENR_ETHMACPTPEN          RCC_AHB1ENR_ETHMACPTPEN_Msk                               /*!<ethmacptp clock enable*/
#define RCC_AHB1ENR_OTGHSEN_Pos          (29U)                                                     /* RW */
#define RCC_AHB1ENR_OTGHSEN_Msk          (0x1UL << RCC_AHB1ENR_OTGHSEN_Pos)                        /*!< 0x200000000 */
#define RCC_AHB1ENR_OTGHSEN              RCC_AHB1ENR_OTGHSEN_Msk                                   /*!<usb otg hs clock enable*/
/*******************  Bit definition for RCC_AHB2ENR register  *********************/
#define RCC_AHB2ENR_RNGEN_Pos            (6U)                                                      /* RW */
#define RCC_AHB2ENR_RNGEN_Msk            (0x1UL << RCC_AHB2ENR_RNGEN_Pos)                          /*!< 0x00000040 */
#define RCC_AHB2ENR_RNGEN                RCC_AHB2ENR_RNGEN_Msk                                     /*!<rng clock enable*/
#define RCC_AHB2ENR_OTGFSEN_Pos          (7U)                                                      /* RW */
#define RCC_AHB2ENR_OTGFSEN_Msk          (0x1UL << RCC_AHB2ENR_OTGFSEN_Pos)                        /*!< 0x00000080 */
#define RCC_AHB2ENR_OTGFSEN              RCC_AHB2ENR_OTGFSEN_Msk                                   /*!<usb otg fs clock enable*/
/*******************  Bit definition for RCC_AHB3ENR register  *********************/
#define RCC_AHB3ENR_FMCEN_Pos            (0U)                                                      /* RW */
#define RCC_AHB3ENR_FMCEN_Msk            (0x1UL << RCC_AHB3ENR_FMCEN_Pos)                          /*!< 0x00000001 */
#define RCC_AHB3ENR_FMCEN                RCC_AHB3ENR_FMCEN_Msk                                     /*!<rng clock enable*/
#define RCC_AHB3ENR_QSPIEN_Pos           (8U)                                                      /* RW */
#define RCC_AHB3ENR_QSPIEN_Msk           (0x1UL << RCC_AHB3ENR_QSPIEN_Pos)                         /*!< 0x00000100 */
#define RCC_AHB3ENR_QSPIEN               RCC_AHB3ENR_QSPIEN_Msk                                    /*!<qspi clock enable*/
/*******************  Bit definition for RCC_APB1ENR register  *********************/
#define RCC_APB1ENR_TIM2EN_Pos           (0U)                                                      /* RW */
#define RCC_APB1ENR_TIM2EN_Msk           (0x1UL << RCC_APB1ENR_TIM2EN_Pos)                         /*!< 0x00000001 */
#define RCC_APB1ENR_TIM2EN               RCC_APB1ENR_TIM2EN_Msk                                    /*!<tim2 clock enable*/
#define RCC_APB1ENR_TIM3EN_Pos           (1U)                                                      /* RW */
#define RCC_APB1ENR_TIM3EN_Msk           (0x1UL << RCC_APB1ENR_TIM3EN_Pos)                         /*!< 0x00000002 */
#define RCC_APB1ENR_TIM3EN               RCC_APB1ENR_TIM3EN_Msk                                    /*!<tim3 clock enable*/
#define RCC_APB1ENR_TIM4EN_Pos           (2U)                                                      /* RW */
#define RCC_APB1ENR_TIM4EN_Msk           (0x1UL << RCC_APB1ENR_TIM4EN_Pos)                         /*!< 0x00000004 */
#define RCC_APB1ENR_TIM4EN               RCC_APB1ENR_TIM4EN_Msk                                    /*!<tim4 clock enable*/
#define RCC_APB1ENR_TIM5EN_Pos           (3U)                                                      /* RW */
#define RCC_APB1ENR_TIM5EN_Msk           (0x1UL << RCC_APB1ENR_TIM5EN_Pos)                         /*!< 0x00000008 */
#define RCC_APB1ENR_TIM5EN               RCC_APB1ENR_TIM5EN_Msk                                    /*!<tim5 clock enable*/
#define RCC_APB1ENR_TIM6EN_Pos           (4U)                                                      /* RW */
#define RCC_APB1ENR_TIM6EN_Msk           (0x1UL << RCC_APB1ENR_TIM6EN_Pos)                         /*!< 0x00000010 */
#define RCC_APB1ENR_TIM6EN               RCC_APB1ENR_TIM6EN_Msk                                    /*!<tim6 clock enable*/
#define RCC_APB1ENR_TIM7EN_Pos           (5U)                                                      /* RW */
#define RCC_APB1ENR_TIM7EN_Msk           (0x1UL << RCC_APB1ENR_TIM7EN_Pos)                         /*!< 0x00000020 */
#define RCC_APB1ENR_TIM7EN               RCC_APB1ENR_TIM7EN_Msk                                    /*!<tim7 clock enable*/
#define RCC_APB1ENR_TIM12EN_Pos          (6U)                                                      /* RW */
#define RCC_APB1ENR_TIM12EN_Msk          (0x1UL << RCC_APB1ENR_TIM12EN_Pos)                        /*!< 0x00000040 */
#define RCC_APB1ENR_TIM12EN              RCC_APB1ENR_TIM12EN_Msk                                   /*!<tim12 clock enable*/
#define RCC_APB1ENR_TIM13EN_Pos          (7U)                                                      /* RW */
#define RCC_APB1ENR_TIM13EN_Msk          (0x1UL << RCC_APB1ENR_TIM13EN_Pos)                        /*!< 0x00000080 */
#define RCC_APB1ENR_TIM13EN              RCC_APB1ENR_TIM13EN_Msk                                   /*!<tim13 clock enable*/
#define RCC_APB1ENR_TIM14EN_Pos          (8U)                                                      /* RW */
#define RCC_APB1ENR_TIM14EN_Msk          (0x1UL << RCC_APB1ENR_TIM14EN_Pos)                        /*!< 0x00000100 */
#define RCC_APB1ENR_TIM14EN              RCC_APB1ENR_TIM14EN_Msk                                   /*!<tim14 clock enable*/
#define RCC_APB1ENR_CRSEN_Pos            (9U)                                                      /* RW */
#define RCC_APB1ENR_CRSEN_Msk            (0x1UL << RCC_APB1ENR_CRSEN_Pos)                          /*!< 0x00000200 */
#define RCC_APB1ENR_CRSEN                RCC_APB1ENR_CRSEN_Msk                                     /*!<crs clock enable*/
#define RCC_APB1ENR_AC97EN_Pos           (10U)                                                     /* RW */
#define RCC_APB1ENR_AC97EN_Msk           (0x1UL << RCC_APB1ENR_AC97EN_Pos)                         /*!< 0x00000400 */
#define RCC_APB1ENR_AC97EN               RCC_APB1ENR_AC97EN_Msk                                    /*!<ac97 clock enable*/
#define RCC_APB1ENR_WWDGEN_Pos           (11U)                                                     /* RW */
#define RCC_APB1ENR_WWDGEN_Msk           (0x1UL << RCC_APB1ENR_WWDGEN_Pos)                         /*!< 0x00000800 */
#define RCC_APB1ENR_WWDGEN               RCC_APB1ENR_WWDGEN_Msk                                    /*!<wwdg clock enable*/
#define RCC_APB1ENR_I2S2EN_Pos           (12U)                                                     /* RW */
#define RCC_APB1ENR_I2S2EN_Msk           (0x1UL << RCC_APB1ENR_I2S2EN_Pos)                         /*!< 0x00001000 */
#define RCC_APB1ENR_I2S2EN               RCC_APB1ENR_I2S2EN_Msk                                    /*!<i2s2 clock enable*/
#define RCC_APB1ENR_I2S3EN_Pos           (13U)                                                     /* RW */
#define RCC_APB1ENR_I2S3EN_Msk           (0x1UL << RCC_APB1ENR_I2S3EN_Pos)                         /*!< 0x00002000 */
#define RCC_APB1ENR_I2S3EN               RCC_APB1ENR_I2S3EN_Msk                                    /*!<i2s3 clock enable*/
#define RCC_APB1ENR_SPI2EN_Pos           (14U)                                                     /* RW */
#define RCC_APB1ENR_SPI2EN_Msk           (0x1UL << RCC_APB1ENR_SPI2EN_Pos)                         /*!< 0x00004000 */
#define RCC_APB1ENR_SPI2EN               RCC_APB1ENR_SPI2EN_Msk                                    /*!<spi2 clock enable*/
#define RCC_APB1ENR_SPI3EN_Pos           (15U)                                                     /* RW */
#define RCC_APB1ENR_SPI3EN_Msk           (0x1UL << RCC_APB1ENR_SPI3EN_Pos)                         /*!< 0x00008000 */
#define RCC_APB1ENR_SPI3EN               RCC_APB1ENR_SPI3EN_Msk                                    /*!<spi3 clock enable*/
#define RCC_APB1ENR_LPUARTEN_Pos         (16U)                                                     /* RW */
#define RCC_APB1ENR_LPUARTEN_Msk         (0x1UL << RCC_APB1ENR_LPUARTEN_Pos)                       /*!< 0x00010000 */
#define RCC_APB1ENR_LPUARTEN             RCC_APB1ENR_LPUARTEN_Msk                                  /*!<lpuart clock enable*/
#define RCC_APB1ENR_UART2EN_Pos          (17U)                                                     /* RW */
#define RCC_APB1ENR_UART2EN_Msk          (0x1UL << RCC_APB1ENR_UART2EN_Pos)                        /*!< 0x00020000 */
#define RCC_APB1ENR_UART2EN              RCC_APB1ENR_UART2EN_Msk                                   /*!<uart2 clock enable*/
#define RCC_APB1ENR_UART3EN_Pos          (18U)                                                     /* RW */
#define RCC_APB1ENR_UART3EN_Msk          (0x1UL << RCC_APB1ENR_UART3EN_Pos)                        /*!< 0x00040000 */
#define RCC_APB1ENR_UART3EN              RCC_APB1ENR_UART3EN_Msk                                   /*!<uart3 clock enable*/
#define RCC_APB1ENR_UART4EN_Pos          (19U)                                                     /* RW */
#define RCC_APB1ENR_UART4EN_Msk          (0x1UL << RCC_APB1ENR_UART4EN_Pos)                        /*!< 0x00080000 */
#define RCC_APB1ENR_UART4EN              RCC_APB1ENR_UART4EN_Msk                                   /*!<uart4 clock enable*/
#define RCC_APB1ENR_UART5EN_Pos          (20U)                                                     /* RW */
#define RCC_APB1ENR_UART5EN_Msk          (0x1UL << RCC_APB1ENR_UART5EN_Pos)                        /*!< 0x00100000 */
#define RCC_APB1ENR_UART5EN              RCC_APB1ENR_UART5EN_Msk                                   /*!<uart5 clock enable*/
#define RCC_APB1ENR_I2C1EN_Pos           (21U)                                                     /* RW */
#define RCC_APB1ENR_I2C1EN_Msk           (0x1UL << RCC_APB1ENR_I2C1EN_Pos)                         /*!< 0x00200000 */
#define RCC_APB1ENR_I2C1EN               RCC_APB1ENR_I2C1EN_Msk                                    /*!<i2c1 clock enable*/
#define RCC_APB1ENR_I2C2EN_Pos           (22U)                                                     /* RW */
#define RCC_APB1ENR_I2C2EN_Msk           (0x1UL << RCC_APB1ENR_I2C2EN_Pos)                         /*!< 0x00400000 */
#define RCC_APB1ENR_I2C2EN               RCC_APB1ENR_I2C2EN_Msk                                    /*!<i2c2 clock enable*/
#define RCC_APB1ENR_I2C3EN_Pos           (23U)                                                     /* RW */
#define RCC_APB1ENR_I2C3EN_Msk           (0x1UL << RCC_APB1ENR_I2C3EN_Pos)                         /*!< 0x00800000 */
#define RCC_APB1ENR_I2C3EN               RCC_APB1ENR_I2C3EN_Msk                                    /*!<i2c3 clock enable*/
#define RCC_APB1ENR_CAN1EN_Pos           (24U)                                                     /* RW */
#define RCC_APB1ENR_CAN1EN_Msk           (0x1UL << RCC_APB1ENR_CAN1EN_Pos)                         /*!< 0x01000000 */
#define RCC_APB1ENR_CAN1EN               RCC_APB1ENR_CAN1EN_Msk                                    /*!<can1 clock enable*/
#define RCC_APB1ENR_CAN2EN_Pos           (25U)                                                     /* RW */
#define RCC_APB1ENR_CAN2EN_Msk           (0x1UL << RCC_APB1ENR_CAN2EN_Pos)                         /*!< 0x02000000 */
#define RCC_APB1ENR_CAN2EN               RCC_APB1ENR_CAN2EN_Msk                                    /*!<can2 clock enable*/
#define RCC_APB1ENR_CAN3EN_Pos           (26U)                                                     /* RW */
#define RCC_APB1ENR_CAN3EN_Msk           (0x1UL << RCC_APB1ENR_CAN3EN_Pos)                         /*!< 0x04000000 */
#define RCC_APB1ENR_CAN3EN               RCC_APB1ENR_CAN3EN_Msk                                    /*!<can3 clock enable*/
#define RCC_APB1ENR_CAN4EN_Pos           (27U)                                                     /* RW */
#define RCC_APB1ENR_CAN4EN_Msk           (0x1UL << RCC_APB1ENR_CAN4EN_Pos)                         /*!< 0x08000000 */
#define RCC_APB1ENR_CAN4EN               RCC_APB1ENR_CAN4EN_Msk                                    /*!<can4 clock enable*/
#define RCC_APB1ENR_PWREN_Pos            (28U)                                                     /* RW */
#define RCC_APB1ENR_PWREN_Msk            (0x1UL << RCC_APB1ENR_PWREN_Pos)                          /*!< 0x10000000 */
#define RCC_APB1ENR_PWREN                RCC_APB1ENR_PWREN_Msk                                     /*!<pwr clock enable*/
#define RCC_APB1ENR_DACEN_Pos            (29U)                                                      /* RW */
#define RCC_APB1ENR_DACEN_Msk            (0x1UL << RCC_APB1ENR_DACEN_Pos)                           /*!< 0x20000000 */
#define RCC_APB1ENR_DACEN                RCC_APB1ENR_DACEN_Msk                                      /*!<dac comp opam clock enable*/
#define RCC_APB1ENR_RAMPEN_Pos           (30U)                                                      /* RW */
#define RCC_APB1ENR_RAMPEN_Msk           (0x1UL << RCC_APB1ENR_RAMPEN_Pos)                          /*!< 0x40000000 */
#define RCC_APB1ENR_RAMPEN               RCC_APB1ENR_RAMPEN_Msk                                     /*!<comp ramp generator clock enable*/
#define RCC_APB1ENR_UART7EN_Pos          (31U)                                                      /* RW */
#define RCC_APB1ENR_UART7EN_Msk          (0x1UL << RCC_APB1ENR_UART7EN_Pos)                         /*!< 0x80000000 */
#define RCC_APB1ENR_UART7EN              RCC_APB1ENR_UART7EN_Msk                                    /*!<uart7 clock enable*/
/*******************  Bit definition for RCC_APB2ENR register  *********************/
#define RCC_APB2ENR_TIM1EN_Pos          (0U)                                                       /* RW */
#define RCC_APB2ENR_TIM1EN_Msk          (0x1UL << RCC_APB2ENR_TIM1EN_Pos)                          /*!< 0x00000001 */
#define RCC_APB2ENR_TIM1EN              RCC_APB2ENR_TIM1EN_Msk                                     /*!<tim1 clock enable*/
#define RCC_APB2ENR_TIM8EN_Pos          (1U)                                                       /* RW */
#define RCC_APB2ENR_TIM8EN_Msk          (0x1UL << RCC_APB2ENR_TIM8EN_Pos)                          /*!< 0x00000002 */
#define RCC_APB2ENR_TIM8EN              RCC_APB2ENR_TIM8EN_Msk                                     /*!<tim8 clock enable*/
#define RCC_APB2ENR_USART1EN_Pos        (2U)                                                       /* RW */
#define RCC_APB2ENR_USART1EN_Msk        (0x1UL << RCC_APB2ENR_USART1EN_Pos)                        /*!< 0x00000004 */
#define RCC_APB2ENR_USART1EN            RCC_APB2ENR_USART1EN_Msk                                   /*!<usart1 clock enable*/
#define RCC_APB2ENR_USART6EN_Pos        (3U)                                                       /* RW */
#define RCC_APB2ENR_USART6EN_Msk        (0x1UL << RCC_APB2ENR_USART6EN_Pos)                        /*!< 0x00000008 */
#define RCC_APB2ENR_USART6EN            RCC_APB2ENR_USART6EN_Msk                                   /*!<usart6 clock enable*/
#define RCC_APB2ENR_ADCEN_Pos           (4U)                                                       /* RW */
#define RCC_APB2ENR_ADCEN_Msk           (0x1UL << RCC_APB2ENR_ADCEN_Pos)                           /*!< 0x00000010 */
#define RCC_APB2ENR_ADCEN               RCC_APB2ENR_ADCEN_Msk                                      /*!<adc1 2 3 clock enable*/
#define RCC_APB2ENR_SPDEN_Pos           (7U)                                                       /* RW */
#define RCC_APB2ENR_SPDEN_Msk           (0x1UL << RCC_APB2ENR_SPDEN_Pos)                           /*!< 0x00000080 */
#define RCC_APB2ENR_SPDEN               RCC_APB2ENR_SPDEN_Msk                                      /*!<spd clock enable*/
#define RCC_APB2ENR_SDIOEN_Pos          (11U)                                                      /* RW */
#define RCC_APB2ENR_SDIOEN_Msk          (0x1UL << RCC_APB2ENR_SDIOEN_Pos)                          /*!< 0x00000800 */
#define RCC_APB2ENR_SDIOEN              RCC_APB2ENR_SDIOEN_Msk                                     /*!<sdio clock enable*/
#define RCC_APB2ENR_SPI1EN_Pos          (12U)                                                      /* RW */
#define RCC_APB2ENR_SPI1EN_Msk          (0x1UL << RCC_APB2ENR_SPI1EN_Pos)                          /*!< 0x00001000 */
#define RCC_APB2ENR_SPI1EN              RCC_APB2ENR_SPI1EN_Msk                                     /*!<spi1 clock enable*/
#define RCC_APB2ENR_SYSCFGEN_Pos        (14U)                                                      /* RW */
#define RCC_APB2ENR_SYSCFGEN_Msk        (0x1UL << RCC_APB2ENR_SYSCFGEN_Pos)                        /*!< 0x00004000 */
#define RCC_APB2ENR_SYSCFGEN            RCC_APB2ENR_SYSCFGEN_Msk                                   /*!<syscfg clock enable*/
#define RCC_APB2ENR_LPTIMEN_Pos         (15U)                                                      /* RW */
#define RCC_APB2ENR_LPTIMEN_Msk         (0x1UL << RCC_APB2ENR_LPTIMEN_Pos)                         /*!< 0x00008000 */
#define RCC_APB2ENR_LPTIMEN             RCC_APB2ENR_LPTIMEN_Msk                                    /*!<lptim clock enable*/
#define RCC_APB2ENR_TIM9EN_Pos          (16U)                                                      /* RW */
#define RCC_APB2ENR_TIM9EN_Msk          (0x1UL << RCC_APB2ENR_TIM9EN_Pos)                          /*!< 0x00010000 */
#define RCC_APB2ENR_TIM9EN              RCC_APB2ENR_TIM9EN_Msk                                     /*!<tim9 clock enable*/
#define RCC_APB2ENR_TIM10EN_Pos         (17U)                                                      /* RW */
#define RCC_APB2ENR_TIM10EN_Msk         (0x1UL << RCC_APB2ENR_TIM10EN_Pos)                         /*!< 0x00020000 */
#define RCC_APB2ENR_TIM10EN             RCC_APB2ENR_TIM10EN_Msk                                    /*!<tim10 clock enable*/
#define RCC_APB2ENR_TIM11EN_Pos         (18U)                                                      /* RW */
#define RCC_APB2ENR_TIM11EN_Msk         (0x1UL << RCC_APB2ENR_TIM11EN_Pos)                         /*!< 0x00040000 */
#define RCC_APB2ENR_TIM11EN             RCC_APB2ENR_TIM11EN_Msk                                    /*!<tim11 clock enable*/
#define RCC_APB2ENR_EPWM1EN_Pos         (24U)                                                      /* RW */
#define RCC_APB2ENR_EPWM1EN_Msk         (0x1UL << RCC_APB2ENR_EPWM1EN_Pos)                         /*!< 0x01000000 */
#define RCC_APB2ENR_EPWM1EN             RCC_APB2ENR_EPWM1EN_Msk                                    /*!<epwm1 clock enable*/
#define RCC_APB2ENR_EPWM2EN_Pos         (25U)                                                      /* RW */
#define RCC_APB2ENR_EPWM2EN_Msk         (0x1UL << RCC_APB2ENR_EPWM2EN_Pos)                         /*!< 0x02000000 */
#define RCC_APB2ENR_EPWM2EN             RCC_APB2ENR_EPWM2EN_Msk                                    /*!<epwm2 clock enable*/
#define RCC_APB2ENR_EPWM3EN_Pos         (26U)                                                      /* RW */
#define RCC_APB2ENR_EPWM3EN_Msk         (0x1UL << RCC_APB2ENR_EPWM3EN_Pos)                         /*!< 0x04000000 */
#define RCC_APB2ENR_EPWM3EN             RCC_APB2ENR_EPWM3EN_Msk                                    /*!<epwm3 clock enable*/
#define RCC_APB2ENR_EPWM4EN_Pos         (27U)                                                      /* RW */
#define RCC_APB2ENR_EPWM4EN_Msk         (0x1UL << RCC_APB2ENR_EPWM4EN_Pos)                         /*!< 0x08000000 */
#define RCC_APB2ENR_EPWM4EN             RCC_APB2ENR_EPWM4EN_Msk                                    /*!<epwm4 clock enable*/
#define RCC_APB2ENR_ECAPEN_Pos          (28U)                                                      /* RW */
#define RCC_APB2ENR_ECAPEN_Msk          (0x1UL << RCC_APB2ENR_ECAPEN_Pos)                          /*!< 0x10000000 */
#define RCC_APB2ENR_ECAPEN              RCC_APB2ENR_ECAPEN_Msk                                     /*!<ecap clock enable*/
#define RCC_APB2ENR_EQEPEN_Pos          (29U)                                                      /* RW */
#define RCC_APB2ENR_EQEPEN_Msk          (0x1UL << RCC_APB2ENR_EQEPEN_Pos)                          /*!< 0x20000000 */
#define RCC_APB2ENR_EQEPEN              RCC_APB2ENR_EQEPEN_Msk                                     /*!<eqep clock enable*/
#define RCC_APB2ENR_TBCLKSYNC_Pos       (31U)                                                      /* RW */
#define RCC_APB2ENR_TBCLKSYNC_Msk       (0x1UL << RCC_APB2ENR_TBCLKSYNC_Pos)                       /*!< 0x80000000 */
#define RCC_APB2ENR_TBCLKSYNC           RCC_APB2ENR_TBCLKSYNC_Msk                                  /*!<epwm time base clock sync*/
/*******************  Bit definition for RCC_AHB1LPENR register  *********************/
#define RCC_AHB1LPENR_GPIOALPEN_Pos     (0U)                                                       /* RW */
#define RCC_AHB1LPENR_GPIOALPEN_Msk     (0x1UL << RCC_AHB1LPENR_GPIOALPEN_Pos)                     /*!< 0x00000001 */
#define RCC_AHB1LPENR_GPIOALPEN         RCC_AHB1LPENR_GPIOALPEN_Msk                                /*!<gpioa clock enable in low power mode*/
#define RCC_AHB1LPENR_GPIOBLPEN_Pos     (1U)                                                       /* RW */
#define RCC_AHB1LPENR_GPIOBLPEN_Msk     (0x1UL << RCC_AHB1LPENR_GPIOBLPEN_Pos)                     /*!< 0x00000002 */
#define RCC_AHB1LPENR_GPIOBLPEN         RCC_AHB1LPENR_GPIOBLPEN_Msk                                /*!<gpiob clock enable in low power mode*/
#define RCC_AHB1LPENR_GPIOCLPEN_Pos     (2U)                                                       /* RW */
#define RCC_AHB1LPENR_GPIOCLPEN_Msk     (0x1UL << RCC_AHB1LPENR_GPIOCLPEN_Pos)                     /*!< 0x00000004 */
#define RCC_AHB1LPENR_GPIOCLPEN         RCC_AHB1LPENR_GPIOCLPEN_Msk                                /*!<gpioc clock enable in low power mode*/
#define RCC_AHB1LPENR_GPIODLPEN_Pos     (3U)                                                       /* RW */
#define RCC_AHB1LPENR_GPIODLPEN_Msk     (0x1UL << RCC_AHB1LPENR_GPIODLPEN_Pos)                     /*!< 0x00000008 */
#define RCC_AHB1LPENR_GPIODLPEN         RCC_AHB1LPENR_GPIODLPEN_Msk                                /*!<gpiod clock enable in low power mode*/
#define RCC_AHB1LPENR_GPIOELPEN_Pos     (4U)                                                       /* RW */
#define RCC_AHB1LPENR_GPIOELPEN_Msk     (0x1UL << RCC_AHB1LPENR_GPIOELPEN_Pos)                     /*!< 0x00000010 */
#define RCC_AHB1LPENR_GPIOELPEN         RCC_AHB1LPENR_GPIOELPEN_Msk                                  /*!<gpioe clock enable in low power mode*/
#define RCC_AHB1LPENR_GPIOHLPEN_Pos     (7U)                                                       /* RW */
#define RCC_AHB1LPENR_GPIOHLPEN_Msk     (0x1UL << RCC_AHB1LPENR_GPIOHLPEN_Pos)                     /*!< 0x00000080 */
#define RCC_AHB1LPENR_GPIOHLPEN         RCC_AHB1LPENR_GPIOHLPEN_Msk                                /*!<gpioh clock enable in low power mode*/
#define RCC_AHB1LPENR_CRCLPEN_Pos       (12U)                                                      /* RW */
#define RCC_AHB1LPENR_CRCLPEN_Msk       (0x1UL << RCC_AHB1LPENR_CRCLPEN_Pos)                       /*!< 0x00001000 */
#define RCC_AHB1LPENR_CRCLPEN           RCC_AHB1LPENR_CRCLPEN_Msk                                  /*!<crc clock enable in low power mode*/
#define RCC_AHB1LPENR_SRAM1LPEN_Pos     (16U)                                                      /* RW */
#define RCC_AHB1LPENR_SRAM1LPEN_Msk     (0x1UL << RCC_AHB1LPENR_SRAM1LPEN_Pos)                     /*!< 0x00010000 */
#define RCC_AHB1LPENR_SRAM1LPEN         RCC_AHB1LPENR_SRAM1LPEN_Msk                                /*!<sram1  clock enable in low power mode*/
#define RCC_AHB1LPENR_SRAM2LPEN_Pos     (17U)                                                      /* RW */
#define RCC_AHB1LPENR_SRAM2LPEN_Msk     (0x1UL << RCC_AHB1LPENR_SRAM2LPEN_Pos)                     /*!< 0x00020000 */
#define RCC_AHB1LPENR_SRAM2LPEN         RCC_AHB1LPENR_SRAM2LPEN_Msk                                /*!<sram2  clock enable in low power mode*/
#define RCC_AHB1LPENR_BKPSRAMLPEN_Pos   (18U)                                                      /* RW */
#define RCC_AHB1LPENR_BKPSRAMLPEN_Msk   (0x1UL << RCC_AHB1LPENR_BKPSRAMLPEN_Pos)                   /*!< 0x00040000 */
#define RCC_AHB1LPENR_BKPSRAMLPEN       RCC_AHB1LPENR_BKPSRAMLPEN_Msk                              /*!<bkpsram  clock enable in low power mode*/
#define RCC_AHB1LPENR_DMA1LPEN_Pos      (21U)                                                      /* RW */
#define RCC_AHB1LPENR_DMA1LPEN_Msk      (0x1UL << RCC_AHB1LPENR_DMA1LPEN_Pos)                      /*!< 0x00200000 */
#define RCC_AHB1LPENR_DMA1LPEN          RCC_AHB1LPENR_DMA1LPEN_Msk                                 /*!<dma1 clock enable in low power mode*/
#define RCC_AHB1LPENR_DMA2LPEN_Pos      (22U)                                                      /* RW */
#define RCC_AHB1LPENR_DMA2LPEN_Msk      (0x1UL << RCC_AHB1LPENR_DMA2LPEN_Pos)                      /*!< 0x00400000 */
#define RCC_AHB1LPENR_DMA2LPEN          RCC_AHB1LPENR_DMA2LPEN_Msk                                 /*!<dma2 clock enable in low power mode*/
#define RCC_AHB1LPENR_ETHMACLPEN_Pos    (25U)                                                      /* RW */
#define RCC_AHB1LPENR_ETHMACLPEN_Msk    (0x1UL << RCC_AHB1LPENR_ETHMACLPEN_Pos)                    /*!< 0x020000000 */
#define RCC_AHB1LPENR_ETHMACLPEN        RCC_AHB1LPENR_ETHMACLPEN_Msk                               /*!<ethmac clock enable in low power mode*/
#define RCC_AHB1LPENR_ETHMACTXLPEN_Pos  (26U)                                                      /* RW */
#define RCC_AHB1LPENR_ETHMACTXLPEN_Msk  (0x1UL << RCC_AHB1LPENR_ETHMACTXLPEN_Pos)                  /*!< 0x040000000 */
#define RCC_AHB1LPENR_ETHMACTXLPEN      RCC_AHB1LPENR_ETHMACTXLPEN_Msk                             /*!<ethmactx clock enable in low power mode*/
#define RCC_AHB1LPENR_ETHMACRXLPEN_Pos  (27U)                                                      /* RW */
#define RCC_AHB1LPENR_ETHMACRXLPEN_Msk  (0x1UL << RCC_AHB1LPENR_ETHMACRXLPEN_Pos)                  /*!< 0x080000000 */
#define RCC_AHB1LPENR_ETHMACRXLPEN      RCC_AHB1LPENR_ETHMACRXLPEN_Msk                             /*!<ethmacrx clock enable in low power mode*/
#define RCC_AHB1LPENR_ETHMACPTPLPEN_Pos (28U)                                                      /* RW */
#define RCC_AHB1LPENR_ETHMACPTPLPEN_Msk (0x1UL << RCC_AHB1LPENR_ETHMACPTPLPEN_Pos)                 /*!< 0x100000000 */
#define RCC_AHB1LPENR_ETHMACPTPLPEN     RCC_AHB1LPENR_ETHMACPTPLPEN_Msk                            /*!<ethmacptp clock enable in low power mode*/
#define RCC_AHB1LPENR_OTGHSLPEN_Pos     (29U)                                                      /* RW */
#define RCC_AHB1LPENR_OTGHSLPEN_Msk     (0x1UL << RCC_AHB1LPENR_OTGHSLPEN_Pos)                     /*!< 0x200000000 */
#define RCC_AHB1LPENR_OTGHSLPEN         RCC_AHB1LPENR_OTGHSLPEN_Msk                                /*!<usb otg hs clock enable in low power mode*/
/*******************  Bit definition for RCC_AHB2LPENR register  *********************/
#define RCC_AHB2LPENR_RNGLPEN_Pos       (6U)                                                       /* RW */
#define RCC_AHB2LPENR_RNGLPEN_Msk       (0x1UL << RCC_AHB2LPENR_RNGLPEN_Pos)                       /*!< 0x00000040 */
#define RCC_AHB2LPENR_RNGLPEN           RCC_AHB2LPENR_RNGLPEN_Msk                                  /*!<rng clock enable in low power mode*/
#define RCC_AHB2LPENR_OTGFSLPEN_Pos     (7U)                                                       /* RW */
#define RCC_AHB2LPENR_OTGFSLPEN_Msk     (0x1UL << RCC_AHB2LPENR_OTGFSLPEN_Pos)                     /*!< 0x00000080 */
#define RCC_AHB2LPENR_OTGFSLPEN         RCC_AHB2LPENR_OTGFSLPEN_Msk                                /*!<usb otg fs clock enable in low power mode*/
/*******************  Bit definition for RCC_AHB3LPENR register  *********************/
#define RCC_AHB3LPENR_FMCLPEN_Pos       (0U)                                                       /* RW */
#define RCC_AHB3LPENR_FMCLPEN_Msk       (0x1UL << RCC_AHB3LPENR_FMCLPEN_Pos)                       /*!< 0x00000001 */
#define RCC_AHB3LPENR_FMCLPEN           RCC_AHB3LPENR_FMCLPEN_Msk                                  /*!<rng clock enable in low power mode*/
#define RCC_AHB3LPENR_QSPILPEN_Pos      (8U)                                                       /* RW */
#define RCC_AHB3LPENR_QSPILPEN_Msk      (0x1UL << RCC_AHB3LPENR_QSPILPEN_Pos)                      /*!< 0x00000100 */
#define RCC_AHB3LPENR_QSPILPEN          RCC_AHB3LPENR_QSPILPEN_Msk                                 /*!<qspi clock enable in low power mode*/
/*******************  Bit definition for RCC_APB1LPENR register  *********************/
#define RCC_APB1LPENR_TIM2LPEN_Pos      (0U)                                                       /* RW */
#define RCC_APB1LPENR_TIM2LPEN_Msk      (0x1UL << RCC_APB1LPENR_TIM2LPEN_Pos)                      /*!< 0x00000001 */
#define RCC_APB1LPENR_TIM2LPEN          RCC_APB1LPENR_TIM2LPEN_Msk                                 /*!<tim2 clock enable in low power mode*/
#define RCC_APB1LPENR_TIM3LPEN_Pos      (1U)                                                       /* RW */
#define RCC_APB1LPENR_TIM3LPEN_Msk      (0x1UL << RCC_APB1LPENR_TIM3LPEN_Pos)                      /*!< 0x00000002 */
#define RCC_APB1LPENR_TIM3LPEN          RCC_APB1LPENR_TIM3LPEN_Msk                                 /*!<tim3 clock enable in low power mode*/
#define RCC_APB1LPENR_TIM4LPEN_Pos      (2U)                                                       /* RW */
#define RCC_APB1LPENR_TIM4LPEN_Msk      (0x1UL << RCC_APB1LPENR_TIM4LPEN_Pos)                      /*!< 0x00000004 */
#define RCC_APB1LPENR_TIM4LPEN          RCC_APB1LPENR_TIM4LPEN_Msk                                 /*!<tim4 clock enable in low power mode*/
#define RCC_APB1LPENR_TIM5LPEN_Pos      (3U)                                                       /* RW */
#define RCC_APB1LPENR_TIM5LPEN_Msk      (0x1UL << RCC_APB1LPENR_TIM5LPEN_Pos)                      /*!< 0x00000008 */
#define RCC_APB1LPENR_TIM5LPEN          RCC_APB1LPENR_TIM5LPEN_Msk                                 /*!<tim5 clock enable in low power mode*/
#define RCC_APB1LPENR_TIM6LPEN_Pos      (4U)                                                       /* RW */
#define RCC_APB1LPENR_TIM6LPEN_Msk      (0x1UL << RCC_APB1LPENR_TIM6LPEN_Pos)                      /*!< 0x00000010 */
#define RCC_APB1LPENR_TIM6LPEN          RCC_APB1LPENR_TIM6LPEN_Msk                                 /*!<tim6 clock enable in low power mode*/
#define RCC_APB1LPENR_TIM7LPEN_Pos      (5U)                                                       /* RW */
#define RCC_APB1LPENR_TIM7LPEN_Msk      (0x1UL << RCC_APB1LPENR_TIM7LPEN_Pos)                      /*!< 0x00000020 */
#define RCC_APB1LPENR_TIM7LPEN          RCC_APB1LPENR_TIM7LPEN_Msk                                 /*!<tim7 clock enable in low power mode*/
#define RCC_APB1LPENR_TIM12LPEN_Pos     (6U)                                                       /* RW */
#define RCC_APB1LPENR_TIM12LPEN_Msk     (0x1UL << RCC_APB1LPENR_TIM12LPEN_Pos)                     /*!< 0x00000040 */
#define RCC_APB1LPENR_TIM12LPEN         RCC_APB1LPENR_TIM12LPEN_Msk                                /*!<tim12 clock enable in low power mode*/
#define RCC_APB1LPENR_TIM13LPEN_Pos     (7U)                                                       /* RW */
#define RCC_APB1LPENR_TIM13LPEN_Msk     (0x1UL << RCC_APB1LPENR_TIM13LPEN_Pos)                     /*!< 0x00000080 */
#define RCC_APB1LPENR_TIM13LPEN         RCC_APB1LPENR_TIM13LPEN_Msk                                /*!<tim13 clock enable in low power mode*/
#define RCC_APB1LPENR_TIM14LPEN_Pos     (8U)                                                       /* RW */
#define RCC_APB1LPENR_TIM14LPEN_Msk     (0x1UL << RCC_APB1LPENR_TIM14LPEN_Pos)                     /*!< 0x00000100 */
#define RCC_APB1LPENR_TIM14LPEN         RCC_APB1LPENR_TIM14LPEN_Msk                                /*!<tim14 clock enable in low power mode*/
#define RCC_APB1LPENR_CRSLPEN_Pos       (9U)                                                       /* RW */
#define RCC_APB1LPENR_CRSLPEN_Msk       (0x1UL << RCC_APB1LPENR_CRSLPEN_Pos)                       /*!< 0x00000200 */
#define RCC_APB1LPENR_CRSLPEN           RCC_APB1LPENR_CRSLPEN_Msk                                  /*!<crs clock enable in low power mode*/
#define RCC_APB1LPENR_AC97LPEN_Pos      (10U)                                                      /* RW */
#define RCC_APB1LPENR_AC97LPEN_Msk      (0x1UL << RCC_APB1LPENR_AC97LPEN_Pos)                      /*!< 0x00000400 */
#define RCC_APB1LPENR_AC97LPEN          RCC_APB1LPENR_AC97LPEN_Msk                                 /*!<ac97 clock enable in low power mode*/
#define RCC_APB1LPENR_WWDGLPEN_Pos      (11U)                                                      /* RW */
#define RCC_APB1LPENR_WWDGLPEN_Msk      (0x1UL << RCC_APB1LPENR_WWDGLPEN_Pos)                      /*!< 0x00000800 */
#define RCC_APB1LPENR_WWDGLPEN          RCC_APB1LPENR_WWDGLPEN_Msk                                 /*!<wwdg clock enable in low power mode*/
#define RCC_APB1LPENR_I2S2LPEN_Pos      (12U)                                                      /* RW */
#define RCC_APB1LPENR_I2S2LPEN_Msk      (0x1UL << RCC_APB1LPENR_I2S2LPEN_Pos)                      /*!< 0x00001000 */
#define RCC_APB1LPENR_I2S2LPEN          RCC_APB1LPENR_I2S2LPEN_Msk                                 /*!<i2s2 clock enable in low power mode*/
#define RCC_APB1LPENR_I2S3LPEN_Pos      (13U)                                                      /* RW */
#define RCC_APB1LPENR_I2S3LPEN_Msk      (0x1UL << RCC_APB1LPENR_I2S3LPEN_Pos)                      /*!< 0x00002000 */
#define RCC_APB1LPENR_I2S3LPEN          RCC_APB1LPENR_I2S3LPEN_Msk                                 /*!<i2s3 clock enable in low power mode*/
#define RCC_APB1LPENR_SPI2LPEN_Pos      (14U)                                                      /* RW */
#define RCC_APB1LPENR_SPI2LPEN_Msk      (0x1UL << RCC_APB1LPENR_SPI2LPEN_Pos)                      /*!< 0x00004000 */
#define RCC_APB1LPENR_SPI2LPEN          RCC_APB1LPENR_SPI2LPEN_Msk                                 /*!<spi2 clock enable in low power mode*/
#define RCC_APB1LPENR_SPI3LPEN_Pos      (15U)                                                      /* RW */
#define RCC_APB1LPENR_SPI3LPEN_Msk      (0x1UL << RCC_APB1LPENR_SPI3LPEN_Pos)                      /*!< 0x00008000 */
#define RCC_APB1LPENR_SPI3LPEN          RCC_APB1LPENR_SPI3LPEN_Msk                                 /*!<spi3 clock enable in low power mode*/
#define RCC_APB1LPENR_LPUARTLPEN_Pos    (16U)                                                      /* RW */
#define RCC_APB1LPENR_LPUARTLPEN_Msk    (0x1UL << RCC_APB1LPENR_LPUARTLPEN_Pos)                    /*!< 0x00010000 */
#define RCC_APB1LPENR_LPUARTLPEN        RCC_APB1LPENR_LPUARTLPEN_Msk                               /*!<lpuart clock enable in low power mode*/
#define RCC_APB1LPENR_UART2LPEN_Pos     (17U)                                                      /* RW */
#define RCC_APB1LPENR_UART2LPEN_Msk     (0x1UL << RCC_APB1LPENR_UART2LPEN_Pos)                     /*!< 0x00020000 */
#define RCC_APB1LPENR_UART2LPEN         RCC_APB1LPENR_UART2LPEN_Msk                                /*!<uart2 clock enable in low power mode*/
#define RCC_APB1LPENR_UART3LPEN_Pos     (18U)                                                      /* RW */
#define RCC_APB1LPENR_UART3LPEN_Msk     (0x1UL << RCC_APB1LPENR_UART3LPEN_Pos)                     /*!< 0x00040000 */
#define RCC_APB1LPENR_UART3LPEN         RCC_APB1LPENR_UART3LPEN_Msk                                /*!<uart3 clock enable in low power mode*/
#define RCC_APB1LPENR_UART4LPEN_Pos     (19U)                                                      /* RW */
#define RCC_APB1LPENR_UART4LPEN_Msk     (0x1UL << RCC_APB1LPENR_UART4LPEN_Pos)                     /*!< 0x00080000 */
#define RCC_APB1LPENR_UART4LPEN         RCC_APB1LPENR_UART4LPEN_Msk                                /*!<uart4 clock enable in low power mode*/
#define RCC_APB1LPENR_UART5LPEN_Pos     (20U)                                                      /* RW */
#define RCC_APB1LPENR_UART5LPEN_Msk     (0x1UL << RCC_APB1LPENR_UART5LPEN_Pos)                     /*!< 0x00100000 */
#define RCC_APB1LPENR_UART5LPEN         RCC_APB1LPENR_UART5LPEN_Msk                                /*!<uart5 clock enable in low power mode*/
#define RCC_APB1LPENR_I2C1LPEN_Pos      (21U)                                                      /* RW */
#define RCC_APB1LPENR_I2C1LPEN_Msk      (0x1UL << RCC_APB1LPENR_I2C1LPEN_Pos)                      /*!< 0x00200000 */
#define RCC_APB1LPENR_I2C1LPEN          RCC_APB1LPENR_I2C1LPEN_Msk                                 /*!<i2c1 clock enable in low power mode*/
#define RCC_APB1LPENR_I2C2LPEN_Pos      (22U)                                                      /* RW */
#define RCC_APB1LPENR_I2C2LPEN_Msk      (0x1UL << RCC_APB1LPENR_I2C2LPEN_Pos)                      /*!< 0x00400000 */
#define RCC_APB1LPENR_I2C2LPEN          RCC_APB1LPENR_I2C2LPEN_Msk                                 /*!<i2c2 clock enable in low power mode*/
#define RCC_APB1LPENR_I2C3LPEN_Pos      (23U)                                                      /* RW */
#define RCC_APB1LPENR_I2C3LPEN_Msk      (0x1UL << RCC_APB1LPENR_I2C3LPEN_Pos)                      /*!< 0x00800000 */
#define RCC_APB1LPENR_I2C3LPEN          RCC_APB1LPENR_I2C3LPEN_Msk                                 /*!<i2c3 clock enable in low power mode*/
#define RCC_APB1LPENR_CAN1LPEN_Pos      (24U)                                                      /* RW */
#define RCC_APB1LPENR_CAN1LPEN_Msk      (0x1UL << RCC_APB1LPENR_CAN1LPEN_Pos)                      /*!< 0x01000000 */
#define RCC_APB1LPENR_CAN1LPEN          RCC_APB1LPENR_CAN1LPEN_Msk                                 /*!<can1 clock enable in low power mode*/
#define RCC_APB1LPENR_CAN2LPEN_Pos      (25U)                                                      /* RW */
#define RCC_APB1LPENR_CAN2LPEN_Msk      (0x1UL << RCC_APB1LPENR_CAN2LPEN_Pos)                      /*!< 0x02000000 */
#define RCC_APB1LPENR_CAN2LPEN          RCC_APB1LPENR_CAN2LPEN_Msk                                 /*!<can2 clock enable in low power mode*/
#define RCC_APB1LPENR_CAN3LPEN_Pos      (26U)                                                      /* RW */
#define RCC_APB1LPENR_CAN3LPEN_Msk      (0x1UL << RCC_APB1LPENR_CAN3LPEN_Pos)                      /*!< 0x04000000 */
#define RCC_APB1LPENR_CAN3LPEN          RCC_APB1LPENR_CAN3LPEN_Msk                                 /*!<can3 clock enable in low power mode*/
#define RCC_APB1LPENR_CAN4LPEN_Pos      (27U)                                                      /* RW */
#define RCC_APB1LPENR_CAN4LPEN_Msk      (0x1UL << RCC_APB1LPENR_CAN4LPEN_Pos)                      /*!< 0x08000000 */
#define RCC_APB1LPENR_CAN4LPEN          RCC_APB1LPENR_CAN4LPEN_Msk                                 /*!<can4 clock enable in low power mode*/
#define RCC_APB1LPENR_PWRLPEN_Pos       (28U)                                                      /* RW */
#define RCC_APB1LPENR_PWRLPEN_Msk       (0x1UL << RCC_APB1LPENR_PWRLPEN_Pos)                       /*!< 0x10000000 */
#define RCC_APB1LPENR_PWRLPEN           RCC_APB1LPENR_PWRLPEN_Msk                                  /*!<pwr clock enable in low power mode*/
#define RCC_APB1LPENR_DACLPEN_Pos       (29U)                                                      /* RW */
#define RCC_APB1LPENR_DACLPEN_Msk       (0x1UL << RCC_APB1LPENR_DACLPEN_Pos)                       /*!< 0x20000000 */
#define RCC_APB1LPENR_DACLPEN           RCC_APB1LPENR_DACLPEN_Msk                                  /*!<dac comp opam clock enable in low power mode*/
#define RCC_APB1LPENR_RAMPLPEN_Pos      (30U)                                                      /* RW */
#define RCC_APB1LPENR_RAMPLPEN_Msk      (0x1UL << RCC_APB1LPENR_RAMPLPEN_Pos)                      /*!< 0x40000000 */
#define RCC_APB1LPENR_RAMPLPEN          RCC_APB1LPENR_RAMPLPEN_Msk                                 /*!<comp ramp generator clock enable in low power mode*/
#define RCC_APB1LPENR_UART7LPEN_Pos      (31U)                                                     /* RW */
#define RCC_APB1LPENR_UART7LPEN_Msk      (0x1UL << RCC_APB1LPENR_UART7LPEN_Pos)                    /*!< 0x80000000 */
#define RCC_APB1LPENR_UART7LPEN          RCC_APB1LPENR_UART7LPEN_Msk                               /*!<uart7 clock enable in low power mode*/
/*******************  Bit definition for RCC_APB2LPENR register  *********************/
#define RCC_APB2LPENR_TIM1LPEN_Pos      (0U)                                                       /* RW */
#define RCC_APB2LPENR_TIM1LPEN_Msk      (0x1UL << RCC_APB2LPENR_TIM1LPEN_Pos)                      /*!< 0x00000001 */
#define RCC_APB2LPENR_TIM1LPEN          RCC_APB2LPENR_TIM1LPEN_Msk                                 /*!<tim1 clock enable in low power mode*/
#define RCC_APB2LPENR_TIM8LPEN_Pos      (1U)                                                       /* RW */
#define RCC_APB2LPENR_TIM8LPEN_Msk      (0x1UL << RCC_APB2LPENR_TIM8LPEN_Pos)                      /*!< 0x00000002 */
#define RCC_APB2LPENR_TIM8LPEN          RCC_APB2LPENR_TIM8LPEN_Msk                                 /*!<tim8 clock enable in low power mode*/
#define RCC_APB2LPENR_USART1LPEN_Pos    (2U)                                                       /* RW */
#define RCC_APB2LPENR_USART1LPEN_Msk    (0x1UL << RCC_APB2LPENR_USART1LPEN_Pos)                    /*!< 0x00000004 */
#define RCC_APB2LPENR_USART1LPEN        RCC_APB2LPENR_USART1LPEN_Msk                               /*!<usart1 clock enable in low power mode*/
#define RCC_APB2LPENR_USART6LPEN_Pos    (3U)                                                       /* RW */
#define RCC_APB2LPENR_USART6LPEN_Msk    (0x1UL << RCC_APB2LPENR_USART6LPEN_Pos)                    /*!< 0x00000008 */
#define RCC_APB2LPENR_USART6LPEN        RCC_APB2LPENR_USART6LPEN_Msk                               /*!<usart6 clock enable in low power mode*/
#define RCC_APB2LPENR_ADCLPEN_Pos       (4U)                                                       /* RW */
#define RCC_APB2LPENR_ADCLPEN_Msk       (0x1UL << RCC_APB2LPENR_ADCLPEN_Pos)                       /*!< 0x00000010 */
#define RCC_APB2LPENR_ADCLPEN           RCC_APB2LPENR_ADCLPEN_Msk                                  /*!<adc1 2 3 clock enable in low power mode*/
#define RCC_APB2LPENR_SPDLPEN_Pos       (7U)                                                       /* RW */
#define RCC_APB2LPENR_SPDLPEN_Msk       (0x1UL << RCC_APB2LPENR_SPDLPEN_Pos)                       /*!< 0x00000080 */
#define RCC_APB2LPENR_SPDLPEN           RCC_APB2LPENR_SPDLPEN_Msk                                  /*!<spd clock enable in low power mode*/
#define RCC_APB2LPENR_SDIOLPEN_Pos      (11U)                                                      /* RW */
#define RCC_APB2LPENR_SDIOLPEN_Msk      (0x1UL << RCC_APB2LPENR_SDIOLPEN_Pos)                      /*!< 0x00000800 */
#define RCC_APB2LPENR_SDIOLPEN          RCC_APB2LPENR_SDIOLPEN_Msk                                 /*!<sdio clock enable in low power mode*/
#define RCC_APB2LPENR_SPI1LPEN_Pos      (12U)                                                      /* RW */
#define RCC_APB2LPENR_SPI1LPEN_Msk      (0x1UL << RCC_APB2LPENR_SPI1LPEN_Pos)                      /*!< 0x00001000 */
#define RCC_APB2LPENR_SPI1LPEN          RCC_APB2LPENR_SPI1LPEN_Msk                                 /*!<spi1 clock enable in low power mode*/
#define RCC_APB2LPENR_SYSCFGLPEN_Pos    (14U)                                                      /* RW */
#define RCC_APB2LPENR_SYSCFGLPEN_Msk    (0x1UL << RCC_APB2LPENR_SYSCFGLPEN_Pos)                    /*!< 0x00004000 */
#define RCC_APB2LPENR_SYSCFGLPEN        RCC_APB2LPENR_SYSCFGLPEN_Msk                               /*!<syscfg clock enable in low power mode*/
#define RCC_APB2LPENR_LPTIMLPEN_Pos     (15U)                                                      /* RW */
#define RCC_APB2LPENR_LPTIMLPEN_Msk     (0x1UL << RCC_APB2LPENR_LPTIMLPEN_Pos)                     /*!< 0x00008000 */
#define RCC_APB2LPENR_LPTIMLPEN         RCC_APB2LPENR_LPTIMLPEN_Msk                                /*!<lptim clock enable in low power mode*/
#define RCC_APB2LPENR_TIM9LPEN_Pos      (16U)                                                      /* RW */
#define RCC_APB2LPENR_TIM9LPEN_Msk      (0x1UL << RCC_APB2LPENR_TIM9LPEN_Pos)                      /*!< 0x00010000 */
#define RCC_APB2LPENR_TIM9LPEN          RCC_APB2LPENR_TIM9LPEN_Msk                                 /*!<tim9 clock enable in low power mode*/
#define RCC_APB2LPENR_TIM10LPEN_Pos     (17U)                                                      /* RW */
#define RCC_APB2LPENR_TIM10LPEN_Msk     (0x1UL << RCC_APB2LPENR_TIM10LPEN_Pos)                     /*!< 0x00020000 */
#define RCC_APB2LPENR_TIM10LPEN         RCC_APB2LPENR_TIM10LPEN_Msk                                /*!<tim10 clock enable in low power mode*/
#define RCC_APB2LPENR_TIM11LPEN_Pos     (18U)                                                      /* RW */
#define RCC_APB2LPENR_TIM11LPEN_Msk     (0x1UL << RCC_APB2LPENR_TIM11LPEN_Pos)                     /*!< 0x00040000 */
#define RCC_APB2LPENR_TIM11LPEN         RCC_APB2LPENR_TIM11LPEN_Msk                                /*!<tim11 clock enable in low power mode*/
#define RCC_APB2LPENR_EPWM1LPEN_Pos     (24U)                                                      /* RW */
#define RCC_APB2LPENR_EPWM1LPEN_Msk     (0x1UL << RCC_APB2LPENR_EPWM1LPEN_Pos)                     /*!< 0x01000000 */
#define RCC_APB2LPENR_EPWM1LPEN         RCC_APB2LPENR_EPWM1LPEN_Msk                                /*!<epwm1 clock enable in low power mode*/
#define RCC_APB2LPENR_EPWM2LPEN_Pos     (25U)                                                      /* RW */
#define RCC_APB2LPENR_EPWM2LPEN_Msk     (0x1UL << RCC_APB2LPENR_EPWM2LPEN_Pos)                     /*!< 0x02000000 */
#define RCC_APB2LPENR_EPWM2LPEN         RCC_APB2LPENR_EPWM2LPEN_Msk                                /*!<epwm2 clock enable in low power mode*/
#define RCC_APB2LPENR_EPWM3LPEN_Pos     (26U)                                                      /* RW */
#define RCC_APB2LPENR_EPWM3LPEN_Msk     (0x1UL << RCC_APB2LPENR_EPWM3LPEN_Pos)                     /*!< 0x04000000 */
#define RCC_APB2LPENR_EPWM3LPEN         RCC_APB2LPENR_EPWM3LPEN_Msk                                /*!<epwm3 clock enable in low power mode*/
#define RCC_APB2LPENR_EPWM4LPEN_Pos     (27U)                                                      /* RW */
#define RCC_APB2LPENR_EPWM4LPEN_Msk     (0x1UL << RCC_APB2LPENR_EPWM4LPEN_Pos)                     /*!< 0x08000000 */
#define RCC_APB2LPENR_EPWM4LPEN         RCC_APB2LPENR_EPWM4LPEN_Msk                                /*!<epwm4 clock enable in low power mode*/
#define RCC_APB2LPENR_ECAPLPEN_Pos      (28U)                                                      /* RW */
#define RCC_APB2LPENR_ECAPLPEN_Msk      (0x1UL << RCC_APB2LPENR_ECAPLPEN_Pos)                      /*!< 0x10000000 */
#define RCC_APB2LPENR_ECAPLPEN          RCC_APB2LPENR_ECAPLPEN_Msk                                 /*!<ecap clock enable in low power mode*/
#define RCC_APB2LPENR_EQEPLPEN_Pos      (29U)                                                      /* RW */
#define RCC_APB2LPENR_EQEPLPEN_Msk      (0x1UL << RCC_APB2LPENR_EQEPLPEN_Pos)                      /*!< 0x20000000 */
#define RCC_APB2LPENR_EQEPLPEN          RCC_APB2LPENR_EQEPLPEN_Msk                                 /*!<eqep clock enable in low power mode*/
/*******************  Bit definition for RCC_CCIPR register  *********************/
#define RCC_CCIPR_I2SSEL_Pos            (0U)                                                       /* RW */
#define RCC_CCIPR_I2SSEL_Msk            (0x1UL << RCC_CCIPR_I2SSEL_Pos)                            /*!< 0x00000001 */
#define RCC_CCIPR_I2SSEL                RCC_CCIPR_I2SSEL_Msk                                       /*!< i2s clock select*/
#define RCC_CCIPR_ECAPSEL_Pos           (1U)                                                       /* RW */
#define RCC_CCIPR_ECAPSEL_Msk           (0x3UL << RCC_CCIPR_ECAPSEL_Pos)                           /*!< 0x00000006 */
#define RCC_CCIPR_ECAPSEL               RCC_CCIPR_ECAPSEL_Msk                                      /*!< ecep clock select*/
#define RCC_CCIPR_ECAPSEL_SYS_Msk       (0x0UL << RCC_CCIPR_ECAPSEL_Pos)                           /*!< 0x00000000 */
#define RCC_CCIPR_ECAPSEL_SYS           RCC_CCIPR_ECAPSEL_SYS_Msk                                  /*!< ecep clock select sysclk*/
#define RCC_CCIPR_ECAPSEL_SYSD2_Msk     (0x1UL << RCC_CCIPR_ECAPSEL_Pos)                           /*!< 0x00000020 */
#define RCC_CCIPR_ECAPSEL_SYSD2         RCC_CCIPR_ECAPSEL_SYSD2_Msk                                /*!< ecep clock select sysclk div2*/
#define RCC_CCIPR_ECAPSEL_SYSD4_Msk     (0x2UL << RCC_CCIPR_ECAPSEL_Pos)                           /*!< 0x00000040 */
#define RCC_CCIPR_ECAPSEL_SYSD4         RCC_CCIPR_ECAPSEL_SYSD4_Msk                                /*!< ecep clock select sysclk div4*/
#define RCC_CCIPR_EQEPSEL_Pos           (3U)                                                       /* RW */
#define RCC_CCIPR_EQEPSEL_Msk           (0x3UL << RCC_CCIPR_EQEPSEL_Pos)                           /*!< 0x00000018 */
#define RCC_CCIPR_EQEPSEL               RCC_CCIPR_EQEPSEL_Msk                                      /*!< eqep clock select*/
#define RCC_CCIPR_EQEPSEL_SYS_Msk       (0x0UL << RCC_CCIPR_EQEPSEL_Pos)                           /*!< 0x00000000 */
#define RCC_CCIPR_EQEPSEL_SYS           RCC_CCIPR_EQEPSEL_SYS_Msk                                  /*!< eqep clock select sysclk*/
#define RCC_CCIPR_EQEPSEL_SYSD2_Msk     (0x1UL << RCC_CCIPR_EQEPSEL_Pos)                           /*!< 0x00000008 */
#define RCC_CCIPR_EQEPSEL_SYSD2         RCC_CCIPR_EQEPSEL_SYSD2_Msk                                /*!< eqep clock select sysclk div2*/
#define RCC_CCIPR_EQEPSEL_SYSD4_Msk     (0x2UL << RCC_CCIPR_EQEPSEL_Pos)                           /*!< 0x00000010 */
#define RCC_CCIPR_EQEPSEL_SYSD4         RCC_CCIPR_EQEPSEL_SYSD4_Msk                                /*!< eqep clock select sysclk div4*/
#define RCC_CCIPR_PWMSEL_Pos            (5U)                                                       /* RW */
#define RCC_CCIPR_PWMSEL_Msk            (0x3UL << RCC_CCIPR_PWMSEL_Pos)                            /*!< 0x00000060 */
#define RCC_CCIPR_PWMSEL                RCC_CCIPR_PWMSEL_Msk                                       /*!< epwm1~4 clock select*/
#define RCC_CCIPR_PWMSEL_SYS_Msk        (0x0UL << RCC_CCIPR_PWMSEL_Pos)                            /*!< 0x00000000 */
#define RCC_CCIPR_PWMSEL_SYS            RCC_CCIPR_PWMSEL_SYS_Msk                                   /*!< epwm1~4 clock select sysclk*/
#define RCC_CCIPR_PWMSEL_SYSD2_Msk      (0x1UL << RCC_CCIPR_PWMSEL_Pos)                            /*!< 0x00000020 */
#define RCC_CCIPR_PWMSEL_SYSD2          RCC_CCIPR_PWMSEL_SYSD2_Msk                                 /*!< epwm1~4 clock select sysclk div2*/
#define RCC_CCIPR_PWMSEL_SYSD4_Msk      (0x2UL << RCC_CCIPR_PWMSEL_Pos)                            /*!< 0x00000040 */
#define RCC_CCIPR_PWMSEL_SYSD4          RCC_CCIPR_PWMSEL_SYSD4_Msk                                 /*!< epwm1~4 clock select sysclk div4*/
#define RCC_CCIPR_CLK48SEL_Pos          (7U)                                                       /* RW */
#define RCC_CCIPR_CLK48SEL_Msk          (0x1UL << RCC_CCIPR_CLK48SEL_Pos)                          /*!< 0x00000080 */
#define RCC_CCIPR_CLK48SEL              RCC_CCIPR_CLK48SEL_Msk                                     /*!<48MHz clock select*/
#define RCC_CCIPR_CLK48SEL_HSI48_Msk    (0x0UL << RCC_CCIPR_CLK48SEL_Pos)                          /*!< 0x00000000 */
#define RCC_CCIPR_CLK48SEL_HSI48        RCC_CCIPR_CLK48SEL_HSI48_Msk                               /*!<48MHz clock select hsi48*/
#define RCC_CCIPR_CLK48SEL_PLLQ_Msk     (0x1UL << RCC_CCIPR_CLK48SEL_Pos)                          /*!< 0x00000080 */
#define RCC_CCIPR_CLK48SEL_PLLQ         RCC_CCIPR_CLK48SEL_PLLQ_Msk                                /*!<48MHz clock select pllq*/
#define RCC_CCIPR_RNGDIV_Pos            (8U)                                                       /* RW */
#define RCC_CCIPR_RNGDIV_Msk            (0x3UL << RCC_CCIPR_RNGDIV_Pos)                            /*!< 0x00000300 */
#define RCC_CCIPR_RNGDIV                RCC_CCIPR_RNGDIV_Msk                                       /*!<rgn clock div select*/
#define RCC_CCIPR_RNGDIV_DIV1_Msk       (0x0UL << RCC_CCIPR_RNGDIV_Pos)                            /*!< 0x00000000 */
#define RCC_CCIPR_RNGDIV_DIV1           RCC_CCIPR_RNGDIV_DIV1_Msk                                  /*!<rgn clock div1*/
#define RCC_CCIPR_RNGDIV_DIV2_Msk       (0x1UL << RCC_CCIPR_RNGDIV_Pos)                            /*!< 0x00000100 */
#define RCC_CCIPR_RNGDIV_DIV2           RCC_CCIPR_RNGDIV_DIV2_Msk                                  /*!<rgn clock div2*/
#define RCC_CCIPR_RNGDIV_DIV4_Msk       (0x2UL << RCC_CCIPR_RNGDIV_Pos)                            /*!< 0x00000200 */
#define RCC_CCIPR_RNGDIV_DIV4           RCC_CCIPR_RNGDIV_DIV4_Msk                                  /*!<rgn clock div4*/
#define RCC_CCIPR_RNGDIV_DIV8_Msk       (0x3UL << RCC_CCIPR_RNGDIV_Pos)                            /*!< 0x00000300 */
#define RCC_CCIPR_RNGDIV_DIV8           RCC_CCIPR_RNGDIV_DIV8_Msk                                  /*!<rgn clock div8*/
#define RCC_CCIPR_LPUARTSEL_Pos         (11U)                                                      /* RW */
#define RCC_CCIPR_LPUARTSEL_Msk         (0x1UL << RCC_CCIPR_LPUARTSEL_Pos)                         /*!< 0x00000800 */
#define RCC_CCIPR_LPUARTSEL             RCC_CCIPR_LPUARTSEL_Msk                                    /*!< lpuart clock select*/
#define RCC_CCIPR_LPUARTSEL_PCLK_Msk    (0x0UL << RCC_CCIPR_LPUARTSEL_Pos)                         /*!< 0x00000000 */
#define RCC_CCIPR_LPUARTSEL_PCLK        RCC_CCIPR_LPUARTSEL_PCLK_Msk                               /*!< lpuart clock select pclk*/
#define RCC_CCIPR_LPUARTSEL_LSE_Msk     (0x1UL << RCC_CCIPR_LPUARTSEL_Pos)                         /*!< 0x00000800 */
#define RCC_CCIPR_LPUARTSEL_LSE         RCC_CCIPR_LPUARTSEL_LSE_Msk                                /*!< lpuart clock select lse*/
#define RCC_CCIPR_I2C1SEL_Pos           (12U)                                                      /* RW */
#define RCC_CCIPR_I2C1SEL_Msk           (0x3UL << RCC_CCIPR_I2C1SEL_Pos)                           /*!< 0x00003000 */
#define RCC_CCIPR_I2C1SEL               RCC_CCIPR_I2C1SEL_Msk                                      /*!<i2c1 clock select*/
#define RCC_CCIPR_I2C1SEL_PCLK_Msk      (0x0UL << RCC_CCIPR_I2C1SEL_Pos)                           /*!< 0x00000000 */
#define RCC_CCIPR_I2C1SEL_PCLK          RCC_CCIPR_I2C1SEL_PCLK_Msk                                 /*!<i2c1 clock select pclk*/
#define RCC_CCIPR_I2C1SEL_SYS_Msk       (0x1UL << RCC_CCIPR_I2C1SEL_Pos)                           /*!< 0x00001000 */
#define RCC_CCIPR_I2C1SEL_SYS           RCC_CCIPR_I2C1SEL_SYS_Msk                                  /*!<i2c1 clock select sysclk*/
#define RCC_CCIPR_I2C1SEL_HSI16_Msk     (0x2UL << RCC_CCIPR_I2C1SEL_Pos)                           /*!< 0x00002000 */
#define RCC_CCIPR_I2C1SEL_HSI16         RCC_CCIPR_I2C1SEL_HSI16_Msk                                /*!<i2c1 clock select hsi16*/
#define RCC_CCIPR_I2C2SEL_Pos           (14U)                                                      /* RW */
#define RCC_CCIPR_I2C2SEL_Msk           (0x3UL << RCC_CCIPR_I2C2SEL_Pos)                           /*!< 0x0000c000 */
#define RCC_CCIPR_I2C2SEL               RCC_CCIPR_I2C2SEL_Msk                                      /*!<i2c2 clock select*/
#define RCC_CCIPR_I2C2SEL_PCLK_Msk      (0x0UL << RCC_CCIPR_I2C2SEL_Pos)                           /*!< 0x00000000 */
#define RCC_CCIPR_I2C2SEL_PCLK          RCC_CCIPR_I2C2SEL_PCLK_Msk                                 /*!<i2c2 clock select pclk*/
#define RCC_CCIPR_I2C2SEL_SYS_Msk       (0x1UL << RCC_CCIPR_I2C2SEL_Pos)                           /*!< 0x00004000 */
#define RCC_CCIPR_I2C2SEL_SYS           RCC_CCIPR_I2C2SEL_SYS_Msk                                  /*!<i2c2 clock select sysclk*/
#define RCC_CCIPR_I2C2SEL_HSI16_Msk     (0x2UL << RCC_CCIPR_I2C2SEL_Pos)                           /*!< 0x00008000 */
#define RCC_CCIPR_I2C2SEL_HSI16         RCC_CCIPR_I2C2SEL_HSI16_Msk                                /*!<i2c2 clock select hsi16*/
#define RCC_CCIPR_I2C3SEL_Pos           (16U)                                                      /* RW */
#define RCC_CCIPR_I2C3SEL_Msk           (0x3UL << RCC_CCIPR_I2C3SEL_Pos)                           /*!< 0x00030000 */
#define RCC_CCIPR_I2C3SEL               RCC_CCIPR_I2C3SEL_Msk                                      /*!<i2c3 clock select*/
#define RCC_CCIPR_I2C3SEL_PCLK_Msk      (0x0UL << RCC_CCIPR_I2C3SEL_Pos)                           /*!< 0x00000000 */
#define RCC_CCIPR_I2C3SEL_PCLK          RCC_CCIPR_I2C3SEL_PCLK_Msk                                 /*!<i2c3 clock select pclk*/
#define RCC_CCIPR_I2C3SEL_SYS_Msk       (0x1UL << RCC_CCIPR_I2C3SEL_Pos)                           /*!< 0x00010000 */
#define RCC_CCIPR_I2C3SEL_SYS           RCC_CCIPR_I2C3SEL_SYS_Msk                                  /*!<i2c3 clock select sysclk*/
#define RCC_CCIPR_I2C3SEL_HSI16_Msk     (0x2UL << RCC_CCIPR_I2C3SEL_Pos)                           /*!< 0x00020000 */
#define RCC_CCIPR_I2C3SEL_HSI16         RCC_CCIPR_I2C3SEL_HSI16_Msk                                /*!<i2c3 clock select hsi16*/
#define RCC_CCIPR_LPTIMSEL_Pos          (18U)                                                      /* RW */
#define RCC_CCIPR_LPTIMSEL_Msk          (0x3UL << RCC_CCIPR_LPTIMSEL_Pos)                          /*!< 0x000c0000 */
#define RCC_CCIPR_LPTIMSEL              RCC_CCIPR_LPTIMSEL_Msk                                     /*!<lptim clock select*/
#define RCC_CCIPR_LPTIMSEL_PCLK_Msk     (0x0UL << RCC_CCIPR_LPTIMSEL_Pos)                          /*!< 0x00000000 */
#define RCC_CCIPR_LPTIMSEL_PCLK         RCC_CCIPR_LPTIMSEL_PCLK_Msk                                /*!<lptim clock select pclk*/
#define RCC_CCIPR_LPTIMSEL_LSI_Msk      (0x1UL << RCC_CCIPR_LPTIMSEL_Pos)                          /*!< 0x00040000 */
#define RCC_CCIPR_LPTIMSEL_LSI          RCC_CCIPR_LPTIMSEL_LSI_Msk                                 /*!<lptim clock select lsi*/
#define RCC_CCIPR_LPTIMSEL_HSI16_Msk    (0x2UL << RCC_CCIPR_LPTIMSEL_Pos)                          /*!< 0x00080000 */
#define RCC_CCIPR_LPTIMSEL_HSI16        RCC_CCIPR_LPTIMSEL_HSI16_Msk                               /*!<lptim clock select hsi16*/
#define RCC_CCIPR_LPTIMSEL_LSE_Msk      (0x3UL << RCC_CCIPR_LPTIMSEL_Pos)                          /*!< 0x000c0000 */
#define RCC_CCIPR_LPTIMSEL_LSE          RCC_CCIPR_LPTIMSEL_LSE_Msk                                 /*!<lptim clock select lse*/
#define RCC_CCIPR_CANSEL_Pos            (24U)                                                      /* RW */
#define RCC_CCIPR_CANSEL_Msk            (0xFUL << RCC_CCIPR_CANSEL_Pos)                            /*!< 0x0f000000 */
#define RCC_CCIPR_CANSEL                RCC_CCIPR_CANSEL_Msk                                       /*!<can clock select*/
#define RCC_CCIPR_CANSEL_HD1_Msk        (0x0UL << RCC_CCIPR_CANSEL_Pos)                            /*!< 0x00000000 */
#define RCC_CCIPR_CANSEL_HD1            RCC_CCIPR_CANSEL_HD1_Msk                                   /*!<can clock select hclk*/
#define RCC_CCIPR_CANSEL_HD2_Msk        (0x8UL << RCC_CCIPR_CANSEL_Pos)                            /*!< 0x08000000 */
#define RCC_CCIPR_CANSEL_HD2            RCC_CCIPR_CANSEL_HD2_Msk                                   /*!<can clock select hclk div2*/
#define RCC_CCIPR_CANSEL_HD4_Msk        (0x9UL << RCC_CCIPR_CANSEL_Pos)                            /*!< 0x09000000 */
#define RCC_CCIPR_CANSEL_HD4            RCC_CCIPR_CANSEL_HD4_Msk                                   /*!<can clock select hclk div4*/
#define RCC_CCIPR_CANSEL_HD8_Msk        (0xAUL << RCC_CCIPR_CANSEL_Pos)                            /*!< 0x0a000000 */
#define RCC_CCIPR_CANSEL_HD8            RCC_CCIPR_CANSEL_HD8_Msk                                   /*!<can clock select hclk div8*/
#define RCC_CCIPR_CANSEL_HD16_Msk       (0xBUL << RCC_CCIPR_CANSEL_Pos)                            /*!< 0x0b000000 */
#define RCC_CCIPR_CANSEL_HD16           RCC_CCIPR_CANSEL_HD16_Msk                                  /*!<can clock select hclk div16*/
#define RCC_CCIPR_CANSEL_HD32_Msk       (0xCUL << RCC_CCIPR_CANSEL_Pos)                            /*!< 0x0c000000 */
#define RCC_CCIPR_CANSEL_HD32           RCC_CCIPR_CANSEL_HD32_Msk                                  /*!<can clock select hclk div32*/
#define RCC_CCIPR_ADCSEL_Pos            (28U)                                                      /* RW */
#define RCC_CCIPR_ADCSEL_Msk            (0x3UL << RCC_CCIPR_ADCSEL_Pos)                            /*!< 0x30000000 */
#define RCC_CCIPR_ADCSEL                RCC_CCIPR_ADCSEL_Msk                                       /*!<adc clock select*/
#define RCC_CCIPR_ADCSEL_PLLR_Msk       (0x1UL << RCC_CCIPR_ADCSEL_Pos)                            /*!< 0x10000000 */
#define RCC_CCIPR_ADCSEL_PLLR           RCC_CCIPR_ADCSEL_PLLR_Msk                                  /*!<adc clock select pllr*/
#define RCC_CCIPR_ADCSEL_SYS_Msk        (0x2UL << RCC_CCIPR_ADCSEL_Pos)                            /*!< 0x20000000 */
#define RCC_CCIPR_ADCSEL_SYS            RCC_CCIPR_ADCSEL_SYS_Msk                                   /*!<adc clock select sysclk*/
#define RCC_CCIPR_QSPISEL_Pos           (30U)                                                      /* RW */
#define RCC_CCIPR_QSPISEL_Msk           (0x3UL << RCC_CCIPR_QSPISEL_Pos)                           /*!< 0xc0000000 */
#define RCC_CCIPR_QSPISEL               RCC_CCIPR_QSPISEL_Msk                                      /*!<qspi clock select*/
#define RCC_CCIPR_QSPISEL_HSI16_Msk     (0x1UL << RCC_CCIPR_QSPISEL_Pos)                           /*!< 0x40000000 */
#define RCC_CCIPR_QSPISEL_HSI16         RCC_CCIPR_QSPISEL_HSI16_Msk                                /*!<qspi clock select hsi16*/
#define RCC_CCIPR_QSPISEL_PLLQ_Msk      (0x2UL << RCC_CCIPR_QSPISEL_Pos)                           /*!< 0x80000000 */
#define RCC_CCIPR_QSPISEL_PLLQ          RCC_CCIPR_QSPISEL_PLLQ_Msk                                 /*!<qspi clock select pllq*/
/*******************  Bit definition for RCC_CR2 register  *********************/
#define RCC_CR2_HSI48ON_Pos             (16U)                                                      /* RW */
#define RCC_CR2_HSI48ON_Msk             (0x1UL << RCC_CR2_HSI48ON_Pos)                             /*!< 0x00010000 */
#define RCC_CR2_HSI48ON                 RCC_CR2_HSI48ON_Msk                                        /*!<hsi48 clock enable*/
#define RCC_CR2_HSI48RDY_Pos            (17U)                                                      /* RO */
#define RCC_CR2_HSI48RDY_Msk            (0x1UL << RCC_CR2_HSI48RDY_Pos)                            /*!< 0x00020000 */
#define RCC_CR2_HSI48RDY                RCC_CR2_HSI48RDY_Msk                                       /*!<hsi48 clock ready*/
#define RCC_CR2_HSI48CAL_Pos            (23U)                                                      /* RO */
#define RCC_CR2_HSI48CAL_Msk            (0x1FFUL << RCC_CR2_HSI48CAL_Pos)                          /*!< 0xff800000 */
#define RCC_CR2_HSI48CAL                RCC_CR2_HSI48CAL_Msk                                       /*!<Internal High Speed 48MHz clock Calibration value*/
/*******************  Bit definition for RCC_BDCR register  *********************/
#define RCC_BDCR_LSEON_Pos              (0U)                                                       /* RW */
#define RCC_BDCR_LSEON_Msk              (0x1UL << RCC_BDCR_LSEON_Pos)                              /*!< 0x00000001 */
#define RCC_BDCR_LSEON                  RCC_BDCR_LSEON_Msk                                         /*!<lse clock enable*/
#define RCC_BDCR_LSERDY_Pos             (1U)                                                       /* RO */
#define RCC_BDCR_LSERDY_Msk             (0x1UL << RCC_BDCR_LSERDY_Pos)                             /*!< 0x00000002 */
#define RCC_BDCR_LSERDY                 RCC_BDCR_LSERDY_Msk                                        /*!<lse clock ready*/
#define RCC_BDCR_LSEBYP_Pos             (2U)                                                       /* RW */
#define RCC_BDCR_LSEBYP_Msk             (0x1UL << RCC_BDCR_LSEBYP_Pos)                             /*!< 0x00000004 */
#define RCC_BDCR_LSEBYP                 RCC_BDCR_LSEBYP_Msk                                        /*!<lse clock bypass*/
#define RCC_BDCR_LSEDRV_Pos             (3U)                                                       /* RW */
#define RCC_BDCR_LSEDRV_Msk             (0x3UL << RCC_BDCR_LSEDRV_Pos)                             /*!< 0x00000018 */
#define RCC_BDCR_LSEDRV                 RCC_BDCR_LSEDRV_Msk                                        /*!<lse clock drive capability*/
#define RCC_BDCR_LSEDRV0_Msk            (0x0UL << RCC_BDCR_LSEDRV_Pos)                             /*!< 0x00000000 */
#define RCC_BDCR_LSEDRV0                RCC_BDCR_LSEDRV0_Msk                                       /*!<lse clock drive capability low*/
#define RCC_BDCR_LSEDRV1_Msk            (0x1UL << RCC_BDCR_LSEDRV_Pos)                             /*!< 0x00000008 */
#define RCC_BDCR_LSEDRV1                RCC_BDCR_LSEDRV1_Msk                                       /*!<lse clock drive capability middle*/
#define RCC_BDCR_LSEDRV2_Msk            (0x2UL << RCC_BDCR_LSEDRV_Pos)                             /*!< 0x00000010 */
#define RCC_BDCR_LSEDRV2                RCC_BDCR_LSEDRV2_Msk                                       /*!<lse clock drive capability middle-high*/
#define RCC_BDCR_LSEDRV3_Msk            (0x3UL << RCC_BDCR_LSEDRV_Pos)                             /*!< 0x00000018 */
#define RCC_BDCR_LSEDRV3                RCC_BDCR_LSEDRV3_Msk                                       /*!<lse clock drive capability high*/
#define RCC_BDCR_RTCSEL_Pos             (8U)                                                       /* RW */
#define RCC_BDCR_RTCSEL_Msk             (0x3UL << RCC_BDCR_RTCSEL_Pos)                             /*!< 0x00000300 */
#define RCC_BDCR_RTCSEL                 RCC_BDCR_RTCSEL_Msk                                        /*!<RTC clock select*/
#define RCC_BDCR_RTCSEL_LSE_Msk         (0x1UL << RCC_BDCR_RTCSEL_Pos)                             /*!< 0x00000100 */
#define RCC_BDCR_RTCSEL_LSE             RCC_BDCR_RTCSEL_LSE_Msk                                    /*!<RTC clock select lse*/
#define RCC_BDCR_RTCSEL_LSI_Msk         (0x2UL << RCC_BDCR_RTCSEL_Pos)                             /*!< 0x00000200 */
#define RCC_BDCR_RTCSEL_LSI             RCC_BDCR_RTCSEL_LSI_Msk                                    /*!<RTC clock select lsi*/
#define RCC_BDCR_RTCSEL_HSEDIV32_Msk    (0x3UL << RCC_BDCR_RTCSEL_Pos)                             /*!< 0x00000300 */
#define RCC_BDCR_RTCSEL_HSEDIV32        RCC_BDCR_RTCSEL_HSEDIV32_Msk                               /*!<RTC clock select hsediv32*/
#define RCC_BDCR_RTCISO_Pos             (13U)                                                      /* RO */
#define RCC_BDCR_RTCISO_Msk             (0x1UL << RCC_BDCR_RTCISO_Pos)                             /*!< 0x00002000 */
#define RCC_BDCR_RTCISO                 RCC_BDCR_RTCISO_Msk                                        /*!<RTC module isolation*/
#define RCC_BDCR_RTCPD_Pos              (14U)                                                      /* RW */
#define RCC_BDCR_RTCPD_Msk              (0x1UL << RCC_BDCR_RTCPD_Pos)                              /*!< 0x00004000 */
#define RCC_BDCR_RTCPD                  RCC_BDCR_RTCPD_Msk                                         /*!<RTC module power down*/
#define RCC_BDCR_RTCEN_Pos              (15U)                                                      /* RW */
#define RCC_BDCR_RTCEN_Msk              (0x1UL << RCC_BDCR_RTCEN_Pos)                              /*!< 0x00008000 */
#define RCC_BDCR_RTCEN                  RCC_BDCR_RTCEN_Msk                                         /*!<RTC clock enable*/
#define RCC_BDCR_BDRST_Pos              (16U)                                                      /* RW */
#define RCC_BDCR_BDRST_Msk              (0x1UL << RCC_BDCR_BDRST_Pos)                              /*!< 0x00010000 */
#define RCC_BDCR_BDRST                  RCC_BDCR_BDRST_Msk                                         /*!<RTC domain sortware reset*/
#define RCC_BDCR_LSCOEN_Pos             (24U)                                                      /* RW */
#define RCC_BDCR_LSCOEN_Msk             (0x1UL << RCC_BDCR_LSCOEN_Pos)                             /*!< 0x01000000 */
#define RCC_BDCR_LSCOEN                 RCC_BDCR_LSCOEN_Msk                                        /*!<low speed clock output enable*/
#define RCC_BDCR_LSCOSEL_Pos            (25U)                                                      /* RW */
#define RCC_BDCR_LSCOSEL_Msk            (0x1UL << RCC_BDCR_LSCOSEL_Pos)                            /*!< 0x02000000 */
#define RCC_BDCR_LSCOSEL                RCC_BDCR_LSCOSEL_Msk                                       /*!<low speed clock output select*/
#define RCC_BDCR_LSCOSEL_LSI_Msk        (0x0UL << RCC_BDCR_LSCOSEL_Pos)                            /*!< 0x00000000 */
#define RCC_BDCR_LSCOSEL_LSI            RCC_BDCR_LSCOSEL_LSI_Msk                                   /*!<low speed clock output select lsi*/
#define RCC_BDCR_LSCOSEL_LSE_Msk        (0x1UL << RCC_BDCR_LSCOSEL_Pos)                            /*!< 0x02000000 */
#define RCC_BDCR_LSCOSEL_LSE            RCC_BDCR_LSCOSEL_LSE_Msk                                   /*!<low speed clock output select lse*/
/*******************  Bit definition for RCC_CSR register  *********************/
#define RCC_CSR_LSION_Pos               (0U)                                                       /* RW */
#define RCC_CSR_LSION_Msk               (0x1UL << RCC_CSR_LSION_Pos)                               /*!< 0x00000001 */
#define RCC_CSR_LSION                   RCC_CSR_LSION_Msk                                          /*!<lsi clock enable*/
#define RCC_CSR_LSIRDY_Pos              (1U)                                                       /* RO */
#define RCC_CSR_LSIRDY_Msk              (0x1UL << RCC_CSR_LSIRDY_Pos)                              /*!< 0x00000002 */
#define RCC_CSR_LSIRDY                  RCC_CSR_LSIRDY_Msk                                         /*!<lsi clock ready*/
#define RCC_CSR_RMVF_Pos                (24U)                                                      /* RW */
#define RCC_CSR_RMVF_Msk                (0x1UL << RCC_CSR_RMVF_Pos)                                /*!< 0x01000000 */
#define RCC_CSR_RMVF                    RCC_CSR_RMVF_Msk                                           /*!<clear all reset flag*/
#define RCC_CSR_OBLRSTF_Pos             (25U)                                                      /* RO */
#define RCC_CSR_OBLRSTF_Msk             (0x1UL << RCC_CSR_OBLRSTF_Pos)                             /*!< 0x02000000 */
#define RCC_CSR_OBLRSTF                 RCC_CSR_OBLRSTF_Msk                                        /*!<option byte launch reset flag*/
#define RCC_CSR_PINRSTF_Pos             (26U)                                                      /* RO */
#define RCC_CSR_PINRSTF_Msk             (0x1UL << RCC_CSR_PINRSTF_Pos)                             /*!< 0x04000000 */
#define RCC_CSR_PINRSTF                 RCC_CSR_PINRSTF_Msk                                        /*!<pin reset flag*/
#define RCC_CSR_BORRSTF_Pos             (27U)                                                      /* RO */
#define RCC_CSR_BORRSTF_Msk             (0x1UL << RCC_CSR_BORRSTF_Pos)                             /*!< 0x08000000 */
#define RCC_CSR_BORRSTF                 RCC_CSR_BORRSTF_Msk                                        /*!<brownout reset flag*/
#define RCC_CSR_SFTRSTF_Pos             (28U)                                                      /* RO */
#define RCC_CSR_SFTRSTF_Msk             (0x1UL << RCC_CSR_SFTRSTF_Pos)                             /*!< 0x10000000 */
#define RCC_CSR_SFTRSTF                 RCC_CSR_SFTRSTF_Msk                                        /*!<software reset flag*/
#define RCC_CSR_IWDGRSTF_Pos            (29U)                                                      /* RO */
#define RCC_CSR_IWDGRSTF_Msk            (0x1UL << RCC_CSR_IWDGRSTF_Pos)                            /*!< 0x20000000 */
#define RCC_CSR_IWDGRSTF                RCC_CSR_IWDGRSTF_Msk                                       /*!<iwwdg reset flag*/
#define RCC_CSR_WWDGRSTF_Pos            (30U)                                                      /* RO */
#define RCC_CSR_WWDGRSTF_Msk            (0x1UL << RCC_CSR_WWDGRSTF_Pos)                            /*!< 0x40000000 */
#define RCC_CSR_WWDGRSTF                RCC_CSR_WWDGRSTF_Msk                                       /*!<wwdg reset flag*/
#define RCC_CSR_LPWRRSTF_Pos            (31U)                                                      /* RO */
#define RCC_CSR_LPWRRSTF_Msk            (0x1UL << RCC_CSR_LPWRRSTF_Pos)                            /*!< 0x80000000 */
#define RCC_CSR_LPWRRSTF                RCC_CSR_LPWRRSTF_Msk                                       /*!<low power reset flag*/
/*******************  Bit definition for RCC_RAMCTL register  *********************/
#define RCC_RAMCTL_UFSRAMSEL_Pos        (0U)                                                       /* RW */
#define RCC_RAMCTL_UFSRAMSEL_Msk        (0x1UL << RCC_RAMCTL_UFSRAMSEL_Pos)                        /*!< 0x00000001 */
#define RCC_RAMCTL_UFSRAMSEL            RCC_RAMCTL_UFSRAMSEL_Msk                                   /*!<usb otg fs ram bus control*/
#define RCC_RAMCTL_UHSRAMSEL_Pos        (1U)                                                       /* RW */
#define RCC_RAMCTL_UHSRAMSEL_Msk        (0x1UL << RCC_RAMCTL_UHSRAMSEL_Pos)                        /*!< 0x00000002 */
#define RCC_RAMCTL_UHSRAMSEL            RCC_RAMCTL_UHSRAMSEL_Msk                                   /*!<usb otg hs ram bus control*/
#define RCC_RAMCTL_CANRAMSEL_Pos        (2U)                                                       /* RW */
#define RCC_RAMCTL_CANRAMSEL_Msk        (0x1UL << RCC_RAMCTL_CANRAMSEL_Pos)                        /*!< 0x00000004 */
#define RCC_RAMCTL_CANRAMSEL            RCC_RAMCTL_CANRAMSEL_Msk                                   /*!<can1~4 ram bus control*/
#define RCC_RAMCTL_ETHRAMSEL_Pos        (3U)                                                       /* RW */
#define RCC_RAMCTL_ETHRAMSEL_Msk        (0x1UL << RCC_RAMCTL_ETHRAMSEL_Pos)                        /*!< 0x00000008 */
#define RCC_RAMCTL_ETHRAMSEL            RCC_RAMCTL_ETHRAMSEL_Msk                                   /*!<ethmac ram bus control*/
#define RCC_RAMCTL_ICHRAMSEL_Pos        (4U)                                                       /* RW */
#define RCC_RAMCTL_ICHRAMSEL_Msk        (0x1UL << RCC_RAMCTL_ICHRAMSEL_Pos)                        /*!< 0x00000010 */
#define RCC_RAMCTL_ICHRAMSEL            RCC_RAMCTL_ICHRAMSEL_Msk                                   /*!<icahce ram bus control*/
#define RCC_RAMCTL_DCHRAMSEL_Pos        (5U)                                                       /* RW */
#define RCC_RAMCTL_DCHRAMSEL_Msk        (0x1UL << RCC_RAMCTL_DCHRAMSEL_Pos)                        /*!< 0x00000020 */
#define RCC_RAMCTL_DCHRAMSEL            RCC_RAMCTL_DCHRAMSEL_Msk                                   /*!<dcahce ram bus control*/


/******************************************************************************/
/*                                                                            */
/*                      Clock Recovery System (CRS)                           */
/*                                                                            */
/******************************************************************************/
/*******************  Bit definition for CRS_CR register  *******************/
#define CRS_CR_SYNCOKIE_Pos             (0U)                                                       /* RW */
#define CRS_CR_SYNCOKIE_Msk             (0x1UL << CRS_CR_SYNCOKIE_Pos)                             /*!< 0x00000001 */
#define CRS_CR_SYNCOKIE                 CRS_CR_SYNCOKIE_Msk                                        /*!<SYNC OK interrupt enable*/
#define CRS_CR_SYNCWARNIE_Pos           (1U)                                                       /* RW */
#define CRS_CR_SYNCWARNIE_Msk           (0x1UL << CRS_CR_SYNCWARNIE_Pos)                           /*!< 0x00000002 */
#define CRS_CR_SYNCWARNIE               CRS_CR_SYNCWARNIE_Msk                                      /*!<SYNC warn interrupt enable*/
#define CRS_CR_ERRIE_Pos                (2U)                                                       /* RW */
#define CRS_CR_ERRIE_Msk                (0x1UL << CRS_CR_ERRIE_Pos)                                /*!< 0x00000004 */
#define CRS_CR_ERRIE                    CRS_CR_ERRIE_Msk                                           /*!<error interrupt enable*/
#define CRS_CR_ESYNCIE_Pos              (3U)                                                       /* RW */
#define CRS_CR_ESYNCIE_Msk              (0x1UL << CRS_CR_ESYNCIE_Pos)                              /*!< 0x00000008 */
#define CRS_CR_ESYNCIE                  CRS_CR_ESYNCIE_Msk                                         /*!<ESYNC interrupt enable*/
#define CRS_CR_CEN_Pos                  (5U)                                                       /* RW */
#define CRS_CR_CEN_Msk                  (0x1UL << CRS_CR_CEN_Pos)                                  /*!< 0x00000020 */
#define CRS_CR_CEN                      CRS_CR_CEN_Msk                                             /*!<counter enable*/
#define CRS_CR_AUTOTRIMEN_Pos           (6U)                                                       /* RW */
#define CRS_CR_AUTOTRIMEN_Msk           (0x1UL << CRS_CR_AUTOTRIMEN_Pos)                           /*!< 0x00000040 */
#define CRS_CR_AUTOTRIMEN               CRS_CR_AUTOTRIMEN_Msk                                      /*!<auto trim enable*/
#define CRS_CR_SWSYNC_Pos               (7U)                                                       /* RW */
#define CRS_CR_SWSYNC_Msk               (0x1UL << CRS_CR_SWSYNC_Pos)                               /*!< 0x00000080 */
#define CRS_CR_SWSYNC                   CRS_CR_SWSYNC_Msk                                          /*!<generate a SYNC even by software*/
#define CRS_CR_TRIM_Pos                 (8U)                                                       /* RW */
#define CRS_CR_TRIM_Msk                 (0x3FUL << CRS_CR_TRIM_Pos)                                /*!< 0x00003f00 */
#define CRS_CR_TRIM                     CRS_CR_TRIM_Msk                                            /*!<trim value*/
/*******************  Bit definition for CRS_CFGR register  *******************/
#define CRS_CFGR_RELOAD_Pos               (0U)                                                     /* RW */
#define CRS_CFGR_RELOAD_Msk               (0xFFFFUL << CRS_CFGR_RELOAD_Pos)                        /*!< 0x0000ffff */
#define CRS_CFGR_RELOAD                   CRS_CFGR_RELOAD_Msk                                      /*!<counter reload value*/
#define CRS_CFGR_FELIM_Pos                (16U)                                                    /* RW */
#define CRS_CFGR_FELIM_Msk                (0xFFUL << CRS_CFGR_FELIM_Pos)                           /*!< 0x000000ff */
#define CRS_CFGR_FELIM                    CRS_CFGR_FELIM_Msk                                       /*!<frequency error limit value*/
#define CRS_CFGR_SYNCDIV_Pos              (24U)                                                    /* RW */
#define CRS_CFGR_SYNCDIV_0_Msk            (0x1UL << CRS_CFGR_SYNCDIV_Pos)                          /*!< 0x01000000 */
#define CRS_CFGR_SYNCDIV_0                CRS_CFGR_SYNCDIV_0_Msk
#define CRS_CFGR_SYNCDIV_1_Msk            (0x2UL << CRS_CFGR_SYNCDIV_Pos)                          /*!< 0x02000000 */
#define CRS_CFGR_SYNCDIV_1                CRS_CFGR_SYNCDIV_1_Msk
#define CRS_CFGR_SYNCDIV_2_Msk            (0x4UL << CRS_CFGR_SYNCDIV_Pos)                          /*!< 0x03000000 */
#define CRS_CFGR_SYNCDIV_2                CRS_CFGR_SYNCDIV_2_Msk
#define CRS_CFGR_SYNCDIV_Msk              (0x7UL << CRS_CFGR_SYNCDIV_Pos)                          /*!< 0x07000000 */
#define CRS_CFGR_SYNCDIV                  CRS_CFGR_SYNCDIV_Msk                                     /*!<SYNC divide factor*/
#define CRS_CFGR_SYNCSRC_Pos              (28U)                                                    /* RW */
#define CRS_CFGR_SYNCSRC_0_Msk            (0x1UL << CRS_CFGR_SYNCSRC_Pos)                          /*!< 0x10000000 */
#define CRS_CFGR_SYNCSRC_0                CRS_CFGR_SYNCSRC_0_Msk
#define CRS_CFGR_SYNCSRC_1_Msk            (0x2UL << CRS_CFGR_SYNCSRC_Pos)                          /*!< 0x20000000 */
#define CRS_CFGR_SYNCSRC_1                CRS_CFGR_SYNCSRC_1_Msk
#define CRS_CFGR_SYNCSRC_Msk              (0x3UL << CRS_CFGR_SYNCSRC_Pos)                          /*!< 0x30000000 */
#define CRS_CFGR_SYNCSRC                  CRS_CFGR_SYNCSRC_Msk                                     /*!<SYNC singal source*/
#define CRS_CFGR_SYNCPOL_Pos              (31U)                                                    /* RW */
#define CRS_CFGR_SYNCPOL_Msk              (0x1UL << CRS_CFGR_SYNCPOL_Pos)                          /*!< 0x80000000 */
#define CRS_CFGR_SYNCPOL                  CRS_CFGR_SYNCPOL_Msk                                     /*!<SYNC polarity select*/
/*******************  Bit definition for CRS_ISR register  *******************/
#define CRS_ISR_SYNCOKF_Pos               (0U)                                                     /* RO */
#define CRS_ISR_SYNCOKF_Msk               (0x1UL << CRS_ISR_SYNCOKF_Pos)                           /*!< 0x00000001 */
#define CRS_ISR_SYNCOKF                   CRS_ISR_SYNCOKF_Msk                                      /*!<SYNC OK flag*/
#define CRS_ISR_SYNCWARNF_Pos             (1U)                                                     /* RO */
#define CRS_ISR_SYNCWARNF_Msk             (0x1UL << CRS_ISR_SYNCWARNF_Pos)                         /*!< 0x00000002 */
#define CRS_ISR_SYNCWARNF                 CRS_ISR_SYNCWARNF_Msk                                    /*!<SYNC warn flag*/
#define CRS_ISR_ERRF_Pos                  (2U)                                                     /* RO */
#define CRS_ISR_ERRF_Msk                  (0x1UL << CRS_ISR_ERRF_Pos)                              /*!< 0x00000004 */
#define CRS_ISR_ERRF                      CRS_ISR_ERRF_Msk                                         /*!<error flag*/
#define CRS_ISR_ESYNCF_Pos                (3U)                                                     /* RO */
#define CRS_ISR_ESYNCF_Msk                (0x1UL << CRS_ISR_ESYNCF_Pos)                            /*!< 0x00000008 */
#define CRS_ISR_ESYNCF                    CRS_ISR_ESYNCF_Msk                                       /*!<ESYNC flag*/
#define CRS_ISR_SYNCERR_Pos               (8U)                                                     /* RO */
#define CRS_ISR_SYNCERR_Msk               (0x1UL << CRS_ISR_SYNCERR_Pos)                           /*!< 0x00000100 */
#define CRS_ISR_SYNCERR                   CRS_ISR_SYNCERR_Msk                                      /*!<SYNC error*/
#define CRS_ISR_SYNCMISS_Pos              (9U)                                                     /* RO */
#define CRS_ISR_SYNCMISS_Msk              (0x1UL << CRS_ISR_SYNCMISS_Pos)                          /*!< 0x00000200 */
#define CRS_ISR_SYNCMISS                  CRS_ISR_SYNCMISS_Msk                                     /*!<SYNC miss*/
#define CRS_ISR_TRIMOVF_Pos               (10U)                                                    /* RO */
#define CRS_ISR_TRIMOVF_Msk               (0x1UL << CRS_ISR_TRIMOVF_Pos)                           /*!< 0x00000400 */
#define CRS_ISR_TRIMOVF                   CRS_ISR_TRIMOVF_Msk                                      /*!<trim over or fall*/
#define CRS_ISR_FEDIR_Pos                 (15U)                                                    /* RO */
#define CRS_ISR_FEDIR_Msk                 (0x1UL << CRS_ISR_FEDIR_Pos)                             /*!< 0x00008000 */
#define CRS_ISR_FEDIR                     CRS_ISR_FEDIR_Msk                                        /*!<frequency error direction*/
#define CRS_ISR_FECAP_Pos                 (16U)                                                    /* RO */
#define CRS_ISR_FECAP_Msk                 (0xFFFFUL << CRS_ISR_FEDIR_Pos)                          /*!< 0xffff0000 */
#define CRS_ISR_FECAP                     CRS_ISR_FEDIR_Msk                                        /*!<frequency error capture value*/
/*******************  Bit definition for CRS_ICR register  *******************/
#define CRS_ICR_SYNCOKC_Pos               (0U)                                                     /* RW */
#define CRS_ICR_SYNCOKC_Msk               (0x1UL << CRS_ICR_SYNCOKC_Pos)                           /*!< 0x00000001 */
#define CRS_ICR_SYNCOKC                   CRS_ICR_SYNCOKC_Msk                                      /*!<clear SYNC OK flag*/
#define CRS_ICR_SYNCWARNC_Pos             (1U)                                                     /* RW */
#define CRS_ICR_SYNCWARNC_Msk             (0x1UL << CRS_ICR_SYNCWARNC_Pos)                         /*!< 0x00000002 */
#define CRS_ICR_SYNCWARNC                 CRS_ICR_SYNCWARNC_Msk                                    /*!<clear SYNC warn flag*/
#define CRS_ICR_ERRC_Pos                  (2U)                                                     /* RW */
#define CRS_ICR_ERRC_Msk                  (0x1UL << CRS_ICR_ERRC_Pos)                              /*!< 0x00000004 */
#define CRS_ICR_ERRC                      CRS_ICR_ERRC_Msk                                         /*!<clear error flag*/
#define CRS_ICR_ESYNCC_Pos                (3U)                                                     /* RW */
#define CRS_ICR_ESYNCC_Msk                (0x1UL << CRS_ICR_ESYNCC_Pos)                            /*!< 0x00000008 */
#define CRS_ICR_ESYNCC                    CRS_ICR_ESYNCC_Msk                                       /*!<clear ESYNC flag*/
/******************************************************************************/
/*                                                                            */
/*                  System Configuration controller(SYSCFG)                   */
/*                                                                            */
/******************************************************************************/
/*******************  Bit definition for SYSCFG_MEMRMP register  *******************/
#define SYSCFG_MEMRMP_MEM_MODE_Pos             (0U)                                                       /* RW */
#define SYSCFG_MEMRMP_MEM_MODE_Msk             (0x7UL << SYSCFG_MEMRMP_MEM_MODE_Pos)                      /*!< 0x00000007 */
#define SYSCFG_MEMRMP_MEM_MODE                 SYSCFG_MEMRMP_MEM_MODE_Msk                                 /*!<Memory mapping selection*/
#define SYSCFG_MEMRMP_MEM_MODE_FLASH_Msk       (0x0UL << SYSCFG_MEMRMP_MEM_MODE_Pos)                      /*!< 0x00000000 */
#define SYSCFG_MEMRMP_MEM_MODE_FLASH           SYSCFG_MEMRMP_MEM_MODE_FLASH_Msk                           /*!<Memory mapping selection main flash*/
#define SYSCFG_MEMRMP_MEM_MODE_SYS_Msk         (0x1UL << SYSCFG_MEMRMP_MEM_MODE_Pos)                      /*!< 0x00000001 */
#define SYSCFG_MEMRMP_MEM_MODE_SYS             SYSCFG_MEMRMP_MEM_MODE_SYS_Msk                             /*!<Memory mapping selection system flash*/
#define SYSCFG_MEMRMP_MEM_MODE_FMC1_Msk        (0x2UL << SYSCFG_MEMRMP_MEM_MODE_Pos)                      /*!< 0x00000002 */
#define SYSCFG_MEMRMP_MEM_MODE_FMC1            SYSCFG_MEMRMP_MEM_MODE_FMC1_Msk                            /*!<Memory mapping selection FMC bank1(NOR/PSRAM1 and 2)*/
#define SYSCFG_MEMRMP_MEM_MODE_SRAM_Msk        (0x3UL << SYSCFG_MEMRMP_MEM_MODE_Pos)                      /*!< 0x00000003 */
#define SYSCFG_MEMRMP_MEM_MODE_SRAM            SYSCFG_MEMRMP_MEM_MODE_SRAM_Msk                            /*!<Memory mapping selection sram1*/
#define SYSCFG_MEMRMP_MEM_MODE_FMC2_Msk        (0x4UL << SYSCFG_MEMRMP_MEM_MODE_Pos)                      /*!< 0x00000004 */
#define SYSCFG_MEMRMP_MEM_MODE_FMC2            SYSCFG_MEMRMP_MEM_MODE_FMC2_Msk                            /*!<Memory mapping selection FMC/SDRAM Bank 1*/
#define SYSCFG_MEMRMP_MEM_MODE_QSPI_Msk        (0x5UL << SYSCFG_MEMRMP_MEM_MODE_Pos)                      /*!< 0x00000005 */
#define SYSCFG_MEMRMP_MEM_MODE_QSPI            SYSCFG_MEMRMP_MEM_MODE_QSPI_Msk                            /*!<Memory mapping selection QSPI*/
#define SYSCFG_MEMRMP_SWP_FMC_Pos              (10U)                                                      /* RW */
#define SYSCFG_MEMRMP_SWP_FMC_Msk              (0x3UL << SYSCFG_MEMRMP_SWP_FMC_Pos)                       /*!< 0x00000C00 */
#define SYSCFG_MEMRMP_SWP_FMC                  SYSCFG_MEMRMP_SWP_FMC_Msk                                  /*!<FMC memory mapping swap*/
#define SYSCFG_MEMRMP_SWP_FMC_NO_Msk           (0x0UL << SYSCFG_MEMRMP_SWP_FMC_Pos)                       /*!< 0x00000000 */
#define SYSCFG_MEMRMP_SWP_FMC_NO               SYSCFG_MEMRMP_SWP_FMC_NO_Msk                               /*!< No FMC memory mapping swap*/
#define SYSCFG_MEMRMP_SWP_FMC_MAP_Msk          (0x1UL << SYSCFG_MEMRMP_SWP_FMC_Pos)                       /*!< 0x00000400 */
#define SYSCFG_MEMRMP_SWP_FMC_MAP              SYSCFG_MEMRMP_SWP_FMC_MAP_Msk                              /*!<SDRAM bank1/2 and NAND bank1/2 mapping are swap*/
/*******************  Bit definition for SYSCFG_PMC register  *******************/
#define SYSCFG_PMC_BOOSTEN_Pos                 (8U)                                                      /* RW */
#define SYSCFG_PMC_BOOSTEN_Msk                 (0x1UL << SYSCFG_PMC_BOOSTEN_Pos)                         /*!< 0x00000100 */
#define SYSCFG_PMC_BOOSTEN                     SYSCFG_PMC_BOOSTEN_Msk                                    /*!<I/O analog switch voltage booster enable*/
#define SYSCFG_PMC_I2C_PB6_FMP_Pos             (16U)                                                      /* RW */
#define SYSCFG_PMC_I2C_PB6_FMP_Msk             (0x1UL << SYSCFG_PMC_I2C_PB6_FMP_Pos)                      /*!< 0x00010000 */
#define SYSCFG_PMC_I2C_PB6_FMP                 SYSCFG_PMC_I2C_PB6_FMP_Msk                                 /*!<I2C1 fast-mode plus driving capability activation on PB6*/
#define SYSCFG_PMC_I2C_PB7_FMP_Pos             (17U)                                                      /* RW */
#define SYSCFG_PMC_I2C_PB7_FMP_Msk             (0x1UL << SYSCFG_PMC_I2C_PB7_FMP_Pos)                      /*!< 0x00020000 */
#define SYSCFG_PMC_I2C_PB7_FMP                 SYSCFG_PMC_I2C_PB7_FMP_Msk                                 /*!<I2C1 fast-mode plus driving capability activation on PB7*/
#define SYSCFG_PMC_I2C_PB8_FMP_Pos             (18U)                                                      /* RW */
#define SYSCFG_PMC_I2C_PB8_FMP_Msk             (0x1UL << SYSCFG_PMC_I2C_PB8_FMP_Pos)                      /*!< 0x00040000 */
#define SYSCFG_PMC_I2C_PB8_FMP                 SYSCFG_PMC_I2C_PB8_FMP_Msk                                 /*!<I2C1 fast-mode plus driving capability activation on PB8*/
#define SYSCFG_PMC_I2C_PB9_FMP_Pos             (19U)                                                      /* RW */
#define SYSCFG_PMC_I2C_PB9_FMP_Msk             (0x1UL << SYSCFG_PMC_I2C_PB9_FMP_Pos)                      /*!< 0x00080000 */
#define SYSCFG_PMC_I2C_PB9_FMP                 SYSCFG_PMC_I2C_PB9_FMP_Msk                                 /*!<I2C1 fast-mode plus driving capability activation on PB9*/
#define SYSCFG_PMC_I2C1_FMP_Pos                (20U)                                                      /* RW */
#define SYSCFG_PMC_I2C1_FMP_Msk                (0x1UL << SYSCFG_PMC_I2C1_FMP_Pos)                         /*!< 0x00100000 */
#define SYSCFG_PMC_I2C1_FMP                    SYSCFG_PMC_I2C1_FMP_Msk                                    /*!<I2C1 fast-mode plus driving capability activation */
#define SYSCFG_PMC_I2C2_FMP_Pos                (21U)                                                      /* RW */
#define SYSCFG_PMC_I2C2_FMP_Msk                (0x1UL << SYSCFG_PMC_I2C2_FMP_Pos)                         /*!< 0x00200000 */
#define SYSCFG_PMC_I2C2_FMP                    SYSCFG_PMC_I2C2_FMP_Msk                                    /*!<I2C2 fast-mode plus driving capability activation */
#define SYSCFG_PMC_I2C3_FMP_Pos                (22U)                                                      /* RW */
#define SYSCFG_PMC_I2C3_FMP_Msk                (0x1UL << SYSCFG_PMC_I2C3_FMP_Pos)                         /*!< 0x00400000 */
#define SYSCFG_PMC_I2C3_FMP                    SYSCFG_PMC_I2C3_FMP_Msk                                    /*!<I2C3 fast-mode plus driving capability activation */
#define SYSCFG_PMC_MII_RMII_SEL_Pos            (23U)                                                      /* RW */
#define SYSCFG_PMC_MII_RMII_SEL_Msk            (0x1UL << SYSCFG_PMC_MII_RMII_SEL_Pos)                     /*!< 0x00800000 */
#define SYSCFG_PMC_MII_RMII_SEL                SYSCFG_PMC_MII_RMII_SEL_Msk                                /*!<Ethernet PHY interface selection */
/*******************  Bit definition for SYSCFG_EXTICR register  *******************/
/******************* SYSCFG_EXTICR1-4 use the same register bits *******************/
#define SYSCFG_EXTICR_EXTI0_Pos                (0U)                                                       /* RW */
#define SYSCFG_EXTICR_EXTI0_Msk                (0xFUL << SYSCFG_EXTICR_EXTI0_Pos)                         /*!< 0x0000000f */
#define SYSCFG_EXTICR_EXTI0                    SYSCFG_EXTICR_EXTI0_Msk                                    /*!<exti0 4 8 12 configuration*/
#define SYSCFG_EXTICR_EXTI0_PA_Msk             (0x0UL << SYSCFG_EXTICR_EXTI0_Pos)                         /*!< 0x00000000 */
#define SYSCFG_EXTICR_EXTI0_PA                 SYSCFG_EXTICR_EXTI0_PA_Msk                                 /*!<exti PA0 4 8 12 configuration*/
#define SYSCFG_EXTICR_EXTI0_PB_Msk             (0x1UL << SYSCFG_EXTICR_EXTI0_Pos)                         /*!< 0x00000001 */
#define SYSCFG_EXTICR_EXTI0_PB                 SYSCFG_EXTICR_EXTI0_PB_Msk                                 /*!<exti PB0 4 8 12 configuration*/
#define SYSCFG_EXTICR_EXTI0_PC_Msk             (0x2UL << SYSCFG_EXTICR_EXTI0_Pos)                         /*!< 0x00000002 */
#define SYSCFG_EXTICR_EXTI0_PC                 SYSCFG_EXTICR_EXTI0_PC_Msk                                 /*!<exti PC0 4 8 12 configuration*/
#define SYSCFG_EXTICR_EXTI0_PD_Msk             (0x3UL << SYSCFG_EXTICR_EXTI0_Pos)                         /*!< 0x00000003 */
#define SYSCFG_EXTICR_EXTI0_PD                 SYSCFG_EXTICR_EXTI0_PD_Msk                                 /*!<exti PD0 4 8 12 configuration*/
#define SYSCFG_EXTICR_EXTI0_PE_Msk             (0x4UL << SYSCFG_EXTICR_EXTI0_Pos)                         /*!< 0x00000004 */
#define SYSCFG_EXTICR_EXTI0_PE                 SYSCFG_EXTICR_EXTI0_PE_Msk                                 /*!<exti PE0 4 8 12 configuration*/
#define SYSCFG_EXTICR_EXTI0_PH_Msk             (0x7UL << SYSCFG_EXTICR_EXTI0_Pos)                         /*!< 0x00000007 */
#define SYSCFG_EXTICR_EXTI0_PH                 SYSCFG_EXTICR_EXTI0_PH_Msk                                 /*!<exti PH0 4 8 12 configuration*/
#define SYSCFG_EXTICR_EXTI1_Pos                (4U)                                                       /* RW */
#define SYSCFG_EXTICR_EXTI1_Msk                (0xFUL << SYSCFG_EXTICR_EXTI1_Pos)                         /*!< 0x000000f0 */
#define SYSCFG_EXTICR_EXTI1                    SYSCFG_EXTICR_EXTI1_Msk                                    /*!<exti1 5 9 13 configuration*/
#define SYSCFG_EXTICR_EXTI1_PA_Msk             (0x0UL << SYSCFG_EXTICR_EXTI1_Pos)                         /*!< 0x00000000 */
#define SYSCFG_EXTICR_EXTI1_PA                 SYSCFG_EXTICR_EXTI1_PA_Msk                                 /*!<exti PA1 5 9 13 configuration*/
#define SYSCFG_EXTICR_EXTI1_PB_Msk             (0x1UL << SYSCFG_EXTICR_EXTI1_Pos)                         /*!< 0x00000010 */
#define SYSCFG_EXTICR_EXTI1_PB                 SYSCFG_EXTICR_EXTI1_PB_Msk                                 /*!<exti PB1 5 9 13 configuration*/
#define SYSCFG_EXTICR_EXTI1_PC_Msk             (0x2UL << SYSCFG_EXTICR_EXTI1_Pos)                         /*!< 0x00000020 */
#define SYSCFG_EXTICR_EXTI1_PC                 SYSCFG_EXTICR_EXTI1_PC_Msk                                 /*!<exti PC1 5 9 13 configuration*/
#define SYSCFG_EXTICR_EXTI1_PD_Msk             (0x3UL << SYSCFG_EXTICR_EXTI1_Pos)                         /*!< 0x00000030 */
#define SYSCFG_EXTICR_EXTI1_PD                 SYSCFG_EXTICR_EXTI1_PD_Msk                                 /*!<exti PD1 5 9 13 configuration*/
#define SYSCFG_EXTICR_EXTI1_PE_Msk             (0x4UL << SYSCFG_EXTICR_EXTI1_Pos)                         /*!< 0x00000040 */
#define SYSCFG_EXTICR_EXTI1_PE                 SYSCFG_EXTICR_EXTI1_PE_Msk                                 /*!<exti PE1 5 9 13 configuration*/
#define SYSCFG_EXTICR_EXTI1_PH_Msk             (0x7UL << SYSCFG_EXTICR_EXTI1_Pos)                         /*!< 0x00000070 */
#define SYSCFG_EXTICR_EXTI1_PH                 SYSCFG_EXTICR_EXTI1_PH_Msk                                 /*!<exti PH1 5 9 13 configuration*/
#define SYSCFG_EXTICR_EXTI2_Pos                (8U)                                                       /* RW */
#define SYSCFG_EXTICR_EXTI2_Msk                (0xFUL << SYSCFG_EXTICR_EXTI2_Pos)                         /*!< 0x00000f00 */
#define SYSCFG_EXTICR_EXTI2                    SYSCFG_EXTICR_EXTI2_Msk                                    /*!<exti2 6 10 14 configuration*/
#define SYSCFG_EXTICR_EXTI2_PA_Msk             (0x0UL << SYSCFG_EXTICR_EXTI2_Pos)                         /*!< 0x00000000 */
#define SYSCFG_EXTICR_EXTI2_PA                 SYSCFG_EXTICR_EXTI2_PA_Msk                                 /*!<exti PA2 6 10 14 configuration*/
#define SYSCFG_EXTICR_EXTI2_PB_Msk             (0x1UL << SYSCFG_EXTICR_EXTI2_Pos)                         /*!< 0x00000100 */
#define SYSCFG_EXTICR_EXTI2_PB                 SYSCFG_EXTICR_EXTI2_PB_Msk                                 /*!<exti PB2 6 10 14 configuration*/
#define SYSCFG_EXTICR_EXTI2_PC_Msk             (0x2UL << SYSCFG_EXTICR_EXTI2_Pos)                         /*!< 0x00000200 */
#define SYSCFG_EXTICR_EXTI2_PC                 SYSCFG_EXTICR_EXTI2_PC_Msk                                 /*!<exti PC2 6 10 14 configuration*/
#define SYSCFG_EXTICR_EXTI2_PD_Msk             (0x3UL << SYSCFG_EXTICR_EXTI2_Pos)                         /*!< 0x00000300 */
#define SYSCFG_EXTICR_EXTI2_PD                 SYSCFG_EXTICR_EXTI2_PD_Msk                                 /*!<exti PD2 6 10 14 configuration*/
#define SYSCFG_EXTICR_EXTI2_PE_Msk             (0x4UL << SYSCFG_EXTICR_EXTI2_Pos)                         /*!< 0x00000400 */
#define SYSCFG_EXTICR_EXTI2_PE                 SYSCFG_EXTICR_EXTI2_PE_Msk                                 /*!<exti PE2 6 10 14 configuration*/
#define SYSCFG_EXTICR_EXTI2_PH_Msk             (0x7UL << SYSCFG_EXTICR_EXTI2_Pos)                         /*!< 0x00000700 */
#define SYSCFG_EXTICR_EXTI2_PH                 SYSCFG_EXTICR_EXTI2_PH_Msk                                 /*!<exti PH2 6 10 14 configuration*/
#define SYSCFG_EXTICR_EXTI3_Pos                (12U)                                                       /* RW */
#define SYSCFG_EXTICR_EXTI3_Msk                (0xFUL << SYSCFG_EXTICR_EXTI3_Pos)                         /*!< 0x0000f000 */
#define SYSCFG_EXTICR_EXTI3                    SYSCFG_EXTICR_EXTI3_Msk                                    /*!<exti3 7 11 15 configuration*/
#define SYSCFG_EXTICR_EXTI3_PA_Msk             (0x0UL << SYSCFG_EXTICR_EXTI3_Pos)                         /*!< 0x00000000 */
#define SYSCFG_EXTICR_EXTI3_PA                 SYSCFG_EXTICR_EXTI3_PA_Msk                                 /*!<exti PA3 7 11 15 configuration*/
#define SYSCFG_EXTICR_EXTI3_PB_Msk             (0x1UL << SYSCFG_EXTICR_EXTI3_Pos)                         /*!< 0x00001000 */
#define SYSCFG_EXTICR_EXTI3_PB                 SYSCFG_EXTICR_EXTI3_PB_Msk                                 /*!<exti PB3 7 11 15 configuration*/
#define SYSCFG_EXTICR_EXTI3_PC_Msk             (0x2UL << SYSCFG_EXTICR_EXTI3_Pos)                         /*!< 0x00002000 */
#define SYSCFG_EXTICR_EXTI3_PC                 SYSCFG_EXTICR_EXTI3_PC_Msk                                 /*!<exti PC3 7 11 15 configuration*/
#define SYSCFG_EXTICR_EXTI3_PD_Msk             (0x3UL << SYSCFG_EXTICR_EXTI3_Pos)                         /*!< 0x00003000 */
#define SYSCFG_EXTICR_EXTI3_PD                 SYSCFG_EXTICR_EXTI3_PD_Msk                                 /*!<exti PD3 7 11 15 configuration*/
#define SYSCFG_EXTICR_EXTI3_PE_Msk             (0x4UL << SYSCFG_EXTICR_EXTI3_Pos)                         /*!< 0x00004000 */
#define SYSCFG_EXTICR_EXTI3_PE                 SYSCFG_EXTICR_EXTI3_PE_Msk                                 /*!<exti PE3 7 11 15 configuration*/
#define SYSCFG_EXTICR_EXTI3_PH_Msk             (0x7UL << SYSCFG_EXTICR_EXTI3_Pos)                         /*!< 0x00007000 */
#define SYSCFG_EXTICR_EXTI3_PH                 SYSCFG_EXTICR_EXTI3_PH_Msk                                 /*!<exti PH3 7 11 15 configuration*/
/*******************  Bit definition for SYSCFG_CMPCR register  *******************/
#define SYSCFG_CFGR_LOCKUP_LOCK_Pos             (0U)                                                      /* RW */
#define SYSCFG_CFGR_LOCKUP_LOCK_Msk             (0x1UL << SYSCFG_CFGR_LOCKUP_LOCK_Pos)                    /*!< 0x00000001 */
#define SYSCFG_CFGR_LOCKUP_LOCK                 SYSCFG_CFGR_LOCKUP_LOCK_Msk                               /*!<Cortex-M4 LOCKUP bit enable bit*/
#define SYSCFG_CFGR_PVD_LOCK_Pos                (2U)                                                      /* RW */
#define SYSCFG_CFGR_PVD_LOCK_Msk                (0x1UL << SYSCFG_CFGR_PVD_LOCK_Pos)                       /*!< 0x00000004 */
#define SYSCFG_CFGR_PVD_LOCK                    SYSCFG_CFGR_PVD_LOCK_Msk                                  /*!<PVD lock enable*/
/******************************************************************************/
/*                                                                            */
/*                     Power Manage Unit (PMU)                                */
/*                                                                            */
/******************************************************************************/
/*******************  Bit definition for pwr_cr register  ********************/
#define PWR_CR_LPDS_Pos                  (0U)                                                     /* RW */
#define PWR_CR_LPDS_Msk                  (0x1UL << PWR_CR_LPDS_Pos)                               /*!< 0x00000001 */
#define PWR_CR_LPDS                      PWR_CR_LPDS_Msk                                          /*!<open LPR in lpmode*/

#define PWR_CR_PDROFF_Pos                (1U)                                                     /* RW */
#define PWR_CR_PDROFF_Msk                (0x1UL << PWR_CR_PDROFF_Pos)                             /*!< 0x00000002 */
#define PWR_CR_PDROFF                    PWR_CR_PDROFF_Msk                                        /*!<shut down por in standby mode*/

#define PWR_CR_PDDS_Pos                  (2U)                                                     /* RW */
#define PWR_CR_PDDS_Msk                  (0x1UL << PWR_CR_PDDS_Pos)                               /*!< 0x00000004 */
#define PWR_CR_PDDS                      PWR_CR_PDDS_Msk                                          /*!<deepsleep mode enter standby*/

#define PWR_CR_CWUF_Pos                  (3U)                                                     /* RW */
#define PWR_CR_CWUF_Msk                  (0x1UL << PWR_CR_CWUF_Pos)                               /*!< 0x00000008 */
#define PWR_CR_CWUF                      PWR_CR_CWUF_Msk                                          /*!<clear wkup flag wuf*/

#define PWR_CR_CSBF_Pos                  (4U)                                                     /* RW */
#define PWR_CR_CSBF_Msk                  (0x1UL << PWR_CR_CSBF_Pos)                               /*!< 0x00000010 */
#define PWR_CR_CSBF                      PWR_CR_CSBF_Msk                                          /*!<clear standby flag sbf*/

#define PWR_CR_PVDE_Pos                  (5U)                                                     /* RW */
#define PWR_CR_PVDE_Msk                  (0x1UL << PWR_CR_PVDE_Pos)                               /*!< 0x00000020 */
#define PWR_CR_PVDE                      PWR_CR_PVDE_Msk                                          /*!<enable PVD*/

#define PWR_CR_PLSF_Pos                  (6U)                                                     /* RW */
#define PWR_CR_PLSF_0_Msk                (0x0UL << PWR_CR_PLSF_Pos)                               /*!< 0x00000000 */
#define PWR_CR_PLSF_0                    PWR_CR_PLSF_0_Msk                                        /*!<set pvd fall vth 2.04V*/
#define PWR_CR_PLSF_1_Msk                (0x1UL << PWR_CR_PLSF_Pos)                               /*!< 0x00000040 */
#define PWR_CR_PLSF_1                    PWR_CR_PLSF_1_Msk                                        /*!<set pvd fall vth 2.19V*/
#define PWR_CR_PLSF_2_Msk                (0x2UL << PWR_CR_PLSF_Pos)                               /*!< 0x00000080 */
#define PWR_CR_PLSF_2                    PWR_CR_PLSF_2_Msk                                        /*!<set pvd fall vth 2.35V*/
#define PWR_CR_PLSF_3_Msk                (0x3UL << PWR_CR_PLSF_Pos)                               /*!< 0x000000C0 */
#define PWR_CR_PLSF_3                    PWR_CR_PLSF_3_Msk                                        /*!<set pvd fall vth 2.51V*/
#define PWR_CR_PLSF_4_Msk                (0x4UL << PWR_CR_PLSF_Pos)                               /*!< 0x00000100 */
#define PWR_CR_PLSF_4                    PWR_CR_PLSF_4_Msk                                        /*!<set pvd fall vth 2.66V*/
#define PWR_CR_PLSF_5_Msk                (0x5UL << PWR_CR_PLSF_Pos)                               /*!< 0x00000140 */
#define PWR_CR_PLSF_5                    PWR_CR_PLSF_5_Msk                                        /*!<set pvd fall vth 2.84V*/
#define PWR_CR_PLSF_6_Msk                (0x6UL << PWR_CR_PLSF_Pos)                               /*!< 0x00000180 */
#define PWR_CR_PLSF_6                    PWR_CR_PLSF_6_Msk                                        /*!<set pvd fall vth 2.93V*/
#define PWR_CR_PLSF_7_Msk                (0x7UL << PWR_CR_PLSF_Pos)                               /*!< 0x000001C0 */
#define PWR_CR_PLSF_7                    PWR_CR_PLSF_7_Msk                                        /*!<set pvd fall vth 3.03V*/

#define PWR_CR_PLSR_Pos                  (9U)                                                     /* RW */
#define PWR_CR_PLSR_0_Msk                (0x0UL << PWR_CR_PLSR_Pos)                               /*!< 0x00000000 */
#define PWR_CR_PLSR_0                    PWR_CR_PLSR_0_Msk                                        /*!<set pvd raise vth 2.14V*/
#define PWR_CR_PLSR_1_Msk                (0x1UL << PWR_CR_PLSR_Pos)                               /*!< 0x00000200 */
#define PWR_CR_PLSR_1                    PWR_CR_PLSR_1_Msk                                        /*!<set pvd raise vth 2.30V*/
#define PWR_CR_PLSR_2_Msk                (0x2UL << PWR_CR_PLSR_Pos)                               /*!< 0x00000400 */
#define PWR_CR_PLSR_2                    PWR_CR_PLSR_2_Msk                                        /*!<set pvd raise vth 2.45V*/
#define PWR_CR_PLSR_3_Msk                (0x3UL << PWR_CR_PLSR_Pos)                               /*!< 0x00000600 */
#define PWR_CR_PLSR_3                    PWR_CR_PLSR_3_Msk                                        /*!<set pvd raise vth 2.60V*/
#define PWR_CR_PLSR_4_Msk                (0x4UL << PWR_CR_PLSR_Pos)                               /*!< 0x00000800 */
#define PWR_CR_PLSR_4                    PWR_CR_PLSR_4_Msk                                        /*!<set pvd raise vth 2.76V*/
#define PWR_CR_PLSR_5_Msk                (0x5UL << PWR_CR_PLSR_Pos)                               /*!< 0x00000A00 */
#define PWR_CR_PLSR_5                    PWR_CR_PLSR_5_Msk                                        /*!<set pvd raise vth 2.93V*/
#define PWR_CR_PLSR_6_Msk                (0x6UL << PWR_CR_PLSR_Pos)                               /*!< 0x00000C00 */
#define PWR_CR_PLSR_6                    PWR_CR_PLSR_6_Msk                                        /*!<set pvd raise vth 3.03V*/
#define PWR_CR_PLSR_7_Msk                (0x7UL << PWR_CR_PLSR_Pos)                               /*!< 0x00000E00 */
#define PWR_CR_PLSR_7                    PWR_CR_PLSR_7_Msk                                          /*!<set pvd raise vth 3.14V*/

#define PWR_CR_DBP_Pos                   (12U)                                                    /* RW */
#define PWR_CR_DBP_Msk                   (0x1UL << PWR_CR_DBP_Pos)                                /*!< 0x00001000 */
#define PWR_CR_DBP                       PWR_CR_DBP_Msk                                           /*!<allow access rtc and bkup*/

#define PWR_CR_VOS_Pos                   (13U)                                                    /* RW */
#define PWR_CR_VOS_0_Msk                 (0x0UL << PWR_CR_VOS_Pos)                                /*!< 0x00000000 */
#define PWR_CR_VOS_0                     PWR_CR_VOS_0_Msk                                         /*!<MR output 1.1V*/
#define PWR_CR_VOS_1_Msk                 (0x1UL << PWR_CR_VOS_Pos)                                /*!< 0x00002000 */
#define PWR_CR_VOS_1                     PWR_CR_VOS_1_Msk                                         /*!<MR output 1.2V*/
#define PWR_CR_VOS_2_Msk                 (0x2UL << PWR_CR_VOS_Pos)                                /*!< 0x00004000 */
#define PWR_CR_VOS_2                     PWR_CR_VOS_2_Msk                                         /*!<MR output 1.1V*/
#define PWR_CR_VOS_3_Msk                 (0x3UL << PWR_CR_VOS_Pos)                                /*!< 0x00006000 */
#define PWR_CR_VOS_3                     PWR_CR_VOS_3_Msk                                         /*!<MR output 1.3V*/

#define PWR_CR_ULPEN_Pos                 (15U)                                                    /* RW */
#define PWR_CR_ULPEN_Msk                 (0x1UL << PWR_CR_ULPEN_Pos)                              /*!< 0x00008000 */
#define PWR_CR_ULPEN                     PWR_CR_ULPEN_Msk                                         /*!<period open bor in lpmode*/

#define PWR_CR_VBEAUTO_Pos               (16U)                                                    /* RW */
#define PWR_CR_VBEAUTO_Msk               (0x1UL << PWR_CR_VBEAUTO_Pos)                            /*!< 0x00010000 */
#define PWR_CR_VBEAUTO                   PWR_CR_VBEAUTO_Msk                                       /*!<open auto VBAT charge*/

#define PWR_CR_VBES_Pos                  (17U)                                                    /* RW */
#define PWR_CR_VBES_Msk                  (0x1UL << PWR_CR_VBES_Pos)                               /*!< 0x00020000 */
#define PWR_CR_VBES                      PWR_CR_VBES_Msk                                          /*!<choose COMP charge VBAT*/

#define PWR_CR_VBE_Pos                   (18U)                                                    /* RW */
#define PWR_CR_VBE_Msk                   (0x1UL << PWR_CR_VBE_Pos)                                /*!< 0x00040000 */
#define PWR_CR_VBE                       PWR_CR_VBE_Msk                                           /*!<enable VBAT charge*/

#define PWR_CR_VBRS_Pos                  (19U)                                                    /* RW */
#define PWR_CR_VBRS_Msk                  (0x1UL << PWR_CR_VBRS_Pos)                               /*!< 0x00080000 */
#define PWR_CR_VBRS                      PWR_CR_VBRS_Msk                                          /*!<charge VBAT by 1.5K resistance*/

/*******************  Bit definition for pwr_csr register  ********************/
#define PWR_CSR_WUF_Pos                  (0U)                                                     /* RO */
#define PWR_CSR_WUF_Msk                  (0x1UL << PWR_CSR_WUF_Pos)                               /*!< 0x00000001 */
#define PWR_CSR_WUF                      PWR_CSR_WUF_Msk                                          /*!<receive wkup event*/

#define PWR_CSR_SBF_Pos                  (1U)                                                     /* RO */
#define PWR_CSR_SBF_Msk                  (0x1UL << PWR_CSR_SBF_Pos)                               /*!< 0x00000002 */
#define PWR_CSR_SBF                      PWR_CSR_SBF_Msk                                          /*!<entered standby mode*/

#define PWR_CSR_PVDO_Pos                 (2U)                                                     /* RO */
#define PWR_CSR_PVDO_Msk                 (0x1UL << PWR_CSR_PVDO_Pos)                              /*!< 0x00000004 */
#define PWR_CSR_PVDO                     PWR_CSR_PVDO_Msk                                         /*!<VDD < VPVD*/

#define PWR_CSR_BRR_Pos                  (3U)                                                     /* RO */
#define PWR_CSR_BRR_Msk                  (0x1UL << PWR_CSR_BRR_Pos)                               /*!< 0x00000008 */
#define PWR_CSR_BRR                      PWR_CSR_BRR_Msk                                          /*!<bkup regulator ready*/

#define PWR_CSR_EWUP_PA0_Pos             (4U)                                                     /* RW */
#define PWR_CSR_EWUP_PA0_Msk             (0x1UL << PWR_CSR_EWUP_PA0_Pos)                          /*!< 0x00000010 */
#define PWR_CSR_EWUP_PA0                 PWR_CSR_EWUP_PA0_Msk                                     /*!<choose pa0 as wkup_pin to wkup standby*/

#define PWR_CSR_EWUP_PC13_Pos            (5U)                                                     /* RW */
#define PWR_CSR_EWUP_PC13_Msk            (0x1UL << PWR_CSR_EWUP_PC13_Pos)                         /*!< 0x00000020 */
#define PWR_CSR_EWUP_PC13                PWR_CSR_EWUP_PC13_Msk                                    /*!<choose pc13 as wkup_pin to wkup standby*/

#define PWR_CSR_EWUP_PA2_Pos             (6U)                                                     /* RW */
#define PWR_CSR_EWUP_PA2_Msk             (0x1UL << PWR_CSR_EWUP_PA2_Pos)                         /*!< 0x00000040 */
#define PWR_CSR_EWUP_PA2                 PWR_CSR_EWUP_PA2_Msk                                    /*!<choose pa2 as wkup_pin to wkup standby*/

#define PWR_CSR_BRE_Pos                  (7U)                                                     /* RW */
#define PWR_CSR_BRE_Msk                  (0x1UL << PWR_CSR_BRE_Pos)                               /*!< 0x00000080 */
#define PWR_CSR_BRE                      PWR_CSR_BRE_Msk                                          /*!<enable bkup regulator*/

#define PWR_CSR_VOSRDY_Pos               (8U)                                                     /* RO */
#define PWR_CSR_VOSRDY_Msk               (0x1UL << PWR_CSR_VOSRDY_Pos)                            /*!< 0x00000100 */
#define PWR_CSR_VOSRDY                   PWR_CSR_VOSRDY_Msk                                       /*!<regulator ready*/

/*****************************************************************************/
/*                                                                           */
/*                           Real-Time Clock (RTC)                           */
/*                                                                           */
/*****************************************************************************/
/*
* @brief Specific device feature definitions  (not present on all devices in the STM32F0 serie)
*/
#define RTC_TAMPER1_SUPPORT  /*!< TAMPER 1 feature support */
#define RTC_TAMPER2_SUPPORT  /*!< TAMPER 2 feature support */
#define RTC_TAMPER3_SUPPORT  /*!< TAMPER 3 feature support */
#define RTC_BACKUP_SUPPORT   /*!< BACKUP register feature support */
#define RTC_WAKEUP_SUPPORT   /*!< WAKEUP feature support */

/********************  Bits definition for RTC_TR register  ******************/
#define RTC_TR_PM_Pos                (22U)
#define RTC_TR_PM_Msk                (0x1U << RTC_TR_PM_Pos)                   /*!< 0x00400000 */
#define RTC_TR_PM                    RTC_TR_PM_Msk                             /*      RW      */
#define RTC_TR_HT_Pos                (20U)
#define RTC_TR_HT_Msk                (0x3U << RTC_TR_HT_Pos)                   /*!< 0x00300000 */
#define RTC_TR_HT                    RTC_TR_HT_Msk                             /*      RW      */
#define RTC_TR_HT_0                  (0x1U << RTC_TR_HT_Pos)                   /*!< 0x00100000 */
#define RTC_TR_HT_1                  (0x2U << RTC_TR_HT_Pos)                   /*!< 0x00200000 */
#define RTC_TR_HU_Pos                (16U)
#define RTC_TR_HU_Msk                (0xFU << RTC_TR_HU_Pos)                   /*!< 0x000F0000 */
#define RTC_TR_HU                    RTC_TR_HU_Msk                             /*      RW      */
#define RTC_TR_HU_0                  (0x1U << RTC_TR_HU_Pos)                   /*!< 0x00010000 */
#define RTC_TR_HU_1                  (0x2U << RTC_TR_HU_Pos)                   /*!< 0x00020000 */
#define RTC_TR_HU_2                  (0x4U << RTC_TR_HU_Pos)                   /*!< 0x00040000 */
#define RTC_TR_HU_3                  (0x8U << RTC_TR_HU_Pos)                   /*!< 0x00080000 */
#define RTC_TR_MNT_Pos               (12U)
#define RTC_TR_MNT_Msk               (0x7U << RTC_TR_MNT_Pos)                  /*!< 0x00007000 */
#define RTC_TR_MNT                   RTC_TR_MNT_Msk                            /*      RW      */
#define RTC_TR_MNT_0                 (0x1U << RTC_TR_MNT_Pos)                  /*!< 0x00001000 */
#define RTC_TR_MNT_1                 (0x2U << RTC_TR_MNT_Pos)                  /*!< 0x00002000 */
#define RTC_TR_MNT_2                 (0x4U << RTC_TR_MNT_Pos)                  /*!< 0x00004000 */
#define RTC_TR_MNU_Pos               (8U)
#define RTC_TR_MNU_Msk               (0xFU << RTC_TR_MNU_Pos)                  /*!< 0x00000F00 */
#define RTC_TR_MNU                   RTC_TR_MNU_Msk                            /*      RW      */
#define RTC_TR_MNU_0                 (0x1U << RTC_TR_MNU_Pos)                  /*!< 0x00000100 */
#define RTC_TR_MNU_1                 (0x2U << RTC_TR_MNU_Pos)                  /*!< 0x00000200 */
#define RTC_TR_MNU_2                 (0x4U << RTC_TR_MNU_Pos)                  /*!< 0x00000400 */
#define RTC_TR_MNU_3                 (0x8U << RTC_TR_MNU_Pos)                  /*!< 0x00000800 */
#define RTC_TR_ST_Pos                (4U)
#define RTC_TR_ST_Msk                (0x7U << RTC_TR_ST_Pos)                   /*!< 0x00000070 */
#define RTC_TR_ST                    RTC_TR_ST_Msk                             /*      RW      */
#define RTC_TR_ST_0                  (0x1U << RTC_TR_ST_Pos)                   /*!< 0x00000010 */
#define RTC_TR_ST_1                  (0x2U << RTC_TR_ST_Pos)                   /*!< 0x00000020 */
#define RTC_TR_ST_2                  (0x4U << RTC_TR_ST_Pos)                   /*!< 0x00000040 */
#define RTC_TR_SU_Pos                (0U)
#define RTC_TR_SU_Msk                (0xFU << RTC_TR_SU_Pos)                   /*!< 0x0000000F */
#define RTC_TR_SU                    RTC_TR_SU_Msk                             /*      RW      */
#define RTC_TR_SU_0                  (0x1U << RTC_TR_SU_Pos)                   /*!< 0x00000001 */
#define RTC_TR_SU_1                  (0x2U << RTC_TR_SU_Pos)                   /*!< 0x00000002 */
#define RTC_TR_SU_2                  (0x4U << RTC_TR_SU_Pos)                   /*!< 0x00000004 */
#define RTC_TR_SU_3                  (0x8U << RTC_TR_SU_Pos)                   /*!< 0x00000008 */

/********************  Bits definition for RTC_DR register  ******************/
#define RTC_DR_YT_Pos                (20U)
#define RTC_DR_YT_Msk                (0xFU << RTC_DR_YT_Pos)                   /*!< 0x00F00000 */
#define RTC_DR_YT                    RTC_DR_YT_Msk                             /*      RW      */
#define RTC_DR_YT_0                  (0x1U << RTC_DR_YT_Pos)                   /*!< 0x00100000 */
#define RTC_DR_YT_1                  (0x2U << RTC_DR_YT_Pos)                   /*!< 0x00200000 */
#define RTC_DR_YT_2                  (0x4U << RTC_DR_YT_Pos)                   /*!< 0x00400000 */
#define RTC_DR_YT_3                  (0x8U << RTC_DR_YT_Pos)                   /*!< 0x00800000 */
#define RTC_DR_YU_Pos                (16U)
#define RTC_DR_YU_Msk                (0xFU << RTC_DR_YU_Pos)                   /*!< 0x000F0000 */
#define RTC_DR_YU                    RTC_DR_YU_Msk                             /*      RW      */
#define RTC_DR_YU_0                  (0x1U << RTC_DR_YU_Pos)                   /*!< 0x00010000 */
#define RTC_DR_YU_1                  (0x2U << RTC_DR_YU_Pos)                   /*!< 0x00020000 */
#define RTC_DR_YU_2                  (0x4U << RTC_DR_YU_Pos)                   /*!< 0x00040000 */
#define RTC_DR_YU_3                  (0x8U << RTC_DR_YU_Pos)                   /*!< 0x00080000 */
#define RTC_DR_WDU_Pos               (13U)
#define RTC_DR_WDU_Msk               (0x7U << RTC_DR_WDU_Pos)                  /*!< 0x0000E000 */
#define RTC_DR_WDU                   RTC_DR_WDU_Msk                            /*      RW      */
#define RTC_DR_WDU_0                 (0x1U << RTC_DR_WDU_Pos)                  /*!< 0x00002000 */
#define RTC_DR_WDU_1                 (0x2U << RTC_DR_WDU_Pos)                  /*!< 0x00004000 */
#define RTC_DR_WDU_2                 (0x4U << RTC_DR_WDU_Pos)                  /*!< 0x00008000 */
#define RTC_DR_MT_Pos                (12U)
#define RTC_DR_MT_Msk                (0x1U << RTC_DR_MT_Pos)                   /*!< 0x00001000 */
#define RTC_DR_MT                    RTC_DR_MT_Msk                             /*      RW      */
#define RTC_DR_MU_Pos                (8U)
#define RTC_DR_MU_Msk                (0xFU << RTC_DR_MU_Pos)                   /*!< 0x00000F00 */
#define RTC_DR_MU                    RTC_DR_MU_Msk                             /*      RW      */
#define RTC_DR_MU_0                  (0x1U << RTC_DR_MU_Pos)                   /*!< 0x00000100 */
#define RTC_DR_MU_1                  (0x2U << RTC_DR_MU_Pos)                   /*!< 0x00000200 */
#define RTC_DR_MU_2                  (0x4U << RTC_DR_MU_Pos)                   /*!< 0x00000400 */
#define RTC_DR_MU_3                  (0x8U << RTC_DR_MU_Pos)                   /*!< 0x00000800 */
#define RTC_DR_DT_Pos                (4U)
#define RTC_DR_DT_Msk                (0x3U << RTC_DR_DT_Pos)                   /*!< 0x00000030 */
#define RTC_DR_DT                    RTC_DR_DT_Msk                             /*      RW      */
#define RTC_DR_DT_0                  (0x1U << RTC_DR_DT_Pos)                   /*!< 0x00000010 */
#define RTC_DR_DT_1                  (0x2U << RTC_DR_DT_Pos)                   /*!< 0x00000020 */
#define RTC_DR_DU_Pos                (0U)
#define RTC_DR_DU_Msk                (0xFU << RTC_DR_DU_Pos)                   /*!< 0x0000000F */
#define RTC_DR_DU                    RTC_DR_DU_Msk                             /*      RW      */
#define RTC_DR_DU_0                  (0x1U << RTC_DR_DU_Pos)                   /*!< 0x00000001 */
#define RTC_DR_DU_1                  (0x2U << RTC_DR_DU_Pos)                   /*!< 0x00000002 */
#define RTC_DR_DU_2                  (0x4U << RTC_DR_DU_Pos)                   /*!< 0x00000004 */
#define RTC_DR_DU_3                  (0x8U << RTC_DR_DU_Pos)                   /*!< 0x00000008 */

/********************  Bits definition for RTC_CR register  ******************/
#define RTC_CR_COE_Pos               (23U)
#define RTC_CR_COE_Msk               (0x1U << RTC_CR_COE_Pos)                  /*!< 0x00800000 */
#define RTC_CR_COE                   RTC_CR_COE_Msk                            /*      RW      */
#define RTC_CR_OSEL_Pos              (21U)
#define RTC_CR_OSEL_Msk              (0x3U << RTC_CR_OSEL_Pos)                 /*!< 0x00600000 */
#define RTC_CR_OSEL                  RTC_CR_OSEL_Msk                           /*      RW      */
#define RTC_CR_OSEL_0                (0x1U << RTC_CR_OSEL_Pos)                 /*!< 0x00200000 */
#define RTC_CR_OSEL_1                (0x2U << RTC_CR_OSEL_Pos)                 /*!< 0x00400000 */
#define RTC_CR_POL_Pos               (20U)
#define RTC_CR_POL_Msk               (0x1U << RTC_CR_POL_Pos)                  /*!< 0x00100000 */
#define RTC_CR_POL                   RTC_CR_POL_Msk                            /*      RW      */
#define RTC_CR_COSEL_Pos             (19U)
#define RTC_CR_COSEL_Msk             (0x1U << RTC_CR_COSEL_Pos)                /*!< 0x00080000 */
#define RTC_CR_COSEL                 RTC_CR_COSEL_Msk                          /*      RW      */
#define RTC_CR_BKP_Pos               (18U)
#define RTC_CR_BKP_Msk               (0x1U << RTC_CR_BKP_Pos)                  /*!< 0x00040000 */
#define RTC_CR_BKP                   RTC_CR_BKP_Msk                            /*      RW      */
#define RTC_CR_SUB1H_Pos             (17U)
#define RTC_CR_SUB1H_Msk             (0x1U << RTC_CR_SUB1H_Pos)                /*!< 0x00020000 */
#define RTC_CR_SUB1H                 RTC_CR_SUB1H_Msk                          /*      WO      */
#define RTC_CR_ADD1H_Pos             (16U)
#define RTC_CR_ADD1H_Msk             (0x1U << RTC_CR_ADD1H_Pos)                /*!< 0x00010000 */
#define RTC_CR_ADD1H                 RTC_CR_ADD1H_Msk                          /*      WO      */
#define RTC_CR_TSIE_Pos              (15U)
#define RTC_CR_TSIE_Msk              (0x1U << RTC_CR_TSIE_Pos)                 /*!< 0x00008000 */
#define RTC_CR_TSIE                  RTC_CR_TSIE_Msk                           /*      RW      */
#define RTC_CR_WUTIE_Pos             (14U)
#define RTC_CR_WUTIE_Msk             (0x1U << RTC_CR_WUTIE_Pos)                /*!< 0x00004000 */
#define RTC_CR_WUTIE                 RTC_CR_WUTIE_Msk                          /*      RW      */
#define RTC_CR_ALRBIE_Pos            (13U)
#define RTC_CR_ALRBIE_Msk            (0x1U << RTC_CR_ALRBIE_Pos)               /*!< 0x00002000 */
#define RTC_CR_ALRBIE                RTC_CR_ALRBIE_Msk                         /*      RW      */
#define RTC_CR_ALRAIE_Pos            (12U)
#define RTC_CR_ALRAIE_Msk            (0x1U << RTC_CR_ALRAIE_Pos)               /*!< 0x00001000 */
#define RTC_CR_ALRAIE                RTC_CR_ALRAIE_Msk                         /*      RW      */
#define RTC_CR_TSE_Pos               (11U)
#define RTC_CR_TSE_Msk               (0x1U << RTC_CR_TSE_Pos)                  /*!< 0x00000800 */
#define RTC_CR_TSE                   RTC_CR_TSE_Msk                            /*      RW      */
#define RTC_CR_WUTE_Pos              (10U)
#define RTC_CR_WUTE_Msk              (0x1U << RTC_CR_WUTE_Pos)                 /*!< 0x00000400 */
#define RTC_CR_WUTE                  RTC_CR_WUTE_Msk                           /*      RW      */
#define RTC_CR_ALRBE_Pos             (9U)
#define RTC_CR_ALRBE_Msk             (0x1U << RTC_CR_ALRBE_Pos)                /*!< 0x00000200 */
#define RTC_CR_ALRBE                 RTC_CR_ALRBE_Msk                          /*      RW      */
#define RTC_CR_ALRAE_Pos             (8U)
#define RTC_CR_ALRAE_Msk             (0x1U << RTC_CR_ALRAE_Pos)                /*!< 0x00000100 */
#define RTC_CR_ALRAE                 RTC_CR_ALRAE_Msk                          /*      RW      */
#define RTC_CR_DCE_Pos               (7U)
#define RTC_CR_DCE_Msk               (0x1U << RTC_CR_DCE_Pos)                  /*!< 0x00000080 */
#define RTC_CR_DCE                   RTC_CR_DCE_Msk                            /*      RW      */
#define RTC_CR_FMT_Pos               (6U)
#define RTC_CR_FMT_Msk               (0x1U << RTC_CR_FMT_Pos)                  /*!< 0x00000040 */
#define RTC_CR_FMT                   RTC_CR_FMT_Msk                            /*      RW      */
#define RTC_CR_BYPSHAD_Pos           (5U)
#define RTC_CR_BYPSHAD_Msk           (0x1U << RTC_CR_BYPSHAD_Pos)              /*!< 0x00000020 */
#define RTC_CR_BYPSHAD               RTC_CR_BYPSHAD_Msk                        /*      RW      */
#define RTC_CR_REFCKON_Pos           (4U)
#define RTC_CR_REFCKON_Msk           (0x1U << RTC_CR_REFCKON_Pos)              /*!< 0x00000010 */
#define RTC_CR_REFCKON               RTC_CR_REFCKON_Msk                        /*      RW      */
#define RTC_CR_TSEDGE_Pos            (3U)
#define RTC_CR_TSEDGE_Msk            (0x1U << RTC_CR_TSEDGE_Pos)               /*!< 0x00000008 */
#define RTC_CR_TSEDGE                RTC_CR_TSEDGE_Msk                         /*      RW      */
#define RTC_CR_WUCKSEL_Pos           (0U)
#define RTC_CR_WUCKSEL_Msk           (0x7U << RTC_CR_WUCKSEL_Pos)              /*!< 0x00000007 */
#define RTC_CR_WUCKSEL               RTC_CR_WUCKSEL_Msk                        /*      RW      */
#define RTC_CR_WUCKSEL_0             (0x1U << RTC_CR_WUCKSEL_Pos)              /*!< 0x00000001 */
#define RTC_CR_WUCKSEL_1             (0x2U << RTC_CR_WUCKSEL_Pos)              /*!< 0x00000002 */
#define RTC_CR_WUCKSEL_2             (0x4U << RTC_CR_WUCKSEL_Pos)              /*!< 0x00000004 */

/********************  Bits definition for RTC_ISR register  *****************/
#define RTC_ISR_RECALPF_Pos          (16U)
#define RTC_ISR_RECALPF_Msk          (0x1U << RTC_ISR_RECALPF_Pos)             /*!< 0x00010000 */
#define RTC_ISR_RECALPF              RTC_ISR_RECALPF_Msk                       /*      RO      */
#define RTC_ISR_TAMP2F_Pos           (14U)
#define RTC_ISR_TAMP2F_Msk           (0x1U << RTC_ISR_TAMP2F_Pos)              /*!< 0x00004000 */
#define RTC_ISR_TAMP2F               RTC_ISR_TAMP2F_Msk                        /*    RC_W0     */
#define RTC_ISR_TAMP1F_Pos           (13U)
#define RTC_ISR_TAMP1F_Msk           (0x1U << RTC_ISR_TAMP1F_Pos)              /*!< 0x00002000 */
#define RTC_ISR_TAMP1F               RTC_ISR_TAMP1F_Msk                        /*    RC_W0     */
#define RTC_ISR_TSOVF_Pos            (12U)
#define RTC_ISR_TSOVF_Msk            (0x1U << RTC_ISR_TSOVF_Pos)               /*!< 0x00001000 */
#define RTC_ISR_TSOVF                RTC_ISR_TSOVF_Msk                         /*    RC_W0     */
#define RTC_ISR_TSF_Pos              (11U)
#define RTC_ISR_TSF_Msk              (0x1U << RTC_ISR_TSF_Pos)                 /*!< 0x00000800 */
#define RTC_ISR_TSF                  RTC_ISR_TSF_Msk                           /*    RC_W0     */
#define RTC_ISR_WUTF_Pos             (10U)
#define RTC_ISR_WUTF_Msk             (0x1U << RTC_ISR_WUTF_Pos)                /*!< 0x00000400 */
#define RTC_ISR_WUTF                 RTC_ISR_WUTF_Msk                          /*    RC_W0     */
#define RTC_ISR_ALRBF_Pos            (9U)
#define RTC_ISR_ALRBF_Msk            (0x1U << RTC_ISR_ALRBF_Pos)               /*!< 0x00000200 */
#define RTC_ISR_ALRBF                RTC_ISR_ALRBF_Msk                         /*    RC_W0     */
#define RTC_ISR_ALRAF_Pos            (8U)
#define RTC_ISR_ALRAF_Msk            (0x1U << RTC_ISR_ALRAF_Pos)               /*!< 0x00000100 */
#define RTC_ISR_ALRAF                RTC_ISR_ALRAF_Msk                         /*    RC_W0     */
#define RTC_ISR_INIT_Pos             (7U)
#define RTC_ISR_INIT_Msk             (0x1U << RTC_ISR_INIT_Pos)                /*!< 0x00000080 */
#define RTC_ISR_INIT                 RTC_ISR_INIT_Msk                          /*      RW      */
#define RTC_ISR_INITF_Pos            (6U)
#define RTC_ISR_INITF_Msk            (0x1U << RTC_ISR_INITF_Pos)               /*!< 0x00000040 */
#define RTC_ISR_INITF                RTC_ISR_INITF_Msk                         /*      RO      */
#define RTC_ISR_RSF_Pos              (5U)
#define RTC_ISR_RSF_Msk              (0x1U << RTC_ISR_RSF_Pos)                 /*!< 0x00000020 */
#define RTC_ISR_RSF                  RTC_ISR_RSF_Msk                           /*    RC_W0     */
#define RTC_ISR_INITS_Pos            (4U)
#define RTC_ISR_INITS_Msk            (0x1U << RTC_ISR_INITS_Pos)               /*!< 0x00000010 */
#define RTC_ISR_INITS                RTC_ISR_INITS_Msk                         /*      RO      */
#define RTC_ISR_SHPF_Pos             (3U)
#define RTC_ISR_SHPF_Msk             (0x1U << RTC_ISR_SHPF_Pos)                /*!< 0x00000008 */
#define RTC_ISR_SHPF                 RTC_ISR_SHPF_Msk                          /*      RO      */
#define RTC_ISR_WUTWF_Pos            (2U)
#define RTC_ISR_WUTWF_Msk            (0x1U << RTC_ISR_WUTWF_Pos)               /*!< 0x00000004 */
#define RTC_ISR_WUTWF                RTC_ISR_WUTWF_Msk                         /*      RO      */
#define RTC_ISR_ALRBWF_Pos           (1U)
#define RTC_ISR_ALRBWF_Msk           (0x2U << RTC_ISR_ALRBWF_Pos)              /*!< 0x00000002 */
#define RTC_ISR_ALRBWF               RTC_ISR_ALRBWF_Msk                        /*      RO      */
#define RTC_ISR_ALRAWF_Pos           (0U)
#define RTC_ISR_ALRAWF_Msk           (0x1U << RTC_ISR_ALRAWF_Pos)              /*!< 0x00000001 */
#define RTC_ISR_ALRAWF               RTC_ISR_ALRAWF_Msk                        /*      RO      */

/********************  Bits definition for RTC_PRER register  ****************/
#define RTC_PRER_PREDIV_A_Pos        (16U)
#define RTC_PRER_PREDIV_A_Msk        (0x7FU << RTC_PRER_PREDIV_A_Pos)          /*!< 0x007F0000 */
#define RTC_PRER_PREDIV_A            RTC_PRER_PREDIV_A_Msk
#define RTC_PRER_PREDIV_A_0          (0x1U  << RTC_PRER_PREDIV_A_Pos)           /*!< 0x00010000 */
#define RTC_PRER_PREDIV_A_1          (0x2U  << RTC_PRER_PREDIV_A_Pos)           /*!< 0x00020000 */
#define RTC_PRER_PREDIV_A_2          (0x4U  << RTC_PRER_PREDIV_A_Pos)           /*!< 0x00040000 */
#define RTC_PRER_PREDIV_A_3          (0x8U  << RTC_PRER_PREDIV_A_Pos)           /*!< 0x00080000 */
#define RTC_PRER_PREDIV_A_4          (0x10U << RTC_PRER_PREDIV_A_Pos)           /*!< 0x00100000 */
#define RTC_PRER_PREDIV_A_5          (0x20U << RTC_PRER_PREDIV_A_Pos)           /*!< 0x00200000 */
#define RTC_PRER_PREDIV_A_6          (0x40U << RTC_PRER_PREDIV_A_Pos)           /*!< 0x00400000 */
#define RTC_PRER_PREDIV_S_Pos        (0U)
#define RTC_PRER_PREDIV_S_Msk        (0x7FFFU << RTC_PRER_PREDIV_S_Pos)        /*!< 0x00007FFF */
#define RTC_PRER_PREDIV_S            RTC_PRER_PREDIV_S_Msk
#define RTC_PRER_PREDIV_S_0          (0x1U    << RTC_PRER_PREDIV_S_Pos)        /*!< 0x00000001 */
#define RTC_PRER_PREDIV_S_1          (0x2U    << RTC_PRER_PREDIV_S_Pos)        /*!< 0x00000002 */
#define RTC_PRER_PREDIV_S_2          (0x4U    << RTC_PRER_PREDIV_S_Pos)        /*!< 0x00000004 */
#define RTC_PRER_PREDIV_S_3          (0x8U    << RTC_PRER_PREDIV_S_Pos)        /*!< 0x00000008 */
#define RTC_PRER_PREDIV_S_4          (0x10U   << RTC_PRER_PREDIV_S_Pos)        /*!< 0x00000010 */
#define RTC_PRER_PREDIV_S_5          (0x20U   << RTC_PRER_PREDIV_S_Pos)        /*!< 0x00000020 */
#define RTC_PRER_PREDIV_S_6          (0x40U   << RTC_PRER_PREDIV_S_Pos)        /*!< 0x00000040 */
#define RTC_PRER_PREDIV_S_7          (0x80U   << RTC_PRER_PREDIV_S_Pos)        /*!< 0x00000080 */
#define RTC_PRER_PREDIV_S_8          (0x100U  << RTC_PRER_PREDIV_S_Pos)        /*!< 0x00000100 */
#define RTC_PRER_PREDIV_S_9          (0x200U  << RTC_PRER_PREDIV_S_Pos)        /*!< 0x00000200 */
#define RTC_PRER_PREDIV_S_10         (0x400U  << RTC_PRER_PREDIV_S_Pos)        /*!< 0x00000400 */
#define RTC_PRER_PREDIV_S_11         (0x800U  << RTC_PRER_PREDIV_S_Pos)        /*!< 0x00000800 */
#define RTC_PRER_PREDIV_S_12         (0x1000U << RTC_PRER_PREDIV_S_Pos)        /*!< 0x00001000 */
#define RTC_PRER_PREDIV_S_13         (0x2000U << RTC_PRER_PREDIV_S_Pos)        /*!< 0x00002000 */
#define RTC_PRER_PREDIV_S_14         (0x4000U << RTC_PRER_PREDIV_S_Pos)        /*!< 0x00004000 */
#define RTC_PRER_PREDIV_S_15         (0x8000U << RTC_PRER_PREDIV_S_Pos)        /*!< 0x00008000 */

/********************  Bits definition for RTC_WUTR register  ****************/
#define RTC_WUTR_WUT_Pos             (0U)
#define RTC_WUTR_WUT_Msk             (0xFFFFU << RTC_WUTR_WUT_Pos)             /*!< 0x0000FFFF */
#define RTC_WUTR_WUT                 RTC_WUTR_WUT_Msk
#define RTC_WUTR_WUT_0               (0x1U    << RTC_WUTR_WUT_Pos)             /*!< 0x00000001 */
#define RTC_WUTR_WUT_1               (0x2U    << RTC_WUTR_WUT_Pos)             /*!< 0x00000002 */
#define RTC_WUTR_WUT_2               (0x4U    << RTC_WUTR_WUT_Pos)             /*!< 0x00000004 */
#define RTC_WUTR_WUT_3               (0x8U    << RTC_WUTR_WUT_Pos)             /*!< 0x00000008 */
#define RTC_WUTR_WUT_4               (0x10U   << RTC_WUTR_WUT_Pos)             /*!< 0x00000010 */
#define RTC_WUTR_WUT_5               (0x20U   << RTC_WUTR_WUT_Pos)             /*!< 0x00000020 */
#define RTC_WUTR_WUT_6               (0x40U   << RTC_WUTR_WUT_Pos)             /*!< 0x00000040 */
#define RTC_WUTR_WUT_7               (0x80U   << RTC_WUTR_WUT_Pos)             /*!< 0x00000080 */
#define RTC_WUTR_WUT_8               (0x100U  << RTC_WUTR_WUT_Pos)             /*!< 0x00000100 */
#define RTC_WUTR_WUT_9               (0x200U  << RTC_WUTR_WUT_Pos)             /*!< 0x00000200 */
#define RTC_WUTR_WUT_10              (0x400U  << RTC_WUTR_WUT_Pos)             /*!< 0x00000400 */
#define RTC_WUTR_WUT_11              (0x800U  << RTC_WUTR_WUT_Pos)             /*!< 0x00000800 */
#define RTC_WUTR_WUT_12              (0x1000U << RTC_WUTR_WUT_Pos)             /*!< 0x00001000 */
#define RTC_WUTR_WUT_13              (0x2000U << RTC_WUTR_WUT_Pos)             /*!< 0x00002000 */
#define RTC_WUTR_WUT_14              (0x4000U << RTC_WUTR_WUT_Pos)             /*!< 0x00004000 */
#define RTC_WUTR_WUT_15              (0x8000U << RTC_WUTR_WUT_Pos)             /*!< 0x00008000 */

/********************  Bits definition for RTC_CALIBR register  ****************/
#define RTC_CALIBR_DCS_Pos           (7U)
#define RTC_CALIBR_DCS_Msk           (0x1U  << RTC_CALIBR_DCS_Pos)             /*!< 0x00000080 */
#define RTC_CALIBR_DCS               RTC_CALIBR_DCS_Msk

#define RTC_CALIBR_DC_Pos            (0U)
#define RTC_CALIBR_DC_Msk            (0x1FU << RTC_CALIBR_DC_Pos)             /*!< 0x0000001F */
#define RTC_CALIBR_DC                RTC_CALIBR_DC_Msk
#define RTC_CALIBR_DC_0              (0x1U  << RTC_CALIBR_DC_Pos)             /*!< 0x00000001 */
#define RTC_CALIBR_DC_1              (0x2U  << RTC_CALIBR_DC_Pos)             /*!< 0x00000002 */
#define RTC_CALIBR_DC_2              (0x4U  << RTC_CALIBR_DC_Pos)             /*!< 0x00000004 */
#define RTC_CALIBR_DC_3              (0x8U  << RTC_CALIBR_DC_Pos)             /*!< 0x00000008 */
#define RTC_CALIBR_DC_4              (0x10U << RTC_CALIBR_DC_Pos)             /*!< 0x00000010 */

/********************  Bits definition for RTC_ALRMAR register  **************/
#define RTC_ALRMAR_MSK4_Pos          (31U)
#define RTC_ALRMAR_MSK4_Msk          (0x1U << RTC_ALRMAR_MSK4_Pos)             /*!< 0x80000000 */
#define RTC_ALRMAR_MSK4              RTC_ALRMAR_MSK4_Msk
#define RTC_ALRMAR_WDSEL_Pos         (30U)
#define RTC_ALRMAR_WDSEL_Msk         (0x1U << RTC_ALRMAR_WDSEL_Pos)            /*!< 0x40000000 */
#define RTC_ALRMAR_WDSEL             RTC_ALRMAR_WDSEL_Msk
#define RTC_ALRMAR_DT_Pos            (28U)
#define RTC_ALRMAR_DT_Msk            (0x3U << RTC_ALRMAR_DT_Pos)               /*!< 0x30000000 */
#define RTC_ALRMAR_DT                RTC_ALRMAR_DT_Msk
#define RTC_ALRMAR_DT_0              (0x1U << RTC_ALRMAR_DT_Pos)               /*!< 0x10000000 */
#define RTC_ALRMAR_DT_1              (0x2U << RTC_ALRMAR_DT_Pos)               /*!< 0x20000000 */
#define RTC_ALRMAR_DU_Pos            (24U)
#define RTC_ALRMAR_DU_Msk            (0xFU << RTC_ALRMAR_DU_Pos)               /*!< 0x0F000000 */
#define RTC_ALRMAR_DU                RTC_ALRMAR_DU_Msk
#define RTC_ALRMAR_DU_0              (0x1U << RTC_ALRMAR_DU_Pos)               /*!< 0x01000000 */
#define RTC_ALRMAR_DU_1              (0x2U << RTC_ALRMAR_DU_Pos)               /*!< 0x02000000 */
#define RTC_ALRMAR_DU_2              (0x4U << RTC_ALRMAR_DU_Pos)               /*!< 0x04000000 */
#define RTC_ALRMAR_DU_3              (0x8U << RTC_ALRMAR_DU_Pos)               /*!< 0x08000000 */
#define RTC_ALRMAR_MSK3_Pos          (23U)
#define RTC_ALRMAR_MSK3_Msk          (0x1U << RTC_ALRMAR_MSK3_Pos)             /*!< 0x00800000 */
#define RTC_ALRMAR_MSK3              RTC_ALRMAR_MSK3_Msk
#define RTC_ALRMAR_PM_Pos            (22U)
#define RTC_ALRMAR_PM_Msk            (0x1U << RTC_ALRMAR_PM_Pos)               /*!< 0x00400000 */
#define RTC_ALRMAR_PM                RTC_ALRMAR_PM_Msk
#define RTC_ALRMAR_HT_Pos            (20U)
#define RTC_ALRMAR_HT_Msk            (0x3U << RTC_ALRMAR_HT_Pos)               /*!< 0x00300000 */
#define RTC_ALRMAR_HT                RTC_ALRMAR_HT_Msk
#define RTC_ALRMAR_HT_0              (0x1U << RTC_ALRMAR_HT_Pos)               /*!< 0x00100000 */
#define RTC_ALRMAR_HT_1              (0x2U << RTC_ALRMAR_HT_Pos)               /*!< 0x00200000 */
#define RTC_ALRMAR_HU_Pos            (16U)
#define RTC_ALRMAR_HU_Msk            (0xFU << RTC_ALRMAR_HU_Pos)               /*!< 0x000F0000 */
#define RTC_ALRMAR_HU                RTC_ALRMAR_HU_Msk
#define RTC_ALRMAR_HU_0              (0x1U << RTC_ALRMAR_HU_Pos)               /*!< 0x00010000 */
#define RTC_ALRMAR_HU_1              (0x2U << RTC_ALRMAR_HU_Pos)               /*!< 0x00020000 */
#define RTC_ALRMAR_HU_2              (0x4U << RTC_ALRMAR_HU_Pos)               /*!< 0x00040000 */
#define RTC_ALRMAR_HU_3              (0x8U << RTC_ALRMAR_HU_Pos)               /*!< 0x00080000 */
#define RTC_ALRMAR_MSK2_Pos          (15U)
#define RTC_ALRMAR_MSK2_Msk          (0x1U << RTC_ALRMAR_MSK2_Pos)             /*!< 0x00008000 */
#define RTC_ALRMAR_MSK2              RTC_ALRMAR_MSK2_Msk
#define RTC_ALRMAR_MNT_Pos           (12U)
#define RTC_ALRMAR_MNT_Msk           (0x7U << RTC_ALRMAR_MNT_Pos)              /*!< 0x00007000 */
#define RTC_ALRMAR_MNT               RTC_ALRMAR_MNT_Msk
#define RTC_ALRMAR_MNT_0             (0x1U << RTC_ALRMAR_MNT_Pos)              /*!< 0x00001000 */
#define RTC_ALRMAR_MNT_1             (0x2U << RTC_ALRMAR_MNT_Pos)              /*!< 0x00002000 */
#define RTC_ALRMAR_MNT_2             (0x4U << RTC_ALRMAR_MNT_Pos)              /*!< 0x00004000 */
#define RTC_ALRMAR_MNU_Pos           (8U)
#define RTC_ALRMAR_MNU_Msk           (0xFU << RTC_ALRMAR_MNU_Pos)              /*!< 0x00000F00 */
#define RTC_ALRMAR_MNU               RTC_ALRMAR_MNU_Msk
#define RTC_ALRMAR_MNU_0             (0x1U << RTC_ALRMAR_MNU_Pos)              /*!< 0x00000100 */
#define RTC_ALRMAR_MNU_1             (0x2U << RTC_ALRMAR_MNU_Pos)              /*!< 0x00000200 */
#define RTC_ALRMAR_MNU_2             (0x4U << RTC_ALRMAR_MNU_Pos)              /*!< 0x00000400 */
#define RTC_ALRMAR_MNU_3             (0x8U << RTC_ALRMAR_MNU_Pos)              /*!< 0x00000800 */
#define RTC_ALRMAR_MSK1_Pos          (7U)
#define RTC_ALRMAR_MSK1_Msk          (0x1U << RTC_ALRMAR_MSK1_Pos)             /*!< 0x00000080 */
#define RTC_ALRMAR_MSK1              RTC_ALRMAR_MSK1_Msk
#define RTC_ALRMAR_ST_Pos            (4U)
#define RTC_ALRMAR_ST_Msk            (0x7U << RTC_ALRMAR_ST_Pos)               /*!< 0x00000070 */
#define RTC_ALRMAR_ST                RTC_ALRMAR_ST_Msk
#define RTC_ALRMAR_ST_0              (0x1U << RTC_ALRMAR_ST_Pos)               /*!< 0x00000010 */
#define RTC_ALRMAR_ST_1              (0x2U << RTC_ALRMAR_ST_Pos)               /*!< 0x00000020 */
#define RTC_ALRMAR_ST_2              (0x4U << RTC_ALRMAR_ST_Pos)               /*!< 0x00000040 */
#define RTC_ALRMAR_SU_Pos            (0U)
#define RTC_ALRMAR_SU_Msk            (0xFU << RTC_ALRMAR_SU_Pos)               /*!< 0x0000000F */
#define RTC_ALRMAR_SU                RTC_ALRMAR_SU_Msk
#define RTC_ALRMAR_SU_0              (0x1U << RTC_ALRMAR_SU_Pos)               /*!< 0x00000001 */
#define RTC_ALRMAR_SU_1              (0x2U << RTC_ALRMAR_SU_Pos)               /*!< 0x00000002 */
#define RTC_ALRMAR_SU_2              (0x4U << RTC_ALRMAR_SU_Pos)               /*!< 0x00000004 */
#define RTC_ALRMAR_SU_3              (0x8U << RTC_ALRMAR_SU_Pos)               /*!< 0x00000008 */

/********************  Bits definition for RTC_ALRMBR register  **************/
#define RTC_ALRMBR_MSK4_Pos          (31U)
#define RTC_ALRMBR_MSK4_Msk          (0x1U << RTC_ALRMBR_MSK4_Pos)             /*!< 0x80000000 */
#define RTC_ALRMBR_MSK4              RTC_ALRMBR_MSK4_Msk
#define RTC_ALRMBR_WDSEL_Pos         (30U)
#define RTC_ALRMBR_WDSEL_Msk         (0x1U << RTC_ALRMBR_WDSEL_Pos)            /*!< 0x40000000 */
#define RTC_ALRMBR_WDSEL             RTC_ALRMBR_WDSEL_Msk
#define RTC_ALRMBR_DT_Pos            (28U)
#define RTC_ALRMBR_DT_Msk            (0x3U << RTC_ALRMBR_DT_Pos)               /*!< 0x30000000 */
#define RTC_ALRMBR_DT                RTC_ALRMBR_DT_Msk
#define RTC_ALRMBR_DT_0              (0x1U << RTC_ALRMBR_DT_Pos)               /*!< 0x10000000 */
#define RTC_ALRMBR_DT_1              (0x2U << RTC_ALRMBR_DT_Pos)               /*!< 0x20000000 */
#define RTC_ALRMBR_DU_Pos            (24U)
#define RTC_ALRMBR_DU_Msk            (0xFU << RTC_ALRMBR_DU_Pos)               /*!< 0x0F000000 */
#define RTC_ALRMBR_DU                RTC_ALRMBR_DU_Msk
#define RTC_ALRMBR_DU_0              (0x1U << RTC_ALRMBR_DU_Pos)               /*!< 0x01000000 */
#define RTC_ALRMBR_DU_1              (0x2U << RTC_ALRMBR_DU_Pos)               /*!< 0x02000000 */
#define RTC_ALRMBR_DU_2              (0x4U << RTC_ALRMBR_DU_Pos)               /*!< 0x04000000 */
#define RTC_ALRMBR_DU_3              (0x8U << RTC_ALRMBR_DU_Pos)               /*!< 0x08000000 */
#define RTC_ALRMBR_MSK3_Pos          (23U)
#define RTC_ALRMBR_MSK3_Msk          (0x1U << RTC_ALRMBR_MSK3_Pos)             /*!< 0x00800000 */
#define RTC_ALRMBR_MSK3              RTC_ALRMBR_MSK3_Msk
#define RTC_ALRMBR_PM_Pos            (22U)
#define RTC_ALRMBR_PM_Msk            (0x1U << RTC_ALRMBR_PM_Pos)               /*!< 0x00400000 */
#define RTC_ALRMBR_PM                RTC_ALRMBR_PM_Msk
#define RTC_ALRMBR_HT_Pos            (20U)
#define RTC_ALRMBR_HT_Msk            (0x3U << RTC_ALRMBR_HT_Pos)               /*!< 0x00300000 */
#define RTC_ALRMBR_HT                RTC_ALRMBR_HT_Msk
#define RTC_ALRMBR_HT_0              (0x1U << RTC_ALRMBR_HT_Pos)               /*!< 0x00100000 */
#define RTC_ALRMBR_HT_1              (0x2U << RTC_ALRMBR_HT_Pos)               /*!< 0x00200000 */
#define RTC_ALRMBR_HU_Pos            (16U)
#define RTC_ALRMBR_HU_Msk            (0xFU << RTC_ALRMBR_HU_Pos)               /*!< 0x000F0000 */
#define RTC_ALRMBR_HU                RTC_ALRMBR_HU_Msk
#define RTC_ALRMBR_HU_0              (0x1U << RTC_ALRMBR_HU_Pos)               /*!< 0x00010000 */
#define RTC_ALRMBR_HU_1              (0x2U << RTC_ALRMBR_HU_Pos)               /*!< 0x00020000 */
#define RTC_ALRMBR_HU_2              (0x4U << RTC_ALRMBR_HU_Pos)               /*!< 0x00040000 */
#define RTC_ALRMBR_HU_3              (0x8U << RTC_ALRMBR_HU_Pos)               /*!< 0x00080000 */
#define RTC_ALRMBR_MSK2_Pos          (15U)
#define RTC_ALRMBR_MSK2_Msk          (0x1U << RTC_ALRMBR_MSK2_Pos)             /*!< 0x00008000 */
#define RTC_ALRMBR_MSK2              RTC_ALRMBR_MSK2_Msk
#define RTC_ALRMBR_MNT_Pos           (12U)
#define RTC_ALRMBR_MNT_Msk           (0x7U << RTC_ALRMBR_MNT_Pos)              /*!< 0x00007000 */
#define RTC_ALRMBR_MNT               RTC_ALRMBR_MNT_Msk
#define RTC_ALRMBR_MNT_0             (0x1U << RTC_ALRMBR_MNT_Pos)              /*!< 0x00001000 */
#define RTC_ALRMBR_MNT_1             (0x2U << RTC_ALRMBR_MNT_Pos)              /*!< 0x00002000 */
#define RTC_ALRMBR_MNT_2             (0x4U << RTC_ALRMBR_MNT_Pos)              /*!< 0x00004000 */
#define RTC_ALRMBR_MNU_Pos           (8U)
#define RTC_ALRMBR_MNU_Msk           (0xFU << RTC_ALRMBR_MNU_Pos)              /*!< 0x00000F00 */
#define RTC_ALRMBR_MNU               RTC_ALRMBR_MNU_Msk
#define RTC_ALRMBR_MNU_0             (0x1U << RTC_ALRMBR_MNU_Pos)              /*!< 0x00000100 */
#define RTC_ALRMBR_MNU_1             (0x2U << RTC_ALRMBR_MNU_Pos)              /*!< 0x00000200 */
#define RTC_ALRMBR_MNU_2             (0x4U << RTC_ALRMBR_MNU_Pos)              /*!< 0x00000400 */
#define RTC_ALRMBR_MNU_3             (0x8U << RTC_ALRMBR_MNU_Pos)              /*!< 0x00000800 */
#define RTC_ALRMBR_MSK1_Pos          (7U)
#define RTC_ALRMBR_MSK1_Msk          (0x1U << RTC_ALRMBR_MSK1_Pos)             /*!< 0x00000080 */
#define RTC_ALRMBR_MSK1              RTC_ALRMBR_MSK1_Msk
#define RTC_ALRMBR_ST_Pos            (4U)
#define RTC_ALRMBR_ST_Msk            (0x7U << RTC_ALRMBR_ST_Pos)               /*!< 0x00000070 */
#define RTC_ALRMBR_ST                RTC_ALRMBR_ST_Msk
#define RTC_ALRMBR_ST_0              (0x1U << RTC_ALRMBR_ST_Pos)               /*!< 0x00000010 */
#define RTC_ALRMBR_ST_1              (0x2U << RTC_ALRMBR_ST_Pos)               /*!< 0x00000020 */
#define RTC_ALRMBR_ST_2              (0x4U << RTC_ALRMBR_ST_Pos)               /*!< 0x00000040 */
#define RTC_ALRMBR_SU_Pos            (0U)
#define RTC_ALRMBR_SU_Msk            (0xFU << RTC_ALRMBR_SU_Pos)               /*!< 0x0000000F */
#define RTC_ALRMBR_SU                RTC_ALRMBR_SU_Msk
#define RTC_ALRMBR_SU_0              (0x1U << RTC_ALRMBR_SU_Pos)               /*!< 0x00000001 */
#define RTC_ALRMBR_SU_1              (0x2U << RTC_ALRMBR_SU_Pos)               /*!< 0x00000002 */
#define RTC_ALRMBR_SU_2              (0x4U << RTC_ALRMBR_SU_Pos)               /*!< 0x00000004 */
#define RTC_ALRMBR_SU_3              (0x8U << RTC_ALRMBR_SU_Pos)               /*!< 0x00000008 */

/********************  Bits definition for RTC_WPR register  *****************/
#define RTC_WPR_KEY_Pos              (0U)
#define RTC_WPR_KEY_Msk              (0xFFU << RTC_WPR_KEY_Pos)                /*!< 0x000000FF */
#define RTC_WPR_KEY                  RTC_WPR_KEY_Msk                           /*      WO      */

/********************  Bits definition for RTC_SSR register  *****************/
#define RTC_SSR_SS_Pos               (0U)
#define RTC_SSR_SS_Msk               (0xFFFFU << RTC_SSR_SS_Pos)               /*!< 0x0000FFFF */
#define RTC_SSR_SS                   RTC_SSR_SS_Msk                            /*      RO      */

/********************  Bits definition for RTC_SHIFTR register  **************/
#define RTC_SHIFTR_ADD1S_Pos         (31U)
#define RTC_SHIFTR_ADD1S_Msk         (0x1U << RTC_SHIFTR_ADD1S_Pos)            /*!< 0x80000000 */
#define RTC_SHIFTR_ADD1S             RTC_SHIFTR_ADD1S_Msk                      /*      WO      */

#define RTC_SHIFTR_SUBFS_Pos         (0U)
#define RTC_SHIFTR_SUBFS_Msk         (0x7FFFU << RTC_SHIFTR_SUBFS_Pos)         /*!< 0x00007FFF */
#define RTC_SHIFTR_SUBFS             RTC_SHIFTR_SUBFS_Msk                      /*      WO      */
#define RTC_SHIFTR_SUBFS_0           (0x1U    << RTC_SHIFTR_SUBFS_Pos)         /*!< 0x00000001 */
#define RTC_SHIFTR_SUBFS_1           (0x2U    << RTC_SHIFTR_SUBFS_Pos)         /*!< 0x00000002 */
#define RTC_SHIFTR_SUBFS_2           (0x4U    << RTC_SHIFTR_SUBFS_Pos)         /*!< 0x00000004 */
#define RTC_SHIFTR_SUBFS_3           (0x8U    << RTC_SHIFTR_SUBFS_Pos)         /*!< 0x00000008 */
#define RTC_SHIFTR_SUBFS_4           (0x10U   << RTC_SHIFTR_SUBFS_Pos)         /*!< 0x00000010 */
#define RTC_SHIFTR_SUBFS_5           (0x20U   << RTC_SHIFTR_SUBFS_Pos)         /*!< 0x00000020 */
#define RTC_SHIFTR_SUBFS_6           (0x40U   << RTC_SHIFTR_SUBFS_Pos)         /*!< 0x00000040 */
#define RTC_SHIFTR_SUBFS_7           (0x80U   << RTC_SHIFTR_SUBFS_Pos)         /*!< 0x00000080 */
#define RTC_SHIFTR_SUBFS_8           (0x100U  << RTC_SHIFTR_SUBFS_Pos)         /*!< 0x00000100 */
#define RTC_SHIFTR_SUBFS_9           (0x200U  << RTC_SHIFTR_SUBFS_Pos)         /*!< 0x00000200 */
#define RTC_SHIFTR_SUBFS_10          (0x400U  << RTC_SHIFTR_SUBFS_Pos)         /*!< 0x00000400 */
#define RTC_SHIFTR_SUBFS_11          (0x800U  << RTC_SHIFTR_SUBFS_Pos)         /*!< 0x00000800 */
#define RTC_SHIFTR_SUBFS_12          (0x1000U << RTC_SHIFTR_SUBFS_Pos)         /*!< 0x00001000 */
#define RTC_SHIFTR_SUBFS_13          (0x2000U << RTC_SHIFTR_SUBFS_Pos)         /*!< 0x00002000 */
#define RTC_SHIFTR_SUBFS_14          (0x4000U << RTC_SHIFTR_SUBFS_Pos)         /*!< 0x00004000 */

/********************  Bits definition for RTC_TSTR register  ****************/
#define RTC_TSTR_PM_Pos              (22U)
#define RTC_TSTR_PM_Msk              (0x1U << RTC_TSTR_PM_Pos)                 /*!< 0x00400000 */
#define RTC_TSTR_PM                  RTC_TSTR_PM_Msk                           /*      RO      */
#define RTC_TSTR_HT_Pos              (20U)
#define RTC_TSTR_HT_Msk              (0x3U << RTC_TSTR_HT_Pos)                 /*!< 0x00300000 */
#define RTC_TSTR_HT                  RTC_TSTR_HT_Msk                           /*      RO      */
#define RTC_TSTR_HT_0                (0x1U << RTC_TSTR_HT_Pos)                 /*!< 0x00100000 */
#define RTC_TSTR_HT_1                (0x2U << RTC_TSTR_HT_Pos)                 /*!< 0x00200000 */
#define RTC_TSTR_HU_Pos              (16U)
#define RTC_TSTR_HU_Msk              (0xFU << RTC_TSTR_HU_Pos)                 /*!< 0x000F0000 */
#define RTC_TSTR_HU                  RTC_TSTR_HU_Msk                           /*      RO      */
#define RTC_TSTR_HU_0                (0x1U << RTC_TSTR_HU_Pos)                 /*!< 0x00010000 */
#define RTC_TSTR_HU_1                (0x2U << RTC_TSTR_HU_Pos)                 /*!< 0x00020000 */
#define RTC_TSTR_HU_2                (0x4U << RTC_TSTR_HU_Pos)                 /*!< 0x00040000 */
#define RTC_TSTR_HU_3                (0x8U << RTC_TSTR_HU_Pos)                 /*!< 0x00080000 */
#define RTC_TSTR_MNT_Pos             (12U)
#define RTC_TSTR_MNT_Msk             (0x7U << RTC_TSTR_MNT_Pos)                /*!< 0x00007000 */
#define RTC_TSTR_MNT                 RTC_TSTR_MNT_Msk                          /*      RO      */
#define RTC_TSTR_MNT_0               (0x1U << RTC_TSTR_MNT_Pos)                /*!< 0x00001000 */
#define RTC_TSTR_MNT_1               (0x2U << RTC_TSTR_MNT_Pos)                /*!< 0x00002000 */
#define RTC_TSTR_MNT_2               (0x4U << RTC_TSTR_MNT_Pos)                /*!< 0x00004000 */
#define RTC_TSTR_MNU_Pos             (8U)
#define RTC_TSTR_MNU_Msk             (0xFU << RTC_TSTR_MNU_Pos)                /*!< 0x00000F00 */
#define RTC_TSTR_MNU                 RTC_TSTR_MNU_Msk                          /*      RO      */
#define RTC_TSTR_MNU_0               (0x1U << RTC_TSTR_MNU_Pos)                /*!< 0x00000100 */
#define RTC_TSTR_MNU_1               (0x2U << RTC_TSTR_MNU_Pos)                /*!< 0x00000200 */
#define RTC_TSTR_MNU_2               (0x4U << RTC_TSTR_MNU_Pos)                /*!< 0x00000400 */
#define RTC_TSTR_MNU_3               (0x8U << RTC_TSTR_MNU_Pos)                /*!< 0x00000800 */
#define RTC_TSTR_ST_Pos              (4U)
#define RTC_TSTR_ST_Msk              (0x7U << RTC_TSTR_ST_Pos)                 /*!< 0x00000070 */
#define RTC_TSTR_ST                  RTC_TSTR_ST_Msk                           /*      RO      */
#define RTC_TSTR_ST_0                (0x1U << RTC_TSTR_ST_Pos)                 /*!< 0x00000010 */
#define RTC_TSTR_ST_1                (0x2U << RTC_TSTR_ST_Pos)                 /*!< 0x00000020 */
#define RTC_TSTR_ST_2                (0x4U << RTC_TSTR_ST_Pos)                 /*!< 0x00000040 */
#define RTC_TSTR_SU_Pos              (0U)
#define RTC_TSTR_SU_Msk              (0xFU << RTC_TSTR_SU_Pos)                 /*!< 0x0000000F */
#define RTC_TSTR_SU                  RTC_TSTR_SU_Msk                           /*      RO      */
#define RTC_TSTR_SU_0                (0x1U << RTC_TSTR_SU_Pos)                 /*!< 0x00000001 */
#define RTC_TSTR_SU_1                (0x2U << RTC_TSTR_SU_Pos)                 /*!< 0x00000002 */
#define RTC_TSTR_SU_2                (0x4U << RTC_TSTR_SU_Pos)                 /*!< 0x00000004 */
#define RTC_TSTR_SU_3                (0x8U << RTC_TSTR_SU_Pos)                 /*!< 0x00000008 */

/********************  Bits definition for RTC_TSDR register  ****************/
#define RTC_TSDR_WDU_Pos             (13U)
#define RTC_TSDR_WDU_Msk             (0x7U << RTC_TSDR_WDU_Pos)                /*!< 0x0000E000 */
#define RTC_TSDR_WDU                 RTC_TSDR_WDU_Msk                          /*      RO      */
#define RTC_TSDR_WDU_0               (0x1U << RTC_TSDR_WDU_Pos)                /*!< 0x00002000 */
#define RTC_TSDR_WDU_1               (0x2U << RTC_TSDR_WDU_Pos)                /*!< 0x00004000 */
#define RTC_TSDR_WDU_2               (0x4U << RTC_TSDR_WDU_Pos)                /*!< 0x00008000 */
#define RTC_TSDR_MT_Pos              (12U)
#define RTC_TSDR_MT_Msk              (0x1U << RTC_TSDR_MT_Pos)                 /*!< 0x00001000 */
#define RTC_TSDR_MT                  RTC_TSDR_MT_Msk                           /*      RO      */
#define RTC_TSDR_MU_Pos              (8U)
#define RTC_TSDR_MU_Msk              (0xFU << RTC_TSDR_MU_Pos)                 /*!< 0x00000F00 */
#define RTC_TSDR_MU                  RTC_TSDR_MU_Msk                           /*      RO      */
#define RTC_TSDR_MU_0                (0x1U << RTC_TSDR_MU_Pos)                 /*!< 0x00000100 */
#define RTC_TSDR_MU_1                (0x2U << RTC_TSDR_MU_Pos)                 /*!< 0x00000200 */
#define RTC_TSDR_MU_2                (0x4U << RTC_TSDR_MU_Pos)                 /*!< 0x00000400 */
#define RTC_TSDR_MU_3                (0x8U << RTC_TSDR_MU_Pos)                 /*!< 0x00000800 */
#define RTC_TSDR_DT_Pos              (4U)
#define RTC_TSDR_DT_Msk              (0x3U << RTC_TSDR_DT_Pos)                 /*!< 0x00000030 */
#define RTC_TSDR_DT                  RTC_TSDR_DT_Msk                           /*      RO      */
#define RTC_TSDR_DT_0                (0x1U << RTC_TSDR_DT_Pos)                 /*!< 0x00000010 */
#define RTC_TSDR_DT_1                (0x2U << RTC_TSDR_DT_Pos)                 /*!< 0x00000020 */
#define RTC_TSDR_DU_Pos              (0U)
#define RTC_TSDR_DU_Msk              (0xFU << RTC_TSDR_DU_Pos)                 /*!< 0x0000000F */
#define RTC_TSDR_DU                  RTC_TSDR_DU_Msk                           /*      RO      */
#define RTC_TSDR_DU_0                (0x1U << RTC_TSDR_DU_Pos)                 /*!< 0x00000001 */
#define RTC_TSDR_DU_1                (0x2U << RTC_TSDR_DU_Pos)                 /*!< 0x00000002 */
#define RTC_TSDR_DU_2                (0x4U << RTC_TSDR_DU_Pos)                 /*!< 0x00000004 */
#define RTC_TSDR_DU_3                (0x8U << RTC_TSDR_DU_Pos)                 /*!< 0x00000008 */

/********************  Bits definition for RTC_TSSSR register  ***************/
#define RTC_TSSSR_SS_Pos             (0U)
#define RTC_TSSSR_SS_Msk             (0xFFFFU << RTC_TSSSR_SS_Pos)             /*!< 0x0000FFFF */
#define RTC_TSSSR_SS                 RTC_TSSSR_SS_Msk                          /*      RO      */

/********************  Bits definition for RTC_CALR register  ****************/
#define RTC_CALR_CALP_Pos            (15U)
#define RTC_CALR_CALP_Msk            (0x1U << RTC_CALR_CALP_Pos)               /*!< 0x00008000 */
#define RTC_CALR_CALP                RTC_CALR_CALP_Msk
#define RTC_CALR_CALW8_Pos           (14U)
#define RTC_CALR_CALW8_Msk           (0x1U << RTC_CALR_CALW8_Pos)              /*!< 0x00004000 */
#define RTC_CALR_CALW8               RTC_CALR_CALW8_Msk
#define RTC_CALR_CALW16_Pos          (13U)
#define RTC_CALR_CALW16_Msk          (0x1U << RTC_CALR_CALW16_Pos)             /*!< 0x00002000 */
#define RTC_CALR_CALW16              RTC_CALR_CALW16_Msk
#define RTC_CALR_CALM_Pos            (0U)
#define RTC_CALR_CALM_Msk            (0x1FFU << RTC_CALR_CALM_Pos)             /*!< 0x000001FF */
#define RTC_CALR_CALM                RTC_CALR_CALM_Msk
#define RTC_CALR_CALM_0              (0x001U << RTC_CALR_CALM_Pos)             /*!< 0x00000001 */
#define RTC_CALR_CALM_1              (0x002U << RTC_CALR_CALM_Pos)             /*!< 0x00000002 */
#define RTC_CALR_CALM_2              (0x004U << RTC_CALR_CALM_Pos)             /*!< 0x00000004 */
#define RTC_CALR_CALM_3              (0x008U << RTC_CALR_CALM_Pos)             /*!< 0x00000008 */
#define RTC_CALR_CALM_4              (0x010U << RTC_CALR_CALM_Pos)             /*!< 0x00000010 */
#define RTC_CALR_CALM_5              (0x020U << RTC_CALR_CALM_Pos)             /*!< 0x00000020 */
#define RTC_CALR_CALM_6              (0x040U << RTC_CALR_CALM_Pos)             /*!< 0x00000040 */
#define RTC_CALR_CALM_7              (0x080U << RTC_CALR_CALM_Pos)             /*!< 0x00000080 */
#define RTC_CALR_CALM_8              (0x100U << RTC_CALR_CALM_Pos)             /*!< 0x00000100 */

/********************  Bits definition for RTC_TAFCR register  ***************/
#define RTC_TAFCR_PC15MODE_Pos       (23U)
#define RTC_TAFCR_PC15MODE_Msk       (0x1U << RTC_TAFCR_PC15MODE_Pos)          /*!< 0x00800000 */
#define RTC_TAFCR_PC15MODE           RTC_TAFCR_PC15MODE_Msk
#define RTC_TAFCR_PC15VALUE_Pos      (22U)
#define RTC_TAFCR_PC15VALUE_Msk      (0x1U << RTC_TAFCR_PC15VALUE_Pos)         /*!< 0x00400000 */
#define RTC_TAFCR_PC15VALUE          RTC_TAFCR_PC15VALUE_Msk
#define RTC_TAFCR_PC14MODE_Pos       (21U)
#define RTC_TAFCR_PC14MODE_Msk       (0x1U << RTC_TAFCR_PC14MODE_Pos)          /*!< 0x00200000 */
#define RTC_TAFCR_PC14MODE           RTC_TAFCR_PC14MODE_Msk
#define RTC_TAFCR_PC14VALUE_Pos      (20U)
#define RTC_TAFCR_PC14VALUE_Msk      (0x1U << RTC_TAFCR_PC14VALUE_Pos)         /*!< 0x00100000 */
#define RTC_TAFCR_PC14VALUE          RTC_TAFCR_PC14VALUE_Msk
#define RTC_TAFCR_PC13MODE_Pos       (19U)
#define RTC_TAFCR_PC13MODE_Msk       (0x1U << RTC_TAFCR_PC13MODE_Pos)          /*!< 0x00080000 */
#define RTC_TAFCR_PC13MODE           RTC_TAFCR_PC13MODE_Msk
#define RTC_TAFCR_PC13VALUE_Pos      (18U)
#define RTC_TAFCR_PC13VALUE_Msk      (0x1U << RTC_TAFCR_PC13VALUE_Pos)         /*!< 0x00040000 */
#define RTC_TAFCR_PC13VALUE          RTC_TAFCR_PC13VALUE_Msk
#define RTC_TAFCR_TAMPPUDIS_Pos      (15U)
#define RTC_TAFCR_TAMPPUDIS_Msk      (0x1U << RTC_TAFCR_TAMPPUDIS_Pos)         /*!< 0x00008000 */
#define RTC_TAFCR_TAMPPUDIS          RTC_TAFCR_TAMPPUDIS_Msk
#define RTC_TAFCR_TAMPPRCH_Pos       (13U)
#define RTC_TAFCR_TAMPPRCH_Msk       (0x3U << RTC_TAFCR_TAMPPRCH_Pos)          /*!< 0x00006000 */
#define RTC_TAFCR_TAMPPRCH           RTC_TAFCR_TAMPPRCH_Msk
#define RTC_TAFCR_TAMPPRCH_0         (0x1U << RTC_TAFCR_TAMPPRCH_Pos)          /*!< 0x00002000 */
#define RTC_TAFCR_TAMPPRCH_1         (0x2U << RTC_TAFCR_TAMPPRCH_Pos)          /*!< 0x00004000 */
#define RTC_TAFCR_TAMPFLT_Pos        (11U)
#define RTC_TAFCR_TAMPFLT_Msk        (0x3U << RTC_TAFCR_TAMPFLT_Pos)           /*!< 0x00001800 */
#define RTC_TAFCR_TAMPFLT            RTC_TAFCR_TAMPFLT_Msk
#define RTC_TAFCR_TAMPFLT_0          (0x1U << RTC_TAFCR_TAMPFLT_Pos)           /*!< 0x00000800 */
#define RTC_TAFCR_TAMPFLT_1          (0x2U << RTC_TAFCR_TAMPFLT_Pos)           /*!< 0x00001000 */
#define RTC_TAFCR_TAMPFREQ_Pos       (8U)
#define RTC_TAFCR_TAMPFREQ_Msk       (0x7U << RTC_TAFCR_TAMPFREQ_Pos)          /*!< 0x00000700 */
#define RTC_TAFCR_TAMPFREQ           RTC_TAFCR_TAMPFREQ_Msk
#define RTC_TAFCR_TAMPFREQ_0         (0x1U << RTC_TAFCR_TAMPFREQ_Pos)          /*!< 0x00000100 */
#define RTC_TAFCR_TAMPFREQ_1         (0x2U << RTC_TAFCR_TAMPFREQ_Pos)          /*!< 0x00000200 */
#define RTC_TAFCR_TAMPFREQ_2         (0x4U << RTC_TAFCR_TAMPFREQ_Pos)          /*!< 0x00000400 */
#define RTC_TAFCR_TAMPTS_Pos         (7U)
#define RTC_TAFCR_TAMPTS_Msk         (0x1U << RTC_TAFCR_TAMPTS_Pos)            /*!< 0x00000080 */
#define RTC_TAFCR_TAMPTS             RTC_TAFCR_TAMPTS_Msk
#define RTC_TAFCR_TAMP2TRG_Pos       (4U)
#define RTC_TAFCR_TAMP2TRG_Msk       (0x1U << RTC_TAFCR_TAMP2TRG_Pos)          /*!< 0x00000010 */
#define RTC_TAFCR_TAMP2TRG           RTC_TAFCR_TAMP2TRG_Msk
#define RTC_TAFCR_TAMP2E_Pos         (3U)
#define RTC_TAFCR_TAMP2E_Msk         (0x1U << RTC_TAFCR_TAMP2E_Pos)            /*!< 0x00000008 */
#define RTC_TAFCR_TAMP2E             RTC_TAFCR_TAMP2E_Msk
#define RTC_TAFCR_TAMPIE_Pos         (2U)
#define RTC_TAFCR_TAMPIE_Msk         (0x1U << RTC_TAFCR_TAMPIE_Pos)            /*!< 0x00000004 */
#define RTC_TAFCR_TAMPIE             RTC_TAFCR_TAMPIE_Msk
#define RTC_TAFCR_TAMP1TRG_Pos       (1U)
#define RTC_TAFCR_TAMP1TRG_Msk       (0x1U << RTC_TAFCR_TAMP1TRG_Pos)          /*!< 0x00000002 */
#define RTC_TAFCR_TAMP1TRG           RTC_TAFCR_TAMP1TRG_Msk
#define RTC_TAFCR_TAMP1E_Pos         (0U)
#define RTC_TAFCR_TAMP1E_Msk         (0x1U << RTC_TAFCR_TAMP1E_Pos)            /*!< 0x00000001 */
#define RTC_TAFCR_TAMP1E             RTC_TAFCR_TAMP1E_Msk

/********************  Bits definition for RTC_ALRMASSR register  ************/
#define RTC_ALRMASSR_MASKSS_Pos      (24U)
#define RTC_ALRMASSR_MASKSS_Msk      (0xFU << RTC_ALRMASSR_MASKSS_Pos)
#define RTC_ALRMASSR_MASKSS          RTC_ALRMASSR_MASKSS_Msk                       /*!< 0x0F000000 */
#define RTC_ALRMASSR_MASKSS_0        (0x1U << RTC_ALRMASSR_MASKSS_Pos)             /*!< 0x01000000 */
#define RTC_ALRMASSR_MASKSS_1        (0x2U << RTC_ALRMASSR_MASKSS_Pos)             /*!< 0x02000000 */
#define RTC_ALRMASSR_MASKSS_2        (0x4U << RTC_ALRMASSR_MASKSS_Pos)             /*!< 0x04000000 */
#define RTC_ALRMASSR_MASKSS_3        (0x8U << RTC_ALRMASSR_MASKSS_Pos)             /*!< 0x08000000 */
#define RTC_ALRMASSR_SS_Pos          (0U)
#define RTC_ALRMASSR_SS_Msk          (0x7FFFU  << RTC_ALRMASSR_SS_Pos)
#define RTC_ALRMASSR_SS              RTC_ALRMASSR_SS_Msk                           /*!< 0x00007FFF */
#define RTC_ALRMASSR_SS_0            (0x1U     << RTC_ALRMASSR_SS_Pos)             /*!< 0x00000001 */
#define RTC_ALRMASSR_SS_1            (0x2U     << RTC_ALRMASSR_SS_Pos)             /*!< 0x00000002 */
#define RTC_ALRMASSR_SS_2            (0x4U     << RTC_ALRMASSR_SS_Pos)             /*!< 0x00000004 */
#define RTC_ALRMASSR_SS_3            (0x8U     << RTC_ALRMASSR_SS_Pos)             /*!< 0x00000008 */
#define RTC_ALRMASSR_SS_4            (0x10U    << RTC_ALRMASSR_SS_Pos)             /*!< 0x00000010 */
#define RTC_ALRMASSR_SS_5            (0x20U    << RTC_ALRMASSR_SS_Pos)             /*!< 0x00000020 */
#define RTC_ALRMASSR_SS_6            (0x40U    << RTC_ALRMASSR_SS_Pos)             /*!< 0x00000040 */
#define RTC_ALRMASSR_SS_7            (0x80U    << RTC_ALRMASSR_SS_Pos)             /*!< 0x00000080 */
#define RTC_ALRMASSR_SS_8            (0x100U   << RTC_ALRMASSR_SS_Pos)             /*!< 0x00000100 */
#define RTC_ALRMASSR_SS_9            (0x200U   << RTC_ALRMASSR_SS_Pos)             /*!< 0x00000200 */
#define RTC_ALRMASSR_SS_10           (0x400U   << RTC_ALRMASSR_SS_Pos)             /*!< 0x00000400 */
#define RTC_ALRMASSR_SS_11           (0x800U   << RTC_ALRMASSR_SS_Pos)             /*!< 0x00000800 */
#define RTC_ALRMASSR_SS_12           (0x1000U  << RTC_ALRMASSR_SS_Pos)             /*!< 0x00001000 */
#define RTC_ALRMASSR_SS_13           (0x2000U  << RTC_ALRMASSR_SS_Pos)             /*!< 0x00002000 */
#define RTC_ALRMASSR_SS_14           (0x4000U  << RTC_ALRMASSR_SS_Pos)             /*!< 0x00004000 */

/********************  Bits definition for RTC_ALRMBSSR register  ************/
#define RTC_ALRMBSSR_MASKSS_Pos      (24U)
#define RTC_ALRMBSSR_MASKSS_Msk      (0xFU << RTC_ALRMBSSR_MASKSS_Pos)
#define RTC_ALRMBSSR_MASKSS          RTC_ALRMBSSR_MASKSS_Msk                       /*!< 0x0F000000 */
#define RTC_ALRMBSSR_MASKSS_0        (0x1U << RTC_ALRMBSSR_MASKSS_Pos)             /*!< 0x01000000 */
#define RTC_ALRMBSSR_MASKSS_1        (0x2U << RTC_ALRMBSSR_MASKSS_Pos)             /*!< 0x02000000 */
#define RTC_ALRMBSSR_MASKSS_2        (0x4U << RTC_ALRMBSSR_MASKSS_Pos)             /*!< 0x04000000 */
#define RTC_ALRMBSSR_MASKSS_3        (0x8U << RTC_ALRMBSSR_MASKSS_Pos)             /*!< 0x08000000 */
#define RTC_ALRMBSSR_SS_Pos          (0U)
#define RTC_ALRMBSSR_SS_Msk          (0x7FFFU  << RTC_ALRMBSSR_SS_Pos)
#define RTC_ALRMBSSR_SS              RTC_ALRMBSSR_SS_Msk                           /*!< 0x00007FFF */
#define RTC_ALRMBSSR_SS_0            (0x1U     << RTC_ALRMBSSR_SS_Pos)             /*!< 0x00000001 */
#define RTC_ALRMBSSR_SS_1            (0x2U     << RTC_ALRMBSSR_SS_Pos)             /*!< 0x00000002 */
#define RTC_ALRMBSSR_SS_2            (0x4U     << RTC_ALRMBSSR_SS_Pos)             /*!< 0x00000004 */
#define RTC_ALRMBSSR_SS_3            (0x8U     << RTC_ALRMBSSR_SS_Pos)             /*!< 0x00000008 */
#define RTC_ALRMBSSR_SS_4            (0x10U    << RTC_ALRMBSSR_SS_Pos)             /*!< 0x00000010 */
#define RTC_ALRMBSSR_SS_5            (0x20U    << RTC_ALRMBSSR_SS_Pos)             /*!< 0x00000020 */
#define RTC_ALRMBSSR_SS_6            (0x40U    << RTC_ALRMBSSR_SS_Pos)             /*!< 0x00000040 */
#define RTC_ALRMBSSR_SS_7            (0x80U    << RTC_ALRMBSSR_SS_Pos)             /*!< 0x00000080 */
#define RTC_ALRMBSSR_SS_8            (0x100U   << RTC_ALRMBSSR_SS_Pos)             /*!< 0x00000100 */
#define RTC_ALRMBSSR_SS_9            (0x200U   << RTC_ALRMBSSR_SS_Pos)             /*!< 0x00000200 */
#define RTC_ALRMBSSR_SS_10           (0x400U   << RTC_ALRMBSSR_SS_Pos)             /*!< 0x00000400 */
#define RTC_ALRMBSSR_SS_11           (0x800U   << RTC_ALRMBSSR_SS_Pos)             /*!< 0x00000800 */
#define RTC_ALRMBSSR_SS_12           (0x1000U  << RTC_ALRMBSSR_SS_Pos)             /*!< 0x00001000 */
#define RTC_ALRMBSSR_SS_13           (0x2000U  << RTC_ALRMBSSR_SS_Pos)             /*!< 0x00002000 */
#define RTC_ALRMBSSR_SS_14           (0x4000U  << RTC_ALRMBSSR_SS_Pos)             /*!< 0x00004000 */

/********************  Bits definition for RTC_BKP0R register  ***************/
#define RTC_BKP0R_Pos                (0U)
#define RTC_BKP0R_Msk                (0x0000FFFFU << RTC_BKP0R_Pos)                  /*!< 0x0000FFFF */
#define RTC_BKP0R                    RTC_BKP0R_Msk

/********************  Bits definition for RTC_BKP1R register  ***************/
#define RTC_BKP1R_Pos                (0U)
#define RTC_BKP1R_Msk                (0x0000FFFFU << RTC_BKP1R_Pos)                  /*!< 0x0000FFFF */
#define RTC_BKP1R                    RTC_BKP1R_Msk

/********************  Bits definition for RTC_BKP2R register  ***************/
#define RTC_BKP2R_Pos                (0U)
#define RTC_BKP2R_Msk                (0x0000FFFFU << RTC_BKP2R_Pos)                  /*!< 0x0000FFFF */
#define RTC_BKP2R                    RTC_BKP2R_Msk

/********************  Bits definition for RTC_BKP3R register  ***************/
#define RTC_BKP3R_Pos                (0U)
#define RTC_BKP3R_Msk                (0x0000FFFFU << RTC_BKP3R_Pos)                  /*!< 0x0000FFFF */
#define RTC_BKP3R                    RTC_BKP3R_Msk

/********************  Bits definition for RTC_BKP4R register  ***************/
#define RTC_BKP4R_Pos                (0U)
#define RTC_BKP4R_Msk                (0x0000FFFFU << RTC_BKP4R_Pos)                  /*!< 0x0000FFFF */
#define RTC_BKP4R                    RTC_BKP4R_Msk

/********************  Bits definition for RTC_BKP5R register  ***************/
#define RTC_BKP5R_Pos                (0U)
#define RTC_BKP5R_Msk                (0x0000FFFFU << RTC_BKP5R_Pos)                  /*!< 0x0000FFFF */
#define RTC_BKP5R                    RTC_BKP5R_Msk

/********************  Bits definition for RTC_BKP6R register  ***************/
#define RTC_BKP6R_Pos                (0U)
#define RTC_BKP6R_Msk                (0x0000FFFFU << RTC_BKP6R_Pos)                  /*!< 0x0000FFFF */
#define RTC_BKP6R                    RTC_BKP6R_Msk

/********************  Bits definition for RTC_BKP7R register  ***************/
#define RTC_BKP7R_Pos                (0U)
#define RTC_BKP7R_Msk                (0x0000FFFFU << RTC_BKP7R_Pos)                  /*!< 0x0000FFFF */
#define RTC_BKP7R                    RTC_BKP7R_Msk

/********************  Bits definition for RTC_BKP8R register  ***************/
#define RTC_BKP8R_Pos                (0U)
#define RTC_BKP8R_Msk                (0x0000FFFFU << RTC_BKP8R_Pos)                  /*!< 0x0000FFFF */
#define RTC_BKP8R                    RTC_BKP8R_Msk

/********************  Bits definition for RTC_BKP9R register  ***************/
#define RTC_BKP9R_Pos                (0U)
#define RTC_BKP9R_Msk                (0x0000FFFFU << RTC_BKP9R_Pos)                  /*!< 0x0000FFFF */
#define RTC_BKP9R                    RTC_BKP9R_Msk

/********************  Bits definition for RTC_BKP10R register  ***************/
#define RTC_BKP10R_Pos                (0U)
#define RTC_BKP10R_Msk                (0x0000FFFFU << RTC_BKP10R_Pos)                /*!< 0x0000FFFF */
#define RTC_BKP10R                    RTC_BKP10R_Msk

/********************  Bits definition for RTC_BKP11R register  ***************/
#define RTC_BKP11R_Pos                (0U)
#define RTC_BKP11R_Msk                (0x0000FFFFU << RTC_BKP11R_Pos)                /*!< 0x0000FFFF */
#define RTC_BKP11R                    RTC_BKP11R_Msk

/********************  Bits definition for RTC_BKP12R register  ***************/
#define RTC_BKP12R_Pos                (0U)
#define RTC_BKP12R_Msk                (0x0000FFFFU << RTC_BKP12R_Pos)                /*!< 0x0000FFFF */
#define RTC_BKP12R                    RTC_BKP12R_Msk

/********************  Bits definition for RTC_BKP13R register  ***************/
#define RTC_BKP13R_Pos                (0U)
#define RTC_BKP13R_Msk                (0x0000FFFFU << RTC_BKP13R_Pos)                /*!< 0x0000FFFF */
#define RTC_BKP13R                    RTC_BKP13R_Msk

/********************  Bits definition for RTC_BKP14R register  ***************/
#define RTC_BKP14R_Pos                (0U)
#define RTC_BKP14R_Msk                (0x0000FFFFU << RTC_BKP14R_Pos)                /*!< 0x0000FFFF */
#define RTC_BKP14R                    RTC_BKP14R_Msk

/********************  Bits definition for RTC_BKP15R register  ***************/
#define RTC_BKP15R_Pos                (0U)
#define RTC_BKP15R_Msk                (0x0000FFFFU << RTC_BKP15R_Pos)                /*!< 0x0000FFFF */
#define RTC_BKP15R                    RTC_BKP15R_Msk

/********************  Bits definition for RTC_BKP16R register  ***************/
#define RTC_BKP16R_Pos                (0U)
#define RTC_BKP16R_Msk                (0x0000FFFFU << RTC_BKP16R_Pos)                /*!< 0x0000FFFF */
#define RTC_BKP16R                    RTC_BKP16R_Msk

/********************  Bits definition for RTC_BKP17R register  ***************/
#define RTC_BKP17R_Pos                (0U)
#define RTC_BKP17R_Msk                (0x0000FFFFU << RTC_BKP17R_Pos)                /*!< 0x0000FFFF */
#define RTC_BKP17R                    RTC_BKP17R_Msk

/********************  Bits definition for RTC_BKP18R register  ***************/
#define RTC_BKP18R_Pos                (0U)
#define RTC_BKP18R_Msk                (0x0000FFFFU << RTC_BKP18R_Pos)                /*!< 0x0000FFFF */
#define RTC_BKP18R                    RTC_BKP18R_Msk

/********************  Bits definition for RTC_BKP19R register  ***************/
#define RTC_BKP19R_Pos                (0U)
#define RTC_BKP19R_Msk                (0x0000FFFFU << RTC_BKP19R_Pos)                /*!< 0x0000FFFF */
#define RTC_BKP19R                    RTC_BKP19R_Msk


/******************** Number of backup registers ******************************/
#define RTC_BKP_NUMBER                       0x00000014U                             /* 20 */


/******************************************************************************/
/*                                                                            */
/*                      Inter-integrated Circuit Interface (I2C)              */
/*                                                                            */
/******************************************************************************/
/*******************  Bit definition for I2C_CR1 register  *******************/
#define I2C_CR1_PE_Pos               (0U)
#define I2C_CR1_PE_Msk               (0x1UL << I2C_CR1_PE_Pos)                 /*!< 0x00000001 */
#define I2C_CR1_PE                   I2C_CR1_PE_Msk                            /*!< Peripheral enable */
#define I2C_CR1_TXIE_Pos             (1U)
#define I2C_CR1_TXIE_Msk             (0x1UL << I2C_CR1_TXIE_Pos)               /*!< 0x00000002 */
#define I2C_CR1_TXIE                 I2C_CR1_TXIE_Msk                          /*!< TX interrupt enable */
#define I2C_CR1_RXIE_Pos             (2U)
#define I2C_CR1_RXIE_Msk             (0x1UL << I2C_CR1_RXIE_Pos)               /*!< 0x00000004 */
#define I2C_CR1_RXIE                 I2C_CR1_RXIE_Msk                          /*!< RX interrupt enable */
#define I2C_CR1_ADDRIE_Pos           (3U)
#define I2C_CR1_ADDRIE_Msk           (0x1UL << I2C_CR1_ADDRIE_Pos)             /*!< 0x00000008 */
#define I2C_CR1_ADDRIE               I2C_CR1_ADDRIE_Msk                        /*!< Address match interrupt enable */
#define I2C_CR1_NACKIE_Pos           (4U)
#define I2C_CR1_NACKIE_Msk           (0x1UL << I2C_CR1_NACKIE_Pos)             /*!< 0x00000010 */
#define I2C_CR1_NACKIE               I2C_CR1_NACKIE_Msk                        /*!< NACK received interrupt enable */
#define I2C_CR1_STOPIE_Pos           (5U)
#define I2C_CR1_STOPIE_Msk           (0x1UL << I2C_CR1_STOPIE_Pos)             /*!< 0x00000020 */
#define I2C_CR1_STOPIE               I2C_CR1_STOPIE_Msk                        /*!< STOP detection interrupt enable */
#define I2C_CR1_TCIE_Pos             (6U)
#define I2C_CR1_TCIE_Msk             (0x1UL << I2C_CR1_TCIE_Pos)               /*!< 0x00000040 */
#define I2C_CR1_TCIE                 I2C_CR1_TCIE_Msk                          /*!< Transfer complete interrupt enable */
#define I2C_CR1_ERRIE_Pos            (7U)
#define I2C_CR1_ERRIE_Msk            (0x1UL << I2C_CR1_ERRIE_Pos)              /*!< 0x00000080 */
#define I2C_CR1_ERRIE                I2C_CR1_ERRIE_Msk                         /*!< Errors interrupt enable */
#define I2C_CR1_DNF_Pos              (8U)
#define I2C_CR1_DNF_Msk              (0xFUL << I2C_CR1_DNF_Pos)                /*!< 0x00000F00 */
#define I2C_CR1_DNF                  I2C_CR1_DNF_Msk                           /*!< Digital noise filter */
#define I2C_CR1_ANFOFF_Pos           (12U)
#define I2C_CR1_ANFOFF_Msk           (0x1UL << I2C_CR1_ANFOFF_Pos)             /*!< 0x00001000 */
#define I2C_CR1_ANFOFF               I2C_CR1_ANFOFF_Msk                        /*!< Analog noise filter OFF */
#define I2C_CR1_TXDMAEN_Pos          (14U)
#define I2C_CR1_TXDMAEN_Msk          (0x1UL << I2C_CR1_TXDMAEN_Pos)            /*!< 0x00004000 */
#define I2C_CR1_TXDMAEN              I2C_CR1_TXDMAEN_Msk                       /*!< DMA transmission requests enable */
#define I2C_CR1_RXDMAEN_Pos          (15U)
#define I2C_CR1_RXDMAEN_Msk          (0x1UL << I2C_CR1_RXDMAEN_Pos)            /*!< 0x00008000 */
#define I2C_CR1_RXDMAEN              I2C_CR1_RXDMAEN_Msk                       /*!< DMA reception requests enable */
#define I2C_CR1_SBC_Pos              (16U)
#define I2C_CR1_SBC_Msk              (0x1UL << I2C_CR1_SBC_Pos)                /*!< 0x00010000 */
#define I2C_CR1_SBC                  I2C_CR1_SBC_Msk                           /*!< Slave byte control */
#define I2C_CR1_NOSTRETCH_Pos        (17U)
#define I2C_CR1_NOSTRETCH_Msk        (0x1UL << I2C_CR1_NOSTRETCH_Pos)          /*!< 0x00020000 */
#define I2C_CR1_NOSTRETCH            I2C_CR1_NOSTRETCH_Msk                     /*!< Clock stretching disable */
#define I2C_CR1_WUPEN_Pos            (18U)
#define I2C_CR1_WUPEN_Msk            (0x1UL << I2C_CR1_WUPEN_Pos)              /*!< 0x00040000 */
#define I2C_CR1_WUPEN                I2C_CR1_WUPEN_Msk                         /*!< Wakeup from STOP enable */
#define I2C_CR1_GCEN_Pos             (19U)
#define I2C_CR1_GCEN_Msk             (0x1UL << I2C_CR1_GCEN_Pos)               /*!< 0x00080000 */
#define I2C_CR1_GCEN                 I2C_CR1_GCEN_Msk                          /*!< General call enable */
#define I2C_CR1_SMBHEN_Pos           (20U)
#define I2C_CR1_SMBHEN_Msk           (0x1UL << I2C_CR1_SMBHEN_Pos)             /*!< 0x00100000 */
#define I2C_CR1_SMBHEN               I2C_CR1_SMBHEN_Msk                        /*!< SMBus host address enable */
#define I2C_CR1_SMBDEN_Pos           (21U)
#define I2C_CR1_SMBDEN_Msk           (0x1UL << I2C_CR1_SMBDEN_Pos)             /*!< 0x00200000 */
#define I2C_CR1_SMBDEN               I2C_CR1_SMBDEN_Msk                        /*!< SMBus device default address enable */
#define I2C_CR1_ALERTEN_Pos          (22U)
#define I2C_CR1_ALERTEN_Msk          (0x1UL << I2C_CR1_ALERTEN_Pos)            /*!< 0x00400000 */
#define I2C_CR1_ALERTEN              I2C_CR1_ALERTEN_Msk                       /*!< SMBus alert enable */
#define I2C_CR1_PECEN_Pos            (23U)
#define I2C_CR1_PECEN_Msk            (0x1UL << I2C_CR1_PECEN_Pos)              /*!< 0x00800000 */
#define I2C_CR1_PECEN                I2C_CR1_PECEN_Msk                         /*!< PEC enable */

/******************  Bit definition for I2C_CR2 register  ********************/
#define I2C_CR2_SADD_Pos             (0U)
#define I2C_CR2_SADD_Msk             (0x3FFUL << I2C_CR2_SADD_Pos)             /*!< 0x000003FF */
#define I2C_CR2_SADD                 I2C_CR2_SADD_Msk                          /*!< Slave address (master mode) */
#define I2C_CR2_RD_WRN_Pos           (10U)
#define I2C_CR2_RD_WRN_Msk           (0x1UL << I2C_CR2_RD_WRN_Pos)             /*!< 0x00000400 */
#define I2C_CR2_RD_WRN               I2C_CR2_RD_WRN_Msk                        /*!< Transfer direction (master mode) */
#define I2C_CR2_ADD10_Pos            (11U)
#define I2C_CR2_ADD10_Msk            (0x1UL << I2C_CR2_ADD10_Pos)              /*!< 0x00000800 */
#define I2C_CR2_ADD10                I2C_CR2_ADD10_Msk                         /*!< 10-bit addressing mode (master mode) */
#define I2C_CR2_HEAD10R_Pos          (12U)
#define I2C_CR2_HEAD10R_Msk          (0x1UL << I2C_CR2_HEAD10R_Pos)            /*!< 0x00001000 */
#define I2C_CR2_HEAD10R              I2C_CR2_HEAD10R_Msk                       /*!< 10-bit address header only read direction (master mode) */
#define I2C_CR2_START_Pos            (13U)
#define I2C_CR2_START_Msk            (0x1UL << I2C_CR2_START_Pos)              /*!< 0x00002000 */
#define I2C_CR2_START                I2C_CR2_START_Msk                         /*!< START generation */
#define I2C_CR2_STOP_Pos             (14U)
#define I2C_CR2_STOP_Msk             (0x1UL << I2C_CR2_STOP_Pos)               /*!< 0x00004000 */
#define I2C_CR2_STOP                 I2C_CR2_STOP_Msk                          /*!< STOP generation (master mode) */
#define I2C_CR2_NACK_Pos             (15U)
#define I2C_CR2_NACK_Msk             (0x1UL << I2C_CR2_NACK_Pos)               /*!< 0x00008000 */
#define I2C_CR2_NACK                 I2C_CR2_NACK_Msk                          /*!< NACK generation (slave mode) */
#define I2C_CR2_NBYTES_Pos           (16U)
#define I2C_CR2_NBYTES_Msk           (0xFFUL << I2C_CR2_NBYTES_Pos)            /*!< 0x00FF0000 */
#define I2C_CR2_NBYTES               I2C_CR2_NBYTES_Msk                        /*!< Number of bytes */
#define I2C_CR2_RELOAD_Pos           (24U)
#define I2C_CR2_RELOAD_Msk           (0x1UL << I2C_CR2_RELOAD_Pos)             /*!< 0x01000000 */
#define I2C_CR2_RELOAD               I2C_CR2_RELOAD_Msk                        /*!< NBYTES reload mode */
#define I2C_CR2_AUTOEND_Pos          (25U)
#define I2C_CR2_AUTOEND_Msk          (0x1UL << I2C_CR2_AUTOEND_Pos)            /*!< 0x02000000 */
#define I2C_CR2_AUTOEND              I2C_CR2_AUTOEND_Msk                       /*!< Automatic end mode (master mode) */
#define I2C_CR2_PECBYTE_Pos          (26U)
#define I2C_CR2_PECBYTE_Msk          (0x1UL << I2C_CR2_PECBYTE_Pos)            /*!< 0x04000000 */
#define I2C_CR2_PECBYTE              I2C_CR2_PECBYTE_Msk                       /*!< Packet error checking byte */

/*******************  Bit definition for I2C_OAR1 register  ******************/
#define I2C_OAR1_OA1_Pos             (0U)
#define I2C_OAR1_OA1_Msk             (0x3FFUL << I2C_OAR1_OA1_Pos)             /*!< 0x000003FF */
#define I2C_OAR1_OA1                 I2C_OAR1_OA1_Msk                          /*!< Interface own address 1 */
#define I2C_OAR1_OA1MODE_Pos         (10U)
#define I2C_OAR1_OA1MODE_Msk         (0x1UL << I2C_OAR1_OA1MODE_Pos)           /*!< 0x00000400 */
#define I2C_OAR1_OA1MODE             I2C_OAR1_OA1MODE_Msk                      /*!< Own address 1 10-bit mode */
#define I2C_OAR1_OA1EN_Pos           (15U)
#define I2C_OAR1_OA1EN_Msk           (0x1UL << I2C_OAR1_OA1EN_Pos)             /*!< 0x00008000 */
#define I2C_OAR1_OA1EN               I2C_OAR1_OA1EN_Msk                        /*!< Own address 1 enable */

/*******************  Bit definition for I2C_OAR2 register  ******************/
#define I2C_OAR2_OA2_Pos             (1U)
#define I2C_OAR2_OA2_Msk             (0x7FUL << I2C_OAR2_OA2_Pos)              /*!< 0x000000FE */
#define I2C_OAR2_OA2                 I2C_OAR2_OA2_Msk                          /*!< Interface own address 2 */
#define I2C_OAR2_OA2MSK_Pos          (8U)
#define I2C_OAR2_OA2MSK_Msk          (0x7UL << I2C_OAR2_OA2MSK_Pos)            /*!< 0x00000700 */
#define I2C_OAR2_OA2MSK              I2C_OAR2_OA2MSK_Msk                       /*!< Own address 2 masks */
#define I2C_OAR2_OA2NOMASK           (0U)                                      /*!< No mask                                        */
#define I2C_OAR2_OA2MASK01_Pos       (8U)
#define I2C_OAR2_OA2MASK01_Msk       (0x1UL << I2C_OAR2_OA2MASK01_Pos)         /*!< 0x00000100 */
#define I2C_OAR2_OA2MASK01           I2C_OAR2_OA2MASK01_Msk                    /*!< OA2[1] is masked, Only OA2[7:2] are compared   */
#define I2C_OAR2_OA2MASK02_Pos       (9U)
#define I2C_OAR2_OA2MASK02_Msk       (0x1UL << I2C_OAR2_OA2MASK02_Pos)         /*!< 0x00000200 */
#define I2C_OAR2_OA2MASK02           I2C_OAR2_OA2MASK02_Msk                    /*!< OA2[2:1] is masked, Only OA2[7:3] are compared */
#define I2C_OAR2_OA2MASK03_Pos       (8U)
#define I2C_OAR2_OA2MASK03_Msk       (0x3UL << I2C_OAR2_OA2MASK03_Pos)         /*!< 0x00000300 */
#define I2C_OAR2_OA2MASK03           I2C_OAR2_OA2MASK03_Msk                    /*!< OA2[3:1] is masked, Only OA2[7:4] are compared */
#define I2C_OAR2_OA2MASK04_Pos       (10U)
#define I2C_OAR2_OA2MASK04_Msk       (0x1UL << I2C_OAR2_OA2MASK04_Pos)         /*!< 0x00000400 */
#define I2C_OAR2_OA2MASK04           I2C_OAR2_OA2MASK04_Msk                    /*!< OA2[4:1] is masked, Only OA2[7:5] are compared */
#define I2C_OAR2_OA2MASK05_Pos       (8U)
#define I2C_OAR2_OA2MASK05_Msk       (0x5UL << I2C_OAR2_OA2MASK05_Pos)         /*!< 0x00000500 */
#define I2C_OAR2_OA2MASK05           I2C_OAR2_OA2MASK05_Msk                    /*!< OA2[5:1] is masked, Only OA2[7:6] are compared */
#define I2C_OAR2_OA2MASK06_Pos       (9U)
#define I2C_OAR2_OA2MASK06_Msk       (0x3UL << I2C_OAR2_OA2MASK06_Pos)         /*!< 0x00000600 */
#define I2C_OAR2_OA2MASK06           I2C_OAR2_OA2MASK06_Msk                    /*!< OA2[6:1] is masked, Only OA2[7] are compared   */
#define I2C_OAR2_OA2MASK07_Pos       (8U)
#define I2C_OAR2_OA2MASK07_Msk       (0x7UL << I2C_OAR2_OA2MASK07_Pos)         /*!< 0x00000700 */
#define I2C_OAR2_OA2MASK07           I2C_OAR2_OA2MASK07_Msk                    /*!< OA2[7:1] is masked, No comparison is done      */
#define I2C_OAR2_OA2EN_Pos           (15U)
#define I2C_OAR2_OA2EN_Msk           (0x1UL << I2C_OAR2_OA2EN_Pos)             /*!< 0x00008000 */
#define I2C_OAR2_OA2EN               I2C_OAR2_OA2EN_Msk                        /*!< Own address 2 enable */

/*******************  Bit definition for I2C_TIMINGR register *******************/
#define I2C_TIMINGR_SCLL_Pos         (0U)
#define I2C_TIMINGR_SCLL_Msk         (0xFFUL << I2C_TIMINGR_SCLL_Pos)          /*!< 0x000000FF */
#define I2C_TIMINGR_SCLL             I2C_TIMINGR_SCLL_Msk                      /*!< SCL low period (master mode) */
#define I2C_TIMINGR_SCLH_Pos         (8U)
#define I2C_TIMINGR_SCLH_Msk         (0xFFUL << I2C_TIMINGR_SCLH_Pos)          /*!< 0x0000FF00 */
#define I2C_TIMINGR_SCLH             I2C_TIMINGR_SCLH_Msk                      /*!< SCL high period (master mode) */
#define I2C_TIMINGR_SDADEL_Pos       (16U)
#define I2C_TIMINGR_SDADEL_Msk       (0xFUL << I2C_TIMINGR_SDADEL_Pos)         /*!< 0x000F0000 */
#define I2C_TIMINGR_SDADEL           I2C_TIMINGR_SDADEL_Msk                    /*!< Data hold time */
#define I2C_TIMINGR_SCLDEL_Pos       (20U)
#define I2C_TIMINGR_SCLDEL_Msk       (0xFUL << I2C_TIMINGR_SCLDEL_Pos)         /*!< 0x00F00000 */
#define I2C_TIMINGR_SCLDEL           I2C_TIMINGR_SCLDEL_Msk                    /*!< Data setup time */
#define I2C_TIMINGR_PRESC_Pos        (28U)
#define I2C_TIMINGR_PRESC_Msk        (0xFUL << I2C_TIMINGR_PRESC_Pos)          /*!< 0xF0000000 */
#define I2C_TIMINGR_PRESC            I2C_TIMINGR_PRESC_Msk                     /*!< Timings prescaler */

/******************* Bit definition for I2C_TIMEOUTR register *******************/
#define I2C_TIMEOUTR_TIMEOUTA_Pos    (0U)
#define I2C_TIMEOUTR_TIMEOUTA_Msk    (0xFFFUL << I2C_TIMEOUTR_TIMEOUTA_Pos)    /*!< 0x00000FFF */
#define I2C_TIMEOUTR_TIMEOUTA        I2C_TIMEOUTR_TIMEOUTA_Msk                 /*!< Bus timeout A */
#define I2C_TIMEOUTR_TIDLE_Pos       (12U)
#define I2C_TIMEOUTR_TIDLE_Msk       (0x1UL << I2C_TIMEOUTR_TIDLE_Pos)         /*!< 0x00001000 */
#define I2C_TIMEOUTR_TIDLE           I2C_TIMEOUTR_TIDLE_Msk                    /*!< Idle clock timeout detection */
#define I2C_TIMEOUTR_TIMOUTEN_Pos    (15U)
#define I2C_TIMEOUTR_TIMOUTEN_Msk    (0x1UL << I2C_TIMEOUTR_TIMOUTEN_Pos)      /*!< 0x00008000 */
#define I2C_TIMEOUTR_TIMOUTEN        I2C_TIMEOUTR_TIMOUTEN_Msk                 /*!< Clock timeout enable */
#define I2C_TIMEOUTR_TIMEOUTB_Pos    (16U)
#define I2C_TIMEOUTR_TIMEOUTB_Msk    (0xFFFUL << I2C_TIMEOUTR_TIMEOUTB_Pos)    /*!< 0x0FFF0000 */
#define I2C_TIMEOUTR_TIMEOUTB        I2C_TIMEOUTR_TIMEOUTB_Msk                 /*!< Bus timeout B*/
#define I2C_TIMEOUTR_TEXTEN_Pos      (31U)
#define I2C_TIMEOUTR_TEXTEN_Msk      (0x1UL << I2C_TIMEOUTR_TEXTEN_Pos)        /*!< 0x80000000 */
#define I2C_TIMEOUTR_TEXTEN          I2C_TIMEOUTR_TEXTEN_Msk                   /*!< Extended clock timeout enable */

/******************  Bit definition for I2C_ISR register  *********************/
#define I2C_ISR_TXE_Pos              (0U)
#define I2C_ISR_TXE_Msk              (0x1UL << I2C_ISR_TXE_Pos)                /*!< 0x00000001 */
#define I2C_ISR_TXE                  I2C_ISR_TXE_Msk                           /*!< Transmit data register empty */
#define I2C_ISR_TXIS_Pos             (1U)
#define I2C_ISR_TXIS_Msk             (0x1UL << I2C_ISR_TXIS_Pos)               /*!< 0x00000002 */
#define I2C_ISR_TXIS                 I2C_ISR_TXIS_Msk                          /*!< Transmit interrupt status */
#define I2C_ISR_RXNE_Pos             (2U)
#define I2C_ISR_RXNE_Msk             (0x1UL << I2C_ISR_RXNE_Pos)               /*!< 0x00000004 */
#define I2C_ISR_RXNE                 I2C_ISR_RXNE_Msk                          /*!< Receive data register not empty */
#define I2C_ISR_ADDR_Pos             (3U)
#define I2C_ISR_ADDR_Msk             (0x1UL << I2C_ISR_ADDR_Pos)               /*!< 0x00000008 */
#define I2C_ISR_ADDR                 I2C_ISR_ADDR_Msk                          /*!< Address matched (slave mode)*/
#define I2C_ISR_NACKF_Pos            (4U)
#define I2C_ISR_NACKF_Msk            (0x1UL << I2C_ISR_NACKF_Pos)              /*!< 0x00000010 */
#define I2C_ISR_NACKF                I2C_ISR_NACKF_Msk                         /*!< NACK received flag */
#define I2C_ISR_STOPF_Pos            (5U)
#define I2C_ISR_STOPF_Msk            (0x1UL << I2C_ISR_STOPF_Pos)              /*!< 0x00000020 */
#define I2C_ISR_STOPF                I2C_ISR_STOPF_Msk                         /*!< STOP detection flag */
#define I2C_ISR_TC_Pos               (6U)
#define I2C_ISR_TC_Msk               (0x1UL << I2C_ISR_TC_Pos)                 /*!< 0x00000040 */
#define I2C_ISR_TC                   I2C_ISR_TC_Msk                            /*!< Transfer complete (master mode) */
#define I2C_ISR_TCR_Pos              (7U)
#define I2C_ISR_TCR_Msk              (0x1UL << I2C_ISR_TCR_Pos)                /*!< 0x00000080 */
#define I2C_ISR_TCR                  I2C_ISR_TCR_Msk                           /*!< Transfer complete reload */
#define I2C_ISR_BERR_Pos             (8U)
#define I2C_ISR_BERR_Msk             (0x1UL << I2C_ISR_BERR_Pos)               /*!< 0x00000100 */
#define I2C_ISR_BERR                 I2C_ISR_BERR_Msk                          /*!< Bus error */
#define I2C_ISR_ARLO_Pos             (9U)
#define I2C_ISR_ARLO_Msk             (0x1UL << I2C_ISR_ARLO_Pos)               /*!< 0x00000200 */
#define I2C_ISR_ARLO                 I2C_ISR_ARLO_Msk                          /*!< Arbitration lost */
#define I2C_ISR_OVR_Pos              (10U)
#define I2C_ISR_OVR_Msk              (0x1UL << I2C_ISR_OVR_Pos)                /*!< 0x00000400 */
#define I2C_ISR_OVR                  I2C_ISR_OVR_Msk                           /*!< Overrun/Underrun */
#define I2C_ISR_PECERR_Pos           (11U)
#define I2C_ISR_PECERR_Msk           (0x1UL << I2C_ISR_PECERR_Pos)             /*!< 0x00000800 */
#define I2C_ISR_PECERR               I2C_ISR_PECERR_Msk                        /*!< PEC error in reception */
#define I2C_ISR_TIMEOUT_Pos          (12U)
#define I2C_ISR_TIMEOUT_Msk          (0x1UL << I2C_ISR_TIMEOUT_Pos)            /*!< 0x00001000 */
#define I2C_ISR_TIMEOUT              I2C_ISR_TIMEOUT_Msk                       /*!< Timeout or Tlow detection flag */
#define I2C_ISR_ALERT_Pos            (13U)
#define I2C_ISR_ALERT_Msk            (0x1UL << I2C_ISR_ALERT_Pos)              /*!< 0x00002000 */
#define I2C_ISR_ALERT                I2C_ISR_ALERT_Msk                         /*!< SMBus alert */
#define I2C_ISR_BUSY_Pos             (15U)
#define I2C_ISR_BUSY_Msk             (0x1UL << I2C_ISR_BUSY_Pos)               /*!< 0x00008000 */
#define I2C_ISR_BUSY                 I2C_ISR_BUSY_Msk                          /*!< Bus busy */
#define I2C_ISR_DIR_Pos              (16U)
#define I2C_ISR_DIR_Msk              (0x1UL << I2C_ISR_DIR_Pos)                /*!< 0x00010000 */
#define I2C_ISR_DIR                  I2C_ISR_DIR_Msk                           /*!< Transfer direction (slave mode) */
#define I2C_ISR_ADDCODE_Pos          (17U)
#define I2C_ISR_ADDCODE_Msk          (0x7FUL << I2C_ISR_ADDCODE_Pos)           /*!< 0x00FE0000 */
#define I2C_ISR_ADDCODE              I2C_ISR_ADDCODE_Msk                       /*!< Address match code (slave mode) */

/******************  Bit definition for I2C_ICR register  *********************/
#define I2C_ICR_ADDRCF_Pos           (3U)
#define I2C_ICR_ADDRCF_Msk           (0x1UL << I2C_ICR_ADDRCF_Pos)             /*!< 0x00000008 */
#define I2C_ICR_ADDRCF               I2C_ICR_ADDRCF_Msk                        /*!< Address matched clear flag */
#define I2C_ICR_NACKCF_Pos           (4U)
#define I2C_ICR_NACKCF_Msk           (0x1UL << I2C_ICR_NACKCF_Pos)             /*!< 0x00000010 */
#define I2C_ICR_NACKCF               I2C_ICR_NACKCF_Msk                        /*!< NACK clear flag */
#define I2C_ICR_STOPCF_Pos           (5U)
#define I2C_ICR_STOPCF_Msk           (0x1UL << I2C_ICR_STOPCF_Pos)             /*!< 0x00000020 */
#define I2C_ICR_STOPCF               I2C_ICR_STOPCF_Msk                        /*!< STOP detection clear flag */
#define I2C_ICR_BERRCF_Pos           (8U)
#define I2C_ICR_BERRCF_Msk           (0x1UL << I2C_ICR_BERRCF_Pos)             /*!< 0x00000100 */
#define I2C_ICR_BERRCF               I2C_ICR_BERRCF_Msk                        /*!< Bus error clear flag */
#define I2C_ICR_ARLOCF_Pos           (9U)
#define I2C_ICR_ARLOCF_Msk           (0x1UL << I2C_ICR_ARLOCF_Pos)             /*!< 0x00000200 */
#define I2C_ICR_ARLOCF               I2C_ICR_ARLOCF_Msk                        /*!< Arbitration lost clear flag */
#define I2C_ICR_OVRCF_Pos            (10U)
#define I2C_ICR_OVRCF_Msk            (0x1UL << I2C_ICR_OVRCF_Pos)              /*!< 0x00000400 */
#define I2C_ICR_OVRCF                I2C_ICR_OVRCF_Msk                         /*!< Overrun/Underrun clear flag */
#define I2C_ICR_PECCF_Pos            (11U)
#define I2C_ICR_PECCF_Msk            (0x1UL << I2C_ICR_PECCF_Pos)              /*!< 0x00000800 */
#define I2C_ICR_PECCF                I2C_ICR_PECCF_Msk                         /*!< PAC error clear flag */
#define I2C_ICR_TIMOUTCF_Pos         (12U)
#define I2C_ICR_TIMOUTCF_Msk         (0x1UL << I2C_ICR_TIMOUTCF_Pos)           /*!< 0x00001000 */
#define I2C_ICR_TIMOUTCF             I2C_ICR_TIMOUTCF_Msk                      /*!< Timeout clear flag */
#define I2C_ICR_ALERTCF_Pos          (13U)
#define I2C_ICR_ALERTCF_Msk          (0x1UL << I2C_ICR_ALERTCF_Pos)            /*!< 0x00002000 */
#define I2C_ICR_ALERTCF              I2C_ICR_ALERTCF_Msk                       /*!< Alert clear flag */

/******************  Bit definition for I2C_PECR register  *********************/
#define I2C_PECR_PEC_Pos             (0U)
#define I2C_PECR_PEC_Msk             (0xFFUL << I2C_PECR_PEC_Pos)              /*!< 0x000000FF */
#define I2C_PECR_PEC                 I2C_PECR_PEC_Msk                          /*!< PEC register */

/******************  Bit definition for I2C_RXDR register  *********************/
#define I2C_RXDR_RXDATA_Pos          (0U)
#define I2C_RXDR_RXDATA_Msk          (0xFFUL << I2C_RXDR_RXDATA_Pos)           /*!< 0x000000FF */
#define I2C_RXDR_RXDATA              I2C_RXDR_RXDATA_Msk                       /*!< 8-bit receive data */

/******************  Bit definition for I2C_TXDR register  *********************/
#define I2C_TXDR_TXDATA_Pos          (0U)
#define I2C_TXDR_TXDATA_Msk          (0xFFUL << I2C_TXDR_TXDATA_Pos)           /*!< 0x000000FF */
#define I2C_TXDR_TXDATA              I2C_TXDR_TXDATA_Msk                       /*!< 8-bit transmit data */




/******************************************************************************/
/*                                                                            */
/*                        Serial Peripheral Interface (SPI)                   */
/*                                                                            */
/******************************************************************************/
/*******************  Bit definition for SPI_CR1 register  ********************/
#define SPI_CR1_CPHA_Pos            (0U)
#define SPI_CR1_CPHA_Msk            (0x1UL << SPI_CR1_CPHA_Pos)                /*!< 0x00000001 */
#define SPI_CR1_CPHA                SPI_CR1_CPHA_Msk                           /*!<Clock Phase      */
#define SPI_CR1_CPOL_Pos            (1U)
#define SPI_CR1_CPOL_Msk            (0x1UL << SPI_CR1_CPOL_Pos)                /*!< 0x00000002 */
#define SPI_CR1_CPOL                SPI_CR1_CPOL_Msk                           /*!<Clock Polarity   */
#define SPI_CR1_MSTR_Pos            (2U)
#define SPI_CR1_MSTR_Msk            (0x1UL << SPI_CR1_MSTR_Pos)                /*!< 0x00000004 */
#define SPI_CR1_MSTR                SPI_CR1_MSTR_Msk                           /*!<Master Selection */

#define SPI_CR1_BR_Pos              (3U)
#define SPI_CR1_BR_Msk              (0x7UL << SPI_CR1_BR_Pos)                  /*!< 0x00000038 */
#define SPI_CR1_BR                  SPI_CR1_BR_Msk                             /*!<BR[2:0] bits (Baud Rate Control) */
#define SPI_CR1_BR_0                (0x1UL << SPI_CR1_BR_Pos)                  /*!< 0x00000008 */
#define SPI_CR1_BR_1                (0x2UL << SPI_CR1_BR_Pos)                  /*!< 0x00000010 */
#define SPI_CR1_BR_2                (0x4UL << SPI_CR1_BR_Pos)                  /*!< 0x00000020 */

#define SPI_CR1_SPE_Pos             (6U)
#define SPI_CR1_SPE_Msk             (0x1UL << SPI_CR1_SPE_Pos)                 /*!< 0x00000040 */
#define SPI_CR1_SPE                 SPI_CR1_SPE_Msk                            /*!<SPI Enable                          */
#define SPI_CR1_LSBFIRST_Pos        (7U)
#define SPI_CR1_LSBFIRST_Msk        (0x1UL << SPI_CR1_LSBFIRST_Pos)            /*!< 0x00000080 */
#define SPI_CR1_LSBFIRST            SPI_CR1_LSBFIRST_Msk                       /*!<Frame Format                        */
#define SPI_CR1_SSI_Pos             (8U)
#define SPI_CR1_SSI_Msk             (0x1UL << SPI_CR1_SSI_Pos)                 /*!< 0x00000100 */
#define SPI_CR1_SSI                 SPI_CR1_SSI_Msk                            /*!<Internal slave select               */
#define SPI_CR1_SSM_Pos             (9U)
#define SPI_CR1_SSM_Msk             (0x1UL << SPI_CR1_SSM_Pos)                 /*!< 0x00000200 */
#define SPI_CR1_SSM                 SPI_CR1_SSM_Msk                            /*!<Software slave management           */
#define SPI_CR1_RXONLY_Pos          (10U)
#define SPI_CR1_RXONLY_Msk          (0x1UL << SPI_CR1_RXONLY_Pos)              /*!< 0x00000400 */
#define SPI_CR1_RXONLY              SPI_CR1_RXONLY_Msk                         /*!<Receive only                        */
#define SPI_CR1_CRCL_Pos            (11U)
#define SPI_CR1_CRCL_Msk            (0x1UL << SPI_CR1_CRCL_Pos)                /*!< 0x00000800 */
#define SPI_CR1_CRCL                SPI_CR1_CRCL_Msk                           /*!< CRC Length */
#define SPI_CR1_CRCNEXT_Pos         (12U)
#define SPI_CR1_CRCNEXT_Msk         (0x1UL << SPI_CR1_CRCNEXT_Pos)             /*!< 0x00001000 */
#define SPI_CR1_CRCNEXT             SPI_CR1_CRCNEXT_Msk                        /*!<Transmit CRC next                   */
#define SPI_CR1_CRCEN_Pos           (13U)
#define SPI_CR1_CRCEN_Msk           (0x1UL << SPI_CR1_CRCEN_Pos)               /*!< 0x00002000 */
#define SPI_CR1_CRCEN               SPI_CR1_CRCEN_Msk                          /*!<Hardware CRC calculation enable     */
#define SPI_CR1_BIDIOE_Pos          (14U)
#define SPI_CR1_BIDIOE_Msk          (0x1UL << SPI_CR1_BIDIOE_Pos)              /*!< 0x00004000 */
#define SPI_CR1_BIDIOE              SPI_CR1_BIDIOE_Msk                         /*!<Output enable in bidirectional mode */
#define SPI_CR1_BIDIMODE_Pos        (15U)
#define SPI_CR1_BIDIMODE_Msk        (0x1UL << SPI_CR1_BIDIMODE_Pos)            /*!< 0x00008000 */
#define SPI_CR1_BIDIMODE            SPI_CR1_BIDIMODE_Msk                       /*!<Bidirectional data mode enable      */

/*******************  Bit definition for SPI_CR2 register  ********************/
#define SPI_CR2_RXDMAEN_Pos         (0U)
#define SPI_CR2_RXDMAEN_Msk         (0x1UL << SPI_CR2_RXDMAEN_Pos)             /*!< 0x00000001 */
#define SPI_CR2_RXDMAEN             SPI_CR2_RXDMAEN_Msk                        /*!< Rx Buffer DMA Enable */
#define SPI_CR2_TXDMAEN_Pos         (1U)
#define SPI_CR2_TXDMAEN_Msk         (0x1UL << SPI_CR2_TXDMAEN_Pos)             /*!< 0x00000002 */
#define SPI_CR2_TXDMAEN             SPI_CR2_TXDMAEN_Msk                        /*!< Tx Buffer DMA Enable */
#define SPI_CR2_SSOE_Pos            (2U)
#define SPI_CR2_SSOE_Msk            (0x1UL << SPI_CR2_SSOE_Pos)                /*!< 0x00000004 */
#define SPI_CR2_SSOE                SPI_CR2_SSOE_Msk                           /*!< SS Output Enable */
#define SPI_CR2_NSSP_Pos            (3U)
#define SPI_CR2_NSSP_Msk            (0x1UL << SPI_CR2_NSSP_Pos)                /*!< 0x00000008 */
#define SPI_CR2_NSSP                SPI_CR2_NSSP_Msk                           /*!< NSS pulse management Enable */
#define SPI_CR2_FRF_Pos             (4U)
#define SPI_CR2_FRF_Msk             (0x1UL << SPI_CR2_FRF_Pos)                 /*!< 0x00000010 */
#define SPI_CR2_FRF                 SPI_CR2_FRF_Msk                            /*!< Frame Format Enable */
#define SPI_CR2_ERRIE_Pos           (5U)
#define SPI_CR2_ERRIE_Msk           (0x1UL << SPI_CR2_ERRIE_Pos)               /*!< 0x00000020 */
#define SPI_CR2_ERRIE               SPI_CR2_ERRIE_Msk                          /*!< Error Interrupt Enable */
#define SPI_CR2_RXNEIE_Pos          (6U)
#define SPI_CR2_RXNEIE_Msk          (0x1UL << SPI_CR2_RXNEIE_Pos)              /*!< 0x00000040 */
#define SPI_CR2_RXNEIE              SPI_CR2_RXNEIE_Msk                         /*!< RX buffer Not Empty Interrupt Enable */
#define SPI_CR2_TXEIE_Pos           (7U)
#define SPI_CR2_TXEIE_Msk           (0x1UL << SPI_CR2_TXEIE_Pos)               /*!< 0x00000080 */
#define SPI_CR2_TXEIE               SPI_CR2_TXEIE_Msk                          /*!< Tx buffer Empty Interrupt Enable */
#define SPI_CR2_DS_Pos              (8U)
#define SPI_CR2_DS_Msk              (0xFUL << SPI_CR2_DS_Pos)                  /*!< 0x00000F00 */
#define SPI_CR2_DS                  SPI_CR2_DS_Msk                             /*!< DS[3:0] Data Size */
#define SPI_CR2_DS_0                (0x1UL << SPI_CR2_DS_Pos)                  /*!< 0x00000100 */
#define SPI_CR2_DS_1                (0x2UL << SPI_CR2_DS_Pos)                  /*!< 0x00000200 */
#define SPI_CR2_DS_2                (0x4UL << SPI_CR2_DS_Pos)                  /*!< 0x00000400 */
#define SPI_CR2_DS_3                (0x8UL << SPI_CR2_DS_Pos)                  /*!< 0x00000800 */
#define SPI_CR2_FRXTH_Pos           (12U)
#define SPI_CR2_FRXTH_Msk           (0x1UL << SPI_CR2_FRXTH_Pos)               /*!< 0x00001000 */
#define SPI_CR2_FRXTH               SPI_CR2_FRXTH_Msk                          /*!< FIFO reception Threshold */
#define SPI_CR2_LDMARX_Pos          (13U)
#define SPI_CR2_LDMARX_Msk          (0x1UL << SPI_CR2_LDMARX_Pos)              /*!< 0x00002000 */
#define SPI_CR2_LDMARX              SPI_CR2_LDMARX_Msk                         /*!< Last DMA transfer for reception */
#define SPI_CR2_LDMATX_Pos          (14U)
#define SPI_CR2_LDMATX_Msk          (0x1UL << SPI_CR2_LDMATX_Pos)              /*!< 0x00004000 */
#define SPI_CR2_LDMATX              SPI_CR2_LDMATX_Msk                         /*!< Last DMA transfer for transmission */

/********************  Bit definition for SPI_SR register  ********************/
#define SPI_SR_RXNE_Pos             (0U)
#define SPI_SR_RXNE_Msk             (0x1UL << SPI_SR_RXNE_Pos)                 /*!< 0x00000001 */
#define SPI_SR_RXNE                 SPI_SR_RXNE_Msk                            /*!< Receive buffer Not Empty */
#define SPI_SR_TXE_Pos              (1U)
#define SPI_SR_TXE_Msk              (0x1UL << SPI_SR_TXE_Pos)                  /*!< 0x00000002 */
#define SPI_SR_TXE                  SPI_SR_TXE_Msk                             /*!< Transmit buffer Empty */
#define SPI_SR_CHSIDE_Pos           (2U)
#define SPI_SR_CHSIDE_Msk           (0x1UL << SPI_SR_CHSIDE_Pos)               /*!< 0x00000004 */
#define SPI_SR_CHSIDE               SPI_SR_CHSIDE_Msk                          /*!< Channel side */
#define SPI_SR_UDR_Pos              (3U)
#define SPI_SR_UDR_Msk              (0x1UL << SPI_SR_UDR_Pos)                  /*!< 0x00000008 */
#define SPI_SR_UDR                  SPI_SR_UDR_Msk                             /*!< Underrun flag */
#define SPI_SR_CRCERR_Pos           (4U)
#define SPI_SR_CRCERR_Msk           (0x1UL << SPI_SR_CRCERR_Pos)               /*!< 0x00000010 */
#define SPI_SR_CRCERR               SPI_SR_CRCERR_Msk                          /*!< CRC Error flag */
#define SPI_SR_MODF_Pos             (5U)
#define SPI_SR_MODF_Msk             (0x1UL << SPI_SR_MODF_Pos)                 /*!< 0x00000020 */
#define SPI_SR_MODF                 SPI_SR_MODF_Msk                            /*!< Mode fault */
#define SPI_SR_OVR_Pos              (6U)
#define SPI_SR_OVR_Msk              (0x1UL << SPI_SR_OVR_Pos)                  /*!< 0x00000040 */
#define SPI_SR_OVR                  SPI_SR_OVR_Msk                             /*!< Overrun flag */
#define SPI_SR_BSY_Pos              (7U)
#define SPI_SR_BSY_Msk              (0x1UL << SPI_SR_BSY_Pos)                  /*!< 0x00000080 */
#define SPI_SR_BSY                  SPI_SR_BSY_Msk                             /*!< Busy flag */
#define SPI_SR_FRE_Pos              (8U)
#define SPI_SR_FRE_Msk              (0x1UL << SPI_SR_FRE_Pos)                  /*!< 0x00000100 */
#define SPI_SR_FRE                  SPI_SR_FRE_Msk                             /*!< TI frame format error */
#define SPI_SR_FRLVL_Pos            (9U)
#define SPI_SR_FRLVL_Msk            (0x3UL << SPI_SR_FRLVL_Pos)                /*!< 0x00000600 */
#define SPI_SR_FRLVL                SPI_SR_FRLVL_Msk                           /*!< FIFO Reception Level */
#define SPI_SR_FRLVL_0              (0x1UL << SPI_SR_FRLVL_Pos)                /*!< 0x00000200 */
#define SPI_SR_FRLVL_1              (0x2UL << SPI_SR_FRLVL_Pos)                /*!< 0x00000400 */
#define SPI_SR_FTLVL_Pos            (11U)
#define SPI_SR_FTLVL_Msk            (0x3UL << SPI_SR_FTLVL_Pos)                /*!< 0x00001800 */
#define SPI_SR_FTLVL                SPI_SR_FTLVL_Msk                           /*!< FIFO Transmission Level */
#define SPI_SR_FTLVL_0              (0x1UL << SPI_SR_FTLVL_Pos)                /*!< 0x00000800 */
#define SPI_SR_FTLVL_1              (0x2UL << SPI_SR_FTLVL_Pos)                /*!< 0x00001000 */

/********************  Bit definition for SPI_DR register  ********************/
#define SPI_DR_DR_Pos               (0U)
#define SPI_DR_DR_Msk               (0xFFFFUL << SPI_DR_DR_Pos)                /*!< 0x0000FFFF */
#define SPI_DR_DR                   SPI_DR_DR_Msk                              /*!<Data Register           */

/*******************  Bit definition for SPI_CRCPR register  ******************/
#define SPI_CRCPR_CRCPOLY_Pos       (0U)
#define SPI_CRCPR_CRCPOLY_Msk       (0xFFFFUL << SPI_CRCPR_CRCPOLY_Pos)        /*!< 0x0000FFFF */
#define SPI_CRCPR_CRCPOLY           SPI_CRCPR_CRCPOLY_Msk                      /*!<CRC polynomial register */

/******************  Bit definition for SPI_RXCRCR register  ******************/
#define SPI_RXCRCR_RXCRC_Pos        (0U)
#define SPI_RXCRCR_RXCRC_Msk        (0xFFFFUL << SPI_RXCRCR_RXCRC_Pos)         /*!< 0x0000FFFF */
#define SPI_RXCRCR_RXCRC            SPI_RXCRCR_RXCRC_Msk                       /*!<Rx CRC Register         */

/******************  Bit definition for SPI_TXCRCR register  ******************/
#define SPI_TXCRCR_TXCRC_Pos        (0U)
#define SPI_TXCRCR_TXCRC_Msk        (0xFFFFUL << SPI_TXCRCR_TXCRC_Pos)         /*!< 0x0000FFFF */
#define SPI_TXCRCR_TXCRC            SPI_TXCRCR_TXCRC_Msk                       /*!<Tx CRC Register         */

/******************  Bit definition for SPI_TXCRCR register  ******************/
#define SPI_SSPR_SSP_Pos        (0U)
#define SPI_SSPR_SSP_Msk        (0x1UL << SPI_SSPR_SSP_Pos)         /*!< 0x00000001 */
#define SPI_SSPR_SSP            SPI_SSPR_SSP_Msk                       /*!<Tx SSP Register         */


// USART Control Register
#define USART_CR_LINWKUP_Pos             (21U)
#define USART_CR_LINWKUP_Msk             (0x1UL << USART_CR_LINWKUP_Pos         )
#define USART_CR_LINWKUP                 USART_CR_LINWKUP_Msk
#define USART_CR_LINABT_Pos              (20U)
#define USART_CR_LINABT_Msk              (0x1UL << USART_CR_LINABT_Pos          )
#define USART_CR_LINABT                  USART_CR_LINABT_Msk
#define USART_CR_RTSEN_Pos               (19U)
#define USART_CR_RTSEN_Msk               (0x1UL << USART_CR_RTSEN_Pos           )
#define USART_CR_RTSEN                   USART_CR_RTSEN_Msk
#define USART_CR_RTSDIS_Pos              (18U)
#define USART_CR_RTSDIS_Msk              (0x1UL << USART_CR_RTSDIS_Pos          )
#define USART_CR_RTSDIS                  USART_CR_RTSDIS_Msk
#define USART_CR_DTRDIS_Pos              (17U)
#define USART_CR_DTRDIS_Msk              (0x1UL << USART_CR_DTRDIS_Pos          )
#define USART_CR_DTRDIS                  USART_CR_DTRDIS_Msk
#define USART_CR_DTREN_Pos               (16U)
#define USART_CR_DTREN_Msk               (0x1UL << USART_CR_DTREN_Pos           )
#define USART_CR_DTREN                   USART_CR_DTREN_Msk
#define USART_CR_RETTO_Pos               (15U)
#define USART_CR_RETTO_Msk               (0x1UL << USART_CR_RETTO_Pos           )
#define USART_CR_RETTO                   USART_CR_RETTO_Msk
#define USART_CR_RSTNACK_Pos             (14U)
#define USART_CR_RSTNACK_Msk             (0x1UL << USART_CR_RSTNACK_Pos         )
#define USART_CR_RSTNACK                 USART_CR_RSTNACK_Msk
#define USART_CR_RSTIT_Pos               (13U)
#define USART_CR_RSTIT_Msk               (0x1UL << USART_CR_RSTIT_Pos           )
#define USART_CR_RSTIT                   USART_CR_RSTIT_Msk
#define USART_CR_SENDA_Pos               (12U)
#define USART_CR_SENDA_Msk               (0x1UL << USART_CR_SENDA_Pos           )
#define USART_CR_SENDA                   USART_CR_SENDA_Msk
#define USART_CR_STTTO_Pos               (11U)
#define USART_CR_STTTO_Msk               (0x1UL << USART_CR_STTTO_Pos           )
#define USART_CR_STTTO                   USART_CR_STTTO_Msk
#define USART_CR_STPBRK_Pos              (10U)
#define USART_CR_STPBRK_Msk              (0x1UL << USART_CR_STPBRK_Pos          )
#define USART_CR_STPBRK                  USART_CR_STPBRK_Msk
#define USART_CR_STTBRK_Pos              (9U)
#define USART_CR_STTBRK_Msk              (0x1UL << USART_CR_STTBRK_Pos          )
#define USART_CR_STTBRK                  USART_CR_STTBRK_Msk
#define USART_CR_RSTSTA_Pos              (8U)
#define USART_CR_RSTSTA_Msk              (0x1UL << USART_CR_RSTSTA_Pos          )
#define USART_CR_RSTSTA                  USART_CR_RSTSTA_Msk
#define USART_CR_TXDIS_Pos               (7U)
#define USART_CR_TXDIS_Msk               (0x1UL << USART_CR_TXDIS_Pos           )
#define USART_CR_TXDIS                   USART_CR_TXDIS_Msk
#define USART_CR_TXEN_Pos                (6U)
#define USART_CR_TXEN_Msk                (0x1UL << USART_CR_TXEN_Pos            )
#define USART_CR_TXEN                    USART_CR_TXEN_Msk
#define USART_CR_RXDIS_Pos               (5U)
#define USART_CR_RXDIS_Msk               (0x1UL << USART_CR_RXDIS_Pos           )
#define USART_CR_RXDIS                   USART_CR_RXDIS_Msk
#define USART_CR_RXEN_Pos                (4U)
#define USART_CR_RXEN_Msk                (0x1UL << USART_CR_RXEN_Pos            )
#define USART_CR_RXEN                    USART_CR_RXEN_Msk
#define USART_CR_RSTTX_Pos               (3U)
#define USART_CR_RSTTX_Msk               (0x1UL << USART_CR_RSTTX_Pos           )
#define USART_CR_RSTTX                   USART_CR_RSTTX_Msk
#define USART_CR_RSTRX_Pos               (2U)
#define USART_CR_RSTRX_Msk               (0x1UL << USART_CR_RSTRX_Pos           )
#define USART_CR_RSTRX                   USART_CR_RSTRX_Msk
#define USART_CR_DMAT_EN_Pos             (1U)
#define USART_CR_DMAT_EN_Msk             (0x1UL << USART_CR_DMAT_EN_Pos         )
#define USART_CR_DMAT_EN                 USART_CR_DMAT_EN_Msk
#define USART_CR_DMAR_EN_Pos             (0U)
#define USART_CR_DMAR_EN_Msk             (0x1UL << USART_CR_DMAR_EN_Pos         )
#define USART_CR_DMAR_EN                 USART_CR_DMAR_EN_Msk

// USART Control Register (SPI_MODE)
#define USART_CR_FCS_Pos                 (19U)
#define USART_CR_FCS_Msk                 (0x1UL << USART_CR_FCS_Pos             )
#define USART_CR_FCS                     USART_CR_FCS_Msk
#define USART_CR_RCS_Pos                 (18U)
#define USART_CR_RCS_Msk                 (0x1UL << USART_CR_RCS_Pos             )
#define USART_CR_RCS                     USART_CR_RCS_Msk
#define USART_CR_RSTSTA_Pos              (8U)
#define USART_CR_RSTSTA_Msk              (0x1UL << USART_CR_RSTSTA_Pos          )
#define USART_CR_RSTSTA                  USART_CR_RSTSTA_Msk
#define USART_CR_TXDIS_Pos               (7U)
#define USART_CR_TXDIS_Msk               (0x1UL << USART_CR_TXDIS_Pos           )
#define USART_CR_TXDIS                   USART_CR_TXDIS_Msk
#define USART_CR_TXEN_Pos                (6U)
#define USART_CR_TXEN_Msk                (0x1UL << USART_CR_TXEN_Pos            )
#define USART_CR_TXEN                    USART_CR_TXEN_Msk
#define USART_CR_RXDIS_Pos               (5U)
#define USART_CR_RXDIS_Msk               (0x1UL << USART_CR_RXDIS_Pos           )
#define USART_CR_RXDIS                   USART_CR_RXDIS_Msk
#define USART_CR_RXEN_Pos                (4U)
#define USART_CR_RXEN_Msk                (0x1UL << USART_CR_RXEN_Pos            )
#define USART_CR_RXEN                    USART_CR_RXEN_Msk
#define USART_CR_RSTTX_Pos               (3U)
#define USART_CR_RSTTX_Msk               (0x1UL << USART_CR_RSTTX_Pos           )
#define USART_CR_RSTTX                   USART_CR_RSTTX_Msk
#define USART_CR_RSTRX_Pos               (2U)
#define USART_CR_RSTRX_Msk               (0x1UL << USART_CR_RSTRX_Pos           )
#define USART_CR_RSTRX                   USART_CR_RSTRX_Msk

// USART Mode Register
#define USART_MR_ONEBIT_Pos              (31U)
#define USART_MR_ONEBIT_Msk              (0x1UL << USART_MR_ONEBIT_Pos          )
#define USART_MR_ONEBIT                  USART_MR_ONEBIT_Msk
#define USART_MR_MODSYNC_Pos             (30U)
#define USART_MR_MODSYNC_Msk             (0x1UL << USART_MR_MODSYNC_Pos         )
#define USART_MR_MODSYNC                 USART_MR_MODSYNC_Msk
#define USART_MR_MAN_Pos                 (29U)
#define USART_MR_MAN_Msk                 (0x1UL << USART_MR_MAN_Pos             )
#define USART_MR_MAN                     USART_MR_MAN_Msk
#define USART_MR_FILTER_Pos              (28U)
#define USART_MR_FILTER_Msk              (0x1UL << USART_MR_FILTER_Pos          )
#define USART_MR_FILTER                  USART_MR_FILTER_Msk
#define USART_MR_MAX_ITERATION_Pos       (24U)
#define USART_MR_MAX_ITERATION_Msk       (0x7UL << USART_MR_MAX_ITERATION_Pos   )
#define USART_MR_MAX_ITERATION           USART_MR_MAX_ITERATION_Msk
#define USART_MR_INVDATA_Pos             (23U)
#define USART_MR_INVDATA_Msk             (0x1UL << USART_MR_INVDATA_Pos         )
#define USART_MR_INVDATA                 USART_MR_INVDATA_Msk
#define USART_MR_VAR_SYNC_Pos            (22U)
#define USART_MR_VAR_SYNC_Msk            (0x1UL << USART_MR_VAR_SYNC_Pos        )
#define USART_MR_VAR_SYNC                USART_MR_VAR_SYNC_Msk
#define USART_MR_DSNACK_Pos              (21U)
#define USART_MR_DSNACK_Msk              (0x1UL << USART_MR_DSNACK_Pos          )
#define USART_MR_DSNACK                  USART_MR_DSNACK_Msk
#define USART_MR_INACK_Pos               (20U)
#define USART_MR_INACK_Msk               (0x1UL << USART_MR_INACK_Pos           )
#define USART_MR_INACK                   USART_MR_INACK_Msk
#define USART_MR_OVER_Pos                (19U)
#define USART_MR_OVER_Msk                (0x1UL << USART_MR_OVER_Pos            )
#define USART_MR_OVER                    USART_MR_OVER_Msk
#define USART_MR_CLKO_Pos                (18U)
#define USART_MR_CLKO_Msk                (0x1UL << USART_MR_CLKO_Pos            )
#define USART_MR_CLKO                    USART_MR_CLKO_Msk
#define USART_MR_MODE9_Pos               (17U)
#define USART_MR_MODE9_Msk               (0x1UL << USART_MR_MODE9_Pos           )
#define USART_MR_MODE9                   USART_MR_MODE9_Msk
#define USART_MR_MSBF_Pos                (16U)
#define USART_MR_MSBF_Msk                (0x1UL << USART_MR_MSBF_Pos            )
#define USART_MR_MSBF                    USART_MR_MSBF_Msk
#define USART_MR_CHMODE_Pos              (14U)
#define USART_MR_CHMODE_Msk              (0x3UL << USART_MR_CHMODE_Pos          )
#define USART_MR_CHMODE                  USART_MR_CHMODE_Msk
#define USART_MR_NBSTOP_Pos              (12U)
#define USART_MR_NBSTOP_Msk              (0x3UL << USART_MR_NBSTOP_Pos          )
#define USART_MR_NBSTOP                  USART_MR_NBSTOP_Msk
#define USART_MR_PAR_Pos                 (9U)
#define USART_MR_PAR_Msk                 (0x7UL << USART_MR_PAR_Pos             )
#define USART_MR_PAR                     USART_MR_PAR_Msk
#define USART_MR_SYNC_Pos                (8U)
#define USART_MR_SYNC_Msk                (0x1UL << USART_MR_SYNC_Pos            )
#define USART_MR_SYNC                    USART_MR_SYNC_Msk
#define USART_MR_CHRL_Pos                (6U)
#define USART_MR_CHRL_Msk                (0x3UL << USART_MR_CHRL_Pos            )
#define USART_MR_CHRL                    USART_MR_CHRL_Msk
#define USART_MR_USCLKS_Pos              (4U)
#define USART_MR_USCLKS_Msk              (0x3UL << USART_MR_USCLKS_Pos          )
#define USART_MR_USCLKS                  USART_MR_USCLKS_Msk
#define USART_MR_USART_MODE_Pos          (0U)
#define USART_MR_USART_MODE_Msk          (0xFUL << USART_MR_USART_MODE_Pos      )
#define USART_MR_USART_MODE              USART_MR_USART_MODE_Msk

// USART Mode Register (SPI_MODE)
#define USART_MR_WRDBT_Pos               (20U)
#define USART_MR_WRDBT_Msk               (0x1UL << USART_MR_WRDBT_Pos           )
#define USART_MR_WRDBT                   USART_MR_WRDBT_Msk
#define USART_MR_CPOL_Pos                (16U)
#define USART_MR_CPOL_Msk                (0x1UL << USART_MR_CPOL_Pos            )
#define USART_MR_CPOL                    USART_MR_CPOL_Msk
#define USART_MR_CPHA_Pos                (8U)
#define USART_MR_CPHA_Msk                (0x1UL << USART_MR_CPHA_Pos            )
#define USART_MR_CPHA                    USART_MR_CPHA_Msk
#define USART_MR_CHRL_Pos                (6U)
#define USART_MR_CHRL_Msk                (0x3UL << USART_MR_CHRL_Pos            )
#define USART_MR_CHRL                    USART_MR_CHRL_Msk
#define USART_MR_USCLKS_Pos              (4U)
#define USART_MR_USCLKS_Msk              (0x3UL << USART_MR_USCLKS_Pos          )
#define USART_MR_USCLKS                  USART_MR_USCLKS_Msk
#define USART_MR_USART_MODE_Pos          (0U)
#define USART_MR_USART_MODE_Msk          (0xFUL << USART_MR_USART_MODE_Pos      )
#define USART_MR_USART_MODE              USART_MR_USART_MODE_Msk

// USART Interrupt Enable Register
// #define USART_IER_MANE_Pos               (24U)
// #define USART_IER_MANE_Msk               (0x1UL << USART_IER_MANE_Pos           )
// #define USART_IER_MANE                   USART_IER_MANE_Msk
// #define USART_IER_MANE_Pos               (20U)
// #define USART_IER_MANE_Msk               (0x1UL << USART_IER_MANE_Pos           )
// #define USART_IER_MANE                   USART_IER_MANE_Msk
#define USART_IER_CTSIC_Pos              (19U)
#define USART_IER_CTSIC_Msk              (0x1UL << USART_IER_CTSIC_Pos          )
#define USART_IER_CTSIC                  USART_IER_CTSIC_Msk
#define USART_IER_DCDIC_Pos              (18U)
#define USART_IER_DCDIC_Msk              (0x1UL << USART_IER_DCDIC_Pos          )
#define USART_IER_DCDIC                  USART_IER_DCDIC_Msk
#define USART_IER_DSRIC_Pos              (17U)
#define USART_IER_DSRIC_Msk              (0x1UL << USART_IER_DSRIC_Pos          )
#define USART_IER_DSRIC                  USART_IER_DSRIC_Msk
#define USART_IER_RIIC_Pos               (16U)
#define USART_IER_RIIC_Msk               (0x1UL << USART_IER_RIIC_Pos           )
#define USART_IER_RIIC                   USART_IER_RIIC_Msk
#define USART_IER_NACK_Pos               (13U)
#define USART_IER_NACK_Msk               (0x1UL << USART_IER_NACK_Pos           )
#define USART_IER_NACK                   USART_IER_NACK_Msk
#define USART_IER_RXBUFF_Pos             (12U)
#define USART_IER_RXBUFF_Msk             (0x1UL << USART_IER_RXBUFF_Pos         )
#define USART_IER_RXBUFF                 USART_IER_RXBUFF_Msk
#define USART_IER_TXBUFE_Pos             (11U)
#define USART_IER_TXBUFE_Msk             (0x1UL << USART_IER_TXBUFE_Pos         )
#define USART_IER_TXBUFE                 USART_IER_TXBUFE_Msk
#define USART_IER_ITER_Pos               (10U)
#define USART_IER_ITER_Msk               (0x1UL << USART_IER_ITER_Pos           )
#define USART_IER_ITER                   USART_IER_ITER_Msk
#define USART_IER_TXEMPTY_Pos            (9U)
#define USART_IER_TXEMPTY_Msk            (0x1UL << USART_IER_TXEMPTY_Pos        )
#define USART_IER_TXEMPTY                USART_IER_TXEMPTY_Msk
#define USART_IER_TIMEOUT_Pos            (8U)
#define USART_IER_TIMEOUT_Msk            (0x1UL << USART_IER_TIMEOUT_Pos        )
#define USART_IER_TIMEOUT                USART_IER_TIMEOUT_Msk
#define USART_IER_PARE_Pos               (7U)
#define USART_IER_PARE_Msk               (0x1UL << USART_IER_PARE_Pos           )
#define USART_IER_PARE                   USART_IER_PARE_Msk
#define USART_IER_FRAME_Pos              (6U)
#define USART_IER_FRAME_Msk              (0x1UL << USART_IER_FRAME_Pos          )
#define USART_IER_FRAME                  USART_IER_FRAME_Msk
#define USART_IER_OVRE_Pos               (5U)
#define USART_IER_OVRE_Msk               (0x1UL << USART_IER_OVRE_Pos           )
#define USART_IER_OVRE                   USART_IER_OVRE_Msk
#define USART_IER_ENDTX_Pos              (4U)
#define USART_IER_ENDTX_Msk              (0x1UL << USART_IER_ENDTX_Pos          )
#define USART_IER_ENDTX                  USART_IER_ENDTX_Msk
#define USART_IER_ENDRX_Pos              (3U)
#define USART_IER_ENDRX_Msk              (0x1UL << USART_IER_ENDRX_Pos          )
#define USART_IER_ENDRX                  USART_IER_ENDRX_Msk
#define USART_IER_RXBRK_Pos              (2U)
#define USART_IER_RXBRK_Msk              (0x1UL << USART_IER_RXBRK_Pos          )
#define USART_IER_RXBRK                  USART_IER_RXBRK_Msk
#define USART_IER_TXRDY_Pos              (1U)
#define USART_IER_TXRDY_Msk              (0x1UL << USART_IER_TXRDY_Pos          )
#define USART_IER_TXRDY                  USART_IER_TXRDY_Msk
#define USART_IER_RXRDY_Pos              (0U)
#define USART_IER_RXRDY_Msk              (0x1UL << USART_IER_RXRDY_Pos          )
#define USART_IER_RXRDY                  USART_IER_RXRDY_Msk

// USART Interrupt Enable Register (SPI_MODE)
#define USART_IER_RXBUFF_Pos             (12U)
#define USART_IER_RXBUFF_Msk             (0x1UL << USART_IER_RXBUFF_Pos         )
#define USART_IER_RXBUFF                 USART_IER_RXBUFF_Msk
#define USART_IER_TXBUFE_Pos             (11U)
#define USART_IER_TXBUFE_Msk             (0x1UL << USART_IER_TXBUFE_Pos         )
#define USART_IER_TXBUFE                 USART_IER_TXBUFE_Msk
#define USART_IER_UNRE_Pos               (10U)
#define USART_IER_UNRE_Msk               (0x1UL << USART_IER_UNRE_Pos           )
#define USART_IER_UNRE                   USART_IER_UNRE_Msk
#define USART_IER_TXEMPTY_Pos            (9U)
#define USART_IER_TXEMPTY_Msk            (0x1UL << USART_IER_TXEMPTY_Pos        )
#define USART_IER_TXEMPTY                USART_IER_TXEMPTY_Msk
#define USART_IER_OVRE_Pos               (5U)
#define USART_IER_OVRE_Msk               (0x1UL << USART_IER_OVRE_Pos           )
#define USART_IER_OVRE                   USART_IER_OVRE_Msk
#define USART_IER_ENDTX_Pos              (4U)
#define USART_IER_ENDTX_Msk              (0x1UL << USART_IER_ENDTX_Pos          )
#define USART_IER_ENDTX                  USART_IER_ENDTX_Msk
#define USART_IER_ENDRX_Pos              (3U)
#define USART_IER_ENDRX_Msk              (0x1UL << USART_IER_ENDRX_Pos          )
#define USART_IER_ENDRX                  USART_IER_ENDRX_Msk
#define USART_IER_TXRDY_Pos              (1U)
#define USART_IER_TXRDY_Msk              (0x1UL << USART_IER_TXRDY_Pos          )
#define USART_IER_TXRDY                  USART_IER_TXRDY_Msk
#define USART_IER_RXRDY_Pos              (0U)
#define USART_IER_RXRDY_Msk              (0x1UL << USART_IER_RXRDY_Pos          )
#define USART_IER_RXRDY                  USART_IER_RXRDY_Msk

// USART Interrupt Enable Register (LIN_MODE)
#define USART_IER_LINHTE_Pos             (31U)
#define USART_IER_LINHTE_Msk             (0x1UL << USART_IER_LINHTE_Pos         )
#define USART_IER_LINHTE                 USART_IER_LINHTE_Msk
#define USART_IER_LINSTE_Pos             (30U)
#define USART_IER_LINSTE_Msk             (0x1UL << USART_IER_LINSTE_Pos         )
#define USART_IER_LINSTE                 USART_IER_LINSTE_Msk
#define USART_IER_LINSNRE_Pos            (29U)
#define USART_IER_LINSNRE_Msk            (0x1UL << USART_IER_LINSNRE_Pos        )
#define USART_IER_LINSNRE                USART_IER_LINSNRE_Msk
#define USART_IER_LINCE_Pos              (28U)
#define USART_IER_LINCE_Msk              (0x1UL << USART_IER_LINCE_Pos          )
#define USART_IER_LINCE                  USART_IER_LINCE_Msk
#define USART_IER_LINIPE_Pos             (27U)
#define USART_IER_LINIPE_Msk             (0x1UL << USART_IER_LINIPE_Pos         )
#define USART_IER_LINIPE                 USART_IER_LINIPE_Msk
#define USART_IER_LINISFE_Pos            (26U)
#define USART_IER_LINISFE_Msk            (0x1UL << USART_IER_LINISFE_Pos        )
#define USART_IER_LINISFE                USART_IER_LINISFE_Msk
#define USART_IER_LINBE_Pos              (25U)
#define USART_IER_LINBE_Msk              (0x1UL << USART_IER_LINBE_Pos          )
#define USART_IER_LINBE                  USART_IER_LINBE_Msk
#define USART_IER_LINTC_Pos              (15U)
#define USART_IER_LINTC_Msk              (0x1UL << USART_IER_LINTC_Pos          )
#define USART_IER_LINTC                  USART_IER_LINTC_Msk
#define USART_IER_LINID_Pos              (14U)
#define USART_IER_LINID_Msk              (0x1UL << USART_IER_LINID_Pos          )
#define USART_IER_LINID                  USART_IER_LINID_Msk
#define USART_IER_LINBK_Pos              (13U)
#define USART_IER_LINBK_Msk              (0x1UL << USART_IER_LINBK_Pos          )
#define USART_IER_LINBK                  USART_IER_LINBK_Msk
#define USART_IER_RXBUFF_Pos             (12U)
#define USART_IER_RXBUFF_Msk             (0x1UL << USART_IER_RXBUFF_Pos         )
#define USART_IER_RXBUFF                 USART_IER_RXBUFF_Msk
#define USART_IER_TXBUFE_Pos             (11U)
#define USART_IER_TXBUFE_Msk             (0x1UL << USART_IER_TXBUFE_Pos         )
#define USART_IER_TXBUFE                 USART_IER_TXBUFE_Msk
#define USART_IER_TXEMPTY_Pos            (9U)
#define USART_IER_TXEMPTY_Msk            (0x1UL << USART_IER_TXEMPTY_Pos        )
#define USART_IER_TXEMPTY                USART_IER_TXEMPTY_Msk
#define USART_IER_TIMEOUT_Pos            (8U)
#define USART_IER_TIMEOUT_Msk            (0x1UL << USART_IER_TIMEOUT_Pos        )
#define USART_IER_TIMEOUT                USART_IER_TIMEOUT_Msk
#define USART_IER_PARE_Pos               (7U)
#define USART_IER_PARE_Msk               (0x1UL << USART_IER_PARE_Pos           )
#define USART_IER_PARE                   USART_IER_PARE_Msk
#define USART_IER_FRAME_Pos              (6U)
#define USART_IER_FRAME_Msk              (0x1UL << USART_IER_FRAME_Pos          )
#define USART_IER_FRAME                  USART_IER_FRAME_Msk
#define USART_IER_OVRE_Pos               (5U)
#define USART_IER_OVRE_Msk               (0x1UL << USART_IER_OVRE_Pos           )
#define USART_IER_OVRE                   USART_IER_OVRE_Msk
#define USART_IER_ENDTX_Pos              (4U)
#define USART_IER_ENDTX_Msk              (0x1UL << USART_IER_ENDTX_Pos          )
#define USART_IER_ENDTX                  USART_IER_ENDTX_Msk
#define USART_IER_ENDRX_Pos              (3U)
#define USART_IER_ENDRX_Msk              (0x1UL << USART_IER_ENDRX_Pos          )
#define USART_IER_ENDRX                  USART_IER_ENDRX_Msk
#define USART_IER_TXRDY_Pos              (1U)
#define USART_IER_TXRDY_Msk              (0x1UL << USART_IER_TXRDY_Pos          )
#define USART_IER_TXRDY                  USART_IER_TXRDY_Msk
#define USART_IER_RXRDY_Pos              (0U)
#define USART_IER_RXRDY_Msk              (0x1UL << USART_IER_RXRDY_Pos          )
#define USART_IER_RXRDY                  USART_IER_RXRDY_Msk

// USART Interrupt Disable Register
// #define USART_IDR_MANE_Pos               (24U)
// #define USART_IDR_MANE_Msk               (0x1UL << USART_IDR_MANE_Pos           )
// #define USART_IDR_MANE                   USART_IDR_MANE_Msk
// #define USART_IDR_MANE_Pos               (20U)
// #define USART_IDR_MANE_Msk               (0x1UL << USART_IDR_MANE_Pos           )
// #define USART_IDR_MANE                   USART_IDR_MANE_Msk
#define USART_IDR_CTSIC_Pos              (19U)
#define USART_IDR_CTSIC_Msk              (0x1UL << USART_IDR_CTSIC_Pos          )
#define USART_IDR_CTSIC                  USART_IDR_CTSIC_Msk
#define USART_IDR_DCDIC_Pos              (18U)
#define USART_IDR_DCDIC_Msk              (0x1UL << USART_IDR_DCDIC_Pos          )
#define USART_IDR_DCDIC                  USART_IDR_DCDIC_Msk
#define USART_IDR_DSRIC_Pos              (17U)
#define USART_IDR_DSRIC_Msk              (0x1UL << USART_IDR_DSRIC_Pos          )
#define USART_IDR_DSRIC                  USART_IDR_DSRIC_Msk
#define USART_IDR_RIIC_Pos               (16U)
#define USART_IDR_RIIC_Msk               (0x1UL << USART_IDR_RIIC_Pos           )
#define USART_IDR_RIIC                   USART_IDR_RIIC_Msk
#define USART_IDR_NACK_Pos               (13U)
#define USART_IDR_NACK_Msk               (0x1UL << USART_IDR_NACK_Pos           )
#define USART_IDR_NACK                   USART_IDR_NACK_Msk
#define USART_IDR_RXBUFF_Pos             (12U)
#define USART_IDR_RXBUFF_Msk             (0x1UL << USART_IDR_RXBUFF_Pos         )
#define USART_IDR_RXBUFF                 USART_IDR_RXBUFF_Msk
#define USART_IDR_TXBUFE_Pos             (11U)
#define USART_IDR_TXBUFE_Msk             (0x1UL << USART_IDR_TXBUFE_Pos         )
#define USART_IDR_TXBUFE                 USART_IDR_TXBUFE_Msk
#define USART_IDR_ITER_Pos               (10U)
#define USART_IDR_ITER_Msk               (0x1UL << USART_IDR_ITER_Pos           )
#define USART_IDR_ITER                   USART_IDR_ITER_Msk
#define USART_IDR_TXEMPTY_Pos            (9U)
#define USART_IDR_TXEMPTY_Msk            (0x1UL << USART_IDR_TXEMPTY_Pos        )
#define USART_IDR_TXEMPTY                USART_IDR_TXEMPTY_Msk
#define USART_IDR_TIMEOUT_Pos            (8U)
#define USART_IDR_TIMEOUT_Msk            (0x1UL << USART_IDR_TIMEOUT_Pos        )
#define USART_IDR_TIMEOUT                USART_IDR_TIMEOUT_Msk
#define USART_IDR_PARE_Pos               (7U)
#define USART_IDR_PARE_Msk               (0x1UL << USART_IDR_PARE_Pos           )
#define USART_IDR_PARE                   USART_IDR_PARE_Msk
#define USART_IDR_FRAME_Pos              (6U)
#define USART_IDR_FRAME_Msk              (0x1UL << USART_IDR_FRAME_Pos          )
#define USART_IDR_FRAME                  USART_IDR_FRAME_Msk
#define USART_IDR_OVRE_Pos               (5U)
#define USART_IDR_OVRE_Msk               (0x1UL << USART_IDR_OVRE_Pos           )
#define USART_IDR_OVRE                   USART_IDR_OVRE_Msk
#define USART_IDR_ENDTX_Pos              (4U)
#define USART_IDR_ENDTX_Msk              (0x1UL << USART_IDR_ENDTX_Pos          )
#define USART_IDR_ENDTX                  USART_IDR_ENDTX_Msk
#define USART_IDR_ENDRX_Pos              (3U)
#define USART_IDR_ENDRX_Msk              (0x1UL << USART_IDR_ENDRX_Pos          )
#define USART_IDR_ENDRX                  USART_IDR_ENDRX_Msk
#define USART_IDR_RXBRK_Pos              (2U)
#define USART_IDR_RXBRK_Msk              (0x1UL << USART_IDR_RXBRK_Pos          )
#define USART_IDR_RXBRK                  USART_IDR_RXBRK_Msk
#define USART_IDR_TXRDY_Pos              (1U)
#define USART_IDR_TXRDY_Msk              (0x1UL << USART_IDR_TXRDY_Pos          )
#define USART_IDR_TXRDY                  USART_IDR_TXRDY_Msk
#define USART_IDR_RXRDY_Pos              (0U)
#define USART_IDR_RXRDY_Msk              (0x1UL << USART_IDR_RXRDY_Pos          )
#define USART_IDR_RXRDY                  USART_IDR_RXRDY_Msk

// USART Interrupt Disable Register (SPI_MODE)
#define USART_IDR_RXBUFF_Pos             (12U)
#define USART_IDR_RXBUFF_Msk             (0x1UL << USART_IDR_RXBUFF_Pos         )
#define USART_IDR_RXBUFF                 USART_IDR_RXBUFF_Msk
#define USART_IDR_TXBUFE_Pos             (11U)
#define USART_IDR_TXBUFE_Msk             (0x1UL << USART_IDR_TXBUFE_Pos         )
#define USART_IDR_TXBUFE                 USART_IDR_TXBUFE_Msk
#define USART_IDR_UNRE_Pos               (10U)
#define USART_IDR_UNRE_Msk               (0x1UL << USART_IDR_UNRE_Pos           )
#define USART_IDR_UNRE                   USART_IDR_UNRE_Msk
#define USART_IDR_TXEMPTY_Pos            (9U)
#define USART_IDR_TXEMPTY_Msk            (0x1UL << USART_IDR_TXEMPTY_Pos        )
#define USART_IDR_TXEMPTY                USART_IDR_TXEMPTY_Msk
#define USART_IDR_OVRE_Pos               (5U)
#define USART_IDR_OVRE_Msk               (0x1UL << USART_IDR_OVRE_Pos           )
#define USART_IDR_OVRE                   USART_IDR_OVRE_Msk
#define USART_IDR_ENDTX_Pos              (4U)
#define USART_IDR_ENDTX_Msk              (0x1UL << USART_IDR_ENDTX_Pos          )
#define USART_IDR_ENDTX                  USART_IDR_ENDTX_Msk
#define USART_IDR_ENDRX_Pos              (3U)
#define USART_IDR_ENDRX_Msk              (0x1UL << USART_IDR_ENDRX_Pos          )
#define USART_IDR_ENDRX                  USART_IDR_ENDRX_Msk
#define USART_IDR_TXRDY_Pos              (1U)
#define USART_IDR_TXRDY_Msk              (0x1UL << USART_IDR_TXRDY_Pos          )
#define USART_IDR_TXRDY                  USART_IDR_TXRDY_Msk
#define USART_IDR_RXRDY_Pos              (0U)
#define USART_IDR_RXRDY_Msk              (0x1UL << USART_IDR_RXRDY_Pos          )
#define USART_IDR_RXRDY                  USART_IDR_RXRDY_Msk

// USART Interrupt Disable Register (LIN_MODE)
#define USART_IDR_LINHTE_Pos             (31U)
#define USART_IDR_LINHTE_Msk             (0x1UL << USART_IDR_LINHTE_Pos         )
#define USART_IDR_LINHTE                 USART_IDR_LINHTE_Msk
#define USART_IDR_LINSTE_Pos             (30U)
#define USART_IDR_LINSTE_Msk             (0x1UL << USART_IDR_LINSTE_Pos         )
#define USART_IDR_LINSTE                 USART_IDR_LINSTE_Msk
#define USART_IDR_LINSNRE_Pos            (29U)
#define USART_IDR_LINSNRE_Msk            (0x1UL << USART_IDR_LINSNRE_Pos        )
#define USART_IDR_LINSNRE                USART_IDR_LINSNRE_Msk
#define USART_IDR_LINCE_Pos              (28U)
#define USART_IDR_LINCE_Msk              (0x1UL << USART_IDR_LINCE_Pos          )
#define USART_IDR_LINCE                  USART_IDR_LINCE_Msk
#define USART_IDR_LINIPE_Pos             (27U)
#define USART_IDR_LINIPE_Msk             (0x1UL << USART_IDR_LINIPE_Pos         )
#define USART_IDR_LINIPE                 USART_IDR_LINIPE_Msk
#define USART_IDR_LINISFE_Pos            (26U)
#define USART_IDR_LINISFE_Msk            (0x1UL << USART_IDR_LINISFE_Pos        )
#define USART_IDR_LINISFE                USART_IDR_LINISFE_Msk
#define USART_IDR_LINBE_Pos              (25U)
#define USART_IDR_LINBE_Msk              (0x1UL << USART_IDR_LINBE_Pos          )
#define USART_IDR_LINBE                  USART_IDR_LINBE_Msk
#define USART_IDR_LINTC_Pos              (15U)
#define USART_IDR_LINTC_Msk              (0x1UL << USART_IDR_LINTC_Pos          )
#define USART_IDR_LINTC                  USART_IDR_LINTC_Msk
#define USART_IDR_LINID_Pos              (14U)
#define USART_IDR_LINID_Msk              (0x1UL << USART_IDR_LINID_Pos          )
#define USART_IDR_LINID                  USART_IDR_LINID_Msk
#define USART_IDR_LINBK_Pos              (13U)
#define USART_IDR_LINBK_Msk              (0x1UL << USART_IDR_LINBK_Pos          )
#define USART_IDR_LINBK                  USART_IDR_LINBK_Msk
#define USART_IDR_RXBUFF_Pos             (12U)
#define USART_IDR_RXBUFF_Msk             (0x1UL << USART_IDR_RXBUFF_Pos         )
#define USART_IDR_RXBUFF                 USART_IDR_RXBUFF_Msk
#define USART_IDR_TXBUFE_Pos             (11U)
#define USART_IDR_TXBUFE_Msk             (0x1UL << USART_IDR_TXBUFE_Pos         )
#define USART_IDR_TXBUFE                 USART_IDR_TXBUFE_Msk
#define USART_IDR_TXEMPTY_Pos            (9U)
#define USART_IDR_TXEMPTY_Msk            (0x1UL << USART_IDR_TXEMPTY_Pos        )
#define USART_IDR_TXEMPTY                USART_IDR_TXEMPTY_Msk
#define USART_IDR_TIMEOUT_Pos            (8U)
#define USART_IDR_TIMEOUT_Msk            (0x1UL << USART_IDR_TIMEOUT_Pos        )
#define USART_IDR_TIMEOUT                USART_IDR_TIMEOUT_Msk
#define USART_IDR_PARE_Pos               (7U)
#define USART_IDR_PARE_Msk               (0x1UL << USART_IDR_PARE_Pos           )
#define USART_IDR_PARE                   USART_IDR_PARE_Msk
#define USART_IDR_FRAME_Pos              (6U)
#define USART_IDR_FRAME_Msk              (0x1UL << USART_IDR_FRAME_Pos          )
#define USART_IDR_FRAME                  USART_IDR_FRAME_Msk
#define USART_IDR_OVRE_Pos               (5U)
#define USART_IDR_OVRE_Msk               (0x1UL << USART_IDR_OVRE_Pos           )
#define USART_IDR_OVRE                   USART_IDR_OVRE_Msk
#define USART_IDR_ENDTX_Pos              (4U)
#define USART_IDR_ENDTX_Msk              (0x1UL << USART_IDR_ENDTX_Pos          )
#define USART_IDR_ENDTX                  USART_IDR_ENDTX_Msk
#define USART_IDR_ENDRX_Pos              (3U)
#define USART_IDR_ENDRX_Msk              (0x1UL << USART_IDR_ENDRX_Pos          )
#define USART_IDR_ENDRX                  USART_IDR_ENDRX_Msk
#define USART_IDR_TXRDY_Pos              (1U)
#define USART_IDR_TXRDY_Msk              (0x1UL << USART_IDR_TXRDY_Pos          )
#define USART_IDR_TXRDY                  USART_IDR_TXRDY_Msk
#define USART_IDR_RXRDY_Pos              (0U)
#define USART_IDR_RXRDY_Msk              (0x1UL << USART_IDR_RXRDY_Pos          )
#define USART_IDR_RXRDY                  USART_IDR_RXRDY_Msk


// USART Interrupt Mask Register
// #define USART_IMR_MANE_Pos               (24U)
// #define USART_IMR_MANE_Msk               (0x1UL << USART_IMR_MANE_Pos           )
// #define USART_IMR_MANE                   USART_IMR_MANE_Msk
// #define USART_IMR_MANE_Pos               (20U)
// #define USART_IMR_MANE_Msk               (0x1UL << USART_IMR_MANE_Pos           )
// #define USART_IMR_MANE                   USART_IMR_MANE_Msk
#define USART_IMR_CTSIC_Pos              (19U)
#define USART_IMR_CTSIC_Msk              (0x1UL << USART_IMR_CTSIC_Pos          )
#define USART_IMR_CTSIC                  USART_IMR_CTSIC_Msk
#define USART_IMR_DCDIC_Pos              (18U)
#define USART_IMR_DCDIC_Msk              (0x1UL << USART_IMR_DCDIC_Pos          )
#define USART_IMR_DCDIC                  USART_IMR_DCDIC_Msk
#define USART_IMR_DSRIC_Pos              (17U)
#define USART_IMR_DSRIC_Msk              (0x1UL << USART_IMR_DSRIC_Pos          )
#define USART_IMR_DSRIC                  USART_IMR_DSRIC_Msk
#define USART_IMR_RIIC_Pos               (16U)
#define USART_IMR_RIIC_Msk               (0x1UL << USART_IMR_RIIC_Pos           )
#define USART_IMR_RIIC                   USART_IMR_RIIC_Msk
#define USART_IMR_NACK_Pos               (13U)
#define USART_IMR_NACK_Msk               (0x1UL << USART_IMR_NACK_Pos           )
#define USART_IMR_NACK                   USART_IMR_NACK_Msk
#define USART_IMR_RXBUFF_Pos             (12U)
#define USART_IMR_RXBUFF_Msk             (0x1UL << USART_IMR_RXBUFF_Pos         )
#define USART_IMR_RXBUFF                 USART_IMR_RXBUFF_Msk
#define USART_IMR_TXBUFE_Pos             (11U)
#define USART_IMR_TXBUFE_Msk             (0x1UL << USART_IMR_TXBUFE_Pos         )
#define USART_IMR_TXBUFE                 USART_IMR_TXBUFE_Msk
#define USART_IMR_ITER_Pos               (10U)
#define USART_IMR_ITER_Msk               (0x1UL << USART_IMR_ITER_Pos           )
#define USART_IMR_ITER                   USART_IMR_ITER_Msk
#define USART_IMR_TXEMPTY_Pos            (9U)
#define USART_IMR_TXEMPTY_Msk            (0x1UL << USART_IMR_TXEMPTY_Pos        )
#define USART_IMR_TXEMPTY                USART_IMR_TXEMPTY_Msk
#define USART_IMR_TIMEOUT_Pos            (8U)
#define USART_IMR_TIMEOUT_Msk            (0x1UL << USART_IMR_TIMEOUT_Pos        )
#define USART_IMR_TIMEOUT                USART_IMR_TIMEOUT_Msk
#define USART_IMR_PARE_Pos               (7U)
#define USART_IMR_PARE_Msk               (0x1UL << USART_IMR_PARE_Pos           )
#define USART_IMR_PARE                   USART_IMR_PARE_Msk
#define USART_IMR_FRAME_Pos              (6U)
#define USART_IMR_FRAME_Msk              (0x1UL << USART_IMR_FRAME_Pos          )
#define USART_IMR_FRAME                  USART_IMR_FRAME_Msk
#define USART_IMR_OVRE_Pos               (5U)
#define USART_IMR_OVRE_Msk               (0x1UL << USART_IMR_OVRE_Pos           )
#define USART_IMR_OVRE                   USART_IMR_OVRE_Msk
#define USART_IMR_ENDTX_Pos              (4U)
#define USART_IMR_ENDTX_Msk              (0x1UL << USART_IMR_ENDTX_Pos          )
#define USART_IMR_ENDTX                  USART_IMR_ENDTX_Msk
#define USART_IMR_ENDRX_Pos              (3U)
#define USART_IMR_ENDRX_Msk              (0x1UL << USART_IMR_ENDRX_Pos          )
#define USART_IMR_ENDRX                  USART_IMR_ENDRX_Msk
#define USART_IMR_RXBRK_Pos              (2U)
#define USART_IMR_RXBRK_Msk              (0x1UL << USART_IMR_RXBRK_Pos          )
#define USART_IMR_RXBRK                  USART_IMR_RXBRK_Msk
#define USART_IMR_TXRDY_Pos              (1U)
#define USART_IMR_TXRDY_Msk              (0x1UL << USART_IMR_TXRDY_Pos          )
#define USART_IMR_TXRDY                  USART_IMR_TXRDY_Msk
#define USART_IMR_RXRDY_Pos              (0U)
#define USART_IMR_RXRDY_Msk              (0x1UL << USART_IMR_RXRDY_Pos          )
#define USART_IMR_RXRDY                  USART_IMR_RXRDY_Msk

// USART Interrupt Mask Register (SPI_MODE)
#define USART_IMR_RXBUFF_Pos             (12U)
#define USART_IMR_RXBUFF_Msk             (0x1UL << USART_IMR_RXBUFF_Pos         )
#define USART_IMR_RXBUFF                 USART_IMR_RXBUFF_Msk
#define USART_IMR_TXBUFE_Pos             (11U)
#define USART_IMR_TXBUFE_Msk             (0x1UL << USART_IMR_TXBUFE_Pos         )
#define USART_IMR_TXBUFE                 USART_IMR_TXBUFE_Msk
#define USART_IMR_UNRE_Pos               (10U)
#define USART_IMR_UNRE_Msk               (0x1UL << USART_IMR_UNRE_Pos           )
#define USART_IMR_UNRE                   USART_IMR_UNRE_Msk
#define USART_IMR_TXEMPTY_Pos            (9U)
#define USART_IMR_TXEMPTY_Msk            (0x1UL << USART_IMR_TXEMPTY_Pos        )
#define USART_IMR_TXEMPTY                USART_IMR_TXEMPTY_Msk
#define USART_IMR_OVRE_Pos               (5U)
#define USART_IMR_OVRE_Msk               (0x1UL << USART_IMR_OVRE_Pos           )
#define USART_IMR_OVRE                   USART_IMR_OVRE_Msk
#define USART_IMR_ENDTX_Pos              (4U)
#define USART_IMR_ENDTX_Msk              (0x1UL << USART_IMR_ENDTX_Pos          )
#define USART_IMR_ENDTX                  USART_IMR_ENDTX_Msk
#define USART_IMR_ENDRX_Pos              (3U)
#define USART_IMR_ENDRX_Msk              (0x1UL << USART_IMR_ENDRX_Pos          )
#define USART_IMR_ENDRX                  USART_IMR_ENDRX_Msk
#define USART_IMR_TXRDY_Pos              (1U)
#define USART_IMR_TXRDY_Msk              (0x1UL << USART_IMR_TXRDY_Pos          )
#define USART_IMR_TXRDY                  USART_IMR_TXRDY_Msk
#define USART_IMR_RXRDY_Pos              (0U)
#define USART_IMR_RXRDY_Msk              (0x1UL << USART_IMR_RXRDY_Pos          )
#define USART_IMR_RXRDY                  USART_IMR_RXRDY_Msk

// USART Interrupt Mask Register (LIN_MODE)
#define USART_IMR_LINHTE_Pos             (31U)
#define USART_IMR_LINHTE_Msk             (0x1UL << USART_IMR_LINHTE_Pos         )
#define USART_IMR_LINHTE                 USART_IMR_LINHTE_Msk
#define USART_IMR_LINSTE_Pos             (30U)
#define USART_IMR_LINSTE_Msk             (0x1UL << USART_IMR_LINSTE_Pos         )
#define USART_IMR_LINSTE                 USART_IMR_LINSTE_Msk
#define USART_IMR_LINSNRE_Pos            (29U)
#define USART_IMR_LINSNRE_Msk            (0x1UL << USART_IMR_LINSNRE_Pos        )
#define USART_IMR_LINSNRE                USART_IMR_LINSNRE_Msk
#define USART_IMR_LINCE_Pos              (28U)
#define USART_IMR_LINCE_Msk              (0x1UL << USART_IMR_LINCE_Pos          )
#define USART_IMR_LINCE                  USART_IMR_LINCE_Msk
#define USART_IMR_LINIPE_Pos             (27U)
#define USART_IMR_LINIPE_Msk             (0x1UL << USART_IMR_LINIPE_Pos         )
#define USART_IMR_LINIPE                 USART_IMR_LINIPE_Msk
#define USART_IMR_LINISFE_Pos            (26U)
#define USART_IMR_LINISFE_Msk            (0x1UL << USART_IMR_LINISFE_Pos        )
#define USART_IMR_LINISFE                USART_IMR_LINISFE_Msk
#define USART_IMR_LINBE_Pos              (25U)
#define USART_IMR_LINBE_Msk              (0x1UL << USART_IMR_LINBE_Pos          )
#define USART_IMR_LINBE                  USART_IMR_LINBE_Msk
#define USART_IMR_LINTC_Pos              (15U)
#define USART_IMR_LINTC_Msk              (0x1UL << USART_IMR_LINTC_Pos          )
#define USART_IMR_LINTC                  USART_IMR_LINTC_Msk
#define USART_IMR_LINID_Pos              (14U)
#define USART_IMR_LINID_Msk              (0x1UL << USART_IMR_LINID_Pos          )
#define USART_IMR_LINID                  USART_IMR_LINID_Msk
#define USART_IMR_LINBK_Pos              (13U)
#define USART_IMR_LINBK_Msk              (0x1UL << USART_IMR_LINBK_Pos          )
#define USART_IMR_LINBK                  USART_IMR_LINBK_Msk
#define USART_IMR_RXBUFF_Pos             (12U)
#define USART_IMR_RXBUFF_Msk             (0x1UL << USART_IMR_RXBUFF_Pos         )
#define USART_IMR_RXBUFF                 USART_IMR_RXBUFF_Msk
#define USART_IMR_TXBUFE_Pos             (11U)
#define USART_IMR_TXBUFE_Msk             (0x1UL << USART_IMR_TXBUFE_Pos         )
#define USART_IMR_TXBUFE                 USART_IMR_TXBUFE_Msk
#define USART_IMR_TXEMPTY_Pos            (9U)
#define USART_IMR_TXEMPTY_Msk            (0x1UL << USART_IMR_TXEMPTY_Pos        )
#define USART_IMR_TXEMPTY                USART_IMR_TXEMPTY_Msk
#define USART_IMR_TIMEOUT_Pos            (8U)
#define USART_IMR_TIMEOUT_Msk            (0x1UL << USART_IMR_TIMEOUT_Pos        )
#define USART_IMR_TIMEOUT                USART_IMR_TIMEOUT_Msk
#define USART_IMR_PARE_Pos               (7U)
#define USART_IMR_PARE_Msk               (0x1UL << USART_IMR_PARE_Pos           )
#define USART_IMR_PARE                   USART_IMR_PARE_Msk
#define USART_IMR_FRAME_Pos              (6U)
#define USART_IMR_FRAME_Msk              (0x1UL << USART_IMR_FRAME_Pos          )
#define USART_IMR_FRAME                  USART_IMR_FRAME_Msk
#define USART_IMR_OVRE_Pos               (5U)
#define USART_IMR_OVRE_Msk               (0x1UL << USART_IMR_OVRE_Pos           )
#define USART_IMR_OVRE                   USART_IMR_OVRE_Msk
#define USART_IMR_ENDTX_Pos              (4U)
#define USART_IMR_ENDTX_Msk              (0x1UL << USART_IMR_ENDTX_Pos          )
#define USART_IMR_ENDTX                  USART_IMR_ENDTX_Msk
#define USART_IMR_ENDRX_Pos              (3U)
#define USART_IMR_ENDRX_Msk              (0x1UL << USART_IMR_ENDRX_Pos          )
#define USART_IMR_ENDRX                  USART_IMR_ENDRX_Msk
#define USART_IMR_TXRDY_Pos              (1U)
#define USART_IMR_TXRDY_Msk              (0x1UL << USART_IMR_TXRDY_Pos          )
#define USART_IMR_TXRDY                  USART_IMR_TXRDY_Msk
#define USART_IMR_RXRDY_Pos              (0U)
#define USART_IMR_RXRDY_Msk              (0x1UL << USART_IMR_RXRDY_Pos          )
#define USART_IMR_RXRDY                  USART_IMR_RXRDY_Msk


// USART Channel Status Register
#define USART_CSR_MANERR_Pos             (24U)
#define USART_CSR_MANERR_Msk             (0x1UL << USART_CSR_MANERR_Pos         )
#define USART_CSR_MANERR                 USART_CSR_MANERR_Msk
#define USART_CSR_CTS_Pos                (23U)
#define USART_CSR_CTS_Msk                (0x1UL << USART_CSR_CTS_Pos            )
#define USART_CSR_CTS                    USART_CSR_CTS_Msk
#define USART_CSR_DCD_Pos                (22U)
#define USART_CSR_DCD_Msk                (0x1UL << USART_CSR_DCD_Pos            )
#define USART_CSR_DCD                    USART_CSR_DCD_Msk
#define USART_CSR_DSR_Pos                (21U)
#define USART_CSR_DSR_Msk                (0x1UL << USART_CSR_DSR_Pos            )
#define USART_CSR_DSR                    USART_CSR_DSR_Msk
#define USART_CSR_RI_Pos                 (20U)
#define USART_CSR_RI_Msk                 (0x1UL << USART_CSR_RI_Pos             )
#define USART_CSR_RI                     USART_CSR_RI_Msk
#define USART_CSR_CTSIC_Pos              (19U)
#define USART_CSR_CTSIC_Msk              (0x1UL << USART_CSR_CTSIC_Pos          )
#define USART_CSR_CTSIC                  USART_CSR_CTSIC_Msk
#define USART_CSR_DCDIC_Pos              (18U)
#define USART_CSR_DCDIC_Msk              (0x1UL << USART_CSR_DCDIC_Pos          )
#define USART_CSR_DCDIC                  USART_CSR_DCDIC_Msk
#define USART_CSR_DSRIC_Pos              (17U)
#define USART_CSR_DSRIC_Msk              (0x1UL << USART_CSR_DSRIC_Pos          )
#define USART_CSR_DSRIC                  USART_CSR_DSRIC_Msk
#define USART_CSR_RIIC_Pos               (16U)
#define USART_CSR_RIIC_Msk               (0x1UL << USART_CSR_RIIC_Pos           )
#define USART_CSR_RIIC                   USART_CSR_RIIC_Msk
#define USART_CSR_NACK_Pos               (13U)
#define USART_CSR_NACK_Msk               (0x1UL << USART_CSR_NACK_Pos           )
#define USART_CSR_NACK                   USART_CSR_NACK_Msk
#define USART_CSR_RXBUFF_Pos             (12U)
#define USART_CSR_RXBUFF_Msk             (0x1UL << USART_CSR_RXBUFF_Pos         )
#define USART_CSR_RXBUFF                 USART_CSR_RXBUFF_Msk
#define USART_CSR_TXBUFE_Pos             (11U)
#define USART_CSR_TXBUFE_Msk             (0x1UL << USART_CSR_TXBUFE_Pos         )
#define USART_CSR_TXBUFE                 USART_CSR_TXBUFE_Msk
#define USART_CSR_ITER_Pos               (10U)
#define USART_CSR_ITER_Msk               (0x1UL << USART_CSR_ITER_Pos           )
#define USART_CSR_ITER                   USART_CSR_ITER_Msk
#define USART_CSR_TXEMPTY_Pos            (9U)
#define USART_CSR_TXEMPTY_Msk            (0x1UL << USART_CSR_TXEMPTY_Pos        )
#define USART_CSR_TXEMPTY                USART_CSR_TXEMPTY_Msk
#define USART_CSR_TIMEOUT_Pos            (8U)
#define USART_CSR_TIMEOUT_Msk            (0x1UL << USART_CSR_TIMEOUT_Pos        )
#define USART_CSR_TIMEOUT                USART_CSR_TIMEOUT_Msk
#define USART_CSR_PARE_Pos               (7U)
#define USART_CSR_PARE_Msk               (0x1UL << USART_CSR_PARE_Pos           )
#define USART_CSR_PARE                   USART_CSR_PARE_Msk
#define USART_CSR_FRAME_Pos              (6U)
#define USART_CSR_FRAME_Msk              (0x1UL << USART_CSR_FRAME_Pos          )
#define USART_CSR_FRAME                  USART_CSR_FRAME_Msk
#define USART_CSR_OVRE_Pos               (5U)
#define USART_CSR_OVRE_Msk               (0x1UL << USART_CSR_OVRE_Pos           )
#define USART_CSR_OVRE                   USART_CSR_OVRE_Msk
#define USART_CSR_ENDTX_Pos              (4U)
#define USART_CSR_ENDTX_Msk              (0x1UL << USART_CSR_ENDTX_Pos          )
#define USART_CSR_ENDTX                  USART_CSR_ENDTX_Msk
#define USART_CSR_ENDRX_Pos              (3U)
#define USART_CSR_ENDRX_Msk              (0x1UL << USART_CSR_ENDRX_Pos          )
#define USART_CSR_ENDRX                  USART_CSR_ENDRX_Msk
#define USART_CSR_RXBRK_Pos              (2U)
#define USART_CSR_RXBRK_Msk              (0x1UL << USART_CSR_RXBRK_Pos          )
#define USART_CSR_RXBRK                  USART_CSR_RXBRK_Msk
#define USART_CSR_TXRDY_Pos              (1U)
#define USART_CSR_TXRDY_Msk              (0x1UL << USART_CSR_TXRDY_Pos          )
#define USART_CSR_TXRDY                  USART_CSR_TXRDY_Msk
#define USART_CSR_RXRDY_Pos              (0U)
#define USART_CSR_RXRDY_Msk              (0x1UL << USART_CSR_RXRDY_Pos          )
#define USART_CSR_RXRDY                  USART_CSR_RXRDY_Msk

// USART Channel Status Register (SPI_MODE)
#define USART_CSR_RXBUFF_Pos             (12U)
#define USART_CSR_RXBUFF_Msk             (0x1UL << USART_CSR_RXBUFF_Pos         )
#define USART_CSR_RXBUFF                 USART_CSR_RXBUFF_Msk
#define USART_CSR_TXBUFE_Pos             (11U)
#define USART_CSR_TXBUFE_Msk             (0x1UL << USART_CSR_TXBUFE_Pos         )
#define USART_CSR_TXBUFE                 USART_CSR_TXBUFE_Msk
#define USART_CSR_UNRE_Pos               (10U)
#define USART_CSR_UNRE_Msk               (0x1UL << USART_CSR_UNRE_Pos           )
#define USART_CSR_UNRE                   USART_CSR_UNRE_Msk
#define USART_CSR_TXEMPTY_Pos            (9U)
#define USART_CSR_TXEMPTY_Msk            (0x1UL << USART_CSR_TXEMPTY_Pos        )
#define USART_CSR_TXEMPTY                USART_CSR_TXEMPTY_Msk
#define USART_CSR_OVRE_Pos               (5U)
#define USART_CSR_OVRE_Msk               (0x1UL << USART_CSR_OVRE_Pos           )
#define USART_CSR_OVRE                   USART_CSR_OVRE_Msk
#define USART_CSR_ENDTX_Pos              (4U)
#define USART_CSR_ENDTX_Msk              (0x1UL << USART_CSR_ENDTX_Pos          )
#define USART_CSR_ENDTX                  USART_CSR_ENDTX_Msk
#define USART_CSR_ENDRX_Pos              (3U)
#define USART_CSR_ENDRX_Msk              (0x1UL << USART_CSR_ENDRX_Pos          )
#define USART_CSR_ENDRX                  USART_CSR_ENDRX_Msk
#define USART_CSR_TXRDY_Pos              (1U)
#define USART_CSR_TXRDY_Msk              (0x1UL << USART_CSR_TXRDY_Pos          )
#define USART_CSR_TXRDY                  USART_CSR_TXRDY_Msk
#define USART_CSR_RXRDY_Pos              (0U)
#define USART_CSR_RXRDY_Msk              (0x1UL << USART_CSR_RXRDY_Pos          )
#define USART_CSR_RXRDY                  USART_CSR_RXRDY_Msk

// USART Channel Status Register (LIN_MODE)
#define USART_CSR_LINHTE_Pos             (31U)
#define USART_CSR_LINHTE_Msk             (0x1UL << USART_CSR_LINHTE_Pos         )
#define USART_CSR_LINHTE                 USART_CSR_LINHTE_Msk
#define USART_CSR_LINSTE_Pos             (30U)
#define USART_CSR_LINSTE_Msk             (0x1UL << USART_CSR_LINSTE_Pos         )
#define USART_CSR_LINSTE                 USART_CSR_LINSTE_Msk
#define USART_CSR_LINSNRE_Pos            (29U)
#define USART_CSR_LINSNRE_Msk            (0x1UL << USART_CSR_LINSNRE_Pos        )
#define USART_CSR_LINSNRE                USART_CSR_LINSNRE_Msk
#define USART_CSR_LINCE_Pos              (28U)
#define USART_CSR_LINCE_Msk              (0x1UL << USART_CSR_LINCE_Pos          )
#define USART_CSR_LINCE                  USART_CSR_LINCE_Msk
#define USART_CSR_LINIPE_Pos             (27U)
#define USART_CSR_LINIPE_Msk             (0x1UL << USART_CSR_LINIPE_Pos         )
#define USART_CSR_LINIPE                 USART_CSR_LINIPE_Msk
#define USART_CSR_LINISFE_Pos            (26U)
#define USART_CSR_LINISFE_Msk            (0x1UL << USART_CSR_LINISFE_Pos        )
#define USART_CSR_LINISFE                USART_CSR_LINISFE_Msk
#define USART_CSR_LINBE_Pos              (25U)
#define USART_CSR_LINBE_Msk              (0x1UL << USART_CSR_LINBE_Pos          )
#define USART_CSR_LINBE                  USART_CSR_LINBE_Msk
#define USART_CSR_LINBLS_Pos             (23U)
#define USART_CSR_LINBLS_Msk             (0x1UL << USART_CSR_LINBLS_Pos         )
#define USART_CSR_LINBLS                 USART_CSR_LINBLS_Msk
#define USART_CSR_LINTC_Pos              (15U)
#define USART_CSR_LINTC_Msk              (0x1UL << USART_CSR_LINTC_Pos          )
#define USART_CSR_LINTC                  USART_CSR_LINTC_Msk
#define USART_CSR_LINID_Pos              (14U)
#define USART_CSR_LINID_Msk              (0x1UL << USART_CSR_LINID_Pos          )
#define USART_CSR_LINID                  USART_CSR_LINID_Msk
#define USART_CSR_LINBK_Pos              (13U)
#define USART_CSR_LINBK_Msk              (0x1UL << USART_CSR_LINBK_Pos          )
#define USART_CSR_LINBK                  USART_CSR_LINBK_Msk
#define USART_CSR_RXBUFF_Pos             (12U)
#define USART_CSR_RXBUFF_Msk             (0x1UL << USART_CSR_RXBUFF_Pos         )
#define USART_CSR_RXBUFF                 USART_CSR_RXBUFF_Msk
#define USART_CSR_TXBUFE_Pos             (11U)
#define USART_CSR_TXBUFE_Msk             (0x1UL << USART_CSR_TXBUFE_Pos         )
#define USART_CSR_TXBUFE                 USART_CSR_TXBUFE_Msk
#define USART_CSR_TXEMPTY_Pos            (9U)
#define USART_CSR_TXEMPTY_Msk            (0x1UL << USART_CSR_TXEMPTY_Pos        )
#define USART_CSR_TXEMPTY                USART_CSR_TXEMPTY_Msk
#define USART_CSR_TIMEOUT_Pos            (8U)
#define USART_CSR_TIMEOUT_Msk            (0x1UL << USART_CSR_TIMEOUT_Pos        )
#define USART_CSR_TIMEOUT                USART_CSR_TIMEOUT_Msk
#define USART_CSR_PARE_Pos               (7U)
#define USART_CSR_PARE_Msk               (0x1UL << USART_CSR_PARE_Pos           )
#define USART_CSR_PARE                   USART_CSR_PARE_Msk
#define USART_CSR_FRAME_Pos              (6U)
#define USART_CSR_FRAME_Msk              (0x1UL << USART_CSR_FRAME_Pos          )
#define USART_CSR_FRAME                  USART_CSR_FRAME_Msk
#define USART_CSR_OVRE_Pos               (5U)
#define USART_CSR_OVRE_Msk               (0x1UL << USART_CSR_OVRE_Pos           )
#define USART_CSR_OVRE                   USART_CSR_OVRE_Msk
#define USART_CSR_ENDTX_Pos              (4U)
#define USART_CSR_ENDTX_Msk              (0x1UL << USART_CSR_ENDTX_Pos          )
#define USART_CSR_ENDTX                  USART_CSR_ENDTX_Msk
#define USART_CSR_ENDRX_Pos              (3U)
#define USART_CSR_ENDRX_Msk              (0x1UL << USART_CSR_ENDRX_Pos          )
#define USART_CSR_ENDRX                  USART_CSR_ENDRX_Msk
#define USART_CSR_TXRDY_Pos              (1U)
#define USART_CSR_TXRDY_Msk              (0x1UL << USART_CSR_TXRDY_Pos          )
#define USART_CSR_TXRDY                  USART_CSR_TXRDY_Msk
#define USART_CSR_RXRDY_Pos              (0U)
#define USART_CSR_RXRDY_Msk              (0x1UL << USART_CSR_RXRDY_Pos          )
#define USART_CSR_RXRDY                  USART_CSR_RXRDY_Msk


// USART Receive Holding Register
#define USART_RHR_RXSYNH_Pos             (15U)
#define USART_RHR_RXSYNH_Msk             (0x1UL << USART_RHR_RXSYNH_Pos         )
#define USART_RHR_RXSYNH                 USART_RHR_RXSYNH_Msk
#define USART_RHR_RXCHR_Pos              (0U)
#define USART_RHR_RXCHR_Msk              (0x1FFUL << USART_RHR_RXCHR_Pos          )
#define USART_RHR_RXCHR                  USART_RHR_RXCHR_Msk

// USART Transmit Holding Register
#define USART_THR_TXSYNH_Pos             (15U)
#define USART_THR_TXSYNH_Msk             (0x1UL << USART_THR_TXSYNH_Pos         )
#define USART_THR_TXSYNH                 USART_THR_TXSYNH_Msk
#define USART_THR_TXCHR_Pos              (0U)
#define USART_THR_TXCHR_Msk              (0x1FFUL << USART_THR_TXCHR_Pos          )
#define USART_THR_TXCHR                  USART_THR_TXCHR_Msk

// USART Baud Rate Generator Register
#define USART_BRGR_FP_Pos                (16U)
#define USART_BRGR_FP_Msk                (0x7UL << USART_BRGR_FP_Pos            )
#define USART_BRGR_FP                    USART_BRGR_FP_Msk
#define USART_BRGR_CD_Pos                (0U)
#define USART_BRGR_CD_Msk                (0xFFFFUL << USART_BRGR_CD_Pos            )
#define USART_BRGR_CD                    USART_BRGR_CD_Msk

// USART Receiver Time-out Register
#define USART_RTOR_TO_Pos                (0U)
#define USART_RTOR_TO_Msk                (0x1FFFFUL << USART_RTOR_TO_Pos            )
#define USART_RTOR_TO                    USART_RTOR_TO_Msk

// USART Transmitter Timeguard Register
#define USART_TTGR_TG_Pos                (0U)
#define USART_TTGR_TG_Msk                (0xFFUL << USART_TTGR_TG_Pos            )
#define USART_TTGR_TG                    USART_TTGR_TG_Msk

// USART FI DI RATIO Register
#define USART_FIDI_FI_DI_RATIO_Pos       (0U)
#define USART_FIDI_FI_DI_RATIO_Msk       (0xFFFFUL << USART_FIDI_FI_DI_RATIO_Pos   )
#define USART_FIDI_FI_DI_RATIO           USART_FIDI_FI_DI_RATIO_Msk

// USART Number of Errors Register
#define USART_NER_NB_ERRORS_Pos          (0U)
#define USART_NER_NB_ERRORS_Msk          (0xFFUL << USART_NER_NB_ERRORS_Pos      )
#define USART_NER_NB_ERRORS              USART_NER_NB_ERRORS_Msk

// USART IrDA FILTER Register
#define USART_IF_IRDA_FILTER_Pos         (0U)
#define USART_IF_IRDA_FILTER_Msk         (0xFFUL << USART_IF_IRDA_FILTER_Pos     )
#define USART_IF_IRDA_FILTER             USART_IF_IRDA_FILTER_Msk

// USART LIN Mode Register
#define USART_LINMR_SYNCDIS_Pos          (17U)
#define USART_LINMR_SYNCDIS_Msk          (0x1UL << USART_LINMR_SYNCDIS_Pos      )
#define USART_LINMR_SYNCDIS              USART_LINMR_SYNCDIS_Msk
#define USART_LINMR_PDCM_Pos             (16U)
#define USART_LINMR_PDCM_Msk             (0x1UL << USART_LINMR_PDCM_Pos         )
#define USART_LINMR_PDCM                 USART_LINMR_PDCM_Msk
#define USART_LINMR_DLC_Pos              (8U)
#define USART_LINMR_DLC_Msk              (0xFFUL << USART_LINMR_DLC_Pos          )
#define USART_LINMR_DLC                  USART_LINMR_DLC_Msk
#define USART_LINMR_WKUPTYP_Pos          (7U)
#define USART_LINMR_WKUPTYP_Msk          (0x1UL << USART_LINMR_WKUPTYP_Pos      )
#define USART_LINMR_WKUPTYP              USART_LINMR_WKUPTYP_Msk
#define USART_LINMR_FSDIS_Pos            (6U)
#define USART_LINMR_FSDIS_Msk            (0x1UL << USART_LINMR_FSDIS_Pos        )
#define USART_LINMR_FSDIS                USART_LINMR_FSDIS_Msk
#define USART_LINMR_DLM_Pos              (5U)
#define USART_LINMR_DLM_Msk              (0x1UL << USART_LINMR_DLM_Pos          )
#define USART_LINMR_DLM                  USART_LINMR_DLM_Msk
#define USART_LINMR_CHKTYP_Pos           (4U)
#define USART_LINMR_CHKTYP_Msk           (0x1UL << USART_LINMR_CHKTYP_Pos       )
#define USART_LINMR_CHKTYP               USART_LINMR_CHKTYP_Msk
#define USART_LINMR_CHKDIS_Pos           (3U)
#define USART_LINMR_CHKDIS_Msk           (0x1UL << USART_LINMR_CHKDIS_Pos       )
#define USART_LINMR_CHKDIS               USART_LINMR_CHKDIS_Msk
#define USART_LINMR_PARDIS_Pos           (2U)
#define USART_LINMR_PARDIS_Msk           (0x1UL << USART_LINMR_PARDIS_Pos       )
#define USART_LINMR_PARDIS               USART_LINMR_PARDIS_Msk
#define USART_LINMR_NACT_Pos             (0U)
#define USART_LINMR_NACT_Msk             (0x3UL << USART_LINMR_NACT_Pos         )
#define USART_LINMR_NACT                 USART_LINMR_NACT_Msk

// USART LIN Identifier Register
#define USART_LINIR_IDCHR_Pos            (0U)
#define USART_LINIR_IDCHR_Msk            (0xFFUL << USART_LINIR_IDCHR_Pos        )
#define USART_LINIR_IDCHR                USART_LINIR_IDCHR_Msk

// USART LIN Baud Rate Register
#define USART_LINBRR_LINFP_Pos           (16U)
#define USART_LINBRR_LINFP_Msk           (0x7UL << USART_LINBRR_LINFP_Pos       )
#define USART_LINBRR_LINFP               USART_LINBRR_LINFP_Msk
#define USART_LINBRR_LINCD_Pos           (0U)
#define USART_LINBRR_LINCD_Msk           (0xFFFFUL << USART_LINBRR_LINCD_Pos       )
#define USART_LINBRR_LINCD               USART_LINBRR_LINCD_Msk




// USART Write Protect Mode Register
#define USART_WPMR_WPKEY_Pos             (8U)
#define USART_WPMR_WPKEY_Msk             (0xFFFFFFUL << USART_WPMR_WPKEY_Pos         )
#define USART_WPMR_WPKEY                 USART_WPMR_WPKEY_Msk
#define USART_WPMR_WPEN_Pos              (0U)
#define USART_WPMR_WPEN_Msk              (0x1UL << USART_WPMR_WPEN_Pos          )
#define USART_WPMR_WPEN                  USART_WPMR_WPEN_Msk

// USART Write Protect Status Register
#define USART_WPSR_WPVSRC_Pos            (8U)
#define USART_WPSR_WPVSRC_Msk            (0xFFFFUL << USART_WPSR_WPVSRC_Pos        )
#define USART_WPSR_WPVSRC                USART_WPSR_WPVSRC_Msk
#define USART_WPSR_WPVS_Pos              (0U)
#define USART_WPSR_WPVS_Msk              (0x1UL << USART_WPSR_WPVS_Pos          )
#define USART_WPSR_WPVS                  USART_WPSR_WPVS_Msk

// USART Version Register
#define USART_VERSION_MFN_Pos            (16U)
#define USART_VERSION_MFN_Msk            (0x7UL << USART_VERSION_MFN_Pos        )
#define USART_VERSION_MFN                USART_VERSION_MFN_Msk
#define USART_VERSION_VERSION_Pos        (0U)
#define USART_VERSION_VERSION_Msk        (0xFFFUL << USART_VERSION_VERSION_Pos    )
#define USART_VERSION_VERSION            USART_VERSION_VERSION_Msk

/******************************************************************************/
/*                                                                            */
/*                                  CAN Interface                             */
/*                                                                            */
/******************************************************************************/
/*****************  Bit definition for CAN_CMD_CTRL register  *****************/
#define CAN_CMD_CTRL_SACK_Pos               (31U)
#define CAN_CMD_CTRL_SACK_Msk               (0x1UL << CAN_CMD_CTRL_SACK_Pos)            /*!< 0x80000000 */
#define CAN_CMD_CTRL_SACK                   CAN_CMD_CTRL_SACK_Msk                       /*!< Self_ACKnowledge */
#define CAN_CMD_CTRL_ROM_Pos                (30U)
#define CAN_CMD_CTRL_ROM_Msk                (0x1UL << CAN_CMD_CTRL_ROM_Pos)             /*!< 0x40000000 */
#define CAN_CMD_CTRL_ROM                    CAN_CMD_CTRL_ROM_Msk                        /*!< Receive buffer Overflow Mode */
#define CAN_CMD_CTRL_ROV_Pos                (29U)
#define CAN_CMD_CTRL_ROV_Msk                (0x1UL << CAN_CMD_CTRL_ROV_Pos)             /*!< 0x20000000 */
#define CAN_CMD_CTRL_ROV                    CAN_CMD_CTRL_ROV_Msk                        /*!< Receive buffer Overflow*/
#define CAN_CMD_CTRL_RREL_Pos               (28U)
#define CAN_CMD_CTRL_RREL_Msk               (0x1UL << CAN_CMD_CTRL_RREL_Pos)            /*!< 0x10000000 */
#define CAN_CMD_CTRL_RREL                   CAN_CMD_CTRL_RREL_Msk                       /*!< Receive buffer RELease */
#define CAN_CMD_CTRL_RBALL_Pos              (27U)
#define CAN_CMD_CTRL_RBALL_Msk              (0x1UL << CAN_CMD_CTRL_RBALL_Pos)           /*!< 0x04000000 */
#define CAN_CMD_CTRL_RBALL                  CAN_CMD_CTRL_RBALL_Msk                      /*!< Receive Buffer stores ALL data frames*/
#define CAN_CMD_CTRL_RSATA_Pos              (24U)
#define CAN_CMD_CTRL_RSATA_Msk              (0x3UL << CAN_CMD_CTRL_RSATA_Pos)           /*!< 0x03000000 */
#define CAN_CMD_CTRL_RSATA                  CAN_CMD_CTRL_RSATA_Msk                      /*!< Receive buffer STATus*/
#define CAN_CMD_CTRL_RSATA_1                (0x2UL << CAN_CMD_CTRL_RSATA_Pos)           /*!< 0x02000000 */
#define CAN_CMD_CTRL_RSATA_0                (0x1UL << CAN_CMD_CTRL_RSATA_Pos)           /*!< 0x01000000 */
#define CAN_CMD_CTRL_FD_ISO_Pos             (23U)
#define CAN_CMD_CTRL_FD_ISO_Msk             (0x1UL << CAN_CMD_CTRL_FD_ISO_Pos)          /*!< 0x800000 */
#define CAN_CMD_CTRL_FD_ISO                 CAN_CMD_CTRL_FD_ISO_Msk                     /*!< CAN FD ISO mode   */
#define CAN_CMD_CTRL_TSNEXT_Pos             (22U)
#define CAN_CMD_CTRL_TSNEXT_Msk             (0x1UL << CAN_CMD_CTRL_TSNEXT_Pos)          /*!< 0x400000 */
#define CAN_CMD_CTRL_TSNEXT                 CAN_CMD_CTRL_TSNEXT_Msk                     /*!< Transmit buffer Secondary NEXT */
#define CAN_CMD_CTRL_TSMODE_Pos             (21U)
#define CAN_CMD_CTRL_TSMODE_Msk             (0x1UL << CAN_CMD_CTRL_TSMODE_Pos)          /*!< 0x200000 */
#define CAN_CMD_CTRL_TSMODE                 CAN_CMD_CTRL_TSMODE_Msk                     /*!< Transmit buffer Secondary operation MODE */
#define CAN_CMD_CTRL_TTTBM_Pos              (20U)
#define CAN_CMD_CTRL_TTTBM_Msk              (0x1UL << CAN_CMD_CTRL_TTTBM_Pos)           /*!< 0x100000 */
#define CAN_CMD_CTRL_TTTBM                  CAN_CMD_CTRL_TTTBM_Msk                      /*!< TTCAN Transmit Buffer Mode */
#define CAN_CMD_CTRL_TSSTAT_Pos             (16U)
#define CAN_CMD_CTRL_TSSTAT_Msk             (0x3UL << CAN_CMD_CTRL_TSSTAT_Pos)          /*!< 0x030000 */
#define CAN_CMD_CTRL_TSSTAT                 CAN_CMD_CTRL_TSSTAT_Msk                     /*!< Transmission Secondary STATUS bits */
#define CAN_CMD_CTRL_TSSTAT_1               (0x2UL << CAN_CMD_CTRL_TSSTAT_Pos)          /*!< 0x020000 */
#define CAN_CMD_CTRL_TSSTAT_0               (0x1UL << CAN_CMD_CTRL_TSSTAT_Pos)          /*!< 0x010000 */
#define CAN_CMD_CTRL_TBSEL_Pos              (15U)
#define CAN_CMD_CTRL_TBSEL_Msk              (0x1UL << CAN_CMD_CTRL_TBSEL_Pos)           /*!< 0x8000 */
#define CAN_CMD_CTRL_TBSEL                  CAN_CMD_CTRL_TBSEL_Msk                      /*!< Transmit Buffer Select         */
#define CAN_CMD_CTRL_LOM_Pos                (14U)
#define CAN_CMD_CTRL_LOM_Msk                (0X1UL << CAN_CMD_CTRL_LOM_Pos)             /*!< 0x4000 */
#define CAN_CMD_CTRL_LOM                    CAN_CMD_CTRL_LOM_Msk                        /*!< Listen Only Mode          */
#define CAN_CMD_CTRL_STBY_Pos               (13U)
#define CAN_CMD_CTRL_STBY_Msk               (0X1UL << CAN_CMD_CTRL_STBY_Pos)            /*!< 0x2000 */
#define CAN_CMD_CTRL_STBY                   CAN_CMD_CTRL_STBY_Msk                       /*!< Transceiver Standby Mode          */
#define CAN_CMD_CTRL_TPE_Pos                (12U)
#define CAN_CMD_CTRL_TPE_Msk                (0X1UL << CAN_CMD_CTRL_TPE_Pos)             /*!< 0x1000 */
#define CAN_CMD_CTRL_TPE                    CAN_CMD_CTRL_TPE_Msk                        /*!< Transmit Primary Enable     */
#define CAN_CMD_CTRL_TPA_Pos                (11U)
#define CAN_CMD_CTRL_TPA_Msk                (0X1UL << CAN_CMD_CTRL_TPA_Pos)             /*!< 0x800 */
#define CAN_CMD_CTRL_TPA                    CAN_CMD_CTRL_TPA_Msk                        /*!< Transmit Primary Abort    */
#define CAN_CMD_CTRL_TSONE_Pos              (10U)
#define CAN_CMD_CTRL_TSONE_Msk              (0X1UL << CAN_CMD_CTRL_TSONE_Pos)           /*!< 0x400 */
#define CAN_CMD_CTRL_TSONE                  CAN_CMD_CTRL_TSONE_Msk                      /*!< Transmit Secondary ONE frame               */
#define CAN_CMD_CTRL_TSALL_Pos              (9U)
#define CAN_CMD_CTRL_TSALL_Msk              (0X1UL << CAN_CMD_CTRL_TSALL_Pos)           /*!< 0x200 */
#define CAN_CMD_CTRL_TSALL                  CAN_CMD_CTRL_TSALL_Msk                      /*!< Transmit Secondary ALL frames      */
#define CAN_CMD_CTRL_TSA_Pos                (8U)
#define CAN_CMD_CTRL_TSA_Msk                (0X1UL << CAN_CMD_CTRL_TSA_Pos)             /*!< 0x100 */
#define CAN_CMD_CTRL_TSA                    CAN_CMD_CTRL_TSA_Msk                        /*!< Transmit Secondary Abort      */
#define CAN_CMD_CTRL_RESET_Pos              (7U)    //position
#define CAN_CMD_CTRL_RESET_Msk              (0x1UL << CAN_CMD_CTRL_RESET_Pos)           /*!< 0x80 */
#define CAN_CMD_CTRL_RESET                  CAN_CMD_CTRL_RESET_Msk                      /*!< RESET request bit         */
#define CAN_CMD_CTRL_LBME_Pos               (6U)
#define CAN_CMD_CTRL_LBME_Msk               (0x1UL << CAN_CMD_CTRL_LBME_Pos)            /*!< 0x40 */
#define CAN_CMD_CTRL_LBME                   CAN_CMD_CTRL_LBME_Msk                       /*!< Loop Back Mode, External         */
#define CAN_CMD_CTRL_LBMI_Pos               (5U)
#define CAN_CMD_CTRL_LBMI_Msk               (0x1UL << CAN_CMD_CTRL_LBMI_Pos)            /*!< 0x20 */
#define CAN_CMD_CTRL_LBMI                   CAN_CMD_CTRL_LBMI_Msk                       /*!< Loop Back Mode, Internal         */
#define CAN_CMD_CTRL_TPSS_Pos               (4U)
#define CAN_CMD_CTRL_TPSS_Msk               (0x1UL << CAN_CMD_CTRL_TPSS_Pos)            /*!< 0x10 */
#define CAN_CMD_CTRL_TPSS                   CAN_CMD_CTRL_TPSS_Msk                       /*!< Transmission Primary Single Shot mode for PTB         */
#define CAN_CMD_CTRL_TSSS_Pos               (3U)
#define CAN_CMD_CTRL_TSSS_Msk               (0x1UL << CAN_CMD_CTRL_TSSS_Pos)            /*!< 0x08 */
#define CAN_CMD_CTRL_TSSS                   CAN_CMD_CTRL_TSSS_Msk                       /*!< Transmission Secondary Single Shot mode for PTB        */
#define CAN_CMD_CTRL_RACTIVE_Pos            (2U)
#define CAN_CMD_CTRL_RACTIVE_Msk            (0x1UL << CAN_CMD_CTRL_RACTIVE_Pos)         /*!< 0x04 */
#define CAN_CMD_CTRL_RACTIVE                CAN_CMD_CTRL_RACTIVE_Msk                    /*!< Reception ACTIVE(Recieve Status bit)        */
#define CAN_CMD_CTRL_TACTIVE_Pos            (1U)
#define CAN_CMD_CTRL_TACTIVE_Msk            (0x1UL << CAN_CMD_CTRL_TACTIVE_Pos)         /*!< 0x02 */
#define CAN_CMD_CTRL_TACTIVE                CAN_CMD_CTRL_TACTIVE_Msk                    /*!< Transmission ACTIVE(Transmit Status bit)         */
#define CAN_CMD_CTRL_BUSOFF_Pos             (0U)    //position
#define CAN_CMD_CTRL_BUSOFF_Msk             (0x1UL << CAN_CMD_CTRL_BUSOFF_Pos)          /*!< 0x01 */
#define CAN_CMD_CTRL_BUSOFF                 CAN_CMD_CTRL_BUSOFF_Msk                     /*!< Bus Off(Bus Status bit)         */

/*****************  Bit definition for CAN_INT_FLAG1 register  *****************/
#define CAN_INT_FLAG1_AFWL_Pos              (28U)
#define CAN_INT_FLAG1_AFWL_Msk              (0xFUL << CAN_INT_FLAG1_AFWL_Pos)           /*!< 0xf0000000 */
#define CAN_INT_FLAG1_AFWL                  CAN_INT_FLAG1_AFWL_Msk                      /*!< receive buffer Almost Full Warning Limit     */
#define CAN_INT_FLAG1_AFWL_3                (0x8UL << CAN_INT_FLAG1_AFWL_Pos)           /*!< 0x80000000 */
#define CAN_INT_FLAG1_AFWL_2                (0x4UL << CAN_INT_FLAG1_AFWL_Pos)           /*!< 0x40000000 */
#define CAN_INT_FLAG1_AFWL_1                (0x2UL << CAN_INT_FLAG1_AFWL_Pos)           /*!< 0x20000000 */
#define CAN_INT_FLAG1_AFWL_0                (0x1UL << CAN_INT_FLAG1_AFWL_Pos)           /*!< 0x10000000 */
#define CAN_INT_FLAG1_EWL_Pos               (24U)
#define CAN_INT_FLAG1_EWL_Msk               (0xFUL << CAN_INT_FLAG1_EWL_Pos)            /*!< 0x0f000000 */
#define CAN_INT_FLAG1_EWL                   CAN_INT_FLAG1_EWL_Msk                       /*!< Programmable Error Warning Limit     */
#define CAN_INT_FLAG1_EWL_3                 (0x8UL << CAN_INT_FLAG1_EWL_Pos)            /*!< 0x08000000 */
#define CAN_INT_FLAG1_EWL_2                 (0x4UL << CAN_INT_FLAG1_EWL_Pos)            /*!< 0x04000000 */
#define CAN_INT_FLAG1_EWL_1                 (0x2UL << CAN_INT_FLAG1_EWL_Pos)            /*!< 0x02000000 */
#define CAN_INT_FLAG1_EWL_0                 (0x1UL << CAN_INT_FLAG1_EWL_Pos)            /*!< 0x01000000 */
#define CAN_INT_FLAG1_EWARN_Pos             (23U)
#define CAN_INT_FLAG1_EWARN_Msk             (0x1UL << CAN_INT_FLAG1_EWARN_Pos)          /*!< 0x800000 */
#define CAN_INT_FLAG1_EWARN                 CAN_INT_FLAG1_EWARN_Msk                     /*!< Error WARNing limit reached     */
#define CAN_INT_FLAG1_EPASS_Pos             (22U)
#define CAN_INT_FLAG1_EPASS_Msk             (0x1UL << CAN_INT_FLAG1_EPASS_Pos)          /*!< 0x400000 */
#define CAN_INT_FLAG1_EPASS                 CAN_INT_FLAG1_EPASS_Msk                     /*!< Error Passive mode active     */
#define CAN_INT_FLAG1_EPIE_Pos              (21U)
#define CAN_INT_FLAG1_EPIE_Msk              (0x1UL << CAN_INT_FLAG1_EPIE_Pos)           /*!< 0x200000 */
#define CAN_INT_FLAG1_EPIE                  CAN_INT_FLAG1_EPIE_Msk                      /*!< Error Passive Interrupt Enable     */
#define CAN_INT_FLAG1_EPIF_Pos              (20U)
#define CAN_INT_FLAG1_EPIF_Msk              (0x1UL << CAN_INT_FLAG1_EPIF_Pos)           /*!< 0x100000 */
#define CAN_INT_FLAG1_EPIF                  CAN_INT_FLAG1_EPIF_Msk                      /*!< Error Passive Interrupt Flag     */
#define CAN_INT_FLAG1_ALIE_Pos              (19U)
#define CAN_INT_FLAG1_ALIE_Msk              (0x1UL << CAN_INT_FLAG1_ALIE_Pos)           /*!< 0x080000 */
#define CAN_INT_FLAG1_ALIE                  CAN_INT_FLAG1_ALIE_Msk                      /*!< Arbitration Lost Interrupt Enable     */
#define CAN_INT_FLAG1_ALIF_Pos              (18U)
#define CAN_INT_FLAG1_ALIF_Msk              (0x1UL << CAN_INT_FLAG1_ALIF_Pos)           /*!< 0x040000 */
#define CAN_INT_FLAG1_ALIF                   CAN_INT_FLAG1_ALIF_Msk                     /*!< Arbitration Lost Interrupt Flag     */
#define CAN_INT_FLAG1_BEIE_Pos              (17U)
#define CAN_INT_FLAG1_BEIE_Msk              (0x1UL << CAN_INT_FLAG1_BEIE_Pos)           /*!< 0x020000 */
#define CAN_INT_FLAG1_BEIE                  CAN_INT_FLAG1_BEIE_Msk                      /*!< Bus Error Interrupt Enable     */
#define CAN_INT_FLAG1_BEIF_Pos              (16U)
#define CAN_INT_FLAG1_BEIF_Msk              (0x1UL << CAN_INT_FLAG1_BEIF_Pos)           /*!< 0x010000 */
#define CAN_INT_FLAG1_BEIF                  CAN_INT_FLAG1_BEIF_Msk                      /*!<  Bus Error Interrupt Flag     */
#define CAN_INT_FLAG1_RIF_Pos               (15U)
#define CAN_INT_FLAG1_RIF_Msk               (0x1UL << CAN_INT_FLAG1_RIF_Pos)            /*!< 0x8000 */
#define CAN_INT_FLAG1_RIF                   CAN_INT_FLAG1_RIF_Msk                       /*!< Receive Interrupt Flag */
#define CAN_INT_FLAG1_ROIF_Pos              (14U)
#define CAN_INT_FLAG1_ROIF_Msk              (0x1UL << CAN_INT_FLAG1_ROIF_Pos )          /*!< 0x4000 */
#define CAN_INT_FLAG1_ROIF                  CAN_INT_FLAG1_ROIF_Msk                      /*!< RB Overrun Interrupt Flag*/
#define CAN_INT_FLAG1_RFIF_Pos              (13U)
#define CAN_INT_FLAG1_RFIF_Msk              (0x1UL << CAN_INT_FLAG1_RFIF_Pos)           /*!< 0x2000 */
#define CAN_INT_FLAG1_RFIF                  CAN_INT_FLAG1_RFIF_Msk                      /*!< RB Full Interrupt Flag*/
#define CAN_INT_FLAG1_RAFIF_Pos             (12U)
#define CAN_INT_FLAG1_RAFIF_Msk             (0x1UL << CAN_INT_FLAG1_RAFIF_Pos)          /*!< 0x1000 */
#define CAN_INT_FLAG1_RAFIF                 CAN_INT_FLAG1_RAFIF_Msk                     /*!< RB Almost Full Interrupt Flag*/
#define CAN_INT_FLAG1_TPIF_Pos              (11U)
#define CAN_INT_FLAG1_TPIF_Msk              (0x1UL << CAN_INT_FLAG1_TPIF_Pos)           /*!< 0x0800 */
#define CAN_INT_FLAG1_TPIF                  CAN_INT_FLAG1_TPIF_Msk                      /*!< Transmission Primary Interrupt Flag*/
#define CAN_INT_FLAG1_TSIF_Pos              (10U)
#define CAN_INT_FLAG1_TSIF_Msk              (0x1UL << CAN_INT_FLAG1_TSIF_Pos)           /*!< 0x0400 */
#define CAN_INT_FLAG1_TSIF                  CAN_INT_FLAG1_TSIF_Msk                      /*!< Transmission Secondary Interrupt Flag*/
#define CAN_INT_FLAG1_EIF_Pos               (9U)
#define CAN_INT_FLAG1_EIF_Msk               (0x1UL << CAN_INT_FLAG1_EIF_Pos)            /*!< 0x0200 */
#define CAN_INT_FLAG1_EIF                   CAN_INT_FLAG1_EIF_Msk                       /*!< Error Interrupt Flag */
#define CAN_INT_FLAG1_AIF_Pos               (8U)
#define CAN_INT_FLAG1_AIF_Msk               (0x1UL << CAN_INT_FLAG1_AIF_Pos)            /*!< 0x0100 */
#define CAN_INT_FLAG1_AIF                   CAN_INT_FLAG1_AIF_Msk                       /*!< Abort Interrupt Flag*/
#define CAN_INT_FLAG1_RIE_Pos               (7U)
#define CAN_INT_FLAG1_RIE_Msk               (0x1UL << CAN_INT_FLAG1_RIE_Pos)             /*!< 0x80 */
#define CAN_INT_FLAG1_RIE                   CAN_INT_FLAG1_RIE_Msk                        /*!< Receive Interrupt Enable */
#define CAN_INT_FLAG1_ROIE_Pos              (6U)
#define CAN_INT_FLAG1_ROIE_Msk              (0x1UL << CAN_INT_FLAG1_ROIE_Pos)            /*!< 0x40 */
#define CAN_INT_FLAG1_ROIE                  CAN_INT_FLAG1_ROIE_Msk                       /*!< RB Overrun Interrupt Enable  */
#define CAN_INT_FLAG1_RFIE_Pos              (5U)
#define CAN_INT_FLAG1_RFIE_Msk              (0x1UL << CAN_INT_FLAG1_RFIE_Pos)            /*!< 0x20 */
#define CAN_INT_FLAG1_RFIE                  CAN_INT_FLAG1_RFIE_Msk                       /*!< RB Full Interrupt Enable */
#define CAN_INT_FLAG1_RAFIE_Pos             (4U)
#define CAN_INT_FLAG1_RAFIE_Msk             (0x1UL << CAN_INT_FLAG1_RAFIE_Pos)           /*!< 0x10 */
#define CAN_INT_FLAG1_RAFIE                 CAN_INT_FLAG1_RAFIE_Msk                      /*!< RB Almost Full Interrupt Enable  */
#define CAN_INT_FLAG1_TPIE_Pos              (3U)
#define CAN_INT_FLAG1_TPIE_Msk              (0x1UL << CAN_INT_FLAG1_TPIE_Pos)            /*!< 0x08 */
#define CAN_INT_FLAG1_TPIE                  CAN_INT_FLAG1_TPIE_Msk                       /*!< Transmission Primary Interrupt Enable */
#define CAN_INT_FLAG1_TSIE_Pos              (2U)
#define CAN_INT_FLAG1_TSIE_Msk              (0x1UL << CAN_INT_FLAG1_TSIE_Pos)            /*!< 0x04 */
#define CAN_INT_FLAG1_TSIE                  CAN_INT_FLAG1_TSIE_Msk                       /*!< Transmission Secondary Interrupt Enable*/
#define CAN_INT_FLAG1_EIE_Pos               (1U)
#define CAN_INT_FLAG1_EIE_Msk               (0x1UL << CAN_INT_FLAG1_EIE_Pos)             /*!< 0x02 */
#define CAN_INT_FLAG1_EIE                   CAN_INT_FLAG1_EIE_Msk                        /*!< Error Interrupt Enable */
#define CAN_INT_FLAG1_TSFF_Pos              (0U)
#define CAN_INT_FLAG1_TSFF_Msk              (0x1UL << CAN_INT_FLAG1_TSFF_Pos)            /*!< 0x01 */
#define CAN_INT_FLAG1_TSFF                  CAN_INT_FLAG1_TSFF_Msk                       /*!< Transmit Secondary buffer Full Flag(TTEN=0 or TTTEM=0) or */
/* Transmit buffer Slot Full Flag(TTEN=1 & TTTBM=1) */


/*****************  Bit definition for CAN_ERR_CNT register  *****************/
#define CAN_ERR_CNT_TDCEN_Pos               (15U)
#define CAN_ERR_CNT_TDCEN_Msk               (0x1UL << CAN_ERR_CNT_TDCEN_Pos)            /*!< 0x8000 */
#define CAN_ERR_CNT_TDCEN                   CAN_ERR_CNT_TDCEN_Msk                       /*!< Transmitter Delay Compensation ENable */
#define CAN_ERR_CNT_SSPOFF_Pos              (8U)
#define CAN_ERR_CNT_SSPOFF_Msk              (0x7FUL << CAN_ERR_CNT_SSPOFF_Pos)          /*!< 0x7F00 */
#define CAN_ERR_CNT_SSPOFF                  CAN_ERR_CNT_SSPOFF_Msk                      /*!< Secondary Sample Point OFFset */
#define CAN_ERR_CNT_SSPOFF_6                (0x40UL << CAN_ERR_CNT_SSPOFF_Pos)          /*!< 0x4000 */
#define CAN_ERR_CNT_SSPOFF_5                (0x20UL << CAN_ERR_CNT_SSPOFF_Pos)          /*!< 0x2000 */
#define CAN_ERR_CNT_SSPOFF_4                (0x10UL << CAN_ERR_CNT_SSPOFF_Pos)          /*!< 0x1000 */
#define CAN_ERR_CNT_SSPOFF_3                (0x8UL  << CAN_ERR_CNT_SSPOFF_Pos)          /*!< 0x0800 */
#define CAN_ERR_CNT_SSPOFF_2                (0x4UL  << CAN_ERR_CNT_SSPOFF_Pos)          /*!< 0x0400 */
#define CAN_ERR_CNT_SSPOFF_1                (0x2UL  << CAN_ERR_CNT_SSPOFF_Pos)          /*!< 0x0200 */
#define CAN_ERR_CNT_SSPOFF_0                (0x1UL  << CAN_ERR_CNT_SSPOFF_Pos)          /*!< 0x0100 */
#define CAN_ERR_CNT_KOER_Pos                (5U)
#define CAN_ERR_CNT_KOER_Msk                (0x7UL << CAN_ERR_CNT_KOER_Pos)             /*!< 0xE0 */
#define CAN_ERR_CNT_KOER                    CAN_ERR_CNT_KOER_Msk                        /*!< Kind Of Error(Error code) */
#define CAN_ERR_CNT_KOER_2                  (0x4UL << CAN_ERR_CNT_KOER_Pos)             /*!< 0x80 */
#define CAN_ERR_CNT_KOER_1                  (0x2UL << CAN_ERR_CNT_KOER_Pos)             /*!< 0x40 */
#define CAN_ERR_CNT_KOER_0                  (0x1UL << CAN_ERR_CNT_KOER_Pos)             /*!< 0x20 */
#define CAN_ERR_CNT_ALC_Pos                 (0U)
#define CAN_ERR_CNT_ALC_Msk                 (0x1FUL << CAN_ERR_CNT_ALC_Pos)             /*!< 0x1F */
#define CAN_ERR_CNT_ALC                     CAN_ERR_CNT_ALC_Msk                         /*!< Arbitration Lost Capture(bit position) */
#define CAN_ERR_CNT_ALC_4                   (0x10UL << CAN_ERR_CNT_ALC_Pos)             /*!< 0x10 */
#define CAN_ERR_CNT_ALC_3                   (0x8UL  << CAN_ERR_CNT_ALC_Pos)             /*!< 0x08 */
#define CAN_ERR_CNT_ALC_2                   (0x4UL  << CAN_ERR_CNT_ALC_Pos)             /*!< 0x04 */
#define CAN_ERR_CNT_ALC_1                   (0x2UL  << CAN_ERR_CNT_ALC_Pos)             /*!< 0x02 */
#define CAN_ERR_CNT_ALC_0                   (0x1UL  << CAN_ERR_CNT_ALC_Pos)             /*!< 0x01 */


/*****************  Bit definition for CAN_FILTER_CTRL register  *****************/
#define CAN_FILTER_CTRL_AE_15_Pos           (31U)
#define CAN_FILTER_CTRL_AE_15_Msk           (0x1UL << CAN_FILTER_CTRL_AE_15_Pos)        /*!< 0x80000000 */
#define CAN_FILTER_CTRL_AE_15               CAN_FILTER_CTRL_AE_15_Msk                   /*!< Acceptance filter Enable */
#define CAN_FILTER_CTRL_AE_14_Pos           (30U)
#define CAN_FILTER_CTRL_AE_14_Msk           (0x1UL << CAN_FILTER_CTRL_AE_14_Pos)        /*!< 0x40000000 */
#define CAN_FILTER_CTRL_AE_14               CAN_FILTER_CTRL_AE_14_Msk                   /*!< Acceptance filter Enable */
#define CAN_FILTER_CTRL_AE_13_Pos           (29U)
#define CAN_FILTER_CTRL_AE_13_Msk           (0x1UL << CAN_FILTER_CTRL_AE_13_Pos)        /*!< 0x20000000 */
#define CAN_FILTER_CTRL_AE_13               CAN_FILTER_CTRL_AE_13_Msk                   /*!< Acceptance filter Enable */
#define CAN_FILTER_CTRL_AE_12_Pos           (28U)
#define CAN_FILTER_CTRL_AE_12_Msk           (0x1UL << CAN_FILTER_CTRL_AE_12_Pos)        /*!< 0x10000000 */
#define CAN_FILTER_CTRL_AE_12               CAN_FILTER_CTRL_AE_12_Msk                   /*!< Acceptance filter Enable */
#define CAN_FILTER_CTRL_AE_11_Pos           (27U)
#define CAN_FILTER_CTRL_AE_11_Msk           (0x1UL << CAN_FILTER_CTRL_AE_11_Pos)        /*!< 0x08000000 */
#define CAN_FILTER_CTRL_AE_11               CAN_FILTER_CTRL_AE_11_Msk                   /*!< Acceptance filter Enable */
#define CAN_FILTER_CTRL_AE_10_Pos           (26U)
#define CAN_FILTER_CTRL_AE_10_Msk           (0x1UL << CAN_FILTER_CTRL_AE_10_Pos)        /*!< 0x04000000 */
#define CAN_FILTER_CTRL_AE_10               CAN_FILTER_CTRL_AE_10_Msk                   /*!< Acceptance filter Enable */
#define CAN_FILTER_CTRL_AE_9_Pos            (25U)
#define CAN_FILTER_CTRL_AE_9_Msk            (0x1UL << CAN_FILTER_CTRL_AE_9_Pos)         /*!< 0x02000000 */
#define CAN_FILTER_CTRL_AE_9                CAN_FILTER_CTRL_AE_9_Msk                    /*!< Acceptance filter Enable */
#define CAN_FILTER_CTRL_AE_8_Pos            (24U)
#define CAN_FILTER_CTRL_AE_8_Msk            (0x1UL << CAN_FILTER_CTRL_AE_8_Pos)         /*!< 0x01000000 */
#define CAN_FILTER_CTRL_AE_8                CAN_FILTER_CTRL_AE_8_Msk                    /*!< Acceptance filter Enable */
#define CAN_FILTER_CTRL_AE_7_Pos            (23U)
#define CAN_FILTER_CTRL_AE_7_Msk            (0x1UL << CAN_FILTER_CTRL_AE_7_Pos)        /*!< 0x800000 */
#define CAN_FILTER_CTRL_AE_7                CAN_FILTER_CTRL_AE_7_Msk                   /*!< Acceptance filter Enable */
#define CAN_FILTER_CTRL_AE_6_Pos            (22U)
#define CAN_FILTER_CTRL_AE_6_Msk            (0x1UL << CAN_FILTER_CTRL_AE_6_Pos)        /*!< 0x400000 */
#define CAN_FILTER_CTRL_AE_6                CAN_FILTER_CTRL_AE_6_Msk                   /*!< Acceptance filter Enable */
#define CAN_FILTER_CTRL_AE_5_Pos            (21U)
#define CAN_FILTER_CTRL_AE_5_Msk            (0x1UL << CAN_FILTER_CTRL_AE_5_Pos)        /*!< 0x200000 */
#define CAN_FILTER_CTRL_AE_5                CAN_FILTER_CTRL_AE_5_Msk                   /*!< Acceptance filter Enable */
#define CAN_FILTER_CTRL_AE_4_Pos            (20U)
#define CAN_FILTER_CTRL_AE_4_Msk            (0x1UL << CAN_FILTER_CTRL_AE_4_Pos)        /*!< 0x100000 */
#define CAN_FILTER_CTRL_AE_4                CAN_FILTER_CTRL_AE_4_Msk                   /*!< Acceptance filter Enable */
#define CAN_FILTER_CTRL_AE_3_Pos            (19U)
#define CAN_FILTER_CTRL_AE_3_Msk            (0x1UL << CAN_FILTER_CTRL_AE_3_Pos)        /*!< 0x080000 */
#define CAN_FILTER_CTRL_AE_3                CAN_FILTER_CTRL_AE_3_Msk                   /*!< Acceptance filter Enable */
#define CAN_FILTER_CTRL_AE_2_Pos            (18U)
#define CAN_FILTER_CTRL_AE_2_Msk            (0x1UL << CAN_FILTER_CTRL_AE_2_Pos)        /*!< 0x040000 */
#define CAN_FILTER_CTRL_AE_2                CAN_FILTER_CTRL_AE_2_Msk                   /*!< Acceptance filter Enable */
#define CAN_FILTER_CTRL_AE_1_Pos            (17U)
#define CAN_FILTER_CTRL_AE_1_Msk            (0x1UL << CAN_FILTER_CTRL_AE_1_Pos)        /*!< 0x020000 */
#define CAN_FILTER_CTRL_AE_1                CAN_FILTER_CTRL_AE_1_Msk                   /*!< Acceptance filter Enable */
#define CAN_FILTER_CTRL_AE_0_Pos            (16U)
#define CAN_FILTER_CTRL_AE_0_Msk            (0x1UL << CAN_FILTER_CTRL_AE_0_Pos)        /*!< 0x010000 */
#define CAN_FILTER_CTRL_AE_0                CAN_FILTER_CTRL_AE_0_Msk                   /*!< Acceptance filter Enable */
#define CAN_FILTER_CTRL_TIMEPOS_Pos         (9U)
#define CAN_FILTER_CTRL_TIMEPOS_Msk         (0x1UL << CAN_FILTER_CTRL_TIMEPOS_Pos)     /*!< 0x0200 */
#define CAN_FILTER_CTRL_TIMEPOS             CAN_FILTER_CTRL_TIMEPOS_Msk                /*!< TIME-stamping POSition */
#define CAN_FILTER_CTRL_TIMEEN_Pos          (8U)
#define CAN_FILTER_CTRL_TIMEEN_Msk          (0x1UL << CAN_FILTER_CTRL_TIMEEN_Pos)      /*!< 0x0100 */
#define CAN_FILTER_CTRL_TIMEEN              CAN_FILTER_CTRL_TIMEEN_Msk                 /*!< TIME-stamping ENable */
#define CAN_FILTER_CTRL_SELMASK_Pos         (5U)                                       /*!< 0x20 */
#define CAN_FILTER_CTRL_SELMASK_Msk         (0x1UL << CAN_FILTER_CTRL_SELMASK_Pos)     /*!< SELect acceptance MASK */
#define CAN_FILTER_CTRL_SELMASK             CAN_FILTER_CTRL_SELMASK_Msk
#define CAN_FILTER_CTRL_ACFADR_Pos          (0U)
#define CAN_FILTER_CTRL_ACFADR_Msk          (0xFUL << CAN_FILTER_CTRL_ACFADR_Pos)      /*!< 0x0F */
#define CAN_FILTER_CTRL_ACFADR              CAN_FILTER_CTRL_ACFADR_Msk                 /*!< acceptance filter address */
#define CAN_FILTER_CTRL_ACFADR_3            (0x8UL << CAN_FILTER_CTRL_ACFADR_Pos)      /*!< 0x08 */
#define CAN_FILTER_CTRL_ACFADR_2            (0x4UL << CAN_FILTER_CTRL_ACFADR_Pos)      /*!< 0x04 */
#define CAN_FILTER_CTRL_ACFADR_1            (0x2UL << CAN_FILTER_CTRL_ACFADR_Pos)      /*!< 0x02 */
#define CAN_FILTER_CTRL_ACFADR_0            (0x1UL << CAN_FILTER_CTRL_ACFADR_Pos)      /*!< 0x01 */

/*****************  Bit definition for CAN_ACF register  *****************/
#define CAN_ACF_AIDEE_Pos              (30U)
#define CAN_ACF_AIDEE_Msk              (0x1UL << CAN_ACF_AIDEE_Pos)           /*!< 0x40000000 */
#define CAN_ACF_AIDEE                  CAN_ACF_AIDEE_Msk                      /*!< Acceptance mask IDE bit check enable */
#define CAN_ACF_AIDE_Pos               (29U)
#define CAN_ACF_AIDE_Msk               (0x1UL << CAN_ACF_AIDE_Pos)            /*!< 0x20000000 */
#define CAN_ACF_AIDE                   CAN_ACF_AIDE_Msk                       /*!< Acceptance mask IDE bit value */
/*****************  Bit definition for CAN_INT_FLAG2 register  *****************/
#define CAN_INT_FLAG2_WTIE_Pos         (31U)
#define CAN_INT_FLAG2_WTIE_Msk         (0x1UL << CAN_INT_FLAG2_WTIE_Pos)      /*!< 0x80000000 */
#define CAN_INT_FLAG2_WTIE             CAN_INT_FLAG2_WTIE_Msk                 /*!< Watch Trigger Interrupt Enable*/
#define CAN_INT_FLAG2_WTIF_Pos         (30U)
#define CAN_INT_FLAG2_WTIF_Msk         (0x1UL << CAN_INT_FLAG2_WTIF_Pos)      /*!< 0x40000000 */
#define CAN_INT_FLAG2_WTIF             CAN_INT_FLAG2_WTIF_Msk                 /*!< Watch Trigger Interrupt Flag*/
#define CAN_INT_FLAG2_TEIF_Pos         (29U)
#define CAN_INT_FLAG2_TEIF_Msk         (0x1UL << CAN_INT_FLAG2_TEIF_Pos)      /*!< 0x20000000 */
#define CAN_INT_FLAG2_TEIF             CAN_INT_FLAG2_TEIF_Msk                 /*!< Trigger Error Interrupt Flag*/
#define CAN_INT_FLAG2_TTIE_Pos         (28U)
#define CAN_INT_FLAG2_TTIE_Msk         (0x1UL << CAN_INT_FLAG2_TTIE_Pos)      /*!< 0x10000000 */
#define CAN_INT_FLAG2_TTIE             CAN_INT_FLAG2_TTIE_Msk                 /*!< Time Trigger Interrupt Enable*/
#define CAN_INT_FLAG2_TTIF_Pos         (27U)
#define CAN_INT_FLAG2_TTIF_Msk         (0x1UL << CAN_INT_FLAG2_TTIF_Pos)      /*!< 0x08000000 */
#define CAN_INT_FLAG2_TTIF             CAN_INT_FLAG2_TTIF_Msk                 /*!< Time Trigger Interrupt Flag*/
#define CAN_INT_FLAG2_T_PRESC_Pos      (25U)
#define CAN_INT_FLAG2_T_PRESC_Msk      (0x3UL << CAN_INT_FLAG2_T_PRESC_Pos)   /*!< 0x06000000 */
#define CAN_INT_FLAG2_T_PRESC          CAN_INT_FLAG2_T_PRESC_Msk              /*!< TTCAN TImer PRESCaler*/
#define CAN_INT_FLAG2_T_PRESC_1        (0x2UL << CAN_INT_FLAG2_T_PRESC_Pos)   /*!< 0x04 */
#define CAN_INT_FLAG2_T_PRESC_0        (0x1UL << CAN_INT_FLAG2_T_PRESC_Pos)   /*!< 0x02 */
#define CAN_INT_FLAG2_TTEN_Pos         (24U)
#define CAN_INT_FLAG2_TTEN_Msk         (0x1UL << CAN_INT_FLAG2_TTEN_Pos)      /*!< 0x01000000 */
#define CAN_INT_FLAG2_TTEN             CAN_INT_FLAG2_TTEN_Msk                 /*!< Time Trigger Enable*/
#define CAN_INT_FLAG2_TBE_Pos          (23U)
#define CAN_INT_FLAG2_TBE_Msk          (0x1UL << CAN_INT_FLAG2_TBE_Pos)       /*!< 0x800000 */
#define CAN_INT_FLAG2_TBE              CAN_INT_FLAG2_TBE_Msk                  /*!< set TB slot to "Empty" */
#define CAN_INT_FLAG2_TBF_Pos          (22U)
#define CAN_INT_FLAG2_TBF_Msk          (0x1UL << CAN_INT_FLAG2_TBF_Pos)       /*!< 0x400000 */
#define CAN_INT_FLAG2_TBF              CAN_INT_FLAG2_TBF_Msk                  /*!< set TB slot to "Filled" */
#define CAN_INT_FLAG2_TBPTR_Pos        (16U)
#define CAN_INT_FLAG2_TBPTR_Msk        (0x3FUL << CAN_INT_FLAG2_TBPTR_Pos)    /*!< 0x3F0000 */
#define CAN_INT_FLAG2_TBPTR            CAN_INT_FLAG2_TBPTR_Msk                /*!< Pointer to a TB slot*/
#define CAN_INT_FLAG2_TBPTR_5          (0x20UL << CAN_INT_FLAG2_TBPTR_Pos)    /*!< 0x200000 */
#define CAN_INT_FLAG2_TBPTR_4          (0x10UL << CAN_INT_FLAG2_TBPTR_Pos)    /*!< 0x100000 */
#define CAN_INT_FLAG2_TBPTR_3          (0x08UL << CAN_INT_FLAG2_TBPTR_Pos)    /*!< 0x080000 */
#define CAN_INT_FLAG2_TBPTR_2          (0x04UL << CAN_INT_FLAG2_TBPTR_Pos)    /*!< 0x040000 */
#define CAN_INT_FLAG2_TBPTR_1          (0x02UL << CAN_INT_FLAG2_TBPTR_Pos)    /*!< 0x020000 */
#define CAN_INT_FLAG2_TBPTR_0          (0x01UL << CAN_INT_FLAG2_TBPTR_Pos)    /*!< 0x010000 */


/*****************  Bit definition for CAN_REF_MSG register  *****************/
#define CAN_REF_MSG_REF_IDE_Pos        (31U)
#define CAN_REF_MSG_REF_IDE_Msk        (0x1UL << CAN_REF_MSG_REF_IDE_Pos)       /*!< 0x80000000 */
#define CAN_REF_MSG_REF_IDE            CAN_REF_MSG_REF_IDE_Msk                  /*!< REFerence message IDE bit*/
#define CAN_REF_MSG_REF_ID_Pos         (0U)
#define CAN_REF_MSG_REF_ID_Msk         (0x1FFFFFFFUL << CAN_REF_MSG_REF_ID_Pos) /*!< 0x1FFFFFFF */
#define CAN_REF_MSG_REF_ID             CAN_REF_MSG_REF_ID_Msk                   /*!< REFerence message IDentifier */

/*****************  Bit definition for CAN_TRIG_CFG register  *****************/
#define CAN_TRIG_CFG_TEW_Pos           (12U)
#define CAN_TRIG_CFG_TEW_Msk           (0xFUL << CAN_TRIG_CFG_TEW_Pos)        /*!< 0xF000 */
#define CAN_TRIG_CFG_TEW               CAN_TRIG_CFG_TEW_Msk                   /*!< Transmit Enable Window */
#define CAN_TRIG_CFG_TEW_3             (0x8UL << CAN_TRIG_CFG_TEW_Pos)        /*!< 0x8000 */
#define CAN_TRIG_CFG_TEW_2             (0x4UL << CAN_TRIG_CFG_TEW_Pos)        /*!< 0x4000 */
#define CAN_TRIG_CFG_TEW_1             (0x2UL << CAN_TRIG_CFG_TEW_Pos)        /*!< 0x2000 */
#define CAN_TRIG_CFG_TEW_0             (0x1UL << CAN_TRIG_CFG_TEW_Pos)        /*!< 0x1000 */
#define CAN_TRIG_CFG_TTYPE_Pos         (8U)
#define CAN_TRIG_CFG_TTYPE_Msk         (0x7UL << CAN_TRIG_CFG_TTYPE_Pos)      /*!< 0x0700 */
#define CAN_TRIG_CFG_TTYPE             CAN_TRIG_CFG_TTYPE_Msk                 /*!< Trigger Type */
#define CAN_TRIG_CFG_TTYPE_2           (0x4UL << CAN_TRIG_CFG_TTYPE_Pos)      /*!< 0x0400 */
#define CAN_TRIG_CFG_TTYPE_1           (0x2UL << CAN_TRIG_CFG_TTYPE_Pos)      /*!< 0x0200 */
#define CAN_TRIG_CFG_TTYPE_0           (0x1UL << CAN_TRIG_CFG_TTYPE_Pos)      /*!< 0x0100 */
#define CAN_TRIG_CFG_TTPTR_Pos         (0U)
#define CAN_TRIG_CFG_TTPTR_Msk         (0x3FUL << CAN_TRIG_CFG_TTPTR_Pos)     /*!< 0x3F */
#define CAN_TRIG_CFG_TTPTR             CAN_TRIG_CFG_TTPTR_Msk                 /*!< Transmit Trigger TB slot Pointer*/
#define CAN_TRIG_CFG_TTPTR_5           (0x20UL << CAN_TRIG_CFG_TTPTR_Pos)     /*!< 0x20 */
#define CAN_TRIG_CFG_TTPTR_4           (0x10UL << CAN_TRIG_CFG_TTPTR_Pos)     /*!< 0x10 */
#define CAN_TRIG_CFG_TTPTR_3           (0x8UL << CAN_TRIG_CFG_TTPTR_Pos)      /*!< 0x08 */
#define CAN_TRIG_CFG_TTPTR_2           (0x4UL << CAN_TRIG_CFG_TTPTR_Pos)      /*!< 0x04 */
#define CAN_TRIG_CFG_TTPTR_1           (0x2UL << CAN_TRIG_CFG_TTPTR_Pos)      /*!< 0x02 */
#define CAN_TRIG_CFG_TTPTR_0           (0x1UL << CAN_TRIG_CFG_TTPTR_Pos)      /*!< 0x01 */

/*****************  Bit definition for CAN_TRANS_INT_STAT  register  *****************/
#define CAN_TRANS_INT_STAT_HELOC_Pos   (27U)
#define CAN_TRANS_INT_STAT_HELOC_Msk   (0x3UL << CAN_TRANS_INT_STAT_HELOC_Pos)        /*!< 0x18000000*/
#define CAN_TRANS_INT_STAT_HELOC       CAN_TRANS_INT_STAT_HELOC_Msk                   /*!< Host side memory error locaton */
#define CAN_TRANS_INT_STAT_HELOC_1     (0x2UL << CAN_TRANS_INT_STAT_HELOC_Pos)        /*!< 0x10000000*/
#define CAN_TRANS_INT_STAT_HELOC_0     (0x1UL << CAN_TRANS_INT_STAT_HELOC_Pos)        /*!< 0x08000000*/
#define CAN_TRANS_INT_STAT_TXB_Pos     (26U)
#define CAN_TRANS_INT_STAT_TXB_Msk     (0x1UL << CAN_TRANS_INT_STAT_TXB_Pos)          /*!< 0x04000000*/
#define CAN_TRANS_INT_STAT_TXB         CAN_TRANS_INT_STAT_TXB_Msk                     /*!< Transmission Block */
#define CAN_TRANS_INT_STAT_TXS_Pos     (25U)
#define CAN_TRANS_INT_STAT_TXS_Msk     (0x1UL << CAN_TRANS_INT_STAT_TXS_Pos)          /*!< 0x02000000*/
#define CAN_TRANS_INT_STAT_TXS         CAN_TRANS_INT_STAT_TXS_Msk                     /*!< Transmission Stop */
#define CAN_TRANS_INT_STAT_ACFA_Pos    (24U)
#define CAN_TRANS_INT_STAT_ACFA_Msk    (0x1UL << CAN_TRANS_INT_STAT_ACFA_Pos)         /*!< 0x01000000*/
#define CAN_TRANS_INT_STAT_ACFA        CAN_TRANS_INT_STAT_ACFA_Msk                    /*!< Acceptance Accept */
#define CAN_TRANS_INT_STAT_MAEIF_Pos   (20U)
#define CAN_TRANS_INT_STAT_MAEIF_Msk   (0x1UL << CAN_TRANS_INT_STAT_MAEIF_Pos)         /*!< 0x00100000*/
#define CAN_TRANS_INT_STAT_MAEIF        CAN_TRANS_INT_STAT_MAEIF_Msk                   /*!< MEMING ADDR INTERRUPT FLAG */
#define CAN_TRANS_INT_STAT_MDEIF_Pos   (19U)
#define CAN_TRANS_INT_STAT_MDEIF_Msk   (0x1UL << CAN_TRANS_INT_STAT_MDEIF_Pos)         /*!< 0x00080000*/
#define CAN_TRANS_INT_STAT_MDEIF        CAN_TRANS_INT_STAT_MDEIF_Msk                   /*!< MEMING DATA INTERRUPT FLAG */
#define CAN_TRANS_INT_STAT_MDWIF_Pos   (18U)
#define CAN_TRANS_INT_STAT_MDWIF_Msk   (0x1UL << CAN_TRANS_INT_STAT_MDWIF_Pos)         /*!< 0x00040000*/
#define CAN_TRANS_INT_STAT_MDWIF        CAN_TRANS_INT_STAT_MDWIF_Msk                   /*!< MEMING DATA WARNING INTERRUPT FLAG */
#define CAN_TRANS_INT_STAT_MDWIE_Pos   (17U)
#define CAN_TRANS_INT_STAT_MDWIE_Msk   (0x1UL << CAN_TRANS_INT_STAT_MDWIE_Pos)         /*!< 0x00020000*/
#define CAN_TRANS_INT_STAT_MDWIE        CAN_TRANS_INT_STAT_MDWIE_Msk                   /*!< MEMING DATA WARNING INTERRUPT ENABLE */
#define CAN_TRANS_INT_STAT_MPEN_Pos    (16U)
#define CAN_TRANS_INT_STAT_MPEN_Msk    (0x1UL << CAN_TRANS_INT_STAT_MPEN_Pos)          /*!< 0x00010000*/
#define CAN_TRANS_INT_STAT_MPEN         CAN_TRANS_INT_STAT_MPEN_Msk                    /*!< MEMING PROTECTED ENABLE */
#define CAN_TRANS_INT_STAT_WTRIG_Pos   (0U)
#define CAN_TRANS_INT_STAT_WTRIG_Msk   (0xFFFFUL << CAN_TRANS_INT_STAT_WTRIG_Pos)      /*!< 0x0000FFFF*/
#define CAN_TRANS_INT_STAT_WTRIG        CAN_TRANS_INT_STAT_WTRIG_Msk                   /*!< WATCH TRIG TIME */

// add by xinzheng, 2023.09.08
/***************** QSPI register  *****************/
// CTRLR0 register
#define QSPI_CTRLR0_SSI_IS_MST_Pos                    (31U)
#define QSPI_CTRLR0_SSI_IS_MST_Msk                    (0x1UL << QSPI_CTRLR0_SSI_IS_MST_Pos)
#define QSPI_CTRLR0_SSI_IS_MST                        QSPI_CTRLR0_SSI_IS_MST_Msk
#define QSPI_CTRLR0_CLK_LOOP_EN_Pos                   (26U)
#define QSPI_CTRLR0_CLK_LOOP_EN_Msk                   (0x1UL << QSPI_CTRLR0_CLK_LOOP_EN_Pos)
#define QSPI_CTRLR0_CLK_LOOP_EN                       QSPI_CTRLR0_CLK_LOOP_EN_Msk
#define QSPI_CTRLR0_SPI_DWS_EN_Pos                    (25U)
#define QSPI_CTRLR0_SPI_DWS_EN_Msk                    (0x1UL << QSPI_CTRLR0_SPI_DWS_EN_Pos)
#define QSPI_CTRLR0_SPI_DWS_EN                        QSPI_CTRLR0_SPI_DWS_EN_Msk
#define QSPI_CTRLR0_SPI_HYPERBUS_EN_Pos               (24U)
#define QSPI_CTRLR0_SPI_HYPERBUS_EN_Msk               (0x1UL << QSPI_CTRLR0_SPI_HYPERBUS_EN_Pos)
#define QSPI_CTRLR0_SPI_HYPERBUS_EN                   QSPI_CTRLR0_SPI_HYPERBUS_EN_Msk
#define QSPI_CTRLR0_SPI_FRF_Pos                       (22U)
#define QSPI_CTRLR0_SPI_FRF_Msk                       (0x3UL << QSPI_CTRLR0_SPI_FRF_Pos)
#define QSPI_CTRLR0_SPI_FRF                           QSPI_CTRLR0_SPI_FRF_Msk
#define QSPI_CTRLR0_CFS_Pos                           (16U)
#define QSPI_CTRLR0_CFS_Msk                           (0xFUL << QSPI_CTRLR0_CFS_Pos)
#define QSPI_CTRLR0_CFS                               QSPI_CTRLR0_CFS_Msk
#define QSPI_CTRLR0_SSTE_Pos                          (14U)
#define QSPI_CTRLR0_SSTE_Msk                          (0x1UL << QSPI_CTRLR0_SSTE_Pos)
#define QSPI_CTRLR0_SSTE                              QSPI_CTRLR0_SSTE_Msk
#define QSPI_CTRLR0_SRL_Pos                           (13U)
#define QSPI_CTRLR0_SRL_Msk                           (0x1UL << QSPI_CTRLR0_SRL_Pos)
#define QSPI_CTRLR0_SRL                               QSPI_CTRLR0_SRL_Msk
#define QSPI_CTRLR0_SLV_OE_Pos                        (12U)
#define QSPI_CTRLR0_SLV_OE_Msk                        (0x1UL << QSPI_CTRLR0_SLV_OE_Pos)
#define QSPI_CTRLR0_SLV_OE                            QSPI_CTRLR0_SLV_OE_Msk
#define QSPI_CTRLR0_TMOD_Pos                          (10U)
#define QSPI_CTRLR0_TMOD_Msk                          (0x3UL << QSPI_CTRLR0_TMOD_Pos)
#define QSPI_CTRLR0_TMOD                              QSPI_CTRLR0_TMOD_Msk
#define QSPI_CTRLR0_SCPOL_Pos                         ( 9U)
#define QSPI_CTRLR0_SCPOL_Msk                         (0x1UL << QSPI_CTRLR0_SCPOL_Pos)
#define QSPI_CTRLR0_SCPOL                             QSPI_CTRLR0_SCPOL_Msk
#define QSPI_CTRLR0_SCPH_Pos                          ( 8U)
#define QSPI_CTRLR0_SCPH_Msk                          (0x1UL << QSPI_CTRLR0_SCPH_Pos)
#define QSPI_CTRLR0_SCPH                              QSPI_CTRLR0_SCPH_Msk
#define QSPI_CTRLR0_FRF_Pos                           ( 6U)
#define QSPI_CTRLR0_FRF_Msk                           (0x3UL << QSPI_CTRLR0_FRF_Pos)
#define QSPI_CTRLR0_FRF                               QSPI_CTRLR0_FRF_Msk
#define QSPI_CTRLR0_DFS_Pos                           ( 0U)
#define QSPI_CTRLR0_DFS_Msk                           (0x1FUL << QSPI_CTRLR0_DFS_Pos)
#define QSPI_CTRLR0_DFS                               QSPI_CTRLR0_DFS_Msk

// CTRLR1 register
#define QSPI_CTRLR1_NDF_Pos                           (0U)
#define QSPI_CTRLR1_NDF_Msk                           (0xFFFFUL << QSPI_CTRLR1_NDF_Pos)
#define QSPI_CTRLR1_NDF                               QSPI_CTRLR1_NDF_Msk

// SSIENR register
#define QSPI_SSIENR_SSIC_EN_Pos                       (0U)
#define QSPI_SSIENR_SSIC_EN_Msk                       (0x1UL << QSPI_SSIENR_SSIC_EN_Pos)
#define QSPI_SSIENR_SSIC_EN                           QSPI_SSIENR_SSIC_EN_Msk

// MWCR register
#define QSPI_MWCR_MHS_Pos                             (2U)
#define QSPI_MWCR_MHS_Msk                             (0x1UL << QSPI_MWCR_MHS_Pos)
#define QSPI_MWCR_MHS                                 QSPI_MWCR_MHS_Msk
#define QSPI_MWCR_MDD_Pos                             (1U)
#define QSPI_MWCR_MDD_Msk                             (0x1UL << QSPI_MWCR_MDD_Pos)
#define QSPI_MWCR_MDD                                 QSPI_MWCR_MDD_Msk
#define QSPI_MWCR_MWMOD_Pos                           (0U)
#define QSPI_MWCR_MWMOD_Msk                           (0x1UL << QSPI_MWCR_MWMOD_Pos)
#define QSPI_MWCR_MWMOD                               QSPI_MWCR_MWMOD_Msk

// SER register
#define QSPI_SER_SER_Pos                              (0U)
#define QSPI_SER_SER_Msk                              (0x3UL << QSPI_SER_SER_Pos)
#define QSPI_SER_SER                                  QSPI_SER_SER_Msk

// BAUDR register
#define QSPI_BAUDR_SCKDV_Pos                          (1U)
#define QSPI_BAUDR_SCKDV_Msk                          (0x7FFFUL << QSPI_BAUDR_SCKDV_Pos)
#define QSPI_BAUDR_SCKDV                              QSPI_BAUDR_SCKDV_Msk

// TXFTLR register
#define QSPI_TXFTLR_TXFTHR_Pos                        (16U)
#define QSPI_TXFTLR_TXFTHR_Msk                        (0xFUL << QSPI_TXFTLR_TXFTHR_Pos)
#define QSPI_TXFTLR_TXFTHR                            QSPI_TXFTLR_TXFTHR_Msk
#define QSPI_TXFTLR_TFT_Pos                           ( 0U)
#define QSPI_TXFTLR_TFT_Msk                           (0xFUL << QSPI_TXFTLR_TFT_Pos)
#define QSPI_TXFTLR_TFT                               QSPI_TXFTLR_TFT_Msk

// RXFTLR register
#define QSPI_RXFTLR_RFT_Pos                           ( 0U)
#define QSPI_RXFTLR_RFT_Msk                           (0xFUL << QSPI_RXFTLR_RFT_Pos)
#define QSPI_RXFTLR_RFT                               QSPI_RXFTLR_RFT_Msk

// TXFLR register
#define QSPI_TXFLR_TXTFL_Pos                          ( 0U)
#define QSPI_TXFLR_TXTFL_Msk                          (0x1FUL << QSPI_TXFLR_TXTFL_Pos)
#define QSPI_TXFLR_TXTFL                              QSPI_TXFLR_TXTFL_Msk

// RXFLR register
#define QSPI_RXFLR_RXTFL_Pos                          ( 0U)
#define QSPI_RXFLR_RXTFL_Msk                          (0x1FUL << QSPI_RXFLR_RXTFL_Pos)
#define QSPI_RXFLR_RXTFL                              QSPI_RXFLR_RXTFL_Msk

// SR register
#define QSPI_SR_CMPLTD_DF_Pos                         (15U)
#define QSPI_SR_CMPLTD_DF_Msk                         (0xFFFFUL << QSPI_SR_CMPLTD_DF_Pos)
#define QSPI_SR_CMPLTD_DF                             QSPI_SR_CMPLTD_DF_Msk
#define QSPI_SR_DCOL_Pos                              ( 6U)
#define QSPI_SR_DCOL_Msk                              (0x1UL << QSPI_SR_DCOL_Pos)
#define QSPI_SR_DCOL                                  QSPI_SR_DCOL_Msk
#define QSPI_SR_TXE_Pos                               ( 5U)
#define QSPI_SR_TXE_Msk                               (0x1UL << QSPI_SR_TXE_Pos)
#define QSPI_SR_TXE                                   QSPI_SR_TXE_Msk
#define QSPI_SR_RFF_Pos                               ( 4U)
#define QSPI_SR_RFF_Msk                               (0x1UL << QSPI_SR_RFF_Pos)
#define QSPI_SR_RFF                                   QSPI_SR_RFF_Msk
#define QSPI_SR_RFNE_Pos                              ( 3U)
#define QSPI_SR_RFNE_Msk                              (0x1UL << QSPI_SR_RFNE_Pos)
#define QSPI_SR_RFNE                                  QSPI_SR_RFNE_Msk
#define QSPI_SR_TFE_Pos                               ( 2U)
#define QSPI_SR_TFE_Msk                               (0x1UL << QSPI_SR_TFE_Pos)
#define QSPI_SR_TFE                                   QSPI_SR_TFE_Msk
#define QSPI_SR_TFNF_Pos                              ( 1U)
#define QSPI_SR_TFNF_Msk                              (0x1UL << QSPI_SR_TFNF_Pos)
#define QSPI_SR_TFNF                                  QSPI_SR_TFNF_Msk
#define QSPI_SR_BUSY_Pos                              ( 0U)
#define QSPI_SR_BUSY_Msk                              (0x1UL << QSPI_SR_BUSY_Pos)
#define QSPI_SR_BUSY                                  QSPI_SR_BUSY_Msk

// IMR register
#define QSPI_IMR_DONEM_Pos                            (11U)
#define QSPI_IMR_DONEM_Msk                            (0x1UL << QSPI_IMR_DONEM_Pos)
#define QSPI_IMR_DONEM                                QSPI_IMR_DONEM_Msk
#define QSPI_IMR_SPITEM_Pos                           (10U)
#define QSPI_IMR_SPITEM_Msk                           (0x1UL << QSPI_IMR_SPITEM_Pos)
#define QSPI_IMR_SPITEM                               QSPI_IMR_SPITEM_Msk
#define QSPI_IMR_AXIEM_Pos                            ( 8U)
#define QSPI_IMR_AXIEM_Msk                            (0x1UL << QSPI_IMR_AXIEM_Pos)
#define QSPI_IMR_AXIEM                                QSPI_IMR_AXIEM_Msk
#define QSPI_IMR_TXUIM_Pos                            ( 7U)
#define QSPI_IMR_TXUIM_Msk                            (0x1UL << QSPI_IMR_TXUIM_Pos)
#define QSPI_IMR_TXUIM                                QSPI_IMR_TXUIM_Msk
#define QSPI_IMR_XRXOIM_Pos                           ( 6U)
#define QSPI_IMR_XRXOIM_Msk                           (0x1UL << QSPI_IMR_XRXOIM_Pos)
#define QSPI_IMR_XRXOIM                               QSPI_IMR_XRXOIM_Msk
#define QSPI_IMR_MSTIM_Pos                            ( 5U)
#define QSPI_IMR_MSTIM_Msk                            (0x1UL << QSPI_IMR_MSTIM_Pos)
#define QSPI_IMR_MSTIM                                QSPI_IMR_MSTIM_Msk
#define QSPI_IMR_RXFIM_Pos                            ( 4U)
#define QSPI_IMR_RXFIM_Msk                            (0x1UL << QSPI_IMR_RXFIM_Pos)
#define QSPI_IMR_RXFIM                                QSPI_IMR_RXFIM_Msk
#define QSPI_IMR_RXOIM_Pos                            ( 3U)
#define QSPI_IMR_RXOIM_Msk                            (0x1UL << QSPI_IMR_RXOIM_Pos)
#define QSPI_IMR_RXOIM                                QSPI_IMR_RXOIM_Msk
#define QSPI_IMR_RXUIM_Pos                            ( 2U)
#define QSPI_IMR_RXUIM_Msk                            (0x1UL << QSPI_IMR_RXUIM_Pos)
#define QSPI_IMR_RXUIM                                QSPI_IMR_RXUIM_Msk
#define QSPI_IMR_TXOIM_Pos                            ( 1U)
#define QSPI_IMR_TXOIM_Msk                            (0x1UL << QSPI_IMR_TXOIM_Pos)
#define QSPI_IMR_TXOIM                                QSPI_IMR_TXOIM_Msk
#define QSPI_IMR_TXEIM_Pos                            ( 0U)
#define QSPI_IMR_TXEIM_Msk                            (0x1UL << QSPI_IMR_TXEIM_Pos)
#define QSPI_IMR_TXEIM                                QSPI_IMR_TXEIM_Msk

// ISR register
#define QSPI_ISR_DONES_Pos                            (11U)
#define QSPI_ISR_DONES_Msk                            (0x1UL << QSPI_ISR_DONES_Pos)
#define QSPI_ISR_DONES                                QSPI_ISR_DONES_Msk
#define QSPI_ISR_SPITES_Pos                           (10U)
#define QSPI_ISR_SPITES_Msk                           (0x1UL << QSPI_ISR_SPITES_Pos)
#define QSPI_ISR_SPITES                               QSPI_ISR_SPITES_Msk
#define QSPI_ISR_AXIES_Pos                            ( 8U)
#define QSPI_ISR_AXIES_Msk                            (0x1UL << QSPI_ISR_AXIES_Pos)
#define QSPI_ISR_AXIES                                QSPI_ISR_AXIES_Msk
#define QSPI_ISR_TXUIS_Pos                            ( 7U)
#define QSPI_ISR_TXUIS_Msk                            (0x1UL << QSPI_ISR_TXUIS_Pos)
#define QSPI_ISR_TXUIS                                QSPI_ISR_TXUIS_Msk
#define QSPI_ISR_XRXOIS_Pos                           ( 6U)
#define QSPI_ISR_XRXOIS_Msk                           (0x1UL << QSPI_ISR_XRXOIS_Pos)
#define QSPI_ISR_XRXOIS                               QSPI_ISR_XRXOIS_Msk
#define QSPI_ISR_MSTIS_Pos                            ( 5U)
#define QSPI_ISR_MSTIS_Msk                            (0x1UL << QSPI_ISR_MSTIS_Pos)
#define QSPI_ISR_MSTIS                                QSPI_ISR_MSTIS_Msk
#define QSPI_ISR_RXFIS_Pos                            ( 4U)
#define QSPI_ISR_RXFIS_Msk                            (0x1UL << QSPI_ISR_RXFIS_Pos)
#define QSPI_ISR_RXFIS                                QSPI_ISR_RXFIS_Msk
#define QSPI_ISR_RXOIS_Pos                            ( 3U)
#define QSPI_ISR_RXOIS_Msk                            (0x1UL << QSPI_ISR_RXOIS_Pos)
#define QSPI_ISR_RXOIS                                QSPI_ISR_RXOIS_Msk
#define QSPI_ISR_RXUIS_Pos                            ( 2U)
#define QSPI_ISR_RXUIS_Msk                            (0x1UL << QSPI_ISR_RXUIS_Pos)
#define QSPI_ISR_RXUIS                                QSPI_ISR_RXUIS_Msk
#define QSPI_ISR_TXOIS_Pos                            ( 1U)
#define QSPI_ISR_TXOIS_Msk                            (0x1UL << QSPI_ISR_TXOIS_Pos)
#define QSPI_ISR_TXOIS                                QSPI_ISR_TXOIS_Msk
#define QSPI_ISR_TXEIS_Pos                            ( 0U)
#define QSPI_ISR_TXEIS_Msk                            (0x1UL << QSPI_ISR_TXEIS_Pos)
#define QSPI_ISR_TXEIS                                QSPI_ISR_TXEIS_Msk

// RISR register
#define QSPI_RISR_DONER_Pos                           (11U)
#define QSPI_RISR_DONER_Msk                           (0x1UL << QSPI_RISR_DONER_Pos)
#define QSPI_RISR_DONER                               QSPI_RISR_DONER_Msk
#define QSPI_RISR_SPITER_Pos                          (10U)
#define QSPI_RISR_SPITER_Msk                          (0x1UL << QSPI_RISR_SPITER_Pos)
#define QSPI_RISR_SPITER                              QSPI_RISR_SPITER_Msk
#define QSPI_RISR_AXIER_Pos                           ( 8U)
#define QSPI_RISR_AXIER_Msk                           (0x1UL << QSPI_RISR_AXIER_Pos)
#define QSPI_RISR_AXIER                               QSPI_RISR_AXIER_Msk
#define QSPI_RISR_TXUIR_Pos                           ( 7U)
#define QSPI_RISR_TXUIR_Msk                           (0x1UL << QSPI_RISR_TXUIR_Pos)
#define QSPI_RISR_TXUIR                               QSPI_RISR_TXUIR_Msk
#define QSPI_RISR_XRXOIR_Pos                          ( 6U)
#define QSPI_RISR_XRXOIR_Msk                          (0x1UL << QSPI_RISR_XRXOIR_Pos)
#define QSPI_RISR_XRXOIR                              QSPI_RISR_XRXOIR_Msk
#define QSPI_RISR_MSTIR_Pos                           ( 5U)
#define QSPI_RISR_MSTIR_Msk                           (0x1UL << QSPI_RISR_MSTIR_Pos)
#define QSPI_RISR_MSTIR                               QSPI_RISR_MSTIR_Msk
#define QSPI_RISR_RXFIR_Pos                           ( 4U)
#define QSPI_RISR_RXFIR_Msk                           (0x1UL << QSPI_RISR_RXFIR_Pos)
#define QSPI_RISR_RXFIR                               QSPI_RISR_RXFIR_Msk
#define QSPI_RISR_RXOIR_Pos                           ( 3U)
#define QSPI_RISR_RXOIR_Msk                           (0x1UL << QSPI_RISR_RXOIR_Pos)
#define QSPI_RISR_RXOIR                               QSPI_RISR_RXOIR_Msk
#define QSPI_RISR_RXUIR_Pos                           ( 2U)
#define QSPI_RISR_RXUIR_Msk                           (0x1UL << QSPI_RISR_RXUIR_Pos)
#define QSPI_RISR_RXUIR                               QSPI_RISR_RXUIR_Msk
#define QSPI_RISR_TXOIR_Pos                           ( 1U)
#define QSPI_RISR_TXOIR_Msk                           (0x1UL << QSPI_RISR_TXOIR_Pos)
#define QSPI_RISR_TXOIR                               QSPI_RISR_TXOIR_Msk
#define QSPI_RISR_TXEIR_Pos                           ( 0U)
#define QSPI_RISR_TXEIR_Msk                           (0x1UL << QSPI_RISR_TXEIR_Pos)
#define QSPI_RISR_TXEIR                               QSPI_RISR_TXEIR_Msk

// TXEICR register
#define QSPI_TXEICR_TXEICR_Pos                        ( 0U)
#define QSPI_TXEICR_TXEICR_Msk                        (0x1UL << QSPI_TXEICR_TXEICR_Pos)
#define QSPI_TXEICR_TXEICR                            QSPI_TXEICR_TXEICR_Msk

// RXOICR register
#define QSPI_RXOICR_RXOICR_Pos                        ( 0U)
#define QSPI_RXOICR_RXOICR_Msk                        (0x1UL << QSPI_RXOICR_RXOICR_Pos)
#define QSPI_RXOICR_RXOICR                            QSPI_RXOICR_RXOICR_Msk

// RXUICR register
#define QSPI_RXUICR_RXUICR_Pos                        ( 0U)
#define QSPI_RXUICR_RXUICR_Msk                        (0x1UL << QSPI_RXUICR_RXUICR_Pos)
#define QSPI_RXUICR_RXUICR                            QSPI_RXUICR_RXUICR_Msk

// MSTICR register
#define QSPI_MSTICR_MSTICR_Pos                        ( 0U)
#define QSPI_MSTICR_MSTICR_Msk                        (0x1UL << QSPI_MSTICR_MSTICR_Pos)
#define QSPI_MSTICR_MSTICR                            QSPI_MSTICR_MSTICR_Msk

// ICR register
#define QSPI_ICR_ICR_Pos                              ( 0U)
#define QSPI_ICR_ICR_Msk                              (0x1UL << QSPI_ICR_ICR_Pos)
#define QSPI_ICR_ICR                                  QSPI_ICR_ICR_Msk

// DMACR register
#define QSPI_DMACR_AID_Pos                            (15U)
#define QSPI_DMACR_AID_Msk                            (0x3FUL << QSPI_DMACR_AID_Pos)
#define QSPI_DMACR_AID                                QSPI_DMACR_AID_Msk
#define QSPI_DMACR_APROT_Pos                          (12U)
#define QSPI_DMACR_APROT_Msk                          (0x7UL << QSPI_DMACR_APROT_Pos)
#define QSPI_DMACR_APROT                              QSPI_DMACR_APROT_Msk
#define QSPI_DMACR_ACACHE_Pos                         ( 8U)
#define QSPI_DMACR_ACACHE_Msk                         (0xfUL << QSPI_DMACR_ACACHE_Pos)
#define QSPI_DMACR_ACACHE                             QSPI_DMACR_ACACHE_Msk
#define QSPI_DMACR_AINC_Pos                           ( 6U)
#define QSPI_DMACR_AINC_Msk                           (0x1UL << QSPI_DMACR_AINC_Pos)
#define QSPI_DMACR_AINC                               QSPI_DMACR_AINC_Msk
#define QSPI_DMACR_ATW_Pos                            ( 3U)
#define QSPI_DMACR_ATW_Msk                            (0x3UL << QSPI_DMACR_ATW_Pos)
#define QSPI_DMACR_ATW                                QSPI_DMACR_ATW_Msk
#define QSPI_DMACR_IDMAE_Pos                          ( 2U)
#define QSPI_DMACR_IDMAE_Msk                          (0x1UL << QSPI_DMACR_IDMAE_Pos)
#define QSPI_DMACR_IDMAE                              QSPI_DMACR_IDMAE_Msk
#define QSPI_DMACR_TDMAE_Pos                          ( 1U)
#define QSPI_DMACR_TDMAE_Msk                          (0x1UL << QSPI_DMACR_TDMAE_Pos)
#define QSPI_DMACR_TDMAE                              QSPI_DMACR_TDMAE_Msk
#define QSPI_DMACR_RDMAE_Pos                          ( 0U)
#define QSPI_DMACR_RDMAE_Msk                          (0x1UL << QSPI_DMACR_RDMAE_Pos)
#define QSPI_DMACR_RDMAE                              QSPI_DMACR_RDMAE_Msk

// DMATDLR register
#define QSPI_DMATDLR_DMATDL_Pos                       ( 0U)
#define QSPI_DMATDLR_DMATDL_Msk                       (0xFUL << QSPI_DMATDLR_DMATDL_Pos)
#define QSPI_DMATDLR_DMATDL                           QSPI_DMATDLR_DMATDL_Msk

// DMARDLR register
#define QSPI_DMARDLR_DMARDL_Pos                       ( 0U)
#define QSPI_DMARDLR_DMARDL_Msk                       (0xFUL << QSPI_DMARDLR_DMARDL_Pos)
#define QSPI_DMARDLR_DMARDL                           QSPI_DMARDLR_DMARDL_Msk

// IDR register
#define QSPI_IDR_IDCODE_Pos                           ( 0U)
#define QSPI_IDR_IDCODE_Msk                           (0xFFFFFFFFUL << QSPI_IDR_IDCODE_Pos)
#define QSPI_IDR_IDCODE                               QSPI_IDR_IDCODE_Msk

// SSIC_VERSION_ID register
#define QSPI_SSIC_VERSION_ID_SSIC_COMP_VERSION_Pos    ( 0U)
#define QSPI_SSIC_VERSION_ID_SSIC_COMP_VERSION_Msk    (0xFFFFFFFFUL << QSPI_SSIC_VERSION_ID_SSIC_COMP_VERSION_Pos)
#define QSPI_SSIC_VERSION_ID_SSIC_COMP_VERSION        QSPI_SSIC_VERSION_ID_SSIC_COMP_VERSION_Msk

// DR0 ~ DR35 register
#define QSPI_DR_DR_Pos                                (0U)
#define QSPI_DR_DR_Msk                                (0xFFFFFFFFUL << QSPI_DR_DR_Pos)
#define QSPI_DR_DR                                    QSPI_DR_DR_Msk

#define QSPI_DR0_DR_Pos                               (0U)
#define QSPI_DR0_DR_Msk                               (0xFFFFFFFFUL << QSPI_DR0_DR_Pos)
#define QSPI_DR0_DR                                   QSPI_DR0_DR_Msk
#define QSPI_DR1_DR_Pos                               (0U)
#define QSPI_DR1_DR_Msk                               (0xFFFFFFFFUL << QSPI_DR1_DR_Pos)
#define QSPI_DR1_DR                                   QSPI_DR1_DR_Msk
#define QSPI_DR2_DR_Pos                               (0U)
#define QSPI_DR2_DR_Msk                               (0xFFFFFFFFUL << QSPI_DR2_DR_Pos)
#define QSPI_DR2_DR                                   QSPI_DR2_DR_Msk
#define QSPI_DR3_DR_Pos                               (0U)
#define QSPI_DR3_DR_Msk                               (0xFFFFFFFFUL << QSPI_DR3_DR_Pos)
#define QSPI_DR3_DR                                   QSPI_DR3_DR_Msk
#define QSPI_DR4_DR_Pos                               (0U)
#define QSPI_DR4_DR_Msk                               (0xFFFFFFFFUL << QSPI_DR4_DR_Pos)
#define QSPI_DR4_DR                                   QSPI_DR4_DR_Msk
#define QSPI_DR5_DR_Pos                               (0U)
#define QSPI_DR5_DR_Msk                               (0xFFFFFFFFUL << QSPI_DR5_DR_Pos)
#define QSPI_DR5_DR                                   QSPI_DR5_DR_Msk
#define QSPI_DR6_DR_Pos                               (0U)
#define QSPI_DR6_DR_Msk                               (0xFFFFFFFFUL << QSPI_DR6_DR_Pos)
#define QSPI_DR6_DR                                   QSPI_DR6_DR_Msk
#define QSPI_DR7_DR_Pos                               (0U)
#define QSPI_DR7_DR_Msk                               (0xFFFFFFFFUL << QSPI_DR7_DR_Pos)
#define QSPI_DR7_DR                                   QSPI_DR7_DR_Msk
#define QSPI_DR8_DR_Pos                               (0U)
#define QSPI_DR8_DR_Msk                               (0xFFFFFFFFUL << QSPI_DR8_DR_Pos)
#define QSPI_DR8_DR                                   QSPI_DR8_DR_Msk
#define QSPI_DR9_DR_Pos                               (0U)
#define QSPI_DR9_DR_Msk                               (0xFFFFFFFFUL << QSPI_DR9_DR_Pos)
#define QSPI_DR9_DR                                   QSPI_DR9_DR_Msk
#define QSPI_DR10_DR_Pos                              (0U)
#define QSPI_DR10_DR_Msk                              (0xFFFFFFFFUL << QSPI_DR10_DR_Pos)
#define QSPI_DR10_DR                                  QSPI_DR10_DR_Msk
#define QSPI_DR11_DR_Pos                              (0U)
#define QSPI_DR11_DR_Msk                              (0xFFFFFFFFUL << QSPI_DR11_DR_Pos)
#define QSPI_DR11_DR                                  QSPI_DR11_DR_Msk
#define QSPI_DR12_DR_Pos                              (0U)
#define QSPI_DR12_DR_Msk                              (0xFFFFFFFFUL << QSPI_DR12_DR_Pos)
#define QSPI_DR12_DR                                  QSPI_DR12_DR_Msk
#define QSPI_DR13_DR_Pos                              (0U)
#define QSPI_DR13_DR_Msk                              (0xFFFFFFFFUL << QSPI_DR13_DR_Pos)
#define QSPI_DR13_DR                                  QSPI_DR13_DR_Msk
#define QSPI_DR14_DR_Pos                              (0U)
#define QSPI_DR14_DR_Msk                              (0xFFFFFFFFUL << QSPI_DR14_DR_Pos)
#define QSPI_DR14_DR                                  QSPI_DR14_DR_Msk
#define QSPI_DR15_DR_Pos                              (0U)
#define QSPI_DR15_DR_Msk                              (0xFFFFFFFFUL << QSPI_DR15_DR_Pos)
#define QSPI_DR15_DR                                  QSPI_DR15_DR_Msk
#define QSPI_DR16_DR_Pos                              (0U)
#define QSPI_DR16_DR_Msk                              (0xFFFFFFFFUL << QSPI_DR16_DR_Pos)
#define QSPI_DR16_DR                                  QSPI_DR16_DR_Msk
#define QSPI_DR17_DR_Pos                              (0U)
#define QSPI_DR17_DR_Msk                              (0xFFFFFFFFUL << QSPI_DR17_DR_Pos)
#define QSPI_DR17_DR                                  QSPI_DR17_DR_Msk
#define QSPI_DR18_DR_Pos                              (0U)
#define QSPI_DR18_DR_Msk                              (0xFFFFFFFFUL << QSPI_DR18_DR_Pos)
#define QSPI_DR18_DR                                  QSPI_DR18_DR_Msk
#define QSPI_DR19_DR_Pos                              (0U)
#define QSPI_DR19_DR_Msk                              (0xFFFFFFFFUL << QSPI_DR19_DR_Pos)
#define QSPI_DR19_DR                                  QSPI_DR19_DR_Msk
#define QSPI_DR20_DR_Pos                              (0U)
#define QSPI_DR20_DR_Msk                              (0xFFFFFFFFUL << QSPI_DR20_DR_Pos)
#define QSPI_DR20_DR                                  QSPI_DR20_DR_Msk
#define QSPI_DR21_DR_Pos                              (0U)
#define QSPI_DR21_DR_Msk                              (0xFFFFFFFFUL << QSPI_DR21_DR_Pos)
#define QSPI_DR21_DR                                  QSPI_DR21_DR_Msk
#define QSPI_DR22_DR_Pos                              (0U)
#define QSPI_DR22_DR_Msk                              (0xFFFFFFFFUL << QSPI_DR22_DR_Pos)
#define QSPI_DR22_DR                                  QSPI_DR22_DR_Msk
#define QSPI_DR23_DR_Pos                              (0U)
#define QSPI_DR23_DR_Msk                              (0xFFFFFFFFUL << QSPI_DR23_DR_Pos)
#define QSPI_DR23_DR                                  QSPI_DR23_DR_Msk
#define QSPI_DR24_DR_Pos                              (0U)
#define QSPI_DR24_DR_Msk                              (0xFFFFFFFFUL << QSPI_DR24_DR_Pos)
#define QSPI_DR24_DR                                  QSPI_DR24_DR_Msk
#define QSPI_DR25_DR_Pos                              (0U)
#define QSPI_DR25_DR_Msk                              (0xFFFFFFFFUL << QSPI_DR25_DR_Pos)
#define QSPI_DR25_DR                                  QSPI_DR25_DR_Msk
#define QSPI_DR26_DR_Pos                              (0U)
#define QSPI_DR26_DR_Msk                              (0xFFFFFFFFUL << QSPI_DR26_DR_Pos)
#define QSPI_DR26_DR                                  QSPI_DR26_DR_Msk
#define QSPI_DR27_DR_Pos                              (0U)
#define QSPI_DR27_DR_Msk                              (0xFFFFFFFFUL << QSPI_DR27_DR_Pos)
#define QSPI_DR27_DR                                  QSPI_DR27_DR_Msk
#define QSPI_DR28_DR_Pos                              (0U)
#define QSPI_DR28_DR_Msk                              (0xFFFFFFFFUL << QSPI_DR28_DR_Pos)
#define QSPI_DR28_DR                                  QSPI_DR28_DR_Msk
#define QSPI_DR29_DR_Pos                              (0U)
#define QSPI_DR29_DR_Msk                              (0xFFFFFFFFUL << QSPI_DR29_DR_Pos)
#define QSPI_DR29_DR                                  QSPI_DR29_DR_Msk
#define QSPI_DR30_DR_Pos                              (0U)
#define QSPI_DR30_DR_Msk                              (0xFFFFFFFFUL << QSPI_DR30_DR_Pos)
#define QSPI_DR30_DR                                  QSPI_DR30_DR_Msk
#define QSPI_DR31_DR_Pos                              (0U)
#define QSPI_DR31_DR_Msk                              (0xFFFFFFFFUL << QSPI_DR31_DR_Pos)
#define QSPI_DR31_DR                                  QSPI_DR31_DR_Msk
#define QSPI_DR32_DR_Pos                              (0U)
#define QSPI_DR32_DR_Msk                              (0xFFFFFFFFUL << QSPI_DR32_DR_Pos)
#define QSPI_DR32_DR                                  QSPI_DR32_DR_Msk
#define QSPI_DR33_DR_Pos                              (0U)
#define QSPI_DR33_DR_Msk                              (0xFFFFFFFFUL << QSPI_DR33_DR_Pos)
#define QSPI_DR33_DR                                  QSPI_DR33_DR_Msk
#define QSPI_DR34_DR_Pos                              (0U)
#define QSPI_DR34_DR_Msk                              (0xFFFFFFFFUL << QSPI_DR34_DR_Pos)
#define QSPI_DR34_DR                                  QSPI_DR34_DR_Msk
#define QSPI_DR35_DR_Pos                              (0U)
#define QSPI_DR35_DR_Msk                              (0xFFFFFFFFUL << QSPI_DR35_DR_Pos)
#define QSPI_DR35_DR                                  QSPI_DR35_DR_Msk
#define QSPI_DR36_DR_Pos                              (0U)
#define QSPI_DR36_DR_Msk                              (0xFFFFFFFFUL << QSPI_DR36_DR_Pos)
#define QSPI_DR36_DR                                  QSPI_DR36_DR_Msk

// RX_SAMPLE_DELAY register
#define QSPI_RX_SAMPLE_DELAY_SE_Pos                   (16U)
#define QSPI_RX_SAMPLE_DELAY_SE_Msk                   (0x1UL << QSPI_RX_SAMPLE_DELAY_SE_Pos)
#define QSPI_RX_SAMPLE_DELAY_SE                       QSPI_RX_SAMPLE_DELAY_SE_Msk
#define QSPI_RX_SAMPLE_DELAY_RSD_Pos                  ( 0U)
#define QSPI_RX_SAMPLE_DELAY_RSD_Msk                  (0xFFUL << QSPI_RX_SAMPLE_DELAY_RSD_Pos)
#define QSPI_RX_SAMPLE_DELAY_RSD                      QSPI_RX_SAMPLE_DELAY_RSD_Msk

// SPI_CTRLR0 register
#define QSPI_SPI_CTRLR0_CLK_STRETCH_EN_Pos            (30U)
#define QSPI_SPI_CTRLR0_CLK_STRETCH_EN_Msk            (0x1UL << QSPI_SPI_CTRLR0_CLK_STRETCH_EN_Pos)
#define QSPI_SPI_CTRLR0_CLK_STRETCH_EN                QSPI_SPI_CTRLR0_CLK_STRETCH_EN_Msk
#define QSPI_SPI_CTRLR0_XIP_PREFETCH_EN_Pos           (29U)
#define QSPI_SPI_CTRLR0_XIP_PREFETCH_EN_Msk           (0x1UL << QSPI_SPI_CTRLR0_XIP_PREFETCH_EN_Pos)
#define QSPI_SPI_CTRLR0_XIP_PREFETCH_EN               QSPI_SPI_CTRLR0_XIP_PREFETCH_EN_Msk
#define QSPI_SPI_CTRLR0_XIP_MBL_Pos                   (26U)
#define QSPI_SPI_CTRLR0_XIP_MBL_Msk                   (0x1UL << QSPI_SPI_CTRLR0_XIP_MBL_Pos)
#define QSPI_SPI_CTRLR0_XIP_MBL                       QSPI_SPI_CTRLR0_XIP_MBL_Msk
#define QSPI_SPI_CTRLR0_SPI_RXDS_SIG_EN_Pos           (25U)
#define QSPI_SPI_CTRLR0_SPI_RXDS_SIG_EN_Msk           (0x1UL << QSPI_SPI_CTRLR0_SPI_RXDS_SIG_EN_Pos)
#define QSPI_SPI_CTRLR0_SPI_RXDS_SIG_EN               QSPI_SPI_CTRLR0_SPI_RXDS_SIG_EN_Msk
#define QSPI_SPI_CTRLR0_SPI_DM_EN_Pos                 (24U)
#define QSPI_SPI_CTRLR0_SPI_DM_EN_Msk                 (0x1UL << QSPI_SPI_CTRLR0_SPI_DM_EN_Pos)
#define QSPI_SPI_CTRLR0_SPI_DM_EN                     QSPI_SPI_CTRLR0_SPI_DM_EN_Msk
#define QSPI_SPI_CTRLR0_RXDS_VL_EN_Pos                (23U)
#define QSPI_SPI_CTRLR0_RXDS_VL_EN_Msk                (0x1UL << QSPI_SPI_CTRLR0_RXDS_VL_EN_Pos)
#define QSPI_SPI_CTRLR0_RXDS_VL_EN                    QSPI_SPI_CTRLR0_RXDS_VL_EN_Msk
#define QSPI_SPI_CTRLR0_SSIC_XIP_CONT_XFER_EN_Pos     (21U)
#define QSPI_SPI_CTRLR0_SSIC_XIP_CONT_XFER_EN_Msk     (0x1UL << QSPI_SPI_CTRLR0_SSIC_XIP_CONT_XFER_EN_Pos)
#define QSPI_SPI_CTRLR0_SSIC_XIP_CONT_XFER_EN         QSPI_SPI_CTRLR0_SSIC_XIP_CONT_XFER_EN_Msk
#define QSPI_SPI_CTRLR0_XIP_INST_EN_Pos               (20U)
#define QSPI_SPI_CTRLR0_XIP_INST_EN_Msk               (0x1UL << QSPI_SPI_CTRLR0_XIP_INST_EN_Pos)
#define QSPI_SPI_CTRLR0_XIP_INST_EN                   QSPI_SPI_CTRLR0_XIP_INST_EN_Msk
#define QSPI_SPI_CTRLR0_XIP_DFS_HC_Pos                (19U)
#define QSPI_SPI_CTRLR0_XIP_DFS_HC_Msk                (0x1UL << QSPI_SPI_CTRLR0_XIP_DFS_HC_Pos)
#define QSPI_SPI_CTRLR0_XIP_DFS_HC                    QSPI_SPI_CTRLR0_XIP_DFS_HC_Msk
#define QSPI_SPI_CTRLR0_SPI_RXDS_EN_Pos               (18U)
#define QSPI_SPI_CTRLR0_SPI_RXDS_EN_Msk               (0x1UL << QSPI_SPI_CTRLR0_SPI_RXDS_EN_Pos)
#define QSPI_SPI_CTRLR0_SPI_RXDS_EN                   QSPI_SPI_CTRLR0_SPI_RXDS_EN_Msk
#define QSPI_SPI_CTRLR0_INST_DDR_EN_Pos               (17U)
#define QSPI_SPI_CTRLR0_INST_DDR_EN_Msk               (0x1UL << QSPI_SPI_CTRLR0_INST_DDR_EN_Pos)
#define QSPI_SPI_CTRLR0_INST_DDR_EN                   QSPI_SPI_CTRLR0_INST_DDR_EN_Msk
#define QSPI_SPI_CTRLR0_SPI_DDR_EN_Pos                (16U)
#define QSPI_SPI_CTRLR0_SPI_DDR_EN_Msk                (0x1UL << QSPI_SPI_CTRLR0_SPI_DDR_EN_Pos)
#define QSPI_SPI_CTRLR0_SPI_DDR_EN                    QSPI_SPI_CTRLR0_SPI_DDR_EN_Msk
#define QSPI_SPI_CTRLR0_WAIT_CYCLES_Pos               (11U)
#define QSPI_SPI_CTRLR0_WAIT_CYCLES_Msk               (0x1FUL << QSPI_SPI_CTRLR0_WAIT_CYCLES_Pos)
#define QSPI_SPI_CTRLR0_WAIT_CYCLES                   QSPI_SPI_CTRLR0_WAIT_CYCLES_Msk
#define QSPI_SPI_CTRLR0_INST_L_Pos                    ( 8U)
#define QSPI_SPI_CTRLR0_INST_L_Msk                    (0x3UL << QSPI_SPI_CTRLR0_INST_L_Pos)
#define QSPI_SPI_CTRLR0_INST_L                        QSPI_SPI_CTRLR0_INST_L_Msk
#define QSPI_SPI_CTRLR0_XIP_MD_BIT_EN_Pos             ( 7U)
#define QSPI_SPI_CTRLR0_XIP_MD_BIT_EN_Msk             (0x1UL << QSPI_SPI_CTRLR0_XIP_MD_BIT_EN_Pos)
#define QSPI_SPI_CTRLR0_XIP_MD_BIT_EN                 QSPI_SPI_CTRLR0_XIP_MD_BIT_EN_Msk
#define QSPI_SPI_CTRLR0_ADDR_L_Pos                    ( 2U)
#define QSPI_SPI_CTRLR0_ADDR_L_Msk                    (0xFUL << QSPI_SPI_CTRLR0_ADDR_L_Pos)
#define QSPI_SPI_CTRLR0_ADDR_L                        QSPI_SPI_CTRLR0_ADDR_L_Msk
#define QSPI_SPI_CTRLR0_TRANS_TYPE_Pos                ( 0U)
#define QSPI_SPI_CTRLR0_TRANS_TYPE_Msk                (0x3UL << QSPI_SPI_CTRLR0_TRANS_TYPE_Pos)
#define QSPI_SPI_CTRLR0_TRANS_TYPE                    QSPI_SPI_CTRLR0_TRANS_TYPE_Msk

// DDR_DRIVE_EDGE register
#define QSPI_DDR_DRIVE_EDGE_TDE_Pos                   ( 0U)
#define QSPI_DDR_DRIVE_EDGE_TDE_Msk                   (0xFFUL << QSPI_DDR_DRIVE_EDGE_TDE_Pos)
#define QSPI_DDR_DRIVE_EDGE_TDE                       QSPI_DDR_DRIVE_EDGE_TDE_Msk

// XIP_MODE_BITS register
#define QSPI_XIP_MODE_BITS_XIP_MD_BITS_Pos            ( 0U)
#define QSPI_XIP_MODE_BITS_XIP_MD_BITS_Msk            (0xFFFFUL << QSPI_XIP_MODE_BITS_XIP_MD_BITS_Pos)
#define QSPI_XIP_MODE_BITS_XIP_MD_BITS                QSPI_XIP_MODE_BITS_XIP_MD_BITS_Msk

// XIP_INCR_INST register
#define QSPI_XIP_INCR_INST_INCR_INST_Pos              ( 0U)
#define QSPI_XIP_INCR_INST_INCR_INST_Msk              (0xFFFFUL << QSPI_XIP_INCR_INST_INCR_INST_Pos)
#define QSPI_XIP_INCR_INST_INCR_INST                  QSPI_XIP_INCR_INST_INCR_INST_Msk

// XIP_WRAP_INST register
#define QSPI_XIP_WRAP_INST_WRAP_INST_Pos              ( 0U)
#define QSPI_XIP_WRAP_INST_WRAP_INST_Msk              (0xFFFFUL << QSPI_XIP_WRAP_INST_WRAP_INST_Pos)
#define QSPI_XIP_WRAP_INST_WRAP_INST                  QSPI_XIP_WRAP_INST_WRAP_INST_Msk

// XIP_CTRL register
#define QSPI_XIP_CTRL_RXDS_VL_EN_Pos                  (30U)
#define QSPI_XIP_CTRL_RXDS_VL_EN_Msk                  (0x1UL << QSPI_XIP_CTRL_RXDS_VL_EN_Pos)
#define QSPI_XIP_CTRL_RXDS_VL_EN                      QSPI_XIP_CTRL_RXDS_VL_EN_Msk
#define QSPI_XIP_CTRL_XIP_PREFETCH_EN_Pos             (29U)
#define QSPI_XIP_CTRL_XIP_PREFETCH_EN_Msk             (0x1UL << QSPI_XIP_CTRL_XIP_PREFETCH_EN_Pos)
#define QSPI_XIP_CTRL_XIP_PREFETCH_EN                 QSPI_XIP_CTRL_XIP_PREFETCH_EN_Msk
#define QSPI_XIP_CTRL_XIP_MBL_Pos                     (26U)
#define QSPI_XIP_CTRL_XIP_MBL_Msk                     (0x3UL << QSPI_XIP_CTRL_XIP_MBL_Pos)
#define QSPI_XIP_CTRL_XIP_MBL                         QSPI_XIP_CTRL_XIP_MBL_Msk
#define QSPI_XIP_CTRL_RXDS_SIG_EN_Pos                 (25U)
#define QSPI_XIP_CTRL_RXDS_SIG_EN_Msk                 (0x1UL << QSPI_XIP_CTRL_RXDS_SIG_EN_Pos)
#define QSPI_XIP_CTRL_RXDS_SIG_EN                     QSPI_XIP_CTRL_RXDS_SIG_EN_Msk
#define QSPI_XIP_CTRL_XIP_HYPERBUS_EN_Pos             (24U)
#define QSPI_XIP_CTRL_XIP_HYPERBUS_EN_Msk             (0x1UL << QSPI_XIP_CTRL_XIP_HYPERBUS_EN_Pos)
#define QSPI_XIP_CTRL_XIP_HYPERBUS_EN                 QSPI_XIP_CTRL_XIP_HYPERBUS_EN_Msk
#define QSPI_XIP_CTRL_CONT_XFER_EN_Pos                (23U)
#define QSPI_XIP_CTRL_CONT_XFER_EN_Msk                (0x1UL << QSPI_XIP_CTRL_CONT_XFER_EN_Pos)
#define QSPI_XIP_CTRL_CONT_XFER_EN                    QSPI_XIP_CTRL_CONT_XFER_EN_Msk
#define QSPI_XIP_CTRL_INST_EN_Pos                     (22U)
#define QSPI_XIP_CTRL_INST_EN_Msk                     (0x1UL << QSPI_XIP_CTRL_INST_EN_Pos)
#define QSPI_XIP_CTRL_INST_EN                         QSPI_XIP_CTRL_INST_EN_Msk
#define QSPI_XIP_CTRL_RXDS_EN_Pos                     (21U)
#define QSPI_XIP_CTRL_RXDS_EN_Msk                     (0x1UL << QSPI_XIP_CTRL_RXDS_EN_Pos)
#define QSPI_XIP_CTRL_RXDS_EN                         QSPI_XIP_CTRL_RXDS_EN_Msk
#define QSPI_XIP_CTRL_INST_DDR_EN_Pos                 (20U)
#define QSPI_XIP_CTRL_INST_DDR_EN_Msk                 (0x1UL << QSPI_XIP_CTRL_INST_DDR_EN_Pos)
#define QSPI_XIP_CTRL_INST_DDR_EN                     QSPI_XIP_CTRL_INST_DDR_EN_Msk
#define QSPI_XIP_CTRL_DDR_EN_Pos                      (19U)
#define QSPI_XIP_CTRL_DDR_EN_Msk                      (0x1UL << QSPI_XIP_CTRL_DDR_EN_Pos)
#define QSPI_XIP_CTRL_DDR_EN                          QSPI_XIP_CTRL_DDR_EN_Msk
#define QSPI_XIP_CTRL_DFS_HC_Pos                      (18U)
#define QSPI_XIP_CTRL_DFS_HC_Msk                      (0x1UL << QSPI_XIP_CTRL_DFS_HC_Pos)
#define QSPI_XIP_CTRL_DFS_HC                          QSPI_XIP_CTRL_DFS_HC_Msk
#define QSPI_XIP_CTRL_WAIT_CYCLES_Pos                 (13U)
#define QSPI_XIP_CTRL_WAIT_CYCLES_Msk                 (0x1FUL << QSPI_XIP_CTRL_WAIT_CYCLES_Pos)
#define QSPI_XIP_CTRL_WAIT_CYCLES                     QSPI_XIP_CTRL_WAIT_CYCLES
#define QSPI_XIP_CTRL_MD_BITS_EN_Pos                  (12U)
#define QSPI_XIP_CTRL_MD_BITS_EN_Msk                  (0x1UL << QSPI_XIP_CTRL_MD_BITS_EN_Pos)
#define QSPI_XIP_CTRL_MD_BITS_EN                      QSPI_XIP_CTRL_MD_BITS_EN_Msk
#define QSPI_XIP_CTRL_INST_L_Pos                      ( 9U)
#define QSPI_XIP_CTRL_INST_L_Msk                      (0x3UL << QSPI_XIP_CTRL_INST_L_Pos)
#define QSPI_XIP_CTRL_INST_L                          QSPI_XIP_CTRL_INST_L_Msk
#define QSPI_XIP_CTRL_ADDR_L_Pos                      ( 4U)
#define QSPI_XIP_CTRL_ADDR_L_Msk                      (0xFUL << QSPI_XIP_CTRL_ADDR_L_Pos)
#define QSPI_XIP_CTRL_ADDR_L                          QSPI_XIP_CTRL_ADDR_L_Msk
#define QSPI_XIP_CTRL_TRANS_TYPE_Pos                  ( 2U)
#define QSPI_XIP_CTRL_TRANS_TYPE_Msk                  (0x3UL << QSPI_XIP_CTRL_TRANS_TYPE_Pos)
#define QSPI_XIP_CTRL_TRANS_TYPE                      QSPI_XIP_CTRL_TRANS_TYPE_Msk
#define QSPI_XIP_CTRL_FRF_Pos                         ( 0U)
#define QSPI_XIP_CTRL_FRF_Msk                         (0x3UL << QSPI_XIP_CTRL_FRF_Pos)
#define QSPI_XIP_CTRL_FRF                             QSPI_XIP_CTRL_FRF_Msk

// XIP_SER register
#define QSPI_XIP_SER_SER_Pos                          ( 0U)
#define QSPI_XIP_SER_SER_Msk                          (0x3UL << QSPI_XIP_SER_SER_Pos)
#define QSPI_XIP_SER_SER                              QSPI_XIP_SER_SER_Msk

// XRXOICR register
#define QSPI_XRXOICR_XRXOICR_Pos                      ( 0U)
#define QSPI_XRXOICR_XRXOICR_Msk                      (0x1UL << QSPI_XRXOICR_XRXOICR_Pos)
#define QSPI_XRXOICR_XRXOICR                          QSPI_XRXOICR_XRXOICR_Msk

// XIP_CNT_TIME_OUT register
#define QSPI_XIP_CNT_TIME_OUT_XTOC_Pos               (0U)
#define QSPI_XIP_CNT_TIME_OUT_XTOC_Msk               (0xFFUL << QSPI_XIP_CNT_TIME_OUT_XTOC_Pos)
#define QSPI_XIP_CNT_TIME_OUT_XTOC                   QSPI_XIP_CNT_TIME_OUT_XTOC_Msk

// SPI_CTRLR1 register
#define QSPI_SPI_CTRLR1_CS_MIN_HIGH_Pos               (16U)
#define QSPI_SPI_CTRLR1_CS_MIN_HIGH_Msk               (0xFUL << QSPI_SPI_CTRLR1_CS_MIN_HIGH_Pos)
#define QSPI_SPI_CTRLR1_CS_MIN_HIGH                   QSPI_SPI_CTRLR1_CS_MIN_HIGH_Msk
#define QSPI_SPI_CTRLR1_MAX_WS_Pos                    ( 8U)
#define QSPI_SPI_CTRLR1_MAX_WS_Msk                    (0xFUL << QSPI_SPI_CTRLR1_MAX_WS_Pos)
#define QSPI_SPI_CTRLR1_MAX_WS                        QSPI_SPI_CTRLR1_MAX_WS_Msk
#define QSPI_SPI_CTRLR1_DYN_WS_Pos                    ( 0U)
#define QSPI_SPI_CTRLR1_DYN_WS_Msk                    (0x7UL << QSPI_SPI_CTRLR1_DYN_WS_Pos)
#define QSPI_SPI_CTRLR1_DYN_WS                        QSPI_SPI_CTRLR1_DYN_WS_Msk

// XIP_WRITE_INCR_INST register
#define QSPI_XIP_WRITE_INCR_INST_INCR_WRITE_INST_Pos  ( 0U)
#define QSPI_XIP_WRITE_INCR_INST_INCR_WRITE_INST_Msk  (0xFFFFUL << QSPI_XIP_WRITE_INCR_INST_INCR_WRITE_INST_Pos)
#define QSPI_XIP_WRITE_INCR_INST_INCR_WRITE_INST      QSPI_XIP_WRITE_INCR_INST_INCR_WRITE_INST_Msk

// XIP_WRITE_WRAP_INST register
#define QSPI_XIP_WRITE_WRAP_INST_WRAP_WRITE_INST_Pos  ( 0U)
#define QSPI_XIP_WRITE_WRAP_INST_WRAP_WRITE_INST_Msk  (0xFFFFUL << QSPI_XIP_WRITE_WRAP_INST_WRAP_WRITE_INST_Pos)
#define QSPI_XIP_WRITE_WRAP_INST_WRAP_WRITE_INST      QSPI_XIP_WRITE_WRAP_INST_WRAP_WRITE_INST_Msk

// XIP_WRITE_CTRL register
#define QSPI_XIP_WRITE_CTRL_XIPWR_DFS_HC_Pos          (21U)
#define QSPI_XIP_WRITE_CTRL_XIPWR_DFS_HC_Msk          (0x1UL << QSPI_XIP_WRITE_CTRL_XIPWR_DFS_HC_Pos)
#define QSPI_XIP_WRITE_CTRL_XIPWR_DFS_HC              QSPI_XIP_WRITE_CTRL_XIPWR_DFS_HC_Msk
#define QSPI_XIP_WRITE_CTRL_XIPWR_WAIT_CYCLES_Pos     (16U)
#define QSPI_XIP_WRITE_CTRL_XIPWR_WAIT_CYCLES_Msk     (0x1UL << QSPI_XIP_WRITE_CTRL_XIPWR_WAIT_CYCLES_Pos)
#define QSPI_XIP_WRITE_CTRL_XIPWR_WAIT_CYCLES         QSPI_XIP_WRITE_CTRL_XIPWR_WAIT_CYCLES_Msk
#define QSPI_XIP_WRITE_CTRL_XIPWR_DM_EN_Pos           (14U)
#define QSPI_XIP_WRITE_CTRL_XIPWR_DM_EN_Msk           (0x1UL << QSPI_XIP_WRITE_CTRL_XIPWR_DM_EN_Pos)
#define QSPI_XIP_WRITE_CTRL_XIPWR_DM_EN               QSPI_XIP_WRITE_CTRL_XIPWR_DM_EN_Msk
#define QSPI_XIP_WRITE_CTRL_XIPWR_RXDS_SIG_EN_Pos     (13U)
#define QSPI_XIP_WRITE_CTRL_XIPWR_RXDS_SIG_EN_Msk     (0x1UL << QSPI_XIP_WRITE_CTRL_XIPWR_RXDS_SIG_EN_Pos)
#define QSPI_XIP_WRITE_CTRL_XIPWR_RXDS_SIG_EN         QSPI_XIP_WRITE_CTRL_XIPWR_RXDS_SIG_EN_Msk
#define QSPI_XIP_WRITE_CTRL_XIPWR_HYPERBUS_EN_Pos     (12U)
#define QSPI_XIP_WRITE_CTRL_XIPWR_HYPERBUS_EN_Msk     (0x1UL << QSPI_XIP_WRITE_CTRL_XIPWR_HYPERBUS_EN_Pos)
#define QSPI_XIP_WRITE_CTRL_XIPWR_HYPERBUS_EN         QSPI_XIP_WRITE_CTRL_XIPWR_HYPERBUS_EN_Msk
#define QSPI_XIP_WRITE_CTRL_WR_INST_DDR_EN_Pos        (11U)
#define QSPI_XIP_WRITE_CTRL_WR_INST_DDR_EN_Msk        (0x1UL << QSPI_XIP_WRITE_CTRL_WR_INST_DDR_EN_Pos)
#define QSPI_XIP_WRITE_CTRL_WR_INST_DDR_EN            QSPI_XIP_WRITE_CTRL_WR_INST_DDR_EN_Msk
#define QSPI_XIP_WRITE_CTRL_WR_SPI_DDR_EN_Pos         (10U)
#define QSPI_XIP_WRITE_CTRL_WR_SPI_DDR_EN_Msk         (0x1UL << QSPI_XIP_WRITE_CTRL_WR_SPI_DDR_EN_Pos)
#define QSPI_XIP_WRITE_CTRL_WR_SPI_DDR_EN             QSPI_XIP_WRITE_CTRL_WR_SPI_DDR_EN_Msk
#define QSPI_XIP_WRITE_CTRL_WR_INST_L_Pos             ( 8U)
#define QSPI_XIP_WRITE_CTRL_WR_INST_L_Msk             (0x3UL << QSPI_XIP_WRITE_CTRL_WR_INST_L_Pos)
#define QSPI_XIP_WRITE_CTRL_WR_INST_L                 QSPI_XIP_WRITE_CTRL_WR_INST_L_Msk
#define QSPI_XIP_WRITE_CTRL_WR_ADDR_L_Pos             ( 4U)
#define QSPI_XIP_WRITE_CTRL_WR_ADDR_L_Msk             (0xFUL << QSPI_XIP_WRITE_CTRL_WR_ADDR_L_Pos)
#define QSPI_XIP_WRITE_CTRL_WR_ADDR_L                 QSPI_XIP_WRITE_CTRL_WR_ADDR_L_Msk
#define QSPI_XIP_WRITE_CTRL_WR_TRANS_TYPE_Pos         ( 2U)
#define QSPI_XIP_WRITE_CTRL_WR_TRANS_TYPE_Msk         (0x3UL << QSPI_XIP_WRITE_CTRL_WR_TRANS_TYPE_Pos)
#define QSPI_XIP_WRITE_CTRL_WR_TRANS_TYPE             QSPI_XIP_WRITE_CTRL_WR_TRANS_TYPE_Msk
#define QSPI_XIP_WRITE_CTRL_WR_FRF_Pos                ( 0U)
#define QSPI_XIP_WRITE_CTRL_WR_FRF_Msk                (0x3UL << QSPI_XIP_WRITE_CTRL_WR_FRF_Pos)
#define QSPI_XIP_WRITE_CTRL_WR_FRF                    QSPI_XIP_WRITE_CTRL_WR_FRF_Msk

// add by xinzheng, 2023.09.28
/***************** SDIO register bits define *****************/
#define  SDIO_CTRL_USE_INTERNAL_DMAC_Pos                          (25U)
#define  SDIO_CTRL_USE_INTERNAL_DMAC_Msk                          (0x1UL << SDIO_CTRL_USE_INTERNAL_DMAC_Pos)
#define  SDIO_CTRL_USE_INTERNAL_DMAC                              SDIO_CTRL_USE_INTERNAL_DMAC_Msk
#define  SDIO_CTRL_ENABLE_OD_PULLUP_Pos                           (24U)
#define  SDIO_CTRL_ENABLE_OD_PULLUP_Msk                           (0x1UL << SDIO_CTRL_ENABLE_OD_PULLUP_Pos)
#define  SDIO_CTRL_ENABLE_OD_PULLUP                               SDIO_CTRL_ENABLE_OD_PULLUP_Msk
#define  SDIO_CTRL_CARD_VOLTAGE_B_Pos                             (20U)
#define  SDIO_CTRL_CARD_VOLTAGE_B_Msk                             (0xFUL << SDIO_CTRL_CARD_VOLTAGE_B_Pos)
#define  SDIO_CTRL_CARD_VOLTAGE_B                                 SDIO_CTRL_CARD_VOLTAGE_B_Msk
#define  SDIO_CTRL_CARD_VOLTAGE_A_Pos                             (16U)
#define  SDIO_CTRL_CARD_VOLTAGE_A_Msk                             (0xFUL << SDIO_CTRL_CARD_VOLTAGE_A_Pos)
#define  SDIO_CTRL_CARD_VOLTAGE_A                                 SDIO_CTRL_CARD_VOLTAGE_A_Msk
#define  SDIO_CTRL_CEATA_DEVICE_INTERRUPT_STATUS_Pos              (11U)
#define  SDIO_CTRL_CEATA_DEVICE_INTERRUPT_STATUS_Msk              (0x1UL << SDIO_CTRL_CEATA_DEVICE_INTERRUPT_STATUS_Pos)
#define  SDIO_CTRL_CEATA_DEVICE_INTERRUPT_STATUS                  SDIO_CTRL_CEATA_DEVICE_INTERRUPT_STATUS_Msk
#define  SDIO_CTRL_SEND_AUTO_STOP_CCSD_Pos                        (10U)
#define  SDIO_CTRL_SEND_AUTO_STOP_CCSD_Msk                        (0x1UL << SDIO_CTRL_SEND_AUTO_STOP_CCSD_Pos)
#define  SDIO_CTRL_SEND_AUTO_STOP_CCSD                            SDIO_CTRL_SEND_AUTO_STOP_CCSD_Msk
#define  SDIO_CTRL_SEND_CCSD_Pos                                  ( 9U)
#define  SDIO_CTRL_SEND_CCSD_Msk                                  (0x1UL << SDIO_CTRL_SEND_CCSD_Pos)
#define  SDIO_CTRL_SEND_CCSD                                      SDIO_CTRL_SEND_CCSD_Msk
#define  SDIO_CTRL_ABORT_READ_DATA_Pos                            ( 8U)
#define  SDIO_CTRL_ABORT_READ_DATA_Msk                            (0x1UL << SDIO_CTRL_ABORT_READ_DATA_Pos)
#define  SDIO_CTRL_ABORT_READ_DATA                                SDIO_CTRL_ABORT_READ_DATA_Msk
#define  SDIO_CTRL_SEND_IRQ_RESPONSE_Pos                          ( 7U)
#define  SDIO_CTRL_SEND_IRQ_RESPONSE_Msk                          (0x1UL << SDIO_CTRL_SEND_IRQ_RESPONSE_Pos)
#define  SDIO_CTRL_SEND_IRQ_RESPONSE                              SDIO_CTRL_SEND_IRQ_RESPONSE_Msk
#define  SDIO_CTRL_READ_WAIT_Pos                                  ( 6U)
#define  SDIO_CTRL_READ_WAIT_Msk                                  (0x1UL << SDIO_CTRL_READ_WAIT_Pos)
#define  SDIO_CTRL_READ_WAIT                                      SDIO_CTRL_READ_WAIT_Msk
#define  SDIO_CTRL_DMA_ENABLE_Pos                                 ( 5U)
#define  SDIO_CTRL_DMA_ENABLE_Msk                                 (0x1UL << SDIO_CTRL_DMA_ENABLE_Pos)
#define  SDIO_CTRL_DMA_ENABLE                                     SDIO_CTRL_DMA_ENABLE_Msk
#define  SDIO_CTRL_INT_ENABLE_Pos                                 ( 4U)
#define  SDIO_CTRL_INT_ENABLE_Msk                                 (0x1UL << SDIO_CTRL_INT_ENABLE_Pos)
#define  SDIO_CTRL_INT_ENABLE                                     SDIO_CTRL_INT_ENABLE_Msk
#define  SDIO_CTRL_DMA_RESET_Pos                                  ( 2U)
#define  SDIO_CTRL_DMA_RESET_Msk                                  (0x1UL << SDIO_CTRL_DMA_RESET_Pos)
#define  SDIO_CTRL_DMA_RESET                                      SDIO_CTRL_DMA_RESET_Msk
#define  SDIO_CTRL_FIFO_RESET_Pos                                 ( 1U)
#define  SDIO_CTRL_FIFO_RESET_Msk                                 (0x1UL << SDIO_CTRL_FIFO_RESET_Pos)
#define  SDIO_CTRL_FIFO_RESET                                     SDIO_CTRL_FIFO_RESET_Msk
#define  SDIO_CTRL_CONTROLLER_RESET_Pos                           ( 0U)
#define  SDIO_CTRL_CONTROLLER_RESET_Msk                           (0x1UL << SDIO_CTRL_CONTROLLER_RESET_Pos)
#define  SDIO_CTRL_CONTROLLER_RESET                               SDIO_CTRL_CONTROLLER_RESET_Msk

#define  SDIO_PWREN_POWER_ENABLE_0_Pos                            ( 0U)
#define  SDIO_PWREN_POWER_ENABLE_0_Msk                            (0x1UL << SDIO_PWREN_POWER_ENABLE_0_Pos)
#define  SDIO_PWREN_POWER_ENABLE_0                                SDIO_PWREN_POWER_ENABLE_0_Msk

#define  SDIO_CLKDIV_CLK_DIVIDER3_Pos                             (24U)
#define  SDIO_CLKDIV_CLK_DIVIDER3_Msk                             (0xFFUL << SDIO_CLKDIV_CLK_DIVIDER3_Pos)
#define  SDIO_CLKDIV_CLK_DIVIDER3                                 SDIO_CLKDIV_CLK_DIVIDER3_Msk
#define  SDIO_CLKDIV_CLK_DIVIDER2_Pos                             (16U)
#define  SDIO_CLKDIV_CLK_DIVIDER2_Msk                             (0xFFUL << SDIO_CLKDIV_CLK_DIVIDER2_Pos)
#define  SDIO_CLKDIV_CLK_DIVIDER2                                 SDIO_CLKDIV_CLK_DIVIDER2_Msk
#define  SDIO_CLKDIV_CLK_DIVIDER1_Pos                             ( 8U)
#define  SDIO_CLKDIV_CLK_DIVIDER1_Msk                             (0xFFUL << SDIO_CLKDIV_CLK_DIVIDER1_Pos)
#define  SDIO_CLKDIV_CLK_DIVIDER1                                 SDIO_CLKDIV_CLK_DIVIDER1_Msk
#define  SDIO_CLKDIV_CLK_DIVIDER0_Pos                             ( 0U)
#define  SDIO_CLKDIV_CLK_DIVIDER0_Msk                             (0xFFUL << SDIO_CLKDIV_CLK_DIVIDER0_Pos)
#define  SDIO_CLKDIV_CLK_DIVIDER0                                 SDIO_CLKDIV_CLK_DIVIDER0_Msk

#define  SDIO_CLKSRC_CARD15_CLK_SOURCE_Pos                        (30U)
#define  SDIO_CLKSRC_CARD15_CLK_SOURCE_Msk                        (0x3UL << SDIO_CLKSRC_CARD15_CLK_SOURCE_Pos)
#define  SDIO_CLKSRC_CARD15_CLK_SOURCE                            SDIO_CLKSRC_CARD15_CLK_SOURCE_Msk
#define  SDIO_CLKSRC_CARD14_CLK_SOURCE_Pos                        (28U)
#define  SDIO_CLKSRC_CARD14_CLK_SOURCE_Msk                        (0x3UL << SDIO_CLKSRC_CARD14_CLK_SOURCE_Pos)
#define  SDIO_CLKSRC_CARD14_CLK_SOURCE                            SDIO_CLKSRC_CARD14_CLK_SOURCE_Msk
#define  SDIO_CLKSRC_CARD13_CLK_SOURCE_Pos                        (26U)
#define  SDIO_CLKSRC_CARD13_CLK_SOURCE_Msk                        (0x3UL << SDIO_CLKSRC_CARD13_CLK_SOURCE_Pos)
#define  SDIO_CLKSRC_CARD13_CLK_SOURCE                            SDIO_CLKSRC_CARD13_CLK_SOURCE_Msk
#define  SDIO_CLKSRC_CARD12_CLK_SOURCE_Pos                        (24U)
#define  SDIO_CLKSRC_CARD12_CLK_SOURCE_Msk                        (0x3UL << SDIO_CLKSRC_CARD12_CLK_SOURCE_Pos)
#define  SDIO_CLKSRC_CARD12_CLK_SOURCE                            SDIO_CLKSRC_CARD12_CLK_SOURCE_Msk
#define  SDIO_CLKSRC_CARD11_CLK_SOURCE_Pos                        (22U)
#define  SDIO_CLKSRC_CARD11_CLK_SOURCE_Msk                        (0x3UL << SDIO_CLKSRC_CARD11_CLK_SOURCE_Pos)
#define  SDIO_CLKSRC_CARD11_CLK_SOURCE                            SDIO_CLKSRC_CARD11_CLK_SOURCE_Msk
#define  SDIO_CLKSRC_CARD10_CLK_SOURCE_Pos                        (20U)
#define  SDIO_CLKSRC_CARD10_CLK_SOURCE_Msk                        (0x3UL << SDIO_CLKSRC_CARD10_CLK_SOURCE_Pos)
#define  SDIO_CLKSRC_CARD10_CLK_SOURCE                            SDIO_CLKSRC_CARD10_CLK_SOURCE_Msk
#define  SDIO_CLKSRC_CARD9_CLK_SOURCE_Pos                         (18U)
#define  SDIO_CLKSRC_CARD9_CLK_SOURCE_Msk                         (0x3UL << SDIO_CLKSRC_CARD9_CLK_SOURCE_Pos)
#define  SDIO_CLKSRC_CARD9_CLK_SOURCE                             SDIO_CLKSRC_CARD9_CLK_SOURCE_Msk
#define  SDIO_CLKSRC_CARD8_CLK_SOURCE_Pos                         (16U)
#define  SDIO_CLKSRC_CARD8_CLK_SOURCE_Msk                         (0x3UL << SDIO_CLKSRC_CARD8_CLK_SOURCE_Pos)
#define  SDIO_CLKSRC_CARD8_CLK_SOURCE                             SDIO_CLKSRC_CARD8_CLK_SOURCE_Msk
#define  SDIO_CLKSRC_CARD7_CLK_SOURCE_Pos                         (14U)
#define  SDIO_CLKSRC_CARD7_CLK_SOURCE_Msk                         (0x3UL << SDIO_CLKSRC_CARD7_CLK_SOURCE_Pos)
#define  SDIO_CLKSRC_CARD7_CLK_SOURCE                             SDIO_CLKSRC_CARD7_CLK_SOURCE_Msk
#define  SDIO_CLKSRC_CARD6_CLK_SOURCE_Pos                         (12U)
#define  SDIO_CLKSRC_CARD6_CLK_SOURCE_Msk                         (0x3UL << SDIO_CLKSRC_CARD6_CLK_SOURCE_Pos)
#define  SDIO_CLKSRC_CARD6_CLK_SOURCE                             SDIO_CLKSRC_CARD6_CLK_SOURCE_Msk
#define  SDIO_CLKSRC_CARD5_CLK_SOURCE_Pos                         (10U)
#define  SDIO_CLKSRC_CARD5_CLK_SOURCE_Msk                         (0x3UL << SDIO_CLKSRC_CARD5_CLK_SOURCE_Pos)
#define  SDIO_CLKSRC_CARD5_CLK_SOURCE                             SDIO_CLKSRC_CARD5_CLK_SOURCE_Msk
#define  SDIO_CLKSRC_CARD4_CLK_SOURCE_Pos                         ( 8U)
#define  SDIO_CLKSRC_CARD4_CLK_SOURCE_Msk                         (0x3UL << SDIO_CLKSRC_CARD4_CLK_SOURCE_Pos)
#define  SDIO_CLKSRC_CARD4_CLK_SOURCE                             SDIO_CLKSRC_CARD4_CLK_SOURCE_Msk
#define  SDIO_CLKSRC_CARD3_CLK_SOURCE_Pos                         ( 6U)
#define  SDIO_CLKSRC_CARD3_CLK_SOURCE_Msk                         (0x3UL << SDIO_CLKSRC_CARD3_CLK_SOURCE_Pos)
#define  SDIO_CLKSRC_CARD3_CLK_SOURCE                             SDIO_CLKSRC_CARD3_CLK_SOURCE_Msk
#define  SDIO_CLKSRC_CARD2_CLK_SOURCE_Pos                         ( 4U)
#define  SDIO_CLKSRC_CARD2_CLK_SOURCE_Msk                         (0x3UL << SDIO_CLKSRC_CARD2_CLK_SOURCE_Pos)
#define  SDIO_CLKSRC_CARD2_CLK_SOURCE                             SDIO_CLKSRC_CARD2_CLK_SOURCE_Msk
#define  SDIO_CLKSRC_CARD1_CLK_SOURCE_Pos                         ( 2U)
#define  SDIO_CLKSRC_CARD1_CLK_SOURCE_Msk                         (0x3UL << SDIO_CLKSRC_CARD1_CLK_SOURCE_Pos)
#define  SDIO_CLKSRC_CARD1_CLK_SOURCE                             SDIO_CLKSRC_CARD1_CLK_SOURCE_Msk
#define  SDIO_CLKSRC_CARD0_CLK_SOURCE_Pos                         ( 0U)
#define  SDIO_CLKSRC_CARD0_CLK_SOURCE_Msk                         (0x3UL << SDIO_CLKSRC_CARD0_CLK_SOURCE_Pos)
#define  SDIO_CLKSRC_CARD0_CLK_SOURCE                             SDIO_CLKSRC_CARD0_CLK_SOURCE_Msk

#define  SDIO_CLKENA_CCLK_LOW_POWER_0_Pos                         (16U)
#define  SDIO_CLKENA_CCLK_LOW_POWER_0_Msk                         (0x1UL << SDIO_CLKENA_CCLK_LOW_POWER_0_Pos)
#define  SDIO_CLKENA_CCLK_LOW_POWER_0                             SDIO_CLKENA_CCLK_LOW_POWER_0_Msk
#define  SDIO_CLKENA_CCLK_ENABLE_0_Pos                            ( 0U)
#define  SDIO_CLKENA_CCLK_ENABLE_0_Msk                            (0x1UL << SDIO_CLKENA_CCLK_ENABLE_0_Pos)
#define  SDIO_CLKENA_CCLK_ENABLE_0                                SDIO_CLKENA_CCLK_ENABLE_0_Msk

#define  SDIO_TMOUT_DATA_TIMEOUT_Pos                              ( 8U)
#define  SDIO_TMOUT_DATA_TIMEOUT_Msk                              (0xFFFFFFUL << SDIO_TMOUT_DATA_TIMEOUT_Pos)
#define  SDIO_TMOUT_DATA_TIMEOUT                                  SDIO_TMOUT_DATA_TIMEOUT_Msk
#define  SDIO_TMOUT_RESPONSE_TIMEOUT_Pos                          ( 0U)
#define  SDIO_TMOUT_RESPONSE_TIMEOUT_Msk                          (0xFFUL     << SDIO_TMOUT_RESPONSE_TIMEOUT_Pos)
#define  SDIO_TMOUT_RESPONSE_TIMEOUT                              SDIO_TMOUT_RESPONSE_TIMEOUT_Msk

#define  SDIO_CTYPE_CARD0_WIDTH1_Pos                              (16U)
#define  SDIO_CTYPE_CARD0_WIDTH1_Msk                              (0x1UL << SDIO_CTYPE_CARD0_WIDTH1_Pos)
#define  SDIO_CTYPE_CARD0_WIDTH1                                  SDIO_CTYPE_CARD0_WIDTH1_Msk
#define  SDIO_CTYPE_CARD0_WIDTH2_Pos                              ( 0U)
#define  SDIO_CTYPE_CARD0_WIDTH2_Msk                              (0x1UL << SDIO_CTYPE_CARD0_WIDTH2_Pos)
#define  SDIO_CTYPE_CARD0_WIDTH2                                  SDIO_CTYPE_CARD0_WIDTH2_Msk

#define  SDIO_BLKSIZ_BLOCK_SIZE_Pos                               ( 0U)
#define  SDIO_BLKSIZ_BLOCK_SIZE_Msk                               (0xFFFFUL << SDIO_BLKSIZ_BLOCK_SIZE_Pos)
#define  SDIO_BLKSIZ_BLOCK_SIZE                                   SDIO_BLKSIZ_BLOCK_SIZE_Msk

#define  SDIO_BYTCNT_BYTE_COUNT_Pos                               ( 0U)
#define  SDIO_BYTCNT_BYTE_COUNT_Msk                               (0xFFFFFFFFUL << SDIO_BYTCNT_BYTE_COUNT_Pos)
#define  SDIO_BYTCNT_BYTE_COUNT                                   SDIO_BYTCNT_BYTE_COUNT_Msk

#define  SDIO_INTMASK_SDIO_INT_MASK_CARD15_Pos                    (31U)
#define  SDIO_INTMASK_SDIO_INT_MASK_CARD15_Msk                    (0x1UL << SDIO_INTMASK_SDIO_INT_MASK_CARD15_Pos)
#define  SDIO_INTMASK_SDIO_INT_MASK_CARD15                        SDIO_INTMASK_SDIO_INT_MASK_CARD15_Msk
#define  SDIO_INTMASK_SDIO_INT_MASK_CARD14_Pos                    (30U)
#define  SDIO_INTMASK_SDIO_INT_MASK_CARD14_Msk                    (0x1UL << SDIO_INTMASK_SDIO_INT_MASK_CARD14_Pos)
#define  SDIO_INTMASK_SDIO_INT_MASK_CARD14                        SDIO_INTMASK_SDIO_INT_MASK_CARD14_Msk
#define  SDIO_INTMASK_SDIO_INT_MASK_CARD13_Pos                    (29U)
#define  SDIO_INTMASK_SDIO_INT_MASK_CARD13_Msk                    (0x1UL << SDIO_INTMASK_SDIO_INT_MASK_CARD13_Pos)
#define  SDIO_INTMASK_SDIO_INT_MASK_CARD13                        SDIO_INTMASK_SDIO_INT_MASK_CARD13_Msk
#define  SDIO_INTMASK_SDIO_INT_MASK_CARD12_Pos                    (28U)
#define  SDIO_INTMASK_SDIO_INT_MASK_CARD12_Msk                    (0x1UL << SDIO_INTMASK_SDIO_INT_MASK_CARD12_Pos)
#define  SDIO_INTMASK_SDIO_INT_MASK_CARD12                        SDIO_INTMASK_SDIO_INT_MASK_CARD12_Msk
#define  SDIO_INTMASK_SDIO_INT_MASK_CARD11_Pos                    (27U)
#define  SDIO_INTMASK_SDIO_INT_MASK_CARD11_Msk                    (0x1UL << SDIO_INTMASK_SDIO_INT_MASK_CARD11_Pos)
#define  SDIO_INTMASK_SDIO_INT_MASK_CARD11                        SDIO_INTMASK_SDIO_INT_MASK_CARD11_Msk
#define  SDIO_INTMASK_SDIO_INT_MASK_CARD10_Pos                    (26U)
#define  SDIO_INTMASK_SDIO_INT_MASK_CARD10_Msk                    (0x1UL << SDIO_INTMASK_SDIO_INT_MASK_CARD10_Pos)
#define  SDIO_INTMASK_SDIO_INT_MASK_CARD10                        SDIO_INTMASK_SDIO_INT_MASK_CARD10_Msk
#define  SDIO_INTMASK_SDIO_INT_MASK_CARD9_Pos                     (25U)
#define  SDIO_INTMASK_SDIO_INT_MASK_CARD9_Msk                     (0x1UL << SDIO_INTMASK_SDIO_INT_MASK_CARD9_Pos)
#define  SDIO_INTMASK_SDIO_INT_MASK_CARD9                         SDIO_INTMASK_SDIO_INT_MASK_CARD9_Msk
#define  SDIO_INTMASK_SDIO_INT_MASK_CARD8_Pos                     (24U)
#define  SDIO_INTMASK_SDIO_INT_MASK_CARD8_Msk                     (0x1UL << SDIO_INTMASK_SDIO_INT_MASK_CARD8_Pos)
#define  SDIO_INTMASK_SDIO_INT_MASK_CARD8                         SDIO_INTMASK_SDIO_INT_MASK_CARD8_Msk
#define  SDIO_INTMASK_SDIO_INT_MASK_CARD7_Pos                     (23U)
#define  SDIO_INTMASK_SDIO_INT_MASK_CARD7_Msk                     (0x1UL << SDIO_INTMASK_SDIO_INT_MASK_CARD7_Pos)
#define  SDIO_INTMASK_SDIO_INT_MASK_CARD7                         SDIO_INTMASK_SDIO_INT_MASK_CARD7_Msk
#define  SDIO_INTMASK_SDIO_INT_MASK_CARD6_Pos                     (22U)
#define  SDIO_INTMASK_SDIO_INT_MASK_CARD6_Msk                     (0x1UL << SDIO_INTMASK_SDIO_INT_MASK_CARD6_Pos)
#define  SDIO_INTMASK_SDIO_INT_MASK_CARD6                         SDIO_INTMASK_SDIO_INT_MASK_CARD6_Msk
#define  SDIO_INTMASK_SDIO_INT_MASK_CARD5_Pos                     (21U)
#define  SDIO_INTMASK_SDIO_INT_MASK_CARD5_Msk                     (0x1UL << SDIO_INTMASK_SDIO_INT_MASK_CARD5_Pos)
#define  SDIO_INTMASK_SDIO_INT_MASK_CARD5                         SDIO_INTMASK_SDIO_INT_MASK_CARD5_Msk
#define  SDIO_INTMASK_SDIO_INT_MASK_CARD4_Pos                     (20U)
#define  SDIO_INTMASK_SDIO_INT_MASK_CARD4_Msk                     (0x1UL << SDIO_INTMASK_SDIO_INT_MASK_CARD4_Pos)
#define  SDIO_INTMASK_SDIO_INT_MASK_CARD4                         SDIO_INTMASK_SDIO_INT_MASK_CARD4_Msk
#define  SDIO_INTMASK_SDIO_INT_MASK_CARD3_Pos                     (19U)
#define  SDIO_INTMASK_SDIO_INT_MASK_CARD3_Msk                     (0x1UL << SDIO_INTMASK_SDIO_INT_MASK_CARD3_Pos)
#define  SDIO_INTMASK_SDIO_INT_MASK_CARD3                         SDIO_INTMASK_SDIO_INT_MASK_CARD3_Msk
#define  SDIO_INTMASK_SDIO_INT_MASK_CARD2_Pos                     (18U)
#define  SDIO_INTMASK_SDIO_INT_MASK_CARD2_Msk                     (0x1UL << SDIO_INTMASK_SDIO_INT_MASK_CARD2_Pos)
#define  SDIO_INTMASK_SDIO_INT_MASK_CARD2                         SDIO_INTMASK_SDIO_INT_MASK_CARD2_Msk
#define  SDIO_INTMASK_SDIO_INT_MASK_CARD1_Pos                     (17U)
#define  SDIO_INTMASK_SDIO_INT_MASK_CARD1_Msk                     (0x1UL << SDIO_INTMASK_SDIO_INT_MASK_CARD1_Pos)
#define  SDIO_INTMASK_SDIO_INT_MASK_CARD1                         SDIO_INTMASK_SDIO_INT_MASK_CARD1_Msk
#define  SDIO_INTMASK_SDIO_INT_MASK_CARD0_Pos                     (16U)
#define  SDIO_INTMASK_SDIO_INT_MASK_CARD0_Msk                     (0x1UL << SDIO_INTMASK_SDIO_INT_MASK_CARD0_Pos)
#define  SDIO_INTMASK_SDIO_INT_MASK_CARD0                         SDIO_INTMASK_SDIO_INT_MASK_CARD0_Msk
#define  SDIO_INTMASK_EBE_INT_MASK_Pos                            (15U)
#define  SDIO_INTMASK_EBE_INT_MASK_Msk                            (0x1UL << SDIO_INTMASK_EBE_INT_MASK_Pos)
#define  SDIO_INTMASK_EBE_INT_MASK                                SDIO_INTMASK_EBE_INT_MASK_Msk
#define  SDIO_INTMASK_ACD_INT_MASK_Pos                            (14U)
#define  SDIO_INTMASK_ACD_INT_MASK_Msk                            (0x1UL << SDIO_INTMASK_ACD_INT_MASK_Pos)
#define  SDIO_INTMASK_ACD_INT_MASK                                SDIO_INTMASK_ACD_INT_MASK_Msk
#define  SDIO_INTMASK_SBE_BCI_INT_MASK_Pos                        (13U)
#define  SDIO_INTMASK_SBE_BCI_INT_MASK_Msk                        (0x1UL << SDIO_INTMASK_SBE_BCI_INT_MASK_Pos)
#define  SDIO_INTMASK_SBE_BCI_INT_MASK                            SDIO_INTMASK_SBE_BCI_INT_MASK_Msk
#define  SDIO_INTMASK_HLE_INT_MASK_Pos                            (12U)
#define  SDIO_INTMASK_HLE_INT_MASK_Msk                            (0x1UL << SDIO_INTMASK_HLE_INT_MASK_Pos)
#define  SDIO_INTMASK_HLE_INT_MASK                                SDIO_INTMASK_HLE_INT_MASK_Msk
#define  SDIO_INTMASK_FRUN_INT_MASK_Pos                           (11U)
#define  SDIO_INTMASK_FRUN_INT_MASK_Msk                           (0x1UL << SDIO_INTMASK_FRUN_INT_MASK_Pos)
#define  SDIO_INTMASK_FRUN_INT_MASK                               SDIO_INTMASK_FRUN_INT_MASK_Msk
#define  SDIO_INTMASK_HTO_INT_MASK_Pos                            (10U)
#define  SDIO_INTMASK_HTO_INT_MASK_Msk                            (0x1UL << SDIO_INTMASK_HTO_INT_MASK_Pos)
#define  SDIO_INTMASK_HTO_INT_MASK                                SDIO_INTMASK_HTO_INT_MASK_Msk
#define  SDIO_INTMASK_DRTO_INT_MASK_Pos                           ( 9U)
#define  SDIO_INTMASK_DRTO_INT_MASK_Msk                           (0x1UL << SDIO_INTMASK_DRTO_INT_MASK_Pos)
#define  SDIO_INTMASK_DRTO_INT_MASK                               SDIO_INTMASK_DRTO_INT_MASK_Msk
#define  SDIO_INTMASK_RTO_INT_MASK_Pos                            ( 8U)
#define  SDIO_INTMASK_RTO_INT_MASK_Msk                            (0x1UL << SDIO_INTMASK_RTO_INT_MASK_Pos)
#define  SDIO_INTMASK_RTO_INT_MASK                                SDIO_INTMASK_RTO_INT_MASK_Msk
#define  SDIO_INTMASK_DCRC_INT_MASK_Pos                           ( 7U)
#define  SDIO_INTMASK_DCRC_INT_MASK_Msk                           (0x1UL << SDIO_INTMASK_DCRC_INT_MASK_Pos)
#define  SDIO_INTMASK_DCRC_INT_MASK                               SDIO_INTMASK_DCRC_INT_MASK_Msk
#define  SDIO_INTMASK_RCRC_INT_MASK_Pos                           ( 6U)
#define  SDIO_INTMASK_RCRC_INT_MASK_Msk                           (0x1UL << SDIO_INTMASK_RCRC_INT_MASK_Pos)
#define  SDIO_INTMASK_RCRC_INT_MASK                               SDIO_INTMASK_RCRC_INT_MASK_Msk
#define  SDIO_INTMASK_RXDR_INT_MASK_Pos                           ( 5U)
#define  SDIO_INTMASK_RXDR_INT_MASK_Msk                           (0x1UL << SDIO_INTMASK_RXDR_INT_MASK_Pos)
#define  SDIO_INTMASK_RXDR_INT_MASK                               SDIO_INTMASK_RXDR_INT_MASK_Msk
#define  SDIO_INTMASK_TXDR_INT_MASK_Pos                           ( 4U)
#define  SDIO_INTMASK_TXDR_INT_MASK_Msk                           (0x1UL << SDIO_INTMASK_TXDR_INT_MASK_Pos)
#define  SDIO_INTMASK_TXDR_INT_MASK                               SDIO_INTMASK_TXDR_INT_MASK_Msk
#define  SDIO_INTMASK_DTO_INT_MASK_Pos                            ( 3U)
#define  SDIO_INTMASK_DTO_INT_MASK_Msk                            (0x1UL << SDIO_INTMASK_DTO_INT_MASK_Pos)
#define  SDIO_INTMASK_DTO_INT_MASK                                SDIO_INTMASK_DTO_INT_MASK_Msk
#define  SDIO_INTMASK_CMD_INT_MASK_Pos                            ( 2U)
#define  SDIO_INTMASK_CMD_INT_MASK_Msk                            (0x1UL << SDIO_INTMASK_CMD_INT_MASK_Pos)
#define  SDIO_INTMASK_CMD_INT_MASK                                SDIO_INTMASK_CMD_INT_MASK_Msk
#define  SDIO_INTMASK_RE_INT_MASK_Pos                             ( 1U)
#define  SDIO_INTMASK_RE_INT_MASK_Msk                             (0x1UL << SDIO_INTMASK_RE_INT_MASK_Pos)
#define  SDIO_INTMASK_RE_INT_MASK                                 SDIO_INTMASK_RE_INT_MASK_Msk
#define  SDIO_INTMASK_CD_INT_MASK_Pos                             ( 0U)
#define  SDIO_INTMASK_CD_INT_MASK_Msk                             (0x1UL << SDIO_INTMASK_CD_INT_MASK_Pos)
#define  SDIO_INTMASK_CD_INT_MASK                                 SDIO_INTMASK_CD_INT_MASK_Msk

#define  SDIO_CMDARG_CMD_ARG_Pos                                  ( 0U)
#define  SDIO_CMDARG_CMD_ARG_Msk                                  (0xFFFFFFFFUL << SDIO_CMDARG_CMD_ARG_Pos)
#define  SDIO_CMDARG_CMD_ARG                                      SDIO_CMDARG_CMD_ARG_Msk

#define  SDIO_CMD_START_CMD_Pos                                   (31U)
#define  SDIO_CMD_START_CMD_Msk                                   (0x1UL << SDIO_CMD_START_CMD_Pos)
#define  SDIO_CMD_START_CMD                                       SDIO_CMD_START_CMD_Msk
#define  SDIO_CMD_USE_HOLD_REG_Pos                                (29U)
#define  SDIO_CMD_USE_HOLD_REG_Msk                                (0x1UL << SDIO_CMD_USE_HOLD_REG_Pos)
#define  SDIO_CMD_USE_HOLD_REG                                    SDIO_CMD_USE_HOLD_REG_Msk
#define  SDIO_CMD_VOLT_SWITCH_Pos                                 (28U)
#define  SDIO_CMD_VOLT_SWITCH_Msk                                 (0x1UL << SDIO_CMD_VOLT_SWITCH_Pos)
#define  SDIO_CMD_VOLT_SWITCH                                     SDIO_CMD_VOLT_SWITCH_Msk
#define  SDIO_CMD_BOOT_MODE_Pos                                   (27U)
#define  SDIO_CMD_BOOT_MODE_Msk                                   (0x1UL << SDIO_CMD_BOOT_MODE_Pos)
#define  SDIO_CMD_BOOT_MODE                                       SDIO_CMD_BOOT_MODE_Msk
#define  SDIO_CMD_DISABLE_BOOT_Pos                                (26U)
#define  SDIO_CMD_DISABLE_BOOT_Msk                                (0x1UL << SDIO_CMD_DISABLE_BOOT_Pos)
#define  SDIO_CMD_DISABLE_BOOT                                    SDIO_CMD_DISABLE_BOOT_Msk
#define  SDIO_CMD_EXPECT_BOOT_ACK_Pos                             (25U)
#define  SDIO_CMD_EXPECT_BOOT_ACK_Msk                             (0x1UL << SDIO_CMD_EXPECT_BOOT_ACK_Pos)
#define  SDIO_CMD_EXPECT_BOOT_ACK                                 SDIO_CMD_EXPECT_BOOT_ACK_Msk
#define  SDIO_CMD_ENABLE_BOOT_Pos                                 (24U)
#define  SDIO_CMD_ENABLE_BOOT_Msk                                 (0x1UL << SDIO_CMD_ENABLE_BOOT_Pos)
#define  SDIO_CMD_ENABLE_BOOT                                     SDIO_CMD_ENABLE_BOOT_Msk
#define  SDIO_CMD_CCS_EXPECTED_Pos                                (23U)
#define  SDIO_CMD_CCS_EXPECTED_Msk                                (0x1UL << SDIO_CMD_CCS_EXPECTED_Pos)
#define  SDIO_CMD_CCS_EXPECTED                                    SDIO_CMD_CCS_EXPECTED_Msk
#define  SDIO_CMD_READ_CEATA_DEVICE_Pos                           (22U)
#define  SDIO_CMD_READ_CEATA_DEVICE_Msk                           (0x1UL << SDIO_CMD_READ_CEATA_DEVICE_Pos)
#define  SDIO_CMD_READ_CEATA_DEVICE                               SDIO_CMD_READ_CEATA_DEVICE_Msk
#define  SDIO_CMD_UPDATE_CLOCK_REGISTERS_ONLY_Pos                 (21U)
#define  SDIO_CMD_UPDATE_CLOCK_REGISTERS_ONLY_Msk                 (0x1UL << SDIO_CMD_UPDATE_CLOCK_REGISTERS_ONLY_Pos)
#define  SDIO_CMD_UPDATE_CLOCK_REGISTERS_ONLY                     SDIO_CMD_UPDATE_CLOCK_REGISTERS_ONLY_Msk
#define  SDIO_CMD_CARD_NUMBER_Pos                                 (16U)
#define  SDIO_CMD_CARD_NUMBER_Msk                                 (0x1FUL << SDIO_CMD_CARD_NUMBER_Pos)
#define  SDIO_CMD_CARD_NUMBER                                     SDIO_CMD_CARD_NUMBER_Msk
#define  SDIO_CMD_SEND_INITIALIZATION_Pos                         (15U)
#define  SDIO_CMD_SEND_INITIALIZATION_Msk                         (0x1UL << SDIO_CMD_SEND_INITIALIZATION_Pos)
#define  SDIO_CMD_SEND_INITIALIZATION                             SDIO_CMD_SEND_INITIALIZATION_Msk
#define  SDIO_CMD_STOP_ABORT_CMD_Pos                              (14U)
#define  SDIO_CMD_STOP_ABORT_CMD_Msk                              (0x1UL << SDIO_CMD_STOP_ABORT_CMD_Pos)
#define  SDIO_CMD_STOP_ABORT_CMD                                  SDIO_CMD_STOP_ABORT_CMD_Msk
#define  SDIO_CMD_WAIT_PRVDATA_COMPLETE_Pos                       (13U)
#define  SDIO_CMD_WAIT_PRVDATA_COMPLETE_Msk                       (0x1UL << SDIO_CMD_WAIT_PRVDATA_COMPLETE_Pos)
#define  SDIO_CMD_WAIT_PRVDATA_COMPLETE                           SDIO_CMD_WAIT_PRVDATA_COMPLETE_Msk
#define  SDIO_CMD_SEND_AUTO_STOP_Pos                              (12U)
#define  SDIO_CMD_SEND_AUTO_STOP_Msk                              (0x1UL << SDIO_CMD_SEND_AUTO_STOP_Pos)
#define  SDIO_CMD_SEND_AUTO_STOP                                  SDIO_CMD_SEND_AUTO_STOP_Msk
#define  SDIO_CMD_TRANSFER_MODE_Pos                               (11U)
#define  SDIO_CMD_TRANSFER_MODE_Msk                               (0x1UL << SDIO_CMD_TRANSFER_MODE_Pos)
#define  SDIO_CMD_TRANSFER_MODE                                   SDIO_CMD_TRANSFER_MODE_Msk
#define  SDIO_CMD_READ_WRITE_Pos                                  (10U)
#define  SDIO_CMD_READ_WRITE_Msk                                  (0x1UL << SDIO_CMD_READ_WRITE_Pos)
#define  SDIO_CMD_READ_WRITE                                      SDIO_CMD_READ_WRITE_Msk
#define  SDIO_CMD_DATA_EXPECTED_Pos                               ( 9U)
#define  SDIO_CMD_DATA_EXPECTED_Msk                               (0x1UL << SDIO_CMD_DATA_EXPECTED_Pos)
#define  SDIO_CMD_DATA_EXPECTED                                   SDIO_CMD_DATA_EXPECTED_Msk
#define  SDIO_CMD_CHECK_RESPONSE_CRC_Pos                          ( 8U)
#define  SDIO_CMD_CHECK_RESPONSE_CRC_Msk                          (0x1UL << SDIO_CMD_CHECK_RESPONSE_CRC_Pos)
#define  SDIO_CMD_CHECK_RESPONSE_CRC                              SDIO_CMD_CHECK_RESPONSE_CRC_Msk
#define  SDIO_CMD_RESPONSE_LENGTH_Pos                             ( 7U)
#define  SDIO_CMD_RESPONSE_LENGTH_Msk                             (0x1UL << SDIO_CMD_RESPONSE_LENGTH_Pos)
#define  SDIO_CMD_RESPONSE_LENGTH                                 SDIO_CMD_RESPONSE_LENGTH_Msk
#define  SDIO_CMD_RESPONSE_EXPECT_Pos                             ( 6U)
#define  SDIO_CMD_RESPONSE_EXPECT_Msk                             (0x1UL << SDIO_CMD_RESPONSE_EXPECT_Pos)
#define  SDIO_CMD_RESPONSE_EXPECT                                 SDIO_CMD_RESPONSE_EXPECT_Msk
#define  SDIO_CMD_CMD_INDEX_Pos                                   ( 0U)
#define  SDIO_CMD_CMD_INDEX_Msk                                   (0x3FUL << SDIO_CMD_CMD_INDEX_Pos)
#define  SDIO_CMD_CMD_INDEX                                       SDIO_CMD_CMD_INDEX_Msk

#define  SDIO_RESP0_RESPONSE0_Pos                                 ( 0U)
#define  SDIO_RESP0_RESPONSE0_Msk                                 (0xFFFFFFFFUL << SDIO_RESP0_RESPONSE0_Pos)
#define  SDIO_RESP0_RESPONSE0                                     SDIO_RESP0_RESPONSE0_Msk

#define  SDIO_RESP1_RESPONSE1_Pos                                 ( 0U)
#define  SDIO_RESP1_RESPONSE1_Msk                                 (0xFFFFFFFFUL << SDIO_RESP1_RESPONSE1_Pos)
#define  SDIO_RESP1_RESPONSE1                                     SDIO_RESP1_RESPONSE1_Msk

#define  SDIO_RESP2_RESPONSE2_Pos                                 ( 0U)
#define  SDIO_RESP2_RESPONSE2_Msk                                 (0xFFFFFFFFUL << SDIO_RESP2_RESPONSE2_Pos)
#define  SDIO_RESP2_RESPONSE2                                     SDIO_RESP2_RESPONSE2_Msk

#define  SDIO_RESP3_RESPONSE3_Pos                                 ( 0U)
#define  SDIO_RESP3_RESPONSE3_Msk                                 (0xFFFFFFFFUL << SDIO_RESP3_RESPONSE3_Pos)
#define  SDIO_RESP3_RESPONSE3                                     SDIO_RESP3_RESPONSE3_Msk

#define  SDIO_MINTSTS_SDIO_INTERRUPT_CARD15_Pos                   (31U)
#define  SDIO_MINTSTS_SDIO_INTERRUPT_CARD15_Msk                   (0x1UL << SDIO_MINTSTS_SDIO_INTERRUPT_CARD15_Pos)
#define  SDIO_MINTSTS_SDIO_INTERRUPT_CARD15                       SDIO_MINTSTS_SDIO_INTERRUPT_CARD15_Msk
#define  SDIO_MINTSTS_SDIO_INTERRUPT_CARD14_Pos                   (30U)
#define  SDIO_MINTSTS_SDIO_INTERRUPT_CARD14_Msk                   (0x1UL << SDIO_MINTSTS_SDIO_INTERRUPT_CARD14_Pos)
#define  SDIO_MINTSTS_SDIO_INTERRUPT_CARD14                       SDIO_MINTSTS_SDIO_INTERRUPT_CARD14_Msk
#define  SDIO_MINTSTS_SDIO_INTERRUPT_CARD13_Pos                   (29U)
#define  SDIO_MINTSTS_SDIO_INTERRUPT_CARD13_Msk                   (0x1UL << SDIO_MINTSTS_SDIO_INTERRUPT_CARD13_Pos)
#define  SDIO_MINTSTS_SDIO_INTERRUPT_CARD13                       SDIO_MINTSTS_SDIO_INTERRUPT_CARD13_Msk
#define  SDIO_MINTSTS_SDIO_INTERRUPT_CARD12_Pos                   (28U)
#define  SDIO_MINTSTS_SDIO_INTERRUPT_CARD12_Msk                   (0x1UL << SDIO_MINTSTS_SDIO_INTERRUPT_CARD12_Pos)
#define  SDIO_MINTSTS_SDIO_INTERRUPT_CARD12                       SDIO_MINTSTS_SDIO_INTERRUPT_CARD12_Msk
#define  SDIO_MINTSTS_SDIO_INTERRUPT_CARD11_Pos                   (27U)
#define  SDIO_MINTSTS_SDIO_INTERRUPT_CARD11_Msk                   (0x1UL << SDIO_MINTSTS_SDIO_INTERRUPT_CARD11_Pos)
#define  SDIO_MINTSTS_SDIO_INTERRUPT_CARD11                       SDIO_MINTSTS_SDIO_INTERRUPT_CARD11_Msk
#define  SDIO_MINTSTS_SDIO_INTERRUPT_CARD10_Pos                   (26U)
#define  SDIO_MINTSTS_SDIO_INTERRUPT_CARD10_Msk                   (0x1UL << SDIO_MINTSTS_SDIO_INTERRUPT_CARD10_Pos)
#define  SDIO_MINTSTS_SDIO_INTERRUPT_CARD10                       SDIO_MINTSTS_SDIO_INTERRUPT_CARD10_Msk
#define  SDIO_MINTSTS_SDIO_INTERRUPT_CARD9_Pos                    (25U)
#define  SDIO_MINTSTS_SDIO_INTERRUPT_CARD9_Msk                    (0x1UL << SDIO_MINTSTS_SDIO_INTERRUPT_CARD9_Pos)
#define  SDIO_MINTSTS_SDIO_INTERRUPT_CARD9                        SDIO_MINTSTS_SDIO_INTERRUPT_CARD9_Msk
#define  SDIO_MINTSTS_SDIO_INTERRUPT_CARD8_Pos                    (24U)
#define  SDIO_MINTSTS_SDIO_INTERRUPT_CARD8_Msk                    (0x1UL << SDIO_MINTSTS_SDIO_INTERRUPT_CARD8_Pos)
#define  SDIO_MINTSTS_SDIO_INTERRUPT_CARD8                        SDIO_MINTSTS_SDIO_INTERRUPT_CARD8_Msk
#define  SDIO_MINTSTS_SDIO_INTERRUPT_CARD7_Pos                    (23U)
#define  SDIO_MINTSTS_SDIO_INTERRUPT_CARD7_Msk                    (0x1UL << SDIO_MINTSTS_SDIO_INTERRUPT_CARD7_Pos)
#define  SDIO_MINTSTS_SDIO_INTERRUPT_CARD7                        SDIO_MINTSTS_SDIO_INTERRUPT_CARD7_Msk
#define  SDIO_MINTSTS_SDIO_INTERRUPT_CARD6_Pos                    (22U)
#define  SDIO_MINTSTS_SDIO_INTERRUPT_CARD6_Msk                    (0x1UL << SDIO_MINTSTS_SDIO_INTERRUPT_CARD6_Pos)
#define  SDIO_MINTSTS_SDIO_INTERRUPT_CARD6                        SDIO_MINTSTS_SDIO_INTERRUPT_CARD6_Msk
#define  SDIO_MINTSTS_SDIO_INTERRUPT_CARD5_Pos                    (21U)
#define  SDIO_MINTSTS_SDIO_INTERRUPT_CARD5_Msk                    (0x1UL << SDIO_MINTSTS_SDIO_INTERRUPT_CARD5_Pos)
#define  SDIO_MINTSTS_SDIO_INTERRUPT_CARD5                        SDIO_MINTSTS_SDIO_INTERRUPT_CARD5_Msk
#define  SDIO_MINTSTS_SDIO_INTERRUPT_CARD4_Pos                    (20U)
#define  SDIO_MINTSTS_SDIO_INTERRUPT_CARD4_Msk                    (0x1UL << SDIO_MINTSTS_SDIO_INTERRUPT_CARD4_Pos)
#define  SDIO_MINTSTS_SDIO_INTERRUPT_CARD4                        SDIO_MINTSTS_SDIO_INTERRUPT_CARD4_Msk
#define  SDIO_MINTSTS_SDIO_INTERRUPT_CARD3_Pos                    (19U)
#define  SDIO_MINTSTS_SDIO_INTERRUPT_CARD3_Msk                    (0x1UL << SDIO_MINTSTS_SDIO_INTERRUPT_CARD3_Pos)
#define  SDIO_MINTSTS_SDIO_INTERRUPT_CARD3                        SDIO_MINTSTS_SDIO_INTERRUPT_CARD3_Msk
#define  SDIO_MINTSTS_SDIO_INTERRUPT_CARD2_Pos                    (18U)
#define  SDIO_MINTSTS_SDIO_INTERRUPT_CARD2_Msk                    (0x1UL << SDIO_MINTSTS_SDIO_INTERRUPT_CARD2_Pos)
#define  SDIO_MINTSTS_SDIO_INTERRUPT_CARD2                        SDIO_MINTSTS_SDIO_INTERRUPT_CARD2_Msk
#define  SDIO_MINTSTS_SDIO_INTERRUPT_CARD1_Pos                    (17U)
#define  SDIO_MINTSTS_SDIO_INTERRUPT_CARD1_Msk                    (0x1UL << SDIO_MINTSTS_SDIO_INTERRUPT_CARD1_Pos)
#define  SDIO_MINTSTS_SDIO_INTERRUPT_CARD1                        SDIO_MINTSTS_SDIO_INTERRUPT_CARD1_Msk
#define  SDIO_MINTSTS_SDIO_INTERRUPT_CARD0_Pos                    (16U)
#define  SDIO_MINTSTS_SDIO_INTERRUPT_CARD0_Msk                    (0x1UL << SDIO_MINTSTS_SDIO_INTERRUPT_CARD0_Pos)
#define  SDIO_MINTSTS_SDIO_INTERRUPT_CARD0                        SDIO_MINTSTS_SDIO_INTERRUPT_CARD0_Msk
#define  SDIO_MINTSTS_END_BIT_ERROR_INTERRUPT_Pos                 (15U)
#define  SDIO_MINTSTS_END_BIT_ERROR_INTERRUPT_Msk                 (0x1UL << SDIO_MINTSTS_END_BIT_ERROR_INTERRUPT_Pos)
#define  SDIO_MINTSTS_END_BIT_ERROR_INTERRUPT                     SDIO_MINTSTS_END_BIT_ERROR_INTERRUPT_Msk
#define  SDIO_MINTSTS_AUTO_COMMAND_DONE_INTERRUPT_Pos             (14U)
#define  SDIO_MINTSTS_AUTO_COMMAND_DONE_INTERRUPT_Msk             (0x1UL << SDIO_MINTSTS_AUTO_COMMAND_DONE_INTERRUPT_Pos)
#define  SDIO_MINTSTS_AUTO_COMMAND_DONE_INTERRUPT                 SDIO_MINTSTS_AUTO_COMMAND_DONE_INTERRUPT_Msk
#define  SDIO_MINTSTS_BUSY_COMPLETE_INTERRUPT_Pos                 (13U)
#define  SDIO_MINTSTS_BUSY_COMPLETE_INTERRUPT_Msk                 (0x1UL << SDIO_MINTSTS_BUSY_COMPLETE_INTERRUPT_Pos)
#define  SDIO_MINTSTS_BUSY_COMPLETE_INTERRUPT                     SDIO_MINTSTS_BUSY_COMPLETE_INTERRUPT_Msk
#define  SDIO_MINTSTS_HARDWARE_LOCKED_WRITE_INTERRUPT_Pos         (12U)
#define  SDIO_MINTSTS_HARDWARE_LOCKED_WRITE_INTERRUPT_Msk         (0x1UL << SDIO_MINTSTS_HARDWARE_LOCKED_WRITE_INTERRUPT_Pos)
#define  SDIO_MINTSTS_HARDWARE_LOCKED_WRITE_INTERRUPT             SDIO_MINTSTS_HARDWARE_LOCKED_WRITE_INTERRUPT_Msk
#define  SDIO_MINTSTS_FIFO_UNDER_OVER_RUN_INTERRUPT_Pos           (11U)
#define  SDIO_MINTSTS_FIFO_UNDER_OVER_RUN_INTERRUPT_Msk           (0x1UL << SDIO_MINTSTS_FIFO_UNDER_OVER_RUN_INTERRUPT_Pos)
#define  SDIO_MINTSTS_FIFO_UNDER_OVER_RUN_INTERRUPT               SDIO_MINTSTS_FIFO_UNDER_OVER_RUN_INTERRUPT_Msk
#define  SDIO_MINTSTS_HOST_TIMEOUT_INTERRUPT_Pos                  (10U)
#define  SDIO_MINTSTS_HOST_TIMEOUT_INTERRUPT_Msk                  (0x1UL << SDIO_MINTSTS_HOST_TIMEOUT_INTERRUPT_Pos)
#define  SDIO_MINTSTS_HOST_TIMEOUT_INTERRUPT                      SDIO_MINTSTS_HOST_TIMEOUT_INTERRUPT_Msk
#define  SDIO_MINTSTS_DATA_READ_TIMEOUT_INTERRUPT_Pos             ( 9U)
#define  SDIO_MINTSTS_DATA_READ_TIMEOUT_INTERRUPT_Msk             (0x1UL << SDIO_MINTSTS_DATA_READ_TIMEOUT_INTERRUPT_Pos)
#define  SDIO_MINTSTS_DATA_READ_TIMEOUT_INTERRUPT                 SDIO_MINTSTS_DATA_READ_TIMEOUT_INTERRUPT_Msk
#define  SDIO_MINTSTS_RESPONSE_TIMEOUT_INTERRUPT_Pos              ( 8U)
#define  SDIO_MINTSTS_RESPONSE_TIMEOUT_INTERRUPT_Msk              (0x1UL << SDIO_MINTSTS_RESPONSE_TIMEOUT_INTERRUPT_Pos)
#define  SDIO_MINTSTS_RESPONSE_TIMEOUT_INTERRUPT                  SDIO_MINTSTS_RESPONSE_TIMEOUT_INTERRUPT_Msk
#define  SDIO_MINTSTS_DATA_CRC_ERROR_INTERRUPT_Pos                ( 7U)
#define  SDIO_MINTSTS_DATA_CRC_ERROR_INTERRUPT_Msk                (0x1UL << SDIO_MINTSTS_DATA_CRC_ERROR_INTERRUPT_Pos)
#define  SDIO_MINTSTS_DATA_CRC_ERROR_INTERRUPT                    SDIO_MINTSTS_DATA_CRC_ERROR_INTERRUPT_Msk
#define  SDIO_MINTSTS_RESPONSE_CRC_ERROR_INTERRUPT_Pos            ( 6U)
#define  SDIO_MINTSTS_RESPONSE_CRC_ERROR_INTERRUPT_Msk            (0x1UL << SDIO_MINTSTS_RESPONSE_CRC_ERROR_INTERRUPT_Pos)
#define  SDIO_MINTSTS_RESPONSE_CRC_ERROR_INTERRUPT                SDIO_MINTSTS_RESPONSE_CRC_ERROR_INTERRUPT_Msk
#define  SDIO_MINTSTS_RECEIVE_FIFO_DATA_REQUEST_INTERRUPT_Pos     ( 5U)
#define  SDIO_MINTSTS_RECEIVE_FIFO_DATA_REQUEST_INTERRUPT_Msk     (0x1UL << SDIO_MINTSTS_RECEIVE_FIFO_DATA_REQUEST_INTERRUPT_Pos)
#define  SDIO_MINTSTS_RECEIVE_FIFO_DATA_REQUEST_INTERRUPT         SDIO_MINTSTS_RECEIVE_FIFO_DATA_REQUEST_INTERRUPT_Msk
#define  SDIO_MINTSTS_TRANSMIT_RECEIVE_FIFO_DATA_INTERRUPT_Pos    ( 4U)
#define  SDIO_MINTSTS_TRANSMIT_RECEIVE_FIFO_DATA_INTERRUPT_Msk    (0x1UL << SDIO_MINTSTS_TRANSMIT_RECEIVE_FIFO_DATA_INTERRUPT_Pos)
#define  SDIO_MINTSTS_TRANSMIT_RECEIVE_FIFO_DATA_INTERRUPT        SDIO_MINTSTS_TRANSMIT_RECEIVE_FIFO_DATA_INTERRUPT_Msk
#define  SDIO_MINTSTS_DATA_TRANSFER_OVER_INTERRUPT_Pos            ( 3U)
#define  SDIO_MINTSTS_DATA_TRANSFER_OVER_INTERRUPT_Msk            (0x1UL << SDIO_MINTSTS_DATA_TRANSFER_OVER_INTERRUPT_Pos)
#define  SDIO_MINTSTS_DATA_TRANSFER_OVER_INTERRUPT                SDIO_MINTSTS_DATA_TRANSFER_OVER_INTERRUPT_Msk
#define  SDIO_MINTSTS_COMMAND_DONE_INTERRUPT_Pos                  ( 2U)
#define  SDIO_MINTSTS_COMMAND_DONE_INTERRUPT_Msk                  (0x1UL << SDIO_MINTSTS_COMMAND_DONE_INTERRUPT_Pos)
#define  SDIO_MINTSTS_COMMAND_DONE_INTERRUPT                      SDIO_MINTSTS_COMMAND_DONE_INTERRUPT_Msk
#define  SDIO_MINTSTS_RESPONSE_ERROR_INTERRUPT_Pos                ( 1U)
#define  SDIO_MINTSTS_RESPONSE_ERROR_INTERRUPT_Msk                (0x1UL << SDIO_MINTSTS_RESPONSE_ERROR_INTERRUPT_Pos)
#define  SDIO_MINTSTS_RESPONSE_ERROR_INTERRUPT                    SDIO_MINTSTS_RESPONSE_ERROR_INTERRUPT_Msk
#define  SDIO_MINTSTS_CARD_DETECT_INTERRUPT_Pos                   ( 0U)
#define  SDIO_MINTSTS_CARD_DETECT_INTERRUPT_Msk                   (0x1UL << SDIO_MINTSTS_CARD_DETECT_INTERRUPT_Pos)
#define  SDIO_MINTSTS_CARD_DETECT_INTERRUPT                       SDIO_MINTSTS_CARD_DETECT_INTERRUPT_Msk

#define  SDIO_RINTSTS_SDIO_INTERRUPT_CARD15_Pos                   (31U)
#define  SDIO_RINTSTS_SDIO_INTERRUPT_CARD15_Msk                   (0x1UL << SDIO_RINTSTS_SDIO_INTERRUPT_CARD15_Pos)
#define  SDIO_RINTSTS_SDIO_INTERRUPT_CARD15                       SDIO_RINTSTS_SDIO_INTERRUPT_CARD15_Msk
#define  SDIO_RINTSTS_SDIO_INTERRUPT_CARD14_Pos                   (30U)
#define  SDIO_RINTSTS_SDIO_INTERRUPT_CARD14_Msk                   (0x1UL << SDIO_RINTSTS_SDIO_INTERRUPT_CARD14_Pos)
#define  SDIO_RINTSTS_SDIO_INTERRUPT_CARD14                       SDIO_RINTSTS_SDIO_INTERRUPT_CARD14_Msk
#define  SDIO_RINTSTS_SDIO_INTERRUPT_CARD13_Pos                   (29U)
#define  SDIO_RINTSTS_SDIO_INTERRUPT_CARD13_Msk                   (0x1UL << SDIO_RINTSTS_SDIO_INTERRUPT_CARD13_Pos)
#define  SDIO_RINTSTS_SDIO_INTERRUPT_CARD13                       SDIO_RINTSTS_SDIO_INTERRUPT_CARD13_Msk
#define  SDIO_RINTSTS_SDIO_INTERRUPT_CARD12_Pos                   (28U)
#define  SDIO_RINTSTS_SDIO_INTERRUPT_CARD12_Msk                   (0x1UL << SDIO_RINTSTS_SDIO_INTERRUPT_CARD12_Pos)
#define  SDIO_RINTSTS_SDIO_INTERRUPT_CARD12                       SDIO_RINTSTS_SDIO_INTERRUPT_CARD12_Msk
#define  SDIO_RINTSTS_SDIO_INTERRUPT_CARD11_Pos                   (27U)
#define  SDIO_RINTSTS_SDIO_INTERRUPT_CARD11_Msk                   (0x1UL << SDIO_RINTSTS_SDIO_INTERRUPT_CARD11_Pos)
#define  SDIO_RINTSTS_SDIO_INTERRUPT_CARD11                       SDIO_RINTSTS_SDIO_INTERRUPT_CARD11_Msk
#define  SDIO_RINTSTS_SDIO_INTERRUPT_CARD10_Pos                   (26U)
#define  SDIO_RINTSTS_SDIO_INTERRUPT_CARD10_Msk                   (0x1UL << SDIO_RINTSTS_SDIO_INTERRUPT_CARD10_Pos)
#define  SDIO_RINTSTS_SDIO_INTERRUPT_CARD10                       SDIO_RINTSTS_SDIO_INTERRUPT_CARD10_Msk
#define  SDIO_RINTSTS_SDIO_INTERRUPT_CARD9_Pos                    (25U)
#define  SDIO_RINTSTS_SDIO_INTERRUPT_CARD9_Msk                    (0x1UL << SDIO_RINTSTS_SDIO_INTERRUPT_CARD9_Pos)
#define  SDIO_RINTSTS_SDIO_INTERRUPT_CARD9                        SDIO_RINTSTS_SDIO_INTERRUPT_CARD9_Msk
#define  SDIO_RINTSTS_SDIO_INTERRUPT_CARD8_Pos                    (24U)
#define  SDIO_RINTSTS_SDIO_INTERRUPT_CARD8_Msk                    (0x1UL << SDIO_RINTSTS_SDIO_INTERRUPT_CARD8_Pos)
#define  SDIO_RINTSTS_SDIO_INTERRUPT_CARD8                        SDIO_RINTSTS_SDIO_INTERRUPT_CARD8_Msk
#define  SDIO_RINTSTS_SDIO_INTERRUPT_CARD7_Pos                    (23U)
#define  SDIO_RINTSTS_SDIO_INTERRUPT_CARD7_Msk                    (0x1UL << SDIO_RINTSTS_SDIO_INTERRUPT_CARD7_Pos)
#define  SDIO_RINTSTS_SDIO_INTERRUPT_CARD7                        SDIO_RINTSTS_SDIO_INTERRUPT_CARD7_Msk
#define  SDIO_RINTSTS_SDIO_INTERRUPT_CARD6_Pos                    (22U)
#define  SDIO_RINTSTS_SDIO_INTERRUPT_CARD6_Msk                    (0x1UL << SDIO_RINTSTS_SDIO_INTERRUPT_CARD6_Pos)
#define  SDIO_RINTSTS_SDIO_INTERRUPT_CARD6                        SDIO_RINTSTS_SDIO_INTERRUPT_CARD6_Msk
#define  SDIO_RINTSTS_SDIO_INTERRUPT_CARD5_Pos                    (21U)
#define  SDIO_RINTSTS_SDIO_INTERRUPT_CARD5_Msk                    (0x1UL << SDIO_RINTSTS_SDIO_INTERRUPT_CARD5_Pos)
#define  SDIO_RINTSTS_SDIO_INTERRUPT_CARD5                        SDIO_RINTSTS_SDIO_INTERRUPT_CARD5_Msk
#define  SDIO_RINTSTS_SDIO_INTERRUPT_CARD4_Pos                    (20U)
#define  SDIO_RINTSTS_SDIO_INTERRUPT_CARD4_Msk                    (0x1UL << SDIO_RINTSTS_SDIO_INTERRUPT_CARD4_Pos)
#define  SDIO_RINTSTS_SDIO_INTERRUPT_CARD4                        SDIO_RINTSTS_SDIO_INTERRUPT_CARD4_Msk
#define  SDIO_RINTSTS_SDIO_INTERRUPT_CARD3_Pos                    (19U)
#define  SDIO_RINTSTS_SDIO_INTERRUPT_CARD3_Msk                    (0x1UL << SDIO_RINTSTS_SDIO_INTERRUPT_CARD3_Pos)
#define  SDIO_RINTSTS_SDIO_INTERRUPT_CARD3                        SDIO_RINTSTS_SDIO_INTERRUPT_CARD3_Msk
#define  SDIO_RINTSTS_SDIO_INTERRUPT_CARD2_Pos                    (18U)
#define  SDIO_RINTSTS_SDIO_INTERRUPT_CARD2_Msk                    (0x1UL << SDIO_RINTSTS_SDIO_INTERRUPT_CARD2_Pos)
#define  SDIO_RINTSTS_SDIO_INTERRUPT_CARD2                        SDIO_RINTSTS_SDIO_INTERRUPT_CARD2_Msk
#define  SDIO_RINTSTS_SDIO_INTERRUPT_CARD1_Pos                    (17U)
#define  SDIO_RINTSTS_SDIO_INTERRUPT_CARD1_Msk                    (0x1UL << SDIO_RINTSTS_SDIO_INTERRUPT_CARD1_Pos)
#define  SDIO_RINTSTS_SDIO_INTERRUPT_CARD1                        SDIO_RINTSTS_SDIO_INTERRUPT_CARD1_Msk
#define  SDIO_RINTSTS_SDIO_INTERRUPT_CARD0_Pos                    (16U)
#define  SDIO_RINTSTS_SDIO_INTERRUPT_CARD0_Msk                    (0x1UL << SDIO_RINTSTS_SDIO_INTERRUPT_CARD0_Pos)
#define  SDIO_RINTSTS_SDIO_INTERRUPT_CARD0                        SDIO_RINTSTS_SDIO_INTERRUPT_CARD0_Msk
#define  SDIO_RINTSTS_END_BIT_ERROR_STATUS_Pos                    (15U)
#define  SDIO_RINTSTS_END_BIT_ERROR_STATUS_Msk                    (0x1UL << SDIO_RINTSTS_END_BIT_ERROR_STATUS_Pos)
#define  SDIO_RINTSTS_END_BIT_ERROR_STATUS                        SDIO_RINTSTS_END_BIT_ERROR_STATUS_Msk
#define  SDIO_RINTSTS_AUTO_COMMAND_DONE_STATUS_Pos                (14U)
#define  SDIO_RINTSTS_AUTO_COMMAND_DONE_STATUS_Msk                (0x1UL << SDIO_RINTSTS_AUTO_COMMAND_DONE_STATUS_Pos)
#define  SDIO_RINTSTS_AUTO_COMMAND_DONE_STATUS                    SDIO_RINTSTS_AUTO_COMMAND_DONE_STATUS_Msk
#define  SDIO_RINTSTS_BUSY_COMPLETE_STATUS_Pos                    (13U)
#define  SDIO_RINTSTS_BUSY_COMPLETE_STATUS_Msk                    (0x1UL << SDIO_RINTSTS_BUSY_COMPLETE_STATUS_Pos)
#define  SDIO_RINTSTS_BUSY_COMPLETE_STATUS                        SDIO_RINTSTS_BUSY_COMPLETE_STATUS_Msk
#define  SDIO_RINTSTS_HARDWARE_LOCKED_WRITE_STATUS_Pos            (12U)
#define  SDIO_RINTSTS_HARDWARE_LOCKED_WRITE_STATUS_Msk            (0x1UL << SDIO_RINTSTS_HARDWARE_LOCKED_WRITE_STATUS_Pos)
#define  SDIO_RINTSTS_HARDWARE_LOCKED_WRITE_STATUS                SDIO_RINTSTS_HARDWARE_LOCKED_WRITE_STATUS_Msk
#define  SDIO_RINTSTS_FIFO_UNDER_OVER_RUN_STATUS_Pos              (11U)
#define  SDIO_RINTSTS_FIFO_UNDER_OVER_RUN_STATUS_Msk              (0x1UL << SDIO_RINTSTS_FIFO_UNDER_OVER_RUN_STATUS_Pos)
#define  SDIO_RINTSTS_FIFO_UNDER_OVER_RUN_STATUS                  SDIO_RINTSTS_FIFO_UNDER_OVER_RUN_STATUS_Msk
#define  SDIO_RINTSTS_HOST_TIMEOUT_STATUS_Pos                     (10U)
#define  SDIO_RINTSTS_HOST_TIMEOUT_STATUS_Msk                     (0x1UL << SDIO_RINTSTS_HOST_TIMEOUT_STATUS_Pos)
#define  SDIO_RINTSTS_HOST_TIMEOUT_STATUS                         SDIO_RINTSTS_HOST_TIMEOUT_STATUS_Msk
#define  SDIO_RINTSTS_DATA_READ_TIMEOUT_STATUS_Pos                ( 9U)
#define  SDIO_RINTSTS_DATA_READ_TIMEOUT_STATUS_Msk                (0x1UL << SDIO_RINTSTS_DATA_READ_TIMEOUT_STATUS_Pos)
#define  SDIO_RINTSTS_DATA_READ_TIMEOUT_STATUS                    SDIO_RINTSTS_DATA_READ_TIMEOUT_STATUS_Msk
#define  SDIO_RINTSTS_RESPONSE_TIMEOUT_STATUS_Pos                 ( 8U)
#define  SDIO_RINTSTS_RESPONSE_TIMEOUT_STATUS_Msk                 (0x1UL << SDIO_RINTSTS_RESPONSE_TIMEOUT_STATUS_Pos)
#define  SDIO_RINTSTS_RESPONSE_TIMEOUT_STATUS                     SDIO_RINTSTS_RESPONSE_TIMEOUT_STATUS_Msk
#define  SDIO_RINTSTS_DATA_CRC_ERROR_STATUS_Pos                   ( 7U)
#define  SDIO_RINTSTS_DATA_CRC_ERROR_STATUS_Msk                   (0x1UL << SDIO_RINTSTS_DATA_CRC_ERROR_STATUS_Pos)
#define  SDIO_RINTSTS_DATA_CRC_ERROR_STATUS                       SDIO_RINTSTS_DATA_CRC_ERROR_STATUS_Msk
#define  SDIO_RINTSTS_RESPONSE_CRC_ERROR_STATUS_Pos               ( 6U)
#define  SDIO_RINTSTS_RESPONSE_CRC_ERROR_STATUS_Msk               (0x1UL << SDIO_RINTSTS_RESPONSE_CRC_ERROR_STATUS_Pos)
#define  SDIO_RINTSTS_RESPONSE_CRC_ERROR_STATUS                   SDIO_RINTSTS_RESPONSE_CRC_ERROR_STATUS_Msk
#define  SDIO_RINTSTS_RECEIVE_FIFO_DATA_REQUEST_STATUS_Pos        ( 5U)
#define  SDIO_RINTSTS_RECEIVE_FIFO_DATA_REQUEST_STATUS_Msk        (0x1UL << SDIO_RINTSTS_RECEIVE_FIFO_DATA_REQUEST_STATUS_Pos)
#define  SDIO_RINTSTS_RECEIVE_FIFO_DATA_REQUEST_STATUS            SDIO_RINTSTS_RECEIVE_FIFO_DATA_REQUEST_STATUS_Msk
#define  SDIO_RINTSTS_TRANSMIT_FIFO_DATA_REQUEST_STATUS_Pos       ( 4U)
#define  SDIO_RINTSTS_TRANSMIT_FIFO_DATA_REQUEST_STATUS_Msk       (0x1UL << SDIO_RINTSTS_TRANSMIT_FIFO_DATA_REQUEST_STATUS_Pos)
#define  SDIO_RINTSTS_TRANSMIT_FIFO_DATA_REQUEST_STATUS           SDIO_RINTSTS_TRANSMIT_FIFO_DATA_REQUEST_STATUS_Msk
#define  SDIO_RINTSTS_DATA_TRANSFER_OVER_STATUS_Pos               ( 3U)
#define  SDIO_RINTSTS_DATA_TRANSFER_OVER_STATUS_Msk               (0x1UL << SDIO_RINTSTS_DATA_TRANSFER_OVER_STATUS_Pos)
#define  SDIO_RINTSTS_DATA_TRANSFER_OVER_STATUS                   SDIO_RINTSTS_DATA_TRANSFER_OVER_STATUS_Msk
#define  SDIO_RINTSTS_COMMAND_DONE_STATUS_Pos                     ( 2U)
#define  SDIO_RINTSTS_COMMAND_DONE_STATUS_Msk                     (0x1UL << SDIO_RINTSTS_COMMAND_DONE_STATUS_Pos)
#define  SDIO_RINTSTS_COMMAND_DONE_STATUS                         SDIO_RINTSTS_COMMAND_DONE_STATUS_Msk
#define  SDIO_RINTSTS_RESPONSE_ERROR_STATUS_Pos                   ( 1U)
#define  SDIO_RINTSTS_RESPONSE_ERROR_STATUS_Msk                   (0x1UL << SDIO_RINTSTS_RESPONSE_ERROR_STATUS_Pos)
#define  SDIO_RINTSTS_RESPONSE_ERROR_STATUS                       SDIO_RINTSTS_RESPONSE_ERROR_STATUS_Msk
#define  SDIO_RINTSTS_CARD_DETECT_STATUS_Pos                      ( 0U)
#define  SDIO_RINTSTS_CARD_DETECT_STATUS_Msk                      (0x1UL << SDIO_RINTSTS_CARD_DETECT_STATUS_Pos)
#define  SDIO_RINTSTS_CARD_DETECT_STATUS                          SDIO_RINTSTS_CARD_DETECT_STATUS_Msk

#define  SDIO_STATUS_DMA_REQ_Pos                                  (31U)
#define  SDIO_STATUS_DMA_REQ_Msk                                  (0x1UL << SDIO_STATUS_DMA_REQ_Pos)
#define  SDIO_STATUS_DMA_REQ                                      SDIO_STATUS_DMA_REQ_Msk
#define  SDIO_STATUS_DMA_ACK_Pos                                  (30U)
#define  SDIO_STATUS_DMA_ACK_Msk                                  (0x1UL << SDIO_STATUS_DMA_ACK_Pos)
#define  SDIO_STATUS_DMA_ACK                                      SDIO_STATUS_DMA_ACK_Msk
#define  SDIO_STATUS_FIFO_COUNT_Pos                               (17U)
#define  SDIO_STATUS_FIFO_COUNT_Msk                               (0x1FFFUL << SDIO_STATUS_FIFO_COUNT_Pos)
#define  SDIO_STATUS_FIFO_COUNT                                   SDIO_STATUS_FIFO_COUNT_Msk
#define  SDIO_STATUS_RESPONSE_INDEX_Pos                           (11U)
#define  SDIO_STATUS_RESPONSE_INDEX_Msk                           (0x3FUL << SDIO_STATUS_RESPONSE_INDEX_Pos)
#define  SDIO_STATUS_RESPONSE_INDEX                               SDIO_STATUS_RESPONSE_INDEX_Msk
#define  SDIO_STATUS_DATA_STATE_MC_BUSY_Pos                       (10U)
#define  SDIO_STATUS_DATA_STATE_MC_BUSY_Msk                       (0x1UL << SDIO_STATUS_DATA_STATE_MC_BUSY_Pos)
#define  SDIO_STATUS_DATA_STATE_MC_BUSY                           SDIO_STATUS_DATA_STATE_MC_BUSY_Msk
#define  SDIO_STATUS_DATA_BUSY_Pos                                ( 9U)
#define  SDIO_STATUS_DATA_BUSY_Msk                                (0x1UL << SDIO_STATUS_DATA_BUSY_Pos)
#define  SDIO_STATUS_DATA_BUSY                                    SDIO_STATUS_DATA_BUSY_Msk
#define  SDIO_STATUS_DATA_3_STATUS_Pos                            ( 8U)
#define  SDIO_STATUS_DATA_3_STATUS_Msk                            (0x1UL << SDIO_STATUS_DATA_3_STATUS_Pos)
#define  SDIO_STATUS_DATA_3_STATUS                                SDIO_STATUS_DATA_3_STATUS_Msk
#define  SDIO_STATUS_COMMAND_FSM_STATES_Pos                       ( 4U)
#define  SDIO_STATUS_COMMAND_FSM_STATES_Msk                       (0xFUL << SDIO_STATUS_COMMAND_FSM_STATES_Pos)
#define  SDIO_STATUS_COMMAND_FSM_STATES                           SDIO_STATUS_COMMAND_FSM_STATES_Msk
#define  SDIO_STATUS_FIFO_FULL_Pos                                ( 3U)
#define  SDIO_STATUS_FIFO_FULL_Msk                                (0x1UL << SDIO_STATUS_FIFO_FULL_Pos)
#define  SDIO_STATUS_FIFO_FULL                                    SDIO_STATUS_FIFO_FULL_Msk
#define  SDIO_STATUS_FIFO_EMPTY_Pos                               ( 2U)
#define  SDIO_STATUS_FIFO_EMPTY_Msk                               (0x1UL << SDIO_STATUS_FIFO_EMPTY_Pos)
#define  SDIO_STATUS_FIFO_EMPTY                                   SDIO_STATUS_FIFO_EMPTY_Msk
#define  SDIO_STATUS_FIFO_TX_WATERMARK_Pos                        ( 1U)
#define  SDIO_STATUS_FIFO_TX_WATERMARK_Msk                        (0x1UL << SDIO_STATUS_FIFO_TX_WATERMARK_Pos)
#define  SDIO_STATUS_FIFO_TX_WATERMARK                            SDIO_STATUS_FIFO_TX_WATERMARK_Msk
#define  SDIO_STATUS_FIFO_RX_WATERMARK_Pos                        ( 0U)
#define  SDIO_STATUS_FIFO_RX_WATERMARK_Msk                        (0x1UL << SDIO_STATUS_FIFO_RX_WATERMARK_Pos)
#define  SDIO_STATUS_FIFO_RX_WATERMARK                            SDIO_STATUS_FIFO_RX_WATERMARK_Msk

#define  SDIO_FIFOTH_DW_DMA_Multiple_Transaction_Size_Pos         (28U)
#define  SDIO_FIFOTH_DW_DMA_Multiple_Transaction_Size_Msk         (0x7UL << SDIO_FIFOTH_DW_DMA_Multiple_Transaction_Size_Pos)
#define  SDIO_FIFOTH_DW_DMA_Multiple_Transaction_Size             SDIO_FIFOTH_DW_DMA_Multiple_Transaction_Size_Msk
#define  SDIO_FIFOTH_RX_WMark_Pos                                 (16U)
#define  SDIO_FIFOTH_RX_WMark_Msk                                 (0xFFFUL << SDIO_FIFOTH_RX_WMark_Pos)
#define  SDIO_FIFOTH_RX_WMark                                     SDIO_FIFOTH_RX_WMark_Msk
#define  SDIO_FIFOTH_TX_WMark_Pos                                 ( 0U)
#define  SDIO_FIFOTH_TX_WMark_Msk                                 (0xFFFUL << SDIO_FIFOTH_TX_WMark_Pos)
#define  SDIO_FIFOTH_TX_WMark                                     SDIO_FIFOTH_TX_WMark_Msk

#define  SDIO_CDETECT_CARD0_DETECT_N_Pos                          ( 0U)
#define  SDIO_CDETECT_CARD0_DETECT_N_Msk                          (0x1UL << SDIO_CDETECT_CARD0_DETECT_N_Pos)
#define  SDIO_CDETECT_CARD0_DETECT_N                              SDIO_CDETECT_CARD0_DETECT_N_Msk

#define  SDIO_WRTPRT_WRITE_PROTECT_0_Pos                          ( 0U)
#define  SDIO_WRTPRT_WRITE_PROTECT_0_Msk                          (0x1UL << SDIO_WRTPRT_WRITE_PROTECT_0_Pos)
#define  SDIO_WRTPRT_WRITE_PROTECT_0                              SDIO_WRTPRT_WRITE_PROTECT_0_Msk

#define  SDIO_GPIO_GPO_Pos                                        ( 8U)
#define  SDIO_GPIO_GPO_Msk                                        (0xFFFFUL << SDIO_GPIO_GPO_Pos)
#define  SDIO_GPIO_GPO                                            SDIO_GPIO_GPO_Msk
#define  SDIO_GPIO_GPI_Pos                                        ( 0U)
#define  SDIO_GPIO_GPI_Msk                                        (0xFFUL << SDIO_GPIO_GPI_Pos)
#define  SDIO_GPIO_GPI                                            SDIO_GPIO_GPI_Msk

#define  SDIO_TCBCNT_TRANS_CARD_BYTE_COUNT_Pos                    ( 0U)
#define  SDIO_TCBCNT_TRANS_CARD_BYTE_COUNT_Msk                    (0xFFFFFFFFUL << SDIO_TCBCNT_TRANS_CARD_BYTE_COUNT_Pos)
#define  SDIO_TCBCNT_TRANS_CARD_BYTE_COUNT                        SDIO_TCBCNT_TRANS_CARD_BYTE_COUNT_Msk

#define  SDIO_TBBCNT_TRANS_FIFO_BYTE_COUNT_Pos                    ( 0U)
#define  SDIO_TBBCNT_TRANS_FIFO_BYTE_COUNT_Msk                    (0xFFFFFFFFUL << SDIO_TBBCNT_TRANS_FIFO_BYTE_COUNT_Pos)
#define  SDIO_TBBCNT_TRANS_FIFO_BYTE_COUNT                        SDIO_TBBCNT_TRANS_FIFO_BYTE_COUNT_Msk

#define  SDIO_DEBNCE_DEBOUNCE_COUNT_Pos                           ( 0U)
#define  SDIO_DEBNCE_DEBOUNCE_COUNT_Msk                           (0xFFFFFFUL << SDIO_DEBNCE_DEBOUNCE_COUNT_Pos)
#define  SDIO_DEBNCE_DEBOUNCE_COUNT                               SDIO_DEBNCE_DEBOUNCE_COUNT_Msk

#define  SDIO_USRID_USR_ID_Pos                                    ( 0U)
#define  SDIO_USRID_USR_ID_Msk                                    (0xFFFFFFFFUL << SDIO_USRID_USR_ID_Pos)
#define  SDIO_USRID_USR_ID                                        SDIO_USRID_USR_ID_Msk

#define  SDIO_VERID_VER_ID_Pos                                    ( 0U)
#define  SDIO_VERID_VER_ID_Msk                                    (0xFFFFFFFFUL << SDIO_VERID_VER_ID_Pos)
#define  SDIO_VERID_VER_ID                                        SDIO_VERID_VER_ID_Msk

#define  SDIO_HCON_ADDR_CONFIG_Pos                                (27U)
#define  SDIO_HCON_ADDR_CONFIG_Msk                                (0x1UL << SDIO_HCON_ADDR_CONFIG_Pos)
#define  SDIO_HCON_ADDR_CONFIG                                    SDIO_HCON_ADDR_CONFIG_Msk
#define  SDIO_HCON_AREA_OPT_Pos                                   (26U)
#define  SDIO_HCON_AREA_OPT_Msk                                   (0x1UL << SDIO_HCON_AREA_OPT_Pos)
#define  SDIO_HCON_AREA_OPT                                       SDIO_HCON_AREA_OPT_Msk
#define  SDIO_HCON_NUM_CLK_DIC_Pos                                (24U)
#define  SDIO_HCON_NUM_CLK_DIC_Msk                                (0x3UL << SDIO_HCON_NUM_CLK_DIC_Pos)
#define  SDIO_HCON_NUM_CLK_DIC                                    SDIO_HCON_NUM_CLK_DIC_Msk
#define  SDIO_HCON_FALSE_PATH_Pos                                 (23U)
#define  SDIO_HCON_FALSE_PATH_Msk                                 (0x1UL << SDIO_HCON_FALSE_PATH_Pos)
#define  SDIO_HCON_FALSE_PATH                                     SDIO_HCON_FALSE_PATH_Msk
#define  SDIO_HCON_HOLD_REG_Pos                                   (22U)
#define  SDIO_HCON_HOLD_REG_Msk                                   (0x1UL << SDIO_HCON_HOLD_REG_Pos)
#define  SDIO_HCON_HOLD_REG                                       SDIO_HCON_HOLD_REG_Msk
#define  SDIO_HCON_FIFO_RAM_IN_Pos                                (21U)
#define  SDIO_HCON_FIFO_RAM_IN_Msk                                (0x1UL << SDIO_HCON_FIFO_RAM_IN_Pos)
#define  SDIO_HCON_FIFO_RAM_IN                                    SDIO_HCON_FIFO_RAM_IN_Msk
#define  SDIO_HCON_GE_DMA_DATA_WIDTH_Pos                          (18U)
#define  SDIO_HCON_GE_DMA_DATA_WIDTH_Msk                          (0x7UL << SDIO_HCON_GE_DMA_DATA_WIDTH_Pos)
#define  SDIO_HCON_GE_DMA_DATA_WIDTH                              SDIO_HCON_GE_DMA_DATA_WIDTH_Msk
#define  SDIO_HCON_DMA_IF_Pos                                     (16U)
#define  SDIO_HCON_DMA_IF_Msk                                     (0x3UL << SDIO_HCON_DMA_IF_Pos)
#define  SDIO_HCON_DMA_IF                                         SDIO_HCON_DMA_IF_Msk
#define  SDIO_HCON_H_ADDR_WIDTH_Pos                               (10U)
#define  SDIO_HCON_H_ADDR_WIDTH_Msk                               (0x3FUL << SDIO_HCON_H_ADDR_WIDTH_Pos)
#define  SDIO_HCON_H_ADDR_WIDTH                                   SDIO_HCON_H_ADDR_WIDTH_Msk
#define  SDIO_HCON_H_DATA_WIDTH_Pos                               ( 7U)
#define  SDIO_HCON_H_DATA_WIDTH_Msk                               (0x7UL << SDIO_HCON_H_DATA_WIDTH_Pos)
#define  SDIO_HCON_H_DATA_WIDTH                                   SDIO_HCON_H_DATA_WIDTH_Msk
#define  SDIO_HCON_BUS_TYPE_Pos                                   ( 6U)
#define  SDIO_HCON_BUS_TYPE_Msk                                   (0x1UL << SDIO_HCON_BUS_TYPE_Pos)
#define  SDIO_HCON_BUS_TYPE                                       SDIO_HCON_BUS_TYPE_Msk
#define  SDIO_HCON_NUM_CARD_Pos                                   ( 1U)
#define  SDIO_HCON_NUM_CARD_Msk                                   (0x1FUL << SDIO_HCON_NUM_CARD_Pos)
#define  SDIO_HCON_NUM_CARD                                       SDIO_HCON_NUM_CARD_Msk
#define  SDIO_HCON_CARD_TYPE_Pos                                  ( 0U)
#define  SDIO_HCON_CARD_TYPE_Msk                                  (0x1UL << SDIO_HCON_CARD_TYPE_Pos)
#define  SDIO_HCON_CARD_TYPE                                      SDIO_HCON_CARD_TYPE_Msk

#define  SDIO_UHS_REG_DDR_REG_15_Pos                              (31U)
#define  SDIO_UHS_REG_DDR_REG_15_Msk                              (0x1UL << SDIO_UHS_REG_DDR_REG_15_Pos)
#define  SDIO_UHS_REG_DDR_REG_15                                  SDIO_UHS_REG_DDR_REG_15_Msk
#define  SDIO_UHS_REG_DDR_REG_14_Pos                              (30U)
#define  SDIO_UHS_REG_DDR_REG_14_Msk                              (0x1UL << SDIO_UHS_REG_DDR_REG_14_Pos)
#define  SDIO_UHS_REG_DDR_REG_14                                  SDIO_UHS_REG_DDR_REG_14_Msk
#define  SDIO_UHS_REG_DDR_REG_13_Pos                              (29U)
#define  SDIO_UHS_REG_DDR_REG_13_Msk                              (0x1UL << SDIO_UHS_REG_DDR_REG_13_Pos)
#define  SDIO_UHS_REG_DDR_REG_13                                  SDIO_UHS_REG_DDR_REG_13_Msk
#define  SDIO_UHS_REG_DDR_REG_12_Pos                              (28U)
#define  SDIO_UHS_REG_DDR_REG_12_Msk                              (0x1UL << SDIO_UHS_REG_DDR_REG_12_Pos)
#define  SDIO_UHS_REG_DDR_REG_12                                  SDIO_UHS_REG_DDR_REG_12_Msk
#define  SDIO_UHS_REG_DDR_REG_11_Pos                              (27U)
#define  SDIO_UHS_REG_DDR_REG_11_Msk                              (0x1UL << SDIO_UHS_REG_DDR_REG_11_Pos)
#define  SDIO_UHS_REG_DDR_REG_11                                  SDIO_UHS_REG_DDR_REG_11_Msk
#define  SDIO_UHS_REG_DDR_REG_10_Pos                              (26U)
#define  SDIO_UHS_REG_DDR_REG_10_Msk                              (0x1UL << SDIO_UHS_REG_DDR_REG_10_Pos)
#define  SDIO_UHS_REG_DDR_REG_10                                  SDIO_UHS_REG_DDR_REG_10_Msk
#define  SDIO_UHS_REG_DDR_REG_9_Pos                               (25U)
#define  SDIO_UHS_REG_DDR_REG_9_Msk                               (0x1UL << SDIO_UHS_REG_DDR_REG_9_Pos)
#define  SDIO_UHS_REG_DDR_REG_9                                   SDIO_UHS_REG_DDR_REG_9_Msk
#define  SDIO_UHS_REG_DDR_REG_8_Pos                               (24U)
#define  SDIO_UHS_REG_DDR_REG_8_Msk                               (0x1UL << SDIO_UHS_REG_DDR_REG_8_Pos)
#define  SDIO_UHS_REG_DDR_REG_8                                   SDIO_UHS_REG_DDR_REG_8_Msk
#define  SDIO_UHS_REG_DDR_REG_7_Pos                               (23U)
#define  SDIO_UHS_REG_DDR_REG_7_Msk                               (0x1UL << SDIO_UHS_REG_DDR_REG_7_Pos)
#define  SDIO_UHS_REG_DDR_REG_7                                   SDIO_UHS_REG_DDR_REG_7_Msk
#define  SDIO_UHS_REG_DDR_REG_6_Pos                               (22U)
#define  SDIO_UHS_REG_DDR_REG_6_Msk                               (0x1UL << SDIO_UHS_REG_DDR_REG_6_Pos)
#define  SDIO_UHS_REG_DDR_REG_6                                   SDIO_UHS_REG_DDR_REG_6_Msk
#define  SDIO_UHS_REG_DDR_REG_5_Pos                               (21U)
#define  SDIO_UHS_REG_DDR_REG_5_Msk                               (0x1UL << SDIO_UHS_REG_DDR_REG_5_Pos)
#define  SDIO_UHS_REG_DDR_REG_5                                   SDIO_UHS_REG_DDR_REG_5_Msk
#define  SDIO_UHS_REG_DDR_REG_4_Pos                               (20U)
#define  SDIO_UHS_REG_DDR_REG_4_Msk                               (0x1UL << SDIO_UHS_REG_DDR_REG_4_Pos)
#define  SDIO_UHS_REG_DDR_REG_4                                   SDIO_UHS_REG_DDR_REG_4_Msk
#define  SDIO_UHS_REG_DDR_REG_3_Pos                               (19U)
#define  SDIO_UHS_REG_DDR_REG_3_Msk                               (0x1UL << SDIO_UHS_REG_DDR_REG_3_Pos)
#define  SDIO_UHS_REG_DDR_REG_3                                   SDIO_UHS_REG_DDR_REG_3_Msk
#define  SDIO_UHS_REG_DDR_REG_2_Pos                               (18U)
#define  SDIO_UHS_REG_DDR_REG_2_Msk                               (0x1UL << SDIO_UHS_REG_DDR_REG_2_Pos)
#define  SDIO_UHS_REG_DDR_REG_2                                   SDIO_UHS_REG_DDR_REG_2_Msk
#define  SDIO_UHS_REG_DDR_REG_1_Pos                               (17U)
#define  SDIO_UHS_REG_DDR_REG_1_Msk                               (0x1UL << SDIO_UHS_REG_DDR_REG_1_Pos)
#define  SDIO_UHS_REG_DDR_REG_1                                   SDIO_UHS_REG_DDR_REG_1_Msk
#define  SDIO_UHS_REG_DDR_REG_0_Pos                               (16U)
#define  SDIO_UHS_REG_DDR_REG_0_Msk                               (0x1UL << SDIO_UHS_REG_DDR_REG_0_Pos)
#define  SDIO_UHS_REG_DDR_REG_0                                   SDIO_UHS_REG_DDR_REG_0_Msk
#define  SDIO_UHS_REG_VOLT_REG_15_Pos                             (15U)
#define  SDIO_UHS_REG_VOLT_REG_15_Msk                             (0x1UL << SDIO_UHS_REG_VOLT_REG_15_Pos)
#define  SDIO_UHS_REG_VOLT_REG_15                                 SDIO_UHS_REG_VOLT_REG_15_Msk
#define  SDIO_UHS_REG_VOLT_REG_14_Pos                             (14U)
#define  SDIO_UHS_REG_VOLT_REG_14_Msk                             (0x1UL << SDIO_UHS_REG_VOLT_REG_14_Pos)
#define  SDIO_UHS_REG_VOLT_REG_14                                 SDIO_UHS_REG_VOLT_REG_14_Msk
#define  SDIO_UHS_REG_VOLT_REG_13_Pos                             (13U)
#define  SDIO_UHS_REG_VOLT_REG_13_Msk                             (0x1UL << SDIO_UHS_REG_VOLT_REG_13_Pos)
#define  SDIO_UHS_REG_VOLT_REG_13                                 SDIO_UHS_REG_VOLT_REG_13_Msk
#define  SDIO_UHS_REG_VOLT_REG_12_Pos                             (12U)
#define  SDIO_UHS_REG_VOLT_REG_12_Msk                             (0x1UL << SDIO_UHS_REG_VOLT_REG_12_Pos)
#define  SDIO_UHS_REG_VOLT_REG_12                                 SDIO_UHS_REG_VOLT_REG_12_Msk
#define  SDIO_UHS_REG_VOLT_REG_11_Pos                             (11U)
#define  SDIO_UHS_REG_VOLT_REG_11_Msk                             (0x1UL << SDIO_UHS_REG_VOLT_REG_11_Pos)
#define  SDIO_UHS_REG_VOLT_REG_11                                 SDIO_UHS_REG_VOLT_REG_11_Msk
#define  SDIO_UHS_REG_VOLT_REG_10_Pos                             (10U)
#define  SDIO_UHS_REG_VOLT_REG_10_Msk                             (0x1UL << SDIO_UHS_REG_VOLT_REG_10_Pos)
#define  SDIO_UHS_REG_VOLT_REG_10                                 SDIO_UHS_REG_VOLT_REG_10_Msk
#define  SDIO_UHS_REG_VOLT_REG_9_Pos                              ( 9U)
#define  SDIO_UHS_REG_VOLT_REG_9_Msk                              (0x1UL << SDIO_UHS_REG_VOLT_REG_9_Pos)
#define  SDIO_UHS_REG_VOLT_REG_9                                  SDIO_UHS_REG_VOLT_REG_9_Msk
#define  SDIO_UHS_REG_VOLT_REG_8_Pos                              ( 8U)
#define  SDIO_UHS_REG_VOLT_REG_8_Msk                              (0x1UL << SDIO_UHS_REG_VOLT_REG_8_Pos)
#define  SDIO_UHS_REG_VOLT_REG_8                                  SDIO_UHS_REG_VOLT_REG_8_Msk
#define  SDIO_UHS_REG_VOLT_REG_7_Pos                              ( 7U)
#define  SDIO_UHS_REG_VOLT_REG_7_Msk                              (0x1UL << SDIO_UHS_REG_VOLT_REG_7_Pos)
#define  SDIO_UHS_REG_VOLT_REG_7                                  SDIO_UHS_REG_VOLT_REG_7_Msk
#define  SDIO_UHS_REG_VOLT_REG_6_Pos                              ( 6U)
#define  SDIO_UHS_REG_VOLT_REG_6_Msk                              (0x1UL << SDIO_UHS_REG_VOLT_REG_6_Pos)
#define  SDIO_UHS_REG_VOLT_REG_6                                  SDIO_UHS_REG_VOLT_REG_6_Msk
#define  SDIO_UHS_REG_VOLT_REG_5_Pos                              ( 5U)
#define  SDIO_UHS_REG_VOLT_REG_5_Msk                              (0x1UL << SDIO_UHS_REG_VOLT_REG_5_Pos)
#define  SDIO_UHS_REG_VOLT_REG_5                                  SDIO_UHS_REG_VOLT_REG_5_Msk
#define  SDIO_UHS_REG_VOLT_REG_4_Pos                              ( 4U)
#define  SDIO_UHS_REG_VOLT_REG_4_Msk                              (0x1UL << SDIO_UHS_REG_VOLT_REG_4_Pos)
#define  SDIO_UHS_REG_VOLT_REG_4                                  SDIO_UHS_REG_VOLT_REG_4_Msk
#define  SDIO_UHS_REG_VOLT_REG_3_Pos                              ( 3U)
#define  SDIO_UHS_REG_VOLT_REG_3_Msk                              (0x1UL << SDIO_UHS_REG_VOLT_REG_3_Pos)
#define  SDIO_UHS_REG_VOLT_REG_3                                  SDIO_UHS_REG_VOLT_REG_3_Msk
#define  SDIO_UHS_REG_VOLT_REG_2_Pos                              ( 2U)
#define  SDIO_UHS_REG_VOLT_REG_2_Msk                              (0x1UL << SDIO_UHS_REG_VOLT_REG_2_Pos)
#define  SDIO_UHS_REG_VOLT_REG_2                                  SDIO_UHS_REG_VOLT_REG_2_Msk
#define  SDIO_UHS_REG_VOLT_REG_1_Pos                              ( 1U)
#define  SDIO_UHS_REG_VOLT_REG_1_Msk                              (0x1UL << SDIO_UHS_REG_VOLT_REG_1_Pos)
#define  SDIO_UHS_REG_VOLT_REG_1                                  SDIO_UHS_REG_VOLT_REG_1_Msk
#define  SDIO_UHS_REG_VOLT_REG_0_Pos                              ( 0U)
#define  SDIO_UHS_REG_VOLT_REG_0_Msk                              (0x1UL << SDIO_UHS_REG_VOLT_REG_0_Pos)
#define  SDIO_UHS_REG_VOLT_REG_0                                  SDIO_UHS_REG_VOLT_REG_0_Msk

#define  SDIO_RST_N_CARD0_RESET_Pos                               ( 0U)
#define  SDIO_RST_N_CARD0_RESET_Msk                               (0x1UL << SDIO_RST_N_CARD0_RESET_Pos)
#define  SDIO_RST_N_CARD0_RESET                                   SDIO_RST_N_CARD0_RESET_Msk

#define  SDIO_CARDTHRCTL_CARDRDTHRESHOLD_Pos                      (16U)
#define  SDIO_CARDTHRCTL_CARDRDTHRESHOLD_Msk                      (0x3FFUL << SDIO_CARDTHRCTL_CARDRDTHRESHOLD_Pos)
#define  SDIO_CARDTHRCTL_CARDRDTHRESHOLD                          SDIO_CARDTHRCTL_CARDRDTHRESHOLD_Msk
#define  SDIO_CARDTHRCTL_CARDWRTHREN_Pos                          ( 2U)
#define  SDIO_CARDTHRCTL_CARDWRTHREN_Msk                          (0x1UL << SDIO_CARDTHRCTL_CARDWRTHREN_Pos)
#define  SDIO_CARDTHRCTL_CARDWRTHREN                              SDIO_CARDTHRCTL_CARDWRTHREN_Msk
#define  SDIO_CARDTHRCTL_BUSY_CLR_INT_EN_Pos                      ( 1U)
#define  SDIO_CARDTHRCTL_BUSY_CLR_INT_EN_Msk                      (0x1UL << SDIO_CARDTHRCTL_BUSY_CLR_INT_EN_Pos)
#define  SDIO_CARDTHRCTL_BUSY_CLR_INT_EN                          SDIO_CARDTHRCTL_BUSY_CLR_INT_EN_Msk
#define  SDIO_CARDTHRCTL_CARDRDTHREN_Pos                          ( 0U)
#define  SDIO_CARDTHRCTL_CARDRDTHREN_Msk                          (0x1UL << SDIO_CARDTHRCTL_CARDRDTHREN_Pos)
#define  SDIO_CARDTHRCTL_CARDRDTHREN                              SDIO_CARDTHRCTL_CARDRDTHREN_Msk

#define  SDIO_BACK_END_POWER_R_BACK_END_POWER_15_Pos              (15U)
#define  SDIO_BACK_END_POWER_R_BACK_END_POWER_15_Msk              (0x1UL << SDIO_BACK_END_POWER_R_BACK_END_POWER_15_Pos)
#define  SDIO_BACK_END_POWER_R_BACK_END_POWER_15                  SDIO_BACK_END_POWER_R_BACK_END_POWER_15_Msk
#define  SDIO_BACK_END_POWER_R_BACK_END_POWER_14_Pos              (14U)
#define  SDIO_BACK_END_POWER_R_BACK_END_POWER_14_Msk              (0x1UL << SDIO_BACK_END_POWER_R_BACK_END_POWER_14_Pos)
#define  SDIO_BACK_END_POWER_R_BACK_END_POWER_14                  SDIO_BACK_END_POWER_R_BACK_END_POWER_14_Msk
#define  SDIO_BACK_END_POWER_R_BACK_END_POWER_13_Pos              (13U)
#define  SDIO_BACK_END_POWER_R_BACK_END_POWER_13_Msk              (0x1UL << SDIO_BACK_END_POWER_R_BACK_END_POWER_13_Pos)
#define  SDIO_BACK_END_POWER_R_BACK_END_POWER_13                  SDIO_BACK_END_POWER_R_BACK_END_POWER_13_Msk
#define  SDIO_BACK_END_POWER_R_BACK_END_POWER_12_Pos              (12U)
#define  SDIO_BACK_END_POWER_R_BACK_END_POWER_12_Msk              (0x1UL << SDIO_BACK_END_POWER_R_BACK_END_POWER_12_Pos)
#define  SDIO_BACK_END_POWER_R_BACK_END_POWER_12                  SDIO_BACK_END_POWER_R_BACK_END_POWER_12_Msk
#define  SDIO_BACK_END_POWER_R_BACK_END_POWER_11_Pos              (11U)
#define  SDIO_BACK_END_POWER_R_BACK_END_POWER_11_Msk              (0x1UL << SDIO_BACK_END_POWER_R_BACK_END_POWER_11_Pos)
#define  SDIO_BACK_END_POWER_R_BACK_END_POWER_11                  SDIO_BACK_END_POWER_R_BACK_END_POWER_11_Msk
#define  SDIO_BACK_END_POWER_R_BACK_END_POWER_10_Pos              (10U)
#define  SDIO_BACK_END_POWER_R_BACK_END_POWER_10_Msk              (0x1UL << SDIO_BACK_END_POWER_R_BACK_END_POWER_10_Pos)
#define  SDIO_BACK_END_POWER_R_BACK_END_POWER_10                  SDIO_BACK_END_POWER_R_BACK_END_POWER_10_Msk
#define  SDIO_BACK_END_POWER_R_BACK_END_POWER_9_Pos               ( 9U)
#define  SDIO_BACK_END_POWER_R_BACK_END_POWER_9_Msk               (0x1UL << SDIO_BACK_END_POWER_R_BACK_END_POWER_9_Pos)
#define  SDIO_BACK_END_POWER_R_BACK_END_POWER_9                   SDIO_BACK_END_POWER_R_BACK_END_POWER_9_Msk
#define  SDIO_BACK_END_POWER_R_BACK_END_POWER_8_Pos               ( 8U)
#define  SDIO_BACK_END_POWER_R_BACK_END_POWER_8_Msk               (0x1UL << SDIO_BACK_END_POWER_R_BACK_END_POWER_8_Pos)
#define  SDIO_BACK_END_POWER_R_BACK_END_POWER_8                   SDIO_BACK_END_POWER_R_BACK_END_POWER_8_Msk
#define  SDIO_BACK_END_POWER_R_BACK_END_POWER_7_Pos               ( 7U)
#define  SDIO_BACK_END_POWER_R_BACK_END_POWER_7_Msk               (0x1UL << SDIO_BACK_END_POWER_R_BACK_END_POWER_7_Pos)
#define  SDIO_BACK_END_POWER_R_BACK_END_POWER_7                   SDIO_BACK_END_POWER_R_BACK_END_POWER_7_Msk
#define  SDIO_BACK_END_POWER_R_BACK_END_POWER_6_Pos               ( 6U)
#define  SDIO_BACK_END_POWER_R_BACK_END_POWER_6_Msk               (0x1UL << SDIO_BACK_END_POWER_R_BACK_END_POWER_6_Pos)
#define  SDIO_BACK_END_POWER_R_BACK_END_POWER_6                   SDIO_BACK_END_POWER_R_BACK_END_POWER_6_Msk
#define  SDIO_BACK_END_POWER_R_BACK_END_POWER_5_Pos               ( 5U)
#define  SDIO_BACK_END_POWER_R_BACK_END_POWER_5_Msk               (0x1UL << SDIO_BACK_END_POWER_R_BACK_END_POWER_5_Pos)
#define  SDIO_BACK_END_POWER_R_BACK_END_POWER_5                   SDIO_BACK_END_POWER_R_BACK_END_POWER_5_Msk
#define  SDIO_BACK_END_POWER_R_BACK_END_POWER_4_Pos               ( 4U)
#define  SDIO_BACK_END_POWER_R_BACK_END_POWER_4_Msk               (0x1UL << SDIO_BACK_END_POWER_R_BACK_END_POWER_4_Pos)
#define  SDIO_BACK_END_POWER_R_BACK_END_POWER_4                   SDIO_BACK_END_POWER_R_BACK_END_POWER_4_Msk
#define  SDIO_BACK_END_POWER_R_BACK_END_POWER_3_Pos               ( 3U)
#define  SDIO_BACK_END_POWER_R_BACK_END_POWER_3_Msk               (0x1UL << SDIO_BACK_END_POWER_R_BACK_END_POWER_3_Pos)
#define  SDIO_BACK_END_POWER_R_BACK_END_POWER_3                   SDIO_BACK_END_POWER_R_BACK_END_POWER_3_Msk
#define  SDIO_BACK_END_POWER_R_BACK_END_POWER_2_Pos               ( 2U)
#define  SDIO_BACK_END_POWER_R_BACK_END_POWER_2_Msk               (0x1UL << SDIO_BACK_END_POWER_R_BACK_END_POWER_2_Pos)
#define  SDIO_BACK_END_POWER_R_BACK_END_POWER_2                   SDIO_BACK_END_POWER_R_BACK_END_POWER_2_Msk
#define  SDIO_BACK_END_POWER_R_BACK_END_POWER_1_Pos               ( 1U)
#define  SDIO_BACK_END_POWER_R_BACK_END_POWER_1_Msk               (0x1UL << SDIO_BACK_END_POWER_R_BACK_END_POWER_1_Pos)
#define  SDIO_BACK_END_POWER_R_BACK_END_POWER_1                   SDIO_BACK_END_POWER_R_BACK_END_POWER_1_Msk
#define  SDIO_BACK_END_POWER_R_BACK_END_POWER_0_Pos               ( 0U)
#define  SDIO_BACK_END_POWER_R_BACK_END_POWER_0_Msk               (0x1UL << SDIO_BACK_END_POWER_R_BACK_END_POWER_0_Pos)
#define  SDIO_BACK_END_POWER_R_BACK_END_POWER_0                   SDIO_BACK_END_POWER_R_BACK_END_POWER_0_Msk

#define  SDIO_UHS_REG_EXT_EXT_CLK_MUX_CTRL_Pos                    (30U)
#define  SDIO_UHS_REG_EXT_EXT_CLK_MUX_CTRL_Msk                    (0x3UL << SDIO_UHS_REG_EXT_EXT_CLK_MUX_CTRL_Pos)
#define  SDIO_UHS_REG_EXT_EXT_CLK_MUX_CTRL                        SDIO_UHS_REG_EXT_EXT_CLK_MUX_CTRL_Msk
#define  SDIO_UHS_REG_EXT_CLK_DRV_PHASE_CTRL_Pos                  (23U)
#define  SDIO_UHS_REG_EXT_CLK_DRV_PHASE_CTRL_Msk                  (0x7FUL << SDIO_UHS_REG_EXT_CLK_DRV_PHASE_CTRL_Pos)
#define  SDIO_UHS_REG_EXT_CLK_DRV_PHASE_CTRL                      SDIO_UHS_REG_EXT_CLK_DRV_PHASE_CTRL_Msk
#define  SDIO_UHS_REG_EXT_CLK_SMPL_PHASE_CTRL_Pos                 (16U)
#define  SDIO_UHS_REG_EXT_CLK_SMPL_PHASE_CTRL_Msk                 (0x7FUL << SDIO_UHS_REG_EXT_CLK_SMPL_PHASE_CTRL_Pos)
#define  SDIO_UHS_REG_EXT_CLK_SMPL_PHASE_CTRL                     SDIO_UHS_REG_EXT_CLK_SMPL_PHASE_CTRL_Msk
#define  SDIO_UHS_REG_EXT_MMC_VOLT_REG_15_Pos                     (15U)
#define  SDIO_UHS_REG_EXT_MMC_VOLT_REG_15_Msk                     (0x1UL << SDIO_UHS_REG_EXT_MMC_VOLT_REG_15_Pos)
#define  SDIO_UHS_REG_EXT_MMC_VOLT_REG_15                         SDIO_UHS_REG_EXT_MMC_VOLT_REG_15_Msk
#define  SDIO_UHS_REG_EXT_MMC_VOLT_REG_14_Pos                     (14U)
#define  SDIO_UHS_REG_EXT_MMC_VOLT_REG_14_Msk                     (0x1UL << SDIO_UHS_REG_EXT_MMC_VOLT_REG_14_Pos)
#define  SDIO_UHS_REG_EXT_MMC_VOLT_REG_14                         SDIO_UHS_REG_EXT_MMC_VOLT_REG_14_Msk
#define  SDIO_UHS_REG_EXT_MMC_VOLT_REG_13_Pos                     (13U)
#define  SDIO_UHS_REG_EXT_MMC_VOLT_REG_13_Msk                     (0x1UL << SDIO_UHS_REG_EXT_MMC_VOLT_REG_13_Pos)
#define  SDIO_UHS_REG_EXT_MMC_VOLT_REG_13                         SDIO_UHS_REG_EXT_MMC_VOLT_REG_13_Msk
#define  SDIO_UHS_REG_EXT_MMC_VOLT_REG_12_Pos                     (12U)
#define  SDIO_UHS_REG_EXT_MMC_VOLT_REG_12_Msk                     (0x1UL << SDIO_UHS_REG_EXT_MMC_VOLT_REG_12_Pos)
#define  SDIO_UHS_REG_EXT_MMC_VOLT_REG_12                         SDIO_UHS_REG_EXT_MMC_VOLT_REG_12_Msk
#define  SDIO_UHS_REG_EXT_MMC_VOLT_REG_11_Pos                     (11U)
#define  SDIO_UHS_REG_EXT_MMC_VOLT_REG_11_Msk                     (0x1UL << SDIO_UHS_REG_EXT_MMC_VOLT_REG_11_Pos)
#define  SDIO_UHS_REG_EXT_MMC_VOLT_REG_11                         SDIO_UHS_REG_EXT_MMC_VOLT_REG_11_Msk
#define  SDIO_UHS_REG_EXT_MMC_VOLT_REG_10_Pos                     (10U)
#define  SDIO_UHS_REG_EXT_MMC_VOLT_REG_10_Msk                     (0x1UL << SDIO_UHS_REG_EXT_MMC_VOLT_REG_10_Pos)
#define  SDIO_UHS_REG_EXT_MMC_VOLT_REG_10                         SDIO_UHS_REG_EXT_MMC_VOLT_REG_10_Msk
#define  SDIO_UHS_REG_EXT_MMC_VOLT_REG_9_Pos                      ( 9U)
#define  SDIO_UHS_REG_EXT_MMC_VOLT_REG_9_Msk                      (0x1UL << SDIO_UHS_REG_EXT_MMC_VOLT_REG_9_Pos)
#define  SDIO_UHS_REG_EXT_MMC_VOLT_REG_9                          SDIO_UHS_REG_EXT_MMC_VOLT_REG_9_Msk
#define  SDIO_UHS_REG_EXT_MMC_VOLT_REG_8_Pos                      ( 8U)
#define  SDIO_UHS_REG_EXT_MMC_VOLT_REG_8_Msk                      (0x1UL << SDIO_UHS_REG_EXT_MMC_VOLT_REG_8_Pos)
#define  SDIO_UHS_REG_EXT_MMC_VOLT_REG_8                          SDIO_UHS_REG_EXT_MMC_VOLT_REG_8_Msk
#define  SDIO_UHS_REG_EXT_MMC_VOLT_REG_7_Pos                      ( 7U)
#define  SDIO_UHS_REG_EXT_MMC_VOLT_REG_7_Msk                      (0x1UL << SDIO_UHS_REG_EXT_MMC_VOLT_REG_7_Pos)
#define  SDIO_UHS_REG_EXT_MMC_VOLT_REG_7                          SDIO_UHS_REG_EXT_MMC_VOLT_REG_7_Msk
#define  SDIO_UHS_REG_EXT_MMC_VOLT_REG_6_Pos                      ( 6U)
#define  SDIO_UHS_REG_EXT_MMC_VOLT_REG_6_Msk                      (0x1UL << SDIO_UHS_REG_EXT_MMC_VOLT_REG_6_Pos)
#define  SDIO_UHS_REG_EXT_MMC_VOLT_REG_6                          SDIO_UHS_REG_EXT_MMC_VOLT_REG_6_Msk
#define  SDIO_UHS_REG_EXT_MMC_VOLT_REG_5_Pos                      ( 5U)
#define  SDIO_UHS_REG_EXT_MMC_VOLT_REG_5_Msk                      (0x1UL << SDIO_UHS_REG_EXT_MMC_VOLT_REG_5_Pos)
#define  SDIO_UHS_REG_EXT_MMC_VOLT_REG_5                          SDIO_UHS_REG_EXT_MMC_VOLT_REG_5_Msk
#define  SDIO_UHS_REG_EXT_MMC_VOLT_REG_4_Pos                      ( 4U)
#define  SDIO_UHS_REG_EXT_MMC_VOLT_REG_4_Msk                      (0x1UL << SDIO_UHS_REG_EXT_MMC_VOLT_REG_4_Pos)
#define  SDIO_UHS_REG_EXT_MMC_VOLT_REG_4                          SDIO_UHS_REG_EXT_MMC_VOLT_REG_4_Msk
#define  SDIO_UHS_REG_EXT_MMC_VOLT_REG_3_Pos                      ( 3U)
#define  SDIO_UHS_REG_EXT_MMC_VOLT_REG_3_Msk                      (0x1UL << SDIO_UHS_REG_EXT_MMC_VOLT_REG_3_Pos)
#define  SDIO_UHS_REG_EXT_MMC_VOLT_REG_3                          SDIO_UHS_REG_EXT_MMC_VOLT_REG_3_Msk
#define  SDIO_UHS_REG_EXT_MMC_VOLT_REG_2_Pos                      ( 2U)
#define  SDIO_UHS_REG_EXT_MMC_VOLT_REG_2_Msk                      (0x1UL << SDIO_UHS_REG_EXT_MMC_VOLT_REG_2_Pos)
#define  SDIO_UHS_REG_EXT_MMC_VOLT_REG_2                          SDIO_UHS_REG_EXT_MMC_VOLT_REG_2_Msk
#define  SDIO_UHS_REG_EXT_MMC_VOLT_REG_1_Pos                      ( 1U)
#define  SDIO_UHS_REG_EXT_MMC_VOLT_REG_1_Msk                      (0x1UL << SDIO_UHS_REG_EXT_MMC_VOLT_REG_1_Pos)
#define  SDIO_UHS_REG_EXT_MMC_VOLT_REG_1                          SDIO_UHS_REG_EXT_MMC_VOLT_REG_1_Msk
#define  SDIO_UHS_REG_EXT_MMC_VOLT_REG_0_Pos                      ( 0U)
#define  SDIO_UHS_REG_EXT_MMC_VOLT_REG_0_Msk                      (0x1UL << SDIO_UHS_REG_EXT_MMC_VOLT_REG_0_Pos)
#define  SDIO_UHS_REG_EXT_MMC_VOLT_REG_0                          SDIO_UHS_REG_EXT_MMC_VOLT_REG_0_Msk

#define  SDIO_EMMC_DDR_REG_HS400_MODE_Pos                         (31U)
#define  SDIO_EMMC_DDR_REG_HS400_MODE_Msk                         (0x1UL << SDIO_EMMC_DDR_REG_HS400_MODE_Pos)
#define  SDIO_EMMC_DDR_REG_HS400_MODE                             SDIO_EMMC_DDR_REG_HS400_MODE_Msk
#define  SDIO_EMMC_DDR_REG_HALF_START_BIT_0_Pos                   ( 0U)
#define  SDIO_EMMC_DDR_REG_HALF_START_BIT_0_Msk                   (0x1UL << SDIO_EMMC_DDR_REG_HALF_START_BIT_0_Pos)
#define  SDIO_EMMC_DDR_REG_HALF_START_BIT_0                       SDIO_EMMC_DDR_REG_HALF_START_BIT_0_Msk

#define  SDIO_ENABLE_SHIFT_ENABLE_SHIFT_CARD0_Pos                 ( 0U)
#define  SDIO_ENABLE_SHIFT_ENABLE_SHIFT_CARD0_Msk                 (0x3UL << SDIO_ENABLE_SHIFT_ENABLE_SHIFT_CARD0_Pos)
#define  SDIO_ENABLE_SHIFT_ENABLE_SHIFT_CARD0                     SDIO_ENABLE_SHIFT_ENABLE_SHIFT_CARD0_Msk



// SPDIF registers bits define
#define  SPDIF_CTRL_TSAMPLERATE_Pos       ( 0U)
#define  SPDIF_CTRL_TSAMPLERATE_Msk       (0xFFUL << SPDIF_CTRL_TSAMPLERATE_Pos)
#define  SPDIF_CTRL_TSAMPLERATE           SPDIF_CTRL_TSAMPLERATE_Msk
#define  SPDIF_CTRL_SFR_ENABLE_Pos        ( 8U)
#define  SPDIF_CTRL_SFR_ENABLE_Msk        (0x1UL << SPDIF_CTRL_SFR_ENABLE_Pos)
#define  SPDIF_CTRL_SFR_ENABLE            SPDIF_CTRL_SFR_ENABLE_Msk
#define  SPDIF_CTRL_SPDIF_ENABLE_Pos      ( 9U)
#define  SPDIF_CTRL_SPDIF_ENABLE_Msk      (0x1UL << SPDIF_CTRL_SPDIF_ENABLE_Pos)
#define  SPDIF_CTRL_SPDIF_ENABLE          SPDIF_CTRL_SPDIF_ENABLE_Msk
#define  SPDIF_CTRL_FIFO_ENABLE_Pos       (10U)
#define  SPDIF_CTRL_FIFO_ENABLE_Msk       (0x1UL << SPDIF_CTRL_FIFO_ENABLE_Pos)
#define  SPDIF_CTRL_FIFO_ENABLE           SPDIF_CTRL_FIFO_ENABLE_Msk
#define  SPDIF_CTRL_CLK_ENABLE_Pos        (11U)
#define  SPDIF_CTRL_CLK_ENABLE_Msk        (0x1UL << SPDIF_CTRL_CLK_ENABLE_Pos)
#define  SPDIF_CTRL_CLK_ENABLE            SPDIF_CTRL_CLK_ENABLE_Msk
#define  SPDIF_CTRL_TR_MODE_Pos           (12U)
#define  SPDIF_CTRL_TR_MODE_Msk           (0x1UL << SPDIF_CTRL_TR_MODE_Pos)
#define  SPDIF_CTRL_TR_MODE               SPDIF_CTRL_TR_MODE_Msk
#define  SPDIF_CTRL_PARITYCHECK_Pos       (13U)
#define  SPDIF_CTRL_PARITYCHECK_Msk       (0x1UL << SPDIF_CTRL_PARITYCHECK_Pos)
#define  SPDIF_CTRL_PARITYCHECK           SPDIF_CTRL_PARITYCHECK_Msk
#define  SPDIF_CTRL_PARITYGEN_Pos         (14U)
#define  SPDIF_CTRL_PARITYGEN_Msk         (0x1UL << SPDIF_CTRL_PARITYGEN_Pos)
#define  SPDIF_CTRL_PARITYGEN             SPDIF_CTRL_PARITYGEN_Msk
#define  SPDIF_CTRL_VALIDITYCHECK_Pos     (15U)
#define  SPDIF_CTRL_VALIDITYCHECK_Msk     (0x1UL << SPDIF_CTRL_VALIDITYCHECK_Pos)
#define  SPDIF_CTRL_VALIDITYCHECK         SPDIF_CTRL_VALIDITYCHECK_Msk
#define  SPDIF_CTRL_CHANNEL_MODE_Pos      (16U)
#define  SPDIF_CTRL_CHANNEL_MODE_Msk      (0x1UL << SPDIF_CTRL_CHANNEL_MODE_Pos)
#define  SPDIF_CTRL_CHANNEL_MODE          SPDIF_CTRL_CHANNEL_MODE_Msk
#define  SPDIF_CTRL_DUPLICATE_Pos         (17U)
#define  SPDIF_CTRL_DUPLICATE_Msk         (0x1UL << SPDIF_CTRL_DUPLICATE_Pos)
#define  SPDIF_CTRL_DUPLICATE             SPDIF_CTRL_DUPLICATE_Msk
#define  SPDIF_CTRL_SETPREAMBB_Pos        (18U)
#define  SPDIF_CTRL_SETPREAMBB_Msk        (0x1UL << SPDIF_CTRL_SETPREAMBB_Pos)
#define  SPDIF_CTRL_SETPREAMBB            SPDIF_CTRL_SETPREAMBB_Msk
#define  SPDIF_CTRL_PARITY_MASK_Pos       (21U)
#define  SPDIF_CTRL_PARITY_MASK_Msk       (0x1UL << SPDIF_CTRL_PARITY_MASK_Pos)
#define  SPDIF_CTRL_PARITY_MASK           SPDIF_CTRL_PARITY_MASK_Msk
#define  SPDIF_CTRL_UNDERR_MASK_Pos       (22U)
#define  SPDIF_CTRL_UNDERR_MASK_Msk       (0x1UL << SPDIF_CTRL_UNDERR_MASK_Pos)
#define  SPDIF_CTRL_UNDERR_MASK           SPDIF_CTRL_UNDERR_MASK_Msk
#define  SPDIF_CTRL_OVRERR_MASK_Pos       (23U)
#define  SPDIF_CTRL_OVRERR_MASK_Msk       (0x1UL << SPDIF_CTRL_OVRERR_MASK_Pos)
#define  SPDIF_CTRL_OVRERR_MASK           SPDIF_CTRL_OVRERR_MASK_Msk
#define  SPDIF_CTRL_EMPTY_MASK_Pos        (24U)
#define  SPDIF_CTRL_EMPTY_MASK_Msk        (0x1UL << SPDIF_CTRL_EMPTY_MASK_Pos)
#define  SPDIF_CTRL_EMPTY_MASK            SPDIF_CTRL_EMPTY_MASK_Msk
#define  SPDIF_CTRL_AEMPTY_MASK_Pos       (25U)
#define  SPDIF_CTRL_AEMPTY_MASK_Msk       (0x1UL << SPDIF_CTRL_AEMPTY_MASK_Pos)
#define  SPDIF_CTRL_AEMPTY_MASK           SPDIF_CTRL_AEMPTY_MASK_Msk
#define  SPDIF_CTRL_FULL_MASK_Pos         (26U)
#define  SPDIF_CTRL_FULL_MASK_Msk         (0x1UL << SPDIF_CTRL_FULL_MASK_Pos)
#define  SPDIF_CTRL_FULL_MASK             SPDIF_CTRL_FULL_MASK_Msk
#define  SPDIF_CTRL_AFULL_MASK_Pos        (27U)
#define  SPDIF_CTRL_AFULL_MASK_Msk        (0x1UL << SPDIF_CTRL_AFULL_MASK_Pos)
#define  SPDIF_CTRL_AFULL_MASK            SPDIF_CTRL_AFULL_MASK_Msk
#define  SPDIF_CTRL_SYNCERR_MASK_Pos      (28U)
#define  SPDIF_CTRL_SYNCERR_MASK_Msk      (0x1UL << SPDIF_CTRL_SYNCERR_MASK_Pos)
#define  SPDIF_CTRL_SYNCERR_MASK          SPDIF_CTRL_SYNCERR_MASK_Msk
#define  SPDIF_CTRL_LOCK_MASK_Pos         (29U)
#define  SPDIF_CTRL_LOCK_MASK_Msk         (0x1UL << SPDIF_CTRL_LOCK_MASK_Pos)
#define  SPDIF_CTRL_LOCK_MASK             SPDIF_CTRL_LOCK_MASK_Msk
#define  SPDIF_CTRL_BEGIN_MASK_Pos        (30U)
#define  SPDIF_CTRL_BEGIN_MASK_Msk        (0x1UL << SPDIF_CTRL_BEGIN_MASK_Pos)
#define  SPDIF_CTRL_BEGIN_MASK            SPDIF_CTRL_BEGIN_MASK_Msk
#define  SPDIF_CTRL_INTREQ_MASK_Pos       (31U)
#define  SPDIF_CTRL_INTREQ_MASK_Msk       (0x1UL << SPDIF_CTRL_INTREQ_MASK_Pos)
#define  SPDIF_CTRL_INTREQ_MASK           SPDIF_CTRL_INTREQ_MASK_Msk

#define  SPDIF_INT_RSAMPLERATE_Pos              ( 0U)
#define  SPDIF_INT_RSAMPLERATE_Msk              (0xFFUL << SPDIF_INT_RSAMPLERATE_Pos)
#define  SPDIF_INT_RSAMPLERATE                  SPDIF_INT_RSAMPLERATE_Msk
#define  SPDIF_INT_PREAMBLEDEL_Pos              ( 8U)
#define  SPDIF_INT_PREAMBLEDEL_Msk              (0x1FFFUL << SPDIF_INT_PREAMBLEDEL_Pos)
#define  SPDIF_INT_PREAMBLEDEL                  SPDIF_INT_PREAMBLEDEL_Msk
#define  SPDIF_INT_PARITYO_Pos                  (21U)
#define  SPDIF_INT_PARITYO_Msk                  (0x1UL << SPDIF_INT_PARITYO_Pos)
#define  SPDIF_INT_PARITYO                      SPDIF_INT_PARITYO_Msk
#define  SPDIF_INT_TDATA_UNDERR_Pos             (22U)
#define  SPDIF_INT_TDATA_UNDERR_Msk             (0x1UL << SPDIF_INT_TDATA_UNDERR_Pos)
#define  SPDIF_INT_TDATA_UNDERR                 SPDIF_INT_TDATA_UNDERR_Msk
#define  SPDIF_INT_RDATA_OVRERR_Pos             (23U)
#define  SPDIF_INT_RDATA_OVRERR_Msk             (0x1UL << SPDIF_INT_RDATA_OVRERR_Pos)
#define  SPDIF_INT_RDATA_OVRERR                 SPDIF_INT_RDATA_OVRERR_Msk
#define  SPDIF_INT_FIFO_EMPTY_Pos               (24U)
#define  SPDIF_INT_FIFO_EMPTY_Msk               (0x1UL << SPDIF_INT_FIFO_EMPTY_Pos)
#define  SPDIF_INT_FIFO_EMPTY                   SPDIF_INT_FIFO_EMPTY_Msk
#define  SPDIF_INT_FIFO_AEMPTY_Pos              (25U)
#define  SPDIF_INT_FIFO_AEMPTY_Msk              (0x1UL << SPDIF_INT_FIFO_AEMPTY_Pos)
#define  SPDIF_INT_FIFO_AEMPTY                  SPDIF_INT_FIFO_AEMPTY_Msk
#define  SPDIF_INT_FIFO_FULL_Pos                (26U)
#define  SPDIF_INT_FIFO_FULL_Msk                (0x1UL << SPDIF_INT_FIFO_FULL_Pos)
#define  SPDIF_INT_FIFO_FULL                    SPDIF_INT_FIFO_FULL_Msk
#define  SPDIF_INT_FIFO_AFULL_Pos               (27U)
#define  SPDIF_INT_FIFO_AFULL_Msk               (0x1UL << SPDIF_INT_FIFO_AFULL_Pos)
#define  SPDIF_INT_FIFO_AFULL                   SPDIF_INT_FIFO_AFULL_Msk
#define  SPDIF_INT_SYNCERR_Pos                  (28U)
#define  SPDIF_INT_SYNCERR_Msk                  (0x1UL << SPDIF_INT_SYNCERR_Pos)
#define  SPDIF_INT_SYNCERR                      SPDIF_INT_SYNCERR_Msk
#define  SPDIF_INT_LOCK_Pos                     (29U)
#define  SPDIF_INT_LOCK_Msk                     (0x1UL << SPDIF_INT_LOCK_Pos)
#define  SPDIF_INT_LOCK                         SPDIF_INT_LOCK_Msk
#define  SPDIF_INT_BLOCK_BEGIN_Pos              (30U)
#define  SPDIF_INT_BLOCK_BEGIN_Msk              (0x1UL << SPDIF_INT_BLOCK_BEGIN_Pos)
#define  SPDIF_INT_BLOCK_BEGIN                  SPDIF_INT_BLOCK_BEGIN_Msk

#define  SPDIF_FIFO_CTRL_AEMPTY_THRESHOLD_Pos   ( 0U)
#define  SPDIF_FIFO_CTRL_AEMPTY_THRESHOLD_Msk   (0x3FUL << SPDIF_FIFO_CTRL_AEMPTY_THRESHOLD_Pos)
#define  SPDIF_FIFO_CTRL_AEMPTY_THRESHOLD       SPDIF_FIFO_CTRL_AEMPTY_THRESHOLD_Msk
#define  SPDIF_FIFO_CTRL_AFULL_THRESHOLD_Pos    (16U)
#define  SPDIF_FIFO_CTRL_AFULL_THRESHOLD_Msk    (0x3FUL << SPDIF_FIFO_CTRL_AFULL_THRESHOLD_Pos)
#define  SPDIF_FIFO_CTRL_AFULL_THRESHOLD        SPDIF_FIFO_CTRL_AFULL_THRESHOLD_Msk

#define  SPDIF_STAT_FIFO_LEVEL_Pos              ( 0U)
#define  SPDIF_STAT_FIFO_LEVEL_Msk              (0x7FUL << SPDIF_STAT_FIFO_LEVEL_Pos)
#define  SPDIF_STAT_FIFO_LEVEL                  SPDIF_STAT_FIFO_LEVEL_Msk
#define  SPDIF_STAT_PARITY_FLAG_Pos             (21U)
#define  SPDIF_STAT_PARITY_FLAG_Msk             (0x1UL << SPDIF_STAT_PARITY_FLAG_Pos)
#define  SPDIF_STAT_PARITY_FLAG                 SPDIF_STAT_PARITY_FLAG_Msk
#define  SPDIF_STAT_UNDERR_FLAG_Pos             (22U)
#define  SPDIF_STAT_UNDERR_FLAG_Msk             (0x1UL << SPDIF_STAT_UNDERR_FLAG_Pos)
#define  SPDIF_STAT_UNDERR_FLAG                 SPDIF_STAT_UNDERR_FLAG_Msk
#define  SPDIF_STAT_OVRERR_FLAG_Pos             (23U)
#define  SPDIF_STAT_OVRERR_FLAG_Msk             (0x1UL << SPDIF_STAT_OVRERR_FLAG_Pos)
#define  SPDIF_STAT_OVRERR_FLAG                 SPDIF_STAT_OVRERR_FLAG_Msk
#define  SPDIF_STAT_EMPTY_FLAG_Pos              (24U)
#define  SPDIF_STAT_EMPTY_FLAG_Msk              (0x1UL << SPDIF_STAT_EMPTY_FLAG_Pos)
#define  SPDIF_STAT_EMPTY_FLAG                  SPDIF_STAT_EMPTY_FLAG_Msk
#define  SPDIF_STAT_AEMPTY_FLAG_Pos             (25U)
#define  SPDIF_STAT_AEMPTY_FLAG_Msk             (0x1UL << SPDIF_STAT_AEMPTY_FLAG_Pos)
#define  SPDIF_STAT_AEMPTY_FLAG                 SPDIF_STAT_AEMPTY_FLAG_Msk
#define  SPDIF_STAT_FULL_FLAG_Pos               (26U)
#define  SPDIF_STAT_FULL_FLAG_Msk               (0x1UL << SPDIF_STAT_FULL_FLAG_Pos)
#define  SPDIF_STAT_FULL_FLAG                   SPDIF_STAT_FULL_FLAG_Msk
#define  SPDIF_STAT_AFULL_FLAG_Pos              (27U)
#define  SPDIF_STAT_AFULL_FLAG_Msk              (0x1UL << SPDIF_STAT_AFULL_FLAG_Pos)
#define  SPDIF_STAT_AFULL_FLAG                  SPDIF_STAT_AFULL_FLAG_Msk
#define  SPDIF_STAT_SYNCERR_FLAG_Pos            (28U)
#define  SPDIF_STAT_SYNCERR_FLAG_Msk            (0x1UL << SPDIF_STAT_SYNCERR_FLAG_Pos)
#define  SPDIF_STAT_SYNCERR_FLAG                SPDIF_STAT_SYNCERR_FLAG_Msk
#define  SPDIF_STAT_LOCK_FLAG_Pos               (29U)
#define  SPDIF_STAT_LOCK_FLAG_Msk               (0x1UL << SPDIF_STAT_LOCK_FLAG_Pos)
#define  SPDIF_STAT_LOCK_FLAG                   SPDIF_STAT_LOCK_FLAG_Msk
#define  SPDIF_STAT_BEGIN_FLAG_Pos              (30U)
#define  SPDIF_STAT_BEGIN_FLAG_Msk              (0x1UL << SPDIF_STAT_BEGIN_FLAG_Pos)
#define  SPDIF_STAT_BEGIN_FLAG                  SPDIF_STAT_BEGIN_FLAG_Msk
#define  SPDIF_STAT_RIGHT_LEFT_Pos              (31U)
#define  SPDIF_STAT_RIGHT_LEFT_Msk              (0x1UL << SPDIF_STAT_RIGHT_LEFT_Pos)
#define  SPDIF_STAT_RIGHT_LEFT                  SPDIF_STAT_RIGHT_LEFT_Msk


// SSI/I2S/AC97 registers bits define
#define  SSI_STX0_STX0_Pos              (0U)
#define  SSI_STX0_STX0_Msk              (0xFFFFFFFF << SSI_STX0_STX0_Pos)
#define  SSI_STX0_STX0                  SSI_STX0_STX0_Msk

#define  SSI_STX1_STX1_Pos              (0U)
#define  SSI_STX1_STX1_Msk              (0xFFFFFFFF << SSI_STX1_STX1_Pos)
#define  SSI_STX1_STX1                  SSI_STX1_STX1_Msk

#define  SSI_SRX0_SRX0_Pos              (0U)
#define  SSI_SRX0_SRX0_Msk              (0xFFFFFFFF << SSI_SRX0_SRX0_Pos)
#define  SSI_SRX0_SRX0                  SSI_SRX0_SRX0_Msk

#define  SSI_SRX1_SRX1_Pos              (0U)
#define  SSI_SRX1_SRX1_Msk              (0xFFFFFFFF << SSI_SRX1_SRX1_Pos)
#define  SSI_SRX1_SRX1                  SSI_SRX1_SRX1_Msk

#define  SSI_SCR_RFR_CLK_DIS_Pos        (11U)
#define  SSI_SCR_RFR_CLK_DIS_Msk        (0x1 << SSI_SCR_RFR_CLK_DIS_Pos)
#define  SSI_SCR_RFR_CLK_DIS            SSI_SCR_RFR_CLK_DIS_Msk
#define  SSI_SCR_TFR_CLK_DIS_Pos        (10U)
#define  SSI_SCR_TFR_CLK_DIS_Msk        (0x1 << SSI_SCR_TFR_CLK_DIS_Pos)
#define  SSI_SCR_TFR_CLK_DIS            SSI_SCR_TFR_CLK_DIS_Msk
#define  SSI_SCR_CLK_IST_Pos            ( 9U)
#define  SSI_SCR_CLK_IST_Msk            (0x1 << SSI_SCR_CLK_IST_Pos)
#define  SSI_SCR_CLK_IST                SSI_SCR_CLK_IST_Msk
#define  SSI_SCR_TCH_EN_Pos             ( 8U)
#define  SSI_SCR_TCH_EN_Msk             (0x1 << SSI_SCR_TCH_EN_Pos)
#define  SSI_SCR_TCH_EN                 SSI_SCR_TCH_EN_Msk
#define  SSI_SCR_SYS_CLK_EN_Pos         ( 7U)
#define  SSI_SCR_SYS_CLK_EN_Msk         (0x1 << SSI_SCR_SYS_CLK_EN_Pos)
#define  SSI_SCR_SYS_CLK_EN             SSI_SCR_SYS_CLK_EN_Msk
#define  SSI_SCR_I2SMODE_Pos            ( 5U)
#define  SSI_SCR_I2SMODE_Msk            (0x3 << SSI_SCR_I2SMODE_Pos)
#define  SSI_SCR_I2SMODE                SSI_SCR_I2SMODE_Msk
#define  SSI_SCR_SYN_Pos                ( 4U)
#define  SSI_SCR_SYN_Msk                (0x1 << SSI_SCR_SYN_Pos)
#define  SSI_SCR_SYN                    SSI_SCR_SYN_Msk
#define  SSI_SCR_NET_Pos                ( 3U)
#define  SSI_SCR_NET_Msk                (0x1 << SSI_SCR_NET_Pos)
#define  SSI_SCR_NET                    SSI_SCR_NET_Msk
#define  SSI_SCR_RE_Pos                 ( 2U)
#define  SSI_SCR_RE_Msk                 (0x1 << SSI_SCR_RE_Pos)
#define  SSI_SCR_RE                     SSI_SCR_RE_Msk
#define  SSI_SCR_TE_Pos                 ( 1U)
#define  SSI_SCR_TE_Msk                 (0x1 << SSI_SCR_TE_Pos)
#define  SSI_SCR_TE                     SSI_SCR_TE_Msk
#define  SSI_SCR_SSIEN_Pos              ( 0U)
#define  SSI_SCR_SSIEN_Msk              (0x1 << SSI_SCR_SSIEN_Pos)
#define  SSI_SCR_SSIEN                  SSI_SCR_SSIEN_Msk

#define  SSI_SISR_RFRC_Pos              (24U)
#define  SSI_SISR_RFRC_Msk              (0x1 << SSI_SISR_RFRC_Pos)
#define  SSI_SISR_RFRC                  SSI_SISR_RFRC_Msk
#define  SSI_SISR_TFRC_Pos              (23U)
#define  SSI_SISR_TFRC_Msk              (0x1 << SSI_SISR_TFRC_Pos)
#define  SSI_SISR_TFRC                  SSI_SISR_TFRC_Msk
#define  SSI_SISR_CMDAU_Pos             (18U)
#define  SSI_SISR_CMDAU_Msk             (0x1 << SSI_SISR_CMDAU_Pos)
#define  SSI_SISR_CMDAU                 SSI_SISR_CMDAU_Msk
#define  SSI_SISR_CMDDU_Pos             (17U)
#define  SSI_SISR_CMDDU_Msk             (0x1 << SSI_SISR_CMDDU_Pos)
#define  SSI_SISR_CMDDU                 SSI_SISR_CMDDU_Msk
#define  SSI_SISR_RXT_Pos               (16U)
#define  SSI_SISR_RXT_Msk               (0x1 << SSI_SISR_RXT_Pos)
#define  SSI_SISR_RXT                   SSI_SISR_RXT_Msk
#define  SSI_SISR_RDR1_Pos              (15U)
#define  SSI_SISR_RDR1_Msk              (0x1 << SSI_SISR_RDR1_Pos)
#define  SSI_SISR_RDR1                  SSI_SISR_RDR1_Msk
#define  SSI_SISR_RDR0_Pos              (14U)
#define  SSI_SISR_RDR0_Msk              (0x1 << SSI_SISR_RDR0_Pos)
#define  SSI_SISR_RDR0                  SSI_SISR_RDR0_Msk
#define  SSI_SISR_TDE1_Pos              (13U)
#define  SSI_SISR_TDE1_Msk              (0x1 << SSI_SISR_TDE1_Pos)
#define  SSI_SISR_TDE1                  SSI_SISR_TDE1_Msk
#define  SSI_SISR_TDE0_Pos              (12U)
#define  SSI_SISR_TDE0_Msk              (0x1 << SSI_SISR_TDE0_Pos)
#define  SSI_SISR_TDE0                  SSI_SISR_TDE0_Msk
#define  SSI_SISR_ROE1_Pos              (11U)
#define  SSI_SISR_ROE1_Msk              (0x1 << SSI_SISR_ROE1_Pos)
#define  SSI_SISR_ROE1                  SSI_SISR_ROE1_Msk
#define  SSI_SISR_ROE0_Pos              (10U)
#define  SSI_SISR_ROE0_Msk              (0x1 << SSI_SISR_ROE0_Pos)
#define  SSI_SISR_ROE0                  SSI_SISR_ROE0_Msk
#define  SSI_SISR_TUE1_Pos              ( 9U)
#define  SSI_SISR_TUE1_Msk              (0x1 << SSI_SISR_TUE1_Pos)
#define  SSI_SISR_TUE1                  SSI_SISR_TUE1_Msk
#define  SSI_SISR_TUE0_Pos              ( 8U)
#define  SSI_SISR_TUE0_Msk              (0x1 << SSI_SISR_TUE0_Pos)
#define  SSI_SISR_TUE0                  SSI_SISR_TUE0_Msk
#define  SSI_SISR_TFS_Pos               ( 7U)
#define  SSI_SISR_TFS_Msk               (0x1 << SSI_SISR_TFS_Pos)
#define  SSI_SISR_TFS                   SSI_SISR_TFS_Msk
#define  SSI_SISR_RFS_Pos               ( 6U)
#define  SSI_SISR_RFS_Msk               (0x1 << SSI_SISR_RFS_Pos)
#define  SSI_SISR_RFS                   SSI_SISR_RFS_Msk
#define  SSI_SISR_TLS_Pos               ( 5U)
#define  SSI_SISR_TLS_Msk               (0x1 << SSI_SISR_TLS_Pos)
#define  SSI_SISR_TLS                   SSI_SISR_TLS_Msk
#define  SSI_SISR_RLS_Pos               ( 4U)
#define  SSI_SISR_RLS_Msk               (0x1 << SSI_SISR_RLS_Pos)
#define  SSI_SISR_RLS                   SSI_SISR_RLS_Msk
#define  SSI_SISR_RFF1_Pos              ( 3U)
#define  SSI_SISR_RFF1_Msk              (0x1 << SSI_SISR_RFF1_Pos)
#define  SSI_SISR_RFF1                  SSI_SISR_RFF1_Msk
#define  SSI_SISR_RFF0_Pos              ( 2U)
#define  SSI_SISR_RFF0_Msk              (0x1 << SSI_SISR_RFF0_Pos)
#define  SSI_SISR_RFF0                  SSI_SISR_RFF0_Msk
#define  SSI_SISR_TFE1_Pos              ( 1U)
#define  SSI_SISR_TFE1_Msk              (0x1 << SSI_SISR_TFE1_Pos)
#define  SSI_SISR_TFE1                  SSI_SISR_TFE1_Msk
#define  SSI_SISR_TFE0_Pos              ( 0U)
#define  SSI_SISR_TFE0_Msk              (0x1 << SSI_SISR_TFE0_Pos)
#define  SSI_SISR_TFE0                  SSI_SISR_TFE0_Msk

#define  SSI_SIER_RFRC_EN_Pos           (24U)
#define  SSI_SIER_RFRC_EN_Msk           (0x1 << SSI_SIER_RFRC_EN_Pos)
#define  SSI_SIER_RFRC_EN               SSI_SIER_RFRC_EN_Msk
#define  SSI_SIER_TFRC_EN_Pos           (23U)
#define  SSI_SIER_TFRC_EN_Msk           (0x1 << SSI_SIER_TFRC_EN_Pos)
#define  SSI_SIER_TFRC_EN               SSI_SIER_TFRC_EN_Msk
#define  SSI_SIER_RDMAN_Pos             (22U)
#define  SSI_SIER_RDMAN_Msk             (0x1 << SSI_SIER_RDMAN_Pos)
#define  SSI_SIER_RDMAN                 SSI_SIER_RDMAN_Msk
#define  SSI_SIER_RIE_Pos               (21U)
#define  SSI_SIER_RIE_Msk               (0x1 << SSI_SIER_RIE_Pos)
#define  SSI_SIER_RIE                   SSI_SIER_RIE_Msk
#define  SSI_SIER_TDMAE_Pos             (20U)
#define  SSI_SIER_TDMAE_Msk             (0x1 << SSI_SIER_TDMAE_Pos)
#define  SSI_SIER_TDMAE                 SSI_SIER_TDMAE_Msk
#define  SSI_SIER_TIE_Pos               (19U)
#define  SSI_SIER_TIE_Msk               (0x1 << SSI_SIER_TIE_Pos)
#define  SSI_SIER_TIE                   SSI_SIER_TIE_Msk
#define  SSI_SIER_CMDAU_EN_Pos          (18U)
#define  SSI_SIER_CMDAU_EN_Msk          (0x1 << SSI_SIER_CMDAU_EN_Pos)
#define  SSI_SIER_CMDAU_EN              SSI_SIER_CMDAU_EN_Msk
#define  SSI_SIER_CMDDU_EN_Pos          (17U)
#define  SSI_SIER_CMDDU_EN_Msk          (0x1 << SSI_SIER_CMDDU_EN_Pos)
#define  SSI_SIER_CMDDU_EN              SSI_SIER_CMDDU_EN_Msk
#define  SSI_SIER_RXT_EN_Pos            (16U)
#define  SSI_SIER_RXT_EN_Msk            (0x1 << SSI_SIER_RXT_EN_Pos)
#define  SSI_SIER_RXT_EN                SSI_SIER_RXT_EN_Msk
#define  SSI_SIER_RDR1_EN_Pos           (15U)
#define  SSI_SIER_RDR1_EN_Msk           (0x1 << SSI_SIER_RDR1_EN_Pos)
#define  SSI_SIER_RDR1_EN               SSI_SIER_RDR1_EN_Msk
#define  SSI_SIER_RDR0_EN_Pos           (14U)
#define  SSI_SIER_RDR0_EN_Msk           (0x1 << SSI_SIER_RDR0_EN_Pos)
#define  SSI_SIER_RDR0_EN               SSI_SIER_RDR0_EN_Msk
#define  SSI_SIER_TDE1_EN_Pos           (13U)
#define  SSI_SIER_TDE1_EN_Msk           (0x1 << SSI_SIER_TDE1_EN_Pos)
#define  SSI_SIER_TDE1_EN               SSI_SIER_TDE1_EN_Msk
#define  SSI_SIER_TDE0_EN_Pos           (12U)
#define  SSI_SIER_TDE0_EN_Msk           (0x1 << SSI_SIER_TDE0_EN_Pos)
#define  SSI_SIER_TDE0_EN               SSI_SIER_TDE0_EN_Msk
#define  SSI_SIER_ROE1_EN_Pos           (11U)
#define  SSI_SIER_ROE1_EN_Msk           (0x1 << SSI_SIER_ROE1_EN_Pos)
#define  SSI_SIER_ROE1_EN               SSI_SIER_ROE1_EN_Msk
#define  SSI_SIER_ROE0_EN_Pos           (10U)
#define  SSI_SIER_ROE0_EN_Msk           (0x1 << SSI_SIER_ROE0_EN_Pos)
#define  SSI_SIER_ROE0_EN               SSI_SIER_ROE0_EN_Msk
#define  SSI_SIER_TUE1_EN_Pos           ( 9U)
#define  SSI_SIER_TUE1_EN_Msk           (0x1 << SSI_SIER_TUE1_EN_Pos)
#define  SSI_SIER_TUE1_EN               SSI_SIER_TUE1_EN_Msk
#define  SSI_SIER_TUE0_EN_Pos           ( 8U)
#define  SSI_SIER_TUE0_EN_Msk           (0x1 << SSI_SIER_TUE0_EN_Pos)
#define  SSI_SIER_TUE0_EN               SSI_SIER_TUE0_EN_Msk
#define  SSI_SIER_TFS_EN_Pos            ( 7U)
#define  SSI_SIER_TFS_EN_Msk            (0x1 << SSI_SIER_TFS_EN_Pos)
#define  SSI_SIER_TFS_EN                SSI_SIER_TFS_EN_Msk
#define  SSI_SIER_RFS_EN_Pos            ( 6U)
#define  SSI_SIER_RFS_EN_Msk            (0x1 << SSI_SIER_RFS_EN_Pos)
#define  SSI_SIER_RFS_EN                SSI_SIER_RFS_EN_Msk
#define  SSI_SIER_TLS_EN_Pos            ( 5U)
#define  SSI_SIER_TLS_EN_Msk            (0x1 << SSI_SIER_TLS_EN_Pos)
#define  SSI_SIER_TLS_EN                SSI_SIER_TLS_EN_Msk
#define  SSI_SIER_RLS_EN_Pos            ( 4U)
#define  SSI_SIER_RLS_EN_Msk            (0x1 << SSI_SIER_RLS_EN_Pos)
#define  SSI_SIER_RLS_EN                SSI_SIER_RLS_EN_Msk
#define  SSI_SIER_RFF1_EN_Pos           ( 3U)
#define  SSI_SIER_RFF1_EN_Msk           (0x1 << SSI_SIER_RFF1_EN_Pos)
#define  SSI_SIER_RFF1_EN               SSI_SIER_RFF1_EN_Msk
#define  SSI_SIER_RFF0_EN_Pos           ( 2U)
#define  SSI_SIER_RFF0_EN_Msk           (0x1 << SSI_SIER_RFF0_EN_Pos)
#define  SSI_SIER_RFF0_EN               SSI_SIER_RFF0_EN_Msk
#define  SSI_SIER_TFE1_EN_Pos           ( 1U)
#define  SSI_SIER_TFE1_EN_Msk           (0x1 << SSI_SIER_TFE1_EN_Pos)
#define  SSI_SIER_TFE1_EN               SSI_SIER_TFE1_EN_Msk
#define  SSI_SIER_TFE0_EN_Pos           ( 0U)
#define  SSI_SIER_TFE0_EN_Msk           (0x1 << SSI_SIER_TFE0_EN_Pos)
#define  SSI_SIER_TFE0_EN               SSI_SIER_TFE0_EN_Msk

#define  SSI_STCR_TXBIT0_Pos            ( 9U)
#define  SSI_STCR_TXBIT0_Msk            (0x1 << SSI_STCR_TXBIT0_Pos)
#define  SSI_STCR_TXBIT0                SSI_STCR_TXBIT0_Msk
#define  SSI_STCR_TFEN1_Pos             ( 8U)
#define  SSI_STCR_TFEN1_Msk             (0x1 << SSI_STCR_TFEN1_Pos)
#define  SSI_STCR_TFEN1                 SSI_STCR_TFEN1_Msk
#define  SSI_STCR_TFEN0_Pos             ( 7U)
#define  SSI_STCR_TFEN0_Msk             (0x1 << SSI_STCR_TFEN0_Pos)
#define  SSI_STCR_TFEN0                 SSI_STCR_TFEN0_Msk
#define  SSI_STCR_TFDIR_Pos             ( 6U)
#define  SSI_STCR_TFDIR_Msk             (0x1 << SSI_STCR_TFDIR_Pos)
#define  SSI_STCR_TFDIR                 SSI_STCR_TFDIR_Msk
#define  SSI_STCR_TXDIR_Pos             ( 5U)
#define  SSI_STCR_TXDIR_Msk             (0x1 << SSI_STCR_TXDIR_Pos)
#define  SSI_STCR_TXDIR                 SSI_STCR_TXDIR_Msk
#define  SSI_STCR_TSHFD_Pos             ( 4U)
#define  SSI_STCR_TSHFD_Msk             (0x1 << SSI_STCR_TSHFD_Pos)
#define  SSI_STCR_TSHFD                 SSI_STCR_TSHFD_Msk
#define  SSI_STCR_TSCKP_Pos             ( 3U)
#define  SSI_STCR_TSCKP_Msk             (0x1 << SSI_STCR_TSCKP_Pos)
#define  SSI_STCR_TSCKP                 SSI_STCR_TSCKP_Msk
#define  SSI_STCR_TFSI_Pos              ( 2U)
#define  SSI_STCR_TFSI_Msk              (0x1 << SSI_STCR_TFSI_Pos)
#define  SSI_STCR_TFSI                  SSI_STCR_TFSI_Msk
#define  SSI_STCR_TFSL_Pos              ( 1U)
#define  SSI_STCR_TFSL_Msk              (0x1 << SSI_STCR_TFSL_Pos)
#define  SSI_STCR_TFSL                  SSI_STCR_TFSL_Msk
#define  SSI_STCR_TEFS_Pos              ( 0U)
#define  SSI_STCR_TEFS_Msk              (0x1 << SSI_STCR_TEFS_Pos)
#define  SSI_STCR_TEFS                  SSI_STCR_TEFS_Msk

#define  SSI_SRCR_RXEXT_Pos             (10U)
#define  SSI_SRCR_RXEXT_Msk             (0x1 << SSI_SRCR_RXEXT_Pos)
#define  SSI_SRCR_RXEXT                 SSI_SRCR_RXEXT_Msk
#define  SSI_SRCR_RXBIT0_Pos            ( 9U)
#define  SSI_SRCR_RXBIT0_Msk            (0x1 << SSI_SRCR_RXBIT0_Pos)
#define  SSI_SRCR_RXBIT0                SSI_SRCR_RXBIT0_Msk
#define  SSI_SRCR_RFEN1_Pos             ( 8U)
#define  SSI_SRCR_RFEN1_Msk             (0x1 << SSI_SRCR_RFEN1_Pos)
#define  SSI_SRCR_RFEN1                 SSI_SRCR_RFEN1_Msk
#define  SSI_SRCR_RFEN0_Pos             ( 7U)
#define  SSI_SRCR_RFEN0_Msk             (0x1 << SSI_SRCR_RFEN0_Pos)
#define  SSI_SRCR_RFEN0                 SSI_SRCR_RFEN0_Msk
#define  SSI_SRCR_RFDIR_Pos             ( 6U)
#define  SSI_SRCR_RFDIR_Msk             (0x1 << SSI_SRCR_RFDIR_Pos)
#define  SSI_SRCR_RFDIR                 SSI_SRCR_RFDIR_Msk
#define  SSI_SRCR_RXDIR_Pos             ( 5U)
#define  SSI_SRCR_RXDIR_Msk             (0x1 << SSI_SRCR_RXDIR_Pos)
#define  SSI_SRCR_RXDIR                 SSI_SRCR_RXDIR_Msk
#define  SSI_SRCR_RSHFD_Pos             ( 4U)
#define  SSI_SRCR_RSHFD_Msk             (0x1 << SSI_SRCR_RSHFD_Pos)
#define  SSI_SRCR_RSHFD                 SSI_SRCR_RSHFD_Msk
#define  SSI_SRCR_RSCKP_Pos             ( 3U)
#define  SSI_SRCR_RSCKP_Msk             (0x1 << SSI_SRCR_RSCKP_Pos)
#define  SSI_SRCR_RSCKP                 SSI_SRCR_RSCKP_Msk
#define  SSI_SRCR_RFSI_Pos              ( 2U)
#define  SSI_SRCR_RFSI_Msk              (0x1 << SSI_SRCR_RFSI_Pos)
#define  SSI_SRCR_RFSI                  SSI_SRCR_RFSI_Msk
#define  SSI_SRCR_RFSL_Pos              ( 1U)
#define  SSI_SRCR_RFSL_Msk              (0x1 << SSI_SRCR_RFSL_Pos)
#define  SSI_SRCR_RFSL                  SSI_SRCR_RFSL_Msk
#define  SSI_SRCR_REFS_Pos              ( 0U)
#define  SSI_SRCR_REFS_Msk              (0x1 << SSI_SRCR_REFS_Pos)
#define  SSI_SRCR_REFS                  SSI_SRCR_REFS_Msk

#define  SSI_STCCR_DIV2_Pos             (18U)
#define  SSI_STCCR_DIV2_Msk             (0x1 << SSI_STCCR_DIV2_Pos)
#define  SSI_STCCR_DIV2                 SSI_STCCR_DIV2_Msk
#define  SSI_STCCR_PSR_Pos              (17U)
#define  SSI_STCCR_PSR_Msk              (0x1 << SSI_STCCR_PSR_Pos)
#define  SSI_STCCR_PSR                  SSI_STCCR_PSR_Msk
#define  SSI_STCCR_WL_Pos               (13U)
#define  SSI_STCCR_WL_Msk               (0xF << SSI_STCCR_WL_Pos)
#define  SSI_STCCR_WL                   SSI_STCCR_WL_Msk
#define  SSI_STCCR_DC_Pos               ( 8U)
#define  SSI_STCCR_DC_Msk               (0x1F << SSI_STCCR_DC_Pos)
#define  SSI_STCCR_DC                   SSI_STCCR_DC_Msk
#define  SSI_STCCR_PM_Pos               ( 0U)
#define  SSI_STCCR_PM_Msk               (0xFF << SSI_STCCR_PM_Pos)
#define  SSI_STCCR_PM                   SSI_STCCR_PM_Msk

#define  SSI_SRCCR_DIV2_Pos             (18U)
#define  SSI_SRCCR_DIV2_Msk             (0x1 << SSI_SRCCR_DIV2_Pos)
#define  SSI_SRCCR_DIV2                 SSI_SRCCR_DIV2_Msk
#define  SSI_SRCCR_PSR_Pos              (17U)
#define  SSI_SRCCR_PSR_Msk              (0x1 << SSI_SRCCR_PSR_Pos)
#define  SSI_SRCCR_PSR                  SSI_SRCCR_PSR_Msk
#define  SSI_SRCCR_WL_Pos               (13U)
#define  SSI_SRCCR_WL_Msk               (0xF << SSI_SRCCR_WL_Pos)
#define  SSI_SRCCR_WL                   SSI_SRCCR_WL_Msk
#define  SSI_SRCCR_DC_Pos               ( 8U)
#define  SSI_SRCCR_DC_Msk               (0x1F << SSI_SRCCR_DC_Pos)
#define  SSI_SRCCR_DC                   SSI_SRCCR_DC_Msk
#define  SSI_SRCCR_PM_Pos               ( 0U)
#define  SSI_SRCCR_PM_Msk               (0xFF << SSI_SRCCR_PM_Pos)
#define  SSI_SRCCR_PM                   SSI_SRCCR_PM_Msk

#define  SSI_SFCSR_RFCNT1_Pos           (28U)
#define  SSI_SFCSR_RFCNT1_Msk           (0xF << SSI_SFCSR_RFCNT1_Pos)
#define  SSI_SFCSR_RFCNT1               SSI_SFCSR_RFCNT1_Msk
#define  SSI_SFCSR_TFCNT1_Pos           (24U)
#define  SSI_SFCSR_TFCNT1_Msk           (0xF << SSI_SFCSR_TFCNT1_Pos)
#define  SSI_SFCSR_TFCNT1               SSI_SFCSR_TFCNT1_Msk
#define  SSI_SFCSR_RFWM1_Pos            (20U)
#define  SSI_SFCSR_RFWM1_Msk            (0xF << SSI_SFCSR_RFWM1_Pos)
#define  SSI_SFCSR_RFWM1                SSI_SFCSR_RFWM1_Msk
#define  SSI_SFCSR_TFWM1_Pos            (16U)
#define  SSI_SFCSR_TFWM1_Msk            (0xF << SSI_SFCSR_TFWM1_Pos)
#define  SSI_SFCSR_TFWM1                SSI_SFCSR_TFWM1_Msk
#define  SSI_SFCSR_RFCNT0_Pos           (12U)
#define  SSI_SFCSR_RFCNT0_Msk           (0xF << SSI_SFCSR_RFCNT0_Pos)
#define  SSI_SFCSR_RFCNT0               SSI_SFCSR_RFCNT0_Msk
#define  SSI_SFCSR_TFCNT0_Pos           ( 8U)
#define  SSI_SFCSR_TFCNT0_Msk           (0xF << SSI_SFCSR_TFCNT0_Pos)
#define  SSI_SFCSR_TFCNT0               SSI_SFCSR_TFCNT0_Msk
#define  SSI_SFCSR_RFWM0_Pos            ( 4U)
#define  SSI_SFCSR_RFWM0_Msk            (0xF << SSI_SFCSR_RFWM0_Pos)
#define  SSI_SFCSR_RFWM0                SSI_SFCSR_RFWM0_Msk
#define  SSI_SFCSR_TFWM0_Pos            ( 0U)
#define  SSI_SFCSR_TFWM0_Msk            (0xF << SSI_SFCSR_TFWM0_Pos)
#define  SSI_SFCSR_TFWM0                SSI_SFCSR_TFWM0_Msk

#define  SSI_STR_TEST_Pos               (15U)
#define  SSI_STR_TEST_Msk               (0x1 << SSI_STR_TEST_Pos)
#define  SSI_STR_TEST                   SSI_STR_TEST_Msk
#define  SSI_STR_RCK2TCK_Pos            (14U)
#define  SSI_STR_RCK2TCK_Msk            (0x1 << SSI_STR_RCK2TCK_Pos)
#define  SSI_STR_RCK2TCK                SSI_STR_RCK2TCK_Msk
#define  SSI_STR_RFS2TFS_Pos            (13U)
#define  SSI_STR_RFS2TFS_Msk            (0x1 << SSI_STR_RFS2TFS_Pos)
#define  SSI_STR_RFS2TFS                SSI_STR_RFS2TFS_Msk
#define  SSI_STR_RXSTATE_Pos            ( 8U)
#define  SSI_STR_RXSTATE_Msk            (0x1F << SSI_STR_RXSTATE_Pos)
#define  SSI_STR_RXSTATE                SSI_STR_RXSTATE_Msk
#define  SSI_STR_TXD2RXD_Pos            ( 7U)
#define  SSI_STR_TXD2RXD_Msk            (0x1 << SSI_STR_TXD2RXD_Pos)
#define  SSI_STR_TXD2RXD                SSI_STR_TXD2RXD_Msk
#define  SSI_STR_TCK2RCK_Pos            ( 6U)
#define  SSI_STR_TCK2RCK_Msk            (0x1 << SSI_STR_TCK2RCK_Pos)
#define  SSI_STR_TCK2RCK                SSI_STR_TCK2RCK_Msk
#define  SSI_STR_TFS2RFS_Pos            ( 5U)
#define  SSI_STR_TFS2RFS_Msk            (0x1 << SSI_STR_TFS2RFS_Pos)
#define  SSI_STR_TFS2RFS                SSI_STR_TFS2RFS_Msk
#define  SSI_STR_TXSTATE_Pos            ( 0U)
#define  SSI_STR_TXSTATE_Msk            (0x1F << SSI_STR_TXSTATE_Pos)
#define  SSI_STR_TXSTATE                SSI_STR_TXSTATE_Msk

#define  SSI_SOR_CLKOFF_Pos             ( 6U)
#define  SSI_SOR_CLKOFF_Msk             (0x1 << SSI_SOR_CLKOFF_Pos)
#define  SSI_SOR_CLKOFF                 SSI_SOR_CLKOFF_Msk
#define  SSI_SOR_RX_CLR_Pos             ( 5U)
#define  SSI_SOR_RX_CLR_Msk             (0x1 << SSI_SOR_RX_CLR_Pos)
#define  SSI_SOR_RX_CLR                 SSI_SOR_RX_CLR_Msk
#define  SSI_SOR_TX_CLR_Pos             ( 4U)
#define  SSI_SOR_TX_CLR_Msk             (0x1 << SSI_SOR_TX_CLR_Pos)
#define  SSI_SOR_TX_CLR                 SSI_SOR_TX_CLR_Msk
#define  SSI_SOR_INIT_Pos               ( 3U)
#define  SSI_SOR_INIT_Msk               (0x1 << SSI_SOR_INIT_Pos)
#define  SSI_SOR_INIT                   SSI_SOR_INIT_Msk
#define  SSI_SOR_WAIT_Pos               ( 1U)
#define  SSI_SOR_WAIT_Msk               (0x3 << SSI_SOR_WAIT_Pos)
#define  SSI_SOR_WAIT                   SSI_SOR_WAIT_Msk
#define  SSI_SOR_SYNRST_Pos             ( 0U)
#define  SSI_SOR_SYNRST_Msk             (0x1 << SSI_SOR_SYNRST_Pos)
#define  SSI_SOR_SYNRST                 SSI_SOR_SYNRST_Msk

#define  SSI_SACNT_FRDIV_Pos            ( 5U)
#define  SSI_SACNT_FRDIV_Msk            (0x3F << SSI_SACNT_FRDIV_Pos)
#define  SSI_SACNT_FRDIV                SSI_SACNT_FRDIV_Msk
#define  SSI_SACNT_WR_Pos               ( 4U)
#define  SSI_SACNT_WR_Msk               (0x1 << SSI_SACNT_WR_Pos)
#define  SSI_SACNT_WR                   SSI_SACNT_WR_Msk
#define  SSI_SACNT_RD_Pos               ( 3U)
#define  SSI_SACNT_RD_Msk               (0x1 << SSI_SACNT_RD_Pos)
#define  SSI_SACNT_RD                   SSI_SACNT_RD_Msk
#define  SSI_SACNT_TIF_Pos              ( 2U)
#define  SSI_SACNT_TIF_Msk              (0x1 << SSI_SACNT_TIF_Pos)
#define  SSI_SACNT_TIF                  SSI_SACNT_TIF_Msk
#define  SSI_SACNT_FV_Pos               ( 1U)
#define  SSI_SACNT_FV_Msk               (0x1 << SSI_SACNT_FV_Pos)
#define  SSI_SACNT_FV                   SSI_SACNT_FV_Msk
#define  SSI_SACNT_AC97EN_Pos           ( 0U)
#define  SSI_SACNT_AC97EN_Msk           (0x1 << SSI_SACNT_AC97EN_Pos)
#define  SSI_SACNT_AC97EN               SSI_SACNT_AC97EN_Msk

#define  SSI_SACADD_SACADD_Pos          ( 0U)
#define  SSI_SACADD_SACADD_Msk          (0x7FFFF << SSI_SACADD_SACADD_Pos)
#define  SSI_SACADD_SACADD              SSI_SACADD_SACADD_Msk

#define  SSI_SACDAT_SACDAT_Pos          ( 0U)
#define  SSI_SACDAT_SACDAT_Msk          (0xFFFFF << SSI_SACDAT_SACDAT_Pos)
#define  SSI_SACDAT_SACDAT              SSI_SACDAT_SACDAT_Msk

#define  SSI_SATAG_SATAG_Pos            ( 0U)
#define  SSI_SATAG_SATAG_Msk            (0xFFFF << SSI_SATAG_SATAG_Pos)
#define  SSI_SATAG_SATAG                SSI_SATAG_SATAG_Msk

#define  SSI_STMSK_STMSK_Pos            ( 0U)
#define  SSI_STMSK_STMSK_Msk            (0xFFFFFFFF << SSI_STMSK_STMSK_Pos)
#define  SSI_STMSK_STMSK                SSI_STMSK_STMSK_Msk

#define  SSI_SRMSK_SRMSK_Pos            ( 0U)
#define  SSI_SRMSK_SRMSK_Msk            (0xFFFFFFFF << SSI_SRMSK_SRMSK_Pos)
#define  SSI_SRMSK_SRMSK                SSI_SRMSK_SRMSK_Msk

#define  SSI_SACCST_SACCST_Pos          ( 0U)
#define  SSI_SACCST_SACCST_Msk          (0x3FF << SSI_SACCST_SACCST_Pos)
#define  SSI_SACCST_SACCST              SSI_SACCST_SACCST_Msk

#define  SSI_SACCEN_SACCEN_Pos          ( 0U)
#define  SSI_SACCEN_SACCEN_Msk          (0x3FF << SSI_SACCEN_SACCEN_Pos)
#define  SSI_SACCEN_SACCEN              SSI_SACCEN_SACCEN_Msk

#define  SSI_SACCDIS_SACCDIS_Pos        ( 0U)
#define  SSI_SACCDIS_SACCDIS_Msk        (0x3FF << SSI_SACCDIS_SACCDIS_Pos)
#define  SSI_SACCDIS_SACCDIS            SSI_SACCDIS_SACCDIS_Msk


//------------------- added by yqiu ------------------
/******************************************************************************/
/*                                                                            */
/*                                DMA                                         */
/*                                                                            */
/******************************************************************************/
/********************  Bit definition for DMA_CHANNEL register  ***************/
/********************  Bit definition for DMA_SAR register  ***************/
#define DMA_SAR_Pos               (0U)
#define DMA_SAR_Msk               (0xFFFFFFFFUL << DMA_SAR_Pos)        /*!< 0xffffffff */
#define DMA_SAR                   DMA_SAR_Msk

/********************  Bit definition for DMA_DAR register  ***************/
#define DMA_DAR_Pos               (0U)
#define DMA_DAR_Msk               (0xFFFFFFFFUL << DMA_DAR_Pos)        /*!< 0xffffffff */
#define DMA_DAR                   DMA_DAR_Msk

/********************  Bit definition for CTL register  ***************/
#define DMA_CTL_BLOCK_TS_Pos           (0U)
#define DMA_CTL_BLOCK_TS_Msk           (0x1FFFE00000000000UL << DMA_CTL_BLOCK_TS_Pos)  /*!< 0x1fffe00000000000 */
#define DMA_CTL_BLOCK_TS               DMA_CTL_BLOCK_TS_Msk
#define DMA_CTL_BLOCK_TS_0             (0x200000000000UL     << DMA_CTL_BLOCK_TS_Pos)  /*!< 0x0000200000000000 */
#define DMA_CTL_BLOCK_TS_1             (0x400000000000UL     << DMA_CTL_BLOCK_TS_Pos)  /*!< 0x0000400000000000 */
#define DMA_CTL_BLOCK_TS_2             (0x800000000000UL     << DMA_CTL_BLOCK_TS_Pos)  /*!< 0x0000800000000000 */
#define DMA_CTL_BLOCK_TS_3             (0x1000000000000UL    << DMA_CTL_BLOCK_TS_Pos)  /*!< 0x0001000000000000 */
#define DMA_CTL_BLOCK_TS_4             (0x2000000000000UL    << DMA_CTL_BLOCK_TS_Pos)  /*!< 0x0002000000000000 */
#define DMA_CTL_BLOCK_TS_5             (0x4000000000000UL    << DMA_CTL_BLOCK_TS_Pos)  /*!< 0x0004000000000000 */
#define DMA_CTL_BLOCK_TS_6             (0x8000000000000UL    << DMA_CTL_BLOCK_TS_Pos)  /*!< 0x0008000000000000 */
#define DMA_CTL_BLOCK_TS_7             (0x10000000000000UL   << DMA_CTL_BLOCK_TS_Pos)  /*!< 0x0010000000000000 */
#define DMA_CTL_BLOCK_TS_8             (0x20000000000000UL   << DMA_CTL_BLOCK_TS_Pos)  /*!< 0x0020000000000000 */
#define DMA_CTL_BLOCK_TS_9             (0x40000000000000UL   << DMA_CTL_BLOCK_TS_Pos)  /*!< 0x0040000000000000 */
#define DMA_CTL_BLOCK_TS_10            (0x80000000000000UL   << DMA_CTL_BLOCK_TS_Pos)  /*!< 0x0080000000000000 */
#define DMA_CTL_BLOCK_TS_11            (0x100000000000000UL  << DMA_CTL_BLOCK_TS_Pos)  /*!< 0x0100000000000000 */
#define DMA_CTL_BLOCK_TS_12            (0x200000000000000UL  << DMA_CTL_BLOCK_TS_Pos)  /*!< 0x0200000000000000 */
#define DMA_CTL_BLOCK_TS_13            (0x400000000000000UL  << DMA_CTL_BLOCK_TS_Pos)  /*!< 0x0400000000000000 */
#define DMA_CTL_BLOCK_TS_14            (0x800000000000000UL  << DMA_CTL_BLOCK_TS_Pos)  /*!< 0x0800000000000000 */
#define DMA_CTL_BLOCK_TS_15            (0x1000000000000000UL << DMA_CTL_BLOCK_TS_Pos)  /*!< 0x1000000000000000 */
#define DMA_CTL_DONE_Pos               (0U)
#define DMA_CTL_DONE_Msk               (0x100000000000UL << DMA_CTL_DONE_Pos)       /*!< 0x0000100000000000 */
#define DMA_CTL_DONE                   DMA_CTL_DONE_Msk
#define DMA_CTL_SMS_Pos                (25U)
#define DMA_CTL_SMS_Msk                (0x1UL << DMA_CTL_SMS_Pos)                   /*!< 0x0000000002000000 */
#define DMA_CTL_SMS                    DMA_CTL_SMS_Msk
#define DMA_CTL_DMS_Pos                (23U)
#define DMA_CTL_DMS_Msk                (0x1UL << DMA_CTL_DMS_Pos)                   /*!< 0x0000000000800000 */
#define DMA_CTL_DMS                    DMA_CTL_DMS_Msk
#define DMA_CTL_TT_FC_Pos              (20U)
#define DMA_CTL_TT_FC_Msk              (0x7UL << DMA_CTL_TT_FC_Pos)                 /*!< 0x0000000000700000 */
#define DMA_CTL_TT_FC                  DMA_CTL_TT_FC_Msk
#define DMA_CTL_TT_FC_0                (0x1UL << DMA_CTL_TT_FC_Pos)                 /*!< 0x0000000000100000 */
#define DMA_CTL_TT_FC_1                (0x2UL << DMA_CTL_TT_FC_Pos)                 /*!< 0x0000000000200000 */
#define DMA_CTL_TT_FC_2                (0x4UL << DMA_CTL_TT_FC_Pos)                 /*!< 0x0000000000400000 */
#define DMA_CTL_SRC_MSIZE_Pos          (14U)
#define DMA_CTL_SRC_MSIZE_Msk          (0x7UL << DMA_CTL_SRC_MSIZE_Pos)             /*!< 0x000000000001C000 */
#define DMA_CTL_SRC_MSIZE              DMA_CTL_SRC_MSIZE_Msk
#define DMA_CTL_SRC_MSIZE_0            (0x1UL << DMA_CTL_SRC_MSIZE_Pos)             /*!< 0x0000000000004000 */
#define DMA_CTL_SRC_MSIZE_1            (0x2UL << DMA_CTL_SRC_MSIZE_Pos)             /*!< 0x0000000000008000 */
#define DMA_CTL_SRC_MSIZE_2            (0x4UL << DMA_CTL_SRC_MSIZE_Pos)             /*!< 0x0000000000010000 */
#define DMA_CTL_DEST_MSIZE_Pos         (11U)
#define DMA_CTL_DEST_MSIZE_Msk         (0x7UL << DMA_CTL_DEST_MSIZE_Pos)            /*!< 0x0000000000003800 */
#define DMA_CTL_DEST_MSIZE             DMA_CTL_DEST_MSIZE_Msk
#define DMA_CTL_DEST_MSIZE_0           (0x1UL << DMA_CTL_DEST_MSIZE_Pos)            /*!< 0x0000000000000800 */
#define DMA_CTL_DEST_MSIZE_1           (0x2UL << DMA_CTL_DEST_MSIZE_Pos)            /*!< 0x0000000000001000 */
#define DMA_CTL_DEST_MSIZE_2           (0x4UL << DMA_CTL_DEST_MSIZE_Pos)            /*!< 0x0000000000002000 */
#define DMA_CTL_SINC_Pos               (9U)
#define DMA_CTL_SINC_Msk               (0x3UL << DMA_CTL_SINC_Pos)                  /*!< 0x0000000000000600 */
#define DMA_CTL_SINC                   DMA_CTL_SINC_Msk
#define DMA_CTL_SINC_0                 (0x1UL << DMA_CTL_SINC_Pos)                  /*!< 0x0000000000000200 */
#define DMA_CTL_SINC_1                 (0x2UL << DMA_CTL_SINC_Pos)                  /*!< 0x0000000000000400 */
#define DMA_CTL_DINC_Pos               (7U)
#define DMA_CTL_DINC_Msk               (0x3UL << DMA_CTL_DINC_Pos)                  /*!< 0x0000000000000180 */
#define DMA_CTL_DINC                   DMA_CTL_DINC_Msk
#define DMA_CTL_DINC_0                 (0x1UL << DMA_CTL_DINC_Pos)                  /*!< 0x0000000000000080 */
#define DMA_CTL_DINC_1                 (0x2UL << DMA_CTL_DINC_Pos)                  /*!< 0x0000000000000100 */
#define DMA_CTL_SRC_TR_WIDTH_Pos       (4U)
#define DMA_CTL_SRC_TR_WIDTH_Msk       (0x7UL << DMA_CTL_SRC_TR_WIDTH_Pos)          /*!< 0x0000000000000070 */
#define DMA_CTL_SRC_TR_WIDTH           DMA_CTL_SRC_TR_WIDTH_Msk
#define DMA_CTL_SRC_TR_WIDTH_0         (0x1UL << DMA_CTL_SRC_TR_WIDTH_Pos)          /*!< 0x0000000000000010 */
#define DMA_CTL_SRC_TR_WIDTH_1         (0x2UL << DMA_CTL_SRC_TR_WIDTH_Pos)          /*!< 0x0000000000000020 */
#define DMA_CTL_SRC_TR_WIDTH_2         (0x4UL << DMA_CTL_SRC_TR_WIDTH_Pos)          /*!< 0x0000000000000040 */
#define DMA_CTL_DST_TR_WIDTH_Pos       (1U)
#define DMA_CTL_DST_TR_WIDTH_Msk       (0x7UL << DMA_CTL_DST_TR_WIDTH_Pos)          /*!< 0x00000000000000E0 */
#define DMA_CTL_DST_TR_WIDTH           DMA_CTL_DST_TR_WIDTH_Msk
#define DMA_CTL_DST_TR_WIDTH_0         (0x1UL << DMA_CTL_DST_TR_WIDTH_Pos)          /*!< 0x0000000000000020 */
#define DMA_CTL_DST_TR_WIDTH_1         (0x2UL << DMA_CTL_DST_TR_WIDTH_Pos)          /*!< 0x0000000000000040 */
#define DMA_CTL_DST_TR_WIDTH_2         (0x4UL << DMA_CTL_DST_TR_WIDTH_Pos)          /*!< 0x0000000000000080 */
#define DMA_CTL_INT_EN_Pos             (0U)
#define DMA_CTL_INT_EN_Msk             (0x1UL << DMA_CTL_INT_EN_Pos)                /*!< 0x0000000000000001 */
#define DMA_CTL_INT_EN                 DMA_CTL_INT_EN_Msk

/********************  Bit definition for CFG register  ***************/
#define DMA_CFG_DEST_PER_Pos           (0U)
#define DMA_CFG_DEST_PER_Msk           (0x380000000000UL << DMA_CFG_DEST_PER_Pos)   /*!< 0x0000380000000000 */
#define DMA_CFG_DEST_PER               DMA_CFG_DEST_PER_Msk
#define DMA_CFG_DEST_PER_0             (0x80000000000UL  << DMA_CFG_DEST_PER_Pos)   /*!< 0x0000080000000000 */
#define DMA_CFG_DEST_PER_1             (0x100000000000UL << DMA_CFG_DEST_PER_Pos)   /*!< 0x0000100000000000 */
#define DMA_CFG_DEST_PER_2             (0x200000000000UL << DMA_CFG_DEST_PER_Pos)   /*!< 0x0000200000000000 */
#define DMA_CFG_SRC_PER_Pos            (0U)
#define DMA_CFG_SRC_PER_Msk            (0x38000000000UL << DMA_CFG_SRC_PER_Pos)     /*!< 0x0000038000000000 */
#define DMA_CFG_SRC_PER                DMA_CFG_SRC_PER_Msk
#define DMA_CFG_SRC_PER_0              (0x8000000000UL  << DMA_CFG_SRC_PER_Pos)     /*!< 0x0000008000000000 */
#define DMA_CFG_SRC_PER_1              (0x10000000000UL << DMA_CFG_SRC_PER_Pos)     /*!< 0x0000010000000000 */
#define DMA_CFG_SRC_PER_2              (0x20000000000UL << DMA_CFG_SRC_PER_Pos)     /*!< 0x0000020000000000 */
#define DMA_CFG_PROTCTL_Pos            (0U)
#define DMA_CFG_PROTCTL_Msk            (0x1C00000000UL  << DMA_CFG_PROTCTL_Pos)     /*!< 0x0000001C00000000 */
#define DMA_CFG_PROTCTL                DMA_CFG_PROTCTL_Msk
#define DMA_CFG_PROTCTL_0              (0x400000000UL   << DMA_CFG_PROTCTL_Pos)     /*!< 0x0000000400000000 */
#define DMA_CFG_PROTCTL_1              (0x800000000UL   << DMA_CFG_PROTCTL_Pos)     /*!< 0x0000000800000000 */
#define DMA_CFG_PROTCTL_2              (0x1000000000UL  << DMA_CFG_PROTCTL_Pos)     /*!< 0x0000001000000000 */
#define DMA_CFG_FIFO_MODE_Pos          (0U)
#define DMA_CFG_FIFO_MODE_Msk          (0x200000000UL << DMA_CFG_FIFO_MODE_Pos)     /*!< 0x0000000200000000 */
#define DMA_CFG_FIFO_MODE              DMA_CFG_FIFO_MODE_Msk
#define DMA_CFG_FCMODE_Pos             (0U)
#define DMA_CFG_FCMODE_Msk             (0x100000000UL << DMA_CFG_FCMODE_Pos)        /*!< 0x0000000100000000 */
#define DMA_CFG_FCMODE                 DMA_CFG_FCMODE_Msk

#define DMA_CFG_RELOAD_DST_Pos         (31U)
#define DMA_CFG_RELOAD_DST_Msk         (0x1UL << DMA_CFG_RELOAD_DST_Pos)            /*!< 0x0000000080000000 */
#define DMA_CFG_RELOAD_DST             DMA_CFG_RELOAD_DST_Msk

#define DMA_CFG_RELOAD_SRC_Pos         (30U)
#define DMA_CFG_RELOAD_SRC_Msk         (0x1UL << DMA_CFG_RELOAD_SRC_Pos)            /*!< 0x0000000040000000 */
#define DMA_CFG_RELOAD_SRC             DMA_CFG_RELOAD_SRC_Msk

#define DMA_CFG_MAX_ABRST_Pos          (20U)
#define DMA_CFG_MAX_ABRST_Msk          (0x3FFUL << DMA_CFG_MAX_ABRST_Pos)           /*!< 0x000000003FF00000 */
#define DMA_CFG_MAX_ABRST              DMA_CFG_MAX_ABRST_Msk
#define DMA_CFG_MAX_ABRST_0            (0x1UL   << DMA_CFG_MAX_ABRST_Pos)           /*!< 0x0000000000100000 */
#define DMA_CFG_MAX_ABRST_1            (0x2UL   << DMA_CFG_MAX_ABRST_Pos)           /*!< 0x0000000000200000 */
#define DMA_CFG_MAX_ABRST_2            (0x4UL   << DMA_CFG_MAX_ABRST_Pos)           /*!< 0x0000000000400000 */
#define DMA_CFG_MAX_ABRST_3            (0x8UL   << DMA_CFG_MAX_ABRST_Pos)           /*!< 0x0000000000800000 */
#define DMA_CFG_MAX_ABRST_4            (0x10UL  << DMA_CFG_MAX_ABRST_Pos)           /*!< 0x0000000001000000 */
#define DMA_CFG_MAX_ABRST_5            (0x20UL  << DMA_CFG_MAX_ABRST_Pos)           /*!< 0x0000000002000000 */
#define DMA_CFG_MAX_ABRST_6            (0x40UL  << DMA_CFG_MAX_ABRST_Pos)           /*!< 0x0000000004000000 */
#define DMA_CFG_MAX_ABRST_7            (0x80UL  << DMA_CFG_MAX_ABRST_Pos)           /*!< 0x0000000008000000 */
#define DMA_CFG_MAX_ABRST_8            (0x100UL << DMA_CFG_MAX_ABRST_Pos)           /*!< 0x0000000010000000 */
#define DMA_CFG_MAX_ABRST_9            (0x200UL << DMA_CFG_MAX_ABRST_Pos)           /*!< 0x0000000020000000 */
#define DMA_CFG_SRC_HS_POL_Pos         (19U)
#define DMA_CFG_SRC_HS_POL_Msk         (0x1UL << DMA_CFG_SRC_HS_POL_Pos)            /*!< 0x0000000000080000 */
#define DMA_CFG_SRC_HS_POL             DMA_CFG_SRC_HS_POL_Msk
#define DMA_CFG_DST_HS_POL_Pos         (18U)
#define DMA_CFG_DST_HS_POL_Msk         (0x1UL << DMA_CFG_DST_HS_POL_Pos)            /*!< 0x0000000000040000 */
#define DMA_CFG_DST_HS_POL             DMA_CFG_DST_HS_POL_Msk
#define DMA_CFG_HS_SEL_SRC_Pos         (11U)
#define DMA_CFG_HS_SEL_SRC_Msk         (0x1UL << DMA_CFG_HS_SEL_SRC_Pos)            /*!< 0x0000000000000800 */
#define DMA_CFG_HS_SEL_SRC             DMA_CFG_HS_SEL_SRC_Msk
#define DMA_CFG_HS_SEL_DST_Pos         (10U)
#define DMA_CFG_HS_SEL_DST_Msk         (0x1UL << DMA_CFG_HS_SEL_DST_Pos)            /*!< 0x0000000000000400 */
#define DMA_CFG_HS_SEL_DST             DMA_CFG_HS_SEL_DST_Msk
#define DMA_CFG_FIFO_EMPTY_Pos         (9U)
#define DMA_CFG_FIFO_EMPTY_Msk         (0x1UL << DMA_CFG_FIFO_EMPTY_Pos)            /*!< 0x0000000000000200 */
#define DMA_CFG_FIFO_EMPTY             DMA_CFG_FIFO_EMPTY_Msk
#define DMA_CFG_CH_SUSP_Pos            (8U)
#define DMA_CFG_CH_SUSP_Msk            (0x1UL << DMA_CFG_CH_SUSP_Pos)               /*!< 0x0000000000000100 */
#define DMA_CFG_CH_SUSP                DMA_CFG_CH_SUSP_Msk
#define DMA_CFG_CH_PRIOR_Pos           (5U)
#define DMA_CFG_CH_PRIOR_Msk           (0x7UL << DMA_CFG_CH_PRIOR_Pos)              /*!< 0x00000000000000E0 */
#define DMA_CFG_CH_PRIOR               DMA_CFG_CH_PRIOR_Msk
#define DMA_CFG_CH_PRIOR_0             (0x1UL << DMA_CFG_CH_PRIOR_Pos)              /*!< 0x0000000000000020 */
#define DMA_CFG_CH_PRIOR_1             (0x2UL << DMA_CFG_CH_PRIOR_Pos)              /*!< 0x0000000000000040 */
#define DMA_CFG_CH_PRIOR_2             (0x4UL << DMA_CFG_CH_PRIOR_Pos)              /*!< 0x0000000000000080 */

/********************  Bit definition for RAWTFR register  ********************/
#define DMA_RAWTFR_Pos                 (0U)
#define DMA_RAWTFR_Msk                 (0xFFUL << DMA_RAWTFR_Pos)                   /*!< 0x00000000000000FF */
#define DMA_RAWTFR                     DMA_RAWTFR_Msk
#define DMA_RAWTFR_0                   (0x1UL  << DMA_RAWTFR_Pos)                   /*!< 0x0000000000000001 */
#define DMA_RAWTFR_1                   (0x2UL  << DMA_RAWTFR_Pos)                   /*!< 0x0000000000000002 */
#define DMA_RAWTFR_2                   (0x4UL  << DMA_RAWTFR_Pos)                   /*!< 0x0000000000000004 */
#define DMA_RAWTFR_3                   (0x8UL  << DMA_RAWTFR_Pos)                   /*!< 0x0000000000000008 */
#define DMA_RAWTFR_4                   (0x10UL << DMA_RAWTFR_Pos)                   /*!< 0x0000000000000010 */
#define DMA_RAWTFR_5                   (0x20UL << DMA_RAWTFR_Pos)                   /*!< 0x0000000000000020 */
#define DMA_RAWTFR_6                   (0x40UL << DMA_RAWTFR_Pos)                   /*!< 0x0000000000000040 */
#define DMA_RAWTFR_7                   (0x80UL << DMA_RAWTFR_Pos)                   /*!< 0x0000000000000080 */

/********************  Bit definition for RAWBLOCK register  ********************/
#define DMA_RAWBLOCK_Pos               (0U)
#define DMA_RAWBLOCK_Msk               (0xFFUL << DMA_RAWBLOCK_Pos)                 /*!< 0x00000000000000FF */
#define DMA_RAWBLOCK                   DMA_RAWBLOCK_Msk
#define DMA_RAWBLOCK_0                 (0x1UL  << DMA_RAWBLOCK_Pos)                 /*!< 0x0000000000000001 */
#define DMA_RAWBLOCK_1                 (0x2UL  << DMA_RAWBLOCK_Pos)                 /*!< 0x0000000000000002 */
#define DMA_RAWBLOCK_2                 (0x4UL  << DMA_RAWBLOCK_Pos)                 /*!< 0x0000000000000004 */
#define DMA_RAWBLOCK_3                 (0x8UL  << DMA_RAWBLOCK_Pos)                 /*!< 0x0000000000000008 */
#define DMA_RAWBLOCK_4                 (0x10UL << DMA_RAWBLOCK_Pos)                 /*!< 0x0000000000000010 */
#define DMA_RAWBLOCK_5                 (0x20UL << DMA_RAWBLOCK_Pos)                 /*!< 0x0000000000000020 */
#define DMA_RAWBLOCK_6                 (0x40UL << DMA_RAWBLOCK_Pos)                 /*!< 0x0000000000000040 */
#define DMA_RAWBLOCK_7                 (0x80UL << DMA_RAWBLOCK_Pos)                 /*!< 0x0000000000000080 */

/********************  Bit definition for RAWSRCTRAN register  ********************/
#define DMA_RAWSRCTRAN_Pos             (0U)
#define DMA_RAWSRCTRAN_Msk             (0xFFUL << DMA_RAWSRCTRAN_Pos)               /*!< 0x00000000000000FF */
#define DMA_RAWSRCTRAN                 DMA_RAWSRCTRAN_Msk
#define DMA_RAWSRCTRAN_0               (0x1UL  << DMA_RAWSRCTRAN_Pos)               /*!< 0x0000000000000001 */
#define DMA_RAWSRCTRAN_1               (0x2UL  << DMA_RAWSRCTRAN_Pos)               /*!< 0x0000000000000002 */
#define DMA_RAWSRCTRAN_2               (0x4UL  << DMA_RAWSRCTRAN_Pos)               /*!< 0x0000000000000004 */
#define DMA_RAWSRCTRAN_3               (0x8UL  << DMA_RAWSRCTRAN_Pos)               /*!< 0x0000000000000008 */
#define DMA_RAWSRCTRAN_4               (0x10UL << DMA_RAWSRCTRAN_Pos)               /*!< 0x0000000000000010 */
#define DMA_RAWSRCTRAN_5               (0x20UL << DMA_RAWSRCTRAN_Pos)               /*!< 0x0000000000000020 */
#define DMA_RAWSRCTRAN_6               (0x40UL << DMA_RAWSRCTRAN_Pos)               /*!< 0x0000000000000040 */
#define DMA_RAWSRCTRAN_7               (0x80UL << DMA_RAWSRCTRAN_Pos)               /*!< 0x0000000000000080 */

/********************  Bit definition for RAWDSTTRAN register  ********************/
#define DMA_RAWDSTTRAN_Pos             (0U)
#define DMA_RAWDSTTRAN_Msk             (0xFFUL << DMA_RAWDSTTRAN_Pos)               /*!< 0x00000000000000FF */
#define DMA_RAWDSTTRAN                 DMA_RAWDSTTRAN_Msk
#define DMA_RAWDSTTRAN_0               (0x1UL  << DMA_RAWDSTTRAN_Pos)               /*!< 0x0000000000000001 */
#define DMA_RAWDSTTRAN_1               (0x2UL  << DMA_RAWDSTTRAN_Pos)               /*!< 0x0000000000000002 */
#define DMA_RAWDSTTRAN_2               (0x4UL  << DMA_RAWDSTTRAN_Pos)               /*!< 0x0000000000000004 */
#define DMA_RAWDSTTRAN_3               (0x8UL  << DMA_RAWDSTTRAN_Pos)               /*!< 0x0000000000000008 */
#define DMA_RAWDSTTRAN_4               (0x10UL << DMA_RAWDSTTRAN_Pos)               /*!< 0x0000000000000010 */
#define DMA_RAWDSTTRAN_5               (0x20UL << DMA_RAWDSTTRAN_Pos)               /*!< 0x0000000000000020 */
#define DMA_RAWDSTTRAN_6               (0x40UL << DMA_RAWDSTTRAN_Pos)               /*!< 0x0000000000000040 */
#define DMA_RAWDSTTRAN_7               (0x80UL << DMA_RAWDSTTRAN_Pos)               /*!< 0x0000000000000080 */

/********************  Bit definition for RAWERR register  ********************/
#define DMA_RAWERR_Pos                 (0U)
#define DMA_RAWERR_Msk                 (0xFFUL << DMA_RAWERR_Pos)                   /*!< 0x00000000000000FF */
#define DMA_RAWERR                     DMA_RAWERR_Msk
#define DMA_RAWERR_0                   (0x1UL  << DMA_RAWERR_Pos)                   /*!< 0x0000000000000001 */
#define DMA_RAWERR_1                   (0x2UL  << DMA_RAWERR_Pos)                   /*!< 0x0000000000000002 */
#define DMA_RAWERR_2                   (0x4UL  << DMA_RAWERR_Pos)                   /*!< 0x0000000000000004 */
#define DMA_RAWERR_3                   (0x8UL  << DMA_RAWERR_Pos)                   /*!< 0x0000000000000008 */
#define DMA_RAWERR_4                   (0x10UL << DMA_RAWERR_Pos)                   /*!< 0x0000000000000010 */
#define DMA_RAWERR_5                   (0x20UL << DMA_RAWERR_Pos)                   /*!< 0x0000000000000020 */
#define DMA_RAWERR_6                   (0x40UL << DMA_RAWERR_Pos)                   /*!< 0x0000000000000040 */
#define DMA_RAWERR_7                   (0x80UL << DMA_RAWERR_Pos)                   /*!< 0x0000000000000080 */

/********************  Bit definition for STATUSTFR register  ********************/
#define DMA_STATUSTFR_Pos              (0U)
#define DMA_STATUSTFR_Msk              (0xFFUL << DMA_STATUSTFR_Pos)                /*!< 0x00000000000000FF */
#define DMA_STATUSTFR                  DMA_STATUSTFR_Msk
#define DMA_STATUSTFR_0                (0x1UL  << DMA_STATUSTFR_Pos)                /*!< 0x0000000000000001 */
#define DMA_STATUSTFR_1                (0x2UL  << DMA_STATUSTFR_Pos)                /*!< 0x0000000000000002 */
#define DMA_STATUSTFR_2                (0x4UL  << DMA_STATUSTFR_Pos)                /*!< 0x0000000000000004 */
#define DMA_STATUSTFR_3                (0x8UL  << DMA_STATUSTFR_Pos)                /*!< 0x0000000000000008 */
#define DMA_STATUSTFR_4                (0x10UL << DMA_STATUSTFR_Pos)                /*!< 0x0000000000000010 */
#define DMA_STATUSTFR_5                (0x20UL << DMA_STATUSTFR_Pos)                /*!< 0x0000000000000020 */
#define DMA_STATUSTFR_6                (0x40UL << DMA_STATUSTFR_Pos)                /*!< 0x0000000000000040 */
#define DMA_STATUSTFR_7                (0x80UL << DMA_STATUSTFR_Pos)                /*!< 0x0000000000000080 */

/********************  Bit definition for STATUSBLOCK register  ********************/
#define DMA_STATUSBLOCK_Pos            (0U)
#define DMA_STATUSBLOCK_Msk            (0xFFUL << DMA_STATUSBLOCK_Pos)              /*!< 0x00000000000000FF */
#define DMA_STATUSBLOCK                DMA_STATUSBLOCK_Msk
#define DMA_STATUSBLOCK_0              (0x1UL  << DMA_STATUSBLOCK_Pos)              /*!< 0x0000000000000001 */
#define DMA_STATUSBLOCK_1              (0x2UL  << DMA_STATUSBLOCK_Pos)              /*!< 0x0000000000000002 */
#define DMA_STATUSBLOCK_2              (0x4UL  << DMA_STATUSBLOCK_Pos)              /*!< 0x0000000000000004 */
#define DMA_STATUSBLOCK_3              (0x8UL  << DMA_STATUSBLOCK_Pos)              /*!< 0x0000000000000008 */
#define DMA_STATUSBLOCK_4              (0x10UL << DMA_STATUSBLOCK_Pos)              /*!< 0x0000000000000010 */
#define DMA_STATUSBLOCK_5              (0x20UL << DMA_STATUSBLOCK_Pos)              /*!< 0x0000000000000020 */
#define DMA_STATUSBLOCK_6              (0x40UL << DMA_STATUSBLOCK_Pos)              /*!< 0x0000000000000040 */
#define DMA_STATUSBLOCK_7              (0x80UL << DMA_STATUSBLOCK_Pos)              /*!< 0x0000000000000080 */

/********************  Bit definition for STATUSSRCTRAN register  ********************/
#define DMA_STATUSSRCTRAN_Pos          (0U)
#define DMA_STATUSSRCTRAN_Msk          (0xFFUL << DMA_STATUSSRCTRAN_Pos)            /*!< 0x00000000000000FF */
#define DMA_STATUSSRCTRAN              DMA_STATUSSRCTRAN_Msk
#define DMA_STATUSSRCTRAN_0            (0x1UL  << DMA_STATUSSRCTRAN_Pos)            /*!< 0x0000000000000001 */
#define DMA_STATUSSRCTRAN_1            (0x2UL  << DMA_STATUSSRCTRAN_Pos)            /*!< 0x0000000000000002 */
#define DMA_STATUSSRCTRAN_2            (0x4UL  << DMA_STATUSSRCTRAN_Pos)            /*!< 0x0000000000000004 */
#define DMA_STATUSSRCTRAN_3            (0x8UL  << DMA_STATUSSRCTRAN_Pos)            /*!< 0x0000000000000008 */
#define DMA_STATUSSRCTRAN_4            (0x10UL << DMA_STATUSSRCTRAN_Pos)            /*!< 0x0000000000000010 */
#define DMA_STATUSSRCTRAN_5            (0x20UL << DMA_STATUSSRCTRAN_Pos)            /*!< 0x0000000000000020 */
#define DMA_STATUSSRCTRAN_6            (0x40UL << DMA_STATUSSRCTRAN_Pos)            /*!< 0x0000000000000040 */
#define DMA_STATUSSRCTRAN_7            (0x80UL << DMA_STATUSSRCTRAN_Pos)            /*!< 0x0000000000000080 */

/********************  Bit definition for STATUSDSTTRAN register  ********************/
#define DMA_STATUSDSTTRAN_Pos          (0U)
#define DMA_STATUSDSTTRAN_Msk          (0xFFUL << DMA_STATUSDSTTRAN_Pos)            /*!< 0x00000000000000FF */
#define DMA_STATUSDSTTRAN              DMA_STATUSDSTTRAN_Msk
#define DMA_STATUSDSTTRAN_0            (0x1UL  << DMA_STATUSDSTTRAN_Pos)            /*!< 0x0000000000000001 */
#define DMA_STATUSDSTTRAN_1            (0x2UL  << DMA_STATUSDSTTRAN_Pos)            /*!< 0x0000000000000002 */
#define DMA_STATUSDSTTRAN_2            (0x4UL  << DMA_STATUSDSTTRAN_Pos)            /*!< 0x0000000000000004 */
#define DMA_STATUSDSTTRAN_3            (0x8UL  << DMA_STATUSDSTTRAN_Pos)            /*!< 0x0000000000000008 */
#define DMA_STATUSDSTTRAN_4            (0x10UL << DMA_STATUSDSTTRAN_Pos)            /*!< 0x0000000000000010 */
#define DMA_STATUSDSTTRAN_5            (0x20UL << DMA_STATUSDSTTRAN_Pos)            /*!< 0x0000000000000020 */
#define DMA_STATUSDSTTRAN_6            (0x40UL << DMA_STATUSDSTTRAN_Pos)            /*!< 0x0000000000000040 */
#define DMA_STATUSDSTTRAN_7            (0x80UL << DMA_STATUSDSTTRAN_Pos)            /*!< 0x0000000000000080 */

/********************  Bit definition for STATUSERR register  ********************/
#define DMA_STATUSERR_Pos              (0U)
#define DMA_STATUSERR_Msk              (0xFFUL << DMA_STATUSERR_Pos)                /*!< 0x00000000000000FF */
#define DMA_STATUSERR                  DMA_STATUSERR_Msk
#define DMA_STATUSERR_0                (0x1UL  << DMA_STATUSERR_Pos)                /*!< 0x0000000000000001 */
#define DMA_STATUSERR_1                (0x2UL  << DMA_STATUSERR_Pos)                /*!< 0x0000000000000002 */
#define DMA_STATUSERR_2                (0x4UL  << DMA_STATUSERR_Pos)                /*!< 0x0000000000000004 */
#define DMA_STATUSERR_3                (0x8UL  << DMA_STATUSERR_Pos)                /*!< 0x0000000000000008 */
#define DMA_STATUSERR_4                (0x10UL << DMA_STATUSERR_Pos)                /*!< 0x0000000000000010 */
#define DMA_STATUSERR_5                (0x20UL << DMA_STATUSERR_Pos)                /*!< 0x0000000000000020 */
#define DMA_STATUSERR_6                (0x40UL << DMA_STATUSERR_Pos)                /*!< 0x0000000000000040 */
#define DMA_STATUSERR_7                (0x80UL << DMA_STATUSERR_Pos)                /*!< 0x0000000000000080 */

/********************  Bit definition for MASKTFR register  ********************/
#define DMA_MASKTFR_WE_Pos             (8U)
#define DMA_MASKTFR_WE_Msk             (0xFFUL << DMA_MASKTFR_WE_Pos)               /*!< 0x000000000000FF00 */
#define DMA_MASKTFR_WE                 DMA_MASKTFR_WE_Msk
#define DMA_MASKTFR_WE_0               (0x1UL  << DMA_MASKTFR_WE_Pos)               /*!< 0x0000000000000100 */
#define DMA_MASKTFR_WE_1               (0x2UL  << DMA_MASKTFR_WE_Pos)               /*!< 0x0000000000000200 */
#define DMA_MASKTFR_WE_2               (0x4UL  << DMA_MASKTFR_WE_Pos)               /*!< 0x0000000000000400 */
#define DMA_MASKTFR_WE_3               (0x8UL  << DMA_MASKTFR_WE_Pos)               /*!< 0x0000000000000800 */
#define DMA_MASKTFR_WE_4               (0x10UL << DMA_MASKTFR_WE_Pos)               /*!< 0x0000000000001000 */
#define DMA_MASKTFR_WE_5               (0x20UL << DMA_MASKTFR_WE_Pos)               /*!< 0x0000000000002000 */
#define DMA_MASKTFR_WE_6               (0x40UL << DMA_MASKTFR_WE_Pos)               /*!< 0x0000000000004000 */
#define DMA_MASKTFR_WE_7               (0x80UL << DMA_MASKTFR_WE_Pos)               /*!< 0x0000000000008000 */
#define DMA_MASKTFR_Pos                (0U)
#define DMA_MASKTFR_Msk                (0xFFUL << DMA_MASKTFR_Pos)                  /*!< 0x00000000000000FF */
#define DMA_MASKTFR                    DMA_MASKTFR_Msk
#define DMA_MASKTFR_0                  (0x1UL  << DMA_MASKTFR_Pos)                  /*!< 0x0000000000000001 */
#define DMA_MASKTFR_1                  (0x2UL  << DMA_MASKTFR_Pos)                  /*!< 0x0000000000000002 */
#define DMA_MASKTFR_2                  (0x4UL  << DMA_MASKTFR_Pos)                  /*!< 0x0000000000000004 */
#define DMA_MASKTFR_3                  (0x8UL  << DMA_MASKTFR_Pos)                  /*!< 0x0000000000000008 */
#define DMA_MASKTFR_4                  (0x10UL << DMA_MASKTFR_Pos)                  /*!< 0x0000000000000010 */
#define DMA_MASKTFR_5                  (0x20UL << DMA_MASKTFR_Pos)                  /*!< 0x0000000000000020 */
#define DMA_MASKTFR_6                  (0x40UL << DMA_MASKTFR_Pos)                  /*!< 0x0000000000000040 */
#define DMA_MASKTFR_7                  (0x80UL << DMA_MASKTFR_Pos)                  /*!< 0x0000000000000080 */

/********************  Bit definition for MASKBLOCK register  ********************/
#define DMA_MASKBLOCK_WE_Pos           (8U)
#define DMA_MASKBLOCK_WE_Msk           (0xFFUL << DMA_MASKBLOCK_WE_Pos)             /*!< 0x000000000000FF00 */
#define DMA_MASKBLOCK_WE               DMA_MASKBLOCK_WE_Msk
#define DMA_MASKBLOCK_WE_0             (0x1UL  << DMA_MASKBLOCK_WE_Pos)             /*!< 0x0000000000000100 */
#define DMA_MASKBLOCK_WE_1             (0x2UL  << DMA_MASKBLOCK_WE_Pos)             /*!< 0x0000000000000200 */
#define DMA_MASKBLOCK_WE_2             (0x4UL  << DMA_MASKBLOCK_WE_Pos)             /*!< 0x0000000000000400 */
#define DMA_MASKBLOCK_WE_3             (0x8UL  << DMA_MASKBLOCK_WE_Pos)             /*!< 0x0000000000000800 */
#define DMA_MASKBLOCK_WE_4             (0x10UL << DMA_MASKBLOCK_WE_Pos)             /*!< 0x0000000000001000 */
#define DMA_MASKBLOCK_WE_5             (0x20UL << DMA_MASKBLOCK_WE_Pos)             /*!< 0x0000000000002000 */
#define DMA_MASKBLOCK_WE_6             (0x40UL << DMA_MASKBLOCK_WE_Pos)             /*!< 0x0000000000004000 */
#define DMA_MASKBLOCK_WE_7             (0x80UL << DMA_MASKBLOCK_WE_Pos)             /*!< 0x0000000000008000 */
#define DMA_MASKBLOCK_Pos              (0U)
#define DMA_MASKBLOCK_Msk              (0xFFUL << DMA_MASKBLOCK_Pos)                /*!< 0x00000000000000FF */
#define DMA_MASKBLOCK                  DMA_MASKBLOCK_Msk
#define DMA_MASKBLOCK_0                (0x1UL  << DMA_MASKBLOCK_Pos)                /*!< 0x0000000000000001 */
#define DMA_MASKBLOCK_1                (0x2UL  << DMA_MASKBLOCK_Pos)                /*!< 0x0000000000000002 */
#define DMA_MASKBLOCK_2                (0x4UL  << DMA_MASKBLOCK_Pos)                /*!< 0x0000000000000004 */
#define DMA_MASKBLOCK_3                (0x8UL  << DMA_MASKBLOCK_Pos)                /*!< 0x0000000000000008 */
#define DMA_MASKBLOCK_4                (0x10UL << DMA_MASKBLOCK_Pos)                /*!< 0x0000000000000010 */
#define DMA_MASKBLOCK_5                (0x20UL << DMA_MASKBLOCK_Pos)                /*!< 0x0000000000000020 */
#define DMA_MASKBLOCK_6                (0x40UL << DMA_MASKBLOCK_Pos)                /*!< 0x0000000000000040 */
#define DMA_MASKBLOCK_7                (0x80UL << DMA_MASKBLOCK_Pos)                /*!< 0x0000000000000080 */

/********************  Bit definition for MASKSRCTRAN register  ********************/
#define DMA_MASKSRCTRAN_WE_Pos         (8U)
#define DMA_MASKSRCTRAN_WE_Msk         (0xFFUL << DMA_MASKSRCTRAN_WE_Pos)           /*!< 0x000000000000FF00 */
#define DMA_MASKSRCTRAN_WE             DMA_MASKSRCTRAN_WE_Msk
#define DMA_MASKSRCTRAN_WE_0           (0x1UL  << DMA_MASKSRCTRAN_WE_Pos)           /*!< 0x0000000000000100 */
#define DMA_MASKSRCTRAN_WE_1           (0x2UL  << DMA_MASKSRCTRAN_WE_Pos)           /*!< 0x0000000000000200 */
#define DMA_MASKSRCTRAN_WE_2           (0x4UL  << DMA_MASKSRCTRAN_WE_Pos)           /*!< 0x0000000000000400 */
#define DMA_MASKSRCTRAN_WE_3           (0x8UL  << DMA_MASKSRCTRAN_WE_Pos)           /*!< 0x0000000000000800 */
#define DMA_MASKSRCTRAN_WE_4           (0x10UL << DMA_MASKSRCTRAN_WE_Pos)           /*!< 0x0000000000001000 */
#define DMA_MASKSRCTRAN_WE_5           (0x20UL << DMA_MASKSRCTRAN_WE_Pos)           /*!< 0x0000000000002000 */
#define DMA_MASKSRCTRAN_WE_6           (0x40UL << DMA_MASKSRCTRAN_WE_Pos)           /*!< 0x0000000000004000 */
#define DMA_MASKSRCTRAN_WE_7           (0x80UL << DMA_MASKSRCTRAN_WE_Pos)           /*!< 0x0000000000008000 */
#define DMA_MASKSRCTRAN_Pos            (0U)
#define DMA_MASKSRCTRAN_Msk            (0xFFUL << DMA_MASKSRCTRAN_Pos)              /*!< 0x00000000000000FF */
#define DMA_MASKSRCTRAN                DMA_MASKSRCTRAN_Msk
#define DMA_MASKSRCTRAN_0              (0x1UL  << DMA_MASKSRCTRAN_Pos)              /*!< 0x0000000000000001 */
#define DMA_MASKSRCTRAN_1              (0x2UL  << DMA_MASKSRCTRAN_Pos)              /*!< 0x0000000000000002 */
#define DMA_MASKSRCTRAN_2              (0x4UL  << DMA_MASKSRCTRAN_Pos)              /*!< 0x0000000000000004 */
#define DMA_MASKSRCTRAN_3              (0x8UL  << DMA_MASKSRCTRAN_Pos)              /*!< 0x0000000000000008 */
#define DMA_MASKSRCTRAN_4              (0x10UL << DMA_MASKSRCTRAN_Pos)              /*!< 0x0000000000000010 */
#define DMA_MASKSRCTRAN_5              (0x20UL << DMA_MASKSRCTRAN_Pos)              /*!< 0x0000000000000020 */
#define DMA_MASKSRCTRAN_6              (0x40UL << DMA_MASKSRCTRAN_Pos)              /*!< 0x0000000000000040 */
#define DMA_MASKSRCTRAN_7              (0x80UL << DMA_MASKSRCTRAN_Pos)              /*!< 0x0000000000000080 */

/********************  Bit definition for MASKDSTTRAN register  ********************/
#define DMA_MASKDSTTRAN_WE_Pos         (8U)
#define DMA_MASKDSTTRAN_WE_Msk         (0xFFUL << DMA_MASKDSTTRAN_WE_Pos)           /*!< 0x000000000000FF00 */
#define DMA_MASKDSTTRAN_WE             DMA_MASKDSTTRAN_WE_Msk
#define DMA_MASKDSTTRAN_WE_0           (0x1UL  << DMA_MASKDSTTRAN_WE_Pos)           /*!< 0x0000000000000100 */
#define DMA_MASKDSTTRAN_WE_1           (0x2UL  << DMA_MASKDSTTRAN_WE_Pos)           /*!< 0x0000000000000200 */
#define DMA_MASKDSTTRAN_WE_2           (0x4UL  << DMA_MASKDSTTRAN_WE_Pos)           /*!< 0x0000000000000400 */
#define DMA_MASKDSTTRAN_WE_3           (0x8UL  << DMA_MASKDSTTRAN_WE_Pos)           /*!< 0x0000000000000800 */
#define DMA_MASKDSTTRAN_WE_4           (0x10UL << DMA_MASKDSTTRAN_WE_Pos)           /*!< 0x0000000000001000 */
#define DMA_MASKDSTTRAN_WE_5           (0x20UL << DMA_MASKDSTTRAN_WE_Pos)           /*!< 0x0000000000002000 */
#define DMA_MASKDSTTRAN_WE_6           (0x40UL << DMA_MASKDSTTRAN_WE_Pos)           /*!< 0x0000000000004000 */
#define DMA_MASKDSTTRAN_WE_7           (0x80UL << DMA_MASKDSTTRAN_WE_Pos)           /*!< 0x0000000000008000 */
#define DMA_MASKDSTTRAN_Pos            (0U)
#define DMA_MASKDSTTRAN_Msk            (0xFFUL << DMA_MASKDSTTRAN_Pos)              /*!< 0x00000000000000FF */
#define DMA_MASKDSTTRAN                DMA_MASKDSTTRAN_Msk
#define DMA_MASKDSTTRAN_0              (0x1UL  << DMA_MASKDSTTRAN_Pos)              /*!< 0x0000000000000001 */
#define DMA_MASKDSTTRAN_1              (0x2UL  << DMA_MASKDSTTRAN_Pos)              /*!< 0x0000000000000002 */
#define DMA_MASKDSTTRAN_2              (0x4UL  << DMA_MASKDSTTRAN_Pos)              /*!< 0x0000000000000004 */
#define DMA_MASKDSTTRAN_3              (0x8UL  << DMA_MASKDSTTRAN_Pos)              /*!< 0x0000000000000008 */
#define DMA_MASKDSTTRAN_4              (0x10UL << DMA_MASKDSTTRAN_Pos)              /*!< 0x0000000000000010 */
#define DMA_MASKDSTTRAN_5              (0x20UL << DMA_MASKDSTTRAN_Pos)              /*!< 0x0000000000000020 */
#define DMA_MASKDSTTRAN_6              (0x40UL << DMA_MASKDSTTRAN_Pos)              /*!< 0x0000000000000040 */
#define DMA_MASKDSTTRAN_7              (0x80UL << DMA_MASKDSTTRAN_Pos)              /*!< 0x0000000000000080 */

/********************  Bit definition for MASKERR register  ********************/
#define DMA_MASKERR_WE_Pos             (8U)
#define DMA_MASKERR_WE_Msk             (0xFFUL << DMA_MASKERR_WE_Pos)               /*!< 0x000000000000FF00 */
#define DMA_MASKERR_WE                 DMA_MASKERR_WE_Msk
#define DMA_MASKERR_WE_0               (0x1UL  << DMA_MASKERR_WE_Pos)               /*!< 0x0000000000000100 */
#define DMA_MASKERR_WE_1               (0x2UL  << DMA_MASKERR_WE_Pos)               /*!< 0x0000000000000200 */
#define DMA_MASKERR_WE_2               (0x4UL  << DMA_MASKERR_WE_Pos)               /*!< 0x0000000000000400 */
#define DMA_MASKERR_WE_3               (0x8UL  << DMA_MASKERR_WE_Pos)               /*!< 0x0000000000000800 */
#define DMA_MASKERR_WE_4               (0x10UL << DMA_MASKERR_WE_Pos)               /*!< 0x0000000000001000 */
#define DMA_MASKERR_WE_5               (0x20UL << DMA_MASKERR_WE_Pos)               /*!< 0x0000000000002000 */
#define DMA_MASKERR_WE_6               (0x40UL << DMA_MASKERR_WE_Pos)               /*!< 0x0000000000004000 */
#define DMA_MASKERR_WE_7               (0x80UL << DMA_MASKERR_WE_Pos)               /*!< 0x0000000000008000 */
#define DMA_MASKERR_Pos                (0U)
#define DMA_MASKERR_Msk                (0xFFUL << DMA_MASKERR_Pos)                  /*!< 0x00000000000000FF */
#define DMA_MASKERR                    DMA_MASKERR_Msk
#define DMA_MASKERR_0                  (0x1UL  << DMA_MASKERR_Pos)                  /*!< 0x0000000000000001 */
#define DMA_MASKERR_1                  (0x2UL  << DMA_MASKERR_Pos)                  /*!< 0x0000000000000002 */
#define DMA_MASKERR_2                  (0x4UL  << DMA_MASKERR_Pos)                  /*!< 0x0000000000000004 */
#define DMA_MASKERR_3                  (0x8UL  << DMA_MASKERR_Pos)                  /*!< 0x0000000000000008 */
#define DMA_MASKERR_4                  (0x10UL << DMA_MASKERR_Pos)                  /*!< 0x0000000000000010 */
#define DMA_MASKERR_5                  (0x20UL << DMA_MASKERR_Pos)                  /*!< 0x0000000000000020 */
#define DMA_MASKERR_6                  (0x40UL << DMA_MASKERR_Pos)                  /*!< 0x0000000000000040 */
#define DMA_MASKERR_7                  (0x80UL << DMA_MASKERR_Pos)                  /*!< 0x0000000000000080 */

/********************  Bit definition for CLEARTFR register  ********************/
#define DMA_CLEARTFR_Pos               (0U)
#define DMA_CLEARTFR_Msk               (0xFFUL << DMA_CLEARTFR_Pos)                 /*!< 0x00000000000000FF */
#define DMA_CLEARTFR                   DMA_CLEARTFR_Msk
#define DMA_CLEARTFR_0                 (0x1UL  << DMA_CLEARTFR_Pos)                 /*!< 0x0000000000000001 */
#define DMA_CLEARTFR_1                 (0x2UL  << DMA_CLEARTFR_Pos)                 /*!< 0x0000000000000002 */
#define DMA_CLEARTFR_2                 (0x4UL  << DMA_CLEARTFR_Pos)                 /*!< 0x0000000000000004 */
#define DMA_CLEARTFR_3                 (0x8UL  << DMA_CLEARTFR_Pos)                 /*!< 0x0000000000000008 */
#define DMA_CLEARTFR_4                 (0x10UL << DMA_CLEARTFR_Pos)                 /*!< 0x0000000000000010 */
#define DMA_CLEARTFR_5                 (0x20UL << DMA_CLEARTFR_Pos)                 /*!< 0x0000000000000020 */
#define DMA_CLEARTFR_6                 (0x40UL << DMA_CLEARTFR_Pos)                 /*!< 0x0000000000000040 */
#define DMA_CLEARTFR_7                 (0x80UL << DMA_CLEARTFR_Pos)                 /*!< 0x0000000000000080 */

/********************  Bit definition for CLEARBLOCK register  ********************/
#define DMA_CLEARBLOCK_Pos             (0U)
#define DMA_CLEARBLOCK_Msk             (0xFFUL << DMA_CLEARBLOCK_Pos)               /*!< 0x00000000000000FF */
#define DMA_CLEARBLOCK                 DMA_CLEARBLOCK_Msk
#define DMA_CLEARBLOCK_0               (0x1UL  << DMA_CLEARBLOCK_Pos)               /*!< 0x0000000000000001 */
#define DMA_CLEARBLOCK_1               (0x2UL  << DMA_CLEARBLOCK_Pos)               /*!< 0x0000000000000002 */
#define DMA_CLEARBLOCK_2               (0x4UL  << DMA_CLEARBLOCK_Pos)               /*!< 0x0000000000000004 */
#define DMA_CLEARBLOCK_3               (0x8UL  << DMA_CLEARBLOCK_Pos)               /*!< 0x0000000000000008 */
#define DMA_CLEARBLOCK_4               (0x10UL << DMA_CLEARBLOCK_Pos)               /*!< 0x0000000000000010 */
#define DMA_CLEARBLOCK_5               (0x20UL << DMA_CLEARBLOCK_Pos)               /*!< 0x0000000000000020 */
#define DMA_CLEARBLOCK_6               (0x40UL << DMA_CLEARBLOCK_Pos)               /*!< 0x0000000000000040 */
#define DMA_CLEARBLOCK_7               (0x80UL << DMA_CLEARBLOCK_Pos)               /*!< 0x0000000000000080 */

/********************  Bit definition for CLEARSRCTRAN register  ********************/
#define DMA_CLEARSRCTRAN_Pos           (0U)
#define DMA_CLEARSRCTRAN_Msk           (0xFFUL << DMA_CLEARSRCTRAN_Pos)             /*!< 0x00000000000000FF */
#define DMA_CLEARSRCTRAN               DMA_CLEARSRCTRAN_Msk
#define DMA_CLEARSRCTRAN_0             (0x1UL  << DMA_CLEARSRCTRAN_Pos)             /*!< 0x0000000000000001 */
#define DMA_CLEARSRCTRAN_1             (0x2UL  << DMA_CLEARSRCTRAN_Pos)             /*!< 0x0000000000000002 */
#define DMA_CLEARSRCTRAN_2             (0x4UL  << DMA_CLEARSRCTRAN_Pos)             /*!< 0x0000000000000004 */
#define DMA_CLEARSRCTRAN_3             (0x8UL  << DMA_CLEARSRCTRAN_Pos)             /*!< 0x0000000000000008 */
#define DMA_CLEARSRCTRAN_4             (0x10UL << DMA_CLEARSRCTRAN_Pos)             /*!< 0x0000000000000010 */
#define DMA_CLEARSRCTRAN_5             (0x20UL << DMA_CLEARSRCTRAN_Pos)             /*!< 0x0000000000000020 */
#define DMA_CLEARSRCTRAN_6             (0x40UL << DMA_CLEARSRCTRAN_Pos)             /*!< 0x0000000000000040 */
#define DMA_CLEARSRCTRAN_7             (0x80UL << DMA_CLEARSRCTRAN_Pos)             /*!< 0x0000000000000080 */

/********************  Bit definition for CLEARDSTTRAN register  ********************/
#define DMA_CLEARDSTTRAN_Pos           (0U)
#define DMA_CLEARDSTTRAN_Msk           (0xFFUL << DMA_CLEARDSTTRAN_Pos)             /*!< 0x00000000000000FF */
#define DMA_CLEARDSTTRAN               DMA_CLEARDSTTRAN_Msk
#define DMA_CLEARDSTTRAN_0             (0x1UL  << DMA_CLEARDSTTRAN_Pos)             /*!< 0x0000000000000001 */
#define DMA_CLEARDSTTRAN_1             (0x2UL  << DMA_CLEARDSTTRAN_Pos)             /*!< 0x0000000000000002 */
#define DMA_CLEARDSTTRAN_2             (0x4UL  << DMA_CLEARDSTTRAN_Pos)             /*!< 0x0000000000000004 */
#define DMA_CLEARDSTTRAN_3             (0x8UL  << DMA_CLEARDSTTRAN_Pos)             /*!< 0x0000000000000008 */
#define DMA_CLEARDSTTRAN_4             (0x10UL << DMA_CLEARDSTTRAN_Pos)             /*!< 0x0000000000000010 */
#define DMA_CLEARDSTTRAN_5             (0x20UL << DMA_CLEARDSTTRAN_Pos)             /*!< 0x0000000000000020 */
#define DMA_CLEARDSTTRAN_6             (0x40UL << DMA_CLEARDSTTRAN_Pos)             /*!< 0x0000000000000040 */
#define DMA_CLEARDSTTRAN_7             (0x80UL << DMA_CLEARDSTTRAN_Pos)             /*!< 0x0000000000000080 */

/********************  Bit definition for CLEARERR register  ********************/
#define DMA_CLEARERR_Pos               (0U)
#define DMA_CLEARERR_Msk               (0xFFUL << DMA_CLEARERR_Pos)                 /*!< 0x00000000000000FF */
#define DMA_CLEARERR                   DMA_CLEARERR_Msk
#define DMA_CLEARERR_0                 (0x1UL  << DMA_CLEARERR_Pos)                 /*!< 0x0000000000000001 */
#define DMA_CLEARERR_1                 (0x2UL  << DMA_CLEARERR_Pos)                 /*!< 0x0000000000000002 */
#define DMA_CLEARERR_2                 (0x4UL  << DMA_CLEARERR_Pos)                 /*!< 0x0000000000000004 */
#define DMA_CLEARERR_3                 (0x8UL  << DMA_CLEARERR_Pos)                 /*!< 0x0000000000000008 */
#define DMA_CLEARERR_4                 (0x10UL << DMA_CLEARERR_Pos)                 /*!< 0x0000000000000010 */
#define DMA_CLEARERR_5                 (0x20UL << DMA_CLEARERR_Pos)                 /*!< 0x0000000000000020 */
#define DMA_CLEARERR_6                 (0x40UL << DMA_CLEARERR_Pos)                 /*!< 0x0000000000000040 */
#define DMA_CLEARERR_7                 (0x80UL << DMA_CLEARERR_Pos)                 /*!< 0x0000000000000080 */

/********************  Bit definition for STATUSINT register  ********************/
#define DMA_STATUSINT_ERR_Pos          (4U)
#define DMA_STATUSINT_ERR_Msk          (0x1UL << DMA_STATUSINT_ERR_Pos)             /*!< 0x0000000000000010 */
#define DMA_STATUSINT_ERR              DMA_STATUSINT_ERR_Msk
#define DMA_STATUSINT_DSTT_Pos         (3U)
#define DMA_STATUSINT_DSTT_Msk         (0x1UL << DMA_STATUSINT_DSTT_Pos)            /*!< 0x0000000000000008 */
#define DMA_STATUSINT_DSTT             DMA_STATUSINT_DSTT_Msk
#define DMA_STATUSINT_SRCT_Pos         (2U)
#define DMA_STATUSINT_SRCT_Msk         (0x1UL << DMA_STATUSINT_SRCT_Pos)            /*!< 0x0000000000000004 */
#define DMA_STATUSINT_SRCT             DMA_STATUSINT_SRCT_Msk
#define DMA_STATUSINT_BLOCK_Pos        (1U)
#define DMA_STATUSINT_BLOCK_Msk        (0x1UL << DMA_STATUSINT_BLOCK_Pos)           /*!< 0x0000000000000002 */
#define DMA_STATUSINT_BLOCK            DMA_STATUSINT_BLOCK_Msk
#define DMA_STATUSINT_TFR_Pos          (0U)
#define DMA_STATUSINT_TFR_Msk          (0x1UL << DMA_STATUSINT_TFR_Pos)             /*!< 0x0000000000000001 */
#define DMA_STATUSINT_TFR              DMA_STATUSINT_TFR_Msk

/********************  Bit definition for REQSRC register  ********************/
#define DMA_REQSRC_WE_Pos              (8U)
#define DMA_REQSRC_WE_Msk              (0xFFUL << DMA_REQSRC_WE_Pos)                /*!< 0x000000000000FF00 */
#define DMA_REQSRC_WE                  DMA_REQSRC_WE_Msk
#define DMA_REQSRC_WE_0                (0x1UL  << DMA_REQSRC_WE_Pos)                /*!< 0x0000000000000100 */
#define DMA_REQSRC_WE_1                (0x2UL  << DMA_REQSRC_WE_Pos)                /*!< 0x0000000000000200 */
#define DMA_REQSRC_WE_2                (0x4UL  << DMA_REQSRC_WE_Pos)                /*!< 0x0000000000000400 */
#define DMA_REQSRC_WE_3                (0x8UL  << DMA_REQSRC_WE_Pos)                /*!< 0x0000000000000800 */
#define DMA_REQSRC_WE_4                (0x10UL << DMA_REQSRC_WE_Pos)                /*!< 0x0000000000001000 */
#define DMA_REQSRC_WE_5                (0x20UL << DMA_REQSRC_WE_Pos)                /*!< 0x0000000000002000 */
#define DMA_REQSRC_WE_6                (0x40UL << DMA_REQSRC_WE_Pos)                /*!< 0x0000000000004000 */
#define DMA_REQSRC_WE_7                (0x80UL << DMA_REQSRC_WE_Pos)                /*!< 0x0000000000008000 */
#define DMA_REQSRC_Pos                 (0U)
#define DMA_REQSRC_Msk                 (0xFFUL << DMA_REQSRC_Pos)                   /*!< 0x00000000000000FF */
#define DMA_REQSRC                     DMA_REQSRC_Msk
#define DMA_REQSRC_0                   (0x1UL  << DMA_REQSRC_Pos)                   /*!< 0x0000000000000001 */
#define DMA_REQSRC_1                   (0x2UL  << DMA_REQSRC_Pos)                   /*!< 0x0000000000000002 */
#define DMA_REQSRC_2                   (0x4UL  << DMA_REQSRC_Pos)                   /*!< 0x0000000000000004 */
#define DMA_REQSRC_3                   (0x8UL  << DMA_REQSRC_Pos)                   /*!< 0x0000000000000008 */
#define DMA_REQSRC_4                   (0x10UL << DMA_REQSRC_Pos)                   /*!< 0x0000000000000010 */
#define DMA_REQSRC_5                   (0x20UL << DMA_REQSRC_Pos)                   /*!< 0x0000000000000020 */
#define DMA_REQSRC_6                   (0x40UL << DMA_REQSRC_Pos)                   /*!< 0x0000000000000040 */
#define DMA_REQSRC_7                   (0x80UL << DMA_REQSRC_Pos)                   /*!< 0x0000000000000080 */

/********************  Bit definition for REQDST register  ********************/
#define DMA_REQDST_WE_Pos              (8U)
#define DMA_REQDST_WE_Msk              (0xFFUL << DMA_REQDST_WE_Pos)                /*!< 0x000000000000FF00 */
#define DMA_REQDST_WE                  DMA_REQDST_WE_Msk
#define DMA_REQDST_WE_0                (0x1UL  << DMA_REQDST_WE_Pos)                /*!< 0x0000000000000100 */
#define DMA_REQDST_WE_1                (0x2UL  << DMA_REQDST_WE_Pos)                /*!< 0x0000000000000200 */
#define DMA_REQDST_WE_2                (0x4UL  << DMA_REQDST_WE_Pos)                /*!< 0x0000000000000400 */
#define DMA_REQDST_WE_3                (0x8UL  << DMA_REQDST_WE_Pos)                /*!< 0x0000000000000800 */
#define DMA_REQDST_WE_4                (0x10UL << DMA_REQDST_WE_Pos)                /*!< 0x0000000000001000 */
#define DMA_REQDST_WE_5                (0x20UL << DMA_REQDST_WE_Pos)                /*!< 0x0000000000002000 */
#define DMA_REQDST_WE_6                (0x40UL << DMA_REQDST_WE_Pos)                /*!< 0x0000000000004000 */
#define DMA_REQDST_WE_7                (0x80UL << DMA_REQDST_WE_Pos)                /*!< 0x0000000000008000 */
#define DMA_REQDST_Pos                 (0U)
#define DMA_REQDST_Msk                 (0xFFUL << DMA_REQDST_Pos)                   /*!< 0x00000000000000FF */
#define DMA_REQDST                     DMA_REQDST_Msk
#define DMA_REQDST_0                   (0x1UL  << DMA_REQDST_Pos)                   /*!< 0x0000000000000001 */
#define DMA_REQDST_1                   (0x2UL  << DMA_REQDST_Pos)                   /*!< 0x0000000000000002 */
#define DMA_REQDST_2                   (0x4UL  << DMA_REQDST_Pos)                   /*!< 0x0000000000000004 */
#define DMA_REQDST_3                   (0x8UL  << DMA_REQDST_Pos)                   /*!< 0x0000000000000008 */
#define DMA_REQDST_4                   (0x10UL << DMA_REQDST_Pos)                   /*!< 0x0000000000000010 */
#define DMA_REQDST_5                   (0x20UL << DMA_REQDST_Pos)                   /*!< 0x0000000000000020 */
#define DMA_REQDST_6                   (0x40UL << DMA_REQDST_Pos)                   /*!< 0x0000000000000040 */
#define DMA_REQDST_7                   (0x80UL << DMA_REQDST_Pos)                   /*!< 0x0000000000000080 */

/********************  Bit definition for SGLRQSRC register  ********************/
#define DMA_SGLRQSRC_WE_Pos            (8U)
#define DMA_SGLRQSRC_WE_Msk            (0xFFUL << DMA_SGLRQSRC_WE_Pos)              /*!< 0x000000000000FF00 */
#define DMA_SGLRQSRC_WE                DMA_SGLRQSRC_WE_Msk
#define DMA_SGLRQSRC_WE_0              (0x1UL  << DMA_SGLRQSRC_WE_Pos)              /*!< 0x0000000000000100 */
#define DMA_SGLRQSRC_WE_1              (0x2UL  << DMA_SGLRQSRC_WE_Pos)              /*!< 0x0000000000000200 */
#define DMA_SGLRQSRC_WE_2              (0x4UL  << DMA_SGLRQSRC_WE_Pos)              /*!< 0x0000000000000400 */
#define DMA_SGLRQSRC_WE_3              (0x8UL  << DMA_SGLRQSRC_WE_Pos)              /*!< 0x0000000000000800 */
#define DMA_SGLRQSRC_WE_4              (0x10UL << DMA_SGLRQSRC_WE_Pos)              /*!< 0x0000000000001000 */
#define DMA_SGLRQSRC_WE_5              (0x20UL << DMA_SGLRQSRC_WE_Pos)              /*!< 0x0000000000002000 */
#define DMA_SGLRQSRC_WE_6              (0x40UL << DMA_SGLRQSRC_WE_Pos)              /*!< 0x0000000000004000 */
#define DMA_SGLRQSRC_WE_7              (0x80UL << DMA_SGLRQSRC_WE_Pos)              /*!< 0x0000000000008000 */
#define DMA_SGLRQSRC_Pos               (0U)
#define DMA_SGLRQSRC_Msk               (0xFFUL << DMA_SGLRQSRC_Pos)                 /*!< 0x00000000000000FF */
#define DMA_SGLRQSRC                   DMA_SGLRQSRC_Msk
#define DMA_SGLRQSRC_0                 (0x1UL  << DMA_SGLRQSRC_Pos)                 /*!< 0x0000000000000001 */
#define DMA_SGLRQSRC_1                 (0x2UL  << DMA_SGLRQSRC_Pos)                 /*!< 0x0000000000000002 */
#define DMA_SGLRQSRC_2                 (0x4UL  << DMA_SGLRQSRC_Pos)                 /*!< 0x0000000000000004 */
#define DMA_SGLRQSRC_3                 (0x8UL  << DMA_SGLRQSRC_Pos)                 /*!< 0x0000000000000008 */
#define DMA_SGLRQSRC_4                 (0x10UL << DMA_SGLRQSRC_Pos)                 /*!< 0x0000000000000010 */
#define DMA_SGLRQSRC_5                 (0x20UL << DMA_SGLRQSRC_Pos)                 /*!< 0x0000000000000020 */
#define DMA_SGLRQSRC_6                 (0x40UL << DMA_SGLRQSRC_Pos)                 /*!< 0x0000000000000040 */
#define DMA_SGLRQSRC_7                 (0x80UL << DMA_SGLRQSRC_Pos)                 /*!< 0x0000000000000080 */

/********************  Bit definition for SGLRQDST register  ********************/
#define DMA_SGLRQDST_WE_Pos            (8U)
#define DMA_SGLRQDST_WE_Msk            (0xFFUL << DMA_SGLRQDST_WE_Pos)              /*!< 0x000000000000FF00 */
#define DMA_SGLRQDST_WE                DMA_SGLRQDST_WE_Msk
#define DMA_SGLRQDST_WE_0              (0x1UL  << DMA_SGLRQDST_WE_Pos)              /*!< 0x0000000000000100 */
#define DMA_SGLRQDST_WE_1              (0x2UL  << DMA_SGLRQDST_WE_Pos)              /*!< 0x0000000000000200 */
#define DMA_SGLRQDST_WE_2              (0x4UL  << DMA_SGLRQDST_WE_Pos)              /*!< 0x0000000000000400 */
#define DMA_SGLRQDST_WE_3              (0x8UL  << DMA_SGLRQDST_WE_Pos)              /*!< 0x0000000000000800 */
#define DMA_SGLRQDST_WE_4              (0x10UL << DMA_SGLRQDST_WE_Pos)              /*!< 0x0000000000001000 */
#define DMA_SGLRQDST_WE_5              (0x20UL << DMA_SGLRQDST_WE_Pos)              /*!< 0x0000000000002000 */
#define DMA_SGLRQDST_WE_6              (0x40UL << DMA_SGLRQDST_WE_Pos)              /*!< 0x0000000000004000 */
#define DMA_SGLRQDST_WE_7              (0x80UL << DMA_SGLRQDST_WE_Pos)              /*!< 0x0000000000008000 */
#define DMA_SGLRQDST_Pos               (0U)
#define DMA_SGLRQDST_Msk               (0xFFUL << DMA_SGLRQDST_Pos)                 /*!< 0x00000000000000FF */
#define DMA_SGLRQDST                   DMA_SGLRQDST_Msk
#define DMA_SGLRQDST_0                 (0x1UL  << DMA_SGLRQDST_Pos)                 /*!< 0x0000000000000001 */
#define DMA_SGLRQDST_1                 (0x2UL  << DMA_SGLRQDST_Pos)                 /*!< 0x0000000000000002 */
#define DMA_SGLRQDST_2                 (0x4UL  << DMA_SGLRQDST_Pos)                 /*!< 0x0000000000000004 */
#define DMA_SGLRQDST_3                 (0x8UL  << DMA_SGLRQDST_Pos)                 /*!< 0x0000000000000008 */
#define DMA_SGLRQDST_4                 (0x10UL << DMA_SGLRQDST_Pos)                 /*!< 0x0000000000000010 */
#define DMA_SGLRQDST_5                 (0x20UL << DMA_SGLRQDST_Pos)                 /*!< 0x0000000000000020 */
#define DMA_SGLRQDST_6                 (0x40UL << DMA_SGLRQDST_Pos)                 /*!< 0x0000000000000040 */
#define DMA_SGLRQDST_7                 (0x80UL << DMA_SGLRQDST_Pos)                 /*!< 0x0000000000000080 */

/********************  Bit definition for LSTSRC register  ********************/
#define DMA_LSTSRC_WE_Pos              (8U)
#define DMA_LSTSRC_WE_Msk              (0xFFUL << DMA_LSTSRC_WE_Pos)                /*!< 0x000000000000FF00 */
#define DMA_LSTSRC_WE                  DMA_LSTSRC_WE_Msk
#define DMA_LSTSRC_WE_0                (0x1UL  << DMA_LSTSRC_WE_Pos)                /*!< 0x0000000000000100 */
#define DMA_LSTSRC_WE_1                (0x2UL  << DMA_LSTSRC_WE_Pos)                /*!< 0x0000000000000200 */
#define DMA_LSTSRC_WE_2                (0x4UL  << DMA_LSTSRC_WE_Pos)                /*!< 0x0000000000000400 */
#define DMA_LSTSRC_WE_3                (0x8UL  << DMA_LSTSRC_WE_Pos)                /*!< 0x0000000000000800 */
#define DMA_LSTSRC_WE_4                (0x10UL << DMA_LSTSRC_WE_Pos)                /*!< 0x0000000000001000 */
#define DMA_LSTSRC_WE_5                (0x20UL << DMA_LSTSRC_WE_Pos)                /*!< 0x0000000000002000 */
#define DMA_LSTSRC_WE_6                (0x40UL << DMA_LSTSRC_WE_Pos)                /*!< 0x0000000000004000 */
#define DMA_LSTSRC_WE_7                (0x80UL << DMA_LSTSRC_WE_Pos)                /*!< 0x0000000000008000 */
#define DMA_LSTSRC_Pos                 (0U)
#define DMA_LSTSRC_Msk                 (0xFFUL << DMA_LSTSRC_Pos)                   /*!< 0x00000000000000FF */
#define DMA_LSTSRC                     DMA_LSTSRC_Msk
#define DMA_LSTSRC_0                   (0x1UL  << DMA_LSTSRC_Pos)                   /*!< 0x0000000000000001 */
#define DMA_LSTSRC_1                   (0x2UL  << DMA_LSTSRC_Pos)                   /*!< 0x0000000000000002 */
#define DMA_LSTSRC_2                   (0x4UL  << DMA_LSTSRC_Pos)                   /*!< 0x0000000000000004 */
#define DMA_LSTSRC_3                   (0x8UL  << DMA_LSTSRC_Pos)                   /*!< 0x0000000000000008 */
#define DMA_LSTSRC_4                   (0x10UL << DMA_LSTSRC_Pos)                   /*!< 0x0000000000000010 */
#define DMA_LSTSRC_5                   (0x20UL << DMA_LSTSRC_Pos)                   /*!< 0x0000000000000020 */
#define DMA_LSTSRC_6                   (0x40UL << DMA_LSTSRC_Pos)                   /*!< 0x0000000000000040 */
#define DMA_LSTSRC_7                   (0x80UL << DMA_LSTSRC_Pos)                   /*!< 0x0000000000000080 */

/********************  Bit definition for LSTDST register  ********************/
#define DMA_LSTDST_WE_Pos              (8U)
#define DMA_LSTDST_WE_Msk              (0xFFUL << DMA_LSTDST_WE_Pos)                /*!< 0x000000000000FF00 */
#define DMA_LSTDST_WE                  DMA_LSTDST_WE_Msk
#define DMA_LSTDST_WE_0                (0x1UL  << DMA_LSTDST_WE_Pos)                /*!< 0x0000000000000100 */
#define DMA_LSTDST_WE_1                (0x2UL  << DMA_LSTDST_WE_Pos)                /*!< 0x0000000000000200 */
#define DMA_LSTDST_WE_2                (0x4UL  << DMA_LSTDST_WE_Pos)                /*!< 0x0000000000000400 */
#define DMA_LSTDST_WE_3                (0x8UL  << DMA_LSTDST_WE_Pos)                /*!< 0x0000000000000800 */
#define DMA_LSTDST_WE_4                (0x10UL << DMA_LSTDST_WE_Pos)                /*!< 0x0000000000001000 */
#define DMA_LSTDST_WE_5                (0x20UL << DMA_LSTDST_WE_Pos)                /*!< 0x0000000000002000 */
#define DMA_LSTDST_WE_6                (0x40UL << DMA_LSTDST_WE_Pos)                /*!< 0x0000000000004000 */
#define DMA_LSTDST_WE_7                (0x80UL << DMA_LSTDST_WE_Pos)                /*!< 0x0000000000008000 */
#define DMA_LSTDST_Pos                 (0U)
#define DMA_LSTDST_Msk                 (0xFFUL << DMA_LSTDST_Pos)                   /*!< 0x00000000000000FF */
#define DMA_LSTDST                     DMA_LSTDST_Msk
#define DMA_LSTDST_0                   (0x1UL  << DMA_LSTDST_Pos)                   /*!< 0x0000000000000001 */
#define DMA_LSTDST_1                   (0x2UL  << DMA_LSTDST_Pos)                   /*!< 0x0000000000000002 */
#define DMA_LSTDST_2                   (0x4UL  << DMA_LSTDST_Pos)                   /*!< 0x0000000000000004 */
#define DMA_LSTDST_3                   (0x8UL  << DMA_LSTDST_Pos)                   /*!< 0x0000000000000008 */
#define DMA_LSTDST_4                   (0x10UL << DMA_LSTDST_Pos)                   /*!< 0x0000000000000010 */
#define DMA_LSTDST_5                   (0x20UL << DMA_LSTDST_Pos)                   /*!< 0x0000000000000020 */
#define DMA_LSTDST_6                   (0x40UL << DMA_LSTDST_Pos)                   /*!< 0x0000000000000040 */
#define DMA_LSTDST_7                   (0x80UL << DMA_LSTDST_Pos)                   /*!< 0x0000000000000080 */

/********************  Bit definition for CFG register  ********************/
#define DMA_DMACFG_DMA_EN_Pos          (0U)
#define DMA_DMACFG_DMA_EN_Msk          (0x1UL << DMA_DMACFG_DMA_EN_Pos)             /*!< 0x0000000000000001 */
#define DMA_DMACFG_DMA_EN              DMA_DMACFG_DMA_EN_Msk

/********************  Bit definition for CHEN register  ********************/
#define DMA_CHEN_WE_Pos                (8U)
#define DMA_CHEN_WE_Msk                (0xFFUL << DMA_CHEN_WE_Pos)                  /*!< 0x000000000000FF00 */
#define DMA_CHEN_WE                    DMA_CHEN_WE_Msk
#define DMA_CHEN_WE_0                  (0x1UL  << DMA_CHEN_WE_Pos)                  /*!< 0x0000000000000100 */
#define DMA_CHEN_WE_1                  (0x2UL  << DMA_CHEN_WE_Pos)                  /*!< 0x0000000000000200 */
#define DMA_CHEN_WE_2                  (0x4UL  << DMA_CHEN_WE_Pos)                  /*!< 0x0000000000000400 */
#define DMA_CHEN_WE_3                  (0x8UL  << DMA_CHEN_WE_Pos)                  /*!< 0x0000000000000800 */
#define DMA_CHEN_WE_4                  (0x10UL << DMA_CHEN_WE_Pos)                  /*!< 0x0000000000001000 */
#define DMA_CHEN_WE_5                  (0x20UL << DMA_CHEN_WE_Pos)                  /*!< 0x0000000000002000 */
#define DMA_CHEN_WE_6                  (0x40UL << DMA_CHEN_WE_Pos)                  /*!< 0x0000000000004000 */
#define DMA_CHEN_WE_7                  (0x80UL << DMA_CHEN_WE_Pos)                  /*!< 0x0000000000008000 */
#define DMA_CHEN_Pos                   (0U)
#define DMA_CHEN_Msk                   (0xFFUL << DMA_CHEN_Pos)                     /*!< 0x00000000000000FF */
#define DMA_CHEN                       DMA_CHEN_Msk
#define DMA_CHEN_0                     (0x1UL  << DMA_CHEN_Pos)                     /*!< 0x0000000000000001 */
#define DMA_CHEN_1                     (0x2UL  << DMA_CHEN_Pos)                     /*!< 0x0000000000000002 */
#define DMA_CHEN_2                     (0x4UL  << DMA_CHEN_Pos)                     /*!< 0x0000000000000004 */
#define DMA_CHEN_3                     (0x8UL  << DMA_CHEN_Pos)                     /*!< 0x0000000000000008 */
#define DMA_CHEN_4                     (0x10UL << DMA_CHEN_Pos)                     /*!< 0x0000000000000010 */
#define DMA_CHEN_5                     (0x20UL << DMA_CHEN_Pos)                     /*!< 0x0000000000000020 */
#define DMA_CHEN_6                     (0x40UL << DMA_CHEN_Pos)                     /*!< 0x0000000000000040 */
#define DMA_CHEN_7                     (0x80UL << DMA_CHEN_Pos)                     /*!< 0x0000000000000080 */

/********************  Bit definition for ID register  ********************/
#define DMA_ID_Pos                     (0U)
#define DMA_ID_Msk                     (0xFFFFFFFFUL << DMA_ID_Pos)                 /*!< 0x00000000FFFFFFFF */
#define DMA_ID                         DMA_ID_Msk

/********************  Bit definition for TEST register  ********************/
#define DMA_TEST_Pos                   (0U)
#define DMA_TEST_Msk                   (0x1UL << DMA_TEST_Pos)                      /*!< 0x0000000000000001 */
#define DMA_TEST                       DMA_TEST_Msk

/********************  Bit definition for CHSEL register  ********************/
#define DMA_CHSEL7_Pos                 (21U)
#define DMA_CHSEL7_Msk                 (0x7UL << DMA_CHSEL7_Pos)                    /*!< 0x0000000000E00000 */
#define DMA_CHSEL7                     DMA_CHSEL7_Msk
#define DMA_CHSEL7_0                   (0x1UL << DMA_CHSEL7_Pos)                    /*!< 0x0000000000200000 */
#define DMA_CHSEL7_1                   (0x2UL << DMA_CHSEL7_Pos)                    /*!< 0x0000000000400000 */
#define DMA_CHSEL7_2                   (0x4UL << DMA_CHSEL7_Pos)                    /*!< 0x0000000000800000 */
#define DMA_CHSEL6_Pos                 (18U)
#define DMA_CHSEL6_Msk                 (0x7UL << DMA_CHSEL6_Pos)                    /*!< 0x00000000001C0000 */
#define DMA_CHSEL6                     DMA_CHSEL6_Msk
#define DMA_CHSEL6_0                   (0x1UL << DMA_CHSEL6_Pos)                    /*!< 0x0000000000040000 */
#define DMA_CHSEL6_1                   (0x2UL << DMA_CHSEL6_Pos)                    /*!< 0x0000000000080000 */
#define DMA_CHSEL6_2                   (0x4UL << DMA_CHSEL6_Pos)                    /*!< 0x0000000000100000 */
#define DMA_CHSEL5_Pos                 (15U)
#define DMA_CHSEL5_Msk                 (0x7UL << DMA_CHSEL5_Pos)                    /*!< 0x0000000000038000 */
#define DMA_CHSEL5                     DMA_CHSEL5_Msk
#define DMA_CHSEL5_0                   (0x1UL << DMA_CHSEL5_Pos)                    /*!< 0x0000000000008000 */
#define DMA_CHSEL5_1                   (0x2UL << DMA_CHSEL5_Pos)                    /*!< 0x0000000000010000 */
#define DMA_CHSEL5_2                   (0x4UL << DMA_CHSEL5_Pos)                    /*!< 0x0000000000020000 */
#define DMA_CHSEL4_Pos                 (12U)
#define DMA_CHSEL4_Msk                 (0x7UL << DMA_CHSEL4_Pos)                    /*!< 0x0000000000007000 */
#define DMA_CHSEL4                     DMA_CHSEL4_Msk
#define DMA_CHSEL4_0                   (0x1UL << DMA_CHSEL4_Pos)                    /*!< 0x0000000000001000 */
#define DMA_CHSEL4_1                   (0x2UL << DMA_CHSEL4_Pos)                    /*!< 0x0000000000002000 */
#define DMA_CHSEL4_2                   (0x4UL << DMA_CHSEL4_Pos)                    /*!< 0x0000000000004000 */
#define DMA_CHSEL3_Pos                 (9U)
#define DMA_CHSEL3_Msk                 (0x7UL << DMA_CHSEL3_Pos)                    /*!< 0x0000000000000E00 */
#define DMA_CHSEL3                     DMA_CHSEL3_Msk
#define DMA_CHSEL3_0                   (0x1UL << DMA_CHSEL3_Pos)                    /*!< 0x0000000000000200 */
#define DMA_CHSEL3_1                   (0x2UL << DMA_CHSEL3_Pos)                    /*!< 0x0000000000000400 */
#define DMA_CHSEL3_2                   (0x4UL << DMA_CHSEL3_Pos)                    /*!< 0x0000000000000800 */
#define DMA_CHSEL2_Pos                 (6U)
#define DMA_CHSEL2_Msk                 (0x7UL << DMA_CHSEL2_Pos)                    /*!< 0x00000000000001C0 */
#define DMA_CHSEL2                     DMA_CHSEL2_Msk
#define DMA_CHSEL2_0                   (0x1UL << DMA_CHSEL2_Pos)                    /*!< 0x0000000000000040 */
#define DMA_CHSEL2_1                   (0x2UL << DMA_CHSEL2_Pos)                    /*!< 0x0000000000000080 */
#define DMA_CHSEL2_2                   (0x4UL << DMA_CHSEL2_Pos)                    /*!< 0x0000000000000100 */
#define DMA_CHSEL1_Pos                 (3U)
#define DMA_CHSEL1_Msk                 (0x7UL << DMA_CHSEL1_Pos)                    /*!< 0x0000000000000038 */
#define DMA_CHSEL1                     DMA_CHSEL1_Msk
#define DMA_CHSEL1_0                   (0x1UL << DMA_CHSEL1_Pos)                    /*!< 0x0000000000000008 */
#define DMA_CHSEL1_1                   (0x2UL << DMA_CHSEL1_Pos)                    /*!< 0x0000000000000010 */
#define DMA_CHSEL1_2                   (0x4UL << DMA_CHSEL1_Pos)                    /*!< 0x0000000000000020 */
#define DMA_CHSEL0_Pos                 (0U)
#define DMA_CHSEL0_Msk                 (0x7UL << DMA_CHSEL0_Pos)                    /*!< 0x0000000000000007 */
#define DMA_CHSEL0                     DMA_CHSEL0_Msk
#define DMA_CHSEL0_0                   (0x1UL << DMA_CHSEL0_Pos)                    /*!< 0x0000000000000001 */
#define DMA_CHSEL0_1                   (0x2UL << DMA_CHSEL0_Pos)                    /*!< 0x0000000000000002 */
#define DMA_CHSEL0_2                   (0x4UL << DMA_CHSEL0_Pos)                    /*!< 0x0000000000000004 */

/********************  Bit definition for COMPPARAMS6 register  ********************/
#define DMA_COM6_CH7_FIFO_DEPTH_Pos    (0U)
#define DMA_COM6_CH7_FIFO_DEPTH_Msk    (0x7000000000000000UL << DMA_COM6_CH7_FIFO_DEPTH_Pos)       /*!< 0x7000000000000000 */
#define DMA_COM6_CH7_FIFO_DEPTH        DMA_COM6_CH7_FIFO_DEPTH_Msk
#define DMA_COM6_CH7_FIFO_DEPTH_0      (0x1000000000000000UL << DMA_COM6_CH7_FIFO_DEPTH_Pos)       /*!< 0x1000000000000000 */
#define DMA_COM6_CH7_FIFO_DEPTH_1      (0x2000000000000000UL << DMA_COM6_CH7_FIFO_DEPTH_Pos)       /*!< 0x2000000000000000 */
#define DMA_COM6_CH7_FIFO_DEPTH_2      (0x4000000000000000UL << DMA_COM6_CH7_FIFO_DEPTH_Pos)       /*!< 0x4000000000000000 */
#define DMA_COM6_CH7_SMS_Pos           (0U)
#define DMA_COM6_CH7_SMS_Msk           (0xE00000000000000UL << DMA_COM6_CH7_SMS_Pos)               /*!< 0x0E00000000000000 */
#define DMA_COM6_CH7_SMS               DMA_COM6_CH7_SMS_Msk
#define DMA_COM6_CH7_SMS_0             (0x200000000000000UL << DMA_COM6_CH7_SMS_Pos)               /*!< 0x0200000000000000 */
#define DMA_COM6_CH7_SMS_1             (0x400000000000000UL << DMA_COM6_CH7_SMS_Pos)               /*!< 0x0400000000000000 */
#define DMA_COM6_CH7_SMS_2             (0x800000000000000UL << DMA_COM6_CH7_SMS_Pos)               /*!< 0x0800000000000000 */
#define DMA_COM6_CH7_LMS_Pos           (0U)
#define DMA_COM6_CH7_LMS_Msk           (0x1C0000000000000UL << DMA_COM6_CH7_LMS_Pos)               /*!< 0x01C0000000000000 */
#define DMA_COM6_CH7_LMS               DMA_COM6_CH7_LMS_Msk
#define DMA_COM6_CH7_LMS_0             (0x40000000000000UL  << DMA_COM6_CH7_LMS_Pos)               /*!< 0x0040000000000000 */
#define DMA_COM6_CH7_LMS_1             (0x80000000000000UL  << DMA_COM6_CH7_LMS_Pos)               /*!< 0x0080000000000000 */
#define DMA_COM6_CH7_LMS_2             (0x100000000000000UL << DMA_COM6_CH7_LMS_Pos)               /*!< 0x0100000000000000 */
#define DMA_COM6_CH7_DMS_Pos           (0U)
#define DMA_COM6_CH7_DMS_Msk           (0x38000000000000UL << DMA_COM6_CH7_DMS_Pos)                /*!< 0x0038000000000000 */
#define DMA_COM6_CH7_DMS               DMA_COM6_CH7_DMS_Msk
#define DMA_COM6_CH7_DMS_0             (0x8000000000000UL  << DMA_COM6_CH7_DMS_Pos)                /*!< 0x0008000000000000 */
#define DMA_COM6_CH7_DMS_1             (0x10000000000000UL << DMA_COM6_CH7_DMS_Pos)                /*!< 0x0010000000000000 */
#define DMA_COM6_CH7_DMS_2             (0x20000000000000UL << DMA_COM6_CH7_DMS_Pos)                /*!< 0x0020000000000000 */
#define DMA_COM6_CH7_MAX_MULT_SIZE_Pos (0U)
#define DMA_COM6_CH7_MAX_MULT_SIZE_Msk (0x7000000000000UL << DMA_COM6_CH7_MAX_MULT_SIZE_Pos)       /*!< 0x0007000000000000 */
#define DMA_COM6_CH7_MAX_MULT_SIZE     DMA_COM6_CH7_MAX_MULT_SIZE_Msk
#define DMA_COM6_CH7_MAX_MULT_SIZE_0   (0x1000000000000UL << DMA_COM6_CH7_MAX_MULT_SIZE_Pos)       /*!< 0x0001000000000000 */
#define DMA_COM6_CH7_MAX_MULT_SIZE_1   (0x2000000000000UL << DMA_COM6_CH7_MAX_MULT_SIZE_Pos)       /*!< 0x0002000000000000 */
#define DMA_COM6_CH7_MAX_MULT_SIZE_2   (0x4000000000000UL << DMA_COM6_CH7_MAX_MULT_SIZE_Pos)       /*!< 0x0004000000000000 */
#define DMA_COM6_CH7_FC_Pos            (0U)
#define DMA_COM6_CH7_FC_Msk            (0xC00000000000UL << DMA_COM6_CH7_FC_Pos)                   /*!< 0x0000C00000000000 */
#define DMA_COM6_CH7_FC                DMA_COM6_CH7_FC_Msk
#define DMA_COM6_CH7_FC_0              (0x400000000000UL << DMA_COM6_CH7_FC_Pos)                   /*!< 0x0000400000000000 */
#define DMA_COM6_CH7_FC_1              (0x800000000000UL << DMA_COM6_CH7_FC_Pos)                   /*!< 0x0000800000000000 */
#define DMA_COM6_CH7_HC_LLP_Pos        (0U)
#define DMA_COM6_CH7_HC_LLP_Msk        (0x200000000000UL << DMA_COM6_CH7_HC_LLP_Pos)               /*!< 0x0000200000000000 */
#define DMA_COM6_CH7_HC_LLP            DMA_COM6_CH7_HC_LLP_Msk
#define DMA_COM6_CH7_CTL_WB_EN_Pos     (0U)
#define DMA_COM6_CH7_CTL_WB_EN_Msk     (0x100000000000UL << DMA_COM6_CH7_CTL_WB_EN_Pos)            /*!< 0x0000100000000000 */
#define DMA_COM6_CH7_CTL_WB_EN         DMA_COM6_CH7_CTL_WB_EN_Msk
#define DMA_COM6_CH7_MULTI_BLK_EN_Pos  (0U)
#define DMA_COM6_CH7_MULTI_BLK_EN_Msk  (0x80000000000UL << DMA_COM6_CH7_MULTI_BLK_EN_Pos)          /*!< 0x0000080000000000 */
#define DMA_COM6_CH7_MULTI_BLK_EN      DMA_COM6_CH7_MULTI_BLK_EN_Msk
#define DMA_COM6_CH7_LOCK_EN_Pos       (0U)
#define DMA_COM6_CH7_LOCK_EN_Msk       (0x40000000000UL << DMA_COM6_CH7_LOCK_EN_Pos)               /*!< 0x0000040000000000 */
#define DMA_COM6_CH7_LOCK_EN           DMA_COM6_CH7_LOCK_EN_Msk
#define DMA_COM6_CH7_SRC_GAT_EN_Pos    (0U)
#define DMA_COM6_CH7_SRC_GAT_EN_Msk    (0x20000000000UL << DMA_COM6_CH7_SRC_GAT_EN_Pos)            /*!< 0x0000020000000000 */
#define DMA_COM6_CH7_SRC_GAT_EN        DMA_COM6_CH7_SRC_GAT_EN_Msk
#define DMA_COM6_CH7_DST_SCA_EN_Pos    (0U)
#define DMA_COM6_CH7_DST_SCA_EN_Msk    (0x10000000000UL << DMA_COM6_CH7_DST_SCA_EN_Pos)            /*!< 0x0000010000000000 */
#define DMA_COM6_CH7_DST_SCA_EN        DMA_COM6_CH7_DST_SCA_EN_Msk
#define DMA_COM6_CH7_STAT_SRC_Pos      (0U)
#define DMA_COM6_CH7_STAT_SRC_Msk      (0x8000000000UL << DMA_COM6_CH7_STAT_SRC_Pos)               /*!< 0x0000008000000000 */
#define DMA_COM6_CH7_STAT_SRC          DMA_COM6_CH7_STAT_SRC_Msk
#define DMA_COM6_CH7_STAT_DST_Pos      (0U)
#define DMA_COM6_CH7_STAT_DST_Msk      (0x4000000000UL << DMA_COM6_CH7_STAT_DST_Pos)               /*!< 0x0000004000000000 */
#define DMA_COM6_CH7_STAT_DST          DMA_COM6_CH7_STAT_DST_Msk
#define DMA_COM6_CH7_STW_Pos           (0U)
#define DMA_COM6_CH7_STW_Msk           (0x3800000000UL << DMA_COM6_CH7_STW_Pos)                    /*!< 0x0000003800000000 */
#define DMA_COM6_CH7_STW               DMA_COM6_CH7_STW_Msk
#define DMA_COM6_CH7_STW_0             (0x800000000UL  << DMA_COM6_CH7_STW_Pos)                    /*!< 0x0000000800000000 */
#define DMA_COM6_CH7_STW_1             (0x1000000000UL << DMA_COM6_CH7_STW_Pos)                    /*!< 0x0000001000000000 */
#define DMA_COM6_CH7_STW_2             (0x2000000000UL << DMA_COM6_CH7_STW_Pos)                    /*!< 0x0000002000000000 */
#define DMA_COM6_CH7_DTW_Pos           (0U)
#define DMA_COM6_CH7_DTW_Msk           (0x700000000UL << DMA_COM6_CH7_DTW_Pos)                     /*!< 0x0000000700000000 */
#define DMA_COM6_CH7_DTW               DMA_COM6_CH7_DTW_Msk
#define DMA_COM6_CH7_DTW_0             (0x100000000UL << DMA_COM6_CH7_DTW_Pos)                     /*!< 0x0000000100000000 */
#define DMA_COM6_CH7_DTW_1             (0x200000000UL << DMA_COM6_CH7_DTW_Pos)                     /*!< 0x0000000200000000 */
#define DMA_COM6_CH7_DTW_2             (0x400000000UL << DMA_COM6_CH7_DTW_Pos)                     /*!< 0x0000000400000000 */

/********************  Bit definition for COMPPARAMS5 register  ********************/
#define DMA_COM5_CH5_FIFO_DEPTH_Pos    (0U)
#define DMA_COM5_CH5_FIFO_DEPTH_Msk    (0x7000000000000000UL << DMA_COM5_CH5_FIFO_DEPTH_Pos)       /*!< 0x7000000000000000 */
#define DMA_COM5_CH5_FIFO_DEPTH        DMA_COM5_CH5_FIFO_DEPTH_Msk
#define DMA_COM5_CH5_FIFO_DEPTH_0      (0x1000000000000000UL << DMA_COM5_CH5_FIFO_DEPTH_Pos)       /*!< 0x1000000000000000 */
#define DMA_COM5_CH5_FIFO_DEPTH_1      (0x2000000000000000UL << DMA_COM5_CH5_FIFO_DEPTH_Pos)       /*!< 0x2000000000000000 */
#define DMA_COM5_CH5_FIFO_DEPTH_2      (0x4000000000000000UL << DMA_COM5_CH5_FIFO_DEPTH_Pos)       /*!< 0x4000000000000000 */
#define DMA_COM5_CH5_SMS_Pos           (0U)
#define DMA_COM5_CH5_SMS_Msk           (0xE00000000000000UL << DMA_COM5_CH5_SMS_Pos)               /*!< 0x0E00000000000000 */
#define DMA_COM5_CH5_SMS               DMA_COM5_CH5_SMS_Msk
#define DMA_COM5_CH5_SMS_0             (0x200000000000000UL << DMA_COM5_CH5_SMS_Pos)               /*!< 0x0200000000000000 */
#define DMA_COM5_CH5_SMS_1             (0x400000000000000UL << DMA_COM5_CH5_SMS_Pos)               /*!< 0x0400000000000000 */
#define DMA_COM5_CH5_SMS_2             (0x800000000000000UL << DMA_COM5_CH5_SMS_Pos)               /*!< 0x0800000000000000 */
#define DMA_COM5_CH5_LMS_Pos           (0U)
#define DMA_COM5_CH5_LMS_Msk           (0x1C0000000000000UL << DMA_COM5_CH5_LMS_Pos)               /*!< 0x01C0000000000000 */
#define DMA_COM5_CH5_LMS               DMA_COM5_CH5_LMS_Msk
#define DMA_COM5_CH5_LMS_0             (0x40000000000000UL  << DMA_COM5_CH5_LMS_Pos)               /*!< 0x0040000000000000 */
#define DMA_COM5_CH5_LMS_1             (0x80000000000000UL  << DMA_COM5_CH5_LMS_Pos)               /*!< 0x0080000000000000 */
#define DMA_COM5_CH5_LMS_2             (0x100000000000000UL << DMA_COM5_CH5_LMS_Pos)               /*!< 0x0100000000000000 */
#define DMA_COM5_CH5_DMS_Pos           (0U)
#define DMA_COM5_CH5_DMS_Msk           (0x38000000000000UL << DMA_COM5_CH5_DMS_Pos)                /*!< 0x0038000000000000 */
#define DMA_COM5_CH5_DMS               DMA_COM5_CH5_DMS_Msk
#define DMA_COM5_CH5_DMS_0             (0x8000000000000UL  << DMA_COM5_CH5_DMS_Pos)                /*!< 0x0008000000000000 */
#define DMA_COM5_CH5_DMS_1             (0x10000000000000UL << DMA_COM5_CH5_DMS_Pos)                /*!< 0x0010000000000000 */
#define DMA_COM5_CH5_DMS_2             (0x20000000000000UL << DMA_COM5_CH5_DMS_Pos)                /*!< 0x0020000000000000 */
#define DMA_COM5_CH5_MAX_MULT_SIZE_Pos (0U)
#define DMA_COM5_CH5_MAX_MULT_SIZE_Msk (0x7000000000000UL  << DMA_COM5_CH5_MAX_MULT_SIZE_Pos)      /*!< 0x0007000000000000 */
#define DMA_COM5_CH5_MAX_MULT_SIZE     DMA_COM5_CH5_MAX_MULT_SIZE_Msk
#define DMA_COM5_CH5_MAX_MULT_SIZE_0   (0x1000000000000UL  << DMA_COM5_CH5_MAX_MULT_SIZE_Pos)      /*!< 0x0001000000000000 */
#define DMA_COM5_CH5_MAX_MULT_SIZE_1   (0x2000000000000UL  << DMA_COM5_CH5_MAX_MULT_SIZE_Pos)      /*!< 0x0002000000000000 */
#define DMA_COM5_CH5_MAX_MULT_SIZE_2   (0x4000000000000UL  << DMA_COM5_CH5_MAX_MULT_SIZE_Pos)      /*!< 0x0004000000000000 */
#define DMA_COM5_CH5_FC_Pos            (0U)
#define DMA_COM5_CH5_FC_Msk            (0xC00000000000UL << DMA_COM5_CH5_FC_Pos)                   /*!< 0x0000C00000000000 */
#define DMA_COM5_CH5_FC                DMA_COM5_CH5_FC_Msk
#define DMA_COM5_CH5_FC_0              (0x400000000000UL << DMA_COM5_CH5_FC_Pos)                   /*!< 0x0000400000000000 */
#define DMA_COM5_CH5_FC_1              (0x800000000000UL << DMA_COM5_CH5_FC_Pos)                   /*!< 0x0000800000000000 */
#define DMA_COM5_CH5_HC_LLP_Pos        (0U)
#define DMA_COM5_CH5_HC_LLP_Msk        (0x200000000000UL << DMA_COM5_CH5_HC_LLP_Pos)               /*!< 0x0000200000000000 */
#define DMA_COM5_CH5_HC_LLP            DMA_COM5_CH5_HC_LLP_Msk
#define DMA_COM5_CH5_CTL_WB_EN_Pos     (0U)
#define DMA_COM5_CH5_CTL_WB_EN_Msk     (0x100000000000UL << DMA_COM5_CH5_CTL_WB_EN_Pos)            /*!< 0x0000100000000000 */
#define DMA_COM5_CH5_CTL_WB_EN         DMA_COM5_CH5_CTL_WB_EN_Msk
#define DMA_COM5_CH5_MULTI_BLK_EN_Pos  (0U)
#define DMA_COM5_CH5_MULTI_BLK_EN_Msk  (0x80000000000UL  << DMA_COM5_CH5_MULTI_BLK_EN_Pos)         /*!< 0x0000080000000000 */
#define DMA_COM5_CH5_MULTI_BLK_EN      DMA_COM5_CH5_MULTI_BLK_EN_Msk
#define DMA_COM5_CH5_LOCK_EN_Pos       (0U)
#define DMA_COM5_CH5_LOCK_EN_Msk       (0x40000000000UL << DMA_COM5_CH5_LOCK_EN_Pos)               /*!< 0x0000040000000000 */
#define DMA_COM5_CH5_LOCK_EN           DMA_COM5_CH5_LOCK_EN_Msk
#define DMA_COM5_CH5_SRC_GAT_EN_Pos    (0U)
#define DMA_COM5_CH5_SRC_GAT_EN_Msk    (0x20000000000UL << DMA_COM5_CH5_SRC_GAT_EN_Pos)            /*!< 0x0000020000000000 */
#define DMA_COM5_CH5_SRC_GAT_EN        DMA_COM5_CH5_SRC_GAT_EN_Msk
#define DMA_COM5_CH5_DST_SCA_EN_Pos    (0U)
#define DMA_COM5_CH5_DST_SCA_EN_Msk    (0x10000000000UL << DMA_COM5_CH5_DST_SCA_EN_Pos)            /*!< 0x0000010000000000 */
#define DMA_COM5_CH5_DST_SCA_EN        DMA_COM5_CH5_DST_SCA_EN_Msk
#define DMA_COM5_CH5_STAT_SRC_Pos      (0U)
#define DMA_COM5_CH5_STAT_SRC_Msk      (0x8000000000UL << DMA_COM5_CH5_STAT_SRC_Pos)               /*!< 0x0000008000000000 */
#define DMA_COM5_CH5_STAT_SRC          DMA_COM5_CH5_STAT_SRC_Msk
#define DMA_COM5_CH5_STAT_DST_Pos      (0U)
#define DMA_COM5_CH5_STAT_DST_Msk      (0x4000000000UL << DMA_COM5_CH5_STAT_DST_Pos)               /*!< 0x0000004000000000 */
#define DMA_COM5_CH5_STAT_DST          DMA_COM5_CH5_STAT_DST_Msk
#define DMA_COM5_CH5_STW_Pos           (0U)
#define DMA_COM5_CH5_STW_Msk           (0x3800000000UL << DMA_COM5_CH5_STW_Pos)                    /*!< 0x0000003800000000 */
#define DMA_COM5_CH5_STW               DMA_COM5_CH5_STW_Msk
#define DMA_COM5_CH5_STW_0             (0x800000000UL  << DMA_COM5_CH5_STW_Pos)                    /*!< 0x0000000800000000 */
#define DMA_COM5_CH5_STW_1             (0x1000000000UL << DMA_COM5_CH5_STW_Pos)                    /*!< 0x0000001000000000 */
#define DMA_COM5_CH5_STW_2             (0x2000000000UL << DMA_COM5_CH5_STW_Pos)                    /*!< 0x0000002000000000 */
#define DMA_COM5_CH5_DTW_Pos           (0U)
#define DMA_COM5_CH5_DTW_Msk           (0x700000000UL << DMA_COM5_CH5_DTW_Pos)                     /*!< 0x0000000700000000 */
#define DMA_COM5_CH5_DTW               DMA_COM5_CH5_DTW_Msk
#define DMA_COM5_CH5_DTW_0             (0x100000000UL << DMA_COM5_CH5_DTW_Pos)                     /*!< 0x0000000100000000 */
#define DMA_COM5_CH5_DTW_1             (0x200000000UL << DMA_COM5_CH5_DTW_Pos)                     /*!< 0x0000000200000000 */
#define DMA_COM5_CH5_DTW_2             (0x400000000UL << DMA_COM5_CH5_DTW_Pos)                     /*!< 0x0000000400000000 */
#define DMA_COM5_CH6_FIFO_DEPTH_Pos    (28U)
#define DMA_COM5_CH6_FIFO_DEPTH_Msk    (0x7UL << DMA_COM5_CH6_FIFO_DEPTH_Pos)       /*!< 0x0000000070000000 */
#define DMA_COM5_CH6_FIFO_DEPTH        DMA_COM5_CH6_FIFO_DEPTH_Msk
#define DMA_COM5_CH6_FIFO_DEPTH_0      (0x1UL << DMA_COM5_CH6_FIFO_DEPTH_Pos)       /*!< 0x0000000010000000 */
#define DMA_COM5_CH6_FIFO_DEPTH_1      (0x2UL << DMA_COM5_CH6_FIFO_DEPTH_Pos)       /*!< 0x0000000020000000 */
#define DMA_COM5_CH6_FIFO_DEPTH_2      (0x4UL << DMA_COM5_CH6_FIFO_DEPTH_Pos)       /*!< 0x0000000040000000 */
#define DMA_COM5_CH6_SMS_Pos           (25U)
#define DMA_COM5_CH6_SMS_Msk           (0x7UL << DMA_COM5_CH6_SMS_Pos)              /*!< 0x000000000E000000 */
#define DMA_COM5_CH6_SMS               DMA_COM5_CH6_SMS_Msk
#define DMA_COM5_CH6_SMS_0             (0x1UL << DMA_COM5_CH6_SMS_Pos)              /*!< 0x0000000002000000 */
#define DMA_COM5_CH6_SMS_1             (0x2UL << DMA_COM5_CH6_SMS_Pos)              /*!< 0x0000000004000000 */
#define DMA_COM5_CH6_SMS_2             (0x4UL << DMA_COM5_CH6_SMS_Pos)              /*!< 0x0000000008000000 */
#define DMA_COM5_CH6_LMS_Pos           (22U)
#define DMA_COM5_CH6_LMS_Msk           (0x7UL << DMA_COM5_CH6_LMS_Pos)              /*!< 0x0000000001C00000 */
#define DMA_COM5_CH6_LMS               DMA_COM5_CH6_LMS_Msk
#define DMA_COM5_CH6_LMS_0             (0x1UL << DMA_COM5_CH6_LMS_Pos)              /*!< 0x0000000000400000 */
#define DMA_COM5_CH6_LMS_1             (0x2UL << DMA_COM5_CH6_LMS_Pos)              /*!< 0x0000000000800000 */
#define DMA_COM5_CH6_LMS_2             (0x4UL << DMA_COM5_CH6_LMS_Pos)              /*!< 0x0000000001000000 */
#define DMA_COM5_CH6_DMS_Pos           (19U)
#define DMA_COM5_CH6_DMS_Msk           (0x7UL << DMA_COM5_CH6_DMS_Pos)              /*!< 0x0000000000380000 */
#define DMA_COM5_CH6_DMS               DMA_COM5_CH6_DMS_Msk
#define DMA_COM5_CH6_DMS_0             (0x1UL << DMA_COM5_CH6_DMS_Pos)              /*!< 0x0000000000080000 */
#define DMA_COM5_CH6_DMS_1             (0x2UL << DMA_COM5_CH6_DMS_Pos)              /*!< 0x0000000000100000 */
#define DMA_COM5_CH6_DMS_2             (0x4UL << DMA_COM5_CH6_DMS_Pos)              /*!< 0x0000000000200000 */
#define DMA_COM5_CH6_MAX_MULT_SIZE_Pos (16U)
#define DMA_COM5_CH6_MAX_MULT_SIZE_Msk (0x7UL << DMA_COM5_CH6_MAX_MULT_SIZE_Pos)    /*!< 0x0000000000070000 */
#define DMA_COM5_CH6_MAX_MULT_SIZE     DMA_COM5_CH6_MAX_MULT_SIZE_Msk
#define DMA_COM5_CH6_MAX_MULT_SIZE_0   (0x1UL << DMA_COM5_CH6_MAX_MULT_SIZE_Pos)    /*!< 0x0000000000010000 */
#define DMA_COM5_CH6_MAX_MULT_SIZE_1   (0x2UL << DMA_COM5_CH6_MAX_MULT_SIZE_Pos)    /*!< 0x0000000000020000 */
#define DMA_COM5_CH6_MAX_MULT_SIZE_2   (0x4UL << DMA_COM5_CH6_MAX_MULT_SIZE_Pos)    /*!< 0x0000000000040000 */
#define DMA_COM5_CH6_FC_Pos            (14U)
#define DMA_COM5_CH6_FC_Msk            (0x3UL << DMA_COM5_CH6_FC_Pos)               /*!< 0x000000000000C000 */
#define DMA_COM5_CH6_FC                DMA_COM5_CH6_FC_Msk
#define DMA_COM5_CH6_FC_0              (0x1UL << DMA_COM5_CH6_FC_Pos)               /*!< 0x0000000000004000 */
#define DMA_COM5_CH6_FC_1              (0x2UL << DMA_COM5_CH6_FC_Pos)               /*!< 0x0000000000008000 */
#define DMA_COM5_CH6_HC_LLP_Pos        (13U)
#define DMA_COM5_CH6_HC_LLP_Msk        (0x1UL << DMA_COM5_CH6_HC_LLP_Pos)           /*!< 0x0000000000002000 */
#define DMA_COM5_CH6_HC_LLP            DMA_COM5_CH6_HC_LLP_Msk
#define DMA_COM5_CH6_CTL_WB_EN_Pos     (12U)
#define DMA_COM5_CH6_CTL_WB_EN_Msk     (0x1UL << DMA_COM5_CH6_CTL_WB_EN_Pos)        /*!< 0x0000000000001000 */
#define DMA_COM5_CH6_CTL_WB_EN         DMA_COM5_CH6_CTL_WB_EN_Msk
#define DMA_COM5_CH6_MULTI_BLK_EN_Pos  (11U)
#define DMA_COM5_CH6_MULTI_BLK_EN_Msk  (0x1UL << DMA_COM5_CH6_MULTI_BLK_EN_Pos)     /*!< 0x0000000000000800 */
#define DMA_COM5_CH6_MULTI_BLK_EN      DMA_COM5_CH6_MULTI_BLK_EN_Msk
#define DMA_COM5_CH6_LOCK_EN_Pos       (10U)
#define DMA_COM5_CH6_LOCK_EN_Msk       (0x1UL << DMA_COM5_CH6_LOCK_EN_Pos)          /*!< 0x0000000000000400 */
#define DMA_COM5_CH6_LOCK_EN           DMA_COM5_CH6_LOCK_EN_Msk
#define DMA_COM5_CH6_SRC_GAT_EN_Pos    (9U)
#define DMA_COM5_CH6_SRC_GAT_EN_Msk    (0x1UL << DMA_COM5_CH6_SRC_GAT_EN_Pos)       /*!< 0x0000000000000200 */
#define DMA_COM5_CH6_SRC_GAT_EN        DMA_COM5_CH6_SRC_GAT_EN_Msk
#define DMA_COM5_CH6_DST_SCA_EN_Pos    (8U)
#define DMA_COM5_CH6_DST_SCA_EN_Msk    (0x1UL << DMA_COM5_CH6_DST_SCA_EN_Pos)       /*!< 0x0000000000000100 */
#define DMA_COM5_CH6_DST_SCA_EN        DMA_COM5_CH6_DST_SCA_EN_Msk
#define DMA_COM5_CH6_STAT_SRC_Pos      (7U)
#define DMA_COM5_CH6_STAT_SRC_Msk      (0x1UL << DMA_COM5_CH6_STAT_SRC_Pos)         /*!< 0x0000000000000080 */
#define DMA_COM5_CH6_STAT_SRC          DMA_COM5_CH6_STAT_SRC_Msk
#define DMA_COM5_CH6_STAT_DST_Pos      (6U)
#define DMA_COM5_CH6_STAT_DST_Msk      (0x1UL << DMA_COM5_CH6_STAT_DST_Pos)         /*!< 0x0000000000000040 */
#define DMA_COM5_CH6_STAT_DST          DMA_COM5_CH6_STAT_DST_Msk
#define DMA_COM5_CH6_STW_Pos           (3U)
#define DMA_COM5_CH6_STW_Msk           (0x7UL << DMA_COM5_CH6_STW_Pos)              /*!< 0x0000000000000038 */
#define DMA_COM5_CH6_STW               DMA_COM5_CH6_STW_Msk
#define DMA_COM5_CH6_STW_0             (0x1UL << DMA_COM5_CH6_STW_Pos)              /*!< 0x0000000000000008 */
#define DMA_COM5_CH6_STW_1             (0x2UL << DMA_COM5_CH6_STW_Pos)              /*!< 0x0000000000000010 */
#define DMA_COM5_CH6_STW_2             (0x4UL << DMA_COM5_CH6_STW_Pos)              /*!< 0x0000000000000020 */
#define DMA_COM5_CH6_DTW_Pos           (0U)
#define DMA_COM5_CH6_DTW_Msk           (0x7UL << DMA_COM5_CH6_DTW_Pos)              /*!< 0x0000000000000007 */
#define DMA_COM5_CH6_DTW               DMA_COM5_CH6_DTW_Msk
#define DMA_COM5_CH6_DTW_0             (0x1UL << DMA_COM5_CH6_DTW_Pos)              /*!< 0x0000000000000001 */
#define DMA_COM5_CH6_DTW_1             (0x2UL << DMA_COM5_CH6_DTW_Pos)              /*!< 0x0000000000000002 */
#define DMA_COM5_CH6_DTW_2             (0x4UL << DMA_COM5_CH6_DTW_Pos)              /*!< 0x0000000000000004 */

/********************  Bit definition for COMPPARAMS4 register  ********************/
#define DMA_COM4_CH3_FIFO_DEPTH_Pos    (0U)
#define DMA_COM4_CH3_FIFO_DEPTH_Msk    (0x7000000000000000UL << DMA_COM4_CH3_FIFO_DEPTH_Pos)       /*!< 0x7000000000000000 */
#define DMA_COM4_CH3_FIFO_DEPTH        DMA_COM4_CH3_FIFO_DEPTH_Msk
#define DMA_COM4_CH3_FIFO_DEPTH_0      (0x1000000000000000UL << DMA_COM4_CH3_FIFO_DEPTH_Pos)       /*!< 0x1000000000000000 */
#define DMA_COM4_CH3_FIFO_DEPTH_1      (0x2000000000000000UL << DMA_COM4_CH3_FIFO_DEPTH_Pos)       /*!< 0x2000000000000000 */
#define DMA_COM4_CH3_FIFO_DEPTH_2      (0x4000000000000000UL << DMA_COM4_CH3_FIFO_DEPTH_Pos)       /*!< 0x4000000000000000 */
#define DMA_COM4_CH3_SMS_Pos           (0U)
#define DMA_COM4_CH3_SMS_Msk           (0xE00000000000000UL << DMA_COM4_CH3_SMS_Pos)               /*!< 0x0E00000000000000 */
#define DMA_COM4_CH3_SMS               DMA_COM4_CH3_SMS_Msk
#define DMA_COM4_CH3_SMS_0             (0x200000000000000UL << DMA_COM4_CH3_SMS_Pos)               /*!< 0x0200000000000000 */
#define DMA_COM4_CH3_SMS_1             (0x400000000000000UL << DMA_COM4_CH3_SMS_Pos)               /*!< 0x0400000000000000 */
#define DMA_COM4_CH3_SMS_2             (0x800000000000000UL << DMA_COM4_CH3_SMS_Pos)               /*!< 0x0800000000000000 */
#define DMA_COM4_CH3_LMS_Pos           (0U)
#define DMA_COM4_CH3_LMS_Msk           (0x1C0000000000000UL << DMA_COM4_CH3_LMS_Pos)               /*!< 0x01C0000000000000 */
#define DMA_COM4_CH3_LMS               DMA_COM4_CH3_LMS_Msk
#define DMA_COM4_CH3_LMS_0             (0x40000000000000UL  << DMA_COM4_CH3_LMS_Pos)               /*!< 0x0040000000000000 */
#define DMA_COM4_CH3_LMS_1             (0x80000000000000UL  << DMA_COM4_CH3_LMS_Pos)               /*!< 0x0080000000000000 */
#define DMA_COM4_CH3_LMS_2             (0x100000000000000UL << DMA_COM4_CH3_LMS_Pos)               /*!< 0x0100000000000000 */
#define DMA_COM4_CH3_DMS_Pos           (0U)
#define DMA_COM4_CH3_DMS_Msk           (0x38000000000000UL << DMA_COM4_CH3_DMS_Pos)                /*!< 0x0038000000000000 */
#define DMA_COM4_CH3_DMS               DMA_COM4_CH3_DMS_Msk
#define DMA_COM4_CH3_DMS_0             (0x8000000000000UL  << DMA_COM4_CH3_DMS_Pos)                /*!< 0x0008000000000000 */
#define DMA_COM4_CH3_DMS_1             (0x10000000000000UL << DMA_COM4_CH3_DMS_Pos)                /*!< 0x0010000000000000 */
#define DMA_COM4_CH3_DMS_2             (0x20000000000000UL << DMA_COM4_CH3_DMS_Pos)                /*!< 0x0020000000000000 */
#define DMA_COM4_CH3_MAX_MULT_SIZE_Pos (0U)
#define DMA_COM4_CH3_MAX_MULT_SIZE_Msk (0x7000000000000UL  << DMA_COM4_CH3_MAX_MULT_SIZE_Pos)      /*!< 0x0007000000000000 */
#define DMA_COM4_CH3_MAX_MULT_SIZE     DMA_COM4_CH3_MAX_MULT_SIZE_Msk
#define DMA_COM4_CH3_MAX_MULT_SIZE_0   (0x1000000000000UL  << DMA_COM4_CH3_MAX_MULT_SIZE_Pos)      /*!< 0x0001000000000000 */
#define DMA_COM4_CH3_MAX_MULT_SIZE_1   (0x2000000000000UL  << DMA_COM4_CH3_MAX_MULT_SIZE_Pos)      /*!< 0x0002000000000000 */
#define DMA_COM4_CH3_MAX_MULT_SIZE_2   (0x4000000000000UL  << DMA_COM4_CH3_MAX_MULT_SIZE_Pos)      /*!< 0x0004000000000000 */
#define DMA_COM4_CH3_FC_Pos            (0U)
#define DMA_COM4_CH3_FC_Msk            (0xC00000000000UL << DMA_COM4_CH3_FC_Pos)                   /*!< 0x0000C00000000000 */
#define DMA_COM4_CH3_FC                DMA_COM4_CH3_FC_Msk
#define DMA_COM4_CH3_FC_0              (0x400000000000UL << DMA_COM4_CH3_FC_Pos)                   /*!< 0x0000400000000000 */
#define DMA_COM4_CH3_FC_1              (0x800000000000UL << DMA_COM4_CH3_FC_Pos)                   /*!< 0x0000800000000000 */
#define DMA_COM4_CH3_HC_LLP_Pos        (0U)
#define DMA_COM4_CH3_HC_LLP_Msk        (0x200000000000UL << DMA_COM4_CH3_HC_LLP_Pos)               /*!< 0x0000200000000000 */
#define DMA_COM4_CH3_HC_LLP            DMA_COM4_CH3_HC_LLP_Msk
#define DMA_COM4_CH3_CTL_WB_EN_Pos     (0U)
#define DMA_COM4_CH3_CTL_WB_EN_Msk     (0x100000000000UL << DMA_COM4_CH3_CTL_WB_EN_Pos)            /*!< 0x0000100000000000 */
#define DMA_COM4_CH3_CTL_WB_EN         DMA_COM4_CH3_CTL_WB_EN_Msk
#define DMA_COM4_CH3_MULTI_BLK_EN_Pos  (0U)
#define DMA_COM4_CH3_MULTI_BLK_EN_Msk  (0x80000000000UL  << DMA_COM4_CH3_MULTI_BLK_EN_Pos)         /*!< 0x0000080000000000 */
#define DMA_COM4_CH3_MULTI_BLK_EN      DMA_COM4_CH3_MULTI_BLK_EN_Msk
#define DMA_COM4_CH3_LOCK_EN_Pos       (0U)
#define DMA_COM4_CH3_LOCK_EN_Msk       (0x40000000000UL << DMA_COM4_CH3_LOCK_EN_Pos)               /*!< 0x0000040000000000 */
#define DMA_COM4_CH3_LOCK_EN           DMA_COM4_CH3_LOCK_EN_Msk
#define DMA_COM4_CH3_SRC_GAT_EN_Pos    (0U)
#define DMA_COM4_CH3_SRC_GAT_EN_Msk    (0x20000000000UL << DMA_COM4_CH3_SRC_GAT_EN_Pos)            /*!< 0x0000020000000000 */
#define DMA_COM4_CH3_SRC_GAT_EN        DMA_COM4_CH3_SRC_GAT_EN_Msk
#define DMA_COM4_CH3_DST_SCA_EN_Pos    (0U)
#define DMA_COM4_CH3_DST_SCA_EN_Msk    (0x10000000000UL << DMA_COM4_CH3_DST_SCA_EN_Pos)            /*!< 0x0000010000000000 */
#define DMA_COM4_CH3_DST_SCA_EN        DMA_COM4_CH3_DST_SCA_EN_Msk
#define DMA_COM4_CH3_STAT_SRC_Pos      (0U)
#define DMA_COM4_CH3_STAT_SRC_Msk      (0x8000000000UL << DMA_COM4_CH3_STAT_SRC_Pos)               /*!< 0x0000008000000000 */
#define DMA_COM4_CH3_STAT_SRC          DMA_COM4_CH3_STAT_SRC_Msk
#define DMA_COM4_CH3_STAT_DST_Pos      (0U)
#define DMA_COM4_CH3_STAT_DST_Msk      (0x4000000000UL << DMA_COM4_CH3_STAT_DST_Pos)               /*!< 0x0000004000000000 */
#define DMA_COM4_CH3_STAT_DST          DMA_COM4_CH3_STAT_DST_Msk
#define DMA_COM4_CH3_STW_Pos           (0U)
#define DMA_COM4_CH3_STW_Msk           (0x3800000000UL << DMA_COM4_CH3_STW_Pos)                    /*!< 0x0000003800000000 */
#define DMA_COM4_CH3_STW               DMA_COM4_CH3_STW_Msk
#define DMA_COM4_CH3_STW_0             (0x800000000UL  << DMA_COM4_CH3_STW_Pos)                    /*!< 0x0000000800000000 */
#define DMA_COM4_CH3_STW_1             (0x1000000000UL << DMA_COM4_CH3_STW_Pos)                    /*!< 0x0000001000000000 */
#define DMA_COM4_CH3_STW_2             (0x2000000000UL << DMA_COM4_CH3_STW_Pos)                    /*!< 0x0000002000000000 */
#define DMA_COM4_CH3_DTW_Pos           (0U)
#define DMA_COM4_CH3_DTW_Msk           (0x700000000UL << DMA_COM4_CH3_DTW_Pos)                     /*!< 0x0000000700000000 */
#define DMA_COM4_CH3_DTW               DMA_COM4_CH3_DTW_Msk
#define DMA_COM4_CH3_DTW_0             (0x100000000UL << DMA_COM4_CH3_DTW_Pos)                     /*!< 0x0000000100000000 */
#define DMA_COM4_CH3_DTW_1             (0x200000000UL << DMA_COM4_CH3_DTW_Pos)                     /*!< 0x0000000200000000 */
#define DMA_COM4_CH3_DTW_2             (0x400000000UL << DMA_COM4_CH3_DTW_Pos)                     /*!< 0x0000000400000000 */
#define DMA_COM4_CH4_FIFO_DEPTH_Pos    (28U)
#define DMA_COM4_CH4_FIFO_DEPTH_Msk    (0x7UL << DMA_COM4_CH4_FIFO_DEPTH_Pos)       /*!< 0x0000000070000000 */
#define DMA_COM4_CH4_FIFO_DEPTH        DMA_COM4_CH4_FIFO_DEPTH_Msk
#define DMA_COM4_CH4_FIFO_DEPTH_0      (0x1UL << DMA_COM4_CH4_FIFO_DEPTH_Pos)       /*!< 0x0000000010000000 */
#define DMA_COM4_CH4_FIFO_DEPTH_1      (0x2UL << DMA_COM4_CH4_FIFO_DEPTH_Pos)       /*!< 0x0000000020000000 */
#define DMA_COM4_CH4_FIFO_DEPTH_2      (0x4UL << DMA_COM4_CH4_FIFO_DEPTH_Pos)       /*!< 0x0000000040000000 */
#define DMA_COM4_CH4_SMS_Pos           (25U)
#define DMA_COM4_CH4_SMS_Msk           (0x7UL << DMA_COM4_CH4_SMS_Pos)              /*!< 0x000000000E000000 */
#define DMA_COM4_CH4_SMS               DMA_COM4_CH4_SMS_Msk
#define DMA_COM4_CH4_SMS_0             (0x1UL << DMA_COM4_CH4_SMS_Pos)              /*!< 0x0000000002000000 */
#define DMA_COM4_CH4_SMS_1             (0x2UL << DMA_COM4_CH4_SMS_Pos)              /*!< 0x0000000004000000 */
#define DMA_COM4_CH4_SMS_2             (0x4UL << DMA_COM4_CH4_SMS_Pos)              /*!< 0x0000000008000000 */
#define DMA_COM4_CH4_LMS_Pos           (22U)
#define DMA_COM4_CH4_LMS_Msk           (0x7UL << DMA_COM4_CH4_LMS_Pos)              /*!< 0x0000000001C00000 */
#define DMA_COM4_CH4_LMS               DMA_COM4_CH4_LMS_Msk
#define DMA_COM4_CH4_LMS_0             (0x1UL << DMA_COM4_CH4_LMS_Pos)              /*!< 0x0000000000400000 */
#define DMA_COM4_CH4_LMS_1             (0x2UL << DMA_COM4_CH4_LMS_Pos)              /*!< 0x0000000000800000 */
#define DMA_COM4_CH4_LMS_2             (0x4UL << DMA_COM4_CH4_LMS_Pos)              /*!< 0x0000000001000000 */
#define DMA_COM4_CH4_DMS_Pos           (19U)
#define DMA_COM4_CH4_DMS_Msk           (0x7UL << DMA_COM4_CH4_DMS_Pos)              /*!< 0x0000000000380000 */
#define DMA_COM4_CH4_DMS               DMA_COM4_CH4_DMS_Msk
#define DMA_COM4_CH4_DMS_0             (0x1UL << DMA_COM4_CH4_DMS_Pos)              /*!< 0x0000000000080000 */
#define DMA_COM4_CH4_DMS_1             (0x2UL << DMA_COM4_CH4_DMS_Pos)              /*!< 0x0000000000100000 */
#define DMA_COM4_CH4_DMS_2             (0x4UL << DMA_COM4_CH4_DMS_Pos)              /*!< 0x0000000000200000 */
#define DMA_COM4_CH4_MAX_MULT_SIZE_Pos (16U)
#define DMA_COM4_CH4_MAX_MULT_SIZE_Msk (0x7UL << DMA_COM4_CH4_MAX_MULT_SIZE_Pos)    /*!< 0x0000000000070000 */
#define DMA_COM4_CH4_MAX_MULT_SIZE     DMA_COM4_CH4_MAX_MULT_SIZE_Msk
#define DMA_COM4_CH4_MAX_MULT_SIZE_0   (0x1UL << DMA_COM4_CH4_MAX_MULT_SIZE_Pos)    /*!< 0x0000000000010000 */
#define DMA_COM4_CH4_MAX_MULT_SIZE_1   (0x2UL << DMA_COM4_CH4_MAX_MULT_SIZE_Pos)    /*!< 0x0000000000020000 */
#define DMA_COM4_CH4_MAX_MULT_SIZE_2   (0x4UL << DMA_COM4_CH4_MAX_MULT_SIZE_Pos)    /*!< 0x0000000000040000 */
#define DMA_COM4_CH4_FC_Pos            (14U)
#define DMA_COM4_CH4_FC_Msk            (0x3UL << DMA_COM4_CH4_FC_Pos)               /*!< 0x000000000000C000 */
#define DMA_COM4_CH4_FC                DMA_COM4_CH4_FC_Msk
#define DMA_COM4_CH4_FC_0              (0x1UL << DMA_COM4_CH4_FC_Pos)               /*!< 0x0000000000004000 */
#define DMA_COM4_CH4_FC_1              (0x2UL << DMA_COM4_CH4_FC_Pos)               /*!< 0x0000000000008000 */
#define DMA_COM4_CH4_HC_LLP_Pos        (13U)
#define DMA_COM4_CH4_HC_LLP_Msk        (0x1UL << DMA_COM4_CH4_HC_LLP_Pos)           /*!< 0x0000000000002000 */
#define DMA_COM4_CH4_HC_LLP            DMA_COM4_CH4_HC_LLP_Msk
#define DMA_COM4_CH4_CTL_WB_EN_Pos     (12U)
#define DMA_COM4_CH4_CTL_WB_EN_Msk     (0x1UL << DMA_COM4_CH4_CTL_WB_EN_Pos)        /*!< 0x0000000000001000 */
#define DMA_COM4_CH4_CTL_WB_EN         DMA_COM4_CH4_CTL_WB_EN_Msk
#define DMA_COM4_CH4_MULTI_BLK_EN_Pos  (11U)
#define DMA_COM4_CH4_MULTI_BLK_EN_Msk  (0x1UL << DMA_COM4_CH4_MULTI_BLK_EN_Pos)     /*!< 0x0000000000000800 */
#define DMA_COM4_CH4_MULTI_BLK_EN      DMA_COM4_CH4_MULTI_BLK_EN_Msk
#define DMA_COM4_CH4_LOCK_EN_Pos       (10U)
#define DMA_COM4_CH4_LOCK_EN_Msk       (0x1UL << DMA_COM4_CH4_LOCK_EN_Pos)          /*!< 0x0000000000000400 */
#define DMA_COM4_CH4_LOCK_EN           DMA_COM4_CH4_LOCK_EN_Msk
#define DMA_COM4_CH4_SRC_GAT_EN_Pos    (9U)
#define DMA_COM4_CH4_SRC_GAT_EN_Msk    (0x1UL << DMA_COM4_CH4_SRC_GAT_EN_Pos)       /*!< 0x0000000000000200 */
#define DMA_COM4_CH4_SRC_GAT_EN        DMA_COM4_CH4_SRC_GAT_EN_Msk
#define DMA_COM4_CH4_DST_SCA_EN_Pos    (8U)
#define DMA_COM4_CH4_DST_SCA_EN_Msk    (0x1UL << DMA_COM4_CH4_DST_SCA_EN_Pos)       /*!< 0x0000000000000100 */
#define DMA_COM4_CH4_DST_SCA_EN        DMA_COM4_CH4_DST_SCA_EN_Msk
#define DMA_COM4_CH4_STAT_SRC_Pos      (7U)
#define DMA_COM4_CH4_STAT_SRC_Msk      (0x1UL << DMA_COM4_CH4_STAT_SRC_Pos)         /*!< 0x0000000000000080 */
#define DMA_COM4_CH4_STAT_SRC          DMA_COM4_CH4_STAT_SRC_Msk
#define DMA_COM4_CH4_STAT_DST_Pos      (6U)
#define DMA_COM4_CH4_STAT_DST_Msk      (0x1UL << DMA_COM4_CH4_STAT_DST_Pos)         /*!< 0x0000000000000040 */
#define DMA_COM4_CH4_STAT_DST          DMA_COM4_CH4_STAT_DST_Msk
#define DMA_COM4_CH4_STW_Pos           (3U)
#define DMA_COM4_CH4_STW_Msk           (0x7UL << DMA_COM4_CH4_STW_Pos)              /*!< 0x0000000000000038 */
#define DMA_COM4_CH4_STW               DMA_COM4_CH4_STW_Msk
#define DMA_COM4_CH4_STW_0             (0x1UL << DMA_COM4_CH4_STW_Pos)              /*!< 0x0000000000000008 */
#define DMA_COM4_CH4_STW_1             (0x2UL << DMA_COM4_CH4_STW_Pos)              /*!< 0x0000000000000010 */
#define DMA_COM4_CH4_STW_2             (0x4UL << DMA_COM4_CH4_STW_Pos)              /*!< 0x0000000000000020 */
#define DMA_COM4_CH4_DTW_Pos           (0U)
#define DMA_COM4_CH4_DTW_Msk           (0x7UL << DMA_COM4_CH4_DTW_Pos)              /*!< 0x0000000000000007 */
#define DMA_COM4_CH4_DTW               DMA_COM4_CH4_DTW_Msk
#define DMA_COM4_CH4_DTW_0             (0x1UL << DMA_COM4_CH4_DTW_Pos)              /*!< 0x0000000000000001 */
#define DMA_COM4_CH4_DTW_1             (0x2UL << DMA_COM4_CH4_DTW_Pos)              /*!< 0x0000000000000002 */
#define DMA_COM4_CH4_DTW_2             (0x4UL << DMA_COM4_CH4_DTW_Pos)              /*!< 0x0000000000000004 */

/********************  Bit definition for COMPPARAMS3 register  ********************/
#define DMA_COM3_CH1_FIFO_DEPTH_Pos    (0U)
#define DMA_COM3_CH1_FIFO_DEPTH_Msk    (0x7000000000000000UL << DMA_COM3_CH1_FIFO_DEPTH_Pos)       /*!< 0x7000000000000000 */
#define DMA_COM3_CH1_FIFO_DEPTH        DMA_COM3_CH1_FIFO_DEPTH_Msk
#define DMA_COM3_CH1_FIFO_DEPTH_0      (0x1000000000000000UL << DMA_COM3_CH1_FIFO_DEPTH_Pos)       /*!< 0x1000000000000000 */
#define DMA_COM3_CH1_FIFO_DEPTH_1      (0x2000000000000000UL << DMA_COM3_CH1_FIFO_DEPTH_Pos)       /*!< 0x2000000000000000 */
#define DMA_COM3_CH1_FIFO_DEPTH_2      (0x4000000000000000UL << DMA_COM3_CH1_FIFO_DEPTH_Pos)       /*!< 0x4000000000000000 */
#define DMA_COM3_CH1_SMS_Pos           (0U)
#define DMA_COM3_CH1_SMS_Msk           (0xE00000000000000UL << DMA_COM3_CH1_SMS_Pos)               /*!< 0x0E00000000000000 */
#define DMA_COM3_CH1_SMS               DMA_COM3_CH1_SMS_Msk
#define DMA_COM3_CH1_SMS_0             (0x200000000000000UL << DMA_COM3_CH1_SMS_Pos)               /*!< 0x0200000000000000 */
#define DMA_COM3_CH1_SMS_1             (0x400000000000000UL << DMA_COM3_CH1_SMS_Pos)               /*!< 0x0400000000000000 */
#define DMA_COM3_CH1_SMS_2             (0x800000000000000UL << DMA_COM3_CH1_SMS_Pos)               /*!< 0x0800000000000000 */
#define DMA_COM3_CH1_LMS_Pos           (0U)
#define DMA_COM3_CH1_LMS_Msk           (0x1C0000000000000UL << DMA_COM3_CH1_LMS_Pos)               /*!< 0x01C0000000000000 */
#define DMA_COM3_CH1_LMS               DMA_COM3_CH1_LMS_Msk
#define DMA_COM3_CH1_LMS_0             (0x40000000000000UL  << DMA_COM3_CH1_LMS_Pos)               /*!< 0x0040000000000000 */
#define DMA_COM3_CH1_LMS_1             (0x80000000000000UL  << DMA_COM3_CH1_LMS_Pos)               /*!< 0x0080000000000000 */
#define DMA_COM3_CH1_LMS_2             (0x100000000000000UL << DMA_COM3_CH1_LMS_Pos)               /*!< 0x0100000000000000 */
#define DMA_COM3_CH1_DMS_Pos           (0U)
#define DMA_COM3_CH1_DMS_Msk           (0x38000000000000UL << DMA_COM3_CH1_DMS_Pos)                /*!< 0x0038000000000000 */
#define DMA_COM3_CH1_DMS               DMA_COM3_CH1_DMS_Msk
#define DMA_COM3_CH1_DMS_0             (0x8000000000000UL  << DMA_COM3_CH1_DMS_Pos)                /*!< 0x0008000000000000 */
#define DMA_COM3_CH1_DMS_1             (0x10000000000000UL << DMA_COM3_CH1_DMS_Pos)                /*!< 0x0010000000000000 */
#define DMA_COM3_CH1_DMS_2             (0x20000000000000UL << DMA_COM3_CH1_DMS_Pos)                /*!< 0x0020000000000000 */
#define DMA_COM3_CH1_MAX_MULT_SIZE_Pos (0U)
#define DMA_COM3_CH1_MAX_MULT_SIZE_Msk (0x7000000000000UL  << DMA_COM3_CH1_MAX_MULT_SIZE_Pos)      /*!< 0x0007000000000000 */
#define DMA_COM3_CH1_MAX_MULT_SIZE     DMA_COM3_CH1_MAX_MULT_SIZE_Msk
#define DMA_COM3_CH1_MAX_MULT_SIZE_0   (0x1000000000000UL  << DMA_COM3_CH1_MAX_MULT_SIZE_Pos)      /*!< 0x0001000000000000 */
#define DMA_COM3_CH1_MAX_MULT_SIZE_1   (0x2000000000000UL  << DMA_COM3_CH1_MAX_MULT_SIZE_Pos)      /*!< 0x0002000000000000 */
#define DMA_COM3_CH1_MAX_MULT_SIZE_2   (0x4000000000000UL  << DMA_COM3_CH1_MAX_MULT_SIZE_Pos)      /*!< 0x0004000000000000 */
#define DMA_COM3_CH1_FC_Pos            (0U)
#define DMA_COM3_CH1_FC_Msk            (0xC00000000000UL << DMA_COM3_CH1_FC_Pos)                   /*!< 0x0000C00000000000 */
#define DMA_COM3_CH1_FC                DMA_COM3_CH1_FC_Msk
#define DMA_COM3_CH1_FC_0              (0x400000000000UL << DMA_COM3_CH1_FC_Pos)                   /*!< 0x0000400000000000 */
#define DMA_COM3_CH1_FC_1              (0x800000000000UL << DMA_COM3_CH1_FC_Pos)                   /*!< 0x0000800000000000 */
#define DMA_COM3_CH1_HC_LLP_Pos        (0U)
#define DMA_COM3_CH1_HC_LLP_Msk        (0x200000000000UL << DMA_COM3_CH1_HC_LLP_Pos)               /*!< 0x0000200000000000 */
#define DMA_COM3_CH1_HC_LLP            DMA_COM3_CH1_HC_LLP_Msk
#define DMA_COM3_CH1_CTL_WB_EN_Pos     (0U)
#define DMA_COM3_CH1_CTL_WB_EN_Msk     (0x100000000000UL << DMA_COM3_CH1_CTL_WB_EN_Pos)            /*!< 0x0000100000000000 */
#define DMA_COM3_CH1_CTL_WB_EN         DMA_COM3_CH1_CTL_WB_EN_Msk
#define DMA_COM3_CH1_MULTI_BLK_EN_Pos  (0U)
#define DMA_COM3_CH1_MULTI_BLK_EN_Msk  (0x80000000000UL  << DMA_COM3_CH1_MULTI_BLK_EN_Pos)         /*!< 0x0000080000000000 */
#define DMA_COM3_CH1_MULTI_BLK_EN      DMA_COM3_CH1_MULTI_BLK_EN_Msk
#define DMA_COM3_CH1_LOCK_EN_Pos       (0U)
#define DMA_COM3_CH1_LOCK_EN_Msk       (0x40000000000UL << DMA_COM3_CH1_LOCK_EN_Pos)               /*!< 0x0000040000000000 */
#define DMA_COM3_CH1_LOCK_EN           DMA_COM3_CH1_LOCK_EN_Msk
#define DMA_COM3_CH1_SRC_GAT_EN_Pos    (0U)
#define DMA_COM3_CH1_SRC_GAT_EN_Msk    (0x20000000000UL << DMA_COM3_CH1_SRC_GAT_EN_Pos)            /*!< 0x0000020000000000 */
#define DMA_COM3_CH1_SRC_GAT_EN        DMA_COM3_CH1_SRC_GAT_EN_Msk
#define DMA_COM3_CH1_DST_SCA_EN_Pos    (0U)
#define DMA_COM3_CH1_DST_SCA_EN_Msk    (0x10000000000UL << DMA_COM3_CH1_DST_SCA_EN_Pos)            /*!< 0x0000010000000000 */
#define DMA_COM3_CH1_DST_SCA_EN        DMA_COM3_CH1_DST_SCA_EN_Msk
#define DMA_COM3_CH1_STAT_SRC_Pos      (0U)
#define DMA_COM3_CH1_STAT_SRC_Msk      (0x8000000000UL << DMA_COM3_CH1_STAT_SRC_Pos)               /*!< 0x0000008000000000 */
#define DMA_COM3_CH1_STAT_SRC          DMA_COM3_CH1_STAT_SRC_Msk
#define DMA_COM3_CH1_STAT_DST_Pos      (0U)
#define DMA_COM3_CH1_STAT_DST_Msk      (0x4000000000UL << DMA_COM3_CH1_STAT_DST_Pos)               /*!< 0x0000004000000000 */
#define DMA_COM3_CH1_STAT_DST          DMA_COM3_CH1_STAT_DST_Msk
#define DMA_COM3_CH1_STW_Pos           (0U)
#define DMA_COM3_CH1_STW_Msk           (0x3800000000UL << DMA_COM3_CH1_STW_Pos)                    /*!< 0x0000003800000000 */
#define DMA_COM3_CH1_STW               DMA_COM3_CH1_STW_Msk
#define DMA_COM3_CH1_STW_0             (0x800000000UL  << DMA_COM3_CH1_STW_Pos)                    /*!< 0x0000000800000000 */
#define DMA_COM3_CH1_STW_1             (0x1000000000UL << DMA_COM3_CH1_STW_Pos)                    /*!< 0x0000001000000000 */
#define DMA_COM3_CH1_STW_2             (0x2000000000UL << DMA_COM3_CH1_STW_Pos)                    /*!< 0x0000002000000000 */
#define DMA_COM3_CH1_DTW_Pos           (0U)
#define DMA_COM3_CH1_DTW_Msk           (0x700000000UL << DMA_COM3_CH1_DTW_Pos)                     /*!< 0x0000000700000000 */
#define DMA_COM3_CH1_DTW               DMA_COM3_CH1_DTW_Msk
#define DMA_COM3_CH1_DTW_0             (0x100000000UL << DMA_COM3_CH1_DTW_Pos)                     /*!< 0x0000000100000000 */
#define DMA_COM3_CH1_DTW_1             (0x200000000UL << DMA_COM3_CH1_DTW_Pos)                     /*!< 0x0000000200000000 */
#define DMA_COM3_CH1_DTW_2             (0x400000000UL << DMA_COM3_CH1_DTW_Pos)                     /*!< 0x0000000400000000 */
#define DMA_COM3_CH2_FIFO_DEPTH_Pos    (28U)
#define DMA_COM3_CH2_FIFO_DEPTH_Msk    (0x7UL << DMA_COM3_CH2_FIFO_DEPTH_Pos)       /*!< 0x0000000070000000 */
#define DMA_COM3_CH2_FIFO_DEPTH        DMA_COM3_CH2_FIFO_DEPTH_Msk
#define DMA_COM3_CH2_FIFO_DEPTH_0      (0x1UL << DMA_COM3_CH2_FIFO_DEPTH_Pos)       /*!< 0x0000000010000000 */
#define DMA_COM3_CH2_FIFO_DEPTH_1      (0x2UL << DMA_COM3_CH2_FIFO_DEPTH_Pos)       /*!< 0x0000000020000000 */
#define DMA_COM3_CH2_FIFO_DEPTH_2      (0x4UL << DMA_COM3_CH2_FIFO_DEPTH_Pos)       /*!< 0x0000000040000000 */
#define DMA_COM3_CH2_SMS_Pos           (25U)
#define DMA_COM3_CH2_SMS_Msk           (0x7UL << DMA_COM3_CH2_SMS_Pos)              /*!< 0x000000000E000000 */
#define DMA_COM3_CH2_SMS               DMA_COM3_CH2_SMS_Msk
#define DMA_COM3_CH2_SMS_0             (0x1UL << DMA_COM3_CH2_SMS_Pos)              /*!< 0x0000000002000000 */
#define DMA_COM3_CH2_SMS_1             (0x2UL << DMA_COM3_CH2_SMS_Pos)              /*!< 0x0000000004000000 */
#define DMA_COM3_CH2_SMS_2             (0x4UL << DMA_COM3_CH2_SMS_Pos)              /*!< 0x0000000008000000 */
#define DMA_COM3_CH2_LMS_Pos           (22U)
#define DMA_COM3_CH2_LMS_Msk           (0x7UL << DMA_COM3_CH2_LMS_Pos)              /*!< 0x0000000001C00000 */
#define DMA_COM3_CH2_LMS               DMA_COM3_CH2_LMS_Msk
#define DMA_COM3_CH2_LMS_0             (0x1UL << DMA_COM3_CH2_LMS_Pos)              /*!< 0x0000000000400000 */
#define DMA_COM3_CH2_LMS_1             (0x2UL << DMA_COM3_CH2_LMS_Pos)              /*!< 0x0000000000800000 */
#define DMA_COM3_CH2_LMS_2             (0x4UL << DMA_COM3_CH2_LMS_Pos)              /*!< 0x0000000001000000 */
#define DMA_COM3_CH2_DMS_Pos           (19U)
#define DMA_COM3_CH2_DMS_Msk           (0x7UL << DMA_COM3_CH2_DMS_Pos)              /*!< 0x0000000000380000 */
#define DMA_COM3_CH2_DMS               DMA_COM3_CH2_DMS_Msk
#define DMA_COM3_CH2_DMS_0             (0x1UL << DMA_COM3_CH2_DMS_Pos)              /*!< 0x0000000000080000 */
#define DMA_COM3_CH2_DMS_1             (0x2UL << DMA_COM3_CH2_DMS_Pos)              /*!< 0x0000000000100000 */
#define DMA_COM3_CH2_DMS_2             (0x4UL << DMA_COM3_CH2_DMS_Pos)              /*!< 0x0000000000200000 */
#define DMA_COM3_CH2_MAX_MULT_SIZE_Pos (16U)
#define DMA_COM3_CH2_MAX_MULT_SIZE_Msk (0x7UL << DMA_COM3_CH2_MAX_MULT_SIZE_Pos)    /*!< 0x0000000000070000 */
#define DMA_COM3_CH2_MAX_MULT_SIZE     DMA_COM3_CH2_MAX_MULT_SIZE_Msk
#define DMA_COM3_CH2_MAX_MULT_SIZE_0   (0x1UL << DMA_COM3_CH2_MAX_MULT_SIZE_Pos)    /*!< 0x0000000000010000 */
#define DMA_COM3_CH2_MAX_MULT_SIZE_1   (0x2UL << DMA_COM3_CH2_MAX_MULT_SIZE_Pos)    /*!< 0x0000000000020000 */
#define DMA_COM3_CH2_MAX_MULT_SIZE_2   (0x4UL << DMA_COM3_CH2_MAX_MULT_SIZE_Pos)    /*!< 0x0000000000040000 */
#define DMA_COM3_CH2_FC_Pos            (14U)
#define DMA_COM3_CH2_FC_Msk            (0x3UL << DMA_COM3_CH2_FC_Pos)               /*!< 0x000000000000C000 */
#define DMA_COM3_CH2_FC                DMA_COM3_CH2_FC_Msk
#define DMA_COM3_CH2_FC_0              (0x1UL << DMA_COM3_CH2_FC_Pos)               /*!< 0x0000000000004000 */
#define DMA_COM3_CH2_FC_1              (0x2UL << DMA_COM3_CH2_FC_Pos)               /*!< 0x0000000000008000 */
#define DMA_COM3_CH2_HC_LLP_Pos        (13U)
#define DMA_COM3_CH2_HC_LLP_Msk        (0x1UL << DMA_COM3_CH2_HC_LLP_Pos)           /*!< 0x0000000000002000 */
#define DMA_COM3_CH2_HC_LLP            DMA_COM3_CH2_HC_LLP_Msk
#define DMA_COM3_CH2_CTL_WB_EN_Pos     (12U)
#define DMA_COM3_CH2_CTL_WB_EN_Msk     (0x1UL << DMA_COM3_CH2_CTL_WB_EN_Pos)        /*!< 0x0000000000001000 */
#define DMA_COM3_CH2_CTL_WB_EN         DMA_COM3_CH2_CTL_WB_EN_Msk
#define DMA_COM3_CH2_MULTI_BLK_EN_Pos  (11U)
#define DMA_COM3_CH2_MULTI_BLK_EN_Msk  (0x1UL << DMA_COM3_CH2_MULTI_BLK_EN_Pos)     /*!< 0x0000000000000800 */
#define DMA_COM3_CH2_MULTI_BLK_EN      DMA_COM3_CH2_MULTI_BLK_EN_Msk
#define DMA_COM3_CH2_LOCK_EN_Pos       (10U)
#define DMA_COM3_CH2_LOCK_EN_Msk       (0x1UL << DMA_COM3_CH2_LOCK_EN_Pos)          /*!< 0x0000000000000400 */
#define DMA_COM3_CH2_LOCK_EN           DMA_COM3_CH2_LOCK_EN_Msk
#define DMA_COM3_CH2_SRC_GAT_EN_Pos    (9U)
#define DMA_COM3_CH2_SRC_GAT_EN_Msk    (0x1UL << DMA_COM3_CH2_SRC_GAT_EN_Pos)       /*!< 0x0000000000000200 */
#define DMA_COM3_CH2_SRC_GAT_EN        DMA_COM3_CH2_SRC_GAT_EN_Msk
#define DMA_COM3_CH2_DST_SCA_EN_Pos    (8U)
#define DMA_COM3_CH2_DST_SCA_EN_Msk    (0x1UL << DMA_COM3_CH2_DST_SCA_EN_Pos)       /*!< 0x0000000000000100 */
#define DMA_COM3_CH2_DST_SCA_EN        DMA_COM3_CH2_DST_SCA_EN_Msk
#define DMA_COM3_CH2_STAT_SRC_Pos      (7U)
#define DMA_COM3_CH2_STAT_SRC_Msk      (0x1UL << DMA_COM3_CH2_STAT_SRC_Pos)         /*!< 0x0000000000000080 */
#define DMA_COM3_CH2_STAT_SRC          DMA_COM3_CH2_STAT_SRC_Msk
#define DMA_COM3_CH2_STAT_DST_Pos      (6U)
#define DMA_COM3_CH2_STAT_DST_Msk      (0x1UL << DMA_COM3_CH2_STAT_DST_Pos)         /*!< 0x0000000000000040 */
#define DMA_COM3_CH2_STAT_DST          DMA_COM3_CH2_STAT_DST_Msk
#define DMA_COM3_CH2_STW_Pos           (3U)
#define DMA_COM3_CH2_STW_Msk           (0x7UL << DMA_COM3_CH2_STW_Pos)              /*!< 0x0000000000000038 */
#define DMA_COM3_CH2_STW               DMA_COM3_CH2_STW_Msk
#define DMA_COM3_CH2_STW_0             (0x1UL << DMA_COM3_CH2_STW_Pos)              /*!< 0x0000000000000008 */
#define DMA_COM3_CH2_STW_1             (0x2UL << DMA_COM3_CH2_STW_Pos)              /*!< 0x0000000000000010 */
#define DMA_COM3_CH2_STW_2             (0x4UL << DMA_COM3_CH2_STW_Pos)              /*!< 0x0000000000000020 */
#define DMA_COM3_CH2_DTW_Pos           (0U)
#define DMA_COM3_CH2_DTW_Msk           (0x7UL << DMA_COM3_CH2_DTW_Pos)              /*!< 0x0000000000000007 */
#define DMA_COM3_CH2_DTW               DMA_COM3_CH2_DTW_Msk
#define DMA_COM3_CH2_DTW_0             (0x1UL << DMA_COM3_CH2_DTW_Pos)              /*!< 0x0000000000000001 */
#define DMA_COM3_CH2_DTW_1             (0x2UL << DMA_COM3_CH2_DTW_Pos)              /*!< 0x0000000000000002 */
#define DMA_COM3_CH2_DTW_2             (0x4UL << DMA_COM3_CH2_DTW_Pos)              /*!< 0x0000000000000004 */

/********************  Bit definition for COMPPARAMS2 register  ********************/
#define DMA_COM2_CH7_MULTI_BLK_TYPE_Pos    (0U)
#define DMA_COM2_CH7_MULTI_BLK_TYPE_Msk    (0xF000000000000000UL << DMA_COM2_CH7_MULTI_BLK_TYPE_Pos)   /*!< 0xF000000000000000 */
#define DMA_COM2_CH7_MULTI_BLK_TYPE        DMA_COM2_CH7_MULTI_BLK_TYPE_Msk
#define DMA_COM2_CH7_MULTI_BLK_TYPE_0      (0x1000000000000000UL << DMA_COM2_CH7_MULTI_BLK_TYPE_Pos)   /*!< 0x1000000000000000 */
#define DMA_COM2_CH7_MULTI_BLK_TYPE_1      (0x2000000000000000UL << DMA_COM2_CH7_MULTI_BLK_TYPE_Pos)   /*!< 0x2000000000000000 */
#define DMA_COM2_CH7_MULTI_BLK_TYPE_2      (0x4000000000000000UL << DMA_COM2_CH7_MULTI_BLK_TYPE_Pos)   /*!< 0x4000000000000000 */
#define DMA_COM2_CH7_MULTI_BLK_TYPE_3      (0x8000000000000000UL << DMA_COM2_CH7_MULTI_BLK_TYPE_Pos)   /*!< 0x8000000000000000 */
#define DMA_COM2_CH6_MULTI_BLK_TYPE_Pos    (0U)
#define DMA_COM2_CH6_MULTI_BLK_TYPE_Msk    (0xF00000000000000UL << DMA_COM2_CH6_MULTI_BLK_TYPE_Pos)    /*!< 0x0F00000000000000 */
#define DMA_COM2_CH6_MULTI_BLK_TYPE        DMA_COM2_CH6_MULTI_BLK_TYPE_Msk
#define DMA_COM2_CH6_MULTI_BLK_TYPE_0      (0x100000000000000UL << DMA_COM2_CH6_MULTI_BLK_TYPE_Pos)    /*!< 0x0100000000000000 */
#define DMA_COM2_CH6_MULTI_BLK_TYPE_1      (0x200000000000000UL << DMA_COM2_CH6_MULTI_BLK_TYPE_Pos)    /*!< 0x0200000000000000 */
#define DMA_COM2_CH6_MULTI_BLK_TYPE_2      (0x400000000000000UL << DMA_COM2_CH6_MULTI_BLK_TYPE_Pos)    /*!< 0x0400000000000000 */
#define DMA_COM2_CH6_MULTI_BLK_TYPE_3      (0x800000000000000UL << DMA_COM2_CH6_MULTI_BLK_TYPE_Pos)    /*!< 0x0800000000000000 */
#define DMA_COM2_CH5_MULTI_BLK_TYPE_Pos    (0U)
#define DMA_COM2_CH5_MULTI_BLK_TYPE_Msk    (0xF0000000000000UL << DMA_COM2_CH5_MULTI_BLK_TYPE_Pos)     /*!< 0x00F0000000000000 */
#define DMA_COM2_CH5_MULTI_BLK_TYPE        DMA_COM2_CH5_MULTI_BLK_TYPE_Msk
#define DMA_COM2_CH5_MULTI_BLK_TYPE_0      (0x10000000000000UL << DMA_COM2_CH5_MULTI_BLK_TYPE_Pos)     /*!< 0x0010000000000000 */
#define DMA_COM2_CH5_MULTI_BLK_TYPE_1      (0x20000000000000UL << DMA_COM2_CH5_MULTI_BLK_TYPE_Pos)     /*!< 0x0020000000000000 */
#define DMA_COM2_CH5_MULTI_BLK_TYPE_2      (0x40000000000000UL << DMA_COM2_CH5_MULTI_BLK_TYPE_Pos)     /*!< 0x0040000000000000 */
#define DMA_COM2_CH5_MULTI_BLK_TYPE_3      (0x80000000000000UL << DMA_COM2_CH5_MULTI_BLK_TYPE_Pos)     /*!< 0x0080000000000000 */
#define DMA_COM2_CH4_MULTI_BLK_TYPE_Pos    (0U)
#define DMA_COM2_CH4_MULTI_BLK_TYPE_Msk    (0xF000000000000UL << DMA_COM2_CH4_MULTI_BLK_TYPE_Pos)      /*!< 0x000F000000000000 */
#define DMA_COM2_CH4_MULTI_BLK_TYPE        DMA_COM2_CH4_MULTI_BLK_TYPE_Msk
#define DMA_COM2_CH4_MULTI_BLK_TYPE_0      (0x1000000000000UL << DMA_COM2_CH4_MULTI_BLK_TYPE_Pos)      /*!< 0x0001000000000000 */
#define DMA_COM2_CH4_MULTI_BLK_TYPE_1      (0x2000000000000UL << DMA_COM2_CH4_MULTI_BLK_TYPE_Pos)      /*!< 0x0002000000000000 */
#define DMA_COM2_CH4_MULTI_BLK_TYPE_2      (0x4000000000000UL << DMA_COM2_CH4_MULTI_BLK_TYPE_Pos)      /*!< 0x0004000000000000 */
#define DMA_COM2_CH4_MULTI_BLK_TYPE_3      (0x8000000000000UL << DMA_COM2_CH4_MULTI_BLK_TYPE_Pos)      /*!< 0x0008000000000000 */
#define DMA_COM2_CH3_MULTI_BLK_TYPE_Pos    (0U)
#define DMA_COM2_CH3_MULTI_BLK_TYPE_Msk    (0xF00000000000UL << DMA_COM2_CH3_MULTI_BLK_TYPE_Pos)       /*!< 0x0000F00000000000 */
#define DMA_COM2_CH3_MULTI_BLK_TYPE        DMA_COM2_CH3_MULTI_BLK_TYPE_Msk
#define DMA_COM2_CH3_MULTI_BLK_TYPE_0      (0x100000000000UL << DMA_COM2_CH3_MULTI_BLK_TYPE_Pos)       /*!< 0x0000100000000000 */
#define DMA_COM2_CH3_MULTI_BLK_TYPE_1      (0x200000000000UL << DMA_COM2_CH3_MULTI_BLK_TYPE_Pos)       /*!< 0x0000200000000000 */
#define DMA_COM2_CH3_MULTI_BLK_TYPE_2      (0x400000000000UL << DMA_COM2_CH3_MULTI_BLK_TYPE_Pos)       /*!< 0x0000400000000000 */
#define DMA_COM2_CH3_MULTI_BLK_TYPE_3      (0x800000000000UL << DMA_COM2_CH3_MULTI_BLK_TYPE_Pos)       /*!< 0x0000800000000000 */
#define DMA_COM2_CH2_MULTI_BLK_TYPE_Pos    (0U)
#define DMA_COM2_CH2_MULTI_BLK_TYPE_Msk    (0xF0000000000UL << DMA_COM2_CH2_MULTI_BLK_TYPE_Pos)        /*!< 0x00000F0000000000 */
#define DMA_COM2_CH2_MULTI_BLK_TYPE        DMA_COM2_CH2_MULTI_BLK_TYPE_Msk
#define DMA_COM2_CH2_MULTI_BLK_TYPE_0      (0x10000000000UL << DMA_COM2_CH2_MULTI_BLK_TYPE_Pos)        /*!< 0x0000010000000000 */
#define DMA_COM2_CH2_MULTI_BLK_TYPE_1      (0x20000000000UL << DMA_COM2_CH2_MULTI_BLK_TYPE_Pos)        /*!< 0x0000020000000000 */
#define DMA_COM2_CH2_MULTI_BLK_TYPE_2      (0x40000000000UL << DMA_COM2_CH2_MULTI_BLK_TYPE_Pos)        /*!< 0x0000040000000000 */
#define DMA_COM2_CH2_MULTI_BLK_TYPE_3      (0x80000000000UL << DMA_COM2_CH2_MULTI_BLK_TYPE_Pos)        /*!< 0x0000080000000000 */
#define DMA_COM2_CH1_MULTI_BLK_TYPE_Pos    (0U)
#define DMA_COM2_CH1_MULTI_BLK_TYPE_Msk    (0xF000000000UL << DMA_COM2_CH1_MULTI_BLK_TYPE_Pos)         /*!< 0x000000F000000000 */
#define DMA_COM2_CH1_MULTI_BLK_TYPE        DMA_COM2_CH1_MULTI_BLK_TYPE_Msk
#define DMA_COM2_CH1_MULTI_BLK_TYPE_0      (0x1000000000UL << DMA_COM2_CH1_MULTI_BLK_TYPE_Pos)         /*!< 0x0000001000000000 */
#define DMA_COM2_CH1_MULTI_BLK_TYPE_1      (0x2000000000UL << DMA_COM2_CH1_MULTI_BLK_TYPE_Pos)         /*!< 0x0000002000000000 */
#define DMA_COM2_CH1_MULTI_BLK_TYPE_2      (0x4000000000UL << DMA_COM2_CH1_MULTI_BLK_TYPE_Pos)         /*!< 0x0000004000000000 */
#define DMA_COM2_CH1_MULTI_BLK_TYPE_3      (0x8000000000UL << DMA_COM2_CH1_MULTI_BLK_TYPE_Pos)         /*!< 0x0000008000000000 */
#define DMA_COM2_CH0_MULTI_BLK_TYPE_Pos    (0U)
#define DMA_COM2_CH0_MULTI_BLK_TYPE_Msk    (0xF00000000UL << DMA_COM2_CH0_MULTI_BLK_TYPE_Pos)          /*!< 0x0000000F00000000 */
#define DMA_COM2_CH0_MULTI_BLK_TYPE        DMA_COM2_CH0_MULTI_BLK_TYPE_Msk
#define DMA_COM2_CH0_MULTI_BLK_TYPE_0      (0x100000000UL << DMA_COM2_CH0_MULTI_BLK_TYPE_Pos)          /*!< 0x0000000100000000 */
#define DMA_COM2_CH0_MULTI_BLK_TYPE_1      (0x200000000UL << DMA_COM2_CH0_MULTI_BLK_TYPE_Pos)          /*!< 0x0000000200000000 */
#define DMA_COM2_CH0_MULTI_BLK_TYPE_2      (0x400000000UL << DMA_COM2_CH0_MULTI_BLK_TYPE_Pos)          /*!< 0x0000000400000000 */
#define DMA_COM2_CH0_MULTI_BLK_TYPE_3      (0x800000000UL << DMA_COM2_CH0_MULTI_BLK_TYPE_Pos)          /*!< 0x0000000800000000 */
#define DMA_COM2_CH0_FIFO_DEPTH_Pos        (28U)
#define DMA_COM2_CH0_FIFO_DEPTH_Msk        (0x7UL << DMA_COM2_CH0_FIFO_DEPTH_Pos)       /*!< 0x0000000070000000 */
#define DMA_COM2_CH0_FIFO_DEPTH            DMA_COM2_CH0_FIFO_DEPTH_Msk
#define DMA_COM2_CH0_FIFO_DEPTH_0          (0x1UL << DMA_COM2_CH0_FIFO_DEPTH_Pos)       /*!< 0x0000000010000000 */
#define DMA_COM2_CH0_FIFO_DEPTH_1          (0x2UL << DMA_COM2_CH0_FIFO_DEPTH_Pos)       /*!< 0x0000000020000000 */
#define DMA_COM2_CH0_FIFO_DEPTH_2          (0x4UL << DMA_COM2_CH0_FIFO_DEPTH_Pos)       /*!< 0x0000000040000000 */
#define DMA_COM2_CH0_SMS_Pos               (25U)
#define DMA_COM2_CH0_SMS_Msk               (0x7UL << DMA_COM2_CH0_SMS_Pos)              /*!< 0x000000000E000000 */
#define DMA_COM2_CH0_SMS                   DMA_COM2_CH0_SMS_Msk
#define DMA_COM2_CH0_SMS_0                 (0x1UL << DMA_COM2_CH0_SMS_Pos)              /*!< 0x0000000002000000 */
#define DMA_COM2_CH0_SMS_1                 (0x2UL << DMA_COM2_CH0_SMS_Pos)              /*!< 0x0000000004000000 */
#define DMA_COM2_CH0_SMS_2                 (0x4UL << DMA_COM2_CH0_SMS_Pos)              /*!< 0x0000000008000000 */
#define DMA_COM2_CH0_LMS_Pos               (22U)
#define DMA_COM2_CH0_LMS_Msk               (0x7UL << DMA_COM2_CH0_LMS_Pos)              /*!< 0x0000000001C00000 */
#define DMA_COM2_CH0_LMS                   DMA_COM2_CH0_LMS_Msk
#define DMA_COM2_CH0_LMS_0                 (0x1UL << DMA_COM2_CH0_LMS_Pos)              /*!< 0x0000000000400000 */
#define DMA_COM2_CH0_LMS_1                 (0x2UL << DMA_COM2_CH0_LMS_Pos)              /*!< 0x0000000000800000 */
#define DMA_COM2_CH0_LMS_2                 (0x4UL << DMA_COM2_CH0_LMS_Pos)              /*!< 0x0000000001000000 */
#define DMA_COM2_CH0_DMS_Pos               (19U)
#define DMA_COM2_CH0_DMS_Msk               (0x7UL << DMA_COM2_CH0_DMS_Pos)              /*!< 0x0000000000380000 */
#define DMA_COM2_CH0_DMS                   DMA_COM2_CH0_DMS_Msk
#define DMA_COM2_CH0_DMS_0                 (0x1UL << DMA_COM2_CH0_DMS_Pos)              /*!< 0x0000000000080000 */
#define DMA_COM2_CH0_DMS_1                 (0x2UL << DMA_COM2_CH0_DMS_Pos)              /*!< 0x0000000000100000 */
#define DMA_COM2_CH0_DMS_2                 (0x4UL << DMA_COM2_CH0_DMS_Pos)              /*!< 0x0000000000200000 */
#define DMA_COM2_CH0_MAX_MULT_SIZE_Pos     (16U)
#define DMA_COM2_CH0_MAX_MULT_SIZE_Msk     (0x7UL << DMA_COM2_CH0_MAX_MULT_SIZE_Pos)    /*!< 0x0000000000070000 */
#define DMA_COM2_CH0_MAX_MULT_SIZE         DMA_COM2_CH0_MAX_MULT_SIZE_Msk
#define DMA_COM2_CH0_MAX_MULT_SIZE_0       (0x1UL << DMA_COM2_CH0_MAX_MULT_SIZE_Pos)    /*!< 0x0000000000010000 */
#define DMA_COM2_CH0_MAX_MULT_SIZE_1       (0x2UL << DMA_COM2_CH0_MAX_MULT_SIZE_Pos)    /*!< 0x0000000000020000 */
#define DMA_COM2_CH0_MAX_MULT_SIZE_2       (0x4UL << DMA_COM2_CH0_MAX_MULT_SIZE_Pos)    /*!< 0x0000000000040000 */
#define DMA_COM2_CH0_FC_Pos                (14U)
#define DMA_COM2_CH0_FC_Msk                (0x3UL << DMA_COM2_CH0_FC_Pos)               /*!< 0x000000000000C000 */
#define DMA_COM2_CH0_FC                    DMA_COM2_CH0_FC_Msk
#define DMA_COM2_CH0_FC_0                  (0x1UL << DMA_COM2_CH0_FC_Pos)               /*!< 0x0000000000004000 */
#define DMA_COM2_CH0_FC_1                  (0x2UL << DMA_COM2_CH0_FC_Pos)               /*!< 0x0000000000008000 */
#define DMA_COM2_CH0_HC_LLP_Pos            (13U)
#define DMA_COM2_CH0_HC_LLP_Msk            (0x1UL << DMA_COM2_CH0_HC_LLP_Pos)           /*!< 0x0000000000002000 */
#define DMA_COM2_CH0_HC_LLP                DMA_COM2_CH0_HC_LLP_Msk
#define DMA_COM2_CH0_CTL_WB_EN_Pos         (12U)
#define DMA_COM2_CH0_CTL_WB_EN_Msk         (0x1UL << DMA_COM2_CH0_CTL_WB_EN_Pos)        /*!< 0x0000000000001000 */
#define DMA_COM2_CH0_CTL_WB_EN             DMA_COM2_CH0_CTL_WB_EN_Msk
#define DMA_COM2_CH0_MULTI_BLK_EN_Pos      (11U)
#define DMA_COM2_CH0_MULTI_BLK_EN_Msk      (0x1UL << DMA_COM2_CH0_MULTI_BLK_EN_Pos)     /*!< 0x0000000000000800 */
#define DMA_COM2_CH0_MULTI_BLK_EN          DMA_COM2_CH0_MULTI_BLK_EN_Msk
#define DMA_COM2_CH0_LOCK_EN_Pos           (10U)
#define DMA_COM2_CH0_LOCK_EN_Msk           (0x1UL << DMA_COM2_CH0_LOCK_EN_Pos)          /*!< 0x0000000000000400 */
#define DMA_COM2_CH0_LOCK_EN               DMA_COM2_CH0_LOCK_EN_Msk
#define DMA_COM2_CH0_SRC_GAT_EN_Pos        (9U)
#define DMA_COM2_CH0_SRC_GAT_EN_Msk        (0x1UL << DMA_COM2_CH0_SRC_GAT_EN_Pos)       /*!< 0x0000000000000200 */
#define DMA_COM2_CH0_SRC_GAT_EN            DMA_COM2_CH0_SRC_GAT_EN_Msk
#define DMA_COM2_CH0_DST_SCA_EN_Pos        (8U)
#define DMA_COM2_CH0_DST_SCA_EN_Msk        (0x1UL << DMA_COM2_CH0_DST_SCA_EN_Pos)       /*!< 0x0000000000000100 */
#define DMA_COM2_CH0_DST_SCA_EN            DMA_COM2_CH0_DST_SCA_EN_Msk
#define DMA_COM2_CH0_STAT_SRC_Pos          (7U)
#define DMA_COM2_CH0_STAT_SRC_Msk          (0x1UL << DMA_COM2_CH0_STAT_SRC_Pos)         /*!< 0x0000000000000080 */
#define DMA_COM2_CH0_STAT_SRC              DMA_COM2_CH0_STAT_SRC_Msk
#define DMA_COM2_CH0_STAT_DST_Pos          (6U)
#define DMA_COM2_CH0_STAT_DST_Msk          (0x1UL << DMA_COM2_CH0_STAT_DST_Pos)         /*!< 0x0000000000000040 */
#define DMA_COM2_CH0_STAT_DST              DMA_COM2_CH0_STAT_DST_Msk
#define DMA_COM2_CH0_STW_Pos               (3U)
#define DMA_COM2_CH0_STW_Msk               (0x7UL << DMA_COM2_CH0_STW_Pos)              /*!< 0x0000000000000038 */
#define DMA_COM2_CH0_STW                   DMA_COM2_CH0_STW_Msk
#define DMA_COM2_CH0_STW_0                 (0x1UL << DMA_COM2_CH0_STW_Pos)              /*!< 0x0000000000000008 */
#define DMA_COM2_CH0_STW_1                 (0x2UL << DMA_COM2_CH0_STW_Pos)              /*!< 0x0000000000000010 */
#define DMA_COM2_CH0_STW_2                 (0x4UL << DMA_COM2_CH0_STW_Pos)              /*!< 0x0000000000000020 */
#define DMA_COM2_CH0_DTW_Pos               (0U)
#define DMA_COM2_CH0_DTW_Msk               (0x7UL << DMA_COM2_CH0_DTW_Pos)              /*!< 0x0000000000000007 */
#define DMA_COM2_CH0_DTW                   DMA_COM2_CH0_DTW_Msk
#define DMA_COM2_CH0_DTW_0                 (0x1UL << DMA_COM2_CH0_DTW_Pos)              /*!< 0x0000000000000001 */
#define DMA_COM2_CH0_DTW_1                 (0x2UL << DMA_COM2_CH0_DTW_Pos)              /*!< 0x0000000000000002 */
#define DMA_COM2_CH0_DTW_2                 (0x4UL << DMA_COM2_CH0_DTW_Pos)              /*!< 0x0000000000000004 */

/********************  Bit definition for COMPPARAMS1 register  ********************/
#define DMA_COM1_STATIC_ENDIAN_SELECT_Pos  (0U)
#define DMA_COM1_STATIC_ENDIAN_SELECT_Msk  (0x2000000000000000UL << DMA_COM1_STATIC_ENDIAN_SELECT_Pos) /*!< 0x2000000000000000 */
#define DMA_COM1_STATIC_ENDIAN_SELECT      DMA_COM1_STATIC_ENDIAN_SELECT_Msk
#define DMA_COM1_ADD_ENCODED_PARAMS_Pos    (0U)
#define DMA_COM1_ADD_ENCODED_PARAMS_Msk    (0x1000000000000000UL << DMA_COM1_ADD_ENCODED_PARAMS_Pos)   /*!< 0x1000000000000000 */
#define DMA_COM1_ADD_ENCODED_PARAMS        DMA_COM1_ADD_ENCODED_PARAMS_Msk
#define DMA_COM1_NUN_HS_INT_Pos            (0U)
#define DMA_COM1_NUN_HS_INT_Msk            (0xF80000000000000UL  << DMA_COM1_NUN_HS_INT_Pos)           /*!< 0x0F80000000000000 */
#define DMA_COM1_NUN_HS_INT                DMA_COM1_NUN_HS_INT_Msk
#define DMA_COM1_NUN_HS_INT_0              (0x80000000000000UL   << DMA_COM1_NUN_HS_INT_Pos)           /*!< 0x0080000000000000 */
#define DMA_COM1_NUN_HS_INT_1              (0x100000000000000UL  << DMA_COM1_NUN_HS_INT_Pos)           /*!< 0x0100000000000000 */
#define DMA_COM1_NUN_HS_INT_2              (0x200000000000000UL  << DMA_COM1_NUN_HS_INT_Pos)           /*!< 0x0200000000000000 */
#define DMA_COM1_NUN_HS_INT_3              (0x400000000000000UL  << DMA_COM1_NUN_HS_INT_Pos)           /*!< 0x0400000000000000 */
#define DMA_COM1_NUN_HS_INT_4              (0x800000000000000UL  << DMA_COM1_NUN_HS_INT_Pos)           /*!< 0x0800000000000000 */
#define DMA_COM1_M1_HDATA_WIDTH_Pos        (0U)
#define DMA_COM1_M1_HDATA_WIDTH_Msk        (0x60000000000000UL   << DMA_COM1_M1_HDATA_WIDTH_Pos)       /*!< 0x0060000000000000 */
#define DMA_COM1_M1_HDATA_WIDTH            DMA_COM1_M1_HDATA_WIDTH_Msk
#define DMA_COM1_M1_HDATA_WIDTH_0          (0x20000000000000UL   << DMA_COM1_M1_HDATA_WIDTH_Pos)       /*!< 0x0020000000000000 */
#define DMA_COM1_M1_HDATA_WIDTH_1          (0x40000000000000UL   << DMA_COM1_M1_HDATA_WIDTH_Pos)       /*!< 0x0040000000000000 */
#define DMA_COM1_M2_HDATA_WIDTH_Pos        (0U)
#define DMA_COM1_M2_HDATA_WIDTH_Msk        (0x18000000000000UL   << DMA_COM1_M2_HDATA_WIDTH_Pos)       /*!< 0x0018000000000000 */
#define DMA_COM1_M2_HDATA_WIDTH            DMA_COM1_M2_HDATA_WIDTH_Msk
#define DMA_COM1_M2_HDATA_WIDTH_0          (0x8000000000000UL    << DMA_COM1_M2_HDATA_WIDTH_Pos)       /*!< 0x0008000000000000 */
#define DMA_COM1_M2_HDATA_WIDTH_1          (0x10000000000000UL   << DMA_COM1_M2_HDATA_WIDTH_Pos)       /*!< 0x0010000000000000 */
#define DMA_COM1_M3_HDATA_WIDTH_Pos        (0U)
#define DMA_COM1_M3_HDATA_WIDTH_Msk        (0x6000000000000UL    << DMA_COM1_M3_HDATA_WIDTH_Pos)       /*!< 0x0006000000000000 */
#define DMA_COM1_M3_HDATA_WIDTH            DMA_COM1_M3_HDATA_WIDTH_Msk
#define DMA_COM1_M3_HDATA_WIDTH_0          (0x2000000000000UL    << DMA_COM1_M3_HDATA_WIDTH_Pos)       /*!< 0x0002000000000000 */
#define DMA_COM1_M3_HDATA_WIDTH_1          (0x4000000000000UL    << DMA_COM1_M3_HDATA_WIDTH_Pos)       /*!< 0x0004000000000000 */
#define DMA_COM1_M4_HDATA_WIDTH_Pos        (0U)
#define DMA_COM1_M4_HDATA_WIDTH_Msk        (0x1800000000000UL    << DMA_COM1_M4_HDATA_WIDTH_Pos)       /*!< 0x0001800000000000 */
#define DMA_COM1_M4_HDATA_WIDTH            DMA_COM1_M4_HDATA_WIDTH_Msk
#define DMA_COM1_M4_HDATA_WIDTH_0          (0x800000000000UL     << DMA_COM1_M4_HDATA_WIDTH_Pos)       /*!< 0x0000800000000000 */
#define DMA_COM1_M4_HDATA_WIDTH_1          (0x1000000000000UL    << DMA_COM1_M4_HDATA_WIDTH_Pos)       /*!< 0x0001000000000000 */
#define DMA_COM1_S_HDATA_WIDTH_Pos         (0U)
#define DMA_COM1_S_HDATA_WIDTH_Msk         (0x600000000000UL     << DMA_COM1_S_HDATA_WIDTH_Pos)        /*!< 0x0000600000000000 */
#define DMA_COM1_S_HDATA_WIDTH             DMA_COM1_S_HDATA_WIDTH_Msk
#define DMA_COM1_S_HDATA_WIDTH_0           (0x200000000000UL     << DMA_COM1_S_HDATA_WIDTH_Pos)        /*!< 0x0000200000000000 */
#define DMA_COM1_S_HDATA_WIDTH_1           (0x400000000000UL     << DMA_COM1_S_HDATA_WIDTH_Pos)        /*!< 0x0000400000000000 */
#define DMA_COM1_NUM_MASTER_INT_Pos        (0U)
#define DMA_COM1_NUM_MASTER_INT_Msk        (0x180000000000UL     << DMA_COM1_NUM_MASTER_INT_Pos)       /*!< 0x0000180000000000 */
#define DMA_COM1_NUM_MASTER_INT            DMA_COM1_NUM_MASTER_INT_Msk
#define DMA_COM1_NUM_MASTER_INT_0          (0x80000000000UL      << DMA_COM1_NUM_MASTER_INT_Pos)       /*!< 0x0000080000000000 */
#define DMA_COM1_NUM_MASTER_INT_1          (0x100000000000UL     << DMA_COM1_NUM_MASTER_INT_Pos)       /*!< 0x0000100000000000 */
#define DMA_COM1_NUM_CHANNELS_Pos          (0U)
#define DMA_COM1_NUM_CHANNELS_Msk          (0x70000000000UL      << DMA_COM1_NUM_CHANNELS_Pos)         /*!< 0x0000070000000000 */
#define DMA_COM1_NUM_CHANNELS              DMA_COM1_NUM_CHANNELS_Msk
#define DMA_COM1_NUM_CHANNELS_0            (0x10000000000UL      << DMA_COM1_NUM_CHANNELS_Pos)         /*!< 0x0000010000000000 */
#define DMA_COM1_NUM_CHANNELS_1            (0x20000000000UL      << DMA_COM1_NUM_CHANNELS_Pos)         /*!< 0x0000020000000000 */
#define DMA_COM1_NUM_CHANNELS_2            (0x40000000000UL      << DMA_COM1_NUM_CHANNELS_Pos)         /*!< 0x0000040000000000 */
#define DMA_COM1_MAX_ABRST_Pos             (0U)
#define DMA_COM1_MAX_ABRST_Msk             (0x800000000UL        << DMA_COM1_MAX_ABRST_Pos)            /*!< 0x0000000800000000 */
#define DMA_COM1_MAX_ABRST                 DMA_COM1_MAX_ABRST_Msk
#define DMA_COM1_INTR_IO_Pos               (0U)
#define DMA_COM1_INTR_IO_Msk               (0x600000000UL        << DMA_COM1_INTR_IO_Pos)              /*!< 0x0000000600000000 */
#define DMA_COM1_INTR_IO                   DMA_COM1_INTR_IO_Msk
#define DMA_COM1_INTR_IO_0                 (0x200000000UL        << DMA_COM1_INTR_IO_Pos)              /*!< 0x0000000200000000 */
#define DMA_COM1_INTR_IO_1                 (0x400000000UL        << DMA_COM1_INTR_IO_Pos)              /*!< 0x0000000400000000 */
#define DMA_COM1_BIG_ENDIAN_Pos            (0U)
#define DMA_COM1_BIG_ENDIAN_Msk            (0x100000000UL        << DMA_COM1_BIG_ENDIAN_Pos)           /*!< 0x0000000100000000 */
#define DMA_COM1_BIG_ENDIAN                DMA_COM1_BIG_ENDIAN_Msk
#define DMA_COM1_CH7_MAX_BLK_SZIE_Pos      (28U)
#define DMA_COM1_CH7_MAX_BLK_SZIE_Msk      (0xFUL << DMA_COM1_CH7_MAX_BLK_SZIE_Pos)     /*!< 0x00000000F0000000 */
#define DMA_COM1_CH7_MAX_BLK_SZIE          DMA_COM1_CH7_MAX_BLK_SZIE_Msk
#define DMA_COM1_CH7_MAX_BLK_SZIE_0        (0x1UL << DMA_COM1_CH7_MAX_BLK_SZIE_Pos)     /*!< 0x0000000010000000 */
#define DMA_COM1_CH7_MAX_BLK_SZIE_1        (0x2UL << DMA_COM1_CH7_MAX_BLK_SZIE_Pos)     /*!< 0x0000000020000000 */
#define DMA_COM1_CH7_MAX_BLK_SZIE_2        (0x4UL << DMA_COM1_CH7_MAX_BLK_SZIE_Pos)     /*!< 0x0000000040000000 */
#define DMA_COM1_CH7_MAX_BLK_SZIE_3        (0x8UL << DMA_COM1_CH7_MAX_BLK_SZIE_Pos)     /*!< 0x0000000080000000 */
#define DMA_COM1_CH6_MAX_BLK_SZIE_Pos      (24U)
#define DMA_COM1_CH6_MAX_BLK_SZIE_Msk      (0xFUL << DMA_COM1_CH6_MAX_BLK_SZIE_Pos)     /*!< 0x000000000F000000 */
#define DMA_COM1_CH6_MAX_BLK_SZIE          DMA_COM1_CH6_MAX_BLK_SZIE_Msk
#define DMA_COM1_CH6_MAX_BLK_SZIE_0        (0x1UL << DMA_COM1_CH6_MAX_BLK_SZIE_Pos)     /*!< 0x0000000001000000 */
#define DMA_COM1_CH6_MAX_BLK_SZIE_1        (0x2UL << DMA_COM1_CH6_MAX_BLK_SZIE_Pos)     /*!< 0x0000000002000000 */
#define DMA_COM1_CH6_MAX_BLK_SZIE_2        (0x4UL << DMA_COM1_CH6_MAX_BLK_SZIE_Pos)     /*!< 0x0000000004000000 */
#define DMA_COM1_CH6_MAX_BLK_SZIE_3        (0x8UL << DMA_COM1_CH6_MAX_BLK_SZIE_Pos)     /*!< 0x0000000008000000 */
#define DMA_COM1_CH5_MAX_BLK_SZIE_Pos      (20U)
#define DMA_COM1_CH5_MAX_BLK_SZIE_Msk      (0xFUL << DMA_COM1_CH5_MAX_BLK_SZIE_Pos)     /*!< 0x0000000000F00000 */
#define DMA_COM1_CH5_MAX_BLK_SZIE          DMA_COM1_CH5_MAX_BLK_SZIE_Msk
#define DMA_COM1_CH5_MAX_BLK_SZIE_0        (0x1UL << DMA_COM1_CH5_MAX_BLK_SZIE_Pos)     /*!< 0x0000000000100000 */
#define DMA_COM1_CH5_MAX_BLK_SZIE_1        (0x2UL << DMA_COM1_CH5_MAX_BLK_SZIE_Pos)     /*!< 0x0000000000200000 */
#define DMA_COM1_CH5_MAX_BLK_SZIE_2        (0x4UL << DMA_COM1_CH5_MAX_BLK_SZIE_Pos)     /*!< 0x0000000000400000 */
#define DMA_COM1_CH5_MAX_BLK_SZIE_3        (0x8UL << DMA_COM1_CH5_MAX_BLK_SZIE_Pos)     /*!< 0x0000000000800000 */
#define DMA_COM1_CH4_MAX_BLK_SZIE_Pos      (16U)
#define DMA_COM1_CH4_MAX_BLK_SZIE_Msk      (0xFUL << DMA_COM1_CH4_MAX_BLK_SZIE_Pos)     /*!< 0x00000000000F0000 */
#define DMA_COM1_CH4_MAX_BLK_SZIE          DMA_COM1_CH4_MAX_BLK_SZIE_Msk
#define DMA_COM1_CH4_MAX_BLK_SZIE_0        (0x1UL << DMA_COM1_CH4_MAX_BLK_SZIE_Pos)     /*!< 0x0000000000010000 */
#define DMA_COM1_CH4_MAX_BLK_SZIE_1        (0x2UL << DMA_COM1_CH4_MAX_BLK_SZIE_Pos)     /*!< 0x0000000000020000 */
#define DMA_COM1_CH4_MAX_BLK_SZIE_2        (0x4UL << DMA_COM1_CH4_MAX_BLK_SZIE_Pos)     /*!< 0x0000000000040000 */
#define DMA_COM1_CH4_MAX_BLK_SZIE_3        (0x8UL << DMA_COM1_CH4_MAX_BLK_SZIE_Pos)     /*!< 0x0000000000080000 */
#define DMA_COM1_CH3_MAX_BLK_SZIE_Pos      (12U)
#define DMA_COM1_CH3_MAX_BLK_SZIE_Msk      (0xFUL << DMA_COM1_CH3_MAX_BLK_SZIE_Pos)     /*!< 0x000000000000F000 */
#define DMA_COM1_CH3_MAX_BLK_SZIE          DMA_COM1_CH3_MAX_BLK_SZIE_Msk
#define DMA_COM1_CH3_MAX_BLK_SZIE_0        (0x1UL << DMA_COM1_CH3_MAX_BLK_SZIE_Pos)     /*!< 0x0000000000001000 */
#define DMA_COM1_CH3_MAX_BLK_SZIE_1        (0x2UL << DMA_COM1_CH3_MAX_BLK_SZIE_Pos)     /*!< 0x0000000000002000 */
#define DMA_COM1_CH3_MAX_BLK_SZIE_2        (0x4UL << DMA_COM1_CH3_MAX_BLK_SZIE_Pos)     /*!< 0x0000000000004000 */
#define DMA_COM1_CH3_MAX_BLK_SZIE_3        (0x8UL << DMA_COM1_CH3_MAX_BLK_SZIE_Pos)     /*!< 0x0000000000008000 */
#define DMA_COM1_CH2_MAX_BLK_SZIE_Pos      (8U)
#define DMA_COM1_CH2_MAX_BLK_SZIE_Msk      (0xFUL << DMA_COM1_CH2_MAX_BLK_SZIE_Pos)     /*!< 0x0000000000000F00 */
#define DMA_COM1_CH2_MAX_BLK_SZIE          DMA_COM1_CH2_MAX_BLK_SZIE_Msk
#define DMA_COM1_CH2_MAX_BLK_SZIE_0        (0x1UL << DMA_COM1_CH2_MAX_BLK_SZIE_Pos)     /*!< 0x0000000000000100 */
#define DMA_COM1_CH2_MAX_BLK_SZIE_1        (0x2UL << DMA_COM1_CH2_MAX_BLK_SZIE_Pos)     /*!< 0x0000000000000200 */
#define DMA_COM1_CH2_MAX_BLK_SZIE_2        (0x4UL << DMA_COM1_CH2_MAX_BLK_SZIE_Pos)     /*!< 0x0000000000000400 */
#define DMA_COM1_CH2_MAX_BLK_SZIE_3        (0x8UL << DMA_COM1_CH2_MAX_BLK_SZIE_Pos)     /*!< 0x0000000000000800 */
#define DMA_COM1_CH1_MAX_BLK_SZIE_Pos      (4U)
#define DMA_COM1_CH1_MAX_BLK_SZIE_Msk      (0xFUL << DMA_COM1_CH1_MAX_BLK_SZIE_Pos)     /*!< 0x00000000000000F0 */
#define DMA_COM1_CH1_MAX_BLK_SZIE          DMA_COM1_CH1_MAX_BLK_SZIE_Msk
#define DMA_COM1_CH1_MAX_BLK_SZIE_0        (0x1UL << DMA_COM1_CH1_MAX_BLK_SZIE_Pos)     /*!< 0x0000000000000010 */
#define DMA_COM1_CH1_MAX_BLK_SZIE_1        (0x2UL << DMA_COM1_CH1_MAX_BLK_SZIE_Pos)     /*!< 0x0000000000000020 */
#define DMA_COM1_CH1_MAX_BLK_SZIE_2        (0x4UL << DMA_COM1_CH1_MAX_BLK_SZIE_Pos)     /*!< 0x0000000000000040 */
#define DMA_COM1_CH1_MAX_BLK_SZIE_3        (0x8UL << DMA_COM1_CH1_MAX_BLK_SZIE_Pos)     /*!< 0x0000000000000080 */
#define DMA_COM1_CH0_MAX_BLK_SZIE_Pos      (0U)
#define DMA_COM1_CH0_MAX_BLK_SZIE_Msk      (0xFUL << DMA_COM1_CH0_MAX_BLK_SZIE_Pos)     /*!< 0x000000000000000F */
#define DMA_COM1_CH0_MAX_BLK_SZIE          DMA_COM1_CH0_MAX_BLK_SZIE_Msk
#define DMA_COM1_CH0_MAX_BLK_SZIE_0        (0x1UL << DMA_COM1_CH0_MAX_BLK_SZIE_Pos)     /*!< 0x0000000000000001 */
#define DMA_COM1_CH0_MAX_BLK_SZIE_1        (0x2UL << DMA_COM1_CH0_MAX_BLK_SZIE_Pos)     /*!< 0x0000000000000002 */
#define DMA_COM1_CH0_MAX_BLK_SZIE_2        (0x4UL << DMA_COM1_CH0_MAX_BLK_SZIE_Pos)     /*!< 0x0000000000000004 */
#define DMA_COM1_CH0_MAX_BLK_SZIE_3        (0x8UL << DMA_COM1_CH0_MAX_BLK_SZIE_Pos)     /*!< 0x0000000000000008 */

/********************  Bit definition for COMPSID register  ********************/
#define DMA_COMPSID_DMA_COMP_VERSION_Pos   (0U)
#define DMA_COMPSID_DMA_COMP_VERSION_Msk   (0xFFFFFFFF00000000UL << DMA_COMPSID_DMA_COMP_VERSION_Pos) /*!< 0xFFFFFFFF00000000 */
#define DMA_COMPSID_DMA_COMP_VERSION       DMA_COMPSID_DMA_COMP_VERSION_Msk
#define DMA_COMPSID_DMA_COMP_TYPE_Pos      (0U)
#define DMA_COMPSID_DMA_COMP_TYPE_Msk      (0xFFFFFFFFUL << DMA_COMPSID_DMA_COMP_TYPE_Pos)            /*!< 0x00000000FFFFFFFF */
#define DMA_COMPSID_DMA_COMP_TYPE          DMA_COMPSID_DMA_COMP_TYPE_Msk

/******************************************************************************/
/*                                                                            */
/*                                TIMER1                                      */
/*                                                                            */
/******************************************************************************/
/********************  Bit definition for TIM1 register  **********************/
/*******************  Bit definition for TIM_CR1 register  ********************/
#define  TIM_CR1_CEN                         ((uint16_t)0x0001)            /*!<Counter enable */
#define  TIM_CR1_UDIS                        ((uint16_t)0x0002)            /*!<Update disable */
#define  TIM_CR1_URS                         ((uint16_t)0x0004)            /*!<Update request source */
#define  TIM_CR1_OPM                         ((uint16_t)0x0008)            /*!<One pulse mode */
#define  TIM_CR1_DIR                         ((uint16_t)0x0010)            /*!<Direction */

#define  TIM_CR1_CMS                         ((uint16_t)0x0060)            /*!<CMS[1:0] bits (Center-aligned mode selection) */
#define  TIM_CR1_CMS_0                       ((uint16_t)0x0020)            /*!<Bit 0 */
#define  TIM_CR1_CMS_1                       ((uint16_t)0x0040)            /*!<Bit 1 */

#define  TIM_CR1_ARPE                        ((uint16_t)0x0080)            /*!<Auto-reload preload enable */

#define  TIM_CR1_CKD                         ((uint16_t)0x0300)            /*!<CKD[1:0] bits (clock division) */
#define  TIM_CR1_CKD_0                       ((uint16_t)0x0100)            /*!<Bit 0 */
#define  TIM_CR1_CKD_1                       ((uint16_t)0x0200)            /*!<Bit 1 */

/*******************  Bit definition for TIM_CR2 register  ********************/
#define  TIM_CR2_CCPC                        ((uint16_t)0x0001)            /*!<Capture/Compare Preloaded Control */
#define  TIM_CR2_CCUS                        ((uint16_t)0x0004)            /*!<Capture/Compare Control Update Selection */
#define  TIM_CR2_CCDS                        ((uint16_t)0x0008)            /*!<Capture/Compare DMA Selection */

#define  TIM_CR2_MMS                         ((uint16_t)0x0070)            /*!<MMS[2:0] bits (Master Mode Selection) */
#define  TIM_CR2_MMS_0                       ((uint16_t)0x0010)            /*!<Bit 0 */
#define  TIM_CR2_MMS_1                       ((uint16_t)0x0020)            /*!<Bit 1 */
#define  TIM_CR2_MMS_2                       ((uint16_t)0x0040)            /*!<Bit 2 */

#define  TIM_CR2_TI1S                        ((uint16_t)0x0080)            /*!<TI1 Selection */
#define  TIM_CR2_OIS1                        ((uint16_t)0x0100)            /*!<Output Idle state 1 (OC1 output) */
#define  TIM_CR2_OIS1N                       ((uint16_t)0x0200)            /*!<Output Idle state 1 (OC1N output) */
#define  TIM_CR2_OIS2                        ((uint16_t)0x0400)            /*!<Output Idle state 2 (OC2 output) */
#define  TIM_CR2_OIS2N                       ((uint16_t)0x0800)            /*!<Output Idle state 2 (OC2N output) */
#define  TIM_CR2_OIS3                        ((uint16_t)0x1000)            /*!<Output Idle state 3 (OC3 output) */
#define  TIM_CR2_OIS3N                       ((uint16_t)0x2000)            /*!<Output Idle state 3 (OC3N output) */
#define  TIM_CR2_OIS4                        ((uint16_t)0x4000)            /*!<Output Idle state 4 (OC4 output) */
//added by yqiu
#define  TIM_CR2_OIS5                        ((uint32_t)0x10000)           /*!<Output Idle state 5 (OC5 output) */
#define  TIM_CR2_OIS6                        ((uint32_t)0x40000)           /*!<Output Idle state 6 (OC6 output) */
#define  TIM_CR2_MMS2                        ((uint32_t)0xF00000)          /*!<MMS[3:0] bits (Master Mode Selection 2) */
#define  TIM_CR2_MMS2_0                      ((uint32_t)0x100000)          /*!<Bit 0 */
#define  TIM_CR2_MMS2_1                      ((uint32_t)0x200000)          /*!<Bit 1 */
#define  TIM_CR2_MMS2_2                      ((uint32_t)0x400000)          /*!<Bit 2 */
#define  TIM_CR2_MMS2_3                      ((uint32_t)0x800000)          /*!<Bit 3 */

/*******************  Bit definition for TIM_SMCR register  *******************/
#define  TIM_SMCR_SMS                        ((uint16_t)0x0007)            /*!<SMS[2:0] bits (Slave mode selection) */
#define  TIM_SMCR_SMS_0                      ((uint16_t)0x0001)            /*!<Bit 0 */
#define  TIM_SMCR_SMS_1                      ((uint16_t)0x0002)            /*!<Bit 1 */
#define  TIM_SMCR_SMS_2                      ((uint16_t)0x0004)            /*!<Bit 2 */

#define  TIM_SMCR_OCCS                       ((uint16_t)0x0008)            /*!< OCREF clear selection */

#define  TIM_SMCR_TS                         ((uint16_t)0x0070)            /*!<TS[2:0] bits (Trigger selection) */
#define  TIM_SMCR_TS_0                       ((uint16_t)0x0010)            /*!<Bit 0 */
#define  TIM_SMCR_TS_1                       ((uint16_t)0x0020)            /*!<Bit 1 */
#define  TIM_SMCR_TS_2                       ((uint16_t)0x0040)            /*!<Bit 2 */

#define  TIM_SMCR_MSM                        ((uint16_t)0x0080)            /*!<Master/slave mode */

#define  TIM_SMCR_ETF                        ((uint16_t)0x0F00)            /*!<ETF[3:0] bits (External trigger filter) */
#define  TIM_SMCR_ETF_0                      ((uint16_t)0x0100)            /*!<Bit 0 */
#define  TIM_SMCR_ETF_1                      ((uint16_t)0x0200)            /*!<Bit 1 */
#define  TIM_SMCR_ETF_2                      ((uint16_t)0x0400)            /*!<Bit 2 */
#define  TIM_SMCR_ETF_3                      ((uint16_t)0x0800)            /*!<Bit 3 */

#define  TIM_SMCR_ETPS                       ((uint16_t)0x3000)            /*!<ETPS[1:0] bits (External trigger prescaler) */
#define  TIM_SMCR_ETPS_0                     ((uint16_t)0x1000)            /*!<Bit 0 */
#define  TIM_SMCR_ETPS_1                     ((uint16_t)0x2000)            /*!<Bit 1 */

#define  TIM_SMCR_ECE                        ((uint16_t)0x4000)            /*!<External clock enable */
#define  TIM_SMCR_ETP                        ((uint16_t)0x8000)            /*!<External trigger polarity */

/*******************  Bit definition for TIM_DIER register  *******************/
#define  TIM_DIER_UIE                        ((uint16_t)0x0001)            /*!<Update interrupt enable */
#define  TIM_DIER_CC1IE                      ((uint16_t)0x0002)            /*!<Capture/Compare 1 interrupt enable */
#define  TIM_DIER_CC2IE                      ((uint16_t)0x0004)            /*!<Capture/Compare 2 interrupt enable */
#define  TIM_DIER_CC3IE                      ((uint16_t)0x0008)            /*!<Capture/Compare 3 interrupt enable */
#define  TIM_DIER_CC4IE                      ((uint16_t)0x0010)            /*!<Capture/Compare 4 interrupt enable */
#define  TIM_DIER_COMIE                      ((uint16_t)0x0020)            /*!<COM interrupt enable */
#define  TIM_DIER_TIE                        ((uint16_t)0x0040)            /*!<Trigger interrupt enable */
#define  TIM_DIER_BIE                        ((uint16_t)0x0080)            /*!<Break interrupt enable */
#define  TIM_DIER_UDE                        ((uint16_t)0x0100)            /*!<Update DMA request enable */
#define  TIM_DIER_CC1DE                      ((uint16_t)0x0200)            /*!<Capture/Compare 1 DMA request enable */
#define  TIM_DIER_CC2DE                      ((uint16_t)0x0400)            /*!<Capture/Compare 2 DMA request enable */
#define  TIM_DIER_CC3DE                      ((uint16_t)0x0800)            /*!<Capture/Compare 3 DMA request enable */
#define  TIM_DIER_CC4DE                      ((uint16_t)0x1000)            /*!<Capture/Compare 4 DMA request enable */
#define  TIM_DIER_COMDE                      ((uint16_t)0x2000)            /*!<COM DMA request enable */
#define  TIM_DIER_TDE                        ((uint16_t)0x4000)            /*!<Trigger DMA request enable */

/********************  Bit definition for TIM_SR register  ********************/
#define  TIM_SR_UIF                          ((uint16_t)0x0001)            /*!<Update interrupt Flag */
#define  TIM_SR_CC1IF                        ((uint16_t)0x0002)            /*!<Capture/Compare 1 interrupt Flag */
#define  TIM_SR_CC2IF                        ((uint16_t)0x0004)            /*!<Capture/Compare 2 interrupt Flag */
#define  TIM_SR_CC3IF                        ((uint16_t)0x0008)            /*!<Capture/Compare 3 interrupt Flag */
#define  TIM_SR_CC4IF                        ((uint16_t)0x0010)            /*!<Capture/Compare 4 interrupt Flag */
#define  TIM_SR_COMIF                        ((uint16_t)0x0020)            /*!<COM interrupt Flag */
#define  TIM_SR_TIF                          ((uint16_t)0x0040)            /*!<Trigger interrupt Flag */
#define  TIM_SR_BIF                          ((uint16_t)0x0080)            /*!<Break interrupt Flag */
#define  TIM_SR_CC1OF                        ((uint16_t)0x0200)            /*!<Capture/Compare 1 Overcapture Flag */
#define  TIM_SR_CC2OF                        ((uint16_t)0x0400)            /*!<Capture/Compare 2 Overcapture Flag */
#define  TIM_SR_CC3OF                        ((uint16_t)0x0800)            /*!<Capture/Compare 3 Overcapture Flag */
#define  TIM_SR_CC4OF                        ((uint16_t)0x1000)            /*!<Capture/Compare 4 Overcapture Flag */

#define  TIM_SR_CC5IF                        ((uint32_t)0x10000)           /*!<Capture/Compare 5 Overcapture Flag */
#define  TIM_SR_CC6IF                        ((uint32_t)0x20000)           /*!<Capture/Compare 6 Overcapture Flag */
/*******************  Bit definition for TIM_EGR register  ********************/
#define  TIM_EGR_UG                          ((uint8_t)0x01)               /*!<Update Generation */
#define  TIM_EGR_CC1G                        ((uint8_t)0x02)               /*!<Capture/Compare 1 Generation */
#define  TIM_EGR_CC2G                        ((uint8_t)0x04)               /*!<Capture/Compare 2 Generation */
#define  TIM_EGR_CC3G                        ((uint8_t)0x08)               /*!<Capture/Compare 3 Generation */
#define  TIM_EGR_CC4G                        ((uint8_t)0x10)               /*!<Capture/Compare 4 Generation */
#define  TIM_EGR_COMG                        ((uint8_t)0x20)               /*!<Capture/Compare Control Update Generation */
#define  TIM_EGR_TG                          ((uint8_t)0x40)               /*!<Trigger Generation */
#define  TIM_EGR_BG                          ((uint8_t)0x80)               /*!<Break Generation */

/******************  Bit definition for TIM_CCMR1 register  *******************/
#define  TIM_CCMR1_CC1S                      ((uint16_t)0x0003)            /*!<CC1S[1:0] bits (Capture/Compare 1 Selection) */
#define  TIM_CCMR1_CC1S_0                    ((uint16_t)0x0001)            /*!<Bit 0 */
#define  TIM_CCMR1_CC1S_1                    ((uint16_t)0x0002)            /*!<Bit 1 */

#define  TIM_CCMR1_OC1FE                     ((uint16_t)0x0004)            /*!<Output Compare 1 Fast enable */
#define  TIM_CCMR1_OC1PE                     ((uint16_t)0x0008)            /*!<Output Compare 1 Preload enable */

#define  TIM_CCMR1_OC1M                      ((uint32_t)0x10070)           /*!<OC1M[3:0] bits (Output Compare 1 Mode) */
#define  TIM_CCMR1_OC1M_0                    ((uint16_t)0x0010)            /*!<Bit 0 */
#define  TIM_CCMR1_OC1M_1                    ((uint16_t)0x0020)            /*!<Bit 1 */
#define  TIM_CCMR1_OC1M_2                    ((uint16_t)0x0040)            /*!<Bit 2 */
#define  TIM_CCMR1_OC1M_3                    ((uint32_t)0x10000)           /*!<Bit 3 */

#define  TIM_CCMR1_OC1CE                     ((uint16_t)0x0080)            /*!<Output Compare 1Clear Enable */

#define  TIM_CCMR1_CC2S                      ((uint16_t)0x0300)            /*!<CC2S[1:0] bits (Capture/Compare 2 Selection) */
#define  TIM_CCMR1_CC2S_0                    ((uint16_t)0x0100)            /*!<Bit 0 */
#define  TIM_CCMR1_CC2S_1                    ((uint16_t)0x0200)            /*!<Bit 1 */

#define  TIM_CCMR1_OC2FE                     ((uint16_t)0x0400)            /*!<Output Compare 2 Fast enable */
#define  TIM_CCMR1_OC2PE                     ((uint16_t)0x0800)            /*!<Output Compare 2 Preload enable */

#define  TIM_CCMR1_OC2M                      ((uint32_t)0x1007000)         /*!<OC2M[3:0] bits (Output Compare 2 Mode) */
#define  TIM_CCMR1_OC2M_0                    ((uint16_t)0x1000)            /*!<Bit 0 */
#define  TIM_CCMR1_OC2M_1                    ((uint16_t)0x2000)            /*!<Bit 1 */
#define  TIM_CCMR1_OC2M_2                    ((uint16_t)0x4000)            /*!<Bit 2 */
#define  TIM_CCMR1_OC2M_3                    ((uint32_t)0x1000000)         /*!<Bit 3 */

#define  TIM_CCMR1_OC2CE                     ((uint16_t)0x8000)            /*!<Output Compare 2 Clear Enable */

/*----------------------------------------------------------------------------*/

#define  TIM_CCMR1_IC1PSC                    ((uint16_t)0x000C)            /*!<IC1PSC[1:0] bits (Input Capture 1 Prescaler) */
#define  TIM_CCMR1_IC1PSC_0                  ((uint16_t)0x0004)            /*!<Bit 0 */
#define  TIM_CCMR1_IC1PSC_1                  ((uint16_t)0x0008)            /*!<Bit 1 */

#define  TIM_CCMR1_IC1F                      ((uint16_t)0x00F0)            /*!<IC1F[3:0] bits (Input Capture 1 Filter) */
#define  TIM_CCMR1_IC1F_0                    ((uint16_t)0x0010)            /*!<Bit 0 */
#define  TIM_CCMR1_IC1F_1                    ((uint16_t)0x0020)            /*!<Bit 1 */
#define  TIM_CCMR1_IC1F_2                    ((uint16_t)0x0040)            /*!<Bit 2 */
#define  TIM_CCMR1_IC1F_3                    ((uint16_t)0x0080)            /*!<Bit 3 */

#define  TIM_CCMR1_IC2PSC                    ((uint16_t)0x0C00)            /*!<IC2PSC[1:0] bits (Input Capture 2 Prescaler) */
#define  TIM_CCMR1_IC2PSC_0                  ((uint16_t)0x0400)            /*!<Bit 0 */
#define  TIM_CCMR1_IC2PSC_1                  ((uint16_t)0x0800)            /*!<Bit 1 */

#define  TIM_CCMR1_IC2F                      ((uint16_t)0xF000)            /*!<IC2F[3:0] bits (Input Capture 2 Filter) */
#define  TIM_CCMR1_IC2F_0                    ((uint16_t)0x1000)            /*!<Bit 0 */
#define  TIM_CCMR1_IC2F_1                    ((uint16_t)0x2000)            /*!<Bit 1 */
#define  TIM_CCMR1_IC2F_2                    ((uint16_t)0x4000)            /*!<Bit 2 */
#define  TIM_CCMR1_IC2F_3                    ((uint16_t)0x8000)            /*!<Bit 3 */

/******************  Bit definition for TIM_CCMR2 register  *******************/
#define  TIM_CCMR2_CC3S                      ((uint16_t)0x0003)            /*!<CC3S[1:0] bits (Capture/Compare 3 Selection) */
#define  TIM_CCMR2_CC3S_0                    ((uint16_t)0x0001)            /*!<Bit 0 */
#define  TIM_CCMR2_CC3S_1                    ((uint16_t)0x0002)            /*!<Bit 1 */

#define  TIM_CCMR2_OC3FE                     ((uint16_t)0x0004)            /*!<Output Compare 3 Fast enable */
#define  TIM_CCMR2_OC3PE                     ((uint16_t)0x0008)            /*!<Output Compare 3 Preload enable */

#define  TIM_CCMR2_OC3M                      ((uint32_t)0x10070)           /*!<OC3M[3:0] bits (Output Compare 3 Mode) */
#define  TIM_CCMR2_OC3M_0                    ((uint16_t)0x0010)            /*!<Bit 0 */
#define  TIM_CCMR2_OC3M_1                    ((uint16_t)0x0020)            /*!<Bit 1 */
#define  TIM_CCMR2_OC3M_2                    ((uint16_t)0x0040)            /*!<Bit 2 */
#define  TIM_CCMR2_OC3M_3                    ((uint32_t)0x10000)           /*!<Bit 3 */

#define  TIM_CCMR2_OC3CE                     ((uint16_t)0x0080)            /*!<Output Compare 3 Clear Enable */

#define  TIM_CCMR2_CC4S                      ((uint16_t)0x0300)            /*!<CC4S[1:0] bits (Capture/Compare 4 Selection) */
#define  TIM_CCMR2_CC4S_0                    ((uint16_t)0x0100)            /*!<Bit 0 */
#define  TIM_CCMR2_CC4S_1                    ((uint16_t)0x0200)            /*!<Bit 1 */

#define  TIM_CCMR2_OC4FE                     ((uint16_t)0x0400)            /*!<Output Compare 4 Fast enable */
#define  TIM_CCMR2_OC4PE                     ((uint16_t)0x0800)            /*!<Output Compare 4 Preload enable */

#define  TIM_CCMR2_OC4M                      ((uint32_t)0x1007000)         /*!<OC4M[3:0] bits (Output Compare 4 Mode) */
#define  TIM_CCMR2_OC4M_0                    ((uint16_t)0x1000)            /*!<Bit 0 */
#define  TIM_CCMR2_OC4M_1                    ((uint16_t)0x2000)            /*!<Bit 1 */
#define  TIM_CCMR2_OC4M_2                    ((uint16_t)0x4000)            /*!<Bit 2 */
#define  TIM_CCMR2_OC4M_3                    ((uint32_t)0x1000000)         /*!<Bit 3 */

#define  TIM_CCMR2_OC4CE                     ((uint16_t)0x8000)            /*!<Output Compare 4 Clear Enable */

/*----------------------------------------------------------------------------*/

#define  TIM_CCMR2_IC3PSC                    ((uint16_t)0x000C)            /*!<IC3PSC[1:0] bits (Input Capture 3 Prescaler) */
#define  TIM_CCMR2_IC3PSC_0                  ((uint16_t)0x0004)            /*!<Bit 0 */
#define  TIM_CCMR2_IC3PSC_1                  ((uint16_t)0x0008)            /*!<Bit 1 */

#define  TIM_CCMR2_IC3F                      ((uint16_t)0x00F0)            /*!<IC3F[3:0] bits (Input Capture 3 Filter) */
#define  TIM_CCMR2_IC3F_0                    ((uint16_t)0x0010)            /*!<Bit 0 */
#define  TIM_CCMR2_IC3F_1                    ((uint16_t)0x0020)            /*!<Bit 1 */
#define  TIM_CCMR2_IC3F_2                    ((uint16_t)0x0040)            /*!<Bit 2 */
#define  TIM_CCMR2_IC3F_3                    ((uint16_t)0x0080)            /*!<Bit 3 */

#define  TIM_CCMR2_IC4PSC                    ((uint16_t)0x0C00)            /*!<IC4PSC[1:0] bits (Input Capture 4 Prescaler) */
#define  TIM_CCMR2_IC4PSC_0                  ((uint16_t)0x0400)            /*!<Bit 0 */
#define  TIM_CCMR2_IC4PSC_1                  ((uint16_t)0x0800)            /*!<Bit 1 */

#define  TIM_CCMR2_IC4F                      ((uint16_t)0xF000)            /*!<IC4F[3:0] bits (Input Capture 4 Filter) */
#define  TIM_CCMR2_IC4F_0                    ((uint16_t)0x1000)            /*!<Bit 0 */
#define  TIM_CCMR2_IC4F_1                    ((uint16_t)0x2000)            /*!<Bit 1 */
#define  TIM_CCMR2_IC4F_2                    ((uint16_t)0x4000)            /*!<Bit 2 */
#define  TIM_CCMR2_IC4F_3                    ((uint16_t)0x8000)            /*!<Bit 3 */

/*******************  Bit definition for TIM_CCER register  *******************/
#define  TIM_CCER_CC1E                       ((uint16_t)0x0001)            /*!<Capture/Compare 1 output enable */
#define  TIM_CCER_CC1P                       ((uint16_t)0x0002)            /*!<Capture/Compare 1 output Polarity */
#define  TIM_CCER_CC1NE                      ((uint16_t)0x0004)            /*!<Capture/Compare 1 Complementary output enable */
#define  TIM_CCER_CC1NP                      ((uint16_t)0x0008)            /*!<Capture/Compare 1 Complementary output Polarity */
#define  TIM_CCER_CC2E                       ((uint16_t)0x0010)            /*!<Capture/Compare 2 output enable */
#define  TIM_CCER_CC2P                       ((uint16_t)0x0020)            /*!<Capture/Compare 2 output Polarity */
#define  TIM_CCER_CC2NE                      ((uint16_t)0x0040)            /*!<Capture/Compare 2 Complementary output enable */
#define  TIM_CCER_CC2NP                      ((uint16_t)0x0080)            /*!<Capture/Compare 2 Complementary output Polarity */
#define  TIM_CCER_CC3E                       ((uint16_t)0x0100)            /*!<Capture/Compare 3 output enable */
#define  TIM_CCER_CC3P                       ((uint16_t)0x0200)            /*!<Capture/Compare 3 output Polarity */
#define  TIM_CCER_CC3NE                      ((uint16_t)0x0400)            /*!<Capture/Compare 3 Complementary output enable */
#define  TIM_CCER_CC3NP                      ((uint16_t)0x0800)            /*!<Capture/Compare 3 Complementary output Polarity */
#define  TIM_CCER_CC4E                       ((uint16_t)0x1000)            /*!<Capture/Compare 4 output enable */
#define  TIM_CCER_CC4P                       ((uint16_t)0x2000)            /*!<Capture/Compare 4 output Polarity */
#define  TIM_CCER_CC4NP                      ((uint16_t)0x8000)            /*!<Capture/Compare 4 Complementary output Polarity */

#define  TIM_CCER_CC5E                       ((uint32_t)0x10000)           /*!<Capture/Compare 5 output enable */
#define  TIM_CCER_CC5P                       ((uint32_t)0x20000)           /*!<Capture/Compare 5 output Polarity */
#define  TIM_CCER_CC6E                       ((uint32_t)0x100000)          /*!<Capture/Compare 6 output enable */
#define  TIM_CCER_CC6P                       ((uint32_t)0x200000)          /*!<Capture/Compare 6 output Polarity */

/*******************  Bit definition for TIM_CNT register  ********************/
#define  TIM_CNT_CNT                         ((uint16_t)0xFFFF)            /*!<Counter Value */

/*******************  Bit definition for TIM_PSC register  ********************/
#define  TIM_PSC_PSC                         ((uint16_t)0xFFFF)            /*!<Prescaler Value */

/*******************  Bit definition for TIM_ARR register  ********************/
#define  TIM_ARR_ARR                         ((uint16_t)0xFFFF)            /*!<actual auto-reload Value */

/*******************  Bit definition for TIM_RCR register  ********************/
#define  TIM_RCR_REP                         ((uint8_t)0xFF)               /*!<Repetition Counter Value */

/*******************  Bit definition for TIM_CCR1 register  *******************/
#define  TIM_CCR1_CCR1                       ((uint16_t)0xFFFF)            /*!<Capture/Compare 1 Value */

/*******************  Bit definition for TIM_CCR2 register  *******************/
#define  TIM_CCR2_CCR2                       ((uint16_t)0xFFFF)            /*!<Capture/Compare 2 Value */

/*******************  Bit definition for TIM_CCR3 register  *******************/
#define  TIM_CCR3_CCR3                       ((uint16_t)0xFFFF)            /*!<Capture/Compare 3 Value */

/*******************  Bit definition for TIM_CCR4 register  *******************/
#define  TIM_CCR4_CCR4                       ((uint16_t)0xFFFF)            /*!<Capture/Compare 4 Value */

/*******************  Bit definition for TIM_BDTR register  *******************/
#define  TIM_BDTR_DTG                        ((uint16_t)0x00FF)            /*!<DTG[0:7] bits (Dead-Time Generator set-up) */
#define  TIM_BDTR_DTG_0                      ((uint16_t)0x0001)            /*!<Bit 0 */
#define  TIM_BDTR_DTG_1                      ((uint16_t)0x0002)            /*!<Bit 1 */
#define  TIM_BDTR_DTG_2                      ((uint16_t)0x0004)            /*!<Bit 2 */
#define  TIM_BDTR_DTG_3                      ((uint16_t)0x0008)            /*!<Bit 3 */
#define  TIM_BDTR_DTG_4                      ((uint16_t)0x0010)            /*!<Bit 4 */
#define  TIM_BDTR_DTG_5                      ((uint16_t)0x0020)            /*!<Bit 5 */
#define  TIM_BDTR_DTG_6                      ((uint16_t)0x0040)            /*!<Bit 6 */
#define  TIM_BDTR_DTG_7                      ((uint16_t)0x0080)            /*!<Bit 7 */

#define  TIM_BDTR_LOCK                       ((uint16_t)0x0300)            /*!<LOCK[1:0] bits (Lock Configuration) */
#define  TIM_BDTR_LOCK_0                     ((uint16_t)0x0100)            /*!<Bit 0 */
#define  TIM_BDTR_LOCK_1                     ((uint16_t)0x0200)            /*!<Bit 1 */

#define  TIM_BDTR_OSSI                       ((uint16_t)0x0400)            /*!<Off-State Selection for Idle mode */
#define  TIM_BDTR_OSSR                       ((uint16_t)0x0800)            /*!<Off-State Selection for Run mode */
#define  TIM_BDTR_BKE                        ((uint16_t)0x1000)            /*!<Break enable */
#define  TIM_BDTR_BKP                        ((uint16_t)0x2000)            /*!<Break Polarity */
#define  TIM_BDTR_AOE                        ((uint16_t)0x4000)            /*!<Automatic Output enable */
#define  TIM_BDTR_MOE                        ((uint16_t)0x8000)            /*!<Main Output enable */

//added by yqiu
#define  TIM_BDTR_BKF                        ((uint32_t)0xF0000)           /*!<BKF[3:0] bits (break filter) */
#define  TIM_BDTR_BKF_0                      ((uint32_t)0x10000)           /*!<Bit 0 */
#define  TIM_BDTR_BKF_1                      ((uint32_t)0x20000)           /*!<Bit 1 */
#define  TIM_BDTR_BKF_2                      ((uint32_t)0x40000)           /*!<Bit 2 */
#define  TIM_BDTR_BKF_3                      ((uint32_t)0x80000)           /*!<Bit 3 */
#define  TIM_BDTR_BKBID                      ((uint32_t)0x10000000)        /*!<break bidirectional enable */
#define  TIM_BDTR_BKDSRM                     ((uint32_t)0x4000000)         /*!<break disarm */

/*******************  Bit definition for TIM_DCR register  ********************/
#define  TIM_DCR_DBA                         ((uint16_t)0x001F)            /*!<DBA[4:0] bits (DMA Base Address) */
#define  TIM_DCR_DBA_0                       ((uint16_t)0x0001)            /*!<Bit 0 */
#define  TIM_DCR_DBA_1                       ((uint16_t)0x0002)            /*!<Bit 1 */
#define  TIM_DCR_DBA_2                       ((uint16_t)0x0004)            /*!<Bit 2 */
#define  TIM_DCR_DBA_3                       ((uint16_t)0x0008)            /*!<Bit 3 */
#define  TIM_DCR_DBA_4                       ((uint16_t)0x0010)            /*!<Bit 4 */

#define  TIM_DCR_DBL                         ((uint16_t)0x1F00)            /*!<DBL[4:0] bits (DMA Burst Length) */
#define  TIM_DCR_DBL_0                       ((uint16_t)0x0100)            /*!<Bit 0 */
#define  TIM_DCR_DBL_1                       ((uint16_t)0x0200)            /*!<Bit 1 */
#define  TIM_DCR_DBL_2                       ((uint16_t)0x0400)            /*!<Bit 2 */
#define  TIM_DCR_DBL_3                       ((uint16_t)0x0800)            /*!<Bit 3 */
#define  TIM_DCR_DBL_4                       ((uint16_t)0x1000)            /*!<Bit 4 */

/*******************  Bit definition for TIM_DMAR register  *******************/
#define  TIM_DMAR_DMAB                       ((uint16_t)0xFFFF)            /*!<DMA register for burst accesses */

/*******************  Bit definition for TIM_OR register  *********************/
#define TIM14_OR_TI1_RMP                       ((uint16_t)0x0003)            /*!<TI1_RMP[1:0] bits (TIM14 Input 4 remap) */
#define TIM14_OR_TI1_RMP_0                     ((uint16_t)0x0001)            /*!<Bit 0 */
#define TIM14_OR_TI1_RMP_1                     ((uint16_t)0x0002)            /*!<Bit 1 */

/******************  Bit definition for TIM_CCMR3 register  *******************/
#define  TIM_CCMR3_OC5FE                     ((uint16_t)0x0004)            /*!<Output Compare 5 Fast enable */
#define  TIM_CCMR3_OC5PE                     ((uint16_t)0x0008)            /*!<Output Compare 5 Preload enable */

#define  TIM_CCMR3_OC5M                      ((uint32_t)0x10070)           /*!<OC5M[3:0] bits (Output Compare 5 Mode) */
#define  TIM_CCMR3_OC5M_0                    ((uint16_t)0x0010)            /*!<Bit 0 */
#define  TIM_CCMR3_OC5M_1                    ((uint16_t)0x0020)            /*!<Bit 1 */
#define  TIM_CCMR3_OC5M_2                    ((uint16_t)0x0040)            /*!<Bit 2 */
#define  TIM_CCMR3_OC5M_3                    ((uint32_t)0x10000)           /*!<Bit 3 */

#define  TIM_CCMR3_OC5CE                     ((uint16_t)0x0080)            /*!<Output Compare 5 Clear Enable */


#define  TIM_CCMR3_OC6FE                     ((uint16_t)0x0400)            /*!<Output Compare 6 Fast enable */
#define  TIM_CCMR3_OC6PE                     ((uint16_t)0x0800)            /*!<Output Compare 6 Preload enable */

#define  TIM_CCMR3_OC6M                      ((uint32_t)0x1007000)         /*!<OC6M[3:0] bits (Output Compare 6 Mode) */
#define  TIM_CCMR3_OC6M_0                    ((uint16_t)0x1000)            /*!<Bit 0 */
#define  TIM_CCMR3_OC6M_1                    ((uint16_t)0x2000)            /*!<Bit 1 */
#define  TIM_CCMR3_OC6M_2                    ((uint16_t)0x4000)            /*!<Bit 2 */
#define  TIM_CCMR3_OC6M_3                    ((uint32_t)0x1000000)         /*!<Bit 3 */

#define  TIM_CCMR3_OC6CE                     ((uint16_t)0x8000)            /*!<Output Compare 6 Clear Enable */

/******************  Bit definition for TIM_CCR5 register  *******************/
#define  TIM_CCR5_GC5C                       ((uint32_t)0xE0000000)        /*!<Distortion on Channel1/2/3 output */
#define  TIM_CCR5_GC5C1                      ((uint32_t)0x20000000)        /*!<Distortion on Channel1 */
#define  TIM_CCR5_GC5C2                      ((uint32_t)0x40000000)        /*!<Distortion on Channel2 */
#define  TIM_CCR5_GC5C3                      ((uint32_t)0x80000000)        /*!<Distortion on Channel3 */
#define  TIM_CCR5_CCR5                       ((uint32_t)0xFFFF)            /*!<Capture/Compare 5 Value */

/******************  Bit definition for TIM_CCR6 register  *******************/
#define  TIM_CCR6_CCR6                       ((uint16_t)0xFFFF)            /*!<Capture/Compare 6 Value */

/******************  Bit definition for TIM_AF register  *******************/
#define  TIM_AF_BKCMP4P                      ((uint16_t)0x2000)            /*!<Brk COMP4 input polarity */
#define  TIM_AF_BKCMP3P                      ((uint16_t)0x1000)            /*!<Brk COMP3 input polarity */
#define  TIM_AF_BKCMP2P                      ((uint16_t)0x800)             /*!<Brk COMP2 input polarity */
#define  TIM_AF_BKCMP1P                      ((uint16_t)0x400)             /*!<Brk COMP1 input polarity */
#define  TIM_AF_BKINP                        ((uint16_t)0x200)             /*!<Brk BKIN input polarity */

#define  TIM_AF_BKCMP6E                      ((uint16_t)0x40)              /*!<Brk COMP6 input enable */
#define  TIM_AF_BKCMP5E                      ((uint16_t)0x20)              /*!<Brk COMP5 input enable */
#define  TIM_AF_BKCMP4E                      ((uint16_t)0x10)              /*!<Brk COMP4 input enable */
#define  TIM_AF_BKCMP3E                      ((uint16_t)0x8)               /*!<Brk COMP3 input enable */
#define  TIM_AF_BKCMP2E                      ((uint16_t)0x4)               /*!<Brk COMP2 input enable */
#define  TIM_AF_BKCMP1E                      ((uint16_t)0x2)               /*!<Brk COMP1 input enable */
#define  TIM_AF_BKINE                        ((uint16_t)0x1)               /*!<Brk BKIN input enable */
//------------------- added by yqiu end ------------------


//------------------- added by Xinzheng.Qu ------------------
/******************  Bit definition for TIM_AF1 register ***********/
#define  TIM_AF1_ETRSEL                      ((uint32_t)0x0003C000)
#define  TIM_AF1_ETRSEL_0                    ((uint32_t)0x00004000)
#define  TIM_AF1_ETRSEL_1                    ((uint32_t)0x00008000)
#define  TIM_AF1_ETRSEL_2                    ((uint32_t)0x00010000)
#define  TIM_AF1_ETRSEL_3                    ((uint32_t)0x00020000)

/******************  Bit definition for TIM_AF2 register ***********/
#define  TIM_AF2_OCRSEL                      ((uint32_t)0x00070000)
#define  TIM_AF2_OCRSEL_0                    ((uint32_t)0x00010000)
#define  TIM_AF2_OCRSEL_1                    ((uint32_t)0x00020000)
#define  TIM_AF2_OCRSEL_2                    ((uint32_t)0x00040000)

/******************  Bit definition for TIM_TISEL register *********/
#define  TIM_TISEL_TI4SEL                    ((uint32_t)0x0F000000)
#define  TIM_TISEL_TI4SEL_0                  ((uint32_t)0x01000000)
#define  TIM_TISEL_TI4SEL_1                  ((uint32_t)0x02000000)
#define  TIM_TISEL_TI4SEL_2                  ((uint32_t)0x04000000)
#define  TIM_TISEL_TI4SEL_3                  ((uint32_t)0x08000000)
#define  TIM_TISEL_TI3SEL                    ((uint32_t)0x000F0000)
#define  TIM_TISEL_TI3SEL_0                  ((uint32_t)0x00010000)
#define  TIM_TISEL_TI3SEL_1                  ((uint32_t)0x00020000)
#define  TIM_TISEL_TI3SEL_2                  ((uint32_t)0x00040000)
#define  TIM_TISEL_TI3SEL_3                  ((uint32_t)0x00080000)
#define  TIM_TISEL_TI2SEL                    ((uint32_t)0x00000F00)
#define  TIM_TISEL_TI2SEL_0                  ((uint32_t)0x00000100)
#define  TIM_TISEL_TI2SEL_1                  ((uint32_t)0x00000200)
#define  TIM_TISEL_TI2SEL_2                  ((uint32_t)0x00000400)
#define  TIM_TISEL_TI2SEL_3                  ((uint32_t)0x00000800)
#define  TIM_TISEL_TI1SEL                    ((uint32_t)0x0000000F)
#define  TIM_TISEL_TI1SEL_0                  ((uint32_t)0x00000001)
#define  TIM_TISEL_TI1SEL_1                  ((uint32_t)0x00000002)
#define  TIM_TISEL_TI1SEL_2                  ((uint32_t)0x00000004)
#define  TIM_TISEL_TI1SEL_3                  ((uint32_t)0x00000008)
//------------------- added by Xinzheng.Qu end ------------------


/******************************************************************************/
/*                                                                            */
/*                               Enhanced Capture                             */
/*                                                                            */
/******************************************************************************/

/******************  Bit definition for ECAP_ECCTL1 register  **********/
#define ECAP_ECCTL1_PRESCALE_Pos                 (9U)
#define ECAP_ECCTL1_PRESCALE_Msk                 (0x1fUL << ECAP_ECCTL1_PRESCALE_Pos)    /*!< 0x00003E00 */
#define ECAP_ECCTL1_PRESCALE                     ECAP_ECCTL1_PRESCALE_Msk                /*!< Event Filter prescaler select */
#define ECAP_ECCTL1_PRESCALE_4                   (0x10UL << ECAP_ECCTL1_PRESCALE_Pos)    /*!< 0x00002000 */
#define ECAP_ECCTL1_PRESCALE_3                   (0x8UL  << ECAP_ECCTL1_PRESCALE_Pos)    /*!< 0x00001000 */
#define ECAP_ECCTL1_PRESCALE_2                   (0x4UL  << ECAP_ECCTL1_PRESCALE_Pos)    /*!< 0x00000800 */
#define ECAP_ECCTL1_PRESCALE_1                   (0x2UL  << ECAP_ECCTL1_PRESCALE_Pos)    /*!< 0x00000400 */
#define ECAP_ECCTL1_PRESCALE_0                   (0x1UL  << ECAP_ECCTL1_PRESCALE_Pos)    /*!< 0x00000200 */

#define ECAP_ECCTL1_CAPLDEN_Pos                  (8U)
#define ECAP_ECCTL1_CAPLDEN_Msk                  (0x1UL << ECAP_ECCTL1_CAPLDEN_Pos)      /*!< 0x00000100 */
#define ECAP_ECCTL1_CAPLDEN                      ECAP_ECCTL1_CAPLDEN_Msk                 /*!< Loaing CAP1-4 register enbale */

#define ECAP_ECCTL1_CTRRST4_Pos                  (7U)
#define ECAP_ECCTL1_CTRRST4_Msk                  (0x1UL << ECAP_ECCTL1_CTRRST4_Pos)      /*!< 0x00000080 */
#define ECAP_ECCTL1_CTRRST4                      ECAP_ECCTL1_CTRRST4_Msk                 /*!< Capture Event 4 Counter Reset */
#define ECAP_ECCTL1_CAP4POL_Pos                  (6U)
#define ECAP_ECCTL1_CAP4POL_Msk                  (0x1UL << ECAP_ECCTL1_CAP4POL_Pos)      /*!< 0x00000040 */
#define ECAP_ECCTL1_CAP4POL                      ECAP_ECCTL1_CAP4POL_Msk                 /*!< Capture Event 4 Polarity select */

#define ECAP_ECCTL1_CTRRST3_Pos                  (5U)
#define ECAP_ECCTL1_CTRRST3_Msk                  (0x1UL << ECAP_ECCTL1_CTRRST3_Pos)      /*!< 0x00000020 */
#define ECAP_ECCTL1_CTRRST3                      ECAP_ECCTL1_CTRRST3_Msk                 /*!< Capture Event 3 Counter Reset */
#define ECAP_ECCTL1_CAP3POL_Pos                  (4U)
#define ECAP_ECCTL1_CAP3POL_Msk                  (0x1UL << ECAP_ECCTL1_CAP3POL_Pos)      /*!< 0x00000010 */
#define ECAP_ECCTL1_CAP3POL                      ECAP_ECCTL1_CAP3POL_Msk                 /*!< Capture Event 3 Polarity select */

#define ECAP_ECCTL1_CTRRST2_Pos                  (3U)
#define ECAP_ECCTL1_CTRRST2_Msk                  (0x1UL << ECAP_ECCTL1_CTRRST2_Pos)      /*!< 0x00000008 */
#define ECAP_ECCTL1_CTRRST2                      ECAP_ECCTL1_CTRRST2_Msk                 /*!< Capture Event 2 Counter Reset */
#define ECAP_ECCTL1_CAP2POL_Pos                  (2U)
#define ECAP_ECCTL1_CAP2POL_Msk                  (0x1UL << ECAP_ECCTL1_CAP2POL_Pos)      /*!< 0x00000004 */
#define ECAP_ECCTL1_CAP2POL                      ECAP_ECCTL1_CAP2POL_Msk                 /*!< Capture Event 2 Polarity select */

#define ECAP_ECCTL1_CTRRST1_Pos                  (1U)
#define ECAP_ECCTL1_CTRRST1_Msk                  (0x1UL << ECAP_ECCTL1_CTRRST1_Pos)      /*!< 0x00000002 */
#define ECAP_ECCTL1_CTRRST1                      ECAP_ECCTL1_CTRRST1_Msk                 /*!< Capture Event 1 Counter Reset */
#define ECAP_ECCTL1_CAP1POL_Pos                  (0U)
#define ECAP_ECCTL1_CAP1POL_Msk                  (0x1UL << ECAP_ECCTL1_CAP1POL_Pos)      /*!< 0x00000001 */
#define ECAP_ECCTL1_CAP1POL                      ECAP_ECCTL1_CAP1POL_Msk                 /*!< Capture Event 1 Polarity select */

/******************  Bit definition for ECAP_ECCTL2 register  **********/
#define ECAP_ECCTL2_APWMPOL_Pos                  (10U)
#define ECAP_ECCTL2_APWMPOL_Msk                  (0x1UL << ECAP_ECCTL2_APWMPOL_Pos)      /*!< 0x00000400 */
#define ECAP_ECCTL2_APWMPOL                      ECAP_ECCTL2_APWMPOL_Msk                 /*!< APWM output polarity select */

#define ECAP_ECCTL2_CAP_APWM_Pos                 (9U)
#define ECAP_ECCTL2_CAP_APWM_Msk                 (0x1UL << ECAP_ECCTL2_CAP_APWM_Pos)     /*!< 0x00000200 */
#define ECAP_ECCTL2_CAP_APWM                     ECAP_ECCTL2_CAP_APWM_Msk                /*!< CAP/APWM operating mode select */

#define ECAP_ECCTL2_SWSYNC_Pos                   (8U)
#define ECAP_ECCTL2_SWSYNC_Msk                   (0x1UL << ECAP_ECCTL2_SWSYNC_Pos)       /*!< 0x00000100 */
#define ECAP_ECCTL2_SWSYNC                       ECAP_ECCTL2_SWSYNC_Msk                  /*!< Software-forced Counter Synchronizer */

#define ECAP_ECCTL2_SYNCO_SEL_Pos                (6U)
#define ECAP_ECCTL2_SYNCO_SEL_Msk                (0x3UL << ECAP_ECCTL2_SYNCO_SEL_Pos)    /*!< 0x000000C0 */
#define ECAP_ECCTL2_SYNCO_SEL                    ECAP_ECCTL2_SYNCO_SEL_Msk               /*!< Sync-Out Select */
#define ECAP_ECCTL2_SYNCO_SEL_1                  (0x2UL << ECAP_ECCTL2_SYNCO_SEL_Pos)    /*!< 0x00000080 */
#define ECAP_ECCTL2_SYNCO_SEL_0                  (0x1UL << ECAP_ECCTL2_SYNCO_SEL_Pos)    /*!< 0x00000040 */

#define ECAP_ECCTL2_SYNCI_EN_Pos                 (5U)
#define ECAP_ECCTL2_SYNCI_EN_Msk                 (0x1UL << ECAP_ECCTL2_SYNCI_EN_Pos)    /*!< 0x00000020 */
#define ECAP_ECCTL2_SYNCI_EN                     ECAP_ECCTL2_SYNCI_EN_Msk               /*!< Counter Sync-In select mode */

#define ECAP_ECCTL2_TSCTRSTOP_Pos                (4U)
#define ECAP_ECCTL2_TSCTRSTOP_Msk                (0x1UL << ECAP_ECCTL2_TSCTRSTOP_Pos)    /*!< 0x00000010 */
#define ECAP_ECCTL2_TSCTRSTOP                    ECAP_ECCTL2_TSCTRSTOP_Msk               /*!< Time Stamp Conter Stop(freeze) control */

#define ECAP_ECCTL2_REARM_Pos                    (3U)
#define ECAP_ECCTL2_REARM_Msk                    (0x1UL << ECAP_ECCTL2_REARM_Pos)        /*!< 0x00000008 */
#define ECAP_ECCTL2_REARM                        ECAP_ECCTL2_REARM_Msk                   /*!< Re-Arming Control */

#define ECAP_ECCTL2_STOP_WRAP_Pos                (1U)
#define ECAP_ECCTL2_STOP_WRAP_Msk                (0x3UL << ECAP_ECCTL2_STOP_WRAP_Pos)    /*!< 0x00000006 */
#define ECAP_ECCTL2_STOP_WRAP                    ECAP_ECCTL2_STOP_WRAP_Msk               /*!< Stop value for one-shot mode */
#define ECAP_ECCTL2_STOP_WRAP_1                  (0x2UL << ECAP_ECCTL2_STOP_WRAP_Pos)    /*!< 0x00000004 */
#define ECAP_ECCTL2_STOP_WRAP_0                  (0x1UL << ECAP_ECCTL2_STOP_WRAP_Pos)    /*!< 0x00000002 */

#define ECAP_ECCTL2_CONT_ONESHT_Pos              (0UL)
#define ECAP_ECCTL2_CONT_ONESHT_Msk              (0x1UL << ECAP_ECCTL2_CONT_ONESHT_Pos)  /*!< 0x00000001 */
#define ECAP_ECCTL2_CONT_ONESHT                  ECAP_ECCTL2_CONT_ONESHT_Msk             /*!< Continuous or one-shot mode control */

/******************  Bit definition for ECAP_ECEINT register  **********/
#define ECAP_ECEINT_CTR_EQ_CMP_Pos               (7U)
#define ECAP_ECEINT_CTR_EQ_CMP_Msk               (0x1UL << ECAP_ECEINT_CTR_EQ_CMP_Pos)   /*!< 0x00000080 */
#define ECAP_ECEINT_CTR_EQ_CMP                   ECAP_ECEINT_CTR_EQ_CMP_Msk              /*!< Counter Equal Compare Interrupt Enable */

#define ECAP_ECEINT_CTR_EQ_PRD_Pos               (6U)
#define ECAP_ECEINT_CTR_EQ_PRD_Msk               (0x1UL << ECAP_ECEINT_CTR_EQ_PRD_Pos)   /*!< 0x00000040 */
#define ECAP_ECEINT_CTR_EQ_PRD                   ECAP_ECEINT_CTR_EQ_PRD_Msk              /*!< Counter Equal Period Interrupt Enable */

#define ECAP_ECEINT_CTROVF_Pos                   (5U)
#define ECAP_ECEINT_CTROVF_Msk                   (0x1UL << ECAP_ECEINT_CTROVF_Pos)       /*!< 0x00000020 */
#define ECAP_ECEINT_CTROVF                       ECAP_ECEINT_CTROVF_Msk                  /*!< Counter Overflow Interrupt Enable */

#define ECAP_ECEINT_CEVT4_Pos                    (4U)
#define ECAP_ECEINT_CEVT4_Msk                    (0x1UL << ECAP_ECEINT_CEVT4_Pos)        /*!< 0x00000010 */
#define ECAP_ECEINT_CEVT4                        ECAP_ECEINT_CEVT4_Msk                   /*!< Capture Event 4 Interrupt Enable */

#define ECAP_ECEINT_CEVT3_Pos                    (3U)
#define ECAP_ECEINT_CEVT3_Msk                    (0x1UL << ECAP_ECEINT_CEVT3_Pos)        /*!< 0x00000008 */
#define ECAP_ECEINT_CEVT3                        ECAP_ECEINT_CEVT3_Msk                   /*!< Capture Event 3 Interrupt Enable */

#define ECAP_ECEINT_CEVT2_Pos                    (2U)
#define ECAP_ECEINT_CEVT2_Msk                    (0x1UL << ECAP_ECEINT_CEVT2_Pos)        /*!< 0x00000004 */
#define ECAP_ECEINT_CEVT2                        ECAP_ECEINT_CEVT2_Msk                   /*!< Capture Event 2 Interrupt Enable */

#define ECAP_ECEINT_CEVT1_Pos                    (1U)
#define ECAP_ECEINT_CEVT1_Msk                    (0x1UL << ECAP_ECEINT_CEVT1_Pos)        /*!< 0x00000002 */
#define ECAP_ECEINT_CEVT1                        ECAP_ECEINT_CEVT1_Msk                   /*!< Capture Event 1 Interrupt Enable */

/******************  Bit definition for ECAP_ECFLG register  **********/
#define ECAP_ECFLG_CTR_CMP_Pos                   (7U)
#define ECAP_ECFLG_CTR_CMP_Msk                   (0x1UL << ECAP_ECFLG_CTR_CMP_Pos)   /*!< 0x00000080 */
#define ECAP_ECFLG_CTR_CMP                       ECAP_ECFLG_CTR_CMP_Msk                 /*!< Compare Equal Compare Status Flag */

#define ECAP_ECFLG_CTR_PRD_Pos                   (6U)
#define ECAP_ECFLG_CTR_PRD_Msk                   (0x1UL << ECAP_ECFLG_CTR_PRD_Pos)   /*!< 0x00000040 */
#define ECAP_ECFLG_CTR_PRD                       ECAP_ECFLG_CTR_PRD_Msk                 /*!< Counter Equal Period Status Flag */

#define ECAP_ECFLG_CTROVF_Pos                    (5U)
#define ECAP_ECFLG_CTROVF_Msk                    (0x1UL << ECAP_ECFLG_CTROVF_Pos)       /*!< 0x00000020 */
#define ECAP_ECFLG_CTROVF                        ECAP_ECFLG_CTROVF_Msk                  /*!< Counter Overflow Status Flag */

#define ECAP_ECFLG_CEVT4_Pos                     (4U)
#define ECAP_ECFLG_CEVT4_Msk                     (0x1UL << ECAP_ECFLG_CEVT4_Pos)        /*!< 0x00000010 */
#define ECAP_ECFLG_CEVT4                         ECAP_ECFLG_CEVT4_Msk                   /*!< Capture Event 4 Status Flag */

#define ECAP_ECFLG_CEVT3_Pos                     (3U)
#define ECAP_ECFLG_CEVT3_Msk                     (0x1UL << ECAP_ECFLG_CEVT3_Pos)        /*!< 0x00000008 */
#define ECAP_ECFLG_CEVT3                         ECAP_ECFLG_CEVT3_Msk                   /*!< Capture Event 3 Status Flag */

#define ECAP_ECFLG_CEVT2_Pos                     (2U)
#define ECAP_ECFLG_CEVT2_Msk                     (0x1UL << ECAP_ECFLG_CEVT2_Pos)        /*!< 0x00000004 */
#define ECAP_ECFLG_CEVT2                         ECAP_ECFLG_CEVT2_Msk                   /*!< Capture Event 2 Status Flag */

#define ECAP_ECFLG_CEVT1_Pos                     (1U)
#define ECAP_ECFLG_CEVT1_Msk                     (0x1UL << ECAP_ECFLG_CEVT1_Pos)        /*!< 0x00000002 */
#define ECAP_ECFLG_CEVT1                         ECAP_ECFLG_CEVT1_Msk                   /*!< Capture Event 1 Status Flag */

#define ECAP_ECFLG_INT_Pos                       (0U)
#define ECAP_ECFLG_INT_Msk                       (0x1UL << ECAP_ECFLG_INT_Pos)          /*!< 0x00000001 */
#define ECAP_ECFLG_INT                           ECAP_ECFLG_INT_Msk                     /*!< Global Interrupt Status Flag */

/******************  Bit definition for ECAP_ECCLR register  **********/
#define ECAP_ECCLR_CTR_CMP_Pos                   (7U)
#define ECAP_ECCLR_CTR_CMP_Msk                   (0x1UL << ECAP_ECCLR_CTR_CMP_Pos)   /*!< 0x00000080 */
#define ECAP_ECCLR_CTR_CMP                       ECAP_ECCLR_CTR_CMP_Msk                 /*!< Compare Equal Compare Status Clear */

#define ECAP_ECCLR_CTR_PRD_Pos                   (6U)
#define ECAP_ECCLR_CTR_PRD_Msk                   (0x1UL << ECAP_ECCLR_CTR_PRD_Pos)   /*!< 0x00000040 */
#define ECAP_ECCLR_CTR_PRD                       ECAP_ECCLR_CTR_PRD_Msk                 /*!< Counter Equal Period Status Clear */

#define ECAP_ECCLR_CTROVF_Pos                    (5U)
#define ECAP_ECCLR_CTROVF_Msk                    (0x1UL << ECAP_ECCLR_CTROVF_Pos)       /*!< 0x00000020 */
#define ECAP_ECCLR_CTROVF                        ECAP_ECCLR_CTROVF_Msk                  /*!< Counter Overflow Status Clear */

#define ECAP_ECCLR_CEVT4_Pos                     (4U)
#define ECAP_ECCLR_CEVT4_Msk                     (0x1UL << ECAP_ECCLR_CEVT4_Pos)        /*!< 0x00000010 */
#define ECAP_ECCLR_CEVT4                         ECAP_ECCLR_CEVT4_Msk                   /*!< Capture Event 4 Status Clear */

#define ECAP_ECCLR_CEVT3_Pos                     (3U)
#define ECAP_ECCLR_CEVT3_Msk                     (0x1UL << ECAP_ECCLR_CEVT3_Pos)        /*!< 0x00000008 */
#define ECAP_ECCLR_CEVT3                         ECAP_ECCLR_CEVT3_Msk                   /*!< Capture Event 3 Status Clear */

#define ECAP_ECCLR_CEVT2_Pos                     (2U)
#define ECAP_ECCLR_CEVT2_Msk                     (0x1UL << ECAP_ECCLR_CEVT2_Pos)        /*!< 0x00000004 */
#define ECAP_ECCLR_CEVT2                         ECAP_ECCLR_CEVT2_Msk                   /*!< Capture Event 2 Status Clear */

#define ECAP_ECCLR_CEVT1_Pos                     (1U)
#define ECAP_ECCLR_CEVT1_Msk                     (0x1UL << ECAP_ECCLR_CEVT1_Pos)        /*!< 0x00000002 */
#define ECAP_ECCLR_CEVT1                         ECAP_ECCLR_CEVT1_Msk                   /*!< Capture Event 1 Status Clear */

#define ECAP_ECCLR_INT_Pos                       (0U)
#define ECAP_ECCLR_INT_Msk                       (0x1UL << ECAP_ECCLR_INT_Pos)          /*!< 0x00000001 */
#define ECAP_ECCLR_INT                           ECAP_ECCLR_INT_Msk                     /*!< Global Interrupt Status Clear */

/******************  Bit definition for ECAP_ECFRC register  **********/
#define ECAP_ECFRC_CTR_CMP_Pos                   (7U)
#define ECAP_ECFRC_CTR_CMP_Msk                   (0x1UL << ECAP_ECFRC_CTR_CMP_Pos)   /*!< 0x00000080 */
#define ECAP_ECFRC_CTR_CMP                       ECAP_ECFRC_CTR_CMP_Msk                 /*!< Force Counter Equal Compare Interrupt */

#define ECAP_ECFRC_CTR_PRD_Pos                   (6U)
#define ECAP_ECFRC_CTR_PRD_Msk                   (0x1UL << ECAP_ECFRC_CTR_PRD_Pos)   /*!< 0x00000040 */
#define ECAP_ECFRC_CTR_PRD                       ECAP_ECFRC_CTR_PRD_Msk                 /*!< Force Counter Equal Period Interrupt */

#define ECAP_ECFRC_CTROVF_Pos                    (5U)
#define ECAP_ECFRC_CTROVF_Msk                    (0x1UL << ECAP_ECFRC_CTROVF_Pos)       /*!< 0x00000020 */
#define ECAP_ECFRC_CTROVF                        ECAP_ECFRC_CTROVF_Msk                  /*!< Force Counter Overflow */

#define ECAP_ECFRC_CEVT4_Pos                     (4U)
#define ECAP_ECFRC_CEVT4_Msk                     (0x1UL << ECAP_ECFRC_CEVT4_Pos)        /*!< 0x00000010 */
#define ECAP_ECFRC_CEVT4                         ECAP_ECFRC_CEVT4_Msk                   /*!< Force Capture Event 4 */

#define ECAP_ECFRC_CEVT3_Pos                     (3U)
#define ECAP_ECFRC_CEVT3_Msk                     (0x1UL << ECAP_ECFRC_CEVT3_Pos)        /*!< 0x00000008 */
#define ECAP_ECFRC_CEVT3                         ECAP_ECFRC_CEVT3_Msk                   /*!< Force Capture Event 3 */

#define ECAP_ECFRC_CEVT2_Pos                     (2U)
#define ECAP_ECFRC_CEVT2_Msk                     (0x1UL << ECAP_ECFRC_CEVT2_Pos)        /*!< 0x00000004 */
#define ECAP_ECFRC_CEVT2                         ECAP_ECFRC_CEVT2_Msk                   /*!< Force Capture Event 2 */

#define ECAP_ECFRC_CEVT1_Pos                     (1U)
#define ECAP_ECFRC_CEVT1_Msk                     (0x1UL << ECAP_ECFRC_CEVT1_Pos)        /*!< 0x00000002 */
#define ECAP_ECFRC_CEVT1                         ECAP_ECFRC_CEVT1_Msk                   /*!< Force Capture Event 1 */


/******************************************************************************/
/*                                                                            */
/*                    Enhanced Quadrature Encoder Pulse                       */
/*                                                                            */
/******************************************************************************/
/******************  Bit definition for EQEP_QDECCTL register  **********/
#define EQEP_QDECCTL_QSRC_Pos                    (14U)
#define EQEP_QDECCTL_QSRC_Msk                    (0x3UL << EQEP_QDECCTL_QSRC_Pos)       /*!< 0x00003000 */
#define EQEP_QDECCTL_QSRC                        EQEP_QDECCTL_QSRC_Msk                  /*!< Position-counter source selection */
#define EQEP_QDECCTL_QSRC_1                      (0x2UL << EQEP_QDECCTL_QSRC_Pos)       /*!< 0x00002000 */
#define EQEP_QDECCTL_QSRC_0                      (0x1UL << EQEP_QDECCTL_QSRC_Pos)       /*!< 0x00001000 */

#define EQEP_QDECCTL_SOEN_Pos                    (13U)
#define EQEP_QDECCTL_SOEN_Msk                    (0x1UL << EQEP_QDECCTL_SOEN_Pos)       /*!< 0x00002000 */
#define EQEP_QDECCTL_SOEN                        EQEP_QDECCTL_SOEN_Msk                  /*!< Sync output enable */

#define EQEP_QDECCTL_SPSEL_Pos                   (12U)
#define EQEP_QDECCTL_SPSEL_Msk                   (0x1UL << EQEP_QDECCTL_SPSEL_Pos)      /*!< 0x00001000 */
#define EQEP_QDECCTL_SPSEL                       EQEP_QDECCTL_SPSEL_Msk                 /*!< Sync output pin selection */

#define EQEP_QDECCTL_XCR_Pos                     (11U)
#define EQEP_QDECCTL_XCR_Msk                     (0x1UL << EQEP_QDECCTL_XCR_Pos)         /*!< 0x00000800 */
#define EQEP_QDECCTL_XCR                         EQEP_QDECCTL_XCR_Msk                   /*!< Extnal Clock Rate */

#define EQEP_QDECCTL_SWAP_Pos                    (10U)
#define EQEP_QDECCTL_SWAP_Msk                    (0x1UL << EQEP_QDECCTL_SWAP_Pos)       /*!< 0x00000400 */
#define EQEP_QDECCTL_SWAP                        EQEP_QDECCTL_SWAP_Msk                  /*!< CLK/DIR Signal Source for Postion CNT */

#define EQEP_QDECCTL_IGATE_Pos                   (9U)
#define EQEP_QDECCTL_IGATE_Msk                   (0x1UL << EQEP_QDECCTL_IGATE_Pos)      /*!< 0x00000200 */
#define EQEP_QDECCTL_IGATE                       EQEP_QDECCTL_IGATE_Msk                 /*!< Index pulse gating option */

#define EQEP_QDECCTL_QAP_Pos                     (8U)
#define EQEP_QDECCTL_QAP_Msk                     (0x1UL << EQEP_QDECCTL_QAP_Pos)        /*!< 0x00000100 */
#define EQEP_QDECCTL_QAP                         EQEP_QDECCTL_QAP_Msk                   /*!< QEPA input polarity */

#define EQEP_QDECCTL_QBP_Pos                     (7U)
#define EQEP_QDECCTL_QBP_Msk                     (0x1UL << EQEP_QDECCTL_QBP_Pos)        /*!< 0x00000080 */
#define EQEP_QDECCTL_QBP                         EQEP_QDECCTL_QBP_Msk                   /*!< QEPB input polarity */

#define EQEP_QDECCTL_QIP_Pos                     (6U)
#define EQEP_QDECCTL_QIP_Msk                     (0x1UL << EQEP_QDECCTL_QIP_Pos)        /*!< 0x00000040 */
#define EQEP_QDECCTL_QIP                         EQEP_QDECCTL_QIP_Msk                   /*!< QEPI input polarity */

#define EQEP_QDECCTL_QSP_Pos                     (5U)
#define EQEP_QDECCTL_QSP_Msk                     (0x1UL << EQEP_QDECCTL_QSP_Pos)        /*!< 0x00000020 */
#define EQEP_QDECCTL_QSP                         EQEP_QDECCTL_QSP_Msk                   /*!< QEPS input polarity */

/******************  Bit definition for EQEP_QEPCTL register  **********/
#define EQEP_QEPCTL_PCRM_Pos                    (12U)
#define EQEP_QEPCTL_PCRM_Msk                    (0x3UL << EQEP_QEPCTL_PCRM_Pos)       /*!< 0x00003000 */
#define EQEP_QEPCTL_PCRM                        EQEP_QEPCTL_PCRM_Msk                  /*!< Position counter reset */
#define EQEP_QEPCTL_PCRM_1                      (0x2UL << EQEP_QEPCTL_PCRM_Pos)       /*!< 0x00002000 */
#define EQEP_QEPCTL_PCRM_0                      (0x1UL << EQEP_QEPCTL_PCRM_Pos)       /*!< 0x00001000 */

#define EQEP_QEPCTL_SEI_Pos                     (10U)
#define EQEP_QEPCTL_SEI_Msk                     (0x3UL << EQEP_QEPCTL_SEI_Pos)        /*!< 0x00000C00 */
#define EQEP_QEPCTL_SEI                         EQEP_QEPCTL_SEI_Msk                   /*!< Strobe event init of position cnt */
#define EQEP_QEPCTL_SEI_1                       (0x2UL << EQEP_QEPCTL_SEI_Pos)        /*!< 0x00000800 */
#define EQEP_QEPCTL_SEI_0                       (0x1UL << EQEP_QEPCTL_SEI_Pos)        /*!< 0x00000400 */

#define EQEP_QEPCTL_IEI_Pos                     (8U)
#define EQEP_QEPCTL_IEI_Msk                     (0x3UL << EQEP_QEPCTL_IEI_Pos)        /*!< 0x00000300 */
#define EQEP_QEPCTL_IEI                         EQEP_QEPCTL_IEI_Msk                   /*!< Index event init of positon cnt */
#define EQEP_QEPCTL_IEI_1                       (0x2UL << EQEP_QEPCTL_IEI_Pos)        /*!< 0x00000200 */
#define EQEP_QEPCTL_IEI_0                       (0x1UL << EQEP_QEPCTL_IEI_Pos)        /*!< 0x00000100 */

#define EQEP_QEPCTL_SWI_Pos                     (7U)
#define EQEP_QEPCTL_SWI_Msk                     (0x1UL << EQEP_QEPCTL_SWI_Pos)        /*!< 0x00000080 */
#define EQEP_QEPCTL_SWI                         EQEP_QEPCTL_SWI_Msk                   /*!< Software init position cnt */

#define EQEP_QEPCTL_SEL_Pos                     (6U)
#define EQEP_QEPCTL_SEL_Msk                     (0x1UL << EQEP_QEPCTL_SEL_Pos)        /*!< 0x00000040 */
#define EQEP_QEPCTL_SEL                         EQEP_QEPCTL_SEL_Msk                   /*!< Strobe event latch of position cnt */

#define EQEP_QEPCTL_IEL_Pos                     (4U)
#define EQEP_QEPCTL_IEL_Msk                     (0x3UL << EQEP_QEPCTL_IEL_Pos)        /*!< 0x00000030 */
#define EQEP_QEPCTL_IEL                         EQEP_QEPCTL_IEL_Msk                   /*!< Index event latch of position cnt */
#define EQEP_QEPCTL_IEL_1                       (0x2UL << EQEP_QEPCTL_IEL_Pos)        /*!< 0x00000020 */
#define EQEP_QEPCTL_IEL_0                       (0x1UL << EQEP_QEPCTL_IEL_Pos)        /*!< 0x00000010 */

#define EQEP_QEPCTL_QPEN_Pos                    (3U)
#define EQEP_QEPCTL_QPEN_Msk                    (0x1UL << EQEP_QEPCTL_QPEN_Pos)       /*!< 0x00000008 */
#define EQEP_QEPCTL_QPEN                        EQEP_QEPCTL_QPEN_Msk                  /*!< Quadrature position cnt enbale/sft rst */

#define EQEP_QEPCTL_QCLM_Pos                    (2U)
#define EQEP_QEPCTL_QCLM_Msk                    (0x1UL << EQEP_QEPCTL_QCLM_Pos)       /*!< 0x00000004 */
#define EQEP_QEPCTL_QCLM                        EQEP_QEPCTL_QCLM_Msk                  /*!< QEP capture latch mode */

#define EQEP_QEPCTL_UTE_Pos                     (1U)
#define EQEP_QEPCTL_UTE_Msk                     (0x1UL << EQEP_QEPCTL_UTE_Pos)        /*!< 0x00000002 */
#define EQEP_QEPCTL_UTE                         EQEP_QEPCTL_UTE_Msk                   /*!< QEP unit timer enable */

#define EQEP_QEPCTL_WDE_Pos                     (0U)
#define EQEP_QEPCTL_WDE_Msk                     (0x1UL << EQEP_QEPCTL_WDE_Pos)        /*!< 0x00000001 */
#define EQEP_QEPCTL_WDE                         EQEP_QEPCTL_WDE_Msk                   /*!< QEP watchdog enable */

/******************  Bit definition for EQEP_QCAPCTL register  **********/
#define EQEP_QCAPCTL_CEN_Pos                     (7U)
#define EQEP_QCAPCTL_CEN_Msk                     (0x1UL << EQEP_QCAPCTL_CEN_Pos)        /*!< 0x00000080 */
#define EQEP_QCAPCTL_CEN                         EQEP_QCAPCTL_CEN_Msk                   /*!< Enable eQEP capture */

#define EQEP_QCAPCTL_CCPS_Pos                    (4U)
#define EQEP_QCAPCTL_CCPS_Msk                    (0x7UL << EQEP_QCAPCTL_CCPS_Pos)       /*!< 0x00000070 */
#define EQEP_QCAPCTL_CCPS                        EQEP_QCAPCTL_CCPS_Msk                  /*!< eQEP capture timer clk prescaler */
#define EQEP_QCAPCTL_CCPS_2                      (0x4UL << EQEP_QCAPCTL_CCPS_Pos)       /*!< 0x00000040 */
#define EQEP_QCAPCTL_CCPS_1                      (0x2UL << EQEP_QCAPCTL_CCPS_Pos)       /*!< 0x00000020 */
#define EQEP_QCAPCTL_CCPS_0                      (0x1UL << EQEP_QCAPCTL_CCPS_Pos)       /*!< 0x00000010 */

#define EQEP_QCAPCTL_UPPS_Pos                    (0U)
#define EQEP_QCAPCTL_UPPS_Msk                    (0xFUL << EQEP_QCAPCTL_UPPS_Pos)       /*!< 0x0000000f */
#define EQEP_QCAPCTL_UPPS                        EQEP_QCAPCTL_UPPS_Msk                  /*!< Unit position event prescaler */
#define EQEP_QCAPCTL_UPPS_3                      (0x8UL << EQEP_QCAPCTL_UPPS_Pos)       /*!< 0x00000008 */
#define EQEP_QCAPCTL_UPPS_2                      (0x4UL << EQEP_QCAPCTL_UPPS_Pos)       /*!< 0x00000004 */
#define EQEP_QCAPCTL_UPPS_1                      (0x2UL << EQEP_QCAPCTL_UPPS_Pos)       /*!< 0x00000002 */
#define EQEP_QCAPCTL_UPPS_0                      (0x1UL << EQEP_QCAPCTL_UPPS_Pos)       /*!< 0x00000001 */

/******************  Bit definition for EQEP_QPOSCTL register  **********/
#define EQEP_QPOSCTL_PCSHDW_Pos                  (15U)
#define EQEP_QPOSCTL_PCSHDW_Msk                  (0x1UL << EQEP_QPOSCTL_PCSHDW_Pos)     /*!< 0x00008000 */
#define EQEP_QPOSCTL_PCSHDW                      EQEP_QPOSCTL_PCSHDW_Msk                /*!< Positon compare of shadow enable */

#define EQEP_QPOSCTL_PCLOAD_Pos                  (14U)
#define EQEP_QPOSCTL_PCLOAD_Msk                  (0x1UL << EQEP_QPOSCTL_PCLOAD_Pos)     /*!< 0x00004000 */
#define EQEP_QPOSCTL_PCLOAD                      EQEP_QPOSCTL_PCLOAD_Msk                /*!< Position compare of shadow load */

#define EQEP_QPOSCTL_PCPOL_Pos                   (13U)
#define EQEP_QPOSCTL_PCPOL_Msk                   (0x1UL << EQEP_QPOSCTL_PCPOL_Pos)      /*!< 0x00002000 */
#define EQEP_QPOSCTL_PCPOL                       EQEP_QPOSCTL_PCPOL_Msk                 /*!< Polarity of sync output */

#define EQEP_QPOSCTL_PCMPE_Pos                   (12U)
#define EQEP_QPOSCTL_PCMPE_Msk                   (0x1UL << EQEP_QPOSCTL_PCMPE_Pos)      /*!< 0x00001000 */
#define EQEP_QPOSCTL_PCMPE                       EQEP_QPOSCTL_PCMPE_Msk                 /*!< Position compare enable/disable */

#define EQEP_QPOSCTL_PCSPW_Pos                   (0U)
#define EQEP_QPOSCTL_PCSPW_Msk                   (0xFFFUL << EQEP_QPOSCTL_PCSPW_Pos)    /*!< 0x00000FFF */
#define EQEP_QPOSCTL_PCSPW                       EQEP_QPOSCTL_PCSPW_Msk                 /*!< Select-position-compare sync output pulse width*/
#define EQEP_QPOSCTL_PCSPW_11                    (0x800UL << EQEP_QPOSCTL_PCSPW_Pos)    /*!< 0x00000800 */
#define EQEP_QPOSCTL_PCSPW_10                    (0x400UL << EQEP_QPOSCTL_PCSPW_Pos)    /*!< 0x00000400 */
#define EQEP_QPOSCTL_PCSPW_9                     (0x200UL << EQEP_QPOSCTL_PCSPW_Pos)    /*!< 0x00000200 */
#define EQEP_QPOSCTL_PCSPW_8                     (0x100UL << EQEP_QPOSCTL_PCSPW_Pos)    /*!< 0x00000100 */
#define EQEP_QPOSCTL_PCSPW_7                     (0x080UL << EQEP_QPOSCTL_PCSPW_Pos)    /*!< 0x00000080 */
#define EQEP_QPOSCTL_PCSPW_6                     (0x040UL << EQEP_QPOSCTL_PCSPW_Pos)    /*!< 0x00000040 */
#define EQEP_QPOSCTL_PCSPW_5                     (0x020UL << EQEP_QPOSCTL_PCSPW_Pos)    /*!< 0x00000020 */
#define EQEP_QPOSCTL_PCSPW_4                     (0x010UL << EQEP_QPOSCTL_PCSPW_Pos)    /*!< 0x00000010 */
#define EQEP_QPOSCTL_PCSPW_3                     (0x008UL << EQEP_QPOSCTL_PCSPW_Pos)    /*!< 0x00000008 */
#define EQEP_QPOSCTL_PCSPW_2                     (0x004UL << EQEP_QPOSCTL_PCSPW_Pos)    /*!< 0x00000004 */
#define EQEP_QPOSCTL_PCSPW_1                     (0x002UL << EQEP_QPOSCTL_PCSPW_Pos)    /*!< 0x00000002 */
#define EQEP_QPOSCTL_PCSPW_0                     (0x001UL << EQEP_QPOSCTL_PCSPW_Pos)    /*!< 0x00000001 */

/******************  Bit definition for EQEP_QEINT register  **********/
#define EQEP_QEINT_UTO_Pos                     (11U)
#define EQEP_QEINT_UTO_Msk                     (0x1UL << EQEP_QEINT_UTO_Pos)        /*!< 0x00000800 */
#define EQEP_QEINT_UTO                         EQEP_QEINT_UTO_Msk                   /*!< Uint time out int enable */

#define EQEP_QEINT_IEL_Pos                     (10U)
#define EQEP_QEINT_IEL_Msk                     (0x1UL << EQEP_QEINT_IEL_Pos)        /*!< 0x00000400 */
#define EQEP_QEINT_IEL                         EQEP_QEINT_IEL_Msk                   /*!< Index event latch int enable */

#define EQEP_QEINT_SEL_Pos                     (9U)
#define EQEP_QEINT_SEL_Msk                     (0x1UL << EQEP_QEINT_SEL_Pos)        /*!< 0x00000200 */
#define EQEP_QEINT_SEL                         EQEP_QEINT_SEL_Msk                   /*!< Strobe event latch int enable */

#define EQEP_QEINT_PCM_Pos                     (8U)
#define EQEP_QEINT_PCM_Msk                     (0x1UL << EQEP_QEINT_PCM_Pos)        /*!< 0x00000100 */
#define EQEP_QEINT_PCM                         EQEP_QEINT_PCM_Msk                   /*!< Position-compare match int enable */

#define EQEP_QEINT_PCR_Pos                     (7U)
#define EQEP_QEINT_PCR_Msk                     (0x1UL << EQEP_QEINT_PCR_Pos)        /*!< 0x00000080 */
#define EQEP_QEINT_PCR                         EQEP_QEINT_PCR_Msk                   /*!< Position-compare ready int enable */

#define EQEP_QEINT_PCO_Pos                     (6U)
#define EQEP_QEINT_PCO_Msk                     (0x1UL << EQEP_QEINT_PCO_Pos)        /*!< 0x00000040 */
#define EQEP_QEINT_PCO                         EQEP_QEINT_PCO_Msk                   /*!< Position counter overflow int enable */

#define EQEP_QEINT_PCU_Pos                     (5U)
#define EQEP_QEINT_PCU_Msk                     (0x1UL << EQEP_QEINT_PCU_Pos)        /*!< 0x00000020 */
#define EQEP_QEINT_PCU                         EQEP_QEINT_PCU_Msk                   /*!< Position counter underflow int enable */

#define EQEP_QEINT_WTO_Pos                     (4U)
#define EQEP_QEINT_WTO_Msk                     (0x1UL << EQEP_QEINT_WTO_Pos)        /*!< 0x00000010 */
#define EQEP_QEINT_WTO                         EQEP_QEINT_WTO_Msk                   /*!< Watchdog time out int enable */

#define EQEP_QEINT_QDC_Pos                     (3U)
#define EQEP_QEINT_QDC_Msk                     (0x1UL << EQEP_QEINT_QDC_Pos)        /*!< 0x00000008 */
#define EQEP_QEINT_QDC                         EQEP_QEINT_QDC_Msk                   /*!< Quadrature direction change int enable */

#define EQEP_QEINT_PHE_Pos                     (2U)
#define EQEP_QEINT_PHE_Msk                     (0x1UL << EQEP_QEINT_PHE_Pos)        /*!< 0x00000004 */
#define EQEP_QEINT_PHE                         EQEP_QEINT_PHE_Msk                   /*!< Quadrature phase error int enable */

#define EQEP_QEINT_PCE_Pos                     (1U)
#define EQEP_QEINT_PCE_Msk                     (0x1UL << EQEP_QEINT_PCE_Pos)        /*!< 0x00000002 */
#define EQEP_QEINT_PCE                         EQEP_QEINT_PCE_Msk                   /*!< Position counter error int enable */

/******************  Bit definition for EQEP_QFLG register  **********/
#define EQEP_QFLG_UTO_Pos                     (11U)
#define EQEP_QFLG_UTO_Msk                     (0x1UL << EQEP_QFLG_UTO_Pos)        /*!< 0x00000800 */
#define EQEP_QFLG_UTO                         EQEP_QFLG_UTO_Msk                   /*!< Uint time out int flag */

#define EQEP_QFLG_IEL_Pos                     (10U)
#define EQEP_QFLG_IEL_Msk                     (0x1UL << EQEP_QFLG_IEL_Pos)        /*!< 0x00000400 */
#define EQEP_QFLG_IEL                         EQEP_QFLG_IEL_Msk                   /*!< Index event latch int flag */

#define EQEP_QFLG_SEL_Pos                     (9U)
#define EQEP_QFLG_SEL_Msk                     (0x1UL << EQEP_QFLG_SEL_Pos)        /*!< 0x00000200 */
#define EQEP_QFLG_SEL                         EQEP_QFLG_SEL_Msk                   /*!< Strobe event latch int flag */

#define EQEP_QFLG_PCM_Pos                     (8U)
#define EQEP_QFLG_PCM_Msk                     (0x1UL << EQEP_QFLG_PCM_Pos)        /*!< 0x00000100 */
#define EQEP_QFLG_PCM                         EQEP_QFLG_PCM_Msk                   /*!< Position-compare match int flag */

#define EQEP_QFLG_PCR_Pos                     (7U)
#define EQEP_QFLG_PCR_Msk                     (0x1UL << EQEP_QFLG_PCR_Pos)        /*!< 0x00000080 */
#define EQEP_QFLG_PCR                         EQEP_QFLG_PCR_Msk                   /*!< Position-compare ready int flag */

#define EQEP_QFLG_PCO_Pos                     (6U)
#define EQEP_QFLG_PCO_Msk                     (0x1UL << EQEP_QFLG_PCO_Pos)        /*!< 0x00000040 */
#define EQEP_QFLG_PCO                         EQEP_QFLG_PCO_Msk                   /*!< Position counter overflow int flag */

#define EQEP_QFLG_PCU_Pos                     (5U)
#define EQEP_QFLG_PCU_Msk                     (0x1UL << EQEP_QFLG_PCU_Pos)        /*!< 0x00000020 */
#define EQEP_QFLG_PCU                         EQEP_QFLG_PCU_Msk                   /*!< Position counter underflow int flag */

#define EQEP_QFLG_WTO_Pos                     (4U)
#define EQEP_QFLG_WTO_Msk                     (0x1UL << EQEP_QFLG_WTO_Pos)        /*!< 0x00000010 */
#define EQEP_QFLG_WTO                         EQEP_QFLG_WTO_Msk                   /*!< Watchdog time out int flag */

#define EQEP_QFLG_QDC_Pos                     (3U)
#define EQEP_QFLG_QDC_Msk                     (0x1UL << EQEP_QFLG_QDC_Pos)        /*!< 0x00000008 */
#define EQEP_QFLG_QDC                         EQEP_QFLG_QDC_Msk                   /*!< Quadrature direction change int flag */

#define EQEP_QFLG_PHE_Pos                     (2U)
#define EQEP_QFLG_PHE_Msk                     (0x1UL << EQEP_QFLG_PHE_Pos)        /*!< 0x00000004 */
#define EQEP_QFLG_PHE                         EQEP_QFLG_PHE_Msk                   /*!< Quadrature phase error int flag */

#define EQEP_QFLG_PCE_Pos                     (1U)
#define EQEP_QFLG_PCE_Msk                     (0x1UL << EQEP_QFLG_PCE_Pos)        /*!< 0x00000002 */
#define EQEP_QFLG_PCE                         EQEP_QFLG_PCE_Msk                   /*!< Position counter error int flag */

#define EQEP_QFLG_INT_Pos                     (0U)
#define EQEP_QFLG_INT_Msk                     (0x1UL << EQEP_QFLG_INT_Pos)        /*!< 0x00000001 */
#define EQEP_QFLG_INT                         EQEP_QFLG_INT_Msk                   /*!< Global int status flag */

/******************  Bit definition for EQEP_QCLR register  **********/
#define EQEP_QCLR_UTO_Pos                     (11U)
#define EQEP_QCLR_UTO_Msk                     (0x1UL << EQEP_QCLR_UTO_Pos)        /*!< 0x00000800 */
#define EQEP_QCLR_UTO                         EQEP_QCLR_UTO_Msk                   /*!< Clear Uint time out int flag */

#define EQEP_QCLR_IEL_Pos                     (10U)
#define EQEP_QCLR_IEL_Msk                     (0x1UL << EQEP_QCLR_IEL_Pos)        /*!< 0x00000400 */
#define EQEP_QCLR_IEL                         EQEP_QCLR_IEL_Msk                   /*!< Clear Index event latch int flag */

#define EQEP_QCLR_SEL_Pos                     (9U)
#define EQEP_QCLR_SEL_Msk                     (0x1UL << EQEP_QCLR_SEL_Pos)        /*!< 0x00000200 */
#define EQEP_QCLR_SEL                         EQEP_QCLR_SEL_Msk                   /*!< Clear Strobe event latch int flag */

#define EQEP_QCLR_PCM_Pos                     (8U)
#define EQEP_QCLR_PCM_Msk                     (0x1UL << EQEP_QCLR_PCM_Pos)        /*!< 0x00000100 */
#define EQEP_QCLR_PCM                         EQEP_QCLR_PCM_Msk                   /*!< Clear Position-compare match int flag */

#define EQEP_QCLR_PCR_Pos                     (7U)
#define EQEP_QCLR_PCR_Msk                     (0x1UL << EQEP_QCLR_PCR_Pos)        /*!< 0x00000080 */
#define EQEP_QCLR_PCR                         EQEP_QCLR_PCR_Msk                   /*!< Clear Position-compare ready int flag */

#define EQEP_QCLR_PCO_Pos                     (6U)
#define EQEP_QCLR_PCO_Msk                     (0x1UL << EQEP_QCLR_PCO_Pos)        /*!< 0x00000040 */
#define EQEP_QCLR_PCO                         EQEP_QCLR_PCO_Msk                   /*!< Clear Position counter overflow int flag */

#define EQEP_QCLR_PCU_Pos                     (5U)
#define EQEP_QCLR_PCU_Msk                     (0x1UL << EQEP_QCLR_PCU_Pos)        /*!< 0x00000020 */
#define EQEP_QCLR_PCU                         EQEP_QCLR_PCU_Msk                   /*!< Clear Position counter underflow int flag */

#define EQEP_QCLR_WTO_Pos                     (4U)
#define EQEP_QCLR_WTO_Msk                     (0x1UL << EQEP_QCLR_WTO_Pos)        /*!< 0x00000010 */
#define EQEP_QCLR_WTO                         EQEP_QCLR_WTO_Msk                   /*!< Clear Watchdog time out int flag */

#define EQEP_QCLR_QDC_Pos                     (3U)
#define EQEP_QCLR_QDC_Msk                     (0x1UL << EQEP_QCLR_QDC_Pos)        /*!< 0x00000008 */
#define EQEP_QCLR_QDC                         EQEP_QCLR_QDC_Msk                   /*!< Clear Quadrature direction change int flag */

#define EQEP_QCLR_PHE_Pos                     (2U)
#define EQEP_QCLR_PHE_Msk                     (0x1UL << EQEP_QCLR_PHE_Pos)        /*!< 0x00000004 */
#define EQEP_QCLR_PHE                         EQEP_QCLR_PHE_Msk                   /*!< Clear Quadrature phase error int flag */

#define EQEP_QCLR_PCE_Pos                     (1U)
#define EQEP_QCLR_PCE_Msk                     (0x1UL << EQEP_QCLR_PCE_Pos)        /*!< 0x00000002 */
#define EQEP_QCLR_PCE                         EQEP_QCLR_PCE_Msk                   /*!< Clear Position counter error int flag */

#define EQEP_QCLR_INT_Pos                     (0U)
#define EQEP_QCLR_INT_Msk                     (0x1UL << EQEP_QCLR_INT_Pos)         /*!< 0x00000001 */
#define EQEP_QCLR_INT                         EQEP_QCLR_INT_Msk                   /*!< Clear Global int status flag */

/******************  Bit definition for EQEP_QFRC register  **********/
#define EQEP_QFRC_UTO_Pos                     (11U)
#define EQEP_QFRC_UTO_Msk                     (0x1UL << EQEP_QFRC_UTO_Pos)        /*!< 0x00000800 */
#define EQEP_QFRC_UTO                         EQEP_QFRC_UTO_Msk                   /*!< Force Uint time out int  */

#define EQEP_QFRC_IEL_Pos                     (10U)
#define EQEP_QFRC_IEL_Msk                     (0x1UL << EQEP_QFRC_IEL_Pos)        /*!< 0x00000400 */
#define EQEP_QFRC_IEL                         EQEP_QFRC_IEL_Msk                   /*!< Force Index event latch int  */

#define EQEP_QFRC_SEL_Pos                     (9U)
#define EQEP_QFRC_SEL_Msk                     (0x1UL << EQEP_QFRC_SEL_Pos)        /*!< 0x00000200 */
#define EQEP_QFRC_SEL                         EQEP_QFRC_SEL_Msk                   /*!< Force Strobe event latch int  */

#define EQEP_QFRC_PCM_Pos                     (8U)
#define EQEP_QFRC_PCM_Msk                     (0x1UL << EQEP_QFRC_PCM_Pos)        /*!< 0x00000100 */
#define EQEP_QFRC_PCM                         EQEP_QFRC_PCM_Msk                   /*!< Force Position-compare match int  */

#define EQEP_QFRC_PCR_Pos                     (7U)
#define EQEP_QFRC_PCR_Msk                     (0x1UL << EQEP_QFRC_PCR_Pos)        /*!< 0x00000080 */
#define EQEP_QFRC_PCR                         EQEP_QFRC_PCR_Msk                   /*!< Force Position-compare ready int  */

#define EQEP_QFRC_PCO_Pos                     (6U)
#define EQEP_QFRC_PCO_Msk                     (0x1UL << EQEP_QFRC_PCO_Pos)        /*!< 0x00000040 */
#define EQEP_QFRC_PCO                         EQEP_QFRC_PCO_Msk                   /*!< Force Position counter overflow int  */

#define EQEP_QFRC_PCU_Pos                     (5U)
#define EQEP_QFRC_PCU_Msk                     (0x1UL << EQEP_QFRC_PCU_Pos)        /*!< 0x00000020 */
#define EQEP_QFRC_PCU                         EQEP_QFRC_PCU_Msk                   /*!< Force Position counter underflow int  */

#define EQEP_QFRC_WTO_Pos                     (4U)
#define EQEP_QFRC_WTO_Msk                     (0x1UL << EQEP_QFRC_WTO_Pos)        /*!< 0x00000010 */
#define EQEP_QFRC_WTO                         EQEP_QFRC_WTO_Msk                   /*!< Force Watchdog time out int  */

#define EQEP_QFRC_QDC_Pos                     (3U)
#define EQEP_QFRC_QDC_Msk                     (0x1UL << EQEP_QFRC_QDC_Pos)        /*!< 0x00000008 */
#define EQEP_QFRC_QDC                         EQEP_QFRC_QDC_Msk                   /*!< Force Quadrature direction change int  */

#define EQEP_QFRC_PHE_Pos                     (2U)
#define EQEP_QFRC_PHE_Msk                     (0x1UL << EQEP_QFRC_PHE_Pos)        /*!< 0x00000004 */
#define EQEP_QFRC_PHE                         EQEP_QFRC_PHE_Msk                   /*!< Force Quadrature phase error int  */

#define EQEP_QFRC_PCE_Pos                     (1U)
#define EQEP_QFRC_PCE_Msk                     (0x1UL << EQEP_QFRC_PCE_Pos)        /*!< 0x00000002 */
#define EQEP_QFRC_PCE                         EQEP_QFRC_PCE_Msk                   /*!< Force Position counter error int  */

/******************  Bit definition for EQEP_QEPSTS register  **********/
#define EQEP_QEPSTS_UPEVNT_Pos                (7U)
#define EQEP_QEPSTS_UPEVNT_Msk                (0x1UL << EQEP_QEPSTS_UPEVNT_Pos)    /*!< 0x00000080 */
#define EQEP_QEPSTS_UPEVNT                     EQEP_QEPSTS_UPEVNT_Msk             /*!< Unit position event flag */

#define EQEP_QEPSTS_FIDF_Pos                  (6U)
#define EQEP_QEPSTS_FIDF_Msk                  (0x1UL << EQEP_QEPSTS_FIDF_Pos)     /*!< 0x00000040 */
#define EQEP_QEPSTS_FIDF                      EQEP_QEPSTS_FIDF_Msk                /*!< Direction on the first index marker */

#define EQEP_QEPSTS_QDF_Pos                   (5U)
#define EQEP_QEPSTS_QDF_Msk                   (0x1UL << EQEP_QEPSTS_QDF_Pos)      /*!< 0x00000020 */
#define EQEP_QEPSTS_QDF                       EQEP_QEPSTS_QDF_Msk                 /*!< Quadrature direction flag */

#define EQEP_QEPSTS_QDLF_Pos                  (4U)
#define EQEP_QEPSTS_QDLF_Msk                  (0x1UL << EQEP_QEPSTS_QDLF_Pos)     /*!< 0x00000010 */
#define EQEP_QEPSTS_QDLF                      EQEP_QEPSTS_QDLF_Msk                /*!< eQEP direction flag */

#define EQEP_QEPSTS_COEF_Pos                  (3U)
#define EQEP_QEPSTS_COEF_Msk                  (0x1UL << EQEP_QEPSTS_COEF_Pos)     /*!< 0x00000008 */
#define EQEP_QEPSTS_COEF                      EQEP_QEPSTS_COEF_Msk                /*!< Capture overflow error flag */

#define EQEP_QEPSTS_CDEF_Pos                  (2U)
#define EQEP_QEPSTS_CDEF_Msk                  (0x1UL << EQEP_QEPSTS_CDEF_Pos)     /*!< 0x00000004 */
#define EQEP_QEPSTS_CDEF                      EQEP_QEPSTS_CDEF_Msk                /*!< Capture direction error flag */

#define EQEP_QEPSTS_FIMF_Pos                  (1U)
#define EQEP_QEPSTS_FIMF_Msk                  (0x1UL << EQEP_QEPSTS_FIMF_Pos)     /*!< 0x00000002 */
#define EQEP_QEPSTS_FIMF                      EQEP_QEPSTS_FIMF_Msk                /*!< First index marker flag */

#define EQEP_QEPSTS_PCEF_Pos                  (0U)
#define EQEP_QEPSTS_PCEF_Msk                  (0x1UL << EQEP_QEPSTS_PCEF_Pos)     /*!< 0x00000001 */
#define EQEP_QEPSTS_PCEF                      EQEP_QEPSTS_PCEF_Msk                /*!< Position counter error flag */


/******************************************************************************/
/*                                                                            */
/*                    Enhanced Pulse Width Modulator(EPWM)                    */
/*                                                                            */
/******************************************************************************/
/******************  Bit definition for EPWM_TBCTL register  **********/
#define TBCTL_CTRMODE_Pos    (0U)
#define TBCTL_CTRMODE_Msk    (0x3UL << TBCTL_CTRMODE_Pos)
#define TBCTL_CTRMODE        TBCTL_CTRMODE_Msk
#define TBCTL_CTRMODE_0      (0x1UL << TBCTL_CTRMODE_Pos)
#define TBCTL_CTRMODE_1      (0x2UL << TBCTL_CTRMODE_Pos)

#define TBCTL_PHSEN_Pos      (2U)
#define TBCTL_PHSEN_Msk      (0x1UL << TBCTL_PHSEN_Pos)
#define TBCTL_PHSEN          TBCTL_PHSEN_Msk

#define TBCTL_PRDLD_Pos      (3U)
#define TBCTL_PRDLD_Msk      (0x1UL << TBCTL_PRDLD_Pos)
#define TBCTL_PRDLD          TBCTL_PRDLD_Msk

#define TBCTL_SYNCOSEL_Pos   (4U)
#define TBCTL_SYNCOSEL_Msk   (0x3UL << TBCTL_SYNCOSEL_Pos)
#define TBCTL_SYNCOSEL       TBCTL_SYNCOSEL_Msk
#define TBCTL_SYNCOSEL_0     (0x1UL << TBCTL_SYNCOSEL_Pos)
#define TBCTL_SYNCOSEL_1     (0x2UL << TBCTL_SYNCOSEL_Pos)

#define TBCTL_SWFSYNC_Pos    (6U)
#define TBCTL_SWFSYNC_Msk    (0x1UL << TBCTL_SWFSYNC_Pos)
#define TBCTL_SWFSYNC        TBCTL_SWFSYNC_Msk

#define TBCTL_HSPCLKDIV_Pos  (7U)
#define TBCTL_HSPCLKDIV_Msk  (0x7UL << TBCTL_HSPCLKDIV_Pos)
#define TBCTL_HSPCLKDIV      TBCTL_HSPCLKDIV_Msk
#define TBCTL_HSPCLKDIV_0    (0x1UL << TBCTL_HSPCLKDIV_Pos)
#define TBCTL_HSPCLKDIV_1    (0x2UL << TBCTL_HSPCLKDIV_Pos)
#define TBCTL_HSPCLKDIV_2    (0x4UL << TBCTL_HSPCLKDIV_Pos)

#define TBCTL_CLKDIV_Pos     (10U)
#define TBCTL_CLKDIV_Msk     (0x7UL << TBCTL_CLKDIV_Pos)
#define TBCTL_CLKDIV         TBCTL_CLKDIV_Msk
#define TBCTL_CLKDIV_0       (0x1UL << TBCTL_CLKDIV_Pos)
#define TBCTL_CLKDIV_1       (0x2UL << TBCTL_CLKDIV_Pos)
#define TBCTL_CLKDIV_2       (0x4UL << TBCTL_CLKDIV_Pos)

#define TBCTL_PHSDIR_Pos     (13U)
#define TBCTL_PHSDIR_Msk     (0x1UL << TBCTL_PHSDIR_Pos)
#define TBCTL_PHSDIR         TBCTL_PHSDIR_Msk

#define TBCTL_EALLOW_Pos     (14U)
#define TBCTL_EALLOW_Msk     (0x1UL << TBCTL_EALLOW_Pos)
#define TBCTL_EALLOW         TBCTL_EALLOW_Msk

#define TBCTL_MONITOR_EN_Pos (15U)
#define TBCTL_MONITOR_EN_Msk (0x1UL << TBCTL_MONITOR_EN_Pos)
#define TBCTL_MONITOR_EN     TBCTL_MONITOR_EN_Msk

#define TBCTL_MONITOR_SEL_Pos (16U)
#define TBCTL_MONITOR_SEL_Msk (0x7UL << TBCTL_MONITOR_SEL_Pos)
#define TBCTL_MONITOR_SEL     TBCTL_MONITOR_SEL_Msk
#define TBCTL_MONITOR_SEL_0   (0x1UL << TBCTL_MONITOR_SEL_Pos)
#define TBCTL_MONITOR_SEL_1   (0x2UL << TBCTL_MONITOR_SEL_Pos)
#define TBCTL_MONITOR_SEL_2   (0x4UL << TBCTL_MONITOR_SEL_Pos)


/*TBSTS Define*/
#define TBSTS_CTRDIR_Pos      (0U)
#define TBSTS_CTRDIR_Msk      (0x1UL << TBSTS_CTRDIR_Pos)
#define TBSTS_CTRDIR          TBSTS_CTRDIR_Msk

#define TBSTS_SYNCI_Pos       (1U)
#define TBSTS_SYNCI_Msk       (0x1UL << TBSTS_SYNCI_Pos)
#define TBSTS_SYNCI           TBSTS_SYNCI_Msk

#define TBSTS_CTRMAX_Pos      (2U)
#define TBSTS_CTRMAX_Msk      (0x1UL << TBSTS_CTRMAX_Pos)
#define TBSTS_CTRMAX          TBSTS_CTRMAX_Msk

/*TBPHSHR Define*/
#define TBPHSHR_TBPHSHR_Pos   (8U)
#define TBPHSHR_TBPHSHR_Msk   (0xFFUL << TBPHSHR_TBPHSHR_Pos)
#define TBPHSHR_TBPHSHR       TBPHSHR_TBPHSHR_Msk
#define TBPHSHR_TBPHSHR_0     (0x01UL << TBPHSHR_TBPHSHR_Pos)
#define TBPHSHR_TBPHSHR_1     (0x02UL << TBPHSHR_TBPHSHR_Pos)
#define TBPHSHR_TBPHSHR_2     (0x04UL << TBPHSHR_TBPHSHR_Pos)
#define TBPHSHR_TBPHSHR_3     (0x08UL << TBPHSHR_TBPHSHR_Pos)
#define TBPHSHR_TBPHSHR_4     (0x10UL << TBPHSHR_TBPHSHR_Pos)
#define TBPHSHR_TBPHSHR_5     (0x20UL << TBPHSHR_TBPHSHR_Pos)
#define TBPHSHR_TBPHSHR_6     (0x40UL << TBPHSHR_TBPHSHR_Pos)
#define TBPHSHR_TBPHSHR_7     (0x80UL << TBPHSHR_TBPHSHR_Pos)

/*TBPHS Define*/
#define TBPHS_TBPHS_Pos       (0U)
#define TBPHS_TBPHS_Msk       (0xFFFFUL << TBPHS_TBPHS_Pos)
#define TBPHS_TBPHS           TBPHS_TBPHS_Msk
#define TBPHS_TBPHS_0         (0x0001UL << TBPHS_TBPHS_Pos)
#define TBPHS_TBPHS_1         (0x0002UL << TBPHS_TBPHS_Pos)
#define TBPHS_TBPHS_2         (0x0004UL << TBPHS_TBPHS_Pos)
#define TBPHS_TBPHS_3         (0x0008UL << TBPHS_TBPHS_Pos)
#define TBPHS_TBPHS_4         (0x0010UL << TBPHS_TBPHS_Pos)
#define TBPHS_TBPHS_5         (0x0020UL << TBPHS_TBPHS_Pos)
#define TBPHS_TBPHS_6         (0x0040UL << TBPHS_TBPHS_Pos)
#define TBPHS_TBPHS_7         (0x0080UL << TBPHS_TBPHS_Pos)
#define TBPHS_TBPHS_8         (0x0100UL << TBPHS_TBPHS_Pos)
#define TBPHS_TBPHS_9         (0x0200UL << TBPHS_TBPHS_Pos)
#define TBPHS_TBPHS_10        (0x0400UL << TBPHS_TBPHS_Pos)
#define TBPHS_TBPHS_11        (0x0800UL << TBPHS_TBPHS_Pos)
#define TBPHS_TBPHS_12        (0x1000UL << TBPHS_TBPHS_Pos)
#define TBPHS_TBPHS_13        (0x2000UL << TBPHS_TBPHS_Pos)
#define TBPHS_TBPHS_14        (0x4000UL << TBPHS_TBPHS_Pos)
#define TBPHS_TBPHS_15        (0x8000UL << TBPHS_TBPHS_Pos)

/*TBCTR Define*/
#define TBCTR_TBCTR_Pos       (0U)
#define TBCTR_TBCTR_Msk       (0xFFFFUL << TBCTR_TBCTR_Pos)
#define TBCTR_TBCTR           TBCTR_TBCTR_Msk
#define TBCTR_TBCTR_0         (0x0001UL << TBCTR_TBCTR_Pos)
#define TBCTR_TBCTR_1         (0x0002UL << TBCTR_TBCTR_Pos)
#define TBCTR_TBCTR_2         (0x0004UL << TBCTR_TBCTR_Pos)
#define TBCTR_TBCTR_3         (0x0008UL << TBCTR_TBCTR_Pos)
#define TBCTR_TBCTR_4         (0x0010UL << TBCTR_TBCTR_Pos)
#define TBCTR_TBCTR_5         (0x0020UL << TBCTR_TBCTR_Pos)
#define TBCTR_TBCTR_6         (0x0040UL << TBCTR_TBCTR_Pos)
#define TBCTR_TBCTR_7         (0x0080UL << TBCTR_TBCTR_Pos)
#define TBCTR_TBCTR_8         (0x0100UL << TBCTR_TBCTR_Pos)
#define TBCTR_TBCTR_9         (0x0200UL << TBCTR_TBCTR_Pos)
#define TBCTR_TBCTR_10        (0x0400UL << TBCTR_TBCTR_Pos)
#define TBCTR_TBCTR_11        (0x0800UL << TBCTR_TBCTR_Pos)
#define TBCTR_TBCTR_12        (0x1000UL << TBCTR_TBCTR_Pos)
#define TBCTR_TBCTR_13        (0x2000UL << TBCTR_TBCTR_Pos)
#define TBCTR_TBCTR_14        (0x4000UL << TBCTR_TBCTR_Pos)
#define TBCTR_TBCTR_15        (0x8000UL << TBCTR_TBCTR_Pos)

/*TBPRD Define*/
#define TBPRD_TBPRD_Pos       (0U)
#define TBPRD_TBPRD_Msk       (0xFFFFUL << TBPRD_TBPRD_Pos)
#define TBPRD_TBPRD           TBPRD_TBPRD_Msk
#define TBPRD_TBPRD_0         (0x0001UL << TBPRD_TBPRD_Pos)
#define TBPRD_TBPRD_1         (0x0002UL << TBPRD_TBPRD_Pos)
#define TBPRD_TBPRD_2         (0x0004UL << TBPRD_TBPRD_Pos)
#define TBPRD_TBPRD_3         (0x0008UL << TBPRD_TBPRD_Pos)
#define TBPRD_TBPRD_4         (0x0010UL << TBPRD_TBPRD_Pos)
#define TBPRD_TBPRD_5         (0x0020UL << TBPRD_TBPRD_Pos)
#define TBPRD_TBPRD_6         (0x0040UL << TBPRD_TBPRD_Pos)
#define TBPRD_TBPRD_7         (0x0080UL << TBPRD_TBPRD_Pos)
#define TBPRD_TBPRD_8         (0x0100UL << TBPRD_TBPRD_Pos)
#define TBPRD_TBPRD_9         (0x0200UL << TBPRD_TBPRD_Pos)
#define TBPRD_TBPRD_10        (0x0400UL << TBPRD_TBPRD_Pos)
#define TBPRD_TBPRD_11        (0x0800UL << TBPRD_TBPRD_Pos)
#define TBPRD_TBPRD_12        (0x1000UL << TBPRD_TBPRD_Pos)
#define TBPRD_TBPRD_13        (0x2000UL << TBPRD_TBPRD_Pos)
#define TBPRD_TBPRD_14        (0x4000UL << TBPRD_TBPRD_Pos)
#define TBPRD_TBPRD_15        (0x8000UL << TBPRD_TBPRD_Pos)

/*TBPRDHR Define*/
#define TBPRDHR_TBPRDHR_Pos   (8U)
#define TBPRDHR_TBPRDHR_Msk   (0xFFUL << TBPRDHR_TBPRDHR_Pos)
#define TBPRDHR_TBPRDHR       TBPRDHR_TBPRDHR_Msk
#define TBPRDHR_TBPRDHR_0     (0x01UL << TBPRDHR_TBPRDHR_Pos)
#define TBPRDHR_TBPRDHR_1     (0x02UL << TBPRDHR_TBPRDHR_Pos)
#define TBPRDHR_TBPRDHR_2     (0x04UL << TBPRDHR_TBPRDHR_Pos)
#define TBPRDHR_TBPRDHR_3     (0x08UL << TBPRDHR_TBPRDHR_Pos)
#define TBPRDHR_TBPRDHR_4     (0x10UL << TBPRDHR_TBPRDHR_Pos)
#define TBPRDHR_TBPRDHR_5     (0x20UL << TBPRDHR_TBPRDHR_Pos)
#define TBPRDHR_TBPRDHR_6     (0x40UL << TBPRDHR_TBPRDHR_Pos)
#define TBPRDHR_TBPRDHR_7     (0x80UL << TBPRDHR_TBPRDHR_Pos)

/*CMPCTL Define*/
#define CMPCTL_LOADAMODE_Pos   (0U)
#define CMPCTL_LOADAMODE_Msk   (0x3UL << CMPCTL_LOADAMODE_Pos)
#define CMPCTL_LOADAMODE       CMPCTL_LOADAMODE_Msk
#define CMPCTL_LOADAMODE_0     (0x1UL << CMPCTL_LOADAMODE_Pos)
#define CMPCTL_LOADAMODE_1     (0x2UL << CMPCTL_LOADAMODE_Pos)

#define CMPCTL_LOADBMODE_Pos   (2U)
#define CMPCTL_LOADBMODE_Msk   (0x3UL << CMPCTL_LOADBMODE_Pos)
#define CMPCTL_LOADBMODE       CMPCTL_LOADBMODE_Msk
#define CMPCTL_LOADBMODE_0     (0x1UL << CMPCTL_LOADBMODE_Pos)
#define CMPCTL_LOADBMODE_1     (0x2UL << CMPCTL_LOADBMODE_Pos)

#define CMPCTL_SHDWAMODE_Pos   (4U)
#define CMPCTL_SHDWAMODE_Msk   (0x1UL << CMPCTL_SHDWAMODE_Pos)
#define CMPCTL_SHDWAMODE       CMPCTL_SHDWAMODE_Msk

#define CMPCTL_SHDWAFULL_Pos   (5U)
#define CMPCTL_SHDWAFULL_Msk   (0x1UL << CMPCTL_SHDWAFULL_Pos)
#define CMPCTL_SHDWAFULL       CMPCTL_SHDWAFULL_Msk

#define CMPCTL_SHDWBMODE_Pos   (6U)
#define CMPCTL_SHDWBMODE_Msk   (0x1UL << CMPCTL_SHDWBMODE_Pos)
#define CMPCTL_SHDWBMODE       CMPCTL_SHDWBMODE_Msk

#define CMPCTL_SHDWBFULL_Pos   (7U)
#define CMPCTL_SHDWBFULL_Msk   (0x1UL << CMPCTL_SHDWBFULL_Pos)
#define CMPCTL_SHDWBFULL       CMPCTL_SHDWBFULL_Msk

/*CMPAHR Define*/
#define CMPAHR_CMPAHR_Pos      (8U)
#define CMPAHR_CMPAHR_Msk      (0xFFUL << CMPAHR_CMPAHR_Pos)
#define CMPAHR_CMPAHR          CMPAHR_CMPAHR_Msk
#define CMPAHR_CMPAHR_0        (0x01UL << CMPAHR_CMPAHR_Pos)
#define CMPAHR_CMPAHR_1        (0x02UL << CMPAHR_CMPAHR_Pos)
#define CMPAHR_CMPAHR_2        (0x04UL << CMPAHR_CMPAHR_Pos)
#define CMPAHR_CMPAHR_3        (0x08UL << CMPAHR_CMPAHR_Pos)
#define CMPAHR_CMPAHR_4        (0x10UL << CMPAHR_CMPAHR_Pos)
#define CMPAHR_CMPAHR_5        (0x20UL << CMPAHR_CMPAHR_Pos)
#define CMPAHR_CMPAHR_6        (0x40UL << CMPAHR_CMPAHR_Pos)
#define CMPAHR_CMPAHR_7        (0x80UL << CMPAHR_CMPAHR_Pos)

/*CMPA Define*/
#define CMPA_CMPA_Pos         (0U)
#define CMPA_CMPA_Msk         (0xFFFFUL << CMPA_CMPA_Pos)
#define CMPA_CMPA             CMPA_CMPA_Msk
#define CMPA_CMPA_0           (0x0001UL << CMPA_CMPA_Pos)
#define CMPA_CMPA_1           (0x0002UL << CMPA_CMPA_Pos)
#define CMPA_CMPA_2           (0x0004UL << CMPA_CMPA_Pos)
#define CMPA_CMPA_3           (0x0008UL << CMPA_CMPA_Pos)
#define CMPA_CMPA_4           (0x0010UL << CMPA_CMPA_Pos)
#define CMPA_CMPA_5           (0x0020UL << CMPA_CMPA_Pos)
#define CMPA_CMPA_6           (0x0040UL << CMPA_CMPA_Pos)
#define CMPA_CMPA_7           (0x0080UL << CMPA_CMPA_Pos)
#define CMPA_CMPA_8           (0x0100UL << CMPA_CMPA_Pos)
#define CMPA_CMPA_9           (0x0200UL << CMPA_CMPA_Pos)
#define CMPA_CMPA_10          (0x0400UL << CMPA_CMPA_Pos)
#define CMPA_CMPA_11          (0x0800UL << CMPA_CMPA_Pos)
#define CMPA_CMPA_12          (0x1000UL << CMPA_CMPA_Pos)
#define CMPA_CMPA_13          (0x2000UL << CMPA_CMPA_Pos)
#define CMPA_CMPA_14          (0x4000UL << CMPA_CMPA_Pos)
#define CMPA_CMPA_15          (0x8000UL << CMPA_CMPA_Pos)

/*CMPB Define*/
#define CMPB_CMPB_Pos         (0U)
#define CMPB_CMPB_Msk         (0xFFFFUL << CMPB_CMPB_Pos)
#define CMPB_CMPB             CMPB_CMPB_Msk
#define CMPB_CMPB_0           (0x0001UL << CMPB_CMPB_Pos)
#define CMPB_CMPB_1           (0x0002UL << CMPB_CMPB_Pos)
#define CMPB_CMPB_2           (0x0004UL << CMPB_CMPB_Pos)
#define CMPB_CMPB_3           (0x0008UL << CMPB_CMPB_Pos)
#define CMPB_CMPB_4           (0x0010UL << CMPB_CMPB_Pos)
#define CMPB_CMPB_5           (0x0020UL << CMPB_CMPB_Pos)
#define CMPB_CMPB_6           (0x0040UL << CMPB_CMPB_Pos)
#define CMPB_CMPB_7           (0x0080UL << CMPB_CMPB_Pos)
#define CMPB_CMPB_8           (0x0100UL << CMPB_CMPB_Pos)
#define CMPB_CMPB_9           (0x0200UL << CMPB_CMPB_Pos)
#define CMPB_CMPB_10          (0x0400UL << CMPB_CMPB_Pos)
#define CMPB_CMPB_11          (0x0800UL << CMPB_CMPB_Pos)
#define CMPB_CMPB_12          (0x1000UL << CMPB_CMPB_Pos)
#define CMPB_CMPB_13          (0x2000UL << CMPB_CMPB_Pos)
#define CMPB_CMPB_14          (0x4000UL << CMPB_CMPB_Pos)
#define CMPB_CMPB_15          (0x8000UL << CMPB_CMPB_Pos)

/*AQCTLA Define*/
#define AQCTLA_ZRO_Pos        (0U)
#define AQCTLA_ZRO_Msk        (0x3UL << AQCTLA_ZRO_Pos)
#define AQCTLA_ZRO            AQCTLA_ZRO_Msk
#define AQCTLA_ZRO_0          (0x1UL << AQCTLA_ZRO_Pos)
#define AQCTLA_ZRO_1          (0x2UL << AQCTLA_ZRO_Pos)

#define AQCTLA_PRD_Pos        (2U)
#define AQCTLA_PRD_Msk        (0x3UL << AQCTLA_PRD_Pos)
#define AQCTLA_PRD            AQCTLA_PRD_Msk
#define AQCTLA_PRD_0          (0x1UL << AQCTLA_PRD_Pos)
#define AQCTLA_PRD_1          (0x2UL << AQCTLA_PRD_Pos)

#define AQCTLA_CAU_Pos        (4U)
#define AQCTLA_CAU_Msk        (0x3UL << AQCTLA_CAU_Pos)
#define AQCTLA_CAU            AQCTLA_CAU_Msk
#define AQCTLA_CAU_0          (0x1UL << AQCTLA_CAU_Pos)
#define AQCTLA_CAU_1          (0x2UL << AQCTLA_CAU_Pos)

#define AQCTLA_CAD_Pos        (6U)
#define AQCTLA_CAD_Msk        (0x3UL << AQCTLA_CAD_Pos)
#define AQCTLA_CAD            AQCTLA_CAD_Msk
#define AQCTLA_CAD_0          (0x1UL << AQCTLA_CAD_Pos)
#define AQCTLA_CAD_1          (0x2UL << AQCTLA_CAD_Pos)

#define AQCTLA_CBU_Pos        (8U)
#define AQCTLA_CBU_Msk        (0x3UL << AQCTLA_CBU_Pos)
#define AQCTLA_CBU            AQCTLA_CBU_Msk
#define AQCTLA_CBU_0          (0x1UL << AQCTLA_CBU_Pos)
#define AQCTLA_CBU_1          (0x2UL << AQCTLA_CBU_Pos)

#define AQCTLA_CBD_Pos        (10U)
#define AQCTLA_CBD_Msk        (0x3UL << AQCTLA_CBD_Pos)
#define AQCTLA_CBD            AQCTLA_CBD_Msk
#define AQCTLA_CBD_0          (0x1UL << AQCTLA_CBD_Pos)
#define AQCTLA_CBD_1          (0x2UL << AQCTLA_CBD_Pos)

/*AQCTLB Define*/
#define AQCTLB_ZRO_Pos        (0U)
#define AQCTLB_ZRO_Msk        (0x3UL << AQCTLB_ZRO_Pos)
#define AQCTLB_ZRO            AQCTLB_ZRO_Msk
#define AQCTLB_ZRO_0          (0x1UL << AQCTLB_ZRO_Pos)
#define AQCTLB_ZRO_1          (0x2UL << AQCTLB_ZRO_Pos)

#define AQCTLB_PRD_Pos        (2U)
#define AQCTLB_PRD_Msk        (0x3UL << AQCTLB_PRD_Pos)
#define AQCTLB_PRD            AQCTLB_PRD_Msk
#define AQCTLB_PRD_0          (0x1UL << AQCTLB_PRD_Pos)
#define AQCTLB_PRD_1          (0x2UL << AQCTLB_PRD_Pos)

#define AQCTLB_CAU_Pos        (4U)
#define AQCTLB_CAU_Msk        (0x3UL << AQCTLB_CAU_Pos)
#define AQCTLB_CAU            AQCTLB_CAU_Msk
#define AQCTLB_CAU_0          (0x1UL << AQCTLB_CAU_Pos)
#define AQCTLB_CAU_1          (0x2UL << AQCTLB_CAU_Pos)

#define AQCTLB_CAD_Pos        (6U)
#define AQCTLB_CAD_Msk        (0x3UL << AQCTLB_CAD_Pos)
#define AQCTLB_CAD            AQCTLB_CAD_Msk
#define AQCTLB_CAD_0          (0x1UL << AQCTLB_CAD_Pos)
#define AQCTLB_CAD_1          (0x2UL << AQCTLB_CAD_Pos)

#define AQCTLB_CBU_Pos        (8U)
#define AQCTLB_CBU_Msk        (0x3UL << AQCTLB_CBU_Pos)
#define AQCTLB_CBU            AQCTLB_CBU_Msk
#define AQCTLB_CBU_0          (0x1UL << AQCTLB_CBU_Pos)
#define AQCTLB_CBU_1          (0x2UL << AQCTLB_CBU_Pos)

#define AQCTLB_CBD_Pos        (10U)
#define AQCTLB_CBD_Msk        (0x3UL << AQCTLB_CBD_Pos)
#define AQCTLB_CBD            AQCTLB_CBD_Msk
#define AQCTLB_CBD_0          (0x1UL << AQCTLB_CBD_Pos)
#define AQCTLB_CBD_1          (0x2UL << AQCTLB_CBD_Pos)

/*AQSFRC Define*/
#define AQSFRC_ACTSFA_Pos     (0U)
#define AQSFRC_ACTSFA_Msk     (0x3UL << AQSFRC_ACTSFA_Pos)
#define AQSFRC_ACTSFA         AQSFRC_ACTSFA_Msk
#define AQSFRC_ACTSFA_0       (0x1UL << AQSFRC_ACTSFA_Pos)
#define AQSFRC_ACTSFA_1       (0x2UL << AQSFRC_ACTSFA_Pos)

#define AQSFRC_OTSFA_Pos      (2U)
#define AQSFRC_OTSFA_Msk      (0x1UL << AQSFRC_OTSFA_Pos)
#define AQSFRC_OTSFA          AQSFRC_OTSFA_Msk

#define AQSFRC_ACTSFB_Pos     (3U)
#define AQSFRC_ACTSFB_Msk     (0x3UL << AQSFRC_ACTSFB_Pos)
#define AQSFRC_ACTSFB         AQSFRC_ACTSFB_Msk
#define AQSFRC_ACTSFB_0       (0x1UL << AQSFRC_ACTSFB_Pos)
#define AQSFRC_ACTSFB_1       (0x2UL << AQSFRC_ACTSFB_Pos)

#define AQSFRC_OTSFB_Pos      (5U)
#define AQSFRC_OTSFB_Msk      (0x1UL << AQSFRC_OTSFB_Pos)
#define AQSFRC_OTSFB          AQSFRC_OTSFB_Msk

#define AQSFRC_RLDCSF_Pos     (6U)
#define AQSFRC_RLDCSF_Msk     (0x3UL << AQSFRC_RLDCSF_Pos)
#define AQSFRC_RLDCSF         AQSFRC_RLDCSF_Msk
#define AQSFRC_RLDCSF_0       (0x1UL << AQSFRC_RLDCSF_Pos)
#define AQSFRC_RLDCSF_1       (0x2UL << AQSFRC_RLDCSF_Pos)

/*AQCSFRC Define*/
#define AQCSFRC_CSFA_Pos      (0U)
#define AQCSFRC_CSFA_Msk      (0x3UL << AQCSFRC_CSFA_Pos)
#define AQCSFRC_CSFA          AQCSFRC_CSFA_Msk
#define AQCSFRC_CSFA_0        (0x1UL << AQCSFRC_CSFA_Pos)
#define AQCSFRC_CSFA_1        (0x2UL << AQCSFRC_CSFA_Pos)

#define AQCSFRC_CSFB_Pos      (2U)
#define AQCSFRC_CSFB_Msk      (0x3UL << AQCSFRC_CSFB_Pos)
#define AQCSFRC_CSFB          AQCSFRC_CSFB_Msk
#define AQCSFRC_CSFB_0        (0x1UL << AQCSFRC_CSFB_Pos)
#define AQCSFRC_CSFB_1        (0x2UL << AQCSFRC_CSFB_Pos)

/*DBCTL Define*/
#define DBCTL_OUT_MODE_Pos    (0U)
#define DBCTL_OUT_MODE_Msk    (0x3UL << DBCTL_OUT_MODE_Pos)
#define DBCTL_OUT_MODE        DBCTL_OUT_MODE_Msk
#define DBCTL_OUT_MODE_0      (0x1UL << DBCTL_OUT_MODE_Pos)
#define DBCTL_OUT_MODE_1      (0x2UL << DBCTL_OUT_MODE_Pos)

#define DBCTL_POLSEL_Pos      (2U)
#define DBCTL_POLSEL_Msk      (0x3UL << DBCTL_POLSEL_Pos)
#define DBCTL_POLSEL          DBCTL_POLSEL_Msk
#define DBCTL_POLSEL_0        (0x1UL << DBCTL_POLSEL_Pos)
#define DBCTL_POLSEL_1        (0x2UL << DBCTL_POLSEL_Pos)

#define DBCTL_IN_MODE_Pos     (4U)
#define DBCTL_IN_MODE_Msk     (0x3UL << DBCTL_IN_MODE_Pos)
#define DBCTL_IN_MODE         DBCTL_IN_MODE_Msk
#define DBCTL_IN_MODE_0       (0x1UL << DBCTL_IN_MODE_Pos)
#define DBCTL_IN_MODE_1       (0x2UL << DBCTL_IN_MODE_Pos)

#define DBCTL_HALFCYCLE_Pos   (15U)
#define DBCTL_HALFCYCLE_Msk   (0x1UL << DBCTL_HALFCYCLE_Pos)
#define DBCTL_HALFCYCLE       DBCTL_HALFCYCLE_Msk

/*DBRED Define*/
#define DBRED_DEL_Pos         (0U)
#define DBRED_DEL_Msk         (0x3FFUL << DBRED_DEL_Pos)
#define DBRED_DEL             DBRED_DEL_Msk
#define DBRED_DEL_0           (0x001UL << DBRED_DEL_Pos)
#define DBRED_DEL_1           (0x002UL << DBRED_DEL_Pos)
#define DBRED_DEL_2           (0x004UL << DBRED_DEL_Pos)
#define DBRED_DEL_3           (0x008UL << DBRED_DEL_Pos)
#define DBRED_DEL_4           (0x010UL << DBRED_DEL_Pos)
#define DBRED_DEL_5           (0x020UL << DBRED_DEL_Pos)
#define DBRED_DEL_6           (0x040UL << DBRED_DEL_Pos)
#define DBRED_DEL_7           (0x080UL << DBRED_DEL_Pos)
#define DBRED_DEL_8           (0x100UL << DBRED_DEL_Pos)
#define DBRED_DEL_9           (0x200UL << DBRED_DEL_Pos)

/*DBRED Define*/
#define DBFED_DEL_Pos         (0U)
#define DBFED_DEL_Msk         (0x3FFUL << DBFED_DEL_Pos)
#define DBFED_DEL             DBFED_DEL_Msk
#define DBFED_DEL_0           (0x001UL << DBFED_DEL_Pos)
#define DBFED_DEL_1           (0x002UL << DBFED_DEL_Pos)
#define DBFED_DEL_2           (0x004UL << DBFED_DEL_Pos)
#define DBFED_DEL_3           (0x008UL << DBFED_DEL_Pos)
#define DBFED_DEL_4           (0x010UL << DBFED_DEL_Pos)
#define DBFED_DEL_5           (0x020UL << DBFED_DEL_Pos)
#define DBFED_DEL_6           (0x040UL << DBFED_DEL_Pos)
#define DBFED_DEL_7           (0x080UL << DBFED_DEL_Pos)
#define DBFED_DEL_8           (0x100UL << DBFED_DEL_Pos)
#define DBFED_DEL_9           (0x200UL << DBFED_DEL_Pos)

/*PCCTL Define*/
#define PCCTL_CHPEN_Pos       (0U)
#define PCCTL_CHPEN_Msk       (0x1UL << PCCTL_CHPEN_Pos)
#define PCCTL_CHPEN           PCCTL_CHPEN_Msk

#define PCCTL_OSHTWTH_Pos     (1U)
#define PCCTL_OSHTWTH_Msk     (0xFUL << PCCTL_OSHTWTH_Pos)
#define PCCTL_OSHTWTH         PCCTL_OSHTWTH_Msk
#define PCCTL_OSHTWTH_0       (0x1UL << PCCTL_OSHTWTH_Pos)
#define PCCTL_OSHTWTH_1       (0x2UL << PCCTL_OSHTWTH_Pos)
#define PCCTL_OSHTWTH_2       (0x4UL << PCCTL_OSHTWTH_Pos)
#define PCCTL_OSHTWTH_3       (0x8UL << PCCTL_OSHTWTH_Pos)

#define PCCTL_CHPFREQ_Pos     (5U)
#define PCCTL_CHPFREQ_Msk     (0x7UL << PCCTL_CHPFREQ_Pos)
#define PCCTL_CHPFREQ         PCCTL_CHPFREQ_Msk
#define PCCTL_CHPFREQ_0       (0x1UL << PCCTL_CHPFREQ_Pos)
#define PCCTL_CHPFREQ_1       (0x2UL << PCCTL_CHPFREQ_Pos)
#define PCCTL_CHPFREQ_2       (0x4UL << PCCTL_CHPFREQ_Pos)

#define PCCTL_CHPDUTY_Pos     (8U)
#define PCCTL_CHPDUTY_Msk     (0x7UL << PCCTL_CHPDUTY_Pos)
#define PCCTL_CHPDUTY         PCCTL_CHPDUTY_Msk
#define PCCTL_CHPDUTY_0       (0x1UL << PCCTL_CHPDUTY_Pos)
#define PCCTL_CHPDUTY_1       (0x2UL << PCCTL_CHPDUTY_Pos)
#define PCCTL_CHPDUTY_2       (0x4UL << PCCTL_CHPDUTY_Pos)

/*TZSEL Define*/
/*This register is EALLOW protected*/
#define TZSEL_CBC1_Pos        (0U)
#define TZSEL_CBC1_Msk        (0x1UL << TZSEL_CBC1_Pos)
#define TZSEL_CBC1            TZSEL_CBC1_Msk

#define TZSEL_CBC2_Pos        (1U)
#define TZSEL_CBC2_Msk        (0x1UL << TZSEL_CBC2_Pos)
#define TZSEL_CBC2            TZSEL_CBC2_Msk

#define TZSEL_CBC3_Pos        (2U)
#define TZSEL_CBC3_Msk        (0x1UL << TZSEL_CBC3_Pos)
#define TZSEL_CBC3            TZSEL_CBC3_Msk

#define TZSEL_CBC4_Pos        (3U)
#define TZSEL_CBC4_Msk        (0x1UL << TZSEL_CBC4_Pos)
#define TZSEL_CBC4            TZSEL_CBC4_Msk

#define TZSEL_CBC5_Pos        (4U)
#define TZSEL_CBC5_Msk        (0x1UL << TZSEL_CBC5_Pos)
#define TZSEL_CBC5            TZSEL_CBC5_Msk

#define TZSEL_CBC6_Pos        (5U)
#define TZSEL_CBC6_Msk        (0x1UL << TZSEL_CBC6_Pos)
#define TZSEL_CBC6            TZSEL_CBC6_Msk

#define TZSEL_DCAEVT2_Pos     (6U)
#define TZSEL_DCAEVT2_Msk     (0x1UL << TZSEL_DCAEVT2_Pos)
#define TZSEL_DCAEVT2         TZSEL_DCAEVT2_Msk

#define TZSEL_DCBEVT2_Pos     (7U)
#define TZSEL_DCBEVT2_Msk     (0x1UL << TZSEL_DCBEVT2_Pos)
#define TZSEL_DCBEVT2         TZSEL_DCBEVT2_Msk

#define TZSEL_OSHT1_Pos       (8U)
#define TZSEL_OSHT1_Msk       (0x1UL << TZSEL_OSHT1_Pos)
#define TZSEL_OSHT1           TZSEL_OSHT1_Msk

#define TZSEL_OSHT2_Pos       (9U)
#define TZSEL_OSHT2_Msk       (0x1UL << TZSEL_OSHT2_Pos)
#define TZSEL_OSHT2           TZSEL_OSHT2_Msk

#define TZSEL_OSHT3_Pos       (10U)
#define TZSEL_OSHT3_Msk       (0x1UL << TZSEL_OSHT3_Pos)
#define TZSEL_OSHT3           TZSEL_OSHT3_Msk

#define TZSEL_OSHT4_Pos       (11U)
#define TZSEL_OSHT4_Msk       (0x1UL << TZSEL_OSHT4_Pos)
#define TZSEL_OSHT4           TZSEL_OSHT4_Msk

#define TZSEL_OSHT5_Pos       (12U)
#define TZSEL_OSHT5_Msk       (0x1UL << TZSEL_OSHT5_Pos)
#define TZSEL_OSHT5           TZSEL_OSHT5_Msk

#define TZSEL_OSHT6_Pos       (13U)
#define TZSEL_OSHT6_Msk       (0x1UL << TZSEL_OSHT6_Pos)
#define TZSEL_OSHT6           TZSEL_OSHT6_Msk

#define TZSEL_DCAEVT1_Pos     (14U)
#define TZSEL_DCAEVT1_Msk     (0x1UL << TZSEL_DCAEVT1_Pos)
#define TZSEL_DCAEVT1         TZSEL_DCAEVT1_Msk

#define TZSEL_DCBEVT1_Pos     (15U)
#define TZSEL_DCBEVT1_Msk     (0x1UL << TZSEL_DCBEVT1_Pos)
#define TZSEL_DCBEVT1         TZSEL_DCBEVT1_Msk

#define TZSEL_FILTER_SEL_Pos  (16U)
#define TZSEL_FILTER_SEL_Msk  (0xFFUL << TZSEL_FILTER_SEL_Pos)
#define TZSEL_FILTER_SEL      TZSEL_FILTER_SEL_Msk
#define TZSEL_FILTER_SEL_0    (0x01UL << TZSEL_FILTER_SEL_Pos)
#define TZSEL_FILTER_SEL_1    (0x02UL << TZSEL_FILTER_SEL_Pos)
#define TZSEL_FILTER_SEL_2    (0x04UL << TZSEL_FILTER_SEL_Pos)
#define TZSEL_FILTER_SEL_3    (0x08UL << TZSEL_FILTER_SEL_Pos)
#define TZSEL_FILTER_SEL_4    (0x10UL << TZSEL_FILTER_SEL_Pos)
#define TZSEL_FILTER_SEL_5    (0x20UL << TZSEL_FILTER_SEL_Pos)
#define TZSEL_FILTER_SEL_6    (0x40UL << TZSEL_FILTER_SEL_Pos)
#define TZSEL_FILTER_SEL_7    (0x80UL << TZSEL_FILTER_SEL_Pos)

/*TZDCSEL Define*/
/*This register is EALLOW protected*/
#define TZDCSEL_DCAEVT1_Pos   (0U)
#define TZDCSEL_DCAEVT1_Msk   (0x7UL << TZDCSEL_DCAEVT1_Pos)
#define TZDCSEL_DCAEVT1       TZDCSEL_DCAEVT1_Msk
#define TZDCSEL_DCAEVT1_0     (0x1UL << TZDCSEL_DCAEVT1_Pos)
#define TZDCSEL_DCAEVT1_1     (0x2UL << TZDCSEL_DCAEVT1_Pos)
#define TZDCSEL_DCAEVT1_2     (0x4UL << TZDCSEL_DCAEVT1_Pos)

#define TZDCSEL_DCAEVT2_Pos   (3U)
#define TZDCSEL_DCAEVT2_Msk   (0x7UL << TZDCSEL_DCAEVT2_Pos)
#define TZDCSEL_DCAEVT2       TZDCSEL_DCAEVT2_Msk
#define TZDCSEL_DCAEVT2_0     (0x1UL << TZDCSEL_DCAEVT2_Pos)
#define TZDCSEL_DCAEVT2_1     (0x2UL << TZDCSEL_DCAEVT2_Pos)
#define TZDCSEL_DCAEVT2_2     (0x4UL << TZDCSEL_DCAEVT2_Pos)

#define TZDCSEL_DCBEVT1_Pos   (6U)
#define TZDCSEL_DCBEVT1_Msk   (0x7UL << TZDCSEL_DCBEVT1_Pos)
#define TZDCSEL_DCBEVT1       TZDCSEL_DCBEVT1_Msk
#define TZDCSEL_DCBEVT1_0     (0x1UL << TZDCSEL_DCBEVT1_Pos)
#define TZDCSEL_DCBEVT1_1     (0x2UL << TZDCSEL_DCBEVT1_Pos)
#define TZDCSEL_DCBEVT1_2     (0x4UL << TZDCSEL_DCBEVT1_Pos)

#define TZDCSEL_DCBEVT2_Pos   (9U)
#define TZDCSEL_DCBEVT2_Msk   (0x7UL << TZDCSEL_DCBEVT2_Pos)
#define TZDCSEL_DCBEVT2       TZDCSEL_DCBEVT2_Msk
#define TZDCSEL_DCBEVT2_0     (0x1UL << TZDCSEL_DCBEVT2_Pos)
#define TZDCSEL_DCBEVT2_1     (0x2UL << TZDCSEL_DCBEVT2_Pos)
#define TZDCSEL_DCBEVT2_2     (0x4UL << TZDCSEL_DCBEVT2_Pos)

/*TZCTL Define*/
/*This register is EALLOW protected*/
#define TZCTL_TZA_Pos         (0U)
#define TZCTL_TZA_Msk         (0x3UL << TZCTL_TZA_Pos)
#define TZCTL_TZA             TZCTL_TZA_Msk
#define TZCTL_TZA_0           (0x1UL << TZCTL_TZA_Pos)
#define TZCTL_TZA_1           (0x2UL << TZCTL_TZA_Pos)

#define TZCTL_TZB_Pos         (2U)
#define TZCTL_TZB_Msk         (0x3UL << TZCTL_TZB_Pos)
#define TZCTL_TZB             TZCTL_TZB_Msk
#define TZCTL_TZB_0           (0x1UL << TZCTL_TZB_Pos)
#define TZCTL_TZB_1           (0x2UL << TZCTL_TZB_Pos)

#define TZCTL_DCAEVT1_Pos     (4U)
#define TZCTL_DCAEVT1_Msk     (0x3UL << TZCTL_DCAEVT1_Pos)
#define TZCTL_DCAEVT1         TZCTL_DCAEVT1_Msk
#define TZCTL_DCAEVT1_0       (0x1UL << TZCTL_DCAEVT1_Pos)
#define TZCTL_DCAEVT1_1       (0x2UL << TZCTL_DCAEVT1_Pos)

#define TZCTL_DCAEVT2_Pos     (6U)
#define TZCTL_DCAEVT2_Msk     (0x3UL << TZCTL_DCAEVT2_Pos)
#define TZCTL_DCAEVT2         TZCTL_DCAEVT2_Msk
#define TZCTL_DCAEVT2_0       (0x1UL << TZCTL_DCAEVT2_Pos)
#define TZCTL_DCAEVT2_1       (0x2UL << TZCTL_DCAEVT2_Pos)

#define TZCTL_DCBEVT1_Pos     (8U)
#define TZCTL_DCBEVT1_Msk     (0x3UL << TZCTL_DCBEVT1_Pos)
#define TZCTL_DCBEVT1         TZCTL_DCBEVT1_Msk
#define TZCTL_DCBEVT1_0       (0x1UL << TZCTL_DCBEVT1_Pos)
#define TZCTL_DCBEVT1_1       (0x2UL << TZCTL_DCBEVT1_Pos)

#define TZCTL_DCBEVT2_Pos     (10U)
#define TZCTL_DCBEVT2_Msk     (0x3UL << TZCTL_DCBEVT2_Pos)
#define TZCTL_DCBEVT2         TZCTL_DCBEVT2_Msk
#define TZCTL_DCBEVT2_0       (0x1UL << TZCTL_DCBEVT2_Pos)
#define TZCTL_DCBEVT2_1       (0x2UL << TZCTL_DCBEVT2_Pos)

/*TZEINT Define*/
/*This register is EALLOW protected*/
#define TZEINT_CBC_Pos        (1U)
#define TZEINT_CBC_Msk        (0x1UL << TZEINT_CBC_Pos)
#define TZEINT_CBC            TZEINT_CBC_Msk

#define TZEINT_OST_Pos        (2U)
#define TZEINT_OST_Msk        (0x1UL << TZEINT_OST_Pos)
#define TZEINT_OST            TZEINT_OST_Msk

#define TZEINT_DCAEVT1_Pos    (3U)
#define TZEINT_DCAEVT1_Msk    (0x1UL << TZEINT_DCAEVT1_Pos)
#define TZEINT_DCAEVT1        TZEINT_DCAEVT1_Msk

#define TZEINT_DCAEVT2_Pos    (4U)
#define TZEINT_DCAEVT2_Msk    (0x1UL << TZEINT_DCAEVT2_Pos)
#define TZEINT_DCAEVT2        TZEINT_DCAEVT2_Msk

#define TZEINT_DCBEVT1_Pos    (5U)
#define TZEINT_DCBEVT1_Msk    (0x1UL << TZEINT_DCBEVT1_Pos)
#define TZEINT_DCBEVT1        TZEINT_DCBEVT1_Msk

#define TZEINT_DCBEVT2_Pos    (6U)
#define TZEINT_DCBEVT2_Msk    (0x1UL << TZEINT_DCBEVT2_Pos)
#define TZEINT_DCBEVT2        TZEINT_DCBEVT2_Msk

/*TZFLG Define*/
#define TZFLG_INT_Pos         (0U)
#define TZFLG_INT_Msk         (0x1UL << TZFLG_INT_Pos)
#define TZFLG_INT             TZFLG_INT_Msk

#define TZFLG_CBC_Pos         (1U)
#define TZFLG_CBC_Msk         (0x1UL << TZFLG_CBC_Pos)
#define TZFLG_CBC             TZFLG_CBC_Msk

#define TZFLG_OST_Pos         (2U)
#define TZFLG_OST_Msk         (0x1UL << TZFLG_OST_Pos)
#define TZFLG_OST             TZFLG_OST_Msk

#define TZFLG_DCAEVT1_Pos     (3U)
#define TZFLG_DCAEVT1_Msk     (0x1UL << TZFLG_DCAEVT1_Pos)
#define TZFLG_DCAEVT1         TZFLG_DCAEVT1_Msk

#define TZFLG_DCAEVT2_Pos     (4U)
#define TZFLG_DCAEVT2_Msk     (0x1UL << TZFLG_DCAEVT2_Pos)
#define TZFLG_DCAEVT2         TZFLG_DCAEVT2_Msk

#define TZFLG_DCBEVT1_Pos     (5U)
#define TZFLG_DCBEVT1_Msk     (0x1UL << TZFLG_DCBEVT1_Pos)
#define TZFLG_DCBEVT1         TZFLG_DCBEVT1_Msk

#define TZFLG_DCBEVT2_Pos     (6U)
#define TZFLG_DCBEVT2_Msk     (0x1UL << TZFLG_DCBEVT2_Pos)
#define TZFLG_DCBEVT2         TZFLG_DCBEVT2_Msk

/*TZCLR Define*/
/*This register is EALLOW protected*/
#define TZCLR_INT_Pos         (0U)
#define TZCLR_INT_Msk         (0x1UL << TZCLR_INT_Pos)
#define TZCLR_INT             TZCLR_INT_Msk

#define TZCLR_CBC_Pos         (1U)
#define TZCLR_CBC_Msk         (0x1UL << TZCLR_CBC_Pos)
#define TZCLR_CBC             TZCLR_CBC_Msk

#define TZCLR_OST_Pos         (2U)
#define TZCLR_OST_Msk         (0x1UL << TZCLR_OST_Pos)
#define TZCLR_OST             TZCLR_OST_Msk

#define TZCLR_DCAEVT1_Pos     (3U)
#define TZCLR_DCAEVT1_Msk     (0x1UL << TZCLR_DCAEVT1_Pos)
#define TZCLR_DCAEVT1         TZCLR_DCAEVT1_Msk

#define TZCLR_DCAEVT2_Pos     (4U)
#define TZCLR_DCAEVT2_Msk     (0x1UL << TZCLR_DCAEVT2_Pos)
#define TZCLR_DCAEVT2         TZCLR_DCAEVT2_Msk

#define TZCLR_DCBEVT1_Pos     (5U)
#define TZCLR_DCBEVT1_Msk     (0x1UL << TZCLR_DCBEVT1_Pos)
#define TZCLR_DCBEVT1         TZCLR_DCBEVT1_Msk

#define TZCLR_DCBEVT2_Pos     (6U)
#define TZCLR_DCBEVT2_Msk     (0x1UL << TZCLR_DCBEVT2_Pos)
#define TZCLR_DCBEVT2         TZCLR_DCBEVT2_Msk

/*TZFRC Define*/
/*This register is EALLOW protected*/
#define TZFRC_CBC_Pos         (1U)
#define TZFRC_CBC_Msk         (0x1UL << TZFRC_CBC_Pos)
#define TZFRC_CBC             TZFRC_CBC_Msk

#define TZFRC_OST_Pos         (2U)
#define TZFRC_OST_Msk         (0x1UL << TZFRC_OST_Pos)
#define TZFRC_OST             TZFRC_OST_Msk

#define TZFRC_DCAEVT1_Pos     (3U)
#define TZFRC_DCAEVT1_Msk     (0x1UL << TZFRC_DCAEVT1_Pos)
#define TZFRC_DCAEVT1         TZFRC_DCAEVT1_Msk

#define TZFRC_DCAEVT2_Pos     (4U)
#define TZFRC_DCAEVT2_Msk     (0x1UL << TZFRC_DCAEVT2_Pos)
#define TZFRC_DCAEVT2         TZFRC_DCAEVT2_Msk

#define TZFRC_DCBEVT1_Pos     (5U)
#define TZFRC_DCBEVT1_Msk     (0x1UL << TZFRC_DCBEVT1_Pos)
#define TZFRC_DCBEVT1         TZFRC_DCBEVT1_Msk

#define TZFRC_DCBEVT2_Pos     (6U)
#define TZFRC_DCBEVT2_Msk     (0x1UL << TZFRC_DCBEVT2_Pos)
#define TZFRC_DCBEVT2         TZFRC_DCBEVT2_Msk

/*ETSEL Define*/
#define ETSEL_INTSEL_Pos      (0U)
#define ETSEL_INTSEL_Msk      (0x7UL << ETSEL_INTSEL_Pos)
#define ETSEL_INTSEL          ETSEL_INTSEL_Msk
#define ETSEL_INTSEL_0        (0x1UL << ETSEL_INTSEL_Pos)
#define ETSEL_INTSEL_1        (0x2UL << ETSEL_INTSEL_Pos)
#define ETSEL_INTSEL_2        (0x4UL << ETSEL_INTSEL_Pos)

#define ETSEL_INTEN_Pos       (3U)
#define ETSEL_INTEN_Msk       (0x1UL << ETSEL_INTEN_Pos)
#define ETSEL_INTEN           ETSEL_INTEN_Msk

#define ETSEL_SOCASEL_Pos     (8U)
#define ETSEL_SOCASEL_Msk     (0x7UL << ETSEL_SOCASEL_Pos)
#define ETSEL_SOCASEL         ETSEL_SOCASEL_Msk
#define ETSEL_SOCASEL_0       (0x1UL << ETSEL_SOCASEL_Pos)
#define ETSEL_SOCASEL_1       (0x2UL << ETSEL_SOCASEL_Pos)
#define ETSEL_SOCASEL_2       (0x4UL << ETSEL_SOCASEL_Pos)

#define ETSEL_SOCAEN_Pos      (11U)
#define ETSEL_SOCAEN_Msk      (0x1UL << ETSEL_SOCAEN_Pos)
#define ETSEL_SOCAEN          ETSEL_SOCAEN_Msk

#define ETSEL_SOCBSEL_Pos     (12U)
#define ETSEL_SOCBSEL_Msk     (0x7UL << ETSEL_SOCBSEL_Pos)
#define ETSEL_SOCBSEL         ETSEL_SOCBSEL_Msk
#define ETSEL_SOCBSEL_0       (0x1UL << ETSEL_SOCBSEL_Pos)
#define ETSEL_SOCBSEL_1       (0x2UL << ETSEL_SOCBSEL_Pos)
#define ETSEL_SOCBSEL_2       (0x4UL << ETSEL_SOCBSEL_Pos)

#define ETSEL_SOCBEN_Pos      (15U)
#define ETSEL_SOCBEN_Msk      (0x1UL << ETSEL_SOCBEN_Pos)
#define ETSEL_SOCBEN          ETSEL_SOCBEN_Msk

/*ETPS Define*/
#define ETPS_INTPRD_Pos       (0U)
#define ETPS_INTPRD_Msk       (0x3UL << ETPS_INTPRD_Pos)
#define ETPS_INTPRD           ETPS_INTPRD_Msk
#define ETPS_INTPRD_0         (0x1UL << ETPS_INTPRD_Pos)
#define ETPS_INTPRD_1         (0x2UL << ETPS_INTPRD_Pos)

#define ETPS_INTCNT_Pos       (2U)
#define ETPS_INTCNT_Msk       (0x3UL << ETPS_INTCNT_Pos)
#define ETPS_INTCNT           ETPS_INTCNT_Msk
#define ETPS_INTCNT_0         (0x1UL << ETPS_INTCNT_Pos)
#define ETPS_INTCNT_1         (0x2UL << ETPS_INTCNT_Pos)

#define ETPS_SOCAPRD_Pos      (8U)
#define ETPS_SOCAPRD_Msk      (0x3UL << ETPS_SOCAPRD_Pos)
#define ETPS_SOCAPRD          ETPS_SOCAPRD_Msk
#define ETPS_SOCAPRD_0        (0x1UL << ETPS_SOCAPRD_Pos)
#define ETPS_SOCAPRD_1        (0x2UL << ETPS_SOCAPRD_Pos)

#define ETPS_SOCACNT_Pos      (10U)
#define ETPS_SOCACNT_Msk      (0x3UL << ETPS_SOCACNT_Pos)
#define ETPS_SOCACNT          ETPS_SOCACNT_Msk
#define ETPS_SOCACNT_0        (0x1UL << ETPS_SOCACNT_Pos)
#define ETPS_SOCACNT_1        (0x2UL << ETPS_SOCACNT_Pos)

#define ETPS_SOCBPRD_Pos      (12U)
#define ETPS_SOCBPRD_Msk      (0x3UL << ETPS_SOCBPRD_Pos)
#define ETPS_SOCBPRD          ETPS_SOCBPRD_Msk
#define ETPS_SOCBPRD_0        (0x1UL << ETPS_SOCBPRD_Pos)
#define ETPS_SOCBPRD_1        (0x2UL << ETPS_SOCBPRD_Pos)

#define ETPS_SOCBCNT_Pos      (14U)
#define ETPS_SOCBCNT_Msk      (0x3UL << ETPS_SOCBCNT_Pos)
#define ETPS_SOCBCNT          ETPS_SOCBCNT_Msk
#define ETPS_SOCBCNT_0        (0x1UL << ETPS_SOCBCNT_Pos)
#define ETPS_SOCBCNT_1        (0x2UL << ETPS_SOCBCNT_Pos)

/*ETLFG Define*/
#define ETFLG_INT_Pos         (0U)
#define ETFLG_INT_Msk         (0x1UL << ETFLG_INT_Pos)
#define ETFLG_INT             ETFLG_INT_Msk

#define ETFLG_SOCA_Pos        (2U)
#define ETFLG_SOCA_Msk        (0x1UL << ETFLG_SOCA_Pos)
#define ETFLG_SOCA            ETFLG_SOCA_Msk

#define ETFLG_SOCB_Pos        (3U)
#define ETFLG_SOCB_Msk        (0x1UL << ETFLG_SOCB_Pos)
#define ETFLG_SOCB            ETFLG_SOCB_Msk

/*ETLFG Define*/
#define ETCLR_INT_Pos         (0U)
#define ETCLR_INT_Msk         (0x1UL << ETCLR_INT_Pos)
#define ETCLR_INT             ETCLR_INT_Msk

#define ETCLR_SOCA_Pos        (2U)
#define ETCLR_SOCA_Msk        (0x1UL << ETCLR_SOCA_Pos)
#define ETCLR_SOCA            ETCLR_SOCA_Msk

#define ETCLR_SOCB_Pos        (3U)
#define ETCLR_SOCB_Msk        (0x1UL << ETCLR_SOCB_Pos)
#define ETCLR_SOCB            ETCLR_SOCB_Msk

/*ETLFG Define*/
#define ETFRC_INT_Pos         (0U)
#define ETFRC_INT_Msk         (0x1UL << ETFRC_INT_Pos)
#define ETFRC_INT             ETFRC_INT_Msk

#define ETFRC_SOCA_Pos        (2U)
#define ETFRC_SOCA_Msk        (0x1UL << ETFRC_SOCA_Pos)
#define ETFRC_SOCA            ETFRC_SOCA_Msk

#define ETFRC_SOCB_Pos        (3U)
#define ETFRC_SOCB_Msk        (0x1UL << ETFRC_SOCB_Pos)
#define ETFRC_SOCB            ETFRC_SOCB_Msk

/*DCTRIPSEL Define*/
/*This register is EALLOW protected*/
#define DCTRIPSEL_DCAHCOMPSEL_Pos    (0U)
#define DCTRIPSEL_DCAHCOMPSEL_Msk    (0xFUL << DCTRIPSEL_DCAHCOMPSEL_Pos)
#define DCTRIPSEL_DCAHCOMPSEL        DCTRIPSEL_DCAHCOMPSEL_Msk
#define DCTRIPSEL_DCAHCOMPSEL_0      (0x1UL << DCTRIPSEL_DCAHCOMPSEL_Pos)
#define DCTRIPSEL_DCAHCOMPSEL_1      (0x2UL << DCTRIPSEL_DCAHCOMPSEL_Pos)
#define DCTRIPSEL_DCAHCOMPSEL_2      (0x4UL << DCTRIPSEL_DCAHCOMPSEL_Pos)
#define DCTRIPSEL_DCAHCOMPSEL_3      (0x8UL << DCTRIPSEL_DCAHCOMPSEL_Pos)

#define DCTRIPSEL_DCALCOMPSEL_Pos    (4U)
#define DCTRIPSEL_DCALCOMPSEL_Msk    (0xFUL << DCTRIPSEL_DCALCOMPSEL_Pos)
#define DCTRIPSEL_DCALCOMPSEL        DCTRIPSEL_DCALCOMPSEL_Msk
#define DCTRIPSEL_DCALCOMPSEL_0      (0x1UL << DCTRIPSEL_DCALCOMPSEL_Pos)
#define DCTRIPSEL_DCALCOMPSEL_1      (0x2UL << DCTRIPSEL_DCALCOMPSEL_Pos)
#define DCTRIPSEL_DCALCOMPSEL_2      (0x4UL << DCTRIPSEL_DCALCOMPSEL_Pos)
#define DCTRIPSEL_DCALCOMPSEL_3      (0x8UL << DCTRIPSEL_DCALCOMPSEL_Pos)

#define DCTRIPSEL_DCBHCOMPSEL_Pos    (8U)
#define DCTRIPSEL_DCBHCOMPSEL_Msk    (0xFUL << DCTRIPSEL_DCBHCOMPSEL_Pos)
#define DCTRIPSEL_DCBHCOMPSEL        DCTRIPSEL_DCBHCOMPSEL_Msk
#define DCTRIPSEL_DCBHCOMPSEL_0      (0x1UL << DCTRIPSEL_DCBHCOMPSEL_Pos)
#define DCTRIPSEL_DCBHCOMPSEL_1      (0x2UL << DCTRIPSEL_DCBHCOMPSEL_Pos)
#define DCTRIPSEL_DCBHCOMPSEL_2      (0x4UL << DCTRIPSEL_DCBHCOMPSEL_Pos)
#define DCTRIPSEL_DCBHCOMPSEL_3      (0x8UL << DCTRIPSEL_DCBHCOMPSEL_Pos)

#define DCTRIPSEL_DCBLCOMPSEL_Pos    (12U)
#define DCTRIPSEL_DCBLCOMPSEL_Msk    (0xFUL << DCTRIPSEL_DCBLCOMPSEL_Pos)
#define DCTRIPSEL_DCBLCOMPSEL        DCTRIPSEL_DCBLCOMPSEL_Msk
#define DCTRIPSEL_DCBLCOMPSEL_0      (0x1UL << DCTRIPSEL_DCBLCOMPSEL_Pos)
#define DCTRIPSEL_DCBLCOMPSEL_1      (0x2UL << DCTRIPSEL_DCBLCOMPSEL_Pos)
#define DCTRIPSEL_DCBLCOMPSEL_2      (0x4UL << DCTRIPSEL_DCBLCOMPSEL_Pos)
#define DCTRIPSEL_DCBLCOMPSEL_3      (0x8UL << DCTRIPSEL_DCBLCOMPSEL_Pos)

/*DCACTL Define*/
/*This register is EALLOW protected*/
#define DCACTL_EVT1SRCSEL_Pos        (0U)
#define DCACTL_EVT1SRCSEL_Msk        (0x1UL << DCACTL_EVT1SRCSEL_Pos)
#define DCACTL_EVT1SRCSEL            DCACTL_EVT1SRCSEL_Msk

#define DCACTL_EVT1FRCSYNCSEL_Pos    (1U)
#define DCACTL_EVT1FRCSYNCSEL_Msk    (0x1UL << DCACTL_EVT1FRCSYNCSEL_Pos)
#define DCACTL_EVT1FRCSYNCSEL        DCACTL_EVT1FRCSYNCSEL_Msk

#define DCACTL_EVT1SOCE_Pos          (2U)
#define DCACTL_EVT1SOCE_Msk          (0x1UL << DCACTL_EVT1SOCE_Pos)
#define DCACTL_EVT1SOCE              DCACTL_EVT1SOCE_Msk

#define DCACTL_EVT1SYNCE_Pos         (3U)
#define DCACTL_EVT1SYNCE_Msk         (0x1UL << DCACTL_EVT1SYNCE_Pos)
#define DCACTL_EVT1SYNCE             DCACTL_EVT1SYNCE_Msk

#define DCACTL_EVT2SRCSEL_Pos        (8U)
#define DCACTL_EVT2SRCSEL_Msk        (0x1UL << DCACTL_EVT2SRCSEL_Pos)
#define DCACTL_EVT2SRCSEL            DCACTL_EVT2SRCSEL_Msk

#define DCACTL_EVT2FRCSYNCSEL_Pos    (9U)
#define DCACTL_EVT2FRCSYNCSEL_Msk    (0x1UL << DCACTL_EVT2FRCSYNCSEL_Pos)
#define DCACTL_EVT2FRCSYNCSEL        DCACTL_EVT2FRCSYNCSEL_Msk

/*DCBCTL Define*/
/*This register is EALLOW protected*/
#define DCBCTL_EVT1SRCSEL_Pos        (0U)
#define DCBCTL_EVT1SRCSEL_Msk        (0x1UL << DCBCTL_EVT1SRCSEL_Pos)
#define DCBCTL_EVT1SRCSEL            DCBCTL_EVT1SRCSEL_Msk

#define DCBCTL_EVT1FRCSYNCSEL_Pos    (1U)
#define DCBCTL_EVT1FRCSYNCSEL_Msk    (0x1UL << DCBCTL_EVT1FRCSYNCSEL_Pos)
#define DCBCTL_EVT1FRCSYNCSEL        DCBCTL_EVT1FRCSYNCSEL_Msk

#define DCBCTL_EVT1SOCE_Pos          (2U)
#define DCBCTL_EVT1SOCE_Msk          (0x1UL << DCBCTL_EVT1SOCE_Pos)
#define DCBCTL_EVT1SOCE              DCBCTL_EVT1SOCE_Msk

#define DCBCTL_EVT1SYNCE_Pos         (3U)
#define DCBCTL_EVT1SYNCE_Msk         (0x1UL << DCBCTL_EVT1SYNCE_Pos)
#define DCBCTL_EVT1SYNCE             DCBCTL_EVT1SYNCE_Msk

#define DCBCTL_EVT2SRCSEL_Pos        (8U)
#define DCBCTL_EVT2SRCSEL_Msk        (0x1UL << DCBCTL_EVT2SRCSEL_Pos)
#define DCBCTL_EVT2SRCSEL            DCBCTL_EVT2SRCSEL_Msk

#define DCBCTL_EVT2FRCSYNCSEL_Pos    (9U)
#define DCBCTL_EVT2FRCSYNCSEL_Msk    (0x1UL << DCBCTL_EVT2FRCSYNCSEL_Pos)
#define DCBCTL_EVT2FRCSYNCSEL        DCBCTL_EVT2FRCSYNCSEL_Msk

/*DCFCTL Define*/
/*This register is EALLOW protected*/
#define DCFCTL_SRCSEL_Pos            (0U)
#define DCFCTL_SRCSEL_Msk            (0x3UL << DCFCTL_SRCSEL_Pos)
#define DCFCTL_SRCSEL                DCFCTL_SRCSEL_Msk
#define DCFCTL_SRCSEL_0              (0x1UL << DCFCTL_SRCSEL_Pos)
#define DCFCTL_SRCSEL_1              (0x2UL << DCFCTL_SRCSEL_Pos)

#define DCFCTL_BLANKE_Pos            (2U)
#define DCFCTL_BLANKE_Msk            (0x1UL << DCFCTL_BLANKE_Pos)
#define DCFCTL_BLANKE                DCFCTL_BLANKE_Msk

#define DCFCTL_BLANKINV_Pos          (3U)
#define DCFCTL_BLANKINV_Msk          (0x1UL << DCFCTL_BLANKINV_Pos)
#define DCFCTL_BLANKINV              DCFCTL_BLANKINV_Msk

#define DCFCTL_PULSESEL_Pos          (4U)
#define DCFCTL_PULSESEL_Msk          (0x3UL << DCFCTL_PULSESEL_Pos)
#define DCFCTL_PULSESEL              DCFCTL_PULSESEL_Msk
#define DCFCTL_PULSESEL_0            (0x1UL << DCFCTL_PULSESEL_Pos)
#define DCFCTL_PULSESEL_1            (0x2UL << DCFCTL_PULSESEL_Pos)

/*DCCAPCTL Define*/
/*This register is EALLOW protected*/
#define DCCAPCTL_CAPE_Pos            (0U)
#define DCCAPCTL_CAPE_Msk            (0x1UL << DCCAPCTL_CAPE_Pos)
#define DCCAPCTL_CAPE                DCCAPCTL_CAPE_Msk

#define DCCAPCTL_SHDWMODE_Pos        (1U)
#define DCCAPCTL_SHDWMODE_Msk        (0x1UL << DCCAPCTL_SHDWMODE_Pos)
#define DCCAPCTL_SHDWMODE            DCCAPCTL_SHDWMODE_Msk

/*DCFOFFSET Define*/
#define DCFOFFSET_DCOFFSET_Pos       (0U)
#define DCFOFFSET_DCOFFSET_Msk       (0xFFFFUL << DCFOFFSET_DCOFFSET_Pos)
#define DCFOFFSET_DCOFFSET           DCFOFFSET_DCOFFSET_Msk
#define DCFOFFSET_DCOFFSET_0         (0x0001UL << DCFOFFSET_DCOFFSET_Pos)
#define DCFOFFSET_DCOFFSET_1         (0x0002UL << DCFOFFSET_DCOFFSET_Pos)
#define DCFOFFSET_DCOFFSET_2         (0x0004UL << DCFOFFSET_DCOFFSET_Pos)
#define DCFOFFSET_DCOFFSET_3         (0x0008UL << DCFOFFSET_DCOFFSET_Pos)
#define DCFOFFSET_DCOFFSET_4         (0x0010UL << DCFOFFSET_DCOFFSET_Pos)
#define DCFOFFSET_DCOFFSET_5         (0x0020UL << DCFOFFSET_DCOFFSET_Pos)
#define DCFOFFSET_DCOFFSET_6         (0x0040UL << DCFOFFSET_DCOFFSET_Pos)
#define DCFOFFSET_DCOFFSET_7         (0x0080UL << DCFOFFSET_DCOFFSET_Pos)
#define DCFOFFSET_DCOFFSET_8         (0x0100UL << DCFOFFSET_DCOFFSET_Pos)
#define DCFOFFSET_DCOFFSET_9         (0x0200UL << DCFOFFSET_DCOFFSET_Pos)
#define DCFOFFSET_DCOFFSET_10        (0x0400UL << DCFOFFSET_DCOFFSET_Pos)
#define DCFOFFSET_DCOFFSET_11        (0x0800UL << DCFOFFSET_DCOFFSET_Pos)
#define DCFOFFSET_DCOFFSET_12        (0x1000UL << DCFOFFSET_DCOFFSET_Pos)
#define DCFOFFSET_DCOFFSET_13        (0x2000UL << DCFOFFSET_DCOFFSET_Pos)
#define DCFOFFSET_DCOFFSET_14        (0x4000UL << DCFOFFSET_DCOFFSET_Pos)
#define DCFOFFSET_DCOFFSET_15        (0x8000UL << DCFOFFSET_DCOFFSET_Pos)

/*DCFOFFSETCNT Define*/
#define DCFOFFSETCNT_OFFSETCNT_Pos   (0U)
#define DCFOFFSETCNT_OFFSETCNT_Msk   (0xFFFFUL << DCFOFFSETCNT_OFFSETCNT_Pos)
#define DCFOFFSETCNT_OFFSETCNT       DCFOFFSETCNT_OFFSETCNT_Msk
#define DCFOFFSETCNT_OFFSETCNT_0     (0x0001UL << DCFOFFSETCNT_OFFSETCNT_Pos)
#define DCFOFFSETCNT_OFFSETCNT_1     (0x0002UL << DCFOFFSETCNT_OFFSETCNT_Pos)
#define DCFOFFSETCNT_OFFSETCNT_2     (0x0004UL << DCFOFFSETCNT_OFFSETCNT_Pos)
#define DCFOFFSETCNT_OFFSETCNT_3     (0x0008UL << DCFOFFSETCNT_OFFSETCNT_Pos)
#define DCFOFFSETCNT_OFFSETCNT_4     (0x0010UL << DCFOFFSETCNT_OFFSETCNT_Pos)
#define DCFOFFSETCNT_OFFSETCNT_5     (0x0020UL << DCFOFFSETCNT_OFFSETCNT_Pos)
#define DCFOFFSETCNT_OFFSETCNT_6     (0x0040UL << DCFOFFSETCNT_OFFSETCNT_Pos)
#define DCFOFFSETCNT_OFFSETCNT_7     (0x0080UL << DCFOFFSETCNT_OFFSETCNT_Pos)
#define DCFOFFSETCNT_OFFSETCNT_8     (0x0100UL << DCFOFFSETCNT_OFFSETCNT_Pos)
#define DCFOFFSETCNT_OFFSETCNT_9     (0x0200UL << DCFOFFSETCNT_OFFSETCNT_Pos)
#define DCFOFFSETCNT_OFFSETCNT_10    (0x0400UL << DCFOFFSETCNT_OFFSETCNT_Pos)
#define DCFOFFSETCNT_OFFSETCNT_11    (0x0800UL << DCFOFFSETCNT_OFFSETCNT_Pos)
#define DCFOFFSETCNT_OFFSETCNT_12    (0x1000UL << DCFOFFSETCNT_OFFSETCNT_Pos)
#define DCFOFFSETCNT_OFFSETCNT_13    (0x2000UL << DCFOFFSETCNT_OFFSETCNT_Pos)
#define DCFOFFSETCNT_OFFSETCNT_14    (0x4000UL << DCFOFFSETCNT_OFFSETCNT_Pos)
#define DCFOFFSETCNT_OFFSETCNT_15    (0x8000UL << DCFOFFSETCNT_OFFSETCNT_Pos)

/*DCFWINDOW Define*/
#define DCFWINDOW_WINDOW_Pos         (0U)
#define DCFWINDOW_WINDOW_Msk         (0xFFUL << DCFWINDOW_WINDOW_Pos)
#define DCFWINDOW_WINDOW             DCFWINDOW_WINDOW_Msk
#define DCFWINDOW_WINDOW_0           (0x01UL << DCFWINDOW_WINDOW_Pos)
#define DCFWINDOW_WINDOW_1           (0x02UL << DCFWINDOW_WINDOW_Pos)
#define DCFWINDOW_WINDOW_2           (0x04UL << DCFWINDOW_WINDOW_Pos)
#define DCFWINDOW_WINDOW_3           (0x08UL << DCFWINDOW_WINDOW_Pos)
#define DCFWINDOW_WINDOW_4           (0x10UL << DCFWINDOW_WINDOW_Pos)
#define DCFWINDOW_WINDOW_5           (0x20UL << DCFWINDOW_WINDOW_Pos)
#define DCFWINDOW_WINDOW_6           (0x40UL << DCFWINDOW_WINDOW_Pos)
#define DCFWINDOW_WINDOW_7           (0x80UL << DCFWINDOW_WINDOW_Pos)

/*DCFWINDOWCNT Define*/
#define DCFWINDOWCNT_WINDOWCNT_Pos   (0U)
#define DCFWINDOWCNT_WINDOWCNT_Msk   (0xFFUL << DCFWINDOWCNT_WINDOWCNT_Pos)
#define DCFWINDOWCNT_WINDOWCNT       DCFWINDOWCNT_WINDOWCNT_Msk
#define DCFWINDOWCNT_WINDOWCNT_0     (0x01UL << DCFWINDOWCNT_WINDOWCNT_Pos)
#define DCFWINDOWCNT_WINDOWCNT_1     (0x02UL << DCFWINDOWCNT_WINDOWCNT_Pos)
#define DCFWINDOWCNT_WINDOWCNT_2     (0x04UL << DCFWINDOWCNT_WINDOWCNT_Pos)
#define DCFWINDOWCNT_WINDOWCNT_3     (0x08UL << DCFWINDOWCNT_WINDOWCNT_Pos)
#define DCFWINDOWCNT_WINDOWCNT_4     (0x10UL << DCFWINDOWCNT_WINDOWCNT_Pos)
#define DCFWINDOWCNT_WINDOWCNT_5     (0x20UL << DCFWINDOWCNT_WINDOWCNT_Pos)
#define DCFWINDOWCNT_WINDOWCNT_6     (0x40UL << DCFWINDOWCNT_WINDOWCNT_Pos)
#define DCFWINDOWCNT_WINDOWCNT_7     (0x80UL << DCFWINDOWCNT_WINDOWCNT_Pos)

/*DCCAP Define*/
#define DCCAP_DCCAP_Pos              (0U)
#define DCCAP_DCCAP_Msk              (0xFFFFUL << DCCAP_DCCAP_Pos)
#define DCCAP_DCCAP                  DCCAP_DCCAP_Msk
#define DCCAP_DCCAP_0                (0x0001UL << DCCAP_DCCAP_Pos)
#define DCCAP_DCCAP_1                (0x0002UL << DCCAP_DCCAP_Pos)
#define DCCAP_DCCAP_2                (0x0004UL << DCCAP_DCCAP_Pos)
#define DCCAP_DCCAP_3                (0x0008UL << DCCAP_DCCAP_Pos)
#define DCCAP_DCCAP_4                (0x0010UL << DCCAP_DCCAP_Pos)
#define DCCAP_DCCAP_5                (0x0020UL << DCCAP_DCCAP_Pos)
#define DCCAP_DCCAP_6                (0x0040UL << DCCAP_DCCAP_Pos)
#define DCCAP_DCCAP_7                (0x0080UL << DCCAP_DCCAP_Pos)
#define DCCAP_DCCAP_8                (0x0100UL << DCCAP_DCCAP_Pos)
#define DCCAP_DCCAP_9                (0x0200UL << DCCAP_DCCAP_Pos)
#define DCCAP_DCCAP_10               (0x0400UL << DCCAP_DCCAP_Pos)
#define DCCAP_DCCAP_11               (0x0800UL << DCCAP_DCCAP_Pos)
#define DCCAP_DCCAP_12               (0x1000UL << DCCAP_DCCAP_Pos)
#define DCCAP_DCCAP_13               (0x2000UL << DCCAP_DCCAP_Pos)
#define DCCAP_DCCAP_14               (0x4000UL << DCCAP_DCCAP_Pos)
#define DCCAP_DCCAP_15               (0x8000UL << DCCAP_DCCAP_Pos)

/*HRCNFG Define*/
/*This register is EALLOW protected*/
#define HRCNFG_EDGMODE_Pos     (0U)
#define HRCNFG_EDGMODE_Msk     (0x3UL << HRCNFG_EDGMODE_Pos)
#define HRCNFG_EDGMODE         HRCNFG_EDGMODE_Msk
#define HRCNFG_EDGMODE_0       (0x1UL << HRCNFG_EDGMODE_Pos)
#define HRCNFG_EDGMODE_1       (0x2UL << HRCNFG_EDGMODE_Pos)

#define HRCNFG_CTLMODE_Pos     (2U)
#define HRCNFG_CTLMODE_Msk     (0x1UL << HRCNFG_CTLMODE_Pos)
#define HRCNFG_CTLMODE         HRCNFG_CTLMODE_Msk

#define HRCNFG_HRLOAD_Pos      (3U)
#define HRCNFG_HRLOAD_Msk      (0x3UL << HRCNFG_HRLOAD_Pos)
#define HRCNFG_HRLOAD          HRCNFG_HRLOAD_Msk
#define HRCNFG_HRLOAD_0        (0x1UL << HRCNFG_HRLOAD_Pos)
#define HRCNFG_HRLOAD_1        (0x2UL << HRCNFG_HRLOAD_Pos)

#define HRCNFG_SELOUTB_Pos     (5U)
#define HRCNFG_SELOUTB_Msk     (0x1UL << HRCNFG_SELOUTB_Pos)
#define HRCNFG_SELOUTB         HRCNFG_SELOUTB_Msk

#define HRCNFG_AUTOCONV_Pos    (6U)
#define HRCNFG_AUTOCONV_Msk    (0x1UL << HRCNFG_AUTOCONV_Pos)
#define HRCNFG_AUTOCONV        HRCNFG_AUTOCONV_Msk

#define HRCNFG_SWAPAB_Pos      (7U)
#define HRCNFG_SWAPAB_Msk      (0x1UL << HRCNFG_SWAPAB_Pos)
#define HRCNFG_SWAPAB          HRCNFG_SWAPAB_Msk

/*HRPWR Define*/
/*This register is EALLOW protected*/
#define HRPWR_MEPOFF_Pos       (0U)
#define HRPWR_MEPOFF_Msk       (0x1UL << HRPWR_MEPOFF_Pos)
#define HRPWR_MEPOFF           HRPWR_MEPOFF_Msk

#define HRPWR_MEP_SFO_Pos      (1U)
#define HRPWR_MEP_SFO_Msk      (0x1UL << HRPWR_MEP_SFO_Pos)
#define HRPWR_MEP_SFO          HRPWR_MEP_SFO_Msk

#define HRPWR_DLY_SEL_Pos      (2U)
#define HRPWR_DLY_SEL_Msk      (0x3UL << HRPWR_DLY_SEL_Pos)
#define HRPWR_DLY_SEL          HRPWR_DLY_SEL_Msk
#define HRPWR_DLY_SEL_0        (0x1UL << HRPWR_DLY_SEL_Pos)
#define HRPWR_DLY_SEL_1        (0x2UL << HRPWR_DLY_SEL_Pos)

/*HRMSTEP Define*/
/*This register is EALLOW protected*/
#define HRMSTEP_HRMSTEP_Pos    (0U)
#define HRMSTEP_HRMSTEP_Msk    (0xFFUL << HRMSTEP_HRMSTEP_Pos)
#define HRMSTEP_HRMSTEP        HRMSTEP_HRMSTEP_Msk
#define HRMSTEP_HRMSTEP_0      (0x01UL << HRMSTEP_HRMSTEP_Pos)
#define HRMSTEP_HRMSTEP_1      (0x02UL << HRMSTEP_HRMSTEP_Pos)
#define HRMSTEP_HRMSTEP_2      (0x04UL << HRMSTEP_HRMSTEP_Pos)
#define HRMSTEP_HRMSTEP_3      (0x08UL << HRMSTEP_HRMSTEP_Pos)
#define HRMSTEP_HRMSTEP_4      (0x10UL << HRMSTEP_HRMSTEP_Pos)
#define HRMSTEP_HRMSTEP_5      (0x20UL << HRMSTEP_HRMSTEP_Pos)
#define HRMSTEP_HRMSTEP_6      (0x40UL << HRMSTEP_HRMSTEP_Pos)
#define HRMSTEP_HRMSTEP_7      (0x80UL << HRMSTEP_HRMSTEP_Pos)

/*HRPCTL Define*/
/*This register is EALLOW protected*/
#define HRPCTL_HRPE_Pos         (0U)
#define HRPCTL_HRPE_Msk         (0x1UL << HRPCTL_HRPE_Pos)
#define HRPCTL_HRPE             HRPCTL_HRPE_Msk

#define HRPCTL_PWMSYNCSEL_Pos   (1U)
#define HRPCTL_PWMSYNCSEL_Msk   (0x1UL << HRPCTL_PWMSYNCSEL_Pos)
#define HRPCTL_PWMSYNCSEL       HRPCTL_PWMSYNCSEL_Msk

#define HRPCTL_TBPHSHRLOADE_Pos (2U)
#define HRPCTL_TBPHSHRLOADE_Msk (0x1UL << HRPCTL_TBPHSHRLOADE_Pos)
#define HRPCTL_TBPHSHRLOADE     HRPCTL_TBPHSHRLOADE_Msk

/*MEPINT Define*/
/*This register is EALLOW protected*/
#define MEPINT_MEPCAL_Pos         (0U)
#define MEPINT_MEPCAL_Msk         (0x1UL << MEPINT_MEPCAL_Pos)
#define MEPINT_MEPCAL             MEPINT_MEPCAL_Msk

/*MEPFLG Define*/
/*This register is EALLOW protected*/
#define MEPFLG_MEPCAL_Pos         (0U)
#define MEPFLG_MEPCAL_Msk         (0x1UL << MEPFLG_MEPCAL_Pos)
#define MEPFLG_MEPCAL             MEPFLG_MEPCAL_Msk

/*MEPCLR Define*/
/*This register is EALLOW protected*/
#define MEPCLR_MEPCAL_Pos         (0U)
#define MEPCLR_MEPCAL_Msk         (0x1UL << MEPCLR_MEPCAL_Pos)
#define MEPCLR_MEPCAL             MEPCLR_MEPCAL_Msk



/******************************************************************************/
/*                                                                            */
/*                       Flexible Static Memory Controller                    */
/*                                                                            */
/******************************************************************************/

/******************  Bit definition for FMC_BCR1 register  ********************/
#define FMC_BCR1_MBKEN_Pos                 (0U)
#define FMC_BCR1_MBKEN_Msk                 (0x1UL << FMC_BCR1_MBKEN_Pos)      /*!< 0x00000001 */
#define FMC_BCR1_MBKEN                     FMC_BCR1_MBKEN_Msk                 /*!< Memory bank enable bit */

#define FMC_BCR1_MUXEN_Pos                 (1U)
#define FMC_BCR1_MUXEN_Msk                 (0x1UL << FMC_BCR1_MUXEN_Pos)      /*!< 0x00000002 */
#define FMC_BCR1_MUXEN                     FMC_BCR1_MUXEN_Msk                 /*!< Address/data multiplexing enable bit */

#define FMC_BCR1_MTYP_Pos                  (2U)
#define FMC_BCR1_MTYP_Msk                  (0x3UL << FMC_BCR1_MTYP_Pos)       /*!< 0x0000000C */
#define FMC_BCR1_MTYP                      FMC_BCR1_MTYP_Msk                  /*!< MTYP[1:0] bits (Memory type) */
#define FMC_BCR1_MTYP_0                    (0x1UL << FMC_BCR1_MTYP_Pos)       /*!< 0x00000004 */
#define FMC_BCR1_MTYP_1                    (0x2UL << FMC_BCR1_MTYP_Pos)       /*!< 0x00000008 */

#define FMC_BCR1_MWID_Pos                  (4U)
#define FMC_BCR1_MWID_Msk                  (0x3UL << FMC_BCR1_MWID_Pos)       /*!< 0x00000030 */
#define FMC_BCR1_MWID                      FMC_BCR1_MWID_Msk                  /*!< MWID[1:0] bits (Memory data bus width) */
#define FMC_BCR1_MWID_0                    (0x1UL << FMC_BCR1_MWID_Pos)       /*!< 0x00000010 */
#define FMC_BCR1_MWID_1                    (0x2UL << FMC_BCR1_MWID_Pos)       /*!< 0x00000020 */

#define FMC_BCR1_FACCEN_Pos                (6U)
#define FMC_BCR1_FACCEN_Msk                (0x1UL << FMC_BCR1_FACCEN_Pos)     /*!< 0x00000040 */
#define FMC_BCR1_FACCEN                    FMC_BCR1_FACCEN_Msk                /*!< Flash access enable */

#define FMC_BCR1_BURSTEN_Pos               (8U)
#define FMC_BCR1_BURSTEN_Msk               (0x1UL << FMC_BCR1_BURSTEN_Pos)    /*!< 0x00000100 */
#define FMC_BCR1_BURSTEN                   FMC_BCR1_BURSTEN_Msk               /*!< Burst enable bit */

#define FMC_BCR1_WAITPOL_Pos               (9U)
#define FMC_BCR1_WAITPOL_Msk               (0x1UL << FMC_BCR1_WAITPOL_Pos)    /*!< 0x00000200 */
#define FMC_BCR1_WAITPOL                   FMC_BCR1_WAITPOL_Msk               /*!< Wait signal polarity bit */

#define FMC_BCR1_WAITCFG_Pos               (11U)
#define FMC_BCR1_WAITCFG_Msk               (0x1UL << FMC_BCR1_WAITCFG_Pos)    /*!< 0x00000800 */
#define FMC_BCR1_WAITCFG                   FMC_BCR1_WAITCFG_Msk               /*!< Wait timing configuration */

#define FMC_BCR1_WREN_Pos                  (12U)
#define FMC_BCR1_WREN_Msk                  (0x1UL << FMC_BCR1_WREN_Pos)       /*!< 0x00001000 */
#define FMC_BCR1_WREN                      FMC_BCR1_WREN_Msk                  /*!< Write enable bit */

#define FMC_BCR1_WAITEN_Pos                (13U)
#define FMC_BCR1_WAITEN_Msk                (0x1UL << FMC_BCR1_WAITEN_Pos)     /*!< 0x00002000 */
#define FMC_BCR1_WAITEN                    FMC_BCR1_WAITEN_Msk                /*!< Wait enable bit */

#define FMC_BCR1_EXTMOD_Pos                (14U)
#define FMC_BCR1_EXTMOD_Msk                (0x1UL << FMC_BCR1_EXTMOD_Pos)     /*!< 0x00004000 */
#define FMC_BCR1_EXTMOD                    FMC_BCR1_EXTMOD_Msk                /*!< Extended mode enable */

#define FMC_BCR1_ASYNCWAIT_Pos             (15U)
#define FMC_BCR1_ASYNCWAIT_Msk             (0x1UL << FMC_BCR1_ASYNCWAIT_Pos)  /*!< 0x00008000 */
#define FMC_BCR1_ASYNCWAIT                 FMC_BCR1_ASYNCWAIT_Msk             /*!< Asynchronous wait */

#define FMC_BCR1_CPSIZE_Pos                (16U)
#define FMC_BCR1_CPSIZE_Msk                (0x7UL << FMC_BCR1_CPSIZE_Pos)     /*!< 0x00070000 */
#define FMC_BCR1_CPSIZE                    FMC_BCR1_MWID_Msk                  /*!< CRAM page size */
#define FMC_BCR1_CPSIZE_0                  (0x1UL << FMC_BCR1_CPSIZE_Pos)     /*!< 0x00010000 */
#define FMC_BCR1_CPSIZE_1                  (0x2UL << FMC_BCR1_CPSIZE_Pos)     /*!< 0x00020000 */
#define FMC_BCR1_CPSIZE_2                  (0x4UL << FMC_BCR1_CPSIZE_Pos)     /*!< 0x00040000 */

#define FMC_BCR1_CBURSTRW_Pos              (19U)
#define FMC_BCR1_CBURSTRW_Msk              (0x1UL << FMC_BCR1_CBURSTRW_Pos)   /*!< 0x00080000 */
#define FMC_BCR1_CBURSTRW                  FMC_BCR1_CBURSTRW_Msk              /*!< Write burst enable */

#define FMC_BCR1_CCLKEN_Pos                (20U)
#define FMC_BCR1_CCLKEN_Msk                (0x1UL << FMC_BCR1_CCLKEN_Pos)     /*!< 0x00100000 */
#define FMC_BCR1_CCLKEN                    FMC_BCR1_CCLKEN_Msk                /*!< Write burst enable */

/******************  Bit definition for FMC_BCR2 register  ********************/
#define FMC_BCR2_MBKEN_Pos                 (0U)
#define FMC_BCR2_MBKEN_Msk                 (0x1UL << FMC_BCR2_MBKEN_Pos)      /*!< 0x00000001 */
#define FMC_BCR2_MBKEN                     FMC_BCR2_MBKEN_Msk                 /*!< Memory bank enable bit */

#define FMC_BCR2_MUXEN_Pos                 (1U)
#define FMC_BCR2_MUXEN_Msk                 (0x1UL << FMC_BCR2_MUXEN_Pos)      /*!< 0x00000002 */
#define FMC_BCR2_MUXEN                     FMC_BCR2_MUXEN_Msk                 /*!< Address/data multiplexing enable bit */

#define FMC_BCR2_MTYP_Pos                  (2U)
#define FMC_BCR2_MTYP_Msk                  (0x3UL << FMC_BCR2_MTYP_Pos)       /*!< 0x0000000C */
#define FMC_BCR2_MTYP                      FMC_BCR2_MTYP_Msk                  /*!< MTYP[1:0] bits (Memory type) */
#define FMC_BCR2_MTYP_0                    (0x1UL << FMC_BCR2_MTYP_Pos)       /*!< 0x00000004 */
#define FMC_BCR2_MTYP_1                    (0x2UL << FMC_BCR2_MTYP_Pos)       /*!< 0x00000008 */

#define FMC_BCR2_MWID_Pos                  (4U)
#define FMC_BCR2_MWID_Msk                  (0x3UL << FMC_BCR2_MWID_Pos)       /*!< 0x00000030 */
#define FMC_BCR2_MWID                      FMC_BCR2_MWID_Msk                  /*!< MWID[1:0] bits (Memory data bus width) */
#define FMC_BCR2_MWID_0                    (0x1UL << FMC_BCR2_MWID_Pos)       /*!< 0x00000010 */
#define FMC_BCR2_MWID_1                    (0x2UL << FMC_BCR2_MWID_Pos)       /*!< 0x00000020 */

#define FMC_BCR2_FACCEN_Pos                (6U)
#define FMC_BCR2_FACCEN_Msk                (0x1UL << FMC_BCR2_FACCEN_Pos)     /*!< 0x00000040 */
#define FMC_BCR2_FACCEN                    FMC_BCR2_FACCEN_Msk                /*!< Flash access enable */

#define FMC_BCR2_BURSTEN_Pos               (8U)
#define FMC_BCR2_BURSTEN_Msk               (0x1UL << FMC_BCR2_BURSTEN_Pos)    /*!< 0x00000100 */
#define FMC_BCR2_BURSTEN                   FMC_BCR2_BURSTEN_Msk               /*!< Burst enable bit */

#define FMC_BCR2_WAITPOL_Pos               (9U)
#define FMC_BCR2_WAITPOL_Msk               (0x1UL << FMC_BCR2_WAITPOL_Pos)    /*!< 0x00000200 */
#define FMC_BCR2_WAITPOL                   FMC_BCR2_WAITPOL_Msk               /*!< Wait signal polarity bit */

#define FMC_BCR2_WAITCFG_Pos               (11U)
#define FMC_BCR2_WAITCFG_Msk               (0x1UL << FMC_BCR2_WAITCFG_Pos)    /*!< 0x00000800 */
#define FMC_BCR2_WAITCFG                   FMC_BCR2_WAITCFG_Msk               /*!< Wait timing configuration */

#define FMC_BCR2_WREN_Pos                  (12U)
#define FMC_BCR2_WREN_Msk                  (0x1UL << FMC_BCR2_WREN_Pos)       /*!< 0x00001000 */
#define FMC_BCR2_WREN                      FMC_BCR2_WREN_Msk                  /*!< Write enable bit */

#define FMC_BCR2_WAITEN_Pos                (13U)
#define FMC_BCR2_WAITEN_Msk                (0x1UL << FMC_BCR2_WAITEN_Pos)     /*!< 0x00002000 */
#define FMC_BCR2_WAITEN                    FMC_BCR2_WAITEN_Msk                /*!< Wait enable bit */

#define FMC_BCR2_EXTMOD_Pos                (14U)
#define FMC_BCR2_EXTMOD_Msk                (0x1UL << FMC_BCR2_EXTMOD_Pos)     /*!< 0x00004000 */
#define FMC_BCR2_EXTMOD                    FMC_BCR2_EXTMOD_Msk                /*!< Extended mode enable */

#define FMC_BCR2_ASYNCWAIT_Pos             (15U)
#define FMC_BCR2_ASYNCWAIT_Msk             (0x1UL << FMC_BCR2_ASYNCWAIT_Pos)  /*!< 0x00008000 */
#define FMC_BCR2_ASYNCWAIT                 FMC_BCR2_ASYNCWAIT_Msk             /*!< Asynchronous wait */

#define FMC_BCR2_CPSIZE_Pos                (16U)
#define FMC_BCR2_CPSIZE_Msk                (0x7UL << FMC_BCR2_CPSIZE_Pos)     /*!< 0x00070000 */
#define FMC_BCR2_CPSIZE                    FMC_BCR2_MWID_Msk                  /*!< CRAM page size */
#define FMC_BCR2_CPSIZE_0                  (0x1UL << FMC_BCR2_CPSIZE_Pos)     /*!< 0x00010000 */
#define FMC_BCR2_CPSIZE_1                  (0x2UL << FMC_BCR2_CPSIZE_Pos)     /*!< 0x00020000 */
#define FMC_BCR2_CPSIZE_2                  (0x4UL << FMC_BCR2_CPSIZE_Pos)     /*!< 0x00040000 */

#define FMC_BCR2_CBURSTRW_Pos              (19U)
#define FMC_BCR2_CBURSTRW_Msk              (0x1UL << FMC_BCR2_CBURSTRW_Pos)   /*!< 0x00080000 */
#define FMC_BCR2_CBURSTRW                  FMC_BCR2_CBURSTRW_Msk              /*!< Write burst enable */

/******************  Bit definition for FMC_BCR3 register  ********************/
#define FMC_BCR3_MBKEN_Pos                 (0U)
#define FMC_BCR3_MBKEN_Msk                 (0x1UL << FMC_BCR3_MBKEN_Pos)      /*!< 0x00000001 */
#define FMC_BCR3_MBKEN                     FMC_BCR3_MBKEN_Msk                 /*!< Memory bank enable bit */

#define FMC_BCR3_MUXEN_Pos                 (1U)
#define FMC_BCR3_MUXEN_Msk                 (0x1UL << FMC_BCR3_MUXEN_Pos)      /*!< 0x00000002 */
#define FMC_BCR3_MUXEN                     FMC_BCR3_MUXEN_Msk                 /*!< Address/data multiplexing enable bit */

#define FMC_BCR3_MTYP_Pos                  (2U)
#define FMC_BCR3_MTYP_Msk                  (0x3UL << FMC_BCR3_MTYP_Pos)       /*!< 0x0000000C */
#define FMC_BCR3_MTYP                      FMC_BCR3_MTYP_Msk                  /*!< MTYP[1:0] bits (Memory type) */
#define FMC_BCR3_MTYP_0                    (0x1UL << FMC_BCR3_MTYP_Pos)       /*!< 0x00000004 */
#define FMC_BCR3_MTYP_1                    (0x2UL << FMC_BCR3_MTYP_Pos)       /*!< 0x00000008 */

#define FMC_BCR3_MWID_Pos                  (4U)
#define FMC_BCR3_MWID_Msk                  (0x3UL << FMC_BCR3_MWID_Pos)       /*!< 0x00000030 */
#define FMC_BCR3_MWID                      FMC_BCR3_MWID_Msk                  /*!< MWID[1:0] bits (Memory data bus width) */
#define FMC_BCR3_MWID_0                    (0x1UL << FMC_BCR3_MWID_Pos)       /*!< 0x00000010 */
#define FMC_BCR3_MWID_1                    (0x2UL << FMC_BCR3_MWID_Pos)       /*!< 0x00000020 */

#define FMC_BCR3_FACCEN_Pos                (6U)
#define FMC_BCR3_FACCEN_Msk                (0x1UL << FMC_BCR3_FACCEN_Pos)     /*!< 0x00000040 */
#define FMC_BCR3_FACCEN                    FMC_BCR3_FACCEN_Msk                /*!< Flash access enable */

#define FMC_BCR3_BURSTEN_Pos               (8U)
#define FMC_BCR3_BURSTEN_Msk               (0x1UL << FMC_BCR3_BURSTEN_Pos)    /*!< 0x00000100 */
#define FMC_BCR3_BURSTEN                   FMC_BCR3_BURSTEN_Msk               /*!< Burst enable bit */

#define FMC_BCR3_WAITPOL_Pos               (9U)
#define FMC_BCR3_WAITPOL_Msk               (0x1UL << FMC_BCR3_WAITPOL_Pos)    /*!< 0x00000200 */
#define FMC_BCR3_WAITPOL                   FMC_BCR3_WAITPOL_Msk               /*!< Wait signal polarity bit */

#define FMC_BCR3_WAITCFG_Pos               (11U)
#define FMC_BCR3_WAITCFG_Msk               (0x1UL << FMC_BCR3_WAITCFG_Pos)    /*!< 0x00000800 */
#define FMC_BCR3_WAITCFG                   FMC_BCR3_WAITCFG_Msk               /*!< Wait timing configuration */

#define FMC_BCR3_WREN_Pos                  (12U)
#define FMC_BCR3_WREN_Msk                  (0x1UL << FMC_BCR3_WREN_Pos)       /*!< 0x00001000 */
#define FMC_BCR3_WREN                      FMC_BCR3_WREN_Msk                  /*!< Write enable bit */

#define FMC_BCR3_WAITEN_Pos                (13U)
#define FMC_BCR3_WAITEN_Msk                (0x1UL << FMC_BCR3_WAITEN_Pos)     /*!< 0x00002000 */
#define FMC_BCR3_WAITEN                    FMC_BCR3_WAITEN_Msk                /*!< Wait enable bit */

#define FMC_BCR3_EXTMOD_Pos                (14U)
#define FMC_BCR3_EXTMOD_Msk                (0x1UL << FMC_BCR3_EXTMOD_Pos)     /*!< 0x00004000 */
#define FMC_BCR3_EXTMOD                    FMC_BCR3_EXTMOD_Msk                /*!< Extended mode enable */

#define FMC_BCR3_ASYNCWAIT_Pos             (15U)
#define FMC_BCR3_ASYNCWAIT_Msk             (0x1UL << FMC_BCR3_ASYNCWAIT_Pos)  /*!< 0x00008000 */
#define FMC_BCR3_ASYNCWAIT                 FMC_BCR3_ASYNCWAIT_Msk             /*!< Asynchronous wait */

#define FMC_BCR3_CPSIZE_Pos                (16U)
#define FMC_BCR3_CPSIZE_Msk                (0x7UL << FMC_BCR3_CPSIZE_Pos)     /*!< 0x00070000 */
#define FMC_BCR3_CPSIZE                    FMC_BCR3_MWID_Msk                  /*!< CRAM page size */
#define FMC_BCR3_CPSIZE_0                  (0x1UL << FMC_BCR3_CPSIZE_Pos)     /*!< 0x00010000 */
#define FMC_BCR3_CPSIZE_1                  (0x2UL << FMC_BCR3_CPSIZE_Pos)     /*!< 0x00020000 */
#define FMC_BCR3_CPSIZE_2                  (0x4UL << FMC_BCR3_CPSIZE_Pos)     /*!< 0x00040000 */

#define FMC_BCR3_CBURSTRW_Pos              (19U)
#define FMC_BCR3_CBURSTRW_Msk              (0x1UL << FMC_BCR3_CBURSTRW_Pos)   /*!< 0x00080000 */
#define FMC_BCR3_CBURSTRW                  FMC_BCR3_CBURSTRW_Msk              /*!< Write burst enable */

/******************  Bit definition for FMC_BCR4 register  ********************/
#define FMC_BCR4_MBKEN_Pos                 (0U)
#define FMC_BCR4_MBKEN_Msk                 (0x1UL << FMC_BCR4_MBKEN_Pos)      /*!< 0x00000001 */
#define FMC_BCR4_MBKEN                     FMC_BCR4_MBKEN_Msk                 /*!< Memory bank enable bit */

#define FMC_BCR4_MUXEN_Pos                 (1U)
#define FMC_BCR4_MUXEN_Msk                 (0x1UL << FMC_BCR4_MUXEN_Pos)      /*!< 0x00000002 */
#define FMC_BCR4_MUXEN                     FMC_BCR4_MUXEN_Msk                 /*!< Address/data multiplexing enable bit */

#define FMC_BCR4_MTYP_Pos                  (2U)
#define FMC_BCR4_MTYP_Msk                  (0x3UL << FMC_BCR4_MTYP_Pos)       /*!< 0x0000000C */
#define FMC_BCR4_MTYP                      FMC_BCR4_MTYP_Msk                  /*!< MTYP[1:0] bits (Memory type) */
#define FMC_BCR4_MTYP_0                    (0x1UL << FMC_BCR4_MTYP_Pos)       /*!< 0x00000004 */
#define FMC_BCR4_MTYP_1                    (0x2UL << FMC_BCR4_MTYP_Pos)       /*!< 0x00000008 */

#define FMC_BCR4_MWID_Pos                  (4U)
#define FMC_BCR4_MWID_Msk                  (0x3UL << FMC_BCR4_MWID_Pos)       /*!< 0x00000030 */
#define FMC_BCR4_MWID                      FMC_BCR4_MWID_Msk                  /*!< MWID[1:0] bits (Memory data bus width) */
#define FMC_BCR4_MWID_0                    (0x1UL << FMC_BCR4_MWID_Pos)       /*!< 0x00000010 */
#define FMC_BCR4_MWID_1                    (0x2UL << FMC_BCR4_MWID_Pos)       /*!< 0x00000020 */

#define FMC_BCR4_FACCEN_Pos                (6U)
#define FMC_BCR4_FACCEN_Msk                (0x1UL << FMC_BCR4_FACCEN_Pos)     /*!< 0x00000040 */
#define FMC_BCR4_FACCEN                    FMC_BCR4_FACCEN_Msk                /*!< Flash access enable */

#define FMC_BCR4_BURSTEN_Pos               (8U)
#define FMC_BCR4_BURSTEN_Msk               (0x1UL << FMC_BCR4_BURSTEN_Pos)    /*!< 0x00000100 */
#define FMC_BCR4_BURSTEN                   FMC_BCR4_BURSTEN_Msk               /*!< Burst enable bit */

#define FMC_BCR4_WAITPOL_Pos               (9U)
#define FMC_BCR4_WAITPOL_Msk               (0x1UL << FMC_BCR4_WAITPOL_Pos)    /*!< 0x00000200 */
#define FMC_BCR4_WAITPOL                   FMC_BCR4_WAITPOL_Msk               /*!< Wait signal polarity bit */

#define FMC_BCR4_WAITCFG_Pos               (11U)
#define FMC_BCR4_WAITCFG_Msk               (0x1UL << FMC_BCR4_WAITCFG_Pos)    /*!< 0x00000800 */
#define FMC_BCR4_WAITCFG                   FMC_BCR4_WAITCFG_Msk               /*!< Wait timing configuration */

#define FMC_BCR4_WREN_Pos                  (12U)
#define FMC_BCR4_WREN_Msk                  (0x1UL << FMC_BCR4_WREN_Pos)       /*!< 0x00001000 */
#define FMC_BCR4_WREN                      FMC_BCR4_WREN_Msk                  /*!< Write enable bit */

#define FMC_BCR4_WAITEN_Pos                (13U)
#define FMC_BCR4_WAITEN_Msk                (0x1UL << FMC_BCR4_WAITEN_Pos)     /*!< 0x00002000 */
#define FMC_BCR4_WAITEN                    FMC_BCR4_WAITEN_Msk                /*!< Wait enable bit */

#define FMC_BCR4_EXTMOD_Pos                (14U)
#define FMC_BCR4_EXTMOD_Msk                (0x1UL << FMC_BCR4_EXTMOD_Pos)     /*!< 0x00004000 */
#define FMC_BCR4_EXTMOD                    FMC_BCR4_EXTMOD_Msk                /*!< Extended mode enable */

#define FMC_BCR4_ASYNCWAIT_Pos             (15U)
#define FMC_BCR4_ASYNCWAIT_Msk             (0x1UL << FMC_BCR4_ASYNCWAIT_Pos)  /*!< 0x00008000 */
#define FMC_BCR4_ASYNCWAIT                 FMC_BCR4_ASYNCWAIT_Msk             /*!< Asynchronous wait */

#define FMC_BCR4_CPSIZE_Pos                (16U)
#define FMC_BCR4_CPSIZE_Msk                (0x7UL << FMC_BCR4_CPSIZE_Pos)     /*!< 0x00070000 */
#define FMC_BCR4_CPSIZE                    FMC_BCR4_MWID_Msk                  /*!< CRAM page size */
#define FMC_BCR4_CPSIZE_0                  (0x1UL << FMC_BCR4_CPSIZE_Pos)     /*!< 0x00010000 */
#define FMC_BCR4_CPSIZE_1                  (0x2UL << FMC_BCR4_CPSIZE_Pos)     /*!< 0x00020000 */
#define FMC_BCR4_CPSIZE_2                  (0x4UL << FMC_BCR4_CPSIZE_Pos)     /*!< 0x00040000 */

#define FMC_BCR4_CBURSTRW_Pos              (19U)
#define FMC_BCR4_CBURSTRW_Msk              (0x1UL << FMC_BCR4_CBURSTRW_Pos)   /*!< 0x00080000 */
#define FMC_BCR4_CBURSTRW                  FMC_BCR4_CBURSTRW_Msk              /*!< Write burst enable */

/******************  Bit definition for FMC_BTR1 register  ********************/
#define FMC_BTR1_ADDSET_Pos                (0U)
#define FMC_BTR1_ADDSET_Msk                (0xFUL << FMC_BTR1_ADDSET_Pos)     /*!< 0x0000000F */
#define FMC_BTR1_ADDSET                    FMC_BTR1_ADDSET_Msk                /*!< ADDSET[3:0] bits (Address setup phase duration) */
#define FMC_BTR1_ADDSET_0                  (0x1UL << FMC_BTR1_ADDSET_Pos)     /*!< 0x00000001 */
#define FMC_BTR1_ADDSET_1                  (0x2UL << FMC_BTR1_ADDSET_Pos)     /*!< 0x00000002 */
#define FMC_BTR1_ADDSET_2                  (0x4UL << FMC_BTR1_ADDSET_Pos)     /*!< 0x00000004 */
#define FMC_BTR1_ADDSET_3                  (0x8UL << FMC_BTR1_ADDSET_Pos)     /*!< 0x00000008 */

#define FMC_BTR1_ADDHLD_Pos                (4U)
#define FMC_BTR1_ADDHLD_Msk                (0xFUL << FMC_BTR1_ADDHLD_Pos)     /*!< 0x000000F0 */
#define FMC_BTR1_ADDHLD                    FMC_BTR1_ADDHLD_Msk                /*!< ADDHLD[3:0] bits (Address-hold phase duration) */
#define FMC_BTR1_ADDHLD_0                  (0x1UL << FMC_BTR1_ADDHLD_Pos)     /*!< 0x00000010 */
#define FMC_BTR1_ADDHLD_1                  (0x2UL << FMC_BTR1_ADDHLD_Pos)     /*!< 0x00000020 */
#define FMC_BTR1_ADDHLD_2                  (0x4UL << FMC_BTR1_ADDHLD_Pos)     /*!< 0x00000040 */
#define FMC_BTR1_ADDHLD_3                  (0x8UL << FMC_BTR1_ADDHLD_Pos)     /*!< 0x00000080 */

#define FMC_BTR1_DATAST_Pos                (8U)
#define FMC_BTR1_DATAST_Msk                (0xFFUL << FMC_BTR1_DATAST_Pos)    /*!< 0x0000FF00 */
#define FMC_BTR1_DATAST                    FMC_BTR1_DATAST_Msk                /*!< DATAST [3:0] bits (Data-phase duration) */
#define FMC_BTR1_DATAST_0                  (0x01UL << FMC_BTR1_DATAST_Pos)    /*!< 0x00000100 */
#define FMC_BTR1_DATAST_1                  (0x02UL << FMC_BTR1_DATAST_Pos)    /*!< 0x00000200 */
#define FMC_BTR1_DATAST_2                  (0x04UL << FMC_BTR1_DATAST_Pos)    /*!< 0x00000400 */
#define FMC_BTR1_DATAST_3                  (0x08UL << FMC_BTR1_DATAST_Pos)    /*!< 0x00000800 */
#define FMC_BTR1_DATAST_4                  (0x10UL << FMC_BTR1_DATAST_Pos)    /*!< 0x00001000 */
#define FMC_BTR1_DATAST_5                  (0x20UL << FMC_BTR1_DATAST_Pos)    /*!< 0x00002000 */
#define FMC_BTR1_DATAST_6                  (0x40UL << FMC_BTR1_DATAST_Pos)    /*!< 0x00004000 */
#define FMC_BTR1_DATAST_7                  (0x80UL << FMC_BTR1_DATAST_Pos)    /*!< 0x00008000 */

#define FMC_BTR1_BUSTURN_Pos               (16U)
#define FMC_BTR1_BUSTURN_Msk               (0xFUL << FMC_BTR1_BUSTURN_Pos)    /*!< 0x000F0000 */
#define FMC_BTR1_BUSTURN                   FMC_BTR1_BUSTURN_Msk               /*!< BUSTURN[3:0] bits (Bus turnaround phase duration) */
#define FMC_BTR1_BUSTURN_0                 (0x1UL << FMC_BTR1_BUSTURN_Pos)    /*!< 0x00010000 */
#define FMC_BTR1_BUSTURN_1                 (0x2UL << FMC_BTR1_BUSTURN_Pos)    /*!< 0x00020000 */
#define FMC_BTR1_BUSTURN_2                 (0x4UL << FMC_BTR1_BUSTURN_Pos)    /*!< 0x00040000 */
#define FMC_BTR1_BUSTURN_3                 (0x8UL << FMC_BTR1_BUSTURN_Pos)    /*!< 0x00080000 */

#define FMC_BTR1_CLKDIV_Pos                (20U)
#define FMC_BTR1_CLKDIV_Msk                (0xFUL << FMC_BTR1_CLKDIV_Pos)     /*!< 0x00F00000 */
#define FMC_BTR1_CLKDIV                    FMC_BTR1_CLKDIV_Msk               /*!< CLKDIV[3:0] bits (Clock divide ratio) */
#define FMC_BTR1_CLKDIV_0                  (0x1UL << FMC_BTR1_CLKDIV_Pos)     /*!< 0x00100000 */
#define FMC_BTR1_CLKDIV_1                  (0x2UL << FMC_BTR1_CLKDIV_Pos)     /*!< 0x00200000 */
#define FMC_BTR1_CLKDIV_2                  (0x4UL << FMC_BTR1_CLKDIV_Pos)     /*!< 0x00400000 */
#define FMC_BTR1_CLKDIV_3                  (0x8UL << FMC_BTR1_CLKDIV_Pos)     /*!< 0x00800000 */

#define FMC_BTR1_DATLAT_Pos                (24U)
#define FMC_BTR1_DATLAT_Msk                (0xFUL << FMC_BTR1_DATLAT_Pos)     /*!< 0x0F000000 */
#define FMC_BTR1_DATLAT                    FMC_BTR1_DATLAT_Msk                /*!< DATLA[3:0] bits (Data latency) */
#define FMC_BTR1_DATLAT_0                  (0x1UL << FMC_BTR1_DATLAT_Pos)     /*!< 0x01000000 */
#define FMC_BTR1_DATLAT_1                  (0x2UL << FMC_BTR1_DATLAT_Pos)     /*!< 0x02000000 */
#define FMC_BTR1_DATLAT_2                  (0x4UL << FMC_BTR1_DATLAT_Pos)     /*!< 0x04000000 */
#define FMC_BTR1_DATLAT_3                  (0x8UL << FMC_BTR1_DATLAT_Pos)     /*!< 0x08000000 */

#define FMC_BTR1_ACCMOD_Pos                (28U)
#define FMC_BTR1_ACCMOD_Msk                (0x3UL << FMC_BTR1_ACCMOD_Pos)     /*!< 0x30000000 */
#define FMC_BTR1_ACCMOD                    FMC_BTR1_ACCMOD_Msk               /*!< ACCMOD[1:0] bits (Access mode) */
#define FMC_BTR1_ACCMOD_0                  (0x1UL << FMC_BTR1_ACCMOD_Pos)     /*!< 0x10000000 */
#define FMC_BTR1_ACCMOD_1                  (0x2UL << FMC_BTR1_ACCMOD_Pos)     /*!< 0x20000000 */

/******************  Bit definition for FMC_BTR2 register  ********************/
#define FMC_BTR2_ADDSET_Pos                (0U)
#define FMC_BTR2_ADDSET_Msk                (0xFUL << FMC_BTR2_ADDSET_Pos)     /*!< 0x0000000F */
#define FMC_BTR2_ADDSET                    FMC_BTR2_ADDSET_Msk                /*!< ADDSET[3:0] bits (Address setup phase duration) */
#define FMC_BTR2_ADDSET_0                  (0x1UL << FMC_BTR2_ADDSET_Pos)     /*!< 0x00000001 */
#define FMC_BTR2_ADDSET_1                  (0x2UL << FMC_BTR2_ADDSET_Pos)     /*!< 0x00000002 */
#define FMC_BTR2_ADDSET_2                  (0x4UL << FMC_BTR2_ADDSET_Pos)     /*!< 0x00000004 */
#define FMC_BTR2_ADDSET_3                  (0x8UL << FMC_BTR2_ADDSET_Pos)     /*!< 0x00000008 */

#define FMC_BTR2_ADDHLD_Pos                (4U)
#define FMC_BTR2_ADDHLD_Msk                (0xFUL << FMC_BTR2_ADDHLD_Pos)     /*!< 0x000000F0 */
#define FMC_BTR2_ADDHLD                    FMC_BTR2_ADDHLD_Msk                /*!< ADDHLD[3:0] bits (Address-hold phase duration) */
#define FMC_BTR2_ADDHLD_0                  (0x1UL << FMC_BTR2_ADDHLD_Pos)     /*!< 0x00000010 */
#define FMC_BTR2_ADDHLD_1                  (0x2UL << FMC_BTR2_ADDHLD_Pos)     /*!< 0x00000020 */
#define FMC_BTR2_ADDHLD_2                  (0x4UL << FMC_BTR2_ADDHLD_Pos)     /*!< 0x00000040 */
#define FMC_BTR2_ADDHLD_3                  (0x8UL << FMC_BTR2_ADDHLD_Pos)     /*!< 0x00000080 */

#define FMC_BTR2_DATAST_Pos                (8U)
#define FMC_BTR2_DATAST_Msk                (0xFFUL << FMC_BTR2_DATAST_Pos)    /*!< 0x0000FF00 */
#define FMC_BTR2_DATAST                    FMC_BTR2_DATAST_Msk                /*!< DATAST [3:0] bits (Data-phase duration) */
#define FMC_BTR2_DATAST_0                  (0x01UL << FMC_BTR2_DATAST_Pos)    /*!< 0x00000100 */
#define FMC_BTR2_DATAST_1                  (0x02UL << FMC_BTR2_DATAST_Pos)    /*!< 0x00000200 */
#define FMC_BTR2_DATAST_2                  (0x04UL << FMC_BTR2_DATAST_Pos)    /*!< 0x00000400 */
#define FMC_BTR2_DATAST_3                  (0x08UL << FMC_BTR2_DATAST_Pos)    /*!< 0x00000800 */
#define FMC_BTR2_DATAST_4                  (0x10UL << FMC_BTR2_DATAST_Pos)    /*!< 0x00001000 */
#define FMC_BTR2_DATAST_5                  (0x20UL << FMC_BTR2_DATAST_Pos)    /*!< 0x00002000 */
#define FMC_BTR2_DATAST_6                  (0x40UL << FMC_BTR2_DATAST_Pos)    /*!< 0x00004000 */
#define FMC_BTR2_DATAST_7                  (0x80UL << FMC_BTR2_DATAST_Pos)    /*!< 0x00008000 */

#define FMC_BTR2_BUSTURN_Pos               (16U)
#define FMC_BTR2_BUSTURN_Msk               (0xFUL << FMC_BTR2_BUSTURN_Pos)    /*!< 0x000F0000 */
#define FMC_BTR2_BUSTURN                   FMC_BTR2_BUSTURN_Msk               /*!< BUSTURN[3:0] bits (Bus turnaround phase duration) */
#define FMC_BTR2_BUSTURN_0                 (0x1UL << FMC_BTR2_BUSTURN_Pos)    /*!< 0x00010000 */
#define FMC_BTR2_BUSTURN_1                 (0x2UL << FMC_BTR2_BUSTURN_Pos)    /*!< 0x00020000 */
#define FMC_BTR2_BUSTURN_2                 (0x4UL << FMC_BTR2_BUSTURN_Pos)    /*!< 0x00040000 */
#define FMC_BTR2_BUSTURN_3                 (0x8UL << FMC_BTR2_BUSTURN_Pos)    /*!< 0x00080000 */

#define FMC_BTR2_CLKDIV_Pos                (20U)
#define FMC_BTR2_CLKDIV_Msk                (0xFUL << FMC_BTR2_CLKDIV_Pos)     /*!< 0x00F00000 */
#define FMC_BTR2_CLKDIV                    FMC_BTR2_CLKDIV_Msk               /*!< CLKDIV[3:0] bits (Clock divide ratio) */
#define FMC_BTR2_CLKDIV_0                  (0x1UL << FMC_BTR2_CLKDIV_Pos)     /*!< 0x00100000 */
#define FMC_BTR2_CLKDIV_1                  (0x2UL << FMC_BTR2_CLKDIV_Pos)     /*!< 0x00200000 */
#define FMC_BTR2_CLKDIV_2                  (0x4UL << FMC_BTR2_CLKDIV_Pos)     /*!< 0x00400000 */
#define FMC_BTR2_CLKDIV_3                  (0x8UL << FMC_BTR2_CLKDIV_Pos)     /*!< 0x00800000 */

#define FMC_BTR2_DATLAT_Pos                (24U)
#define FMC_BTR2_DATLAT_Msk                (0xFUL << FMC_BTR2_DATLAT_Pos)     /*!< 0x0F000000 */
#define FMC_BTR2_DATLAT                    FMC_BTR2_DATLAT_Msk                /*!< DATLA[3:0] bits (Data latency) */
#define FMC_BTR2_DATLAT_0                  (0x1UL << FMC_BTR2_DATLAT_Pos)     /*!< 0x01000000 */
#define FMC_BTR2_DATLAT_1                  (0x2UL << FMC_BTR2_DATLAT_Pos)     /*!< 0x02000000 */
#define FMC_BTR2_DATLAT_2                  (0x4UL << FMC_BTR2_DATLAT_Pos)     /*!< 0x04000000 */
#define FMC_BTR2_DATLAT_3                  (0x8UL << FMC_BTR2_DATLAT_Pos)     /*!< 0x08000000 */

#define FMC_BTR2_ACCMOD_Pos                (28U)
#define FMC_BTR2_ACCMOD_Msk                (0x3UL << FMC_BTR2_ACCMOD_Pos)     /*!< 0x30000000 */
#define FMC_BTR2_ACCMOD                    FMC_BTR2_ACCMOD_Msk               /*!< ACCMOD[1:0] bits (Access mode) */
#define FMC_BTR2_ACCMOD_0                  (0x1UL << FMC_BTR2_ACCMOD_Pos)     /*!< 0x10000000 */
#define FMC_BTR2_ACCMOD_1                  (0x2UL << FMC_BTR2_ACCMOD_Pos)     /*!< 0x20000000 */

/******************  Bit definition for FMC_BTR3 register  ********************/
#define FMC_BTR3_ADDSET_Pos                (0U)
#define FMC_BTR3_ADDSET_Msk                (0xFUL << FMC_BTR3_ADDSET_Pos)     /*!< 0x0000000F */
#define FMC_BTR3_ADDSET                    FMC_BTR3_ADDSET_Msk                /*!< ADDSET[3:0] bits (Address setup phase duration) */
#define FMC_BTR3_ADDSET_0                  (0x1UL << FMC_BTR3_ADDSET_Pos)     /*!< 0x00000001 */
#define FMC_BTR3_ADDSET_1                  (0x2UL << FMC_BTR3_ADDSET_Pos)     /*!< 0x00000002 */
#define FMC_BTR3_ADDSET_2                  (0x4UL << FMC_BTR3_ADDSET_Pos)     /*!< 0x00000004 */
#define FMC_BTR3_ADDSET_3                  (0x8UL << FMC_BTR3_ADDSET_Pos)     /*!< 0x00000008 */

#define FMC_BTR3_ADDHLD_Pos                (4U)
#define FMC_BTR3_ADDHLD_Msk                (0xFUL << FMC_BTR3_ADDHLD_Pos)     /*!< 0x000000F0 */
#define FMC_BTR3_ADDHLD                    FMC_BTR3_ADDHLD_Msk                /*!< ADDHLD[3:0] bits (Address-hold phase duration) */
#define FMC_BTR3_ADDHLD_0                  (0x1UL << FMC_BTR3_ADDHLD_Pos)     /*!< 0x00000010 */
#define FMC_BTR3_ADDHLD_1                  (0x2UL << FMC_BTR3_ADDHLD_Pos)     /*!< 0x00000020 */
#define FMC_BTR3_ADDHLD_2                  (0x4UL << FMC_BTR3_ADDHLD_Pos)     /*!< 0x00000040 */
#define FMC_BTR3_ADDHLD_3                  (0x8UL << FMC_BTR3_ADDHLD_Pos)     /*!< 0x00000080 */

#define FMC_BTR3_DATAST_Pos                (8U)
#define FMC_BTR3_DATAST_Msk                (0xFFUL << FMC_BTR3_DATAST_Pos)    /*!< 0x0000FF00 */
#define FMC_BTR3_DATAST                    FMC_BTR3_DATAST_Msk                /*!< DATAST [3:0] bits (Data-phase duration) */
#define FMC_BTR3_DATAST_0                  (0x01UL << FMC_BTR3_DATAST_Pos)    /*!< 0x00000100 */
#define FMC_BTR3_DATAST_1                  (0x02UL << FMC_BTR3_DATAST_Pos)    /*!< 0x00000200 */
#define FMC_BTR3_DATAST_2                  (0x04UL << FMC_BTR3_DATAST_Pos)    /*!< 0x00000400 */
#define FMC_BTR3_DATAST_3                  (0x08UL << FMC_BTR3_DATAST_Pos)    /*!< 0x00000800 */
#define FMC_BTR3_DATAST_4                  (0x10UL << FMC_BTR3_DATAST_Pos)    /*!< 0x00001000 */
#define FMC_BTR3_DATAST_5                  (0x20UL << FMC_BTR3_DATAST_Pos)    /*!< 0x00002000 */
#define FMC_BTR3_DATAST_6                  (0x40UL << FMC_BTR3_DATAST_Pos)    /*!< 0x00004000 */
#define FMC_BTR3_DATAST_7                  (0x80UL << FMC_BTR3_DATAST_Pos)    /*!< 0x00008000 */

#define FMC_BTR3_BUSTURN_Pos               (16U)
#define FMC_BTR3_BUSTURN_Msk               (0xFUL << FMC_BTR3_BUSTURN_Pos)    /*!< 0x000F0000 */
#define FMC_BTR3_BUSTURN                   FMC_BTR3_BUSTURN_Msk               /*!< BUSTURN[3:0] bits (Bus turnaround phase duration) */
#define FMC_BTR3_BUSTURN_0                 (0x1UL << FMC_BTR3_BUSTURN_Pos)    /*!< 0x00010000 */
#define FMC_BTR3_BUSTURN_1                 (0x2UL << FMC_BTR3_BUSTURN_Pos)    /*!< 0x00020000 */
#define FMC_BTR3_BUSTURN_2                 (0x4UL << FMC_BTR3_BUSTURN_Pos)    /*!< 0x00040000 */
#define FMC_BTR3_BUSTURN_3                 (0x8UL << FMC_BTR3_BUSTURN_Pos)    /*!< 0x00080000 */

#define FMC_BTR3_CLKDIV_Pos                (20U)
#define FMC_BTR3_CLKDIV_Msk                (0xFUL << FMC_BTR3_CLKDIV_Pos)     /*!< 0x00F00000 */
#define FMC_BTR3_CLKDIV                    FMC_BTR3_CLKDIV_Msk               /*!< CLKDIV[3:0] bits (Clock divide ratio) */
#define FMC_BTR3_CLKDIV_0                  (0x1UL << FMC_BTR3_CLKDIV_Pos)     /*!< 0x00100000 */
#define FMC_BTR3_CLKDIV_1                  (0x2UL << FMC_BTR3_CLKDIV_Pos)     /*!< 0x00200000 */
#define FMC_BTR3_CLKDIV_2                  (0x4UL << FMC_BTR3_CLKDIV_Pos)     /*!< 0x00400000 */
#define FMC_BTR3_CLKDIV_3                  (0x8UL << FMC_BTR3_CLKDIV_Pos)     /*!< 0x00800000 */

#define FMC_BTR3_DATLAT_Pos                (24U)
#define FMC_BTR3_DATLAT_Msk                (0xFUL << FMC_BTR3_DATLAT_Pos)     /*!< 0x0F000000 */
#define FMC_BTR3_DATLAT                    FMC_BTR3_DATLAT_Msk                /*!< DATLA[3:0] bits (Data latency) */
#define FMC_BTR3_DATLAT_0                  (0x1UL << FMC_BTR3_DATLAT_Pos)     /*!< 0x01000000 */
#define FMC_BTR3_DATLAT_1                  (0x2UL << FMC_BTR3_DATLAT_Pos)     /*!< 0x02000000 */
#define FMC_BTR3_DATLAT_2                  (0x4UL << FMC_BTR3_DATLAT_Pos)     /*!< 0x04000000 */
#define FMC_BTR3_DATLAT_3                  (0x8UL << FMC_BTR3_DATLAT_Pos)     /*!< 0x08000000 */

#define FMC_BTR3_ACCMOD_Pos                (28U)
#define FMC_BTR3_ACCMOD_Msk                (0x3UL << FMC_BTR3_ACCMOD_Pos)     /*!< 0x30000000 */
#define FMC_BTR3_ACCMOD                    FMC_BTR3_ACCMOD_Msk               /*!< ACCMOD[1:0] bits (Access mode) */
#define FMC_BTR3_ACCMOD_0                  (0x1UL << FMC_BTR3_ACCMOD_Pos)     /*!< 0x10000000 */
#define FMC_BTR3_ACCMOD_1                  (0x2UL << FMC_BTR3_ACCMOD_Pos)     /*!< 0x20000000 */

/******************  Bit definition for FMC_BTR4 register  ********************/
#define FMC_BTR4_ADDSET_Pos                (0U)
#define FMC_BTR4_ADDSET_Msk                (0xFUL << FMC_BTR4_ADDSET_Pos)     /*!< 0x0000000F */
#define FMC_BTR4_ADDSET                    FMC_BTR4_ADDSET_Msk                /*!< ADDSET[3:0] bits (Address setup phase duration) */
#define FMC_BTR4_ADDSET_0                  (0x1UL << FMC_BTR4_ADDSET_Pos)     /*!< 0x00000001 */
#define FMC_BTR4_ADDSET_1                  (0x2UL << FMC_BTR4_ADDSET_Pos)     /*!< 0x00000002 */
#define FMC_BTR4_ADDSET_2                  (0x4UL << FMC_BTR4_ADDSET_Pos)     /*!< 0x00000004 */
#define FMC_BTR4_ADDSET_3                  (0x8UL << FMC_BTR4_ADDSET_Pos)     /*!< 0x00000008 */

#define FMC_BTR4_ADDHLD_Pos                (4U)
#define FMC_BTR4_ADDHLD_Msk                (0xFUL << FMC_BTR4_ADDHLD_Pos)     /*!< 0x000000F0 */
#define FMC_BTR4_ADDHLD                    FMC_BTR4_ADDHLD_Msk                /*!< ADDHLD[3:0] bits (Address-hold phase duration) */
#define FMC_BTR4_ADDHLD_0                  (0x1UL << FMC_BTR4_ADDHLD_Pos)     /*!< 0x00000010 */
#define FMC_BTR4_ADDHLD_1                  (0x2UL << FMC_BTR4_ADDHLD_Pos)     /*!< 0x00000020 */
#define FMC_BTR4_ADDHLD_2                  (0x4UL << FMC_BTR4_ADDHLD_Pos)     /*!< 0x00000040 */
#define FMC_BTR4_ADDHLD_3                  (0x8UL << FMC_BTR4_ADDHLD_Pos)     /*!< 0x00000080 */

#define FMC_BTR4_DATAST_Pos                (8U)
#define FMC_BTR4_DATAST_Msk                (0xFFUL << FMC_BTR4_DATAST_Pos)    /*!< 0x0000FF00 */
#define FMC_BTR4_DATAST                    FMC_BTR4_DATAST_Msk                /*!< DATAST [3:0] bits (Data-phase duration) */
#define FMC_BTR4_DATAST_0                  (0x01UL << FMC_BTR4_DATAST_Pos)    /*!< 0x00000100 */
#define FMC_BTR4_DATAST_1                  (0x02UL << FMC_BTR4_DATAST_Pos)    /*!< 0x00000200 */
#define FMC_BTR4_DATAST_2                  (0x04UL << FMC_BTR4_DATAST_Pos)    /*!< 0x00000400 */
#define FMC_BTR4_DATAST_3                  (0x08UL << FMC_BTR4_DATAST_Pos)    /*!< 0x00000800 */
#define FMC_BTR4_DATAST_4                  (0x10UL << FMC_BTR4_DATAST_Pos)    /*!< 0x00001000 */
#define FMC_BTR4_DATAST_5                  (0x20UL << FMC_BTR4_DATAST_Pos)    /*!< 0x00002000 */
#define FMC_BTR4_DATAST_6                  (0x40UL << FMC_BTR4_DATAST_Pos)    /*!< 0x00004000 */
#define FMC_BTR4_DATAST_7                  (0x80UL << FMC_BTR4_DATAST_Pos)    /*!< 0x00008000 */

#define FMC_BTR4_BUSTURN_Pos               (16U)
#define FMC_BTR4_BUSTURN_Msk               (0xFUL << FMC_BTR4_BUSTURN_Pos)    /*!< 0x000F0000 */
#define FMC_BTR4_BUSTURN                   FMC_BTR4_BUSTURN_Msk               /*!< BUSTURN[3:0] bits (Bus turnaround phase duration) */
#define FMC_BTR4_BUSTURN_0                 (0x1UL << FMC_BTR4_BUSTURN_Pos)    /*!< 0x00010000 */
#define FMC_BTR4_BUSTURN_1                 (0x2UL << FMC_BTR4_BUSTURN_Pos)    /*!< 0x00020000 */
#define FMC_BTR4_BUSTURN_2                 (0x4UL << FMC_BTR4_BUSTURN_Pos)    /*!< 0x00040000 */
#define FMC_BTR4_BUSTURN_3                 (0x8UL << FMC_BTR4_BUSTURN_Pos)    /*!< 0x00080000 */

#define FMC_BTR4_CLKDIV_Pos                (20U)
#define FMC_BTR4_CLKDIV_Msk                (0xFUL << FMC_BTR4_CLKDIV_Pos)     /*!< 0x00F00000 */
#define FMC_BTR4_CLKDIV                    FMC_BTR4_CLKDIV_Msk               /*!< CLKDIV[3:0] bits (Clock divide ratio) */
#define FMC_BTR4_CLKDIV_0                  (0x1UL << FMC_BTR4_CLKDIV_Pos)     /*!< 0x00100000 */
#define FMC_BTR4_CLKDIV_1                  (0x2UL << FMC_BTR4_CLKDIV_Pos)     /*!< 0x00200000 */
#define FMC_BTR4_CLKDIV_2                  (0x4UL << FMC_BTR4_CLKDIV_Pos)     /*!< 0x00400000 */
#define FMC_BTR4_CLKDIV_3                  (0x8UL << FMC_BTR4_CLKDIV_Pos)     /*!< 0x00800000 */

#define FMC_BTR4_DATLAT_Pos                (24U)
#define FMC_BTR4_DATLAT_Msk                (0xFUL << FMC_BTR4_DATLAT_Pos)     /*!< 0x0F000000 */
#define FMC_BTR4_DATLAT                    FMC_BTR4_DATLAT_Msk                /*!< DATLA[3:0] bits (Data latency) */
#define FMC_BTR4_DATLAT_0                  (0x1UL << FMC_BTR4_DATLAT_Pos)     /*!< 0x01000000 */
#define FMC_BTR4_DATLAT_1                  (0x2UL << FMC_BTR4_DATLAT_Pos)     /*!< 0x02000000 */
#define FMC_BTR4_DATLAT_2                  (0x4UL << FMC_BTR4_DATLAT_Pos)     /*!< 0x04000000 */
#define FMC_BTR4_DATLAT_3                  (0x8UL << FMC_BTR4_DATLAT_Pos)     /*!< 0x08000000 */

#define FMC_BTR4_ACCMOD_Pos                (28U)
#define FMC_BTR4_ACCMOD_Msk                (0x3UL << FMC_BTR4_ACCMOD_Pos)     /*!< 0x30000000 */
#define FMC_BTR4_ACCMOD                    FMC_BTR4_ACCMOD_Msk               /*!< ACCMOD[1:0] bits (Access mode) */
#define FMC_BTR4_ACCMOD_0                  (0x1UL << FMC_BTR4_ACCMOD_Pos)     /*!< 0x10000000 */
#define FMC_BTR4_ACCMOD_1                  (0x2UL << FMC_BTR4_ACCMOD_Pos)     /*!< 0x20000000 */

/******************  Bit definition for FMC_BWTR1 register  *******************/
#define FMC_BWTR1_ADDSET_Pos               (0U)
#define FMC_BWTR1_ADDSET_Msk               (0xFUL << FMC_BWTR1_ADDSET_Pos)    /*!< 0x0000000F */
#define FMC_BWTR1_ADDSET                   FMC_BWTR1_ADDSET_Msk               /*!< ADDSET[3:0] bits (Address setup phase duration) */
#define FMC_BWTR1_ADDSET_0                 (0x1UL << FMC_BWTR1_ADDSET_Pos)    /*!< 0x00000001 */
#define FMC_BWTR1_ADDSET_1                 (0x2UL << FMC_BWTR1_ADDSET_Pos)    /*!< 0x00000002 */
#define FMC_BWTR1_ADDSET_2                 (0x4UL << FMC_BWTR1_ADDSET_Pos)    /*!< 0x00000004 */
#define FMC_BWTR1_ADDSET_3                 (0x8UL << FMC_BWTR1_ADDSET_Pos)    /*!< 0x00000008 */

#define FMC_BWTR1_ADDHLD_Pos               (4U)
#define FMC_BWTR1_ADDHLD_Msk               (0xFUL << FMC_BWTR1_ADDHLD_Pos)    /*!< 0x000000F0 */
#define FMC_BWTR1_ADDHLD                   FMC_BWTR1_ADDHLD_Msk               /*!< ADDHLD[3:0] bits (Address-hold phase duration) */
#define FMC_BWTR1_ADDHLD_0                 (0x1UL << FMC_BWTR1_ADDHLD_Pos)    /*!< 0x00000010 */
#define FMC_BWTR1_ADDHLD_1                 (0x2UL << FMC_BWTR1_ADDHLD_Pos)    /*!< 0x00000020 */
#define FMC_BWTR1_ADDHLD_2                 (0x4UL << FMC_BWTR1_ADDHLD_Pos)    /*!< 0x00000040 */
#define FMC_BWTR1_ADDHLD_3                 (0x8UL << FMC_BWTR1_ADDHLD_Pos)    /*!< 0x00000080 */

#define FMC_BWTR1_DATAST_Pos               (8U)
#define FMC_BWTR1_DATAST_Msk               (0xFFUL << FMC_BWTR1_DATAST_Pos)   /*!< 0x0000FF00 */
#define FMC_BWTR1_DATAST                   FMC_BWTR1_DATAST_Msk               /*!< DATAST [3:0] bits (Data-phase duration) */
#define FMC_BWTR1_DATAST_0                 (0x01UL << FMC_BWTR1_DATAST_Pos)   /*!< 0x00000100 */
#define FMC_BWTR1_DATAST_1                 (0x02UL << FMC_BWTR1_DATAST_Pos)   /*!< 0x00000200 */
#define FMC_BWTR1_DATAST_2                 (0x04UL << FMC_BWTR1_DATAST_Pos)   /*!< 0x00000400 */
#define FMC_BWTR1_DATAST_3                 (0x08UL << FMC_BWTR1_DATAST_Pos)   /*!< 0x00000800 */
#define FMC_BWTR1_DATAST_4                 (0x10UL << FMC_BWTR1_DATAST_Pos)   /*!< 0x00001000 */
#define FMC_BWTR1_DATAST_5                 (0x20UL << FMC_BWTR1_DATAST_Pos)   /*!< 0x00002000 */
#define FMC_BWTR1_DATAST_6                 (0x40UL << FMC_BWTR1_DATAST_Pos)   /*!< 0x00004000 */
#define FMC_BWTR1_DATAST_7                 (0x80UL << FMC_BWTR1_DATAST_Pos)   /*!< 0x00008000 */

#define FMC_BWTR1_BUSTURN_Pos              (16U)
#define FMC_BWTR1_BUSTURN_Msk              (0xFUL << FMC_BWTR1_BUSTURN_Pos)   /*!< 0x000F0000 */
#define FMC_BWTR1_BUSTURN                  FMC_BWTR1_BUSTURN_Msk              /*!< BUSTURN[3:0] bits (Bus turnaround phase duration) */
#define FMC_BWTR1_BUSTURN_0                (0x1UL << FMC_BWTR1_BUSTURN_Pos)   /*!< 0x00010000 */
#define FMC_BWTR1_BUSTURN_1                (0x2UL << FMC_BWTR1_BUSTURN_Pos)   /*!< 0x00020000 */
#define FMC_BWTR1_BUSTURN_2                (0x4UL << FMC_BWTR1_BUSTURN_Pos)   /*!< 0x00040000 */
#define FMC_BWTR1_BUSTURN_3                (0x8UL << FMC_BWTR1_BUSTURN_Pos)   /*!< 0x00080000 */

#define FMC_BWTR1_ACCMOD_Pos               (28U)
#define FMC_BWTR1_ACCMOD_Msk               (0x3UL << FMC_BWTR1_ACCMOD_Pos)    /*!< 0x30000000 */
#define FMC_BWTR1_ACCMOD                   FMC_BWTR1_ACCMOD_Msk               /*!< ACCMOD[1:0] bits (Access mode) */
#define FMC_BWTR1_ACCMOD_0                 (0x1UL << FMC_BWTR1_ACCMOD_Pos)    /*!< 0x10000000 */
#define FMC_BWTR1_ACCMOD_1                 (0x2UL << FMC_BWTR1_ACCMOD_Pos)    /*!< 0x20000000 */

/******************  Bit definition for FMC_BWTR2 register  *******************/
#define FMC_BWTR2_ADDSET_Pos               (0U)
#define FMC_BWTR2_ADDSET_Msk               (0xFUL << FMC_BWTR2_ADDSET_Pos)    /*!< 0x0000000F */
#define FMC_BWTR2_ADDSET                   FMC_BWTR2_ADDSET_Msk               /*!< ADDSET[3:0] bits (Address setup phase duration) */
#define FMC_BWTR2_ADDSET_0                 (0x1UL << FMC_BWTR2_ADDSET_Pos)    /*!< 0x00000001 */
#define FMC_BWTR2_ADDSET_1                 (0x2UL << FMC_BWTR2_ADDSET_Pos)    /*!< 0x00000002 */
#define FMC_BWTR2_ADDSET_2                 (0x4UL << FMC_BWTR2_ADDSET_Pos)    /*!< 0x00000004 */
#define FMC_BWTR2_ADDSET_3                 (0x8UL << FMC_BWTR2_ADDSET_Pos)    /*!< 0x00000008 */

#define FMC_BWTR2_ADDHLD_Pos               (4U)
#define FMC_BWTR2_ADDHLD_Msk               (0xFUL << FMC_BWTR2_ADDHLD_Pos)    /*!< 0x000000F0 */
#define FMC_BWTR2_ADDHLD                   FMC_BWTR2_ADDHLD_Msk               /*!< ADDHLD[3:0] bits (Address-hold phase duration) */
#define FMC_BWTR2_ADDHLD_0                 (0x1UL << FMC_BWTR2_ADDHLD_Pos)    /*!< 0x00000010 */
#define FMC_BWTR2_ADDHLD_1                 (0x2UL << FMC_BWTR2_ADDHLD_Pos)    /*!< 0x00000020 */
#define FMC_BWTR2_ADDHLD_2                 (0x4UL << FMC_BWTR2_ADDHLD_Pos)    /*!< 0x00000040 */
#define FMC_BWTR2_ADDHLD_3                 (0x8UL << FMC_BWTR2_ADDHLD_Pos)    /*!< 0x00000080 */

#define FMC_BWTR2_DATAST_Pos               (8U)
#define FMC_BWTR2_DATAST_Msk               (0xFFUL << FMC_BWTR2_DATAST_Pos)   /*!< 0x0000FF00 */
#define FMC_BWTR2_DATAST                   FMC_BWTR2_DATAST_Msk               /*!< DATAST [3:0] bits (Data-phase duration) */
#define FMC_BWTR2_DATAST_0                 (0x01UL << FMC_BWTR2_DATAST_Pos)   /*!< 0x00000100 */
#define FMC_BWTR2_DATAST_1                 (0x02UL << FMC_BWTR2_DATAST_Pos)   /*!< 0x00000200 */
#define FMC_BWTR2_DATAST_2                 (0x04UL << FMC_BWTR2_DATAST_Pos)   /*!< 0x00000400 */
#define FMC_BWTR2_DATAST_3                 (0x08UL << FMC_BWTR2_DATAST_Pos)   /*!< 0x00000800 */
#define FMC_BWTR2_DATAST_4                 (0x10UL << FMC_BWTR2_DATAST_Pos)   /*!< 0x00001000 */
#define FMC_BWTR2_DATAST_5                 (0x20UL << FMC_BWTR2_DATAST_Pos)   /*!< 0x00002000 */
#define FMC_BWTR2_DATAST_6                 (0x40UL << FMC_BWTR2_DATAST_Pos)   /*!< 0x00004000 */
#define FMC_BWTR2_DATAST_7                 (0x80UL << FMC_BWTR2_DATAST_Pos)   /*!< 0x00008000 */

#define FMC_BWTR2_BUSTURN_Pos              (16U)
#define FMC_BWTR2_BUSTURN_Msk              (0xFUL << FMC_BWTR2_BUSTURN_Pos)   /*!< 0x000F0000 */
#define FMC_BWTR2_BUSTURN                  FMC_BWTR2_BUSTURN_Msk              /*!< BUSTURN[3:0] bits (Bus turnaround phase duration) */
#define FMC_BWTR2_BUSTURN_0                (0x1UL << FMC_BWTR2_BUSTURN_Pos)   /*!< 0x00010000 */
#define FMC_BWTR2_BUSTURN_1                (0x2UL << FMC_BWTR2_BUSTURN_Pos)   /*!< 0x00020000 */
#define FMC_BWTR2_BUSTURN_2                (0x4UL << FMC_BWTR2_BUSTURN_Pos)   /*!< 0x00040000 */
#define FMC_BWTR2_BUSTURN_3                (0x8UL << FMC_BWTR2_BUSTURN_Pos)   /*!< 0x00080000 */

#define FMC_BWTR2_ACCMOD_Pos               (28U)
#define FMC_BWTR2_ACCMOD_Msk               (0x3UL << FMC_BWTR2_ACCMOD_Pos)    /*!< 0x30000000 */
#define FMC_BWTR2_ACCMOD                   FMC_BWTR2_ACCMOD_Msk               /*!< ACCMOD[1:0] bits (Access mode) */
#define FMC_BWTR2_ACCMOD_0                 (0x1UL << FMC_BWTR2_ACCMOD_Pos)    /*!< 0x10000000 */
#define FMC_BWTR2_ACCMOD_1                 (0x2UL << FMC_BWTR2_ACCMOD_Pos)    /*!< 0x20000000 */

/******************  Bit definition for FMC_BWTR3 register  *******************/
#define FMC_BWTR3_ADDSET_Pos               (0U)
#define FMC_BWTR3_ADDSET_Msk               (0xFUL << FMC_BWTR3_ADDSET_Pos)    /*!< 0x0000000F */
#define FMC_BWTR3_ADDSET                   FMC_BWTR3_ADDSET_Msk               /*!< ADDSET[3:0] bits (Address setup phase duration) */
#define FMC_BWTR3_ADDSET_0                 (0x1UL << FMC_BWTR3_ADDSET_Pos)    /*!< 0x00000001 */
#define FMC_BWTR3_ADDSET_1                 (0x2UL << FMC_BWTR3_ADDSET_Pos)    /*!< 0x00000002 */
#define FMC_BWTR3_ADDSET_2                 (0x4UL << FMC_BWTR3_ADDSET_Pos)    /*!< 0x00000004 */
#define FMC_BWTR3_ADDSET_3                 (0x8UL << FMC_BWTR3_ADDSET_Pos)    /*!< 0x00000008 */

#define FMC_BWTR3_ADDHLD_Pos               (4U)
#define FMC_BWTR3_ADDHLD_Msk               (0xFUL << FMC_BWTR3_ADDHLD_Pos)    /*!< 0x000000F0 */
#define FMC_BWTR3_ADDHLD                   FMC_BWTR3_ADDHLD_Msk               /*!< ADDHLD[3:0] bits (Address-hold phase duration) */
#define FMC_BWTR3_ADDHLD_0                 (0x1UL << FMC_BWTR3_ADDHLD_Pos)    /*!< 0x00000010 */
#define FMC_BWTR3_ADDHLD_1                 (0x2UL << FMC_BWTR3_ADDHLD_Pos)    /*!< 0x00000020 */
#define FMC_BWTR3_ADDHLD_2                 (0x4UL << FMC_BWTR3_ADDHLD_Pos)    /*!< 0x00000040 */
#define FMC_BWTR3_ADDHLD_3                 (0x8UL << FMC_BWTR3_ADDHLD_Pos)    /*!< 0x00000080 */

#define FMC_BWTR3_DATAST_Pos               (8U)
#define FMC_BWTR3_DATAST_Msk               (0xFFUL << FMC_BWTR3_DATAST_Pos)   /*!< 0x0000FF00 */
#define FMC_BWTR3_DATAST                   FMC_BWTR3_DATAST_Msk               /*!< DATAST [3:0] bits (Data-phase duration) */
#define FMC_BWTR3_DATAST_0                 (0x01UL << FMC_BWTR3_DATAST_Pos)   /*!< 0x00000100 */
#define FMC_BWTR3_DATAST_1                 (0x02UL << FMC_BWTR3_DATAST_Pos)   /*!< 0x00000200 */
#define FMC_BWTR3_DATAST_2                 (0x04UL << FMC_BWTR3_DATAST_Pos)   /*!< 0x00000400 */
#define FMC_BWTR3_DATAST_3                 (0x08UL << FMC_BWTR3_DATAST_Pos)   /*!< 0x00000800 */
#define FMC_BWTR3_DATAST_4                 (0x10UL << FMC_BWTR3_DATAST_Pos)   /*!< 0x00001000 */
#define FMC_BWTR3_DATAST_5                 (0x20UL << FMC_BWTR3_DATAST_Pos)   /*!< 0x00002000 */
#define FMC_BWTR3_DATAST_6                 (0x40UL << FMC_BWTR3_DATAST_Pos)   /*!< 0x00004000 */
#define FMC_BWTR3_DATAST_7                 (0x80UL << FMC_BWTR3_DATAST_Pos)   /*!< 0x00008000 */

#define FMC_BWTR3_BUSTURN_Pos              (16U)
#define FMC_BWTR3_BUSTURN_Msk              (0xFUL << FMC_BWTR3_BUSTURN_Pos)   /*!< 0x000F0000 */
#define FMC_BWTR3_BUSTURN                  FMC_BWTR3_BUSTURN_Msk              /*!< BUSTURN[3:0] bits (Bus turnaround phase duration) */
#define FMC_BWTR3_BUSTURN_0                (0x1UL << FMC_BWTR3_BUSTURN_Pos)   /*!< 0x00010000 */
#define FMC_BWTR3_BUSTURN_1                (0x2UL << FMC_BWTR3_BUSTURN_Pos)   /*!< 0x00020000 */
#define FMC_BWTR3_BUSTURN_2                (0x4UL << FMC_BWTR3_BUSTURN_Pos)   /*!< 0x00040000 */
#define FMC_BWTR3_BUSTURN_3                (0x8UL << FMC_BWTR3_BUSTURN_Pos)   /*!< 0x00080000 */

#define FMC_BWTR3_ACCMOD_Pos               (28U)
#define FMC_BWTR3_ACCMOD_Msk               (0x3UL << FMC_BWTR3_ACCMOD_Pos)    /*!< 0x30000000 */
#define FMC_BWTR3_ACCMOD                   FMC_BWTR3_ACCMOD_Msk               /*!< ACCMOD[1:0] bits (Access mode) */
#define FMC_BWTR3_ACCMOD_0                 (0x1UL << FMC_BWTR3_ACCMOD_Pos)    /*!< 0x10000000 */
#define FMC_BWTR3_ACCMOD_1                 (0x2UL << FMC_BWTR3_ACCMOD_Pos)    /*!< 0x20000000 */

/******************  Bit definition for FMC_BWTR4 register  *******************/
#define FMC_BWTR4_ADDSET_Pos               (0U)
#define FMC_BWTR4_ADDSET_Msk               (0xFUL << FMC_BWTR4_ADDSET_Pos)    /*!< 0x0000000F */
#define FMC_BWTR4_ADDSET                   FMC_BWTR4_ADDSET_Msk               /*!< ADDSET[3:0] bits (Address setup phase duration) */
#define FMC_BWTR4_ADDSET_0                 (0x1UL << FMC_BWTR4_ADDSET_Pos)    /*!< 0x00000001 */
#define FMC_BWTR4_ADDSET_1                 (0x2UL << FMC_BWTR4_ADDSET_Pos)    /*!< 0x00000002 */
#define FMC_BWTR4_ADDSET_2                 (0x4UL << FMC_BWTR4_ADDSET_Pos)    /*!< 0x00000004 */
#define FMC_BWTR4_ADDSET_3                 (0x8UL << FMC_BWTR4_ADDSET_Pos)    /*!< 0x00000008 */

#define FMC_BWTR4_ADDHLD_Pos               (4U)
#define FMC_BWTR4_ADDHLD_Msk               (0xFUL << FMC_BWTR4_ADDHLD_Pos)    /*!< 0x000000F0 */
#define FMC_BWTR4_ADDHLD                   FMC_BWTR4_ADDHLD_Msk               /*!< ADDHLD[3:0] bits (Address-hold phase duration) */
#define FMC_BWTR4_ADDHLD_0                 (0x1UL << FMC_BWTR4_ADDHLD_Pos)    /*!< 0x00000010 */
#define FMC_BWTR4_ADDHLD_1                 (0x2UL << FMC_BWTR4_ADDHLD_Pos)    /*!< 0x00000020 */
#define FMC_BWTR4_ADDHLD_2                 (0x4UL << FMC_BWTR4_ADDHLD_Pos)    /*!< 0x00000040 */
#define FMC_BWTR4_ADDHLD_3                 (0x8UL << FMC_BWTR4_ADDHLD_Pos)    /*!< 0x00000080 */

#define FMC_BWTR4_DATAST_Pos               (8U)
#define FMC_BWTR4_DATAST_Msk               (0xFFUL << FMC_BWTR4_DATAST_Pos)   /*!< 0x0000FF00 */
#define FMC_BWTR4_DATAST                   FMC_BWTR4_DATAST_Msk               /*!< DATAST [3:0] bits (Data-phase duration) */
#define FMC_BWTR4_DATAST_0                 (0x01UL << FMC_BWTR4_DATAST_Pos)   /*!< 0x00000100 */
#define FMC_BWTR4_DATAST_1                 (0x02UL << FMC_BWTR4_DATAST_Pos)   /*!< 0x00000200 */
#define FMC_BWTR4_DATAST_2                 (0x04UL << FMC_BWTR4_DATAST_Pos)   /*!< 0x00000400 */
#define FMC_BWTR4_DATAST_3                 (0x08UL << FMC_BWTR4_DATAST_Pos)   /*!< 0x00000800 */
#define FMC_BWTR4_DATAST_4                 (0x10UL << FMC_BWTR4_DATAST_Pos)   /*!< 0x00001000 */
#define FMC_BWTR4_DATAST_5                 (0x20UL << FMC_BWTR4_DATAST_Pos)   /*!< 0x00002000 */
#define FMC_BWTR4_DATAST_6                 (0x40UL << FMC_BWTR4_DATAST_Pos)   /*!< 0x00004000 */
#define FMC_BWTR4_DATAST_7                 (0x80UL << FMC_BWTR4_DATAST_Pos)   /*!< 0x00008000 */

#define FMC_BWTR4_BUSTURN_Pos              (16U)
#define FMC_BWTR4_BUSTURN_Msk              (0xFUL << FMC_BWTR4_BUSTURN_Pos)   /*!< 0x000F0000 */
#define FMC_BWTR4_BUSTURN                  FMC_BWTR4_BUSTURN_Msk              /*!< BUSTURN[3:0] bits (Bus turnaround phase duration) */
#define FMC_BWTR4_BUSTURN_0                (0x1UL << FMC_BWTR4_BUSTURN_Pos)   /*!< 0x00010000 */
#define FMC_BWTR4_BUSTURN_1                (0x2UL << FMC_BWTR4_BUSTURN_Pos)   /*!< 0x00020000 */
#define FMC_BWTR4_BUSTURN_2                (0x4UL << FMC_BWTR4_BUSTURN_Pos)   /*!< 0x00040000 */
#define FMC_BWTR4_BUSTURN_3                (0x8UL << FMC_BWTR4_BUSTURN_Pos)   /*!< 0x00080000 */

#define FMC_BWTR4_ACCMOD_Pos               (28U)
#define FMC_BWTR4_ACCMOD_Msk               (0x3UL << FMC_BWTR4_ACCMOD_Pos)    /*!< 0x30000000 */
#define FMC_BWTR4_ACCMOD                   FMC_BWTR4_ACCMOD_Msk               /*!< ACCMOD[1:0] bits (Access mode) */
#define FMC_BWTR4_ACCMOD_0                 (0x1UL << FMC_BWTR4_ACCMOD_Pos)    /*!< 0x10000000 */
#define FMC_BWTR4_ACCMOD_1                 (0x2UL << FMC_BWTR4_ACCMOD_Pos)    /*!< 0x20000000 */

/******************  Bit definition for FMC_PCR2 register  ********************/
#define FMC_PCR2_PWAITEN_Pos               (1U)
#define FMC_PCR2_PWAITEN_Msk               (0x1UL << FMC_PCR2_PWAITEN_Pos)    /*!< 0x00000002 */
#define FMC_PCR2_PWAITEN                   FMC_PCR2_PWAITEN_Msk               /*!< Wait feature enable bit */

#define FMC_PCR2_PBKEN_Pos                 (2U)
#define FMC_PCR2_PBKEN_Msk                 (0x1UL << FMC_PCR2_PBKEN_Pos)      /*!< 0x00000004 */
#define FMC_PCR2_PBKEN                     FMC_PCR2_PBKEN_Msk                 /*!< PC Card/NAND Flash memory bank enable bit */

#define FMC_PCR2_PTYP_Pos                  (3U)
#define FMC_PCR2_PTYP_Msk                  (0x1UL << FMC_PCR2_PTYP_Pos)       /*!< 0x00000008 */
#define FMC_PCR2_PTYP                      FMC_PCR2_PTYP_Msk                  /*!< Memory type */

#define FMC_PCR2_PWID_Pos                  (4U)
#define FMC_PCR2_PWID_Msk                  (0x3UL << FMC_PCR2_PWID_Pos)       /*!< 0x00000030 */
#define FMC_PCR2_PWID                      FMC_PCR2_PWID_Msk                  /*!< PWID[1:0] bits (NAND Flash databus width) */
#define FMC_PCR2_PWID_0                    (0x1UL << FMC_PCR2_PWID_Pos)       /*!< 0x00000010 */
#define FMC_PCR2_PWID_1                    (0x2UL << FMC_PCR2_PWID_Pos)       /*!< 0x00000020 */

#define FMC_PCR2_ECCEN_Pos                 (6U)
#define FMC_PCR2_ECCEN_Msk                 (0x1UL << FMC_PCR2_ECCEN_Pos)      /*!< 0x00000040 */
#define FMC_PCR2_ECCEN                     FMC_PCR2_ECCEN_Msk                 /*!< ECC computation logic enable bit */

#define FMC_PCR2_TCLR_Pos                  (9U)
#define FMC_PCR2_TCLR_Msk                  (0xFUL << FMC_PCR2_TCLR_Pos)       /*!< 0x00001E00 */
#define FMC_PCR2_TCLR                      FMC_PCR2_TCLR_Msk                  /*!< TCLR[3:0] bits (CLE to RE delay) */
#define FMC_PCR2_TCLR_0                    (0x1UL << FMC_PCR2_TCLR_Pos)       /*!< 0x00000200 */
#define FMC_PCR2_TCLR_1                    (0x2UL << FMC_PCR2_TCLR_Pos)       /*!< 0x00000400 */
#define FMC_PCR2_TCLR_2                    (0x4UL << FMC_PCR2_TCLR_Pos)       /*!< 0x00000800 */
#define FMC_PCR2_TCLR_3                    (0x8UL << FMC_PCR2_TCLR_Pos)       /*!< 0x00001000 */

#define FMC_PCR2_TAR_Pos                   (13U)
#define FMC_PCR2_TAR_Msk                   (0xFUL << FMC_PCR2_TAR_Pos)        /*!< 0x0001E000 */
#define FMC_PCR2_TAR                       FMC_PCR2_TAR_Msk                   /*!< TAR[3:0] bits (ALE to RE delay) */
#define FMC_PCR2_TAR_0                     (0x1UL << FMC_PCR2_TAR_Pos)        /*!< 0x00002000 */
#define FMC_PCR2_TAR_1                     (0x2UL << FMC_PCR2_TAR_Pos)        /*!< 0x00004000 */
#define FMC_PCR2_TAR_2                     (0x4UL << FMC_PCR2_TAR_Pos)        /*!< 0x00008000 */
#define FMC_PCR2_TAR_3                     (0x8UL << FMC_PCR2_TAR_Pos)        /*!< 0x00010000 */

#define FMC_PCR2_ECCPS_Pos                 (17U)
#define FMC_PCR2_ECCPS_Msk                 (0x7UL << FMC_PCR2_ECCPS_Pos)      /*!< 0x000E0000 */
#define FMC_PCR2_ECCPS                     FMC_PCR2_ECCPS_Msk                 /*!< ECCPS[1:0] bits (ECC page size) */
#define FMC_PCR2_ECCPS_0                   (0x1UL << FMC_PCR2_ECCPS_Pos)      /*!< 0x00020000 */
#define FMC_PCR2_ECCPS_1                   (0x2UL << FMC_PCR2_ECCPS_Pos)      /*!< 0x00040000 */
#define FMC_PCR2_ECCPS_2                   (0x4UL << FMC_PCR2_ECCPS_Pos)      /*!< 0x00080000 */

/******************  Bit definition for FMC_PCR3 register  ********************/
#define FMC_PCR3_PWAITEN_Pos               (1U)
#define FMC_PCR3_PWAITEN_Msk               (0x1UL << FMC_PCR3_PWAITEN_Pos)    /*!< 0x00000002 */
#define FMC_PCR3_PWAITEN                   FMC_PCR3_PWAITEN_Msk               /*!< Wait feature enable bit */

#define FMC_PCR3_PBKEN_Pos                 (2U)
#define FMC_PCR3_PBKEN_Msk                 (0x1UL << FMC_PCR3_PBKEN_Pos)      /*!< 0x00000004 */
#define FMC_PCR3_PBKEN                     FMC_PCR3_PBKEN_Msk                 /*!< PC Card/NAND Flash memory bank enable bit */

#define FMC_PCR3_PTYP_Pos                  (3U)
#define FMC_PCR3_PTYP_Msk                  (0x1UL << FMC_PCR3_PTYP_Pos)       /*!< 0x00000008 */
#define FMC_PCR3_PTYP                      FMC_PCR3_PTYP_Msk                  /*!< Memory type */

#define FMC_PCR3_PWID_Pos                  (4U)
#define FMC_PCR3_PWID_Msk                  (0x3UL << FMC_PCR3_PWID_Pos)       /*!< 0x00000030 */
#define FMC_PCR3_PWID                      FMC_PCR3_PWID_Msk                  /*!< PWID[1:0] bits (NAND Flash databus width) */
#define FMC_PCR3_PWID_0                    (0x1UL << FMC_PCR3_PWID_Pos)       /*!< 0x00000010 */
#define FMC_PCR3_PWID_1                    (0x2UL << FMC_PCR3_PWID_Pos)       /*!< 0x00000020 */

#define FMC_PCR3_ECCEN_Pos                 (6U)
#define FMC_PCR3_ECCEN_Msk                 (0x1UL << FMC_PCR3_ECCEN_Pos)      /*!< 0x00000040 */
#define FMC_PCR3_ECCEN                     FMC_PCR3_ECCEN_Msk                 /*!< ECC computation logic enable bit */

#define FMC_PCR3_TCLR_Pos                  (9U)
#define FMC_PCR3_TCLR_Msk                  (0xFUL << FMC_PCR3_TCLR_Pos)       /*!< 0x00001E00 */
#define FMC_PCR3_TCLR                      FMC_PCR3_TCLR_Msk                  /*!< TCLR[3:0] bits (CLE to RE delay) */
#define FMC_PCR3_TCLR_0                    (0x1UL << FMC_PCR3_TCLR_Pos)       /*!< 0x00000200 */
#define FMC_PCR3_TCLR_1                    (0x2UL << FMC_PCR3_TCLR_Pos)       /*!< 0x00000400 */
#define FMC_PCR3_TCLR_2                    (0x4UL << FMC_PCR3_TCLR_Pos)       /*!< 0x00000800 */
#define FMC_PCR3_TCLR_3                    (0x8UL << FMC_PCR3_TCLR_Pos)       /*!< 0x00001000 */

#define FMC_PCR3_TAR_Pos                   (13U)
#define FMC_PCR3_TAR_Msk                   (0xFUL << FMC_PCR3_TAR_Pos)        /*!< 0x0001E000 */
#define FMC_PCR3_TAR                       FMC_PCR3_TAR_Msk                   /*!< TAR[3:0] bits (ALE to RE delay) */
#define FMC_PCR3_TAR_0                     (0x1UL << FMC_PCR3_TAR_Pos)        /*!< 0x00002000 */
#define FMC_PCR3_TAR_1                     (0x2UL << FMC_PCR3_TAR_Pos)        /*!< 0x00004000 */
#define FMC_PCR3_TAR_2                     (0x4UL << FMC_PCR3_TAR_Pos)        /*!< 0x00008000 */
#define FMC_PCR3_TAR_3                     (0x8UL << FMC_PCR3_TAR_Pos)        /*!< 0x00010000 */

#define FMC_PCR3_ECCPS_Pos                 (17U)
#define FMC_PCR3_ECCPS_Msk                 (0x7UL << FMC_PCR3_ECCPS_Pos)      /*!< 0x000E0000 */
#define FMC_PCR3_ECCPS                     FMC_PCR3_ECCPS_Msk                 /*!< ECCPS[1:0] bits (ECC page size) */
#define FMC_PCR3_ECCPS_0                   (0x1UL << FMC_PCR3_ECCPS_Pos)      /*!< 0x00020000 */
#define FMC_PCR3_ECCPS_1                   (0x2UL << FMC_PCR3_ECCPS_Pos)      /*!< 0x00040000 */
#define FMC_PCR3_ECCPS_2                   (0x4UL << FMC_PCR3_ECCPS_Pos)      /*!< 0x00080000 */

/*******************  Bit definition for FMC_SR2 register  ********************/
#define FMC_SR2_FEMPT_Pos                  (6U)
#define FMC_SR2_FEMPT_Msk                  (0x1UL << FMC_SR2_FEMPT_Pos)       /*!< 0x00000040 */
#define FMC_SR2_FEMPT                      FMC_SR2_FEMPT_Msk                  /*!< FIFO empty */

/*******************  Bit definition for FMC_SR3 register  ********************/
#define FMC_SR3_FEMPT_Pos                  (6U)
#define FMC_SR3_FEMPT_Msk                  (0x1UL << FMC_SR3_FEMPT_Pos)       /*!< 0x00000040 */
#define FMC_SR3_FEMPT                      FMC_SR3_FEMPT_Msk                  /*!< FIFO empty */

/******************  Bit definition for FMC_PMEM2 register  *******************/
#define FMC_PMEM2_MEMSET2_Pos              (0U)
#define FMC_PMEM2_MEMSET2_Msk              (0xFFUL << FMC_PMEM2_MEMSET2_Pos)  /*!< 0x000000FF */
#define FMC_PMEM2_MEMSET2                  FMC_PMEM2_MEMSET2_Msk              /*!< MEMSET2[7:0] bits (Common memory 2 setup time) */
#define FMC_PMEM2_MEMSET2_0                (0x01UL << FMC_PMEM2_MEMSET2_Pos)  /*!< 0x00000001 */
#define FMC_PMEM2_MEMSET2_1                (0x02UL << FMC_PMEM2_MEMSET2_Pos)  /*!< 0x00000002 */
#define FMC_PMEM2_MEMSET2_2                (0x04UL << FMC_PMEM2_MEMSET2_Pos)  /*!< 0x00000004 */
#define FMC_PMEM2_MEMSET2_3                (0x08UL << FMC_PMEM2_MEMSET2_Pos)  /*!< 0x00000008 */
#define FMC_PMEM2_MEMSET2_4                (0x10UL << FMC_PMEM2_MEMSET2_Pos)  /*!< 0x00000010 */
#define FMC_PMEM2_MEMSET2_5                (0x20UL << FMC_PMEM2_MEMSET2_Pos)  /*!< 0x00000020 */
#define FMC_PMEM2_MEMSET2_6                (0x40UL << FMC_PMEM2_MEMSET2_Pos)  /*!< 0x00000040 */
#define FMC_PMEM2_MEMSET2_7                (0x80UL << FMC_PMEM2_MEMSET2_Pos)  /*!< 0x00000080 */

#define FMC_PMEM2_MEMWAIT2_Pos             (8U)
#define FMC_PMEM2_MEMWAIT2_Msk             (0xFFUL << FMC_PMEM2_MEMWAIT2_Pos) /*!< 0x0000FF00 */
#define FMC_PMEM2_MEMWAIT2                 FMC_PMEM2_MEMWAIT2_Msk             /*!< MEMWAIT2[7:0] bits (Common memory 2 wait time) */
#define FMC_PMEM2_MEMWAIT2_0               0x00000100U                        /*!< Bit 0 */
#define FMC_PMEM2_MEMWAIT2_1               0x00000200U                        /*!< Bit 1 */
#define FMC_PMEM2_MEMWAIT2_2               0x00000400U                        /*!< Bit 2 */
#define FMC_PMEM2_MEMWAIT2_3               0x00000800U                        /*!< Bit 3 */
#define FMC_PMEM2_MEMWAIT2_4               0x00001000U                        /*!< Bit 4 */
#define FMC_PMEM2_MEMWAIT2_5               0x00002000U                        /*!< Bit 5 */
#define FMC_PMEM2_MEMWAIT2_6               0x00004000U                        /*!< Bit 6 */
#define FMC_PMEM2_MEMWAIT2_7               0x00008000U                        /*!< Bit 7 */

#define FMC_PMEM2_MEMHOLD2_Pos             (16U)
#define FMC_PMEM2_MEMHOLD2_Msk             (0xFFUL << FMC_PMEM2_MEMHOLD2_Pos) /*!< 0x00FF0000 */
#define FMC_PMEM2_MEMHOLD2                 FMC_PMEM2_MEMHOLD2_Msk             /*!< MEMHOLD2[7:0] bits (Common memory 2 hold time) */
#define FMC_PMEM2_MEMHOLD2_0               (0x01UL << FMC_PMEM2_MEMHOLD2_Pos) /*!< 0x00010000 */
#define FMC_PMEM2_MEMHOLD2_1               (0x02UL << FMC_PMEM2_MEMHOLD2_Pos) /*!< 0x00020000 */
#define FMC_PMEM2_MEMHOLD2_2               (0x04UL << FMC_PMEM2_MEMHOLD2_Pos) /*!< 0x00040000 */
#define FMC_PMEM2_MEMHOLD2_3               (0x08UL << FMC_PMEM2_MEMHOLD2_Pos) /*!< 0x00080000 */
#define FMC_PMEM2_MEMHOLD2_4               (0x10UL << FMC_PMEM2_MEMHOLD2_Pos) /*!< 0x00100000 */
#define FMC_PMEM2_MEMHOLD2_5               (0x20UL << FMC_PMEM2_MEMHOLD2_Pos) /*!< 0x00200000 */
#define FMC_PMEM2_MEMHOLD2_6               (0x40UL << FMC_PMEM2_MEMHOLD2_Pos) /*!< 0x00400000 */
#define FMC_PMEM2_MEMHOLD2_7               (0x80UL << FMC_PMEM2_MEMHOLD2_Pos) /*!< 0x00800000 */

#define FMC_PMEM2_MEMHIZ2_Pos              (24U)
#define FMC_PMEM2_MEMHIZ2_Msk              (0xFFUL << FMC_PMEM2_MEMHIZ2_Pos)  /*!< 0xFF000000 */
#define FMC_PMEM2_MEMHIZ2                  FMC_PMEM2_MEMHIZ2_Msk              /*!< MEMHIZ2[7:0] bits (Common memory 2 databus HiZ time) */
#define FMC_PMEM2_MEMHIZ2_0                (0x01UL << FMC_PMEM2_MEMHIZ2_Pos)  /*!< 0x01000000 */
#define FMC_PMEM2_MEMHIZ2_1                (0x02UL << FMC_PMEM2_MEMHIZ2_Pos)  /*!< 0x02000000 */
#define FMC_PMEM2_MEMHIZ2_2                (0x04UL << FMC_PMEM2_MEMHIZ2_Pos)  /*!< 0x04000000 */
#define FMC_PMEM2_MEMHIZ2_3                (0x08UL << FMC_PMEM2_MEMHIZ2_Pos)  /*!< 0x08000000 */
#define FMC_PMEM2_MEMHIZ2_4                (0x10UL << FMC_PMEM2_MEMHIZ2_Pos)  /*!< 0x10000000 */
#define FMC_PMEM2_MEMHIZ2_5                (0x20UL << FMC_PMEM2_MEMHIZ2_Pos)  /*!< 0x20000000 */
#define FMC_PMEM2_MEMHIZ2_6                (0x40UL << FMC_PMEM2_MEMHIZ2_Pos)  /*!< 0x40000000 */
#define FMC_PMEM2_MEMHIZ2_7                (0x80UL << FMC_PMEM2_MEMHIZ2_Pos)  /*!< 0x80000000 */

/******************  Bit definition for FMC_PMEM3 register  *******************/
#define FMC_PMEM3_MEMSET3_Pos              (0U)
#define FMC_PMEM3_MEMSET3_Msk              (0xFFUL << FMC_PMEM3_MEMSET3_Pos)  /*!< 0x000000FF */
#define FMC_PMEM3_MEMSET3                  FMC_PMEM3_MEMSET3_Msk              /*!< MEMSET3[7:0] bits (Common memory 3 setup time) */
#define FMC_PMEM3_MEMSET3_0                (0x01UL << FMC_PMEM3_MEMSET3_Pos)  /*!< 0x00000001 */
#define FMC_PMEM3_MEMSET3_1                (0x02UL << FMC_PMEM3_MEMSET3_Pos)  /*!< 0x00000002 */
#define FMC_PMEM3_MEMSET3_2                (0x04UL << FMC_PMEM3_MEMSET3_Pos)  /*!< 0x00000004 */
#define FMC_PMEM3_MEMSET3_3                (0x08UL << FMC_PMEM3_MEMSET3_Pos)  /*!< 0x00000008 */
#define FMC_PMEM3_MEMSET3_4                (0x10UL << FMC_PMEM3_MEMSET3_Pos)  /*!< 0x00000010 */
#define FMC_PMEM3_MEMSET3_5                (0x20UL << FMC_PMEM3_MEMSET3_Pos)  /*!< 0x00000020 */
#define FMC_PMEM3_MEMSET3_6                (0x40UL << FMC_PMEM3_MEMSET3_Pos)  /*!< 0x00000040 */
#define FMC_PMEM3_MEMSET3_7                (0x80UL << FMC_PMEM3_MEMSET3_Pos)  /*!< 0x00000080 */

#define FMC_PMEM3_MEMWAIT3_Pos             (8U)
#define FMC_PMEM3_MEMWAIT3_Msk             (0xFFUL << FMC_PMEM3_MEMWAIT3_Pos) /*!< 0x0000FF00 */
#define FMC_PMEM3_MEMWAIT3                 FMC_PMEM3_MEMWAIT3_Msk             /*!< MEMWAIT3[7:0] bits (Common memory 3 wait time) */
#define FMC_PMEM3_MEMWAIT2_0               0x00000100U                        /*!< Bit 0 */
#define FMC_PMEM3_MEMWAIT3_1               0x00000200U                        /*!< Bit 1 */
#define FMC_PMEM3_MEMWAIT3_2               0x00000400U                        /*!< Bit 2 */
#define FMC_PMEM3_MEMWAIT3_3               0x00000800U                        /*!< Bit 3 */
#define FMC_PMEM3_MEMWAIT3_4               0x00001000U                        /*!< Bit 4 */
#define FMC_PMEM3_MEMWAIT3_5               0x00002000U                        /*!< Bit 5 */
#define FMC_PMEM3_MEMWAIT3_6               0x00004000U                        /*!< Bit 6 */
#define FMC_PMEM3_MEMWAIT3_7               0x00008000U                        /*!< Bit 7 */

#define FMC_PMEM3_MEMHOLD3_Pos             (16U)
#define FMC_PMEM3_MEMHOLD3_Msk             (0xFFUL << FMC_PMEM3_MEMHOLD3_Pos) /*!< 0x00FF0000 */
#define FMC_PMEM3_MEMHOLD3                 FMC_PMEM3_MEMHOLD3_Msk             /*!< MEMHOLD3[7:0] bits (Common memory 3 hold time) */
#define FMC_PMEM3_MEMHOLD3_0               (0x01UL << FMC_PMEM3_MEMHOLD3_Pos) /*!< 0x00010000 */
#define FMC_PMEM3_MEMHOLD3_1               (0x02UL << FMC_PMEM3_MEMHOLD3_Pos) /*!< 0x00020000 */
#define FMC_PMEM3_MEMHOLD3_2               (0x04UL << FMC_PMEM3_MEMHOLD3_Pos) /*!< 0x00040000 */
#define FMC_PMEM3_MEMHOLD3_3               (0x08UL << FMC_PMEM3_MEMHOLD3_Pos) /*!< 0x00080000 */
#define FMC_PMEM3_MEMHOLD3_4               (0x10UL << FMC_PMEM3_MEMHOLD3_Pos) /*!< 0x00100000 */
#define FMC_PMEM3_MEMHOLD3_5               (0x20UL << FMC_PMEM3_MEMHOLD3_Pos) /*!< 0x00200000 */
#define FMC_PMEM3_MEMHOLD3_6               (0x40UL << FMC_PMEM3_MEMHOLD3_Pos) /*!< 0x00400000 */
#define FMC_PMEM3_MEMHOLD3_7               (0x80UL << FMC_PMEM3_MEMHOLD3_Pos) /*!< 0x00800000 */

#define FMC_PMEM3_MEMHIZ3_Pos              (24U)
#define FMC_PMEM3_MEMHIZ3_Msk              (0xFFUL << FMC_PMEM3_MEMHIZ3_Pos)  /*!< 0xFF000000 */
#define FMC_PMEM3_MEMHIZ3                  FMC_PMEM3_MEMHIZ3_Msk              /*!< MEMHIZ3[7:0] bits (Common memory 3 databus HiZ time) */
#define FMC_PMEM3_MEMHIZ3_0                (0x01UL << FMC_PMEM3_MEMHIZ3_Pos)  /*!< 0x01000000 */
#define FMC_PMEM3_MEMHIZ3_1                (0x02UL << FMC_PMEM3_MEMHIZ3_Pos)  /*!< 0x02000000 */
#define FMC_PMEM3_MEMHIZ3_2                (0x04UL << FMC_PMEM3_MEMHIZ3_Pos)  /*!< 0x04000000 */
#define FMC_PMEM3_MEMHIZ3_3                (0x08UL << FMC_PMEM3_MEMHIZ3_Pos)  /*!< 0x08000000 */
#define FMC_PMEM3_MEMHIZ3_4                (0x10UL << FMC_PMEM3_MEMHIZ3_Pos)  /*!< 0x10000000 */
#define FMC_PMEM3_MEMHIZ3_5                (0x20UL << FMC_PMEM3_MEMHIZ3_Pos)  /*!< 0x20000000 */
#define FMC_PMEM3_MEMHIZ3_6                (0x40UL << FMC_PMEM3_MEMHIZ3_Pos)  /*!< 0x40000000 */
#define FMC_PMEM3_MEMHIZ3_7                (0x80UL << FMC_PMEM3_MEMHIZ3_Pos)  /*!< 0x80000000 */

/******************  Bit definition for FMC_PATT2 register  *******************/
#define FMC_PATT2_ATTSET2_Pos              (0U)
#define FMC_PATT2_ATTSET2_Msk              (0xFFUL << FMC_PATT2_ATTSET2_Pos)  /*!< 0x000000FF */
#define FMC_PATT2_ATTSET2                  FMC_PATT2_ATTSET2_Msk              /*!< ATTSET2[7:0] bits (Attribute memory 2 setup time) */
#define FMC_PATT2_ATTSET2_0                (0x01UL << FMC_PATT2_ATTSET2_Pos)  /*!< 0x00000001 */
#define FMC_PATT2_ATTSET2_1                (0x02UL << FMC_PATT2_ATTSET2_Pos)  /*!< 0x00000002 */
#define FMC_PATT2_ATTSET2_2                (0x04UL << FMC_PATT2_ATTSET2_Pos)  /*!< 0x00000004 */
#define FMC_PATT2_ATTSET2_3                (0x08UL << FMC_PATT2_ATTSET2_Pos)  /*!< 0x00000008 */
#define FMC_PATT2_ATTSET2_4                (0x10UL << FMC_PATT2_ATTSET2_Pos)  /*!< 0x00000010 */
#define FMC_PATT2_ATTSET2_5                (0x20UL << FMC_PATT2_ATTSET2_Pos)  /*!< 0x00000020 */
#define FMC_PATT2_ATTSET2_6                (0x40UL << FMC_PATT2_ATTSET2_Pos)  /*!< 0x00000040 */
#define FMC_PATT2_ATTSET2_7                (0x80UL << FMC_PATT2_ATTSET2_Pos)  /*!< 0x00000080 */

#define FMC_PATT2_ATTWAIT2_Pos             (8U)
#define FMC_PATT2_ATTWAIT2_Msk             (0xFFUL << FMC_PATT2_ATTWAIT2_Pos) /*!< 0x0000FF00 */
#define FMC_PATT2_ATTWAIT2                 FMC_PATT2_ATTWAIT2_Msk             /*!< ATTWAIT2[7:0] bits (Attribute memory 2 wait time) */
#define FMC_PATT2_ATTWAIT2_0               (0x01UL << FMC_PATT2_ATTWAIT2_Pos) /*!< 0x00000100 */
#define FMC_PATT2_ATTWAIT2_1               (0x02UL << FMC_PATT2_ATTWAIT2_Pos) /*!< 0x00000200 */
#define FMC_PATT2_ATTWAIT2_2               (0x04UL << FMC_PATT2_ATTWAIT2_Pos) /*!< 0x00000400 */
#define FMC_PATT2_ATTWAIT2_3               (0x08UL << FMC_PATT2_ATTWAIT2_Pos) /*!< 0x00000800 */
#define FMC_PATT2_ATTWAIT2_4               (0x10UL << FMC_PATT2_ATTWAIT2_Pos) /*!< 0x00001000 */
#define FMC_PATT2_ATTWAIT2_5               (0x20UL << FMC_PATT2_ATTWAIT2_Pos) /*!< 0x00002000 */
#define FMC_PATT2_ATTWAIT2_6               (0x40UL << FMC_PATT2_ATTWAIT2_Pos) /*!< 0x00004000 */
#define FMC_PATT2_ATTWAIT2_7               (0x80UL << FMC_PATT2_ATTWAIT2_Pos) /*!< 0x00008000 */

#define FMC_PATT2_ATTHOLD2_Pos             (16U)
#define FMC_PATT2_ATTHOLD2_Msk             (0xFFUL << FMC_PATT2_ATTHOLD2_Pos) /*!< 0x00FF0000 */
#define FMC_PATT2_ATTHOLD2                 FMC_PATT2_ATTHOLD2_Msk             /*!< ATTHOLD2[7:0] bits (Attribute memory 2 hold time) */
#define FMC_PATT2_ATTHOLD2_0               (0x01UL << FMC_PATT2_ATTHOLD2_Pos) /*!< 0x00010000 */
#define FMC_PATT2_ATTHOLD2_1               (0x02UL << FMC_PATT2_ATTHOLD2_Pos) /*!< 0x00020000 */
#define FMC_PATT2_ATTHOLD2_2               (0x04UL << FMC_PATT2_ATTHOLD2_Pos) /*!< 0x00040000 */
#define FMC_PATT2_ATTHOLD2_3               (0x08UL << FMC_PATT2_ATTHOLD2_Pos) /*!< 0x00080000 */
#define FMC_PATT2_ATTHOLD2_4               (0x10UL << FMC_PATT2_ATTHOLD2_Pos) /*!< 0x00100000 */
#define FMC_PATT2_ATTHOLD2_5               (0x20UL << FMC_PATT2_ATTHOLD2_Pos) /*!< 0x00200000 */
#define FMC_PATT2_ATTHOLD2_6               (0x40UL << FMC_PATT2_ATTHOLD2_Pos) /*!< 0x00400000 */
#define FMC_PATT2_ATTHOLD2_7               (0x80UL << FMC_PATT2_ATTHOLD2_Pos) /*!< 0x00800000 */

#define FMC_PATT2_ATTHIZ2_Pos              (24U)
#define FMC_PATT2_ATTHIZ2_Msk              (0xFFUL << FMC_PATT2_ATTHIZ2_Pos)  /*!< 0xFF000000 */
#define FMC_PATT2_ATTHIZ2                  FMC_PATT2_ATTHIZ2_Msk              /*!< ATTHIZ2[7:0] bits (Attribute memory 2 databus HiZ time) */
#define FMC_PATT2_ATTHIZ2_0                (0x01UL << FMC_PATT2_ATTHIZ2_Pos)  /*!< 0x01000000 */
#define FMC_PATT2_ATTHIZ2_1                (0x02UL << FMC_PATT2_ATTHIZ2_Pos)  /*!< 0x02000000 */
#define FMC_PATT2_ATTHIZ2_2                (0x04UL << FMC_PATT2_ATTHIZ2_Pos)  /*!< 0x04000000 */
#define FMC_PATT2_ATTHIZ2_3                (0x08UL << FMC_PATT2_ATTHIZ2_Pos)  /*!< 0x08000000 */
#define FMC_PATT2_ATTHIZ2_4                (0x10UL << FMC_PATT2_ATTHIZ2_Pos)  /*!< 0x10000000 */
#define FMC_PATT2_ATTHIZ2_5                (0x20UL << FMC_PATT2_ATTHIZ2_Pos)  /*!< 0x20000000 */
#define FMC_PATT2_ATTHIZ2_6                (0x40UL << FMC_PATT2_ATTHIZ2_Pos)  /*!< 0x40000000 */
#define FMC_PATT2_ATTHIZ2_7                (0x80UL << FMC_PATT2_ATTHIZ2_Pos)  /*!< 0x80000000 */

/******************  Bit definition for FMC_PATT3 register  *******************/
#define FMC_PATT3_ATTSET3_Pos              (0U)
#define FMC_PATT3_ATTSET3_Msk              (0xFFUL << FMC_PATT3_ATTSET3_Pos)  /*!< 0x000000FF */
#define FMC_PATT3_ATTSET3                  FMC_PATT3_ATTSET3_Msk              /*!< ATTSET3[7:0] bits (Attribute memory 3 setup time) */
#define FMC_PATT3_ATTSET3_0                (0x01UL << FMC_PATT3_ATTSET3_Pos)  /*!< 0x00000001 */
#define FMC_PATT3_ATTSET3_1                (0x02UL << FMC_PATT3_ATTSET3_Pos)  /*!< 0x00000002 */
#define FMC_PATT3_ATTSET3_2                (0x04UL << FMC_PATT3_ATTSET3_Pos)  /*!< 0x00000004 */
#define FMC_PATT3_ATTSET3_3                (0x08UL << FMC_PATT3_ATTSET3_Pos)  /*!< 0x00000008 */
#define FMC_PATT3_ATTSET3_4                (0x10UL << FMC_PATT3_ATTSET3_Pos)  /*!< 0x00000010 */
#define FMC_PATT3_ATTSET3_5                (0x20UL << FMC_PATT3_ATTSET3_Pos)  /*!< 0x00000020 */
#define FMC_PATT3_ATTSET3_6                (0x40UL << FMC_PATT3_ATTSET3_Pos)  /*!< 0x00000040 */
#define FMC_PATT3_ATTSET3_7                (0x80UL << FMC_PATT3_ATTSET3_Pos)  /*!< 0x00000080 */

#define FMC_PATT3_ATTWAIT3_Pos             (8U)
#define FMC_PATT3_ATTWAIT3_Msk             (0xFFUL << FMC_PATT3_ATTWAIT3_Pos) /*!< 0x0000FF00 */
#define FMC_PATT3_ATTWAIT3                 FMC_PATT3_ATTWAIT3_Msk             /*!< ATTWAIT3[7:0] bits (Attribute memory 3 wait time) */
#define FMC_PATT3_ATTWAIT3_0               (0x01UL << FMC_PATT3_ATTWAIT3_Pos) /*!< 0x00000100 */
#define FMC_PATT3_ATTWAIT3_1               (0x02UL << FMC_PATT3_ATTWAIT3_Pos) /*!< 0x00000200 */
#define FMC_PATT3_ATTWAIT3_2               (0x04UL << FMC_PATT3_ATTWAIT3_Pos) /*!< 0x00000400 */
#define FMC_PATT3_ATTWAIT3_3               (0x08UL << FMC_PATT3_ATTWAIT3_Pos) /*!< 0x00000800 */
#define FMC_PATT3_ATTWAIT3_4               (0x10UL << FMC_PATT3_ATTWAIT3_Pos) /*!< 0x00001000 */
#define FMC_PATT3_ATTWAIT3_5               (0x20UL << FMC_PATT3_ATTWAIT3_Pos) /*!< 0x00002000 */
#define FMC_PATT3_ATTWAIT3_6               (0x40UL << FMC_PATT3_ATTWAIT3_Pos) /*!< 0x00004000 */
#define FMC_PATT3_ATTWAIT3_7               (0x80UL << FMC_PATT3_ATTWAIT3_Pos) /*!< 0x00008000 */

#define FMC_PATT3_ATTHOLD3_Pos             (16U)
#define FMC_PATT3_ATTHOLD3_Msk             (0xFFUL << FMC_PATT3_ATTHOLD3_Pos) /*!< 0x00FF0000 */
#define FMC_PATT3_ATTHOLD3                 FMC_PATT3_ATTHOLD3_Msk             /*!< ATTHOLD3[7:0] bits (Attribute memory 3 hold time) */
#define FMC_PATT3_ATTHOLD3_0               (0x01UL << FMC_PATT3_ATTHOLD3_Pos) /*!< 0x00010000 */
#define FMC_PATT3_ATTHOLD3_1               (0x02UL << FMC_PATT3_ATTHOLD3_Pos) /*!< 0x00020000 */
#define FMC_PATT3_ATTHOLD3_2               (0x04UL << FMC_PATT3_ATTHOLD3_Pos) /*!< 0x00040000 */
#define FMC_PATT3_ATTHOLD3_3               (0x08UL << FMC_PATT3_ATTHOLD3_Pos) /*!< 0x00080000 */
#define FMC_PATT3_ATTHOLD3_4               (0x10UL << FMC_PATT3_ATTHOLD3_Pos) /*!< 0x00100000 */
#define FMC_PATT3_ATTHOLD3_5               (0x20UL << FMC_PATT3_ATTHOLD3_Pos) /*!< 0x00200000 */
#define FMC_PATT3_ATTHOLD3_6               (0x40UL << FMC_PATT3_ATTHOLD3_Pos) /*!< 0x00400000 */
#define FMC_PATT3_ATTHOLD3_7               (0x80UL << FMC_PATT3_ATTHOLD3_Pos) /*!< 0x00800000 */

#define FMC_PATT3_ATTHIZ3_Pos              (24U)
#define FMC_PATT3_ATTHIZ3_Msk              (0xFFUL << FMC_PATT3_ATTHIZ3_Pos)  /*!< 0xFF000000 */
#define FMC_PATT3_ATTHIZ3                  FMC_PATT3_ATTHIZ3_Msk              /*!< ATTHIZ3[7:0] bits (Attribute memory 3 databus HiZ time) */
#define FMC_PATT3_ATTHIZ3_0                (0x01UL << FMC_PATT3_ATTHIZ3_Pos)  /*!< 0x01000000 */
#define FMC_PATT3_ATTHIZ3_1                (0x02UL << FMC_PATT3_ATTHIZ3_Pos)  /*!< 0x02000000 */
#define FMC_PATT3_ATTHIZ3_2                (0x04UL << FMC_PATT3_ATTHIZ3_Pos)  /*!< 0x04000000 */
#define FMC_PATT3_ATTHIZ3_3                (0x08UL << FMC_PATT3_ATTHIZ3_Pos)  /*!< 0x08000000 */
#define FMC_PATT3_ATTHIZ3_4                (0x10UL << FMC_PATT3_ATTHIZ3_Pos)  /*!< 0x10000000 */
#define FMC_PATT3_ATTHIZ3_5                (0x20UL << FMC_PATT3_ATTHIZ3_Pos)  /*!< 0x20000000 */
#define FMC_PATT3_ATTHIZ3_6                (0x40UL << FMC_PATT3_ATTHIZ3_Pos)  /*!< 0x40000000 */
#define FMC_PATT3_ATTHIZ3_7                (0x80UL << FMC_PATT3_ATTHIZ3_Pos)  /*!< 0x80000000 */

/******************  Bit definition for FMC_ECCR2 register  *******************/
#define FMC_ECCR2_ECC2_Pos                 (0U)
#define FMC_ECCR2_ECC2_Msk                 (0xFFFFFFFFUL << FMC_ECCR2_ECC2_Pos) /*!< 0xFFFFFFFF */
#define FMC_ECCR2_ECC2                     FMC_ECCR2_ECC2_Msk                   /*!< ECC result */

/******************  Bit definition for FMC_ECCR3 register  *******************/
#define FMC_ECCR3_ECC3_Pos                 (0U)
#define FMC_ECCR3_ECC3_Msk                 (0xFFFFFFFFUL << FMC_ECCR3_ECC3_Pos) /*!< 0xFFFFFFFF */
#define FMC_ECCR3_ECC3                     FMC_ECCR3_ECC3_Msk                   /*!< ECC result */

/******************  Bit definition for FMC_SDCR1 register  *******************/
#define FMC_SDCR1_NC_Pos                    (0U)
#define FMC_SDCR1_NC_Msk                    (0x3UL << FMC_SDCR1_NC_Pos)         /*!< 0x00000003 */
#define FMC_SDCR1_NC                        FMC_SDCR1_NC_Msk                    /*!< Number of columd address */
#define FMC_SDCR1_NC_0                      (0x1UL << FMC_SDCR1_NC_Pos)         /*!< 0x00000001 */
#define FMC_SDCR1_NC_1                      (0x2UL << FMC_SDCR1_NC_Pos)         /*!< 0x00000002 */

#define FMC_SDCR1_NR_Pos                    (2U)
#define FMC_SDCR1_NR_Msk                    (0x3UL << FMC_SDCR1_NR_Pos)         /*!< 0x0000000C */
#define FMC_SDCR1_NR                        FMC_SDCR1_NR_Msk                    /*!< Number of row address */
#define FMC_SDCR1_NR_0                      (0x1UL << FMC_SDCR1_NR_Pos)         /*!< 0x00000004 */
#define FMC_SDCR1_NR_1                      (0x2UL << FMC_SDCR1_NR_Pos)         /*!< 0x00000008 */

#define FMC_SDCR1_MWID_Pos                  (4U)
#define FMC_SDCR1_MWID_Msk                  (0x3UL << FMC_SDCR1_MWID_Pos)       /*!< 0x00000030 */
#define FMC_SDCR1_MWID                      FMC_SDCR1_MWID_Msk                  /*!< MWID[1:0] bits (Memory data bus width) */
#define FMC_SDCR1_MWID_0                    (0x1UL << FMC_SDCR1_MWID_Pos)       /*!< 0x00000010 */
#define FMC_SDCR1_MWID_1                    (0x2UL << FMC_SDCR1_MWID_Pos)       /*!< 0x00000020 */

#define FMC_SDCR1_NB_Pos                    (6U)
#define FMC_SDCR1_NB_Msk                    (0x1UL << FMC_SDCR1_NB_Pos)         /*!< 0x00000040 */
#define FMC_SDCR1_NB                        FMC_SDCR1_NB_Msk                    /*!< Number of internal banks */

#define FMC_SDCR1_CAS_Pos                   (7U)
#define FMC_SDCR1_CAS_Msk                   (0x3UL << FMC_SDCR1_CAS_Pos)        /*!< 0x00000180 */
#define FMC_SDCR1_CAS                       FMC_SDCR1_CAS_Msk                   /*!< CAS latency */
#define FMC_SDCR1_CAS_0                     (0x1UL << FMC_SDCR1_CAS_Pos)        /*!< 0x00000080 */
#define FMC_SDCR1_CAS_1                     (0x2UL << FMC_SDCR1_CAS_Pos)        /*!< 0x00000100 */

#define FMC_SDCR1_WP_Pos                    (9U)
#define FMC_SDCR1_WP_Msk                    (0x1UL << FMC_SDCR1_WP_Pos)         /*!< 0x00000200 */
#define FMC_SDCR1_WP                        FMC_SDCR1_WP_Msk                    /*!< Write protection */

#define FMC_SDCR1_SDCLK_Pos                 (10U)
#define FMC_SDCR1_SDCLK_Msk                 (0x3UL << FMC_SDCR1_SDCLK_Pos)      /*!< 0x00000C00 */
#define FMC_SDCR1_SDCLK                     FMC_SDCR1_SDCLK_Msk                 /*!< SDRAM clock configurstion */
#define FMC_SDCR1_SDCLK_0                   (0x1UL << FMC_SDCR1_SDCLK_Pos)      /*!< 0x00000400 */
#define FMC_SDCR1_SDCLK_1                   (0x2UL << FMC_SDCR1_SDCLK_Pos)      /*!< 0x00000800 */

#define FMC_SDCR1_RBURST_Pos                (12U)
#define FMC_SDCR1_RBURST_Msk                (0x1UL << FMC_SDCR1_RBURST_Pos)     /*!< 0x00001000 */
#define FMC_SDCR1_RBURST                    FMC_SDCR1_RBURST_Msk                /*!< Burst read */

#define FMC_SDCR1_RPIPE_Pos                 (13U)
#define FMC_SDCR1_RPIPE_Msk                 (0x3UL << FMC_SDCR1_RPIPE_Pos)      /*!< 0x00006000 */
#define FMC_SDCR1_RPIPE                     FMC_SDCR1_RPIPE_Msk                 /*!< Reand pipe */
#define FMC_SDCR1_RPIPE_0                   (0x1UL << FMC_SDCR1_RPIPE_Pos)      /*!< 0x00002000 */
#define FMC_SDCR1_RPIPE_1                   (0x2UL << FMC_SDCR1_RPIPE_Pos)      /*!< 0x00004000 */

/******************  Bit definition for FMC_SDCR2 register  *******************/
#define FMC_SDCR2_NC_Pos                    (0U)
#define FMC_SDCR2_NC_Msk                    (0x3UL << FMC_SDCR2_NC_Pos)         /*!< 0x00000003 */
#define FMC_SDCR2_NC                        FMC_SDCR2_NC_Msk                    /*!< Number of columd address */
#define FMC_SDCR2_NC_0                      (0x1UL << FMC_SDCR2_NC_Pos)         /*!< 0x00000001 */
#define FMC_SDCR2_NC_1                      (0x2UL << FMC_SDCR2_NC_Pos)         /*!< 0x00000002 */

#define FMC_SDCR2_NR_Pos                    (2U)
#define FMC_SDCR2_NR_Msk                    (0x3UL << FMC_SDCR2_NR_Pos)         /*!< 0x0000000C */
#define FMC_SDCR2_NR                        FMC_SDCR2_NR_Msk                    /*!< Number of row address */
#define FMC_SDCR2_NR_0                      (0x1UL << FMC_SDCR2_NR_Pos)         /*!< 0x00000004 */
#define FMC_SDCR2_NR_1                      (0x2UL << FMC_SDCR2_NR_Pos)         /*!< 0x00000008 */

#define FMC_SDCR2_MWID_Pos                  (4U)
#define FMC_SDCR2_MWID_Msk                  (0x3UL << FMC_SDCR2_MWID_Pos)       /*!< 0x00000030 */
#define FMC_SDCR2_MWID                      FMC_SDCR2_MWID_Msk                  /*!< MWID[1:0] bits (Memory data bus width) */
#define FMC_SDCR2_MWID_0                    (0x1UL << FMC_SDCR2_MWID_Pos)       /*!< 0x00000010 */
#define FMC_SDCR2_MWID_1                    (0x2UL << FMC_SDCR2_MWID_Pos)       /*!< 0x00000020 */

#define FMC_SDCR2_NB_Pos                    (6U)
#define FMC_SDCR2_NB_Msk                    (0x1UL << FMC_SDCR2_NB_Pos)         /*!< 0x00000040 */
#define FMC_SDCR2_NB                        FMC_SDCR2_NB_Msk                    /*!< Number of internal banks */

#define FMC_SDCR2_CAS_Pos                   (7U)
#define FMC_SDCR2_CAS_Msk                   (0x3UL << FMC_SDCR2_CAS_Pos)        /*!< 0x00000180 */
#define FMC_SDCR2_CAS                       FMC_SDCR2_CAS_Msk                   /*!< CAS latency */
#define FMC_SDCR2_CAS_0                     (0x1UL << FMC_SDCR2_CAS_Pos)        /*!< 0x00000080 */
#define FMC_SDCR2_CAS_1                     (0x2UL << FMC_SDCR2_CAS_Pos)        /*!< 0x00000100 */

#define FMC_SDCR2_WP_Pos                    (9U)
#define FMC_SDCR2_WP_Msk                    (0x1UL << FMC_SDCR2_WP_Pos)         /*!< 0x00000200 */
#define FMC_SDCR2_WP                        FMC_SDCR2_WP_Msk                    /*!< Write protection */

#define FMC_SDCR2_SDCLK_Pos                 (10U)
#define FMC_SDCR2_SDCLK_Msk                 (0x3UL << FMC_SDCR2_SDCLK_Pos)      /*!< 0x00000C00 */
#define FMC_SDCR2_SDCLK                     FMC_SDCR2_SDCLK_Msk                 /*!< SDRAM clock configurstion */
#define FMC_SDCR2_SDCLK_0                   (0x1UL << FMC_SDCR2_SDCLK_Pos)      /*!< 0x00000400 */
#define FMC_SDCR2_SDCLK_1                   (0x2UL << FMC_SDCR2_SDCLK_Pos)      /*!< 0x00000800 */

#define FMC_SDCR2_RBURST_Pos                (12U)
#define FMC_SDCR2_RBURST_Msk                (0x1UL << FMC_SDCR2_RBURST_Pos)     /*!< 0x00001000 */
#define FMC_SDCR2_RBURST                    FMC_SDCR2_RBURST_Msk                /*!< Burst read */

#define FMC_SDCR2_RPIPE_Pos                 (13U)
#define FMC_SDCR2_RPIPE_Msk                 (0x3UL << FMC_SDCR2_RPIPE_Pos)      /*!< 0x00006000 */
#define FMC_SDCR2_RPIPE                     FMC_SDCR2_RPIPE_Msk                 /*!< Reand pipe */
#define FMC_SDCR2_RPIPE_0                   (0x1UL << FMC_SDCR2_RPIPE_Pos)      /*!< 0x00002000 */
#define FMC_SDCR2_RPIPE_1                   (0x2UL << FMC_SDCR2_RPIPE_Pos)      /*!< 0x00004000 */

/******************  Bit definition for FMC_SDTR1 register  *******************/
#define FMC_SDTR1_TMRD_Pos                  (0U)
#define FMC_SDTR1_TMRD_Msk                  (0xFUL << FMC_SDTR1_TMRD_Pos)       /*!< 0x0000000F */
#define FMC_SDTR1_TMRD                      FMC_SDTR1_TMRD_Msk                  /*!< TMRD[3:0] bits (Load mode register to active) */
#define FMC_SDTR1_TMRD_0                    (0x1UL << FMC_SDTR1_TMRD_Pos)       /*!< 0x00000001 */
#define FMC_SDTR1_TMRD_1                    (0x2UL << FMC_SDTR1_TMRD_Pos)       /*!< 0x00000002 */
#define FMC_SDTR1_TMRD_2                    (0x4UL << FMC_SDTR1_TMRD_Pos)       /*!< 0x00000004 */
#define FMC_SDTR1_TMRD_3                    (0x8UL << FMC_SDTR1_TMRD_Pos)       /*!< 0x00000008 */

#define FMC_SDTR1_TXSR_Pos                  (4U)
#define FMC_SDTR1_TXSR_Msk                  (0xFUL << FMC_SDTR1_TXSR_Pos)       /*!< 0x000000F0 */
#define FMC_SDTR1_TXSR                      FMC_SDTR1_TXSR_Msk                  /*!< TXSR[3:0] bits (Exit Self-refresh delay) */
#define FMC_SDTR1_TXSR_0                    (0x1UL << FMC_SDTR1_TXSR_Pos)       /*!< 0x00000010 */
#define FMC_SDTR1_TXSR_1                    (0x2UL << FMC_SDTR1_TXSR_Pos)       /*!< 0x00000020 */
#define FMC_SDTR1_TXSR_2                    (0x4UL << FMC_SDTR1_TXSR_Pos)       /*!< 0x00000040 */
#define FMC_SDTR1_TXSR_3                    (0x8UL << FMC_SDTR1_TXSR_Pos)       /*!< 0x00000080 */

#define FMC_SDTR1_TRAS_Pos                  (8U)
#define FMC_SDTR1_TRAS_Msk                  (0xFUL  << FMC_SDTR1_TRAS_Pos)      /*!< 0x00000F00 */
#define FMC_SDTR1_TRAS                      FMC_SDTR1_TRAS_Msk                  /*!< TRAS [3:0] bits (Self refresh time) */
#define FMC_SDTR1_TRAS_0                    (0x1UL << FMC_SDTR1_TRAS_Pos)       /*!< 0x00000100 */
#define FMC_SDTR1_TRAS_1                    (0x2UL << FMC_SDTR1_TRAS_Pos)       /*!< 0x00000200 */
#define FMC_SDTR1_TRAS_2                    (0x4UL << FMC_SDTR1_TRAS_Pos)       /*!< 0x00000400 */
#define FMC_SDTR1_TRAS_3                    (0x8UL << FMC_SDTR1_TRAS_Pos)       /*!< 0x00000800 */

#define FMC_SDTR1_TRC_Pos                   (12U)
#define FMC_SDTR1_TRC_Msk                   (0xFUL << FMC_SDTR1_TRC_Pos)        /*!< 0x0000F000 */
#define FMC_SDTR1_TRC                       FMC_SDTR1_TRC_Msk                   /*!< TRC [3:0] bits (Row cycle delay) */
#define FMC_SDTR1_TRC_0                     (0x1UL << FMC_SDTR1_TRC_Pos)        /*!< 0x00001000 */
#define FMC_SDTR1_TRC_1                     (0x2UL << FMC_SDTR1_TRC_Pos)        /*!< 0x00002000 */
#define FMC_SDTR1_TRC_2                     (0x4UL << FMC_SDTR1_TRC_Pos)        /*!< 0x00004000 */
#define FMC_SDTR1_TRC_3                     (0x8UL << FMC_SDTR1_TRC_Pos)        /*!< 0x00008000 */

#define FMC_SDTR1_TWR_Pos                   (16U)
#define FMC_SDTR1_TWR_Msk                   (0xFUL << FMC_SDTR1_TWR_Pos)        /*!< 0x000F0000 */
#define FMC_SDTR1_TWR                       FMC_SDTR1_TWR_Msk                   /*!< TWR[3:0] bits (Recovery delay) */
#define FMC_SDTR1_TWR_0                     (0x1UL << FMC_SDTR1_TWR_Pos)        /*!< 0x00010000 */
#define FMC_SDTR1_TWR_1                     (0x2UL << FMC_SDTR1_TWR_Pos)        /*!< 0x00020000 */
#define FMC_SDTR1_TWR_2                     (0x4UL << FMC_SDTR1_TWR_Pos)        /*!< 0x00040000 */
#define FMC_SDTR1_TWR_3                     (0x8UL << FMC_SDTR1_TWR_Pos)        /*!< 0x00080000 */

#define FMC_SDTR1_TRP_Pos                   (20U)
#define FMC_SDTR1_TRP_Msk                   (0xFUL << FMC_SDTR1_TRP_Pos)        /*!< 0x00F00000 */
#define FMC_SDTR1_TRP                       FMC_SDTR1_TRP_Msk                   /*!< TRP[3:0] bits (Row precharge delay) */
#define FMC_SDTR1_TRP_0                     (0x1UL << FMC_SDTR1_TRP_Pos)        /*!< 0x00100000 */
#define FMC_SDTR1_TRP_1                     (0x2UL << FMC_SDTR1_TRP_Pos)        /*!< 0x00200000 */
#define FMC_SDTR1_TRP_2                     (0x4UL << FMC_SDTR1_TRP_Pos)        /*!< 0x00400000 */
#define FMC_SDTR1_TRP_3                     (0x8UL << FMC_SDTR1_TRP_Pos)        /*!< 0x00800000 */

#define FMC_SDTR1_TRCD_Pos                  (24U)
#define FMC_SDTR1_TRCD_Msk                  (0xFUL << FMC_SDTR1_TRCD_Pos)       /*!< 0x0F000000 */
#define FMC_SDTR1_TRCD                      FMC_SDTR1_TRCD_Msk                  /*!< DATLA[3:0] bits (Row to column delay) */
#define FMC_SDTR1_TRCD_0                    (0x1UL << FMC_SDTR1_TRCD_Pos)       /*!< 0x01000000 */
#define FMC_SDTR1_TRCD_1                    (0x2UL << FMC_SDTR1_TRCD_Pos)       /*!< 0x02000000 */
#define FMC_SDTR1_TRCD_2                    (0x4UL << FMC_SDTR1_TRCD_Pos)       /*!< 0x04000000 */
#define FMC_SDTR1_TRCD_3                    (0x8UL << FMC_SDTR1_TRCD_Pos)       /*!< 0x08000000 */

/******************  Bit definition for FMC_SDTR2 register  *******************/
#define FMC_SDTR2_TMRD_Pos                  (0U)
#define FMC_SDTR2_TMRD_Msk                  (0xFUL << FMC_SDTR2_TMRD_Pos)       /*!< 0x0000000F */
#define FMC_SDTR2_TMRD                      FMC_SDTR2_TMRD_Msk                  /*!< TMRD[3:0] bits (Load mode register to active) */
#define FMC_SDTR2_TMRD_0                    (0x1UL << FMC_SDTR2_TMRD_Pos)       /*!< 0x00000001 */
#define FMC_SDTR2_TMRD_1                    (0x2UL << FMC_SDTR2_TMRD_Pos)       /*!< 0x00000002 */
#define FMC_SDTR2_TMRD_2                    (0x4UL << FMC_SDTR2_TMRD_Pos)       /*!< 0x00000004 */
#define FMC_SDTR2_TMRD_3                    (0x8UL << FMC_SDTR2_TMRD_Pos)       /*!< 0x00000008 */

#define FMC_SDTR2_TXSR_Pos                  (4U)
#define FMC_SDTR2_TXSR_Msk                  (0xFUL << FMC_SDTR2_TXSR_Pos)       /*!< 0x000000F0 */
#define FMC_SDTR2_TXSR                      FMC_SDTR2_TXSR_Msk                  /*!< TXSR[3:0] bits (Exit Self-refresh delay) */
#define FMC_SDTR2_TXSR_0                    (0x1UL << FMC_SDTR2_TXSR_Pos)       /*!< 0x00000010 */
#define FMC_SDTR2_TXSR_1                    (0x2UL << FMC_SDTR2_TXSR_Pos)       /*!< 0x00000020 */
#define FMC_SDTR2_TXSR_2                    (0x4UL << FMC_SDTR2_TXSR_Pos)       /*!< 0x00000040 */
#define FMC_SDTR2_TXSR_3                    (0x8UL << FMC_SDTR2_TXSR_Pos)       /*!< 0x00000080 */

#define FMC_SDTR2_TRAS_Pos                  (8U)
#define FMC_SDTR2_TRAS_Msk                  (0xFUL  << FMC_SDTR2_TRAS_Pos)      /*!< 0x00000F00 */
#define FMC_SDTR2_TRAS                      FMC_SDTR2_TRAS_Msk                  /*!< TRAS [3:0] bits (Self refresh time) */
#define FMC_SDTR2_TRAS_0                    (0x1UL << FMC_SDTR2_TRAS_Pos)       /*!< 0x00000100 */
#define FMC_SDTR2_TRAS_1                    (0x2UL << FMC_SDTR2_TRAS_Pos)       /*!< 0x00000200 */
#define FMC_SDTR2_TRAS_2                    (0x4UL << FMC_SDTR2_TRAS_Pos)       /*!< 0x00000400 */
#define FMC_SDTR2_TRAS_3                    (0x8UL << FMC_SDTR2_TRAS_Pos)       /*!< 0x00000800 */

#define FMC_SDTR2_TRC_Pos                   (12U)
#define FMC_SDTR2_TRC_Msk                   (0xFUL << FMC_SDTR2_TRC_Pos)        /*!< 0x0000F000 */
#define FMC_SDTR2_TRC                       FMC_SDTR2_TRC_Msk                   /*!< TRC [3:0] bits (Row cycle delay) */
#define FMC_SDTR2_TRC_0                     (0x1UL << FMC_SDTR2_TRC_Pos)        /*!< 0x00001000 */
#define FMC_SDTR2_TRC_1                     (0x2UL << FMC_SDTR2_TRC_Pos)        /*!< 0x00002000 */
#define FMC_SDTR2_TRC_2                     (0x4UL << FMC_SDTR2_TRC_Pos)        /*!< 0x00004000 */
#define FMC_SDTR2_TRC_3                     (0x8UL << FMC_SDTR2_TRC_Pos)        /*!< 0x00008000 */

#define FMC_SDTR2_TWR_Pos                   (16U)
#define FMC_SDTR2_TWR_Msk                   (0xFUL << FMC_SDTR2_TWR_Pos)        /*!< 0x000F0000 */
#define FMC_SDTR2_TWR                       FMC_SDTR2_TWR_Msk                   /*!< TWR[3:0] bits (Recovery delay) */
#define FMC_SDTR2_TWR_0                     (0x1UL << FMC_SDTR2_TWR_Pos)        /*!< 0x00010000 */
#define FMC_SDTR2_TWR_1                     (0x2UL << FMC_SDTR2_TWR_Pos)        /*!< 0x00020000 */
#define FMC_SDTR2_TWR_2                     (0x4UL << FMC_SDTR2_TWR_Pos)        /*!< 0x00040000 */
#define FMC_SDTR2_TWR_3                     (0x8UL << FMC_SDTR2_TWR_Pos)        /*!< 0x00080000 */

#define FMC_SDTR2_TRP_Pos                   (20U)
#define FMC_SDTR2_TRP_Msk                   (0xFUL << FMC_SDTR2_TRP_Pos)        /*!< 0x00F00000 */
#define FMC_SDTR2_TRP                       FMC_SDTR2_TRP_Msk                   /*!< TRP[3:0] bits (Row precharge delay) */
#define FMC_SDTR2_TRP_0                     (0x1UL << FMC_SDTR2_TRP_Pos)        /*!< 0x00100000 */
#define FMC_SDTR2_TRP_1                     (0x2UL << FMC_SDTR2_TRP_Pos)        /*!< 0x00200000 */
#define FMC_SDTR2_TRP_2                     (0x4UL << FMC_SDTR2_TRP_Pos)        /*!< 0x00400000 */
#define FMC_SDTR2_TRP_3                     (0x8UL << FMC_SDTR2_TRP_Pos)        /*!< 0x00800000 */

#define FMC_SDTR2_TRCD_Pos                  (24U)
#define FMC_SDTR2_TRCD_Msk                  (0xFUL << FMC_SDTR2_TRCD_Pos)       /*!< 0x0F000000 */
#define FMC_SDTR2_TRCD                      FMC_SDTR2_TRCD_Msk                  /*!< DATLA[3:0] bits (Row to column delay) */
#define FMC_SDTR2_TRCD_0                    (0x1UL << FMC_SDTR2_TRCD_Pos)       /*!< 0x01000000 */
#define FMC_SDTR2_TRCD_1                    (0x2UL << FMC_SDTR2_TRCD_Pos)       /*!< 0x02000000 */
#define FMC_SDTR2_TRCD_2                    (0x4UL << FMC_SDTR2_TRCD_Pos)       /*!< 0x04000000 */
#define FMC_SDTR2_TRCD_3                    (0x8UL << FMC_SDTR2_TRCD_Pos)       /*!< 0x08000000 */

/******************  Bit definition for FMC_SDCMR register  **************************/
#define FMC_SDCMR_MODE_Pos                  (0U)
#define FMC_SDCMR_MODE_Msk                  (0x7UL << FMC_SDCMR_MODE_Pos)       /*!< 0x00000007 */
#define FMC_SDCMR_MODE                      FMC_SDCMR_MODE_Msk                  /*!< Command mode */
#define FMC_SDCMR_MODE_0                    (0x1UL << FMC_SDCMR_MODE_Pos)       /*!< 0x00000001 */
#define FMC_SDCMR_MODE_1                    (0x2UL << FMC_SDCMR_MODE_Pos)       /*!< 0x00000002 */
#define FMC_SDCMR_MODE_2                    (0x4UL << FMC_SDCMR_MODE_Pos)       /*!< 0x00000004 */

#define FMC_SDCMR_CTB2_Pos                  (3U)
#define FMC_SDCMR_CTB2_Msk                  (0x1UL << FMC_SDCMR_CTB2_Pos)       /*!< 0x00000008 */
#define FMC_SDCMR_CTB2                      FMC_SDCMR_CTB2_Msk                  /*!< Command target bank 2 */

#define FMC_SDCMR_CTB1_Pos                  (4U)
#define FMC_SDCMR_CTB1_Msk                  (0x1UL << FMC_SDCMR_CTB1_Pos)       /*!< 0x00000010 */
#define FMC_SDCMR_CTB1                      FMC_SDCMR_CTB1_Msk                  /*!< Command target bank 1 */

#define FMC_SDCMR_NRFS_Pos                  (5U)
#define FMC_SDCMR_NRFS_Msk                  (0xFUL << FMC_SDCMR_NRFS_Pos)       /*!< 0x000001E0 */
#define FMC_SDCMR_NRFS                      FMC_SDCMR_NRFS_Msk                  /*!< Number of Auto-refresh */
#define FMC_SDCMR_NRFS_0                    (0x1UL << FMC_SDCMR_NRFS_Pos)       /*!< 0x00000020 */
#define FMC_SDCMR_NRFS_1                    (0x2UL << FMC_SDCMR_NRFS_Pos)       /*!< 0x00000040 */
#define FMC_SDCMR_NRFS_2                    (0x4UL << FMC_SDCMR_NRFS_Pos)       /*!< 0x00000080 */
#define FMC_SDCMR_NRFS_3                    (0x8UL << FMC_SDCMR_NRFS_Pos)       /*!< 0x00000100 */

#define FMC_SDCMR_MRD_Pos                   (9U)
#define FMC_SDCMR_MRD_Msk                   (0x1FFFUL << FMC_SDCMR_MRD_Pos)     /*!< 0x003FFE00 */
#define FMC_SDCMR_MRD                       FMC_SDCMR_MRD_Msk                   /*!< Mode register definition */
#define FMC_SDCMR_MRD_0                     (0x1UL << FMC_SDCMR_MRD_Pos)        /*!< 0x00000200 */
#define FMC_SDCMR_MRD_1                     (0x2UL << FMC_SDCMR_MRD_Pos)        /*!< 0x00000400 */
#define FMC_SDCMR_MRD_2                     (0x4UL << FMC_SDCMR_MRD_Pos)        /*!< 0x00000800 */
#define FMC_SDCMR_MRD_3                     (0x8UL << FMC_SDCMR_MRD_Pos)        /*!< 0x00001000 */
#define FMC_SDCMR_MRD_4                     (0x10UL << FMC_SDCMR_MRD_Pos)       /*!< 0x00002000 */
#define FMC_SDCMR_MRD_5                     (0x20UL << FMC_SDCMR_MRD_Pos)       /*!< 0x00004000 */
#define FMC_SDCMR_MRD_6                     (0x40UL << FMC_SDCMR_MRD_Pos)       /*!< 0x00008000 */
#define FMC_SDCMR_MRD_7                     (0x80UL << FMC_SDCMR_MRD_Pos)       /*!< 0x00010000 */
#define FMC_SDCMR_MRD_8                     (0x100UL << FMC_SDCMR_MRD_Pos)      /*!< 0x00020000 */
#define FMC_SDCMR_MRD_9                     (0x200UL << FMC_SDCMR_MRD_Pos)      /*!< 0x00040000 */
#define FMC_SDCMR_MRD_10                    (0x400UL << FMC_SDCMR_MRD_Pos)      /*!< 0x00080000 */
#define FMC_SDCMR_MRD_11                    (0x800UL << FMC_SDCMR_MRD_Pos)      /*!< 0x00100000 */
#define FMC_SDCMR_MRD_12                    (0x1000UL << FMC_SDCMR_MRD_Pos)     /*!< 0x00200000 */

/******************  Bit definition for FMC_SDRTR register  **************************/
#define FMC_SDRTR_CRE_Pos                  (0U)
#define FMC_SDRTR_CRE_Msk                  (0x1UL << FMC_SDRTR_CRE_Pos)         /*!< 0x00000001 */
#define FMC_SDRTR_CRE                      FMC_SDRTR_CRE_Msk                    /*!< Clear refresh error flag */

#define FMC_SDRTR_COUNT_Pos                (1U)
#define FMC_SDRTR_COUNT_Msk                (0x1FFFUL << FMC_SDRTR_COUNT_Pos)    /*!< 0x00003FFE */
#define FMC_SDRTR_COUNT                    FMC_SDRTR_COUNT_Msk                  /*!< Refresh timer count */
#define FMC_SDRTR_COUNT_0                  (0x1UL << FMC_SDRTR_COUNT_Pos)       /*!< 0x00000002 */
#define FMC_SDRTR_COUNT_1                  (0x2UL << FMC_SDRTR_COUNT_Pos)       /*!< 0x00000004 */
#define FMC_SDRTR_COUNT_2                  (0x4UL << FMC_SDRTR_COUNT_Pos)       /*!< 0x00000008 */
#define FMC_SDRTR_COUNT_3                  (0x8UL << FMC_SDRTR_COUNT_Pos)       /*!< 0x00000010 */
#define FMC_SDRTR_COUNT_4                  (0x10UL << FMC_SDRTR_COUNT_Pos)      /*!< 0x00000020 */
#define FMC_SDRTR_COUNT_5                  (0x20UL << FMC_SDRTR_COUNT_Pos)      /*!< 0x00000040 */
#define FMC_SDRTR_COUNT_6                  (0x40UL << FMC_SDRTR_COUNT_Pos)      /*!< 0x00000080 */
#define FMC_SDRTR_COUNT_7                  (0x80UL << FMC_SDRTR_COUNT_Pos)      /*!< 0x00000100 */
#define FMC_SDRTR_COUNT_8                  (0x100UL << FMC_SDRTR_COUNT_Pos)     /*!< 0x00000200 */
#define FMC_SDRTR_COUNT_9                  (0x200UL << FMC_SDRTR_COUNT_Pos)     /*!< 0x00000400 */
#define FMC_SDRTR_COUNT_10                 (0x400UL << FMC_SDRTR_COUNT_Pos)     /*!< 0x00000800 */
#define FMC_SDRTR_COUNT_11                 (0x800UL << FMC_SDRTR_COUNT_Pos)     /*!< 0x00001000 */
#define FMC_SDRTR_COUNT_12                 (0x1000UL << FMC_SDRTR_COUNT_Pos)    /*!< 0x00002000 */

#define FMC_SDRTR_REIE_Pos                 (14U)
#define FMC_SDRTR_REIE_Msk                 (0x1UL << FMC_SDRTR_REIE_Pos)        /*!< 0x00000001 */
#define FMC_SDRTR_REIE                     FMC_SDRTR_REIE_Msk                   /*!< RES interrupt enable */

/******************  Bit definition for FMC_SDSR register  **************************/
#define FMC_SDSR_RE_Pos                    (0U)
#define FMC_SDSR_RE_Msk                    (0x1UL << FMC_SDSR_RE_Pos)           /*!< 0x00000001 */
#define FMC_SDSR_RE                        FMC_SDSR_RE_Msk                      /*!< Refresh error flag */

#define FMC_SDSR_MODES1_Pos                (1U)
#define FMC_SDSR_MODES1_Msk                (0x3UL << FMC_SDSR_MODES1_Pos)       /*!< 0x00000006 */
#define FMC_SDSR_MODES1                    FMC_SDSR_MODES1_Msk                  /*!< Status mode for bank 1 */
#define FMC_SDSR_MODES1_0                  (0x1UL << FMC_SDSR_MODES1_Pos)       /*!< 0x00000002 */
#define FMC_SDSR_MODES1_1                  (0x2UL << FMC_SDSR_MODES1_Pos)       /*!< 0x00000004 */

#define FMC_SDSR_MODES2_Pos                (3U)
#define FMC_SDSR_MODES2_Msk                (0x3UL << FMC_SDSR_MODES2_Pos)       /*!< 0x00000018 */
#define FMC_SDSR_MODES2                    FMC_SDSR_MODES2_Msk                  /*!< Status mode for bank 2 */
#define FMC_SDSR_MODES2_0                  (0x1UL << FMC_SDSR_MODES2_Pos)       /*!< 0x00000008 */
#define FMC_SDSR_MODES2_1                  (0x2UL << FMC_SDSR_MODES2_Pos)       /*!< 0x00000010 */

#define FMC_SDSR_BUSY_Pos                   (5U)
#define FMC_SDSR_BUSY_Msk                   (0x1UL << FMC_SDSR_BUSY_Pos)        /*!< 0x00000020 */
#define FMC_SDSR_BUSY                       FMC_SDSR_BUSY_Msk                   /*!< Busy status */


/******************************************************************************/
/*                                                                            */
/*                       General-purpose I/Os                                 */
/*                                                                            */
/******************************************************************************/

#define GPIO_MODER_MODER0_Pos             0
#define GPIO_MODER_MODER0_Msk             (0x3UL << GPIO_MODER_MODER0_Pos)      /*!< 0x00000003 */
#define GPIO_MODER_MODER0                 GPIO_MODER_MODER0_Msk                 /*!< GPIO port mode register0 */
#define GPIO_MODER_MODER0_0               (0x1UL << GPIO_MODER_MODER0_Pos)      /*!< 0x00000001 */
#define GPIO_MODER_MODER0_1               (0x2UL << GPIO_MODER_MODER0_Pos)      /*!< 0x00000002 */

#define GPIO_MODER_MODER1_Pos             2
#define GPIO_MODER_MODER1_Msk             (0x3UL << GPIO_MODER_MODER1_Pos)      /*!< 0x0000000C */
#define GPIO_MODER_MODER1                 GPIO_MODER_MODER1_Msk                 /*!< GPIO port mode register1 */
#define GPIO_MODER_MODER1_0               (0x1UL << GPIO_MODER_MODER1_Pos)      /*!< 0x00000004 */
#define GPIO_MODER_MODER1_1               (0x2UL << GPIO_MODER_MODER1_Pos)      /*!< 0x00000008 */

#define GPIO_MODER_MODER2_Pos             4
#define GPIO_MODER_MODER2_Msk             (0x3UL << GPIO_MODER_MODER2_Pos)      /*!< 0x00000030 */
#define GPIO_MODER_MODER2                 GPIO_MODER_MODER2_Msk                 /*!< GPIO port mode register2 */
#define GPIO_MODER_MODER2_0               (0x1UL << GPIO_MODER_MODER2_Pos)      /*!< 0x00000010 */
#define GPIO_MODER_MODER2_1               (0x2UL << GPIO_MODER_MODER2_Pos)      /*!< 0x00000020 */

#define GPIO_MODER_MODER3_Pos             6
#define GPIO_MODER_MODER3_Msk             (0x3UL << GPIO_MODER_MODER3_Pos)      /*!< 0x000000C0 */
#define GPIO_MODER_MODER3                 GPIO_MODER_MODER3_Msk                 /*!< GPIO port mode register3 */
#define GPIO_MODER_MODER3_0               (0x1UL << GPIO_MODER_MODER3_Pos)      /*!< 0x00000040 */
#define GPIO_MODER_MODER3_1               (0x2UL << GPIO_MODER_MODER3_Pos)      /*!< 0x00000080 */

#define GPIO_MODER_MODER4_Pos             8
#define GPIO_MODER_MODER4_Msk             (0x3UL << GPIO_MODER_MODER4_Pos)      /*!< 0x00000300 */
#define GPIO_MODER_MODER4                 GPIO_MODER_MODER4_Msk                 /*!< GPIO port mode register4 */
#define GPIO_MODER_MODER4_0               (0x1UL << GPIO_MODER_MODER4_Pos)      /*!< 0x00000100 */
#define GPIO_MODER_MODER4_1               (0x2UL << GPIO_MODER_MODER4_Pos)      /*!< 0x00000200 */

#define GPIO_MODER_MODER5_Pos             10
#define GPIO_MODER_MODER5_Msk             (0x3UL << GPIO_MODER_MODER5_Pos)      /*!< 0x00000C00 */
#define GPIO_MODER_MODER5                 GPIO_MODER_MODER5_Msk                 /*!< GPIO port mode register5 */
#define GPIO_MODER_MODER5_0               (0x1UL << GPIO_MODER_MODER5_Pos)      /*!< 0x00000400 */
#define GPIO_MODER_MODER5_1               (0x2UL << GPIO_MODER_MODER5_Pos)      /*!< 0x00000800 */

#define GPIO_MODER_MODER6_Pos             12
#define GPIO_MODER_MODER6_Msk             (0x3UL << GPIO_MODER_MODER6_Pos)      /*!< 0x00003000 */
#define GPIO_MODER_MODER6                 GPIO_MODER_MODER6_Msk                 /*!< GPIO port mode register6 */
#define GPIO_MODER_MODER6_0               (0x1UL << GPIO_MODER_MODER6_Pos)      /*!< 0x00001000 */
#define GPIO_MODER_MODER6_1               (0x2UL << GPIO_MODER_MODER6_Pos)      /*!< 0x00002000 */

#define GPIO_MODER_MODER7_Pos             14
#define GPIO_MODER_MODER7_Msk             (0x3UL << GPIO_MODER_MODER7_Pos)      /*!< 0x0000C000 */
#define GPIO_MODER_MODER7                 GPIO_MODER_MODER7_Msk                 /*!< GPIO port mode register7 */
#define GPIO_MODER_MODER7_0               (0x1UL << GPIO_MODER_MODER7_Pos)      /*!< 0x00004000 */
#define GPIO_MODER_MODER7_1               (0x2UL << GPIO_MODER_MODER7_Pos)      /*!< 0x00008000 */

#define GPIO_MODER_MODER8_Pos             16
#define GPIO_MODER_MODER8_Msk             (0x3UL << GPIO_MODER_MODER8_Pos)      /*!< 0x00030000 */
#define GPIO_MODER_MODER8                 GPIO_MODER_MODER8_Msk                 /*!< GPIO port mode register8 */
#define GPIO_MODER_MODER8_0               (0x1UL << GPIO_MODER_MODER8_Pos)      /*!< 0x00010000 */
#define GPIO_MODER_MODER8_1               (0x2UL << GPIO_MODER_MODER8_Pos)      /*!< 0x00020000 */

#define GPIO_MODER_MODER9_Pos             18
#define GPIO_MODER_MODER9_Msk             (0x3UL << GPIO_MODER_MODER9_Pos)      /*!< 0x000C0000 */
#define GPIO_MODER_MODER9                 GPIO_MODER_MODER9_Msk                 /*!< GPIO port mode register9 */
#define GPIO_MODER_MODER9_0               (0x1UL << GPIO_MODER_MODER9_Pos)      /*!< 0x00040000 */
#define GPIO_MODER_MODER9_1               (0x2UL << GPIO_MODER_MODER9_Pos)      /*!< 0x00080000 */

#define GPIO_MODER_MODER10_Pos            20
#define GPIO_MODER_MODER10_Msk            (0x3UL << GPIO_MODER_MODER10_Pos)     /*!< 0x00300000 */
#define GPIO_MODER_MODER10                GPIO_MODER_MODER10_Msk                /*!< GPIO port mode register10 */
#define GPIO_MODER_MODER10_0              (0x1UL << GPIO_MODER_MODER10_Pos)     /*!< 0x00100000 */
#define GPIO_MODER_MODER10_1              (0x2UL << GPIO_MODER_MODER10_Pos)     /*!< 0x00200000 */

#define GPIO_MODER_MODER11_Pos            22
#define GPIO_MODER_MODER11_Msk            (0x3UL << GPIO_MODER_MODER11_Pos)     /*!< 0x00C00000 */
#define GPIO_MODER_MODER11                GPIO_MODER_MODER11_Msk                /*!< GPIO port mode register11 */
#define GPIO_MODER_MODER11_0              (0x1UL << GPIO_MODER_MODER11_Pos)     /*!< 0x00400000 */
#define GPIO_MODER_MODER11_1              (0x2UL << GPIO_MODER_MODER11_Pos)     /*!< 0x00800000 */

#define GPIO_MODER_MODER12_Pos            24
#define GPIO_MODER_MODER12_Msk            (0x3UL << GPIO_MODER_MODER12_Pos)     /*!< 0x03000000 */
#define GPIO_MODER_MODER12                GPIO_MODER_MODER12_Msk                /*!< GPIO port mode register12 */
#define GPIO_MODER_MODER12_0              (0x1UL << GPIO_MODER_MODER12_Pos)     /*!< 0x01000000 */
#define GPIO_MODER_MODER12_1              (0x2UL << GPIO_MODER_MODER12_Pos)     /*!< 0x02000000 */

#define GPIO_MODER_MODER13_Pos            26
#define GPIO_MODER_MODER13_Msk            (0x3UL << GPIO_MODER_MODER13_Pos)     /*!< 0x0C000000 */
#define GPIO_MODER_MODER13                GPIO_MODER_MODER13_Msk                /*!< GPIO port mode register13 */
#define GPIO_MODER_MODER13_0              (0x1UL << GPIO_MODER_MODER13_Pos)     /*!< 0x04000000 */
#define GPIO_MODER_MODER13_1              (0x2UL << GPIO_MODER_MODER13_Pos)     /*!< 0x08000000 */

#define GPIO_MODER_MODER14_Pos            28
#define GPIO_MODER_MODER14_Msk            (0x3UL << GPIO_MODER_MODER14_Pos)     /*!< 0x30000000 */
#define GPIO_MODER_MODER14                GPIO_MODER_MODER14_Msk                /*!< GPIO port mode register14 */
#define GPIO_MODER_MODER14_0              (0x1UL << GPIO_MODER_MODER14_Pos)     /*!< 0x10000000 */
#define GPIO_MODER_MODER14_1              (0x2UL << GPIO_MODER_MODER14_Pos)     /*!< 0x20000000 */

#define GPIO_MODER_MODER15_Pos            30
#define GPIO_MODER_MODER15_Msk            (0x3UL << GPIO_MODER_MODER15_Pos)     /*!< 0xC0000000 */
#define GPIO_MODER_MODER15                GPIO_MODER_MODER15_Msk                /*!< GPIO port mode register15 */
#define GPIO_MODER_MODER15_0              (0x1UL << GPIO_MODER_MODER15_Pos)     /*!< 0x40000000 */
#define GPIO_MODER_MODER15_1              (0x2UL << GPIO_MODER_MODER15_Pos)     /*!< 0x80000000 */


#define GPIO_OTYPER_OT0_Pos            0
#define GPIO_OTYPER_OT0_Msk            (0x1UL << GPIO_OTYPER_OT0_Pos)     /*!< GPIO output type register0 */
#define GPIO_OTYPER_OT0                GPIO_OTYPER_OT0_Msk                /*!< 0x00000001 */

#define GPIO_OTYPER_OT1_Pos            1
#define GPIO_OTYPER_OT1_Msk            (0x1UL << GPIO_OTYPER_OT1_Pos)     /*!< GPIO output type register1 */
#define GPIO_OTYPER_OT1                GPIO_OTYPER_OT1_Msk                /*!< 0x00000002 */

#define GPIO_OTYPER_OT2_Pos            2
#define GPIO_OTYPER_OT2_Msk            (0x1UL << GPIO_OTYPER_OT2_Pos)     /*!< GPIO output type register2 */
#define GPIO_OTYPER_OT2                GPIO_OTYPER_OT2_Msk                /*!< 0x00000004 */

#define GPIO_OTYPER_OT3_Pos            3
#define GPIO_OTYPER_OT3_Msk            (0x1UL << GPIO_OTYPER_OT3_Pos)     /*!< GPIO output type register3 */
#define GPIO_OTYPER_OT3                GPIO_OTYPER_OT3_Msk                /*!< 0x00000008 */

#define GPIO_OTYPER_OT4_Pos            4
#define GPIO_OTYPER_OT4_Msk            (0x1UL << GPIO_OTYPER_OT4_Pos)     /*!< GPIO output type register4 */
#define GPIO_OTYPER_OT4                GPIO_OTYPER_OT4_Msk                /*!< 0x00000010 */

#define GPIO_OTYPER_OT5_Pos            5
#define GPIO_OTYPER_OT5_Msk            (0x1UL << GPIO_OTYPER_OT5_Pos)     /*!< GPIO output type register5 */
#define GPIO_OTYPER_OT5                GPIO_OTYPER_OT5_Msk                /*!< 0x00000020 */

#define GPIO_OTYPER_OT6_Pos            6
#define GPIO_OTYPER_OT6_Msk            (0x1UL << GPIO_OTYPER_OT6_Pos)     /*!< GPIO output type register6 */
#define GPIO_OTYPER_OT6                GPIO_OTYPER_OT6_Msk                /*!< 0x00000040 */

#define GPIO_OTYPER_OT7_Pos            7
#define GPIO_OTYPER_OT7_Msk            (0x1UL << GPIO_OTYPER_OT7_Pos)     /*!< GPIO output type register7 */
#define GPIO_OTYPER_OT7                GPIO_OTYPER_OT7_Msk                /*!< 0x00000080 */

#define GPIO_OTYPER_OT8_Pos            8
#define GPIO_OTYPER_OT8_Msk            (0x1UL << GPIO_OTYPER_OT8_Pos)     /*!< GPIO output type register8 */
#define GPIO_OTYPER_OT8                GPIO_OTYPER_OT8_Msk                /*!< 0x00000100 */

#define GPIO_OTYPER_OT9_Pos            9
#define GPIO_OTYPER_OT9_Msk            (0x1UL << GPIO_OTYPER_OT9_Pos)     /*!< GPIO output type register9 */
#define GPIO_OTYPER_OT9                GPIO_OTYPER_OT9_Msk                /*!< 0x00000200 */

#define GPIO_OTYPER_OT10_Pos           10
#define GPIO_OTYPER_OT10_Msk           (0x1UL << GPIO_OTYPER_OT10_Pos)    /*!< GPIO output type register10 */
#define GPIO_OTYPER_OT10               GPIO_OTYPER_OT10_Msk               /*!< 0x00000400 */

#define GPIO_OTYPER_OT11_Pos           11
#define GPIO_OTYPER_OT11_Msk           (0x1UL << GPIO_OTYPER_OT11_Pos)    /*!< GPIO output type register11 */
#define GPIO_OTYPER_OT11               GPIO_OTYPER_OT11_Msk               /*!< 0x00000800 */

#define GPIO_OTYPER_OT12_Pos           12
#define GPIO_OTYPER_OT12_Msk           (0x1UL << GPIO_OTYPER_OT12_Pos)    /*!< GPIO output type register12 */
#define GPIO_OTYPER_OT12               GPIO_OTYPER_OT12_Msk               /*!< 0x00001000 */

#define GPIO_OTYPER_OT13_Pos           13
#define GPIO_OTYPER_OT13_Msk           (0x1UL << GPIO_OTYPER_OT13_Pos)    /*!< GPIO output type register13 */
#define GPIO_OTYPER_OT13               GPIO_OTYPER_OT13_Msk               /*!< 0x00002000 */

#define GPIO_OTYPER_OT14_Pos           14
#define GPIO_OTYPER_OT14_Msk           (0x1UL << GPIO_OTYPER_OT14_Pos)    /*!< GPIO output type register14 */
#define GPIO_OTYPER_OT14               GPIO_OTYPER_OT14_Msk               /*!< 0x00004000 */

#define GPIO_OTYPER_OT15_Pos           15
#define GPIO_OTYPER_OT15_Msk           (0x1UL << GPIO_OTYPER_OT15_Pos)    /*!< GPIO output type register15 */
#define GPIO_OTYPER_OT15               GPIO_OTYPER_OT15_Msk               /*!< 0x00008000 */


#define GPIO_OSPEEDR_OSPEEDR0_Pos            0
#define GPIO_OSPEEDR_OSPEEDR0_Msk            (0x3UL << GPIO_OSPEEDR_OSPEEDR0_Pos)     /*!< 0x00000003 */
#define GPIO_OSPEEDR_OSPEEDR0                GPIO_OSPEEDR_OSPEEDR0_Msk                /*!< GPIO port output speed register0 */
#define GPIO_OSPEEDR_OSPEEDR0_0              (0x1UL << GPIO_OSPEEDR_OSPEEDR0_Pos)     /*!< 0x00000001 */
#define GPIO_OSPEEDR_OSPEEDR0_1              (0x2UL << GPIO_OSPEEDR_OSPEEDR0_Pos)     /*!< 0x00000002 */

#define GPIO_OSPEEDR_OSPEEDR1_Pos            2
#define GPIO_OSPEEDR_OSPEEDR1_Msk            (0x3UL << GPIO_OSPEEDR_OSPEEDR1_Pos)     /*!< 0x0000000C */
#define GPIO_OSPEEDR_OSPEEDR1                GPIO_OSPEEDR_OSPEEDR1_Msk                /*!< GPIO port output speed register1 */
#define GPIO_OSPEEDR_OSPEEDR1_0              (0x1UL << GPIO_OSPEEDR_OSPEEDR1_Pos)     /*!< 0x00000004 */
#define GPIO_OSPEEDR_OSPEEDR1_1              (0x2UL << GPIO_OSPEEDR_OSPEEDR1_Pos)     /*!< 0x00000008 */

#define GPIO_OSPEEDR_OSPEEDR2_Pos            4
#define GPIO_OSPEEDR_OSPEEDR2_Msk            (0x3UL << GPIO_OSPEEDR_OSPEEDR2_Pos)     /*!< 0x00000030 */
#define GPIO_OSPEEDR_OSPEEDR2                GPIO_OSPEEDR_OSPEEDR2_Msk                /*!< GPIO port output speed register2 */
#define GPIO_OSPEEDR_OSPEEDR2_0              (0x1UL << GPIO_OSPEEDR_OSPEEDR2_Pos)     /*!< 0x00000010 */
#define GPIO_OSPEEDR_OSPEEDR2_1              (0x2UL << GPIO_OSPEEDR_OSPEEDR2_Pos)     /*!< 0x00000020 */

#define GPIO_OSPEEDR_OSPEEDR3_Pos            6
#define GPIO_OSPEEDR_OSPEEDR3_Msk            (0x3UL << GPIO_OSPEEDR_OSPEEDR3_Pos)     /*!< 0x000000C0 */
#define GPIO_OSPEEDR_OSPEEDR3                GPIO_OSPEEDR_OSPEEDR3_Msk                /*!< GPIO port output speed register3 */
#define GPIO_OSPEEDR_OSPEEDR3_0              (0x1UL << GPIO_OSPEEDR_OSPEEDR3_Pos)     /*!< 0x00000040 */
#define GPIO_OSPEEDR_OSPEEDR3_1              (0x2UL << GPIO_OSPEEDR_OSPEEDR3_Pos)     /*!< 0x00000080 */

#define GPIO_OSPEEDR_OSPEEDR4_Pos            8
#define GPIO_OSPEEDR_OSPEEDR4_Msk            (0x3UL << GPIO_OSPEEDR_OSPEEDR4_Pos)     /*!< 0x00000300 */
#define GPIO_OSPEEDR_OSPEEDR4                GPIO_OSPEEDR_OSPEEDR4_Msk                /*!< GPIO port output speed register4 */
#define GPIO_OSPEEDR_OSPEEDR4_0              (0x1UL << GPIO_OSPEEDR_OSPEEDR4_Pos)     /*!< 0x00000100 */
#define GPIO_OSPEEDR_OSPEEDR4_1              (0x2UL << GPIO_OSPEEDR_OSPEEDR4_Pos)     /*!< 0x00000200 */

#define GPIO_OSPEEDR_OSPEEDR5_Pos            10
#define GPIO_OSPEEDR_OSPEEDR5_Msk            (0x3UL << GPIO_OSPEEDR_OSPEEDR5_Pos)     /*!< 0x00000C00 */
#define GPIO_OSPEEDR_OSPEEDR5                GPIO_OSPEEDR_OSPEEDR5_Msk                /*!< GPIO port output speed register5 */
#define GPIO_OSPEEDR_OSPEEDR5_0              (0x1UL << GPIO_OSPEEDR_OSPEEDR5_Pos)     /*!< 0x00000400 */
#define GPIO_OSPEEDR_OSPEEDR5_1              (0x2UL << GPIO_OSPEEDR_OSPEEDR5_Pos)     /*!< 0x00000800 */

#define GPIO_OSPEEDR_OSPEEDR6_Pos            12
#define GPIO_OSPEEDR_OSPEEDR6_Msk            (0x3UL << GPIO_OSPEEDR_OSPEEDR6_Pos)     /*!< 0x00003000 */
#define GPIO_OSPEEDR_OSPEEDR6                GPIO_OSPEEDR_OSPEEDR6_Msk                /*!< GPIO port output speed register6 */
#define GPIO_OSPEEDR_OSPEEDR6_0              (0x1UL << GPIO_OSPEEDR_OSPEEDR6_Pos)     /*!< 0x00001000 */
#define GPIO_OSPEEDR_OSPEEDR6_1              (0x2UL << GPIO_OSPEEDR_OSPEEDR6_Pos)     /*!< 0x00002000 */

#define GPIO_OSPEEDR_OSPEEDR7_Pos            14
#define GPIO_OSPEEDR_OSPEEDR7_Msk            (0x3UL << GPIO_OSPEEDR_OSPEEDR7_Pos)     /*!< 0x0000C000 */
#define GPIO_OSPEEDR_OSPEEDR7                GPIO_OSPEEDR_OSPEEDR7_Msk                /*!< GPIO port output speed register7 */
#define GPIO_OSPEEDR_OSPEEDR7_0              (0x1UL << GPIO_OSPEEDR_OSPEEDR7_Pos)     /*!< 0x00004000 */
#define GPIO_OSPEEDR_OSPEEDR7_1              (0x2UL << GPIO_OSPEEDR_OSPEEDR7_Pos)     /*!< 0x00008000 */

#define GPIO_OSPEEDR_OSPEEDR8_Pos            16
#define GPIO_OSPEEDR_OSPEEDR8_Msk            (0x3UL << GPIO_OSPEEDR_OSPEEDR8_Pos)     /*!< 0x00030000 */
#define GPIO_OSPEEDR_OSPEEDR8                GPIO_OSPEEDR_OSPEEDR8_Msk                /*!< GPIO port output speed register8 */
#define GPIO_OSPEEDR_OSPEEDR8_0              (0x1UL << GPIO_OSPEEDR_OSPEEDR8_Pos)     /*!< 0x00010000 */
#define GPIO_OSPEEDR_OSPEEDR8_1              (0x2UL << GPIO_OSPEEDR_OSPEEDR8_Pos)     /*!< 0x00020000 */

#define GPIO_OSPEEDR_OSPEEDR9_Pos            18
#define GPIO_OSPEEDR_OSPEEDR9_Msk            (0x3UL << GPIO_OSPEEDR_OSPEEDR9_Pos)     /*!< 0x000C0000 */
#define GPIO_OSPEEDR_OSPEEDR9                GPIO_OSPEEDR_OSPEEDR9_Msk                /*!< GPIO port output speed register9 */
#define GPIO_OSPEEDR_OSPEEDR9_0              (0x1UL << GPIO_OSPEEDR_OSPEEDR9_Pos)     /*!< 0x00040000 */
#define GPIO_OSPEEDR_OSPEEDR9_1              (0x2UL << GPIO_OSPEEDR_OSPEEDR9_Pos)     /*!< 0x00080000 */

#define GPIO_OSPEEDR_OSPEEDR10_Pos           20
#define GPIO_OSPEEDR_OSPEEDR10_Msk           (0x3UL << GPIO_OSPEEDR_OSPEEDR10_Pos)    /*!< 0x00300000 */
#define GPIO_OSPEEDR_OSPEEDR10               GPIO_OSPEEDR_OSPEEDR10_Msk               /*!< GPIO port output speed register10 */
#define GPIO_OSPEEDR_OSPEEDR10_0             (0x1UL << GPIO_OSPEEDR_OSPEEDR10_Pos)    /*!< 0x00100000 */
#define GPIO_OSPEEDR_OSPEEDR10_1             (0x2UL << GPIO_OSPEEDR_OSPEEDR10_Pos)    /*!< 0x00200000 */

#define GPIO_OSPEEDR_OSPEEDR11_Pos           22
#define GPIO_OSPEEDR_OSPEEDR11_Msk           (0x3UL << GPIO_OSPEEDR_OSPEEDR11_Pos)    /*!< 0x00C00000 */
#define GPIO_OSPEEDR_OSPEEDR11               GPIO_OSPEEDR_OSPEEDR11_Msk               /*!< GPIO port output speed register11 */
#define GPIO_OSPEEDR_OSPEEDR11_0             (0x1UL << GPIO_OSPEEDR_OSPEEDR11_Pos)    /*!< 0x00400000 */
#define GPIO_OSPEEDR_OSPEEDR11_1             (0x2UL << GPIO_OSPEEDR_OSPEEDR11_Pos)    /*!< 0x00800000 */

#define GPIO_OSPEEDR_OSPEEDR12_Pos           24
#define GPIO_OSPEEDR_OSPEEDR12_Msk           (0x3UL << GPIO_OSPEEDR_OSPEEDR12_Pos)    /*!< 0x03000000 */
#define GPIO_OSPEEDR_OSPEEDR12               GPIO_OSPEEDR_OSPEEDR12_Msk               /*!< GPIO port output speed register12 */
#define GPIO_OSPEEDR_OSPEEDR12_0             (0x1UL << GPIO_OSPEEDR_OSPEEDR12_Pos)    /*!< 0x01000000 */
#define GPIO_OSPEEDR_OSPEEDR12_1             (0x2UL << GPIO_OSPEEDR_OSPEEDR12_Pos)    /*!< 0x02000000 */

#define GPIO_OSPEEDR_OSPEEDR13_Pos           26
#define GPIO_OSPEEDR_OSPEEDR13_Msk           (0x3UL << GPIO_OSPEEDR_OSPEEDR13_Pos)    /*!< 0x0C000000 */
#define GPIO_OSPEEDR_OSPEEDR13               GPIO_OSPEEDR_OSPEEDR13_Msk               /*!< GPIO port output speed register13 */
#define GPIO_OSPEEDR_OSPEEDR13_0             (0x1UL << GPIO_OSPEEDR_OSPEEDR13_Pos)    /*!< 0x04000000 */
#define GPIO_OSPEEDR_OSPEEDR13_1             (0x2UL << GPIO_OSPEEDR_OSPEEDR13_Pos)    /*!< 0x08000000 */

#define GPIO_OSPEEDR_OSPEEDR14_Pos           28
#define GPIO_OSPEEDR_OSPEEDR14_Msk           (0x3UL << GPIO_OSPEEDR_OSPEEDR14_Pos)    /*!< 0x30000000 */
#define GPIO_OSPEEDR_OSPEEDR14               GPIO_OSPEEDR_OSPEEDR14_Msk               /*!< GPIO port output speed register14 */
#define GPIO_OSPEEDR_OSPEEDR14_0             (0x1UL << GPIO_OSPEEDR_OSPEEDR14_Pos)    /*!< 0x10000000 */
#define GPIO_OSPEEDR_OSPEEDR14_1             (0x2UL << GPIO_OSPEEDR_OSPEEDR14_Pos)    /*!< 0x20000000 */

#define GPIO_OSPEEDR_OSPEEDR15_Pos           30
#define GPIO_OSPEEDR_OSPEEDR15_Msk           (0x3UL << GPIO_OSPEEDR_OSPEEDR15_Pos)    /*!< 0xC0000000 */
#define GPIO_OSPEEDR_OSPEEDR15               GPIO_OSPEEDR_OSPEEDR15_Msk               /*!< GPIO port output speed register15 */
#define GPIO_OSPEEDR_OSPEEDR15_0             (0x1UL << GPIO_OSPEEDR_OSPEEDR15_Pos)    /*!< 0x40000000 */
#define GPIO_OSPEEDR_OSPEEDR15_1             (0x2UL << GPIO_OSPEEDR_OSPEEDR15_Pos)    /*!< 0x80000000 */


#define GPIO_PUPDR_PUPDR0_Pos             0
#define GPIO_PUPDR_PUPDR0_Msk             (0x3UL << GPIO_PUPDR_PUPDR0_Pos)      /*!< 0x00000003 */
#define GPIO_PUPDR_PUPDR0                 GPIO_PUPDR_PUPDR0_Msk                 /*!< GPIO port pull-up/pull-down register0 */
#define GPIO_PUPDR_PUPDR0_0               (0x1UL << GPIO_PUPDR_PUPDR0_Pos)      /*!< 0x00000001 */
#define GPIO_PUPDR_PUPDR0_1               (0x2UL << GPIO_PUPDR_PUPDR0_Pos)      /*!< 0x00000002 */

#define GPIO_PUPDR_PUPDR1_Pos             2
#define GPIO_PUPDR_PUPDR1_Msk             (0x3UL << GPIO_PUPDR_PUPDR1_Pos)      /*!< 0x0000000C */
#define GPIO_PUPDR_PUPDR1                 GPIO_PUPDR_PUPDR1_Msk                 /*!< GPIO port pull-up/pull-down register1 */
#define GPIO_PUPDR_PUPDR1_0               (0x1UL << GPIO_PUPDR_PUPDR1_Pos)      /*!< 0x00000004 */
#define GPIO_PUPDR_PUPDR1_1               (0x2UL << GPIO_PUPDR_PUPDR1_Pos)      /*!< 0x00000008 */

#define GPIO_PUPDR_PUPDR2_Pos             4
#define GPIO_PUPDR_PUPDR2_Msk             (0x3UL << GPIO_PUPDR_PUPDR2_Pos)      /*!< 0x00000030 */
#define GPIO_PUPDR_PUPDR2                 GPIO_PUPDR_PUPDR2_Msk                 /*!< GPIO port pull-up/pull-down register2 */
#define GPIO_PUPDR_PUPDR2_0               (0x1UL << GPIO_PUPDR_PUPDR2_Pos)      /*!< 0x00000010 */
#define GPIO_PUPDR_PUPDR2_1               (0x2UL << GPIO_PUPDR_PUPDR2_Pos)      /*!< 0x00000020 */

#define GPIO_PUPDR_PUPDR3_Pos             6
#define GPIO_PUPDR_PUPDR3_Msk             (0x3UL << GPIO_PUPDR_PUPDR3_Pos)      /*!< 0x000000C0 */
#define GPIO_PUPDR_PUPDR3                 GPIO_PUPDR_PUPDR3_Msk                 /*!< GPIO port pull-up/pull-down register3 */
#define GPIO_PUPDR_PUPDR3_0               (0x1UL << GPIO_PUPDR_PUPDR3_Pos)      /*!< 0x00000040 */
#define GPIO_PUPDR_PUPDR3_1               (0x2UL << GPIO_PUPDR_PUPDR3_Pos)      /*!< 0x00000080 */

#define GPIO_PUPDR_PUPDR4_Pos             8
#define GPIO_PUPDR_PUPDR4_Msk             (0x3UL << GPIO_PUPDR_PUPDR4_Pos)      /*!< 0x00000300 */
#define GPIO_PUPDR_PUPDR4                 GPIO_PUPDR_PUPDR4_Msk                 /*!< GPIO port pull-up/pull-down register4 */
#define GPIO_PUPDR_PUPDR4_0               (0x1UL << GPIO_PUPDR_PUPDR4_Pos)      /*!< 0x00000100 */
#define GPIO_PUPDR_PUPDR4_1               (0x2UL << GPIO_PUPDR_PUPDR4_Pos)      /*!< 0x00000200 */

#define GPIO_PUPDR_PUPDR5_Pos             10
#define GPIO_PUPDR_PUPDR5_Msk             (0x3UL << GPIO_PUPDR_PUPDR5_Pos)      /*!< 0x00000C00 */
#define GPIO_PUPDR_PUPDR5                 GPIO_PUPDR_PUPDR5_Msk                 /*!< GPIO port pull-up/pull-down register5 */
#define GPIO_PUPDR_PUPDR5_0               (0x1UL << GPIO_PUPDR_PUPDR5_Pos)      /*!< 0x00000400 */
#define GPIO_PUPDR_PUPDR5_1               (0x2UL << GPIO_PUPDR_PUPDR5_Pos)      /*!< 0x00000800 */

#define GPIO_PUPDR_PUPDR6_Pos             12
#define GPIO_PUPDR_PUPDR6_Msk             (0x3UL << GPIO_PUPDR_PUPDR6_Pos)      /*!< 0x00003000 */
#define GPIO_PUPDR_PUPDR6                 GPIO_PUPDR_PUPDR6_Msk                 /*!< GPIO port pull-up/pull-down register6 */
#define GPIO_PUPDR_PUPDR6_0               (0x1UL << GPIO_PUPDR_PUPDR6_Pos)      /*!< 0x00001000 */
#define GPIO_PUPDR_PUPDR6_1               (0x2UL << GPIO_PUPDR_PUPDR6_Pos)      /*!< 0x00002000 */

#define GPIO_PUPDR_PUPDR7_Pos             14
#define GPIO_PUPDR_PUPDR7_Msk             (0x3UL << GPIO_PUPDR_PUPDR7_Pos)      /*!< 0x0000C000 */
#define GPIO_PUPDR_PUPDR7                 GPIO_PUPDR_PUPDR7_Msk                 /*!< GPIO port pull-up/pull-down register7 */
#define GPIO_PUPDR_PUPDR7_0               (0x1UL << GPIO_PUPDR_PUPDR7_Pos)      /*!< 0x00004000 */
#define GPIO_PUPDR_PUPDR7_1               (0x2UL << GPIO_PUPDR_PUPDR7_Pos)      /*!< 0x00008000 */

#define GPIO_PUPDR_PUPDR8_Pos             16
#define GPIO_PUPDR_PUPDR8_Msk             (0x3UL << GPIO_PUPDR_PUPDR8_Pos)      /*!< 0x00030000 */
#define GPIO_PUPDR_PUPDR8                 GPIO_PUPDR_PUPDR8_Msk                 /*!< GPIO port pull-up/pull-down register8 */
#define GPIO_PUPDR_PUPDR8_0               (0x1UL << GPIO_PUPDR_PUPDR8_Pos)      /*!< 0x00010000 */
#define GPIO_PUPDR_PUPDR8_1               (0x2UL << GPIO_PUPDR_PUPDR8_Pos)      /*!< 0x00020000 */

#define GPIO_PUPDR_PUPDR9_Pos             18
#define GPIO_PUPDR_PUPDR9_Msk             (0x3UL << GPIO_PUPDR_PUPDR9_Pos)      /*!< 0x000C0000 */
#define GPIO_PUPDR_PUPDR9                 GPIO_PUPDR_PUPDR9_Msk                 /*!< GPIO port pull-up/pull-down register9 */
#define GPIO_PUPDR_PUPDR9_0               (0x1UL << GPIO_PUPDR_PUPDR9_Pos)      /*!< 0x00040000 */
#define GPIO_PUPDR_PUPDR9_1               (0x2UL << GPIO_PUPDR_PUPDR9_Pos)      /*!< 0x00080000 */

#define GPIO_PUPDR_PUPDR10_Pos            20
#define GPIO_PUPDR_PUPDR10_Msk            (0x3UL << GPIO_PUPDR_PUPDR10_Pos)     /*!< 0x00300000 */
#define GPIO_PUPDR_PUPDR10                GPIO_PUPDR_PUPDR10_Msk                /*!< GPIO port pull-up/pull-down register10 */
#define GPIO_PUPDR_PUPDR10_0              (0x1UL << GPIO_PUPDR_PUPDR10_Pos)     /*!< 0x00100000 */
#define GPIO_PUPDR_PUPDR10_1              (0x2UL << GPIO_PUPDR_PUPDR10_Pos)     /*!< 0x00200000 */

#define GPIO_PUPDR_PUPDR11_Pos            22
#define GPIO_PUPDR_PUPDR11_Msk            (0x3UL << GPIO_PUPDR_PUPDR11_Pos)     /*!< 0x00C00000 */
#define GPIO_PUPDR_PUPDR11                GPIO_PUPDR_PUPDR11_Msk                /*!< GPIO port pull-up/pull-down register11 */
#define GPIO_PUPDR_PUPDR11_0              (0x1UL << GPIO_PUPDR_PUPDR11_Pos)     /*!< 0x00400000 */
#define GPIO_PUPDR_PUPDR11_1              (0x2UL << GPIO_PUPDR_PUPDR11_Pos)     /*!< 0x00800000 */

#define GPIO_PUPDR_PUPDR12_Pos            24
#define GPIO_PUPDR_PUPDR12_Msk            (0x3UL << GPIO_PUPDR_PUPDR12_Pos)     /*!< 0x03000000 */
#define GPIO_PUPDR_PUPDR12                GPIO_PUPDR_PUPDR12_Msk                /*!< GPIO port pull-up/pull-down register12 */
#define GPIO_PUPDR_PUPDR12_0              (0x1UL << GPIO_PUPDR_PUPDR12_Pos)     /*!< 0x01000000 */
#define GPIO_PUPDR_PUPDR12_1              (0x2UL << GPIO_PUPDR_PUPDR12_Pos)     /*!< 0x02000000 */

#define GPIO_PUPDR_PUPDR13_Pos            26
#define GPIO_PUPDR_PUPDR13_Msk            (0x3UL << GPIO_PUPDR_PUPDR13_Pos)     /*!< 0x0C000000 */
#define GPIO_PUPDR_PUPDR13                GPIO_PUPDR_PUPDR13_Msk                /*!< GPIO port pull-up/pull-down register13 */
#define GPIO_PUPDR_PUPDR13_0              (0x1UL << GPIO_PUPDR_PUPDR13_Pos)     /*!< 0x04000000 */
#define GPIO_PUPDR_PUPDR13_1              (0x2UL << GPIO_PUPDR_PUPDR13_Pos)     /*!< 0x08000000 */

#define GPIO_PUPDR_PUPDR14_Pos            28
#define GPIO_PUPDR_PUPDR14_Msk            (0x3UL << GPIO_PUPDR_PUPDR14_Pos)     /*!< 0x30000000 */
#define GPIO_PUPDR_PUPDR14                GPIO_PUPDR_PUPDR14_Msk                /*!< GPIO port pull-up/pull-down register14 */
#define GPIO_PUPDR_PUPDR14_0              (0x1UL << GPIO_PUPDR_PUPDR14_Pos)     /*!< 0x10000000 */
#define GPIO_PUPDR_PUPDR14_1              (0x2UL << GPIO_PUPDR_PUPDR14_Pos)     /*!< 0x20000000 */

#define GPIO_PUPDR_PUPDR15_Pos            30
#define GPIO_PUPDR_PUPDR15_Msk            (0x3UL << GPIO_PUPDR_PUPDR15_Pos)     /*!< 0xC0000000 */
#define GPIO_PUPDR_PUPDR15                GPIO_PUPDR_PUPDR15_Msk                /*!< GPIO port pull-up/pull-down register15 */
#define GPIO_PUPDR_PUPDR15_0              (0x1UL << GPIO_PUPDR_PUPDR15_Pos)     /*!< 0x40000000 */
#define GPIO_PUPDR_PUPDR15_1              (0x2UL << GPIO_PUPDR_PUPDR15_Pos)     /*!< 0x80000000 */


#define GPIO_IDR_IDR0_Pos               0
#define GPIO_IDR_IDR0_Msk               (0x1UL << GPIO_IDR_IDR0_Pos)        /*!< GPIO input data register0 */
#define GPIO_IDR_IDR0                   GPIO_IDR_IDR0_Msk                   /*!< 0x00000001 */

#define GPIO_IDR_IDR1_Pos               1
#define GPIO_IDR_IDR1_Msk               (0x1UL << GPIO_IDR_IDR1_Pos)        /*!< GPIO input data register1 */
#define GPIO_IDR_IDR1                   GPIO_IDR_IDR1_Msk                   /*!< 0x00000002 */

#define GPIO_IDR_IDR2_Pos               2
#define GPIO_IDR_IDR2_Msk               (0x1UL << GPIO_IDR_IDR2_Pos)        /*!< GPIO input data register2 */
#define GPIO_IDR_IDR2                   GPIO_IDR_IDR2_Msk                   /*!< 0x00000004 */

#define GPIO_IDR_IDR3_Pos               3
#define GPIO_IDR_IDR3_Msk               (0x1UL << GPIO_IDR_IDR3_Pos)        /*!< GPIO input data register3 */
#define GPIO_IDR_IDR3                   GPIO_IDR_IDR3_Msk                   /*!< 0x00000008 */

#define GPIO_IDR_IDR4_Pos               4
#define GPIO_IDR_IDR4_Msk               (0x1UL << GPIO_IDR_IDR4_Pos)        /*!< GPIO input data register4 */
#define GPIO_IDR_IDR4                   GPIO_IDR_IDR4_Msk                   /*!< 0x00000010 */

#define GPIO_IDR_IDR5_Pos               5
#define GPIO_IDR_IDR5_Msk               (0x1UL << GPIO_IDR_IDR5_Pos)        /*!< GPIO input data register5 */
#define GPIO_IDR_IDR5                   GPIO_IDR_IDR5_Msk                   /*!< 0x00000020 */

#define GPIO_IDR_IDR6_Pos               6
#define GPIO_IDR_IDR6_Msk               (0x1UL << GPIO_IDR_IDR6_Pos)        /*!< GPIO input data register6 */
#define GPIO_IDR_IDR6                   GPIO_IDR_IDR6_Msk                   /*!< 0x00000040 */

#define GPIO_IDR_IDR7_Pos               7
#define GPIO_IDR_IDR7_Msk               (0x1UL << GPIO_IDR_IDR7_Pos)        /*!< GPIO input data register7 */
#define GPIO_IDR_IDR7                   GPIO_IDR_IDR7_Msk                   /*!< 0x00000080 */

#define GPIO_IDR_IDR8_Pos               8
#define GPIO_IDR_IDR8_Msk               (0x1UL << GPIO_IDR_IDR8_Pos)        /*!< GPIO input data register8 */
#define GPIO_IDR_IDR8                   GPIO_IDR_IDR8_Msk                   /*!< 0x00000100 */

#define GPIO_IDR_IDR9_Pos               9
#define GPIO_IDR_IDR9_Msk               (0x1UL << GPIO_IDR_IDR9_Pos)        /*!< GPIO input data register9 */
#define GPIO_IDR_IDR9                   GPIO_IDR_IDR9_Msk                   /*!< 0x00000200 */

#define GPIO_IDR_IDR10_Pos              10
#define GPIO_IDR_IDR10_Msk              (0x1UL << GPIO_IDR_IDR10_Pos)       /*!< GPIO input data register10 */
#define GPIO_IDR_IDR10                  GPIO_IDR_IDR10_Msk                  /*!< 0x00000400 */

#define GPIO_IDR_IDR11_Pos              11
#define GPIO_IDR_IDR11_Msk              (0x1UL << GPIO_IDR_IDR11_Pos)       /*!< GPIO input data register11 */
#define GPIO_IDR_IDR11                  GPIO_IDR_IDR11_Msk                  /*!< 0x00000800 */

#define GPIO_IDR_IDR12_Pos              12
#define GPIO_IDR_IDR12_Msk              (0x1UL << GPIO_IDR_IDR12_Pos)       /*!< GPIO input data register12 */
#define GPIO_IDR_IDR12                  GPIO_IDR_IDR12_Msk                  /*!< 0x00001000 */

#define GPIO_IDR_IDR13_Pos              13
#define GPIO_IDR_IDR13_Msk              (0x1UL << GPIO_IDR_IDR13_Pos)       /*!< GPIO input data register13 */
#define GPIO_IDR_IDR13                  GPIO_IDR_IDR13_Msk                  /*!< 0x00002000 */

#define GPIO_IDR_IDR14_Pos              14
#define GPIO_IDR_IDR14_Msk              (0x1UL << GPIO_IDR_IDR14_Pos)       /*!< GPIO input data register14 */
#define GPIO_IDR_IDR14                  GPIO_IDR_IDR14_Msk                  /*!< 0x00004000 */

#define GPIO_IDR_IDR15_Pos              15
#define GPIO_IDR_IDR15_Msk              (0x1UL << GPIO_IDR_IDR15_Pos)       /*!< GPIO input data register15 */
#define GPIO_IDR_IDR15                  GPIO_IDR_IDR15_Msk                  /*!< 0x00008000 */


#define GPIO_ODR_ODR0_Pos               0
#define GPIO_ODR_ODR0_Msk               (0x1UL << GPIO_ODR_ODR0_Pos)        /*!< GPIO output data register0 */
#define GPIO_ODR_ODR0                   GPIO_ODR_ODR0_Msk                   /*!< 0x00000001 */

#define GPIO_ODR_ODR1_Pos               1
#define GPIO_ODR_ODR1_Msk               (0x1UL << GPIO_ODR_ODR1_Pos)        /*!< GPIO output data register1 */
#define GPIO_ODR_ODR1                   GPIO_ODR_ODR1_Msk                   /*!< 0x00000002 */

#define GPIO_ODR_ODR2_Pos               2
#define GPIO_ODR_ODR2_Msk               (0x1UL << GPIO_ODR_ODR2_Pos)        /*!< GPIO output data register2 */
#define GPIO_ODR_ODR2                   GPIO_ODR_ODR2_Msk                   /*!< 0x00000004 */

#define GPIO_ODR_ODR3_Pos               3
#define GPIO_ODR_ODR3_Msk               (0x1UL << GPIO_ODR_ODR3_Pos)        /*!< GPIO output data register3 */
#define GPIO_ODR_ODR3                   GPIO_ODR_ODR3_Msk                   /*!< 0x00000008 */

#define GPIO_ODR_ODR4_Pos               4
#define GPIO_ODR_ODR4_Msk               (0x1UL << GPIO_ODR_ODR4_Pos)        /*!< GPIO output data register4 */
#define GPIO_ODR_ODR4                   GPIO_ODR_ODR4_Msk                   /*!< 0x00000010 */

#define GPIO_ODR_ODR5_Pos               5
#define GPIO_ODR_ODR5_Msk               (0x1UL << GPIO_ODR_ODR5_Pos)        /*!< GPIO output data register5 */
#define GPIO_ODR_ODR5                   GPIO_ODR_ODR5_Msk                   /*!< 0x00000020 */

#define GPIO_ODR_ODR6_Pos               6
#define GPIO_ODR_ODR6_Msk               (0x1UL << GPIO_ODR_ODR6_Pos)        /*!< GPIO output data register6 */
#define GPIO_ODR_ODR6                   GPIO_ODR_ODR6_Msk                   /*!< 0x00000040 */

#define GPIO_ODR_ODR7_Pos               7
#define GPIO_ODR_ODR7_Msk               (0x1UL << GPIO_ODR_ODR7_Pos)        /*!< GPIO output data register7 */
#define GPIO_ODR_ODR7                   GPIO_ODR_ODR7_Msk                   /*!< 0x00000080 */

#define GPIO_ODR_ODR8_Pos               8
#define GPIO_ODR_ODR8_Msk               (0x1UL << GPIO_ODR_ODR8_Pos)        /*!< GPIO output data register8 */
#define GPIO_ODR_ODR8                   GPIO_ODR_ODR8_Msk                   /*!< 0x00000100 */

#define GPIO_ODR_ODR9_Pos               9
#define GPIO_ODR_ODR9_Msk               (0x1UL << GPIO_ODR_ODR9_Pos)        /*!< GPIO output data register9 */
#define GPIO_ODR_ODR9                   GPIO_ODR_ODR9_Msk                   /*!< 0x00000200 */

#define GPIO_ODR_ODR10_Pos              10
#define GPIO_ODR_ODR10_Msk              (0x1UL << GPIO_ODR_ODR10_Pos)       /*!< GPIO output data register10 */
#define GPIO_ODR_ODR10                  GPIO_ODR_ODR10_Msk                  /*!< 0x00000400 */

#define GPIO_ODR_ODR11_Pos              11
#define GPIO_ODR_ODR11_Msk              (0x1UL << GPIO_ODR_ODR11_Pos)       /*!< GPIO output data register11 */
#define GPIO_ODR_ODR11                  GPIO_ODR_ODR11_Msk                  /*!< 0x00000800 */

#define GPIO_ODR_ODR12_Pos              12
#define GPIO_ODR_ODR12_Msk              (0x1UL << GPIO_ODR_ODR12_Pos)       /*!< GPIO output data register12 */
#define GPIO_ODR_ODR12                  GPIO_ODR_ODR12_Msk                  /*!< 0x00001000 */

#define GPIO_ODR_ODR13_Pos              13
#define GPIO_ODR_ODR13_Msk              (0x1UL << GPIO_ODR_ODR13_Pos)       /*!< GPIO output data register13 */
#define GPIO_ODR_ODR13                  GPIO_ODR_ODR13_Msk                  /*!< 0x00002000 */

#define GPIO_ODR_ODR14_Pos              14
#define GPIO_ODR_ODR14_Msk              (0x1UL << GPIO_ODR_ODR14_Pos)       /*!< GPIO output data register14 */
#define GPIO_ODR_ODR14                  GPIO_ODR_ODR14_Msk                  /*!< 0x00004000 */

#define GPIO_ODR_ODR15_Pos              15
#define GPIO_ODR_ODR15_Msk              (0x1UL << GPIO_ODR_ODR15_Pos)       /*!< GPIO output data register15 */
#define GPIO_ODR_ODR15                  GPIO_ODR_ODR15_Msk                  /*!< 0x00008000 */


#define GPIO_BSRR_BS0_Pos           0
#define GPIO_BSRR_BS0_Msk           (0x1UL << GPIO_BSRR_BS0_Pos)    /*!< GPIO bit set register0 */
#define GPIO_BSRR_BS0               GPIO_BSRR_BS0_Msk               /*!< 0x00000001 */

#define GPIO_BSRR_BS1_Pos           1
#define GPIO_BSRR_BS1_Msk           (0x1UL << GPIO_BSRR_BS1_Pos)    /*!< GPIO bit set register1 */
#define GPIO_BSRR_BS1               GPIO_BSRR_BS1_Msk               /*!< 0x00000002 */

#define GPIO_BSRR_BS2_Pos           2
#define GPIO_BSRR_BS2_Msk           (0x1UL << GPIO_BSRR_BS2_Pos)    /*!< GPIO bit set register2 */
#define GPIO_BSRR_BS2               GPIO_BSRR_BS2_Msk               /*!< 0x00000004 */

#define GPIO_BSRR_BS3_Pos           3
#define GPIO_BSRR_BS3_Msk           (0x1UL << GPIO_BSRR_BS3_Pos)    /*!< GPIO bit set register3 */
#define GPIO_BSRR_BS3               GPIO_BSRR_BS3_Msk               /*!< 0x00000008 */

#define GPIO_BSRR_BS4_Pos           4
#define GPIO_BSRR_BS4_Msk           (0x1UL << GPIO_BSRR_BS4_Pos)    /*!< GPIO bit set register4 */
#define GPIO_BSRR_BS4               GPIO_BSRR_BS4_Msk               /*!< 0x00000010 */

#define GPIO_BSRR_BS5_Pos           5
#define GPIO_BSRR_BS5_Msk           (0x1UL << GPIO_BSRR_BS5_Pos)    /*!< GPIO bit set register5 */
#define GPIO_BSRR_BS5               GPIO_BSRR_BS5_Msk               /*!< 0x00000020 */

#define GPIO_BSRR_BS6_Pos           6
#define GPIO_BSRR_BS6_Msk           (0x1UL << GPIO_BSRR_BS6_Pos)    /*!< GPIO bit set register6 */
#define GPIO_BSRR_BS6               GPIO_BSRR_BS6_Msk               /*!< 0x00000040 */

#define GPIO_BSRR_BS7_Pos           7
#define GPIO_BSRR_BS7_Msk           (0x1UL << GPIO_BSRR_BS7_Pos)    /*!< GPIO bit set register7 */
#define GPIO_BSRR_BS7               GPIO_BSRR_BS7_Msk               /*!< 0x00000080 */

#define GPIO_BSRR_BS8_Pos           8
#define GPIO_BSRR_BS8_Msk           (0x1UL << GPIO_BSRR_BS8_Pos)    /*!< GPIO bit set register8 */
#define GPIO_BSRR_BS8               GPIO_BSRR_BS8_Msk               /*!< 0x00000100 */

#define GPIO_BSRR_BS9_Pos           9
#define GPIO_BSRR_BS9_Msk           (0x1UL << GPIO_BSRR_BS9_Pos)    /*!< GPIO bit set register9 */
#define GPIO_BSRR_BS9               GPIO_BSRR_BS9_Msk               /*!< 0x00000200 */

#define GPIO_BSRR_BS10_Pos          10
#define GPIO_BSRR_BS10_Msk          (0x1UL << GPIO_BSRR_BS10_Pos)   /*!< GPIO bit set register10 */
#define GPIO_BSRR_BS10              GPIO_BSRR_BS10_Msk              /*!< 0x00000400 */

#define GPIO_BSRR_BS11_Pos          11
#define GPIO_BSRR_BS11_Msk          (0x1UL << GPIO_BSRR_BS11_Pos)   /*!< GPIO bit set register11 */
#define GPIO_BSRR_BS11              GPIO_BSRR_BS11_Msk              /*!< 0x00000800 */

#define GPIO_BSRR_BS12_Pos          12
#define GPIO_BSRR_BS12_Msk          (0x1UL << GPIO_BSRR_BS12_Pos)   /*!< GPIO bit set register12 */
#define GPIO_BSRR_BS12              GPIO_BSRR_BS12_Msk              /*!< 0x00001000 */

#define GPIO_BSRR_BS13_Pos          13
#define GPIO_BSRR_BS13_Msk          (0x1UL << GPIO_BSRR_BS13_Pos)   /*!< GPIO bit set register13 */
#define GPIO_BSRR_BS13              GPIO_BSRR_BS13_Msk              /*!< 0x00002000 */

#define GPIO_BSRR_BS14_Pos          14
#define GPIO_BSRR_BS14_Msk          (0x1UL << GPIO_BSRR_BS14_Pos)   /*!< GPIO bit set register14 */
#define GPIO_BSRR_BS14              GPIO_BSRR_BS14_Msk              /*!< 0x00004000 */

#define GPIO_BSRR_BS15_Pos          15
#define GPIO_BSRR_BS15_Msk          (0x1UL << GPIO_BSRR_BS15_Pos)   /*!< GPIO bit set register15 */
#define GPIO_BSRR_BS15              GPIO_BSRR_BS15_Msk              /*!< 0x00008000 */

#define GPIO_BSRR_BR0_Pos           16
#define GPIO_BSRR_BR0_Msk           (0x1UL << GPIO_BSRR_BR0_Pos)    /*!< GPIO bit reset register0 */
#define GPIO_BSRR_BR0               GPIO_BSRR_BR0_Msk               /*!< 0x00010000 */

#define GPIO_BSRR_BR1_Pos           17
#define GPIO_BSRR_BR1_Msk           (0x1UL << GPIO_BSRR_BR1_Pos)    /*!< GPIO bit reset register1 */
#define GPIO_BSRR_BR1               GPIO_BSRR_BR1_Msk               /*!< 0x00020000 */

#define GPIO_BSRR_BR2_Pos           18
#define GPIO_BSRR_BR2_Msk           (0x1UL << GPIO_BSRR_BR2_Pos)    /*!< GPIO bit reset register2 */
#define GPIO_BSRR_BR2               GPIO_BSRR_BR2_Msk               /*!< 0x00040000 */

#define GPIO_BSRR_BR3_Pos           19
#define GPIO_BSRR_BR3_Msk           (0x1UL << GPIO_BSRR_BR3_Pos)    /*!< GPIO bit reset register3 */
#define GPIO_BSRR_BR3               GPIO_BSRR_BR3_Msk               /*!< 0x00080000 */

#define GPIO_BSRR_BR4_Pos           20
#define GPIO_BSRR_BR4_Msk           (0x1UL << GPIO_BSRR_BR4_Pos)    /*!< GPIO bit reset register4 */
#define GPIO_BSRR_BR4               GPIO_BSRR_BR4_Msk               /*!< 0x00100000 */

#define GPIO_BSRR_BR5_Pos           21
#define GPIO_BSRR_BR5_Msk           (0x1UL << GPIO_BSRR_BR5_Pos)    /*!< GPIO bit reset register5 */
#define GPIO_BSRR_BR5               GPIO_BSRR_BR5_Msk               /*!< 0x00200000 */

#define GPIO_BSRR_BR6_Pos           22
#define GPIO_BSRR_BR6_Msk           (0x1UL << GPIO_BSRR_BR6_Pos)    /*!< GPIO bit reset register6 */
#define GPIO_BSRR_BR6               GPIO_BSRR_BR6_Msk               /*!< 0x00400000 */

#define GPIO_BSRR_BR7_Pos           23
#define GPIO_BSRR_BR7_Msk           (0x1UL << GPIO_BSRR_BR7_Pos)    /*!< GPIO bit reset register7 */
#define GPIO_BSRR_BR7               GPIO_BSRR_BR7_Msk               /*!< 0x00800000 */

#define GPIO_BSRR_BR8_Pos           24
#define GPIO_BSRR_BR8_Msk           (0x1UL << GPIO_BSRR_BR8_Pos)    /*!< GPIO bit reset register8 */
#define GPIO_BSRR_BR8               GPIO_BSRR_BR8_Msk               /*!< 0x01000000 */

#define GPIO_BSRR_BR9_Pos           25
#define GPIO_BSRR_BR9_Msk           (0x1UL << GPIO_BSRR_BR9_Pos)    /*!< GPIO bit reset register9 */
#define GPIO_BSRR_BR9               GPIO_BSRR_BR9_Msk               /*!< 0x02000000 */

#define GPIO_BSRR_BR10_Pos          26
#define GPIO_BSRR_BR10_Msk          (0x1UL << GPIO_BSRR_BR10_Pos)   /*!< GPIO bit reset register10 */
#define GPIO_BSRR_BR10              GPIO_BSRR_BR10_Msk              /*!< 0x04000000 */

#define GPIO_BSRR_BR11_Pos          27
#define GPIO_BSRR_BR11_Msk          (0x1UL << GPIO_BSRR_BR11_Pos)   /*!< GPIO bit reset register11 */
#define GPIO_BSRR_BR11              GPIO_BSRR_BR11_Msk              /*!< 0x08000000 */

#define GPIO_BSRR_BR12_Pos          28
#define GPIO_BSRR_BR12_Msk          (0x1UL << GPIO_BSRR_BR12_Pos)   /*!< GPIO bit reset register12 */
#define GPIO_BSRR_BR12              GPIO_BSRR_BR12_Msk              /*!< 0x10000000 */

#define GPIO_BSRR_BR13_Pos          29
#define GPIO_BSRR_BR13_Msk          (0x1UL << GPIO_BSRR_BR13_Pos)   /*!< GPIO bit reset register13 */
#define GPIO_BSRR_BR13              GPIO_BSRR_BR13_Msk              /*!< 0x20000000 */

#define GPIO_BSRR_BR14_Pos          30
#define GPIO_BSRR_BR14_Msk          (0x1UL << GPIO_BSRR_BR14_Pos)   /*!< GPIO bit reset register14 */
#define GPIO_BSRR_BR14              GPIO_BSRR_BR14_Msk              /*!< 0x40000000 */

#define GPIO_BSRR_BR15_Pos          31
#define GPIO_BSRR_BR15_Msk          (0x1UL << GPIO_BSRR_BR15_Pos)   /*!< GPIO bit reset register15 */
#define GPIO_BSRR_BR15              GPIO_BSRR_BR15_Msk              /*!< 0x80000000 */


#define GPIO_LCKR_LCK0_Pos              0
#define GPIO_LCKR_LCK0_Msk              (0x1UL << GPIO_LCKR_LCK0_Pos)        /*!< GPIO output data register0 */
#define GPIO_LCKR_LCK0                  GPIO_LCKR_LCK0_Msk                   /*!< 0x00000001 */

#define GPIO_LCKR_LCK1_Pos              1
#define GPIO_LCKR_LCK1_Msk              (0x1UL << GPIO_LCKR_LCK1_Pos)        /*!< GPIO output data register1 */
#define GPIO_LCKR_LCK1                  GPIO_LCKR_LCK1_Msk                   /*!< 0x00000002 */

#define GPIO_LCKR_LCK2_Pos              2
#define GPIO_LCKR_LCK2_Msk              (0x1UL << GPIO_LCKR_LCK2_Pos)        /*!< GPIO output data register2 */
#define GPIO_LCKR_LCK2                  GPIO_LCKR_LCK2_Msk                   /*!< 0x00000004 */

#define GPIO_LCKR_LCK3_Pos              3
#define GPIO_LCKR_LCK3_Msk              (0x1UL << GPIO_LCKR_LCK3_Pos)        /*!< GPIO output data register3 */
#define GPIO_LCKR_LCK3                  GPIO_LCKR_LCK3_Msk                   /*!< 0x00000008 */

#define GPIO_LCKR_LCK4_Pos              4
#define GPIO_LCKR_LCK4_Msk              (0x1UL << GPIO_LCKR_LCK4_Pos)        /*!< GPIO output data register4 */
#define GPIO_LCKR_LCK4                  GPIO_LCKR_LCK4_Msk                   /*!< 0x00000010 */

#define GPIO_LCKR_LCK5_Pos              5
#define GPIO_LCKR_LCK5_Msk              (0x1UL << GPIO_LCKR_LCK5_Pos)        /*!< GPIO output data register5 */
#define GPIO_LCKR_LCK5                  GPIO_LCKR_LCK5_Msk                   /*!< 0x00000020 */

#define GPIO_LCKR_LCK6_Pos              6
#define GPIO_LCKR_LCK6_Msk              (0x1UL << GPIO_LCKR_LCK6_Pos)        /*!< GPIO output data register6 */
#define GPIO_LCKR_LCK6                  GPIO_LCKR_LCK6_Msk                   /*!< 0x00000040 */

#define GPIO_LCKR_LCK7_Pos              7
#define GPIO_LCKR_LCK7_Msk              (0x1UL << GPIO_LCKR_LCK7_Pos)        /*!< GPIO output data register7 */
#define GPIO_LCKR_LCK7                  GPIO_LCKR_LCK7_Msk                   /*!< 0x00000080 */

#define GPIO_LCKR_LCK8_Pos              8
#define GPIO_LCKR_LCK8_Msk              (0x1UL << GPIO_LCKR_LCK8_Pos)        /*!< GPIO output data register8 */
#define GPIO_LCKR_LCK8                  GPIO_LCKR_LCK8_Msk                   /*!< 0x00000100 */

#define GPIO_LCKR_LCK9_Pos              9
#define GPIO_LCKR_LCK9_Msk              (0x1UL << GPIO_LCKR_LCK9_Pos)        /*!< GPIO output data register9 */
#define GPIO_LCKR_LCK9                  GPIO_LCKR_LCK9_Msk                   /*!< 0x00000200 */

#define GPIO_LCKR_LCK10_Pos             10
#define GPIO_LCKR_LCK10_Msk             (0x1UL << GPIO_LCKR_LCK10_Pos)       /*!< GPIO output data register10 */
#define GPIO_LCKR_LCK10                 GPIO_LCKR_LCK10_Msk                  /*!< 0x00000400 */

#define GPIO_LCKR_LCK11_Pos             11
#define GPIO_LCKR_LCK11_Msk             (0x1UL << GPIO_LCKR_LCK11_Pos)       /*!< GPIO output data register11 */
#define GPIO_LCKR_LCK11                 GPIO_LCKR_LCK11_Msk                  /*!< 0x00000800 */

#define GPIO_LCKR_LCK12_Pos             12
#define GPIO_LCKR_LCK12_Msk             (0x1UL << GPIO_LCKR_LCK12_Pos)       /*!< GPIO output data register12 */
#define GPIO_LCKR_LCK12                 GPIO_LCKR_LCK12_Msk                  /*!< 0x00001000 */

#define GPIO_LCKR_LCK13_Pos             13
#define GPIO_LCKR_LCK13_Msk             (0x1UL << GPIO_LCKR_LCK13_Pos)       /*!< GPIO output data register13 */
#define GPIO_LCKR_LCK13                 GPIO_LCKR_LCK13_Msk                  /*!< 0x00002000 */

#define GPIO_LCKR_LCK14_Pos             14
#define GPIO_LCKR_LCK14_Msk             (0x1UL << GPIO_LCKR_LCK14_Pos)       /*!< GPIO output data register14 */
#define GPIO_LCKR_LCK14                 GPIO_LCKR_LCK14_Msk                  /*!< 0x00004000 */

#define GPIO_LCKR_LCK15_Pos             15
#define GPIO_LCKR_LCK15_Msk             (0x1UL << GPIO_LCKR_LCK15_Pos)       /*!< GPIO output data register15 */
#define GPIO_LCKR_LCK15                 GPIO_LCKR_LCK15_Msk                  /*!< 0x00008000 */

#define GPIO_LCKR_LCKK_Pos              16
#define GPIO_LCKR_LCKK_Msk              (0x1UL << GPIO_LCKR_LCKK_Pos)        /*!< lock key */
#define GPIO_LCKR_LCKK                  GPIO_LCKR_LCKK_Msk                   /*!< 0x00010000 */


#define GPIO_AFRL_AFRL0_Pos             0
#define GPIO_AFRL_AFRL0_Msk             (0xFUL << GPIO_AFRL_AFRL0_Pos)       /*!< alternate function selection from port x bit0 */
#define GPIO_AFRL_AFRL0                 GPIO_AFRL_AFRL0_Msk                  /*!< 0x0000000F */
#define GPIO_AFRL_AFRL0_0               (0x1UL << GPIO_AFRL_AFRL0_Pos)       /*!< 0x00000001 */
#define GPIO_AFRL_AFRL0_1               (0x2UL << GPIO_AFRL_AFRL0_Pos)       /*!< 0x00000002 */
#define GPIO_AFRL_AFRL0_2               (0x4UL << GPIO_AFRL_AFRL0_Pos)       /*!< 0x00000004 */
#define GPIO_AFRL_AFRL0_3               (0x8UL << GPIO_AFRL_AFRL0_Pos)       /*!< 0x00000008 */

#define GPIO_AFRL_AFRL1_Pos             4
#define GPIO_AFRL_AFRL1_Msk             (0xFUL << GPIO_AFRL_AFRL1_Pos)       /*!< alternate function selection from port x bit1 */
#define GPIO_AFRL_AFRL1                 GPIO_AFRL_AFRL1_Msk                  /*!< 0x000000F0 */
#define GPIO_AFRL_AFRL1_0               (0x1UL << GPIO_AFRL_AFRL1_Pos)       /*!< 0x00000010 */
#define GPIO_AFRL_AFRL1_1               (0x2UL << GPIO_AFRL_AFRL1_Pos)       /*!< 0x00000020 */
#define GPIO_AFRL_AFRL1_2               (0x4UL << GPIO_AFRL_AFRL1_Pos)       /*!< 0x00000040 */
#define GPIO_AFRL_AFRL1_3               (0x8UL << GPIO_AFRL_AFRL1_Pos)       /*!< 0x00000080 */

#define GPIO_AFRL_AFRL2_Pos             8
#define GPIO_AFRL_AFRL2_Msk             (0xFUL << GPIO_AFRL_AFRL2_Pos)       /*!< alternate function selection from port x bit2 */
#define GPIO_AFRL_AFRL2                 GPIO_AFRL_AFRL2_Msk                  /*!< 0x00000F00 */
#define GPIO_AFRL_AFRL2_0               (0x1UL << GPIO_AFRL_AFRL2_Pos)       /*!< 0x00000100 */
#define GPIO_AFRL_AFRL2_1               (0x2UL << GPIO_AFRL_AFRL2_Pos)       /*!< 0x00000200 */
#define GPIO_AFRL_AFRL2_2               (0x4UL << GPIO_AFRL_AFRL2_Pos)       /*!< 0x00000400 */
#define GPIO_AFRL_AFRL2_3               (0x8UL << GPIO_AFRL_AFRL2_Pos)       /*!< 0x00000800 */

#define GPIO_AFRL_AFRL3_Pos             12
#define GPIO_AFRL_AFRL3_Msk             (0xFUL << GPIO_AFRL_AFRL3_Pos)       /*!< alternate function selection from port x bit3 */
#define GPIO_AFRL_AFRL3                 GPIO_AFRL_AFRL3_Msk                  /*!< 0x0000F000 */
#define GPIO_AFRL_AFRL3_0               (0x1UL << GPIO_AFRL_AFRL3_Pos)       /*!< 0x00001000 */
#define GPIO_AFRL_AFRL3_1               (0x2UL << GPIO_AFRL_AFRL3_Pos)       /*!< 0x00002000 */
#define GPIO_AFRL_AFRL3_2               (0x4UL << GPIO_AFRL_AFRL3_Pos)       /*!< 0x00004000 */
#define GPIO_AFRL_AFRL3_3               (0x8UL << GPIO_AFRL_AFRL3_Pos)       /*!< 0x00008000 */

#define GPIO_AFRL_AFRL4_Pos             16
#define GPIO_AFRL_AFRL4_Msk             (0xFUL << GPIO_AFRL_AFRL4_Pos)       /*!< alternate function selection from port x bit4 */
#define GPIO_AFRL_AFRL4                 GPIO_AFRL_AFRL4_Msk                  /*!< 0x000F0000 */
#define GPIO_AFRL_AFRL4_0               (0x1UL << GPIO_AFRL_AFRL4_Pos)       /*!< 0x00010000 */
#define GPIO_AFRL_AFRL4_1               (0x2UL << GPIO_AFRL_AFRL4_Pos)       /*!< 0x00020000 */
#define GPIO_AFRL_AFRL4_2               (0x4UL << GPIO_AFRL_AFRL4_Pos)       /*!< 0x00040000 */
#define GPIO_AFRL_AFRL4_3               (0x8UL << GPIO_AFRL_AFRL4_Pos)       /*!< 0x00080000 */

#define GPIO_AFRL_AFRL5_Pos             20
#define GPIO_AFRL_AFRL5_Msk             (0xFUL << GPIO_AFRL_AFRL5_Pos)       /*!< alternate function selection from port x bit5 */
#define GPIO_AFRL_AFRL5                 GPIO_AFRL_AFRL5_Msk                  /*!< 0x00F00000 */
#define GPIO_AFRL_AFRL5_0               (0x1UL << GPIO_AFRL_AFRL5_Pos)       /*!< 0x00100000 */
#define GPIO_AFRL_AFRL5_1               (0x2UL << GPIO_AFRL_AFRL5_Pos)       /*!< 0x00200000 */
#define GPIO_AFRL_AFRL5_2               (0x4UL << GPIO_AFRL_AFRL5_Pos)       /*!< 0x00400000 */
#define GPIO_AFRL_AFRL5_3               (0x8UL << GPIO_AFRL_AFRL5_Pos)       /*!< 0x00800000 */

#define GPIO_AFRL_AFRL6_Pos             24
#define GPIO_AFRL_AFRL6_Msk             (0xFUL << GPIO_AFRL_AFRL6_Pos)       /*!< alternate function selection from port x bit6 */
#define GPIO_AFRL_AFRL6                 GPIO_AFRL_AFRL6_Msk                  /*!< 0x0F000000 */
#define GPIO_AFRL_AFRL6_0               (0x1UL << GPIO_AFRL_AFRL6_Pos)       /*!< 0x01000000 */
#define GPIO_AFRL_AFRL6_1               (0x2UL << GPIO_AFRL_AFRL6_Pos)       /*!< 0x02000000 */
#define GPIO_AFRL_AFRL6_2               (0x4UL << GPIO_AFRL_AFRL6_Pos)       /*!< 0x04000000 */
#define GPIO_AFRL_AFRL6_3               (0x8UL << GPIO_AFRL_AFRL6_Pos)       /*!< 0x08000000 */

#define GPIO_AFRL_AFRL7_Pos             28
#define GPIO_AFRL_AFRL7_Msk             (0xFUL << GPIO_AFRL_AFRL7_Pos)       /*!< alternate function selection from port x bit7 */
#define GPIO_AFRL_AFRL7                 GPIO_AFRL_AFRL7_Msk                  /*!< 0xF0000000 */
#define GPIO_AFRL_AFRL7_0               (0x1UL << GPIO_AFRL_AFRL7_Pos)       /*!< 0x10000000 */
#define GPIO_AFRL_AFRL7_1               (0x2UL << GPIO_AFRL_AFRL7_Pos)       /*!< 0x20000000 */
#define GPIO_AFRL_AFRL7_2               (0x4UL << GPIO_AFRL_AFRL7_Pos)       /*!< 0x40000000 */
#define GPIO_AFRL_AFRL7_3               (0x8UL << GPIO_AFRL_AFRL7_Pos)       /*!< 0x80000000 */


#define GPIO_AFRH_AFRH8_Pos             0
#define GPIO_AFRH_AFRH8_Msk             (0xFUL << GPIO_AFRH_AFRH8_Pos)       /*!< alternate function selection from port x bit8 */
#define GPIO_AFRH_AFRH8                 GPIO_AFRH_AFRH8_Msk                  /*!< 0x0000000F */
#define GPIO_AFRH_AFRH8_0               (0x1UL << GPIO_AFRH_AFRH8_Pos)       /*!< 0x00000001 */
#define GPIO_AFRH_AFRH8_1               (0x2UL << GPIO_AFRH_AFRH8_Pos)       /*!< 0x00000002 */
#define GPIO_AFRH_AFRH8_2               (0x4UL << GPIO_AFRH_AFRH8_Pos)       /*!< 0x00000004 */
#define GPIO_AFRH_AFRH8_3               (0x8UL << GPIO_AFRH_AFRH8_Pos)       /*!< 0x00000008 */

#define GPIO_AFRH_AFRH9_Pos             4
#define GPIO_AFRH_AFRH9_Msk             (0xFUL << GPIO_AFRH_AFRH9_Pos)       /*!< alternate function selection from port x bit9 */
#define GPIO_AFRH_AFRH9                 GPIO_AFRH_AFRH9_Msk                  /*!< 0x000000F0 */
#define GPIO_AFRH_AFRH9_0               (0x1UL << GPIO_AFRH_AFRH9_Pos)       /*!< 0x00000010 */
#define GPIO_AFRH_AFRH9_1               (0x2UL << GPIO_AFRH_AFRH9_Pos)       /*!< 0x00000020 */
#define GPIO_AFRH_AFRH9_2               (0x4UL << GPIO_AFRH_AFRH9_Pos)       /*!< 0x00000040 */
#define GPIO_AFRH_AFRH9_3               (0x8UL << GPIO_AFRH_AFRH9_Pos)       /*!< 0x00000080 */

#define GPIO_AFRH_AFRH10_Pos             8
#define GPIO_AFRH_AFRH10_Msk             (0xFUL << GPIO_AFRH_AFRH10_Pos)       /*!< alternate function selection from port x bit10 */
#define GPIO_AFRH_AFRH10                 GPIO_AFRH_AFRH10_Msk                  /*!< 0x00000F00 */
#define GPIO_AFRH_AFRH10_0               (0x1UL << GPIO_AFRH_AFRH10_Pos)       /*!< 0x00000100 */
#define GPIO_AFRH_AFRH10_1               (0x2UL << GPIO_AFRH_AFRH10_Pos)       /*!< 0x00000200 */
#define GPIO_AFRH_AFRH10_2               (0x4UL << GPIO_AFRH_AFRH10_Pos)       /*!< 0x00000400 */
#define GPIO_AFRH_AFRH10_3               (0x8UL << GPIO_AFRH_AFRH10_Pos)       /*!< 0x00000800 */

#define GPIO_AFRH_AFRH11_Pos             12
#define GPIO_AFRH_AFRH11_Msk             (0xFUL << GPIO_AFRH_AFRH11_Pos)       /*!< alternate function selection from port x bit11 */
#define GPIO_AFRH_AFRH11                 GPIO_AFRH_AFRH11_Msk                  /*!< 0x0000F000 */
#define GPIO_AFRH_AFRH11_0               (0x1UL << GPIO_AFRH_AFRH11_Pos)       /*!< 0x00001000 */
#define GPIO_AFRH_AFRH11_1               (0x2UL << GPIO_AFRH_AFRH11_Pos)       /*!< 0x00002000 */
#define GPIO_AFRH_AFRH11_2               (0x4UL << GPIO_AFRH_AFRH11_Pos)       /*!< 0x00004000 */
#define GPIO_AFRH_AFRH11_3               (0x8UL << GPIO_AFRH_AFRH11_Pos)       /*!< 0x00008000 */

#define GPIO_AFRH_AFRH12_Pos             16
#define GPIO_AFRH_AFRH12_Msk             (0xFUL << GPIO_AFRH_AFRH12_Pos)       /*!< alternate function selection from port x bit12*/
#define GPIO_AFRH_AFRH12                 GPIO_AFRH_AFRH12_Msk                  /*!< 0x000F0000 */
#define GPIO_AFRH_AFRH12_0               (0x1UL << GPIO_AFRH_AFRH12_Pos)       /*!< 0x00010000 */
#define GPIO_AFRH_AFRH12_1               (0x2UL << GPIO_AFRH_AFRH12_Pos)       /*!< 0x00020000 */
#define GPIO_AFRH_AFRH12_2               (0x4UL << GPIO_AFRH_AFRH12_Pos)       /*!< 0x00040000 */
#define GPIO_AFRH_AFRH12_3               (0x8UL << GPIO_AFRH_AFRH12_Pos)       /*!< 0x00080000 */

#define GPIO_AFRH_AFRH13_Pos             20
#define GPIO_AFRH_AFRH13_Msk             (0xFUL << GPIO_AFRH_AFRH13_Pos)       /*!< alternate function selection from port x bit13 */
#define GPIO_AFRH_AFRH13                 GPIO_AFRH_AFRH13_Msk                  /*!< 0x00F00000 */
#define GPIO_AFRH_AFRH13_0               (0x1UL << GPIO_AFRH_AFRH13_Pos)       /*!< 0x00100000 */
#define GPIO_AFRH_AFRH13_1               (0x2UL << GPIO_AFRH_AFRH13_Pos)       /*!< 0x00200000 */
#define GPIO_AFRH_AFRH13_2               (0x4UL << GPIO_AFRH_AFRH13_Pos)       /*!< 0x00400000 */
#define GPIO_AFRH_AFRH13_3               (0x8UL << GPIO_AFRH_AFRH13_Pos)       /*!< 0x00800000 */

#define GPIO_AFRH_AFRH14_Pos             24
#define GPIO_AFRH_AFRH14_Msk             (0xFUL << GPIO_AFRH_AFRH14_Pos)       /*!< alternate function selection from port x bit14 */
#define GPIO_AFRH_AFRH14                 GPIO_AFRH_AFRH14_Msk                  /*!< 0x0F000000 */
#define GPIO_AFRH_AFRH14_0               (0x1UL << GPIO_AFRH_AFRH14_Pos)       /*!< 0x01000000 */
#define GPIO_AFRH_AFRH14_1               (0x2UL << GPIO_AFRH_AFRH14_Pos)       /*!< 0x02000000 */
#define GPIO_AFRH_AFRH14_2               (0x4UL << GPIO_AFRH_AFRH14_Pos)       /*!< 0x04000000 */
#define GPIO_AFRH_AFRH14_3               (0x8UL << GPIO_AFRH_AFRH14_Pos)       /*!< 0x08000000 */

#define GPIO_AFRH_AFRH15_Pos             28
#define GPIO_AFRH_AFRH15_Msk             (0xFUL << GPIO_AFRH_AFRH15_Pos)       /*!< alternate function selection from port x bit15 */
#define GPIO_AFRH_AFRH15                 GPIO_AFRH_AFRH15_Msk                  /*!< 0xF0000000 */
#define GPIO_AFRH_AFRH15_0               (0x1UL << GPIO_AFRH_AFRH15_Pos)       /*!< 0x10000000 */
#define GPIO_AFRH_AFRH15_1               (0x2UL << GPIO_AFRH_AFRH15_Pos)       /*!< 0x20000000 */
#define GPIO_AFRH_AFRH15_2               (0x4UL << GPIO_AFRH_AFRH15_Pos)       /*!< 0x40000000 */
#define GPIO_AFRH_AFRH15_3               (0x8UL << GPIO_AFRH_AFRH15_Pos)       /*!< 0x80000000 */


/******************************************************************************/
/*                                                                            */
/*                        CRC caculation unit                                 */
/*                                                                            */
/******************************************************************************/
#define CRC_DR_DR_Pos                     0
#define CRC_DR_DR_Msk                     (0xFFFFFFFFUL << CRC_DR_DR_Pos)          /*!< 0xFFFFFFFF */
#define CRC_DR_DR                         CRC_DR_DR_Msk                            /*!< data register */
#define CRC_DR_DR_0                       (0x1UL << CRC_DR_DR_Pos)                 /*!< 0x00000001 */
#define CRC_DR_DR_1                       (0x2UL << CRC_DR_DR_Pos)                 /*!< 0x00000002 */
#define CRC_DR_DR_2                       (0x4UL << CRC_DR_DR_Pos)                 /*!< 0x00000004 */
#define CRC_DR_DR_3                       (0x8UL << CRC_DR_DR_Pos)                 /*!< 0x00000008 */
#define CRC_DR_DR_4                       (0x10UL << CRC_DR_DR_Pos)                /*!< 0x00000010 */
#define CRC_DR_DR_5                       (0x20UL << CRC_DR_DR_Pos)                /*!< 0x00000020 */
#define CRC_DR_DR_6                       (0x40UL << CRC_DR_DR_Pos)                /*!< 0x00000040 */
#define CRC_DR_DR_7                       (0x80UL << CRC_DR_DR_Pos)                /*!< 0x00000080 */
#define CRC_DR_DR_8                       (0x100UL << CRC_DR_DR_Pos)               /*!< 0x00000100 */
#define CRC_DR_DR_9                       (0x200UL << CRC_DR_DR_Pos)               /*!< 0x00000200 */
#define CRC_DR_DR_10                      (0x400UL << CRC_DR_DR_Pos)               /*!< 0x00000400 */
#define CRC_DR_DR_11                      (0x800UL << CRC_DR_DR_Pos)               /*!< 0x00000800 */
#define CRC_DR_DR_12                      (0x1000UL << CRC_DR_DR_Pos)              /*!< 0x00001000 */
#define CRC_DR_DR_13                      (0x2000UL << CRC_DR_DR_Pos)              /*!< 0x00002000 */
#define CRC_DR_DR_14                      (0x4000UL << CRC_DR_DR_Pos)              /*!< 0x00004000 */
#define CRC_DR_DR_15                      (0x8000UL << CRC_DR_DR_Pos)              /*!< 0x00008000 */
#define CRC_DR_DR_16                      (0x10000UL << CRC_DR_DR_Pos)             /*!< 0x00010000 */
#define CRC_DR_DR_17                      (0x20000UL << CRC_DR_DR_Pos)             /*!< 0x00020000 */
#define CRC_DR_DR_18                      (0x40000UL << CRC_DR_DR_Pos)             /*!< 0x00040000 */
#define CRC_DR_DR_19                      (0x80000UL << CRC_DR_DR_Pos)             /*!< 0x00080000 */
#define CRC_DR_DR_20                      (0x100000UL << CRC_DR_DR_Pos)            /*!< 0x00100000 */
#define CRC_DR_DR_21                      (0x200000UL << CRC_DR_DR_Pos)            /*!< 0x00200000 */
#define CRC_DR_DR_22                      (0x400000UL << CRC_DR_DR_Pos)            /*!< 0x00400000 */
#define CRC_DR_DR_23                      (0x800000UL << CRC_DR_DR_Pos)            /*!< 0x00800000 */
#define CRC_DR_DR_24                      (0x1000000UL << CRC_DR_DR_Pos)           /*!< 0x01000000 */
#define CRC_DR_DR_25                      (0x2000000UL << CRC_DR_DR_Pos)           /*!< 0x02000000 */
#define CRC_DR_DR_26                      (0x4000000UL << CRC_DR_DR_Pos)           /*!< 0x04000000 */
#define CRC_DR_DR_27                      (0x8000000UL << CRC_DR_DR_Pos)           /*!< 0x08000000 */
#define CRC_DR_DR_28                      (0x10000000UL << CRC_DR_DR_Pos)          /*!< 0x10000000 */
#define CRC_DR_DR_29                      (0x20000000UL << CRC_DR_DR_Pos)          /*!< 0x10000000 */
#define CRC_DR_DR_30                      (0x40000000UL << CRC_DR_DR_Pos)          /*!< 0x40000000 */
#define CRC_DR_DR_31                      (0x80000000UL << CRC_DR_DR_Pos)          /*!< 0x80000000 */

#define CRC_IDR_IDR_Pos                   0
#define CRC_IDR_IDR_Msk                   (0xFFFFFFFFUL << CRC_IDR_IDR_Pos)        /*!< 0xFFFFFFFF */
#define CRC_IDR_IDR                       CRC_IDR_IDR_Msk                          /*!< independent data register */
#define CRC_IDR_IDR_0                     (0x1UL << CRC_IDR_IDR_Pos)               /*!< 0x00000001 */
#define CRC_IDR_IDR_1                     (0x2UL << CRC_IDR_IDR_Pos)               /*!< 0x00000002 */
#define CRC_IDR_IDR_2                     (0x4UL << CRC_IDR_IDR_Pos)               /*!< 0x00000004 */
#define CRC_IDR_IDR_3                     (0x8UL << CRC_IDR_IDR_Pos)               /*!< 0x00000008 */
#define CRC_IDR_IDR_4                     (0x10UL << CRC_IDR_IDR_Pos)              /*!< 0x00000010 */
#define CRC_IDR_IDR_5                     (0x20UL << CRC_IDR_IDR_Pos)              /*!< 0x00000020 */
#define CRC_IDR_IDR_6                     (0x40UL << CRC_IDR_IDR_Pos)              /*!< 0x00000040 */
#define CRC_IDR_IDR_7                     (0x80UL << CRC_IDR_IDR_Pos)              /*!< 0x00000080 */

#define CRC_CR_RESET_Pos                  0
#define CRC_CR_RESET_Msk                  (0x1UL << CRC_CR_RESET_Pos)              /*!< 0x00000001 */
#define CRC_CR_RESET                      CRC_CR_RESET_Msk                         /*!< CRC reset */
#define CRC_CR_RESET_0                    (0x1UL << CRC_CR_RESET_Pos)              /*!< 0x00000001 */
#define CRC_CR_REV_IN_Pos                 5
#define CRC_CR_REV_IN_Msk                 (0x3UL << CRC_CR_REV_IN_Pos)             /*!< 0x00000060 */
#define CRC_CR_REV_IN                     CRC_CR_REV_IN_Msk                        /*!< reverse input */
#define CRC_CR_REV_IN_0                   (0x1UL << CRC_CR_REV_IN_Pos)             /*!< 0x00000020 */
#define CRC_CR_REV_IN_1                   (0x2UL << CRC_CR_REV_IN_Pos)             /*!< 0x00000040 */
#define CRC_CR_REV_OUT_Pos                7
#define CRC_CR_REV_OUT_Msk                (0x1UL << CRC_CR_REV_OUT_Pos)            /*!< 0x00000080 */
#define CRC_CR_REV_OUT                    CRC_CR_REV_OUT_Msk                       /*!< reverse ouput */
#define CRC_CR_REV_OUT_0                  (0x1UL << CRC_CR_REV_OUT_Pos)            /*!< 0x00000080 */

#define CRC_INIT_INIT_Pos                 0
#define CRC_INIT_INIT_Msk                 (0xFFFFFFFFUL << CRC_INIT_INIT_Pos)      /*!< 0xFFFFFFFF */
#define CRC_INIT_INIT                     CRC_INIT_INIT_Msk                        /*!< data register */
#define CRC_INIT_INIT_0                   (0x1UL << CRC_INIT_INIT_Pos)             /*!< 0x00000001 */
#define CRC_INIT_INIT_1                   (0x2UL << CRC_INIT_INIT_Pos)             /*!< 0x00000002 */
#define CRC_INIT_INIT_2                   (0x4UL << CRC_INIT_INIT_Pos)             /*!< 0x00000004 */
#define CRC_INIT_INIT_3                   (0x8UL << CRC_INIT_INIT_Pos)             /*!< 0x00000008 */
#define CRC_INIT_INIT_4                   (0x10UL << CRC_INIT_INIT_Pos)            /*!< 0x00000010 */
#define CRC_INIT_INIT_5                   (0x20UL << CRC_INIT_INIT_Pos)            /*!< 0x00000020 */
#define CRC_INIT_INIT_6                   (0x40UL << CRC_INIT_INIT_Pos)            /*!< 0x00000040 */
#define CRC_INIT_INIT_7                   (0x80UL << CRC_INIT_INIT_Pos)            /*!< 0x00000080 */
#define CRC_INIT_INIT_8                   (0x100UL << CRC_INIT_INIT_Pos)           /*!< 0x00000100 */
#define CRC_INIT_INIT_9                   (0x200UL << CRC_INIT_INIT_Pos)           /*!< 0x00000200 */
#define CRC_INIT_INIT_10                  (0x400UL << CRC_INIT_INIT_Pos)           /*!< 0x00000400 */
#define CRC_INIT_INIT_11                  (0x800UL << CRC_INIT_INIT_Pos)           /*!< 0x00000800 */
#define CRC_INIT_INIT_12                  (0x1000UL << CRC_INIT_INIT_Pos)          /*!< 0x00001000 */
#define CRC_INIT_INIT_13                  (0x2000UL << CRC_INIT_INIT_Pos)          /*!< 0x00002000 */
#define CRC_INIT_INIT_14                  (0x4000UL << CRC_INIT_INIT_Pos)          /*!< 0x00004000 */
#define CRC_INIT_INIT_15                  (0x8000UL << CRC_INIT_INIT_Pos)          /*!< 0x00008000 */
#define CRC_INIT_INIT_16                  (0x10000UL << CRC_INIT_INIT_Pos)         /*!< 0x00010000 */
#define CRC_INIT_INIT_17                  (0x20000UL << CRC_INIT_INIT_Pos)         /*!< 0x00020000 */
#define CRC_INIT_INIT_18                  (0x40000UL << CRC_INIT_INIT_Pos)         /*!< 0x00040000 */
#define CRC_INIT_INIT_19                  (0x80000UL << CRC_INIT_INIT_Pos)         /*!< 0x00080000 */
#define CRC_INIT_INIT_20                  (0x100000UL << CRC_INIT_INIT_Pos)        /*!< 0x00100000 */
#define CRC_INIT_INIT_21                  (0x200000UL << CRC_INIT_INIT_Pos)        /*!< 0x00200000 */
#define CRC_INIT_INIT_22                  (0x400000UL << CRC_INIT_INIT_Pos)        /*!< 0x00400000 */
#define CRC_INIT_INIT_23                  (0x800000UL << CRC_INIT_INIT_Pos)        /*!< 0x00800000 */
#define CRC_INIT_INIT_24                  (0x1000000UL << CRC_INIT_INIT_Pos)       /*!< 0x01000000 */
#define CRC_INIT_INIT_25                  (0x2000000UL << CRC_INIT_INIT_Pos)       /*!< 0x02000000 */
#define CRC_INIT_INIT_26                  (0x4000000UL << CRC_INIT_INIT_Pos)       /*!< 0x04000000 */
#define CRC_INIT_INIT_27                  (0x8000000UL << CRC_INIT_INIT_Pos)       /*!< 0x08000000 */
#define CRC_INIT_INIT_28                  (0x10000000UL << CRC_INIT_INIT_Pos)      /*!< 0x10000000 */
#define CRC_INIT_INIT_29                  (0x20000000UL << CRC_INIT_INIT_Pos)      /*!< 0x10000000 */
#define CRC_INIT_INIT_30                  (0x40000000UL << CRC_INIT_INIT_Pos)      /*!< 0x40000000 */
#define CRC_INIT_INIT_31                  (0x80000000UL << CRC_INIT_INIT_Pos)      /*!< 0x80000000 */


/******************************************************************************/
/*                                                                            */
/*                              ETHERNET MAC                                  */
/*                                                                            */
/******************************************************************************/

/****************  Bit definition for ETH_MAC_CFG register  ****************/

#define ETH_MAC_CFG_RE_Pos                (0U)
#define ETH_MAC_CFG_RE_Msk                (0x1UL << ETH_MAC_CFG_RE_Pos)     /*!< 0x00000001 */
#define ETH_MAC_CFG_RE                    ETH_MAC_CFG_RE_Msk                /*!< Receiver enable */

#define ETH_MAC_CFG_TE_Pos                (1U)
#define ETH_MAC_CFG_TE_Msk                (0x1UL << ETH_MAC_CFG_TE_Pos)     /*!< 0x00000002 */
#define ETH_MAC_CFG_TE                    ETH_MAC_CFG_TE_Msk                /*!< Transmitter enable */

#define ETH_MAC_CFG_PRELEN_Pos            (2U)
#define ETH_MAC_CFG_PRELEN_Msk            (0x3UL << ETH_MAC_CFG_PRELEN_Pos) /*!< 0x0000000c */
#define ETH_MAC_CFG_PRELEN                ETH_MAC_CFG_PRELEN_Msk            /*!< Preamble Length for Transmit packets */
#define ETH_MAC_CFG_PRELEN_7              (0x0UL << ETH_MAC_CFG_PRELEN_Pos) /*!< 0x00000000 */
#define ETH_MAC_CFG_PRELEN_5              (0x1UL << ETH_MAC_CFG_PRELEN_Pos) /*!< 0x00000004 */
#define ETH_MAC_CFG_PRELEN_3              (0x2UL << ETH_MAC_CFG_PRELEN_Pos) /*!< 0x00000008 */

#define ETH_MAC_CFG_DC_Pos                (4U)
#define ETH_MAC_CFG_DC_Msk                (0x1UL << ETH_MAC_CFG_DC_Pos)     /*!< 0x00000010 */
#define ETH_MAC_CFG_DC                    ETH_MAC_CFG_DC_Msk                /*!< Deferral check function enable */

#define ETH_MAC_CFG_BL_Pos                (5U)
#define ETH_MAC_CFG_BL_Msk                (0x3UL << ETH_MAC_CFG_BL_Pos)     /*!< 0x00000060 */
#define ETH_MAC_CFG_BL                    ETH_MAC_CFG_BL_Msk                /*!< Back-off limit mask */
#define ETH_MAC_CFG_BL                    ETH_MAC_CFG_BL_Msk         /* Back-off limit mask */
#define ETH_MAC_CFG_BL_10                 (0x0UL << ETH_MAC_CFG_BL_Pos) /*!< 0x00000000 */
#define ETH_MAC_CFG_BL_8                  (0x1UL << ETH_MAC_CFG_BL_Pos) /*!< 0x00000020 */
#define ETH_MAC_CFG_BL_4                  (0x2UL << ETH_MAC_CFG_BL_Pos) /*!< 0x00000040 */
#define ETH_MAC_CFG_BL_1                  (0x3UL << ETH_MAC_CFG_BL_Pos) /*!< 0x00000060 */

#define ETH_MAC_CFG_DR_Pos                (8U)
#define ETH_MAC_CFG_DR_Msk                (0x1UL << ETH_MAC_CFG_DR_Pos)     /*!< 0x00000100 */
#define ETH_MAC_CFG_DR                    ETH_MAC_CFG_DR_Msk                /*!< Enable Retry */

#define ETH_MAC_CFG_DCRS_Pos              (9U)
#define ETH_MAC_CFG_DCRS_Msk              (0x1UL << ETH_MAC_CFG_DCRS_Pos)   /*!< 0x00000200 */
#define ETH_MAC_CFG_DCRS                  ETH_MAC_CFG_DCRS_Msk              /*!< Enable carrier sence during transmission */

#define ETH_MAC_CFG_DO_Pos                (10U)
#define ETH_MAC_CFG_DO_Msk                (0x1UL << ETH_MAC_CFG_DO_Pos)     /*!< 0x00000400 */
#define ETH_MAC_CFG_DO                    ETH_MAC_CFG_DO_Msk                /*!<Enable receive own */

#define ETH_MAC_CFG_ECRSFD_Pos            (11U)
#define ETH_MAC_CFG_ECRSFD_Msk            (0x1UL << ETH_MAC_CFG_ECRSFD_Pos) /*!< 0x00000800 */
#define ETH_MAC_CFG_ECRSFD                ETH_MAC_CFG_ECRSFD_Msk            /*!< Enable ECRSFD */

#define ETH_MAC_CFG_LM_Pos                (12U)
#define ETH_MAC_CFG_LM_Msk                (0x1UL << ETH_MAC_CFG_LM_Pos)     /*!< 0x00001000 */
#define ETH_MAC_CFG_LM                    ETH_MAC_CFG_LM_Msk                /*!< Enable Lookback */

#define ETH_MAC_CFG_DM_Pos                (13U)
#define ETH_MAC_CFG_DM_Msk                (0x1UL << ETH_MAC_CFG_DM_Pos)     /*!< 0x00002000 */
#define ETH_MAC_CFG_DM                    ETH_MAC_CFG_DM_Msk                /*!< Enable Full-duplex mode */

#define ETH_MAC_CFG_FES_Pos               (14U)
#define ETH_MAC_CFG_FES_Msk               (0x1UL << ETH_MAC_CFG_FES_Pos)    /*!< 0x00004000 */
#define ETH_MAC_CFG_FES                   ETH_MAC_CFG_FES_Msk               /*!< 100Mbps speed */
#define FES                               ETH_MAC_CFG_FES_Msk               /*!< 100Mbps speed */

#define ETH_MAC_CFG_PS_Pos                (15U)
#define ETH_MAC_CFG_PS_Msk                (0x1UL << ETH_MAC_CFG_PS_Pos)     /*!< 0x00008000 */
#define ETH_MAC_CFG_PS                    ETH_MAC_CFG_PS_Msk                /*!< For 10 or 100 Mbps operation */
#define PS                                ETH_MAC_CFG_PS_Msk                /*!< For 10 or 100 Mbps operation */

#define ETH_MAC_CFG_JE_Pos                (16U)
#define ETH_MAC_CFG_JE_Msk                (0x1UL << ETH_MAC_CFG_JE_Pos)     /*!< 0x00010000 */
#define ETH_MAC_CFG_JE                    ETH_MAC_CFG_JE_Msk                /*!< Enbale Jumbo packet */
#define JE                                ETH_MAC_CFG_JE_Msk                /*!< Enbale Jumbo packet */

#define ETH_MAC_CFG_JD_Pos                (17U)
#define ETH_MAC_CFG_JD_Msk                (0x1UL << ETH_MAC_CFG_JD_Pos)     /*!< 0x00020000 */
#define ETH_MAC_CFG_JD                    ETH_MAC_CFG_JD_Msk                /*!< Enable Jabber */
#define JD                                ETH_MAC_CFG_JD_Msk                /*!< Enable Jabber */

#define ETH_MAC_CFG_WD_Pos                (19U)
#define ETH_MAC_CFG_WD_Msk                (0x1UL << ETH_MAC_CFG_WD_Pos)     /*!< 0x00080000 */
#define ETH_MAC_CFG_WD                    ETH_MAC_CFG_WD_Msk                /*!< Enable watchdog */
#define WD                                ETH_MAC_CFG_WD_Msk                /*!< Enable watchdog */

#define ETH_MAC_CFG_ACS_Pos               (20U)
#define ETH_MAC_CFG_ACS_Msk               (0x1UL << ETH_MAC_CFG_ACS_Pos)    /*!< 0x00100000 */
#define ETH_MAC_CFG_ACS                   ETH_MAC_CFG_WD_Msk                /*!< Enable watchdog */
#define ACS                               ETH_MAC_CFG_WD_Msk                /*!< Enable watchdog */

#define ETH_MAC_CFG_CST_Pos               (21U)
#define ETH_MAC_CFG_CST_Msk               (0x1UL << ETH_MAC_CFG_CST_Pos)    /*!< 0x00200000 */
#define ETH_MAC_CFG_CST                   ETH_MAC_CFG_CST_Msk               /*!< Enable CRC stripping for Type packets*/
#define CST                               ETH_MAC_CFG_CST_Msk               /*!< Enable CRC stripping for Type packets*/

#define ETH_MAC_CFG_S2KP_Pos              (22U)
#define ETH_MAC_CFG_S2KP_Msk              (0x1UL << ETH_MAC_CFG_S2KP_Pos)   /*!< 0x00400000 */
#define ETH_MAC_CFG_S2KP                  ETH_MAC_CFG_S2KP_Msk              /*!< Enable support upto 2K packet */
#define S2KP                              ETH_MAC_CFG_S2KP_Msk              /*!< Enable support upto 2K packet */

#define ETH_MAC_CFG_GPSLCE_Pos            (23U)
#define ETH_MAC_CFG_GPSLCE_Msk            (0x1UL << ETH_MAC_CFG_GPSLCE_Pos) /*!< 0x00800000 */
#define ETH_MAC_CFG_GPSLCE                ETH_MAC_CFG_GPSLCE_Msk            /*!< Enable giant packet size limit */
#define GPSLCE                            ETH_MAC_CFG_GPSLCE_Msk            /*!< Enable giant packet size limit */

#define ETH_MAC_CFG_IPG_Pos               (24U)
#define ETH_MAC_CFG_IPG_Msk               (0x7UL << ETH_MAC_CFG_IPG_Pos)    /*!< 0x07000000 */
#define ETH_MAC_CFG_IPG                   ETH_MAC_CFG_IPG_Msk               /*Inter-Packet Gap*/
#define ETH_MAC_CFG_IPG_96BIT             (0U)  /* Minimum IFG between Packets during transmission is 96Bit*/
#define ETH_MAC_CFG_IPG_88BIT             (0x01000000U) /* Minimum IFG between Packets during transmission is 88bit*/
#define ETH_MAC_CFG_IPG_80BIT             (0x02000000U) /* Minimum IFG between Packets during transmission is 80bit*/
#define ETH_MAC_CFG_IPG_72BIT             (0x03000000U) /* Minimum IFG between Packets during transmission is 72bit*/
#define ETH_MAC_CFG_IPG_64BIT             (0x04000000U) /* Minimum IFG between Packets during transmission is 64bit*/
#define ETH_MAC_CFG_IPG_56BIT             (0x05000000U) /* Minimum IFG between Packets during transmission is 56bit*/
#define ETH_MAC_CFG_IPG_48BIT             (0x06000000U) /* Minimum IFG between Packets during transmission is 48bit*/
#define ETH_MAC_CFG_IPG_40BIT             (0x07000000U) /* Minimum IFG between Packets during transmission is 40bit*/

#define ETH_MAC_CFG_IPC_Pos               (27U)
#define ETH_MAC_CFG_IPC_Msk               (0x1UL << ETH_MAC_CFG_IPC_Pos)    /*!< 0x08000000 */
#define ETH_MAC_CFG_IPC                   ETH_MAC_CFG_IPC_Msk               /*!< Enable IP header/payload checksum checking */
#define IPC                               ETH_MAC_CFG_IPC

/****************  Bit definition for ETH_MAC_EXTDCFG register  ****************/
#define ETH_MAC_EXTDCFG_GPSL_Pos          (0U)
#define ETH_MAC_EXTDCFG_GPSL_Msk          (0x3FFF << ETH_MAC_EXTDCFG_GPSL_Pos) /*!< 0x00003fff */
#define ETH_MAC_EXTDCFG_GPSL              ETH_MAC_EXTDCFG_GPSL_Msk
#define ETH_MAC_EXTDCFG_GPSL_0            (0x1UL << ETH_MAC_EXTDCFG_GPSL_Pos)  /*!< 0x00000001 */
#define ETH_MAC_EXTDCFG_GPSL_1            (0x2UL << ETH_MAC_EXTDCFG_GPSL_Pos)  /*!< 0x00000002 */
#define ETH_MAC_EXTDCFG_GPSL_2            (0x4UL << ETH_MAC_EXTDCFG_GPSL_Pos)  /*!< 0x00000004 */
#define ETH_MAC_EXTDCFG_GPSL_3            (0x8UL << ETH_MAC_EXTDCFG_GPSL_Pos)  /*!< 0x00000008 */
#define ETH_MAC_EXTDCFG_GPSL_4            (0x10UL << ETH_MAC_EXTDCFG_GPSL_Pos) /*!< 0x00000010 */
#define ETH_MAC_EXTDCFG_GPSL_5            (0x20UL << ETH_MAC_EXTDCFG_GPSL_Pos) /*!< 0x00000020 */
#define ETH_MAC_EXTDCFG_GPSL_6            (0x40UL << ETH_MAC_EXTDCFG_GPSL_Pos) /*!< 0x00000040 */
#define ETH_MAC_EXTDCFG_GPSL_7            (0x80UL << ETH_MAC_EXTDCFG_GPSL_Pos) /*!< 0x00000080 */
#define ETH_MAC_EXTDCFG_GPSL_8            (0x100UL << ETH_MAC_EXTDCFG_GPSL_Pos) /*!< 0x00000100 */
#define ETH_MAC_EXTDCFG_GPSL_9            (0x200UL << ETH_MAC_EXTDCFG_GPSL_Pos) /*!< 0x00000200 */
#define ETH_MAC_EXTDCFG_GPSL_10           (0x400UL << ETH_MAC_EXTDCFG_GPSL_Pos) /*!< 0x00000400 */
#define ETH_MAC_EXTDCFG_GPSL_11           (0x800UL << ETH_MAC_EXTDCFG_GPSL_Pos) /*!< 0x00000800 */
#define ETH_MAC_EXTDCFG_GPSL_12           (0x1000UL << ETH_MAC_EXTDCFG_GPSL_Pos) /*!< 0x00001000 */
#define ETH_MAC_EXTDCFG_GPSL_13           (0x2000UL << ETH_MAC_EXTDCFG_GPSL_Pos) /*!< 0x00002000 */

#define ETH_MAC_EXTDCFG_DCRCC_Pos         (16U)
#define ETH_MAC_EXTDCFG_DCRCC_Msk         (0x1UL << ETH_MAC_EXTDCFG_DCRCC_Pos) /*!< 0x00010000 */
#define ETH_MAC_EXTDCFG_DCRCC             ETH_MAC_EXTDCFG_DCRCC_Msk            /*!< Enable CRC checking */

#define ETH_MAC_EXTDCFG_SPEN_Pos          (17U)
#define ETH_MAC_EXTDCFG_SPEN_Msk          (0x1UL << ETH_MAC_EXTDCFG_SPEN_Pos) /*!< 0x00020000 */
#define ETH_MAC_EXTDCFG_SPEN              ETH_MAC_EXTDCFG_SPEN_Msk            /*!< Enable slow protocol detection */

#define ETH_MAC_EXTDCFG_USP_Pos           (18U)
#define ETH_MAC_EXTDCFG_USP_Msk           (0x1UL << ETH_MAC_EXTDCFG_USP_Pos) /*!< 0x00040000 */
#define ETH_MAC_EXTDCFG_USP               ETH_MAC_EXTDCFG_USP_Msk            /*!< Enable unicast slow protocol packet detection */

#define ETH_MAC_EXTDCFG_EIPGEN_Pos        (24U)
#define ETH_MAC_EXTDCFG_EIPGEN_Msk        (0x1UL << ETH_MAC_EXTDCFG_EIPGEN_Pos) /*!< 0x01000000 */
#define ETH_MAC_EXTDCFG_EIPGEN            ETH_MAC_EXTDCFG_EIPGEN_Msk

#define ETH_MAC_EXTDCFG_EIPG_Pos          (25U)
#define ETH_MAC_EXTDCFG_EIPG_Msk          (0x3UL << ETH_MAC_EXTDCFG_EIPG_Pos)   /*!< 0x03000000 */
#define ETH_MAC_EXTDCFG_EIPG              ETH_MAC_EXTDCFG_EIPG_Msk              /**/
#define ETH_MAC_EXTDCFG_EIPG_0            (0x1UL << ETH_MAC_EXTDCFG_EIPG_Pos)   /*!< 0x02000000 */
#define ETH_MAC_EXTDCFG_EIPG_1            (0x2UL << ETH_MAC_EXTDCFG_EIPG_Pos)   /*!< 0x04000000 */

/****************  Bit definition for ETH_MAC_PKTFILT register  ****************/
#define ETH_MAC_PKTFILT_PR_Pos            (0U)
#define ETH_MAC_PKTFILT_PR_Msk            (0x1UL << ETH_MAC_PKTFILT_PR_Pos) /*!< 0x00000001 */
#define ETH_MAC_PKTFILT_PR                ETH_MAC_PKTFILT_PR_Msk            /*!< Enable promiscuous mode */

#define ETH_MAC_PKTFILT_HUC_Pos           (1U)
#define ETH_MAC_PKTFILT_HUC_Msk           (0x1UL << ETH_MAC_PKTFILT_HUC_Pos) /*!< 0x00000002 */
#define ETH_MAC_PKTFILT_HUC               ETH_MAC_PKTFILT_HUC_Msk            /*!< Enable hash unicast filter */

#define ETH_MAC_PKTFILT_HMC_Pos           (2U)
#define ETH_MAC_PKTFILT_HMC_Msk           (0x1UL << ETH_MAC_PKTFILT_HMC_Pos) /*!< 0x00000004 */
#define ETH_MAC_PKTFILT_HMC               ETH_MAC_PKTFILT_HMC_Msk            /*!< Enable hash multicast filter */

#define ETH_MAC_PKTFILT_DAIF_Pos          (3U)
#define ETH_MAC_PKTFILT_DAIF_Msk          (0x1UL << ETH_MAC_PKTFILT_DAIF_Pos) /*!< 0x00000008 */
#define ETH_MAC_PKTFILT_DAIF              ETH_MAC_PKTFILT_DAIF_Msk            /*!< Enable DA inverse filter */

#define ETH_MAC_PKTFILT_PM_Pos            (4U)
#define ETH_MAC_PKTFILT_PM_Msk            (0x1UL << ETH_MAC_PKTFILT_PM_Pos) /*!< 0x00000010 */
#define ETH_MAC_PKTFILT_PM                ETH_MAC_PKTFILT_PM_Msk            /*!< Enable pass all multicast */

#define ETH_MAC_PKTFILT_DBF_Pos           (5U)
#define ETH_MAC_PKTFILT_DBF_Msk           (0x1UL << ETH_MAC_PKTFILT_DBF_Pos) /*!< 0x00000020 */
#define ETH_MAC_PKTFILT_DBF               ETH_MAC_PKTFILT_DBF_Pos            /*!< Enable pass broadcast packet */

#define ETH_MAC_PKTFILT_PCF_Pos                        (6U)
#define ETH_MAC_PKTFILT_PCF_Msk                        (0x3UL << ETH_MAC_PKTFILT_PCF_Pos) /*!< 0x000000C0 */
#define ETH_MAC_PKTFILT_PCF                            ETH_MAC_PKTFILT_PCF_Msk
#define ETH_MAC_PKTFILT_PCF_BLOCKALL                   (0U)   /* MAC filters all control frames from reaching the application */
#define ETH_MAC_PKTFILT_PCF_FORWARDALLEXCEPTPA_Pos     (6U)
#define ETH_MAC_PKTFILT_PCF_FORWARDALLEXCEPTPA_Msk     (0x1UL << ETH_MAC_PKTFILT_PCF_FORWARDALLEXCEPTPA_Pos) /*!< 0x00000040 */
#define ETH_MAC_PKTFILT_PCF_FORWARDALLEXCEPTPA         ETH_MAC_PKTFILT_PCF_FORWARDALLEXCEPTPA_Msk /* MAC forwards all control frames except Pause packets to application even if they fail the Address Filter */

#define ETH_MAC_PKTFILT_SAIF_Pos          (8U)
#define ETH_MAC_PKTFILT_SAIF_Msk          (0x1UL << ETH_MAC_PKTFILT_SAIF_Pos) /*!< 0x00000100 */
#define ETH_MAC_PKTFILT_SAIF              ETH_MAC_PKTFILT_SAIF_Msk            /*!< Enable SA inverse filter */

#define ETH_MAC_PKTFILT_SAF_Pos           (9U)
#define ETH_MAC_PKTFILT_SAF_Msk           (0x1UL << ETH_MAC_PKTFILT_SAF_Pos) /*!< 0x00000200 */
#define ETH_MAC_PKTFILT_SAF               ETH_MAC_PKTFILT_SAF_Msk           /*!< Enable SA filter */

#define ETH_MAC_PKTFILT_HPF_Pos           (10U)
#define ETH_MAC_PKTFILT_HPF_Msk           (0x1UL << ETH_MAC_PKTFILT_HPF_Pos) /*!< 0x00000400 */
#define ETH_MAC_PKTFILT_HPF               ETH_MAC_PKTFILT_HPF_Msk            /*!< Enable hash or perfect filter */

#define ETH_MAC_PKTFILT_VTFE_Pos          (16U)
#define ETH_MAC_PKTFILT_VTFE_Msk          (0x1UL << ETH_MAC_PKTFILT_VTFE_Pos) /*!< 0x00010000 */
#define ETH_MAC_PKTFILT_VTFE              ETH_MAC_PKTFILT_VTFE_Msk            /*!< Enable VLAN tag filter */

#define ETH_MAC_PKTFILT_RA_Pos            (31U)
#define ETH_MAC_PKTFILT_RA_Msk            (0x1UL << ETH_MAC_PKTFILT_RA_Pos) /*!< 0x80000000 */
#define ETH_MAC_PKTFILT_RA                ETH_MAC_PKTFILT_RA_Msk            /*!< Enable receive all */

/****************  Bit definition for ETH_MAC_WTDTO register  ****************/
#define ETH_MAC_WTDTO_WTO_Pos             (0U)
#define ETH_MAC_WTDTO_WTO_Msk             (0xFUL << ETH_MAC_WTDTO_WTO_Pos) /*!< 0x0000000f */
#define ETH_MAC_WTDTO_WTO                 ETH_MAC_WTDTO_WTO_Msk
#define ETH_MAC_WTDTO_WTO_2KB             (0U)   /* Maximum received packet length 2KB*/
#define ETH_MAC_WTDTO_WTO_3KB             (0x00000001U)   /* Maximum received packet length 3KB */
#define ETH_MAC_WTDTO_WTO_4KB             (0x00000002U)   /* Maximum received packet length 4KB */
#define ETH_MAC_WTDTO_WTO_5KB             (0x00000003U)   /* Maximum received packet length 5KB */
#define ETH_MAC_WTDTO_WTO_6KB             (0x00000004U)   /* Maximum received packet length 6KB */
#define ETH_MAC_WTDTO_WTO_7KB             (0x00000005U)   /* Maximum received packet length 7KB */
#define ETH_MAC_WTDTO_WTO_8KB             (0x00000006U)   /* Maximum received packet length 8KB */
#define ETH_MAC_WTDTO_WTO_9KB             (0x00000007U)   /* Maximum received packet length 9KB */
#define ETH_MAC_WTDTO_WTO_10KB            (0x00000008U)   /* Maximum received packet length 10KB */
#define ETH_MAC_WTDTO_WTO_11KB            (0x00000009U)   /* Maximum received packet length 11KB */
#define ETH_MAC_WTDTO_WTO_12KB            (0x0000000AU)   /* Maximum received packet length 12KB */
#define ETH_MAC_WTDTO_WTO_13KB            (0x0000000BU)   /* Maximum received packet length 13KB */
#define ETH_MAC_WTDTO_WTO_14KB            (0x0000000CU)   /* Maximum received packet length 14KB */
#define ETH_MAC_WTDTO_WTO_15KB            (0x0000000DU)   /* Maximum received packet length 15KB */
#define ETH_MAC_WTDTO_WTO_16KB            (0x0000000EU)   /* Maximum received packet length 16KB */


#define ETH_MAC_WTDTO_PWE_Pos             (8U)
#define ETH_MAC_WTDTO_PWE_Msk             (0x1UL << ETH_MAC_WTDTO_PWE_Pos) /*!< 0x00000100 */
#define ETH_MAC_WTDTO_PWE                 ETH_MAC_WTDTO_PWE_Msk            /*!< Programmable Watchdog enable */

/****************  Bit definition for ETH_MAC_HASHTB0 register  ****************/
#define ETH_MAC_HASHTB0_HT31T0_Pos               (0U)
#define ETH_MAC_HASHTB0_HT31T0_Msk               (0xFFFFFFFFUL) /*!< 0xffffffff */
#define ETH_MAC_HASHTB0_HT31T0                   ETH_MAC_HASHTB0_HT31T0_Msk

/****************  Bit definition for ETH_MAC_HASHTB1 register  ****************/
#define ETH_MAC_HASHTB1_HT63T32_Pos               (0U)
#define ETH_MAC_HASHTB1_HT63T32_Msk               (0xFFFFFFFFUL) /*!< 0xffffffff */
#define ETH_MAC_HASHTB1HT63T32                    ETH_MAC_HASHTB1_HT63T32_Msk

/****************  Bit definition for ETH_MAC_VLANT register  ****************/
#define ETH_MAC_VLANT_VL_VID_Pos          (0U)
#define ETH_MAC_VLANT_VL_VID_Msk          (0xFFFUL << ETH_MAC_VLANT_VL_VID_Pos) /*!< 0x00000FFF */
#define ETH_MAC_VLANT_VL_VID              ETH_MAC_VLANT_VL_VID_Msk /* VLAN Identifier field of VLAN tag */

#define ETH_MAC_VLANT_VL_Pos              (0U)
#define ETH_MAC_VLANT_VL_Msk              (0x0000FFFFUL << ETH_MAC_VLANT_VL_Pos) /*!< 0x0000ffff */
#define ETH_MAC_VLANT_VL                  ETH_MAC_VLANT_VL_Msk /* VLAN Tag Identifier for Receive Packets */

#define ETH_MAC_VLANT_VL_UP_Pos           (13U)
#define ETH_MAC_VLANT_VL_UP_Msk           (0x7UL << ETH_MAC_VLANT_VL_UP_Pos) /*!< 0x0000E000 */
#define ETH_MAC_VLANT_VL_UP               ETH_MAC_VLANT_VL_UP_Msk     /* User Priority */

#define ETH_MAC_VLANT_VL_CFIDEI_Pos       (12U)
#define ETH_MAC_VLANT_VL_CFIDEI_Msk       (0x1UL << ETH_MAC_VLANT_VL_CFIDEI_Pos) /*!< 0x00001000 */
#define ETH_MAC_VLANT_VL_CFIDEI           ETH_MAC_VLANT_VL_CFIDEI_Msk /* Canonical Format Indicator or Drop Eligible Indicator */

#define ETH_MAC_VLANT_VL_VID_Pos          (0U)
#define ETH_MAC_VLANT_VL_VID_Msk          (0xFFFUL << ETH_MAC_VLANT_VL_VID_Pos) /*!< 0x00000FFF */
#define ETH_MAC_VLANT_VL_VID              ETH_MAC_VLANT_VL_VID_Msk    /* VLAN Identifier field of VLAN tag */

#define ETH_MAC_VLANT_ETV_Pos             (16U)
#define ETH_MAC_VLANT_ETV_Msk             (0x1UL << ETH_MAC_VLANT_ETV_Pos) /*!< 0x00010000 */
#define ETH_MAC_VLANT_ETV                 ETH_MAC_VLANT_ETV_Msk            /*!< Enable 12bit VLAN tag comparison */

#define ETH_MAC_VLANT_VTIM_Pos            (17U)
#define ETH_MAC_VLANT_VTIM_Msk            (0x1UL << ETH_MAC_VLANT_VTIM_Pos) /*!< 0x00020000 */
#define ETH_MAC_VLANT_VTIM                ETH_MAC_VLANT_VTIM_Msk            /*!< Enable VLAN tag inverse */

#define ETH_MAC_VLANT_ESVL_Pos            (18U)
#define ETH_MAC_VLANT_ESVL_Msk            (0x1UL << ETH_MAC_VLANT_ESVL_Pos) /*!< 0x00040000 */
#define ETH_MAC_VLANT_ESVL                ETH_MAC_VLANT_ESVL_Msk            /*!< Enbale S-VLAN */

#define ETH_MAC_VLANT_ERSVLM_Pos          (19U)
#define ETH_MAC_VLANT_ERSVLM_Msk          (0x1UL << ETH_MAC_VLANT_ERSVLM_Pos) /*!< 0x00080000 */
#define ETH_MAC_VLANT_ERSVLM              ETH_MAC_VLANT_ERSVLM_Msk            /*!< Enable receive S-VLAN match */

#define ETH_MAC_VLANT_DOVLTC_Pos          (20U)
#define ETH_MAC_VLANT_DOVLTC_Msk          (0x1UL << ETH_MAC_VLANT_DOVLTC_Pos) /*!< 0x00100000 */
#define ETH_MAC_VLANT_DOVLTC              ETH_MAC_VLANT_DOVLTC_Msk            /*!< Enable VLAN type check */

#define ETH_MAC_VLANT_EVLS_Pos              (21U)
#define ETH_MAC_VLANT_EVLS_Msk              (0x3UL << ETH_MAC_VLANT_EVLS_Pos) /*!< 0x00300000 */
#define ETH_MAC_VLANT_EVLS                  ETH_MAC_VLANT_EVLS_Msk /* Enable VLAN Tag Stripping on Receive */

#define ETH_MAC_VLANT_EVLS_DONOTSTRIP       (0U)   /* Do not strip */
#define ETH_MAC_VLANT_EVLS_STRIPIFPASS_Pos  (21U)
#define ETH_MAC_VLANT_EVLS_STRIPIFPASS_Msk  (0x1UL << ETH_MAC_VLANT_EVLS_STRIPIFPASS_Pos) /*!< 0x00200000 */
#define ETH_MAC_VLANT_EVLS_STRIPIFPASS      ETH_MAC_VLANT_EVLS_STRIPIFPASS_Msk /* Strip if VLAN filter passes */

#define ETH_MAC_VLANT_EVLS_STRIPIFFAILS_Pos (22U)
#define ETH_MAC_VLANT_EVLS_STRIPIFFAILS_Msk (0x1UL << ETH_MAC_VLANT_EVLS_STRIPIFFAILS_Pos) /*!< 0x00400000 */
#define ETH_MAC_VLANT_EVLS_STRIPIFFAILS     ETH_MAC_VLANT_EVLS_STRIPIFFAILS_Msk /* Strip if VLAN filter fails */

#define ETH_MAC_VLANT_EVLS_ALWAYSSTRIP_Pos  (21U)
#define ETH_MAC_VLANT_EVLS_ALWAYSSTRIP_Msk  (0x3UL << ETH_MAC_VLANT_EVLS_ALWAYSSTRIP_Pos) /*!< 0x00600000 */
#define ETH_MAC_VLANT_EVLS_ALWAYSSTRIP      ETH_MAC_VLANT_EVLS_ALWAYSSTRIP_Msk /* Always strip */

#define ETH_MAC_VLANT_EVLRXS_Pos          (24U)
#define ETH_MAC_VLANT_EVLRXS_Msk          (0x1UL << ETH_MAC_VLANT_EVLRXS_Pos) /*!< 0x01000000 */
#define ETH_MAC_VLANT_EVLRXS              ETH_MAC_VLANT_EVLRXS_Msk

/****************  Bit definition for ETH_MAC_TXFLCTL register  ****************/
#define ETH_MAC_TXFLCTL_FCBBPA_Pos        (0U)
#define ETH_MAC_TXFLCTL_FCBBPA_Msk        (0x1UL << ETH_MAC_TXFLCTL_FCBBPA_Pos) /*!< 0x00000001 */
#define ETH_MAC_TXFLCTL_FCBBPA            ETH_MAC_TXFLCTL_FCBBPA_Msk            /*!< Enable Flow control busy or backpressure active */

#define ETH_MAC_TXFLCTL_TFE_Pos           (1U)
#define ETH_MAC_TXFLCTL_TFE_Msk           (0x1UL << ETH_MAC_TXFLCTL_TFE_Pos) /*!< 0x00000002 */
#define ETH_MAC_TXFLCTL_TFE               ETH_MAC_TXFLCTL_TFE_Msk /*!< Enable transmit flow control */

#define ETH_MAC_TXFLCTL_PLT_Pos           (4U)
#define ETH_MAC_TXFLCTL_PLT_Msk           (0x7UL << ETH_MAC_TXFLCTL_PLT_Pos) /*!< 0x00000070 */
#define ETH_MAC_TXFLCTL_PLT               ETH_MAC_TXFLCTL_PLT_Msk
#define ETH_MAC_TXFLCTL_PLT_MINUS4        (0U)   /* Pause time minus 4 slot times */
#define ETH_MAC_TXFLCTL_PLT_MINUS28_Pos   (4U)
#define ETH_MAC_TXFLCTL_PLT_MINUS28_Msk   (0x1UL << ETH_MAC_TXFLCTL_PLT_MINUS28_Pos) /*!< 0x00000010 */
#define ETH_MAC_TXFLCTL_PLT_MINUS28       ETH_MAC_TXFLCTL_PLT_MINUS28_Msk /* Pause time minus 28 slot times */
#define ETH_MAC_TXFLCTL_PLT_MINUS36_Pos   (5U)
#define ETH_MAC_TXFLCTL_PLT_MINUS36_Msk   (0x1UL << ETH_MAC_TXFLCTL_PLT_MINUS36_Pos) /*!< 0x00000020 */
#define ETH_MAC_TXFLCTL_PLT_MINUS36       ETH_MAC_TXFLCTL_PLT_MINUS36_Msk /* Pause time minus 36 slot times */
#define ETH_MAC_TXFLCTL_PLT_MINUS144_Pos  (4U)
#define ETH_MAC_TXFLCTL_PLT_MINUS144_Msk  (0x3UL << ETH_MAC_TXFLCTL_PLT_MINUS144_Pos) /*!< 0x00000030 */
#define ETH_MAC_TXFLCTL_PLT_MINUS144      ETH_MAC_TXFLCTL_PLT_MINUS144_Msk /* Pause time minus 144 slot times */
#define ETH_MAC_TXFLCTL_PLT_MINUS256_Pos  (6U)
#define ETH_MAC_TXFLCTL_PLT_MINUS256_Msk  (0x1UL << ETH_MAC_TXFLCTL_PLT_MINUS256_Pos) /*!< 0x00000040 */
#define ETH_MAC_TXFLCTL_PLT_MINUS256      ETH_MAC_TXFLCTL_PLT_MINUS256_Msk /* Pause time minus 256 slot times */
#define ETH_MAC_TXFLCTL_PLT_MINUS512_Pos  (4U)
#define ETH_MAC_TXFLCTL_PLT_MINUS512_Msk  (0x5UL << ETH_MAC_TXFLCTL_PLT_MINUS512_Pos) /*!< 0x00000050 */
#define ETH_MAC_TXFLCTL_PLT_MINUS512      ETH_MAC_TXFLCTL_PLT_MINUS512_Msk /* Pause time minus 512 slot times */

#define ETH_MAC_TXFLCTL_DZPQ_Pos          (7U)
#define ETH_MAC_TXFLCTL_DZPQ_Msk          (0x1UL << ETH_MAC_TXFLCTL_DZPQ_Pos) /*!< 0x00000080 */
#define ETH_MAC_TXFLCTL_DZPQ              ETH_MAC_TXFLCTL_DZPQ_Msk            /*!< Enable Zero-Quanta pause packet */

#define ETH_MAC_TXFLCTL_PT_Pos            (16U)
#define ETH_MAC_TXFLCTL_PT_Msk            (0xFFFFUL << ETH_MAC_TXFLCTL_PT_Pos) /*!< 0xffff0000 */
#define ETH_MAC_TXFLCTL_PT                ETH_MAC_TXFLCTL_PT_Msk
#define ETH_MAC_TXFLCTL_PT_0              (0x1UL << ETH_MAC_TXFLCTL_PT_Pos)    /*!< 0x00010000 */
#define ETH_MAC_TXFLCTL_PT_1              (0x2UL << ETH_MAC_TXFLCTL_PT_Pos)    /*!< 0x00020000 */
#define ETH_MAC_TXFLCTL_PT_2              (0x4UL << ETH_MAC_TXFLCTL_PT_Pos)    /*!< 0x00040000 */
#define ETH_MAC_TXFLCTL_PT_3              (0x8UL << ETH_MAC_TXFLCTL_PT_Pos)    /*!< 0x00080000 */
#define ETH_MAC_TXFLCTL_PT_4              (0x10UL << ETH_MAC_TXFLCTL_PT_Pos)   /*!< 0x00100000 */
#define ETH_MAC_TXFLCTL_PT_5              (0x20UL << ETH_MAC_TXFLCTL_PT_Pos)   /*!< 0x00200000 */
#define ETH_MAC_TXFLCTL_PT_6              (0x40UL << ETH_MAC_TXFLCTL_PT_Pos)   /*!< 0x00400000 */
#define ETH_MAC_TXFLCTL_PT_7              (0x80UL << ETH_MAC_TXFLCTL_PT_Pos)   /*!< 0x00800000 */
#define ETH_MAC_TXFLCTL_PT_8              (0x100UL << ETH_MAC_TXFLCTL_PT_Pos)  /*!< 0x01000000 */
#define ETH_MAC_TXFLCTL_PT_9              (0x200UL << ETH_MAC_TXFLCTL_PT_Pos)  /*!< 0x02000000 */
#define ETH_MAC_TXFLCTL_PT_10             (0x400UL << ETH_MAC_TXFLCTL_PT_Pos)  /*!< 0x04000000 */
#define ETH_MAC_TXFLCTL_PT_11             (0x800UL << ETH_MAC_TXFLCTL_PT_Pos)  /*!< 0x08000000 */
#define ETH_MAC_TXFLCTL_PT_12             (0x1000UL << ETH_MAC_TXFLCTL_PT_Pos) /*!< 0x10000000 */
#define ETH_MAC_TXFLCTL_PT_13             (0x2000UL << ETH_MAC_TXFLCTL_PT_Pos) /*!< 0x20000000 */
#define ETH_MAC_TXFLCTL_PT_14             (0x4000UL << ETH_MAC_TXFLCTL_PT_Pos) /*!< 0x40000000 */
#define ETH_MAC_TXFLCTL_PT_15             (0x8000UL << ETH_MAC_TXFLCTL_PT_Pos) /*!< 0x80000000 */

/****************  Bit definition for ETH_MAC_RXFLCTL register  ****************/
#define ETH_MAC_RXFLCTL_RFE_Pos           (0U)
#define ETH_MAC_RXFLCTL_RFE_Msk           (0x1UL << ETH_MAC_RXFLCTL_RFE_Pos) /*!< 0x00000001 */
#define ETH_MAC_RXFLCTL_RFE               ETH_MAC_RXFLCTL_RFE_Msk            /*!< Enable receive flow control */

#define ETH_MAC_RXFLCTL_UP_Pos            (1U)
#define ETH_MAC_RXFLCTL_UP_Msk            (0x1UL << ETH_MAC_RXFLCTL_UP_Pos) /*!< 0x00000020 */
#define ETH_MAC_RXFLCTL_UP                ETH_MAC_RXFLCTL_UP_Msk            /*!< Enable unicast pause packet detect */

/****************  Bit definition for ETH_MAC_IRSTU register  ****************/
#define ETH_MAC_IRSTU_PHYIS_Pos           (3U)
#define ETH_MAC_IRSTU_PHYIS_Msk           (0x1UL << ETH_MAC_IRSTU_PHYIS_Pos) /*!< 0x00000008 */
#define ETH_MAC_IRSTU_PHYIS               ETH_MAC_IRSTU_PHYIS_Msk            /*!< Enable PHY interrupt detected */

#define ETH_MAC_IRSTU_PMTIS_Pos           (4U)
#define ETH_MAC_IRSTU_PMTIS_Msk           (0x1UL << ETH_MAC_IRSTU_PMTIS_Pos) /*!< 0x00000010 */
#define ETH_MAC_IRSTU_PMTIS               ETH_MAC_IRSTU_PMTIS_Msk            /*!< PMT interrupt status active */

#define ETH_MAC_IRSTU_MMCIS_Pos           (8U)
#define ETH_MAC_IRSTU_MMCIS_Msk           (0x1UL << ETH_MAC_IRSTU_MMCIS_Pos) /*!< 0x00000100 */
#define ETH_MAC_IRSTU_MMCIS               ETH_MAC_IRSTU_MMCIS_Msk            /*!< MMC interrupt status active */

#define ETH_MAC_IRSTU_MMCRXIS_Pos         (9U)
#define ETH_MAC_IRSTU_MMCRXIS_Msk         (0x1UL << ETH_MAC_IRSTU_MMCRXIS_Pos) /*!< 0x0000200 */
#define ETH_MAC_IRSTU_MMCRXIS             ETH_MAC_IRSTU_MMCRXIS_Msk            /*!< MMC receive interrupt status active*/

#define ETH_MAC_IRSTU_MMCTXIS_Pos         (10U)
#define ETH_MAC_IRSTU_MMCTXIS_Msk         (0x1UL << ETH_MAC_IRSTU_MMCTXIS_Pos) /*!< 0x00000400 */
#define ETH_MAC_IRSTU_MMCTXIS             ETH_MAC_IRSTU_MMCTXIS_Msk            /*!< MMC transmit interrupt status active */

#define ETH_MAC_IRSTU_TSIS_Pos            (12U)
#define ETH_MAC_IRSTU_TSIS_Msk            (0x1UL << ETH_MAC_IRSTU_TSIS_Pos) /*!< 0x00001000 */
#define ETH_MAC_IRSTU_TSIS                ETH_MAC_IRSTU_TSIS_Msk            /*!< Timestamp interrupt status active*/

#define ETH_MAC_IRSTU_TXSISIS_Pos         (13U)
#define ETH_MAC_IRSTU_TXSISIS_Msk         (0x1UL << ETH_MAC_IRSTU_TXSISIS_Pos) /*!< 0x00002000 */
#define ETH_MAC_IRSTU_TXSISIS             ETH_MAC_IRSTU_TXSISIS_Msk            /*!< Transmit interrupt status active */

#define ETH_MAC_IRSTU_RXSISIS_Pos         (14U)
#define ETH_MAC_IRSTU_RXSISIS_Msk         (0x1UL << ETH_MAC_IRSTU_RXSISIS_Pos) /*!< 0x00004000 */
#define ETH_MAC_IRSTU_RXSISIS             ETH_MAC_IRSTU_RXSISIS_Msk            /*!< Receive interrupt status active */

#define ETH_MAC_IRSTU_MDIOIS_Pos          (18U)
#define ETH_MAC_IRSTU_MDIOIS_Msk          (0x1UL << ETH_MAC_IRSTU_MDIOIS_Pos) /*!< 0x00040000 */
#define ETH_MAC_IRSTU_MDIOIS              ETH_MAC_IRSTU_MDIOIS_Msk            /*!< MDIO interrupt status active */

/****************  Bit definition for ETH_MAC_IREN register  ****************/
#define ETH_MAC_IREN_PHYIE_Pos            (3U)
#define ETH_MAC_IREN_PHYIE_Msk            (0x1UL << ETH_MAC_IREN_PHYIE_Pos) /*!< 0x00000008 */
#define ETH_MAC_IREN_PHYIE                ETH_MAC_IREN_PHYIE_Msk            /*!< Enable PHY interrupt */

#define ETH_MAC_IREN_PMTIE_Pos            (4U)
#define ETH_MAC_IREN_PMTIE_Msk            (0x1UL << ETH_MAC_IREN_PMTIE_Pos) /*!< 0x00000010 */
#define ETH_MAC_IREN_PMTIE                ETH_MAC_IREN_PMTIE_Msk            /*!< PMT interrupt enable */

#define ETH_MAC_IREN_TSIE_Pos             (12U)
#define ETH_MAC_IREN_TSIE_Msk             (0x1UL << ETH_MAC_IREN_TSIE_Pos) /*!< 0x00001000 */
#define ETH_MAC_IREN_TSIE                 ETH_MAC_IREN_TSIE_Msk            /*!< Enbale Timpstamp interrupt */

#define ETH_MAC_IREN_TXSTSIE_Pos          (13U)
#define ETH_MAC_IREN_TXSTSIE_Msk          (0x1UL << ETH_MAC_IREN_TXSTSIE_Pos) /*!< 0x00002000 */
#define ETH_MAC_IREN_TXSTSIE              ETH_MAC_IREN_TXSTSIE_Msk            /*!< Enable transmit status interrupt */

#define ETH_MAC_IREN_RXSTSIE_Pos          (14U)
#define ETH_MAC_IREN_RXSTSIE_Msk          (0x1UL << ETH_MAC_IREN_RXSTSIE_Pos) /*!< 0x00004000 */
#define ETH_MAC_IREN_RXSTSIE              ETH_MAC_IREN_RXSTSIE_Msk            /*!< Enable receive status */

#define ETH_MAC_IREN_MDIOIE_Pos           (18U)
#define ETH_MAC_IREN_MDIOIE_Msk           (0x1UL << ETH_MAC_IREN_MDIOIE_Pos) /*!< 0x00040000 */
#define ETH_MAC_IREN_MDIOIE               ETH_MAC_IREN_MDIOIE_Msk            /*!< Enable MDIO interrupt status */

/****************  Bit definition for ETH_MAC_RXTXSTU register  ****************/
#define ETH_MAC_RXTXSTU_TJT_Pos           (0U)
#define ETH_MAC_RXTXSTU_TJT_Msk           (0x1UL << ETH_MAC_RXTXSTU_TJT_Pos) /*!< 0X00000001 */
#define ETH_MAC_RXTXSTU_TJT               ETH_MAC_RXTXSTU_TJT_Msk            /*!< Transmit jabber timeout occurred */

#define ETH_MAC_RXTXSTU_NCARR_Pos         (1U)
#define ETH_MAC_RXTXSTU_NCARR_Msk         (0x1UL << ETH_MAC_RXTXSTU_NCARR_Pos) /*!< 0x00000002 */
#define ETH_MAC_RXTXSTU_NCARR             ETH_MAC_RXTXSTU_NCARR_Msk            /*!< No carrier */

#define ETH_MAC_RXTXSTU_LCARR_Pos         (2U)
#define ETH_MAC_RXTXSTU_LCARR_Msk         (0x1UL << ETH_MAC_RXTXSTU_LCARR_Pos) /*!< 0x00000004 */
#define ETH_MAC_RXTXSTU_LCARR             ETH_MAC_RXTXSTU_LCARR_Msk            /*!< Loss of carrier */

#define ETH_MAC_RXTXSTU_EXDEF_Pos         (3U)
#define ETH_MAC_RXTXSTU_EXDEF_Msk         (0x1UL << ETH_MAC_RXTXSTU_EXDEF_Pos) /*!< 0x00000008 */
#define ETH_MAC_RXTXSTU_EXDEF             ETH_MAC_RXTXSTU_EXDEF_Msk            /*!< Excessive deferral */

#define ETH_MAC_RXTXSTU_LCOL_Pos          (4U)
#define ETH_MAC_RXTXSTU_LCOL_Msk          (0x1UL << ETH_MAC_RXTXSTU_LCOL_Pos) /*!< 0x00000010 */
#define ETH_MAC_RXTXSTU_LCOL              ETH_MAC_RXTXSTU_LCOL_Msk            /*!< Late collision is sensed */

#define ETH_MAC_RXTXSTU_EXCOL_Pos         (5U)
#define ETH_MAC_RXTXSTU_EXCOL_Msk         (0x1UL << ETH_MAC_RXTXSTU_EXDEF_Pos) /*!< 0x00000020 */
#define ETH_MAC_RXTXSTU_EXCOL             ETH_MAC_RXTXSTU_EXDEF_Msk            /*!< Excessive collosion is sensed */

#define ETH_MAC_RXTXSTU_RWT_Pos           (8U)
#define ETH_MAC_RXTXSTU_RWT_Msk           (0x1UL << ETH_MAC_RXTXSTU_RWT_Pos) /*!< 0x00000100 */
#define ETH_MAC_RXTXSTU_RWT               ETH_MAC_RXTXSTU_RWT_Msk            /*!< Receive watchdog timed out */

/****************  Bit definition for ETH_MAC_PMTCTLSTU register  ****************/
#define ETH_MAC_PMTCTLSTU_PWRDWN_Pos      (0U)
#define ETH_MAC_PMTCTLSTU_PWRDWN_Msk      (0x1UL << ETH_MAC_PMTCTLSTU_PWRDWN_Pos) /*!< 0x00000001 */
#define ETH_MAC_PMTCTLSTU_PWRDWN          ETH_MAC_PMTCTLSTU_PWRDWN_Msk /*!< Enable power down */

#define ETH_MAC_PMTCTLSTU_MGKPKTEN_Pos    (1U)
#define ETH_MAC_PMTCTLSTU_MGKPKTEN_Msk    (0x1UL << ETH_MAC_PMTCTLSTU_MGKPKTEN_Pos) /*!< 0x00000002 */
#define ETH_MAC_PMTCTLSTU_MGKPKTEN        ETH_MAC_PMTCTLSTU_MGKPKTEN_Msk /*!< Enable magic packet */

#define ETH_MAC_PMTCTLSTU_RWKPKTEN_Pos    (2U)
#define ETH_MAC_PMTCTLSTU_RWKPKTEN_Msk    (0x1UL << ETH_MAC_PMTCTLSTU_RWKPKTEN_Pos) /*!< 0x00000004 */
#define ETH_MAC_PMTCTLSTU_RWKPKTEN        ETH_MAC_PMTCTLSTU_RWKPKTEN_Msk /*!< Enable remote wake-up packet */

#define ETH_MAC_PMTCTLSTU_MGKPRCVD_Pos    (5U)
#define ETH_MAC_PMTCTLSTU_MGKPRCVD_Msk    (0x1UL << ETH_MAC_PMTCTLSTU_MGKPRCVD_Pos) /*!< 0x00000020 */
#define ETH_MAC_PMTCTLSTU_MGKPRCVD        ETH_MAC_PMTCTLSTU_MGKPRCVD_Msk /*!< Enable magic packet received */

#define ETH_MAC_PMTCTLSTU_RWKPRCVD_Pos    (6U)
#define ETH_MAC_PMTCTLSTU_RWKPRCVD_Msk    (0x1UL << ETH_MAC_PMTCTLSTU_RWKPRCVD_Pos) /*!< 0x00000040 */
#define ETH_MAC_PMTCTLSTU_RWKPRCVD        ETH_MAC_PMTCTLSTU_RWKPRCVD_Msk /*!< remote wake-up packet is received */

#define ETH_MAC_PMTCTLSTU_GLBLUCAST_Pos   (9U)
#define ETH_MAC_PMTCTLSTU_GLBLUCAST_Msk   (0x1UL << ETH_MAC_PMTCTLSTU_GLBLUCAST_Pos) /*!< 0x00000200*/
#define ETH_MAC_PMTCTLSTU_GLBLUCAST       ETH_MAC_PMTCTLSTU_GLBLUCAST_Msk /*!< Enable global unicast */

#define ETH_MAC_PMTCTLSTU_RWKPFE_Pos      (10U)
#define ETH_MAC_PMTCTLSTU_RWKPFE_Msk      (0x1UL << ETH_MAC_PMTCTLSTU_RWKPFE_Pos) /*!< 0x00000400 */
#define ETH_MAC_PMTCTLSTU_RWKPFE          ETH_MAC_PMTCTLSTU_RWKPFE_Msk /*!< Enable remote wake-up packet forwarding */

#define ETH_MAC_PMTCTLSTU_RWKPTR_Pos      (24U)
#define ETH_MAC_PMTCTLSTU_RWKPTR_Msk      (0x1FUL << ETH_MAC_PMTCTLSTU_RWKPTR_Pos) /*!< 0x1F000000 */
#define ETH_MAC_PMTCTLSTU_RWKPTR          ETH_MAC_PMTCTLSTU_RWKPTR_Msk

#define ETH_MAC_PMTCTLSTU_RWKFILTRST_Pos  (31U)
#define ETH_MAC_PMTCTLSTU_RWKFILTRST_Msk  (0x1UL << ETH_MAC_PMTCTLSTU_RWKFILTRST_Pos) /*!< 0x80000000 */
#define ETH_MAC_PMTCTLSTU_RWKFILTRST      ETH_MAC_PMTCTLSTU_RWKFILTRST_Msk          /* Remote Wake-Up Packet Filter Register Pointer Reset */

/****************  Bit definition for ETH_MAC_RWKPKTFILT register  ****************/
#define ETH_MAC_RWKPKTFILT_Pos       (0U)
#define ETH_MAC_RWKPKTFILT_Msk       (0xFFFFFFFFUL)


/****************  Bit definition for ETH_MAC_DBG register  ****************/
#define ETH_MAC_DBG_RPESTS_Pos            (0U)
#define ETH_MAC_DBG_RPESTS_Msk            (0x1UL << ETH_MAC_DBG_RPESTS_Pos) /*!< 0x00000001 */
#define ETH_MAC_DBG_RPESTS                ETH_MAC_DBG_RPESTS_Msk          /*!< MAC MII receive protocol engine status detected */

#define ETH_MAC_DBG_RFCFCSTS_Pos          (1U)
#define ETH_MAC_DBG_RFCFCSTS_Msk          (0x1UL << ETH_MAC_DBG_RFCFCSTS_Pos) /*!< 0x00000002 */
#define ETH_MAC_DBG_RFCFCSTS              ETH_MAC_DBG_RFCFCSTS_Msk          /*!< MAC receive packet controller fifo status */

#define ETH_MAC_DBG_TPESTS_Pos            (16U)
#define ETH_MAC_DBG_TPESTS_Msk            (0x1UL << ETH_MAC_DBG_TPESTS_Pos) /*!< 0x00010000 */
#define ETH_MAC_DBG_TPESTS                ETH_MAC_DBG_TPESTS_Msk          /*!< MAC mii transmit protocol engine status detected */

#define ETH_MAC_DBG_TFCSTS_Pos            (17U)
#define ETH_MAC_DBG_TFCSTS_Msk            (0x3UL << ETH_MAC_DBG_TFCSTS_Pos) /*!< 0x00030000 */
#define ETH_MAC_DBG_TFCSTS_0              (0x1UL << ETH_MAC_DBG_TFCSTS_Pos) /*!< 0x00010000 */
#define ETH_MAC_DBG_TFCSTS_1              (0x2UL << ETH_MAC_DBG_TFCSTS_Pos) /*!< 0x00020000 */

/****************  Bit definition for ETH_MAC_MDIOADDR register  ****************/
#define ETH_MAC_MDIOADDR_GB_Pos           (0U)
#define ETH_MAC_MDIOADDR_GB_Msk           (0x1UL << ETH_MAC_MDIOADDR_GB_Pos) /*!< 0x00000001 */
#define ETH_MAC_MDIOADDR_GB               ETH_MAC_MDIOADDR_GB_Msk /*!< Enable MII busy */

#define ETH_MAC_MDIOADDR_C45E_Pos         (1U)
#define ETH_MAC_MDIOADDR_C45E_Msk         (0x1UL << ETH_MAC_MDIOADDR_C45E_Pos) /*!< 0x00000002 */
#define ETH_MAC_MDIOADDR_C45E             ETH_MAC_MDIOADDR_C45E_Msk /*!< Clause 45 PHY is enabled */

#define ETH_MAC_MDIOADDR_GOC0_Pos         (2U)
#define ETH_MAC_MDIOADDR_GOC0_Msk         (0x1UL << ETH_MAC_MDIOADDR_GOC0_Pos) /*!< 0x00000004 */
#define ETH_MAC_MDIOADDR_GOC0             ETH_MAC_MDIOADDR_GOC0_Msk /*!< MII operation command 0 is enabled */

#define ETH_MAC_MDIOADDR_GOC1_Pos         (3U)
#define ETH_MAC_MDIOADDR_GOC1_Msk         (0x1UL << ETH_MAC_MDIOADDR_GOC1_Pos) /*!< 0x00000008 */
#define ETH_MAC_MDIOADDR_GOC1             ETH_MAC_MDIOADDR_GOC1_Msk /*!< MII operation command 1 id enabled */

#define ETH_MAC_MDIOADDR_GOC_WR_Pos       (2U)
#define ETH_MAC_MDIOADDR_GOC_WR_Msk       (0x1UL << ETH_MAC_MDIOADDR_GOC_WR_Pos) /*!< 0x00000004 */
#define ETH_MAC_MDIOADDR_GOC_WR           ETH_MAC_MDIOADDR_GOC_WR_Msk /*!< Wite */

#define ETH_MAC_MDIOADDR_GOC_RD_Pos       (2U)
#define ETH_MAC_MDIOADDR_GOC_RD_Msk       (0x3UL << ETH_MAC_MDIOADDR_GOC_RD_Pos) /*! < 0x0000000c */
#define ETH_MAC_MDIOADDR_GOC_RD           ETH_MAC_MDIOADDR_GOC_RD_Msk /* READ */

#define ETH_MAC_MDIOADDR_GOC_PRDIA_Pos    (3U)
#define ETH_MAC_MDIOADDR_GOC_PRDIA_Msk    (0x1UL << ETH_MAC_MDIOADDR_GOC_PRDIA_Pos) /*! 0x00000008 */
#define ETH_MAC_MDIOADDR_GOC_PRDIA        ETH_MAC_MDIOADDR_GOC_PRDIA_Msk /* Post Read Increment Address for Clause 45 PHY */

#define ETH_MAC_MDIOADDR_GOC_Pos          (2U)
#define ETH_MAC_MDIOADDR_GOC_Msk          (0x3UL << ETH_MAC_MDIOADDR_GOC_Pos) /*!< 0x0000000c */
#define ETH_MAC_MDIOADDR_GOC              ETH_MAC_MDIOADDR_GOC_Msk /*!< MII Operation Command */

#define ETH_MAC_MDIOADDR_SKAP_Pos         (4U)
#define ETH_MAC_MDIOADDR_SKAP_Msk         (0x1UL << ETH_MAC_MDIOADDR_SKAP_Pos) /*!< 0x00000010 */
#define ETH_MAC_MDIOADDR_SKAP             ETH_MAC_MDIOADDR_SKAP_Msk /*!< Enable skip address packet */

#define ETH_MAC_MDIOADDR_CR_Pos           (8U)
#define ETH_MAC_MDIOADDR_CR_Msk           (0xFUL << ETH_MAC_MDIOADDR_CR_Pos) /*!< 0x00000f00 */
#define ETH_MAC_MDIOADDR_CR               ETH_MAC_MDIOADDR_CR_Msk /* CSR Clock Range */
#define ETH_MAC_MDIOADDR_CR_DIV42         (0U)   /* CSR clock/42 */
#define ETH_MAC_MDIOADDR_CR_DIV62_Pos     (8U)
#define ETH_MAC_MDIOADDR_CR_DIV62_Msk     (0x1UL << ETH_MAC_MDIOADDR_CR_DIV62_Pos) /*!< 0x00000100 */
#define ETH_MAC_MDIOADDR_CR_DIV62         ETH_MAC_MDIOADDR_CR_DIV62_Msk /* CSR clock/62 */
#define ETH_MAC_MDIOADDR_CR_DIV16_Pos     (9U)
#define ETH_MAC_MDIOADDR_CR_DIV16_Msk     (0x1UL << ETH_MAC_MDIOADDR_CR_DIV16_Pos) /*!< 0x00000200 */
#define ETH_MAC_MDIOADDR_CR_DIV16         ETH_MAC_MDIOADDR_CR_DIV16_Msk /* CSR clock/16 */
#define ETH_MAC_MDIOADDR_CR_DIV26_Pos     (8U)
#define ETH_MAC_MDIOADDR_CR_DIV26_Msk     (0x3UL << ETH_MAC_MDIOADDR_CR_DIV26_Pos) /*!< 0x00000300 */
#define ETH_MAC_MDIOADDR_CR_DIV26         ETH_MAC_MDIOADDR_CR_DIV26_Msk /* CSR clock/26 */
#define ETH_MAC_MDIOADDR_CR_DIV102_Pos    (10U)
#define ETH_MAC_MDIOADDR_CR_DIV102_Msk    (0x1UL << ETH_MAC_MDIOADDR_CR_DIV102_Pos) /*!< 0x00000400 */
#define ETH_MAC_MDIOADDR_CR_DIV102        ETH_MAC_MDIOADDR_CR_DIV102_Msk /* CSR clock/102 */

#define ETH_MAC_MDIOADDR_CR_DIV4AR_Pos    (11U)
#define ETH_MAC_MDIOADDR_CR_DIV4AR_Msk    (0x1UL << ETH_MAC_MDIOADDR_CR_DIV4AR_Pos) /*!< 0x00000800 */
#define ETH_MAC_MDIOADDR_CR_DIV4AR        ETH_MAC_MDIOADDR_CR_DIV4AR_Msk /* CSR clock/4: MDC clock above range specified in IEEE */
#define ETH_MAC_MDIOADDR_CR_DIV6AR_Pos    (8U)
#define ETH_MAC_MDIOADDR_CR_DIV6AR_Msk    (0x9UL << ETH_MAC_MDIOADDR_CR_DIV6AR_Pos) /*!< 0x00000900 */
#define ETH_MAC_MDIOADDR_CR_DIV6AR        ETH_MAC_MDIOADDR_CR_DIV6AR_Msk /* CSR clock/6: MDC clock above range specified in IEEE */
#define ETH_MAC_MDIOADDR_CR_DIV8AR_Pos    (9U)
#define ETH_MAC_MDIOADDR_CR_DIV8AR_Msk    (0x5UL << ETH_MAC_MDIOADDR_CR_DIV8AR_Pos) /*!< 0x00000A00 */
#define ETH_MAC_MDIOADDR_CR_DIV8AR        ETH_MAC_MDIOADDR_CR_DIV8AR_Msk /* CSR clock/8: MDC clock above range specified in IEEE */
#define ETH_MAC_MDIOADDR_CR_DIV10AR_Pos   (8U)
#define ETH_MAC_MDIOADDR_CR_DIV10AR_Msk   (0xBUL << ETH_MAC_MDIOADDR_CR_DIV10AR_Pos) /*!< 0x00000B00 */
#define ETH_MAC_MDIOADDR_CR_DIV10AR       ETH_MAC_MDIOADDR_CR_DIV10AR_Msk /* CSR clock/10: MDC clock above range specified in IEEE */
#define ETH_MAC_MDIOADDR_CR_DIV12AR_Pos   (10U)
#define ETH_MAC_MDIOADDR_CR_DIV12AR_Msk   (0x3UL << ETH_MAC_MDIOADDR_CR_DIV12AR_Pos) /*!< 0x00000C00 */
#define ETH_MAC_MDIOADDR_CR_DIV12AR       ETH_MAC_MDIOADDR_CR_DIV12AR_Msk /* CSR clock/12: MDC clock above range specified in IEEE */
#define ETH_MAC_MDIOADDR_CR_DIV14AR_Pos   (8U)
#define ETH_MAC_MDIOADDR_CR_DIV14AR_Msk   (0xDUL << ETH_MAC_MDIOADDR_CR_DIV14AR_Pos) /*!< 0x00000D00 */
#define ETH_MAC_MDIOADDR_CR_DIV14AR       ETH_MAC_MDIOADDR_CR_DIV14AR_Msk /* CSR clock/14: MDC clock above range specified in IEEE */
#define ETH_MAC_MDIOADDR_CR_DIV16AR_Pos   (9U)
#define ETH_MAC_MDIOADDR_CR_DIV16AR_Msk   (0x7UL << ETH_MAC_MDIOADDR_CR_DIV16AR_Pos) /*!< 0x00000E00 */
#define ETH_MAC_MDIOADDR_CR_DIV16AR       ETH_MAC_MDIOADDR_CR_DIV16AR_Msk /* CSR clock/16: MDC clock above range specified in IEEE */
#define ETH_MAC_MDIOADDR_CR_DIV18AR_Pos   (8U)
#define ETH_MAC_MDIOADDR_CR_DIV18AR_Msk   (0xFUL << ETH_MAC_MDIOADDR_CR_DIV18AR_Pos) /*!< 0x00000F00 */
#define ETH_MAC_MDIOADDR_CR_DIV18AR       ETH_MAC_MDIOADDR_CR_DIV18AR_Msk /* CSR clock/18: MDC clock above range specified in IEEE */

#define ETH_MAC_MDIOADDR_NTC_Pos          (12U)
#define ETH_MAC_MDIOADDR_NTC_Msk          (0x3UL << ETH_MAC_MDIOADDR_NTC_Pos) /*!< 0x00003000 */
#define ETH_MAC_MDIOADDR_NTC              ETH_MAC_MDIOADDR_NTC_Msk /* Number of Trailing Clocks */

#define ETH_MAC_MDIOADDR_RDA_Pos          (16U)
#define ETH_MAC_MDIOADDR_RDA_Msk          (0x1FUL << ETH_MAC_MDIOADDR_RDA_Pos) /*!< 0x001f0000 */
#define ETH_MAC_MDIOADDR_RDA              ETH_MAC_MDIOADDR_RDA_Msk /* Register/Device Address */

#define ETH_MAC_MDIOADDR_PA_Pos           (21U)
#define ETH_MAC_MDIOADDR_PA_Msk           (0x1FUL << ETH_MAC_MDIOADDR_PA_Pos) /*!< 0x03E00000 */
#define ETH_MAC_MDIOADDR_PA               ETH_MAC_MDIOADDR_PA_Msk /* Physical Layer Address */

#define ETH_MAC_MDIOADDR_BTB_Pos          (26U)
#define ETH_MAC_MDIOADDR_BTB_Msk          (0x1UL << ETH_MAC_MDIOADDR_BTB_Pos) /*!< 0x04000000 */
#define ETH_MAC_MDIOADDR_BTB              ETH_MAC_MDIOADDR_BTB_Msk            /*!< Enable back to back transactions */

#define ETH_MAC_MDIOADDR_PSE_Pos          (27U)
#define ETH_MAC_MDIOADDR_PSE_Msk          (0x1UL << ETH_MAC_MDIOADDR_PSE_Pos) /*!<08000000 */
#define ETH_MAC_MDIOADDR_PSE              ETH_MAC_MDIOADDR_PSE_Msk /*!< Enable preamble suppression */

/****************  Bit definition for ETH_MAC_MDIODATA register  ****************/
#define ETH_MAC_MDIODATA_GD_Pos           (0U)
#define ETH_MAC_MDIODATA_GD_Msk           (0xFFFFUL << ETH_MAC_MDIODATA_GD_Pos) /*!< 0x0000ffff */
#define ETH_MAC_MDIODATA_GD               ETH_MAC_MDIODATA_GD_Msk


#define ETH_MAC_MDIODATA_RA_Pos           (16U)
#define ETH_MAC_MDIODATA_RA_Msk           (0xFFFFUL << ETH_MAC_MDIODATA_RA_Pos) /*!< 0xffff0000 */
#define ETH_MAC_MDIODATA_RA               ETH_MAC_MDIODATA_RA_Msk /*!< 0x00010000 */

/****************  Bit definition for ETH_MAC_SWCTL register  ****************/
#define ETH_MAC_SWCTL_RCWE_Pos            (0U)
#define ETH_MAC_SWCTL_RCWE_Msk            (0x1UL << ETH_MAC_SWCTL_RCWE_Pos) /*!< 0x00000001 */
#define ETH_MAC_SWCTL_RCWE                ETH_MAC_SWCTL_RCWE_Msk            /*!< Enable register clear on write 1 */

#define ETH_MAC_SWCTL_SEEN_Pos            (8U)
#define ETH_MAC_SWCTL_SEEN_Msk            (0x1UL << ETH_MAC_SWCTL_SEEN_Pos) /*!< 0x00000008 */
#define ETH_MAC_SWCTL_SEEN                ETH_MAC_SWCTL_SEEN_Msk            /*!< Slave error response is enabled */


/****************  Bit definition for ETH_MAC_ADDRH0 register  ****************/
#define ETH_MAC_ADDRH0_ADDRHI_Pos         (0U)
#define ETH_MAC_ADDRH0_ADDRHI_Msk         (0xFFFFUL << ETH_MAC_ADDRH0_ADDRHI_Pos) /*!< 0x0000ffff */
#define ETH_MAC_ADDRH0_ADDRHI             ETH_MAC_ADDRH0_ADDRHI_Msk /* MAC Address 0*/

#define ETH_MAC_ADDRH0_AE_Pos             (31U)
#define ETH_MAC_ADDRH0_AE_Msk             (0x1UL << ETH_MAC_ADDRH0_AE_Pos) /*!< 80000000 */
#define ETH_MAC_ADDRH0_AE                 ETH_MAC_ADDRH0_AE_Msk            /*!< Enable address */

/****************  Bit definition for ETH_MAC_ADDRL0 register  ****************/
#define ETH_MAC_ADDRL0_ADDRLO_Pos         (0U)
#define ETH_MAC_ADDRL0_ADDRLO_Msk         (0xFFFFFFFFUL << ETH_MAC_ADDRL0_ADDRLO_Pos) /*!< 0xffffffff */
#define ETH_MAC_ADDRL0_ADDRLO             ETH_MAC_ADDRL0_ADDRLO_Msk  /* MAC Address 0*/


/****************  Bit definition for ETH_MAC_ADDRH1 register  ****************/
#define ETH_MAC_ADDRH1_ADDRHI_Pos         (0U)
#define ETH_MAC_ADDRH1_ADDRHI_Msk         (0xFFFFUL << ETH_MAC_ADDRH1_ADDRHI_Pos) /*!< 0x0000ffff */
#define ETH_MAC_ADDRH1_ADDRHI             ETH_MAC_ADDRH1_ADDRHI_Msk /* MAC Address 1*/

#define ETH_MAC_ADDRH1_MBC_Pos            (24U)
#define ETH_MAC_ADDRH1_MBC_Msk            (0x3FUL << ETH_MAC_ADDRH1_MBC_Pos)  /*!< 0x003f0000 */
#define ETH_MAC_ADDRH1_MBC                ETH_MAC_ADDRH1_MBC_Msk /* Mask Byte Control */

#define ETH_MAC_ADDRH1_SA_Pos             (30U)
#define ETH_MAC_ADDRH1_SA_Msk             (0x1UL << ETH_MAC_ADDRH1_SA_Pos) /*!< 0x40000000 */
#define ETH_MAC_ADDRH1_SA                 ETH_MAC_ADDRH1_SA_Msk            /*!< Compare with source address */

#define ETH_MAC_ADDRH1_AE_Pos             (31U)
#define ETH_MAC_ADDRH1_AE_Msk             (0x1UL << ETH_MAC_ADDRH1_AE_Pos) /*!< 80000000 */
#define ETH_MAC_ADDRH1_AE                 ETH_MAC_ADDRH1_AE_Msk            /*!< Enable address */

/****************  Bit definition for ETH_MAC_ADDRL1 register  ****************/
#define ETH_MAC_ADDRL1_ADDRLO_Pos         (0U)
#define ETH_MAC_ADDRL1_ADDRLO_Msk         (0xFFFFFFFFUL << ETH_MAC_ADDRL1_ADDRLO_Pos) /*!< 0xffffffff */
#define ETH_MAC_ADDRL1_ADDRLO             ETH_MAC_ADDRL1_ADDRLO_Msk /* MAC Address 1*/


/****************  Bit definition for ETH_MAC_ADDRH2 register  ****************/
#define ETH_MAC_ADDRH2_ADDRHI_Pos         (0U)
#define ETH_MAC_ADDRH2_ADDRHI_Msk         (0xFFFFUL << ETH_MAC_ADDRH2_ADDRHI_Pos) /*!< 0x0000ffff */
#define ETH_MAC_ADDRH2_ADDRHI             ETH_MAC_ADDRH2_ADDRHI_Msk /* MAC Address 1*/

#define ETH_MAC_ADDRH2_MBC_Pos            (24U)
#define ETH_MAC_ADDRH2_MBC_Msk            (0x3FUL << ETH_MAC_ADDRH2_MBC_Pos)  /*!< 0x003f0000 */
#define ETH_MAC_ADDRH2_MBC                ETH_MACA2HR_MBC_Msk /* Mask Byte Control */

#define ETH_MAC_ADDRH2_SA_Pos             (30U)
#define ETH_MAC_ADDRH2_SA_Msk             (0x1UL << ETH_MAC_ADDRH2_SA_Pos) /*!< 0x40000000 */
#define ETH_MAC_ADDRH2_SA                 ETH_MAC_ADDRH2_SA_Msk            /*!< Compare with source address */

#define ETH_MAC_ADDRH2_AE_Pos             (31U)
#define ETH_MAC_ADDRH2_AE_Msk             (0x1UL << ETH_MAC_ADDRH2_AE_Pos) /*!< 80000000 */
#define ETH_MAC_ADDRH2_AE                 ETH_MAC_ADDRH2_AE_Msk            /*!< Enable address */

/****************  Bit definition for ETH_MAC_ADDRL2 register  ****************/
#define ETH_MAC_ADDRL2_ADDRLO_Pos         (0U)
#define ETH_MAC_ADDRL2_ADDRLO_Msk         (0xFFFFFFFFUL << ETH_MAC_ADDRL2_ADDRLO_Pos) /*!< 0xffffffff */
#define ETH_MAC_ADDRL2_ADDRLO             ETH_MAC_ADDRL2_ADDRLO_Msk /* MAC Address 2*/

/****************  Bit definition for ETH_MAC_ADDRH3 register  ****************/
#define ETH_MAC_ADDRH3_ADDRHI_Pos         (0U)
#define ETH_MAC_ADDRH3_ADDRHI_Msk         (0xFFFFUL << ETH_MAC_ADDRH3_ADDRHI_Pos) /*!< 0x0000ffff */
#define ETH_MAC_ADDRH3_ADDRHI             ETH_MAC_ADDRH3_ADDRHI_Msk /* MAC Address 1*/

#define ETH_MAC_ADDRH3_MBC_Pos            (24U)
#define ETH_MAC_ADDRH3_MBC_Msk            (0x3FUL << ETH_MAC_ADDRH3_MBC_Pos)  /*!< 0x003f0000 */
#define ETH_MAC_ADDRH3_MBC                ETH_MAC_ADDRH3_MBC_Msk /* Mask Byte Control */

#define ETH_MAC_ADDRH3_SA_Pos             (30U)
#define ETH_MAC_ADDRH3_SA_Msk             (0x1UL << ETH_MAC_ADDRH3_SA_Pos) /*!< 0x40000000 */
#define ETH_MAC_ADDRH3_SA                 ETH_MAC_ADDRH3_SA_Msk            /*!< Compare with source address */

#define ETH_MAC_ADDRH3_AE_Pos             (31U)
#define ETH_MAC_ADDRH3_AE_Msk             (0x1UL << ETH_MAC_ADDRH3_AE_Pos) /*!< 80000000 */
#define ETH_MAC_ADDRH3_AE                 ETH_MAC_ADDRH3_AE_Msk            /*!< Enable address */

/****************  Bit definition for ETH_MAC_ADDRL3 register  ****************/
#define ETH_MAC_ADDRL3_ADDRLO_Pos         (0U)
#define ETH_MAC_ADDRL3_ADDRLO_Msk         (0xFFFFFFFFUL << ETH_MAC_ADDRL3_ADDRLO_Pos) /*!< 0xffffffff */
#define ETH_MAC_ADDRL3_ADDRLO             ETH_MAC_ADDRL3_ADDRLO_Msk /* MAC Address 3*/

/* Bit definition for Ethernet MAC Address High Register */
#define ETH_MAC_ADDRH_AE_Pos                             (31U)
#define ETH_MAC_ADDRH_AE_Msk                             (0x1UL << ETH_MAC_ADDRH_AE_Pos) /*!< 0x80000000 */
#define ETH_MAC_ADDRH_AE                                 ETH_MAC_ADDRH_AE_Msk        /* Address enable */
#define ETH_MAC_ADDRH_SA_Pos                             (30U)
#define ETH_MAC_ADDRH_SA_Msk                             (0x1UL << ETH_MAC_ADDRH_SA_Pos) /*!< 0x40000000 */
#define ETH_MAC_ADDRH_SA                                 ETH_MAC_ADDRH_SA_Msk        /* Source address */
#define ETH_MAC_ADDRH_MBC_Pos                            (24U)
#define ETH_MAC_ADDRH_MBC_Msk                            (0x3FUL << ETH_MAC_ADDRH_MBC_Pos) /*!< 0x3F000000 */
#define ETH_MAC_ADDRH_MBC                                ETH_MAC_ADDRH_MBC_Msk       /* Mask byte control: bits to mask for comparison of the MAC Address bytes */
#define ETH_MAC_ADDRH_MBC_HBITS15_8                      (0x20000000U)   /* Mask MAC Address high reg bits [15:8] */
#define ETH_MAC_ADDRH_MBC_HBITS7_0                       (0x10000000U)   /* Mask MAC Address high reg bits [7:0] */
#define ETH_MAC_ADDRH_MBC_LBITS31_24                     (0x08000000U)   /* Mask MAC Address low reg bits [31:24] */
#define ETH_MAC_ADDRH_MBC_LBITS23_16                     (0x04000000U)   /* Mask MAC Address low reg bits [23:16] */
#define ETH_MAC_ADDRH_MBC_LBITS15_8                      (0x02000000U)   /* Mask MAC Address low reg bits [15:8] */
#define ETH_MAC_ADDRH_MBC_LBITS7_0                       (0x01000000U)   /* Mask MAC Address low reg bits [7:0] */
#define ETH_MAC_ADDRH_MACAH_Pos                          (0U)
#define ETH_MAC_ADDRH_MACAH_Msk                          (0xFFFFUL << ETH_MAC_ADDRH_MACAH_Pos) /*!< 0x0000FFFF */
#define ETH_MAC_ADDRH_MACAH                              ETH_MAC_ADDRH_MACAH_Msk     /* MAC address high */

/* Bit definition for Ethernet MAC Address Low Register */
#define ETH_MAC_ADDRL_MACAL_Pos                          (0U)
#define ETH_MAC_ADDRL_MACAL_Msk                          (0xFFFFFFFFUL << ETH_MAC_ADDRL_MACAL_Pos) /*!< 0xFFFFFFFF */
#define ETH_MAC_ADDRL_MACAL                              ETH_MAC_ADDRL_MACAL_Msk     /* MAC address low */



/****************  Bit definition for ETH_MMC_CTL register  ****************/
#define ETH_MMC_CTL_CNTRST_Pos            (0U)
#define ETH_MMC_CTL_CNTRST_Msk            (0x1UL << ETH_MMC_CTL_CNTRST_Pos) /*!< 0x00000001 */
#define ETH_MMC_CTL_CNTRST                ETH_MMC_CTL_CNTRST_Msk /*!< All counters are reset */

#define ETH_MMC_CTL_CNTSTOPRO_Pos         (1U)
#define ETH_MMC_CTL_CNTSTOPRO_Msk         (0x1UL << ETH_MMC_CTL_CNTSTOPRO_Pos) /*!< 0x00000002 */
#define ETH_MMC_CTL_CNTSTOPRO             ETH_MMC_CTL_CNTSTOPRO_Msk /*!< Counter stop rollover is enabled */

#define ETH_MMC_CTL_RSTONRD_Pos           (2U)
#define ETH_MMC_CTL_RSTONRD_Msk           (0x1UL << ETH_MMC_CTL_RSTONRD_Pos) /*!< 0x00000004 */
#define ETH_MMC_CTL_RSTONRD               ETH_MMC_CTL_RSTONRD_Msk /*!< Reset on read is enabled */

#define ETH_MMC_CTL_CNTPRST_Pos           (4U)
#define ETH_MMC_CTL_CNTPRST_Msk           (0x1UL << ETH_MMC_CTL_CNTPRST_Pos) /*!< 0x00000010 */
#define ETH_MMC_CTL_CNTPRST               ETH_MMC_CTL_CNTPRST_Msk /* Counters Reset */

#define ETH_MMC_CTL_CNTFREEZ_Pos          (3U)
#define ETH_MMC_CTL_CNTFREEZ_Msk          (0x1UL << ETH_MMC_CTL_CNTFREEZ_Pos) /*!< 0x00000008 */
#define ETH_MMC_CTL_CNTFREEZ              ETH_MMC_CTL_CNTFREEZ_Msk /*!< MMC counter freeze is enable */

#define ETH_MMC_CTL_CNTPRSTLVL_Pos        (5U)
#define ETH_MMC_CTL_CNTPRSTLVL_Msk        (0x1UL << ETH_MMC_CTL_CNTPRSTLVL_Pos) /*!< 0x00000010 */
#define ETH_MMC_CTL_CNTPRSTLVL            ETH_MMC_CTL_CNTPRSTLVL_Msk /*!< Full-half preset is enabled */

#define ETH_MMC_CTL_UCDBC_Pos             (8U)
#define ETH_MMC_CTL_UCDBC_Msk             (0x1UL << ETH_MMC_CTL_UCDBC_Pos) /*!< 0x00000100 */
#define ETH_MMC_CTL_UCDBC                 ETH_MMC_CTL_UCDBC_Msk          /*!< Update MMC counters for dropped broadcast packets is enabled */

/****************  Bit definition for ETH_MMC_RXIR register  ****************/

#define ETH_MMC_RXIR_RXCRCERPIS_Pos        (5U)
#define ETH_MMC_RXIR_RXCRCERPIS_Msk        (0x1UL << ETH_MMC_RXIR_RXCRCERPIS_Pos) /*!< 0x00000020 */
#define ETH_MMC_RXIR_RXCRCERPIS            ETH_MMC_RXIR_RXCRCERPIS_Msk          /*!< MMC receive CRC error packet counter intrrupt */

#define ETH_MMC_RXIR_RXALGNERPIS_Pos       (6U)
#define ETH_MMC_RXIR_RXALGNERPIS_Msk       (0x1UL << ETH_MMC_RXIR_RXALGNERPIS_Pos) /*!< 0x00000040 */
#define ETH_MMC_RXIR_RXALGNERPIS           ETH_MMC_RXIR_RXALGNERPIS_Msk          /*!< MMC receive alignment error packet counter interrupt */

#define ETH_MMC_RXIR_RXUCGPIS_Pos          (17U)
#define ETH_MMC_RXIR_RXUCGPIS_Msk          (0x1UL << ETH_MMC_RXIR_RXUCGPIS_Pos) /*!< 0x00010000 */
#define ETH_MMC_RXIR_RXUCGPIS              ETH_MMC_RXIR_RXUCGPIS_Msk         /*!< MMC receive unicast good  packet counter interrupt */

/****************  Bit definition for ETH_MMC_TXIR register  ****************/
#define ETH_MMC_TXIR_TXSCOLGPIS_Pos        (14U)
#define ETH_MMC_TXIR_TXSCOLGPIS_Msk        (0x1UL << ETH_MMC_TXIR_TXSCOLGPIS_Pos) /*!< 0x00004000 */
#define ETH_MMC_TXIR_TXSCOLGPIS            ETH_MMC_TXIR_TXSCOLGPIS_Msk /*!< MMC transmit single collision good packet counter interrupt*/

#define ETH_MMC_TXIR_TXMCOLGPIS_Pos        (15U)
#define ETH_MMC_TXIR_TXMCOLGPIS_Msk        (0x1UL << ETH_MMC_TXIR_TXMCOLGPIS_Pos) /*!< 0x00008000 */
#define ETH_MMC_TXIR_TXMCOLGPIS            ETH_MMC_TXIR_TXMCOLGPIS_Msk /*!< MMC transmit multiple collision good packet counter interrupt*/

#define ETH_MMC_TXIR_TXGPKTIS_Pos          (21U)
#define ETH_MMC_TXIR_TXGPKTIS_Msk          (0x1UL << ETH_MMC_TXIR_TXGPKTIS_Pos) /*!< 0x00200000 */
#define ETH_MMC_TXIR_TXGPKTIS              ETH_MMC_TXIR_TXGPKTIS_Msk /*!< MMC transmit good packet counter interrupt */

/****************  Bit definition for ETH_MMC_RXIRMSK register  ****************/
#define ETH_MMC_RXIRMSK_RXCRCERPIM_Pos     (5U)
#define ETH_MMC_RXIRMSK_RXCRCERPIM_Msk     (0x1UL << ETH_MMC_RXIRMSK_RXCRCERPIM_Pos) /*!< 0x00000020 */
#define ETH_MMC_RXIRMSK_RXCRCERPIM         ETH_MMC_RXIRMSK_RXCRCERPIM_Msk /*!< MMC receive CRC error pkt counter interrupt mask en */

#define ETH_MMC_RXIRMSK_RXALGNERPIM_Pos    (6U)
#define ETH_MMC_RXIRMSK_RXALGNERPIM_Msk    (0x1UL << ETH_MMC_RXIRMSK_RXALGNERPIM_Pos) /*!< 0x00000040 */
#define ETH_MMC_RXIRMSK_RXALGNERPIM        ETH_MMC_RXIRMSK_RXALGNERPIM_Msk /*!< MMC receive alignment error pkt counter interrupt mask en */

#define ETH_MMC_RXIRMSK_RXUCGPIM_Pos       (17U)
#define ETH_MMC_RXIRMSK_RXUCGPIM_Msk       (0x1UL << ETH_MMC_RXIRMSK_RXUCGPIM_Pos) /*!< 0x00020000 */
#define ETH_MMC_RXIRMSK_RXUCGPIM           ETH_MMC_RXIRMSK_RXUCGPIM_Msk /*!< MMC receive unicast good pkt counter interrupt mask */

/****************  Bit definition for ETH_MMC_TXIRMSK register  ****************/
#define ETH_MMC_TXIRMSK_TXSCOLGPIM_Pos     (14U)
#define ETH_MMC_TXIRMSK_TXSCOLGPIM_Msk     (0x1UL << ETH_MMC_TXIRMSK_TXSCOLGPIM_Pos) /*!< 0x00004000 */
#define ETH_MMC_TXIRMSK_TXSCOLGPIM         ETH_MMC_TXIRMSK_TXSCOLGPIM_Msk /*!< MMC transmit single collision good packet counter interrupt mask */

#define ETH_MMC_TXIRMSK_TXMCOLGPIM_Pos     (15U)
#define ETH_MMC_TXIRMSK_TXMCOLGPIM_Msk     (0x1UL << ETH_MMC_TXIRMSK_TXMCOLGPIM_Pos) /*!0x00008000 */
#define ETH_MMC_TXIRMSK_TXMCOLGPIM         ETH_MMC_TXIRMSK_TXMCOLGPIM_Msk /*!< MMC transmit good packet counter interrupt mask is enabled */

/****************  Bit definition for ETH_MMC_TXSCGP register  ****************/
#define ETH_MMC_TXSCGP_TXSNGLCOLG_Pos      (0U)
#define ETH_MMC_TXSCGP_TXSNGLCOLG_Msk      (0xFFFFFFFFUL << ETH_MMC_TXSCGP_TXSNGLCOLG_Pos ) /*!< 0xffffffff */
#define ETH_MMC_TXSCGP_TXSNGLCOLG          ETH_MMC_TXSCGP_TXSNGLCOLG_Msk


/****************  Bit definition for ETH_MMC_TXMCGP register  ****************/
#define ETH_MMC_TXMCGP_TXMULTCOLG_Pos     (0U)
#define ETH_MMC_TXMCGP_TXMULTCOLG_Msk     (0xFFFFFFFFUL <<  ETH_MMC_TXMCGP_TXMULTCOLG_Pos) /*!< 0xffffffff */
#define ETH_MMC_TXMCGP_TXMULTCOLG         ETH_MMC_TXMCGP_TXMULTCOLG_Msk


/****************  Bit definition for ETH_MMC_TXGP register  ****************/
#define ETH_MMC_TXGP_TXPKTG_Pos         (0U)
#define ETH_MMC_TXGP_TXPKTG_Msk         (0xFFFFFFFFUL <<  ETH_MMC_TXGP_TXPKTG_Pos) /*!< 0xffffffff */
#define ETH_MMC_TXGP_TXPKTG             ETH_MMC_TXGP_TXPKTG_Msk


/****************  Bit definition for ETH_MMC_RXCRCERRP register  ****************/
#define ETH_MMC_RXCRCERRP_RXCRCERR_Pos  (0U)
#define ETH_MMC_RXCRCERRP_RXCRCERR_Msk  (0xFFFFFFFFUL << ETH_MMC_RXCRCERRP_RXCRCERR_Pos)
#define ETH_MMC_RXCRCERRP_RXCRCERR      ETH_MMC_RXCRCERRP_RXCRCERR_Msk

/****************  Bit definition for ETH_MMC_RXALGERRP register  ****************/
#define ETH_MMC_RXALGERRP_RXALGNERR_Pos  (0U)
#define ETH_MMC_RXALGERRP_RXALGNERR_Msk  (0xFFFFFFFFUL << ETH_MMC_RXALGERRP_RXALGNERR_Pos)
#define ETH_MMC_RXALGERRP_RXALGNERR      ETH_MMC_RXALGERRP_RXALGNERR_Msk

/****************  Bit definition for ETH_MMC_RXGUP register  ****************/
#define ETH_MMC_RXGUP_RXUCASTG_Pos    (0U)
#define ETH_MMC_RXGUP_RXUCASTG_Msk    (0xFFFFFFFFUL << ETH_MMC_RXGUP_RXUCASTG_Pos)
#define ETH_MMC_RXGUP_RXUCASTG        ETH_MMC_RXGUP_RXUCASTG_Msk

/****************  Bit definition for ETH_PTP_TSCTL register  ****************/
#define ETH_PTP_TMSTMPCTL_TSENA_Pos    (0U)
#define ETH_PTP_TMSTMPCTL_TSENA_Msk    (0x1UL << ETH_PTP_TMSTMPCTL_TSENA_Pos)  /*!< 0x00000001 */
#define ETH_PTP_TMSTMPCTL_TSENA        ETH_PTP_TMSTMPCTL_TSENA_Msk /*!< Timestamp is enable */
#define ETH_PTP_TSCTL_TSENA_Pos        ETH_PTP_TMSTMPCTL_TSENA_Pos
#define ETH_PTP_TSCTL_TSENA_Msk        ETH_PTP_TMSTMPCTL_TSENA_Msk
#define ETH_PTP_TSCTL_TSENA            ETH_PTP_TMSTMPCTL_TSENA

#define ETH_PTP_TMSTMPCTL_TSCFUPDT_Pos (1U)
#define ETH_PTP_TMSTMPCTL_TSCFUPDT_Msk (0x1UL << ETH_PTP_TMSTMPCTL_TSCFUPDT_Pos) /*!< 0x00000002 */
#define ETH_PTP_TMSTMPCTL_TSCFUPDT     ETH_PTP_TMSTMPCTL_TSCFUPDT_Msk  /*!< Fine method is used to update system timestamp */
#define ETH_PTP_TSCTL_TSCFUPDT_Pos     ETH_PTP_TMSTMPCTL_TSCFUPDT_Pos
#define ETH_PTP_TSCTL_TSCFUPDT_Msk     ETH_PTP_TMSTMPCTL_TSCFUPDT_Msk
#define ETH_PTP_TSCTL_TSCFUPDT         ETH_PTP_TMSTMPCTL_TSCFUPDT

#define ETH_PTP_TMSTMPCTL_TSINIT_Pos   (2U)
#define ETH_PTP_TMSTMPCTL_TSINIT_Msk   (0x1UL << ETH_PTP_TMSTMPCTL_TSINIT_Pos) /*!< 0x00000004 */
#define ETH_PTP_TMSTMPCTL_TSINIT       ETH_PTP_TMSTMPCTL_TSINIT_Msk  /*!< Timestamp is initialized */
#define ETH_PTP_TSCTL_TSINIT_Pos       ETH_PTP_TMSTMPCTL_TSINIT_Pos
#define ETH_PTP_TSCTL_TSINIT_Msk       ETH_PTP_TMSTMPCTL_TSINIT_Msk
#define ETH_PTP_TSCTL_TSINIT           ETH_PTP_TMSTMPCTL_TSINIT

#define ETH_PTP_TMSTMPCTL_TSUPDT_Pos   (3U)
#define ETH_PTP_TMSTMPCTL_TSUPDT_Msk   (0x1UL << ETH_PTP_TMSTMPCTL_TSUPDT_Pos) /*!< 0x00000008 */
#define ETH_PTP_TMSTMPCTL_TSUPDT       ETH_PTP_TMSTMPCTL_TSUPDT_Msk          /*!< Timestamp is updated */
#define ETH_PTP_TSCTL_TSUPDT_Pos       ETH_PTP_TMSTMPCTL_TSUPDT_Pos
#define ETH_PTP_TSCTL_TSUPDT_Msk       ETH_PTP_TMSTMPCTL_TSUPDT_Msk
#define ETH_PTP_TSCTL_TSUPDT           ETH_PTP_TMSTMPCTL_TSUPDT


#define ETH_PTP_TMSTMPCTL_TSTRIG_Pos   (4U)
#define ETH_PTP_TMSTMPCTL_TSTRIG_Msk   (0x1UL << ETH_PTP_TMSTMPCTL_TSTRIG_Pos) /*!< 0x00000010 */
#define ETH_PTP_TMSTMPCTL_TSTRIG       ETH_PTP_TMSTMPCTL_TSTRIG_Msk          /*!< Timestamp interrupt trigger is enabled */
#define ETH_PTP_TSCTL_TSTRIG_Pos       ETH_PTP_TMSTMPCTL_TSTRIG_Pos
#define ETH_PTP_TSCTL_TSTRIG_Msk       ETH_PTP_TMSTMPCTL_TSTRIG_Msk
#define ETH_PTP_TSCTL_TSTRIG           ETH_PTP_TMSTMPCTL_TSTRIG

#define ETH_PTP_TMSTMPCTL_TSADDREG_Pos (5U)
#define ETH_PTP_TMSTMPCTL_TSADDREG_Msk (0x1UL << ETH_PTP_TMSTMPCTL_TSADDREG_Pos) /*!< 0x00000020 */
#define ETH_PTP_TMSTMPCTL_TSADDREG     ETH_PTP_TMSTMPCTL_TSADDREG_Msk          /*!< Addend register is updated */
#define ETH_PTP_TSCTL_TSADDREG_Pos     ETH_PTP_TMSTMPCTL_TSADDREG_Pos
#define ETH_PTP_TSCTL_TSADDREG_Msk     ETH_PTP_TMSTMPCTL_TSADDREG_Msk
#define ETH_PTP_TSCTL_TSADDREG         ETH_PTP_TMSTMPCTL_TSADDREG

#define ETH_PTP_TMSTMPCTL_TSENALL_Pos  (8U)
#define ETH_PTP_TMSTMPCTL_TSENALL_Msk  (0x1UL << ETH_PTP_TMSTMPCTL_TSENALL_Pos) /*!< 0x00000100 */
#define ETH_PTP_TMSTMPCTL_TSENALL      ETH_PTP_TMSTMPCTL_TSENALL_Msk          /*!< Timestamp for all packets enabled */
#define ETH_PTP_TSCTL_TSENALL_Pos      ETH_PTP_TMSTMPCTL_TSENALL_Pos
#define ETH_PTP_TSCTL_TSENALL_Msk      ETH_PTP_TMSTMPCTL_TSENALL_Msk
#define ETH_PTP_TSCTL_TSENALL          ETH_PTP_TMSTMPCTL_TSENALL

#define ETH_PTP_TMSTMPCTL_TSCTRLSSR_Pos (9U)
#define ETH_PTP_TMSTMPCTL_TSCTRLSSR_Msk (0x1UL << ETH_PTP_TMSTMPCTL_TSCTRLSSR_Pos) /*!< 0x00000200 */
#define ETH_PTP_TMSTMPCTL_TSCTRLSSR     ETH_PTP_TMSTMPCTL_TSCTRLSSR_Msk /*!< Timestamp digital or binary rollover control is enable */
#define ETH_PTP_TSCTL_TSCTRLSSR_Pos     ETH_PTP_TMSTMPCTL_TSCTRLSSR_Pos
#define ETH_PTP_TSCTL_TSCTRLSSR_Msk     ETH_PTP_TMSTMPCTL_TSCTRLSSR_Msk
#define ETH_PTP_TSCTL_TSCTRLSSR         ETH_PTP_TMSTMPCTL_TSCTRLSSR

#define ETH_PTP_TMSTMPCTL_TSVER2ENA_Pos (10U)
#define ETH_PTP_TMSTMPCTL_TSVER2ENA_Msk (0x1UL << ETH_PTP_TMSTMPCTL_TSVER2ENA_Pos) /*!< 0x00000400 */
#define ETH_PTP_TMSTMPCTL_TSVER2ENA     ETH_PTP_TMSTMPCTL_TSVER2ENA_Msk /*!< PTP packet processign for version2 format is enable */
#define ETH_PTP_TSCTL_TSVER2ENA_Pos     ETH_PTP_TMSTMPCTL_TSVER2ENA_Pos
#define ETH_PTP_TSCTL_TSVER2ENA_Msk     ETH_PTP_TMSTMPCTL_TSVER2ENA_Msk
#define ETH_PTP_TSCTL_TSVER2ENA         ETH_PTP_TMSTMPCTL_TSVER2ENA

#define ETH_PTP_TSCTL_TSIPENA_Pos       (11U)
#define ETH_PTP_TSCTL_TSIPENA_Msk       (0x1UL << ETH_PTP_TSCTL_TSIPENA_Pos) /*!< 0x00000800 */
#define ETH_PTP_TSCTL_TSIPENA           ETH_PTP_TSCTL_TSIPENA_Msk/*!<Enable Processing of PTP over Ethernet Packets */

#define ETH_PTP_TMSTMPCTL_TSIPV6ENA_Pos (12U)
#define ETH_PTP_TMSTMPCTL_TSIPV6ENA_Msk (0x1UL << ETH_PTP_TMSTMPCTL_TSIPV6ENA_Pos) /*!< 0x00001000 */
#define ETH_PTP_TMSTMPCTL_TSIPV6ENA     ETH_PTP_TMSTMPCTL_TSIPV6ENA_Msk /*!< Processing of PTP packets sent over IPv6-UDP is enable */
#define ETH_PTP_TSCTL_TSIPV6ENA_Pos     ETH_PTP_TMSTMPCTL_TSIPV6ENA_Pos
#define ETH_PTP_TSCTL_TSIPV6ENA_Msk     ETH_PTP_TMSTMPCTL_TSIPV6ENA_Msk
#define ETH_PTP_TSCTL_TSIPV6ENA         ETH_PTP_TMSTMPCTL_TSIPV6ENA

#define ETH_PTP_TMSTMPCTL_TSIPV4ENA_Pos (13U)
#define ETH_PTP_TMSTMPCTL_TSIPV4ENA_Msk (0x1UL << ETH_PTP_TMSTMPCTL_TSIPV4ENA_Pos) /*!< 0x00002000 */
#define ETH_PTP_TMSTMPCTL_TSIPV4ENA     ETH_PTP_TMSTMPCTL_TSIPV4ENA_Msk /*!< Processing of PTP packets sent over IPV4-UDP is enable */
#define ETH_PTP_TSCTL_TSIPV4ENA_Pos     ETH_PTP_TMSTMPCTL_TSIPV4ENA_Pos
#define ETH_PTP_TSCTL_TSIPV4ENA_Msk     ETH_PTP_TMSTMPCTL_TSIPV4ENA_Msk
#define ETH_PTP_TSCTL_TSIPV4ENA         ETH_PTP_TMSTMPCTL_TSIPV4ENA

#define ETH_PTP_TMSTMPCTL_TSEVNTENA_Pos (14U)
#define ETH_PTP_TMSTMPCTL_TSEVNTENA_Msk (0x1UL << ETH_PTP_TMSTMPCTL_TSEVNTENA_Pos) /*!< 0x00004000 */
#define ETH_PTP_TMSTMPCTL_TSEVNTENA     ETH_PTP_TMSTMPCTL_TSEVNTENA_Msk /*!< Snapshot for messages relevant to master is enabled */
#define ETH_PTP_TSCTL_TSEVNTENA_Pos     ETH_PTP_TMSTMPCTL_TSEVNTENA_Pos
#define ETH_PTP_TSCTL_TSEVNTENA_Msk     ETH_PTP_TMSTMPCTL_TSEVNTENA_Msk
#define ETH_PTP_TSCTL_TSEVNTENA         ETH_PTP_TMSTMPCTL_TSEVNTENA

#define ETH_PTP_TMSTMPCTL_TSMSTRENA_Pos (15U)
#define ETH_PTP_TMSTMPCTL_TSMSTRENA_Msk (0x1UL << ETH_PTP_TMSTMPCTL_TSMSTRENA_Pos) /*!< 0x00008000 */
#define ETH_PTP_TMSTMPCTL_TSMSTRENA     ETH_PTP_TMSTMPCTL_TSMSTRENA_Msk /*!< Snapshot for messages relevant to master is enabled */
#define ETH_PTP_TSCTL_TSMSTRENA_Pos     ETH_PTP_TMSTMPCTL_TSMSTRENA_Pos
#define ETH_PTP_TSCTL_TSMSTRENA_Msk     ETH_PTP_TMSTMPCTL_TSMSTRENA_Msk
#define ETH_PTP_TSCTL_TSMSTRENA         ETH_PTP_TMSTMPCTL_TSMSTRENA

#define ETH_PTP_TSCTL_SNAPTYPSEL_Pos    (16U)
#define ETH_PTP_TSCTL_SNAPTYPSEL_Msk    (0x3UL << ETH_PTP_TSCTL_SNAPTYPSEL_Pos) /*!< 0x00030000 */
#define ETH_PTP_TSCTL_SNAPTYPSEL        ETH_PTP_TSCTL_SNAPTYPSEL_Msk

#define ETH_PTP_TMSTMPCTL_TSENMACADDR_Pos (18U)
#define ETH_PTP_TMSTMPCTL_TSENMACADDR_Msk (0x1UL << ETH_PTP_TMSTMPCTL_TSENMACADDR_Pos) /*!< 0x00040000 */
#define ETH_PTP_TMSTMPCTL_TSENMACADDR     ETH_PTP_TMSTMPCTL_TSENMACADDR_Msk /*!< MAC address for PTP packet filtering is enabled */
#define ETH_PTP_TSCTL_TSENMACADDR_Pos     ETH_PTP_TMSTMPCTL_TSENMACADDR_Pos
#define ETH_PTP_TSCTL_TSENMACADDR_Msk     ETH_PTP_TMSTMPCTL_TSENMACADDR_Msk
#define ETH_PTP_TSCTL_TSENMACADDR         ETH_PTP_TMSTMPCTL_TSENMACADDR

#define ETH_PTP_TSCTL_CSC_Pos             (19U)
#define ETH_PTP_TSCTL_CSC_Msk             (0x1UL << ETH_PTP_TSCTL_CSC_Pos) /*!< 0x00080000 */
#define ETH_PTP_TSCTL_CSC                 ETH_PTP_TSCTL_CSC_Msk

#define ETH_PTP_TMSTMPCTL_TXTSSISM_Pos    (24U)
#define ETH_PTP_TMSTMPCTL_TXTSSISM_Msk    (0x1UL << ETH_PTP_TMSTMPCTL_TXTSSISM_Pos) /*!< 0x00100000 */
#define ETH_PTP_TMSTMPCTL_TXTSSISM        ETH_PTP_TMSTMPCTL_TXTSSISM_Msk /*!< Transmit timestamp status mode is enabled */
#define ETH_PTP_TSCTL_TXTSSISM_Pos        ETH_PTP_TMSTMPCTL_TXTSSISM_Pos
#define ETH_PTP_TSCTL_TXTSSISM_Msk        ETH_PTP_TMSTMPCTL_TXTSSISM_Msk
#define ETH_PTP_TSCTL_TXTSSISM            ETH_PTP_TMSTMPCTL_TXTSSISM

#define ETH_PTP_TMSTMPCTL_AV8021ASMEN_Pos  (28U)
#define ETH_PTP_TMSTMPCTL_AV8021ASMEN_Msk  (0x1UL << ETH_PTP_TMSTMPCTL_AV8021ASMEN_Pos) /*!< 0x10000000 */
#define ETH_PTP_TMSTMPCTL_AV8021ASMEN      ETH_PTP_TMSTMPCTL_AV8021ASMEN_Msk /*!< AV 802.1AS mode is enable */
#define ETH_PTP_TSCTL_AV8021ASMEN_Pos      ETH_PTP_TMSTMPCTL_AV8021ASMEN_Pos
#define ETH_PTP_TSCTL_AV8021ASMEN_Msk      ETH_PTP_TMSTMPCTL_AV8021ASMEN_Msk
#define ETH_PTP_TSCTL_AV8021ASMEN          ETH_PTP_TMSTMPCTL_AV8021ASMEN

/****************  Bit definition for ETH_PTP_SUBSECINR register  ****************/
#define ETH_PTP_SUBSECINR_SSINC_Pos        (16U)
#define ETH_PTP_SUBSECINR_SSINC_Msk        (0xFFUL << ETH_PTP_SUBSECINR_SSINC_Pos) /*!< 0x0000ff00 */
#define ETH_PTP_SUBSECINR_SSINC_0          (0x1UL << ETH_PTP_SUBSECINR_SSINC_Pos) /*!< 0x00010000 */
#define ETH_PTP_SUBSECINR_SSINC_1          (0x2UL << ETH_PTP_SUBSECINR_SSINC_Pos) /*!< 0x00020000 */
#define ETH_PTP_SUBSECINR_SSINC_2          (0x4UL << ETH_PTP_SUBSECINR_SSINC_Pos) /*!< 0x00040000 */
#define ETH_PTP_SUBSECINR_SSINC_3          (0x8UL << ETH_PTP_SUBSECINR_SSINC_Pos) /*!< 0x00080000 */
#define ETH_PTP_SUBSECINR_SSINC_4          (0x10UL << ETH_PTP_SUBSECINR_SSINC_Pos) /*!< 0x00100000 */
#define ETH_PTP_SUBSECINR_SSINC_5          (0x20UL << ETH_PTP_SUBSECINR_SSINC_Pos) /*!< 0x00200000 */
#define ETH_PTP_SUBSECINR_SSINC_6          (0x40UL << ETH_PTP_SUBSECINR_SSINC_Pos) /*!< 0x00400000 */
#define ETH_PTP_SUBSECINR_SSINC_7          (0x80UL << ETH_PTP_SUBSECINR_SSINC_Pos) /*!< 0x00800000 */


/****************  Bit definition for ETH_PTP_SYSTMSEC register  ****************/
#define ETH_PTP_SYSTMSC_TSS_Pos  (0U)
#define ETH_PTP_SYSTMSC_TSS_Msk  (0xFFFFFFFFUL << ETH_PTP_SYSTMSC_TSS_Pos)
#define ETH_PTP_SYSTMSC_TSS      ETH_PTP_SYSTMSC_TSS_Msk /*!< 0x00000001 */

/****************  Bit definition for ETH_PTP_SYSTMNSEC register  ****************/
#define ETH_PTP_SYSTMNNSC_TSSS_Pos  (0U)
#define ETH_PTP_SYSTMNNSC_TSSS_Msk  (0x7FFFFFFFUL << ETH_PTP_SYSTMNNSC_TSSS_Pos)
#define ETH_PTP_SYSTMNNSC_TSSS      ETH_PTP_SYSTMNNSC_TSSS_Msk

/****************  Bit definition for ETH_PTP_SYSTMSECUPDT register  ****************/
#define ETH_PTP_SYSTMSECUPDT_TSS_Pos  (0U)
#define ETH_PTP_SYSTMSECUPDT_TSS_Msk  (0xFFFFFFFFUL << ETH_PTP_SYSTMSECUPDT_TSS_Pos)
#define ETH_PTP_SYSTMSECUPDT_TSS      ETH_PTP_SYSTMSECUPDT_TSS_Msk
/****************  Bit definition for ETH_PTP_SYSTMNSECUPDT register  ****************/
#define ETH_PTP_SYSTMNNSCUP_TSSS_Pos  (0U)
#define ETH_PTP_SYSTMNNSCUP_TSSS_Msk  (0x7FFFFFFFUL << ETH_PTP_SYSTMNNSCUP_TSSS_Pos)
#define ETH_PTP_SYSTMNNSCUP_TSSS      ETH_PTP_SYSTMNNSCUP_TSSS_Msk
/****************  Bit definition for ETH_PTP_TSADD register  ****************/
#define ETH_PTP_TMSTMPADD_Pos  (0U)
#define ETH_PTP_TMSTMPADD_Msk  (0xFFFFFFFFUL << ETH_PTP_TMSTMPADD_Pos)
#define ETH_PTP_TMSTMPADD      ETH_PTP_TMSTMPADD_Msk
/****************  Bit definition for ETH_PTP_TSSTU register  ****************/
#define ETH_PTP_TMSTMPSTU_TSSOVF_Pos      (0U)
#define ETH_PTP_TMSTMPSTU_TSSOVF_Msk      (0x1UL << ETH_PTP_TMSTMPSTU_TSSOVF_Msk) /*!< 0x00000001 */
#define ETH_PTP_TMSTMPSTU_TSSOVF          ETH_PTP_TMSTMPSTU_TSSOVF_Msk  /*!< Timestamp seconds overflow status detected */

#define ETH_PTP_TMSTMPSTU_TSTARGTO_Pos    (1U)
#define ETH_PTP_TMSTMPSTU_TSTARGTO_Msk    (0x1U << ETH_PTP_TMSTMPSTU_TSTARGTO_Pos) /*!< 0x00000002 */
#define ETH_PTP_TMSTMPSTU_TSTARGTO        ETH_PTP_TMSTMPSTU_TSTARGTO_Msk /*!< Timestamp target time reached status detected */

#define ETH_PTP_TMSTMPSTU_TSTRGTERRO_Pos  (3U)
#define ETH_PTP_TMSTMPSTU_TSTRGTERRO_Msk  (0x1U << ETH_PTP_TMSTMPSTU_TSTRGTERRO_Pos) /*!< 0x00000004 */
#define ETH_PTP_TMSTMPSTU_TSTRGTERRO      ETH_PTP_TMSTMPSTU_TSTRGTERRO_Msk /*!< Timestamp target time error status detected */

#define ETH_PTP_TMSTMPSTU_TXTSSIS_Pos     (15U)
#define ETH_PTP_TMSTMPSTU_TXTSSIS_Msk     (0x1U << ETH_PTP_TMSTMPSTU_TXTSSIS_Pos) /*!< 0x00008000 */
#define ETH_PTP_TMSTMPSTU_TXTSSIS         ETH_PTP_TMSTMPSTU_TXTSSIS_Msk /*!< TX timestamp status interrupt status detected */

/****************  Bit definition for ETH_PTP_TXTSSTUNSEC register  ****************/
#define ETH_PTP_TMSTMPNNSCSTU_TXTSSLO_Pos  (0U)
#define ETH_PTP_TMSTMPNNSCSTU_TXTSSLO_Msk  (0x7FFFFFFFUL << ETH_PTP_TMSTMPNNSCSTU_TXTSSLO_Pos) /*! 0x7fffffff */
#define ETH_PTP_TMSTMPNNSCSTU_TXTSSLO      ETH_PTP_TMSTMPNNSCSTU_TXTSSLO_Msk

#define ETH_PTP_TMSTMPNNSCSTU_TXTSSMIS_Pos (31U)
#define ETH_PTP_TMSTMPNNSCSTU_TXTSSMIS_Msk (0x1UL << ETH_PTP_TMSTMPNNSCSTU_TXTSSMIS_Pos) /*! 0x80000000 */
#define ETH_PTP_TMSTMPNNSCSTU_TXTSSMIS     ETH_PTP_TMSTMPNNSCSTU_TXTSSMIS_Msk            /*< Timestamp status missed */

/****************  Bit definition for ETH_PTP_TXTSSTUSEC register  ****************/
#define ETH_PTP_TMSTMPSCSTU_TXTSSHI_Pos           (0U)
#define ETH_PTP_TMSTMPSCSTU_TXTSSHI_Msk           (0xFFFFFFFFUL << ETH_PTP_TMSTMPSCSTU_TXTSSHI_Pos) /*! 0xffffffff */
#define ETH_PTP_TMSTMPSCSTU_TXTSSHI               ETH_PTP_TMSTMPSCSTU_TXTSSHI_Msk

/****************  Bit definition for ETH_PTP_TSINGASMCOR register  ****************/
#define ETH_PTP_TMSTMPIGRSASMCOR_OSTIAC_Pos           (0U)
#define ETH_PTP_TMSTMPIGRSASMCOR_OSTIAC_Msk           (0xFFFFFFFFUL << ETH_PTP_TMSTMPIGRSASMCOR_OSTIAC_Pos) /*! 0xffffffff */
#define ETH_PTP_TMSTMPIGRSASMCOR_OSTIAC               ETH_PTP_TMSTMPIGRSASMCOR_OSTIAC_Msk

/****************  Bit definition for ETH_PTP_TSEGASMCOR register  ****************/
#define ETH_PTP_TMSTMPEGRSASMCOR_OSTEAC_Pos           (0U)
#define ETH_PTP_TMSTMPEGRSASMCOR_OSTEAC_Msk           (0xFFFFFFFFUL << ETH_PTP_TMSTMPEGRSASMCOR_OSTEAC_Pos) /*! 0xffffffff */
#define ETH_PTP_TMSTMPEGRSASMCOR_OSTEAC               ETH_PTP_TMSTMPEGRSASMCOR_OSTEAC_Msk

/****************  Bit definition for ETH_PTP_TSINGCORNSEC  register  ****************/
#define ETH_PTP_TMSTMPICRNNC_TSIC_Pos                 (0U)
#define ETH_PTP_TMSTMPICRNNC_TSIC_Msk                 (0xffffffffUL << ETH_PTP_TMSTMPICRNNC_TSIC_Pos) /*!< 0xffffffff */
#define ETH_PTP_TMSTMPICRNNC_TSIC                     ETH_PTP_TMSTMPICRNNC_TSIC_Msk

/****************  Bit definition for ETH_PTP_TSEGCORNSEC  register  ****************/
#define ETH_PTP_TMSTMPICRNNC_TSEC_Pos                 (0U)
#define ETH_PTP_TMSTMPICRNNC_TSEC_Msk                 (0xffffffffUL << ETH_PTP_TMSTMPICRNNC_TSEC_Pos) /*!< 0xffffffff */
#define ETH_PTP_TMSTMPICRNNC_TSEC                     ETH_PTP_TMSTMPICRNNC_TSEC_Msk

/****************  Bit definition for ETH_PTP_TSINGLAT  register  ****************/
#define ETH_PTP_TMSTMPILT_ITLSNS_Pos                  (18U)
#define ETH_PTP_TMSTMPILT_ITLSNS_Msk                  (0xffUL    << ETH_PTP_TMSTMPILT_ITLSNS_Pos) /*!< 0x0000ff00 */
#define ETH_PTP_TMSTMPILT_ITLSNS                      ETH_PTP_TMSTMPILT_ITLSNS_Msk

#define ETH_PTP_TMSTMPILT_ITLNS_Pos                   (16U)
#define ETH_PTP_TMSTMPILT_ITLNS_Msk                   (0xfffUL   << ETH_PTP_TMSTMPILT_ITLNS_Pos) /*!< 0x0fff0000 */
#define ETH_PTP_TMSTMPILT_ITLNS                       ETH_PTP_TMSTMPILT_ITLNS_Msk

/****************  Bit definition for ETH_PTP_TSEGLAT  register  ****************/
#define ETH_PTP_TMSTMPELT_ETLSNS_Pos                  (8U)
#define ETH_PTP_TMSTMPELT_ETLSNS_Msk                  (0xffUL    << ETH_PTP_TMSTMPELT_ETLSNS_Pos) /*!< 0x0000ff00 */
#define ETH_PTP_TMSTMPELT_ETLSNS                      ETH_PTP_TMSTMPELT_ETLSNS_Msk

/****************  Bit definition for ETH_PTP_PPSCTL register *********************/
#define ETH_PPS_CTL_PPSCMD_Pos                        (0U)
#define ETH_PPS_CTL_PPSCMD_Msk                        (0xfUL << ETH_PPS_CTL_PPSCMD_Pos) /*!< 0x0000000f */
#define ETH_PPS_CTL_PPSCMD                            ETH_PPS_CTL_PPSCMD_Msk

/****************  Bit definition for ETH_PTP_TRGTTMSEC register ********************/
#define ETH_PPS_TRGTMSC_TTSH0_Pos                     (0U)
#define ETH_PPS_TRGTMSC_TTSH0_Msk                     (0xFFFFFFFFUL << ETH_PPS_TRGTMSC_TTSH0_Pos)
#define ETH_PPS_TRGTMSC_TTSH0                         ETH_PPS_TRGTMSC_TTSH0_Msk
/****************  Bit definition for ETH_PTP_TRGTTMNSEC register ********************/
#define ETH_PPS_TRGTMNNSC_TTSL0_Pos                   (0U)
#define ETH_PPS_TRGTMNNSC_TTSL0_Msk                   (0xEFFFFFFUL << ETH_PPS_TRGTMNNSC_TTSL0_Pos)
#define ETH_PPS_TRGTMNNSC_TTSL0                       ETH_PPS_TRGTMNNSC_TTSL0_Msk

/****************  Bit definition for ETH_MTL_OPMODE register  ****************/
#define ETH_MTL_OPMD_DTXSTS_Pos           (1U)
#define ETH_MTL_OPMD_DTXSTS_Msk           (0x1UL << ETH_MTL_OPMD_Pos) /*! 0x00000002 */
#define ETH_MTL_OPMD_DTXSTS               ETH_MTL_OPMD_DTXSTS_Msk /*!< Drop Transmit status */

#define ETH_MTL_OPMD_CNTPRST_Pos          (8U)
#define ETH_MTL_OPMD_CNTPRST_Msk          (0x1UL << ETH_MTL_OPMD_CNTPRST_Pos) /*! 0x00000080 */
#define ETH_MTL_OPMD_CNTPRST              ETH_MTL_OPMD_CNTPRST_Msk /*!< Counters preset */

#define ETH_MTL_OPMD_CNTCLR_Pos           (9U)
#define ETH_MTL_OPMD_CNTCLR_Msk           (0x1UL << ETH_MTL_OPMD_CNTCLR_Pos) /*! 0x00000100 */
#define ETH_MTL_OPMD_CNTCLR               ETH_MTL_OPMD_CNTCLR_Msk /*!< Counters Reset */

/**************** Bit definition for ETH_MTL_INTRSTU register ****************/
#define ETH_MTL_INTR_Q0IS_Pos             (0U)
#define ETH_MTL_INTR_Q0IS_Msk             (0x1UL << ETH_MTL_INTR_Q0IS_Pos) /*! 0x00000001 */
#define ETH_MTL_INTR_Q0IS                 ETH_MTL_INTR_Q0IS_Msk /*!< queue 0 interrupt status */


/****************  Bit definition for ETH_MTL_TXQOPMODE register  ****************/
#define ETH_MTL_TXQ0OPMD_FTQ_Pos          (0U)
#define ETH_MTL_TXQ0OPMD_FTQ_Msk          (0x1UL << ETH_MTL_TXQ0OPMD_FTQ_Pos) /*! 0x00000001 */
#define ETH_MTL_TXQ0OPMD_FTQ              ETH_MTL_TXQ0OPMD_FTQ_Msk /*!<Flush transmit queue */

#define ETH_MTL_TXQOPMDDE_FTQ_Pos         (0U)
#define ETH_MTL_TXQOPMDDE_FTQ_Msk         (0x1UL << ETH_MTL_TXQOPMDDE_FTQ_Pos)/*! 0x00000001 */
#define ETH_MTL_TXQOPMODE_FTQ             ETH_MTL_TXQOPMDDE_FTQ_Msk /*!<Flush transmit queue */

#define ETH_MTL_TXQ0OPMD_TSF_Pos          (1U)
#define ETH_MTL_TXQ0OPMD_TSF_Msk          (0x1UL << ETH_MTL_TXQ0OPMD_TSF_Pos)
#define ETH_MTL_TXQ0OPMD_TSF              ETH_MTL_TXQ0OPMD_TSF_Msk /*!< Transmit store and forward mode*/

#define ETH_MTL_TXQOPMDDE_TSF_Pos         (1U)
#define ETH_MTL_TXQOPMDDE_TSF_Msk         (0x1UL << ETH_MTL_TXQOPMDDE_TSF_Pos)
#define ETH_MTL_TXQOPMDDE_TSF             ETH_MTL_TXQOPMDDE_TSF_Msk /*!< Transmit store and forward mode*/

#define ETH_MTL_TXQ0OPMD_TTC_Pos          (4U)
#define ETH_MTL_TXQ0OPMD_TTC_Msk          (0x7UL << ETH_MTL_TXQ0OPMD_TTC_Pos) /*! 0x00000070 */
#define ETH_MTL_TXQ0OPMD_TTC_0            (0x1UL << ETH_MTL_TXQ0OPMD_TTC_Pos) /*! 0x00000010 */
#define ETH_MTL_TXQ0OPMD_TTC_1            (0X2UL << ETH_MTL_TXQ0OPMD_TTC_Pos) /*! 0x00000020 */
#define ETH_MTL_TXQ0OPMD_TTC_2            (0X4UL << ETH_MTL_TXQ0OPMD_TTC_Pos) /*! 0x00000040 */

#define ETH_MTL_TXQOPMDDE_TTC_Pos         (4U)
#define ETH_MTL_TXQOPMDDE_TTC_Msk         (0x7UL << ETH_MTL_TXQOPMDDE_TTC_Pos)
#define ETH_MTL_TXQOPMDDE_TTC             ETH_MTL_TXQOPMDDE_TTC_Msk
#define ETH_MTL_TXQOPMDDE_TTC_32BITS      (0U)   /* 32 bits Threshold */
#define ETH_MTL_TXQOPMDDE_TTC_64BITS      (0x00000010U)   /* 64  bits Threshold */
#define ETH_MTL_TXQOPMDDE_TTC_96BITS      (0x00000020U)   /* 96 bits Threshold */
#define ETH_MTL_TXQOPMDDE_TTC_128BITS     (0x00000030U)   /* 128 bits Threshold */
#define ETH_MTL_TXQOPMDDE_TTC_192BITS     (0x00000040U)   /* 192 bits Threshold */
#define ETH_MTL_TXQOPMDDE_TTC_256BITS     (0x00000050U)   /* 256 bits Threshold */
#define ETH_MTL_TXQOPMDDE_TTC_384BITS     (0x00000060U)   /* 384 bits Threshold */
#define ETH_MTL_TXQOPMDDE_TTC_512BITS     (0x00000070U)   /* 512 bits Threshold */


/****************  Bit definition for ETH_MTL_TXQUDFLW register ****************/
#define ETH_MTL_TXQ0UDFLW_UFFRMCNT_Pos     (0U)
#define ETH_MTL_TXQ0UDFLW_UFFRMCNT_Msk     (0x7ffUL << ETH_MTL_TXQ0UDFLW_UFFRMCNT_Pos) /*! 0x000007ff */
#define ETH_MTL_TXQ0UDFLW_UFFRMCNT         ETH_MTL_TXQ0UDFLW_UFFRMCNT_Msk /*! 0x00000001 */

#define ETH_MTL_TXQ0UDFLW_UFCNTOVF_Pos     (11U)
#define ETH_MTL_TXQ0UDFLW_UFCNTOVF_Msk     (0x1UL << ETH_MTL_TXQ0UDFLW_UFCNTOVF_Pos) /*! 0x00000400 */
#define ETH_MTL_TXQ0UDFLW_UFCNTOVF         ETH_MTL_TXQ0UDFLW_UFCNTOVF_Msk /*!< Overflow bit for underflow packet counter */

/****************  Bit definition for ETH_MTL_TXQDBG register ****************/
#define ETH_MTL_TXQ0DBUG_TXQPAUSED_Pos     (0U)
#define ETH_MTL_TXQ0DBUG_TXQPAUSED_Msk     (0x1UL << ETH_MTL_TXQ0DBUG_TXQPAUSED_Pos)
#define ETH_MTL_TXQ0DBUG_TXQPAUSED         ETH_MTL_TXQ0DBUG_TXQPAUSED_Msk /*!< Transmit queue in pause */

#define ETH_MTL_TXQ0DBUG_TRCSTS_Pos        (1U)
#define ETH_MTL_TXQ0DBUG_TRCSTS_Msk        (0x3UL << ETH_MTL_TXQ0DBUG_TRCSTS_Pos) /*! 0x00000006 */
#define ETH_MTL_TXQ0DBUG_TRCSTS_0          (0x1UL << ETH_MTL_TXQ0DBUG_TRCSTS_Pos) /*! 0x00000002 */
#define ETH_MTL_TXQ0DBUG_TRCSTS_1          (0x2UL << ETH_MTL_TXQ0DBUG_TRCSTS_Pos) /*! 0x00000004 */

#define ETH_MTL_TXQ0DBUG_TWCSTS_Pos        (3U)
#define ETH_MTL_TXQ0DBUG_TWCSTS_MSK        (0X1UL << ETH_MTL_TXQ0DBUG_TWCSTS_Pos) /*! 0x00000008 */
#define ETH_MTL_TXQ0DBUG_TWCSTS            ETH_MTL_TXQ0DBUG_TWCSTS_MSK /*!< MTL Tx queue write controller status */

#define ETH_MTL_TXQ0DBUG_TXQSTS_Pos        (4U)
#define ETH_MTL_TXQ0DBUG_TXQSTS_Msk        (0x1UL << ETH_MTL_TXQ0DBUG_TXQSTS_Pos) /*! 0x00000010 */
#define ETH_MTL_TXQ0DBUG_TXQSTS            ETH_MTL_TXQ0DBUG_TXQSTS_Msk /*!< MTL TX queue not empty status */

#define ETH_MTL_TXQ0DBUG_TXSTSFSTS_Pos     (5U)
#define ETH_MTL_TXQ0DBUG_TXSTSFSTS_Msk     (0x1UL << ETH_MTL_TXQ0DBUG_TXSTSFSTS_Pos) /*! 0x00000020 */
#define ETH_MTL_TXQ0DBUG_TXSTSFSTS         ETH_MTL_TXQ0DBUG_TXSTSFSTS_Msk /*!< MTL Tx status FIFO status */

#define ETH_MTL_TXQ0DBUG_PTXQ_Pos          (16U)
#define ETH_MTL_TXQ0DBUG_PTXQ_Msk          (0x7UL << ETH_MTL_TXQ0DBUG_PTXQ_Pos) /*! 0x00070000 */
#define ETH_MTL_TXQ0DBUG_PTXQ_0            (0x1UL << ETH_MTL_TXQ0DBUG_PTXQ_Pos) /*! 0x00010000 */
#define ETH_MTL_TXQ0DBUG_PTXQ_1            (0x2UL << ETH_MTL_TXQ0DBUG_PTXQ_Pos) /*! 0x00020000 */
#define ETH_MTL_TXQ0DBUG_PTXQ_2            (0x4UL << ETH_MTL_TXQ0DBUG_PTXQ_Pos) /*! 0x00040000 */

#define ETH_MTL_TXQ0DBUG_STXSTSF_Pos       (20U)
#define ETH_MTL_TXQ0DBUG_STXSTSF_Msk       (0x7UL << ETH_MTL_TXQ0DBUG_STXSTSF_Pos) /*! 0x00700000 */
#define ETH_MTL_TXQ0DBUG_STXSTSF_0         (0x1UL << ETH_MTL_TXQ0DBUG_STXSTSF_Pos) /*! 0x00100000 */
#define ETH_MTL_TXQ0DBUG_STXSTSF_1         (0x2UL << ETH_MTL_TXQ0DBUG_STXSTSF_Pos) /*! 0x00200000 */
#define ETH_MTL_TXQ0DBUG_STXSTSF_2         (0x4UL << ETH_MTL_TXQ0DBUG_STXSTSF_Pos) /*! 0x00400000 */

/****************  Bit definition for ETH_MTL_QINTRCTRLSTU register ****************/
#define ETH_MTL_Q0INTRCSTU_TXUNFIS_Pos     (0U)
#define ETH_MTL_Q0INTRCSTU_TXUNFIS_Msk     (0x1UL << ETH_MTL_Q0INTRCSTU_TXUNFIS_Pos) /*! 0x00000001 */
#define ETH_MTL_Q0INTRCSTU_TXUNFIS         ETH_MTL_Q0INTRCSTU_TXUNFIS_Msk /*!< Transmit queue underflow interrupt status */

#define ETH_MTL_Q0INTRCSTU_TXUIE_Pos       (8U)
#define ETH_MTL_Q0INTRCSTU_TXUIE_Msk       (0x1UL << ETH_MTL_Q0INTRCSTU_TXUIE_Pos) /*! 0x00000080 */
#define ETH_MTL_Q0INTRCSTU_TXUIE           ETH_MTL_Q0INTRCSTU_TXUIE_Msk /*!< Transmit queue underflow interrupt enable */

#define ETH_MTL_Q0INTRCSTU_RXOVFIS_Pos     (16U)
#define ETH_MTL_Q0INTRCSTU_RXOVFIS_Msk     (0x1UL << ETH_MTL_Q0INTRCSTU_RXOVFIS_Pos) /*! 0x00010000 */
#define ETH_MTL_Q0INTRCSTU_RXOVFIS         ETH_MTL_Q0INTRCSTU_RXOVFIS_Msk /*!< Receive queue overflow interrupt status */

#define ETH_MTL_Q0INTRCSTU_RXOIE_Pos       (24U)
#define ETH_MTL_Q0INTRCSTU_RXOIE_Msk       (0x1UL << ETH_MTL_Q0INTRCSTU_RXOIE_Pos) /*! 0x01000000 */
#define ETH_MTL_Q0INTRCSTU_RXOIE           ETH_MTL_Q0INTRCSTU_RXOIE_Msk /*!< Receive queue overflow interrupt status */


/****************  Bit definition for ETH_MTL_RXQOPMODE register  ****************/
#define ETH_MTL_RXQ0OPMD_RTC_Pos          (0U)
#define ETH_MTL_RXQ0OPMD_RTC_Msk          (0x3UL << ETH_MTL_RXQ0OPMD_RTC_Pos) /*! 0x00000003 */
#define ETH_MTL_RXQ0OPMD_RTC_0            (0x1UL << ETH_MTL_RXQ0OPMD_RTC_Pos) /*! 0x00000001 */
#define ETH_MTL_RXQ0OPMD_RTC_1            (0x2UL << ETH_MTL_RXQ0OPMD_RTC_Pos) /*! 0x00000002 */
#define ETH_MTL_RXQ0OPMD_RTC_64BITS       (0U)   /* 64 bits Threshold */
#define ETH_MTL_RXQ0OPMD_RTC_32BITS       (0x00000001U)   /* 32 bits Threshold */
#define ETH_MTL_RXQ0OPMD_RTC_96BITS       (0x00000002U)   /* 96 bits Threshold */
#define ETH_MTL_RXQ0OPMD_RTC_128BITS      (0x00000003U)   /* 128 bits Threshold */



#define ETH_MTL_RXQOPMODE_RTC_Pos         (0U)
#define ETH_MTL_RXQOPMODE_RTC_Msk         (0x3UL << ETH_MTL_RXQOPMODE_RTC_Pos)
#define ETH_MTL_RXQOPMODE_RTC             ETH_MTL_RXQOPMODE_RTC_Msk

#define ETH_MTL_RXQ0OPMD_FUP_Pos          (3U)
#define ETH_MTL_RXQ0OPMD_FUP_Msk          (0x1UL << ETH_MTL_RXQ0OPMD_FUP_Pos) /*! 0x00000008 */
#define ETH_MTL_RXQ0OPMD_FUP              ETH_MTL_RXQ0OPMD_FUP_Msk            /*!< Forward undersized good packets */

#define ETH_MTL_RXQOPMODE_FUP_Pos         (3U)
#define ETH_MTL_RXQOPMODE_FUP_Msk         (0x1UL << ETH_MTL_RXQOPMODE_FUP_Pos)
#define ETH_MTL_RXQOPMODE_FUP             ETH_MTL_RXQOPMODE_FUP_Msk

#define ETH_MTL_RXQ0OPMD_FEP_Pos          (4U)
#define ETH_MTL_RXQ0OPMD_FEP_Msk          (0x1UL << ETH_MTL_RXQ0OPMD_FEP_Pos) /*! 0x00000010 */
#define ETH_MTL_RXQ0OPMD_FEP              ETH_MTL_RXQ0OPMD_FEP_Msk            /*!< Forward error packets */

#define ETH_MTL_RXQOPMODE_FEP_Pos         (4U)
#define ETH_MTL_RXQOPMODE_FEP_Msk         (0x1UL << ETH_MTL_RXQOPMODE_FEP_Pos)
#define ETH_MTL_RXQOPMODE_FEP             ETH_MTL_RXQOPMODE_FEP_Msk

#define ETH_MTL_RXQ0OPMD_RSF_Pos          (5U)
#define ETH_MTL_RXQ0OPMD_RSF_Msk          (0x1UL << ETH_MTL_RXQ0OPMD_RSF_Pos) /*! 0x00000020 */
#define ETH_MTL_RXQ0OPMD_RSF              ETH_MTL_RXQ0OPMD_RSF_Msk            /*!< Rceive queue store and forward */

#define ETH_MTL_RXQOPMODE_RSF_Pos         (5U)
#define ETH_MTL_RXQOPMODE_RSF_Msk         (0x1UL << ETH_MTL_RXQOPMODE_RSF_Pos)
#define ETH_MTL_RXQOPMODE_RSF             ETH_MTL_RXQOPMODE_RSF_Msk

#define ETH_MTL_RXQ0OPMD_DIS_TCP_EF_Pos   (6U)
#define ETH_MTL_RXQ0OPMD_DIS_TCP_EF_Msk   (0x1UL << ETH_MTL_RXQ0OPMD_DIS_TCP_EF_Pos) /*! 0x00000040 */
#define ETH_MTL_RXQ0OPMD_DIS_TCP_EF       ETH_MTL_RXQ0OPMD_DIS_TCP_EF_Msk            /*< Disable dropping of TCP/IP checksum error packets */

#define ETH_MTL_RXQOPMODE_DIS_TCP_EF_Pos  (6U)
#define ETH_MTL_RXQOPMODE_DIS_TCP_EF_Msk  (0x1UL << ETH_MTL_RXQOPMODE_DIS_TCP_EF_Pos)
#define ETH_MTL_RXQOPMODE_DIS_TCP_EF      ETH_MTL_RXQOPMODE_DIS_TCP_EF_Msk


/****************  Bit definition for ETH_MTL_RXQMISPKTOVFLWCNT register ****************/
#define ETH_MTL_RXQ0MPOFCNT_OVFPKTCNT_Pos     (0U)
#define ETH_MTL_RXQ0MPOFCNT_OVFPKTCNT_Msk     (0x7ffUL << ETH_MTL_RXQ0MPOFCNT_OVFPKTCNT_Pos) /*! 0x000007ff */
#define ETH_MTL_RXQ0MPOFCNT_OVFPKTCNT         ETH_MTL_RXQ0MPOFCNT_OVFPKTCNT_Msk

#define ETH_MTL_RXQ0MPOFCNT_OVFCNTOVF_Pos     (11U)
#define ETH_MTL_RXQ0MPOFCNT_OVFCNTOVF_Msk     (0x1UL   << ETH_MTL_RXQ0MPOFCNT_OVFCNTOVF_Pos) /*! 0x00000400 */
#define ETH_MTL_RXQ0MPOFCNT_OVFCNTOVF         ETH_MTL_RXQ0MPOFCNT_OVFCNTOVF_Msk /*!< Overflow counter overflow bit */

#define ETH_MTL_RXQ0MPOFCNT_MISPKTCNT_Pos     (16U)
#define ETH_MTL_RXQ0MPOFCNT_MISPKTCNT_Msk     (0x7ffUL << ETH_MTL_RXQ0MPOFCNT_MISPKTCNT_Pos) /*! 0x07ff0000 */
#define ETH_MTL_RXQ0MPOFCNT_MISPKTCNT         ETH_MTL_RXQ0MPOFCNT_MISPKTCNT_Msk

#define ETH_MTL_RXQ0MPOFCNT_MISCNTOVF_Pos     (27U)
#define ETH_MTL_RXQ0MPOFCNT_MISCNTOVF_Msk     (0x1UL   << ETH_MTL_RXQ0MPOFCNT_MISCNTOVF_Pos) /*! 0x04000000 */
#define ETH_MTL_RXQ0MPOFCNT_MISCNTOVF         ETH_MTL_RXQ0MPOFCNT_MISCNTOVF_Msk /*!< Missed packet counter overflow bit */

/****************  Bit definition for ETH_MTL_RXQDBG register  ****************/
#define ETH_MTL_RXQ0DBUG_RWCSTS_Pos           (0U)
#define ETH_MTL_RXQ0DBUG_RWCSTS_Msk           (0x1UL << ETH_MTL_RXQ0DBUG_RWCSTS_Pos) /*! 0x00000001 */
#define ETH_MTL_RXQ0DBUG_RWCSTS               ETH_MTL_RXQ0DBUG_RWCSTS_Msk /*!< MTL Rx queue write controller active status */

#define ETH_MTL_RXQ0DBUG_RRCSTS_Pos           (1U)
#define ETH_MTL_RXQ0DBUG_RRCSTS_Msk           (0x3UL << ETH_MTL_RXQ0DBUG_RRCSTS_Pos) /*! 0x00000006 */
#define ETH_MTL_RXQ0DBUG_RRCSTS_0             (0x1UL << ETH_MTL_RXQ0DBUG_RRCSTS_Pos) /*! 0x00000002 */
#define ETH_MTL_RXQ0DBUG_RRCSTS_1             (0x2UL << ETH_MTL_RXQ0DBUG_RRCSTS_Pos) /*! 0x00000004 */

#define ETH_MTL_RXQ0DBUG_RXQSTS_Pos           (4U)
#define ETH_MTL_RXQ0DBUG_RXQSTS_Msk           (0x3UL << ETH_MTL_RXQ0DBUG_RXQSTS_Pos) /*! 0x00000030 */
#define ETH_MTL_RXQ0DBUG_RXQSTS_0             (0x1UL << ETH_MTL_RXQ0DBUG_RXQSTS_Pos) /*! 0x00000010 */
#define ETH_MTL_RXQ0DBUG_RXQSTS_1             (0x2UL << ETH_MTL_RXQ0DBUG_RXQSTS_Pos) /*! 0x00000020 */

#define ETH_MTL_RXQ0DBUG_PRXQ_Pos             (16U)
#define ETH_MTL_RXQ0DBUG_PRXQ_Msk             (0x3fffUL << ETH_MTL_RXQ0DBUG_PRXQ_Pos)
#define ETH_MTL_RXQ0DBUG_PRXQ                 ETH_MTL_RXQ0DBUG_PRXQ_Msk

/**************** Bit defination for ETH_DMA_OPMODE register ****************/
#define ETH_DMA_OPMODE_INTM_Pos             (16U)
#define ETH_DMA_OPMODE_INTM_Msk             (0x3UL << ETH_DMA_OPMODE_INTM_Pos) /*! 0x00030000 */
#define ETH_DMA_OPMODE_INTM_0               (0x1UL << ETH_DMA_OPMODE_INTM_Pos)  /*! 0x00010000 */
#define ETH_DMA_OPMODE_INTM_1               (0x2UL << ETH_DMA_OPMODE_INTM_Pos)  /*! 0x00020000 */

#define ETH_DMA_OPMODE_PR_Pos               (12U)
#define ETH_DMA_OPMODE_PR_Msk               (0x7UL << ETH_DMA_OPMODE_INTM_Pos) /*! 0x00070000 */
#define ETH_DMA_OPMODE_PR                   ETH_DMA_OPMODE_PR_Msk
#define ETH_DMA_OPMODE_PR_1_1               (0U)   /* The priority ratio is 1:1 */
#define ETH_DMA_OPMODE_PR_2_1               (0x00001000U)   /* The priority ratio is 2:1 */
#define ETH_DMA_OPMODE_PR_3_1               (0x00002000U)   /* The priority ratio is 3:1 */
#define ETH_DMA_OPMODE_PR_4_1               (0x00003000U)   /* The priority ratio is 4:1 */
#define ETH_DMA_OPMODE_PR_5_1               (0x00004000U)   /* The priority ratio is 5:1 */
#define ETH_DMA_OPMODE_PR_6_1               (0x00005000U)   /* The priority ratio is 6:1 */
#define ETH_DMA_OPMODE_PR_7_1               (0x00006000U)   /* The priority ratio is 7:1 */
#define ETH_DMA_OPMODE_PR_8_1               (0x00007000U)   /* The priority ratio is 8:1 */

#define ETH_DMA_OPMODE_TXPR_Pos             (11U)
#define ETH_DMA_OPMODE_TXPR_Msk             (0x1UL << ETH_DMA_OPMODE_TXPR_Pos)
#define ETH_DMA_OPMODE_TXPR                 ETH_DMA_OPMODE_TXPR_Msk /*!< Transmit Priority */

#define ETH_DMA_OPMODE_DA_Pos               (1U)
#define ETH_DMA_OPMODE_DA_Msk               (0x1UL << ETH_DMA_OPMODE_DA_Pos)
#define ETH_DMA_OPMODE_DA                   ETH_DMA_OPMODE_DA_Msk /*!< DMA Tx or Rx Arbitration Scheme */

#define ETH_DMA_OPMODE_SWR_Pos              (0U)
#define ETH_DMA_OPMODE_SWR_Msk              (0x1UL << ETH_DMA_OPMODE_SWR_Pos)
#define ETH_DMA_OPMODE_SWR                  ETH_DMA_OPMODE_SWR_Msk /*!< Software Reset */

/****************  Bit definition for ETH_DMA_SYSBUSMODE register  ****************/
#define ETH_DMA_SYSBMODE_FB_Pos           (0U)
#define ETH_DMA_SYSBMODE_FB_Msk           (0x1UL << ETH_DMA_SYSBMODE_FB_Pos) /*! 0x00000001 */
#define ETH_DMA_SYSBMODE_FB               ETH_DMA_SYSBMODE_FB_Msk            /*< Fixed burst length */

#define ETH_DMA_SYSBMODE_AAL_Pos          (12U)
#define ETH_DMA_SYSBMODE_AAL_Msk          (0x1UL << ETH_DMA_SYSBMODE_AAL_Pos) /*! 0x00001000 */
#define ETH_DMA_SYSBMODE_AAL              ETH_DMA_SYSBMODE_AAL_Msk            /*< Address aligned beats enable */

#define ETH_DMA_SYSBMODE_MB_Pos           (14U)
#define ETH_DMA_SYSBMODE_MB_Msk           (0x1UL << ETH_DMA_SYSBMODE_MB_Pos) /*! 0x00004000 */
#define ETH_DMA_SYSBMODE_MB               ETH_DMA_SYSBMODE_MB_Msk            /*< Mixed burst enable */

#define ETH_DMA_SYSBMODE_RB_Pos           (15U)
#define ETH_DMA_SYSBMODE_RB_Msk           (0x1UL << ETH_DMA_SYSBMODE_RB_Pos) /*! 0x00008000 */
#define ETH_DMA_SYSBMODE_RB               ETH_DMA_SYSBMODE_RB_Msk            /*< Rebuild incrx burst */

/**************** Bit definition for ETH_DMA_INTRSTU register ******************/
#define ETH_DMA_INTRSTU_MACIS_Pos        (17U)
#define ETH_DMA_INTRSTU_MACIS_Msk        (0x1UL << ETH_DMA_INTRSTU_MACIS_Pos) /*!< 0x00020000 */
#define ETH_DMA_INTRSTU_MACIS            ETH_DMA_INTRSTU_MACIS_Msk /* MAC Interrupt Status */

#define ETH_DMA_INTRSTU_MTLIS_Pos        (16U)
#define ETH_DMA_INTRSTU_MTLIS_Msk        (0x1UL << ETH_DMA_INTRSTU_MTLIS_Pos) /*!< 0x00010000 */
#define ETH_DMA_INTRSTU_MTLIS            ETH_DMA_INTRSTU_MTLIS_Msk     /* MAC Interrupt Status */
#define ETH_DMA_INTRSTU_DMACIS_Pos       (0U)
#define ETH_DMA_INTRSTU_DMACIS_Msk       (0x1UL << ETH_DMA_INTRSTU_DMACIS_Pos) /*!< 0x00000001 */
#define ETH_DMA_INTRSTU_DMACIS           ETH_DMA_INTRSTU_DMACIS_Msk    /* DMA Channel Interrupt Status */
/**************** Bit definition for ETH_DMA_DBGSTU register ******************/
#define ETH_DMA_DBGSTU_TPS_Pos                (12U)
#define ETH_DMA_DBGSTU_TPS_Msk                (0xFUL << ETH_DMA_DBGSTU_TPS_Pos) /*!< 0x0000F000 */
#define ETH_DMA_DBGSTU_TPS                    ETH_DMA_DBGSTU_TPS_Msk       /* DMA Channel Transmit Process State */
#define ETH_DMA_DBGSTU_TPS_STOPPED            (0U)   /* Stopped (Reset or Stop Transmit Command issued) */
#define ETH_DMA_DBGSTU_TPS_FETCHING_Pos       (12U)
#define ETH_DMA_DBGSTU_TPS_FETCHING_Msk       (0x1UL << ETH_DMA_DBGSTU_TPS_FETCHING_Pos) /*!< 0x00001000 */
#define ETH_DMA_DBGSTU_TPS_FETCHING           ETH_DMA_DBGSTU_TPS_FETCHING_Msk /* Running (Fetching Tx Transfer Descriptor) */
#define ETH_DMA_DBGSTU_TPS_WAITING_Pos        (13U)
#define ETH_DMA_DBGSTU_TPS_WAITING_Msk        (0x1UL << ETH_DMA_DBGSTU_TPS_WAITING_Pos) /*!< 0x00002000 */
#define ETH_DMA_DBGSTU_TPS_WAITING            ETH_DMA_DBGSTU_TPS_WAITING_Msk /* Running (Waiting for status) */
#define ETH_DMA_DBGSTU_TPS_READING_Pos        (12U)
#define ETH_DMA_DBGSTU_TPS_READING_Msk        (0x3UL << ETH_DMA_DBGSTU_TPS_READING_Pos) /*!< 0x00003000 */
#define ETH_DMA_DBGSTU_TPS_READING            ETH_DMA_DBGSTU_TPS_READING_Msk /* Running (Reading Data from system memory buffer and queuing it to the Tx buffer (Tx FIFO)) */
#define ETH_DMA_DBGSTU_TPS_TIMESTAMP_WR_Pos   (14U)
#define ETH_DMA_DBGSTU_TPS_TIMESTAMP_WR_Msk   (0x1UL << ETH_DMA_DBGSTU_TPS_TIMESTAMP_WR_Pos) /*!< 0x00004000 */
#define ETH_DMA_DBGSTU_TPS_TIMESTAMP_WR       ETH_DMA_DBGSTU_TPS_TIMESTAMP_WR_Msk /* Timestamp write state */
#define ETH_DMA_DBGSTU_TPS_SUSPENDED_Pos      (13U)
#define ETH_DMA_DBGSTU_TPS_SUSPENDED_Msk      (0x3UL << ETH_DMA_DBGSTU_TPS_SUSPENDED_Pos) /*!< 0x00006000 */
#define ETH_DMA_DBGSTU_TPS_SUSPENDED          ETH_DMA_DBGSTU_TPS_SUSPENDED_Msk /* Suspended (Tx Descriptor Unavailable or Tx Buffer Underflow) */
#define ETH_DMA_DBGSTU_TPS_CLOSING_Pos        (12U)
#define ETH_DMA_DBGSTU_TPS_CLOSING_Msk        (0x7UL << ETH_DMA_DBGSTU_TPS_CLOSING_Pos) /*!< 0x00007000 */
#define ETH_DMA_DBGSTU_TPS_CLOSING            ETH_DMA_DBGSTU_TPS_CLOSING_Msk /* Running (Closing Tx Descriptor) */
#define ETH_DMA_DBGSTU_RPS_Pos                (8U)
#define ETH_DMA_DBGSTU_RPS_Msk                (0xFUL << ETH_DMA_DBGSTU_RPS_Pos) /*!< 0x00000F00 */
#define ETH_DMA_DBGSTU_RPS                    ETH_DMA_DBGSTU_RPS_Msk       /* DMA Channel Receive Process State */
#define ETH_DMA_DBGSTU_RPS_STOPPED            (0U)   /* Stopped (Reset or Stop Receive Command issued) */
#define ETH_DMA_DBGSTU_RPS_FETCHING_Pos       (12U)
#define ETH_DMA_DBGSTU_RPS_FETCHING_Msk       (0x1UL << ETH_DMA_DBGSTU_RPS_FETCHING_Pos) /*!< 0x00001000 */
#define ETH_DMA_DBGSTU_RPS_FETCHING           ETH_DMA_DBGSTU_RPS_FETCHING_Msk /* Running (Fetching Rx Transfer Descriptor) */
#define ETH_DMA_DBGSTU_RPS_WAITING_Pos        (12U)
#define ETH_DMA_DBGSTU_RPS_WAITING_Msk        (0x3UL << ETH_DMA_DBGSTU_RPS_WAITING_Pos) /*!< 0x00003000 */
#define ETH_DMA_DBGSTU_RPS_WAITING            ETH_DMA_DBGSTU_RPS_WAITING_Msk /* Running (Waiting for status) */
#define ETH_DMA_DBGSTU_RPS_SUSPENDED_Pos      (14U)
#define ETH_DMA_DBGSTU_RPS_SUSPENDED_Msk      (0x1UL << ETH_DMA_DBGSTU_RPS_SUSPENDED_Pos) /*!< 0x00004000 */
#define ETH_DMA_DBGSTU_RPS_SUSPENDED          ETH_DMA_DBGSTU_RPS_SUSPENDED_Msk /* Suspended (Rx Descriptor Unavailable) */
#define ETH_DMA_DBGSTU_RPS_CLOSING_Pos        (12U)
#define ETH_DMA_DBGSTU_RPS_CLOSING_Msk        (0x5UL << ETH_DMA_DBGSTU_RPS_CLOSING_Pos) /*!< 0x00005000 */
#define ETH_DMA_DBGSTU_RPS_CLOSING            ETH_DMA_DBGSTU_RPS_CLOSING_Msk /* Running (Closing the Rx Descriptor) */
#define ETH_DMA_DBGSTU_RPS_TIMESTAMP_WR_Pos   (13U)
#define ETH_DMA_DBGSTU_RPS_TIMESTAMP_WR_Msk   (0x3UL << ETH_DMA_DBGSTU_RPS_TIMESTAMP_WR_Pos) /*!< 0x00006000 */
#define ETH_DMA_DBGSTU_RPS_TIMESTAMP_WR       ETH_DMA_DBGSTU_RPS_TIMESTAMP_WR_Msk /* Timestamp write state */
#define ETH_DMA_DBGSTU_RPS_TRANSFERRING_Pos   (12U)
#define ETH_DMA_DBGSTU_RPS_TRANSFERRING_Msk   (0x7UL << ETH_DMA_DBGSTU_RPS_TRANSFERRING_Pos) /*!< 0x00007000 */
#define ETH_DMA_DBGSTU_RPS_TRANSFERRING       ETH_DMA_DBGSTU_RPS_TRANSFERRING_Msk /* Running (Transferring the received packet data from the Rx buffer to the system memory) */

/**************** Bit definition for ETH_DMA_CTL register ******************/
#define ETH_DMA_CH0CTL_DSL_Pos            (18U)
#define ETH_DMA_CH0CTL_DSL_Msk            (0x3UL << ETH_DMA_CH0CTL_DSL_Pos)
#define ETH_DMA_CH0CTL_DSL_0              (0x1UL << ETH_DMA_CH0CTL_DSL_Pos) /*! 0x00040000 */
#define ETH_DMA_CH0CTL_DSL_1              (0x2UL << ETH_DMA_CH0CTL_DSL_Pos) /*! 0x00080000 */
#define ETH_DMA_CH0CTL_DSL_2              (0x4UL << ETH_DMA_CH0CTL_DSL_Pos) /*! 0x00100000 */

#define ETH_DMA_CTL_DSL_Pos               (18U)
#define ETH_DMA_CTL_DSL_Msk               (0x3UL << ETH_DMA_CTL_DSL_Pos)
#define ETH_DMA_CTL_DSL_0BIT              (0U)
#define ETH_DMA_CTL_DSL_32BIT             (0x1UL << ETH_DMA_CTL_DSL_Pos) /*! 0x00040000U */
#define ETH_DMA_CTL_DSL_64BIT             (0x2UL << ETH_DMA_CTL_DSL_Pos) /*! 0x00080000U */
#define ETH_DMA_CTL_DSL_128BIT            (0x4UL << ETH_DMA_CTL_DSL_Pos) /*! 0x00100000U */


#define ETH_DMA_CHOCTL_PBLx8_Pos          (16U)
#define ETH_DMA_CHOCTL_PBLx8_Msk          (0x1UL << ETH_DMA_CHOCTL_PBLx8_Pos)
#define ETH_DMA_CHOCTL_PBLx8              ETH_DMA_CHOCTL_PBLx8_Msk /*!< 8xPBL mode */
#define ETH_DMA_CHOCTL_8PBL               ETH_DMA_CHOCTL_PBLx8

#define ETH_DMA_CTL_PBLx8_Pos            (16U)
#define ETH_DMA_CTL_PBLx8_Msk            (0x1UL << ETH_DMA_CTL_PBLx8_Pos) /*! 0x00010000U */
#define ETH_DMA_CTL_PBLx8                ETH_DMA_CTL_PBLx8_Msk /*!< 8xPBL mode */
#define ETH_DMA_CTL_8PBL                 ETH_DMA_CTL_PBLx8
/****************  Bit definition for ETH_DMA_TXCTL register  ****************/
#define ETH_DMA_CH0TXCTL_ST_Pos           (0U)
#define ETH_DMA_CH0TXCTL_ST_Msk           (0x1UL << ETH_DMA_CH0TXCTL_ST_Pos) /*! 0x00000001 */
#define ETH_DMA_CH0TXCTL_ST               ETH_DMA_CH0TXCTL_ST_Msk            /*< Start or stop transmit command */

#define ETH_DMA_TXCTL_ST_Pos              (0U)
#define ETH_DMA_TXCTL_ST_Msk              (0x1UL << ETH_DMA_TXCTL_ST_Pos) /*!< 0x00000001 */
#define ETH_DMA_TXCTL_ST                  ETH_DMA_TXCTL_ST_Msk /* Start or Stop Transmission Command */

#define ETH_DMA_CH0TXCTL_OSF_Pos          (4U)
#define ETH_DMA_CH0TXCTL_OSF_Msk          (0x1UL << ETH_DMA_CH0TXCTL_OSF_Pos) /*! 0x00000010 */
#define ETH_DMA_CH0TXCTL_OSF              ETH_DMA_CH0TXCTL_OSF_Msk            /*< Operate on second packet */

#define ETH_DMA_TXCTL_OSF_Pos             (4U)
#define ETH_DMA_TXCTL_OSF_Msk             (0x1UL << ETH_DMA_TXCTL_OSF_Pos) /*!< 0x00000010 */
#define ETH_DMA_TXCTL_OSF                 ETH_DMA_TXCTL_OSF_Msk /* Operate on Second Packet */

#define ETH_DMA_CH0TXCTL_TXPBL_Pos        (16U)
#define ETH_DMA_CH0TXCTL_TXPBL_Msk        (0x3FUL << ETH_DMA_CH0TXCTL_TXPBL_Pos) /*! 0x003f0000 */
#define ETH_DMA_CH0TXCTL_TXPBL            ETH_DMA_CH0TXCTL_TXPBL_Msk /* Transmit Programmable Burst Length */
#define ETH_DMA_CH0TXCTL_TXPBL_0          (0x1UL << ETH_DMA_CH0TXCTL_TXPBL_Pos)  /*! 0x00010000 */
#define ETH_DMA_CH0TXCTL_TXPBL_1          (0x2UL << ETH_DMA_CH0TXCTL_TXPBL_Pos)  /*! 0x00020000 */
#define ETH_DMA_CH0TXCTL_TXPBL_2          (0x4UL << ETH_DMA_CH0TXCTL_TXPBL_Pos)  /*! 0x00040000 */
#define ETH_DMA_CH0TXCTL_TXPBL_3          (0x8UL << ETH_DMA_CH0TXCTL_TXPBL_Pos)  /*! 0x00080000 */
#define ETH_DMA_CH0TXCTL_TXPBL_4          (0x10UL << ETH_DMA_CH0TXCTL_TXPBL_Pos) /*! 0x00100000 */
#define ETH_DMA_CH0TXCTL_TXPBL_5          (0x20UL << ETH_DMA_CH0TXCTL_TXPBL_Pos) /*! 0x00200000 */

#define ETH_DMA_TXCTL_TPBL_Pos            (16U)
#define ETH_DMA_TXCTL_TPBL_Msk            (0x3FUL << ETH_DMA_TXCTL_TPBL_Pos) /*!< 0x003F0000 */
#define ETH_DMA_TXCTL_TPBL                ETH_DMA_TXCTL_TPBL_Msk /* Transmit Programmable Burst Length */
#define ETH_DMA_TXCTL_TPBL_1PBL           (0x00010000U)   /* Transmit Programmable Burst Length 1 */
#define ETH_DMA_TXCTL_TPBL_2PBL           (0x00020000U)   /* Transmit Programmable Burst Length 2 */
#define ETH_DMA_TXCTL_TPBL_4PBL           (0x00040000U)   /* Transmit Programmable Burst Length 4 */
#define ETH_DMA_TXCTL_TPBL_8PBL           (0x00080000U)   /* Transmit Programmable Burst Length 8 */
#define ETH_DMA_TXCTL_TPBL_16PBL          (0x00100000U)   /* Transmit Programmable Burst Length 16 */
#define ETH_DMA_TXCTL_TPBL_32PBL          (0x00200000U)   /* Transmit Programmable Burst Length 32 */


#define ETH_DMA_CH0TXCTL_ETIC_Pos         (22U)
#define ETH_DMA_CH0TXCTL_ETIC_Msk         (0x1UL << ETH_DMA_CH0TXCTL_ETIC_Pos) /*! 0x00400000 */
#define ETH_DMA_CH0TXCTL_ETIC             ETH_DMA_CH0TXCTL_ETIC_Msk            /*< Early transmit interrupt enable */

#define ETH_DMA_TXCTL_ETIC_Pos            (22U)
#define ETH_DMA_TXCTL_ETIC_Msk            (0x1UL << ETH_DMA_TXCTL_ETIC_Pos) /*! 0x00400000 */
#define ETH_DMA_TXCTL_ETIC                ETH_DMA_TXCTL_ETIC_Msk            /*< Early transmit interrupt enable */

/****************  Bit definition for ETH_DMA_RXCTL register  ****************/
#define ETH_DMA_CH0RXCTL_SR_Pos           (0U)
#define ETH_DMA_CH0RXCTL_SR_Msk           (0x1UL << ETH_DMA_CH0RXCTL_SR_Pos) /*! 0x00000001 */
#define ETH_DMA_CH0RXCTL_SR               ETH_DMA_CH0RXCTL_SR_Msk /*< Start or stop receive */

#define ETH_DMA_RXCTL_SR_Pos              (0U)
#define ETH_DMA_RXCTL_SR_Msk              (0x1UL << ETH_DMA_RXCTL_SR_Pos) /*! 0x00000001 */
#define ETH_DMA_RXCTL_SR                  ETH_DMA_RXCTL_SR_Msk /*< Start or stop receive */

#define ETH_DMA_CH0RXCTL_RBSZ_x_0_Pos     (1U)
#define ETH_DMA_CH0RXCTL_RBSZ_x_0_Msk     (0x3UL << ETH_DMA_CH0RXCTL_RBSZ_x_0_Pos) /*! 0x00000003 */
#define ETH_DMA_CH0RXCTL_RBSZ_x_0_0       (0x1UL << ETH_DMA_CH0RXCTL_RBSZ_x_0_Pos) /*! 0x00000002 */
#define ETH_DMA_CH0RXCTL_RBSZ_x_0_1       (0x2UL << ETH_DMA_CH0RXCTL_RBSZ_x_0_Pos) /*! 0x00000004 */


#define ETH_DMA_CH0RXCTL_RBSZ_13_y_Pos    (3U)
#define ETH_DMA_CH0RXCTL_RBSZ_13_y_Msk    (0xFFFUL << ETH_DMA_CH0RXCTL_RBSZ_13_y_Pos) /*! 0x00007ff8 */
#define ETH_DMA_CH0RXCTL_RBSZ_13_y_0      (0x1UL   << ETH_DMA_CH0RXCTL_RBSZ_13_y_Pos) /*! 0x00000008 */
#define ETH_DMA_CH0RXCTL_RBSZ_13_y_1      (0x2UL   << ETH_DMA_CH0RXCTL_RBSZ_13_y_Pos) /*! 0x00000010 */
#define ETH_DMA_CH0RXCTL_RBSZ_13_y_2      (0x4UL   << ETH_DMA_CH0RXCTL_RBSZ_13_y_Pos) /*! 0x00000020 */
#define ETH_DMA_CH0RXCTL_RBSZ_13_y_3      (0x8UL   << ETH_DMA_CH0RXCTL_RBSZ_13_y_Pos) /*! 0x00000040 */
#define ETH_DMA_CH0RXCTL_RBSZ_13_y_4      (0x10UL  << ETH_DMA_CH0RXCTL_RBSZ_13_y_Pos) /*! 0x00000080 */
#define ETH_DMA_CH0RXCTL_RBSZ_13_y_5      (0x20UL  << ETH_DMA_CH0RXCTL_RBSZ_13_y_Pos) /*! 0x00000100 */
#define ETH_DMA_CH0RXCTL_RBSZ_13_y_6      (0x40UL  << ETH_DMA_CH0RXCTL_RBSZ_13_y_Pos) /*! 0x00000200 */
#define ETH_DMA_CH0RXCTL_RBSZ_13_y_7      (0x80UL  << ETH_DMA_CH0RXCTL_RBSZ_13_y_Pos) /*! 0x00000400 */
#define ETH_DMA_CH0RXCTL_RBSZ_13_y_8      (0x100UL << ETH_DMA_CH0RXCTL_RBSZ_13_y_Pos) /*! 0x00000800 */
#define ETH_DMA_CH0RXCTL_RBSZ_13_y_9      (0x200UL << ETH_DMA_CH0RXCTL_RBSZ_13_y_Pos) /*! 0x00001000 */
#define ETH_DMA_CH0RXCTL_RBSZ_13_y_10     (0x400UL << ETH_DMA_CH0RXCTL_RBSZ_13_y_Pos) /*! 0x00002000 */
#define ETH_DMA_CH0RXCTL_RBSZ_13_y_11     (0x800UL << ETH_DMA_CH0RXCTL_RBSZ_13_y_Pos) /*! 0x00004000 */

#define ETH_DMA_RXCTL_RBSZ_Pos            (1U)
#define ETH_DMA_RXCTL_RBSZ_Msk            (0x3FFFUL << ETH_DMA_CH0RXCTL_RBSZ_x_0_Pos) /*! 0x00007FFE */
#define ETH_DMA_RXCTL_RBSZ                ETH_DMA_RXCTL_RBSZ_Msk /* Receive Buffer size */

#define ETH_DMA_CH0RXCTL_RxPBL_Pos        (16U)
#define ETH_DMA_CH0RXCTL_RxPBL_Msk        (0x3FUL  << ETH_DMA_CH0RXCTL_RxPBL_Pos) /*! 0x003f0000 */
#define ETH_DMA_CH0RXCTL_RxPBL_0          (0x1UL   << ETH_DMA_CH0RXCTL_RxPBL_Pos) /*! 0x00010000 */
#define ETH_DMA_CH0RXCTL_RxPBL_1          (0x2UL   << ETH_DMA_CH0RXCTL_RxPBL_Pos) /*! 0x00020000 */
#define ETH_DMA_CH0RXCTL_RxPBL_2          (0x4UL   << ETH_DMA_CH0RXCTL_RxPBL_Pos) /*! 0x00040000 */
#define ETH_DMA_CH0RXCTL_RxPBL_3          (0x8UL   << ETH_DMA_CH0RXCTL_RxPBL_Pos) /*! 0x00080000 */
#define ETH_DMA_CH0RXCTL_RxPBL_4          (0x10UL  << ETH_DMA_CH0RXCTL_RxPBL_Pos) /*! 0x00100000 */
#define ETH_DMA_CH0RXCTL_RxPBL_5          (0x20UL  << ETH_DMA_CH0RXCTL_RxPBL_Pos) /*! 0x00200000 */

#define ETH_DMA_RXCTL_RPBL_Pos            (16U)
#define ETH_DMA_RXCTL_RPBL_Msk            (0x3FUL << ETH_DMA_RXCTL_RPBL_Pos) /*!< 0x003F0000 */
#define ETH_DMA_RXCTL_RPBL                ETH_DMA_RXCTL_RPBL_Msk     /* Receive Programmable Burst Length */
#define ETH_DMA_RXCTL_RPBL_1PBL           (0x00010000U)   /* Receive Programmable Burst Length 1 */
#define ETH_DMA_RXCTL_RPBL_2PBL           (0x00020000U)   /* Receive Programmable Burst Length 2 */
#define ETH_DMA_RXCTL_RPBL_4PBL           (0x00040000U)   /* Receive Programmable Burst Length 4 */
#define ETH_DMA_RXCTL_RPBL_8PBL           (0x00080000U)   /* Receive Programmable Burst Length 8 */
#define ETH_DMA_RXCTL_RPBL_16PBL          (0x00100000U)   /* Receive Programmable Burst Length 16 */
#define ETH_DMA_RXCTL_RPBL_32PBL          (0x00200000U)   /* Receive Programmable Burst Length 32 */

#define ETH_DMA_CH0RXCTL_ERIC_Pos         (22U)
#define ETH_DMA_CH0RXCTL_ERIC_Msk         (0x1UL   << ETH_DMA_CH0RXCTL_ERIC_Pos) /*! 0x00400000 */
#define ETH_DMA_CH0RXCTL_ERIC             ETH_DMA_CH0RXCTL_ERIC_Msk /*< Early receive interrupt control */

#define ETH_DMA_RXCTL_ERIC_Pos            (22U)
#define ETH_DMA_RXCTL_ERIC_Msk            (0x1UL   << ETH_DMA_RXCTL_ERIC_Pos) /*! 0x00400000 */
#define ETH_DMA_RXCTL_ERIC                ETH_DMA_RXCTL_ERIC_Msk /*< Early receive interrupt control */

#define ETH_DMA_CH0RXCTL_RPF_Pos          (31U)
#define ETH_DMA_CH0RXCTL_RPF_Msk          (0x1UL  << ETH_DMA_CH0RXCTL_RPF_Pos) /*! 0x80000000 */
#define ETH_DMA_CH0RXCTL_RPF              ETH_DMA_CH0RXCTL_RPF_Msk /*< RX packet flush */

#define ETH_DMA_RXCTL_RPF_Pos             (31U)
#define ETH_DMA_RXCTL_RPF_Msk             (0x1UL  << ETH_DMA_RXCTL_RPF_Pos) /*! 0x80000000 */
#define ETH_DMA_RXCTL_RPF                 ETH_DMA_RXCTL_RPF_Msk /*< RX packet flush */


/****************  Bit definition for ETH_DMA_TXDESCLSTADDR register  ****************/
#define ETH_DMA_TXDESCLSTADDR_TDESLA_Pos    (2U)
#define ETH_DMA_TXDESCLSTADDR_TDESLA_Msk    (0x3FFFFFFCUL << ETH_DMA_TXDESCLSTADDR_TDESLA_Pos) /*! 0xFFFFFFFC */
#define ETH_DMA_TXDESCLSTADDR_TDESLA        ETH_DMA_TXDESCLSTADDR_TDESLA_Msk /* Start of Transmit List */

/****************  Bit definition for ETH_DMA_RXDESCLSTADDR register  ****************/
#define ETH_DMA_RXDESCLSTADDR_RDESLA_Pos    (2U)
#define ETH_DMA_RXDESCLSTADDR_RDESLA_Msk    (0x3FFFFFFCUL << ETH_DMA_RXDESCLSTADDR_RDESLA_Pos) /*! 0xFFFFFFFC */
#define ETH_DMA_RXDESCLSTADDR_RDESLA        ETH_DMA_RXDESCLSTADDR_RDESLA_Msk

/****************  Bit definition for ETH_DMA_TXDESCTAILPTR register  ****************/
#define ETH_DMA_TXDESCTAILPTR_TDTP_Pos      (2U)
#define ETH_DMA_TXDESCTAILPTR_TDTP_Msk      (0x3FFFFFFCUL << ETH_DMA_TXDESCTAILPTR_TDTP_Pos) /*! 0xFFFFFFFC */
#define ETH_DMA_TXDESCTAILPTR_TDTP          ETH_DMA_TXDESCTAILPTR_TDTP_Msk /* Transmit Descriptor Tail Pointer */

/****************  Bit definition for ETH_DMA_RXDESCTAILPTR register  ****************/
#define ETH_DMA_RXDESCTAILPTR_RDTP_Pos      (2U)
#define ETH_DMA_RXDESCTAILPTR_RDTP_Msk      (0x3FFFFFFCUL << ETH_DMA_RXDESCTAILPTR_RDTP_Pos) /*! 0xFFFFFFFC */
#define ETH_DMA_RXDESCTAILPTR_RDTP          ETH_DMA_RXDESCTAILPTR_RDTP_Msk

/****************  Bit definition for ETH_DMA_TXDESCRINGLEN register  ****************/
#define ETH_DMA_TXDESCRINGLEN_TDRL_Pos      (0U)
#define ETH_DMA_TXDESCRINGLEN_TDRL_Msk      (0x3FFUL << ETH_DMA_TXDESCRINGLEN_TDRL_Pos) /*!0x000003ff */
#define ETH_DMA_TXDESCRINGLEN_TDRL          ETH_DMA_TXDESCRINGLEN_TDRL_Msk /* Transmit Descriptor Ring Length */


/****************  Bit definition for ETH_DMA_RXCTL2 register  ****************/
#define ETH_DMA_RXCTL2_RDRL_Pos        (0U)
#define ETH_DMA_RXCTL2_RDRL_Msk        (0x3FFUL << ETH_DMA_RXCTL2_RDRL_Pos) /*!0x000003ff */
#define ETH_DMA_RXCTL2_RDRL            ETH_DMA_RXCTL2_RDRL_Msk /* Receive Descriptor Ring Length */

#define ETH_DMA_RXCTL2_ARBS_Pos        (16U)
#define ETH_DMA_RXCTL2_ARBS_Msk        (0xFFUL  << ETH_DMA_RXCTL2_ARBS_Pos) /*!0x00ff0000 */
#define ETH_DMA_RXCTL2_ARBS            ETH_DMA_RXCTL2_ARBS_Msk /* Alternate Receive Buffer Size*/


/****************  Bit definition for ETH_DMA_INTRENA register  ****************/
#define ETH_DMA_CH0INTREN_TIE_Pos         (0U)
#define ETH_DMA_CH0INTREN_TIE_Msk         (0x1UL << ETH_DMA_CH0INTREN_TIE_Pos) /*! 0x00000001 */
#define ETH_DMA_CH0INTREN_TIE             ETH_DMA_CH0INTREN_TIE_Msk /*!<Transmit Interrupt Enable */

#define ETH_DMA_INTREN_TIE_Pos            (0U)
#define ETH_DMA_INTREN_TIE_Msk            (0x1UL << ETH_DMA_INTREN_TIE_Pos) /*! 0x00000001 */
#define ETH_DMA_INTREN_TIE                ETH_DMA_INTREN_TIE_Msk /*!<Transmit Interrupt Enable */

#define ETH_DMA_CH0INTREN_TXSE_Pos        (1U)
#define ETH_DMA_CH0INTREN_TXSE_Msk        (0x1UL << ETH_DMA_CH0INTREN_TXSE_Pos) /*! 0x00000002 */
#define ETH_DMA_CH0INTREN_TXSE            ETH_DMA_CH0INTREN_TXSE_Msk /*!< Transmit Stopped Enable */

#define ETH_DMA_INTREN_TXSE_Pos           (1U)
#define ETH_DMA_INTREN_TXSE_Msk           (0x1UL << ETH_DMA_INTREN_TXSE_Pos) /*! 0x00000002 */
#define ETH_DMA_INTREN_TXSE               ETH_DMA_INTREN_TXSE_Msk  /*!< Transmit Stopped Enable */

#define ETH_DMA_CH0INTREN_TBUE_Pos        (2U)
#define ETH_DMA_CH0INTREN_TBUE_Msk        (0x1UL << ETH_DMA_CH0INTREN_TBUE_Pos) /*! 0x00000004 */
#define ETH_DMA_CH0INTREN_TBUE            ETH_DMA_CH0INTREN_TBUE_Msk /*!< Transmit Buffer Unavailable Enable */

#define ETH_DMA_INTREN_TBUE_Pos           (2U)
#define ETH_DMA_INTREN_TBUE_Msk           (0x1UL << ETH_DMA_INTREN_TBUE_Pos) /*! 0x00000004 */
#define ETH_DMA_INTREN_TBUE               ETH_DMA_INTREN_TBUE /*!< Transmit Buffer Unavailable Enable */

#define ETH_DMA_CH0INTREN_RIE_Pos         (6U)
#define ETH_DMA_CH0INTREN_RIE_Msk         (0x1UL << ETH_DMA_CH0INTREN_RIE_Pos) /*! 0x00000040 */
#define ETH_DMA_CH0INTREN_RIE             ETH_DMA_CH0INTREN_RIE_Msk /*!< Receive Interrupt Enable */

#define ETH_DMA_INTREN_RIE_Pos            (6U)
#define ETH_DMA_INTREN_RIE_Msk            (0x1UL << ETH_DMA_INTREN_RIE_Pos) /*! 0x00000040 */
#define ETH_DMA_INTREN_RIE                ETH_DMA_INTREN_RIE_Msk/*!< Receive Interrupt Enable */

#define ETH_DMA_CH0INTREN_RBUE_Pos        (7U)
#define ETH_DMA_CH0INTREN_RBUE_Msk        (0x1UL << ETH_DMA_CH0INTREN_RBUE_Pos) /*! 0x00000080 */
#define ETH_DMA_CH0INTREN_RBUE            ETH_DMA_CH0INTREN_RBUE_Msk /*!< Receive Buffer Unavaliable Enable */

#define ETH_DMA_INTREN_RBUE_Pos           (7U)
#define ETH_DMA_INTREN_RBUE_Msk           (0x1UL << ETH_DMA_INTREN_RBUE_Pos) /*! 0x00000080 */
#define ETH_DMA_INTREN_RBUE               ETH_DMA_INTREN_RBUE_Msk /*!< Receive Buffer Unavaliable Enable */

#define ETH_DMA_CH0INTREN_RSE_Pos         (8U)
#define ETH_DMA_CH0INTREN_RSE_Msk         (0x1UL << ETH_DMA_CH0INTREN_RSE_Pos) /*! 0x00000100 */
#define ETH_DMA_CH0INTREN_RSE             ETH_DMA_CH0INTREN_RSE_Msk /*!< Receive Stopped Enable */

#define ETH_DMA_INTREN_RSE_Pos            (8U)
#define ETH_DMA_INTREN_RSE_Msk            (0x1UL << ETH_DMA_INTREN_RSE_Pos) /*! 0x00000100 */
#define ETH_DMA_INTREN_RSE                ETH_DMA_INTREN_RSE_Msk /*!< Receive Stopped Enable */

#define ETH_DMA_CH0INTREN_RWTE_Pos        (9U)
#define ETH_DMA_CH0INTREN_RWTE_Msk        (0x1UL << ETH_DMA_CH0INTREN_RWTE_Pos) /*! 0x00000200 */
#define ETH_DMA_CH0INTREN_RWTE            ETH_DMA_CH0INTREN_RWTE_Msk /*!< Receive Watchdog Timeout Enable */

#define ETH_DMA_INTREN_RWTE_Pos           (9U)
#define ETH_DMA_INTREN_RWTE_Msk           (0x1UL << ETH_DMA_INTREN_RWTE_Pos) /*! 0x00000200 */
#define ETH_DMA_INTREN_RWTE               ETH_DMA_INTREN_RWTE_Msk /*!< Receive Watchdog Timeout Enable */

#define ETH_DMA_CH0INTREN_ETIE_Pos        (10U)
#define ETH_DMA_CH0INTREN_ETIE_Msk        (0x1UL << ETH_DMA_CH0INTREN_ETIE_Pos) /*! 0x00000400 */
#define ETH_DMA_CH0INTREN_ETIE            ETH_DMA_CH0INTREN_ETIE_Msk /*!< Early Transmit Interrupt Enable */

#define ETH_DMA_INTREN_ETIE_Pos           (10U)
#define ETH_DMA_INTREN_ETIE_Msk           (0x1UL << ETH_DMA_INTREN_ETIE_Pos) /*! 0x00000400 */
#define ETH_DMA_INTREN_ETIE               ETH_DMA_INTREN_ETIE_Msk /*!< Early Transmit Interrupt Enable */

#define ETH_DMA_CH0INTREN_ERIE_Pos        (11U)
#define ETH_DMA_CH0INTREN_ERIE_Msk        (0x1UL << ETH_DMA_CH0INTREN_ERIE_Pos) /*! 0x00000800 */
#define ETH_DMA_CH0INTREN_ERIE            ETH_DMA_CH0INTREN_ERIE_Msk /*!< Fatal Bus Error Enable */

#define ETH_DMA_INTREN_ERIE_Pos           (11U)
#define ETH_DMA_INTREN_ERIE_Msk           (0x1UL << ETH_DMA_INTREN_ERIE_Pos) /*! 0x00000800 */
#define ETH_DMA_INTREN_ERIE               ETH_DMA_INTREN_ERIE_Msk /*!< Fatal Bus Error Enable */

#define ETH_DMA_CH0INTREN_FBEE_Pos        (12U)
#define ETH_DMA_CH0INTREN_FBEE_Msk        (0x1UL << ETH_DMA_CH0INTREN_FBEE_Pos) /*! 0x00000100 */
#define ETH_DMA_CH0INTREN_FBEE            ETH_DMA_CH0INTREN_FBEE_Msk /*!< Fatal Bus Error Enable */

#define ETH_DMA_INTREN_FBEE_Pos           (12U)
#define ETH_DMA_INTREN_FBEE_Msk           (0x1UL << ETH_DMA_INTREN_FBEE_Pos) /*! 0x00000100 */
#define ETH_DMA_INTREN_FBEE               ETH_DMA_INTREN_FBEE_Msk /*!< Fatal Bus Error Enable */

#define ETH_DMA_CH0INTREN_CDEE_Pos        (13U)
#define ETH_DMA_CH0INTREN_CDEE_Msk        (0x1UL << ETH_DMA_CH0INTREN_CDEE_Pos) /*! 0x00000200 */
#define ETH_DMA_CH0INTREN_CDEE            ETH_DMA_CH0INTREN_CDEE_Msk /*!< Context Descriptor Error Enable */

#define ETH_DMA_INTREN_CDEE_Pos           (13U)
#define ETH_DMA_INTREN_CDEE_Msk           (0x1UL << ETH_DMA_INTREN_CDEE_Pos) /*! 0x00000200 */
#define ETH_DMA_INTREN_CDEE               ETH_DMA_INTREN_CDEE_Msk /*!< Context Descriptor Error Enable */

#define ETH_DMA_CH0INTREN_AIE_Pos         (14U)
#define ETH_DMA_CH0INTREN_AIE_Msk         (0x1UL << ETH_DMA_CH0INTREN_AIE_Pos) /*! 0x00000400 */
#define ETH_DMA_CH0INTREN_AIE             ETH_DMA_CH0INTREN_AIE_Msk /*!< Abnormal Interrupt Summary Enable */

#define ETH_DMA_INTREN_AIE_Pos            (14U)
#define ETH_DMA_INTREN_AIE_Msk            (0x1UL << ETH_DMA_INTREN_AIE_Pos) /*! 0x00000400 */
#define ETH_DMA_INTREN_AIE                ETH_DMA_INTREN_AIE_Msk /*!< Abnormal Interrupt Summary Enable */

#define ETH_DMA_CH0INTREN_NIE_Pos         (15U)
#define ETH_DMA_CH0INTREN_NIE_Msk         (0x1UL << ETH_DMA_CH0INTREN_NIE_Pos) /*! 0x00000800 */
#define ETH_DMA_CH0INTREN_NIE             ETH_DMA_CH0INTREN_NIE_Msk /*! < Normal Interrupt Summary Enable */

#define ETH_DMA_INTREN_NIE_Pos            (15U)
#define ETH_DMA_INTREN_NIE_Msk            (0x1UL << ETH_DMA_INTREN_NIE_Pos) /*! 0x00000800 */
#define ETH_DMA_INTREN_NIE                ETH_DMA_INTREN_NIE_Msk /*! < Normal Interrupt Summary Enable */

/****************  Bit definition for ETH_DMA_RXINTRWDGTMR register  ****************/
#define ETH_DMA_RXINTRWDGTMR_Pos          (0U)
#define ETH_DMA_RXINTRWDGTMR_Msk          (0xFFUL << ETH_DMA_RXINTRWDGTMR_Pos) /*!< 0x000000FF */
#define ETH_DMA_RXINTRWDGTMR              ETH_DMA_RXINTRWDGTMR_Msk /* Receive Interrupt Watchdog Timer Count */


/****************  Bit definition for ETH_DMA_CURAPPTXDESC register  ****************/
#define ETH_DMA_CURAPPTXDESC_Pos          (0U)
#define ETH_DMA_CURAPPTXDESC_Msk          (0xFFFFFFFFUL << ETH_DMA_CURAPPTXDESC_Pos) /*!< 0xFFFFFFFF */
#define ETH_DMA_CURAPPTXDESC              ETH_DMA_CURAPPTXDESC_Msk /* Application Transmit Descriptor Address Pointer */

/****************  Bit definition for ETH_DMA_CURAPPRXDESC register  ****************/
#define ETH_DMA_CURAPPRXDESC_Pos          (0U)
#define ETH_DMA_CURAPPRXDESC_Msk          (0xFFFFFFFFUL << ETH_DMA_CURAPPRXDESC_Pos) /*!< 0xFFFFFFFF */
#define ETH_DMA_CURAPPRXDESC              ETH_DMA_CURAPPRXDESC_Msk /* Application Receive Descriptor Address Pointer */

/****************  Bit definition for ETH_DMA_CURAPPTXBUF register  ****************/
#define ETH_DMA_CURAPPTXBUF_Pos           (0U)
#define ETH_DMA_CURAPPTXBUF_Msk           (0xFFFFFFFFUL << ETH_DMA_CURAPPTXBUF_Pos) /*!< 0xFFFFFFFF */
#define ETH_DMA_CURAPPTXBUF               ETH_DMA_CURAPPTXBUF_Msk /* Application Transmit Buffer Address Pointer */

/****************  Bit definition for ETH_DMA_CURAPPRXBUF register  ****************/
#define ETH_DMA_CURAPPRXBUF_Pos           (0U)
#define ETH_DMA_CURAPPRXBUF_Msk           (0xFFFFFFFFUL << ETH_DMA_CURAPPRXBUF_Pos) /*!< 0xFFFFFFFF */
#define ETH_DMA_CURAPPRXBUF               ETH_DMA_CURAPPRXBUF_Msk /* Application Receive Buffer Address Pointer */

/****************  Bit definition for ETH_DMA_STU register  ****************/
#define ETH_DMA_CHOSTU_TI_Pos             (0U)
#define ETH_DMA_CHOSTU_TI_Msk             (0x1UL << ETH_DMA_CHOSTU_TI_Pos) /*! 0x00000001 */
#define ETH_DMA_CHOSTU_TI                 ETH_DMA_CHOSTU_TI_Msk /*!< Transmit Interrupt , transmission is complete*/
#define ETH_DMA_STU_TI                    ETH_DMA_CHOSTU_TI

#define ETH_DMA_CH0STU_TPS_Pos            (1U)
#define ETH_DMA_CH0STU_TPS_Msk            (0x1UL << ETH_DMA_CH0STU_TPS_Pos) /*! 0x00000002 */
#define ETH_DMA_CH0STU_TPS                ETH_DMA_CH0STU_TPS_Msk /*!< Transmit Process Stopped , Abnormal interrupt*/
#define ETH_DMA_STU_TPS                   ETH_DMA_CH0STU_TPS

#define ETH_DMA_CH0STU_TBU_Pos            (2U)
#define ETH_DMA_CH0STU_TBU_Msk            (0x1UL << ETH_DMA_CH0STU_TBU_Pos) /*! 0x00000004 */
#define ETH_DMA_CH0STU_TBU                ETH_DMA_CH0STU_TBU_Msk /*!< Transmit Buffer Unavailizable */
#define ETH_DMA_STU_TBU                   ETH_DMA_CH0STU_TBU

#define ETH_DMA_CH0STU_RI_Pos             (6U)
#define ETH_DMA_CH0STU_RI_Msk             (0x1UL << ETH_DMA_CH0STU_RI_Pos) /*! 0x00000040 */
#define ETH_DMA_CH0STU_RI                 ETH_DMA_CH0STU_RI_Msk /*!< Receive Interrupt */
#define ETH_DMA_STU_RI                    ETH_DMA_CH0STU_RI

#define ETH_DMA_CH0STU_RBU_Pos            (7U)
#define ETH_DMA_CH0STU_RBU_Msk            (0x1UL << ETH_DMA_CH0STU_RBU_Pos) /*! 0x00000080 */
#define ETH_DMA_CH0STU_RBU                ETH_DMA_CH0STU_RBU_Msk /*!< Receive Buffer Unavailiable */
#define ETH_DMA_STU_RBU                   ETH_DMA_CH0STU_RBU

#define ETH_DMA_CH0STU_RPS_Pos            (8U)
#define ETH_DMA_CH0STU_RPS_Msk            (0x1UL << ETH_DMA_CH0STU_RPS_Pos) /*! 0x00000100 */
#define ETH_DMA_CH0STU_RPS                ETH_DMA_CH0STU_RPS_Msk /*!< Receive Process Stopped */
#define ETH_DMA_STU_RPS                   ETH_DMA_CH0STU_RPS

#define ETH_DMA_STU_RWT_Pos               (9U)
#define ETH_DMA_STU_RWT_Msk               (0x1UL << ETH_DMA_STU_RWT_Pos) /*! 0x00000200 */
#define ETH_DMA_STU_RWT                   ETH_DMA_STU_RWT_Msk /*!< Receive Watch Dog Time Out */

#define ETH_DMA_STU_ETI_Pos               (10U)
#define ETH_DMA_STU_ETI_Msk               (0x1UL << ETH_DMA_STU_ETI_Pos) /*! 0x00000400 */
#define ETH_DMA_STU_ETI                   ETH_DMA_STU_ETI_Msk /*!< Early Transmit Intrrupt*/

#define ETH_DMA_STU_ERI_Pos               (11U)
#define ETH_DMA_STU_ERI_Msk               (0x1UL << ETH_DMA_STU_ERI_Pos) /*! 0x00000800 */
#define ETH_DMA_STU_ERI                   ETH_DMA_STU_ERI_Msk /*!< Early Receive Interrupt */

#define ETH_DMA_STU_FBE_Pos               (12U)
#define ETH_DMA_STU_FBE_Msk               (0x1UL << ETH_DMA_STU_FBE_Pos) /*! 0x00001000 */
#define ETH_DMA_STU_FBE                   ETH_DMA_STU_FBE_Msk /*!< Fatal Bus Error */

#define ETH_DMA_STU_CDE_Pos               (13U)
#define ETH_DMA_STU_CDE_Msk               (0x1UL << ETH_DMA_STU_CDE_Pos) /*! 0x00002000 */
#define ETH_DMA_STU_CDE                   ETH_DMA_STU_CDE_Msk /*!< Context Descriptor Error */

#define ETH_DMA_CH0STU_AIS_Pos            (14U)
#define ETH_DMA_CH0STU_AIS_Msk            (0x1UL << ETH_DMA_CH0STU_AIS_Pos) /*! 0x00004000 */
#define ETH_DMA_CH0STU_AIS                ETH_DMA_CH0STU_AIS_Msk /*!< Abnormal Interrupt Summary */
#define ETH_DMA_STU_AIS                   ETH_DMA_CH0STU_AIS

#define ETH_DMA_CH0STU_NIS_Pos            (15U)
#define ETH_DMA_CH0STU_NIS_Msk            (0x1UL << ETH_DMA_CH0STU_NIS_Pos) /*! 0x00008000 */
#define ETH_DMA_CH0STU_NIS                ETH_DMA_CH0STU_NIS_Msk /*!< Normal interrupt summary */
#define ETH_DMA_STU_NIS                   ETH_DMA_CH0STU_NIS

#define ETH_DMA_STU_TEB_Pos               (16U)
#define ETH_DMA_STU_TEB_Msk               (0x7UL << ETH_DMA_STU_TEB_Pos) /*! 0x00070000 */
#define ETH_DMA_STU_TEB                   ETH_DMA_STU_TEB_Msk /*!< Tx DMA Error Bits */

#define ETH_DMA_STU_REB_Pos               (19U)
#define ETH_DMA_STU_REB_Msk               (0x7UL << ETH_DMA_STU_REB_Pos) /*! 0x00380000 */
#define ETH_DMA_STU_REB                   ETH_DMA_STU_REB_Msk /* Rx DMA Error Bits */


/****************  Bit definition for ETH_DMA_MISFRMCNT register  ****************/
#define ETH_DMA_MISFRMCNT_MFCO_Pos        (15U)
#define ETH_DMA_MISFRMCNT_MFCO_Msk        (0x1UL << ETH_DMA_MISFRMCNT_MFCO_Pos) /*!< 0x00008000 */
#define ETH_DMA_MISFRMCNT_MFCO            ETH_DMA_MISFRMCNT_MFCO_Msk /* Overflow status of the MFC Counter */

#define ETH_DMA_MISFRMCNT_MFC_Pos         (0U)
#define ETH_DMA_MISFRMCNT_MFC_Msk         (0x7FFUL << ETH_DMA_MISFRMCNT_MFC_Pos) /*!< 0x000007FF */
#define ETH_DMA_MISFRMCNT_MFC             ETH_DMA_MISFRMCNT_MFC_Msk /* The number of packet counters dropped by the DMA */

/****************  Bit definition for ETH_DMA_RXERICNT register  ****************/


/******************************************************************************/
/*                                                                            */
/*                                  DBGMCU                                    */
/*                                                                            */
/******************************************************************************/

/****************  Bit definition for DBGMCU_IDCODE register  ****************/
#define DBGMCU_IDCODE_DVEID_Pos        (0U)
#define DBGMCU_IDCODE_DVEID_Msk        (0x7FFUL  << DBGMCU_IDCODE_DVEID_Pos) /*! 0x000007FF */
#define DBGMCU_IDCODE_DVEID_0          (0x1UL    << DBGMCU_IDCODE_DVEID_Pos) /*! 0x00000001 */
#define DBGMCU_IDCODE_DVEID_1          (0x2UL    << DBGMCU_IDCODE_DVEID_Pos) /*! 0x00000002 */
#define DBGMCU_IDCODE_DVEID_2          (0x4UL    << DBGMCU_IDCODE_DVEID_Pos) /*! 0x00000004 */
#define DBGMCU_IDCODE_DVEID_3          (0x8UL    << DBGMCU_IDCODE_DVEID_Pos) /*! 0x00000008 */
#define DBGMCU_IDCODE_DVEID_4          (0x10UL   << DBGMCU_IDCODE_DVEID_Pos) /*! 0x00000010 */
#define DBGMCU_IDCODE_DVEID_5          (0x20UL   << DBGMCU_IDCODE_DVEID_Pos) /*! 0x00000020 */
#define DBGMCU_IDCODE_DVEID_6          (0x40UL   << DBGMCU_IDCODE_DVEID_Pos) /*! 0x00000040 */
#define DBGMCU_IDCODE_DVEID_7          (0x80UL   << DBGMCU_IDCODE_DVEID_Pos) /*! 0x00000080 */
#define DBGMCU_IDCODE_DVEID_8          (0x100UL  << DBGMCU_IDCODE_DVEID_Pos) /*! 0x00000100 */
#define DBGMCU_IDCODE_DVEID_9          (0x200UL  << DBGMCU_IDCODE_DVEID_Pos) /*! 0x00000200 */
#define DBGMCU_IDCODE_DVEID_10         (0x400UL  << DBGMCU_IDCODE_DVEID_Pos) /*! 0x00000400 */
#define DBGMCU_IDCODE_DVEID_11         (0x800UL  << DBGMCU_IDCODE_DVEID_Pos) /*! 0x00000800 */


#define DBGMCU_IDCODE_REVID_Pos        (16U)
#define DBGMCU_IDCODE_REVID_Msk        (0xFFFF << DBGMCU_IDCODE_REVID_Pos) /*! 0xffff0000 */
#define DBGMCU_IDCODE_REVID_0          (0x1UL  << DBGMCU_IDCODE_REVID_Pos) /*! 0x00010000 */
#define DBGMCU_IDCODE_REVID_1          (0x2UL  << DBGMCU_IDCODE_REVID_Pos) /*! 0x00020000 */
#define DBGMCU_IDCODE_REVID_2          (0x4UL  << DBGMCU_IDCODE_REVID_Pos) /*! 0x00040000 */
#define DBGMCU_IDCODE_REVID_3          (0x8UL  << DBGMCU_IDCODE_REVID_Pos) /*! 0x00080000 */
#define DBGMCU_IDCODE_REVID_4          (0x10UL << DBGMCU_IDCODE_REVID_Pos) /*! 0x00100000 */
#define DBGMCU_IDCODE_REVID_5          (0x20UL << DBGMCU_IDCODE_REVID_Pos) /*! 0x00200000 */
#define DBGMCU_IDCODE_REVID_6          (0x40UL << DBGMCU_IDCODE_REVID_Pos) /*! 0x00400000 */
#define DBGMCU_IDCODE_REVID_7          (0x80UL << DBGMCU_IDCODE_REVID_Pos) /*! 0x00800000 */
#define DBGMCU_IDCODE_REVID_8          (0x100UL  << DBGMCU_IDCODE_REVID_Pos) /*! 0x01000000 */
#define DBGMCU_IDCODE_REVID_9          (0x200UL  << DBGMCU_IDCODE_REVID_Pos) /*! 0x02000000 */
#define DBGMCU_IDCODE_REVID_10         (0x400UL  << DBGMCU_IDCODE_REVID_Pos) /*! 0x04000000 */
#define DBGMCU_IDCODE_REVID_11         (0x800UL  << DBGMCU_IDCODE_REVID_Pos) /*! 0x08000000 */
#define DBGMCU_IDCODE_REVID_12         (0x1000UL  << DBGMCU_IDCODE_REVID_Pos) /*! 0x10000000 */
#define DBGMCU_IDCODE_REVID_13         (0x2000UL  << DBGMCU_IDCODE_REVID_Pos) /*! 0x20000000 */
#define DBGMCU_IDCODE_REVID_14         (0x4000UL  << DBGMCU_IDCODE_REVID_Pos) /*! 0x40000000 */
#define DBGMCU_IDCODE_REVID_15         (0x8000UL  << DBGMCU_IDCODE_REVID_Pos) /*! 0x80000000 */


/****************  Bit definition for DBGMCU_CR register  ****************/
#define DBGMCU_CR_DBG_SLEEP_Pos        (0U)
#define DBGMCU_CR_DBG_SLEEP_Msk        (0x1UL << DBGMCU_CR_DBG_SLEEP_Pos) /*! 0x00000001 */
#define DBGMCU_CR_DBG_SLEEP            DBGMCU_CR_DBG_SLEEP_Msk /*< Debug sleep mode */

#define DBGMCU_CR_DBG_STOP_Pos         (1U)
#define DBGMCU_CR_DBG_STOP_Msk         (0x1UL << DBGMCU_CR_DBG_STOP_Pos) /*! 0x00000002 */
#define DBGMCU_CR_DBG_STOP             DBGMCU_CR_DBG_STOP_Msk            /*< Debug stop mode */

#define DBGMCU_CR_DBG_STANDBY_Pos      (2U)
#define DBGMCU_CR_DBG_STANDBY_Msk      (0x1UL << DBGMCU_CR_DBG_STANDBY_Pos) /*! 0x00000004 */
#define DBGMCU_CR_DBG_STANDBY          DBGMCU_CR_DBG_STANDBY_Msk            /*< Debug standby mode */

#define DBGMCU_CR_TRACE_IOEN_Pos       (5U)
#define DBGMCU_CR_TRACE_IOEN_Msk       (0x1UL << DBGMCU_CR_TRACE_IOEN_Pos) /*! 0x00000020 */
#define DBGMCU_CR_TRACE_IOEN           DBGMCU_CR_TRACE_IOEN_Msk            /*< Trace mode enable */

#define DBGMCU_CR_TRACE_MODE_Pos       (6U)
#define DBGMCU_CR_TRACE_MODE_Msk       (0x3UL << DBGMCU_CR_TRACE_MODE_Pos) /*! 0x000000c0 */
#define DBGMCU_CR_TRACE_MODE_0         (0x1UL << DBGMCU_CR_TRACE_MODE_Pos) /*! 0x00000040 */
#define DBGMCU_CR_TRACE_MODE_1         (0x2UL << DBGMCU_CR_TRACE_MODE_Pos) /*! 0x00000080 */

/****************  Bit definition for DBGMCU_APB1_FZ register  ****************/
#define DBGMCU_APB1_FZ_TIM2STOP_Pos    (0U)
#define DBGMCU_APB1_FZ_TIM2STOP_Msk    (0x1UL << DBGMCU_APB1_FZ_TIM2STOP_Pos) /*! 0x00000001 */
#define DBG_TIM2_STOP                       DBGMCU_APB1_FZ_TIM2STOP_Msk /*< Timer2 clock stop when core halt */

#define DBGMCU_APB1_FZ_TIM3STOP_Pos    (1U)
#define DBGMCU_APB1_FZ_TIM3STOP_Msk    (0x1UL << DBGMCU_APB1_FZ_TIM3STOP_Pos) /*! 0x00000002 */
#define DBG_TIM3_STOP                       DBGMCU_APB1_FZ_TIM3STOP_Msk /*< Timer3 clock stop when core halt */

#define DBGMCU_APB1_FZ_TIM4STOP_Pos    (2U)
#define DBGMCU_APB1_FZ_TIM4STOP_Msk    (0x1UL << DBGMCU_APB1_FZ_TIM4STOP_Pos) /*! 0x00000004 */
#define DBG_TIM4_STOP                       DBGMCU_APB1_FZ_TIM4STOP_Msk /*< Timer4 clock stop when core halt */

#define DBGMCU_APB1_FZ_TIM5STOP_Pos    (3U)
#define DBGMCU_APB1_FZ_TIM5STOP_Msk    (0X1UL << DBGMCU_APB1_FZ_TIM5STOP_Pos) /*! 0x00000008 */
#define DBG_TIM5_STOP                       DBGMCU_APB1_FZ_TIM5STOP_Msk /*< Timer5 clock stop when core halt */

#define DBGMCU_APB1_FZ_TIM6STOP_Pos    (4U)
#define DBGMCU_APB1_FZ_TIM6STOP_Msk    (0x1UL << DBGMCU_APB1_FZ_TIM6STOP_Pos) /*! 0x00000010 */
#define DBG_TIM6_STOP                        DBGMCU_APB1_FZ_TIM6STOP_Msk /*< Timer6 clock stop when core halt */

#define DBGMCU_APB1_FZ_TIM7STOP_Pos    (5U)
#define DBGMCU_APB1_FZ_TIM7STOP_Msk    (0x1UL << DBGMCU_APB1_FZ_TIM7STOP_Pos) /*! 0x00000020 */
#define DBG_TIM7_STOP                        DBGMCU_APB1_FZ_TIM7STOP_Msk /*< Timer7 clock stop when core halt */

#define DBGMCU_APB1_FZ_TIM12STOP_Pos   (6U)
#define DBGMCU_APB1_FZ_TIM12STOP_Msk   (0x1UL << DBGMCU_APB1_FZ_TIM12STOP_Pos) /*! 0x00000040 */
#define DBG_TIM12_STOP                      DBGMCU_APB1_FZ_TIM12STOP_Msk /*< Timer12 clock stop when core halt */

#define DBGMCU_APB1_FZ_TIM13STOP_Pos    (7U)
#define DBGMCU_APB1_FZ_TIM13STOP_Msk    (0x1UL << DBGMCU_APB1_FZ_TIM13STOP_Pos) /*! 0x00000080 */
#define DBG_TIM13_STOP                       DBGMCU_APB1_FZ_TIM13STOP_Msk /*< Timer13 clock stop when core halt */

#define DBGMCU_APB1_FZ_TIM14STOP_Pos    (8U)
#define DBGMCU_APB1_FZ_TIM14STOP_Msk    (0x1UL << DBGMCU_APB1_FZ_TIM14STOP_Pos) /*! 0x00000100 */
#define DBG_TIM14_STOP                       DBGMCU_APB1_FZ_TIM14STOP_Msk /*< Timer14 clock stop when core halt */


#define DBGMCU_APB1_FZ_RTCSTOP_Pos      (10U)
#define DBGMCU_APB1_FZ_RTCSTOP_Msk      (0x1UL << DBGMCU_APB1_FZ_RTCSTOP_Pos) /*!0x00000400 */
#define DBG_RTC_STOP                         DBGMCU_APB1_FZ_RTCSTOP_Msk /*<RTC clock stop when core halt */

#define DBGMCU_APB1_FZ_WWDGSTOP_Pos     (11U)
#define DBGMCU_APB1_FZ_WWDGSTOP_Msk     (0x1UL << DBGMCU_APB1_FZ_WWDGSTOP_Pos) /*!0x00000800 */

#define DBG_WWDG_STOP                         DBGMCU_APB1_FZ_WWDGSTOP_Msk /*<WWDG clock stop when core halt */

#define DBGMCU_APB1_FZ_IWDGSTOP_Pos     (12U)
#define DBGMCU_APB1_FZ_IWDGSTOP_Msk     (0x1UL << DBGMCU_APB1_FZ_IWDGSTOP_Pos) /*!0x00000c00 */
#define DBG_IWDG_STOP                         DBGMCU_APB1_FZ_IWDGSTOP_Msk /*<IWDG clock stop when core halt */


#define DBGMCU_APB1_FZ_I2C1_SMBUSTO_Pos (21U)
#define DBGMCU_APB1_FZ_I2C1_SMBUSTO_Msk (0x1UL << DBGMCU_APB1_FZ_I2C1_SMBUSTO_Pos) /*! 0x00200000 */
#define DBG_I2C1_SMBUS_STOP                     DBGMCU_APB1_FZ_I2C1_SMBUSTO_Msk /*< I2C1 SMBUS timeout mode stop*/


#define DBGMCU_APB1_FZ_I2C2_SMBUSTO_Pos (22U)
#define DBGMCU_APB1_FZ_I2C2_SMBUSTO_Msk (0x1UL << DBGMCU_APB1_FZ_I2C2_SMBUSTO_Pos) /*! 0x00400000 */
#define DBG_I2C2_SMBUS_STOP                     DBGMCU_APB1_FZ_I2C2_SMBUSTO_Msk /*< I2C2 SMBUS timeout mode stop */

#define DBGMCU_APB1_FZ_I2C3_SMBUSTO_Pos (23U)
#define DBGMCU_APB1_FZ_I2C3_SMBUSTO_Msk (0x1UL << DBGMCU_APB1_FZ_I2C3_SMBUSTO_Pos) /*! 0x00800000 */
#define DBG_I2C3_SMBUS_STOP                     DBGMCU_APB1_FZ_I2C3_SMBUSTO_Msk /*< I2C3 SMBUS timeout mode stop */


#define DBGMCU_APB1_FZ_CAN1_STOP_Pos    (25U)
#define DBGMCU_APB1_FZ_CAN1_STOP_Msk    (0x1UL << DBGMCU_APB1_FZ_CAN1_STOP_Pos) /*! 0x02000000 */
#define DBG_CAN1_STOP                       DBGMCU_APB1_FZ_CAN1_STOP_Msk  /*< CAN1 clock stop when core halt */

#define DBGMCU_APB1_FZ_CAN2_STOP_Pos    (26U)
#define DBGMCU_APB1_FZ_CAN2_STOP_Msk    (0x1UL << DBGMCU_APB1_FZ_CAN2_STOP_Pos) /*! 0x04000000 */
#define DBG_CAN2_STOP                       DBGMCU_APB1_FZ_CAN2_STOP_Msk  /*< CAN2 clock stop when core halt */

#define DBGMCU_APB1_FZ_CAN3_STOP_Pos    (27U)
#define DBGMCU_APB1_FZ_CAN3_STOP_Msk    (0x1UL << DBGMCU_APB1_FZ_CAN3_STOP_Pos) /*! 0x08000000 */
#define DBG_CAN3_STOP                       DBGMCU_APB1_FZ_CAN3_STOP_Msk  /*< CAN3 clock stop when core halt */

#define DBGMCU_APB1_FZ_CAN4_STOP_Pos    (28U)
#define DBGMCU_APB1_FZ_CAN4_STOP_Msk    (0x1UL << DBGMCU_APB1_FZ_CAN4_STOP_Pos) /*! 0x0c000000 */
#define DBG_CAN4_STOP                       DBGMCU_APB1_FZ_CAN4_STOP_Msk  /*< CAN4 clock stop when core halt */


/****************  Bit definition for DBGMCU_APB2_FZ register  ****************/
#define DBGMCU_APB2_FZ_TIM1STOP_Pos    (0U)
#define DBGMCU_APB2_FZ_TIM1STOP_Msk    (0x1UL << DBGMCU_APB2_FZ_TIM1STOP_Pos) /*! 0x00000001 */
#define DBG_TIM1_STOP                       DBGMCU_APB2_FZ_TIM1STOP_Msk /*< Timer1 clock stop when core halt*/

#define DBGMCU_APB2_FZ_TIM8STOP_Pos    (1U)
#define DBGMCU_APB2_FZ_TIM8STOP_Msk    (0x1UL << DBGMCU_APB2_FZ_TIM8STOP_Pos) /*! 0x00000002 */
#define DBG_TIM8_STOP                       DBGMCU_APB2_FZ_TIM8STOP_Msk /*< Timer8 clock stop when core halt*/

#define DBGMCU_APB2_FZ_LPTIM_STOP_Pos  (2U)
#define DBGMCU_APB2_FZ_LPTIM_STOP_Msk  (0x1UL << DBGMCU_APB2_FZ_LPTIM_STOP_Pos) /*! 0x00000004 */
#define DBG_LPTIM_STOP                      DBGMCU_APB2_FZ_LPTIM_STOP_Msk /*< LPTIM clock stop when core halt */

#define DBGMCU_APB2_FZ_TIM9STOP_Pos    (16U)
#define DBGMCU_APB2_FZ_TIM9STOP_Msk    (0x1UL << DBGMCU_APB2_FZ_TIM9STOP_Pos) /*! 0x00010000 */
#define DBG_TIM9_STOP                       DBGMCU_APB2_FZ_TIM9STOP_Msk /*< Timer9 clock stop when core halt*/

#define DBGMCU_APB2_FZ_TIM10STOP_Pos   (17U)
#define DBGMCU_APB2_FZ_TIM10STOP_Msk   (0x1UL << DBGMCU_APB2_FZ_TIM10STOP_Pos) /*! 0x00020000 */
#define DBG_TIM10_STOP                      DBGMCU_APB2_FZ_TIM10STOP_Msk /*< Timer10 clock stop when core halt*/

#define DBGMCU_APB2_FZ_TIM11STOP_Pos   (18U)
#define DBGMCU_APB2_FZ_TIM11STOP_Msk   (0x1UL << DBGMCU_APB2_FZ_TIM11STOP_Pos) /*! 0x00040000 */
#define DBG_TIM11_STOP                      DBGMCU_APB2_FZ_TIM11STOP_Msk /*< Timer11 clock stop when core halt*/

#define DBGMCU_APB2_FZ_EPWM1STOP_Pos    (27U)
#define DBGMCU_APB2_FZ_EPWM1STOP_Msk    (0x1UL << DBGMCU_APB2_FZ_EPWM1STOP_Pos) /*! 0x08000000 */
#define DBG_EPWM1_STOP                    DBGMCU_APB2_FZ_EPWM1STOP_Msk  /*< EPWMTIM1 clock stop when core halt*/

#define DBGMCU_APB2_FZ_EPWM2STOP_Pos    (28U)
#define DBGMCU_APB2_FZ_EPWM2STOP_Msk    (0x1UL << DBGMCU_APB2_FZ_EPWM2STOP_Pos) /*! 0x10000000 */
#define DBG_EPWM2_STOP                    DBGMCU_APB2_FZ_EPWM2STOP_Msk  /*< EPWMTIM2 clock stop when core halt*/

#define DBGMCU_APB2_FZ_EPWM3STOP_Pos    (29U)
#define DBGMCU_APB2_FZ_EPWM3STOP_Msk    (0x1UL << DBGMCU_APB2_FZ_EPWM3STOP_Pos) /*! 0x20000000 */
#define DBG_EPWM3_STOP                    DBGMCU_APB2_FZ_EPWM3STOP_Msk  /*< EPWMTIM3 clock stop when core halt*/

#define DBGMCU_APB2_FZ_EPWM4STOP_Pos    (30U)
#define DBGMCU_APB2_FZ_EPWM4STOP_Msk    (0x1UL << DBGMCU_APB2_FZ_EPWM4STOP_Pos) /*! 0x40000000 */
#define DBG_EPWM4_STOP                       DBGMCU_APB2_FZ_EPWM4STOP_Msk  /*< EPWMTIM4 clock stop when core halt*/




/******************************************************************************/
/*                                                                            */
/*                           COMP_OPAM_DAC                                    */
/*                                                                            */
/******************************************************************************/

/****************  Bit definition for DAC_CR register  ****************/
#define DAC_CR_EN1_Pos                 (0U)
#define DAC_CR_EN1_Msk                 (0x1UL << DAC_CR_EN1_Pos) /*! 0x00000001 */
#define EN1                            DAC_CR_EN1_Msk /*< DAC channel1 enable */

#define DAC_CR_BOFF1_Pos               (1U)
#define DAC_CR_BOFF1_Msk               (0x1UL << DAC_CR_BOFF1_Pos) /*! 0x00000002 */
#define BOFF1                          DAC_CR_BOFF1_Msk /*< DAC channel1 output buffer enable */

#define DAC_CR_TEN1_Pos                (2U)
#define DAC_CR_TEN1_Msk                (0x1UL << DAC_CR_TEN1_Pos) /*! 0x00000004 */
#define TEN1                           DAC_CR_TEN1_Msk  /*< DAC channel1 trigger enbale */

#define DAC_CR_TSEL1_Pos               (3U)
#define DAC_CR_TSEL1_Msk               (0x7UL << DAC_CR_TSEL1_Pos) /*! 0x00000038 */
#define TSEL1_0                        (0x1UL << DAC_CR_TSEL1_Pos) /*! 0x00000008 */
#define TSEL1_1                        (0x2UL << DAC_CR_TSEL1_Pos) /*! 0x00000010 */
#define TSEL1_2                        (0x4UL << DAC_CR_TSEL1_Pos) /*! 0x00000020 */

#define DAC_CR_WAVE1_Pos               (6U)
#define DAC_CR_WAVE1_Msk               (0x3UL << DAC_CR_WAVE1_Pos) /*! 0x000000c0 */
#define WAVE1_0                        (0x1UL << DAC_CR_WAVE1_Pos) /*! 0x00000040 */
#define WAVE1_1                        (0x2UL << DAC_CR_WAVE1_Pos) /*! 0x00000080 */

#define DAC_CR_MAMP1_Pos               (8U)
#define DAC_CR_MAMP1_Msk               (0x7UL << DAC_CR_MAMP1_Pos) /*! 0x00000700 */
#define MAMP1_0                        (0x1UL << DAC_CR_MAMP1_Pos) /*! 0x00000100 */
#define MAMP1_1                        (0x2UL << DAC_CR_MAMP1_Pos) /*! 0x00000200 */
#define MAMP1_2                        (0x4UL << DAC_CR_MAMP1_Pos) /*! 0x00000400 */

#define DAC_CR_DMAEN1_Pos              (12U)
#define DAC_CR_DMAEN1_Msk              (0x1UL << DAC_CR_DMAEN1_Pos) /*! 0x00001000 */
#define DMAEN1                         DAC_CR_DMAEN1_Msk /*< DAC channel1 DMA mode enable */

#define DAC_CR_DMAUDRIE1_Pos           (13U)
#define DAC_CR_DMAUDRIE1_Msk           (0x1UL << DAC_CR_DMAUDRIE1_Pos) /*! 0x00002000 */
#define DMAUDRIE1                      DAC_CR_DMAUDRIE1_Msk /*< DAC channel1 underrun intrrupt enable */

#define DAC_CR_C1SRCSEL_Pos            (14U)
#define DAC_CR_C1SRCSEL_Msk            (0x1UL << DAC_CR_C1SRCSEL_Pos) /*! 0x00004000 */
#define C1SRCSEL                       DAC_CR_C1SRCSEL_Msk /*< DAC channel1 input data sorce select */

#define DAC_CR_OUT2ANLEN1_Pos          (15U)
#define DAC_CR_OUT2ANLEN1_Msk          (0x1UL << DAC_CR_OUT2ANLEN1_Pos) /*! 0x00008000 */
#define OUT2ANLEN1                     DAC_CR_OUT2ANLEN1_Msk /*< DAC channel1 output sel */


#define DAC_CR_EN2_Pos                 (16U)
#define DAC_CR_EN2_Msk                 (0x1UL << DAC_CR_EN2_Pos) /*! 0x00010000 */
#define EN2                            DAC_CR_EN2_Msk /*< DAC channel2 enable */

#define DAC_CR_BOFF2_Pos               (17U)
#define DAC_CR_BOFF2_Msk               (0x1UL << DAC_CR_BOFF2_Pos) /*! 0x00020000 */
#define BOFF2                          DAC_CR_BOFF2_Msk /*< DAC channel2 output buffer enable */

#define DAC_CR_TEN2_Pos                (18U)
#define DAC_CR_TEN2_Msk                (0x1UL << DAC_CR_TEN2_Pos) /*! 0x00040000 */
#define TEN2                           DAC_CR_TEN2_Msk  /*< DAC channel2 trigger enbale */

#define DAC_CR_TSEL2_Pos               (19U)
#define DAC_CR_TSEL2_Msk               (0x7UL << DAC_CR_TSEL2_Pos) /*! 0x00380000 */
#define TSEL2_0                        (0x1UL << DAC_CR_TSEL2_Pos) /*! 0x00080000 */
#define TSEL2_1                        (0x2UL << DAC_CR_TSEL2_Pos) /*! 0x00100010 */
#define TSEL2_2                        (0x4UL << DAC_CR_TSEL2_Pos) /*! 0x00200020 */

#define DAC_CR_WAVE2_Pos               (22U)
#define DAC_CR_WAVE2_Msk               (0x3UL << DAC_CR_WAVE2_Pos) /*! 0x00c00000 */
#define WAVE2_0                        (0x1UL << DAC_CR_WAVE2_Pos) /*! 0x00400040 */
#define WAVE2_1                        (0x2UL << DAC_CR_WAVE2_Pos) /*! 0x00800080 */

#define DAC_CR_MAMP2_Pos               (24U)
#define DAC_CR_MAMP2_Msk               (0x7UL << DAC_CR_MAMP2_Pos) /*! 0x07000000 */
#define MAMP2_0                        (0x1UL << DAC_CR_MAMP2_Pos) /*! 0x01000000 */
#define MAMP2_1                        (0x2UL << DAC_CR_MAMP2_Pos) /*! 0x02000000 */
#define MAMP2_2                        (0x4UL << DAC_CR_MAMP2_Pos) /*! 0x04000000 */

#define DAC_CR_DMAEN2_Pos              (28U)
#define DAC_CR_DMAEN2_Msk              (0x1UL << DAC_CR_DMAEN2_Pos) /*! 0x10000000 */
#define DMAEN2                         DAC_CR_DMAEN2_Msk /*< DAC channel2 DMA mode enable */

#define DAC_CR_DMAUDRIE2_Pos           (29U)
#define DAC_CR_DMAUDRIE2_Msk           (0x1UL << DAC_CR_DMAUDRIE2_Pos) /*! 0x20000000 */
#define DMAUDRIE2                      DAC_CR_DMAUDRIE2_Msk /*< DAC channel2 underrun intrrupt enable */

#define DAC_CR_C2SRCSEL_Pos            (30U)
#define DAC_CR_C2SRCSEL_Msk            (0x1UL << DAC_CR_C2SRCSEL_Pos) /*! 0x40000000 */
#define C2SRCSEL                       DAC_CR_C2SRCSEL_Msk /*< DAC channel2 input data select */

#define DAC_CR_OUT2ANLEN2_Pos          (31U)
#define DAC_CR_OUT2ANLEN2_Msk          (0x1UL << DAC_CR_OUT2ANLEN2_Pos) /*! 0x80000000 */
#define OUT2ANLEN2                     DAC_CR_OUT2ANLEN2_Msk /*< DAC channel2 output sel */


/****************  Bit definition for DAC_SWTRIGR register  ****************/
#define DAC_SWTRIGR_SWTRIGR1_Pos       (0U)
#define DAC_SWTRIGR_SWTRIGR1_Msk       (0x1UL << DAC_SWTRIGR_SWTRIGR1_Pos) /*! 0x00000001 */
#define SWTRIGR1                       DAC_SWTRIGR_SWTRIGR1_Msk /*< DAC channel1 software trigger enable*/

#define DAC_SWTRIGR_SWTRIGR2_Pos       (1U)
#define DAC_SWTRIGR_SWTRIGR2_Msk       (0x1UL << DAC_SWTRIGR_SWTRIGR2_Pos) /*! 0x00000002 */
#define SWTRIGR2                       DAC_SWTRIGR_SWTRIGR2_Msk /*< DAC channel2 software trigger enable*/

/****************  Bit definition for DAC_DHR12R1 register  ****************/
#define DAC_DHR12R1_DACC1DHR_Pos       (0U)
#define DAC_DHR12R1_DACC1DHR_Msk       (0xFFFUL << DAC_DHR12R1_DACC1DHRPos) /*! 0x00000fff */
#define DHR12R1_DACC1DHR_0             (0x1UL   << DAC_DHR12R1_DACC1DHRPos) /*! 0x00000001 */
#define DHR12R1_DACC1DHR_1             (0x2UL   << DAC_DHR12R1_DACC1DHRPos) /*! 0x00000002 */
#define DHR12R1_DACC1DHR_2             (0x4UL   << DAC_DHR12R1_DACC1DHRPos) /*! 0x00000004 */
#define DHR12R1_DACC1DHR_3             (0x8UL   << DAC_DHR12R1_DACC1DHRPos) /*! 0x00000008 */
#define DHR12R1_DACC1DHR_4             (0x10UL  << DAC_DHR12R1_DACC1DHRPos) /*! 0x00000010 */
#define DHR12R1_DACC1DHR_5             (0x20UL  << DAC_DHR12R1_DACC1DHRPos) /*! 0x00000020 */
#define DHR12R1_DACC1DHR_6             (0x40UL  << DAC_DHR12R1_DACC1DHRPos) /*! 0x00000040 */
#define DHR12R1_DACC1DHR_7             (0x80UL  << DAC_DHR12R1_DACC1DHRPos) /*! 0x00000080 */
#define DHR12R1_DACC1DHR_8             (0x100UL << DAC_DHR12R1_DACC1DHRPos) /*! 0x00000100 */
#define DHR12R1_DACC1DHR_9             (0x200UL << DAC_DHR12R1_DACC1DHRPos) /*! 0x00000200 */
#define DHR12R1_DACC1DHR_10            (0x400UL << DAC_DHR12R1_DACC1DHRPos) /*! 0x00000400 */
#define DHR12R1_DACC1DHR_11            (0x800UL << DAC_DHR12R1_DACC1DHRPos) /*! 0x00000800 */


/****************  Bit definition for DAC_DHR12L1 register  ****************/
#define DAC_DHR12L1_DACC1DHR_Pos       (4U)
#define DAC_DHR12L1_DACC1DHR_Msk       (0xFFFUL << DAC_DHR12L1_DACC1DHR_Pos) /*! 0x0000fff0 */
#define DHR12L1_DACC1DHR_0             (0x1UL   << DAC_DHR12L1_DACC1DHR_Pos) /*! 0x00000010 */
#define DHR12L1_DACC1DHR_1             (0x2UL   << DAC_DHR12L1_DACC1DHR_Pos) /*! 0x00000020 */
#define DHR12L1_DACC1DHR_2             (0x4UL   << DAC_DHR12L1_DACC1DHR_Pos) /*! 0x00000040 */
#define DHR12L1_DACC1DHR_3             (0x8UL   << DAC_DHR12L1_DACC1DHR_Pos) /*! 0x00000080 */
#define DHR12L1_DACC1DHR_4             (0x10UL  << DAC_DHR12L1_DACC1DHR_Pos) /*! 0x00000100 */
#define DHR12L1_DACC1DHR_5             (0x20UL  << DAC_DHR12L1_DACC1DHR_Pos) /*! 0x00000200 */
#define DHR12L1_DACC1DHR_6             (0x40UL  << DAC_DHR12L1_DACC1DHR_Pos) /*! 0x00000400 */
#define DHR12L1_DACC1DHR_7             (0x80UL  << DAC_DHR12L1_DACC1DHR_Pos) /*! 0x00000800 */
#define DHR12L1_DACC1DHR_8             (0x100UL << DAC_DHR12L1_DACC1DHR_Pos) /*! 0x00001000 */
#define DHR12L1_DACC1DHR_9             (0x200UL << DAC_DHR12L1_DACC1DHR_Pos) /*! 0x00002000 */
#define DHR12L1_DACC1DHR_10            (0x400UL << DAC_DHR12L1_DACC1DHR_Pos) /*! 0x00004000 */
#define DHR12L1_DACC1DHR_11            (0x800UL << DAC_DHR12L1_DACC1DHR_Pos) /*! 0x00008000 */

/****************  Bit definition for DAC_DHR8R1 register  ****************/
#define DAC_DHR8R1_DACC1DHR_Pos        (0U)
#define DAC_DHR8R1_DACC1DHR_Msk        (0xFFUL << DAC_DHR8R1_DACC1DHR_Pos) /*! 0x000000ff */
#define DHR8R1_DACC1DHR_0              (0x1UL  << DAC_DHR8R1_DACC1DHR_Pos) /*! 0x00000001 */
#define DHR8R1_DACC1DHR_1              (0x2UL  << DAC_DHR8R1_DACC1DHR_Pos) /*! 0x00000002 */
#define DHR8R1_DACC1DHR_2              (0x4UL  << DAC_DHR8R1_DACC1DHR_Pos) /*! 0x00000004 */
#define DHR8R1_DACC1DHR_3              (0x8UL  << DAC_DHR8R1_DACC1DHR_Pos) /*! 0x00000008 */
#define DHR8R1_DACC1DHR_4              (0x10UL << DAC_DHR8R1_DACC1DHR_Pos) /*! 0x00000010 */
#define DHR8R1_DACC1DHR_5              (0x20UL << DAC_DHR8R1_DACC1DHR_Pos) /*! 0x00000020 */
#define DHR8R1_DACC1DHR_6              (0x40UL << DAC_DHR8R1_DACC1DHR_Pos) /*! 0x00000040 */
#define DHR8R1_DACC1DHR_7              (0x80UL << DAC_DHR8R1_DACC1DHR_Pos) /*! 0x00000080 */

/****************  Bit definition for DAC_DHR12R2 register  ****************/
#define DAC_DHR12R2_DACC2DHR_Pos       (0U)
#define DAC_DHR12R2_DACC2DHR_Msk       (0xFFFUL << DAC_DHR12R2_DACC2DHR_Pos) /*! 0x00000fff */
#define DHR12R2_DACC2DHR_0             (0x1UL   << DAC_DHR12R2_DACC2DHR_Pos) /*! 0x00000001 */
#define DHR12R2_DACC2DHR_1             (0x2UL   << DAC_DHR12R2_DACC2DHR_Pos) /*! 0x00000002 */
#define DHR12R2_DACC2DHR_2             (0x4UL   << DAC_DHR12R2_DACC2DHR_Pos) /*! 0x00000004 */
#define DHR12R2_DACC2DHR_3             (0x8UL   << DAC_DHR12R2_DACC2DHR_Pos) /*! 0x00000008 */
#define DHR12R2_DACC2DHR_4             (0x10UL  << DAC_DHR12R2_DACC2DHR_Pos) /*! 0x00000010 */
#define DHR12R2_DACC2DHR_5             (0x20UL  << DAC_DHR12R2_DACC2DHR_Pos) /*! 0x00000020 */
#define DHR12R2_DACC2DHR_6             (0x40UL  << DAC_DHR12R2_DACC2DHR_Pos) /*! 0x00000040 */
#define DHR12R2_DACC2DHR_7             (0x80UL  << DAC_DHR12R2_DACC2DHR_Pos) /*! 0x00000080 */
#define DHR12R2_DACC2DHR_8             (0x100UL << DAC_DHR12R2_DACC2DHR_Pos) /*! 0x00000100 */
#define DHR12R2_DACC2DHR_9             (0x200UL << DAC_DHR12R2_DACC2DHR_Pos) /*! 0x00000200 */
#define DHR12R2_DACC2DHR_10            (0x400UL << DAC_DHR12R2_DACC2DHR_Pos) /*! 0x00000400 */
#define DHR12R2_DACC2DHR_11            (0x800UL << DAC_DHR12R2_DACC2DHR_Pos) /*! 0x00000800 */

/****************  Bit definition for DAC_DHR12L2 register  ****************/
#define DAC_DHR12L2_DACC2DHR_Pos       (4U)
#define DAC_DHR12L2_DACC2DHR_Msk       (0xFFFUL << DAC_DHR12L2_DACC2DHR_Pos) /*! 0x0000fff0 */
#define DHR12L2_DACC2DHR_0             (0x1UL   << DAC_DHR12L2_DACC2DHR_Pos) /*! 0x00000010 */
#define DHR12L2_DACC2DHR_1             (0x2UL   << DAC_DHR12L2_DACC2DHR_Pos) /*! 0x00000020 */
#define DHR12L2_DACC2DHR_2             (0x4UL   << DAC_DHR12L2_DACC2DHR_Pos) /*! 0x00000040 */
#define DHR12L2_DACC2DHR_3             (0x8UL   << DAC_DHR12L2_DACC2DHR_Pos) /*! 0x00000080 */
#define DHR12L2_DACC2DHR_4             (0x10UL  << DAC_DHR12L2_DACC2DHR_Pos) /*! 0x00000100 */
#define DHR12L2_DACC2DHR_5             (0x20UL  << DAC_DHR12L2_DACC2DHR_Pos) /*! 0x00000200 */
#define DHR12L2_DACC2DHR_6             (0x40UL  << DAC_DHR12L2_DACC2DHR_Pos) /*! 0x00000400 */
#define DHR12L2_DACC2DHR_7             (0x80UL  << DAC_DHR12L2_DACC2DHR_Pos) /*! 0x00000800 */
#define DHR12L2_DACC2DHR_8             (0x100UL << DAC_DHR12L2_DACC2DHR_Pos) /*! 0x00001000 */
#define DHR12L2_DACC2DHR_9             (0x200UL << DAC_DHR12L2_DACC2DHR_Pos) /*! 0x00002000 */
#define DHR12L2_DACC2DHR_10            (0x400UL << DAC_DHR12L2_DACC2DHR_Pos) /*! 0x00004000 */
#define DHR12L2_DACC2DHR_11            (0x800UL << DAC_DHR12L2_DACC2DHR_Pos) /*! 0x00008000 */

/****************  Bit definition for DAC_DHR8R2 register  ****************/
#define DAC_DHR8R2_DACC2DHR_Pos        (0U)
#define DAC_DHR8R2_DACC2DHR_Msk        (0xFFUL << DAC_DHR8R2_DACC2DHR_Pos) /*! 0x000000ff */
#define DHR8R2_DACC2DHR_0              (0x1UL  << DAC_DHR8R2_DACC2DHR_Pos) /*! 0x00000001 */
#define DHR8R2_DACC2DHR_1              (0x2UL  << DAC_DHR8R2_DACC2DHR_Pos) /*! 0x00000002 */
#define DHR8R2_DACC2DHR_2              (0x4UL  << DAC_DHR8R2_DACC2DHR_Pos) /*! 0x00000004 */
#define DHR8R2_DACC2DHR_3              (0x8UL  << DAC_DHR8R2_DACC2DHR_Pos) /*! 0x00000008 */
#define DHR8R2_DACC2DHR_4              (0x10UL << DAC_DHR8R2_DACC2DHR_Pos) /*! 0x00000010 */
#define DHR8R2_DACC2DHR_5              (0x20UL << DAC_DHR8R2_DACC2DHR_Pos) /*! 0x00000020 */
#define DHR8R2_DACC2DHR_6              (0x40UL << DAC_DHR8R2_DACC2DHR_Pos) /*! 0x00000040 */
#define DHR8R2_DACC2DHR_7              (0x80UL << DAC_DHR8R2_DACC2DHR_Pos) /*! 0x00000080 */

/****************  Bit definition for DAC_DHR12RD register  ****************/
#define DAC_DHR12RD_DACC1DHR_Pos       (0U)
#define DAC_DHR12RD_DACC1DHR_Msk       (0xFFFUL << DAC_DHR12RD_DACC1DHR_Pos) /*! 0x00000fff */
#define DHR12RD_DACC1DHR_0             (0x1UL   << DAC_DHR12RD_DACC1DHR_Pos) /*! 0x00000001 */
#define DHR12RD_DACC1DHR_1             (0x2UL   << DAC_DHR12RD_DACC1DHR_Pos) /*! 0x00000002 */
#define DHR12RD_DACC1DHR_2             (0x4UL   << DAC_DHR12RD_DACC1DHR_Pos) /*! 0x00000004 */
#define DHR12RD_DACC1DHR_3             (0x8UL   << DAC_DHR12RD_DACC1DHR_Pos) /*! 0x00000008 */
#define DHR12RD_DACC1DHR_4             (0x10UL  << DAC_DHR12RD_DACC1DHR_Pos) /*! 0x00000010 */
#define DHR12RD_DACC1DHR_5             (0x20UL  << DAC_DHR12RD_DACC1DHR_Pos) /*! 0x00000020 */
#define DHR12RD_DACC1DHR_6             (0x40UL  << DAC_DHR12RD_DACC1DHR_Pos) /*! 0x00000040 */
#define DHR12RD_DACC1DHR_7             (0x80UL  << DAC_DHR12RD_DACC1DHR_Pos) /*! 0x00000080 */
#define DHR12RD_DACC1DHR_8             (0x100UL << DAC_DHR12RD_DACC1DHR_Pos) /*! 0x00000100 */
#define DHR12RD_DACC1DHR_9             (0x200UL << DAC_DHR12RD_DACC1DHR_Pos) /*! 0x00000200 */
#define DHR12RD_DACC1DHR_10            (0x400UL << DAC_DHR12RD_DACC1DHR_Pos) /*! 0x00000400 */
#define DHR12RD_DACC1DHR_11            (0x800UL << DAC_DHR12RD_DACC1DHR_Pos) /*! 0x00000800 */

#define DAC_DHR12RD_DACC2DHR_Pos       (16U)
#define DAC_DHR12RD_DACC2DHR_Msk       (0xFFFUL << DAC_DHR12RD_DACC2DHR_Pos) /*! 0x0fff0000 */
#define DHR12RD_DACC2DHR_0             (0x1UL   << DAC_DHR12RD_DACC2DHR_Pos) /*! 0x00010000 */
#define DHR12RD_DACC2DHR_1             (0x2UL   << DAC_DHR12RD_DACC2DHR_Pos) /*! 0x00020000 */
#define DHR12RD_DACC2DHR_2             (0x4UL   << DAC_DHR12RD_DACC2DHR_Pos) /*! 0x00040000 */
#define DHR12RD_DACC2DHR_3             (0x8UL   << DAC_DHR12RD_DACC2DHR_Pos) /*! 0x00080000 */
#define DHR12RD_DACC2DHR_4             (0x10UL  << DAC_DHR12RD_DACC2DHR_Pos) /*! 0x00100000 */
#define DHR12RD_DACC2DHR_5             (0x20UL  << DAC_DHR12RD_DACC2DHR_Pos) /*! 0x00200000 */
#define DHR12RD_DACC2DHR_6             (0x40UL  << DAC_DHR12RD_DACC2DHR_Pos) /*! 0x00400000 */
#define DHR12RD_DACC2DHR_7             (0x80UL  << DAC_DHR12RD_DACC2DHR_Pos) /*! 0x00800000 */
#define DHR12RD_DACC2DHR_8             (0x100UL << DAC_DHR12RD_DACC2DHR_Pos) /*! 0x01000000 */
#define DHR12RD_DACC2DHR_9             (0x200UL << DAC_DHR12RD_DACC2DHR_Pos) /*! 0x02000000 */
#define DHR12RD_DACC2DHR_10            (0x400UL << DAC_DHR12RD_DACC2DHR_Pos) /*! 0x04000000 */
#define DHR12RD_DACC2DHR_11            (0x800UL << DAC_DHR12RD_DACC2DHR_Pos) /*! 0x08000000 */

/****************  Bit definition for DAC_DHR12LD register  ****************/
#define DAC_DHR12LD_DACC1DHR_Pos       (4U)
#define DAC_DHR12LD_DACC1DHR_Msk       (0xFFFUL << DAC_DHR12LD_DACC1DHR_Pos) /*! 0x0000fff0 */
#define DHR12LD_DACC1DHR_0             (0x1UL   << DAC_DHR12LD_DACC1DHR_Pos) /*! 0x00000010 */
#define DHR12LD_DACC1DHR_1             (0x2UL   << DAC_DHR12LD_DACC1DHR_Pos) /*! 0x00000020 */
#define DHR12LD_DACC1DHR_2             (0x4UL   << DAC_DHR12LD_DACC1DHR_Pos) /*! 0x00000040 */
#define DHR12LD_DACC1DHR_3             (0x8UL   << DAC_DHR12LD_DACC1DHR_Pos) /*! 0x00000080 */
#define DHR12LD_DACC1DHR_4             (0x10UL  << DAC_DHR12LD_DACC1DHR_Pos) /*! 0x00000100 */
#define DHR12LD_DACC1DHR_5             (0x20UL  << DAC_DHR12LD_DACC1DHR_Pos) /*! 0x00000200 */
#define DHR12LD_DACC1DHR_6             (0x40UL  << DAC_DHR12LD_DACC1DHR_Pos) /*! 0x00000400 */
#define DHR12LD_DACC1DHR_7             (0x80UL  << DAC_DHR12LD_DACC1DHR_Pos) /*! 0x00000800 */
#define DHR12LD_DACC1DHR_8             (0x100UL << DAC_DHR12LD_DACC1DHR_Pos) /*! 0x00001000 */
#define DHR12LD_DACC1DHR_9             (0x200UL << DAC_DHR12LD_DACC1DHR_Pos) /*! 0x00002000 */
#define DHR12LD_DACC1DHR_10            (0x400UL << DAC_DHR12LD_DACC1DHR_Pos) /*! 0x00004000 */
#define DHR12LD_DACC1DHR_11            (0x800UL << DAC_DHR12LD_DACC1DHR_Pos) /*! 0x00008000 */

#define DAC_DHR12LD_DACC2DHR_Pos       (20U)
#define DAC_DHR12LD_DACC2DHR_Msk       (0xFFFUL << DAC_DHR12LD_DACC2DHR_Pos) /*! 0xfff00000 */
#define DHR12LD_DACC2DHR_0             (0x1UL   << DAC_DHR12LD_DACC2DHR_Pos) /*! 0x00100000 */
#define DHR12LD_DACC2DHR_1             (0x2UL   << DAC_DHR12LD_DACC2DHR_Pos) /*! 0x00200000 */
#define DHR12LD_DACC2DHR_2             (0x4UL   << DAC_DHR12LD_DACC2DHR_Pos) /*! 0x00400000 */
#define DHR12LD_DACC2DHR_3             (0x8UL   << DAC_DHR12LD_DACC2DHR_Pos) /*! 0x00800000 */
#define DHR12LD_DACC2DHR_4             (0x10UL  << DAC_DHR12LD_DACC2DHR_Pos) /*! 0x01000000 */
#define DHR12LD_DACC2DHR_5             (0x20UL  << DAC_DHR12LD_DACC2DHR_Pos) /*! 0x02000000 */
#define DHR12LD_DACC2DHR_6             (0x40UL  << DAC_DHR12LD_DACC2DHR_Pos) /*! 0x04000000 */
#define DHR12LD_DACC2DHR_7             (0x80UL  << DAC_DHR12LD_DACC2DHR_Pos) /*! 0x08000000 */
#define DHR12LD_DACC2DHR_8             (0x100UL << DAC_DHR12LD_DACC2DHR_Pos) /*! 0x10000000 */
#define DHR12LD_DACC2DHR_9             (0x200UL << DAC_DHR12LD_DACC2DHR_Pos) /*! 0x20000000 */
#define DHR12LD_DACC2DHR_10            (0x400UL << DAC_DHR12LD_DACC2DHR_Pos) /*! 0x40000000 */
#define DHR12LD_DACC2DHR_11            (0x800UL << DAC_DHR12LD_DACC2DHR_Pos) /*! 0x80000000 */

/****************  Bit definition for DAC_DHR8RD register  ****************/
#define DAC_DHR8RD_DACC1DHR_Pos        (0U)
#define DAC_DHR8RD_DACC1DHR_Msk        (0xFFUL << DAC_DHR8RD_DACC1DHR_Pos) /*! 0x000000ff */
#define DHR8RD_DACC1DHR_0              (0x1UL  << DAC_DHR8RD_DACC1DHR_Pos) /*! 0x00000001 */
#define DHR8RD_DACC1DHR_1              (0x2UL  << DAC_DHR8RD_DACC1DHR_Pos) /*! 0x00000002 */
#define DHR8RD_DACC1DHR_2              (0x4UL  << DAC_DHR8RD_DACC1DHR_Pos) /*! 0x00000004 */
#define DHR8RD_DACC1DHR_3              (0x8UL  << DAC_DHR8RD_DACC1DHR_Pos) /*! 0x00000008 */
#define DHR8RD_DACC1DHR_4              (0x10UL << DAC_DHR8RD_DACC1DHR_Pos) /*! 0x00000010 */
#define DHR8RD_DACC1DHR_5              (0x20UL << DAC_DHR8RD_DACC1DHR_Pos) /*! 0x00000020 */
#define DHR8RD_DACC1DHR_6              (0x40UL << DAC_DHR8RD_DACC1DHR_Pos) /*! 0x00000040 */
#define DHR8RD_DACC1DHR_7              (0x80UL << DAC_DHR8RD_DACC1DHR_Pos) /*! 0x00000080 */

#define DAC_DHR8RD_DACC2DHR_Pos        (8U)
#define DAC_DHR8RD_DACC2DHR_Msk        (0xFFUL << DAC_DHR8RD_DACC2DHR_Pos) /*! 0x0000ff00 */
#define DHR8RD_DACC2DHR_0              (0x1UL  << DAC_DHR8RD_DACC2DHR_Pos) /*! 0x00000100 */
#define DHR8RD_DACC2DHR_1              (0x2UL  << DAC_DHR8RD_DACC2DHR_Pos) /*! 0x00000200 */
#define DHR8RD_DACC2DHR_2              (0x4UL  << DAC_DHR8RD_DACC2DHR_Pos) /*! 0x00000400 */
#define DHR8RD_DACC2DHR_3              (0x8UL  << DAC_DHR8RD_DACC2DHR_Pos) /*! 0x00000800 */
#define DHR8RD_DACC2DHR_4              (0x10UL << DAC_DHR8RD_DACC2DHR_Pos) /*! 0x00001000 */
#define DHR8RD_DACC2DHR_5              (0x20UL << DAC_DHR8RD_DACC2DHR_Pos) /*! 0x00002000 */
#define DHR8RD_DACC2DHR_6              (0x40UL << DAC_DHR8RD_DACC2DHR_Pos) /*! 0x00004000 */
#define DHR8RD_DACC2DHR_7              (0x80UL << DAC_DHR8RD_DACC2DHR_Pos) /*! 0x00008000 */

/****************  Bit definition for DAC_DOR1 register  ****************/
#define DAC_DOR1_DACC1DOR_Pos          (0U)
#define DAC_DOR1_DACC1DOR_Msk          (0xFFFUL << DAC_DOR1_DACC1DOR_Pos) /*! 0x00000fff */
#define DOR1_DACC1DOR_0                (0x1UL   << DAC_DOR1_DACC1DOR_Pos) /*! 0x00000001 */
#define DOR1_DACC1DOR_1                (0x2UL   << DAC_DOR1_DACC1DOR_Pos) /*! 0x00000002 */
#define DOR1_DACC1DOR_2                (0x4UL   << DAC_DOR1_DACC1DOR_Pos) /*! 0x00000004 */
#define DOR1_DACC1DOR_3                (0x8UL   << DAC_DOR1_DACC1DOR_Pos) /*! 0x00000008 */
#define DOR1_DACC1DOR_4                (0x10UL  << DAC_DOR1_DACC1DOR_Pos) /*! 0x00000010 */
#define DOR1_DACC1DOR_5                (0x20UL  << DAC_DOR1_DACC1DOR_Pos) /*! 0x00000020 */
#define DOR1_DACC1DOR_6                (0x40UL  << DAC_DOR1_DACC1DOR_Pos) /*! 0x00000040 */
#define DOR1_DACC1DOR_7                (0x80UL  << DAC_DOR1_DACC1DOR_Pos) /*! 0x00000080 */
#define DOR1_DACC1DOR_8                (0x100UL << DAC_DOR1_DACC1DOR_Pos) /*! 0x00000100 */
#define DOR1_DACC1DOR_9                (0x200UL << DAC_DOR1_DACC1DOR_Pos) /*! 0x00000200 */
#define DOR1_DACC1DOR_10               (0x400UL << DAC_DOR1_DACC1DOR_Pos) /*! 0x00000400 */
#define DOR1_DACC1DOR_11               (0x800UL << DAC_DOR1_DACC1DOR_Pos) /*! 0x00000800 */

/****************  Bit definition for DAC_DOR2 register  ****************/
#define DAC_DOR2_DACC2DOR_Pos          (0U)
#define DAC_DOR2_DACC2DOR_Msk          (0xFFFUL << DAC_DOR2_DACC2DOR_Pos) /*! 0x00000fff */
#define DOR2_DACC2DOR_0                (0x1UL   << DAC_DOR2_DACC2DOR_Pos) /*! 0x00000001 */
#define DOR2_DACC2DOR_1                (0x2UL   << DAC_DOR2_DACC2DOR_Pos) /*! 0x00000002 */
#define DOR2_DACC2DOR_2                (0x4UL   << DAC_DOR2_DACC2DOR_Pos) /*! 0x00000004 */
#define DOR2_DACC2DOR_3                (0x8UL   << DAC_DOR2_DACC2DOR_Pos) /*! 0x00000008 */
#define DOR2_DACC2DOR_4                (0x10UL  << DAC_DOR2_DACC2DOR_Pos) /*! 0x00000010 */
#define DOR2_DACC2DOR_5                (0x20UL  << DAC_DOR2_DACC2DOR_Pos) /*! 0x00000020 */
#define DOR2_DACC2DOR_6                (0x40UL  << DAC_DOR2_DACC2DOR_Pos) /*! 0x00000040 */
#define DOR2_DACC2DOR_7                (0x80UL  << DAC_DOR2_DACC2DOR_Pos) /*! 0x00000080 */
#define DOR2_DACC2DOR_8                (0x100UL << DAC_DOR2_DACC2DOR_Pos) /*! 0x00000100 */
#define DOR2_DACC2DOR_9                (0x200UL << DAC_DOR2_DACC2DOR_Pos) /*! 0x00000200 */
#define DOR2_DACC2DOR_10               (0x400UL << DAC_DOR2_DACC2DOR_Pos) /*! 0x00000400 */
#define DOR2_DACC2DOR_11               (0x800UL << DAC_DOR2_DACC2DOR_Pos) /*! 0x00000800 */

/****************  Bit definition for DAC_SR register  ****************/
#define DAC_SR_DMAUDR1_Pos             (13U)
#define DAC_SR_DMAUDR1_Msk             (0x1UL << DAC_SR_DMAUDR1_Pos) /*! 0x00002000 */
#define DMAUDR1                        DAC_SR_DMAUDR1_Msk            /*< DAC channel1 DMA underrun flag */

#define DAC_SR_DMAUDR2_Pos             (29U)
#define DAC_SR_DMAUDR2_Msk             (0x1UL << DAC_SR_DMAUDR2_Pos) /*! 0x20000000 */
#define DMAUDR2                        DAC_SR_DMAUDR2_Msk            /*< DAC channel2 DMA underrun flag */

/****************  Bit definition for OPAMP1_CSR register  ****************/
#define OPAMP1_CSR_OPAEN_Pos           (0U)
#define OPAMP1_CSR_OPAEN_Msk           (0x1UL << OPAMP1_CSR_OPAEN_Pos) /*! 0x00000001 */
#define OPAMP1_CSR_OPAEN               OPAMP1_CSR_OPAEN_Msk /*<operational amplifier enable */


#define OPAMP1_CSR_VP_SEL_Pos          (1U)
#define OPAMP1_CSR_VP_SEL_Msk          (0x7UL << OPAMP1_CSR_VP_SEL_Pos) /*! 0x0000000e */
#define OPAMP1_CSR_VP_SEL_0            (0x1UL << OPAMP1_CSR_VP_SEL_Pos) /*! 0x00000002 */
#define OPAMP1_CSR_VP_SEL_1            (0x2UL << OPAMP1_CSR_VP_SEL_Pos) /*! 0x00000004 */
#define OPAMP1_CSR_VP_SEL_2            (0x4UL << OPAMP1_CSR_VP_SEL_Pos) /*! 0x00000008 */


#define OPAMP1_CSR_VM_SEL_Pos          (4U)
#define OPAMP1_CSR_VM_SEL_Msk          (0x7UL << OPAMP1_CSR_VM_SEL_Pos) /*! 0x00000030 */
#define OPAMP1_CSR_VM_SEL_0            (0x1UL << OPAMP1_CSR_VM_SEL_Pos) /*! 0x00000010 */
#define OPAMP1_CSR_VM_SEL_1            (0x2UL << OPAMP1_CSR_VM_SEL_Pos) /*! 0x00000020 */
#define OPAMP1_CSR_VM_SEL_2            (0x4UL << OPAMP1_CSR_VM_SEL_Pos) /*! 0x00000040 */

#define OPAMP1_CSR_OPAHSM_Pos          (7U)
#define OPAMP1_CSR_OPAHSM_Msk          (0x1UL << OPAMP1_CSR_OPAHSM_Pos) /*! 0x00000080 */
#define OPAMP1_CSR_OPAHSM              OPAMP1_CSR_OPAHSM_Msk /*< operational amplifier high speed enable */

#define OPAMP1_CSR_OPAINTOEN_Pos       (8U)
#define OPAMP1_CSR_OPAINTOEN_Msk       (0x1UL << OPAMP1_CSR_OPAINTOEN_Pos) /*! 0x00000100 */
#define OPA1INTOEN                     OPAMP1_CSR_OPAINTOEN_Msk /*< operational amplifier internal output enable */

#define OPAMP1_CSR_O2PADSEL_Pos        (9U)
#define OPAMP1_CSR_O2PADSEL_Msk        (0x1UL << OPAMP1_CSR_O2PADSEL_Pos) /*! 0x00000200 */
#define OP1O2PADSEL                    OPAMP1_CSR_O2PADSEL_Msk /*< operational amplifier output pad select */

#define OPAMP1_CSR_O2ADC1EN_Pos        (10U)
#define OPAMP1_CSR_O2ADC1EN_Msk        (0x1UL << OPAMP1_CSR_O2ADC1EN_Pos) /*! 0x00000400 */
#define OP1O2ADC1EN                   OPAMP1_CSR_O2ADC1EN_Msk /*< operational amplifier output to adc1 select */

#define OPAMP1_CSR_O2ADC2EN_Pos        (11U)
#define OPAMP1_CSR_O2ADC2EN_Msk        (0x1UL << OPAMP1_CSR_O2ADC2EN_Pos) /*! 0x00000800 */
#define OP1O2ADC2EN                    OPAMP1_CSR_O2ADC2EN_Msk /*< operational amplifier output to adc2 select */


#define OPAMP1_CSR_CALSEL_Pos          (12U)
#define OPAMP1_CSR_CALSEL_Msk          (0x3UL << OPAMP1_CSR_CALSEL_Pos) /*! 0x00003000 */
#define OPAMP1_CSR_CALSEL_0            (0x1UL << OPAMP1_CSR_CALSEL_Pos) /*! 0x00001000 */
#define OPAMP1_CSR_CALSEL_1            (0x2UL << OPAMP1_CSR_CALSEL_Pos) /*! 0x00002000 */

#define OPAMP1_CSR_PGA_GAIN_Pos        (14U)
#define OPAMP1_CSR_PGA_GAIN_Msk        (0x1fUL << OPAMP1_CSR_PGA_GAIN_Pos) /*! 0x0007c000 */
#define OPAMP1_CSR_PGA_GAIN_0          (0x1UL  << OPAMP1_CSR_PGA_GAIN_Pos) /*! 0x00004000 */
#define OPAMP1_CSR_PGA_GAIN_1          (0x2UL  << OPAMP1_CSR_PGA_GAIN_Pos) /*! 0x00008000 */
#define OPAMP1_CSR_PGA_GAIN_2          (0x4UL  << OPAMP1_CSR_PGA_GAIN_Pos) /*! 0x00010000 */
#define OPAMP1_CSR_PGA_GAIN_3          (0x8UL  << OPAMP1_CSR_PGA_GAIN_Pos) /*! 0x00020000 */
#define OPAMP1_CSR_PGA_GAIN_4          (0x10UL << OPAMP1_CSR_PGA_GAIN_Pos) /*! 0x00040000 */

#define OPAMP1_CSR_TRIMOFFSETP_Pos     (19U)
#define OPAMP1_CSR_TRIMOFFSETP_Msk     (0x1fUL << OPAMP1_CSR_TRIMOFFSETP_Pos) /* 0x00f80000 */
#define OPAMP1_CSR_TRIMOFFSETP_0       (0x1UL  << OPAMP1_CSR_TRIMOFFSETP_Pos) /* 0x00080000 */
#define OPAMP1_CSR_TRIMOFFSETP_1       (0x2UL  << OPAMP1_CSR_TRIMOFFSETP_Pos) /* 0x00100000 */
#define OPAMP1_CSR_TRIMOFFSETP_2       (0x4UL  << OPAMP1_CSR_TRIMOFFSETP_Pos) /* 0x00200000 */
#define OPAMP1_CSR_TRIMOFFSETP_3       (0x8UL  << OPAMP1_CSR_TRIMOFFSETP_Pos) /* 0x00400000 */
#define OPAMP1_CSR_TRIMOFFSETP_4       (0x10UL  << OPAMP1_CSR_TRIMOFFSETP_Pos) /* 0x00800000 */

#define OPAMP1_CSR_TRIMOFFSETN_Pos     (24U)
#define OPAMP1_CSR_TRIMOFFSETN_Msk     (0x1fUL << OPAMP1_CSR_TRIMOFFSETN_Pos) /* 0x1f000000 */
#define OPAMP1_CSR_TRIMOFFSETN_0       (0x1UL  << OPAMP1_CSR_TRIMOFFSETN_Pos) /* 0x01000000 */
#define OPAMP1_CSR_TRIMOFFSETN_1       (0x2UL  << OPAMP1_CSR_TRIMOFFSETN_Pos) /* 0x02000000 */
#define OPAMP1_CSR_TRIMOFFSETN_2       (0x4UL  << OPAMP1_CSR_TRIMOFFSETN_Pos) /* 0x04000000 */
#define OPAMP1_CSR_TRIMOFFSETN_3       (0x8UL  << OPAMP1_CSR_TRIMOFFSETN_Pos) /* 0x08000000 */
#define OPAMP1_CSR_TRIMOFFSETN_4       (0x10UL  << OPAMP1_CSR_TRIMOFFSETN_Pos) /* 0x10000000 */

#define OPAMP1_CSR_USERTRIM_Pos        (29U)
#define OPAMP1_CSR_USERTRIM_Msk        (0x1UL << OPAMP1_CSR_USERTRIM_Pos) /*! 0x20000000 */
#define OPAMP1_CSR_USERTRIM            OPAMP1_CSR_USERTRIM_Msk            /*<user trim enable */

#define OPAMP1_CSR_CALOUT_Pos          (30U)
#define OPAMP1_CSR_CALOUT_Msk          (0x1UL << OPAMP1_CSR_CALOUT_Pos) /* 0x40000000 */
#define OPAMP1_CSR_CALOUT              OPAMP1_CSR_CALOUT_Msk /* operational amplifier calibration out */

#define OPAMP1_CSR_LOCK_Pos            (31U)
#define OPAMP1_CSR_LOCK_Msk            (0x1UL << OPAMP1_CSR_LOCK_Pos) /* 0x80000000 */
#define OPAMP1_CSR_LOCK                OPAMP1_CSR_LOCK_Msk /* OPAMP1_CSR lock */

/****************  Bit definition for OPAMP1_TCMR register  ****************/
#define OPAMP1_TCMR_VMS_SEL_Pos        (0U)
#define OPAMP1_TCMR_VMS_SEL_Msk        (0x3UL << OPAMP1_TCMR_VMS_SEL_Pos) /* 0x00000003 */
#define OPAMP1_TCMR_VMS_SEL_0          (0x1UL << OPAMP1_TCMR_VMS_SEL_Pos) /* 0x00000001 */
#define OPAMP1_TCMR_VMS_SEL_1          (0x2UL << OPAMP1_TCMR_VMS_SEL_Pos) /* 0x00000002 */

#define OPAMP1_TCMR_VPS_SEL_Pos        (2U)
#define OPAMP1_TCMR_VPS_SEL_Msk        (0x7UL << OPAMP1_TCMR_VPS_SEL_Pos) /* 0x0000001c */
#define OPAMP1_TCMR_VPS_SEL_0          (0x1UL << OPAMP1_TCMR_VPS_SEL_Pos) /* 0x00000004 */
#define OPAMP1_TCMR_VPS_SEL_1          (0x2UL << OPAMP1_TCMR_VPS_SEL_Pos) /* 0x00000008 */
#define OPAMP1_TCMR_VPS_SEL_2          (0x4UL << OPAMP1_TCMR_VPS_SEL_Pos) /* 0x00000010 */

#define OPAMP1_TCMR_T1CM_EN_Pos        (5U)
#define OPAMP1_TCMR_T1CM_EN_Msk        (0x1UL << OPAMP1_TCMR_T1CM_EN_Pos) /* 0x00000020 */
#define OPAMP1_TCMR_T1CM_EN            OPAMP1_TCMR_T1CM_EN_Msk /*< TIM1 controlled mux mode enable */

#define OPAMP1_TCMR_T8CM_EN_Pos        (6U)
#define OPAMP1_TCMR_T8CM_EN_Msk        (0x1UL << OPAMP1_TCMR_T8CM_EN_Pos) /* 0x00000040 */
#define OPAMP1_TCMR_T8CM_EN            OPAMP1_TCMR_T8CM_EN_Msk /*< TIM8 controlled mux mode enable */

#define OPAMP1_TCMR_LOCK_Pos           (31U)
#define OPAMP1_TCMR_LOCK_Msk           (0x1UL << OPAMP1_TCMR_LOCK_Pos) /* 0x80000000 */
#define OPAMP1_TCMR_LOCK               OPAMP1_TCMR_LOCK_Msk /*< OPAMP1_TCMR LCOK */


/****************  Bit definition for OPAMP2_CSR register  ****************/
#define OPAMP2_CSR_OPAEN_Pos           (0U)
#define OPAMP2_CSR_OPAEN_Msk           (0x1UL << OPAMP2_CSR_OPAEN_Pos) /*! 0x00000001 */
#define OPAMP2_CSR_OPAEN               OPAMP2_CSR_OPAEN_Msk /*<operational amplifier enable */


#define OPAMP2_CSR_VP_SEL_Pos          (1U)
#define OPAMP2_CSR_VP_SEL_Msk          (0x7UL << OPAMP2_CSR_VP_SEL_Pos) /*! 0x0000000e */
#define OPAMP2_CSR_VP_SEL_0            (0x1UL << OPAMP2_CSR_VP_SEL_Pos) /*! 0x00000002 */
#define OPAMP2_CSR_VP_SEL_1            (0x2UL << OPAMP2_CSR_VP_SEL_Pos) /*! 0x00000004 */
#define OPAMP2_CSR_VP_SEL_2            (0x4UL << OPAMP2_CSR_VP_SEL_Pos) /*! 0x00000008 */


#define OPAMP2_CSR_VM_SEL_Pos          (4U)
#define OPAMP2_CSR_VM_SEL_Msk          (0x3UL << OPAMP2_CSR_VM_SEL_Pos) /*! 0x00000070 */
#define OPAMP2_CSR_VM_SEL_0            (0x1UL << OPAMP2_CSR_VM_SEL_Pos) /*! 0x00000010 */
#define OPAMP2_CSR_VM_SEL_1            (0x2UL << OPAMP2_CSR_VM_SEL_Pos) /*! 0x00000020 */
#define OPAMP2_CSR_VM_SEL_2            (0x4UL << OPAMP2_CSR_VM_SEL_Pos) /*! 0x00000040 */

#define OPAMP2_CSR_OPAHSM_Pos          (7U)
#define OPAMP2_CSR_OPAHSM_Msk          (0x1UL << OPAMP2_CSR_OPAHSM_Pos) /*! 0x00000080 */
#define OPAMP2_CSR_OPAHSM              OPAMP2_CSR_OPAHSM_Msk /*< operational amplifier high speed enable */

#define OPAMP2_CSR_OPAINTOEN_Pos       (8U)
#define OPAMP2_CSR_OPAINTOEN_Msk       (0x1UL << OPAMP2_CSR_OPAINTOEN_Pos) /*! 0x00000100 */
#define OPA2INTOEN                     OPAMP2_CSR_OPAINTOEN_Msk /*< operational amplifier internal output enable */

#define OPAMP2_CSR_O2PADSEL_Pos        (9U)
#define OPAMP2_CSR_O2PADSEL_Msk        (0x1UL << OPAMP2_CSR_O2PADSEL_Pos) /*! 0x00000200 */
#define OP2O2PADSEL                    OPAMP2_CSR_O2PADSEL_Msk /*< operational amplifier output pad select */

#define OPAMP2_CSR_O2ADC1EN_Pos        (10U)
#define OPAMP2_CSR_O2ADC1EN_Msk        (0x1UL << OPAMP2_CSR_O2ADC1EN_Pos) /*! 0x00000400 */
#define OP2O2ADC1EN                     OPAMP2_CSR_O2ADC1EN_Msk /*< operational amplifier output to adc1 select */

#define OPAMP2_CSR_O2ADC2EN_Pos        (11U)
#define OPAMP2_CSR_O2ADC2EN_Msk        (0x1UL << OPAMP2_CSR_O2ADC2EN_Pos) /*! 0x00000800 */
#define OP2O2ADC2EN                    OPAMP2_CSR_O2ADC2EN_Msk /*< operational amplifier output to adc2 select */

#define OPAMP2_CSR_CALSEL_Pos          (12U)
#define OPAMP2_CSR_CALSEL_Msk          (0x3UL << OPAMP2_CSR_CALSEL_Pos) /*! 0x00003000 */
#define OPAMP2_CSR_CALSEL_0            (0x1UL << OPAMP2_CSR_CALSEL_Pos) /*! 0x00001000 */
#define OPAMP2_CSR_CALSEL_1            (0x2UL << OPAMP2_CSR_CALSEL_Pos) /*! 0x00002000 */

#define OPAMP2_CSR_PGA_GAIN_Pos        (14U)
#define OPAMP2_CSR_PGA_GAIN_Msk        (0x1fUL << OPAMP2_CSR_PGA_GAIN_Pos) /*! 0x0007c000 */
#define OPAMP2_CSR_PGA_GAIN_0          (0x1UL  << OPAMP2_CSR_PGA_GAIN_Pos) /*! 0x00004000 */
#define OPAMP2_CSR_PGA_GAIN_1          (0x2UL  << OPAMP2_CSR_PGA_GAIN_Pos) /*! 0x00008000 */
#define OPAMP2_CSR_PGA_GAIN_2          (0x4UL  << OPAMP2_CSR_PGA_GAIN_Pos) /*! 0x00010000 */
#define OPAMP2_CSR_PGA_GAIN_3          (0x8UL  << OPAMP2_CSR_PGA_GAIN_Pos) /*! 0x00020000 */
#define OPAMP2_CSR_PGA_GAIN_4          (0x10UL << OPAMP2_CSR_PGA_GAIN_Pos) /*! 0x00040000 */

#define OPAMP2_CSR_TRIMOFFSETP_Pos     (19U)
#define OPAMP2_CSR_TRIMOFFSETP_Msk     (0x1fUL << OPAMP2_CSR_TRIMOFFSETP_Pos) /* 0x00f80000 */
#define OPAMP2_CSR_TRIMOFFSETP_0       (0x1UL  << OPAMP2_CSR_TRIMOFFSETP_Pos) /* 0x00080000 */
#define OPAMP2_CSR_TRIMOFFSETP_1       (0x2UL  << OPAMP2_CSR_TRIMOFFSETP_Pos) /* 0x00100000 */
#define OPAMP2_CSR_TRIMOFFSETP_2       (0x4UL  << OPAMP2_CSR_TRIMOFFSETP_Pos) /* 0x00200000 */
#define OPAMP2_CSR_TRIMOFFSETP_3       (0x8UL  << OPAMP2_CSR_TRIMOFFSETP_Pos) /* 0x00400000 */
#define OPAMP2_CSR_TRIMOFFSETP_4       (0x10UL  << OPAMP2_CSR_TRIMOFFSETP_Pos) /* 0x00800000 */

#define OPAMP2_CSR_TRIMOFFSETN_Pos     (24U)
#define OPAMP2_CSR_TRIMOFFSETN_Msk     (0x1fUL << OPAMP2_CSR_TRIMOFFSETN_Pos) /* 0x1f000000 */
#define OPAMP2_CSR_TRIMOFFSETN_0       (0x1UL  << OPAMP2_CSR_TRIMOFFSETN_Pos) /* 0x01000000 */
#define OPAMP2_CSR_TRIMOFFSETN_1       (0x2UL  << OPAMP2_CSR_TRIMOFFSETN_Pos) /* 0x02000000 */
#define OPAMP2_CSR_TRIMOFFSETN_2       (0x4UL  << OPAMP2_CSR_TRIMOFFSETN_Pos) /* 0x04000000 */
#define OPAMP2_CSR_TRIMOFFSETN_3       (0x8UL  << OPAMP2_CSR_TRIMOFFSETN_Pos) /* 0x08000000 */
#define OPAMP2_CSR_TRIMOFFSETN_4       (0x10UL  << OPAMP2_CSR_TRIMOFFSETN_Pos) /* 0x10000000 */

#define OPAMP2_CSR_USERTRIM_Pos        (29U)
#define OPAMP2_CSR_USERTRIM_Msk        (0x1UL << OPAMP2_CSR_USERTRIM_Pos) /*! 0x20000000 */
#define OPAMP2_CSR_USERTRIM            OPAMP2_CSR_USERTRIM_Msk            /*<user trim enable */


#define OPAMP2_CSR_CALOUT_Pos          (30U)
#define OPAMP2_CSR_CALOUT_Msk          (0x1UL << OPAMP2_CSR_CALOUT_Pos) /* 0x40000000 */
#define OPAMP2_CSR_CALOUT              OPAMP2_CSR_CALOUT_Msk /* operational amplifier calibration out */

#define OPAMP2_CSR_LOCK_Pos            (31U)
#define OPAMP2_CSR_LOCK_Msk            (0x1UL << OPAMP2_CSR_LOCK_Pos) /* 0x80000000 */
#define OPAMP2_CSR_LOCK                OPAMP2_CSR_LOCK_Msk /* OPAMP2_CSR lock */

/****************  Bit definition for OPAMP1_TCMR register  ****************/
#define OPAMP2_TCMR_VMS_SEL_Pos        (0U)
#define OPAMP2_TCMR_VMS_SEL_Msk        (0x1UL << OPAMP2_TCMR_VMS_SEL_Pos) /* 0x00000001 */
#define OPAMP2_TCMR_VMS_SEL            OPAMP2_TCMR_VMS_SEL_Msk /* opamp2 inverting input  secondary selection */

#define OPAMP2_TCMR_VPS_SEL_Pos        (1U)
#define OPAMP2_TCMR_VPS_SEL_Msk        (0x1UL << OPAMP2_TCMR_VPS_SEL_Pos) /* 0x00000002 */
#define OPAMP2_TCMR_VPS_SEL            OPAMP2_TCMR_VPS_SEL_Msk /* opamp2 positive input  secondary selection */


#define OPAMP2_TCMR_T1CM_EN_Pos        (2U)
#define OPAMP2_TCMR_T1CM_EN_Msk        (0x1UL << OPAMP2_TCMR_T1CM_EN_Pos) /* 0x00000004 */
#define OPAMP2_TCMR_T1CM_EN            OPAMP2_TCMR_T1CM_EN_Msk /*< TIM1 controlled mux mode enable */

#define OPAMP2_TCMR_T8CM_EN_Pos        (3U)
#define OPAMP2_TCMR_T8CM_EN_Msk        (0x1UL << OPAMP2_TCMR_T8CM_EN_Pos) /* 0x00000008 */
#define OPAMP2_TCMR_T8CM_EN            OPAMP2_TCMR_T8CM_EN_Msk /*< TIM8 controlled mux mode enable */

#define OPAMP2_TCMR_LOCK_Pos           (31U)
#define OPAMP2_TCMR_LOCK_Msk           (0x1UL << OPAMP2_TCMR_LOCK_Pos) /* 0x80000000 */
#define OPAMP2_TCMR_LOCK               OPAMP2_TCMR_LOCK_Msk /*< OPAMP2_TCMR LCOK */

/****************  Bit definition for OPAMP3_CSR register  ****************/
#define OPAMP3_CSR_OPAEN_Pos           (0U)
#define OPAMP3_CSR_OPAEN_Msk           (0x1UL << OPAMP3_CSR_OPAEN_Pos) /*! 0x00000001 */
#define OPAMP3_CSR_OPAEN               OPAMP3_CSR_OPAEN_Msk /*<operational amplifier enable */


#define OPAMP3_CSR_VP_SEL_Pos          (1U)
#define OPAMP3_CSR_VP_SEL_Msk          (0x7UL << OPAMP3_CSR_VP_SEL_Pos) /*! 0x000000e0 */
#define OPAMP3_CSR_VP_SEL_0            (0x1UL << OPAMP3_CSR_VP_SEL_Pos) /*! 0x00000002 */
#define OPAMP3_CSR_VP_SEL_1            (0x2UL << OPAMP3_CSR_VP_SEL_Pos) /*! 0x00000004 */
#define OPAMP3_CSR_VP_SEL_2            (0x4UL << OPAMP3_CSR_VP_SEL_Pos) /*! 0x00000008 */


#define OPAMP3_CSR_VM_SEL_Pos          (4U)
#define OPAMP3_CSR_VM_SEL_Msk          (0x7UL << OPAMP3_CSR_VM_SEL_Pos) /*! 0x00000070 */
#define OPAMP3_CSR_VM_SEL_0            (0x1UL << OPAMP3_CSR_VM_SEL_Pos) /*! 0x00000010 */
#define OPAMP3_CSR_VM_SEL_1            (0x2UL << OPAMP3_CSR_VM_SEL_Pos) /*! 0x00000020 */
#define OPAMP3_CSR_VM_SEL_2            (0x4UL << OPAMP3_CSR_VM_SEL_Pos) /*! 0x00000040 */

#define OPAMP3_CSR_OPAHSM_Pos          (7U)
#define OPAMP3_CSR_OPAHSM_Msk          (0x1UL << OPAMP3_CSR_OPAHSM_Pos) /*! 0x00000080 */
#define OPAMP3_CSR_OPAHSM              OPAMP3_CSR_OPAHSM_Msk /*< operational amplifier high speed enable */

#define OPAMP3_CSR_OPAINTOEN_Pos       (8U)
#define OPAMP3_CSR_OPAINTOEN_Msk       (0x1UL << OPAMP3_CSR_OPAINTOEN_Pos) /*! 0x00000100 */
#define OPA3INTOEN                     OPAMP3_CSR_OPAINTOEN_Msk /*< operational amplifier internal output enable */

#define OPAMP3_CSR_O2ADC1EN_Pos        (10U)
#define OPAMP3_CSR_O2ADC1EN_Msk        (0x1UL << OPAMP3_CSR_O2ADC1EN_Pos) /*! 0x00000200 */
#define OP3O2ADC1EN                    OPAMP3_CSR_O2ADC1EN_Msk /*< operational amplifier output to adc1 select */

#define OPAMP3_CSR_O2ADC2EN_Pos        (11U)
#define OPAMP3_CSR_O2ADC2EN_Msk        (0x1UL << OPAMP3_CSR_O2ADC2EN_Pos) /*! 0x00000400 */
#define OP3O2ADC2EN                    OPAMP3_CSR_O2ADC2EN_Msk /*< operational amplifier output to adc2 select */

#define OPAMP3_CSR_CALSEL_Pos          (12U)
#define OPAMP3_CSR_CALSEL_Msk          (0x3UL << OPAMP3_CSR_CALSEL_Pos) /*! 0x00003000 */
#define OPAMP3_CSR_CALSEL_0            (0x1UL << OPAMP3_CSR_CALSEL_Pos) /*! 0x00001000 */
#define OPAMP3_CSR_CALSEL_1            (0x2UL << OPAMP3_CSR_CALSEL_Pos) /*! 0x00002000 */

#define OPAMP3_CSR_PGA_GAIN_Pos        (14U)
#define OPAMP3_CSR_PGA_GAIN_Msk        (0x1fUL << OPAMP3_CSR_PGA_GAIN_Pos) /*! 0x0007c000 */
#define OPAMP3_CSR_PGA_GAIN_0          (0x1UL  << OPAMP3_CSR_PGA_GAIN_Pos) /*! 0x00004000 */
#define OPAMP3_CSR_PGA_GAIN_1          (0x2UL  << OPAMP3_CSR_PGA_GAIN_Pos) /*! 0x00008000 */
#define OPAMP3_CSR_PGA_GAIN_2          (0x4UL  << OPAMP3_CSR_PGA_GAIN_Pos) /*! 0x00010000 */
#define OPAMP3_CSR_PGA_GAIN_3          (0x8UL  << OPAMP3_CSR_PGA_GAIN_Pos) /*! 0x00020000 */
#define OPAMP3_CSR_PGA_GAIN_4          (0x10UL << OPAMP3_CSR_PGA_GAIN_Pos) /*! 0x00040000 */

#define OPAMP3_CSR_TRIMOFFSETP_Pos     (19U)
#define OPAMP3_CSR_TRIMOFFSETP_Msk     (0x1fUL << OPAMP3_CSR_TRIMOFFSETP_Pos) /* 0x00f80000 */
#define OPAMP3_CSR_TRIMOFFSETP_0       (0x1UL  << OPAMP3_CSR_TRIMOFFSETP_Pos) /* 0x00080000 */
#define OPAMP3_CSR_TRIMOFFSETP_1       (0x2UL  << OPAMP3_CSR_TRIMOFFSETP_Pos) /* 0x00100000 */
#define OPAMP3_CSR_TRIMOFFSETP_2       (0x4UL  << OPAMP3_CSR_TRIMOFFSETP_Pos) /* 0x00200000 */
#define OPAMP3_CSR_TRIMOFFSETP_3       (0x8UL  << OPAMP3_CSR_TRIMOFFSETP_Pos) /* 0x00400000 */
#define OPAMP3_CSR_TRIMOFFSETP_4       (0x10UL  << OPAMP3_CSR_TRIMOFFSETP_Pos) /* 0x00800000 */

#define OPAMP3_CSR_TRIMOFFSETN_Pos     (24U)
#define OPAMP3_CSR_TRIMOFFSETN_Msk     (0x1fUL << OPAMP3_CSR_TRIMOFFSETN_Pos) /* 0x1f000000 */
#define OPAMP3_CSR_TRIMOFFSETN_0       (0x1UL  << OPAMP3_CSR_TRIMOFFSETN_Pos) /* 0x01000000 */
#define OPAMP3_CSR_TRIMOFFSETN_1       (0x2UL  << OPAMP3_CSR_TRIMOFFSETN_Pos) /* 0x02000000 */
#define OPAMP3_CSR_TRIMOFFSETN_2       (0x4UL  << OPAMP3_CSR_TRIMOFFSETN_Pos) /* 0x04000000 */
#define OPAMP3_CSR_TRIMOFFSETN_3       (0x8UL  << OPAMP3_CSR_TRIMOFFSETN_Pos) /* 0x08000000 */
#define OPAMP3_CSR_TRIMOFFSETN_4       (0x10UL  << OPAMP3_CSR_TRIMOFFSETN_Pos) /* 0x10000000 */

#define OPAMP3_CSR_USERTRIM_Pos        (29U)
#define OPAMP3_CSR_USERTRIM_Msk        (0x1UL << OPAMP3_CSR_USERTRIM_Pos) /*! 0x20000000 */
#define OPAMP3_CSR_USERTRIM            OPAMP3_CSR_USERTRIM_Msk            /*<user trim enable */

#define OPAMP3_CSR_CALOUT_Pos          (30U)
#define OPAMP3_CSR_CALOUT_Msk          (0x1UL << OPAMP3_CSR_CALOUT_Pos) /* 0x40000000 */
#define OPAMP3_CSR_CALOUT              OPAMP3_CSR_CALOUT_Msk /* operational amplifier calibration out */

#define OPAMP3_CSR_LOCK_Pos            (31U)
#define OPAMP3_CSR_LOCK_Msk            (0x1UL << OPAMP3_CSR_LOCK_Pos) /* 0x80000000 */
#define OPAMP3_CSR_LOCK                OPAMP3_CSR_LOCK_Msk /* OPAMP3_CSR lock */

/****************  Bit definition for OPAMP3_TCMR register  ****************/
#define OPAMP3_TCMR_VMS_SEL_Pos        (0U)
#define OPAMP3_TCMR_VMS_SEL_Msk        (0x3UL << OPAMP3_TCMR_VMS_SEL_Pos) /* 0x00000003 */
#define OPAMP3_TCMR_VMS_SEL_0          (0x1UL << OPAMP3_TCMR_VMS_SEL_Pos) /* 0x00000001 */
#define OPAMP3_TCMR_VMS_SEL_1          (0x2UL << OPAMP3_TCMR_VMS_SEL_Pos) /* 0x00000002 */

#define OPAMP3_TCMR_VPS_SEL_Pos        (2U)
#define OPAMP3_TCMR_VPS_SEL_Msk        (0x3UL << OPAMP3_TCMR_VPS_SEL_Pos) /* 0x0000001c */
#define OPAMP3_TCMR_VPS_SEL_0          (0x1UL << OPAMP3_TCMR_VPS_SEL_Pos) /* 0x00000004 */
#define OPAMP3_TCMR_VPS_SEL_1          (0x2UL << OPAMP3_TCMR_VPS_SEL_Pos) /* 0x00000008 */
#define OPAMP3_TCMR_VPS_SEL_2          (0x4UL << OPAMP3_TCMR_VPS_SEL_Pos) /* 0x00000010 */

#define OPAMP3_TCMR_T1CM_EN_Pos        (5U)
#define OPAMP3_TCMR_T1CM_EN_Msk        (0x1UL << OPAMP3_TCMR_T1CM_EN_Pos) /* 0x00000020 */
#define OPAMP3_TCMR_T1CM_EN            OPAMP3_TCMR_T1CM_EN_Msk /*< TIM1 controlled mux mode enable */

#define OPAMP3_TCMR_T8CM_EN_Pos        (6U)
#define OPAMP3_TCMR_T8CM_EN_Msk        (0x1UL << OPAMP3_TCMR_T8CM_EN_Pos) /* 0x00000040 */
#define OPAMP3_TCMR_T8CM_EN            OPAMP3_TCMR_T8CM_EN_Msk /*< TIM8 controlled mux mode enable */

#define OPAMP3_TCMR_LOCK_Pos           (31U)
#define OPAMP3_TCMR_LOCK_Msk           (0x1UL << OPAMP3_TCMR_LOCK_Pos) /* 0x80000000 */
#define OPAMP3_TCMR_LOCK               OPAMP3_TCMR_LOCK_Msk /*< OPAMP3_TCMR LCOK */

/****************  Bit definition for COMPx_CSR register  ****************/
#define COMPx_CSR_COMPx_EN_Pos         (0U)
#define COMPx_CSR_COMPx_EN_Msk         (0x1UL << COMPx_CSR_COMPx_EN_Pos) /*! 0x00000001 */
#define COMP_EN                        COMPx_CSR_COMPx_EN_Msk      /*< COMPx enable */

#define COMPx_CSR_QUALEN_Pos           (1U)
#define COMPx_CSR_QUALEN_Msk           (0x1UL << COMPx_CSR_QUALEN_Pos) /*! 0x00000002 */
#define QUALEN                         COMPx_CSR_QUALEN_Msk  /*< Qualification enable */

#define COMPx_CSR_RAMPLDIS_Pos         (2U)
#define COMPx_CSR_RAMPLDIS_Msk         (0x1UL << COMPx_CSR_RAMPLDIS_Pos) /*! 0x00000004 */
#define RAMPLDIS                       COMPx_CSR_RAMPLDIS_Msk /*< Ramp generator reload data disable*/

#define COMPx_CSR_INMSEL_Pos           (4U)
#define COMPx_CSR_INMSEL_Msk           (0xfUL << COMPx_CSR_INMSEL_Pos) /*! 0x000000f0 */
#define INMSEL_0                       (0x1UL << COMPx_CSR_INMSEL_Pos) /*! 0x00000010 */
#define INMSEL_1                       (0x2UL << COMPx_CSR_INMSEL_Pos) /*! 0x00000020 */
#define INMSEL_2                       (0x4UL << COMPx_CSR_INMSEL_Pos) /*! 0x00000040 */

#define COMPx_CSR_INPSEL_Pos           (8U)
#define COMPx_CSR_INPSEL_Msk           (0x1UL << COMPx_CSR_INPSEL_Pos) /*! 0x00000100 */
#define INPSEL                         COMPx_CSR_INPSEL_Msk            /*< Comp not invert input sorce sel */

#define COMPx_CSR_QUALSEL_Pos          (9U)
#define COMPx_CSR_QUALSEL_Msk          (0x1fUL << COMPx_CSR_QUALSEL_Pos) /*! 0x00003e00 */
#define QUALSEL_0                      (0x1UL  << COMPx_CSR_QUALSEL_Pos) /*! 0x00000200 */
#define QUALSEL_1                      (0x2UL  << COMPx_CSR_QUALSEL_Pos) /*! 0x00000400 */
#define QUALSEL_2                      (0x4UL  << COMPx_CSR_QUALSEL_Pos) /*! 0x00000800 */
#define QUALSEL_3                      (0x8UL  << COMPx_CSR_QUALSEL_Pos) /*! 0x00001000 */
#define QUALSEL_4                      (0x10UL << COMPx_CSR_QUALSEL_Pos) /*! 0x00002000 */

#define COMPx_CSR_SYNCSEL_Pos          (14U)
#define COMPx_CSR_SYNCSEL_Msk          (0x1UL  << COMPx_CSR_SYNCSEL_Pos) /*! 0x00004000 */
#define SYNCSEL                        COMPx_CSR_SYNCSEL_Msk             /*< Comp output sync selct */

#define COMPx_CSR_POL_Pos              (15U)
#define COMPx_CSR_POL_Msk              (0x1UL << COMPx_CSR_POL_Pos) /*! 0x00008000 */
#define POL                            COMPx_CSR_POL_Msk            /*< Comp polarity invert */

#define COMPx_CSR_HYST_Pos             (17U)
#define COMPx_CSR_HYST_Msk             (0x7UL << COMPx_CSR_HYST_Pos) /*! 0x00070000 */
#define HYST_0                         (0x1UL << COMPx_CSR_HYST_Pos) /*! 0x00010000 */
#define HYST_1                         (0x2UL << COMPx_CSR_HYST_Pos) /*! 0x00020000 */
#define HYST_2                         (0x4UL << COMPx_CSR_HYST_Pos) /*! 0x00040000 */

#define COMPx_CSR_RSWITCH_Pos          (19U)
#define COMPx_CSR_RSWITCH_Msk          (0x1UL << COMPx_CSR_RSWITCH_Pos) /*! 0x00080000 */
#define RSWITCH                        COMPx_CSR_RSWITCH_Msk            /*! 100k resistor select */

#define COMPx_CSR_BLANKSEL_Pos         (20U)
#define COMPx_CSR_BLANKSEL_Msk         (0x7UL << COMPx_CSR_BLANKSEL_Pos) /*! 0x00700000 */
#define BLANKSEL_0                     (0x1UL << COMPx_CSR_BLANKSEL_Pos) /*! 0x00100000 */
#define BLANKSEL_1                     (0x2UL << COMPx_CSR_BLANKSEL_Pos) /*! 0x00200000 */
#define BLANKSEL_2                     (0x4UL << COMPx_CSR_BLANKSEL_Pos) /*! 0x00400000 */


#define COMPx_CSR_VREFEN_Pos           (23U)
#define COMPx_CSR_VREFEN_Msk           (0x1UL << COMPx_CSR_VREFEN_Pos) /*! 0x01000000 */
#define VREFEN                         COMPx_CSR_VREFEN_Msk /*< reference voltage enable */

#define COMPx_CSR_RAMPSRC_Pos          (24U)
#define COMPx_CSR_RAMPSRC_Msk          (0x3UL << COMPx_CSR_RAMPSRC_Pos) /*! 0x06000000 */
#define RAMPSRC_0                      (0x1UL << COMPx_CSR_RAMPSRC_Pos) /*! 0x02000000 */
#define RAMPSRC_1                      (0x2UL << COMPx_CSR_RAMPSRC_Pos) /*! 0x04000000 */

#define COMPx_TRIMPOS_Pos              (28U)
#define COMPx_TRIMPOS_Msk              (0x3UL << COMPx_TRIMPOS_Pos) /*! 0x30000000 */
#define TRIMPOS_0                      (0x1UL << COMPx_TRIMPOS_Pos) /*! 0x10000000 */
#define TRIMPOS_1                      (0x2UL << COMPx_TRIMPOS_Pos) /*! 0x20000000 */

#define COMPx_TRIMNEG_Pos              (26U)
#define COMPx_TRIMNEG_Msk              (0x3UL << COMPx_TRIMNEG_Pos) /*! 0x30000000 */
#define TRIMNEG_0                      (0x1UL << COMPx_TRIMNEG_Pos) /*! 0x10000000 */
#define TRIMNEG_1                      (0x2UL << COMPx_TRIMNEG_Pos) /*! 0x20000000 */


#define COMPx_CSR_VALUE_Pos            (30U)
#define COMPx_CSR_VALUE_Msk            (0x1UL << COMPx_CSR_VALUE_Pos) /*! 0x40000000 */
#define VALUE                          COMPx_CSR_VALUE_Msk /*< DAC output status */

#define COMPx_CSR_LOCK_Pos             (31U)
#define COMPx_CSR_LOCK_Msk             (0x1UL << COMPx_CSR_LOCK_Pos) /*! 0x80000000 */
#define COMP_LOCK                      COMPx_CSR_LOCK_Msk /*< Register lock */


/****************  Bit definition for COMPx_RAMPMAXREF_SHADOW register  ****************/
#define COMPx_RAMPMAXREF_SHADOW_Pos    (0U)
#define COMPx_RAMPMAXREF_SHADOW_Msk    (0xffffUL  << COMPx_RAMPMAXREF_SHADOW_Pos)
#define RAMPMAXS_0                     (0x1UL     << COMPx_RAMPMAXREF_SHADOW_Pos)    /*! 0x00010000 */
#define RAMPMAXS_1                     (0x2UL     << COMPx_RAMPMAXREF_SHADOW_Pos)    /*! 0x00020000 */
#define RAMPMAXS_2                     (0x4UL     << COMPx_RAMPMAXREF_SHADOW_Pos)    /*! 0x00040000 */
#define RAMPMAXS_3                     (0x8UL     << COMPx_RAMPMAXREF_SHADOW_Pos)    /*! 0x00080000 */
#define RAMPMAXS_4                     (0x10UL    << COMPx_RAMPMAXREF_SHADOW_Pos)    /*! 0x00100000 */
#define RAMPMAXS_5                     (0x20UL    << COMPx_RAMPMAXREF_SHADOW_Pos)    /*! 0x00200000 */
#define RAMPMAXS_6                     (0x40UL    << COMPx_RAMPMAXREF_SHADOW_Pos)    /*! 0x00400000 */
#define RAMPMAXS_7                     (0x80UL    << COMPx_RAMPMAXREF_SHADOW_Pos)    /*! 0x00800000 */
#define RAMPMAXS_8                     (0x100UL   << COMPx_RAMPMAXREF_SHADOW_Pos)    /*! 0x01000000 */
#define RAMPMAXS_9                     (0x200UL   << COMPx_RAMPMAXREF_SHADOW_Pos)    /*! 0x02000000 */
#define RAMPMAXS_10                    (0x400UL   << COMPx_RAMPMAXREF_SHADOW_Pos)    /*! 0x04000000 */
#define RAMPMAXS_11                    (0x800UL   << COMPx_RAMPMAXREF_SHADOW_Pos)    /*! 0x08000000 */
#define RAMPMAXS_12                    (0x1000UL  << COMPx_RAMPMAXREF_SHADOW_Pos)    /*! 0x10000000 */
#define RAMPMAXS_13                    (0x2000UL  << COMPx_RAMPMAXREF_SHADOW_Pos)    /*! 0x20000000 */
#define RAMPMAXS_14                    (0x4000UL  << COMPx_RAMPMAXREF_SHADOW_Pos)    /*! 0x40000000 */
#define RAMPMAXS_15                    (0x8000UL  << COMPx_RAMPMAXREF_SHADOW_Pos)    /*! 0x80000000 */

/****************  Bit definition for COMPx_RAMPMAXACTIV register  ****************/
#define COMPx_RAMPMAXREF_ACTIVE_Pos    (0U)
#define COMPx_RAMPMAXREF_ACTIVE_Msk    (0xffffUL  << COMPx_RAMPMAXREF_ACTIVE_Pos)
#define RAMPMAXA_0                     (0x1UL     << COMPx_RAMPMAXREF_ACTIVE_Pos)    /*! 0x00000001 */
#define RAMPMAXA_1                     (0x2UL     << COMPx_RAMPMAXREF_ACTIVE_Pos)    /*! 0x00000002 */
#define RAMPMAXA_2                     (0x4UL     << COMPx_RAMPMAXREF_ACTIVE_Pos)    /*! 0x00000004 */
#define RAMPMAXA_3                     (0x8UL     << COMPx_RAMPMAXREF_ACTIVE_Pos)    /*! 0x00000008 */
#define RAMPMAXA_4                     (0x10UL    << COMPx_RAMPMAXREF_ACTIVE_Pos)    /*! 0x00000010 */
#define RAMPMAXA_5                     (0x20UL    << COMPx_RAMPMAXREF_ACTIVE_Pos)    /*! 0x00000020 */
#define RAMPMAXA_6                     (0x40UL    << COMPx_RAMPMAXREF_ACTIVE_Pos)    /*! 0x00000040 */
#define RAMPMAXA_7                     (0x80UL    << COMPx_RAMPMAXREF_ACTIVE_Pos)    /*! 0x00000080 */
#define RAMPMAXA_8                     (0x100UL   << COMPx_RAMPMAXREF_ACTIVE_Pos)    /*! 0x00000100 */
#define RAMPMAXA_9                     (0x200UL   << COMPx_RAMPMAXREF_ACTIVE_Pos)    /*! 0x00000200 */
#define RAMPMAXA_10                    (0x400UL   << COMPx_RAMPMAXREF_ACTIVE_Pos)    /*! 0x00000400 */
#define RAMPMAXA_11                    (0x800UL   << COMPx_RAMPMAXREF_ACTIVE_Pos)    /*! 0x00000800 */
#define RAMPMAXA_12                    (0x1000UL  << COMPx_RAMPMAXREF_ACTIVE_Pos)    /*! 0x00001000 */
#define RAMPMAXA_13                    (0x2000UL  << COMPx_RAMPMAXREF_ACTIVE_Pos)    /*! 0x00002000 */
#define RAMPMAXA_14                    (0x4000UL  << COMPx_RAMPMAXREF_ACTIVE_Pos)    /*! 0x00004000 */
#define RAMPMAXA_15                    (0x8000UL  << COMPx_RAMPMAXREF_ACTIVE_Pos)    /*! 0x00008000 */

/****************  Bit definition for COMPx_RAMPDECVAL_SHADOW register  ****************/
#define COMPx_RAMPDECVAL_SHADOW_Pos    (0U)
#define COMPx_RAMPDECVAL_SHADOW_Msk    (0xffffUL  << COMPx_RAMPDECVAL_SHADOW_Pos)
#define RAMPDECVALS_0                  (0x1UL     << COMPx_RAMPDECVAL_SHADOW_Pos)    /*! 0x00000001 */
#define RAMPDECVALS_1                  (0x2UL     << COMPx_RAMPDECVAL_SHADOW_Pos)    /*! 0x00000002 */
#define RAMPDECVALS_2                  (0x4UL     << COMPx_RAMPDECVAL_SHADOW_Pos)    /*! 0x00000004 */
#define RAMPDECVALS_3                  (0x8UL     << COMPx_RAMPDECVAL_SHADOW_Pos)    /*! 0x00000008 */
#define RAMPDECVALS_4                  (0x10UL    << COMPx_RAMPDECVAL_SHADOW_Pos)    /*! 0x00000010 */
#define RAMPDECVALS_5                  (0x20UL    << COMPx_RAMPDECVAL_SHADOW_Pos)    /*! 0x00000020 */
#define RAMPDECVALS_6                  (0x40UL    << COMPx_RAMPDECVAL_SHADOW_Pos)    /*! 0x00000040 */
#define RAMPDECVALS_7                  (0x80UL    << COMPx_RAMPDECVAL_SHADOW_Pos)    /*! 0x00000080 */
#define RAMPDECVALS_8                  (0x100UL   << COMPx_RAMPDECVAL_SHADOW_Pos)    /*! 0x00000100 */
#define RAMPDECVALS_9                  (0x200UL   << COMPx_RAMPDECVAL_SHADOW_Pos)    /*! 0x00000200 */
#define RAMPDECVALS_10                 (0x400UL   << COMPx_RAMPDECVAL_SHADOW_Pos)    /*! 0x00000400 */
#define RAMPDECVALS_11                 (0x800UL   << COMPx_RAMPDECVAL_SHADOW_Pos)    /*! 0x00000800 */
#define RAMPDECVALS_12                 (0x1000UL  << COMPx_RAMPDECVAL_SHADOW_Pos)    /*! 0x00001000 */
#define RAMPDECVALS_13                 (0x2000UL  << COMPx_RAMPDECVAL_SHADOW_Pos)    /*! 0x00002000 */
#define RAMPDECVALS_14                 (0x4000UL  << COMPx_RAMPDECVAL_SHADOW_Pos)    /*! 0x00004000 */
#define RAMPDECVALS_15                 (0x8000UL  << COMPx_RAMPDECVAL_SHADOW_Pos)    /*! 0x00008000 */

/****************  Bit definition for COMPx_RAMPDECVAL_ACTIVE register  ****************/
#define COMPx_RAMPDECVAL_ACTIVE_Pos    (0U)
#define COMPx_RAMPDECVAL_ACTIVE_Msk    (0xffffUL  << COMPx_RAMPDECVAL_ACTIVE_Pos)
#define RAMPDECVALA_0                  (0x1UL     << COMPx_RAMPDECVAL_ACTIVE_Pos)    /*! 0x00000001 */
#define RAMPDECVALA_1                  (0x2UL     << COMPx_RAMPDECVAL_ACTIVE_Pos)    /*! 0x00000002 */
#define RAMPDECVALA_2                  (0x4UL     << COMPx_RAMPDECVAL_ACTIVE_Pos)    /*! 0x00000004 */
#define RAMPDECVALA_3                  (0x8UL     << COMPx_RAMPDECVAL_ACTIVE_Pos)    /*! 0x00000008 */
#define RAMPDECVALA_4                  (0x10UL    << COMPx_RAMPDECVAL_ACTIVE_Pos)    /*! 0x00000010 */
#define RAMPDECVALA_5                  (0x20UL    << COMPx_RAMPDECVAL_ACTIVE_Pos)    /*! 0x00000020 */
#define RAMPDECVALA_6                  (0x40UL    << COMPx_RAMPDECVAL_ACTIVE_Pos)    /*! 0x00000040 */
#define RAMPDECVALA_7                  (0x80UL    << COMPx_RAMPDECVAL_ACTIVE_Pos)    /*! 0x00000080 */
#define RAMPDECVALA_8                  (0x100UL   << COMPx_RAMPDECVAL_ACTIVE_Pos)    /*! 0x00000100 */
#define RAMPDECVALA_9                  (0x200UL   << COMPx_RAMPDECVAL_ACTIVE_Pos)    /*! 0x00000200 */
#define RAMPDECVALA_10                 (0x400UL   << COMPx_RAMPDECVAL_ACTIVE_Pos)    /*! 0x00000400 */
#define RAMPDECVALA_11                 (0x800UL   << COMPx_RAMPDECVAL_ACTIVE_Pos)    /*! 0x00000800 */
#define RAMPDECVALA_12                 (0x1000UL  << COMPx_RAMPDECVAL_ACTIVE_Pos)    /*! 0x00001000 */
#define RAMPDECVALA_13                 (0x2000UL  << COMPx_RAMPDECVAL_ACTIVE_Pos)    /*! 0x00002000 */
#define RAMPDECVALA_14                 (0x4000UL  << COMPx_RAMPDECVAL_ACTIVE_Pos)    /*! 0x00004000 */
#define RAMPDECVALA_15                 (0x8000UL  << COMPx_RAMPDECVAL_ACTIVE_Pos)    /*! 0x00008000 */

/****************  Bit definition for COMPx_RAMPSTS register  ****************/
#define COMPx_RAMPSTS_Pos              (0U)
#define COMPx_RAMPSTS_Msk              (0xffffUL  << COMPx_RAMPSTS_Pos)
#define RAMPSTS_0                      (0x1UL     << COMPx_RAMPSTS_Pos)    /*! 0x00000001 */
#define RAMPSTS_1                      (0x2UL     << COMPx_RAMPSTS_Pos)    /*! 0x00000002 */
#define RAMPSTS_2                      (0x4UL     << COMPx_RAMPSTS_Pos)    /*! 0x00000004 */
#define RAMPSTS_3                      (0x8UL     << COMPx_RAMPSTS_Pos)    /*! 0x00000008 */
#define RAMPSTS_4                      (0x10UL    << COMPx_RAMPSTS_Pos)    /*! 0x00000010 */
#define RAMPSTS_5                      (0x20UL    << COMPx_RAMPSTS_Pos)    /*! 0x00000020 */
#define RAMPSTS_6                      (0x40UL    << COMPx_RAMPSTS_Pos)    /*! 0x00000040 */
#define RAMPSTS_7                      (0x80UL    << COMPx_RAMPSTS_Pos)    /*! 0x00000080 */
#define RAMPSTS_8                      (0x100UL   << COMPx_RAMPSTS_Pos)    /*! 0x00000100 */
#define RAMPSTS_9                      (0x200UL   << COMPx_RAMPSTS_Pos)    /*! 0x00000200 */
#define RAMPSTS_10                     (0x400UL   << COMPx_RAMPSTS_Pos)    /*! 0x00000400 */
#define RAMPSTS_11                     (0x800UL   << COMPx_RAMPSTS_Pos)    /*! 0x00000800 */
#define RAMPSTS_12                     (0x1000UL  << COMPx_RAMPSTS_Pos)    /*! 0x00001000 */
#define RAMPSTS_13                     (0x2000UL  << COMPx_RAMPSTS_Pos)    /*! 0x00002000 */
#define RAMPSTS_14                     (0x4000UL  << COMPx_RAMPSTS_Pos)    /*! 0x00004000 */
#define RAMPSTS_15                     (0x8000UL  << COMPx_RAMPSTS_Pos)    /*! 0x00008000 */


/****************  Bit definition for COMPx_CSR (x=3,4,5,6) register  ****************/
#define COMPx_CSR_WINMODE_Pos          (1U)
#define COMPx_CSR_WINMODE_Msk          (0x1UL <<COMPx_CSR_WINMODE_Pos ) /*! 0x00000001 */
#define WINMODE                        COMPx_CSR_WINMODE_Msk /*< 0x00000002 */

#define COMPx_CSR_OUTSEL_Pos          (2U)
#define COMPx_CSR_OUTSEL_Msk          (0x1UL << COMPx_CSR_OUTSEL_Pos) /*! 0x00000001 */
#define OUTSEL                         COMPx_CSR_OUTSEL_Msk/*< 0x00000002 */

#define COMPx_CSR_SEINPSEL_Pos           (8U)
#define COMPx_CSR_SEINPSEL_Msk           (0x3UL << COMPx_CSR_SEINPSEL_Pos) /*! 0x00000300 */
#define SEINPSEL_0                       (0x1UL << COMPx_CSR_SEINPSEL_Pos) /*! 0x00000100 */
#define SEINPSEL_1                       (0x2UL << COMPx_CSR_SEINPSEL_Pos) /*! 0x00000200 */

/******************************************************************************/
/*                                                                            */
/*                                  I/D CACHE                                 */
/*                                                                            */
/******************************************************************************/

/****************  Bit definition for I/D CACHE_CTRL register  ****************/
#define  CACHE_CTRL_CEN_Pos           (0U)
#define  CACHE_CTRL_CEN_Msk           (0x1UL << CACHE_CTRL_CEN_Pos) /*! 0x00000001 */
#define  CEN                          CACHE_CTRL_CEN_Msk /*< Cache controller enable */

#define  CACHE_CTRL_INV_Pos           (1U)
#define  CACHE_CTRL_INV_Msk           (0x1UL << CACHE_CTRL_INV_Pos) /*! 0x00000002 */
#define  INV                          CACHE_CTRL_INV_Msk /*< Manual invalidate request */

#define  CACHE_CTRL_POW_Pos           (2U)
#define  CACHE_CTRL_POW_Msk           (0x1UL << CACHE_CTRL_POW_Pos ) /*! 0x00000004 */
#define  POW_REQ                      CACHE_CTRL_POW_Msk /*< Manual SRAM power request */

#define  CACHE_CTRL_MAN_POW_Pos       (3U)
#define  CACHE_CTRL_MAN_POW_Msk       (0x1UL << CACHE_CTRL_MAN_POW_Pos) /*! 0x00000008 */
#define  SET_MAN_POW                  CACHE_CTRL_MAN_POW_Msk /*< Power control setting */

#define  CACHE_CTRL_MAN_INV_Pos       (4U)
#define  CACHE_CTRL_MAN_INV_Msk       (0x1UL << CACHE_CTRL_MAN_INV_Pos) /*! 0x00000010 */
#define  SET_MAN_INV                  CACHE_CTRL_MAN_INV_Msk /*< Cache invalidate setting */

#define  CACHE_CTRL_SET_PREFETCH_Pos  (5U)
#define  CACHE_CTRL_SET_PREFETCH_Msk  (0x1UL << CACHE_CTRL_SET_PREFETCH_Pos) /*! 0x00000020 */
#define  SET_PREFETCH                 CACHE_CTRL_SET_PREFETCH_Msk /*< Cache Prefetch setting */

#define  CACHE_CTRL_STATISTIC_EN_Pos  (6U)
#define  CACHE_CTRL_STATISTIC_EN_Msk  (0x1UL << CACHE_CTRL_STATISTIC_EN_Pos) /*! 0x00000040 */
#define  STATISTIC_EN                 CACHE_CTRL_STATISTIC_EN_Msk /*< Enable statistic logic */

/****************  Bit definition for I/D CACHE_SR register  ****************/
#define CACHE_SR_CS_Pos       (0U)
#define CACHE_SR_CS_Msk       (0x3UL << CACHE_SR_CS_Pos) /*! 0x00000003 */
#define CS                    CACHE_SR_CS_Msk /*< Cache controller status */
#define CS_0                  (0x1UL << CACHE_SR_CS_Pos) /*! 0x00000001 */
#define CS_1                  (0x2UL << CACHE_SR_CS_Pos) /*! 0x00000002 */

#define CACHE_SR_INVST_Pos    (2U)
#define CACHE_SR_INVST_Msk    (0x1UL << CACHE_SR_INVST_Pos) /*! 0x00000004 */
#define INVST                 CACHE_SR_INVST_Msk /*< Invalidating status > */

#define CACHE_SR_POWST_Pos    (4U)
#define CACHE_SR_POWST_Msk    (0x1UL << CACHE_SR_POWST_Pos) /*! 0x00000010 */
#define POWST                 CACHE_SR_POWST_Msk /*< SRAM power acknowledges */

/****************  Bit definition for I/D CACHE_IRQMASK register  ****************/
#define CACHE_IRQMASK_POWERR_Pos       (0U)
#define CACHE_IRQMASK_POWERR_Msk       (0x1UL << CACHE_TRQMASK_POWERR_Pos) /*! 0x00000001 */
#define MASK_POWERR                    CACHE_IRQMASK_POWERR_Msk /*< Mask interrupt request on power error indication >*/

#define CACHE_IRQMASK_MANINVERR_Pos    (1U)
#define CACHE_IRQMASK_MANINVERR_Msk    (0x2UL << CACHE_IRQMASK_MANINVERR_Pos) /*! 0x00000002 */
#define MASK_MANINVERR                 CACHE_IRQMASK_MANINVERR_Msk /*< Mask interrupt request on manual invalidation error indication >*/



/****************  Bit definition for I/D CACHE_IRQSTAT register  ****************/
#define CACHE_IRQSTAT_POWERR_Pos       (0U)
#define CACHE_IRQSTAT_POWERR_Msk       (0x1UL << CACHE_IRQSTAT_POWERR_Pos) /*! 0x00000001 */
#define POWERR                         CACHE_IRQSTAT_POWERR_Msk  /*< SRAM power error status , write 1 to clear */

#define CACHE_IRQSTAT_MANINVERR_Pos    (1U)
#define CACHE_IRQSTAT_MANINVERR_Msk    (0x1UL << CACHE_IRQSTAT_MANINVERR_Pos) /*! 0x00000002 */
#define MANINVERR                      CACHE_IRQSTAT_MANINVERR_Msk /*< Manual invalidation error status , write 1 to clear */


/****************  Bit definition for I/D CACHE_TYPE register  ****************/
#define CACHE_TYPE_AW_Pos           (0U)
#define CACHE_TYPE_AW_Msk           (0x1fUL << CACHE_TYPE_AW_Pos)
#define AW_0                        (0x1UL  << CACHE_TYPE_AW_Pos)
#define AW_1                        (0x2UL  << CACHE_TYPE_AW_Pos)
#define AW_2                        (0x4UL  << CACHE_TYPE_AW_Pos)
#define AW_3                        (0x8UL  << CACHE_TYPE_AW_Pos)
#define AW_4                        (0x10UL << CACHE_TYPE_AW_Pos)

#define CACHE_TYPE_CW_Pos           (5U)
#define CACHE_TYPE_CW_Msk           (0x1fUL << CACHE_TYPE_CW_Pos)
#define CW_0                        (0x1UL  << CACHE_TYPE_CW_Pos)
#define CW_1                        (0x2UL  << CACHE_TYPE_CW_Pos)
#define CW_2                        (0x4UL  << CACHE_TYPE_CW_Pos)
#define CW_3                        (0x8UL  << CACHE_TYPE_CW_Pos)
#define CW_4                        (0x10UL << CACHE_TYPE_CW_Pos)

#define CACHE_TYPE_WAY_Pos          (10U)
#define CACHE_TYPE_WAY_Msk          (0x1fUL << CACHE_TYPE_WAY_Pos)
#define WAY_0                       (0x1UL  << CACHE_TYPE_WAY_Pos)
#define WAY_1                       (0x2UL  << CACHE_TYPE_WAY_Pos)

#define CACHE_TYPE_RSTALLREG_Pos    (12U)
#define CACHE_TYPE_RSTALLREG_Msk    (0x1UL  << CACHE_TYPE_RSTALLREG_Pos)
#define RSTALLREG                   CACHE_TYPE_RSTALLREG_Msk

#define CACHE_TYPE_GENSTATLOGIC_Pos (13U)
#define CACHE_TYPE_GENSTATLOGIC_Msk (0x1UL << CACHE_TYPE_GENSTATLOGIC_Pos)
#define GENSTATLOGIC                CACHE_TYPE_GENSTATLOGIC_Msk


/******************************************************************************/
/*                                                                            */
/*                                  RNG                                       */
/*                                                                            */
/******************************************************************************/

/****************  Bit definition for RNG RNG_CR register  ****************/
#define RNG_EN_Pos              (2U)
#define RNG_EN_Msk              (0x1UL << RNG_EN_Pos) /*! 0x00000004 */
#define RNG_EN                  RNG_EN_Msk /*< RNG enbable */

#define RNG_IE_Pos              (3U)
#define RNG_IE_Msk              (0x1UL << RNG_IE_Pos) /*! 0x00000008 */
#define RNG_IE                  RNG_IE_Msk /*< RNG interrupt enable */


/****************  Bit definition for RNG RNG_SR register  ****************/
#define RNG_DRDY_Pos            (0U)
#define RNG_DRDY_Msk            (0x1UL << RNG_DRDY_Pos) /*! 0x00000001 */
#define RNG_DRDY                RNG_DRDY_Msk   /*< RNG DATA READY */

#define RNG_CECS_Pos            (1U)
#define RNG_CECS_Msk            (0x1UL << RNG_CECS_Pos) /*! 0x00000002 */
#define RNG_CECS                RNG_CECS_Msk /*< RNG CLK ERROR CURRENT STATUS*/

#define RNG_SECS_Pos            (2U)
#define RNG_SECS_Msk            (0x1UL << RNG_SECS_Pos) /*! 0x00000004 */
#define RNG_SECS                RNG_SECS_Msk /*< RNG SEED ERROR CURRENT STATUS */

#define RNG_CEIS_Pos            (5U)
#define RNG_CEIS_Msk            (0x1UL << RNG_CEIS_Pos) /*! 0x00000020 */
#define RNG_CEIS                RNG_CEIS_Msk /*< RNG CLK ERROR INTR STATUS */

#define RNG_SEIS_Pos            (6U)
#define RNG_SEIS_Msk            (0x1UL << RNG_SEIS_Pos) /*! 0x00000040 */
#define RNG_SEIS                RNG_SEIS_Msk /*< RNG SEED ERROR INTR STATUS */

/******************************************************************************/
/*                                                                            */
/*                                VREFBUF                                     */
/*                                                                            */
/******************************************************************************/


/****************  Bit definition for VREFBUF_CSR register  ****************/
#define VREFBUF_ENVR_Pos        (0U)
#define VREFBUF_ENVR_Msk        (0x1UL << VREFBUF_ENVR_Pos) /*! 0x00000001 */
#define VREFBUF_ENVR            VREFBUF_ENVR_Msk /*< Voltage reference buffer mode enable */

#define VREFBUF_HIZ_Pos         (1U)
#define VREFBUF_HIZ_Msk         (0x1UL << VREFBUF_HIZ_Pos) /*! 0x00000002 */
#define VREFBUF_HIZ             VREFBUF_HIZ_Msk  /*< High impedance mode */

#define VREFBUF_VRS_Pos         (2U)
#define VREFBUF_VRS_Msk         (0x1UL << VREFBUF_VRS_Pos) /*! 0x00000004*/
#define VREFBUF_VRS             VREFBUF_VRS_Msk /*<  Voltage reference scale */

#define VREFBUF_VRR_Pos         (3U)
#define VREFBUF_VRR_Msk         (0x1UL << VREFBUF_VRR_Pos) /*! 0x00000008*/
#define VREFBUF_VRR             VREFBUF_VRR_Msk /*!< Voltage reference buffer ready */

/****************  Bit definition for VREFBUF_CCR register  ****************/
#define VREFBUF_TRIM_Pos        (0U)
#define VREFBUF_TRIM_Msk        (0x3fUL  << VREFBUF_TRIM_Pos) /*! 0x0000003f */
#define VREFBUF_TRIM_0          (0x1UL   << VREFBUF_TRIM_Pos) /*! 0x00000001 */
#define VREFBUF_TRIM_1          (0x2UL   << VREFBUF_TRIM_Pos) /*! 0x00000002 */
#define VREFBUF_TRIM_2          (0x4UL   << VREFBUF_TRIM_Pos) /*! 0x00000004 */
#define VREFBUF_TRIM_3          (0x8UL   << VREFBUF_TRIM_Pos) /*! 0x00000008 */
#define VREFBUF_TRIM_4          (0x10UL  << VREFBUF_TRIM_Pos) /*! 0x00000010 */
#define VREFBUF_TRIM_5          (0x20UL  << VREFBUF_TRIM_Pos) /*! 0x00000020 */





/******************************************************************************/
/*                                                                            */
/*                                  ADC                                       */
/*                                                                            */
/******************************************************************************/

/****************  Bit definition for ADC_ISR register  ****************/
#define ADC_ISR_Pos                       (0U)
#define ADC_ISR_Msk                       (0x7FFUL   << ADC_ISR_Pos)
#define ADC_ISR_ADRDY                     (0x1UL     << ADC_ISR_Pos)    /*! 0x00000001 */
#define ADC_ISR_EOSMP                     (0x2UL     << ADC_ISR_Pos)    /*! 0x00000002 */
#define ADC_ISR_EOC                       (0x4UL     << ADC_ISR_Pos)    /*! 0x00000004 */
#define ADC_ISR_EOS                       (0x8UL     << ADC_ISR_Pos)    /*! 0x00000008 */
#define ADC_ISR_OVR                       (0x10UL    << ADC_ISR_Pos)    /*! 0x00000010 */
#define ADC_ISR_JEOC                      (0x20UL    << ADC_ISR_Pos)    /*! 0x00000020 */
#define ADC_ISR_JEOS                      (0x40UL    << ADC_ISR_Pos)    /*! 0x00000040 */
#define ADC_ISR_AWD1                      (0x80UL    << ADC_ISR_Pos)    /*! 0x00000080 */
#define ADC_ISR_AWD2                      (0x100UL   << ADC_ISR_Pos)    /*! 0x00000100 */
#define ADC_ISR_AWD3                      (0x200UL   << ADC_ISR_Pos)    /*! 0x00000200 */
#define ADC_ISR_JQOVF                     (0x400UL   << ADC_ISR_Pos)    /*! 0x00000400 */

/****************  Bit definition for ADC_IER register  ****************/
#define ADC_IER_Pos                       (0U)
#define ADC_IER_Msk                       (0x7FFUL   << ADC_IER_Pos)
#define ADC_IER_ADRDYIE                   (0x1UL     << ADC_IER_Pos)    /*! 0x00000001 */
#define ADC_IER_EOSMPIE                   (0x2UL     << ADC_IER_Pos)    /*! 0x00000002 */
#define ADC_IER_EOCIE                     (0x4UL     << ADC_IER_Pos)    /*! 0x00000004 */
#define ADC_IER_EOSIE                     (0x8UL     << ADC_IER_Pos)    /*! 0x00000008 */
#define ADC_IER_OVRIE                     (0x10UL    << ADC_IER_Pos)    /*! 0x00000010 */
#define ADC_IER_JEOCIE                    (0x20UL    << ADC_IER_Pos)    /*! 0x00000020 */
#define ADC_IER_JEOSIE                    (0x40UL    << ADC_IER_Pos)    /*! 0x00000040 */
#define ADC_IER_AWD1IE                    (0x80UL    << ADC_IER_Pos)    /*! 0x00000080 */
#define ADC_IER_AWD2IE                    (0x100UL   << ADC_IER_Pos)    /*! 0x00000100 */
#define ADC_IER_AWD3IE                    (0x200UL   << ADC_IER_Pos)    /*! 0x00000200 */
#define ADC_IER_JQOVIE                   (0x400UL   << ADC_IER_Pos)    /*! 0x00000400 */

/****************  Bit definition for ADC_CR register  ****************/
#define ADC_CR_Pos                       (0U)
#define ADC_CR_Msk                       (0xFFFFFFFFUL << ADC_CR_Pos)
#define ADC_CR_ADEN                      (0x1UL        << ADC_CR_Pos)   /*!< 0x00000001 */
#define ADC_CR_ADDIS                     (0x2UL        << ADC_CR_Pos)   /*!< 0x00000002 */
#define ADC_CR_ADSTART                   (0x4UL        << ADC_CR_Pos)   /*!< 0x00000004 */
#define ADC_CR_JADSTART                  (0x8UL        << ADC_CR_Pos)   /*!< 0x00000008 */
#define ADC_CR_ADSTP                     (0x10UL       << ADC_CR_Pos)   /*!< 0x00000010 */
#define ADC_CR_JADSTP                    (0x20UL       << ADC_CR_Pos)   /*!< 0x00000020 */
#define ADC_CR_SELREFLDO                 (0x4000000UL  << ADC_CR_Pos)   /*!< 0x04000000 */
#define ADC_CR_SELRANGELDO               (0x8000000UL  << ADC_CR_Pos)   /*!< 0x08000000 */
#define ADC_CR_ADVREGEN                  (0x10000000UL << ADC_CR_Pos)   /*!< 0x10000000 */
#define ADC_CR_DEEPPWD                   (0x20000000UL << ADC_CR_Pos)   /*!< 0x20000000 */
#define ADC_CR_ADCALDIF                  (0x40000000UL << ADC_CR_Pos)   /*!< 0x40000000 */
#define ADC_CR_ADCAL                     (0x80000000UL << ADC_CR_Pos)   /*!< 0x80000000 */

/****************  Bit definition for ADC_CFGR1 register  ****************/
#define ADC_CFGR1_Pos                    (0U)
#define ADC_CFGR1_Msk                    (0xFFFFFFFDUL << ADC_CFGR1_Pos)
#define ADC_CFGR1_DMAEN                  (0x1UL        << ADC_CFGR1_Pos) /*!< 0x00000001 */
#define ADC_CFGR1_DMACFG                 (0x2UL        << ADC_CFGR1_Pos) /*!< 0x00000002 */
#define ADC_CFGR1_RES_0                  (0x8UL        << ADC_CFGR1_Pos) /*!< 0x00000008 */
#define ADC_CFGR1_RES_1                  (0x10UL       << ADC_CFGR1_Pos) /*!< 0x00000010 */
#define ADC_CFGR1_RES                    (0x18UL       << ADC_CFGR1_Pos) /*!< 0x00000018 */
#define ADC_CFGR1_EXTSEL_0               (0x20UL       << ADC_CFGR1_Pos) /*!< 0x00000020 */
#define ADC_CFGR1_EXTSEL_1               (0x40UL       << ADC_CFGR1_Pos) /*!< 0x00000040 */
#define ADC_CFGR1_EXTSEL_2               (0x80UL       << ADC_CFGR1_Pos) /*!< 0x00000080 */
#define ADC_CFGR1_EXTSEL_3               (0x100UL      << ADC_CFGR1_Pos) /*!< 0x00000100 */
#define ADC_CFGR1_EXTSEL_4               (0x200UL      << ADC_CFGR1_Pos) /*!< 0x00000200 */
#define ADC_CFGR1_EXTSEL                 (0x3E0UL      << ADC_CFGR1_Pos) /*!< 0x000003E0 */
#define ADC_CFGR1_EXTEN_0                (0x400UL      << ADC_CFGR1_Pos) /*!< 0x00000400 */
#define ADC_CFGR1_EXTEN_1                (0x800UL      << ADC_CFGR1_Pos) /*!< 0x00000800 */
#define ADC_CFGR1_EXTEN                  (0xC00UL      << ADC_CFGR1_Pos) /*!< 0x00000C00 */
#define ADC_CFGR1_OVRMOD                 (0x1000UL     << ADC_CFGR1_Pos) /*!< 0x00001000 */
#define ADC_CFGR1_CONT                   (0x2000UL     << ADC_CFGR1_Pos) /*!< 0x00002000 */
#define ADC_CFGR1_AUTDLY                 (0x4000UL     << ADC_CFGR1_Pos) /*!< 0x00004000 */
#define ADC_CFGR1_ALIGN                  (0x8000UL     << ADC_CFGR1_Pos) /*!< 0x00008000 */
#define ADC_CFGR1_DISCEN                 (0x10000UL    << ADC_CFGR1_Pos) /*!< 0x00010000 */
#define ADC_CFGR1_DISCNUM_0              (0x20000UL    << ADC_CFGR1_Pos) /*!< 0x00020000 */
#define ADC_CFGR1_DISCNUM_1              (0x40000UL    << ADC_CFGR1_Pos) /*!< 0x00040000 */
#define ADC_CFGR1_DISCNUM_2              (0x80000UL    << ADC_CFGR1_Pos) /*!< 0x00080000 */
#define ADC_CFGR1_DISCNUM                (0xE0000UL    << ADC_CFGR1_Pos) /*!< 0x000E0000 */
#define ADC_CFGR1_JDISCEN                (0x100000UL   << ADC_CFGR1_Pos) /*!< 0x00100000 */
#define ADC_CFGR1_JQM                    (0x200000UL   << ADC_CFGR1_Pos) /*!< 0x00200000 */
#define ADC_CFGR1_AWD1SGL                (0x400000UL   << ADC_CFGR1_Pos) /*!< 0x00400000 */
#define ADC_CFGR1_AWD1EN                 (0x800000UL   << ADC_CFGR1_Pos) /*!< 0x00800000 */
#define ADC_CFGR1_JAWD1EN                (0x1000000UL  << ADC_CFGR1_Pos) /*!< 0x01000000 */
#define ADC_CFGR1_JAUTO                  (0x2000000UL  << ADC_CFGR1_Pos) /*!< 0x02000000 */
#define ADC_CFGR1_AWD1CH_0               (0x4000000UL  << ADC_CFGR1_Pos) /*!< 0x04000000 */
#define ADC_CFGR1_AWD1CH_1               (0x8000000UL  << ADC_CFGR1_Pos) /*!< 0x08000000 */
#define ADC_CFGR1_AWD1CH_2               (0x10000000UL << ADC_CFGR1_Pos) /*!< 0x10000000 */
#define ADC_CFGR1_AWD1CH_3               (0x20000000UL << ADC_CFGR1_Pos) /*!< 0x20000000 */
#define ADC_CFGR1_AWD1CH_4               (0x40000000UL << ADC_CFGR1_Pos) /*!< 0x40000000 */
#define ADC_CFGR1_AWD1CH                 (0x7C000000UL << ADC_CFGR1_Pos) /*!< 0x7C000000 */
#define ADC_CFGR1_JQDIS                  (0x80000000UL << ADC_CFGR1_Pos) /*!< 0x80000000 */


/****************  Bit definition for ADC_CFGR2 register  ****************/
#define ADC_CFGR2_Pos                    (0U)
#define ADC_CFGR2_Msk                    (0xE003FFFUL  << ADC_CFGR2_Pos)
#define ADC_CFGR2_ROVSE                  (0x1UL        << ADC_CFGR2_Pos) /*!< 0x00000001 */
#define ADC_CFGR2_JOVSE                  (0x2UL        << ADC_CFGR2_Pos) /*!< 0x00000002 */
#define ADC_CFGR2_OVSR_0                 (0x4UL        << ADC_CFGR2_Pos) /*!< 0x00000004 */
#define ADC_CFGR2_OVSR_1                 (0x8UL        << ADC_CFGR2_Pos) /*!< 0x00000008 */
#define ADC_CFGR2_OVSR_2                 (0x10UL       << ADC_CFGR2_Pos) /*!< 0x00000010 */
#define ADC_CFGR2_OVSR                   (0x1CUL       << ADC_CFGR2_Pos) /*!< 0x0000001C */
#define ADC_CFGR2_OVSS_0                 (0x20UL       << ADC_CFGR2_Pos) /*!< 0x00000020 */
#define ADC_CFGR2_OVSS_1                 (0x40UL       << ADC_CFGR2_Pos) /*!< 0x00000040 */
#define ADC_CFGR2_OVSS_2                 (0x80UL       << ADC_CFGR2_Pos) /*!< 0x00000080 */
#define ADC_CFGR2_OVSS_3                 (0x100UL      << ADC_CFGR2_Pos) /*!< 0x00000100 */
#define ADC_CFGR2_OVSS                   (0x1E0UL      << ADC_CFGR2_Pos) /*!< 0x000001E0 */
#define ADC_CFGR2_TROVS                  (0x200UL      << ADC_CFGR2_Pos) /*!< 0x00000200 */
#define ADC_CFGR2_ROVSM                  (0x400UL      << ADC_CFGR2_Pos) /*!< 0x00000400 */
#define ADC_CFGR2_OP1SEL                 (0x800UL      << ADC_CFGR2_Pos) /*!< 0x00000800 */
#define ADC_CFGR2_OP2SEL                 (0x1000UL     << ADC_CFGR2_Pos) /*!< 0x00001000 */
#define ADC_CFGR2_OP3SEL                 (0x2000UL     << ADC_CFGR2_Pos) /*!< 0x00002000 */
#define ADC_CFGR2_GCOMP                  (0x10000UL    << ADC_CFGR2_Pos) /*!< 0x00010000 */
#define ADC_CFGR2_SWTRIG                 (0x2000000UL  << ADC_CFGR2_Pos) /*!< 0x02000000 */
#define ADC_CFGR2_BULB                   (0x4000000UL  << ADC_CFGR2_Pos) /*!< 0x04000000 */
#define ADC_CFGR2_SMPTRIG                (0x8000000UL  << ADC_CFGR2_Pos) /*!< 0x08000000 */


/****************  Bit definition for ADC_SMPR1 register  ****************/
#define ADC_SMPR1_Pos                    (0U)
#define ADC_SMPR1_Msk                    (0xDFFFFFFFUL << ADC_SMPR1_Pos)
#define ADC_SMPR1_SMP0_0                 (0x1UL        << ADC_SMPR1_Pos) /*!< 0x00000001 */
#define ADC_SMPR1_SMP0_1                 (0x2UL        << ADC_SMPR1_Pos) /*!< 0x00000002 */
#define ADC_SMPR1_SMP0_2                 (0x4UL        << ADC_SMPR1_Pos) /*!< 0x00000004 */
#define ADC_SMPR1_SMP1_0                 (0x8UL        << ADC_SMPR1_Pos) /*!< 0x00000008 */
#define ADC_SMPR1_SMP1_1                 (0x10UL       << ADC_SMPR1_Pos) /*!< 0x00000010 */
#define ADC_SMPR1_SMP1_2                 (0x20UL       << ADC_SMPR1_Pos) /*!< 0x00000020 */
#define ADC_SMPR1_SMP2_0                 (0x40UL       << ADC_SMPR1_Pos) /*!< 0x00000040 */
#define ADC_SMPR1_SMP2_1                 (0x80UL       << ADC_SMPR1_Pos) /*!< 0x00000080 */
#define ADC_SMPR1_SMP2_2                 (0x100UL      << ADC_SMPR1_Pos) /*!< 0x00000100 */
#define ADC_SMPR1_SMP3_0                 (0x200UL      << ADC_SMPR1_Pos) /*!< 0x00000200 */
#define ADC_SMPR1_SMP3_1                 (0x400UL      << ADC_SMPR1_Pos) /*!< 0x00000400 */
#define ADC_SMPR1_SMP3_2                 (0x800UL      << ADC_SMPR1_Pos) /*!< 0x00000800 */
#define ADC_SMPR1_SMP4_0                 (0x1000UL     << ADC_SMPR1_Pos) /*!< 0x00001000 */
#define ADC_SMPR1_SMP4_1                 (0x2000UL     << ADC_SMPR1_Pos) /*!< 0x00002000 */
#define ADC_SMPR1_SMP4_2                 (0x4000UL     << ADC_SMPR1_Pos) /*!< 0x00004000 */
#define ADC_SMPR1_SMP5_0                 (0x8000UL     << ADC_SMPR1_Pos) /*!< 0x00008000 */
#define ADC_SMPR1_SMP5_1                 (0x10000UL    << ADC_SMPR1_Pos) /*!< 0x00010000 */
#define ADC_SMPR1_SMP5_2                 (0x20000UL    << ADC_SMPR1_Pos) /*!< 0x00020000 */
#define ADC_SMPR1_SMP6_0                 (0x40000UL    << ADC_SMPR1_Pos) /*!< 0x00040000 */
#define ADC_SMPR1_SMP6_1                 (0x80000UL    << ADC_SMPR1_Pos) /*!< 0x00080000 */
#define ADC_SMPR1_SMP6_2                 (0x100000UL   << ADC_SMPR1_Pos) /*!< 0x00100000 */
#define ADC_SMPR1_SMP7_0                 (0x200000UL   << ADC_SMPR1_Pos) /*!< 0x00200000 */
#define ADC_SMPR1_SMP7_1                 (0x400000UL   << ADC_SMPR1_Pos) /*!< 0x00400000 */
#define ADC_SMPR1_SMP7_2                 (0x800000UL   << ADC_SMPR1_Pos) /*!< 0x00800000 */
#define ADC_SMPR1_SMP8_0                 (0x1000000UL  << ADC_SMPR1_Pos) /*!< 0x01000000 */
#define ADC_SMPR1_SMP8_1                 (0x2000000UL  << ADC_SMPR1_Pos) /*!< 0x02000000 */
#define ADC_SMPR1_SMP8_2                 (0x4000000UL  << ADC_SMPR1_Pos) /*!< 0x04000000 */
#define ADC_SMPR1_SMP9_0                 (0x8000000UL  << ADC_SMPR1_Pos) /*!< 0x08000000 */
#define ADC_SMPR1_SMP9_1                 (0x10000000UL << ADC_SMPR1_Pos) /*!< 0x10000000 */
#define ADC_SMPR1_SMP9_2                 (0x20000000UL << ADC_SMPR1_Pos) /*!< 0x20000000 */
#define ADC_SMPR1_SMPLUS_0               (0x40000000UL << ADC_SMPR1_Pos) /*!< 0x40000000 */
#define ADC_SMPR1_SMPLUS_1               (0x80000000UL << ADC_SMPR1_Pos) /*!< 0x80000000 */
#define ADC_SMPR1_SMPLUS                 (0xC0000000UL << ADC_SMPR1_Pos) /*!< 0xC0000000 */


/****************  Bit definition for ADC_SMPR2 register  ****************/
#define ADC_SMPR2_Pos                    (0U)
#define ADC_SMPR2_Msk                    (0x7FFFFFFUL  << ADC_SMPR2_Pos)
#define ADC_SMPR2_SMP10_0                (0x1UL        << ADC_SMPR2_Pos) /*!< 0x00000001 */
#define ADC_SMPR2_SMP10_1                (0x2UL        << ADC_SMPR2_Pos) /*!< 0x00000002 */
#define ADC_SMPR2_SMP10_2                (0x4UL        << ADC_SMPR2_Pos) /*!< 0x00000004 */
#define ADC_SMPR2_SMP11_0                (0x8UL        << ADC_SMPR2_Pos) /*!< 0x00000008 */
#define ADC_SMPR2_SMP11_1                (0x10UL       << ADC_SMPR2_Pos) /*!< 0x00000010 */
#define ADC_SMPR2_SMP11_2                (0x20UL       << ADC_SMPR2_Pos) /*!< 0x00000020 */
#define ADC_SMPR2_SMP12_0                (0x40UL       << ADC_SMPR2_Pos) /*!< 0x00000040 */
#define ADC_SMPR2_SMP12_1                (0x80UL       << ADC_SMPR2_Pos) /*!< 0x00000080 */
#define ADC_SMPR2_SMP12_2                (0x100UL      << ADC_SMPR2_Pos) /*!< 0x00000100 */
#define ADC_SMPR2_SMP13_0                (0x200UL      << ADC_SMPR2_Pos) /*!< 0x00000200 */
#define ADC_SMPR2_SMP13_1                (0x400UL      << ADC_SMPR2_Pos) /*!< 0x00000400 */
#define ADC_SMPR2_SMP13_2                (0x800UL      << ADC_SMPR2_Pos) /*!< 0x00000800 */
#define ADC_SMPR2_SMP14_0                (0x1000UL     << ADC_SMPR2_Pos) /*!< 0x00001000 */
#define ADC_SMPR2_SMP14_1                (0x2000UL     << ADC_SMPR2_Pos) /*!< 0x00002000 */
#define ADC_SMPR2_SMP14_2                (0x4000UL     << ADC_SMPR2_Pos) /*!< 0x00004000 */
#define ADC_SMPR2_SMP15_0                (0x8000UL     << ADC_SMPR2_Pos) /*!< 0x00008000 */
#define ADC_SMPR2_SMP15_1                (0x10000UL    << ADC_SMPR2_Pos) /*!< 0x00010000 */
#define ADC_SMPR2_SMP15_2                (0x20000UL    << ADC_SMPR2_Pos) /*!< 0x00020000 */
#define ADC_SMPR2_SMP16_0                (0x40000UL    << ADC_SMPR2_Pos) /*!< 0x00040000 */
#define ADC_SMPR2_SMP16_1                (0x80000UL    << ADC_SMPR2_Pos) /*!< 0x00080000 */
#define ADC_SMPR2_SMP16_2                (0x100000UL   << ADC_SMPR2_Pos) /*!< 0x00100000 */
#define ADC_SMPR2_SMP17_0                (0x200000UL   << ADC_SMPR2_Pos) /*!< 0x00200000 */
#define ADC_SMPR2_SMP17_1                (0x400000UL   << ADC_SMPR2_Pos) /*!< 0x00400000 */
#define ADC_SMPR2_SMP17_2                (0x800000UL   << ADC_SMPR2_Pos) /*!< 0x00800000 */
#define ADC_SMPR2_SMP18_0                (0x1000000UL  << ADC_SMPR2_Pos) /*!< 0x01000000 */
#define ADC_SMPR2_SMP18_1                (0x2000000UL  << ADC_SMPR2_Pos) /*!< 0x02000000 */
#define ADC_SMPR2_SMP18_2                (0x4000000UL  << ADC_SMPR2_Pos) /*!< 0x04000000 */


/****************  Bit definition for ADC_SMPR3 register  ****************/
#define ADC_SMPR3_Pos                    (0U)
#define ADC_SMPR3_Msk                    (0x7FFFFFFUL  << ADC_SMPR2_Pos)
#define ADC_SMPR3_SMP19_0                (0x1UL        << ADC_SMPR2_Pos) /*!< 0x00000001 */
#define ADC_SMPR3_SMP19_1                (0x2UL        << ADC_SMPR2_Pos) /*!< 0x00000002 */
#define ADC_SMPR3_SMP19_2                (0x4UL        << ADC_SMPR2_Pos) /*!< 0x00000004 */
#define ADC_SMPR3_SMP20_0                (0x8UL        << ADC_SMPR2_Pos) /*!< 0x00000008 */
#define ADC_SMPR3_SMP20_1                (0x10UL       << ADC_SMPR2_Pos) /*!< 0x00000010 */
#define ADC_SMPR3_SMP20_2                (0x20UL       << ADC_SMPR2_Pos) /*!< 0x00000020 */
#define ADC_SMPR3_SMP21_0                (0x40UL       << ADC_SMPR2_Pos) /*!< 0x00000040 */
#define ADC_SMPR3_SMP21_1                (0x80UL       << ADC_SMPR2_Pos) /*!< 0x00000080 */
#define ADC_SMPR3_SMP21_2                (0x100UL      << ADC_SMPR2_Pos) /*!< 0x00000100 */





/****************  Bit definition for ADC_TR1 register  ****************/
#define ADC_TR1_Pos                      (0U)
#define ADC_TR1_Msk                      (0xFFF7FFFUL  << ADC_TR1_Pos)
#define ADC_TR1_LT1_0                    (0x1UL        << ADC_TR1_Pos) /*!< 0x00000001 */
#define ADC_TR1_LT1_1                    (0x2UL        << ADC_TR1_Pos) /*!< 0x00000002 */
#define ADC_TR1_LT1_2                    (0x4UL        << ADC_TR1_Pos) /*!< 0x00000004 */
#define ADC_TR1_LT1_3                    (0x8UL        << ADC_TR1_Pos) /*!< 0x00000008 */
#define ADC_TR1_LT1_4                    (0x10UL       << ADC_TR1_Pos) /*!< 0x00000010 */
#define ADC_TR1_LT1_5                    (0x20UL       << ADC_TR1_Pos) /*!< 0x00000020 */
#define ADC_TR1_LT1_6                    (0x40UL       << ADC_TR1_Pos) /*!< 0x00000040 */
#define ADC_TR1_LT1_7                    (0x80UL       << ADC_TR1_Pos) /*!< 0x00000080 */
#define ADC_TR1_LT1_8                    (0x100UL      << ADC_TR1_Pos) /*!< 0x00000100 */
#define ADC_TR1_LT1_9                    (0x200UL      << ADC_TR1_Pos) /*!< 0x00000200 */
#define ADC_TR1_LT1_10                   (0x400UL      << ADC_TR1_Pos) /*!< 0x00000400 */
#define ADC_TR1_LT1_11                   (0x800UL      << ADC_TR1_Pos) /*!< 0x00000800 */
#define ADC_TR1_LT1                      (0xFFFUL      << ADC_TR1_Pos) /*!< 0x00000FFF */
#define ADC_TR1_AWDFILT_0                (0x1000UL     << ADC_TR1_Pos) /*!< 0x00001000 */
#define ADC_TR1_AWDFILT_1                (0x2000UL     << ADC_TR1_Pos) /*!< 0x00002000 */
#define ADC_TR1_AWDFILT_2                (0x4000UL     << ADC_TR1_Pos) /*!< 0x00004000 */
#define ADC_TR1_AWDFILT                  (0x7000UL     << ADC_TR1_Pos) /*!< 0x00007000 */
#define ADC_TR1_HT1_0                    (0x10000UL    << ADC_TR1_Pos) /*!< 0x00010000 */
#define ADC_TR1_HT1_1                    (0x20000UL    << ADC_TR1_Pos) /*!< 0x00020000 */
#define ADC_TR1_HT1_2                    (0x40000UL    << ADC_TR1_Pos) /*!< 0x00040000 */
#define ADC_TR1_HT1_3                    (0x80000UL    << ADC_TR1_Pos) /*!< 0x00080000 */
#define ADC_TR1_HT1_4                    (0x100000UL   << ADC_TR1_Pos) /*!< 0x00100000 */
#define ADC_TR1_HT1_5                    (0x200000UL   << ADC_TR1_Pos) /*!< 0x00200000 */
#define ADC_TR1_HT1_6                    (0x400000UL   << ADC_TR1_Pos) /*!< 0x00400000 */
#define ADC_TR1_HT1_7                    (0x800000UL   << ADC_TR1_Pos) /*!< 0x00800000 */
#define ADC_TR1_HT1_8                    (0x1000000UL  << ADC_TR1_Pos) /*!< 0x01000000 */
#define ADC_TR1_HT1_9                    (0x2000000UL  << ADC_TR1_Pos) /*!< 0x02000000 */
#define ADC_TR1_HT1_10                   (0x4000000UL  << ADC_TR1_Pos) /*!< 0x04000000 */
#define ADC_TR1_HT1_11                   (0x8000000UL  << ADC_TR1_Pos) /*!< 0x08000000 */
#define ADC_TR1_HT1                      (0xFFF0000UL  << ADC_TR1_Pos) /*!< 0x0FFF0000 */


/****************  Bit definition for ADC_TR2 register  ****************/
#define ADC_TR2_Pos                      (0U)
#define ADC_TR2_Msk                      (0xFF00FFUL   << ADC_TR2_Pos)
#define ADC_TR2_LT2_0                    (0x1UL        << ADC_TR2_Pos) /*!< 0x00000001 */
#define ADC_TR2_LT2_1                    (0x2UL        << ADC_TR2_Pos) /*!< 0x00000002 */
#define ADC_TR2_LT2_2                    (0x4UL        << ADC_TR2_Pos) /*!< 0x00000004 */
#define ADC_TR2_LT2_3                    (0x8UL        << ADC_TR2_Pos) /*!< 0x00000008 */
#define ADC_TR2_LT2_4                    (0x10UL       << ADC_TR2_Pos) /*!< 0x00000010 */
#define ADC_TR2_LT2_5                    (0x20UL       << ADC_TR2_Pos) /*!< 0x00000020 */
#define ADC_TR2_LT2_6                    (0x40UL       << ADC_TR2_Pos) /*!< 0x00000040 */
#define ADC_TR2_LT2_7                    (0x80UL       << ADC_TR2_Pos) /*!< 0x00000080 */
#define ADC_TR2_LT2                      (0xFFUL       << ADC_TR2_Pos) /*!< 0x000000FF */
#define ADC_TR2_HT2_0                    (0x10000UL    << ADC_TR2_Pos) /*!< 0x00010000 */
#define ADC_TR2_HT2_1                    (0x20000UL    << ADC_TR2_Pos) /*!< 0x00020000 */
#define ADC_TR2_HT2_2                    (0x40000UL    << ADC_TR2_Pos) /*!< 0x00040000 */
#define ADC_TR2_HT2_3                    (0x80000UL    << ADC_TR2_Pos) /*!< 0x00080000 */
#define ADC_TR2_HT2_4                    (0x100000UL   << ADC_TR2_Pos) /*!< 0x00100000 */
#define ADC_TR2_HT2_5                    (0x200000UL   << ADC_TR2_Pos) /*!< 0x00200000 */
#define ADC_TR2_HT2_6                    (0x400000UL   << ADC_TR2_Pos) /*!< 0x00400000 */
#define ADC_TR2_HT2_7                    (0x800000UL   << ADC_TR2_Pos) /*!< 0x00800000 */
#define ADC_TR2_HT2                      (0xFF0000UL   << ADC_TR2_Pos) /*!< 0x00FF0000 */


/****************  Bit definition for ADC_TR3 register  ****************/
#define ADC_TR3_Pos                      (0U)
#define ADC_TR3_Msk                      (0xFF00FFUL   << ADC_TR3_Pos)
#define ADC_TR3_LT3_0                    (0x1UL        << ADC_TR3_Pos) /*!< 0x00000001 */
#define ADC_TR3_LT3_1                    (0x2UL        << ADC_TR3_Pos) /*!< 0x00000002 */
#define ADC_TR3_LT3_2                    (0x4UL        << ADC_TR3_Pos) /*!< 0x00000004 */
#define ADC_TR3_LT3_3                    (0x8UL        << ADC_TR3_Pos) /*!< 0x00000008 */
#define ADC_TR3_LT3_4                    (0x10UL       << ADC_TR3_Pos) /*!< 0x00000010 */
#define ADC_TR3_LT3_5                    (0x20UL       << ADC_TR3_Pos) /*!< 0x00000020 */
#define ADC_TR3_LT3_6                    (0x40UL       << ADC_TR3_Pos) /*!< 0x00000040 */
#define ADC_TR3_LT3_7                    (0x80UL       << ADC_TR3_Pos) /*!< 0x00000080 */
#define ADC_TR3_LT3                      (0xFFUL       << ADC_TR3_Pos) /*!< 0x000000FF */
#define ADC_TR3_HT3_0                    (0x10000UL    << ADC_TR3_Pos) /*!< 0x00010000 */
#define ADC_TR3_HT3_1                    (0x20000UL    << ADC_TR3_Pos) /*!< 0x00020000 */
#define ADC_TR3_HT3_2                    (0x40000UL    << ADC_TR3_Pos) /*!< 0x00040000 */
#define ADC_TR3_HT3_3                    (0x80000UL    << ADC_TR3_Pos) /*!< 0x00080000 */
#define ADC_TR3_HT3_4                    (0x100000UL   << ADC_TR3_Pos) /*!< 0x00100000 */
#define ADC_TR3_HT3_5                    (0x200000UL   << ADC_TR3_Pos) /*!< 0x00200000 */
#define ADC_TR3_HT3_6                    (0x400000UL   << ADC_TR3_Pos) /*!< 0x00400000 */
#define ADC_TR3_HT3_7                    (0x800000UL   << ADC_TR3_Pos) /*!< 0x00800000 */
#define ADC_TR3_HT3                      (0xFF0000UL   << ADC_TR3_Pos) /*!< 0x00FF0000 */


/****************  Bit definition for ADC_SQR1 register  ****************/
#define ADC_SQR1_Pos     (0U)
#define ADC_SQR1_Msk     (0x1F7DF7CFUL << ADC_SQR1_Pos)
#define ADC_SQR1_L       (0xF          << ADC_SQR1_Pos)
#define ADC_SQR1_L_0     (0x1UL        << ADC_SQR1_Pos) /*!< 0x00000001 */
#define ADC_SQR1_L_1     (0x2UL        << ADC_SQR1_Pos) /*!< 0x00000002 */
#define ADC_SQR1_L_2     (0x4UL        << ADC_SQR1_Pos) /*!< 0x00000004 */
#define ADC_SQR1_L_3     (0x8UL        << ADC_SQR1_Pos) /*!< 0x00000008 */
#define ADC_SQR1_SQ1_0   (0x40UL       << ADC_SQR1_Pos) /*!< 0x00000040 */
#define ADC_SQR1_SQ1_1   (0x80UL       << ADC_SQR1_Pos) /*!< 0x00000080 */
#define ADC_SQR1_SQ1_2   (0x100UL      << ADC_SQR1_Pos) /*!< 0x00000100 */
#define ADC_SQR1_SQ1_3   (0x200UL      << ADC_SQR1_Pos) /*!< 0x00000200 */
#define ADC_SQR1_SQ1_4   (0x400UL      << ADC_SQR1_Pos) /*!< 0x00000400 */
#define ADC_SQR1_SQ1     (0x7C0UL      << ADC_SQR1_Pos) /*!< 0x000007C0 */
#define ADC_SQR1_SQ2_0   (0x1000UL     << ADC_SQR1_Pos) /*!< 0x00001000 */
#define ADC_SQR1_SQ2_1   (0x2000UL     << ADC_SQR1_Pos) /*!< 0x00002000 */
#define ADC_SQR1_SQ2_2   (0x4000UL     << ADC_SQR1_Pos) /*!< 0x00004000 */
#define ADC_SQR1_SQ2_3   (0x8000UL     << ADC_SQR1_Pos) /*!< 0x00008000 */
#define ADC_SQR1_SQ2_4   (0x10000UL    << ADC_SQR1_Pos) /*!< 0x00010000 */
#define ADC_SQR1_SQ2     (0x1F000UL    << ADC_SQR1_Pos) /*!< 0x0001F000 */
#define ADC_SQR1_SQ3_0   (0x40000UL    << ADC_SQR1_Pos) /*!< 0x00040000 */
#define ADC_SQR1_SQ3_1   (0x80000UL    << ADC_SQR1_Pos) /*!< 0x00080000 */
#define ADC_SQR1_SQ3_2   (0x100000UL   << ADC_SQR1_Pos) /*!< 0x00100000 */
#define ADC_SQR1_SQ3_3   (0x200000UL   << ADC_SQR1_Pos) /*!< 0x00200000 */
#define ADC_SQR1_SQ3_4   (0x400000UL   << ADC_SQR1_Pos) /*!< 0x00400000 */
#define ADC_SQR1_SQ3     (0x7C0000UL   << ADC_SQR1_Pos) /*!< 0x007C0000 */
#define ADC_SQR1_SQ4_0   (0x1000000UL  << ADC_SQR1_Pos) /*!< 0x01000000 */
#define ADC_SQR1_SQ4_1   (0x2000000UL  << ADC_SQR1_Pos) /*!< 0x02000000 */
#define ADC_SQR1_SQ4_2   (0x4000000UL  << ADC_SQR1_Pos) /*!< 0x04000000 */
#define ADC_SQR1_SQ4_3   (0x8000000UL  << ADC_SQR1_Pos) /*!< 0x08000000 */
#define ADC_SQR1_SQ4_4   (0x10000000UL << ADC_SQR1_Pos) /*!< 0x10000000 */
#define ADC_SQR1_SQ4     (0x1F000000UL << ADC_SQR1_Pos) /*!< 0x1F000000 */


/****************  Bit definition for ADC_SQR2 register  ****************/
#define ADC_SQR2_Pos     (0U)
#define ADC_SQR2_Msk     (0xFFFFFFFFUL << ADC_SQR2_Pos)
#define ADC_SQR2_SQ5_0   (0x1UL        << ADC_SQR2_Pos) /*!< 0x00000001 */
#define ADC_SQR2_SQ5_1   (0x2UL        << ADC_SQR2_Pos) /*!< 0x00000002 */
#define ADC_SQR2_SQ5_2   (0x4UL        << ADC_SQR2_Pos) /*!< 0x00000004 */
#define ADC_SQR2_SQ5_3   (0x8UL        << ADC_SQR2_Pos) /*!< 0x00000008 */
#define ADC_SQR2_SQ5_4   (0x10UL       << ADC_SQR2_Pos) /*!< 0x00000040 */
#define ADC_SQR2_SQ6_0   (0x40UL       << ADC_SQR2_Pos) /*!< 0x00000040 */
#define ADC_SQR2_SQ6_1   (0x80UL       << ADC_SQR2_Pos) /*!< 0x00000080 */
#define ADC_SQR2_SQ6_2   (0x100UL      << ADC_SQR2_Pos) /*!< 0x00000100 */
#define ADC_SQR2_SQ6_3   (0x200UL      << ADC_SQR2_Pos) /*!< 0x00000200 */
#define ADC_SQR2_SQ6_4   (0x400UL      << ADC_SQR2_Pos) /*!< 0x00000400 */
#define ADC_SQR2_SQ7_0   (0x1000UL     << ADC_SQR2_Pos) /*!< 0x00001000 */
#define ADC_SQR2_SQ7_1   (0x2000UL     << ADC_SQR2_Pos) /*!< 0x00002000 */
#define ADC_SQR2_SQ7_2   (0x4000UL     << ADC_SQR2_Pos) /*!< 0x00004000 */
#define ADC_SQR2_SQ7_3   (0x8000UL     << ADC_SQR2_Pos) /*!< 0x00008000 */
#define ADC_SQR2_SQ7_4   (0x10000UL    << ADC_SQR2_Pos) /*!< 0x00010000 */
#define ADC_SQR2_SQ8_0   (0x40000UL    << ADC_SQR2_Pos) /*!< 0x00040000 */
#define ADC_SQR2_SQ8_1   (0x80000UL    << ADC_SQR2_Pos) /*!< 0x00080000 */
#define ADC_SQR2_SQ8_2   (0x100000UL   << ADC_SQR2_Pos) /*!< 0x00100000 */
#define ADC_SQR2_SQ8_3   (0x200000UL   << ADC_SQR2_Pos) /*!< 0x00200000 */
#define ADC_SQR2_SQ8_4   (0x400000UL   << ADC_SQR2_Pos) /*!< 0x00400000 */
#define ADC_SQR2_SQ9_0   (0x1000000UL  << ADC_SQR2_Pos) /*!< 0x01000000 */
#define ADC_SQR2_SQ9_1   (0x2000000UL  << ADC_SQR2_Pos) /*!< 0x02000000 */
#define ADC_SQR2_SQ9_2   (0x4000000UL  << ADC_SQR2_Pos) /*!< 0x04000000 */
#define ADC_SQR2_SQ9_3   (0x8000000UL  << ADC_SQR2_Pos) /*!< 0x08000000 */
#define ADC_SQR2_SQ9_4   (0x10000000UL << ADC_SQR2_Pos) /*!< 0x10000000 */


/****************  Bit definition for ADC_SQR3 register  ****************/
#define ADC_SQR3_Pos     (0U)
#define ADC_SQR3_Msk     (0xFFFFFFFFUL << ADC_SQR3_Pos)
#define ADC_SQR3_SQ10_0  (0x1UL        << ADC_SQR3_Pos) /*!< 0x00000001 */
#define ADC_SQR3_SQ10_1  (0x2UL        << ADC_SQR3_Pos) /*!< 0x00000002 */
#define ADC_SQR3_SQ10_2  (0x4UL        << ADC_SQR3_Pos) /*!< 0x00000004 */
#define ADC_SQR3_SQ10_3  (0x8UL        << ADC_SQR3_Pos) /*!< 0x00000008 */
#define ADC_SQR3_SQ10_4  (0x10UL       << ADC_SQR3_Pos) /*!< 0x00000040 */
#define ADC_SQR3_SQ11_0  (0x40UL       << ADC_SQR3_Pos) /*!< 0x00000040 */
#define ADC_SQR3_SQ11_1  (0x80UL       << ADC_SQR3_Pos) /*!< 0x00000080 */
#define ADC_SQR3_SQ11_2  (0x100UL      << ADC_SQR3_Pos) /*!< 0x00000100 */
#define ADC_SQR3_SQ11_3  (0x200UL      << ADC_SQR3_Pos) /*!< 0x00000200 */
#define ADC_SQR3_SQ11_4  (0x400UL      << ADC_SQR3_Pos) /*!< 0x00000400 */
#define ADC_SQR3_SQ12_0  (0x1000UL     << ADC_SQR3_Pos) /*!< 0x00001000 */
#define ADC_SQR3_SQ12_1  (0x2000UL     << ADC_SQR3_Pos) /*!< 0x00002000 */
#define ADC_SQR3_SQ12_2  (0x4000UL     << ADC_SQR3_Pos) /*!< 0x00004000 */
#define ADC_SQR3_SQ12_3  (0x8000UL     << ADC_SQR3_Pos) /*!< 0x00008000 */
#define ADC_SQR3_SQ12_4  (0x10000UL    << ADC_SQR3_Pos) /*!< 0x00010000 */
#define ADC_SQR3_SQ13_0  (0x40000UL    << ADC_SQR3_Pos) /*!< 0x00040000 */
#define ADC_SQR3_SQ13_1  (0x80000UL    << ADC_SQR3_Pos) /*!< 0x00080000 */
#define ADC_SQR3_SQ13_2  (0x100000UL   << ADC_SQR3_Pos) /*!< 0x00100000 */
#define ADC_SQR3_SQ13_3  (0x200000UL   << ADC_SQR3_Pos) /*!< 0x00200000 */
#define ADC_SQR3_SQ13_4  (0x400000UL   << ADC_SQR3_Pos) /*!< 0x00400000 */
#define ADC_SQR3_SQ14_0  (0x1000000UL  << ADC_SQR3_Pos) /*!< 0x01000000 */
#define ADC_SQR3_SQ14_1  (0x2000000UL  << ADC_SQR3_Pos) /*!< 0x02000000 */
#define ADC_SQR3_SQ14_2  (0x4000000UL  << ADC_SQR3_Pos) /*!< 0x04000000 */
#define ADC_SQR3_SQ14_3  (0x8000000UL  << ADC_SQR3_Pos) /*!< 0x08000000 */
#define ADC_SQR3_SQ14_4  (0x10000000UL << ADC_SQR3_Pos) /*!< 0x10000000 */


/****************  Bit definition for ADC_SQR4 register  ****************/
#define ADC_SQR4_Pos     (0U)
#define ADC_SQR4_Msk     (0xFFFFFFFFUL << ADC_SQR4_Pos)
#define ADC_SQR4_SQ15_0  (0x1UL        << ADC_SQR4_Pos) /*!< 0x00000001 */
#define ADC_SQR4_SQ15_1  (0x2UL        << ADC_SQR4_Pos) /*!< 0x00000002 */
#define ADC_SQR4_SQ15_2  (0x4UL        << ADC_SQR4_Pos) /*!< 0x00000004 */
#define ADC_SQR4_SQ15_3  (0x8UL        << ADC_SQR4_Pos) /*!< 0x00000008 */
#define ADC_SQR4_SQ15_4  (0x10UL       << ADC_SQR4_Pos) /*!< 0x00000040 */
#define ADC_SQR4_SQ16_0  (0x40UL       << ADC_SQR4_Pos) /*!< 0x00000040 */
#define ADC_SQR4_SQ16_1  (0x80UL       << ADC_SQR4_Pos) /*!< 0x00000080 */
#define ADC_SQR4_SQ16_2  (0x100UL      << ADC_SQR4_Pos) /*!< 0x00000100 */
#define ADC_SQR4_SQ16_3  (0x200UL      << ADC_SQR4_Pos) /*!< 0x00000200 */
#define ADC_SQR4_SQ16_4  (0x400UL      << ADC_SQR4_Pos) /*!< 0x00000400 */


/****************  Bit definition for ADC_DR register  ****************/
#define ADC_DR_Pos                     (0U)
#define ADC_DR_Msk                     (0xFFFFFFFFUL << ADC_DR_Pos)
#define ADC_DR_RDATA_0                 (0x1UL        << ADC_DR_Pos) /*!< 0x00000001 */
#define ADC_DR_RDATA_1                 (0x2UL        << ADC_DR_Pos) /*!< 0x00000002 */
#define ADC_DR_RDATA_2                 (0x4UL        << ADC_DR_Pos) /*!< 0x00000004 */
#define ADC_DR_RDATA_3                 (0x8UL        << ADC_DR_Pos) /*!< 0x00000008 */
#define ADC_DR_RDATA_4                 (0x10UL       << ADC_DR_Pos) /*!< 0x00000010 */
#define ADC_DR_RDATA_5                 (0x20UL       << ADC_DR_Pos) /*!< 0x00000020 */
#define ADC_DR_RDATA_6                 (0x40UL       << ADC_DR_Pos) /*!< 0x00000040 */
#define ADC_DR_RDATA_7                 (0x80UL       << ADC_DR_Pos) /*!< 0x00000080 */
#define ADC_DR_RDATA_8                 (0x100UL      << ADC_DR_Pos) /*!< 0x00000100 */
#define ADC_DR_RDATA_9                 (0x200UL      << ADC_DR_Pos) /*!< 0x00000200 */
#define ADC_DR_RDATA_10                (0x400UL      << ADC_DR_Pos) /*!< 0x00000400 */
#define ADC_DR_RDATA_11                (0x800UL      << ADC_DR_Pos) /*!< 0x00000800 */
#define ADC_DR_RDATA_12                (0x1000UL     << ADC_DR_Pos) /*!< 0x00001000 */
#define ADC_DR_RDATA_13                (0x2000UL     << ADC_DR_Pos) /*!< 0x00002000 */
#define ADC_DR_RDATA_14                (0x4000UL     << ADC_DR_Pos) /*!< 0x00004000 */
#define ADC_DR_RDATA_15                (0x8000UL     << ADC_DR_Pos) /*!< 0x00008000 */


/****************  Bit definition for ADC_JSQR register  ****************/
#define ADC_JSQR_Pos          (0U)
#define ADC_JSQR_Msk          (0xFFFFFFFFUL << ADC_JSQR_Pos)
#define ADC_JSQR_JL_0         (0x1UL        << ADC_JSQR_Pos) /*!< 0x00000001 */
#define ADC_JSQR_JL_1         (0x2UL        << ADC_JSQR_Pos) /*!< 0x00000002 */
#define ADC_JSQR_JL           (0x3UL        << ADC_JSQR_Pos) /*!< 0x00000003 */
#define ADC_JSQR_JEXTSEL_0    (0x4UL        << ADC_JSQR_Pos) /*!< 0x00000004 */
#define ADC_JSQR_JEXTSEL_1    (0x8UL        << ADC_JSQR_Pos) /*!< 0x00000008 */
#define ADC_JSQR_JEXTSEL_2    (0x10UL       << ADC_JSQR_Pos) /*!< 0x00000010 */
#define ADC_JSQR_JEXTSEL_3    (0x20UL       << ADC_JSQR_Pos) /*!< 0x00000020 */
#define ADC_JSQR_JEXTSEL_4    (0x40UL       << ADC_JSQR_Pos) /*!< 0x00000040 */
#define ADC_JSQR_JEXTSEL      (0x7C0UL      << ADC_JSQR_Pos) /*!< 0x0000007C */
#define ADC_JSQR_JEXTEN_0     (0x80UL       << ADC_JSQR_Pos) /*!< 0x00000080 */
#define ADC_JSQR_JEXTEN_1     (0x100UL      << ADC_JSQR_Pos) /*!< 0x00000100 */
#define ADC_JSQR_JEXTEN       (0x180UL      << ADC_JSQR_Pos) /*!< 0x00000180 */
#define ADC_JSQR_JSQ1_0       (0x200UL      << ADC_JSQR_Pos) /*!< 0x00000200 */
#define ADC_JSQR_JSQ1_1       (0x400UL      << ADC_JSQR_Pos) /*!< 0x00000400 */
#define ADC_JSQR_JSQ1_2       (0x800UL      << ADC_JSQR_Pos) /*!< 0x00000800 */
#define ADC_JSQR_JSQ1_3       (0x1000UL     << ADC_JSQR_Pos) /*!< 0x00001000 */
#define ADC_JSQR_JSQ1_4       (0x2000UL     << ADC_JSQR_Pos) /*!< 0x00002000 */
#define ADC_JSQR_JSQ2_0       (0x8000UL     << ADC_JSQR_Pos) /*!< 0x00008000 */
#define ADC_JSQR_JSQ2_1       (0x10000UL    << ADC_JSQR_Pos) /*!< 0x00010000 */
#define ADC_JSQR_JSQ2_2       (0x20000UL    << ADC_JSQR_Pos) /*!< 0x00020000 */
#define ADC_JSQR_JSQ2_3       (0x40000UL    << ADC_JSQR_Pos) /*!< 0x00040000 */
#define ADC_JSQR_JSQ2_4       (0x80000UL    << ADC_JSQR_Pos) /*!< 0x00080000 */
#define ADC_JSQR_JSQ3_0       (0x200000UL   << ADC_JSQR_Pos) /*!< 0x00200000 */
#define ADC_JSQR_JSQ3_1       (0x400000UL   << ADC_JSQR_Pos) /*!< 0x00400000 */
#define ADC_JSQR_JSQ3_2       (0x800000UL   << ADC_JSQR_Pos) /*!< 0x00800000 */
#define ADC_JSQR_JSQ3_3       (0x1000000UL  << ADC_JSQR_Pos) /*!< 0x01000000 */
#define ADC_JSQR_JSQ3_4       (0x2000000UL  << ADC_JSQR_Pos) /*!< 0x02000000 */
#define ADC_JSQR_JSQ4_0       (0x8000000UL  << ADC_JSQR_Pos) /*!< 0x08000000 */
#define ADC_JSQR_JSQ4_1       (0x10000000UL << ADC_JSQR_Pos) /*!< 0x10000000 */
#define ADC_JSQR_JSQ4_2       (0x20000000UL << ADC_JSQR_Pos) /*!< 0x20000000 */
#define ADC_JSQR_JSQ4_3       (0x40000000UL << ADC_JSQR_Pos) /*!< 0x40000000 */
#define ADC_JSQR_JSQ4_4       (0x80000000UL << ADC_JSQR_Pos) /*!< 0x80000000 */


/****************  Bit definition for ADC_OFR1 register  ****************/
#define ADC_OFR1_Pos            (0U)
#define ADC_OFR1_Msk            (0xFFFFFFFFUL << ADC_OFR1_Pos)
#define ADC_OFR1_OFFSET_0       (0x1UL        << ADC_OFR1_Pos) /*!< 0x00000001 */
#define ADC_OFR1_OFFSET_1       (0x2UL        << ADC_OFR1_Pos) /*!< 0x00000002 */
#define ADC_OFR1_OFFSET_2       (0x4UL        << ADC_OFR1_Pos) /*!< 0x00000004 */
#define ADC_OFR1_OFFSET_3       (0x8UL        << ADC_OFR1_Pos) /*!< 0x00000008 */
#define ADC_OFR1_OFFSET_4       (0x10UL       << ADC_OFR1_Pos) /*!< 0x00000010 */
#define ADC_OFR1_OFFSET_5       (0x20UL       << ADC_OFR1_Pos) /*!< 0x00000020 */
#define ADC_OFR1_OFFSET_6       (0x40UL       << ADC_OFR1_Pos) /*!< 0x00000040 */
#define ADC_OFR1_OFFSET_7       (0x80UL       << ADC_OFR1_Pos) /*!< 0x00000080 */
#define ADC_OFR1_OFFSET_8       (0x100UL      << ADC_OFR1_Pos) /*!< 0x00000100 */
#define ADC_OFR1_OFFSET_9       (0x200UL      << ADC_OFR1_Pos) /*!< 0x00000200 */
#define ADC_OFR1_OFFSET_10      (0x400UL      << ADC_OFR1_Pos) /*!< 0x00000400 */
#define ADC_OFR1_OFFSET_11      (0x800UL      << ADC_OFR1_Pos) /*!< 0x00000800 */
#define ADC_OFR1_OFFSET         (0xFFFUL      << ADC_OFR1_Pos) /*!< 0x00000FFF */
#define ADC_OFR1_OFFSETPOS      (0x1000000UL  << ADC_OFR1_Pos) /*!< 0x01000000 */
#define ADC_OFR1_SATEN          (0x2000000UL  << ADC_OFR1_Pos) /*!< 0x02000000 */
#define ADC_OFR1_OFFSET_CH_0    (0x4000000UL  << ADC_OFR1_Pos) /*!< 0x04000000 */
#define ADC_OFR1_OFFSET_CH_1    (0x8000000UL  << ADC_OFR1_Pos) /*!< 0x08000000 */
#define ADC_OFR1_OFFSET_CH_2    (0x10000000UL << ADC_OFR1_Pos) /*!< 0x10000000 */
#define ADC_OFR1_OFFSET_CH_3    (0x20000000UL << ADC_OFR1_Pos) /*!< 0x20000000 */
#define ADC_OFR1_OFFSET_CH_4    (0x40000000UL << ADC_OFR1_Pos) /*!< 0x40000000 */
#define ADC_OFR1_OFFSET_EN      (0x80000000UL << ADC_OFR1_Pos) /*!< 0x80000000 */


/****************  Bit definition for ADC_OFR2 register  ****************/
#define ADC_OFR2_Pos            (0U)
#define ADC_OFR2_Msk            (0xFFFFFFFFUL << ADC_OFR2_Pos)
#define ADC_OFR2_OFFSET_0       (0x1UL        << ADC_OFR2_Pos) /*!< 0x00000001 */
#define ADC_OFR2_OFFSET_1       (0x2UL        << ADC_OFR2_Pos) /*!< 0x00000002 */
#define ADC_OFR2_OFFSET_2       (0x4UL        << ADC_OFR2_Pos) /*!< 0x00000004 */
#define ADC_OFR2_OFFSET_3       (0x8UL        << ADC_OFR2_Pos) /*!< 0x00000008 */
#define ADC_OFR2_OFFSET_4       (0x10UL       << ADC_OFR2_Pos) /*!< 0x00000010 */
#define ADC_OFR2_OFFSET_5       (0x20UL       << ADC_OFR2_Pos) /*!< 0x00000020 */
#define ADC_OFR2_OFFSET_6       (0x40UL       << ADC_OFR2_Pos) /*!< 0x00000040 */
#define ADC_OFR2_OFFSET_7       (0x80UL       << ADC_OFR2_Pos) /*!< 0x00000080 */
#define ADC_OFR2_OFFSET_8       (0x100UL      << ADC_OFR2_Pos) /*!< 0x00000100 */
#define ADC_OFR2_OFFSET_9       (0x200UL      << ADC_OFR2_Pos) /*!< 0x00000200 */
#define ADC_OFR2_OFFSET_10      (0x400UL      << ADC_OFR2_Pos) /*!< 0x00000400 */
#define ADC_OFR2_OFFSET_11      (0x800UL      << ADC_OFR2_Pos) /*!< 0x00000800 */
#define ADC_OFR2_OFFSET         (0xFFFUL      << ADC_OFR2_Pos) /*!< 0x00000FFF */
#define ADC_OFR2_OFFSETPOS      (0x1000000UL  << ADC_OFR2_Pos) /*!< 0x01000000 */
#define ADC_OFR2_SATEN          (0x2000000UL  << ADC_OFR2_Pos) /*!< 0x02000000 */
#define ADC_OFR2_OFFSET_CH_0    (0x4000000UL  << ADC_OFR2_Pos) /*!< 0x04000000 */
#define ADC_OFR2_OFFSET_CH_1    (0x8000000UL  << ADC_OFR2_Pos) /*!< 0x08000000 */
#define ADC_OFR2_OFFSET_CH_2    (0x10000000UL << ADC_OFR2_Pos) /*!< 0x10000000 */
#define ADC_OFR2_OFFSET_CH_3    (0x20000000UL << ADC_OFR2_Pos) /*!< 0x20000000 */
#define ADC_OFR2_OFFSET_CH_4    (0x40000000UL << ADC_OFR2_Pos) /*!< 0x40000000 */
#define ADC_OFR2_OFFSET_EN      (0x80000000UL << ADC_OFR2_Pos) /*!< 0x80000000 */



/****************  Bit definition for ADC_OFR3 register  ****************/
#define ADC_OFR3_Pos            (0U)
#define ADC_OFR3_Msk            (0xFFFFFFFFUL << ADC_OFR3_Pos)
#define ADC_OFR3_OFFSET_0       (0x1UL        << ADC_OFR3_Pos) /*!< 0x00000001 */
#define ADC_OFR3_OFFSET_1       (0x2UL        << ADC_OFR3_Pos) /*!< 0x00000002 */
#define ADC_OFR3_OFFSET_2       (0x4UL        << ADC_OFR3_Pos) /*!< 0x00000004 */
#define ADC_OFR3_OFFSET_3       (0x8UL        << ADC_OFR3_Pos) /*!< 0x00000008 */
#define ADC_OFR3_OFFSET_4       (0x10UL       << ADC_OFR3_Pos) /*!< 0x00000010 */
#define ADC_OFR3_OFFSET_5       (0x20UL       << ADC_OFR3_Pos) /*!< 0x00000020 */
#define ADC_OFR3_OFFSET_6       (0x40UL       << ADC_OFR3_Pos) /*!< 0x00000040 */
#define ADC_OFR3_OFFSET_7       (0x80UL       << ADC_OFR3_Pos) /*!< 0x00000080 */
#define ADC_OFR3_OFFSET_8       (0x100UL      << ADC_OFR3_Pos) /*!< 0x00000100 */
#define ADC_OFR3_OFFSET_9       (0x200UL      << ADC_OFR3_Pos) /*!< 0x00000200 */
#define ADC_OFR3_OFFSET_10      (0x400UL      << ADC_OFR3_Pos) /*!< 0x00000400 */
#define ADC_OFR3_OFFSET_11      (0x800UL      << ADC_OFR3_Pos) /*!< 0x00000800 */
#define ADC_OFR3_OFFSET         (0xFFFUL      << ADC_OFR3_Pos) /*!< 0x00000FFF */
#define ADC_OFR3_OFFSETPOS      (0x1000000UL  << ADC_OFR3_Pos) /*!< 0x01000000 */
#define ADC_OFR3_SATEN          (0x2000000UL  << ADC_OFR3_Pos) /*!< 0x02000000 */
#define ADC_OFR3_OFFSET_CH_0    (0x4000000UL  << ADC_OFR3_Pos) /*!< 0x04000000 */
#define ADC_OFR3_OFFSET_CH_1    (0x8000000UL  << ADC_OFR3_Pos) /*!< 0x08000000 */
#define ADC_OFR3_OFFSET_CH_2    (0x10000000UL << ADC_OFR3_Pos) /*!< 0x10000000 */
#define ADC_OFR3_OFFSET_CH_3    (0x20000000UL << ADC_OFR3_Pos) /*!< 0x20000000 */
#define ADC_OFR3_OFFSET_CH_4    (0x40000000UL << ADC_OFR3_Pos) /*!< 0x40000000 */
#define ADC_OFR3_OFFSET_EN      (0x80000000UL << ADC_OFR3_Pos) /*!< 0x80000000 */


/****************  Bit definition for ADC_OFR4 register  ****************/
#define ADC_OFR4_Pos            (0U)
#define ADC_OFR4_Msk            (0xFFFFFFFFUL << ADC_OFR4_Pos)
#define ADC_OFR4_OFFSET_0       (0x1UL        << ADC_OFR4_Pos) /*!< 0x00000001 */
#define ADC_OFR4_OFFSET_1       (0x2UL        << ADC_OFR4_Pos) /*!< 0x00000002 */
#define ADC_OFR4_OFFSET_2       (0x4UL        << ADC_OFR4_Pos) /*!< 0x00000004 */
#define ADC_OFR4_OFFSET_3       (0x8UL        << ADC_OFR4_Pos) /*!< 0x00000008 */
#define ADC_OFR4_OFFSET_4       (0x10UL       << ADC_OFR4_Pos) /*!< 0x00000010 */
#define ADC_OFR4_OFFSET_5       (0x20UL       << ADC_OFR4_Pos) /*!< 0x00000020 */
#define ADC_OFR4_OFFSET_6       (0x40UL       << ADC_OFR4_Pos) /*!< 0x00000040 */
#define ADC_OFR4_OFFSET_7       (0x80UL       << ADC_OFR4_Pos) /*!< 0x00000080 */
#define ADC_OFR4_OFFSET_8       (0x100UL      << ADC_OFR4_Pos) /*!< 0x00000100 */
#define ADC_OFR4_OFFSET_9       (0x200UL      << ADC_OFR4_Pos) /*!< 0x00000200 */
#define ADC_OFR4_OFFSET_10      (0x400UL      << ADC_OFR4_Pos) /*!< 0x00000400 */
#define ADC_OFR4_OFFSET_11      (0x800UL      << ADC_OFR4_Pos) /*!< 0x00000800 */
#define ADC_OFR4_OFFSET         (0xFFFUL      << ADC_OFR4_Pos) /*!< 0x00000FFF */
#define ADC_OFR4_OFFSETPOS      (0x1000000UL  << ADC_OFR4_Pos) /*!< 0x01000000 */
#define ADC_OFR4_SATEN          (0x2000000UL  << ADC_OFR4_Pos) /*!< 0x02000000 */
#define ADC_OFR4_OFFSET_CH_0    (0x4000000UL  << ADC_OFR4_Pos) /*!< 0x04000000 */
#define ADC_OFR4_OFFSET_CH_1    (0x8000000UL  << ADC_OFR4_Pos) /*!< 0x08000000 */
#define ADC_OFR4_OFFSET_CH_2    (0x10000000UL << ADC_OFR4_Pos) /*!< 0x10000000 */
#define ADC_OFR4_OFFSET_CH_3    (0x20000000UL << ADC_OFR4_Pos) /*!< 0x20000000 */
#define ADC_OFR4_OFFSET_CH_4    (0x40000000UL << ADC_OFR4_Pos) /*!< 0x40000000 */
#define ADC_OFR4_OFFSET_EN      (0x80000000UL << ADC_OFR4_Pos) /*!< 0x80000000 */


/****************  Bit definition for ADC_JDR1 register  ****************/
#define ADC_JDR1_Pos                     (0U)
#define ADC_JDR1_Msk                     (0xDFFFFFFFUL << ADC_JDR1_Pos)
#define ADC_JDR1_JDATA_0                 (0x1UL        << ADC_JDR1_Pos) /*!< 0x00000001 */
#define ADC_JDR1_JDATA_1                 (0x2UL        << ADC_JDR1_Pos) /*!< 0x00000002 */
#define ADC_JDR1_JDATA_2                 (0x4UL        << ADC_JDR1_Pos) /*!< 0x00000004 */
#define ADC_JDR1_JDATA_3                 (0x8UL        << ADC_JDR1_Pos) /*!< 0x00000008 */
#define ADC_JDR1_JDATA_4                 (0x10UL       << ADC_JDR1_Pos) /*!< 0x00000010 */
#define ADC_JDR1_JDATA_5                 (0x20UL       << ADC_JDR1_Pos) /*!< 0x00000020 */
#define ADC_JDR1_JDATA_6                 (0x40UL       << ADC_JDR1_Pos) /*!< 0x00000040 */
#define ADC_JDR1_JDATA_7                 (0x80UL       << ADC_JDR1_Pos) /*!< 0x00000080 */
#define ADC_JDR1_JDATA_8                 (0x100UL      << ADC_JDR1_Pos) /*!< 0x00000100 */
#define ADC_JDR1_JDATA_9                 (0x200UL      << ADC_JDR1_Pos) /*!< 0x00000200 */
#define ADC_JDR1_JDATA_10                (0x400UL      << ADC_JDR1_Pos) /*!< 0x00000400 */
#define ADC_JDR1_JDATA_11                (0x800UL      << ADC_JDR1_Pos) /*!< 0x00000800 */
#define ADC_JDR1_JDATA_12                (0x1000UL     << ADC_JDR1_Pos) /*!< 0x00001000 */
#define ADC_JDR1_JDATA_13                (0x2000UL     << ADC_JDR1_Pos) /*!< 0x00002000 */
#define ADC_JDR1_JDATA_14                (0x4000UL     << ADC_JDR1_Pos) /*!< 0x00004000 */
#define ADC_JDR1_JDATA_15                (0x8000UL     << ADC_JDR1_Pos) /*!< 0x00008000 */


/****************  Bit definition for ADC_JDR2 register  ****************/
#define ADC_JDR2_Pos                     (0U)
#define ADC_JDR2_Msk                     (0xDFFFFFFFUL << ADC_JDR2_Pos)
#define ADC_JDR2_JDATA_0                 (0x1UL        << ADC_JDR2_Pos) /*!< 0x00000001 */
#define ADC_JDR2_JDATA_1                 (0x2UL        << ADC_JDR2_Pos) /*!< 0x00000002 */
#define ADC_JDR2_JDATA_2                 (0x4UL        << ADC_JDR2_Pos) /*!< 0x00000004 */
#define ADC_JDR2_JDATA_3                 (0x8UL        << ADC_JDR2_Pos) /*!< 0x00000008 */
#define ADC_JDR2_JDATA_4                 (0x10UL       << ADC_JDR2_Pos) /*!< 0x00000010 */
#define ADC_JDR2_JDATA_5                 (0x20UL       << ADC_JDR2_Pos) /*!< 0x00000020 */
#define ADC_JDR2_JDATA_6                 (0x40UL       << ADC_JDR2_Pos) /*!< 0x00000040 */
#define ADC_JDR2_JDATA_7                 (0x80UL       << ADC_JDR2_Pos) /*!< 0x00000080 */
#define ADC_JDR2_JDATA_8                 (0x100UL      << ADC_JDR2_Pos) /*!< 0x00000100 */
#define ADC_JDR2_JDATA_9                 (0x200UL      << ADC_JDR2_Pos) /*!< 0x00000200 */
#define ADC_JDR2_JDATA_10                (0x400UL      << ADC_JDR2_Pos) /*!< 0x00000400 */
#define ADC_JDR2_JDATA_11                (0x800UL      << ADC_JDR2_Pos) /*!< 0x00000800 */
#define ADC_JDR2_JDATA_12                (0x1000UL     << ADC_JDR2_Pos) /*!< 0x00001000 */
#define ADC_JDR2_JDATA_13                (0x2000UL     << ADC_JDR2_Pos) /*!< 0x00002000 */
#define ADC_JDR2_JDATA_14                (0x4000UL     << ADC_JDR2_Pos) /*!< 0x00004000 */
#define ADC_JDR2_JDATA_15                (0x8000UL     << ADC_JDR2_Pos) /*!< 0x00008000 */


/****************  Bit definition for ADC_JDR2 register  ****************/
#define ADC_JDR3_Pos                     (0U)
#define ADC_JDR3_Msk                     (0xDFFFFFFFUL << ADC_JDR3_Pos)
#define ADC_JDR3_JDATA_0                 (0x1UL        << ADC_JDR3_Pos) /*!< 0x00000001 */
#define ADC_JDR3_JDATA_1                 (0x2UL        << ADC_JDR3_Pos) /*!< 0x00000002 */
#define ADC_JDR3_JDATA_2                 (0x4UL        << ADC_JDR3_Pos) /*!< 0x00000004 */
#define ADC_JDR3_JDATA_3                 (0x8UL        << ADC_JDR3_Pos) /*!< 0x00000008 */
#define ADC_JDR3_JDATA_4                 (0x10UL       << ADC_JDR3_Pos) /*!< 0x00000010 */
#define ADC_JDR3_JDATA_5                 (0x20UL       << ADC_JDR3_Pos) /*!< 0x00000020 */
#define ADC_JDR3_JDATA_6                 (0x40UL       << ADC_JDR3_Pos) /*!< 0x00000040 */
#define ADC_JDR3_JDATA_7                 (0x80UL       << ADC_JDR3_Pos) /*!< 0x00000080 */
#define ADC_JDR3_JDATA_8                 (0x100UL      << ADC_JDR3_Pos) /*!< 0x00000100 */
#define ADC_JDR3_JDATA_9                 (0x200UL      << ADC_JDR3_Pos) /*!< 0x00000200 */
#define ADC_JDR3_JDATA_10                (0x400UL      << ADC_JDR3_Pos) /*!< 0x00000400 */
#define ADC_JDR3_JDATA_11                (0x800UL      << ADC_JDR3_Pos) /*!< 0x00000800 */
#define ADC_JDR3_JDATA_12                (0x1000UL     << ADC_JDR3_Pos) /*!< 0x00001000 */
#define ADC_JDR3_JDATA_13                (0x2000UL     << ADC_JDR3_Pos) /*!< 0x00002000 */
#define ADC_JDR3_JDATA_14                (0x4000UL     << ADC_JDR3_Pos) /*!< 0x00004000 */
#define ADC_JDR3_JDATA_15                (0x8000UL     << ADC_JDR3_Pos) /*!< 0x00008000 */


/****************  Bit definition for ADC_JDR4 register  ****************/
#define ADC_JDR4_Pos                     (0U)
#define ADC_JDR4_Msk                     (0xDFFFFFFFUL << ADC_JDR4_Pos)
#define ADC_JDR4_JDATA_0                 (0x1UL        << ADC_JDR4_Pos) /*!< 0x00000001 */
#define ADC_JDR4_JDATA_1                 (0x2UL        << ADC_JDR4_Pos) /*!< 0x00000002 */
#define ADC_JDR4_JDATA_2                 (0x4UL        << ADC_JDR4_Pos) /*!< 0x00000004 */
#define ADC_JDR4_JDATA_3                 (0x8UL        << ADC_JDR4_Pos) /*!< 0x00000008 */
#define ADC_JDR4_JDATA_4                 (0x10UL       << ADC_JDR4_Pos) /*!< 0x00000010 */
#define ADC_JDR4_JDATA_5                 (0x20UL       << ADC_JDR4_Pos) /*!< 0x00000020 */
#define ADC_JDR4_JDATA_6                 (0x40UL       << ADC_JDR4_Pos) /*!< 0x00000040 */
#define ADC_JDR4_JDATA_7                 (0x80UL       << ADC_JDR4_Pos) /*!< 0x00000080 */
#define ADC_JDR4_JDATA_8                 (0x100UL      << ADC_JDR4_Pos) /*!< 0x00000100 */
#define ADC_JDR4_JDATA_9                 (0x200UL      << ADC_JDR4_Pos) /*!< 0x00000200 */
#define ADC_JDR4_JDATA_10                (0x400UL      << ADC_JDR4_Pos) /*!< 0x00000400 */
#define ADC_JDR4_JDATA_11                (0x800UL      << ADC_JDR4_Pos) /*!< 0x00000800 */
#define ADC_JDR4_JDATA_12                (0x1000UL     << ADC_JDR4_Pos) /*!< 0x00001000 */
#define ADC_JDR4_JDATA_13                (0x2000UL     << ADC_JDR4_Pos) /*!< 0x00002000 */
#define ADC_JDR4_JDATA_14                (0x4000UL     << ADC_JDR4_Pos) /*!< 0x00004000 */
#define ADC_JDR4_JDATA_15                (0x8000UL     << ADC_JDR4_Pos) /*!< 0x00008000 */


/****************  Bit definition for ADC_AWD2CR register  ****************/
#define ADC_AWD2CR_Pos          (0U)
#define ADC_AWD2CR_Msk          (0xFFFFFFFFUL << ADC_AWD2CR_Pos)
#define ADC_AWD2CR_AWD2CH_0     (0x1UL        << ADC_AWD2CR_Pos) /*!< 0x00000001 */
#define ADC_AWD2CR_AWD2CH_1     (0x2UL        << ADC_AWD2CR_Pos) /*!< 0x00000002 */
#define ADC_AWD2CR_AWD2CH_2     (0x4UL        << ADC_AWD2CR_Pos) /*!< 0x00000004 */
#define ADC_AWD2CR_AWD2CH_3     (0x8UL        << ADC_AWD2CR_Pos) /*!< 0x00000008 */
#define ADC_AWD2CR_AWD2CH_4     (0x10UL       << ADC_AWD2CR_Pos) /*!< 0x00000010 */
#define ADC_AWD2CR_AWD2CH_5     (0x20UL       << ADC_AWD2CR_Pos) /*!< 0x00000020 */
#define ADC_AWD2CR_AWD2CH_6     (0x40UL       << ADC_AWD2CR_Pos) /*!< 0x00000040 */
#define ADC_AWD2CR_AWD2CH_7     (0x80UL       << ADC_AWD2CR_Pos) /*!< 0x00000080 */
#define ADC_AWD2CR_AWD2CH_8     (0x100UL      << ADC_AWD2CR_Pos) /*!< 0x00000100 */
#define ADC_AWD2CR_AWD2CH_9     (0x200UL      << ADC_AWD2CR_Pos) /*!< 0x00000200 */
#define ADC_AWD2CR_AWD2CH_10    (0x400UL      << ADC_AWD2CR_Pos) /*!< 0x00000400 */
#define ADC_AWD2CR_AWD2CH_11    (0x800UL      << ADC_AWD2CR_Pos) /*!< 0x00000800 */
#define ADC_AWD2CR_AWD2CH_12    (0x1000UL     << ADC_AWD2CR_Pos) /*!< 0x00001000 */
#define ADC_AWD2CR_AWD2CH_13    (0x2000UL     << ADC_AWD2CR_Pos) /*!< 0x00002000 */
#define ADC_AWD2CR_AWD2CH_14    (0x4000UL     << ADC_AWD2CR_Pos) /*!< 0x00004000 */
#define ADC_AWD2CR_AWD2CH_15    (0x8000UL     << ADC_AWD2CR_Pos) /*!< 0x00008000 */
#define ADC_AWD2CR_AWD2CH_16    (0x10000UL    << ADC_AWD2CR_Pos) /*!< 0x00010000 */
#define ADC_AWD2CR_AWD2CH_17    (0x20000UL    << ADC_AWD2CR_Pos) /*!< 0x00020000 */
#define ADC_AWD2CR_AWD2CH_18    (0x40000UL    << ADC_AWD2CR_Pos) /*!< 0x00040000 */


/****************  Bit definition for ADC_AWD3CR register  ****************/
#define ADC_AWD3CR_Pos          (0U)
#define ADC_AWD3CR_Msk          (0xFFFFFFFFUL << ADC_AWD3CR_Pos)
#define ADC_AWD3CR_AWD3CH_0     (0x1UL        << ADC_AWD3CR_Pos) /*!< 0x00000001 */
#define ADC_AWD3CR_AWD3CH_1     (0x2UL        << ADC_AWD3CR_Pos) /*!< 0x00000002 */
#define ADC_AWD3CR_AWD3CH_2     (0x4UL        << ADC_AWD3CR_Pos) /*!< 0x00000004 */
#define ADC_AWD3CR_AWD3CH_3     (0x8UL        << ADC_AWD3CR_Pos) /*!< 0x00000008 */
#define ADC_AWD3CR_AWD3CH_4     (0x10UL       << ADC_AWD3CR_Pos) /*!< 0x00000010 */
#define ADC_AWD3CR_AWD3CH_5     (0x20UL       << ADC_AWD3CR_Pos) /*!< 0x00000020 */
#define ADC_AWD3CR_AWD3CH_6     (0x40UL       << ADC_AWD3CR_Pos) /*!< 0x00000040 */
#define ADC_AWD3CR_AWD3CH_7     (0x80UL       << ADC_AWD3CR_Pos) /*!< 0x00000080 */
#define ADC_AWD3CR_AWD3CH_8     (0x100UL      << ADC_AWD3CR_Pos) /*!< 0x00000100 */
#define ADC_AWD3CR_AWD3CH_9     (0x200UL      << ADC_AWD3CR_Pos) /*!< 0x00000200 */
#define ADC_AWD3CR_AWD3CH_10    (0x400UL      << ADC_AWD3CR_Pos) /*!< 0x00000400 */
#define ADC_AWD3CR_AWD3CH_11    (0x800UL      << ADC_AWD3CR_Pos) /*!< 0x00000800 */
#define ADC_AWD3CR_AWD3CH_12    (0x1000UL     << ADC_AWD3CR_Pos) /*!< 0x00001000 */
#define ADC_AWD3CR_AWD3CH_13    (0x2000UL     << ADC_AWD3CR_Pos) /*!< 0x00002000 */
#define ADC_AWD3CR_AWD3CH_14    (0x4000UL     << ADC_AWD3CR_Pos) /*!< 0x00004000 */
#define ADC_AWD3CR_AWD3CH_15    (0x8000UL     << ADC_AWD3CR_Pos) /*!< 0x00008000 */
#define ADC_AWD3CR_AWD3CH_16    (0x10000UL    << ADC_AWD3CR_Pos) /*!< 0x00010000 */
#define ADC_AWD3CR_AWD3CH_17    (0x20000UL    << ADC_AWD3CR_Pos) /*!< 0x00020000 */
#define ADC_AWD3CR_AWD3CH_18    (0x40000UL    << ADC_AWD3CR_Pos) /*!< 0x00040000 */


/****************  Bit definition for ADC_DIFSEL register  ****************/
#define ADC_DIFSEL_Pos  (0U)
#define ADC_DIFSEL_Msk  (0xFFFFFFFFUL << ADC_DIFSEL_Pos)
#define ADC_DIFSEL_0    (0x1UL        << ADC_DIFSEL_Pos) /*!< 0x00000001 */
#define ADC_DIFSEL_1    (0x2UL        << ADC_DIFSEL_Pos) /*!< 0x00000002 */
#define ADC_DIFSEL_2    (0x4UL        << ADC_DIFSEL_Pos) /*!< 0x00000004 */
#define ADC_DIFSEL_3    (0x8UL        << ADC_DIFSEL_Pos) /*!< 0x00000008 */
#define ADC_DIFSEL_4    (0x10UL       << ADC_DIFSEL_Pos) /*!< 0x00000010 */
#define ADC_DIFSEL_5    (0x20UL       << ADC_DIFSEL_Pos) /*!< 0x00000020 */
#define ADC_DIFSEL_6    (0x40UL       << ADC_DIFSEL_Pos) /*!< 0x00000040 */
#define ADC_DIFSEL_7    (0x80UL       << ADC_DIFSEL_Pos) /*!< 0x00000080 */
#define ADC_DIFSEL_8    (0x100UL      << ADC_DIFSEL_Pos) /*!< 0x00000100 */
#define ADC_DIFSEL_9    (0x200UL      << ADC_DIFSEL_Pos) /*!< 0x00000200 */
#define ADC_DIFSEL_10   (0x400UL      << ADC_DIFSEL_Pos) /*!< 0x00000400 */
#define ADC_DIFSEL_11   (0x800UL      << ADC_DIFSEL_Pos) /*!< 0x00000800 */
#define ADC_DIFSEL_12   (0x1000UL     << ADC_DIFSEL_Pos) /*!< 0x00001000 */
#define ADC_DIFSEL_13   (0x2000UL     << ADC_DIFSEL_Pos) /*!< 0x00002000 */
#define ADC_DIFSEL_14   (0x4000UL     << ADC_DIFSEL_Pos) /*!< 0x00004000 */
#define ADC_DIFSEL_15   (0x8000UL     << ADC_DIFSEL_Pos) /*!< 0x00008000 */
#define ADC_DIFSEL_16   (0x10000UL    << ADC_DIFSEL_Pos) /*!< 0x00010000 */
#define ADC_DIFSEL_17   (0x20000UL    << ADC_DIFSEL_Pos) /*!< 0x00020000 */
#define ADC_DIFSEL_18   (0x40000UL    << ADC_DIFSEL_Pos) /*!< 0x00040000 */


/****************  Bit definition for ADC_CALFACT register  ****************/
#define ADC_CALFACT_Pos   (0U)
#define ADC_CALFACT_Msk   (0xFFFFFFFFUL << ADC_CALFACT_Pos)
#define ADC_CALFACT_S_0   (0x1UL        << ADC_CALFACT_Pos) /*!< 0x00000001 */
#define ADC_CALFACT_S_1   (0x2UL        << ADC_CALFACT_Pos) /*!< 0x00000002 */
#define ADC_CALFACT_S_2   (0x4UL        << ADC_CALFACT_Pos) /*!< 0x00000004 */
#define ADC_CALFACT_S_3   (0x8UL        << ADC_CALFACT_Pos) /*!< 0x00000008 */
#define ADC_CALFACT_S_4   (0x10UL       << ADC_CALFACT_Pos) /*!< 0x00000010 */
#define ADC_CALFACT_S_5   (0x20UL       << ADC_CALFACT_Pos) /*!< 0x00000020 */
#define ADC_CALFACT_S_6   (0x40UL       << ADC_CALFACT_Pos) /*!< 0x00000040 */
#define ADC_CALFACT_S     (0x7FUL       << ADC_CALFACT_Pos) /*!< 0x0000007F */
#define ADC_CALFACT_D_0   (0x10000UL    << ADC_CALFACT_Pos) /*!< 0x00010000 */
#define ADC_CALFACT_D_1   (0x20000UL    << ADC_CALFACT_Pos) /*!< 0x00020000 */
#define ADC_CALFACT_D_2   (0x40000UL    << ADC_CALFACT_Pos) /*!< 0x00040000 */
#define ADC_CALFACT_D_3   (0x80000UL    << ADC_CALFACT_Pos) /*!< 0x00080000 */
#define ADC_CALFACT_D_4   (0x100000UL   << ADC_CALFACT_Pos) /*!< 0x00100000 */
#define ADC_CALFACT_D_5   (0x200000UL   << ADC_CALFACT_Pos) /*!< 0x00200000 */
#define ADC_CALFACT_D_6   (0x400000UL   << ADC_CALFACT_Pos) /*!< 0x00400000 */
#define ADC_CALFACT_D     (0x7F0000UL   << ADC_CALFACT_Pos) /*!< 0x007F0000 */


/****************  Bit definition for ADC_GCOMP register  ****************/
#define ADC_GCOMP_Pos             (0U)
#define ADC_GCOMP_Msk             (0xFFFFFFFFUL << ADC_GCOMP_Pos)
#define ADC_GCOMP_GCOMPCOEFF_0    (0x1UL        << ADC_GCOMP_Pos) /*!< 0x00000001 */
#define ADC_GCOMP_GCOMPCOEFF_1    (0x2UL        << ADC_GCOMP_Pos) /*!< 0x00000002 */
#define ADC_GCOMP_GCOMPCOEFF_2    (0x4UL        << ADC_GCOMP_Pos) /*!< 0x00000004 */
#define ADC_GCOMP_GCOMPCOEFF_3    (0x8UL        << ADC_GCOMP_Pos) /*!< 0x00000008 */
#define ADC_GCOMP_GCOMPCOEFF_4    (0x10UL       << ADC_GCOMP_Pos) /*!< 0x00000010 */
#define ADC_GCOMP_GCOMPCOEFF_5    (0x20UL       << ADC_GCOMP_Pos) /*!< 0x00000020 */
#define ADC_GCOMP_GCOMPCOEFF_6    (0x40UL       << ADC_GCOMP_Pos) /*!< 0x00000040 */
#define ADC_GCOMP_GCOMPCOEFF_7    (0x80UL       << ADC_GCOMP_Pos) /*!< 0x00000080 */
#define ADC_GCOMP_GCOMPCOEFF_8    (0x100UL      << ADC_GCOMP_Pos) /*!< 0x00000100 */
#define ADC_GCOMP_GCOMPCOEFF_9    (0x200UL      << ADC_GCOMP_Pos) /*!< 0x00000200 */
#define ADC_GCOMP_GCOMPCOEFF_10   (0x400UL      << ADC_GCOMP_Pos) /*!< 0x00000400 */
#define ADC_GCOMP_GCOMPCOEFF_11   (0x800UL      << ADC_GCOMP_Pos) /*!< 0x00000800 */
#define ADC_GCOMP_GCOMPCOEFF_12   (0x1000UL     << ADC_GCOMP_Pos) /*!< 0x00001000 */
#define ADC_GCOMP_GCOMPCOEFF_13   (0x2000UL     << ADC_GCOMP_Pos) /*!< 0x00002000 */
#define ADC_GCOMP_GCOMPCOEFF      (0x3FFFUL     << ADC_GCOMP_Pos) /*!< 0x00003FFF */


/****************  Bit definition for ADC_Common_CSR1 register  ****************/
#define ADC_CSR1_Pos                    (0U)
#define ADC_CSR1_Msk                    (0xDFFFFFFFUL << ADC_CSR1_Pos)
#define ADC_CSR1_ADRDY1                 (0x1UL        << ADC_CSR1_Pos) /*!< 0x00000001 */
#define ADC_CSR1_EOSMP1                 (0x2UL        << ADC_CSR1_Pos) /*!< 0x00000002 */
#define ADC_CSR1_EOC1                   (0x4UL        << ADC_CSR1_Pos) /*!< 0x00000004 */
#define ADC_CSR1_EOS1                   (0x8UL        << ADC_CSR1_Pos) /*!< 0x00000008 */
#define ADC_CSR1_OVR1                   (0x10UL       << ADC_CSR1_Pos) /*!< 0x00000010 */
#define ADC_CSR1_JEOC1                  (0x20UL       << ADC_CSR1_Pos) /*!< 0x00000020 */
#define ADC_CSR1_JEOS1                  (0x40UL       << ADC_CSR1_Pos) /*!< 0x00000040 */
#define ADC_CSR1_AWD11                  (0x80UL       << ADC_CSR1_Pos) /*!< 0x00000080 */
#define ADC_CSR1_AWD21                  (0x100UL      << ADC_CSR1_Pos) /*!< 0x00000100 */
#define ADC_CSR1_AWD31                  (0x200UL      << ADC_CSR1_Pos) /*!< 0x00000200 */
#define ADC_CSR1_JQOVF1                 (0x400UL      << ADC_CSR1_Pos) /*!< 0x00000400 */
#define ADC_CSR1_ADRDY2                 (0x10000UL    << ADC_CSR1_Pos) /*!< 0x00010000 */
#define ADC_CSR1_EOSMP2                 (0x20000UL    << ADC_CSR1_Pos) /*!< 0x00020000 */
#define ADC_CSR1_EOC2                   (0x40000UL    << ADC_CSR1_Pos) /*!< 0x00040000 */
#define ADC_CSR1_EOS2                   (0x80000UL    << ADC_CSR1_Pos) /*!< 0x00080000 */
#define ADC_CSR1_OVR2                   (0x100000UL   << ADC_CSR1_Pos) /*!< 0x00100000 */
#define ADC_CSR1_JEOC2                  (0x200000UL   << ADC_CSR1_Pos) /*!< 0x00200000 */
#define ADC_CSR1_JEOS2                  (0x400000UL   << ADC_CSR1_Pos) /*!< 0x00400000 */
#define ADC_CSR1_AWD12                  (0x800000UL   << ADC_CSR1_Pos) /*!< 0x00800000 */
#define ADC_CSR1_AWD22                  (0x1000000UL  << ADC_CSR1_Pos) /*!< 0x01000000 */
#define ADC_CSR1_AWD32                  (0x2000000UL  << ADC_CSR1_Pos) /*!< 0x02000000 */
#define ADC_CSR1_JQOVF2                 (0x4000000UL  << ADC_CSR1_Pos) /*!< 0x04000000 */


/****************  Bit definition for ADC_Common_CSR2 register  ****************/
#define ADC_CSR2_Pos                    (0U)
#define ADC_CSR2_Msk                    (0xDFFFFFFFUL << ADC_CSR2_Pos)
#define ADC_CSR2_ADRDY3                 (0x1UL        << ADC_CSR2_Pos) /*!< 0x00000001 */
#define ADC_CSR2_EOSMP3                 (0x2UL        << ADC_CSR2_Pos) /*!< 0x00000002 */
#define ADC_CSR2_EOC3                   (0x4UL        << ADC_CSR2_Pos) /*!< 0x00000004 */
#define ADC_CSR2_EOS3                   (0x8UL        << ADC_CSR2_Pos) /*!< 0x00000008 */
#define ADC_CSR2_OVR3                   (0x10UL       << ADC_CSR2_Pos) /*!< 0x00000010 */
#define ADC_CSR2_JEOC3                  (0x20UL       << ADC_CSR2_Pos) /*!< 0x00000020 */
#define ADC_CSR2_JEOS3                  (0x40UL       << ADC_CSR2_Pos) /*!< 0x00000040 */
#define ADC_CSR2_AWD13                  (0x80UL       << ADC_CSR2_Pos) /*!< 0x00000080 */
#define ADC_CSR2_AWD23                  (0x100UL      << ADC_CSR2_Pos) /*!< 0x00000100 */
#define ADC_CSR2_AWD33                  (0x200UL      << ADC_CSR2_Pos) /*!< 0x00000200 */
#define ADC_CSR2_JQOVF3                 (0x400UL      << ADC_CSR2_Pos) /*!< 0x00000400 */


/****************  Bit definition for ADC_Common_CCR register  ****************/
#define ADC_CCR_Pos                     (0U)
#define ADC_CCR_Msk                     (0xDFFFFFFFUL << ADC_CCR_Pos)
#define ADC_CCR_MULTI_0                 (0x1UL        << ADC_CCR_Pos) /*!< 0x00000001 */
#define ADC_CCR_MULTI_1                 (0x2UL        << ADC_CCR_Pos) /*!< 0x00000002 */
#define ADC_CCR_MULTI_2                 (0x4UL        << ADC_CCR_Pos) /*!< 0x00000004 */
#define ADC_CCR_MULTI_3                 (0x8UL        << ADC_CCR_Pos) /*!< 0x00000008 */
#define ADC_CCR_MULTI_4                 (0x10UL       << ADC_CCR_Pos) /*!< 0x00000010 */
#define ADC_CCR_MULTI                   (0x1FUL       << ADC_CCR_Pos) /*!< 0x0000001F */
#define ADC_CCR_DELAY_0                 (0x100UL      << ADC_CCR_Pos) /*!< 0x00000100 */
#define ADC_CCR_DELAY_1                 (0x200UL      << ADC_CCR_Pos) /*!< 0x00000200 */
#define ADC_CCR_DELAY_2                 (0x400UL      << ADC_CCR_Pos) /*!< 0x00000400 */
#define ADC_CCR_DELAY_3                 (0x800UL      << ADC_CCR_Pos) /*!< 0x00000800 */
#define ADC_CCR_DELAY                   (0xF00UL      << ADC_CCR_Pos) /*!< 0x00000F00 */
#define ADC_CCR_DMACFG                  (0x2000UL     << ADC_CCR_Pos) /*!< 0x00002000 */
#define ADC_CCR_MDMA_0                  (0x4000UL     << ADC_CCR_Pos) /*!< 0x00004000 */
#define ADC_CCR_MDMA_1                  (0x8000UL     << ADC_CCR_Pos) /*!< 0x00008000 */
#define ADC_CCR_MDMA                    (0xC000UL     << ADC_CCR_Pos) /*!< 0x0000C000 */
#define ADC_CCR_CKMODE_0                (0x10000UL    << ADC_CCR_Pos) /*!< 0x00010000 */
#define ADC_CCR_CKMODE_1                (0x20000UL    << ADC_CCR_Pos) /*!< 0x00020000 */
#define ADC_CCR_CKMODE                  (0x30000UL    << ADC_CCR_Pos) /*!< 0x00030000 */
#define ADC_CCR_PRESC_0                 (0x40000UL    << ADC_CCR_Pos) /*!< 0x00040000 */
#define ADC_CCR_PRESC_1                 (0x80000UL    << ADC_CCR_Pos) /*!< 0x00080000 */
#define ADC_CCR_PRESC_2                 (0x100000UL   << ADC_CCR_Pos) /*!< 0x00100000 */
#define ADC_CCR_PRESC_3                 (0x200000UL   << ADC_CCR_Pos) /*!< 0x00200000 */
#define ADC_CCR_PRESC                   (0x3C0000UL   << ADC_CCR_Pos) /*!< 0x003C0000 */
#define ADC_CCR_VREFEN                  (0x400000UL   << ADC_CCR_Pos) /*!< 0x00400000 */
#define ADC_CCR_VSENSESEL               (0x800000UL   << ADC_CCR_Pos) /*!< 0x00800000 */
#define ADC_CCR_VBATSEL                 (0x1000000UL  << ADC_CCR_Pos) /*!< 0x01000000 */
#define ADC_CCR_VBEAUTO                 (0x2000000UL  << ADC_CCR_Pos) /*!< 0x02000000 */
#define ADC_CCR_AWDSEL                  (0x4000000UL  << ADC_CCR_Pos) /*!< 0x04000000 */


/****************  Bit definition for ADC_Common_CDR register  ****************/
#define ADC_CDR_Pos                     (0U)
#define ADC_CDR_Msk                     (0xDFFFFFFFUL << ADC_CDR_Pos)
#define ADC_CDR_DATA1_0                 (0x1UL        << ADC_CDR_Pos) /*!< 0x00000001 */
#define ADC_CDR_DATA1_1                 (0x2UL        << ADC_CDR_Pos) /*!< 0x00000002 */
#define ADC_CDR_DATA1_2                 (0x4UL        << ADC_CDR_Pos) /*!< 0x00000004 */
#define ADC_CDR_DATA1_3                 (0x8UL        << ADC_CDR_Pos) /*!< 0x00000008 */
#define ADC_CDR_DATA1_4                 (0x10UL       << ADC_CDR_Pos) /*!< 0x00000010 */
#define ADC_CDR_DATA1_5                 (0x20UL       << ADC_CDR_Pos) /*!< 0x00000020 */
#define ADC_CDR_DATA1_6                 (0x40UL       << ADC_CDR_Pos) /*!< 0x00000040 */
#define ADC_CDR_DATA1_7                 (0x80UL       << ADC_CDR_Pos) /*!< 0x00000080 */
#define ADC_CDR_DATA1_8                 (0x100UL      << ADC_CDR_Pos) /*!< 0x00000100 */
#define ADC_CDR_DATA1_9                 (0x200UL      << ADC_CDR_Pos) /*!< 0x00000200 */
#define ADC_CDR_DATA1_10                (0x400UL      << ADC_CDR_Pos) /*!< 0x00000400 */
#define ADC_CDR_DATA1_11                (0x800UL      << ADC_CDR_Pos) /*!< 0x00000800 */
#define ADC_CDR_DATA1_12                (0x1000UL     << ADC_CDR_Pos) /*!< 0x00001000 */
#define ADC_CDR_DATA1_13                (0x2000UL     << ADC_CDR_Pos) /*!< 0x00002000 */
#define ADC_CDR_DATA1_14                (0x4000UL     << ADC_CDR_Pos) /*!< 0x00004000 */
#define ADC_CDR_DATA1_15                (0x8000UL     << ADC_CDR_Pos) /*!< 0x00008000 */
#define ADC_CDR_DATA2_0                 (0x10000UL    << ADC_CDR_Pos) /*!< 0x00010000 */
#define ADC_CDR_DATA2_1                 (0x20000UL    << ADC_CDR_Pos) /*!< 0x00020000 */
#define ADC_CDR_DATA2_2                 (0x40000UL    << ADC_CDR_Pos) /*!< 0x00040000 */
#define ADC_CDR_DATA2_3                 (0x80000UL    << ADC_CDR_Pos) /*!< 0x00080000 */
#define ADC_CDR_DATA2_4                 (0x100000UL   << ADC_CDR_Pos) /*!< 0x00100000 */
#define ADC_CDR_DATA2_5                 (0x200000UL   << ADC_CDR_Pos) /*!< 0x00200000 */
#define ADC_CDR_DATA2_6                 (0x400000UL   << ADC_CDR_Pos) /*!< 0x00400000 */
#define ADC_CDR_DATA2_7                 (0x800000UL   << ADC_CDR_Pos) /*!< 0x00800000 */
#define ADC_CDR_DATA2_8                 (0x1000000UL  << ADC_CDR_Pos) /*!< 0x01000000 */
#define ADC_CDR_DATA2_9                 (0x2000000UL  << ADC_CDR_Pos) /*!< 0x02000000 */
#define ADC_CDR_DATA2_10                (0x4000000UL  << ADC_CDR_Pos) /*!< 0x04000000 */
#define ADC_CDR_DATA2_11                (0x8000000UL  << ADC_CDR_Pos) /*!< 0x08000000 */
#define ADC_CDR_DATA2_12                (0x10000000UL << ADC_CDR_Pos) /*!< 0x10000000 */
#define ADC_CDR_DATA2_13                (0x20000000UL << ADC_CDR_Pos) /*!< 0x20000000 */
#define ADC_CDR_DATA2_14                (0x40000000UL << ADC_CDR_Pos) /*!< 0x40000000 */
#define ADC_CDR_DATA2_15                (0x80000000UL << ADC_CDR_Pos) /*!< 0x80000000 */



/******************************************************************************/
/*                                                                            */
/*                                  I2S                                       */
/*                                                                            */
/******************************************************************************/

/******************  Bit definition for I2S_CTRL register  ***************************/
#define I2S_CTRL_I2SEN0_Pos                   0
#define I2S_CTRL_I2SEN0_Msk                   (0x1UL << I2S_CTRL_I2SEN0_Pos)                   /*!< 0x00000001 */
#define I2S_CTRL_I2SEN0                       I2S_CTRL_I2SEN0_Msk                              /*!< Enable bit for I2S channel 0 */

#define I2S_CTRL_I2SEN1_Pos                   1
#define I2S_CTRL_I2SEN1_Msk                   (0x1UL << I2S_CTRL_I2SEN1_Pos)                   /*!< 0x00000002 */
#define I2S_CTRL_I2SEN1                       I2S_CTRL_I2SEN1_Msk                              /*!< Enable bit for I2S channel 1 */

#define I2S_CTRL_TRCFG0_Pos                   8
#define I2S_CTRL_TRCFG0_Msk                   (0x1UL << I2S_CTRL_TRCFG0_Pos)                   /*!< 0x00000100 */
#define I2S_CTRL_TRCFG0                       I2S_CTRL_TRCFG0_Msk                              /*!< Transmitter or recevier for I2S channel 0 */

#define I2S_CTRL_TRCFG1_Pos                   9
#define I2S_CTRL_TRCFG1_Msk                   (0x1UL << I2S_CTRL_TRCFG1_Pos)                   /*!< 0x00000100 */
#define I2S_CTRL_TRCFG1                       I2S_CTRL_TRCFG1_Msk                              /*!< Transmitter or recevier for I2S channel 1 */

#define I2S_CTRL_LOOPBACK01_Pos               16
#define I2S_CTRL_LOOPBACK01_Msk               (0x1UL << I2S_CTRL_LOOPBACK01_Pos)               /*!< 0x00010000 */
#define I2S_CTRL_LOOPBACK01                   I2S_CTRL_LOOPBACK01_Msk                          /*!< Loop-back test configuration for I2S channel 0/1*/

#define I2S_CTRL_SFRRST_Pos                   20
#define I2S_CTRL_SFRRST_Msk                   (0x1UL << I2S_CTRL_SFRRST_Pos)                   /*!< 0x00100000 */
#define I2S_CTRL_SFRRST                       I2S_CTRL_SFRRST_Msk                              /*!< SFR block synchronour reset */

#define I2S_CTRL_TMS_Pos                      21
#define I2S_CTRL_TMS_Msk                      (0x1UL << I2S_CTRL_TMS_Pos)                      /*!< 0x00200000 */
#define I2S_CTRL_TMS                          I2S_CTRL_TMS_Msk                                 /*!< Master or slave configuration for transmitter */

#define I2S_CTRL_RMS_Pos                      22
#define I2S_CTRL_RMS_Msk                      (0x1UL << I2S_CTRL_RMS_Pos)                      /*!< 0x00400000 */
#define I2S_CTRL_RMS                          I2S_CTRL_RMS_Msk                                 /*!< Master or slave configuration for receiver */

#define I2S_CTRL_TFIFORST_Pos                 23
#define I2S_CTRL_TFIFORST_Msk                 (0x1UL << I2S_CTRL_TFIFORST_Pos)                 /*!< 0x00800000 */
#define I2S_CTRL_TFIFORST                     I2S_CTRL_TFIFORST_Msk                            /*!< Transmait fifo reset */

#define I2S_CTRL_RFIFORST_Pos                 24
#define I2S_CTRL_RFIFORST_Msk                 (0x1UL << I2S_CTRL_RFIFORST_Pos)                 /*!< 0x01000000 */
#define I2S_CTRL_RFIFORST                     I2S_CTRL_RFIFORST_Msk                            /*!< Receive fifo reset */

#define I2S_CTRL_TSYNCRST_Pos                 25
#define I2S_CTRL_TSYNCRST_Msk                 (0x1UL << I2S_CTRL_TSYNCRST_Pos)                 /*!< 0x02000000 */
#define I2S_CTRL_TSYNCRST                     I2S_CTRL_TSYNCRST_Msk                            /*!< Reset for transmitter synchronizing unit */

#define I2S_CTRL_RSYNCRST_Pos                 26
#define I2S_CTRL_RSYNCRST_Msk                 (0x1UL << I2S_CTRL_RSYNCRST_Pos)                 /*!< 0x04000000 */
#define I2S_CTRL_RSYNCRST                     I2S_CTRL_RSYNCRST_Msk                            /*!< Reset for receiver synchronizing unit */

#define I2S_CTRL_TSYNCLOOPBACK_Pos            27
#define I2S_CTRL_TSYNCLOOPBACK_Msk            (0x1UL << I2S_CTRL_TSYNCLOOPBACK_Pos)            /*!< 0x08000000 */
#define I2S_CTRL_TSYNCLOOPBACK                I2S_CTRL_TSYNCLOOPBACK_Msk                       /*!< Loop-back configuration for transmitter synchronization unit */

#define I2S_CTRL_RSYNCLOOPBACK_Pos            28
#define I2S_CTRL_RSYNCLOOPBACK_Msk            (0x1UL << I2S_CTRL_RSYNCLOOPBACK_Pos)            /*!< 0x10000000 */
#define I2S_CTRL_RSYNCLOOPBACK                I2S_CTRL_RSYNCLOOPBACK_Msk                       /*!< Loop-back configuration for receiver synchronization unit */

/******************  Bit definition for INTR_STAT register  **************************/
#define I2S_INTR_STAT_TDATAUNDERR_Pos         0
#define I2S_INTR_STAT_TDATAUNDERR_Msk         (0x1UL << I2S_INTR_STAT_TDATAUNDERR_Pos)         /*!< 0x00000001 */
#define I2S_INTR_STAT_TDATAUNDERR             I2S_INTR_STAT_TDATAUNDERR_Msk                    /*!< Transmitter data underrun event */

#define I2S_INTR_STAT_UNDERRCODE_Pos          1
#define I2S_INTR_STAT_UNDERRCODE_Msk          (0x1UL << I2S_INTR_STAT_UNDERRCODE_Pos)          /*!< 0x00000002 */
#define I2S_INTR_STAT_UNDERRCODE              I2S_INTR_STAT_UNDERRCODE_Msk                     /*!< Code of the transmitter that caused underrun event */

#define I2S_INTR_STAT_RDATAOVRERR_Pos         4
#define I2S_INTR_STAT_RDATAOVRERR_Msk         (0x1UL << I2S_INTR_STAT_RDATAOVRERR_Pos)         /*!< 0x00000010 */
#define I2S_INTR_STAT_RDATAOVRERR             I2S_INTR_STAT_RDATAOVRERR_Msk                    /*!< Receiver data overrun error */

#define I2S_INTR_STAT_OVRERRCODE_Pos          5
#define I2S_INTR_STAT_OVRERRCODE_Msk          (0x1UL << I2S_INTR_STAT_OVRERRCODE_Pos)          /*!< 0x00000020 */
#define I2S_INTR_STAT_OVRERRCODE              I2S_INTR_STAT_OVRERRCODE_Msk                     /*!< Code of the receiver that caused overrun error */

#define I2S_INTR_STAT_TFIFOEMPTY_Pos          8
#define I2S_INTR_STAT_TFIFOEMPTY_Msk          (0x1UL << I2S_INTR_STAT_TFIFOEMPTY_Pos)          /*!< 0x00000100 */
#define I2S_INTR_STAT_TFIFOEMPTY              I2S_INTR_STAT_TFIFOEMPTY_Msk                     /*!< Transmit fifo empty flag */

#define I2S_INTR_STAT_TFIFOAEMPTY_Pos         9
#define I2S_INTR_STAT_TFIFOAEMPTY_Msk         (0x1UL << I2S_INTR_STAT_TFIFOAEMPTY_Pos)         /*!< 0x00000200 */
#define I2S_INTR_STAT_TFIFOAEMPTY             I2S_INTR_STAT_TFIFOAEMPTY_Msk                    /*!< Transmit fifo almost empty flag */

#define I2S_INTR_STAT_TFIFOFULL_Pos           10
#define I2S_INTR_STAT_TFIFOFULL_Msk           (0x1UL << I2S_INTR_STAT_TFIFOFULL_Pos)           /*!< 0x00000400 */
#define I2S_INTR_STAT_TFIFOFULL               I2S_INTR_STAT_TFIFOFULL_Msk                      /*!< Transmit fifo full flag */

#define I2S_INTR_STAT_TFIFOAFULL_Pos          11
#define I2S_INTR_STAT_TFIFOAFULL_Msk          (0x1UL << I2S_INTR_STAT_TFIFOAFULL_Pos)          /*!< 0x00000800 */
#define I2S_INTR_STAT_TFIFOAFULL              I2S_INTR_STAT_TFIFOAFULL_Msk                     /*!< Transmit fifo almost full flag */

#define I2S_INTR_STAT_RFIFOEMPTY_Pos          12
#define I2S_INTR_STAT_RFIFOEMPTY_Msk          (0x1UL << I2S_INTR_STAT_RFIFOEMPTY_Pos)          /*!< 0x00001000 */
#define I2S_INTR_STAT_RFIFOEMPTY              I2S_INTR_STAT_RFIFOEMPTY_Msk                     /*!< Receive fifo empty flag */

#define I2S_INTR_STAT_RFIFOAEMPTY_Pos         13
#define I2S_INTR_STAT_RFIFOAEMPTY_Msk         (0x1UL << I2S_INTR_STAT_RFIFOAEMPTY_Pos)         /*!< 0x00002000 */
#define I2S_INTR_STAT_RFIFOAEMPTY             I2S_INTR_STAT_RFIFOAEMPTY_Msk                    /*!< Receive fifo almost empty flag */

#define I2S_INTR_STAT_RFIFOFULL_Pos           14
#define I2S_INTR_STAT_RFIFOFULL_Msk           (0x1UL << I2S_INTR_STAT_RFIFOFULL_Pos)           /*!< 0x00004000 */
#define I2S_INTR_STAT_RFIFOFULL               I2S_INTR_STAT_RFIFOFULL_Msk                      /*!< Receive fifo full flag */

#define I2S_INTR_STAT_RFIFOAFULL_Pos          15
#define I2S_INTR_STAT_RFIFOAFULL_Msk          (0x1UL << I2S_INTR_STAT_RFIFOAFULL_Pos)          /*!< 0x00008000 */
#define I2S_INTR_STAT_RFIFOAFULL              I2S_INTR_STAT_RFIFOAFULL_Msk                     /*!< Receive fifo almost full flag */

/******************  Bit definition for SRR register  ********************************/
#define I2S_SRR_TSAMPLERATE_Pos               0
#define I2S_SRR_TSAMPLERATE_Msk               (0x7FFUL << I2S_SRR_TSAMPLERATE_Pos)             /*!< 0x000007FF */
#define I2S_SRR_TSAMPLERATE                   I2S_SRR_TSAMPLERATE_Msk                          /*!< Transmitter sample rate */
#define I2S_SRR_TSAMPLERATE_0                 (0x1UL << I2S_SRR_TSAMPLERATE_Pos)               /*!< 0x00000001 */
#define I2S_SRR_TSAMPLERATE_1                 (0x2UL << I2S_SRR_TSAMPLERATE_Pos)               /*!< 0x00000002 */
#define I2S_SRR_TSAMPLERATE_2                 (0x4UL << I2S_SRR_TSAMPLERATE_Pos)               /*!< 0x00000004 */
#define I2S_SRR_TSAMPLERATE_3                 (0x8UL << I2S_SRR_TSAMPLERATE_Pos)               /*!< 0x00000008 */
#define I2S_SRR_TSAMPLERATE_4                 (0x10UL << I2S_SRR_TSAMPLERATE_Pos)              /*!< 0x00000010 */
#define I2S_SRR_TSAMPLERATE_5                 (0x20UL << I2S_SRR_TSAMPLERATE_Pos)              /*!< 0x00000020 */
#define I2S_SRR_TSAMPLERATE_6                 (0x40UL << I2S_SRR_TSAMPLERATE_Pos)              /*!< 0x00000040 */
#define I2S_SRR_TSAMPLERATE_7                 (0x80UL << I2S_SRR_TSAMPLERATE_Pos)              /*!< 0x00000080 */
#define I2S_SRR_TSAMPLERATE_8                 (0x100UL << I2S_SRR_TSAMPLERATE_Pos)             /*!< 0x00000100 */
#define I2S_SRR_TSAMPLERATE_9                 (0x200UL << I2S_SRR_TSAMPLERATE_Pos)             /*!< 0x00000200 */
#define I2S_SRR_TSAMPLERATE_10                (0x400UL << I2S_SRR_TSAMPLERATE_Pos)             /*!< 0x00000400 */

#define I2S_SRR_TRESOLUTION_Pos               11
#define I2S_SRR_TRESOLUTION_Msk               (0x1FUL << I2S_SRR_TRESOLUTION_Pos)              /*!< 0x0000001F */
#define I2S_SRR_TRESOLUTION                   I2S_SRR_TRESOLUTION_Msk                          /*!< Transmitter sample resolution */
#define I2S_SRR_TRESOLUTION_0                 (0x1UL << I2S_SRR_TRESOLUTION_Pos)               /*!< 0x00000800 */
#define I2S_SRR_TRESOLUTION_1                 (0x2UL << I2S_SRR_TRESOLUTION_Pos)               /*!< 0x00001000 */
#define I2S_SRR_TRESOLUTION_2                 (0x4UL << I2S_SRR_TRESOLUTION_Pos)               /*!< 0x00002000 */
#define I2S_SRR_TRESOLUTION_3                 (0x8UL << I2S_SRR_TRESOLUTION_Pos)               /*!< 0x00004000 */
#define I2S_SRR_TRESOLUTION_4                 (0x10UL << I2S_SRR_TRESOLUTION_Pos)              /*!< 0x00008000 */

#define I2S_SRR_RSAMPLERATE_Pos               16
#define I2S_SRR_RSAMPLERATE_Msk               (0x7FFUL << I2S_SRR_RSAMPLERATE_Pos)             /*!< 0x07FF0000 */
#define I2S_SRR_RSAMPLERATE                   I2S_SRR_RSAMPLERATE_Msk                          /*!< Transmitter sample rate */
#define I2S_SRR_RSAMPLERATE_0                 (0x1UL << I2S_SRR_RSAMPLERATE_Pos)               /*!< 0x00010000 */
#define I2S_SRR_RSAMPLERATE_1                 (0x2UL << I2S_SRR_RSAMPLERATE_Pos)               /*!< 0x00020000 */
#define I2S_SRR_RSAMPLERATE_2                 (0x4UL << I2S_SRR_RSAMPLERATE_Pos)               /*!< 0x00040000 */
#define I2S_SRR_RSAMPLERATE_3                 (0x8UL << I2S_SRR_RSAMPLERATE_Pos)               /*!< 0x00080000 */
#define I2S_SRR_RSAMPLERATE_4                 (0x10UL << I2S_SRR_RSAMPLERATE_Pos)              /*!< 0x00100000 */
#define I2S_SRR_RSAMPLERATE_5                 (0x20UL << I2S_SRR_RSAMPLERATE_Pos)              /*!< 0x00200000 */
#define I2S_SRR_RSAMPLERATE_6                 (0x40UL << I2S_SRR_RSAMPLERATE_Pos)              /*!< 0x00400000 */
#define I2S_SRR_RSAMPLERATE_7                 (0x80UL << I2S_SRR_RSAMPLERATE_Pos)              /*!< 0x00800000 */
#define I2S_SRR_RSAMPLERATE_8                 (0x100UL << I2S_SRR_RSAMPLERATE_Pos)             /*!< 0x01000000 */
#define I2S_SRR_RSAMPLERATE_9                 (0x200UL << I2S_SRR_RSAMPLERATE_Pos)             /*!< 0x02000000 */
#define I2S_SRR_RSAMPLERATE_10                (0x400UL << I2S_SRR_RSAMPLERATE_Pos)             /*!< 0x04000000 */

#define I2S_SRR_RRESOLUTION_Pos               27
#define I2S_SRR_RRESOLUTION_Msk               (0x1FUL << I2S_SRR_RRESOLUTION_Pos)              /*!< 0x0000001F */
#define I2S_SRR_RRESOLUTION                   I2S_SRR_RRESOLUTION_Msk                          /*!< Transmitter sample resolution */
#define I2S_SRR_RRESOLUTION_0                 (0x1UL << I2S_SRR_RRESOLUTION_Pos)               /*!< 0x08000000 */
#define I2S_SRR_RRESOLUTION_1                 (0x2UL << I2S_SRR_RRESOLUTION_Pos)               /*!< 0x01000000 */
#define I2S_SRR_RRESOLUTION_2                 (0x4UL << I2S_SRR_RRESOLUTION_Pos)               /*!< 0x02000000 */
#define I2S_SRR_RRESOLUTION_3                 (0x8UL << I2S_SRR_RRESOLUTION_Pos)               /*!< 0x04000000 */
#define I2S_SRR_RRESOLUTION_4                 (0x10UL << I2S_SRR_RRESOLUTION_Pos)              /*!< 0x80000000 */

/******************  Bit definition for CID_CTRL register  ***************************/
#define I2S_CID_CTRL_I2SSTROBE0_Pos           0
#define I2S_CID_CTRL_I2SSTROBE0_Msk           (0x1UL << I2S_CID_CTRL_I2SSTROBE0_Pos)           /*!< 0x00000001 */
#define I2S_CID_CTRL_I2SSTROBE0               I2S_CID_CTRL_I2SSTROBE0_Msk                      /*!< Clock enable, channel 0 */

#define I2S_CID_CTRL_I2SSTROBE1_Pos           1
#define I2S_CID_CTRL_I2SSTROBE1_Msk           (0x1UL << I2S_CID_CTRL_I2SSTROBE1_Pos)           /*!< 0x00000002 */
#define I2S_CID_CTRL_I2SSTROBE1               I2S_CID_CTRL_I2SSTROBE1_Msk                      /*!< Clock enable, channel 1 */

#define I2S_CID_CTRL_STROBETS_Pos             8
#define I2S_CID_CTRL_STROBETS_Msk             (0x1UL << I2S_CID_CTRL_STROBETS_Pos)             /*!< 0x00000100 */
#define I2S_CID_CTRL_STROBETS                 I2S_CID_CTRL_STROBETS_Msk                        /*!< Clock enable for the unit synchronizing transmitters */

#define I2S_CID_CTRL_STROBERS_Pos             9
#define I2S_CID_CTRL_STROBERS_Msk             (0x1UL << I2S_CID_CTRL_STROBERS_Pos)             /*!< 0x00000200 */
#define I2S_CID_CTRL_STROBERS                 I2S_CID_CTRL_STROBERS_Msk                        /*!< Clock enable for the unit synchronizing receivers */

#define I2S_CID_CTRL_INTREQMASK_Pos           15
#define I2S_CID_CTRL_INTREQMASK_Msk           (0x1UL << I2S_CID_CTRL_INTREQMASK_Pos)           /*!< 0x00008000 */
#define I2S_CID_CTRL_INTREQMASK               I2S_CID_CTRL_INTREQMASK_Msk                      /*!< Bit masking all interrupt requests */

#define I2S_CID_CTRL_I2SMASK0_Pos             16
#define I2S_CID_CTRL_I2SMASK0_Msk             (0x1UL << I2S_CID_CTRL_I2SMASK0_Pos)             /*!< 0x00010000 */
#define I2S_CID_CTRL_I2SMASK0                 I2S_CID_CTRL_I2SMASK0_Msk                        /*!< Bit masking interrupt request genaration after underrun/overrun in I2S channle 0 */

#define I2S_CID_CTRL_I2SMASK1_Pos             17
#define I2S_CID_CTRL_I2SMASK1_Msk             (0x1UL << I2S_CID_CTRL_I2SMASK1_Pos)             /*!< 0x00020000 */
#define I2S_CID_CTRL_I2SMASK1                 I2S_CID_CTRL_I2SMASK1_Msk                        /*!< Bit masking interrupt request genaration after underrun/overrun in I2S channle 1 */

#define I2S_CID_CTRL_TFIFOEMPTYMASK_Pos       24
#define I2S_CID_CTRL_TFIFOEMPTYMASK_Msk       (0x1UL << I2S_CID_CTRL_TFIFOEMPTYMASK_Pos)       /*!< 0x01000000 */
#define I2S_CID_CTRL_TFIFOEMPTYMASK           I2S_CID_CTRL_TFIFOEMPTYMASK_Msk                  /*!< Bit masking interrupt request genaration after transmit fifo empty */

#define I2S_CID_CTRL_TFIFOAEMPTYMASK_Pos      25
#define I2S_CID_CTRL_TFIFOAEMPTYMASK_Msk      (0x1L << I2S_CID_CTRL_TFIFOAEMPTYMASK_Pos)       /*!< 0x02000000 */
#define I2S_CID_CTRL_TFIFOAEMPTYMASK          I2S_CID_CTRL_TFIFOAEMPTYMASK_Msk                 /*!< Bit masking interrupt request genaration after transmit fifo almost empty */

#define I2S_CID_CTRL_TFIFOFULLMASK_Pos        26
#define I2S_CID_CTRL_TFIFOFULLMASK_Msk        (0x1UL << I2S_CID_CTRL_TFIFOFULLMASK_Pos)        /*!< 0x04000000 */
#define I2S_CID_CTRL_TFIFOFULLMASK            I2S_CID_CTRL_TFIFOFULLMASK_Msk                   /*!< Bit masking interrupt request genaration after transmit fifo full */

#define I2S_CID_CTRL_TFIFOAFULLMASK_Pos       27
#define I2S_CID_CTRL_TFIFOAFULLMASK_Msk       (0x1UL << I2S_CID_CTRL_TFIFOAFULLMASK_Pos)       /*!< 0x08000000 */
#define I2S_CID_CTRL_TFIFOAFULLMASK           I2S_CID_CTRL_TFIFOAFULLMASK_Msk                  /*!< Bit masking interrupt request genaration after transmit fifo almost full */

#define I2S_CID_CTRL_RFIFOEMPTYMASK_Pos       28
#define I2S_CID_CTRL_RFIFOEMPTYMASK_Msk       (0x1UL << I2S_CID_CTRL_RFIFOEMPTYMASK_Pos)       /*!< 0x10000000 */
#define I2S_CID_CTRL_RFIFOEMPTYMASK           I2S_CID_CTRL_RFIFOEMPTYMASK_Msk                  /*!< Bit masking interrupt request genaration after receive fifo empty */

#define I2S_CID_CTRL_RFIFOAEMPTYMASK_Pos      29
#define I2S_CID_CTRL_RFIFOAEMPTYMASK_Msk      (0x1UL << I2S_CID_CTRL_RFIFOAEMPTYMASK_Pos)      /*!< 0x20000000 */
#define I2S_CID_CTRL_RFIFOAEMPTYMASK          I2S_CID_CTRL_RFIFOAEMPTYMASK_Msk                 /*!< Bit masking interrupt request genaration after receive fifo almost empty */

#define I2S_CID_CTRL_RFIFOFULLMASK_Pos        30
#define I2S_CID_CTRL_RFIFOFULLMASK_Msk        (0x1UL << I2S_CID_CTRL_RFIFOFULLMASK_Pos)        /*!< 0x40000000 */
#define I2S_CID_CTRL_RFIFOFULLMASK            I2S_CID_CTRL_RFIFOFULLMASK_Msk                   /*!< Bit masking interrupt request genaration after receive fifo full */

#define I2S_CID_CTRL_RFIFOAFULLMASK_Pos       31
#define I2S_CID_CTRL_RFIFOAFULLMASK_Msk       (0x1UL << I2S_CID_CTRL_RFIFOAFULLMASK_Pos)       /*!< 0x80000000 */
#define I2S_CID_CTRL_RFIFOAFULLMASK           I2S_CID_CTRL_RFIFOAFULLMASK_Msk                  /*!< Bit masking interrupt request genaration after receive fifo almost full */

/******************  Bit definition for TFIFO_STAT register  *************************/
#define I2S_TFIFO_STAT_TLEVEL_Pos             0
#define I2S_TFIFO_STAT_TLEVEL_Msk             (0xFUL << I2S_TFIFO_STAT_TLEVEL_Pos)             /*!< 0x0000000F */
#define I2S_TFIFO_STAT_TLEVEL                 I2S_TFIFO_STAT_TLEVEL_Msk                        /*!< Transmit fifo level */
#define I2S_TFIFO_STAT_TLEVEL_0               (0x1UL << I2S_TFIFO_STAT_TLEVEL_Pos)             /*!< 0x00000001 */
#define I2S_TFIFO_STAT_TLEVEL_1               (0x2UL << I2S_TFIFO_STAT_TLEVEL_Pos)             /*!< 0x00000002 */
#define I2S_TFIFO_STAT_TLEVEL_2               (0x4UL << I2S_TFIFO_STAT_TLEVEL_Pos)             /*!< 0x00000004 */
#define I2S_TFIFO_STAT_TLEVEL_3               (0x8UL << I2S_TFIFO_STAT_TLEVEL_Pos)             /*!< 0x00000008 */

/******************  Bit definition for RFIFO_STAT register  *************************/
#define I2S_RFIFO_STAT_RLEVEL_Pos             0
#define I2S_RFIFO_STAT_RLEVEL_Msk             (0xFUL << I2S_RFIFO_STAT_RLEVEL_Pos)             /*!< 0x0000000F */
#define I2S_RFIFO_STAT_RLEVEL                 I2S_RFIFO_STAT_RLEVEL_Msk                        /*!< Receive fifo level */
#define I2S_RFIFO_STAT_RLEVEL_0               (0x1UL << I2S_RFIFO_STAT_RLEVEL_Pos)             /*!< 0x00000001 */
#define I2S_RFIFO_STAT_RLEVEL_1               (0x2UL << I2S_RFIFO_STAT_RLEVEL_Pos)             /*!< 0x00000002 */
#define I2S_RFIFO_STAT_RLEVEL_2               (0x4UL << I2S_RFIFO_STAT_RLEVEL_Pos)             /*!< 0x00000004 */
#define I2S_RFIFO_STAT_RLEVEL_3               (0x8UL << I2S_RFIFO_STAT_RLEVEL_Pos)             /*!< 0x00000008 */

/******************  Bit definition for TFIFO_CTRL register  *************************/
#define I2S_TFIFO_CTRL_TAEMPTYTHRESHOLD_Pos   0
#define I2S_TFIFO_CTRL_TAEMPTYTHRESHOLD_Msk   (0x7UL << I2S_TFIFO_CTRL_TAEMPTYTHRESHOLD_Pos)   /*!< 0x00000007 */
#define I2S_TFIFO_CTRL_TAEMPTYTHRESHOLD       I2S_TFIFO_CTRL_TAEMPTYTHRESHOLD_Msk              /*!< Transmit fifo almost empty threshold level */
#define I2S_TFIFO_CTRL_TAEMPTYTHRESHOLD_0     (0x1UL << I2S_TFIFO_CTRL_TAEMPTYTHRESHOLD_Pos)   /*!< 0x00000001 */
#define I2S_TFIFO_CTRL_TAEMPTYTHRESHOLD_1     (0x2UL << I2S_TFIFO_CTRL_TAEMPTYTHRESHOLD_Pos)   /*!< 0x00000002 */
#define I2S_TFIFO_CTRL_TAEMPTYTHRESHOLD_2     (0x4UL << I2S_TFIFO_CTRL_TAEMPTYTHRESHOLD_Pos)   /*!< 0x00000004 */

#define I2S_TFIFO_CTRL_TAFULLTHRESHOLD_Pos    16
#define I2S_TFIFO_CTRL_TAFULLTHRESHOLD_Msk    (0x7UL << I2S_TFIFO_CTRL_TAFULLTHRESHOLD_Pos)    /*!< 0x00070000 */
#define I2S_TFIFO_CTRL_TAFULLTHRESHOLD        I2S_TFIFO_CTRL_TAFULLTHRESHOLD_Msk               /*!< Transmit fifo almost full threshold level */
#define I2S_TFIFO_CTRL_TAFULLTHRESHOLD_0      (0x1UL << I2S_TFIFO_CTRL_TAFULLTHRESHOLD_Pos)    /*!< 0x00010000 */
#define I2S_TFIFO_CTRL_TAFULLTHRESHOLD_1      (0x2UL << I2S_TFIFO_CTRL_TAFULLTHRESHOLD_Pos)    /*!< 0x00020000 */
#define I2S_TFIFO_CTRL_TAFULLTHRESHOLD_2      (0x4UL << I2S_TFIFO_CTRL_TAFULLTHRESHOLD_Pos)    /*!< 0x00040000 */

/******************  Bit definition for RFIFO_CTRL register  *************************/
#define I2S_RFIFO_CTRL_RAEMPTYTHRESHOLD_Pos   0
#define I2S_RFIFO_CTRL_RAEMPTYTHRESHOLD_Msk   (0x7UL << I2S_RFIFO_CTRL_RAEMPTYTHRESHOLD_Pos)   /*!< 0x00000007 */
#define I2S_RFIFO_CTRL_RAEMPTYTHRESHOLD       I2S_RFIFO_CTRL_RAEMPTYTHRESHOLD_Msk              /*!< Transmit fifo almost empty threshold level */
#define I2S_RFIFO_CTRL_RAEMPTYTHRESHOLD_0     (0x1UL << I2S_RFIFO_CTRL_RAEMPTYTHRESHOLD_Pos)   /*!< 0x00000001 */
#define I2S_RFIFO_CTRL_RAEMPTYTHRESHOLD_1     (0x2UL << I2S_RFIFO_CTRL_RAEMPTYTHRESHOLD_Pos)   /*!< 0x00000002 */
#define I2S_RFIFO_CTRL_RAEMPTYTHRESHOLD_2     (0x4UL << I2S_RFIFO_CTRL_RAEMPTYTHRESHOLD_Pos)   /*!< 0x00000004 */

#define I2S_RFIFO_CTRL_RAFULLTHRESHOLD_Pos    16
#define I2S_RFIFO_CTRL_RAFULLTHRESHOLD_Msk    (0x7UL << I2S_RFIFO_CTRL_RAFULLTHRESHOLD_Pos)    /*!< 0x00070000 */
#define I2S_RFIFO_CTRL_RAFULLTHRESHOLD        I2S_RFIFO_CTRL_RAFULLTHRESHOLD_Msk               /*!< Transmit fifo almost full threshold level */
#define I2S_RFIFO_CTRL_RAFULLTHRESHOLD_0      (0x1UL << I2S_RFIFO_CTRL_RAFULLTHRESHOLD_Pos)    /*!< 0x00010000 */
#define I2S_RFIFO_CTRL_RAFULLTHRESHOLD_1      (0x2UL << I2S_RFIFO_CTRL_RAFULLTHRESHOLD_Pos)    /*!< 0x00020000 */
#define I2S_RFIFO_CTRL_RAFULLTHRESHOLD_2      (0x4UL << I2S_RFIFO_CTRL_RAFULLTHRESHOLD_Pos)    /*!< 0x00040000 */

/******************  Bit definition for DEV_CONF register  ***************************/
#define I2S_DEV_CONF_TRANSCKPOLAR_Pos         0
#define I2S_DEV_CONF_TRANSCKPOLAR_Msk         (0x1UL << I2S_DEV_CONF_TRANSCKPOLAR_Pos)         /*!< 0x00000001 */
#define I2S_DEV_CONF_TRANSCKPOLAR             I2S_DEV_CONF_TRANSCKPOLAR_Msk                    /*!< Continuous serial clock active edge for transmission */

#define I2S_DEV_CONF_TRANWSPOLAR_Pos          1
#define I2S_DEV_CONF_TRANWSPOLAR_Msk          (0x1UL << I2S_DEV_CONF_TRANWSPOLAR_Pos)          /*!< 0x00000002 */
#define I2S_DEV_CONF_TRANWSPOLAR              I2S_DEV_CONF_TRANWSPOLAR_Msk                     /*!< Word select signal polarity selection for transmission */

#define I2S_DEV_CONF_TRANAPBALIGNLR_Pos       2
#define I2S_DEV_CONF_TRANAPBALIGNLR_Msk       (0x1UL << I2S_DEV_CONF_TRANAPBALIGNLR_Pos)       /*!< 0x00000004 */
#define I2S_DEV_CONF_TRANAPBALIGNLR           I2S_DEV_CONF_TRANAPBALIGNLR_Msk                  /*!< Alignment of the transmitted digital data sample at the APB bus */

#define I2S_DEV_CONF_TRANI2SALIGNLR_Pos       3
#define I2S_DEV_CONF_TRANI2SALIGNLR_Msk       (0x1UL << I2S_DEV_CONF_TRANI2SALIGNLR_Pos)       /*!< 0x00000008 */
#define I2S_DEV_CONF_TRANI2SALIGNLR           I2S_DEV_CONF_TRANI2SALIGNLR_Msk                  /*!< Alignment of the transmitted digital data sample at the I2S serial data line */

#define I2S_DEV_CONF_TRANDATAWSDEL_Pos        4
#define I2S_DEV_CONF_TRANDATAWSDEL_Msk        (0x1UL << I2S_DEV_CONF_TRANDATAWSDEL_Pos)        /*!< 0x00000010 */
#define I2S_DEV_CONF_TRANDATAWSDEL            I2S_DEV_CONF_TRANDATAWSDEL_Msk                   /*!< Transmitted valid data delay at the I2S SD output line afte the WS line edge */

#define I2S_DEV_CONF_TRANWSDSPMODE_Pos        5
#define I2S_DEV_CONF_TRANWSDSPMODE_Msk        (0x1UL << I2S_DEV_CONF_TRANWSDSPMODE_Pos)        /*!< 0x00000020 */
#define I2S_DEV_CONF_TRANWSDSPMODE            I2S_DEV_CONF_TRANWSDSPMODE_Msk                   /*!< WS signal format according to DSP audio interface spec for transmitter */

#define I2S_DEV_CONF_RECSCKPOLAR_Pos          6
#define I2S_DEV_CONF_RECSCKPOLAR_Msk          (0x1UL << I2S_DEV_CONF_RECSCKPOLAR_Pos)          /*!< 0x00000040 */
#define I2S_DEV_CONF_RECSCKPOLAR              I2S_DEV_CONF_RECSCKPOLAR_Msk                     /*!< Continuous serial clock active edge for reception */

#define I2S_DEV_CONF_RECWSPOLAR_Pos           7
#define I2S_DEV_CONF_RECWSPOLAR_Msk           (0x1UL << I2S_DEV_CONF_RECWSPOLAR_Pos)           /*!< 0x00000080 */
#define I2S_DEV_CONF_RECWSPOLAR               I2S_DEV_CONF_RECWSPOLAR_Msk                      /*!< Word select signal polarity selection for reception */

#define I2S_DEV_CONF_RECAPBALIGNLR_Pos        8
#define I2S_DEV_CONF_RECAPBALIGNLR_Msk        (0x1UL << I2S_DEV_CONF_RECAPBALIGNLR_Pos)        /*!< 0x00000100 */
#define I2S_DEV_CONF_RECAPBALIGNLR            I2S_DEV_CONF_RECAPBALIGNLR_Msk                   /*!< Alignment of the received digital data sample at the I2S serial data line */

#define I2S_DEV_CONF_RECI2SALIGNLR_Pos        9
#define I2S_DEV_CONF_RECI2SALIGNLR_Msk        (0x1UL << I2S_DEV_CONF_RECI2SALIGNLR_Pos)        /*!< 0x00000200 */
#define I2S_DEV_CONF_RECI2SALIGNLR            I2S_DEV_CONF_RECI2SALIGNLR_Msk                   /*!< Alignment of the received digital data sample at the I2S serial data line */

#define I2S_DEV_CONF_RECDATAWSDEL_Pos         10
#define I2S_DEV_CONF_RECDATAWSDEL_Msk         (0x1UL << I2S_DEV_CONF_RECDATAWSDEL_Pos)         /*!< 0x00000400 */
#define I2S_DEV_CONF_RECDATAWSDEL             I2S_DEV_CONF_RECDATAWSDEL_Msk                    /*!< Received valid data delay at the I2S SD input line afte the WS line edge */

#define I2S_DEV_CONF_RECWSDSPMODE_Pos         11
#define I2S_DEV_CONF_RECWSDSPMODE_Msk         (0x1UL << I2S_DEV_CONF_RECWSDSPMODE_Pos)         /*!< 0x00000800 */
#define I2S_DEV_CONF_RECWSDSPMODE             I2S_DEV_CONF_RECWSDSPMODE_Msk                    /*!< WS signal format according to DSP audio interface spec for receiver */

/******************  Bit definition for POLL_STAT register  **************************/
#define I2S_POLL_STAT_TXEMPTY_Pos             0
#define I2S_POLL_STAT_TXEMPTY_Msk             (0x1UL << I2S_POLL_STAT_TXEMPTY_Pos)             /*!< 0x00000001 */
#define I2S_POLL_STAT_TXEMPTY                 I2S_POLL_STAT_TXEMPTY_Msk                        /*!< Transmit fifo empty flag*/

#define I2S_POLL_STAT_TXAEMPTY_Pos            1
#define I2S_POLL_STAT_TXAEMPTY_Msk            (0x1UL << I2S_POLL_STAT_TXAEMPTY_Pos)            /*!< 0x00000002 */
#define I2S_POLL_STAT_TXAEMPTY                I2S_POLL_STAT_TXAEMPTY_Msk                       /*!< Transmit fifo almost flag*/

#define I2S_POLL_STAT_TXUNDERRUN_Pos          2
#define I2S_POLL_STAT_TXUNDERRUN_Msk          (0x1UL << I2S_POLL_STAT_TXUNDERRUN_Pos)          /*!< 0x00000004 */
#define I2S_POLL_STAT_TXUNDERRUN              I2S_POLL_STAT_TXUNDERRUN_Msk                     /*!< Transmitter data underrun */

#define I2S_POLL_STAT_RXFULL_Pos              4
#define I2S_POLL_STAT_RXFULL_Msk              (0x1UL << I2S_POLL_STAT_RXFULL_Pos)              /*!< 0x00000010 */
#define I2S_POLL_STAT_RXFULL                  I2S_POLL_STAT_RXFULL_Msk                         /*!< Receive fifo full flag */

#define I2S_POLL_STAT_RXAFULL_Pos             5
#define I2S_POLL_STAT_RXAFULL_Msk             (0x1UL << I2S_POLL_STAT_RXAFULL_Pos)             /*!< 0x00000020 */
#define I2S_POLL_STAT_RXAFULL                 I2S_POLL_STAT_RXAFULL_Msk                        /*!<  Receive fifo almost full flag */

#define I2S_POLL_STAT_RXOVERRUN_Pos           6
#define I2S_POLL_STAT_RXOVERRUN_Msk           (0x1UL << I2S_POLL_STAT_RXOVERRUN_Pos)           /*!< 0x00000040 */
#define I2S_POLL_STAT_RXOVERRUN               I2S_POLL_STAT_RXOVERRUN_Msk                      /*!< Receiver data overrun */

/******************  Bit definition for FIFO register  *******************************/
#define I2S_FIFO_Pos                          0
#define I2S_FIFO_Msk                          (0xFFFFFFFFUL << I2S_FIFO_Pos)                   /*!< 0xFFFFFFFF */
#define I2S_FIFO                              I2S_FIFO_Msk                                     /*!< I2S data fifo */
#define I2S_FIFO_0                            (0x1UL << I2S_FIFO_Pos)                          /*!< 0x00000001 */
#define I2S_FIFO_1                            (0x2UL << I2S_FIFO_Pos)                          /*!< 0x00000002 */
#define I2S_FIFO_2                            (0x4UL << I2S_FIFO_Pos)                          /*!< 0x00000004 */
#define I2S_FIFO_3                            (0x8UL << I2S_FIFO_Pos)                          /*!< 0x00000008 */
#define I2S_FIFO_4                            (0x10UL << I2S_FIFO_Pos)                         /*!< 0x00000010 */
#define I2S_FIFO_5                            (0x20UL << I2S_FIFO_Pos)                         /*!< 0x00000020 */
#define I2S_FIFO_6                            (0x40UL << I2S_FIFO_Pos)                         /*!< 0x00000040 */
#define I2S_FIFO_7                            (0x80UL << I2S_FIFO_Pos)                         /*!< 0x00000080 */
#define I2S_FIFO_8                            (0x100UL << I2S_FIFO_Pos)                        /*!< 0x00000100 */
#define I2S_FIFO_9                            (0x200UL << I2S_FIFO_Pos)                        /*!< 0x00000200 */
#define I2S_FIFO_10                           (0x400UL << I2S_FIFO_Pos)                        /*!< 0x00000400 */
#define I2S_FIFO_11                           (0x800UL << I2S_FIFO_Pos)                        /*!< 0x00000800 */
#define I2S_FIFO_12                           (0x1000UL << I2S_FIFO_Pos)                       /*!< 0x00001000 */
#define I2S_FIFO_13                           (0x2000UL << I2S_FIFO_Pos)                       /*!< 0x00002000 */
#define I2S_FIFO_14                           (0x4000UL << I2S_FIFO_Pos)                       /*!< 0x00004000 */
#define I2S_FIFO_15                           (0x8000UL << I2S_FIFO_Pos)                       /*!< 0x00008000 */
#define I2S_FIFO_16                           (0x10000UL << I2S_FIFO_Pos)                      /*!< 0x00010000 */
#define I2S_FIFO_17                           (0x20000UL << I2S_FIFO_Pos)                      /*!< 0x00020000 */
#define I2S_FIFO_18                           (0x40000UL << I2S_FIFO_Pos)                      /*!< 0x00040000 */
#define I2S_FIFO_19                           (0x80000UL << I2S_FIFO_Pos)                      /*!< 0x00080000 */
#define I2S_FIFO_20                           (0x100000UL << I2S_FIFO_Pos)                     /*!< 0x00100000 */
#define I2S_FIFO_21                           (0x200000UL << I2S_FIFO_Pos)                     /*!< 0x00200000 */
#define I2S_FIFO_22                           (0x400000UL << I2S_FIFO_Pos)                     /*!< 0x00400000 */
#define I2S_FIFO_23                           (0x800000UL << I2S_FIFO_Pos)                     /*!< 0x00800000 */
#define I2S_FIFO_24                           (0x1000000UL << I2S_FIFO_Pos)                    /*!< 0x01000000 */
#define I2S_FIFO_25                           (0x2000000UL << I2S_FIFO_Pos)                    /*!< 0x02000000 */
#define I2S_FIFO_26                           (0x4000000UL << I2S_FIFO_Pos)                    /*!< 0x04000000 */
#define I2S_FIFO_27                           (0x8000000UL << I2S_FIFO_Pos)                    /*!< 0x08000000 */
#define I2S_FIFO_28                           (0x10000000UL << I2S_FIFO_Pos)                   /*!< 0x10000000 */
#define I2S_FIFO_29                           (0x20000000UL << I2S_FIFO_Pos)                   /*!< 0x10000000 */
#define I2S_FIFO_30                           (0x40000000UL << I2S_FIFO_Pos)                   /*!< 0x40000000 */
#define I2S_FIFO_31                           (0x80000000UL << I2S_FIFO_Pos)                   /*!< 0x80000000 */



/******************  USB_OTG_HS Exported Constants *******************************/
#define USB_OTG_HS_HOST_MAX_CHANNEL_NBR       12U
#define USB_OTG_HS_MAX_IN_ENDPOINTS           6U                  /*  Including EP0  */
#define USB_OTG_HS_MAX_OUT_ENDPOINTS          6U                  /*  Including EP0  */
#define USB_OTG_HS_TOTAL_FIFO_SIZE            4096U               /*  in Bytes       */

/*************************  HCD Instances   *************************************/
#define IS_HCD_HS_ALL_INSTANCE(INSTANCE) ((INSTANCE) == USB_OTG_HS)
/*************************  PCD Instances   *************************************/
#define IS_PCD_HS_ALL_INSTANCE(INSTANCE) ((INSTANCE) == USB_OTG_HS)

/*@}*/ /* end of group __FT32F407XE_H Definitions */

#ifdef __cplusplus
}
#endif

#endif  /* __FT32F407XE_H */
