
---------- Begin Simulation Statistics ----------
final_tick                               808216487000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 215482                       # Simulator instruction rate (inst/s)
host_mem_usage                                 693756                       # Number of bytes of host memory used
host_op_rate                                   261257                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                    46.41                       # Real time elapsed on the host
host_tick_rate                            17415529139                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                    10000000                       # Number of instructions simulated
sim_ops                                      12124344                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.808216                       # Number of seconds simulated
sim_ticks                                808216487000                       # Number of ticks simulated
system.cpu.Branches                            426122                       # Number of branches fetched
system.cpu.committedInsts                    10000000                       # Number of instructions committed
system.cpu.committedOps                      12124344                       # Number of ops (including micro ops) committed
system.cpu.dtb.rdAccesses                       10862                       # TLB accesses on read requests
system.cpu.dtb.rdMisses                            18                       # TLB misses on read requests
system.cpu.dtb.wrAccesses                     8317505                       # TLB accesses on write requests
system.cpu.dtb.wrMisses                         32418                       # TLB misses on write requests
system.cpu.idle_fraction                            0                       # Percentage of idle cycles
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrAccesses                    15453717                       # TLB accesses on write requests
system.cpu.itb.wrMisses                            67                       # TLB misses on write requests
system.cpu.not_idle_fraction                        1                       # Percentage of non-idle cycles
system.cpu.numCycles                        808216487                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.num_busy_cycles                  808216487                       # Number of busy cycles
system.cpu.num_cc_register_reads              2134362                       # number of times the CC registers were read
system.cpu.num_cc_register_writes             2517605                       # number of times the CC registers were written
system.cpu.num_conditional_control_insts       423518                       # number of instructions that are conditional controls
system.cpu.num_fp_alu_accesses                7882191                       # Number of float alu accesses
system.cpu.num_fp_insts                       7882191                       # number of float instructions
system.cpu.num_fp_register_reads              7883856                       # number of times the floating registers were read
system.cpu.num_fp_register_writes                2039                       # number of times the floating registers were written
system.cpu.num_func_calls                        1627                       # number of times a function call or return occured
system.cpu.num_idle_cycles                          0                       # Number of idle cycles
system.cpu.num_int_alu_accesses              12137865                       # Number of integer alu accesses
system.cpu.num_int_insts                     12137865                       # number of integer instructions
system.cpu.num_int_register_reads            29695202                       # number of times the integer registers were read
system.cpu.num_int_register_writes            3394818                       # number of times the integer registers were written
system.cpu.num_load_insts                       10814                       # Number of load instructions
system.cpu.num_mem_refs                       8328318                       # number of memory refs
system.cpu.num_store_insts                    8317504                       # Number of store instructions
system.cpu.num_vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu.num_vec_insts                            0                       # number of vector instructions
system.cpu.num_vec_register_reads                   0                       # number of times the vector registers were read
system.cpu.num_vec_register_writes                  0                       # number of times the vector registers were written
system.cpu.op_class::No_OpClass                   851      0.01%      0.01% # Class of executed instruction
system.cpu.op_class::IntAlu                   3809124     31.38%     31.38% # Class of executed instruction
system.cpu.op_class::IntMult                      170      0.00%     31.38% # Class of executed instruction
system.cpu.op_class::IntDiv                       105      0.00%     31.38% # Class of executed instruction
system.cpu.op_class::FloatAdd                      22      0.00%     31.38% # Class of executed instruction
system.cpu.op_class::FloatCmp                       0      0.00%     31.38% # Class of executed instruction
system.cpu.op_class::FloatCvt                       0      0.00%     31.38% # Class of executed instruction
system.cpu.op_class::FloatMult                      0      0.00%     31.38% # Class of executed instruction
system.cpu.op_class::FloatMultAcc                   0      0.00%     31.38% # Class of executed instruction
system.cpu.op_class::FloatDiv                       0      0.00%     31.38% # Class of executed instruction
system.cpu.op_class::FloatMisc                      0      0.00%     31.38% # Class of executed instruction
system.cpu.op_class::FloatSqrt                      0      0.00%     31.38% # Class of executed instruction
system.cpu.op_class::SimdAdd                        0      0.00%     31.38% # Class of executed instruction
system.cpu.op_class::SimdAddAcc                     0      0.00%     31.38% # Class of executed instruction
system.cpu.op_class::SimdAlu                     1024      0.01%     31.39% # Class of executed instruction
system.cpu.op_class::SimdCmp                        0      0.00%     31.39% # Class of executed instruction
system.cpu.op_class::SimdCvt                      426      0.00%     31.40% # Class of executed instruction
system.cpu.op_class::SimdMisc                     507      0.00%     31.40% # Class of executed instruction
system.cpu.op_class::SimdMult                       0      0.00%     31.40% # Class of executed instruction
system.cpu.op_class::SimdMultAcc                    0      0.00%     31.40% # Class of executed instruction
system.cpu.op_class::SimdShift                      0      0.00%     31.40% # Class of executed instruction
system.cpu.op_class::SimdShiftAcc                   0      0.00%     31.40% # Class of executed instruction
system.cpu.op_class::SimdDiv                        0      0.00%     31.40% # Class of executed instruction
system.cpu.op_class::SimdSqrt                       0      0.00%     31.40% # Class of executed instruction
system.cpu.op_class::SimdFloatAdd                   0      0.00%     31.40% # Class of executed instruction
system.cpu.op_class::SimdFloatAlu                   0      0.00%     31.40% # Class of executed instruction
system.cpu.op_class::SimdFloatCmp                   0      0.00%     31.40% # Class of executed instruction
system.cpu.op_class::SimdFloatCvt                   2      0.00%     31.40% # Class of executed instruction
system.cpu.op_class::SimdFloatDiv                   0      0.00%     31.40% # Class of executed instruction
system.cpu.op_class::SimdFloatMisc                  0      0.00%     31.40% # Class of executed instruction
system.cpu.op_class::SimdFloatMult                  0      0.00%     31.40% # Class of executed instruction
system.cpu.op_class::SimdFloatMultAcc               0      0.00%     31.40% # Class of executed instruction
system.cpu.op_class::SimdFloatSqrt                  0      0.00%     31.40% # Class of executed instruction
system.cpu.op_class::SimdReduceAdd                  0      0.00%     31.40% # Class of executed instruction
system.cpu.op_class::SimdReduceAlu                  0      0.00%     31.40% # Class of executed instruction
system.cpu.op_class::SimdReduceCmp                  0      0.00%     31.40% # Class of executed instruction
system.cpu.op_class::SimdFloatReduceAdd             0      0.00%     31.40% # Class of executed instruction
system.cpu.op_class::SimdFloatReduceCmp             0      0.00%     31.40% # Class of executed instruction
system.cpu.op_class::SimdAes                        0      0.00%     31.40% # Class of executed instruction
system.cpu.op_class::SimdAesMix                     0      0.00%     31.40% # Class of executed instruction
system.cpu.op_class::SimdSha1Hash                   0      0.00%     31.40% # Class of executed instruction
system.cpu.op_class::SimdSha1Hash2                  0      0.00%     31.40% # Class of executed instruction
system.cpu.op_class::SimdSha256Hash                 0      0.00%     31.40% # Class of executed instruction
system.cpu.op_class::SimdSha256Hash2                0      0.00%     31.40% # Class of executed instruction
system.cpu.op_class::SimdShaSigma2                  0      0.00%     31.40% # Class of executed instruction
system.cpu.op_class::SimdShaSigma3                  0      0.00%     31.40% # Class of executed instruction
system.cpu.op_class::SimdPredAlu                    0      0.00%     31.40% # Class of executed instruction
system.cpu.op_class::MemRead                    10444      0.09%     31.49% # Class of executed instruction
system.cpu.op_class::MemWrite                  437732      3.61%     35.09% # Class of executed instruction
system.cpu.op_class::FloatMemRead                 370      0.00%     35.10% # Class of executed instruction
system.cpu.op_class::FloatMemWrite            7879772     64.90%    100.00% # Class of executed instruction
system.cpu.op_class::IprAccess                      0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::InstPrefetch                   0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::total                   12140549                       # Class of executed instruction
system.cpu.workload.numSyscalls                    36                       # Number of system calls
system.l2bar.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.l2bar.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.l2bar.snoop_filter.hit_single_requests      1037118                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.l2bar.snoop_filter.hit_single_snoops         1484                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.l2bar.snoop_filter.tot_requests        2075141                       # Total number of requests made to the snoop filter.
system.l2bar.snoop_filter.tot_snoops             1484                       # Total number of snoops made to the snoop filter.
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests      1021094                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests       2058965                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.membus.trans_dist::ReadResp                920                       # Transaction distribution
system.membus.trans_dist::WritebackDirty      1020643                       # Transaction distribution
system.membus.trans_dist::CleanEvict              451                       # Transaction distribution
system.membus.trans_dist::ReadExReq           1036951                       # Transaction distribution
system.membus.trans_dist::ReadExResp          1036951                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq           920                       # Transaction distribution
system.membus.pkt_count_system.DynamicCache.mem_side::system.mem_delay-slave      3096836                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.DynamicCache.mem_side::total      3096836                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                3096836                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.DynamicCache.mem_side::system.mem_delay-slave    131744896                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.DynamicCache.mem_side::total    131744896                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total               131744896                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples           1037871                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                 1037871    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total             1037871                       # Request fanout histogram
system.membus.reqLayer0.occupancy          6141537000                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               0.8                       # Layer utilization (%)
system.membus.respLayer0.occupancy         5491895000                       # Layer occupancy (ticks)
system.membus.respLayer0.utilization              0.7                       # Layer utilization (%)
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED 808216487000                       # Cumulative time (in ticks) in various power states
system.icache.demand_hits::.cpu.inst         15452837                       # number of demand (read+write) hits
system.icache.demand_hits::total             15452837                       # number of demand (read+write) hits
system.icache.overall_hits::.cpu.inst        15452837                       # number of overall hits
system.icache.overall_hits::total            15452837                       # number of overall hits
system.icache.demand_misses::.cpu.inst            880                       # number of demand (read+write) misses
system.icache.demand_misses::total                880                       # number of demand (read+write) misses
system.icache.overall_misses::.cpu.inst           880                       # number of overall misses
system.icache.overall_misses::total               880                       # number of overall misses
system.icache.demand_miss_latency::.cpu.inst    551518000                       # number of demand (read+write) miss cycles
system.icache.demand_miss_latency::total    551518000                       # number of demand (read+write) miss cycles
system.icache.overall_miss_latency::.cpu.inst    551518000                       # number of overall miss cycles
system.icache.overall_miss_latency::total    551518000                       # number of overall miss cycles
system.icache.demand_accesses::.cpu.inst     15453717                       # number of demand (read+write) accesses
system.icache.demand_accesses::total         15453717                       # number of demand (read+write) accesses
system.icache.overall_accesses::.cpu.inst     15453717                       # number of overall (read+write) accesses
system.icache.overall_accesses::total        15453717                       # number of overall (read+write) accesses
system.icache.demand_miss_rate::.cpu.inst     0.000057                       # miss rate for demand accesses
system.icache.demand_miss_rate::total        0.000057                       # miss rate for demand accesses
system.icache.overall_miss_rate::.cpu.inst     0.000057                       # miss rate for overall accesses
system.icache.overall_miss_rate::total       0.000057                       # miss rate for overall accesses
system.icache.demand_avg_miss_latency::.cpu.inst       626725                       # average overall miss latency
system.icache.demand_avg_miss_latency::total       626725                       # average overall miss latency
system.icache.overall_avg_miss_latency::.cpu.inst       626725                       # average overall miss latency
system.icache.overall_avg_miss_latency::total       626725                       # average overall miss latency
system.icache.blocked_cycles::no_mshrs              0                       # number of cycles access was blocked
system.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.icache.blocked::no_mshrs                     0                       # number of cycles access was blocked
system.icache.blocked::no_targets                   0                       # number of cycles access was blocked
system.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.icache.demand_mshr_misses::.cpu.inst          880                       # number of demand (read+write) MSHR misses
system.icache.demand_mshr_misses::total           880                       # number of demand (read+write) MSHR misses
system.icache.overall_mshr_misses::.cpu.inst          880                       # number of overall MSHR misses
system.icache.overall_mshr_misses::total          880                       # number of overall MSHR misses
system.icache.demand_mshr_miss_latency::.cpu.inst    549758000                       # number of demand (read+write) MSHR miss cycles
system.icache.demand_mshr_miss_latency::total    549758000                       # number of demand (read+write) MSHR miss cycles
system.icache.overall_mshr_miss_latency::.cpu.inst    549758000                       # number of overall MSHR miss cycles
system.icache.overall_mshr_miss_latency::total    549758000                       # number of overall MSHR miss cycles
system.icache.demand_mshr_miss_rate::.cpu.inst     0.000057                       # mshr miss rate for demand accesses
system.icache.demand_mshr_miss_rate::total     0.000057                       # mshr miss rate for demand accesses
system.icache.overall_mshr_miss_rate::.cpu.inst     0.000057                       # mshr miss rate for overall accesses
system.icache.overall_mshr_miss_rate::total     0.000057                       # mshr miss rate for overall accesses
system.icache.demand_avg_mshr_miss_latency::.cpu.inst       624725                       # average overall mshr miss latency
system.icache.demand_avg_mshr_miss_latency::total       624725                       # average overall mshr miss latency
system.icache.overall_avg_mshr_miss_latency::.cpu.inst       624725                       # average overall mshr miss latency
system.icache.overall_avg_mshr_miss_latency::total       624725                       # average overall mshr miss latency
system.icache.replacements                        487                       # number of replacements
system.icache.ReadReq_hits::.cpu.inst        15452837                       # number of ReadReq hits
system.icache.ReadReq_hits::total            15452837                       # number of ReadReq hits
system.icache.ReadReq_misses::.cpu.inst           880                       # number of ReadReq misses
system.icache.ReadReq_misses::total               880                       # number of ReadReq misses
system.icache.ReadReq_miss_latency::.cpu.inst    551518000                       # number of ReadReq miss cycles
system.icache.ReadReq_miss_latency::total    551518000                       # number of ReadReq miss cycles
system.icache.ReadReq_accesses::.cpu.inst     15453717                       # number of ReadReq accesses(hits+misses)
system.icache.ReadReq_accesses::total        15453717                       # number of ReadReq accesses(hits+misses)
system.icache.ReadReq_miss_rate::.cpu.inst     0.000057                       # miss rate for ReadReq accesses
system.icache.ReadReq_miss_rate::total       0.000057                       # miss rate for ReadReq accesses
system.icache.ReadReq_avg_miss_latency::.cpu.inst       626725                       # average ReadReq miss latency
system.icache.ReadReq_avg_miss_latency::total       626725                       # average ReadReq miss latency
system.icache.ReadReq_mshr_misses::.cpu.inst          880                       # number of ReadReq MSHR misses
system.icache.ReadReq_mshr_misses::total          880                       # number of ReadReq MSHR misses
system.icache.ReadReq_mshr_miss_latency::.cpu.inst    549758000                       # number of ReadReq MSHR miss cycles
system.icache.ReadReq_mshr_miss_latency::total    549758000                       # number of ReadReq MSHR miss cycles
system.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.000057                       # mshr miss rate for ReadReq accesses
system.icache.ReadReq_mshr_miss_rate::total     0.000057                       # mshr miss rate for ReadReq accesses
system.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst       624725                       # average ReadReq mshr miss latency
system.icache.ReadReq_avg_mshr_miss_latency::total       624725                       # average ReadReq mshr miss latency
system.icache.power_state.pwrStateResidencyTicks::UNDEFINED 808216487000                       # Cumulative time (in ticks) in various power states
system.icache.tags.tagsinuse               392.830199                       # Cycle average of tags in use
system.icache.tags.total_refs                15453717                       # Total number of references to valid blocks.
system.icache.tags.sampled_refs                   880                       # Sample count of references to valid blocks.
system.icache.tags.avg_refs              17561.042045                       # Average number of references to valid blocks.
system.icache.tags.warmup_cycle                729000                       # Cycle when the warmup percentage was hit.
system.icache.tags.occ_blocks::.cpu.inst   392.830199                       # Average occupied blocks per requestor
system.icache.tags.occ_percent::.cpu.inst     0.767246                       # Average percentage of cache occupancy
system.icache.tags.occ_percent::total        0.767246                       # Average percentage of cache occupancy
system.icache.tags.occ_task_id_blocks::1024          393                       # Occupied blocks per task id
system.icache.tags.age_task_id_blocks_1024::4          393                       # Occupied blocks per task id
system.icache.tags.occ_task_id_percent::1024     0.767578                       # Percentage of cache occupancy per task id
system.icache.tags.tag_accesses              15454597                       # Number of tag accesses
system.icache.tags.data_accesses             15454597                       # Number of data accesses
system.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 808216487000                       # Cumulative time (in ticks) in various power states
system.mem_delay.power_state.pwrStateResidencyTicks::UNDEFINED 808216487000                       # Cumulative time (in ticks) in various power states
system.mem_ctrl.bytes_read::.cpu.inst           48128                       # Number of bytes read from this memory
system.mem_ctrl.bytes_read::.cpu.data        66375616                       # Number of bytes read from this memory
system.mem_ctrl.bytes_read::total            66423744                       # Number of bytes read from this memory
system.mem_ctrl.bytes_inst_read::.cpu.inst        48128                       # Number of instructions bytes read from this memory
system.mem_ctrl.bytes_inst_read::total          48128                       # Number of instructions bytes read from this memory
system.mem_ctrl.bytes_written::.writebacks     65321088                       # Number of bytes written to this memory
system.mem_ctrl.bytes_written::total         65321088                       # Number of bytes written to this memory
system.mem_ctrl.num_reads::.cpu.inst              752                       # Number of read requests responded to by this memory
system.mem_ctrl.num_reads::.cpu.data          1037119                       # Number of read requests responded to by this memory
system.mem_ctrl.num_reads::total              1037871                       # Number of read requests responded to by this memory
system.mem_ctrl.num_writes::.writebacks       1020642                       # Number of write requests responded to by this memory
system.mem_ctrl.num_writes::total             1020642                       # Number of write requests responded to by this memory
system.mem_ctrl.bw_read::.cpu.inst              59548                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_read::.cpu.data           82126036                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_read::total               82185584                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_inst_read::.cpu.inst         59548                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_inst_read::total             59548                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_write::.writebacks        80821276                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_write::total              80821276                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_total::.writebacks        80821276                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::.cpu.inst             59548                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::.cpu.data          82126036                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::total             163006860                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.avgPriority_.writebacks::samples   1020642.00                       # Average QoS priority value for accepted requests
system.mem_ctrl.avgPriority_.cpu.inst::samples       752.00                       # Average QoS priority value for accepted requests
system.mem_ctrl.avgPriority_.cpu.data::samples   1037119.00                       # Average QoS priority value for accepted requests
system.mem_ctrl.priorityMinLatency       0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrl.priorityMaxLatency       0.000688208500                       # per QoS priority maximum request to response latency (s)
system.mem_ctrl.numReadWriteTurnArounds         56701                       # Number of turnarounds from READ to WRITE
system.mem_ctrl.numWriteReadTurnArounds         56701                       # Number of turnarounds from WRITE to READ
system.mem_ctrl.numStayReadState              3303984                       # Number of times bus staying in READ state
system.mem_ctrl.numStayWriteState              963917                       # Number of times bus staying in WRITE state
system.mem_ctrl.readReqs                      1037871                       # Number of read requests accepted
system.mem_ctrl.writeReqs                     1020642                       # Number of write requests accepted
system.mem_ctrl.readBursts                    1037871                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrl.writeBursts                   1020642                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrl.servicedByWrQ                       0                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrl.mergedWrBursts                      0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrl.neitherReadNorWriteReqs             0                       # Number of requests that are neither read nor write
system.mem_ctrl.perBankRdBursts::0              64893                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::1              64855                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::2              64858                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::3              64842                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::4              64972                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::5              64837                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::6              64818                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::7              64831                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::8              64837                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::9              64836                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::10             64869                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::11             64919                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::12             64900                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::13             64909                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::14             64891                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::15             64804                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::0              63746                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::1              63762                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::2              63784                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::3              63754                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::4              63807                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::5              63761                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::6              63762                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::7              63744                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::8              63744                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::9              63811                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::10             63809                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::11             63872                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::12             63872                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::13             63840                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::14             63806                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::15             63744                       # Per bank write bursts
system.mem_ctrl.avgRdQLen                        1.00                       # Average read queue length when enqueuing
system.mem_ctrl.avgWrQLen                       24.13                       # Average write queue length when enqueuing
system.mem_ctrl.totQLat                   18559263750                       # Total ticks spent queuing
system.mem_ctrl.totBusLat                  5189355000                       # Total ticks spent in databus transfers
system.mem_ctrl.totMemAccLat              38019345000                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrl.avgQLat                      17882.05                       # Average queueing delay per DRAM burst
system.mem_ctrl.avgBusLat                     5000.00                       # Average bus latency per DRAM burst
system.mem_ctrl.avgMemAccLat                 36632.05                       # Average memory access latency per DRAM burst
system.mem_ctrl.numRdRetry                          0                       # Number of times read queue was full causing retry
system.mem_ctrl.numWrRetry                          0                       # Number of times write queue was full causing retry
system.mem_ctrl.readRowHits                    870393                       # Number of row buffer hits during reads
system.mem_ctrl.writeRowHits                   905975                       # Number of row buffer hits during writes
system.mem_ctrl.readRowHitRate                  83.86                       # Row buffer hit rate for reads
system.mem_ctrl.writeRowHitRate                 88.77                       # Row buffer hit rate for writes
system.mem_ctrl.readPktSize::0                      0                       # Read request sizes (log2)
system.mem_ctrl.readPktSize::1                      0                       # Read request sizes (log2)
system.mem_ctrl.readPktSize::2                      0                       # Read request sizes (log2)
system.mem_ctrl.readPktSize::3                      0                       # Read request sizes (log2)
system.mem_ctrl.readPktSize::4                      0                       # Read request sizes (log2)
system.mem_ctrl.readPktSize::5                      0                       # Read request sizes (log2)
system.mem_ctrl.readPktSize::6                1037871                       # Read request sizes (log2)
system.mem_ctrl.writePktSize::0                     0                       # Write request sizes (log2)
system.mem_ctrl.writePktSize::1                     0                       # Write request sizes (log2)
system.mem_ctrl.writePktSize::2                     0                       # Write request sizes (log2)
system.mem_ctrl.writePktSize::3                     0                       # Write request sizes (log2)
system.mem_ctrl.writePktSize::4                     0                       # Write request sizes (log2)
system.mem_ctrl.writePktSize::5                     0                       # Write request sizes (log2)
system.mem_ctrl.writePktSize::6               1020642                       # Write request sizes (log2)
system.mem_ctrl.rdQLenPdf::0                  1037871                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::1                        0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::2                        0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::3                        0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::4                        0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::5                        0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::6                        0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::7                        0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::8                        0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::9                        0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::10                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::11                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::12                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::13                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::14                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::15                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::16                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::17                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::18                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::19                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::20                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::21                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::22                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::23                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::24                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::25                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::26                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::27                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::28                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::29                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::30                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::31                       0                       # What read queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::0                        1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::1                        1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::2                        1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::3                        1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::4                        1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::5                        1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::6                        1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::7                        1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::8                        1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::9                        1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::10                       1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::11                       1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::12                       1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::13                       1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::14                       1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::15                   56702                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::16                   56702                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::17                   56702                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::18                   56702                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::19                   56702                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::20                   56702                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::21                   56702                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::22                   56702                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::23                   56702                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::24                   56701                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::25                   56701                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::26                   56701                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::27                   56701                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::28                   56701                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::29                   56701                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::30                   56701                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::31                   56701                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::32                   56701                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::33                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::34                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::35                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::36                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::37                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::38                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::39                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::40                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::41                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::42                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::43                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::44                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::45                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::46                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::47                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::48                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::49                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::50                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::51                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::52                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::53                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::54                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::55                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::56                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::57                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::58                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::59                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::60                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::61                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::62                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::63                       0                       # What write queue length does an incoming req see
system.mem_ctrl.bytesPerActivate::samples       282120                       # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::mean     466.974961                       # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::gmean    334.544148                       # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::stdev    331.164880                       # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::0-127         26768      9.49%      9.49% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::128-255        76749     27.20%     36.69% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::256-383        27212      9.65%     46.34% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::384-511        25775      9.14%     55.47% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::512-639        24866      8.81%     64.29% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::640-767        45822     16.24%     80.53% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::768-895         1775      0.63%     81.16% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::896-1023         2658      0.94%     82.10% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::1024-1151        50495     17.90%    100.00% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::total        282120                       # Bytes accessed per row activation
system.mem_ctrl.rdPerTurnAround::samples        56701                       # Reads before turning the bus around for writes
system.mem_ctrl.rdPerTurnAround::mean       18.304104                       # Reads before turning the bus around for writes
system.mem_ctrl.rdPerTurnAround::gmean      18.007798                       # Reads before turning the bus around for writes
system.mem_ctrl.rdPerTurnAround::stdev      67.107278                       # Reads before turning the bus around for writes
system.mem_ctrl.rdPerTurnAround::0-511          56700    100.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrl.rdPerTurnAround::15872-16383            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrl.rdPerTurnAround::total          56701                       # Reads before turning the bus around for writes
system.mem_ctrl.wrPerTurnAround::samples        56701                       # Writes before turning the bus around for reads
system.mem_ctrl.wrPerTurnAround::mean              18                       # Writes before turning the bus around for reads
system.mem_ctrl.wrPerTurnAround::gmean      18.000000                       # Writes before turning the bus around for reads
system.mem_ctrl.wrPerTurnAround::18             56701    100.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrl.wrPerTurnAround::total          56701                       # Writes before turning the bus around for reads
system.mem_ctrl.bytesReadDRAM                66423744                       # Total number of bytes read from DRAM
system.mem_ctrl.bytesReadWrQ                        0                       # Total number of bytes read from write queue
system.mem_ctrl.bytesWritten                 65319552                       # Total number of bytes written to DRAM
system.mem_ctrl.bytesReadSys                 66423744                       # Total read bytes from the system interface side
system.mem_ctrl.bytesWrittenSys              65321088                       # Total written bytes from the system interface side
system.mem_ctrl.avgRdBW                         82.19                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrl.avgWrBW                         80.82                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrl.avgRdBWSys                      82.19                       # Average system read bandwidth in MiByte/s
system.mem_ctrl.avgWrBWSys                      80.82                       # Average system write bandwidth in MiByte/s
system.mem_ctrl.peakBW                       12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrl.busUtil                          1.27                       # Data bus utilization in percentage
system.mem_ctrl.busUtilRead                      0.64                       # Data bus utilization in percentage for reads
system.mem_ctrl.busUtilWrite                     0.63                       # Data bus utilization in percentage for writes
system.mem_ctrl.totGap                   808215732000                       # Total gap between requests
system.mem_ctrl.avgGap                      392621.15                       # Average gap between requests
system.mem_ctrl.masterReadBytes::.cpu.inst        48128                       # Per-master bytes read from memory
system.mem_ctrl.masterReadBytes::.cpu.data     66375616                       # Per-master bytes read from memory
system.mem_ctrl.masterWriteBytes::.writebacks     65319552                       # Per-master bytes write to memory
system.mem_ctrl.masterReadRate::.cpu.inst 59548.401664812853                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrl.masterReadRate::.cpu.data 82126035.619958832860                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrl.masterWriteRate::.writebacks 80819375.811619639397                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrl.masterReadAccesses::.cpu.inst          752                       # Per-master read serviced memory accesses
system.mem_ctrl.masterReadAccesses::.cpu.data      1037119                       # Per-master read serviced memory accesses
system.mem_ctrl.masterWriteAccesses::.writebacks      1020642                       # Per-master write serviced memory accesses
system.mem_ctrl.masterReadTotalLat::.cpu.inst     21963250                       # Per-master read total memory access latency
system.mem_ctrl.masterReadTotalLat::.cpu.data  37997381750                       # Per-master read total memory access latency
system.mem_ctrl.masterWriteTotalLat::.writebacks 18789009451250                       # Per-master write total memory access latency
system.mem_ctrl.masterReadAvgLat::.cpu.inst     29206.45                       # Per-master read average memory access latency
system.mem_ctrl.masterReadAvgLat::.cpu.data     36637.44                       # Per-master read average memory access latency
system.mem_ctrl.masterWriteAvgLat::.writebacks  18409010.65                       # Per-master write average memory access latency
system.mem_ctrl.pageHitRate                     86.29                       # Row buffer hit rate, read and write combined
system.mem_ctrl.rank1.actEnergy            1006911360                       # Energy for activate commands per rank (pJ)
system.mem_ctrl.rank1.preEnergy             535182285                       # Energy for precharge commands per rank (pJ)
system.mem_ctrl.rank1.readEnergy           3705410100                       # Energy for read commands per rank (pJ)
system.mem_ctrl.rank1.writeEnergy          2664799560                       # Energy for write commands per rank (pJ)
system.mem_ctrl.rank1.refreshEnergy      63799632000.000008                       # Energy for refresh commands per rank (pJ)
system.mem_ctrl.rank1.actBackEnergy      190723158240                       # Energy for active background per rank (pJ)
system.mem_ctrl.rank1.preBackEnergy      149746155840                       # Energy for precharge background per rank (pJ)
system.mem_ctrl.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrl.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrl.rank1.selfRefreshEnergy             0                       # Energy for self refresh per rank (pJ)
system.mem_ctrl.rank1.totalEnergy        412181249385                       # Total energy per rank (pJ)
system.mem_ctrl.rank1.averagePower         509.988668                       # Core power per rank (mW)
system.mem_ctrl.rank1.totalIdleTime                 0                       # Total Idle time Per DRAM Rank
system.mem_ctrl.rank1.memoryStateTime::IDLE 386882951750                       # Time in different power states
system.mem_ctrl.rank1.memoryStateTime::REF  26988000000                       # Time in different power states
system.mem_ctrl.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrl.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrl.rank1.memoryStateTime::ACT 394345535250                       # Time in different power states
system.mem_ctrl.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrl.rank0.actEnergy            1007432580                       # Energy for activate commands per rank (pJ)
system.mem_ctrl.rank0.preEnergy             535463115                       # Energy for precharge commands per rank (pJ)
system.mem_ctrl.rank0.readEnergy           3704988840                       # Energy for read commands per rank (pJ)
system.mem_ctrl.rank0.writeEnergy          2662826400                       # Energy for write commands per rank (pJ)
system.mem_ctrl.rank0.refreshEnergy      63799632000.000008                       # Energy for refresh commands per rank (pJ)
system.mem_ctrl.rank0.actBackEnergy      190699665120                       # Energy for active background per rank (pJ)
system.mem_ctrl.rank0.preBackEnergy      149765939520                       # Energy for precharge background per rank (pJ)
system.mem_ctrl.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrl.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrl.rank0.selfRefreshEnergy             0                       # Energy for self refresh per rank (pJ)
system.mem_ctrl.rank0.totalEnergy        412175947575                       # Total energy per rank (pJ)
system.mem_ctrl.rank0.averagePower         509.982108                       # Core power per rank (mW)
system.mem_ctrl.rank0.totalIdleTime                 0                       # Total Idle time Per DRAM Rank
system.mem_ctrl.rank0.memoryStateTime::IDLE 386935526500                       # Time in different power states
system.mem_ctrl.rank0.memoryStateTime::REF  26988000000                       # Time in different power states
system.mem_ctrl.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrl.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrl.rank0.memoryStateTime::ACT 394292960500                       # Time in different power states
system.mem_ctrl.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrl.power_state.pwrStateResidencyTicks::UNDEFINED 808216487000                       # Cumulative time (in ticks) in various power states
system.l2cache.demand_hits::.cpu.inst             113                       # number of demand (read+write) hits
system.l2cache.demand_hits::.cpu.data              24                       # number of demand (read+write) hits
system.l2cache.demand_hits::total                 137                       # number of demand (read+write) hits
system.l2cache.overall_hits::.cpu.inst            113                       # number of overall hits
system.l2cache.overall_hits::.cpu.data             24                       # number of overall hits
system.l2cache.overall_hits::total                137                       # number of overall hits
system.l2cache.demand_misses::.cpu.inst           767                       # number of demand (read+write) misses
system.l2cache.demand_misses::.cpu.data       1037119                       # number of demand (read+write) misses
system.l2cache.demand_misses::total           1037886                       # number of demand (read+write) misses
system.l2cache.overall_misses::.cpu.inst          767                       # number of overall misses
system.l2cache.overall_misses::.cpu.data      1037119                       # number of overall misses
system.l2cache.overall_misses::total          1037886                       # number of overall misses
system.l2cache.demand_miss_latency::.cpu.inst    544742000                       # number of demand (read+write) miss cycles
system.l2cache.demand_miss_latency::.cpu.data 757023126000                       # number of demand (read+write) miss cycles
system.l2cache.demand_miss_latency::total 757567868000                       # number of demand (read+write) miss cycles
system.l2cache.overall_miss_latency::.cpu.inst    544742000                       # number of overall miss cycles
system.l2cache.overall_miss_latency::.cpu.data 757023126000                       # number of overall miss cycles
system.l2cache.overall_miss_latency::total 757567868000                       # number of overall miss cycles
system.l2cache.demand_accesses::.cpu.inst          880                       # number of demand (read+write) accesses
system.l2cache.demand_accesses::.cpu.data      1037143                       # number of demand (read+write) accesses
system.l2cache.demand_accesses::total         1038023                       # number of demand (read+write) accesses
system.l2cache.overall_accesses::.cpu.inst          880                       # number of overall (read+write) accesses
system.l2cache.overall_accesses::.cpu.data      1037143                       # number of overall (read+write) accesses
system.l2cache.overall_accesses::total        1038023                       # number of overall (read+write) accesses
system.l2cache.demand_miss_rate::.cpu.inst     0.871591                       # miss rate for demand accesses
system.l2cache.demand_miss_rate::.cpu.data     0.999977                       # miss rate for demand accesses
system.l2cache.demand_miss_rate::total       0.999868                       # miss rate for demand accesses
system.l2cache.overall_miss_rate::.cpu.inst     0.871591                       # miss rate for overall accesses
system.l2cache.overall_miss_rate::.cpu.data     0.999977                       # miss rate for overall accesses
system.l2cache.overall_miss_rate::total      0.999868                       # miss rate for overall accesses
system.l2cache.demand_avg_miss_latency::.cpu.inst 710224.250326                       # average overall miss latency
system.l2cache.demand_avg_miss_latency::.cpu.data 729928.895334                       # average overall miss latency
system.l2cache.demand_avg_miss_latency::total 729914.333559                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::.cpu.inst 710224.250326                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::.cpu.data 729928.895334                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::total 729914.333559                       # average overall miss latency
system.l2cache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.l2cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.l2cache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.l2cache.blocked::no_targets                  0                       # number of cycles access was blocked
system.l2cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.l2cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2cache.writebacks::.writebacks        1032931                       # number of writebacks
system.l2cache.writebacks::total              1032931                       # number of writebacks
system.l2cache.demand_mshr_misses::.cpu.inst          767                       # number of demand (read+write) MSHR misses
system.l2cache.demand_mshr_misses::.cpu.data      1037119                       # number of demand (read+write) MSHR misses
system.l2cache.demand_mshr_misses::total      1037886                       # number of demand (read+write) MSHR misses
system.l2cache.overall_mshr_misses::.cpu.inst          767                       # number of overall MSHR misses
system.l2cache.overall_mshr_misses::.cpu.data      1037119                       # number of overall MSHR misses
system.l2cache.overall_mshr_misses::total      1037886                       # number of overall MSHR misses
system.l2cache.demand_mshr_miss_latency::.cpu.inst    529402000                       # number of demand (read+write) MSHR miss cycles
system.l2cache.demand_mshr_miss_latency::.cpu.data 736280746000                       # number of demand (read+write) MSHR miss cycles
system.l2cache.demand_mshr_miss_latency::total 736810148000                       # number of demand (read+write) MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::.cpu.inst    529402000                       # number of overall MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::.cpu.data 736280746000                       # number of overall MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::total 736810148000                       # number of overall MSHR miss cycles
system.l2cache.demand_mshr_miss_rate::.cpu.inst     0.871591                       # mshr miss rate for demand accesses
system.l2cache.demand_mshr_miss_rate::.cpu.data     0.999977                       # mshr miss rate for demand accesses
system.l2cache.demand_mshr_miss_rate::total     0.999868                       # mshr miss rate for demand accesses
system.l2cache.overall_mshr_miss_rate::.cpu.inst     0.871591                       # mshr miss rate for overall accesses
system.l2cache.overall_mshr_miss_rate::.cpu.data     0.999977                       # mshr miss rate for overall accesses
system.l2cache.overall_mshr_miss_rate::total     0.999868                       # mshr miss rate for overall accesses
system.l2cache.demand_avg_mshr_miss_latency::.cpu.inst 690224.250326                       # average overall mshr miss latency
system.l2cache.demand_avg_mshr_miss_latency::.cpu.data 709928.895334                       # average overall mshr miss latency
system.l2cache.demand_avg_mshr_miss_latency::total 709914.333559                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::.cpu.inst 690224.250326                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::.cpu.data 709928.895334                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::total 709914.333559                       # average overall mshr miss latency
system.l2cache.replacements                   1033857                       # number of replacements
system.l2cache.WritebackDirty_hits::.writebacks      1036534                       # number of WritebackDirty hits
system.l2cache.WritebackDirty_hits::total      1036534                       # number of WritebackDirty hits
system.l2cache.WritebackDirty_accesses::.writebacks      1036534                       # number of WritebackDirty accesses(hits+misses)
system.l2cache.WritebackDirty_accesses::total      1036534                       # number of WritebackDirty accesses(hits+misses)
system.l2cache.CleanEvict_mshr_misses::.writebacks           70                       # number of CleanEvict MSHR misses
system.l2cache.CleanEvict_mshr_misses::total           70                       # number of CleanEvict MSHR misses
system.l2cache.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2cache.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2cache.ReadExReq_hits::.cpu.data            5                       # number of ReadExReq hits
system.l2cache.ReadExReq_hits::total                5                       # number of ReadExReq hits
system.l2cache.ReadExReq_misses::.cpu.data      1036951                       # number of ReadExReq misses
system.l2cache.ReadExReq_misses::total        1036951                       # number of ReadExReq misses
system.l2cache.ReadExReq_miss_latency::.cpu.data 756901450000                       # number of ReadExReq miss cycles
system.l2cache.ReadExReq_miss_latency::total 756901450000                       # number of ReadExReq miss cycles
system.l2cache.ReadExReq_accesses::.cpu.data      1036956                       # number of ReadExReq accesses(hits+misses)
system.l2cache.ReadExReq_accesses::total      1036956                       # number of ReadExReq accesses(hits+misses)
system.l2cache.ReadExReq_miss_rate::.cpu.data     0.999995                       # miss rate for ReadExReq accesses
system.l2cache.ReadExReq_miss_rate::total     0.999995                       # miss rate for ReadExReq accesses
system.l2cache.ReadExReq_avg_miss_latency::.cpu.data 729929.813463                       # average ReadExReq miss latency
system.l2cache.ReadExReq_avg_miss_latency::total 729929.813463                       # average ReadExReq miss latency
system.l2cache.ReadExReq_mshr_misses::.cpu.data      1036951                       # number of ReadExReq MSHR misses
system.l2cache.ReadExReq_mshr_misses::total      1036951                       # number of ReadExReq MSHR misses
system.l2cache.ReadExReq_mshr_miss_latency::.cpu.data 736162430000                       # number of ReadExReq MSHR miss cycles
system.l2cache.ReadExReq_mshr_miss_latency::total 736162430000                       # number of ReadExReq MSHR miss cycles
system.l2cache.ReadExReq_mshr_miss_rate::.cpu.data     0.999995                       # mshr miss rate for ReadExReq accesses
system.l2cache.ReadExReq_mshr_miss_rate::total     0.999995                       # mshr miss rate for ReadExReq accesses
system.l2cache.ReadExReq_avg_mshr_miss_latency::.cpu.data 709929.813463                       # average ReadExReq mshr miss latency
system.l2cache.ReadExReq_avg_mshr_miss_latency::total 709929.813463                       # average ReadExReq mshr miss latency
system.l2cache.ReadSharedReq_hits::.cpu.inst          113                       # number of ReadSharedReq hits
system.l2cache.ReadSharedReq_hits::.cpu.data           19                       # number of ReadSharedReq hits
system.l2cache.ReadSharedReq_hits::total          132                       # number of ReadSharedReq hits
system.l2cache.ReadSharedReq_misses::.cpu.inst          767                       # number of ReadSharedReq misses
system.l2cache.ReadSharedReq_misses::.cpu.data          168                       # number of ReadSharedReq misses
system.l2cache.ReadSharedReq_misses::total          935                       # number of ReadSharedReq misses
system.l2cache.ReadSharedReq_miss_latency::.cpu.inst    544742000                       # number of ReadSharedReq miss cycles
system.l2cache.ReadSharedReq_miss_latency::.cpu.data    121676000                       # number of ReadSharedReq miss cycles
system.l2cache.ReadSharedReq_miss_latency::total    666418000                       # number of ReadSharedReq miss cycles
system.l2cache.ReadSharedReq_accesses::.cpu.inst          880                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.ReadSharedReq_accesses::.cpu.data          187                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.ReadSharedReq_accesses::total         1067                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.ReadSharedReq_miss_rate::.cpu.inst     0.871591                       # miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_miss_rate::.cpu.data     0.898396                       # miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_miss_rate::total     0.876289                       # miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_avg_miss_latency::.cpu.inst 710224.250326                       # average ReadSharedReq miss latency
system.l2cache.ReadSharedReq_avg_miss_latency::.cpu.data 724261.904762                       # average ReadSharedReq miss latency
system.l2cache.ReadSharedReq_avg_miss_latency::total 712746.524064                       # average ReadSharedReq miss latency
system.l2cache.ReadSharedReq_mshr_misses::.cpu.inst          767                       # number of ReadSharedReq MSHR misses
system.l2cache.ReadSharedReq_mshr_misses::.cpu.data          168                       # number of ReadSharedReq MSHR misses
system.l2cache.ReadSharedReq_mshr_misses::total          935                       # number of ReadSharedReq MSHR misses
system.l2cache.ReadSharedReq_mshr_miss_latency::.cpu.inst    529402000                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_latency::.cpu.data    118316000                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_latency::total    647718000                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_rate::.cpu.inst     0.871591                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_mshr_miss_rate::.cpu.data     0.898396                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_mshr_miss_rate::total     0.876289                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::.cpu.inst 690224.250326                       # average ReadSharedReq mshr miss latency
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 704261.904762                       # average ReadSharedReq mshr miss latency
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::total 692746.524064                       # average ReadSharedReq mshr miss latency
system.l2cache.power_state.pwrStateResidencyTicks::UNDEFINED 808216487000                       # Cumulative time (in ticks) in various power states
system.l2cache.tags.tagsinuse             4085.906911                       # Cycle average of tags in use
system.l2cache.tags.total_refs                2075071                       # Total number of references to valid blocks.
system.l2cache.tags.sampled_refs              1037953                       # Sample count of references to valid blocks.
system.l2cache.tags.avg_refs                 1.999196                       # Average number of references to valid blocks.
system.l2cache.tags.warmup_cycle               708000                       # Cycle when the warmup percentage was hit.
system.l2cache.tags.occ_blocks::.writebacks     0.192334                       # Average occupied blocks per requestor
system.l2cache.tags.occ_blocks::.cpu.inst     1.673047                       # Average occupied blocks per requestor
system.l2cache.tags.occ_blocks::.cpu.data  4084.041530                       # Average occupied blocks per requestor
system.l2cache.tags.occ_percent::.writebacks     0.000047                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::.cpu.inst     0.000408                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::.cpu.data     0.997080                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::total       0.997536                       # Average percentage of cache occupancy
system.l2cache.tags.occ_task_id_blocks::1024         4096                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::0           13                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::1          116                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::2         1156                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::3         2811                       # Occupied blocks per task id
system.l2cache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2cache.tags.tag_accesses              3113094                       # Number of tag accesses
system.l2cache.tags.data_accesses             3113094                       # Number of data accesses
system.l2cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 808216487000                       # Cumulative time (in ticks) in various power states
system.clk_domain.clock                          1000                       # Clock period in ticks
system.clk_domain.voltage_domain.voltage            1                       # Voltage in Volts
system.l3Dram.demand_hits::.cpu.inst               15                       # number of demand (read+write) hits
system.l3Dram.demand_hits::total                   15                       # number of demand (read+write) hits
system.l3Dram.overall_hits::.cpu.inst              15                       # number of overall hits
system.l3Dram.overall_hits::total                  15                       # number of overall hits
system.l3Dram.demand_misses::.cpu.inst            752                       # number of demand (read+write) misses
system.l3Dram.demand_misses::.cpu.data        1037119                       # number of demand (read+write) misses
system.l3Dram.demand_misses::total            1037871                       # number of demand (read+write) misses
system.l3Dram.overall_misses::.cpu.inst           752                       # number of overall misses
system.l3Dram.overall_misses::.cpu.data       1037119                       # number of overall misses
system.l3Dram.overall_misses::total           1037871                       # number of overall misses
system.l3Dram.demand_miss_latency::.cpu.inst    512530000                       # number of demand (read+write) miss cycles
system.l3Dram.demand_miss_latency::.cpu.data 714501247000                       # number of demand (read+write) miss cycles
system.l3Dram.demand_miss_latency::total 715013777000                       # number of demand (read+write) miss cycles
system.l3Dram.overall_miss_latency::.cpu.inst    512530000                       # number of overall miss cycles
system.l3Dram.overall_miss_latency::.cpu.data 714501247000                       # number of overall miss cycles
system.l3Dram.overall_miss_latency::total 715013777000                       # number of overall miss cycles
system.l3Dram.demand_accesses::.cpu.inst          767                       # number of demand (read+write) accesses
system.l3Dram.demand_accesses::.cpu.data      1037119                       # number of demand (read+write) accesses
system.l3Dram.demand_accesses::total          1037886                       # number of demand (read+write) accesses
system.l3Dram.overall_accesses::.cpu.inst          767                       # number of overall (read+write) accesses
system.l3Dram.overall_accesses::.cpu.data      1037119                       # number of overall (read+write) accesses
system.l3Dram.overall_accesses::total         1037886                       # number of overall (read+write) accesses
system.l3Dram.demand_miss_rate::.cpu.inst     0.980443                       # miss rate for demand accesses
system.l3Dram.demand_miss_rate::.cpu.data            1                       # miss rate for demand accesses
system.l3Dram.demand_miss_rate::total        0.999986                       # miss rate for demand accesses
system.l3Dram.overall_miss_rate::.cpu.inst     0.980443                       # miss rate for overall accesses
system.l3Dram.overall_miss_rate::.cpu.data            1                       # miss rate for overall accesses
system.l3Dram.overall_miss_rate::total       0.999986                       # miss rate for overall accesses
system.l3Dram.demand_avg_miss_latency::.cpu.inst 681555.851064                       # average overall miss latency
system.l3Dram.demand_avg_miss_latency::.cpu.data 688928.895334                       # average overall miss latency
system.l3Dram.demand_avg_miss_latency::total 688923.553120                       # average overall miss latency
system.l3Dram.overall_avg_miss_latency::.cpu.inst 681555.851064                       # average overall miss latency
system.l3Dram.overall_avg_miss_latency::.cpu.data 688928.895334                       # average overall miss latency
system.l3Dram.overall_avg_miss_latency::total 688923.553120                       # average overall miss latency
system.l3Dram.blocked_cycles::no_mshrs              0                       # number of cycles access was blocked
system.l3Dram.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.l3Dram.blocked::no_mshrs                     0                       # number of cycles access was blocked
system.l3Dram.blocked::no_targets                   0                       # number of cycles access was blocked
system.l3Dram.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.l3Dram.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l3Dram.writebacks::.writebacks         1028835                       # number of writebacks
system.l3Dram.writebacks::total               1028835                       # number of writebacks
system.l3Dram.demand_mshr_misses::.cpu.inst          752                       # number of demand (read+write) MSHR misses
system.l3Dram.demand_mshr_misses::.cpu.data      1037119                       # number of demand (read+write) MSHR misses
system.l3Dram.demand_mshr_misses::total       1037871                       # number of demand (read+write) MSHR misses
system.l3Dram.overall_mshr_misses::.cpu.inst          752                       # number of overall MSHR misses
system.l3Dram.overall_mshr_misses::.cpu.data      1037119                       # number of overall MSHR misses
system.l3Dram.overall_mshr_misses::total      1037871                       # number of overall MSHR misses
system.l3Dram.demand_mshr_miss_latency::.cpu.inst    474178000                       # number of demand (read+write) MSHR miss cycles
system.l3Dram.demand_mshr_miss_latency::.cpu.data 661608178000                       # number of demand (read+write) MSHR miss cycles
system.l3Dram.demand_mshr_miss_latency::total 662082356000                       # number of demand (read+write) MSHR miss cycles
system.l3Dram.overall_mshr_miss_latency::.cpu.inst    474178000                       # number of overall MSHR miss cycles
system.l3Dram.overall_mshr_miss_latency::.cpu.data 661608178000                       # number of overall MSHR miss cycles
system.l3Dram.overall_mshr_miss_latency::total 662082356000                       # number of overall MSHR miss cycles
system.l3Dram.demand_mshr_miss_rate::.cpu.inst     0.980443                       # mshr miss rate for demand accesses
system.l3Dram.demand_mshr_miss_rate::.cpu.data            1                       # mshr miss rate for demand accesses
system.l3Dram.demand_mshr_miss_rate::total     0.999986                       # mshr miss rate for demand accesses
system.l3Dram.overall_mshr_miss_rate::.cpu.inst     0.980443                       # mshr miss rate for overall accesses
system.l3Dram.overall_mshr_miss_rate::.cpu.data            1                       # mshr miss rate for overall accesses
system.l3Dram.overall_mshr_miss_rate::total     0.999986                       # mshr miss rate for overall accesses
system.l3Dram.demand_avg_mshr_miss_latency::.cpu.inst 630555.851064                       # average overall mshr miss latency
system.l3Dram.demand_avg_mshr_miss_latency::.cpu.data 637928.895334                       # average overall mshr miss latency
system.l3Dram.demand_avg_mshr_miss_latency::total 637923.553120                       # average overall mshr miss latency
system.l3Dram.overall_avg_mshr_miss_latency::.cpu.inst 630555.851064                       # average overall mshr miss latency
system.l3Dram.overall_avg_mshr_miss_latency::.cpu.data 637928.895334                       # average overall mshr miss latency
system.l3Dram.overall_avg_mshr_miss_latency::total 637923.553120                       # average overall mshr miss latency
system.l3Dram.replacements                    1029735                       # number of replacements
system.l3Dram.WritebackDirty_hits::.writebacks      1032931                       # number of WritebackDirty hits
system.l3Dram.WritebackDirty_hits::total      1032931                       # number of WritebackDirty hits
system.l3Dram.WritebackDirty_accesses::.writebacks      1032931                       # number of WritebackDirty accesses(hits+misses)
system.l3Dram.WritebackDirty_accesses::total      1032931                       # number of WritebackDirty accesses(hits+misses)
system.l3Dram.CleanEvict_mshr_misses::.writebacks          213                       # number of CleanEvict MSHR misses
system.l3Dram.CleanEvict_mshr_misses::total          213                       # number of CleanEvict MSHR misses
system.l3Dram.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l3Dram.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l3Dram.ReadExReq_misses::.cpu.data      1036951                       # number of ReadExReq misses
system.l3Dram.ReadExReq_misses::total         1036951                       # number of ReadExReq misses
system.l3Dram.ReadExReq_miss_latency::.cpu.data 714386459000                       # number of ReadExReq miss cycles
system.l3Dram.ReadExReq_miss_latency::total 714386459000                       # number of ReadExReq miss cycles
system.l3Dram.ReadExReq_accesses::.cpu.data      1036951                       # number of ReadExReq accesses(hits+misses)
system.l3Dram.ReadExReq_accesses::total       1036951                       # number of ReadExReq accesses(hits+misses)
system.l3Dram.ReadExReq_miss_rate::.cpu.data            1                       # miss rate for ReadExReq accesses
system.l3Dram.ReadExReq_miss_rate::total            1                       # miss rate for ReadExReq accesses
system.l3Dram.ReadExReq_avg_miss_latency::.cpu.data 688929.813463                       # average ReadExReq miss latency
system.l3Dram.ReadExReq_avg_miss_latency::total 688929.813463                       # average ReadExReq miss latency
system.l3Dram.ReadExReq_mshr_misses::.cpu.data      1036951                       # number of ReadExReq MSHR misses
system.l3Dram.ReadExReq_mshr_misses::total      1036951                       # number of ReadExReq MSHR misses
system.l3Dram.ReadExReq_mshr_miss_latency::.cpu.data 661501958000                       # number of ReadExReq MSHR miss cycles
system.l3Dram.ReadExReq_mshr_miss_latency::total 661501958000                       # number of ReadExReq MSHR miss cycles
system.l3Dram.ReadExReq_mshr_miss_rate::.cpu.data            1                       # mshr miss rate for ReadExReq accesses
system.l3Dram.ReadExReq_mshr_miss_rate::total            1                       # mshr miss rate for ReadExReq accesses
system.l3Dram.ReadExReq_avg_mshr_miss_latency::.cpu.data 637929.813463                       # average ReadExReq mshr miss latency
system.l3Dram.ReadExReq_avg_mshr_miss_latency::total 637929.813463                       # average ReadExReq mshr miss latency
system.l3Dram.ReadSharedReq_hits::.cpu.inst           15                       # number of ReadSharedReq hits
system.l3Dram.ReadSharedReq_hits::total            15                       # number of ReadSharedReq hits
system.l3Dram.ReadSharedReq_misses::.cpu.inst          752                       # number of ReadSharedReq misses
system.l3Dram.ReadSharedReq_misses::.cpu.data          168                       # number of ReadSharedReq misses
system.l3Dram.ReadSharedReq_misses::total          920                       # number of ReadSharedReq misses
system.l3Dram.ReadSharedReq_miss_latency::.cpu.inst    512530000                       # number of ReadSharedReq miss cycles
system.l3Dram.ReadSharedReq_miss_latency::.cpu.data    114788000                       # number of ReadSharedReq miss cycles
system.l3Dram.ReadSharedReq_miss_latency::total    627318000                       # number of ReadSharedReq miss cycles
system.l3Dram.ReadSharedReq_accesses::.cpu.inst          767                       # number of ReadSharedReq accesses(hits+misses)
system.l3Dram.ReadSharedReq_accesses::.cpu.data          168                       # number of ReadSharedReq accesses(hits+misses)
system.l3Dram.ReadSharedReq_accesses::total          935                       # number of ReadSharedReq accesses(hits+misses)
system.l3Dram.ReadSharedReq_miss_rate::.cpu.inst     0.980443                       # miss rate for ReadSharedReq accesses
system.l3Dram.ReadSharedReq_miss_rate::.cpu.data            1                       # miss rate for ReadSharedReq accesses
system.l3Dram.ReadSharedReq_miss_rate::total     0.983957                       # miss rate for ReadSharedReq accesses
system.l3Dram.ReadSharedReq_avg_miss_latency::.cpu.inst 681555.851064                       # average ReadSharedReq miss latency
system.l3Dram.ReadSharedReq_avg_miss_latency::.cpu.data 683261.904762                       # average ReadSharedReq miss latency
system.l3Dram.ReadSharedReq_avg_miss_latency::total 681867.391304                       # average ReadSharedReq miss latency
system.l3Dram.ReadSharedReq_mshr_misses::.cpu.inst          752                       # number of ReadSharedReq MSHR misses
system.l3Dram.ReadSharedReq_mshr_misses::.cpu.data          168                       # number of ReadSharedReq MSHR misses
system.l3Dram.ReadSharedReq_mshr_misses::total          920                       # number of ReadSharedReq MSHR misses
system.l3Dram.ReadSharedReq_mshr_miss_latency::.cpu.inst    474178000                       # number of ReadSharedReq MSHR miss cycles
system.l3Dram.ReadSharedReq_mshr_miss_latency::.cpu.data    106220000                       # number of ReadSharedReq MSHR miss cycles
system.l3Dram.ReadSharedReq_mshr_miss_latency::total    580398000                       # number of ReadSharedReq MSHR miss cycles
system.l3Dram.ReadSharedReq_mshr_miss_rate::.cpu.inst     0.980443                       # mshr miss rate for ReadSharedReq accesses
system.l3Dram.ReadSharedReq_mshr_miss_rate::.cpu.data            1                       # mshr miss rate for ReadSharedReq accesses
system.l3Dram.ReadSharedReq_mshr_miss_rate::total     0.983957                       # mshr miss rate for ReadSharedReq accesses
system.l3Dram.ReadSharedReq_avg_mshr_miss_latency::.cpu.inst 630555.851064                       # average ReadSharedReq mshr miss latency
system.l3Dram.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 632261.904762                       # average ReadSharedReq mshr miss latency
system.l3Dram.ReadSharedReq_avg_mshr_miss_latency::total 630867.391304                       # average ReadSharedReq mshr miss latency
system.l3Dram.power_state.pwrStateResidencyTicks::UNDEFINED 808216487000                       # Cumulative time (in ticks) in various power states
system.l3Dram.tags.tagsinuse              8155.420497                       # Cycle average of tags in use
system.l3Dram.tags.total_refs                 2071070                       # Total number of references to valid blocks.
system.l3Dram.tags.sampled_refs               1037927                       # Sample count of references to valid blocks.
system.l3Dram.tags.avg_refs                  1.995391                       # Average number of references to valid blocks.
system.l3Dram.tags.warmup_cycle                657000                       # Cycle when the warmup percentage was hit.
system.l3Dram.tags.occ_blocks::.writebacks     0.230972                       # Average occupied blocks per requestor
system.l3Dram.tags.occ_blocks::.cpu.inst     3.220099                       # Average occupied blocks per requestor
system.l3Dram.tags.occ_blocks::.cpu.data  8151.969426                       # Average occupied blocks per requestor
system.l3Dram.tags.occ_percent::.writebacks     0.000028                       # Average percentage of cache occupancy
system.l3Dram.tags.occ_percent::.cpu.inst     0.000393                       # Average percentage of cache occupancy
system.l3Dram.tags.occ_percent::.cpu.data     0.995113                       # Average percentage of cache occupancy
system.l3Dram.tags.occ_percent::total        0.995535                       # Average percentage of cache occupancy
system.l3Dram.tags.occ_task_id_blocks::1024         8192                       # Occupied blocks per task id
system.l3Dram.tags.age_task_id_blocks_1024::0           13                       # Occupied blocks per task id
system.l3Dram.tags.age_task_id_blocks_1024::1          116                       # Occupied blocks per task id
system.l3Dram.tags.age_task_id_blocks_1024::2         1156                       # Occupied blocks per task id
system.l3Dram.tags.age_task_id_blocks_1024::3         6907                       # Occupied blocks per task id
system.l3Dram.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l3Dram.tags.tag_accesses               3109210                       # Number of tag accesses
system.l3Dram.tags.data_accesses              3109210                       # Number of data accesses
system.l3Dram.tags.power_state.pwrStateResidencyTicks::UNDEFINED 808216487000                       # Cumulative time (in ticks) in various power states
system.dcache.demand_hits::.cpu.data          7275019                       # number of demand (read+write) hits
system.dcache.demand_hits::total              7275019                       # number of demand (read+write) hits
system.dcache.overall_hits::.cpu.data         7275019                       # number of overall hits
system.dcache.overall_hits::total             7275019                       # number of overall hits
system.dcache.demand_misses::.cpu.data        1037143                       # number of demand (read+write) misses
system.dcache.demand_misses::total            1037143                       # number of demand (read+write) misses
system.dcache.overall_misses::.cpu.data       1037143                       # number of overall misses
system.dcache.overall_misses::total           1037143                       # number of overall misses
system.dcache.demand_miss_latency::.cpu.data 762209345000                       # number of demand (read+write) miss cycles
system.dcache.demand_miss_latency::total 762209345000                       # number of demand (read+write) miss cycles
system.dcache.overall_miss_latency::.cpu.data 762209345000                       # number of overall miss cycles
system.dcache.overall_miss_latency::total 762209345000                       # number of overall miss cycles
system.dcache.demand_accesses::.cpu.data      8312162                       # number of demand (read+write) accesses
system.dcache.demand_accesses::total          8312162                       # number of demand (read+write) accesses
system.dcache.overall_accesses::.cpu.data      8312162                       # number of overall (read+write) accesses
system.dcache.overall_accesses::total         8312162                       # number of overall (read+write) accesses
system.dcache.demand_miss_rate::.cpu.data     0.124774                       # miss rate for demand accesses
system.dcache.demand_miss_rate::total        0.124774                       # miss rate for demand accesses
system.dcache.overall_miss_rate::.cpu.data     0.124774                       # miss rate for overall accesses
system.dcache.overall_miss_rate::total       0.124774                       # miss rate for overall accesses
system.dcache.demand_avg_miss_latency::.cpu.data 734912.490370                       # average overall miss latency
system.dcache.demand_avg_miss_latency::total 734912.490370                       # average overall miss latency
system.dcache.overall_avg_miss_latency::.cpu.data 734912.490370                       # average overall miss latency
system.dcache.overall_avg_miss_latency::total 734912.490370                       # average overall miss latency
system.dcache.blocked_cycles::no_mshrs              0                       # number of cycles access was blocked
system.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.dcache.blocked::no_mshrs                     0                       # number of cycles access was blocked
system.dcache.blocked::no_targets                   0                       # number of cycles access was blocked
system.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.dcache.writebacks::.writebacks         1036534                       # number of writebacks
system.dcache.writebacks::total               1036534                       # number of writebacks
system.dcache.demand_mshr_misses::.cpu.data      1037143                       # number of demand (read+write) MSHR misses
system.dcache.demand_mshr_misses::total       1037143                       # number of demand (read+write) MSHR misses
system.dcache.overall_mshr_misses::.cpu.data      1037143                       # number of overall MSHR misses
system.dcache.overall_mshr_misses::total      1037143                       # number of overall MSHR misses
system.dcache.demand_mshr_miss_latency::.cpu.data 760135059000                       # number of demand (read+write) MSHR miss cycles
system.dcache.demand_mshr_miss_latency::total 760135059000                       # number of demand (read+write) MSHR miss cycles
system.dcache.overall_mshr_miss_latency::.cpu.data 760135059000                       # number of overall MSHR miss cycles
system.dcache.overall_mshr_miss_latency::total 760135059000                       # number of overall MSHR miss cycles
system.dcache.demand_mshr_miss_rate::.cpu.data     0.124774                       # mshr miss rate for demand accesses
system.dcache.demand_mshr_miss_rate::total     0.124774                       # mshr miss rate for demand accesses
system.dcache.overall_mshr_miss_rate::.cpu.data     0.124774                       # mshr miss rate for overall accesses
system.dcache.overall_mshr_miss_rate::total     0.124774                       # mshr miss rate for overall accesses
system.dcache.demand_avg_mshr_miss_latency::.cpu.data 732912.490370                       # average overall mshr miss latency
system.dcache.demand_avg_mshr_miss_latency::total 732912.490370                       # average overall mshr miss latency
system.dcache.overall_avg_mshr_miss_latency::.cpu.data 732912.490370                       # average overall mshr miss latency
system.dcache.overall_avg_mshr_miss_latency::total 732912.490370                       # average overall mshr miss latency
system.dcache.replacements                    1036631                       # number of replacements
system.dcache.ReadReq_hits::.cpu.data           10675                       # number of ReadReq hits
system.dcache.ReadReq_hits::total               10675                       # number of ReadReq hits
system.dcache.ReadReq_misses::.cpu.data           187                       # number of ReadReq misses
system.dcache.ReadReq_misses::total               187                       # number of ReadReq misses
system.dcache.ReadReq_miss_latency::.cpu.data    123010000                       # number of ReadReq miss cycles
system.dcache.ReadReq_miss_latency::total    123010000                       # number of ReadReq miss cycles
system.dcache.ReadReq_accesses::.cpu.data        10862                       # number of ReadReq accesses(hits+misses)
system.dcache.ReadReq_accesses::total           10862                       # number of ReadReq accesses(hits+misses)
system.dcache.ReadReq_miss_rate::.cpu.data     0.017216                       # miss rate for ReadReq accesses
system.dcache.ReadReq_miss_rate::total       0.017216                       # miss rate for ReadReq accesses
system.dcache.ReadReq_avg_miss_latency::.cpu.data 657807.486631                       # average ReadReq miss latency
system.dcache.ReadReq_avg_miss_latency::total 657807.486631                       # average ReadReq miss latency
system.dcache.ReadReq_mshr_misses::.cpu.data          187                       # number of ReadReq MSHR misses
system.dcache.ReadReq_mshr_misses::total          187                       # number of ReadReq MSHR misses
system.dcache.ReadReq_mshr_miss_latency::.cpu.data    122636000                       # number of ReadReq MSHR miss cycles
system.dcache.ReadReq_mshr_miss_latency::total    122636000                       # number of ReadReq MSHR miss cycles
system.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.017216                       # mshr miss rate for ReadReq accesses
system.dcache.ReadReq_mshr_miss_rate::total     0.017216                       # mshr miss rate for ReadReq accesses
system.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 655807.486631                       # average ReadReq mshr miss latency
system.dcache.ReadReq_avg_mshr_miss_latency::total 655807.486631                       # average ReadReq mshr miss latency
system.dcache.WriteReq_hits::.cpu.data        7264344                       # number of WriteReq hits
system.dcache.WriteReq_hits::total            7264344                       # number of WriteReq hits
system.dcache.WriteReq_misses::.cpu.data      1036956                       # number of WriteReq misses
system.dcache.WriteReq_misses::total          1036956                       # number of WriteReq misses
system.dcache.WriteReq_miss_latency::.cpu.data 762086335000                       # number of WriteReq miss cycles
system.dcache.WriteReq_miss_latency::total 762086335000                       # number of WriteReq miss cycles
system.dcache.WriteReq_accesses::.cpu.data      8301300                       # number of WriteReq accesses(hits+misses)
system.dcache.WriteReq_accesses::total        8301300                       # number of WriteReq accesses(hits+misses)
system.dcache.WriteReq_miss_rate::.cpu.data     0.124915                       # miss rate for WriteReq accesses
system.dcache.WriteReq_miss_rate::total      0.124915                       # miss rate for WriteReq accesses
system.dcache.WriteReq_avg_miss_latency::.cpu.data 734926.395141                       # average WriteReq miss latency
system.dcache.WriteReq_avg_miss_latency::total 734926.395141                       # average WriteReq miss latency
system.dcache.WriteReq_mshr_misses::.cpu.data      1036956                       # number of WriteReq MSHR misses
system.dcache.WriteReq_mshr_misses::total      1036956                       # number of WriteReq MSHR misses
system.dcache.WriteReq_mshr_miss_latency::.cpu.data 760012423000                       # number of WriteReq MSHR miss cycles
system.dcache.WriteReq_mshr_miss_latency::total 760012423000                       # number of WriteReq MSHR miss cycles
system.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.124915                       # mshr miss rate for WriteReq accesses
system.dcache.WriteReq_mshr_miss_rate::total     0.124915                       # mshr miss rate for WriteReq accesses
system.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 732926.395141                       # average WriteReq mshr miss latency
system.dcache.WriteReq_avg_mshr_miss_latency::total 732926.395141                       # average WriteReq mshr miss latency
system.dcache.power_state.pwrStateResidencyTicks::UNDEFINED 808216487000                       # Cumulative time (in ticks) in various power states
system.dcache.tags.tagsinuse               511.543914                       # Cycle average of tags in use
system.dcache.tags.total_refs                 8312162                       # Total number of references to valid blocks.
system.dcache.tags.sampled_refs               1037143                       # Sample count of references to valid blocks.
system.dcache.tags.avg_refs                  8.014480                       # Average number of references to valid blocks.
system.dcache.tags.warmup_cycle               1464000                       # Cycle when the warmup percentage was hit.
system.dcache.tags.occ_blocks::.cpu.data   511.543914                       # Average occupied blocks per requestor
system.dcache.tags.occ_percent::.cpu.data     0.999109                       # Average percentage of cache occupancy
system.dcache.tags.occ_percent::total        0.999109                       # Average percentage of cache occupancy
system.dcache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.dcache.tags.age_task_id_blocks_1024::0           13                       # Occupied blocks per task id
system.dcache.tags.age_task_id_blocks_1024::1          116                       # Occupied blocks per task id
system.dcache.tags.age_task_id_blocks_1024::2          383                       # Occupied blocks per task id
system.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.dcache.tags.tag_accesses               9349305                       # Number of tag accesses
system.dcache.tags.data_accesses              9349305                       # Number of data accesses
system.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 808216487000                       # Cumulative time (in ticks) in various power states
system.DynamicCache.demand_misses::.cpu.inst          752                       # number of demand (read+write) misses
system.DynamicCache.demand_misses::.cpu.data      1037119                       # number of demand (read+write) misses
system.DynamicCache.demand_misses::total      1037871                       # number of demand (read+write) misses
system.DynamicCache.overall_misses::.cpu.inst          752                       # number of overall misses
system.DynamicCache.overall_misses::.cpu.data      1037119                       # number of overall misses
system.DynamicCache.overall_misses::total      1037871                       # number of overall misses
system.DynamicCache.demand_miss_latency::.cpu.inst    435826000                       # number of demand (read+write) miss cycles
system.DynamicCache.demand_miss_latency::.cpu.data 608715109000                       # number of demand (read+write) miss cycles
system.DynamicCache.demand_miss_latency::total 609150935000                       # number of demand (read+write) miss cycles
system.DynamicCache.overall_miss_latency::.cpu.inst    435826000                       # number of overall miss cycles
system.DynamicCache.overall_miss_latency::.cpu.data 608715109000                       # number of overall miss cycles
system.DynamicCache.overall_miss_latency::total 609150935000                       # number of overall miss cycles
system.DynamicCache.demand_accesses::.cpu.inst          752                       # number of demand (read+write) accesses
system.DynamicCache.demand_accesses::.cpu.data      1037119                       # number of demand (read+write) accesses
system.DynamicCache.demand_accesses::total      1037871                       # number of demand (read+write) accesses
system.DynamicCache.overall_accesses::.cpu.inst          752                       # number of overall (read+write) accesses
system.DynamicCache.overall_accesses::.cpu.data      1037119                       # number of overall (read+write) accesses
system.DynamicCache.overall_accesses::total      1037871                       # number of overall (read+write) accesses
system.DynamicCache.demand_miss_rate::.cpu.inst            1                       # miss rate for demand accesses
system.DynamicCache.demand_miss_rate::.cpu.data            1                       # miss rate for demand accesses
system.DynamicCache.demand_miss_rate::total            1                       # miss rate for demand accesses
system.DynamicCache.overall_miss_rate::.cpu.inst            1                       # miss rate for overall accesses
system.DynamicCache.overall_miss_rate::.cpu.data            1                       # miss rate for overall accesses
system.DynamicCache.overall_miss_rate::total            1                       # miss rate for overall accesses
system.DynamicCache.demand_avg_miss_latency::.cpu.inst 579555.851064                       # average overall miss latency
system.DynamicCache.demand_avg_miss_latency::.cpu.data 586928.895334                       # average overall miss latency
system.DynamicCache.demand_avg_miss_latency::total 586923.553120                       # average overall miss latency
system.DynamicCache.overall_avg_miss_latency::.cpu.inst 579555.851064                       # average overall miss latency
system.DynamicCache.overall_avg_miss_latency::.cpu.data 586928.895334                       # average overall miss latency
system.DynamicCache.overall_avg_miss_latency::total 586923.553120                       # average overall miss latency
system.DynamicCache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.DynamicCache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.DynamicCache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.DynamicCache.blocked::no_targets             0                       # number of cycles access was blocked
system.DynamicCache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.DynamicCache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.DynamicCache.writebacks::.writebacks      1020643                       # number of writebacks
system.DynamicCache.writebacks::total         1020643                       # number of writebacks
system.DynamicCache.demand_mshr_misses::.cpu.inst          752                       # number of demand (read+write) MSHR misses
system.DynamicCache.demand_mshr_misses::.cpu.data      1037119                       # number of demand (read+write) MSHR misses
system.DynamicCache.demand_mshr_misses::total      1037871                       # number of demand (read+write) MSHR misses
system.DynamicCache.overall_mshr_misses::.cpu.inst          752                       # number of overall MSHR misses
system.DynamicCache.overall_mshr_misses::.cpu.data      1037119                       # number of overall MSHR misses
system.DynamicCache.overall_mshr_misses::total      1037871                       # number of overall MSHR misses
system.DynamicCache.demand_mshr_miss_latency::.cpu.inst    338066000                       # number of demand (read+write) MSHR miss cycles
system.DynamicCache.demand_mshr_miss_latency::.cpu.data 473889639000                       # number of demand (read+write) MSHR miss cycles
system.DynamicCache.demand_mshr_miss_latency::total 474227705000                       # number of demand (read+write) MSHR miss cycles
system.DynamicCache.overall_mshr_miss_latency::.cpu.inst    338066000                       # number of overall MSHR miss cycles
system.DynamicCache.overall_mshr_miss_latency::.cpu.data 473889639000                       # number of overall MSHR miss cycles
system.DynamicCache.overall_mshr_miss_latency::total 474227705000                       # number of overall MSHR miss cycles
system.DynamicCache.demand_mshr_miss_rate::.cpu.inst            1                       # mshr miss rate for demand accesses
system.DynamicCache.demand_mshr_miss_rate::.cpu.data            1                       # mshr miss rate for demand accesses
system.DynamicCache.demand_mshr_miss_rate::total            1                       # mshr miss rate for demand accesses
system.DynamicCache.overall_mshr_miss_rate::.cpu.inst            1                       # mshr miss rate for overall accesses
system.DynamicCache.overall_mshr_miss_rate::.cpu.data            1                       # mshr miss rate for overall accesses
system.DynamicCache.overall_mshr_miss_rate::total            1                       # mshr miss rate for overall accesses
system.DynamicCache.demand_avg_mshr_miss_latency::.cpu.inst 449555.851064                       # average overall mshr miss latency
system.DynamicCache.demand_avg_mshr_miss_latency::.cpu.data 456928.895334                       # average overall mshr miss latency
system.DynamicCache.demand_avg_mshr_miss_latency::total 456923.553120                       # average overall mshr miss latency
system.DynamicCache.overall_avg_mshr_miss_latency::.cpu.inst 449555.851064                       # average overall mshr miss latency
system.DynamicCache.overall_avg_mshr_miss_latency::.cpu.data 456928.895334                       # average overall mshr miss latency
system.DynamicCache.overall_avg_mshr_miss_latency::total 456923.553120                       # average overall mshr miss latency
system.DynamicCache.replacements              2058514                       # number of replacements
system.DynamicCache.WritebackDirty_hits::.writebacks      1028835                       # number of WritebackDirty hits
system.DynamicCache.WritebackDirty_hits::total      1028835                       # number of WritebackDirty hits
system.DynamicCache.WritebackDirty_accesses::.writebacks      1028835                       # number of WritebackDirty accesses(hits+misses)
system.DynamicCache.WritebackDirty_accesses::total      1028835                       # number of WritebackDirty accesses(hits+misses)
system.DynamicCache.CleanEvict_mshr_misses::.writebacks          440                       # number of CleanEvict MSHR misses
system.DynamicCache.CleanEvict_mshr_misses::total          440                       # number of CleanEvict MSHR misses
system.DynamicCache.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.DynamicCache.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.DynamicCache.ReadExReq_misses::.cpu.data      1036951                       # number of ReadExReq misses
system.DynamicCache.ReadExReq_misses::total      1036951                       # number of ReadExReq misses
system.DynamicCache.ReadExReq_miss_latency::.cpu.data 608617457000                       # number of ReadExReq miss cycles
system.DynamicCache.ReadExReq_miss_latency::total 608617457000                       # number of ReadExReq miss cycles
system.DynamicCache.ReadExReq_accesses::.cpu.data      1036951                       # number of ReadExReq accesses(hits+misses)
system.DynamicCache.ReadExReq_accesses::total      1036951                       # number of ReadExReq accesses(hits+misses)
system.DynamicCache.ReadExReq_miss_rate::.cpu.data            1                       # miss rate for ReadExReq accesses
system.DynamicCache.ReadExReq_miss_rate::total            1                       # miss rate for ReadExReq accesses
system.DynamicCache.ReadExReq_avg_miss_latency::.cpu.data 586929.813463                       # average ReadExReq miss latency
system.DynamicCache.ReadExReq_avg_miss_latency::total 586929.813463                       # average ReadExReq miss latency
system.DynamicCache.ReadExReq_mshr_misses::.cpu.data      1036951                       # number of ReadExReq MSHR misses
system.DynamicCache.ReadExReq_mshr_misses::total      1036951                       # number of ReadExReq MSHR misses
system.DynamicCache.ReadExReq_mshr_miss_latency::.cpu.data 473813827000                       # number of ReadExReq MSHR miss cycles
system.DynamicCache.ReadExReq_mshr_miss_latency::total 473813827000                       # number of ReadExReq MSHR miss cycles
system.DynamicCache.ReadExReq_mshr_miss_rate::.cpu.data            1                       # mshr miss rate for ReadExReq accesses
system.DynamicCache.ReadExReq_mshr_miss_rate::total            1                       # mshr miss rate for ReadExReq accesses
system.DynamicCache.ReadExReq_avg_mshr_miss_latency::.cpu.data 456929.813463                       # average ReadExReq mshr miss latency
system.DynamicCache.ReadExReq_avg_mshr_miss_latency::total 456929.813463                       # average ReadExReq mshr miss latency
system.DynamicCache.ReadSharedReq_misses::.cpu.inst          752                       # number of ReadSharedReq misses
system.DynamicCache.ReadSharedReq_misses::.cpu.data          168                       # number of ReadSharedReq misses
system.DynamicCache.ReadSharedReq_misses::total          920                       # number of ReadSharedReq misses
system.DynamicCache.ReadSharedReq_miss_latency::.cpu.inst    435826000                       # number of ReadSharedReq miss cycles
system.DynamicCache.ReadSharedReq_miss_latency::.cpu.data     97652000                       # number of ReadSharedReq miss cycles
system.DynamicCache.ReadSharedReq_miss_latency::total    533478000                       # number of ReadSharedReq miss cycles
system.DynamicCache.ReadSharedReq_accesses::.cpu.inst          752                       # number of ReadSharedReq accesses(hits+misses)
system.DynamicCache.ReadSharedReq_accesses::.cpu.data          168                       # number of ReadSharedReq accesses(hits+misses)
system.DynamicCache.ReadSharedReq_accesses::total          920                       # number of ReadSharedReq accesses(hits+misses)
system.DynamicCache.ReadSharedReq_miss_rate::.cpu.inst            1                       # miss rate for ReadSharedReq accesses
system.DynamicCache.ReadSharedReq_miss_rate::.cpu.data            1                       # miss rate for ReadSharedReq accesses
system.DynamicCache.ReadSharedReq_miss_rate::total            1                       # miss rate for ReadSharedReq accesses
system.DynamicCache.ReadSharedReq_avg_miss_latency::.cpu.inst 579555.851064                       # average ReadSharedReq miss latency
system.DynamicCache.ReadSharedReq_avg_miss_latency::.cpu.data 581261.904762                       # average ReadSharedReq miss latency
system.DynamicCache.ReadSharedReq_avg_miss_latency::total 579867.391304                       # average ReadSharedReq miss latency
system.DynamicCache.ReadSharedReq_mshr_misses::.cpu.inst          752                       # number of ReadSharedReq MSHR misses
system.DynamicCache.ReadSharedReq_mshr_misses::.cpu.data          168                       # number of ReadSharedReq MSHR misses
system.DynamicCache.ReadSharedReq_mshr_misses::total          920                       # number of ReadSharedReq MSHR misses
system.DynamicCache.ReadSharedReq_mshr_miss_latency::.cpu.inst    338066000                       # number of ReadSharedReq MSHR miss cycles
system.DynamicCache.ReadSharedReq_mshr_miss_latency::.cpu.data     75812000                       # number of ReadSharedReq MSHR miss cycles
system.DynamicCache.ReadSharedReq_mshr_miss_latency::total    413878000                       # number of ReadSharedReq MSHR miss cycles
system.DynamicCache.ReadSharedReq_mshr_miss_rate::.cpu.inst            1                       # mshr miss rate for ReadSharedReq accesses
system.DynamicCache.ReadSharedReq_mshr_miss_rate::.cpu.data            1                       # mshr miss rate for ReadSharedReq accesses
system.DynamicCache.ReadSharedReq_mshr_miss_rate::total            1                       # mshr miss rate for ReadSharedReq accesses
system.DynamicCache.ReadSharedReq_avg_mshr_miss_latency::.cpu.inst 449555.851064                       # average ReadSharedReq mshr miss latency
system.DynamicCache.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 451261.904762                       # average ReadSharedReq mshr miss latency
system.DynamicCache.ReadSharedReq_avg_mshr_miss_latency::total 449867.391304                       # average ReadSharedReq mshr miss latency
system.DynamicCache.power_state.pwrStateResidencyTicks::UNDEFINED 808216487000                       # Cumulative time (in ticks) in various power states
system.DynamicCache.tags.tagsinuse        8155.421815                       # Cycle average of tags in use
system.DynamicCache.tags.total_refs           2066717                       # Total number of references to valid blocks.
system.DynamicCache.tags.sampled_refs         2066706                       # Sample count of references to valid blocks.
system.DynamicCache.tags.avg_refs            1.000005                       # Average number of references to valid blocks.
system.DynamicCache.tags.warmup_cycle          527000                       # Cycle when the warmup percentage was hit.
system.DynamicCache.tags.occ_blocks::.writebacks  8087.073525                       # Average occupied blocks per requestor
system.DynamicCache.tags.occ_blocks::.cpu.inst     3.451071                       # Average occupied blocks per requestor
system.DynamicCache.tags.occ_blocks::.cpu.data    64.897218                       # Average occupied blocks per requestor
system.DynamicCache.tags.occ_percent::.writebacks     0.987192                       # Average percentage of cache occupancy
system.DynamicCache.tags.occ_percent::.cpu.inst     0.000421                       # Average percentage of cache occupancy
system.DynamicCache.tags.occ_percent::.cpu.data     0.007922                       # Average percentage of cache occupancy
system.DynamicCache.tags.occ_percent::total     0.995535                       # Average percentage of cache occupancy
system.DynamicCache.tags.occ_task_id_blocks::1024         8192                       # Occupied blocks per task id
system.DynamicCache.tags.age_task_id_blocks_1024::0           13                       # Occupied blocks per task id
system.DynamicCache.tags.age_task_id_blocks_1024::1          116                       # Occupied blocks per task id
system.DynamicCache.tags.age_task_id_blocks_1024::2         1156                       # Occupied blocks per task id
system.DynamicCache.tags.age_task_id_blocks_1024::3         6907                       # Occupied blocks per task id
system.DynamicCache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.DynamicCache.tags.tag_accesses         4133863                       # Number of tag accesses
system.DynamicCache.tags.data_accesses        4133863                       # Number of data accesses
system.DynamicCache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 808216487000                       # Cumulative time (in ticks) in various power states
system.l2bar.trans_dist::ReadResp                1067                       # Transaction distribution
system.l2bar.trans_dist::WritebackDirty       4118943                       # Transaction distribution
system.l2bar.trans_dist::CleanEvict             11446                       # Transaction distribution
system.l2bar.trans_dist::ReadExReq            1036956                       # Transaction distribution
system.l2bar.trans_dist::ReadExResp           1036956                       # Transaction distribution
system.l2bar.trans_dist::ReadSharedReq           1067                       # Transaction distribution
system.l2bar.pkt_count_system.dcache.mem_side::system.l2cache.cpu_side      3110917                       # Packet count per connected master and slave (bytes)
system.l2bar.pkt_count_system.icache.mem_side::system.l2cache.cpu_side         2247                       # Packet count per connected master and slave (bytes)
system.l2bar.pkt_count::total                 3113164                       # Packet count per connected master and slave (bytes)
system.l2bar.pkt_size_system.dcache.mem_side::system.l2cache.cpu_side    132715328                       # Cumulative packet size per connected master and slave (bytes)
system.l2bar.pkt_size_system.icache.mem_side::system.l2cache.cpu_side        56320                       # Cumulative packet size per connected master and slave (bytes)
system.l2bar.pkt_size::total                132771648                       # Cumulative packet size per connected master and slave (bytes)
system.l2bar.snoops                           3093271                       # Total snoops (count)
system.l2bar.snoopTraffic                   197274176                       # Total snoop traffic (bytes)
system.l2bar.snoop_fanout::samples            4131294                       # Request fanout histogram
system.l2bar.snoop_fanout::mean              0.000359                       # Request fanout histogram
system.l2bar.snoop_fanout::stdev             0.018949                       # Request fanout histogram
system.l2bar.snoop_fanout::underflows               0      0.00%      0.00% # Request fanout histogram
system.l2bar.snoop_fanout::0                  4129810     99.96%     99.96% # Request fanout histogram
system.l2bar.snoop_fanout::1                     1484      0.04%    100.00% # Request fanout histogram
system.l2bar.snoop_fanout::2                        0      0.00%    100.00% # Request fanout histogram
system.l2bar.snoop_fanout::overflows                0      0.00%    100.00% # Request fanout histogram
system.l2bar.snoop_fanout::min_value                0                       # Request fanout histogram
system.l2bar.snoop_fanout::max_value                1                       # Request fanout histogram
system.l2bar.snoop_fanout::total              4131294                       # Request fanout histogram
system.l2bar.reqLayer0.occupancy           4148209000                       # Layer occupancy (ticks)
system.l2bar.reqLayer0.utilization                0.5                       # Layer utilization (%)
system.l2bar.respLayer1.occupancy             2640000                       # Layer occupancy (ticks)
system.l2bar.respLayer1.utilization               0.0                       # Layer utilization (%)
system.l2bar.respLayer0.occupancy          3111429000                       # Layer occupancy (ticks)
system.l2bar.respLayer0.utilization               0.4                       # Layer utilization (%)
system.l2bar.power_state.pwrStateResidencyTicks::UNDEFINED 808216487000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 808216487000                       # Cumulative time (in ticks) in various power states
system.cpu.interrupts.clk_domain.clock          16000                       # Clock period in ticks
system.cpu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 808216487000                       # Cumulative time (in ticks) in various power states
system.cpu.power_state.numTransitions               1                       # Number of power state transitions
system.cpu.power_state.pwrStateResidencyTicks::ON 808216487000                       # Cumulative time (in ticks) in various power states

---------- End Simulation Statistics   ----------
