

================================================================
== Vivado HLS Report for 'fc_layer2'
================================================================
* Date:           Sun Feb 21 01:46:55 2021

* Version:        2018.2 (Build 2258646 on Thu Jun 14 20:25:20 MDT 2018)
* Project:        nnet_stream
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z010clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  13.00|    13.874|        1.62|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-------+-------+-------+-------+---------+
    |    Latency    |    Interval   | Pipeline|
    |  min  |  max  |  min  |  max  |   Type  |
    +-------+-------+-------+-------+---------+
    |  10741|  10741|  10741|  10741|   none  |
    +-------+-------+-------+-------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------------------+-------+-------+----------+-----------+-----------+------+----------+
        |                      |    Latency    | Iteration|  Initiation Interval  | Trip |          |
        |       Loop Name      |  min  |  max  |  Latency |  achieved |   target  | Count| Pipelined|
        +----------------------+-------+-------+----------+-----------+-----------+------+----------+
        |- Loop 1              |    168|    168|         2|          -|          -|    84|    no    |
        |- fc_layer2_label13   |  10234|  10234|        86|          -|          -|   119|    no    |
        | + fc_layer2_label41  |     84|     84|         4|          -|          -|    21|    no    |
        |- fc_layer2_label11   |    336|    336|         4|          -|          -|    84|    no    |
        +----------------------+-------+-------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+-------+-------+
|       Name      | BRAM_18K| DSP48E|   FF  |  LUT  |
+-----------------+---------+-------+-------+-------+
|DSP              |        -|      5|      -|      -|
|Expression       |        -|      1|      0|    569|
|FIFO             |        -|      -|      -|      -|
|Instance         |        -|      -|      -|      -|
|Memory           |       10|      -|     11|     15|
|Multiplexer      |        -|      -|      -|    268|
|Register         |        -|      -|    302|      -|
+-----------------+---------+-------+-------+-------+
|Total            |       10|      6|    313|    852|
+-----------------+---------+-------+-------+-------+
|Available        |      120|     80|  35200|  17600|
+-----------------+---------+-------+-------+-------+
|Utilization (%)  |        8|      7|   ~0  |      4|
+-----------------+---------+-------+-------+-------+

+ Detail: 
    * Instance: 
    N/A

    * DSP48: 
    +--------------------------+----------------------+--------------+
    |         Instance         |        Module        |  Expression  |
    +--------------------------+----------------------+--------------+
    |nnet_mac_muladd_3cdu_U72  |nnet_mac_muladd_3cdu  | i0 * i1 + i2 |
    |nnet_mac_muladd_8b9t_U68  |nnet_mac_muladd_8b9t  | i0 * i1 + i2 |
    |nnet_mac_muladd_8b9t_U69  |nnet_mac_muladd_8b9t  | i0 * i1 + i2 |
    |nnet_mac_muladd_8b9t_U70  |nnet_mac_muladd_8b9t  | i0 * i1 + i2 |
    |nnet_mac_muladd_8b9t_U71  |nnet_mac_muladd_8b9t  | i0 * i1 + i2 |
    +--------------------------+----------------------+--------------+

    * Memory: 
    +-----------------------+----------------------+---------+----+----+-------+-----+------+-------------+
    |         Memory        |        Module        | BRAM_18K| FF | LUT| Words | Bits| Banks| W*Bits*Banks|
    +-----------------------+----------------------+---------+----+----+-------+-----+------+-------------+
    |fc_layer2_weights_V_U  |fc_layer2_fc_layecbu  |        8|   0|   0|  10080|    8|     1|        80640|
    |fc_layer2_bias_V_U     |fc_layer2_fc_layeccu  |        0|  11|  15|     84|   11|     1|          924|
    |output_V_U             |fc_layer2_output_V    |        2|   0|   0|     84|   24|     1|         2016|
    +-----------------------+----------------------+---------+----+----+-------+-----+------+-------------+
    |Total                  |                      |       10|  11|  15|  10248|   43|     3|        83580|
    +-----------------------+----------------------+---------+----+----+-------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +--------------------------------+----------+-------+---+----+------------+------------+
    |          Variable Name         | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +--------------------------------+----------+-------+---+----+------------+------------+
    |p_5_fu_397_p2                   |     *    |      0|  0|  51|           8|           9|
    |p_Val2_s_fu_685_p2              |     *    |      1|  0|  40|          19|          24|
    |i_4_fu_347_p2                   |     +    |      0|  0|  15|           7|           1|
    |i_5_fu_669_p2                   |     +    |      0|  0|  15|           7|           1|
    |i_7_3_fu_649_p2                 |     +    |      0|  0|  15|           7|           3|
    |j_2_fu_533_p2                   |     +    |      0|  0|  15|           7|           1|
    |p_Val2_6_fu_752_p2              |     +    |      0|  0|  23|          16|          16|
    |p_Val2_8_fu_810_p2              |     +    |      0|  0|  15|           3|           8|
    |r_V_2_fu_417_p2                 |     +    |      0|  0|  15|           9|           2|
    |r_V_4_fu_786_p2                 |     +    |      0|  0|  31|           3|          24|
    |r_V_fu_331_p2                   |     +    |      0|  0|  15|           9|           2|
    |tmp_24_fu_472_p2                |     +    |      0|  0|  15|          15|          15|
    |tmp_28_fu_523_p2                |     +    |      0|  0|  15|          15|          15|
    |tmp_32_fu_588_p2                |     +    |      0|  0|  15|          15|          15|
    |tmp_36_fu_639_p2                |     +    |      0|  0|  15|          15|          15|
    |tmp_20_fu_377_p2                |     -    |      0|  0|  21|          15|          15|
    |tmp_23_fu_466_p2                |     -    |      0|  0|  15|          15|          15|
    |tmp_27_fu_517_p2                |     -    |      0|  0|  15|          15|          15|
    |tmp_31_fu_582_p2                |     -    |      0|  0|  15|          15|          15|
    |tmp_35_fu_633_p2                |     -    |      0|  0|  15|          15|          15|
    |ap_block_state4                 |    and   |      0|  0|   2|           1|           1|
    |overflow_fu_839_p2              |    and   |      0|  0|   2|           1|           1|
    |qb_assign_2_fu_742_p2           |    and   |      0|  0|   2|           1|           1|
    |underflow_fu_862_p2             |    and   |      0|  0|   2|           1|           1|
    |exitcond1_fu_431_p2             |   icmp   |      0|  0|  11|           7|           7|
    |exitcond3_fu_341_p2             |   icmp   |      0|  0|  11|           7|           7|
    |exitcond4_fu_407_p2             |   icmp   |      0|  0|  11|           7|           5|
    |exitcond_fu_663_p2              |   icmp   |      0|  0|  11|           7|           7|
    |p_not38_i_i_fu_851_p2           |   icmp   |      0|  0|  13|          16|           2|
    |p_not_i_i_fu_823_p2             |   icmp   |      0|  0|  13|          16|           1|
    |r_fu_724_p2                     |   icmp   |      0|  0|  18|          27|           1|
    |ap_block_state1                 |    or    |      0|  0|   2|           1|           1|
    |brmerge39_i_i_fu_856_p2         |    or    |      0|  0|   2|           1|           1|
    |brmerge_fu_879_p2               |    or    |      0|  0|   2|           1|           1|
    |brmerge_i_i_fu_828_p2           |    or    |      0|  0|   2|           1|           1|
    |brmerge_i_i_i_fu_867_p2         |    or    |      0|  0|   2|           1|           1|
    |i_7_1_fu_547_p2                 |    or    |      0|  0|   7|           7|           2|
    |i_7_2_fu_598_p2                 |    or    |      0|  0|   7|           7|           2|
    |i_7_s_fu_482_p2                 |    or    |      0|  0|   7|           7|           1|
    |r_i_i2_fu_736_p2                |    or    |      0|  0|   2|           1|           1|
    |out_V_V_din                     |  select  |      0|  0|   8|           1|           8|
    |p_Val2_23_mux_fu_885_p3         |  select  |      0|  0|   8|           1|           7|
    |p_Val2_s_518_fu_893_p3          |  select  |      0|  0|   9|           1|           9|
    |p_a_V_i_fu_766_p3               |  select  |      0|  0|  16|           1|           1|
    |newsignbit_0_not_i_i_fu_845_p2  |    xor   |      0|  0|   2|           1|           2|
    |not_s_i_i2_fu_730_p2            |    xor   |      0|  0|   2|           1|           2|
    |tmp_1_fu_834_p2                 |    xor   |      0|  0|   2|           1|           2|
    |underflow_not_fu_873_p2         |    xor   |      0|  0|   2|           1|           2|
    +--------------------------------+----------+-------+---+----+------------+------------+
    |Total                           |          |      1|  0| 569|         356|         304|
    +--------------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +------------------------------+----+-----------+-----+-----------+
    |             Name             | LUT| Input Size| Bits| Total Bits|
    +------------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                     |  56|         13|    1|         13|
    |ap_done                       |   9|          2|    1|          2|
    |fc_layer2_weights_V_address0  |  21|          4|   14|         56|
    |fc_layer2_weights_V_address1  |  15|          3|   14|         42|
    |i1_reg_304                    |   9|          2|    7|         14|
    |i2_reg_316                    |   9|          2|    7|         14|
    |i_reg_280                     |   9|          2|    7|         14|
    |in_V_V_blk_n                  |   9|          2|    1|          2|
    |j_reg_292                     |   9|          2|    7|         14|
    |out_V_V_blk_n                 |   9|          2|    1|          2|
    |output_V_address0             |  38|          7|    7|         49|
    |output_V_address1             |  33|          6|    7|         42|
    |output_V_d0                   |  27|          5|   24|        120|
    |output_V_d1                   |  15|          3|   24|         72|
    +------------------------------+----+-----------+-----+-----------+
    |Total                         | 268|         55|  122|        456|
    +------------------------------+----+-----------+-----+-----------+

    * Register: 
    +---------------------------+----+----+-----+-----------+
    |            Name           | FF | LUT| Bits| Const Bits|
    +---------------------------+----+----+-----+-----------+
    |ap_CS_fsm                  |  12|   0|   12|          0|
    |ap_done_reg                |   1|   0|    1|          0|
    |f_op_V_2_reg_1084          |  11|   0|   11|          0|
    |i1_reg_304                 |   7|   0|    7|          0|
    |i2_reg_316                 |   7|   0|    7|          0|
    |i_4_reg_957                |   7|   0|    7|          0|
    |i_5_reg_1064               |   7|   0|    7|          0|
    |i_7_3_reg_1046             |   7|   0|    7|          0|
    |i_reg_280                  |   7|   0|    7|          0|
    |isneg_reg_1094             |   1|   0|    1|          0|
    |j_reg_292                  |   7|   0|    7|          0|
    |output_V_addr_10_reg_1041  |   5|   0|    7|          2|
    |output_V_addr_7_reg_994    |   7|   0|    7|          0|
    |output_V_addr_8_reg_1005   |   6|   0|    7|          1|
    |output_V_addr_9_reg_1031   |   6|   0|    7|          1|
    |p_6_cast_reg_978           |  17|   0|   17|          0|
    |p_Val2_s_reg_1079          |  43|   0|   43|          0|
    |read_temp_V_cast_reg_949   |  17|   0|   17|          0|
    |tmp_12_reg_1100            |  16|   0|   16|          0|
    |tmp_3_reg_1016             |  24|   0|   24|          0|
    |tmp_42_reg_1089            |   8|   0|    8|          0|
    |tmp_5_cast_reg_970         |   7|   0|   15|          8|
    |tmp_77_1_reg_1021          |  24|   0|   24|          0|
    |tmp_77_2_reg_1051          |  24|   0|   24|          0|
    |tmp_77_3_reg_1056          |  24|   0|   24|          0|
    +---------------------------+----+----+-----+-----------+
    |Total                      | 302|   0|  314|         12|
    +---------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+----------------+-----+-----+------------+--------------+--------------+
|    RTL Ports   | Dir | Bits|  Protocol  | Source Object|    C Type    |
+----------------+-----+-----+------------+--------------+--------------+
|ap_clk          |  in |    1| ap_ctrl_hs |   fc_layer2  | return value |
|ap_rst          |  in |    1| ap_ctrl_hs |   fc_layer2  | return value |
|ap_start        |  in |    1| ap_ctrl_hs |   fc_layer2  | return value |
|ap_done         | out |    1| ap_ctrl_hs |   fc_layer2  | return value |
|ap_continue     |  in |    1| ap_ctrl_hs |   fc_layer2  | return value |
|ap_idle         | out |    1| ap_ctrl_hs |   fc_layer2  | return value |
|ap_ready        | out |    1| ap_ctrl_hs |   fc_layer2  | return value |
|out_V_V_din     | out |    8|   ap_fifo  |    out_V_V   |    pointer   |
|out_V_V_full_n  |  in |    1|   ap_fifo  |    out_V_V   |    pointer   |
|out_V_V_write   | out |    1|   ap_fifo  |    out_V_V   |    pointer   |
|in_V_V_dout     |  in |    8|   ap_fifo  |    in_V_V    |    pointer   |
|in_V_V_empty_n  |  in |    1|   ap_fifo  |    in_V_V    |    pointer   |
|in_V_V_read     | out |    1|   ap_fifo  |    in_V_V    |    pointer   |
+----------------+-----+-----+------------+--------------+--------------+

