// Seed: 2762635553
module module_0 (
    input  wire  module_0,
    output tri   id_1,
    input  uwire id_2,
    input  wor   id_3
);
  always @(-1) if (1) assert (id_2 == id_0);
  timeprecision 1ps;
endmodule
module module_1 #(
    parameter id_10 = 32'd39
) (
    input wor id_0,
    input supply1 id_1,
    input uwire id_2,
    input wire id_3
    , id_29,
    input supply1 id_4,
    output supply0 id_5,
    input supply1 id_6,
    input supply1 id_7,
    input supply0 id_8,
    input supply0 id_9,
    input uwire _id_10,
    input tri id_11,
    input tri1 id_12,
    input tri id_13,
    output tri0 id_14,
    input supply0 id_15,
    output wire id_16,
    input uwire id_17,
    output wand id_18,
    input wand id_19,
    input uwire id_20,
    output tri0 id_21,
    output wor id_22,
    input tri id_23,
    output supply0 id_24,
    input wire id_25,
    input tri id_26,
    output tri id_27
);
  logic [-1 : -1] id_30;
  module_0 modCall_1 (
      id_8,
      id_5,
      id_26,
      id_17
  );
  assign modCall_1.id_0 = 0;
  assign id_5 = id_23 == id_26;
  wire [-1  -  id_10 : 1 'b0] id_31;
endmodule
