#-----------------------------------------------------------
# Vivado v2023.1 (64-bit)
# SW Build 3865809 on Sun May  7 15:05:29 MDT 2023
# IP Build 3864474 on Sun May  7 20:36:21 MDT 2023
# SharedData Build 3865790 on Sun May 07 13:33:03 MDT 2023
# Start of session at: Mon Nov  6 23:05:17 2023
# Process ID: 20496
# Current directory: C:/SPB_Data/ELEN90096-Group-2/project_3/project_3.runs/design_1_srcnn_0_0_synth_1
# Command line: vivado.exe -log design_1_srcnn_0_0.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source design_1_srcnn_0_0.tcl
# Log file: C:/SPB_Data/ELEN90096-Group-2/project_3/project_3.runs/design_1_srcnn_0_0_synth_1/design_1_srcnn_0_0.vds
# Journal file: C:/SPB_Data/ELEN90096-Group-2/project_3/project_3.runs/design_1_srcnn_0_0_synth_1\vivado.jou
# Running On: 400p1l1760g0508, OS: Windows, CPU Frequency: 3408 MHz, CPU Physical cores: 4, Host memory: 17053 MB
#-----------------------------------------------------------
source design_1_srcnn_0_0.tcl -notrace
create_project: Time (s): cpu = 00:00:09 ; elapsed = 00:00:10 . Memory (MB): peak = 431.594 ; gain = 162.301
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/rpais/Desktop/export'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2023.1/data/ip'.
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: design_1_srcnn_0_0
Command: synth_design -top design_1_srcnn_0_0 -part xck26-sfvc784-2LV-c -incremental_mode off -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xck26'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xck26'
INFO: [Device 21-403] Loading part xck26-sfvc784-2LV-c
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 21396
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:11 ; elapsed = 00:00:12 . Memory (MB): peak = 1840.820 ; gain = 358.738
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'design_1_srcnn_0_0' [c:/SPB_Data/ELEN90096-Group-2/project_3/project_3.gen/sources_1/bd/design_1/ip/design_1_srcnn_0_0/synth/design_1_srcnn_0_0.v:53]
INFO: [Synth 8-6157] synthesizing module 'srcnn' [c:/SPB_Data/ELEN90096-Group-2/project_3/project_3.gen/sources_1/bd/design_1/ipshared/2048/hdl/verilog/srcnn.v:9]
INFO: [Synth 8-6157] synthesizing module 'srcnn_conv1' [c:/SPB_Data/ELEN90096-Group-2/project_3/project_3.gen/sources_1/bd/design_1/ipshared/2048/hdl/verilog/srcnn_conv1.v:9]
INFO: [Synth 8-6157] synthesizing module 'srcnn_conv1_conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_5_RAM_T2Pbkb' [c:/SPB_Data/ELEN90096-Group-2/project_3/project_3.gen/sources_1/bd/design_1/ipshared/2048/hdl/verilog/srcnn_conv1_conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_5_RAM_T2Pbkb.v:7]
INFO: [Synth 8-3876] $readmem data file './srcnn_conv1_conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_5_RAM_T2Pbkb.dat' is read successfully [c:/SPB_Data/ELEN90096-Group-2/project_3/project_3.gen/sources_1/bd/design_1/ipshared/2048/hdl/verilog/srcnn_conv1_conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_5_RAM_T2Pbkb.v:40]
INFO: [Synth 8-6155] done synthesizing module 'srcnn_conv1_conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_5_RAM_T2Pbkb' (0#1) [c:/SPB_Data/ELEN90096-Group-2/project_3/project_3.gen/sources_1/bd/design_1/ipshared/2048/hdl/verilog/srcnn_conv1_conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_5_RAM_T2Pbkb.v:7]
INFO: [Synth 8-6157] synthesizing module 'srcnn_conv1_conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_1_RAM_2P_eOg' [c:/SPB_Data/ELEN90096-Group-2/project_3/project_3.gen/sources_1/bd/design_1/ipshared/2048/hdl/verilog/srcnn_conv1_conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_1_RAM_2P_eOg.v:7]
INFO: [Synth 8-3876] $readmem data file './srcnn_conv1_conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_1_RAM_2P_eOg.dat' is read successfully [c:/SPB_Data/ELEN90096-Group-2/project_3/project_3.gen/sources_1/bd/design_1/ipshared/2048/hdl/verilog/srcnn_conv1_conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_1_RAM_2P_eOg.v:40]
INFO: [Synth 8-6155] done synthesizing module 'srcnn_conv1_conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_1_RAM_2P_eOg' (0#1) [c:/SPB_Data/ELEN90096-Group-2/project_3/project_3.gen/sources_1/bd/design_1/ipshared/2048/hdl/verilog/srcnn_conv1_conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_1_RAM_2P_eOg.v:7]
INFO: [Synth 8-6157] synthesizing module 'srcnn_conv1_conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_4_RAM_T2Pg8j' [c:/SPB_Data/ELEN90096-Group-2/project_3/project_3.gen/sources_1/bd/design_1/ipshared/2048/hdl/verilog/srcnn_conv1_conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_4_RAM_T2Pg8j.v:7]
INFO: [Synth 8-3876] $readmem data file './srcnn_conv1_conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_4_RAM_T2Pg8j.dat' is read successfully [c:/SPB_Data/ELEN90096-Group-2/project_3/project_3.gen/sources_1/bd/design_1/ipshared/2048/hdl/verilog/srcnn_conv1_conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_4_RAM_T2Pg8j.v:31]
INFO: [Synth 8-6155] done synthesizing module 'srcnn_conv1_conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_4_RAM_T2Pg8j' (0#1) [c:/SPB_Data/ELEN90096-Group-2/project_3/project_3.gen/sources_1/bd/design_1/ipshared/2048/hdl/verilog/srcnn_conv1_conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_4_RAM_T2Pg8j.v:7]
INFO: [Synth 8-6157] synthesizing module 'srcnn_conv1_conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_2_RAM_T2Pibs' [c:/SPB_Data/ELEN90096-Group-2/project_3/project_3.gen/sources_1/bd/design_1/ipshared/2048/hdl/verilog/srcnn_conv1_conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_2_RAM_T2Pibs.v:7]
INFO: [Synth 8-3876] $readmem data file './srcnn_conv1_conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_2_RAM_T2Pibs.dat' is read successfully [c:/SPB_Data/ELEN90096-Group-2/project_3/project_3.gen/sources_1/bd/design_1/ipshared/2048/hdl/verilog/srcnn_conv1_conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_2_RAM_T2Pibs.v:40]
INFO: [Synth 8-6155] done synthesizing module 'srcnn_conv1_conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_2_RAM_T2Pibs' (0#1) [c:/SPB_Data/ELEN90096-Group-2/project_3/project_3.gen/sources_1/bd/design_1/ipshared/2048/hdl/verilog/srcnn_conv1_conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_2_RAM_T2Pibs.v:7]
INFO: [Synth 8-6157] synthesizing module 'srcnn_conv1_Pipeline_OUT_ROW_COL' [c:/SPB_Data/ELEN90096-Group-2/project_3/project_3.gen/sources_1/bd/design_1/ipshared/2048/hdl/verilog/srcnn_conv1_Pipeline_OUT_ROW_COL.v:9]
INFO: [Synth 8-6157] synthesizing module 'srcnn_mul_32s_16s_48_1_1' [c:/SPB_Data/ELEN90096-Group-2/project_3/project_3.gen/sources_1/bd/design_1/ipshared/2048/hdl/verilog/srcnn_mul_32s_16s_48_1_1.v:5]
INFO: [Synth 8-6155] done synthesizing module 'srcnn_mul_32s_16s_48_1_1' (0#1) [c:/SPB_Data/ELEN90096-Group-2/project_3/project_3.gen/sources_1/bd/design_1/ipshared/2048/hdl/verilog/srcnn_mul_32s_16s_48_1_1.v:5]
INFO: [Synth 8-6157] synthesizing module 'srcnn_mux_2_1_32_1_1' [c:/SPB_Data/ELEN90096-Group-2/project_3/project_3.gen/sources_1/bd/design_1/ipshared/2048/hdl/verilog/srcnn_mux_2_1_32_1_1.v:11]
INFO: [Synth 8-6155] done synthesizing module 'srcnn_mux_2_1_32_1_1' (0#1) [c:/SPB_Data/ELEN90096-Group-2/project_3/project_3.gen/sources_1/bd/design_1/ipshared/2048/hdl/verilog/srcnn_mux_2_1_32_1_1.v:11]
INFO: [Synth 8-6157] synthesizing module 'srcnn_mul_2ns_8ns_9_1_1' [c:/SPB_Data/ELEN90096-Group-2/project_3/project_3.gen/sources_1/bd/design_1/ipshared/2048/hdl/verilog/srcnn_mul_2ns_8ns_9_1_1.v:5]
INFO: [Synth 8-6155] done synthesizing module 'srcnn_mul_2ns_8ns_9_1_1' (0#1) [c:/SPB_Data/ELEN90096-Group-2/project_3/project_3.gen/sources_1/bd/design_1/ipshared/2048/hdl/verilog/srcnn_mul_2ns_8ns_9_1_1.v:5]
INFO: [Synth 8-6157] synthesizing module 'srcnn_mul_4ns_8ns_11_1_1' [c:/SPB_Data/ELEN90096-Group-2/project_3/project_3.gen/sources_1/bd/design_1/ipshared/2048/hdl/verilog/srcnn_mul_4ns_8ns_11_1_1.v:5]
INFO: [Synth 8-6155] done synthesizing module 'srcnn_mul_4ns_8ns_11_1_1' (0#1) [c:/SPB_Data/ELEN90096-Group-2/project_3/project_3.gen/sources_1/bd/design_1/ipshared/2048/hdl/verilog/srcnn_mul_4ns_8ns_11_1_1.v:5]
INFO: [Synth 8-6157] synthesizing module 'srcnn_mul_5ns_8ns_11_1_1' [c:/SPB_Data/ELEN90096-Group-2/project_3/project_3.gen/sources_1/bd/design_1/ipshared/2048/hdl/verilog/srcnn_mul_5ns_8ns_11_1_1.v:5]
INFO: [Synth 8-6155] done synthesizing module 'srcnn_mul_5ns_8ns_11_1_1' (0#1) [c:/SPB_Data/ELEN90096-Group-2/project_3/project_3.gen/sources_1/bd/design_1/ipshared/2048/hdl/verilog/srcnn_mul_5ns_8ns_11_1_1.v:5]
INFO: [Synth 8-6157] synthesizing module 'srcnn_mul_8ns_10ns_17_1_1' [c:/SPB_Data/ELEN90096-Group-2/project_3/project_3.gen/sources_1/bd/design_1/ipshared/2048/hdl/verilog/srcnn_mul_8ns_10ns_17_1_1.v:5]
INFO: [Synth 8-6155] done synthesizing module 'srcnn_mul_8ns_10ns_17_1_1' (0#1) [c:/SPB_Data/ELEN90096-Group-2/project_3/project_3.gen/sources_1/bd/design_1/ipshared/2048/hdl/verilog/srcnn_mul_8ns_10ns_17_1_1.v:5]
INFO: [Synth 8-6157] synthesizing module 'srcnn_mac_muladd_10s_7ns_7ns_14_4_1' [c:/SPB_Data/ELEN90096-Group-2/project_3/project_3.gen/sources_1/bd/design_1/ipshared/2048/hdl/verilog/srcnn_mac_muladd_10s_7ns_7ns_14_4_1.v:49]
INFO: [Synth 8-6157] synthesizing module 'srcnn_mac_muladd_10s_7ns_7ns_14_4_1_DSP48_0' [c:/SPB_Data/ELEN90096-Group-2/project_3/project_3.gen/sources_1/bd/design_1/ipshared/2048/hdl/verilog/srcnn_mac_muladd_10s_7ns_7ns_14_4_1.v:10]
INFO: [Synth 8-6155] done synthesizing module 'srcnn_mac_muladd_10s_7ns_7ns_14_4_1_DSP48_0' (0#1) [c:/SPB_Data/ELEN90096-Group-2/project_3/project_3.gen/sources_1/bd/design_1/ipshared/2048/hdl/verilog/srcnn_mac_muladd_10s_7ns_7ns_14_4_1.v:10]
INFO: [Synth 8-6155] done synthesizing module 'srcnn_mac_muladd_10s_7ns_7ns_14_4_1' (0#1) [c:/SPB_Data/ELEN90096-Group-2/project_3/project_3.gen/sources_1/bd/design_1/ipshared/2048/hdl/verilog/srcnn_mac_muladd_10s_7ns_7ns_14_4_1.v:49]
INFO: [Synth 8-6157] synthesizing module 'srcnn_flow_control_loop_pipe_sequential_init' [c:/SPB_Data/ELEN90096-Group-2/project_3/project_3.gen/sources_1/bd/design_1/ipshared/2048/hdl/verilog/srcnn_flow_control_loop_pipe_sequential_init.v:11]
INFO: [Synth 8-6155] done synthesizing module 'srcnn_flow_control_loop_pipe_sequential_init' (0#1) [c:/SPB_Data/ELEN90096-Group-2/project_3/project_3.gen/sources_1/bd/design_1/ipshared/2048/hdl/verilog/srcnn_flow_control_loop_pipe_sequential_init.v:11]
INFO: [Synth 8-6155] done synthesizing module 'srcnn_conv1_Pipeline_OUT_ROW_COL' (0#1) [c:/SPB_Data/ELEN90096-Group-2/project_3/project_3.gen/sources_1/bd/design_1/ipshared/2048/hdl/verilog/srcnn_conv1_Pipeline_OUT_ROW_COL.v:9]
INFO: [Synth 8-6157] synthesizing module 'srcnn_conv1_Pipeline_RELU' [c:/SPB_Data/ELEN90096-Group-2/project_3/project_3.gen/sources_1/bd/design_1/ipshared/2048/hdl/verilog/srcnn_conv1_Pipeline_RELU.v:9]
INFO: [Synth 8-6157] synthesizing module 'srcnn_mux_3_2_16_1_1' [c:/SPB_Data/ELEN90096-Group-2/project_3/project_3.gen/sources_1/bd/design_1/ipshared/2048/hdl/verilog/srcnn_mux_3_2_16_1_1.v:11]
INFO: [Synth 8-6155] done synthesizing module 'srcnn_mux_3_2_16_1_1' (0#1) [c:/SPB_Data/ELEN90096-Group-2/project_3/project_3.gen/sources_1/bd/design_1/ipshared/2048/hdl/verilog/srcnn_mux_3_2_16_1_1.v:11]
INFO: [Synth 8-6155] done synthesizing module 'srcnn_conv1_Pipeline_RELU' (0#1) [c:/SPB_Data/ELEN90096-Group-2/project_3/project_3.gen/sources_1/bd/design_1/ipshared/2048/hdl/verilog/srcnn_conv1_Pipeline_RELU.v:9]
INFO: [Synth 8-6157] synthesizing module 'srcnn_conv1_Pipeline_3' [c:/SPB_Data/ELEN90096-Group-2/project_3/project_3.gen/sources_1/bd/design_1/ipshared/2048/hdl/verilog/srcnn_conv1_Pipeline_3.v:9]
INFO: [Synth 8-6155] done synthesizing module 'srcnn_conv1_Pipeline_3' (0#1) [c:/SPB_Data/ELEN90096-Group-2/project_3/project_3.gen/sources_1/bd/design_1/ipshared/2048/hdl/verilog/srcnn_conv1_Pipeline_3.v:9]
INFO: [Synth 8-6157] synthesizing module 'srcnn_conv1_Pipeline_RELU7' [c:/SPB_Data/ELEN90096-Group-2/project_3/project_3.gen/sources_1/bd/design_1/ipshared/2048/hdl/verilog/srcnn_conv1_Pipeline_RELU7.v:9]
INFO: [Synth 8-6155] done synthesizing module 'srcnn_conv1_Pipeline_RELU7' (0#1) [c:/SPB_Data/ELEN90096-Group-2/project_3/project_3.gen/sources_1/bd/design_1/ipshared/2048/hdl/verilog/srcnn_conv1_Pipeline_RELU7.v:9]
INFO: [Synth 8-6157] synthesizing module 'srcnn_conv1_Pipeline_5' [c:/SPB_Data/ELEN90096-Group-2/project_3/project_3.gen/sources_1/bd/design_1/ipshared/2048/hdl/verilog/srcnn_conv1_Pipeline_5.v:9]
INFO: [Synth 8-6155] done synthesizing module 'srcnn_conv1_Pipeline_5' (0#1) [c:/SPB_Data/ELEN90096-Group-2/project_3/project_3.gen/sources_1/bd/design_1/ipshared/2048/hdl/verilog/srcnn_conv1_Pipeline_5.v:9]
INFO: [Synth 8-6157] synthesizing module 'srcnn_conv1_Pipeline_BW' [c:/SPB_Data/ELEN90096-Group-2/project_3/project_3.gen/sources_1/bd/design_1/ipshared/2048/hdl/verilog/srcnn_conv1_Pipeline_BW.v:9]
INFO: [Synth 8-6155] done synthesizing module 'srcnn_conv1_Pipeline_BW' (0#1) [c:/SPB_Data/ELEN90096-Group-2/project_3/project_3.gen/sources_1/bd/design_1/ipshared/2048/hdl/verilog/srcnn_conv1_Pipeline_BW.v:9]
INFO: [Synth 8-6157] synthesizing module 'srcnn_conv1_Pipeline_BW8' [c:/SPB_Data/ELEN90096-Group-2/project_3/project_3.gen/sources_1/bd/design_1/ipshared/2048/hdl/verilog/srcnn_conv1_Pipeline_BW8.v:9]
INFO: [Synth 8-6155] done synthesizing module 'srcnn_conv1_Pipeline_BW8' (0#1) [c:/SPB_Data/ELEN90096-Group-2/project_3/project_3.gen/sources_1/bd/design_1/ipshared/2048/hdl/verilog/srcnn_conv1_Pipeline_BW8.v:9]
INFO: [Synth 8-6157] synthesizing module 'srcnn_mul_64s_8ns_64_1_1' [c:/SPB_Data/ELEN90096-Group-2/project_3/project_3.gen/sources_1/bd/design_1/ipshared/2048/hdl/verilog/srcnn_mul_64s_8ns_64_1_1.v:5]
INFO: [Synth 8-6155] done synthesizing module 'srcnn_mul_64s_8ns_64_1_1' (0#1) [c:/SPB_Data/ELEN90096-Group-2/project_3/project_3.gen/sources_1/bd/design_1/ipshared/2048/hdl/verilog/srcnn_mul_64s_8ns_64_1_1.v:5]
INFO: [Synth 8-6157] synthesizing module 'srcnn_mul_9ns_11ns_19_1_1' [c:/SPB_Data/ELEN90096-Group-2/project_3/project_3.gen/sources_1/bd/design_1/ipshared/2048/hdl/verilog/srcnn_mul_9ns_11ns_19_1_1.v:5]
INFO: [Synth 8-6155] done synthesizing module 'srcnn_mul_9ns_11ns_19_1_1' (0#1) [c:/SPB_Data/ELEN90096-Group-2/project_3/project_3.gen/sources_1/bd/design_1/ipshared/2048/hdl/verilog/srcnn_mul_9ns_11ns_19_1_1.v:5]
INFO: [Synth 8-6157] synthesizing module 'srcnn_mul_6ns_10ns_15_1_1' [c:/SPB_Data/ELEN90096-Group-2/project_3/project_3.gen/sources_1/bd/design_1/ipshared/2048/hdl/verilog/srcnn_mul_6ns_10ns_15_1_1.v:5]
INFO: [Synth 8-6155] done synthesizing module 'srcnn_mul_6ns_10ns_15_1_1' (0#1) [c:/SPB_Data/ELEN90096-Group-2/project_3/project_3.gen/sources_1/bd/design_1/ipshared/2048/hdl/verilog/srcnn_mul_6ns_10ns_15_1_1.v:5]
INFO: [Synth 8-6157] synthesizing module 'srcnn_mul_6ns_18ns_23_1_1' [c:/SPB_Data/ELEN90096-Group-2/project_3/project_3.gen/sources_1/bd/design_1/ipshared/2048/hdl/verilog/srcnn_mul_6ns_18ns_23_1_1.v:5]
INFO: [Synth 8-6155] done synthesizing module 'srcnn_mul_6ns_18ns_23_1_1' (0#1) [c:/SPB_Data/ELEN90096-Group-2/project_3/project_3.gen/sources_1/bd/design_1/ipshared/2048/hdl/verilog/srcnn_mul_6ns_18ns_23_1_1.v:5]
INFO: [Synth 8-6157] synthesizing module 'srcnn_mul_10s_8ns_14_1_1' [c:/SPB_Data/ELEN90096-Group-2/project_3/project_3.gen/sources_1/bd/design_1/ipshared/2048/hdl/verilog/srcnn_mul_10s_8ns_14_1_1.v:5]
INFO: [Synth 8-6155] done synthesizing module 'srcnn_mul_10s_8ns_14_1_1' (0#1) [c:/SPB_Data/ELEN90096-Group-2/project_3/project_3.gen/sources_1/bd/design_1/ipshared/2048/hdl/verilog/srcnn_mul_10s_8ns_14_1_1.v:5]
INFO: [Synth 8-6157] synthesizing module 'srcnn_am_addmul_8ns_3ns_10ns_19_4_1' [c:/SPB_Data/ELEN90096-Group-2/project_3/project_3.gen/sources_1/bd/design_1/ipshared/2048/hdl/verilog/srcnn_am_addmul_8ns_3ns_10ns_19_4_1.v:49]
INFO: [Synth 8-6157] synthesizing module 'srcnn_am_addmul_8ns_3ns_10ns_19_4_1_DSP48_1' [c:/SPB_Data/ELEN90096-Group-2/project_3/project_3.gen/sources_1/bd/design_1/ipshared/2048/hdl/verilog/srcnn_am_addmul_8ns_3ns_10ns_19_4_1.v:10]
INFO: [Synth 8-6155] done synthesizing module 'srcnn_am_addmul_8ns_3ns_10ns_19_4_1_DSP48_1' (0#1) [c:/SPB_Data/ELEN90096-Group-2/project_3/project_3.gen/sources_1/bd/design_1/ipshared/2048/hdl/verilog/srcnn_am_addmul_8ns_3ns_10ns_19_4_1.v:10]
INFO: [Synth 8-6155] done synthesizing module 'srcnn_am_addmul_8ns_3ns_10ns_19_4_1' (0#1) [c:/SPB_Data/ELEN90096-Group-2/project_3/project_3.gen/sources_1/bd/design_1/ipshared/2048/hdl/verilog/srcnn_am_addmul_8ns_3ns_10ns_19_4_1.v:49]
INFO: [Synth 8-6157] synthesizing module 'srcnn_mac_muladd_11s_7ns_8ns_11_4_1' [c:/SPB_Data/ELEN90096-Group-2/project_3/project_3.gen/sources_1/bd/design_1/ipshared/2048/hdl/verilog/srcnn_mac_muladd_11s_7ns_8ns_11_4_1.v:49]
INFO: [Synth 8-6157] synthesizing module 'srcnn_mac_muladd_11s_7ns_8ns_11_4_1_DSP48_2' [c:/SPB_Data/ELEN90096-Group-2/project_3/project_3.gen/sources_1/bd/design_1/ipshared/2048/hdl/verilog/srcnn_mac_muladd_11s_7ns_8ns_11_4_1.v:10]
INFO: [Synth 8-6155] done synthesizing module 'srcnn_mac_muladd_11s_7ns_8ns_11_4_1_DSP48_2' (0#1) [c:/SPB_Data/ELEN90096-Group-2/project_3/project_3.gen/sources_1/bd/design_1/ipshared/2048/hdl/verilog/srcnn_mac_muladd_11s_7ns_8ns_11_4_1.v:10]
INFO: [Synth 8-6155] done synthesizing module 'srcnn_mac_muladd_11s_7ns_8ns_11_4_1' (0#1) [c:/SPB_Data/ELEN90096-Group-2/project_3/project_3.gen/sources_1/bd/design_1/ipshared/2048/hdl/verilog/srcnn_mac_muladd_11s_7ns_8ns_11_4_1.v:49]
INFO: [Synth 8-6155] done synthesizing module 'srcnn_conv1' (0#1) [c:/SPB_Data/ELEN90096-Group-2/project_3/project_3.gen/sources_1/bd/design_1/ipshared/2048/hdl/verilog/srcnn_conv1.v:9]
INFO: [Synth 8-6157] synthesizing module 'srcnn_conv2' [c:/SPB_Data/ELEN90096-Group-2/project_3/project_3.gen/sources_1/bd/design_1/ipshared/2048/hdl/verilog/srcnn_conv2.v:9]
INFO: [Synth 8-6157] synthesizing module 'srcnn_conv2_p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEjbC' [c:/SPB_Data/ELEN90096-Group-2/project_3/project_3.gen/sources_1/bd/design_1/ipshared/2048/hdl/verilog/srcnn_conv2_p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEjbC.v:7]
INFO: [Synth 8-3876] $readmem data file './srcnn_conv2_p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEjbC.dat' is read successfully [c:/SPB_Data/ELEN90096-Group-2/project_3/project_3.gen/sources_1/bd/design_1/ipshared/2048/hdl/verilog/srcnn_conv2_p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEjbC.v:40]
INFO: [Synth 8-6155] done synthesizing module 'srcnn_conv2_p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEjbC' (0#1) [c:/SPB_Data/ELEN90096-Group-2/project_3/project_3.gen/sources_1/bd/design_1/ipshared/2048/hdl/verilog/srcnn_conv2_p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEjbC.v:7]
INFO: [Synth 8-6157] synthesizing module 'srcnn_conv2_weight_buffer_RAM_AUTO_1R1W' [c:/SPB_Data/ELEN90096-Group-2/project_3/project_3.gen/sources_1/bd/design_1/ipshared/2048/hdl/verilog/srcnn_conv2_weight_buffer_RAM_AUTO_1R1W.v:7]
INFO: [Synth 8-3876] $readmem data file './srcnn_conv2_weight_buffer_RAM_AUTO_1R1W.dat' is read successfully [c:/SPB_Data/ELEN90096-Group-2/project_3/project_3.gen/sources_1/bd/design_1/ipshared/2048/hdl/verilog/srcnn_conv2_weight_buffer_RAM_AUTO_1R1W.v:31]
INFO: [Synth 8-6155] done synthesizing module 'srcnn_conv2_weight_buffer_RAM_AUTO_1R1W' (0#1) [c:/SPB_Data/ELEN90096-Group-2/project_3/project_3.gen/sources_1/bd/design_1/ipshared/2048/hdl/verilog/srcnn_conv2_weight_buffer_RAM_AUTO_1R1W.v:7]
INFO: [Synth 8-6157] synthesizing module 'srcnn_conv2_conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_9_RAM_T2P_Ngs' [c:/SPB_Data/ELEN90096-Group-2/project_3/project_3.gen/sources_1/bd/design_1/ipshared/2048/hdl/verilog/srcnn_conv2_conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_9_RAM_T2P_Ngs.v:7]
INFO: [Synth 8-3876] $readmem data file './srcnn_conv2_conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_9_RAM_T2P_Ngs.dat' is read successfully [c:/SPB_Data/ELEN90096-Group-2/project_3/project_3.gen/sources_1/bd/design_1/ipshared/2048/hdl/verilog/srcnn_conv2_conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_9_RAM_T2P_Ngs.v:31]
INFO: [Synth 8-6155] done synthesizing module 'srcnn_conv2_conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_9_RAM_T2P_Ngs' (0#1) [c:/SPB_Data/ELEN90096-Group-2/project_3/project_3.gen/sources_1/bd/design_1/ipshared/2048/hdl/verilog/srcnn_conv2_conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_9_RAM_T2P_Ngs.v:7]
INFO: [Synth 8-6157] synthesizing module 'srcnn_load_input_buffer_c2' [c:/SPB_Data/ELEN90096-Group-2/project_3/project_3.gen/sources_1/bd/design_1/ipshared/2048/hdl/verilog/srcnn_load_input_buffer_c2.v:9]
INFO: [Synth 8-6157] synthesizing module 'srcnn_load_input_buffer_c2_Pipeline_BH' [c:/SPB_Data/ELEN90096-Group-2/project_3/project_3.gen/sources_1/bd/design_1/ipshared/2048/hdl/verilog/srcnn_load_input_buffer_c2_Pipeline_BH.v:9]
INFO: [Synth 8-6157] synthesizing module 'srcnn_mul_7ns_18ns_24_1_1' [c:/SPB_Data/ELEN90096-Group-2/project_3/project_3.gen/sources_1/bd/design_1/ipshared/2048/hdl/verilog/srcnn_mul_7ns_18ns_24_1_1.v:5]
INFO: [Synth 8-6155] done synthesizing module 'srcnn_mul_7ns_18ns_24_1_1' (0#1) [c:/SPB_Data/ELEN90096-Group-2/project_3/project_3.gen/sources_1/bd/design_1/ipshared/2048/hdl/verilog/srcnn_mul_7ns_18ns_24_1_1.v:5]
INFO: [Synth 8-6155] done synthesizing module 'srcnn_load_input_buffer_c2_Pipeline_BH' (0#1) [c:/SPB_Data/ELEN90096-Group-2/project_3/project_3.gen/sources_1/bd/design_1/ipshared/2048/hdl/verilog/srcnn_load_input_buffer_c2_Pipeline_BH.v:9]
INFO: [Synth 8-6155] done synthesizing module 'srcnn_load_input_buffer_c2' (0#1) [c:/SPB_Data/ELEN90096-Group-2/project_3/project_3.gen/sources_1/bd/design_1/ipshared/2048/hdl/verilog/srcnn_load_input_buffer_c2.v:9]
INFO: [Synth 8-6157] synthesizing module 'srcnn_conv2_Pipeline_LOAD_WEIGHTS_L' [c:/SPB_Data/ELEN90096-Group-2/project_3/project_3.gen/sources_1/bd/design_1/ipshared/2048/hdl/verilog/srcnn_conv2_Pipeline_LOAD_WEIGHTS_L.v:9]
INFO: [Synth 8-6155] done synthesizing module 'srcnn_conv2_Pipeline_LOAD_WEIGHTS_L' (0#1) [c:/SPB_Data/ELEN90096-Group-2/project_3/project_3.gen/sources_1/bd/design_1/ipshared/2048/hdl/verilog/srcnn_conv2_Pipeline_LOAD_WEIGHTS_L.v:9]
INFO: [Synth 8-6157] synthesizing module 'srcnn_conv2_Pipeline_OUT_ROW_COL' [c:/SPB_Data/ELEN90096-Group-2/project_3/project_3.gen/sources_1/bd/design_1/ipshared/2048/hdl/verilog/srcnn_conv2_Pipeline_OUT_ROW_COL.v:9]
INFO: [Synth 8-6157] synthesizing module 'srcnn_mul_32s_16s_47_1_1' [c:/SPB_Data/ELEN90096-Group-2/project_3/project_3.gen/sources_1/bd/design_1/ipshared/2048/hdl/verilog/srcnn_mul_32s_16s_47_1_1.v:5]
INFO: [Synth 8-6155] done synthesizing module 'srcnn_mul_32s_16s_47_1_1' (0#1) [c:/SPB_Data/ELEN90096-Group-2/project_3/project_3.gen/sources_1/bd/design_1/ipshared/2048/hdl/verilog/srcnn_mul_32s_16s_47_1_1.v:5]
INFO: [Synth 8-6157] synthesizing module 'srcnn_mux_2_1_16_1_1' [c:/SPB_Data/ELEN90096-Group-2/project_3/project_3.gen/sources_1/bd/design_1/ipshared/2048/hdl/verilog/srcnn_mux_2_1_16_1_1.v:11]
INFO: [Synth 8-6155] done synthesizing module 'srcnn_mux_2_1_16_1_1' (0#1) [c:/SPB_Data/ELEN90096-Group-2/project_3/project_3.gen/sources_1/bd/design_1/ipshared/2048/hdl/verilog/srcnn_mux_2_1_16_1_1.v:11]
INFO: [Synth 8-6155] done synthesizing module 'srcnn_conv2_Pipeline_OUT_ROW_COL' (0#1) [c:/SPB_Data/ELEN90096-Group-2/project_3/project_3.gen/sources_1/bd/design_1/ipshared/2048/hdl/verilog/srcnn_conv2_Pipeline_OUT_ROW_COL.v:9]
INFO: [Synth 8-6157] synthesizing module 'srcnn_conv2_Pipeline_RELU' [c:/SPB_Data/ELEN90096-Group-2/project_3/project_3.gen/sources_1/bd/design_1/ipshared/2048/hdl/verilog/srcnn_conv2_Pipeline_RELU.v:9]
INFO: [Synth 8-6157] synthesizing module 'srcnn_mux_15_4_16_1_1' [c:/SPB_Data/ELEN90096-Group-2/project_3/project_3.gen/sources_1/bd/design_1/ipshared/2048/hdl/verilog/srcnn_mux_15_4_16_1_1.v:11]
INFO: [Synth 8-6155] done synthesizing module 'srcnn_mux_15_4_16_1_1' (0#1) [c:/SPB_Data/ELEN90096-Group-2/project_3/project_3.gen/sources_1/bd/design_1/ipshared/2048/hdl/verilog/srcnn_mux_15_4_16_1_1.v:11]
INFO: [Synth 8-6155] done synthesizing module 'srcnn_conv2_Pipeline_RELU' (0#1) [c:/SPB_Data/ELEN90096-Group-2/project_3/project_3.gen/sources_1/bd/design_1/ipshared/2048/hdl/verilog/srcnn_conv2_Pipeline_RELU.v:9]
INFO: [Synth 8-6157] synthesizing module 'srcnn_conv2_Pipeline_4' [c:/SPB_Data/ELEN90096-Group-2/project_3/project_3.gen/sources_1/bd/design_1/ipshared/2048/hdl/verilog/srcnn_conv2_Pipeline_4.v:9]
INFO: [Synth 8-6155] done synthesizing module 'srcnn_conv2_Pipeline_4' (0#1) [c:/SPB_Data/ELEN90096-Group-2/project_3/project_3.gen/sources_1/bd/design_1/ipshared/2048/hdl/verilog/srcnn_conv2_Pipeline_4.v:9]
INFO: [Synth 8-6157] synthesizing module 'srcnn_conv2_Pipeline_RELU4' [c:/SPB_Data/ELEN90096-Group-2/project_3/project_3.gen/sources_1/bd/design_1/ipshared/2048/hdl/verilog/srcnn_conv2_Pipeline_RELU4.v:9]
INFO: [Synth 8-6155] done synthesizing module 'srcnn_conv2_Pipeline_RELU4' (0#1) [c:/SPB_Data/ELEN90096-Group-2/project_3/project_3.gen/sources_1/bd/design_1/ipshared/2048/hdl/verilog/srcnn_conv2_Pipeline_RELU4.v:9]
INFO: [Synth 8-6157] synthesizing module 'srcnn_conv2_Pipeline_6' [c:/SPB_Data/ELEN90096-Group-2/project_3/project_3.gen/sources_1/bd/design_1/ipshared/2048/hdl/verilog/srcnn_conv2_Pipeline_6.v:9]
INFO: [Synth 8-6155] done synthesizing module 'srcnn_conv2_Pipeline_6' (0#1) [c:/SPB_Data/ELEN90096-Group-2/project_3/project_3.gen/sources_1/bd/design_1/ipshared/2048/hdl/verilog/srcnn_conv2_Pipeline_6.v:9]
INFO: [Synth 8-6157] synthesizing module 'srcnn_conv2_Pipeline_BW' [c:/SPB_Data/ELEN90096-Group-2/project_3/project_3.gen/sources_1/bd/design_1/ipshared/2048/hdl/verilog/srcnn_conv2_Pipeline_BW.v:9]
INFO: [Synth 8-6155] done synthesizing module 'srcnn_conv2_Pipeline_BW' (0#1) [c:/SPB_Data/ELEN90096-Group-2/project_3/project_3.gen/sources_1/bd/design_1/ipshared/2048/hdl/verilog/srcnn_conv2_Pipeline_BW.v:9]
INFO: [Synth 8-6157] synthesizing module 'srcnn_conv2_Pipeline_BW5' [c:/SPB_Data/ELEN90096-Group-2/project_3/project_3.gen/sources_1/bd/design_1/ipshared/2048/hdl/verilog/srcnn_conv2_Pipeline_BW5.v:9]
INFO: [Synth 8-6155] done synthesizing module 'srcnn_conv2_Pipeline_BW5' (0#1) [c:/SPB_Data/ELEN90096-Group-2/project_3/project_3.gen/sources_1/bd/design_1/ipshared/2048/hdl/verilog/srcnn_conv2_Pipeline_BW5.v:9]
INFO: [Synth 8-6157] synthesizing module 'srcnn_conv2_Pipeline_BW6' [c:/SPB_Data/ELEN90096-Group-2/project_3/project_3.gen/sources_1/bd/design_1/ipshared/2048/hdl/verilog/srcnn_conv2_Pipeline_BW6.v:9]
INFO: [Synth 8-6155] done synthesizing module 'srcnn_conv2_Pipeline_BW6' (0#1) [c:/SPB_Data/ELEN90096-Group-2/project_3/project_3.gen/sources_1/bd/design_1/ipshared/2048/hdl/verilog/srcnn_conv2_Pipeline_BW6.v:9]
INFO: [Synth 8-6157] synthesizing module 'srcnn_mul_5ns_18ns_22_1_1' [c:/SPB_Data/ELEN90096-Group-2/project_3/project_3.gen/sources_1/bd/design_1/ipshared/2048/hdl/verilog/srcnn_mul_5ns_18ns_22_1_1.v:5]
INFO: [Synth 8-6155] done synthesizing module 'srcnn_mul_5ns_18ns_22_1_1' (0#1) [c:/SPB_Data/ELEN90096-Group-2/project_3/project_3.gen/sources_1/bd/design_1/ipshared/2048/hdl/verilog/srcnn_mul_5ns_18ns_22_1_1.v:5]
INFO: [Synth 8-6155] done synthesizing module 'srcnn_conv2' (0#1) [c:/SPB_Data/ELEN90096-Group-2/project_3/project_3.gen/sources_1/bd/design_1/ipshared/2048/hdl/verilog/srcnn_conv2.v:9]
INFO: [Synth 8-6157] synthesizing module 'srcnn_conv3' [c:/SPB_Data/ELEN90096-Group-2/project_3/project_3.gen/sources_1/bd/design_1/ipshared/2048/hdl/verilog/srcnn_conv3.v:9]
INFO: [Synth 8-6157] synthesizing module 'srcnn_conv3_conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_3_RAM_AUTO2iS' [c:/SPB_Data/ELEN90096-Group-2/project_3/project_3.gen/sources_1/bd/design_1/ipshared/2048/hdl/verilog/srcnn_conv3_conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_3_RAM_AUTO2iS.v:7]
INFO: [Synth 8-3876] $readmem data file './srcnn_conv3_conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_3_RAM_AUTO2iS.dat' is read successfully [c:/SPB_Data/ELEN90096-Group-2/project_3/project_3.gen/sources_1/bd/design_1/ipshared/2048/hdl/verilog/srcnn_conv3_conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_3_RAM_AUTO2iS.v:41]
INFO: [Synth 8-6155] done synthesizing module 'srcnn_conv3_conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_3_RAM_AUTO2iS' (0#1) [c:/SPB_Data/ELEN90096-Group-2/project_3/project_3.gen/sources_1/bd/design_1/ipshared/2048/hdl/verilog/srcnn_conv3_conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_3_RAM_AUTO2iS.v:7]
INFO: [Synth 8-6157] synthesizing module 'srcnn_conv3_weight_buffer_0_RAM_AUTO_1R1W' [c:/SPB_Data/ELEN90096-Group-2/project_3/project_3.gen/sources_1/bd/design_1/ipshared/2048/hdl/verilog/srcnn_conv3_weight_buffer_0_RAM_AUTO_1R1W.v:7]
INFO: [Synth 8-3876] $readmem data file './srcnn_conv3_weight_buffer_0_RAM_AUTO_1R1W.dat' is read successfully [c:/SPB_Data/ELEN90096-Group-2/project_3/project_3.gen/sources_1/bd/design_1/ipshared/2048/hdl/verilog/srcnn_conv3_weight_buffer_0_RAM_AUTO_1R1W.v:40]
INFO: [Synth 8-6155] done synthesizing module 'srcnn_conv3_weight_buffer_0_RAM_AUTO_1R1W' (0#1) [c:/SPB_Data/ELEN90096-Group-2/project_3/project_3.gen/sources_1/bd/design_1/ipshared/2048/hdl/verilog/srcnn_conv3_weight_buffer_0_RAM_AUTO_1R1W.v:7]
INFO: [Synth 8-6157] synthesizing module 'srcnn_conv3_conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_1_RAM_T2P_4jc' [c:/SPB_Data/ELEN90096-Group-2/project_3/project_3.gen/sources_1/bd/design_1/ipshared/2048/hdl/verilog/srcnn_conv3_conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_1_RAM_T2P_4jc.v:7]
INFO: [Synth 8-3876] $readmem data file './srcnn_conv3_conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_1_RAM_T2P_4jc.dat' is read successfully [c:/SPB_Data/ELEN90096-Group-2/project_3/project_3.gen/sources_1/bd/design_1/ipshared/2048/hdl/verilog/srcnn_conv3_conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_1_RAM_T2P_4jc.v:41]
INFO: [Synth 8-6155] done synthesizing module 'srcnn_conv3_conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_1_RAM_T2P_4jc' (0#1) [c:/SPB_Data/ELEN90096-Group-2/project_3/project_3.gen/sources_1/bd/design_1/ipshared/2048/hdl/verilog/srcnn_conv3_conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_1_RAM_T2P_4jc.v:7]
INFO: [Synth 8-6157] synthesizing module 'srcnn_load_input_buffer_c3' [c:/SPB_Data/ELEN90096-Group-2/project_3/project_3.gen/sources_1/bd/design_1/ipshared/2048/hdl/verilog/srcnn_load_input_buffer_c3.v:9]
INFO: [Synth 8-6155] done synthesizing module 'srcnn_load_input_buffer_c3' (0#1) [c:/SPB_Data/ELEN90096-Group-2/project_3/project_3.gen/sources_1/bd/design_1/ipshared/2048/hdl/verilog/srcnn_load_input_buffer_c3.v:9]
INFO: [Synth 8-6157] synthesizing module 'srcnn_conv3_Pipeline_WEIGHTI_WEIGHTK_L' [c:/SPB_Data/ELEN90096-Group-2/project_3/project_3.gen/sources_1/bd/design_1/ipshared/2048/hdl/verilog/srcnn_conv3_Pipeline_WEIGHTI_WEIGHTK_L.v:9]
WARNING: [Synth 8-5974] attribute "use_dsp48" has been deprecated, please use "use_dsp" instead 
INFO: [Synth 8-6157] synthesizing module 'srcnn_mac_muladd_6ns_5ns_3ns_10_4_1' [c:/SPB_Data/ELEN90096-Group-2/project_3/project_3.gen/sources_1/bd/design_1/ipshared/2048/hdl/verilog/srcnn_mac_muladd_6ns_5ns_3ns_10_4_1.v:49]
INFO: [Synth 8-6157] synthesizing module 'srcnn_mac_muladd_6ns_5ns_3ns_10_4_1_DSP48_3' [c:/SPB_Data/ELEN90096-Group-2/project_3/project_3.gen/sources_1/bd/design_1/ipshared/2048/hdl/verilog/srcnn_mac_muladd_6ns_5ns_3ns_10_4_1.v:10]
INFO: [Synth 8-6155] done synthesizing module 'srcnn_mac_muladd_6ns_5ns_3ns_10_4_1_DSP48_3' (0#1) [c:/SPB_Data/ELEN90096-Group-2/project_3/project_3.gen/sources_1/bd/design_1/ipshared/2048/hdl/verilog/srcnn_mac_muladd_6ns_5ns_3ns_10_4_1.v:10]
INFO: [Synth 8-6155] done synthesizing module 'srcnn_mac_muladd_6ns_5ns_3ns_10_4_1' (0#1) [c:/SPB_Data/ELEN90096-Group-2/project_3/project_3.gen/sources_1/bd/design_1/ipshared/2048/hdl/verilog/srcnn_mac_muladd_6ns_5ns_3ns_10_4_1.v:49]
INFO: [Synth 8-6155] done synthesizing module 'srcnn_conv3_Pipeline_WEIGHTI_WEIGHTK_L' (0#1) [c:/SPB_Data/ELEN90096-Group-2/project_3/project_3.gen/sources_1/bd/design_1/ipshared/2048/hdl/verilog/srcnn_conv3_Pipeline_WEIGHTI_WEIGHTK_L.v:9]
INFO: [Synth 8-6157] synthesizing module 'srcnn_conv3_Pipeline_IN_ROW_COL' [c:/SPB_Data/ELEN90096-Group-2/project_3/project_3.gen/sources_1/bd/design_1/ipshared/2048/hdl/verilog/srcnn_conv3_Pipeline_IN_ROW_COL.v:9]
INFO: [Synth 8-6157] synthesizing module 'srcnn_mul_6ns_6ns_11_1_1' [c:/SPB_Data/ELEN90096-Group-2/project_3/project_3.gen/sources_1/bd/design_1/ipshared/2048/hdl/verilog/srcnn_mul_6ns_6ns_11_1_1.v:5]
INFO: [Synth 8-6155] done synthesizing module 'srcnn_mul_6ns_6ns_11_1_1' (0#1) [c:/SPB_Data/ELEN90096-Group-2/project_3/project_3.gen/sources_1/bd/design_1/ipshared/2048/hdl/verilog/srcnn_mul_6ns_6ns_11_1_1.v:5]
INFO: [Synth 8-6157] synthesizing module 'srcnn_urem_9ns_9ns_9_13_1' [c:/SPB_Data/ELEN90096-Group-2/project_3/project_3.gen/sources_1/bd/design_1/ipshared/2048/hdl/verilog/srcnn_urem_9ns_9ns_9_13_1.v:68]
INFO: [Synth 8-6157] synthesizing module 'srcnn_urem_9ns_9ns_9_13_1_divider' [c:/SPB_Data/ELEN90096-Group-2/project_3/project_3.gen/sources_1/bd/design_1/ipshared/2048/hdl/verilog/srcnn_urem_9ns_9ns_9_13_1.v:8]
INFO: [Synth 8-6155] done synthesizing module 'srcnn_urem_9ns_9ns_9_13_1_divider' (0#1) [c:/SPB_Data/ELEN90096-Group-2/project_3/project_3.gen/sources_1/bd/design_1/ipshared/2048/hdl/verilog/srcnn_urem_9ns_9ns_9_13_1.v:8]
INFO: [Synth 8-6155] done synthesizing module 'srcnn_urem_9ns_9ns_9_13_1' (0#1) [c:/SPB_Data/ELEN90096-Group-2/project_3/project_3.gen/sources_1/bd/design_1/ipshared/2048/hdl/verilog/srcnn_urem_9ns_9ns_9_13_1.v:68]
INFO: [Synth 8-6157] synthesizing module 'srcnn_mul_16s_16s_31_1_1' [c:/SPB_Data/ELEN90096-Group-2/project_3/project_3.gen/sources_1/bd/design_1/ipshared/2048/hdl/verilog/srcnn_mul_16s_16s_31_1_1.v:5]
INFO: [Synth 8-6155] done synthesizing module 'srcnn_mul_16s_16s_31_1_1' (0#1) [c:/SPB_Data/ELEN90096-Group-2/project_3/project_3.gen/sources_1/bd/design_1/ipshared/2048/hdl/verilog/srcnn_mul_16s_16s_31_1_1.v:5]
INFO: [Synth 8-6157] synthesizing module 'srcnn_mac_muladd_16s_16s_31ns_31_4_1' [c:/SPB_Data/ELEN90096-Group-2/project_3/project_3.gen/sources_1/bd/design_1/ipshared/2048/hdl/verilog/srcnn_mac_muladd_16s_16s_31ns_31_4_1.v:49]
INFO: [Synth 8-6157] synthesizing module 'srcnn_mac_muladd_16s_16s_31ns_31_4_1_DSP48_4' [c:/SPB_Data/ELEN90096-Group-2/project_3/project_3.gen/sources_1/bd/design_1/ipshared/2048/hdl/verilog/srcnn_mac_muladd_16s_16s_31ns_31_4_1.v:10]
INFO: [Synth 8-6155] done synthesizing module 'srcnn_mac_muladd_16s_16s_31ns_31_4_1_DSP48_4' (0#1) [c:/SPB_Data/ELEN90096-Group-2/project_3/project_3.gen/sources_1/bd/design_1/ipshared/2048/hdl/verilog/srcnn_mac_muladd_16s_16s_31ns_31_4_1.v:10]
INFO: [Synth 8-6155] done synthesizing module 'srcnn_mac_muladd_16s_16s_31ns_31_4_1' (0#1) [c:/SPB_Data/ELEN90096-Group-2/project_3/project_3.gen/sources_1/bd/design_1/ipshared/2048/hdl/verilog/srcnn_mac_muladd_16s_16s_31ns_31_4_1.v:49]
INFO: [Synth 8-6155] done synthesizing module 'srcnn_conv3_Pipeline_IN_ROW_COL' (0#1) [c:/SPB_Data/ELEN90096-Group-2/project_3/project_3.gen/sources_1/bd/design_1/ipshared/2048/hdl/verilog/srcnn_conv3_Pipeline_IN_ROW_COL.v:9]
INFO: [Synth 8-6157] synthesizing module 'srcnn_conv3_Pipeline_RELU' [c:/SPB_Data/ELEN90096-Group-2/project_3/project_3.gen/sources_1/bd/design_1/ipshared/2048/hdl/verilog/srcnn_conv3_Pipeline_RELU.v:9]
INFO: [Synth 8-6155] done synthesizing module 'srcnn_conv3_Pipeline_RELU' (0#1) [c:/SPB_Data/ELEN90096-Group-2/project_3/project_3.gen/sources_1/bd/design_1/ipshared/2048/hdl/verilog/srcnn_conv3_Pipeline_RELU.v:9]
INFO: [Synth 8-6157] synthesizing module 'srcnn_conv3_Pipeline_4' [c:/SPB_Data/ELEN90096-Group-2/project_3/project_3.gen/sources_1/bd/design_1/ipshared/2048/hdl/verilog/srcnn_conv3_Pipeline_4.v:9]
INFO: [Synth 8-6155] done synthesizing module 'srcnn_conv3_Pipeline_4' (0#1) [c:/SPB_Data/ELEN90096-Group-2/project_3/project_3.gen/sources_1/bd/design_1/ipshared/2048/hdl/verilog/srcnn_conv3_Pipeline_4.v:9]
INFO: [Synth 8-6157] synthesizing module 'srcnn_conv3_Pipeline_RELU1' [c:/SPB_Data/ELEN90096-Group-2/project_3/project_3.gen/sources_1/bd/design_1/ipshared/2048/hdl/verilog/srcnn_conv3_Pipeline_RELU1.v:9]
INFO: [Synth 8-6155] done synthesizing module 'srcnn_conv3_Pipeline_RELU1' (0#1) [c:/SPB_Data/ELEN90096-Group-2/project_3/project_3.gen/sources_1/bd/design_1/ipshared/2048/hdl/verilog/srcnn_conv3_Pipeline_RELU1.v:9]
INFO: [Synth 8-6157] synthesizing module 'srcnn_conv3_Pipeline_6' [c:/SPB_Data/ELEN90096-Group-2/project_3/project_3.gen/sources_1/bd/design_1/ipshared/2048/hdl/verilog/srcnn_conv3_Pipeline_6.v:9]
INFO: [Synth 8-6155] done synthesizing module 'srcnn_conv3_Pipeline_6' (0#1) [c:/SPB_Data/ELEN90096-Group-2/project_3/project_3.gen/sources_1/bd/design_1/ipshared/2048/hdl/verilog/srcnn_conv3_Pipeline_6.v:9]
INFO: [Synth 8-6157] synthesizing module 'srcnn_conv3_Pipeline_CLEARW' [c:/SPB_Data/ELEN90096-Group-2/project_3/project_3.gen/sources_1/bd/design_1/ipshared/2048/hdl/verilog/srcnn_conv3_Pipeline_CLEARW.v:9]
INFO: [Synth 8-6155] done synthesizing module 'srcnn_conv3_Pipeline_CLEARW' (0#1) [c:/SPB_Data/ELEN90096-Group-2/project_3/project_3.gen/sources_1/bd/design_1/ipshared/2048/hdl/verilog/srcnn_conv3_Pipeline_CLEARW.v:9]
INFO: [Synth 8-6157] synthesizing module 'srcnn_conv3_Pipeline_CLEARW2' [c:/SPB_Data/ELEN90096-Group-2/project_3/project_3.gen/sources_1/bd/design_1/ipshared/2048/hdl/verilog/srcnn_conv3_Pipeline_CLEARW2.v:9]
INFO: [Synth 8-6155] done synthesizing module 'srcnn_conv3_Pipeline_CLEARW2' (0#1) [c:/SPB_Data/ELEN90096-Group-2/project_3/project_3.gen/sources_1/bd/design_1/ipshared/2048/hdl/verilog/srcnn_conv3_Pipeline_CLEARW2.v:9]
INFO: [Synth 8-6157] synthesizing module 'srcnn_conv3_Pipeline_CLEARW3' [c:/SPB_Data/ELEN90096-Group-2/project_3/project_3.gen/sources_1/bd/design_1/ipshared/2048/hdl/verilog/srcnn_conv3_Pipeline_CLEARW3.v:9]
INFO: [Synth 8-6155] done synthesizing module 'srcnn_conv3_Pipeline_CLEARW3' (0#1) [c:/SPB_Data/ELEN90096-Group-2/project_3/project_3.gen/sources_1/bd/design_1/ipshared/2048/hdl/verilog/srcnn_conv3_Pipeline_CLEARW3.v:9]
INFO: [Synth 8-6155] done synthesizing module 'srcnn_conv3' (0#1) [c:/SPB_Data/ELEN90096-Group-2/project_3/project_3.gen/sources_1/bd/design_1/ipshared/2048/hdl/verilog/srcnn_conv3.v:9]
INFO: [Synth 8-6157] synthesizing module 'srcnn_control_s_axi' [c:/SPB_Data/ELEN90096-Group-2/project_3/project_3.gen/sources_1/bd/design_1/ipshared/2048/hdl/verilog/srcnn_control_s_axi.v:9]
INFO: [Synth 8-155] case statement is not full and has no default [c:/SPB_Data/ELEN90096-Group-2/project_3/project_3.gen/sources_1/bd/design_1/ipshared/2048/hdl/verilog/srcnn_control_s_axi.v:295]
INFO: [Synth 8-6155] done synthesizing module 'srcnn_control_s_axi' (0#1) [c:/SPB_Data/ELEN90096-Group-2/project_3/project_3.gen/sources_1/bd/design_1/ipshared/2048/hdl/verilog/srcnn_control_s_axi.v:9]
INFO: [Synth 8-6157] synthesizing module 'srcnn_biases_m_axi' [c:/SPB_Data/ELEN90096-Group-2/project_3/project_3.gen/sources_1/bd/design_1/ipshared/2048/hdl/verilog/srcnn_biases_m_axi.v:11]
INFO: [Synth 8-6157] synthesizing module 'srcnn_biases_m_axi_store' [c:/SPB_Data/ELEN90096-Group-2/project_3/project_3.gen/sources_1/bd/design_1/ipshared/2048/hdl/verilog/srcnn_biases_m_axi.v:796]
INFO: [Synth 8-6157] synthesizing module 'srcnn_biases_m_axi_fifo' [c:/SPB_Data/ELEN90096-Group-2/project_3/project_3.gen/sources_1/bd/design_1/ipshared/2048/hdl/verilog/srcnn_biases_m_axi.v:2468]
INFO: [Synth 8-6157] synthesizing module 'srcnn_biases_m_axi_srl' [c:/SPB_Data/ELEN90096-Group-2/project_3/project_3.gen/sources_1/bd/design_1/ipshared/2048/hdl/verilog/srcnn_biases_m_axi.v:2646]
INFO: [Synth 8-6155] done synthesizing module 'srcnn_biases_m_axi_srl' (0#1) [c:/SPB_Data/ELEN90096-Group-2/project_3/project_3.gen/sources_1/bd/design_1/ipshared/2048/hdl/verilog/srcnn_biases_m_axi.v:2646]
INFO: [Synth 8-6155] done synthesizing module 'srcnn_biases_m_axi_fifo' (0#1) [c:/SPB_Data/ELEN90096-Group-2/project_3/project_3.gen/sources_1/bd/design_1/ipshared/2048/hdl/verilog/srcnn_biases_m_axi.v:2468]
INFO: [Synth 8-6157] synthesizing module 'srcnn_biases_m_axi_fifo__parameterized0' [c:/SPB_Data/ELEN90096-Group-2/project_3/project_3.gen/sources_1/bd/design_1/ipshared/2048/hdl/verilog/srcnn_biases_m_axi.v:2468]
INFO: [Synth 8-6157] synthesizing module 'srcnn_biases_m_axi_srl__parameterized0' [c:/SPB_Data/ELEN90096-Group-2/project_3/project_3.gen/sources_1/bd/design_1/ipshared/2048/hdl/verilog/srcnn_biases_m_axi.v:2646]
INFO: [Synth 8-6155] done synthesizing module 'srcnn_biases_m_axi_srl__parameterized0' (0#1) [c:/SPB_Data/ELEN90096-Group-2/project_3/project_3.gen/sources_1/bd/design_1/ipshared/2048/hdl/verilog/srcnn_biases_m_axi.v:2646]
INFO: [Synth 8-6155] done synthesizing module 'srcnn_biases_m_axi_fifo__parameterized0' (0#1) [c:/SPB_Data/ELEN90096-Group-2/project_3/project_3.gen/sources_1/bd/design_1/ipshared/2048/hdl/verilog/srcnn_biases_m_axi.v:2468]
INFO: [Synth 8-6157] synthesizing module 'srcnn_biases_m_axi_fifo__parameterized1' [c:/SPB_Data/ELEN90096-Group-2/project_3/project_3.gen/sources_1/bd/design_1/ipshared/2048/hdl/verilog/srcnn_biases_m_axi.v:2468]
INFO: [Synth 8-6157] synthesizing module 'srcnn_biases_m_axi_mem' [c:/SPB_Data/ELEN90096-Group-2/project_3/project_3.gen/sources_1/bd/design_1/ipshared/2048/hdl/verilog/srcnn_biases_m_axi.v:2700]
INFO: [Synth 8-6155] done synthesizing module 'srcnn_biases_m_axi_mem' (0#1) [c:/SPB_Data/ELEN90096-Group-2/project_3/project_3.gen/sources_1/bd/design_1/ipshared/2048/hdl/verilog/srcnn_biases_m_axi.v:2700]
INFO: [Synth 8-6155] done synthesizing module 'srcnn_biases_m_axi_fifo__parameterized1' (0#1) [c:/SPB_Data/ELEN90096-Group-2/project_3/project_3.gen/sources_1/bd/design_1/ipshared/2048/hdl/verilog/srcnn_biases_m_axi.v:2468]
INFO: [Synth 8-6157] synthesizing module 'srcnn_biases_m_axi_fifo__parameterized2' [c:/SPB_Data/ELEN90096-Group-2/project_3/project_3.gen/sources_1/bd/design_1/ipshared/2048/hdl/verilog/srcnn_biases_m_axi.v:2468]
INFO: [Synth 8-6157] synthesizing module 'srcnn_biases_m_axi_srl__parameterized1' [c:/SPB_Data/ELEN90096-Group-2/project_3/project_3.gen/sources_1/bd/design_1/ipshared/2048/hdl/verilog/srcnn_biases_m_axi.v:2646]
INFO: [Synth 8-6155] done synthesizing module 'srcnn_biases_m_axi_srl__parameterized1' (0#1) [c:/SPB_Data/ELEN90096-Group-2/project_3/project_3.gen/sources_1/bd/design_1/ipshared/2048/hdl/verilog/srcnn_biases_m_axi.v:2646]
INFO: [Synth 8-6155] done synthesizing module 'srcnn_biases_m_axi_fifo__parameterized2' (0#1) [c:/SPB_Data/ELEN90096-Group-2/project_3/project_3.gen/sources_1/bd/design_1/ipshared/2048/hdl/verilog/srcnn_biases_m_axi.v:2468]
INFO: [Synth 8-6157] synthesizing module 'srcnn_biases_m_axi_fifo__parameterized3' [c:/SPB_Data/ELEN90096-Group-2/project_3/project_3.gen/sources_1/bd/design_1/ipshared/2048/hdl/verilog/srcnn_biases_m_axi.v:2468]
INFO: [Synth 8-6157] synthesizing module 'srcnn_biases_m_axi_srl__parameterized2' [c:/SPB_Data/ELEN90096-Group-2/project_3/project_3.gen/sources_1/bd/design_1/ipshared/2048/hdl/verilog/srcnn_biases_m_axi.v:2646]
INFO: [Synth 8-6155] done synthesizing module 'srcnn_biases_m_axi_srl__parameterized2' (0#1) [c:/SPB_Data/ELEN90096-Group-2/project_3/project_3.gen/sources_1/bd/design_1/ipshared/2048/hdl/verilog/srcnn_biases_m_axi.v:2646]
INFO: [Synth 8-6155] done synthesizing module 'srcnn_biases_m_axi_fifo__parameterized3' (0#1) [c:/SPB_Data/ELEN90096-Group-2/project_3/project_3.gen/sources_1/bd/design_1/ipshared/2048/hdl/verilog/srcnn_biases_m_axi.v:2468]
INFO: [Synth 8-6155] done synthesizing module 'srcnn_biases_m_axi_store' (0#1) [c:/SPB_Data/ELEN90096-Group-2/project_3/project_3.gen/sources_1/bd/design_1/ipshared/2048/hdl/verilog/srcnn_biases_m_axi.v:796]
INFO: [Synth 8-6157] synthesizing module 'srcnn_biases_m_axi_load' [c:/SPB_Data/ELEN90096-Group-2/project_3/project_3.gen/sources_1/bd/design_1/ipshared/2048/hdl/verilog/srcnn_biases_m_axi.v:329]
INFO: [Synth 8-6157] synthesizing module 'srcnn_biases_m_axi_fifo__parameterized4' [c:/SPB_Data/ELEN90096-Group-2/project_3/project_3.gen/sources_1/bd/design_1/ipshared/2048/hdl/verilog/srcnn_biases_m_axi.v:2468]
INFO: [Synth 8-6157] synthesizing module 'srcnn_biases_m_axi_srl__parameterized3' [c:/SPB_Data/ELEN90096-Group-2/project_3/project_3.gen/sources_1/bd/design_1/ipshared/2048/hdl/verilog/srcnn_biases_m_axi.v:2646]
INFO: [Synth 8-6155] done synthesizing module 'srcnn_biases_m_axi_srl__parameterized3' (0#1) [c:/SPB_Data/ELEN90096-Group-2/project_3/project_3.gen/sources_1/bd/design_1/ipshared/2048/hdl/verilog/srcnn_biases_m_axi.v:2646]
INFO: [Synth 8-6155] done synthesizing module 'srcnn_biases_m_axi_fifo__parameterized4' (0#1) [c:/SPB_Data/ELEN90096-Group-2/project_3/project_3.gen/sources_1/bd/design_1/ipshared/2048/hdl/verilog/srcnn_biases_m_axi.v:2468]
INFO: [Synth 8-6157] synthesizing module 'srcnn_biases_m_axi_fifo__parameterized5' [c:/SPB_Data/ELEN90096-Group-2/project_3/project_3.gen/sources_1/bd/design_1/ipshared/2048/hdl/verilog/srcnn_biases_m_axi.v:2468]
INFO: [Synth 8-6157] synthesizing module 'srcnn_biases_m_axi_mem__parameterized0' [c:/SPB_Data/ELEN90096-Group-2/project_3/project_3.gen/sources_1/bd/design_1/ipshared/2048/hdl/verilog/srcnn_biases_m_axi.v:2700]
INFO: [Synth 8-6155] done synthesizing module 'srcnn_biases_m_axi_mem__parameterized0' (0#1) [c:/SPB_Data/ELEN90096-Group-2/project_3/project_3.gen/sources_1/bd/design_1/ipshared/2048/hdl/verilog/srcnn_biases_m_axi.v:2700]
INFO: [Synth 8-6155] done synthesizing module 'srcnn_biases_m_axi_fifo__parameterized5' (0#1) [c:/SPB_Data/ELEN90096-Group-2/project_3/project_3.gen/sources_1/bd/design_1/ipshared/2048/hdl/verilog/srcnn_biases_m_axi.v:2468]
INFO: [Synth 8-6155] done synthesizing module 'srcnn_biases_m_axi_load' (0#1) [c:/SPB_Data/ELEN90096-Group-2/project_3/project_3.gen/sources_1/bd/design_1/ipshared/2048/hdl/verilog/srcnn_biases_m_axi.v:329]
INFO: [Synth 8-6157] synthesizing module 'srcnn_biases_m_axi_write' [c:/SPB_Data/ELEN90096-Group-2/project_3/project_3.gen/sources_1/bd/design_1/ipshared/2048/hdl/verilog/srcnn_biases_m_axi.v:1547]
INFO: [Synth 8-6157] synthesizing module 'srcnn_biases_m_axi_burst_converter' [c:/SPB_Data/ELEN90096-Group-2/project_3/project_3.gen/sources_1/bd/design_1/ipshared/2048/hdl/verilog/srcnn_biases_m_axi.v:1867]
INFO: [Synth 8-6157] synthesizing module 'srcnn_biases_m_axi_reg_slice' [c:/SPB_Data/ELEN90096-Group-2/project_3/project_3.gen/sources_1/bd/design_1/ipshared/2048/hdl/verilog/srcnn_biases_m_axi.v:2366]
INFO: [Synth 8-6155] done synthesizing module 'srcnn_biases_m_axi_reg_slice' (0#1) [c:/SPB_Data/ELEN90096-Group-2/project_3/project_3.gen/sources_1/bd/design_1/ipshared/2048/hdl/verilog/srcnn_biases_m_axi.v:2366]
INFO: [Synth 8-6155] done synthesizing module 'srcnn_biases_m_axi_burst_converter' (0#1) [c:/SPB_Data/ELEN90096-Group-2/project_3/project_3.gen/sources_1/bd/design_1/ipshared/2048/hdl/verilog/srcnn_biases_m_axi.v:1867]
INFO: [Synth 8-6157] synthesizing module 'srcnn_biases_m_axi_fifo__parameterized6' [c:/SPB_Data/ELEN90096-Group-2/project_3/project_3.gen/sources_1/bd/design_1/ipshared/2048/hdl/verilog/srcnn_biases_m_axi.v:2468]
INFO: [Synth 8-6157] synthesizing module 'srcnn_biases_m_axi_srl__parameterized4' [c:/SPB_Data/ELEN90096-Group-2/project_3/project_3.gen/sources_1/bd/design_1/ipshared/2048/hdl/verilog/srcnn_biases_m_axi.v:2646]
INFO: [Synth 8-6155] done synthesizing module 'srcnn_biases_m_axi_srl__parameterized4' (0#1) [c:/SPB_Data/ELEN90096-Group-2/project_3/project_3.gen/sources_1/bd/design_1/ipshared/2048/hdl/verilog/srcnn_biases_m_axi.v:2646]
INFO: [Synth 8-6155] done synthesizing module 'srcnn_biases_m_axi_fifo__parameterized6' (0#1) [c:/SPB_Data/ELEN90096-Group-2/project_3/project_3.gen/sources_1/bd/design_1/ipshared/2048/hdl/verilog/srcnn_biases_m_axi.v:2468]
INFO: [Synth 8-6157] synthesizing module 'srcnn_biases_m_axi_throttle' [c:/SPB_Data/ELEN90096-Group-2/project_3/project_3.gen/sources_1/bd/design_1/ipshared/2048/hdl/verilog/srcnn_biases_m_axi.v:2140]
INFO: [Synth 8-6157] synthesizing module 'srcnn_biases_m_axi_reg_slice__parameterized0' [c:/SPB_Data/ELEN90096-Group-2/project_3/project_3.gen/sources_1/bd/design_1/ipshared/2048/hdl/verilog/srcnn_biases_m_axi.v:2366]
INFO: [Common 17-14] Message 'Synth 8-6157' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-6155] done synthesizing module 'srcnn_biases_m_axi_reg_slice__parameterized0' (0#1) [c:/SPB_Data/ELEN90096-Group-2/project_3/project_3.gen/sources_1/bd/design_1/ipshared/2048/hdl/verilog/srcnn_biases_m_axi.v:2366]
INFO: [Synth 8-6155] done synthesizing module 'srcnn_biases_m_axi_srl__parameterized5' (0#1) [c:/SPB_Data/ELEN90096-Group-2/project_3/project_3.gen/sources_1/bd/design_1/ipshared/2048/hdl/verilog/srcnn_biases_m_axi.v:2646]
INFO: [Synth 8-6155] done synthesizing module 'srcnn_biases_m_axi_fifo__parameterized7' (0#1) [c:/SPB_Data/ELEN90096-Group-2/project_3/project_3.gen/sources_1/bd/design_1/ipshared/2048/hdl/verilog/srcnn_biases_m_axi.v:2468]
INFO: [Synth 8-6155] done synthesizing module 'srcnn_biases_m_axi_srl__parameterized6' (0#1) [c:/SPB_Data/ELEN90096-Group-2/project_3/project_3.gen/sources_1/bd/design_1/ipshared/2048/hdl/verilog/srcnn_biases_m_axi.v:2646]
INFO: [Synth 8-6155] done synthesizing module 'srcnn_biases_m_axi_fifo__parameterized8' (0#1) [c:/SPB_Data/ELEN90096-Group-2/project_3/project_3.gen/sources_1/bd/design_1/ipshared/2048/hdl/verilog/srcnn_biases_m_axi.v:2468]
INFO: [Synth 8-6155] done synthesizing module 'srcnn_biases_m_axi_throttle' (0#1) [c:/SPB_Data/ELEN90096-Group-2/project_3/project_3.gen/sources_1/bd/design_1/ipshared/2048/hdl/verilog/srcnn_biases_m_axi.v:2140]
INFO: [Common 17-14] Message 'Synth 8-6155' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [c:/SPB_Data/ELEN90096-Group-2/project_3/project_3.gen/sources_1/bd/design_1/ipshared/2048/hdl/verilog/srcnn_biases_m_axi.v:1858]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [c:/SPB_Data/ELEN90096-Group-2/project_3/project_3.gen/sources_1/bd/design_1/ipshared/2048/hdl/verilog/srcnn_biases_m_axi.v:1861]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [c:/SPB_Data/ELEN90096-Group-2/project_3/project_3.gen/sources_1/bd/design_1/ipshared/2048/hdl/verilog/srcnn_biases_m_axi.v:1539]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [c:/SPB_Data/ELEN90096-Group-2/project_3/project_3.gen/sources_1/bd/design_1/ipshared/2048/hdl/verilog/srcnn_bundle_1_m_axi.v:1858]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [c:/SPB_Data/ELEN90096-Group-2/project_3/project_3.gen/sources_1/bd/design_1/ipshared/2048/hdl/verilog/srcnn_bundle_1_m_axi.v:1861]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [c:/SPB_Data/ELEN90096-Group-2/project_3/project_3.gen/sources_1/bd/design_1/ipshared/2048/hdl/verilog/srcnn_bundle_1_m_axi.v:1539]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [c:/SPB_Data/ELEN90096-Group-2/project_3/project_3.gen/sources_1/bd/design_1/ipshared/2048/hdl/verilog/srcnn_bundle_2_m_axi.v:1858]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [c:/SPB_Data/ELEN90096-Group-2/project_3/project_3.gen/sources_1/bd/design_1/ipshared/2048/hdl/verilog/srcnn_bundle_2_m_axi.v:1861]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [c:/SPB_Data/ELEN90096-Group-2/project_3/project_3.gen/sources_1/bd/design_1/ipshared/2048/hdl/verilog/srcnn_bundle_2_m_axi.v:1539]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [c:/SPB_Data/ELEN90096-Group-2/project_3/project_3.gen/sources_1/bd/design_1/ipshared/2048/hdl/verilog/srcnn_weights_m_axi.v:1858]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [c:/SPB_Data/ELEN90096-Group-2/project_3/project_3.gen/sources_1/bd/design_1/ipshared/2048/hdl/verilog/srcnn_weights_m_axi.v:1861]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [c:/SPB_Data/ELEN90096-Group-2/project_3/project_3.gen/sources_1/bd/design_1/ipshared/2048/hdl/verilog/srcnn_weights_m_axi.v:1539]
WARNING: [Synth 8-6014] Unused sequential element loop[8].divisor_tmp_reg[9] was removed.  [c:/SPB_Data/ELEN90096-Group-2/project_3/project_3.gen/sources_1/bd/design_1/ipshared/2048/hdl/verilog/srcnn_urem_9ns_9ns_9_13_1.v:52]
WARNING: [Synth 8-6014] Unused sequential element quot_reg was removed.  [c:/SPB_Data/ELEN90096-Group-2/project_3/project_3.gen/sources_1/bd/design_1/ipshared/2048/hdl/verilog/srcnn_urem_9ns_9ns_9_13_1.v:122]
WARNING: [Synth 8-6014] Unused sequential element int_ap_done_reg was removed.  [c:/SPB_Data/ELEN90096-Group-2/project_3/project_3.gen/sources_1/bd/design_1/ipshared/2048/hdl/verilog/srcnn_control_s_axi.v:422]
WARNING: [Synth 8-7129] Port in_BUS_RID[0] in module srcnn_weights_m_axi_read is either unconnected or has no load
WARNING: [Synth 8-7129] Port in_BUS_RRESP[1] in module srcnn_weights_m_axi_read is either unconnected or has no load
WARNING: [Synth 8-7129] Port in_BUS_RRESP[0] in module srcnn_weights_m_axi_read is either unconnected or has no load
WARNING: [Synth 8-7129] Port in_BUS_RUSER[0] in module srcnn_weights_m_axi_read is either unconnected or has no load
WARNING: [Synth 8-7129] Port in_BUS_BID[0] in module srcnn_weights_m_axi_write is either unconnected or has no load
WARNING: [Synth 8-7129] Port in_BUS_BRESP[1] in module srcnn_weights_m_axi_write is either unconnected or has no load
WARNING: [Synth 8-7129] Port in_BUS_BRESP[0] in module srcnn_weights_m_axi_write is either unconnected or has no load
WARNING: [Synth 8-7129] Port in_BUS_BUSER[0] in module srcnn_weights_m_axi_write is either unconnected or has no load
WARNING: [Synth 8-7129] Port raddr[2] in module srcnn_weights_m_axi_srl is either unconnected or has no load
WARNING: [Synth 8-7129] Port raddr[2] in module srcnn_weights_m_axi_srl__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port in_BUS_RID[0] in module srcnn_bundle_2_m_axi_read is either unconnected or has no load
WARNING: [Synth 8-7129] Port in_BUS_RRESP[1] in module srcnn_bundle_2_m_axi_read is either unconnected or has no load
WARNING: [Synth 8-7129] Port in_BUS_RRESP[0] in module srcnn_bundle_2_m_axi_read is either unconnected or has no load
WARNING: [Synth 8-7129] Port in_BUS_RUSER[0] in module srcnn_bundle_2_m_axi_read is either unconnected or has no load
WARNING: [Synth 8-7129] Port in_BUS_BID[0] in module srcnn_bundle_2_m_axi_write is either unconnected or has no load
WARNING: [Synth 8-7129] Port in_BUS_BRESP[1] in module srcnn_bundle_2_m_axi_write is either unconnected or has no load
WARNING: [Synth 8-7129] Port in_BUS_BRESP[0] in module srcnn_bundle_2_m_axi_write is either unconnected or has no load
WARNING: [Synth 8-7129] Port in_BUS_BUSER[0] in module srcnn_bundle_2_m_axi_write is either unconnected or has no load
WARNING: [Synth 8-7129] Port raddr[2] in module srcnn_bundle_2_m_axi_srl__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port raddr[2] in module srcnn_bundle_2_m_axi_srl__parameterized2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port in_BUS_RID[0] in module srcnn_bundle_1_m_axi_read is either unconnected or has no load
WARNING: [Synth 8-7129] Port in_BUS_RRESP[1] in module srcnn_bundle_1_m_axi_read is either unconnected or has no load
WARNING: [Synth 8-7129] Port in_BUS_RRESP[0] in module srcnn_bundle_1_m_axi_read is either unconnected or has no load
WARNING: [Synth 8-7129] Port in_BUS_RUSER[0] in module srcnn_bundle_1_m_axi_read is either unconnected or has no load
WARNING: [Synth 8-7129] Port in_BUS_BID[0] in module srcnn_bundle_1_m_axi_write is either unconnected or has no load
WARNING: [Synth 8-7129] Port in_BUS_BRESP[1] in module srcnn_bundle_1_m_axi_write is either unconnected or has no load
WARNING: [Synth 8-7129] Port in_BUS_BRESP[0] in module srcnn_bundle_1_m_axi_write is either unconnected or has no load
WARNING: [Synth 8-7129] Port in_BUS_BUSER[0] in module srcnn_bundle_1_m_axi_write is either unconnected or has no load
WARNING: [Synth 8-7129] Port raddr[2] in module srcnn_bundle_1_m_axi_srl__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port raddr[2] in module srcnn_bundle_1_m_axi_srl__parameterized2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port in_BUS_RID[0] in module srcnn_biases_m_axi_read is either unconnected or has no load
WARNING: [Synth 8-7129] Port in_BUS_RRESP[1] in module srcnn_biases_m_axi_read is either unconnected or has no load
WARNING: [Synth 8-7129] Port in_BUS_RRESP[0] in module srcnn_biases_m_axi_read is either unconnected or has no load
WARNING: [Synth 8-7129] Port in_BUS_RUSER[0] in module srcnn_biases_m_axi_read is either unconnected or has no load
WARNING: [Synth 8-7129] Port in_BUS_BID[0] in module srcnn_biases_m_axi_write is either unconnected or has no load
WARNING: [Synth 8-7129] Port in_BUS_BRESP[1] in module srcnn_biases_m_axi_write is either unconnected or has no load
WARNING: [Synth 8-7129] Port in_BUS_BRESP[0] in module srcnn_biases_m_axi_write is either unconnected or has no load
WARNING: [Synth 8-7129] Port in_BUS_BUSER[0] in module srcnn_biases_m_axi_write is either unconnected or has no load
WARNING: [Synth 8-7129] Port raddr[2] in module srcnn_biases_m_axi_srl__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port raddr[2] in module srcnn_biases_m_axi_srl__parameterized2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_bundle_2_AWREADY in module srcnn_conv3_Pipeline_6 is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_bundle_2_ARREADY in module srcnn_conv3_Pipeline_6 is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_bundle_2_RVALID in module srcnn_conv3_Pipeline_6 is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_bundle_2_RDATA[15] in module srcnn_conv3_Pipeline_6 is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_bundle_2_RDATA[14] in module srcnn_conv3_Pipeline_6 is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_bundle_2_RDATA[13] in module srcnn_conv3_Pipeline_6 is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_bundle_2_RDATA[12] in module srcnn_conv3_Pipeline_6 is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_bundle_2_RDATA[11] in module srcnn_conv3_Pipeline_6 is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_bundle_2_RDATA[10] in module srcnn_conv3_Pipeline_6 is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_bundle_2_RDATA[9] in module srcnn_conv3_Pipeline_6 is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_bundle_2_RDATA[8] in module srcnn_conv3_Pipeline_6 is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_bundle_2_RDATA[7] in module srcnn_conv3_Pipeline_6 is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_bundle_2_RDATA[6] in module srcnn_conv3_Pipeline_6 is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_bundle_2_RDATA[5] in module srcnn_conv3_Pipeline_6 is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_bundle_2_RDATA[4] in module srcnn_conv3_Pipeline_6 is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_bundle_2_RDATA[3] in module srcnn_conv3_Pipeline_6 is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_bundle_2_RDATA[2] in module srcnn_conv3_Pipeline_6 is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_bundle_2_RDATA[1] in module srcnn_conv3_Pipeline_6 is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_bundle_2_RDATA[0] in module srcnn_conv3_Pipeline_6 is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_bundle_2_RLAST in module srcnn_conv3_Pipeline_6 is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_bundle_2_RID[0] in module srcnn_conv3_Pipeline_6 is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_bundle_2_RFIFONUM[13] in module srcnn_conv3_Pipeline_6 is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_bundle_2_RFIFONUM[12] in module srcnn_conv3_Pipeline_6 is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_bundle_2_RFIFONUM[11] in module srcnn_conv3_Pipeline_6 is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_bundle_2_RFIFONUM[10] in module srcnn_conv3_Pipeline_6 is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_bundle_2_RFIFONUM[9] in module srcnn_conv3_Pipeline_6 is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_bundle_2_RFIFONUM[8] in module srcnn_conv3_Pipeline_6 is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_bundle_2_RFIFONUM[7] in module srcnn_conv3_Pipeline_6 is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_bundle_2_RFIFONUM[6] in module srcnn_conv3_Pipeline_6 is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_bundle_2_RFIFONUM[5] in module srcnn_conv3_Pipeline_6 is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_bundle_2_RFIFONUM[4] in module srcnn_conv3_Pipeline_6 is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_bundle_2_RFIFONUM[3] in module srcnn_conv3_Pipeline_6 is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_bundle_2_RFIFONUM[2] in module srcnn_conv3_Pipeline_6 is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_bundle_2_RFIFONUM[1] in module srcnn_conv3_Pipeline_6 is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_bundle_2_RFIFONUM[0] in module srcnn_conv3_Pipeline_6 is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_bundle_2_RUSER[0] in module srcnn_conv3_Pipeline_6 is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_bundle_2_RRESP[1] in module srcnn_conv3_Pipeline_6 is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_bundle_2_RRESP[0] in module srcnn_conv3_Pipeline_6 is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_bundle_2_BVALID in module srcnn_conv3_Pipeline_6 is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_bundle_2_BRESP[1] in module srcnn_conv3_Pipeline_6 is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_bundle_2_BRESP[0] in module srcnn_conv3_Pipeline_6 is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_bundle_2_BID[0] in module srcnn_conv3_Pipeline_6 is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_bundle_2_BUSER[0] in module srcnn_conv3_Pipeline_6 is either unconnected or has no load
WARNING: [Synth 8-7129] Port sext_ln149_1[62] in module srcnn_conv3_Pipeline_6 is either unconnected or has no load
WARNING: [Synth 8-7129] Port sext_ln149_1[61] in module srcnn_conv3_Pipeline_6 is either unconnected or has no load
WARNING: [Synth 8-7129] Port sext_ln149_1[60] in module srcnn_conv3_Pipeline_6 is either unconnected or has no load
WARNING: [Synth 8-7129] Port sext_ln149_1[59] in module srcnn_conv3_Pipeline_6 is either unconnected or has no load
WARNING: [Synth 8-7129] Port sext_ln149_1[58] in module srcnn_conv3_Pipeline_6 is either unconnected or has no load
WARNING: [Synth 8-7129] Port sext_ln149_1[57] in module srcnn_conv3_Pipeline_6 is either unconnected or has no load
WARNING: [Synth 8-7129] Port sext_ln149_1[56] in module srcnn_conv3_Pipeline_6 is either unconnected or has no load
WARNING: [Synth 8-7129] Port sext_ln149_1[55] in module srcnn_conv3_Pipeline_6 is either unconnected or has no load
WARNING: [Synth 8-7129] Port sext_ln149_1[54] in module srcnn_conv3_Pipeline_6 is either unconnected or has no load
WARNING: [Synth 8-7129] Port sext_ln149_1[53] in module srcnn_conv3_Pipeline_6 is either unconnected or has no load
WARNING: [Synth 8-7129] Port sext_ln149_1[52] in module srcnn_conv3_Pipeline_6 is either unconnected or has no load
WARNING: [Synth 8-7129] Port sext_ln149_1[51] in module srcnn_conv3_Pipeline_6 is either unconnected or has no load
WARNING: [Synth 8-7129] Port sext_ln149_1[50] in module srcnn_conv3_Pipeline_6 is either unconnected or has no load
WARNING: [Synth 8-7129] Port sext_ln149_1[49] in module srcnn_conv3_Pipeline_6 is either unconnected or has no load
WARNING: [Synth 8-7129] Port sext_ln149_1[48] in module srcnn_conv3_Pipeline_6 is either unconnected or has no load
WARNING: [Synth 8-7129] Port sext_ln149_1[47] in module srcnn_conv3_Pipeline_6 is either unconnected or has no load
WARNING: [Synth 8-7129] Port sext_ln149_1[46] in module srcnn_conv3_Pipeline_6 is either unconnected or has no load
INFO: [Common 17-14] Message 'Synth 8-7129' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:36 ; elapsed = 00:00:41 . Memory (MB): peak = 2408.379 ; gain = 926.297
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:39 ; elapsed = 00:00:44 . Memory (MB): peak = 2408.379 ; gain = 926.297
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:39 ; elapsed = 00:00:44 . Memory (MB): peak = 2408.379 ; gain = 926.297
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 2408.379 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [c:/SPB_Data/ELEN90096-Group-2/project_3/project_3.gen/sources_1/bd/design_1/ip/design_1_srcnn_0_0/constraints/srcnn_ooc.xdc] for cell 'inst'
create_clock: Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 2842.465 ; gain = 32.141
Finished Parsing XDC File [c:/SPB_Data/ELEN90096-Group-2/project_3/project_3.gen/sources_1/bd/design_1/ip/design_1_srcnn_0_0/constraints/srcnn_ooc.xdc] for cell 'inst'
Parsing XDC File [C:/SPB_Data/ELEN90096-Group-2/project_3/project_3.runs/design_1_srcnn_0_0_synth_1/dont_touch.xdc]
Finished Parsing XDC File [C:/SPB_Data/ELEN90096-Group-2/project_3/project_3.runs/design_1_srcnn_0_0_synth_1/dont_touch.xdc]
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.042 . Memory (MB): peak = 2842.465 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:04 ; elapsed = 00:00:03 . Memory (MB): peak = 2977.777 ; gain = 135.312
INFO: [Designutils 20-5008] Incremental synthesis strategy off
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:01:40 ; elapsed = 00:01:45 . Memory (MB): peak = 2977.777 ; gain = 1495.695
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xck26-sfvc784-2LV-c
INFO: [Synth 8-6742] Reading net delay rules and data
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:01:40 ; elapsed = 00:01:45 . Memory (MB): peak = 2977.777 ; gain = 1495.695
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property KEEP_HIERARCHY = SOFT for inst. (constraint file  C:/SPB_Data/ELEN90096-Group-2/project_3/project_3.runs/design_1_srcnn_0_0_synth_1/dont_touch.xdc, line 9).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:01:40 ; elapsed = 00:01:45 . Memory (MB): peak = 2977.777 ; gain = 1495.695
---------------------------------------------------------------------------------
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
WARNING: [Synth 8-3936] Found unconnected internal register 'mul_ln99_1_reg_2482_reg' and it is trimmed from '64' to '11' bits. [c:/SPB_Data/ELEN90096-Group-2/project_3/project_3.gen/sources_1/bd/design_1/ipshared/2048/hdl/verilog/srcnn_conv1.v:2299]
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
WARNING: [Synth 8-3936] Found unconnected internal register 'loop[7].remd_tmp_reg[8]' and it is trimmed from '9' to '8' bits. [c:/SPB_Data/ELEN90096-Group-2/project_3/project_3.gen/sources_1/bd/design_1/ipshared/2048/hdl/verilog/srcnn_urem_9ns_9ns_9_13_1.v:51]
WARNING: [Synth 8-3936] Found unconnected internal register 'loop[6].remd_tmp_reg[7]' and it is trimmed from '9' to '8' bits. [c:/SPB_Data/ELEN90096-Group-2/project_3/project_3.gen/sources_1/bd/design_1/ipshared/2048/hdl/verilog/srcnn_urem_9ns_9ns_9_13_1.v:51]
WARNING: [Synth 8-3936] Found unconnected internal register 'loop[5].remd_tmp_reg[6]' and it is trimmed from '9' to '8' bits. [c:/SPB_Data/ELEN90096-Group-2/project_3/project_3.gen/sources_1/bd/design_1/ipshared/2048/hdl/verilog/srcnn_urem_9ns_9ns_9_13_1.v:51]
WARNING: [Synth 8-3936] Found unconnected internal register 'loop[4].remd_tmp_reg[5]' and it is trimmed from '9' to '8' bits. [c:/SPB_Data/ELEN90096-Group-2/project_3/project_3.gen/sources_1/bd/design_1/ipshared/2048/hdl/verilog/srcnn_urem_9ns_9ns_9_13_1.v:51]
WARNING: [Synth 8-3936] Found unconnected internal register 'loop[3].remd_tmp_reg[4]' and it is trimmed from '9' to '8' bits. [c:/SPB_Data/ELEN90096-Group-2/project_3/project_3.gen/sources_1/bd/design_1/ipshared/2048/hdl/verilog/srcnn_urem_9ns_9ns_9_13_1.v:51]
WARNING: [Synth 8-3936] Found unconnected internal register 'loop[2].remd_tmp_reg[3]' and it is trimmed from '9' to '8' bits. [c:/SPB_Data/ELEN90096-Group-2/project_3/project_3.gen/sources_1/bd/design_1/ipshared/2048/hdl/verilog/srcnn_urem_9ns_9ns_9_13_1.v:51]
WARNING: [Synth 8-3936] Found unconnected internal register 'loop[1].remd_tmp_reg[2]' and it is trimmed from '9' to '8' bits. [c:/SPB_Data/ELEN90096-Group-2/project_3/project_3.gen/sources_1/bd/design_1/ipshared/2048/hdl/verilog/srcnn_urem_9ns_9ns_9_13_1.v:51]
WARNING: [Synth 8-3936] Found unconnected internal register 'loop[0].remd_tmp_reg[1]' and it is trimmed from '9' to '8' bits. [c:/SPB_Data/ELEN90096-Group-2/project_3/project_3.gen/sources_1/bd/design_1/ipshared/2048/hdl/verilog/srcnn_urem_9ns_9ns_9_13_1.v:51]
WARNING: [Synth 8-3936] Found unconnected internal register 'mul_ln39_reg_5080_reg' and it is trimmed from '11' to '10' bits. [c:/SPB_Data/ELEN90096-Group-2/project_3/project_3.gen/sources_1/bd/design_1/ipshared/2048/hdl/verilog/srcnn_conv3_Pipeline_IN_ROW_COL.v:2843]
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-802] inferred FSM for state register 'wstate_reg' in module 'srcnn_control_s_axi'
INFO: [Synth 8-802] inferred FSM for state register 'rstate_reg' in module 'srcnn_control_s_axi'
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'srcnn_biases_m_axi_reg_slice'
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'srcnn_biases_m_axi_reg_slice__parameterized0'
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'srcnn_biases_m_axi_reg_slice__parameterized1'
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'srcnn_biases_m_axi_reg_slice__parameterized2'
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'srcnn_bundle_1_m_axi_reg_slice'
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'srcnn_bundle_1_m_axi_reg_slice__parameterized0'
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'srcnn_bundle_1_m_axi_reg_slice__parameterized1'
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'srcnn_bundle_1_m_axi_reg_slice__parameterized2'
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'srcnn_bundle_2_m_axi_reg_slice'
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'srcnn_bundle_2_m_axi_reg_slice__parameterized0'
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'srcnn_bundle_2_m_axi_reg_slice__parameterized1'
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'srcnn_bundle_2_m_axi_reg_slice__parameterized2'
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'srcnn_weights_m_axi_reg_slice'
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'srcnn_weights_m_axi_reg_slice__parameterized0'
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'srcnn_weights_m_axi_reg_slice__parameterized1'
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'srcnn_weights_m_axi_reg_slice__parameterized2'
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 16 for RAM "srcnn_conv1_conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_5_RAM_T2Pbkb:/ram_reg"
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 32 for RAM "srcnn_conv1_conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_1_RAM_2P_eOg:/ram_reg"
INFO: [Synth 8-5800] Cascade chain of height 4 reduced to 3 because memory depth for RAM "srcnn_conv1_conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_4_RAM_T2Pg8j:/ram_reg" is not power of 2. 
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 3 and width 9 for RAM "srcnn_conv1_conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_4_RAM_T2Pg8j:/ram_reg"
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 2 and width 4 for RAM "srcnn_conv1_conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_4_RAM_T2Pg8j:/ram_reg"
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 2 for RAM "srcnn_conv1_conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_4_RAM_T2Pg8j:/ram_reg"
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 1 for RAM "srcnn_conv1_conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_4_RAM_T2Pg8j:/ram_reg"
INFO: [Synth 8-5800] Cascade chain of height 4 reduced to 3 because memory depth for RAM "srcnn_conv1_conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_2_RAM_T2Pibs:/ram_reg" is not power of 2. 
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 3 and width 9 for RAM "srcnn_conv1_conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_2_RAM_T2Pibs:/ram_reg"
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 2 and width 4 for RAM "srcnn_conv1_conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_2_RAM_T2Pibs:/ram_reg"
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 2 for RAM "srcnn_conv1_conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_2_RAM_T2Pibs:/ram_reg"
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 1 for RAM "srcnn_conv1_conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_2_RAM_T2Pibs:/ram_reg"
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 9 for RAM "srcnn_conv2_p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEjbC:/ram_reg"
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 7 for RAM "srcnn_conv2_p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEjbC:/ram_reg"
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 16 for RAM "srcnn_conv2_conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_9_RAM_T2P_Ngs:/ram_reg"
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 4 and width 9 for RAM "srcnn_conv3_conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_3_RAM_AUTO2iS:/ram_reg"
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 4 and width 9 for RAM "srcnn_conv3_conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_3_RAM_AUTO2iS:/ram_reg"
INFO: [Synth 8-5800] Cascade chain of height 4 reduced to 2 because memory depth for RAM "srcnn_conv3_conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_3_RAM_AUTO2iS:/ram_reg" is not power of 2. 
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 2 and width 9 for RAM "srcnn_conv3_conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_3_RAM_AUTO2iS:/ram_reg"
INFO: [Synth 8-5800] Cascade chain of height 8 reduced to 5 because memory depth for RAM "srcnn_conv3_conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_3_RAM_AUTO2iS:/ram_reg" is not power of 2. 
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 5 and width 4 for RAM "srcnn_conv3_conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_3_RAM_AUTO2iS:/ram_reg"
INFO: [Synth 8-5800] Cascade chain of height 4 reduced to 3 because memory depth for RAM "srcnn_conv3_conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_3_RAM_AUTO2iS:/ram_reg" is not power of 2. 
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 3 and width 2 for RAM "srcnn_conv3_conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_3_RAM_AUTO2iS:/ram_reg"
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 2 and width 1 for RAM "srcnn_conv3_conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_3_RAM_AUTO2iS:/ram_reg"
INFO: [Synth 8-3971] The signal "srcnn_conv3_conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_3_RAM_AUTO2iS:/ram_reg" was recognized as a true dual port RAM template.
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 16 for RAM "srcnn_conv3_weight_buffer_0_RAM_AUTO_1R1W:/ram_reg"
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 16 for RAM "srcnn_conv3_conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_1_RAM_T2P_4jc:/ram_reg"
INFO: [Synth 8-3971] The signal "srcnn_conv3_conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_1_RAM_T2P_4jc:/ram_reg" was recognized as a true dual port RAM template.
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  iSTATE |                             0001 |                               11
*
                  WRIDLE |                             0010 |                               00
                  WRDATA |                             0100 |                               01
                  WRRESP |                             1000 |                               10
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'wstate_reg' using encoding 'one-hot' in module 'srcnn_control_s_axi'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  iSTATE |                              001 |                               10
*
                  RDIDLE |                              010 |                               00
                  RDDATA |                              100 |                               01
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'rstate_reg' using encoding 'one-hot' in module 'srcnn_control_s_axi'
INFO: [Synth 8-7082] The signal mem_reg is implemented as Block RAM but is better mapped onto distributed LUT RAM for the following reason(s): The depth (6 address bits) is shallow. Please use attribute (* ram_style = "distributed" *) to instruct Vivado to infer distributed LUT RAM.
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 9 for RAM "srcnn_biases_m_axi_mem:/mem_reg"
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    ZERO |                               00 |                               10
                     ONE |                               10 |                               11
                     TWO |                               01 |                               01
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'srcnn_biases_m_axi_reg_slice'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    ZERO |                               00 |                               10
                     ONE |                               10 |                               11
                     TWO |                               01 |                               01
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'srcnn_biases_m_axi_reg_slice__parameterized0'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    ZERO |                               00 |                               10
                     ONE |                               10 |                               11
                     TWO |                               01 |                               01
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'srcnn_biases_m_axi_reg_slice__parameterized1'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    ZERO |                               00 |                               10
                     ONE |                               10 |                               11
                     TWO |                               01 |                               01
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'srcnn_biases_m_axi_reg_slice__parameterized2'
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 18 for RAM "srcnn_bundle_1_m_axi_mem:/mem_reg"
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 2 and width 18 for RAM "srcnn_bundle_1_m_axi_mem__parameterized0:/mem_reg"
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 9 for RAM "srcnn_bundle_1_m_axi_mem__parameterized0:/mem_reg"
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 7 for RAM "srcnn_bundle_1_m_axi_mem__parameterized0:/mem_reg"
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    ZERO |                               00 |                               10
                     ONE |                               10 |                               11
                     TWO |                               01 |                               01
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'srcnn_bundle_1_m_axi_reg_slice'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    ZERO |                               00 |                               10
                     ONE |                               10 |                               11
                     TWO |                               01 |                               01
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'srcnn_bundle_1_m_axi_reg_slice__parameterized0'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    ZERO |                               00 |                               10
                     ONE |                               10 |                               11
                     TWO |                               01 |                               01
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'srcnn_bundle_1_m_axi_reg_slice__parameterized1'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    ZERO |                               00 |                               10
                     ONE |                               10 |                               11
                     TWO |                               01 |                               01
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'srcnn_bundle_1_m_axi_reg_slice__parameterized2'
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 18 for RAM "srcnn_bundle_2_m_axi_mem:/mem_reg"
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 2 and width 18 for RAM "srcnn_bundle_2_m_axi_mem__parameterized0:/mem_reg"
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 9 for RAM "srcnn_bundle_2_m_axi_mem__parameterized0:/mem_reg"
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 7 for RAM "srcnn_bundle_2_m_axi_mem__parameterized0:/mem_reg"
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    ZERO |                               00 |                               10
                     ONE |                               10 |                               11
                     TWO |                               01 |                               01
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'srcnn_bundle_2_m_axi_reg_slice'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    ZERO |                               00 |                               10
                     ONE |                               10 |                               11
                     TWO |                               01 |                               01
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'srcnn_bundle_2_m_axi_reg_slice__parameterized0'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    ZERO |                               00 |                               10
                     ONE |                               10 |                               11
                     TWO |                               01 |                               01
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'srcnn_bundle_2_m_axi_reg_slice__parameterized1'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    ZERO |                               00 |                               10
                     ONE |                               10 |                               11
                     TWO |                               01 |                               01
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'srcnn_bundle_2_m_axi_reg_slice__parameterized2'
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 2 and width 18 for RAM "srcnn_weights_m_axi_mem__parameterized0:/mem_reg"
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 9 for RAM "srcnn_weights_m_axi_mem__parameterized0:/mem_reg"
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 7 for RAM "srcnn_weights_m_axi_mem__parameterized0:/mem_reg"
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    ZERO |                               00 |                               10
                     ONE |                               10 |                               11
                     TWO |                               01 |                               01
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'srcnn_weights_m_axi_reg_slice'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    ZERO |                               00 |                               10
                     ONE |                               10 |                               11
                     TWO |                               01 |                               01
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'srcnn_weights_m_axi_reg_slice__parameterized0'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    ZERO |                               00 |                               10
                     ONE |                               10 |                               11
                     TWO |                               01 |                               01
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'srcnn_weights_m_axi_reg_slice__parameterized1'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    ZERO |                               00 |                               10
                     ONE |                               10 |                               11
                     TWO |                               01 |                               01
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'srcnn_weights_m_axi_reg_slice__parameterized2'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:02:11 ; elapsed = 00:02:19 . Memory (MB): peak = 2977.777 ; gain = 1495.695
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input   64 Bit       Adders := 36    
	   3 Input   64 Bit       Adders := 2     
	   2 Input   52 Bit       Adders := 8     
	   2 Input   49 Bit       Adders := 196   
	   2 Input   47 Bit       Adders := 15    
	   3 Input   42 Bit       Adders := 2     
	   2 Input   32 Bit       Adders := 13    
	   3 Input   19 Bit       Adders := 7     
	   3 Input   18 Bit       Adders := 1     
	   2 Input   17 Bit       Adders := 8     
	   3 Input   16 Bit       Adders := 3     
	   7 Input   16 Bit       Adders := 3     
	   2 Input   16 Bit       Adders := 165   
	   2 Input   15 Bit       Adders := 6     
	   2 Input   14 Bit       Adders := 13    
	   2 Input   13 Bit       Adders := 7     
	   2 Input   12 Bit       Adders := 31    
	   3 Input   12 Bit       Adders := 1     
	   2 Input   11 Bit       Adders := 42    
	   2 Input   10 Bit       Adders := 42    
	   3 Input   10 Bit       Adders := 22    
	   2 Input    9 Bit       Adders := 185   
	   3 Input    9 Bit       Adders := 4     
	   2 Input    8 Bit       Adders := 106   
	   3 Input    8 Bit       Adders := 1     
	   2 Input    7 Bit       Adders := 15    
	   2 Input    6 Bit       Adders := 16    
	   3 Input    6 Bit       Adders := 2     
	   2 Input    5 Bit       Adders := 80    
	   2 Input    4 Bit       Adders := 71    
	   2 Input    3 Bit       Adders := 47    
	   3 Input    3 Bit       Adders := 1     
	   2 Input    2 Bit       Adders := 24    
	   3 Input    2 Bit       Adders := 2     
	   2 Input    1 Bit       Adders := 2     
+---XORs : 
	   2 Input      8 Bit         XORs := 1     
	   2 Input      3 Bit         XORs := 1     
	   2 Input      1 Bit         XORs := 8     
+---Registers : 
	              108 Bit    Registers := 1     
	               96 Bit    Registers := 24    
	               72 Bit    Registers := 12    
	               64 Bit    Registers := 64    
	               63 Bit    Registers := 8     
	               62 Bit    Registers := 3     
	               52 Bit    Registers := 8     
	               51 Bit    Registers := 1     
	               48 Bit    Registers := 6     
	               47 Bit    Registers := 2     
	               37 Bit    Registers := 4     
	               36 Bit    Registers := 1     
	               34 Bit    Registers := 5     
	               33 Bit    Registers := 8     
	               32 Bit    Registers := 127   
	               31 Bit    Registers := 29    
	               28 Bit    Registers := 1     
	               19 Bit    Registers := 1     
	               18 Bit    Registers := 65    
	               17 Bit    Registers := 13    
	               16 Bit    Registers := 465   
	               15 Bit    Registers := 143   
	               14 Bit    Registers := 13    
	               13 Bit    Registers := 4     
	               12 Bit    Registers := 49    
	               11 Bit    Registers := 45    
	               10 Bit    Registers := 41    
	                9 Bit    Registers := 80    
	                8 Bit    Registers := 124   
	                7 Bit    Registers := 14    
	                6 Bit    Registers := 21    
	                5 Bit    Registers := 38    
	                4 Bit    Registers := 69    
	                3 Bit    Registers := 39    
	                2 Bit    Registers := 51    
	                1 Bit    Registers := 567   
+---Multipliers : 
	               9x64  Multipliers := 1     
	              16x32  Multipliers := 6     
+---RAMs : 
	             585K Bit	(37440 X 16 bit)          RAMs := 2     
	             159K Bit	(10200 X 16 bit)          RAMs := 3     
	             135K Bit	(4095 X 34 bit)          RAMs := 3     
	              34K Bit	(2176 X 16 bit)          RAMs := 30    
	              31K Bit	(2024 X 16 bit)          RAMs := 3     
	              12K Bit	(800 X 16 bit)          RAMs := 1     
	              10K Bit	(324 X 32 bit)          RAMs := 2     
	              10K Bit	(640 X 16 bit)          RAMs := 2     
	               8K Bit	(256 X 32 bit)          RAMs := 1     
	               8K Bit	(511 X 18 bit)          RAMs := 2     
	               8K Bit	(255 X 36 bit)          RAMs := 1     
	               8K Bit	(255 X 34 bit)          RAMs := 1     
	               3K Bit	(204 X 16 bit)          RAMs := 15    
	              567 Bit	(63 X 9 bit)          RAMs := 1     
+---Muxes : 
	   2 Input  256 Bit        Muxes := 4     
	   2 Input  255 Bit        Muxes := 2     
	   2 Input  254 Bit        Muxes := 2     
	   2 Input  253 Bit        Muxes := 2     
	   2 Input  252 Bit        Muxes := 2     
	   2 Input  251 Bit        Muxes := 2     
	   2 Input  250 Bit        Muxes := 2     
	   2 Input  249 Bit        Muxes := 2     
	   2 Input  248 Bit        Muxes := 2     
	   2 Input  247 Bit        Muxes := 2     
	   2 Input  246 Bit        Muxes := 2     
	   2 Input  245 Bit        Muxes := 2     
	   2 Input  244 Bit        Muxes := 2     
	   2 Input  243 Bit        Muxes := 2     
	   2 Input  242 Bit        Muxes := 2     
	   2 Input  241 Bit        Muxes := 2     
	   2 Input  240 Bit        Muxes := 2     
	   2 Input  239 Bit        Muxes := 2     
	   2 Input  238 Bit        Muxes := 2     
	   2 Input  237 Bit        Muxes := 2     
	   2 Input  236 Bit        Muxes := 2     
	   2 Input  235 Bit        Muxes := 2     
	   2 Input  234 Bit        Muxes := 2     
	   2 Input  233 Bit        Muxes := 2     
	   2 Input  232 Bit        Muxes := 2     
	   2 Input  231 Bit        Muxes := 2     
	   2 Input  230 Bit        Muxes := 2     
	   2 Input  229 Bit        Muxes := 2     
	   2 Input  228 Bit        Muxes := 2     
	   2 Input  227 Bit        Muxes := 2     
	   2 Input  226 Bit        Muxes := 2     
	   2 Input  225 Bit        Muxes := 2     
	   2 Input  224 Bit        Muxes := 2     
	   2 Input  223 Bit        Muxes := 2     
	   2 Input  222 Bit        Muxes := 2     
	   2 Input  221 Bit        Muxes := 2     
	   2 Input  220 Bit        Muxes := 2     
	   2 Input  219 Bit        Muxes := 2     
	   2 Input  218 Bit        Muxes := 2     
	   2 Input  217 Bit        Muxes := 2     
	   2 Input  216 Bit        Muxes := 2     
	   2 Input  215 Bit        Muxes := 2     
	   2 Input  214 Bit        Muxes := 2     
	   2 Input  213 Bit        Muxes := 2     
	   2 Input  212 Bit        Muxes := 2     
	   2 Input  211 Bit        Muxes := 2     
	   2 Input  210 Bit        Muxes := 2     
	   2 Input  209 Bit        Muxes := 2     
	   2 Input  208 Bit        Muxes := 2     
	   2 Input  207 Bit        Muxes := 2     
	   2 Input  206 Bit        Muxes := 2     
	   2 Input  205 Bit        Muxes := 2     
	   2 Input  204 Bit        Muxes := 2     
	   2 Input  203 Bit        Muxes := 2     
	   2 Input  202 Bit        Muxes := 2     
	   2 Input  201 Bit        Muxes := 2     
	   2 Input  200 Bit        Muxes := 2     
	   2 Input  199 Bit        Muxes := 2     
	   2 Input  198 Bit        Muxes := 2     
	   2 Input  197 Bit        Muxes := 2     
	   2 Input  196 Bit        Muxes := 2     
	   2 Input  195 Bit        Muxes := 2     
	   2 Input  194 Bit        Muxes := 2     
	   2 Input  193 Bit        Muxes := 2     
	   2 Input  192 Bit        Muxes := 2     
	   2 Input  191 Bit        Muxes := 2     
	   2 Input  190 Bit        Muxes := 2     
	   2 Input  189 Bit        Muxes := 2     
	   2 Input  188 Bit        Muxes := 2     
	   2 Input  187 Bit        Muxes := 2     
	   2 Input  186 Bit        Muxes := 2     
	   2 Input  185 Bit        Muxes := 2     
	   2 Input  184 Bit        Muxes := 2     
	   2 Input  183 Bit        Muxes := 2     
	   2 Input  182 Bit        Muxes := 2     
	   2 Input  181 Bit        Muxes := 2     
	   2 Input  180 Bit        Muxes := 2     
	   2 Input  179 Bit        Muxes := 2     
	   2 Input  178 Bit        Muxes := 2     
	   2 Input  177 Bit        Muxes := 2     
	   2 Input  176 Bit        Muxes := 2     
	   2 Input  175 Bit        Muxes := 2     
	   2 Input  174 Bit        Muxes := 2     
	   2 Input  173 Bit        Muxes := 2     
	   2 Input  172 Bit        Muxes := 2     
	   2 Input  171 Bit        Muxes := 2     
	   2 Input  170 Bit        Muxes := 2     
	   2 Input  169 Bit        Muxes := 2     
	   2 Input  168 Bit        Muxes := 2     
	   2 Input  167 Bit        Muxes := 2     
	   2 Input  166 Bit        Muxes := 2     
	   2 Input  165 Bit        Muxes := 2     
	   2 Input  164 Bit        Muxes := 2     
	   2 Input  163 Bit        Muxes := 2     
	   2 Input  162 Bit        Muxes := 2     
	   2 Input  161 Bit        Muxes := 2     
	   2 Input  160 Bit        Muxes := 2     
	   2 Input  159 Bit        Muxes := 2     
	   2 Input  158 Bit        Muxes := 2     
	   2 Input  157 Bit        Muxes := 2     
	   2 Input  156 Bit        Muxes := 2     
	   2 Input  155 Bit        Muxes := 2     
	   2 Input  154 Bit        Muxes := 2     
	   2 Input  153 Bit        Muxes := 2     
	   2 Input  152 Bit        Muxes := 2     
	   2 Input  151 Bit        Muxes := 2     
	   2 Input  150 Bit        Muxes := 2     
	   2 Input  149 Bit        Muxes := 2     
	   2 Input  148 Bit        Muxes := 2     
	   2 Input  147 Bit        Muxes := 2     
	   2 Input  146 Bit        Muxes := 2     
	   2 Input  145 Bit        Muxes := 2     
	   2 Input  144 Bit        Muxes := 2     
	   2 Input  143 Bit        Muxes := 2     
	   2 Input  142 Bit        Muxes := 2     
	   2 Input  141 Bit        Muxes := 2     
	   2 Input  140 Bit        Muxes := 2     
	   2 Input  139 Bit        Muxes := 2     
	   2 Input  138 Bit        Muxes := 2     
	   2 Input  137 Bit        Muxes := 2     
	   2 Input  136 Bit        Muxes := 2     
	   2 Input  135 Bit        Muxes := 2     
	   2 Input  134 Bit        Muxes := 2     
	   2 Input  133 Bit        Muxes := 2     
	   2 Input  132 Bit        Muxes := 2     
	   2 Input  131 Bit        Muxes := 2     
	   2 Input  130 Bit        Muxes := 2     
	   2 Input  129 Bit        Muxes := 2     
	   2 Input  128 Bit        Muxes := 2     
	   2 Input  127 Bit        Muxes := 2     
	   2 Input  126 Bit        Muxes := 2     
	   2 Input  125 Bit        Muxes := 2     
	   2 Input  124 Bit        Muxes := 2     
	   2 Input  123 Bit        Muxes := 2     
	   2 Input  122 Bit        Muxes := 2     
	   2 Input  121 Bit        Muxes := 2     
	   2 Input  120 Bit        Muxes := 2     
	   2 Input  119 Bit        Muxes := 2     
	   2 Input  118 Bit        Muxes := 2     
	   2 Input  117 Bit        Muxes := 2     
	   2 Input  116 Bit        Muxes := 2     
	   2 Input  115 Bit        Muxes := 2     
	   2 Input  114 Bit        Muxes := 2     
	   2 Input  113 Bit        Muxes := 2     
	   2 Input  112 Bit        Muxes := 2     
	   2 Input  111 Bit        Muxes := 2     
	   2 Input  110 Bit        Muxes := 2     
	   2 Input  109 Bit        Muxes := 2     
	   2 Input  108 Bit        Muxes := 3     
	 109 Input  108 Bit        Muxes := 1     
	   3 Input  107 Bit        Muxes := 1     
	   2 Input  107 Bit        Muxes := 2     
	   2 Input  106 Bit        Muxes := 2     
	   2 Input  105 Bit        Muxes := 3     
	   2 Input  104 Bit        Muxes := 3     
	   2 Input  103 Bit        Muxes := 3     
	   2 Input  102 Bit        Muxes := 2     
	   2 Input  101 Bit        Muxes := 2     
	   2 Input  100 Bit        Muxes := 2     
	   2 Input   99 Bit        Muxes := 3     
	   2 Input   98 Bit        Muxes := 2     
	   2 Input   97 Bit        Muxes := 3     
	   3 Input   96 Bit        Muxes := 1     
	   2 Input   96 Bit        Muxes := 10    
	   2 Input   95 Bit        Muxes := 3     
	   2 Input   94 Bit        Muxes := 2     
	   2 Input   93 Bit        Muxes := 2     
	   2 Input   92 Bit        Muxes := 2     
	   2 Input   91 Bit        Muxes := 3     
	   2 Input   90 Bit        Muxes := 2     
	   2 Input   89 Bit        Muxes := 3     
	   2 Input   88 Bit        Muxes := 2     
	   2 Input   87 Bit        Muxes := 3     
	   2 Input   86 Bit        Muxes := 2     
	   2 Input   85 Bit        Muxes := 2     
	   2 Input   84 Bit        Muxes := 2     
	   2 Input   83 Bit        Muxes := 2     
	   2 Input   82 Bit        Muxes := 2     
	   2 Input   81 Bit        Muxes := 2     
	   2 Input   80 Bit        Muxes := 2     
	   2 Input   79 Bit        Muxes := 3     
	   2 Input   78 Bit        Muxes := 2     
	   2 Input   77 Bit        Muxes := 3     
	   2 Input   76 Bit        Muxes := 3     
	   3 Input   75 Bit        Muxes := 1     
	   2 Input   75 Bit        Muxes := 2     
	   2 Input   74 Bit        Muxes := 2     
	   2 Input   73 Bit        Muxes := 2     
	   2 Input   72 Bit        Muxes := 6     
	   2 Input   71 Bit        Muxes := 2     
	   2 Input   70 Bit        Muxes := 2     
	   2 Input   69 Bit        Muxes := 2     
	   2 Input   68 Bit        Muxes := 2     
	   2 Input   67 Bit        Muxes := 2     
	   2 Input   66 Bit        Muxes := 3     
	   3 Input   65 Bit        Muxes := 1     
	   2 Input   65 Bit        Muxes := 2     
	   2 Input   64 Bit        Muxes := 56    
	   2 Input   63 Bit        Muxes := 2     
	   2 Input   62 Bit        Muxes := 3     
	   2 Input   61 Bit        Muxes := 2     
	   2 Input   60 Bit        Muxes := 2     
	   2 Input   59 Bit        Muxes := 2     
	   2 Input   58 Bit        Muxes := 2     
	   2 Input   57 Bit        Muxes := 2     
	   2 Input   56 Bit        Muxes := 2     
	   2 Input   55 Bit        Muxes := 3     
	   2 Input   54 Bit        Muxes := 2     
	   2 Input   53 Bit        Muxes := 2     
	   2 Input   52 Bit        Muxes := 11    
	  52 Input   51 Bit        Muxes := 1     
	   2 Input   51 Bit        Muxes := 3     
	   2 Input   50 Bit        Muxes := 3     
	   2 Input   49 Bit        Muxes := 2     
	   2 Input   48 Bit        Muxes := 3     
	   2 Input   47 Bit        Muxes := 3     
	  48 Input   47 Bit        Muxes := 1     
	   2 Input   46 Bit        Muxes := 3     
	   2 Input   45 Bit        Muxes := 3     
	   2 Input   44 Bit        Muxes := 3     
	   2 Input   43 Bit        Muxes := 3     
	   2 Input   42 Bit        Muxes := 3     
	   2 Input   41 Bit        Muxes := 3     
	   2 Input   40 Bit        Muxes := 3     
	   2 Input   39 Bit        Muxes := 3     
	   2 Input   38 Bit        Muxes := 3     
	   2 Input   37 Bit        Muxes := 4     
	   2 Input   36 Bit        Muxes := 2     
	   2 Input   35 Bit        Muxes := 3     
	   2 Input   34 Bit        Muxes := 2     
	   3 Input   34 Bit        Muxes := 1     
	   2 Input   33 Bit        Muxes := 7     
	   2 Input   32 Bit        Muxes := 41    
	  48 Input   32 Bit        Muxes := 2     
	  25 Input   32 Bit        Muxes := 1     
	   2 Input   31 Bit        Muxes := 2     
	   2 Input   30 Bit        Muxes := 3     
	   2 Input   29 Bit        Muxes := 4     
	   2 Input   28 Bit        Muxes := 4     
	   2 Input   27 Bit        Muxes := 4     
	   3 Input   27 Bit        Muxes := 1     
	   2 Input   26 Bit        Muxes := 3     
	   2 Input   25 Bit        Muxes := 4     
	   2 Input   24 Bit        Muxes := 2     
	   2 Input   23 Bit        Muxes := 3     
	   2 Input   22 Bit        Muxes := 3     
	   2 Input   21 Bit        Muxes := 2     
	   2 Input   20 Bit        Muxes := 2     
	   2 Input   19 Bit        Muxes := 2     
	  20 Input   19 Bit        Muxes := 1     
	   2 Input   18 Bit        Muxes := 3     
	   2 Input   17 Bit        Muxes := 3     
	   2 Input   16 Bit        Muxes := 146   
	  17 Input   16 Bit        Muxes := 1     
	   2 Input   15 Bit        Muxes := 5     
	   2 Input   14 Bit        Muxes := 10    
	  15 Input   14 Bit        Muxes := 1     
	   2 Input   13 Bit        Muxes := 11    
	   2 Input   12 Bit        Muxes := 15    
	   4 Input   12 Bit        Muxes := 8     
	   2 Input   11 Bit        Muxes := 3     
	   3 Input   11 Bit        Muxes := 1     
	   2 Input   10 Bit        Muxes := 29    
	   2 Input    9 Bit        Muxes := 29    
	   2 Input    8 Bit        Muxes := 60    
	   4 Input    8 Bit        Muxes := 2     
	   2 Input    7 Bit        Muxes := 8     
	   4 Input    7 Bit        Muxes := 1     
	   2 Input    6 Bit        Muxes := 12    
	   2 Input    5 Bit        Muxes := 81    
	   3 Input    5 Bit        Muxes := 1     
	  25 Input    5 Bit        Muxes := 1     
	   2 Input    4 Bit        Muxes := 75    
	   3 Input    4 Bit        Muxes := 1     
	   4 Input    4 Bit        Muxes := 1     
	   2 Input    3 Bit        Muxes := 57    
	   3 Input    3 Bit        Muxes := 3     
	   5 Input    3 Bit        Muxes := 1     
	   4 Input    3 Bit        Muxes := 1     
	   2 Input    2 Bit        Muxes := 302   
	   4 Input    2 Bit        Muxes := 27    
	   5 Input    2 Bit        Muxes := 5     
	   3 Input    2 Bit        Muxes := 62    
	   2 Input    1 Bit        Muxes := 743   
	   5 Input    1 Bit        Muxes := 2     
	   4 Input    1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 1248 (col length:96)
BRAMs: 288 (col length: RAMB18 96 RAMB36 48)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 18 for RAM "inst/bundle_2_m_axi_U/store_unit/buff_wdata/U_fifo_mem/mem_reg"
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 2 and width 18 for RAM "inst/bundle_2_m_axi_U/load_unit/buff_rdata/U_fifo_mem/mem_reg"
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 9 for RAM "inst/bundle_2_m_axi_U/load_unit/buff_rdata/U_fifo_mem/mem_reg"
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 7 for RAM "inst/bundle_2_m_axi_U/load_unit/buff_rdata/U_fifo_mem/mem_reg"
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 2 [c:/SPB_Data/ELEN90096-Group-2/project_3/project_3.gen/sources_1/bd/design_1/ipshared/2048/hdl/verilog/srcnn_mul_32s_16s_48_1_1.v:30]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 2 [c:/SPB_Data/ELEN90096-Group-2/project_3/project_3.gen/sources_1/bd/design_1/ipshared/2048/hdl/verilog/srcnn_mul_32s_16s_48_1_1.v:30]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 2 [c:/SPB_Data/ELEN90096-Group-2/project_3/project_3.gen/sources_1/bd/design_1/ipshared/2048/hdl/verilog/srcnn_mul_32s_16s_48_1_1.v:30]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 2 [c:/SPB_Data/ELEN90096-Group-2/project_3/project_3.gen/sources_1/bd/design_1/ipshared/2048/hdl/verilog/srcnn_mul_32s_16s_48_1_1.v:30]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 2 [c:/SPB_Data/ELEN90096-Group-2/project_3/project_3.gen/sources_1/bd/design_1/ipshared/2048/hdl/verilog/srcnn_mul_32s_16s_48_1_1.v:30]
DSP Report: Generating DSP mul_32s_16s_48_1_1_U2/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_32s_16s_48_1_1_U2/tmp_product is absorbed into DSP mul_32s_16s_48_1_1_U2/tmp_product.
DSP Report: operator mul_32s_16s_48_1_1_U2/tmp_product is absorbed into DSP mul_32s_16s_48_1_1_U2/tmp_product.
DSP Report: Generating DSP mul_32s_16s_48_1_1_U2/tmp_product, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator mul_32s_16s_48_1_1_U2/tmp_product is absorbed into DSP mul_32s_16s_48_1_1_U2/tmp_product.
DSP Report: operator mul_32s_16s_48_1_1_U2/tmp_product is absorbed into DSP mul_32s_16s_48_1_1_U2/tmp_product.
DSP Report: Generating DSP mul_32s_16s_48_1_1_U1/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_32s_16s_48_1_1_U1/tmp_product is absorbed into DSP mul_32s_16s_48_1_1_U1/tmp_product.
DSP Report: operator mul_32s_16s_48_1_1_U1/tmp_product is absorbed into DSP mul_32s_16s_48_1_1_U1/tmp_product.
DSP Report: Generating DSP mul_32s_16s_48_1_1_U1/tmp_product, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator mul_32s_16s_48_1_1_U1/tmp_product is absorbed into DSP mul_32s_16s_48_1_1_U1/tmp_product.
DSP Report: operator mul_32s_16s_48_1_1_U1/tmp_product is absorbed into DSP mul_32s_16s_48_1_1_U1/tmp_product.
DSP Report: Generating DSP mul_32s_16s_48_1_1_U5/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_32s_16s_48_1_1_U5/tmp_product is absorbed into DSP mul_32s_16s_48_1_1_U5/tmp_product.
DSP Report: operator mul_32s_16s_48_1_1_U5/tmp_product is absorbed into DSP mul_32s_16s_48_1_1_U5/tmp_product.
DSP Report: Generating DSP mul_32s_16s_48_1_1_U5/tmp_product, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator mul_32s_16s_48_1_1_U5/tmp_product is absorbed into DSP mul_32s_16s_48_1_1_U5/tmp_product.
DSP Report: operator mul_32s_16s_48_1_1_U5/tmp_product is absorbed into DSP mul_32s_16s_48_1_1_U5/tmp_product.
DSP Report: Generating DSP mul_32s_16s_48_1_1_U4/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_32s_16s_48_1_1_U4/tmp_product is absorbed into DSP mul_32s_16s_48_1_1_U4/tmp_product.
DSP Report: operator mul_32s_16s_48_1_1_U4/tmp_product is absorbed into DSP mul_32s_16s_48_1_1_U4/tmp_product.
DSP Report: Generating DSP mul_32s_16s_48_1_1_U4/tmp_product, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator mul_32s_16s_48_1_1_U4/tmp_product is absorbed into DSP mul_32s_16s_48_1_1_U4/tmp_product.
DSP Report: operator mul_32s_16s_48_1_1_U4/tmp_product is absorbed into DSP mul_32s_16s_48_1_1_U4/tmp_product.
DSP Report: Generating DSP mul_32s_16s_48_1_1_U3/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_32s_16s_48_1_1_U3/tmp_product is absorbed into DSP mul_32s_16s_48_1_1_U3/tmp_product.
DSP Report: operator mul_32s_16s_48_1_1_U3/tmp_product is absorbed into DSP mul_32s_16s_48_1_1_U3/tmp_product.
DSP Report: Generating DSP mul_32s_16s_48_1_1_U3/tmp_product, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator mul_32s_16s_48_1_1_U3/tmp_product is absorbed into DSP mul_32s_16s_48_1_1_U3/tmp_product.
DSP Report: operator mul_32s_16s_48_1_1_U3/tmp_product is absorbed into DSP mul_32s_16s_48_1_1_U3/tmp_product.
INFO: [Synth 8-3333] propagating constant 0 across sequential element (ap_done_reg_reg)
WARNING: [Synth 8-3936] Found unconnected internal register 'sext_ln54_4_reg_14539_reg' and it is trimmed from '48' to '16' bits. [c:/SPB_Data/ELEN90096-Group-2/project_3/project_3.gen/sources_1/bd/design_1/ipshared/2048/hdl/verilog/srcnn_conv1_Pipeline_OUT_ROW_COL.v:3221]
WARNING: [Synth 8-3936] Found unconnected internal register 'mac_muladd_10s_7ns_7ns_14_4_1_U22/srcnn_mac_muladd_10s_7ns_7ns_14_4_1_DSP48_0_U/p_reg_reg' and it is trimmed from '46' to '14' bits. [c:/SPB_Data/ELEN90096-Group-2/project_3/project_3.gen/sources_1/bd/design_1/ipshared/2048/hdl/verilog/srcnn_mac_muladd_10s_7ns_7ns_14_4_1.v:41]
WARNING: [Synth 8-3936] Found unconnected internal register 'mac_muladd_10s_7ns_7ns_14_4_1_U22/srcnn_mac_muladd_10s_7ns_7ns_14_4_1_DSP48_0_U/m_reg_reg' and it is trimmed from '45' to '14' bits. [c:/SPB_Data/ELEN90096-Group-2/project_3/project_3.gen/sources_1/bd/design_1/ipshared/2048/hdl/verilog/srcnn_mac_muladd_10s_7ns_7ns_14_4_1.v:34]
WARNING: [Synth 8-3936] Found unconnected internal register 'mac_muladd_10s_7ns_7ns_14_4_1_U22/srcnn_mac_muladd_10s_7ns_7ns_14_4_1_DSP48_0_U/a_reg_reg' and it is trimmed from '27' to '14' bits. [c:/SPB_Data/ELEN90096-Group-2/project_3/project_3.gen/sources_1/bd/design_1/ipshared/2048/hdl/verilog/srcnn_mac_muladd_10s_7ns_7ns_14_4_1.v:33]
DSP Report: Generating DSP mul_8ns_10ns_17_1_1_U21/tmp_product, operation Mode is: (A:0x156)*B2.
DSP Report: register mul_8ns_10ns_17_1_1_U21/tmp_product is absorbed into DSP mul_8ns_10ns_17_1_1_U21/tmp_product.
DSP Report: operator mul_8ns_10ns_17_1_1_U21/tmp_product is absorbed into DSP mul_8ns_10ns_17_1_1_U21/tmp_product.
DSP Report: Generating DSP mac_muladd_10s_7ns_7ns_14_4_1_U22/srcnn_mac_muladd_10s_7ns_7ns_14_4_1_DSP48_0_U/p_reg_reg, operation Mode is: (C+((D+A)*(B:0x55)')')'.
DSP Report: register mac_muladd_10s_7ns_7ns_14_4_1_U22/srcnn_mac_muladd_10s_7ns_7ns_14_4_1_DSP48_0_U/b_reg_reg is absorbed into DSP mac_muladd_10s_7ns_7ns_14_4_1_U22/srcnn_mac_muladd_10s_7ns_7ns_14_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_10s_7ns_7ns_14_4_1_U22/srcnn_mac_muladd_10s_7ns_7ns_14_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_10s_7ns_7ns_14_4_1_U22/srcnn_mac_muladd_10s_7ns_7ns_14_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_10s_7ns_7ns_14_4_1_U22/srcnn_mac_muladd_10s_7ns_7ns_14_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP mac_muladd_10s_7ns_7ns_14_4_1_U22/srcnn_mac_muladd_10s_7ns_7ns_14_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_10s_7ns_7ns_14_4_1_U22/srcnn_mac_muladd_10s_7ns_7ns_14_4_1_DSP48_0_U/a_reg_reg is absorbed into DSP mac_muladd_10s_7ns_7ns_14_4_1_U22/srcnn_mac_muladd_10s_7ns_7ns_14_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mac_muladd_10s_7ns_7ns_14_4_1_U22/srcnn_mac_muladd_10s_7ns_7ns_14_4_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_7ns_7ns_14_4_1_U22/srcnn_mac_muladd_10s_7ns_7ns_14_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mac_muladd_10s_7ns_7ns_14_4_1_U22/srcnn_mac_muladd_10s_7ns_7ns_14_4_1_DSP48_0_U/m is absorbed into DSP mac_muladd_10s_7ns_7ns_14_4_1_U22/srcnn_mac_muladd_10s_7ns_7ns_14_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator empty_406_fu_4291_p2 is absorbed into DSP mac_muladd_10s_7ns_7ns_14_4_1_U22/srcnn_mac_muladd_10s_7ns_7ns_14_4_1_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP add_ln54_247_fu_6870_p2, operation Mode is: C+((A:0x58)*B)'.
DSP Report: register mul_ln54_249_reg_14291_reg is absorbed into DSP add_ln54_247_fu_6870_p2.
DSP Report: operator add_ln54_247_fu_6870_p2 is absorbed into DSP add_ln54_247_fu_6870_p2.
DSP Report: operator mul_5ns_8ns_11_1_1_U18/tmp_product is absorbed into DSP add_ln54_247_fu_6870_p2.
DSP Report: Generating DSP add_ln54_237_fu_5572_p2, operation Mode is: C+((A:0x58)*B)'.
DSP Report: register mul_ln54_248_reg_14283_reg is absorbed into DSP add_ln54_237_fu_5572_p2.
DSP Report: operator add_ln54_237_fu_5572_p2 is absorbed into DSP add_ln54_237_fu_5572_p2.
DSP Report: operator mul_5ns_8ns_11_1_1_U17/tmp_product is absorbed into DSP add_ln54_237_fu_5572_p2.
DSP Report: Generating DSP add_ln54_236_fu_5414_p2, operation Mode is: C+((A:0x58)*B)'.
DSP Report: register mul_ln54_247_reg_14275_reg is absorbed into DSP add_ln54_236_fu_5414_p2.
DSP Report: operator add_ln54_236_fu_5414_p2 is absorbed into DSP add_ln54_236_fu_5414_p2.
DSP Report: operator mul_5ns_8ns_11_1_1_U16/tmp_product is absorbed into DSP add_ln54_236_fu_5414_p2.
DSP Report: Generating DSP add_ln54_235_fu_5206_p2, operation Mode is: C+((A:0x58)*B)'.
DSP Report: register mul_ln54_246_reg_14267_reg is absorbed into DSP add_ln54_235_fu_5206_p2.
DSP Report: operator add_ln54_235_fu_5206_p2 is absorbed into DSP add_ln54_235_fu_5206_p2.
DSP Report: operator mul_5ns_8ns_11_1_1_U15/tmp_product is absorbed into DSP add_ln54_235_fu_5206_p2.
DSP Report: Generating DSP add_ln54_234_fu_5025_p2, operation Mode is: C+((A:0x58)*B)'.
DSP Report: register mul_ln54_245_reg_14219_reg is absorbed into DSP add_ln54_234_fu_5025_p2.
DSP Report: operator add_ln54_234_fu_5025_p2 is absorbed into DSP add_ln54_234_fu_5025_p2.
DSP Report: operator mul_5ns_8ns_11_1_1_U14/tmp_product is absorbed into DSP add_ln54_234_fu_5025_p2.
DSP Report: Generating DSP add_ln54_233_fu_4899_p2, operation Mode is: C+((A:0x58)*B)'.
DSP Report: register mul_ln54_244_reg_14211_reg is absorbed into DSP add_ln54_233_fu_4899_p2.
DSP Report: operator add_ln54_233_fu_4899_p2 is absorbed into DSP add_ln54_233_fu_4899_p2.
DSP Report: operator mul_4ns_8ns_11_1_1_U13/tmp_product is absorbed into DSP add_ln54_233_fu_4899_p2.
DSP Report: Generating DSP add_ln54_232_fu_4736_p2, operation Mode is: C+((A:0x58)*B)'.
DSP Report: register mul_ln54_243_reg_14188_reg is absorbed into DSP add_ln54_232_fu_4736_p2.
DSP Report: operator add_ln54_232_fu_4736_p2 is absorbed into DSP add_ln54_232_fu_4736_p2.
DSP Report: operator mul_4ns_8ns_11_1_1_U12/tmp_product is absorbed into DSP add_ln54_232_fu_4736_p2.
DSP Report: Generating DSP add_ln54_231_fu_5563_p2, operation Mode is: C+((A:0x58)*B)'.
DSP Report: register mul_ln39_1_reg_14352_reg is absorbed into DSP add_ln54_231_fu_5563_p2.
DSP Report: operator add_ln54_231_fu_5563_p2 is absorbed into DSP add_ln54_231_fu_5563_p2.
DSP Report: operator mul_5ns_8ns_11_1_1_U20/tmp_product is absorbed into DSP add_ln54_231_fu_5563_p2.
DSP Report: Generating DSP add_ln54_230_fu_5405_p2, operation Mode is: C+((A:0x58)*B)'.
DSP Report: register mul_ln54_250_reg_14299_reg is absorbed into DSP add_ln54_230_fu_5405_p2.
DSP Report: operator add_ln54_230_fu_5405_p2 is absorbed into DSP add_ln54_230_fu_5405_p2.
DSP Report: operator mul_5ns_8ns_11_1_1_U19/tmp_product is absorbed into DSP add_ln54_230_fu_5405_p2.
DSP Report: Generating DSP add_ln54_229_fu_5197_p2, operation Mode is: C+((A:0x58)*B)'.
DSP Report: register mul_ln54_249_reg_14291_reg is absorbed into DSP add_ln54_229_fu_5197_p2.
DSP Report: operator add_ln54_229_fu_5197_p2 is absorbed into DSP add_ln54_229_fu_5197_p2.
DSP Report: operator mul_5ns_8ns_11_1_1_U18/tmp_product is absorbed into DSP add_ln54_229_fu_5197_p2.
DSP Report: Generating DSP add_ln54_227_fu_5007_p2, operation Mode is: C+((A:0x58)*B)'.
DSP Report: register mul_ln54_247_reg_14275_reg is absorbed into DSP add_ln54_227_fu_5007_p2.
DSP Report: operator add_ln54_227_fu_5007_p2 is absorbed into DSP add_ln54_227_fu_5007_p2.
DSP Report: operator mul_5ns_8ns_11_1_1_U16/tmp_product is absorbed into DSP add_ln54_227_fu_5007_p2.
DSP Report: Generating DSP add_ln54_225_fu_4808_p2, operation Mode is: C+((A:0x58)*B)'.
DSP Report: register mul_ln54_245_reg_14219_reg is absorbed into DSP add_ln54_225_fu_4808_p2.
DSP Report: operator add_ln54_225_fu_4808_p2 is absorbed into DSP add_ln54_225_fu_4808_p2.
DSP Report: operator mul_5ns_8ns_11_1_1_U14/tmp_product is absorbed into DSP add_ln54_225_fu_4808_p2.
DSP Report: Generating DSP add_ln54_223_fu_4704_p2, operation Mode is: C+((A:0x58)*B)'.
DSP Report: register mul_ln54_243_reg_14188_reg is absorbed into DSP add_ln54_223_fu_4704_p2.
DSP Report: operator add_ln54_223_fu_4704_p2 is absorbed into DSP add_ln54_223_fu_4704_p2.
DSP Report: operator mul_4ns_8ns_11_1_1_U12/tmp_product is absorbed into DSP add_ln54_223_fu_4704_p2.
DSP Report: Generating DSP add_ln54_249_reg_15847_reg, operation Mode is: (C+((A:0x58)*B)')'.
DSP Report: register add_ln54_249_reg_15847_reg is absorbed into DSP add_ln54_249_reg_15847_reg.
DSP Report: register mul_ln39_1_reg_14352_reg is absorbed into DSP add_ln54_249_reg_15847_reg.
DSP Report: operator add_ln54_249_fu_6892_p2 is absorbed into DSP add_ln54_249_reg_15847_reg.
DSP Report: operator mul_5ns_8ns_11_1_1_U20/tmp_product is absorbed into DSP add_ln54_249_reg_15847_reg.
DSP Report: Generating DSP add_ln54_248_fu_6881_p2, operation Mode is: C+((A:0x58)*B)'.
DSP Report: register mul_ln54_250_reg_14299_reg is absorbed into DSP add_ln54_248_fu_6881_p2.
DSP Report: operator add_ln54_248_fu_6881_p2 is absorbed into DSP add_ln54_248_fu_6881_p2.
DSP Report: operator mul_5ns_8ns_11_1_1_U19/tmp_product is absorbed into DSP add_ln54_248_fu_6881_p2.
DSP Report: Generating DSP add_ln54_246_fu_6677_p2, operation Mode is: C+((A:0x58)*B)'.
DSP Report: register mul_ln54_248_reg_14283_reg is absorbed into DSP add_ln54_246_fu_6677_p2.
DSP Report: operator add_ln54_246_fu_6677_p2 is absorbed into DSP add_ln54_246_fu_6677_p2.
DSP Report: operator mul_5ns_8ns_11_1_1_U17/tmp_product is absorbed into DSP add_ln54_246_fu_6677_p2.
DSP Report: Generating DSP add_ln54_245_fu_6504_p2, operation Mode is: C+((A:0x58)*B)'.
DSP Report: register mul_ln54_247_reg_14275_reg is absorbed into DSP add_ln54_245_fu_6504_p2.
DSP Report: operator add_ln54_245_fu_6504_p2 is absorbed into DSP add_ln54_245_fu_6504_p2.
DSP Report: operator mul_5ns_8ns_11_1_1_U16/tmp_product is absorbed into DSP add_ln54_245_fu_6504_p2.
DSP Report: Generating DSP add_ln54_244_fu_6313_p2, operation Mode is: C+((A:0x58)*B)'.
DSP Report: register mul_ln54_246_reg_14267_reg is absorbed into DSP add_ln54_244_fu_6313_p2.
DSP Report: operator add_ln54_244_fu_6313_p2 is absorbed into DSP add_ln54_244_fu_6313_p2.
DSP Report: operator mul_5ns_8ns_11_1_1_U15/tmp_product is absorbed into DSP add_ln54_244_fu_6313_p2.
DSP Report: Generating DSP add_ln54_243_fu_6141_p2, operation Mode is: C+((A:0x58)*B)'.
DSP Report: register mul_ln54_245_reg_14219_reg is absorbed into DSP add_ln54_243_fu_6141_p2.
DSP Report: operator add_ln54_243_fu_6141_p2 is absorbed into DSP add_ln54_243_fu_6141_p2.
DSP Report: operator mul_5ns_8ns_11_1_1_U14/tmp_product is absorbed into DSP add_ln54_243_fu_6141_p2.
DSP Report: Generating DSP add_ln54_242_fu_5952_p2, operation Mode is: C+((A:0x58)*B)'.
DSP Report: register mul_ln54_244_reg_14211_reg is absorbed into DSP add_ln54_242_fu_5952_p2.
DSP Report: operator add_ln54_242_fu_5952_p2 is absorbed into DSP add_ln54_242_fu_5952_p2.
DSP Report: operator mul_4ns_8ns_11_1_1_U13/tmp_product is absorbed into DSP add_ln54_242_fu_5952_p2.
DSP Report: Generating DSP add_ln54_241_fu_5780_p2, operation Mode is: C+((A:0x58)*B)'.
DSP Report: register mul_ln54_243_reg_14188_reg is absorbed into DSP add_ln54_241_fu_5780_p2.
DSP Report: operator add_ln54_241_fu_5780_p2 is absorbed into DSP add_ln54_241_fu_5780_p2.
DSP Report: operator mul_4ns_8ns_11_1_1_U12/tmp_product is absorbed into DSP add_ln54_241_fu_5780_p2.
DSP Report: Generating DSP add_ln54_240_fu_5582_p2, operation Mode is: C+((A:0x58)*B)'.
DSP Report: register mul_ln39_1_reg_14352_reg is absorbed into DSP add_ln54_240_fu_5582_p2.
DSP Report: operator add_ln54_240_fu_5582_p2 is absorbed into DSP add_ln54_240_fu_5582_p2.
DSP Report: operator mul_5ns_8ns_11_1_1_U20/tmp_product is absorbed into DSP add_ln54_240_fu_5582_p2.
DSP Report: Generating DSP add_ln54_239_fu_5424_p2, operation Mode is: C+((A:0x58)*B)'.
DSP Report: register mul_ln54_250_reg_14299_reg is absorbed into DSP add_ln54_239_fu_5424_p2.
DSP Report: operator add_ln54_239_fu_5424_p2 is absorbed into DSP add_ln54_239_fu_5424_p2.
DSP Report: operator mul_5ns_8ns_11_1_1_U19/tmp_product is absorbed into DSP add_ln54_239_fu_5424_p2.
DSP Report: Generating DSP add_ln54_238_fu_5216_p2, operation Mode is: C+((A:0x58)*B)'.
DSP Report: register mul_ln54_249_reg_14291_reg is absorbed into DSP add_ln54_238_fu_5216_p2.
DSP Report: operator add_ln54_238_fu_5216_p2 is absorbed into DSP add_ln54_238_fu_5216_p2.
DSP Report: operator mul_5ns_8ns_11_1_1_U18/tmp_product is absorbed into DSP add_ln54_238_fu_5216_p2.
DSP Report: Generating DSP add_ln54_228_fu_5016_p2, operation Mode is: C+((A:0x58)*B)'.
DSP Report: register mul_ln54_248_reg_14283_reg is absorbed into DSP add_ln54_228_fu_5016_p2.
DSP Report: operator add_ln54_228_fu_5016_p2 is absorbed into DSP add_ln54_228_fu_5016_p2.
DSP Report: operator mul_5ns_8ns_11_1_1_U17/tmp_product is absorbed into DSP add_ln54_228_fu_5016_p2.
DSP Report: Generating DSP add_ln54_226_fu_4817_p2, operation Mode is: C+((A:0x58)*B)'.
DSP Report: register mul_ln54_246_reg_14267_reg is absorbed into DSP add_ln54_226_fu_4817_p2.
DSP Report: operator add_ln54_226_fu_4817_p2 is absorbed into DSP add_ln54_226_fu_4817_p2.
DSP Report: operator mul_5ns_8ns_11_1_1_U15/tmp_product is absorbed into DSP add_ln54_226_fu_4817_p2.
DSP Report: Generating DSP add_ln54_224_fu_4716_p2, operation Mode is: C+((A:0x58)*B)'.
DSP Report: register mul_ln54_244_reg_14211_reg is absorbed into DSP add_ln54_224_fu_4716_p2.
DSP Report: operator add_ln54_224_fu_4716_p2 is absorbed into DSP add_ln54_224_fu_4716_p2.
DSP Report: operator mul_4ns_8ns_11_1_1_U13/tmp_product is absorbed into DSP add_ln54_224_fu_4716_p2.
DSP Report: Generating DSP add_ln54_257_reg_15932_reg, operation Mode is: (C+((A:0x58)*B)')'.
DSP Report: register add_ln54_257_reg_15932_reg is absorbed into DSP add_ln54_257_reg_15932_reg.
DSP Report: register mul_ln54_250_reg_14299_reg is absorbed into DSP add_ln54_257_reg_15932_reg.
DSP Report: operator add_ln54_257_fu_6989_p2 is absorbed into DSP add_ln54_257_reg_15932_reg.
DSP Report: operator mul_5ns_8ns_11_1_1_U19/tmp_product is absorbed into DSP add_ln54_257_reg_15932_reg.
DSP Report: Generating DSP add_ln54_255_reg_15922_reg, operation Mode is: (C+((A:0x58)*B)')'.
DSP Report: register add_ln54_255_reg_15922_reg is absorbed into DSP add_ln54_255_reg_15922_reg.
DSP Report: register mul_ln54_248_reg_14283_reg is absorbed into DSP add_ln54_255_reg_15922_reg.
DSP Report: operator add_ln54_255_fu_6979_p2 is absorbed into DSP add_ln54_255_reg_15922_reg.
DSP Report: operator mul_5ns_8ns_11_1_1_U17/tmp_product is absorbed into DSP add_ln54_255_reg_15922_reg.
DSP Report: Generating DSP add_ln54_253_reg_15912_reg, operation Mode is: (C+((A:0x58)*B)')'.
DSP Report: register add_ln54_253_reg_15912_reg is absorbed into DSP add_ln54_253_reg_15912_reg.
DSP Report: register mul_ln54_246_reg_14267_reg is absorbed into DSP add_ln54_253_reg_15912_reg.
DSP Report: operator add_ln54_253_fu_6969_p2 is absorbed into DSP add_ln54_253_reg_15912_reg.
DSP Report: operator mul_5ns_8ns_11_1_1_U15/tmp_product is absorbed into DSP add_ln54_253_reg_15912_reg.
DSP Report: Generating DSP add_ln54_251_reg_15902_reg, operation Mode is: (C+((A:0x58)*B)')'.
DSP Report: register add_ln54_251_reg_15902_reg is absorbed into DSP add_ln54_251_reg_15902_reg.
DSP Report: register mul_ln54_244_reg_14211_reg is absorbed into DSP add_ln54_251_reg_15902_reg.
DSP Report: operator add_ln54_251_fu_6959_p2 is absorbed into DSP add_ln54_251_reg_15902_reg.
DSP Report: operator mul_4ns_8ns_11_1_1_U13/tmp_product is absorbed into DSP add_ln54_251_reg_15902_reg.
DSP Report: Generating DSP add_ln54_258_reg_15937_reg, operation Mode is: (C+((A:0x58)*B)')'.
DSP Report: register add_ln54_258_reg_15937_reg is absorbed into DSP add_ln54_258_reg_15937_reg.
DSP Report: register mul_ln39_1_reg_14352_reg is absorbed into DSP add_ln54_258_reg_15937_reg.
DSP Report: operator add_ln54_258_fu_6994_p2 is absorbed into DSP add_ln54_258_reg_15937_reg.
DSP Report: operator mul_5ns_8ns_11_1_1_U20/tmp_product is absorbed into DSP add_ln54_258_reg_15937_reg.
DSP Report: Generating DSP add_ln54_256_reg_15927_reg, operation Mode is: (C+((A:0x58)*B)')'.
DSP Report: register add_ln54_256_reg_15927_reg is absorbed into DSP add_ln54_256_reg_15927_reg.
DSP Report: register mul_ln54_249_reg_14291_reg is absorbed into DSP add_ln54_256_reg_15927_reg.
DSP Report: operator add_ln54_256_fu_6984_p2 is absorbed into DSP add_ln54_256_reg_15927_reg.
DSP Report: operator mul_5ns_8ns_11_1_1_U18/tmp_product is absorbed into DSP add_ln54_256_reg_15927_reg.
DSP Report: Generating DSP add_ln54_254_reg_15917_reg, operation Mode is: (C+((A:0x58)*B)')'.
DSP Report: register add_ln54_254_reg_15917_reg is absorbed into DSP add_ln54_254_reg_15917_reg.
DSP Report: register mul_ln54_247_reg_14275_reg is absorbed into DSP add_ln54_254_reg_15917_reg.
DSP Report: operator add_ln54_254_fu_6974_p2 is absorbed into DSP add_ln54_254_reg_15917_reg.
DSP Report: operator mul_5ns_8ns_11_1_1_U16/tmp_product is absorbed into DSP add_ln54_254_reg_15917_reg.
DSP Report: Generating DSP add_ln54_252_reg_15907_reg, operation Mode is: (C+((A:0x58)*B)')'.
DSP Report: register add_ln54_252_reg_15907_reg is absorbed into DSP add_ln54_252_reg_15907_reg.
DSP Report: register mul_ln54_245_reg_14219_reg is absorbed into DSP add_ln54_252_reg_15907_reg.
DSP Report: operator add_ln54_252_fu_6964_p2 is absorbed into DSP add_ln54_252_reg_15907_reg.
DSP Report: operator mul_5ns_8ns_11_1_1_U14/tmp_product is absorbed into DSP add_ln54_252_reg_15907_reg.
DSP Report: Generating DSP add_ln54_250_reg_15897_reg, operation Mode is: (C+((A:0x58)*B)')'.
DSP Report: register add_ln54_250_reg_15897_reg is absorbed into DSP add_ln54_250_reg_15897_reg.
DSP Report: register mul_ln54_243_reg_14188_reg is absorbed into DSP add_ln54_250_reg_15897_reg.
DSP Report: operator add_ln54_250_fu_6954_p2 is absorbed into DSP add_ln54_250_reg_15897_reg.
DSP Report: operator mul_4ns_8ns_11_1_1_U12/tmp_product is absorbed into DSP add_ln54_250_reg_15897_reg.
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\zext_ln39_reg_14052_reg[4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\empty_reg_13963_reg[8] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\empty_323_reg_14084_reg[8] )
WARNING: [Synth 8-3936] Found unconnected internal register 'mac_muladd_11s_7ns_8ns_11_4_1_U85/srcnn_mac_muladd_11s_7ns_8ns_11_4_1_DSP48_2_U/p_reg_reg' and it is trimmed from '46' to '11' bits. [c:/SPB_Data/ELEN90096-Group-2/project_3/project_3.gen/sources_1/bd/design_1/ipshared/2048/hdl/verilog/srcnn_mac_muladd_11s_7ns_8ns_11_4_1.v:41]
WARNING: [Synth 8-3936] Found unconnected internal register 'am_addmul_8ns_3ns_10ns_19_4_1_U84/srcnn_am_addmul_8ns_3ns_10ns_19_4_1_DSP48_1_U/p_reg_reg' and it is trimmed from '45' to '19' bits. [c:/SPB_Data/ELEN90096-Group-2/project_3/project_3.gen/sources_1/bd/design_1/ipshared/2048/hdl/verilog/srcnn_am_addmul_8ns_3ns_10ns_19_4_1.v:41]
WARNING: [Synth 8-3936] Found unconnected internal register 'am_addmul_8ns_3ns_10ns_19_4_1_U84/srcnn_am_addmul_8ns_3ns_10ns_19_4_1_DSP48_1_U/m_reg_reg' and it is trimmed from '45' to '19' bits. [c:/SPB_Data/ELEN90096-Group-2/project_3/project_3.gen/sources_1/bd/design_1/ipshared/2048/hdl/verilog/srcnn_am_addmul_8ns_3ns_10ns_19_4_1.v:38]
WARNING: [Synth 8-3936] Found unconnected internal register 'mac_muladd_11s_7ns_8ns_11_4_1_U85/srcnn_mac_muladd_11s_7ns_8ns_11_4_1_DSP48_2_U/m_reg_reg' and it is trimmed from '45' to '11' bits. [c:/SPB_Data/ELEN90096-Group-2/project_3/project_3.gen/sources_1/bd/design_1/ipshared/2048/hdl/verilog/srcnn_mac_muladd_11s_7ns_8ns_11_4_1.v:34]
WARNING: [Synth 8-3936] Found unconnected internal register 'mac_muladd_11s_7ns_8ns_11_4_1_U85/srcnn_mac_muladd_11s_7ns_8ns_11_4_1_DSP48_2_U/a_reg_reg' and it is trimmed from '27' to '11' bits. [c:/SPB_Data/ELEN90096-Group-2/project_3/project_3.gen/sources_1/bd/design_1/ipshared/2048/hdl/verilog/srcnn_mac_muladd_11s_7ns_8ns_11_4_1.v:33]
WARNING: [Synth 8-3936] Found unconnected internal register 'am_addmul_8ns_3ns_10ns_19_4_1_U86/srcnn_am_addmul_8ns_3ns_10ns_19_4_1_DSP48_1_U/p_reg_reg' and it is trimmed from '45' to '19' bits. [c:/SPB_Data/ELEN90096-Group-2/project_3/project_3.gen/sources_1/bd/design_1/ipshared/2048/hdl/verilog/srcnn_am_addmul_8ns_3ns_10ns_19_4_1.v:41]
WARNING: [Synth 8-3936] Found unconnected internal register 'am_addmul_8ns_3ns_10ns_19_4_1_U86/srcnn_am_addmul_8ns_3ns_10ns_19_4_1_DSP48_1_U/m_reg_reg' and it is trimmed from '45' to '19' bits. [c:/SPB_Data/ELEN90096-Group-2/project_3/project_3.gen/sources_1/bd/design_1/ipshared/2048/hdl/verilog/srcnn_am_addmul_8ns_3ns_10ns_19_4_1.v:38]
DSP Report: Generating DSP mul_6ns_10ns_15_1_1_U78/tmp_product, operation Mode is: (A:0x144)*B.
DSP Report: operator mul_6ns_10ns_15_1_1_U78/tmp_product is absorbed into DSP mul_6ns_10ns_15_1_1_U78/tmp_product.
DSP Report: Generating DSP mul_6ns_18ns_23_1_1_U79/tmp_product, operation Mode is: (A:0x1fc02)*B.
DSP Report: operator mul_6ns_18ns_23_1_1_U79/tmp_product is absorbed into DSP mul_6ns_18ns_23_1_1_U79/tmp_product.
DSP Report: Generating DSP mul_ln71_1_reg_2810_reg, operation Mode is: ((D'+A)*(B:0x55))'.
DSP Report: register sext_ln70_reg_2790_reg is absorbed into DSP mul_ln71_1_reg_2810_reg.
DSP Report: register mul_ln71_1_reg_2810_reg is absorbed into DSP mul_ln71_1_reg_2810_reg.
DSP Report: operator mul_10s_8ns_14_1_1_U83/tmp_product is absorbed into DSP mul_ln71_1_reg_2810_reg.
DSP Report: operator add_ln75_1_fu_2324_p2 is absorbed into DSP mul_ln71_1_reg_2810_reg.
DSP Report: Generating DSP mul_ln71_reg_2805_reg, operation Mode is: ((D'+A2)*(B:0x55))'.
DSP Report: register sext_ln70_reg_2790_reg is absorbed into DSP mul_ln71_reg_2805_reg.
DSP Report: register mul_ln71_reg_2805_reg is absorbed into DSP mul_ln71_reg_2805_reg.
DSP Report: register mul_ln71_reg_2805_reg is absorbed into DSP mul_ln71_reg_2805_reg.
DSP Report: operator mul_10s_8ns_14_1_1_U82/tmp_product is absorbed into DSP mul_ln71_reg_2805_reg.
DSP Report: operator add_ln75_fu_2294_p2 is absorbed into DSP mul_ln71_reg_2805_reg.
DSP Report: Generating DSP mul_ln134_reg_2729_reg, operation Mode is: ((D'+A2)*(B:0x55))'.
DSP Report: register mul_ln134_reg_2729_reg is absorbed into DSP mul_ln134_reg_2729_reg.
DSP Report: register sext_ln133_reg_2711_reg is absorbed into DSP mul_ln134_reg_2729_reg.
DSP Report: register mul_ln134_reg_2729_reg is absorbed into DSP mul_ln134_reg_2729_reg.
DSP Report: operator mul_10s_8ns_14_1_1_U80/tmp_product is absorbed into DSP mul_ln134_reg_2729_reg.
DSP Report: operator add_ln140_fu_2048_p2 is absorbed into DSP mul_ln134_reg_2729_reg.
DSP Report: Generating DSP mul_ln134_1_reg_2760_reg, operation Mode is: ((D'+A)*(B:0x55))'.
DSP Report: register sext_ln133_reg_2711_reg is absorbed into DSP mul_ln134_1_reg_2760_reg.
DSP Report: register mul_ln134_1_reg_2760_reg is absorbed into DSP mul_ln134_1_reg_2760_reg.
DSP Report: register add_ln140_4_reg_2746_reg is absorbed into DSP mul_ln134_1_reg_2760_reg.
DSP Report: operator mul_10s_8ns_14_1_1_U81/tmp_product is absorbed into DSP mul_ln134_1_reg_2760_reg.
DSP Report: operator add_ln140_4_fu_2184_p2 is absorbed into DSP mul_ln134_1_reg_2760_reg.
DSP Report: Generating DSP mul_9ns_11ns_19_1_1_U77/tmp_product, operation Mode is: (A:0x2ab)*B.
DSP Report: operator mul_9ns_11ns_19_1_1_U77/tmp_product is absorbed into DSP mul_9ns_11ns_19_1_1_U77/tmp_product.
DSP Report: Generating DSP add_ln100_5_fu_1562_p2, operation Mode is: C+(A*(B:0x58))'.
DSP Report: register mul_ln99_1_reg_2482_reg is absorbed into DSP add_ln100_5_fu_1562_p2.
DSP Report: operator add_ln100_5_fu_1562_p2 is absorbed into DSP add_ln100_5_fu_1562_p2.
DSP Report: operator mul_64s_8ns_64_1_1_U75/tmp_product is absorbed into DSP add_ln100_5_fu_1562_p2.
DSP Report: Generating DSP mul_64s_8ns_64_1_1_U75/tmp_product, operation Mode is: A*(B:0x58).
DSP Report: operator mul_64s_8ns_64_1_1_U75/tmp_product is absorbed into DSP mul_64s_8ns_64_1_1_U75/tmp_product.
DSP Report: Generating DSP am_addmul_8ns_3ns_10ns_19_4_1_U84/srcnn_am_addmul_8ns_3ns_10ns_19_4_1_DSP48_1_U/p_reg_reg, operation Mode is: (((D:0x4)+A2)*(B:0x2ab)')'.
DSP Report: register am_addmul_8ns_3ns_10ns_19_4_1_U84/srcnn_am_addmul_8ns_3ns_10ns_19_4_1_DSP48_1_U/b_reg_reg is absorbed into DSP am_addmul_8ns_3ns_10ns_19_4_1_U84/srcnn_am_addmul_8ns_3ns_10ns_19_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register am_addmul_8ns_3ns_10ns_19_4_1_U84/srcnn_am_addmul_8ns_3ns_10ns_19_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP am_addmul_8ns_3ns_10ns_19_4_1_U84/srcnn_am_addmul_8ns_3ns_10ns_19_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register am_addmul_8ns_3ns_10ns_19_4_1_U84/srcnn_am_addmul_8ns_3ns_10ns_19_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP am_addmul_8ns_3ns_10ns_19_4_1_U84/srcnn_am_addmul_8ns_3ns_10ns_19_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register am_addmul_8ns_3ns_10ns_19_4_1_U84/srcnn_am_addmul_8ns_3ns_10ns_19_4_1_DSP48_1_U/m_reg_reg is absorbed into DSP am_addmul_8ns_3ns_10ns_19_4_1_U84/srcnn_am_addmul_8ns_3ns_10ns_19_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register am_addmul_8ns_3ns_10ns_19_4_1_U84/srcnn_am_addmul_8ns_3ns_10ns_19_4_1_DSP48_1_U/ad_reg_reg is absorbed into DSP am_addmul_8ns_3ns_10ns_19_4_1_U84/srcnn_am_addmul_8ns_3ns_10ns_19_4_1_DSP48_1_U/p_reg_reg.
DSP Report: operator am_addmul_8ns_3ns_10ns_19_4_1_U84/srcnn_am_addmul_8ns_3ns_10ns_19_4_1_DSP48_1_U/m is absorbed into DSP am_addmul_8ns_3ns_10ns_19_4_1_U84/srcnn_am_addmul_8ns_3ns_10ns_19_4_1_DSP48_1_U/p_reg_reg.
DSP Report: operator am_addmul_8ns_3ns_10ns_19_4_1_U84/srcnn_am_addmul_8ns_3ns_10ns_19_4_1_DSP48_1_U/ad is absorbed into DSP am_addmul_8ns_3ns_10ns_19_4_1_U84/srcnn_am_addmul_8ns_3ns_10ns_19_4_1_DSP48_1_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_11s_7ns_8ns_11_4_1_U85/srcnn_mac_muladd_11s_7ns_8ns_11_4_1_DSP48_2_U/p_reg_reg, operation Mode is: (C+(A''*(B:0x58)')')'.
DSP Report: register mac_muladd_11s_7ns_8ns_11_4_1_U85/srcnn_mac_muladd_11s_7ns_8ns_11_4_1_DSP48_2_U/b_reg_reg is absorbed into DSP mac_muladd_11s_7ns_8ns_11_4_1_U85/srcnn_mac_muladd_11s_7ns_8ns_11_4_1_DSP48_2_U/p_reg_reg.
DSP Report: register trunc_ln87_reg_2429_reg is absorbed into DSP mac_muladd_11s_7ns_8ns_11_4_1_U85/srcnn_mac_muladd_11s_7ns_8ns_11_4_1_DSP48_2_U/p_reg_reg.
DSP Report: register mac_muladd_11s_7ns_8ns_11_4_1_U85/srcnn_mac_muladd_11s_7ns_8ns_11_4_1_DSP48_2_U/a_reg_reg is absorbed into DSP mac_muladd_11s_7ns_8ns_11_4_1_U85/srcnn_mac_muladd_11s_7ns_8ns_11_4_1_DSP48_2_U/p_reg_reg.
DSP Report: register mac_muladd_11s_7ns_8ns_11_4_1_U85/srcnn_mac_muladd_11s_7ns_8ns_11_4_1_DSP48_2_U/p_reg_reg is absorbed into DSP mac_muladd_11s_7ns_8ns_11_4_1_U85/srcnn_mac_muladd_11s_7ns_8ns_11_4_1_DSP48_2_U/p_reg_reg.
DSP Report: register mac_muladd_11s_7ns_8ns_11_4_1_U85/srcnn_mac_muladd_11s_7ns_8ns_11_4_1_DSP48_2_U/m_reg_reg is absorbed into DSP mac_muladd_11s_7ns_8ns_11_4_1_U85/srcnn_mac_muladd_11s_7ns_8ns_11_4_1_DSP48_2_U/p_reg_reg.
DSP Report: operator mac_muladd_11s_7ns_8ns_11_4_1_U85/srcnn_mac_muladd_11s_7ns_8ns_11_4_1_DSP48_2_U/p is absorbed into DSP mac_muladd_11s_7ns_8ns_11_4_1_U85/srcnn_mac_muladd_11s_7ns_8ns_11_4_1_DSP48_2_U/p_reg_reg.
DSP Report: operator mac_muladd_11s_7ns_8ns_11_4_1_U85/srcnn_mac_muladd_11s_7ns_8ns_11_4_1_DSP48_2_U/m is absorbed into DSP mac_muladd_11s_7ns_8ns_11_4_1_U85/srcnn_mac_muladd_11s_7ns_8ns_11_4_1_DSP48_2_U/p_reg_reg.
DSP Report: Generating DSP mul_9ns_11ns_19_1_1_U76/tmp_product, operation Mode is: (A:0x2ab)*B.
DSP Report: operator mul_9ns_11ns_19_1_1_U76/tmp_product is absorbed into DSP mul_9ns_11ns_19_1_1_U76/tmp_product.
DSP Report: Generating DSP add_ln100_4_fu_1229_p2, operation Mode is: C+A*(B:0x58).
DSP Report: operator add_ln100_4_fu_1229_p2 is absorbed into DSP add_ln100_4_fu_1229_p2.
DSP Report: operator mul_64s_8ns_64_1_1_U75/tmp_product is absorbed into DSP add_ln100_4_fu_1229_p2.
DSP Report: Generating DSP am_addmul_8ns_3ns_10ns_19_4_1_U86/srcnn_am_addmul_8ns_3ns_10ns_19_4_1_DSP48_1_U/p_reg_reg, operation Mode is: (((D:0x4)+A2)*(B:0x2ab)')'.
DSP Report: register am_addmul_8ns_3ns_10ns_19_4_1_U86/srcnn_am_addmul_8ns_3ns_10ns_19_4_1_DSP48_1_U/b_reg_reg is absorbed into DSP am_addmul_8ns_3ns_10ns_19_4_1_U86/srcnn_am_addmul_8ns_3ns_10ns_19_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register am_addmul_8ns_3ns_10ns_19_4_1_U86/srcnn_am_addmul_8ns_3ns_10ns_19_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP am_addmul_8ns_3ns_10ns_19_4_1_U86/srcnn_am_addmul_8ns_3ns_10ns_19_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register am_addmul_8ns_3ns_10ns_19_4_1_U86/srcnn_am_addmul_8ns_3ns_10ns_19_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP am_addmul_8ns_3ns_10ns_19_4_1_U86/srcnn_am_addmul_8ns_3ns_10ns_19_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register am_addmul_8ns_3ns_10ns_19_4_1_U86/srcnn_am_addmul_8ns_3ns_10ns_19_4_1_DSP48_1_U/m_reg_reg is absorbed into DSP am_addmul_8ns_3ns_10ns_19_4_1_U86/srcnn_am_addmul_8ns_3ns_10ns_19_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register am_addmul_8ns_3ns_10ns_19_4_1_U86/srcnn_am_addmul_8ns_3ns_10ns_19_4_1_DSP48_1_U/ad_reg_reg is absorbed into DSP am_addmul_8ns_3ns_10ns_19_4_1_U86/srcnn_am_addmul_8ns_3ns_10ns_19_4_1_DSP48_1_U/p_reg_reg.
DSP Report: operator am_addmul_8ns_3ns_10ns_19_4_1_U86/srcnn_am_addmul_8ns_3ns_10ns_19_4_1_DSP48_1_U/m is absorbed into DSP am_addmul_8ns_3ns_10ns_19_4_1_U86/srcnn_am_addmul_8ns_3ns_10ns_19_4_1_DSP48_1_U/p_reg_reg.
DSP Report: operator am_addmul_8ns_3ns_10ns_19_4_1_U86/srcnn_am_addmul_8ns_3ns_10ns_19_4_1_DSP48_1_U/ad is absorbed into DSP am_addmul_8ns_3ns_10ns_19_4_1_U86/srcnn_am_addmul_8ns_3ns_10ns_19_4_1_DSP48_1_U/p_reg_reg.
DSP Report: Generating DSP empty_441_fu_1609_p2, operation Mode is: C+(A*(B:0x58))'.
DSP Report: register mul_ln99_1_reg_2482_reg is absorbed into DSP empty_441_fu_1609_p2.
DSP Report: operator empty_441_fu_1609_p2 is absorbed into DSP empty_441_fu_1609_p2.
DSP Report: operator mul_64s_8ns_64_1_1_U75/tmp_product is absorbed into DSP empty_441_fu_1609_p2.
INFO: [Common 17-14] Message 'Synth 8-7129' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 16 for RAM "srcnn_conv1__GC0/conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_5_U/ram_reg"
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 16 for RAM "srcnn_conv1__GC0/conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_7_U/ram_reg"
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 16 for RAM "srcnn_conv1__GC0/conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_6_U/ram_reg"
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 32 for RAM "srcnn_conv1__GC0/conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_1_U/ram_reg"
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 32 for RAM "srcnn_conv1__GC0/conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_U/ram_reg"
INFO: [Synth 8-5800] Cascade chain of height 4 reduced to 3 because memory depth for RAM "srcnn_conv1__GC0/conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_4_U/ram_reg" is not power of 2. 
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 3 and width 9 for RAM "srcnn_conv1__GC0/conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_4_U/ram_reg"
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 2 and width 4 for RAM "srcnn_conv1__GC0/conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_4_U/ram_reg"
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 2 for RAM "srcnn_conv1__GC0/conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_4_U/ram_reg"
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 1 for RAM "srcnn_conv1__GC0/conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_4_U/ram_reg"
INFO: [Synth 8-5800] Cascade chain of height 4 reduced to 3 because memory depth for RAM "srcnn_conv1__GC0/conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_3_U/ram_reg" is not power of 2. 
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 3 and width 9 for RAM "srcnn_conv1__GC0/conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_3_U/ram_reg"
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 2 and width 4 for RAM "srcnn_conv1__GC0/conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_3_U/ram_reg"
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 2 for RAM "srcnn_conv1__GC0/conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_3_U/ram_reg"
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 1 for RAM "srcnn_conv1__GC0/conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_3_U/ram_reg"
INFO: [Synth 8-5800] Cascade chain of height 4 reduced to 3 because memory depth for RAM "conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_2_U/ram_reg" is not power of 2. 
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 3 and width 9 for RAM "conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_2_U/ram_reg"
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 2 and width 4 for RAM "conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_2_U/ram_reg"
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 2 for RAM "conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_2_U/ram_reg"
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 1 for RAM "conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_2_U/ram_reg"
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\zext_ln114_2_reg_2586_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\am_addmul_8ns_3ns_10ns_19_4_1_U84/srcnn_am_addmul_8ns_3ns_10ns_19_4_1_DSP48_1_U/p_reg_reg )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\am_addmul_8ns_3ns_10ns_19_4_1_U86/srcnn_am_addmul_8ns_3ns_10ns_19_4_1_DSP48_1_U/p_reg_reg )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (add_ln32_fu_2278_p2_inferred/\out_reg_725_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (add_ln32_fu_2278_p2_inferred/\out_reg_725_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (add_ln32_fu_2278_p2_inferred/\out_reg_725_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (mul_ln134_reg_2729_reg)
INFO: [Synth 8-3333] propagating constant 0 across sequential element (mul_ln71_reg_2805_reg)
INFO: [Synth 8-3333] propagating constant 0 across sequential element (grp_conv1_Pipeline_BW_fu_903/i_7/\phi_mul3204_fu_66_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (grp_conv1_Pipeline_BW8_fu_914/i_7/\phi_mul3209_fu_66_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (grp_conv1_Pipeline_BW_fu_903/ap_done_reg_reg)
INFO: [Synth 8-3333] propagating constant 0 across sequential element (grp_conv1_Pipeline_BW8_fu_914/ap_done_reg_reg)
INFO: [Common 17-14] Message 'Synth 8-3333' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-4471] merging register 'zext_ln99_6_reg_4275_reg[15:1]' into 'add_ln99_4_reg_4138_reg[15:1]' [c:/SPB_Data/ELEN90096-Group-2/project_3/project_3.gen/sources_1/bd/design_1/ipshared/2048/hdl/verilog/srcnn_load_input_buffer_c3.v:2298]
DSP Report: Generating DSP mul_6ns_18ns_23_1_1_U380/tmp_product, operation Mode is: (A:0x1fc02)*B.
DSP Report: operator mul_6ns_18ns_23_1_1_U380/tmp_product is absorbed into DSP mul_6ns_18ns_23_1_1_U380/tmp_product.
WARNING: [Synth 8-3936] Found unconnected internal register 'grp_conv3_Pipeline_WEIGHTI_WEIGHTK_L_fu_216/mac_muladd_6ns_5ns_3ns_10_4_1_U386/srcnn_mac_muladd_6ns_5ns_3ns_10_4_1_DSP48_3_U/p_reg_reg' and it is trimmed from '46' to '10' bits. [c:/SPB_Data/ELEN90096-Group-2/project_3/project_3.gen/sources_1/bd/design_1/ipshared/2048/hdl/verilog/srcnn_mac_muladd_6ns_5ns_3ns_10_4_1.v:41]
WARNING: [Synth 8-3936] Found unconnected internal register 'grp_conv3_Pipeline_WEIGHTI_WEIGHTK_L_fu_216/mac_muladd_6ns_5ns_3ns_10_4_1_U386/srcnn_mac_muladd_6ns_5ns_3ns_10_4_1_DSP48_3_U/m_reg_reg' and it is trimmed from '45' to '10' bits. [c:/SPB_Data/ELEN90096-Group-2/project_3/project_3.gen/sources_1/bd/design_1/ipshared/2048/hdl/verilog/srcnn_mac_muladd_6ns_5ns_3ns_10_4_1.v:34]
WARNING: [Synth 8-3936] Found unconnected internal register 'grp_conv3_Pipeline_WEIGHTI_WEIGHTK_L_fu_216/mac_muladd_6ns_5ns_3ns_10_4_1_U386/srcnn_mac_muladd_6ns_5ns_3ns_10_4_1_DSP48_3_U/a_reg_reg' and it is trimmed from '27' to '10' bits. [c:/SPB_Data/ELEN90096-Group-2/project_3/project_3.gen/sources_1/bd/design_1/ipshared/2048/hdl/verilog/srcnn_mac_muladd_6ns_5ns_3ns_10_4_1.v:33]
DSP Report: Generating DSP grp_conv3_Pipeline_WEIGHTI_WEIGHTK_L_fu_216/mac_muladd_6ns_5ns_3ns_10_4_1_U386/srcnn_mac_muladd_6ns_5ns_3ns_10_4_1_DSP48_3_U/p_reg_reg, operation Mode is: (C+(A2*(B:0x19)')')'.
DSP Report: register grp_conv3_Pipeline_WEIGHTI_WEIGHTK_L_fu_216/mac_muladd_6ns_5ns_3ns_10_4_1_U386/srcnn_mac_muladd_6ns_5ns_3ns_10_4_1_DSP48_3_U/b_reg_reg is absorbed into DSP grp_conv3_Pipeline_WEIGHTI_WEIGHTK_L_fu_216/mac_muladd_6ns_5ns_3ns_10_4_1_U386/srcnn_mac_muladd_6ns_5ns_3ns_10_4_1_DSP48_3_U/p_reg_reg.
DSP Report: register grp_conv3_Pipeline_WEIGHTI_WEIGHTK_L_fu_216/mac_muladd_6ns_5ns_3ns_10_4_1_U386/srcnn_mac_muladd_6ns_5ns_3ns_10_4_1_DSP48_3_U/p_reg_reg is absorbed into DSP grp_conv3_Pipeline_WEIGHTI_WEIGHTK_L_fu_216/mac_muladd_6ns_5ns_3ns_10_4_1_U386/srcnn_mac_muladd_6ns_5ns_3ns_10_4_1_DSP48_3_U/p_reg_reg.
DSP Report: register grp_conv3_Pipeline_WEIGHTI_WEIGHTK_L_fu_216/mac_muladd_6ns_5ns_3ns_10_4_1_U386/srcnn_mac_muladd_6ns_5ns_3ns_10_4_1_DSP48_3_U/p_reg_reg is absorbed into DSP grp_conv3_Pipeline_WEIGHTI_WEIGHTK_L_fu_216/mac_muladd_6ns_5ns_3ns_10_4_1_U386/srcnn_mac_muladd_6ns_5ns_3ns_10_4_1_DSP48_3_U/p_reg_reg.
DSP Report: register grp_conv3_Pipeline_WEIGHTI_WEIGHTK_L_fu_216/mac_muladd_6ns_5ns_3ns_10_4_1_U386/srcnn_mac_muladd_6ns_5ns_3ns_10_4_1_DSP48_3_U/m_reg_reg is absorbed into DSP grp_conv3_Pipeline_WEIGHTI_WEIGHTK_L_fu_216/mac_muladd_6ns_5ns_3ns_10_4_1_U386/srcnn_mac_muladd_6ns_5ns_3ns_10_4_1_DSP48_3_U/p_reg_reg.
DSP Report: operator grp_conv3_Pipeline_WEIGHTI_WEIGHTK_L_fu_216/mac_muladd_6ns_5ns_3ns_10_4_1_U386/srcnn_mac_muladd_6ns_5ns_3ns_10_4_1_DSP48_3_U/p is absorbed into DSP grp_conv3_Pipeline_WEIGHTI_WEIGHTK_L_fu_216/mac_muladd_6ns_5ns_3ns_10_4_1_U386/srcnn_mac_muladd_6ns_5ns_3ns_10_4_1_DSP48_3_U/p_reg_reg.
DSP Report: operator grp_conv3_Pipeline_WEIGHTI_WEIGHTK_L_fu_216/mac_muladd_6ns_5ns_3ns_10_4_1_U386/srcnn_mac_muladd_6ns_5ns_3ns_10_4_1_DSP48_3_U/m is absorbed into DSP grp_conv3_Pipeline_WEIGHTI_WEIGHTK_L_fu_216/mac_muladd_6ns_5ns_3ns_10_4_1_U386/srcnn_mac_muladd_6ns_5ns_3ns_10_4_1_DSP48_3_U/p_reg_reg.
WARNING: [Synth 8-3917] design srcnn_conv3__GB0 has port m_axi_weights_ARID[0] driven by constant 0
WARNING: [Synth 8-3917] design srcnn_conv3__GB0 has port m_axi_weights_ARLEN[31] driven by constant 0
WARNING: [Synth 8-3917] design srcnn_conv3__GB0 has port m_axi_weights_ARLEN[30] driven by constant 0
WARNING: [Synth 8-3917] design srcnn_conv3__GB0 has port m_axi_weights_ARLEN[29] driven by constant 0
WARNING: [Synth 8-3917] design srcnn_conv3__GB0 has port m_axi_weights_ARLEN[28] driven by constant 0
WARNING: [Synth 8-3917] design srcnn_conv3__GB0 has port m_axi_weights_ARLEN[27] driven by constant 0
WARNING: [Synth 8-3917] design srcnn_conv3__GB0 has port m_axi_weights_ARLEN[26] driven by constant 0
WARNING: [Synth 8-3917] design srcnn_conv3__GB0 has port m_axi_weights_ARLEN[25] driven by constant 0
WARNING: [Synth 8-3917] design srcnn_conv3__GB0 has port m_axi_weights_ARLEN[24] driven by constant 0
WARNING: [Synth 8-3917] design srcnn_conv3__GB0 has port m_axi_weights_ARLEN[23] driven by constant 0
WARNING: [Synth 8-3917] design srcnn_conv3__GB0 has port m_axi_weights_ARLEN[22] driven by constant 0
WARNING: [Synth 8-3917] design srcnn_conv3__GB0 has port m_axi_weights_ARLEN[21] driven by constant 0
WARNING: [Synth 8-3917] design srcnn_conv3__GB0 has port m_axi_weights_ARLEN[20] driven by constant 0
WARNING: [Synth 8-3917] design srcnn_conv3__GB0 has port m_axi_weights_ARLEN[19] driven by constant 0
WARNING: [Synth 8-3917] design srcnn_conv3__GB0 has port m_axi_weights_ARLEN[18] driven by constant 0
WARNING: [Synth 8-3917] design srcnn_conv3__GB0 has port m_axi_weights_ARLEN[17] driven by constant 0
WARNING: [Synth 8-3917] design srcnn_conv3__GB0 has port m_axi_weights_ARLEN[16] driven by constant 0
WARNING: [Synth 8-3917] design srcnn_conv3__GB0 has port m_axi_weights_ARLEN[15] driven by constant 0
WARNING: [Synth 8-3917] design srcnn_conv3__GB0 has port m_axi_weights_ARLEN[14] driven by constant 0
WARNING: [Synth 8-3917] design srcnn_conv3__GB0 has port m_axi_weights_ARLEN[13] driven by constant 0
WARNING: [Synth 8-3917] design srcnn_conv3__GB0 has port m_axi_weights_ARLEN[12] driven by constant 0
WARNING: [Synth 8-3917] design srcnn_conv3__GB0 has port m_axi_weights_ARLEN[11] driven by constant 0
WARNING: [Synth 8-3917] design srcnn_conv3__GB0 has port m_axi_weights_ARLEN[10] driven by constant 0
WARNING: [Synth 8-3917] design srcnn_conv3__GB0 has port m_axi_weights_ARLEN[9] driven by constant 0
WARNING: [Synth 8-3917] design srcnn_conv3__GB0 has port m_axi_weights_ARLEN[8] driven by constant 0
WARNING: [Synth 8-3917] design srcnn_conv3__GB0 has port m_axi_weights_ARLEN[7] driven by constant 0
WARNING: [Synth 8-3917] design srcnn_conv3__GB0 has port m_axi_weights_ARLEN[6] driven by constant 0
WARNING: [Synth 8-3917] design srcnn_conv3__GB0 has port m_axi_weights_ARLEN[5] driven by constant 0
WARNING: [Synth 8-3917] design srcnn_conv3__GB0 has port m_axi_weights_ARLEN[4] driven by constant 0
WARNING: [Synth 8-3917] design srcnn_conv3__GB0 has port m_axi_weights_ARLEN[3] driven by constant 0
WARNING: [Synth 8-3917] design srcnn_conv3__GB0 has port m_axi_weights_ARLEN[2] driven by constant 0
WARNING: [Synth 8-3917] design srcnn_conv3__GB0 has port m_axi_weights_ARLEN[1] driven by constant 0
WARNING: [Synth 8-3917] design srcnn_conv3__GB0 has port m_axi_weights_ARLEN[0] driven by constant 1
WARNING: [Synth 8-3917] design srcnn_conv3__GB0 has port m_axi_weights_ARSIZE[2] driven by constant 0
WARNING: [Synth 8-3917] design srcnn_conv3__GB0 has port m_axi_weights_ARSIZE[1] driven by constant 0
WARNING: [Synth 8-3917] design srcnn_conv3__GB0 has port m_axi_weights_ARSIZE[0] driven by constant 0
WARNING: [Synth 8-3917] design srcnn_conv3__GB0 has port m_axi_weights_ARBURST[1] driven by constant 0
WARNING: [Synth 8-3917] design srcnn_conv3__GB0 has port m_axi_weights_ARBURST[0] driven by constant 0
WARNING: [Synth 8-3917] design srcnn_conv3__GB0 has port m_axi_weights_ARLOCK[1] driven by constant 0
WARNING: [Synth 8-3917] design srcnn_conv3__GB0 has port m_axi_weights_ARLOCK[0] driven by constant 0
WARNING: [Synth 8-3917] design srcnn_conv3__GB0 has port m_axi_weights_ARCACHE[3] driven by constant 0
WARNING: [Synth 8-3917] design srcnn_conv3__GB0 has port m_axi_weights_ARCACHE[2] driven by constant 0
WARNING: [Synth 8-3917] design srcnn_conv3__GB0 has port m_axi_weights_ARCACHE[1] driven by constant 0
WARNING: [Synth 8-3917] design srcnn_conv3__GB0 has port m_axi_weights_ARCACHE[0] driven by constant 0
WARNING: [Synth 8-3917] design srcnn_conv3__GB0 has port m_axi_weights_ARPROT[2] driven by constant 0
WARNING: [Synth 8-3917] design srcnn_conv3__GB0 has port m_axi_weights_ARPROT[1] driven by constant 0
WARNING: [Synth 8-3917] design srcnn_conv3__GB0 has port m_axi_weights_ARPROT[0] driven by constant 0
WARNING: [Synth 8-3917] design srcnn_conv3__GB0 has port m_axi_weights_ARQOS[3] driven by constant 0
WARNING: [Synth 8-3917] design srcnn_conv3__GB0 has port m_axi_weights_ARQOS[2] driven by constant 0
WARNING: [Synth 8-3917] design srcnn_conv3__GB0 has port m_axi_weights_ARQOS[1] driven by constant 0
WARNING: [Synth 8-3917] design srcnn_conv3__GB0 has port m_axi_weights_ARQOS[0] driven by constant 0
WARNING: [Synth 8-3917] design srcnn_conv3__GB0 has port m_axi_weights_ARREGION[3] driven by constant 0
WARNING: [Synth 8-3917] design srcnn_conv3__GB0 has port m_axi_weights_ARREGION[2] driven by constant 0
WARNING: [Synth 8-3917] design srcnn_conv3__GB0 has port m_axi_weights_ARREGION[1] driven by constant 0
WARNING: [Synth 8-3917] design srcnn_conv3__GB0 has port m_axi_weights_ARREGION[0] driven by constant 0
WARNING: [Synth 8-3917] design srcnn_conv3__GB0 has port m_axi_weights_ARUSER[0] driven by constant 0
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\grp_conv3_Pipeline_WEIGHTI_WEIGHTK_L_fu_216/ap_CS_fsm_reg[0] )
INFO: [Synth 8-3886] merging instance 'grp_conv3_Pipeline_WEIGHTI_WEIGHTK_L_fu_216/select_ln120_2_reg_609_reg[0]' (FD) to 'grp_conv3_Pipeline_WEIGHTI_WEIGHTK_L_fu_216/select_ln120_2_reg_609_reg[1]'
INFO: [Synth 8-3886] merging instance 'grp_conv3_Pipeline_WEIGHTI_WEIGHTK_L_fu_216/select_ln120_2_reg_609_reg[1]' (FD) to 'zext_ln132_reg_587_reg[8]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\zext_ln132_reg_587_reg[8] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\or_ln139_reg_603_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\grp_conv3_Pipeline_WEIGHTI_WEIGHTK_L_fu_216/ap_done_reg_reg )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (grp_load_input_buffer_c3_fu_204/ap_done_reg_reg)
INFO: [Synth 8-3886] merging instance 'grp_conv3_Pipeline_WEIGHTI_WEIGHTK_L_fu_216/weights_addr_reg_624_reg[61]' (FDE) to 'grp_conv3_Pipeline_WEIGHTI_WEIGHTK_L_fu_216/weights_addr_reg_624_reg[62]'
INFO: [Synth 8-3333] propagating constant 1 across sequential element (grp_load_input_buffer_c3_fu_204/\zext_ln99_6_reg_4275_reg[0] )
INFO: [Synth 8-3886] merging instance 'grp_load_input_buffer_c3_fu_204/zext_ln99_3_reg_4127_reg[9]' (FD) to 'grp_load_input_buffer_c3_fu_204/add_ln99_4_reg_4138_reg[0]'
INFO: [Synth 8-3886] merging instance 'grp_load_input_buffer_c3_fu_204/zext_ln99_3_reg_4127_reg[4]' (FD) to 'grp_load_input_buffer_c3_fu_204/add_ln99_4_reg_4138_reg[0]'
INFO: [Synth 8-3886] merging instance 'grp_load_input_buffer_c3_fu_204/zext_ln99_3_reg_4127_reg[5]' (FD) to 'grp_load_input_buffer_c3_fu_204/add_ln99_4_reg_4138_reg[0]'
INFO: [Synth 8-3886] merging instance 'grp_load_input_buffer_c3_fu_204/zext_ln99_3_reg_4127_reg[6]' (FD) to 'grp_load_input_buffer_c3_fu_204/add_ln99_4_reg_4138_reg[0]'
INFO: [Synth 8-3886] merging instance 'grp_load_input_buffer_c3_fu_204/zext_ln99_3_reg_4127_reg[7]' (FD) to 'grp_load_input_buffer_c3_fu_204/add_ln99_4_reg_4138_reg[0]'
INFO: [Synth 8-3886] merging instance 'grp_load_input_buffer_c3_fu_204/zext_ln99_3_reg_4127_reg[8]' (FD) to 'grp_load_input_buffer_c3_fu_204/add_ln99_4_reg_4138_reg[0]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (grp_load_input_buffer_c3_fu_204/\add_ln99_4_reg_4138_reg[0] )
INFO: [Synth 8-3886] merging instance 'grp_load_input_buffer_c3_fu_204/bundle_1_addr_reg_4132_reg[62]' (FDE) to 'grp_load_input_buffer_c3_fu_204/bundle_1_addr_reg_4132_reg[63]'
INFO: [Synth 8-3886] merging instance 'grp_load_input_buffer_c3_fu_204/p_cast_reg_4285_reg[1]' (FDE) to 'grp_load_input_buffer_c3_fu_204/p_cast1560_reg_4290_reg[1]'
INFO: [Synth 8-3886] merging instance 'grp_load_input_buffer_c3_fu_204/p_cast_reg_4285_reg[2]' (FDE) to 'grp_load_input_buffer_c3_fu_204/p_cast1560_reg_4290_reg[2]'
INFO: [Synth 8-3886] merging instance 'grp_load_input_buffer_c3_fu_204/p_cast_reg_4285_reg[3]' (FDE) to 'grp_load_input_buffer_c3_fu_204/p_cast1560_reg_4290_reg[3]'
INFO: [Synth 8-3886] merging instance 'grp_load_input_buffer_c3_fu_204/p_cast_reg_4285_reg[4]' (FDE) to 'grp_load_input_buffer_c3_fu_204/p_cast1560_reg_4290_reg[4]'
INFO: [Synth 8-3886] merging instance 'grp_load_input_buffer_c3_fu_204/p_cast_reg_4285_reg[5]' (FDE) to 'grp_load_input_buffer_c3_fu_204/p_cast1560_reg_4290_reg[5]'
INFO: [Synth 8-3886] merging instance 'grp_load_input_buffer_c3_fu_204/p_cast_reg_4285_reg[6]' (FDE) to 'grp_load_input_buffer_c3_fu_204/p_cast1560_reg_4290_reg[6]'
INFO: [Synth 8-3886] merging instance 'grp_load_input_buffer_c3_fu_204/p_cast_reg_4285_reg[7]' (FDE) to 'grp_load_input_buffer_c3_fu_204/p_cast1560_reg_4290_reg[7]'
INFO: [Synth 8-3886] merging instance 'grp_load_input_buffer_c3_fu_204/p_cast_reg_4285_reg[8]' (FDE) to 'grp_load_input_buffer_c3_fu_204/p_cast1560_reg_4290_reg[8]'
INFO: [Synth 8-3886] merging instance 'grp_load_input_buffer_c3_fu_204/p_cast_reg_4285_reg[9]' (FDE) to 'grp_load_input_buffer_c3_fu_204/p_cast1560_reg_4290_reg[9]'
INFO: [Synth 8-3886] merging instance 'grp_load_input_buffer_c3_fu_204/p_cast_reg_4285_reg[10]' (FDE) to 'grp_load_input_buffer_c3_fu_204/p_cast1560_reg_4290_reg[10]'
INFO: [Synth 8-3886] merging instance 'grp_load_input_buffer_c3_fu_204/p_cast_reg_4285_reg[11]' (FDE) to 'grp_load_input_buffer_c3_fu_204/p_cast1560_reg_4290_reg[11]'
INFO: [Synth 8-3886] merging instance 'grp_load_input_buffer_c3_fu_204/p_cast_reg_4285_reg[12]' (FDE) to 'grp_load_input_buffer_c3_fu_204/p_cast1560_reg_4290_reg[12]'
INFO: [Synth 8-3886] merging instance 'grp_load_input_buffer_c3_fu_204/p_cast_reg_4285_reg[13]' (FDE) to 'grp_load_input_buffer_c3_fu_204/p_cast1560_reg_4290_reg[13]'
INFO: [Synth 8-3886] merging instance 'grp_load_input_buffer_c3_fu_204/p_cast_reg_4285_reg[14]' (FDE) to 'grp_load_input_buffer_c3_fu_204/p_cast1560_reg_4290_reg[14]'
INFO: [Synth 8-3886] merging instance 'grp_load_input_buffer_c3_fu_204/p_cast_reg_4285_reg[15]' (FDE) to 'grp_load_input_buffer_c3_fu_204/p_cast1560_reg_4290_reg[15]'
INFO: [Synth 8-4471] merging register 'mac_muladd_16s_16s_31ns_31_4_1_U434/srcnn_mac_muladd_16s_16s_31ns_31_4_1_DSP48_4_U/a_reg_reg[26:0]' into 'mac_muladd_16s_16s_31ns_31_4_1_U433/srcnn_mac_muladd_16s_16s_31ns_31_4_1_DSP48_4_U/a_reg_reg[26:0]' [c:/SPB_Data/ELEN90096-Group-2/project_3/project_3.gen/sources_1/bd/design_1/ipshared/2048/hdl/verilog/srcnn_mac_muladd_16s_16s_31ns_31_4_1.v:33]
INFO: [Synth 8-4471] merging register 'mac_muladd_16s_16s_31ns_31_4_1_U438/srcnn_mac_muladd_16s_16s_31ns_31_4_1_DSP48_4_U/a_reg_reg[26:0]' into 'mac_muladd_16s_16s_31ns_31_4_1_U437/srcnn_mac_muladd_16s_16s_31ns_31_4_1_DSP48_4_U/a_reg_reg[26:0]' [c:/SPB_Data/ELEN90096-Group-2/project_3/project_3.gen/sources_1/bd/design_1/ipshared/2048/hdl/verilog/srcnn_mac_muladd_16s_16s_31ns_31_4_1.v:33]
INFO: [Synth 8-4471] merging register 'mac_muladd_16s_16s_31ns_31_4_1_U441/srcnn_mac_muladd_16s_16s_31ns_31_4_1_DSP48_4_U/a_reg_reg[26:0]' into 'mac_muladd_16s_16s_31ns_31_4_1_U440/srcnn_mac_muladd_16s_16s_31ns_31_4_1_DSP48_4_U/a_reg_reg[26:0]' [c:/SPB_Data/ELEN90096-Group-2/project_3/project_3.gen/sources_1/bd/design_1/ipshared/2048/hdl/verilog/srcnn_mac_muladd_16s_16s_31ns_31_4_1.v:33]
INFO: [Synth 8-4471] merging register 'mac_muladd_16s_16s_31ns_31_4_1_U444/srcnn_mac_muladd_16s_16s_31ns_31_4_1_DSP48_4_U/a_reg_reg[26:0]' into 'mac_muladd_16s_16s_31ns_31_4_1_U443/srcnn_mac_muladd_16s_16s_31ns_31_4_1_DSP48_4_U/a_reg_reg[26:0]' [c:/SPB_Data/ELEN90096-Group-2/project_3/project_3.gen/sources_1/bd/design_1/ipshared/2048/hdl/verilog/srcnn_mac_muladd_16s_16s_31ns_31_4_1.v:33]
INFO: [Synth 8-4471] merging register 'mac_muladd_16s_16s_31ns_31_4_1_U447/srcnn_mac_muladd_16s_16s_31ns_31_4_1_DSP48_4_U/a_reg_reg[26:0]' into 'mac_muladd_16s_16s_31ns_31_4_1_U430/srcnn_mac_muladd_16s_16s_31ns_31_4_1_DSP48_4_U/a_reg_reg[26:0]' [c:/SPB_Data/ELEN90096-Group-2/project_3/project_3.gen/sources_1/bd/design_1/ipshared/2048/hdl/verilog/srcnn_mac_muladd_16s_16s_31ns_31_4_1.v:33]
INFO: [Synth 8-4471] merging register 'mac_muladd_16s_16s_31ns_31_4_1_U448/srcnn_mac_muladd_16s_16s_31ns_31_4_1_DSP48_4_U/a_reg_reg[26:0]' into 'mac_muladd_16s_16s_31ns_31_4_1_U446/srcnn_mac_muladd_16s_16s_31ns_31_4_1_DSP48_4_U/a_reg_reg[26:0]' [c:/SPB_Data/ELEN90096-Group-2/project_3/project_3.gen/sources_1/bd/design_1/ipshared/2048/hdl/verilog/srcnn_mac_muladd_16s_16s_31ns_31_4_1.v:33]
INFO: [Synth 8-4471] merging register 'mac_muladd_16s_16s_31ns_31_4_1_U449/srcnn_mac_muladd_16s_16s_31ns_31_4_1_DSP48_4_U/a_reg_reg[26:0]' into 'mac_muladd_16s_16s_31ns_31_4_1_U431/srcnn_mac_muladd_16s_16s_31ns_31_4_1_DSP48_4_U/a_reg_reg[26:0]' [c:/SPB_Data/ELEN90096-Group-2/project_3/project_3.gen/sources_1/bd/design_1/ipshared/2048/hdl/verilog/srcnn_mac_muladd_16s_16s_31ns_31_4_1.v:33]
INFO: [Synth 8-4471] merging register 'mac_muladd_16s_16s_31ns_31_4_1_U451/srcnn_mac_muladd_16s_16s_31ns_31_4_1_DSP48_4_U/a_reg_reg[26:0]' into 'mac_muladd_16s_16s_31ns_31_4_1_U433/srcnn_mac_muladd_16s_16s_31ns_31_4_1_DSP48_4_U/a_reg_reg[26:0]' [c:/SPB_Data/ELEN90096-Group-2/project_3/project_3.gen/sources_1/bd/design_1/ipshared/2048/hdl/verilog/srcnn_mac_muladd_16s_16s_31ns_31_4_1.v:33]
INFO: [Synth 8-4471] merging register 'mac_muladd_16s_16s_31ns_31_4_1_U452/srcnn_mac_muladd_16s_16s_31ns_31_4_1_DSP48_4_U/a_reg_reg[26:0]' into 'mac_muladd_16s_16s_31ns_31_4_1_U433/srcnn_mac_muladd_16s_16s_31ns_31_4_1_DSP48_4_U/a_reg_reg[26:0]' [c:/SPB_Data/ELEN90096-Group-2/project_3/project_3.gen/sources_1/bd/design_1/ipshared/2048/hdl/verilog/srcnn_mac_muladd_16s_16s_31ns_31_4_1.v:33]
INFO: [Synth 8-4471] merging register 'mac_muladd_16s_16s_31ns_31_4_1_U454/srcnn_mac_muladd_16s_16s_31ns_31_4_1_DSP48_4_U/a_reg_reg[26:0]' into 'mac_muladd_16s_16s_31ns_31_4_1_U436/srcnn_mac_muladd_16s_16s_31ns_31_4_1_DSP48_4_U/a_reg_reg[26:0]' [c:/SPB_Data/ELEN90096-Group-2/project_3/project_3.gen/sources_1/bd/design_1/ipshared/2048/hdl/verilog/srcnn_mac_muladd_16s_16s_31ns_31_4_1.v:33]
INFO: [Synth 8-4471] merging register 'mac_muladd_16s_16s_31ns_31_4_1_U455/srcnn_mac_muladd_16s_16s_31ns_31_4_1_DSP48_4_U/a_reg_reg[26:0]' into 'mac_muladd_16s_16s_31ns_31_4_1_U437/srcnn_mac_muladd_16s_16s_31ns_31_4_1_DSP48_4_U/a_reg_reg[26:0]' [c:/SPB_Data/ELEN90096-Group-2/project_3/project_3.gen/sources_1/bd/design_1/ipshared/2048/hdl/verilog/srcnn_mac_muladd_16s_16s_31ns_31_4_1.v:33]
INFO: [Synth 8-4471] merging register 'mac_muladd_16s_16s_31ns_31_4_1_U456/srcnn_mac_muladd_16s_16s_31ns_31_4_1_DSP48_4_U/a_reg_reg[26:0]' into 'mac_muladd_16s_16s_31ns_31_4_1_U437/srcnn_mac_muladd_16s_16s_31ns_31_4_1_DSP48_4_U/a_reg_reg[26:0]' [c:/SPB_Data/ELEN90096-Group-2/project_3/project_3.gen/sources_1/bd/design_1/ipshared/2048/hdl/verilog/srcnn_mac_muladd_16s_16s_31ns_31_4_1.v:33]
INFO: [Synth 8-4471] merging register 'mac_muladd_16s_16s_31ns_31_4_1_U458/srcnn_mac_muladd_16s_16s_31ns_31_4_1_DSP48_4_U/a_reg_reg[26:0]' into 'mac_muladd_16s_16s_31ns_31_4_1_U440/srcnn_mac_muladd_16s_16s_31ns_31_4_1_DSP48_4_U/a_reg_reg[26:0]' [c:/SPB_Data/ELEN90096-Group-2/project_3/project_3.gen/sources_1/bd/design_1/ipshared/2048/hdl/verilog/srcnn_mac_muladd_16s_16s_31ns_31_4_1.v:33]
INFO: [Synth 8-4471] merging register 'mac_muladd_16s_16s_31ns_31_4_1_U459/srcnn_mac_muladd_16s_16s_31ns_31_4_1_DSP48_4_U/a_reg_reg[26:0]' into 'mac_muladd_16s_16s_31ns_31_4_1_U440/srcnn_mac_muladd_16s_16s_31ns_31_4_1_DSP48_4_U/a_reg_reg[26:0]' [c:/SPB_Data/ELEN90096-Group-2/project_3/project_3.gen/sources_1/bd/design_1/ipshared/2048/hdl/verilog/srcnn_mac_muladd_16s_16s_31ns_31_4_1.v:33]
INFO: [Synth 8-4471] merging register 'mac_muladd_16s_16s_31ns_31_4_1_U460/srcnn_mac_muladd_16s_16s_31ns_31_4_1_DSP48_4_U/a_reg_reg[26:0]' into 'mac_muladd_16s_16s_31ns_31_4_1_U442/srcnn_mac_muladd_16s_16s_31ns_31_4_1_DSP48_4_U/a_reg_reg[26:0]' [c:/SPB_Data/ELEN90096-Group-2/project_3/project_3.gen/sources_1/bd/design_1/ipshared/2048/hdl/verilog/srcnn_mac_muladd_16s_16s_31ns_31_4_1.v:33]
INFO: [Synth 8-4471] merging register 'mac_muladd_16s_16s_31ns_31_4_1_U462/srcnn_mac_muladd_16s_16s_31ns_31_4_1_DSP48_4_U/a_reg_reg[26:0]' into 'mac_muladd_16s_16s_31ns_31_4_1_U461/srcnn_mac_muladd_16s_16s_31ns_31_4_1_DSP48_4_U/a_reg_reg[26:0]' [c:/SPB_Data/ELEN90096-Group-2/project_3/project_3.gen/sources_1/bd/design_1/ipshared/2048/hdl/verilog/srcnn_mac_muladd_16s_16s_31ns_31_4_1.v:33]
INFO: [Synth 8-4471] merging register 'mac_muladd_16s_16s_31ns_31_4_1_U463/srcnn_mac_muladd_16s_16s_31ns_31_4_1_DSP48_4_U/a_reg_reg[26:0]' into 'mac_muladd_16s_16s_31ns_31_4_1_U445/srcnn_mac_muladd_16s_16s_31ns_31_4_1_DSP48_4_U/a_reg_reg[26:0]' [c:/SPB_Data/ELEN90096-Group-2/project_3/project_3.gen/sources_1/bd/design_1/ipshared/2048/hdl/verilog/srcnn_mac_muladd_16s_16s_31ns_31_4_1.v:33]
INFO: [Synth 8-4471] merging register 'mac_muladd_16s_16s_31ns_31_4_1_U465/srcnn_mac_muladd_16s_16s_31ns_31_4_1_DSP48_4_U/a_reg_reg[26:0]' into 'mac_muladd_16s_16s_31ns_31_4_1_U464/srcnn_mac_muladd_16s_16s_31ns_31_4_1_DSP48_4_U/a_reg_reg[26:0]' [c:/SPB_Data/ELEN90096-Group-2/project_3/project_3.gen/sources_1/bd/design_1/ipshared/2048/hdl/verilog/srcnn_mac_muladd_16s_16s_31ns_31_4_1.v:33]
INFO: [Synth 8-4471] merging register 'mac_muladd_16s_16s_31ns_31_4_1_U466/srcnn_mac_muladd_16s_16s_31ns_31_4_1_DSP48_4_U/a_reg_reg[26:0]' into 'mac_muladd_16s_16s_31ns_31_4_1_U431/srcnn_mac_muladd_16s_16s_31ns_31_4_1_DSP48_4_U/a_reg_reg[26:0]' [c:/SPB_Data/ELEN90096-Group-2/project_3/project_3.gen/sources_1/bd/design_1/ipshared/2048/hdl/verilog/srcnn_mac_muladd_16s_16s_31ns_31_4_1.v:33]
INFO: [Synth 8-4471] merging register 'mac_muladd_16s_16s_31ns_31_4_1_U467/srcnn_mac_muladd_16s_16s_31ns_31_4_1_DSP48_4_U/a_reg_reg[26:0]' into 'mac_muladd_16s_16s_31ns_31_4_1_U433/srcnn_mac_muladd_16s_16s_31ns_31_4_1_DSP48_4_U/a_reg_reg[26:0]' [c:/SPB_Data/ELEN90096-Group-2/project_3/project_3.gen/sources_1/bd/design_1/ipshared/2048/hdl/verilog/srcnn_mac_muladd_16s_16s_31ns_31_4_1.v:33]
INFO: [Synth 8-4471] merging register 'mac_muladd_16s_16s_31ns_31_4_1_U468/srcnn_mac_muladd_16s_16s_31ns_31_4_1_DSP48_4_U/a_reg_reg[26:0]' into 'mac_muladd_16s_16s_31ns_31_4_1_U433/srcnn_mac_muladd_16s_16s_31ns_31_4_1_DSP48_4_U/a_reg_reg[26:0]' [c:/SPB_Data/ELEN90096-Group-2/project_3/project_3.gen/sources_1/bd/design_1/ipshared/2048/hdl/verilog/srcnn_mac_muladd_16s_16s_31ns_31_4_1.v:33]
INFO: [Synth 8-4471] merging register 'mac_muladd_16s_16s_31ns_31_4_1_U471/srcnn_mac_muladd_16s_16s_31ns_31_4_1_DSP48_4_U/a_reg_reg[26:0]' into 'mac_muladd_16s_16s_31ns_31_4_1_U469/srcnn_mac_muladd_16s_16s_31ns_31_4_1_DSP48_4_U/a_reg_reg[26:0]' [c:/SPB_Data/ELEN90096-Group-2/project_3/project_3.gen/sources_1/bd/design_1/ipshared/2048/hdl/verilog/srcnn_mac_muladd_16s_16s_31ns_31_4_1.v:33]
INFO: [Synth 8-4471] merging register 'mac_muladd_16s_16s_31ns_31_4_1_U472/srcnn_mac_muladd_16s_16s_31ns_31_4_1_DSP48_4_U/a_reg_reg[26:0]' into 'mac_muladd_16s_16s_31ns_31_4_1_U470/srcnn_mac_muladd_16s_16s_31ns_31_4_1_DSP48_4_U/a_reg_reg[26:0]' [c:/SPB_Data/ELEN90096-Group-2/project_3/project_3.gen/sources_1/bd/design_1/ipshared/2048/hdl/verilog/srcnn_mac_muladd_16s_16s_31ns_31_4_1.v:33]
INFO: [Synth 8-4471] merging register 'mac_muladd_16s_16s_31ns_31_4_1_U473/srcnn_mac_muladd_16s_16s_31ns_31_4_1_DSP48_4_U/a_reg_reg[26:0]' into 'mac_muladd_16s_16s_31ns_31_4_1_U437/srcnn_mac_muladd_16s_16s_31ns_31_4_1_DSP48_4_U/a_reg_reg[26:0]' [c:/SPB_Data/ELEN90096-Group-2/project_3/project_3.gen/sources_1/bd/design_1/ipshared/2048/hdl/verilog/srcnn_mac_muladd_16s_16s_31ns_31_4_1.v:33]
INFO: [Synth 8-4471] merging register 'mac_muladd_16s_16s_31ns_31_4_1_U476/srcnn_mac_muladd_16s_16s_31ns_31_4_1_DSP48_4_U/a_reg_reg[26:0]' into 'mac_muladd_16s_16s_31ns_31_4_1_U437/srcnn_mac_muladd_16s_16s_31ns_31_4_1_DSP48_4_U/a_reg_reg[26:0]' [c:/SPB_Data/ELEN90096-Group-2/project_3/project_3.gen/sources_1/bd/design_1/ipshared/2048/hdl/verilog/srcnn_mac_muladd_16s_16s_31ns_31_4_1.v:33]
INFO: [Synth 8-4471] merging register 'mac_muladd_16s_16s_31ns_31_4_1_U478/srcnn_mac_muladd_16s_16s_31ns_31_4_1_DSP48_4_U/a_reg_reg[26:0]' into 'mac_muladd_16s_16s_31ns_31_4_1_U469/srcnn_mac_muladd_16s_16s_31ns_31_4_1_DSP48_4_U/a_reg_reg[26:0]' [c:/SPB_Data/ELEN90096-Group-2/project_3/project_3.gen/sources_1/bd/design_1/ipshared/2048/hdl/verilog/srcnn_mac_muladd_16s_16s_31ns_31_4_1.v:33]
INFO: [Synth 8-4471] merging register 'mac_muladd_16s_16s_31ns_31_4_1_U479/srcnn_mac_muladd_16s_16s_31ns_31_4_1_DSP48_4_U/a_reg_reg[26:0]' into 'mac_muladd_16s_16s_31ns_31_4_1_U469/srcnn_mac_muladd_16s_16s_31ns_31_4_1_DSP48_4_U/a_reg_reg[26:0]' [c:/SPB_Data/ELEN90096-Group-2/project_3/project_3.gen/sources_1/bd/design_1/ipshared/2048/hdl/verilog/srcnn_mac_muladd_16s_16s_31ns_31_4_1.v:33]
INFO: [Synth 8-4471] merging register 'mac_muladd_16s_16s_31ns_31_4_1_U481/srcnn_mac_muladd_16s_16s_31ns_31_4_1_DSP48_4_U/a_reg_reg[26:0]' into 'mac_muladd_16s_16s_31ns_31_4_1_U469/srcnn_mac_muladd_16s_16s_31ns_31_4_1_DSP48_4_U/a_reg_reg[26:0]' [c:/SPB_Data/ELEN90096-Group-2/project_3/project_3.gen/sources_1/bd/design_1/ipshared/2048/hdl/verilog/srcnn_mac_muladd_16s_16s_31ns_31_4_1.v:33]
INFO: [Synth 8-4471] merging register 'mac_muladd_16s_16s_31ns_31_4_1_U483/srcnn_mac_muladd_16s_16s_31ns_31_4_1_DSP48_4_U/a_reg_reg[26:0]' into 'mac_muladd_16s_16s_31ns_31_4_1_U469/srcnn_mac_muladd_16s_16s_31ns_31_4_1_DSP48_4_U/a_reg_reg[26:0]' [c:/SPB_Data/ELEN90096-Group-2/project_3/project_3.gen/sources_1/bd/design_1/ipshared/2048/hdl/verilog/srcnn_mac_muladd_16s_16s_31ns_31_4_1.v:33]
INFO: [Synth 8-4471] merging register 'mac_muladd_16s_16s_31ns_31_4_1_U485/srcnn_mac_muladd_16s_16s_31ns_31_4_1_DSP48_4_U/a_reg_reg[26:0]' into 'mac_muladd_16s_16s_31ns_31_4_1_U470/srcnn_mac_muladd_16s_16s_31ns_31_4_1_DSP48_4_U/a_reg_reg[26:0]' [c:/SPB_Data/ELEN90096-Group-2/project_3/project_3.gen/sources_1/bd/design_1/ipshared/2048/hdl/verilog/srcnn_mac_muladd_16s_16s_31ns_31_4_1.v:33]
INFO: [Synth 8-4471] merging register 'mac_muladd_16s_16s_31ns_31_4_1_U486/srcnn_mac_muladd_16s_16s_31ns_31_4_1_DSP48_4_U/a_reg_reg[26:0]' into 'mac_muladd_16s_16s_31ns_31_4_1_U482/srcnn_mac_muladd_16s_16s_31ns_31_4_1_DSP48_4_U/a_reg_reg[26:0]' [c:/SPB_Data/ELEN90096-Group-2/project_3/project_3.gen/sources_1/bd/design_1/ipshared/2048/hdl/verilog/srcnn_mac_muladd_16s_16s_31ns_31_4_1.v:33]
INFO: [Synth 8-4471] merging register 'mac_muladd_16s_16s_31ns_31_4_1_U487/srcnn_mac_muladd_16s_16s_31ns_31_4_1_DSP48_4_U/a_reg_reg[26:0]' into 'mac_muladd_16s_16s_31ns_31_4_1_U470/srcnn_mac_muladd_16s_16s_31ns_31_4_1_DSP48_4_U/a_reg_reg[26:0]' [c:/SPB_Data/ELEN90096-Group-2/project_3/project_3.gen/sources_1/bd/design_1/ipshared/2048/hdl/verilog/srcnn_mac_muladd_16s_16s_31ns_31_4_1.v:33]
INFO: [Synth 8-4471] merging register 'mac_muladd_16s_16s_31ns_31_4_1_U489/srcnn_mac_muladd_16s_16s_31ns_31_4_1_DSP48_4_U/a_reg_reg[26:0]' into 'mac_muladd_16s_16s_31ns_31_4_1_U475/srcnn_mac_muladd_16s_16s_31ns_31_4_1_DSP48_4_U/a_reg_reg[26:0]' [c:/SPB_Data/ELEN90096-Group-2/project_3/project_3.gen/sources_1/bd/design_1/ipshared/2048/hdl/verilog/srcnn_mac_muladd_16s_16s_31ns_31_4_1.v:33]
INFO: [Synth 8-4471] merging register 'mac_muladd_16s_16s_31ns_31_4_1_U431/srcnn_mac_muladd_16s_16s_31ns_31_4_1_DSP48_4_U/b_reg_reg[17:0]' into 'mac_muladd_16s_16s_31ns_31_4_1_U430/srcnn_mac_muladd_16s_16s_31ns_31_4_1_DSP48_4_U/b_reg_reg[17:0]' [c:/SPB_Data/ELEN90096-Group-2/project_3/project_3.gen/sources_1/bd/design_1/ipshared/2048/hdl/verilog/srcnn_mac_muladd_16s_16s_31ns_31_4_1.v:33]
INFO: [Synth 8-4471] merging register 'mac_muladd_16s_16s_31ns_31_4_1_U433/srcnn_mac_muladd_16s_16s_31ns_31_4_1_DSP48_4_U/b_reg_reg[17:0]' into 'mac_muladd_16s_16s_31ns_31_4_1_U432/srcnn_mac_muladd_16s_16s_31ns_31_4_1_DSP48_4_U/b_reg_reg[17:0]' [c:/SPB_Data/ELEN90096-Group-2/project_3/project_3.gen/sources_1/bd/design_1/ipshared/2048/hdl/verilog/srcnn_mac_muladd_16s_16s_31ns_31_4_1.v:33]
INFO: [Synth 8-4471] merging register 'mac_muladd_16s_16s_31ns_31_4_1_U435/srcnn_mac_muladd_16s_16s_31ns_31_4_1_DSP48_4_U/b_reg_reg[17:0]' into 'mac_muladd_16s_16s_31ns_31_4_1_U432/srcnn_mac_muladd_16s_16s_31ns_31_4_1_DSP48_4_U/b_reg_reg[17:0]' [c:/SPB_Data/ELEN90096-Group-2/project_3/project_3.gen/sources_1/bd/design_1/ipshared/2048/hdl/verilog/srcnn_mac_muladd_16s_16s_31ns_31_4_1.v:33]
INFO: [Synth 8-4471] merging register 'mac_muladd_16s_16s_31ns_31_4_1_U437/srcnn_mac_muladd_16s_16s_31ns_31_4_1_DSP48_4_U/b_reg_reg[17:0]' into 'mac_muladd_16s_16s_31ns_31_4_1_U432/srcnn_mac_muladd_16s_16s_31ns_31_4_1_DSP48_4_U/b_reg_reg[17:0]' [c:/SPB_Data/ELEN90096-Group-2/project_3/project_3.gen/sources_1/bd/design_1/ipshared/2048/hdl/verilog/srcnn_mac_muladd_16s_16s_31ns_31_4_1.v:33]
INFO: [Synth 8-4471] merging register 'mac_muladd_16s_16s_31ns_31_4_1_U439/srcnn_mac_muladd_16s_16s_31ns_31_4_1_DSP48_4_U/b_reg_reg[17:0]' into 'mac_muladd_16s_16s_31ns_31_4_1_U432/srcnn_mac_muladd_16s_16s_31ns_31_4_1_DSP48_4_U/b_reg_reg[17:0]' [c:/SPB_Data/ELEN90096-Group-2/project_3/project_3.gen/sources_1/bd/design_1/ipshared/2048/hdl/verilog/srcnn_mac_muladd_16s_16s_31ns_31_4_1.v:33]
INFO: [Synth 8-4471] merging register 'mac_muladd_16s_16s_31ns_31_4_1_U440/srcnn_mac_muladd_16s_16s_31ns_31_4_1_DSP48_4_U/b_reg_reg[17:0]' into 'mac_muladd_16s_16s_31ns_31_4_1_U436/srcnn_mac_muladd_16s_16s_31ns_31_4_1_DSP48_4_U/b_reg_reg[17:0]' [c:/SPB_Data/ELEN90096-Group-2/project_3/project_3.gen/sources_1/bd/design_1/ipshared/2048/hdl/verilog/srcnn_mac_muladd_16s_16s_31ns_31_4_1.v:33]
INFO: [Synth 8-4471] merging register 'mac_muladd_16s_16s_31ns_31_4_1_U442/srcnn_mac_muladd_16s_16s_31ns_31_4_1_DSP48_4_U/b_reg_reg[17:0]' into 'mac_muladd_16s_16s_31ns_31_4_1_U441/srcnn_mac_muladd_16s_16s_31ns_31_4_1_DSP48_4_U/b_reg_reg[17:0]' [c:/SPB_Data/ELEN90096-Group-2/project_3/project_3.gen/sources_1/bd/design_1/ipshared/2048/hdl/verilog/srcnn_mac_muladd_16s_16s_31ns_31_4_1.v:33]
INFO: [Synth 8-4471] merging register 'mac_muladd_16s_16s_31ns_31_4_1_U443/srcnn_mac_muladd_16s_16s_31ns_31_4_1_DSP48_4_U/b_reg_reg[17:0]' into 'mac_muladd_16s_16s_31ns_31_4_1_U430/srcnn_mac_muladd_16s_16s_31ns_31_4_1_DSP48_4_U/b_reg_reg[17:0]' [c:/SPB_Data/ELEN90096-Group-2/project_3/project_3.gen/sources_1/bd/design_1/ipshared/2048/hdl/verilog/srcnn_mac_muladd_16s_16s_31ns_31_4_1.v:33]
INFO: [Synth 8-4471] merging register 'mac_muladd_16s_16s_31ns_31_4_1_U445/srcnn_mac_muladd_16s_16s_31ns_31_4_1_DSP48_4_U/b_reg_reg[17:0]' into 'mac_muladd_16s_16s_31ns_31_4_1_U444/srcnn_mac_muladd_16s_16s_31ns_31_4_1_DSP48_4_U/b_reg_reg[17:0]' [c:/SPB_Data/ELEN90096-Group-2/project_3/project_3.gen/sources_1/bd/design_1/ipshared/2048/hdl/verilog/srcnn_mac_muladd_16s_16s_31ns_31_4_1.v:33]
INFO: [Synth 8-4471] merging register 'mac_muladd_16s_16s_31ns_31_4_1_U446/srcnn_mac_muladd_16s_16s_31ns_31_4_1_DSP48_4_U/b_reg_reg[17:0]' into 'mac_muladd_16s_16s_31ns_31_4_1_U430/srcnn_mac_muladd_16s_16s_31ns_31_4_1_DSP48_4_U/b_reg_reg[17:0]' [c:/SPB_Data/ELEN90096-Group-2/project_3/project_3.gen/sources_1/bd/design_1/ipshared/2048/hdl/verilog/srcnn_mac_muladd_16s_16s_31ns_31_4_1.v:33]
INFO: [Synth 8-4471] merging register 'mac_muladd_16s_16s_31ns_31_4_1_U447/srcnn_mac_muladd_16s_16s_31ns_31_4_1_DSP48_4_U/b_reg_reg[17:0]' into 'mac_muladd_16s_16s_31ns_31_4_1_U432/srcnn_mac_muladd_16s_16s_31ns_31_4_1_DSP48_4_U/b_reg_reg[17:0]' [c:/SPB_Data/ELEN90096-Group-2/project_3/project_3.gen/sources_1/bd/design_1/ipshared/2048/hdl/verilog/srcnn_mac_muladd_16s_16s_31ns_31_4_1.v:33]
INFO: [Synth 8-4471] merging register 'mac_muladd_16s_16s_31ns_31_4_1_U449/srcnn_mac_muladd_16s_16s_31ns_31_4_1_DSP48_4_U/b_reg_reg[17:0]' into 'mac_muladd_16s_16s_31ns_31_4_1_U432/srcnn_mac_muladd_16s_16s_31ns_31_4_1_DSP48_4_U/b_reg_reg[17:0]' [c:/SPB_Data/ELEN90096-Group-2/project_3/project_3.gen/sources_1/bd/design_1/ipshared/2048/hdl/verilog/srcnn_mac_muladd_16s_16s_31ns_31_4_1.v:33]
INFO: [Synth 8-4471] merging register 'mac_muladd_16s_16s_31ns_31_4_1_U450/srcnn_mac_muladd_16s_16s_31ns_31_4_1_DSP48_4_U/b_reg_reg[17:0]' into 'mac_muladd_16s_16s_31ns_31_4_1_U432/srcnn_mac_muladd_16s_16s_31ns_31_4_1_DSP48_4_U/b_reg_reg[17:0]' [c:/SPB_Data/ELEN90096-Group-2/project_3/project_3.gen/sources_1/bd/design_1/ipshared/2048/hdl/verilog/srcnn_mac_muladd_16s_16s_31ns_31_4_1.v:33]
INFO: [Synth 8-4471] merging register 'mac_muladd_16s_16s_31ns_31_4_1_U451/srcnn_mac_muladd_16s_16s_31ns_31_4_1_DSP48_4_U/b_reg_reg[17:0]' into 'mac_muladd_16s_16s_31ns_31_4_1_U432/srcnn_mac_muladd_16s_16s_31ns_31_4_1_DSP48_4_U/b_reg_reg[17:0]' [c:/SPB_Data/ELEN90096-Group-2/project_3/project_3.gen/sources_1/bd/design_1/ipshared/2048/hdl/verilog/srcnn_mac_muladd_16s_16s_31ns_31_4_1.v:33]
INFO: [Synth 8-4471] merging register 'mac_muladd_16s_16s_31ns_31_4_1_U453/srcnn_mac_muladd_16s_16s_31ns_31_4_1_DSP48_4_U/b_reg_reg[17:0]' into 'mac_muladd_16s_16s_31ns_31_4_1_U432/srcnn_mac_muladd_16s_16s_31ns_31_4_1_DSP48_4_U/b_reg_reg[17:0]' [c:/SPB_Data/ELEN90096-Group-2/project_3/project_3.gen/sources_1/bd/design_1/ipshared/2048/hdl/verilog/srcnn_mac_muladd_16s_16s_31ns_31_4_1.v:33]
INFO: [Synth 8-4471] merging register 'mac_muladd_16s_16s_31ns_31_4_1_U454/srcnn_mac_muladd_16s_16s_31ns_31_4_1_DSP48_4_U/b_reg_reg[17:0]' into 'mac_muladd_16s_16s_31ns_31_4_1_U436/srcnn_mac_muladd_16s_16s_31ns_31_4_1_DSP48_4_U/b_reg_reg[17:0]' [c:/SPB_Data/ELEN90096-Group-2/project_3/project_3.gen/sources_1/bd/design_1/ipshared/2048/hdl/verilog/srcnn_mac_muladd_16s_16s_31ns_31_4_1.v:33]
INFO: [Synth 8-4471] merging register 'mac_muladd_16s_16s_31ns_31_4_1_U455/srcnn_mac_muladd_16s_16s_31ns_31_4_1_DSP48_4_U/b_reg_reg[17:0]' into 'mac_muladd_16s_16s_31ns_31_4_1_U432/srcnn_mac_muladd_16s_16s_31ns_31_4_1_DSP48_4_U/b_reg_reg[17:0]' [c:/SPB_Data/ELEN90096-Group-2/project_3/project_3.gen/sources_1/bd/design_1/ipshared/2048/hdl/verilog/srcnn_mac_muladd_16s_16s_31ns_31_4_1.v:33]
INFO: [Synth 8-4471] merging register 'mac_muladd_16s_16s_31ns_31_4_1_U457/srcnn_mac_muladd_16s_16s_31ns_31_4_1_DSP48_4_U/b_reg_reg[17:0]' into 'mac_muladd_16s_16s_31ns_31_4_1_U432/srcnn_mac_muladd_16s_16s_31ns_31_4_1_DSP48_4_U/b_reg_reg[17:0]' [c:/SPB_Data/ELEN90096-Group-2/project_3/project_3.gen/sources_1/bd/design_1/ipshared/2048/hdl/verilog/srcnn_mac_muladd_16s_16s_31ns_31_4_1.v:33]
INFO: [Synth 8-4471] merging register 'mac_muladd_16s_16s_31ns_31_4_1_U458/srcnn_mac_muladd_16s_16s_31ns_31_4_1_DSP48_4_U/b_reg_reg[17:0]' into 'mac_muladd_16s_16s_31ns_31_4_1_U436/srcnn_mac_muladd_16s_16s_31ns_31_4_1_DSP48_4_U/b_reg_reg[17:0]' [c:/SPB_Data/ELEN90096-Group-2/project_3/project_3.gen/sources_1/bd/design_1/ipshared/2048/hdl/verilog/srcnn_mac_muladd_16s_16s_31ns_31_4_1.v:33]
INFO: [Synth 8-4471] merging register 'mac_muladd_16s_16s_31ns_31_4_1_U460/srcnn_mac_muladd_16s_16s_31ns_31_4_1_DSP48_4_U/b_reg_reg[17:0]' into 'mac_muladd_16s_16s_31ns_31_4_1_U459/srcnn_mac_muladd_16s_16s_31ns_31_4_1_DSP48_4_U/b_reg_reg[17:0]' [c:/SPB_Data/ELEN90096-Group-2/project_3/project_3.gen/sources_1/bd/design_1/ipshared/2048/hdl/verilog/srcnn_mac_muladd_16s_16s_31ns_31_4_1.v:33]
INFO: [Synth 8-4471] merging register 'mac_muladd_16s_16s_31ns_31_4_1_U461/srcnn_mac_muladd_16s_16s_31ns_31_4_1_DSP48_4_U/b_reg_reg[17:0]' into 'mac_muladd_16s_16s_31ns_31_4_1_U430/srcnn_mac_muladd_16s_16s_31ns_31_4_1_DSP48_4_U/b_reg_reg[17:0]' [c:/SPB_Data/ELEN90096-Group-2/project_3/project_3.gen/sources_1/bd/design_1/ipshared/2048/hdl/verilog/srcnn_mac_muladd_16s_16s_31ns_31_4_1.v:33]
INFO: [Synth 8-4471] merging register 'mac_muladd_16s_16s_31ns_31_4_1_U463/srcnn_mac_muladd_16s_16s_31ns_31_4_1_DSP48_4_U/b_reg_reg[17:0]' into 'mac_muladd_16s_16s_31ns_31_4_1_U462/srcnn_mac_muladd_16s_16s_31ns_31_4_1_DSP48_4_U/b_reg_reg[17:0]' [c:/SPB_Data/ELEN90096-Group-2/project_3/project_3.gen/sources_1/bd/design_1/ipshared/2048/hdl/verilog/srcnn_mac_muladd_16s_16s_31ns_31_4_1.v:33]
INFO: [Synth 8-4471] merging register 'mac_muladd_16s_16s_31ns_31_4_1_U464/srcnn_mac_muladd_16s_16s_31ns_31_4_1_DSP48_4_U/b_reg_reg[17:0]' into 'mac_muladd_16s_16s_31ns_31_4_1_U430/srcnn_mac_muladd_16s_16s_31ns_31_4_1_DSP48_4_U/b_reg_reg[17:0]' [c:/SPB_Data/ELEN90096-Group-2/project_3/project_3.gen/sources_1/bd/design_1/ipshared/2048/hdl/verilog/srcnn_mac_muladd_16s_16s_31ns_31_4_1.v:33]
INFO: [Synth 8-4471] merging register 'mac_muladd_16s_16s_31ns_31_4_1_U466/srcnn_mac_muladd_16s_16s_31ns_31_4_1_DSP48_4_U/b_reg_reg[17:0]' into 'mac_muladd_16s_16s_31ns_31_4_1_U432/srcnn_mac_muladd_16s_16s_31ns_31_4_1_DSP48_4_U/b_reg_reg[17:0]' [c:/SPB_Data/ELEN90096-Group-2/project_3/project_3.gen/sources_1/bd/design_1/ipshared/2048/hdl/verilog/srcnn_mac_muladd_16s_16s_31ns_31_4_1.v:33]
INFO: [Synth 8-4471] merging register 'mac_muladd_16s_16s_31ns_31_4_1_U467/srcnn_mac_muladd_16s_16s_31ns_31_4_1_DSP48_4_U/b_reg_reg[17:0]' into 'mac_muladd_16s_16s_31ns_31_4_1_U432/srcnn_mac_muladd_16s_16s_31ns_31_4_1_DSP48_4_U/b_reg_reg[17:0]' [c:/SPB_Data/ELEN90096-Group-2/project_3/project_3.gen/sources_1/bd/design_1/ipshared/2048/hdl/verilog/srcnn_mac_muladd_16s_16s_31ns_31_4_1.v:33]
INFO: [Synth 8-4471] merging register 'mac_muladd_16s_16s_31ns_31_4_1_U472/srcnn_mac_muladd_16s_16s_31ns_31_4_1_DSP48_4_U/b_reg_reg[17:0]' into 'mac_muladd_16s_16s_31ns_31_4_1_U448/srcnn_mac_muladd_16s_16s_31ns_31_4_1_DSP48_4_U/b_reg_reg[17:0]' [c:/SPB_Data/ELEN90096-Group-2/project_3/project_3.gen/sources_1/bd/design_1/ipshared/2048/hdl/verilog/srcnn_mac_muladd_16s_16s_31ns_31_4_1.v:33]
INFO: [Synth 8-4471] merging register 'mac_muladd_16s_16s_31ns_31_4_1_U473/srcnn_mac_muladd_16s_16s_31ns_31_4_1_DSP48_4_U/b_reg_reg[17:0]' into 'mac_muladd_16s_16s_31ns_31_4_1_U432/srcnn_mac_muladd_16s_16s_31ns_31_4_1_DSP48_4_U/b_reg_reg[17:0]' [c:/SPB_Data/ELEN90096-Group-2/project_3/project_3.gen/sources_1/bd/design_1/ipshared/2048/hdl/verilog/srcnn_mac_muladd_16s_16s_31ns_31_4_1.v:33]
INFO: [Synth 8-4471] merging register 'mac_muladd_16s_16s_31ns_31_4_1_U474/srcnn_mac_muladd_16s_16s_31ns_31_4_1_DSP48_4_U/b_reg_reg[17:0]' into 'mac_muladd_16s_16s_31ns_31_4_1_U469/srcnn_mac_muladd_16s_16s_31ns_31_4_1_DSP48_4_U/b_reg_reg[17:0]' [c:/SPB_Data/ELEN90096-Group-2/project_3/project_3.gen/sources_1/bd/design_1/ipshared/2048/hdl/verilog/srcnn_mac_muladd_16s_16s_31ns_31_4_1.v:33]
INFO: [Synth 8-4471] merging register 'mac_muladd_16s_16s_31ns_31_4_1_U475/srcnn_mac_muladd_16s_16s_31ns_31_4_1_DSP48_4_U/b_reg_reg[17:0]' into 'mac_muladd_16s_16s_31ns_31_4_1_U470/srcnn_mac_muladd_16s_16s_31ns_31_4_1_DSP48_4_U/b_reg_reg[17:0]' [c:/SPB_Data/ELEN90096-Group-2/project_3/project_3.gen/sources_1/bd/design_1/ipshared/2048/hdl/verilog/srcnn_mac_muladd_16s_16s_31ns_31_4_1.v:33]
INFO: [Synth 8-4471] merging register 'mac_muladd_16s_16s_31ns_31_4_1_U477/srcnn_mac_muladd_16s_16s_31ns_31_4_1_DSP48_4_U/b_reg_reg[17:0]' into 'mac_muladd_16s_16s_31ns_31_4_1_U468/srcnn_mac_muladd_16s_16s_31ns_31_4_1_DSP48_4_U/b_reg_reg[17:0]' [c:/SPB_Data/ELEN90096-Group-2/project_3/project_3.gen/sources_1/bd/design_1/ipshared/2048/hdl/verilog/srcnn_mac_muladd_16s_16s_31ns_31_4_1.v:33]
INFO: [Synth 8-4471] merging register 'mac_muladd_16s_16s_31ns_31_4_1_U480/srcnn_mac_muladd_16s_16s_31ns_31_4_1_DSP48_4_U/b_reg_reg[17:0]' into 'mac_muladd_16s_16s_31ns_31_4_1_U476/srcnn_mac_muladd_16s_16s_31ns_31_4_1_DSP48_4_U/b_reg_reg[17:0]' [c:/SPB_Data/ELEN90096-Group-2/project_3/project_3.gen/sources_1/bd/design_1/ipshared/2048/hdl/verilog/srcnn_mac_muladd_16s_16s_31ns_31_4_1.v:33]
INFO: [Synth 8-4471] merging register 'mac_muladd_16s_16s_31ns_31_4_1_U482/srcnn_mac_muladd_16s_16s_31ns_31_4_1_DSP48_4_U/b_reg_reg[17:0]' into 'mac_muladd_16s_16s_31ns_31_4_1_U478/srcnn_mac_muladd_16s_16s_31ns_31_4_1_DSP48_4_U/b_reg_reg[17:0]' [c:/SPB_Data/ELEN90096-Group-2/project_3/project_3.gen/sources_1/bd/design_1/ipshared/2048/hdl/verilog/srcnn_mac_muladd_16s_16s_31ns_31_4_1.v:33]
INFO: [Synth 8-4471] merging register 'mac_muladd_16s_16s_31ns_31_4_1_U483/srcnn_mac_muladd_16s_16s_31ns_31_4_1_DSP48_4_U/b_reg_reg[17:0]' into 'mac_muladd_16s_16s_31ns_31_4_1_U465/srcnn_mac_muladd_16s_16s_31ns_31_4_1_DSP48_4_U/b_reg_reg[17:0]' [c:/SPB_Data/ELEN90096-Group-2/project_3/project_3.gen/sources_1/bd/design_1/ipshared/2048/hdl/verilog/srcnn_mac_muladd_16s_16s_31ns_31_4_1.v:33]
INFO: [Synth 8-4471] merging register 'mac_muladd_16s_16s_31ns_31_4_1_U486/srcnn_mac_muladd_16s_16s_31ns_31_4_1_DSP48_4_U/b_reg_reg[17:0]' into 'mac_muladd_16s_16s_31ns_31_4_1_U481/srcnn_mac_muladd_16s_16s_31ns_31_4_1_DSP48_4_U/b_reg_reg[17:0]' [c:/SPB_Data/ELEN90096-Group-2/project_3/project_3.gen/sources_1/bd/design_1/ipshared/2048/hdl/verilog/srcnn_mac_muladd_16s_16s_31ns_31_4_1.v:33]
INFO: [Synth 8-4471] merging register 'mac_muladd_16s_16s_31ns_31_4_1_U487/srcnn_mac_muladd_16s_16s_31ns_31_4_1_DSP48_4_U/b_reg_reg[17:0]' into 'mac_muladd_16s_16s_31ns_31_4_1_U484/srcnn_mac_muladd_16s_16s_31ns_31_4_1_DSP48_4_U/b_reg_reg[17:0]' [c:/SPB_Data/ELEN90096-Group-2/project_3/project_3.gen/sources_1/bd/design_1/ipshared/2048/hdl/verilog/srcnn_mac_muladd_16s_16s_31ns_31_4_1.v:33]
INFO: [Synth 8-4471] merging register 'mac_muladd_16s_16s_31ns_31_4_1_U489/srcnn_mac_muladd_16s_16s_31ns_31_4_1_DSP48_4_U/b_reg_reg[17:0]' into 'mac_muladd_16s_16s_31ns_31_4_1_U488/srcnn_mac_muladd_16s_16s_31ns_31_4_1_DSP48_4_U/b_reg_reg[17:0]' [c:/SPB_Data/ELEN90096-Group-2/project_3/project_3.gen/sources_1/bd/design_1/ipshared/2048/hdl/verilog/srcnn_mac_muladd_16s_16s_31ns_31_4_1.v:33]
INFO: [Synth 8-4471] merging register 'mac_muladd_16s_16s_31ns_31_4_1_U451/srcnn_mac_muladd_16s_16s_31ns_31_4_1_DSP48_4_U/m_reg_reg[44:0]' into 'mac_muladd_16s_16s_31ns_31_4_1_U433/srcnn_mac_muladd_16s_16s_31ns_31_4_1_DSP48_4_U/m_reg_reg[44:0]' [c:/SPB_Data/ELEN90096-Group-2/project_3/project_3.gen/sources_1/bd/design_1/ipshared/2048/hdl/verilog/srcnn_mac_muladd_16s_16s_31ns_31_4_1.v:34]
INFO: [Synth 8-4471] merging register 'mac_muladd_16s_16s_31ns_31_4_1_U454/srcnn_mac_muladd_16s_16s_31ns_31_4_1_DSP48_4_U/m_reg_reg[44:0]' into 'mac_muladd_16s_16s_31ns_31_4_1_U436/srcnn_mac_muladd_16s_16s_31ns_31_4_1_DSP48_4_U/m_reg_reg[44:0]' [c:/SPB_Data/ELEN90096-Group-2/project_3/project_3.gen/sources_1/bd/design_1/ipshared/2048/hdl/verilog/srcnn_mac_muladd_16s_16s_31ns_31_4_1.v:34]
INFO: [Synth 8-4471] merging register 'mac_muladd_16s_16s_31ns_31_4_1_U455/srcnn_mac_muladd_16s_16s_31ns_31_4_1_DSP48_4_U/m_reg_reg[44:0]' into 'mac_muladd_16s_16s_31ns_31_4_1_U437/srcnn_mac_muladd_16s_16s_31ns_31_4_1_DSP48_4_U/m_reg_reg[44:0]' [c:/SPB_Data/ELEN90096-Group-2/project_3/project_3.gen/sources_1/bd/design_1/ipshared/2048/hdl/verilog/srcnn_mac_muladd_16s_16s_31ns_31_4_1.v:34]
INFO: [Synth 8-4471] merging register 'mac_muladd_16s_16s_31ns_31_4_1_U458/srcnn_mac_muladd_16s_16s_31ns_31_4_1_DSP48_4_U/m_reg_reg[44:0]' into 'mac_muladd_16s_16s_31ns_31_4_1_U440/srcnn_mac_muladd_16s_16s_31ns_31_4_1_DSP48_4_U/m_reg_reg[44:0]' [c:/SPB_Data/ELEN90096-Group-2/project_3/project_3.gen/sources_1/bd/design_1/ipshared/2048/hdl/verilog/srcnn_mac_muladd_16s_16s_31ns_31_4_1.v:34]
INFO: [Synth 8-4471] merging register 'mac_muladd_16s_16s_31ns_31_4_1_U466/srcnn_mac_muladd_16s_16s_31ns_31_4_1_DSP48_4_U/m_reg_reg[44:0]' into 'mac_muladd_16s_16s_31ns_31_4_1_U449/srcnn_mac_muladd_16s_16s_31ns_31_4_1_DSP48_4_U/m_reg_reg[44:0]' [c:/SPB_Data/ELEN90096-Group-2/project_3/project_3.gen/sources_1/bd/design_1/ipshared/2048/hdl/verilog/srcnn_mac_muladd_16s_16s_31ns_31_4_1.v:34]
INFO: [Synth 8-4471] merging register 'mac_muladd_16s_16s_31ns_31_4_1_U467/srcnn_mac_muladd_16s_16s_31ns_31_4_1_DSP48_4_U/m_reg_reg[44:0]' into 'mac_muladd_16s_16s_31ns_31_4_1_U433/srcnn_mac_muladd_16s_16s_31ns_31_4_1_DSP48_4_U/m_reg_reg[44:0]' [c:/SPB_Data/ELEN90096-Group-2/project_3/project_3.gen/sources_1/bd/design_1/ipshared/2048/hdl/verilog/srcnn_mac_muladd_16s_16s_31ns_31_4_1.v:34]
INFO: [Synth 8-4471] merging register 'mac_muladd_16s_16s_31ns_31_4_1_U473/srcnn_mac_muladd_16s_16s_31ns_31_4_1_DSP48_4_U/m_reg_reg[44:0]' into 'mac_muladd_16s_16s_31ns_31_4_1_U437/srcnn_mac_muladd_16s_16s_31ns_31_4_1_DSP48_4_U/m_reg_reg[44:0]' [c:/SPB_Data/ELEN90096-Group-2/project_3/project_3.gen/sources_1/bd/design_1/ipshared/2048/hdl/verilog/srcnn_mac_muladd_16s_16s_31ns_31_4_1.v:34]
WARNING: [Synth 8-3936] Found unconnected internal register 'mac_muladd_16s_16s_31ns_31_4_1_U474/srcnn_mac_muladd_16s_16s_31ns_31_4_1_DSP48_4_U/p_reg_reg' and it is trimmed from '46' to '31' bits. [c:/SPB_Data/ELEN90096-Group-2/project_3/project_3.gen/sources_1/bd/design_1/ipshared/2048/hdl/verilog/srcnn_mac_muladd_16s_16s_31ns_31_4_1.v:41]
WARNING: [Synth 8-3936] Found unconnected internal register 'mac_muladd_16s_16s_31ns_31_4_1_U474/srcnn_mac_muladd_16s_16s_31ns_31_4_1_DSP48_4_U/m_reg_reg' and it is trimmed from '45' to '31' bits. [c:/SPB_Data/ELEN90096-Group-2/project_3/project_3.gen/sources_1/bd/design_1/ipshared/2048/hdl/verilog/srcnn_mac_muladd_16s_16s_31ns_31_4_1.v:34]
WARNING: [Synth 8-3936] Found unconnected internal register 'mac_muladd_16s_16s_31ns_31_4_1_U486/srcnn_mac_muladd_16s_16s_31ns_31_4_1_DSP48_4_U/p_reg_reg' and it is trimmed from '46' to '31' bits. [c:/SPB_Data/ELEN90096-Group-2/project_3/project_3.gen/sources_1/bd/design_1/ipshared/2048/hdl/verilog/srcnn_mac_muladd_16s_16s_31ns_31_4_1.v:41]
WARNING: [Synth 8-3936] Found unconnected internal register 'mac_muladd_16s_16s_31ns_31_4_1_U483/srcnn_mac_muladd_16s_16s_31ns_31_4_1_DSP48_4_U/p_reg_reg' and it is trimmed from '46' to '31' bits. [c:/SPB_Data/ELEN90096-Group-2/project_3/project_3.gen/sources_1/bd/design_1/ipshared/2048/hdl/verilog/srcnn_mac_muladd_16s_16s_31ns_31_4_1.v:41]
WARNING: [Synth 8-3936] Found unconnected internal register 'mac_muladd_16s_16s_31ns_31_4_1_U483/srcnn_mac_muladd_16s_16s_31ns_31_4_1_DSP48_4_U/m_reg_reg' and it is trimmed from '45' to '31' bits. [c:/SPB_Data/ELEN90096-Group-2/project_3/project_3.gen/sources_1/bd/design_1/ipshared/2048/hdl/verilog/srcnn_mac_muladd_16s_16s_31ns_31_4_1.v:34]
WARNING: [Synth 8-3936] Found unconnected internal register 'mac_muladd_16s_16s_31ns_31_4_1_U481/srcnn_mac_muladd_16s_16s_31ns_31_4_1_DSP48_4_U/p_reg_reg' and it is trimmed from '46' to '31' bits. [c:/SPB_Data/ELEN90096-Group-2/project_3/project_3.gen/sources_1/bd/design_1/ipshared/2048/hdl/verilog/srcnn_mac_muladd_16s_16s_31ns_31_4_1.v:41]
WARNING: [Synth 8-3936] Found unconnected internal register 'mac_muladd_16s_16s_31ns_31_4_1_U481/srcnn_mac_muladd_16s_16s_31ns_31_4_1_DSP48_4_U/m_reg_reg' and it is trimmed from '45' to '31' bits. [c:/SPB_Data/ELEN90096-Group-2/project_3/project_3.gen/sources_1/bd/design_1/ipshared/2048/hdl/verilog/srcnn_mac_muladd_16s_16s_31ns_31_4_1.v:34]
WARNING: [Synth 8-3936] Found unconnected internal register 'mac_muladd_16s_16s_31ns_31_4_1_U482/srcnn_mac_muladd_16s_16s_31ns_31_4_1_DSP48_4_U/p_reg_reg' and it is trimmed from '46' to '31' bits. [c:/SPB_Data/ELEN90096-Group-2/project_3/project_3.gen/sources_1/bd/design_1/ipshared/2048/hdl/verilog/srcnn_mac_muladd_16s_16s_31ns_31_4_1.v:41]
WARNING: [Synth 8-3936] Found unconnected internal register 'mac_muladd_16s_16s_31ns_31_4_1_U479/srcnn_mac_muladd_16s_16s_31ns_31_4_1_DSP48_4_U/p_reg_reg' and it is trimmed from '46' to '31' bits. [c:/SPB_Data/ELEN90096-Group-2/project_3/project_3.gen/sources_1/bd/design_1/ipshared/2048/hdl/verilog/srcnn_mac_muladd_16s_16s_31ns_31_4_1.v:41]
WARNING: [Synth 8-3936] Found unconnected internal register 'mac_muladd_16s_16s_31ns_31_4_1_U479/srcnn_mac_muladd_16s_16s_31ns_31_4_1_DSP48_4_U/m_reg_reg' and it is trimmed from '45' to '31' bits. [c:/SPB_Data/ELEN90096-Group-2/project_3/project_3.gen/sources_1/bd/design_1/ipshared/2048/hdl/verilog/srcnn_mac_muladd_16s_16s_31ns_31_4_1.v:34]
WARNING: [Synth 8-3936] Found unconnected internal register 'mac_muladd_16s_16s_31ns_31_4_1_U478/srcnn_mac_muladd_16s_16s_31ns_31_4_1_DSP48_4_U/p_reg_reg' and it is trimmed from '46' to '31' bits. [c:/SPB_Data/ELEN90096-Group-2/project_3/project_3.gen/sources_1/bd/design_1/ipshared/2048/hdl/verilog/srcnn_mac_muladd_16s_16s_31ns_31_4_1.v:41]
WARNING: [Synth 8-3936] Found unconnected internal register 'mac_muladd_16s_16s_31ns_31_4_1_U478/srcnn_mac_muladd_16s_16s_31ns_31_4_1_DSP48_4_U/m_reg_reg' and it is trimmed from '45' to '31' bits. [c:/SPB_Data/ELEN90096-Group-2/project_3/project_3.gen/sources_1/bd/design_1/ipshared/2048/hdl/verilog/srcnn_mac_muladd_16s_16s_31ns_31_4_1.v:34]
WARNING: [Synth 8-3936] Found unconnected internal register 'mac_muladd_16s_16s_31ns_31_4_1_U471/srcnn_mac_muladd_16s_16s_31ns_31_4_1_DSP48_4_U/p_reg_reg' and it is trimmed from '46' to '31' bits. [c:/SPB_Data/ELEN90096-Group-2/project_3/project_3.gen/sources_1/bd/design_1/ipshared/2048/hdl/verilog/srcnn_mac_muladd_16s_16s_31ns_31_4_1.v:41]
WARNING: [Synth 8-3936] Found unconnected internal register 'mac_muladd_16s_16s_31ns_31_4_1_U471/srcnn_mac_muladd_16s_16s_31ns_31_4_1_DSP48_4_U/m_reg_reg' and it is trimmed from '45' to '31' bits. [c:/SPB_Data/ELEN90096-Group-2/project_3/project_3.gen/sources_1/bd/design_1/ipshared/2048/hdl/verilog/srcnn_mac_muladd_16s_16s_31ns_31_4_1.v:34]
WARNING: [Synth 8-3936] Found unconnected internal register 'mac_muladd_16s_16s_31ns_31_4_1_U469/srcnn_mac_muladd_16s_16s_31ns_31_4_1_DSP48_4_U/p_reg_reg' and it is trimmed from '46' to '31' bits. [c:/SPB_Data/ELEN90096-Group-2/project_3/project_3.gen/sources_1/bd/design_1/ipshared/2048/hdl/verilog/srcnn_mac_muladd_16s_16s_31ns_31_4_1.v:41]
WARNING: [Synth 8-3936] Found unconnected internal register 'mac_muladd_16s_16s_31ns_31_4_1_U469/srcnn_mac_muladd_16s_16s_31ns_31_4_1_DSP48_4_U/m_reg_reg' and it is trimmed from '45' to '31' bits. [c:/SPB_Data/ELEN90096-Group-2/project_3/project_3.gen/sources_1/bd/design_1/ipshared/2048/hdl/verilog/srcnn_mac_muladd_16s_16s_31ns_31_4_1.v:34]
WARNING: [Synth 8-3936] Found unconnected internal register 'mac_muladd_16s_16s_31ns_31_4_1_U464/srcnn_mac_muladd_16s_16s_31ns_31_4_1_DSP48_4_U/p_reg_reg' and it is trimmed from '46' to '31' bits. [c:/SPB_Data/ELEN90096-Group-2/project_3/project_3.gen/sources_1/bd/design_1/ipshared/2048/hdl/verilog/srcnn_mac_muladd_16s_16s_31ns_31_4_1.v:41]
WARNING: [Synth 8-3936] Found unconnected internal register 'mac_muladd_16s_16s_31ns_31_4_1_U461/srcnn_mac_muladd_16s_16s_31ns_31_4_1_DSP48_4_U/p_reg_reg' and it is trimmed from '46' to '31' bits. [c:/SPB_Data/ELEN90096-Group-2/project_3/project_3.gen/sources_1/bd/design_1/ipshared/2048/hdl/verilog/srcnn_mac_muladd_16s_16s_31ns_31_4_1.v:41]
WARNING: [Synth 8-3936] Found unconnected internal register 'mac_muladd_16s_16s_31ns_31_4_1_U458/srcnn_mac_muladd_16s_16s_31ns_31_4_1_DSP48_4_U/p_reg_reg' and it is trimmed from '46' to '31' bits. [c:/SPB_Data/ELEN90096-Group-2/project_3/project_3.gen/sources_1/bd/design_1/ipshared/2048/hdl/verilog/srcnn_mac_muladd_16s_16s_31ns_31_4_1.v:41]
WARNING: [Synth 8-3936] Found unconnected internal register 'mac_muladd_16s_16s_31ns_31_4_1_U446/srcnn_mac_muladd_16s_16s_31ns_31_4_1_DSP48_4_U/p_reg_reg' and it is trimmed from '46' to '31' bits. [c:/SPB_Data/ELEN90096-Group-2/project_3/project_3.gen/sources_1/bd/design_1/ipshared/2048/hdl/verilog/srcnn_mac_muladd_16s_16s_31ns_31_4_1.v:41]
WARNING: [Synth 8-3936] Found unconnected internal register 'mac_muladd_16s_16s_31ns_31_4_1_U443/srcnn_mac_muladd_16s_16s_31ns_31_4_1_DSP48_4_U/p_reg_reg' and it is trimmed from '46' to '31' bits. [c:/SPB_Data/ELEN90096-Group-2/project_3/project_3.gen/sources_1/bd/design_1/ipshared/2048/hdl/verilog/srcnn_mac_muladd_16s_16s_31ns_31_4_1.v:41]
WARNING: [Synth 8-3936] Found unconnected internal register 'mac_muladd_16s_16s_31ns_31_4_1_U440/srcnn_mac_muladd_16s_16s_31ns_31_4_1_DSP48_4_U/p_reg_reg' and it is trimmed from '46' to '31' bits. [c:/SPB_Data/ELEN90096-Group-2/project_3/project_3.gen/sources_1/bd/design_1/ipshared/2048/hdl/verilog/srcnn_mac_muladd_16s_16s_31ns_31_4_1.v:41]
WARNING: [Synth 8-3936] Found unconnected internal register 'mac_muladd_16s_16s_31ns_31_4_1_U440/srcnn_mac_muladd_16s_16s_31ns_31_4_1_DSP48_4_U/m_reg_reg' and it is trimmed from '45' to '31' bits. [c:/SPB_Data/ELEN90096-Group-2/project_3/project_3.gen/sources_1/bd/design_1/ipshared/2048/hdl/verilog/srcnn_mac_muladd_16s_16s_31ns_31_4_1.v:34]
WARNING: [Synth 8-3936] Found unconnected internal register 'mac_muladd_16s_16s_31ns_31_4_1_U470/srcnn_mac_muladd_16s_16s_31ns_31_4_1_DSP48_4_U/p_reg_reg' and it is trimmed from '46' to '31' bits. [c:/SPB_Data/ELEN90096-Group-2/project_3/project_3.gen/sources_1/bd/design_1/ipshared/2048/hdl/verilog/srcnn_mac_muladd_16s_16s_31ns_31_4_1.v:41]
WARNING: [Synth 8-3936] Found unconnected internal register 'mac_muladd_16s_16s_31ns_31_4_1_U448/srcnn_mac_muladd_16s_16s_31ns_31_4_1_DSP48_4_U/p_reg_reg' and it is trimmed from '46' to '31' bits. [c:/SPB_Data/ELEN90096-Group-2/project_3/project_3.gen/sources_1/bd/design_1/ipshared/2048/hdl/verilog/srcnn_mac_muladd_16s_16s_31ns_31_4_1.v:41]
WARNING: [Synth 8-3936] Found unconnected internal register 'mac_muladd_16s_16s_31ns_31_4_1_U444/srcnn_mac_muladd_16s_16s_31ns_31_4_1_DSP48_4_U/p_reg_reg' and it is trimmed from '46' to '31' bits. [c:/SPB_Data/ELEN90096-Group-2/project_3/project_3.gen/sources_1/bd/design_1/ipshared/2048/hdl/verilog/srcnn_mac_muladd_16s_16s_31ns_31_4_1.v:41]
WARNING: [Synth 8-3936] Found unconnected internal register 'mac_muladd_16s_16s_31ns_31_4_1_U441/srcnn_mac_muladd_16s_16s_31ns_31_4_1_DSP48_4_U/p_reg_reg' and it is trimmed from '46' to '31' bits. [c:/SPB_Data/ELEN90096-Group-2/project_3/project_3.gen/sources_1/bd/design_1/ipshared/2048/hdl/verilog/srcnn_mac_muladd_16s_16s_31ns_31_4_1.v:41]
WARNING: [Synth 8-3936] Found unconnected internal register 'mac_muladd_16s_16s_31ns_31_4_1_U441/srcnn_mac_muladd_16s_16s_31ns_31_4_1_DSP48_4_U/m_reg_reg' and it is trimmed from '45' to '31' bits. [c:/SPB_Data/ELEN90096-Group-2/project_3/project_3.gen/sources_1/bd/design_1/ipshared/2048/hdl/verilog/srcnn_mac_muladd_16s_16s_31ns_31_4_1.v:34]
WARNING: [Synth 8-3936] Found unconnected internal register 'mac_muladd_16s_16s_31ns_31_4_1_U465/srcnn_mac_muladd_16s_16s_31ns_31_4_1_DSP48_4_U/p_reg_reg' and it is trimmed from '46' to '31' bits. [c:/SPB_Data/ELEN90096-Group-2/project_3/project_3.gen/sources_1/bd/design_1/ipshared/2048/hdl/verilog/srcnn_mac_muladd_16s_16s_31ns_31_4_1.v:41]
WARNING: [Synth 8-3936] Found unconnected internal register 'mac_muladd_16s_16s_31ns_31_4_1_U462/srcnn_mac_muladd_16s_16s_31ns_31_4_1_DSP48_4_U/p_reg_reg' and it is trimmed from '46' to '31' bits. [c:/SPB_Data/ELEN90096-Group-2/project_3/project_3.gen/sources_1/bd/design_1/ipshared/2048/hdl/verilog/srcnn_mac_muladd_16s_16s_31ns_31_4_1.v:41]
WARNING: [Synth 8-3936] Found unconnected internal register 'mac_muladd_16s_16s_31ns_31_4_1_U459/srcnn_mac_muladd_16s_16s_31ns_31_4_1_DSP48_4_U/p_reg_reg' and it is trimmed from '46' to '31' bits. [c:/SPB_Data/ELEN90096-Group-2/project_3/project_3.gen/sources_1/bd/design_1/ipshared/2048/hdl/verilog/srcnn_mac_muladd_16s_16s_31ns_31_4_1.v:41]
WARNING: [Synth 8-3936] Found unconnected internal register 'mac_muladd_16s_16s_31ns_31_4_1_U459/srcnn_mac_muladd_16s_16s_31ns_31_4_1_DSP48_4_U/m_reg_reg' and it is trimmed from '45' to '31' bits. [c:/SPB_Data/ELEN90096-Group-2/project_3/project_3.gen/sources_1/bd/design_1/ipshared/2048/hdl/verilog/srcnn_mac_muladd_16s_16s_31ns_31_4_1.v:34]
WARNING: [Synth 8-3936] Found unconnected internal register 'mac_muladd_16s_16s_31ns_31_4_1_U475/srcnn_mac_muladd_16s_16s_31ns_31_4_1_DSP48_4_U/p_reg_reg' and it is trimmed from '46' to '31' bits. [c:/SPB_Data/ELEN90096-Group-2/project_3/project_3.gen/sources_1/bd/design_1/ipshared/2048/hdl/verilog/srcnn_mac_muladd_16s_16s_31ns_31_4_1.v:41]
WARNING: [Synth 8-3936] Found unconnected internal register 'mac_muladd_16s_16s_31ns_31_4_1_U472/srcnn_mac_muladd_16s_16s_31ns_31_4_1_DSP48_4_U/p_reg_reg' and it is trimmed from '46' to '31' bits. [c:/SPB_Data/ELEN90096-Group-2/project_3/project_3.gen/sources_1/bd/design_1/ipshared/2048/hdl/verilog/srcnn_mac_muladd_16s_16s_31ns_31_4_1.v:41]
WARNING: [Synth 8-3936] Found unconnected internal register 'mac_muladd_16s_16s_31ns_31_4_1_U445/srcnn_mac_muladd_16s_16s_31ns_31_4_1_DSP48_4_U/p_reg_reg' and it is trimmed from '46' to '31' bits. [c:/SPB_Data/ELEN90096-Group-2/project_3/project_3.gen/sources_1/bd/design_1/ipshared/2048/hdl/verilog/srcnn_mac_muladd_16s_16s_31ns_31_4_1.v:41]
WARNING: [Synth 8-3936] Found unconnected internal register 'mac_muladd_16s_16s_31ns_31_4_1_U442/srcnn_mac_muladd_16s_16s_31ns_31_4_1_DSP48_4_U/p_reg_reg' and it is trimmed from '46' to '31' bits. [c:/SPB_Data/ELEN90096-Group-2/project_3/project_3.gen/sources_1/bd/design_1/ipshared/2048/hdl/verilog/srcnn_mac_muladd_16s_16s_31ns_31_4_1.v:41]
WARNING: [Synth 8-3936] Found unconnected internal register 'sext_ln56_7_reg_5587_reg' and it is trimmed from '31' to '16' bits. [c:/SPB_Data/ELEN90096-Group-2/project_3/project_3.gen/sources_1/bd/design_1/ipshared/2048/hdl/verilog/srcnn_conv3_Pipeline_IN_ROW_COL.v:3080]
WARNING: [Synth 8-3936] Found unconnected internal register 'mac_muladd_16s_16s_31ns_31_4_1_U463/srcnn_mac_muladd_16s_16s_31ns_31_4_1_DSP48_4_U/p_reg_reg' and it is trimmed from '46' to '31' bits. [c:/SPB_Data/ELEN90096-Group-2/project_3/project_3.gen/sources_1/bd/design_1/ipshared/2048/hdl/verilog/srcnn_mac_muladd_16s_16s_31ns_31_4_1.v:41]
WARNING: [Synth 8-3936] Found unconnected internal register 'mac_muladd_16s_16s_31ns_31_4_1_U460/srcnn_mac_muladd_16s_16s_31ns_31_4_1_DSP48_4_U/p_reg_reg' and it is trimmed from '46' to '31' bits. [c:/SPB_Data/ELEN90096-Group-2/project_3/project_3.gen/sources_1/bd/design_1/ipshared/2048/hdl/verilog/srcnn_mac_muladd_16s_16s_31ns_31_4_1.v:41]
WARNING: [Synth 8-3936] Found unconnected internal register 'mac_muladd_16s_16s_31ns_31_4_1_U488/srcnn_mac_muladd_16s_16s_31ns_31_4_1_DSP48_4_U/p_reg_reg' and it is trimmed from '46' to '31' bits. [c:/SPB_Data/ELEN90096-Group-2/project_3/project_3.gen/sources_1/bd/design_1/ipshared/2048/hdl/verilog/srcnn_mac_muladd_16s_16s_31ns_31_4_1.v:41]
WARNING: [Synth 8-3936] Found unconnected internal register 'mac_muladd_16s_16s_31ns_31_4_1_U484/srcnn_mac_muladd_16s_16s_31ns_31_4_1_DSP48_4_U/p_reg_reg' and it is trimmed from '46' to '31' bits. [c:/SPB_Data/ELEN90096-Group-2/project_3/project_3.gen/sources_1/bd/design_1/ipshared/2048/hdl/verilog/srcnn_mac_muladd_16s_16s_31ns_31_4_1.v:41]
WARNING: [Synth 8-3936] Found unconnected internal register 'mac_muladd_16s_16s_31ns_31_4_1_U480/srcnn_mac_muladd_16s_16s_31ns_31_4_1_DSP48_4_U/p_reg_reg' and it is trimmed from '46' to '31' bits. [c:/SPB_Data/ELEN90096-Group-2/project_3/project_3.gen/sources_1/bd/design_1/ipshared/2048/hdl/verilog/srcnn_mac_muladd_16s_16s_31ns_31_4_1.v:41]
WARNING: [Synth 8-3936] Found unconnected internal register 'mac_muladd_16s_16s_31ns_31_4_1_U477/srcnn_mac_muladd_16s_16s_31ns_31_4_1_DSP48_4_U/p_reg_reg' and it is trimmed from '46' to '31' bits. [c:/SPB_Data/ELEN90096-Group-2/project_3/project_3.gen/sources_1/bd/design_1/ipshared/2048/hdl/verilog/srcnn_mac_muladd_16s_16s_31ns_31_4_1.v:41]
WARNING: [Synth 8-3936] Found unconnected internal register 'mac_muladd_16s_16s_31ns_31_4_1_U454/srcnn_mac_muladd_16s_16s_31ns_31_4_1_DSP48_4_U/p_reg_reg' and it is trimmed from '46' to '31' bits. [c:/SPB_Data/ELEN90096-Group-2/project_3/project_3.gen/sources_1/bd/design_1/ipshared/2048/hdl/verilog/srcnn_mac_muladd_16s_16s_31ns_31_4_1.v:41]
WARNING: [Synth 8-3936] Found unconnected internal register 'mac_muladd_16s_16s_31ns_31_4_1_U457/srcnn_mac_muladd_16s_16s_31ns_31_4_1_DSP48_4_U/p_reg_reg' and it is trimmed from '46' to '31' bits. [c:/SPB_Data/ELEN90096-Group-2/project_3/project_3.gen/sources_1/bd/design_1/ipshared/2048/hdl/verilog/srcnn_mac_muladd_16s_16s_31ns_31_4_1.v:41]
WARNING: [Synth 8-3936] Found unconnected internal register 'mac_muladd_16s_16s_31ns_31_4_1_U453/srcnn_mac_muladd_16s_16s_31ns_31_4_1_DSP48_4_U/p_reg_reg' and it is trimmed from '46' to '31' bits. [c:/SPB_Data/ELEN90096-Group-2/project_3/project_3.gen/sources_1/bd/design_1/ipshared/2048/hdl/verilog/srcnn_mac_muladd_16s_16s_31ns_31_4_1.v:41]
WARNING: [Synth 8-3936] Found unconnected internal register 'mac_muladd_16s_16s_31ns_31_4_1_U450/srcnn_mac_muladd_16s_16s_31ns_31_4_1_DSP48_4_U/p_reg_reg' and it is trimmed from '46' to '31' bits. [c:/SPB_Data/ELEN90096-Group-2/project_3/project_3.gen/sources_1/bd/design_1/ipshared/2048/hdl/verilog/srcnn_mac_muladd_16s_16s_31ns_31_4_1.v:41]
WARNING: [Synth 8-3936] Found unconnected internal register 'mac_muladd_16s_16s_31ns_31_4_1_U447/srcnn_mac_muladd_16s_16s_31ns_31_4_1_DSP48_4_U/p_reg_reg' and it is trimmed from '46' to '31' bits. [c:/SPB_Data/ELEN90096-Group-2/project_3/project_3.gen/sources_1/bd/design_1/ipshared/2048/hdl/verilog/srcnn_mac_muladd_16s_16s_31ns_31_4_1.v:41]
WARNING: [Synth 8-3936] Found unconnected internal register 'mac_muladd_16s_16s_31ns_31_4_1_U436/srcnn_mac_muladd_16s_16s_31ns_31_4_1_DSP48_4_U/p_reg_reg' and it is trimmed from '46' to '31' bits. [c:/SPB_Data/ELEN90096-Group-2/project_3/project_3.gen/sources_1/bd/design_1/ipshared/2048/hdl/verilog/srcnn_mac_muladd_16s_16s_31ns_31_4_1.v:41]
WARNING: [Synth 8-3936] Found unconnected internal register 'mac_muladd_16s_16s_31ns_31_4_1_U439/srcnn_mac_muladd_16s_16s_31ns_31_4_1_DSP48_4_U/p_reg_reg' and it is trimmed from '46' to '31' bits. [c:/SPB_Data/ELEN90096-Group-2/project_3/project_3.gen/sources_1/bd/design_1/ipshared/2048/hdl/verilog/srcnn_mac_muladd_16s_16s_31ns_31_4_1.v:41]
WARNING: [Synth 8-3936] Found unconnected internal register 'mac_muladd_16s_16s_31ns_31_4_1_U435/srcnn_mac_muladd_16s_16s_31ns_31_4_1_DSP48_4_U/p_reg_reg' and it is trimmed from '46' to '31' bits. [c:/SPB_Data/ELEN90096-Group-2/project_3/project_3.gen/sources_1/bd/design_1/ipshared/2048/hdl/verilog/srcnn_mac_muladd_16s_16s_31ns_31_4_1.v:41]
WARNING: [Synth 8-3936] Found unconnected internal register 'mac_muladd_16s_16s_31ns_31_4_1_U432/srcnn_mac_muladd_16s_16s_31ns_31_4_1_DSP48_4_U/p_reg_reg' and it is trimmed from '46' to '31' bits. [c:/SPB_Data/ELEN90096-Group-2/project_3/project_3.gen/sources_1/bd/design_1/ipshared/2048/hdl/verilog/srcnn_mac_muladd_16s_16s_31ns_31_4_1.v:41]
WARNING: [Synth 8-3936] Found unconnected internal register 'mac_muladd_16s_16s_31ns_31_4_1_U430/srcnn_mac_muladd_16s_16s_31ns_31_4_1_DSP48_4_U/p_reg_reg' and it is trimmed from '46' to '31' bits. [c:/SPB_Data/ELEN90096-Group-2/project_3/project_3.gen/sources_1/bd/design_1/ipshared/2048/hdl/verilog/srcnn_mac_muladd_16s_16s_31ns_31_4_1.v:41]
WARNING: [Synth 8-3936] Found unconnected internal register 'mac_muladd_16s_16s_31ns_31_4_1_U485/srcnn_mac_muladd_16s_16s_31ns_31_4_1_DSP48_4_U/p_reg_reg' and it is trimmed from '46' to '31' bits. [c:/SPB_Data/ELEN90096-Group-2/project_3/project_3.gen/sources_1/bd/design_1/ipshared/2048/hdl/verilog/srcnn_mac_muladd_16s_16s_31ns_31_4_1.v:41]
WARNING: [Synth 8-3936] Found unconnected internal register 'mac_muladd_16s_16s_31ns_31_4_1_U473/srcnn_mac_muladd_16s_16s_31ns_31_4_1_DSP48_4_U/p_reg_reg' and it is trimmed from '46' to '31' bits. [c:/SPB_Data/ELEN90096-Group-2/project_3/project_3.gen/sources_1/bd/design_1/ipshared/2048/hdl/verilog/srcnn_mac_muladd_16s_16s_31ns_31_4_1.v:41]
WARNING: [Synth 8-3936] Found unconnected internal register 'mac_muladd_16s_16s_31ns_31_4_1_U467/srcnn_mac_muladd_16s_16s_31ns_31_4_1_DSP48_4_U/p_reg_reg' and it is trimmed from '46' to '31' bits. [c:/SPB_Data/ELEN90096-Group-2/project_3/project_3.gen/sources_1/bd/design_1/ipshared/2048/hdl/verilog/srcnn_mac_muladd_16s_16s_31ns_31_4_1.v:41]
WARNING: [Synth 8-3936] Found unconnected internal register 'mac_muladd_16s_16s_31ns_31_4_1_U455/srcnn_mac_muladd_16s_16s_31ns_31_4_1_DSP48_4_U/p_reg_reg' and it is trimmed from '46' to '31' bits. [c:/SPB_Data/ELEN90096-Group-2/project_3/project_3.gen/sources_1/bd/design_1/ipshared/2048/hdl/verilog/srcnn_mac_muladd_16s_16s_31ns_31_4_1.v:41]
WARNING: [Synth 8-3936] Found unconnected internal register 'mac_muladd_16s_16s_31ns_31_4_1_U451/srcnn_mac_muladd_16s_16s_31ns_31_4_1_DSP48_4_U/p_reg_reg' and it is trimmed from '46' to '31' bits. [c:/SPB_Data/ELEN90096-Group-2/project_3/project_3.gen/sources_1/bd/design_1/ipshared/2048/hdl/verilog/srcnn_mac_muladd_16s_16s_31ns_31_4_1.v:41]
WARNING: [Synth 8-3936] Found unconnected internal register 'mac_muladd_16s_16s_31ns_31_4_1_U437/srcnn_mac_muladd_16s_16s_31ns_31_4_1_DSP48_4_U/p_reg_reg' and it is trimmed from '46' to '31' bits. [c:/SPB_Data/ELEN90096-Group-2/project_3/project_3.gen/sources_1/bd/design_1/ipshared/2048/hdl/verilog/srcnn_mac_muladd_16s_16s_31ns_31_4_1.v:41]
WARNING: [Synth 8-3936] Found unconnected internal register 'mac_muladd_16s_16s_31ns_31_4_1_U433/srcnn_mac_muladd_16s_16s_31ns_31_4_1_DSP48_4_U/p_reg_reg' and it is trimmed from '46' to '31' bits. [c:/SPB_Data/ELEN90096-Group-2/project_3/project_3.gen/sources_1/bd/design_1/ipshared/2048/hdl/verilog/srcnn_mac_muladd_16s_16s_31ns_31_4_1.v:41]
WARNING: [Synth 8-3936] Found unconnected internal register 'mac_muladd_16s_16s_31ns_31_4_1_U433/srcnn_mac_muladd_16s_16s_31ns_31_4_1_DSP48_4_U/m_reg_reg' and it is trimmed from '45' to '31' bits. [c:/SPB_Data/ELEN90096-Group-2/project_3/project_3.gen/sources_1/bd/design_1/ipshared/2048/hdl/verilog/srcnn_mac_muladd_16s_16s_31ns_31_4_1.v:34]
WARNING: [Synth 8-3936] Found unconnected internal register 'mac_muladd_16s_16s_31ns_31_4_1_U438/srcnn_mac_muladd_16s_16s_31ns_31_4_1_DSP48_4_U/p_reg_reg' and it is trimmed from '46' to '31' bits. [c:/SPB_Data/ELEN90096-Group-2/project_3/project_3.gen/sources_1/bd/design_1/ipshared/2048/hdl/verilog/srcnn_mac_muladd_16s_16s_31ns_31_4_1.v:41]
WARNING: [Synth 8-3936] Found unconnected internal register 'mac_muladd_16s_16s_31ns_31_4_1_U434/srcnn_mac_muladd_16s_16s_31ns_31_4_1_DSP48_4_U/p_reg_reg' and it is trimmed from '46' to '31' bits. [c:/SPB_Data/ELEN90096-Group-2/project_3/project_3.gen/sources_1/bd/design_1/ipshared/2048/hdl/verilog/srcnn_mac_muladd_16s_16s_31ns_31_4_1.v:41]
WARNING: [Synth 8-3936] Found unconnected internal register 'mac_muladd_16s_16s_31ns_31_4_1_U434/srcnn_mac_muladd_16s_16s_31ns_31_4_1_DSP48_4_U/m_reg_reg' and it is trimmed from '45' to '31' bits. [c:/SPB_Data/ELEN90096-Group-2/project_3/project_3.gen/sources_1/bd/design_1/ipshared/2048/hdl/verilog/srcnn_mac_muladd_16s_16s_31ns_31_4_1.v:34]
WARNING: [Synth 8-3936] Found unconnected internal register 'mac_muladd_16s_16s_31ns_31_4_1_U456/srcnn_mac_muladd_16s_16s_31ns_31_4_1_DSP48_4_U/p_reg_reg' and it is trimmed from '46' to '31' bits. [c:/SPB_Data/ELEN90096-Group-2/project_3/project_3.gen/sources_1/bd/design_1/ipshared/2048/hdl/verilog/srcnn_mac_muladd_16s_16s_31ns_31_4_1.v:41]
WARNING: [Synth 8-3936] Found unconnected internal register 'mac_muladd_16s_16s_31ns_31_4_1_U452/srcnn_mac_muladd_16s_16s_31ns_31_4_1_DSP48_4_U/p_reg_reg' and it is trimmed from '46' to '31' bits. [c:/SPB_Data/ELEN90096-Group-2/project_3/project_3.gen/sources_1/bd/design_1/ipshared/2048/hdl/verilog/srcnn_mac_muladd_16s_16s_31ns_31_4_1.v:41]
WARNING: [Synth 8-3936] Found unconnected internal register 'mac_muladd_16s_16s_31ns_31_4_1_U452/srcnn_mac_muladd_16s_16s_31ns_31_4_1_DSP48_4_U/m_reg_reg' and it is trimmed from '45' to '31' bits. [c:/SPB_Data/ELEN90096-Group-2/project_3/project_3.gen/sources_1/bd/design_1/ipshared/2048/hdl/verilog/srcnn_mac_muladd_16s_16s_31ns_31_4_1.v:34]
WARNING: [Synth 8-3936] Found unconnected internal register 'mac_muladd_16s_16s_31ns_31_4_1_U489/srcnn_mac_muladd_16s_16s_31ns_31_4_1_DSP48_4_U/p_reg_reg' and it is trimmed from '46' to '31' bits. [c:/SPB_Data/ELEN90096-Group-2/project_3/project_3.gen/sources_1/bd/design_1/ipshared/2048/hdl/verilog/srcnn_mac_muladd_16s_16s_31ns_31_4_1.v:41]
WARNING: [Synth 8-3936] Found unconnected internal register 'mac_muladd_16s_16s_31ns_31_4_1_U487/srcnn_mac_muladd_16s_16s_31ns_31_4_1_DSP48_4_U/p_reg_reg' and it is trimmed from '46' to '31' bits. [c:/SPB_Data/ELEN90096-Group-2/project_3/project_3.gen/sources_1/bd/design_1/ipshared/2048/hdl/verilog/srcnn_mac_muladd_16s_16s_31ns_31_4_1.v:41]
WARNING: [Synth 8-3936] Found unconnected internal register 'mac_muladd_16s_16s_31ns_31_4_1_U476/srcnn_mac_muladd_16s_16s_31ns_31_4_1_DSP48_4_U/p_reg_reg' and it is trimmed from '46' to '31' bits. [c:/SPB_Data/ELEN90096-Group-2/project_3/project_3.gen/sources_1/bd/design_1/ipshared/2048/hdl/verilog/srcnn_mac_muladd_16s_16s_31ns_31_4_1.v:41]
WARNING: [Synth 8-3936] Found unconnected internal register 'mac_muladd_16s_16s_31ns_31_4_1_U468/srcnn_mac_muladd_16s_16s_31ns_31_4_1_DSP48_4_U/p_reg_reg' and it is trimmed from '46' to '31' bits. [c:/SPB_Data/ELEN90096-Group-2/project_3/project_3.gen/sources_1/bd/design_1/ipshared/2048/hdl/verilog/srcnn_mac_muladd_16s_16s_31ns_31_4_1.v:41]
WARNING: [Synth 8-3936] Found unconnected internal register 'mac_muladd_16s_16s_31ns_31_4_1_U468/srcnn_mac_muladd_16s_16s_31ns_31_4_1_DSP48_4_U/m_reg_reg' and it is trimmed from '45' to '31' bits. [c:/SPB_Data/ELEN90096-Group-2/project_3/project_3.gen/sources_1/bd/design_1/ipshared/2048/hdl/verilog/srcnn_mac_muladd_16s_16s_31ns_31_4_1.v:34]
WARNING: [Synth 8-3936] Found unconnected internal register 'mac_muladd_16s_16s_31ns_31_4_1_U484/srcnn_mac_muladd_16s_16s_31ns_31_4_1_DSP48_4_U/m_reg_reg' and it is trimmed from '45' to '31' bits. [c:/SPB_Data/ELEN90096-Group-2/project_3/project_3.gen/sources_1/bd/design_1/ipshared/2048/hdl/verilog/srcnn_mac_muladd_16s_16s_31ns_31_4_1.v:34]
WARNING: [Synth 8-3936] Found unconnected internal register 'sext_ln56_23_reg_6266_reg' and it is trimmed from '31' to '16' bits. [c:/SPB_Data/ELEN90096-Group-2/project_3/project_3.gen/sources_1/bd/design_1/ipshared/2048/hdl/verilog/srcnn_conv3_Pipeline_IN_ROW_COL.v:2993]
WARNING: [Synth 8-3936] Found unconnected internal register 'mac_muladd_16s_16s_31ns_31_4_1_U453/srcnn_mac_muladd_16s_16s_31ns_31_4_1_DSP48_4_U/m_reg_reg' and it is trimmed from '45' to '31' bits. [c:/SPB_Data/ELEN90096-Group-2/project_3/project_3.gen/sources_1/bd/design_1/ipshared/2048/hdl/verilog/srcnn_mac_muladd_16s_16s_31ns_31_4_1.v:34]
WARNING: [Synth 8-3936] Found unconnected internal register 'sext_ln56_13_reg_5866_reg' and it is trimmed from '31' to '16' bits. [c:/SPB_Data/ELEN90096-Group-2/project_3/project_3.gen/sources_1/bd/design_1/ipshared/2048/hdl/verilog/srcnn_conv3_Pipeline_IN_ROW_COL.v:2919]
INFO: [Common 17-14] Message 'Synth 8-3936' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Common 17-14] Message 'Synth 8-3936' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
DSP Report: Generating DSP tmp_76_reg_5443_reg, operation Mode is: (A2*B)'.
DSP Report: register sext_ln56_1_reg_5276_reg is absorbed into DSP tmp_76_reg_5443_reg.
DSP Report: register tmp_76_reg_5443_reg is absorbed into DSP tmp_76_reg_5443_reg.
DSP Report: operator mul_16s_16s_31_1_1_U411/tmp_product is absorbed into DSP tmp_76_reg_5443_reg.
DSP Report: Generating DSP tmp_16_reg_5247_reg, operation Mode is: ((A:0x3f1)*B)'.
DSP Report: register tmp_16_reg_5247_reg is absorbed into DSP tmp_16_reg_5247_reg.
DSP Report: operator mul_9ns_11ns_19_1_1_U404/tmp_product is absorbed into DSP tmp_16_reg_5247_reg.
DSP Report: Generating DSP mac_muladd_16s_16s_31ns_31_4_1_U431/srcnn_mac_muladd_16s_16s_31ns_31_4_1_DSP48_4_U/p_reg_reg, operation Mode is: (C+(A2*B2)')'.
DSP Report: register mac_muladd_16s_16s_31ns_31_4_1_U430/srcnn_mac_muladd_16s_16s_31ns_31_4_1_DSP48_4_U/b_reg_reg is absorbed into DSP mac_muladd_16s_16s_31ns_31_4_1_U431/srcnn_mac_muladd_16s_16s_31ns_31_4_1_DSP48_4_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_31ns_31_4_1_U431/srcnn_mac_muladd_16s_16s_31ns_31_4_1_DSP48_4_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_31ns_31_4_1_U431/srcnn_mac_muladd_16s_16s_31ns_31_4_1_DSP48_4_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_31ns_31_4_1_U431/srcnn_mac_muladd_16s_16s_31ns_31_4_1_DSP48_4_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_31ns_31_4_1_U431/srcnn_mac_muladd_16s_16s_31ns_31_4_1_DSP48_4_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_31ns_31_4_1_U431/srcnn_mac_muladd_16s_16s_31ns_31_4_1_DSP48_4_U/m_reg_reg is absorbed into DSP mac_muladd_16s_16s_31ns_31_4_1_U431/srcnn_mac_muladd_16s_16s_31ns_31_4_1_DSP48_4_U/p_reg_reg.
DSP Report: operator mac_muladd_16s_16s_31ns_31_4_1_U431/srcnn_mac_muladd_16s_16s_31ns_31_4_1_DSP48_4_U/p is absorbed into DSP mac_muladd_16s_16s_31ns_31_4_1_U431/srcnn_mac_muladd_16s_16s_31ns_31_4_1_DSP48_4_U/p_reg_reg.
DSP Report: operator mac_muladd_16s_16s_31ns_31_4_1_U431/srcnn_mac_muladd_16s_16s_31ns_31_4_1_DSP48_4_U/m is absorbed into DSP mac_muladd_16s_16s_31ns_31_4_1_U431/srcnn_mac_muladd_16s_16s_31ns_31_4_1_DSP48_4_U/p_reg_reg.
DSP Report: Generating DSP tmp_51_reg_5319_reg, operation Mode is: ((A:0x3f1)*B)'.
DSP Report: register tmp_51_reg_5319_reg is absorbed into DSP tmp_51_reg_5319_reg.
DSP Report: operator mul_9ns_11ns_19_1_1_U406/tmp_product is absorbed into DSP tmp_51_reg_5319_reg.
DSP Report: Generating DSP mac_muladd_16s_16s_31ns_31_4_1_U433/srcnn_mac_muladd_16s_16s_31ns_31_4_1_DSP48_4_U/p_reg_reg, operation Mode is: (C+(A2*B'')')'.
DSP Report: register mac_muladd_16s_16s_31ns_31_4_1_U433/srcnn_mac_muladd_16s_16s_31ns_31_4_1_DSP48_4_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_31ns_31_4_1_U433/srcnn_mac_muladd_16s_16s_31ns_31_4_1_DSP48_4_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_31ns_31_4_1_U433/srcnn_mac_muladd_16s_16s_31ns_31_4_1_DSP48_4_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_31ns_31_4_1_U433/srcnn_mac_muladd_16s_16s_31ns_31_4_1_DSP48_4_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_31ns_31_4_1_U433/srcnn_mac_muladd_16s_16s_31ns_31_4_1_DSP48_4_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_31ns_31_4_1_U433/srcnn_mac_muladd_16s_16s_31ns_31_4_1_DSP48_4_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_31ns_31_4_1_U433/srcnn_mac_muladd_16s_16s_31ns_31_4_1_DSP48_4_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_31ns_31_4_1_U433/srcnn_mac_muladd_16s_16s_31ns_31_4_1_DSP48_4_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_31ns_31_4_1_U433/srcnn_mac_muladd_16s_16s_31ns_31_4_1_DSP48_4_U/m_reg_reg is absorbed into DSP mac_muladd_16s_16s_31ns_31_4_1_U433/srcnn_mac_muladd_16s_16s_31ns_31_4_1_DSP48_4_U/p_reg_reg.
DSP Report: operator mac_muladd_16s_16s_31ns_31_4_1_U433/srcnn_mac_muladd_16s_16s_31ns_31_4_1_DSP48_4_U/p is absorbed into DSP mac_muladd_16s_16s_31ns_31_4_1_U433/srcnn_mac_muladd_16s_16s_31ns_31_4_1_DSP48_4_U/p_reg_reg.
DSP Report: operator mac_muladd_16s_16s_31ns_31_4_1_U433/srcnn_mac_muladd_16s_16s_31ns_31_4_1_DSP48_4_U/m is absorbed into DSP mac_muladd_16s_16s_31ns_31_4_1_U433/srcnn_mac_muladd_16s_16s_31ns_31_4_1_DSP48_4_U/p_reg_reg.
DSP Report: Generating DSP tmp_53_reg_5343_reg, operation Mode is: ((A:0x3f1)*B)'.
DSP Report: register tmp_53_reg_5343_reg is absorbed into DSP tmp_53_reg_5343_reg.
DSP Report: operator mul_9ns_11ns_19_1_1_U407/tmp_product is absorbed into DSP tmp_53_reg_5343_reg.
DSP Report: Generating DSP mac_muladd_16s_16s_31ns_31_4_1_U437/srcnn_mac_muladd_16s_16s_31ns_31_4_1_DSP48_4_U/p_reg_reg, operation Mode is: (C+(A''*B'')')'.
DSP Report: register mac_muladd_16s_16s_31ns_31_4_1_U437/srcnn_mac_muladd_16s_16s_31ns_31_4_1_DSP48_4_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_31ns_31_4_1_U437/srcnn_mac_muladd_16s_16s_31ns_31_4_1_DSP48_4_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_31ns_31_4_1_U437/srcnn_mac_muladd_16s_16s_31ns_31_4_1_DSP48_4_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_31ns_31_4_1_U437/srcnn_mac_muladd_16s_16s_31ns_31_4_1_DSP48_4_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_31ns_31_4_1_U437/srcnn_mac_muladd_16s_16s_31ns_31_4_1_DSP48_4_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_31ns_31_4_1_U437/srcnn_mac_muladd_16s_16s_31ns_31_4_1_DSP48_4_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_31ns_31_4_1_U437/srcnn_mac_muladd_16s_16s_31ns_31_4_1_DSP48_4_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_31ns_31_4_1_U437/srcnn_mac_muladd_16s_16s_31ns_31_4_1_DSP48_4_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_31ns_31_4_1_U437/srcnn_mac_muladd_16s_16s_31ns_31_4_1_DSP48_4_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_31ns_31_4_1_U437/srcnn_mac_muladd_16s_16s_31ns_31_4_1_DSP48_4_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_31ns_31_4_1_U437/srcnn_mac_muladd_16s_16s_31ns_31_4_1_DSP48_4_U/m_reg_reg is absorbed into DSP mac_muladd_16s_16s_31ns_31_4_1_U437/srcnn_mac_muladd_16s_16s_31ns_31_4_1_DSP48_4_U/p_reg_reg.
DSP Report: operator mac_muladd_16s_16s_31ns_31_4_1_U437/srcnn_mac_muladd_16s_16s_31ns_31_4_1_DSP48_4_U/p is absorbed into DSP mac_muladd_16s_16s_31ns_31_4_1_U437/srcnn_mac_muladd_16s_16s_31ns_31_4_1_DSP48_4_U/p_reg_reg.
DSP Report: operator mac_muladd_16s_16s_31ns_31_4_1_U437/srcnn_mac_muladd_16s_16s_31ns_31_4_1_DSP48_4_U/m is absorbed into DSP mac_muladd_16s_16s_31ns_31_4_1_U437/srcnn_mac_muladd_16s_16s_31ns_31_4_1_DSP48_4_U/p_reg_reg.
DSP Report: Generating DSP tmp_79_reg_5448_reg, operation Mode is: ((A:0x3f1)*B2)'.
DSP Report: register tmp_79_reg_5448_reg is absorbed into DSP tmp_79_reg_5448_reg.
DSP Report: register tmp_79_reg_5448_reg is absorbed into DSP tmp_79_reg_5448_reg.
DSP Report: operator mul_9ns_11ns_19_1_1_U412/tmp_product is absorbed into DSP tmp_79_reg_5448_reg.
DSP Report: Generating DSP mac_muladd_16s_16s_31ns_31_4_1_U469/srcnn_mac_muladd_16s_16s_31ns_31_4_1_DSP48_4_U/p_reg_reg, operation Mode is: (C'+(A2*B'')')'.
DSP Report: register mac_muladd_16s_16s_31ns_31_4_1_U469/srcnn_mac_muladd_16s_16s_31ns_31_4_1_DSP48_4_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_31ns_31_4_1_U469/srcnn_mac_muladd_16s_16s_31ns_31_4_1_DSP48_4_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_31ns_31_4_1_U469/srcnn_mac_muladd_16s_16s_31ns_31_4_1_DSP48_4_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_31ns_31_4_1_U469/srcnn_mac_muladd_16s_16s_31ns_31_4_1_DSP48_4_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_31ns_31_4_1_U469/srcnn_mac_muladd_16s_16s_31ns_31_4_1_DSP48_4_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_31ns_31_4_1_U469/srcnn_mac_muladd_16s_16s_31ns_31_4_1_DSP48_4_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_31ns_31_4_1_U469/srcnn_mac_muladd_16s_16s_31ns_31_4_1_DSP48_4_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_31ns_31_4_1_U469/srcnn_mac_muladd_16s_16s_31ns_31_4_1_DSP48_4_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_31ns_31_4_1_U469/srcnn_mac_muladd_16s_16s_31ns_31_4_1_DSP48_4_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_31ns_31_4_1_U469/srcnn_mac_muladd_16s_16s_31ns_31_4_1_DSP48_4_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_31ns_31_4_1_U469/srcnn_mac_muladd_16s_16s_31ns_31_4_1_DSP48_4_U/m_reg_reg is absorbed into DSP mac_muladd_16s_16s_31ns_31_4_1_U469/srcnn_mac_muladd_16s_16s_31ns_31_4_1_DSP48_4_U/p_reg_reg.
DSP Report: operator mac_muladd_16s_16s_31ns_31_4_1_U469/srcnn_mac_muladd_16s_16s_31ns_31_4_1_DSP48_4_U/p is absorbed into DSP mac_muladd_16s_16s_31ns_31_4_1_U469/srcnn_mac_muladd_16s_16s_31ns_31_4_1_DSP48_4_U/p_reg_reg.
DSP Report: operator mac_muladd_16s_16s_31ns_31_4_1_U469/srcnn_mac_muladd_16s_16s_31ns_31_4_1_DSP48_4_U/m is absorbed into DSP mac_muladd_16s_16s_31ns_31_4_1_U469/srcnn_mac_muladd_16s_16s_31ns_31_4_1_DSP48_4_U/p_reg_reg.
DSP Report: Generating DSP tmp_82_reg_5606_reg, operation Mode is: (A2*B)'.
DSP Report: register sext_ln56_6_reg_5516_reg is absorbed into DSP tmp_82_reg_5606_reg.
DSP Report: register tmp_82_reg_5606_reg is absorbed into DSP tmp_82_reg_5606_reg.
DSP Report: operator mul_16s_16s_31_1_1_U416/tmp_product is absorbed into DSP tmp_82_reg_5606_reg.
DSP Report: Generating DSP mac_muladd_16s_16s_31ns_31_4_1_U441/srcnn_mac_muladd_16s_16s_31ns_31_4_1_DSP48_4_U/p_reg_reg, operation Mode is: (C+(A2*B'')')'.
DSP Report: register mac_muladd_16s_16s_31ns_31_4_1_U441/srcnn_mac_muladd_16s_16s_31ns_31_4_1_DSP48_4_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_31ns_31_4_1_U441/srcnn_mac_muladd_16s_16s_31ns_31_4_1_DSP48_4_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_31ns_31_4_1_U441/srcnn_mac_muladd_16s_16s_31ns_31_4_1_DSP48_4_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_31ns_31_4_1_U441/srcnn_mac_muladd_16s_16s_31ns_31_4_1_DSP48_4_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_31ns_31_4_1_U441/srcnn_mac_muladd_16s_16s_31ns_31_4_1_DSP48_4_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_31ns_31_4_1_U441/srcnn_mac_muladd_16s_16s_31ns_31_4_1_DSP48_4_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_31ns_31_4_1_U441/srcnn_mac_muladd_16s_16s_31ns_31_4_1_DSP48_4_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_31ns_31_4_1_U441/srcnn_mac_muladd_16s_16s_31ns_31_4_1_DSP48_4_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_31ns_31_4_1_U441/srcnn_mac_muladd_16s_16s_31ns_31_4_1_DSP48_4_U/m_reg_reg is absorbed into DSP mac_muladd_16s_16s_31ns_31_4_1_U441/srcnn_mac_muladd_16s_16s_31ns_31_4_1_DSP48_4_U/p_reg_reg.
DSP Report: operator mac_muladd_16s_16s_31ns_31_4_1_U441/srcnn_mac_muladd_16s_16s_31ns_31_4_1_DSP48_4_U/p is absorbed into DSP mac_muladd_16s_16s_31ns_31_4_1_U441/srcnn_mac_muladd_16s_16s_31ns_31_4_1_DSP48_4_U/p_reg_reg.
DSP Report: operator mac_muladd_16s_16s_31ns_31_4_1_U441/srcnn_mac_muladd_16s_16s_31ns_31_4_1_DSP48_4_U/m is absorbed into DSP mac_muladd_16s_16s_31ns_31_4_1_U441/srcnn_mac_muladd_16s_16s_31ns_31_4_1_DSP48_4_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_16s_16s_31ns_31_4_1_U444/srcnn_mac_muladd_16s_16s_31ns_31_4_1_DSP48_4_U/p_reg_reg, operation Mode is: (C+(A''*B'')')'.
DSP Report: register mac_muladd_16s_16s_31ns_31_4_1_U444/srcnn_mac_muladd_16s_16s_31ns_31_4_1_DSP48_4_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_31ns_31_4_1_U444/srcnn_mac_muladd_16s_16s_31ns_31_4_1_DSP48_4_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_31ns_31_4_1_U444/srcnn_mac_muladd_16s_16s_31ns_31_4_1_DSP48_4_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_31ns_31_4_1_U444/srcnn_mac_muladd_16s_16s_31ns_31_4_1_DSP48_4_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_31ns_31_4_1_U444/srcnn_mac_muladd_16s_16s_31ns_31_4_1_DSP48_4_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_31ns_31_4_1_U444/srcnn_mac_muladd_16s_16s_31ns_31_4_1_DSP48_4_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_31ns_31_4_1_U444/srcnn_mac_muladd_16s_16s_31ns_31_4_1_DSP48_4_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_31ns_31_4_1_U444/srcnn_mac_muladd_16s_16s_31ns_31_4_1_DSP48_4_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_31ns_31_4_1_U444/srcnn_mac_muladd_16s_16s_31ns_31_4_1_DSP48_4_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_31ns_31_4_1_U444/srcnn_mac_muladd_16s_16s_31ns_31_4_1_DSP48_4_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_31ns_31_4_1_U444/srcnn_mac_muladd_16s_16s_31ns_31_4_1_DSP48_4_U/m_reg_reg is absorbed into DSP mac_muladd_16s_16s_31ns_31_4_1_U444/srcnn_mac_muladd_16s_16s_31ns_31_4_1_DSP48_4_U/p_reg_reg.
DSP Report: operator mac_muladd_16s_16s_31ns_31_4_1_U444/srcnn_mac_muladd_16s_16s_31ns_31_4_1_DSP48_4_U/p is absorbed into DSP mac_muladd_16s_16s_31ns_31_4_1_U444/srcnn_mac_muladd_16s_16s_31ns_31_4_1_DSP48_4_U/p_reg_reg.
DSP Report: operator mac_muladd_16s_16s_31ns_31_4_1_U444/srcnn_mac_muladd_16s_16s_31ns_31_4_1_DSP48_4_U/m is absorbed into DSP mac_muladd_16s_16s_31ns_31_4_1_U444/srcnn_mac_muladd_16s_16s_31ns_31_4_1_DSP48_4_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_16s_16s_31ns_31_4_1_U448/srcnn_mac_muladd_16s_16s_31ns_31_4_1_DSP48_4_U/p_reg_reg, operation Mode is: (C+(A''*B'')')'.
DSP Report: register mac_muladd_16s_16s_31ns_31_4_1_U448/srcnn_mac_muladd_16s_16s_31ns_31_4_1_DSP48_4_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_31ns_31_4_1_U448/srcnn_mac_muladd_16s_16s_31ns_31_4_1_DSP48_4_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_31ns_31_4_1_U448/srcnn_mac_muladd_16s_16s_31ns_31_4_1_DSP48_4_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_31ns_31_4_1_U448/srcnn_mac_muladd_16s_16s_31ns_31_4_1_DSP48_4_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_31ns_31_4_1_U448/srcnn_mac_muladd_16s_16s_31ns_31_4_1_DSP48_4_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_31ns_31_4_1_U448/srcnn_mac_muladd_16s_16s_31ns_31_4_1_DSP48_4_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_31ns_31_4_1_U448/srcnn_mac_muladd_16s_16s_31ns_31_4_1_DSP48_4_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_31ns_31_4_1_U448/srcnn_mac_muladd_16s_16s_31ns_31_4_1_DSP48_4_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_31ns_31_4_1_U448/srcnn_mac_muladd_16s_16s_31ns_31_4_1_DSP48_4_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_31ns_31_4_1_U448/srcnn_mac_muladd_16s_16s_31ns_31_4_1_DSP48_4_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_31ns_31_4_1_U448/srcnn_mac_muladd_16s_16s_31ns_31_4_1_DSP48_4_U/m_reg_reg is absorbed into DSP mac_muladd_16s_16s_31ns_31_4_1_U448/srcnn_mac_muladd_16s_16s_31ns_31_4_1_DSP48_4_U/p_reg_reg.
DSP Report: operator mac_muladd_16s_16s_31ns_31_4_1_U448/srcnn_mac_muladd_16s_16s_31ns_31_4_1_DSP48_4_U/p is absorbed into DSP mac_muladd_16s_16s_31ns_31_4_1_U448/srcnn_mac_muladd_16s_16s_31ns_31_4_1_DSP48_4_U/p_reg_reg.
DSP Report: operator mac_muladd_16s_16s_31ns_31_4_1_U448/srcnn_mac_muladd_16s_16s_31ns_31_4_1_DSP48_4_U/m is absorbed into DSP mac_muladd_16s_16s_31ns_31_4_1_U448/srcnn_mac_muladd_16s_16s_31ns_31_4_1_DSP48_4_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_16s_16s_31ns_31_4_1_U470/srcnn_mac_muladd_16s_16s_31ns_31_4_1_DSP48_4_U/p_reg_reg, operation Mode is: (C'+(A2*B'')')'.
DSP Report: register mac_muladd_16s_16s_31ns_31_4_1_U470/srcnn_mac_muladd_16s_16s_31ns_31_4_1_DSP48_4_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_31ns_31_4_1_U470/srcnn_mac_muladd_16s_16s_31ns_31_4_1_DSP48_4_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_31ns_31_4_1_U470/srcnn_mac_muladd_16s_16s_31ns_31_4_1_DSP48_4_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_31ns_31_4_1_U470/srcnn_mac_muladd_16s_16s_31ns_31_4_1_DSP48_4_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_31ns_31_4_1_U470/srcnn_mac_muladd_16s_16s_31ns_31_4_1_DSP48_4_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_31ns_31_4_1_U470/srcnn_mac_muladd_16s_16s_31ns_31_4_1_DSP48_4_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_31ns_31_4_1_U470/srcnn_mac_muladd_16s_16s_31ns_31_4_1_DSP48_4_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_31ns_31_4_1_U470/srcnn_mac_muladd_16s_16s_31ns_31_4_1_DSP48_4_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_31ns_31_4_1_U470/srcnn_mac_muladd_16s_16s_31ns_31_4_1_DSP48_4_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_31ns_31_4_1_U470/srcnn_mac_muladd_16s_16s_31ns_31_4_1_DSP48_4_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_31ns_31_4_1_U470/srcnn_mac_muladd_16s_16s_31ns_31_4_1_DSP48_4_U/m_reg_reg is absorbed into DSP mac_muladd_16s_16s_31ns_31_4_1_U470/srcnn_mac_muladd_16s_16s_31ns_31_4_1_DSP48_4_U/p_reg_reg.
DSP Report: operator mac_muladd_16s_16s_31ns_31_4_1_U470/srcnn_mac_muladd_16s_16s_31ns_31_4_1_DSP48_4_U/p is absorbed into DSP mac_muladd_16s_16s_31ns_31_4_1_U470/srcnn_mac_muladd_16s_16s_31ns_31_4_1_DSP48_4_U/p_reg_reg.
DSP Report: operator mac_muladd_16s_16s_31ns_31_4_1_U470/srcnn_mac_muladd_16s_16s_31ns_31_4_1_DSP48_4_U/m is absorbed into DSP mac_muladd_16s_16s_31ns_31_4_1_U470/srcnn_mac_muladd_16s_16s_31ns_31_4_1_DSP48_4_U/p_reg_reg.
DSP Report: Generating DSP tmp_87_reg_5878_reg, operation Mode is: (A2*B)'.
DSP Report: register sext_ln56_11_reg_5754_reg is absorbed into DSP tmp_87_reg_5878_reg.
DSP Report: register tmp_87_reg_5878_reg is absorbed into DSP tmp_87_reg_5878_reg.
DSP Report: operator mul_16s_16s_31_1_1_U420/tmp_product is absorbed into DSP tmp_87_reg_5878_reg.
DSP Report: Generating DSP mac_muladd_16s_16s_31ns_31_4_1_U449/srcnn_mac_muladd_16s_16s_31ns_31_4_1_DSP48_4_U/p_reg_reg, operation Mode is: (C+(A2*B'')')'.
DSP Report: register mac_muladd_16s_16s_31ns_31_4_1_U449/srcnn_mac_muladd_16s_16s_31ns_31_4_1_DSP48_4_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_31ns_31_4_1_U449/srcnn_mac_muladd_16s_16s_31ns_31_4_1_DSP48_4_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_31ns_31_4_1_U449/srcnn_mac_muladd_16s_16s_31ns_31_4_1_DSP48_4_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_31ns_31_4_1_U449/srcnn_mac_muladd_16s_16s_31ns_31_4_1_DSP48_4_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_31ns_31_4_1_U449/srcnn_mac_muladd_16s_16s_31ns_31_4_1_DSP48_4_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_31ns_31_4_1_U449/srcnn_mac_muladd_16s_16s_31ns_31_4_1_DSP48_4_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_31ns_31_4_1_U449/srcnn_mac_muladd_16s_16s_31ns_31_4_1_DSP48_4_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_31ns_31_4_1_U449/srcnn_mac_muladd_16s_16s_31ns_31_4_1_DSP48_4_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_31ns_31_4_1_U449/srcnn_mac_muladd_16s_16s_31ns_31_4_1_DSP48_4_U/m_reg_reg is absorbed into DSP mac_muladd_16s_16s_31ns_31_4_1_U449/srcnn_mac_muladd_16s_16s_31ns_31_4_1_DSP48_4_U/p_reg_reg.
DSP Report: operator mac_muladd_16s_16s_31ns_31_4_1_U449/srcnn_mac_muladd_16s_16s_31ns_31_4_1_DSP48_4_U/p is absorbed into DSP mac_muladd_16s_16s_31ns_31_4_1_U449/srcnn_mac_muladd_16s_16s_31ns_31_4_1_DSP48_4_U/p_reg_reg.
DSP Report: operator mac_muladd_16s_16s_31ns_31_4_1_U449/srcnn_mac_muladd_16s_16s_31ns_31_4_1_DSP48_4_U/m is absorbed into DSP mac_muladd_16s_16s_31ns_31_4_1_U449/srcnn_mac_muladd_16s_16s_31ns_31_4_1_DSP48_4_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_16s_16s_31ns_31_4_1_U451/srcnn_mac_muladd_16s_16s_31ns_31_4_1_DSP48_4_U/p_reg_reg, operation Mode is: (C+(A2*B'')')'.
DSP Report: register mac_muladd_16s_16s_31ns_31_4_1_U451/srcnn_mac_muladd_16s_16s_31ns_31_4_1_DSP48_4_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_31ns_31_4_1_U451/srcnn_mac_muladd_16s_16s_31ns_31_4_1_DSP48_4_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_31ns_31_4_1_U451/srcnn_mac_muladd_16s_16s_31ns_31_4_1_DSP48_4_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_31ns_31_4_1_U451/srcnn_mac_muladd_16s_16s_31ns_31_4_1_DSP48_4_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_31ns_31_4_1_U451/srcnn_mac_muladd_16s_16s_31ns_31_4_1_DSP48_4_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_31ns_31_4_1_U451/srcnn_mac_muladd_16s_16s_31ns_31_4_1_DSP48_4_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_31ns_31_4_1_U451/srcnn_mac_muladd_16s_16s_31ns_31_4_1_DSP48_4_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_31ns_31_4_1_U451/srcnn_mac_muladd_16s_16s_31ns_31_4_1_DSP48_4_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_31ns_31_4_1_U433/srcnn_mac_muladd_16s_16s_31ns_31_4_1_DSP48_4_U/m_reg_reg is absorbed into DSP mac_muladd_16s_16s_31ns_31_4_1_U451/srcnn_mac_muladd_16s_16s_31ns_31_4_1_DSP48_4_U/p_reg_reg.
DSP Report: operator mac_muladd_16s_16s_31ns_31_4_1_U451/srcnn_mac_muladd_16s_16s_31ns_31_4_1_DSP48_4_U/p is absorbed into DSP mac_muladd_16s_16s_31ns_31_4_1_U451/srcnn_mac_muladd_16s_16s_31ns_31_4_1_DSP48_4_U/p_reg_reg.
DSP Report: operator mac_muladd_16s_16s_31ns_31_4_1_U433/srcnn_mac_muladd_16s_16s_31ns_31_4_1_DSP48_4_U/m is absorbed into DSP mac_muladd_16s_16s_31ns_31_4_1_U451/srcnn_mac_muladd_16s_16s_31ns_31_4_1_DSP48_4_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_16s_16s_31ns_31_4_1_U455/srcnn_mac_muladd_16s_16s_31ns_31_4_1_DSP48_4_U/p_reg_reg, operation Mode is: (C+(A''*B'')')'.
DSP Report: register mac_muladd_16s_16s_31ns_31_4_1_U455/srcnn_mac_muladd_16s_16s_31ns_31_4_1_DSP48_4_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_31ns_31_4_1_U455/srcnn_mac_muladd_16s_16s_31ns_31_4_1_DSP48_4_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_31ns_31_4_1_U455/srcnn_mac_muladd_16s_16s_31ns_31_4_1_DSP48_4_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_31ns_31_4_1_U455/srcnn_mac_muladd_16s_16s_31ns_31_4_1_DSP48_4_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_31ns_31_4_1_U455/srcnn_mac_muladd_16s_16s_31ns_31_4_1_DSP48_4_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_31ns_31_4_1_U455/srcnn_mac_muladd_16s_16s_31ns_31_4_1_DSP48_4_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_31ns_31_4_1_U455/srcnn_mac_muladd_16s_16s_31ns_31_4_1_DSP48_4_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_31ns_31_4_1_U455/srcnn_mac_muladd_16s_16s_31ns_31_4_1_DSP48_4_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_31ns_31_4_1_U455/srcnn_mac_muladd_16s_16s_31ns_31_4_1_DSP48_4_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_31ns_31_4_1_U455/srcnn_mac_muladd_16s_16s_31ns_31_4_1_DSP48_4_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_31ns_31_4_1_U437/srcnn_mac_muladd_16s_16s_31ns_31_4_1_DSP48_4_U/m_reg_reg is absorbed into DSP mac_muladd_16s_16s_31ns_31_4_1_U455/srcnn_mac_muladd_16s_16s_31ns_31_4_1_DSP48_4_U/p_reg_reg.
DSP Report: operator mac_muladd_16s_16s_31ns_31_4_1_U455/srcnn_mac_muladd_16s_16s_31ns_31_4_1_DSP48_4_U/p is absorbed into DSP mac_muladd_16s_16s_31ns_31_4_1_U455/srcnn_mac_muladd_16s_16s_31ns_31_4_1_DSP48_4_U/p_reg_reg.
DSP Report: operator mac_muladd_16s_16s_31ns_31_4_1_U437/srcnn_mac_muladd_16s_16s_31ns_31_4_1_DSP48_4_U/m is absorbed into DSP mac_muladd_16s_16s_31ns_31_4_1_U455/srcnn_mac_muladd_16s_16s_31ns_31_4_1_DSP48_4_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_16s_16s_31ns_31_4_1_U478/srcnn_mac_muladd_16s_16s_31ns_31_4_1_DSP48_4_U/p_reg_reg, operation Mode is: (C'+(A2*B'')')'.
DSP Report: register mac_muladd_16s_16s_31ns_31_4_1_U478/srcnn_mac_muladd_16s_16s_31ns_31_4_1_DSP48_4_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_31ns_31_4_1_U478/srcnn_mac_muladd_16s_16s_31ns_31_4_1_DSP48_4_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_31ns_31_4_1_U478/srcnn_mac_muladd_16s_16s_31ns_31_4_1_DSP48_4_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_31ns_31_4_1_U478/srcnn_mac_muladd_16s_16s_31ns_31_4_1_DSP48_4_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_31ns_31_4_1_U478/srcnn_mac_muladd_16s_16s_31ns_31_4_1_DSP48_4_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_31ns_31_4_1_U478/srcnn_mac_muladd_16s_16s_31ns_31_4_1_DSP48_4_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_31ns_31_4_1_U478/srcnn_mac_muladd_16s_16s_31ns_31_4_1_DSP48_4_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_31ns_31_4_1_U478/srcnn_mac_muladd_16s_16s_31ns_31_4_1_DSP48_4_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_31ns_31_4_1_U478/srcnn_mac_muladd_16s_16s_31ns_31_4_1_DSP48_4_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_31ns_31_4_1_U478/srcnn_mac_muladd_16s_16s_31ns_31_4_1_DSP48_4_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_31ns_31_4_1_U478/srcnn_mac_muladd_16s_16s_31ns_31_4_1_DSP48_4_U/m_reg_reg is absorbed into DSP mac_muladd_16s_16s_31ns_31_4_1_U478/srcnn_mac_muladd_16s_16s_31ns_31_4_1_DSP48_4_U/p_reg_reg.
DSP Report: operator mac_muladd_16s_16s_31ns_31_4_1_U478/srcnn_mac_muladd_16s_16s_31ns_31_4_1_DSP48_4_U/p is absorbed into DSP mac_muladd_16s_16s_31ns_31_4_1_U478/srcnn_mac_muladd_16s_16s_31ns_31_4_1_DSP48_4_U/p_reg_reg.
DSP Report: operator mac_muladd_16s_16s_31ns_31_4_1_U478/srcnn_mac_muladd_16s_16s_31ns_31_4_1_DSP48_4_U/m is absorbed into DSP mac_muladd_16s_16s_31ns_31_4_1_U478/srcnn_mac_muladd_16s_16s_31ns_31_4_1_DSP48_4_U/p_reg_reg.
DSP Report: Generating DSP tmp_92_reg_6063_reg, operation Mode is: (A2*B)'.
DSP Report: register sext_ln56_16_reg_5954_reg is absorbed into DSP tmp_92_reg_6063_reg.
DSP Report: register tmp_92_reg_6063_reg is absorbed into DSP tmp_92_reg_6063_reg.
DSP Report: operator mul_16s_16s_31_1_1_U423/tmp_product is absorbed into DSP tmp_92_reg_6063_reg.
DSP Report: Generating DSP mac_muladd_16s_16s_31ns_31_4_1_U459/srcnn_mac_muladd_16s_16s_31ns_31_4_1_DSP48_4_U/p_reg_reg, operation Mode is: (C+(A2*B'')')'.
DSP Report: register mac_muladd_16s_16s_31ns_31_4_1_U459/srcnn_mac_muladd_16s_16s_31ns_31_4_1_DSP48_4_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_31ns_31_4_1_U459/srcnn_mac_muladd_16s_16s_31ns_31_4_1_DSP48_4_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_31ns_31_4_1_U459/srcnn_mac_muladd_16s_16s_31ns_31_4_1_DSP48_4_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_31ns_31_4_1_U459/srcnn_mac_muladd_16s_16s_31ns_31_4_1_DSP48_4_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_31ns_31_4_1_U459/srcnn_mac_muladd_16s_16s_31ns_31_4_1_DSP48_4_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_31ns_31_4_1_U459/srcnn_mac_muladd_16s_16s_31ns_31_4_1_DSP48_4_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_31ns_31_4_1_U459/srcnn_mac_muladd_16s_16s_31ns_31_4_1_DSP48_4_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_31ns_31_4_1_U459/srcnn_mac_muladd_16s_16s_31ns_31_4_1_DSP48_4_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_31ns_31_4_1_U459/srcnn_mac_muladd_16s_16s_31ns_31_4_1_DSP48_4_U/m_reg_reg is absorbed into DSP mac_muladd_16s_16s_31ns_31_4_1_U459/srcnn_mac_muladd_16s_16s_31ns_31_4_1_DSP48_4_U/p_reg_reg.
DSP Report: operator mac_muladd_16s_16s_31ns_31_4_1_U459/srcnn_mac_muladd_16s_16s_31ns_31_4_1_DSP48_4_U/p is absorbed into DSP mac_muladd_16s_16s_31ns_31_4_1_U459/srcnn_mac_muladd_16s_16s_31ns_31_4_1_DSP48_4_U/p_reg_reg.
DSP Report: operator mac_muladd_16s_16s_31ns_31_4_1_U459/srcnn_mac_muladd_16s_16s_31ns_31_4_1_DSP48_4_U/m is absorbed into DSP mac_muladd_16s_16s_31ns_31_4_1_U459/srcnn_mac_muladd_16s_16s_31ns_31_4_1_DSP48_4_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_16s_16s_31ns_31_4_1_U462/srcnn_mac_muladd_16s_16s_31ns_31_4_1_DSP48_4_U/p_reg_reg, operation Mode is: (C+(A''*B'')')'.
DSP Report: register mac_muladd_16s_16s_31ns_31_4_1_U462/srcnn_mac_muladd_16s_16s_31ns_31_4_1_DSP48_4_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_31ns_31_4_1_U462/srcnn_mac_muladd_16s_16s_31ns_31_4_1_DSP48_4_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_31ns_31_4_1_U462/srcnn_mac_muladd_16s_16s_31ns_31_4_1_DSP48_4_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_31ns_31_4_1_U462/srcnn_mac_muladd_16s_16s_31ns_31_4_1_DSP48_4_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_31ns_31_4_1_U462/srcnn_mac_muladd_16s_16s_31ns_31_4_1_DSP48_4_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_31ns_31_4_1_U462/srcnn_mac_muladd_16s_16s_31ns_31_4_1_DSP48_4_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_31ns_31_4_1_U462/srcnn_mac_muladd_16s_16s_31ns_31_4_1_DSP48_4_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_31ns_31_4_1_U462/srcnn_mac_muladd_16s_16s_31ns_31_4_1_DSP48_4_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_31ns_31_4_1_U462/srcnn_mac_muladd_16s_16s_31ns_31_4_1_DSP48_4_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_31ns_31_4_1_U462/srcnn_mac_muladd_16s_16s_31ns_31_4_1_DSP48_4_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_31ns_31_4_1_U462/srcnn_mac_muladd_16s_16s_31ns_31_4_1_DSP48_4_U/m_reg_reg is absorbed into DSP mac_muladd_16s_16s_31ns_31_4_1_U462/srcnn_mac_muladd_16s_16s_31ns_31_4_1_DSP48_4_U/p_reg_reg.
DSP Report: operator mac_muladd_16s_16s_31ns_31_4_1_U462/srcnn_mac_muladd_16s_16s_31ns_31_4_1_DSP48_4_U/p is absorbed into DSP mac_muladd_16s_16s_31ns_31_4_1_U462/srcnn_mac_muladd_16s_16s_31ns_31_4_1_DSP48_4_U/p_reg_reg.
DSP Report: operator mac_muladd_16s_16s_31ns_31_4_1_U462/srcnn_mac_muladd_16s_16s_31ns_31_4_1_DSP48_4_U/m is absorbed into DSP mac_muladd_16s_16s_31ns_31_4_1_U462/srcnn_mac_muladd_16s_16s_31ns_31_4_1_DSP48_4_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_16s_16s_31ns_31_4_1_U465/srcnn_mac_muladd_16s_16s_31ns_31_4_1_DSP48_4_U/p_reg_reg, operation Mode is: (C+(A''*B'')')'.
DSP Report: register mac_muladd_16s_16s_31ns_31_4_1_U465/srcnn_mac_muladd_16s_16s_31ns_31_4_1_DSP48_4_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_31ns_31_4_1_U465/srcnn_mac_muladd_16s_16s_31ns_31_4_1_DSP48_4_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_31ns_31_4_1_U465/srcnn_mac_muladd_16s_16s_31ns_31_4_1_DSP48_4_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_31ns_31_4_1_U465/srcnn_mac_muladd_16s_16s_31ns_31_4_1_DSP48_4_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_31ns_31_4_1_U465/srcnn_mac_muladd_16s_16s_31ns_31_4_1_DSP48_4_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_31ns_31_4_1_U465/srcnn_mac_muladd_16s_16s_31ns_31_4_1_DSP48_4_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_31ns_31_4_1_U465/srcnn_mac_muladd_16s_16s_31ns_31_4_1_DSP48_4_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_31ns_31_4_1_U465/srcnn_mac_muladd_16s_16s_31ns_31_4_1_DSP48_4_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_31ns_31_4_1_U465/srcnn_mac_muladd_16s_16s_31ns_31_4_1_DSP48_4_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_31ns_31_4_1_U465/srcnn_mac_muladd_16s_16s_31ns_31_4_1_DSP48_4_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_31ns_31_4_1_U465/srcnn_mac_muladd_16s_16s_31ns_31_4_1_DSP48_4_U/m_reg_reg is absorbed into DSP mac_muladd_16s_16s_31ns_31_4_1_U465/srcnn_mac_muladd_16s_16s_31ns_31_4_1_DSP48_4_U/p_reg_reg.
DSP Report: operator mac_muladd_16s_16s_31ns_31_4_1_U465/srcnn_mac_muladd_16s_16s_31ns_31_4_1_DSP48_4_U/p is absorbed into DSP mac_muladd_16s_16s_31ns_31_4_1_U465/srcnn_mac_muladd_16s_16s_31ns_31_4_1_DSP48_4_U/p_reg_reg.
DSP Report: operator mac_muladd_16s_16s_31ns_31_4_1_U465/srcnn_mac_muladd_16s_16s_31ns_31_4_1_DSP48_4_U/m is absorbed into DSP mac_muladd_16s_16s_31ns_31_4_1_U465/srcnn_mac_muladd_16s_16s_31ns_31_4_1_DSP48_4_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_16s_16s_31ns_31_4_1_U481/srcnn_mac_muladd_16s_16s_31ns_31_4_1_DSP48_4_U/p_reg_reg, operation Mode is: (C'+(A2*B'')')'.
DSP Report: register mac_muladd_16s_16s_31ns_31_4_1_U481/srcnn_mac_muladd_16s_16s_31ns_31_4_1_DSP48_4_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_31ns_31_4_1_U481/srcnn_mac_muladd_16s_16s_31ns_31_4_1_DSP48_4_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_31ns_31_4_1_U481/srcnn_mac_muladd_16s_16s_31ns_31_4_1_DSP48_4_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_31ns_31_4_1_U481/srcnn_mac_muladd_16s_16s_31ns_31_4_1_DSP48_4_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_31ns_31_4_1_U481/srcnn_mac_muladd_16s_16s_31ns_31_4_1_DSP48_4_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_31ns_31_4_1_U481/srcnn_mac_muladd_16s_16s_31ns_31_4_1_DSP48_4_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_31ns_31_4_1_U481/srcnn_mac_muladd_16s_16s_31ns_31_4_1_DSP48_4_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_31ns_31_4_1_U481/srcnn_mac_muladd_16s_16s_31ns_31_4_1_DSP48_4_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_31ns_31_4_1_U481/srcnn_mac_muladd_16s_16s_31ns_31_4_1_DSP48_4_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_31ns_31_4_1_U481/srcnn_mac_muladd_16s_16s_31ns_31_4_1_DSP48_4_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_31ns_31_4_1_U481/srcnn_mac_muladd_16s_16s_31ns_31_4_1_DSP48_4_U/m_reg_reg is absorbed into DSP mac_muladd_16s_16s_31ns_31_4_1_U481/srcnn_mac_muladd_16s_16s_31ns_31_4_1_DSP48_4_U/p_reg_reg.
DSP Report: operator mac_muladd_16s_16s_31ns_31_4_1_U481/srcnn_mac_muladd_16s_16s_31ns_31_4_1_DSP48_4_U/p is absorbed into DSP mac_muladd_16s_16s_31ns_31_4_1_U481/srcnn_mac_muladd_16s_16s_31ns_31_4_1_DSP48_4_U/p_reg_reg.
DSP Report: operator mac_muladd_16s_16s_31ns_31_4_1_U481/srcnn_mac_muladd_16s_16s_31ns_31_4_1_DSP48_4_U/m is absorbed into DSP mac_muladd_16s_16s_31ns_31_4_1_U481/srcnn_mac_muladd_16s_16s_31ns_31_4_1_DSP48_4_U/p_reg_reg.
DSP Report: Generating DSP tmp_97_reg_6305_reg, operation Mode is: (A2*B)'.
DSP Report: register tmp_33_reg_6196_reg is absorbed into DSP tmp_97_reg_6305_reg.
DSP Report: register tmp_97_reg_6305_reg is absorbed into DSP tmp_97_reg_6305_reg.
DSP Report: operator mul_16s_16s_31_1_1_U426/tmp_product is absorbed into DSP tmp_97_reg_6305_reg.
DSP Report: Generating DSP mac_muladd_16s_16s_31ns_31_4_1_U466/srcnn_mac_muladd_16s_16s_31ns_31_4_1_DSP48_4_U/p_reg_reg, operation Mode is: (C+(A2*B'')')'.
DSP Report: register mac_muladd_16s_16s_31ns_31_4_1_U466/srcnn_mac_muladd_16s_16s_31ns_31_4_1_DSP48_4_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_31ns_31_4_1_U466/srcnn_mac_muladd_16s_16s_31ns_31_4_1_DSP48_4_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_31ns_31_4_1_U466/srcnn_mac_muladd_16s_16s_31ns_31_4_1_DSP48_4_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_31ns_31_4_1_U466/srcnn_mac_muladd_16s_16s_31ns_31_4_1_DSP48_4_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_31ns_31_4_1_U466/srcnn_mac_muladd_16s_16s_31ns_31_4_1_DSP48_4_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_31ns_31_4_1_U466/srcnn_mac_muladd_16s_16s_31ns_31_4_1_DSP48_4_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_31ns_31_4_1_U466/srcnn_mac_muladd_16s_16s_31ns_31_4_1_DSP48_4_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_31ns_31_4_1_U466/srcnn_mac_muladd_16s_16s_31ns_31_4_1_DSP48_4_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_31ns_31_4_1_U449/srcnn_mac_muladd_16s_16s_31ns_31_4_1_DSP48_4_U/m_reg_reg is absorbed into DSP mac_muladd_16s_16s_31ns_31_4_1_U466/srcnn_mac_muladd_16s_16s_31ns_31_4_1_DSP48_4_U/p_reg_reg.
DSP Report: operator mac_muladd_16s_16s_31ns_31_4_1_U466/srcnn_mac_muladd_16s_16s_31ns_31_4_1_DSP48_4_U/p is absorbed into DSP mac_muladd_16s_16s_31ns_31_4_1_U466/srcnn_mac_muladd_16s_16s_31ns_31_4_1_DSP48_4_U/p_reg_reg.
DSP Report: operator mac_muladd_16s_16s_31ns_31_4_1_U449/srcnn_mac_muladd_16s_16s_31ns_31_4_1_DSP48_4_U/m is absorbed into DSP mac_muladd_16s_16s_31ns_31_4_1_U466/srcnn_mac_muladd_16s_16s_31ns_31_4_1_DSP48_4_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_16s_16s_31ns_31_4_1_U467/srcnn_mac_muladd_16s_16s_31ns_31_4_1_DSP48_4_U/p_reg_reg, operation Mode is: (C+(A2*B'')')'.
DSP Report: register mac_muladd_16s_16s_31ns_31_4_1_U467/srcnn_mac_muladd_16s_16s_31ns_31_4_1_DSP48_4_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_31ns_31_4_1_U467/srcnn_mac_muladd_16s_16s_31ns_31_4_1_DSP48_4_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_31ns_31_4_1_U467/srcnn_mac_muladd_16s_16s_31ns_31_4_1_DSP48_4_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_31ns_31_4_1_U467/srcnn_mac_muladd_16s_16s_31ns_31_4_1_DSP48_4_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_31ns_31_4_1_U467/srcnn_mac_muladd_16s_16s_31ns_31_4_1_DSP48_4_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_31ns_31_4_1_U467/srcnn_mac_muladd_16s_16s_31ns_31_4_1_DSP48_4_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_31ns_31_4_1_U467/srcnn_mac_muladd_16s_16s_31ns_31_4_1_DSP48_4_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_31ns_31_4_1_U467/srcnn_mac_muladd_16s_16s_31ns_31_4_1_DSP48_4_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_31ns_31_4_1_U433/srcnn_mac_muladd_16s_16s_31ns_31_4_1_DSP48_4_U/m_reg_reg is absorbed into DSP mac_muladd_16s_16s_31ns_31_4_1_U467/srcnn_mac_muladd_16s_16s_31ns_31_4_1_DSP48_4_U/p_reg_reg.
DSP Report: operator mac_muladd_16s_16s_31ns_31_4_1_U467/srcnn_mac_muladd_16s_16s_31ns_31_4_1_DSP48_4_U/p is absorbed into DSP mac_muladd_16s_16s_31ns_31_4_1_U467/srcnn_mac_muladd_16s_16s_31ns_31_4_1_DSP48_4_U/p_reg_reg.
DSP Report: operator mac_muladd_16s_16s_31ns_31_4_1_U433/srcnn_mac_muladd_16s_16s_31ns_31_4_1_DSP48_4_U/m is absorbed into DSP mac_muladd_16s_16s_31ns_31_4_1_U467/srcnn_mac_muladd_16s_16s_31ns_31_4_1_DSP48_4_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_16s_16s_31ns_31_4_1_U473/srcnn_mac_muladd_16s_16s_31ns_31_4_1_DSP48_4_U/p_reg_reg, operation Mode is: (C'+(A''*B'')')'.
DSP Report: register mac_muladd_16s_16s_31ns_31_4_1_U473/srcnn_mac_muladd_16s_16s_31ns_31_4_1_DSP48_4_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_31ns_31_4_1_U473/srcnn_mac_muladd_16s_16s_31ns_31_4_1_DSP48_4_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_31ns_31_4_1_U473/srcnn_mac_muladd_16s_16s_31ns_31_4_1_DSP48_4_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_31ns_31_4_1_U473/srcnn_mac_muladd_16s_16s_31ns_31_4_1_DSP48_4_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_31ns_31_4_1_U473/srcnn_mac_muladd_16s_16s_31ns_31_4_1_DSP48_4_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_31ns_31_4_1_U473/srcnn_mac_muladd_16s_16s_31ns_31_4_1_DSP48_4_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_31ns_31_4_1_U473/srcnn_mac_muladd_16s_16s_31ns_31_4_1_DSP48_4_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_31ns_31_4_1_U473/srcnn_mac_muladd_16s_16s_31ns_31_4_1_DSP48_4_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_31ns_31_4_1_U473/srcnn_mac_muladd_16s_16s_31ns_31_4_1_DSP48_4_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_31ns_31_4_1_U473/srcnn_mac_muladd_16s_16s_31ns_31_4_1_DSP48_4_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_31ns_31_4_1_U473/srcnn_mac_muladd_16s_16s_31ns_31_4_1_DSP48_4_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_31ns_31_4_1_U473/srcnn_mac_muladd_16s_16s_31ns_31_4_1_DSP48_4_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_31ns_31_4_1_U437/srcnn_mac_muladd_16s_16s_31ns_31_4_1_DSP48_4_U/m_reg_reg is absorbed into DSP mac_muladd_16s_16s_31ns_31_4_1_U473/srcnn_mac_muladd_16s_16s_31ns_31_4_1_DSP48_4_U/p_reg_reg.
DSP Report: operator mac_muladd_16s_16s_31ns_31_4_1_U473/srcnn_mac_muladd_16s_16s_31ns_31_4_1_DSP48_4_U/p is absorbed into DSP mac_muladd_16s_16s_31ns_31_4_1_U473/srcnn_mac_muladd_16s_16s_31ns_31_4_1_DSP48_4_U/p_reg_reg.
DSP Report: operator mac_muladd_16s_16s_31ns_31_4_1_U437/srcnn_mac_muladd_16s_16s_31ns_31_4_1_DSP48_4_U/m is absorbed into DSP mac_muladd_16s_16s_31ns_31_4_1_U473/srcnn_mac_muladd_16s_16s_31ns_31_4_1_DSP48_4_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_16s_16s_31ns_31_4_1_U485/srcnn_mac_muladd_16s_16s_31ns_31_4_1_DSP48_4_U/p_reg_reg, operation Mode is: (C'+(A2*B'')')'.
DSP Report: register mac_muladd_16s_16s_31ns_31_4_1_U485/srcnn_mac_muladd_16s_16s_31ns_31_4_1_DSP48_4_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_31ns_31_4_1_U485/srcnn_mac_muladd_16s_16s_31ns_31_4_1_DSP48_4_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_31ns_31_4_1_U485/srcnn_mac_muladd_16s_16s_31ns_31_4_1_DSP48_4_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_31ns_31_4_1_U485/srcnn_mac_muladd_16s_16s_31ns_31_4_1_DSP48_4_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_31ns_31_4_1_U485/srcnn_mac_muladd_16s_16s_31ns_31_4_1_DSP48_4_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_31ns_31_4_1_U485/srcnn_mac_muladd_16s_16s_31ns_31_4_1_DSP48_4_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_31ns_31_4_1_U485/srcnn_mac_muladd_16s_16s_31ns_31_4_1_DSP48_4_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_31ns_31_4_1_U485/srcnn_mac_muladd_16s_16s_31ns_31_4_1_DSP48_4_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_31ns_31_4_1_U485/srcnn_mac_muladd_16s_16s_31ns_31_4_1_DSP48_4_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_31ns_31_4_1_U485/srcnn_mac_muladd_16s_16s_31ns_31_4_1_DSP48_4_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_31ns_31_4_1_U485/srcnn_mac_muladd_16s_16s_31ns_31_4_1_DSP48_4_U/m_reg_reg is absorbed into DSP mac_muladd_16s_16s_31ns_31_4_1_U485/srcnn_mac_muladd_16s_16s_31ns_31_4_1_DSP48_4_U/p_reg_reg.
DSP Report: operator mac_muladd_16s_16s_31ns_31_4_1_U485/srcnn_mac_muladd_16s_16s_31ns_31_4_1_DSP48_4_U/p is absorbed into DSP mac_muladd_16s_16s_31ns_31_4_1_U485/srcnn_mac_muladd_16s_16s_31ns_31_4_1_DSP48_4_U/p_reg_reg.
DSP Report: operator mac_muladd_16s_16s_31ns_31_4_1_U485/srcnn_mac_muladd_16s_16s_31ns_31_4_1_DSP48_4_U/m is absorbed into DSP mac_muladd_16s_16s_31ns_31_4_1_U485/srcnn_mac_muladd_16s_16s_31ns_31_4_1_DSP48_4_U/p_reg_reg.
DSP Report: Generating DSP mul_16s_16s_31_1_1_U414/tmp_product, operation Mode is: A*B2.
DSP Report: register sext_ln39_reg_5366_reg is absorbed into DSP mul_16s_16s_31_1_1_U414/tmp_product.
DSP Report: operator mul_16s_16s_31_1_1_U414/tmp_product is absorbed into DSP mul_16s_16s_31_1_1_U414/tmp_product.
DSP Report: Generating DSP mac_muladd_16s_16s_31ns_31_4_1_U430/srcnn_mac_muladd_16s_16s_31ns_31_4_1_DSP48_4_U/p_reg_reg, operation Mode is: (C+(A2*B2)')'.
DSP Report: register mac_muladd_16s_16s_31ns_31_4_1_U430/srcnn_mac_muladd_16s_16s_31ns_31_4_1_DSP48_4_U/b_reg_reg is absorbed into DSP mac_muladd_16s_16s_31ns_31_4_1_U430/srcnn_mac_muladd_16s_16s_31ns_31_4_1_DSP48_4_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_31ns_31_4_1_U430/srcnn_mac_muladd_16s_16s_31ns_31_4_1_DSP48_4_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_31ns_31_4_1_U430/srcnn_mac_muladd_16s_16s_31ns_31_4_1_DSP48_4_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_31ns_31_4_1_U430/srcnn_mac_muladd_16s_16s_31ns_31_4_1_DSP48_4_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_31ns_31_4_1_U430/srcnn_mac_muladd_16s_16s_31ns_31_4_1_DSP48_4_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_31ns_31_4_1_U430/srcnn_mac_muladd_16s_16s_31ns_31_4_1_DSP48_4_U/m_reg_reg is absorbed into DSP mac_muladd_16s_16s_31ns_31_4_1_U430/srcnn_mac_muladd_16s_16s_31ns_31_4_1_DSP48_4_U/p_reg_reg.
DSP Report: operator mac_muladd_16s_16s_31ns_31_4_1_U430/srcnn_mac_muladd_16s_16s_31ns_31_4_1_DSP48_4_U/p is absorbed into DSP mac_muladd_16s_16s_31ns_31_4_1_U430/srcnn_mac_muladd_16s_16s_31ns_31_4_1_DSP48_4_U/p_reg_reg.
DSP Report: operator mac_muladd_16s_16s_31ns_31_4_1_U430/srcnn_mac_muladd_16s_16s_31ns_31_4_1_DSP48_4_U/m is absorbed into DSP mac_muladd_16s_16s_31ns_31_4_1_U430/srcnn_mac_muladd_16s_16s_31ns_31_4_1_DSP48_4_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_16s_16s_31ns_31_4_1_U432/srcnn_mac_muladd_16s_16s_31ns_31_4_1_DSP48_4_U/p_reg_reg, operation Mode is: (C+(A''*B'')')'.
DSP Report: register mac_muladd_16s_16s_31ns_31_4_1_U432/srcnn_mac_muladd_16s_16s_31ns_31_4_1_DSP48_4_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_31ns_31_4_1_U432/srcnn_mac_muladd_16s_16s_31ns_31_4_1_DSP48_4_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_31ns_31_4_1_U432/srcnn_mac_muladd_16s_16s_31ns_31_4_1_DSP48_4_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_31ns_31_4_1_U432/srcnn_mac_muladd_16s_16s_31ns_31_4_1_DSP48_4_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_31ns_31_4_1_U432/srcnn_mac_muladd_16s_16s_31ns_31_4_1_DSP48_4_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_31ns_31_4_1_U432/srcnn_mac_muladd_16s_16s_31ns_31_4_1_DSP48_4_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_31ns_31_4_1_U432/srcnn_mac_muladd_16s_16s_31ns_31_4_1_DSP48_4_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_31ns_31_4_1_U432/srcnn_mac_muladd_16s_16s_31ns_31_4_1_DSP48_4_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_31ns_31_4_1_U432/srcnn_mac_muladd_16s_16s_31ns_31_4_1_DSP48_4_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_31ns_31_4_1_U432/srcnn_mac_muladd_16s_16s_31ns_31_4_1_DSP48_4_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_31ns_31_4_1_U432/srcnn_mac_muladd_16s_16s_31ns_31_4_1_DSP48_4_U/m_reg_reg is absorbed into DSP mac_muladd_16s_16s_31ns_31_4_1_U432/srcnn_mac_muladd_16s_16s_31ns_31_4_1_DSP48_4_U/p_reg_reg.
DSP Report: operator mac_muladd_16s_16s_31ns_31_4_1_U432/srcnn_mac_muladd_16s_16s_31ns_31_4_1_DSP48_4_U/p is absorbed into DSP mac_muladd_16s_16s_31ns_31_4_1_U432/srcnn_mac_muladd_16s_16s_31ns_31_4_1_DSP48_4_U/p_reg_reg.
DSP Report: operator mac_muladd_16s_16s_31ns_31_4_1_U432/srcnn_mac_muladd_16s_16s_31ns_31_4_1_DSP48_4_U/m is absorbed into DSP mac_muladd_16s_16s_31ns_31_4_1_U432/srcnn_mac_muladd_16s_16s_31ns_31_4_1_DSP48_4_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_16s_16s_31ns_31_4_1_U435/srcnn_mac_muladd_16s_16s_31ns_31_4_1_DSP48_4_U/p_reg_reg, operation Mode is: (C+(A''*B'')')'.
DSP Report: register mac_muladd_16s_16s_31ns_31_4_1_U435/srcnn_mac_muladd_16s_16s_31ns_31_4_1_DSP48_4_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_31ns_31_4_1_U435/srcnn_mac_muladd_16s_16s_31ns_31_4_1_DSP48_4_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_31ns_31_4_1_U435/srcnn_mac_muladd_16s_16s_31ns_31_4_1_DSP48_4_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_31ns_31_4_1_U435/srcnn_mac_muladd_16s_16s_31ns_31_4_1_DSP48_4_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_31ns_31_4_1_U435/srcnn_mac_muladd_16s_16s_31ns_31_4_1_DSP48_4_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_31ns_31_4_1_U435/srcnn_mac_muladd_16s_16s_31ns_31_4_1_DSP48_4_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_31ns_31_4_1_U435/srcnn_mac_muladd_16s_16s_31ns_31_4_1_DSP48_4_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_31ns_31_4_1_U435/srcnn_mac_muladd_16s_16s_31ns_31_4_1_DSP48_4_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_31ns_31_4_1_U435/srcnn_mac_muladd_16s_16s_31ns_31_4_1_DSP48_4_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_31ns_31_4_1_U435/srcnn_mac_muladd_16s_16s_31ns_31_4_1_DSP48_4_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_31ns_31_4_1_U435/srcnn_mac_muladd_16s_16s_31ns_31_4_1_DSP48_4_U/m_reg_reg is absorbed into DSP mac_muladd_16s_16s_31ns_31_4_1_U435/srcnn_mac_muladd_16s_16s_31ns_31_4_1_DSP48_4_U/p_reg_reg.
DSP Report: operator mac_muladd_16s_16s_31ns_31_4_1_U435/srcnn_mac_muladd_16s_16s_31ns_31_4_1_DSP48_4_U/p is absorbed into DSP mac_muladd_16s_16s_31ns_31_4_1_U435/srcnn_mac_muladd_16s_16s_31ns_31_4_1_DSP48_4_U/p_reg_reg.
DSP Report: operator mac_muladd_16s_16s_31ns_31_4_1_U435/srcnn_mac_muladd_16s_16s_31ns_31_4_1_DSP48_4_U/m is absorbed into DSP mac_muladd_16s_16s_31ns_31_4_1_U435/srcnn_mac_muladd_16s_16s_31ns_31_4_1_DSP48_4_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_16s_16s_31ns_31_4_1_U439/srcnn_mac_muladd_16s_16s_31ns_31_4_1_DSP48_4_U/p_reg_reg, operation Mode is: (C+(A''*B'')')'.
DSP Report: register mac_muladd_16s_16s_31ns_31_4_1_U439/srcnn_mac_muladd_16s_16s_31ns_31_4_1_DSP48_4_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_31ns_31_4_1_U439/srcnn_mac_muladd_16s_16s_31ns_31_4_1_DSP48_4_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_31ns_31_4_1_U439/srcnn_mac_muladd_16s_16s_31ns_31_4_1_DSP48_4_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_31ns_31_4_1_U439/srcnn_mac_muladd_16s_16s_31ns_31_4_1_DSP48_4_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_31ns_31_4_1_U439/srcnn_mac_muladd_16s_16s_31ns_31_4_1_DSP48_4_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_31ns_31_4_1_U439/srcnn_mac_muladd_16s_16s_31ns_31_4_1_DSP48_4_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_31ns_31_4_1_U439/srcnn_mac_muladd_16s_16s_31ns_31_4_1_DSP48_4_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_31ns_31_4_1_U439/srcnn_mac_muladd_16s_16s_31ns_31_4_1_DSP48_4_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_31ns_31_4_1_U439/srcnn_mac_muladd_16s_16s_31ns_31_4_1_DSP48_4_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_31ns_31_4_1_U439/srcnn_mac_muladd_16s_16s_31ns_31_4_1_DSP48_4_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_31ns_31_4_1_U439/srcnn_mac_muladd_16s_16s_31ns_31_4_1_DSP48_4_U/m_reg_reg is absorbed into DSP mac_muladd_16s_16s_31ns_31_4_1_U439/srcnn_mac_muladd_16s_16s_31ns_31_4_1_DSP48_4_U/p_reg_reg.
DSP Report: operator mac_muladd_16s_16s_31ns_31_4_1_U439/srcnn_mac_muladd_16s_16s_31ns_31_4_1_DSP48_4_U/p is absorbed into DSP mac_muladd_16s_16s_31ns_31_4_1_U439/srcnn_mac_muladd_16s_16s_31ns_31_4_1_DSP48_4_U/p_reg_reg.
DSP Report: operator mac_muladd_16s_16s_31ns_31_4_1_U439/srcnn_mac_muladd_16s_16s_31ns_31_4_1_DSP48_4_U/m is absorbed into DSP mac_muladd_16s_16s_31ns_31_4_1_U439/srcnn_mac_muladd_16s_16s_31ns_31_4_1_DSP48_4_U/p_reg_reg.
DSP Report: Generating DSP mul_16s_16s_31_1_1_U418/tmp_product, operation Mode is: A*B2.
DSP Report: register sext_ln39_5_reg_5539_reg is absorbed into DSP mul_16s_16s_31_1_1_U418/tmp_product.
DSP Report: operator mul_16s_16s_31_1_1_U418/tmp_product is absorbed into DSP mul_16s_16s_31_1_1_U418/tmp_product.
DSP Report: Generating DSP mac_muladd_16s_16s_31ns_31_4_1_U436/srcnn_mac_muladd_16s_16s_31ns_31_4_1_DSP48_4_U/p_reg_reg, operation Mode is: (C+(A2*B2)')'.
DSP Report: register mac_muladd_16s_16s_31ns_31_4_1_U436/srcnn_mac_muladd_16s_16s_31ns_31_4_1_DSP48_4_U/b_reg_reg is absorbed into DSP mac_muladd_16s_16s_31ns_31_4_1_U436/srcnn_mac_muladd_16s_16s_31ns_31_4_1_DSP48_4_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_31ns_31_4_1_U436/srcnn_mac_muladd_16s_16s_31ns_31_4_1_DSP48_4_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_31ns_31_4_1_U436/srcnn_mac_muladd_16s_16s_31ns_31_4_1_DSP48_4_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_31ns_31_4_1_U436/srcnn_mac_muladd_16s_16s_31ns_31_4_1_DSP48_4_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_31ns_31_4_1_U436/srcnn_mac_muladd_16s_16s_31ns_31_4_1_DSP48_4_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_31ns_31_4_1_U436/srcnn_mac_muladd_16s_16s_31ns_31_4_1_DSP48_4_U/m_reg_reg is absorbed into DSP mac_muladd_16s_16s_31ns_31_4_1_U436/srcnn_mac_muladd_16s_16s_31ns_31_4_1_DSP48_4_U/p_reg_reg.
DSP Report: operator mac_muladd_16s_16s_31ns_31_4_1_U436/srcnn_mac_muladd_16s_16s_31ns_31_4_1_DSP48_4_U/p is absorbed into DSP mac_muladd_16s_16s_31ns_31_4_1_U436/srcnn_mac_muladd_16s_16s_31ns_31_4_1_DSP48_4_U/p_reg_reg.
DSP Report: operator mac_muladd_16s_16s_31ns_31_4_1_U436/srcnn_mac_muladd_16s_16s_31ns_31_4_1_DSP48_4_U/m is absorbed into DSP mac_muladd_16s_16s_31ns_31_4_1_U436/srcnn_mac_muladd_16s_16s_31ns_31_4_1_DSP48_4_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_16s_16s_31ns_31_4_1_U440/srcnn_mac_muladd_16s_16s_31ns_31_4_1_DSP48_4_U/p_reg_reg, operation Mode is: (C+(A2*B2)')'.
DSP Report: register mac_muladd_16s_16s_31ns_31_4_1_U436/srcnn_mac_muladd_16s_16s_31ns_31_4_1_DSP48_4_U/b_reg_reg is absorbed into DSP mac_muladd_16s_16s_31ns_31_4_1_U440/srcnn_mac_muladd_16s_16s_31ns_31_4_1_DSP48_4_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_31ns_31_4_1_U440/srcnn_mac_muladd_16s_16s_31ns_31_4_1_DSP48_4_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_31ns_31_4_1_U440/srcnn_mac_muladd_16s_16s_31ns_31_4_1_DSP48_4_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_31ns_31_4_1_U440/srcnn_mac_muladd_16s_16s_31ns_31_4_1_DSP48_4_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_31ns_31_4_1_U440/srcnn_mac_muladd_16s_16s_31ns_31_4_1_DSP48_4_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_31ns_31_4_1_U440/srcnn_mac_muladd_16s_16s_31ns_31_4_1_DSP48_4_U/m_reg_reg is absorbed into DSP mac_muladd_16s_16s_31ns_31_4_1_U440/srcnn_mac_muladd_16s_16s_31ns_31_4_1_DSP48_4_U/p_reg_reg.
DSP Report: operator mac_muladd_16s_16s_31ns_31_4_1_U440/srcnn_mac_muladd_16s_16s_31ns_31_4_1_DSP48_4_U/p is absorbed into DSP mac_muladd_16s_16s_31ns_31_4_1_U440/srcnn_mac_muladd_16s_16s_31ns_31_4_1_DSP48_4_U/p_reg_reg.
DSP Report: operator mac_muladd_16s_16s_31ns_31_4_1_U440/srcnn_mac_muladd_16s_16s_31ns_31_4_1_DSP48_4_U/m is absorbed into DSP mac_muladd_16s_16s_31ns_31_4_1_U440/srcnn_mac_muladd_16s_16s_31ns_31_4_1_DSP48_4_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_16s_16s_31ns_31_4_1_U443/srcnn_mac_muladd_16s_16s_31ns_31_4_1_DSP48_4_U/p_reg_reg, operation Mode is: (C+(A''*B2)')'.
DSP Report: register mac_muladd_16s_16s_31ns_31_4_1_U443/srcnn_mac_muladd_16s_16s_31ns_31_4_1_DSP48_4_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_31ns_31_4_1_U443/srcnn_mac_muladd_16s_16s_31ns_31_4_1_DSP48_4_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_31ns_31_4_1_U443/srcnn_mac_muladd_16s_16s_31ns_31_4_1_DSP48_4_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_31ns_31_4_1_U443/srcnn_mac_muladd_16s_16s_31ns_31_4_1_DSP48_4_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_31ns_31_4_1_U430/srcnn_mac_muladd_16s_16s_31ns_31_4_1_DSP48_4_U/b_reg_reg is absorbed into DSP mac_muladd_16s_16s_31ns_31_4_1_U443/srcnn_mac_muladd_16s_16s_31ns_31_4_1_DSP48_4_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_31ns_31_4_1_U443/srcnn_mac_muladd_16s_16s_31ns_31_4_1_DSP48_4_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_31ns_31_4_1_U443/srcnn_mac_muladd_16s_16s_31ns_31_4_1_DSP48_4_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_31ns_31_4_1_U443/srcnn_mac_muladd_16s_16s_31ns_31_4_1_DSP48_4_U/m_reg_reg is absorbed into DSP mac_muladd_16s_16s_31ns_31_4_1_U443/srcnn_mac_muladd_16s_16s_31ns_31_4_1_DSP48_4_U/p_reg_reg.
DSP Report: operator mac_muladd_16s_16s_31ns_31_4_1_U443/srcnn_mac_muladd_16s_16s_31ns_31_4_1_DSP48_4_U/p is absorbed into DSP mac_muladd_16s_16s_31ns_31_4_1_U443/srcnn_mac_muladd_16s_16s_31ns_31_4_1_DSP48_4_U/p_reg_reg.
DSP Report: operator mac_muladd_16s_16s_31ns_31_4_1_U443/srcnn_mac_muladd_16s_16s_31ns_31_4_1_DSP48_4_U/m is absorbed into DSP mac_muladd_16s_16s_31ns_31_4_1_U443/srcnn_mac_muladd_16s_16s_31ns_31_4_1_DSP48_4_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_16s_16s_31ns_31_4_1_U446/srcnn_mac_muladd_16s_16s_31ns_31_4_1_DSP48_4_U/p_reg_reg, operation Mode is: (C+(A''*B2)')'.
DSP Report: register mac_muladd_16s_16s_31ns_31_4_1_U446/srcnn_mac_muladd_16s_16s_31ns_31_4_1_DSP48_4_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_31ns_31_4_1_U446/srcnn_mac_muladd_16s_16s_31ns_31_4_1_DSP48_4_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_31ns_31_4_1_U446/srcnn_mac_muladd_16s_16s_31ns_31_4_1_DSP48_4_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_31ns_31_4_1_U446/srcnn_mac_muladd_16s_16s_31ns_31_4_1_DSP48_4_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_31ns_31_4_1_U430/srcnn_mac_muladd_16s_16s_31ns_31_4_1_DSP48_4_U/b_reg_reg is absorbed into DSP mac_muladd_16s_16s_31ns_31_4_1_U446/srcnn_mac_muladd_16s_16s_31ns_31_4_1_DSP48_4_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_31ns_31_4_1_U446/srcnn_mac_muladd_16s_16s_31ns_31_4_1_DSP48_4_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_31ns_31_4_1_U446/srcnn_mac_muladd_16s_16s_31ns_31_4_1_DSP48_4_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_31ns_31_4_1_U446/srcnn_mac_muladd_16s_16s_31ns_31_4_1_DSP48_4_U/m_reg_reg is absorbed into DSP mac_muladd_16s_16s_31ns_31_4_1_U446/srcnn_mac_muladd_16s_16s_31ns_31_4_1_DSP48_4_U/p_reg_reg.
DSP Report: operator mac_muladd_16s_16s_31ns_31_4_1_U446/srcnn_mac_muladd_16s_16s_31ns_31_4_1_DSP48_4_U/p is absorbed into DSP mac_muladd_16s_16s_31ns_31_4_1_U446/srcnn_mac_muladd_16s_16s_31ns_31_4_1_DSP48_4_U/p_reg_reg.
DSP Report: operator mac_muladd_16s_16s_31ns_31_4_1_U446/srcnn_mac_muladd_16s_16s_31ns_31_4_1_DSP48_4_U/m is absorbed into DSP mac_muladd_16s_16s_31ns_31_4_1_U446/srcnn_mac_muladd_16s_16s_31ns_31_4_1_DSP48_4_U/p_reg_reg.
DSP Report: Generating DSP mul_16s_16s_31_1_1_U422/tmp_product, operation Mode is: A*B2.
DSP Report: register sext_ln39_10_reg_5787_reg is absorbed into DSP mul_16s_16s_31_1_1_U422/tmp_product.
DSP Report: operator mul_16s_16s_31_1_1_U422/tmp_product is absorbed into DSP mul_16s_16s_31_1_1_U422/tmp_product.
DSP Report: Generating DSP mac_muladd_16s_16s_31ns_31_4_1_U447/srcnn_mac_muladd_16s_16s_31ns_31_4_1_DSP48_4_U/p_reg_reg, operation Mode is: (C+(A2*B'')')'.
DSP Report: register mac_muladd_16s_16s_31ns_31_4_1_U447/srcnn_mac_muladd_16s_16s_31ns_31_4_1_DSP48_4_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_31ns_31_4_1_U447/srcnn_mac_muladd_16s_16s_31ns_31_4_1_DSP48_4_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_31ns_31_4_1_U447/srcnn_mac_muladd_16s_16s_31ns_31_4_1_DSP48_4_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_31ns_31_4_1_U447/srcnn_mac_muladd_16s_16s_31ns_31_4_1_DSP48_4_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_31ns_31_4_1_U447/srcnn_mac_muladd_16s_16s_31ns_31_4_1_DSP48_4_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_31ns_31_4_1_U447/srcnn_mac_muladd_16s_16s_31ns_31_4_1_DSP48_4_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_31ns_31_4_1_U447/srcnn_mac_muladd_16s_16s_31ns_31_4_1_DSP48_4_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_31ns_31_4_1_U447/srcnn_mac_muladd_16s_16s_31ns_31_4_1_DSP48_4_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_31ns_31_4_1_U447/srcnn_mac_muladd_16s_16s_31ns_31_4_1_DSP48_4_U/m_reg_reg is absorbed into DSP mac_muladd_16s_16s_31ns_31_4_1_U447/srcnn_mac_muladd_16s_16s_31ns_31_4_1_DSP48_4_U/p_reg_reg.
DSP Report: operator mac_muladd_16s_16s_31ns_31_4_1_U447/srcnn_mac_muladd_16s_16s_31ns_31_4_1_DSP48_4_U/p is absorbed into DSP mac_muladd_16s_16s_31ns_31_4_1_U447/srcnn_mac_muladd_16s_16s_31ns_31_4_1_DSP48_4_U/p_reg_reg.
DSP Report: operator mac_muladd_16s_16s_31ns_31_4_1_U447/srcnn_mac_muladd_16s_16s_31ns_31_4_1_DSP48_4_U/m is absorbed into DSP mac_muladd_16s_16s_31ns_31_4_1_U447/srcnn_mac_muladd_16s_16s_31ns_31_4_1_DSP48_4_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_16s_16s_31ns_31_4_1_U450/srcnn_mac_muladd_16s_16s_31ns_31_4_1_DSP48_4_U/p_reg_reg, operation Mode is: (C+(A''*B'')')'.
DSP Report: register mac_muladd_16s_16s_31ns_31_4_1_U450/srcnn_mac_muladd_16s_16s_31ns_31_4_1_DSP48_4_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_31ns_31_4_1_U450/srcnn_mac_muladd_16s_16s_31ns_31_4_1_DSP48_4_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_31ns_31_4_1_U450/srcnn_mac_muladd_16s_16s_31ns_31_4_1_DSP48_4_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_31ns_31_4_1_U450/srcnn_mac_muladd_16s_16s_31ns_31_4_1_DSP48_4_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_31ns_31_4_1_U450/srcnn_mac_muladd_16s_16s_31ns_31_4_1_DSP48_4_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_31ns_31_4_1_U450/srcnn_mac_muladd_16s_16s_31ns_31_4_1_DSP48_4_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_31ns_31_4_1_U450/srcnn_mac_muladd_16s_16s_31ns_31_4_1_DSP48_4_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_31ns_31_4_1_U450/srcnn_mac_muladd_16s_16s_31ns_31_4_1_DSP48_4_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_31ns_31_4_1_U450/srcnn_mac_muladd_16s_16s_31ns_31_4_1_DSP48_4_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_31ns_31_4_1_U450/srcnn_mac_muladd_16s_16s_31ns_31_4_1_DSP48_4_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_31ns_31_4_1_U450/srcnn_mac_muladd_16s_16s_31ns_31_4_1_DSP48_4_U/m_reg_reg is absorbed into DSP mac_muladd_16s_16s_31ns_31_4_1_U450/srcnn_mac_muladd_16s_16s_31ns_31_4_1_DSP48_4_U/p_reg_reg.
DSP Report: operator mac_muladd_16s_16s_31ns_31_4_1_U450/srcnn_mac_muladd_16s_16s_31ns_31_4_1_DSP48_4_U/p is absorbed into DSP mac_muladd_16s_16s_31ns_31_4_1_U450/srcnn_mac_muladd_16s_16s_31ns_31_4_1_DSP48_4_U/p_reg_reg.
DSP Report: operator mac_muladd_16s_16s_31ns_31_4_1_U450/srcnn_mac_muladd_16s_16s_31ns_31_4_1_DSP48_4_U/m is absorbed into DSP mac_muladd_16s_16s_31ns_31_4_1_U450/srcnn_mac_muladd_16s_16s_31ns_31_4_1_DSP48_4_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_16s_16s_31ns_31_4_1_U453/srcnn_mac_muladd_16s_16s_31ns_31_4_1_DSP48_4_U/p_reg_reg, operation Mode is: (C+(A''*B'')')'.
DSP Report: register mac_muladd_16s_16s_31ns_31_4_1_U453/srcnn_mac_muladd_16s_16s_31ns_31_4_1_DSP48_4_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_31ns_31_4_1_U453/srcnn_mac_muladd_16s_16s_31ns_31_4_1_DSP48_4_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_31ns_31_4_1_U453/srcnn_mac_muladd_16s_16s_31ns_31_4_1_DSP48_4_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_31ns_31_4_1_U453/srcnn_mac_muladd_16s_16s_31ns_31_4_1_DSP48_4_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_31ns_31_4_1_U453/srcnn_mac_muladd_16s_16s_31ns_31_4_1_DSP48_4_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_31ns_31_4_1_U453/srcnn_mac_muladd_16s_16s_31ns_31_4_1_DSP48_4_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_31ns_31_4_1_U453/srcnn_mac_muladd_16s_16s_31ns_31_4_1_DSP48_4_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_31ns_31_4_1_U453/srcnn_mac_muladd_16s_16s_31ns_31_4_1_DSP48_4_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_31ns_31_4_1_U453/srcnn_mac_muladd_16s_16s_31ns_31_4_1_DSP48_4_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_31ns_31_4_1_U453/srcnn_mac_muladd_16s_16s_31ns_31_4_1_DSP48_4_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_31ns_31_4_1_U453/srcnn_mac_muladd_16s_16s_31ns_31_4_1_DSP48_4_U/m_reg_reg is absorbed into DSP mac_muladd_16s_16s_31ns_31_4_1_U453/srcnn_mac_muladd_16s_16s_31ns_31_4_1_DSP48_4_U/p_reg_reg.
DSP Report: operator mac_muladd_16s_16s_31ns_31_4_1_U453/srcnn_mac_muladd_16s_16s_31ns_31_4_1_DSP48_4_U/p is absorbed into DSP mac_muladd_16s_16s_31ns_31_4_1_U453/srcnn_mac_muladd_16s_16s_31ns_31_4_1_DSP48_4_U/p_reg_reg.
DSP Report: operator mac_muladd_16s_16s_31ns_31_4_1_U453/srcnn_mac_muladd_16s_16s_31ns_31_4_1_DSP48_4_U/m is absorbed into DSP mac_muladd_16s_16s_31ns_31_4_1_U453/srcnn_mac_muladd_16s_16s_31ns_31_4_1_DSP48_4_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_16s_16s_31ns_31_4_1_U457/srcnn_mac_muladd_16s_16s_31ns_31_4_1_DSP48_4_U/p_reg_reg, operation Mode is: (C+(A''*B'')')'.
DSP Report: register mac_muladd_16s_16s_31ns_31_4_1_U457/srcnn_mac_muladd_16s_16s_31ns_31_4_1_DSP48_4_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_31ns_31_4_1_U457/srcnn_mac_muladd_16s_16s_31ns_31_4_1_DSP48_4_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_31ns_31_4_1_U457/srcnn_mac_muladd_16s_16s_31ns_31_4_1_DSP48_4_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_31ns_31_4_1_U457/srcnn_mac_muladd_16s_16s_31ns_31_4_1_DSP48_4_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_31ns_31_4_1_U457/srcnn_mac_muladd_16s_16s_31ns_31_4_1_DSP48_4_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_31ns_31_4_1_U457/srcnn_mac_muladd_16s_16s_31ns_31_4_1_DSP48_4_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_31ns_31_4_1_U457/srcnn_mac_muladd_16s_16s_31ns_31_4_1_DSP48_4_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_31ns_31_4_1_U457/srcnn_mac_muladd_16s_16s_31ns_31_4_1_DSP48_4_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_31ns_31_4_1_U457/srcnn_mac_muladd_16s_16s_31ns_31_4_1_DSP48_4_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_31ns_31_4_1_U457/srcnn_mac_muladd_16s_16s_31ns_31_4_1_DSP48_4_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_31ns_31_4_1_U457/srcnn_mac_muladd_16s_16s_31ns_31_4_1_DSP48_4_U/m_reg_reg is absorbed into DSP mac_muladd_16s_16s_31ns_31_4_1_U457/srcnn_mac_muladd_16s_16s_31ns_31_4_1_DSP48_4_U/p_reg_reg.
DSP Report: operator mac_muladd_16s_16s_31ns_31_4_1_U457/srcnn_mac_muladd_16s_16s_31ns_31_4_1_DSP48_4_U/p is absorbed into DSP mac_muladd_16s_16s_31ns_31_4_1_U457/srcnn_mac_muladd_16s_16s_31ns_31_4_1_DSP48_4_U/p_reg_reg.
DSP Report: operator mac_muladd_16s_16s_31ns_31_4_1_U457/srcnn_mac_muladd_16s_16s_31ns_31_4_1_DSP48_4_U/m is absorbed into DSP mac_muladd_16s_16s_31ns_31_4_1_U457/srcnn_mac_muladd_16s_16s_31ns_31_4_1_DSP48_4_U/p_reg_reg.
DSP Report: Generating DSP mul_16s_16s_31_1_1_U425/tmp_product, operation Mode is: A*B2.
DSP Report: register sext_ln39_15_reg_5982_reg is absorbed into DSP mul_16s_16s_31_1_1_U425/tmp_product.
DSP Report: operator mul_16s_16s_31_1_1_U425/tmp_product is absorbed into DSP mul_16s_16s_31_1_1_U425/tmp_product.
DSP Report: Generating DSP mac_muladd_16s_16s_31ns_31_4_1_U454/srcnn_mac_muladd_16s_16s_31ns_31_4_1_DSP48_4_U/p_reg_reg, operation Mode is: (C+(A2*B2)')'.
DSP Report: register mac_muladd_16s_16s_31ns_31_4_1_U454/srcnn_mac_muladd_16s_16s_31ns_31_4_1_DSP48_4_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_31ns_31_4_1_U454/srcnn_mac_muladd_16s_16s_31ns_31_4_1_DSP48_4_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_31ns_31_4_1_U436/srcnn_mac_muladd_16s_16s_31ns_31_4_1_DSP48_4_U/b_reg_reg is absorbed into DSP mac_muladd_16s_16s_31ns_31_4_1_U454/srcnn_mac_muladd_16s_16s_31ns_31_4_1_DSP48_4_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_31ns_31_4_1_U454/srcnn_mac_muladd_16s_16s_31ns_31_4_1_DSP48_4_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_31ns_31_4_1_U454/srcnn_mac_muladd_16s_16s_31ns_31_4_1_DSP48_4_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_31ns_31_4_1_U436/srcnn_mac_muladd_16s_16s_31ns_31_4_1_DSP48_4_U/m_reg_reg is absorbed into DSP mac_muladd_16s_16s_31ns_31_4_1_U454/srcnn_mac_muladd_16s_16s_31ns_31_4_1_DSP48_4_U/p_reg_reg.
DSP Report: operator mac_muladd_16s_16s_31ns_31_4_1_U454/srcnn_mac_muladd_16s_16s_31ns_31_4_1_DSP48_4_U/p is absorbed into DSP mac_muladd_16s_16s_31ns_31_4_1_U454/srcnn_mac_muladd_16s_16s_31ns_31_4_1_DSP48_4_U/p_reg_reg.
DSP Report: operator mac_muladd_16s_16s_31ns_31_4_1_U436/srcnn_mac_muladd_16s_16s_31ns_31_4_1_DSP48_4_U/m is absorbed into DSP mac_muladd_16s_16s_31ns_31_4_1_U454/srcnn_mac_muladd_16s_16s_31ns_31_4_1_DSP48_4_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_16s_16s_31ns_31_4_1_U458/srcnn_mac_muladd_16s_16s_31ns_31_4_1_DSP48_4_U/p_reg_reg, operation Mode is: (C+(A2*B2)')'.
DSP Report: register mac_muladd_16s_16s_31ns_31_4_1_U458/srcnn_mac_muladd_16s_16s_31ns_31_4_1_DSP48_4_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_31ns_31_4_1_U458/srcnn_mac_muladd_16s_16s_31ns_31_4_1_DSP48_4_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_31ns_31_4_1_U436/srcnn_mac_muladd_16s_16s_31ns_31_4_1_DSP48_4_U/b_reg_reg is absorbed into DSP mac_muladd_16s_16s_31ns_31_4_1_U458/srcnn_mac_muladd_16s_16s_31ns_31_4_1_DSP48_4_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_31ns_31_4_1_U458/srcnn_mac_muladd_16s_16s_31ns_31_4_1_DSP48_4_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_31ns_31_4_1_U458/srcnn_mac_muladd_16s_16s_31ns_31_4_1_DSP48_4_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_31ns_31_4_1_U440/srcnn_mac_muladd_16s_16s_31ns_31_4_1_DSP48_4_U/m_reg_reg is absorbed into DSP mac_muladd_16s_16s_31ns_31_4_1_U458/srcnn_mac_muladd_16s_16s_31ns_31_4_1_DSP48_4_U/p_reg_reg.
DSP Report: operator mac_muladd_16s_16s_31ns_31_4_1_U458/srcnn_mac_muladd_16s_16s_31ns_31_4_1_DSP48_4_U/p is absorbed into DSP mac_muladd_16s_16s_31ns_31_4_1_U458/srcnn_mac_muladd_16s_16s_31ns_31_4_1_DSP48_4_U/p_reg_reg.
DSP Report: operator mac_muladd_16s_16s_31ns_31_4_1_U440/srcnn_mac_muladd_16s_16s_31ns_31_4_1_DSP48_4_U/m is absorbed into DSP mac_muladd_16s_16s_31ns_31_4_1_U458/srcnn_mac_muladd_16s_16s_31ns_31_4_1_DSP48_4_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_16s_16s_31ns_31_4_1_U461/srcnn_mac_muladd_16s_16s_31ns_31_4_1_DSP48_4_U/p_reg_reg, operation Mode is: (C+(A''*B2)')'.
DSP Report: register mac_muladd_16s_16s_31ns_31_4_1_U461/srcnn_mac_muladd_16s_16s_31ns_31_4_1_DSP48_4_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_31ns_31_4_1_U461/srcnn_mac_muladd_16s_16s_31ns_31_4_1_DSP48_4_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_31ns_31_4_1_U461/srcnn_mac_muladd_16s_16s_31ns_31_4_1_DSP48_4_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_31ns_31_4_1_U461/srcnn_mac_muladd_16s_16s_31ns_31_4_1_DSP48_4_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_31ns_31_4_1_U430/srcnn_mac_muladd_16s_16s_31ns_31_4_1_DSP48_4_U/b_reg_reg is absorbed into DSP mac_muladd_16s_16s_31ns_31_4_1_U461/srcnn_mac_muladd_16s_16s_31ns_31_4_1_DSP48_4_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_31ns_31_4_1_U461/srcnn_mac_muladd_16s_16s_31ns_31_4_1_DSP48_4_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_31ns_31_4_1_U461/srcnn_mac_muladd_16s_16s_31ns_31_4_1_DSP48_4_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_31ns_31_4_1_U461/srcnn_mac_muladd_16s_16s_31ns_31_4_1_DSP48_4_U/m_reg_reg is absorbed into DSP mac_muladd_16s_16s_31ns_31_4_1_U461/srcnn_mac_muladd_16s_16s_31ns_31_4_1_DSP48_4_U/p_reg_reg.
DSP Report: operator mac_muladd_16s_16s_31ns_31_4_1_U461/srcnn_mac_muladd_16s_16s_31ns_31_4_1_DSP48_4_U/p is absorbed into DSP mac_muladd_16s_16s_31ns_31_4_1_U461/srcnn_mac_muladd_16s_16s_31ns_31_4_1_DSP48_4_U/p_reg_reg.
DSP Report: operator mac_muladd_16s_16s_31ns_31_4_1_U461/srcnn_mac_muladd_16s_16s_31ns_31_4_1_DSP48_4_U/m is absorbed into DSP mac_muladd_16s_16s_31ns_31_4_1_U461/srcnn_mac_muladd_16s_16s_31ns_31_4_1_DSP48_4_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_16s_16s_31ns_31_4_1_U464/srcnn_mac_muladd_16s_16s_31ns_31_4_1_DSP48_4_U/p_reg_reg, operation Mode is: (C+(A''*B2)')'.
DSP Report: register mac_muladd_16s_16s_31ns_31_4_1_U464/srcnn_mac_muladd_16s_16s_31ns_31_4_1_DSP48_4_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_31ns_31_4_1_U464/srcnn_mac_muladd_16s_16s_31ns_31_4_1_DSP48_4_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_31ns_31_4_1_U464/srcnn_mac_muladd_16s_16s_31ns_31_4_1_DSP48_4_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_31ns_31_4_1_U464/srcnn_mac_muladd_16s_16s_31ns_31_4_1_DSP48_4_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_31ns_31_4_1_U430/srcnn_mac_muladd_16s_16s_31ns_31_4_1_DSP48_4_U/b_reg_reg is absorbed into DSP mac_muladd_16s_16s_31ns_31_4_1_U464/srcnn_mac_muladd_16s_16s_31ns_31_4_1_DSP48_4_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_31ns_31_4_1_U464/srcnn_mac_muladd_16s_16s_31ns_31_4_1_DSP48_4_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_31ns_31_4_1_U464/srcnn_mac_muladd_16s_16s_31ns_31_4_1_DSP48_4_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_31ns_31_4_1_U464/srcnn_mac_muladd_16s_16s_31ns_31_4_1_DSP48_4_U/m_reg_reg is absorbed into DSP mac_muladd_16s_16s_31ns_31_4_1_U464/srcnn_mac_muladd_16s_16s_31ns_31_4_1_DSP48_4_U/p_reg_reg.
DSP Report: operator mac_muladd_16s_16s_31ns_31_4_1_U464/srcnn_mac_muladd_16s_16s_31ns_31_4_1_DSP48_4_U/p is absorbed into DSP mac_muladd_16s_16s_31ns_31_4_1_U464/srcnn_mac_muladd_16s_16s_31ns_31_4_1_DSP48_4_U/p_reg_reg.
DSP Report: operator mac_muladd_16s_16s_31ns_31_4_1_U464/srcnn_mac_muladd_16s_16s_31ns_31_4_1_DSP48_4_U/m is absorbed into DSP mac_muladd_16s_16s_31ns_31_4_1_U464/srcnn_mac_muladd_16s_16s_31ns_31_4_1_DSP48_4_U/p_reg_reg.
DSP Report: Generating DSP mul_16s_16s_31_1_1_U429/tmp_product, operation Mode is: A*B2.
DSP Report: register sext_ln39_20_reg_6228_reg is absorbed into DSP mul_16s_16s_31_1_1_U429/tmp_product.
DSP Report: operator mul_16s_16s_31_1_1_U429/tmp_product is absorbed into DSP mul_16s_16s_31_1_1_U429/tmp_product.
DSP Report: Generating DSP mac_muladd_16s_16s_31ns_31_4_1_U477/srcnn_mac_muladd_16s_16s_31ns_31_4_1_DSP48_4_U/p_reg_reg, operation Mode is: (C+(A''*B'')')'.
DSP Report: register mac_muladd_16s_16s_31ns_31_4_1_U477/srcnn_mac_muladd_16s_16s_31ns_31_4_1_DSP48_4_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_31ns_31_4_1_U477/srcnn_mac_muladd_16s_16s_31ns_31_4_1_DSP48_4_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_31ns_31_4_1_U477/srcnn_mac_muladd_16s_16s_31ns_31_4_1_DSP48_4_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_31ns_31_4_1_U477/srcnn_mac_muladd_16s_16s_31ns_31_4_1_DSP48_4_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_31ns_31_4_1_U477/srcnn_mac_muladd_16s_16s_31ns_31_4_1_DSP48_4_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_31ns_31_4_1_U477/srcnn_mac_muladd_16s_16s_31ns_31_4_1_DSP48_4_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_31ns_31_4_1_U477/srcnn_mac_muladd_16s_16s_31ns_31_4_1_DSP48_4_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_31ns_31_4_1_U477/srcnn_mac_muladd_16s_16s_31ns_31_4_1_DSP48_4_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_31ns_31_4_1_U477/srcnn_mac_muladd_16s_16s_31ns_31_4_1_DSP48_4_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_31ns_31_4_1_U477/srcnn_mac_muladd_16s_16s_31ns_31_4_1_DSP48_4_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_31ns_31_4_1_U477/srcnn_mac_muladd_16s_16s_31ns_31_4_1_DSP48_4_U/m_reg_reg is absorbed into DSP mac_muladd_16s_16s_31ns_31_4_1_U477/srcnn_mac_muladd_16s_16s_31ns_31_4_1_DSP48_4_U/p_reg_reg.
DSP Report: operator mac_muladd_16s_16s_31ns_31_4_1_U477/srcnn_mac_muladd_16s_16s_31ns_31_4_1_DSP48_4_U/p is absorbed into DSP mac_muladd_16s_16s_31ns_31_4_1_U477/srcnn_mac_muladd_16s_16s_31ns_31_4_1_DSP48_4_U/p_reg_reg.
DSP Report: operator mac_muladd_16s_16s_31ns_31_4_1_U477/srcnn_mac_muladd_16s_16s_31ns_31_4_1_DSP48_4_U/m is absorbed into DSP mac_muladd_16s_16s_31ns_31_4_1_U477/srcnn_mac_muladd_16s_16s_31ns_31_4_1_DSP48_4_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_16s_16s_31ns_31_4_1_U480/srcnn_mac_muladd_16s_16s_31ns_31_4_1_DSP48_4_U/p_reg_reg, operation Mode is: (C+(A''*B'')')'.
DSP Report: register mac_muladd_16s_16s_31ns_31_4_1_U480/srcnn_mac_muladd_16s_16s_31ns_31_4_1_DSP48_4_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_31ns_31_4_1_U480/srcnn_mac_muladd_16s_16s_31ns_31_4_1_DSP48_4_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_31ns_31_4_1_U480/srcnn_mac_muladd_16s_16s_31ns_31_4_1_DSP48_4_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_31ns_31_4_1_U480/srcnn_mac_muladd_16s_16s_31ns_31_4_1_DSP48_4_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_31ns_31_4_1_U480/srcnn_mac_muladd_16s_16s_31ns_31_4_1_DSP48_4_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_31ns_31_4_1_U480/srcnn_mac_muladd_16s_16s_31ns_31_4_1_DSP48_4_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_31ns_31_4_1_U480/srcnn_mac_muladd_16s_16s_31ns_31_4_1_DSP48_4_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_31ns_31_4_1_U480/srcnn_mac_muladd_16s_16s_31ns_31_4_1_DSP48_4_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_31ns_31_4_1_U480/srcnn_mac_muladd_16s_16s_31ns_31_4_1_DSP48_4_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_31ns_31_4_1_U480/srcnn_mac_muladd_16s_16s_31ns_31_4_1_DSP48_4_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_31ns_31_4_1_U480/srcnn_mac_muladd_16s_16s_31ns_31_4_1_DSP48_4_U/m_reg_reg is absorbed into DSP mac_muladd_16s_16s_31ns_31_4_1_U480/srcnn_mac_muladd_16s_16s_31ns_31_4_1_DSP48_4_U/p_reg_reg.
DSP Report: operator mac_muladd_16s_16s_31ns_31_4_1_U480/srcnn_mac_muladd_16s_16s_31ns_31_4_1_DSP48_4_U/p is absorbed into DSP mac_muladd_16s_16s_31ns_31_4_1_U480/srcnn_mac_muladd_16s_16s_31ns_31_4_1_DSP48_4_U/p_reg_reg.
DSP Report: operator mac_muladd_16s_16s_31ns_31_4_1_U480/srcnn_mac_muladd_16s_16s_31ns_31_4_1_DSP48_4_U/m is absorbed into DSP mac_muladd_16s_16s_31ns_31_4_1_U480/srcnn_mac_muladd_16s_16s_31ns_31_4_1_DSP48_4_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_16s_16s_31ns_31_4_1_U484/srcnn_mac_muladd_16s_16s_31ns_31_4_1_DSP48_4_U/p_reg_reg, operation Mode is: (C+(A''*B'')')'.
DSP Report: register mac_muladd_16s_16s_31ns_31_4_1_U484/srcnn_mac_muladd_16s_16s_31ns_31_4_1_DSP48_4_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_31ns_31_4_1_U484/srcnn_mac_muladd_16s_16s_31ns_31_4_1_DSP48_4_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_31ns_31_4_1_U484/srcnn_mac_muladd_16s_16s_31ns_31_4_1_DSP48_4_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_31ns_31_4_1_U484/srcnn_mac_muladd_16s_16s_31ns_31_4_1_DSP48_4_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_31ns_31_4_1_U484/srcnn_mac_muladd_16s_16s_31ns_31_4_1_DSP48_4_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_31ns_31_4_1_U484/srcnn_mac_muladd_16s_16s_31ns_31_4_1_DSP48_4_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_31ns_31_4_1_U484/srcnn_mac_muladd_16s_16s_31ns_31_4_1_DSP48_4_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_31ns_31_4_1_U484/srcnn_mac_muladd_16s_16s_31ns_31_4_1_DSP48_4_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_31ns_31_4_1_U484/srcnn_mac_muladd_16s_16s_31ns_31_4_1_DSP48_4_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_31ns_31_4_1_U484/srcnn_mac_muladd_16s_16s_31ns_31_4_1_DSP48_4_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_31ns_31_4_1_U484/srcnn_mac_muladd_16s_16s_31ns_31_4_1_DSP48_4_U/m_reg_reg is absorbed into DSP mac_muladd_16s_16s_31ns_31_4_1_U484/srcnn_mac_muladd_16s_16s_31ns_31_4_1_DSP48_4_U/p_reg_reg.
DSP Report: operator mac_muladd_16s_16s_31ns_31_4_1_U484/srcnn_mac_muladd_16s_16s_31ns_31_4_1_DSP48_4_U/p is absorbed into DSP mac_muladd_16s_16s_31ns_31_4_1_U484/srcnn_mac_muladd_16s_16s_31ns_31_4_1_DSP48_4_U/p_reg_reg.
DSP Report: operator mac_muladd_16s_16s_31ns_31_4_1_U484/srcnn_mac_muladd_16s_16s_31ns_31_4_1_DSP48_4_U/m is absorbed into DSP mac_muladd_16s_16s_31ns_31_4_1_U484/srcnn_mac_muladd_16s_16s_31ns_31_4_1_DSP48_4_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_16s_16s_31ns_31_4_1_U488/srcnn_mac_muladd_16s_16s_31ns_31_4_1_DSP48_4_U/p_reg_reg, operation Mode is: (C+(A''*B'')')'.
DSP Report: register mac_muladd_16s_16s_31ns_31_4_1_U488/srcnn_mac_muladd_16s_16s_31ns_31_4_1_DSP48_4_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_31ns_31_4_1_U488/srcnn_mac_muladd_16s_16s_31ns_31_4_1_DSP48_4_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_31ns_31_4_1_U488/srcnn_mac_muladd_16s_16s_31ns_31_4_1_DSP48_4_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_31ns_31_4_1_U488/srcnn_mac_muladd_16s_16s_31ns_31_4_1_DSP48_4_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_31ns_31_4_1_U488/srcnn_mac_muladd_16s_16s_31ns_31_4_1_DSP48_4_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_31ns_31_4_1_U488/srcnn_mac_muladd_16s_16s_31ns_31_4_1_DSP48_4_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_31ns_31_4_1_U488/srcnn_mac_muladd_16s_16s_31ns_31_4_1_DSP48_4_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_31ns_31_4_1_U488/srcnn_mac_muladd_16s_16s_31ns_31_4_1_DSP48_4_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_31ns_31_4_1_U488/srcnn_mac_muladd_16s_16s_31ns_31_4_1_DSP48_4_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_31ns_31_4_1_U488/srcnn_mac_muladd_16s_16s_31ns_31_4_1_DSP48_4_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_31ns_31_4_1_U488/srcnn_mac_muladd_16s_16s_31ns_31_4_1_DSP48_4_U/m_reg_reg is absorbed into DSP mac_muladd_16s_16s_31ns_31_4_1_U488/srcnn_mac_muladd_16s_16s_31ns_31_4_1_DSP48_4_U/p_reg_reg.
DSP Report: operator mac_muladd_16s_16s_31ns_31_4_1_U488/srcnn_mac_muladd_16s_16s_31ns_31_4_1_DSP48_4_U/p is absorbed into DSP mac_muladd_16s_16s_31ns_31_4_1_U488/srcnn_mac_muladd_16s_16s_31ns_31_4_1_DSP48_4_U/p_reg_reg.
DSP Report: operator mac_muladd_16s_16s_31ns_31_4_1_U488/srcnn_mac_muladd_16s_16s_31ns_31_4_1_DSP48_4_U/m is absorbed into DSP mac_muladd_16s_16s_31ns_31_4_1_U488/srcnn_mac_muladd_16s_16s_31ns_31_4_1_DSP48_4_U/p_reg_reg.
DSP Report: Generating DSP tmp_102_reg_5527_reg, operation Mode is: (A2*B2)'.
DSP Report: register sext_ln39_reg_5366_reg is absorbed into DSP tmp_102_reg_5527_reg.
DSP Report: register sext_ln56_2_reg_5294_reg is absorbed into DSP tmp_102_reg_5527_reg.
DSP Report: register tmp_102_reg_5527_reg is absorbed into DSP tmp_102_reg_5527_reg.
DSP Report: operator mul_16s_16s_31_1_1_U415/tmp_product is absorbed into DSP tmp_102_reg_5527_reg.
DSP Report: Generating DSP mac_muladd_16s_16s_31ns_31_4_1_U434/srcnn_mac_muladd_16s_16s_31ns_31_4_1_DSP48_4_U/p_reg_reg, operation Mode is: (C+(A2*B'')')'.
DSP Report: register mac_muladd_16s_16s_31ns_31_4_1_U434/srcnn_mac_muladd_16s_16s_31ns_31_4_1_DSP48_4_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_31ns_31_4_1_U434/srcnn_mac_muladd_16s_16s_31ns_31_4_1_DSP48_4_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_31ns_31_4_1_U434/srcnn_mac_muladd_16s_16s_31ns_31_4_1_DSP48_4_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_31ns_31_4_1_U434/srcnn_mac_muladd_16s_16s_31ns_31_4_1_DSP48_4_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_31ns_31_4_1_U434/srcnn_mac_muladd_16s_16s_31ns_31_4_1_DSP48_4_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_31ns_31_4_1_U434/srcnn_mac_muladd_16s_16s_31ns_31_4_1_DSP48_4_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_31ns_31_4_1_U434/srcnn_mac_muladd_16s_16s_31ns_31_4_1_DSP48_4_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_31ns_31_4_1_U434/srcnn_mac_muladd_16s_16s_31ns_31_4_1_DSP48_4_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_31ns_31_4_1_U434/srcnn_mac_muladd_16s_16s_31ns_31_4_1_DSP48_4_U/m_reg_reg is absorbed into DSP mac_muladd_16s_16s_31ns_31_4_1_U434/srcnn_mac_muladd_16s_16s_31ns_31_4_1_DSP48_4_U/p_reg_reg.
DSP Report: operator mac_muladd_16s_16s_31ns_31_4_1_U434/srcnn_mac_muladd_16s_16s_31ns_31_4_1_DSP48_4_U/p is absorbed into DSP mac_muladd_16s_16s_31ns_31_4_1_U434/srcnn_mac_muladd_16s_16s_31ns_31_4_1_DSP48_4_U/p_reg_reg.
DSP Report: operator mac_muladd_16s_16s_31ns_31_4_1_U434/srcnn_mac_muladd_16s_16s_31ns_31_4_1_DSP48_4_U/m is absorbed into DSP mac_muladd_16s_16s_31ns_31_4_1_U434/srcnn_mac_muladd_16s_16s_31ns_31_4_1_DSP48_4_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_16s_16s_31ns_31_4_1_U438/srcnn_mac_muladd_16s_16s_31ns_31_4_1_DSP48_4_U/p_reg_reg, operation Mode is: (C+(A''*B'')')'.
DSP Report: register mac_muladd_16s_16s_31ns_31_4_1_U438/srcnn_mac_muladd_16s_16s_31ns_31_4_1_DSP48_4_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_31ns_31_4_1_U438/srcnn_mac_muladd_16s_16s_31ns_31_4_1_DSP48_4_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_31ns_31_4_1_U438/srcnn_mac_muladd_16s_16s_31ns_31_4_1_DSP48_4_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_31ns_31_4_1_U438/srcnn_mac_muladd_16s_16s_31ns_31_4_1_DSP48_4_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_31ns_31_4_1_U438/srcnn_mac_muladd_16s_16s_31ns_31_4_1_DSP48_4_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_31ns_31_4_1_U438/srcnn_mac_muladd_16s_16s_31ns_31_4_1_DSP48_4_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_31ns_31_4_1_U438/srcnn_mac_muladd_16s_16s_31ns_31_4_1_DSP48_4_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_31ns_31_4_1_U438/srcnn_mac_muladd_16s_16s_31ns_31_4_1_DSP48_4_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_31ns_31_4_1_U438/srcnn_mac_muladd_16s_16s_31ns_31_4_1_DSP48_4_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_31ns_31_4_1_U438/srcnn_mac_muladd_16s_16s_31ns_31_4_1_DSP48_4_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_31ns_31_4_1_U438/srcnn_mac_muladd_16s_16s_31ns_31_4_1_DSP48_4_U/m_reg_reg is absorbed into DSP mac_muladd_16s_16s_31ns_31_4_1_U438/srcnn_mac_muladd_16s_16s_31ns_31_4_1_DSP48_4_U/p_reg_reg.
DSP Report: operator mac_muladd_16s_16s_31ns_31_4_1_U438/srcnn_mac_muladd_16s_16s_31ns_31_4_1_DSP48_4_U/p is absorbed into DSP mac_muladd_16s_16s_31ns_31_4_1_U438/srcnn_mac_muladd_16s_16s_31ns_31_4_1_DSP48_4_U/p_reg_reg.
DSP Report: operator mac_muladd_16s_16s_31ns_31_4_1_U438/srcnn_mac_muladd_16s_16s_31ns_31_4_1_DSP48_4_U/m is absorbed into DSP mac_muladd_16s_16s_31ns_31_4_1_U438/srcnn_mac_muladd_16s_16s_31ns_31_4_1_DSP48_4_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_16s_16s_31ns_31_4_1_U471/srcnn_mac_muladd_16s_16s_31ns_31_4_1_DSP48_4_U/p_reg_reg, operation Mode is: (C'+(A2*B'')')'.
DSP Report: register mac_muladd_16s_16s_31ns_31_4_1_U471/srcnn_mac_muladd_16s_16s_31ns_31_4_1_DSP48_4_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_31ns_31_4_1_U471/srcnn_mac_muladd_16s_16s_31ns_31_4_1_DSP48_4_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_31ns_31_4_1_U471/srcnn_mac_muladd_16s_16s_31ns_31_4_1_DSP48_4_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_31ns_31_4_1_U471/srcnn_mac_muladd_16s_16s_31ns_31_4_1_DSP48_4_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_31ns_31_4_1_U471/srcnn_mac_muladd_16s_16s_31ns_31_4_1_DSP48_4_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_31ns_31_4_1_U471/srcnn_mac_muladd_16s_16s_31ns_31_4_1_DSP48_4_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_31ns_31_4_1_U471/srcnn_mac_muladd_16s_16s_31ns_31_4_1_DSP48_4_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_31ns_31_4_1_U471/srcnn_mac_muladd_16s_16s_31ns_31_4_1_DSP48_4_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_31ns_31_4_1_U471/srcnn_mac_muladd_16s_16s_31ns_31_4_1_DSP48_4_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_31ns_31_4_1_U471/srcnn_mac_muladd_16s_16s_31ns_31_4_1_DSP48_4_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_31ns_31_4_1_U471/srcnn_mac_muladd_16s_16s_31ns_31_4_1_DSP48_4_U/m_reg_reg is absorbed into DSP mac_muladd_16s_16s_31ns_31_4_1_U471/srcnn_mac_muladd_16s_16s_31ns_31_4_1_DSP48_4_U/p_reg_reg.
DSP Report: operator mac_muladd_16s_16s_31ns_31_4_1_U471/srcnn_mac_muladd_16s_16s_31ns_31_4_1_DSP48_4_U/p is absorbed into DSP mac_muladd_16s_16s_31ns_31_4_1_U471/srcnn_mac_muladd_16s_16s_31ns_31_4_1_DSP48_4_U/p_reg_reg.
DSP Report: operator mac_muladd_16s_16s_31ns_31_4_1_U471/srcnn_mac_muladd_16s_16s_31ns_31_4_1_DSP48_4_U/m is absorbed into DSP mac_muladd_16s_16s_31ns_31_4_1_U471/srcnn_mac_muladd_16s_16s_31ns_31_4_1_DSP48_4_U/p_reg_reg.
DSP Report: Generating DSP tmp_106_reg_5616_reg, operation Mode is: ((A:0x3f1)*B2)'.
DSP Report: register tmp_106_reg_5616_reg is absorbed into DSP tmp_106_reg_5616_reg.
DSP Report: register tmp_106_reg_5616_reg is absorbed into DSP tmp_106_reg_5616_reg.
DSP Report: operator mul_9ns_11ns_19_1_1_U417/tmp_product is absorbed into DSP tmp_106_reg_5616_reg.
DSP Report: Generating DSP mac_muladd_16s_16s_31ns_31_4_1_U474/srcnn_mac_muladd_16s_16s_31ns_31_4_1_DSP48_4_U/p_reg_reg, operation Mode is: (C+(A2*B'')')'.
DSP Report: register mac_muladd_16s_16s_31ns_31_4_1_U474/srcnn_mac_muladd_16s_16s_31ns_31_4_1_DSP48_4_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_31ns_31_4_1_U474/srcnn_mac_muladd_16s_16s_31ns_31_4_1_DSP48_4_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_31ns_31_4_1_U474/srcnn_mac_muladd_16s_16s_31ns_31_4_1_DSP48_4_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_31ns_31_4_1_U474/srcnn_mac_muladd_16s_16s_31ns_31_4_1_DSP48_4_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_31ns_31_4_1_U474/srcnn_mac_muladd_16s_16s_31ns_31_4_1_DSP48_4_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_31ns_31_4_1_U474/srcnn_mac_muladd_16s_16s_31ns_31_4_1_DSP48_4_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_31ns_31_4_1_U474/srcnn_mac_muladd_16s_16s_31ns_31_4_1_DSP48_4_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_31ns_31_4_1_U474/srcnn_mac_muladd_16s_16s_31ns_31_4_1_DSP48_4_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_31ns_31_4_1_U474/srcnn_mac_muladd_16s_16s_31ns_31_4_1_DSP48_4_U/m_reg_reg is absorbed into DSP mac_muladd_16s_16s_31ns_31_4_1_U474/srcnn_mac_muladd_16s_16s_31ns_31_4_1_DSP48_4_U/p_reg_reg.
DSP Report: operator mac_muladd_16s_16s_31ns_31_4_1_U474/srcnn_mac_muladd_16s_16s_31ns_31_4_1_DSP48_4_U/p is absorbed into DSP mac_muladd_16s_16s_31ns_31_4_1_U474/srcnn_mac_muladd_16s_16s_31ns_31_4_1_DSP48_4_U/p_reg_reg.
DSP Report: operator mac_muladd_16s_16s_31ns_31_4_1_U474/srcnn_mac_muladd_16s_16s_31ns_31_4_1_DSP48_4_U/m is absorbed into DSP mac_muladd_16s_16s_31ns_31_4_1_U474/srcnn_mac_muladd_16s_16s_31ns_31_4_1_DSP48_4_U/p_reg_reg.
DSP Report: Generating DSP tmp_108_reg_5695_reg, operation Mode is: (A2*B2)'.
DSP Report: register sext_ln39_5_reg_5539_reg is absorbed into DSP tmp_108_reg_5695_reg.
DSP Report: register sext_ln56_7_reg_5587_reg is absorbed into DSP tmp_108_reg_5695_reg.
DSP Report: register tmp_108_reg_5695_reg is absorbed into DSP tmp_108_reg_5695_reg.
DSP Report: operator mul_16s_16s_31_1_1_U419/tmp_product is absorbed into DSP tmp_108_reg_5695_reg.
DSP Report: Generating DSP mac_muladd_16s_16s_31ns_31_4_1_U442/srcnn_mac_muladd_16s_16s_31ns_31_4_1_DSP48_4_U/p_reg_reg, operation Mode is: (C+(A2*B'')')'.
DSP Report: register mac_muladd_16s_16s_31ns_31_4_1_U442/srcnn_mac_muladd_16s_16s_31ns_31_4_1_DSP48_4_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_31ns_31_4_1_U442/srcnn_mac_muladd_16s_16s_31ns_31_4_1_DSP48_4_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_31ns_31_4_1_U442/srcnn_mac_muladd_16s_16s_31ns_31_4_1_DSP48_4_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_31ns_31_4_1_U442/srcnn_mac_muladd_16s_16s_31ns_31_4_1_DSP48_4_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_31ns_31_4_1_U442/srcnn_mac_muladd_16s_16s_31ns_31_4_1_DSP48_4_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_31ns_31_4_1_U442/srcnn_mac_muladd_16s_16s_31ns_31_4_1_DSP48_4_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_31ns_31_4_1_U442/srcnn_mac_muladd_16s_16s_31ns_31_4_1_DSP48_4_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_31ns_31_4_1_U442/srcnn_mac_muladd_16s_16s_31ns_31_4_1_DSP48_4_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_31ns_31_4_1_U442/srcnn_mac_muladd_16s_16s_31ns_31_4_1_DSP48_4_U/m_reg_reg is absorbed into DSP mac_muladd_16s_16s_31ns_31_4_1_U442/srcnn_mac_muladd_16s_16s_31ns_31_4_1_DSP48_4_U/p_reg_reg.
DSP Report: operator mac_muladd_16s_16s_31ns_31_4_1_U442/srcnn_mac_muladd_16s_16s_31ns_31_4_1_DSP48_4_U/p is absorbed into DSP mac_muladd_16s_16s_31ns_31_4_1_U442/srcnn_mac_muladd_16s_16s_31ns_31_4_1_DSP48_4_U/p_reg_reg.
DSP Report: operator mac_muladd_16s_16s_31ns_31_4_1_U442/srcnn_mac_muladd_16s_16s_31ns_31_4_1_DSP48_4_U/m is absorbed into DSP mac_muladd_16s_16s_31ns_31_4_1_U442/srcnn_mac_muladd_16s_16s_31ns_31_4_1_DSP48_4_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_16s_16s_31ns_31_4_1_U445/srcnn_mac_muladd_16s_16s_31ns_31_4_1_DSP48_4_U/p_reg_reg, operation Mode is: (C+(A2*B'')')'.
DSP Report: register mac_muladd_16s_16s_31ns_31_4_1_U445/srcnn_mac_muladd_16s_16s_31ns_31_4_1_DSP48_4_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_31ns_31_4_1_U445/srcnn_mac_muladd_16s_16s_31ns_31_4_1_DSP48_4_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_31ns_31_4_1_U445/srcnn_mac_muladd_16s_16s_31ns_31_4_1_DSP48_4_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_31ns_31_4_1_U445/srcnn_mac_muladd_16s_16s_31ns_31_4_1_DSP48_4_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_31ns_31_4_1_U445/srcnn_mac_muladd_16s_16s_31ns_31_4_1_DSP48_4_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_31ns_31_4_1_U445/srcnn_mac_muladd_16s_16s_31ns_31_4_1_DSP48_4_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_31ns_31_4_1_U445/srcnn_mac_muladd_16s_16s_31ns_31_4_1_DSP48_4_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_31ns_31_4_1_U445/srcnn_mac_muladd_16s_16s_31ns_31_4_1_DSP48_4_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_31ns_31_4_1_U445/srcnn_mac_muladd_16s_16s_31ns_31_4_1_DSP48_4_U/m_reg_reg is absorbed into DSP mac_muladd_16s_16s_31ns_31_4_1_U445/srcnn_mac_muladd_16s_16s_31ns_31_4_1_DSP48_4_U/p_reg_reg.
DSP Report: operator mac_muladd_16s_16s_31ns_31_4_1_U445/srcnn_mac_muladd_16s_16s_31ns_31_4_1_DSP48_4_U/p is absorbed into DSP mac_muladd_16s_16s_31ns_31_4_1_U445/srcnn_mac_muladd_16s_16s_31ns_31_4_1_DSP48_4_U/p_reg_reg.
DSP Report: operator mac_muladd_16s_16s_31ns_31_4_1_U445/srcnn_mac_muladd_16s_16s_31ns_31_4_1_DSP48_4_U/m is absorbed into DSP mac_muladd_16s_16s_31ns_31_4_1_U445/srcnn_mac_muladd_16s_16s_31ns_31_4_1_DSP48_4_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_16s_16s_31ns_31_4_1_U472/srcnn_mac_muladd_16s_16s_31ns_31_4_1_DSP48_4_U/p_reg_reg, operation Mode is: (C'+(A2*B'')')'.
DSP Report: register mac_muladd_16s_16s_31ns_31_4_1_U472/srcnn_mac_muladd_16s_16s_31ns_31_4_1_DSP48_4_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_31ns_31_4_1_U472/srcnn_mac_muladd_16s_16s_31ns_31_4_1_DSP48_4_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_31ns_31_4_1_U472/srcnn_mac_muladd_16s_16s_31ns_31_4_1_DSP48_4_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_31ns_31_4_1_U472/srcnn_mac_muladd_16s_16s_31ns_31_4_1_DSP48_4_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_31ns_31_4_1_U472/srcnn_mac_muladd_16s_16s_31ns_31_4_1_DSP48_4_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_31ns_31_4_1_U472/srcnn_mac_muladd_16s_16s_31ns_31_4_1_DSP48_4_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_31ns_31_4_1_U472/srcnn_mac_muladd_16s_16s_31ns_31_4_1_DSP48_4_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_31ns_31_4_1_U472/srcnn_mac_muladd_16s_16s_31ns_31_4_1_DSP48_4_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_31ns_31_4_1_U472/srcnn_mac_muladd_16s_16s_31ns_31_4_1_DSP48_4_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_31ns_31_4_1_U472/srcnn_mac_muladd_16s_16s_31ns_31_4_1_DSP48_4_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_31ns_31_4_1_U472/srcnn_mac_muladd_16s_16s_31ns_31_4_1_DSP48_4_U/m_reg_reg is absorbed into DSP mac_muladd_16s_16s_31ns_31_4_1_U472/srcnn_mac_muladd_16s_16s_31ns_31_4_1_DSP48_4_U/p_reg_reg.
DSP Report: operator mac_muladd_16s_16s_31ns_31_4_1_U472/srcnn_mac_muladd_16s_16s_31ns_31_4_1_DSP48_4_U/p is absorbed into DSP mac_muladd_16s_16s_31ns_31_4_1_U472/srcnn_mac_muladd_16s_16s_31ns_31_4_1_DSP48_4_U/p_reg_reg.
DSP Report: operator mac_muladd_16s_16s_31ns_31_4_1_U472/srcnn_mac_muladd_16s_16s_31ns_31_4_1_DSP48_4_U/m is absorbed into DSP mac_muladd_16s_16s_31ns_31_4_1_U472/srcnn_mac_muladd_16s_16s_31ns_31_4_1_DSP48_4_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_16s_16s_31ns_31_4_1_U475/srcnn_mac_muladd_16s_16s_31ns_31_4_1_DSP48_4_U/p_reg_reg, operation Mode is: (C+(A2*B'')')'.
DSP Report: register mac_muladd_16s_16s_31ns_31_4_1_U475/srcnn_mac_muladd_16s_16s_31ns_31_4_1_DSP48_4_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_31ns_31_4_1_U475/srcnn_mac_muladd_16s_16s_31ns_31_4_1_DSP48_4_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_31ns_31_4_1_U475/srcnn_mac_muladd_16s_16s_31ns_31_4_1_DSP48_4_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_31ns_31_4_1_U475/srcnn_mac_muladd_16s_16s_31ns_31_4_1_DSP48_4_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_31ns_31_4_1_U475/srcnn_mac_muladd_16s_16s_31ns_31_4_1_DSP48_4_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_31ns_31_4_1_U475/srcnn_mac_muladd_16s_16s_31ns_31_4_1_DSP48_4_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_31ns_31_4_1_U475/srcnn_mac_muladd_16s_16s_31ns_31_4_1_DSP48_4_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_31ns_31_4_1_U475/srcnn_mac_muladd_16s_16s_31ns_31_4_1_DSP48_4_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_31ns_31_4_1_U475/srcnn_mac_muladd_16s_16s_31ns_31_4_1_DSP48_4_U/m_reg_reg is absorbed into DSP mac_muladd_16s_16s_31ns_31_4_1_U475/srcnn_mac_muladd_16s_16s_31ns_31_4_1_DSP48_4_U/p_reg_reg.
DSP Report: operator mac_muladd_16s_16s_31ns_31_4_1_U475/srcnn_mac_muladd_16s_16s_31ns_31_4_1_DSP48_4_U/p is absorbed into DSP mac_muladd_16s_16s_31ns_31_4_1_U475/srcnn_mac_muladd_16s_16s_31ns_31_4_1_DSP48_4_U/p_reg_reg.
DSP Report: operator mac_muladd_16s_16s_31ns_31_4_1_U475/srcnn_mac_muladd_16s_16s_31ns_31_4_1_DSP48_4_U/m is absorbed into DSP mac_muladd_16s_16s_31ns_31_4_1_U475/srcnn_mac_muladd_16s_16s_31ns_31_4_1_DSP48_4_U/p_reg_reg.
DSP Report: Generating DSP tmp_112_reg_5888_reg, operation Mode is: (A2*B)'.
DSP Report: register sext_ln56_12_reg_5760_reg is absorbed into DSP tmp_112_reg_5888_reg.
DSP Report: register tmp_112_reg_5888_reg is absorbed into DSP tmp_112_reg_5888_reg.
DSP Report: operator mul_16s_16s_31_1_1_U421/tmp_product is absorbed into DSP tmp_112_reg_5888_reg.
DSP Report: Generating DSP mac_muladd_16s_16s_31ns_31_4_1_U452/srcnn_mac_muladd_16s_16s_31ns_31_4_1_DSP48_4_U/p_reg_reg, operation Mode is: (C+(A2*B'')')'.
DSP Report: register mac_muladd_16s_16s_31ns_31_4_1_U452/srcnn_mac_muladd_16s_16s_31ns_31_4_1_DSP48_4_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_31ns_31_4_1_U452/srcnn_mac_muladd_16s_16s_31ns_31_4_1_DSP48_4_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_31ns_31_4_1_U452/srcnn_mac_muladd_16s_16s_31ns_31_4_1_DSP48_4_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_31ns_31_4_1_U452/srcnn_mac_muladd_16s_16s_31ns_31_4_1_DSP48_4_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_31ns_31_4_1_U452/srcnn_mac_muladd_16s_16s_31ns_31_4_1_DSP48_4_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_31ns_31_4_1_U452/srcnn_mac_muladd_16s_16s_31ns_31_4_1_DSP48_4_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_31ns_31_4_1_U452/srcnn_mac_muladd_16s_16s_31ns_31_4_1_DSP48_4_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_31ns_31_4_1_U452/srcnn_mac_muladd_16s_16s_31ns_31_4_1_DSP48_4_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_31ns_31_4_1_U452/srcnn_mac_muladd_16s_16s_31ns_31_4_1_DSP48_4_U/m_reg_reg is absorbed into DSP mac_muladd_16s_16s_31ns_31_4_1_U452/srcnn_mac_muladd_16s_16s_31ns_31_4_1_DSP48_4_U/p_reg_reg.
DSP Report: operator mac_muladd_16s_16s_31ns_31_4_1_U452/srcnn_mac_muladd_16s_16s_31ns_31_4_1_DSP48_4_U/p is absorbed into DSP mac_muladd_16s_16s_31ns_31_4_1_U452/srcnn_mac_muladd_16s_16s_31ns_31_4_1_DSP48_4_U/p_reg_reg.
DSP Report: operator mac_muladd_16s_16s_31ns_31_4_1_U452/srcnn_mac_muladd_16s_16s_31ns_31_4_1_DSP48_4_U/m is absorbed into DSP mac_muladd_16s_16s_31ns_31_4_1_U452/srcnn_mac_muladd_16s_16s_31ns_31_4_1_DSP48_4_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_16s_16s_31ns_31_4_1_U456/srcnn_mac_muladd_16s_16s_31ns_31_4_1_DSP48_4_U/p_reg_reg, operation Mode is: (C+(A''*B'')')'.
DSP Report: register mac_muladd_16s_16s_31ns_31_4_1_U456/srcnn_mac_muladd_16s_16s_31ns_31_4_1_DSP48_4_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_31ns_31_4_1_U456/srcnn_mac_muladd_16s_16s_31ns_31_4_1_DSP48_4_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_31ns_31_4_1_U456/srcnn_mac_muladd_16s_16s_31ns_31_4_1_DSP48_4_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_31ns_31_4_1_U456/srcnn_mac_muladd_16s_16s_31ns_31_4_1_DSP48_4_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_31ns_31_4_1_U456/srcnn_mac_muladd_16s_16s_31ns_31_4_1_DSP48_4_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_31ns_31_4_1_U456/srcnn_mac_muladd_16s_16s_31ns_31_4_1_DSP48_4_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_31ns_31_4_1_U456/srcnn_mac_muladd_16s_16s_31ns_31_4_1_DSP48_4_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_31ns_31_4_1_U456/srcnn_mac_muladd_16s_16s_31ns_31_4_1_DSP48_4_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_31ns_31_4_1_U456/srcnn_mac_muladd_16s_16s_31ns_31_4_1_DSP48_4_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_31ns_31_4_1_U456/srcnn_mac_muladd_16s_16s_31ns_31_4_1_DSP48_4_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_31ns_31_4_1_U456/srcnn_mac_muladd_16s_16s_31ns_31_4_1_DSP48_4_U/m_reg_reg is absorbed into DSP mac_muladd_16s_16s_31ns_31_4_1_U456/srcnn_mac_muladd_16s_16s_31ns_31_4_1_DSP48_4_U/p_reg_reg.
DSP Report: operator mac_muladd_16s_16s_31ns_31_4_1_U456/srcnn_mac_muladd_16s_16s_31ns_31_4_1_DSP48_4_U/p is absorbed into DSP mac_muladd_16s_16s_31ns_31_4_1_U456/srcnn_mac_muladd_16s_16s_31ns_31_4_1_DSP48_4_U/p_reg_reg.
DSP Report: operator mac_muladd_16s_16s_31ns_31_4_1_U456/srcnn_mac_muladd_16s_16s_31ns_31_4_1_DSP48_4_U/m is absorbed into DSP mac_muladd_16s_16s_31ns_31_4_1_U456/srcnn_mac_muladd_16s_16s_31ns_31_4_1_DSP48_4_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_16s_16s_31ns_31_4_1_U479/srcnn_mac_muladd_16s_16s_31ns_31_4_1_DSP48_4_U/p_reg_reg, operation Mode is: (C'+(A2*B'')')'.
DSP Report: register mac_muladd_16s_16s_31ns_31_4_1_U479/srcnn_mac_muladd_16s_16s_31ns_31_4_1_DSP48_4_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_31ns_31_4_1_U479/srcnn_mac_muladd_16s_16s_31ns_31_4_1_DSP48_4_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_31ns_31_4_1_U479/srcnn_mac_muladd_16s_16s_31ns_31_4_1_DSP48_4_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_31ns_31_4_1_U479/srcnn_mac_muladd_16s_16s_31ns_31_4_1_DSP48_4_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_31ns_31_4_1_U479/srcnn_mac_muladd_16s_16s_31ns_31_4_1_DSP48_4_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_31ns_31_4_1_U479/srcnn_mac_muladd_16s_16s_31ns_31_4_1_DSP48_4_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_31ns_31_4_1_U479/srcnn_mac_muladd_16s_16s_31ns_31_4_1_DSP48_4_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_31ns_31_4_1_U479/srcnn_mac_muladd_16s_16s_31ns_31_4_1_DSP48_4_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_31ns_31_4_1_U479/srcnn_mac_muladd_16s_16s_31ns_31_4_1_DSP48_4_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_31ns_31_4_1_U479/srcnn_mac_muladd_16s_16s_31ns_31_4_1_DSP48_4_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_31ns_31_4_1_U479/srcnn_mac_muladd_16s_16s_31ns_31_4_1_DSP48_4_U/m_reg_reg is absorbed into DSP mac_muladd_16s_16s_31ns_31_4_1_U479/srcnn_mac_muladd_16s_16s_31ns_31_4_1_DSP48_4_U/p_reg_reg.
DSP Report: operator mac_muladd_16s_16s_31ns_31_4_1_U479/srcnn_mac_muladd_16s_16s_31ns_31_4_1_DSP48_4_U/p is absorbed into DSP mac_muladd_16s_16s_31ns_31_4_1_U479/srcnn_mac_muladd_16s_16s_31ns_31_4_1_DSP48_4_U/p_reg_reg.
DSP Report: operator mac_muladd_16s_16s_31ns_31_4_1_U479/srcnn_mac_muladd_16s_16s_31ns_31_4_1_DSP48_4_U/m is absorbed into DSP mac_muladd_16s_16s_31ns_31_4_1_U479/srcnn_mac_muladd_16s_16s_31ns_31_4_1_DSP48_4_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_16s_16s_31ns_31_4_1_U482/srcnn_mac_muladd_16s_16s_31ns_31_4_1_DSP48_4_U/p_reg_reg, operation Mode is: (C+(A''*B'')')'.
DSP Report: register mac_muladd_16s_16s_31ns_31_4_1_U482/srcnn_mac_muladd_16s_16s_31ns_31_4_1_DSP48_4_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_31ns_31_4_1_U482/srcnn_mac_muladd_16s_16s_31ns_31_4_1_DSP48_4_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_31ns_31_4_1_U482/srcnn_mac_muladd_16s_16s_31ns_31_4_1_DSP48_4_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_31ns_31_4_1_U482/srcnn_mac_muladd_16s_16s_31ns_31_4_1_DSP48_4_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_31ns_31_4_1_U482/srcnn_mac_muladd_16s_16s_31ns_31_4_1_DSP48_4_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_31ns_31_4_1_U482/srcnn_mac_muladd_16s_16s_31ns_31_4_1_DSP48_4_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_31ns_31_4_1_U482/srcnn_mac_muladd_16s_16s_31ns_31_4_1_DSP48_4_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_31ns_31_4_1_U482/srcnn_mac_muladd_16s_16s_31ns_31_4_1_DSP48_4_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_31ns_31_4_1_U482/srcnn_mac_muladd_16s_16s_31ns_31_4_1_DSP48_4_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_31ns_31_4_1_U482/srcnn_mac_muladd_16s_16s_31ns_31_4_1_DSP48_4_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_31ns_31_4_1_U482/srcnn_mac_muladd_16s_16s_31ns_31_4_1_DSP48_4_U/m_reg_reg is absorbed into DSP mac_muladd_16s_16s_31ns_31_4_1_U482/srcnn_mac_muladd_16s_16s_31ns_31_4_1_DSP48_4_U/p_reg_reg.
DSP Report: operator mac_muladd_16s_16s_31ns_31_4_1_U482/srcnn_mac_muladd_16s_16s_31ns_31_4_1_DSP48_4_U/p is absorbed into DSP mac_muladd_16s_16s_31ns_31_4_1_U482/srcnn_mac_muladd_16s_16s_31ns_31_4_1_DSP48_4_U/p_reg_reg.
DSP Report: operator mac_muladd_16s_16s_31ns_31_4_1_U482/srcnn_mac_muladd_16s_16s_31ns_31_4_1_DSP48_4_U/m is absorbed into DSP mac_muladd_16s_16s_31ns_31_4_1_U482/srcnn_mac_muladd_16s_16s_31ns_31_4_1_DSP48_4_U/p_reg_reg.
DSP Report: Generating DSP tmp_116_reg_6073_reg, operation Mode is: (A*B)'.
DSP Report: register tmp_116_reg_6073_reg is absorbed into DSP tmp_116_reg_6073_reg.
DSP Report: operator mul_16s_16s_31_1_1_U424/tmp_product is absorbed into DSP tmp_116_reg_6073_reg.
DSP Report: Generating DSP mac_muladd_16s_16s_31ns_31_4_1_U460/srcnn_mac_muladd_16s_16s_31ns_31_4_1_DSP48_4_U/p_reg_reg, operation Mode is: (C+(A2*B'')')'.
DSP Report: register mac_muladd_16s_16s_31ns_31_4_1_U460/srcnn_mac_muladd_16s_16s_31ns_31_4_1_DSP48_4_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_31ns_31_4_1_U460/srcnn_mac_muladd_16s_16s_31ns_31_4_1_DSP48_4_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_31ns_31_4_1_U460/srcnn_mac_muladd_16s_16s_31ns_31_4_1_DSP48_4_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_31ns_31_4_1_U460/srcnn_mac_muladd_16s_16s_31ns_31_4_1_DSP48_4_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_31ns_31_4_1_U460/srcnn_mac_muladd_16s_16s_31ns_31_4_1_DSP48_4_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_31ns_31_4_1_U460/srcnn_mac_muladd_16s_16s_31ns_31_4_1_DSP48_4_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_31ns_31_4_1_U460/srcnn_mac_muladd_16s_16s_31ns_31_4_1_DSP48_4_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_31ns_31_4_1_U460/srcnn_mac_muladd_16s_16s_31ns_31_4_1_DSP48_4_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_31ns_31_4_1_U460/srcnn_mac_muladd_16s_16s_31ns_31_4_1_DSP48_4_U/m_reg_reg is absorbed into DSP mac_muladd_16s_16s_31ns_31_4_1_U460/srcnn_mac_muladd_16s_16s_31ns_31_4_1_DSP48_4_U/p_reg_reg.
DSP Report: operator mac_muladd_16s_16s_31ns_31_4_1_U460/srcnn_mac_muladd_16s_16s_31ns_31_4_1_DSP48_4_U/p is absorbed into DSP mac_muladd_16s_16s_31ns_31_4_1_U460/srcnn_mac_muladd_16s_16s_31ns_31_4_1_DSP48_4_U/p_reg_reg.
DSP Report: operator mac_muladd_16s_16s_31ns_31_4_1_U460/srcnn_mac_muladd_16s_16s_31ns_31_4_1_DSP48_4_U/m is absorbed into DSP mac_muladd_16s_16s_31ns_31_4_1_U460/srcnn_mac_muladd_16s_16s_31ns_31_4_1_DSP48_4_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_16s_16s_31ns_31_4_1_U463/srcnn_mac_muladd_16s_16s_31ns_31_4_1_DSP48_4_U/p_reg_reg, operation Mode is: (C+(A2*B'')')'.
DSP Report: register mac_muladd_16s_16s_31ns_31_4_1_U463/srcnn_mac_muladd_16s_16s_31ns_31_4_1_DSP48_4_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_31ns_31_4_1_U463/srcnn_mac_muladd_16s_16s_31ns_31_4_1_DSP48_4_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_31ns_31_4_1_U463/srcnn_mac_muladd_16s_16s_31ns_31_4_1_DSP48_4_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_31ns_31_4_1_U463/srcnn_mac_muladd_16s_16s_31ns_31_4_1_DSP48_4_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_31ns_31_4_1_U463/srcnn_mac_muladd_16s_16s_31ns_31_4_1_DSP48_4_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_31ns_31_4_1_U463/srcnn_mac_muladd_16s_16s_31ns_31_4_1_DSP48_4_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_31ns_31_4_1_U463/srcnn_mac_muladd_16s_16s_31ns_31_4_1_DSP48_4_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_31ns_31_4_1_U463/srcnn_mac_muladd_16s_16s_31ns_31_4_1_DSP48_4_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_31ns_31_4_1_U463/srcnn_mac_muladd_16s_16s_31ns_31_4_1_DSP48_4_U/m_reg_reg is absorbed into DSP mac_muladd_16s_16s_31ns_31_4_1_U463/srcnn_mac_muladd_16s_16s_31ns_31_4_1_DSP48_4_U/p_reg_reg.
DSP Report: operator mac_muladd_16s_16s_31ns_31_4_1_U463/srcnn_mac_muladd_16s_16s_31ns_31_4_1_DSP48_4_U/p is absorbed into DSP mac_muladd_16s_16s_31ns_31_4_1_U463/srcnn_mac_muladd_16s_16s_31ns_31_4_1_DSP48_4_U/p_reg_reg.
DSP Report: operator mac_muladd_16s_16s_31ns_31_4_1_U463/srcnn_mac_muladd_16s_16s_31ns_31_4_1_DSP48_4_U/m is absorbed into DSP mac_muladd_16s_16s_31ns_31_4_1_U463/srcnn_mac_muladd_16s_16s_31ns_31_4_1_DSP48_4_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_16s_16s_31ns_31_4_1_U483/srcnn_mac_muladd_16s_16s_31ns_31_4_1_DSP48_4_U/p_reg_reg, operation Mode is: (C'+(A2*B'')')'.
DSP Report: register mac_muladd_16s_16s_31ns_31_4_1_U483/srcnn_mac_muladd_16s_16s_31ns_31_4_1_DSP48_4_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_31ns_31_4_1_U483/srcnn_mac_muladd_16s_16s_31ns_31_4_1_DSP48_4_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_31ns_31_4_1_U483/srcnn_mac_muladd_16s_16s_31ns_31_4_1_DSP48_4_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_31ns_31_4_1_U483/srcnn_mac_muladd_16s_16s_31ns_31_4_1_DSP48_4_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_31ns_31_4_1_U483/srcnn_mac_muladd_16s_16s_31ns_31_4_1_DSP48_4_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_31ns_31_4_1_U483/srcnn_mac_muladd_16s_16s_31ns_31_4_1_DSP48_4_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_31ns_31_4_1_U483/srcnn_mac_muladd_16s_16s_31ns_31_4_1_DSP48_4_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_31ns_31_4_1_U483/srcnn_mac_muladd_16s_16s_31ns_31_4_1_DSP48_4_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_31ns_31_4_1_U483/srcnn_mac_muladd_16s_16s_31ns_31_4_1_DSP48_4_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_31ns_31_4_1_U483/srcnn_mac_muladd_16s_16s_31ns_31_4_1_DSP48_4_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_31ns_31_4_1_U483/srcnn_mac_muladd_16s_16s_31ns_31_4_1_DSP48_4_U/m_reg_reg is absorbed into DSP mac_muladd_16s_16s_31ns_31_4_1_U483/srcnn_mac_muladd_16s_16s_31ns_31_4_1_DSP48_4_U/p_reg_reg.
DSP Report: operator mac_muladd_16s_16s_31ns_31_4_1_U483/srcnn_mac_muladd_16s_16s_31ns_31_4_1_DSP48_4_U/p is absorbed into DSP mac_muladd_16s_16s_31ns_31_4_1_U483/srcnn_mac_muladd_16s_16s_31ns_31_4_1_DSP48_4_U/p_reg_reg.
DSP Report: operator mac_muladd_16s_16s_31ns_31_4_1_U483/srcnn_mac_muladd_16s_16s_31ns_31_4_1_DSP48_4_U/m is absorbed into DSP mac_muladd_16s_16s_31ns_31_4_1_U483/srcnn_mac_muladd_16s_16s_31ns_31_4_1_DSP48_4_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_16s_16s_31ns_31_4_1_U486/srcnn_mac_muladd_16s_16s_31ns_31_4_1_DSP48_4_U/p_reg_reg, operation Mode is: (C+(A''*B'')')'.
DSP Report: register mac_muladd_16s_16s_31ns_31_4_1_U486/srcnn_mac_muladd_16s_16s_31ns_31_4_1_DSP48_4_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_31ns_31_4_1_U486/srcnn_mac_muladd_16s_16s_31ns_31_4_1_DSP48_4_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_31ns_31_4_1_U486/srcnn_mac_muladd_16s_16s_31ns_31_4_1_DSP48_4_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_31ns_31_4_1_U486/srcnn_mac_muladd_16s_16s_31ns_31_4_1_DSP48_4_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_31ns_31_4_1_U486/srcnn_mac_muladd_16s_16s_31ns_31_4_1_DSP48_4_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_31ns_31_4_1_U486/srcnn_mac_muladd_16s_16s_31ns_31_4_1_DSP48_4_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_31ns_31_4_1_U486/srcnn_mac_muladd_16s_16s_31ns_31_4_1_DSP48_4_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_31ns_31_4_1_U486/srcnn_mac_muladd_16s_16s_31ns_31_4_1_DSP48_4_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_31ns_31_4_1_U486/srcnn_mac_muladd_16s_16s_31ns_31_4_1_DSP48_4_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_31ns_31_4_1_U486/srcnn_mac_muladd_16s_16s_31ns_31_4_1_DSP48_4_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_31ns_31_4_1_U486/srcnn_mac_muladd_16s_16s_31ns_31_4_1_DSP48_4_U/m_reg_reg is absorbed into DSP mac_muladd_16s_16s_31ns_31_4_1_U486/srcnn_mac_muladd_16s_16s_31ns_31_4_1_DSP48_4_U/p_reg_reg.
DSP Report: operator mac_muladd_16s_16s_31ns_31_4_1_U486/srcnn_mac_muladd_16s_16s_31ns_31_4_1_DSP48_4_U/p is absorbed into DSP mac_muladd_16s_16s_31ns_31_4_1_U486/srcnn_mac_muladd_16s_16s_31ns_31_4_1_DSP48_4_U/p_reg_reg.
DSP Report: operator mac_muladd_16s_16s_31ns_31_4_1_U486/srcnn_mac_muladd_16s_16s_31ns_31_4_1_DSP48_4_U/m is absorbed into DSP mac_muladd_16s_16s_31ns_31_4_1_U486/srcnn_mac_muladd_16s_16s_31ns_31_4_1_DSP48_4_U/p_reg_reg.
DSP Report: Generating DSP tmp_120_reg_6315_reg, operation Mode is: (A2*B)'.
DSP Report: register sext_ln56_22_reg_6201_reg is absorbed into DSP tmp_120_reg_6315_reg.
DSP Report: register tmp_120_reg_6315_reg is absorbed into DSP tmp_120_reg_6315_reg.
DSP Report: operator mul_16s_16s_31_1_1_U427/tmp_product is absorbed into DSP tmp_120_reg_6315_reg.
DSP Report: Generating DSP mac_muladd_16s_16s_31ns_31_4_1_U468/srcnn_mac_muladd_16s_16s_31ns_31_4_1_DSP48_4_U/p_reg_reg, operation Mode is: (C+(A2*B'')')'.
DSP Report: register mac_muladd_16s_16s_31ns_31_4_1_U468/srcnn_mac_muladd_16s_16s_31ns_31_4_1_DSP48_4_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_31ns_31_4_1_U468/srcnn_mac_muladd_16s_16s_31ns_31_4_1_DSP48_4_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_31ns_31_4_1_U468/srcnn_mac_muladd_16s_16s_31ns_31_4_1_DSP48_4_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_31ns_31_4_1_U468/srcnn_mac_muladd_16s_16s_31ns_31_4_1_DSP48_4_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_31ns_31_4_1_U468/srcnn_mac_muladd_16s_16s_31ns_31_4_1_DSP48_4_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_31ns_31_4_1_U468/srcnn_mac_muladd_16s_16s_31ns_31_4_1_DSP48_4_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_31ns_31_4_1_U468/srcnn_mac_muladd_16s_16s_31ns_31_4_1_DSP48_4_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_31ns_31_4_1_U468/srcnn_mac_muladd_16s_16s_31ns_31_4_1_DSP48_4_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_31ns_31_4_1_U468/srcnn_mac_muladd_16s_16s_31ns_31_4_1_DSP48_4_U/m_reg_reg is absorbed into DSP mac_muladd_16s_16s_31ns_31_4_1_U468/srcnn_mac_muladd_16s_16s_31ns_31_4_1_DSP48_4_U/p_reg_reg.
DSP Report: operator mac_muladd_16s_16s_31ns_31_4_1_U468/srcnn_mac_muladd_16s_16s_31ns_31_4_1_DSP48_4_U/p is absorbed into DSP mac_muladd_16s_16s_31ns_31_4_1_U468/srcnn_mac_muladd_16s_16s_31ns_31_4_1_DSP48_4_U/p_reg_reg.
DSP Report: operator mac_muladd_16s_16s_31ns_31_4_1_U468/srcnn_mac_muladd_16s_16s_31ns_31_4_1_DSP48_4_U/m is absorbed into DSP mac_muladd_16s_16s_31ns_31_4_1_U468/srcnn_mac_muladd_16s_16s_31ns_31_4_1_DSP48_4_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_16s_16s_31ns_31_4_1_U476/srcnn_mac_muladd_16s_16s_31ns_31_4_1_DSP48_4_U/p_reg_reg, operation Mode is: (C'+(A''*B'')')'.
DSP Report: register mac_muladd_16s_16s_31ns_31_4_1_U476/srcnn_mac_muladd_16s_16s_31ns_31_4_1_DSP48_4_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_31ns_31_4_1_U476/srcnn_mac_muladd_16s_16s_31ns_31_4_1_DSP48_4_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_31ns_31_4_1_U476/srcnn_mac_muladd_16s_16s_31ns_31_4_1_DSP48_4_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_31ns_31_4_1_U476/srcnn_mac_muladd_16s_16s_31ns_31_4_1_DSP48_4_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_31ns_31_4_1_U476/srcnn_mac_muladd_16s_16s_31ns_31_4_1_DSP48_4_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_31ns_31_4_1_U476/srcnn_mac_muladd_16s_16s_31ns_31_4_1_DSP48_4_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_31ns_31_4_1_U476/srcnn_mac_muladd_16s_16s_31ns_31_4_1_DSP48_4_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_31ns_31_4_1_U476/srcnn_mac_muladd_16s_16s_31ns_31_4_1_DSP48_4_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_31ns_31_4_1_U476/srcnn_mac_muladd_16s_16s_31ns_31_4_1_DSP48_4_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_31ns_31_4_1_U476/srcnn_mac_muladd_16s_16s_31ns_31_4_1_DSP48_4_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_31ns_31_4_1_U476/srcnn_mac_muladd_16s_16s_31ns_31_4_1_DSP48_4_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_31ns_31_4_1_U476/srcnn_mac_muladd_16s_16s_31ns_31_4_1_DSP48_4_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_31ns_31_4_1_U476/srcnn_mac_muladd_16s_16s_31ns_31_4_1_DSP48_4_U/m_reg_reg is absorbed into DSP mac_muladd_16s_16s_31ns_31_4_1_U476/srcnn_mac_muladd_16s_16s_31ns_31_4_1_DSP48_4_U/p_reg_reg.
DSP Report: operator mac_muladd_16s_16s_31ns_31_4_1_U476/srcnn_mac_muladd_16s_16s_31ns_31_4_1_DSP48_4_U/p is absorbed into DSP mac_muladd_16s_16s_31ns_31_4_1_U476/srcnn_mac_muladd_16s_16s_31ns_31_4_1_DSP48_4_U/p_reg_reg.
DSP Report: operator mac_muladd_16s_16s_31ns_31_4_1_U476/srcnn_mac_muladd_16s_16s_31ns_31_4_1_DSP48_4_U/m is absorbed into DSP mac_muladd_16s_16s_31ns_31_4_1_U476/srcnn_mac_muladd_16s_16s_31ns_31_4_1_DSP48_4_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_16s_16s_31ns_31_4_1_U487/srcnn_mac_muladd_16s_16s_31ns_31_4_1_DSP48_4_U/p_reg_reg, operation Mode is: (C'+(A2*B'')')'.
DSP Report: register mac_muladd_16s_16s_31ns_31_4_1_U487/srcnn_mac_muladd_16s_16s_31ns_31_4_1_DSP48_4_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_31ns_31_4_1_U487/srcnn_mac_muladd_16s_16s_31ns_31_4_1_DSP48_4_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_31ns_31_4_1_U487/srcnn_mac_muladd_16s_16s_31ns_31_4_1_DSP48_4_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_31ns_31_4_1_U487/srcnn_mac_muladd_16s_16s_31ns_31_4_1_DSP48_4_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_31ns_31_4_1_U487/srcnn_mac_muladd_16s_16s_31ns_31_4_1_DSP48_4_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_31ns_31_4_1_U487/srcnn_mac_muladd_16s_16s_31ns_31_4_1_DSP48_4_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_31ns_31_4_1_U487/srcnn_mac_muladd_16s_16s_31ns_31_4_1_DSP48_4_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_31ns_31_4_1_U487/srcnn_mac_muladd_16s_16s_31ns_31_4_1_DSP48_4_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_31ns_31_4_1_U487/srcnn_mac_muladd_16s_16s_31ns_31_4_1_DSP48_4_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_31ns_31_4_1_U487/srcnn_mac_muladd_16s_16s_31ns_31_4_1_DSP48_4_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_31ns_31_4_1_U487/srcnn_mac_muladd_16s_16s_31ns_31_4_1_DSP48_4_U/m_reg_reg is absorbed into DSP mac_muladd_16s_16s_31ns_31_4_1_U487/srcnn_mac_muladd_16s_16s_31ns_31_4_1_DSP48_4_U/p_reg_reg.
DSP Report: operator mac_muladd_16s_16s_31ns_31_4_1_U487/srcnn_mac_muladd_16s_16s_31ns_31_4_1_DSP48_4_U/p is absorbed into DSP mac_muladd_16s_16s_31ns_31_4_1_U487/srcnn_mac_muladd_16s_16s_31ns_31_4_1_DSP48_4_U/p_reg_reg.
DSP Report: operator mac_muladd_16s_16s_31ns_31_4_1_U487/srcnn_mac_muladd_16s_16s_31ns_31_4_1_DSP48_4_U/m is absorbed into DSP mac_muladd_16s_16s_31ns_31_4_1_U487/srcnn_mac_muladd_16s_16s_31ns_31_4_1_DSP48_4_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_16s_16s_31ns_31_4_1_U489/srcnn_mac_muladd_16s_16s_31ns_31_4_1_DSP48_4_U/p_reg_reg, operation Mode is: (C+(A2*B'')')'.
DSP Report: register mac_muladd_16s_16s_31ns_31_4_1_U489/srcnn_mac_muladd_16s_16s_31ns_31_4_1_DSP48_4_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_31ns_31_4_1_U489/srcnn_mac_muladd_16s_16s_31ns_31_4_1_DSP48_4_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_31ns_31_4_1_U489/srcnn_mac_muladd_16s_16s_31ns_31_4_1_DSP48_4_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_31ns_31_4_1_U489/srcnn_mac_muladd_16s_16s_31ns_31_4_1_DSP48_4_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_31ns_31_4_1_U489/srcnn_mac_muladd_16s_16s_31ns_31_4_1_DSP48_4_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_31ns_31_4_1_U489/srcnn_mac_muladd_16s_16s_31ns_31_4_1_DSP48_4_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_31ns_31_4_1_U489/srcnn_mac_muladd_16s_16s_31ns_31_4_1_DSP48_4_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_31ns_31_4_1_U489/srcnn_mac_muladd_16s_16s_31ns_31_4_1_DSP48_4_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_31ns_31_4_1_U489/srcnn_mac_muladd_16s_16s_31ns_31_4_1_DSP48_4_U/m_reg_reg is absorbed into DSP mac_muladd_16s_16s_31ns_31_4_1_U489/srcnn_mac_muladd_16s_16s_31ns_31_4_1_DSP48_4_U/p_reg_reg.
DSP Report: operator mac_muladd_16s_16s_31ns_31_4_1_U489/srcnn_mac_muladd_16s_16s_31ns_31_4_1_DSP48_4_U/p is absorbed into DSP mac_muladd_16s_16s_31ns_31_4_1_U489/srcnn_mac_muladd_16s_16s_31ns_31_4_1_DSP48_4_U/p_reg_reg.
DSP Report: operator mac_muladd_16s_16s_31ns_31_4_1_U489/srcnn_mac_muladd_16s_16s_31ns_31_4_1_DSP48_4_U/m is absorbed into DSP mac_muladd_16s_16s_31ns_31_4_1_U489/srcnn_mac_muladd_16s_16s_31ns_31_4_1_DSP48_4_U/p_reg_reg.
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 16 for RAM "srcnn_conv3__GB1/conv3_mulmulmulmulap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_U/ram_reg"
INFO: [Synth 8-3971] The signal "srcnn_conv3__GB1/conv3_mulmulmulmulap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_U/ram_reg" was recognized as a true dual port RAM template.
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 16 for RAM "srcnn_conv3__GB1/conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_1_U/ram_reg"
INFO: [Synth 8-3971] The signal "srcnn_conv3__GB1/conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_1_U/ram_reg" was recognized as a true dual port RAM template.
RAM ("srcnn_conv3__GB1/weight_buffer_0_U/ram_reg") is too shallow (depth = 800) to use URAM. Choosing BRAM instead of URAM 
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 16 for RAM "srcnn_conv3__GB1/weight_buffer_0_U/ram_reg"
INFO: [Synth 8-7124] RAM ("srcnn_conv3__GB1/conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_2_U/ram_reg") is implemented using BRAM instead of URAM. Memory would be severely underutilized if URAMs are used
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 4 and width 9 for RAM "srcnn_conv3__GB1/conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_2_U/ram_reg"
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 4 and width 9 for RAM "srcnn_conv3__GB1/conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_2_U/ram_reg"
INFO: [Synth 8-5800] Cascade chain of height 4 reduced to 2 because memory depth for RAM "srcnn_conv3__GB1/conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_2_U/ram_reg" is not power of 2. 
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 2 and width 9 for RAM "srcnn_conv3__GB1/conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_2_U/ram_reg"
INFO: [Synth 8-5800] Cascade chain of height 8 reduced to 5 because memory depth for RAM "srcnn_conv3__GB1/conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_2_U/ram_reg" is not power of 2. 
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 5 and width 4 for RAM "srcnn_conv3__GB1/conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_2_U/ram_reg"
INFO: [Synth 8-5800] Cascade chain of height 4 reduced to 3 because memory depth for RAM "srcnn_conv3__GB1/conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_2_U/ram_reg" is not power of 2. 
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 3 and width 2 for RAM "srcnn_conv3__GB1/conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_2_U/ram_reg"
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 2 and width 1 for RAM "srcnn_conv3__GB1/conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_2_U/ram_reg"
INFO: [Synth 8-3971] The signal "srcnn_conv3__GB1/conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_2_U/ram_reg" was recognized as a true dual port RAM template.
INFO: [Synth 8-7124] RAM ("srcnn_conv3__GB1/conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_3_U/ram_reg") is implemented using BRAM instead of URAM. Memory would be severely underutilized if URAMs are used
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 4 and width 9 for RAM "srcnn_conv3__GB1/conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_3_U/ram_reg"
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 4 and width 9 for RAM "srcnn_conv3__GB1/conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_3_U/ram_reg"
INFO: [Synth 8-5800] Cascade chain of height 4 reduced to 2 because memory depth for RAM "srcnn_conv3__GB1/conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_3_U/ram_reg" is not power of 2. 
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 2 and width 9 for RAM "srcnn_conv3__GB1/conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_3_U/ram_reg"
INFO: [Synth 8-5800] Cascade chain of height 8 reduced to 5 because memory depth for RAM "srcnn_conv3__GB1/conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_3_U/ram_reg" is not power of 2. 
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 5 and width 4 for RAM "srcnn_conv3__GB1/conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_3_U/ram_reg"
INFO: [Synth 8-5800] Cascade chain of height 4 reduced to 3 because memory depth for RAM "srcnn_conv3__GB1/conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_3_U/ram_reg" is not power of 2. 
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 3 and width 2 for RAM "srcnn_conv3__GB1/conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_3_U/ram_reg"
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 2 and width 1 for RAM "srcnn_conv3__GB1/conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_3_U/ram_reg"
INFO: [Synth 8-3971] The signal "srcnn_conv3__GB1/conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_3_U/ram_reg" was recognized as a true dual port RAM template.
INFO: [Synth 8-3333] propagating constant 1 across sequential element (grp_conv3_Pipeline_IN_ROW_COL_fu_226/urem_9ns_9ns_9_13_1_U405/\divisor0_reg[7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (grp_conv3_Pipeline_IN_ROW_COL_fu_226/urem_9ns_9ns_9_13_1_U405/\divisor0_reg[8] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (grp_conv3_Pipeline_IN_ROW_COL_fu_226/urem_9ns_9ns_9_13_1_U410/\divisor0_reg[7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (grp_conv3_Pipeline_IN_ROW_COL_fu_226/urem_9ns_9ns_9_13_1_U410/\divisor0_reg[8] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (grp_conv3_Pipeline_IN_ROW_COL_fu_226/urem_9ns_9ns_9_13_1_U405/\srcnn_urem_9ns_9ns_9_13_1_divider_u/remd_tmp_reg[0][7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (grp_conv3_Pipeline_IN_ROW_COL_fu_226/urem_9ns_9ns_9_13_1_U410/\srcnn_urem_9ns_9ns_9_13_1_divider_u/remd_tmp_reg[0][7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\shl_ln_reg_568_reg[5] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (grp_conv3_Pipeline_IN_ROW_COL_fu_226/\add_ln56_67_reg_5148_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\grp_conv3_Pipeline_CLEARW_fu_288/ap_done_reg_reg )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\grp_conv3_Pipeline_CLEARW3_fu_307/ap_done_reg_reg )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\grp_conv3_Pipeline_6_fu_276/ap_done_reg_reg )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\grp_conv3_Pipeline_4_fu_252/ap_done_reg_reg )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (grp_conv3_Pipeline_IN_ROW_COL_fu_226/ap_done_reg_reg)
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\grp_conv3_Pipeline_RELU_fu_240/ap_done_reg_reg )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\grp_conv3_Pipeline_RELU1_fu_265/ap_done_reg_reg )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\grp_conv3_Pipeline_CLEARW2_fu_298/ap_CS_fsm_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\grp_conv3_Pipeline_CLEARW2_fu_298/ap_done_reg_reg )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (grp_conv3_Pipeline_IN_ROW_COL_fu_226/urem_9ns_9ns_9_13_1_U405/\divisor0_reg[7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (grp_conv3_Pipeline_IN_ROW_COL_fu_226/urem_9ns_9ns_9_13_1_U405/\divisor0_reg[8] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (grp_conv3_Pipeline_IN_ROW_COL_fu_226/urem_9ns_9ns_9_13_1_U410/\divisor0_reg[7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (grp_conv3_Pipeline_IN_ROW_COL_fu_226/urem_9ns_9ns_9_13_1_U410/\divisor0_reg[8] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\grp_conv3_Pipeline_RELU_fu_240/shl_ln142_cast_cast_reg_225_reg[5] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\grp_conv3_Pipeline_RELU1_fu_265/shl_ln142_cast_cast_reg_225_reg[5] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (grp_conv3_Pipeline_IN_ROW_COL_fu_226/urem_9ns_9ns_9_13_1_U405/\divisor0_reg[7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (grp_conv3_Pipeline_IN_ROW_COL_fu_226/urem_9ns_9ns_9_13_1_U405/\divisor0_reg[8] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (grp_conv3_Pipeline_IN_ROW_COL_fu_226/urem_9ns_9ns_9_13_1_U410/\divisor0_reg[7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (grp_conv3_Pipeline_IN_ROW_COL_fu_226/urem_9ns_9ns_9_13_1_U410/\divisor0_reg[8] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (grp_conv3_Pipeline_IN_ROW_COL_fu_226/urem_9ns_9ns_9_13_1_U405/\divisor0_reg[7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (grp_conv3_Pipeline_IN_ROW_COL_fu_226/urem_9ns_9ns_9_13_1_U405/\divisor0_reg[8] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (grp_conv3_Pipeline_IN_ROW_COL_fu_226/urem_9ns_9ns_9_13_1_U410/\divisor0_reg[7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (grp_conv3_Pipeline_IN_ROW_COL_fu_226/urem_9ns_9ns_9_13_1_U410/\divisor0_reg[8] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (grp_conv3_Pipeline_IN_ROW_COL_fu_226/urem_9ns_9ns_9_13_1_U405/\divisor0_reg[7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (grp_conv3_Pipeline_IN_ROW_COL_fu_226/urem_9ns_9ns_9_13_1_U405/\divisor0_reg[8] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (grp_conv3_Pipeline_IN_ROW_COL_fu_226/urem_9ns_9ns_9_13_1_U410/\divisor0_reg[7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (grp_conv3_Pipeline_IN_ROW_COL_fu_226/urem_9ns_9ns_9_13_1_U410/\divisor0_reg[8] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (grp_conv3_Pipeline_IN_ROW_COL_fu_226/urem_9ns_9ns_9_13_1_U405/\divisor0_reg[7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (grp_conv3_Pipeline_IN_ROW_COL_fu_226/urem_9ns_9ns_9_13_1_U405/\divisor0_reg[8] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (grp_conv3_Pipeline_IN_ROW_COL_fu_226/urem_9ns_9ns_9_13_1_U410/\divisor0_reg[7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (grp_conv3_Pipeline_IN_ROW_COL_fu_226/urem_9ns_9ns_9_13_1_U410/\divisor0_reg[8] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (grp_conv3_Pipeline_IN_ROW_COL_fu_226/urem_9ns_9ns_9_13_1_U405/\divisor0_reg[7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (grp_conv3_Pipeline_IN_ROW_COL_fu_226/urem_9ns_9ns_9_13_1_U405/\divisor0_reg[8] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (grp_conv3_Pipeline_IN_ROW_COL_fu_226/urem_9ns_9ns_9_13_1_U410/\divisor0_reg[7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (grp_conv3_Pipeline_IN_ROW_COL_fu_226/urem_9ns_9ns_9_13_1_U410/\divisor0_reg[8] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (grp_conv3_Pipeline_IN_ROW_COL_fu_226/urem_9ns_9ns_9_13_1_U405/\divisor0_reg[7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (grp_conv3_Pipeline_IN_ROW_COL_fu_226/urem_9ns_9ns_9_13_1_U405/\divisor0_reg[8] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (grp_conv3_Pipeline_IN_ROW_COL_fu_226/urem_9ns_9ns_9_13_1_U410/\divisor0_reg[7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (grp_conv3_Pipeline_IN_ROW_COL_fu_226/urem_9ns_9ns_9_13_1_U410/\divisor0_reg[8] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (grp_conv3_Pipeline_IN_ROW_COL_fu_226/urem_9ns_9ns_9_13_1_U405/\divisor0_reg[7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (grp_conv3_Pipeline_IN_ROW_COL_fu_226/urem_9ns_9ns_9_13_1_U405/\divisor0_reg[8] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (grp_conv3_Pipeline_IN_ROW_COL_fu_226/urem_9ns_9ns_9_13_1_U410/\divisor0_reg[7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (grp_conv3_Pipeline_IN_ROW_COL_fu_226/urem_9ns_9ns_9_13_1_U410/\divisor0_reg[8] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (grp_conv3_Pipeline_IN_ROW_COL_fu_226/urem_9ns_9ns_9_13_1_U405/\divisor0_reg[7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (grp_conv3_Pipeline_IN_ROW_COL_fu_226/urem_9ns_9ns_9_13_1_U405/\divisor0_reg[8] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (grp_conv3_Pipeline_IN_ROW_COL_fu_226/urem_9ns_9ns_9_13_1_U410/\divisor0_reg[7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (grp_conv3_Pipeline_IN_ROW_COL_fu_226/urem_9ns_9ns_9_13_1_U410/\divisor0_reg[8] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (grp_conv3_Pipeline_IN_ROW_COL_fu_226/\zext_ln56_24_reg_5229_reg[8] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (grp_conv3_Pipeline_IN_ROW_COL_fu_226/\zext_ln56_31_reg_5301_reg[8] )
DSP Report: Generating DSP mul_7ns_18ns_24_1_1_U106/tmp_product, operation Mode is: (A:0x1fc02)*B.
DSP Report: operator mul_7ns_18ns_24_1_1_U106/tmp_product is absorbed into DSP mul_7ns_18ns_24_1_1_U106/tmp_product.
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 2 [c:/SPB_Data/ELEN90096-Group-2/project_3/project_3.gen/sources_1/bd/design_1/ipshared/2048/hdl/verilog/srcnn_mul_32s_16s_47_1_1.v:30]
DSP Report: Generating DSP mul_8ns_10ns_17_1_1_U178/tmp_product, operation Mode is: (A:0x112)*B.
DSP Report: operator mul_8ns_10ns_17_1_1_U178/tmp_product is absorbed into DSP mul_8ns_10ns_17_1_1_U178/tmp_product.
DSP Report: Generating DSP mul_32s_16s_47_1_1_U177/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_32s_16s_47_1_1_U177/tmp_product is absorbed into DSP mul_32s_16s_47_1_1_U177/tmp_product.
DSP Report: operator mul_32s_16s_47_1_1_U177/tmp_product is absorbed into DSP mul_32s_16s_47_1_1_U177/tmp_product.
DSP Report: Generating DSP mul_32s_16s_47_1_1_U177/tmp_product, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator mul_32s_16s_47_1_1_U177/tmp_product is absorbed into DSP mul_32s_16s_47_1_1_U177/tmp_product.
DSP Report: operator mul_32s_16s_47_1_1_U177/tmp_product is absorbed into DSP mul_32s_16s_47_1_1_U177/tmp_product.
DSP Report: Generating DSP mul_5ns_18ns_22_1_1_U367/tmp_product, operation Mode is: (A:0x1fc02)*B.
DSP Report: operator mul_5ns_18ns_22_1_1_U367/tmp_product is absorbed into DSP mul_5ns_18ns_22_1_1_U367/tmp_product.
INFO: [Common 17-14] Message 'Synth 8-7129' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 9 for RAM "grp_conv2_fu_328/p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_34_U/ram_reg"
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 7 for RAM "grp_conv2_fu_328/p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_34_U/ram_reg"
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 9 for RAM "grp_conv2_fu_328/p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_33_U/ram_reg"
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 7 for RAM "grp_conv2_fu_328/p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_33_U/ram_reg"
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 9 for RAM "grp_conv2_fu_328/p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_27_U/ram_reg"
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 7 for RAM "grp_conv2_fu_328/p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_27_U/ram_reg"
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 9 for RAM "grp_conv2_fu_328/p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_26_U/ram_reg"
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 7 for RAM "grp_conv2_fu_328/p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_26_U/ram_reg"
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 9 for RAM "grp_conv2_fu_328/p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_25_U/ram_reg"
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 7 for RAM "grp_conv2_fu_328/p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_25_U/ram_reg"
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 9 for RAM "grp_conv2_fu_328/p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_24_U/ram_reg"
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 7 for RAM "grp_conv2_fu_328/p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_24_U/ram_reg"
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 9 for RAM "grp_conv2_fu_328/p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_23_U/ram_reg"
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 7 for RAM "grp_conv2_fu_328/p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_23_U/ram_reg"
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 9 for RAM "grp_conv2_fu_328/p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_22_U/ram_reg"
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 7 for RAM "grp_conv2_fu_328/p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_22_U/ram_reg"
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 9 for RAM "grp_conv2_fu_328/p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_21_U/ram_reg"
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 7 for RAM "grp_conv2_fu_328/p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_21_U/ram_reg"
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 9 for RAM "grp_conv2_fu_328/p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_20_U/ram_reg"
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 7 for RAM "grp_conv2_fu_328/p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_20_U/ram_reg"
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 9 for RAM "grp_conv2_fu_328/p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_32_U/ram_reg"
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 7 for RAM "grp_conv2_fu_328/p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_32_U/ram_reg"
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 9 for RAM "grp_conv2_fu_328/p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_31_U/ram_reg"
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 7 for RAM "grp_conv2_fu_328/p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_31_U/ram_reg"
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 9 for RAM "grp_conv2_fu_328/p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_30_U/ram_reg"
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 7 for RAM "grp_conv2_fu_328/p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_30_U/ram_reg"
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 9 for RAM "grp_conv2_fu_328/p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_29_U/ram_reg"
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 7 for RAM "grp_conv2_fu_328/p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_29_U/ram_reg"
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 9 for RAM "grp_conv2_fu_328/p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_28_U/ram_reg"
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 7 for RAM "grp_conv2_fu_328/p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_28_U/ram_reg"
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 9 for RAM "grp_conv2_fu_328/p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_19_U/ram_reg"
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 7 for RAM "grp_conv2_fu_328/p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_19_U/ram_reg"
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 9 for RAM "grp_conv2_fu_328/p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_18_U/ram_reg"
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 7 for RAM "grp_conv2_fu_328/p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_18_U/ram_reg"
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 9 for RAM "grp_conv2_fu_328/p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_12_U/ram_reg"
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 7 for RAM "grp_conv2_fu_328/p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_12_U/ram_reg"
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 9 for RAM "grp_conv2_fu_328/p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_11_U/ram_reg"
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 7 for RAM "grp_conv2_fu_328/p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_11_U/ram_reg"
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 9 for RAM "grp_conv2_fu_328/p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_10_U/ram_reg"
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 7 for RAM "grp_conv2_fu_328/p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_10_U/ram_reg"
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 9 for RAM "grp_conv2_fu_328/p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_9_U/ram_reg"
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 7 for RAM "grp_conv2_fu_328/p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_9_U/ram_reg"
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 9 for RAM "grp_conv2_fu_328/p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_8_U/ram_reg"
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 7 for RAM "grp_conv2_fu_328/p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_8_U/ram_reg"
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 9 for RAM "grp_conv2_fu_328/p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_7_U/ram_reg"
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 7 for RAM "grp_conv2_fu_328/p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_7_U/ram_reg"
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 9 for RAM "grp_conv2_fu_328/p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_6_U/ram_reg"
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 7 for RAM "grp_conv2_fu_328/p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_6_U/ram_reg"
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 9 for RAM "grp_conv2_fu_328/p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_5_U/ram_reg"
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 7 for RAM "grp_conv2_fu_328/p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_5_U/ram_reg"
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 9 for RAM "grp_conv2_fu_328/p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_17_U/ram_reg"
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 7 for RAM "grp_conv2_fu_328/p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_17_U/ram_reg"
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 9 for RAM "grp_conv2_fu_328/p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_16_U/ram_reg"
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 7 for RAM "grp_conv2_fu_328/p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_16_U/ram_reg"
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 9 for RAM "grp_conv2_fu_328/p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_15_U/ram_reg"
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 7 for RAM "grp_conv2_fu_328/p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_15_U/ram_reg"
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 9 for RAM "grp_conv2_fu_328/p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_14_U/ram_reg"
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 7 for RAM "grp_conv2_fu_328/p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_14_U/ram_reg"
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 9 for RAM "grp_conv2_fu_328/p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_13_U/ram_reg"
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 7 for RAM "grp_conv2_fu_328/p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_13_U/ram_reg"
RAM ("grp_conv2_fu_328/weight_buffer_U/ram_reg") is too shallow (depth = 256) to use URAM. Choosing BRAM instead of URAM 
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 16 for RAM "grp_conv2_fu_328/conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_9_U/ram_reg"
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 16 for RAM "grp_conv2_fu_328/conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_3_U/ram_reg"
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 16 for RAM "grp_conv2_fu_328/conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_2_U/ram_reg"
INFO: [Common 17-14] Message 'Synth 8-7030' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3886] merging instance 'grp_conv2_fu_328/grp_load_input_buffer_c2_fu_399/grp_load_input_buffer_c2_Pipeline_BH_fu_120/p_cast_reg_4989_reg[0]' (FDE) to 'grp_conv2_fu_328/grp_load_input_buffer_c2_fu_399/grp_load_input_buffer_c2_Pipeline_BH_fu_120/empty_reg_4969_reg[0]'
INFO: [Synth 8-3886] merging instance 'grp_conv2_fu_328/grp_load_input_buffer_c2_fu_399/grp_load_input_buffer_c2_Pipeline_BH_fu_120/p_cast_reg_4989_reg[1]' (FDE) to 'grp_conv2_fu_328/grp_load_input_buffer_c2_fu_399/grp_load_input_buffer_c2_Pipeline_BH_fu_120/empty_reg_4969_reg[1]'
INFO: [Synth 8-3886] merging instance 'grp_conv2_fu_328/grp_load_input_buffer_c2_fu_399/grp_load_input_buffer_c2_Pipeline_BH_fu_120/p_cast_reg_4989_reg[2]' (FDE) to 'grp_conv2_fu_328/grp_load_input_buffer_c2_fu_399/grp_load_input_buffer_c2_Pipeline_BH_fu_120/empty_reg_4969_reg[2]'
INFO: [Synth 8-3886] merging instance 'grp_conv2_fu_328/grp_load_input_buffer_c2_fu_399/grp_load_input_buffer_c2_Pipeline_BH_fu_120/p_cast_reg_4989_reg[3]' (FDE) to 'grp_conv2_fu_328/grp_load_input_buffer_c2_fu_399/grp_load_input_buffer_c2_Pipeline_BH_fu_120/empty_reg_4969_reg[3]'
INFO: [Synth 8-3886] merging instance 'grp_conv2_fu_328/grp_load_input_buffer_c2_fu_399/grp_load_input_buffer_c2_Pipeline_BH_fu_120/p_cast_reg_4989_reg[4]' (FDE) to 'grp_conv2_fu_328/grp_load_input_buffer_c2_fu_399/grp_load_input_buffer_c2_Pipeline_BH_fu_120/empty_reg_4969_reg[4]'
INFO: [Synth 8-3886] merging instance 'grp_conv2_fu_328/grp_load_input_buffer_c2_fu_399/grp_load_input_buffer_c2_Pipeline_BH_fu_120/p_cast_reg_4989_reg[5]' (FDE) to 'grp_conv2_fu_328/grp_load_input_buffer_c2_fu_399/grp_load_input_buffer_c2_Pipeline_BH_fu_120/empty_reg_4969_reg[5]'
INFO: [Synth 8-3886] merging instance 'grp_conv2_fu_328/grp_load_input_buffer_c2_fu_399/grp_load_input_buffer_c2_Pipeline_BH_fu_120/p_cast_reg_4989_reg[6]' (FDE) to 'grp_conv2_fu_328/grp_load_input_buffer_c2_fu_399/grp_load_input_buffer_c2_Pipeline_BH_fu_120/empty_reg_4969_reg[6]'
INFO: [Synth 8-3886] merging instance 'grp_conv2_fu_328/grp_load_input_buffer_c2_fu_399/grp_load_input_buffer_c2_Pipeline_BH_fu_120/p_cast_reg_4989_reg[7]' (FDE) to 'grp_conv2_fu_328/grp_load_input_buffer_c2_fu_399/grp_load_input_buffer_c2_Pipeline_BH_fu_120/empty_reg_4969_reg[7]'
INFO: [Synth 8-3886] merging instance 'grp_conv2_fu_328/grp_load_input_buffer_c2_fu_399/grp_load_input_buffer_c2_Pipeline_BH_fu_120/p_cast_reg_4989_reg[8]' (FDE) to 'grp_conv2_fu_328/grp_load_input_buffer_c2_fu_399/grp_load_input_buffer_c2_Pipeline_BH_fu_120/empty_reg_4969_reg[8]'
INFO: [Synth 8-3886] merging instance 'grp_conv2_fu_328/grp_load_input_buffer_c2_fu_399/grp_load_input_buffer_c2_Pipeline_BH_fu_120/p_cast_reg_4989_reg[9]' (FDE) to 'grp_conv2_fu_328/grp_load_input_buffer_c2_fu_399/grp_load_input_buffer_c2_Pipeline_BH_fu_120/empty_reg_4969_reg[9]'
INFO: [Synth 8-3886] merging instance 'grp_conv2_fu_328/grp_load_input_buffer_c2_fu_399/grp_load_input_buffer_c2_Pipeline_BH_fu_120/p_cast_reg_4989_reg[10]' (FDE) to 'grp_conv2_fu_328/grp_load_input_buffer_c2_fu_399/grp_load_input_buffer_c2_Pipeline_BH_fu_120/empty_reg_4969_reg[10]'
INFO: [Synth 8-3886] merging instance 'grp_conv2_fu_328/grp_load_input_buffer_c2_fu_399/grp_load_input_buffer_c2_Pipeline_BH_fu_120/p_cast_reg_4989_reg[11]' (FDE) to 'grp_conv2_fu_328/grp_load_input_buffer_c2_fu_399/grp_load_input_buffer_c2_Pipeline_BH_fu_120/empty_reg_4969_reg[11]'
INFO: [Synth 8-3886] merging instance 'grp_conv2_fu_328/shl_ln4_reg_1327_reg[0]' (FD) to 'grp_conv2_fu_328/zext_ln103_reg_1282_reg[8]'
INFO: [Synth 8-3886] merging instance 'grp_conv2_fu_328/shl_ln4_reg_1327_reg[1]' (FD) to 'grp_conv2_fu_328/zext_ln103_reg_1282_reg[8]'
INFO: [Synth 8-3886] merging instance 'grp_conv2_fu_328/shl_ln4_reg_1327_reg[2]' (FD) to 'grp_conv2_fu_328/zext_ln103_reg_1282_reg[8]'
INFO: [Synth 8-3886] merging instance 'grp_conv2_fu_328/shl_ln4_reg_1327_reg[3]' (FD) to 'grp_conv2_fu_328/zext_ln103_reg_1282_reg[8]'
INFO: [Synth 8-3886] merging instance 'grp_conv2_fu_328/shl_ln4_reg_1327_reg[4]' (FD) to 'grp_conv2_fu_328/zext_ln103_reg_1282_reg[8]'
INFO: [Synth 8-3886] merging instance 'grp_conv2_fu_328/shl_ln4_reg_1327_reg[5]' (FD) to 'grp_conv2_fu_328/zext_ln103_reg_1282_reg[8]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (grp_conv2_fu_328/grp_conv2_Pipeline_BW_fu_722/i_7/\phi_mul1080_fu_114_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (grp_conv2_fu_328/grp_conv2_Pipeline_BW5_fu_758/i_7/\phi_mul1085_fu_114_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (grp_conv2_fu_328/grp_conv2_Pipeline_BW6_fu_793/i_7/\phi_mul1090_fu_114_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (grp_conv2_fu_328/grp_conv2_Pipeline_BW5_fu_758/ap_done_reg_reg)
INFO: [Synth 8-3333] propagating constant 0 across sequential element (grp_conv2_fu_328/grp_conv2_Pipeline_BW_fu_722/ap_done_reg_reg)
INFO: [Synth 8-3333] propagating constant 0 across sequential element (grp_conv2_fu_328/add_ln34_fu_1224_p2_inferred/\out_reg_340_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (grp_conv2_fu_328/add_ln34_fu_1224_p2_inferred/\out_reg_340_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (grp_conv2_fu_328/grp_conv2_Pipeline_OUT_ROW_COL_fu_476/ap_done_reg_reg)
INFO: [Synth 8-3333] propagating constant 0 across sequential element (grp_conv2_fu_328/grp_conv2_Pipeline_BW6_fu_793/ap_done_reg_reg)
INFO: [Synth 8-3886] merging instance 'grp_conv2_fu_328/grp_conv2_Pipeline_RELU_fu_572/sext_ln113_cast_reg_581_reg[14]' (FDE) to 'grp_conv2_fu_328/grp_conv2_Pipeline_RELU_fu_572/sext_ln113_cast_reg_581_reg[13]'
INFO: [Synth 8-3886] merging instance 'grp_conv2_fu_328/grp_conv2_Pipeline_RELU_fu_572/sext_ln113_cast_reg_581_reg[0]' (FDE) to 'grp_conv2_fu_328/grp_conv2_Pipeline_RELU_fu_572/sext_ln110_cast_reg_586_reg[0]'
INFO: [Synth 8-3886] merging instance 'grp_conv2_fu_328/grp_conv2_Pipeline_RELU_fu_572/sext_ln113_cast_reg_581_reg[1]' (FDE) to 'grp_conv2_fu_328/grp_conv2_Pipeline_RELU_fu_572/sext_ln110_cast_reg_586_reg[1]'
INFO: [Synth 8-3886] merging instance 'grp_conv2_fu_328/grp_conv2_Pipeline_RELU_fu_572/sext_ln113_cast_reg_581_reg[2]' (FDE) to 'grp_conv2_fu_328/grp_conv2_Pipeline_RELU_fu_572/sext_ln110_cast_reg_586_reg[2]'
INFO: [Synth 8-3886] merging instance 'grp_conv2_fu_328/grp_conv2_Pipeline_RELU_fu_572/sext_ln113_cast_reg_581_reg[3]' (FDE) to 'grp_conv2_fu_328/grp_conv2_Pipeline_RELU_fu_572/sext_ln110_cast_reg_586_reg[3]'
INFO: [Synth 8-3886] merging instance 'grp_conv2_fu_328/grp_conv2_Pipeline_RELU_fu_572/sext_ln113_cast_reg_581_reg[4]' (FDE) to 'grp_conv2_fu_328/grp_conv2_Pipeline_RELU_fu_572/sext_ln110_cast_reg_586_reg[4]'
INFO: [Synth 8-3886] merging instance 'grp_conv2_fu_328/grp_conv2_Pipeline_RELU_fu_572/sext_ln113_cast_reg_581_reg[5]' (FDE) to 'grp_conv2_fu_328/grp_conv2_Pipeline_RELU_fu_572/sext_ln110_cast_reg_586_reg[5]'
INFO: [Synth 8-3886] merging instance 'grp_conv2_fu_328/grp_conv2_Pipeline_RELU_fu_572/sext_ln113_cast_reg_581_reg[6]' (FDE) to 'grp_conv2_fu_328/grp_conv2_Pipeline_RELU_fu_572/sext_ln110_cast_reg_586_reg[6]'
INFO: [Synth 8-3886] merging instance 'grp_conv2_fu_328/grp_conv2_Pipeline_RELU_fu_572/sext_ln113_cast_reg_581_reg[7]' (FDE) to 'grp_conv2_fu_328/grp_conv2_Pipeline_RELU_fu_572/sext_ln110_cast_reg_586_reg[7]'
INFO: [Synth 8-3886] merging instance 'grp_conv2_fu_328/grp_conv2_Pipeline_RELU_fu_572/sext_ln113_cast_reg_581_reg[8]' (FDE) to 'grp_conv2_fu_328/grp_conv2_Pipeline_RELU_fu_572/sext_ln110_cast_reg_586_reg[8]'
INFO: [Synth 8-3886] merging instance 'grp_conv2_fu_328/grp_conv2_Pipeline_RELU_fu_572/sext_ln113_cast_reg_581_reg[9]' (FDE) to 'grp_conv2_fu_328/grp_conv2_Pipeline_RELU_fu_572/sext_ln110_cast_reg_586_reg[9]'
INFO: [Synth 8-3886] merging instance 'grp_conv2_fu_328/grp_conv2_Pipeline_RELU_fu_572/sext_ln113_cast_reg_581_reg[10]' (FDE) to 'grp_conv2_fu_328/grp_conv2_Pipeline_RELU_fu_572/sext_ln110_cast_reg_586_reg[10]'
INFO: [Synth 8-3886] merging instance 'grp_conv2_fu_328/grp_conv2_Pipeline_RELU_fu_572/sext_ln113_cast_reg_581_reg[11]' (FDE) to 'grp_conv2_fu_328/grp_conv2_Pipeline_RELU_fu_572/sext_ln110_cast_reg_586_reg[11]'
INFO: [Synth 8-3886] merging instance 'grp_conv2_fu_328/grp_conv2_Pipeline_RELU_fu_572/sext_ln113_cast_reg_581_reg[12]' (FDE) to 'grp_conv2_fu_328/grp_conv2_Pipeline_RELU_fu_572/sext_ln110_cast_reg_586_reg[12]'
INFO: [Synth 8-3886] merging instance 'grp_conv2_fu_328/grp_conv2_Pipeline_RELU_fu_572/sext_ln113_cast_reg_581_reg[13]' (FDE) to 'grp_conv2_fu_328/grp_conv2_Pipeline_RELU_fu_572/sext_ln110_cast_reg_586_reg[14]'
INFO: [Synth 8-3886] merging instance 'grp_conv2_fu_328/grp_conv2_Pipeline_RELU_fu_572/sext_ln110_cast_reg_586_reg[13]' (FDE) to 'grp_conv2_fu_328/grp_conv2_Pipeline_RELU_fu_572/sext_ln110_cast_reg_586_reg[14]'
INFO: [Synth 8-3886] merging instance 'grp_conv2_fu_328/grp_conv2_Pipeline_RELU4_fu_647/sext_ln113_cast_reg_581_reg[14]' (FDE) to 'grp_conv2_fu_328/grp_conv2_Pipeline_RELU4_fu_647/sext_ln113_cast_reg_581_reg[13]'
INFO: [Synth 8-3886] merging instance 'grp_conv2_fu_328/grp_conv2_Pipeline_RELU4_fu_647/sext_ln113_cast_reg_581_reg[0]' (FDE) to 'grp_conv2_fu_328/grp_conv2_Pipeline_RELU4_fu_647/sext_ln110_cast_reg_586_reg[0]'
INFO: [Synth 8-3886] merging instance 'grp_conv2_fu_328/grp_conv2_Pipeline_RELU4_fu_647/sext_ln113_cast_reg_581_reg[1]' (FDE) to 'grp_conv2_fu_328/grp_conv2_Pipeline_RELU4_fu_647/sext_ln110_cast_reg_586_reg[1]'
INFO: [Synth 8-3886] merging instance 'grp_conv2_fu_328/grp_conv2_Pipeline_RELU4_fu_647/sext_ln113_cast_reg_581_reg[2]' (FDE) to 'grp_conv2_fu_328/grp_conv2_Pipeline_RELU4_fu_647/sext_ln110_cast_reg_586_reg[2]'
INFO: [Synth 8-3886] merging instance 'grp_conv2_fu_328/grp_conv2_Pipeline_RELU4_fu_647/sext_ln113_cast_reg_581_reg[3]' (FDE) to 'grp_conv2_fu_328/grp_conv2_Pipeline_RELU4_fu_647/sext_ln110_cast_reg_586_reg[3]'
INFO: [Synth 8-3886] merging instance 'grp_conv2_fu_328/grp_conv2_Pipeline_RELU4_fu_647/sext_ln113_cast_reg_581_reg[4]' (FDE) to 'grp_conv2_fu_328/grp_conv2_Pipeline_RELU4_fu_647/sext_ln110_cast_reg_586_reg[4]'
INFO: [Synth 8-3886] merging instance 'grp_conv2_fu_328/grp_conv2_Pipeline_RELU4_fu_647/sext_ln113_cast_reg_581_reg[5]' (FDE) to 'grp_conv2_fu_328/grp_conv2_Pipeline_RELU4_fu_647/sext_ln110_cast_reg_586_reg[5]'
INFO: [Synth 8-3886] merging instance 'grp_conv2_fu_328/grp_conv2_Pipeline_RELU4_fu_647/sext_ln113_cast_reg_581_reg[6]' (FDE) to 'grp_conv2_fu_328/grp_conv2_Pipeline_RELU4_fu_647/sext_ln110_cast_reg_586_reg[6]'
INFO: [Synth 8-3886] merging instance 'grp_conv2_fu_328/grp_conv2_Pipeline_RELU4_fu_647/sext_ln113_cast_reg_581_reg[7]' (FDE) to 'grp_conv2_fu_328/grp_conv2_Pipeline_RELU4_fu_647/sext_ln110_cast_reg_586_reg[7]'
INFO: [Synth 8-3886] merging instance 'grp_conv2_fu_328/grp_conv2_Pipeline_RELU4_fu_647/sext_ln113_cast_reg_581_reg[8]' (FDE) to 'grp_conv2_fu_328/grp_conv2_Pipeline_RELU4_fu_647/sext_ln110_cast_reg_586_reg[8]'
INFO: [Synth 8-3886] merging instance 'grp_conv2_fu_328/grp_conv2_Pipeline_RELU4_fu_647/sext_ln113_cast_reg_581_reg[9]' (FDE) to 'grp_conv2_fu_328/grp_conv2_Pipeline_RELU4_fu_647/sext_ln110_cast_reg_586_reg[9]'
INFO: [Synth 8-3886] merging instance 'grp_conv2_fu_328/grp_conv2_Pipeline_RELU4_fu_647/sext_ln113_cast_reg_581_reg[10]' (FDE) to 'grp_conv2_fu_328/grp_conv2_Pipeline_RELU4_fu_647/sext_ln110_cast_reg_586_reg[10]'
INFO: [Synth 8-3886] merging instance 'grp_conv2_fu_328/grp_conv2_Pipeline_RELU4_fu_647/sext_ln113_cast_reg_581_reg[11]' (FDE) to 'grp_conv2_fu_328/grp_conv2_Pipeline_RELU4_fu_647/sext_ln110_cast_reg_586_reg[11]'
INFO: [Synth 8-3886] merging instance 'grp_conv2_fu_328/grp_conv2_Pipeline_RELU4_fu_647/sext_ln113_cast_reg_581_reg[12]' (FDE) to 'grp_conv2_fu_328/grp_conv2_Pipeline_RELU4_fu_647/sext_ln110_cast_reg_586_reg[12]'
INFO: [Synth 8-3886] merging instance 'grp_conv2_fu_328/grp_conv2_Pipeline_RELU4_fu_647/sext_ln113_cast_reg_581_reg[13]' (FDE) to 'grp_conv2_fu_328/grp_conv2_Pipeline_RELU4_fu_647/sext_ln110_cast_reg_586_reg[14]'
INFO: [Synth 8-3886] merging instance 'grp_conv2_fu_328/grp_conv2_Pipeline_RELU4_fu_647/sext_ln110_cast_reg_586_reg[13]' (FDE) to 'grp_conv2_fu_328/grp_conv2_Pipeline_RELU4_fu_647/sext_ln110_cast_reg_586_reg[14]'
INFO: [Synth 8-3333] propagating constant 1 across sequential element (grp_conv2_fu_328/grp_conv2_Pipeline_BW_fu_722/\ap_CS_fsm_reg[0] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (grp_conv2_fu_328/grp_conv2_Pipeline_BW5_fu_758/\ap_CS_fsm_reg[0] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (grp_conv2_fu_328/grp_conv2_Pipeline_BW6_fu_793/\ap_CS_fsm_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (grp_conv2_fu_328/grp_conv2_Pipeline_LOAD_WEIGHTS_L_fu_467/ap_done_reg_reg)
INFO: [Synth 8-3333] propagating constant 0 across sequential element (grp_conv2_fu_328/grp_conv2_Pipeline_4_fu_609/ap_done_reg_reg)
INFO: [Synth 8-3333] propagating constant 1 across sequential element (grp_conv2_fu_328/grp_conv2_Pipeline_4_fu_609/\ap_CS_fsm_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (grp_conv2_fu_328/\zext_ln103_reg_1282_reg[8] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (grp_conv2_fu_328/grp_conv2_Pipeline_6_fu_684/\ap_CS_fsm_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (grp_conv2_fu_328/grp_conv2_Pipeline_6_fu_684/ap_done_reg_reg)
INFO: [Synth 8-3333] propagating constant 1 across sequential element (grp_conv2_fu_328/\or_ln110_reg_1351_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (grp_conv2_fu_328/grp_load_input_buffer_c2_fu_399/\sub_ln76_reg_225_reg[0] )
INFO: [Common 17-14] Message 'Synth 8-3333' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3886] merging instance 'grp_conv2_fu_328/trunc_ln_reg_1266_reg[0]' (FDE) to 'grp_conv2_fu_328/weights_addr_reg_1271_reg[0]'
INFO: [Synth 8-3886] merging instance 'grp_conv2_fu_328/trunc_ln_reg_1266_reg[1]' (FDE) to 'grp_conv2_fu_328/weights_addr_reg_1271_reg[1]'
INFO: [Synth 8-3886] merging instance 'grp_conv2_fu_328/trunc_ln_reg_1266_reg[2]' (FDE) to 'grp_conv2_fu_328/weights_addr_reg_1271_reg[2]'
INFO: [Synth 8-3886] merging instance 'grp_conv2_fu_328/trunc_ln_reg_1266_reg[3]' (FDE) to 'grp_conv2_fu_328/weights_addr_reg_1271_reg[3]'
INFO: [Synth 8-3886] merging instance 'grp_conv2_fu_328/trunc_ln_reg_1266_reg[4]' (FDE) to 'grp_conv2_fu_328/weights_addr_reg_1271_reg[4]'
INFO: [Synth 8-3886] merging instance 'grp_conv2_fu_328/trunc_ln_reg_1266_reg[5]' (FDE) to 'grp_conv2_fu_328/weights_addr_reg_1271_reg[5]'
INFO: [Synth 8-3886] merging instance 'grp_conv2_fu_328/trunc_ln_reg_1266_reg[6]' (FDE) to 'grp_conv2_fu_328/weights_addr_reg_1271_reg[6]'
INFO: [Synth 8-3886] merging instance 'grp_conv2_fu_328/trunc_ln_reg_1266_reg[7]' (FDE) to 'grp_conv2_fu_328/weights_addr_reg_1271_reg[7]'
INFO: [Synth 8-3886] merging instance 'grp_conv2_fu_328/trunc_ln_reg_1266_reg[8]' (FDE) to 'grp_conv2_fu_328/weights_addr_reg_1271_reg[8]'
INFO: [Synth 8-3886] merging instance 'grp_conv2_fu_328/trunc_ln_reg_1266_reg[9]' (FDE) to 'grp_conv2_fu_328/weights_addr_reg_1271_reg[9]'
INFO: [Synth 8-3886] merging instance 'grp_conv2_fu_328/trunc_ln_reg_1266_reg[10]' (FDE) to 'grp_conv2_fu_328/weights_addr_reg_1271_reg[10]'
INFO: [Synth 8-3886] merging instance 'grp_conv2_fu_328/trunc_ln_reg_1266_reg[11]' (FDE) to 'grp_conv2_fu_328/weights_addr_reg_1271_reg[11]'
INFO: [Synth 8-3886] merging instance 'grp_conv2_fu_328/trunc_ln_reg_1266_reg[12]' (FDE) to 'grp_conv2_fu_328/weights_addr_reg_1271_reg[12]'
INFO: [Synth 8-3886] merging instance 'grp_conv2_fu_328/trunc_ln_reg_1266_reg[13]' (FDE) to 'grp_conv2_fu_328/weights_addr_reg_1271_reg[13]'
INFO: [Synth 8-3886] merging instance 'grp_conv2_fu_328/trunc_ln_reg_1266_reg[14]' (FDE) to 'grp_conv2_fu_328/weights_addr_reg_1271_reg[14]'
INFO: [Synth 8-3886] merging instance 'grp_conv2_fu_328/trunc_ln_reg_1266_reg[15]' (FDE) to 'grp_conv2_fu_328/weights_addr_reg_1271_reg[15]'
INFO: [Synth 8-3886] merging instance 'grp_conv2_fu_328/trunc_ln_reg_1266_reg[16]' (FDE) to 'grp_conv2_fu_328/weights_addr_reg_1271_reg[16]'
INFO: [Synth 8-3886] merging instance 'grp_conv2_fu_328/trunc_ln_reg_1266_reg[17]' (FDE) to 'grp_conv2_fu_328/weights_addr_reg_1271_reg[17]'
INFO: [Synth 8-3886] merging instance 'grp_conv2_fu_328/trunc_ln_reg_1266_reg[18]' (FDE) to 'grp_conv2_fu_328/weights_addr_reg_1271_reg[18]'
INFO: [Synth 8-3886] merging instance 'grp_conv2_fu_328/trunc_ln_reg_1266_reg[19]' (FDE) to 'grp_conv2_fu_328/weights_addr_reg_1271_reg[19]'
INFO: [Synth 8-3886] merging instance 'grp_conv2_fu_328/trunc_ln_reg_1266_reg[20]' (FDE) to 'grp_conv2_fu_328/weights_addr_reg_1271_reg[20]'
INFO: [Synth 8-3886] merging instance 'grp_conv2_fu_328/trunc_ln_reg_1266_reg[21]' (FDE) to 'grp_conv2_fu_328/weights_addr_reg_1271_reg[21]'
INFO: [Synth 8-3886] merging instance 'grp_conv2_fu_328/trunc_ln_reg_1266_reg[22]' (FDE) to 'grp_conv2_fu_328/weights_addr_reg_1271_reg[22]'
INFO: [Synth 8-3886] merging instance 'grp_conv2_fu_328/trunc_ln_reg_1266_reg[23]' (FDE) to 'grp_conv2_fu_328/weights_addr_reg_1271_reg[23]'
INFO: [Synth 8-3886] merging instance 'grp_conv2_fu_328/trunc_ln_reg_1266_reg[24]' (FDE) to 'grp_conv2_fu_328/weights_addr_reg_1271_reg[24]'
INFO: [Common 17-14] Message 'Synth 8-3886' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Common 17-14] Message 'Synth 8-3886' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
WARNING: [Synth 8-3917] design srcnn__GCB2 has port s_axi_control_BRESP[1] driven by constant 0
WARNING: [Synth 8-3917] design srcnn__GCB2 has port s_axi_control_BRESP[0] driven by constant 0
WARNING: [Synth 8-3917] design srcnn__GCB2 has port s_axi_control_RRESP[1] driven by constant 0
WARNING: [Synth 8-3917] design srcnn__GCB2 has port s_axi_control_RRESP[0] driven by constant 0
INFO: [Synth 8-5784] Optimized 36 bits of RAM "store_unit/buff_wdata/U_fifo_mem/mem_reg" due to constant propagation. Old ram width 36 bits, new ram width 0 bits.
WARNING: [Synth 8-5785] Removed RAM "store_unit/buff_wdata/U_fifo_mem/mem_reg" due to constant propagation. Write data stuck at zero 
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 2 and width 18 for RAM "weights_m_axi_U/load_unit/buff_rdata/U_fifo_mem/mem_reg"
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 2 and width 18 for RAM "bundle_1_m_axi_U/load_unit/buff_rdata/U_fifo_mem/mem_reg"
INFO: [Synth 8-5784] Optimized 9 bits of RAM "store_unit/buff_wdata/U_fifo_mem/mem_reg" due to constant propagation. Old ram width 9 bits, new ram width 0 bits.
WARNING: [Synth 8-5785] Removed RAM "store_unit/buff_wdata/U_fifo_mem/mem_reg" due to constant propagation. Write data stuck at zero 
INFO: [Common 17-14] Message 'Synth 8-3886' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
WARNING: [Synth 8-3332] Sequential element (bus_write/wreq_burst_conv/rs_req/FSM_sequential_state_reg[1]) is unused and will be removed from module srcnn_weights_m_axi.
WARNING: [Synth 8-3332] Sequential element (bus_write/wreq_burst_conv/rs_req/FSM_sequential_state_reg[0]) is unused and will be removed from module srcnn_weights_m_axi.
WARNING: [Synth 8-3332] Sequential element (bus_write/wreq_throttle/rs_req/FSM_sequential_state_reg[1]) is unused and will be removed from module srcnn_weights_m_axi.
WARNING: [Synth 8-3332] Sequential element (bus_write/wreq_throttle/rs_req/FSM_sequential_state_reg[0]) is unused and will be removed from module srcnn_weights_m_axi.
WARNING: [Synth 8-3332] Sequential element (bus_write/wreq_burst_conv/rs_req/FSM_sequential_state_reg[1]) is unused and will be removed from module srcnn_biases_m_axi.
WARNING: [Synth 8-3332] Sequential element (bus_write/wreq_burst_conv/rs_req/FSM_sequential_state_reg[0]) is unused and will be removed from module srcnn_biases_m_axi.
WARNING: [Synth 8-3332] Sequential element (bus_write/wreq_throttle/rs_req/FSM_sequential_state_reg[1]) is unused and will be removed from module srcnn_biases_m_axi.
WARNING: [Synth 8-3332] Sequential element (bus_write/wreq_throttle/rs_req/FSM_sequential_state_reg[0]) is unused and will be removed from module srcnn_biases_m_axi.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:03:56 ; elapsed = 00:04:23 . Memory (MB): peak = 2977.777 ; gain = 1495.695
---------------------------------------------------------------------------------
WARNING: [Synth 8-5835] Resources of type BRAM have been overutilized. Used = 295, Available = 288. Will try to implement using LUT-RAM. 
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

Block RAM: Preliminary Mapping Report (see note below)
+------------------------------------------------------------------+------------------------------------------------------------------------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+-----------------+
|Module Name                                                       | RTL Object                                                                                     | PORT A (Depth x Width) | W | R | PORT B (Depth x Width) | W | R | Ports driving FF | RAMB18 | RAMB36 | Cascade Heights | 
+------------------------------------------------------------------+------------------------------------------------------------------------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+-----------------+
|srcnn_conv1__GC0                                                  | conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_5_U/ram_reg                      | 1 K x 16(READ_FIRST)   | W | R | 1 K x 16(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      | 1               | 
|srcnn_conv1__GC0                                                  | conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_7_U/ram_reg                      | 1 K x 16(READ_FIRST)   | W | R | 1 K x 16(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      | 1               | 
|srcnn_conv1__GC0                                                  | conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_6_U/ram_reg                      | 1 K x 16(READ_FIRST)   | W | R | 1 K x 16(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      | 1               | 
|srcnn_conv1__GC0                                                  | conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_1_U/ram_reg                      | 324 x 32(READ_FIRST)   | W | R | 324 x 32(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      | 1               | 
|srcnn_conv1__GC0                                                  | conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_U/ram_reg                        | 324 x 32(READ_FIRST)   | W | R | 324 x 32(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      | 1               | 
|srcnn_conv1__GC0                                                  | conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_4_U/ram_reg                      | 9 K x 16(READ_FIRST)   | W | R |                        |   |   | Port A           | 1      | 6      | 3,2,1,1         | 
|srcnn_conv1__GC0                                                  | conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_3_U/ram_reg                      | 9 K x 16(READ_FIRST)   | W | R |                        |   |   | Port A           | 1      | 6      | 3,2,1,1         | 
|conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_2_U | ram_reg                                                                                        | 9 K x 16(READ_FIRST)   | W | R | 9 K x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 6      | 3,2,1,1         | 
|srcnn_conv3__GB1                                                  | conv3_mulmulmulmulap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_U/ram_reg             | 640 x 16(READ_FIRST)   | W | R | 640 x 16(READ_FIRST)   | W | R | Port A and B     | 1      | 0      | 1               | 
|srcnn_conv3__GB1                                                  | conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_1_U/ram_reg                       | 640 x 16(READ_FIRST)   | W | R | 640 x 16(READ_FIRST)   | W | R | Port A and B     | 1      | 0      | 1               | 
|srcnn_conv3__GB1                                                  | conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_2_U/ram_reg                       | 36 K x 16(READ_FIRST)  | W | R | 36 K x 16(READ_FIRST)  | W | R | Port A and B     | 0      | 20     | 4,4,2,5,3,2     | 
|srcnn_conv3__GB1                                                  | conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_3_U/ram_reg                       | 36 K x 16(READ_FIRST)  | W | R | 36 K x 16(READ_FIRST)  | W | R | Port A and B     | 0      | 20     | 4,4,2,5,3,2     | 
|grp_conv2_fu_328                                                  | p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_34_U/ram_reg | 2 K x 16(READ_FIRST)   | W |   | 2 K x 16(WRITE_FIRST)  |   | R | Port A and B     | 0      | 2      | 1,1             | 
|grp_conv2_fu_328                                                  | p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_33_U/ram_reg | 2 K x 16(READ_FIRST)   | W |   | 2 K x 16(WRITE_FIRST)  |   | R | Port A and B     | 0      | 2      | 1,1             | 
|grp_conv2_fu_328                                                  | p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_27_U/ram_reg | 2 K x 16(READ_FIRST)   | W |   | 2 K x 16(WRITE_FIRST)  |   | R | Port A and B     | 0      | 2      | 1,1             | 
|grp_conv2_fu_328                                                  | p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_26_U/ram_reg | 2 K x 16(READ_FIRST)   | W |   | 2 K x 16(WRITE_FIRST)  |   | R | Port A and B     | 0      | 2      | 1,1             | 
|grp_conv2_fu_328                                                  | p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_25_U/ram_reg | 2 K x 16(READ_FIRST)   | W |   | 2 K x 16(WRITE_FIRST)  |   | R | Port A and B     | 0      | 2      | 1,1             | 
|grp_conv2_fu_328                                                  | p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_24_U/ram_reg | 2 K x 16(READ_FIRST)   | W |   | 2 K x 16(WRITE_FIRST)  |   | R | Port A and B     | 0      | 2      | 1,1             | 
|grp_conv2_fu_328                                                  | p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_23_U/ram_reg | 2 K x 16(READ_FIRST)   | W |   | 2 K x 16(WRITE_FIRST)  |   | R | Port A and B     | 0      | 2      | 1,1             | 
|grp_conv2_fu_328                                                  | p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_22_U/ram_reg | 2 K x 16(READ_FIRST)   | W |   | 2 K x 16(WRITE_FIRST)  |   | R | Port A and B     | 0      | 2      | 1,1             | 
|grp_conv2_fu_328                                                  | p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_21_U/ram_reg | 2 K x 16(READ_FIRST)   | W |   | 2 K x 16(WRITE_FIRST)  |   | R | Port A and B     | 0      | 2      | 1,1             | 
|grp_conv2_fu_328                                                  | p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_20_U/ram_reg | 2 K x 16(READ_FIRST)   | W |   | 2 K x 16(WRITE_FIRST)  |   | R | Port A and B     | 0      | 2      | 1,1             | 
|grp_conv2_fu_328                                                  | p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_32_U/ram_reg | 2 K x 16(READ_FIRST)   | W |   | 2 K x 16(WRITE_FIRST)  |   | R | Port A and B     | 0      | 2      | 1,1             | 
|grp_conv2_fu_328                                                  | p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_31_U/ram_reg | 2 K x 16(READ_FIRST)   | W |   | 2 K x 16(WRITE_FIRST)  |   | R | Port A and B     | 0      | 2      | 1,1             | 
|grp_conv2_fu_328                                                  | p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_30_U/ram_reg | 2 K x 16(READ_FIRST)   | W |   | 2 K x 16(WRITE_FIRST)  |   | R | Port A and B     | 0      | 2      | 1,1             | 
|grp_conv2_fu_328                                                  | p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_29_U/ram_reg | 2 K x 16(READ_FIRST)   | W |   | 2 K x 16(WRITE_FIRST)  |   | R | Port A and B     | 0      | 2      | 1,1             | 
|grp_conv2_fu_328                                                  | p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_28_U/ram_reg | 2 K x 16(READ_FIRST)   | W |   | 2 K x 16(WRITE_FIRST)  |   | R | Port A and B     | 0      | 2      | 1,1             | 
|grp_conv2_fu_328                                                  | p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_19_U/ram_reg | 2 K x 16(READ_FIRST)   | W |   | 2 K x 16(WRITE_FIRST)  |   | R | Port A and B     | 0      | 2      | 1,1             | 
|grp_conv2_fu_328                                                  | p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_18_U/ram_reg | 2 K x 16(READ_FIRST)   | W |   | 2 K x 16(WRITE_FIRST)  |   | R | Port A and B     | 0      | 2      | 1,1             | 
|grp_conv2_fu_328                                                  | p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_12_U/ram_reg | 2 K x 16(READ_FIRST)   | W |   | 2 K x 16(WRITE_FIRST)  |   | R | Port A and B     | 0      | 2      | 1,1             | 
|grp_conv2_fu_328                                                  | p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_11_U/ram_reg | 2 K x 16(READ_FIRST)   | W |   | 2 K x 16(WRITE_FIRST)  |   | R | Port A and B     | 0      | 2      | 1,1             | 
|grp_conv2_fu_328                                                  | p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_10_U/ram_reg | 2 K x 16(READ_FIRST)   | W |   | 2 K x 16(WRITE_FIRST)  |   | R | Port A and B     | 0      | 2      | 1,1             | 
|grp_conv2_fu_328                                                  | p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_9_U/ram_reg  | 2 K x 16(READ_FIRST)   | W |   | 2 K x 16(WRITE_FIRST)  |   | R | Port A and B     | 0      | 2      | 1,1             | 
|grp_conv2_fu_328                                                  | p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_8_U/ram_reg  | 2 K x 16(READ_FIRST)   | W |   | 2 K x 16(WRITE_FIRST)  |   | R | Port A and B     | 0      | 2      | 1,1             | 
|grp_conv2_fu_328                                                  | p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_7_U/ram_reg  | 2 K x 16(READ_FIRST)   | W |   | 2 K x 16(WRITE_FIRST)  |   | R | Port A and B     | 0      | 2      | 1,1             | 
|grp_conv2_fu_328                                                  | p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_6_U/ram_reg  | 2 K x 16(READ_FIRST)   | W |   | 2 K x 16(WRITE_FIRST)  |   | R | Port A and B     | 0      | 2      | 1,1             | 
|grp_conv2_fu_328                                                  | p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_5_U/ram_reg  | 2 K x 16(READ_FIRST)   | W |   | 2 K x 16(WRITE_FIRST)  |   | R | Port A and B     | 0      | 2      | 1,1             | 
|grp_conv2_fu_328                                                  | p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_17_U/ram_reg | 2 K x 16(READ_FIRST)   | W |   | 2 K x 16(WRITE_FIRST)  |   | R | Port A and B     | 0      | 2      | 1,1             | 
|grp_conv2_fu_328                                                  | p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_16_U/ram_reg | 2 K x 16(READ_FIRST)   | W |   | 2 K x 16(WRITE_FIRST)  |   | R | Port A and B     | 0      | 2      | 1,1             | 
|grp_conv2_fu_328                                                  | p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_15_U/ram_reg | 2 K x 16(READ_FIRST)   | W |   | 2 K x 16(WRITE_FIRST)  |   | R | Port A and B     | 0      | 2      | 1,1             | 
|grp_conv2_fu_328                                                  | p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_14_U/ram_reg | 2 K x 16(READ_FIRST)   | W |   | 2 K x 16(WRITE_FIRST)  |   | R | Port A and B     | 0      | 2      | 1,1             | 
|grp_conv2_fu_328                                                  | p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_13_U/ram_reg | 2 K x 16(READ_FIRST)   | W |   | 2 K x 16(WRITE_FIRST)  |   | R | Port A and B     | 0      | 2      | 1,1             | 
|grp_conv2_fu_328                                                  | conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_8_U/ram_reg                       | 204 x 16(READ_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 1               | 
|grp_conv2_fu_328                                                  | conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_7_U/ram_reg                       | 204 x 16(READ_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 1               | 
|grp_conv2_fu_328                                                  | conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_6_U/ram_reg                       | 204 x 16(READ_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 1               | 
|grp_conv2_fu_328                                                  | conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_5_U/ram_reg                       | 204 x 16(READ_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 1               | 
|grp_conv2_fu_328                                                  | conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_4_U/ram_reg                       | 204 x 16(READ_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 1               | 
|grp_conv2_fu_328                                                  | p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_4_U/ram_reg  | 204 x 16(READ_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 1               | 
|grp_conv2_fu_328                                                  | p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_3_U/ram_reg  | 204 x 16(READ_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 1               | 
|grp_conv2_fu_328                                                  | p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_2_U/ram_reg  | 204 x 16(READ_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 1               | 
|grp_conv2_fu_328                                                  | p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_1_U/ram_reg  | 204 x 16(READ_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 1               | 
|grp_conv2_fu_328                                                  | p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_U/ram_reg    | 204 x 16(READ_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 1               | 
|inst                                                              | bundle_2_m_axi_U/store_unit/buff_wdata/U_fifo_mem/mem_reg                                      | 511 x 18(WRITE_FIRST)  |   | R | 511 x 18(READ_FIRST)   | W |   | Port A and B     | 1      | 0      | 1               | 
|inst                                                              | bundle_2_m_axi_U/load_unit/buff_rdata/U_fifo_mem/mem_reg                                       | 3 K x 34(READ_FIRST)   | W |   | 3 K x 34(WRITE_FIRST)  |   | R | Port A and B     | 0      | 4      | 2,1,1           | 
|weights_m_axi_U                                                   | load_unit/buff_rdata/U_fifo_mem/mem_reg                                                        | 3 K x 34(READ_FIRST)   | W |   | 3 K x 34(WRITE_FIRST)  |   | R | Port A and B     | 0      | 4      | 2,1,1           | 
|bundle_1_m_axi_U                                                  | store_unit/buff_wdata/U_fifo_mem/mem_reg                                                       | 511 x 18(WRITE_FIRST)  |   | R | 511 x 18(READ_FIRST)   | W |   | Port A and B     | 1      | 0      | 1               | 
|bundle_1_m_axi_U                                                  | load_unit/buff_rdata/U_fifo_mem/mem_reg                                                        | 3 K x 34(READ_FIRST)   | W |   | 3 K x 34(WRITE_FIRST)  |   | R | Port A and B     | 0      | 4      | 2,1,1           | 
|biases_m_axi_U                                                    | load_unit/buff_rdata/U_fifo_mem/mem_reg                                                        | 255 x 34(READ_FIRST)   | W |   | 255 x 34(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      |                 | 
+------------------------------------------------------------------+------------------------------------------------------------------------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+-----------------+

Note: The table above is a preliminary report that shows the Block RAMs at the current stage of the synthesis flow. Some Block RAMs may be reimplemented as non Block RAM primitives later in the synthesis flow. Multiple instantiated Block RAMs are reported only once. 

Distributed RAM: Preliminary Mapping Report (see note below)
+--------------------------+------------------------------------------------------------------------------------+-----------+----------------------+---------------------------------------------+
|Module Name               | RTL Object                                                                         | Inference | Size (Depth x Width) | Primitives                                  | 
+--------------------------+------------------------------------------------------------------------------------+-----------+----------------------+---------------------------------------------+
|inst                      | weight_buffer_0_U/ram_reg                                                          | Implied   | 1 K x 16             | RAM32X1D x 16 RAM256X1D x 48                | 
|inst/i_9/grp_conv2_fu_328 | weight_buffer_U/ram_reg                                                            | Implied   | 256 x 32             | RAM256X1S x 32                              | 
|inst/i_9/grp_conv2_fu_328 | conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_9_U/ram_reg           | Implied   | 256 x 16             | RAM16X1S x 16 RAM64X1S x 16 RAM128X1S x 16  | 
|inst/i_9/grp_conv2_fu_328 | conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_3_U/ram_reg           | Implied   | 256 x 16             | RAM16X1S x 16 RAM64X1S x 16 RAM128X1S x 16  | 
|inst/i_9/grp_conv2_fu_328 | conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_2_U/ram_reg           | Implied   | 256 x 16             | RAM16X1S x 16 RAM64X1S x 16 RAM128X1S x 16  | 
|inst/i_9/grp_conv2_fu_328 | conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_1_U/ram_reg           | Implied   | 256 x 16             | RAM16X1S x 16 RAM64X1S x 16 RAM128X1S x 16  | 
|inst/i_9/grp_conv2_fu_328 | conv2_mulmulmulmulap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_U/ram_reg | Implied   | 256 x 16             | RAM16X1S x 16 RAM64X1S x 16 RAM128X1S x 16  | 
+--------------------------+------------------------------------------------------------------------------------+-----------+----------------------+---------------------------------------------+

Note: The table above is a preliminary report that shows the Distributed RAMs at the current stage of the synthesis flow. Some Distributed RAMs may be reimplemented as non Distributed RAM primitives later in the synthesis flow. Multiple instantiated RAMs are reported only once.

DSP: Preliminary Mapping Report (see note below. The ' indicates corresponding REG is set)
+---------------------------------------------+----------------------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|Module Name                                  | DSP Mapping                | A Size | B Size | C Size | D Size | P Size | AREG | BREG | CREG | DREG | ADREG | MREG | PREG | 
+---------------------------------------------+----------------------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|srcnn_conv1_Pipeline_OUT_ROW_COL__GB3        | A*B                        | 18     | 16     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|srcnn_conv1_Pipeline_OUT_ROW_COL__GB3        | (PCIN>>17)+A*B             | 16     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|srcnn_conv1_Pipeline_OUT_ROW_COL__GB3        | A*B                        | 18     | 16     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|srcnn_conv1_Pipeline_OUT_ROW_COL__GB3        | (PCIN>>17)+A*B             | 16     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|srcnn_conv1_Pipeline_OUT_ROW_COL__GB3        | A*B                        | 18     | 16     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|srcnn_conv1_Pipeline_OUT_ROW_COL__GB3        | (PCIN>>17)+A*B             | 16     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|srcnn_conv1_Pipeline_OUT_ROW_COL__GB3        | A*B                        | 18     | 16     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|srcnn_conv1_Pipeline_OUT_ROW_COL__GB3        | (PCIN>>17)+A*B             | 16     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|srcnn_conv1_Pipeline_OUT_ROW_COL__GB3        | A*B                        | 18     | 16     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|srcnn_conv1_Pipeline_OUT_ROW_COL__GB3        | (PCIN>>17)+A*B             | 16     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|srcnn_conv1_Pipeline_OUT_ROW_COL__GB5        | (A:0x156)*B2               | 9      | 10     | -      | -      | 19     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|srcnn_mac_muladd_10s_7ns_7ns_14_4_1_DSP48_0  | (C+((D+A)*(B:0x55)')')'    | 5      | 14     | 8      | 9      | 14     | 0    | 1    | 0    | 0    | 1     | 1    | 1    | 
|srcnn_conv1_Pipeline_OUT_ROW_COL__GB5        | C+((A:0x58)*B)'            | 6      | 8      | 11     | -      | 11     | 0    | 0    | 0    | -    | -     | 1    | 0    | 
|srcnn_conv1_Pipeline_OUT_ROW_COL__GB5        | C+((A:0x58)*B)'            | 6      | 8      | 11     | -      | 11     | 0    | 0    | 0    | -    | -     | 1    | 0    | 
|srcnn_conv1_Pipeline_OUT_ROW_COL__GB5        | C+((A:0x58)*B)'            | 6      | 8      | 11     | -      | 11     | 0    | 0    | 0    | -    | -     | 1    | 0    | 
|srcnn_conv1_Pipeline_OUT_ROW_COL__GB5        | C+((A:0x58)*B)'            | 6      | 8      | 11     | -      | 11     | 0    | 0    | 0    | -    | -     | 1    | 0    | 
|srcnn_conv1_Pipeline_OUT_ROW_COL__GB5        | C+((A:0x58)*B)'            | 6      | 8      | 11     | -      | 11     | 0    | 0    | 0    | -    | -     | 1    | 0    | 
|srcnn_conv1_Pipeline_OUT_ROW_COL__GB5        | C+((A:0x58)*B)'            | 5      | 8      | 11     | -      | 11     | 0    | 0    | 0    | -    | -     | 1    | 0    | 
|srcnn_conv1_Pipeline_OUT_ROW_COL__GB5        | C+((A:0x58)*B)'            | 5      | 8      | 7      | -      | 11     | 0    | 0    | 0    | -    | -     | 1    | 0    | 
|srcnn_conv1_Pipeline_OUT_ROW_COL__GB5        | C+((A:0x58)*B)'            | 6      | 8      | 11     | -      | 11     | 0    | 0    | 0    | -    | -     | 1    | 0    | 
|srcnn_conv1_Pipeline_OUT_ROW_COL__GB5        | C+((A:0x58)*B)'            | 6      | 8      | 11     | -      | 11     | 0    | 0    | 0    | -    | -     | 1    | 0    | 
|srcnn_conv1_Pipeline_OUT_ROW_COL__GB5        | C+((A:0x58)*B)'            | 6      | 8      | 11     | -      | 11     | 0    | 0    | 0    | -    | -     | 1    | 0    | 
|srcnn_conv1_Pipeline_OUT_ROW_COL__GB5        | C+((A:0x58)*B)'            | 6      | 8      | 11     | -      | 11     | 0    | 0    | 0    | -    | -     | 1    | 0    | 
|srcnn_conv1_Pipeline_OUT_ROW_COL__GB5        | C+((A:0x58)*B)'            | 6      | 8      | 11     | -      | 11     | 0    | 0    | 0    | -    | -     | 1    | 0    | 
|srcnn_conv1_Pipeline_OUT_ROW_COL__GB5        | C+((A:0x58)*B)'            | 5      | 8      | 7      | -      | 11     | 0    | 0    | 0    | -    | -     | 1    | 0    | 
|srcnn_conv1_Pipeline_OUT_ROW_COL__GB5        | (C+((A:0x58)*B)')'         | 6      | 8      | 11     | -      | 11     | 0    | 0    | 0    | -    | -     | 1    | 1    | 
|srcnn_conv1_Pipeline_OUT_ROW_COL__GB5        | C+((A:0x58)*B)'            | 6      | 8      | 11     | -      | 11     | 0    | 0    | 0    | -    | -     | 1    | 0    | 
|srcnn_conv1_Pipeline_OUT_ROW_COL__GB5        | C+((A:0x58)*B)'            | 6      | 8      | 11     | -      | 11     | 0    | 0    | 0    | -    | -     | 1    | 0    | 
|srcnn_conv1_Pipeline_OUT_ROW_COL__GB5        | C+((A:0x58)*B)'            | 6      | 8      | 11     | -      | 11     | 0    | 0    | 0    | -    | -     | 1    | 0    | 
|srcnn_conv1_Pipeline_OUT_ROW_COL__GB5        | C+((A:0x58)*B)'            | 6      | 8      | 11     | -      | 11     | 0    | 0    | 0    | -    | -     | 1    | 0    | 
|srcnn_conv1_Pipeline_OUT_ROW_COL__GB5        | C+((A:0x58)*B)'            | 6      | 8      | 11     | -      | 11     | 0    | 0    | 0    | -    | -     | 1    | 0    | 
|srcnn_conv1_Pipeline_OUT_ROW_COL__GB5        | C+((A:0x58)*B)'            | 5      | 8      | 11     | -      | 11     | 0    | 0    | 0    | -    | -     | 1    | 0    | 
|srcnn_conv1_Pipeline_OUT_ROW_COL__GB5        | C+((A:0x58)*B)'            | 5      | 8      | 7      | -      | 11     | 0    | 0    | 0    | -    | -     | 1    | 0    | 
|srcnn_conv1_Pipeline_OUT_ROW_COL__GB5        | C+((A:0x58)*B)'            | 6      | 8      | 11     | -      | 11     | 0    | 0    | 0    | -    | -     | 1    | 0    | 
|srcnn_conv1_Pipeline_OUT_ROW_COL__GB5        | C+((A:0x58)*B)'            | 6      | 8      | 11     | -      | 11     | 0    | 0    | 0    | -    | -     | 1    | 0    | 
|srcnn_conv1_Pipeline_OUT_ROW_COL__GB5        | C+((A:0x58)*B)'            | 6      | 8      | 11     | -      | 11     | 0    | 0    | 0    | -    | -     | 1    | 0    | 
|srcnn_conv1_Pipeline_OUT_ROW_COL__GB5        | C+((A:0x58)*B)'            | 6      | 8      | 11     | -      | 11     | 0    | 0    | 0    | -    | -     | 1    | 0    | 
|srcnn_conv1_Pipeline_OUT_ROW_COL__GB5        | C+((A:0x58)*B)'            | 6      | 8      | 11     | -      | 11     | 0    | 0    | 0    | -    | -     | 1    | 0    | 
|srcnn_conv1_Pipeline_OUT_ROW_COL__GB5        | C+((A:0x58)*B)'            | 5      | 8      | 7      | -      | 11     | 0    | 0    | 0    | -    | -     | 1    | 0    | 
|srcnn_conv1_Pipeline_OUT_ROW_COL__GB5        | (C+((A:0x58)*B)')'         | 6      | 8      | 7      | -      | 11     | 0    | 0    | 0    | -    | -     | 1    | 1    | 
|srcnn_conv1_Pipeline_OUT_ROW_COL__GB5        | (C+((A:0x58)*B)')'         | 6      | 8      | 7      | -      | 11     | 0    | 0    | 0    | -    | -     | 1    | 1    | 
|srcnn_conv1_Pipeline_OUT_ROW_COL__GB5        | (C+((A:0x58)*B)')'         | 6      | 8      | 7      | -      | 11     | 0    | 0    | 0    | -    | -     | 1    | 1    | 
|srcnn_conv1_Pipeline_OUT_ROW_COL__GB5        | (C+((A:0x58)*B)')'         | 5      | 8      | 7      | -      | 11     | 0    | 0    | 0    | -    | -     | 1    | 1    | 
|srcnn_conv1_Pipeline_OUT_ROW_COL__GB5        | (C+((A:0x58)*B)')'         | 6      | 8      | 7      | -      | 11     | 0    | 0    | 0    | -    | -     | 1    | 1    | 
|srcnn_conv1_Pipeline_OUT_ROW_COL__GB5        | (C+((A:0x58)*B)')'         | 6      | 8      | 7      | -      | 11     | 0    | 0    | 0    | -    | -     | 1    | 1    | 
|srcnn_conv1_Pipeline_OUT_ROW_COL__GB5        | (C+((A:0x58)*B)')'         | 6      | 8      | 7      | -      | 11     | 0    | 0    | 0    | -    | -     | 1    | 1    | 
|srcnn_conv1_Pipeline_OUT_ROW_COL__GB5        | (C+((A:0x58)*B)')'         | 6      | 8      | 7      | -      | 11     | 0    | 0    | 0    | -    | -     | 1    | 1    | 
|srcnn_conv1_Pipeline_OUT_ROW_COL__GB5        | (C+((A:0x58)*B)')'         | 5      | 8      | 7      | -      | 11     | 0    | 0    | 0    | -    | -     | 1    | 1    | 
|srcnn_mul_6ns_10ns_15_1_1                    | (A:0x144)*B                | 7      | 10     | -      | -      | 17     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|srcnn_mul_6ns_18ns_23_1_1                    | (A:0x1fc02)*B              | 18     | 7      | -      | -      | 25     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|srcnn_conv1__GC0                             | ((D'+A)*(B:0x55))'         | 5      | 8      | -      | 9      | 18     | 0    | 0    | -    | 1    | 0     | 1    | 0    | 
|srcnn_conv1__GC0                             | ((D'+A2)*(B:0x55))'        | 6      | 8      | -      | 9      | 18     | 1    | 0    | -    | 1    | 0     | 1    | 0    | 
|srcnn_conv1__GC0                             | ((D'+A2)*(B:0x55))'        | 6      | 8      | -      | 9      | 18     | 1    | 0    | -    | 1    | 0     | 1    | 0    | 
|srcnn_conv1__GC0                             | ((D'+A)*(B:0x55))'         | 5      | 8      | -      | 9      | 18     | 0    | 0    | -    | 1    | 1     | 1    | 0    | 
|srcnn_mul_9ns_11ns_19_1_1                    | (A:0x2ab)*B                | 10     | 11     | -      | -      | 21     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|srcnn_conv1__GC0                             | C+(A*(B:0x58))'            | 11     | 8      | 8      | -      | 11     | 0    | 0    | 0    | -    | -     | 1    | 0    | 
|srcnn_conv1__GC0                             | A*(B:0x58)                 | 11     | 8      | -      | -      | 19     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|srcnn_am_addmul_8ns_3ns_10ns_19_4_1_DSP48_1  | (((D:0x4)+A2)*(B:0x2ab)')' | 9      | 18     | -      | 4      | 29     | 1    | 1    | -    | 0    | 1     | 1    | 1    | 
|srcnn_mac_muladd_11s_7ns_8ns_11_4_1_DSP48_2  | (C+(A''*(B:0x58)')')'      | 11     | 11     | 9      | -      | 11     | 2    | 1    | 0    | -    | -     | 1    | 1    | 
|srcnn_mul_9ns_11ns_19_1_1                    | (A:0x2ab)*B                | 10     | 11     | -      | -      | 21     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|srcnn_conv1__GC0                             | C+A*(B:0x58)               | 11     | 8      | 8      | -      | 11     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|srcnn_am_addmul_8ns_3ns_10ns_19_4_1_DSP48_1  | (((D:0x4)+A2)*(B:0x2ab)')' | 9      | 18     | -      | 4      | 29     | 1    | 1    | -    | 0    | 1     | 1    | 1    | 
|srcnn_conv1__GC0                             | C+(A*(B:0x58))'            | 11     | 8      | 8      | -      | 11     | 0    | 0    | 0    | -    | -     | 1    | 0    | 
|srcnn_mul_6ns_18ns_23_1_1                    | (A:0x1fc02)*B              | 18     | 7      | -      | -      | 25     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|srcnn_mac_muladd_6ns_5ns_3ns_10_4_1_DSP48_3  | (C+(A2*(B:0x19)')')'       | 10     | 10     | 4      | -      | 10     | 1    | 1    | 0    | -    | -     | 1    | 1    | 
|srcnn_conv3_Pipeline_IN_ROW_COL              | (A2*B)'                    | 16     | 16     | -      | -      | 31     | 1    | 0    | -    | -    | -     | 1    | 0    | 
|srcnn_conv3_Pipeline_IN_ROW_COL              | ((A:0x3f1)*B)'             | 10     | 11     | -      | -      | 18     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|srcnn_mac_muladd_16s_16s_31ns_31_4_1_DSP48_4 | (C+(A2*B2)')'              | 17     | 17     | 31     | -      | 31     | 1    | 1    | 0    | -    | -     | 1    | 1    | 
|srcnn_conv3_Pipeline_IN_ROW_COL              | ((A:0x3f1)*B)'             | 10     | 11     | -      | -      | 18     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|srcnn_conv3_Pipeline_IN_ROW_COL              | (C+(A2*B'')')'             | 17     | 17     | 31     | -      | 31     | 1    | 2    | 0    | -    | -     | 1    | 1    | 
|srcnn_conv3_Pipeline_IN_ROW_COL              | ((A:0x3f1)*B)'             | 10     | 11     | -      | -      | 18     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|srcnn_conv3_Pipeline_IN_ROW_COL              | (C+(A''*B'')')'            | 17     | 17     | 31     | -      | 31     | 2    | 2    | 0    | -    | -     | 1    | 1    | 
|srcnn_conv3_Pipeline_IN_ROW_COL              | ((A:0x3f1)*B2)'            | 10     | 11     | -      | -      | 18     | 1    | 0    | -    | -    | -     | 1    | 0    | 
|srcnn_conv3_Pipeline_IN_ROW_COL              | (C'+(A2*B'')')'            | 17     | 17     | 31     | -      | 31     | 1    | 2    | 1    | -    | -     | 1    | 1    | 
|srcnn_conv3_Pipeline_IN_ROW_COL              | (A2*B)'                    | 16     | 16     | -      | -      | 31     | 1    | 0    | -    | -    | -     | 1    | 0    | 
|srcnn_conv3_Pipeline_IN_ROW_COL              | (C+(A2*B'')')'             | 17     | 17     | 31     | -      | 31     | 1    | 2    | 0    | -    | -     | 1    | 1    | 
|srcnn_conv3_Pipeline_IN_ROW_COL              | (C+(A''*B'')')'            | 17     | 17     | 31     | -      | 31     | 2    | 2    | 0    | -    | -     | 1    | 1    | 
|srcnn_conv3_Pipeline_IN_ROW_COL              | (C+(A''*B'')')'            | 17     | 17     | 31     | -      | 31     | 2    | 2    | 0    | -    | -     | 1    | 1    | 
|srcnn_conv3_Pipeline_IN_ROW_COL              | (C'+(A2*B'')')'            | 17     | 17     | 31     | -      | 31     | 1    | 2    | 1    | -    | -     | 1    | 1    | 
|srcnn_conv3_Pipeline_IN_ROW_COL              | (A2*B)'                    | 16     | 16     | -      | -      | 31     | 1    | 0    | -    | -    | -     | 1    | 0    | 
|srcnn_conv3_Pipeline_IN_ROW_COL              | (C+(A2*B'')')'             | 17     | 17     | 31     | -      | 31     | 1    | 2    | 0    | -    | -     | 1    | 1    | 
|srcnn_conv3_Pipeline_IN_ROW_COL              | (C+(A2*B'')')'             | 17     | 17     | 31     | -      | 31     | 1    | 2    | 0    | -    | -     | 1    | 1    | 
|srcnn_conv3_Pipeline_IN_ROW_COL              | (C+(A''*B'')')'            | 17     | 17     | 31     | -      | 31     | 2    | 2    | 0    | -    | -     | 1    | 1    | 
|srcnn_conv3_Pipeline_IN_ROW_COL              | (C'+(A2*B'')')'            | 17     | 17     | 31     | -      | 31     | 1    | 2    | 1    | -    | -     | 1    | 1    | 
|srcnn_conv3_Pipeline_IN_ROW_COL              | (A2*B)'                    | 16     | 16     | -      | -      | 31     | 1    | 0    | -    | -    | -     | 1    | 0    | 
|srcnn_conv3_Pipeline_IN_ROW_COL              | (C+(A2*B'')')'             | 17     | 17     | 31     | -      | 31     | 1    | 2    | 0    | -    | -     | 1    | 1    | 
|srcnn_conv3_Pipeline_IN_ROW_COL              | (C+(A''*B'')')'            | 17     | 17     | 31     | -      | 31     | 2    | 2    | 0    | -    | -     | 1    | 1    | 
|srcnn_conv3_Pipeline_IN_ROW_COL              | (C+(A''*B'')')'            | 17     | 17     | 31     | -      | 31     | 2    | 2    | 0    | -    | -     | 1    | 1    | 
|srcnn_conv3_Pipeline_IN_ROW_COL              | (C'+(A2*B'')')'            | 17     | 17     | 31     | -      | 31     | 1    | 2    | 1    | -    | -     | 1    | 1    | 
|srcnn_conv3_Pipeline_IN_ROW_COL              | (A2*B)'                    | 16     | 16     | -      | -      | 31     | 1    | 0    | -    | -    | -     | 1    | 0    | 
|srcnn_conv3_Pipeline_IN_ROW_COL              | (C+(A2*B'')')'             | 17     | 17     | 31     | -      | 31     | 1    | 2    | 0    | -    | -     | 1    | 1    | 
|srcnn_conv3_Pipeline_IN_ROW_COL              | (C+(A2*B'')')'             | 17     | 17     | 31     | -      | 31     | 1    | 2    | 0    | -    | -     | 1    | 1    | 
|srcnn_conv3_Pipeline_IN_ROW_COL              | (C'+(A''*B'')')'           | 17     | 17     | 31     | -      | 31     | 2    | 2    | 1    | -    | -     | 1    | 1    | 
|srcnn_conv3_Pipeline_IN_ROW_COL              | (C'+(A2*B'')')'            | 17     | 17     | 31     | -      | 31     | 1    | 2    | 1    | -    | -     | 1    | 1    | 
|srcnn_conv3_Pipeline_IN_ROW_COL              | A*B2                       | 16     | 16     | -      | -      | 32     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|srcnn_mac_muladd_16s_16s_31ns_31_4_1_DSP48_4 | (C+(A2*B2)')'              | 17     | 17     | 31     | -      | 31     | 1    | 1    | 0    | -    | -     | 1    | 1    | 
|srcnn_conv3_Pipeline_IN_ROW_COL              | (C+(A''*B'')')'            | 17     | 17     | 31     | -      | 31     | 2    | 2    | 0    | -    | -     | 1    | 1    | 
|srcnn_conv3_Pipeline_IN_ROW_COL              | (C+(A''*B'')')'            | 17     | 17     | 31     | -      | 31     | 2    | 2    | 0    | -    | -     | 1    | 1    | 
|srcnn_conv3_Pipeline_IN_ROW_COL              | (C+(A''*B'')')'            | 17     | 17     | 31     | -      | 31     | 2    | 2    | 0    | -    | -     | 1    | 1    | 
|srcnn_conv3_Pipeline_IN_ROW_COL              | A*B2                       | 16     | 16     | -      | -      | 32     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|srcnn_mac_muladd_16s_16s_31ns_31_4_1_DSP48_4 | (C+(A2*B2)')'              | 17     | 17     | 31     | -      | 31     | 1    | 1    | 0    | -    | -     | 1    | 1    | 
|srcnn_mac_muladd_16s_16s_31ns_31_4_1_DSP48_4 | (C+(A2*B2)')'              | 17     | 17     | 31     | -      | 31     | 1    | 1    | 0    | -    | -     | 1    | 1    | 
|srcnn_conv3_Pipeline_IN_ROW_COL              | (C+(A''*B2)')'             | 17     | 17     | 31     | -      | 31     | 2    | 1    | 0    | -    | -     | 1    | 1    | 
|srcnn_conv3_Pipeline_IN_ROW_COL              | (C+(A''*B2)')'             | 17     | 17     | 31     | -      | 31     | 2    | 1    | 0    | -    | -     | 1    | 1    | 
|srcnn_conv3_Pipeline_IN_ROW_COL              | A*B2                       | 16     | 16     | -      | -      | 32     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|srcnn_conv3_Pipeline_IN_ROW_COL              | (C+(A2*B'')')'             | 17     | 17     | 31     | -      | 31     | 1    | 2    | 0    | -    | -     | 1    | 1    | 
|srcnn_conv3_Pipeline_IN_ROW_COL              | (C+(A''*B'')')'            | 17     | 17     | 31     | -      | 31     | 2    | 2    | 0    | -    | -     | 1    | 1    | 
|srcnn_conv3_Pipeline_IN_ROW_COL              | (C+(A''*B'')')'            | 17     | 17     | 31     | -      | 31     | 2    | 2    | 0    | -    | -     | 1    | 1    | 
|srcnn_conv3_Pipeline_IN_ROW_COL              | (C+(A''*B'')')'            | 17     | 17     | 31     | -      | 31     | 2    | 2    | 0    | -    | -     | 1    | 1    | 
|srcnn_conv3_Pipeline_IN_ROW_COL              | A*B2                       | 16     | 16     | -      | -      | 32     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|srcnn_conv3_Pipeline_IN_ROW_COL              | (C+(A2*B2)')'              | 17     | 17     | 31     | -      | 31     | 1    | 1    | 0    | -    | -     | 1    | 1    | 
|srcnn_conv3_Pipeline_IN_ROW_COL              | (C+(A2*B2)')'              | 17     | 17     | 31     | -      | 31     | 1    | 1    | 0    | -    | -     | 1    | 1    | 
|srcnn_conv3_Pipeline_IN_ROW_COL              | (C+(A''*B2)')'             | 17     | 17     | 31     | -      | 31     | 2    | 1    | 0    | -    | -     | 1    | 1    | 
|srcnn_conv3_Pipeline_IN_ROW_COL              | (C+(A''*B2)')'             | 17     | 17     | 31     | -      | 31     | 2    | 1    | 0    | -    | -     | 1    | 1    | 
|srcnn_conv3_Pipeline_IN_ROW_COL              | A*B2                       | 16     | 16     | -      | -      | 32     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|srcnn_conv3_Pipeline_IN_ROW_COL              | (C+(A''*B'')')'            | 17     | 17     | 31     | -      | 31     | 2    | 2    | 0    | -    | -     | 1    | 1    | 
|srcnn_conv3_Pipeline_IN_ROW_COL              | (C+(A''*B'')')'            | 17     | 17     | 31     | -      | 31     | 2    | 2    | 0    | -    | -     | 1    | 1    | 
|srcnn_conv3_Pipeline_IN_ROW_COL              | (C+(A''*B'')')'            | 17     | 17     | 31     | -      | 31     | 2    | 2    | 0    | -    | -     | 1    | 1    | 
|srcnn_conv3_Pipeline_IN_ROW_COL              | (C+(A''*B'')')'            | 17     | 17     | 31     | -      | 31     | 2    | 2    | 0    | -    | -     | 1    | 1    | 
|srcnn_conv3_Pipeline_IN_ROW_COL              | (A2*B2)'                   | 16     | 16     | -      | -      | 31     | 1    | 1    | -    | -    | -     | 1    | 0    | 
|srcnn_conv3_Pipeline_IN_ROW_COL              | (C+(A2*B'')')'             | 17     | 17     | 31     | -      | 31     | 1    | 2    | 0    | -    | -     | 1    | 1    | 
|srcnn_conv3_Pipeline_IN_ROW_COL              | (C+(A''*B'')')'            | 17     | 17     | 31     | -      | 31     | 2    | 2    | 0    | -    | -     | 1    | 1    | 
|srcnn_conv3_Pipeline_IN_ROW_COL              | (C'+(A2*B'')')'            | 17     | 17     | 31     | -      | 31     | 1    | 2    | 1    | -    | -     | 1    | 1    | 
|srcnn_conv3_Pipeline_IN_ROW_COL              | ((A:0x3f1)*B2)'            | 10     | 11     | -      | -      | 18     | 1    | 0    | -    | -    | -     | 1    | 0    | 
|srcnn_conv3_Pipeline_IN_ROW_COL              | (C+(A2*B'')')'             | 17     | 17     | 31     | -      | 31     | 1    | 2    | 0    | -    | -     | 1    | 1    | 
|srcnn_conv3_Pipeline_IN_ROW_COL              | (A2*B2)'                   | 16     | 16     | -      | -      | 31     | 1    | 1    | -    | -    | -     | 1    | 0    | 
|srcnn_conv3_Pipeline_IN_ROW_COL              | (C+(A2*B'')')'             | 17     | 17     | 31     | -      | 31     | 1    | 2    | 0    | -    | -     | 1    | 1    | 
|srcnn_conv3_Pipeline_IN_ROW_COL              | (C+(A2*B'')')'             | 17     | 17     | 31     | -      | 31     | 1    | 2    | 0    | -    | -     | 1    | 1    | 
|srcnn_conv3_Pipeline_IN_ROW_COL              | (C'+(A2*B'')')'            | 17     | 17     | 31     | -      | 31     | 1    | 2    | 1    | -    | -     | 1    | 1    | 
|srcnn_conv3_Pipeline_IN_ROW_COL              | (C+(A2*B'')')'             | 17     | 17     | 31     | -      | 31     | 1    | 2    | 0    | -    | -     | 1    | 1    | 
|srcnn_conv3_Pipeline_IN_ROW_COL              | (A2*B)'                    | 16     | 16     | -      | -      | 31     | 1    | 0    | -    | -    | -     | 1    | 0    | 
|srcnn_conv3_Pipeline_IN_ROW_COL              | (C+(A2*B'')')'             | 17     | 17     | 31     | -      | 31     | 1    | 2    | 0    | -    | -     | 1    | 1    | 
|srcnn_conv3_Pipeline_IN_ROW_COL              | (C+(A''*B'')')'            | 17     | 17     | 31     | -      | 31     | 2    | 2    | 0    | -    | -     | 1    | 1    | 
|srcnn_conv3_Pipeline_IN_ROW_COL              | (C'+(A2*B'')')'            | 17     | 17     | 31     | -      | 31     | 1    | 2    | 1    | -    | -     | 1    | 1    | 
|srcnn_conv3_Pipeline_IN_ROW_COL              | (C+(A''*B'')')'            | 17     | 17     | 31     | -      | 31     | 2    | 2    | 0    | -    | -     | 1    | 1    | 
|srcnn_conv3_Pipeline_IN_ROW_COL              | (A*B)'                     | 16     | 16     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|srcnn_conv3_Pipeline_IN_ROW_COL              | (C+(A2*B'')')'             | 17     | 17     | 31     | -      | 31     | 1    | 2    | 0    | -    | -     | 1    | 1    | 
|srcnn_conv3_Pipeline_IN_ROW_COL              | (C+(A2*B'')')'             | 17     | 17     | 31     | -      | 31     | 1    | 2    | 0    | -    | -     | 1    | 1    | 
|srcnn_conv3_Pipeline_IN_ROW_COL              | (C'+(A2*B'')')'            | 17     | 17     | 31     | -      | 31     | 1    | 2    | 1    | -    | -     | 1    | 1    | 
|srcnn_conv3_Pipeline_IN_ROW_COL              | (C+(A''*B'')')'            | 17     | 17     | 31     | -      | 31     | 2    | 2    | 0    | -    | -     | 1    | 1    | 
|srcnn_conv3_Pipeline_IN_ROW_COL              | (A2*B)'                    | 16     | 16     | -      | -      | 31     | 1    | 0    | -    | -    | -     | 1    | 0    | 
|srcnn_conv3_Pipeline_IN_ROW_COL              | (C+(A2*B'')')'             | 17     | 17     | 31     | -      | 31     | 1    | 2    | 0    | -    | -     | 1    | 1    | 
|srcnn_conv3_Pipeline_IN_ROW_COL              | (C'+(A''*B'')')'           | 17     | 17     | 31     | -      | 31     | 2    | 2    | 1    | -    | -     | 1    | 1    | 
|srcnn_conv3_Pipeline_IN_ROW_COL              | (C'+(A2*B'')')'            | 17     | 17     | 31     | -      | 31     | 1    | 2    | 1    | -    | -     | 1    | 1    | 
|srcnn_conv3_Pipeline_IN_ROW_COL              | (C+(A2*B'')')'             | 17     | 17     | 31     | -      | 31     | 1    | 2    | 0    | -    | -     | 1    | 1    | 
|srcnn_mul_7ns_18ns_24_1_1                    | (A:0x1fc02)*B              | 18     | 8      | -      | -      | 26     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|srcnn_mul_8ns_10ns_17_1_1                    | (A:0x112)*B                | 9      | 10     | -      | -      | 19     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|srcnn_conv2_Pipeline_OUT_ROW_COL             | A*B                        | 18     | 16     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|srcnn_conv2_Pipeline_OUT_ROW_COL             | (PCIN>>17)+A*B             | 16     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|srcnn_mul_5ns_18ns_22_1_1                    | (A:0x1fc02)*B              | 18     | 6      | -      | -      | 24     | 0    | 0    | -    | -    | -     | 0    | 0    | 
+---------------------------------------------+----------------------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+

Note: The table above is a preliminary report that shows the DSPs inferred at the current stage of the synthesis flow. Some DSP may be reimplemented as non DSP primitives later in the synthesis flow. Multiple instantiated DSPs are reported only once.
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:04:23 ; elapsed = 00:04:56 . Memory (MB): peak = 2977.777 ; gain = 1495.695
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
INFO: [Synth 8-5556] The block RAM "inst/grp_conv1_fu_292/conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_4_U/ram_reg" may be mapped as a cascade chain, because it is not timing critical.
INFO: [Synth 8-5800] Cascade chain of height 4 reduced to 3 because memory depth for RAM "inst/grp_conv1_fu_292/conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_4_U/ram_reg" is not power of 2. 
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 3 and width 9 for RAM "inst/grp_conv1_fu_292/conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_4_U/ram_reg"
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 2 and width 4 for RAM "inst/grp_conv1_fu_292/conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_4_U/ram_reg"
INFO: [Synth 8-5556] The block RAM "inst/grp_conv1_fu_292/conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_3_U/ram_reg" may be mapped as a cascade chain, because it is not timing critical.
INFO: [Synth 8-5800] Cascade chain of height 4 reduced to 3 because memory depth for RAM "inst/grp_conv1_fu_292/conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_3_U/ram_reg" is not power of 2. 
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 3 and width 9 for RAM "inst/grp_conv1_fu_292/conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_3_U/ram_reg"
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 2 and width 4 for RAM "inst/grp_conv1_fu_292/conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_3_U/ram_reg"
INFO: [Synth 8-5556] The block RAM "inst/grp_conv1_fu_292i_1/\grp_conv1_fu_292/conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_2_U /ram_reg" may be mapped as a cascade chain, because it is not timing critical.
INFO: [Synth 8-5800] Cascade chain of height 4 reduced to 3 because memory depth for RAM "inst/grp_conv1_fu_292i_1/\grp_conv1_fu_292/conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_2_U /ram_reg" is not power of 2. 
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 3 and width 9 for RAM "inst/grp_conv1_fu_292i_1/\grp_conv1_fu_292/conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_2_U /ram_reg"
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 2 and width 4 for RAM "inst/grp_conv1_fu_292i_1/\grp_conv1_fu_292/conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_2_U /ram_reg"
INFO: [Synth 8-5556] The block RAM "inst/i_9/grp_conv2_fu_328/p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_34_U/ram_reg" may be mapped as a cascade chain, because it is not timing critical.
INFO: [Synth 8-5556] The block RAM "inst/i_9/grp_conv2_fu_328/p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_19_U/ram_reg" may be mapped as a cascade chain, because it is not timing critical.
INFO: [Synth 8-5556] The block RAM "inst/conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_2_U/ram_reg" may be mapped as a cascade chain, because it is not timing critical.
INFO: [Synth 8-7124] RAM ("inst/conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_2_U/ram_reg") is implemented using BRAM instead of URAM. Memory would be severely underutilized if URAMs are used
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 4 and width 9 for RAM "inst/conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_2_U/ram_reg"
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 4 and width 9 for RAM "inst/conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_2_U/ram_reg"
INFO: [Synth 8-5800] Cascade chain of height 4 reduced to 2 because memory depth for RAM "inst/conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_2_U/ram_reg" is not power of 2. 
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 2 and width 9 for RAM "inst/conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_2_U/ram_reg"
INFO: [Synth 8-5800] Cascade chain of height 8 reduced to 5 because memory depth for RAM "inst/conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_2_U/ram_reg" is not power of 2. 
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 5 and width 4 for RAM "inst/conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_2_U/ram_reg"
INFO: [Synth 8-5800] Cascade chain of height 4 reduced to 3 because memory depth for RAM "inst/conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_2_U/ram_reg" is not power of 2. 
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 3 and width 2 for RAM "inst/conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_2_U/ram_reg"
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 2 and width 1 for RAM "inst/conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_2_U/ram_reg"
INFO: [Synth 8-3971] The signal "inst/conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_2_U/ram_reg" was recognized as a true dual port RAM template.
INFO: [Synth 8-5556] The block RAM "inst/conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_3_U/ram_reg" may be mapped as a cascade chain, because it is not timing critical.
INFO: [Synth 8-7124] RAM ("inst/conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_3_U/ram_reg") is implemented using BRAM instead of URAM. Memory would be severely underutilized if URAMs are used
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 4 and width 9 for RAM "inst/conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_3_U/ram_reg"
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 4 and width 9 for RAM "inst/conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_3_U/ram_reg"
INFO: [Synth 8-5800] Cascade chain of height 4 reduced to 2 because memory depth for RAM "inst/conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_3_U/ram_reg" is not power of 2. 
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 2 and width 9 for RAM "inst/conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_3_U/ram_reg"
INFO: [Synth 8-5800] Cascade chain of height 8 reduced to 5 because memory depth for RAM "inst/conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_3_U/ram_reg" is not power of 2. 
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 5 and width 4 for RAM "inst/conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_3_U/ram_reg"
INFO: [Synth 8-5800] Cascade chain of height 4 reduced to 3 because memory depth for RAM "inst/conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_3_U/ram_reg" is not power of 2. 
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 3 and width 2 for RAM "inst/conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_3_U/ram_reg"
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 2 and width 1 for RAM "inst/conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_3_U/ram_reg"
INFO: [Synth 8-3971] The signal "inst/conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_3_U/ram_reg" was recognized as a true dual port RAM template.
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:06:48 ; elapsed = 00:07:23 . Memory (MB): peak = 3529.434 ; gain = 2047.352
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

Block RAM: Final Mapping Report
+--------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+-----------------+
|Module Name                                                                                                   | RTL Object                                                                                     | PORT A (Depth x Width) | W | R | PORT B (Depth x Width) | W | R | Ports driving FF | RAMB18 | RAMB36 | Cascade Heights | 
+--------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+-----------------+
|srcnn_conv1__GC0                                                                                              | conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_5_U/ram_reg                      | 1 K x 16(READ_FIRST)   | W | R | 1 K x 16(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      | 1               | 
|srcnn_conv1__GC0                                                                                              | conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_7_U/ram_reg                      | 1 K x 16(READ_FIRST)   | W | R | 1 K x 16(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      | 1               | 
|srcnn_conv1__GC0                                                                                              | conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_6_U/ram_reg                      | 1 K x 16(READ_FIRST)   | W | R | 1 K x 16(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      | 1               | 
|srcnn_conv1__GC0                                                                                              | conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_1_U/ram_reg                      | 324 x 32(READ_FIRST)   | W | R | 324 x 32(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      | 1               | 
|srcnn_conv1__GC0                                                                                              | conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_U/ram_reg                        | 324 x 32(READ_FIRST)   | W | R | 324 x 32(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      | 1               | 
|inst                                                                                                          | grp_conv1_fu_292/conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_4_U/ram_reg     | 9 K x 16(READ_FIRST)   | W | R |                        |   |   | Port A           | 1      | 6      | 3,2,1,1         | 
|inst                                                                                                          | grp_conv1_fu_292/conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_3_U/ram_reg     | 9 K x 16(READ_FIRST)   | W | R |                        |   |   | Port A           | 1      | 6      | 3,2,1,1         | 
|inst/grp_conv1_fu_292i_1/\grp_conv1_fu_292/conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_2_U  | ram_reg                                                                                        | 9 K x 16(READ_FIRST)   | W | R | 9 K x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 6      | 3,2,1,1         | 
|srcnn_conv3__GB1                                                                                              | conv3_mulmulmulmulap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_U/ram_reg             | 640 x 16(READ_FIRST)   | W | R | 640 x 16(READ_FIRST)   | W | R | Port A and B     | 1      | 0      | 1               | 
|srcnn_conv3__GB1                                                                                              | conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_1_U/ram_reg                       | 640 x 16(READ_FIRST)   | W | R | 640 x 16(READ_FIRST)   | W | R | Port A and B     | 1      | 0      | 1               | 
|inst                                                                                                          | conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_2_U/ram_reg                       | 36 K x 16(READ_FIRST)  | W | R | 36 K x 16(READ_FIRST)  | W | R | Port A and B     | 0      | 20     | 4,4,2,5,3,2     | 
|inst                                                                                                          | conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_3_U/ram_reg                       | 36 K x 16(READ_FIRST)  | W | R | 36 K x 16(READ_FIRST)  | W | R | Port A and B     | 0      | 20     | 4,4,2,5,3,2     | 
|inst/i_9/grp_conv2_fu_328                                                                                     | p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_34_U/ram_reg | 2 K x 16(READ_FIRST)   | W |   | 2 K x 16(WRITE_FIRST)  |   | R | Port A and B     | 0      | 2      | 1,1             | 
|grp_conv2_fu_328                                                                                              | p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_33_U/ram_reg | 2 K x 16(READ_FIRST)   | W |   | 2 K x 16(WRITE_FIRST)  |   | R | Port A and B     | 0      | 2      | 1,1             | 
|grp_conv2_fu_328                                                                                              | p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_27_U/ram_reg | 2 K x 16(READ_FIRST)   | W |   | 2 K x 16(WRITE_FIRST)  |   | R | Port A and B     | 0      | 2      | 1,1             | 
|grp_conv2_fu_328                                                                                              | p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_26_U/ram_reg | 2 K x 16(READ_FIRST)   | W |   | 2 K x 16(WRITE_FIRST)  |   | R | Port A and B     | 0      | 2      | 1,1             | 
|grp_conv2_fu_328                                                                                              | p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_25_U/ram_reg | 2 K x 16(READ_FIRST)   | W |   | 2 K x 16(WRITE_FIRST)  |   | R | Port A and B     | 0      | 2      | 1,1             | 
|grp_conv2_fu_328                                                                                              | p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_24_U/ram_reg | 2 K x 16(READ_FIRST)   | W |   | 2 K x 16(WRITE_FIRST)  |   | R | Port A and B     | 0      | 2      | 1,1             | 
|grp_conv2_fu_328                                                                                              | p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_23_U/ram_reg | 2 K x 16(READ_FIRST)   | W |   | 2 K x 16(WRITE_FIRST)  |   | R | Port A and B     | 0      | 2      | 1,1             | 
|grp_conv2_fu_328                                                                                              | p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_22_U/ram_reg | 2 K x 16(READ_FIRST)   | W |   | 2 K x 16(WRITE_FIRST)  |   | R | Port A and B     | 0      | 2      | 1,1             | 
|grp_conv2_fu_328                                                                                              | p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_21_U/ram_reg | 2 K x 16(READ_FIRST)   | W |   | 2 K x 16(WRITE_FIRST)  |   | R | Port A and B     | 0      | 2      | 1,1             | 
|grp_conv2_fu_328                                                                                              | p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_20_U/ram_reg | 2 K x 16(READ_FIRST)   | W |   | 2 K x 16(WRITE_FIRST)  |   | R | Port A and B     | 0      | 2      | 1,1             | 
|grp_conv2_fu_328                                                                                              | p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_32_U/ram_reg | 2 K x 16(READ_FIRST)   | W |   | 2 K x 16(WRITE_FIRST)  |   | R | Port A and B     | 0      | 2      | 1,1             | 
|grp_conv2_fu_328                                                                                              | p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_31_U/ram_reg | 2 K x 16(READ_FIRST)   | W |   | 2 K x 16(WRITE_FIRST)  |   | R | Port A and B     | 0      | 2      | 1,1             | 
|grp_conv2_fu_328                                                                                              | p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_30_U/ram_reg | 2 K x 16(READ_FIRST)   | W |   | 2 K x 16(WRITE_FIRST)  |   | R | Port A and B     | 0      | 2      | 1,1             | 
|grp_conv2_fu_328                                                                                              | p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_29_U/ram_reg | 2 K x 16(READ_FIRST)   | W |   | 2 K x 16(WRITE_FIRST)  |   | R | Port A and B     | 0      | 2      | 1,1             | 
|grp_conv2_fu_328                                                                                              | p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_28_U/ram_reg | 2 K x 16(READ_FIRST)   | W |   | 2 K x 16(WRITE_FIRST)  |   | R | Port A and B     | 0      | 2      | 1,1             | 
|inst/i_9/grp_conv2_fu_328                                                                                     | p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_19_U/ram_reg | 2 K x 16(READ_FIRST)   | W |   | 2 K x 16(WRITE_FIRST)  |   | R | Port A and B     | 0      | 2      | 1,1             | 
|grp_conv2_fu_328                                                                                              | p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_18_U/ram_reg | 2 K x 16(READ_FIRST)   | W |   | 2 K x 16(WRITE_FIRST)  |   | R | Port A and B     | 0      | 2      | 1,1             | 
|grp_conv2_fu_328                                                                                              | p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_12_U/ram_reg | 2 K x 16(READ_FIRST)   | W |   | 2 K x 16(WRITE_FIRST)  |   | R | Port A and B     | 0      | 2      | 1,1             | 
|grp_conv2_fu_328                                                                                              | p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_11_U/ram_reg | 2 K x 16(READ_FIRST)   | W |   | 2 K x 16(WRITE_FIRST)  |   | R | Port A and B     | 0      | 2      | 1,1             | 
|grp_conv2_fu_328                                                                                              | p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_10_U/ram_reg | 2 K x 16(READ_FIRST)   | W |   | 2 K x 16(WRITE_FIRST)  |   | R | Port A and B     | 0      | 2      | 1,1             | 
|grp_conv2_fu_328                                                                                              | p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_9_U/ram_reg  | 2 K x 16(READ_FIRST)   | W |   | 2 K x 16(WRITE_FIRST)  |   | R | Port A and B     | 0      | 2      | 1,1             | 
|grp_conv2_fu_328                                                                                              | p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_8_U/ram_reg  | 2 K x 16(READ_FIRST)   | W |   | 2 K x 16(WRITE_FIRST)  |   | R | Port A and B     | 0      | 2      | 1,1             | 
|grp_conv2_fu_328                                                                                              | p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_7_U/ram_reg  | 2 K x 16(READ_FIRST)   | W |   | 2 K x 16(WRITE_FIRST)  |   | R | Port A and B     | 0      | 2      | 1,1             | 
|grp_conv2_fu_328                                                                                              | p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_6_U/ram_reg  | 2 K x 16(READ_FIRST)   | W |   | 2 K x 16(WRITE_FIRST)  |   | R | Port A and B     | 0      | 2      | 1,1             | 
|grp_conv2_fu_328                                                                                              | p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_5_U/ram_reg  | 2 K x 16(READ_FIRST)   | W |   | 2 K x 16(WRITE_FIRST)  |   | R | Port A and B     | 0      | 2      | 1,1             | 
|grp_conv2_fu_328                                                                                              | p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_17_U/ram_reg | 2 K x 16(READ_FIRST)   | W |   | 2 K x 16(WRITE_FIRST)  |   | R | Port A and B     | 0      | 2      | 1,1             | 
|grp_conv2_fu_328                                                                                              | p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_16_U/ram_reg | 2 K x 16(READ_FIRST)   | W |   | 2 K x 16(WRITE_FIRST)  |   | R | Port A and B     | 0      | 2      | 1,1             | 
|grp_conv2_fu_328                                                                                              | p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_15_U/ram_reg | 2 K x 16(READ_FIRST)   | W |   | 2 K x 16(WRITE_FIRST)  |   | R | Port A and B     | 0      | 2      | 1,1             | 
|grp_conv2_fu_328                                                                                              | p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_14_U/ram_reg | 2 K x 16(READ_FIRST)   | W |   | 2 K x 16(WRITE_FIRST)  |   | R | Port A and B     | 0      | 2      | 1,1             | 
|grp_conv2_fu_328                                                                                              | p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_13_U/ram_reg | 2 K x 16(READ_FIRST)   | W |   | 2 K x 16(WRITE_FIRST)  |   | R | Port A and B     | 0      | 2      | 1,1             | 
|grp_conv2_fu_328                                                                                              | conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_8_U/ram_reg                       | 204 x 16(READ_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 1               | 
|grp_conv2_fu_328                                                                                              | conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_7_U/ram_reg                       | 204 x 16(READ_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 1               | 
|grp_conv2_fu_328                                                                                              | conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_6_U/ram_reg                       | 204 x 16(READ_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 1               | 
|grp_conv2_fu_328                                                                                              | conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_5_U/ram_reg                       | 204 x 16(READ_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 1               | 
|grp_conv2_fu_328                                                                                              | conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_4_U/ram_reg                       | 204 x 16(READ_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 1               | 
|grp_conv2_fu_328                                                                                              | p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_4_U/ram_reg  | 204 x 16(READ_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 1               | 
|grp_conv2_fu_328                                                                                              | p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_3_U/ram_reg  | 204 x 16(READ_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 1               | 
|grp_conv2_fu_328                                                                                              | p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_2_U/ram_reg  | 204 x 16(READ_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 1               | 
|grp_conv2_fu_328                                                                                              | p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_1_U/ram_reg  | 204 x 16(READ_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 1               | 
|grp_conv2_fu_328                                                                                              | p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_U/ram_reg    | 204 x 16(READ_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 1               | 
|inst                                                                                                          | bundle_2_m_axi_U/store_unit/buff_wdata/U_fifo_mem/mem_reg                                      | 511 x 18(WRITE_FIRST)  |   | R | 511 x 18(READ_FIRST)   | W |   | Port A and B     | 1      | 0      | 1               | 
|inst                                                                                                          | bundle_2_m_axi_U/load_unit/buff_rdata/U_fifo_mem/mem_reg                                       | 3 K x 34(READ_FIRST)   | W |   | 3 K x 34(WRITE_FIRST)  |   | R | Port A and B     | 0      | 4      | 2,1,1           | 
|weights_m_axi_U                                                                                               | load_unit/buff_rdata/U_fifo_mem/mem_reg                                                        | 3 K x 34(READ_FIRST)   | W |   | 3 K x 34(WRITE_FIRST)  |   | R | Port A and B     | 0      | 4      | 2,1,1           | 
|bundle_1_m_axi_U                                                                                              | store_unit/buff_wdata/U_fifo_mem/mem_reg                                                       | 511 x 18(WRITE_FIRST)  |   | R | 511 x 18(READ_FIRST)   | W |   | Port A and B     | 1      | 0      | 1               | 
|bundle_1_m_axi_U                                                                                              | load_unit/buff_rdata/U_fifo_mem/mem_reg                                                        | 3 K x 34(READ_FIRST)   | W |   | 3 K x 34(WRITE_FIRST)  |   | R | Port A and B     | 0      | 4      | 2,1,1           | 
|biases_m_axi_U                                                                                                | load_unit/buff_rdata/U_fifo_mem/mem_reg                                                        | 255 x 34(READ_FIRST)   | W |   | 255 x 34(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      |                 | 
+--------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+-----------------+


Distributed RAM: Final Mapping Report
+--------------------------+------------------------------------------------------------------------------------+-----------+----------------------+---------------------------------------------+
|Module Name               | RTL Object                                                                         | Inference | Size (Depth x Width) | Primitives                                  | 
+--------------------------+------------------------------------------------------------------------------------+-----------+----------------------+---------------------------------------------+
|inst                      | weight_buffer_0_U/ram_reg                                                          | Implied   | 1 K x 16             | RAM32X1D x 16 RAM256X1D x 48                | 
|inst/i_9/grp_conv2_fu_328 | weight_buffer_U/ram_reg                                                            | Implied   | 256 x 32             | RAM256X1S x 32                              | 
|inst/i_9/grp_conv2_fu_328 | conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_9_U/ram_reg           | Implied   | 256 x 16             | RAM16X1S x 16 RAM64X1S x 16 RAM128X1S x 16  | 
|inst/i_9/grp_conv2_fu_328 | conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_3_U/ram_reg           | Implied   | 256 x 16             | RAM16X1S x 16 RAM64X1S x 16 RAM128X1S x 16  | 
|inst/i_9/grp_conv2_fu_328 | conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_2_U/ram_reg           | Implied   | 256 x 16             | RAM16X1S x 16 RAM64X1S x 16 RAM128X1S x 16  | 
|inst/i_9/grp_conv2_fu_328 | conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_1_U/ram_reg           | Implied   | 256 x 16             | RAM16X1S x 16 RAM64X1S x 16 RAM128X1S x 16  | 
|inst/i_9/grp_conv2_fu_328 | conv2_mulmulmulmulap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_U/ram_reg | Implied   | 256 x 16             | RAM16X1S x 16 RAM64X1S x 16 RAM128X1S x 16  | 
+--------------------------+------------------------------------------------------------------------------------+-----------+----------------------+---------------------------------------------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
INFO: [Synth 8-7052] The timing for the instance inst/i_10/bundle_2_m_axi_U/store_unit/buff_wdata/U_fifo_mem/mem_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_10/bundle_2_m_axi_U/load_unit/buff_rdata/U_fifo_mem/mem_reg_bram_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_10/bundle_2_m_axi_U/load_unit/buff_rdata/U_fifo_mem/mem_reg_bram_2 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_10/bundle_2_m_axi_U/load_unit/buff_rdata/U_fifo_mem/mem_reg_bram_3 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/grp_conv3_fu_436i_8/grp_conv3_fu_436/conv3_mulmulmulmulap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_U/ram_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/grp_conv3_fu_436i_8/grp_conv3_fu_436/conv3_mulmulmulmulap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_U/ram_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/grp_conv3_fu_436i_8/grp_conv3_fu_436/conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_1_U/ram_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/grp_conv3_fu_436i_8/grp_conv3_fu_436/conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_1_U/ram_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/grp_conv3_fu_436i_8/grp_conv3_fu_436/conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_2_U/ram_reg_bram_3 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/grp_conv3_fu_436i_8/grp_conv3_fu_436/conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_2_U/ram_reg_bram_3 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/grp_conv3_fu_436i_8/grp_conv3_fu_436/conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_2_U/ram_reg_bram_7 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/grp_conv3_fu_436i_8/grp_conv3_fu_436/conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_2_U/ram_reg_bram_7 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/grp_conv3_fu_436i_8/grp_conv3_fu_436/conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_2_U/ram_reg_bram_9 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/grp_conv3_fu_436i_8/grp_conv3_fu_436/conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_2_U/ram_reg_bram_9 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/grp_conv3_fu_436i_8/grp_conv3_fu_436/conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_2_U/ram_reg_bram_14 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/grp_conv3_fu_436i_8/grp_conv3_fu_436/conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_2_U/ram_reg_bram_14 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/grp_conv3_fu_436i_8/grp_conv3_fu_436/conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_2_U/ram_reg_bram_17 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/grp_conv3_fu_436i_8/grp_conv3_fu_436/conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_2_U/ram_reg_bram_17 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/grp_conv3_fu_436i_8/grp_conv3_fu_436/conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_2_U/ram_reg_bram_19 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/grp_conv3_fu_436i_8/grp_conv3_fu_436/conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_2_U/ram_reg_bram_19 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/grp_conv3_fu_436i_8/grp_conv3_fu_436/conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_3_U/ram_reg_bram_3 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/grp_conv3_fu_436i_8/grp_conv3_fu_436/conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_3_U/ram_reg_bram_3 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/grp_conv3_fu_436i_8/grp_conv3_fu_436/conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_3_U/ram_reg_bram_7 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/grp_conv3_fu_436i_8/grp_conv3_fu_436/conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_3_U/ram_reg_bram_7 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/grp_conv3_fu_436i_8/grp_conv3_fu_436/conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_3_U/ram_reg_bram_9 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/grp_conv3_fu_436i_8/grp_conv3_fu_436/conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_3_U/ram_reg_bram_9 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/grp_conv3_fu_436i_8/grp_conv3_fu_436/conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_3_U/ram_reg_bram_14 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/grp_conv3_fu_436i_8/grp_conv3_fu_436/conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_3_U/ram_reg_bram_14 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/grp_conv3_fu_436i_8/grp_conv3_fu_436/conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_3_U/ram_reg_bram_17 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/grp_conv3_fu_436i_8/grp_conv3_fu_436/conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_3_U/ram_reg_bram_17 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/grp_conv3_fu_436i_8/grp_conv3_fu_436/conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_3_U/ram_reg_bram_19 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/grp_conv3_fu_436i_8/grp_conv3_fu_436/conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_3_U/ram_reg_bram_19 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_9/grp_conv2_fu_328/p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_34_U/ram_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_9/grp_conv2_fu_328/p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_34_U/ram_reg_bram_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_9/grp_conv2_fu_328/p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_33_U/ram_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_9/grp_conv2_fu_328/p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_33_U/ram_reg_bram_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_9/grp_conv2_fu_328/p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_27_U/ram_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_9/grp_conv2_fu_328/p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_27_U/ram_reg_bram_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_9/grp_conv2_fu_328/p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_26_U/ram_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_9/grp_conv2_fu_328/p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_26_U/ram_reg_bram_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_9/grp_conv2_fu_328/p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_25_U/ram_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_9/grp_conv2_fu_328/p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_25_U/ram_reg_bram_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_9/grp_conv2_fu_328/p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_24_U/ram_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_9/grp_conv2_fu_328/p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_24_U/ram_reg_bram_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_9/grp_conv2_fu_328/p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_23_U/ram_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_9/grp_conv2_fu_328/p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_23_U/ram_reg_bram_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_9/grp_conv2_fu_328/p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_22_U/ram_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_9/grp_conv2_fu_328/p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_22_U/ram_reg_bram_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_9/grp_conv2_fu_328/p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_21_U/ram_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_9/grp_conv2_fu_328/p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_21_U/ram_reg_bram_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_9/grp_conv2_fu_328/p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_20_U/ram_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_9/grp_conv2_fu_328/p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_20_U/ram_reg_bram_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_9/grp_conv2_fu_328/p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_32_U/ram_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_9/grp_conv2_fu_328/p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_32_U/ram_reg_bram_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_9/grp_conv2_fu_328/p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_31_U/ram_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_9/grp_conv2_fu_328/p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_31_U/ram_reg_bram_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_9/grp_conv2_fu_328/p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_30_U/ram_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_9/grp_conv2_fu_328/p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_30_U/ram_reg_bram_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_9/grp_conv2_fu_328/p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_29_U/ram_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_9/grp_conv2_fu_328/p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_29_U/ram_reg_bram_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_9/grp_conv2_fu_328/p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_28_U/ram_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_9/grp_conv2_fu_328/p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_28_U/ram_reg_bram_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_9/grp_conv2_fu_328/p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_19_U/ram_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_9/grp_conv2_fu_328/p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_19_U/ram_reg_bram_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_9/grp_conv2_fu_328/p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_18_U/ram_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_9/grp_conv2_fu_328/p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_18_U/ram_reg_bram_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_9/grp_conv2_fu_328/p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_12_U/ram_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_9/grp_conv2_fu_328/p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_12_U/ram_reg_bram_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_9/grp_conv2_fu_328/p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_11_U/ram_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_9/grp_conv2_fu_328/p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_11_U/ram_reg_bram_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_9/grp_conv2_fu_328/p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_10_U/ram_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_9/grp_conv2_fu_328/p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_10_U/ram_reg_bram_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_9/grp_conv2_fu_328/p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_9_U/ram_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_9/grp_conv2_fu_328/p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_9_U/ram_reg_bram_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_9/grp_conv2_fu_328/p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_8_U/ram_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_9/grp_conv2_fu_328/p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_8_U/ram_reg_bram_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_9/grp_conv2_fu_328/p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_7_U/ram_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_9/grp_conv2_fu_328/p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_7_U/ram_reg_bram_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_9/grp_conv2_fu_328/p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_6_U/ram_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_9/grp_conv2_fu_328/p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_6_U/ram_reg_bram_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_9/grp_conv2_fu_328/p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_5_U/ram_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_9/grp_conv2_fu_328/p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_5_U/ram_reg_bram_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_9/grp_conv2_fu_328/p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_17_U/ram_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_9/grp_conv2_fu_328/p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_17_U/ram_reg_bram_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_9/grp_conv2_fu_328/p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_16_U/ram_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_9/grp_conv2_fu_328/p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_16_U/ram_reg_bram_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_9/grp_conv2_fu_328/p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_15_U/ram_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_9/grp_conv2_fu_328/p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_15_U/ram_reg_bram_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_9/grp_conv2_fu_328/p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_14_U/ram_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_9/grp_conv2_fu_328/p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_14_U/ram_reg_bram_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_9/grp_conv2_fu_328/p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_13_U/ram_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_9/grp_conv2_fu_328/p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_13_U/ram_reg_bram_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_9/grp_conv2_fu_328/conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_8_U/ram_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_9/grp_conv2_fu_328/conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_7_U/ram_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_9/grp_conv2_fu_328/conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_6_U/ram_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_9/grp_conv2_fu_328/conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_5_U/ram_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_9/grp_conv2_fu_328/conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_4_U/ram_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_9/grp_conv2_fu_328/p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_4_U/ram_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_9/grp_conv2_fu_328/p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_3_U/ram_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_9/grp_conv2_fu_328/p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_2_U/ram_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Common 17-14] Message 'Synth 8-7052' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:07:22 ; elapsed = 00:08:25 . Memory (MB): peak = 3529.434 ; gain = 2047.352
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:07:43 ; elapsed = 00:08:48 . Memory (MB): peak = 3529.434 ; gain = 2047.352
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:07:43 ; elapsed = 00:08:48 . Memory (MB): peak = 3529.434 ; gain = 2047.352
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:07:54 ; elapsed = 00:08:59 . Memory (MB): peak = 3529.434 ; gain = 2047.352
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:07:54 ; elapsed = 00:08:59 . Memory (MB): peak = 3529.434 ; gain = 2047.352
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:07:57 ; elapsed = 00:09:02 . Memory (MB): peak = 3529.434 ; gain = 2047.352
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:07:57 ; elapsed = 00:09:02 . Memory (MB): peak = 3529.434 ; gain = 2047.352
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

Static Shift Register Report:
+------------+---------------------------------------------------------------------------------------------------------------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+
|Module Name | RTL Name                                                                                                                                          | Length | Width | Reset Signal | Pull out first Reg | Pull out last Reg | SRL16E | SRLC32E | 
+------------+---------------------------------------------------------------------------------------------------------------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+
|srcnn       | grp_conv3_fu_436/grp_conv3_Pipeline_WEIGHTI_WEIGHTK_L_fu_216/empty_203_reg_614_pp0_iter12_reg_reg[9]                                              | 10     | 10    | NO           | YES                | YES               | 10     | 0       | 
|srcnn       | grp_conv3_fu_436/grp_conv3_Pipeline_WEIGHTI_WEIGHTK_L_fu_216/empty_205_reg_619_pp0_iter12_reg_reg[0]                                              | 10     | 1     | NO           | NO                 | YES               | 1      | 0       | 
|srcnn       | grp_conv3_fu_436/grp_conv3_Pipeline_WEIGHTI_WEIGHTK_L_fu_216/ap_loop_exit_ready_pp0_iter12_reg_reg                                                | 12     | 1     | NO           | NO                 | YES               | 1      | 0       | 
|srcnn       | grp_conv3_fu_436/grp_conv3_Pipeline_IN_ROW_COL_fu_226/urem_9ns_9ns_9_13_1_U405/srcnn_urem_9ns_9ns_9_13_1_divider_u/loop[6].dividend_tmp_reg[7][8] | 9      | 8     | NO           | NO                 | YES               | 8      | 0       | 
|srcnn       | grp_conv3_fu_436/grp_conv3_Pipeline_IN_ROW_COL_fu_226/urem_9ns_9ns_9_13_1_U405/srcnn_urem_9ns_9ns_9_13_1_divider_u/loop[7].dividend_tmp_reg[8][8] | 10     | 1     | NO           | NO                 | YES               | 1      | 0       | 
|srcnn       | grp_conv3_fu_436/grp_conv3_Pipeline_IN_ROW_COL_fu_226/urem_9ns_9ns_9_13_1_U410/srcnn_urem_9ns_9ns_9_13_1_divider_u/loop[6].dividend_tmp_reg[7][8] | 9      | 8     | NO           | NO                 | YES               | 8      | 0       | 
|srcnn       | grp_conv3_fu_436/grp_conv3_Pipeline_IN_ROW_COL_fu_226/urem_9ns_9ns_9_13_1_U410/srcnn_urem_9ns_9ns_9_13_1_divider_u/loop[7].dividend_tmp_reg[8][8] | 10     | 1     | NO           | NO                 | YES               | 1      | 0       | 
|srcnn       | grp_conv3_fu_436/ap_CS_fsm_reg[20]                                                                                                                | 4      | 2     | YES          | NO                 | YES               | 2      | 0       | 
+------------+---------------------------------------------------------------------------------------------------------------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+


Dynamic Shift Register Report:
+------------+--------------+--------+------------+--------+---------+--------+--------+--------+
|Module Name | RTL Name     | Length | Data Width | SRL16E | SRLC32E | Mux F7 | Mux F8 | Mux F9 | 
+------------+--------------+--------+------------+--------+---------+--------+--------+--------+
|dsrl        | mem_reg[14]  | 34     | 34         | 34     | 0       | 0      | 0      | 0      | 
|dsrl__1     | mem_reg[3]   | 96     | 96         | 96     | 0       | 0      | 0      | 0      | 
|dsrl__2     | mem_reg[14]  | 1      | 1          | 1      | 0       | 0      | 0      | 0      | 
|dsrl__3     | mem_reg[3]   | 1      | 1          | 1      | 0       | 0      | 0      | 0      | 
|dsrl__4     | mem_reg[14]  | 4      | 4          | 4      | 0       | 0      | 0      | 0      | 
|dsrl__5     | mem_reg[14]  | 8      | 8          | 8      | 0       | 0      | 0      | 0      | 
|dsrl__6     | mem_reg[14]  | 72     | 72         | 72     | 0       | 0      | 0      | 0      | 
|dsrl__7     | mem_reg[14]  | 37     | 37         | 37     | 0       | 0      | 0      | 0      | 
|dsrl__8     | mem_reg[14]  | 32     | 32         | 32     | 0       | 0      | 0      | 0      | 
|dsrl__9     | mem_reg[3]   | 96     | 96         | 96     | 0       | 0      | 0      | 0      | 
|dsrl__10    | mem_reg[14]  | 1      | 1          | 1      | 0       | 0      | 0      | 0      | 
|dsrl__11    | mem_reg[3]   | 1      | 1          | 1      | 0       | 0      | 0      | 0      | 
|dsrl__12    | mem_reg[14]  | 2      | 2          | 2      | 0       | 0      | 0      | 0      | 
|dsrl__13    | mem_reg[14]  | 8      | 8          | 8      | 0       | 0      | 0      | 0      | 
|dsrl__14    | mem_reg[14]  | 72     | 72         | 72     | 0       | 0      | 0      | 0      | 
|dsrl__15    | mem_reg[254] | 37     | 37         | 0      | 296     | 148    | 74     | 0      | 
|dsrl__16    | mem_reg[14]  | 32     | 32         | 32     | 0       | 0      | 0      | 0      | 
|dsrl__17    | mem_reg[3]   | 96     | 96         | 96     | 0       | 0      | 0      | 0      | 
|dsrl__18    | mem_reg[14]  | 1      | 1          | 1      | 0       | 0      | 0      | 0      | 
|dsrl__19    | mem_reg[3]   | 1      | 1          | 1      | 0       | 0      | 0      | 0      | 
|dsrl__20    | mem_reg[14]  | 2      | 2          | 2      | 0       | 0      | 0      | 0      | 
|dsrl__21    | mem_reg[14]  | 8      | 8          | 8      | 0       | 0      | 0      | 0      | 
|dsrl__22    | mem_reg[14]  | 72     | 72         | 72     | 0       | 0      | 0      | 0      | 
|dsrl__23    | mem_reg[254] | 37     | 37         | 0      | 296     | 148    | 74     | 0      | 
|dsrl__24    | mem_reg[3]   | 96     | 96         | 96     | 0       | 0      | 0      | 0      | 
|dsrl__25    | mem_reg[14]  | 1      | 1          | 1      | 0       | 0      | 0      | 0      | 
|dsrl__26    | mem_reg[3]   | 1      | 1          | 1      | 0       | 0      | 0      | 0      | 
|dsrl__27    | mem_reg[14]  | 8      | 8          | 8      | 0       | 0      | 0      | 0      | 
|dsrl__28    | mem_reg[14]  | 72     | 72         | 72     | 0       | 0      | 0      | 0      | 
|dsrl__29    | mem_reg[254] | 37     | 37         | 0      | 296     | 148    | 74     | 0      | 
+------------+--------------+--------+------------+--------+---------+--------+--------+--------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

DSP Final Report (the ' indicates corresponding REG is set)
+---------------------------------------------+------------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|Module Name                                  | DSP Mapping      | A Size | B Size | C Size | D Size | P Size | AREG | BREG | CREG | DREG | ADREG | MREG | PREG | 
+---------------------------------------------+------------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|srcnn_conv1__GC0                             | (D'+A*B)'        | 4      | 7      | -      | 8      | 14     | 0    | 0    | -    | 0    | 0     | 1    | 0    | 
|srcnn_conv1__GC0                             | (D'+A'*B)'       | 5      | 7      | -      | 8      | 14     | 1    | 0    | -    | 0    | 0     | 0    | 1    | 
|srcnn_conv1__GC0                             | (D'+A'*B)'       | 5      | 7      | -      | 8      | 14     | 1    | 0    | -    | 0    | 0     | 0    | 1    | 
|srcnn_conv1__GC0                             | ((D'+A)'*B)'     | 4      | 7      | -      | 8      | 14     | 0    | 0    | -    | 0    | 1     | 1    | 0    | 
|srcnn_conv1__GC0                             | C+(A*B)'         | 30     | 7      | 8      | -      | 11     | 0    | 0    | 0    | -    | -     | 1    | 0    | 
|srcnn_conv1__GC0                             | C+A*B            | 30     | 7      | 8      | -      | 11     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|srcnn_conv1__GC0                             | C+(A*B)'         | 30     | 7      | 8      | -      | 11     | 0    | 0    | 0    | -    | -     | 1    | 0    | 
|srcnn_am_addmul_8ns_3ns_10ns_19_4_1_DSP48_1  | (((D+A')'*B)')'  | 8      | 10     | -      | 3      | 19     | 1    | 0    | -    | 0    | 1     | 1    | 1    | 
|srcnn_am_addmul_8ns_3ns_10ns_19_4_1_DSP48_1  | (((D+A')'*B)')'  | 8      | 10     | -      | 3      | 19     | 1    | 0    | -    | 0    | 1     | 1    | 1    | 
|srcnn_conv1_Pipeline_OUT_ROW_COL__GB5        | C'+(A*B)'        | 5      | 7      | 7      | -      | 11     | 0    | 0    | 0    | -    | -     | 1    | 0    | 
|srcnn_conv1_Pipeline_OUT_ROW_COL__GB5        | C'+(A*B)'        | 5      | 7      | 7      | -      | 11     | 0    | 0    | 0    | -    | -     | 1    | 0    | 
|srcnn_conv1_Pipeline_OUT_ROW_COL__GB5        | C'+(A*B)'        | 5      | 7      | 7      | -      | 11     | 0    | 0    | 0    | -    | -     | 1    | 0    | 
|srcnn_conv1_Pipeline_OUT_ROW_COL__GB5        | C'+(A*B)'        | 5      | 7      | 7      | -      | 11     | 0    | 0    | 0    | -    | -     | 1    | 0    | 
|srcnn_conv1_Pipeline_OUT_ROW_COL__GB5        | C'+(A*B)'        | 5      | 7      | 7      | -      | 11     | 0    | 0    | 0    | -    | -     | 1    | 0    | 
|srcnn_conv1_Pipeline_OUT_ROW_COL__GB5        | C'+(A*B)'        | 4      | 7      | 7      | -      | 11     | 0    | 0    | 0    | -    | -     | 1    | 0    | 
|srcnn_conv1_Pipeline_OUT_ROW_COL__GB5        | C+(A*B)'         | 4      | 7      | 7      | -      | 11     | 0    | 0    | 0    | -    | -     | 1    | 0    | 
|srcnn_conv1_Pipeline_OUT_ROW_COL__GB5        | (C+A*B)'         | 5      | 7      | 7      | -      | 11     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|srcnn_conv1_Pipeline_OUT_ROW_COL__GB5        | C'+(A*B)'        | 5      | 7      | 7      | -      | 11     | 0    | 0    | 0    | -    | -     | 1    | 0    | 
|srcnn_conv1_Pipeline_OUT_ROW_COL__GB5        | C'+(A*B)'        | 5      | 7      | 7      | -      | 11     | 0    | 0    | 0    | -    | -     | 1    | 0    | 
|srcnn_conv1_Pipeline_OUT_ROW_COL__GB5        | C'+(A*B)'        | 5      | 7      | 7      | -      | 11     | 0    | 0    | 0    | -    | -     | 1    | 0    | 
|srcnn_conv1_Pipeline_OUT_ROW_COL__GB5        | C'+(A*B)'        | 5      | 7      | 7      | -      | 11     | 0    | 0    | 0    | -    | -     | 1    | 0    | 
|srcnn_conv1_Pipeline_OUT_ROW_COL__GB5        | C+(A*B)'         | 4      | 7      | 7      | -      | 11     | 0    | 0    | 0    | -    | -     | 1    | 0    | 
|srcnn_conv1_Pipeline_OUT_ROW_COL__GB5        | (C'+(A*B)')'     | 5      | 7      | 7      | -      | 11     | 0    | 0    | 0    | -    | -     | 1    | 1    | 
|srcnn_conv1_Pipeline_OUT_ROW_COL__GB5        | C'+(A*B)'        | 5      | 7      | 7      | -      | 11     | 0    | 0    | 0    | -    | -     | 1    | 0    | 
|srcnn_conv1_Pipeline_OUT_ROW_COL__GB5        | C'+(A*B)'        | 5      | 7      | 7      | -      | 11     | 0    | 0    | 0    | -    | -     | 1    | 0    | 
|srcnn_conv1_Pipeline_OUT_ROW_COL__GB5        | C'+(A*B)'        | 5      | 7      | 7      | -      | 11     | 0    | 0    | 0    | -    | -     | 1    | 0    | 
|srcnn_conv1_Pipeline_OUT_ROW_COL__GB5        | C'+(A*B)'        | 5      | 7      | 7      | -      | 11     | 0    | 0    | 0    | -    | -     | 1    | 0    | 
|srcnn_conv1_Pipeline_OUT_ROW_COL__GB5        | C'+(A*B)'        | 5      | 7      | 7      | -      | 11     | 0    | 0    | 0    | -    | -     | 1    | 0    | 
|srcnn_conv1_Pipeline_OUT_ROW_COL__GB5        | C'+(A*B)'        | 4      | 7      | 7      | -      | 11     | 0    | 0    | 0    | -    | -     | 1    | 0    | 
|srcnn_conv1_Pipeline_OUT_ROW_COL__GB5        | C+(A*B)'         | 4      | 7      | 7      | -      | 11     | 0    | 0    | 0    | -    | -     | 1    | 0    | 
|srcnn_conv1_Pipeline_OUT_ROW_COL__GB5        | (C+A*B)'         | 5      | 7      | 7      | -      | 11     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|srcnn_conv1_Pipeline_OUT_ROW_COL__GB5        | C'+(A*B)'        | 5      | 7      | 7      | -      | 11     | 0    | 0    | 0    | -    | -     | 1    | 0    | 
|srcnn_conv1_Pipeline_OUT_ROW_COL__GB5        | C'+(A*B)'        | 5      | 7      | 7      | -      | 11     | 0    | 0    | 0    | -    | -     | 1    | 0    | 
|srcnn_conv1_Pipeline_OUT_ROW_COL__GB5        | C'+(A*B)'        | 5      | 7      | 7      | -      | 11     | 0    | 0    | 0    | -    | -     | 1    | 0    | 
|srcnn_conv1_Pipeline_OUT_ROW_COL__GB5        | C'+(A*B)'        | 5      | 7      | 7      | -      | 11     | 0    | 0    | 0    | -    | -     | 1    | 0    | 
|srcnn_conv1_Pipeline_OUT_ROW_COL__GB5        | C+(A*B)'         | 4      | 7      | 7      | -      | 11     | 0    | 0    | 0    | -    | -     | 1    | 0    | 
|srcnn_conv1_Pipeline_OUT_ROW_COL__GB5        | (C+(A*B)')'      | 5      | 7      | 7      | -      | 11     | 0    | 0    | 0    | -    | -     | 1    | 1    | 
|srcnn_conv1_Pipeline_OUT_ROW_COL__GB5        | (C+(A*B)')'      | 5      | 7      | 7      | -      | 11     | 0    | 0    | 0    | -    | -     | 1    | 1    | 
|srcnn_conv1_Pipeline_OUT_ROW_COL__GB5        | (C+(A*B)')'      | 5      | 7      | 7      | -      | 11     | 0    | 0    | 0    | -    | -     | 1    | 1    | 
|srcnn_conv1_Pipeline_OUT_ROW_COL__GB5        | (C+(A*B)')'      | 4      | 7      | 7      | -      | 11     | 0    | 0    | 0    | -    | -     | 1    | 1    | 
|srcnn_conv1_Pipeline_OUT_ROW_COL__GB5        | (C+(A*B)')'      | 5      | 7      | 7      | -      | 11     | 0    | 0    | 0    | -    | -     | 1    | 1    | 
|srcnn_conv1_Pipeline_OUT_ROW_COL__GB5        | (C+(A*B)')'      | 5      | 7      | 7      | -      | 11     | 0    | 0    | 0    | -    | -     | 1    | 1    | 
|srcnn_conv1_Pipeline_OUT_ROW_COL__GB5        | (C+(A*B)')'      | 5      | 7      | 7      | -      | 11     | 0    | 0    | 0    | -    | -     | 1    | 1    | 
|srcnn_conv1_Pipeline_OUT_ROW_COL__GB5        | (C+(A*B)')'      | 5      | 7      | 7      | -      | 11     | 0    | 0    | 0    | -    | -     | 1    | 1    | 
|srcnn_conv1_Pipeline_OUT_ROW_COL__GB5        | (C+(A*B)')'      | 4      | 7      | 7      | -      | 11     | 0    | 0    | 0    | -    | -     | 1    | 1    | 
|srcnn_mac_muladd_10s_7ns_7ns_14_4_1_DSP48_0  | (C+((D+A)'*B)')' | 4      | 7      | 7      | 8      | 14     | 0    | 0    | 0    | 0    | 1     | 1    | 1    | 
|srcnn_conv1_Pipeline_OUT_ROW_COL__GB3        | A*B              | 17     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|srcnn_conv1_Pipeline_OUT_ROW_COL__GB3        | PCIN>>17+A*B     | 30     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|srcnn_conv1_Pipeline_OUT_ROW_COL__GB3        | A*B              | 17     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|srcnn_conv1_Pipeline_OUT_ROW_COL__GB3        | PCIN>>17+A*B     | 30     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|srcnn_conv1_Pipeline_OUT_ROW_COL__GB3        | A*B              | 17     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|srcnn_conv1_Pipeline_OUT_ROW_COL__GB3        | PCIN>>17+A*B     | 30     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|srcnn_conv1_Pipeline_OUT_ROW_COL__GB3        | A*B              | 17     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|srcnn_conv1_Pipeline_OUT_ROW_COL__GB3        | PCIN>>17+A*B     | 30     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|srcnn_conv1_Pipeline_OUT_ROW_COL__GB3        | A*B              | 17     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|srcnn_conv1_Pipeline_OUT_ROW_COL__GB3        | PCIN>>17+A*B     | 30     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|srcnn_conv1_Pipeline_OUT_ROW_COL__GB5        | A'*B             | 8      | 9      | -      | -      | 19     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|srcnn_mac_muladd_11s_7ns_8ns_11_4_1_DSP48_2  | (C+(A''*B)')'    | 30     | 7      | 8      | -      | 11     | 2    | 0    | 0    | -    | -     | 1    | 1    | 
|srcnn_conv1__GC0                             | A*B              | 30     | 7      | -      | -      | 19     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|srcnn_mul_6ns_10ns_15_1_1                    | A*B              | 6      | 9      | -      | -      | 17     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|srcnn_mul_6ns_18ns_23_1_1                    | A*B              | 17     | 6      | -      | -      | 25     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|srcnn_mul_9ns_11ns_19_1_1                    | A*B              | 9      | 10     | -      | -      | 21     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|srcnn_mul_9ns_11ns_19_1_1                    | A*B              | 9      | 10     | -      | -      | 21     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|srcnn_conv2_Pipeline_OUT_ROW_COL             | A*B              | 17     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|srcnn_conv2_Pipeline_OUT_ROW_COL             | PCIN>>17+A*B     | 30     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|srcnn_mul_8ns_10ns_17_1_1                    | A*B              | 8      | 9      | -      | -      | 19     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|srcnn_mul_7ns_18ns_24_1_1                    | A*B              | 17     | 7      | -      | -      | 26     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|srcnn_mul_5ns_18ns_22_1_1                    | A*B              | 17     | 5      | -      | -      | 24     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|srcnn_conv3_Pipeline_IN_ROW_COL              | (A'*B')'         | 30     | 18     | -      | -      | 31     | 1    | 1    | -    | -    | -     | 0    | 1    | 
|srcnn_conv3_Pipeline_IN_ROW_COL              | (A*B)'           | 9      | 10     | -      | -      | 18     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|srcnn_conv3_Pipeline_IN_ROW_COL              | (A*B)'           | 9      | 10     | -      | -      | 18     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|srcnn_conv3_Pipeline_IN_ROW_COL              | (A*B)'           | 9      | 10     | -      | -      | 18     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|srcnn_conv3_Pipeline_IN_ROW_COL              | (A'*B)'          | 9      | 10     | -      | -      | 18     | 1    | 0    | -    | -    | -     | 0    | 1    | 
|srcnn_conv3_Pipeline_IN_ROW_COL              | (A'*B')'         | 30     | 18     | -      | -      | 31     | 1    | 1    | -    | -    | -     | 0    | 1    | 
|srcnn_conv3_Pipeline_IN_ROW_COL              | (A'*B')'         | 30     | 18     | -      | -      | 31     | 1    | 1    | -    | -    | -     | 0    | 1    | 
|srcnn_conv3_Pipeline_IN_ROW_COL              | (A'*B')'         | 30     | 18     | -      | -      | 31     | 1    | 1    | -    | -    | -     | 0    | 1    | 
|srcnn_conv3_Pipeline_IN_ROW_COL              | (A'*B')'         | 30     | 18     | -      | -      | 31     | 1    | 1    | -    | -    | -     | 0    | 1    | 
|srcnn_conv3_Pipeline_IN_ROW_COL              | (A'*B'')'        | 30     | 18     | -      | -      | 31     | 1    | 2    | -    | -    | -     | 0    | 1    | 
|srcnn_conv3_Pipeline_IN_ROW_COL              | (A'*B)'          | 9      | 10     | -      | -      | 18     | 1    | 0    | -    | -    | -     | 0    | 1    | 
|srcnn_conv3_Pipeline_IN_ROW_COL              | (A'*B'')'        | 30     | 18     | -      | -      | 31     | 1    | 2    | -    | -    | -     | 0    | 1    | 
|srcnn_conv3_Pipeline_IN_ROW_COL              | (A'*B')'         | 30     | 18     | -      | -      | 31     | 1    | 1    | -    | -    | -     | 0    | 1    | 
|srcnn_conv3_Pipeline_IN_ROW_COL              | (A*B')'          | 30     | 18     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|srcnn_conv3_Pipeline_IN_ROW_COL              | (A'*B')'         | 30     | 18     | -      | -      | 31     | 1    | 1    | -    | -    | -     | 0    | 1    | 
|srcnn_mac_muladd_16s_16s_31ns_31_4_1_DSP48_4 | (C+(A'*B'')')'   | 30     | 18     | 31     | -      | 31     | 1    | 2    | 2    | -    | -     | 1    | 1    | 
|srcnn_mac_muladd_16s_16s_31ns_31_4_1_DSP48_4 | (C+(A'*B'')')'   | 30     | 18     | 31     | -      | 31     | 1    | 2    | 2    | -    | -     | 1    | 1    | 
|srcnn_conv3_Pipeline_IN_ROW_COL              | (C+(A''*B'')')'  | 30     | 18     | 31     | -      | 31     | 2    | 2    | 2    | -    | -     | 1    | 1    | 
|srcnn_conv3_Pipeline_IN_ROW_COL              | (C+(A'*B'')')'   | 30     | 18     | 31     | -      | 31     | 1    | 2    | 2    | -    | -     | 1    | 1    | 
|srcnn_conv3_Pipeline_IN_ROW_COL              | (C+(A'*B'')')'   | 30     | 18     | 31     | -      | 31     | 1    | 2    | 2    | -    | -     | 1    | 1    | 
|srcnn_conv3_Pipeline_IN_ROW_COL              | (C+(A''*B'')')'  | 30     | 18     | 31     | -      | 31     | 2    | 2    | 2    | -    | -     | 1    | 1    | 
|srcnn_mac_muladd_16s_16s_31ns_31_4_1_DSP48_4 | (C+(A'*B'')')'   | 30     | 18     | 31     | -      | 31     | 1    | 2    | 2    | -    | -     | 1    | 1    | 
|srcnn_conv3_Pipeline_IN_ROW_COL              | (C+(A''*B'')')'  | 30     | 18     | 31     | -      | 31     | 2    | 2    | 2    | -    | -     | 1    | 1    | 
|srcnn_conv3_Pipeline_IN_ROW_COL              | (C+(A''*B'')')'  | 30     | 18     | 31     | -      | 31     | 2    | 2    | 2    | -    | -     | 1    | 1    | 
|srcnn_conv3_Pipeline_IN_ROW_COL              | (C+(A''*B'')')'  | 30     | 18     | 31     | -      | 31     | 2    | 2    | 2    | -    | -     | 1    | 1    | 
|srcnn_mac_muladd_16s_16s_31ns_31_4_1_DSP48_4 | (C+(A'*B'')')'   | 30     | 18     | 31     | -      | 31     | 1    | 2    | 2    | -    | -     | 1    | 1    | 
|srcnn_conv3_Pipeline_IN_ROW_COL              | (C+(A'*B'')')'   | 30     | 18     | 31     | -      | 31     | 1    | 2    | 2    | -    | -     | 1    | 1    | 
|srcnn_conv3_Pipeline_IN_ROW_COL              | (C+(A'*B'')')'   | 30     | 18     | 31     | -      | 31     | 1    | 2    | 2    | -    | -     | 1    | 1    | 
|srcnn_conv3_Pipeline_IN_ROW_COL              | (C+(A''*B'')')'  | 30     | 18     | 31     | -      | 31     | 2    | 2    | 2    | -    | -     | 1    | 1    | 
|srcnn_conv3_Pipeline_IN_ROW_COL              | (C+(A''*B'')')'  | 30     | 18     | 31     | -      | 31     | 2    | 2    | 2    | -    | -     | 1    | 1    | 
|srcnn_conv3_Pipeline_IN_ROW_COL              | (C+(A'*B'')')'   | 30     | 18     | 31     | -      | 31     | 1    | 2    | 2    | -    | -     | 1    | 1    | 
|srcnn_conv3_Pipeline_IN_ROW_COL              | (C+(A''*B'')')'  | 30     | 18     | 31     | -      | 31     | 2    | 2    | 2    | -    | -     | 1    | 1    | 
|srcnn_conv3_Pipeline_IN_ROW_COL              | (C+(A'*B'')')'   | 30     | 18     | 31     | -      | 31     | 1    | 2    | 2    | -    | -     | 1    | 1    | 
|srcnn_conv3_Pipeline_IN_ROW_COL              | (C+(A''*B'')')'  | 30     | 18     | 31     | -      | 31     | 2    | 2    | 2    | -    | -     | 1    | 1    | 
|srcnn_conv3_Pipeline_IN_ROW_COL              | (C+(A'*B'')')'   | 30     | 18     | 31     | -      | 31     | 1    | 2    | 2    | -    | -     | 1    | 1    | 
|srcnn_conv3_Pipeline_IN_ROW_COL              | (C+(A''*B'')')'  | 30     | 18     | 31     | -      | 31     | 2    | 2    | 2    | -    | -     | 1    | 1    | 
|srcnn_conv3_Pipeline_IN_ROW_COL              | (C+(A'*B'')')'   | 30     | 18     | 31     | -      | 31     | 1    | 2    | 2    | -    | -     | 1    | 1    | 
|srcnn_conv3_Pipeline_IN_ROW_COL              | (C+(A'*B'')')'   | 30     | 18     | 31     | -      | 31     | 1    | 2    | 2    | -    | -     | 1    | 1    | 
|srcnn_conv3_Pipeline_IN_ROW_COL              | (C+(A''*B'')')'  | 30     | 18     | 31     | -      | 31     | 2    | 2    | 2    | -    | -     | 1    | 1    | 
|srcnn_conv3_Pipeline_IN_ROW_COL              | (C+(A'*B'')')'   | 30     | 18     | 31     | -      | 31     | 1    | 2    | 2    | -    | -     | 1    | 1    | 
|srcnn_conv3_Pipeline_IN_ROW_COL              | (C+(A''*B'')')'  | 30     | 18     | 31     | -      | 31     | 2    | 2    | 2    | -    | -     | 1    | 1    | 
|srcnn_conv3_Pipeline_IN_ROW_COL              | (C+(A''*B'')')'  | 30     | 18     | 31     | -      | 31     | 2    | 2    | 2    | -    | -     | 1    | 1    | 
|srcnn_conv3_Pipeline_IN_ROW_COL              | (C+(A''*B'')')'  | 30     | 18     | 31     | -      | 31     | 2    | 2    | 2    | -    | -     | 1    | 1    | 
|srcnn_conv3_Pipeline_IN_ROW_COL              | (C+(A'*B'')')'   | 30     | 18     | 31     | -      | 31     | 1    | 2    | 2    | -    | -     | 1    | 1    | 
|srcnn_conv3_Pipeline_IN_ROW_COL              | (C+(A'*B'')')'   | 30     | 18     | 31     | -      | 31     | 1    | 2    | 2    | -    | -     | 1    | 1    | 
|srcnn_conv3_Pipeline_IN_ROW_COL              | (C+(A'*B'')')'   | 30     | 18     | 31     | -      | 31     | 1    | 2    | 2    | -    | -     | 1    | 1    | 
|srcnn_conv3_Pipeline_IN_ROW_COL              | (C+(A''*B'')')'  | 30     | 18     | 31     | -      | 31     | 2    | 2    | 2    | -    | -     | 1    | 1    | 
|srcnn_conv3_Pipeline_IN_ROW_COL              | (C+(A''*B'')')'  | 30     | 18     | 31     | -      | 31     | 2    | 2    | 2    | -    | -     | 1    | 1    | 
|srcnn_conv3_Pipeline_IN_ROW_COL              | (C+(A'*B'')')'   | 30     | 18     | 31     | -      | 31     | 1    | 2    | 2    | -    | -     | 1    | 1    | 
|srcnn_conv3_Pipeline_IN_ROW_COL              | (C+(A''*B'')')'  | 30     | 18     | 31     | -      | 31     | 2    | 2    | 2    | -    | -     | 1    | 1    | 
|srcnn_conv3_Pipeline_IN_ROW_COL              | (C+(A''*B'')')'  | 30     | 18     | 31     | -      | 31     | 2    | 2    | 2    | -    | -     | 1    | 1    | 
|srcnn_conv3_Pipeline_IN_ROW_COL              | (C+(A'*B'')')'   | 30     | 18     | 31     | -      | 31     | 1    | 2    | 2    | -    | -     | 1    | 1    | 
|srcnn_conv3_Pipeline_IN_ROW_COL              | (C+(A'*B'')')'   | 30     | 18     | 31     | -      | 31     | 1    | 2    | 2    | -    | -     | 1    | 1    | 
|srcnn_conv3_Pipeline_IN_ROW_COL              | (C+(A'*B'')')'   | 30     | 18     | 31     | -      | 31     | 1    | 2    | 2    | -    | -     | 1    | 1    | 
|srcnn_conv3_Pipeline_IN_ROW_COL              | (C'+(A'*B'')')'  | 30     | 18     | 31     | -      | 31     | 1    | 2    | 2    | -    | -     | 1    | 1    | 
|srcnn_conv3_Pipeline_IN_ROW_COL              | (C'+(A'*B'')')'  | 30     | 18     | 31     | -      | 31     | 1    | 2    | 2    | -    | -     | 1    | 1    | 
|srcnn_conv3_Pipeline_IN_ROW_COL              | (C'+(A'*B'')')'  | 30     | 18     | 31     | -      | 31     | 1    | 2    | 2    | -    | -     | 1    | 1    | 
|srcnn_conv3_Pipeline_IN_ROW_COL              | (C'+(A'*B'')')'  | 30     | 18     | 31     | -      | 31     | 1    | 2    | 2    | -    | -     | 1    | 1    | 
|srcnn_conv3_Pipeline_IN_ROW_COL              | (C'+(A''*B'')')' | 30     | 18     | 31     | -      | 31     | 2    | 2    | 2    | -    | -     | 1    | 1    | 
|srcnn_conv3_Pipeline_IN_ROW_COL              | (C+(A'*B'')')'   | 30     | 18     | 31     | -      | 31     | 1    | 2    | 2    | -    | -     | 1    | 1    | 
|srcnn_conv3_Pipeline_IN_ROW_COL              | (C+(A'*B'')')'   | 30     | 18     | 31     | -      | 31     | 1    | 2    | 2    | -    | -     | 1    | 1    | 
|srcnn_conv3_Pipeline_IN_ROW_COL              | (C'+(A''*B'')')' | 30     | 18     | 31     | -      | 31     | 2    | 2    | 2    | -    | -     | 1    | 1    | 
|srcnn_conv3_Pipeline_IN_ROW_COL              | (C+(A''*B'')')'  | 30     | 18     | 31     | -      | 31     | 2    | 2    | 2    | -    | -     | 1    | 1    | 
|srcnn_conv3_Pipeline_IN_ROW_COL              | (C'+(A'*B'')')'  | 30     | 18     | 31     | -      | 31     | 1    | 2    | 2    | -    | -     | 1    | 1    | 
|srcnn_conv3_Pipeline_IN_ROW_COL              | (C'+(A'*B'')')'  | 30     | 18     | 31     | -      | 31     | 1    | 2    | 2    | -    | -     | 1    | 1    | 
|srcnn_conv3_Pipeline_IN_ROW_COL              | (C+(A''*B'')')'  | 30     | 18     | 31     | -      | 31     | 2    | 2    | 2    | -    | -     | 1    | 1    | 
|srcnn_conv3_Pipeline_IN_ROW_COL              | (C'+(A'*B'')')'  | 30     | 18     | 31     | -      | 31     | 1    | 2    | 2    | -    | -     | 1    | 1    | 
|srcnn_conv3_Pipeline_IN_ROW_COL              | (C+(A''*B'')')'  | 30     | 18     | 31     | -      | 31     | 2    | 2    | 2    | -    | -     | 1    | 1    | 
|srcnn_conv3_Pipeline_IN_ROW_COL              | (C'+(A'*B'')')'  | 30     | 18     | 31     | -      | 31     | 1    | 2    | 2    | -    | -     | 1    | 1    | 
|srcnn_conv3_Pipeline_IN_ROW_COL              | (C+(A''*B'')')'  | 30     | 18     | 31     | -      | 31     | 2    | 2    | 2    | -    | -     | 1    | 1    | 
|srcnn_conv3_Pipeline_IN_ROW_COL              | (C'+(A'*B'')')'  | 30     | 18     | 31     | -      | 31     | 1    | 2    | 2    | -    | -     | 1    | 1    | 
|srcnn_conv3_Pipeline_IN_ROW_COL              | (C+(A''*B'')')'  | 30     | 18     | 31     | -      | 31     | 2    | 2    | 2    | -    | -     | 1    | 1    | 
|srcnn_conv3_Pipeline_IN_ROW_COL              | (C'+(A'*B'')')'  | 30     | 18     | 31     | -      | 31     | 1    | 2    | 2    | -    | -     | 1    | 1    | 
|srcnn_conv3_Pipeline_IN_ROW_COL              | (C+(A''*B'')')'  | 30     | 18     | 31     | -      | 31     | 2    | 2    | 2    | -    | -     | 1    | 1    | 
|srcnn_conv3_Pipeline_IN_ROW_COL              | (C+(A'*B'')')'   | 30     | 18     | 31     | -      | 31     | 1    | 2    | 2    | -    | -     | 1    | 1    | 
|srcnn_conv3_Pipeline_IN_ROW_COL              | A*B''            | 30     | 18     | -      | -      | 32     | 0    | 2    | -    | -    | -     | 0    | 0    | 
|srcnn_conv3_Pipeline_IN_ROW_COL              | A*B''            | 30     | 18     | -      | -      | 32     | 0    | 2    | -    | -    | -     | 0    | 0    | 
|srcnn_conv3_Pipeline_IN_ROW_COL              | A*B''            | 30     | 18     | -      | -      | 32     | 0    | 2    | -    | -    | -     | 0    | 0    | 
|srcnn_conv3_Pipeline_IN_ROW_COL              | A*B''            | 30     | 18     | -      | -      | 32     | 0    | 2    | -    | -    | -     | 0    | 0    | 
|srcnn_conv3_Pipeline_IN_ROW_COL              | A*B''            | 30     | 18     | -      | -      | 32     | 0    | 2    | -    | -    | -     | 0    | 0    | 
|srcnn_mac_muladd_6ns_5ns_3ns_10_4_1_DSP48_3  | (C+(A'*B)')'     | 6      | 5      | 3      | -      | 10     | 1    | 0    | 0    | -    | -     | 1    | 1    | 
|srcnn_mul_6ns_18ns_23_1_1                    | A*B              | 17     | 6      | -      | -      | 25     | 0    | 0    | -    | -    | -     | 0    | 0    | 
+---------------------------------------------+------------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+


Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+----------------+------+
|      |Cell            |Count |
+------+----------------+------+
|1     |CARRY8          |  1288|
|2     |DSP_ALU         |   150|
|4     |DSP_A_B_DATA    |   150|
|12    |DSP_C_DATA      |   150|
|14    |DSP_MULTIPLIER  |   150|
|16    |DSP_M_DATA      |   150|
|18    |DSP_OUTPUT      |   150|
|20    |DSP_PREADD      |   150|
|21    |DSP_PREADD_DATA |   150|
|25    |LUT1            |   533|
|26    |LUT2            |  5907|
|27    |LUT3            |  4487|
|28    |LUT4            |  3561|
|29    |LUT5            |  3614|
|30    |LUT6            | 12612|
|31    |MUXF7           |   493|
|32    |MUXF8           |   196|
|33    |RAM128X1S       |    80|
|34    |RAM16X1S        |    80|
|35    |RAM256X1D       |    48|
|36    |RAM256X1S       |    32|
|37    |RAM32X1D        |    16|
|38    |RAM64X1S        |    80|
|39    |RAMB18E2        |    18|
|45    |RAMB36E2        |   135|
|74    |SRL16E          |   838|
|75    |SRLC32E         |   592|
|76    |FDRE            | 23108|
|77    |FDSE            |    37|
+------+----------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:07:57 ; elapsed = 00:09:02 . Memory (MB): peak = 3529.434 ; gain = 2047.352
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 391 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:06:29 ; elapsed = 00:08:21 . Memory (MB): peak = 3529.434 ; gain = 1477.953
Synthesis Optimization Complete : Time (s): cpu = 00:07:57 ; elapsed = 00:09:09 . Memory (MB): peak = 3529.434 ; gain = 2047.352
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 3529.434 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 2463 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 3 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.022 . Memory (MB): peak = 3538.316 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 486 instances were transformed.
  DSP48E2 => DSP48E2 (DSP_ALU, DSP_A_B_DATA, DSP_C_DATA, DSP_MULTIPLIER, DSP_M_DATA, DSP_OUTPUT, DSP_PREADD, DSP_PREADD_DATA): 150 instances
  RAM128X1S => RAM128X1S (MUXF7, RAMS64E(x2)): 80 instances
  RAM16X1S => RAM32X1S (RAMS32): 80 instances
  RAM256X1D => RAM256X1D (MUXF7(x4), MUXF8(x2), RAMD64E(x8)): 48 instances
  RAM256X1S => RAM256X1S (MUXF7(x2), MUXF8, RAMS64E(x4)): 32 instances
  RAM32X1D => RAM32X1D (RAMD32(x2)): 16 instances
  RAM64X1S => RAM64X1S (RAMS64E): 80 instances

Synth Design complete | Checksum: fd69fb45
INFO: [Common 17-83] Releasing license: Synthesis
880 Infos, 287 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:08:29 ; elapsed = 00:09:49 . Memory (MB): peak = 3538.316 ; gain = 3031.684
INFO: [Common 17-1381] The checkpoint 'C:/SPB_Data/ELEN90096-Group-2/project_3/project_3.runs/design_1_srcnn_0_0_synth_1/design_1_srcnn_0_0.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:09 ; elapsed = 00:00:06 . Memory (MB): peak = 3538.316 ; gain = 0.000
write_vhdl: Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 3538.316 ; gain = 0.000
INFO: [Coretcl 2-1648] Added synthesis output to IP cache for IP design_1_srcnn_0_0, cache-ID = 6a53729d4acb20b5
INFO: [Coretcl 2-1174] Renamed 385 cell refs.
INFO: [Common 17-1381] The checkpoint 'C:/SPB_Data/ELEN90096-Group-2/project_3/project_3.runs/design_1_srcnn_0_0_synth_1/design_1_srcnn_0_0.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:09 ; elapsed = 00:00:06 . Memory (MB): peak = 3538.316 ; gain = 0.000
INFO: [runtcl-4] Executing : report_utilization -file design_1_srcnn_0_0_utilization_synth.rpt -pb design_1_srcnn_0_0_utilization_synth.pb
write_vhdl: Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 3538.316 ; gain = 0.000
INFO: [Common 17-206] Exiting Vivado at Mon Nov  6 23:15:59 2023...
