{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1459070625258 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "C5G 5CGXFC5C6F27C7 " "Selected device 5CGXFC5C6F27C7 for design \"C5G\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1459070625520 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1459070625555 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1459070625555 ""}
{ "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_TOP" "" "Found RAM instances in design that are actually implemented as ROM because the write logic is always disabled. One such instance is listed below for example." { { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "radio:radio_1\|trx:trx_1\|trx_reconfig:trx_reconfig_1\|alt_xcvr_reconfig:trx_reconfig_inst\|alt_xcvr_reconfig_basic:basic\|av_xcvr_reconfig_basic:a5\|av_xrbasic_lif:lif\[0\].logical_if\|av_xrbasic_lif_csr:lif_csr\|av_xrbasic_l2p_rom:l2pch\|altsyncram:rom_l2p_ch_rtl_0\|altsyncram_je12:auto_generated\|ram_block1a4 " "Atom \"radio:radio_1\|trx:trx_1\|trx_reconfig:trx_reconfig_1\|alt_xcvr_reconfig:trx_reconfig_inst\|alt_xcvr_reconfig_basic:basic\|av_xcvr_reconfig_basic:a5\|av_xrbasic_lif:lif\[0\].logical_if\|av_xrbasic_lif_csr:lif_csr\|av_xrbasic_l2p_rom:l2pch\|altsyncram:rom_l2p_ch_rtl_0\|altsyncram_je12:auto_generated\|ram_block1a4\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Design Software" 0 -1 1459070625726 "|C5G|radio:radio_1|trx:trx_1|trx_reconfig:trx_reconfig_1|alt_xcvr_reconfig:trx_reconfig_inst|alt_xcvr_reconfig_basic:basic|av_xcvr_reconfig_basic:a5|av_xrbasic_lif:lif[0].logical_if|av_xrbasic_lif_csr:lif_csr|av_xrbasic_l2p_rom:l2pch|altsyncram:rom_l2p_ch_rtl_0|altsyncram_je12:auto_generated|ram_block1a4"}  } {  } 0 119042 "Found RAM instances in design that are actually implemented as ROM because the write logic is always disabled. One such instance is listed below for example." 0 0 "Fitter" 0 -1 1459070625726 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1459070626899 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1459070626928 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1459070630446 ""}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 176045 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "Fitter" 0 -1 1459070633760 ""}
{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "6 45 " "No exact pin location assignment(s) for 6 pins of 45 total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." {  } {  } 1 169085 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." 0 0 "Fitter" 0 -1 1459070634307 ""}
{ "Info" "IHSSI_RECONFIG_CONTROLLER_GROUPS_COUNT" "1 " "Found 1 Transceiver Reconfiguration Controllers" {  } {  } 0 184042 "Found %1!d! Transceiver Reconfiguration Controllers" 0 0 "Fitter" 0 -1 1459070641460 ""}
{ "Info" "IFSV_FSV_COMPLEMENT_PIN_CREATED_GROUP" "8 " "8 differential I/O pins do not have complementary pins. As a result, the Fitter automatically creates the complementary pins." { { "Info" "IFSV_FSV_COMPLEMENT_PIN_CREATED" "TX_P\[3\] TX_P\[3\](n) " "differential I/O pin \"TX_P\[3\]\" does not have a complementary pin. As a result, the Fitter automatically creates the complementary pin \"TX_P\[3\](n)\"." {  } { { "/home/tomas/altera_lite/15.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/tomas/altera_lite/15.1/quartus/linux64/pin_planner.ppl" { TX_P[3] } } } { "/home/tomas/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/tomas/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "TX_P\[3\]" } } } } { "C5G.vhd" "" { Text "/home/tomas/trx/cad/nios/C5G.vhd" 44 0 0 } } { "temporary_test_loc" "" { Generic "/home/tomas/trx/cad/nios/" { { 0 { 0 ""} 0 2449 10611 11489 0 0 ""} { 0 { 0 ""} 0 147078 10611 11489 0 0 ""}  }  } } { "/home/tomas/altera_lite/15.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/tomas/altera_lite/15.1/quartus/linux64/pin_planner.ppl" { TX_P[3](n) } } }  } 0 184026 "differential I/O pin \"%1!s!\" does not have a complementary pin. As a result, the Fitter automatically creates the complementary pin \"%2!s!\"." 0 0 "Design Software" 0 -1 1459070641565 ""} { "Info" "IFSV_FSV_COMPLEMENT_PIN_CREATED" "CLKIN_P\[1\] CLKIN_P\[1\](n) " "differential I/O pin \"CLKIN_P\[1\]\" does not have a complementary pin. As a result, the Fitter automatically creates the complementary pin \"CLKIN_P\[1\](n)\"." {  } { { "/home/tomas/altera_lite/15.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/tomas/altera_lite/15.1/quartus/linux64/pin_planner.ppl" { CLKIN_P[1] } } } { "/home/tomas/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/tomas/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "CLKIN_P\[1\]" } } } } { "C5G.vhd" "" { Text "/home/tomas/trx/cad/nios/C5G.vhd" 39 0 0 } } { "temporary_test_loc" "" { Generic "/home/tomas/trx/cad/nios/" { { 0 { 0 ""} 0 2438 10611 11489 0 0 ""} { 0 { 0 ""} 0 147080 10611 11489 0 0 ""}  }  } } { "/home/tomas/altera_lite/15.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/tomas/altera_lite/15.1/quartus/linux64/pin_planner.ppl" { CLKIN_P[1](n) } } }  } 0 184026 "differential I/O pin \"%1!s!\" does not have a complementary pin. As a result, the Fitter automatically creates the complementary pin \"%2!s!\"." 0 0 "Design Software" 0 -1 1459070641565 ""} { "Info" "IFSV_FSV_COMPLEMENT_PIN_CREATED" "CLKIN_P\[2\] CLKIN_P\[2\](n) " "differential I/O pin \"CLKIN_P\[2\]\" does not have a complementary pin. As a result, the Fitter automatically creates the complementary pin \"CLKIN_P\[2\](n)\"." {  } { { "/home/tomas/altera_lite/15.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/tomas/altera_lite/15.1/quartus/linux64/pin_planner.ppl" { CLKIN_P[2] } } } { "/home/tomas/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/tomas/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "CLKIN_P\[2\]" } } } } { "C5G.vhd" "" { Text "/home/tomas/trx/cad/nios/C5G.vhd" 39 0 0 } } { "temporary_test_loc" "" { Generic "/home/tomas/trx/cad/nios/" { { 0 { 0 ""} 0 2439 10611 11489 0 0 ""} { 0 { 0 ""} 0 147081 10611 11489 0 0 ""}  }  } } { "/home/tomas/altera_lite/15.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/tomas/altera_lite/15.1/quartus/linux64/pin_planner.ppl" { CLKIN_P[2](n) } } }  } 0 184026 "differential I/O pin \"%1!s!\" does not have a complementary pin. As a result, the Fitter automatically creates the complementary pin \"%2!s!\"." 0 0 "Design Software" 0 -1 1459070641565 ""} { "Info" "IFSV_FSV_COMPLEMENT_PIN_CREATED" "CLKOUT_P\[1\] CLKOUT_P\[1\](n) " "differential I/O pin \"CLKOUT_P\[1\]\" does not have a complementary pin. As a result, the Fitter automatically creates the complementary pin \"CLKOUT_P\[1\](n)\"." {  } { { "/home/tomas/altera_lite/15.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/tomas/altera_lite/15.1/quartus/linux64/pin_planner.ppl" { CLKOUT_P[1] } } } { "/home/tomas/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/tomas/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "CLKOUT_P\[1\]" } } } } { "C5G.vhd" "" { Text "/home/tomas/trx/cad/nios/C5G.vhd" 41 0 0 } } { "temporary_test_loc" "" { Generic "/home/tomas/trx/cad/nios/" { { 0 { 0 ""} 0 2440 10611 11489 0 0 ""} { 0 { 0 ""} 0 147082 10611 11489 0 0 ""}  }  } } { "/home/tomas/altera_lite/15.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/tomas/altera_lite/15.1/quartus/linux64/pin_planner.ppl" { CLKOUT_P[1](n) } } }  } 0 184026 "differential I/O pin \"%1!s!\" does not have a complementary pin. As a result, the Fitter automatically creates the complementary pin \"%2!s!\"." 0 0 "Design Software" 0 -1 1459070641565 ""} { "Info" "IFSV_FSV_COMPLEMENT_PIN_CREATED" "CLKOUT_P\[2\] CLKOUT_P\[2\](n) " "differential I/O pin \"CLKOUT_P\[2\]\" does not have a complementary pin. As a result, the Fitter automatically creates the complementary pin \"CLKOUT_P\[2\](n)\"." {  } { { "/home/tomas/altera_lite/15.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/tomas/altera_lite/15.1/quartus/linux64/pin_planner.ppl" { CLKOUT_P[2] } } } { "/home/tomas/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/tomas/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "CLKOUT_P\[2\]" } } } } { "C5G.vhd" "" { Text "/home/tomas/trx/cad/nios/C5G.vhd" 41 0 0 } } { "temporary_test_loc" "" { Generic "/home/tomas/trx/cad/nios/" { { 0 { 0 ""} 0 2441 10611 11489 0 0 ""} { 0 { 0 ""} 0 147084 10611 11489 0 0 ""}  }  } } { "/home/tomas/altera_lite/15.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/tomas/altera_lite/15.1/quartus/linux64/pin_planner.ppl" { CLKOUT_P[2](n) } } }  } 0 184026 "differential I/O pin \"%1!s!\" does not have a complementary pin. As a result, the Fitter automatically creates the complementary pin \"%2!s!\"." 0 0 "Design Software" 0 -1 1459070641565 ""} { "Info" "IFSV_FSV_COMPLEMENT_PIN_CREATED" "REFCLK_p0 REFCLK_p0(n) " "differential I/O pin \"REFCLK_p0\" does not have a complementary pin. As a result, the Fitter automatically creates the complementary pin \"REFCLK_p0(n)\"." {  } { { "/home/tomas/altera_lite/15.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/tomas/altera_lite/15.1/quartus/linux64/pin_planner.ppl" { REFCLK_p0 } } } { "/home/tomas/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/tomas/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "REFCLK_p0" } } } } { "C5G.vhd" "" { Text "/home/tomas/trx/cad/nios/C5G.vhd" 25 0 0 } } { "temporary_test_loc" "" { Generic "/home/tomas/trx/cad/nios/" { { 0 { 0 ""} 0 2458 10611 11489 0 0 ""} { 0 { 0 ""} 0 147086 10611 11489 0 0 ""}  }  } } { "/home/tomas/altera_lite/15.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/tomas/altera_lite/15.1/quartus/linux64/pin_planner.ppl" { REFCLK_p0(n) } } }  } 0 184026 "differential I/O pin \"%1!s!\" does not have a complementary pin. As a result, the Fitter automatically creates the complementary pin \"%2!s!\"." 0 0 "Design Software" 0 -1 1459070641565 ""} { "Info" "IFSV_FSV_COMPLEMENT_PIN_CREATED" "CLOCK_125_p CLOCK_125_p(n) " "differential I/O pin \"CLOCK_125_p\" does not have a complementary pin. As a result, the Fitter automatically creates the complementary pin \"CLOCK_125_p(n)\"." {  } { { "/home/tomas/altera_lite/15.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/tomas/altera_lite/15.1/quartus/linux64/pin_planner.ppl" { CLOCK_125_p } } } { "/home/tomas/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/tomas/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "CLOCK_125_p" } } } } { "C5G.vhd" "" { Text "/home/tomas/trx/cad/nios/C5G.vhd" 9 0 0 } } { "temporary_test_loc" "" { Generic "/home/tomas/trx/cad/nios/" { { 0 { 0 ""} 0 2450 10611 11489 0 0 ""} { 0 { 0 ""} 0 147087 10611 11489 0 0 ""}  }  } } { "/home/tomas/altera_lite/15.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/tomas/altera_lite/15.1/quartus/linux64/pin_planner.ppl" { CLOCK_125_p(n) } } }  } 0 184026 "differential I/O pin \"%1!s!\" does not have a complementary pin. As a result, the Fitter automatically creates the complementary pin \"%2!s!\"." 0 0 "Design Software" 0 -1 1459070641565 ""} { "Info" "IFSV_FSV_COMPLEMENT_PIN_CREATED" "RX_P\[3\] RX_P\[3\](n) " "differential I/O pin \"RX_P\[3\]\" does not have a complementary pin. As a result, the Fitter automatically creates the complementary pin \"RX_P\[3\](n)\"." {  } { { "/home/tomas/altera_lite/15.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/tomas/altera_lite/15.1/quartus/linux64/pin_planner.ppl" { RX_P[3] } } } { "/home/tomas/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/tomas/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "RX_P\[3\]" } } } } { "C5G.vhd" "" { Text "/home/tomas/trx/cad/nios/C5G.vhd" 43 0 0 } } { "temporary_test_loc" "" { Generic "/home/tomas/trx/cad/nios/" { { 0 { 0 ""} 0 2445 10611 11489 0 0 ""} { 0 { 0 ""} 0 147088 10611 11489 0 0 ""}  }  } } { "/home/tomas/altera_lite/15.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/tomas/altera_lite/15.1/quartus/linux64/pin_planner.ppl" { RX_P[3](n) } } }  } 0 184026 "differential I/O pin \"%1!s!\" does not have a complementary pin. As a result, the Fitter automatically creates the complementary pin \"%2!s!\"." 0 0 "Design Software" 0 -1 1459070641565 ""}  } {  } 0 184025 "%1!d! differential I/O pins do not have complementary pins. As a result, the Fitter automatically creates the complementary pins." 0 0 "Fitter" 0 -1 1459070641565 ""}
{ "Critical Warning" "WCIO_CROSSTALK_TOO_HIGH" "CLKIN_P\[2\] " "Cross talk of LVDS Pin CLKIN_P\[2\] from SE IO is too high. Reassign or move one or more of the following SE I/Os pins location and re-run the analysis again.  Please refer to the guideline from the Knowledge Base solution ID: rd10102013_979 and ensure the total % of crosstalk for the following SE I/O pins does not exceed 100%." { { "Info" "ICIO_IO_CONTRIBUTION" "from the bank 99.18 " "SE I/O from the bank contributed to 99.18% of the margin due to SSN" {  } {  } 0 12899 "SE I/O %1!s! contributed to %2!s!% of the margin due to SSN" 0 0 "Design Software" 0 -1 1459070642380 ""} { "Info" "ICIO_IO_XTALK_CONTRIBUTION" "LEDR\[9\] 5.70 " "SE I/O LEDR\[9\] contributed to 5.70% of margin due to crosstalk" {  } {  } 0 12900 "SE I/O %1!s! contributed to %2!s!% of margin due to crosstalk" 0 0 "Design Software" 0 -1 1459070642380 ""} { "Info" "ICIO_IO_XTALK_CONTRIBUTION" "LEDR\[6\] 14.02 " "SE I/O LEDR\[6\] contributed to 14.02% of margin due to crosstalk" {  } {  } 0 12900 "SE I/O %1!s! contributed to %2!s!% of margin due to crosstalk" 0 0 "Design Software" 0 -1 1459070642380 ""} { "Info" "ICIO_IO_XTALK_CONTRIBUTION" "UART_TX 6.04 " "SE I/O UART_TX contributed to 6.04% of margin due to crosstalk" {  } {  } 0 12900 "SE I/O %1!s! contributed to %2!s!% of margin due to crosstalk" 0 0 "Design Software" 0 -1 1459070642380 ""}  } {  } 1 12888 "Cross talk of LVDS Pin %1!s! from SE IO is too high. Reassign or move one or more of the following SE I/Os pins location and re-run the analysis again.  Please refer to the guideline from the Knowledge Base solution ID: rd10102013_979 and ensure the total % of crosstalk for the following SE I/O pins does not exceed 100%." 0 0 "Fitter" 0 -1 1459070642380 ""}
{ "Info" "IFITCC_FITCC_FITTER_PERIPHERY_PLACEMENT_START_INFO" "" "Starting Fitter periphery placement operations" {  } {  } 0 184020 "Starting Fitter periphery placement operations" 0 0 "Fitter" 0 -1 1459070642402 ""}
{ "Critical Warning" "WCIO_CROSSTALK_TOO_HIGH" "CLKIN_P\[2\] " "Cross talk of LVDS Pin CLKIN_P\[2\] from SE IO is too high. Reassign or move one or more of the following SE I/Os pins location and re-run the analysis again.  Please refer to the guideline from the Knowledge Base solution ID: rd10102013_979 and ensure the total % of crosstalk for the following SE I/O pins does not exceed 100%." { { "Info" "ICIO_IO_CONTRIBUTION" "from the bank 99.18 " "SE I/O from the bank contributed to 99.18% of the margin due to SSN" {  } {  } 0 12899 "SE I/O %1!s! contributed to %2!s!% of the margin due to SSN" 0 0 "Design Software" 0 -1 1459070643362 ""} { "Info" "ICIO_IO_XTALK_CONTRIBUTION" "LEDR\[9\] 5.70 " "SE I/O LEDR\[9\] contributed to 5.70% of margin due to crosstalk" {  } {  } 0 12900 "SE I/O %1!s! contributed to %2!s!% of margin due to crosstalk" 0 0 "Design Software" 0 -1 1459070643362 ""} { "Info" "ICIO_IO_XTALK_CONTRIBUTION" "LEDR\[6\] 14.02 " "SE I/O LEDR\[6\] contributed to 14.02% of margin due to crosstalk" {  } {  } 0 12900 "SE I/O %1!s! contributed to %2!s!% of margin due to crosstalk" 0 0 "Design Software" 0 -1 1459070643362 ""} { "Info" "ICIO_IO_XTALK_CONTRIBUTION" "UART_TX 6.04 " "SE I/O UART_TX contributed to 6.04% of margin due to crosstalk" {  } {  } 0 12900 "SE I/O %1!s! contributed to %2!s!% of margin due to crosstalk" 0 0 "Design Software" 0 -1 1459070643362 ""}  } {  } 1 12888 "Cross talk of LVDS Pin %1!s! from SE IO is too high. Reassign or move one or more of the following SE I/Os pins location and re-run the analysis again.  Please refer to the guideline from the Knowledge Base solution ID: rd10102013_979 and ensure the total % of crosstalk for the following SE I/O pins does not exceed 100%." 0 0 "Fitter" 0 -1 1459070643362 ""}
{ "Info" "IHSSI_RECONFIG_CONTROLLER_GROUPS_COUNT" "1 " "Found 1 Transceiver Reconfiguration Controllers" {  } {  } 0 184042 "Found %1!d! Transceiver Reconfiguration Controllers" 0 0 "Fitter" 0 -1 1459070644288 ""}
{ "Critical Warning" "WCIO_CROSSTALK_TOO_HIGH" "CLKIN_P\[2\] " "Cross talk of LVDS Pin CLKIN_P\[2\] from SE IO is too high. Reassign or move one or more of the following SE I/Os pins location and re-run the analysis again.  Please refer to the guideline from the Knowledge Base solution ID: rd10102013_979 and ensure the total % of crosstalk for the following SE I/O pins does not exceed 100%." { { "Info" "ICIO_IO_CONTRIBUTION" "from the bank 99.18 " "SE I/O from the bank contributed to 99.18% of the margin due to SSN" {  } {  } 0 12899 "SE I/O %1!s! contributed to %2!s!% of the margin due to SSN" 0 0 "Design Software" 0 -1 1459070644389 ""} { "Info" "ICIO_IO_XTALK_CONTRIBUTION" "LEDR\[9\] 5.70 " "SE I/O LEDR\[9\] contributed to 5.70% of margin due to crosstalk" {  } {  } 0 12900 "SE I/O %1!s! contributed to %2!s!% of margin due to crosstalk" 0 0 "Design Software" 0 -1 1459070644389 ""} { "Info" "ICIO_IO_XTALK_CONTRIBUTION" "LEDR\[6\] 14.02 " "SE I/O LEDR\[6\] contributed to 14.02% of margin due to crosstalk" {  } {  } 0 12900 "SE I/O %1!s! contributed to %2!s!% of margin due to crosstalk" 0 0 "Design Software" 0 -1 1459070644389 ""} { "Info" "ICIO_IO_XTALK_CONTRIBUTION" "UART_TX 6.04 " "SE I/O UART_TX contributed to 6.04% of margin due to crosstalk" {  } {  } 0 12900 "SE I/O %1!s! contributed to %2!s!% of margin due to crosstalk" 0 0 "Design Software" 0 -1 1459070644389 ""}  } {  } 1 12888 "Cross talk of LVDS Pin %1!s! from SE IO is too high. Reassign or move one or more of the following SE I/Os pins location and re-run the analysis again.  Please refer to the guideline from the Knowledge Base solution ID: rd10102013_979 and ensure the total % of crosstalk for the following SE I/O pins does not exceed 100%." 0 0 "Fitter" 0 -1 1459070644389 ""}
{ "Info" "ICCLK_CLOCKS_TOP" "5 s (3 global, 2 regional) " "Promoted 5 clocks (3 global, 2 regional)" { { "Info" "ICCLK_PROMOTE_ASSIGNMENT" "radio:radio_1\|trx:trx_1\|rx_native:rx_native_1\|altera_xcvr_native_av:rx_native_inst\|av_xcvr_native:gen_native_inst.av_xcvr_native_insts\[0\].gen_bonded_group_native.av_xcvr_native_inst\|av_pcs:inst_av_pcs\|av_pcs_ch:ch\[0\].inst_av_pcs_ch\|av_hssi_rx_pld_pcs_interface_rbc:inst_av_hssi_rx_pld_pcs_interface\|pld8grxclkout~CLKENA0 1 regional CLKCTRL_R66 " "radio:radio_1\|trx:trx_1\|rx_native:rx_native_1\|altera_xcvr_native_av:rx_native_inst\|av_xcvr_native:gen_native_inst.av_xcvr_native_insts\[0\].gen_bonded_group_native.av_xcvr_native_inst\|av_pcs:inst_av_pcs\|av_pcs_ch:ch\[0\].inst_av_pcs_ch\|av_hssi_rx_pld_pcs_interface_rbc:inst_av_hssi_rx_pld_pcs_interface\|pld8grxclkout~CLKENA0 with 1 fanout uses regional clock CLKCTRL_R66" { { "Info" "ICCLK_PROMOTED_REGION" "Regional Clock Region 0 0 9 26 61 " "Node drives Regional Clock Region 0 from (0, 9) to (26, 61)" {  } {  } 0 11177 "Node drives %1!s! from (%2!d!, %3!d!) to (%4!d!, %5!d!)" 0 0 "Design Software" 0 -1 1459070644442 ""}  } {  } 0 11162 "%1!s! with %2!d! fanout uses %3!s! clock %4!s!" 0 0 "Design Software" 0 -1 1459070644442 ""} { "Info" "ICCLK_PROMOTE_ASSIGNMENT" "radio:radio_1\|trx:trx_1\|tx_native:tx_native_1\|altera_xcvr_native_av:tx_native_inst\|av_xcvr_native:gen_native_inst.av_xcvr_native_insts\[0\].gen_bonded_group_native.av_xcvr_native_inst\|av_pcs:inst_av_pcs\|av_pcs_ch:ch\[0\].inst_av_pcs_ch\|av_hssi_tx_pld_pcs_interface_rbc:inst_av_hssi_tx_pld_pcs_interface\|pld8gtxclkout~CLKENA0 1 regional CLKCTRL_R9 " "radio:radio_1\|trx:trx_1\|tx_native:tx_native_1\|altera_xcvr_native_av:tx_native_inst\|av_xcvr_native:gen_native_inst.av_xcvr_native_insts\[0\].gen_bonded_group_native.av_xcvr_native_inst\|av_pcs:inst_av_pcs\|av_pcs_ch:ch\[0\].inst_av_pcs_ch\|av_hssi_tx_pld_pcs_interface_rbc:inst_av_hssi_tx_pld_pcs_interface\|pld8gtxclkout~CLKENA0 with 1 fanout uses regional clock CLKCTRL_R9" { { "Info" "ICCLK_PROMOTED_REGION" "Regional Clock Region 0 0 9 26 61 " "Node drives Regional Clock Region 0 from (0, 9) to (26, 61)" {  } {  } 0 11177 "Node drives %1!s! from (%2!d!, %3!d!) to (%4!d!, %5!d!)" 0 0 "Design Software" 0 -1 1459070644442 ""}  } {  } 0 11162 "%1!s! with %2!d! fanout uses %3!s! clock %4!s!" 0 0 "Design Software" 0 -1 1459070644442 ""} { "Info" "ICCLK_PROMOTE_ASSIGNMENT" "PLL:PLL_1\|PLL_0002:pll_inst\|altera_pll:altera_pll_i\|outclk_wire\[0\]~CLKENA0 343 global CLKCTRL_G11 " "PLL:PLL_1\|PLL_0002:pll_inst\|altera_pll:altera_pll_i\|outclk_wire\[0\]~CLKENA0 with 343 fanout uses global clock CLKCTRL_G11" {  } {  } 0 11162 "%1!s! with %2!d! fanout uses %3!s! clock %4!s!" 0 0 "Design Software" 0 -1 1459070644442 ""} { "Info" "ICCLK_PROMOTE_ASSIGNMENT" "REFCLK_p0~input~FITTER_INSERTEDCLKENA0 22693 global CLKCTRL_G1 " "REFCLK_p0~input~FITTER_INSERTEDCLKENA0 with 22693 fanout uses global clock CLKCTRL_G1" {  } {  } 0 11162 "%1!s! with %2!d! fanout uses %3!s! clock %4!s!" 0 0 "Design Software" 0 -1 1459070644442 ""} { "Info" "ICCLK_PROMOTE_ASSIGNMENT" "altera_internal_jtag~TCKUTAPCLKENA0 833 global CLKCTRL_G3 " "altera_internal_jtag~TCKUTAPCLKENA0 with 833 fanout uses global clock CLKCTRL_G3" { { "Info" "ICCLK_UNLOCKED_FOR_VPR" "" "This signal is driven by core routing -- it may be moved during placement to reduce routing delays" {  } {  } 0 12525 "This signal is driven by core routing -- it may be moved during placement to reduce routing delays" 0 0 "Design Software" 0 -1 1459070644442 ""}  } {  } 0 11162 "%1!s! with %2!d! fanout uses %3!s! clock %4!s!" 0 0 "Design Software" 0 -1 1459070644442 ""}  } {  } 0 11178 "Promoted %1!d! clock%2!s! %3!s!" 0 0 "Fitter" 0 -1 1459070644442 ""}
{ "Info" "IFITCC_FITCC_FITTER_PERIPHERY_PLACEMENT_END_INFO" "00:00:02 " "Fitter periphery placement operations ending: elapsed time is 00:00:02" {  } {  } 0 184021 "Fitter periphery placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1459070644484 ""}
{ "Info" "ISTA_SDC_STATEMENT_PARENT" "" "Evaluating HDL-embedded SDC commands" { { "Info" "ISTA_SDC_STATEMENT_ENTITY" "GHVD5181 " "Entity GHVD5181" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_disable_timing \[get_cells -hierarchical AMGP4450_0\] " "set_disable_timing \[get_cells -hierarchical AMGP4450_0\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1459070649519 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_disable_timing \[get_cells -hierarchical TPOO7242_0\] " "set_disable_timing \[get_cells -hierarchical TPOO7242_0\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1459070649519 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_disable_timing \[get_cells -hierarchical TPOO7242_1\] " "set_disable_timing \[get_cells -hierarchical TPOO7242_1\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1459070649519 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_disable_timing \[get_cells -hierarchical TPOO7242_2\] " "set_disable_timing \[get_cells -hierarchical TPOO7242_2\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1459070649519 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_disable_timing \[get_cells -hierarchical TPOO7242_3\] " "set_disable_timing \[get_cells -hierarchical TPOO7242_3\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1459070649519 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_disable_timing \[get_cells -hierarchical TPOO7242_4\] " "set_disable_timing \[get_cells -hierarchical TPOO7242_4\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1459070649519 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_disable_timing \[get_cells -hierarchical TPOO7242_5\] " "set_disable_timing \[get_cells -hierarchical TPOO7242_5\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1459070649519 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_disable_timing \[get_cells -hierarchical TPOO7242_6\] " "set_disable_timing \[get_cells -hierarchical TPOO7242_6\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1459070649519 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_disable_timing \[get_cells -hierarchical TPOO7242_7\] " "set_disable_timing \[get_cells -hierarchical TPOO7242_7\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1459070649519 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_disable_timing \[get_cells -hierarchical ZNXJ5711_0\] " "set_disable_timing \[get_cells -hierarchical ZNXJ5711_0\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1459070649519 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1459070649519 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "alt_cal_av " "Entity alt_cal_av" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_disable_timing \[get_cells -compatibility_mode *\|alt_cal_channel\[*\]\] -to q  " "set_disable_timing \[get_cells -compatibility_mode *\|alt_cal_channel\[*\]\] -to q " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1459070649519 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_disable_timing \[get_cells -compatibility_mode *\|alt_cal_busy\] -to q  " "set_disable_timing \[get_cells -compatibility_mode *\|alt_cal_busy\] -to q " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1459070649519 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1459070649519 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "alt_cal_edge_detect " "Entity alt_cal_edge_detect" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "create_clock -name alt_cal_av_edge_detect_clk -period 10 \[get_registers *alt_cal_av*\|*pd*_det\|alt_edge_det_ff?\] " "create_clock -name alt_cal_av_edge_detect_clk -period 10 \[get_registers *alt_cal_av*\|*pd*_det\|alt_edge_det_ff?\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1459070649519 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_clock_groups -exclusive -group \[get_clocks \{alt_cal_av_edge_detect_clk\}\] " "set_clock_groups -exclusive -group \[get_clocks \{alt_cal_av_edge_detect_clk\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1459070649519 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1459070649519 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "alt_xcvr_resync " "Entity alt_xcvr_resync" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set regs \[get_registers -nowarn *alt_xcvr_resync*sync_r\[0\]\]; if \{\[llength \[query_collection -report -all \$regs\]\] > 0\} \{set_false_path -to \$regs\} " "set regs \[get_registers -nowarn *alt_xcvr_resync*sync_r\[0\]\]; if \{\[llength \[query_collection -report -all \$regs\]\] > 0\} \{set_false_path -to \$regs\}" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1459070649519 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1459070649519 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "dcfifo_dql1 " "Entity dcfifo_dql1" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from *rdptr_g* -to *ws_dgrp\|dffpipe_g09:dffpipe17\|dffe18a*  " "set_false_path -from *rdptr_g* -to *ws_dgrp\|dffpipe_g09:dffpipe17\|dffe18a* " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1459070649519 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from *delayed_wrptr_g* -to *rs_dgwp\|dffpipe_f09:dffpipe14\|dffe15a*  " "set_false_path -from *delayed_wrptr_g* -to *rs_dgwp\|dffpipe_f09:dffpipe14\|dffe15a* " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1459070649519 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1459070649519 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "pzdyqx_impl " "Entity pzdyqx_impl" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_keepers \{altera_reserved_tdi\}\] -to \[get_keepers \{pzdyqx*\}\] " "set_false_path -from \[get_keepers \{altera_reserved_tdi\}\] -to \[get_keepers \{pzdyqx*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1459070649519 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1459070649519 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "sld_hub " "Entity sld_hub" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 30MHz    " "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 30MHz   " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1459070649519 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "if \{ \[string equal quartus_fit \$::TimeQuestInfo(nameofexecutable)\] \} \{ set_max_delay -to \[get_ports \{ altera_reserved_tdo \} \] 0 \} " "if \{ \[string equal quartus_fit \$::TimeQuestInfo(nameofexecutable)\] \} \{ set_max_delay -to \[get_ports \{ altera_reserved_tdo \} \] 0 \}" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1459070649519 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_clock_groups -asynchronous -group \{altera_reserved_tck\} " "set_clock_groups -asynchronous -group \{altera_reserved_tck\}" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1459070649519 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1459070649519 ""}  } {  } 0 332164 "Evaluating HDL-embedded SDC commands" 0 0 "Fitter" 0 -1 1459070649519 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "C5G.SDC " "Synopsys Design Constraints File file not found: 'C5G.SDC'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1459070650428 ""}
{ "Info" "ISTA_SDC_FOUND" "ddc_fir/ddc_fir_0002.sdc " "Reading SDC File: 'ddc_fir/ddc_fir_0002.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Fitter" 0 -1 1459070650429 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "ddc_fir_0002.sdc 3 clk port " "Ignored filter at ddc_fir_0002.sdc(3): clk could not be matched with a port" {  } { { "/home/tomas/trx/cad/nios/ddc_fir/ddc_fir_0002.sdc" "" { Text "/home/tomas/trx/cad/nios/ddc_fir/ddc_fir_0002.sdc" 3 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1459070650429 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "create_clock ddc_fir_0002.sdc 3 Argument <targets> is an empty collection " "Ignored create_clock at ddc_fir_0002.sdc(3): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "create_clock -name \{clk\} -period \"125 MHz\" \[get_ports \{clk\}\] " "create_clock -name \{clk\} -period \"125 MHz\" \[get_ports \{clk\}\]" {  } { { "/home/tomas/trx/cad/nios/ddc_fir/ddc_fir_0002.sdc" "" { Text "/home/tomas/trx/cad/nios/ddc_fir/ddc_fir_0002.sdc" 3 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1459070650429 ""}  } { { "/home/tomas/trx/cad/nios/ddc_fir/ddc_fir_0002.sdc" "" { Text "/home/tomas/trx/cad/nios/ddc_fir/ddc_fir_0002.sdc" 3 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1459070650429 ""}
{ "Info" "ISTA_SDC_FOUND" "trx_reconfig/av_xcvr_reconfig.sdc " "Reading SDC File: 'trx_reconfig/av_xcvr_reconfig.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Fitter" 0 -1 1459070650429 ""}
{ "Info" "ISTA_SDC_FOUND" "trx_reconfig/altera_reset_controller.sdc " "Reading SDC File: 'trx_reconfig/altera_reset_controller.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Fitter" 0 -1 1459070650457 ""}
{ "Info" "ISTA_SDC_FOUND" "ddc_fir1/ddc_fir1_0002.sdc " "Reading SDC File: 'ddc_fir1/ddc_fir1_0002.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Fitter" 0 -1 1459070650582 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "create_clock ddc_fir1_0002.sdc 3 Argument <targets> is an empty collection " "Ignored create_clock at ddc_fir1_0002.sdc(3): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "create_clock -name \{clk\} -period \"125 MHz\" \[get_ports \{clk\}\] " "create_clock -name \{clk\} -period \"125 MHz\" \[get_ports \{clk\}\]" {  } { { "/home/tomas/trx/cad/nios/ddc_fir1/ddc_fir1_0002.sdc" "" { Text "/home/tomas/trx/cad/nios/ddc_fir1/ddc_fir1_0002.sdc" 3 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1459070650582 ""}  } { { "/home/tomas/trx/cad/nios/ddc_fir1/ddc_fir1_0002.sdc" "" { Text "/home/tomas/trx/cad/nios/ddc_fir1/ddc_fir1_0002.sdc" 3 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1459070650582 ""}
{ "Info" "ISTA_SDC_FOUND" "ddc_fir2/ddc_fir2_0002.sdc " "Reading SDC File: 'ddc_fir2/ddc_fir2_0002.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Fitter" 0 -1 1459070650583 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "create_clock ddc_fir2_0002.sdc 3 Argument <targets> is an empty collection " "Ignored create_clock at ddc_fir2_0002.sdc(3): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "create_clock -name \{clk\} -period \"125 MHz\" \[get_ports \{clk\}\] " "create_clock -name \{clk\} -period \"125 MHz\" \[get_ports \{clk\}\]" {  } { { "/home/tomas/trx/cad/nios/ddc_fir2/ddc_fir2_0002.sdc" "" { Text "/home/tomas/trx/cad/nios/ddc_fir2/ddc_fir2_0002.sdc" 3 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1459070650583 ""}  } { { "/home/tomas/trx/cad/nios/ddc_fir2/ddc_fir2_0002.sdc" "" { Text "/home/tomas/trx/cad/nios/ddc_fir2/ddc_fir2_0002.sdc" 3 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1459070650583 ""}
{ "Info" "ISTA_SDC_FOUND" "ddc_fir3/ddc_fir3_0002.sdc " "Reading SDC File: 'ddc_fir3/ddc_fir3_0002.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Fitter" 0 -1 1459070650583 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "create_clock ddc_fir3_0002.sdc 3 Argument <targets> is an empty collection " "Ignored create_clock at ddc_fir3_0002.sdc(3): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "create_clock -name \{clk\} -period \"125 MHz\" \[get_ports \{clk\}\] " "create_clock -name \{clk\} -period \"125 MHz\" \[get_ports \{clk\}\]" {  } { { "/home/tomas/trx/cad/nios/ddc_fir3/ddc_fir3_0002.sdc" "" { Text "/home/tomas/trx/cad/nios/ddc_fir3/ddc_fir3_0002.sdc" 3 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1459070650583 ""}  } { { "/home/tomas/trx/cad/nios/ddc_fir3/ddc_fir3_0002.sdc" "" { Text "/home/tomas/trx/cad/nios/ddc_fir3/ddc_fir3_0002.sdc" 3 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1459070650583 ""}
{ "Info" "ISTA_SDC_FOUND" "dup_fir3/dup_fir3_0002.sdc " "Reading SDC File: 'dup_fir3/dup_fir3_0002.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Fitter" 0 -1 1459070650583 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "create_clock dup_fir3_0002.sdc 3 Argument <targets> is an empty collection " "Ignored create_clock at dup_fir3_0002.sdc(3): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "create_clock -name \{clk\} -period \"125 MHz\" \[get_ports \{clk\}\] " "create_clock -name \{clk\} -period \"125 MHz\" \[get_ports \{clk\}\]" {  } { { "/home/tomas/trx/cad/nios/dup_fir3/dup_fir3_0002.sdc" "" { Text "/home/tomas/trx/cad/nios/dup_fir3/dup_fir3_0002.sdc" 3 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1459070650583 ""}  } { { "/home/tomas/trx/cad/nios/dup_fir3/dup_fir3_0002.sdc" "" { Text "/home/tomas/trx/cad/nios/dup_fir3/dup_fir3_0002.sdc" 3 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1459070650583 ""}
{ "Info" "ISTA_SDC_FOUND" "dup_fir2/dup_fir2_0002.sdc " "Reading SDC File: 'dup_fir2/dup_fir2_0002.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Fitter" 0 -1 1459070650583 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "create_clock dup_fir2_0002.sdc 3 Argument <targets> is an empty collection " "Ignored create_clock at dup_fir2_0002.sdc(3): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "create_clock -name \{clk\} -period \"125 MHz\" \[get_ports \{clk\}\] " "create_clock -name \{clk\} -period \"125 MHz\" \[get_ports \{clk\}\]" {  } { { "/home/tomas/trx/cad/nios/dup_fir2/dup_fir2_0002.sdc" "" { Text "/home/tomas/trx/cad/nios/dup_fir2/dup_fir2_0002.sdc" 3 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1459070650584 ""}  } { { "/home/tomas/trx/cad/nios/dup_fir2/dup_fir2_0002.sdc" "" { Text "/home/tomas/trx/cad/nios/dup_fir2/dup_fir2_0002.sdc" 3 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1459070650584 ""}
{ "Info" "ISTA_SDC_FOUND" "dup_fir1/dup_fir1_0002.sdc " "Reading SDC File: 'dup_fir1/dup_fir1_0002.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Fitter" 0 -1 1459070650584 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "create_clock dup_fir1_0002.sdc 3 Argument <targets> is an empty collection " "Ignored create_clock at dup_fir1_0002.sdc(3): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "create_clock -name \{clk\} -period \"125 MHz\" \[get_ports \{clk\}\] " "create_clock -name \{clk\} -period \"125 MHz\" \[get_ports \{clk\}\]" {  } { { "/home/tomas/trx/cad/nios/dup_fir1/dup_fir1_0002.sdc" "" { Text "/home/tomas/trx/cad/nios/dup_fir1/dup_fir1_0002.sdc" 3 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1459070650584 ""}  } { { "/home/tomas/trx/cad/nios/dup_fir1/dup_fir1_0002.sdc" "" { Text "/home/tomas/trx/cad/nios/dup_fir1/dup_fir1_0002.sdc" 3 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1459070650584 ""}
{ "Warning" "WSTA_INVALID_MASTER_CLOCK" "sv_reconfig_pma_testbus_clk_0 " "The master clock for this clock assignment could not be derived.  Clock: sv_reconfig_pma_testbus_clk_0 was not created." { { "Warning" "WSTA_NO_POTENTIAL_MASTER_CLOCKS_FOUND" "radio_1\|trx_1\|trx_reconfig_1\|trx_reconfig_inst\|basic\|a5\|reg_init\[0\]\|clk " "No clocks found on or feeding the specified source node: radio_1\|trx_1\|trx_reconfig_1\|trx_reconfig_inst\|basic\|a5\|reg_init\[0\]\|clk" {  } {  } 0 332035 "No clocks found on or feeding the specified source node: %1!s!" 0 0 "Design Software" 0 -1 1459070650677 ""}  } {  } 0 332087 "The master clock for this clock assignment could not be derived.  Clock: %1!s! was not created." 0 0 "Fitter" 0 -1 1459070650677 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "REFCLK_p0 " "Node: REFCLK_p0 was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register radio:radio_1\|trx:trx_1\|rx_reset:rx_reset_1\|altera_xcvr_reset_control:rx_reset_inst\|alt_xcvr_reset_counter:g_rx.g_rx\[0\].g_rx.counter_rx_analogreset\|r_reset REFCLK_p0 " "Register radio:radio_1\|trx:trx_1\|rx_reset:rx_reset_1\|altera_xcvr_reset_control:rx_reset_inst\|alt_xcvr_reset_counter:g_rx.g_rx\[0\].g_rx.counter_rx_analogreset\|r_reset is being clocked by REFCLK_p0" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1459070650689 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1459070650689 "|C5G|REFCLK_p0"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "radio:radio_1\|trx:trx_1\|rx_native:rx_native_1\|altera_xcvr_native_av:rx_native_inst\|av_xcvr_native:gen_native_inst.av_xcvr_native_insts\[0\].gen_bonded_group_native.av_xcvr_native_inst\|av_xcvr_avmm:inst_av_xcvr_avmm\|avmm_interface_insts\[0\].av_hssi_avmm_interface_inst~BURIED_ASYNC_DATA_OUT " "Node: radio:radio_1\|trx:trx_1\|rx_native:rx_native_1\|altera_xcvr_native_av:rx_native_inst\|av_xcvr_native:gen_native_inst.av_xcvr_native_insts\[0\].gen_bonded_group_native.av_xcvr_native_inst\|av_xcvr_avmm:inst_av_xcvr_avmm\|avmm_interface_insts\[0\].av_hssi_avmm_interface_inst~BURIED_ASYNC_DATA_OUT was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register radio:radio_1\|trx:trx_1\|trx_reconfig:trx_reconfig_1\|alt_xcvr_reconfig:trx_reconfig_inst\|alt_xcvr_reconfig_offset_cancellation:offset.sc_offset\|alt_xcvr_reconfig_offset_cancellation_av:offset_cancellation_av\|alt_cal_av:alt_cal_inst\|alt_cal_edge_detect:pd270_det\|alt_edge_det_ff1 radio:radio_1\|trx:trx_1\|rx_native:rx_native_1\|altera_xcvr_native_av:rx_native_inst\|av_xcvr_native:gen_native_inst.av_xcvr_native_insts\[0\].gen_bonded_group_native.av_xcvr_native_inst\|av_xcvr_avmm:inst_av_xcvr_avmm\|avmm_interface_insts\[0\].av_hssi_avmm_interface_inst~BURIED_ASYNC_DATA_OUT " "Register radio:radio_1\|trx:trx_1\|trx_reconfig:trx_reconfig_1\|alt_xcvr_reconfig:trx_reconfig_inst\|alt_xcvr_reconfig_offset_cancellation:offset.sc_offset\|alt_xcvr_reconfig_offset_cancellation_av:offset_cancellation_av\|alt_cal_av:alt_cal_inst\|alt_cal_edge_detect:pd270_det\|alt_edge_det_ff1 is being clocked by radio:radio_1\|trx:trx_1\|rx_native:rx_native_1\|altera_xcvr_native_av:rx_native_inst\|av_xcvr_native:gen_native_inst.av_xcvr_native_insts\[0\].gen_bonded_group_native.av_xcvr_native_inst\|av_xcvr_avmm:inst_av_xcvr_avmm\|avmm_interface_insts\[0\].av_hssi_avmm_interface_inst~BURIED_ASYNC_DATA_OUT" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1459070650689 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1459070650689 "|C5G|radio:radio_1|trx:trx_1|rx_native:rx_native_1|altera_xcvr_native_av:rx_native_inst|av_xcvr_native:gen_native_inst.av_xcvr_native_insts[0].gen_bonded_group_native.av_xcvr_native_inst|av_xcvr_avmm:inst_av_xcvr_avmm|avmm_interface_insts[0].av_hssi_avmm_interface_inst~BURIED_ASYNC_DATA_OUT"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "CLOCK_125_p " "Node: CLOCK_125_p was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register radio:radio_1\|up:up_1\|up_fifo:up_fifo_1\|dcfifo:dcfifo_component\|dcfifo_dql1:auto_generated\|delayed_wrptr_g\[8\] CLOCK_125_p " "Register radio:radio_1\|up:up_1\|up_fifo:up_fifo_1\|dcfifo:dcfifo_component\|dcfifo_dql1:auto_generated\|delayed_wrptr_g\[8\] is being clocked by CLOCK_125_p" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1459070650689 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1459070650689 "|C5G|CLOCK_125_p"}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Fitter" 0 -1 1459070650946 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Fitter" 0 -1 1459070650947 ""}
{ "Warning" "WSTA_GENERIC_WARNING" "PLL cross checking found inconsistent PLL clock settings: " "PLL cross checking found inconsistent PLL clock settings:" { { "Warning" "WSTA_GENERIC_WARNING" "Node: radio_1\|trx_1\|rx_native_1\|rx_native_inst\|gen_native_inst.av_xcvr_native_insts\[0\].gen_bonded_group_native.av_xcvr_native_inst\|inst_av_pma\|av_rx_pma\|rx_pmas\[0\].rx_pma.rx_cdr\|clk90bdes was found missing 1 generated clock that corresponds to a base clock with a period of: 0.800 " "Node: radio_1\|trx_1\|rx_native_1\|rx_native_inst\|gen_native_inst.av_xcvr_native_insts\[0\].gen_bonded_group_native.av_xcvr_native_inst\|inst_av_pma\|av_rx_pma\|rx_pmas\[0\].rx_pma.rx_cdr\|clk90bdes was found missing 1 generated clock that corresponds to a base clock with a period of: 0.800" {  } {  } 0 332056 "%1!s!" 0 0 "Design Software" 0 -1 1459070651027 ""} { "Warning" "WSTA_GENERIC_WARNING" "Node: radio_1\|trx_1\|tx_native_1\|tx_native_inst\|gen_native_inst.av_xcvr_native_insts\[0\].gen_bonded_group_plls.gen_tx_plls.tx_plls\|pll\[0\].pll.cmu_pll.tx_pll\|clkcdr was found missing 1 generated clock that corresponds to a base clock with a period of: 8.000 " "Node: radio_1\|trx_1\|tx_native_1\|tx_native_inst\|gen_native_inst.av_xcvr_native_insts\[0\].gen_bonded_group_plls.gen_tx_plls.tx_plls\|pll\[0\].pll.cmu_pll.tx_pll\|clkcdr was found missing 1 generated clock that corresponds to a base clock with a period of: 8.000" {  } {  } 0 332056 "%1!s!" 0 0 "Design Software" 0 -1 1459070651027 ""} { "Warning" "WSTA_GENERIC_WARNING" "Node: radio_1\|trx_1\|tx_native_1\|tx_native_inst\|gen_native_inst.av_xcvr_native_insts\[0\].gen_bonded_group_plls.gen_tx_plls.tx_plls\|pll\[0\].pll.cmu_pll.pll_mux.pll_refclk_select_mux\|clkout was found missing 1 generated clock that corresponds to a base clock with a period of: 8.000 " "Node: radio_1\|trx_1\|tx_native_1\|tx_native_inst\|gen_native_inst.av_xcvr_native_insts\[0\].gen_bonded_group_plls.gen_tx_plls.tx_plls\|pll\[0\].pll.cmu_pll.pll_mux.pll_refclk_select_mux\|clkout was found missing 1 generated clock that corresponds to a base clock with a period of: 8.000" {  } {  } 0 332056 "%1!s!" 0 0 "Design Software" 0 -1 1459070651027 ""} { "Warning" "WSTA_GENERIC_WARNING" "Node: radio_1\|trx_1\|rx_native_1\|rx_native_inst\|gen_native_inst.av_xcvr_native_insts\[0\].gen_bonded_group_native.av_xcvr_native_inst\|inst_av_pma\|av_rx_pma\|rx_pmas\[0\].rx_pma.cdr_refclk_mux0\|clkout was found missing 1 generated clock that corresponds to a base clock with a period of: 8.000 " "Node: radio_1\|trx_1\|rx_native_1\|rx_native_inst\|gen_native_inst.av_xcvr_native_insts\[0\].gen_bonded_group_native.av_xcvr_native_inst\|inst_av_pma\|av_rx_pma\|rx_pmas\[0\].rx_pma.cdr_refclk_mux0\|clkout was found missing 1 generated clock that corresponds to a base clock with a period of: 8.000" {  } {  } 0 332056 "%1!s!" 0 0 "Design Software" 0 -1 1459070651027 ""} { "Warning" "WSTA_GENERIC_WARNING" "Node: PLL_1\|pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 8.000 " "Node: PLL_1\|pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 8.000" {  } {  } 0 332056 "%1!s!" 0 0 "Design Software" 0 -1 1459070651027 ""}  } {  } 0 332056 "%1!s!" 0 0 "Fitter" 0 -1 1459070651027 ""}
{ "Info" "ISTA_USER_TDC_OPTIMIZATION_GOALS" "" "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" {  } {  } 0 332129 "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" 0 0 "Fitter" 0 -1 1459070651029 ""}
{ "Info" "ISTA_REPORT_CLOCKS_INFO" "Found 2 clocks " "Found 2 clocks" { { "Info" "ISTA_REPORT_CLOCKS_INFO" "  Period   Clock Name " "  Period   Clock Name" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1459070651029 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "======== ============ " "======== ============" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1459070651029 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  10.000 alt_cal_av_edge_detect_clk " "  10.000 alt_cal_av_edge_detect_clk" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1459070651029 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  33.333 altera_reserved_tck " "  33.333 altera_reserved_tck" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1459070651029 ""}  } {  } 0 332111 "%1!s!" 0 0 "Fitter" 0 -1 1459070651029 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1459070652470 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1459070652552 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1459070652759 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1459070652922 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1459070653356 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MAC_RAM_PACKING" "" "Moving registers into I/O cells, DSP blocks, and RAM blocks to improve timing and density" {  } {  } 1 176246 "Moving registers into I/O cells, DSP blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1459070653437 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MAC_RAM_PACKING" "" "Finished moving registers into I/O cells, DSP blocks, and RAM blocks" {  } {  } 1 176247 "Finished moving registers into I/O cells, DSP blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1459070658095 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NUM_REGISTERS_PACKED_INTO_ATOM_TYPE" "1144 DSP block " "Packed 1144 registers into blocks of type DSP block" {  } {  } 1 176218 "Packed %1!d! registers into blocks of type %2!s!" 0 0 "Design Software" 0 -1 1459070658188 ""} { "Extra Info" "IFSAC_NUM_REGISTERS_PACKED_INTO_ATOM_TYPE" "601 MLAB cell " "Packed 601 registers into blocks of type MLAB cell" {  } {  } 1 176218 "Packed %1!d! registers into blocks of type %2!s!" 0 0 "Design Software" 0 -1 1459070658188 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1459070658188 ""}
{ "Info" "IHSSI_RECONFIG_CONTROLLER_GROUPS_COUNT" "1 " "Found 1 Transceiver Reconfiguration Controllers" {  } {  } 0 184042 "Found %1!d! Transceiver Reconfiguration Controllers" 0 0 "Fitter" 0 -1 1459070660037 ""}
{ "Warning" "WCUT_CUT_UNATTACHED_ASGN" "" "Ignored locations or region assignments to the following nodes" { { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DDR2LP_CA\[0\] " "Node \"DDR2LP_CA\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/tomas/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/tomas/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DDR2LP_CA\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1459070660726 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DDR2LP_CA\[1\] " "Node \"DDR2LP_CA\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/tomas/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/tomas/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DDR2LP_CA\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1459070660726 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DDR2LP_CA\[2\] " "Node \"DDR2LP_CA\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/tomas/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/tomas/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DDR2LP_CA\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1459070660726 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DDR2LP_CA\[3\] " "Node \"DDR2LP_CA\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/tomas/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/tomas/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DDR2LP_CA\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1459070660726 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DDR2LP_CA\[4\] " "Node \"DDR2LP_CA\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/tomas/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/tomas/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DDR2LP_CA\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1459070660726 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DDR2LP_CA\[5\] " "Node \"DDR2LP_CA\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/tomas/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/tomas/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DDR2LP_CA\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1459070660726 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DDR2LP_CA\[6\] " "Node \"DDR2LP_CA\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/tomas/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/tomas/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DDR2LP_CA\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1459070660726 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DDR2LP_CA\[7\] " "Node \"DDR2LP_CA\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/tomas/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/tomas/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DDR2LP_CA\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1459070660726 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DDR2LP_CA\[8\] " "Node \"DDR2LP_CA\[8\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/tomas/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/tomas/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DDR2LP_CA\[8\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1459070660726 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DDR2LP_CA\[9\] " "Node \"DDR2LP_CA\[9\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/tomas/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/tomas/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DDR2LP_CA\[9\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1459070660726 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DDR2LP_CKE\[0\] " "Node \"DDR2LP_CKE\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/tomas/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/tomas/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DDR2LP_CKE\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1459070660726 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DDR2LP_CKE\[1\] " "Node \"DDR2LP_CKE\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/tomas/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/tomas/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DDR2LP_CKE\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1459070660726 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DDR2LP_CK_n " "Node \"DDR2LP_CK_n\" is assigned to location or region, but does not exist in design" {  } { { "/home/tomas/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/tomas/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DDR2LP_CK_n" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1459070660726 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DDR2LP_CK_p " "Node \"DDR2LP_CK_p\" is assigned to location or region, but does not exist in design" {  } { { "/home/tomas/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/tomas/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DDR2LP_CK_p" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1459070660726 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DDR2LP_CS_n\[0\] " "Node \"DDR2LP_CS_n\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/tomas/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/tomas/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DDR2LP_CS_n\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1459070660726 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DDR2LP_CS_n\[1\] " "Node \"DDR2LP_CS_n\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/tomas/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/tomas/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DDR2LP_CS_n\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1459070660726 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DDR2LP_DM\[0\] " "Node \"DDR2LP_DM\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/tomas/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/tomas/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DDR2LP_DM\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1459070660726 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DDR2LP_DM\[1\] " "Node \"DDR2LP_DM\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/tomas/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/tomas/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DDR2LP_DM\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1459070660726 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DDR2LP_DM\[2\] " "Node \"DDR2LP_DM\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/tomas/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/tomas/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DDR2LP_DM\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1459070660726 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DDR2LP_DM\[3\] " "Node \"DDR2LP_DM\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/tomas/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/tomas/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DDR2LP_DM\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1459070660726 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DDR2LP_DQS_n\[0\] " "Node \"DDR2LP_DQS_n\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/tomas/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/tomas/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DDR2LP_DQS_n\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1459070660726 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DDR2LP_DQS_n\[1\] " "Node \"DDR2LP_DQS_n\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/tomas/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/tomas/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DDR2LP_DQS_n\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1459070660726 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DDR2LP_DQS_n\[2\] " "Node \"DDR2LP_DQS_n\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/tomas/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/tomas/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DDR2LP_DQS_n\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1459070660726 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DDR2LP_DQS_n\[3\] " "Node \"DDR2LP_DQS_n\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/tomas/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/tomas/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DDR2LP_DQS_n\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1459070660726 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DDR2LP_DQS_p\[0\] " "Node \"DDR2LP_DQS_p\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/tomas/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/tomas/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DDR2LP_DQS_p\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1459070660726 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DDR2LP_DQS_p\[1\] " "Node \"DDR2LP_DQS_p\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/tomas/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/tomas/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DDR2LP_DQS_p\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1459070660726 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DDR2LP_DQS_p\[2\] " "Node \"DDR2LP_DQS_p\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/tomas/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/tomas/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DDR2LP_DQS_p\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1459070660726 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DDR2LP_DQS_p\[3\] " "Node \"DDR2LP_DQS_p\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/tomas/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/tomas/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DDR2LP_DQS_p\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1459070660726 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DDR2LP_DQ\[0\] " "Node \"DDR2LP_DQ\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/tomas/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/tomas/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DDR2LP_DQ\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1459070660726 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DDR2LP_DQ\[10\] " "Node \"DDR2LP_DQ\[10\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/tomas/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/tomas/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DDR2LP_DQ\[10\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1459070660726 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DDR2LP_DQ\[11\] " "Node \"DDR2LP_DQ\[11\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/tomas/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/tomas/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DDR2LP_DQ\[11\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1459070660726 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DDR2LP_DQ\[12\] " "Node \"DDR2LP_DQ\[12\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/tomas/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/tomas/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DDR2LP_DQ\[12\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1459070660726 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DDR2LP_DQ\[13\] " "Node \"DDR2LP_DQ\[13\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/tomas/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/tomas/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DDR2LP_DQ\[13\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1459070660726 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DDR2LP_DQ\[14\] " "Node \"DDR2LP_DQ\[14\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/tomas/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/tomas/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DDR2LP_DQ\[14\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1459070660726 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DDR2LP_DQ\[15\] " "Node \"DDR2LP_DQ\[15\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/tomas/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/tomas/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DDR2LP_DQ\[15\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1459070660726 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DDR2LP_DQ\[16\] " "Node \"DDR2LP_DQ\[16\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/tomas/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/tomas/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DDR2LP_DQ\[16\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1459070660726 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DDR2LP_DQ\[17\] " "Node \"DDR2LP_DQ\[17\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/tomas/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/tomas/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DDR2LP_DQ\[17\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1459070660726 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DDR2LP_DQ\[18\] " "Node \"DDR2LP_DQ\[18\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/tomas/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/tomas/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DDR2LP_DQ\[18\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1459070660726 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DDR2LP_DQ\[19\] " "Node \"DDR2LP_DQ\[19\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/tomas/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/tomas/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DDR2LP_DQ\[19\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1459070660726 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DDR2LP_DQ\[1\] " "Node \"DDR2LP_DQ\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/tomas/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/tomas/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DDR2LP_DQ\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1459070660726 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DDR2LP_DQ\[20\] " "Node \"DDR2LP_DQ\[20\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/tomas/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/tomas/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DDR2LP_DQ\[20\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1459070660726 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DDR2LP_DQ\[21\] " "Node \"DDR2LP_DQ\[21\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/tomas/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/tomas/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DDR2LP_DQ\[21\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1459070660726 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DDR2LP_DQ\[22\] " "Node \"DDR2LP_DQ\[22\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/tomas/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/tomas/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DDR2LP_DQ\[22\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1459070660726 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DDR2LP_DQ\[23\] " "Node \"DDR2LP_DQ\[23\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/tomas/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/tomas/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DDR2LP_DQ\[23\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1459070660726 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DDR2LP_DQ\[24\] " "Node \"DDR2LP_DQ\[24\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/tomas/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/tomas/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DDR2LP_DQ\[24\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1459070660726 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DDR2LP_DQ\[25\] " "Node \"DDR2LP_DQ\[25\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/tomas/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/tomas/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DDR2LP_DQ\[25\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1459070660726 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DDR2LP_DQ\[26\] " "Node \"DDR2LP_DQ\[26\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/tomas/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/tomas/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DDR2LP_DQ\[26\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1459070660726 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DDR2LP_DQ\[27\] " "Node \"DDR2LP_DQ\[27\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/tomas/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/tomas/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DDR2LP_DQ\[27\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1459070660726 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DDR2LP_DQ\[28\] " "Node \"DDR2LP_DQ\[28\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/tomas/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/tomas/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DDR2LP_DQ\[28\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1459070660726 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DDR2LP_DQ\[29\] " "Node \"DDR2LP_DQ\[29\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/tomas/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/tomas/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DDR2LP_DQ\[29\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1459070660726 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DDR2LP_DQ\[2\] " "Node \"DDR2LP_DQ\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/tomas/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/tomas/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DDR2LP_DQ\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1459070660726 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DDR2LP_DQ\[30\] " "Node \"DDR2LP_DQ\[30\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/tomas/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/tomas/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DDR2LP_DQ\[30\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1459070660726 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DDR2LP_DQ\[31\] " "Node \"DDR2LP_DQ\[31\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/tomas/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/tomas/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DDR2LP_DQ\[31\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1459070660726 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DDR2LP_DQ\[3\] " "Node \"DDR2LP_DQ\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/tomas/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/tomas/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DDR2LP_DQ\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1459070660726 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DDR2LP_DQ\[4\] " "Node \"DDR2LP_DQ\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/tomas/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/tomas/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DDR2LP_DQ\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1459070660726 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DDR2LP_DQ\[5\] " "Node \"DDR2LP_DQ\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/tomas/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/tomas/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DDR2LP_DQ\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1459070660726 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DDR2LP_DQ\[6\] " "Node \"DDR2LP_DQ\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/tomas/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/tomas/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DDR2LP_DQ\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1459070660726 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DDR2LP_DQ\[7\] " "Node \"DDR2LP_DQ\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/tomas/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/tomas/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DDR2LP_DQ\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1459070660726 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DDR2LP_DQ\[8\] " "Node \"DDR2LP_DQ\[8\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/tomas/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/tomas/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DDR2LP_DQ\[8\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1459070660726 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DDR2LP_DQ\[9\] " "Node \"DDR2LP_DQ\[9\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/tomas/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/tomas/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DDR2LP_DQ\[9\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1459070660726 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DDR2LP_OCT_RZQ " "Node \"DDR2LP_OCT_RZQ\" is assigned to location or region, but does not exist in design" {  } { { "/home/tomas/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/tomas/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DDR2LP_OCT_RZQ" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1459070660726 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "I2C_SCL " "Node \"I2C_SCL\" is assigned to location or region, but does not exist in design" {  } { { "/home/tomas/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/tomas/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "I2C_SCL" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1459070660726 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "I2C_SDA " "Node \"I2C_SDA\" is assigned to location or region, but does not exist in design" {  } { { "/home/tomas/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/tomas/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "I2C_SDA" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1459070660726 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "REFCLK_p1 " "Node \"REFCLK_p1\" is assigned to location or region, but does not exist in design" {  } { { "/home/tomas/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/tomas/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "REFCLK_p1" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1459070660726 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SMA_GXB_RX_p " "Node \"SMA_GXB_RX_p\" is assigned to location or region, but does not exist in design" {  } { { "/home/tomas/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/tomas/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "SMA_GXB_RX_p" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1459070660726 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SMA_GXB_TX_p " "Node \"SMA_GXB_TX_p\" is assigned to location or region, but does not exist in design" {  } { { "/home/tomas/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/tomas/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "SMA_GXB_TX_p" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1459070660726 ""}  } {  } 0 15705 "Ignored locations or region assignments to the following nodes" 0 0 "Fitter" 0 -1 1459070660726 ""}
{ "Info" "IFSV_FITTER_PREPARATION_END" "00:00:31 " "Fitter preparation operations ending: elapsed time is 00:00:31" {  } {  } 0 11798 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1459070660731 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1459070664754 ""}
{ "Info" "IVPR20K_VPR_APL_ENABLED" "" "The Fitter is using Advanced Physical Optimization." {  } {  } 0 14951 "The Fitter is using Advanced Physical Optimization." 0 0 "Fitter" 0 -1 1459070669900 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:41 " "Fitter placement preparation operations ending: elapsed time is 00:00:41" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1459070706054 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1459070721598 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1459070741903 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:36 " "Fitter placement operations ending: elapsed time is 00:00:36" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1459070741903 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1459070749662 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "8 " "Router estimated average interconnect usage is 8% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "15 X34_Y12 X45_Y23 " "Router estimated peak interconnect usage is 15% of the available device resources in the region that extends from location X34_Y12 to location X45_Y23" {  } { { "loc" "" { Generic "/home/tomas/trx/cad/nios/" { { 1 { 0 "Router estimated peak interconnect usage is 15% of the available device resources in the region that extends from location X34_Y12 to location X45_Y23"} { { 12 { 0 ""} 34 12 12 12 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Design Software" 0 -1 1459070764710 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1459070764710 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Design Software" 0 -1 1459070772599 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1459070772599 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:19 " "Fitter routing operations ending: elapsed time is 00:00:19" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1459070772604 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "the Fitter 11.05 " "Total time spent on timing analysis during the Fitter is 11.05 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1459070791039 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1459070791991 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1459070807130 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1459070807265 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1459070826723 ""}
{ "Info" "IFSV_FITTER_POST_OPERATION_END" "00:01:11 " "Fitter post-fit operations ending: elapsed time is 00:01:11" {  } {  } 0 11801 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1459070862223 ""}
{ "Warning" "WFITCC_FITCC_IGNORED_ASSIGNMENT" "" "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." {  } {  } 0 171167 "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." 0 0 "Fitter" 0 -1 1459070863629 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "/home/tomas/trx/cad/nios/C5G.fit.smsg " "Generated suppressed messages file /home/tomas/trx/cad/nios/C5G.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1459070866590 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 94 s Quartus Prime " "Quartus Prime Fitter was successful. 0 errors, 94 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "3666 " "Peak virtual memory: 3666 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1459070876660 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Mar 27 11:27:56 2016 " "Processing ended: Sun Mar 27 11:27:56 2016" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1459070876660 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:04:13 " "Elapsed time: 00:04:13" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1459070876660 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:08:37 " "Total CPU time (on all processors): 00:08:37" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1459070876660 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1459070876660 ""}
