# Hi there, I'm Le Chanh Nguyen (Arilla26) üëã

<div align="center">
  <img src="https://readme-typing-svg.herokuapp.com?font=Fira+Code&pause=1000&color=36BCF7&center=true&vCenter=true&width=435&lines=Computer+Engineering+Student;RTL+Design+%26+FPGA+Enthusiast;Zynq+UltraScale%2B+Developer;Computer+Architecture+Explorer" alt="Typing SVG" />
</div>

<p align="center">
  <a href="https://linkedin.com/in/yourlinkedin"><img src="https://img.shields.io/badge/LinkedIn-0077B5?style=for-the-badge&logo=linkedin&logoColor=white" alt="LinkedIn"/></a>
  <a href="mailto:nguyen.le.hcmut@hcmut.edu.vn"><img src="https://img.shields.io/badge/Email-D14836?style=for-the-badge&logo=gmail&logoColor=white" alt="Email"/></a>
</p>

---

## üöÄ About Me

I am a final-year **Computer Engineering** student at **Ho Chi Minh City University of Technology (HCMUT)** with a strong passion for **Digital Logic Design** and **Hardware Acceleration**.

My current focus is on bridging the gap between AI algorithms and Hardware implementation using **FPGA** and **System-on-Chip (SoC)** architectures.

- üî≠ I‚Äôm currently working on **KV Cache Management for LLM Acceleration on Zynq UltraScale+**.
- üå± I‚Äôm deeply exploring **Computer Architecture (RISC-V)**, **AXI4 Protocols**, and **High-Speed Interfaces**.
- ‚ö° Fun fact: I enjoy optimizing Verilog code to save every single LUT and Flip-Flop!

---

## üõ†Ô∏è Tech Stack

<div align="center">

| **Category** | **Technologies** |
| :--- | :--- |
| **HDL Languages** | ![Verilog](https://img.shields.io/badge/Verilog-B02030?style=flat-square) ![SystemVerilog](https://img.shields.io/badge/SystemVerilog-181717?style=flat-square) |
| **Software** | ![C](https://img.shields.io/badge/C-00599C?style=flat-square&logo=c&logoColor=white) ![C++](https://img.shields.io/badge/C%2B%2B-00599C?style=flat-square&logo=c%2B%2B&logoColor=white) ![Python](https://img.shields.io/badge/Python-3776AB?style=flat-square&logo=python&logoColor=white) |
| **FPGA / Hardware** | ![Xilinx](https://img.shields.io/badge/Xilinx-Vivado-red?style=flat-square) ![Zynq](https://img.shields.io/badge/Zynq-UltraScale%2B-blue?style=flat-square) ![RISC-V](https://img.shields.io/badge/RISC--V-Arch-black?style=flat-square) |
| **Tools** | ![Git](https://img.shields.io/badge/Git-F05032?style=flat-square&logo=git&logoColor=white) ![ModelSim](https://img.shields.io/badge/ModelSim-Verification-green?style=flat-square) ![LaTeX](https://img.shields.io/badge/LaTeX-Documentation-008080?style=flat-square) |

</div>

---

## üèÜ Featured Projects

### üöÄ [KV Cache Manager for LLM on FPGA](https://github.com/Arilla26/KV-Cache-Controller-with-PLRU) (Ongoing)
> **Capstone Project | Zynq UltraScale+ | Verilog**
> * Hardware accelerator to optimize Key-Value Cache for Large Language Models.
> * Features: **Tree-PLRU** replacement policy, **Base-Delta Compression** engine.
> * Interface: **AXI4 High-Performance (HP)** to DDR4 Memory.

### üíª [32-bit Single-Cycle RISC-V Processor](https://github.com/Arilla26/Single-Cycle-RISC-V-Processor)
> **Course Project | SystemVerilog**
> * A complete 32-bit processor implementing **RISC-V RV32I ISA**.
> * Architecture: 5-stage conceptual datapath (IF, ID, EX, MEM, WB).
> * Verified with Assembly test suite for Arithmetic, Logic, and Branch instructions.

### ‚è±Ô∏è [Digital Sports Watch on FPGA](https://github.com/Arilla26/Digital-Sports-Watch)
> **Course Project | Verilog**
> * Multifunctional watch (Stopwatch, Timer, Alarm) with **FSM-based control**.
> * Drivers: 16x2 LCD Interface, 7-Segment LED Multiplexing.

---

## üìä GitHub Analytics

<div align="center">
  <img height="160em" src="https://github-readme-stats.vercel.app/api?username=Arilla26&show_icons=true&theme=tokyonight&include_all_commits=true&count_private=true&hide=issues,contribs"/>
  <img height="180em" src="https://github-readme-stats.vercel.app/api/top-langs/?username=Arilla26&layout=compact&langs_count=8&theme=tokyonight&hide=c,html,css&v=999" />
</div>

---

<div align="center">
  <i>"Hardware eventually fails. Software eventually works."</i>
</div>
