// Seed: 1611408546
module module_0 (
    id_1,
    id_2,
    id_3
);
  input wire id_3;
  output wire id_2;
  input wire id_1;
  always disable id_4;
  tri1 id_5 = 1;
  wire id_6;
  ;
  wire id_7 = id_4;
endmodule
module module_1 #(
    parameter id_9 = 32'd0
) (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7#(
        .id_8 (1),
        ._id_9(1'h0),
        .id_10(1),
        .id_11(1),
        .id_12(1)
    ),
    id_13,
    id_14
);
  input wire _id_9;
  output tri0 id_8;
  input wire id_7;
  input wire id_6;
  output wire id_5;
  input wire id_4;
  input wire id_3;
  output wire id_2;
  input wire id_1;
  assign id_12 = id_7 == -1;
  wire [id_9 : -1 'b0] id_15, id_16;
  module_0 modCall_1 (
      id_7,
      id_12,
      id_3
  );
  wire id_17;
  assign id_8 = id_10 / 1;
  wire  id_18;
  wire  id_19;
  logic id_20;
  ;
endmodule
