IXGBE_ERR_SWFW_SYNC,VAR_0
IXGBE_GSSR_EEP_SM,VAR_1
IXGBE_GSSR_FLASH_SM,VAR_2
IXGBE_GSSR_I2C_MASK,VAR_3
IXGBE_GSSR_MAC_CSR_SM,VAR_4
IXGBE_GSSR_NVM_PHY_MASK,VAR_5
IXGBE_GSSR_PHY0_SM,VAR_6
IXGBE_GSSR_PHY1_SM,VAR_7
IXGBE_GSSR_SW_MNG_SM,VAR_8
IXGBE_READ_REG,FUNC_0
IXGBE_SWFW_SYNC,FUNC_1
IXGBE_WRITE_REG,FUNC_2
ixgbe_get_swfw_sync_semaphore,FUNC_3
ixgbe_release_swfw_sync_X540,FUNC_4
ixgbe_release_swfw_sync_semaphore,FUNC_5
usleep_range,FUNC_6
ixgbe_acquire_swfw_sync_X540,FUNC_7
hw,VAR_9
mask,VAR_10
swmask,VAR_11
swi2c_mask,VAR_12
fwmask,VAR_13
timeout,VAR_14
hwmask,VAR_15
swfw_sync,VAR_16
i,VAR_17
rmask,VAR_18
