{
  "Top": "parseEvents",
  "RtlTop": "parseEvents",
  "RtlPrefix": "",
  "SourceLanguage": "cpp",
  "ResetStyle": "control",
  "GenerateBdFiles": "0",
  "HostMachineBits": "64",
  "Target": {
    "Family": "zynq",
    "Device": "xc7z007s",
    "Package": "clg225",
    "Speed": "-1"
  },
  "HlsSolution": {
    "Config": ["config_dataflow -default_channel=fifo -fifo_depth=0"],
    "Directives": [
      "interface blockSADSum {{ap_fifo positionBoolean0mode} {port positionBooleanTextRequiredt1Block}} {}",
      "interface blockSADSum {{ap_fifo positionBoolean0mode} {port positionBooleanTextRequiredt2Block}} {}",
      "interface parseEvents {{ap_fifo positionBoolean0mode} {depth 500} {port positionBooleanTextRequireddataStream}} {}",
      "inline sadSum {{off positionBoolean1}} {}",
      "unroll sadSum\/calOFLoop2 {{factor 1}} {}",
      "pipeline sad {} {}",
      "inline sad {{off positionBoolean1}} {}",
      "array_partition colSADSum {{partition positionBooleanCmd} {variable positionBooleanTextRequiredt2Col} {complete positionBoolean0type} {dim 0}} {}",
      "array_partition colSADSum {{partition positionBooleanCmd} {variable positionBooleanTextRequiredretVal} {complete positionBoolean0type} {dim 0}} {}",
      "array_partition colSADSum {{partition positionBooleanCmd} {variable positionBooleanTextRequiredt1Col} {complete positionBoolean0type} {dim 0}} {}",
      "pipeline colSADSum {} {}",
      "inline colSADSum {{off positionBoolean1}} {}",
      "array_partition colSADSum\/colSADSumLoop {{partition positionBooleanCmd} {variable positionBooleanTextRequiredinput1} {complete positionBoolean0type} {dim 0}} {}",
      "array_partition colSADSum\/colSADSumLoop {{partition positionBooleanCmd} {variable positionBooleanTextRequiredinput2} {complete positionBoolean0type} {dim 0}} {}",
      "pipeline blockSADSum {} {}",
      "array_reshape blockSADSum {{reshape positionBooleanCmd} {variable positionBooleanTextRequiredt2Block} {complete positionBoolean0type} {dim 1}} {}",
      "array_reshape blockSADSum {{reshape positionBooleanCmd} {variable positionBooleanTextRequiredt1Block} {complete positionBoolean0type} {dim 1}} {}",
      "array_reshape blockSADSum {{reshape positionBooleanCmd} {variable positionBooleanTextRequiredsumBlock} {complete positionBoolean0type} {dim 1}} {}",
      "array_reshape min {{reshape positionBooleanCmd} {variable positionBooleanTextRequiredinArr} {complete positionBoolean0type} {dim 1}} {}",
      "pipeline min {} {}",
      "inline min {{off positionBoolean1}} {}",
      "inline readPixFromCol {} {}",
      "unroll readPixFromCol\/readWiderBitsLoop {} {}",
      "inline readPixFromTwoCols {} {}",
      "unroll readPixFromTwoCols\/readTwoColsWiderBitsLoop {} {}",
      "inline writePixToCol {} {}",
      "unroll writePixToCol\/writeWiderBitsLoop {} {}",
      "inline resetPix {} {}",
      "dependence writePix {{variable glPLSlices} {inter positionBoolean0type} {false positionBoolean0dependent}} {}",
      "array_partition writePix {{partition positionBooleanCmd} {variable positionBooleanTextRequiredglPLSlices} {cyclic positionBoolean0type} {factor 1} {dim 3}} {}",
      "array_partition writePix {{partition positionBooleanCmd} {variable positionBooleanTextRequiredglPLSlices} {complete positionBoolean0type} {dim 1}} {}",
      "inline writePix {} {}",
      "pipeline writePix {} {}",
      "resource writePix {{variable positionBooleanTextRequiredglPLSlices} {core RAM_T2P_BRAM}} {}",
      "pipeline miniSADSum {} {}",
      "array_reshape miniSADSum {{reshape positionBooleanCmd} {variable positionBooleanTextRequiredt2Block} {complete positionBoolean0type} {dim 1}} {}",
      "array_reshape miniSADSum {{reshape positionBooleanCmd} {variable positionBooleanTextRequiredt1Block} {complete positionBoolean0type} {dim 1}} {}",
      "inline miniSADSum {} {}",
      "array_partition miniSADSum {{partition positionBooleanCmd} {variable positionBooleanTextRequiredlocalSumReg} {complete positionBoolean0type} {dim 0}} {}",
      "array_reshape readBlockCols {{reshape positionBooleanCmd} {variable positionBooleanTextRequiredtagCol} {complete positionBoolean0type} {dim 1}} {}",
      "array_reshape readBlockCols {{reshape positionBooleanCmd} {variable positionBooleanTextRequiredrefCol} {complete positionBoolean0type} {dim 1}} {}",
      "pipeline readBlockCols {} {}",
      "inline readBlockCols {} {}",
      "inline readBlockColsAndMiniSADSum {} {}",
      "inline getXandY {{off positionBoolean1}} {}",
      "pipeline getXandY\/getXandYLoop {} {}",
      "loop_tripcount getXandY\/getXandYLoop {{tripcount positionBooleanCmd} {min 1} {max 10000}} {}",
      "inline rwSlices {{off positionBoolean1}} {}",
      "loop_tripcount rwSlices\/rwSlicesLoop {{tripcount positionBooleanCmd} {min 1} {max 10000}} {}",
      "pipeline rwSlices\/rwSlicesInnerLoop {{rewind positionBoolean1}} {}",
      "pipeline rwSlices\/resetLoop {} {}",
      "inline miniSADSumWrapper {{off positionBoolean1}} {}",
      "pipeline miniSADSumWrapper\/innerLoop_1 {{rewind positionBoolean1}} {}",
      "loop_tripcount miniSADSumWrapper\/wrapperLoop {{tripcount positionBooleanCmd} {min 1} {max 10000}} {}",
      "loop_tripcount outputResult\/outputLoop {{tripcount positionBooleanCmd} {min 1} {max 10000}} {}",
      "pipeline outputResult\/outputLoop {} {}",
      "resource parseEvents\/DFRegion {{variable positionBooleanTextRequiredxStream} {core FIFO_SRL}} {}",
      "resource parseEvents\/DFRegion {{variable positionBooleanTextRequiredyStream} {core FIFO_SRL}} {}",
      "resource parseEvents\/DFRegion {{variable positionBooleanTextRequiredrefStream} {core FIFO_SRL}} {}",
      "stream parseEvents\/DFRegion {{variable positionBooleanTextRequiredrefStream} {depth 2} {dim 1}} {}",
      "resource parseEvents\/DFRegion {{variable positionBooleanTextRequiredtagStreamIn} {core FIFO_SRL}} {}",
      "stream parseEvents\/DFRegion {{variable positionBooleanTextRequiredtagStreamIn} {depth 6} {dim 1}} {}",
      "resource parseEvents\/DFRegion {{variable positionBooleanTextRequiredminiSumStream} {core FIFO_SRL}} {}",
      "stream parseEvents\/DFRegion {{variable positionBooleanTextRequiredminiSumStream} {depth 2} {dim 1}} {}",
      "resource parseEvents\/DFRegion {{variable positionBooleanTextRequiredpktEventDataStream} {core FIFO_SRL}} {}",
      "stream parseEvents\/DFRegion {{variable positionBooleanTextRequiredpktEventDataStream} {depth 2} {dim 1}} {}",
      "interface testMiniSADSumWrapper {{ap_fifo positionBoolean0mode} {depth 340} {port positionBooleanTextRequiredinput1}} {}",
      "interface testMiniSADSumWrapper {{ap_fifo positionBoolean0mode} {depth 340} {port positionBooleanTextRequiredinput2}} {}",
      "interface testMiniSADSumWrapper {{axis positionBoolean0mode} {register positionBoolean1} {both positionBoolean0register_mode} {depth 20} {port positionBooleanTextRequiredminiSum}} {}",
      "interface testMiniSADSumWrapper {{axis positionBoolean0mode} {register positionBoolean1} {both positionBoolean0register_mode} {depth 20} {port positionBooleanTextRequiredOF}} {}",
      "pipeline testMiniSADSumWrapper\/readToStream {} {}",
      "pipeline testMiniSADSumWrapper\/writeFromStream {} {}",
      "dataflow testMiniSADSumWrapper {} {}",
      "loop_tripcount testMiniSADSumWrapper\/readToStream {{tripcount positionBooleanCmd} {min 1} {max 170000}} {}",
      "stream testMiniSADSumWrapper {{variable positionBooleanTextRequiredrefStream} {depth 18} {dim 1}} {}",
      "stream testMiniSADSumWrapper {{variable positionBooleanTextRequiredtagStreamIn} {depth 18} {dim 1}} {}",
      "interface testRwslices {{ap_fifo positionBoolean0mode} {depth 1000} {port positionBooleanTextRequireddata}} {}",
      "interface testRwslices {{ap_fifo positionBoolean0mode} {depth 17000} {port positionBooleanTextRequiredrefData}} {}",
      "interface testRwslices {{ap_fifo positionBoolean0mode} {depth 17000} {port positionBooleanTextRequiredtagData}} {}",
      "stream testRwslices {{variable positionBooleanTextRequiredpktEventDataStream} {depth 2} {dim 1}} {}",
      "stream testRwslices {{variable positionBooleanTextRequiredrefStream} {depth 2} {dim 1}} {}",
      "stream testRwslices {{variable positionBooleanTextRequiredtagStreamIn} {depth 2} {dim 1}} {}",
      "dataflow testRwslices {} {}",
      "pipeline testRwslices\/getXandYLoop {} {}",
      "pipeline testRwslices\/writeFromStream {} {}",
      "loop_tripcount testRwslices\/writeFromStream {{tripcount positionBooleanCmd} {min 1} {max 170000}} {}",
      "interface parseEvents {{s_axilite positionBoolean0mode} {register positionBoolean1} {port positionBooleanTextRequiredreturn}} {}",
      "inline rotateSlice {{off positionBoolean1}} {}",
      "interface getXandY {{ap_fifo positionBoolean0mode} {port positionBooleanTextRequireddata}} {}",
      "array_partition rotateSlice {{partition positionBooleanCmd} {variable positionBooleanTextRequiredareaEventRegs} {complete positionBoolean0type} {dim 2}} {}",
      "pipeline rotateSlice\/rotateSliceResetLoop {} {}",
      "inline rotateSlice\/rotateSliceResetLoop {{off positionBoolean1}} {}",
      "resource rotateSlice {{variable positionBooleanTextRequiredareaEventRegs} {core RAM_2P_LUTRAM}} {}",
      "pipeline feedbackWrapper\/feedbackWrapperLoop {} {}",
      "resource sad\/calOFDSPLoop {{variable positionBooleanTextRequiredtmpSum} {core AddSub_DSP}} {}",
      "resource feedback {{variable positionBooleanTextRequiredOFRetRegs} {core RAM_2P_LUTRAM}} {}",
      "pipeline readSlices\/readSlicesInnerLoop {{rewind positionBoolean1}} {}",
      "dataflow parseEvents\/DFRegion {} {}",
      "loop_tripcount parseEvents\/parseEventsLoop {{tripcount positionBooleanCmd} {min 1} {max 10000}} {}",
      "resource colStreamToColSum {{variable positionBooleanTextRequiredcolData0} {core RAM_2P_LUTRAM}} {}",
      "resource colStreamToColSum {{variable positionBooleanTextRequiredcolData1} {core RAM_2P_LUTRAM}} {}",
      "pipeline colStreamToColSum\/colStreamToColSum_label2 {{rewind positionBoolean1}} {}",
      "array_reshape accumulateStream {{reshape positionBooleanCmd} {variable positionBooleanTextRequiredlastSumData} {complete positionBoolean0type} {dim 1}} {}",
      "array_reshape accumulateStream\/accumulateStream_label3 {{reshape positionBooleanCmd} {variable positionBooleanTextRequiredinputData} {complete positionBoolean0type} {dim 1}} {}",
      "pipeline accumulateStream\/accumulateStream_label3 {{rewind positionBoolean1}} {}",
      "stream parseEvents {{variable positionBooleanTextRequiredoutStream} {depth 2} {dim 1}} {}",
      "resource parseEvents {{variable positionBooleanTextRequiredoutStream} {core FIFO_SRL}} {}",
      "pipeline rwSlicesAndColStreams\/rwSlicesLoop {} {}",
      "pipeline rwSlicesAndColStreams\/GenerateStreamLoop {} {}",
      "dataflow rwSlicesAndColStreams {} {}",
      "resource rwSlicesAndColStreams {{variable positionBooleanTextRequiredcolData0} {core RAM_1P_LUTRAM}} {}",
      "resource rwSlicesAndColStreams {{variable positionBooleanTextRequiredcolData1} {core RAM_2P_LUTRAM}} {}",
      "inline rotateSliceNoRotationFlg {{off positionBoolean1}} {}",
      "array_partition rotateSliceNoRotationFlg {{partition positionBooleanCmd} {variable positionBooleanTextRequiredareaEventRegs} {complete positionBoolean0type} {dim 2}} {}",
      "resource rotateSliceNoRotationFlg {{variable positionBooleanTextRequiredareaEventRegs} {core RAM_2P_LUTRAM}} {}",
      "pipeline rotateSliceNoRotationFlg\/rotateSliceLoop {} {}",
      "pipeline feedback\/feedbackReadOFInnerLoop {} {}",
      "stream parseEvents {{variable positionBooleanTextRequiredthrStream} {depth 3} {dim 1}} {}",
      "interface parseEvents {{m_axi positionBoolean0mode} {depth 500} {port positionBooleanTextRequiredeventSlice} {offset slave} {bundle gmem} {num_read_outstanding 0} {max_read_burst_length 2} {max_write_burst_length 256}} {}",
      "array_partition colZeroCnt {{partition positionBooleanCmd} {variable positionBooleanTextRequiredt1Col} {complete positionBoolean0type} {dim 1}} {}",
      "array_partition colZeroCnt {{partition positionBooleanCmd} {variable positionBooleanTextRequiredt2Col} {complete positionBoolean0type} {dim 1}} {}",
      "pipeline colZeroCnt {} {}",
      "stream parseEvents {{variable positionBooleanTextRequiredrefZeroCntStream} {depth 2} {dim 1}} {}",
      "array_partition colZeroCnt {{partition positionBooleanCmd} {variable positionBooleanTextRequiredtagValidPixCnt} {complete positionBoolean0type} {dim 1}} {}",
      "array_reshape accumulateStream {{reshape positionBooleanCmd} {variable positionBooleanTextRequiredlastTagColValidCntSumData} {complete positionBoolean0type} {dim 1}} {}",
      "stream parseEvents {{variable positionBooleanTextRequiredtagColValidCntStream} {depth 2} {dim 1}} {}"
    ]
  },
  "ClockInfo": {
    "ClockName": "ap_clk",
    "ClockPeriod": "10",
    "IsCombLogic": "0",
    "II": "x",
    "Latency": "101",
    "Uncertainty": "0.1"
  },
  "Xdc": {"OocClocks": ["create_clock -name ap_clk -period 10.000 [get_ports ap_clk]"]},
  "Ipx": {
    "Vendor": "xilinx.com",
    "Library": "hls",
    "Name": "parseEvents",
    "Version": "1.0",
    "DisplayName": "Parseevents",
    "Revision": "",
    "Description": "An IP generated by Vivado HLS",
    "Taxonomy": "\/VIVADO_HLS_IP"
  },
  "Files": {
    "CSource": ["..\/src\/abmofAccel.cpp"],
    "Vhdl": [
      "impl\/vhdl\/accumulateStream.vhd",
      "impl\/vhdl\/colSADSum.vhd",
      "impl\/vhdl\/colStreamToColSum.vhd",
      "impl\/vhdl\/colStreamToColSumqcK.vhd",
      "impl\/vhdl\/colStreamToColSumrcU.vhd",
      "impl\/vhdl\/colZeroCnt.vhd",
      "impl\/vhdl\/dataflow_in_loop_par.vhd",
      "impl\/vhdl\/dataflow_parent_loop_1.vhd",
      "impl\/vhdl\/feedback.vhd",
      "impl\/vhdl\/feedback_OFRetRegs.vhd",
      "impl\/vhdl\/feedbackWrapperAndOu.vhd",
      "impl\/vhdl\/fifo_w1_d6_A.vhd",
      "impl\/vhdl\/fifo_w2_d0_A.vhd",
      "impl\/vhdl\/fifo_w6_d0_A.vhd",
      "impl\/vhdl\/fifo_w6_d2_A.vhd",
      "impl\/vhdl\/fifo_w8_d0_A.vhd",
      "impl\/vhdl\/fifo_w15_d2_S.vhd",
      "impl\/vhdl\/fifo_w16_d0_A.vhd",
      "impl\/vhdl\/fifo_w16_d3_A.vhd",
      "impl\/vhdl\/fifo_w16_d7_A.vhd",
      "impl\/vhdl\/fifo_w17_d2_S.vhd",
      "impl\/vhdl\/fifo_w30_d7_A.vhd",
      "impl\/vhdl\/fifo_w42_d2_A.vhd",
      "impl\/vhdl\/fifo_w68_d2_S.vhd",
      "impl\/vhdl\/fifo_w68_d6_S.vhd",
      "impl\/vhdl\/fifo_w112_d2_S.vhd",
      "impl\/vhdl\/findStreamMin.vhd",
      "impl\/vhdl\/getXandY7.vhd",
      "impl\/vhdl\/min.vhd",
      "impl\/vhdl\/parseEvents_ama_asc4.vhd",
      "impl\/vhdl\/parseEvents_AXILiteS_s_axi.vhd",
      "impl\/vhdl\/parseEvents_gmem_m_axi.vhd",
      "impl\/vhdl\/parseEvents_mul_mtde.vhd",
      "impl\/vhdl\/parseEvents_mul_mudo.vhd",
      "impl\/vhdl\/parseEvents_mux_4ocq.vhd",
      "impl\/vhdl\/parseEvents_mux_8jbC.vhd",
      "impl\/vhdl\/parseEvents_sub_5pcA.vhd",
      "impl\/vhdl\/rotateSlice.vhd",
      "impl\/vhdl\/rotateSlice_areaEbkb.vhd",
      "impl\/vhdl\/rwSlices.vhd",
      "impl\/vhdl\/rwSlices_glPLSlickbM.vhd",
      "impl\/vhdl\/sad.vhd",
      "impl\/vhdl\/sadSum.vhd",
      "impl\/vhdl\/start_for_accumulzec.vhd",
      "impl\/vhdl\/start_for_colStreyd2.vhd",
      "impl\/vhdl\/start_for_feedbacwdI.vhd",
      "impl\/vhdl\/start_for_findStrAem.vhd",
      "impl\/vhdl\/start_for_rotateSvdy.vhd",
      "impl\/vhdl\/start_for_rwSlicexdS.vhd",
      "impl\/vhdl\/parseEvents.vhd"
    ],
    "Verilog": [
      "impl\/verilog\/accumulateStream.v",
      "impl\/verilog\/colSADSum.v",
      "impl\/verilog\/colStreamToColSum.v",
      "impl\/verilog\/colStreamToColSumqcK.v",
      "impl\/verilog\/colStreamToColSumrcU.v",
      "impl\/verilog\/colZeroCnt.v",
      "impl\/verilog\/dataflow_in_loop_par.v",
      "impl\/verilog\/dataflow_parent_loop_1.v",
      "impl\/verilog\/feedback.v",
      "impl\/verilog\/feedback_OFRetRegs.v",
      "impl\/verilog\/feedback_OFRetRegs_ram.dat",
      "impl\/verilog\/feedbackWrapperAndOu.v",
      "impl\/verilog\/fifo_w1_d6_A.v",
      "impl\/verilog\/fifo_w2_d0_A.v",
      "impl\/verilog\/fifo_w6_d0_A.v",
      "impl\/verilog\/fifo_w6_d2_A.v",
      "impl\/verilog\/fifo_w8_d0_A.v",
      "impl\/verilog\/fifo_w15_d2_S.v",
      "impl\/verilog\/fifo_w16_d0_A.v",
      "impl\/verilog\/fifo_w16_d3_A.v",
      "impl\/verilog\/fifo_w16_d7_A.v",
      "impl\/verilog\/fifo_w17_d2_S.v",
      "impl\/verilog\/fifo_w30_d7_A.v",
      "impl\/verilog\/fifo_w42_d2_A.v",
      "impl\/verilog\/fifo_w68_d2_S.v",
      "impl\/verilog\/fifo_w68_d6_S.v",
      "impl\/verilog\/fifo_w112_d2_S.v",
      "impl\/verilog\/findStreamMin.v",
      "impl\/verilog\/getXandY7.v",
      "impl\/verilog\/min.v",
      "impl\/verilog\/parseEvents_ama_asc4.v",
      "impl\/verilog\/parseEvents_AXILiteS_s_axi.v",
      "impl\/verilog\/parseEvents_gmem_m_axi.v",
      "impl\/verilog\/parseEvents_mul_mtde.v",
      "impl\/verilog\/parseEvents_mul_mudo.v",
      "impl\/verilog\/parseEvents_mux_4ocq.v",
      "impl\/verilog\/parseEvents_mux_8jbC.v",
      "impl\/verilog\/parseEvents_sub_5pcA.v",
      "impl\/verilog\/rotateSlice.v",
      "impl\/verilog\/rotateSlice_areaEbkb.v",
      "impl\/verilog\/rotateSlice_areaEbkb_ram.dat",
      "impl\/verilog\/rwSlices.v",
      "impl\/verilog\/rwSlices_glPLSlickbM.v",
      "impl\/verilog\/rwSlices_glPLSlickbM_ram.dat",
      "impl\/verilog\/sad.v",
      "impl\/verilog\/sadSum.v",
      "impl\/verilog\/start_for_accumulzec.v",
      "impl\/verilog\/start_for_colStreyd2.v",
      "impl\/verilog\/start_for_feedbacwdI.v",
      "impl\/verilog\/start_for_findStrAem.v",
      "impl\/verilog\/start_for_rotateSvdy.v",
      "impl\/verilog\/start_for_rwSlicexdS.v",
      "impl\/verilog\/parseEvents.v"
    ],
    "SwDriver": [
      "impl\/misc\/drivers\/parseEvents_v1_0\/data\/parseEvents.mdd",
      "impl\/misc\/drivers\/parseEvents_v1_0\/data\/parseEvents.tcl",
      "impl\/misc\/drivers\/parseEvents_v1_0\/src\/Makefile",
      "impl\/misc\/drivers\/parseEvents_v1_0\/src\/xparseevents.c",
      "impl\/misc\/drivers\/parseEvents_v1_0\/src\/xparseevents.h",
      "impl\/misc\/drivers\/parseEvents_v1_0\/src\/xparseevents_hw.h",
      "impl\/misc\/drivers\/parseEvents_v1_0\/src\/xparseevents_linux.c",
      "impl\/misc\/drivers\/parseEvents_v1_0\/src\/xparseevents_sinit.c"
    ],
    "Misc": ["impl\/misc\/logo.png"]
  },
  "SubcoreInfo": {
    "HasXpmMemory": false,
    "HasClockedDsp": false,
    "IP": []
  },
  "Interfaces": {
    "ap_clk": {
      "type": "clock",
      "ctype": {"CLK": {"Type": "bool"}},
      "buses": "s_axi_AXILiteS m_axi_gmem",
      "reset": "ap_rst_n"
    },
    "ap_rst_n": {
      "type": "reset",
      "polarity": "ACTIVE_LOW",
      "ctype": {"RST": {"Type": "bool"}}
    },
    "dataStream": {
      "type": "ap_fifo",
      "fifo_width": "64",
      "fifo_type": "read",
      "ctype": {
        "RD_DATA": {
          "Type": "integer signed",
          "Width": "64"
        },
        "EMPTY_N": {"Type": "bool"},
        "RD_EN": {"Type": "bool"}
      }
    },
    "eventsArraySize": {
      "type": "data",
      "dir": "in",
      "width": "32",
      "ctype": {"DATA": {
          "Type": "integer signed",
          "Width": "32"
        }}
    },
    "interrupt": {
      "type": "interrupt",
      "ctype": {"INTERRUPT": {"Type": "bool"}}
    },
    "m_axi_gmem": {
      "type": "native_axim",
      "is_adaptor": "true",
      "mode": "master",
      "port_prefix": "m_axi_gmem",
      "data_width": "32",
      "param_prefix": "C_M_AXI_GMEM",
      "ctype": {
        "AWLEN": {
          "Type": "integer unsigned",
          "Width": "8"
        },
        "AWSIZE": {
          "Type": "integer unsigned",
          "Width": "3"
        },
        "AWBURST": {
          "Type": "integer unsigned",
          "Width": "2"
        },
        "AWLOCK": {
          "Type": "integer unsigned",
          "Width": "2"
        },
        "AWREGION": {
          "Type": "integer unsigned",
          "Width": "4"
        },
        "AWCACHE": {
          "Type": "integer unsigned",
          "Width": "4"
        },
        "AWPROT": {
          "Type": "integer unsigned",
          "Width": "3"
        },
        "AWQOS": {
          "Type": "integer unsigned",
          "Width": "4"
        },
        "AWVALID": {"Type": "bool"},
        "AWREADY": {"Type": "bool"},
        "WLAST": {"Type": "bool"},
        "WVALID": {"Type": "bool"},
        "WREADY": {"Type": "bool"},
        "BVALID": {"Type": "bool"},
        "BREADY": {"Type": "bool"},
        "BRESP": {
          "Type": "integer unsigned",
          "Width": "2"
        },
        "ARLEN": {
          "Type": "integer unsigned",
          "Width": "8"
        },
        "ARSIZE": {
          "Type": "integer unsigned",
          "Width": "3"
        },
        "ARBURST": {
          "Type": "integer unsigned",
          "Width": "2"
        },
        "ARLOCK": {
          "Type": "integer unsigned",
          "Width": "2"
        },
        "ARREGION": {
          "Type": "integer unsigned",
          "Width": "4"
        },
        "ARCACHE": {
          "Type": "integer unsigned",
          "Width": "4"
        },
        "ARPROT": {
          "Type": "integer unsigned",
          "Width": "3"
        },
        "ARQOS": {
          "Type": "integer unsigned",
          "Width": "4"
        },
        "ARVALID": {"Type": "bool"},
        "ARREADY": {"Type": "bool"},
        "RLAST": {"Type": "bool"},
        "RVALID": {"Type": "bool"},
        "RREADY": {"Type": "bool"},
        "RRESP": {
          "Type": "integer unsigned",
          "Width": "2"
        },
        "AWADDR": {
          "Type": "integer unsigned",
          "Width": "32"
        },
        "AWID": {
          "Type": "integer unsigned",
          "Width": "1"
        },
        "AWUSER": {
          "Type": "integer unsigned",
          "Width": "1"
        },
        "WDATA": {
          "Type": "integer signed",
          "Width": "32"
        },
        "WSTRB": {
          "Type": "integer unsigned",
          "Width": "4"
        },
        "WID": {
          "Type": "integer unsigned",
          "Width": "1"
        },
        "WUSER": {
          "Type": "integer unsigned",
          "Width": "1"
        },
        "ARADDR": {
          "Type": "integer unsigned",
          "Width": "32"
        },
        "ARID": {
          "Type": "integer unsigned",
          "Width": "1"
        },
        "ARUSER": {
          "Type": "integer unsigned",
          "Width": "1"
        },
        "RDATA": {
          "Type": "integer signed",
          "Width": "32"
        },
        "RID": {
          "Type": "integer unsigned",
          "Width": "1"
        },
        "RUSER": {
          "Type": "integer unsigned",
          "Width": "1"
        },
        "BID": {
          "Type": "integer unsigned",
          "Width": "1"
        },
        "BUSER": {
          "Type": "integer unsigned",
          "Width": "1"
        }
      },
      "HasOffset": "1",
      "preferred_usage_value": "MEMORY",
      "has_dependant_on": "1",
      "offset_slave_name": "s_axi_AXILiteS",
      "NUM_READ_OUTSTANDING": "0",
      "NUM_WRITE_OUTSTANDING": "16",
      "MAX_READ_BURST_LENGTH": "2",
      "MAX_WRITE_BURST_LENGTH": "256",
      "port_width": {
        "ARADDR": "32",
        "ARID": "1",
        "ARUSER": "1",
        "AWADDR": "32",
        "AWID": "1",
        "AWUSER": "1",
        "BID": "1",
        "BUSER": "1",
        "RDATA": "32",
        "RID": "1",
        "RUSER": "1",
        "WDATA": "32",
        "WID": "1",
        "WSTRB": "4",
        "WUSER": "1"
      }
    },
    "s_axi_AXILiteS": {
      "type": "axi4lite",
      "is_adaptor": "true",
      "mode": "slave",
      "port_prefix": "s_axi_AXILiteS",
      "param_prefix": "C_S_AXI_AXILITES",
      "addr_bits": "5",
      "registers": [
        {
          "offset": "0x00",
          "name": "CTRL",
          "access": "RW",
          "reset_value": "0x0",
          "description": "Control signals",
          "fields": [
            {
              "offset": "0",
              "width": "1",
              "name": "AP_START",
              "access": "RW",
              "reset_value": "0",
              "description": "Control signal Register for 'ap_start'."
            },
            {
              "offset": "1",
              "width": "1",
              "name": "AP_DONE",
              "access": "R",
              "reset_value": "0",
              "description": "Control signal Register for 'ap_done'."
            },
            {
              "offset": "2",
              "width": "1",
              "name": "AP_IDLE",
              "access": "R",
              "reset_value": "0",
              "description": "Control signal Register for 'ap_idle'."
            },
            {
              "offset": "3",
              "width": "1",
              "name": "AP_READY",
              "access": "R",
              "reset_value": "0",
              "description": "Control signal Register for 'ap_ready'."
            },
            {
              "offset": "4",
              "width": "3",
              "name": "RESERVED_1",
              "access": "R",
              "reset_value": "0",
              "description": "Reserved.  0s on read."
            },
            {
              "offset": "7",
              "width": "1",
              "name": "AUTO_RESTART",
              "access": "RW",
              "reset_value": "0",
              "description": "Control signal Register for 'auto_restart'."
            },
            {
              "offset": "8",
              "width": "24",
              "name": "RESERVED_2",
              "access": "R",
              "reset_value": "0",
              "description": "Reserved.  0s on read."
            }
          ]
        },
        {
          "offset": "0x04",
          "name": "GIER",
          "access": "RW",
          "reset_value": "0x0",
          "description": "Global Interrupt Enable Register",
          "fields": [
            {
              "offset": "0",
              "width": "1",
              "name": "Enable",
              "access": "RW",
              "reset_value": "0",
              "description": "Master enable for the device interrupt output to the system interrupt controller: 0 = Disabled, 1 = Enabled"
            },
            {
              "offset": "1",
              "width": "31",
              "name": "RESERVED",
              "access": "R",
              "reset_value": "0",
              "description": "Reserved.  0s on read."
            }
          ]
        },
        {
          "offset": "0x08",
          "name": "IP_IER",
          "access": "RW",
          "reset_value": "0x0",
          "description": "IP Interrupt Enable Register",
          "fields": [
            {
              "offset": "0",
              "width": "1",
              "name": "CHAN0_INT_EN",
              "access": "RW",
              "reset_value": "0",
              "description": "Enable Channel 0 (ap_done) Interrupt.  0 = Disabled, 1 = Enabled."
            },
            {
              "offset": "1",
              "width": "1",
              "name": "CHAN1_INT_EN",
              "access": "RW",
              "reset_value": "0",
              "description": "Enable Channel 1 (ap_ready) Interrupt.  0 = Disabled, 1 = Enabled."
            },
            {
              "offset": "2",
              "width": "30",
              "name": "RESERVED",
              "access": "R",
              "reset_value": "0",
              "description": "Reserved.  0s on read."
            }
          ]
        },
        {
          "offset": "0x0c",
          "name": "IP_ISR",
          "access": "RW",
          "reset_value": "0x0",
          "description": "IP Interrupt Status Register",
          "fields": [
            {
              "offset": "0",
              "width": "1",
              "name": "CHAN0_INT_ST",
              "access": "RTOW",
              "reset_value": "0",
              "description": "Channel 0 (ap_done) Interrupt Status. 0 = No Channel 0 input interrupt, 1 = Channel 0 input interrup"
            },
            {
              "offset": "1",
              "width": "1",
              "name": "CHAN1_INT_ST",
              "access": "RTOW",
              "reset_value": "0",
              "description": "Channel 1 (ap_ready) Interrupt Status. 0 = No Channel 1 input interrupt, 1 = Channel 1 input interrup"
            },
            {
              "offset": "2",
              "width": "30",
              "name": "RESERVED",
              "access": "R",
              "reset_value": "0",
              "description": "Reserved.  0s on read."
            }
          ]
        },
        {
          "offset": "0x10",
          "name": "eventSlice",
          "access": "W",
          "reset_value": "0x0",
          "description": "Data signal of eventSlice",
          "fields": [{
              "offset": "0",
              "width": "32",
              "name": "eventSlice",
              "access": "W",
              "reset_value": "0",
              "description": "Bit 31 to 0 Data signal of eventSlice"
            }]
        }
      ],
      "memories": "",
      "ctype": {
        "AWVALID": {"Type": "bool"},
        "AWREADY": {"Type": "bool"},
        "WVALID": {"Type": "bool"},
        "WREADY": {"Type": "bool"},
        "BVALID": {"Type": "bool"},
        "BREADY": {"Type": "bool"},
        "BRESP": {
          "Type": "integer unsigned",
          "Width": "2"
        },
        "ARVALID": {"Type": "bool"},
        "ARREADY": {"Type": "bool"},
        "RVALID": {"Type": "bool"},
        "RREADY": {"Type": "bool"},
        "RRESP": {
          "Type": "integer unsigned",
          "Width": "2"
        },
        "AWADDR": {
          "Type": "integer unsigned",
          "Width": "5"
        },
        "WDATA": {
          "Type": "null",
          "Width": "32"
        },
        "WSTRB": {
          "Type": "integer unsigned",
          "Width": "4"
        },
        "ARADDR": {
          "Type": "integer unsigned",
          "Width": "5"
        },
        "RDATA": {
          "Type": "null",
          "Width": "32"
        }
      },
      "data_width": "32",
      "port_width": {
        "ARADDR": "5",
        "AWADDR": "5",
        "RDATA": "32",
        "WDATA": "32",
        "WSTRB": "4"
      }
    }
  },
  "RtlPorts": {
    "s_axi_AXILiteS_AWVALID": {
      "dir": "in",
      "width": "1"
    },
    "s_axi_AXILiteS_AWREADY": {
      "dir": "out",
      "width": "1"
    },
    "s_axi_AXILiteS_AWADDR": {
      "dir": "in",
      "width": "5"
    },
    "s_axi_AXILiteS_WVALID": {
      "dir": "in",
      "width": "1"
    },
    "s_axi_AXILiteS_WREADY": {
      "dir": "out",
      "width": "1"
    },
    "s_axi_AXILiteS_WDATA": {
      "dir": "in",
      "width": "32"
    },
    "s_axi_AXILiteS_WSTRB": {
      "dir": "in",
      "width": "4"
    },
    "s_axi_AXILiteS_ARVALID": {
      "dir": "in",
      "width": "1"
    },
    "s_axi_AXILiteS_ARREADY": {
      "dir": "out",
      "width": "1"
    },
    "s_axi_AXILiteS_ARADDR": {
      "dir": "in",
      "width": "5"
    },
    "s_axi_AXILiteS_RVALID": {
      "dir": "out",
      "width": "1"
    },
    "s_axi_AXILiteS_RREADY": {
      "dir": "in",
      "width": "1"
    },
    "s_axi_AXILiteS_RDATA": {
      "dir": "out",
      "width": "32"
    },
    "s_axi_AXILiteS_RRESP": {
      "dir": "out",
      "width": "2"
    },
    "s_axi_AXILiteS_BVALID": {
      "dir": "out",
      "width": "1"
    },
    "s_axi_AXILiteS_BREADY": {
      "dir": "in",
      "width": "1"
    },
    "s_axi_AXILiteS_BRESP": {
      "dir": "out",
      "width": "2"
    },
    "ap_clk": {
      "dir": "in",
      "width": "1"
    },
    "ap_rst_n": {
      "dir": "in",
      "width": "1"
    },
    "interrupt": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_gmem_AWVALID": {
      "dir": "out",
      "width": "1"
    },
    "m_axi_gmem_AWREADY": {
      "dir": "in",
      "width": "1"
    },
    "m_axi_gmem_AWADDR": {
      "dir": "out",
      "width": "32"
    },
    "m_axi_gmem_AWID": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_gmem_AWLEN": {
      "dir": "out",
      "width": "8"
    },
    "m_axi_gmem_AWSIZE": {
      "dir": "out",
      "width": "3"
    },
    "m_axi_gmem_AWBURST": {
      "dir": "out",
      "width": "2"
    },
    "m_axi_gmem_AWLOCK": {
      "dir": "out",
      "width": "2"
    },
    "m_axi_gmem_AWCACHE": {
      "dir": "out",
      "width": "4"
    },
    "m_axi_gmem_AWPROT": {
      "dir": "out",
      "width": "3"
    },
    "m_axi_gmem_AWQOS": {
      "dir": "out",
      "width": "4"
    },
    "m_axi_gmem_AWREGION": {
      "dir": "out",
      "width": "4"
    },
    "m_axi_gmem_AWUSER": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_gmem_WVALID": {
      "dir": "out",
      "width": "1"
    },
    "m_axi_gmem_WREADY": {
      "dir": "in",
      "width": "1"
    },
    "m_axi_gmem_WDATA": {
      "dir": "out",
      "width": "32"
    },
    "m_axi_gmem_WSTRB": {
      "dir": "out",
      "width": "4"
    },
    "m_axi_gmem_WLAST": {
      "dir": "out",
      "width": "1"
    },
    "m_axi_gmem_WID": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_gmem_WUSER": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_gmem_ARVALID": {
      "dir": "out",
      "width": "1"
    },
    "m_axi_gmem_ARREADY": {
      "dir": "in",
      "width": "1"
    },
    "m_axi_gmem_ARADDR": {
      "dir": "out",
      "width": "32"
    },
    "m_axi_gmem_ARID": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_gmem_ARLEN": {
      "dir": "out",
      "width": "8"
    },
    "m_axi_gmem_ARSIZE": {
      "dir": "out",
      "width": "3"
    },
    "m_axi_gmem_ARBURST": {
      "dir": "out",
      "width": "2"
    },
    "m_axi_gmem_ARLOCK": {
      "dir": "out",
      "width": "2"
    },
    "m_axi_gmem_ARCACHE": {
      "dir": "out",
      "width": "4"
    },
    "m_axi_gmem_ARPROT": {
      "dir": "out",
      "width": "3"
    },
    "m_axi_gmem_ARQOS": {
      "dir": "out",
      "width": "4"
    },
    "m_axi_gmem_ARREGION": {
      "dir": "out",
      "width": "4"
    },
    "m_axi_gmem_ARUSER": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_gmem_RVALID": {
      "dir": "in",
      "width": "1"
    },
    "m_axi_gmem_RREADY": {
      "dir": "out",
      "width": "1"
    },
    "m_axi_gmem_RDATA": {
      "dir": "in",
      "width": "32"
    },
    "m_axi_gmem_RLAST": {
      "dir": "in",
      "width": "1"
    },
    "m_axi_gmem_RID": {
      "dir": "in",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_gmem_RUSER": {
      "dir": "in",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_gmem_RRESP": {
      "dir": "in",
      "width": "2"
    },
    "m_axi_gmem_BVALID": {
      "dir": "in",
      "width": "1"
    },
    "m_axi_gmem_BREADY": {
      "dir": "out",
      "width": "1"
    },
    "m_axi_gmem_BRESP": {
      "dir": "in",
      "width": "2"
    },
    "m_axi_gmem_BID": {
      "dir": "in",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_gmem_BUSER": {
      "dir": "in",
      "width": "1",
      "isVector": "true"
    },
    "dataStream_dout": {
      "dir": "in",
      "width": "64"
    },
    "dataStream_empty_n": {
      "dir": "in",
      "width": "1"
    },
    "dataStream_read": {
      "dir": "out",
      "width": "1"
    },
    "eventsArraySize": {
      "dir": "in",
      "width": "32"
    }
  },
  "CPorts": {
    "eventSlice": {
      "interfaceRef": "s_axi_AXILiteS",
      "dir": "in",
      "offset": "16",
      "statusOffset": "NA",
      "handshakeRef": "ap_none",
      "Object": "AXILiteS",
      "aximmInterfaceRef": "m_axi_gmem",
      "dataWidth": "32"
    },
    "ap_ctrl": {
      "interfaceRef": "s_axi_AXILiteS",
      "dir": "in",
      "offset": "0"
    },
    "gmem": {
      "interfaceRef": "m_axi_gmem",
      "dir": "inout"
    },
    "dataStream": {
      "interfaceRef": "dataStream",
      "dir": "in"
    },
    "eventsArraySize": {
      "interfaceRef": "eventsArraySize",
      "dir": "in",
      "dataWidth": "32",
      "handshakeRef": "ap_none"
    }
  },
  "ModuleInfo": {
    "Hierarchy": {
      "ModuleName": "parseEvents",
      "Instances": [{
          "ModuleName": "dataflow_parent_loop_1",
          "InstanceName": "grp_dataflow_parent_loop_1_fu_136",
          "Instances": [{
              "ModuleName": "dataflow_in_loop_par",
              "InstanceName": "dataflow_in_loop_par_U0",
              "Instances": [
                {
                  "ModuleName": "colStreamToColSum",
                  "InstanceName": "colStreamToColSum_U0",
                  "Instances": [
                    {
                      "ModuleName": "colSADSum",
                      "InstanceName": "grp_colSADSum_fu_338",
                      "Instances": [
                        {
                          "ModuleName": "sad",
                          "InstanceName": "grp_sad_fu_240",
                          "Instances": [{
                              "ModuleName": "sadSum",
                              "InstanceName": "grp_sadSum_fu_200"
                            }]
                        },
                        {
                          "ModuleName": "sad",
                          "InstanceName": "grp_sad_fu_288",
                          "Instances": [{
                              "ModuleName": "sadSum",
                              "InstanceName": "grp_sadSum_fu_200"
                            }]
                        },
                        {
                          "ModuleName": "sad",
                          "InstanceName": "grp_sad_fu_336",
                          "Instances": [{
                              "ModuleName": "sadSum",
                              "InstanceName": "grp_sadSum_fu_200"
                            }]
                        },
                        {
                          "ModuleName": "sad",
                          "InstanceName": "grp_sad_fu_384",
                          "Instances": [{
                              "ModuleName": "sadSum",
                              "InstanceName": "grp_sadSum_fu_200"
                            }]
                        },
                        {
                          "ModuleName": "sad",
                          "InstanceName": "grp_sad_fu_432",
                          "Instances": [{
                              "ModuleName": "sadSum",
                              "InstanceName": "grp_sadSum_fu_200"
                            }]
                        },
                        {
                          "ModuleName": "sad",
                          "InstanceName": "grp_sad_fu_480",
                          "Instances": [{
                              "ModuleName": "sadSum",
                              "InstanceName": "grp_sadSum_fu_200"
                            }]
                        },
                        {
                          "ModuleName": "sad",
                          "InstanceName": "grp_sad_fu_528",
                          "Instances": [{
                              "ModuleName": "sadSum",
                              "InstanceName": "grp_sadSum_fu_200"
                            }]
                        }
                      ]
                    },
                    {
                      "ModuleName": "colZeroCnt",
                      "InstanceName": "grp_colZeroCnt_fu_370"
                    }
                  ]
                },
                {
                  "ModuleName": "rwSlices",
                  "InstanceName": "rwSlices_U0"
                },
                {
                  "ModuleName": "accumulateStream",
                  "InstanceName": "accumulateStream_U0",
                  "Instances": [{
                      "ModuleName": "min",
                      "InstanceName": "grp_min_fu_259"
                    }]
                },
                {
                  "ModuleName": "feedbackWrapperAndOu",
                  "InstanceName": "feedbackWrapperAndOu_U0",
                  "Instances": [{
                      "ModuleName": "feedback",
                      "InstanceName": "grp_feedback_fu_137"
                    }]
                },
                {
                  "ModuleName": "rotateSlice",
                  "InstanceName": "rotateSlice_U0"
                },
                {
                  "ModuleName": "findStreamMin",
                  "InstanceName": "findStreamMin_U0"
                },
                {
                  "ModuleName": "getXandY7",
                  "InstanceName": "getXandY7_U0"
                }
              ]
            }]
        }]
    },
    "Metrics": {
      "getXandY7": {
        "Latency": {
          "LatencyBest": "0",
          "LatencyAvg": "0",
          "LatencyWorst": "0",
          "PipelineII": "0",
          "PipelineDepth": "",
          "PipelineType": "none"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "0.10",
          "Estimate": "7.27"
        },
        "Area": {
          "FF": "3",
          "LUT": "74",
          "BRAM_18K": "0",
          "DSP48E": "0"
        }
      },
      "rotateSlice": {
        "Latency": {
          "LatencyBest": "3",
          "LatencyAvg": "8",
          "LatencyWorst": "12",
          "PipelineIIMin": "3",
          "PipelineIIMax": "12",
          "PipelineII": "3 ~ 12",
          "PipelineDepth": "",
          "PipelineType": "none"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "0.10",
          "Estimate": "9.60"
        },
        "Loops": [{
            "Name": "rotateSliceResetLoop",
            "TripCount": "8",
            "Latency": "8",
            "PipelineII": "1",
            "PipelineDepth": "1"
          }],
        "Area": {
          "FF": "334",
          "LUT": "518",
          "BRAM_18K": "0",
          "DSP48E": "0"
        }
      },
      "rwSlices": {
        "Latency": {
          "LatencyBest": "80",
          "LatencyAvg": "80",
          "LatencyWorst": "81",
          "PipelineII": "77",
          "PipelineDepth": "",
          "PipelineType": "loop rewind"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "0.10",
          "Estimate": "8.85"
        },
        "Loops": [{
            "Name": "rwSlicesInnerLoop",
            "TripCount": "77",
            "Latency": "80",
            "PipelineII": "1",
            "PipelineDepth": "5"
          }],
        "Area": {
          "BRAM_18K": "60",
          "FF": "1266",
          "LUT": "1177",
          "DSP48E": "0"
        }
      },
      "sadSum": {
        "Latency": {
          "LatencyBest": "1",
          "LatencyAvg": "1",
          "LatencyWorst": "1",
          "PipelineII": "1",
          "PipelineDepth": "2",
          "PipelineType": "function"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "0.10",
          "Estimate": "8.83"
        },
        "Area": {
          "FF": "16",
          "LUT": "305",
          "BRAM_18K": "0",
          "DSP48E": "0"
        }
      },
      "sad": {
        "Latency": {
          "LatencyBest": "2",
          "LatencyAvg": "2",
          "LatencyWorst": "2",
          "PipelineII": "1",
          "PipelineDepth": "3",
          "PipelineType": "function"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "0.10",
          "Estimate": "8.83"
        },
        "Area": {
          "DSP48E": "5",
          "FF": "159",
          "LUT": "395",
          "BRAM_18K": "0"
        }
      },
      "colSADSum": {
        "Latency": {
          "LatencyBest": "3",
          "LatencyAvg": "3",
          "LatencyWorst": "3",
          "PipelineII": "1",
          "PipelineDepth": "4",
          "PipelineType": "function"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "0.10",
          "Estimate": "8.83"
        },
        "Area": {
          "DSP48E": "35",
          "FF": "1282",
          "LUT": "2828",
          "BRAM_18K": "0"
        }
      },
      "colZeroCnt": {
        "Latency": {
          "LatencyBest": "2",
          "LatencyAvg": "2",
          "LatencyWorst": "2",
          "PipelineII": "1",
          "PipelineDepth": "3",
          "PipelineType": "function"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "0.10",
          "Estimate": "9.06"
        },
        "Area": {
          "FF": "209",
          "LUT": "547",
          "BRAM_18K": "0",
          "DSP48E": "0"
        }
      },
      "colStreamToColSum": {
        "Latency": {
          "LatencyBest": "83",
          "LatencyAvg": "83",
          "LatencyWorst": "84",
          "PipelineII": "77",
          "PipelineDepth": "",
          "PipelineType": "loop rewind"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "0.10",
          "Estimate": "9.06"
        },
        "Loops": [{
            "Name": "colStreamToColSum_label1_colStreamToColSum_label2",
            "TripCount": "77",
            "Latency": "83",
            "PipelineII": "1",
            "PipelineDepth": "8"
          }],
        "Area": {
          "BRAM_18K": "0",
          "DSP48E": "35",
          "FF": "2395",
          "LUT": "3855"
        }
      },
      "min": {
        "Latency": {
          "LatencyBest": "1",
          "LatencyAvg": "1",
          "LatencyWorst": "1",
          "PipelineII": "1",
          "PipelineDepth": "2",
          "PipelineType": "function"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "0.10",
          "Estimate": "9.89"
        },
        "Area": {
          "FF": "66",
          "LUT": "193",
          "BRAM_18K": "0",
          "DSP48E": "0"
        }
      },
      "accumulateStream": {
        "Latency": {
          "LatencyBest": "79",
          "LatencyAvg": "79",
          "LatencyWorst": "80",
          "PipelineII": "77",
          "PipelineDepth": "",
          "PipelineType": "loop rewind"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "0.10",
          "Estimate": "9.89"
        },
        "Loops": [{
            "Name": "L_accumulateStream_label3",
            "TripCount": "77",
            "Latency": "79",
            "PipelineII": "1",
            "PipelineDepth": "4"
          }],
        "Area": {
          "BRAM_18K": "0",
          "FF": "920",
          "LUT": "1513",
          "DSP48E": "0"
        }
      },
      "findStreamMin": {
        "Latency": {
          "LatencyBest": "15",
          "LatencyAvg": "15",
          "LatencyWorst": "15",
          "PipelineII": "15",
          "PipelineDepth": "",
          "PipelineType": "none"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "0.10",
          "Estimate": "9.07"
        },
        "Loops": [{
            "Name": "findStreamMin_label4",
            "TripCount": "7",
            "Latency": "14",
            "PipelineII": "",
            "PipelineDepth": "2"
          }],
        "Area": {
          "FF": "69",
          "LUT": "263",
          "BRAM_18K": "0",
          "DSP48E": "0"
        }
      },
      "feedback": {
        "Latency": {
          "LatencyBest": "2",
          "LatencyAvg": "45",
          "LatencyWorst": "53",
          "PipelineIIMin": "2",
          "PipelineIIMax": "53",
          "PipelineII": "2 ~ 53",
          "PipelineDepth": "",
          "PipelineType": "none"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "0.10",
          "Estimate": "8.72"
        },
        "Loops": [{
            "Name": "feedbackReadOFLoop_feedbackReadOFInnerLoop",
            "TripCount": "49",
            "Latency": "49",
            "PipelineII": "1",
            "PipelineDepth": "2"
          }],
        "Area": {
          "DSP48E": "3",
          "FF": "188",
          "LUT": "529",
          "BRAM_18K": "0"
        }
      },
      "feedbackWrapperAndOu": {
        "Latency": {
          "LatencyBest": "9",
          "LatencyAvg": "52",
          "LatencyWorst": "60",
          "PipelineIIMin": "9",
          "PipelineIIMax": "60",
          "PipelineII": "9 ~ 60",
          "PipelineDepth": "",
          "PipelineType": "none"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "0.10",
          "Estimate": "9.90"
        },
        "Area": {
          "DSP48E": "3",
          "FF": "289",
          "LUT": "730",
          "BRAM_18K": "0"
        }
      },
      "dataflow_in_loop_par": {
        "Latency": {
          "LatencyBest": "98",
          "LatencyAvg": "98",
          "LatencyWorst": "98",
          "PipelineII": "77",
          "PipelineDepth": "",
          "PipelineType": "dataflow"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "0.10",
          "Estimate": "9.90"
        },
        "Area": {
          "BRAM_18K": "60",
          "DSP48E": "38",
          "FF": "5383",
          "LUT": "8882"
        }
      },
      "dataflow_parent_loop_1": {
        "Latency": {
          "LatencyBest": "100",
          "LatencyAvg": "385023",
          "LatencyWorst": "770023",
          "PipelineIIMin": "100",
          "PipelineIIMax": "770023",
          "PipelineII": "100 ~ 770023",
          "PipelineDepth": "",
          "PipelineType": "none"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "0.10",
          "Estimate": "9.90"
        },
        "Loops": [{
            "Name": "parseEventsLoop",
            "TripCount": "",
            "LatencyMin": "99",
            "LatencyMax": "770022",
            "Latency": "99 ~ 770022",
            "PipelineII": "",
            "PipelineDepthMin": "99",
            "PipelineDepthMax": "770022",
            "PipelineDepth": "99 ~ 770022"
          }],
        "Area": {
          "BRAM_18K": "60",
          "DSP48E": "38",
          "FF": "5417",
          "LUT": "8946"
        }
      },
      "parseEvents": {
        "Latency": {
          "LatencyBest": "101",
          "LatencyAvg": "385024",
          "LatencyWorst": "770024",
          "PipelineIIMin": "102",
          "PipelineIIMax": "770025",
          "PipelineII": "102 ~ 770025",
          "PipelineDepth": "",
          "PipelineType": "none"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "0.10",
          "Estimate": "9.90"
        },
        "Area": {
          "BRAM_18K": "68",
          "DSP48E": "38",
          "FF": "6054",
          "LUT": "9685"
        }
      }
    }
  },
  "GenData": {
    "DataVersion": "0.1",
    "Time": "2018-10-28 22:11:54 +0100",
    "ToolName": "vivado_hls",
    "ToolVersion": "2018.1"
  }
}
