BK = 8
CM = 8
NB = 80
NW = 4096
center_decode = true
compiler_name = "gf22nsd41p10s1dvl01msa03"
licensekey = "integrator"
memory_name = "SNPS_ROM_4Kx80_mprom11"
viewselect = { "allpvt" "allpvthtml" "dssum" "fast_func_verilog" "plef" "std_cells.lib" "verilog" "verilog_vhd_stim" "vhd_rtl" }
