# compile verilog/system verilog design source files
verilog xil_defaultlib "C:/Users/EarendelH/Desktop/project_3/project_3.srcs/sources_1/new/Constant.vh" --include "../../../../project_3.srcs/sources_1/new" \
"../../../../project_3.srcs/sources_1/new/bt_uart.v" \
"../../../../project_3.srcs/sim_1/new/bt_uart_tb.v" \

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
