
**** 09/05/21 16:35:04 ******* PSpice 17.4.0 (Nov 2018) ******* ID# 0 ********

 ** Profile: "root-7"  [ e:\local\college\classes\2021bf\ecen4013\ecen4013\adc\pspice\schematic\adc-pspicefiles\root\7.sim ] 


 ****     CIRCUIT DESCRIPTION


******************************************************************************




** Creating circuit file "7.cir" 
** WARNING: THIS AUTOMATICALLY GENERATED FILE MAY BE OVERWRITTEN BY SUBSEQUENT SIMULATIONS

*Libraries: 
* Profile Libraries :
.INC "e:\local\college\classes\2021bf\ecen4013\ecen4013\adc\pspice\schematic\adc-pspicefiles\root\7\7_profile.inc" 
* Local Libraries :

**** INCLUDING 7_profile.inc ****
.STMLIB ".\2.stl" 

**** RESUMING 7.cir ****
.LIB "../../../adc-pspicefiles/adc.lib" 
.LIB "e:/local/college/classes/2021bf/ecen4013/ecen4013/adc/pspice/models/cd4000.lib" 
.LIB "e:/local/college/classes/2021bf/ecen4013/ecen4013/adc/pspice/models/tl082.lib" 
.LIB "e:/local/college/classes/2021bf/ecen4013/ecen4013/adc/pspice/models/cd4066-cd4060/cd4066b.lib" 
.STMLIB "../../../adc-PSpiceFiles/ADC.stl" 
* From [PSPICE NETLIST] section of C:\Users\colli\AppData\Roaming\SPB_Data\cdssetup\OrCAD_PSpice\17.4.0\PSpice.ini file:
.lib "E:\local\college\microg\saver2021\signals\pspice\models\Q50a02ch.lib" 
.lib "nom.lib" 

*Analysis directives: 
.TRAN  0 50m 0 
.OPTIONS ADVCONV
.OPTIONS DIGINITSTATE= 0
.PROBE64 V(alias(*)) I(alias(*)) W(alias(*)) D(alias(*)) NOISE(alias(*)) 
.INC "..\root.net" 



**** INCLUDING root.net ****
* source ADC
C_C1         N01906 N01917  32n IC=0 TC=0,0 
R_R1         N01906 N29993  100k TC=0,0 
U_DSTM1         STIM(1,1) $G_DPWR $G_DGND N086260 IO_STM IO_LEVEL=0 
+ 0 0
+ +0 1
+REPEAT FOREVER
+ +500n 0
+  +500n 1
+ ENDREPEAT
X_CNTA         N237358 RST_CNT N140538 Q0 Q1 Q2 Q3 VCC 0 CD4520B PARAMS:
+ IO_LEVEL=0 MNTYMXDLY=0
X_CNTB         0 RST_CNT Q3 Q4 Q5 Q6 Q7 VCC 0 CD4520B PARAMS:
+ IO_LEVEL=0 MNTYMXDLY=0
V_V4         VCC 0 10V
X_STATEBUFF          CLK 0 0 0 N0 N1 N2 0 VCC VCC S0 S1 S2 M_UN0001 CD4076B
+  PARAMS: IO_LEVEL=0 MNTYMXDLY=0
X_AND8          Q0 Q1 Q2 Q3 Q7 Q6 Q5 Q4 N55721 A M_UN0002 M_UN0003 CD4068B
+  PARAMS: IO_LEVEL=0 MNTYMXDLY=0
U_DSTM5         STIM(1,0) $G_DPWR $G_DGND T IO_STM STIMULUS=TRIGGER
V_Vref         N33002 0 -5
X_IC9          VIN N29993 N33002 N29993 0 0 N01906 N01917 I0 I1 0 RST_IN VCC 0
+  CD4066B
R_R2         N55721 0  10e6 TC=0,0 
X_IC10          S0 S1 S2 0 NX0 NX1 N99368 M_UN0004 NX4 M_UN0005 M_UN0006
+  M_UN0007 M_UN0008 M_UN0009 CD4028B PARAMS: IO_LEVEL=0 MNTYMXDLY=0
X_U49C         NX0 NZ0 $G_DPWR $G_DGND 74HC04 PARAMS:
+ IO_LEVEL=0 MNTYMXDLY=0
X_U48C         NX0 NY0 $G_DPWR $G_DGND 74HC04 PARAMS:
+ IO_LEVEL=0 MNTYMXDLY=0
X_U50C         NX1 NY1 $G_DPWR $G_DGND 74HC04 PARAMS:
+ IO_LEVEL=0 MNTYMXDLY=0
X_IC11          NX0 NX1 NX2 NX3 NX4 NX5 0 0 S0 S1 S2 0 0 N0 CD4512B PARAMS:
+  IO_LEVEL=0 MNTYMXDLY=0
X_IC12          NY0 NY1 T NY3 NY4 NY5 0 0 S0 S1 S2 0 0 N1 CD4512B PARAMS:
+  IO_LEVEL=0 MNTYMXDLY=0
X_IC13          NZ0 T NZ2 NZ3 T NZ5 0 0 S0 S1 S2 0 0 N2 CD4512B PARAMS:
+  IO_LEVEL=0 MNTYMXDLY=0
X_U53C         P NP $G_DPWR $G_DGND 74HC04 PARAMS:
+ IO_LEVEL=0 MNTYMXDLY=0
X_U55C         T NT $G_DPWR $G_DGND 74HC04 PARAMS:
+ IO_LEVEL=0 MNTYMXDLY=0
X_U59A         ARISE T NY5 $G_DPWR $G_DGND 74LS08 PARAMS:
+ IO_LEVEL=0 MNTYMXDLY=0
X_U59B         NARISE T NZ5 $G_DPWR $G_DGND 74LS08 PARAMS:
+ IO_LEVEL=0 MNTYMXDLY=0
X_U62C         N99368 NZ2 $G_DPWR $G_DGND 74HC04 PARAMS:
+ IO_LEVEL=0 MNTYMXDLY=0
X_U63B         ARISE NT NX2 $G_DPWR $G_DGND 74LS32 PARAMS:
+ IO_LEVEL=0 MNTYMXDLY=0
X_U64B         NT P NX3 $G_DPWR $G_DGND 74LS32 PARAMS:
+ IO_LEVEL=0 MNTYMXDLY=0
X_U66B         T NP NZ3 $G_DPWR $G_DGND 74LS08 PARAMS:
+ IO_LEVEL=0 MNTYMXDLY=0
X_U67C         NX4 NY4 $G_DPWR $G_DGND 74HC04 PARAMS:
+ IO_LEVEL=0 MNTYMXDLY=0
V_V5         VSS 0 -10
X_U78A         MEAS CLK_EN_OVERIDE N140538 $G_DPWR $G_DGND 74LS08 PARAMS:
+ IO_LEVEL=0 MNTYMXDLY=0
X_OUTPUTBUFF1          WR 0 0 0 Q0 Q1 Q2 Q3 VCC VCC Y0 Y1 Y2 Y3 CD4076B PARAMS:
+  IO_LEVEL=0 MNTYMXDLY=0
X_OUTPUTBUFF2          WR 0 0 0 Q4 Q5 Q6 Q7 VCC VCC Y4 Y5 Y6 Y7 CD4076B PARAMS:
+  IO_LEVEL=0 MNTYMXDLY=0
C_C2         VCC 0  10u  TC=0,0 
C_C3         0 VSS  10u  TC=0,0 
X_U29A         N162386 N162460 N162372 $G_DPWR $G_DGND 74LS08 PARAMS:
+ IO_LEVEL=0 MNTYMXDLY=0
X_U10B         S0 S1 I1 $G_DPWR $G_DGND 74LS08 PARAMS:
+ IO_LEVEL=0 MNTYMXDLY=0
X_U12F         S0 N162940 $G_DPWR $G_DGND 74HC04 PARAMS:
+ IO_LEVEL=0 MNTYMXDLY=0
X_U28E         S2 N162460 $G_DPWR $G_DGND 74HC04 PARAMS:
+ IO_LEVEL=0 MNTYMXDLY=0
X_U30B         S1 N162594 MEAS $G_DPWR $G_DGND 74LS32 PARAMS:
+ IO_LEVEL=0 MNTYMXDLY=0
X_U6B         S0 S1 N162266 $G_DPWR $G_DGND 74LS32 PARAMS:
+ IO_LEVEL=0 MNTYMXDLY=0
X_U31A         S0 S2 N162594 $G_DPWR $G_DGND 74LS08 PARAMS:
+ IO_LEVEL=0 MNTYMXDLY=0
X_U11B         S1 N162940 I0 $G_DPWR $G_DGND 74LS08 PARAMS:
+ IO_LEVEL=0 MNTYMXDLY=0
X_U8A         S0 N162372 RST_CNT $G_DPWR $G_DGND 74LS08 PARAMS:
+ IO_LEVEL=0 MNTYMXDLY=0
X_U9B         S1 N162386 $G_DPWR $G_DGND 74HC04 PARAMS:
+ IO_LEVEL=0 MNTYMXDLY=0
X_U9E         S1 RST_IN $G_DPWR $G_DGND 74HC04 PARAMS:
+ IO_LEVEL=0 MNTYMXDLY=0
X_U7A         N162266 WR $G_DPWR $G_DGND 74HC04 PARAMS:
+ IO_LEVEL=0 MNTYMXDLY=0
X_U85B          0 N01906 VCC VSS N01917 ad648a
X_U88         N291780 0 VCC 0 N180505 LM2903/5_1/TI
C_C4         0 N180505  15p  TC=0,0 
R_R3         N180505 VCC  1k TC=0,0 
X_U91A         N180505 N2196321 VCC 0 CD40106B PARAMS:
+ IO_LEVEL=0 MNTYMXDLY=0
X_U95B         T P NY3 $G_DPWR $G_DGND 74LS08 PARAMS:
+ IO_LEVEL=0 MNTYMXDLY=0
X_U96C         N2369790 N2369791 $G_DPWR $G_DGND 74HC04 PARAMS:
+ IO_LEVEL=0 MNTYMXDLY=0
X_U97C         N2369791 N2370941 $G_DPWR $G_DGND 74HC04 PARAMS:
+ IO_LEVEL=0 MNTYMXDLY=0
X_U98C         N2370941 N237358 $G_DPWR $G_DGND 74HC04 PARAMS:
+ IO_LEVEL=0 MNTYMXDLY=0
X_U99C         CLK N2369790 $G_DPWR $G_DGND 74HC04 PARAMS:
+ IO_LEVEL=0 MNTYMXDLY=0
X_U105         N254178 CLK S0CHANGE ARISE M_UN0010 $G_DPWR $G_DGND JKFF
X_U108         N243538 S0 S0CHANGE $G_DPWR $G_DGND XOR
X_U109         S0 CLK N2434742 N243538 M_UN0011 $G_DPWR $G_DGND JKFF
X_U110C         S0 N2434742 $G_DPWR $G_DGND 74HC04 PARAMS:
+ IO_LEVEL=0 MNTYMXDLY=0
X_U111C         ARISE CLK_EN_OVERIDE $G_DPWR $G_DGND 74HC04 PARAMS:
+ IO_LEVEL=0 MNTYMXDLY=0
X_U113C         S0CHANGE N251743 $G_DPWR $G_DGND 74HC04 PARAMS:
+ IO_LEVEL=0 MNTYMXDLY=0
X_U114A         N251743 A N254178 $G_DPWR $G_DGND 74LS08 PARAMS:
+ IO_LEVEL=0 MNTYMXDLY=0
X_U118C         ARISE NARISE $G_DPWR $G_DGND 74HC04 PARAMS:
+ IO_LEVEL=0 MNTYMXDLY=0
X_U119B         NARISE NT NX5 $G_DPWR $G_DGND 74LS32 PARAMS:
+ IO_LEVEL=0 MNTYMXDLY=0
V_V7         VIN 0 4
X_U120         VCC N271757 VCC N271786 M_UN0012 $G_DPWR $G_DGND JKFF
X_U121B         N086260 N271757 VCC 0 CD40106B PARAMS:
+ IO_LEVEL=0 MNTYMXDLY=0
X_U122B         N271786 CLK VCC 0 CD40106B PARAMS:
+ IO_LEVEL=0 MNTYMXDLY=0
X_U123B          0 N294365 VCC VSS N291780 ad648a
R_R4         N01917 N294365  1k TC=0,0 
R_R5         N294365 N291780  1k TC=0,0 
X_U124A         N2196321 P VCC 0 CD40106B PARAMS:
+ IO_LEVEL=0 MNTYMXDLY=0
** Floating/unmodeled pin fixups **
R__UC0001   M_UN0001  0   {1/GMIN}
R__UC0002   M_UN0002  0   {1/GMIN}
R__UC0003   M_UN0003  0   {1/GMIN}
R__UC0004   M_UN0004  0   {1/GMIN}
R__UC0005   M_UN0005  0   {1/GMIN}
R__UC0006   M_UN0006  0   {1/GMIN}
R__UC0007   M_UN0007  0   {1/GMIN}
R__UC0008   M_UN0008  0   {1/GMIN}
R__UC0009   M_UN0009  0   {1/GMIN}

**** RESUMING 7.cir ****
.END

INFO(ORPSIM-15423): Unable to find index file adc.ind for library file adc.lib.

INFO(ORPSIM-15422): Making new index file adc.ind for library file adc.lib.

Index has 1 entries from 1 file(s).


**** Generated AtoD and DtoA Interfaces ****

*
* Analog/Digital interface for node 0
*
* Moving X_OUTPUTBUFF2.U76BLOG:IN4 from analog node 0 to new digital node 0$AtoD
X$0_AtoD1
+ 0
+ 0$AtoD
+ $G_CD4000_VDD
+ $G_CD4000_VSS
+ AtoD_4000B
+       PARAMS: CAPACITANCE=   0     
* Moving X_OUTPUTBUFF2.U76BLOG:IN3 from analog node 0 to new digital node 0$AtoD2
X$0_AtoD2
+ 0
+ 0$AtoD2
+ $G_CD4000_VDD
+ $G_CD4000_VSS
+ AtoD_4000B
+       PARAMS: CAPACITANCE=   0     
* Moving X_OUTPUTBUFF2.U76BLOG:IN2 from analog node 0 to new digital node 0$AtoD3
X$0_AtoD3
+ 0
+ 0$AtoD3
+ $G_CD4000_VDD
+ $G_CD4000_VSS
+ AtoD_4000B
+       PARAMS: CAPACITANCE=   0     
* Moving X_OUTPUTBUFF1.U76BLOG:IN4 from analog node 0 to new digital node 0$AtoD4
X$0_AtoD4
+ 0
+ 0$AtoD4
+ $G_CD4000_VDD
+ $G_CD4000_VSS
+ AtoD_4000B
+       PARAMS: CAPACITANCE=   0     
* Moving X_OUTPUTBUFF1.U76BLOG:IN3 from analog node 0 to new digital node 0$AtoD5
X$0_AtoD5
+ 0
+ 0$AtoD5
+ $G_CD4000_VDD
+ $G_CD4000_VSS
+ AtoD_4000B
+       PARAMS: CAPACITANCE=   0     
* Moving X_OUTPUTBUFF1.U76BLOG:IN2 from analog node 0 to new digital node 0$AtoD6
X$0_AtoD6
+ 0
+ 0$AtoD6
+ $G_CD4000_VDD
+ $G_CD4000_VSS
+ AtoD_4000B
+       PARAMS: CAPACITANCE=   0     
* Moving X_IC13.U4:IN5 from analog node 0 to new digital node 0$AtoD7
X$0_AtoD7
+ 0
+ 0$AtoD7
+ $G_CD4000_VDD
+ $G_CD4000_VSS
+ AtoD_4000B
+       PARAMS: CAPACITANCE=   0     
* Moving X_IC13.U4:IN4 from analog node 0 to new digital node 0$AtoD8
X$0_AtoD8
+ 0
+ 0$AtoD8
+ $G_CD4000_VDD
+ $G_CD4000_VSS
+ AtoD_4000B
+       PARAMS: CAPACITANCE=   0     
* Moving X_IC13.U3:IN8 from analog node 0 to new digital node 0$AtoD9
X$0_AtoD9
+ 0
+ 0$AtoD9
+ $G_CD4000_VDD
+ $G_CD4000_VSS
+ AtoD_4000B
+       PARAMS: CAPACITANCE=   0     
* Moving X_IC13.U3:IN7 from analog node 0 to new digital node 0$AtoD10
X$0_AtoD10
+ 0
+ 0$AtoD10
+ $G_CD4000_VDD
+ $G_CD4000_VSS
+ AtoD_4000B
+       PARAMS: CAPACITANCE=   0     
* Moving X_IC12.U4:IN5 from analog node 0 to new digital node 0$AtoD11
X$0_AtoD11
+ 0
+ 0$AtoD11
+ $G_CD4000_VDD
+ $G_CD4000_VSS
+ AtoD_4000B
+       PARAMS: CAPACITANCE=   0     
* Moving X_IC12.U4:IN4 from analog node 0 to new digital node 0$AtoD12
X$0_AtoD12
+ 0
+ 0$AtoD12
+ $G_CD4000_VDD
+ $G_CD4000_VSS
+ AtoD_4000B
+       PARAMS: CAPACITANCE=   0     
* Moving X_IC12.U3:IN8 from analog node 0 to new digital node 0$AtoD13
X$0_AtoD13
+ 0
+ 0$AtoD13
+ $G_CD4000_VDD
+ $G_CD4000_VSS
+ AtoD_4000B
+       PARAMS: CAPACITANCE=   0     
* Moving X_IC12.U3:IN7 from analog node 0 to new digital node 0$AtoD14
X$0_AtoD14
+ 0
+ 0$AtoD14
+ $G_CD4000_VDD
+ $G_CD4000_VSS
+ AtoD_4000B
+       PARAMS: CAPACITANCE=   0     
* Moving X_IC11.U4:IN5 from analog node 0 to new digital node 0$AtoD15
X$0_AtoD15
+ 0
+ 0$AtoD15
+ $G_CD4000_VDD
+ $G_CD4000_VSS
+ AtoD_4000B
+       PARAMS: CAPACITANCE=   0     
* Moving X_IC11.U4:IN4 from analog node 0 to new digital node 0$AtoD16
X$0_AtoD16
+ 0
+ 0$AtoD16
+ $G_CD4000_VDD
+ $G_CD4000_VSS
+ AtoD_4000B
+       PARAMS: CAPACITANCE=   0     
* Moving X_IC11.U3:IN8 from analog node 0 to new digital node 0$AtoD17
X$0_AtoD17
+ 0
+ 0$AtoD17
+ $G_CD4000_VDD
+ $G_CD4000_VSS
+ AtoD_4000B
+       PARAMS: CAPACITANCE=   0     
* Moving X_IC11.U3:IN7 from analog node 0 to new digital node 0$AtoD18
X$0_AtoD18
+ 0
+ 0$AtoD18
+ $G_CD4000_VDD
+ $G_CD4000_VSS
+ AtoD_4000B
+       PARAMS: CAPACITANCE=   0     
* Moving X_IC10.UBUF:IN4 from analog node 0 to new digital node 0$AtoD19
X$0_AtoD19
+ 0
+ 0$AtoD19
+ $G_CD4000_VDD
+ $G_CD4000_VSS
+ AtoD_4000B
+       PARAMS: CAPACITANCE=   0     
* Moving X_STATEBUFF.U76BLOG:IN8 from analog node 0 to new digital node 0$AtoD20
X$0_AtoD20
+ 0
+ 0$AtoD20
+ $G_CD4000_VDD
+ $G_CD4000_VSS
+ AtoD_4000B
+       PARAMS: CAPACITANCE=   0     
* Moving X_STATEBUFF.U76BLOG:IN4 from analog node 0 to new digital node 0$AtoD21
X$0_AtoD21
+ 0
+ 0$AtoD21
+ $G_CD4000_VDD
+ $G_CD4000_VSS
+ AtoD_4000B
+       PARAMS: CAPACITANCE=   0     
* Moving X_STATEBUFF.U76BLOG:IN3 from analog node 0 to new digital node 0$AtoD22
X$0_AtoD22
+ 0
+ 0$AtoD22
+ $G_CD4000_VDD
+ $G_CD4000_VSS
+ AtoD_4000B
+       PARAMS: CAPACITANCE=   0     
* Moving X_STATEBUFF.U76BLOG:IN2 from analog node 0 to new digital node 0$AtoD23
X$0_AtoD23
+ 0
+ 0$AtoD23
+ $G_CD4000_VDD
+ $G_CD4000_VSS
+ AtoD_4000B
+       PARAMS: CAPACITANCE=   0     
* Moving X_CNTB.U1:IN1 from analog node 0 to new digital node 0$AtoD24
X$0_AtoD24
+ 0
+ 0$AtoD24
+ VCC
+ 0
+ AtoD_4000B
+       PARAMS: CAPACITANCE=   0     
*
* Analog/Digital interface for node VCC
*
* Moving X_U120.U1:K1 from analog node VCC to new digital node VCC$AtoD
X$VCC_AtoD1
+ VCC
+ VCC$AtoD
+ $G_DPWR
+ $G_DGND
+ AtoDdefault
+       PARAMS: CAPACITANCE=   0     
* Moving X_U120.U1:J1 from analog node VCC to new digital node VCC$AtoD2
X$VCC_AtoD2
+ VCC
+ VCC$AtoD2
+ $G_DPWR
+ $G_DGND
+ AtoDdefault
+       PARAMS: CAPACITANCE=   0     
* Moving X_OUTPUTBUFF2.U76BLOG:IN10 from analog node VCC to new digital node VCC$AtoD3
X$VCC_AtoD3
+ VCC
+ VCC$AtoD3
+ $G_CD4000_VDD
+ $G_CD4000_VSS
+ AtoD_4000B
+       PARAMS: CAPACITANCE=   0     
* Moving X_OUTPUTBUFF2.U76BLOG:IN9 from analog node VCC to new digital node VCC$AtoD4
X$VCC_AtoD4
+ VCC
+ VCC$AtoD4
+ $G_CD4000_VDD
+ $G_CD4000_VSS
+ AtoD_4000B
+       PARAMS: CAPACITANCE=   0     
* Moving X_OUTPUTBUFF1.U76BLOG:IN10 from analog node VCC to new digital node VCC$AtoD5
X$VCC_AtoD5
+ VCC
+ VCC$AtoD5
+ $G_CD4000_VDD
+ $G_CD4000_VSS
+ AtoD_4000B
+       PARAMS: CAPACITANCE=   0     
* Moving X_OUTPUTBUFF1.U76BLOG:IN9 from analog node VCC to new digital node VCC$AtoD6
X$VCC_AtoD6
+ VCC
+ VCC$AtoD6
+ $G_CD4000_VDD
+ $G_CD4000_VSS
+ AtoD_4000B
+       PARAMS: CAPACITANCE=   0     
* Moving X_STATEBUFF.U76BLOG:IN10 from analog node VCC to new digital node VCC$AtoD7
X$VCC_AtoD7
+ VCC
+ VCC$AtoD7
+ $G_CD4000_VDD
+ $G_CD4000_VSS
+ AtoD_4000B
+       PARAMS: CAPACITANCE=   0     
* Moving X_STATEBUFF.U76BLOG:IN9 from analog node VCC to new digital node VCC$AtoD8
X$VCC_AtoD8
+ VCC
+ VCC$AtoD8
+ $G_CD4000_VDD
+ $G_CD4000_VSS
+ AtoD_4000B
+       PARAMS: CAPACITANCE=   0     
*
* Analog/Digital interface for node N55721
*
* Moving X_AND8.U1:OUT1 from analog node N55721 to new digital node N55721$DtoA
X$N55721_DtoA1
+ N55721$DtoA
+ N55721
+ M_UN0002
+ M_UN0003
+ DtoA_4000B
+       PARAMS: DRVH=   1.4430E+03 DRVL=   1.4430E+03 CAPACITANCE=   0     
*
* Analog/Digital interface for node N180505
*
* Moving X_U91A.UG:IN1 from analog node N180505 to new digital node N180505$AtoD
X$N180505_AtoD1
+ N180505
+ N180505$AtoD
+ VCC
+ 0
+ AtoD_4000B_ST
+       PARAMS: CAPACITANCE=   0     
*
* Analog/Digital interface for node M_UN0001
*
* Moving X_STATEBUFF.U76BDLY:OUT4 from analog node M_UN0001 to new digital node M_UN0001$DtoA
X$M_UN0001_DtoA1
+ M_UN0001$DtoA
+ M_UN0001
+ $G_CD4000_VDD
+ $G_CD4000_VSS
+ DtoA_4000B
+       PARAMS: DRVH=   1.4430E+03 DRVL=   1.4430E+03 CAPACITANCE=   0     
*
* Analog/Digital interface for node M_UN0004
*
* Moving X_IC10.UO:OUT4 from analog node M_UN0004 to new digital node M_UN0004$DtoA
X$M_UN0004_DtoA1
+ M_UN0004$DtoA
+ M_UN0004
+ $G_CD4000_VDD
+ $G_CD4000_VSS
+ DtoA_4000B
+       PARAMS: DRVH=   1.4430E+03 DRVL=   1.4430E+03 CAPACITANCE=   0     
*
* Analog/Digital interface for node M_UN0005
*
* Moving X_IC10.UO:OUT6 from analog node M_UN0005 to new digital node M_UN0005$DtoA
X$M_UN0005_DtoA1
+ M_UN0005$DtoA
+ M_UN0005
+ $G_CD4000_VDD
+ $G_CD4000_VSS
+ DtoA_4000B
+       PARAMS: DRVH=   1.4430E+03 DRVL=   1.4430E+03 CAPACITANCE=   0     
*
* Analog/Digital interface for node M_UN0006
*
* Moving X_IC10.UO:OUT7 from analog node M_UN0006 to new digital node M_UN0006$DtoA
X$M_UN0006_DtoA1
+ M_UN0006$DtoA
+ M_UN0006
+ $G_CD4000_VDD
+ $G_CD4000_VSS
+ DtoA_4000B
+       PARAMS: DRVH=   1.4430E+03 DRVL=   1.4430E+03 CAPACITANCE=   0     
*
* Analog/Digital interface for node M_UN0007
*
* Moving X_IC10.UO:OUT8 from analog node M_UN0007 to new digital node M_UN0007$DtoA
X$M_UN0007_DtoA1
+ M_UN0007$DtoA
+ M_UN0007
+ $G_CD4000_VDD
+ $G_CD4000_VSS
+ DtoA_4000B
+       PARAMS: DRVH=   1.4430E+03 DRVL=   1.4430E+03 CAPACITANCE=   0     
*
* Analog/Digital interface for node M_UN0008
*
* Moving X_IC10.UO:OUT9 from analog node M_UN0008 to new digital node M_UN0008$DtoA
X$M_UN0008_DtoA1
+ M_UN0008$DtoA
+ M_UN0008
+ $G_CD4000_VDD
+ $G_CD4000_VSS
+ DtoA_4000B
+       PARAMS: DRVH=   1.4430E+03 DRVL=   1.4430E+03 CAPACITANCE=   0     
*
* Analog/Digital interface for node M_UN0009
*
* Moving X_IC10.UO:OUT10 from analog node M_UN0009 to new digital node M_UN0009$DtoA
X$M_UN0009_DtoA1
+ M_UN0009$DtoA
+ M_UN0009
+ $G_CD4000_VDD
+ $G_CD4000_VSS
+ DtoA_4000B
+       PARAMS: DRVH=   1.4430E+03 DRVL=   1.4430E+03 CAPACITANCE=   0     
*
* Analog/Digital interface for node I0
*
* Moving X_U11B.U1:OUT1 from analog node I0 to new digital node I0$DtoA
X$I0_DtoA1
+ I0$DtoA
+ I0
+ $G_DPWR
+ $G_DGND
+ DtoA_LS
+       PARAMS: DRVH= 108    DRVL= 157    CAPACITANCE=   0     
*
* Analog/Digital interface for node I1
*
* Moving X_U10B.U1:OUT1 from analog node I1 to new digital node I1$DtoA
X$I1_DtoA1
+ I1$DtoA
+ I1
+ $G_DPWR
+ $G_DGND
+ DtoA_LS
+       PARAMS: DRVH= 108    DRVL= 157    CAPACITANCE=   0     
*
* Analog/Digital interface for node RST_IN
*
* Moving X_U9E.U1:OUT1 from analog node RST_IN to new digital node RST_IN$DtoA
X$RST_IN_DtoA1
+ RST_IN$DtoA
+ RST_IN
+ $G_DPWR
+ $G_DGND
+ DtoA_HC
+       PARAMS: DRVH=  87     DRVL=  87     CAPACITANCE=   0     
*
* Analog/Digital interface power supply subcircuits
*
X$DIGIFPWR 0 DIGIFPWR
X$CD4000_PWR 0 CD4000_PWR

* e:\local\college\classes\2021bf\ecen4013\ecen4013\adc\pspice\schematic\adc-PSpiceFiles\root\7\2.stl written on Fri Sep  3 14:14:57 2021
* by Stimulus Editor -- Serial Number: 1005 -- Version 17.4.0
;!Stimulus Get
;! TRIGGER Digital RST Digital
;!Ok
;!Plot Axis_Settings
;!Xrange 0s 847.26867335565ns
;!AutoUniverse
;!XminRes 1ns
;!YminRes 1n
;!Ok
.STIMULUS TRIGGER STIM (1, 1)
+   +0s 0
+   83.333us 1
+   6.241667ms 0
+   10.475ms 1
.STIMULUS RST STIM (1, 1)
+   +0s 1
+   300ns 0

**** 09/05/21 16:35:04 ******* PSpice 17.4.0 (Nov 2018) ******* ID# 0 ********

 ** Profile: "root-7"  [ e:\local\college\classes\2021bf\ecen4013\ecen4013\adc\pspice\schematic\adc-pspicefiles\root\7.sim ] 


 ****     Diode MODEL PARAMETERS


******************************************************************************




               X_U85B.dx       X_U85B.dy       X_U88.DX        X_U123B.dx      
          IS  800.000000E-18  800.000000E-18  800.000000E-18  800.000000E-18 
          RS                    1.000000E-03                                 
         CJO                   10.000000E-12                                 


               X_U123B.dy      D74CLMP         
          IS  800.000000E-18    1.000000E-15 
          RS    1.000000E-03    2            
         CJO   10.000000E-12    2.000000E-12 


**** 09/05/21 16:35:04 ******* PSpice 17.4.0 (Nov 2018) ******* ID# 0 ********

 ** Profile: "root-7"  [ e:\local\college\classes\2021bf\ecen4013\ecen4013\adc\pspice\schematic\adc-pspicefiles\root\7.sim ] 


 ****     BJT MODEL PARAMETERS


******************************************************************************




               X_U88.QIN       X_U88.QMI       X_U88.QMO       X_U88.QOC       
               PNP             NPN             NPN             NPN             
       LEVEL    1               1               1               1            
          IS  800.000000E-18  800.000000E-18  800.000000E-18  800.000000E-18 
          BF    2.000000E+03    1.002000E+03    1.000000E+03    3.378000E+03 
          NF    1               1               1               1            
          BR    1               1               1               1            
          NR    1               1               1               1            
         ISS    0               0               0               0            
          RE    0               0               0               0            
          RC    0               0               0               0            
         CJE    0               0               0               0            
         VJE     .75             .75             .75             .75         
         CJC    0               0               1.000000E-15    1.000000E-15 
         VJC     .75             .75             .75             .75         
         MJC     .33             .33             .33             .33         
        XCJC    1               1               1               1            
         CJS    0               0               0               0            
         VJS     .75             .75             .75             .75         
          TF                                                  930.200000E-12 
          TR                                  807.400000E-09  543.800000E-09 
          KF    0               0               0               0            
          AF    1               1               1               1            
          CN    2.2             2.42            2.42            2.42         
           D     .52             .87             .87             .87         


**** 09/05/21 16:35:04 ******* PSpice 17.4.0 (Nov 2018) ******* ID# 0 ********

 ** Profile: "root-7"  [ e:\local\college\classes\2021bf\ecen4013\ecen4013\adc\pspice\schematic\adc-pspicefiles\root\7.sim ] 


 ****     Junction FET MODEL PARAMETERS


******************************************************************************




               X_U85B.jx       X_U123B.jx      
               NJF             NJF             
         VTO   -1              -1            
        BETA  548.300000E-06  548.300000E-06 
          IS    2.500000E-12    2.500000E-12 


**** 09/05/21 16:35:04 ******* PSpice 17.4.0 (Nov 2018) ******* ID# 0 ********

 ** Profile: "root-7"  [ e:\local\college\classes\2021bf\ecen4013\ecen4013\adc\pspice\schematic\adc-pspicefiles\root\7.sim ] 


 ****     Voltage Controlled Switch MODEL PARAMETERS


******************************************************************************




               X_IC9.CD4066_SW 
         RON  125            
        ROFF   10.000000E+09 
         VON    1            
        VOFF    0            


**** 09/05/21 16:35:04 ******* PSpice 17.4.0 (Nov 2018) ******* ID# 0 ********

 ** Profile: "root-7"  [ e:\local\college\classes\2021bf\ecen4013\ecen4013\adc\pspice\schematic\adc-pspicefiles\root\7.sim ] 


 ****     Digital Input MODEL PARAMETERS


******************************************************************************




               DIN4000B        DIN74LS         DIN74HC         
      S0NAME 0               0               0               
       S0TSW   15.000000E-09    5.000000E-09    5.000000E-09 
       S0RLO    1               1               1            
       S0RHI   80.000000E+03  100.000000E+03  100.000000E+03 
      S1NAME 1               1               1               
       S1TSW   15.000000E-09    4.500000E-09    5.000000E-09 
       S1RLO   40.000000E+03  100.000000E+03  100.000000E+03 
       S1RHI    1               1               1            
      S2NAME X               X               X               
       S2TSW   15.000000E-09    4.500000E-09    5.000000E-09 
       S2RLO  800              30.9           110            
       S2RHI  800             100             100            
      S3NAME R               R               R               
       S3TSW   15.000000E-09    4.500000E-09    5.000000E-09 
       S3RLO  800              30.9           110            
       S3RHI  800             100             100            
      S4NAME F               F               F               
       S4TSW   15.000000E-09    4.500000E-09    5.000000E-09 
       S4RLO  800              30.9           110            
       S4RHI  800             100             100            
      S5NAME Z               Z               Z               
       S5TSW   15.000000E-09    4.500000E-09    5.000000E-09 
       S5RLO    1.000000E+06  200.000000E+03  200.000000E+03 
       S5RHI    1.000000E+06  200.000000E+03  200.000000E+03 


**** 09/05/21 16:35:04 ******* PSpice 17.4.0 (Nov 2018) ******* ID# 0 ********

 ** Profile: "root-7"  [ e:\local\college\classes\2021bf\ecen4013\ecen4013\adc\pspice\schematic\adc-pspicefiles\root\7.sim ] 


 ****     Digital Output MODEL PARAMETERS


******************************************************************************




               DO4000B         DO74            DO4000B_ST      
    TIMESTEP  100.000000E-12  100.000000E-12  100.000000E-12 
      S0NAME X               X               0               
       S0VHI     .5             2                .2          
       S0VLO    -.5              .8            -3            
      S1NAME 0               0               1               
       S1VHI    -.5              .8             3            
       S1VLO   -3              -1.5             -.3          
      S2NAME R               R                               
       S2VHI     .05            1.4                          
       S2VLO    -.5              .8                          
      S3NAME R               R                               
       S3VHI     .5             2                            
       S3VLO    -.05            1.3                          
      S4NAME X               X                               
       S4VHI     .5             2                            
       S4VLO    -.5              .8                          
      S5NAME 1               1                               
       S5VHI    3               7                            
       S5VLO     .5             2                            
      S6NAME F               F                               
       S6VHI     .5             2                            
       S6VLO    -.05            1.3                          
      S7NAME F               F                               
       S7VHI     .05            1.4                          
       S7VLO    -.5              .8                          


**** 09/05/21 16:35:04 ******* PSpice 17.4.0 (Nov 2018) ******* ID# 0 ********

 ** Profile: "root-7"  [ e:\local\college\classes\2021bf\ecen4013\ecen4013\adc\pspice\schematic\adc-pspicefiles\root\7.sim ] 


 ****     Digital Gate MODEL PARAMETERS


******************************************************************************




               D_CD4520B_1     D_CD4520B_3     D_CD4068B       D_CD4028B       
      TPLHMN  200.000000E-09   25.000000E-09   60.000000E-09   70.000000E-09 
      TPLHTY  500.000000E-09   62.500000E-09  150.000000E-09  175.000000E-09 
      TPLHMX  800.000000E-09  100.000000E-09  300.000000E-09  350.000000E-09 
      TPHLMN    0              25.000000E-09   60.000000E-09   70.000000E-09 
      TPHLTY    0              62.500000E-09  150.000000E-09  175.000000E-09 
      TPHLMX    0             100.000000E-09  300.000000E-09  350.000000E-09 


               D_CD4512B_1     D_CD4512B_2     D_CD4512B_3     D_CD40106B      
      TPLHMN   30.000000E-09   20.000000E-09   40.000000E-09   56.000000E-09 
      TPLHTY   75.000000E-09   50.000000E-09  100.000000E-09  140.000000E-09 
      TPLHMX  120.000000E-09   80.000000E-09  160.000000E-09  280.000000E-09 
      TPHLMN   30.000000E-09   20.000000E-09   40.000000E-09   56.000000E-09 
      TPHLTY   75.000000E-09   50.000000E-09  100.000000E-09  140.000000E-09 
      TPHLMX  120.000000E-09   80.000000E-09  160.000000E-09  280.000000E-09 


               D0_GATE         D_H04C          D_LS08          D_LS32          
      TPLHMN    0               3.600000E-09    3.200000E-09    5.600000E-09 
      TPLHTY    0               9.000000E-09    8.000000E-09   14.000000E-09 
      TPLHMX    0              24.000000E-09   15.000000E-09   22.000000E-09 
      TPHLMN    0               3.600000E-09    4.000000E-09    5.600000E-09 
      TPHLTY    0               9.000000E-09   10.000000E-09   14.000000E-09 
      TPHLMX    0              24.000000E-09   20.000000E-09   22.000000E-09 


               D_PLD_GATE      
      TPLHMN    0            
      TPLHTY    0            
      TPLHMX    0            
      TPHLMN    0            
      TPHLTY    0            
      TPHLMX    0            


**** 09/05/21 16:35:04 ******* PSpice 17.4.0 (Nov 2018) ******* ID# 0 ********

 ** Profile: "root-7"  [ e:\local\college\classes\2021bf\ecen4013\ecen4013\adc\pspice\schematic\adc-pspicefiles\root\7.sim ] 


 ****     Digital Tri Gate MODEL PARAMETERS


******************************************************************************




               D_CD4512B_4     
      TPLHMN   30.000000E-09 
      TPLHTY   75.000000E-09 
      TPLHMX  120.000000E-09 
      TPHLMN   30.000000E-09 
      TPHLTY   75.000000E-09 
      TPHLMX  120.000000E-09 
      TPZHMN   30.000000E-09 
      TPZHTY   75.000000E-09 
      TPZHMX  120.000000E-09 
      TPZLMN   30.000000E-09 
      TPZLTY   75.000000E-09 
      TPZLMX  120.000000E-09 
      TPLZMN   30.000000E-09 
      TPLZTY   75.000000E-09 
      TPLZMX  120.000000E-09 
      TPHZMN   30.000000E-09 
      TPHZTY   75.000000E-09 
      TPHZMX  120.000000E-09 


**** 09/05/21 16:35:04 ******* PSpice 17.4.0 (Nov 2018) ******* ID# 0 ********

 ** Profile: "root-7"  [ e:\local\college\classes\2021bf\ecen4013\ecen4013\adc\pspice\schematic\adc-pspicefiles\root\7.sim ] 


 ****     Digital Edge Triggered FF MODEL PARAMETERS


******************************************************************************




               D_CD4520B_2     D0_EFF          D_PLD_EFF       
  TPCLKQLHMN  115.000000E-09    0               0            
  TPCLKQLHTY  287.500000E-09    0               0            
  TPCLKQLHMX  460.000000E-09    0               0            
  TPCLKQHLMN  115.000000E-09    0               0            
  TPCLKQHLTY  287.500000E-09    0               0            
  TPCLKQHLMX  460.000000E-09    0               0            
   TPPCQLHMN  112.000000E-09    0               0            
   TPPCQLHTY  280.000000E-09    0               0            
   TPPCQLHMX  550.000000E-09    0               0            
   TPPCQHLMN  112.000000E-09    0               0            
   TPPCQHLTY  280.000000E-09    0               0            
   TPPCQHLMX  550.000000E-09    0               0            
    TWCLKLMN   10.000000E-09    0               0            
    TWCLKLTY   10.000000E-09    0               0            
    TWCLKLMX   10.000000E-09    0               0            
    TWCLKHMN   10.000000E-09    0               0            
    TWCLKHTY   10.000000E-09    0               0            
    TWCLKHMX   10.000000E-09    0               0            
     TWPCLMN  250.000000E-09    0               0            
     TWPCLTY  250.000000E-09    0               0            
     TWPCLMX  250.000000E-09    0               0            
   TSUDCLKMN    0               0               0            
   TSUDCLKTY    0               0               0            
   TSUDCLKMX    0               0               0            
 TSUPCCLKHMN    0               0               0            
 TSUPCCLKHTY    0               0               0            
 TSUPCCLKHMX    0               0               0            
    THDCLKMN    0               0               0            
    THDCLKTY    0               0               0            
    THDCLKMX    0               0               0            
  TSUCECLKMN    0               0               0            
  TSUCECLKTY    0               0               0            
  TSUCECLKMX    0               0               0            
   THCECLKMN    0               0               0            
   THCECLKTY    0               0               0            
   THCECLKMX    0               0               0            


**** 09/05/21 16:35:04 ******* PSpice 17.4.0 (Nov 2018) ******* ID# 0 ********

 ** Profile: "root-7"  [ e:\local\college\classes\2021bf\ecen4013\ecen4013\adc\pspice\schematic\adc-pspicefiles\root\7.sim ] 


 ****     Digital IO  MODEL PARAMETERS


******************************************************************************




               IO_STM          IO_4000B        IO_HC           IO_LS           
        INLD                                    3.500000E-12                 
        DRVL    0               1.443000E+03   87             157            
        DRVH    0               1.443000E+03   87             108            
       AtoD1                 AtoD_4000B      AtoD_HC         AtoD_LS         
       AtoD2                 AtoD_4000B_NX   AtoD_HC_NX      AtoD_LS_NX      
       AtoD3                 AtoD_4000B      AtoD_HC         AtoD_LS         
       AtoD4                 AtoD_4000B_NX   AtoD_HC_NX      AtoD_LS_NX      
       DtoA1 DtoA_STM        DtoA_4000B      DtoA_HC         DtoA_LS         
       DtoA2 DtoA_STM        DtoA_4000B      DtoA_HC         DtoA_LS         
       DtoA3 DtoA_STM        DtoA_4000B      DtoA_HC_E       DtoA_LS         
       DtoA4 DtoA_STM        DtoA_4000B      DtoA_HC_E       DtoA_LS         
    DIGPOWER                 CD4000_PWR                                      
      TSWHL1                    7.720000E-09    2.742000E-09    2.724000E-09 
      TSWHL2                    7.860000E-09    2.742000E-09    2.724000E-09 
      TSWHL3                    9.710000E-09    2.751000E-09    2.724000E-09 
      TSWHL4                    9.630000E-09    2.751000E-09    2.724000E-09 
      TSWLH1                    7.560000E-09    2.758000E-09    2.104000E-09 
      TSWLH2                    7.400000E-09    2.758000E-09    2.104000E-09 
      TSWLH3                    9.410000E-09    2.763000E-09    2.104000E-09 
      TSWLH4                    9.240000E-09    2.763000E-09    2.104000E-09 
       TPWRT  100.000000E+03  100.000000E+03    2.000000E-09  100.000000E+03 


               IO_4000B_ST     IO_PLD          IO_DFT          IO_HC_DTOA      
        DRVL    1.443000E+03                                                 
        DRVH    1.443000E+03                                                 
       AtoD1 AtoD_4000B_ST                   AtoD_STD                        
       AtoD2 AtoD_4000B_ST                   AtoD_STD_NX                     
       AtoD3 AtoD_4000B_ST                   AtoD_STD                        
       AtoD4 AtoD_4000B_ST                   AtoD_STD_NX                     
       DtoA1 DtoA_4000B                      DtoA_STD                        
       DtoA2 DtoA_4000B                      DtoA_STD                        
       DtoA3 DtoA_4000B                      DtoA_STD                        
       DtoA4 DtoA_4000B                      DtoA_STD                        
    DIGPOWER CD4000_PWR                                                      
      TSWHL1    7.720000E-09                                                 
      TSWHL2    7.860000E-09                                                 
      TSWHL3    9.710000E-09                                                 
      TSWHL4    9.630000E-09                                                 
      TSWLH1    7.560000E-09                                                 
      TSWLH2    7.400000E-09                                                 
      TSWLH3    9.410000E-09                                                 
      TSWLH4    9.240000E-09                                                 
       TPWRT  100.000000E+03  100.000000E+03  100.000000E+03  100.000000E+03 


**** 09/05/21 16:35:04 ******* PSpice 17.4.0 (Nov 2018) ******* ID# 0 ********

 ** Profile: "root-7"  [ e:\local\college\classes\2021bf\ecen4013\ecen4013\adc\pspice\schematic\adc-pspicefiles\root\7.sim ] 


 ****     INITIAL TRANSIENT SOLUTION       TEMPERATURE =   27.000 DEG C


******************************************************************************



 NODE   VOLTAGE     NODE   VOLTAGE     NODE   VOLTAGE     NODE   VOLTAGE


(   I0)     .1015  (   I1)     .1015  (  VCC)   10.0000  (  VIN)    4.0000      

(  VSS)  -10.0000  (N01906)-89.25E-06 (N01917)-89.25E-06 (N29993)-106.1E-06     

(N33002)   -5.0000 (N55721)    0.0000 (RST_IN)    4.9975 ($G_DGND)    0.0000    

($G_DPWR)    5.0000                   (N180505)    9.0812                       

(N291780)-89.27E-06                   (N294365)-89.25E-06                       

(X_U88.7)    1.3929                   (X_U88.8)     .6428                       

(X_U88.9)     .7182                   (M_UN0001)     .0411                      

(M_UN0002)    0.0000                  (M_UN0003)    0.0000                      

(M_UN0004)     .0411                  (M_UN0005)     .0411                      

(M_UN0006)     .0411                  (M_UN0007)     .0411                      

(M_UN0008)     .0411                  (M_UN0009)     .0411                      

(X_U85B.6) 1.402E-09                  (X_U85B.7)-89.25E-06                      

(X_U85B.8)-89.25E-06                  (X_U85B.9)    0.0000                      

(X_U88.10)     .7182                  (X_U88.11)     .7182                      

(X_U88.21)     .7499                  (X_U88.22)     .7500                      

(X_U123B.6) 1.408E-09                 (X_U123B.7)-89.27E-06                     

(X_U123B.8)-89.27E-06                 (X_U123B.9)    0.0000                     

(X_U85B.10)     .7970                 (X_U85B.11)    9.8563                     

(X_U85B.12)    9.8561                 (X_U85B.53)    8.0000                     

(X_U85B.54)   -8.0000                 (X_U85B.90) 153.2E-09                     

(X_U85B.91)   15.0000                 (X_U85B.92)  -15.0000                     

(X_U85B.99)    0.0000                 (X_U123B.10)     .7970                    

(X_U123B.11)    9.8563                (X_U123B.12)    9.8561                    

(X_U123B.53)    8.0000                (X_U123B.54)   -8.0000                    

(X_U123B.90)-25.05E-06                (X_U123B.91)   15.0000                    

(X_U123B.92)  -15.0000                (X_U123B.99)    0.0000                    

($G_CD4000_VDD)    5.0000             ($G_CD4000_VSS)    0.0000                 

(X$0_AtoD1.NORM)   -1.2500            (X$0_AtoD2.NORM)   -1.2500                

(X$0_AtoD3.NORM)   -1.2500            (X$0_AtoD4.NORM)   -1.2500                

(X$0_AtoD5.NORM)   -1.2500            (X$0_AtoD6.NORM)   -1.2500                

(X$0_AtoD7.NORM)   -1.2500            (X$0_AtoD8.NORM)   -1.2500                

(X$0_AtoD9.NORM)   -1.2500            (X$0_AtoD10.NORM)   -1.2500               

(X$0_AtoD11.NORM)   -1.2500           (X$0_AtoD12.NORM)   -1.2500               

(X$0_AtoD13.NORM)   -1.2500           (X$0_AtoD14.NORM)   -1.2500               

(X$0_AtoD15.NORM)   -1.2500           (X$0_AtoD16.NORM)   -1.2500               

(X$0_AtoD17.NORM)   -1.2500           (X$0_AtoD18.NORM)   -1.2500               

(X$0_AtoD19.NORM)   -1.2500           (X$0_AtoD20.NORM)   -1.2500               

(X$0_AtoD21.NORM)   -1.2500           (X$0_AtoD22.NORM)   -1.2500               

(X$0_AtoD23.NORM)   -1.2500           (X$0_AtoD24.NORM)   -1.2500               

(X$VCC_AtoD3.NORM)    3.7500          (X$VCC_AtoD4.NORM)    3.7500              

(X$VCC_AtoD5.NORM)    3.7500          (X$VCC_AtoD6.NORM)    3.7500              

(X$VCC_AtoD7.NORM)    3.7500          (X$VCC_AtoD8.NORM)    3.7500              

(X$I0_DtoA1.DGND_OL)     .1014        (X$I0_DtoA1.DPWR_OH)    3.4493            

(X$I1_DtoA1.DGND_OL)     .1014        (X$I1_DtoA1.DPWR_OH)    3.4493            

(X$N180505_AtoD1.NORM)    1.0203      (X$N55721_DtoA1.DRVGND)    0.0000         

(X$N55721_DtoA1.DRVPWR)    0.0000     (X$N55721_DtoA1.X1.DRVN)    0.0000        

(X$N55721_DtoA1.X1.DRVP)    0.0000    (X$RST_IN_DtoA1.DGND_OL)     .0022        

(X$RST_IN_DtoA1.DPWR_OH)    4.9975    (X$M_UN0001_DtoA1.DRVGND)     .0411       

(X$M_UN0001_DtoA1.DRVPWR)    4.9692   (X$M_UN0004_DtoA1.DRVGND)     .0411       

(X$M_UN0004_DtoA1.DRVPWR)    4.9692   (X$M_UN0005_DtoA1.DRVGND)     .0411       

(X$M_UN0005_DtoA1.DRVPWR)    4.9692   (X$M_UN0006_DtoA1.DRVGND)     .0411       

(X$M_UN0006_DtoA1.DRVPWR)    4.9692   (X$M_UN0007_DtoA1.DRVGND)     .0411       

(X$M_UN0007_DtoA1.DRVPWR)    4.9692   (X$M_UN0008_DtoA1.DRVGND)     .0411       

(X$M_UN0008_DtoA1.DRVPWR)    4.9692   (X$M_UN0009_DtoA1.DRVGND)     .0411       

(X$M_UN0009_DtoA1.DRVPWR)    4.9692   (X$M_UN0001_DtoA1.X1.DRVN)     .0015      

(X$M_UN0001_DtoA1.X1.DRVP)     .0020  (X$M_UN0004_DtoA1.X1.DRVN)     .0015      

(X$M_UN0004_DtoA1.X1.DRVP)     .0020  (X$M_UN0005_DtoA1.X1.DRVN)     .0015      

(X$M_UN0005_DtoA1.X1.DRVP)     .0020  (X$M_UN0006_DtoA1.X1.DRVN)     .0015      

(X$M_UN0006_DtoA1.X1.DRVP)     .0020  (X$M_UN0007_DtoA1.X1.DRVN)     .0015      

(X$M_UN0007_DtoA1.X1.DRVP)     .0020  (X$M_UN0008_DtoA1.X1.DRVN)     .0015      

(X$M_UN0008_DtoA1.X1.DRVP)     .0020  (X$M_UN0009_DtoA1.X1.DRVN)     .0015      

(X$M_UN0009_DtoA1.X1.DRVP)     .0020  (X$0_AtoD1.XNORM.THRESHOLD)    1.5000     

(X$0_AtoD2.XNORM.THRESHOLD)    1.5000 (X$0_AtoD3.XNORM.THRESHOLD)    1.5000     

(X$0_AtoD4.XNORM.THRESHOLD)    1.5000 (X$0_AtoD5.XNORM.THRESHOLD)    1.5000     

(X$0_AtoD6.XNORM.THRESHOLD)    1.5000 (X$0_AtoD7.XNORM.THRESHOLD)    1.5000     

(X$0_AtoD8.XNORM.THRESHOLD)    1.5000 (X$0_AtoD9.XNORM.THRESHOLD)    1.5000     

(X$0_AtoD10.XNORM.THRESHOLD)    1.5000                                          

(X$0_AtoD11.XNORM.THRESHOLD)    1.5000                                          

(X$0_AtoD12.XNORM.THRESHOLD)    1.5000                                          

(X$0_AtoD13.XNORM.THRESHOLD)    1.5000                                          

(X$0_AtoD14.XNORM.THRESHOLD)    1.5000                                          

(X$0_AtoD15.XNORM.THRESHOLD)    1.5000                                          

(X$0_AtoD16.XNORM.THRESHOLD)    1.5000                                          

(X$0_AtoD17.XNORM.THRESHOLD)    1.5000                                          

(X$0_AtoD18.XNORM.THRESHOLD)    1.5000                                          

(X$0_AtoD19.XNORM.THRESHOLD)    1.5000                                          

(X$0_AtoD20.XNORM.THRESHOLD)    1.5000                                          

(X$0_AtoD21.XNORM.THRESHOLD)    1.5000                                          

(X$0_AtoD22.XNORM.THRESHOLD)    1.5000                                          

(X$0_AtoD23.XNORM.THRESHOLD)    1.5000                                          

(X$0_AtoD24.XNORM.THRESHOLD)    3.0000                                          

(X$VCC_AtoD3.XNORM.THRESHOLD)    1.5000                                         

(X$VCC_AtoD4.XNORM.THRESHOLD)    1.5000                                         

(X$VCC_AtoD5.XNORM.THRESHOLD)    1.5000                                         

(X$VCC_AtoD6.XNORM.THRESHOLD)    1.5000                                         

(X$VCC_AtoD7.XNORM.THRESHOLD)    1.5000                                         

(X$VCC_AtoD8.XNORM.THRESHOLD)    1.5000                                         

(X$N180505_AtoD1.XNORM.THRESHOLD)    3.0000              



 DGTL NODE : STATE  DGTL NODE : STATE  DGTL NODE : STATE  DGTL NODE : STATE


(0$AtoD17) : 0     (X_IC11.P) : 0     (X_CNTB.4QB) : 1   (X_OUTPUTBUFF1.Q1) : 0 

(X_OUTPUTBUFF1.G1) : 0                (      Q7) : 0     (X_IC12.B1) : 0        

( N237358) : 1     (0$AtoD14) : 0     (X_OUTPUTBUFF2.TOD3) : 0                  

(      Q4) : 0     (X_IC10.CB) : 1    (X_STATEBUFF.Q4) : 0                      

(X_STATEBUFF.D4) : 0                  (X_IC11.D11) : 0   (X_IC13.D31) : 0       

(N55721$DtoA) : 1  (X_CNTB.3QB) : 1   (X_OUTPUTBUFF2.G2) : 0                    

(X_OUTPUTBUFF2.Q2) : 0                (0$AtoD11) : 0     (X_IC12.Q) : 0         

(      Q1) : 0     (X_IC11.C0) : 1    (X_STATEBUFF.Q1) : 0                      

( RST_CNT) : 0     (X_STATEBUFF.D1) : 1                  (RST_IN$DtoA) : 1      

(X_IC13.IEN) : 1   (X_CNTB.4Q) : 0    (M_UN0001$DtoA) : 0                       

(X_CNTA.2QB) : 1   (      S2) : 0     (X_IC12.R) : 0     (X_IC11.A1) : 0        

(     NY4) : 1     (X_IC12.D11) : 1   ( N162266) : 0     (0$AtoD23) : 0         

(X_OUTPUTBUFF1.RESET) : 0             (X_OUTPUTBUFF2.Q4) : 0                    

(X_IC12.C1) : 0    (     NY1) : 1     ( 0$AtoD8) : 0     (X_IC13.P) : 0         

(  N99368) : 0     (X_OUTPUTBUFF1.TOD3) : 0              (X_STATEBUFF.TOD4) : 0 

(0$AtoD20) : 0     (N2196321) : 0     (X_IC10.DB) : 1    (X_IC10.T0) : 1        

(      N0) : 1     (X_IC11.D21) : 1   (0$AtoD18) : 0     ( N243538) : 0         

(X_IC13.D41) : 0   ( 0$AtoD5) : 0     (X_CNTA.CLR) : 1   (X_OUTPUTBUFF1.D3) : 0 

(X_OUTPUTBUFF2.RST) : 1               (      Y5) : 0     (X_CNTA.CK1) : 1       

(X_STATEBUFF.TOD1) : 1                (S0CHANGE) : 0     ( I1$DtoA) : 0         

(X_IC10.T5) : 0    (X_CNTB.1QB) : 1   (M_UN0010) : 1     ( 0$AtoD6) : 0         

(X_CNTB.2Q) : 0    (M_UN0004$DtoA) : 0                   (X_IC12.OEN) : 1       

(VCC$AtoD5) : 1    (      Y2) : 0     ( N271757) : 0     (X_CNTB.CK4) : 1       

(X_CNTA.CK2) : 1   (X_IC11.B1) : 0    (     NX4) : 0     (   $D_HI) : 1         

(X_OUTPUTBUFF1.OUT_DIS) : 0           (X_OUTPUTBUFF1.CLK) : 1                   

(X_IC10.T6) : 0    (X_IC12.D21) : 0   ( 0$AtoD3) : 0     (VCC$AtoD6) : 1        

(     NZ5) : 0     (X_IC13.A0) : 1    (X_CNTB.CK1) : 1   ( N162460) : 1         

(     NX1) : 0     (X_OUTPUTBUFF1.IN_EN) : 1             (X_IC11.Q) : 0         

(X_OUTPUTBUFF1.G2) : 0                (X_OUTPUTBUFF1.Q2) : 0                    

(X_OUTPUTBUFF2.D1) : 0                (X_CNTB.END) : 0   (X_OUTPUTBUFF2.M) : 1  

(X_IC11.OEN) : 1   (X_IC11.D31) : 1   (     NZ2) : 1     (X_IC13.D51) : 0       

(0$AtoD15) : 0     (X_CNTA.4Q) : 0    (X_IC11.R) : 0     (      Q5) : 0         

( N271786) : 0     (X_STATEBUFF.RESET) : 0               (X_CNTB.3Q) : 0        

(X_OUTPUTBUFF2.Q3) : 0                (M_UN0009$DtoA) : 0                       

(0$AtoD12) : 0     (X_OUTPUTBUFF2.TOD1) : 0              (X_OUTPUTBUFF1.Q4) : 0 

(      Q2) : 0     ( N251743) : 1     (X_IC11.C1) : 0    (X_STATEBUFF.Q2) : 0   

(X_STATEBUFF.D2) : 0                  (   ARISE) : 0     (X_IC12.D31) : 0       

(X_IC11.1OUT) : 1  (      NP) : 0     (X_CNTA.CK1B) : 0  ( N162594) : 0         

(     NY5) : 0     (X_IC13.B0) : 1    (0$AtoD24) : 0     (X_CNTB.2QB) : 1       

(      S0) : 0     (X_IC10.AF) : 0    (X_IC11.D41) : 0   (N2370941) : 0         

(X_OUTPUTBUFF2.IN_EN) : 1             ( 0$AtoD9) : 0     (X_IC13.D61) : 0       

(X_IC13.Q) : 0     (    MEAS) : 0     (X_CNTA.2Q) : 0    (0$AtoD21) : 0         

(X_IC10.T1) : 0    (      N1) : 0     (0$AtoD19) : 0     (N2434742) : 1         

(X_IC13.R) : 0     (M_UN0007$DtoA) : 0                   (      Y6) : 0         

(X_OUTPUTBUFF1.TOD1) : 0              ( N086260) : 1     (X_STATEBUFF.TOD2) : 0 

(X_STATEBUFF.IN_EN) : 1               (X_IC12.A0) : 1    (X_IC10.T2) : 0        

(  0$AtoD) : 0     (X_IC12.D41) : 1   (M_UN0011) : 1     (X_IC12.1OUT) : 0      

( 0$AtoD7) : 0     (X_CNTB.CLR) : 1   (N2369790) : 0     (N180505$AtoD) : 1     

(X_OUTPUTBUFF1.M) : 1                 (       P) : 1     (X_OUTPUTBUFF1.D1) : 0 

(VCC$AtoD2) : 1    (X_OUTPUTBUFF1.RST) : 1               (      Y3) : 0         

(X_CNTA.CK3) : 1   (     NX5) : 1     (X_IC13.C0) : 1    (   $D_NC) : Z         

(X_IC13.OEN) : 1   (VCC$AtoD7) : 1    (X_IC13.A1) : 0    (      Y0) : 0         

(X_CNTB.CK2) : 1   (X_CNTA.CK4) : 1   (X_IC10.BF) : 0    (X_IC11.D51) : 1       

(     NX2) : 1     (X_OUTPUTBUFF2.RESET) : 0                                    

(X_OUTPUTBUFF2.CLK) : 1               (X_IC13.D01) : 0   (X_IC13.D71) : 0       

(X_CNTA.4QB) : 1   (X_CNTA.3Q) : 0    (X_OUTPUTBUFF1.Q3) : 0                    

(X_OUTPUTBUFF2.D2) : 0                (X_OUTPUTBUFF2.N) : 1                     

(VCC$AtoD8) : 1    (     NZ3) : 0     (X_STATEBUFF.G1) : 0                      

(0$AtoD16) : 0     (X_CNTB.1Q) : 0    (M_UN0008$DtoA) : 0                       

(      Q6) : 0     (X_CNTA.END) : 0   ( N162372) : 1     (X_IC12.B0) : 1        

(X_OUTPUTBUFF2.OUT_DIS) : 0           (  NARISE) : 1     ( N162386) : 1         

(     NZ0) : 0     (X_CNTA.3QB) : 1   (      NT) : 1     (X_IC12.D51) : 0       

(0$AtoD13) : 0     (X_OUTPUTBUFF2.TOD2) : 0              (X_CNTB.CK1B) : 0      

(      Q3) : 0     (X_OUTPUTBUFF2.D4) : 0                (X_STATEBUFF.Q3) : 0   

(X_STATEBUFF.D3) : 0                  (CLK_EN_OVERIDE) : 1                      

(X_IC12.IEN) : 1   (X_OUTPUTBUFF2.Q1) : 0                (X_OUTPUTBUFF2.G1) : 0 

(0$AtoD10) : 0     (X_IC12.P) : 0     (X_IC10.AB) : 1    (X_IC13.B1) : 0        

(      Q0) : 0     (X_IC10.CF) : 0    (VCC$AtoD) : 1     (X_IC11.D61) : 0       

(X_IC13.D11) : 0   (       A) : 0     ( N162940) : 1     (      WR) : 1         

(     CLK) : 1     (X_CNTB.CLKB) : 1  (      S1) : 0     (X_IC11.A0) : 1        

(X_OUTPUTBUFF2.TOD4) : 0              (     NY3) : 0     ( N140538) : 0         

( N254178) : 0     (X_IC11.IEN) : 1   (M_UN0006$DtoA) : 0                       

(0$AtoD22) : 0     (X_STATEBUFF.OUT_DIS) : 0             (      N2) : 0         

(X_IC12.C0) : 1    (     NY0) : 0     (X_IC12.D61) : 0   (       T) : 0         

(X_IC13.1OUT) : 0  (X_STATEBUFF.CLK) : 1                 (      Y7) : 0         

(X_OUTPUTBUFF1.TOD2) : 0              (X_STATEBUFF.TOD3) : 0                    

(X_STATEBUFF.M) : 1                   (X_IC12.A1) : 0    (X_IC10.T3) : 0        

(X_CNTA.1QB) : 1   (M_UN0012) : 1     ( 0$AtoD4) : 0     (N2369791) : 1         

(X_OUTPUTBUFF1.N) : 1                 (X_OUTPUTBUFF1.D2) : 0                    

(VCC$AtoD3) : 1    (      Y4) : 0     (X_IC10.BB) : 1    (X_IC13.C1) : 0        

(X_STATEBUFF.N) : 1                   (X_IC11.D01) : 1   (X_IC10.DF) : 0        

(X_IC11.D71) : 0   (X_IC10.T4) : 1    (X_IC13.D21) : 1   (X_CNTA.1Q) : 0        

(VCC$AtoD4) : 1    (X_CNTA.CLKB) : 0  (      Y1) : 0     (X_CNTB.CK3) : 1       

(X_OUTPUTBUFF1.TOD4) : 0              (X_IC11.B0) : 1    ( I0$DtoA) : 0         

(     NX3) : 1     (M_UN0005$DtoA) : 0                   (X_OUTPUTBUFF2.D3) : 0 

(X_STATEBUFF.RST) : 1                 ( 0$AtoD2) : 0     (X_OUTPUTBUFF1.D4) : 0 

(X_STATEBUFF.G2) : 0                  (     NX0) : 1     (X_IC12.D71) : 0       

(X_IC12.D01) : 0   




    VOLTAGE SOURCE CURRENTS
    NAME         CURRENT

    V_V4        -1.227E+01
    V_Vref       8.445E-10
    V_V5         3.166E-04
    V_V7        -6.756E-10
    X_U85B.vb    1.402E-14
    X_U85B.vc    8.001E-12
    X_U85B.ve    9.096E-12
    X_U85B.vlim   1.532E-10
    X_U85B.vlp  -1.500E-11
    X_U85B.vln  -1.500E-11
    X_U88.VI1    2.503E-08
    X_U88.VI2    2.494E-08
    X_U88.V1     2.720E-07
    X_U123B.vb   1.408E-14
    X_U123B.vc   8.001E-12
    X_U123B.ve   9.096E-12
    X_U123B.vlim  -2.505E-08
    X_U123B.vlp  -1.500E-11
    X_U123B.vln  -1.500E-11
    X$DIGIFPWR.VDPWR  -1.219E-04
    X$DIGIFPWR.VDGND  -5.000E-06
    X$CD4000_PWR.VVDD   1.226E+01
    X$CD4000_PWR.VVSS   1.226E+01

    TOTAL POWER DISSIPATION   6.13E+01  WATTS


**** 09/05/21 16:35:04 ******* PSpice 17.4.0 (Nov 2018) ******* ID# 0 ********

 ** Profile: "root-7"  [ e:\local\college\classes\2021bf\ecen4013\ecen4013\adc\pspice\schematic\adc-pspicefiles\root\7.sim ] 


 ****     SIMULATION ERRORS


******************************************************************************




DIGITAL Message ID#1 (SERIOUS):
DIGITAL INPUT VOLTAGE Hazard at time 0s
  Device: X$VCC_AtoD1.O1
  Voltage V(VCC,$G_DGND)= 10.0000 is beyond the ranges defined in model DO74


DIGITAL Message ID#2 (SERIOUS):
DIGITAL INPUT VOLTAGE Hazard at time 0s
  Device: X$VCC_AtoD2.O1
  Voltage V(VCC,$G_DGND)= 10.0000 is beyond the ranges defined in model DO74


DIGITAL Message ID#3 (SERIOUS):
DIGITAL INPUT VOLTAGE Hazard at time 0s
  Device: X$VCC_AtoD3.O0
  Voltage V(X$VCC_AtoD3.NORM,$G_CD4000_VSS)= 3.7500 is beyond the ranges defined in model DO4000B


DIGITAL Message ID#4 (SERIOUS):
DIGITAL INPUT VOLTAGE Hazard at time 0s
  Device: X$VCC_AtoD4.O0
  Voltage V(X$VCC_AtoD4.NORM,$G_CD4000_VSS)= 3.7500 is beyond the ranges defined in model DO4000B


DIGITAL Message ID#5 (SERIOUS):
DIGITAL INPUT VOLTAGE Hazard at time 0s
  Device: X$VCC_AtoD5.O0
  Voltage V(X$VCC_AtoD5.NORM,$G_CD4000_VSS)= 3.7500 is beyond the ranges defined in model DO4000B


DIGITAL Message ID#6 (SERIOUS):
DIGITAL INPUT VOLTAGE Hazard at time 0s
  Device: X$VCC_AtoD6.O0
  Voltage V(X$VCC_AtoD6.NORM,$G_CD4000_VSS)= 3.7500 is beyond the ranges defined in model DO4000B


DIGITAL Message ID#7 (SERIOUS):
DIGITAL INPUT VOLTAGE Hazard at time 0s
  Device: X$VCC_AtoD7.O0
  Voltage V(X$VCC_AtoD7.NORM,$G_CD4000_VSS)= 3.7500 is beyond the ranges defined in model DO4000B


DIGITAL Message ID#8 (SERIOUS):
DIGITAL INPUT VOLTAGE Hazard at time 0s
  Device: X$VCC_AtoD8.O0
  Voltage V(X$VCC_AtoD8.NORM,$G_CD4000_VSS)= 3.7500 is beyond the ranges defined in model DO4000B



          JOB CONCLUDED

**** 09/05/21 16:35:04 ******* PSpice 17.4.0 (Nov 2018) ******* ID# 0 ********

 ** Profile: "root-7"  [ e:\local\college\classes\2021bf\ecen4013\ecen4013\adc\pspice\schematic\adc-pspicefiles\root\7.sim ] 


 ****     JOB STATISTICS SUMMARY


******************************************************************************



  Total job time (using Solver 1)   =        4.70
