("6T_BANK_PWR:/\t6T_BANK_PWR 16nm symbol" (("open" (nil hierarchy "/{16nm 6T_BANK_PWR symbol }:a"))) (((-0.225 -1.175) (3.1625 1.4)) "a" "Symbol" 2))("6T_CHUNK_PWR:/\t6T_CHUNK_PWR 16nm schematic" (("open" (nil hierarchy "/{16nm 6T_CHUNK_PWR schematic }:a"))) (((1.11875 -0.48125) (6.4375 2.43125)) "a" "Schematics" 11))("6T_CHUNK_CTRL:/\t6T_CHUNK_CTRL 16nm schematic" (("open" (nil hierarchy "/{16nm 6T_CHUNK_CTRL schematic }:a"))) (((-4.35625 -4.95625) (4.1125 1.4625)) "a" "Schematics" 0))("6T_CHUNK:/\t6T_CHUNK 16nm schematic" (("open" (nil hierarchy "/{16nm 6T_CHUNK schematic }:a"))) (((-4.5 -9.6875) (11.875 2.7125)) "a" "Schematics" 0))("6T_BANK:/\t6T_BANK 16nm schematic" (("open" (nil hierarchy "/{16nm 6T_BANK schematic }:a"))) (((18.59375 -14.925) (34.0875 -6.2375)) "a" "Schematics" 9))("6T_CHUNK_PWR:/\t6T_CHUNK_PWR 16nm symbol" (("open" (nil hierarchy "/{16nm 6T_CHUNK_PWR symbol }:a"))) (((-0.05 -1.4625) (3.2375 1.0375)) "a" "Symbol" 2))("6T_SetRead_PWR:/\t6T_SetRead_PWR 16nm symbol" (("open" (nil hierarchy "/{16nm 6T_SetRead_PWR symbol }:a"))) (((-3.0 -3.1375) (2.625 1.1375)) "a" "Symbol" 2))("6T_SetRead_PWR:/\t6T_SetRead_PWR 16nm schematic" (("open" (nil hierarchy "/{16nm 6T_SetRead_PWR schematic }:a"))) (((-3.30625 -2.48125) (5.13125 3.90625)) "a" "Schematics" 0))("6T_32x4_PWR:/\t6T_32x4_PWR 16nm schematic" (("open" (nil hierarchy "/{16nm 6T_32x4_PWR schematic }:a"))) (((3.03125 0.6625) (8.75 5.1)) "a" "Schematics" 5))("nand4_1x_PWR:/\tnand4_1x_PWR 16nm symbol" (("open" (nil hierarchy "/{16nm nand4_1x_PWR symbol }:a"))) (((-0.14375 -0.83125) (2.11875 0.89375)) "a" "Symbol" 2))