// Seed: 3231678816
module module_0;
  wire id_1;
  assign module_1.id_4 = 0;
  wire id_2;
  wire id_3, id_4;
endmodule
module module_1 (
    output tri0 id_0,
    input wire id_1,
    output logic id_2,
    output logic id_3,
    input wor id_4,
    input tri0 id_5,
    input supply1 id_6,
    input wire id_7,
    output logic id_8
    , id_15,
    output wire id_9,
    output wire id_10,
    output tri0 id_11,
    input supply0 id_12,
    input tri1 id_13
);
  assign id_10 = 1;
  reg id_16;
  always
    if (1) begin : LABEL_0
      id_8 <= 1;
      id_3 <= id_16;
      id_9 = 1;
    end else assert (id_5) id_11 = id_1 < 1'b0;
  module_0 modCall_1 ();
  final id_2 <= 1;
endmodule
