

================================================================
== Vivado HLS Report for 'Cipher_Loop_2_proc'
================================================================
* Date:           Sun Jan  2 15:59:58 2022

* Version:        2018.3 (Build 2405991 on Thu Dec 06 23:56:15 MST 2018)
* Project:        aes
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|     4.644|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |   33|   33|   33|   33|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------+-----+-----+----------+-----------+-----------+------+----------+
        |          |  Latency  | Iteration|  Initiation Interval  | Trip |          |
        | Loop Name| min | max |  Latency |  achieved |   target  | Count| Pipelined|
        +----------+-----+-----+----------+-----------+-----------+------+----------+
        |- Loop 1  |   32|   32|         2|          -|          -|    16|    no    |
        +----------+-----+-----+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  |
+-----------------+---------+-------+--------+-------+
|DSP              |        -|      -|       -|      -|
|Expression       |        -|      -|       0|     28|
|FIFO             |        -|      -|       -|      -|
|Instance         |        -|      -|       -|      -|
|Memory           |        -|      -|       -|      -|
|Multiplexer      |        -|      -|       -|     39|
|Register         |        -|      -|      19|      -|
+-----------------+---------+-------+--------+-------+
|Total            |        0|      0|      19|     67|
+-----------------+---------+-------+--------+-------+
|Available        |      280|    220|  106400|  53200|
+-----------------+---------+-------+--------+-------+
|Utilization (%)  |        0|      0|   ~0   |   ~0  |
+-----------------+---------+-------+--------+-------+

+ Detail: 
    * Instance: 
    N/A

    * DSP48: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +-----------------+----------+-------+---+----+------------+------------+
    |  Variable Name  | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-----------------+----------+-------+---+----+------------+------------+
    |i_V_fu_60_p2     |     +    |      0|  0|  15|           5|           1|
    |tmp_1_fu_54_p2   |   icmp   |      0|  0|  11|           5|           6|
    |ap_block_state1  |    or    |      0|  0|   2|           1|           1|
    +-----------------+----------+-------+---+----+------------+------------+
    |Total            |          |      0|  0|  28|          11|           8|
    +-----------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +------------+----+-----------+-----+-----------+
    |    Name    | LUT| Input Size| Bits| Total Bits|
    +------------+----+-----------+-----+-----------+
    |ap_NS_fsm   |  21|          4|    1|          4|
    |ap_done     |   9|          2|    1|          2|
    |t_V_reg_43  |   9|          2|    5|         10|
    +------------+----+-----------+-----+-----------+
    |Total       |  39|          8|    7|         16|
    +------------+----+-----------+-----+-----------+

    * Register: 
    +--------------+---+----+-----+-----------+
    |     Name     | FF| LUT| Bits| Const Bits|
    +--------------+---+----+-----+-----------+
    |ap_CS_fsm     |  3|   0|    3|          0|
    |ap_done_reg   |  1|   0|    1|          0|
    |i_V_reg_74    |  5|   0|    5|          0|
    |t_V_reg_43    |  5|   0|    5|          0|
    |tmp_2_reg_79  |  5|   0|   64|         59|
    +--------------+---+----+-----+-----------+
    |Total         | 19|   0|   78|         59|
    +--------------+---+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+--------------------+-----+-----+------------+--------------------+--------------+
|      RTL Ports     | Dir | Bits|  Protocol  |    Source Object   |    C Type    |
+--------------------+-----+-----+------------+--------------------+--------------+
|ap_clk              |  in |    1| ap_ctrl_hs | Cipher_Loop_2_proc | return value |
|ap_rst              |  in |    1| ap_ctrl_hs | Cipher_Loop_2_proc | return value |
|ap_start            |  in |    1| ap_ctrl_hs | Cipher_Loop_2_proc | return value |
|ap_done             | out |    1| ap_ctrl_hs | Cipher_Loop_2_proc | return value |
|ap_continue         |  in |    1| ap_ctrl_hs | Cipher_Loop_2_proc | return value |
|ap_idle             | out |    1| ap_ctrl_hs | Cipher_Loop_2_proc | return value |
|ap_ready            | out |    1| ap_ctrl_hs | Cipher_Loop_2_proc | return value |
|state_40_address0   | out |    4|  ap_memory |      state_40      |     array    |
|state_40_ce0        | out |    1|  ap_memory |      state_40      |     array    |
|state_40_q0         |  in |    8|  ap_memory |      state_40      |     array    |
|encrypt_V_address0  | out |    4|  ap_memory |      encrypt_V     |     array    |
|encrypt_V_ce0       | out |    1|  ap_memory |      encrypt_V     |     array    |
|encrypt_V_we0       | out |    1|  ap_memory |      encrypt_V     |     array    |
|encrypt_V_d0        | out |    8|  ap_memory |      encrypt_V     |     array    |
+--------------------+-----+-----+------------+--------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 3
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	2  / true
2 --> 
	3  / (!tmp_1)
3 --> 
	2  / true

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.76>
ST_1 : Operation 4 [1/1] (1.76ns)   --->   "br label %0" [../src/AES_encrypt.cpp:176]   --->   Operation 4 'br' <Predicate = true> <Delay = 1.76>

State 2 <SV = 1> <Delay = 2.32>
ST_2 : Operation 5 [1/1] (0.00ns)   --->   "%t_V = phi i5 [ 0, %newFuncRoot ], [ %i_V, %1 ]"   --->   Operation 5 'phi' 't_V' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 6 [1/1] (1.36ns)   --->   "%tmp_1 = icmp eq i5 %t_V, -16" [../src/AES_encrypt.cpp:176]   --->   Operation 6 'icmp' 'tmp_1' <Predicate = true> <Delay = 1.36> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.42> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 7 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 16, i64 16, i64 16)"   --->   Operation 7 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 8 [1/1] (1.78ns)   --->   "%i_V = add i5 %t_V, 1" [../src/AES_encrypt.cpp:176]   --->   Operation 8 'add' 'i_V' <Predicate = true> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 9 [1/1] (0.00ns)   --->   "br i1 %tmp_1, label %.exitStub, label %1" [../src/AES_encrypt.cpp:176]   --->   Operation 9 'br' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 10 [1/1] (0.00ns)   --->   "%tmp_2 = zext i5 %t_V to i64" [../src/AES_encrypt.cpp:177]   --->   Operation 10 'zext' 'tmp_2' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_2 : Operation 11 [1/1] (0.00ns)   --->   "%state_40_addr = getelementptr [16 x i8]* %state_40, i64 0, i64 %tmp_2" [../src/AES_encrypt.cpp:177]   --->   Operation 11 'getelementptr' 'state_40_addr' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_2 : Operation 12 [2/2] (2.32ns)   --->   "%state_40_load = load i8* %state_40_addr, align 1" [../src/AES_encrypt.cpp:177]   --->   Operation 12 'load' 'state_40_load' <Predicate = (!tmp_1)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_2 : Operation 13 [1/1] (0.00ns)   --->   "ret void"   --->   Operation 13 'ret' <Predicate = (tmp_1)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 4.64>
ST_3 : Operation 14 [1/2] (2.32ns)   --->   "%state_40_load = load i8* %state_40_addr, align 1" [../src/AES_encrypt.cpp:177]   --->   Operation 14 'load' 'state_40_load' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_3 : Operation 15 [1/1] (0.00ns)   --->   "%encrypt_V_addr = getelementptr [16 x i8]* %encrypt_V, i64 0, i64 %tmp_2" [../src/AES_encrypt.cpp:177]   --->   Operation 15 'getelementptr' 'encrypt_V_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 16 [1/1] (2.32ns)   --->   "store i8 %state_40_load, i8* %encrypt_V_addr, align 1" [../src/AES_encrypt.cpp:177]   --->   Operation 16 'store' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_3 : Operation 17 [1/1] (0.00ns)   --->   "br label %0" [../src/AES_encrypt.cpp:176]   --->   Operation 17 'br' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ state_40]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=1; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ encrypt_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
StgValue_4     (br               ) [ 0111]
t_V            (phi              ) [ 0010]
tmp_1          (icmp             ) [ 0011]
empty          (speclooptripcount) [ 0000]
i_V            (add              ) [ 0111]
StgValue_9     (br               ) [ 0000]
tmp_2          (zext             ) [ 0001]
state_40_addr  (getelementptr    ) [ 0001]
StgValue_13    (ret              ) [ 0000]
state_40_load  (load             ) [ 0000]
encrypt_V_addr (getelementptr    ) [ 0000]
StgValue_16    (store            ) [ 0000]
StgValue_17    (br               ) [ 0111]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="state_40">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="state_40"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="encrypt_V">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="encrypt_V"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="4" class="1001" name="const_4">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="6" class="1001" name="const_6">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="16" class="1004" name="state_40_addr_gep_fu_16">
<pin_list>
<pin id="17" dir="0" index="0" bw="8" slack="0"/>
<pin id="18" dir="0" index="1" bw="1" slack="0"/>
<pin id="19" dir="0" index="2" bw="5" slack="0"/>
<pin id="20" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="state_40_addr/2 "/>
</bind>
</comp>

<comp id="23" class="1004" name="grp_access_fu_23">
<pin_list>
<pin id="24" dir="0" index="0" bw="4" slack="0"/>
<pin id="25" dir="0" index="1" bw="8" slack="2147483647"/>
<pin id="26" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="27" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="state_40_load/2 "/>
</bind>
</comp>

<comp id="29" class="1004" name="encrypt_V_addr_gep_fu_29">
<pin_list>
<pin id="30" dir="0" index="0" bw="8" slack="0"/>
<pin id="31" dir="0" index="1" bw="1" slack="0"/>
<pin id="32" dir="0" index="2" bw="5" slack="1"/>
<pin id="33" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="encrypt_V_addr/3 "/>
</bind>
</comp>

<comp id="36" class="1004" name="StgValue_16_access_fu_36">
<pin_list>
<pin id="37" dir="0" index="0" bw="4" slack="0"/>
<pin id="38" dir="0" index="1" bw="8" slack="0"/>
<pin id="39" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="40" dir="1" index="3" bw="8" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_16/3 "/>
</bind>
</comp>

<comp id="43" class="1005" name="t_V_reg_43">
<pin_list>
<pin id="44" dir="0" index="0" bw="5" slack="1"/>
<pin id="45" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="t_V (phireg) "/>
</bind>
</comp>

<comp id="47" class="1004" name="t_V_phi_fu_47">
<pin_list>
<pin id="48" dir="0" index="0" bw="1" slack="1"/>
<pin id="49" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="50" dir="0" index="2" bw="5" slack="0"/>
<pin id="51" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="52" dir="1" index="4" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="t_V/2 "/>
</bind>
</comp>

<comp id="54" class="1004" name="tmp_1_fu_54">
<pin_list>
<pin id="55" dir="0" index="0" bw="5" slack="0"/>
<pin id="56" dir="0" index="1" bw="5" slack="0"/>
<pin id="57" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_1/2 "/>
</bind>
</comp>

<comp id="60" class="1004" name="i_V_fu_60">
<pin_list>
<pin id="61" dir="0" index="0" bw="5" slack="0"/>
<pin id="62" dir="0" index="1" bw="1" slack="0"/>
<pin id="63" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i_V/2 "/>
</bind>
</comp>

<comp id="66" class="1004" name="tmp_2_fu_66">
<pin_list>
<pin id="67" dir="0" index="0" bw="5" slack="0"/>
<pin id="68" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_2/2 "/>
</bind>
</comp>

<comp id="74" class="1005" name="i_V_reg_74">
<pin_list>
<pin id="75" dir="0" index="0" bw="5" slack="0"/>
<pin id="76" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opset="i_V "/>
</bind>
</comp>

<comp id="79" class="1005" name="tmp_2_reg_79">
<pin_list>
<pin id="80" dir="0" index="0" bw="64" slack="1"/>
<pin id="81" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="tmp_2 "/>
</bind>
</comp>

<comp id="84" class="1005" name="state_40_addr_reg_84">
<pin_list>
<pin id="85" dir="0" index="0" bw="4" slack="1"/>
<pin id="86" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="state_40_addr "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="21"><net_src comp="0" pin="0"/><net_sink comp="16" pin=0"/></net>

<net id="22"><net_src comp="14" pin="0"/><net_sink comp="16" pin=1"/></net>

<net id="28"><net_src comp="16" pin="3"/><net_sink comp="23" pin=0"/></net>

<net id="34"><net_src comp="2" pin="0"/><net_sink comp="29" pin=0"/></net>

<net id="35"><net_src comp="14" pin="0"/><net_sink comp="29" pin=1"/></net>

<net id="41"><net_src comp="23" pin="3"/><net_sink comp="36" pin=1"/></net>

<net id="42"><net_src comp="29" pin="3"/><net_sink comp="36" pin=0"/></net>

<net id="46"><net_src comp="4" pin="0"/><net_sink comp="43" pin=0"/></net>

<net id="53"><net_src comp="43" pin="1"/><net_sink comp="47" pin=0"/></net>

<net id="58"><net_src comp="47" pin="4"/><net_sink comp="54" pin=0"/></net>

<net id="59"><net_src comp="6" pin="0"/><net_sink comp="54" pin=1"/></net>

<net id="64"><net_src comp="47" pin="4"/><net_sink comp="60" pin=0"/></net>

<net id="65"><net_src comp="12" pin="0"/><net_sink comp="60" pin=1"/></net>

<net id="69"><net_src comp="47" pin="4"/><net_sink comp="66" pin=0"/></net>

<net id="70"><net_src comp="66" pin="1"/><net_sink comp="16" pin=2"/></net>

<net id="77"><net_src comp="60" pin="2"/><net_sink comp="74" pin=0"/></net>

<net id="78"><net_src comp="74" pin="1"/><net_sink comp="47" pin=2"/></net>

<net id="82"><net_src comp="66" pin="1"/><net_sink comp="79" pin=0"/></net>

<net id="83"><net_src comp="79" pin="1"/><net_sink comp="29" pin=2"/></net>

<net id="87"><net_src comp="16" pin="3"/><net_sink comp="84" pin=0"/></net>

<net id="88"><net_src comp="84" pin="1"/><net_sink comp="23" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: encrypt_V | {3 }
 - Input state : 
	Port: Cipher_Loop_2_proc : state_40 | {2 3 }
	Port: Cipher_Loop_2_proc : encrypt_V | {}
  - Chain level:
	State 1
	State 2
		tmp_1 : 1
		i_V : 1
		StgValue_9 : 2
		tmp_2 : 1
		state_40_addr : 2
		state_40_load : 3
	State 3
		StgValue_16 : 1


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|----------------|---------|---------|
| Operation| Functional Unit|    FF   |   LUT   |
|----------|----------------|---------|---------|
|    add   |    i_V_fu_60   |    0    |    15   |
|----------|----------------|---------|---------|
|   icmp   |   tmp_1_fu_54  |    0    |    11   |
|----------|----------------|---------|---------|
|   zext   |   tmp_2_fu_66  |    0    |    0    |
|----------|----------------|---------|---------|
|   Total  |                |    0    |    26   |
|----------|----------------|---------|---------|

Memories:
N/A

* Register list:
+--------------------+--------+
|                    |   FF   |
+--------------------+--------+
|     i_V_reg_74     |    5   |
|state_40_addr_reg_84|    4   |
|     t_V_reg_43     |    5   |
|    tmp_2_reg_79    |   64   |
+--------------------+--------+
|        Total       |   78   |
+--------------------+--------+

* Multiplexer (MUX) list: 
|------------------|------|------|------|--------||---------||---------|
|       Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|------------------|------|------|------|--------||---------||---------|
| grp_access_fu_23 |  p0  |   2  |   4  |    8   ||    9    |
|------------------|------|------|------|--------||---------||---------|
|       Total      |      |      |      |    8   ||  1.769  ||    9    |
|------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+
|           |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+
|  Function |    -   |    0   |   26   |
|   Memory  |    -   |    -   |    -   |
|Multiplexer|    1   |    -   |    9   |
|  Register |    -   |   78   |    -   |
+-----------+--------+--------+--------+
|   Total   |    1   |   78   |   35   |
+-----------+--------+--------+--------+
