// Seed: 214496280
`timescale 1ps / 1ps
module module_0 (
    input logic id_0,
    input logic id_1,
    output id_2,
    input logic id_3,
    input logic id_4,
    input logic id_5,
    input logic id_6,
    input logic id_7
);
  assign id_2[1] = id_5;
  logic   id_8;
  supply1 id_9;
  logic   id_10 = 1;
  logic   id_11;
  logic   id_12;
  logic   id_13;
  assign id_9[1] = id_8;
  type_31(
      id_11, 1'h0 == 1'b0
  );
  logic id_14;
  logic id_15;
  assign id_10 = id_14;
  logic id_16 = 1, id_17;
endmodule
