{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1731386572338 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1731386572338 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Nov 11 23:42:52 2024 " "Processing started: Mon Nov 11 23:42:52 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1731386572338 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1731386572338 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Lab5 -c Lab5 " "Command: quartus_map --read_settings_files=on --write_settings_files=off Lab5 -c Lab5" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1731386572339 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1731386572620 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab5.vhd 2 1 " "Found 2 design units, including 1 entities, in source file lab5.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 lab5-fsm " "Found design unit 1: lab5-fsm" {  } { { "lab5.vhd" "" { Text "C:/altera/lab5/lab5.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1731386573066 ""} { "Info" "ISGN_ENTITY_NAME" "1 lab5 " "Found entity 1: lab5" {  } { { "lab5.vhd" "" { Text "C:/altera/lab5/lab5.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1731386573066 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1731386573066 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sseg_lab5.vhd 2 1 " "Found 2 design units, including 1 entities, in source file sseg_lab5.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 sseg_moore-Behavior " "Found design unit 1: sseg_moore-Behavior" {  } { { "sseg_lab5.vhd" "" { Text "C:/altera/lab5/sseg_lab5.vhd" 26 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1731386573069 ""} { "Info" "ISGN_ENTITY_NAME" "1 sseg_moore " "Found entity 1: sseg_moore" {  } { { "sseg_lab5.vhd" "" { Text "C:/altera/lab5/sseg_lab5.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1731386573069 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1731386573069 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab5_moore_fsm.bdf 1 1 " "Found 1 design units, including 1 entities, in source file lab5_moore_fsm.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 lab5_MOORE_FSM " "Found entity 1: lab5_MOORE_FSM" {  } { { "lab5_MOORE_FSM.bdf" "" { Schematic "C:/altera/lab5/lab5_MOORE_FSM.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1731386573071 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1731386573071 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sseg_state_lab5.vhd 2 1 " "Found 2 design units, including 1 entities, in source file sseg_state_lab5.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 sseg_st_moore-Behavior " "Found design unit 1: sseg_st_moore-Behavior" {  } { { "sseg_state_lab5.vhd" "" { Text "C:/altera/lab5/sseg_state_lab5.vhd" 26 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1731386573073 ""} { "Info" "ISGN_ENTITY_NAME" "1 sseg_st_moore " "Found entity 1: sseg_st_moore" {  } { { "sseg_state_lab5.vhd" "" { Text "C:/altera/lab5/sseg_state_lab5.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1731386573073 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1731386573073 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "lab5_MOORE_FSM " "Elaborating entity \"lab5_MOORE_FSM\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1731386573106 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sseg_moore sseg_moore:inst1 " "Elaborating entity \"sseg_moore\" for hierarchy \"sseg_moore:inst1\"" {  } { { "lab5_MOORE_FSM.bdf" "inst1" { Schematic "C:/altera/lab5/lab5_MOORE_FSM.bdf" { { 168 784 976 248 "inst1" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1731386573109 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab5 lab5:inst " "Elaborating entity \"lab5\" for hierarchy \"lab5:inst\"" {  } { { "lab5_MOORE_FSM.bdf" "inst" { Schematic "C:/altera/lab5/lab5_MOORE_FSM.bdf" { { 200 400 584 312 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1731386573111 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sseg_st_moore sseg_st_moore:inst3 " "Elaborating entity \"sseg_st_moore\" for hierarchy \"sseg_st_moore:inst3\"" {  } { { "lab5_MOORE_FSM.bdf" "inst3" { Schematic "C:/altera/lab5/lab5_MOORE_FSM.bdf" { { 296 784 976 376 "inst3" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1731386573112 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "leds_sign1\[0\] VCC " "Pin \"leds_sign1\[0\]\" is stuck at VCC" {  } { { "lab5_MOORE_FSM.bdf" "" { Schematic "C:/altera/lab5/lab5_MOORE_FSM.bdf" { { 208 1056 1232 224 "leds_sign1\[0..6\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1731386573428 "|lab5_MOORE_FSM|leds_sign1[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "leds_sign1\[1\] VCC " "Pin \"leds_sign1\[1\]\" is stuck at VCC" {  } { { "lab5_MOORE_FSM.bdf" "" { Schematic "C:/altera/lab5/lab5_MOORE_FSM.bdf" { { 208 1056 1232 224 "leds_sign1\[0..6\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1731386573428 "|lab5_MOORE_FSM|leds_sign1[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "leds_sign1\[2\] VCC " "Pin \"leds_sign1\[2\]\" is stuck at VCC" {  } { { "lab5_MOORE_FSM.bdf" "" { Schematic "C:/altera/lab5/lab5_MOORE_FSM.bdf" { { 208 1056 1232 224 "leds_sign1\[0..6\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1731386573428 "|lab5_MOORE_FSM|leds_sign1[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "leds_sign1\[3\] VCC " "Pin \"leds_sign1\[3\]\" is stuck at VCC" {  } { { "lab5_MOORE_FSM.bdf" "" { Schematic "C:/altera/lab5/lab5_MOORE_FSM.bdf" { { 208 1056 1232 224 "leds_sign1\[0..6\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1731386573428 "|lab5_MOORE_FSM|leds_sign1[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "leds_sign1\[4\] VCC " "Pin \"leds_sign1\[4\]\" is stuck at VCC" {  } { { "lab5_MOORE_FSM.bdf" "" { Schematic "C:/altera/lab5/lab5_MOORE_FSM.bdf" { { 208 1056 1232 224 "leds_sign1\[0..6\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1731386573428 "|lab5_MOORE_FSM|leds_sign1[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "leds_sign1\[5\] VCC " "Pin \"leds_sign1\[5\]\" is stuck at VCC" {  } { { "lab5_MOORE_FSM.bdf" "" { Schematic "C:/altera/lab5/lab5_MOORE_FSM.bdf" { { 208 1056 1232 224 "leds_sign1\[0..6\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1731386573428 "|lab5_MOORE_FSM|leds_sign1[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "leds_sign1\[6\] VCC " "Pin \"leds_sign1\[6\]\" is stuck at VCC" {  } { { "lab5_MOORE_FSM.bdf" "" { Schematic "C:/altera/lab5/lab5_MOORE_FSM.bdf" { { 208 1056 1232 224 "leds_sign1\[0..6\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1731386573428 "|lab5_MOORE_FSM|leds_sign1[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "leds_sign2\[0\] VCC " "Pin \"leds_sign2\[0\]\" is stuck at VCC" {  } { { "lab5_MOORE_FSM.bdf" "" { Schematic "C:/altera/lab5/lab5_MOORE_FSM.bdf" { { 336 1080 1256 352 "leds_sign2\[0..6\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1731386573428 "|lab5_MOORE_FSM|leds_sign2[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "leds_sign2\[1\] VCC " "Pin \"leds_sign2\[1\]\" is stuck at VCC" {  } { { "lab5_MOORE_FSM.bdf" "" { Schematic "C:/altera/lab5/lab5_MOORE_FSM.bdf" { { 336 1080 1256 352 "leds_sign2\[0..6\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1731386573428 "|lab5_MOORE_FSM|leds_sign2[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "leds_sign2\[2\] VCC " "Pin \"leds_sign2\[2\]\" is stuck at VCC" {  } { { "lab5_MOORE_FSM.bdf" "" { Schematic "C:/altera/lab5/lab5_MOORE_FSM.bdf" { { 336 1080 1256 352 "leds_sign2\[0..6\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1731386573428 "|lab5_MOORE_FSM|leds_sign2[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "leds_sign2\[3\] VCC " "Pin \"leds_sign2\[3\]\" is stuck at VCC" {  } { { "lab5_MOORE_FSM.bdf" "" { Schematic "C:/altera/lab5/lab5_MOORE_FSM.bdf" { { 336 1080 1256 352 "leds_sign2\[0..6\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1731386573428 "|lab5_MOORE_FSM|leds_sign2[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "leds_sign2\[4\] VCC " "Pin \"leds_sign2\[4\]\" is stuck at VCC" {  } { { "lab5_MOORE_FSM.bdf" "" { Schematic "C:/altera/lab5/lab5_MOORE_FSM.bdf" { { 336 1080 1256 352 "leds_sign2\[0..6\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1731386573428 "|lab5_MOORE_FSM|leds_sign2[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "leds_sign2\[5\] VCC " "Pin \"leds_sign2\[5\]\" is stuck at VCC" {  } { { "lab5_MOORE_FSM.bdf" "" { Schematic "C:/altera/lab5/lab5_MOORE_FSM.bdf" { { 336 1080 1256 352 "leds_sign2\[0..6\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1731386573428 "|lab5_MOORE_FSM|leds_sign2[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "leds_sign2\[6\] VCC " "Pin \"leds_sign2\[6\]\" is stuck at VCC" {  } { { "lab5_MOORE_FSM.bdf" "" { Schematic "C:/altera/lab5/lab5_MOORE_FSM.bdf" { { 336 1080 1256 352 "leds_sign2\[0..6\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1731386573428 "|lab5_MOORE_FSM|leds_sign2[6]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Quartus II" 0 -1 1731386573428 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1731386573586 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1731386573586 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "61 " "Implemented 61 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "3 " "Implemented 3 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1731386573615 ""} { "Info" "ICUT_CUT_TM_OPINS" "28 " "Implemented 28 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1731386573615 ""} { "Info" "ICUT_CUT_TM_LCELLS" "30 " "Implemented 30 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1731386573615 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1731386573615 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 16 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 16 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4639 " "Peak virtual memory: 4639 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1731386573632 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Nov 11 23:42:53 2024 " "Processing ended: Mon Nov 11 23:42:53 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1731386573632 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1731386573632 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1731386573632 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1731386573632 ""}
