Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2016.2 (win64) Build 1577090 Thu Jun  2 16:32:40 MDT 2016
| Date         : Sat Nov 04 13:15:56 2017
| Host         : DESKTOP-1HN8OHR running 64-bit major release  (build 9200)
| Command      : report_timing_summary -warn_on_violation -max_paths 10 -file AUDIO_FX_TOP_timing_summary_routed.rpt -rpx AUDIO_FX_TOP_timing_summary_routed.rpx
| Design       : AUDIO_FX_TOP
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.14 2014-09-11
-----------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 1944 register/latch pins with no clock driven by root clock pin: TOGGLE_DELAY_TIME[0] (HIGH)

 There are 1944 register/latch pins with no clock driven by root clock pin: TOGGLE_DELAY_TIME[1] (HIGH)

 There are 1944 register/latch pins with no clock driven by root clock pin: cd1000/nolabel_line31/CLKVAR_reg/C (HIGH)

 There are 1944 register/latch pins with no clock driven by root clock pin: cd250/nolabel_line31/CLKVAR_reg/C (HIGH)

 There are 1944 register/latch pins with no clock driven by root clock pin: cd500/nolabel_line31/CLKVAR_reg/C (HIGH)

 There are 1944 register/latch pins with no clock driven by root clock pin: cd750/nolabel_line31/CLKVAR_reg/C (HIGH)

 There are 25 register/latch pins with no clock driven by root clock pin: clk20k/CLK20K_reg/C (HIGH)

 There are 12 register/latch pins with no clock driven by root clock pin: clk3/nolabel_line31/CLKVAR_reg/C (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: clk50m/CLK50M_reg/C (HIGH)

 There are 56 register/latch pins with no clock driven by root clock pin: clk700/nolabel_line31/CLKVAR_reg/C (HIGH)

 There are 27 register/latch pins with no clock driven by root clock pin: keyboard/CLK50MHZ_reg/C (HIGH)

 There are 13 register/latch pins with no clock driven by root clock pin: keyboard/uut/db_clk/O_reg/C (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: keyboard/uut/keycode_reg[0]/C (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: keyboard/uut/keycode_reg[1]/C (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: keyboard/uut/keycode_reg[2]/C (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: keyboard/uut/keycode_reg[3]/C (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: keyboard/uut/keycode_reg[4]/C (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: keyboard/uut/keycode_reg[5]/C (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: keyboard/uut/keycode_reg[6]/C (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: keyboard/uut/keycode_reg[7]/C (HIGH)

 There are 12 register/latch pins with no clock driven by root clock pin: u1/sclk_reg/C (HIGH)

 There are 22 register/latch pins with no clock driven by root clock pin: u2/clk_counter_reg[0]/C (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 2173 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 5 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 32 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      4.734        0.000                      0                 1325        0.103        0.000                      0                 1325        4.500        0.000                       0                   675  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         4.734        0.000                      0                 1325        0.103        0.000                      0                 1325        4.500        0.000                       0                   675  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        4.734ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.103ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.734ns  (required time - arrival time)
  Source:                 clk1975/nolabel_line31/COUNT_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk1975/nolabel_line31/COUNT_reg[28]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.579ns  (logic 1.472ns (32.145%)  route 3.107ns (67.855%))
  Logic Levels:           4  (CARRY4=3 LUT3=1)
  Clock Path Skew:        -0.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.771ns = ( 14.771 - 10.000 ) 
    Source Clock Delay      (SCD):    5.078ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=674, routed)         1.557     5.078    clk1975/nolabel_line31/CLK_IBUF_BUFG
    SLICE_X41Y17         FDRE                                         r  clk1975/nolabel_line31/COUNT_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y17         FDRE (Prop_fdre_C_Q)         0.456     5.534 f  clk1975/nolabel_line31/COUNT_reg[3]/Q
                         net (fo=3, routed)           1.285     6.819    clk1975/nolabel_line31/COUNT_reg[3]
    SLICE_X35Y20         LUT3 (Prop_lut3_I2_O)        0.124     6.943 r  clk1975/nolabel_line31/COUNT0_carry_i_3__0/O
                         net (fo=1, routed)           0.000     6.943    clk1975/nolabel_line31/COUNT0_carry_i_3__0_n_1
    SLICE_X35Y20         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.493 r  clk1975/nolabel_line31/COUNT0_carry/CO[3]
                         net (fo=1, routed)           0.000     7.493    clk1975/nolabel_line31/COUNT0_carry_n_1
    SLICE_X35Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.607 r  clk1975/nolabel_line31/COUNT0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.607    clk1975/nolabel_line31/COUNT0_carry__0_n_1
    SLICE_X35Y22         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     7.835 r  clk1975/nolabel_line31/COUNT0_carry__1/CO[2]
                         net (fo=32, routed)          1.823     9.658    clk1975/nolabel_line31/clear
    SLICE_X41Y24         FDRE                                         r  clk1975/nolabel_line31/COUNT_reg[28]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=674, routed)         1.430    14.771    clk1975/nolabel_line31/CLK_IBUF_BUFG
    SLICE_X41Y24         FDRE                                         r  clk1975/nolabel_line31/COUNT_reg[28]/C
                         clock pessimism              0.274    15.045    
                         clock uncertainty           -0.035    15.010    
    SLICE_X41Y24         FDRE (Setup_fdre_C_R)       -0.618    14.392    clk1975/nolabel_line31/COUNT_reg[28]
  -------------------------------------------------------------------
                         required time                         14.392    
                         arrival time                          -9.658    
  -------------------------------------------------------------------
                         slack                                  4.734    

Slack (MET) :             4.734ns  (required time - arrival time)
  Source:                 clk1975/nolabel_line31/COUNT_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk1975/nolabel_line31/COUNT_reg[29]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.579ns  (logic 1.472ns (32.145%)  route 3.107ns (67.855%))
  Logic Levels:           4  (CARRY4=3 LUT3=1)
  Clock Path Skew:        -0.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.771ns = ( 14.771 - 10.000 ) 
    Source Clock Delay      (SCD):    5.078ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=674, routed)         1.557     5.078    clk1975/nolabel_line31/CLK_IBUF_BUFG
    SLICE_X41Y17         FDRE                                         r  clk1975/nolabel_line31/COUNT_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y17         FDRE (Prop_fdre_C_Q)         0.456     5.534 f  clk1975/nolabel_line31/COUNT_reg[3]/Q
                         net (fo=3, routed)           1.285     6.819    clk1975/nolabel_line31/COUNT_reg[3]
    SLICE_X35Y20         LUT3 (Prop_lut3_I2_O)        0.124     6.943 r  clk1975/nolabel_line31/COUNT0_carry_i_3__0/O
                         net (fo=1, routed)           0.000     6.943    clk1975/nolabel_line31/COUNT0_carry_i_3__0_n_1
    SLICE_X35Y20         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.493 r  clk1975/nolabel_line31/COUNT0_carry/CO[3]
                         net (fo=1, routed)           0.000     7.493    clk1975/nolabel_line31/COUNT0_carry_n_1
    SLICE_X35Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.607 r  clk1975/nolabel_line31/COUNT0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.607    clk1975/nolabel_line31/COUNT0_carry__0_n_1
    SLICE_X35Y22         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     7.835 r  clk1975/nolabel_line31/COUNT0_carry__1/CO[2]
                         net (fo=32, routed)          1.823     9.658    clk1975/nolabel_line31/clear
    SLICE_X41Y24         FDRE                                         r  clk1975/nolabel_line31/COUNT_reg[29]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=674, routed)         1.430    14.771    clk1975/nolabel_line31/CLK_IBUF_BUFG
    SLICE_X41Y24         FDRE                                         r  clk1975/nolabel_line31/COUNT_reg[29]/C
                         clock pessimism              0.274    15.045    
                         clock uncertainty           -0.035    15.010    
    SLICE_X41Y24         FDRE (Setup_fdre_C_R)       -0.618    14.392    clk1975/nolabel_line31/COUNT_reg[29]
  -------------------------------------------------------------------
                         required time                         14.392    
                         arrival time                          -9.658    
  -------------------------------------------------------------------
                         slack                                  4.734    

Slack (MET) :             4.734ns  (required time - arrival time)
  Source:                 clk1975/nolabel_line31/COUNT_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk1975/nolabel_line31/COUNT_reg[30]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.579ns  (logic 1.472ns (32.145%)  route 3.107ns (67.855%))
  Logic Levels:           4  (CARRY4=3 LUT3=1)
  Clock Path Skew:        -0.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.771ns = ( 14.771 - 10.000 ) 
    Source Clock Delay      (SCD):    5.078ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=674, routed)         1.557     5.078    clk1975/nolabel_line31/CLK_IBUF_BUFG
    SLICE_X41Y17         FDRE                                         r  clk1975/nolabel_line31/COUNT_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y17         FDRE (Prop_fdre_C_Q)         0.456     5.534 f  clk1975/nolabel_line31/COUNT_reg[3]/Q
                         net (fo=3, routed)           1.285     6.819    clk1975/nolabel_line31/COUNT_reg[3]
    SLICE_X35Y20         LUT3 (Prop_lut3_I2_O)        0.124     6.943 r  clk1975/nolabel_line31/COUNT0_carry_i_3__0/O
                         net (fo=1, routed)           0.000     6.943    clk1975/nolabel_line31/COUNT0_carry_i_3__0_n_1
    SLICE_X35Y20         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.493 r  clk1975/nolabel_line31/COUNT0_carry/CO[3]
                         net (fo=1, routed)           0.000     7.493    clk1975/nolabel_line31/COUNT0_carry_n_1
    SLICE_X35Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.607 r  clk1975/nolabel_line31/COUNT0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.607    clk1975/nolabel_line31/COUNT0_carry__0_n_1
    SLICE_X35Y22         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     7.835 r  clk1975/nolabel_line31/COUNT0_carry__1/CO[2]
                         net (fo=32, routed)          1.823     9.658    clk1975/nolabel_line31/clear
    SLICE_X41Y24         FDRE                                         r  clk1975/nolabel_line31/COUNT_reg[30]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=674, routed)         1.430    14.771    clk1975/nolabel_line31/CLK_IBUF_BUFG
    SLICE_X41Y24         FDRE                                         r  clk1975/nolabel_line31/COUNT_reg[30]/C
                         clock pessimism              0.274    15.045    
                         clock uncertainty           -0.035    15.010    
    SLICE_X41Y24         FDRE (Setup_fdre_C_R)       -0.618    14.392    clk1975/nolabel_line31/COUNT_reg[30]
  -------------------------------------------------------------------
                         required time                         14.392    
                         arrival time                          -9.658    
  -------------------------------------------------------------------
                         slack                                  4.734    

Slack (MET) :             4.734ns  (required time - arrival time)
  Source:                 clk1975/nolabel_line31/COUNT_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk1975/nolabel_line31/COUNT_reg[31]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.579ns  (logic 1.472ns (32.145%)  route 3.107ns (67.855%))
  Logic Levels:           4  (CARRY4=3 LUT3=1)
  Clock Path Skew:        -0.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.771ns = ( 14.771 - 10.000 ) 
    Source Clock Delay      (SCD):    5.078ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=674, routed)         1.557     5.078    clk1975/nolabel_line31/CLK_IBUF_BUFG
    SLICE_X41Y17         FDRE                                         r  clk1975/nolabel_line31/COUNT_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y17         FDRE (Prop_fdre_C_Q)         0.456     5.534 f  clk1975/nolabel_line31/COUNT_reg[3]/Q
                         net (fo=3, routed)           1.285     6.819    clk1975/nolabel_line31/COUNT_reg[3]
    SLICE_X35Y20         LUT3 (Prop_lut3_I2_O)        0.124     6.943 r  clk1975/nolabel_line31/COUNT0_carry_i_3__0/O
                         net (fo=1, routed)           0.000     6.943    clk1975/nolabel_line31/COUNT0_carry_i_3__0_n_1
    SLICE_X35Y20         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.493 r  clk1975/nolabel_line31/COUNT0_carry/CO[3]
                         net (fo=1, routed)           0.000     7.493    clk1975/nolabel_line31/COUNT0_carry_n_1
    SLICE_X35Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.607 r  clk1975/nolabel_line31/COUNT0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.607    clk1975/nolabel_line31/COUNT0_carry__0_n_1
    SLICE_X35Y22         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     7.835 r  clk1975/nolabel_line31/COUNT0_carry__1/CO[2]
                         net (fo=32, routed)          1.823     9.658    clk1975/nolabel_line31/clear
    SLICE_X41Y24         FDRE                                         r  clk1975/nolabel_line31/COUNT_reg[31]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=674, routed)         1.430    14.771    clk1975/nolabel_line31/CLK_IBUF_BUFG
    SLICE_X41Y24         FDRE                                         r  clk1975/nolabel_line31/COUNT_reg[31]/C
                         clock pessimism              0.274    15.045    
                         clock uncertainty           -0.035    15.010    
    SLICE_X41Y24         FDRE (Setup_fdre_C_R)       -0.618    14.392    clk1975/nolabel_line31/COUNT_reg[31]
  -------------------------------------------------------------------
                         required time                         14.392    
                         arrival time                          -9.658    
  -------------------------------------------------------------------
                         slack                                  4.734    

Slack (MET) :             4.993ns  (required time - arrival time)
  Source:                 clk20k/COUNT_reg[25]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk20k/COUNT_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.437ns  (logic 1.076ns (24.250%)  route 3.361ns (75.750%))
  Logic Levels:           5  (LUT2=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.106ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.789ns = ( 14.789 - 10.000 ) 
    Source Clock Delay      (SCD):    5.075ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=674, routed)         1.554     5.075    clk20k/CLK_IBUF_BUFG
    SLICE_X29Y53         FDRE                                         r  clk20k/COUNT_reg[25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y53         FDRE (Prop_fdre_C_Q)         0.456     5.531 f  clk20k/COUNT_reg[25]/Q
                         net (fo=2, routed)           0.838     6.368    clk20k/COUNT[25]
    SLICE_X28Y53         LUT4 (Prop_lut4_I0_O)        0.124     6.492 f  clk20k/COUNT[31]_i_12/O
                         net (fo=1, routed)           0.492     6.984    clk20k/COUNT[31]_i_12_n_1
    SLICE_X28Y52         LUT5 (Prop_lut5_I4_O)        0.124     7.108 f  clk20k/COUNT[31]_i_11/O
                         net (fo=1, routed)           0.649     7.758    clk20k/COUNT[31]_i_11_n_1
    SLICE_X28Y50         LUT6 (Prop_lut6_I5_O)        0.124     7.882 f  clk20k/COUNT[31]_i_8/O
                         net (fo=1, routed)           0.443     8.325    clk20k/COUNT[31]_i_8_n_1
    SLICE_X28Y49         LUT6 (Prop_lut6_I0_O)        0.124     8.449 f  clk20k/COUNT[31]_i_4/O
                         net (fo=2, routed)           0.311     8.759    clk20k/COUNT[31]_i_4_n_1
    SLICE_X28Y48         LUT2 (Prop_lut2_I1_O)        0.124     8.883 r  clk20k/COUNT[31]_i_1__0/O
                         net (fo=31, routed)          0.629     9.512    clk20k/COUNT[31]_i_1__0_n_1
    SLICE_X29Y48         FDRE                                         r  clk20k/COUNT_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=674, routed)         1.448    14.789    clk20k/CLK_IBUF_BUFG
    SLICE_X29Y48         FDRE                                         r  clk20k/COUNT_reg[5]/C
                         clock pessimism              0.180    14.969    
                         clock uncertainty           -0.035    14.934    
    SLICE_X29Y48         FDRE (Setup_fdre_C_R)       -0.429    14.505    clk20k/COUNT_reg[5]
  -------------------------------------------------------------------
                         required time                         14.505    
                         arrival time                          -9.512    
  -------------------------------------------------------------------
                         slack                                  4.993    

Slack (MET) :             4.993ns  (required time - arrival time)
  Source:                 clk20k/COUNT_reg[25]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk20k/COUNT_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.437ns  (logic 1.076ns (24.250%)  route 3.361ns (75.750%))
  Logic Levels:           5  (LUT2=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.106ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.789ns = ( 14.789 - 10.000 ) 
    Source Clock Delay      (SCD):    5.075ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=674, routed)         1.554     5.075    clk20k/CLK_IBUF_BUFG
    SLICE_X29Y53         FDRE                                         r  clk20k/COUNT_reg[25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y53         FDRE (Prop_fdre_C_Q)         0.456     5.531 f  clk20k/COUNT_reg[25]/Q
                         net (fo=2, routed)           0.838     6.368    clk20k/COUNT[25]
    SLICE_X28Y53         LUT4 (Prop_lut4_I0_O)        0.124     6.492 f  clk20k/COUNT[31]_i_12/O
                         net (fo=1, routed)           0.492     6.984    clk20k/COUNT[31]_i_12_n_1
    SLICE_X28Y52         LUT5 (Prop_lut5_I4_O)        0.124     7.108 f  clk20k/COUNT[31]_i_11/O
                         net (fo=1, routed)           0.649     7.758    clk20k/COUNT[31]_i_11_n_1
    SLICE_X28Y50         LUT6 (Prop_lut6_I5_O)        0.124     7.882 f  clk20k/COUNT[31]_i_8/O
                         net (fo=1, routed)           0.443     8.325    clk20k/COUNT[31]_i_8_n_1
    SLICE_X28Y49         LUT6 (Prop_lut6_I0_O)        0.124     8.449 f  clk20k/COUNT[31]_i_4/O
                         net (fo=2, routed)           0.311     8.759    clk20k/COUNT[31]_i_4_n_1
    SLICE_X28Y48         LUT2 (Prop_lut2_I1_O)        0.124     8.883 r  clk20k/COUNT[31]_i_1__0/O
                         net (fo=31, routed)          0.629     9.512    clk20k/COUNT[31]_i_1__0_n_1
    SLICE_X29Y48         FDRE                                         r  clk20k/COUNT_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=674, routed)         1.448    14.789    clk20k/CLK_IBUF_BUFG
    SLICE_X29Y48         FDRE                                         r  clk20k/COUNT_reg[6]/C
                         clock pessimism              0.180    14.969    
                         clock uncertainty           -0.035    14.934    
    SLICE_X29Y48         FDRE (Setup_fdre_C_R)       -0.429    14.505    clk20k/COUNT_reg[6]
  -------------------------------------------------------------------
                         required time                         14.505    
                         arrival time                          -9.512    
  -------------------------------------------------------------------
                         slack                                  4.993    

Slack (MET) :             4.993ns  (required time - arrival time)
  Source:                 clk20k/COUNT_reg[25]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk20k/COUNT_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.437ns  (logic 1.076ns (24.250%)  route 3.361ns (75.750%))
  Logic Levels:           5  (LUT2=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.106ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.789ns = ( 14.789 - 10.000 ) 
    Source Clock Delay      (SCD):    5.075ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=674, routed)         1.554     5.075    clk20k/CLK_IBUF_BUFG
    SLICE_X29Y53         FDRE                                         r  clk20k/COUNT_reg[25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y53         FDRE (Prop_fdre_C_Q)         0.456     5.531 f  clk20k/COUNT_reg[25]/Q
                         net (fo=2, routed)           0.838     6.368    clk20k/COUNT[25]
    SLICE_X28Y53         LUT4 (Prop_lut4_I0_O)        0.124     6.492 f  clk20k/COUNT[31]_i_12/O
                         net (fo=1, routed)           0.492     6.984    clk20k/COUNT[31]_i_12_n_1
    SLICE_X28Y52         LUT5 (Prop_lut5_I4_O)        0.124     7.108 f  clk20k/COUNT[31]_i_11/O
                         net (fo=1, routed)           0.649     7.758    clk20k/COUNT[31]_i_11_n_1
    SLICE_X28Y50         LUT6 (Prop_lut6_I5_O)        0.124     7.882 f  clk20k/COUNT[31]_i_8/O
                         net (fo=1, routed)           0.443     8.325    clk20k/COUNT[31]_i_8_n_1
    SLICE_X28Y49         LUT6 (Prop_lut6_I0_O)        0.124     8.449 f  clk20k/COUNT[31]_i_4/O
                         net (fo=2, routed)           0.311     8.759    clk20k/COUNT[31]_i_4_n_1
    SLICE_X28Y48         LUT2 (Prop_lut2_I1_O)        0.124     8.883 r  clk20k/COUNT[31]_i_1__0/O
                         net (fo=31, routed)          0.629     9.512    clk20k/COUNT[31]_i_1__0_n_1
    SLICE_X29Y48         FDRE                                         r  clk20k/COUNT_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=674, routed)         1.448    14.789    clk20k/CLK_IBUF_BUFG
    SLICE_X29Y48         FDRE                                         r  clk20k/COUNT_reg[7]/C
                         clock pessimism              0.180    14.969    
                         clock uncertainty           -0.035    14.934    
    SLICE_X29Y48         FDRE (Setup_fdre_C_R)       -0.429    14.505    clk20k/COUNT_reg[7]
  -------------------------------------------------------------------
                         required time                         14.505    
                         arrival time                          -9.512    
  -------------------------------------------------------------------
                         slack                                  4.993    

Slack (MET) :             4.993ns  (required time - arrival time)
  Source:                 clk20k/COUNT_reg[25]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk20k/COUNT_reg[8]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.437ns  (logic 1.076ns (24.250%)  route 3.361ns (75.750%))
  Logic Levels:           5  (LUT2=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.106ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.789ns = ( 14.789 - 10.000 ) 
    Source Clock Delay      (SCD):    5.075ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=674, routed)         1.554     5.075    clk20k/CLK_IBUF_BUFG
    SLICE_X29Y53         FDRE                                         r  clk20k/COUNT_reg[25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y53         FDRE (Prop_fdre_C_Q)         0.456     5.531 f  clk20k/COUNT_reg[25]/Q
                         net (fo=2, routed)           0.838     6.368    clk20k/COUNT[25]
    SLICE_X28Y53         LUT4 (Prop_lut4_I0_O)        0.124     6.492 f  clk20k/COUNT[31]_i_12/O
                         net (fo=1, routed)           0.492     6.984    clk20k/COUNT[31]_i_12_n_1
    SLICE_X28Y52         LUT5 (Prop_lut5_I4_O)        0.124     7.108 f  clk20k/COUNT[31]_i_11/O
                         net (fo=1, routed)           0.649     7.758    clk20k/COUNT[31]_i_11_n_1
    SLICE_X28Y50         LUT6 (Prop_lut6_I5_O)        0.124     7.882 f  clk20k/COUNT[31]_i_8/O
                         net (fo=1, routed)           0.443     8.325    clk20k/COUNT[31]_i_8_n_1
    SLICE_X28Y49         LUT6 (Prop_lut6_I0_O)        0.124     8.449 f  clk20k/COUNT[31]_i_4/O
                         net (fo=2, routed)           0.311     8.759    clk20k/COUNT[31]_i_4_n_1
    SLICE_X28Y48         LUT2 (Prop_lut2_I1_O)        0.124     8.883 r  clk20k/COUNT[31]_i_1__0/O
                         net (fo=31, routed)          0.629     9.512    clk20k/COUNT[31]_i_1__0_n_1
    SLICE_X29Y48         FDRE                                         r  clk20k/COUNT_reg[8]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=674, routed)         1.448    14.789    clk20k/CLK_IBUF_BUFG
    SLICE_X29Y48         FDRE                                         r  clk20k/COUNT_reg[8]/C
                         clock pessimism              0.180    14.969    
                         clock uncertainty           -0.035    14.934    
    SLICE_X29Y48         FDRE (Setup_fdre_C_R)       -0.429    14.505    clk20k/COUNT_reg[8]
  -------------------------------------------------------------------
                         required time                         14.505    
                         arrival time                          -9.512    
  -------------------------------------------------------------------
                         slack                                  4.993    

Slack (MET) :             5.011ns  (required time - arrival time)
  Source:                 clk20k/COUNT_reg[25]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk20k/COUNT_reg[13]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.500ns  (logic 1.076ns (23.909%)  route 3.424ns (76.091%))
  Logic Levels:           5  (LUT2=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.779ns = ( 14.779 - 10.000 ) 
    Source Clock Delay      (SCD):    5.075ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=674, routed)         1.554     5.075    clk20k/CLK_IBUF_BUFG
    SLICE_X29Y53         FDRE                                         r  clk20k/COUNT_reg[25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y53         FDRE (Prop_fdre_C_Q)         0.456     5.531 f  clk20k/COUNT_reg[25]/Q
                         net (fo=2, routed)           0.838     6.368    clk20k/COUNT[25]
    SLICE_X28Y53         LUT4 (Prop_lut4_I0_O)        0.124     6.492 f  clk20k/COUNT[31]_i_12/O
                         net (fo=1, routed)           0.492     6.984    clk20k/COUNT[31]_i_12_n_1
    SLICE_X28Y52         LUT5 (Prop_lut5_I4_O)        0.124     7.108 f  clk20k/COUNT[31]_i_11/O
                         net (fo=1, routed)           0.649     7.758    clk20k/COUNT[31]_i_11_n_1
    SLICE_X28Y50         LUT6 (Prop_lut6_I5_O)        0.124     7.882 f  clk20k/COUNT[31]_i_8/O
                         net (fo=1, routed)           0.443     8.325    clk20k/COUNT[31]_i_8_n_1
    SLICE_X28Y49         LUT6 (Prop_lut6_I0_O)        0.124     8.449 f  clk20k/COUNT[31]_i_4/O
                         net (fo=2, routed)           0.311     8.759    clk20k/COUNT[31]_i_4_n_1
    SLICE_X28Y48         LUT2 (Prop_lut2_I1_O)        0.124     8.883 r  clk20k/COUNT[31]_i_1__0/O
                         net (fo=31, routed)          0.692     9.575    clk20k/COUNT[31]_i_1__0_n_1
    SLICE_X29Y50         FDRE                                         r  clk20k/COUNT_reg[13]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=674, routed)         1.438    14.779    clk20k/CLK_IBUF_BUFG
    SLICE_X29Y50         FDRE                                         r  clk20k/COUNT_reg[13]/C
                         clock pessimism              0.272    15.051    
                         clock uncertainty           -0.035    15.016    
    SLICE_X29Y50         FDRE (Setup_fdre_C_R)       -0.429    14.587    clk20k/COUNT_reg[13]
  -------------------------------------------------------------------
                         required time                         14.587    
                         arrival time                          -9.575    
  -------------------------------------------------------------------
                         slack                                  5.011    

Slack (MET) :             5.011ns  (required time - arrival time)
  Source:                 clk20k/COUNT_reg[25]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk20k/COUNT_reg[14]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.500ns  (logic 1.076ns (23.909%)  route 3.424ns (76.091%))
  Logic Levels:           5  (LUT2=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.779ns = ( 14.779 - 10.000 ) 
    Source Clock Delay      (SCD):    5.075ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=674, routed)         1.554     5.075    clk20k/CLK_IBUF_BUFG
    SLICE_X29Y53         FDRE                                         r  clk20k/COUNT_reg[25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y53         FDRE (Prop_fdre_C_Q)         0.456     5.531 f  clk20k/COUNT_reg[25]/Q
                         net (fo=2, routed)           0.838     6.368    clk20k/COUNT[25]
    SLICE_X28Y53         LUT4 (Prop_lut4_I0_O)        0.124     6.492 f  clk20k/COUNT[31]_i_12/O
                         net (fo=1, routed)           0.492     6.984    clk20k/COUNT[31]_i_12_n_1
    SLICE_X28Y52         LUT5 (Prop_lut5_I4_O)        0.124     7.108 f  clk20k/COUNT[31]_i_11/O
                         net (fo=1, routed)           0.649     7.758    clk20k/COUNT[31]_i_11_n_1
    SLICE_X28Y50         LUT6 (Prop_lut6_I5_O)        0.124     7.882 f  clk20k/COUNT[31]_i_8/O
                         net (fo=1, routed)           0.443     8.325    clk20k/COUNT[31]_i_8_n_1
    SLICE_X28Y49         LUT6 (Prop_lut6_I0_O)        0.124     8.449 f  clk20k/COUNT[31]_i_4/O
                         net (fo=2, routed)           0.311     8.759    clk20k/COUNT[31]_i_4_n_1
    SLICE_X28Y48         LUT2 (Prop_lut2_I1_O)        0.124     8.883 r  clk20k/COUNT[31]_i_1__0/O
                         net (fo=31, routed)          0.692     9.575    clk20k/COUNT[31]_i_1__0_n_1
    SLICE_X29Y50         FDRE                                         r  clk20k/COUNT_reg[14]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=674, routed)         1.438    14.779    clk20k/CLK_IBUF_BUFG
    SLICE_X29Y50         FDRE                                         r  clk20k/COUNT_reg[14]/C
                         clock pessimism              0.272    15.051    
                         clock uncertainty           -0.035    15.016    
    SLICE_X29Y50         FDRE (Setup_fdre_C_R)       -0.429    14.587    clk20k/COUNT_reg[14]
  -------------------------------------------------------------------
                         required time                         14.587    
                         arrival time                          -9.575    
  -------------------------------------------------------------------
                         slack                                  5.011    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.103ns  (arrival time - required time)
  Source:                 clk20k/COUNT_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk20k/COUNT_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.476ns  (logic 0.355ns (74.570%)  route 0.121ns (25.430%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.959ns
    Source Clock Delay      (SCD):    1.447ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=674, routed)         0.564     1.447    clk20k/CLK_IBUF_BUFG
    SLICE_X29Y49         FDRE                                         r  clk20k/COUNT_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y49         FDRE (Prop_fdre_C_Q)         0.141     1.588 r  clk20k/COUNT_reg[12]/Q
                         net (fo=2, routed)           0.120     1.708    clk20k/COUNT[12]
    SLICE_X29Y49         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160     1.868 r  clk20k/COUNT_reg[12]_i_1__17/CO[3]
                         net (fo=1, routed)           0.001     1.869    clk20k/COUNT_reg[12]_i_1__17_n_1
    SLICE_X29Y50         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054     1.923 r  clk20k/COUNT_reg[16]_i_1__17/O[0]
                         net (fo=1, routed)           0.000     1.923    clk20k/data0[13]
    SLICE_X29Y50         FDRE                                         r  clk20k/COUNT_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=674, routed)         0.832     1.959    clk20k/CLK_IBUF_BUFG
    SLICE_X29Y50         FDRE                                         r  clk20k/COUNT_reg[13]/C
                         clock pessimism             -0.244     1.715    
    SLICE_X29Y50         FDRE (Hold_fdre_C_D)         0.105     1.820    clk20k/COUNT_reg[13]
  -------------------------------------------------------------------
                         required time                         -1.820    
                         arrival time                           1.923    
  -------------------------------------------------------------------
                         slack                                  0.103    

Slack (MET) :             0.104ns  (arrival time - required time)
  Source:                 cd500/nolabel_line31/COUNT_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cd500/nolabel_line31/COUNT_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.476ns  (logic 0.355ns (74.580%)  route 0.121ns (25.420%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.957ns
    Source Clock Delay      (SCD):    1.446ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=674, routed)         0.563     1.446    cd500/nolabel_line31/CLK_IBUF_BUFG
    SLICE_X35Y49         FDRE                                         r  cd500/nolabel_line31/COUNT_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y49         FDRE (Prop_fdre_C_Q)         0.141     1.587 r  cd500/nolabel_line31/COUNT_reg[27]/Q
                         net (fo=3, routed)           0.120     1.707    cd500/nolabel_line31/COUNT_reg[27]
    SLICE_X35Y49         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160     1.867 r  cd500/nolabel_line31/COUNT_reg[24]_i_1__15/CO[3]
                         net (fo=1, routed)           0.001     1.868    cd500/nolabel_line31/COUNT_reg[24]_i_1__15_n_1
    SLICE_X35Y50         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054     1.922 r  cd500/nolabel_line31/COUNT_reg[28]_i_1__15/O[0]
                         net (fo=1, routed)           0.000     1.922    cd500/nolabel_line31/COUNT_reg[28]_i_1__15_n_8
    SLICE_X35Y50         FDRE                                         r  cd500/nolabel_line31/COUNT_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=674, routed)         0.829     1.957    cd500/nolabel_line31/CLK_IBUF_BUFG
    SLICE_X35Y50         FDRE                                         r  cd500/nolabel_line31/COUNT_reg[28]/C
                         clock pessimism             -0.244     1.713    
    SLICE_X35Y50         FDRE (Hold_fdre_C_D)         0.105     1.818    cd500/nolabel_line31/COUNT_reg[28]
  -------------------------------------------------------------------
                         required time                         -1.818    
                         arrival time                           1.922    
  -------------------------------------------------------------------
                         slack                                  0.104    

Slack (MET) :             0.114ns  (arrival time - required time)
  Source:                 clk20k/COUNT_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk20k/COUNT_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.487ns  (logic 0.366ns (75.144%)  route 0.121ns (24.856%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.959ns
    Source Clock Delay      (SCD):    1.447ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=674, routed)         0.564     1.447    clk20k/CLK_IBUF_BUFG
    SLICE_X29Y49         FDRE                                         r  clk20k/COUNT_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y49         FDRE (Prop_fdre_C_Q)         0.141     1.588 r  clk20k/COUNT_reg[12]/Q
                         net (fo=2, routed)           0.120     1.708    clk20k/COUNT[12]
    SLICE_X29Y49         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160     1.868 r  clk20k/COUNT_reg[12]_i_1__17/CO[3]
                         net (fo=1, routed)           0.001     1.869    clk20k/COUNT_reg[12]_i_1__17_n_1
    SLICE_X29Y50         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.065     1.934 r  clk20k/COUNT_reg[16]_i_1__17/O[2]
                         net (fo=1, routed)           0.000     1.934    clk20k/data0[15]
    SLICE_X29Y50         FDRE                                         r  clk20k/COUNT_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=674, routed)         0.832     1.959    clk20k/CLK_IBUF_BUFG
    SLICE_X29Y50         FDRE                                         r  clk20k/COUNT_reg[15]/C
                         clock pessimism             -0.244     1.715    
    SLICE_X29Y50         FDRE (Hold_fdre_C_D)         0.105     1.820    clk20k/COUNT_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.820    
                         arrival time                           1.934    
  -------------------------------------------------------------------
                         slack                                  0.114    

Slack (MET) :             0.115ns  (arrival time - required time)
  Source:                 cd500/nolabel_line31/COUNT_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cd500/nolabel_line31/COUNT_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.487ns  (logic 0.366ns (75.154%)  route 0.121ns (24.846%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.957ns
    Source Clock Delay      (SCD):    1.446ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=674, routed)         0.563     1.446    cd500/nolabel_line31/CLK_IBUF_BUFG
    SLICE_X35Y49         FDRE                                         r  cd500/nolabel_line31/COUNT_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y49         FDRE (Prop_fdre_C_Q)         0.141     1.587 r  cd500/nolabel_line31/COUNT_reg[27]/Q
                         net (fo=3, routed)           0.120     1.707    cd500/nolabel_line31/COUNT_reg[27]
    SLICE_X35Y49         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160     1.867 r  cd500/nolabel_line31/COUNT_reg[24]_i_1__15/CO[3]
                         net (fo=1, routed)           0.001     1.868    cd500/nolabel_line31/COUNT_reg[24]_i_1__15_n_1
    SLICE_X35Y50         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.065     1.933 r  cd500/nolabel_line31/COUNT_reg[28]_i_1__15/O[2]
                         net (fo=1, routed)           0.000     1.933    cd500/nolabel_line31/COUNT_reg[28]_i_1__15_n_6
    SLICE_X35Y50         FDRE                                         r  cd500/nolabel_line31/COUNT_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=674, routed)         0.829     1.957    cd500/nolabel_line31/CLK_IBUF_BUFG
    SLICE_X35Y50         FDRE                                         r  cd500/nolabel_line31/COUNT_reg[30]/C
                         clock pessimism             -0.244     1.713    
    SLICE_X35Y50         FDRE (Hold_fdre_C_D)         0.105     1.818    cd500/nolabel_line31/COUNT_reg[30]
  -------------------------------------------------------------------
                         required time                         -1.818    
                         arrival time                           1.933    
  -------------------------------------------------------------------
                         slack                                  0.115    

Slack (MET) :             0.117ns  (arrival time - required time)
  Source:                 clk700/nolabel_line31/COUNT_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk700/nolabel_line31/COUNT_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.489ns  (logic 0.355ns (72.555%)  route 0.134ns (27.445%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    1.447ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=674, routed)         0.564     1.447    clk700/nolabel_line31/CLK_IBUF_BUFG
    SLICE_X32Y49         FDRE                                         r  clk700/nolabel_line31/COUNT_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y49         FDRE (Prop_fdre_C_Q)         0.141     1.588 r  clk700/nolabel_line31/COUNT_reg[22]/Q
                         net (fo=3, routed)           0.134     1.722    clk700/nolabel_line31/COUNT_reg[22]
    SLICE_X32Y49         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.160     1.882 r  clk700/nolabel_line31/COUNT_reg[20]_i_1__12/CO[3]
                         net (fo=1, routed)           0.001     1.882    clk700/nolabel_line31/COUNT_reg[20]_i_1__12_n_1
    SLICE_X32Y50         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054     1.936 r  clk700/nolabel_line31/COUNT_reg[24]_i_1__12/O[0]
                         net (fo=1, routed)           0.000     1.936    clk700/nolabel_line31/COUNT_reg[24]_i_1__12_n_8
    SLICE_X32Y50         FDRE                                         r  clk700/nolabel_line31/COUNT_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=674, routed)         0.830     1.958    clk700/nolabel_line31/CLK_IBUF_BUFG
    SLICE_X32Y50         FDRE                                         r  clk700/nolabel_line31/COUNT_reg[24]/C
                         clock pessimism             -0.244     1.714    
    SLICE_X32Y50         FDRE (Hold_fdre_C_D)         0.105     1.819    clk700/nolabel_line31/COUNT_reg[24]
  -------------------------------------------------------------------
                         required time                         -1.819    
                         arrival time                           1.936    
  -------------------------------------------------------------------
                         slack                                  0.117    

Slack (MET) :             0.128ns  (arrival time - required time)
  Source:                 clk700/nolabel_line31/COUNT_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk700/nolabel_line31/COUNT_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.500ns  (logic 0.366ns (73.158%)  route 0.134ns (26.842%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    1.447ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=674, routed)         0.564     1.447    clk700/nolabel_line31/CLK_IBUF_BUFG
    SLICE_X32Y49         FDRE                                         r  clk700/nolabel_line31/COUNT_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y49         FDRE (Prop_fdre_C_Q)         0.141     1.588 r  clk700/nolabel_line31/COUNT_reg[22]/Q
                         net (fo=3, routed)           0.134     1.722    clk700/nolabel_line31/COUNT_reg[22]
    SLICE_X32Y49         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.160     1.882 r  clk700/nolabel_line31/COUNT_reg[20]_i_1__12/CO[3]
                         net (fo=1, routed)           0.001     1.882    clk700/nolabel_line31/COUNT_reg[20]_i_1__12_n_1
    SLICE_X32Y50         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.065     1.947 r  clk700/nolabel_line31/COUNT_reg[24]_i_1__12/O[2]
                         net (fo=1, routed)           0.000     1.947    clk700/nolabel_line31/COUNT_reg[24]_i_1__12_n_6
    SLICE_X32Y50         FDRE                                         r  clk700/nolabel_line31/COUNT_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=674, routed)         0.830     1.958    clk700/nolabel_line31/CLK_IBUF_BUFG
    SLICE_X32Y50         FDRE                                         r  clk700/nolabel_line31/COUNT_reg[26]/C
                         clock pessimism             -0.244     1.714    
    SLICE_X32Y50         FDRE (Hold_fdre_C_D)         0.105     1.819    clk700/nolabel_line31/COUNT_reg[26]
  -------------------------------------------------------------------
                         required time                         -1.819    
                         arrival time                           1.947    
  -------------------------------------------------------------------
                         slack                                  0.128    

Slack (MET) :             0.139ns  (arrival time - required time)
  Source:                 clk20k/COUNT_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk20k/COUNT_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.512ns  (logic 0.391ns (76.358%)  route 0.121ns (23.642%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.959ns
    Source Clock Delay      (SCD):    1.447ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=674, routed)         0.564     1.447    clk20k/CLK_IBUF_BUFG
    SLICE_X29Y49         FDRE                                         r  clk20k/COUNT_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y49         FDRE (Prop_fdre_C_Q)         0.141     1.588 r  clk20k/COUNT_reg[12]/Q
                         net (fo=2, routed)           0.120     1.708    clk20k/COUNT[12]
    SLICE_X29Y49         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160     1.868 r  clk20k/COUNT_reg[12]_i_1__17/CO[3]
                         net (fo=1, routed)           0.001     1.869    clk20k/COUNT_reg[12]_i_1__17_n_1
    SLICE_X29Y50         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.090     1.959 r  clk20k/COUNT_reg[16]_i_1__17/O[1]
                         net (fo=1, routed)           0.000     1.959    clk20k/data0[14]
    SLICE_X29Y50         FDRE                                         r  clk20k/COUNT_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=674, routed)         0.832     1.959    clk20k/CLK_IBUF_BUFG
    SLICE_X29Y50         FDRE                                         r  clk20k/COUNT_reg[14]/C
                         clock pessimism             -0.244     1.715    
    SLICE_X29Y50         FDRE (Hold_fdre_C_D)         0.105     1.820    clk20k/COUNT_reg[14]
  -------------------------------------------------------------------
                         required time                         -1.820    
                         arrival time                           1.959    
  -------------------------------------------------------------------
                         slack                                  0.139    

Slack (MET) :             0.139ns  (arrival time - required time)
  Source:                 clk20k/COUNT_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk20k/COUNT_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.512ns  (logic 0.391ns (76.358%)  route 0.121ns (23.642%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.959ns
    Source Clock Delay      (SCD):    1.447ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=674, routed)         0.564     1.447    clk20k/CLK_IBUF_BUFG
    SLICE_X29Y49         FDRE                                         r  clk20k/COUNT_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y49         FDRE (Prop_fdre_C_Q)         0.141     1.588 r  clk20k/COUNT_reg[12]/Q
                         net (fo=2, routed)           0.120     1.708    clk20k/COUNT[12]
    SLICE_X29Y49         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160     1.868 r  clk20k/COUNT_reg[12]_i_1__17/CO[3]
                         net (fo=1, routed)           0.001     1.869    clk20k/COUNT_reg[12]_i_1__17_n_1
    SLICE_X29Y50         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.090     1.959 r  clk20k/COUNT_reg[16]_i_1__17/O[3]
                         net (fo=1, routed)           0.000     1.959    clk20k/data0[16]
    SLICE_X29Y50         FDRE                                         r  clk20k/COUNT_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=674, routed)         0.832     1.959    clk20k/CLK_IBUF_BUFG
    SLICE_X29Y50         FDRE                                         r  clk20k/COUNT_reg[16]/C
                         clock pessimism             -0.244     1.715    
    SLICE_X29Y50         FDRE (Hold_fdre_C_D)         0.105     1.820    clk20k/COUNT_reg[16]
  -------------------------------------------------------------------
                         required time                         -1.820    
                         arrival time                           1.959    
  -------------------------------------------------------------------
                         slack                                  0.139    

Slack (MET) :             0.140ns  (arrival time - required time)
  Source:                 cd500/nolabel_line31/COUNT_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cd500/nolabel_line31/COUNT_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.512ns  (logic 0.391ns (76.367%)  route 0.121ns (23.633%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.957ns
    Source Clock Delay      (SCD):    1.446ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=674, routed)         0.563     1.446    cd500/nolabel_line31/CLK_IBUF_BUFG
    SLICE_X35Y49         FDRE                                         r  cd500/nolabel_line31/COUNT_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y49         FDRE (Prop_fdre_C_Q)         0.141     1.587 r  cd500/nolabel_line31/COUNT_reg[27]/Q
                         net (fo=3, routed)           0.120     1.707    cd500/nolabel_line31/COUNT_reg[27]
    SLICE_X35Y49         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160     1.867 r  cd500/nolabel_line31/COUNT_reg[24]_i_1__15/CO[3]
                         net (fo=1, routed)           0.001     1.868    cd500/nolabel_line31/COUNT_reg[24]_i_1__15_n_1
    SLICE_X35Y50         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.090     1.958 r  cd500/nolabel_line31/COUNT_reg[28]_i_1__15/O[1]
                         net (fo=1, routed)           0.000     1.958    cd500/nolabel_line31/COUNT_reg[28]_i_1__15_n_7
    SLICE_X35Y50         FDRE                                         r  cd500/nolabel_line31/COUNT_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=674, routed)         0.829     1.957    cd500/nolabel_line31/CLK_IBUF_BUFG
    SLICE_X35Y50         FDRE                                         r  cd500/nolabel_line31/COUNT_reg[29]/C
                         clock pessimism             -0.244     1.713    
    SLICE_X35Y50         FDRE (Hold_fdre_C_D)         0.105     1.818    cd500/nolabel_line31/COUNT_reg[29]
  -------------------------------------------------------------------
                         required time                         -1.818    
                         arrival time                           1.958    
  -------------------------------------------------------------------
                         slack                                  0.140    

Slack (MET) :             0.140ns  (arrival time - required time)
  Source:                 cd500/nolabel_line31/COUNT_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cd500/nolabel_line31/COUNT_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.512ns  (logic 0.391ns (76.367%)  route 0.121ns (23.633%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.957ns
    Source Clock Delay      (SCD):    1.446ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=674, routed)         0.563     1.446    cd500/nolabel_line31/CLK_IBUF_BUFG
    SLICE_X35Y49         FDRE                                         r  cd500/nolabel_line31/COUNT_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y49         FDRE (Prop_fdre_C_Q)         0.141     1.587 r  cd500/nolabel_line31/COUNT_reg[27]/Q
                         net (fo=3, routed)           0.120     1.707    cd500/nolabel_line31/COUNT_reg[27]
    SLICE_X35Y49         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160     1.867 r  cd500/nolabel_line31/COUNT_reg[24]_i_1__15/CO[3]
                         net (fo=1, routed)           0.001     1.868    cd500/nolabel_line31/COUNT_reg[24]_i_1__15_n_1
    SLICE_X35Y50         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.090     1.958 r  cd500/nolabel_line31/COUNT_reg[28]_i_1__15/O[3]
                         net (fo=1, routed)           0.000     1.958    cd500/nolabel_line31/COUNT_reg[28]_i_1__15_n_5
    SLICE_X35Y50         FDRE                                         r  cd500/nolabel_line31/COUNT_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=674, routed)         0.829     1.957    cd500/nolabel_line31/CLK_IBUF_BUFG
    SLICE_X35Y50         FDRE                                         r  cd500/nolabel_line31/COUNT_reg[31]/C
                         clock pessimism             -0.244     1.713    
    SLICE_X35Y50         FDRE (Hold_fdre_C_D)         0.105     1.818    cd500/nolabel_line31/COUNT_reg[31]
  -------------------------------------------------------------------
                         required time                         -1.818    
                         arrival time                           1.958    
  -------------------------------------------------------------------
                         slack                                  0.140    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { CLK }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y2  CLK_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X36Y45   cd1000/nolabel_line31/CLKVAR_reg/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X44Y46   cd750/nolabel_line31/COUNT_reg[27]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X44Y47   cd750/nolabel_line31/COUNT_reg[28]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X44Y47   cd750/nolabel_line31/COUNT_reg[29]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X44Y40   cd750/nolabel_line31/COUNT_reg[2]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X44Y47   cd750/nolabel_line31/COUNT_reg[30]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X44Y47   cd750/nolabel_line31/COUNT_reg[31]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X44Y40   cd750/nolabel_line31/COUNT_reg[3]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X44Y41   cd750/nolabel_line31/COUNT_reg[4]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X36Y45   cd1000/nolabel_line31/CLKVAR_reg/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X44Y40   cd750/nolabel_line31/COUNT_reg[2]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X44Y40   cd750/nolabel_line31/COUNT_reg[3]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X44Y41   cd750/nolabel_line31/COUNT_reg[4]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X44Y41   cd750/nolabel_line31/COUNT_reg[5]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X44Y41   cd750/nolabel_line31/COUNT_reg[6]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X44Y41   cd750/nolabel_line31/COUNT_reg[7]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X44Y42   cd750/nolabel_line31/COUNT_reg[8]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X32Y44   clk700/nolabel_line31/COUNT_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X32Y46   clk700/nolabel_line31/COUNT_reg[10]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X44Y47   cd750/nolabel_line31/COUNT_reg[28]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X44Y47   cd750/nolabel_line31/COUNT_reg[29]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X44Y47   cd750/nolabel_line31/COUNT_reg[30]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X44Y47   cd750/nolabel_line31/COUNT_reg[31]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X29Y27   clk1245/nolabel_line31/COUNT_reg[17]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X29Y27   clk1245/nolabel_line31/COUNT_reg[18]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X29Y27   clk1245/nolabel_line31/COUNT_reg[19]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X29Y23   clk1245/nolabel_line31/COUNT_reg[1]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X29Y23   clk1245/nolabel_line31/COUNT_reg[1]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X39Y22   clk1568/nolabel_line31/COUNT_reg[12]/C



