// Seed: 1857012351
module module_0 (
    output uwire id_0,
    input tri0 id_1,
    output tri0 id_2,
    input wand id_3,
    input tri id_4
    , id_17,
    input tri0 id_5,
    input wire id_6,
    input supply0 id_7,
    output wor id_8,
    input tri0 id_9,
    output uwire id_10,
    output tri1 id_11,
    output supply0 id_12,
    input wire id_13,
    output wand id_14,
    input supply0 id_15
);
  assign module_1.id_13 = 0;
  wire id_18, id_19;
  wire  id_20;
  wire  id_21;
  uwire id_22 = 1 - id_5, id_23;
endmodule
module module_1 (
    input uwire id_0,
    input supply1 id_1,
    output wand id_2,
    input tri1 id_3,
    input supply1 id_4,
    output wand id_5,
    input tri1 id_6
    , id_15,
    output uwire id_7,
    input logic id_8,
    input tri id_9,
    output logic id_10,
    input wor id_11,
    input wand id_12,
    inout tri0 id_13
);
  always id_10 <= id_8;
  module_0 modCall_1 (
      id_5,
      id_11,
      id_7,
      id_4,
      id_9,
      id_4,
      id_0,
      id_4,
      id_2,
      id_12,
      id_13,
      id_7,
      id_7,
      id_12,
      id_2,
      id_1
  );
  assign id_2 = id_6;
  wire id_16;
  wire id_17;
endmodule
