-- $Id: $
-- File name:   rcu.vhd
-- Created:     2/22/2011
-- Author:      Samuel Oshin
-- Lab Section: 337-02
-- Version:     1.0  Initial Design Entry
-- Description: RCU to control all functions within the simplified USB.


LIBRARY IEEE;
USE IEEE.std_logic_1164.ALL;

ENTITY rcu is
	port(
		CLK					:		IN			std_logic;
		RST_N				:		IN			std_logic;
		D_EDGE			:		IN			std_logic;
		EOP					:		IN			std_logic;
		SHIFT_ENABLE:		IN			std_logic;		
		RCV_DATA		:		IN			std_logic_vector(7 downto 0);		
		RCVING			:		OUT			std_logic;
		W_ENABLE		:		OUT			std_logic;		
		R_ERROR			:		OUT			std_logic);
		
end rcu;

architecture behav of rcu is
type state_type is (idle, rcvwait, rcvsync, chksync, rcvbyte,fifostrobe,ierror,serror);
signal state,nextstate : state_type;
signal count: std_logic;
	begin
	
	statelogic: process(CLK, RST_N)
	begin
	
		if (RST_N = '0') then
			state <= idle;
		elsif(rising_edge(clk)) then
			state <= nextstate;
		end if;
		
	end process statelogic;
	
	
	nextlogic: process(state, D_EDGE, EOP, SHIFT_ENABLE, RCV_DATA)
	variable cnt : integer range 0 to 8;
	begin
	
		nextstate <= state;
		
		case state is 
		
		when idle =>
		
			if (D_EDGE = '1') then
				nextstate <= rcvwait;
			else
				nextstate <= state;
				
			end if;
		cnt := 0;
			
		when rcvwait =>  -- check with your shift reg to see when it gets data ( either 1 cycle after or just at the moment);
		
			nextstate <= rcvsync;
			
		when rcvsync =>
		
			if (SHIFT_ENABLE = '1') then
				cnt := cnt + 1;
			elsif(cnt = 8) then
				cnt := 0;
				nextstate <= chksync;
			end if;
			
		when chksync =>
		
			if(RCV_DATA = "10000000") then
				nextstate <= rcvbyte;
			else
				nextstate <= serror;
			end if;
			
		when rcvbyte =>
		
			if (EOP = '1') then
				nextstate <= ierror;
			elsif (SHIFT_ENABLE = '1') then 
				cnt := cnt + 1;
			elsif(cnt = 8) then
				nextstate <= fifostrobe;
				cnt:= 0;
			end if;
			
		when fifostrobe =>
		
			if (EOP = '1') then
				nextstate <= idle;
			else
				nextstate <= rcvbyte;
			end if;
			
		when serror =>
		
			if (EOP = '1') then
				nextstate <= ierror;
			else
				nextstate <= state;
			end if;
			
			
		when ierror => 
			
			if (D_EDGE = '1') then
				nextstate <= rcvwait;
			else
				nextstate <= state;
			end if;
			
		end case;
		
	end process nextlogic;
	

	outlogic: process(state)
	begin
	
		case state is 
		
		when idle =>
		
			RCVING <= '0';
			W_ENABLE <= '0';
			R_ERROR <= '0';
			
		when rcvwait =>
		
			RCVING <= '1'; 
			W_ENABLE <= '0';
			R_ERROR <= '0';
			
		when rcvsync =>
		
			RCVING <= '1'; 
			W_ENABLE <= '0';
			R_ERROR <= '0';

		when chksync =>
		
			RCVING <= '1'; 
			W_ENABLE <= '0';
			R_ERROR <= '0';

		when rcvbyte =>
		
			RCVING <= '1'; 
			W_ENABLE <= '0';
			R_ERROR <= '0';

		when fifostrobe =>
		
			RCVING <= '1'; 
			W_ENABLE <= '1';
			R_ERROR <= '0';

		when ierror =>
		
			RCVING <= '0'; 
			W_ENABLE <= '0';
			R_ERROR <= '1';

		when serror =>
		
			RCVING <= '1'; 
			W_ENABLE <= '0';
			R_ERROR <= '1';
			
		end case;
		
	end process outlogic;
	
end behav;



















		
			
			
			
			
			
