Release 14.7 - xst P.20131013 (lin64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
--> 
Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.09 secs
 
--> 
Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.09 secs
 
--> 
Reading design: machine.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Parsing
  3) HDL Elaboration
  4) HDL Synthesis
       4.1) HDL Synthesis Report
  5) Advanced HDL Synthesis
       5.1) Advanced HDL Synthesis Report
  6) Low Level Synthesis
  7) Partition Report
  8) Design Summary
       8.1) Primitive and Black Box Usage
       8.2) Device utilization summary
       8.3) Partition Resource Summary
       8.4) Timing Report
            8.4.1) Clock Information
            8.4.2) Asynchronous Control Signals Information
            8.4.3) Timing Summary
            8.4.4) Timing Details
            8.4.5) Cross Clock Domains Report


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "machine.prj"
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "machine"
Output Format                      : NGC
Target Device                      : xc6slx16-2-csg324

---- Source Options
Top Module Name                    : machine
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Shift Register Extraction          : YES
ROM Style                          : Auto
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Shift Register Minimum Size        : 2
Use DSP Block                      : Auto
Automatic Register Balancing       : No

---- Target Options
LUT Combining                      : Auto
Reduce Control Sets                : Auto
Add IO Buffers                     : YES
Global Maximum Fanout              : 100000
Add Generic Clock Buffer(BUFG)     : 16
Register Duplication               : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Auto
Use Synchronous Set                : Auto
Use Synchronous Reset              : Auto
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Power Reduction                    : NO
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
DSP48 Utilization Ratio            : 100
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

=========================================================================


=========================================================================
*                          HDL Parsing                                  *
=========================================================================
Analyzing Verilog file "/home/011/e/ex/exh150330/repos/fpga-proc/proj/regfile.v" into library work
Parsing module <regfile>.
Analyzing Verilog file "/home/011/e/ex/exh150330/repos/fpga-proc/proj/program_rom.v" into library work
Parsing module <program_rom>.
Analyzing Verilog file "/home/011/e/ex/exh150330/repos/fpga-proc/proj/processor.v" into library work
Parsing module <processor>.
Analyzing Verilog file "/home/011/e/ex/exh150330/repos/fpga-proc/proj/machine.v" into library work
Parsing module <machine>.

=========================================================================
*                            HDL Elaboration                            *
=========================================================================

Elaborating module <machine>.

Elaborating module <processor>.

Elaborating module <regfile>.
WARNING:HDLCompiler:413 - "/home/011/e/ex/exh150330/repos/fpga-proc/proj/processor.v" Line 48: Result of 4-bit expression is truncated to fit in 3-bit target.
WARNING:HDLCompiler:1127 - "/home/011/e/ex/exh150330/repos/fpga-proc/proj/machine.v" Line 23: Assignment to result ignored, since the identifier is never used

Elaborating module <program_rom>.
WARNING:Xst:2972 - "/home/011/e/ex/exh150330/repos/fpga-proc/proj/machine.v" line 19. All outputs of instance <_processor> of block <processor> are unconnected in block <machine>. Underlying logic will be removed.
WARNING:Xst:2972 - "/home/011/e/ex/exh150330/repos/fpga-proc/proj/machine.v" line 27. All outputs of instance <_program> of block <program_rom> are unconnected in block <machine>. Underlying logic will be removed.

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <machine>.
    Related source file is "/home/011/e/ex/exh150330/repos/fpga-proc/proj/machine.v".
INFO:Xst:3210 - "/home/011/e/ex/exh150330/repos/fpga-proc/proj/machine.v" line 19: Output port <result> of the instance <_processor> is unconnected or connected to loadless signal.
    Found 8-bit register for signal <out>.
    Found 4-bit register for signal <an>.
    Found 32-bit register for signal <timer>.
    Found 32-bit adder for signal <timer[31]_GND_1_o_add_1_OUT> created at line 34.
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred  44 D-type flip-flop(s).
	inferred   2 Multiplexer(s).
Unit <machine> synthesized.

Synthesizing Unit <regfile>.
    Related source file is "/home/011/e/ex/exh150330/repos/fpga-proc/proj/regfile.v".
WARNING:Xst:647 - Input <address_a<2:2>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <address_b<2:2>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:3035 - Index value(s) does not match array range for signal <regs>, simulation mismatch.
    Found 3x16-bit dual-port RAM <Mram_regs> for signal <regs>.
    Found 1-bit register for signal <data_b<15>>.
    Found 1-bit register for signal <data_b<14>>.
    Found 1-bit register for signal <data_b<13>>.
    Found 1-bit register for signal <data_b<12>>.
    Found 1-bit register for signal <data_b<11>>.
    Found 1-bit register for signal <data_b<10>>.
    Found 1-bit register for signal <data_b<9>>.
    Found 1-bit register for signal <data_b<8>>.
    Found 1-bit register for signal <data_b<7>>.
    Found 1-bit register for signal <data_b<6>>.
    Found 1-bit register for signal <data_b<5>>.
    Found 1-bit register for signal <data_b<4>>.
    Found 1-bit register for signal <data_b<3>>.
    Found 1-bit register for signal <data_b<2>>.
    Found 1-bit register for signal <data_b<1>>.
    Found 1-bit register for signal <data_b<0>>.
    Found 1-bit register for signal <data_a<15>>.
    Found 1-bit register for signal <data_a<14>>.
    Found 1-bit register for signal <data_a<13>>.
    Found 1-bit register for signal <data_a<12>>.
    Found 1-bit register for signal <data_a<11>>.
    Found 1-bit register for signal <data_a<10>>.
    Found 1-bit register for signal <data_a<9>>.
    Found 1-bit register for signal <data_a<8>>.
    Found 1-bit register for signal <data_a<7>>.
    Found 1-bit register for signal <data_a<6>>.
    Found 1-bit register for signal <data_a<5>>.
    Found 1-bit register for signal <data_a<4>>.
    Found 1-bit register for signal <data_a<3>>.
    Found 1-bit register for signal <data_a<2>>.
    Found 1-bit register for signal <data_a<1>>.
    Found 1-bit register for signal <data_a<0>>.
    Summary:
	inferred   1 RAM(s).
	inferred  32 D-type flip-flop(s).
Unit <regfile> synthesized.

Synthesizing Unit <mod_32u_26u>.
    Related source file is "".
    Summary:
	no macro.
Unit <mod_32u_26u> synthesized.

Synthesizing Unit <mod_32u_24u>.
    Related source file is "".
    Found 56-bit adder for signal <n2981> created at line 0.
    Found 56-bit adder for signal <GND_6_o_b[23]_add_1_OUT> created at line 0.
    Found 55-bit adder for signal <n2985> created at line 0.
    Found 55-bit adder for signal <GND_6_o_b[23]_add_3_OUT> created at line 0.
    Found 54-bit adder for signal <n2989> created at line 0.
    Found 54-bit adder for signal <GND_6_o_b[23]_add_5_OUT> created at line 0.
    Found 53-bit adder for signal <n2993> created at line 0.
    Found 53-bit adder for signal <GND_6_o_b[23]_add_7_OUT> created at line 0.
    Found 52-bit adder for signal <n2997> created at line 0.
    Found 52-bit adder for signal <GND_6_o_b[23]_add_9_OUT> created at line 0.
    Found 51-bit adder for signal <n3001> created at line 0.
    Found 51-bit adder for signal <GND_6_o_b[23]_add_11_OUT> created at line 0.
    Found 50-bit adder for signal <n3005> created at line 0.
    Found 50-bit adder for signal <GND_6_o_b[23]_add_13_OUT> created at line 0.
    Found 49-bit adder for signal <n3009> created at line 0.
    Found 49-bit adder for signal <GND_6_o_b[23]_add_15_OUT> created at line 0.
    Found 48-bit adder for signal <n3013> created at line 0.
    Found 48-bit adder for signal <GND_6_o_b[23]_add_17_OUT> created at line 0.
    Found 47-bit adder for signal <n3017> created at line 0.
    Found 47-bit adder for signal <GND_6_o_b[23]_add_19_OUT> created at line 0.
    Found 46-bit adder for signal <n3021> created at line 0.
    Found 46-bit adder for signal <GND_6_o_b[23]_add_21_OUT> created at line 0.
    Found 45-bit adder for signal <n3025> created at line 0.
    Found 45-bit adder for signal <GND_6_o_b[23]_add_23_OUT> created at line 0.
    Found 44-bit adder for signal <n3029> created at line 0.
    Found 44-bit adder for signal <GND_6_o_b[23]_add_25_OUT> created at line 0.
    Found 43-bit adder for signal <n3033> created at line 0.
    Found 43-bit adder for signal <GND_6_o_b[23]_add_27_OUT> created at line 0.
    Found 42-bit adder for signal <n3037> created at line 0.
    Found 42-bit adder for signal <GND_6_o_b[23]_add_29_OUT> created at line 0.
    Found 41-bit adder for signal <n3041> created at line 0.
    Found 41-bit adder for signal <GND_6_o_b[23]_add_31_OUT> created at line 0.
    Found 40-bit adder for signal <n3045> created at line 0.
    Found 40-bit adder for signal <GND_6_o_b[23]_add_33_OUT> created at line 0.
    Found 39-bit adder for signal <n3049> created at line 0.
    Found 39-bit adder for signal <GND_6_o_b[23]_add_35_OUT> created at line 0.
    Found 38-bit adder for signal <n3053> created at line 0.
    Found 38-bit adder for signal <GND_6_o_b[23]_add_37_OUT> created at line 0.
    Found 37-bit adder for signal <n3057> created at line 0.
    Found 37-bit adder for signal <GND_6_o_b[23]_add_39_OUT> created at line 0.
    Found 36-bit adder for signal <n3061> created at line 0.
    Found 36-bit adder for signal <GND_6_o_b[23]_add_41_OUT> created at line 0.
    Found 35-bit adder for signal <n3065> created at line 0.
    Found 35-bit adder for signal <GND_6_o_b[23]_add_43_OUT> created at line 0.
    Found 34-bit adder for signal <n3069> created at line 0.
    Found 34-bit adder for signal <GND_6_o_b[23]_add_45_OUT> created at line 0.
    Found 33-bit adder for signal <n3073> created at line 0.
    Found 33-bit adder for signal <GND_6_o_b[23]_add_47_OUT> created at line 0.
    Found 32-bit adder for signal <n3077> created at line 0.
    Found 32-bit adder for signal <a[31]_b[23]_add_49_OUT> created at line 0.
    Found 32-bit adder for signal <n3081> created at line 0.
    Found 32-bit adder for signal <a[31]_GND_6_o_add_51_OUT> created at line 0.
    Found 32-bit adder for signal <n3085> created at line 0.
    Found 32-bit adder for signal <a[31]_GND_6_o_add_53_OUT> created at line 0.
    Found 32-bit adder for signal <n3089> created at line 0.
    Found 32-bit adder for signal <a[31]_GND_6_o_add_55_OUT> created at line 0.
    Found 32-bit adder for signal <n3093> created at line 0.
    Found 32-bit adder for signal <a[31]_GND_6_o_add_57_OUT> created at line 0.
    Found 32-bit adder for signal <n3097> created at line 0.
    Found 32-bit adder for signal <a[31]_GND_6_o_add_59_OUT> created at line 0.
    Found 32-bit adder for signal <n3101> created at line 0.
    Found 32-bit adder for signal <a[31]_GND_6_o_add_61_OUT> created at line 0.
    Found 32-bit adder for signal <n3105> created at line 0.
    Found 32-bit adder for signal <a[31]_GND_6_o_add_63_OUT> created at line 0.
    Found 32-bit adder for signal <n3109> created at line 0.
    Found 32-bit adder for signal <a[31]_GND_6_o_add_65_OUT> created at line 0.
    Found 56-bit comparator lessequal for signal <BUS_0001> created at line 0
    Found 55-bit comparator lessequal for signal <BUS_0002> created at line 0
    Found 54-bit comparator lessequal for signal <BUS_0003> created at line 0
    Found 53-bit comparator lessequal for signal <BUS_0004> created at line 0
    Found 52-bit comparator lessequal for signal <BUS_0005> created at line 0
    Found 51-bit comparator lessequal for signal <BUS_0006> created at line 0
    Found 50-bit comparator lessequal for signal <BUS_0007> created at line 0
    Found 49-bit comparator lessequal for signal <BUS_0008> created at line 0
    Found 48-bit comparator lessequal for signal <BUS_0009> created at line 0
    Found 47-bit comparator lessequal for signal <BUS_0010> created at line 0
    Found 46-bit comparator lessequal for signal <BUS_0011> created at line 0
    Found 45-bit comparator lessequal for signal <BUS_0012> created at line 0
    Found 44-bit comparator lessequal for signal <BUS_0013> created at line 0
    Found 43-bit comparator lessequal for signal <BUS_0014> created at line 0
    Found 42-bit comparator lessequal for signal <BUS_0015> created at line 0
    Found 41-bit comparator lessequal for signal <BUS_0016> created at line 0
    Found 40-bit comparator lessequal for signal <BUS_0017> created at line 0
    Found 39-bit comparator lessequal for signal <BUS_0018> created at line 0
    Found 38-bit comparator lessequal for signal <BUS_0019> created at line 0
    Found 37-bit comparator lessequal for signal <BUS_0020> created at line 0
    Found 36-bit comparator lessequal for signal <BUS_0021> created at line 0
    Found 35-bit comparator lessequal for signal <BUS_0022> created at line 0
    Found 34-bit comparator lessequal for signal <BUS_0023> created at line 0
    Found 33-bit comparator lessequal for signal <BUS_0024> created at line 0
    Found 32-bit comparator lessequal for signal <BUS_0025> created at line 0
    Found 32-bit comparator lessequal for signal <BUS_0026> created at line 0
    Found 32-bit comparator lessequal for signal <BUS_0027> created at line 0
    Found 32-bit comparator lessequal for signal <BUS_0028> created at line 0
    Found 32-bit comparator lessequal for signal <BUS_0029> created at line 0
    Found 32-bit comparator lessequal for signal <BUS_0030> created at line 0
    Found 32-bit comparator lessequal for signal <BUS_0031> created at line 0
    Found 32-bit comparator lessequal for signal <BUS_0032> created at line 0
    Found 32-bit comparator lessequal for signal <BUS_0033> created at line 0
    Summary:
	inferred  66 Adder/Subtractor(s).
	inferred  33 Comparator(s).
	inferred 1025 Multiplexer(s).
Unit <mod_32u_24u> synthesized.

=========================================================================
HDL Synthesis Report

Macro Statistics
# Adders/Subtractors                                   : 265
 32-bit adder                                          : 73
 33-bit adder                                          : 8
 34-bit adder                                          : 8
 35-bit adder                                          : 8
 36-bit adder                                          : 8
 37-bit adder                                          : 8
 38-bit adder                                          : 8
 39-bit adder                                          : 8
 40-bit adder                                          : 8
 41-bit adder                                          : 8
 42-bit adder                                          : 8
 43-bit adder                                          : 8
 44-bit adder                                          : 8
 45-bit adder                                          : 8
 46-bit adder                                          : 8
 47-bit adder                                          : 8
 48-bit adder                                          : 8
 49-bit adder                                          : 8
 50-bit adder                                          : 8
 51-bit adder                                          : 8
 52-bit adder                                          : 8
 53-bit adder                                          : 8
 54-bit adder                                          : 8
 55-bit adder                                          : 8
 56-bit adder                                          : 8
# Registers                                            : 3
 32-bit register                                       : 1
 4-bit register                                        : 1
 8-bit register                                        : 1
# Comparators                                          : 132
 32-bit comparator lessequal                           : 36
 33-bit comparator lessequal                           : 4
 34-bit comparator lessequal                           : 4
 35-bit comparator lessequal                           : 4
 36-bit comparator lessequal                           : 4
 37-bit comparator lessequal                           : 4
 38-bit comparator lessequal                           : 4
 39-bit comparator lessequal                           : 4
 40-bit comparator lessequal                           : 4
 41-bit comparator lessequal                           : 4
 42-bit comparator lessequal                           : 4
 43-bit comparator lessequal                           : 4
 44-bit comparator lessequal                           : 4
 45-bit comparator lessequal                           : 4
 46-bit comparator lessequal                           : 4
 47-bit comparator lessequal                           : 4
 48-bit comparator lessequal                           : 4
 49-bit comparator lessequal                           : 4
 50-bit comparator lessequal                           : 4
 51-bit comparator lessequal                           : 4
 52-bit comparator lessequal                           : 4
 53-bit comparator lessequal                           : 4
 54-bit comparator lessequal                           : 4
 55-bit comparator lessequal                           : 4
 56-bit comparator lessequal                           : 4
# Multiplexers                                         : 4102
 1-bit 2-to-1 multiplexer                              : 4096
 24-bit 2-to-1 multiplexer                             : 4
 4-bit 2-to-1 multiplexer                              : 1
 8-bit 2-to-1 multiplexer                              : 1

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================


Synthesizing (advanced) Unit <machine>.
The following registers are absorbed into counter <timer>: 1 register on signal <timer>.
Unit <machine> synthesized (advanced).

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# Adders/Subtractors                                   : 133
 24-bit adder carry in                                 : 4
 32-bit adder                                          : 1
 32-bit adder carry in                                 : 128
# Counters                                             : 1
 32-bit up counter                                     : 1
# Registers                                            : 12
 Flip-Flops                                            : 12
# Comparators                                          : 132
 32-bit comparator lessequal                           : 36
 33-bit comparator lessequal                           : 4
 34-bit comparator lessequal                           : 4
 35-bit comparator lessequal                           : 4
 36-bit comparator lessequal                           : 4
 37-bit comparator lessequal                           : 4
 38-bit comparator lessequal                           : 4
 39-bit comparator lessequal                           : 4
 40-bit comparator lessequal                           : 4
 41-bit comparator lessequal                           : 4
 42-bit comparator lessequal                           : 4
 43-bit comparator lessequal                           : 4
 44-bit comparator lessequal                           : 4
 45-bit comparator lessequal                           : 4
 46-bit comparator lessequal                           : 4
 47-bit comparator lessequal                           : 4
 48-bit comparator lessequal                           : 4
 49-bit comparator lessequal                           : 4
 50-bit comparator lessequal                           : 4
 51-bit comparator lessequal                           : 4
 52-bit comparator lessequal                           : 4
 53-bit comparator lessequal                           : 4
 54-bit comparator lessequal                           : 4
 55-bit comparator lessequal                           : 4
 56-bit comparator lessequal                           : 4
# Multiplexers                                         : 4102
 1-bit 2-to-1 multiplexer                              : 4096
 24-bit 2-to-1 multiplexer                             : 4
 4-bit 2-to-1 multiplexer                              : 1
 8-bit 2-to-1 multiplexer                              : 1

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================
WARNING:Xst:1710 - FF/Latch <out_0> (without init value) has a constant value of 1 in block <machine>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <out_1> (without init value) has a constant value of 0 in block <machine>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <out_2> (without init value) has a constant value of 0 in block <machine>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <out_3> (without init value) has a constant value of 0 in block <machine>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <out_7> (without init value) has a constant value of 1 in block <machine>. This FF/Latch will be trimmed during the optimization process.
INFO:Xst:2261 - The FF/Latch <out_6> in Unit <machine> is equivalent to the following FF/Latch, which will be removed : <an_0> 

Optimizing unit <machine> ...

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block machine, actual ratio is 28.

Final Macro Processing ...

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 38
 Flip-Flops                                            : 38

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Design Summary                             *
=========================================================================

Top Level Output File Name         : machine.ngc

Primitive and Black Box Usage:
------------------------------
# BELS                             : 4402
#      GND                         : 1
#      INV                         : 54
#      LUT1                        : 130
#      LUT2                        : 26
#      LUT3                        : 589
#      LUT4                        : 113
#      LUT5                        : 1227
#      LUT6                        : 172
#      MUXCY                       : 1119
#      MUXF7                       : 2
#      VCC                         : 1
#      XORCY                       : 968
# FlipFlops/Latches                : 38
#      FD                          : 32
#      FDR                         : 1
#      FDS                         : 4
#      FDSE                        : 1
# Clock Buffers                    : 1
#      BUFGP                       : 1
# IO Buffers                       : 12
#      OBUF                        : 12

Device utilization summary:
---------------------------

Selected Device : 6slx16csg324-2 


Slice Logic Utilization: 
 Number of Slice Registers:              38  out of  18224     0%  
 Number of Slice LUTs:                 2311  out of   9112    25%  
    Number used as Logic:              2311  out of   9112    25%  

Slice Logic Distribution: 
 Number of LUT Flip Flop pairs used:   2343
   Number with an unused Flip Flop:    2305  out of   2343    98%  
   Number with an unused LUT:            32  out of   2343     1%  
   Number of fully used LUT-FF pairs:     6  out of   2343     0%  
   Number of unique control sets:         3

IO Utilization: 
 Number of IOs:                          13
 Number of bonded IOBs:                  13  out of    232     5%  

Specific Feature Utilization:
 Number of BUFG/BUFGCTRLs:                1  out of     16     6%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
Timing Report

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
clk                                | BUFGP                  | 38    |
-----------------------------------+------------------------+-------+

Asynchronous Control Signals Information:
----------------------------------------
No asynchronous control signals found in this design

Timing Summary:
---------------
Speed Grade: -2

   Minimum period: 44.532ns (Maximum Frequency: 22.456MHz)
   Minimum input arrival time before clock: No path found
   Maximum output required time after clock: 4.202ns
   Maximum combinational path delay: No path found

Timing Details:
---------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'clk'
  Clock period: 44.532ns (frequency: 22.456MHz)
  Total number of paths / destination ports: 40876283324082855936 / 45
-------------------------------------------------------------------------
Delay:               44.532ns (Levels of Logic = 94)
  Source:            timer_0 (FF)
  Destination:       an_1 (FF)
  Source Clock:      clk rising
  Destination Clock: clk rising

  Data Path: timer_0 to an_1
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD:C->Q               2   0.525   0.725  timer_0 (timer_0)
     INV:I->O              1   0.255   0.000  Madd_timer[31]_GND_1_o_add_1_OUT_lut<0>_INV_0 (Madd_timer[31]_GND_1_o_add_1_OUT_lut<0>)
     MUXCY:S->O            1   0.215   0.000  Madd_timer[31]_GND_1_o_add_1_OUT_cy<0> (Madd_timer[31]_GND_1_o_add_1_OUT_cy<0>)
     MUXCY:CI->O           1   0.023   0.000  Madd_timer[31]_GND_1_o_add_1_OUT_cy<1> (Madd_timer[31]_GND_1_o_add_1_OUT_cy<1>)
     MUXCY:CI->O           1   0.023   0.000  Madd_timer[31]_GND_1_o_add_1_OUT_cy<2> (Madd_timer[31]_GND_1_o_add_1_OUT_cy<2>)
     MUXCY:CI->O           1   0.023   0.000  Madd_timer[31]_GND_1_o_add_1_OUT_cy<3> (Madd_timer[31]_GND_1_o_add_1_OUT_cy<3>)
     MUXCY:CI->O           1   0.023   0.000  Madd_timer[31]_GND_1_o_add_1_OUT_cy<4> (Madd_timer[31]_GND_1_o_add_1_OUT_cy<4>)
     MUXCY:CI->O           1   0.023   0.000  Madd_timer[31]_GND_1_o_add_1_OUT_cy<5> (Madd_timer[31]_GND_1_o_add_1_OUT_cy<5>)
     MUXCY:CI->O           1   0.023   0.000  Madd_timer[31]_GND_1_o_add_1_OUT_cy<6> (Madd_timer[31]_GND_1_o_add_1_OUT_cy<6>)
     MUXCY:CI->O           1   0.023   0.000  Madd_timer[31]_GND_1_o_add_1_OUT_cy<7> (Madd_timer[31]_GND_1_o_add_1_OUT_cy<7>)
     MUXCY:CI->O           1   0.023   0.000  Madd_timer[31]_GND_1_o_add_1_OUT_cy<8> (Madd_timer[31]_GND_1_o_add_1_OUT_cy<8>)
     MUXCY:CI->O           1   0.023   0.000  Madd_timer[31]_GND_1_o_add_1_OUT_cy<9> (Madd_timer[31]_GND_1_o_add_1_OUT_cy<9>)
     MUXCY:CI->O           1   0.023   0.000  Madd_timer[31]_GND_1_o_add_1_OUT_cy<10> (Madd_timer[31]_GND_1_o_add_1_OUT_cy<10>)
     MUXCY:CI->O           1   0.023   0.000  Madd_timer[31]_GND_1_o_add_1_OUT_cy<11> (Madd_timer[31]_GND_1_o_add_1_OUT_cy<11>)
     MUXCY:CI->O           1   0.023   0.000  Madd_timer[31]_GND_1_o_add_1_OUT_cy<12> (Madd_timer[31]_GND_1_o_add_1_OUT_cy<12>)
     MUXCY:CI->O           1   0.023   0.000  Madd_timer[31]_GND_1_o_add_1_OUT_cy<13> (Madd_timer[31]_GND_1_o_add_1_OUT_cy<13>)
     MUXCY:CI->O           1   0.023   0.000  Madd_timer[31]_GND_1_o_add_1_OUT_cy<14> (Madd_timer[31]_GND_1_o_add_1_OUT_cy<14>)
     MUXCY:CI->O           1   0.023   0.000  Madd_timer[31]_GND_1_o_add_1_OUT_cy<15> (Madd_timer[31]_GND_1_o_add_1_OUT_cy<15>)
     MUXCY:CI->O           1   0.023   0.000  Madd_timer[31]_GND_1_o_add_1_OUT_cy<16> (Madd_timer[31]_GND_1_o_add_1_OUT_cy<16>)
     MUXCY:CI->O           1   0.023   0.000  Madd_timer[31]_GND_1_o_add_1_OUT_cy<17> (Madd_timer[31]_GND_1_o_add_1_OUT_cy<17>)
     MUXCY:CI->O           1   0.023   0.000  Madd_timer[31]_GND_1_o_add_1_OUT_cy<18> (Madd_timer[31]_GND_1_o_add_1_OUT_cy<18>)
     MUXCY:CI->O           1   0.023   0.000  Madd_timer[31]_GND_1_o_add_1_OUT_cy<19> (Madd_timer[31]_GND_1_o_add_1_OUT_cy<19>)
     MUXCY:CI->O           1   0.023   0.000  Madd_timer[31]_GND_1_o_add_1_OUT_cy<20> (Madd_timer[31]_GND_1_o_add_1_OUT_cy<20>)
     MUXCY:CI->O           1   0.023   0.000  Madd_timer[31]_GND_1_o_add_1_OUT_cy<21> (Madd_timer[31]_GND_1_o_add_1_OUT_cy<21>)
     MUXCY:CI->O           1   0.023   0.000  Madd_timer[31]_GND_1_o_add_1_OUT_cy<22> (Madd_timer[31]_GND_1_o_add_1_OUT_cy<22>)
     MUXCY:CI->O           1   0.023   0.000  Madd_timer[31]_GND_1_o_add_1_OUT_cy<23> (Madd_timer[31]_GND_1_o_add_1_OUT_cy<23>)
     MUXCY:CI->O           1   0.023   0.000  Madd_timer[31]_GND_1_o_add_1_OUT_cy<24> (Madd_timer[31]_GND_1_o_add_1_OUT_cy<24>)
     MUXCY:CI->O           1   0.023   0.000  Madd_timer[31]_GND_1_o_add_1_OUT_cy<25> (Madd_timer[31]_GND_1_o_add_1_OUT_cy<25>)
     MUXCY:CI->O           1   0.023   0.000  Madd_timer[31]_GND_1_o_add_1_OUT_cy<26> (Madd_timer[31]_GND_1_o_add_1_OUT_cy<26>)
     MUXCY:CI->O           1   0.023   0.000  Madd_timer[31]_GND_1_o_add_1_OUT_cy<27> (Madd_timer[31]_GND_1_o_add_1_OUT_cy<27>)
     MUXCY:CI->O           1   0.023   0.000  Madd_timer[31]_GND_1_o_add_1_OUT_cy<28> (Madd_timer[31]_GND_1_o_add_1_OUT_cy<28>)
     MUXCY:CI->O           1   0.023   0.000  Madd_timer[31]_GND_1_o_add_1_OUT_cy<29> (Madd_timer[31]_GND_1_o_add_1_OUT_cy<29>)
     MUXCY:CI->O           0   0.023   0.000  Madd_timer[31]_GND_1_o_add_1_OUT_cy<30> (Madd_timer[31]_GND_1_o_add_1_OUT_cy<30>)
     XORCY:CI->O          39   0.206   1.865  Madd_timer[31]_GND_1_o_add_1_OUT_xor<31> (timer[31]_PWR_1_o_mod_10/Madd_GND_6_o_b[23]_add_17_OUT_Madd_Madd_lut<31>)
     LUT3:I0->O            1   0.235   0.000  timer[31]_PWR_1_o_mod_10/Mcompar_BUS_0025_INV_2537_o_lut<4> (timer[31]_PWR_1_o_mod_10/Mcompar_BUS_0025_INV_2537_o_lut<4>)
     MUXCY:S->O           92   0.427   2.147  timer[31]_PWR_1_o_mod_10/Mcompar_BUS_0025_INV_2537_o_cy<4> (timer[31]_PWR_1_o_mod_10/BUS_0025_INV_2537_o)
     LUT3:I2->O            4   0.254   1.234  timer[31]_PWR_1_o_mod_10/Mmux_a[0]_a[31]_MUX_3743_o151 (timer[31]_PWR_1_o_mod_10/a[14]_a[31]_MUX_3729_o)
     LUT5:I0->O            1   0.254   0.000  timer[31]_PWR_1_o_mod_10/Mcompar_BUS_0026_INV_2570_o_lut<1> (timer[31]_PWR_1_o_mod_10/Mcompar_BUS_0026_INV_2570_o_lut<1>)
     MUXCY:S->O            1   0.215   0.000  timer[31]_PWR_1_o_mod_10/Mcompar_BUS_0026_INV_2570_o_cy<1> (timer[31]_PWR_1_o_mod_10/Mcompar_BUS_0026_INV_2570_o_cy<1>)
     MUXCY:CI->O           1   0.023   0.000  timer[31]_PWR_1_o_mod_10/Mcompar_BUS_0026_INV_2570_o_cy<2> (timer[31]_PWR_1_o_mod_10/Mcompar_BUS_0026_INV_2570_o_cy<2>)
     MUXCY:CI->O           1   0.023   0.000  timer[31]_PWR_1_o_mod_10/Mcompar_BUS_0026_INV_2570_o_cy<3> (timer[31]_PWR_1_o_mod_10/Mcompar_BUS_0026_INV_2570_o_cy<3>)
     MUXCY:CI->O          82   0.235   2.069  timer[31]_PWR_1_o_mod_10/Mcompar_BUS_0026_INV_2570_o_cy<4> (timer[31]_PWR_1_o_mod_10/BUS_0026_INV_2570_o)
     LUT5:I4->O            6   0.254   1.306  timer[31]_PWR_1_o_mod_10/Mmux_a[0]_a[31]_MUX_3775_o141 (timer[31]_PWR_1_o_mod_10/a[13]_a[31]_MUX_3762_o)
     LUT5:I0->O            1   0.254   0.000  timer[31]_PWR_1_o_mod_10/Mcompar_BUS_0027_INV_2603_o_lut<1> (timer[31]_PWR_1_o_mod_10/Mcompar_BUS_0027_INV_2603_o_lut<1>)
     MUXCY:S->O            1   0.215   0.000  timer[31]_PWR_1_o_mod_10/Mcompar_BUS_0027_INV_2603_o_cy<1> (timer[31]_PWR_1_o_mod_10/Mcompar_BUS_0027_INV_2603_o_cy<1>)
     MUXCY:CI->O           1   0.023   0.000  timer[31]_PWR_1_o_mod_10/Mcompar_BUS_0027_INV_2603_o_cy<2> (timer[31]_PWR_1_o_mod_10/Mcompar_BUS_0027_INV_2603_o_cy<2>)
     MUXCY:CI->O           1   0.023   0.000  timer[31]_PWR_1_o_mod_10/Mcompar_BUS_0027_INV_2603_o_cy<3> (timer[31]_PWR_1_o_mod_10/Mcompar_BUS_0027_INV_2603_o_cy<3>)
     MUXCY:CI->O          87   0.235   2.108  timer[31]_PWR_1_o_mod_10/Mcompar_BUS_0027_INV_2603_o_cy<4> (timer[31]_PWR_1_o_mod_10/BUS_0027_INV_2603_o)
     LUT5:I4->O            6   0.254   1.306  timer[31]_PWR_1_o_mod_10/Mmux_a[0]_a[31]_MUX_3807_o131 (timer[31]_PWR_1_o_mod_10/a[12]_a[31]_MUX_3795_o)
     LUT5:I0->O            1   0.254   0.000  timer[31]_PWR_1_o_mod_10/Mcompar_BUS_0028_INV_2636_o_lut<1> (timer[31]_PWR_1_o_mod_10/Mcompar_BUS_0028_INV_2636_o_lut<1>)
     MUXCY:S->O            1   0.215   0.000  timer[31]_PWR_1_o_mod_10/Mcompar_BUS_0028_INV_2636_o_cy<1> (timer[31]_PWR_1_o_mod_10/Mcompar_BUS_0028_INV_2636_o_cy<1>)
     MUXCY:CI->O           1   0.023   0.000  timer[31]_PWR_1_o_mod_10/Mcompar_BUS_0028_INV_2636_o_cy<2> (timer[31]_PWR_1_o_mod_10/Mcompar_BUS_0028_INV_2636_o_cy<2>)
     MUXCY:CI->O           1   0.023   0.000  timer[31]_PWR_1_o_mod_10/Mcompar_BUS_0028_INV_2636_o_cy<3> (timer[31]_PWR_1_o_mod_10/Mcompar_BUS_0028_INV_2636_o_cy<3>)
     MUXCY:CI->O           1   0.023   0.000  timer[31]_PWR_1_o_mod_10/Mcompar_BUS_0028_INV_2636_o_cy<4> (timer[31]_PWR_1_o_mod_10/Mcompar_BUS_0028_INV_2636_o_cy<4>)
     MUXCY:CI->O          89   0.235   2.124  timer[31]_PWR_1_o_mod_10/Mcompar_BUS_0028_INV_2636_o_cy<5> (timer[31]_PWR_1_o_mod_10/BUS_0028_INV_2636_o)
     LUT5:I4->O            6   0.254   1.306  timer[31]_PWR_1_o_mod_10/Mmux_a[0]_a[31]_MUX_3839_o121 (timer[31]_PWR_1_o_mod_10/a[11]_a[31]_MUX_3828_o)
     LUT5:I0->O            1   0.254   0.000  timer[31]_PWR_1_o_mod_10/Mcompar_BUS_0029_INV_2669_o_lut<1> (timer[31]_PWR_1_o_mod_10/Mcompar_BUS_0029_INV_2669_o_lut<1>)
     MUXCY:S->O            1   0.215   0.000  timer[31]_PWR_1_o_mod_10/Mcompar_BUS_0029_INV_2669_o_cy<1> (timer[31]_PWR_1_o_mod_10/Mcompar_BUS_0029_INV_2669_o_cy<1>)
     MUXCY:CI->O           1   0.023   0.000  timer[31]_PWR_1_o_mod_10/Mcompar_BUS_0029_INV_2669_o_cy<2> (timer[31]_PWR_1_o_mod_10/Mcompar_BUS_0029_INV_2669_o_cy<2>)
     MUXCY:CI->O           1   0.023   0.000  timer[31]_PWR_1_o_mod_10/Mcompar_BUS_0029_INV_2669_o_cy<3> (timer[31]_PWR_1_o_mod_10/Mcompar_BUS_0029_INV_2669_o_cy<3>)
     MUXCY:CI->O           1   0.023   0.000  timer[31]_PWR_1_o_mod_10/Mcompar_BUS_0029_INV_2669_o_cy<4> (timer[31]_PWR_1_o_mod_10/Mcompar_BUS_0029_INV_2669_o_cy<4>)
     MUXCY:CI->O          94   0.235   2.162  timer[31]_PWR_1_o_mod_10/Mcompar_BUS_0029_INV_2669_o_cy<5> (timer[31]_PWR_1_o_mod_10/BUS_0029_INV_2669_o)
     LUT5:I4->O            6   0.254   1.306  timer[31]_PWR_1_o_mod_10/Mmux_a[0]_a[31]_MUX_3871_o111 (timer[31]_PWR_1_o_mod_10/a[10]_a[31]_MUX_3861_o)
     LUT5:I0->O            1   0.254   0.000  timer[31]_PWR_1_o_mod_10/Mcompar_BUS_0030_INV_2702_o_lut<1> (timer[31]_PWR_1_o_mod_10/Mcompar_BUS_0030_INV_2702_o_lut<1>)
     MUXCY:S->O            1   0.215   0.000  timer[31]_PWR_1_o_mod_10/Mcompar_BUS_0030_INV_2702_o_cy<1> (timer[31]_PWR_1_o_mod_10/Mcompar_BUS_0030_INV_2702_o_cy<1>)
     MUXCY:CI->O           1   0.023   0.000  timer[31]_PWR_1_o_mod_10/Mcompar_BUS_0030_INV_2702_o_cy<2> (timer[31]_PWR_1_o_mod_10/Mcompar_BUS_0030_INV_2702_o_cy<2>)
     MUXCY:CI->O           1   0.023   0.000  timer[31]_PWR_1_o_mod_10/Mcompar_BUS_0030_INV_2702_o_cy<3> (timer[31]_PWR_1_o_mod_10/Mcompar_BUS_0030_INV_2702_o_cy<3>)
     MUXCY:CI->O           1   0.023   0.000  timer[31]_PWR_1_o_mod_10/Mcompar_BUS_0030_INV_2702_o_cy<4> (timer[31]_PWR_1_o_mod_10/Mcompar_BUS_0030_INV_2702_o_cy<4>)
     MUXCY:CI->O         100   0.235   2.209  timer[31]_PWR_1_o_mod_10/Mcompar_BUS_0030_INV_2702_o_cy<5> (timer[31]_PWR_1_o_mod_10/BUS_0030_INV_2702_o)
     LUT5:I4->O            7   0.254   1.340  timer[31]_PWR_1_o_mod_10/Mmux_a[0]_a[31]_MUX_3903_o1231 (timer[31]_PWR_1_o_mod_10/a[9]_a[31]_MUX_3894_o)
     LUT5:I0->O            1   0.254   0.000  timer[31]_PWR_1_o_mod_10/Mcompar_BUS_0031_INV_2735_o_lut<1> (timer[31]_PWR_1_o_mod_10/Mcompar_BUS_0031_INV_2735_o_lut<1>)
     MUXCY:S->O            1   0.215   0.000  timer[31]_PWR_1_o_mod_10/Mcompar_BUS_0031_INV_2735_o_cy<1> (timer[31]_PWR_1_o_mod_10/Mcompar_BUS_0031_INV_2735_o_cy<1>)
     MUXCY:CI->O           1   0.023   0.000  timer[31]_PWR_1_o_mod_10/Mcompar_BUS_0031_INV_2735_o_cy<2> (timer[31]_PWR_1_o_mod_10/Mcompar_BUS_0031_INV_2735_o_cy<2>)
     MUXCY:CI->O           1   0.023   0.000  timer[31]_PWR_1_o_mod_10/Mcompar_BUS_0031_INV_2735_o_cy<3> (timer[31]_PWR_1_o_mod_10/Mcompar_BUS_0031_INV_2735_o_cy<3>)
     MUXCY:CI->O           1   0.023   0.000  timer[31]_PWR_1_o_mod_10/Mcompar_BUS_0031_INV_2735_o_cy<4> (timer[31]_PWR_1_o_mod_10/Mcompar_BUS_0031_INV_2735_o_cy<4>)
     MUXCY:CI->O          99   0.235   2.201  timer[31]_PWR_1_o_mod_10/Mcompar_BUS_0031_INV_2735_o_cy<5> (timer[31]_PWR_1_o_mod_10/BUS_0031_INV_2735_o)
     LUT5:I4->O            5   0.254   1.271  timer[31]_PWR_1_o_mod_10/Mmux_a[0]_a[31]_MUX_3935_o1221 (timer[31]_PWR_1_o_mod_10/a[8]_a[31]_MUX_3927_o)
     LUT5:I0->O            1   0.254   0.000  timer[31]_PWR_1_o_mod_10/Mcompar_BUS_0032_INV_2768_o_lut<1> (timer[31]_PWR_1_o_mod_10/Mcompar_BUS_0032_INV_2768_o_lut<1>)
     MUXCY:S->O            1   0.215   0.000  timer[31]_PWR_1_o_mod_10/Mcompar_BUS_0032_INV_2768_o_cy<1> (timer[31]_PWR_1_o_mod_10/Mcompar_BUS_0032_INV_2768_o_cy<1>)
     MUXCY:CI->O           1   0.023   0.000  timer[31]_PWR_1_o_mod_10/Mcompar_BUS_0032_INV_2768_o_cy<2> (timer[31]_PWR_1_o_mod_10/Mcompar_BUS_0032_INV_2768_o_cy<2>)
     MUXCY:CI->O           1   0.023   0.000  timer[31]_PWR_1_o_mod_10/Mcompar_BUS_0032_INV_2768_o_cy<3> (timer[31]_PWR_1_o_mod_10/Mcompar_BUS_0032_INV_2768_o_cy<3>)
     MUXCY:CI->O           1   0.023   0.000  timer[31]_PWR_1_o_mod_10/Mcompar_BUS_0032_INV_2768_o_cy<4> (timer[31]_PWR_1_o_mod_10/Mcompar_BUS_0032_INV_2768_o_cy<4>)
     MUXCY:CI->O          56   0.235   1.868  timer[31]_PWR_1_o_mod_10/Mcompar_BUS_0032_INV_2768_o_cy<5> (timer[31]_PWR_1_o_mod_10/BUS_0032_INV_2768_o)
     LUT3:I2->O            1   0.254   0.000  timer[31]_PWR_1_o_mod_10/Madd_a[31]_GND_6_o_add_65_OUT_Madd_Madd_lut<2> (timer[31]_PWR_1_o_mod_10/Madd_a[31]_GND_6_o_add_65_OUT_Madd_Madd_lut<2>)
     MUXCY:S->O            1   0.215   0.000  timer[31]_PWR_1_o_mod_10/Madd_a[31]_GND_6_o_add_65_OUT_Madd_Madd_cy<2> (timer[31]_PWR_1_o_mod_10/Madd_a[31]_GND_6_o_add_65_OUT_Madd_Madd_cy<2>)
     MUXCY:CI->O           1   0.023   0.000  timer[31]_PWR_1_o_mod_10/Madd_a[31]_GND_6_o_add_65_OUT_Madd_Madd_cy<3> (timer[31]_PWR_1_o_mod_10/Madd_a[31]_GND_6_o_add_65_OUT_Madd_Madd_cy<3>)
     MUXCY:CI->O           1   0.023   0.000  timer[31]_PWR_1_o_mod_10/Madd_a[31]_GND_6_o_add_65_OUT_Madd_Madd_cy<4> (timer[31]_PWR_1_o_mod_10/Madd_a[31]_GND_6_o_add_65_OUT_Madd_Madd_cy<4>)
     MUXCY:CI->O           1   0.023   0.000  timer[31]_PWR_1_o_mod_10/Madd_a[31]_GND_6_o_add_65_OUT_Madd_Madd_cy<5> (timer[31]_PWR_1_o_mod_10/Madd_a[31]_GND_6_o_add_65_OUT_Madd_Madd_cy<5>)
     MUXCY:CI->O           1   0.023   0.000  timer[31]_PWR_1_o_mod_10/Madd_a[31]_GND_6_o_add_65_OUT_Madd_Madd_cy<6> (timer[31]_PWR_1_o_mod_10/Madd_a[31]_GND_6_o_add_65_OUT_Madd_Madd_cy<6>)
     MUXCY:CI->O           1   0.023   0.000  timer[31]_PWR_1_o_mod_10/Madd_a[31]_GND_6_o_add_65_OUT_Madd_Madd_cy<7> (timer[31]_PWR_1_o_mod_10/Madd_a[31]_GND_6_o_add_65_OUT_Madd_Madd_cy<7>)
     XORCY:CI->O           1   0.206   0.958  timer[31]_PWR_1_o_mod_10/Madd_a[31]_GND_6_o_add_65_OUT_Madd_Madd_xor<8> (timer[31]_PWR_1_o_mod_10/a[31]_GND_6_o_add_65_OUT<8>)
     LUT5:I1->O            1   0.254   0.790  _n0087<0>7_SW0 (N338)
     LUT6:I4->O            2   0.250   0.834  _n0087<0>7 (_n0087<0>6)
     LUT6:I4->O            7   0.250   0.910  _n0087<0>11 (_n0087)
     LUT6:I5->O            1   0.254   0.681  _n0056_inv11 (_n0056_inv)
     FDSE:CE                   0.302          an_1
    ----------------------------------------
    Total                     44.532ns (11.811ns logic, 32.720ns route)
                                       (26.5% logic, 73.5% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'clk'
  Total number of paths / destination ports: 7 / 7
-------------------------------------------------------------------------
Offset:              4.202ns (Levels of Logic = 1)
  Source:            out_6 (FF)
  Destination:       an<0> (PAD)
  Source Clock:      clk rising

  Data Path: out_6 to an<0>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDS:C->Q              3   0.525   0.765  out_6 (out_6)
     OBUF:I->O                 2.912          an_0_OBUF (an<0>)
    ----------------------------------------
    Total                      4.202ns (3.437ns logic, 0.765ns route)
                                       (81.8% logic, 18.2% route)

=========================================================================

Cross Clock Domains Report:
--------------------------

Clock to Setup on destination clock clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |   44.532|         |         |         |
---------------+---------+---------+---------+---------+

=========================================================================


Total REAL time to Xst completion: 33.00 secs
Total CPU time to Xst completion: 32.16 secs
 
--> 


Total memory usage is 516684 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :   12 (   0 filtered)
Number of infos    :    2 (   0 filtered)

