\subsection{A\+D\+C\+Buf\+C\+C26\+X\+X\+\_\+\+Adc\+Channel\+Lut\+Entry Struct Reference}
\label{struct_a_d_c_buf_c_c26_x_x___adc_channel_lut_entry}\index{A\+D\+C\+Buf\+C\+C26\+X\+X\+\_\+\+Adc\+Channel\+Lut\+Entry@{A\+D\+C\+Buf\+C\+C26\+X\+X\+\_\+\+Adc\+Channel\+Lut\+Entry}}


Table entry that maps a virtual adc channel to a dio and its corresponding internal analogue signal.  




{\ttfamily \#include $<$A\+D\+C\+Buf\+C\+C26\+X\+X.\+h$>$}

\subsubsection*{Data Fields}
\begin{DoxyCompactItemize}
\item 
uint8\+\_\+t \hyperlink{struct_a_d_c_buf_c_c26_x_x___adc_channel_lut_entry_a3b714f5a5ebc9e74dbab4157fbba1224}{dio}
\item 
uint8\+\_\+t \hyperlink{struct_a_d_c_buf_c_c26_x_x___adc_channel_lut_entry_a19d95582232ec92376195e302f7263b6}{comp\+B\+Input}
\end{DoxyCompactItemize}


\subsubsection{Detailed Description}
Table entry that maps a virtual adc channel to a dio and its corresponding internal analogue signal. 

Non-\/dio signals can be used as well. To do this, comp\+B\+Input is set to the driverlib define corresponding to the desired non-\/dio signal and dio is set to P\+I\+N\+\_\+\+U\+N\+A\+S\+S\+I\+G\+N\+E\+D. 

\subsubsection{Field Documentation}
\index{A\+D\+C\+Buf\+C\+C26\+X\+X\+\_\+\+Adc\+Channel\+Lut\+Entry@{A\+D\+C\+Buf\+C\+C26\+X\+X\+\_\+\+Adc\+Channel\+Lut\+Entry}!dio@{dio}}
\index{dio@{dio}!A\+D\+C\+Buf\+C\+C26\+X\+X\+\_\+\+Adc\+Channel\+Lut\+Entry@{A\+D\+C\+Buf\+C\+C26\+X\+X\+\_\+\+Adc\+Channel\+Lut\+Entry}}
\paragraph[{dio}]{\setlength{\rightskip}{0pt plus 5cm}uint8\+\_\+t A\+D\+C\+Buf\+C\+C26\+X\+X\+\_\+\+Adc\+Channel\+Lut\+Entry\+::dio}\label{struct_a_d_c_buf_c_c26_x_x___adc_channel_lut_entry_a3b714f5a5ebc9e74dbab4157fbba1224}
D\+I\+O that this virtual channel is mapped to \index{A\+D\+C\+Buf\+C\+C26\+X\+X\+\_\+\+Adc\+Channel\+Lut\+Entry@{A\+D\+C\+Buf\+C\+C26\+X\+X\+\_\+\+Adc\+Channel\+Lut\+Entry}!comp\+B\+Input@{comp\+B\+Input}}
\index{comp\+B\+Input@{comp\+B\+Input}!A\+D\+C\+Buf\+C\+C26\+X\+X\+\_\+\+Adc\+Channel\+Lut\+Entry@{A\+D\+C\+Buf\+C\+C26\+X\+X\+\_\+\+Adc\+Channel\+Lut\+Entry}}
\paragraph[{comp\+B\+Input}]{\setlength{\rightskip}{0pt plus 5cm}uint8\+\_\+t A\+D\+C\+Buf\+C\+C26\+X\+X\+\_\+\+Adc\+Channel\+Lut\+Entry\+::comp\+B\+Input}\label{struct_a_d_c_buf_c_c26_x_x___adc_channel_lut_entry_a19d95582232ec92376195e302f7263b6}
Comp\+B\+Input that this virtual channel is mapped to 

The documentation for this struct was generated from the following file\+:\begin{DoxyCompactItemize}
\item 
\hyperlink{_a_d_c_buf_c_c26_x_x_8h}{A\+D\+C\+Buf\+C\+C26\+X\+X.\+h}\end{DoxyCompactItemize}
