library ieee;
use ieee.std_logic_1164.all;

package SIPO_pkg is
	
end package;


entity SIPO_shift_reg is
	port(
		clk_i := in std_logic;
		rst_i := in std_logic;
		D_i := in std_logic;
		Q_o := out std_logic;
	);
end entity SIPO_shift_reg;


architecture mix of SIPO_shift_reg is

	signal SIPO_data_s : std_logic_vector(DATA_BUS_WIDTH_c downto 0);

	begin
		SIPO_data_s(0) <= data_i;
		data_o <= SIPO_data_s(DATA_BUS_WIDTH_c downto 1);
	
		SIPO: for i in DATA_BUS_WIDTH_c downto 1 generate

			begin
				SIPO_reg: DFF
					port map(
						Q_o => SIPO_data_s(i),
						clk_i => clk_i,
						rst_i => rst_i,
						D_i => SIPO_data_s(i-1)
					);
	end generate;
end architecture mix;
