
*** Running vivado
    with args -log blk_mem_gen_0.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source blk_mem_gen_0.tcl


****** Vivado v2017.4 (64-bit)
  **** SW Build 2086221 on Fri Dec 15 20:54:30 MST 2017
  **** IP Build 2085800 on Fri Dec 15 22:25:07 MST 2017
    ** Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.

source blk_mem_gen_0.tcl -notrace
Command: synth_design -top blk_mem_gen_0 -part xc7a100tcsg324-1 -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 8359 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:22 ; elapsed = 00:00:33 . Memory (MB): peak = 1251.895 ; gain = 83.000 ; free physical = 209 ; free virtual = 9166
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'blk_mem_gen_0' [/home/nicolas/Documentos/ELO/Digitales/LAB/Verilog/Exp9/Exp9.srcs/sources_1/ip/blk_mem_gen_0/synth/blk_mem_gen_0.vhd:71]
	Parameter C_FAMILY bound to: artix7 - type: string 
	Parameter C_XDEVICEFAMILY bound to: artix7 - type: string 
	Parameter C_ELABORATION_DIR bound to: ./ - type: string 
	Parameter C_INTERFACE_TYPE bound to: 0 - type: integer 
	Parameter C_AXI_TYPE bound to: 1 - type: integer 
	Parameter C_AXI_SLAVE_TYPE bound to: 0 - type: integer 
	Parameter C_USE_BRAM_BLOCK bound to: 0 - type: integer 
	Parameter C_ENABLE_32BIT_ADDRESS bound to: 0 - type: integer 
	Parameter C_CTRL_ECC_ALGO bound to: NONE - type: string 
	Parameter C_HAS_AXI_ID bound to: 0 - type: integer 
	Parameter C_AXI_ID_WIDTH bound to: 4 - type: integer 
	Parameter C_MEM_TYPE bound to: 1 - type: integer 
	Parameter C_BYTE_SIZE bound to: 9 - type: integer 
	Parameter C_ALGORITHM bound to: 1 - type: integer 
	Parameter C_PRIM_TYPE bound to: 1 - type: integer 
	Parameter C_LOAD_INIT_FILE bound to: 0 - type: integer 
	Parameter C_INIT_FILE_NAME bound to: no_coe_file_loaded - type: string 
	Parameter C_INIT_FILE bound to: blk_mem_gen_0.mem - type: string 
	Parameter C_USE_DEFAULT_DATA bound to: 0 - type: integer 
	Parameter C_DEFAULT_DATA bound to: 0 - type: string 
	Parameter C_HAS_RSTA bound to: 0 - type: integer 
	Parameter C_RST_PRIORITY_A bound to: CE - type: string 
	Parameter C_RSTRAM_A bound to: 0 - type: integer 
	Parameter C_INITA_VAL bound to: 0 - type: string 
	Parameter C_HAS_ENA bound to: 0 - type: integer 
	Parameter C_HAS_REGCEA bound to: 0 - type: integer 
	Parameter C_USE_BYTE_WEA bound to: 0 - type: integer 
	Parameter C_WEA_WIDTH bound to: 1 - type: integer 
	Parameter C_WRITE_MODE_A bound to: WRITE_FIRST - type: string 
	Parameter C_WRITE_WIDTH_A bound to: 24 - type: integer 
	Parameter C_READ_WIDTH_A bound to: 24 - type: integer 
	Parameter C_WRITE_DEPTH_A bound to: 200704 - type: integer 
	Parameter C_READ_DEPTH_A bound to: 200704 - type: integer 
	Parameter C_ADDRA_WIDTH bound to: 18 - type: integer 
	Parameter C_HAS_RSTB bound to: 0 - type: integer 
	Parameter C_RST_PRIORITY_B bound to: CE - type: string 
	Parameter C_RSTRAM_B bound to: 0 - type: integer 
	Parameter C_INITB_VAL bound to: 0 - type: string 
	Parameter C_HAS_ENB bound to: 0 - type: integer 
	Parameter C_HAS_REGCEB bound to: 0 - type: integer 
	Parameter C_USE_BYTE_WEB bound to: 0 - type: integer 
	Parameter C_WEB_WIDTH bound to: 1 - type: integer 
	Parameter C_WRITE_MODE_B bound to: WRITE_FIRST - type: string 
	Parameter C_WRITE_WIDTH_B bound to: 24 - type: integer 
	Parameter C_READ_WIDTH_B bound to: 24 - type: integer 
	Parameter C_WRITE_DEPTH_B bound to: 200704 - type: integer 
	Parameter C_READ_DEPTH_B bound to: 200704 - type: integer 
	Parameter C_ADDRB_WIDTH bound to: 18 - type: integer 
	Parameter C_HAS_MEM_OUTPUT_REGS_A bound to: 0 - type: integer 
	Parameter C_HAS_MEM_OUTPUT_REGS_B bound to: 1 - type: integer 
	Parameter C_HAS_MUX_OUTPUT_REGS_A bound to: 0 - type: integer 
	Parameter C_HAS_MUX_OUTPUT_REGS_B bound to: 0 - type: integer 
	Parameter C_MUX_PIPELINE_STAGES bound to: 0 - type: integer 
	Parameter C_HAS_SOFTECC_INPUT_REGS_A bound to: 0 - type: integer 
	Parameter C_HAS_SOFTECC_OUTPUT_REGS_B bound to: 0 - type: integer 
	Parameter C_USE_SOFTECC bound to: 0 - type: integer 
	Parameter C_USE_ECC bound to: 0 - type: integer 
	Parameter C_EN_ECC_PIPE bound to: 0 - type: integer 
	Parameter C_HAS_INJECTERR bound to: 0 - type: integer 
	Parameter C_SIM_COLLISION_CHECK bound to: ALL - type: string 
	Parameter C_COMMON_CLK bound to: 0 - type: integer 
	Parameter C_DISABLE_WARN_BHV_COLL bound to: 0 - type: integer 
	Parameter C_EN_SLEEP_PIN bound to: 0 - type: integer 
	Parameter C_USE_URAM bound to: 0 - type: integer 
	Parameter C_EN_RDADDRA_CHG bound to: 0 - type: integer 
	Parameter C_EN_RDADDRB_CHG bound to: 0 - type: integer 
	Parameter C_EN_DEEPSLEEP_PIN bound to: 0 - type: integer 
	Parameter C_EN_SHUTDOWN_PIN bound to: 0 - type: integer 
	Parameter C_EN_SAFETY_CKT bound to: 0 - type: integer 
	Parameter C_DISABLE_WARN_BHV_RANGE bound to: 0 - type: integer 
	Parameter C_COUNT_36K_BRAM bound to: 134 - type: string 
	Parameter C_COUNT_18K_BRAM bound to: 2 - type: string 
	Parameter C_EST_POWER_SUMMARY bound to: Estimated Power for IP     :     36.211252 mW - type: string 
INFO: [Synth 8-3491] module 'blk_mem_gen_v8_4_1' declared at '/home/nicolas/Documentos/ELO/Digitales/LAB/Verilog/Exp9/Exp9.srcs/sources_1/ip/blk_mem_gen_0/hdl/blk_mem_gen_v8_4_vhsyn_rfs.vhd:195313' bound to instance 'U0' of component 'blk_mem_gen_v8_4_1' [/home/nicolas/Documentos/ELO/Digitales/LAB/Verilog/Exp9/Exp9.srcs/sources_1/ip/blk_mem_gen_0/synth/blk_mem_gen_0.vhd:237]
INFO: [Synth 8-256] done synthesizing module 'blk_mem_gen_0' (11#1) [/home/nicolas/Documentos/ELO/Digitales/LAB/Verilog/Exp9/Exp9.srcs/sources_1/ip/blk_mem_gen_0/synth/blk_mem_gen_0.vhd:71]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port MUX_RST[0]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port MEM_LAT_RST
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port MUX_REGCE[0]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port WE
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port ADDR_IN[17]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port ADDR_IN[16]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port ADDR_IN[15]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port ADDR_IN[14]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port ADDR_IN[13]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port ADDR_IN[12]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port ADDR_IN[11]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port ADDR_IN[10]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port ADDR_IN[9]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port ADDR_IN[8]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port ADDR_IN[7]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port ADDR_IN[6]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port ADDR_IN[5]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port ADDR_IN[4]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port ADDR_IN[3]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port ADDR_IN[2]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port ADDR_IN[1]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port ADDR_IN[0]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[1535]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[1534]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[1533]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[1532]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[1531]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[1530]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[1529]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[1528]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[1527]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[1526]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[1525]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[1524]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[1523]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[1522]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[1521]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[1520]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[1519]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[1518]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[1517]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[1516]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[1515]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[1514]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[1513]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[1512]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[1511]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[1510]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[1509]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[1508]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[1507]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[1506]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[1505]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[1504]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[1503]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[1502]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[1501]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[1500]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[1499]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[1498]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[1497]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[1496]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[1495]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[1494]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[1493]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[1492]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[1491]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[1490]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[1489]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[1488]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[1487]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[1486]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[1485]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[1484]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[1483]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[1482]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[1481]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[1480]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[1479]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[1478]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[1477]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[1476]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[1475]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[1474]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[1473]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[1472]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[1471]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[1470]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[1469]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[1468]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[1467]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[1466]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[1465]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[1464]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[1463]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[1462]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[1461]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[1460]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[1459]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[1458]
INFO: [Common 17-14] Message 'Synth 8-3331' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:08:05 ; elapsed = 00:08:32 . Memory (MB): peak = 1504.918 ; gain = 336.023 ; free physical = 268 ; free virtual = 9053
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:08:06 ; elapsed = 00:08:33 . Memory (MB): peak = 1504.918 ; gain = 336.023 ; free physical = 297 ; free virtual = 9082
---------------------------------------------------------------------------------
INFO: [Netlist 29-17] Analyzing 136 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Device 21-403] Loading part xc7a100tcsg324-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/home/nicolas/Documentos/ELO/Digitales/LAB/Verilog/Exp9/Exp9.srcs/sources_1/ip/blk_mem_gen_0/blk_mem_gen_0_ooc.xdc] for cell 'U0'
Finished Parsing XDC File [/home/nicolas/Documentos/ELO/Digitales/LAB/Verilog/Exp9/Exp9.srcs/sources_1/ip/blk_mem_gen_0/blk_mem_gen_0_ooc.xdc] for cell 'U0'
Parsing XDC File [/home/nicolas/Documentos/ELO/Digitales/LAB/Verilog/Exp9/Exp9.runs/blk_mem_gen_0_synth_1/dont_touch.xdc]
Finished Parsing XDC File [/home/nicolas/Documentos/ELO/Digitales/LAB/Verilog/Exp9/Exp9.runs/blk_mem_gen_0_synth_1/dont_touch.xdc]
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00.07 ; elapsed = 00:00:00.07 . Memory (MB): peak = 1680.934 ; gain = 0.000 ; free physical = 103 ; free virtual = 8831
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:08:45 ; elapsed = 00:09:28 . Memory (MB): peak = 1680.934 ; gain = 512.039 ; free physical = 200 ; free virtual = 8930
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a100tcsg324-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:08:45 ; elapsed = 00:09:28 . Memory (MB): peak = 1680.934 ; gain = 512.039 ; free physical = 200 ; free virtual = 8930
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property DONT_TOUCH = true for U0. (constraint file  /home/nicolas/Documentos/ELO/Digitales/LAB/Verilog/Exp9/Exp9.runs/blk_mem_gen_0_synth_1/dont_touch.xdc, line 9).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:08:45 ; elapsed = 00:09:28 . Memory (MB): peak = 1680.934 ; gain = 512.039 ; free physical = 202 ; free virtual = 8932
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:08:50 ; elapsed = 00:09:35 . Memory (MB): peak = 1680.934 ; gain = 512.039 ; free physical = 191 ; free virtual = 8922
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Registers : 
	               18 Bit    Registers := 1     
	                6 Bit    Registers := 3     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 129   
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module bindec 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 64    
Module blk_mem_gen_mux 
Detailed RTL Component Info : 
+---Registers : 
	                6 Bit    Registers := 1     
Module blk_mem_gen_mux__parameterized0 
Detailed RTL Component Info : 
+---Registers : 
	               18 Bit    Registers := 1     
	                6 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 240 (col length:80)
BRAMs: 270 (col length: RAMB18 80 RAMB36 40)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
INFO: [Synth 8-3332] Sequential element (inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[5]) is unused and will be removed from module blk_mem_gen_v8_4_1.
INFO: [Synth 8-3332] Sequential element (inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[4]) is unused and will be removed from module blk_mem_gen_v8_4_1.
INFO: [Synth 8-3332] Sequential element (inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[3]) is unused and will be removed from module blk_mem_gen_v8_4_1.
INFO: [Synth 8-3332] Sequential element (inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]) is unused and will be removed from module blk_mem_gen_v8_4_1.
INFO: [Synth 8-3332] Sequential element (inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]) is unused and will be removed from module blk_mem_gen_v8_4_1.
INFO: [Synth 8-3332] Sequential element (inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]) is unused and will be removed from module blk_mem_gen_v8_4_1.
INFO: [Synth 8-3332] Sequential element (inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.rdaddrecc_mux_reg[17]) is unused and will be removed from module blk_mem_gen_v8_4_1.
INFO: [Synth 8-3332] Sequential element (inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.rdaddrecc_mux_reg[16]) is unused and will be removed from module blk_mem_gen_v8_4_1.
INFO: [Synth 8-3332] Sequential element (inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.rdaddrecc_mux_reg[15]) is unused and will be removed from module blk_mem_gen_v8_4_1.
INFO: [Synth 8-3332] Sequential element (inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.rdaddrecc_mux_reg[14]) is unused and will be removed from module blk_mem_gen_v8_4_1.
INFO: [Synth 8-3332] Sequential element (inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.rdaddrecc_mux_reg[13]) is unused and will be removed from module blk_mem_gen_v8_4_1.
INFO: [Synth 8-3332] Sequential element (inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.rdaddrecc_mux_reg[12]) is unused and will be removed from module blk_mem_gen_v8_4_1.
INFO: [Synth 8-3332] Sequential element (inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.rdaddrecc_mux_reg[11]) is unused and will be removed from module blk_mem_gen_v8_4_1.
INFO: [Synth 8-3332] Sequential element (inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.rdaddrecc_mux_reg[10]) is unused and will be removed from module blk_mem_gen_v8_4_1.
INFO: [Synth 8-3332] Sequential element (inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.rdaddrecc_mux_reg[9]) is unused and will be removed from module blk_mem_gen_v8_4_1.
INFO: [Synth 8-3332] Sequential element (inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.rdaddrecc_mux_reg[8]) is unused and will be removed from module blk_mem_gen_v8_4_1.
INFO: [Synth 8-3332] Sequential element (inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.rdaddrecc_mux_reg[7]) is unused and will be removed from module blk_mem_gen_v8_4_1.
INFO: [Synth 8-3332] Sequential element (inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.rdaddrecc_mux_reg[6]) is unused and will be removed from module blk_mem_gen_v8_4_1.
INFO: [Synth 8-3332] Sequential element (inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.rdaddrecc_mux_reg[5]) is unused and will be removed from module blk_mem_gen_v8_4_1.
INFO: [Synth 8-3332] Sequential element (inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.rdaddrecc_mux_reg[4]) is unused and will be removed from module blk_mem_gen_v8_4_1.
INFO: [Synth 8-3332] Sequential element (inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.rdaddrecc_mux_reg[3]) is unused and will be removed from module blk_mem_gen_v8_4_1.
INFO: [Synth 8-3332] Sequential element (inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.rdaddrecc_mux_reg[2]) is unused and will be removed from module blk_mem_gen_v8_4_1.
INFO: [Synth 8-3332] Sequential element (inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.rdaddrecc_mux_reg[1]) is unused and will be removed from module blk_mem_gen_v8_4_1.
INFO: [Synth 8-3332] Sequential element (inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.rdaddrecc_mux_reg[0]) is unused and will be removed from module blk_mem_gen_v8_4_1.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:08:55 ; elapsed = 00:09:41 . Memory (MB): peak = 1680.934 ; gain = 512.039 ; free physical = 179 ; free virtual = 8908
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:09:08 ; elapsed = 00:09:58 . Memory (MB): peak = 1680.934 ; gain = 512.039 ; free physical = 108 ; free virtual = 8792
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:09:09 ; elapsed = 00:09:59 . Memory (MB): peak = 1680.934 ; gain = 512.039 ; free physical = 108 ; free virtual = 8787
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:09:10 ; elapsed = 00:10:00 . Memory (MB): peak = 1680.934 ; gain = 512.039 ; free physical = 133 ; free virtual = 8777
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:09:12 ; elapsed = 00:10:02 . Memory (MB): peak = 1680.934 ; gain = 512.039 ; free physical = 133 ; free virtual = 8777
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:09:12 ; elapsed = 00:10:02 . Memory (MB): peak = 1680.934 ; gain = 512.039 ; free physical = 133 ; free virtual = 8777
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:09:12 ; elapsed = 00:10:02 . Memory (MB): peak = 1680.934 ; gain = 512.039 ; free physical = 133 ; free virtual = 8777
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:09:12 ; elapsed = 00:10:02 . Memory (MB): peak = 1680.934 ; gain = 512.039 ; free physical = 133 ; free virtual = 8777
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:09:12 ; elapsed = 00:10:02 . Memory (MB): peak = 1680.934 ; gain = 512.039 ; free physical = 133 ; free virtual = 8777
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:09:12 ; elapsed = 00:10:02 . Memory (MB): peak = 1680.934 ; gain = 512.039 ; free physical = 133 ; free virtual = 8777
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-----------+------+
|      |Cell       |Count |
+------+-----------+------+
|1     |LUT2       |     4|
|2     |LUT3       |     3|
|3     |LUT5       |    73|
|4     |LUT6       |   290|
|5     |MUXF7      |   108|
|6     |MUXF8      |    54|
|7     |RAMB18E1   |     1|
|8     |RAMB18E1_1 |     1|
|9     |RAMB36E1   |    18|
|10    |RAMB36E1_1 |    18|
|11    |RAMB36E1_2 |    98|
|12    |FDRE       |    14|
+------+-----------+------+

Report Instance Areas: 
+------+---------------------------------------------+-------------------------------------------+------+
|      |Instance                                     |Module                                     |Cells |
+------+---------------------------------------------+-------------------------------------------+------+
|1     |top                                          |                                           |   682|
|2     |  U0                                         |blk_mem_gen_v8_4_1                         |   682|
|3     |    inst_blk_mem_gen                         |blk_mem_gen_v8_4_1_synth                   |   682|
|4     |      \gnbram.gnativebmg.native_blk_mem_gen  |blk_mem_gen_top                            |   682|
|5     |        \valid.cstr                          |blk_mem_gen_generic_cstr                   |   682|
|6     |          \bindec_b.bindec_inst_b            |bindec                                     |    34|
|7     |          \has_mux_b.B                       |blk_mem_gen_mux__parameterized0            |   440|
|8     |          \ramloop[0].ram.r                  |blk_mem_gen_prim_width                     |     2|
|9     |            \prim_noinit.ram                 |blk_mem_gen_prim_wrapper                   |     2|
|10    |          \ramloop[100].ram.r                |blk_mem_gen_prim_width__parameterized99    |     3|
|11    |            \prim_noinit.ram                 |blk_mem_gen_prim_wrapper__parameterized99  |     3|
|12    |          \ramloop[101].ram.r                |blk_mem_gen_prim_width__parameterized100   |     2|
|13    |            \prim_noinit.ram                 |blk_mem_gen_prim_wrapper__parameterized100 |     2|
|14    |          \ramloop[102].ram.r                |blk_mem_gen_prim_width__parameterized101   |     2|
|15    |            \prim_noinit.ram                 |blk_mem_gen_prim_wrapper__parameterized101 |     2|
|16    |          \ramloop[103].ram.r                |blk_mem_gen_prim_width__parameterized102   |     2|
|17    |            \prim_noinit.ram                 |blk_mem_gen_prim_wrapper__parameterized102 |     2|
|18    |          \ramloop[104].ram.r                |blk_mem_gen_prim_width__parameterized103   |     2|
|19    |            \prim_noinit.ram                 |blk_mem_gen_prim_wrapper__parameterized103 |     2|
|20    |          \ramloop[105].ram.r                |blk_mem_gen_prim_width__parameterized104   |     2|
|21    |            \prim_noinit.ram                 |blk_mem_gen_prim_wrapper__parameterized104 |     2|
|22    |          \ramloop[106].ram.r                |blk_mem_gen_prim_width__parameterized105   |     2|
|23    |            \prim_noinit.ram                 |blk_mem_gen_prim_wrapper__parameterized105 |     2|
|24    |          \ramloop[107].ram.r                |blk_mem_gen_prim_width__parameterized106   |     2|
|25    |            \prim_noinit.ram                 |blk_mem_gen_prim_wrapper__parameterized106 |     2|
|26    |          \ramloop[108].ram.r                |blk_mem_gen_prim_width__parameterized107   |     2|
|27    |            \prim_noinit.ram                 |blk_mem_gen_prim_wrapper__parameterized107 |     2|
|28    |          \ramloop[109].ram.r                |blk_mem_gen_prim_width__parameterized108   |     2|
|29    |            \prim_noinit.ram                 |blk_mem_gen_prim_wrapper__parameterized108 |     2|
|30    |          \ramloop[10].ram.r                 |blk_mem_gen_prim_width__parameterized9     |     2|
|31    |            \prim_noinit.ram                 |blk_mem_gen_prim_wrapper__parameterized9   |     2|
|32    |          \ramloop[110].ram.r                |blk_mem_gen_prim_width__parameterized109   |     2|
|33    |            \prim_noinit.ram                 |blk_mem_gen_prim_wrapper__parameterized109 |     2|
|34    |          \ramloop[111].ram.r                |blk_mem_gen_prim_width__parameterized110   |     2|
|35    |            \prim_noinit.ram                 |blk_mem_gen_prim_wrapper__parameterized110 |     2|
|36    |          \ramloop[112].ram.r                |blk_mem_gen_prim_width__parameterized111   |     2|
|37    |            \prim_noinit.ram                 |blk_mem_gen_prim_wrapper__parameterized111 |     2|
|38    |          \ramloop[113].ram.r                |blk_mem_gen_prim_width__parameterized112   |     2|
|39    |            \prim_noinit.ram                 |blk_mem_gen_prim_wrapper__parameterized112 |     2|
|40    |          \ramloop[114].ram.r                |blk_mem_gen_prim_width__parameterized113   |     2|
|41    |            \prim_noinit.ram                 |blk_mem_gen_prim_wrapper__parameterized113 |     2|
|42    |          \ramloop[115].ram.r                |blk_mem_gen_prim_width__parameterized114   |     2|
|43    |            \prim_noinit.ram                 |blk_mem_gen_prim_wrapper__parameterized114 |     2|
|44    |          \ramloop[116].ram.r                |blk_mem_gen_prim_width__parameterized115   |     3|
|45    |            \prim_noinit.ram                 |blk_mem_gen_prim_wrapper__parameterized115 |     3|
|46    |          \ramloop[117].ram.r                |blk_mem_gen_prim_width__parameterized116   |     3|
|47    |            \prim_noinit.ram                 |blk_mem_gen_prim_wrapper__parameterized116 |     3|
|48    |          \ramloop[11].ram.r                 |blk_mem_gen_prim_width__parameterized10    |     2|
|49    |            \prim_noinit.ram                 |blk_mem_gen_prim_wrapper__parameterized10  |     2|
|50    |          \ramloop[12].ram.r                 |blk_mem_gen_prim_width__parameterized11    |     2|
|51    |            \prim_noinit.ram                 |blk_mem_gen_prim_wrapper__parameterized11  |     2|
|52    |          \ramloop[13].ram.r                 |blk_mem_gen_prim_width__parameterized12    |     2|
|53    |            \prim_noinit.ram                 |blk_mem_gen_prim_wrapper__parameterized12  |     2|
|54    |          \ramloop[14].ram.r                 |blk_mem_gen_prim_width__parameterized13    |     3|
|55    |            \prim_noinit.ram                 |blk_mem_gen_prim_wrapper__parameterized13  |     3|
|56    |          \ramloop[15].ram.r                 |blk_mem_gen_prim_width__parameterized14    |     3|
|57    |            \prim_noinit.ram                 |blk_mem_gen_prim_wrapper__parameterized14  |     3|
|58    |          \ramloop[16].ram.r                 |blk_mem_gen_prim_width__parameterized15    |     3|
|59    |            \prim_noinit.ram                 |blk_mem_gen_prim_wrapper__parameterized15  |     3|
|60    |          \ramloop[17].ram.r                 |blk_mem_gen_prim_width__parameterized16    |     2|
|61    |            \prim_noinit.ram                 |blk_mem_gen_prim_wrapper__parameterized16  |     2|
|62    |          \ramloop[18].ram.r                 |blk_mem_gen_prim_width__parameterized17    |     2|
|63    |            \prim_noinit.ram                 |blk_mem_gen_prim_wrapper__parameterized17  |     2|
|64    |          \ramloop[19].ram.r                 |blk_mem_gen_prim_width__parameterized18    |     2|
|65    |            \prim_noinit.ram                 |blk_mem_gen_prim_wrapper__parameterized18  |     2|
|66    |          \ramloop[1].ram.r                  |blk_mem_gen_prim_width__parameterized0     |     2|
|67    |            \prim_noinit.ram                 |blk_mem_gen_prim_wrapper__parameterized0   |     2|
|68    |          \ramloop[20].ram.r                 |blk_mem_gen_prim_width__parameterized19    |     2|
|69    |            \prim_noinit.ram                 |blk_mem_gen_prim_wrapper__parameterized19  |     2|
|70    |          \ramloop[21].ram.r                 |blk_mem_gen_prim_width__parameterized20    |     1|
|71    |            \prim_noinit.ram                 |blk_mem_gen_prim_wrapper__parameterized20  |     1|
|72    |          \ramloop[22].ram.r                 |blk_mem_gen_prim_width__parameterized21    |     1|
|73    |            \prim_noinit.ram                 |blk_mem_gen_prim_wrapper__parameterized21  |     1|
|74    |          \ramloop[23].ram.r                 |blk_mem_gen_prim_width__parameterized22    |     1|
|75    |            \prim_noinit.ram                 |blk_mem_gen_prim_wrapper__parameterized22  |     1|
|76    |          \ramloop[24].ram.r                 |blk_mem_gen_prim_width__parameterized23    |     1|
|77    |            \prim_noinit.ram                 |blk_mem_gen_prim_wrapper__parameterized23  |     1|
|78    |          \ramloop[25].ram.r                 |blk_mem_gen_prim_width__parameterized24    |     1|
|79    |            \prim_noinit.ram                 |blk_mem_gen_prim_wrapper__parameterized24  |     1|
|80    |          \ramloop[26].ram.r                 |blk_mem_gen_prim_width__parameterized25    |     1|
|81    |            \prim_noinit.ram                 |blk_mem_gen_prim_wrapper__parameterized25  |     1|
|82    |          \ramloop[27].ram.r                 |blk_mem_gen_prim_width__parameterized26    |     1|
|83    |            \prim_noinit.ram                 |blk_mem_gen_prim_wrapper__parameterized26  |     1|
|84    |          \ramloop[28].ram.r                 |blk_mem_gen_prim_width__parameterized27    |     1|
|85    |            \prim_noinit.ram                 |blk_mem_gen_prim_wrapper__parameterized27  |     1|
|86    |          \ramloop[29].ram.r                 |blk_mem_gen_prim_width__parameterized28    |     1|
|87    |            \prim_noinit.ram                 |blk_mem_gen_prim_wrapper__parameterized28  |     1|
|88    |          \ramloop[2].ram.r                  |blk_mem_gen_prim_width__parameterized1     |     2|
|89    |            \prim_noinit.ram                 |blk_mem_gen_prim_wrapper__parameterized1   |     2|
|90    |          \ramloop[30].ram.r                 |blk_mem_gen_prim_width__parameterized29    |     1|
|91    |            \prim_noinit.ram                 |blk_mem_gen_prim_wrapper__parameterized29  |     1|
|92    |          \ramloop[31].ram.r                 |blk_mem_gen_prim_width__parameterized30    |     1|
|93    |            \prim_noinit.ram                 |blk_mem_gen_prim_wrapper__parameterized30  |     1|
|94    |          \ramloop[32].ram.r                 |blk_mem_gen_prim_width__parameterized31    |     1|
|95    |            \prim_noinit.ram                 |blk_mem_gen_prim_wrapper__parameterized31  |     1|
|96    |          \ramloop[33].ram.r                 |blk_mem_gen_prim_width__parameterized32    |     1|
|97    |            \prim_noinit.ram                 |blk_mem_gen_prim_wrapper__parameterized32  |     1|
|98    |          \ramloop[34].ram.r                 |blk_mem_gen_prim_width__parameterized33    |     1|
|99    |            \prim_noinit.ram                 |blk_mem_gen_prim_wrapper__parameterized33  |     1|
|100   |          \ramloop[35].ram.r                 |blk_mem_gen_prim_width__parameterized34    |     1|
|101   |            \prim_noinit.ram                 |blk_mem_gen_prim_wrapper__parameterized34  |     1|
|102   |          \ramloop[36].ram.r                 |blk_mem_gen_prim_width__parameterized35    |     1|
|103   |            \prim_noinit.ram                 |blk_mem_gen_prim_wrapper__parameterized35  |     1|
|104   |          \ramloop[37].ram.r                 |blk_mem_gen_prim_width__parameterized36    |     1|
|105   |            \prim_noinit.ram                 |blk_mem_gen_prim_wrapper__parameterized36  |     1|
|106   |          \ramloop[38].ram.r                 |blk_mem_gen_prim_width__parameterized37    |     1|
|107   |            \prim_noinit.ram                 |blk_mem_gen_prim_wrapper__parameterized37  |     1|
|108   |          \ramloop[39].ram.r                 |blk_mem_gen_prim_width__parameterized38    |     1|
|109   |            \prim_noinit.ram                 |blk_mem_gen_prim_wrapper__parameterized38  |     1|
|110   |          \ramloop[3].ram.r                  |blk_mem_gen_prim_width__parameterized2     |     2|
|111   |            \prim_noinit.ram                 |blk_mem_gen_prim_wrapper__parameterized2   |     2|
|112   |          \ramloop[40].ram.r                 |blk_mem_gen_prim_width__parameterized39    |     1|
|113   |            \prim_noinit.ram                 |blk_mem_gen_prim_wrapper__parameterized39  |     1|
|114   |          \ramloop[41].ram.r                 |blk_mem_gen_prim_width__parameterized40    |     1|
|115   |            \prim_noinit.ram                 |blk_mem_gen_prim_wrapper__parameterized40  |     1|
|116   |          \ramloop[42].ram.r                 |blk_mem_gen_prim_width__parameterized41    |     1|
|117   |            \prim_noinit.ram                 |blk_mem_gen_prim_wrapper__parameterized41  |     1|
|118   |          \ramloop[43].ram.r                 |blk_mem_gen_prim_width__parameterized42    |     1|
|119   |            \prim_noinit.ram                 |blk_mem_gen_prim_wrapper__parameterized42  |     1|
|120   |          \ramloop[44].ram.r                 |blk_mem_gen_prim_width__parameterized43    |     1|
|121   |            \prim_noinit.ram                 |blk_mem_gen_prim_wrapper__parameterized43  |     1|
|122   |          \ramloop[45].ram.r                 |blk_mem_gen_prim_width__parameterized44    |     1|
|123   |            \prim_noinit.ram                 |blk_mem_gen_prim_wrapper__parameterized44  |     1|
|124   |          \ramloop[46].ram.r                 |blk_mem_gen_prim_width__parameterized45    |     1|
|125   |            \prim_noinit.ram                 |blk_mem_gen_prim_wrapper__parameterized45  |     1|
|126   |          \ramloop[47].ram.r                 |blk_mem_gen_prim_width__parameterized46    |     2|
|127   |            \prim_noinit.ram                 |blk_mem_gen_prim_wrapper__parameterized46  |     2|
|128   |          \ramloop[48].ram.r                 |blk_mem_gen_prim_width__parameterized47    |     1|
|129   |            \prim_noinit.ram                 |blk_mem_gen_prim_wrapper__parameterized47  |     1|
|130   |          \ramloop[49].ram.r                 |blk_mem_gen_prim_width__parameterized48    |     2|
|131   |            \prim_noinit.ram                 |blk_mem_gen_prim_wrapper__parameterized48  |     2|
|132   |          \ramloop[4].ram.r                  |blk_mem_gen_prim_width__parameterized3     |     2|
|133   |            \prim_noinit.ram                 |blk_mem_gen_prim_wrapper__parameterized3   |     2|
|134   |          \ramloop[50].ram.r                 |blk_mem_gen_prim_width__parameterized49    |     2|
|135   |            \prim_noinit.ram                 |blk_mem_gen_prim_wrapper__parameterized49  |     2|
|136   |          \ramloop[51].ram.r                 |blk_mem_gen_prim_width__parameterized50    |     1|
|137   |            \prim_noinit.ram                 |blk_mem_gen_prim_wrapper__parameterized50  |     1|
|138   |          \ramloop[52].ram.r                 |blk_mem_gen_prim_width__parameterized51    |     2|
|139   |            \prim_noinit.ram                 |blk_mem_gen_prim_wrapper__parameterized51  |     2|
|140   |          \ramloop[53].ram.r                 |blk_mem_gen_prim_width__parameterized52    |     1|
|141   |            \prim_noinit.ram                 |blk_mem_gen_prim_wrapper__parameterized52  |     1|
|142   |          \ramloop[54].ram.r                 |blk_mem_gen_prim_width__parameterized53    |     2|
|143   |            \prim_noinit.ram                 |blk_mem_gen_prim_wrapper__parameterized53  |     2|
|144   |          \ramloop[55].ram.r                 |blk_mem_gen_prim_width__parameterized54    |     1|
|145   |            \prim_noinit.ram                 |blk_mem_gen_prim_wrapper__parameterized54  |     1|
|146   |          \ramloop[56].ram.r                 |blk_mem_gen_prim_width__parameterized55    |     2|
|147   |            \prim_noinit.ram                 |blk_mem_gen_prim_wrapper__parameterized55  |     2|
|148   |          \ramloop[57].ram.r                 |blk_mem_gen_prim_width__parameterized56    |     1|
|149   |            \prim_noinit.ram                 |blk_mem_gen_prim_wrapper__parameterized56  |     1|
|150   |          \ramloop[58].ram.r                 |blk_mem_gen_prim_width__parameterized57    |     1|
|151   |            \prim_noinit.ram                 |blk_mem_gen_prim_wrapper__parameterized57  |     1|
|152   |          \ramloop[59].ram.r                 |blk_mem_gen_prim_width__parameterized58    |     1|
|153   |            \prim_noinit.ram                 |blk_mem_gen_prim_wrapper__parameterized58  |     1|
|154   |          \ramloop[5].ram.r                  |blk_mem_gen_prim_width__parameterized4     |     2|
|155   |            \prim_noinit.ram                 |blk_mem_gen_prim_wrapper__parameterized4   |     2|
|156   |          \ramloop[60].ram.r                 |blk_mem_gen_prim_width__parameterized59    |     2|
|157   |            \prim_noinit.ram                 |blk_mem_gen_prim_wrapper__parameterized59  |     2|
|158   |          \ramloop[61].ram.r                 |blk_mem_gen_prim_width__parameterized60    |     1|
|159   |            \prim_noinit.ram                 |blk_mem_gen_prim_wrapper__parameterized60  |     1|
|160   |          \ramloop[62].ram.r                 |blk_mem_gen_prim_width__parameterized61    |     1|
|161   |            \prim_noinit.ram                 |blk_mem_gen_prim_wrapper__parameterized61  |     1|
|162   |          \ramloop[63].ram.r                 |blk_mem_gen_prim_width__parameterized62    |     1|
|163   |            \prim_noinit.ram                 |blk_mem_gen_prim_wrapper__parameterized62  |     1|
|164   |          \ramloop[64].ram.r                 |blk_mem_gen_prim_width__parameterized63    |     1|
|165   |            \prim_noinit.ram                 |blk_mem_gen_prim_wrapper__parameterized63  |     1|
|166   |          \ramloop[65].ram.r                 |blk_mem_gen_prim_width__parameterized64    |     1|
|167   |            \prim_noinit.ram                 |blk_mem_gen_prim_wrapper__parameterized64  |     1|
|168   |          \ramloop[66].ram.r                 |blk_mem_gen_prim_width__parameterized65    |     1|
|169   |            \prim_noinit.ram                 |blk_mem_gen_prim_wrapper__parameterized65  |     1|
|170   |          \ramloop[67].ram.r                 |blk_mem_gen_prim_width__parameterized66    |     1|
|171   |            \prim_noinit.ram                 |blk_mem_gen_prim_wrapper__parameterized66  |     1|
|172   |          \ramloop[68].ram.r                 |blk_mem_gen_prim_width__parameterized67    |     1|
|173   |            \prim_noinit.ram                 |blk_mem_gen_prim_wrapper__parameterized67  |     1|
|174   |          \ramloop[69].ram.r                 |blk_mem_gen_prim_width__parameterized68    |     2|
|175   |            \prim_noinit.ram                 |blk_mem_gen_prim_wrapper__parameterized68  |     2|
|176   |          \ramloop[6].ram.r                  |blk_mem_gen_prim_width__parameterized5     |     2|
|177   |            \prim_noinit.ram                 |blk_mem_gen_prim_wrapper__parameterized5   |     2|
|178   |          \ramloop[70].ram.r                 |blk_mem_gen_prim_width__parameterized69    |     3|
|179   |            \prim_noinit.ram                 |blk_mem_gen_prim_wrapper__parameterized69  |     3|
|180   |          \ramloop[71].ram.r                 |blk_mem_gen_prim_width__parameterized70    |     2|
|181   |            \prim_noinit.ram                 |blk_mem_gen_prim_wrapper__parameterized70  |     2|
|182   |          \ramloop[72].ram.r                 |blk_mem_gen_prim_width__parameterized71    |     3|
|183   |            \prim_noinit.ram                 |blk_mem_gen_prim_wrapper__parameterized71  |     3|
|184   |          \ramloop[73].ram.r                 |blk_mem_gen_prim_width__parameterized72    |     2|
|185   |            \prim_noinit.ram                 |blk_mem_gen_prim_wrapper__parameterized72  |     2|
|186   |          \ramloop[74].ram.r                 |blk_mem_gen_prim_width__parameterized73    |     2|
|187   |            \prim_noinit.ram                 |blk_mem_gen_prim_wrapper__parameterized73  |     2|
|188   |          \ramloop[75].ram.r                 |blk_mem_gen_prim_width__parameterized74    |     2|
|189   |            \prim_noinit.ram                 |blk_mem_gen_prim_wrapper__parameterized74  |     2|
|190   |          \ramloop[76].ram.r                 |blk_mem_gen_prim_width__parameterized75    |     2|
|191   |            \prim_noinit.ram                 |blk_mem_gen_prim_wrapper__parameterized75  |     2|
|192   |          \ramloop[77].ram.r                 |blk_mem_gen_prim_width__parameterized76    |     3|
|193   |            \prim_noinit.ram                 |blk_mem_gen_prim_wrapper__parameterized76  |     3|
|194   |          \ramloop[78].ram.r                 |blk_mem_gen_prim_width__parameterized77    |     2|
|195   |            \prim_noinit.ram                 |blk_mem_gen_prim_wrapper__parameterized77  |     2|
|196   |          \ramloop[79].ram.r                 |blk_mem_gen_prim_width__parameterized78    |     2|
|197   |            \prim_noinit.ram                 |blk_mem_gen_prim_wrapper__parameterized78  |     2|
|198   |          \ramloop[7].ram.r                  |blk_mem_gen_prim_width__parameterized6     |     2|
|199   |            \prim_noinit.ram                 |blk_mem_gen_prim_wrapper__parameterized6   |     2|
|200   |          \ramloop[80].ram.r                 |blk_mem_gen_prim_width__parameterized79    |     2|
|201   |            \prim_noinit.ram                 |blk_mem_gen_prim_wrapper__parameterized79  |     2|
|202   |          \ramloop[81].ram.r                 |blk_mem_gen_prim_width__parameterized80    |     2|
|203   |            \prim_noinit.ram                 |blk_mem_gen_prim_wrapper__parameterized80  |     2|
|204   |          \ramloop[82].ram.r                 |blk_mem_gen_prim_width__parameterized81    |     2|
|205   |            \prim_noinit.ram                 |blk_mem_gen_prim_wrapper__parameterized81  |     2|
|206   |          \ramloop[83].ram.r                 |blk_mem_gen_prim_width__parameterized82    |     2|
|207   |            \prim_noinit.ram                 |blk_mem_gen_prim_wrapper__parameterized82  |     2|
|208   |          \ramloop[84].ram.r                 |blk_mem_gen_prim_width__parameterized83    |     2|
|209   |            \prim_noinit.ram                 |blk_mem_gen_prim_wrapper__parameterized83  |     2|
|210   |          \ramloop[85].ram.r                 |blk_mem_gen_prim_width__parameterized84    |     3|
|211   |            \prim_noinit.ram                 |blk_mem_gen_prim_wrapper__parameterized84  |     3|
|212   |          \ramloop[86].ram.r                 |blk_mem_gen_prim_width__parameterized85    |     2|
|213   |            \prim_noinit.ram                 |blk_mem_gen_prim_wrapper__parameterized85  |     2|
|214   |          \ramloop[87].ram.r                 |blk_mem_gen_prim_width__parameterized86    |     2|
|215   |            \prim_noinit.ram                 |blk_mem_gen_prim_wrapper__parameterized86  |     2|
|216   |          \ramloop[88].ram.r                 |blk_mem_gen_prim_width__parameterized87    |     2|
|217   |            \prim_noinit.ram                 |blk_mem_gen_prim_wrapper__parameterized87  |     2|
|218   |          \ramloop[89].ram.r                 |blk_mem_gen_prim_width__parameterized88    |     2|
|219   |            \prim_noinit.ram                 |blk_mem_gen_prim_wrapper__parameterized88  |     2|
|220   |          \ramloop[8].ram.r                  |blk_mem_gen_prim_width__parameterized7     |     2|
|221   |            \prim_noinit.ram                 |blk_mem_gen_prim_wrapper__parameterized7   |     2|
|222   |          \ramloop[90].ram.r                 |blk_mem_gen_prim_width__parameterized89    |     2|
|223   |            \prim_noinit.ram                 |blk_mem_gen_prim_wrapper__parameterized89  |     2|
|224   |          \ramloop[91].ram.r                 |blk_mem_gen_prim_width__parameterized90    |     2|
|225   |            \prim_noinit.ram                 |blk_mem_gen_prim_wrapper__parameterized90  |     2|
|226   |          \ramloop[92].ram.r                 |blk_mem_gen_prim_width__parameterized91    |     2|
|227   |            \prim_noinit.ram                 |blk_mem_gen_prim_wrapper__parameterized91  |     2|
|228   |          \ramloop[93].ram.r                 |blk_mem_gen_prim_width__parameterized92    |     2|
|229   |            \prim_noinit.ram                 |blk_mem_gen_prim_wrapper__parameterized92  |     2|
|230   |          \ramloop[94].ram.r                 |blk_mem_gen_prim_width__parameterized93    |     2|
|231   |            \prim_noinit.ram                 |blk_mem_gen_prim_wrapper__parameterized93  |     2|
|232   |          \ramloop[95].ram.r                 |blk_mem_gen_prim_width__parameterized94    |     2|
|233   |            \prim_noinit.ram                 |blk_mem_gen_prim_wrapper__parameterized94  |     2|
|234   |          \ramloop[96].ram.r                 |blk_mem_gen_prim_width__parameterized95    |     2|
|235   |            \prim_noinit.ram                 |blk_mem_gen_prim_wrapper__parameterized95  |     2|
|236   |          \ramloop[97].ram.r                 |blk_mem_gen_prim_width__parameterized96    |     2|
|237   |            \prim_noinit.ram                 |blk_mem_gen_prim_wrapper__parameterized96  |     2|
|238   |          \ramloop[98].ram.r                 |blk_mem_gen_prim_width__parameterized97    |     2|
|239   |            \prim_noinit.ram                 |blk_mem_gen_prim_wrapper__parameterized97  |     2|
|240   |          \ramloop[99].ram.r                 |blk_mem_gen_prim_width__parameterized98    |     2|
|241   |            \prim_noinit.ram                 |blk_mem_gen_prim_wrapper__parameterized98  |     2|
|242   |          \ramloop[9].ram.r                  |blk_mem_gen_prim_width__parameterized8     |     2|
|243   |            \prim_noinit.ram                 |blk_mem_gen_prim_wrapper__parameterized8   |     2|
+------+---------------------------------------------+-------------------------------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:09:12 ; elapsed = 00:10:02 . Memory (MB): peak = 1680.934 ; gain = 512.039 ; free physical = 133 ; free virtual = 8777
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 6387 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:08:52 ; elapsed = 00:09:27 . Memory (MB): peak = 1680.934 ; gain = 336.023 ; free physical = 185 ; free virtual = 8829
Synthesis Optimization Complete : Time (s): cpu = 00:09:13 ; elapsed = 00:10:03 . Memory (MB): peak = 1680.941 ; gain = 512.039 ; free physical = 185 ; free virtual = 8830
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 298 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
41 Infos, 100 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:09:18 ; elapsed = 00:10:07 . Memory (MB): peak = 1680.941 ; gain = 536.871 ; free physical = 185 ; free virtual = 8833
INFO: [Common 17-1381] The checkpoint '/home/nicolas/Documentos/ELO/Digitales/LAB/Verilog/Exp9/Exp9.runs/blk_mem_gen_0_synth_1/blk_mem_gen_0.dcp' has been generated.
INFO: [Coretcl 2-1482] Added synthesis output to IP cache for IP /home/nicolas/Documentos/ELO/Digitales/LAB/Verilog/Exp9/Exp9.srcs/sources_1/ip/blk_mem_gen_0/blk_mem_gen_0.xci
INFO: [Coretcl 2-1174] Renamed 242 cell refs.
INFO: [Common 17-1381] The checkpoint '/home/nicolas/Documentos/ELO/Digitales/LAB/Verilog/Exp9/Exp9.runs/blk_mem_gen_0_synth_1/blk_mem_gen_0.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file blk_mem_gen_0_utilization_synth.rpt -pb blk_mem_gen_0_utilization_synth.pb
report_utilization: Time (s): cpu = 00:00:00.12 ; elapsed = 00:00:00.13 . Memory (MB): peak = 1696.941 ; gain = 0.000 ; free physical = 178 ; free virtual = 8834
INFO: [Common 17-206] Exiting Vivado at Fri Aug 24 15:53:17 2018...

*** Running vivado
    with args -log blk_mem_gen_0.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source blk_mem_gen_0.tcl


****** Vivado v2017.4 (64-bit)
  **** SW Build 2086221 on Fri Dec 15 20:54:30 MST 2017
  **** IP Build 2085800 on Fri Dec 15 22:25:07 MST 2017
    ** Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.

source blk_mem_gen_0.tcl -notrace
INFO: [IP_Flow 19-4838] Using cached IP synthesis design for IP blk_mem_gen_0, cache-ID = 995018084e06fd23.
INFO: [Common 17-206] Exiting Vivado at Tue Aug 28 22:46:49 2018...
