
Demo5_1_SemaphBinary.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000188  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         000079f4  08000190  08000190  00001190  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000110  08007b84  08007b84  00008b84  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08007c94  08007c94  0000906c  2**0
                  CONTENTS, READONLY
  4 .ARM          00000008  08007c94  08007c94  00008c94  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08007c9c  08007c9c  0000906c  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08007c9c  08007c9c  00008c9c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  08007ca0  08007ca0  00008ca0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         0000006c  20000000  08007ca4  00009000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .ccmram       00000000  10000000  10000000  0000906c  2**0
                  CONTENTS
 10 .bss          00004c84  2000006c  2000006c  0000906c  2**2
                  ALLOC
 11 ._user_heap_stack 00000600  20004cf0  20004cf0  0000906c  2**0
                  ALLOC
 12 .ARM.attributes 00000030  00000000  00000000  0000906c  2**0
                  CONTENTS, READONLY
 13 .debug_info   0001bf0c  00000000  00000000  0000909c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_abbrev 00003fe0  00000000  00000000  00024fa8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_aranges 000016b0  00000000  00000000  00028f88  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_rnglists 00001181  00000000  00000000  0002a638  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_macro  0002626b  00000000  00000000  0002b7b9  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_line   0001b082  00000000  00000000  00051a24  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_str    000e449a  00000000  00000000  0006caa6  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .comment      00000043  00000000  00000000  00150f40  2**0
                  CONTENTS, READONLY
 21 .debug_frame  000065b0  00000000  00000000  00150f84  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 22 .debug_line_str 00000072  00000000  00000000  00157534  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000190 <__do_global_dtors_aux>:
 8000190:	b510      	push	{r4, lr}
 8000192:	4c05      	ldr	r4, [pc, #20]	@ (80001a8 <__do_global_dtors_aux+0x18>)
 8000194:	7823      	ldrb	r3, [r4, #0]
 8000196:	b933      	cbnz	r3, 80001a6 <__do_global_dtors_aux+0x16>
 8000198:	4b04      	ldr	r3, [pc, #16]	@ (80001ac <__do_global_dtors_aux+0x1c>)
 800019a:	b113      	cbz	r3, 80001a2 <__do_global_dtors_aux+0x12>
 800019c:	4804      	ldr	r0, [pc, #16]	@ (80001b0 <__do_global_dtors_aux+0x20>)
 800019e:	f3af 8000 	nop.w
 80001a2:	2301      	movs	r3, #1
 80001a4:	7023      	strb	r3, [r4, #0]
 80001a6:	bd10      	pop	{r4, pc}
 80001a8:	2000006c 	.word	0x2000006c
 80001ac:	00000000 	.word	0x00000000
 80001b0:	08007b6c 	.word	0x08007b6c

080001b4 <frame_dummy>:
 80001b4:	b508      	push	{r3, lr}
 80001b6:	4b03      	ldr	r3, [pc, #12]	@ (80001c4 <frame_dummy+0x10>)
 80001b8:	b11b      	cbz	r3, 80001c2 <frame_dummy+0xe>
 80001ba:	4903      	ldr	r1, [pc, #12]	@ (80001c8 <frame_dummy+0x14>)
 80001bc:	4803      	ldr	r0, [pc, #12]	@ (80001cc <frame_dummy+0x18>)
 80001be:	f3af 8000 	nop.w
 80001c2:	bd08      	pop	{r3, pc}
 80001c4:	00000000 	.word	0x00000000
 80001c8:	20000070 	.word	0x20000070
 80001cc:	08007b6c 	.word	0x08007b6c

080001d0 <memchr>:
 80001d0:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 80001d4:	2a10      	cmp	r2, #16
 80001d6:	db2b      	blt.n	8000230 <memchr+0x60>
 80001d8:	f010 0f07 	tst.w	r0, #7
 80001dc:	d008      	beq.n	80001f0 <memchr+0x20>
 80001de:	f810 3b01 	ldrb.w	r3, [r0], #1
 80001e2:	3a01      	subs	r2, #1
 80001e4:	428b      	cmp	r3, r1
 80001e6:	d02d      	beq.n	8000244 <memchr+0x74>
 80001e8:	f010 0f07 	tst.w	r0, #7
 80001ec:	b342      	cbz	r2, 8000240 <memchr+0x70>
 80001ee:	d1f6      	bne.n	80001de <memchr+0xe>
 80001f0:	b4f0      	push	{r4, r5, r6, r7}
 80001f2:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 80001f6:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 80001fa:	f022 0407 	bic.w	r4, r2, #7
 80001fe:	f07f 0700 	mvns.w	r7, #0
 8000202:	2300      	movs	r3, #0
 8000204:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000208:	3c08      	subs	r4, #8
 800020a:	ea85 0501 	eor.w	r5, r5, r1
 800020e:	ea86 0601 	eor.w	r6, r6, r1
 8000212:	fa85 f547 	uadd8	r5, r5, r7
 8000216:	faa3 f587 	sel	r5, r3, r7
 800021a:	fa86 f647 	uadd8	r6, r6, r7
 800021e:	faa5 f687 	sel	r6, r5, r7
 8000222:	b98e      	cbnz	r6, 8000248 <memchr+0x78>
 8000224:	d1ee      	bne.n	8000204 <memchr+0x34>
 8000226:	bcf0      	pop	{r4, r5, r6, r7}
 8000228:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 800022c:	f002 0207 	and.w	r2, r2, #7
 8000230:	b132      	cbz	r2, 8000240 <memchr+0x70>
 8000232:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000236:	3a01      	subs	r2, #1
 8000238:	ea83 0301 	eor.w	r3, r3, r1
 800023c:	b113      	cbz	r3, 8000244 <memchr+0x74>
 800023e:	d1f8      	bne.n	8000232 <memchr+0x62>
 8000240:	2000      	movs	r0, #0
 8000242:	4770      	bx	lr
 8000244:	3801      	subs	r0, #1
 8000246:	4770      	bx	lr
 8000248:	2d00      	cmp	r5, #0
 800024a:	bf06      	itte	eq
 800024c:	4635      	moveq	r5, r6
 800024e:	3803      	subeq	r0, #3
 8000250:	3807      	subne	r0, #7
 8000252:	f015 0f01 	tst.w	r5, #1
 8000256:	d107      	bne.n	8000268 <memchr+0x98>
 8000258:	3001      	adds	r0, #1
 800025a:	f415 7f80 	tst.w	r5, #256	@ 0x100
 800025e:	bf02      	ittt	eq
 8000260:	3001      	addeq	r0, #1
 8000262:	f415 3fc0 	tsteq.w	r5, #98304	@ 0x18000
 8000266:	3001      	addeq	r0, #1
 8000268:	bcf0      	pop	{r4, r5, r6, r7}
 800026a:	3801      	subs	r0, #1
 800026c:	4770      	bx	lr
 800026e:	bf00      	nop

08000270 <__aeabi_uldivmod>:
 8000270:	b953      	cbnz	r3, 8000288 <__aeabi_uldivmod+0x18>
 8000272:	b94a      	cbnz	r2, 8000288 <__aeabi_uldivmod+0x18>
 8000274:	2900      	cmp	r1, #0
 8000276:	bf08      	it	eq
 8000278:	2800      	cmpeq	r0, #0
 800027a:	bf1c      	itt	ne
 800027c:	f04f 31ff 	movne.w	r1, #4294967295
 8000280:	f04f 30ff 	movne.w	r0, #4294967295
 8000284:	f000 b988 	b.w	8000598 <__aeabi_idiv0>
 8000288:	f1ad 0c08 	sub.w	ip, sp, #8
 800028c:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000290:	f000 f806 	bl	80002a0 <__udivmoddi4>
 8000294:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000298:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 800029c:	b004      	add	sp, #16
 800029e:	4770      	bx	lr

080002a0 <__udivmoddi4>:
 80002a0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80002a4:	9d08      	ldr	r5, [sp, #32]
 80002a6:	468e      	mov	lr, r1
 80002a8:	4604      	mov	r4, r0
 80002aa:	4688      	mov	r8, r1
 80002ac:	2b00      	cmp	r3, #0
 80002ae:	d14a      	bne.n	8000346 <__udivmoddi4+0xa6>
 80002b0:	428a      	cmp	r2, r1
 80002b2:	4617      	mov	r7, r2
 80002b4:	d962      	bls.n	800037c <__udivmoddi4+0xdc>
 80002b6:	fab2 f682 	clz	r6, r2
 80002ba:	b14e      	cbz	r6, 80002d0 <__udivmoddi4+0x30>
 80002bc:	f1c6 0320 	rsb	r3, r6, #32
 80002c0:	fa01 f806 	lsl.w	r8, r1, r6
 80002c4:	fa20 f303 	lsr.w	r3, r0, r3
 80002c8:	40b7      	lsls	r7, r6
 80002ca:	ea43 0808 	orr.w	r8, r3, r8
 80002ce:	40b4      	lsls	r4, r6
 80002d0:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 80002d4:	fa1f fc87 	uxth.w	ip, r7
 80002d8:	fbb8 f1fe 	udiv	r1, r8, lr
 80002dc:	0c23      	lsrs	r3, r4, #16
 80002de:	fb0e 8811 	mls	r8, lr, r1, r8
 80002e2:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 80002e6:	fb01 f20c 	mul.w	r2, r1, ip
 80002ea:	429a      	cmp	r2, r3
 80002ec:	d909      	bls.n	8000302 <__udivmoddi4+0x62>
 80002ee:	18fb      	adds	r3, r7, r3
 80002f0:	f101 30ff 	add.w	r0, r1, #4294967295
 80002f4:	f080 80ea 	bcs.w	80004cc <__udivmoddi4+0x22c>
 80002f8:	429a      	cmp	r2, r3
 80002fa:	f240 80e7 	bls.w	80004cc <__udivmoddi4+0x22c>
 80002fe:	3902      	subs	r1, #2
 8000300:	443b      	add	r3, r7
 8000302:	1a9a      	subs	r2, r3, r2
 8000304:	b2a3      	uxth	r3, r4
 8000306:	fbb2 f0fe 	udiv	r0, r2, lr
 800030a:	fb0e 2210 	mls	r2, lr, r0, r2
 800030e:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8000312:	fb00 fc0c 	mul.w	ip, r0, ip
 8000316:	459c      	cmp	ip, r3
 8000318:	d909      	bls.n	800032e <__udivmoddi4+0x8e>
 800031a:	18fb      	adds	r3, r7, r3
 800031c:	f100 32ff 	add.w	r2, r0, #4294967295
 8000320:	f080 80d6 	bcs.w	80004d0 <__udivmoddi4+0x230>
 8000324:	459c      	cmp	ip, r3
 8000326:	f240 80d3 	bls.w	80004d0 <__udivmoddi4+0x230>
 800032a:	443b      	add	r3, r7
 800032c:	3802      	subs	r0, #2
 800032e:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 8000332:	eba3 030c 	sub.w	r3, r3, ip
 8000336:	2100      	movs	r1, #0
 8000338:	b11d      	cbz	r5, 8000342 <__udivmoddi4+0xa2>
 800033a:	40f3      	lsrs	r3, r6
 800033c:	2200      	movs	r2, #0
 800033e:	e9c5 3200 	strd	r3, r2, [r5]
 8000342:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000346:	428b      	cmp	r3, r1
 8000348:	d905      	bls.n	8000356 <__udivmoddi4+0xb6>
 800034a:	b10d      	cbz	r5, 8000350 <__udivmoddi4+0xb0>
 800034c:	e9c5 0100 	strd	r0, r1, [r5]
 8000350:	2100      	movs	r1, #0
 8000352:	4608      	mov	r0, r1
 8000354:	e7f5      	b.n	8000342 <__udivmoddi4+0xa2>
 8000356:	fab3 f183 	clz	r1, r3
 800035a:	2900      	cmp	r1, #0
 800035c:	d146      	bne.n	80003ec <__udivmoddi4+0x14c>
 800035e:	4573      	cmp	r3, lr
 8000360:	d302      	bcc.n	8000368 <__udivmoddi4+0xc8>
 8000362:	4282      	cmp	r2, r0
 8000364:	f200 8105 	bhi.w	8000572 <__udivmoddi4+0x2d2>
 8000368:	1a84      	subs	r4, r0, r2
 800036a:	eb6e 0203 	sbc.w	r2, lr, r3
 800036e:	2001      	movs	r0, #1
 8000370:	4690      	mov	r8, r2
 8000372:	2d00      	cmp	r5, #0
 8000374:	d0e5      	beq.n	8000342 <__udivmoddi4+0xa2>
 8000376:	e9c5 4800 	strd	r4, r8, [r5]
 800037a:	e7e2      	b.n	8000342 <__udivmoddi4+0xa2>
 800037c:	2a00      	cmp	r2, #0
 800037e:	f000 8090 	beq.w	80004a2 <__udivmoddi4+0x202>
 8000382:	fab2 f682 	clz	r6, r2
 8000386:	2e00      	cmp	r6, #0
 8000388:	f040 80a4 	bne.w	80004d4 <__udivmoddi4+0x234>
 800038c:	1a8a      	subs	r2, r1, r2
 800038e:	0c03      	lsrs	r3, r0, #16
 8000390:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000394:	b280      	uxth	r0, r0
 8000396:	b2bc      	uxth	r4, r7
 8000398:	2101      	movs	r1, #1
 800039a:	fbb2 fcfe 	udiv	ip, r2, lr
 800039e:	fb0e 221c 	mls	r2, lr, ip, r2
 80003a2:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 80003a6:	fb04 f20c 	mul.w	r2, r4, ip
 80003aa:	429a      	cmp	r2, r3
 80003ac:	d907      	bls.n	80003be <__udivmoddi4+0x11e>
 80003ae:	18fb      	adds	r3, r7, r3
 80003b0:	f10c 38ff 	add.w	r8, ip, #4294967295
 80003b4:	d202      	bcs.n	80003bc <__udivmoddi4+0x11c>
 80003b6:	429a      	cmp	r2, r3
 80003b8:	f200 80e0 	bhi.w	800057c <__udivmoddi4+0x2dc>
 80003bc:	46c4      	mov	ip, r8
 80003be:	1a9b      	subs	r3, r3, r2
 80003c0:	fbb3 f2fe 	udiv	r2, r3, lr
 80003c4:	fb0e 3312 	mls	r3, lr, r2, r3
 80003c8:	ea40 4303 	orr.w	r3, r0, r3, lsl #16
 80003cc:	fb02 f404 	mul.w	r4, r2, r4
 80003d0:	429c      	cmp	r4, r3
 80003d2:	d907      	bls.n	80003e4 <__udivmoddi4+0x144>
 80003d4:	18fb      	adds	r3, r7, r3
 80003d6:	f102 30ff 	add.w	r0, r2, #4294967295
 80003da:	d202      	bcs.n	80003e2 <__udivmoddi4+0x142>
 80003dc:	429c      	cmp	r4, r3
 80003de:	f200 80ca 	bhi.w	8000576 <__udivmoddi4+0x2d6>
 80003e2:	4602      	mov	r2, r0
 80003e4:	1b1b      	subs	r3, r3, r4
 80003e6:	ea42 400c 	orr.w	r0, r2, ip, lsl #16
 80003ea:	e7a5      	b.n	8000338 <__udivmoddi4+0x98>
 80003ec:	f1c1 0620 	rsb	r6, r1, #32
 80003f0:	408b      	lsls	r3, r1
 80003f2:	fa22 f706 	lsr.w	r7, r2, r6
 80003f6:	431f      	orrs	r7, r3
 80003f8:	fa0e f401 	lsl.w	r4, lr, r1
 80003fc:	fa20 f306 	lsr.w	r3, r0, r6
 8000400:	fa2e fe06 	lsr.w	lr, lr, r6
 8000404:	ea4f 4917 	mov.w	r9, r7, lsr #16
 8000408:	4323      	orrs	r3, r4
 800040a:	fa00 f801 	lsl.w	r8, r0, r1
 800040e:	fa1f fc87 	uxth.w	ip, r7
 8000412:	fbbe f0f9 	udiv	r0, lr, r9
 8000416:	0c1c      	lsrs	r4, r3, #16
 8000418:	fb09 ee10 	mls	lr, r9, r0, lr
 800041c:	ea44 440e 	orr.w	r4, r4, lr, lsl #16
 8000420:	fb00 fe0c 	mul.w	lr, r0, ip
 8000424:	45a6      	cmp	lr, r4
 8000426:	fa02 f201 	lsl.w	r2, r2, r1
 800042a:	d909      	bls.n	8000440 <__udivmoddi4+0x1a0>
 800042c:	193c      	adds	r4, r7, r4
 800042e:	f100 3aff 	add.w	sl, r0, #4294967295
 8000432:	f080 809c 	bcs.w	800056e <__udivmoddi4+0x2ce>
 8000436:	45a6      	cmp	lr, r4
 8000438:	f240 8099 	bls.w	800056e <__udivmoddi4+0x2ce>
 800043c:	3802      	subs	r0, #2
 800043e:	443c      	add	r4, r7
 8000440:	eba4 040e 	sub.w	r4, r4, lr
 8000444:	fa1f fe83 	uxth.w	lr, r3
 8000448:	fbb4 f3f9 	udiv	r3, r4, r9
 800044c:	fb09 4413 	mls	r4, r9, r3, r4
 8000450:	ea4e 4404 	orr.w	r4, lr, r4, lsl #16
 8000454:	fb03 fc0c 	mul.w	ip, r3, ip
 8000458:	45a4      	cmp	ip, r4
 800045a:	d908      	bls.n	800046e <__udivmoddi4+0x1ce>
 800045c:	193c      	adds	r4, r7, r4
 800045e:	f103 3eff 	add.w	lr, r3, #4294967295
 8000462:	f080 8082 	bcs.w	800056a <__udivmoddi4+0x2ca>
 8000466:	45a4      	cmp	ip, r4
 8000468:	d97f      	bls.n	800056a <__udivmoddi4+0x2ca>
 800046a:	3b02      	subs	r3, #2
 800046c:	443c      	add	r4, r7
 800046e:	ea43 4000 	orr.w	r0, r3, r0, lsl #16
 8000472:	eba4 040c 	sub.w	r4, r4, ip
 8000476:	fba0 ec02 	umull	lr, ip, r0, r2
 800047a:	4564      	cmp	r4, ip
 800047c:	4673      	mov	r3, lr
 800047e:	46e1      	mov	r9, ip
 8000480:	d362      	bcc.n	8000548 <__udivmoddi4+0x2a8>
 8000482:	d05f      	beq.n	8000544 <__udivmoddi4+0x2a4>
 8000484:	b15d      	cbz	r5, 800049e <__udivmoddi4+0x1fe>
 8000486:	ebb8 0203 	subs.w	r2, r8, r3
 800048a:	eb64 0409 	sbc.w	r4, r4, r9
 800048e:	fa04 f606 	lsl.w	r6, r4, r6
 8000492:	fa22 f301 	lsr.w	r3, r2, r1
 8000496:	431e      	orrs	r6, r3
 8000498:	40cc      	lsrs	r4, r1
 800049a:	e9c5 6400 	strd	r6, r4, [r5]
 800049e:	2100      	movs	r1, #0
 80004a0:	e74f      	b.n	8000342 <__udivmoddi4+0xa2>
 80004a2:	fbb1 fcf2 	udiv	ip, r1, r2
 80004a6:	0c01      	lsrs	r1, r0, #16
 80004a8:	ea41 410e 	orr.w	r1, r1, lr, lsl #16
 80004ac:	b280      	uxth	r0, r0
 80004ae:	ea40 4201 	orr.w	r2, r0, r1, lsl #16
 80004b2:	463b      	mov	r3, r7
 80004b4:	4638      	mov	r0, r7
 80004b6:	463c      	mov	r4, r7
 80004b8:	46b8      	mov	r8, r7
 80004ba:	46be      	mov	lr, r7
 80004bc:	2620      	movs	r6, #32
 80004be:	fbb1 f1f7 	udiv	r1, r1, r7
 80004c2:	eba2 0208 	sub.w	r2, r2, r8
 80004c6:	ea41 410c 	orr.w	r1, r1, ip, lsl #16
 80004ca:	e766      	b.n	800039a <__udivmoddi4+0xfa>
 80004cc:	4601      	mov	r1, r0
 80004ce:	e718      	b.n	8000302 <__udivmoddi4+0x62>
 80004d0:	4610      	mov	r0, r2
 80004d2:	e72c      	b.n	800032e <__udivmoddi4+0x8e>
 80004d4:	f1c6 0220 	rsb	r2, r6, #32
 80004d8:	fa2e f302 	lsr.w	r3, lr, r2
 80004dc:	40b7      	lsls	r7, r6
 80004de:	40b1      	lsls	r1, r6
 80004e0:	fa20 f202 	lsr.w	r2, r0, r2
 80004e4:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 80004e8:	430a      	orrs	r2, r1
 80004ea:	fbb3 f8fe 	udiv	r8, r3, lr
 80004ee:	b2bc      	uxth	r4, r7
 80004f0:	fb0e 3318 	mls	r3, lr, r8, r3
 80004f4:	0c11      	lsrs	r1, r2, #16
 80004f6:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 80004fa:	fb08 f904 	mul.w	r9, r8, r4
 80004fe:	40b0      	lsls	r0, r6
 8000500:	4589      	cmp	r9, r1
 8000502:	ea4f 4310 	mov.w	r3, r0, lsr #16
 8000506:	b280      	uxth	r0, r0
 8000508:	d93e      	bls.n	8000588 <__udivmoddi4+0x2e8>
 800050a:	1879      	adds	r1, r7, r1
 800050c:	f108 3cff 	add.w	ip, r8, #4294967295
 8000510:	d201      	bcs.n	8000516 <__udivmoddi4+0x276>
 8000512:	4589      	cmp	r9, r1
 8000514:	d81f      	bhi.n	8000556 <__udivmoddi4+0x2b6>
 8000516:	eba1 0109 	sub.w	r1, r1, r9
 800051a:	fbb1 f9fe 	udiv	r9, r1, lr
 800051e:	fb09 f804 	mul.w	r8, r9, r4
 8000522:	fb0e 1119 	mls	r1, lr, r9, r1
 8000526:	b292      	uxth	r2, r2
 8000528:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 800052c:	4542      	cmp	r2, r8
 800052e:	d229      	bcs.n	8000584 <__udivmoddi4+0x2e4>
 8000530:	18ba      	adds	r2, r7, r2
 8000532:	f109 31ff 	add.w	r1, r9, #4294967295
 8000536:	d2c4      	bcs.n	80004c2 <__udivmoddi4+0x222>
 8000538:	4542      	cmp	r2, r8
 800053a:	d2c2      	bcs.n	80004c2 <__udivmoddi4+0x222>
 800053c:	f1a9 0102 	sub.w	r1, r9, #2
 8000540:	443a      	add	r2, r7
 8000542:	e7be      	b.n	80004c2 <__udivmoddi4+0x222>
 8000544:	45f0      	cmp	r8, lr
 8000546:	d29d      	bcs.n	8000484 <__udivmoddi4+0x1e4>
 8000548:	ebbe 0302 	subs.w	r3, lr, r2
 800054c:	eb6c 0c07 	sbc.w	ip, ip, r7
 8000550:	3801      	subs	r0, #1
 8000552:	46e1      	mov	r9, ip
 8000554:	e796      	b.n	8000484 <__udivmoddi4+0x1e4>
 8000556:	eba7 0909 	sub.w	r9, r7, r9
 800055a:	4449      	add	r1, r9
 800055c:	f1a8 0c02 	sub.w	ip, r8, #2
 8000560:	fbb1 f9fe 	udiv	r9, r1, lr
 8000564:	fb09 f804 	mul.w	r8, r9, r4
 8000568:	e7db      	b.n	8000522 <__udivmoddi4+0x282>
 800056a:	4673      	mov	r3, lr
 800056c:	e77f      	b.n	800046e <__udivmoddi4+0x1ce>
 800056e:	4650      	mov	r0, sl
 8000570:	e766      	b.n	8000440 <__udivmoddi4+0x1a0>
 8000572:	4608      	mov	r0, r1
 8000574:	e6fd      	b.n	8000372 <__udivmoddi4+0xd2>
 8000576:	443b      	add	r3, r7
 8000578:	3a02      	subs	r2, #2
 800057a:	e733      	b.n	80003e4 <__udivmoddi4+0x144>
 800057c:	f1ac 0c02 	sub.w	ip, ip, #2
 8000580:	443b      	add	r3, r7
 8000582:	e71c      	b.n	80003be <__udivmoddi4+0x11e>
 8000584:	4649      	mov	r1, r9
 8000586:	e79c      	b.n	80004c2 <__udivmoddi4+0x222>
 8000588:	eba1 0109 	sub.w	r1, r1, r9
 800058c:	46c4      	mov	ip, r8
 800058e:	fbb1 f9fe 	udiv	r9, r1, lr
 8000592:	fb09 f804 	mul.w	r8, r9, r4
 8000596:	e7c4      	b.n	8000522 <__udivmoddi4+0x282>

08000598 <__aeabi_idiv0>:
 8000598:	4770      	bx	lr
 800059a:	bf00      	nop

0800059c <MX_ADC3_Init>:

ADC_HandleTypeDef hadc3;

/* ADC3 init function */
void MX_ADC3_Init(void)
{
 800059c:	b580      	push	{r7, lr}
 800059e:	b084      	sub	sp, #16
 80005a0:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC3_Init 0 */

  /* USER CODE END ADC3_Init 0 */

  ADC_ChannelConfTypeDef sConfig = {0};
 80005a2:	463b      	mov	r3, r7
 80005a4:	2200      	movs	r2, #0
 80005a6:	601a      	str	r2, [r3, #0]
 80005a8:	605a      	str	r2, [r3, #4]
 80005aa:	609a      	str	r2, [r3, #8]
 80005ac:	60da      	str	r2, [r3, #12]

  /* USER CODE END ADC3_Init 1 */

  /** Configure the global features of the ADC (Clock, Resolution, Data Alignment and number of conversion)
  */
  hadc3.Instance = ADC3;
 80005ae:	4b22      	ldr	r3, [pc, #136]	@ (8000638 <MX_ADC3_Init+0x9c>)
 80005b0:	4a22      	ldr	r2, [pc, #136]	@ (800063c <MX_ADC3_Init+0xa0>)
 80005b2:	601a      	str	r2, [r3, #0]
  hadc3.Init.ClockPrescaler = ADC_CLOCK_SYNC_PCLK_DIV2;
 80005b4:	4b20      	ldr	r3, [pc, #128]	@ (8000638 <MX_ADC3_Init+0x9c>)
 80005b6:	2200      	movs	r2, #0
 80005b8:	605a      	str	r2, [r3, #4]
  hadc3.Init.Resolution = ADC_RESOLUTION_12B;
 80005ba:	4b1f      	ldr	r3, [pc, #124]	@ (8000638 <MX_ADC3_Init+0x9c>)
 80005bc:	2200      	movs	r2, #0
 80005be:	609a      	str	r2, [r3, #8]
  hadc3.Init.ScanConvMode = DISABLE;
 80005c0:	4b1d      	ldr	r3, [pc, #116]	@ (8000638 <MX_ADC3_Init+0x9c>)
 80005c2:	2200      	movs	r2, #0
 80005c4:	611a      	str	r2, [r3, #16]
  hadc3.Init.ContinuousConvMode = DISABLE;
 80005c6:	4b1c      	ldr	r3, [pc, #112]	@ (8000638 <MX_ADC3_Init+0x9c>)
 80005c8:	2200      	movs	r2, #0
 80005ca:	761a      	strb	r2, [r3, #24]
  hadc3.Init.DiscontinuousConvMode = DISABLE;
 80005cc:	4b1a      	ldr	r3, [pc, #104]	@ (8000638 <MX_ADC3_Init+0x9c>)
 80005ce:	2200      	movs	r2, #0
 80005d0:	f883 2020 	strb.w	r2, [r3, #32]
  hadc3.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_RISING;
 80005d4:	4b18      	ldr	r3, [pc, #96]	@ (8000638 <MX_ADC3_Init+0x9c>)
 80005d6:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 80005da:	62da      	str	r2, [r3, #44]	@ 0x2c
  hadc3.Init.ExternalTrigConv = ADC_EXTERNALTRIGCONV_T3_TRGO;
 80005dc:	4b16      	ldr	r3, [pc, #88]	@ (8000638 <MX_ADC3_Init+0x9c>)
 80005de:	f04f 6200 	mov.w	r2, #134217728	@ 0x8000000
 80005e2:	629a      	str	r2, [r3, #40]	@ 0x28
  hadc3.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 80005e4:	4b14      	ldr	r3, [pc, #80]	@ (8000638 <MX_ADC3_Init+0x9c>)
 80005e6:	2200      	movs	r2, #0
 80005e8:	60da      	str	r2, [r3, #12]
  hadc3.Init.NbrOfConversion = 1;
 80005ea:	4b13      	ldr	r3, [pc, #76]	@ (8000638 <MX_ADC3_Init+0x9c>)
 80005ec:	2201      	movs	r2, #1
 80005ee:	61da      	str	r2, [r3, #28]
  hadc3.Init.DMAContinuousRequests = DISABLE;
 80005f0:	4b11      	ldr	r3, [pc, #68]	@ (8000638 <MX_ADC3_Init+0x9c>)
 80005f2:	2200      	movs	r2, #0
 80005f4:	f883 2030 	strb.w	r2, [r3, #48]	@ 0x30
  hadc3.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 80005f8:	4b0f      	ldr	r3, [pc, #60]	@ (8000638 <MX_ADC3_Init+0x9c>)
 80005fa:	2201      	movs	r2, #1
 80005fc:	615a      	str	r2, [r3, #20]
  if (HAL_ADC_Init(&hadc3) != HAL_OK)
 80005fe:	480e      	ldr	r0, [pc, #56]	@ (8000638 <MX_ADC3_Init+0x9c>)
 8000600:	f000 fcd4 	bl	8000fac <HAL_ADC_Init>
 8000604:	4603      	mov	r3, r0
 8000606:	2b00      	cmp	r3, #0
 8000608:	d001      	beq.n	800060e <MX_ADC3_Init+0x72>
  {
    Error_Handler();
 800060a:	f000 f9ed 	bl	80009e8 <Error_Handler>
  }

  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
  */
  sConfig.Channel = ADC_CHANNEL_6;
 800060e:	2306      	movs	r3, #6
 8000610:	603b      	str	r3, [r7, #0]
  sConfig.Rank = 1;
 8000612:	2301      	movs	r3, #1
 8000614:	607b      	str	r3, [r7, #4]
  sConfig.SamplingTime = ADC_SAMPLETIME_3CYCLES;
 8000616:	2300      	movs	r3, #0
 8000618:	60bb      	str	r3, [r7, #8]
  if (HAL_ADC_ConfigChannel(&hadc3, &sConfig) != HAL_OK)
 800061a:	463b      	mov	r3, r7
 800061c:	4619      	mov	r1, r3
 800061e:	4806      	ldr	r0, [pc, #24]	@ (8000638 <MX_ADC3_Init+0x9c>)
 8000620:	f000 ff18 	bl	8001454 <HAL_ADC_ConfigChannel>
 8000624:	4603      	mov	r3, r0
 8000626:	2b00      	cmp	r3, #0
 8000628:	d001      	beq.n	800062e <MX_ADC3_Init+0x92>
  {
    Error_Handler();
 800062a:	f000 f9dd 	bl	80009e8 <Error_Handler>
  }
  /* USER CODE BEGIN ADC3_Init 2 */

  /* USER CODE END ADC3_Init 2 */

}
 800062e:	bf00      	nop
 8000630:	3710      	adds	r7, #16
 8000632:	46bd      	mov	sp, r7
 8000634:	bd80      	pop	{r7, pc}
 8000636:	bf00      	nop
 8000638:	20000088 	.word	0x20000088
 800063c:	40012200 	.word	0x40012200

08000640 <HAL_ADC_MspInit>:

void HAL_ADC_MspInit(ADC_HandleTypeDef* adcHandle)
{
 8000640:	b580      	push	{r7, lr}
 8000642:	b08a      	sub	sp, #40	@ 0x28
 8000644:	af00      	add	r7, sp, #0
 8000646:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000648:	f107 0314 	add.w	r3, r7, #20
 800064c:	2200      	movs	r2, #0
 800064e:	601a      	str	r2, [r3, #0]
 8000650:	605a      	str	r2, [r3, #4]
 8000652:	609a      	str	r2, [r3, #8]
 8000654:	60da      	str	r2, [r3, #12]
 8000656:	611a      	str	r2, [r3, #16]
  if(adcHandle->Instance==ADC3)
 8000658:	687b      	ldr	r3, [r7, #4]
 800065a:	681b      	ldr	r3, [r3, #0]
 800065c:	4a1b      	ldr	r2, [pc, #108]	@ (80006cc <HAL_ADC_MspInit+0x8c>)
 800065e:	4293      	cmp	r3, r2
 8000660:	d130      	bne.n	80006c4 <HAL_ADC_MspInit+0x84>
  {
  /* USER CODE BEGIN ADC3_MspInit 0 */

  /* USER CODE END ADC3_MspInit 0 */
    /* ADC3 clock enable */
    __HAL_RCC_ADC3_CLK_ENABLE();
 8000662:	2300      	movs	r3, #0
 8000664:	613b      	str	r3, [r7, #16]
 8000666:	4b1a      	ldr	r3, [pc, #104]	@ (80006d0 <HAL_ADC_MspInit+0x90>)
 8000668:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800066a:	4a19      	ldr	r2, [pc, #100]	@ (80006d0 <HAL_ADC_MspInit+0x90>)
 800066c:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 8000670:	6453      	str	r3, [r2, #68]	@ 0x44
 8000672:	4b17      	ldr	r3, [pc, #92]	@ (80006d0 <HAL_ADC_MspInit+0x90>)
 8000674:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8000676:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800067a:	613b      	str	r3, [r7, #16]
 800067c:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOF_CLK_ENABLE();
 800067e:	2300      	movs	r3, #0
 8000680:	60fb      	str	r3, [r7, #12]
 8000682:	4b13      	ldr	r3, [pc, #76]	@ (80006d0 <HAL_ADC_MspInit+0x90>)
 8000684:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000686:	4a12      	ldr	r2, [pc, #72]	@ (80006d0 <HAL_ADC_MspInit+0x90>)
 8000688:	f043 0320 	orr.w	r3, r3, #32
 800068c:	6313      	str	r3, [r2, #48]	@ 0x30
 800068e:	4b10      	ldr	r3, [pc, #64]	@ (80006d0 <HAL_ADC_MspInit+0x90>)
 8000690:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000692:	f003 0320 	and.w	r3, r3, #32
 8000696:	60fb      	str	r3, [r7, #12]
 8000698:	68fb      	ldr	r3, [r7, #12]
    /**ADC3 GPIO Configuration
    PF8     ------> ADC3_IN6
    */
    GPIO_InitStruct.Pin = GPIO_PIN_8;
 800069a:	f44f 7380 	mov.w	r3, #256	@ 0x100
 800069e:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 80006a0:	2303      	movs	r3, #3
 80006a2:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80006a4:	2300      	movs	r3, #0
 80006a6:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOF, &GPIO_InitStruct);
 80006a8:	f107 0314 	add.w	r3, r7, #20
 80006ac:	4619      	mov	r1, r3
 80006ae:	4809      	ldr	r0, [pc, #36]	@ (80006d4 <HAL_ADC_MspInit+0x94>)
 80006b0:	f001 f9da 	bl	8001a68 <HAL_GPIO_Init>

    /* ADC3 interrupt Init */
    HAL_NVIC_SetPriority(ADC_IRQn, 5, 0);
 80006b4:	2200      	movs	r2, #0
 80006b6:	2105      	movs	r1, #5
 80006b8:	2012      	movs	r0, #18
 80006ba:	f001 f9ab 	bl	8001a14 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(ADC_IRQn);
 80006be:	2012      	movs	r0, #18
 80006c0:	f001 f9c4 	bl	8001a4c <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN ADC3_MspInit 1 */

  /* USER CODE END ADC3_MspInit 1 */
  }
}
 80006c4:	bf00      	nop
 80006c6:	3728      	adds	r7, #40	@ 0x28
 80006c8:	46bd      	mov	sp, r7
 80006ca:	bd80      	pop	{r7, pc}
 80006cc:	40012200 	.word	0x40012200
 80006d0:	40023800 	.word	0x40023800
 80006d4:	40021400 	.word	0x40021400

080006d8 <MX_FREERTOS_Init>:
/**
  * @brief  FreeRTOS initialization
  * @param  None
  * @retval None
  */
void MX_FREERTOS_Init(void) {
 80006d8:	b580      	push	{r7, lr}
 80006da:	af00      	add	r7, sp, #0
  /* add mutexes, ... */
  /* USER CODE END RTOS_MUTEX */

  /* Create the semaphores(s) */
  /* creation of BinSem_DataReady */
  BinSem_DataReadyHandle = osSemaphoreNew(1, 1, &BinSem_DataReady_attributes);
 80006dc:	4a08      	ldr	r2, [pc, #32]	@ (8000700 <MX_FREERTOS_Init+0x28>)
 80006de:	2101      	movs	r1, #1
 80006e0:	2001      	movs	r0, #1
 80006e2:	f003 f9f1 	bl	8003ac8 <osSemaphoreNew>
 80006e6:	4603      	mov	r3, r0
 80006e8:	4a06      	ldr	r2, [pc, #24]	@ (8000704 <MX_FREERTOS_Init+0x2c>)
 80006ea:	6013      	str	r3, [r2, #0]
  /* add queues, ... */
  /* USER CODE END RTOS_QUEUES */

  /* Create the thread(s) */
  /* creation of Task_Show */
  Task_ShowHandle = osThreadNew(AppTask_Show, NULL, &Task_Show_attributes);
 80006ec:	4a06      	ldr	r2, [pc, #24]	@ (8000708 <MX_FREERTOS_Init+0x30>)
 80006ee:	2100      	movs	r1, #0
 80006f0:	4806      	ldr	r0, [pc, #24]	@ (800070c <MX_FREERTOS_Init+0x34>)
 80006f2:	f003 f957 	bl	80039a4 <osThreadNew>
 80006f6:	4603      	mov	r3, r0
 80006f8:	4a05      	ldr	r2, [pc, #20]	@ (8000710 <MX_FREERTOS_Init+0x38>)
 80006fa:	6013      	str	r3, [r2, #0]

  /* USER CODE BEGIN RTOS_EVENTS */
  /* add events, ... */
  /* USER CODE END RTOS_EVENTS */

}
 80006fc:	bf00      	nop
 80006fe:	bd80      	pop	{r7, pc}
 8000700:	08007c38 	.word	0x08007c38
 8000704:	200000d8 	.word	0x200000d8
 8000708:	08007c14 	.word	0x08007c14
 800070c:	08000715 	.word	0x08000715
 8000710:	200000d4 	.word	0x200000d4

08000714 <AppTask_Show>:
  * @param  argument: Not used
  * @retval None
  */
/* USER CODE END Header_AppTask_Show */
void AppTask_Show(void *argument)
{
 8000714:	b580      	push	{r7, lr}
 8000716:	b084      	sub	sp, #16
 8000718:	af00      	add	r7, sp, #0
 800071a:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN AppTask_Show */
  /* Infinite loop */
  for(;;)
  {
		if (xSemaphoreTake(BinSem_DataReadyHandle, portMAX_DELAY)==pdTRUE)
 800071c:	4b0f      	ldr	r3, [pc, #60]	@ (800075c <AppTask_Show+0x48>)
 800071e:	681b      	ldr	r3, [r3, #0]
 8000720:	f04f 31ff 	mov.w	r1, #4294967295
 8000724:	4618      	mov	r0, r3
 8000726:	f004 f807 	bl	8004738 <xQueueSemaphoreTake>
 800072a:	4603      	mov	r3, r0
 800072c:	2b01      	cmp	r3, #1
 800072e:	d1f5      	bne.n	800071c <AppTask_Show+0x8>
		{
			uint32_t  tmpValue=adc_value;
 8000730:	4b0b      	ldr	r3, [pc, #44]	@ (8000760 <AppTask_Show+0x4c>)
 8000732:	681b      	ldr	r3, [r3, #0]
 8000734:	60fb      	str	r3, [r7, #12]
			printf("ADC  Value = %ld.\r\n",tmpValue);		//show ADC initiate value
 8000736:	68f9      	ldr	r1, [r7, #12]
 8000738:	480a      	ldr	r0, [pc, #40]	@ (8000764 <AppTask_Show+0x50>)
 800073a:	f006 fb3f 	bl	8006dbc <iprintf>

			uint32_t  Volt=3300 * tmpValue;						//mV
 800073e:	68fb      	ldr	r3, [r7, #12]
 8000740:	f640 42e4 	movw	r2, #3300	@ 0xce4
 8000744:	fb02 f303 	mul.w	r3, r2, r3
 8000748:	60bb      	str	r3, [r7, #8]
			Volt=Volt>>12;												//divided by 2^12
 800074a:	68bb      	ldr	r3, [r7, #8]
 800074c:	0b1b      	lsrs	r3, r3, #12
 800074e:	60bb      	str	r3, [r7, #8]
			printf("Voltage(mV)= %ld.\r\n",Volt);				//show ADC initiate value
 8000750:	68b9      	ldr	r1, [r7, #8]
 8000752:	4805      	ldr	r0, [pc, #20]	@ (8000768 <AppTask_Show+0x54>)
 8000754:	f006 fb32 	bl	8006dbc <iprintf>
		if (xSemaphoreTake(BinSem_DataReadyHandle, portMAX_DELAY)==pdTRUE)
 8000758:	e7e0      	b.n	800071c <AppTask_Show+0x8>
 800075a:	bf00      	nop
 800075c:	200000d8 	.word	0x200000d8
 8000760:	200000d0 	.word	0x200000d0
 8000764:	08007ba4 	.word	0x08007ba4
 8000768:	08007bb8 	.word	0x08007bb8

0800076c <HAL_ADC_ConvCpltCallback>:
}

/* Private application code --------------------------------------------------*/
/* USER CODE BEGIN Application */
void HAL_ADC_ConvCpltCallback(ADC_HandleTypeDef* hadc)
{
 800076c:	b580      	push	{r7, lr}
 800076e:	b084      	sub	sp, #16
 8000770:	af00      	add	r7, sp, #0
 8000772:	6078      	str	r0, [r7, #4]
	if (hadc->Instance == ADC3)
 8000774:	687b      	ldr	r3, [r7, #4]
 8000776:	681b      	ldr	r3, [r3, #0]
 8000778:	4a12      	ldr	r2, [pc, #72]	@ (80007c4 <HAL_ADC_ConvCpltCallback+0x58>)
 800077a:	4293      	cmp	r3, r2
 800077c:	d11e      	bne.n	80007bc <HAL_ADC_ConvCpltCallback+0x50>
	{
		adc_value=HAL_ADC_GetValue(hadc); 				//ADC convert initiate value
 800077e:	6878      	ldr	r0, [r7, #4]
 8000780:	f000 fe46 	bl	8001410 <HAL_ADC_GetValue>
 8000784:	4603      	mov	r3, r0
 8000786:	4a10      	ldr	r2, [pc, #64]	@ (80007c8 <HAL_ADC_ConvCpltCallback+0x5c>)
 8000788:	6013      	str	r3, [r2, #0]
		BaseType_t  highTaskWoken=pdFALSE;
 800078a:	2300      	movs	r3, #0
 800078c:	60fb      	str	r3, [r7, #12]
		if (BinSem_DataReadyHandle != NULL)
 800078e:	4b0f      	ldr	r3, [pc, #60]	@ (80007cc <HAL_ADC_ConvCpltCallback+0x60>)
 8000790:	681b      	ldr	r3, [r3, #0]
 8000792:	2b00      	cmp	r3, #0
 8000794:	d012      	beq.n	80007bc <HAL_ADC_ConvCpltCallback+0x50>
		{
			xSemaphoreGiveFromISR(BinSem_DataReadyHandle, &highTaskWoken);
 8000796:	4b0d      	ldr	r3, [pc, #52]	@ (80007cc <HAL_ADC_ConvCpltCallback+0x60>)
 8000798:	681b      	ldr	r3, [r3, #0]
 800079a:	f107 020c 	add.w	r2, r7, #12
 800079e:	4611      	mov	r1, r2
 80007a0:	4618      	mov	r0, r3
 80007a2:	f003 fe57 	bl	8004454 <xQueueGiveFromISR>
			portYIELD_FROM_ISR(highTaskWoken); 		//Task Scheduling
 80007a6:	68fb      	ldr	r3, [r7, #12]
 80007a8:	2b00      	cmp	r3, #0
 80007aa:	d007      	beq.n	80007bc <HAL_ADC_ConvCpltCallback+0x50>
 80007ac:	4b08      	ldr	r3, [pc, #32]	@ (80007d0 <HAL_ADC_ConvCpltCallback+0x64>)
 80007ae:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 80007b2:	601a      	str	r2, [r3, #0]
 80007b4:	f3bf 8f4f 	dsb	sy
 80007b8:	f3bf 8f6f 	isb	sy
		}
	}
}
 80007bc:	bf00      	nop
 80007be:	3710      	adds	r7, #16
 80007c0:	46bd      	mov	sp, r7
 80007c2:	bd80      	pop	{r7, pc}
 80007c4:	40012200 	.word	0x40012200
 80007c8:	200000d0 	.word	0x200000d0
 80007cc:	200000d8 	.word	0x200000d8
 80007d0:	e000ed04 	.word	0xe000ed04

080007d4 <__io_putchar>:

int __io_putchar(int ch)
{
 80007d4:	b580      	push	{r7, lr}
 80007d6:	b082      	sub	sp, #8
 80007d8:	af00      	add	r7, sp, #0
 80007da:	6078      	str	r0, [r7, #4]
	HAL_UART_Transmit(&huart3,(uint8_t*)&ch,1,0xFFFF);
 80007dc:	1d39      	adds	r1, r7, #4
 80007de:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 80007e2:	2201      	movs	r2, #1
 80007e4:	4803      	ldr	r0, [pc, #12]	@ (80007f4 <__io_putchar+0x20>)
 80007e6:	f002 fc93 	bl	8003110 <HAL_UART_Transmit>
	return ch;
 80007ea:	687b      	ldr	r3, [r7, #4]
}
 80007ec:	4618      	mov	r0, r3
 80007ee:	3708      	adds	r7, #8
 80007f0:	46bd      	mov	sp, r7
 80007f2:	bd80      	pop	{r7, pc}
 80007f4:	20000170 	.word	0x20000170

080007f8 <MX_GPIO_Init>:
        * Output
        * EVENT_OUT
        * EXTI
*/
void MX_GPIO_Init(void)
{
 80007f8:	b480      	push	{r7}
 80007fa:	b085      	sub	sp, #20
 80007fc:	af00      	add	r7, sp, #0

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOF_CLK_ENABLE();
 80007fe:	2300      	movs	r3, #0
 8000800:	60fb      	str	r3, [r7, #12]
 8000802:	4b1e      	ldr	r3, [pc, #120]	@ (800087c <MX_GPIO_Init+0x84>)
 8000804:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000806:	4a1d      	ldr	r2, [pc, #116]	@ (800087c <MX_GPIO_Init+0x84>)
 8000808:	f043 0320 	orr.w	r3, r3, #32
 800080c:	6313      	str	r3, [r2, #48]	@ 0x30
 800080e:	4b1b      	ldr	r3, [pc, #108]	@ (800087c <MX_GPIO_Init+0x84>)
 8000810:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000812:	f003 0320 	and.w	r3, r3, #32
 8000816:	60fb      	str	r3, [r7, #12]
 8000818:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 800081a:	2300      	movs	r3, #0
 800081c:	60bb      	str	r3, [r7, #8]
 800081e:	4b17      	ldr	r3, [pc, #92]	@ (800087c <MX_GPIO_Init+0x84>)
 8000820:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000822:	4a16      	ldr	r2, [pc, #88]	@ (800087c <MX_GPIO_Init+0x84>)
 8000824:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8000828:	6313      	str	r3, [r2, #48]	@ 0x30
 800082a:	4b14      	ldr	r3, [pc, #80]	@ (800087c <MX_GPIO_Init+0x84>)
 800082c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800082e:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8000832:	60bb      	str	r3, [r7, #8]
 8000834:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8000836:	2300      	movs	r3, #0
 8000838:	607b      	str	r3, [r7, #4]
 800083a:	4b10      	ldr	r3, [pc, #64]	@ (800087c <MX_GPIO_Init+0x84>)
 800083c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800083e:	4a0f      	ldr	r2, [pc, #60]	@ (800087c <MX_GPIO_Init+0x84>)
 8000840:	f043 0302 	orr.w	r3, r3, #2
 8000844:	6313      	str	r3, [r2, #48]	@ 0x30
 8000846:	4b0d      	ldr	r3, [pc, #52]	@ (800087c <MX_GPIO_Init+0x84>)
 8000848:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800084a:	f003 0302 	and.w	r3, r3, #2
 800084e:	607b      	str	r3, [r7, #4]
 8000850:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8000852:	2300      	movs	r3, #0
 8000854:	603b      	str	r3, [r7, #0]
 8000856:	4b09      	ldr	r3, [pc, #36]	@ (800087c <MX_GPIO_Init+0x84>)
 8000858:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800085a:	4a08      	ldr	r2, [pc, #32]	@ (800087c <MX_GPIO_Init+0x84>)
 800085c:	f043 0301 	orr.w	r3, r3, #1
 8000860:	6313      	str	r3, [r2, #48]	@ 0x30
 8000862:	4b06      	ldr	r3, [pc, #24]	@ (800087c <MX_GPIO_Init+0x84>)
 8000864:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000866:	f003 0301 	and.w	r3, r3, #1
 800086a:	603b      	str	r3, [r7, #0]
 800086c:	683b      	ldr	r3, [r7, #0]

}
 800086e:	bf00      	nop
 8000870:	3714      	adds	r7, #20
 8000872:	46bd      	mov	sp, r7
 8000874:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000878:	4770      	bx	lr
 800087a:	bf00      	nop
 800087c:	40023800 	.word	0x40023800

08000880 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8000880:	b5b0      	push	{r4, r5, r7, lr}
 8000882:	b08c      	sub	sp, #48	@ 0x30
 8000884:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8000886:	f000 fb4f 	bl	8000f28 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 800088a:	f000 f831 	bl	80008f0 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 800088e:	f7ff ffb3 	bl	80007f8 <MX_GPIO_Init>
  MX_ADC3_Init();
 8000892:	f7ff fe83 	bl	800059c <MX_ADC3_Init>
  MX_TIM3_Init();
 8000896:	f000 fa3b 	bl	8000d10 <MX_TIM3_Init>
  MX_USART3_UART_Init();
 800089a:	f000 faa9 	bl	8000df0 <MX_USART3_UART_Init>
  /* USER CODE BEGIN 2 */
  uint8_t startstr[] = "Demo5-1_Semaphore: test Binary Semaphore.\r\n\r\n";
 800089e:	4b10      	ldr	r3, [pc, #64]	@ (80008e0 <main+0x60>)
 80008a0:	463c      	mov	r4, r7
 80008a2:	461d      	mov	r5, r3
 80008a4:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 80008a6:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 80008a8:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 80008aa:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 80008ac:	e895 000f 	ldmia.w	r5, {r0, r1, r2, r3}
 80008b0:	c407      	stmia	r4!, {r0, r1, r2}
 80008b2:	8023      	strh	r3, [r4, #0]
  HAL_UART_Transmit(&huart3,startstr,sizeof(startstr),0xFFFF);
 80008b4:	4639      	mov	r1, r7
 80008b6:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 80008ba:	222e      	movs	r2, #46	@ 0x2e
 80008bc:	4809      	ldr	r0, [pc, #36]	@ (80008e4 <main+0x64>)
 80008be:	f002 fc27 	bl	8003110 <HAL_UART_Transmit>

  HAL_ADC_Start_IT(&hadc3);		//start ADC3 interrupt
 80008c2:	4809      	ldr	r0, [pc, #36]	@ (80008e8 <main+0x68>)
 80008c4:	f000 fbb6 	bl	8001034 <HAL_ADC_Start_IT>
  HAL_TIM_Base_Start(&htim3);		//start TIM3
 80008c8:	4808      	ldr	r0, [pc, #32]	@ (80008ec <main+0x6c>)
 80008ca:	f001 ff43 	bl	8002754 <HAL_TIM_Base_Start>
  /* USER CODE END 2 */

  /* Init scheduler */
  osKernelInitialize();
 80008ce:	f003 f81f 	bl	8003910 <osKernelInitialize>

  /* Call init function for freertos objects (in cmsis_os2.c) */
  MX_FREERTOS_Init();
 80008d2:	f7ff ff01 	bl	80006d8 <MX_FREERTOS_Init>

  /* Start scheduler */
  osKernelStart();
 80008d6:	f003 f83f 	bl	8003958 <osKernelStart>

  /* We should never get here as control is now taken by the scheduler */

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
 80008da:	bf00      	nop
 80008dc:	e7fd      	b.n	80008da <main+0x5a>
 80008de:	bf00      	nop
 80008e0:	08007bcc 	.word	0x08007bcc
 80008e4:	20000170 	.word	0x20000170
 80008e8:	20000088 	.word	0x20000088
 80008ec:	20000128 	.word	0x20000128

080008f0 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 80008f0:	b580      	push	{r7, lr}
 80008f2:	b094      	sub	sp, #80	@ 0x50
 80008f4:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 80008f6:	f107 0320 	add.w	r3, r7, #32
 80008fa:	2230      	movs	r2, #48	@ 0x30
 80008fc:	2100      	movs	r1, #0
 80008fe:	4618      	mov	r0, r3
 8000900:	f006 fab1 	bl	8006e66 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8000904:	f107 030c 	add.w	r3, r7, #12
 8000908:	2200      	movs	r2, #0
 800090a:	601a      	str	r2, [r3, #0]
 800090c:	605a      	str	r2, [r3, #4]
 800090e:	609a      	str	r2, [r3, #8]
 8000910:	60da      	str	r2, [r3, #12]
 8000912:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 8000914:	2300      	movs	r3, #0
 8000916:	60bb      	str	r3, [r7, #8]
 8000918:	4b28      	ldr	r3, [pc, #160]	@ (80009bc <SystemClock_Config+0xcc>)
 800091a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800091c:	4a27      	ldr	r2, [pc, #156]	@ (80009bc <SystemClock_Config+0xcc>)
 800091e:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8000922:	6413      	str	r3, [r2, #64]	@ 0x40
 8000924:	4b25      	ldr	r3, [pc, #148]	@ (80009bc <SystemClock_Config+0xcc>)
 8000926:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000928:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800092c:	60bb      	str	r3, [r7, #8]
 800092e:	68bb      	ldr	r3, [r7, #8]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 8000930:	2300      	movs	r3, #0
 8000932:	607b      	str	r3, [r7, #4]
 8000934:	4b22      	ldr	r3, [pc, #136]	@ (80009c0 <SystemClock_Config+0xd0>)
 8000936:	681b      	ldr	r3, [r3, #0]
 8000938:	4a21      	ldr	r2, [pc, #132]	@ (80009c0 <SystemClock_Config+0xd0>)
 800093a:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 800093e:	6013      	str	r3, [r2, #0]
 8000940:	4b1f      	ldr	r3, [pc, #124]	@ (80009c0 <SystemClock_Config+0xd0>)
 8000942:	681b      	ldr	r3, [r3, #0]
 8000944:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8000948:	607b      	str	r3, [r7, #4]
 800094a:	687b      	ldr	r3, [r7, #4]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 800094c:	2301      	movs	r3, #1
 800094e:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 8000950:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 8000954:	627b      	str	r3, [r7, #36]	@ 0x24
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8000956:	2302      	movs	r3, #2
 8000958:	63bb      	str	r3, [r7, #56]	@ 0x38
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 800095a:	f44f 0380 	mov.w	r3, #4194304	@ 0x400000
 800095e:	63fb      	str	r3, [r7, #60]	@ 0x3c
  RCC_OscInitStruct.PLL.PLLM = 25;
 8000960:	2319      	movs	r3, #25
 8000962:	643b      	str	r3, [r7, #64]	@ 0x40
  RCC_OscInitStruct.PLL.PLLN = 200;
 8000964:	23c8      	movs	r3, #200	@ 0xc8
 8000966:	647b      	str	r3, [r7, #68]	@ 0x44
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 8000968:	2302      	movs	r3, #2
 800096a:	64bb      	str	r3, [r7, #72]	@ 0x48
  RCC_OscInitStruct.PLL.PLLQ = 4;
 800096c:	2304      	movs	r3, #4
 800096e:	64fb      	str	r3, [r7, #76]	@ 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8000970:	f107 0320 	add.w	r3, r7, #32
 8000974:	4618      	mov	r0, r3
 8000976:	f001 fa13 	bl	8001da0 <HAL_RCC_OscConfig>
 800097a:	4603      	mov	r3, r0
 800097c:	2b00      	cmp	r3, #0
 800097e:	d001      	beq.n	8000984 <SystemClock_Config+0x94>
  {
    Error_Handler();
 8000980:	f000 f832 	bl	80009e8 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8000984:	230f      	movs	r3, #15
 8000986:	60fb      	str	r3, [r7, #12]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8000988:	2302      	movs	r3, #2
 800098a:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 800098c:	2300      	movs	r3, #0
 800098e:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV4;
 8000990:	f44f 53a0 	mov.w	r3, #5120	@ 0x1400
 8000994:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV4;
 8000996:	f44f 53a0 	mov.w	r3, #5120	@ 0x1400
 800099a:	61fb      	str	r3, [r7, #28]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_3) != HAL_OK)
 800099c:	f107 030c 	add.w	r3, r7, #12
 80009a0:	2103      	movs	r1, #3
 80009a2:	4618      	mov	r0, r3
 80009a4:	f001 fc74 	bl	8002290 <HAL_RCC_ClockConfig>
 80009a8:	4603      	mov	r3, r0
 80009aa:	2b00      	cmp	r3, #0
 80009ac:	d001      	beq.n	80009b2 <SystemClock_Config+0xc2>
  {
    Error_Handler();
 80009ae:	f000 f81b 	bl	80009e8 <Error_Handler>
  }
}
 80009b2:	bf00      	nop
 80009b4:	3750      	adds	r7, #80	@ 0x50
 80009b6:	46bd      	mov	sp, r7
 80009b8:	bd80      	pop	{r7, pc}
 80009ba:	bf00      	nop
 80009bc:	40023800 	.word	0x40023800
 80009c0:	40007000 	.word	0x40007000

080009c4 <HAL_TIM_PeriodElapsedCallback>:
  * a global variable "uwTick" used as application time base.
  * @param  htim : TIM handle
  * @retval None
  */
void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 80009c4:	b580      	push	{r7, lr}
 80009c6:	b082      	sub	sp, #8
 80009c8:	af00      	add	r7, sp, #0
 80009ca:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN Callback 0 */

  /* USER CODE END Callback 0 */
  if (htim->Instance == TIM6)
 80009cc:	687b      	ldr	r3, [r7, #4]
 80009ce:	681b      	ldr	r3, [r3, #0]
 80009d0:	4a04      	ldr	r2, [pc, #16]	@ (80009e4 <HAL_TIM_PeriodElapsedCallback+0x20>)
 80009d2:	4293      	cmp	r3, r2
 80009d4:	d101      	bne.n	80009da <HAL_TIM_PeriodElapsedCallback+0x16>
  {
    HAL_IncTick();
 80009d6:	f000 fac9 	bl	8000f6c <HAL_IncTick>
  }
  /* USER CODE BEGIN Callback 1 */

  /* USER CODE END Callback 1 */
}
 80009da:	bf00      	nop
 80009dc:	3708      	adds	r7, #8
 80009de:	46bd      	mov	sp, r7
 80009e0:	bd80      	pop	{r7, pc}
 80009e2:	bf00      	nop
 80009e4:	40001000 	.word	0x40001000

080009e8 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 80009e8:	b480      	push	{r7}
 80009ea:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting special-purpose register PRIMASK.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 80009ec:	b672      	cpsid	i
}
 80009ee:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 80009f0:	bf00      	nop
 80009f2:	e7fd      	b.n	80009f0 <Error_Handler+0x8>

080009f4 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 80009f4:	b580      	push	{r7, lr}
 80009f6:	b082      	sub	sp, #8
 80009f8:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 80009fa:	2300      	movs	r3, #0
 80009fc:	607b      	str	r3, [r7, #4]
 80009fe:	4b12      	ldr	r3, [pc, #72]	@ (8000a48 <HAL_MspInit+0x54>)
 8000a00:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8000a02:	4a11      	ldr	r2, [pc, #68]	@ (8000a48 <HAL_MspInit+0x54>)
 8000a04:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8000a08:	6453      	str	r3, [r2, #68]	@ 0x44
 8000a0a:	4b0f      	ldr	r3, [pc, #60]	@ (8000a48 <HAL_MspInit+0x54>)
 8000a0c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8000a0e:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8000a12:	607b      	str	r3, [r7, #4]
 8000a14:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8000a16:	2300      	movs	r3, #0
 8000a18:	603b      	str	r3, [r7, #0]
 8000a1a:	4b0b      	ldr	r3, [pc, #44]	@ (8000a48 <HAL_MspInit+0x54>)
 8000a1c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000a1e:	4a0a      	ldr	r2, [pc, #40]	@ (8000a48 <HAL_MspInit+0x54>)
 8000a20:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8000a24:	6413      	str	r3, [r2, #64]	@ 0x40
 8000a26:	4b08      	ldr	r3, [pc, #32]	@ (8000a48 <HAL_MspInit+0x54>)
 8000a28:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000a2a:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8000a2e:	603b      	str	r3, [r7, #0]
 8000a30:	683b      	ldr	r3, [r7, #0]

  /* System interrupt init*/
  /* PendSV_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(PendSV_IRQn, 15, 0);
 8000a32:	2200      	movs	r2, #0
 8000a34:	210f      	movs	r1, #15
 8000a36:	f06f 0001 	mvn.w	r0, #1
 8000a3a:	f000 ffeb 	bl	8001a14 <HAL_NVIC_SetPriority>

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8000a3e:	bf00      	nop
 8000a40:	3708      	adds	r7, #8
 8000a42:	46bd      	mov	sp, r7
 8000a44:	bd80      	pop	{r7, pc}
 8000a46:	bf00      	nop
 8000a48:	40023800 	.word	0x40023800

08000a4c <HAL_InitTick>:
  *         reset by HAL_Init() or at any time when clock is configured, by HAL_RCC_ClockConfig().
  * @param  TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8000a4c:	b580      	push	{r7, lr}
 8000a4e:	b08e      	sub	sp, #56	@ 0x38
 8000a50:	af00      	add	r7, sp, #0
 8000a52:	6078      	str	r0, [r7, #4]
  RCC_ClkInitTypeDef    clkconfig;
  uint32_t              uwTimclock, uwAPB1Prescaler = 0U;
 8000a54:	2300      	movs	r3, #0
 8000a56:	62fb      	str	r3, [r7, #44]	@ 0x2c

  uint32_t              uwPrescalerValue = 0U;
 8000a58:	2300      	movs	r3, #0
 8000a5a:	62bb      	str	r3, [r7, #40]	@ 0x28
  uint32_t              pFLatency;

  HAL_StatusTypeDef     status;

  /* Enable TIM6 clock */
  __HAL_RCC_TIM6_CLK_ENABLE();
 8000a5c:	2300      	movs	r3, #0
 8000a5e:	60fb      	str	r3, [r7, #12]
 8000a60:	4b33      	ldr	r3, [pc, #204]	@ (8000b30 <HAL_InitTick+0xe4>)
 8000a62:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000a64:	4a32      	ldr	r2, [pc, #200]	@ (8000b30 <HAL_InitTick+0xe4>)
 8000a66:	f043 0310 	orr.w	r3, r3, #16
 8000a6a:	6413      	str	r3, [r2, #64]	@ 0x40
 8000a6c:	4b30      	ldr	r3, [pc, #192]	@ (8000b30 <HAL_InitTick+0xe4>)
 8000a6e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000a70:	f003 0310 	and.w	r3, r3, #16
 8000a74:	60fb      	str	r3, [r7, #12]
 8000a76:	68fb      	ldr	r3, [r7, #12]

  /* Get clock configuration */
  HAL_RCC_GetClockConfig(&clkconfig, &pFLatency);
 8000a78:	f107 0210 	add.w	r2, r7, #16
 8000a7c:	f107 0314 	add.w	r3, r7, #20
 8000a80:	4611      	mov	r1, r2
 8000a82:	4618      	mov	r0, r3
 8000a84:	f001 fde4 	bl	8002650 <HAL_RCC_GetClockConfig>

  /* Get APB1 prescaler */
  uwAPB1Prescaler = clkconfig.APB1CLKDivider;
 8000a88:	6a3b      	ldr	r3, [r7, #32]
 8000a8a:	62fb      	str	r3, [r7, #44]	@ 0x2c
  /* Compute TIM6 clock */
  if (uwAPB1Prescaler == RCC_HCLK_DIV1)
 8000a8c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8000a8e:	2b00      	cmp	r3, #0
 8000a90:	d103      	bne.n	8000a9a <HAL_InitTick+0x4e>
  {
    uwTimclock = HAL_RCC_GetPCLK1Freq();
 8000a92:	f001 fdb5 	bl	8002600 <HAL_RCC_GetPCLK1Freq>
 8000a96:	6378      	str	r0, [r7, #52]	@ 0x34
 8000a98:	e004      	b.n	8000aa4 <HAL_InitTick+0x58>
  }
  else
  {
    uwTimclock = 2UL * HAL_RCC_GetPCLK1Freq();
 8000a9a:	f001 fdb1 	bl	8002600 <HAL_RCC_GetPCLK1Freq>
 8000a9e:	4603      	mov	r3, r0
 8000aa0:	005b      	lsls	r3, r3, #1
 8000aa2:	637b      	str	r3, [r7, #52]	@ 0x34
  }

  /* Compute the prescaler value to have TIM6 counter clock equal to 1MHz */
  uwPrescalerValue = (uint32_t) ((uwTimclock / 1000000U) - 1U);
 8000aa4:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8000aa6:	4a23      	ldr	r2, [pc, #140]	@ (8000b34 <HAL_InitTick+0xe8>)
 8000aa8:	fba2 2303 	umull	r2, r3, r2, r3
 8000aac:	0c9b      	lsrs	r3, r3, #18
 8000aae:	3b01      	subs	r3, #1
 8000ab0:	62bb      	str	r3, [r7, #40]	@ 0x28

  /* Initialize TIM6 */
  htim6.Instance = TIM6;
 8000ab2:	4b21      	ldr	r3, [pc, #132]	@ (8000b38 <HAL_InitTick+0xec>)
 8000ab4:	4a21      	ldr	r2, [pc, #132]	@ (8000b3c <HAL_InitTick+0xf0>)
 8000ab6:	601a      	str	r2, [r3, #0]
   * Period = [(TIM6CLK/1000) - 1]. to have a (1/1000) s time base.
   * Prescaler = (uwTimclock/1000000 - 1) to have a 1MHz counter clock.
   * ClockDivision = 0
   * Counter direction = Up
   */
  htim6.Init.Period = (1000000U / 1000U) - 1U;
 8000ab8:	4b1f      	ldr	r3, [pc, #124]	@ (8000b38 <HAL_InitTick+0xec>)
 8000aba:	f240 32e7 	movw	r2, #999	@ 0x3e7
 8000abe:	60da      	str	r2, [r3, #12]
  htim6.Init.Prescaler = uwPrescalerValue;
 8000ac0:	4a1d      	ldr	r2, [pc, #116]	@ (8000b38 <HAL_InitTick+0xec>)
 8000ac2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8000ac4:	6053      	str	r3, [r2, #4]
  htim6.Init.ClockDivision = 0;
 8000ac6:	4b1c      	ldr	r3, [pc, #112]	@ (8000b38 <HAL_InitTick+0xec>)
 8000ac8:	2200      	movs	r2, #0
 8000aca:	611a      	str	r2, [r3, #16]
  htim6.Init.CounterMode = TIM_COUNTERMODE_UP;
 8000acc:	4b1a      	ldr	r3, [pc, #104]	@ (8000b38 <HAL_InitTick+0xec>)
 8000ace:	2200      	movs	r2, #0
 8000ad0:	609a      	str	r2, [r3, #8]
  htim6.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8000ad2:	4b19      	ldr	r3, [pc, #100]	@ (8000b38 <HAL_InitTick+0xec>)
 8000ad4:	2200      	movs	r2, #0
 8000ad6:	619a      	str	r2, [r3, #24]

  status = HAL_TIM_Base_Init(&htim6);
 8000ad8:	4817      	ldr	r0, [pc, #92]	@ (8000b38 <HAL_InitTick+0xec>)
 8000ada:	f001 fdeb 	bl	80026b4 <HAL_TIM_Base_Init>
 8000ade:	4603      	mov	r3, r0
 8000ae0:	f887 3033 	strb.w	r3, [r7, #51]	@ 0x33
  if (status == HAL_OK)
 8000ae4:	f897 3033 	ldrb.w	r3, [r7, #51]	@ 0x33
 8000ae8:	2b00      	cmp	r3, #0
 8000aea:	d11b      	bne.n	8000b24 <HAL_InitTick+0xd8>
  {
    /* Start the TIM time Base generation in interrupt mode */
    status = HAL_TIM_Base_Start_IT(&htim6);
 8000aec:	4812      	ldr	r0, [pc, #72]	@ (8000b38 <HAL_InitTick+0xec>)
 8000aee:	f001 fe99 	bl	8002824 <HAL_TIM_Base_Start_IT>
 8000af2:	4603      	mov	r3, r0
 8000af4:	f887 3033 	strb.w	r3, [r7, #51]	@ 0x33
    if (status == HAL_OK)
 8000af8:	f897 3033 	ldrb.w	r3, [r7, #51]	@ 0x33
 8000afc:	2b00      	cmp	r3, #0
 8000afe:	d111      	bne.n	8000b24 <HAL_InitTick+0xd8>
    {
    /* Enable the TIM6 global Interrupt */
        HAL_NVIC_EnableIRQ(TIM6_DAC_IRQn);
 8000b00:	2036      	movs	r0, #54	@ 0x36
 8000b02:	f000 ffa3 	bl	8001a4c <HAL_NVIC_EnableIRQ>
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8000b06:	687b      	ldr	r3, [r7, #4]
 8000b08:	2b0f      	cmp	r3, #15
 8000b0a:	d808      	bhi.n	8000b1e <HAL_InitTick+0xd2>
      {
        /* Configure the TIM IRQ priority */
        HAL_NVIC_SetPriority(TIM6_DAC_IRQn, TickPriority, 0U);
 8000b0c:	2200      	movs	r2, #0
 8000b0e:	6879      	ldr	r1, [r7, #4]
 8000b10:	2036      	movs	r0, #54	@ 0x36
 8000b12:	f000 ff7f 	bl	8001a14 <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 8000b16:	4a0a      	ldr	r2, [pc, #40]	@ (8000b40 <HAL_InitTick+0xf4>)
 8000b18:	687b      	ldr	r3, [r7, #4]
 8000b1a:	6013      	str	r3, [r2, #0]
 8000b1c:	e002      	b.n	8000b24 <HAL_InitTick+0xd8>
      }
      else
      {
        status = HAL_ERROR;
 8000b1e:	2301      	movs	r3, #1
 8000b20:	f887 3033 	strb.w	r3, [r7, #51]	@ 0x33
      }
    }
  }

 /* Return function status */
  return status;
 8000b24:	f897 3033 	ldrb.w	r3, [r7, #51]	@ 0x33
}
 8000b28:	4618      	mov	r0, r3
 8000b2a:	3738      	adds	r7, #56	@ 0x38
 8000b2c:	46bd      	mov	sp, r7
 8000b2e:	bd80      	pop	{r7, pc}
 8000b30:	40023800 	.word	0x40023800
 8000b34:	431bde83 	.word	0x431bde83
 8000b38:	200000dc 	.word	0x200000dc
 8000b3c:	40001000 	.word	0x40001000
 8000b40:	20000004 	.word	0x20000004

08000b44 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8000b44:	b480      	push	{r7}
 8000b46:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8000b48:	bf00      	nop
 8000b4a:	e7fd      	b.n	8000b48 <NMI_Handler+0x4>

08000b4c <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8000b4c:	b480      	push	{r7}
 8000b4e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8000b50:	bf00      	nop
 8000b52:	e7fd      	b.n	8000b50 <HardFault_Handler+0x4>

08000b54 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8000b54:	b480      	push	{r7}
 8000b56:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8000b58:	bf00      	nop
 8000b5a:	e7fd      	b.n	8000b58 <MemManage_Handler+0x4>

08000b5c <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8000b5c:	b480      	push	{r7}
 8000b5e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8000b60:	bf00      	nop
 8000b62:	e7fd      	b.n	8000b60 <BusFault_Handler+0x4>

08000b64 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8000b64:	b480      	push	{r7}
 8000b66:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8000b68:	bf00      	nop
 8000b6a:	e7fd      	b.n	8000b68 <UsageFault_Handler+0x4>

08000b6c <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8000b6c:	b480      	push	{r7}
 8000b6e:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8000b70:	bf00      	nop
 8000b72:	46bd      	mov	sp, r7
 8000b74:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000b78:	4770      	bx	lr
	...

08000b7c <ADC_IRQHandler>:

/**
  * @brief This function handles ADC1, ADC2 and ADC3 global interrupts.
  */
void ADC_IRQHandler(void)
{
 8000b7c:	b580      	push	{r7, lr}
 8000b7e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN ADC_IRQn 0 */

  /* USER CODE END ADC_IRQn 0 */
  HAL_ADC_IRQHandler(&hadc3);
 8000b80:	4802      	ldr	r0, [pc, #8]	@ (8000b8c <ADC_IRQHandler+0x10>)
 8000b82:	f000 fb35 	bl	80011f0 <HAL_ADC_IRQHandler>
  /* USER CODE BEGIN ADC_IRQn 1 */

  /* USER CODE END ADC_IRQn 1 */
}
 8000b86:	bf00      	nop
 8000b88:	bd80      	pop	{r7, pc}
 8000b8a:	bf00      	nop
 8000b8c:	20000088 	.word	0x20000088

08000b90 <TIM6_DAC_IRQHandler>:

/**
  * @brief This function handles TIM6 global interrupt, DAC1 and DAC2 underrun error interrupts.
  */
void TIM6_DAC_IRQHandler(void)
{
 8000b90:	b580      	push	{r7, lr}
 8000b92:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM6_DAC_IRQn 0 */

  /* USER CODE END TIM6_DAC_IRQn 0 */
  HAL_TIM_IRQHandler(&htim6);
 8000b94:	4802      	ldr	r0, [pc, #8]	@ (8000ba0 <TIM6_DAC_IRQHandler+0x10>)
 8000b96:	f001 feb5 	bl	8002904 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM6_DAC_IRQn 1 */

  /* USER CODE END TIM6_DAC_IRQn 1 */
}
 8000b9a:	bf00      	nop
 8000b9c:	bd80      	pop	{r7, pc}
 8000b9e:	bf00      	nop
 8000ba0:	200000dc 	.word	0x200000dc

08000ba4 <_read>:
  _kill(status, -1);
  while (1) {}    /* Make sure we hang here */
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8000ba4:	b580      	push	{r7, lr}
 8000ba6:	b086      	sub	sp, #24
 8000ba8:	af00      	add	r7, sp, #0
 8000baa:	60f8      	str	r0, [r7, #12]
 8000bac:	60b9      	str	r1, [r7, #8]
 8000bae:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8000bb0:	2300      	movs	r3, #0
 8000bb2:	617b      	str	r3, [r7, #20]
 8000bb4:	e00a      	b.n	8000bcc <_read+0x28>
  {
    *ptr++ = __io_getchar();
 8000bb6:	f3af 8000 	nop.w
 8000bba:	4601      	mov	r1, r0
 8000bbc:	68bb      	ldr	r3, [r7, #8]
 8000bbe:	1c5a      	adds	r2, r3, #1
 8000bc0:	60ba      	str	r2, [r7, #8]
 8000bc2:	b2ca      	uxtb	r2, r1
 8000bc4:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8000bc6:	697b      	ldr	r3, [r7, #20]
 8000bc8:	3301      	adds	r3, #1
 8000bca:	617b      	str	r3, [r7, #20]
 8000bcc:	697a      	ldr	r2, [r7, #20]
 8000bce:	687b      	ldr	r3, [r7, #4]
 8000bd0:	429a      	cmp	r2, r3
 8000bd2:	dbf0      	blt.n	8000bb6 <_read+0x12>
  }

  return len;
 8000bd4:	687b      	ldr	r3, [r7, #4]
}
 8000bd6:	4618      	mov	r0, r3
 8000bd8:	3718      	adds	r7, #24
 8000bda:	46bd      	mov	sp, r7
 8000bdc:	bd80      	pop	{r7, pc}

08000bde <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 8000bde:	b580      	push	{r7, lr}
 8000be0:	b086      	sub	sp, #24
 8000be2:	af00      	add	r7, sp, #0
 8000be4:	60f8      	str	r0, [r7, #12]
 8000be6:	60b9      	str	r1, [r7, #8]
 8000be8:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8000bea:	2300      	movs	r3, #0
 8000bec:	617b      	str	r3, [r7, #20]
 8000bee:	e009      	b.n	8000c04 <_write+0x26>
  {
    __io_putchar(*ptr++);
 8000bf0:	68bb      	ldr	r3, [r7, #8]
 8000bf2:	1c5a      	adds	r2, r3, #1
 8000bf4:	60ba      	str	r2, [r7, #8]
 8000bf6:	781b      	ldrb	r3, [r3, #0]
 8000bf8:	4618      	mov	r0, r3
 8000bfa:	f7ff fdeb 	bl	80007d4 <__io_putchar>
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8000bfe:	697b      	ldr	r3, [r7, #20]
 8000c00:	3301      	adds	r3, #1
 8000c02:	617b      	str	r3, [r7, #20]
 8000c04:	697a      	ldr	r2, [r7, #20]
 8000c06:	687b      	ldr	r3, [r7, #4]
 8000c08:	429a      	cmp	r2, r3
 8000c0a:	dbf1      	blt.n	8000bf0 <_write+0x12>
  }
  return len;
 8000c0c:	687b      	ldr	r3, [r7, #4]
}
 8000c0e:	4618      	mov	r0, r3
 8000c10:	3718      	adds	r7, #24
 8000c12:	46bd      	mov	sp, r7
 8000c14:	bd80      	pop	{r7, pc}

08000c16 <_close>:

int _close(int file)
{
 8000c16:	b480      	push	{r7}
 8000c18:	b083      	sub	sp, #12
 8000c1a:	af00      	add	r7, sp, #0
 8000c1c:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 8000c1e:	f04f 33ff 	mov.w	r3, #4294967295
}
 8000c22:	4618      	mov	r0, r3
 8000c24:	370c      	adds	r7, #12
 8000c26:	46bd      	mov	sp, r7
 8000c28:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000c2c:	4770      	bx	lr

08000c2e <_fstat>:


int _fstat(int file, struct stat *st)
{
 8000c2e:	b480      	push	{r7}
 8000c30:	b083      	sub	sp, #12
 8000c32:	af00      	add	r7, sp, #0
 8000c34:	6078      	str	r0, [r7, #4]
 8000c36:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 8000c38:	683b      	ldr	r3, [r7, #0]
 8000c3a:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 8000c3e:	605a      	str	r2, [r3, #4]
  return 0;
 8000c40:	2300      	movs	r3, #0
}
 8000c42:	4618      	mov	r0, r3
 8000c44:	370c      	adds	r7, #12
 8000c46:	46bd      	mov	sp, r7
 8000c48:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000c4c:	4770      	bx	lr

08000c4e <_isatty>:

int _isatty(int file)
{
 8000c4e:	b480      	push	{r7}
 8000c50:	b083      	sub	sp, #12
 8000c52:	af00      	add	r7, sp, #0
 8000c54:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 8000c56:	2301      	movs	r3, #1
}
 8000c58:	4618      	mov	r0, r3
 8000c5a:	370c      	adds	r7, #12
 8000c5c:	46bd      	mov	sp, r7
 8000c5e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000c62:	4770      	bx	lr

08000c64 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8000c64:	b480      	push	{r7}
 8000c66:	b085      	sub	sp, #20
 8000c68:	af00      	add	r7, sp, #0
 8000c6a:	60f8      	str	r0, [r7, #12]
 8000c6c:	60b9      	str	r1, [r7, #8]
 8000c6e:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 8000c70:	2300      	movs	r3, #0
}
 8000c72:	4618      	mov	r0, r3
 8000c74:	3714      	adds	r7, #20
 8000c76:	46bd      	mov	sp, r7
 8000c78:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000c7c:	4770      	bx	lr
	...

08000c80 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8000c80:	b580      	push	{r7, lr}
 8000c82:	b086      	sub	sp, #24
 8000c84:	af00      	add	r7, sp, #0
 8000c86:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8000c88:	4a14      	ldr	r2, [pc, #80]	@ (8000cdc <_sbrk+0x5c>)
 8000c8a:	4b15      	ldr	r3, [pc, #84]	@ (8000ce0 <_sbrk+0x60>)
 8000c8c:	1ad3      	subs	r3, r2, r3
 8000c8e:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8000c90:	697b      	ldr	r3, [r7, #20]
 8000c92:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8000c94:	4b13      	ldr	r3, [pc, #76]	@ (8000ce4 <_sbrk+0x64>)
 8000c96:	681b      	ldr	r3, [r3, #0]
 8000c98:	2b00      	cmp	r3, #0
 8000c9a:	d102      	bne.n	8000ca2 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8000c9c:	4b11      	ldr	r3, [pc, #68]	@ (8000ce4 <_sbrk+0x64>)
 8000c9e:	4a12      	ldr	r2, [pc, #72]	@ (8000ce8 <_sbrk+0x68>)
 8000ca0:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8000ca2:	4b10      	ldr	r3, [pc, #64]	@ (8000ce4 <_sbrk+0x64>)
 8000ca4:	681a      	ldr	r2, [r3, #0]
 8000ca6:	687b      	ldr	r3, [r7, #4]
 8000ca8:	4413      	add	r3, r2
 8000caa:	693a      	ldr	r2, [r7, #16]
 8000cac:	429a      	cmp	r2, r3
 8000cae:	d207      	bcs.n	8000cc0 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8000cb0:	f006 f986 	bl	8006fc0 <__errno>
 8000cb4:	4603      	mov	r3, r0
 8000cb6:	220c      	movs	r2, #12
 8000cb8:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8000cba:	f04f 33ff 	mov.w	r3, #4294967295
 8000cbe:	e009      	b.n	8000cd4 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8000cc0:	4b08      	ldr	r3, [pc, #32]	@ (8000ce4 <_sbrk+0x64>)
 8000cc2:	681b      	ldr	r3, [r3, #0]
 8000cc4:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8000cc6:	4b07      	ldr	r3, [pc, #28]	@ (8000ce4 <_sbrk+0x64>)
 8000cc8:	681a      	ldr	r2, [r3, #0]
 8000cca:	687b      	ldr	r3, [r7, #4]
 8000ccc:	4413      	add	r3, r2
 8000cce:	4a05      	ldr	r2, [pc, #20]	@ (8000ce4 <_sbrk+0x64>)
 8000cd0:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8000cd2:	68fb      	ldr	r3, [r7, #12]
}
 8000cd4:	4618      	mov	r0, r3
 8000cd6:	3718      	adds	r7, #24
 8000cd8:	46bd      	mov	sp, r7
 8000cda:	bd80      	pop	{r7, pc}
 8000cdc:	20020000 	.word	0x20020000
 8000ce0:	00000400 	.word	0x00000400
 8000ce4:	20000124 	.word	0x20000124
 8000ce8:	20004cf0 	.word	0x20004cf0

08000cec <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8000cec:	b480      	push	{r7}
 8000cee:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8000cf0:	4b06      	ldr	r3, [pc, #24]	@ (8000d0c <SystemInit+0x20>)
 8000cf2:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8000cf6:	4a05      	ldr	r2, [pc, #20]	@ (8000d0c <SystemInit+0x20>)
 8000cf8:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8000cfc:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8000d00:	bf00      	nop
 8000d02:	46bd      	mov	sp, r7
 8000d04:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000d08:	4770      	bx	lr
 8000d0a:	bf00      	nop
 8000d0c:	e000ed00 	.word	0xe000ed00

08000d10 <MX_TIM3_Init>:

TIM_HandleTypeDef htim3;

/* TIM3 init function */
void MX_TIM3_Init(void)
{
 8000d10:	b580      	push	{r7, lr}
 8000d12:	b086      	sub	sp, #24
 8000d14:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM3_Init 0 */

  /* USER CODE END TIM3_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8000d16:	f107 0308 	add.w	r3, r7, #8
 8000d1a:	2200      	movs	r2, #0
 8000d1c:	601a      	str	r2, [r3, #0]
 8000d1e:	605a      	str	r2, [r3, #4]
 8000d20:	609a      	str	r2, [r3, #8]
 8000d22:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8000d24:	463b      	mov	r3, r7
 8000d26:	2200      	movs	r2, #0
 8000d28:	601a      	str	r2, [r3, #0]
 8000d2a:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM3_Init 1 */

  /* USER CODE END TIM3_Init 1 */
  htim3.Instance = TIM3;
 8000d2c:	4b1d      	ldr	r3, [pc, #116]	@ (8000da4 <MX_TIM3_Init+0x94>)
 8000d2e:	4a1e      	ldr	r2, [pc, #120]	@ (8000da8 <MX_TIM3_Init+0x98>)
 8000d30:	601a      	str	r2, [r3, #0]
  htim3.Init.Prescaler = 49999;
 8000d32:	4b1c      	ldr	r3, [pc, #112]	@ (8000da4 <MX_TIM3_Init+0x94>)
 8000d34:	f24c 324f 	movw	r2, #49999	@ 0xc34f
 8000d38:	605a      	str	r2, [r3, #4]
  htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
 8000d3a:	4b1a      	ldr	r3, [pc, #104]	@ (8000da4 <MX_TIM3_Init+0x94>)
 8000d3c:	2200      	movs	r2, #0
 8000d3e:	609a      	str	r2, [r3, #8]
  htim3.Init.Period = 499;
 8000d40:	4b18      	ldr	r3, [pc, #96]	@ (8000da4 <MX_TIM3_Init+0x94>)
 8000d42:	f240 12f3 	movw	r2, #499	@ 0x1f3
 8000d46:	60da      	str	r2, [r3, #12]
  htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8000d48:	4b16      	ldr	r3, [pc, #88]	@ (8000da4 <MX_TIM3_Init+0x94>)
 8000d4a:	2200      	movs	r2, #0
 8000d4c:	611a      	str	r2, [r3, #16]
  htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8000d4e:	4b15      	ldr	r3, [pc, #84]	@ (8000da4 <MX_TIM3_Init+0x94>)
 8000d50:	2200      	movs	r2, #0
 8000d52:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim3) != HAL_OK)
 8000d54:	4813      	ldr	r0, [pc, #76]	@ (8000da4 <MX_TIM3_Init+0x94>)
 8000d56:	f001 fcad 	bl	80026b4 <HAL_TIM_Base_Init>
 8000d5a:	4603      	mov	r3, r0
 8000d5c:	2b00      	cmp	r3, #0
 8000d5e:	d001      	beq.n	8000d64 <MX_TIM3_Init+0x54>
  {
    Error_Handler();
 8000d60:	f7ff fe42 	bl	80009e8 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8000d64:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8000d68:	60bb      	str	r3, [r7, #8]
  if (HAL_TIM_ConfigClockSource(&htim3, &sClockSourceConfig) != HAL_OK)
 8000d6a:	f107 0308 	add.w	r3, r7, #8
 8000d6e:	4619      	mov	r1, r3
 8000d70:	480c      	ldr	r0, [pc, #48]	@ (8000da4 <MX_TIM3_Init+0x94>)
 8000d72:	f001 feb7 	bl	8002ae4 <HAL_TIM_ConfigClockSource>
 8000d76:	4603      	mov	r3, r0
 8000d78:	2b00      	cmp	r3, #0
 8000d7a:	d001      	beq.n	8000d80 <MX_TIM3_Init+0x70>
  {
    Error_Handler();
 8000d7c:	f7ff fe34 	bl	80009e8 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_UPDATE;
 8000d80:	2320      	movs	r3, #32
 8000d82:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8000d84:	2300      	movs	r3, #0
 8000d86:	607b      	str	r3, [r7, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK)
 8000d88:	463b      	mov	r3, r7
 8000d8a:	4619      	mov	r1, r3
 8000d8c:	4805      	ldr	r0, [pc, #20]	@ (8000da4 <MX_TIM3_Init+0x94>)
 8000d8e:	f002 f8df 	bl	8002f50 <HAL_TIMEx_MasterConfigSynchronization>
 8000d92:	4603      	mov	r3, r0
 8000d94:	2b00      	cmp	r3, #0
 8000d96:	d001      	beq.n	8000d9c <MX_TIM3_Init+0x8c>
  {
    Error_Handler();
 8000d98:	f7ff fe26 	bl	80009e8 <Error_Handler>
  }
  /* USER CODE BEGIN TIM3_Init 2 */

  /* USER CODE END TIM3_Init 2 */

}
 8000d9c:	bf00      	nop
 8000d9e:	3718      	adds	r7, #24
 8000da0:	46bd      	mov	sp, r7
 8000da2:	bd80      	pop	{r7, pc}
 8000da4:	20000128 	.word	0x20000128
 8000da8:	40000400 	.word	0x40000400

08000dac <HAL_TIM_Base_MspInit>:

void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* tim_baseHandle)
{
 8000dac:	b480      	push	{r7}
 8000dae:	b085      	sub	sp, #20
 8000db0:	af00      	add	r7, sp, #0
 8000db2:	6078      	str	r0, [r7, #4]

  if(tim_baseHandle->Instance==TIM3)
 8000db4:	687b      	ldr	r3, [r7, #4]
 8000db6:	681b      	ldr	r3, [r3, #0]
 8000db8:	4a0b      	ldr	r2, [pc, #44]	@ (8000de8 <HAL_TIM_Base_MspInit+0x3c>)
 8000dba:	4293      	cmp	r3, r2
 8000dbc:	d10d      	bne.n	8000dda <HAL_TIM_Base_MspInit+0x2e>
  {
  /* USER CODE BEGIN TIM3_MspInit 0 */

  /* USER CODE END TIM3_MspInit 0 */
    /* TIM3 clock enable */
    __HAL_RCC_TIM3_CLK_ENABLE();
 8000dbe:	2300      	movs	r3, #0
 8000dc0:	60fb      	str	r3, [r7, #12]
 8000dc2:	4b0a      	ldr	r3, [pc, #40]	@ (8000dec <HAL_TIM_Base_MspInit+0x40>)
 8000dc4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000dc6:	4a09      	ldr	r2, [pc, #36]	@ (8000dec <HAL_TIM_Base_MspInit+0x40>)
 8000dc8:	f043 0302 	orr.w	r3, r3, #2
 8000dcc:	6413      	str	r3, [r2, #64]	@ 0x40
 8000dce:	4b07      	ldr	r3, [pc, #28]	@ (8000dec <HAL_TIM_Base_MspInit+0x40>)
 8000dd0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000dd2:	f003 0302 	and.w	r3, r3, #2
 8000dd6:	60fb      	str	r3, [r7, #12]
 8000dd8:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN TIM3_MspInit 1 */

  /* USER CODE END TIM3_MspInit 1 */
  }
}
 8000dda:	bf00      	nop
 8000ddc:	3714      	adds	r7, #20
 8000dde:	46bd      	mov	sp, r7
 8000de0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000de4:	4770      	bx	lr
 8000de6:	bf00      	nop
 8000de8:	40000400 	.word	0x40000400
 8000dec:	40023800 	.word	0x40023800

08000df0 <MX_USART3_UART_Init>:
UART_HandleTypeDef huart3;

/* USART3 init function */

void MX_USART3_UART_Init(void)
{
 8000df0:	b580      	push	{r7, lr}
 8000df2:	af00      	add	r7, sp, #0
  /* USER CODE END USART3_Init 0 */

  /* USER CODE BEGIN USART3_Init 1 */

  /* USER CODE END USART3_Init 1 */
  huart3.Instance = USART3;
 8000df4:	4b11      	ldr	r3, [pc, #68]	@ (8000e3c <MX_USART3_UART_Init+0x4c>)
 8000df6:	4a12      	ldr	r2, [pc, #72]	@ (8000e40 <MX_USART3_UART_Init+0x50>)
 8000df8:	601a      	str	r2, [r3, #0]
  huart3.Init.BaudRate = 115200;
 8000dfa:	4b10      	ldr	r3, [pc, #64]	@ (8000e3c <MX_USART3_UART_Init+0x4c>)
 8000dfc:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 8000e00:	605a      	str	r2, [r3, #4]
  huart3.Init.WordLength = UART_WORDLENGTH_8B;
 8000e02:	4b0e      	ldr	r3, [pc, #56]	@ (8000e3c <MX_USART3_UART_Init+0x4c>)
 8000e04:	2200      	movs	r2, #0
 8000e06:	609a      	str	r2, [r3, #8]
  huart3.Init.StopBits = UART_STOPBITS_1;
 8000e08:	4b0c      	ldr	r3, [pc, #48]	@ (8000e3c <MX_USART3_UART_Init+0x4c>)
 8000e0a:	2200      	movs	r2, #0
 8000e0c:	60da      	str	r2, [r3, #12]
  huart3.Init.Parity = UART_PARITY_NONE;
 8000e0e:	4b0b      	ldr	r3, [pc, #44]	@ (8000e3c <MX_USART3_UART_Init+0x4c>)
 8000e10:	2200      	movs	r2, #0
 8000e12:	611a      	str	r2, [r3, #16]
  huart3.Init.Mode = UART_MODE_TX_RX;
 8000e14:	4b09      	ldr	r3, [pc, #36]	@ (8000e3c <MX_USART3_UART_Init+0x4c>)
 8000e16:	220c      	movs	r2, #12
 8000e18:	615a      	str	r2, [r3, #20]
  huart3.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8000e1a:	4b08      	ldr	r3, [pc, #32]	@ (8000e3c <MX_USART3_UART_Init+0x4c>)
 8000e1c:	2200      	movs	r2, #0
 8000e1e:	619a      	str	r2, [r3, #24]
  huart3.Init.OverSampling = UART_OVERSAMPLING_16;
 8000e20:	4b06      	ldr	r3, [pc, #24]	@ (8000e3c <MX_USART3_UART_Init+0x4c>)
 8000e22:	2200      	movs	r2, #0
 8000e24:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart3) != HAL_OK)
 8000e26:	4805      	ldr	r0, [pc, #20]	@ (8000e3c <MX_USART3_UART_Init+0x4c>)
 8000e28:	f002 f922 	bl	8003070 <HAL_UART_Init>
 8000e2c:	4603      	mov	r3, r0
 8000e2e:	2b00      	cmp	r3, #0
 8000e30:	d001      	beq.n	8000e36 <MX_USART3_UART_Init+0x46>
  {
    Error_Handler();
 8000e32:	f7ff fdd9 	bl	80009e8 <Error_Handler>
  }
  /* USER CODE BEGIN USART3_Init 2 */

  /* USER CODE END USART3_Init 2 */

}
 8000e36:	bf00      	nop
 8000e38:	bd80      	pop	{r7, pc}
 8000e3a:	bf00      	nop
 8000e3c:	20000170 	.word	0x20000170
 8000e40:	40004800 	.word	0x40004800

08000e44 <HAL_UART_MspInit>:

void HAL_UART_MspInit(UART_HandleTypeDef* uartHandle)
{
 8000e44:	b580      	push	{r7, lr}
 8000e46:	b08a      	sub	sp, #40	@ 0x28
 8000e48:	af00      	add	r7, sp, #0
 8000e4a:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000e4c:	f107 0314 	add.w	r3, r7, #20
 8000e50:	2200      	movs	r2, #0
 8000e52:	601a      	str	r2, [r3, #0]
 8000e54:	605a      	str	r2, [r3, #4]
 8000e56:	609a      	str	r2, [r3, #8]
 8000e58:	60da      	str	r2, [r3, #12]
 8000e5a:	611a      	str	r2, [r3, #16]
  if(uartHandle->Instance==USART3)
 8000e5c:	687b      	ldr	r3, [r7, #4]
 8000e5e:	681b      	ldr	r3, [r3, #0]
 8000e60:	4a19      	ldr	r2, [pc, #100]	@ (8000ec8 <HAL_UART_MspInit+0x84>)
 8000e62:	4293      	cmp	r3, r2
 8000e64:	d12c      	bne.n	8000ec0 <HAL_UART_MspInit+0x7c>
  {
  /* USER CODE BEGIN USART3_MspInit 0 */

  /* USER CODE END USART3_MspInit 0 */
    /* USART3 clock enable */
    __HAL_RCC_USART3_CLK_ENABLE();
 8000e66:	2300      	movs	r3, #0
 8000e68:	613b      	str	r3, [r7, #16]
 8000e6a:	4b18      	ldr	r3, [pc, #96]	@ (8000ecc <HAL_UART_MspInit+0x88>)
 8000e6c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000e6e:	4a17      	ldr	r2, [pc, #92]	@ (8000ecc <HAL_UART_MspInit+0x88>)
 8000e70:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8000e74:	6413      	str	r3, [r2, #64]	@ 0x40
 8000e76:	4b15      	ldr	r3, [pc, #84]	@ (8000ecc <HAL_UART_MspInit+0x88>)
 8000e78:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000e7a:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8000e7e:	613b      	str	r3, [r7, #16]
 8000e80:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8000e82:	2300      	movs	r3, #0
 8000e84:	60fb      	str	r3, [r7, #12]
 8000e86:	4b11      	ldr	r3, [pc, #68]	@ (8000ecc <HAL_UART_MspInit+0x88>)
 8000e88:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000e8a:	4a10      	ldr	r2, [pc, #64]	@ (8000ecc <HAL_UART_MspInit+0x88>)
 8000e8c:	f043 0302 	orr.w	r3, r3, #2
 8000e90:	6313      	str	r3, [r2, #48]	@ 0x30
 8000e92:	4b0e      	ldr	r3, [pc, #56]	@ (8000ecc <HAL_UART_MspInit+0x88>)
 8000e94:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000e96:	f003 0302 	and.w	r3, r3, #2
 8000e9a:	60fb      	str	r3, [r7, #12]
 8000e9c:	68fb      	ldr	r3, [r7, #12]
    /**USART3 GPIO Configuration
    PB10     ------> USART3_TX
    PB11     ------> USART3_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_10|GPIO_PIN_11;
 8000e9e:	f44f 6340 	mov.w	r3, #3072	@ 0xc00
 8000ea2:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000ea4:	2302      	movs	r3, #2
 8000ea6:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000ea8:	2300      	movs	r3, #0
 8000eaa:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8000eac:	2303      	movs	r3, #3
 8000eae:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF7_USART3;
 8000eb0:	2307      	movs	r3, #7
 8000eb2:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000eb4:	f107 0314 	add.w	r3, r7, #20
 8000eb8:	4619      	mov	r1, r3
 8000eba:	4805      	ldr	r0, [pc, #20]	@ (8000ed0 <HAL_UART_MspInit+0x8c>)
 8000ebc:	f000 fdd4 	bl	8001a68 <HAL_GPIO_Init>

  /* USER CODE BEGIN USART3_MspInit 1 */

  /* USER CODE END USART3_MspInit 1 */
  }
}
 8000ec0:	bf00      	nop
 8000ec2:	3728      	adds	r7, #40	@ 0x28
 8000ec4:	46bd      	mov	sp, r7
 8000ec6:	bd80      	pop	{r7, pc}
 8000ec8:	40004800 	.word	0x40004800
 8000ecc:	40023800 	.word	0x40023800
 8000ed0:	40020400 	.word	0x40020400

08000ed4 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack     /* set stack pointer */
 8000ed4:	f8df d034 	ldr.w	sp, [pc, #52]	@ 8000f0c <LoopFillZerobss+0xe>
  
/* Call the clock system initialization function.*/
  bl  SystemInit  
 8000ed8:	f7ff ff08 	bl	8000cec <SystemInit>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 8000edc:	480c      	ldr	r0, [pc, #48]	@ (8000f10 <LoopFillZerobss+0x12>)
  ldr r1, =_edata
 8000ede:	490d      	ldr	r1, [pc, #52]	@ (8000f14 <LoopFillZerobss+0x16>)
  ldr r2, =_sidata
 8000ee0:	4a0d      	ldr	r2, [pc, #52]	@ (8000f18 <LoopFillZerobss+0x1a>)
  movs r3, #0
 8000ee2:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8000ee4:	e002      	b.n	8000eec <LoopCopyDataInit>

08000ee6 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8000ee6:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8000ee8:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8000eea:	3304      	adds	r3, #4

08000eec <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8000eec:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8000eee:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8000ef0:	d3f9      	bcc.n	8000ee6 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8000ef2:	4a0a      	ldr	r2, [pc, #40]	@ (8000f1c <LoopFillZerobss+0x1e>)
  ldr r4, =_ebss
 8000ef4:	4c0a      	ldr	r4, [pc, #40]	@ (8000f20 <LoopFillZerobss+0x22>)
  movs r3, #0
 8000ef6:	2300      	movs	r3, #0
  b LoopFillZerobss
 8000ef8:	e001      	b.n	8000efe <LoopFillZerobss>

08000efa <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8000efa:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8000efc:	3204      	adds	r2, #4

08000efe <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8000efe:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8000f00:	d3fb      	bcc.n	8000efa <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 8000f02:	f006 f863 	bl	8006fcc <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8000f06:	f7ff fcbb 	bl	8000880 <main>
  bx  lr    
 8000f0a:	4770      	bx	lr
  ldr   sp, =_estack     /* set stack pointer */
 8000f0c:	20020000 	.word	0x20020000
  ldr r0, =_sdata
 8000f10:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8000f14:	2000006c 	.word	0x2000006c
  ldr r2, =_sidata
 8000f18:	08007ca4 	.word	0x08007ca4
  ldr r2, =_sbss
 8000f1c:	2000006c 	.word	0x2000006c
  ldr r4, =_ebss
 8000f20:	20004cf0 	.word	0x20004cf0

08000f24 <CAN1_RX0_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8000f24:	e7fe      	b.n	8000f24 <CAN1_RX0_IRQHandler>
	...

08000f28 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8000f28:	b580      	push	{r7, lr}
 8000f2a:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 8000f2c:	4b0e      	ldr	r3, [pc, #56]	@ (8000f68 <HAL_Init+0x40>)
 8000f2e:	681b      	ldr	r3, [r3, #0]
 8000f30:	4a0d      	ldr	r2, [pc, #52]	@ (8000f68 <HAL_Init+0x40>)
 8000f32:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 8000f36:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 8000f38:	4b0b      	ldr	r3, [pc, #44]	@ (8000f68 <HAL_Init+0x40>)
 8000f3a:	681b      	ldr	r3, [r3, #0]
 8000f3c:	4a0a      	ldr	r2, [pc, #40]	@ (8000f68 <HAL_Init+0x40>)
 8000f3e:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 8000f42:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8000f44:	4b08      	ldr	r3, [pc, #32]	@ (8000f68 <HAL_Init+0x40>)
 8000f46:	681b      	ldr	r3, [r3, #0]
 8000f48:	4a07      	ldr	r2, [pc, #28]	@ (8000f68 <HAL_Init+0x40>)
 8000f4a:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8000f4e:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8000f50:	2003      	movs	r0, #3
 8000f52:	f000 fd54 	bl	80019fe <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8000f56:	2000      	movs	r0, #0
 8000f58:	f7ff fd78 	bl	8000a4c <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8000f5c:	f7ff fd4a 	bl	80009f4 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8000f60:	2300      	movs	r3, #0
}
 8000f62:	4618      	mov	r0, r3
 8000f64:	bd80      	pop	{r7, pc}
 8000f66:	bf00      	nop
 8000f68:	40023c00 	.word	0x40023c00

08000f6c <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8000f6c:	b480      	push	{r7}
 8000f6e:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8000f70:	4b06      	ldr	r3, [pc, #24]	@ (8000f8c <HAL_IncTick+0x20>)
 8000f72:	781b      	ldrb	r3, [r3, #0]
 8000f74:	461a      	mov	r2, r3
 8000f76:	4b06      	ldr	r3, [pc, #24]	@ (8000f90 <HAL_IncTick+0x24>)
 8000f78:	681b      	ldr	r3, [r3, #0]
 8000f7a:	4413      	add	r3, r2
 8000f7c:	4a04      	ldr	r2, [pc, #16]	@ (8000f90 <HAL_IncTick+0x24>)
 8000f7e:	6013      	str	r3, [r2, #0]
}
 8000f80:	bf00      	nop
 8000f82:	46bd      	mov	sp, r7
 8000f84:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000f88:	4770      	bx	lr
 8000f8a:	bf00      	nop
 8000f8c:	20000008 	.word	0x20000008
 8000f90:	200001b8 	.word	0x200001b8

08000f94 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8000f94:	b480      	push	{r7}
 8000f96:	af00      	add	r7, sp, #0
  return uwTick;
 8000f98:	4b03      	ldr	r3, [pc, #12]	@ (8000fa8 <HAL_GetTick+0x14>)
 8000f9a:	681b      	ldr	r3, [r3, #0]
}
 8000f9c:	4618      	mov	r0, r3
 8000f9e:	46bd      	mov	sp, r7
 8000fa0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000fa4:	4770      	bx	lr
 8000fa6:	bf00      	nop
 8000fa8:	200001b8 	.word	0x200001b8

08000fac <HAL_ADC_Init>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef *hadc)
{
 8000fac:	b580      	push	{r7, lr}
 8000fae:	b084      	sub	sp, #16
 8000fb0:	af00      	add	r7, sp, #0
 8000fb2:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8000fb4:	2300      	movs	r3, #0
 8000fb6:	73fb      	strb	r3, [r7, #15]

  /* Check ADC handle */
  if (hadc == NULL)
 8000fb8:	687b      	ldr	r3, [r7, #4]
 8000fba:	2b00      	cmp	r3, #0
 8000fbc:	d101      	bne.n	8000fc2 <HAL_ADC_Init+0x16>
  {
    return HAL_ERROR;
 8000fbe:	2301      	movs	r3, #1
 8000fc0:	e033      	b.n	800102a <HAL_ADC_Init+0x7e>
  if (hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
  {
    assert_param(IS_ADC_EXT_TRIG_EDGE(hadc->Init.ExternalTrigConvEdge));
  }

  if (hadc->State == HAL_ADC_STATE_RESET)
 8000fc2:	687b      	ldr	r3, [r7, #4]
 8000fc4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000fc6:	2b00      	cmp	r3, #0
 8000fc8:	d109      	bne.n	8000fde <HAL_ADC_Init+0x32>

    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 8000fca:	6878      	ldr	r0, [r7, #4]
 8000fcc:	f7ff fb38 	bl	8000640 <HAL_ADC_MspInit>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Initialize ADC error code */
    ADC_CLEAR_ERRORCODE(hadc);
 8000fd0:	687b      	ldr	r3, [r7, #4]
 8000fd2:	2200      	movs	r2, #0
 8000fd4:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Allocate lock resource and initialize it */
    hadc->Lock = HAL_UNLOCKED;
 8000fd6:	687b      	ldr	r3, [r7, #4]
 8000fd8:	2200      	movs	r2, #0
 8000fda:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
  }

  /* Configuration of ADC parameters if previous preliminary actions are      */
  /* correctly completed.                                                     */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL))
 8000fde:	687b      	ldr	r3, [r7, #4]
 8000fe0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000fe2:	f003 0310 	and.w	r3, r3, #16
 8000fe6:	2b00      	cmp	r3, #0
 8000fe8:	d118      	bne.n	800101c <HAL_ADC_Init+0x70>
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8000fea:	687b      	ldr	r3, [r7, #4]
 8000fec:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000fee:	f423 5388 	bic.w	r3, r3, #4352	@ 0x1100
 8000ff2:	f023 0302 	bic.w	r3, r3, #2
 8000ff6:	f043 0202 	orr.w	r2, r3, #2
 8000ffa:	687b      	ldr	r3, [r7, #4]
 8000ffc:	641a      	str	r2, [r3, #64]	@ 0x40
                      HAL_ADC_STATE_REG_BUSY | HAL_ADC_STATE_INJ_BUSY,
                      HAL_ADC_STATE_BUSY_INTERNAL);

    /* Set ADC parameters */
    ADC_Init(hadc);
 8000ffe:	6878      	ldr	r0, [r7, #4]
 8001000:	f000 fb4a 	bl	8001698 <ADC_Init>

    /* Set ADC error code to none */
    ADC_CLEAR_ERRORCODE(hadc);
 8001004:	687b      	ldr	r3, [r7, #4]
 8001006:	2200      	movs	r2, #0
 8001008:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Set the ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 800100a:	687b      	ldr	r3, [r7, #4]
 800100c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800100e:	f023 0303 	bic.w	r3, r3, #3
 8001012:	f043 0201 	orr.w	r2, r3, #1
 8001016:	687b      	ldr	r3, [r7, #4]
 8001018:	641a      	str	r2, [r3, #64]	@ 0x40
 800101a:	e001      	b.n	8001020 <HAL_ADC_Init+0x74>
                      HAL_ADC_STATE_BUSY_INTERNAL,
                      HAL_ADC_STATE_READY);
  }
  else
  {
    tmp_hal_status = HAL_ERROR;
 800101c:	2301      	movs	r3, #1
 800101e:	73fb      	strb	r3, [r7, #15]
  }

  /* Release Lock */
  __HAL_UNLOCK(hadc);
 8001020:	687b      	ldr	r3, [r7, #4]
 8001022:	2200      	movs	r2, #0
 8001024:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Return function status */
  return tmp_hal_status;
 8001028:	7bfb      	ldrb	r3, [r7, #15]
}
 800102a:	4618      	mov	r0, r3
 800102c:	3710      	adds	r7, #16
 800102e:	46bd      	mov	sp, r7
 8001030:	bd80      	pop	{r7, pc}
	...

08001034 <HAL_ADC_Start_IT>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval HAL status.
  */
HAL_StatusTypeDef HAL_ADC_Start_IT(ADC_HandleTypeDef *hadc)
{
 8001034:	b480      	push	{r7}
 8001036:	b085      	sub	sp, #20
 8001038:	af00      	add	r7, sp, #0
 800103a:	6078      	str	r0, [r7, #4]
  __IO uint32_t counter = 0U;
 800103c:	2300      	movs	r3, #0
 800103e:	60bb      	str	r3, [r7, #8]
  /* Check the parameters */
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.ContinuousConvMode));
  assert_param(IS_ADC_EXT_TRIG_EDGE(hadc->Init.ExternalTrigConvEdge));

  /* Process locked */
  __HAL_LOCK(hadc);
 8001040:	687b      	ldr	r3, [r7, #4]
 8001042:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8001046:	2b01      	cmp	r3, #1
 8001048:	d101      	bne.n	800104e <HAL_ADC_Start_IT+0x1a>
 800104a:	2302      	movs	r3, #2
 800104c:	e0bd      	b.n	80011ca <HAL_ADC_Start_IT+0x196>
 800104e:	687b      	ldr	r3, [r7, #4]
 8001050:	2201      	movs	r2, #1
 8001052:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Enable the ADC peripheral */
  /* Check if ADC peripheral is disabled in order to enable it and wait during
  Tstab time the ADC's stabilization */
  if ((hadc->Instance->CR2 & ADC_CR2_ADON) != ADC_CR2_ADON)
 8001056:	687b      	ldr	r3, [r7, #4]
 8001058:	681b      	ldr	r3, [r3, #0]
 800105a:	689b      	ldr	r3, [r3, #8]
 800105c:	f003 0301 	and.w	r3, r3, #1
 8001060:	2b01      	cmp	r3, #1
 8001062:	d018      	beq.n	8001096 <HAL_ADC_Start_IT+0x62>
  {
    /* Enable the Peripheral */
    __HAL_ADC_ENABLE(hadc);
 8001064:	687b      	ldr	r3, [r7, #4]
 8001066:	681b      	ldr	r3, [r3, #0]
 8001068:	689a      	ldr	r2, [r3, #8]
 800106a:	687b      	ldr	r3, [r7, #4]
 800106c:	681b      	ldr	r3, [r3, #0]
 800106e:	f042 0201 	orr.w	r2, r2, #1
 8001072:	609a      	str	r2, [r3, #8]

    /* Delay for ADC stabilization time */
    /* Compute number of CPU cycles to wait for */
    counter = (ADC_STAB_DELAY_US * (SystemCoreClock / 1000000U));
 8001074:	4b58      	ldr	r3, [pc, #352]	@ (80011d8 <HAL_ADC_Start_IT+0x1a4>)
 8001076:	681b      	ldr	r3, [r3, #0]
 8001078:	4a58      	ldr	r2, [pc, #352]	@ (80011dc <HAL_ADC_Start_IT+0x1a8>)
 800107a:	fba2 2303 	umull	r2, r3, r2, r3
 800107e:	0c9a      	lsrs	r2, r3, #18
 8001080:	4613      	mov	r3, r2
 8001082:	005b      	lsls	r3, r3, #1
 8001084:	4413      	add	r3, r2
 8001086:	60bb      	str	r3, [r7, #8]
    while (counter != 0U)
 8001088:	e002      	b.n	8001090 <HAL_ADC_Start_IT+0x5c>
    {
      counter--;
 800108a:	68bb      	ldr	r3, [r7, #8]
 800108c:	3b01      	subs	r3, #1
 800108e:	60bb      	str	r3, [r7, #8]
    while (counter != 0U)
 8001090:	68bb      	ldr	r3, [r7, #8]
 8001092:	2b00      	cmp	r3, #0
 8001094:	d1f9      	bne.n	800108a <HAL_ADC_Start_IT+0x56>
    }
  }

  /* Start conversion if ADC is effectively enabled */
  if (HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_ADON))
 8001096:	687b      	ldr	r3, [r7, #4]
 8001098:	681b      	ldr	r3, [r3, #0]
 800109a:	689b      	ldr	r3, [r3, #8]
 800109c:	f003 0301 	and.w	r3, r3, #1
 80010a0:	2b01      	cmp	r3, #1
 80010a2:	f040 8085 	bne.w	80011b0 <HAL_ADC_Start_IT+0x17c>
  {
    /* Set ADC state                                                          */
    /* - Clear state bitfield related to regular group conversion results     */
    /* - Set state bitfield related to regular group operation                */
    ADC_STATE_CLR_SET(hadc->State,
 80010a6:	687b      	ldr	r3, [r7, #4]
 80010a8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80010aa:	f423 63e0 	bic.w	r3, r3, #1792	@ 0x700
 80010ae:	f023 0301 	bic.w	r3, r3, #1
 80010b2:	f443 7280 	orr.w	r2, r3, #256	@ 0x100
 80010b6:	687b      	ldr	r3, [r7, #4]
 80010b8:	641a      	str	r2, [r3, #64]	@ 0x40
                      HAL_ADC_STATE_READY | HAL_ADC_STATE_REG_EOC | HAL_ADC_STATE_REG_OVR,
                      HAL_ADC_STATE_REG_BUSY);

    /* If conversions on group regular are also triggering group injected,    */
    /* update ADC state.                                                      */
    if (READ_BIT(hadc->Instance->CR1, ADC_CR1_JAUTO) != RESET)
 80010ba:	687b      	ldr	r3, [r7, #4]
 80010bc:	681b      	ldr	r3, [r3, #0]
 80010be:	685b      	ldr	r3, [r3, #4]
 80010c0:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80010c4:	2b00      	cmp	r3, #0
 80010c6:	d007      	beq.n	80010d8 <HAL_ADC_Start_IT+0xa4>
    {
      ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);
 80010c8:	687b      	ldr	r3, [r7, #4]
 80010ca:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80010cc:	f423 5340 	bic.w	r3, r3, #12288	@ 0x3000
 80010d0:	f443 5280 	orr.w	r2, r3, #4096	@ 0x1000
 80010d4:	687b      	ldr	r3, [r7, #4]
 80010d6:	641a      	str	r2, [r3, #64]	@ 0x40
    }

    /* State machine update: Check if an injected conversion is ongoing */
    if (HAL_IS_BIT_SET(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 80010d8:	687b      	ldr	r3, [r7, #4]
 80010da:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80010dc:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 80010e0:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80010e4:	d106      	bne.n	80010f4 <HAL_ADC_Start_IT+0xc0>
    {
      /* Reset ADC error code fields related to conversions on group regular */
      CLEAR_BIT(hadc->ErrorCode, (HAL_ADC_ERROR_OVR | HAL_ADC_ERROR_DMA));
 80010e6:	687b      	ldr	r3, [r7, #4]
 80010e8:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80010ea:	f023 0206 	bic.w	r2, r3, #6
 80010ee:	687b      	ldr	r3, [r7, #4]
 80010f0:	645a      	str	r2, [r3, #68]	@ 0x44
 80010f2:	e002      	b.n	80010fa <HAL_ADC_Start_IT+0xc6>
    }
    else
    {
      /* Reset ADC all error code fields */
      ADC_CLEAR_ERRORCODE(hadc);
 80010f4:	687b      	ldr	r3, [r7, #4]
 80010f6:	2200      	movs	r2, #0
 80010f8:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* Process unlocked */
    /* Unlock before starting ADC conversions: in case of potential           */
    /* interruption, to let the process to ADC IRQ Handler.                   */
    __HAL_UNLOCK(hadc);
 80010fa:	687b      	ldr	r3, [r7, #4]
 80010fc:	2200      	movs	r2, #0
 80010fe:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Pointer to the common control register to which is belonging hadc    */
    /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
    /* control register)                                                    */
    tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 8001102:	4b37      	ldr	r3, [pc, #220]	@ (80011e0 <HAL_ADC_Start_IT+0x1ac>)
 8001104:	60fb      	str	r3, [r7, #12]

    /* Clear regular group conversion flag and overrun flag */
    /* (To ensure of no unknown state from potential previous ADC operations) */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_EOC | ADC_FLAG_OVR);
 8001106:	687b      	ldr	r3, [r7, #4]
 8001108:	681b      	ldr	r3, [r3, #0]
 800110a:	f06f 0222 	mvn.w	r2, #34	@ 0x22
 800110e:	601a      	str	r2, [r3, #0]

    /* Enable end of conversion interrupt for regular group */
    __HAL_ADC_ENABLE_IT(hadc, (ADC_IT_EOC | ADC_IT_OVR));
 8001110:	687b      	ldr	r3, [r7, #4]
 8001112:	681b      	ldr	r3, [r3, #0]
 8001114:	685b      	ldr	r3, [r3, #4]
 8001116:	687a      	ldr	r2, [r7, #4]
 8001118:	6812      	ldr	r2, [r2, #0]
 800111a:	f043 6380 	orr.w	r3, r3, #67108864	@ 0x4000000
 800111e:	f043 0320 	orr.w	r3, r3, #32
 8001122:	6053      	str	r3, [r2, #4]

    /* Check if Multimode enabled */
    if (HAL_IS_BIT_CLR(tmpADC_Common->CCR, ADC_CCR_MULTI))
 8001124:	68fb      	ldr	r3, [r7, #12]
 8001126:	685b      	ldr	r3, [r3, #4]
 8001128:	f003 031f 	and.w	r3, r3, #31
 800112c:	2b00      	cmp	r3, #0
 800112e:	d12a      	bne.n	8001186 <HAL_ADC_Start_IT+0x152>
    {
#if defined(ADC2) && defined(ADC3)
      if ((hadc->Instance == ADC1) || ((hadc->Instance == ADC2) && ((ADC->CCR & ADC_CCR_MULTI_Msk) < ADC_CCR_MULTI_0)) \
 8001130:	687b      	ldr	r3, [r7, #4]
 8001132:	681b      	ldr	r3, [r3, #0]
 8001134:	4a2b      	ldr	r2, [pc, #172]	@ (80011e4 <HAL_ADC_Start_IT+0x1b0>)
 8001136:	4293      	cmp	r3, r2
 8001138:	d015      	beq.n	8001166 <HAL_ADC_Start_IT+0x132>
 800113a:	687b      	ldr	r3, [r7, #4]
 800113c:	681b      	ldr	r3, [r3, #0]
 800113e:	4a2a      	ldr	r2, [pc, #168]	@ (80011e8 <HAL_ADC_Start_IT+0x1b4>)
 8001140:	4293      	cmp	r3, r2
 8001142:	d105      	bne.n	8001150 <HAL_ADC_Start_IT+0x11c>
 8001144:	4b26      	ldr	r3, [pc, #152]	@ (80011e0 <HAL_ADC_Start_IT+0x1ac>)
 8001146:	685b      	ldr	r3, [r3, #4]
 8001148:	f003 031f 	and.w	r3, r3, #31
 800114c:	2b00      	cmp	r3, #0
 800114e:	d00a      	beq.n	8001166 <HAL_ADC_Start_IT+0x132>
          || ((hadc->Instance == ADC3) && ((ADC->CCR & ADC_CCR_MULTI_Msk) < ADC_CCR_MULTI_4)))
 8001150:	687b      	ldr	r3, [r7, #4]
 8001152:	681b      	ldr	r3, [r3, #0]
 8001154:	4a25      	ldr	r2, [pc, #148]	@ (80011ec <HAL_ADC_Start_IT+0x1b8>)
 8001156:	4293      	cmp	r3, r2
 8001158:	d136      	bne.n	80011c8 <HAL_ADC_Start_IT+0x194>
 800115a:	4b21      	ldr	r3, [pc, #132]	@ (80011e0 <HAL_ADC_Start_IT+0x1ac>)
 800115c:	685b      	ldr	r3, [r3, #4]
 800115e:	f003 0310 	and.w	r3, r3, #16
 8001162:	2b00      	cmp	r3, #0
 8001164:	d130      	bne.n	80011c8 <HAL_ADC_Start_IT+0x194>
      {
#endif /* ADC2 || ADC3 */
        /* if no external trigger present enable software conversion of regular channels */
        if ((hadc->Instance->CR2 & ADC_CR2_EXTEN) == RESET)
 8001166:	687b      	ldr	r3, [r7, #4]
 8001168:	681b      	ldr	r3, [r3, #0]
 800116a:	689b      	ldr	r3, [r3, #8]
 800116c:	f003 5340 	and.w	r3, r3, #805306368	@ 0x30000000
 8001170:	2b00      	cmp	r3, #0
 8001172:	d129      	bne.n	80011c8 <HAL_ADC_Start_IT+0x194>
        {
          /* Enable the selected ADC software conversion for regular group */
          hadc->Instance->CR2 |= (uint32_t)ADC_CR2_SWSTART;
 8001174:	687b      	ldr	r3, [r7, #4]
 8001176:	681b      	ldr	r3, [r3, #0]
 8001178:	689a      	ldr	r2, [r3, #8]
 800117a:	687b      	ldr	r3, [r7, #4]
 800117c:	681b      	ldr	r3, [r3, #0]
 800117e:	f042 4280 	orr.w	r2, r2, #1073741824	@ 0x40000000
 8001182:	609a      	str	r2, [r3, #8]
 8001184:	e020      	b.n	80011c8 <HAL_ADC_Start_IT+0x194>
#endif /* ADC2 || ADC3 */
    }
    else
    {
      /* if instance of handle correspond to ADC1 and  no external trigger present enable software conversion of regular channels */
      if ((hadc->Instance == ADC1) && ((hadc->Instance->CR2 & ADC_CR2_EXTEN) == RESET))
 8001186:	687b      	ldr	r3, [r7, #4]
 8001188:	681b      	ldr	r3, [r3, #0]
 800118a:	4a16      	ldr	r2, [pc, #88]	@ (80011e4 <HAL_ADC_Start_IT+0x1b0>)
 800118c:	4293      	cmp	r3, r2
 800118e:	d11b      	bne.n	80011c8 <HAL_ADC_Start_IT+0x194>
 8001190:	687b      	ldr	r3, [r7, #4]
 8001192:	681b      	ldr	r3, [r3, #0]
 8001194:	689b      	ldr	r3, [r3, #8]
 8001196:	f003 5340 	and.w	r3, r3, #805306368	@ 0x30000000
 800119a:	2b00      	cmp	r3, #0
 800119c:	d114      	bne.n	80011c8 <HAL_ADC_Start_IT+0x194>
      {
        /* Enable the selected ADC software conversion for regular group */
        hadc->Instance->CR2 |= (uint32_t)ADC_CR2_SWSTART;
 800119e:	687b      	ldr	r3, [r7, #4]
 80011a0:	681b      	ldr	r3, [r3, #0]
 80011a2:	689a      	ldr	r2, [r3, #8]
 80011a4:	687b      	ldr	r3, [r7, #4]
 80011a6:	681b      	ldr	r3, [r3, #0]
 80011a8:	f042 4280 	orr.w	r2, r2, #1073741824	@ 0x40000000
 80011ac:	609a      	str	r2, [r3, #8]
 80011ae:	e00b      	b.n	80011c8 <HAL_ADC_Start_IT+0x194>
    }
  }
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 80011b0:	687b      	ldr	r3, [r7, #4]
 80011b2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80011b4:	f043 0210 	orr.w	r2, r3, #16
 80011b8:	687b      	ldr	r3, [r7, #4]
 80011ba:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Set ADC error code to ADC IP internal error */
    SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 80011bc:	687b      	ldr	r3, [r7, #4]
 80011be:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80011c0:	f043 0201 	orr.w	r2, r3, #1
 80011c4:	687b      	ldr	r3, [r7, #4]
 80011c6:	645a      	str	r2, [r3, #68]	@ 0x44
  }

  /* Return function status */
  return HAL_OK;
 80011c8:	2300      	movs	r3, #0
}
 80011ca:	4618      	mov	r0, r3
 80011cc:	3714      	adds	r7, #20
 80011ce:	46bd      	mov	sp, r7
 80011d0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80011d4:	4770      	bx	lr
 80011d6:	bf00      	nop
 80011d8:	20000000 	.word	0x20000000
 80011dc:	431bde83 	.word	0x431bde83
 80011e0:	40012300 	.word	0x40012300
 80011e4:	40012000 	.word	0x40012000
 80011e8:	40012100 	.word	0x40012100
 80011ec:	40012200 	.word	0x40012200

080011f0 <HAL_ADC_IRQHandler>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval None
  */
void HAL_ADC_IRQHandler(ADC_HandleTypeDef *hadc)
{
 80011f0:	b580      	push	{r7, lr}
 80011f2:	b086      	sub	sp, #24
 80011f4:	af00      	add	r7, sp, #0
 80011f6:	6078      	str	r0, [r7, #4]
  uint32_t tmp1 = 0U, tmp2 = 0U;
 80011f8:	2300      	movs	r3, #0
 80011fa:	617b      	str	r3, [r7, #20]
 80011fc:	2300      	movs	r3, #0
 80011fe:	613b      	str	r3, [r7, #16]

  uint32_t tmp_sr = hadc->Instance->SR;
 8001200:	687b      	ldr	r3, [r7, #4]
 8001202:	681b      	ldr	r3, [r3, #0]
 8001204:	681b      	ldr	r3, [r3, #0]
 8001206:	60fb      	str	r3, [r7, #12]
  uint32_t tmp_cr1 = hadc->Instance->CR1;
 8001208:	687b      	ldr	r3, [r7, #4]
 800120a:	681b      	ldr	r3, [r3, #0]
 800120c:	685b      	ldr	r3, [r3, #4]
 800120e:	60bb      	str	r3, [r7, #8]
  /* Check the parameters */
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.ContinuousConvMode));
  assert_param(IS_ADC_REGULAR_LENGTH(hadc->Init.NbrOfConversion));
  assert_param(IS_ADC_EOCSelection(hadc->Init.EOCSelection));

  tmp1 = tmp_sr & ADC_FLAG_EOC;
 8001210:	68fb      	ldr	r3, [r7, #12]
 8001212:	f003 0302 	and.w	r3, r3, #2
 8001216:	617b      	str	r3, [r7, #20]
  tmp2 = tmp_cr1 & ADC_IT_EOC;
 8001218:	68bb      	ldr	r3, [r7, #8]
 800121a:	f003 0320 	and.w	r3, r3, #32
 800121e:	613b      	str	r3, [r7, #16]
  /* Check End of conversion flag for regular channels */
  if (tmp1 && tmp2)
 8001220:	697b      	ldr	r3, [r7, #20]
 8001222:	2b00      	cmp	r3, #0
 8001224:	d049      	beq.n	80012ba <HAL_ADC_IRQHandler+0xca>
 8001226:	693b      	ldr	r3, [r7, #16]
 8001228:	2b00      	cmp	r3, #0
 800122a:	d046      	beq.n	80012ba <HAL_ADC_IRQHandler+0xca>
  {
    /* Update state machine on conversion status if not in error state */
    if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL))
 800122c:	687b      	ldr	r3, [r7, #4]
 800122e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001230:	f003 0310 	and.w	r3, r3, #16
 8001234:	2b00      	cmp	r3, #0
 8001236:	d105      	bne.n	8001244 <HAL_ADC_IRQHandler+0x54>
    {
      /* Set ADC state */
      SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC);
 8001238:	687b      	ldr	r3, [r7, #4]
 800123a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800123c:	f443 7200 	orr.w	r2, r3, #512	@ 0x200
 8001240:	687b      	ldr	r3, [r7, #4]
 8001242:	641a      	str	r2, [r3, #64]	@ 0x40
    /* by external trigger, continuous mode or scan sequence on going.      */
    /* Note: On STM32F4, there is no independent flag of end of sequence.   */
    /*       The test of scan sequence on going is done either with scan    */
    /*       sequence disabled or with end of conversion flag set to        */
    /*       of end of sequence.                                            */
    if (ADC_IS_SOFTWARE_START_REGULAR(hadc)                   &&
 8001244:	687b      	ldr	r3, [r7, #4]
 8001246:	681b      	ldr	r3, [r3, #0]
 8001248:	689b      	ldr	r3, [r3, #8]
 800124a:	f003 5340 	and.w	r3, r3, #805306368	@ 0x30000000
 800124e:	2b00      	cmp	r3, #0
 8001250:	d12b      	bne.n	80012aa <HAL_ADC_IRQHandler+0xba>
        (hadc->Init.ContinuousConvMode == DISABLE)            &&
 8001252:	687b      	ldr	r3, [r7, #4]
 8001254:	7e1b      	ldrb	r3, [r3, #24]
    if (ADC_IS_SOFTWARE_START_REGULAR(hadc)                   &&
 8001256:	2b00      	cmp	r3, #0
 8001258:	d127      	bne.n	80012aa <HAL_ADC_IRQHandler+0xba>
        (HAL_IS_BIT_CLR(hadc->Instance->SQR1, ADC_SQR1_L) ||
 800125a:	687b      	ldr	r3, [r7, #4]
 800125c:	681b      	ldr	r3, [r3, #0]
 800125e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8001260:	f403 0370 	and.w	r3, r3, #15728640	@ 0xf00000
        (hadc->Init.ContinuousConvMode == DISABLE)            &&
 8001264:	2b00      	cmp	r3, #0
 8001266:	d006      	beq.n	8001276 <HAL_ADC_IRQHandler+0x86>
         HAL_IS_BIT_CLR(hadc->Instance->CR2, ADC_CR2_EOCS)))
 8001268:	687b      	ldr	r3, [r7, #4]
 800126a:	681b      	ldr	r3, [r3, #0]
 800126c:	689b      	ldr	r3, [r3, #8]
 800126e:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
        (HAL_IS_BIT_CLR(hadc->Instance->SQR1, ADC_SQR1_L) ||
 8001272:	2b00      	cmp	r3, #0
 8001274:	d119      	bne.n	80012aa <HAL_ADC_IRQHandler+0xba>
    {
      /* Disable ADC end of single conversion interrupt on group regular */
      /* Note: Overrun interrupt was enabled with EOC interrupt in          */
      /* HAL_ADC_Start_IT(), but is not disabled here because can be used   */
      /* by overrun IRQ process below.                                      */
      __HAL_ADC_DISABLE_IT(hadc, ADC_IT_EOC);
 8001276:	687b      	ldr	r3, [r7, #4]
 8001278:	681b      	ldr	r3, [r3, #0]
 800127a:	685a      	ldr	r2, [r3, #4]
 800127c:	687b      	ldr	r3, [r7, #4]
 800127e:	681b      	ldr	r3, [r3, #0]
 8001280:	f022 0220 	bic.w	r2, r2, #32
 8001284:	605a      	str	r2, [r3, #4]

      /* Set ADC state */
      CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);
 8001286:	687b      	ldr	r3, [r7, #4]
 8001288:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800128a:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 800128e:	687b      	ldr	r3, [r7, #4]
 8001290:	641a      	str	r2, [r3, #64]	@ 0x40

      if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 8001292:	687b      	ldr	r3, [r7, #4]
 8001294:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001296:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 800129a:	2b00      	cmp	r3, #0
 800129c:	d105      	bne.n	80012aa <HAL_ADC_IRQHandler+0xba>
      {
        SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 800129e:	687b      	ldr	r3, [r7, #4]
 80012a0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80012a2:	f043 0201 	orr.w	r2, r3, #1
 80012a6:	687b      	ldr	r3, [r7, #4]
 80012a8:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Conversion complete callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->ConvCpltCallback(hadc);
#else
    HAL_ADC_ConvCpltCallback(hadc);
 80012aa:	6878      	ldr	r0, [r7, #4]
 80012ac:	f7ff fa5e 	bl	800076c <HAL_ADC_ConvCpltCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Clear regular group conversion flag */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_STRT | ADC_FLAG_EOC);
 80012b0:	687b      	ldr	r3, [r7, #4]
 80012b2:	681b      	ldr	r3, [r3, #0]
 80012b4:	f06f 0212 	mvn.w	r2, #18
 80012b8:	601a      	str	r2, [r3, #0]
  }

  tmp1 = tmp_sr & ADC_FLAG_JEOC;
 80012ba:	68fb      	ldr	r3, [r7, #12]
 80012bc:	f003 0304 	and.w	r3, r3, #4
 80012c0:	617b      	str	r3, [r7, #20]
  tmp2 = tmp_cr1 & ADC_IT_JEOC;
 80012c2:	68bb      	ldr	r3, [r7, #8]
 80012c4:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80012c8:	613b      	str	r3, [r7, #16]
  /* Check End of conversion flag for injected channels */
  if (tmp1 && tmp2)
 80012ca:	697b      	ldr	r3, [r7, #20]
 80012cc:	2b00      	cmp	r3, #0
 80012ce:	d057      	beq.n	8001380 <HAL_ADC_IRQHandler+0x190>
 80012d0:	693b      	ldr	r3, [r7, #16]
 80012d2:	2b00      	cmp	r3, #0
 80012d4:	d054      	beq.n	8001380 <HAL_ADC_IRQHandler+0x190>
  {
    /* Update state machine on conversion status if not in error state */
    if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL))
 80012d6:	687b      	ldr	r3, [r7, #4]
 80012d8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80012da:	f003 0310 	and.w	r3, r3, #16
 80012de:	2b00      	cmp	r3, #0
 80012e0:	d105      	bne.n	80012ee <HAL_ADC_IRQHandler+0xfe>
    {
      /* Set ADC state */
      SET_BIT(hadc->State, HAL_ADC_STATE_INJ_EOC);
 80012e2:	687b      	ldr	r3, [r7, #4]
 80012e4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80012e6:	f443 5200 	orr.w	r2, r3, #8192	@ 0x2000
 80012ea:	687b      	ldr	r3, [r7, #4]
 80012ec:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Determine whether any further conversion upcoming on group injected  */
    /* by external trigger, scan sequence on going or by automatic injected */
    /* conversion from group regular (same conditions as group regular      */
    /* interruption disabling above).                                       */
    if (ADC_IS_SOFTWARE_START_INJECTED(hadc)                    &&
 80012ee:	687b      	ldr	r3, [r7, #4]
 80012f0:	681b      	ldr	r3, [r3, #0]
 80012f2:	689b      	ldr	r3, [r3, #8]
 80012f4:	f403 1340 	and.w	r3, r3, #3145728	@ 0x300000
 80012f8:	2b00      	cmp	r3, #0
 80012fa:	d139      	bne.n	8001370 <HAL_ADC_IRQHandler+0x180>
        (HAL_IS_BIT_CLR(hadc->Instance->JSQR, ADC_JSQR_JL)  ||
 80012fc:	687b      	ldr	r3, [r7, #4]
 80012fe:	681b      	ldr	r3, [r3, #0]
 8001300:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8001302:	f403 1340 	and.w	r3, r3, #3145728	@ 0x300000
    if (ADC_IS_SOFTWARE_START_INJECTED(hadc)                    &&
 8001306:	2b00      	cmp	r3, #0
 8001308:	d006      	beq.n	8001318 <HAL_ADC_IRQHandler+0x128>
         HAL_IS_BIT_CLR(hadc->Instance->CR2, ADC_CR2_EOCS)) &&
 800130a:	687b      	ldr	r3, [r7, #4]
 800130c:	681b      	ldr	r3, [r3, #0]
 800130e:	689b      	ldr	r3, [r3, #8]
 8001310:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
        (HAL_IS_BIT_CLR(hadc->Instance->JSQR, ADC_JSQR_JL)  ||
 8001314:	2b00      	cmp	r3, #0
 8001316:	d12b      	bne.n	8001370 <HAL_ADC_IRQHandler+0x180>
        (HAL_IS_BIT_CLR(hadc->Instance->CR1, ADC_CR1_JAUTO) &&
 8001318:	687b      	ldr	r3, [r7, #4]
 800131a:	681b      	ldr	r3, [r3, #0]
 800131c:	685b      	ldr	r3, [r3, #4]
 800131e:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
         HAL_IS_BIT_CLR(hadc->Instance->CR2, ADC_CR2_EOCS)) &&
 8001322:	2b00      	cmp	r3, #0
 8001324:	d124      	bne.n	8001370 <HAL_ADC_IRQHandler+0x180>
         (ADC_IS_SOFTWARE_START_REGULAR(hadc)       &&
 8001326:	687b      	ldr	r3, [r7, #4]
 8001328:	681b      	ldr	r3, [r3, #0]
 800132a:	689b      	ldr	r3, [r3, #8]
 800132c:	f003 5340 	and.w	r3, r3, #805306368	@ 0x30000000
        (HAL_IS_BIT_CLR(hadc->Instance->CR1, ADC_CR1_JAUTO) &&
 8001330:	2b00      	cmp	r3, #0
 8001332:	d11d      	bne.n	8001370 <HAL_ADC_IRQHandler+0x180>
          (hadc->Init.ContinuousConvMode == DISABLE))))
 8001334:	687b      	ldr	r3, [r7, #4]
 8001336:	7e1b      	ldrb	r3, [r3, #24]
         (ADC_IS_SOFTWARE_START_REGULAR(hadc)       &&
 8001338:	2b00      	cmp	r3, #0
 800133a:	d119      	bne.n	8001370 <HAL_ADC_IRQHandler+0x180>
    {
      /* Disable ADC end of single conversion interrupt on group injected */
      __HAL_ADC_DISABLE_IT(hadc, ADC_IT_JEOC);
 800133c:	687b      	ldr	r3, [r7, #4]
 800133e:	681b      	ldr	r3, [r3, #0]
 8001340:	685a      	ldr	r2, [r3, #4]
 8001342:	687b      	ldr	r3, [r7, #4]
 8001344:	681b      	ldr	r3, [r3, #0]
 8001346:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 800134a:	605a      	str	r2, [r3, #4]

      /* Set ADC state */
      CLEAR_BIT(hadc->State, HAL_ADC_STATE_INJ_BUSY);
 800134c:	687b      	ldr	r3, [r7, #4]
 800134e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001350:	f423 5280 	bic.w	r2, r3, #4096	@ 0x1000
 8001354:	687b      	ldr	r3, [r7, #4]
 8001356:	641a      	str	r2, [r3, #64]	@ 0x40

      if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_REG_BUSY))
 8001358:	687b      	ldr	r3, [r7, #4]
 800135a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800135c:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8001360:	2b00      	cmp	r3, #0
 8001362:	d105      	bne.n	8001370 <HAL_ADC_IRQHandler+0x180>
      {
        SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 8001364:	687b      	ldr	r3, [r7, #4]
 8001366:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001368:	f043 0201 	orr.w	r2, r3, #1
 800136c:	687b      	ldr	r3, [r7, #4]
 800136e:	641a      	str	r2, [r3, #64]	@ 0x40
    /* Conversion complete callback */
    /* Conversion complete callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->InjectedConvCpltCallback(hadc);
#else
    HAL_ADCEx_InjectedConvCpltCallback(hadc);
 8001370:	6878      	ldr	r0, [r7, #4]
 8001372:	f000 fa8d 	bl	8001890 <HAL_ADCEx_InjectedConvCpltCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Clear injected group conversion flag */
    __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_JSTRT | ADC_FLAG_JEOC));
 8001376:	687b      	ldr	r3, [r7, #4]
 8001378:	681b      	ldr	r3, [r3, #0]
 800137a:	f06f 020c 	mvn.w	r2, #12
 800137e:	601a      	str	r2, [r3, #0]
  }

  tmp1 = tmp_sr & ADC_FLAG_AWD;
 8001380:	68fb      	ldr	r3, [r7, #12]
 8001382:	f003 0301 	and.w	r3, r3, #1
 8001386:	617b      	str	r3, [r7, #20]
  tmp2 = tmp_cr1 & ADC_IT_AWD;
 8001388:	68bb      	ldr	r3, [r7, #8]
 800138a:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800138e:	613b      	str	r3, [r7, #16]
  /* Check Analog watchdog flag */
  if (tmp1 && tmp2)
 8001390:	697b      	ldr	r3, [r7, #20]
 8001392:	2b00      	cmp	r3, #0
 8001394:	d017      	beq.n	80013c6 <HAL_ADC_IRQHandler+0x1d6>
 8001396:	693b      	ldr	r3, [r7, #16]
 8001398:	2b00      	cmp	r3, #0
 800139a:	d014      	beq.n	80013c6 <HAL_ADC_IRQHandler+0x1d6>
  {
    if (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_AWD))
 800139c:	687b      	ldr	r3, [r7, #4]
 800139e:	681b      	ldr	r3, [r3, #0]
 80013a0:	681b      	ldr	r3, [r3, #0]
 80013a2:	f003 0301 	and.w	r3, r3, #1
 80013a6:	2b01      	cmp	r3, #1
 80013a8:	d10d      	bne.n	80013c6 <HAL_ADC_IRQHandler+0x1d6>
    {
      /* Set ADC state */
      SET_BIT(hadc->State, HAL_ADC_STATE_AWD1);
 80013aa:	687b      	ldr	r3, [r7, #4]
 80013ac:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80013ae:	f443 3280 	orr.w	r2, r3, #65536	@ 0x10000
 80013b2:	687b      	ldr	r3, [r7, #4]
 80013b4:	641a      	str	r2, [r3, #64]	@ 0x40

      /* Level out of window callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
      hadc->LevelOutOfWindowCallback(hadc);
#else
      HAL_ADC_LevelOutOfWindowCallback(hadc);
 80013b6:	6878      	ldr	r0, [r7, #4]
 80013b8:	f000 f837 	bl	800142a <HAL_ADC_LevelOutOfWindowCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

      /* Clear the ADC analog watchdog flag */
      __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_AWD);
 80013bc:	687b      	ldr	r3, [r7, #4]
 80013be:	681b      	ldr	r3, [r3, #0]
 80013c0:	f06f 0201 	mvn.w	r2, #1
 80013c4:	601a      	str	r2, [r3, #0]
    }
  }

  tmp1 = tmp_sr & ADC_FLAG_OVR;
 80013c6:	68fb      	ldr	r3, [r7, #12]
 80013c8:	f003 0320 	and.w	r3, r3, #32
 80013cc:	617b      	str	r3, [r7, #20]
  tmp2 = tmp_cr1 & ADC_IT_OVR;
 80013ce:	68bb      	ldr	r3, [r7, #8]
 80013d0:	f003 6380 	and.w	r3, r3, #67108864	@ 0x4000000
 80013d4:	613b      	str	r3, [r7, #16]
  /* Check Overrun flag */
  if (tmp1 && tmp2)
 80013d6:	697b      	ldr	r3, [r7, #20]
 80013d8:	2b00      	cmp	r3, #0
 80013da:	d015      	beq.n	8001408 <HAL_ADC_IRQHandler+0x218>
 80013dc:	693b      	ldr	r3, [r7, #16]
 80013de:	2b00      	cmp	r3, #0
 80013e0:	d012      	beq.n	8001408 <HAL_ADC_IRQHandler+0x218>
    /* Note: On STM32F4, ADC overrun can be set through other parameters    */
    /*       refer to description of parameter "EOCSelection" for more      */
    /*       details.                                                       */

    /* Set ADC error code to overrun */
    SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_OVR);
 80013e2:	687b      	ldr	r3, [r7, #4]
 80013e4:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80013e6:	f043 0202 	orr.w	r2, r3, #2
 80013ea:	687b      	ldr	r3, [r7, #4]
 80013ec:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Clear ADC overrun flag */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_OVR);
 80013ee:	687b      	ldr	r3, [r7, #4]
 80013f0:	681b      	ldr	r3, [r3, #0]
 80013f2:	f06f 0220 	mvn.w	r2, #32
 80013f6:	601a      	str	r2, [r3, #0]

    /* Error callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->ErrorCallback(hadc);
#else
    HAL_ADC_ErrorCallback(hadc);
 80013f8:	6878      	ldr	r0, [r7, #4]
 80013fa:	f000 f820 	bl	800143e <HAL_ADC_ErrorCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Clear the Overrun flag */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_OVR);
 80013fe:	687b      	ldr	r3, [r7, #4]
 8001400:	681b      	ldr	r3, [r3, #0]
 8001402:	f06f 0220 	mvn.w	r2, #32
 8001406:	601a      	str	r2, [r3, #0]
  }
}
 8001408:	bf00      	nop
 800140a:	3718      	adds	r7, #24
 800140c:	46bd      	mov	sp, r7
 800140e:	bd80      	pop	{r7, pc}

08001410 <HAL_ADC_GetValue>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval Converted value
  */
uint32_t HAL_ADC_GetValue(ADC_HandleTypeDef *hadc)
{
 8001410:	b480      	push	{r7}
 8001412:	b083      	sub	sp, #12
 8001414:	af00      	add	r7, sp, #0
 8001416:	6078      	str	r0, [r7, #4]
  /* Return the selected ADC converted value */
  return hadc->Instance->DR;
 8001418:	687b      	ldr	r3, [r7, #4]
 800141a:	681b      	ldr	r3, [r3, #0]
 800141c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
}
 800141e:	4618      	mov	r0, r3
 8001420:	370c      	adds	r7, #12
 8001422:	46bd      	mov	sp, r7
 8001424:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001428:	4770      	bx	lr

0800142a <HAL_ADC_LevelOutOfWindowCallback>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval None
  */
__weak void HAL_ADC_LevelOutOfWindowCallback(ADC_HandleTypeDef *hadc)
{
 800142a:	b480      	push	{r7}
 800142c:	b083      	sub	sp, #12
 800142e:	af00      	add	r7, sp, #0
 8001430:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hadc);
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_ADC_LevelOoutOfWindowCallback could be implemented in the user file
   */
}
 8001432:	bf00      	nop
 8001434:	370c      	adds	r7, #12
 8001436:	46bd      	mov	sp, r7
 8001438:	f85d 7b04 	ldr.w	r7, [sp], #4
 800143c:	4770      	bx	lr

0800143e <HAL_ADC_ErrorCallback>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval None
  */
__weak void HAL_ADC_ErrorCallback(ADC_HandleTypeDef *hadc)
{
 800143e:	b480      	push	{r7}
 8001440:	b083      	sub	sp, #12
 8001442:	af00      	add	r7, sp, #0
 8001444:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hadc);
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_ADC_ErrorCallback could be implemented in the user file
   */
}
 8001446:	bf00      	nop
 8001448:	370c      	adds	r7, #12
 800144a:	46bd      	mov	sp, r7
 800144c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001450:	4770      	bx	lr
	...

08001454 <HAL_ADC_ConfigChannel>:
*         the configuration information for the specified ADC.
* @param  sConfig ADC configuration structure.
* @retval HAL status
*/
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef *hadc, ADC_ChannelConfTypeDef *sConfig)
{
 8001454:	b480      	push	{r7}
 8001456:	b085      	sub	sp, #20
 8001458:	af00      	add	r7, sp, #0
 800145a:	6078      	str	r0, [r7, #4]
 800145c:	6039      	str	r1, [r7, #0]
  __IO uint32_t counter = 0U;
 800145e:	2300      	movs	r3, #0
 8001460:	60bb      	str	r3, [r7, #8]
  assert_param(IS_ADC_CHANNEL(sConfig->Channel));
  assert_param(IS_ADC_REGULAR_RANK(sConfig->Rank));
  assert_param(IS_ADC_SAMPLE_TIME(sConfig->SamplingTime));

  /* Process locked */
  __HAL_LOCK(hadc);
 8001462:	687b      	ldr	r3, [r7, #4]
 8001464:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8001468:	2b01      	cmp	r3, #1
 800146a:	d101      	bne.n	8001470 <HAL_ADC_ConfigChannel+0x1c>
 800146c:	2302      	movs	r3, #2
 800146e:	e105      	b.n	800167c <HAL_ADC_ConfigChannel+0x228>
 8001470:	687b      	ldr	r3, [r7, #4]
 8001472:	2201      	movs	r2, #1
 8001474:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* if ADC_Channel_10 ... ADC_Channel_18 is selected */
  if (sConfig->Channel > ADC_CHANNEL_9)
 8001478:	683b      	ldr	r3, [r7, #0]
 800147a:	681b      	ldr	r3, [r3, #0]
 800147c:	2b09      	cmp	r3, #9
 800147e:	d925      	bls.n	80014cc <HAL_ADC_ConfigChannel+0x78>
  {
    /* Clear the old sample time */
    hadc->Instance->SMPR1 &= ~ADC_SMPR1(ADC_SMPR1_SMP10, sConfig->Channel);
 8001480:	687b      	ldr	r3, [r7, #4]
 8001482:	681b      	ldr	r3, [r3, #0]
 8001484:	68d9      	ldr	r1, [r3, #12]
 8001486:	683b      	ldr	r3, [r7, #0]
 8001488:	681b      	ldr	r3, [r3, #0]
 800148a:	b29b      	uxth	r3, r3
 800148c:	461a      	mov	r2, r3
 800148e:	4613      	mov	r3, r2
 8001490:	005b      	lsls	r3, r3, #1
 8001492:	4413      	add	r3, r2
 8001494:	3b1e      	subs	r3, #30
 8001496:	2207      	movs	r2, #7
 8001498:	fa02 f303 	lsl.w	r3, r2, r3
 800149c:	43da      	mvns	r2, r3
 800149e:	687b      	ldr	r3, [r7, #4]
 80014a0:	681b      	ldr	r3, [r3, #0]
 80014a2:	400a      	ands	r2, r1
 80014a4:	60da      	str	r2, [r3, #12]

    /* Set the new sample time */
    hadc->Instance->SMPR1 |= ADC_SMPR1(sConfig->SamplingTime, sConfig->Channel);
 80014a6:	687b      	ldr	r3, [r7, #4]
 80014a8:	681b      	ldr	r3, [r3, #0]
 80014aa:	68d9      	ldr	r1, [r3, #12]
 80014ac:	683b      	ldr	r3, [r7, #0]
 80014ae:	689a      	ldr	r2, [r3, #8]
 80014b0:	683b      	ldr	r3, [r7, #0]
 80014b2:	681b      	ldr	r3, [r3, #0]
 80014b4:	b29b      	uxth	r3, r3
 80014b6:	4618      	mov	r0, r3
 80014b8:	4603      	mov	r3, r0
 80014ba:	005b      	lsls	r3, r3, #1
 80014bc:	4403      	add	r3, r0
 80014be:	3b1e      	subs	r3, #30
 80014c0:	409a      	lsls	r2, r3
 80014c2:	687b      	ldr	r3, [r7, #4]
 80014c4:	681b      	ldr	r3, [r3, #0]
 80014c6:	430a      	orrs	r2, r1
 80014c8:	60da      	str	r2, [r3, #12]
 80014ca:	e022      	b.n	8001512 <HAL_ADC_ConfigChannel+0xbe>
  }
  else /* ADC_Channel include in ADC_Channel_[0..9] */
  {
    /* Clear the old sample time */
    hadc->Instance->SMPR2 &= ~ADC_SMPR2(ADC_SMPR2_SMP0, sConfig->Channel);
 80014cc:	687b      	ldr	r3, [r7, #4]
 80014ce:	681b      	ldr	r3, [r3, #0]
 80014d0:	6919      	ldr	r1, [r3, #16]
 80014d2:	683b      	ldr	r3, [r7, #0]
 80014d4:	681b      	ldr	r3, [r3, #0]
 80014d6:	b29b      	uxth	r3, r3
 80014d8:	461a      	mov	r2, r3
 80014da:	4613      	mov	r3, r2
 80014dc:	005b      	lsls	r3, r3, #1
 80014de:	4413      	add	r3, r2
 80014e0:	2207      	movs	r2, #7
 80014e2:	fa02 f303 	lsl.w	r3, r2, r3
 80014e6:	43da      	mvns	r2, r3
 80014e8:	687b      	ldr	r3, [r7, #4]
 80014ea:	681b      	ldr	r3, [r3, #0]
 80014ec:	400a      	ands	r2, r1
 80014ee:	611a      	str	r2, [r3, #16]

    /* Set the new sample time */
    hadc->Instance->SMPR2 |= ADC_SMPR2(sConfig->SamplingTime, sConfig->Channel);
 80014f0:	687b      	ldr	r3, [r7, #4]
 80014f2:	681b      	ldr	r3, [r3, #0]
 80014f4:	6919      	ldr	r1, [r3, #16]
 80014f6:	683b      	ldr	r3, [r7, #0]
 80014f8:	689a      	ldr	r2, [r3, #8]
 80014fa:	683b      	ldr	r3, [r7, #0]
 80014fc:	681b      	ldr	r3, [r3, #0]
 80014fe:	b29b      	uxth	r3, r3
 8001500:	4618      	mov	r0, r3
 8001502:	4603      	mov	r3, r0
 8001504:	005b      	lsls	r3, r3, #1
 8001506:	4403      	add	r3, r0
 8001508:	409a      	lsls	r2, r3
 800150a:	687b      	ldr	r3, [r7, #4]
 800150c:	681b      	ldr	r3, [r3, #0]
 800150e:	430a      	orrs	r2, r1
 8001510:	611a      	str	r2, [r3, #16]
  }

  /* For Rank 1 to 6 */
  if (sConfig->Rank < 7U)
 8001512:	683b      	ldr	r3, [r7, #0]
 8001514:	685b      	ldr	r3, [r3, #4]
 8001516:	2b06      	cmp	r3, #6
 8001518:	d824      	bhi.n	8001564 <HAL_ADC_ConfigChannel+0x110>
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR3 &= ~ADC_SQR3_RK(ADC_SQR3_SQ1, sConfig->Rank);
 800151a:	687b      	ldr	r3, [r7, #4]
 800151c:	681b      	ldr	r3, [r3, #0]
 800151e:	6b59      	ldr	r1, [r3, #52]	@ 0x34
 8001520:	683b      	ldr	r3, [r7, #0]
 8001522:	685a      	ldr	r2, [r3, #4]
 8001524:	4613      	mov	r3, r2
 8001526:	009b      	lsls	r3, r3, #2
 8001528:	4413      	add	r3, r2
 800152a:	3b05      	subs	r3, #5
 800152c:	221f      	movs	r2, #31
 800152e:	fa02 f303 	lsl.w	r3, r2, r3
 8001532:	43da      	mvns	r2, r3
 8001534:	687b      	ldr	r3, [r7, #4]
 8001536:	681b      	ldr	r3, [r3, #0]
 8001538:	400a      	ands	r2, r1
 800153a:	635a      	str	r2, [r3, #52]	@ 0x34

    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR3 |= ADC_SQR3_RK(sConfig->Channel, sConfig->Rank);
 800153c:	687b      	ldr	r3, [r7, #4]
 800153e:	681b      	ldr	r3, [r3, #0]
 8001540:	6b59      	ldr	r1, [r3, #52]	@ 0x34
 8001542:	683b      	ldr	r3, [r7, #0]
 8001544:	681b      	ldr	r3, [r3, #0]
 8001546:	b29b      	uxth	r3, r3
 8001548:	4618      	mov	r0, r3
 800154a:	683b      	ldr	r3, [r7, #0]
 800154c:	685a      	ldr	r2, [r3, #4]
 800154e:	4613      	mov	r3, r2
 8001550:	009b      	lsls	r3, r3, #2
 8001552:	4413      	add	r3, r2
 8001554:	3b05      	subs	r3, #5
 8001556:	fa00 f203 	lsl.w	r2, r0, r3
 800155a:	687b      	ldr	r3, [r7, #4]
 800155c:	681b      	ldr	r3, [r3, #0]
 800155e:	430a      	orrs	r2, r1
 8001560:	635a      	str	r2, [r3, #52]	@ 0x34
 8001562:	e04c      	b.n	80015fe <HAL_ADC_ConfigChannel+0x1aa>
  }
  /* For Rank 7 to 12 */
  else if (sConfig->Rank < 13U)
 8001564:	683b      	ldr	r3, [r7, #0]
 8001566:	685b      	ldr	r3, [r3, #4]
 8001568:	2b0c      	cmp	r3, #12
 800156a:	d824      	bhi.n	80015b6 <HAL_ADC_ConfigChannel+0x162>
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR2 &= ~ADC_SQR2_RK(ADC_SQR2_SQ7, sConfig->Rank);
 800156c:	687b      	ldr	r3, [r7, #4]
 800156e:	681b      	ldr	r3, [r3, #0]
 8001570:	6b19      	ldr	r1, [r3, #48]	@ 0x30
 8001572:	683b      	ldr	r3, [r7, #0]
 8001574:	685a      	ldr	r2, [r3, #4]
 8001576:	4613      	mov	r3, r2
 8001578:	009b      	lsls	r3, r3, #2
 800157a:	4413      	add	r3, r2
 800157c:	3b23      	subs	r3, #35	@ 0x23
 800157e:	221f      	movs	r2, #31
 8001580:	fa02 f303 	lsl.w	r3, r2, r3
 8001584:	43da      	mvns	r2, r3
 8001586:	687b      	ldr	r3, [r7, #4]
 8001588:	681b      	ldr	r3, [r3, #0]
 800158a:	400a      	ands	r2, r1
 800158c:	631a      	str	r2, [r3, #48]	@ 0x30

    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR2 |= ADC_SQR2_RK(sConfig->Channel, sConfig->Rank);
 800158e:	687b      	ldr	r3, [r7, #4]
 8001590:	681b      	ldr	r3, [r3, #0]
 8001592:	6b19      	ldr	r1, [r3, #48]	@ 0x30
 8001594:	683b      	ldr	r3, [r7, #0]
 8001596:	681b      	ldr	r3, [r3, #0]
 8001598:	b29b      	uxth	r3, r3
 800159a:	4618      	mov	r0, r3
 800159c:	683b      	ldr	r3, [r7, #0]
 800159e:	685a      	ldr	r2, [r3, #4]
 80015a0:	4613      	mov	r3, r2
 80015a2:	009b      	lsls	r3, r3, #2
 80015a4:	4413      	add	r3, r2
 80015a6:	3b23      	subs	r3, #35	@ 0x23
 80015a8:	fa00 f203 	lsl.w	r2, r0, r3
 80015ac:	687b      	ldr	r3, [r7, #4]
 80015ae:	681b      	ldr	r3, [r3, #0]
 80015b0:	430a      	orrs	r2, r1
 80015b2:	631a      	str	r2, [r3, #48]	@ 0x30
 80015b4:	e023      	b.n	80015fe <HAL_ADC_ConfigChannel+0x1aa>
  }
  /* For Rank 13 to 16 */
  else
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR1 &= ~ADC_SQR1_RK(ADC_SQR1_SQ13, sConfig->Rank);
 80015b6:	687b      	ldr	r3, [r7, #4]
 80015b8:	681b      	ldr	r3, [r3, #0]
 80015ba:	6ad9      	ldr	r1, [r3, #44]	@ 0x2c
 80015bc:	683b      	ldr	r3, [r7, #0]
 80015be:	685a      	ldr	r2, [r3, #4]
 80015c0:	4613      	mov	r3, r2
 80015c2:	009b      	lsls	r3, r3, #2
 80015c4:	4413      	add	r3, r2
 80015c6:	3b41      	subs	r3, #65	@ 0x41
 80015c8:	221f      	movs	r2, #31
 80015ca:	fa02 f303 	lsl.w	r3, r2, r3
 80015ce:	43da      	mvns	r2, r3
 80015d0:	687b      	ldr	r3, [r7, #4]
 80015d2:	681b      	ldr	r3, [r3, #0]
 80015d4:	400a      	ands	r2, r1
 80015d6:	62da      	str	r2, [r3, #44]	@ 0x2c

    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR1 |= ADC_SQR1_RK(sConfig->Channel, sConfig->Rank);
 80015d8:	687b      	ldr	r3, [r7, #4]
 80015da:	681b      	ldr	r3, [r3, #0]
 80015dc:	6ad9      	ldr	r1, [r3, #44]	@ 0x2c
 80015de:	683b      	ldr	r3, [r7, #0]
 80015e0:	681b      	ldr	r3, [r3, #0]
 80015e2:	b29b      	uxth	r3, r3
 80015e4:	4618      	mov	r0, r3
 80015e6:	683b      	ldr	r3, [r7, #0]
 80015e8:	685a      	ldr	r2, [r3, #4]
 80015ea:	4613      	mov	r3, r2
 80015ec:	009b      	lsls	r3, r3, #2
 80015ee:	4413      	add	r3, r2
 80015f0:	3b41      	subs	r3, #65	@ 0x41
 80015f2:	fa00 f203 	lsl.w	r2, r0, r3
 80015f6:	687b      	ldr	r3, [r7, #4]
 80015f8:	681b      	ldr	r3, [r3, #0]
 80015fa:	430a      	orrs	r2, r1
 80015fc:	62da      	str	r2, [r3, #44]	@ 0x2c
  }

  /* Pointer to the common control register to which is belonging hadc    */
  /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
  /* control register)                                                    */
  tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 80015fe:	4b22      	ldr	r3, [pc, #136]	@ (8001688 <HAL_ADC_ConfigChannel+0x234>)
 8001600:	60fb      	str	r3, [r7, #12]

  /* if ADC1 Channel_18 is selected for VBAT Channel ennable VBATE */
  if ((hadc->Instance == ADC1) && (sConfig->Channel == ADC_CHANNEL_VBAT))
 8001602:	687b      	ldr	r3, [r7, #4]
 8001604:	681b      	ldr	r3, [r3, #0]
 8001606:	4a21      	ldr	r2, [pc, #132]	@ (800168c <HAL_ADC_ConfigChannel+0x238>)
 8001608:	4293      	cmp	r3, r2
 800160a:	d109      	bne.n	8001620 <HAL_ADC_ConfigChannel+0x1cc>
 800160c:	683b      	ldr	r3, [r7, #0]
 800160e:	681b      	ldr	r3, [r3, #0]
 8001610:	2b12      	cmp	r3, #18
 8001612:	d105      	bne.n	8001620 <HAL_ADC_ConfigChannel+0x1cc>
    if ((uint16_t)ADC_CHANNEL_TEMPSENSOR == (uint16_t)ADC_CHANNEL_VBAT)
    {
      tmpADC_Common->CCR &= ~ADC_CCR_TSVREFE;
    }
    /* Enable the VBAT channel*/
    tmpADC_Common->CCR |= ADC_CCR_VBATE;
 8001614:	68fb      	ldr	r3, [r7, #12]
 8001616:	685b      	ldr	r3, [r3, #4]
 8001618:	f443 0280 	orr.w	r2, r3, #4194304	@ 0x400000
 800161c:	68fb      	ldr	r3, [r7, #12]
 800161e:	605a      	str	r2, [r3, #4]
  }

  /* if ADC1 Channel_16 or Channel_18 is selected for Temperature sensor or
     Channel_17 is selected for VREFINT enable TSVREFE */
  if ((hadc->Instance == ADC1) && ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) || (sConfig->Channel == ADC_CHANNEL_VREFINT)))
 8001620:	687b      	ldr	r3, [r7, #4]
 8001622:	681b      	ldr	r3, [r3, #0]
 8001624:	4a19      	ldr	r2, [pc, #100]	@ (800168c <HAL_ADC_ConfigChannel+0x238>)
 8001626:	4293      	cmp	r3, r2
 8001628:	d123      	bne.n	8001672 <HAL_ADC_ConfigChannel+0x21e>
 800162a:	683b      	ldr	r3, [r7, #0]
 800162c:	681b      	ldr	r3, [r3, #0]
 800162e:	2b10      	cmp	r3, #16
 8001630:	d003      	beq.n	800163a <HAL_ADC_ConfigChannel+0x1e6>
 8001632:	683b      	ldr	r3, [r7, #0]
 8001634:	681b      	ldr	r3, [r3, #0]
 8001636:	2b11      	cmp	r3, #17
 8001638:	d11b      	bne.n	8001672 <HAL_ADC_ConfigChannel+0x21e>
    if ((uint16_t)ADC_CHANNEL_TEMPSENSOR == (uint16_t)ADC_CHANNEL_VBAT)
    {
      tmpADC_Common->CCR &= ~ADC_CCR_VBATE;
    }
    /* Enable the Temperature sensor and VREFINT channel*/
    tmpADC_Common->CCR |= ADC_CCR_TSVREFE;
 800163a:	68fb      	ldr	r3, [r7, #12]
 800163c:	685b      	ldr	r3, [r3, #4]
 800163e:	f443 0200 	orr.w	r2, r3, #8388608	@ 0x800000
 8001642:	68fb      	ldr	r3, [r7, #12]
 8001644:	605a      	str	r2, [r3, #4]

    if (sConfig->Channel == ADC_CHANNEL_TEMPSENSOR)
 8001646:	683b      	ldr	r3, [r7, #0]
 8001648:	681b      	ldr	r3, [r3, #0]
 800164a:	2b10      	cmp	r3, #16
 800164c:	d111      	bne.n	8001672 <HAL_ADC_ConfigChannel+0x21e>
    {
      /* Delay for temperature sensor stabilization time */
      /* Compute number of CPU cycles to wait for */
      counter = (ADC_TEMPSENSOR_DELAY_US * (SystemCoreClock / 1000000U));
 800164e:	4b10      	ldr	r3, [pc, #64]	@ (8001690 <HAL_ADC_ConfigChannel+0x23c>)
 8001650:	681b      	ldr	r3, [r3, #0]
 8001652:	4a10      	ldr	r2, [pc, #64]	@ (8001694 <HAL_ADC_ConfigChannel+0x240>)
 8001654:	fba2 2303 	umull	r2, r3, r2, r3
 8001658:	0c9a      	lsrs	r2, r3, #18
 800165a:	4613      	mov	r3, r2
 800165c:	009b      	lsls	r3, r3, #2
 800165e:	4413      	add	r3, r2
 8001660:	005b      	lsls	r3, r3, #1
 8001662:	60bb      	str	r3, [r7, #8]
      while (counter != 0U)
 8001664:	e002      	b.n	800166c <HAL_ADC_ConfigChannel+0x218>
      {
        counter--;
 8001666:	68bb      	ldr	r3, [r7, #8]
 8001668:	3b01      	subs	r3, #1
 800166a:	60bb      	str	r3, [r7, #8]
      while (counter != 0U)
 800166c:	68bb      	ldr	r3, [r7, #8]
 800166e:	2b00      	cmp	r3, #0
 8001670:	d1f9      	bne.n	8001666 <HAL_ADC_ConfigChannel+0x212>
      }
    }
  }

  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8001672:	687b      	ldr	r3, [r7, #4]
 8001674:	2200      	movs	r2, #0
 8001676:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Return function status */
  return HAL_OK;
 800167a:	2300      	movs	r3, #0
}
 800167c:	4618      	mov	r0, r3
 800167e:	3714      	adds	r7, #20
 8001680:	46bd      	mov	sp, r7
 8001682:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001686:	4770      	bx	lr
 8001688:	40012300 	.word	0x40012300
 800168c:	40012000 	.word	0x40012000
 8001690:	20000000 	.word	0x20000000
 8001694:	431bde83 	.word	0x431bde83

08001698 <ADC_Init>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval None
  */
static void ADC_Init(ADC_HandleTypeDef *hadc)
{
 8001698:	b480      	push	{r7}
 800169a:	b085      	sub	sp, #20
 800169c:	af00      	add	r7, sp, #0
 800169e:	6078      	str	r0, [r7, #4]

  /* Set ADC parameters */
  /* Pointer to the common control register to which is belonging hadc    */
  /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
  /* control register)                                                    */
  tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 80016a0:	4b79      	ldr	r3, [pc, #484]	@ (8001888 <ADC_Init+0x1f0>)
 80016a2:	60fb      	str	r3, [r7, #12]

  /* Set the ADC clock prescaler */
  tmpADC_Common->CCR &= ~(ADC_CCR_ADCPRE);
 80016a4:	68fb      	ldr	r3, [r7, #12]
 80016a6:	685b      	ldr	r3, [r3, #4]
 80016a8:	f423 3240 	bic.w	r2, r3, #196608	@ 0x30000
 80016ac:	68fb      	ldr	r3, [r7, #12]
 80016ae:	605a      	str	r2, [r3, #4]
  tmpADC_Common->CCR |=  hadc->Init.ClockPrescaler;
 80016b0:	68fb      	ldr	r3, [r7, #12]
 80016b2:	685a      	ldr	r2, [r3, #4]
 80016b4:	687b      	ldr	r3, [r7, #4]
 80016b6:	685b      	ldr	r3, [r3, #4]
 80016b8:	431a      	orrs	r2, r3
 80016ba:	68fb      	ldr	r3, [r7, #12]
 80016bc:	605a      	str	r2, [r3, #4]

  /* Set ADC scan mode */
  hadc->Instance->CR1 &= ~(ADC_CR1_SCAN);
 80016be:	687b      	ldr	r3, [r7, #4]
 80016c0:	681b      	ldr	r3, [r3, #0]
 80016c2:	685a      	ldr	r2, [r3, #4]
 80016c4:	687b      	ldr	r3, [r7, #4]
 80016c6:	681b      	ldr	r3, [r3, #0]
 80016c8:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 80016cc:	605a      	str	r2, [r3, #4]
  hadc->Instance->CR1 |=  ADC_CR1_SCANCONV(hadc->Init.ScanConvMode);
 80016ce:	687b      	ldr	r3, [r7, #4]
 80016d0:	681b      	ldr	r3, [r3, #0]
 80016d2:	6859      	ldr	r1, [r3, #4]
 80016d4:	687b      	ldr	r3, [r7, #4]
 80016d6:	691b      	ldr	r3, [r3, #16]
 80016d8:	021a      	lsls	r2, r3, #8
 80016da:	687b      	ldr	r3, [r7, #4]
 80016dc:	681b      	ldr	r3, [r3, #0]
 80016de:	430a      	orrs	r2, r1
 80016e0:	605a      	str	r2, [r3, #4]

  /* Set ADC resolution */
  hadc->Instance->CR1 &= ~(ADC_CR1_RES);
 80016e2:	687b      	ldr	r3, [r7, #4]
 80016e4:	681b      	ldr	r3, [r3, #0]
 80016e6:	685a      	ldr	r2, [r3, #4]
 80016e8:	687b      	ldr	r3, [r7, #4]
 80016ea:	681b      	ldr	r3, [r3, #0]
 80016ec:	f022 7240 	bic.w	r2, r2, #50331648	@ 0x3000000
 80016f0:	605a      	str	r2, [r3, #4]
  hadc->Instance->CR1 |=  hadc->Init.Resolution;
 80016f2:	687b      	ldr	r3, [r7, #4]
 80016f4:	681b      	ldr	r3, [r3, #0]
 80016f6:	6859      	ldr	r1, [r3, #4]
 80016f8:	687b      	ldr	r3, [r7, #4]
 80016fa:	689a      	ldr	r2, [r3, #8]
 80016fc:	687b      	ldr	r3, [r7, #4]
 80016fe:	681b      	ldr	r3, [r3, #0]
 8001700:	430a      	orrs	r2, r1
 8001702:	605a      	str	r2, [r3, #4]

  /* Set ADC data alignment */
  hadc->Instance->CR2 &= ~(ADC_CR2_ALIGN);
 8001704:	687b      	ldr	r3, [r7, #4]
 8001706:	681b      	ldr	r3, [r3, #0]
 8001708:	689a      	ldr	r2, [r3, #8]
 800170a:	687b      	ldr	r3, [r7, #4]
 800170c:	681b      	ldr	r3, [r3, #0]
 800170e:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8001712:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= hadc->Init.DataAlign;
 8001714:	687b      	ldr	r3, [r7, #4]
 8001716:	681b      	ldr	r3, [r3, #0]
 8001718:	6899      	ldr	r1, [r3, #8]
 800171a:	687b      	ldr	r3, [r7, #4]
 800171c:	68da      	ldr	r2, [r3, #12]
 800171e:	687b      	ldr	r3, [r7, #4]
 8001720:	681b      	ldr	r3, [r3, #0]
 8001722:	430a      	orrs	r2, r1
 8001724:	609a      	str	r2, [r3, #8]
  /* Enable external trigger if trigger selection is different of software  */
  /* start.                                                                 */
  /* Note: This configuration keeps the hardware feature of parameter       */
  /*       ExternalTrigConvEdge "trigger edge none" equivalent to           */
  /*       software start.                                                  */
  if (hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 8001726:	687b      	ldr	r3, [r7, #4]
 8001728:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800172a:	4a58      	ldr	r2, [pc, #352]	@ (800188c <ADC_Init+0x1f4>)
 800172c:	4293      	cmp	r3, r2
 800172e:	d022      	beq.n	8001776 <ADC_Init+0xde>
  {
    /* Select external trigger to start conversion */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTSEL);
 8001730:	687b      	ldr	r3, [r7, #4]
 8001732:	681b      	ldr	r3, [r3, #0]
 8001734:	689a      	ldr	r2, [r3, #8]
 8001736:	687b      	ldr	r3, [r7, #4]
 8001738:	681b      	ldr	r3, [r3, #0]
 800173a:	f022 6270 	bic.w	r2, r2, #251658240	@ 0xf000000
 800173e:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 |= hadc->Init.ExternalTrigConv;
 8001740:	687b      	ldr	r3, [r7, #4]
 8001742:	681b      	ldr	r3, [r3, #0]
 8001744:	6899      	ldr	r1, [r3, #8]
 8001746:	687b      	ldr	r3, [r7, #4]
 8001748:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 800174a:	687b      	ldr	r3, [r7, #4]
 800174c:	681b      	ldr	r3, [r3, #0]
 800174e:	430a      	orrs	r2, r1
 8001750:	609a      	str	r2, [r3, #8]

    /* Select external trigger polarity */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTEN);
 8001752:	687b      	ldr	r3, [r7, #4]
 8001754:	681b      	ldr	r3, [r3, #0]
 8001756:	689a      	ldr	r2, [r3, #8]
 8001758:	687b      	ldr	r3, [r7, #4]
 800175a:	681b      	ldr	r3, [r3, #0]
 800175c:	f022 5240 	bic.w	r2, r2, #805306368	@ 0x30000000
 8001760:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 |= hadc->Init.ExternalTrigConvEdge;
 8001762:	687b      	ldr	r3, [r7, #4]
 8001764:	681b      	ldr	r3, [r3, #0]
 8001766:	6899      	ldr	r1, [r3, #8]
 8001768:	687b      	ldr	r3, [r7, #4]
 800176a:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800176c:	687b      	ldr	r3, [r7, #4]
 800176e:	681b      	ldr	r3, [r3, #0]
 8001770:	430a      	orrs	r2, r1
 8001772:	609a      	str	r2, [r3, #8]
 8001774:	e00f      	b.n	8001796 <ADC_Init+0xfe>
  }
  else
  {
    /* Reset the external trigger */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTSEL);
 8001776:	687b      	ldr	r3, [r7, #4]
 8001778:	681b      	ldr	r3, [r3, #0]
 800177a:	689a      	ldr	r2, [r3, #8]
 800177c:	687b      	ldr	r3, [r7, #4]
 800177e:	681b      	ldr	r3, [r3, #0]
 8001780:	f022 6270 	bic.w	r2, r2, #251658240	@ 0xf000000
 8001784:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTEN);
 8001786:	687b      	ldr	r3, [r7, #4]
 8001788:	681b      	ldr	r3, [r3, #0]
 800178a:	689a      	ldr	r2, [r3, #8]
 800178c:	687b      	ldr	r3, [r7, #4]
 800178e:	681b      	ldr	r3, [r3, #0]
 8001790:	f022 5240 	bic.w	r2, r2, #805306368	@ 0x30000000
 8001794:	609a      	str	r2, [r3, #8]
  }

  /* Enable or disable ADC continuous conversion mode */
  hadc->Instance->CR2 &= ~(ADC_CR2_CONT);
 8001796:	687b      	ldr	r3, [r7, #4]
 8001798:	681b      	ldr	r3, [r3, #0]
 800179a:	689a      	ldr	r2, [r3, #8]
 800179c:	687b      	ldr	r3, [r7, #4]
 800179e:	681b      	ldr	r3, [r3, #0]
 80017a0:	f022 0202 	bic.w	r2, r2, #2
 80017a4:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode);
 80017a6:	687b      	ldr	r3, [r7, #4]
 80017a8:	681b      	ldr	r3, [r3, #0]
 80017aa:	6899      	ldr	r1, [r3, #8]
 80017ac:	687b      	ldr	r3, [r7, #4]
 80017ae:	7e1b      	ldrb	r3, [r3, #24]
 80017b0:	005a      	lsls	r2, r3, #1
 80017b2:	687b      	ldr	r3, [r7, #4]
 80017b4:	681b      	ldr	r3, [r3, #0]
 80017b6:	430a      	orrs	r2, r1
 80017b8:	609a      	str	r2, [r3, #8]

  if (hadc->Init.DiscontinuousConvMode != DISABLE)
 80017ba:	687b      	ldr	r3, [r7, #4]
 80017bc:	f893 3020 	ldrb.w	r3, [r3, #32]
 80017c0:	2b00      	cmp	r3, #0
 80017c2:	d01b      	beq.n	80017fc <ADC_Init+0x164>
  {
    assert_param(IS_ADC_REGULAR_DISC_NUMBER(hadc->Init.NbrOfDiscConversion));

    /* Enable the selected ADC regular discontinuous mode */
    hadc->Instance->CR1 |= (uint32_t)ADC_CR1_DISCEN;
 80017c4:	687b      	ldr	r3, [r7, #4]
 80017c6:	681b      	ldr	r3, [r3, #0]
 80017c8:	685a      	ldr	r2, [r3, #4]
 80017ca:	687b      	ldr	r3, [r7, #4]
 80017cc:	681b      	ldr	r3, [r3, #0]
 80017ce:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 80017d2:	605a      	str	r2, [r3, #4]

    /* Set the number of channels to be converted in discontinuous mode */
    hadc->Instance->CR1 &= ~(ADC_CR1_DISCNUM);
 80017d4:	687b      	ldr	r3, [r7, #4]
 80017d6:	681b      	ldr	r3, [r3, #0]
 80017d8:	685a      	ldr	r2, [r3, #4]
 80017da:	687b      	ldr	r3, [r7, #4]
 80017dc:	681b      	ldr	r3, [r3, #0]
 80017de:	f422 4260 	bic.w	r2, r2, #57344	@ 0xe000
 80017e2:	605a      	str	r2, [r3, #4]
    hadc->Instance->CR1 |=  ADC_CR1_DISCONTINUOUS(hadc->Init.NbrOfDiscConversion);
 80017e4:	687b      	ldr	r3, [r7, #4]
 80017e6:	681b      	ldr	r3, [r3, #0]
 80017e8:	6859      	ldr	r1, [r3, #4]
 80017ea:	687b      	ldr	r3, [r7, #4]
 80017ec:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80017ee:	3b01      	subs	r3, #1
 80017f0:	035a      	lsls	r2, r3, #13
 80017f2:	687b      	ldr	r3, [r7, #4]
 80017f4:	681b      	ldr	r3, [r3, #0]
 80017f6:	430a      	orrs	r2, r1
 80017f8:	605a      	str	r2, [r3, #4]
 80017fa:	e007      	b.n	800180c <ADC_Init+0x174>
  }
  else
  {
    /* Disable the selected ADC regular discontinuous mode */
    hadc->Instance->CR1 &= ~(ADC_CR1_DISCEN);
 80017fc:	687b      	ldr	r3, [r7, #4]
 80017fe:	681b      	ldr	r3, [r3, #0]
 8001800:	685a      	ldr	r2, [r3, #4]
 8001802:	687b      	ldr	r3, [r7, #4]
 8001804:	681b      	ldr	r3, [r3, #0]
 8001806:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 800180a:	605a      	str	r2, [r3, #4]
  }

  /* Set ADC number of conversion */
  hadc->Instance->SQR1 &= ~(ADC_SQR1_L);
 800180c:	687b      	ldr	r3, [r7, #4]
 800180e:	681b      	ldr	r3, [r3, #0]
 8001810:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8001812:	687b      	ldr	r3, [r7, #4]
 8001814:	681b      	ldr	r3, [r3, #0]
 8001816:	f422 0270 	bic.w	r2, r2, #15728640	@ 0xf00000
 800181a:	62da      	str	r2, [r3, #44]	@ 0x2c
  hadc->Instance->SQR1 |=  ADC_SQR1(hadc->Init.NbrOfConversion);
 800181c:	687b      	ldr	r3, [r7, #4]
 800181e:	681b      	ldr	r3, [r3, #0]
 8001820:	6ad9      	ldr	r1, [r3, #44]	@ 0x2c
 8001822:	687b      	ldr	r3, [r7, #4]
 8001824:	69db      	ldr	r3, [r3, #28]
 8001826:	3b01      	subs	r3, #1
 8001828:	051a      	lsls	r2, r3, #20
 800182a:	687b      	ldr	r3, [r7, #4]
 800182c:	681b      	ldr	r3, [r3, #0]
 800182e:	430a      	orrs	r2, r1
 8001830:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Enable or disable ADC DMA continuous request */
  hadc->Instance->CR2 &= ~(ADC_CR2_DDS);
 8001832:	687b      	ldr	r3, [r7, #4]
 8001834:	681b      	ldr	r3, [r3, #0]
 8001836:	689a      	ldr	r2, [r3, #8]
 8001838:	687b      	ldr	r3, [r7, #4]
 800183a:	681b      	ldr	r3, [r3, #0]
 800183c:	f422 7200 	bic.w	r2, r2, #512	@ 0x200
 8001840:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_DMAContReq((uint32_t)hadc->Init.DMAContinuousRequests);
 8001842:	687b      	ldr	r3, [r7, #4]
 8001844:	681b      	ldr	r3, [r3, #0]
 8001846:	6899      	ldr	r1, [r3, #8]
 8001848:	687b      	ldr	r3, [r7, #4]
 800184a:	f893 3030 	ldrb.w	r3, [r3, #48]	@ 0x30
 800184e:	025a      	lsls	r2, r3, #9
 8001850:	687b      	ldr	r3, [r7, #4]
 8001852:	681b      	ldr	r3, [r3, #0]
 8001854:	430a      	orrs	r2, r1
 8001856:	609a      	str	r2, [r3, #8]

  /* Enable or disable ADC end of conversion selection */
  hadc->Instance->CR2 &= ~(ADC_CR2_EOCS);
 8001858:	687b      	ldr	r3, [r7, #4]
 800185a:	681b      	ldr	r3, [r3, #0]
 800185c:	689a      	ldr	r2, [r3, #8]
 800185e:	687b      	ldr	r3, [r7, #4]
 8001860:	681b      	ldr	r3, [r3, #0]
 8001862:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8001866:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_EOCSelection(hadc->Init.EOCSelection);
 8001868:	687b      	ldr	r3, [r7, #4]
 800186a:	681b      	ldr	r3, [r3, #0]
 800186c:	6899      	ldr	r1, [r3, #8]
 800186e:	687b      	ldr	r3, [r7, #4]
 8001870:	695b      	ldr	r3, [r3, #20]
 8001872:	029a      	lsls	r2, r3, #10
 8001874:	687b      	ldr	r3, [r7, #4]
 8001876:	681b      	ldr	r3, [r3, #0]
 8001878:	430a      	orrs	r2, r1
 800187a:	609a      	str	r2, [r3, #8]
}
 800187c:	bf00      	nop
 800187e:	3714      	adds	r7, #20
 8001880:	46bd      	mov	sp, r7
 8001882:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001886:	4770      	bx	lr
 8001888:	40012300 	.word	0x40012300
 800188c:	0f000001 	.word	0x0f000001

08001890 <HAL_ADCEx_InjectedConvCpltCallback>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval None
  */
__weak void HAL_ADCEx_InjectedConvCpltCallback(ADC_HandleTypeDef *hadc)
{
 8001890:	b480      	push	{r7}
 8001892:	b083      	sub	sp, #12
 8001894:	af00      	add	r7, sp, #0
 8001896:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hadc);
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_ADC_InjectedConvCpltCallback could be implemented in the user file
   */
}
 8001898:	bf00      	nop
 800189a:	370c      	adds	r7, #12
 800189c:	46bd      	mov	sp, r7
 800189e:	f85d 7b04 	ldr.w	r7, [sp], #4
 80018a2:	4770      	bx	lr

080018a4 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80018a4:	b480      	push	{r7}
 80018a6:	b085      	sub	sp, #20
 80018a8:	af00      	add	r7, sp, #0
 80018aa:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 80018ac:	687b      	ldr	r3, [r7, #4]
 80018ae:	f003 0307 	and.w	r3, r3, #7
 80018b2:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 80018b4:	4b0c      	ldr	r3, [pc, #48]	@ (80018e8 <__NVIC_SetPriorityGrouping+0x44>)
 80018b6:	68db      	ldr	r3, [r3, #12]
 80018b8:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 80018ba:	68ba      	ldr	r2, [r7, #8]
 80018bc:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 80018c0:	4013      	ands	r3, r2
 80018c2:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 80018c4:	68fb      	ldr	r3, [r7, #12]
 80018c6:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 80018c8:	68bb      	ldr	r3, [r7, #8]
 80018ca:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 80018cc:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 80018d0:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 80018d4:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 80018d6:	4a04      	ldr	r2, [pc, #16]	@ (80018e8 <__NVIC_SetPriorityGrouping+0x44>)
 80018d8:	68bb      	ldr	r3, [r7, #8]
 80018da:	60d3      	str	r3, [r2, #12]
}
 80018dc:	bf00      	nop
 80018de:	3714      	adds	r7, #20
 80018e0:	46bd      	mov	sp, r7
 80018e2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80018e6:	4770      	bx	lr
 80018e8:	e000ed00 	.word	0xe000ed00

080018ec <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 80018ec:	b480      	push	{r7}
 80018ee:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 80018f0:	4b04      	ldr	r3, [pc, #16]	@ (8001904 <__NVIC_GetPriorityGrouping+0x18>)
 80018f2:	68db      	ldr	r3, [r3, #12]
 80018f4:	0a1b      	lsrs	r3, r3, #8
 80018f6:	f003 0307 	and.w	r3, r3, #7
}
 80018fa:	4618      	mov	r0, r3
 80018fc:	46bd      	mov	sp, r7
 80018fe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001902:	4770      	bx	lr
 8001904:	e000ed00 	.word	0xe000ed00

08001908 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8001908:	b480      	push	{r7}
 800190a:	b083      	sub	sp, #12
 800190c:	af00      	add	r7, sp, #0
 800190e:	4603      	mov	r3, r0
 8001910:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8001912:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001916:	2b00      	cmp	r3, #0
 8001918:	db0b      	blt.n	8001932 <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 800191a:	79fb      	ldrb	r3, [r7, #7]
 800191c:	f003 021f 	and.w	r2, r3, #31
 8001920:	4907      	ldr	r1, [pc, #28]	@ (8001940 <__NVIC_EnableIRQ+0x38>)
 8001922:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001926:	095b      	lsrs	r3, r3, #5
 8001928:	2001      	movs	r0, #1
 800192a:	fa00 f202 	lsl.w	r2, r0, r2
 800192e:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 8001932:	bf00      	nop
 8001934:	370c      	adds	r7, #12
 8001936:	46bd      	mov	sp, r7
 8001938:	f85d 7b04 	ldr.w	r7, [sp], #4
 800193c:	4770      	bx	lr
 800193e:	bf00      	nop
 8001940:	e000e100 	.word	0xe000e100

08001944 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8001944:	b480      	push	{r7}
 8001946:	b083      	sub	sp, #12
 8001948:	af00      	add	r7, sp, #0
 800194a:	4603      	mov	r3, r0
 800194c:	6039      	str	r1, [r7, #0]
 800194e:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8001950:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001954:	2b00      	cmp	r3, #0
 8001956:	db0a      	blt.n	800196e <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001958:	683b      	ldr	r3, [r7, #0]
 800195a:	b2da      	uxtb	r2, r3
 800195c:	490c      	ldr	r1, [pc, #48]	@ (8001990 <__NVIC_SetPriority+0x4c>)
 800195e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001962:	0112      	lsls	r2, r2, #4
 8001964:	b2d2      	uxtb	r2, r2
 8001966:	440b      	add	r3, r1
 8001968:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 800196c:	e00a      	b.n	8001984 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800196e:	683b      	ldr	r3, [r7, #0]
 8001970:	b2da      	uxtb	r2, r3
 8001972:	4908      	ldr	r1, [pc, #32]	@ (8001994 <__NVIC_SetPriority+0x50>)
 8001974:	79fb      	ldrb	r3, [r7, #7]
 8001976:	f003 030f 	and.w	r3, r3, #15
 800197a:	3b04      	subs	r3, #4
 800197c:	0112      	lsls	r2, r2, #4
 800197e:	b2d2      	uxtb	r2, r2
 8001980:	440b      	add	r3, r1
 8001982:	761a      	strb	r2, [r3, #24]
}
 8001984:	bf00      	nop
 8001986:	370c      	adds	r7, #12
 8001988:	46bd      	mov	sp, r7
 800198a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800198e:	4770      	bx	lr
 8001990:	e000e100 	.word	0xe000e100
 8001994:	e000ed00 	.word	0xe000ed00

08001998 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8001998:	b480      	push	{r7}
 800199a:	b089      	sub	sp, #36	@ 0x24
 800199c:	af00      	add	r7, sp, #0
 800199e:	60f8      	str	r0, [r7, #12]
 80019a0:	60b9      	str	r1, [r7, #8]
 80019a2:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 80019a4:	68fb      	ldr	r3, [r7, #12]
 80019a6:	f003 0307 	and.w	r3, r3, #7
 80019aa:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 80019ac:	69fb      	ldr	r3, [r7, #28]
 80019ae:	f1c3 0307 	rsb	r3, r3, #7
 80019b2:	2b04      	cmp	r3, #4
 80019b4:	bf28      	it	cs
 80019b6:	2304      	movcs	r3, #4
 80019b8:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 80019ba:	69fb      	ldr	r3, [r7, #28]
 80019bc:	3304      	adds	r3, #4
 80019be:	2b06      	cmp	r3, #6
 80019c0:	d902      	bls.n	80019c8 <NVIC_EncodePriority+0x30>
 80019c2:	69fb      	ldr	r3, [r7, #28]
 80019c4:	3b03      	subs	r3, #3
 80019c6:	e000      	b.n	80019ca <NVIC_EncodePriority+0x32>
 80019c8:	2300      	movs	r3, #0
 80019ca:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80019cc:	f04f 32ff 	mov.w	r2, #4294967295
 80019d0:	69bb      	ldr	r3, [r7, #24]
 80019d2:	fa02 f303 	lsl.w	r3, r2, r3
 80019d6:	43da      	mvns	r2, r3
 80019d8:	68bb      	ldr	r3, [r7, #8]
 80019da:	401a      	ands	r2, r3
 80019dc:	697b      	ldr	r3, [r7, #20]
 80019de:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 80019e0:	f04f 31ff 	mov.w	r1, #4294967295
 80019e4:	697b      	ldr	r3, [r7, #20]
 80019e6:	fa01 f303 	lsl.w	r3, r1, r3
 80019ea:	43d9      	mvns	r1, r3
 80019ec:	687b      	ldr	r3, [r7, #4]
 80019ee:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80019f0:	4313      	orrs	r3, r2
         );
}
 80019f2:	4618      	mov	r0, r3
 80019f4:	3724      	adds	r7, #36	@ 0x24
 80019f6:	46bd      	mov	sp, r7
 80019f8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80019fc:	4770      	bx	lr

080019fe <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80019fe:	b580      	push	{r7, lr}
 8001a00:	b082      	sub	sp, #8
 8001a02:	af00      	add	r7, sp, #0
 8001a04:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8001a06:	6878      	ldr	r0, [r7, #4]
 8001a08:	f7ff ff4c 	bl	80018a4 <__NVIC_SetPriorityGrouping>
}
 8001a0c:	bf00      	nop
 8001a0e:	3708      	adds	r7, #8
 8001a10:	46bd      	mov	sp, r7
 8001a12:	bd80      	pop	{r7, pc}

08001a14 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8001a14:	b580      	push	{r7, lr}
 8001a16:	b086      	sub	sp, #24
 8001a18:	af00      	add	r7, sp, #0
 8001a1a:	4603      	mov	r3, r0
 8001a1c:	60b9      	str	r1, [r7, #8]
 8001a1e:	607a      	str	r2, [r7, #4]
 8001a20:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8001a22:	2300      	movs	r3, #0
 8001a24:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8001a26:	f7ff ff61 	bl	80018ec <__NVIC_GetPriorityGrouping>
 8001a2a:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8001a2c:	687a      	ldr	r2, [r7, #4]
 8001a2e:	68b9      	ldr	r1, [r7, #8]
 8001a30:	6978      	ldr	r0, [r7, #20]
 8001a32:	f7ff ffb1 	bl	8001998 <NVIC_EncodePriority>
 8001a36:	4602      	mov	r2, r0
 8001a38:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8001a3c:	4611      	mov	r1, r2
 8001a3e:	4618      	mov	r0, r3
 8001a40:	f7ff ff80 	bl	8001944 <__NVIC_SetPriority>
}
 8001a44:	bf00      	nop
 8001a46:	3718      	adds	r7, #24
 8001a48:	46bd      	mov	sp, r7
 8001a4a:	bd80      	pop	{r7, pc}

08001a4c <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8001a4c:	b580      	push	{r7, lr}
 8001a4e:	b082      	sub	sp, #8
 8001a50:	af00      	add	r7, sp, #0
 8001a52:	4603      	mov	r3, r0
 8001a54:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8001a56:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001a5a:	4618      	mov	r0, r3
 8001a5c:	f7ff ff54 	bl	8001908 <__NVIC_EnableIRQ>
}
 8001a60:	bf00      	nop
 8001a62:	3708      	adds	r7, #8
 8001a64:	46bd      	mov	sp, r7
 8001a66:	bd80      	pop	{r7, pc}

08001a68 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8001a68:	b480      	push	{r7}
 8001a6a:	b089      	sub	sp, #36	@ 0x24
 8001a6c:	af00      	add	r7, sp, #0
 8001a6e:	6078      	str	r0, [r7, #4]
 8001a70:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 8001a72:	2300      	movs	r3, #0
 8001a74:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 8001a76:	2300      	movs	r3, #0
 8001a78:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 8001a7a:	2300      	movs	r3, #0
 8001a7c:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 8001a7e:	2300      	movs	r3, #0
 8001a80:	61fb      	str	r3, [r7, #28]
 8001a82:	e16b      	b.n	8001d5c <HAL_GPIO_Init+0x2f4>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 8001a84:	2201      	movs	r2, #1
 8001a86:	69fb      	ldr	r3, [r7, #28]
 8001a88:	fa02 f303 	lsl.w	r3, r2, r3
 8001a8c:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8001a8e:	683b      	ldr	r3, [r7, #0]
 8001a90:	681b      	ldr	r3, [r3, #0]
 8001a92:	697a      	ldr	r2, [r7, #20]
 8001a94:	4013      	ands	r3, r2
 8001a96:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 8001a98:	693a      	ldr	r2, [r7, #16]
 8001a9a:	697b      	ldr	r3, [r7, #20]
 8001a9c:	429a      	cmp	r2, r3
 8001a9e:	f040 815a 	bne.w	8001d56 <HAL_GPIO_Init+0x2ee>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8001aa2:	683b      	ldr	r3, [r7, #0]
 8001aa4:	685b      	ldr	r3, [r3, #4]
 8001aa6:	f003 0303 	and.w	r3, r3, #3
 8001aaa:	2b01      	cmp	r3, #1
 8001aac:	d005      	beq.n	8001aba <HAL_GPIO_Init+0x52>
          (GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8001aae:	683b      	ldr	r3, [r7, #0]
 8001ab0:	685b      	ldr	r3, [r3, #4]
 8001ab2:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8001ab6:	2b02      	cmp	r3, #2
 8001ab8:	d130      	bne.n	8001b1c <HAL_GPIO_Init+0xb4>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 8001aba:	687b      	ldr	r3, [r7, #4]
 8001abc:	689b      	ldr	r3, [r3, #8]
 8001abe:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 8001ac0:	69fb      	ldr	r3, [r7, #28]
 8001ac2:	005b      	lsls	r3, r3, #1
 8001ac4:	2203      	movs	r2, #3
 8001ac6:	fa02 f303 	lsl.w	r3, r2, r3
 8001aca:	43db      	mvns	r3, r3
 8001acc:	69ba      	ldr	r2, [r7, #24]
 8001ace:	4013      	ands	r3, r2
 8001ad0:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 8001ad2:	683b      	ldr	r3, [r7, #0]
 8001ad4:	68da      	ldr	r2, [r3, #12]
 8001ad6:	69fb      	ldr	r3, [r7, #28]
 8001ad8:	005b      	lsls	r3, r3, #1
 8001ada:	fa02 f303 	lsl.w	r3, r2, r3
 8001ade:	69ba      	ldr	r2, [r7, #24]
 8001ae0:	4313      	orrs	r3, r2
 8001ae2:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 8001ae4:	687b      	ldr	r3, [r7, #4]
 8001ae6:	69ba      	ldr	r2, [r7, #24]
 8001ae8:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8001aea:	687b      	ldr	r3, [r7, #4]
 8001aec:	685b      	ldr	r3, [r3, #4]
 8001aee:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8001af0:	2201      	movs	r2, #1
 8001af2:	69fb      	ldr	r3, [r7, #28]
 8001af4:	fa02 f303 	lsl.w	r3, r2, r3
 8001af8:	43db      	mvns	r3, r3
 8001afa:	69ba      	ldr	r2, [r7, #24]
 8001afc:	4013      	ands	r3, r2
 8001afe:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8001b00:	683b      	ldr	r3, [r7, #0]
 8001b02:	685b      	ldr	r3, [r3, #4]
 8001b04:	091b      	lsrs	r3, r3, #4
 8001b06:	f003 0201 	and.w	r2, r3, #1
 8001b0a:	69fb      	ldr	r3, [r7, #28]
 8001b0c:	fa02 f303 	lsl.w	r3, r2, r3
 8001b10:	69ba      	ldr	r2, [r7, #24]
 8001b12:	4313      	orrs	r3, r2
 8001b14:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 8001b16:	687b      	ldr	r3, [r7, #4]
 8001b18:	69ba      	ldr	r2, [r7, #24]
 8001b1a:	605a      	str	r2, [r3, #4]
       }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8001b1c:	683b      	ldr	r3, [r7, #0]
 8001b1e:	685b      	ldr	r3, [r3, #4]
 8001b20:	f003 0303 	and.w	r3, r3, #3
 8001b24:	2b03      	cmp	r3, #3
 8001b26:	d017      	beq.n	8001b58 <HAL_GPIO_Init+0xf0>
      {
        /* Check the parameters */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));
        
        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8001b28:	687b      	ldr	r3, [r7, #4]
 8001b2a:	68db      	ldr	r3, [r3, #12]
 8001b2c:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 8001b2e:	69fb      	ldr	r3, [r7, #28]
 8001b30:	005b      	lsls	r3, r3, #1
 8001b32:	2203      	movs	r2, #3
 8001b34:	fa02 f303 	lsl.w	r3, r2, r3
 8001b38:	43db      	mvns	r3, r3
 8001b3a:	69ba      	ldr	r2, [r7, #24]
 8001b3c:	4013      	ands	r3, r2
 8001b3e:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8001b40:	683b      	ldr	r3, [r7, #0]
 8001b42:	689a      	ldr	r2, [r3, #8]
 8001b44:	69fb      	ldr	r3, [r7, #28]
 8001b46:	005b      	lsls	r3, r3, #1
 8001b48:	fa02 f303 	lsl.w	r3, r2, r3
 8001b4c:	69ba      	ldr	r2, [r7, #24]
 8001b4e:	4313      	orrs	r3, r2
 8001b50:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 8001b52:	687b      	ldr	r3, [r7, #4]
 8001b54:	69ba      	ldr	r2, [r7, #24]
 8001b56:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8001b58:	683b      	ldr	r3, [r7, #0]
 8001b5a:	685b      	ldr	r3, [r3, #4]
 8001b5c:	f003 0303 	and.w	r3, r3, #3
 8001b60:	2b02      	cmp	r3, #2
 8001b62:	d123      	bne.n	8001bac <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8001b64:	69fb      	ldr	r3, [r7, #28]
 8001b66:	08da      	lsrs	r2, r3, #3
 8001b68:	687b      	ldr	r3, [r7, #4]
 8001b6a:	3208      	adds	r2, #8
 8001b6c:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8001b70:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 8001b72:	69fb      	ldr	r3, [r7, #28]
 8001b74:	f003 0307 	and.w	r3, r3, #7
 8001b78:	009b      	lsls	r3, r3, #2
 8001b7a:	220f      	movs	r2, #15
 8001b7c:	fa02 f303 	lsl.w	r3, r2, r3
 8001b80:	43db      	mvns	r3, r3
 8001b82:	69ba      	ldr	r2, [r7, #24]
 8001b84:	4013      	ands	r3, r2
 8001b86:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 8001b88:	683b      	ldr	r3, [r7, #0]
 8001b8a:	691a      	ldr	r2, [r3, #16]
 8001b8c:	69fb      	ldr	r3, [r7, #28]
 8001b8e:	f003 0307 	and.w	r3, r3, #7
 8001b92:	009b      	lsls	r3, r3, #2
 8001b94:	fa02 f303 	lsl.w	r3, r2, r3
 8001b98:	69ba      	ldr	r2, [r7, #24]
 8001b9a:	4313      	orrs	r3, r2
 8001b9c:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 8001b9e:	69fb      	ldr	r3, [r7, #28]
 8001ba0:	08da      	lsrs	r2, r3, #3
 8001ba2:	687b      	ldr	r3, [r7, #4]
 8001ba4:	3208      	adds	r2, #8
 8001ba6:	69b9      	ldr	r1, [r7, #24]
 8001ba8:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8001bac:	687b      	ldr	r3, [r7, #4]
 8001bae:	681b      	ldr	r3, [r3, #0]
 8001bb0:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 8001bb2:	69fb      	ldr	r3, [r7, #28]
 8001bb4:	005b      	lsls	r3, r3, #1
 8001bb6:	2203      	movs	r2, #3
 8001bb8:	fa02 f303 	lsl.w	r3, r2, r3
 8001bbc:	43db      	mvns	r3, r3
 8001bbe:	69ba      	ldr	r2, [r7, #24]
 8001bc0:	4013      	ands	r3, r2
 8001bc2:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8001bc4:	683b      	ldr	r3, [r7, #0]
 8001bc6:	685b      	ldr	r3, [r3, #4]
 8001bc8:	f003 0203 	and.w	r2, r3, #3
 8001bcc:	69fb      	ldr	r3, [r7, #28]
 8001bce:	005b      	lsls	r3, r3, #1
 8001bd0:	fa02 f303 	lsl.w	r3, r2, r3
 8001bd4:	69ba      	ldr	r2, [r7, #24]
 8001bd6:	4313      	orrs	r3, r2
 8001bd8:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 8001bda:	687b      	ldr	r3, [r7, #4]
 8001bdc:	69ba      	ldr	r2, [r7, #24]
 8001bde:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 8001be0:	683b      	ldr	r3, [r7, #0]
 8001be2:	685b      	ldr	r3, [r3, #4]
 8001be4:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 8001be8:	2b00      	cmp	r3, #0
 8001bea:	f000 80b4 	beq.w	8001d56 <HAL_GPIO_Init+0x2ee>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001bee:	2300      	movs	r3, #0
 8001bf0:	60fb      	str	r3, [r7, #12]
 8001bf2:	4b60      	ldr	r3, [pc, #384]	@ (8001d74 <HAL_GPIO_Init+0x30c>)
 8001bf4:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001bf6:	4a5f      	ldr	r2, [pc, #380]	@ (8001d74 <HAL_GPIO_Init+0x30c>)
 8001bf8:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8001bfc:	6453      	str	r3, [r2, #68]	@ 0x44
 8001bfe:	4b5d      	ldr	r3, [pc, #372]	@ (8001d74 <HAL_GPIO_Init+0x30c>)
 8001c00:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001c02:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8001c06:	60fb      	str	r3, [r7, #12]
 8001c08:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 8001c0a:	4a5b      	ldr	r2, [pc, #364]	@ (8001d78 <HAL_GPIO_Init+0x310>)
 8001c0c:	69fb      	ldr	r3, [r7, #28]
 8001c0e:	089b      	lsrs	r3, r3, #2
 8001c10:	3302      	adds	r3, #2
 8001c12:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8001c16:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 8001c18:	69fb      	ldr	r3, [r7, #28]
 8001c1a:	f003 0303 	and.w	r3, r3, #3
 8001c1e:	009b      	lsls	r3, r3, #2
 8001c20:	220f      	movs	r2, #15
 8001c22:	fa02 f303 	lsl.w	r3, r2, r3
 8001c26:	43db      	mvns	r3, r3
 8001c28:	69ba      	ldr	r2, [r7, #24]
 8001c2a:	4013      	ands	r3, r2
 8001c2c:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 8001c2e:	687b      	ldr	r3, [r7, #4]
 8001c30:	4a52      	ldr	r2, [pc, #328]	@ (8001d7c <HAL_GPIO_Init+0x314>)
 8001c32:	4293      	cmp	r3, r2
 8001c34:	d02b      	beq.n	8001c8e <HAL_GPIO_Init+0x226>
 8001c36:	687b      	ldr	r3, [r7, #4]
 8001c38:	4a51      	ldr	r2, [pc, #324]	@ (8001d80 <HAL_GPIO_Init+0x318>)
 8001c3a:	4293      	cmp	r3, r2
 8001c3c:	d025      	beq.n	8001c8a <HAL_GPIO_Init+0x222>
 8001c3e:	687b      	ldr	r3, [r7, #4]
 8001c40:	4a50      	ldr	r2, [pc, #320]	@ (8001d84 <HAL_GPIO_Init+0x31c>)
 8001c42:	4293      	cmp	r3, r2
 8001c44:	d01f      	beq.n	8001c86 <HAL_GPIO_Init+0x21e>
 8001c46:	687b      	ldr	r3, [r7, #4]
 8001c48:	4a4f      	ldr	r2, [pc, #316]	@ (8001d88 <HAL_GPIO_Init+0x320>)
 8001c4a:	4293      	cmp	r3, r2
 8001c4c:	d019      	beq.n	8001c82 <HAL_GPIO_Init+0x21a>
 8001c4e:	687b      	ldr	r3, [r7, #4]
 8001c50:	4a4e      	ldr	r2, [pc, #312]	@ (8001d8c <HAL_GPIO_Init+0x324>)
 8001c52:	4293      	cmp	r3, r2
 8001c54:	d013      	beq.n	8001c7e <HAL_GPIO_Init+0x216>
 8001c56:	687b      	ldr	r3, [r7, #4]
 8001c58:	4a4d      	ldr	r2, [pc, #308]	@ (8001d90 <HAL_GPIO_Init+0x328>)
 8001c5a:	4293      	cmp	r3, r2
 8001c5c:	d00d      	beq.n	8001c7a <HAL_GPIO_Init+0x212>
 8001c5e:	687b      	ldr	r3, [r7, #4]
 8001c60:	4a4c      	ldr	r2, [pc, #304]	@ (8001d94 <HAL_GPIO_Init+0x32c>)
 8001c62:	4293      	cmp	r3, r2
 8001c64:	d007      	beq.n	8001c76 <HAL_GPIO_Init+0x20e>
 8001c66:	687b      	ldr	r3, [r7, #4]
 8001c68:	4a4b      	ldr	r2, [pc, #300]	@ (8001d98 <HAL_GPIO_Init+0x330>)
 8001c6a:	4293      	cmp	r3, r2
 8001c6c:	d101      	bne.n	8001c72 <HAL_GPIO_Init+0x20a>
 8001c6e:	2307      	movs	r3, #7
 8001c70:	e00e      	b.n	8001c90 <HAL_GPIO_Init+0x228>
 8001c72:	2308      	movs	r3, #8
 8001c74:	e00c      	b.n	8001c90 <HAL_GPIO_Init+0x228>
 8001c76:	2306      	movs	r3, #6
 8001c78:	e00a      	b.n	8001c90 <HAL_GPIO_Init+0x228>
 8001c7a:	2305      	movs	r3, #5
 8001c7c:	e008      	b.n	8001c90 <HAL_GPIO_Init+0x228>
 8001c7e:	2304      	movs	r3, #4
 8001c80:	e006      	b.n	8001c90 <HAL_GPIO_Init+0x228>
 8001c82:	2303      	movs	r3, #3
 8001c84:	e004      	b.n	8001c90 <HAL_GPIO_Init+0x228>
 8001c86:	2302      	movs	r3, #2
 8001c88:	e002      	b.n	8001c90 <HAL_GPIO_Init+0x228>
 8001c8a:	2301      	movs	r3, #1
 8001c8c:	e000      	b.n	8001c90 <HAL_GPIO_Init+0x228>
 8001c8e:	2300      	movs	r3, #0
 8001c90:	69fa      	ldr	r2, [r7, #28]
 8001c92:	f002 0203 	and.w	r2, r2, #3
 8001c96:	0092      	lsls	r2, r2, #2
 8001c98:	4093      	lsls	r3, r2
 8001c9a:	69ba      	ldr	r2, [r7, #24]
 8001c9c:	4313      	orrs	r3, r2
 8001c9e:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8001ca0:	4935      	ldr	r1, [pc, #212]	@ (8001d78 <HAL_GPIO_Init+0x310>)
 8001ca2:	69fb      	ldr	r3, [r7, #28]
 8001ca4:	089b      	lsrs	r3, r3, #2
 8001ca6:	3302      	adds	r3, #2
 8001ca8:	69ba      	ldr	r2, [r7, #24]
 8001caa:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8001cae:	4b3b      	ldr	r3, [pc, #236]	@ (8001d9c <HAL_GPIO_Init+0x334>)
 8001cb0:	689b      	ldr	r3, [r3, #8]
 8001cb2:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8001cb4:	693b      	ldr	r3, [r7, #16]
 8001cb6:	43db      	mvns	r3, r3
 8001cb8:	69ba      	ldr	r2, [r7, #24]
 8001cba:	4013      	ands	r3, r2
 8001cbc:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 8001cbe:	683b      	ldr	r3, [r7, #0]
 8001cc0:	685b      	ldr	r3, [r3, #4]
 8001cc2:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8001cc6:	2b00      	cmp	r3, #0
 8001cc8:	d003      	beq.n	8001cd2 <HAL_GPIO_Init+0x26a>
        {
          temp |= iocurrent;
 8001cca:	69ba      	ldr	r2, [r7, #24]
 8001ccc:	693b      	ldr	r3, [r7, #16]
 8001cce:	4313      	orrs	r3, r2
 8001cd0:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 8001cd2:	4a32      	ldr	r2, [pc, #200]	@ (8001d9c <HAL_GPIO_Init+0x334>)
 8001cd4:	69bb      	ldr	r3, [r7, #24]
 8001cd6:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 8001cd8:	4b30      	ldr	r3, [pc, #192]	@ (8001d9c <HAL_GPIO_Init+0x334>)
 8001cda:	68db      	ldr	r3, [r3, #12]
 8001cdc:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8001cde:	693b      	ldr	r3, [r7, #16]
 8001ce0:	43db      	mvns	r3, r3
 8001ce2:	69ba      	ldr	r2, [r7, #24]
 8001ce4:	4013      	ands	r3, r2
 8001ce6:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 8001ce8:	683b      	ldr	r3, [r7, #0]
 8001cea:	685b      	ldr	r3, [r3, #4]
 8001cec:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8001cf0:	2b00      	cmp	r3, #0
 8001cf2:	d003      	beq.n	8001cfc <HAL_GPIO_Init+0x294>
        {
          temp |= iocurrent;
 8001cf4:	69ba      	ldr	r2, [r7, #24]
 8001cf6:	693b      	ldr	r3, [r7, #16]
 8001cf8:	4313      	orrs	r3, r2
 8001cfa:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 8001cfc:	4a27      	ldr	r2, [pc, #156]	@ (8001d9c <HAL_GPIO_Init+0x334>)
 8001cfe:	69bb      	ldr	r3, [r7, #24]
 8001d00:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 8001d02:	4b26      	ldr	r3, [pc, #152]	@ (8001d9c <HAL_GPIO_Init+0x334>)
 8001d04:	685b      	ldr	r3, [r3, #4]
 8001d06:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8001d08:	693b      	ldr	r3, [r7, #16]
 8001d0a:	43db      	mvns	r3, r3
 8001d0c:	69ba      	ldr	r2, [r7, #24]
 8001d0e:	4013      	ands	r3, r2
 8001d10:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 8001d12:	683b      	ldr	r3, [r7, #0]
 8001d14:	685b      	ldr	r3, [r3, #4]
 8001d16:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8001d1a:	2b00      	cmp	r3, #0
 8001d1c:	d003      	beq.n	8001d26 <HAL_GPIO_Init+0x2be>
        {
          temp |= iocurrent;
 8001d1e:	69ba      	ldr	r2, [r7, #24]
 8001d20:	693b      	ldr	r3, [r7, #16]
 8001d22:	4313      	orrs	r3, r2
 8001d24:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 8001d26:	4a1d      	ldr	r2, [pc, #116]	@ (8001d9c <HAL_GPIO_Init+0x334>)
 8001d28:	69bb      	ldr	r3, [r7, #24]
 8001d2a:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8001d2c:	4b1b      	ldr	r3, [pc, #108]	@ (8001d9c <HAL_GPIO_Init+0x334>)
 8001d2e:	681b      	ldr	r3, [r3, #0]
 8001d30:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8001d32:	693b      	ldr	r3, [r7, #16]
 8001d34:	43db      	mvns	r3, r3
 8001d36:	69ba      	ldr	r2, [r7, #24]
 8001d38:	4013      	ands	r3, r2
 8001d3a:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 8001d3c:	683b      	ldr	r3, [r7, #0]
 8001d3e:	685b      	ldr	r3, [r3, #4]
 8001d40:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8001d44:	2b00      	cmp	r3, #0
 8001d46:	d003      	beq.n	8001d50 <HAL_GPIO_Init+0x2e8>
        {
          temp |= iocurrent;
 8001d48:	69ba      	ldr	r2, [r7, #24]
 8001d4a:	693b      	ldr	r3, [r7, #16]
 8001d4c:	4313      	orrs	r3, r2
 8001d4e:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 8001d50:	4a12      	ldr	r2, [pc, #72]	@ (8001d9c <HAL_GPIO_Init+0x334>)
 8001d52:	69bb      	ldr	r3, [r7, #24]
 8001d54:	6013      	str	r3, [r2, #0]
  for(position = 0U; position < GPIO_NUMBER; position++)
 8001d56:	69fb      	ldr	r3, [r7, #28]
 8001d58:	3301      	adds	r3, #1
 8001d5a:	61fb      	str	r3, [r7, #28]
 8001d5c:	69fb      	ldr	r3, [r7, #28]
 8001d5e:	2b0f      	cmp	r3, #15
 8001d60:	f67f ae90 	bls.w	8001a84 <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 8001d64:	bf00      	nop
 8001d66:	bf00      	nop
 8001d68:	3724      	adds	r7, #36	@ 0x24
 8001d6a:	46bd      	mov	sp, r7
 8001d6c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001d70:	4770      	bx	lr
 8001d72:	bf00      	nop
 8001d74:	40023800 	.word	0x40023800
 8001d78:	40013800 	.word	0x40013800
 8001d7c:	40020000 	.word	0x40020000
 8001d80:	40020400 	.word	0x40020400
 8001d84:	40020800 	.word	0x40020800
 8001d88:	40020c00 	.word	0x40020c00
 8001d8c:	40021000 	.word	0x40021000
 8001d90:	40021400 	.word	0x40021400
 8001d94:	40021800 	.word	0x40021800
 8001d98:	40021c00 	.word	0x40021c00
 8001d9c:	40013c00 	.word	0x40013c00

08001da0 <HAL_RCC_OscConfig>:
  *         supported by this API. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8001da0:	b580      	push	{r7, lr}
 8001da2:	b086      	sub	sp, #24
 8001da4:	af00      	add	r7, sp, #0
 8001da6:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;
  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8001da8:	687b      	ldr	r3, [r7, #4]
 8001daa:	2b00      	cmp	r3, #0
 8001dac:	d101      	bne.n	8001db2 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8001dae:	2301      	movs	r3, #1
 8001db0:	e267      	b.n	8002282 <HAL_RCC_OscConfig+0x4e2>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8001db2:	687b      	ldr	r3, [r7, #4]
 8001db4:	681b      	ldr	r3, [r3, #0]
 8001db6:	f003 0301 	and.w	r3, r3, #1
 8001dba:	2b00      	cmp	r3, #0
 8001dbc:	d075      	beq.n	8001eaa <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) || \
 8001dbe:	4b88      	ldr	r3, [pc, #544]	@ (8001fe0 <HAL_RCC_OscConfig+0x240>)
 8001dc0:	689b      	ldr	r3, [r3, #8]
 8001dc2:	f003 030c 	and.w	r3, r3, #12
 8001dc6:	2b04      	cmp	r3, #4
 8001dc8:	d00c      	beq.n	8001de4 <HAL_RCC_OscConfig+0x44>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8001dca:	4b85      	ldr	r3, [pc, #532]	@ (8001fe0 <HAL_RCC_OscConfig+0x240>)
 8001dcc:	689b      	ldr	r3, [r3, #8]
 8001dce:	f003 030c 	and.w	r3, r3, #12
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) || \
 8001dd2:	2b08      	cmp	r3, #8
 8001dd4:	d112      	bne.n	8001dfc <HAL_RCC_OscConfig+0x5c>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8001dd6:	4b82      	ldr	r3, [pc, #520]	@ (8001fe0 <HAL_RCC_OscConfig+0x240>)
 8001dd8:	685b      	ldr	r3, [r3, #4]
 8001dda:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8001dde:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8001de2:	d10b      	bne.n	8001dfc <HAL_RCC_OscConfig+0x5c>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8001de4:	4b7e      	ldr	r3, [pc, #504]	@ (8001fe0 <HAL_RCC_OscConfig+0x240>)
 8001de6:	681b      	ldr	r3, [r3, #0]
 8001de8:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8001dec:	2b00      	cmp	r3, #0
 8001dee:	d05b      	beq.n	8001ea8 <HAL_RCC_OscConfig+0x108>
 8001df0:	687b      	ldr	r3, [r7, #4]
 8001df2:	685b      	ldr	r3, [r3, #4]
 8001df4:	2b00      	cmp	r3, #0
 8001df6:	d157      	bne.n	8001ea8 <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 8001df8:	2301      	movs	r3, #1
 8001dfa:	e242      	b.n	8002282 <HAL_RCC_OscConfig+0x4e2>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8001dfc:	687b      	ldr	r3, [r7, #4]
 8001dfe:	685b      	ldr	r3, [r3, #4]
 8001e00:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8001e04:	d106      	bne.n	8001e14 <HAL_RCC_OscConfig+0x74>
 8001e06:	4b76      	ldr	r3, [pc, #472]	@ (8001fe0 <HAL_RCC_OscConfig+0x240>)
 8001e08:	681b      	ldr	r3, [r3, #0]
 8001e0a:	4a75      	ldr	r2, [pc, #468]	@ (8001fe0 <HAL_RCC_OscConfig+0x240>)
 8001e0c:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8001e10:	6013      	str	r3, [r2, #0]
 8001e12:	e01d      	b.n	8001e50 <HAL_RCC_OscConfig+0xb0>
 8001e14:	687b      	ldr	r3, [r7, #4]
 8001e16:	685b      	ldr	r3, [r3, #4]
 8001e18:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8001e1c:	d10c      	bne.n	8001e38 <HAL_RCC_OscConfig+0x98>
 8001e1e:	4b70      	ldr	r3, [pc, #448]	@ (8001fe0 <HAL_RCC_OscConfig+0x240>)
 8001e20:	681b      	ldr	r3, [r3, #0]
 8001e22:	4a6f      	ldr	r2, [pc, #444]	@ (8001fe0 <HAL_RCC_OscConfig+0x240>)
 8001e24:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8001e28:	6013      	str	r3, [r2, #0]
 8001e2a:	4b6d      	ldr	r3, [pc, #436]	@ (8001fe0 <HAL_RCC_OscConfig+0x240>)
 8001e2c:	681b      	ldr	r3, [r3, #0]
 8001e2e:	4a6c      	ldr	r2, [pc, #432]	@ (8001fe0 <HAL_RCC_OscConfig+0x240>)
 8001e30:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8001e34:	6013      	str	r3, [r2, #0]
 8001e36:	e00b      	b.n	8001e50 <HAL_RCC_OscConfig+0xb0>
 8001e38:	4b69      	ldr	r3, [pc, #420]	@ (8001fe0 <HAL_RCC_OscConfig+0x240>)
 8001e3a:	681b      	ldr	r3, [r3, #0]
 8001e3c:	4a68      	ldr	r2, [pc, #416]	@ (8001fe0 <HAL_RCC_OscConfig+0x240>)
 8001e3e:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8001e42:	6013      	str	r3, [r2, #0]
 8001e44:	4b66      	ldr	r3, [pc, #408]	@ (8001fe0 <HAL_RCC_OscConfig+0x240>)
 8001e46:	681b      	ldr	r3, [r3, #0]
 8001e48:	4a65      	ldr	r2, [pc, #404]	@ (8001fe0 <HAL_RCC_OscConfig+0x240>)
 8001e4a:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8001e4e:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if ((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 8001e50:	687b      	ldr	r3, [r7, #4]
 8001e52:	685b      	ldr	r3, [r3, #4]
 8001e54:	2b00      	cmp	r3, #0
 8001e56:	d013      	beq.n	8001e80 <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001e58:	f7ff f89c 	bl	8000f94 <HAL_GetTick>
 8001e5c:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8001e5e:	e008      	b.n	8001e72 <HAL_RCC_OscConfig+0xd2>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8001e60:	f7ff f898 	bl	8000f94 <HAL_GetTick>
 8001e64:	4602      	mov	r2, r0
 8001e66:	693b      	ldr	r3, [r7, #16]
 8001e68:	1ad3      	subs	r3, r2, r3
 8001e6a:	2b64      	cmp	r3, #100	@ 0x64
 8001e6c:	d901      	bls.n	8001e72 <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 8001e6e:	2303      	movs	r3, #3
 8001e70:	e207      	b.n	8002282 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8001e72:	4b5b      	ldr	r3, [pc, #364]	@ (8001fe0 <HAL_RCC_OscConfig+0x240>)
 8001e74:	681b      	ldr	r3, [r3, #0]
 8001e76:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8001e7a:	2b00      	cmp	r3, #0
 8001e7c:	d0f0      	beq.n	8001e60 <HAL_RCC_OscConfig+0xc0>
 8001e7e:	e014      	b.n	8001eaa <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001e80:	f7ff f888 	bl	8000f94 <HAL_GetTick>
 8001e84:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8001e86:	e008      	b.n	8001e9a <HAL_RCC_OscConfig+0xfa>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8001e88:	f7ff f884 	bl	8000f94 <HAL_GetTick>
 8001e8c:	4602      	mov	r2, r0
 8001e8e:	693b      	ldr	r3, [r7, #16]
 8001e90:	1ad3      	subs	r3, r2, r3
 8001e92:	2b64      	cmp	r3, #100	@ 0x64
 8001e94:	d901      	bls.n	8001e9a <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 8001e96:	2303      	movs	r3, #3
 8001e98:	e1f3      	b.n	8002282 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8001e9a:	4b51      	ldr	r3, [pc, #324]	@ (8001fe0 <HAL_RCC_OscConfig+0x240>)
 8001e9c:	681b      	ldr	r3, [r3, #0]
 8001e9e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8001ea2:	2b00      	cmp	r3, #0
 8001ea4:	d1f0      	bne.n	8001e88 <HAL_RCC_OscConfig+0xe8>
 8001ea6:	e000      	b.n	8001eaa <HAL_RCC_OscConfig+0x10a>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8001ea8:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8001eaa:	687b      	ldr	r3, [r7, #4]
 8001eac:	681b      	ldr	r3, [r3, #0]
 8001eae:	f003 0302 	and.w	r3, r3, #2
 8001eb2:	2b00      	cmp	r3, #0
 8001eb4:	d063      	beq.n	8001f7e <HAL_RCC_OscConfig+0x1de>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) || \
 8001eb6:	4b4a      	ldr	r3, [pc, #296]	@ (8001fe0 <HAL_RCC_OscConfig+0x240>)
 8001eb8:	689b      	ldr	r3, [r3, #8]
 8001eba:	f003 030c 	and.w	r3, r3, #12
 8001ebe:	2b00      	cmp	r3, #0
 8001ec0:	d00b      	beq.n	8001eda <HAL_RCC_OscConfig+0x13a>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8001ec2:	4b47      	ldr	r3, [pc, #284]	@ (8001fe0 <HAL_RCC_OscConfig+0x240>)
 8001ec4:	689b      	ldr	r3, [r3, #8]
 8001ec6:	f003 030c 	and.w	r3, r3, #12
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) || \
 8001eca:	2b08      	cmp	r3, #8
 8001ecc:	d11c      	bne.n	8001f08 <HAL_RCC_OscConfig+0x168>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8001ece:	4b44      	ldr	r3, [pc, #272]	@ (8001fe0 <HAL_RCC_OscConfig+0x240>)
 8001ed0:	685b      	ldr	r3, [r3, #4]
 8001ed2:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8001ed6:	2b00      	cmp	r3, #0
 8001ed8:	d116      	bne.n	8001f08 <HAL_RCC_OscConfig+0x168>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8001eda:	4b41      	ldr	r3, [pc, #260]	@ (8001fe0 <HAL_RCC_OscConfig+0x240>)
 8001edc:	681b      	ldr	r3, [r3, #0]
 8001ede:	f003 0302 	and.w	r3, r3, #2
 8001ee2:	2b00      	cmp	r3, #0
 8001ee4:	d005      	beq.n	8001ef2 <HAL_RCC_OscConfig+0x152>
 8001ee6:	687b      	ldr	r3, [r7, #4]
 8001ee8:	68db      	ldr	r3, [r3, #12]
 8001eea:	2b01      	cmp	r3, #1
 8001eec:	d001      	beq.n	8001ef2 <HAL_RCC_OscConfig+0x152>
      {
        return HAL_ERROR;
 8001eee:	2301      	movs	r3, #1
 8001ef0:	e1c7      	b.n	8002282 <HAL_RCC_OscConfig+0x4e2>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8001ef2:	4b3b      	ldr	r3, [pc, #236]	@ (8001fe0 <HAL_RCC_OscConfig+0x240>)
 8001ef4:	681b      	ldr	r3, [r3, #0]
 8001ef6:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8001efa:	687b      	ldr	r3, [r7, #4]
 8001efc:	691b      	ldr	r3, [r3, #16]
 8001efe:	00db      	lsls	r3, r3, #3
 8001f00:	4937      	ldr	r1, [pc, #220]	@ (8001fe0 <HAL_RCC_OscConfig+0x240>)
 8001f02:	4313      	orrs	r3, r2
 8001f04:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8001f06:	e03a      	b.n	8001f7e <HAL_RCC_OscConfig+0x1de>
      }
    }
    else
    {
      /* Check the HSI State */
      if ((RCC_OscInitStruct->HSIState) != RCC_HSI_OFF)
 8001f08:	687b      	ldr	r3, [r7, #4]
 8001f0a:	68db      	ldr	r3, [r3, #12]
 8001f0c:	2b00      	cmp	r3, #0
 8001f0e:	d020      	beq.n	8001f52 <HAL_RCC_OscConfig+0x1b2>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8001f10:	4b34      	ldr	r3, [pc, #208]	@ (8001fe4 <HAL_RCC_OscConfig+0x244>)
 8001f12:	2201      	movs	r2, #1
 8001f14:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001f16:	f7ff f83d 	bl	8000f94 <HAL_GetTick>
 8001f1a:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8001f1c:	e008      	b.n	8001f30 <HAL_RCC_OscConfig+0x190>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8001f1e:	f7ff f839 	bl	8000f94 <HAL_GetTick>
 8001f22:	4602      	mov	r2, r0
 8001f24:	693b      	ldr	r3, [r7, #16]
 8001f26:	1ad3      	subs	r3, r2, r3
 8001f28:	2b02      	cmp	r3, #2
 8001f2a:	d901      	bls.n	8001f30 <HAL_RCC_OscConfig+0x190>
          {
            return HAL_TIMEOUT;
 8001f2c:	2303      	movs	r3, #3
 8001f2e:	e1a8      	b.n	8002282 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8001f30:	4b2b      	ldr	r3, [pc, #172]	@ (8001fe0 <HAL_RCC_OscConfig+0x240>)
 8001f32:	681b      	ldr	r3, [r3, #0]
 8001f34:	f003 0302 	and.w	r3, r3, #2
 8001f38:	2b00      	cmp	r3, #0
 8001f3a:	d0f0      	beq.n	8001f1e <HAL_RCC_OscConfig+0x17e>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value. */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8001f3c:	4b28      	ldr	r3, [pc, #160]	@ (8001fe0 <HAL_RCC_OscConfig+0x240>)
 8001f3e:	681b      	ldr	r3, [r3, #0]
 8001f40:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8001f44:	687b      	ldr	r3, [r7, #4]
 8001f46:	691b      	ldr	r3, [r3, #16]
 8001f48:	00db      	lsls	r3, r3, #3
 8001f4a:	4925      	ldr	r1, [pc, #148]	@ (8001fe0 <HAL_RCC_OscConfig+0x240>)
 8001f4c:	4313      	orrs	r3, r2
 8001f4e:	600b      	str	r3, [r1, #0]
 8001f50:	e015      	b.n	8001f7e <HAL_RCC_OscConfig+0x1de>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8001f52:	4b24      	ldr	r3, [pc, #144]	@ (8001fe4 <HAL_RCC_OscConfig+0x244>)
 8001f54:	2200      	movs	r2, #0
 8001f56:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001f58:	f7ff f81c 	bl	8000f94 <HAL_GetTick>
 8001f5c:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8001f5e:	e008      	b.n	8001f72 <HAL_RCC_OscConfig+0x1d2>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8001f60:	f7ff f818 	bl	8000f94 <HAL_GetTick>
 8001f64:	4602      	mov	r2, r0
 8001f66:	693b      	ldr	r3, [r7, #16]
 8001f68:	1ad3      	subs	r3, r2, r3
 8001f6a:	2b02      	cmp	r3, #2
 8001f6c:	d901      	bls.n	8001f72 <HAL_RCC_OscConfig+0x1d2>
          {
            return HAL_TIMEOUT;
 8001f6e:	2303      	movs	r3, #3
 8001f70:	e187      	b.n	8002282 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8001f72:	4b1b      	ldr	r3, [pc, #108]	@ (8001fe0 <HAL_RCC_OscConfig+0x240>)
 8001f74:	681b      	ldr	r3, [r3, #0]
 8001f76:	f003 0302 	and.w	r3, r3, #2
 8001f7a:	2b00      	cmp	r3, #0
 8001f7c:	d1f0      	bne.n	8001f60 <HAL_RCC_OscConfig+0x1c0>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8001f7e:	687b      	ldr	r3, [r7, #4]
 8001f80:	681b      	ldr	r3, [r3, #0]
 8001f82:	f003 0308 	and.w	r3, r3, #8
 8001f86:	2b00      	cmp	r3, #0
 8001f88:	d036      	beq.n	8001ff8 <HAL_RCC_OscConfig+0x258>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if ((RCC_OscInitStruct->LSIState) != RCC_LSI_OFF)
 8001f8a:	687b      	ldr	r3, [r7, #4]
 8001f8c:	695b      	ldr	r3, [r3, #20]
 8001f8e:	2b00      	cmp	r3, #0
 8001f90:	d016      	beq.n	8001fc0 <HAL_RCC_OscConfig+0x220>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8001f92:	4b15      	ldr	r3, [pc, #84]	@ (8001fe8 <HAL_RCC_OscConfig+0x248>)
 8001f94:	2201      	movs	r2, #1
 8001f96:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8001f98:	f7fe fffc 	bl	8000f94 <HAL_GetTick>
 8001f9c:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8001f9e:	e008      	b.n	8001fb2 <HAL_RCC_OscConfig+0x212>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8001fa0:	f7fe fff8 	bl	8000f94 <HAL_GetTick>
 8001fa4:	4602      	mov	r2, r0
 8001fa6:	693b      	ldr	r3, [r7, #16]
 8001fa8:	1ad3      	subs	r3, r2, r3
 8001faa:	2b02      	cmp	r3, #2
 8001fac:	d901      	bls.n	8001fb2 <HAL_RCC_OscConfig+0x212>
        {
          return HAL_TIMEOUT;
 8001fae:	2303      	movs	r3, #3
 8001fb0:	e167      	b.n	8002282 <HAL_RCC_OscConfig+0x4e2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8001fb2:	4b0b      	ldr	r3, [pc, #44]	@ (8001fe0 <HAL_RCC_OscConfig+0x240>)
 8001fb4:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8001fb6:	f003 0302 	and.w	r3, r3, #2
 8001fba:	2b00      	cmp	r3, #0
 8001fbc:	d0f0      	beq.n	8001fa0 <HAL_RCC_OscConfig+0x200>
 8001fbe:	e01b      	b.n	8001ff8 <HAL_RCC_OscConfig+0x258>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8001fc0:	4b09      	ldr	r3, [pc, #36]	@ (8001fe8 <HAL_RCC_OscConfig+0x248>)
 8001fc2:	2200      	movs	r2, #0
 8001fc4:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8001fc6:	f7fe ffe5 	bl	8000f94 <HAL_GetTick>
 8001fca:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8001fcc:	e00e      	b.n	8001fec <HAL_RCC_OscConfig+0x24c>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8001fce:	f7fe ffe1 	bl	8000f94 <HAL_GetTick>
 8001fd2:	4602      	mov	r2, r0
 8001fd4:	693b      	ldr	r3, [r7, #16]
 8001fd6:	1ad3      	subs	r3, r2, r3
 8001fd8:	2b02      	cmp	r3, #2
 8001fda:	d907      	bls.n	8001fec <HAL_RCC_OscConfig+0x24c>
        {
          return HAL_TIMEOUT;
 8001fdc:	2303      	movs	r3, #3
 8001fde:	e150      	b.n	8002282 <HAL_RCC_OscConfig+0x4e2>
 8001fe0:	40023800 	.word	0x40023800
 8001fe4:	42470000 	.word	0x42470000
 8001fe8:	42470e80 	.word	0x42470e80
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8001fec:	4b88      	ldr	r3, [pc, #544]	@ (8002210 <HAL_RCC_OscConfig+0x470>)
 8001fee:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8001ff0:	f003 0302 	and.w	r3, r3, #2
 8001ff4:	2b00      	cmp	r3, #0
 8001ff6:	d1ea      	bne.n	8001fce <HAL_RCC_OscConfig+0x22e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8001ff8:	687b      	ldr	r3, [r7, #4]
 8001ffa:	681b      	ldr	r3, [r3, #0]
 8001ffc:	f003 0304 	and.w	r3, r3, #4
 8002000:	2b00      	cmp	r3, #0
 8002002:	f000 8097 	beq.w	8002134 <HAL_RCC_OscConfig+0x394>
  {
    FlagStatus       pwrclkchanged = RESET;
 8002006:	2300      	movs	r3, #0
 8002008:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 800200a:	4b81      	ldr	r3, [pc, #516]	@ (8002210 <HAL_RCC_OscConfig+0x470>)
 800200c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800200e:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8002012:	2b00      	cmp	r3, #0
 8002014:	d10f      	bne.n	8002036 <HAL_RCC_OscConfig+0x296>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8002016:	2300      	movs	r3, #0
 8002018:	60bb      	str	r3, [r7, #8]
 800201a:	4b7d      	ldr	r3, [pc, #500]	@ (8002210 <HAL_RCC_OscConfig+0x470>)
 800201c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800201e:	4a7c      	ldr	r2, [pc, #496]	@ (8002210 <HAL_RCC_OscConfig+0x470>)
 8002020:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8002024:	6413      	str	r3, [r2, #64]	@ 0x40
 8002026:	4b7a      	ldr	r3, [pc, #488]	@ (8002210 <HAL_RCC_OscConfig+0x470>)
 8002028:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800202a:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800202e:	60bb      	str	r3, [r7, #8]
 8002030:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8002032:	2301      	movs	r3, #1
 8002034:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002036:	4b77      	ldr	r3, [pc, #476]	@ (8002214 <HAL_RCC_OscConfig+0x474>)
 8002038:	681b      	ldr	r3, [r3, #0]
 800203a:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800203e:	2b00      	cmp	r3, #0
 8002040:	d118      	bne.n	8002074 <HAL_RCC_OscConfig+0x2d4>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8002042:	4b74      	ldr	r3, [pc, #464]	@ (8002214 <HAL_RCC_OscConfig+0x474>)
 8002044:	681b      	ldr	r3, [r3, #0]
 8002046:	4a73      	ldr	r2, [pc, #460]	@ (8002214 <HAL_RCC_OscConfig+0x474>)
 8002048:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 800204c:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 800204e:	f7fe ffa1 	bl	8000f94 <HAL_GetTick>
 8002052:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002054:	e008      	b.n	8002068 <HAL_RCC_OscConfig+0x2c8>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8002056:	f7fe ff9d 	bl	8000f94 <HAL_GetTick>
 800205a:	4602      	mov	r2, r0
 800205c:	693b      	ldr	r3, [r7, #16]
 800205e:	1ad3      	subs	r3, r2, r3
 8002060:	2b02      	cmp	r3, #2
 8002062:	d901      	bls.n	8002068 <HAL_RCC_OscConfig+0x2c8>
        {
          return HAL_TIMEOUT;
 8002064:	2303      	movs	r3, #3
 8002066:	e10c      	b.n	8002282 <HAL_RCC_OscConfig+0x4e2>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002068:	4b6a      	ldr	r3, [pc, #424]	@ (8002214 <HAL_RCC_OscConfig+0x474>)
 800206a:	681b      	ldr	r3, [r3, #0]
 800206c:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8002070:	2b00      	cmp	r3, #0
 8002072:	d0f0      	beq.n	8002056 <HAL_RCC_OscConfig+0x2b6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8002074:	687b      	ldr	r3, [r7, #4]
 8002076:	689b      	ldr	r3, [r3, #8]
 8002078:	2b01      	cmp	r3, #1
 800207a:	d106      	bne.n	800208a <HAL_RCC_OscConfig+0x2ea>
 800207c:	4b64      	ldr	r3, [pc, #400]	@ (8002210 <HAL_RCC_OscConfig+0x470>)
 800207e:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8002080:	4a63      	ldr	r2, [pc, #396]	@ (8002210 <HAL_RCC_OscConfig+0x470>)
 8002082:	f043 0301 	orr.w	r3, r3, #1
 8002086:	6713      	str	r3, [r2, #112]	@ 0x70
 8002088:	e01c      	b.n	80020c4 <HAL_RCC_OscConfig+0x324>
 800208a:	687b      	ldr	r3, [r7, #4]
 800208c:	689b      	ldr	r3, [r3, #8]
 800208e:	2b05      	cmp	r3, #5
 8002090:	d10c      	bne.n	80020ac <HAL_RCC_OscConfig+0x30c>
 8002092:	4b5f      	ldr	r3, [pc, #380]	@ (8002210 <HAL_RCC_OscConfig+0x470>)
 8002094:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8002096:	4a5e      	ldr	r2, [pc, #376]	@ (8002210 <HAL_RCC_OscConfig+0x470>)
 8002098:	f043 0304 	orr.w	r3, r3, #4
 800209c:	6713      	str	r3, [r2, #112]	@ 0x70
 800209e:	4b5c      	ldr	r3, [pc, #368]	@ (8002210 <HAL_RCC_OscConfig+0x470>)
 80020a0:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80020a2:	4a5b      	ldr	r2, [pc, #364]	@ (8002210 <HAL_RCC_OscConfig+0x470>)
 80020a4:	f043 0301 	orr.w	r3, r3, #1
 80020a8:	6713      	str	r3, [r2, #112]	@ 0x70
 80020aa:	e00b      	b.n	80020c4 <HAL_RCC_OscConfig+0x324>
 80020ac:	4b58      	ldr	r3, [pc, #352]	@ (8002210 <HAL_RCC_OscConfig+0x470>)
 80020ae:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80020b0:	4a57      	ldr	r2, [pc, #348]	@ (8002210 <HAL_RCC_OscConfig+0x470>)
 80020b2:	f023 0301 	bic.w	r3, r3, #1
 80020b6:	6713      	str	r3, [r2, #112]	@ 0x70
 80020b8:	4b55      	ldr	r3, [pc, #340]	@ (8002210 <HAL_RCC_OscConfig+0x470>)
 80020ba:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80020bc:	4a54      	ldr	r2, [pc, #336]	@ (8002210 <HAL_RCC_OscConfig+0x470>)
 80020be:	f023 0304 	bic.w	r3, r3, #4
 80020c2:	6713      	str	r3, [r2, #112]	@ 0x70
    /* Check the LSE State */
    if ((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 80020c4:	687b      	ldr	r3, [r7, #4]
 80020c6:	689b      	ldr	r3, [r3, #8]
 80020c8:	2b00      	cmp	r3, #0
 80020ca:	d015      	beq.n	80020f8 <HAL_RCC_OscConfig+0x358>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80020cc:	f7fe ff62 	bl	8000f94 <HAL_GetTick>
 80020d0:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80020d2:	e00a      	b.n	80020ea <HAL_RCC_OscConfig+0x34a>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80020d4:	f7fe ff5e 	bl	8000f94 <HAL_GetTick>
 80020d8:	4602      	mov	r2, r0
 80020da:	693b      	ldr	r3, [r7, #16]
 80020dc:	1ad3      	subs	r3, r2, r3
 80020de:	f241 3288 	movw	r2, #5000	@ 0x1388
 80020e2:	4293      	cmp	r3, r2
 80020e4:	d901      	bls.n	80020ea <HAL_RCC_OscConfig+0x34a>
        {
          return HAL_TIMEOUT;
 80020e6:	2303      	movs	r3, #3
 80020e8:	e0cb      	b.n	8002282 <HAL_RCC_OscConfig+0x4e2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80020ea:	4b49      	ldr	r3, [pc, #292]	@ (8002210 <HAL_RCC_OscConfig+0x470>)
 80020ec:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80020ee:	f003 0302 	and.w	r3, r3, #2
 80020f2:	2b00      	cmp	r3, #0
 80020f4:	d0ee      	beq.n	80020d4 <HAL_RCC_OscConfig+0x334>
 80020f6:	e014      	b.n	8002122 <HAL_RCC_OscConfig+0x382>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80020f8:	f7fe ff4c 	bl	8000f94 <HAL_GetTick>
 80020fc:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80020fe:	e00a      	b.n	8002116 <HAL_RCC_OscConfig+0x376>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8002100:	f7fe ff48 	bl	8000f94 <HAL_GetTick>
 8002104:	4602      	mov	r2, r0
 8002106:	693b      	ldr	r3, [r7, #16]
 8002108:	1ad3      	subs	r3, r2, r3
 800210a:	f241 3288 	movw	r2, #5000	@ 0x1388
 800210e:	4293      	cmp	r3, r2
 8002110:	d901      	bls.n	8002116 <HAL_RCC_OscConfig+0x376>
        {
          return HAL_TIMEOUT;
 8002112:	2303      	movs	r3, #3
 8002114:	e0b5      	b.n	8002282 <HAL_RCC_OscConfig+0x4e2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8002116:	4b3e      	ldr	r3, [pc, #248]	@ (8002210 <HAL_RCC_OscConfig+0x470>)
 8002118:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800211a:	f003 0302 	and.w	r3, r3, #2
 800211e:	2b00      	cmp	r3, #0
 8002120:	d1ee      	bne.n	8002100 <HAL_RCC_OscConfig+0x360>
        }
      }
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 8002122:	7dfb      	ldrb	r3, [r7, #23]
 8002124:	2b01      	cmp	r3, #1
 8002126:	d105      	bne.n	8002134 <HAL_RCC_OscConfig+0x394>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8002128:	4b39      	ldr	r3, [pc, #228]	@ (8002210 <HAL_RCC_OscConfig+0x470>)
 800212a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800212c:	4a38      	ldr	r2, [pc, #224]	@ (8002210 <HAL_RCC_OscConfig+0x470>)
 800212e:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8002132:	6413      	str	r3, [r2, #64]	@ 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8002134:	687b      	ldr	r3, [r7, #4]
 8002136:	699b      	ldr	r3, [r3, #24]
 8002138:	2b00      	cmp	r3, #0
 800213a:	f000 80a1 	beq.w	8002280 <HAL_RCC_OscConfig+0x4e0>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 800213e:	4b34      	ldr	r3, [pc, #208]	@ (8002210 <HAL_RCC_OscConfig+0x470>)
 8002140:	689b      	ldr	r3, [r3, #8]
 8002142:	f003 030c 	and.w	r3, r3, #12
 8002146:	2b08      	cmp	r3, #8
 8002148:	d05c      	beq.n	8002204 <HAL_RCC_OscConfig+0x464>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 800214a:	687b      	ldr	r3, [r7, #4]
 800214c:	699b      	ldr	r3, [r3, #24]
 800214e:	2b02      	cmp	r3, #2
 8002150:	d141      	bne.n	80021d6 <HAL_RCC_OscConfig+0x436>
        assert_param(IS_RCC_PLLN_VALUE(RCC_OscInitStruct->PLL.PLLN));
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8002152:	4b31      	ldr	r3, [pc, #196]	@ (8002218 <HAL_RCC_OscConfig+0x478>)
 8002154:	2200      	movs	r2, #0
 8002156:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002158:	f7fe ff1c 	bl	8000f94 <HAL_GetTick>
 800215c:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800215e:	e008      	b.n	8002172 <HAL_RCC_OscConfig+0x3d2>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8002160:	f7fe ff18 	bl	8000f94 <HAL_GetTick>
 8002164:	4602      	mov	r2, r0
 8002166:	693b      	ldr	r3, [r7, #16]
 8002168:	1ad3      	subs	r3, r2, r3
 800216a:	2b02      	cmp	r3, #2
 800216c:	d901      	bls.n	8002172 <HAL_RCC_OscConfig+0x3d2>
          {
            return HAL_TIMEOUT;
 800216e:	2303      	movs	r3, #3
 8002170:	e087      	b.n	8002282 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8002172:	4b27      	ldr	r3, [pc, #156]	@ (8002210 <HAL_RCC_OscConfig+0x470>)
 8002174:	681b      	ldr	r3, [r3, #0]
 8002176:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800217a:	2b00      	cmp	r3, #0
 800217c:	d1f0      	bne.n	8002160 <HAL_RCC_OscConfig+0x3c0>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 800217e:	687b      	ldr	r3, [r7, #4]
 8002180:	69da      	ldr	r2, [r3, #28]
 8002182:	687b      	ldr	r3, [r7, #4]
 8002184:	6a1b      	ldr	r3, [r3, #32]
 8002186:	431a      	orrs	r2, r3
 8002188:	687b      	ldr	r3, [r7, #4]
 800218a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800218c:	019b      	lsls	r3, r3, #6
 800218e:	431a      	orrs	r2, r3
 8002190:	687b      	ldr	r3, [r7, #4]
 8002192:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002194:	085b      	lsrs	r3, r3, #1
 8002196:	3b01      	subs	r3, #1
 8002198:	041b      	lsls	r3, r3, #16
 800219a:	431a      	orrs	r2, r3
 800219c:	687b      	ldr	r3, [r7, #4]
 800219e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80021a0:	061b      	lsls	r3, r3, #24
 80021a2:	491b      	ldr	r1, [pc, #108]	@ (8002210 <HAL_RCC_OscConfig+0x470>)
 80021a4:	4313      	orrs	r3, r2
 80021a6:	604b      	str	r3, [r1, #4]
                                 RCC_OscInitStruct->PLL.PLLM                                                 | \
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)             | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos) | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 80021a8:	4b1b      	ldr	r3, [pc, #108]	@ (8002218 <HAL_RCC_OscConfig+0x478>)
 80021aa:	2201      	movs	r2, #1
 80021ac:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80021ae:	f7fe fef1 	bl	8000f94 <HAL_GetTick>
 80021b2:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80021b4:	e008      	b.n	80021c8 <HAL_RCC_OscConfig+0x428>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80021b6:	f7fe feed 	bl	8000f94 <HAL_GetTick>
 80021ba:	4602      	mov	r2, r0
 80021bc:	693b      	ldr	r3, [r7, #16]
 80021be:	1ad3      	subs	r3, r2, r3
 80021c0:	2b02      	cmp	r3, #2
 80021c2:	d901      	bls.n	80021c8 <HAL_RCC_OscConfig+0x428>
          {
            return HAL_TIMEOUT;
 80021c4:	2303      	movs	r3, #3
 80021c6:	e05c      	b.n	8002282 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80021c8:	4b11      	ldr	r3, [pc, #68]	@ (8002210 <HAL_RCC_OscConfig+0x470>)
 80021ca:	681b      	ldr	r3, [r3, #0]
 80021cc:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80021d0:	2b00      	cmp	r3, #0
 80021d2:	d0f0      	beq.n	80021b6 <HAL_RCC_OscConfig+0x416>
 80021d4:	e054      	b.n	8002280 <HAL_RCC_OscConfig+0x4e0>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80021d6:	4b10      	ldr	r3, [pc, #64]	@ (8002218 <HAL_RCC_OscConfig+0x478>)
 80021d8:	2200      	movs	r2, #0
 80021da:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80021dc:	f7fe feda 	bl	8000f94 <HAL_GetTick>
 80021e0:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80021e2:	e008      	b.n	80021f6 <HAL_RCC_OscConfig+0x456>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80021e4:	f7fe fed6 	bl	8000f94 <HAL_GetTick>
 80021e8:	4602      	mov	r2, r0
 80021ea:	693b      	ldr	r3, [r7, #16]
 80021ec:	1ad3      	subs	r3, r2, r3
 80021ee:	2b02      	cmp	r3, #2
 80021f0:	d901      	bls.n	80021f6 <HAL_RCC_OscConfig+0x456>
          {
            return HAL_TIMEOUT;
 80021f2:	2303      	movs	r3, #3
 80021f4:	e045      	b.n	8002282 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80021f6:	4b06      	ldr	r3, [pc, #24]	@ (8002210 <HAL_RCC_OscConfig+0x470>)
 80021f8:	681b      	ldr	r3, [r3, #0]
 80021fa:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80021fe:	2b00      	cmp	r3, #0
 8002200:	d1f0      	bne.n	80021e4 <HAL_RCC_OscConfig+0x444>
 8002202:	e03d      	b.n	8002280 <HAL_RCC_OscConfig+0x4e0>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8002204:	687b      	ldr	r3, [r7, #4]
 8002206:	699b      	ldr	r3, [r3, #24]
 8002208:	2b01      	cmp	r3, #1
 800220a:	d107      	bne.n	800221c <HAL_RCC_OscConfig+0x47c>
      {
        return HAL_ERROR;
 800220c:	2301      	movs	r3, #1
 800220e:	e038      	b.n	8002282 <HAL_RCC_OscConfig+0x4e2>
 8002210:	40023800 	.word	0x40023800
 8002214:	40007000 	.word	0x40007000
 8002218:	42470060 	.word	0x42470060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 800221c:	4b1b      	ldr	r3, [pc, #108]	@ (800228c <HAL_RCC_OscConfig+0x4ec>)
 800221e:	685b      	ldr	r3, [r3, #4]
 8002220:	60fb      	str	r3, [r7, #12]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
#else
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8002222:	687b      	ldr	r3, [r7, #4]
 8002224:	699b      	ldr	r3, [r3, #24]
 8002226:	2b01      	cmp	r3, #1
 8002228:	d028      	beq.n	800227c <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800222a:	68fb      	ldr	r3, [r7, #12]
 800222c:	f403 0280 	and.w	r2, r3, #4194304	@ 0x400000
 8002230:	687b      	ldr	r3, [r7, #4]
 8002232:	69db      	ldr	r3, [r3, #28]
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8002234:	429a      	cmp	r2, r3
 8002236:	d121      	bne.n	800227c <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8002238:	68fb      	ldr	r3, [r7, #12]
 800223a:	f003 023f 	and.w	r2, r3, #63	@ 0x3f
 800223e:	687b      	ldr	r3, [r7, #4]
 8002240:	6a1b      	ldr	r3, [r3, #32]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8002242:	429a      	cmp	r2, r3
 8002244:	d11a      	bne.n	800227c <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8002246:	68fa      	ldr	r2, [r7, #12]
 8002248:	f647 73c0 	movw	r3, #32704	@ 0x7fc0
 800224c:	4013      	ands	r3, r2
 800224e:	687a      	ldr	r2, [r7, #4]
 8002250:	6a52      	ldr	r2, [r2, #36]	@ 0x24
 8002252:	0192      	lsls	r2, r2, #6
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8002254:	4293      	cmp	r3, r2
 8002256:	d111      	bne.n	800227c <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8002258:	68fb      	ldr	r3, [r7, #12]
 800225a:	f403 3240 	and.w	r2, r3, #196608	@ 0x30000
 800225e:	687b      	ldr	r3, [r7, #4]
 8002260:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002262:	085b      	lsrs	r3, r3, #1
 8002264:	3b01      	subs	r3, #1
 8002266:	041b      	lsls	r3, r3, #16
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8002268:	429a      	cmp	r2, r3
 800226a:	d107      	bne.n	800227c <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
 800226c:	68fb      	ldr	r3, [r7, #12]
 800226e:	f003 6270 	and.w	r2, r3, #251658240	@ 0xf000000
 8002272:	687b      	ldr	r3, [r7, #4]
 8002274:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002276:	061b      	lsls	r3, r3, #24
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8002278:	429a      	cmp	r2, r3
 800227a:	d001      	beq.n	8002280 <HAL_RCC_OscConfig+0x4e0>
#endif /* RCC_PLLCFGR_PLLR */
        {
          return HAL_ERROR;
 800227c:	2301      	movs	r3, #1
 800227e:	e000      	b.n	8002282 <HAL_RCC_OscConfig+0x4e2>
        }
      }
    }
  }
  return HAL_OK;
 8002280:	2300      	movs	r3, #0
}
 8002282:	4618      	mov	r0, r3
 8002284:	3718      	adds	r7, #24
 8002286:	46bd      	mov	sp, r7
 8002288:	bd80      	pop	{r7, pc}
 800228a:	bf00      	nop
 800228c:	40023800 	.word	0x40023800

08002290 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8002290:	b580      	push	{r7, lr}
 8002292:	b084      	sub	sp, #16
 8002294:	af00      	add	r7, sp, #0
 8002296:	6078      	str	r0, [r7, #4]
 8002298:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 800229a:	687b      	ldr	r3, [r7, #4]
 800229c:	2b00      	cmp	r3, #0
 800229e:	d101      	bne.n	80022a4 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 80022a0:	2301      	movs	r3, #1
 80022a2:	e0cc      	b.n	800243e <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 80022a4:	4b68      	ldr	r3, [pc, #416]	@ (8002448 <HAL_RCC_ClockConfig+0x1b8>)
 80022a6:	681b      	ldr	r3, [r3, #0]
 80022a8:	f003 0307 	and.w	r3, r3, #7
 80022ac:	683a      	ldr	r2, [r7, #0]
 80022ae:	429a      	cmp	r2, r3
 80022b0:	d90c      	bls.n	80022cc <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80022b2:	4b65      	ldr	r3, [pc, #404]	@ (8002448 <HAL_RCC_ClockConfig+0x1b8>)
 80022b4:	683a      	ldr	r2, [r7, #0]
 80022b6:	b2d2      	uxtb	r2, r2
 80022b8:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 80022ba:	4b63      	ldr	r3, [pc, #396]	@ (8002448 <HAL_RCC_ClockConfig+0x1b8>)
 80022bc:	681b      	ldr	r3, [r3, #0]
 80022be:	f003 0307 	and.w	r3, r3, #7
 80022c2:	683a      	ldr	r2, [r7, #0]
 80022c4:	429a      	cmp	r2, r3
 80022c6:	d001      	beq.n	80022cc <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 80022c8:	2301      	movs	r3, #1
 80022ca:	e0b8      	b.n	800243e <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 80022cc:	687b      	ldr	r3, [r7, #4]
 80022ce:	681b      	ldr	r3, [r3, #0]
 80022d0:	f003 0302 	and.w	r3, r3, #2
 80022d4:	2b00      	cmp	r3, #0
 80022d6:	d020      	beq.n	800231a <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80022d8:	687b      	ldr	r3, [r7, #4]
 80022da:	681b      	ldr	r3, [r3, #0]
 80022dc:	f003 0304 	and.w	r3, r3, #4
 80022e0:	2b00      	cmp	r3, #0
 80022e2:	d005      	beq.n	80022f0 <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 80022e4:	4b59      	ldr	r3, [pc, #356]	@ (800244c <HAL_RCC_ClockConfig+0x1bc>)
 80022e6:	689b      	ldr	r3, [r3, #8]
 80022e8:	4a58      	ldr	r2, [pc, #352]	@ (800244c <HAL_RCC_ClockConfig+0x1bc>)
 80022ea:	f443 53e0 	orr.w	r3, r3, #7168	@ 0x1c00
 80022ee:	6093      	str	r3, [r2, #8]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80022f0:	687b      	ldr	r3, [r7, #4]
 80022f2:	681b      	ldr	r3, [r3, #0]
 80022f4:	f003 0308 	and.w	r3, r3, #8
 80022f8:	2b00      	cmp	r3, #0
 80022fa:	d005      	beq.n	8002308 <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 80022fc:	4b53      	ldr	r3, [pc, #332]	@ (800244c <HAL_RCC_ClockConfig+0x1bc>)
 80022fe:	689b      	ldr	r3, [r3, #8]
 8002300:	4a52      	ldr	r2, [pc, #328]	@ (800244c <HAL_RCC_ClockConfig+0x1bc>)
 8002302:	f443 4360 	orr.w	r3, r3, #57344	@ 0xe000
 8002306:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8002308:	4b50      	ldr	r3, [pc, #320]	@ (800244c <HAL_RCC_ClockConfig+0x1bc>)
 800230a:	689b      	ldr	r3, [r3, #8]
 800230c:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8002310:	687b      	ldr	r3, [r7, #4]
 8002312:	689b      	ldr	r3, [r3, #8]
 8002314:	494d      	ldr	r1, [pc, #308]	@ (800244c <HAL_RCC_ClockConfig+0x1bc>)
 8002316:	4313      	orrs	r3, r2
 8002318:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 800231a:	687b      	ldr	r3, [r7, #4]
 800231c:	681b      	ldr	r3, [r3, #0]
 800231e:	f003 0301 	and.w	r3, r3, #1
 8002322:	2b00      	cmp	r3, #0
 8002324:	d044      	beq.n	80023b0 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8002326:	687b      	ldr	r3, [r7, #4]
 8002328:	685b      	ldr	r3, [r3, #4]
 800232a:	2b01      	cmp	r3, #1
 800232c:	d107      	bne.n	800233e <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800232e:	4b47      	ldr	r3, [pc, #284]	@ (800244c <HAL_RCC_ClockConfig+0x1bc>)
 8002330:	681b      	ldr	r3, [r3, #0]
 8002332:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002336:	2b00      	cmp	r3, #0
 8002338:	d119      	bne.n	800236e <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800233a:	2301      	movs	r3, #1
 800233c:	e07f      	b.n	800243e <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if ((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 800233e:	687b      	ldr	r3, [r7, #4]
 8002340:	685b      	ldr	r3, [r3, #4]
 8002342:	2b02      	cmp	r3, #2
 8002344:	d003      	beq.n	800234e <HAL_RCC_ClockConfig+0xbe>
             (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 8002346:	687b      	ldr	r3, [r7, #4]
 8002348:	685b      	ldr	r3, [r3, #4]
    else if ((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 800234a:	2b03      	cmp	r3, #3
 800234c:	d107      	bne.n	800235e <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 800234e:	4b3f      	ldr	r3, [pc, #252]	@ (800244c <HAL_RCC_ClockConfig+0x1bc>)
 8002350:	681b      	ldr	r3, [r3, #0]
 8002352:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8002356:	2b00      	cmp	r3, #0
 8002358:	d109      	bne.n	800236e <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800235a:	2301      	movs	r3, #1
 800235c:	e06f      	b.n	800243e <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800235e:	4b3b      	ldr	r3, [pc, #236]	@ (800244c <HAL_RCC_ClockConfig+0x1bc>)
 8002360:	681b      	ldr	r3, [r3, #0]
 8002362:	f003 0302 	and.w	r3, r3, #2
 8002366:	2b00      	cmp	r3, #0
 8002368:	d101      	bne.n	800236e <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800236a:	2301      	movs	r3, #1
 800236c:	e067      	b.n	800243e <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 800236e:	4b37      	ldr	r3, [pc, #220]	@ (800244c <HAL_RCC_ClockConfig+0x1bc>)
 8002370:	689b      	ldr	r3, [r3, #8]
 8002372:	f023 0203 	bic.w	r2, r3, #3
 8002376:	687b      	ldr	r3, [r7, #4]
 8002378:	685b      	ldr	r3, [r3, #4]
 800237a:	4934      	ldr	r1, [pc, #208]	@ (800244c <HAL_RCC_ClockConfig+0x1bc>)
 800237c:	4313      	orrs	r3, r2
 800237e:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8002380:	f7fe fe08 	bl	8000f94 <HAL_GetTick>
 8002384:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8002386:	e00a      	b.n	800239e <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8002388:	f7fe fe04 	bl	8000f94 <HAL_GetTick>
 800238c:	4602      	mov	r2, r0
 800238e:	68fb      	ldr	r3, [r7, #12]
 8002390:	1ad3      	subs	r3, r2, r3
 8002392:	f241 3288 	movw	r2, #5000	@ 0x1388
 8002396:	4293      	cmp	r3, r2
 8002398:	d901      	bls.n	800239e <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 800239a:	2303      	movs	r3, #3
 800239c:	e04f      	b.n	800243e <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800239e:	4b2b      	ldr	r3, [pc, #172]	@ (800244c <HAL_RCC_ClockConfig+0x1bc>)
 80023a0:	689b      	ldr	r3, [r3, #8]
 80023a2:	f003 020c 	and.w	r2, r3, #12
 80023a6:	687b      	ldr	r3, [r7, #4]
 80023a8:	685b      	ldr	r3, [r3, #4]
 80023aa:	009b      	lsls	r3, r3, #2
 80023ac:	429a      	cmp	r2, r3
 80023ae:	d1eb      	bne.n	8002388 <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 80023b0:	4b25      	ldr	r3, [pc, #148]	@ (8002448 <HAL_RCC_ClockConfig+0x1b8>)
 80023b2:	681b      	ldr	r3, [r3, #0]
 80023b4:	f003 0307 	and.w	r3, r3, #7
 80023b8:	683a      	ldr	r2, [r7, #0]
 80023ba:	429a      	cmp	r2, r3
 80023bc:	d20c      	bcs.n	80023d8 <HAL_RCC_ClockConfig+0x148>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80023be:	4b22      	ldr	r3, [pc, #136]	@ (8002448 <HAL_RCC_ClockConfig+0x1b8>)
 80023c0:	683a      	ldr	r2, [r7, #0]
 80023c2:	b2d2      	uxtb	r2, r2
 80023c4:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 80023c6:	4b20      	ldr	r3, [pc, #128]	@ (8002448 <HAL_RCC_ClockConfig+0x1b8>)
 80023c8:	681b      	ldr	r3, [r3, #0]
 80023ca:	f003 0307 	and.w	r3, r3, #7
 80023ce:	683a      	ldr	r2, [r7, #0]
 80023d0:	429a      	cmp	r2, r3
 80023d2:	d001      	beq.n	80023d8 <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 80023d4:	2301      	movs	r3, #1
 80023d6:	e032      	b.n	800243e <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80023d8:	687b      	ldr	r3, [r7, #4]
 80023da:	681b      	ldr	r3, [r3, #0]
 80023dc:	f003 0304 	and.w	r3, r3, #4
 80023e0:	2b00      	cmp	r3, #0
 80023e2:	d008      	beq.n	80023f6 <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 80023e4:	4b19      	ldr	r3, [pc, #100]	@ (800244c <HAL_RCC_ClockConfig+0x1bc>)
 80023e6:	689b      	ldr	r3, [r3, #8]
 80023e8:	f423 52e0 	bic.w	r2, r3, #7168	@ 0x1c00
 80023ec:	687b      	ldr	r3, [r7, #4]
 80023ee:	68db      	ldr	r3, [r3, #12]
 80023f0:	4916      	ldr	r1, [pc, #88]	@ (800244c <HAL_RCC_ClockConfig+0x1bc>)
 80023f2:	4313      	orrs	r3, r2
 80023f4:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80023f6:	687b      	ldr	r3, [r7, #4]
 80023f8:	681b      	ldr	r3, [r3, #0]
 80023fa:	f003 0308 	and.w	r3, r3, #8
 80023fe:	2b00      	cmp	r3, #0
 8002400:	d009      	beq.n	8002416 <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8002402:	4b12      	ldr	r3, [pc, #72]	@ (800244c <HAL_RCC_ClockConfig+0x1bc>)
 8002404:	689b      	ldr	r3, [r3, #8]
 8002406:	f423 4260 	bic.w	r2, r3, #57344	@ 0xe000
 800240a:	687b      	ldr	r3, [r7, #4]
 800240c:	691b      	ldr	r3, [r3, #16]
 800240e:	00db      	lsls	r3, r3, #3
 8002410:	490e      	ldr	r1, [pc, #56]	@ (800244c <HAL_RCC_ClockConfig+0x1bc>)
 8002412:	4313      	orrs	r3, r2
 8002414:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 8002416:	f000 f821 	bl	800245c <HAL_RCC_GetSysClockFreq>
 800241a:	4602      	mov	r2, r0
 800241c:	4b0b      	ldr	r3, [pc, #44]	@ (800244c <HAL_RCC_ClockConfig+0x1bc>)
 800241e:	689b      	ldr	r3, [r3, #8]
 8002420:	091b      	lsrs	r3, r3, #4
 8002422:	f003 030f 	and.w	r3, r3, #15
 8002426:	490a      	ldr	r1, [pc, #40]	@ (8002450 <HAL_RCC_ClockConfig+0x1c0>)
 8002428:	5ccb      	ldrb	r3, [r1, r3]
 800242a:	fa22 f303 	lsr.w	r3, r2, r3
 800242e:	4a09      	ldr	r2, [pc, #36]	@ (8002454 <HAL_RCC_ClockConfig+0x1c4>)
 8002430:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick(uwTickPrio);
 8002432:	4b09      	ldr	r3, [pc, #36]	@ (8002458 <HAL_RCC_ClockConfig+0x1c8>)
 8002434:	681b      	ldr	r3, [r3, #0]
 8002436:	4618      	mov	r0, r3
 8002438:	f7fe fb08 	bl	8000a4c <HAL_InitTick>

  return HAL_OK;
 800243c:	2300      	movs	r3, #0
}
 800243e:	4618      	mov	r0, r3
 8002440:	3710      	adds	r7, #16
 8002442:	46bd      	mov	sp, r7
 8002444:	bd80      	pop	{r7, pc}
 8002446:	bf00      	nop
 8002448:	40023c00 	.word	0x40023c00
 800244c:	40023800 	.word	0x40023800
 8002450:	08007c48 	.word	0x08007c48
 8002454:	20000000 	.word	0x20000000
 8002458:	20000004 	.word	0x20000004

0800245c <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
__weak uint32_t HAL_RCC_GetSysClockFreq(void)
{
 800245c:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8002460:	b090      	sub	sp, #64	@ 0x40
 8002462:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U;
 8002464:	2300      	movs	r3, #0
 8002466:	637b      	str	r3, [r7, #52]	@ 0x34
  uint32_t pllvco = 0U;
 8002468:	2300      	movs	r3, #0
 800246a:	63fb      	str	r3, [r7, #60]	@ 0x3c
  uint32_t pllp = 0U;
 800246c:	2300      	movs	r3, #0
 800246e:	633b      	str	r3, [r7, #48]	@ 0x30
  uint32_t sysclockfreq = 0U;
 8002470:	2300      	movs	r3, #0
 8002472:	63bb      	str	r3, [r7, #56]	@ 0x38

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8002474:	4b59      	ldr	r3, [pc, #356]	@ (80025dc <HAL_RCC_GetSysClockFreq+0x180>)
 8002476:	689b      	ldr	r3, [r3, #8]
 8002478:	f003 030c 	and.w	r3, r3, #12
 800247c:	2b08      	cmp	r3, #8
 800247e:	d00d      	beq.n	800249c <HAL_RCC_GetSysClockFreq+0x40>
 8002480:	2b08      	cmp	r3, #8
 8002482:	f200 80a1 	bhi.w	80025c8 <HAL_RCC_GetSysClockFreq+0x16c>
 8002486:	2b00      	cmp	r3, #0
 8002488:	d002      	beq.n	8002490 <HAL_RCC_GetSysClockFreq+0x34>
 800248a:	2b04      	cmp	r3, #4
 800248c:	d003      	beq.n	8002496 <HAL_RCC_GetSysClockFreq+0x3a>
 800248e:	e09b      	b.n	80025c8 <HAL_RCC_GetSysClockFreq+0x16c>
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 8002490:	4b53      	ldr	r3, [pc, #332]	@ (80025e0 <HAL_RCC_GetSysClockFreq+0x184>)
 8002492:	63bb      	str	r3, [r7, #56]	@ 0x38
      break;
 8002494:	e09b      	b.n	80025ce <HAL_RCC_GetSysClockFreq+0x172>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 8002496:	4b53      	ldr	r3, [pc, #332]	@ (80025e4 <HAL_RCC_GetSysClockFreq+0x188>)
 8002498:	63bb      	str	r3, [r7, #56]	@ 0x38
      break;
 800249a:	e098      	b.n	80025ce <HAL_RCC_GetSysClockFreq+0x172>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 800249c:	4b4f      	ldr	r3, [pc, #316]	@ (80025dc <HAL_RCC_GetSysClockFreq+0x180>)
 800249e:	685b      	ldr	r3, [r3, #4]
 80024a0:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 80024a4:	637b      	str	r3, [r7, #52]	@ 0x34
      if (__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 80024a6:	4b4d      	ldr	r3, [pc, #308]	@ (80025dc <HAL_RCC_GetSysClockFreq+0x180>)
 80024a8:	685b      	ldr	r3, [r3, #4]
 80024aa:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 80024ae:	2b00      	cmp	r3, #0
 80024b0:	d028      	beq.n	8002504 <HAL_RCC_GetSysClockFreq+0xa8>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSE_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 80024b2:	4b4a      	ldr	r3, [pc, #296]	@ (80025dc <HAL_RCC_GetSysClockFreq+0x180>)
 80024b4:	685b      	ldr	r3, [r3, #4]
 80024b6:	099b      	lsrs	r3, r3, #6
 80024b8:	2200      	movs	r2, #0
 80024ba:	623b      	str	r3, [r7, #32]
 80024bc:	627a      	str	r2, [r7, #36]	@ 0x24
 80024be:	6a3b      	ldr	r3, [r7, #32]
 80024c0:	f3c3 0008 	ubfx	r0, r3, #0, #9
 80024c4:	2100      	movs	r1, #0
 80024c6:	4b47      	ldr	r3, [pc, #284]	@ (80025e4 <HAL_RCC_GetSysClockFreq+0x188>)
 80024c8:	fb03 f201 	mul.w	r2, r3, r1
 80024cc:	2300      	movs	r3, #0
 80024ce:	fb00 f303 	mul.w	r3, r0, r3
 80024d2:	4413      	add	r3, r2
 80024d4:	4a43      	ldr	r2, [pc, #268]	@ (80025e4 <HAL_RCC_GetSysClockFreq+0x188>)
 80024d6:	fba0 1202 	umull	r1, r2, r0, r2
 80024da:	62fa      	str	r2, [r7, #44]	@ 0x2c
 80024dc:	460a      	mov	r2, r1
 80024de:	62ba      	str	r2, [r7, #40]	@ 0x28
 80024e0:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 80024e2:	4413      	add	r3, r2
 80024e4:	62fb      	str	r3, [r7, #44]	@ 0x2c
 80024e6:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80024e8:	2200      	movs	r2, #0
 80024ea:	61bb      	str	r3, [r7, #24]
 80024ec:	61fa      	str	r2, [r7, #28]
 80024ee:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 80024f2:	e9d7 010a 	ldrd	r0, r1, [r7, #40]	@ 0x28
 80024f6:	f7fd febb 	bl	8000270 <__aeabi_uldivmod>
 80024fa:	4602      	mov	r2, r0
 80024fc:	460b      	mov	r3, r1
 80024fe:	4613      	mov	r3, r2
 8002500:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8002502:	e053      	b.n	80025ac <HAL_RCC_GetSysClockFreq+0x150>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSI_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8002504:	4b35      	ldr	r3, [pc, #212]	@ (80025dc <HAL_RCC_GetSysClockFreq+0x180>)
 8002506:	685b      	ldr	r3, [r3, #4]
 8002508:	099b      	lsrs	r3, r3, #6
 800250a:	2200      	movs	r2, #0
 800250c:	613b      	str	r3, [r7, #16]
 800250e:	617a      	str	r2, [r7, #20]
 8002510:	693b      	ldr	r3, [r7, #16]
 8002512:	f3c3 0a08 	ubfx	sl, r3, #0, #9
 8002516:	f04f 0b00 	mov.w	fp, #0
 800251a:	4652      	mov	r2, sl
 800251c:	465b      	mov	r3, fp
 800251e:	f04f 0000 	mov.w	r0, #0
 8002522:	f04f 0100 	mov.w	r1, #0
 8002526:	0159      	lsls	r1, r3, #5
 8002528:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 800252c:	0150      	lsls	r0, r2, #5
 800252e:	4602      	mov	r2, r0
 8002530:	460b      	mov	r3, r1
 8002532:	ebb2 080a 	subs.w	r8, r2, sl
 8002536:	eb63 090b 	sbc.w	r9, r3, fp
 800253a:	f04f 0200 	mov.w	r2, #0
 800253e:	f04f 0300 	mov.w	r3, #0
 8002542:	ea4f 1389 	mov.w	r3, r9, lsl #6
 8002546:	ea43 6398 	orr.w	r3, r3, r8, lsr #26
 800254a:	ea4f 1288 	mov.w	r2, r8, lsl #6
 800254e:	ebb2 0408 	subs.w	r4, r2, r8
 8002552:	eb63 0509 	sbc.w	r5, r3, r9
 8002556:	f04f 0200 	mov.w	r2, #0
 800255a:	f04f 0300 	mov.w	r3, #0
 800255e:	00eb      	lsls	r3, r5, #3
 8002560:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8002564:	00e2      	lsls	r2, r4, #3
 8002566:	4614      	mov	r4, r2
 8002568:	461d      	mov	r5, r3
 800256a:	eb14 030a 	adds.w	r3, r4, sl
 800256e:	603b      	str	r3, [r7, #0]
 8002570:	eb45 030b 	adc.w	r3, r5, fp
 8002574:	607b      	str	r3, [r7, #4]
 8002576:	f04f 0200 	mov.w	r2, #0
 800257a:	f04f 0300 	mov.w	r3, #0
 800257e:	e9d7 4500 	ldrd	r4, r5, [r7]
 8002582:	4629      	mov	r1, r5
 8002584:	028b      	lsls	r3, r1, #10
 8002586:	4621      	mov	r1, r4
 8002588:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 800258c:	4621      	mov	r1, r4
 800258e:	028a      	lsls	r2, r1, #10
 8002590:	4610      	mov	r0, r2
 8002592:	4619      	mov	r1, r3
 8002594:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8002596:	2200      	movs	r2, #0
 8002598:	60bb      	str	r3, [r7, #8]
 800259a:	60fa      	str	r2, [r7, #12]
 800259c:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 80025a0:	f7fd fe66 	bl	8000270 <__aeabi_uldivmod>
 80025a4:	4602      	mov	r2, r0
 80025a6:	460b      	mov	r3, r1
 80025a8:	4613      	mov	r3, r2
 80025aa:	63fb      	str	r3, [r7, #60]	@ 0x3c
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) * 2U);
 80025ac:	4b0b      	ldr	r3, [pc, #44]	@ (80025dc <HAL_RCC_GetSysClockFreq+0x180>)
 80025ae:	685b      	ldr	r3, [r3, #4]
 80025b0:	0c1b      	lsrs	r3, r3, #16
 80025b2:	f003 0303 	and.w	r3, r3, #3
 80025b6:	3301      	adds	r3, #1
 80025b8:	005b      	lsls	r3, r3, #1
 80025ba:	633b      	str	r3, [r7, #48]	@ 0x30

      sysclockfreq = pllvco / pllp;
 80025bc:	6bfa      	ldr	r2, [r7, #60]	@ 0x3c
 80025be:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80025c0:	fbb2 f3f3 	udiv	r3, r2, r3
 80025c4:	63bb      	str	r3, [r7, #56]	@ 0x38
      break;
 80025c6:	e002      	b.n	80025ce <HAL_RCC_GetSysClockFreq+0x172>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 80025c8:	4b05      	ldr	r3, [pc, #20]	@ (80025e0 <HAL_RCC_GetSysClockFreq+0x184>)
 80025ca:	63bb      	str	r3, [r7, #56]	@ 0x38
      break;
 80025cc:	bf00      	nop
    }
  }
  return sysclockfreq;
 80025ce:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
}
 80025d0:	4618      	mov	r0, r3
 80025d2:	3740      	adds	r7, #64	@ 0x40
 80025d4:	46bd      	mov	sp, r7
 80025d6:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 80025da:	bf00      	nop
 80025dc:	40023800 	.word	0x40023800
 80025e0:	00f42400 	.word	0x00f42400
 80025e4:	017d7840 	.word	0x017d7840

080025e8 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 80025e8:	b480      	push	{r7}
 80025ea:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 80025ec:	4b03      	ldr	r3, [pc, #12]	@ (80025fc <HAL_RCC_GetHCLKFreq+0x14>)
 80025ee:	681b      	ldr	r3, [r3, #0]
}
 80025f0:	4618      	mov	r0, r3
 80025f2:	46bd      	mov	sp, r7
 80025f4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80025f8:	4770      	bx	lr
 80025fa:	bf00      	nop
 80025fc:	20000000 	.word	0x20000000

08002600 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8002600:	b580      	push	{r7, lr}
 8002602:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 8002604:	f7ff fff0 	bl	80025e8 <HAL_RCC_GetHCLKFreq>
 8002608:	4602      	mov	r2, r0
 800260a:	4b05      	ldr	r3, [pc, #20]	@ (8002620 <HAL_RCC_GetPCLK1Freq+0x20>)
 800260c:	689b      	ldr	r3, [r3, #8]
 800260e:	0a9b      	lsrs	r3, r3, #10
 8002610:	f003 0307 	and.w	r3, r3, #7
 8002614:	4903      	ldr	r1, [pc, #12]	@ (8002624 <HAL_RCC_GetPCLK1Freq+0x24>)
 8002616:	5ccb      	ldrb	r3, [r1, r3]
 8002618:	fa22 f303 	lsr.w	r3, r2, r3
}
 800261c:	4618      	mov	r0, r3
 800261e:	bd80      	pop	{r7, pc}
 8002620:	40023800 	.word	0x40023800
 8002624:	08007c58 	.word	0x08007c58

08002628 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8002628:	b580      	push	{r7, lr}
 800262a:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 800262c:	f7ff ffdc 	bl	80025e8 <HAL_RCC_GetHCLKFreq>
 8002630:	4602      	mov	r2, r0
 8002632:	4b05      	ldr	r3, [pc, #20]	@ (8002648 <HAL_RCC_GetPCLK2Freq+0x20>)
 8002634:	689b      	ldr	r3, [r3, #8]
 8002636:	0b5b      	lsrs	r3, r3, #13
 8002638:	f003 0307 	and.w	r3, r3, #7
 800263c:	4903      	ldr	r1, [pc, #12]	@ (800264c <HAL_RCC_GetPCLK2Freq+0x24>)
 800263e:	5ccb      	ldrb	r3, [r1, r3]
 8002640:	fa22 f303 	lsr.w	r3, r2, r3
}
 8002644:	4618      	mov	r0, r3
 8002646:	bd80      	pop	{r7, pc}
 8002648:	40023800 	.word	0x40023800
 800264c:	08007c58 	.word	0x08007c58

08002650 <HAL_RCC_GetClockConfig>:
  * will be configured.
  * @param  pFLatency Pointer on the Flash Latency.
  * @retval None
  */
void HAL_RCC_GetClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t *pFLatency)
{
 8002650:	b480      	push	{r7}
 8002652:	b083      	sub	sp, #12
 8002654:	af00      	add	r7, sp, #0
 8002656:	6078      	str	r0, [r7, #4]
 8002658:	6039      	str	r1, [r7, #0]
  /* Set all possible values for the Clock type parameter --------------------*/
  RCC_ClkInitStruct->ClockType = RCC_CLOCKTYPE_SYSCLK | RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_PCLK1 | RCC_CLOCKTYPE_PCLK2;
 800265a:	687b      	ldr	r3, [r7, #4]
 800265c:	220f      	movs	r2, #15
 800265e:	601a      	str	r2, [r3, #0]

  /* Get the SYSCLK configuration --------------------------------------------*/
  RCC_ClkInitStruct->SYSCLKSource = (uint32_t)(RCC->CFGR & RCC_CFGR_SW);
 8002660:	4b12      	ldr	r3, [pc, #72]	@ (80026ac <HAL_RCC_GetClockConfig+0x5c>)
 8002662:	689b      	ldr	r3, [r3, #8]
 8002664:	f003 0203 	and.w	r2, r3, #3
 8002668:	687b      	ldr	r3, [r7, #4]
 800266a:	605a      	str	r2, [r3, #4]

  /* Get the HCLK configuration ----------------------------------------------*/
  RCC_ClkInitStruct->AHBCLKDivider = (uint32_t)(RCC->CFGR & RCC_CFGR_HPRE);
 800266c:	4b0f      	ldr	r3, [pc, #60]	@ (80026ac <HAL_RCC_GetClockConfig+0x5c>)
 800266e:	689b      	ldr	r3, [r3, #8]
 8002670:	f003 02f0 	and.w	r2, r3, #240	@ 0xf0
 8002674:	687b      	ldr	r3, [r7, #4]
 8002676:	609a      	str	r2, [r3, #8]

  /* Get the APB1 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB1CLKDivider = (uint32_t)(RCC->CFGR & RCC_CFGR_PPRE1);
 8002678:	4b0c      	ldr	r3, [pc, #48]	@ (80026ac <HAL_RCC_GetClockConfig+0x5c>)
 800267a:	689b      	ldr	r3, [r3, #8]
 800267c:	f403 52e0 	and.w	r2, r3, #7168	@ 0x1c00
 8002680:	687b      	ldr	r3, [r7, #4]
 8002682:	60da      	str	r2, [r3, #12]

  /* Get the APB2 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB2CLKDivider = (uint32_t)((RCC->CFGR & RCC_CFGR_PPRE2) >> 3U);
 8002684:	4b09      	ldr	r3, [pc, #36]	@ (80026ac <HAL_RCC_GetClockConfig+0x5c>)
 8002686:	689b      	ldr	r3, [r3, #8]
 8002688:	08db      	lsrs	r3, r3, #3
 800268a:	f403 52e0 	and.w	r2, r3, #7168	@ 0x1c00
 800268e:	687b      	ldr	r3, [r7, #4]
 8002690:	611a      	str	r2, [r3, #16]

  /* Get the Flash Wait State (Latency) configuration ------------------------*/
  *pFLatency = (uint32_t)(FLASH->ACR & FLASH_ACR_LATENCY);
 8002692:	4b07      	ldr	r3, [pc, #28]	@ (80026b0 <HAL_RCC_GetClockConfig+0x60>)
 8002694:	681b      	ldr	r3, [r3, #0]
 8002696:	f003 0207 	and.w	r2, r3, #7
 800269a:	683b      	ldr	r3, [r7, #0]
 800269c:	601a      	str	r2, [r3, #0]
}
 800269e:	bf00      	nop
 80026a0:	370c      	adds	r7, #12
 80026a2:	46bd      	mov	sp, r7
 80026a4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80026a8:	4770      	bx	lr
 80026aa:	bf00      	nop
 80026ac:	40023800 	.word	0x40023800
 80026b0:	40023c00 	.word	0x40023c00

080026b4 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 80026b4:	b580      	push	{r7, lr}
 80026b6:	b082      	sub	sp, #8
 80026b8:	af00      	add	r7, sp, #0
 80026ba:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 80026bc:	687b      	ldr	r3, [r7, #4]
 80026be:	2b00      	cmp	r3, #0
 80026c0:	d101      	bne.n	80026c6 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 80026c2:	2301      	movs	r3, #1
 80026c4:	e041      	b.n	800274a <HAL_TIM_Base_Init+0x96>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 80026c6:	687b      	ldr	r3, [r7, #4]
 80026c8:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 80026cc:	b2db      	uxtb	r3, r3
 80026ce:	2b00      	cmp	r3, #0
 80026d0:	d106      	bne.n	80026e0 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 80026d2:	687b      	ldr	r3, [r7, #4]
 80026d4:	2200      	movs	r2, #0
 80026d6:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 80026da:	6878      	ldr	r0, [r7, #4]
 80026dc:	f7fe fb66 	bl	8000dac <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80026e0:	687b      	ldr	r3, [r7, #4]
 80026e2:	2202      	movs	r2, #2
 80026e4:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 80026e8:	687b      	ldr	r3, [r7, #4]
 80026ea:	681a      	ldr	r2, [r3, #0]
 80026ec:	687b      	ldr	r3, [r7, #4]
 80026ee:	3304      	adds	r3, #4
 80026f0:	4619      	mov	r1, r3
 80026f2:	4610      	mov	r0, r2
 80026f4:	f000 fae6 	bl	8002cc4 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 80026f8:	687b      	ldr	r3, [r7, #4]
 80026fa:	2201      	movs	r2, #1
 80026fc:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8002700:	687b      	ldr	r3, [r7, #4]
 8002702:	2201      	movs	r2, #1
 8002704:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8002708:	687b      	ldr	r3, [r7, #4]
 800270a:	2201      	movs	r2, #1
 800270c:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8002710:	687b      	ldr	r3, [r7, #4]
 8002712:	2201      	movs	r2, #1
 8002714:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8002718:	687b      	ldr	r3, [r7, #4]
 800271a:	2201      	movs	r2, #1
 800271c:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8002720:	687b      	ldr	r3, [r7, #4]
 8002722:	2201      	movs	r2, #1
 8002724:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8002728:	687b      	ldr	r3, [r7, #4]
 800272a:	2201      	movs	r2, #1
 800272c:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 8002730:	687b      	ldr	r3, [r7, #4]
 8002732:	2201      	movs	r2, #1
 8002734:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8002738:	687b      	ldr	r3, [r7, #4]
 800273a:	2201      	movs	r2, #1
 800273c:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8002740:	687b      	ldr	r3, [r7, #4]
 8002742:	2201      	movs	r2, #1
 8002744:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 8002748:	2300      	movs	r3, #0
}
 800274a:	4618      	mov	r0, r3
 800274c:	3708      	adds	r7, #8
 800274e:	46bd      	mov	sp, r7
 8002750:	bd80      	pop	{r7, pc}
	...

08002754 <HAL_TIM_Base_Start>:
  * @brief  Starts the TIM Base generation.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start(TIM_HandleTypeDef *htim)
{
 8002754:	b480      	push	{r7}
 8002756:	b085      	sub	sp, #20
 8002758:	af00      	add	r7, sp, #0
 800275a:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 800275c:	687b      	ldr	r3, [r7, #4]
 800275e:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8002762:	b2db      	uxtb	r3, r3
 8002764:	2b01      	cmp	r3, #1
 8002766:	d001      	beq.n	800276c <HAL_TIM_Base_Start+0x18>
  {
    return HAL_ERROR;
 8002768:	2301      	movs	r3, #1
 800276a:	e046      	b.n	80027fa <HAL_TIM_Base_Start+0xa6>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800276c:	687b      	ldr	r3, [r7, #4]
 800276e:	2202      	movs	r2, #2
 8002770:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8002774:	687b      	ldr	r3, [r7, #4]
 8002776:	681b      	ldr	r3, [r3, #0]
 8002778:	4a23      	ldr	r2, [pc, #140]	@ (8002808 <HAL_TIM_Base_Start+0xb4>)
 800277a:	4293      	cmp	r3, r2
 800277c:	d022      	beq.n	80027c4 <HAL_TIM_Base_Start+0x70>
 800277e:	687b      	ldr	r3, [r7, #4]
 8002780:	681b      	ldr	r3, [r3, #0]
 8002782:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8002786:	d01d      	beq.n	80027c4 <HAL_TIM_Base_Start+0x70>
 8002788:	687b      	ldr	r3, [r7, #4]
 800278a:	681b      	ldr	r3, [r3, #0]
 800278c:	4a1f      	ldr	r2, [pc, #124]	@ (800280c <HAL_TIM_Base_Start+0xb8>)
 800278e:	4293      	cmp	r3, r2
 8002790:	d018      	beq.n	80027c4 <HAL_TIM_Base_Start+0x70>
 8002792:	687b      	ldr	r3, [r7, #4]
 8002794:	681b      	ldr	r3, [r3, #0]
 8002796:	4a1e      	ldr	r2, [pc, #120]	@ (8002810 <HAL_TIM_Base_Start+0xbc>)
 8002798:	4293      	cmp	r3, r2
 800279a:	d013      	beq.n	80027c4 <HAL_TIM_Base_Start+0x70>
 800279c:	687b      	ldr	r3, [r7, #4]
 800279e:	681b      	ldr	r3, [r3, #0]
 80027a0:	4a1c      	ldr	r2, [pc, #112]	@ (8002814 <HAL_TIM_Base_Start+0xc0>)
 80027a2:	4293      	cmp	r3, r2
 80027a4:	d00e      	beq.n	80027c4 <HAL_TIM_Base_Start+0x70>
 80027a6:	687b      	ldr	r3, [r7, #4]
 80027a8:	681b      	ldr	r3, [r3, #0]
 80027aa:	4a1b      	ldr	r2, [pc, #108]	@ (8002818 <HAL_TIM_Base_Start+0xc4>)
 80027ac:	4293      	cmp	r3, r2
 80027ae:	d009      	beq.n	80027c4 <HAL_TIM_Base_Start+0x70>
 80027b0:	687b      	ldr	r3, [r7, #4]
 80027b2:	681b      	ldr	r3, [r3, #0]
 80027b4:	4a19      	ldr	r2, [pc, #100]	@ (800281c <HAL_TIM_Base_Start+0xc8>)
 80027b6:	4293      	cmp	r3, r2
 80027b8:	d004      	beq.n	80027c4 <HAL_TIM_Base_Start+0x70>
 80027ba:	687b      	ldr	r3, [r7, #4]
 80027bc:	681b      	ldr	r3, [r3, #0]
 80027be:	4a18      	ldr	r2, [pc, #96]	@ (8002820 <HAL_TIM_Base_Start+0xcc>)
 80027c0:	4293      	cmp	r3, r2
 80027c2:	d111      	bne.n	80027e8 <HAL_TIM_Base_Start+0x94>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 80027c4:	687b      	ldr	r3, [r7, #4]
 80027c6:	681b      	ldr	r3, [r3, #0]
 80027c8:	689b      	ldr	r3, [r3, #8]
 80027ca:	f003 0307 	and.w	r3, r3, #7
 80027ce:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80027d0:	68fb      	ldr	r3, [r7, #12]
 80027d2:	2b06      	cmp	r3, #6
 80027d4:	d010      	beq.n	80027f8 <HAL_TIM_Base_Start+0xa4>
    {
      __HAL_TIM_ENABLE(htim);
 80027d6:	687b      	ldr	r3, [r7, #4]
 80027d8:	681b      	ldr	r3, [r3, #0]
 80027da:	681a      	ldr	r2, [r3, #0]
 80027dc:	687b      	ldr	r3, [r7, #4]
 80027de:	681b      	ldr	r3, [r3, #0]
 80027e0:	f042 0201 	orr.w	r2, r2, #1
 80027e4:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80027e6:	e007      	b.n	80027f8 <HAL_TIM_Base_Start+0xa4>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 80027e8:	687b      	ldr	r3, [r7, #4]
 80027ea:	681b      	ldr	r3, [r3, #0]
 80027ec:	681a      	ldr	r2, [r3, #0]
 80027ee:	687b      	ldr	r3, [r7, #4]
 80027f0:	681b      	ldr	r3, [r3, #0]
 80027f2:	f042 0201 	orr.w	r2, r2, #1
 80027f6:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 80027f8:	2300      	movs	r3, #0
}
 80027fa:	4618      	mov	r0, r3
 80027fc:	3714      	adds	r7, #20
 80027fe:	46bd      	mov	sp, r7
 8002800:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002804:	4770      	bx	lr
 8002806:	bf00      	nop
 8002808:	40010000 	.word	0x40010000
 800280c:	40000400 	.word	0x40000400
 8002810:	40000800 	.word	0x40000800
 8002814:	40000c00 	.word	0x40000c00
 8002818:	40010400 	.word	0x40010400
 800281c:	40014000 	.word	0x40014000
 8002820:	40001800 	.word	0x40001800

08002824 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 8002824:	b480      	push	{r7}
 8002826:	b085      	sub	sp, #20
 8002828:	af00      	add	r7, sp, #0
 800282a:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 800282c:	687b      	ldr	r3, [r7, #4]
 800282e:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8002832:	b2db      	uxtb	r3, r3
 8002834:	2b01      	cmp	r3, #1
 8002836:	d001      	beq.n	800283c <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 8002838:	2301      	movs	r3, #1
 800283a:	e04e      	b.n	80028da <HAL_TIM_Base_Start_IT+0xb6>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800283c:	687b      	ldr	r3, [r7, #4]
 800283e:	2202      	movs	r2, #2
 8002840:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 8002844:	687b      	ldr	r3, [r7, #4]
 8002846:	681b      	ldr	r3, [r3, #0]
 8002848:	68da      	ldr	r2, [r3, #12]
 800284a:	687b      	ldr	r3, [r7, #4]
 800284c:	681b      	ldr	r3, [r3, #0]
 800284e:	f042 0201 	orr.w	r2, r2, #1
 8002852:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8002854:	687b      	ldr	r3, [r7, #4]
 8002856:	681b      	ldr	r3, [r3, #0]
 8002858:	4a23      	ldr	r2, [pc, #140]	@ (80028e8 <HAL_TIM_Base_Start_IT+0xc4>)
 800285a:	4293      	cmp	r3, r2
 800285c:	d022      	beq.n	80028a4 <HAL_TIM_Base_Start_IT+0x80>
 800285e:	687b      	ldr	r3, [r7, #4]
 8002860:	681b      	ldr	r3, [r3, #0]
 8002862:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8002866:	d01d      	beq.n	80028a4 <HAL_TIM_Base_Start_IT+0x80>
 8002868:	687b      	ldr	r3, [r7, #4]
 800286a:	681b      	ldr	r3, [r3, #0]
 800286c:	4a1f      	ldr	r2, [pc, #124]	@ (80028ec <HAL_TIM_Base_Start_IT+0xc8>)
 800286e:	4293      	cmp	r3, r2
 8002870:	d018      	beq.n	80028a4 <HAL_TIM_Base_Start_IT+0x80>
 8002872:	687b      	ldr	r3, [r7, #4]
 8002874:	681b      	ldr	r3, [r3, #0]
 8002876:	4a1e      	ldr	r2, [pc, #120]	@ (80028f0 <HAL_TIM_Base_Start_IT+0xcc>)
 8002878:	4293      	cmp	r3, r2
 800287a:	d013      	beq.n	80028a4 <HAL_TIM_Base_Start_IT+0x80>
 800287c:	687b      	ldr	r3, [r7, #4]
 800287e:	681b      	ldr	r3, [r3, #0]
 8002880:	4a1c      	ldr	r2, [pc, #112]	@ (80028f4 <HAL_TIM_Base_Start_IT+0xd0>)
 8002882:	4293      	cmp	r3, r2
 8002884:	d00e      	beq.n	80028a4 <HAL_TIM_Base_Start_IT+0x80>
 8002886:	687b      	ldr	r3, [r7, #4]
 8002888:	681b      	ldr	r3, [r3, #0]
 800288a:	4a1b      	ldr	r2, [pc, #108]	@ (80028f8 <HAL_TIM_Base_Start_IT+0xd4>)
 800288c:	4293      	cmp	r3, r2
 800288e:	d009      	beq.n	80028a4 <HAL_TIM_Base_Start_IT+0x80>
 8002890:	687b      	ldr	r3, [r7, #4]
 8002892:	681b      	ldr	r3, [r3, #0]
 8002894:	4a19      	ldr	r2, [pc, #100]	@ (80028fc <HAL_TIM_Base_Start_IT+0xd8>)
 8002896:	4293      	cmp	r3, r2
 8002898:	d004      	beq.n	80028a4 <HAL_TIM_Base_Start_IT+0x80>
 800289a:	687b      	ldr	r3, [r7, #4]
 800289c:	681b      	ldr	r3, [r3, #0]
 800289e:	4a18      	ldr	r2, [pc, #96]	@ (8002900 <HAL_TIM_Base_Start_IT+0xdc>)
 80028a0:	4293      	cmp	r3, r2
 80028a2:	d111      	bne.n	80028c8 <HAL_TIM_Base_Start_IT+0xa4>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 80028a4:	687b      	ldr	r3, [r7, #4]
 80028a6:	681b      	ldr	r3, [r3, #0]
 80028a8:	689b      	ldr	r3, [r3, #8]
 80028aa:	f003 0307 	and.w	r3, r3, #7
 80028ae:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80028b0:	68fb      	ldr	r3, [r7, #12]
 80028b2:	2b06      	cmp	r3, #6
 80028b4:	d010      	beq.n	80028d8 <HAL_TIM_Base_Start_IT+0xb4>
    {
      __HAL_TIM_ENABLE(htim);
 80028b6:	687b      	ldr	r3, [r7, #4]
 80028b8:	681b      	ldr	r3, [r3, #0]
 80028ba:	681a      	ldr	r2, [r3, #0]
 80028bc:	687b      	ldr	r3, [r7, #4]
 80028be:	681b      	ldr	r3, [r3, #0]
 80028c0:	f042 0201 	orr.w	r2, r2, #1
 80028c4:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80028c6:	e007      	b.n	80028d8 <HAL_TIM_Base_Start_IT+0xb4>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 80028c8:	687b      	ldr	r3, [r7, #4]
 80028ca:	681b      	ldr	r3, [r3, #0]
 80028cc:	681a      	ldr	r2, [r3, #0]
 80028ce:	687b      	ldr	r3, [r7, #4]
 80028d0:	681b      	ldr	r3, [r3, #0]
 80028d2:	f042 0201 	orr.w	r2, r2, #1
 80028d6:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 80028d8:	2300      	movs	r3, #0
}
 80028da:	4618      	mov	r0, r3
 80028dc:	3714      	adds	r7, #20
 80028de:	46bd      	mov	sp, r7
 80028e0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80028e4:	4770      	bx	lr
 80028e6:	bf00      	nop
 80028e8:	40010000 	.word	0x40010000
 80028ec:	40000400 	.word	0x40000400
 80028f0:	40000800 	.word	0x40000800
 80028f4:	40000c00 	.word	0x40000c00
 80028f8:	40010400 	.word	0x40010400
 80028fc:	40014000 	.word	0x40014000
 8002900:	40001800 	.word	0x40001800

08002904 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 8002904:	b580      	push	{r7, lr}
 8002906:	b084      	sub	sp, #16
 8002908:	af00      	add	r7, sp, #0
 800290a:	6078      	str	r0, [r7, #4]
  uint32_t itsource = htim->Instance->DIER;
 800290c:	687b      	ldr	r3, [r7, #4]
 800290e:	681b      	ldr	r3, [r3, #0]
 8002910:	68db      	ldr	r3, [r3, #12]
 8002912:	60fb      	str	r3, [r7, #12]
  uint32_t itflag   = htim->Instance->SR;
 8002914:	687b      	ldr	r3, [r7, #4]
 8002916:	681b      	ldr	r3, [r3, #0]
 8002918:	691b      	ldr	r3, [r3, #16]
 800291a:	60bb      	str	r3, [r7, #8]

  /* Capture compare 1 event */
  if ((itflag & (TIM_FLAG_CC1)) == (TIM_FLAG_CC1))
 800291c:	68bb      	ldr	r3, [r7, #8]
 800291e:	f003 0302 	and.w	r3, r3, #2
 8002922:	2b00      	cmp	r3, #0
 8002924:	d020      	beq.n	8002968 <HAL_TIM_IRQHandler+0x64>
  {
    if ((itsource & (TIM_IT_CC1)) == (TIM_IT_CC1))
 8002926:	68fb      	ldr	r3, [r7, #12]
 8002928:	f003 0302 	and.w	r3, r3, #2
 800292c:	2b00      	cmp	r3, #0
 800292e:	d01b      	beq.n	8002968 <HAL_TIM_IRQHandler+0x64>
    {
      {
        __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC1);
 8002930:	687b      	ldr	r3, [r7, #4]
 8002932:	681b      	ldr	r3, [r3, #0]
 8002934:	f06f 0202 	mvn.w	r2, #2
 8002938:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 800293a:	687b      	ldr	r3, [r7, #4]
 800293c:	2201      	movs	r2, #1
 800293e:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8002940:	687b      	ldr	r3, [r7, #4]
 8002942:	681b      	ldr	r3, [r3, #0]
 8002944:	699b      	ldr	r3, [r3, #24]
 8002946:	f003 0303 	and.w	r3, r3, #3
 800294a:	2b00      	cmp	r3, #0
 800294c:	d003      	beq.n	8002956 <HAL_TIM_IRQHandler+0x52>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 800294e:	6878      	ldr	r0, [r7, #4]
 8002950:	f000 f999 	bl	8002c86 <HAL_TIM_IC_CaptureCallback>
 8002954:	e005      	b.n	8002962 <HAL_TIM_IRQHandler+0x5e>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 8002956:	6878      	ldr	r0, [r7, #4]
 8002958:	f000 f98b 	bl	8002c72 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 800295c:	6878      	ldr	r0, [r7, #4]
 800295e:	f000 f99c 	bl	8002c9a <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8002962:	687b      	ldr	r3, [r7, #4]
 8002964:	2200      	movs	r2, #0
 8002966:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if ((itflag & (TIM_FLAG_CC2)) == (TIM_FLAG_CC2))
 8002968:	68bb      	ldr	r3, [r7, #8]
 800296a:	f003 0304 	and.w	r3, r3, #4
 800296e:	2b00      	cmp	r3, #0
 8002970:	d020      	beq.n	80029b4 <HAL_TIM_IRQHandler+0xb0>
  {
    if ((itsource & (TIM_IT_CC2)) == (TIM_IT_CC2))
 8002972:	68fb      	ldr	r3, [r7, #12]
 8002974:	f003 0304 	and.w	r3, r3, #4
 8002978:	2b00      	cmp	r3, #0
 800297a:	d01b      	beq.n	80029b4 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC2);
 800297c:	687b      	ldr	r3, [r7, #4]
 800297e:	681b      	ldr	r3, [r3, #0]
 8002980:	f06f 0204 	mvn.w	r2, #4
 8002984:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8002986:	687b      	ldr	r3, [r7, #4]
 8002988:	2202      	movs	r2, #2
 800298a:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 800298c:	687b      	ldr	r3, [r7, #4]
 800298e:	681b      	ldr	r3, [r3, #0]
 8002990:	699b      	ldr	r3, [r3, #24]
 8002992:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8002996:	2b00      	cmp	r3, #0
 8002998:	d003      	beq.n	80029a2 <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800299a:	6878      	ldr	r0, [r7, #4]
 800299c:	f000 f973 	bl	8002c86 <HAL_TIM_IC_CaptureCallback>
 80029a0:	e005      	b.n	80029ae <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80029a2:	6878      	ldr	r0, [r7, #4]
 80029a4:	f000 f965 	bl	8002c72 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80029a8:	6878      	ldr	r0, [r7, #4]
 80029aa:	f000 f976 	bl	8002c9a <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80029ae:	687b      	ldr	r3, [r7, #4]
 80029b0:	2200      	movs	r2, #0
 80029b2:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if ((itflag & (TIM_FLAG_CC3)) == (TIM_FLAG_CC3))
 80029b4:	68bb      	ldr	r3, [r7, #8]
 80029b6:	f003 0308 	and.w	r3, r3, #8
 80029ba:	2b00      	cmp	r3, #0
 80029bc:	d020      	beq.n	8002a00 <HAL_TIM_IRQHandler+0xfc>
  {
    if ((itsource & (TIM_IT_CC3)) == (TIM_IT_CC3))
 80029be:	68fb      	ldr	r3, [r7, #12]
 80029c0:	f003 0308 	and.w	r3, r3, #8
 80029c4:	2b00      	cmp	r3, #0
 80029c6:	d01b      	beq.n	8002a00 <HAL_TIM_IRQHandler+0xfc>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC3);
 80029c8:	687b      	ldr	r3, [r7, #4]
 80029ca:	681b      	ldr	r3, [r3, #0]
 80029cc:	f06f 0208 	mvn.w	r2, #8
 80029d0:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 80029d2:	687b      	ldr	r3, [r7, #4]
 80029d4:	2204      	movs	r2, #4
 80029d6:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 80029d8:	687b      	ldr	r3, [r7, #4]
 80029da:	681b      	ldr	r3, [r3, #0]
 80029dc:	69db      	ldr	r3, [r3, #28]
 80029de:	f003 0303 	and.w	r3, r3, #3
 80029e2:	2b00      	cmp	r3, #0
 80029e4:	d003      	beq.n	80029ee <HAL_TIM_IRQHandler+0xea>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80029e6:	6878      	ldr	r0, [r7, #4]
 80029e8:	f000 f94d 	bl	8002c86 <HAL_TIM_IC_CaptureCallback>
 80029ec:	e005      	b.n	80029fa <HAL_TIM_IRQHandler+0xf6>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80029ee:	6878      	ldr	r0, [r7, #4]
 80029f0:	f000 f93f 	bl	8002c72 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80029f4:	6878      	ldr	r0, [r7, #4]
 80029f6:	f000 f950 	bl	8002c9a <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80029fa:	687b      	ldr	r3, [r7, #4]
 80029fc:	2200      	movs	r2, #0
 80029fe:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if ((itflag & (TIM_FLAG_CC4)) == (TIM_FLAG_CC4))
 8002a00:	68bb      	ldr	r3, [r7, #8]
 8002a02:	f003 0310 	and.w	r3, r3, #16
 8002a06:	2b00      	cmp	r3, #0
 8002a08:	d020      	beq.n	8002a4c <HAL_TIM_IRQHandler+0x148>
  {
    if ((itsource & (TIM_IT_CC4)) == (TIM_IT_CC4))
 8002a0a:	68fb      	ldr	r3, [r7, #12]
 8002a0c:	f003 0310 	and.w	r3, r3, #16
 8002a10:	2b00      	cmp	r3, #0
 8002a12:	d01b      	beq.n	8002a4c <HAL_TIM_IRQHandler+0x148>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC4);
 8002a14:	687b      	ldr	r3, [r7, #4]
 8002a16:	681b      	ldr	r3, [r3, #0]
 8002a18:	f06f 0210 	mvn.w	r2, #16
 8002a1c:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8002a1e:	687b      	ldr	r3, [r7, #4]
 8002a20:	2208      	movs	r2, #8
 8002a22:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8002a24:	687b      	ldr	r3, [r7, #4]
 8002a26:	681b      	ldr	r3, [r3, #0]
 8002a28:	69db      	ldr	r3, [r3, #28]
 8002a2a:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8002a2e:	2b00      	cmp	r3, #0
 8002a30:	d003      	beq.n	8002a3a <HAL_TIM_IRQHandler+0x136>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8002a32:	6878      	ldr	r0, [r7, #4]
 8002a34:	f000 f927 	bl	8002c86 <HAL_TIM_IC_CaptureCallback>
 8002a38:	e005      	b.n	8002a46 <HAL_TIM_IRQHandler+0x142>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8002a3a:	6878      	ldr	r0, [r7, #4]
 8002a3c:	f000 f919 	bl	8002c72 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8002a40:	6878      	ldr	r0, [r7, #4]
 8002a42:	f000 f92a 	bl	8002c9a <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8002a46:	687b      	ldr	r3, [r7, #4]
 8002a48:	2200      	movs	r2, #0
 8002a4a:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if ((itflag & (TIM_FLAG_UPDATE)) == (TIM_FLAG_UPDATE))
 8002a4c:	68bb      	ldr	r3, [r7, #8]
 8002a4e:	f003 0301 	and.w	r3, r3, #1
 8002a52:	2b00      	cmp	r3, #0
 8002a54:	d00c      	beq.n	8002a70 <HAL_TIM_IRQHandler+0x16c>
  {
    if ((itsource & (TIM_IT_UPDATE)) == (TIM_IT_UPDATE))
 8002a56:	68fb      	ldr	r3, [r7, #12]
 8002a58:	f003 0301 	and.w	r3, r3, #1
 8002a5c:	2b00      	cmp	r3, #0
 8002a5e:	d007      	beq.n	8002a70 <HAL_TIM_IRQHandler+0x16c>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_UPDATE);
 8002a60:	687b      	ldr	r3, [r7, #4]
 8002a62:	681b      	ldr	r3, [r3, #0]
 8002a64:	f06f 0201 	mvn.w	r2, #1
 8002a68:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 8002a6a:	6878      	ldr	r0, [r7, #4]
 8002a6c:	f7fd ffaa 	bl	80009c4 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if ((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK))
 8002a70:	68bb      	ldr	r3, [r7, #8]
 8002a72:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8002a76:	2b00      	cmp	r3, #0
 8002a78:	d00c      	beq.n	8002a94 <HAL_TIM_IRQHandler+0x190>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 8002a7a:	68fb      	ldr	r3, [r7, #12]
 8002a7c:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8002a80:	2b00      	cmp	r3, #0
 8002a82:	d007      	beq.n	8002a94 <HAL_TIM_IRQHandler+0x190>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK);
 8002a84:	687b      	ldr	r3, [r7, #4]
 8002a86:	681b      	ldr	r3, [r3, #0]
 8002a88:	f06f 0280 	mvn.w	r2, #128	@ 0x80
 8002a8c:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 8002a8e:	6878      	ldr	r0, [r7, #4]
 8002a90:	f000 fae4 	bl	800305c <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if ((itflag & (TIM_FLAG_TRIGGER)) == (TIM_FLAG_TRIGGER))
 8002a94:	68bb      	ldr	r3, [r7, #8]
 8002a96:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8002a9a:	2b00      	cmp	r3, #0
 8002a9c:	d00c      	beq.n	8002ab8 <HAL_TIM_IRQHandler+0x1b4>
  {
    if ((itsource & (TIM_IT_TRIGGER)) == (TIM_IT_TRIGGER))
 8002a9e:	68fb      	ldr	r3, [r7, #12]
 8002aa0:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8002aa4:	2b00      	cmp	r3, #0
 8002aa6:	d007      	beq.n	8002ab8 <HAL_TIM_IRQHandler+0x1b4>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_TRIGGER);
 8002aa8:	687b      	ldr	r3, [r7, #4]
 8002aaa:	681b      	ldr	r3, [r3, #0]
 8002aac:	f06f 0240 	mvn.w	r2, #64	@ 0x40
 8002ab0:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 8002ab2:	6878      	ldr	r0, [r7, #4]
 8002ab4:	f000 f8fb 	bl	8002cae <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if ((itflag & (TIM_FLAG_COM)) == (TIM_FLAG_COM))
 8002ab8:	68bb      	ldr	r3, [r7, #8]
 8002aba:	f003 0320 	and.w	r3, r3, #32
 8002abe:	2b00      	cmp	r3, #0
 8002ac0:	d00c      	beq.n	8002adc <HAL_TIM_IRQHandler+0x1d8>
  {
    if ((itsource & (TIM_IT_COM)) == (TIM_IT_COM))
 8002ac2:	68fb      	ldr	r3, [r7, #12]
 8002ac4:	f003 0320 	and.w	r3, r3, #32
 8002ac8:	2b00      	cmp	r3, #0
 8002aca:	d007      	beq.n	8002adc <HAL_TIM_IRQHandler+0x1d8>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_COM);
 8002acc:	687b      	ldr	r3, [r7, #4]
 8002ace:	681b      	ldr	r3, [r3, #0]
 8002ad0:	f06f 0220 	mvn.w	r2, #32
 8002ad4:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 8002ad6:	6878      	ldr	r0, [r7, #4]
 8002ad8:	f000 fab6 	bl	8003048 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 8002adc:	bf00      	nop
 8002ade:	3710      	adds	r7, #16
 8002ae0:	46bd      	mov	sp, r7
 8002ae2:	bd80      	pop	{r7, pc}

08002ae4 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, const TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 8002ae4:	b580      	push	{r7, lr}
 8002ae6:	b084      	sub	sp, #16
 8002ae8:	af00      	add	r7, sp, #0
 8002aea:	6078      	str	r0, [r7, #4]
 8002aec:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8002aee:	2300      	movs	r3, #0
 8002af0:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 8002af2:	687b      	ldr	r3, [r7, #4]
 8002af4:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8002af8:	2b01      	cmp	r3, #1
 8002afa:	d101      	bne.n	8002b00 <HAL_TIM_ConfigClockSource+0x1c>
 8002afc:	2302      	movs	r3, #2
 8002afe:	e0b4      	b.n	8002c6a <HAL_TIM_ConfigClockSource+0x186>
 8002b00:	687b      	ldr	r3, [r7, #4]
 8002b02:	2201      	movs	r2, #1
 8002b04:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 8002b08:	687b      	ldr	r3, [r7, #4]
 8002b0a:	2202      	movs	r2, #2
 8002b0c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 8002b10:	687b      	ldr	r3, [r7, #4]
 8002b12:	681b      	ldr	r3, [r3, #0]
 8002b14:	689b      	ldr	r3, [r3, #8]
 8002b16:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 8002b18:	68bb      	ldr	r3, [r7, #8]
 8002b1a:	f023 0377 	bic.w	r3, r3, #119	@ 0x77
 8002b1e:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8002b20:	68bb      	ldr	r3, [r7, #8]
 8002b22:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 8002b26:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 8002b28:	687b      	ldr	r3, [r7, #4]
 8002b2a:	681b      	ldr	r3, [r3, #0]
 8002b2c:	68ba      	ldr	r2, [r7, #8]
 8002b2e:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 8002b30:	683b      	ldr	r3, [r7, #0]
 8002b32:	681b      	ldr	r3, [r3, #0]
 8002b34:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8002b38:	d03e      	beq.n	8002bb8 <HAL_TIM_ConfigClockSource+0xd4>
 8002b3a:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8002b3e:	f200 8087 	bhi.w	8002c50 <HAL_TIM_ConfigClockSource+0x16c>
 8002b42:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8002b46:	f000 8086 	beq.w	8002c56 <HAL_TIM_ConfigClockSource+0x172>
 8002b4a:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8002b4e:	d87f      	bhi.n	8002c50 <HAL_TIM_ConfigClockSource+0x16c>
 8002b50:	2b70      	cmp	r3, #112	@ 0x70
 8002b52:	d01a      	beq.n	8002b8a <HAL_TIM_ConfigClockSource+0xa6>
 8002b54:	2b70      	cmp	r3, #112	@ 0x70
 8002b56:	d87b      	bhi.n	8002c50 <HAL_TIM_ConfigClockSource+0x16c>
 8002b58:	2b60      	cmp	r3, #96	@ 0x60
 8002b5a:	d050      	beq.n	8002bfe <HAL_TIM_ConfigClockSource+0x11a>
 8002b5c:	2b60      	cmp	r3, #96	@ 0x60
 8002b5e:	d877      	bhi.n	8002c50 <HAL_TIM_ConfigClockSource+0x16c>
 8002b60:	2b50      	cmp	r3, #80	@ 0x50
 8002b62:	d03c      	beq.n	8002bde <HAL_TIM_ConfigClockSource+0xfa>
 8002b64:	2b50      	cmp	r3, #80	@ 0x50
 8002b66:	d873      	bhi.n	8002c50 <HAL_TIM_ConfigClockSource+0x16c>
 8002b68:	2b40      	cmp	r3, #64	@ 0x40
 8002b6a:	d058      	beq.n	8002c1e <HAL_TIM_ConfigClockSource+0x13a>
 8002b6c:	2b40      	cmp	r3, #64	@ 0x40
 8002b6e:	d86f      	bhi.n	8002c50 <HAL_TIM_ConfigClockSource+0x16c>
 8002b70:	2b30      	cmp	r3, #48	@ 0x30
 8002b72:	d064      	beq.n	8002c3e <HAL_TIM_ConfigClockSource+0x15a>
 8002b74:	2b30      	cmp	r3, #48	@ 0x30
 8002b76:	d86b      	bhi.n	8002c50 <HAL_TIM_ConfigClockSource+0x16c>
 8002b78:	2b20      	cmp	r3, #32
 8002b7a:	d060      	beq.n	8002c3e <HAL_TIM_ConfigClockSource+0x15a>
 8002b7c:	2b20      	cmp	r3, #32
 8002b7e:	d867      	bhi.n	8002c50 <HAL_TIM_ConfigClockSource+0x16c>
 8002b80:	2b00      	cmp	r3, #0
 8002b82:	d05c      	beq.n	8002c3e <HAL_TIM_ConfigClockSource+0x15a>
 8002b84:	2b10      	cmp	r3, #16
 8002b86:	d05a      	beq.n	8002c3e <HAL_TIM_ConfigClockSource+0x15a>
 8002b88:	e062      	b.n	8002c50 <HAL_TIM_ConfigClockSource+0x16c>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8002b8a:	687b      	ldr	r3, [r7, #4]
 8002b8c:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 8002b8e:	683b      	ldr	r3, [r7, #0]
 8002b90:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 8002b92:	683b      	ldr	r3, [r7, #0]
 8002b94:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 8002b96:	683b      	ldr	r3, [r7, #0]
 8002b98:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 8002b9a:	f000 f9b9 	bl	8002f10 <TIM_ETR_SetConfig>

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 8002b9e:	687b      	ldr	r3, [r7, #4]
 8002ba0:	681b      	ldr	r3, [r3, #0]
 8002ba2:	689b      	ldr	r3, [r3, #8]
 8002ba4:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 8002ba6:	68bb      	ldr	r3, [r7, #8]
 8002ba8:	f043 0377 	orr.w	r3, r3, #119	@ 0x77
 8002bac:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 8002bae:	687b      	ldr	r3, [r7, #4]
 8002bb0:	681b      	ldr	r3, [r3, #0]
 8002bb2:	68ba      	ldr	r2, [r7, #8]
 8002bb4:	609a      	str	r2, [r3, #8]
      break;
 8002bb6:	e04f      	b.n	8002c58 <HAL_TIM_ConfigClockSource+0x174>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8002bb8:	687b      	ldr	r3, [r7, #4]
 8002bba:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 8002bbc:	683b      	ldr	r3, [r7, #0]
 8002bbe:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 8002bc0:	683b      	ldr	r3, [r7, #0]
 8002bc2:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 8002bc4:	683b      	ldr	r3, [r7, #0]
 8002bc6:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 8002bc8:	f000 f9a2 	bl	8002f10 <TIM_ETR_SetConfig>
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 8002bcc:	687b      	ldr	r3, [r7, #4]
 8002bce:	681b      	ldr	r3, [r3, #0]
 8002bd0:	689a      	ldr	r2, [r3, #8]
 8002bd2:	687b      	ldr	r3, [r7, #4]
 8002bd4:	681b      	ldr	r3, [r3, #0]
 8002bd6:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 8002bda:	609a      	str	r2, [r3, #8]
      break;
 8002bdc:	e03c      	b.n	8002c58 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8002bde:	687b      	ldr	r3, [r7, #4]
 8002be0:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8002be2:	683b      	ldr	r3, [r7, #0]
 8002be4:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8002be6:	683b      	ldr	r3, [r7, #0]
 8002be8:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 8002bea:	461a      	mov	r2, r3
 8002bec:	f000 f916 	bl	8002e1c <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 8002bf0:	687b      	ldr	r3, [r7, #4]
 8002bf2:	681b      	ldr	r3, [r3, #0]
 8002bf4:	2150      	movs	r1, #80	@ 0x50
 8002bf6:	4618      	mov	r0, r3
 8002bf8:	f000 f96f 	bl	8002eda <TIM_ITRx_SetConfig>
      break;
 8002bfc:	e02c      	b.n	8002c58 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 8002bfe:	687b      	ldr	r3, [r7, #4]
 8002c00:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8002c02:	683b      	ldr	r3, [r7, #0]
 8002c04:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8002c06:	683b      	ldr	r3, [r7, #0]
 8002c08:	68db      	ldr	r3, [r3, #12]
      TIM_TI2_ConfigInputStage(htim->Instance,
 8002c0a:	461a      	mov	r2, r3
 8002c0c:	f000 f935 	bl	8002e7a <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 8002c10:	687b      	ldr	r3, [r7, #4]
 8002c12:	681b      	ldr	r3, [r3, #0]
 8002c14:	2160      	movs	r1, #96	@ 0x60
 8002c16:	4618      	mov	r0, r3
 8002c18:	f000 f95f 	bl	8002eda <TIM_ITRx_SetConfig>
      break;
 8002c1c:	e01c      	b.n	8002c58 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8002c1e:	687b      	ldr	r3, [r7, #4]
 8002c20:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8002c22:	683b      	ldr	r3, [r7, #0]
 8002c24:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8002c26:	683b      	ldr	r3, [r7, #0]
 8002c28:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 8002c2a:	461a      	mov	r2, r3
 8002c2c:	f000 f8f6 	bl	8002e1c <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 8002c30:	687b      	ldr	r3, [r7, #4]
 8002c32:	681b      	ldr	r3, [r3, #0]
 8002c34:	2140      	movs	r1, #64	@ 0x40
 8002c36:	4618      	mov	r0, r3
 8002c38:	f000 f94f 	bl	8002eda <TIM_ITRx_SetConfig>
      break;
 8002c3c:	e00c      	b.n	8002c58 <HAL_TIM_ConfigClockSource+0x174>
    case TIM_CLOCKSOURCE_ITR3:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 8002c3e:	687b      	ldr	r3, [r7, #4]
 8002c40:	681a      	ldr	r2, [r3, #0]
 8002c42:	683b      	ldr	r3, [r7, #0]
 8002c44:	681b      	ldr	r3, [r3, #0]
 8002c46:	4619      	mov	r1, r3
 8002c48:	4610      	mov	r0, r2
 8002c4a:	f000 f946 	bl	8002eda <TIM_ITRx_SetConfig>
      break;
 8002c4e:	e003      	b.n	8002c58 <HAL_TIM_ConfigClockSource+0x174>
    }

    default:
      status = HAL_ERROR;
 8002c50:	2301      	movs	r3, #1
 8002c52:	73fb      	strb	r3, [r7, #15]
      break;
 8002c54:	e000      	b.n	8002c58 <HAL_TIM_ConfigClockSource+0x174>
      break;
 8002c56:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 8002c58:	687b      	ldr	r3, [r7, #4]
 8002c5a:	2201      	movs	r2, #1
 8002c5c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 8002c60:	687b      	ldr	r3, [r7, #4]
 8002c62:	2200      	movs	r2, #0
 8002c64:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 8002c68:	7bfb      	ldrb	r3, [r7, #15]
}
 8002c6a:	4618      	mov	r0, r3
 8002c6c:	3710      	adds	r7, #16
 8002c6e:	46bd      	mov	sp, r7
 8002c70:	bd80      	pop	{r7, pc}

08002c72 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 8002c72:	b480      	push	{r7}
 8002c74:	b083      	sub	sp, #12
 8002c76:	af00      	add	r7, sp, #0
 8002c78:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 8002c7a:	bf00      	nop
 8002c7c:	370c      	adds	r7, #12
 8002c7e:	46bd      	mov	sp, r7
 8002c80:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002c84:	4770      	bx	lr

08002c86 <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 8002c86:	b480      	push	{r7}
 8002c88:	b083      	sub	sp, #12
 8002c8a:	af00      	add	r7, sp, #0
 8002c8c:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 8002c8e:	bf00      	nop
 8002c90:	370c      	adds	r7, #12
 8002c92:	46bd      	mov	sp, r7
 8002c94:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002c98:	4770      	bx	lr

08002c9a <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 8002c9a:	b480      	push	{r7}
 8002c9c:	b083      	sub	sp, #12
 8002c9e:	af00      	add	r7, sp, #0
 8002ca0:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 8002ca2:	bf00      	nop
 8002ca4:	370c      	adds	r7, #12
 8002ca6:	46bd      	mov	sp, r7
 8002ca8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002cac:	4770      	bx	lr

08002cae <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 8002cae:	b480      	push	{r7}
 8002cb0:	b083      	sub	sp, #12
 8002cb2:	af00      	add	r7, sp, #0
 8002cb4:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 8002cb6:	bf00      	nop
 8002cb8:	370c      	adds	r7, #12
 8002cba:	46bd      	mov	sp, r7
 8002cbc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002cc0:	4770      	bx	lr
	...

08002cc4 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 8002cc4:	b480      	push	{r7}
 8002cc6:	b085      	sub	sp, #20
 8002cc8:	af00      	add	r7, sp, #0
 8002cca:	6078      	str	r0, [r7, #4]
 8002ccc:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8002cce:	687b      	ldr	r3, [r7, #4]
 8002cd0:	681b      	ldr	r3, [r3, #0]
 8002cd2:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8002cd4:	687b      	ldr	r3, [r7, #4]
 8002cd6:	4a46      	ldr	r2, [pc, #280]	@ (8002df0 <TIM_Base_SetConfig+0x12c>)
 8002cd8:	4293      	cmp	r3, r2
 8002cda:	d013      	beq.n	8002d04 <TIM_Base_SetConfig+0x40>
 8002cdc:	687b      	ldr	r3, [r7, #4]
 8002cde:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8002ce2:	d00f      	beq.n	8002d04 <TIM_Base_SetConfig+0x40>
 8002ce4:	687b      	ldr	r3, [r7, #4]
 8002ce6:	4a43      	ldr	r2, [pc, #268]	@ (8002df4 <TIM_Base_SetConfig+0x130>)
 8002ce8:	4293      	cmp	r3, r2
 8002cea:	d00b      	beq.n	8002d04 <TIM_Base_SetConfig+0x40>
 8002cec:	687b      	ldr	r3, [r7, #4]
 8002cee:	4a42      	ldr	r2, [pc, #264]	@ (8002df8 <TIM_Base_SetConfig+0x134>)
 8002cf0:	4293      	cmp	r3, r2
 8002cf2:	d007      	beq.n	8002d04 <TIM_Base_SetConfig+0x40>
 8002cf4:	687b      	ldr	r3, [r7, #4]
 8002cf6:	4a41      	ldr	r2, [pc, #260]	@ (8002dfc <TIM_Base_SetConfig+0x138>)
 8002cf8:	4293      	cmp	r3, r2
 8002cfa:	d003      	beq.n	8002d04 <TIM_Base_SetConfig+0x40>
 8002cfc:	687b      	ldr	r3, [r7, #4]
 8002cfe:	4a40      	ldr	r2, [pc, #256]	@ (8002e00 <TIM_Base_SetConfig+0x13c>)
 8002d00:	4293      	cmp	r3, r2
 8002d02:	d108      	bne.n	8002d16 <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8002d04:	68fb      	ldr	r3, [r7, #12]
 8002d06:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8002d0a:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8002d0c:	683b      	ldr	r3, [r7, #0]
 8002d0e:	685b      	ldr	r3, [r3, #4]
 8002d10:	68fa      	ldr	r2, [r7, #12]
 8002d12:	4313      	orrs	r3, r2
 8002d14:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8002d16:	687b      	ldr	r3, [r7, #4]
 8002d18:	4a35      	ldr	r2, [pc, #212]	@ (8002df0 <TIM_Base_SetConfig+0x12c>)
 8002d1a:	4293      	cmp	r3, r2
 8002d1c:	d02b      	beq.n	8002d76 <TIM_Base_SetConfig+0xb2>
 8002d1e:	687b      	ldr	r3, [r7, #4]
 8002d20:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8002d24:	d027      	beq.n	8002d76 <TIM_Base_SetConfig+0xb2>
 8002d26:	687b      	ldr	r3, [r7, #4]
 8002d28:	4a32      	ldr	r2, [pc, #200]	@ (8002df4 <TIM_Base_SetConfig+0x130>)
 8002d2a:	4293      	cmp	r3, r2
 8002d2c:	d023      	beq.n	8002d76 <TIM_Base_SetConfig+0xb2>
 8002d2e:	687b      	ldr	r3, [r7, #4]
 8002d30:	4a31      	ldr	r2, [pc, #196]	@ (8002df8 <TIM_Base_SetConfig+0x134>)
 8002d32:	4293      	cmp	r3, r2
 8002d34:	d01f      	beq.n	8002d76 <TIM_Base_SetConfig+0xb2>
 8002d36:	687b      	ldr	r3, [r7, #4]
 8002d38:	4a30      	ldr	r2, [pc, #192]	@ (8002dfc <TIM_Base_SetConfig+0x138>)
 8002d3a:	4293      	cmp	r3, r2
 8002d3c:	d01b      	beq.n	8002d76 <TIM_Base_SetConfig+0xb2>
 8002d3e:	687b      	ldr	r3, [r7, #4]
 8002d40:	4a2f      	ldr	r2, [pc, #188]	@ (8002e00 <TIM_Base_SetConfig+0x13c>)
 8002d42:	4293      	cmp	r3, r2
 8002d44:	d017      	beq.n	8002d76 <TIM_Base_SetConfig+0xb2>
 8002d46:	687b      	ldr	r3, [r7, #4]
 8002d48:	4a2e      	ldr	r2, [pc, #184]	@ (8002e04 <TIM_Base_SetConfig+0x140>)
 8002d4a:	4293      	cmp	r3, r2
 8002d4c:	d013      	beq.n	8002d76 <TIM_Base_SetConfig+0xb2>
 8002d4e:	687b      	ldr	r3, [r7, #4]
 8002d50:	4a2d      	ldr	r2, [pc, #180]	@ (8002e08 <TIM_Base_SetConfig+0x144>)
 8002d52:	4293      	cmp	r3, r2
 8002d54:	d00f      	beq.n	8002d76 <TIM_Base_SetConfig+0xb2>
 8002d56:	687b      	ldr	r3, [r7, #4]
 8002d58:	4a2c      	ldr	r2, [pc, #176]	@ (8002e0c <TIM_Base_SetConfig+0x148>)
 8002d5a:	4293      	cmp	r3, r2
 8002d5c:	d00b      	beq.n	8002d76 <TIM_Base_SetConfig+0xb2>
 8002d5e:	687b      	ldr	r3, [r7, #4]
 8002d60:	4a2b      	ldr	r2, [pc, #172]	@ (8002e10 <TIM_Base_SetConfig+0x14c>)
 8002d62:	4293      	cmp	r3, r2
 8002d64:	d007      	beq.n	8002d76 <TIM_Base_SetConfig+0xb2>
 8002d66:	687b      	ldr	r3, [r7, #4]
 8002d68:	4a2a      	ldr	r2, [pc, #168]	@ (8002e14 <TIM_Base_SetConfig+0x150>)
 8002d6a:	4293      	cmp	r3, r2
 8002d6c:	d003      	beq.n	8002d76 <TIM_Base_SetConfig+0xb2>
 8002d6e:	687b      	ldr	r3, [r7, #4]
 8002d70:	4a29      	ldr	r2, [pc, #164]	@ (8002e18 <TIM_Base_SetConfig+0x154>)
 8002d72:	4293      	cmp	r3, r2
 8002d74:	d108      	bne.n	8002d88 <TIM_Base_SetConfig+0xc4>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8002d76:	68fb      	ldr	r3, [r7, #12]
 8002d78:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8002d7c:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8002d7e:	683b      	ldr	r3, [r7, #0]
 8002d80:	68db      	ldr	r3, [r3, #12]
 8002d82:	68fa      	ldr	r2, [r7, #12]
 8002d84:	4313      	orrs	r3, r2
 8002d86:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8002d88:	68fb      	ldr	r3, [r7, #12]
 8002d8a:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 8002d8e:	683b      	ldr	r3, [r7, #0]
 8002d90:	695b      	ldr	r3, [r3, #20]
 8002d92:	4313      	orrs	r3, r2
 8002d94:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 8002d96:	687b      	ldr	r3, [r7, #4]
 8002d98:	68fa      	ldr	r2, [r7, #12]
 8002d9a:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8002d9c:	683b      	ldr	r3, [r7, #0]
 8002d9e:	689a      	ldr	r2, [r3, #8]
 8002da0:	687b      	ldr	r3, [r7, #4]
 8002da2:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8002da4:	683b      	ldr	r3, [r7, #0]
 8002da6:	681a      	ldr	r2, [r3, #0]
 8002da8:	687b      	ldr	r3, [r7, #4]
 8002daa:	629a      	str	r2, [r3, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8002dac:	687b      	ldr	r3, [r7, #4]
 8002dae:	4a10      	ldr	r2, [pc, #64]	@ (8002df0 <TIM_Base_SetConfig+0x12c>)
 8002db0:	4293      	cmp	r3, r2
 8002db2:	d003      	beq.n	8002dbc <TIM_Base_SetConfig+0xf8>
 8002db4:	687b      	ldr	r3, [r7, #4]
 8002db6:	4a12      	ldr	r2, [pc, #72]	@ (8002e00 <TIM_Base_SetConfig+0x13c>)
 8002db8:	4293      	cmp	r3, r2
 8002dba:	d103      	bne.n	8002dc4 <TIM_Base_SetConfig+0x100>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8002dbc:	683b      	ldr	r3, [r7, #0]
 8002dbe:	691a      	ldr	r2, [r3, #16]
 8002dc0:	687b      	ldr	r3, [r7, #4]
 8002dc2:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8002dc4:	687b      	ldr	r3, [r7, #4]
 8002dc6:	2201      	movs	r2, #1
 8002dc8:	615a      	str	r2, [r3, #20]

  /* Check if the update flag is set after the Update Generation, if so clear the UIF flag */
  if (HAL_IS_BIT_SET(TIMx->SR, TIM_FLAG_UPDATE))
 8002dca:	687b      	ldr	r3, [r7, #4]
 8002dcc:	691b      	ldr	r3, [r3, #16]
 8002dce:	f003 0301 	and.w	r3, r3, #1
 8002dd2:	2b01      	cmp	r3, #1
 8002dd4:	d105      	bne.n	8002de2 <TIM_Base_SetConfig+0x11e>
  {
    /* Clear the update flag */
    CLEAR_BIT(TIMx->SR, TIM_FLAG_UPDATE);
 8002dd6:	687b      	ldr	r3, [r7, #4]
 8002dd8:	691b      	ldr	r3, [r3, #16]
 8002dda:	f023 0201 	bic.w	r2, r3, #1
 8002dde:	687b      	ldr	r3, [r7, #4]
 8002de0:	611a      	str	r2, [r3, #16]
  }
}
 8002de2:	bf00      	nop
 8002de4:	3714      	adds	r7, #20
 8002de6:	46bd      	mov	sp, r7
 8002de8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002dec:	4770      	bx	lr
 8002dee:	bf00      	nop
 8002df0:	40010000 	.word	0x40010000
 8002df4:	40000400 	.word	0x40000400
 8002df8:	40000800 	.word	0x40000800
 8002dfc:	40000c00 	.word	0x40000c00
 8002e00:	40010400 	.word	0x40010400
 8002e04:	40014000 	.word	0x40014000
 8002e08:	40014400 	.word	0x40014400
 8002e0c:	40014800 	.word	0x40014800
 8002e10:	40001800 	.word	0x40001800
 8002e14:	40001c00 	.word	0x40001c00
 8002e18:	40002000 	.word	0x40002000

08002e1c <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8002e1c:	b480      	push	{r7}
 8002e1e:	b087      	sub	sp, #28
 8002e20:	af00      	add	r7, sp, #0
 8002e22:	60f8      	str	r0, [r7, #12]
 8002e24:	60b9      	str	r1, [r7, #8]
 8002e26:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 8002e28:	68fb      	ldr	r3, [r7, #12]
 8002e2a:	6a1b      	ldr	r3, [r3, #32]
 8002e2c:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8002e2e:	68fb      	ldr	r3, [r7, #12]
 8002e30:	6a1b      	ldr	r3, [r3, #32]
 8002e32:	f023 0201 	bic.w	r2, r3, #1
 8002e36:	68fb      	ldr	r3, [r7, #12]
 8002e38:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8002e3a:	68fb      	ldr	r3, [r7, #12]
 8002e3c:	699b      	ldr	r3, [r3, #24]
 8002e3e:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8002e40:	693b      	ldr	r3, [r7, #16]
 8002e42:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 8002e46:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8002e48:	687b      	ldr	r3, [r7, #4]
 8002e4a:	011b      	lsls	r3, r3, #4
 8002e4c:	693a      	ldr	r2, [r7, #16]
 8002e4e:	4313      	orrs	r3, r2
 8002e50:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8002e52:	697b      	ldr	r3, [r7, #20]
 8002e54:	f023 030a 	bic.w	r3, r3, #10
 8002e58:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 8002e5a:	697a      	ldr	r2, [r7, #20]
 8002e5c:	68bb      	ldr	r3, [r7, #8]
 8002e5e:	4313      	orrs	r3, r2
 8002e60:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 8002e62:	68fb      	ldr	r3, [r7, #12]
 8002e64:	693a      	ldr	r2, [r7, #16]
 8002e66:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8002e68:	68fb      	ldr	r3, [r7, #12]
 8002e6a:	697a      	ldr	r2, [r7, #20]
 8002e6c:	621a      	str	r2, [r3, #32]
}
 8002e6e:	bf00      	nop
 8002e70:	371c      	adds	r7, #28
 8002e72:	46bd      	mov	sp, r7
 8002e74:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002e78:	4770      	bx	lr

08002e7a <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8002e7a:	b480      	push	{r7}
 8002e7c:	b087      	sub	sp, #28
 8002e7e:	af00      	add	r7, sp, #0
 8002e80:	60f8      	str	r0, [r7, #12]
 8002e82:	60b9      	str	r1, [r7, #8]
 8002e84:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  tmpccer = TIMx->CCER;
 8002e86:	68fb      	ldr	r3, [r7, #12]
 8002e88:	6a1b      	ldr	r3, [r3, #32]
 8002e8a:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8002e8c:	68fb      	ldr	r3, [r7, #12]
 8002e8e:	6a1b      	ldr	r3, [r3, #32]
 8002e90:	f023 0210 	bic.w	r2, r3, #16
 8002e94:	68fb      	ldr	r3, [r7, #12]
 8002e96:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8002e98:	68fb      	ldr	r3, [r7, #12]
 8002e9a:	699b      	ldr	r3, [r3, #24]
 8002e9c:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 8002e9e:	693b      	ldr	r3, [r7, #16]
 8002ea0:	f423 4370 	bic.w	r3, r3, #61440	@ 0xf000
 8002ea4:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 8002ea6:	687b      	ldr	r3, [r7, #4]
 8002ea8:	031b      	lsls	r3, r3, #12
 8002eaa:	693a      	ldr	r2, [r7, #16]
 8002eac:	4313      	orrs	r3, r2
 8002eae:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8002eb0:	697b      	ldr	r3, [r7, #20]
 8002eb2:	f023 03a0 	bic.w	r3, r3, #160	@ 0xa0
 8002eb6:	617b      	str	r3, [r7, #20]
  tmpccer |= (TIM_ICPolarity << 4U);
 8002eb8:	68bb      	ldr	r3, [r7, #8]
 8002eba:	011b      	lsls	r3, r3, #4
 8002ebc:	697a      	ldr	r2, [r7, #20]
 8002ebe:	4313      	orrs	r3, r2
 8002ec0:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 8002ec2:	68fb      	ldr	r3, [r7, #12]
 8002ec4:	693a      	ldr	r2, [r7, #16]
 8002ec6:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8002ec8:	68fb      	ldr	r3, [r7, #12]
 8002eca:	697a      	ldr	r2, [r7, #20]
 8002ecc:	621a      	str	r2, [r3, #32]
}
 8002ece:	bf00      	nop
 8002ed0:	371c      	adds	r7, #28
 8002ed2:	46bd      	mov	sp, r7
 8002ed4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002ed8:	4770      	bx	lr

08002eda <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 8002eda:	b480      	push	{r7}
 8002edc:	b085      	sub	sp, #20
 8002ede:	af00      	add	r7, sp, #0
 8002ee0:	6078      	str	r0, [r7, #4]
 8002ee2:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 8002ee4:	687b      	ldr	r3, [r7, #4]
 8002ee6:	689b      	ldr	r3, [r3, #8]
 8002ee8:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 8002eea:	68fb      	ldr	r3, [r7, #12]
 8002eec:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8002ef0:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 8002ef2:	683a      	ldr	r2, [r7, #0]
 8002ef4:	68fb      	ldr	r3, [r7, #12]
 8002ef6:	4313      	orrs	r3, r2
 8002ef8:	f043 0307 	orr.w	r3, r3, #7
 8002efc:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8002efe:	687b      	ldr	r3, [r7, #4]
 8002f00:	68fa      	ldr	r2, [r7, #12]
 8002f02:	609a      	str	r2, [r3, #8]
}
 8002f04:	bf00      	nop
 8002f06:	3714      	adds	r7, #20
 8002f08:	46bd      	mov	sp, r7
 8002f0a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002f0e:	4770      	bx	lr

08002f10 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 8002f10:	b480      	push	{r7}
 8002f12:	b087      	sub	sp, #28
 8002f14:	af00      	add	r7, sp, #0
 8002f16:	60f8      	str	r0, [r7, #12]
 8002f18:	60b9      	str	r1, [r7, #8]
 8002f1a:	607a      	str	r2, [r7, #4]
 8002f1c:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 8002f1e:	68fb      	ldr	r3, [r7, #12]
 8002f20:	689b      	ldr	r3, [r3, #8]
 8002f22:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8002f24:	697b      	ldr	r3, [r7, #20]
 8002f26:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 8002f2a:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8002f2c:	683b      	ldr	r3, [r7, #0]
 8002f2e:	021a      	lsls	r2, r3, #8
 8002f30:	687b      	ldr	r3, [r7, #4]
 8002f32:	431a      	orrs	r2, r3
 8002f34:	68bb      	ldr	r3, [r7, #8]
 8002f36:	4313      	orrs	r3, r2
 8002f38:	697a      	ldr	r2, [r7, #20]
 8002f3a:	4313      	orrs	r3, r2
 8002f3c:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8002f3e:	68fb      	ldr	r3, [r7, #12]
 8002f40:	697a      	ldr	r2, [r7, #20]
 8002f42:	609a      	str	r2, [r3, #8]
}
 8002f44:	bf00      	nop
 8002f46:	371c      	adds	r7, #28
 8002f48:	46bd      	mov	sp, r7
 8002f4a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002f4e:	4770      	bx	lr

08002f50 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 8002f50:	b480      	push	{r7}
 8002f52:	b085      	sub	sp, #20
 8002f54:	af00      	add	r7, sp, #0
 8002f56:	6078      	str	r0, [r7, #4]
 8002f58:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8002f5a:	687b      	ldr	r3, [r7, #4]
 8002f5c:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8002f60:	2b01      	cmp	r3, #1
 8002f62:	d101      	bne.n	8002f68 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8002f64:	2302      	movs	r3, #2
 8002f66:	e05a      	b.n	800301e <HAL_TIMEx_MasterConfigSynchronization+0xce>
 8002f68:	687b      	ldr	r3, [r7, #4]
 8002f6a:	2201      	movs	r2, #1
 8002f6c:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8002f70:	687b      	ldr	r3, [r7, #4]
 8002f72:	2202      	movs	r2, #2
 8002f74:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8002f78:	687b      	ldr	r3, [r7, #4]
 8002f7a:	681b      	ldr	r3, [r3, #0]
 8002f7c:	685b      	ldr	r3, [r3, #4]
 8002f7e:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8002f80:	687b      	ldr	r3, [r7, #4]
 8002f82:	681b      	ldr	r3, [r3, #0]
 8002f84:	689b      	ldr	r3, [r3, #8]
 8002f86:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8002f88:	68fb      	ldr	r3, [r7, #12]
 8002f8a:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8002f8e:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8002f90:	683b      	ldr	r3, [r7, #0]
 8002f92:	681b      	ldr	r3, [r3, #0]
 8002f94:	68fa      	ldr	r2, [r7, #12]
 8002f96:	4313      	orrs	r3, r2
 8002f98:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8002f9a:	687b      	ldr	r3, [r7, #4]
 8002f9c:	681b      	ldr	r3, [r3, #0]
 8002f9e:	68fa      	ldr	r2, [r7, #12]
 8002fa0:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8002fa2:	687b      	ldr	r3, [r7, #4]
 8002fa4:	681b      	ldr	r3, [r3, #0]
 8002fa6:	4a21      	ldr	r2, [pc, #132]	@ (800302c <HAL_TIMEx_MasterConfigSynchronization+0xdc>)
 8002fa8:	4293      	cmp	r3, r2
 8002faa:	d022      	beq.n	8002ff2 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8002fac:	687b      	ldr	r3, [r7, #4]
 8002fae:	681b      	ldr	r3, [r3, #0]
 8002fb0:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8002fb4:	d01d      	beq.n	8002ff2 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8002fb6:	687b      	ldr	r3, [r7, #4]
 8002fb8:	681b      	ldr	r3, [r3, #0]
 8002fba:	4a1d      	ldr	r2, [pc, #116]	@ (8003030 <HAL_TIMEx_MasterConfigSynchronization+0xe0>)
 8002fbc:	4293      	cmp	r3, r2
 8002fbe:	d018      	beq.n	8002ff2 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8002fc0:	687b      	ldr	r3, [r7, #4]
 8002fc2:	681b      	ldr	r3, [r3, #0]
 8002fc4:	4a1b      	ldr	r2, [pc, #108]	@ (8003034 <HAL_TIMEx_MasterConfigSynchronization+0xe4>)
 8002fc6:	4293      	cmp	r3, r2
 8002fc8:	d013      	beq.n	8002ff2 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8002fca:	687b      	ldr	r3, [r7, #4]
 8002fcc:	681b      	ldr	r3, [r3, #0]
 8002fce:	4a1a      	ldr	r2, [pc, #104]	@ (8003038 <HAL_TIMEx_MasterConfigSynchronization+0xe8>)
 8002fd0:	4293      	cmp	r3, r2
 8002fd2:	d00e      	beq.n	8002ff2 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8002fd4:	687b      	ldr	r3, [r7, #4]
 8002fd6:	681b      	ldr	r3, [r3, #0]
 8002fd8:	4a18      	ldr	r2, [pc, #96]	@ (800303c <HAL_TIMEx_MasterConfigSynchronization+0xec>)
 8002fda:	4293      	cmp	r3, r2
 8002fdc:	d009      	beq.n	8002ff2 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8002fde:	687b      	ldr	r3, [r7, #4]
 8002fe0:	681b      	ldr	r3, [r3, #0]
 8002fe2:	4a17      	ldr	r2, [pc, #92]	@ (8003040 <HAL_TIMEx_MasterConfigSynchronization+0xf0>)
 8002fe4:	4293      	cmp	r3, r2
 8002fe6:	d004      	beq.n	8002ff2 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8002fe8:	687b      	ldr	r3, [r7, #4]
 8002fea:	681b      	ldr	r3, [r3, #0]
 8002fec:	4a15      	ldr	r2, [pc, #84]	@ (8003044 <HAL_TIMEx_MasterConfigSynchronization+0xf4>)
 8002fee:	4293      	cmp	r3, r2
 8002ff0:	d10c      	bne.n	800300c <HAL_TIMEx_MasterConfigSynchronization+0xbc>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 8002ff2:	68bb      	ldr	r3, [r7, #8]
 8002ff4:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8002ff8:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8002ffa:	683b      	ldr	r3, [r7, #0]
 8002ffc:	685b      	ldr	r3, [r3, #4]
 8002ffe:	68ba      	ldr	r2, [r7, #8]
 8003000:	4313      	orrs	r3, r2
 8003002:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8003004:	687b      	ldr	r3, [r7, #4]
 8003006:	681b      	ldr	r3, [r3, #0]
 8003008:	68ba      	ldr	r2, [r7, #8]
 800300a:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 800300c:	687b      	ldr	r3, [r7, #4]
 800300e:	2201      	movs	r2, #1
 8003010:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 8003014:	687b      	ldr	r3, [r7, #4]
 8003016:	2200      	movs	r2, #0
 8003018:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 800301c:	2300      	movs	r3, #0
}
 800301e:	4618      	mov	r0, r3
 8003020:	3714      	adds	r7, #20
 8003022:	46bd      	mov	sp, r7
 8003024:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003028:	4770      	bx	lr
 800302a:	bf00      	nop
 800302c:	40010000 	.word	0x40010000
 8003030:	40000400 	.word	0x40000400
 8003034:	40000800 	.word	0x40000800
 8003038:	40000c00 	.word	0x40000c00
 800303c:	40010400 	.word	0x40010400
 8003040:	40014000 	.word	0x40014000
 8003044:	40001800 	.word	0x40001800

08003048 <HAL_TIMEx_CommutCallback>:
  * @brief  Commutation callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 8003048:	b480      	push	{r7}
 800304a:	b083      	sub	sp, #12
 800304c:	af00      	add	r7, sp, #0
 800304e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 8003050:	bf00      	nop
 8003052:	370c      	adds	r7, #12
 8003054:	46bd      	mov	sp, r7
 8003056:	f85d 7b04 	ldr.w	r7, [sp], #4
 800305a:	4770      	bx	lr

0800305c <HAL_TIMEx_BreakCallback>:
  * @brief  Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 800305c:	b480      	push	{r7}
 800305e:	b083      	sub	sp, #12
 8003060:	af00      	add	r7, sp, #0
 8003062:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 8003064:	bf00      	nop
 8003066:	370c      	adds	r7, #12
 8003068:	46bd      	mov	sp, r7
 800306a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800306e:	4770      	bx	lr

08003070 <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8003070:	b580      	push	{r7, lr}
 8003072:	b082      	sub	sp, #8
 8003074:	af00      	add	r7, sp, #0
 8003076:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8003078:	687b      	ldr	r3, [r7, #4]
 800307a:	2b00      	cmp	r3, #0
 800307c:	d101      	bne.n	8003082 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 800307e:	2301      	movs	r3, #1
 8003080:	e042      	b.n	8003108 <HAL_UART_Init+0x98>
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));

  if (huart->gState == HAL_UART_STATE_RESET)
 8003082:	687b      	ldr	r3, [r7, #4]
 8003084:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8003088:	b2db      	uxtb	r3, r3
 800308a:	2b00      	cmp	r3, #0
 800308c:	d106      	bne.n	800309c <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 800308e:	687b      	ldr	r3, [r7, #4]
 8003090:	2200      	movs	r2, #0
 8003092:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8003096:	6878      	ldr	r0, [r7, #4]
 8003098:	f7fd fed4 	bl	8000e44 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 800309c:	687b      	ldr	r3, [r7, #4]
 800309e:	2224      	movs	r2, #36	@ 0x24
 80030a0:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 80030a4:	687b      	ldr	r3, [r7, #4]
 80030a6:	681b      	ldr	r3, [r3, #0]
 80030a8:	68da      	ldr	r2, [r3, #12]
 80030aa:	687b      	ldr	r3, [r7, #4]
 80030ac:	681b      	ldr	r3, [r3, #0]
 80030ae:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 80030b2:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 80030b4:	6878      	ldr	r0, [r7, #4]
 80030b6:	f000 f973 	bl	80033a0 <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 80030ba:	687b      	ldr	r3, [r7, #4]
 80030bc:	681b      	ldr	r3, [r3, #0]
 80030be:	691a      	ldr	r2, [r3, #16]
 80030c0:	687b      	ldr	r3, [r7, #4]
 80030c2:	681b      	ldr	r3, [r3, #0]
 80030c4:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 80030c8:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 80030ca:	687b      	ldr	r3, [r7, #4]
 80030cc:	681b      	ldr	r3, [r3, #0]
 80030ce:	695a      	ldr	r2, [r3, #20]
 80030d0:	687b      	ldr	r3, [r7, #4]
 80030d2:	681b      	ldr	r3, [r3, #0]
 80030d4:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 80030d8:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 80030da:	687b      	ldr	r3, [r7, #4]
 80030dc:	681b      	ldr	r3, [r3, #0]
 80030de:	68da      	ldr	r2, [r3, #12]
 80030e0:	687b      	ldr	r3, [r7, #4]
 80030e2:	681b      	ldr	r3, [r3, #0]
 80030e4:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 80030e8:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 80030ea:	687b      	ldr	r3, [r7, #4]
 80030ec:	2200      	movs	r2, #0
 80030ee:	645a      	str	r2, [r3, #68]	@ 0x44
  huart->gState = HAL_UART_STATE_READY;
 80030f0:	687b      	ldr	r3, [r7, #4]
 80030f2:	2220      	movs	r2, #32
 80030f4:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  huart->RxState = HAL_UART_STATE_READY;
 80030f8:	687b      	ldr	r3, [r7, #4]
 80030fa:	2220      	movs	r2, #32
 80030fc:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8003100:	687b      	ldr	r3, [r7, #4]
 8003102:	2200      	movs	r2, #0
 8003104:	635a      	str	r2, [r3, #52]	@ 0x34

  return HAL_OK;
 8003106:	2300      	movs	r3, #0
}
 8003108:	4618      	mov	r0, r3
 800310a:	3708      	adds	r7, #8
 800310c:	46bd      	mov	sp, r7
 800310e:	bd80      	pop	{r7, pc}

08003110 <HAL_UART_Transmit>:
  * @param  Size  Amount of data elements (u8 or u16) to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8003110:	b580      	push	{r7, lr}
 8003112:	b08a      	sub	sp, #40	@ 0x28
 8003114:	af02      	add	r7, sp, #8
 8003116:	60f8      	str	r0, [r7, #12]
 8003118:	60b9      	str	r1, [r7, #8]
 800311a:	603b      	str	r3, [r7, #0]
 800311c:	4613      	mov	r3, r2
 800311e:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart = 0U;
 8003120:	2300      	movs	r3, #0
 8003122:	617b      	str	r3, [r7, #20]

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8003124:	68fb      	ldr	r3, [r7, #12]
 8003126:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 800312a:	b2db      	uxtb	r3, r3
 800312c:	2b20      	cmp	r3, #32
 800312e:	d175      	bne.n	800321c <HAL_UART_Transmit+0x10c>
  {
    if ((pData == NULL) || (Size == 0U))
 8003130:	68bb      	ldr	r3, [r7, #8]
 8003132:	2b00      	cmp	r3, #0
 8003134:	d002      	beq.n	800313c <HAL_UART_Transmit+0x2c>
 8003136:	88fb      	ldrh	r3, [r7, #6]
 8003138:	2b00      	cmp	r3, #0
 800313a:	d101      	bne.n	8003140 <HAL_UART_Transmit+0x30>
    {
      return  HAL_ERROR;
 800313c:	2301      	movs	r3, #1
 800313e:	e06e      	b.n	800321e <HAL_UART_Transmit+0x10e>
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8003140:	68fb      	ldr	r3, [r7, #12]
 8003142:	2200      	movs	r2, #0
 8003144:	645a      	str	r2, [r3, #68]	@ 0x44
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8003146:	68fb      	ldr	r3, [r7, #12]
 8003148:	2221      	movs	r2, #33	@ 0x21
 800314a:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 800314e:	f7fd ff21 	bl	8000f94 <HAL_GetTick>
 8003152:	6178      	str	r0, [r7, #20]

    huart->TxXferSize = Size;
 8003154:	68fb      	ldr	r3, [r7, #12]
 8003156:	88fa      	ldrh	r2, [r7, #6]
 8003158:	849a      	strh	r2, [r3, #36]	@ 0x24
    huart->TxXferCount = Size;
 800315a:	68fb      	ldr	r3, [r7, #12]
 800315c:	88fa      	ldrh	r2, [r7, #6]
 800315e:	84da      	strh	r2, [r3, #38]	@ 0x26

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8003160:	68fb      	ldr	r3, [r7, #12]
 8003162:	689b      	ldr	r3, [r3, #8]
 8003164:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8003168:	d108      	bne.n	800317c <HAL_UART_Transmit+0x6c>
 800316a:	68fb      	ldr	r3, [r7, #12]
 800316c:	691b      	ldr	r3, [r3, #16]
 800316e:	2b00      	cmp	r3, #0
 8003170:	d104      	bne.n	800317c <HAL_UART_Transmit+0x6c>
    {
      pdata8bits  = NULL;
 8003172:	2300      	movs	r3, #0
 8003174:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 8003176:	68bb      	ldr	r3, [r7, #8]
 8003178:	61bb      	str	r3, [r7, #24]
 800317a:	e003      	b.n	8003184 <HAL_UART_Transmit+0x74>
    }
    else
    {
      pdata8bits  = pData;
 800317c:	68bb      	ldr	r3, [r7, #8]
 800317e:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8003180:	2300      	movs	r3, #0
 8003182:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
 8003184:	e02e      	b.n	80031e4 <HAL_UART_Transmit+0xd4>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8003186:	683b      	ldr	r3, [r7, #0]
 8003188:	9300      	str	r3, [sp, #0]
 800318a:	697b      	ldr	r3, [r7, #20]
 800318c:	2200      	movs	r2, #0
 800318e:	2180      	movs	r1, #128	@ 0x80
 8003190:	68f8      	ldr	r0, [r7, #12]
 8003192:	f000 f848 	bl	8003226 <UART_WaitOnFlagUntilTimeout>
 8003196:	4603      	mov	r3, r0
 8003198:	2b00      	cmp	r3, #0
 800319a:	d005      	beq.n	80031a8 <HAL_UART_Transmit+0x98>
      {
        huart->gState = HAL_UART_STATE_READY;
 800319c:	68fb      	ldr	r3, [r7, #12]
 800319e:	2220      	movs	r2, #32
 80031a0:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

        return HAL_TIMEOUT;
 80031a4:	2303      	movs	r3, #3
 80031a6:	e03a      	b.n	800321e <HAL_UART_Transmit+0x10e>
      }
      if (pdata8bits == NULL)
 80031a8:	69fb      	ldr	r3, [r7, #28]
 80031aa:	2b00      	cmp	r3, #0
 80031ac:	d10b      	bne.n	80031c6 <HAL_UART_Transmit+0xb6>
      {
        huart->Instance->DR = (uint16_t)(*pdata16bits & 0x01FFU);
 80031ae:	69bb      	ldr	r3, [r7, #24]
 80031b0:	881b      	ldrh	r3, [r3, #0]
 80031b2:	461a      	mov	r2, r3
 80031b4:	68fb      	ldr	r3, [r7, #12]
 80031b6:	681b      	ldr	r3, [r3, #0]
 80031b8:	f3c2 0208 	ubfx	r2, r2, #0, #9
 80031bc:	605a      	str	r2, [r3, #4]
        pdata16bits++;
 80031be:	69bb      	ldr	r3, [r7, #24]
 80031c0:	3302      	adds	r3, #2
 80031c2:	61bb      	str	r3, [r7, #24]
 80031c4:	e007      	b.n	80031d6 <HAL_UART_Transmit+0xc6>
      }
      else
      {
        huart->Instance->DR = (uint8_t)(*pdata8bits & 0xFFU);
 80031c6:	69fb      	ldr	r3, [r7, #28]
 80031c8:	781a      	ldrb	r2, [r3, #0]
 80031ca:	68fb      	ldr	r3, [r7, #12]
 80031cc:	681b      	ldr	r3, [r3, #0]
 80031ce:	605a      	str	r2, [r3, #4]
        pdata8bits++;
 80031d0:	69fb      	ldr	r3, [r7, #28]
 80031d2:	3301      	adds	r3, #1
 80031d4:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 80031d6:	68fb      	ldr	r3, [r7, #12]
 80031d8:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 80031da:	b29b      	uxth	r3, r3
 80031dc:	3b01      	subs	r3, #1
 80031de:	b29a      	uxth	r2, r3
 80031e0:	68fb      	ldr	r3, [r7, #12]
 80031e2:	84da      	strh	r2, [r3, #38]	@ 0x26
    while (huart->TxXferCount > 0U)
 80031e4:	68fb      	ldr	r3, [r7, #12]
 80031e6:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 80031e8:	b29b      	uxth	r3, r3
 80031ea:	2b00      	cmp	r3, #0
 80031ec:	d1cb      	bne.n	8003186 <HAL_UART_Transmit+0x76>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 80031ee:	683b      	ldr	r3, [r7, #0]
 80031f0:	9300      	str	r3, [sp, #0]
 80031f2:	697b      	ldr	r3, [r7, #20]
 80031f4:	2200      	movs	r2, #0
 80031f6:	2140      	movs	r1, #64	@ 0x40
 80031f8:	68f8      	ldr	r0, [r7, #12]
 80031fa:	f000 f814 	bl	8003226 <UART_WaitOnFlagUntilTimeout>
 80031fe:	4603      	mov	r3, r0
 8003200:	2b00      	cmp	r3, #0
 8003202:	d005      	beq.n	8003210 <HAL_UART_Transmit+0x100>
    {
      huart->gState = HAL_UART_STATE_READY;
 8003204:	68fb      	ldr	r3, [r7, #12]
 8003206:	2220      	movs	r2, #32
 8003208:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

      return HAL_TIMEOUT;
 800320c:	2303      	movs	r3, #3
 800320e:	e006      	b.n	800321e <HAL_UART_Transmit+0x10e>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 8003210:	68fb      	ldr	r3, [r7, #12]
 8003212:	2220      	movs	r2, #32
 8003214:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    return HAL_OK;
 8003218:	2300      	movs	r3, #0
 800321a:	e000      	b.n	800321e <HAL_UART_Transmit+0x10e>
  }
  else
  {
    return HAL_BUSY;
 800321c:	2302      	movs	r3, #2
  }
}
 800321e:	4618      	mov	r0, r3
 8003220:	3720      	adds	r7, #32
 8003222:	46bd      	mov	sp, r7
 8003224:	bd80      	pop	{r7, pc}

08003226 <UART_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                                     uint32_t Tickstart, uint32_t Timeout)
{
 8003226:	b580      	push	{r7, lr}
 8003228:	b086      	sub	sp, #24
 800322a:	af00      	add	r7, sp, #0
 800322c:	60f8      	str	r0, [r7, #12]
 800322e:	60b9      	str	r1, [r7, #8]
 8003230:	603b      	str	r3, [r7, #0]
 8003232:	4613      	mov	r3, r2
 8003234:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8003236:	e03b      	b.n	80032b0 <UART_WaitOnFlagUntilTimeout+0x8a>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8003238:	6a3b      	ldr	r3, [r7, #32]
 800323a:	f1b3 3fff 	cmp.w	r3, #4294967295
 800323e:	d037      	beq.n	80032b0 <UART_WaitOnFlagUntilTimeout+0x8a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8003240:	f7fd fea8 	bl	8000f94 <HAL_GetTick>
 8003244:	4602      	mov	r2, r0
 8003246:	683b      	ldr	r3, [r7, #0]
 8003248:	1ad3      	subs	r3, r2, r3
 800324a:	6a3a      	ldr	r2, [r7, #32]
 800324c:	429a      	cmp	r2, r3
 800324e:	d302      	bcc.n	8003256 <UART_WaitOnFlagUntilTimeout+0x30>
 8003250:	6a3b      	ldr	r3, [r7, #32]
 8003252:	2b00      	cmp	r3, #0
 8003254:	d101      	bne.n	800325a <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 8003256:	2303      	movs	r3, #3
 8003258:	e03a      	b.n	80032d0 <UART_WaitOnFlagUntilTimeout+0xaa>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 800325a:	68fb      	ldr	r3, [r7, #12]
 800325c:	681b      	ldr	r3, [r3, #0]
 800325e:	68db      	ldr	r3, [r3, #12]
 8003260:	f003 0304 	and.w	r3, r3, #4
 8003264:	2b00      	cmp	r3, #0
 8003266:	d023      	beq.n	80032b0 <UART_WaitOnFlagUntilTimeout+0x8a>
 8003268:	68bb      	ldr	r3, [r7, #8]
 800326a:	2b80      	cmp	r3, #128	@ 0x80
 800326c:	d020      	beq.n	80032b0 <UART_WaitOnFlagUntilTimeout+0x8a>
 800326e:	68bb      	ldr	r3, [r7, #8]
 8003270:	2b40      	cmp	r3, #64	@ 0x40
 8003272:	d01d      	beq.n	80032b0 <UART_WaitOnFlagUntilTimeout+0x8a>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 8003274:	68fb      	ldr	r3, [r7, #12]
 8003276:	681b      	ldr	r3, [r3, #0]
 8003278:	681b      	ldr	r3, [r3, #0]
 800327a:	f003 0308 	and.w	r3, r3, #8
 800327e:	2b08      	cmp	r3, #8
 8003280:	d116      	bne.n	80032b0 <UART_WaitOnFlagUntilTimeout+0x8a>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_OREFLAG(huart);
 8003282:	2300      	movs	r3, #0
 8003284:	617b      	str	r3, [r7, #20]
 8003286:	68fb      	ldr	r3, [r7, #12]
 8003288:	681b      	ldr	r3, [r3, #0]
 800328a:	681b      	ldr	r3, [r3, #0]
 800328c:	617b      	str	r3, [r7, #20]
 800328e:	68fb      	ldr	r3, [r7, #12]
 8003290:	681b      	ldr	r3, [r3, #0]
 8003292:	685b      	ldr	r3, [r3, #4]
 8003294:	617b      	str	r3, [r7, #20]
 8003296:	697b      	ldr	r3, [r7, #20]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8003298:	68f8      	ldr	r0, [r7, #12]
 800329a:	f000 f81d 	bl	80032d8 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 800329e:	68fb      	ldr	r3, [r7, #12]
 80032a0:	2208      	movs	r2, #8
 80032a2:	645a      	str	r2, [r3, #68]	@ 0x44

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 80032a4:	68fb      	ldr	r3, [r7, #12]
 80032a6:	2200      	movs	r2, #0
 80032a8:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

          return HAL_ERROR;
 80032ac:	2301      	movs	r3, #1
 80032ae:	e00f      	b.n	80032d0 <UART_WaitOnFlagUntilTimeout+0xaa>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 80032b0:	68fb      	ldr	r3, [r7, #12]
 80032b2:	681b      	ldr	r3, [r3, #0]
 80032b4:	681a      	ldr	r2, [r3, #0]
 80032b6:	68bb      	ldr	r3, [r7, #8]
 80032b8:	4013      	ands	r3, r2
 80032ba:	68ba      	ldr	r2, [r7, #8]
 80032bc:	429a      	cmp	r2, r3
 80032be:	bf0c      	ite	eq
 80032c0:	2301      	moveq	r3, #1
 80032c2:	2300      	movne	r3, #0
 80032c4:	b2db      	uxtb	r3, r3
 80032c6:	461a      	mov	r2, r3
 80032c8:	79fb      	ldrb	r3, [r7, #7]
 80032ca:	429a      	cmp	r2, r3
 80032cc:	d0b4      	beq.n	8003238 <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 80032ce:	2300      	movs	r3, #0
}
 80032d0:	4618      	mov	r0, r3
 80032d2:	3718      	adds	r7, #24
 80032d4:	46bd      	mov	sp, r7
 80032d6:	bd80      	pop	{r7, pc}

080032d8 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 80032d8:	b480      	push	{r7}
 80032da:	b095      	sub	sp, #84	@ 0x54
 80032dc:	af00      	add	r7, sp, #0
 80032de:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 80032e0:	687b      	ldr	r3, [r7, #4]
 80032e2:	681b      	ldr	r3, [r3, #0]
 80032e4:	330c      	adds	r3, #12
 80032e6:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80032e8:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80032ea:	e853 3f00 	ldrex	r3, [r3]
 80032ee:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 80032f0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80032f2:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 80032f6:	64fb      	str	r3, [r7, #76]	@ 0x4c
 80032f8:	687b      	ldr	r3, [r7, #4]
 80032fa:	681b      	ldr	r3, [r3, #0]
 80032fc:	330c      	adds	r3, #12
 80032fe:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 8003300:	643a      	str	r2, [r7, #64]	@ 0x40
 8003302:	63fb      	str	r3, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003304:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 8003306:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 8003308:	e841 2300 	strex	r3, r2, [r1]
 800330c:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 800330e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8003310:	2b00      	cmp	r3, #0
 8003312:	d1e5      	bne.n	80032e0 <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8003314:	687b      	ldr	r3, [r7, #4]
 8003316:	681b      	ldr	r3, [r3, #0]
 8003318:	3314      	adds	r3, #20
 800331a:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800331c:	6a3b      	ldr	r3, [r7, #32]
 800331e:	e853 3f00 	ldrex	r3, [r3]
 8003322:	61fb      	str	r3, [r7, #28]
   return(result);
 8003324:	69fb      	ldr	r3, [r7, #28]
 8003326:	f023 0301 	bic.w	r3, r3, #1
 800332a:	64bb      	str	r3, [r7, #72]	@ 0x48
 800332c:	687b      	ldr	r3, [r7, #4]
 800332e:	681b      	ldr	r3, [r3, #0]
 8003330:	3314      	adds	r3, #20
 8003332:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8003334:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8003336:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003338:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 800333a:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800333c:	e841 2300 	strex	r3, r2, [r1]
 8003340:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 8003342:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003344:	2b00      	cmp	r3, #0
 8003346:	d1e5      	bne.n	8003314 <UART_EndRxTransfer+0x3c>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8003348:	687b      	ldr	r3, [r7, #4]
 800334a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800334c:	2b01      	cmp	r3, #1
 800334e:	d119      	bne.n	8003384 <UART_EndRxTransfer+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8003350:	687b      	ldr	r3, [r7, #4]
 8003352:	681b      	ldr	r3, [r3, #0]
 8003354:	330c      	adds	r3, #12
 8003356:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003358:	68fb      	ldr	r3, [r7, #12]
 800335a:	e853 3f00 	ldrex	r3, [r3]
 800335e:	60bb      	str	r3, [r7, #8]
   return(result);
 8003360:	68bb      	ldr	r3, [r7, #8]
 8003362:	f023 0310 	bic.w	r3, r3, #16
 8003366:	647b      	str	r3, [r7, #68]	@ 0x44
 8003368:	687b      	ldr	r3, [r7, #4]
 800336a:	681b      	ldr	r3, [r3, #0]
 800336c:	330c      	adds	r3, #12
 800336e:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8003370:	61ba      	str	r2, [r7, #24]
 8003372:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003374:	6979      	ldr	r1, [r7, #20]
 8003376:	69ba      	ldr	r2, [r7, #24]
 8003378:	e841 2300 	strex	r3, r2, [r1]
 800337c:	613b      	str	r3, [r7, #16]
   return(result);
 800337e:	693b      	ldr	r3, [r7, #16]
 8003380:	2b00      	cmp	r3, #0
 8003382:	d1e5      	bne.n	8003350 <UART_EndRxTransfer+0x78>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8003384:	687b      	ldr	r3, [r7, #4]
 8003386:	2220      	movs	r2, #32
 8003388:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800338c:	687b      	ldr	r3, [r7, #4]
 800338e:	2200      	movs	r2, #0
 8003390:	631a      	str	r2, [r3, #48]	@ 0x30
}
 8003392:	bf00      	nop
 8003394:	3754      	adds	r7, #84	@ 0x54
 8003396:	46bd      	mov	sp, r7
 8003398:	f85d 7b04 	ldr.w	r7, [sp], #4
 800339c:	4770      	bx	lr
	...

080033a0 <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 80033a0:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 80033a4:	b0c0      	sub	sp, #256	@ 0x100
 80033a6:	af00      	add	r7, sp, #0
 80033a8:	f8c7 00f4 	str.w	r0, [r7, #244]	@ 0xf4
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 80033ac:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80033b0:	681b      	ldr	r3, [r3, #0]
 80033b2:	691b      	ldr	r3, [r3, #16]
 80033b4:	f423 5040 	bic.w	r0, r3, #12288	@ 0x3000
 80033b8:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80033bc:	68d9      	ldr	r1, [r3, #12]
 80033be:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80033c2:	681a      	ldr	r2, [r3, #0]
 80033c4:	ea40 0301 	orr.w	r3, r0, r1
 80033c8:	6113      	str	r3, [r2, #16]
     Set the M bits according to huart->Init.WordLength value
     Set PCE and PS bits according to huart->Init.Parity value
     Set TE and RE bits according to huart->Init.Mode value
     Set OVER8 bit according to huart->Init.OverSampling value */

  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 80033ca:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80033ce:	689a      	ldr	r2, [r3, #8]
 80033d0:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80033d4:	691b      	ldr	r3, [r3, #16]
 80033d6:	431a      	orrs	r2, r3
 80033d8:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80033dc:	695b      	ldr	r3, [r3, #20]
 80033de:	431a      	orrs	r2, r3
 80033e0:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80033e4:	69db      	ldr	r3, [r3, #28]
 80033e6:	4313      	orrs	r3, r2
 80033e8:	f8c7 30f8 	str.w	r3, [r7, #248]	@ 0xf8
  MODIFY_REG(huart->Instance->CR1,
 80033ec:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80033f0:	681b      	ldr	r3, [r3, #0]
 80033f2:	68db      	ldr	r3, [r3, #12]
 80033f4:	f423 4116 	bic.w	r1, r3, #38400	@ 0x9600
 80033f8:	f021 010c 	bic.w	r1, r1, #12
 80033fc:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8003400:	681a      	ldr	r2, [r3, #0]
 8003402:	f8d7 30f8 	ldr.w	r3, [r7, #248]	@ 0xf8
 8003406:	430b      	orrs	r3, r1
 8003408:	60d3      	str	r3, [r2, #12]
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 800340a:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800340e:	681b      	ldr	r3, [r3, #0]
 8003410:	695b      	ldr	r3, [r3, #20]
 8003412:	f423 7040 	bic.w	r0, r3, #768	@ 0x300
 8003416:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800341a:	6999      	ldr	r1, [r3, #24]
 800341c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8003420:	681a      	ldr	r2, [r3, #0]
 8003422:	ea40 0301 	orr.w	r3, r0, r1
 8003426:	6153      	str	r3, [r2, #20]
    if ((huart->Instance == USART1) || (huart->Instance == USART6) || (huart->Instance == UART9) || (huart->Instance == UART10))
    {
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#elif defined(USART6)
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 8003428:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800342c:	681a      	ldr	r2, [r3, #0]
 800342e:	4b8f      	ldr	r3, [pc, #572]	@ (800366c <UART_SetConfig+0x2cc>)
 8003430:	429a      	cmp	r2, r3
 8003432:	d005      	beq.n	8003440 <UART_SetConfig+0xa0>
 8003434:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8003438:	681a      	ldr	r2, [r3, #0]
 800343a:	4b8d      	ldr	r3, [pc, #564]	@ (8003670 <UART_SetConfig+0x2d0>)
 800343c:	429a      	cmp	r2, r3
 800343e:	d104      	bne.n	800344a <UART_SetConfig+0xaa>
    {
      pclk = HAL_RCC_GetPCLK2Freq();
 8003440:	f7ff f8f2 	bl	8002628 <HAL_RCC_GetPCLK2Freq>
 8003444:	f8c7 00fc 	str.w	r0, [r7, #252]	@ 0xfc
 8003448:	e003      	b.n	8003452 <UART_SetConfig+0xb2>
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#endif /* USART6 */
    else
    {
      pclk = HAL_RCC_GetPCLK1Freq();
 800344a:	f7ff f8d9 	bl	8002600 <HAL_RCC_GetPCLK1Freq>
 800344e:	f8c7 00fc 	str.w	r0, [r7, #252]	@ 0xfc
    }
  /*-------------------------- USART BRR Configuration ---------------------*/
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8003452:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8003456:	69db      	ldr	r3, [r3, #28]
 8003458:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 800345c:	f040 810c 	bne.w	8003678 <UART_SetConfig+0x2d8>
  {
    huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 8003460:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8003464:	2200      	movs	r2, #0
 8003466:	f8c7 30e8 	str.w	r3, [r7, #232]	@ 0xe8
 800346a:	f8c7 20ec 	str.w	r2, [r7, #236]	@ 0xec
 800346e:	e9d7 453a 	ldrd	r4, r5, [r7, #232]	@ 0xe8
 8003472:	4622      	mov	r2, r4
 8003474:	462b      	mov	r3, r5
 8003476:	1891      	adds	r1, r2, r2
 8003478:	65b9      	str	r1, [r7, #88]	@ 0x58
 800347a:	415b      	adcs	r3, r3
 800347c:	65fb      	str	r3, [r7, #92]	@ 0x5c
 800347e:	e9d7 2316 	ldrd	r2, r3, [r7, #88]	@ 0x58
 8003482:	4621      	mov	r1, r4
 8003484:	eb12 0801 	adds.w	r8, r2, r1
 8003488:	4629      	mov	r1, r5
 800348a:	eb43 0901 	adc.w	r9, r3, r1
 800348e:	f04f 0200 	mov.w	r2, #0
 8003492:	f04f 0300 	mov.w	r3, #0
 8003496:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 800349a:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 800349e:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 80034a2:	4690      	mov	r8, r2
 80034a4:	4699      	mov	r9, r3
 80034a6:	4623      	mov	r3, r4
 80034a8:	eb18 0303 	adds.w	r3, r8, r3
 80034ac:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
 80034b0:	462b      	mov	r3, r5
 80034b2:	eb49 0303 	adc.w	r3, r9, r3
 80034b6:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
 80034ba:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80034be:	685b      	ldr	r3, [r3, #4]
 80034c0:	2200      	movs	r2, #0
 80034c2:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
 80034c6:	f8c7 20dc 	str.w	r2, [r7, #220]	@ 0xdc
 80034ca:	e9d7 1236 	ldrd	r1, r2, [r7, #216]	@ 0xd8
 80034ce:	460b      	mov	r3, r1
 80034d0:	18db      	adds	r3, r3, r3
 80034d2:	653b      	str	r3, [r7, #80]	@ 0x50
 80034d4:	4613      	mov	r3, r2
 80034d6:	eb42 0303 	adc.w	r3, r2, r3
 80034da:	657b      	str	r3, [r7, #84]	@ 0x54
 80034dc:	e9d7 2314 	ldrd	r2, r3, [r7, #80]	@ 0x50
 80034e0:	e9d7 0138 	ldrd	r0, r1, [r7, #224]	@ 0xe0
 80034e4:	f7fc fec4 	bl	8000270 <__aeabi_uldivmod>
 80034e8:	4602      	mov	r2, r0
 80034ea:	460b      	mov	r3, r1
 80034ec:	4b61      	ldr	r3, [pc, #388]	@ (8003674 <UART_SetConfig+0x2d4>)
 80034ee:	fba3 2302 	umull	r2, r3, r3, r2
 80034f2:	095b      	lsrs	r3, r3, #5
 80034f4:	011c      	lsls	r4, r3, #4
 80034f6:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 80034fa:	2200      	movs	r2, #0
 80034fc:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 8003500:	f8c7 20d4 	str.w	r2, [r7, #212]	@ 0xd4
 8003504:	e9d7 8934 	ldrd	r8, r9, [r7, #208]	@ 0xd0
 8003508:	4642      	mov	r2, r8
 800350a:	464b      	mov	r3, r9
 800350c:	1891      	adds	r1, r2, r2
 800350e:	64b9      	str	r1, [r7, #72]	@ 0x48
 8003510:	415b      	adcs	r3, r3
 8003512:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8003514:	e9d7 2312 	ldrd	r2, r3, [r7, #72]	@ 0x48
 8003518:	4641      	mov	r1, r8
 800351a:	eb12 0a01 	adds.w	sl, r2, r1
 800351e:	4649      	mov	r1, r9
 8003520:	eb43 0b01 	adc.w	fp, r3, r1
 8003524:	f04f 0200 	mov.w	r2, #0
 8003528:	f04f 0300 	mov.w	r3, #0
 800352c:	ea4f 03cb 	mov.w	r3, fp, lsl #3
 8003530:	ea43 735a 	orr.w	r3, r3, sl, lsr #29
 8003534:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 8003538:	4692      	mov	sl, r2
 800353a:	469b      	mov	fp, r3
 800353c:	4643      	mov	r3, r8
 800353e:	eb1a 0303 	adds.w	r3, sl, r3
 8003542:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 8003546:	464b      	mov	r3, r9
 8003548:	eb4b 0303 	adc.w	r3, fp, r3
 800354c:	f8c7 30cc 	str.w	r3, [r7, #204]	@ 0xcc
 8003550:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8003554:	685b      	ldr	r3, [r3, #4]
 8003556:	2200      	movs	r2, #0
 8003558:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 800355c:	f8c7 20c4 	str.w	r2, [r7, #196]	@ 0xc4
 8003560:	e9d7 1230 	ldrd	r1, r2, [r7, #192]	@ 0xc0
 8003564:	460b      	mov	r3, r1
 8003566:	18db      	adds	r3, r3, r3
 8003568:	643b      	str	r3, [r7, #64]	@ 0x40
 800356a:	4613      	mov	r3, r2
 800356c:	eb42 0303 	adc.w	r3, r2, r3
 8003570:	647b      	str	r3, [r7, #68]	@ 0x44
 8003572:	e9d7 2310 	ldrd	r2, r3, [r7, #64]	@ 0x40
 8003576:	e9d7 0132 	ldrd	r0, r1, [r7, #200]	@ 0xc8
 800357a:	f7fc fe79 	bl	8000270 <__aeabi_uldivmod>
 800357e:	4602      	mov	r2, r0
 8003580:	460b      	mov	r3, r1
 8003582:	4611      	mov	r1, r2
 8003584:	4b3b      	ldr	r3, [pc, #236]	@ (8003674 <UART_SetConfig+0x2d4>)
 8003586:	fba3 2301 	umull	r2, r3, r3, r1
 800358a:	095b      	lsrs	r3, r3, #5
 800358c:	2264      	movs	r2, #100	@ 0x64
 800358e:	fb02 f303 	mul.w	r3, r2, r3
 8003592:	1acb      	subs	r3, r1, r3
 8003594:	00db      	lsls	r3, r3, #3
 8003596:	f103 0232 	add.w	r2, r3, #50	@ 0x32
 800359a:	4b36      	ldr	r3, [pc, #216]	@ (8003674 <UART_SetConfig+0x2d4>)
 800359c:	fba3 2302 	umull	r2, r3, r3, r2
 80035a0:	095b      	lsrs	r3, r3, #5
 80035a2:	005b      	lsls	r3, r3, #1
 80035a4:	f403 73f8 	and.w	r3, r3, #496	@ 0x1f0
 80035a8:	441c      	add	r4, r3
 80035aa:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 80035ae:	2200      	movs	r2, #0
 80035b0:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 80035b4:	f8c7 20bc 	str.w	r2, [r7, #188]	@ 0xbc
 80035b8:	e9d7 892e 	ldrd	r8, r9, [r7, #184]	@ 0xb8
 80035bc:	4642      	mov	r2, r8
 80035be:	464b      	mov	r3, r9
 80035c0:	1891      	adds	r1, r2, r2
 80035c2:	63b9      	str	r1, [r7, #56]	@ 0x38
 80035c4:	415b      	adcs	r3, r3
 80035c6:	63fb      	str	r3, [r7, #60]	@ 0x3c
 80035c8:	e9d7 230e 	ldrd	r2, r3, [r7, #56]	@ 0x38
 80035cc:	4641      	mov	r1, r8
 80035ce:	1851      	adds	r1, r2, r1
 80035d0:	6339      	str	r1, [r7, #48]	@ 0x30
 80035d2:	4649      	mov	r1, r9
 80035d4:	414b      	adcs	r3, r1
 80035d6:	637b      	str	r3, [r7, #52]	@ 0x34
 80035d8:	f04f 0200 	mov.w	r2, #0
 80035dc:	f04f 0300 	mov.w	r3, #0
 80035e0:	e9d7 ab0c 	ldrd	sl, fp, [r7, #48]	@ 0x30
 80035e4:	4659      	mov	r1, fp
 80035e6:	00cb      	lsls	r3, r1, #3
 80035e8:	4651      	mov	r1, sl
 80035ea:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 80035ee:	4651      	mov	r1, sl
 80035f0:	00ca      	lsls	r2, r1, #3
 80035f2:	4610      	mov	r0, r2
 80035f4:	4619      	mov	r1, r3
 80035f6:	4603      	mov	r3, r0
 80035f8:	4642      	mov	r2, r8
 80035fa:	189b      	adds	r3, r3, r2
 80035fc:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 8003600:	464b      	mov	r3, r9
 8003602:	460a      	mov	r2, r1
 8003604:	eb42 0303 	adc.w	r3, r2, r3
 8003608:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 800360c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8003610:	685b      	ldr	r3, [r3, #4]
 8003612:	2200      	movs	r2, #0
 8003614:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
 8003618:	f8c7 20ac 	str.w	r2, [r7, #172]	@ 0xac
 800361c:	e9d7 122a 	ldrd	r1, r2, [r7, #168]	@ 0xa8
 8003620:	460b      	mov	r3, r1
 8003622:	18db      	adds	r3, r3, r3
 8003624:	62bb      	str	r3, [r7, #40]	@ 0x28
 8003626:	4613      	mov	r3, r2
 8003628:	eb42 0303 	adc.w	r3, r2, r3
 800362c:	62fb      	str	r3, [r7, #44]	@ 0x2c
 800362e:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	@ 0x28
 8003632:	e9d7 012c 	ldrd	r0, r1, [r7, #176]	@ 0xb0
 8003636:	f7fc fe1b 	bl	8000270 <__aeabi_uldivmod>
 800363a:	4602      	mov	r2, r0
 800363c:	460b      	mov	r3, r1
 800363e:	4b0d      	ldr	r3, [pc, #52]	@ (8003674 <UART_SetConfig+0x2d4>)
 8003640:	fba3 1302 	umull	r1, r3, r3, r2
 8003644:	095b      	lsrs	r3, r3, #5
 8003646:	2164      	movs	r1, #100	@ 0x64
 8003648:	fb01 f303 	mul.w	r3, r1, r3
 800364c:	1ad3      	subs	r3, r2, r3
 800364e:	00db      	lsls	r3, r3, #3
 8003650:	3332      	adds	r3, #50	@ 0x32
 8003652:	4a08      	ldr	r2, [pc, #32]	@ (8003674 <UART_SetConfig+0x2d4>)
 8003654:	fba2 2303 	umull	r2, r3, r2, r3
 8003658:	095b      	lsrs	r3, r3, #5
 800365a:	f003 0207 	and.w	r2, r3, #7
 800365e:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8003662:	681b      	ldr	r3, [r3, #0]
 8003664:	4422      	add	r2, r4
 8003666:	609a      	str	r2, [r3, #8]
  }
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
}
 8003668:	e106      	b.n	8003878 <UART_SetConfig+0x4d8>
 800366a:	bf00      	nop
 800366c:	40011000 	.word	0x40011000
 8003670:	40011400 	.word	0x40011400
 8003674:	51eb851f 	.word	0x51eb851f
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 8003678:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 800367c:	2200      	movs	r2, #0
 800367e:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
 8003682:	f8c7 20a4 	str.w	r2, [r7, #164]	@ 0xa4
 8003686:	e9d7 8928 	ldrd	r8, r9, [r7, #160]	@ 0xa0
 800368a:	4642      	mov	r2, r8
 800368c:	464b      	mov	r3, r9
 800368e:	1891      	adds	r1, r2, r2
 8003690:	6239      	str	r1, [r7, #32]
 8003692:	415b      	adcs	r3, r3
 8003694:	627b      	str	r3, [r7, #36]	@ 0x24
 8003696:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 800369a:	4641      	mov	r1, r8
 800369c:	1854      	adds	r4, r2, r1
 800369e:	4649      	mov	r1, r9
 80036a0:	eb43 0501 	adc.w	r5, r3, r1
 80036a4:	f04f 0200 	mov.w	r2, #0
 80036a8:	f04f 0300 	mov.w	r3, #0
 80036ac:	00eb      	lsls	r3, r5, #3
 80036ae:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 80036b2:	00e2      	lsls	r2, r4, #3
 80036b4:	4614      	mov	r4, r2
 80036b6:	461d      	mov	r5, r3
 80036b8:	4643      	mov	r3, r8
 80036ba:	18e3      	adds	r3, r4, r3
 80036bc:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
 80036c0:	464b      	mov	r3, r9
 80036c2:	eb45 0303 	adc.w	r3, r5, r3
 80036c6:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
 80036ca:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80036ce:	685b      	ldr	r3, [r3, #4]
 80036d0:	2200      	movs	r2, #0
 80036d2:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
 80036d6:	f8c7 2094 	str.w	r2, [r7, #148]	@ 0x94
 80036da:	f04f 0200 	mov.w	r2, #0
 80036de:	f04f 0300 	mov.w	r3, #0
 80036e2:	e9d7 4524 	ldrd	r4, r5, [r7, #144]	@ 0x90
 80036e6:	4629      	mov	r1, r5
 80036e8:	008b      	lsls	r3, r1, #2
 80036ea:	4621      	mov	r1, r4
 80036ec:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 80036f0:	4621      	mov	r1, r4
 80036f2:	008a      	lsls	r2, r1, #2
 80036f4:	e9d7 0126 	ldrd	r0, r1, [r7, #152]	@ 0x98
 80036f8:	f7fc fdba 	bl	8000270 <__aeabi_uldivmod>
 80036fc:	4602      	mov	r2, r0
 80036fe:	460b      	mov	r3, r1
 8003700:	4b60      	ldr	r3, [pc, #384]	@ (8003884 <UART_SetConfig+0x4e4>)
 8003702:	fba3 2302 	umull	r2, r3, r3, r2
 8003706:	095b      	lsrs	r3, r3, #5
 8003708:	011c      	lsls	r4, r3, #4
 800370a:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 800370e:	2200      	movs	r2, #0
 8003710:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
 8003714:	f8c7 208c 	str.w	r2, [r7, #140]	@ 0x8c
 8003718:	e9d7 8922 	ldrd	r8, r9, [r7, #136]	@ 0x88
 800371c:	4642      	mov	r2, r8
 800371e:	464b      	mov	r3, r9
 8003720:	1891      	adds	r1, r2, r2
 8003722:	61b9      	str	r1, [r7, #24]
 8003724:	415b      	adcs	r3, r3
 8003726:	61fb      	str	r3, [r7, #28]
 8003728:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 800372c:	4641      	mov	r1, r8
 800372e:	1851      	adds	r1, r2, r1
 8003730:	6139      	str	r1, [r7, #16]
 8003732:	4649      	mov	r1, r9
 8003734:	414b      	adcs	r3, r1
 8003736:	617b      	str	r3, [r7, #20]
 8003738:	f04f 0200 	mov.w	r2, #0
 800373c:	f04f 0300 	mov.w	r3, #0
 8003740:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 8003744:	4659      	mov	r1, fp
 8003746:	00cb      	lsls	r3, r1, #3
 8003748:	4651      	mov	r1, sl
 800374a:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 800374e:	4651      	mov	r1, sl
 8003750:	00ca      	lsls	r2, r1, #3
 8003752:	4610      	mov	r0, r2
 8003754:	4619      	mov	r1, r3
 8003756:	4603      	mov	r3, r0
 8003758:	4642      	mov	r2, r8
 800375a:	189b      	adds	r3, r3, r2
 800375c:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 8003760:	464b      	mov	r3, r9
 8003762:	460a      	mov	r2, r1
 8003764:	eb42 0303 	adc.w	r3, r2, r3
 8003768:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 800376c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8003770:	685b      	ldr	r3, [r3, #4]
 8003772:	2200      	movs	r2, #0
 8003774:	67bb      	str	r3, [r7, #120]	@ 0x78
 8003776:	67fa      	str	r2, [r7, #124]	@ 0x7c
 8003778:	f04f 0200 	mov.w	r2, #0
 800377c:	f04f 0300 	mov.w	r3, #0
 8003780:	e9d7 891e 	ldrd	r8, r9, [r7, #120]	@ 0x78
 8003784:	4649      	mov	r1, r9
 8003786:	008b      	lsls	r3, r1, #2
 8003788:	4641      	mov	r1, r8
 800378a:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 800378e:	4641      	mov	r1, r8
 8003790:	008a      	lsls	r2, r1, #2
 8003792:	e9d7 0120 	ldrd	r0, r1, [r7, #128]	@ 0x80
 8003796:	f7fc fd6b 	bl	8000270 <__aeabi_uldivmod>
 800379a:	4602      	mov	r2, r0
 800379c:	460b      	mov	r3, r1
 800379e:	4611      	mov	r1, r2
 80037a0:	4b38      	ldr	r3, [pc, #224]	@ (8003884 <UART_SetConfig+0x4e4>)
 80037a2:	fba3 2301 	umull	r2, r3, r3, r1
 80037a6:	095b      	lsrs	r3, r3, #5
 80037a8:	2264      	movs	r2, #100	@ 0x64
 80037aa:	fb02 f303 	mul.w	r3, r2, r3
 80037ae:	1acb      	subs	r3, r1, r3
 80037b0:	011b      	lsls	r3, r3, #4
 80037b2:	3332      	adds	r3, #50	@ 0x32
 80037b4:	4a33      	ldr	r2, [pc, #204]	@ (8003884 <UART_SetConfig+0x4e4>)
 80037b6:	fba2 2303 	umull	r2, r3, r2, r3
 80037ba:	095b      	lsrs	r3, r3, #5
 80037bc:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 80037c0:	441c      	add	r4, r3
 80037c2:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 80037c6:	2200      	movs	r2, #0
 80037c8:	673b      	str	r3, [r7, #112]	@ 0x70
 80037ca:	677a      	str	r2, [r7, #116]	@ 0x74
 80037cc:	e9d7 891c 	ldrd	r8, r9, [r7, #112]	@ 0x70
 80037d0:	4642      	mov	r2, r8
 80037d2:	464b      	mov	r3, r9
 80037d4:	1891      	adds	r1, r2, r2
 80037d6:	60b9      	str	r1, [r7, #8]
 80037d8:	415b      	adcs	r3, r3
 80037da:	60fb      	str	r3, [r7, #12]
 80037dc:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 80037e0:	4641      	mov	r1, r8
 80037e2:	1851      	adds	r1, r2, r1
 80037e4:	6039      	str	r1, [r7, #0]
 80037e6:	4649      	mov	r1, r9
 80037e8:	414b      	adcs	r3, r1
 80037ea:	607b      	str	r3, [r7, #4]
 80037ec:	f04f 0200 	mov.w	r2, #0
 80037f0:	f04f 0300 	mov.w	r3, #0
 80037f4:	e9d7 ab00 	ldrd	sl, fp, [r7]
 80037f8:	4659      	mov	r1, fp
 80037fa:	00cb      	lsls	r3, r1, #3
 80037fc:	4651      	mov	r1, sl
 80037fe:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8003802:	4651      	mov	r1, sl
 8003804:	00ca      	lsls	r2, r1, #3
 8003806:	4610      	mov	r0, r2
 8003808:	4619      	mov	r1, r3
 800380a:	4603      	mov	r3, r0
 800380c:	4642      	mov	r2, r8
 800380e:	189b      	adds	r3, r3, r2
 8003810:	66bb      	str	r3, [r7, #104]	@ 0x68
 8003812:	464b      	mov	r3, r9
 8003814:	460a      	mov	r2, r1
 8003816:	eb42 0303 	adc.w	r3, r2, r3
 800381a:	66fb      	str	r3, [r7, #108]	@ 0x6c
 800381c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8003820:	685b      	ldr	r3, [r3, #4]
 8003822:	2200      	movs	r2, #0
 8003824:	663b      	str	r3, [r7, #96]	@ 0x60
 8003826:	667a      	str	r2, [r7, #100]	@ 0x64
 8003828:	f04f 0200 	mov.w	r2, #0
 800382c:	f04f 0300 	mov.w	r3, #0
 8003830:	e9d7 8918 	ldrd	r8, r9, [r7, #96]	@ 0x60
 8003834:	4649      	mov	r1, r9
 8003836:	008b      	lsls	r3, r1, #2
 8003838:	4641      	mov	r1, r8
 800383a:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 800383e:	4641      	mov	r1, r8
 8003840:	008a      	lsls	r2, r1, #2
 8003842:	e9d7 011a 	ldrd	r0, r1, [r7, #104]	@ 0x68
 8003846:	f7fc fd13 	bl	8000270 <__aeabi_uldivmod>
 800384a:	4602      	mov	r2, r0
 800384c:	460b      	mov	r3, r1
 800384e:	4b0d      	ldr	r3, [pc, #52]	@ (8003884 <UART_SetConfig+0x4e4>)
 8003850:	fba3 1302 	umull	r1, r3, r3, r2
 8003854:	095b      	lsrs	r3, r3, #5
 8003856:	2164      	movs	r1, #100	@ 0x64
 8003858:	fb01 f303 	mul.w	r3, r1, r3
 800385c:	1ad3      	subs	r3, r2, r3
 800385e:	011b      	lsls	r3, r3, #4
 8003860:	3332      	adds	r3, #50	@ 0x32
 8003862:	4a08      	ldr	r2, [pc, #32]	@ (8003884 <UART_SetConfig+0x4e4>)
 8003864:	fba2 2303 	umull	r2, r3, r2, r3
 8003868:	095b      	lsrs	r3, r3, #5
 800386a:	f003 020f 	and.w	r2, r3, #15
 800386e:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8003872:	681b      	ldr	r3, [r3, #0]
 8003874:	4422      	add	r2, r4
 8003876:	609a      	str	r2, [r3, #8]
}
 8003878:	bf00      	nop
 800387a:	f507 7780 	add.w	r7, r7, #256	@ 0x100
 800387e:	46bd      	mov	sp, r7
 8003880:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8003884:	51eb851f 	.word	0x51eb851f

08003888 <__NVIC_SetPriority>:
{
 8003888:	b480      	push	{r7}
 800388a:	b083      	sub	sp, #12
 800388c:	af00      	add	r7, sp, #0
 800388e:	4603      	mov	r3, r0
 8003890:	6039      	str	r1, [r7, #0]
 8003892:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8003894:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003898:	2b00      	cmp	r3, #0
 800389a:	db0a      	blt.n	80038b2 <__NVIC_SetPriority+0x2a>
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800389c:	683b      	ldr	r3, [r7, #0]
 800389e:	b2da      	uxtb	r2, r3
 80038a0:	490c      	ldr	r1, [pc, #48]	@ (80038d4 <__NVIC_SetPriority+0x4c>)
 80038a2:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80038a6:	0112      	lsls	r2, r2, #4
 80038a8:	b2d2      	uxtb	r2, r2
 80038aa:	440b      	add	r3, r1
 80038ac:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
}
 80038b0:	e00a      	b.n	80038c8 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80038b2:	683b      	ldr	r3, [r7, #0]
 80038b4:	b2da      	uxtb	r2, r3
 80038b6:	4908      	ldr	r1, [pc, #32]	@ (80038d8 <__NVIC_SetPriority+0x50>)
 80038b8:	79fb      	ldrb	r3, [r7, #7]
 80038ba:	f003 030f 	and.w	r3, r3, #15
 80038be:	3b04      	subs	r3, #4
 80038c0:	0112      	lsls	r2, r2, #4
 80038c2:	b2d2      	uxtb	r2, r2
 80038c4:	440b      	add	r3, r1
 80038c6:	761a      	strb	r2, [r3, #24]
}
 80038c8:	bf00      	nop
 80038ca:	370c      	adds	r7, #12
 80038cc:	46bd      	mov	sp, r7
 80038ce:	f85d 7b04 	ldr.w	r7, [sp], #4
 80038d2:	4770      	bx	lr
 80038d4:	e000e100 	.word	0xe000e100
 80038d8:	e000ed00 	.word	0xe000ed00

080038dc <SysTick_Handler>:

/*
  SysTick handler implementation that also clears overflow flag.
*/
#if (USE_CUSTOM_SYSTICK_HANDLER_IMPLEMENTATION == 0)
void SysTick_Handler (void) {
 80038dc:	b580      	push	{r7, lr}
 80038de:	af00      	add	r7, sp, #0
  /* Clear overflow flag */
  SysTick->CTRL;
 80038e0:	4b05      	ldr	r3, [pc, #20]	@ (80038f8 <SysTick_Handler+0x1c>)
 80038e2:	681b      	ldr	r3, [r3, #0]

  if (xTaskGetSchedulerState() != taskSCHEDULER_NOT_STARTED) {
 80038e4:	f002 f82e 	bl	8005944 <xTaskGetSchedulerState>
 80038e8:	4603      	mov	r3, r0
 80038ea:	2b01      	cmp	r3, #1
 80038ec:	d001      	beq.n	80038f2 <SysTick_Handler+0x16>
    /* Call tick handler */
    xPortSysTickHandler();
 80038ee:	f002 ff23 	bl	8006738 <xPortSysTickHandler>
  }
}
 80038f2:	bf00      	nop
 80038f4:	bd80      	pop	{r7, pc}
 80038f6:	bf00      	nop
 80038f8:	e000e010 	.word	0xe000e010

080038fc <SVC_Setup>:
#endif /* SysTick */

/*
  Setup SVC to reset value.
*/
__STATIC_INLINE void SVC_Setup (void) {
 80038fc:	b580      	push	{r7, lr}
 80038fe:	af00      	add	r7, sp, #0
#if (__ARM_ARCH_7A__ == 0U)
  /* Service Call interrupt might be configured before kernel start     */
  /* and when its priority is lower or equal to BASEPRI, svc intruction */
  /* causes a Hard Fault.                                               */
  NVIC_SetPriority (SVCall_IRQ_NBR, 0U);
 8003900:	2100      	movs	r1, #0
 8003902:	f06f 0004 	mvn.w	r0, #4
 8003906:	f7ff ffbf 	bl	8003888 <__NVIC_SetPriority>
#endif
}
 800390a:	bf00      	nop
 800390c:	bd80      	pop	{r7, pc}
	...

08003910 <osKernelInitialize>:
static uint32_t OS_Tick_GetOverflow (void);
/* Get OS Tick interval */
static uint32_t OS_Tick_GetInterval (void);
/*---------------------------------------------------------------------------*/

osStatus_t osKernelInitialize (void) {
 8003910:	b480      	push	{r7}
 8003912:	b083      	sub	sp, #12
 8003914:	af00      	add	r7, sp, #0
 */
__STATIC_FORCEINLINE uint32_t __get_IPSR(void)
{
  uint32_t result;

  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8003916:	f3ef 8305 	mrs	r3, IPSR
 800391a:	603b      	str	r3, [r7, #0]
  return(result);
 800391c:	683b      	ldr	r3, [r7, #0]
  osStatus_t stat;

  if (IS_IRQ()) {
 800391e:	2b00      	cmp	r3, #0
 8003920:	d003      	beq.n	800392a <osKernelInitialize+0x1a>
    stat = osErrorISR;
 8003922:	f06f 0305 	mvn.w	r3, #5
 8003926:	607b      	str	r3, [r7, #4]
 8003928:	e00c      	b.n	8003944 <osKernelInitialize+0x34>
  }
  else {
    if (KernelState == osKernelInactive) {
 800392a:	4b0a      	ldr	r3, [pc, #40]	@ (8003954 <osKernelInitialize+0x44>)
 800392c:	681b      	ldr	r3, [r3, #0]
 800392e:	2b00      	cmp	r3, #0
 8003930:	d105      	bne.n	800393e <osKernelInitialize+0x2e>
        EvrFreeRTOSSetup(0U);
      #endif
      #if defined(USE_FreeRTOS_HEAP_5) && (HEAP_5_REGION_SETUP == 1)
        vPortDefineHeapRegions (configHEAP_5_REGIONS);
      #endif
      KernelState = osKernelReady;
 8003932:	4b08      	ldr	r3, [pc, #32]	@ (8003954 <osKernelInitialize+0x44>)
 8003934:	2201      	movs	r2, #1
 8003936:	601a      	str	r2, [r3, #0]
      stat = osOK;
 8003938:	2300      	movs	r3, #0
 800393a:	607b      	str	r3, [r7, #4]
 800393c:	e002      	b.n	8003944 <osKernelInitialize+0x34>
    } else {
      stat = osError;
 800393e:	f04f 33ff 	mov.w	r3, #4294967295
 8003942:	607b      	str	r3, [r7, #4]
    }
  }

  return (stat);
 8003944:	687b      	ldr	r3, [r7, #4]
}
 8003946:	4618      	mov	r0, r3
 8003948:	370c      	adds	r7, #12
 800394a:	46bd      	mov	sp, r7
 800394c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003950:	4770      	bx	lr
 8003952:	bf00      	nop
 8003954:	200001bc 	.word	0x200001bc

08003958 <osKernelStart>:
  }

  return (state);
}

osStatus_t osKernelStart (void) {
 8003958:	b580      	push	{r7, lr}
 800395a:	b082      	sub	sp, #8
 800395c:	af00      	add	r7, sp, #0
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 800395e:	f3ef 8305 	mrs	r3, IPSR
 8003962:	603b      	str	r3, [r7, #0]
  return(result);
 8003964:	683b      	ldr	r3, [r7, #0]
  osStatus_t stat;

  if (IS_IRQ()) {
 8003966:	2b00      	cmp	r3, #0
 8003968:	d003      	beq.n	8003972 <osKernelStart+0x1a>
    stat = osErrorISR;
 800396a:	f06f 0305 	mvn.w	r3, #5
 800396e:	607b      	str	r3, [r7, #4]
 8003970:	e010      	b.n	8003994 <osKernelStart+0x3c>
  }
  else {
    if (KernelState == osKernelReady) {
 8003972:	4b0b      	ldr	r3, [pc, #44]	@ (80039a0 <osKernelStart+0x48>)
 8003974:	681b      	ldr	r3, [r3, #0]
 8003976:	2b01      	cmp	r3, #1
 8003978:	d109      	bne.n	800398e <osKernelStart+0x36>
      /* Ensure SVC priority is at the reset value */
      SVC_Setup();
 800397a:	f7ff ffbf 	bl	80038fc <SVC_Setup>
      /* Change state to enable IRQ masking check */
      KernelState = osKernelRunning;
 800397e:	4b08      	ldr	r3, [pc, #32]	@ (80039a0 <osKernelStart+0x48>)
 8003980:	2202      	movs	r2, #2
 8003982:	601a      	str	r2, [r3, #0]
      /* Start the kernel scheduler */
      vTaskStartScheduler();
 8003984:	f001 fb7a 	bl	800507c <vTaskStartScheduler>
      stat = osOK;
 8003988:	2300      	movs	r3, #0
 800398a:	607b      	str	r3, [r7, #4]
 800398c:	e002      	b.n	8003994 <osKernelStart+0x3c>
    } else {
      stat = osError;
 800398e:	f04f 33ff 	mov.w	r3, #4294967295
 8003992:	607b      	str	r3, [r7, #4]
    }
  }

  return (stat);
 8003994:	687b      	ldr	r3, [r7, #4]
}
 8003996:	4618      	mov	r0, r3
 8003998:	3708      	adds	r7, #8
 800399a:	46bd      	mov	sp, r7
 800399c:	bd80      	pop	{r7, pc}
 800399e:	bf00      	nop
 80039a0:	200001bc 	.word	0x200001bc

080039a4 <osThreadNew>:
  return (configCPU_CLOCK_HZ);
}

/*---------------------------------------------------------------------------*/

osThreadId_t osThreadNew (osThreadFunc_t func, void *argument, const osThreadAttr_t *attr) {
 80039a4:	b580      	push	{r7, lr}
 80039a6:	b08e      	sub	sp, #56	@ 0x38
 80039a8:	af04      	add	r7, sp, #16
 80039aa:	60f8      	str	r0, [r7, #12]
 80039ac:	60b9      	str	r1, [r7, #8]
 80039ae:	607a      	str	r2, [r7, #4]
  uint32_t stack;
  TaskHandle_t hTask;
  UBaseType_t prio;
  int32_t mem;

  hTask = NULL;
 80039b0:	2300      	movs	r3, #0
 80039b2:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 80039b4:	f3ef 8305 	mrs	r3, IPSR
 80039b8:	617b      	str	r3, [r7, #20]
  return(result);
 80039ba:	697b      	ldr	r3, [r7, #20]

  if (!IS_IRQ() && (func != NULL)) {
 80039bc:	2b00      	cmp	r3, #0
 80039be:	d17e      	bne.n	8003abe <osThreadNew+0x11a>
 80039c0:	68fb      	ldr	r3, [r7, #12]
 80039c2:	2b00      	cmp	r3, #0
 80039c4:	d07b      	beq.n	8003abe <osThreadNew+0x11a>
    stack = configMINIMAL_STACK_SIZE;
 80039c6:	2380      	movs	r3, #128	@ 0x80
 80039c8:	623b      	str	r3, [r7, #32]
    prio  = (UBaseType_t)osPriorityNormal;
 80039ca:	2318      	movs	r3, #24
 80039cc:	61fb      	str	r3, [r7, #28]

    name = NULL;
 80039ce:	2300      	movs	r3, #0
 80039d0:	627b      	str	r3, [r7, #36]	@ 0x24
    mem  = -1;
 80039d2:	f04f 33ff 	mov.w	r3, #4294967295
 80039d6:	61bb      	str	r3, [r7, #24]

    if (attr != NULL) {
 80039d8:	687b      	ldr	r3, [r7, #4]
 80039da:	2b00      	cmp	r3, #0
 80039dc:	d045      	beq.n	8003a6a <osThreadNew+0xc6>
      if (attr->name != NULL) {
 80039de:	687b      	ldr	r3, [r7, #4]
 80039e0:	681b      	ldr	r3, [r3, #0]
 80039e2:	2b00      	cmp	r3, #0
 80039e4:	d002      	beq.n	80039ec <osThreadNew+0x48>
        name = attr->name;
 80039e6:	687b      	ldr	r3, [r7, #4]
 80039e8:	681b      	ldr	r3, [r3, #0]
 80039ea:	627b      	str	r3, [r7, #36]	@ 0x24
      }
      if (attr->priority != osPriorityNone) {
 80039ec:	687b      	ldr	r3, [r7, #4]
 80039ee:	699b      	ldr	r3, [r3, #24]
 80039f0:	2b00      	cmp	r3, #0
 80039f2:	d002      	beq.n	80039fa <osThreadNew+0x56>
        prio = (UBaseType_t)attr->priority;
 80039f4:	687b      	ldr	r3, [r7, #4]
 80039f6:	699b      	ldr	r3, [r3, #24]
 80039f8:	61fb      	str	r3, [r7, #28]
      }

      if ((prio < osPriorityIdle) || (prio > osPriorityISR) || ((attr->attr_bits & osThreadJoinable) == osThreadJoinable)) {
 80039fa:	69fb      	ldr	r3, [r7, #28]
 80039fc:	2b00      	cmp	r3, #0
 80039fe:	d008      	beq.n	8003a12 <osThreadNew+0x6e>
 8003a00:	69fb      	ldr	r3, [r7, #28]
 8003a02:	2b38      	cmp	r3, #56	@ 0x38
 8003a04:	d805      	bhi.n	8003a12 <osThreadNew+0x6e>
 8003a06:	687b      	ldr	r3, [r7, #4]
 8003a08:	685b      	ldr	r3, [r3, #4]
 8003a0a:	f003 0301 	and.w	r3, r3, #1
 8003a0e:	2b00      	cmp	r3, #0
 8003a10:	d001      	beq.n	8003a16 <osThreadNew+0x72>
        return (NULL);
 8003a12:	2300      	movs	r3, #0
 8003a14:	e054      	b.n	8003ac0 <osThreadNew+0x11c>
      }

      if (attr->stack_size > 0U) {
 8003a16:	687b      	ldr	r3, [r7, #4]
 8003a18:	695b      	ldr	r3, [r3, #20]
 8003a1a:	2b00      	cmp	r3, #0
 8003a1c:	d003      	beq.n	8003a26 <osThreadNew+0x82>
        /* In FreeRTOS stack is not in bytes, but in sizeof(StackType_t) which is 4 on ARM ports.       */
        /* Stack size should be therefore 4 byte aligned in order to avoid division caused side effects */
        stack = attr->stack_size / sizeof(StackType_t);
 8003a1e:	687b      	ldr	r3, [r7, #4]
 8003a20:	695b      	ldr	r3, [r3, #20]
 8003a22:	089b      	lsrs	r3, r3, #2
 8003a24:	623b      	str	r3, [r7, #32]
      }

      if ((attr->cb_mem    != NULL) && (attr->cb_size    >= sizeof(StaticTask_t)) &&
 8003a26:	687b      	ldr	r3, [r7, #4]
 8003a28:	689b      	ldr	r3, [r3, #8]
 8003a2a:	2b00      	cmp	r3, #0
 8003a2c:	d00e      	beq.n	8003a4c <osThreadNew+0xa8>
 8003a2e:	687b      	ldr	r3, [r7, #4]
 8003a30:	68db      	ldr	r3, [r3, #12]
 8003a32:	2ba7      	cmp	r3, #167	@ 0xa7
 8003a34:	d90a      	bls.n	8003a4c <osThreadNew+0xa8>
          (attr->stack_mem != NULL) && (attr->stack_size >  0U)) {
 8003a36:	687b      	ldr	r3, [r7, #4]
 8003a38:	691b      	ldr	r3, [r3, #16]
      if ((attr->cb_mem    != NULL) && (attr->cb_size    >= sizeof(StaticTask_t)) &&
 8003a3a:	2b00      	cmp	r3, #0
 8003a3c:	d006      	beq.n	8003a4c <osThreadNew+0xa8>
          (attr->stack_mem != NULL) && (attr->stack_size >  0U)) {
 8003a3e:	687b      	ldr	r3, [r7, #4]
 8003a40:	695b      	ldr	r3, [r3, #20]
 8003a42:	2b00      	cmp	r3, #0
 8003a44:	d002      	beq.n	8003a4c <osThreadNew+0xa8>
        mem = 1;
 8003a46:	2301      	movs	r3, #1
 8003a48:	61bb      	str	r3, [r7, #24]
 8003a4a:	e010      	b.n	8003a6e <osThreadNew+0xca>
      }
      else {
        if ((attr->cb_mem == NULL) && (attr->cb_size == 0U) && (attr->stack_mem == NULL)) {
 8003a4c:	687b      	ldr	r3, [r7, #4]
 8003a4e:	689b      	ldr	r3, [r3, #8]
 8003a50:	2b00      	cmp	r3, #0
 8003a52:	d10c      	bne.n	8003a6e <osThreadNew+0xca>
 8003a54:	687b      	ldr	r3, [r7, #4]
 8003a56:	68db      	ldr	r3, [r3, #12]
 8003a58:	2b00      	cmp	r3, #0
 8003a5a:	d108      	bne.n	8003a6e <osThreadNew+0xca>
 8003a5c:	687b      	ldr	r3, [r7, #4]
 8003a5e:	691b      	ldr	r3, [r3, #16]
 8003a60:	2b00      	cmp	r3, #0
 8003a62:	d104      	bne.n	8003a6e <osThreadNew+0xca>
          mem = 0;
 8003a64:	2300      	movs	r3, #0
 8003a66:	61bb      	str	r3, [r7, #24]
 8003a68:	e001      	b.n	8003a6e <osThreadNew+0xca>
        }
      }
    }
    else {
      mem = 0;
 8003a6a:	2300      	movs	r3, #0
 8003a6c:	61bb      	str	r3, [r7, #24]
    }

    if (mem == 1) {
 8003a6e:	69bb      	ldr	r3, [r7, #24]
 8003a70:	2b01      	cmp	r3, #1
 8003a72:	d110      	bne.n	8003a96 <osThreadNew+0xf2>
      #if (configSUPPORT_STATIC_ALLOCATION == 1)
        hTask = xTaskCreateStatic ((TaskFunction_t)func, name, stack, argument, prio, (StackType_t  *)attr->stack_mem,
 8003a74:	687b      	ldr	r3, [r7, #4]
 8003a76:	691b      	ldr	r3, [r3, #16]
                                                                                      (StaticTask_t *)attr->cb_mem);
 8003a78:	687a      	ldr	r2, [r7, #4]
 8003a7a:	6892      	ldr	r2, [r2, #8]
        hTask = xTaskCreateStatic ((TaskFunction_t)func, name, stack, argument, prio, (StackType_t  *)attr->stack_mem,
 8003a7c:	9202      	str	r2, [sp, #8]
 8003a7e:	9301      	str	r3, [sp, #4]
 8003a80:	69fb      	ldr	r3, [r7, #28]
 8003a82:	9300      	str	r3, [sp, #0]
 8003a84:	68bb      	ldr	r3, [r7, #8]
 8003a86:	6a3a      	ldr	r2, [r7, #32]
 8003a88:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 8003a8a:	68f8      	ldr	r0, [r7, #12]
 8003a8c:	f001 f938 	bl	8004d00 <xTaskCreateStatic>
 8003a90:	4603      	mov	r3, r0
 8003a92:	613b      	str	r3, [r7, #16]
 8003a94:	e013      	b.n	8003abe <osThreadNew+0x11a>
      #endif
    }
    else {
      if (mem == 0) {
 8003a96:	69bb      	ldr	r3, [r7, #24]
 8003a98:	2b00      	cmp	r3, #0
 8003a9a:	d110      	bne.n	8003abe <osThreadNew+0x11a>
        #if (configSUPPORT_DYNAMIC_ALLOCATION == 1)
          if (xTaskCreate ((TaskFunction_t)func, name, (uint16_t)stack, argument, prio, &hTask) != pdPASS) {
 8003a9c:	6a3b      	ldr	r3, [r7, #32]
 8003a9e:	b29a      	uxth	r2, r3
 8003aa0:	f107 0310 	add.w	r3, r7, #16
 8003aa4:	9301      	str	r3, [sp, #4]
 8003aa6:	69fb      	ldr	r3, [r7, #28]
 8003aa8:	9300      	str	r3, [sp, #0]
 8003aaa:	68bb      	ldr	r3, [r7, #8]
 8003aac:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 8003aae:	68f8      	ldr	r0, [r7, #12]
 8003ab0:	f001 f986 	bl	8004dc0 <xTaskCreate>
 8003ab4:	4603      	mov	r3, r0
 8003ab6:	2b01      	cmp	r3, #1
 8003ab8:	d001      	beq.n	8003abe <osThreadNew+0x11a>
            hTask = NULL;
 8003aba:	2300      	movs	r3, #0
 8003abc:	613b      	str	r3, [r7, #16]
        #endif
      }
    }
  }

  return ((osThreadId_t)hTask);
 8003abe:	693b      	ldr	r3, [r7, #16]
}
 8003ac0:	4618      	mov	r0, r3
 8003ac2:	3728      	adds	r7, #40	@ 0x28
 8003ac4:	46bd      	mov	sp, r7
 8003ac6:	bd80      	pop	{r7, pc}

08003ac8 <osSemaphoreNew>:
}
#endif /* (configUSE_OS2_MUTEX == 1) */

/*---------------------------------------------------------------------------*/

osSemaphoreId_t osSemaphoreNew (uint32_t max_count, uint32_t initial_count, const osSemaphoreAttr_t *attr) {
 8003ac8:	b580      	push	{r7, lr}
 8003aca:	b08a      	sub	sp, #40	@ 0x28
 8003acc:	af02      	add	r7, sp, #8
 8003ace:	60f8      	str	r0, [r7, #12]
 8003ad0:	60b9      	str	r1, [r7, #8]
 8003ad2:	607a      	str	r2, [r7, #4]
  int32_t mem;
  #if (configQUEUE_REGISTRY_SIZE > 0)
  const char *name;
  #endif

  hSemaphore = NULL;
 8003ad4:	2300      	movs	r3, #0
 8003ad6:	61fb      	str	r3, [r7, #28]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8003ad8:	f3ef 8305 	mrs	r3, IPSR
 8003adc:	613b      	str	r3, [r7, #16]
  return(result);
 8003ade:	693b      	ldr	r3, [r7, #16]

  if (!IS_IRQ() && (max_count > 0U) && (initial_count <= max_count)) {
 8003ae0:	2b00      	cmp	r3, #0
 8003ae2:	d175      	bne.n	8003bd0 <osSemaphoreNew+0x108>
 8003ae4:	68fb      	ldr	r3, [r7, #12]
 8003ae6:	2b00      	cmp	r3, #0
 8003ae8:	d072      	beq.n	8003bd0 <osSemaphoreNew+0x108>
 8003aea:	68ba      	ldr	r2, [r7, #8]
 8003aec:	68fb      	ldr	r3, [r7, #12]
 8003aee:	429a      	cmp	r2, r3
 8003af0:	d86e      	bhi.n	8003bd0 <osSemaphoreNew+0x108>
    mem = -1;
 8003af2:	f04f 33ff 	mov.w	r3, #4294967295
 8003af6:	61bb      	str	r3, [r7, #24]

    if (attr != NULL) {
 8003af8:	687b      	ldr	r3, [r7, #4]
 8003afa:	2b00      	cmp	r3, #0
 8003afc:	d015      	beq.n	8003b2a <osSemaphoreNew+0x62>
      if ((attr->cb_mem != NULL) && (attr->cb_size >= sizeof(StaticSemaphore_t))) {
 8003afe:	687b      	ldr	r3, [r7, #4]
 8003b00:	689b      	ldr	r3, [r3, #8]
 8003b02:	2b00      	cmp	r3, #0
 8003b04:	d006      	beq.n	8003b14 <osSemaphoreNew+0x4c>
 8003b06:	687b      	ldr	r3, [r7, #4]
 8003b08:	68db      	ldr	r3, [r3, #12]
 8003b0a:	2b4f      	cmp	r3, #79	@ 0x4f
 8003b0c:	d902      	bls.n	8003b14 <osSemaphoreNew+0x4c>
        mem = 1;
 8003b0e:	2301      	movs	r3, #1
 8003b10:	61bb      	str	r3, [r7, #24]
 8003b12:	e00c      	b.n	8003b2e <osSemaphoreNew+0x66>
      }
      else {
        if ((attr->cb_mem == NULL) && (attr->cb_size == 0U)) {
 8003b14:	687b      	ldr	r3, [r7, #4]
 8003b16:	689b      	ldr	r3, [r3, #8]
 8003b18:	2b00      	cmp	r3, #0
 8003b1a:	d108      	bne.n	8003b2e <osSemaphoreNew+0x66>
 8003b1c:	687b      	ldr	r3, [r7, #4]
 8003b1e:	68db      	ldr	r3, [r3, #12]
 8003b20:	2b00      	cmp	r3, #0
 8003b22:	d104      	bne.n	8003b2e <osSemaphoreNew+0x66>
          mem = 0;
 8003b24:	2300      	movs	r3, #0
 8003b26:	61bb      	str	r3, [r7, #24]
 8003b28:	e001      	b.n	8003b2e <osSemaphoreNew+0x66>
        }
      }
    }
    else {
      mem = 0;
 8003b2a:	2300      	movs	r3, #0
 8003b2c:	61bb      	str	r3, [r7, #24]
    }

    if (mem != -1) {
 8003b2e:	69bb      	ldr	r3, [r7, #24]
 8003b30:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003b34:	d04c      	beq.n	8003bd0 <osSemaphoreNew+0x108>
      if (max_count == 1U) {
 8003b36:	68fb      	ldr	r3, [r7, #12]
 8003b38:	2b01      	cmp	r3, #1
 8003b3a:	d128      	bne.n	8003b8e <osSemaphoreNew+0xc6>
        if (mem == 1) {
 8003b3c:	69bb      	ldr	r3, [r7, #24]
 8003b3e:	2b01      	cmp	r3, #1
 8003b40:	d10a      	bne.n	8003b58 <osSemaphoreNew+0x90>
          #if (configSUPPORT_STATIC_ALLOCATION == 1)
            hSemaphore = xSemaphoreCreateBinaryStatic ((StaticSemaphore_t *)attr->cb_mem);
 8003b42:	687b      	ldr	r3, [r7, #4]
 8003b44:	689b      	ldr	r3, [r3, #8]
 8003b46:	2203      	movs	r2, #3
 8003b48:	9200      	str	r2, [sp, #0]
 8003b4a:	2200      	movs	r2, #0
 8003b4c:	2100      	movs	r1, #0
 8003b4e:	2001      	movs	r0, #1
 8003b50:	f000 f996 	bl	8003e80 <xQueueGenericCreateStatic>
 8003b54:	61f8      	str	r0, [r7, #28]
 8003b56:	e005      	b.n	8003b64 <osSemaphoreNew+0x9c>
          #endif
        }
        else {
          #if (configSUPPORT_DYNAMIC_ALLOCATION == 1)
            hSemaphore = xSemaphoreCreateBinary();
 8003b58:	2203      	movs	r2, #3
 8003b5a:	2100      	movs	r1, #0
 8003b5c:	2001      	movs	r0, #1
 8003b5e:	f000 fa0c 	bl	8003f7a <xQueueGenericCreate>
 8003b62:	61f8      	str	r0, [r7, #28]
          #endif
        }

        if ((hSemaphore != NULL) && (initial_count != 0U)) {
 8003b64:	69fb      	ldr	r3, [r7, #28]
 8003b66:	2b00      	cmp	r3, #0
 8003b68:	d022      	beq.n	8003bb0 <osSemaphoreNew+0xe8>
 8003b6a:	68bb      	ldr	r3, [r7, #8]
 8003b6c:	2b00      	cmp	r3, #0
 8003b6e:	d01f      	beq.n	8003bb0 <osSemaphoreNew+0xe8>
          if (xSemaphoreGive (hSemaphore) != pdPASS) {
 8003b70:	2300      	movs	r3, #0
 8003b72:	2200      	movs	r2, #0
 8003b74:	2100      	movs	r1, #0
 8003b76:	69f8      	ldr	r0, [r7, #28]
 8003b78:	f000 facc 	bl	8004114 <xQueueGenericSend>
 8003b7c:	4603      	mov	r3, r0
 8003b7e:	2b01      	cmp	r3, #1
 8003b80:	d016      	beq.n	8003bb0 <osSemaphoreNew+0xe8>
            vSemaphoreDelete (hSemaphore);
 8003b82:	69f8      	ldr	r0, [r7, #28]
 8003b84:	f000 fee8 	bl	8004958 <vQueueDelete>
            hSemaphore = NULL;
 8003b88:	2300      	movs	r3, #0
 8003b8a:	61fb      	str	r3, [r7, #28]
 8003b8c:	e010      	b.n	8003bb0 <osSemaphoreNew+0xe8>
          }
        }
      }
      else {
        if (mem == 1) {
 8003b8e:	69bb      	ldr	r3, [r7, #24]
 8003b90:	2b01      	cmp	r3, #1
 8003b92:	d108      	bne.n	8003ba6 <osSemaphoreNew+0xde>
          #if (configSUPPORT_STATIC_ALLOCATION == 1)
            hSemaphore = xSemaphoreCreateCountingStatic (max_count, initial_count, (StaticSemaphore_t *)attr->cb_mem);
 8003b94:	687b      	ldr	r3, [r7, #4]
 8003b96:	689b      	ldr	r3, [r3, #8]
 8003b98:	461a      	mov	r2, r3
 8003b9a:	68b9      	ldr	r1, [r7, #8]
 8003b9c:	68f8      	ldr	r0, [r7, #12]
 8003b9e:	f000 fa4a 	bl	8004036 <xQueueCreateCountingSemaphoreStatic>
 8003ba2:	61f8      	str	r0, [r7, #28]
 8003ba4:	e004      	b.n	8003bb0 <osSemaphoreNew+0xe8>
          #endif
        }
        else {
          #if (configSUPPORT_DYNAMIC_ALLOCATION == 1)
            hSemaphore = xSemaphoreCreateCounting (max_count, initial_count);
 8003ba6:	68b9      	ldr	r1, [r7, #8]
 8003ba8:	68f8      	ldr	r0, [r7, #12]
 8003baa:	f000 fa7d 	bl	80040a8 <xQueueCreateCountingSemaphore>
 8003bae:	61f8      	str	r0, [r7, #28]
          #endif
        }
      }
      
      #if (configQUEUE_REGISTRY_SIZE > 0)
      if (hSemaphore != NULL) {
 8003bb0:	69fb      	ldr	r3, [r7, #28]
 8003bb2:	2b00      	cmp	r3, #0
 8003bb4:	d00c      	beq.n	8003bd0 <osSemaphoreNew+0x108>
        if (attr != NULL) {
 8003bb6:	687b      	ldr	r3, [r7, #4]
 8003bb8:	2b00      	cmp	r3, #0
 8003bba:	d003      	beq.n	8003bc4 <osSemaphoreNew+0xfc>
          name = attr->name;
 8003bbc:	687b      	ldr	r3, [r7, #4]
 8003bbe:	681b      	ldr	r3, [r3, #0]
 8003bc0:	617b      	str	r3, [r7, #20]
 8003bc2:	e001      	b.n	8003bc8 <osSemaphoreNew+0x100>
        } else {
          name = NULL;
 8003bc4:	2300      	movs	r3, #0
 8003bc6:	617b      	str	r3, [r7, #20]
        }
        vQueueAddToRegistry (hSemaphore, name);
 8003bc8:	6979      	ldr	r1, [r7, #20]
 8003bca:	69f8      	ldr	r0, [r7, #28]
 8003bcc:	f001 f810 	bl	8004bf0 <vQueueAddToRegistry>
      }
      #endif
    }
  }

  return ((osSemaphoreId_t)hSemaphore);
 8003bd0:	69fb      	ldr	r3, [r7, #28]
}
 8003bd2:	4618      	mov	r0, r3
 8003bd4:	3720      	adds	r7, #32
 8003bd6:	46bd      	mov	sp, r7
 8003bd8:	bd80      	pop	{r7, pc}
	...

08003bdc <vApplicationGetIdleTaskMemory>:

/*
  vApplicationGetIdleTaskMemory gets called when configSUPPORT_STATIC_ALLOCATION
  equals to 1 and is required for static memory allocation support.
*/
__WEAK void vApplicationGetIdleTaskMemory (StaticTask_t **ppxIdleTaskTCBBuffer, StackType_t **ppxIdleTaskStackBuffer, uint32_t *pulIdleTaskStackSize) {
 8003bdc:	b480      	push	{r7}
 8003bde:	b085      	sub	sp, #20
 8003be0:	af00      	add	r7, sp, #0
 8003be2:	60f8      	str	r0, [r7, #12]
 8003be4:	60b9      	str	r1, [r7, #8]
 8003be6:	607a      	str	r2, [r7, #4]
  /* Idle task control block and stack */
  static StaticTask_t Idle_TCB;
  static StackType_t  Idle_Stack[configMINIMAL_STACK_SIZE];

  *ppxIdleTaskTCBBuffer   = &Idle_TCB;
 8003be8:	68fb      	ldr	r3, [r7, #12]
 8003bea:	4a07      	ldr	r2, [pc, #28]	@ (8003c08 <vApplicationGetIdleTaskMemory+0x2c>)
 8003bec:	601a      	str	r2, [r3, #0]
  *ppxIdleTaskStackBuffer = &Idle_Stack[0];
 8003bee:	68bb      	ldr	r3, [r7, #8]
 8003bf0:	4a06      	ldr	r2, [pc, #24]	@ (8003c0c <vApplicationGetIdleTaskMemory+0x30>)
 8003bf2:	601a      	str	r2, [r3, #0]
  *pulIdleTaskStackSize   = (uint32_t)configMINIMAL_STACK_SIZE;
 8003bf4:	687b      	ldr	r3, [r7, #4]
 8003bf6:	2280      	movs	r2, #128	@ 0x80
 8003bf8:	601a      	str	r2, [r3, #0]
}
 8003bfa:	bf00      	nop
 8003bfc:	3714      	adds	r7, #20
 8003bfe:	46bd      	mov	sp, r7
 8003c00:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003c04:	4770      	bx	lr
 8003c06:	bf00      	nop
 8003c08:	200001c0 	.word	0x200001c0
 8003c0c:	20000268 	.word	0x20000268

08003c10 <vApplicationGetTimerTaskMemory>:

/*
  vApplicationGetTimerTaskMemory gets called when configSUPPORT_STATIC_ALLOCATION
  equals to 1 and is required for static memory allocation support.
*/
__WEAK void vApplicationGetTimerTaskMemory (StaticTask_t **ppxTimerTaskTCBBuffer, StackType_t **ppxTimerTaskStackBuffer, uint32_t *pulTimerTaskStackSize) {
 8003c10:	b480      	push	{r7}
 8003c12:	b085      	sub	sp, #20
 8003c14:	af00      	add	r7, sp, #0
 8003c16:	60f8      	str	r0, [r7, #12]
 8003c18:	60b9      	str	r1, [r7, #8]
 8003c1a:	607a      	str	r2, [r7, #4]
  /* Timer task control block and stack */
  static StaticTask_t Timer_TCB;
  static StackType_t  Timer_Stack[configTIMER_TASK_STACK_DEPTH];

  *ppxTimerTaskTCBBuffer   = &Timer_TCB;
 8003c1c:	68fb      	ldr	r3, [r7, #12]
 8003c1e:	4a07      	ldr	r2, [pc, #28]	@ (8003c3c <vApplicationGetTimerTaskMemory+0x2c>)
 8003c20:	601a      	str	r2, [r3, #0]
  *ppxTimerTaskStackBuffer = &Timer_Stack[0];
 8003c22:	68bb      	ldr	r3, [r7, #8]
 8003c24:	4a06      	ldr	r2, [pc, #24]	@ (8003c40 <vApplicationGetTimerTaskMemory+0x30>)
 8003c26:	601a      	str	r2, [r3, #0]
  *pulTimerTaskStackSize   = (uint32_t)configTIMER_TASK_STACK_DEPTH;
 8003c28:	687b      	ldr	r3, [r7, #4]
 8003c2a:	f44f 7280 	mov.w	r2, #256	@ 0x100
 8003c2e:	601a      	str	r2, [r3, #0]
}
 8003c30:	bf00      	nop
 8003c32:	3714      	adds	r7, #20
 8003c34:	46bd      	mov	sp, r7
 8003c36:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003c3a:	4770      	bx	lr
 8003c3c:	20000468 	.word	0x20000468
 8003c40:	20000510 	.word	0x20000510

08003c44 <vListInitialise>:
/*-----------------------------------------------------------
 * PUBLIC LIST API documented in list.h
 *----------------------------------------------------------*/

void vListInitialise( List_t * const pxList )
{
 8003c44:	b480      	push	{r7}
 8003c46:	b083      	sub	sp, #12
 8003c48:	af00      	add	r7, sp, #0
 8003c4a:	6078      	str	r0, [r7, #4]
	/* The list structure contains a list item which is used to mark the
	end of the list.  To initialise the list the list end is inserted
	as the only list entry. */
	pxList->pxIndex = ( ListItem_t * ) &( pxList->xListEnd );			/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8003c4c:	687b      	ldr	r3, [r7, #4]
 8003c4e:	f103 0208 	add.w	r2, r3, #8
 8003c52:	687b      	ldr	r3, [r7, #4]
 8003c54:	605a      	str	r2, [r3, #4]

	/* The list end value is the highest possible value in the list to
	ensure it remains at the end of the list. */
	pxList->xListEnd.xItemValue = portMAX_DELAY;
 8003c56:	687b      	ldr	r3, [r7, #4]
 8003c58:	f04f 32ff 	mov.w	r2, #4294967295
 8003c5c:	609a      	str	r2, [r3, #8]

	/* The list end next and previous pointers point to itself so we know
	when the list is empty. */
	pxList->xListEnd.pxNext = ( ListItem_t * ) &( pxList->xListEnd );	/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8003c5e:	687b      	ldr	r3, [r7, #4]
 8003c60:	f103 0208 	add.w	r2, r3, #8
 8003c64:	687b      	ldr	r3, [r7, #4]
 8003c66:	60da      	str	r2, [r3, #12]
	pxList->xListEnd.pxPrevious = ( ListItem_t * ) &( pxList->xListEnd );/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8003c68:	687b      	ldr	r3, [r7, #4]
 8003c6a:	f103 0208 	add.w	r2, r3, #8
 8003c6e:	687b      	ldr	r3, [r7, #4]
 8003c70:	611a      	str	r2, [r3, #16]

	pxList->uxNumberOfItems = ( UBaseType_t ) 0U;
 8003c72:	687b      	ldr	r3, [r7, #4]
 8003c74:	2200      	movs	r2, #0
 8003c76:	601a      	str	r2, [r3, #0]

	/* Write known values into the list if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_LIST_INTEGRITY_CHECK_1_VALUE( pxList );
	listSET_LIST_INTEGRITY_CHECK_2_VALUE( pxList );
}
 8003c78:	bf00      	nop
 8003c7a:	370c      	adds	r7, #12
 8003c7c:	46bd      	mov	sp, r7
 8003c7e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003c82:	4770      	bx	lr

08003c84 <vListInitialiseItem>:
/*-----------------------------------------------------------*/

void vListInitialiseItem( ListItem_t * const pxItem )
{
 8003c84:	b480      	push	{r7}
 8003c86:	b083      	sub	sp, #12
 8003c88:	af00      	add	r7, sp, #0
 8003c8a:	6078      	str	r0, [r7, #4]
	/* Make sure the list item is not recorded as being on a list. */
	pxItem->pxContainer = NULL;
 8003c8c:	687b      	ldr	r3, [r7, #4]
 8003c8e:	2200      	movs	r2, #0
 8003c90:	611a      	str	r2, [r3, #16]

	/* Write known values into the list item if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_FIRST_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
	listSET_SECOND_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
}
 8003c92:	bf00      	nop
 8003c94:	370c      	adds	r7, #12
 8003c96:	46bd      	mov	sp, r7
 8003c98:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003c9c:	4770      	bx	lr

08003c9e <vListInsertEnd>:
/*-----------------------------------------------------------*/

void vListInsertEnd( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 8003c9e:	b480      	push	{r7}
 8003ca0:	b085      	sub	sp, #20
 8003ca2:	af00      	add	r7, sp, #0
 8003ca4:	6078      	str	r0, [r7, #4]
 8003ca6:	6039      	str	r1, [r7, #0]
ListItem_t * const pxIndex = pxList->pxIndex;
 8003ca8:	687b      	ldr	r3, [r7, #4]
 8003caa:	685b      	ldr	r3, [r3, #4]
 8003cac:	60fb      	str	r3, [r7, #12]
	listTEST_LIST_ITEM_INTEGRITY( pxNewListItem );

	/* Insert a new list item into pxList, but rather than sort the list,
	makes the new list item the last item to be removed by a call to
	listGET_OWNER_OF_NEXT_ENTRY(). */
	pxNewListItem->pxNext = pxIndex;
 8003cae:	683b      	ldr	r3, [r7, #0]
 8003cb0:	68fa      	ldr	r2, [r7, #12]
 8003cb2:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxPrevious = pxIndex->pxPrevious;
 8003cb4:	68fb      	ldr	r3, [r7, #12]
 8003cb6:	689a      	ldr	r2, [r3, #8]
 8003cb8:	683b      	ldr	r3, [r7, #0]
 8003cba:	609a      	str	r2, [r3, #8]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	pxIndex->pxPrevious->pxNext = pxNewListItem;
 8003cbc:	68fb      	ldr	r3, [r7, #12]
 8003cbe:	689b      	ldr	r3, [r3, #8]
 8003cc0:	683a      	ldr	r2, [r7, #0]
 8003cc2:	605a      	str	r2, [r3, #4]
	pxIndex->pxPrevious = pxNewListItem;
 8003cc4:	68fb      	ldr	r3, [r7, #12]
 8003cc6:	683a      	ldr	r2, [r7, #0]
 8003cc8:	609a      	str	r2, [r3, #8]

	/* Remember which list the item is in. */
	pxNewListItem->pxContainer = pxList;
 8003cca:	683b      	ldr	r3, [r7, #0]
 8003ccc:	687a      	ldr	r2, [r7, #4]
 8003cce:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 8003cd0:	687b      	ldr	r3, [r7, #4]
 8003cd2:	681b      	ldr	r3, [r3, #0]
 8003cd4:	1c5a      	adds	r2, r3, #1
 8003cd6:	687b      	ldr	r3, [r7, #4]
 8003cd8:	601a      	str	r2, [r3, #0]
}
 8003cda:	bf00      	nop
 8003cdc:	3714      	adds	r7, #20
 8003cde:	46bd      	mov	sp, r7
 8003ce0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003ce4:	4770      	bx	lr

08003ce6 <vListInsert>:
/*-----------------------------------------------------------*/

void vListInsert( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 8003ce6:	b480      	push	{r7}
 8003ce8:	b085      	sub	sp, #20
 8003cea:	af00      	add	r7, sp, #0
 8003cec:	6078      	str	r0, [r7, #4]
 8003cee:	6039      	str	r1, [r7, #0]
ListItem_t *pxIterator;
const TickType_t xValueOfInsertion = pxNewListItem->xItemValue;
 8003cf0:	683b      	ldr	r3, [r7, #0]
 8003cf2:	681b      	ldr	r3, [r3, #0]
 8003cf4:	60bb      	str	r3, [r7, #8]
	new list item should be placed after it.  This ensures that TCBs which are
	stored in ready lists (all of which have the same xItemValue value) get a
	share of the CPU.  However, if the xItemValue is the same as the back marker
	the iteration loop below will not end.  Therefore the value is checked
	first, and the algorithm slightly modified if necessary. */
	if( xValueOfInsertion == portMAX_DELAY )
 8003cf6:	68bb      	ldr	r3, [r7, #8]
 8003cf8:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003cfc:	d103      	bne.n	8003d06 <vListInsert+0x20>
	{
		pxIterator = pxList->xListEnd.pxPrevious;
 8003cfe:	687b      	ldr	r3, [r7, #4]
 8003d00:	691b      	ldr	r3, [r3, #16]
 8003d02:	60fb      	str	r3, [r7, #12]
 8003d04:	e00c      	b.n	8003d20 <vListInsert+0x3a>
			4) Using a queue or semaphore before it has been initialised or
			   before the scheduler has been started (are interrupts firing
			   before vTaskStartScheduler() has been called?).
		**********************************************************************/

		for( pxIterator = ( ListItem_t * ) &( pxList->xListEnd ); pxIterator->pxNext->xItemValue <= xValueOfInsertion; pxIterator = pxIterator->pxNext ) /*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. *//*lint !e440 The iterator moves to a different value, not xValueOfInsertion. */
 8003d06:	687b      	ldr	r3, [r7, #4]
 8003d08:	3308      	adds	r3, #8
 8003d0a:	60fb      	str	r3, [r7, #12]
 8003d0c:	e002      	b.n	8003d14 <vListInsert+0x2e>
 8003d0e:	68fb      	ldr	r3, [r7, #12]
 8003d10:	685b      	ldr	r3, [r3, #4]
 8003d12:	60fb      	str	r3, [r7, #12]
 8003d14:	68fb      	ldr	r3, [r7, #12]
 8003d16:	685b      	ldr	r3, [r3, #4]
 8003d18:	681b      	ldr	r3, [r3, #0]
 8003d1a:	68ba      	ldr	r2, [r7, #8]
 8003d1c:	429a      	cmp	r2, r3
 8003d1e:	d2f6      	bcs.n	8003d0e <vListInsert+0x28>
			/* There is nothing to do here, just iterating to the wanted
			insertion position. */
		}
	}

	pxNewListItem->pxNext = pxIterator->pxNext;
 8003d20:	68fb      	ldr	r3, [r7, #12]
 8003d22:	685a      	ldr	r2, [r3, #4]
 8003d24:	683b      	ldr	r3, [r7, #0]
 8003d26:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxNext->pxPrevious = pxNewListItem;
 8003d28:	683b      	ldr	r3, [r7, #0]
 8003d2a:	685b      	ldr	r3, [r3, #4]
 8003d2c:	683a      	ldr	r2, [r7, #0]
 8003d2e:	609a      	str	r2, [r3, #8]
	pxNewListItem->pxPrevious = pxIterator;
 8003d30:	683b      	ldr	r3, [r7, #0]
 8003d32:	68fa      	ldr	r2, [r7, #12]
 8003d34:	609a      	str	r2, [r3, #8]
	pxIterator->pxNext = pxNewListItem;
 8003d36:	68fb      	ldr	r3, [r7, #12]
 8003d38:	683a      	ldr	r2, [r7, #0]
 8003d3a:	605a      	str	r2, [r3, #4]

	/* Remember which list the item is in.  This allows fast removal of the
	item later. */
	pxNewListItem->pxContainer = pxList;
 8003d3c:	683b      	ldr	r3, [r7, #0]
 8003d3e:	687a      	ldr	r2, [r7, #4]
 8003d40:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 8003d42:	687b      	ldr	r3, [r7, #4]
 8003d44:	681b      	ldr	r3, [r3, #0]
 8003d46:	1c5a      	adds	r2, r3, #1
 8003d48:	687b      	ldr	r3, [r7, #4]
 8003d4a:	601a      	str	r2, [r3, #0]
}
 8003d4c:	bf00      	nop
 8003d4e:	3714      	adds	r7, #20
 8003d50:	46bd      	mov	sp, r7
 8003d52:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003d56:	4770      	bx	lr

08003d58 <uxListRemove>:
/*-----------------------------------------------------------*/

UBaseType_t uxListRemove( ListItem_t * const pxItemToRemove )
{
 8003d58:	b480      	push	{r7}
 8003d5a:	b085      	sub	sp, #20
 8003d5c:	af00      	add	r7, sp, #0
 8003d5e:	6078      	str	r0, [r7, #4]
/* The list item knows which list it is in.  Obtain the list from the list
item. */
List_t * const pxList = pxItemToRemove->pxContainer;
 8003d60:	687b      	ldr	r3, [r7, #4]
 8003d62:	691b      	ldr	r3, [r3, #16]
 8003d64:	60fb      	str	r3, [r7, #12]

	pxItemToRemove->pxNext->pxPrevious = pxItemToRemove->pxPrevious;
 8003d66:	687b      	ldr	r3, [r7, #4]
 8003d68:	685b      	ldr	r3, [r3, #4]
 8003d6a:	687a      	ldr	r2, [r7, #4]
 8003d6c:	6892      	ldr	r2, [r2, #8]
 8003d6e:	609a      	str	r2, [r3, #8]
	pxItemToRemove->pxPrevious->pxNext = pxItemToRemove->pxNext;
 8003d70:	687b      	ldr	r3, [r7, #4]
 8003d72:	689b      	ldr	r3, [r3, #8]
 8003d74:	687a      	ldr	r2, [r7, #4]
 8003d76:	6852      	ldr	r2, [r2, #4]
 8003d78:	605a      	str	r2, [r3, #4]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	/* Make sure the index is left pointing to a valid item. */
	if( pxList->pxIndex == pxItemToRemove )
 8003d7a:	68fb      	ldr	r3, [r7, #12]
 8003d7c:	685b      	ldr	r3, [r3, #4]
 8003d7e:	687a      	ldr	r2, [r7, #4]
 8003d80:	429a      	cmp	r2, r3
 8003d82:	d103      	bne.n	8003d8c <uxListRemove+0x34>
	{
		pxList->pxIndex = pxItemToRemove->pxPrevious;
 8003d84:	687b      	ldr	r3, [r7, #4]
 8003d86:	689a      	ldr	r2, [r3, #8]
 8003d88:	68fb      	ldr	r3, [r7, #12]
 8003d8a:	605a      	str	r2, [r3, #4]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxItemToRemove->pxContainer = NULL;
 8003d8c:	687b      	ldr	r3, [r7, #4]
 8003d8e:	2200      	movs	r2, #0
 8003d90:	611a      	str	r2, [r3, #16]
	( pxList->uxNumberOfItems )--;
 8003d92:	68fb      	ldr	r3, [r7, #12]
 8003d94:	681b      	ldr	r3, [r3, #0]
 8003d96:	1e5a      	subs	r2, r3, #1
 8003d98:	68fb      	ldr	r3, [r7, #12]
 8003d9a:	601a      	str	r2, [r3, #0]

	return pxList->uxNumberOfItems;
 8003d9c:	68fb      	ldr	r3, [r7, #12]
 8003d9e:	681b      	ldr	r3, [r3, #0]
}
 8003da0:	4618      	mov	r0, r3
 8003da2:	3714      	adds	r7, #20
 8003da4:	46bd      	mov	sp, r7
 8003da6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003daa:	4770      	bx	lr

08003dac <xQueueGenericReset>:
	}														\
	taskEXIT_CRITICAL()
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericReset( QueueHandle_t xQueue, BaseType_t xNewQueue )
{
 8003dac:	b580      	push	{r7, lr}
 8003dae:	b084      	sub	sp, #16
 8003db0:	af00      	add	r7, sp, #0
 8003db2:	6078      	str	r0, [r7, #4]
 8003db4:	6039      	str	r1, [r7, #0]
Queue_t * const pxQueue = xQueue;
 8003db6:	687b      	ldr	r3, [r7, #4]
 8003db8:	60fb      	str	r3, [r7, #12]

	configASSERT( pxQueue );
 8003dba:	68fb      	ldr	r3, [r7, #12]
 8003dbc:	2b00      	cmp	r3, #0
 8003dbe:	d10b      	bne.n	8003dd8 <xQueueGenericReset+0x2c>

portFORCE_INLINE static void vPortRaiseBASEPRI( void )
{
uint32_t ulNewBASEPRI;

	__asm volatile
 8003dc0:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8003dc4:	f383 8811 	msr	BASEPRI, r3
 8003dc8:	f3bf 8f6f 	isb	sy
 8003dcc:	f3bf 8f4f 	dsb	sy
 8003dd0:	60bb      	str	r3, [r7, #8]
		"	msr basepri, %0											\n" \
		"	isb														\n" \
		"	dsb														\n" \
		:"=r" (ulNewBASEPRI) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
	);
}
 8003dd2:	bf00      	nop
 8003dd4:	bf00      	nop
 8003dd6:	e7fd      	b.n	8003dd4 <xQueueGenericReset+0x28>

	taskENTER_CRITICAL();
 8003dd8:	f002 fc1e 	bl	8006618 <vPortEnterCritical>
	{
		pxQueue->u.xQueue.pcTail = pxQueue->pcHead + ( pxQueue->uxLength * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 8003ddc:	68fb      	ldr	r3, [r7, #12]
 8003dde:	681a      	ldr	r2, [r3, #0]
 8003de0:	68fb      	ldr	r3, [r7, #12]
 8003de2:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8003de4:	68f9      	ldr	r1, [r7, #12]
 8003de6:	6c09      	ldr	r1, [r1, #64]	@ 0x40
 8003de8:	fb01 f303 	mul.w	r3, r1, r3
 8003dec:	441a      	add	r2, r3
 8003dee:	68fb      	ldr	r3, [r7, #12]
 8003df0:	609a      	str	r2, [r3, #8]
		pxQueue->uxMessagesWaiting = ( UBaseType_t ) 0U;
 8003df2:	68fb      	ldr	r3, [r7, #12]
 8003df4:	2200      	movs	r2, #0
 8003df6:	639a      	str	r2, [r3, #56]	@ 0x38
		pxQueue->pcWriteTo = pxQueue->pcHead;
 8003df8:	68fb      	ldr	r3, [r7, #12]
 8003dfa:	681a      	ldr	r2, [r3, #0]
 8003dfc:	68fb      	ldr	r3, [r7, #12]
 8003dfe:	605a      	str	r2, [r3, #4]
		pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead + ( ( pxQueue->uxLength - 1U ) * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 8003e00:	68fb      	ldr	r3, [r7, #12]
 8003e02:	681a      	ldr	r2, [r3, #0]
 8003e04:	68fb      	ldr	r3, [r7, #12]
 8003e06:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8003e08:	3b01      	subs	r3, #1
 8003e0a:	68f9      	ldr	r1, [r7, #12]
 8003e0c:	6c09      	ldr	r1, [r1, #64]	@ 0x40
 8003e0e:	fb01 f303 	mul.w	r3, r1, r3
 8003e12:	441a      	add	r2, r3
 8003e14:	68fb      	ldr	r3, [r7, #12]
 8003e16:	60da      	str	r2, [r3, #12]
		pxQueue->cRxLock = queueUNLOCKED;
 8003e18:	68fb      	ldr	r3, [r7, #12]
 8003e1a:	22ff      	movs	r2, #255	@ 0xff
 8003e1c:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
		pxQueue->cTxLock = queueUNLOCKED;
 8003e20:	68fb      	ldr	r3, [r7, #12]
 8003e22:	22ff      	movs	r2, #255	@ 0xff
 8003e24:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

		if( xNewQueue == pdFALSE )
 8003e28:	683b      	ldr	r3, [r7, #0]
 8003e2a:	2b00      	cmp	r3, #0
 8003e2c:	d114      	bne.n	8003e58 <xQueueGenericReset+0xac>
			/* If there are tasks blocked waiting to read from the queue, then
			the tasks will remain blocked as after this function exits the queue
			will still be empty.  If there are tasks blocked waiting to write to
			the queue, then one should be unblocked as after this function exits
			it will be possible to write to it. */
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8003e2e:	68fb      	ldr	r3, [r7, #12]
 8003e30:	691b      	ldr	r3, [r3, #16]
 8003e32:	2b00      	cmp	r3, #0
 8003e34:	d01a      	beq.n	8003e6c <xQueueGenericReset+0xc0>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8003e36:	68fb      	ldr	r3, [r7, #12]
 8003e38:	3310      	adds	r3, #16
 8003e3a:	4618      	mov	r0, r3
 8003e3c:	f001 fbbc 	bl	80055b8 <xTaskRemoveFromEventList>
 8003e40:	4603      	mov	r3, r0
 8003e42:	2b00      	cmp	r3, #0
 8003e44:	d012      	beq.n	8003e6c <xQueueGenericReset+0xc0>
				{
					queueYIELD_IF_USING_PREEMPTION();
 8003e46:	4b0d      	ldr	r3, [pc, #52]	@ (8003e7c <xQueueGenericReset+0xd0>)
 8003e48:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8003e4c:	601a      	str	r2, [r3, #0]
 8003e4e:	f3bf 8f4f 	dsb	sy
 8003e52:	f3bf 8f6f 	isb	sy
 8003e56:	e009      	b.n	8003e6c <xQueueGenericReset+0xc0>
			}
		}
		else
		{
			/* Ensure the event queues start in the correct state. */
			vListInitialise( &( pxQueue->xTasksWaitingToSend ) );
 8003e58:	68fb      	ldr	r3, [r7, #12]
 8003e5a:	3310      	adds	r3, #16
 8003e5c:	4618      	mov	r0, r3
 8003e5e:	f7ff fef1 	bl	8003c44 <vListInitialise>
			vListInitialise( &( pxQueue->xTasksWaitingToReceive ) );
 8003e62:	68fb      	ldr	r3, [r7, #12]
 8003e64:	3324      	adds	r3, #36	@ 0x24
 8003e66:	4618      	mov	r0, r3
 8003e68:	f7ff feec 	bl	8003c44 <vListInitialise>
		}
	}
	taskEXIT_CRITICAL();
 8003e6c:	f002 fc06 	bl	800667c <vPortExitCritical>

	/* A value is returned for calling semantic consistency with previous
	versions. */
	return pdPASS;
 8003e70:	2301      	movs	r3, #1
}
 8003e72:	4618      	mov	r0, r3
 8003e74:	3710      	adds	r7, #16
 8003e76:	46bd      	mov	sp, r7
 8003e78:	bd80      	pop	{r7, pc}
 8003e7a:	bf00      	nop
 8003e7c:	e000ed04 	.word	0xe000ed04

08003e80 <xQueueGenericCreateStatic>:
/*-----------------------------------------------------------*/

#if( configSUPPORT_STATIC_ALLOCATION == 1 )

	QueueHandle_t xQueueGenericCreateStatic( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, uint8_t *pucQueueStorage, StaticQueue_t *pxStaticQueue, const uint8_t ucQueueType )
	{
 8003e80:	b580      	push	{r7, lr}
 8003e82:	b08e      	sub	sp, #56	@ 0x38
 8003e84:	af02      	add	r7, sp, #8
 8003e86:	60f8      	str	r0, [r7, #12]
 8003e88:	60b9      	str	r1, [r7, #8]
 8003e8a:	607a      	str	r2, [r7, #4]
 8003e8c:	603b      	str	r3, [r7, #0]
	Queue_t *pxNewQueue;

		configASSERT( uxQueueLength > ( UBaseType_t ) 0 );
 8003e8e:	68fb      	ldr	r3, [r7, #12]
 8003e90:	2b00      	cmp	r3, #0
 8003e92:	d10b      	bne.n	8003eac <xQueueGenericCreateStatic+0x2c>
	__asm volatile
 8003e94:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8003e98:	f383 8811 	msr	BASEPRI, r3
 8003e9c:	f3bf 8f6f 	isb	sy
 8003ea0:	f3bf 8f4f 	dsb	sy
 8003ea4:	62bb      	str	r3, [r7, #40]	@ 0x28
}
 8003ea6:	bf00      	nop
 8003ea8:	bf00      	nop
 8003eaa:	e7fd      	b.n	8003ea8 <xQueueGenericCreateStatic+0x28>

		/* The StaticQueue_t structure and the queue storage area must be
		supplied. */
		configASSERT( pxStaticQueue != NULL );
 8003eac:	683b      	ldr	r3, [r7, #0]
 8003eae:	2b00      	cmp	r3, #0
 8003eb0:	d10b      	bne.n	8003eca <xQueueGenericCreateStatic+0x4a>
	__asm volatile
 8003eb2:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8003eb6:	f383 8811 	msr	BASEPRI, r3
 8003eba:	f3bf 8f6f 	isb	sy
 8003ebe:	f3bf 8f4f 	dsb	sy
 8003ec2:	627b      	str	r3, [r7, #36]	@ 0x24
}
 8003ec4:	bf00      	nop
 8003ec6:	bf00      	nop
 8003ec8:	e7fd      	b.n	8003ec6 <xQueueGenericCreateStatic+0x46>

		/* A queue storage area should be provided if the item size is not 0, and
		should not be provided if the item size is 0. */
		configASSERT( !( ( pucQueueStorage != NULL ) && ( uxItemSize == 0 ) ) );
 8003eca:	687b      	ldr	r3, [r7, #4]
 8003ecc:	2b00      	cmp	r3, #0
 8003ece:	d002      	beq.n	8003ed6 <xQueueGenericCreateStatic+0x56>
 8003ed0:	68bb      	ldr	r3, [r7, #8]
 8003ed2:	2b00      	cmp	r3, #0
 8003ed4:	d001      	beq.n	8003eda <xQueueGenericCreateStatic+0x5a>
 8003ed6:	2301      	movs	r3, #1
 8003ed8:	e000      	b.n	8003edc <xQueueGenericCreateStatic+0x5c>
 8003eda:	2300      	movs	r3, #0
 8003edc:	2b00      	cmp	r3, #0
 8003ede:	d10b      	bne.n	8003ef8 <xQueueGenericCreateStatic+0x78>
	__asm volatile
 8003ee0:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8003ee4:	f383 8811 	msr	BASEPRI, r3
 8003ee8:	f3bf 8f6f 	isb	sy
 8003eec:	f3bf 8f4f 	dsb	sy
 8003ef0:	623b      	str	r3, [r7, #32]
}
 8003ef2:	bf00      	nop
 8003ef4:	bf00      	nop
 8003ef6:	e7fd      	b.n	8003ef4 <xQueueGenericCreateStatic+0x74>
		configASSERT( !( ( pucQueueStorage == NULL ) && ( uxItemSize != 0 ) ) );
 8003ef8:	687b      	ldr	r3, [r7, #4]
 8003efa:	2b00      	cmp	r3, #0
 8003efc:	d102      	bne.n	8003f04 <xQueueGenericCreateStatic+0x84>
 8003efe:	68bb      	ldr	r3, [r7, #8]
 8003f00:	2b00      	cmp	r3, #0
 8003f02:	d101      	bne.n	8003f08 <xQueueGenericCreateStatic+0x88>
 8003f04:	2301      	movs	r3, #1
 8003f06:	e000      	b.n	8003f0a <xQueueGenericCreateStatic+0x8a>
 8003f08:	2300      	movs	r3, #0
 8003f0a:	2b00      	cmp	r3, #0
 8003f0c:	d10b      	bne.n	8003f26 <xQueueGenericCreateStatic+0xa6>
	__asm volatile
 8003f0e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8003f12:	f383 8811 	msr	BASEPRI, r3
 8003f16:	f3bf 8f6f 	isb	sy
 8003f1a:	f3bf 8f4f 	dsb	sy
 8003f1e:	61fb      	str	r3, [r7, #28]
}
 8003f20:	bf00      	nop
 8003f22:	bf00      	nop
 8003f24:	e7fd      	b.n	8003f22 <xQueueGenericCreateStatic+0xa2>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticQueue_t or StaticSemaphore_t equals the size of
			the real queue and semaphore structures. */
			volatile size_t xSize = sizeof( StaticQueue_t );
 8003f26:	2350      	movs	r3, #80	@ 0x50
 8003f28:	617b      	str	r3, [r7, #20]
			configASSERT( xSize == sizeof( Queue_t ) );
 8003f2a:	697b      	ldr	r3, [r7, #20]
 8003f2c:	2b50      	cmp	r3, #80	@ 0x50
 8003f2e:	d00b      	beq.n	8003f48 <xQueueGenericCreateStatic+0xc8>
	__asm volatile
 8003f30:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8003f34:	f383 8811 	msr	BASEPRI, r3
 8003f38:	f3bf 8f6f 	isb	sy
 8003f3c:	f3bf 8f4f 	dsb	sy
 8003f40:	61bb      	str	r3, [r7, #24]
}
 8003f42:	bf00      	nop
 8003f44:	bf00      	nop
 8003f46:	e7fd      	b.n	8003f44 <xQueueGenericCreateStatic+0xc4>
			( void ) xSize; /* Keeps lint quiet when configASSERT() is not defined. */
 8003f48:	697b      	ldr	r3, [r7, #20]
		#endif /* configASSERT_DEFINED */

		/* The address of a statically allocated queue was passed in, use it.
		The address of a statically allocated storage area was also passed in
		but is already set. */
		pxNewQueue = ( Queue_t * ) pxStaticQueue; /*lint !e740 !e9087 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 8003f4a:	683b      	ldr	r3, [r7, #0]
 8003f4c:	62fb      	str	r3, [r7, #44]	@ 0x2c

		if( pxNewQueue != NULL )
 8003f4e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8003f50:	2b00      	cmp	r3, #0
 8003f52:	d00d      	beq.n	8003f70 <xQueueGenericCreateStatic+0xf0>
			#if( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
			{
				/* Queues can be allocated wither statically or dynamically, so
				note this queue was allocated statically in case the queue is
				later deleted. */
				pxNewQueue->ucStaticallyAllocated = pdTRUE;
 8003f54:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8003f56:	2201      	movs	r2, #1
 8003f58:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
			}
			#endif /* configSUPPORT_DYNAMIC_ALLOCATION */

			prvInitialiseNewQueue( uxQueueLength, uxItemSize, pucQueueStorage, ucQueueType, pxNewQueue );
 8003f5c:	f897 2038 	ldrb.w	r2, [r7, #56]	@ 0x38
 8003f60:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8003f62:	9300      	str	r3, [sp, #0]
 8003f64:	4613      	mov	r3, r2
 8003f66:	687a      	ldr	r2, [r7, #4]
 8003f68:	68b9      	ldr	r1, [r7, #8]
 8003f6a:	68f8      	ldr	r0, [r7, #12]
 8003f6c:	f000 f840 	bl	8003ff0 <prvInitialiseNewQueue>
		{
			traceQUEUE_CREATE_FAILED( ucQueueType );
			mtCOVERAGE_TEST_MARKER();
		}

		return pxNewQueue;
 8003f70:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
	}
 8003f72:	4618      	mov	r0, r3
 8003f74:	3730      	adds	r7, #48	@ 0x30
 8003f76:	46bd      	mov	sp, r7
 8003f78:	bd80      	pop	{r7, pc}

08003f7a <xQueueGenericCreate>:
/*-----------------------------------------------------------*/

#if( configSUPPORT_DYNAMIC_ALLOCATION == 1 )

	QueueHandle_t xQueueGenericCreate( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, const uint8_t ucQueueType )
	{
 8003f7a:	b580      	push	{r7, lr}
 8003f7c:	b08a      	sub	sp, #40	@ 0x28
 8003f7e:	af02      	add	r7, sp, #8
 8003f80:	60f8      	str	r0, [r7, #12]
 8003f82:	60b9      	str	r1, [r7, #8]
 8003f84:	4613      	mov	r3, r2
 8003f86:	71fb      	strb	r3, [r7, #7]
	Queue_t *pxNewQueue;
	size_t xQueueSizeInBytes;
	uint8_t *pucQueueStorage;

		configASSERT( uxQueueLength > ( UBaseType_t ) 0 );
 8003f88:	68fb      	ldr	r3, [r7, #12]
 8003f8a:	2b00      	cmp	r3, #0
 8003f8c:	d10b      	bne.n	8003fa6 <xQueueGenericCreate+0x2c>
	__asm volatile
 8003f8e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8003f92:	f383 8811 	msr	BASEPRI, r3
 8003f96:	f3bf 8f6f 	isb	sy
 8003f9a:	f3bf 8f4f 	dsb	sy
 8003f9e:	613b      	str	r3, [r7, #16]
}
 8003fa0:	bf00      	nop
 8003fa2:	bf00      	nop
 8003fa4:	e7fd      	b.n	8003fa2 <xQueueGenericCreate+0x28>

		/* Allocate enough space to hold the maximum number of items that
		can be in the queue at any time.  It is valid for uxItemSize to be
		zero in the case the queue is used as a semaphore. */
		xQueueSizeInBytes = ( size_t ) ( uxQueueLength * uxItemSize ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8003fa6:	68fb      	ldr	r3, [r7, #12]
 8003fa8:	68ba      	ldr	r2, [r7, #8]
 8003faa:	fb02 f303 	mul.w	r3, r2, r3
 8003fae:	61fb      	str	r3, [r7, #28]
		alignment requirements of the Queue_t structure - which in this case
		is an int8_t *.  Therefore, whenever the stack alignment requirements
		are greater than or equal to the pointer to char requirements the cast
		is safe.  In other cases alignment requirements are not strict (one or
		two bytes). */
		pxNewQueue = ( Queue_t * ) pvPortMalloc( sizeof( Queue_t ) + xQueueSizeInBytes ); /*lint !e9087 !e9079 see comment above. */
 8003fb0:	69fb      	ldr	r3, [r7, #28]
 8003fb2:	3350      	adds	r3, #80	@ 0x50
 8003fb4:	4618      	mov	r0, r3
 8003fb6:	f002 fc51 	bl	800685c <pvPortMalloc>
 8003fba:	61b8      	str	r0, [r7, #24]

		if( pxNewQueue != NULL )
 8003fbc:	69bb      	ldr	r3, [r7, #24]
 8003fbe:	2b00      	cmp	r3, #0
 8003fc0:	d011      	beq.n	8003fe6 <xQueueGenericCreate+0x6c>
		{
			/* Jump past the queue structure to find the location of the queue
			storage area. */
			pucQueueStorage = ( uint8_t * ) pxNewQueue;
 8003fc2:	69bb      	ldr	r3, [r7, #24]
 8003fc4:	617b      	str	r3, [r7, #20]
			pucQueueStorage += sizeof( Queue_t ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 8003fc6:	697b      	ldr	r3, [r7, #20]
 8003fc8:	3350      	adds	r3, #80	@ 0x50
 8003fca:	617b      	str	r3, [r7, #20]
			#if( configSUPPORT_STATIC_ALLOCATION == 1 )
			{
				/* Queues can be created either statically or dynamically, so
				note this task was created dynamically in case it is later
				deleted. */
				pxNewQueue->ucStaticallyAllocated = pdFALSE;
 8003fcc:	69bb      	ldr	r3, [r7, #24]
 8003fce:	2200      	movs	r2, #0
 8003fd0:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
			}
			#endif /* configSUPPORT_STATIC_ALLOCATION */

			prvInitialiseNewQueue( uxQueueLength, uxItemSize, pucQueueStorage, ucQueueType, pxNewQueue );
 8003fd4:	79fa      	ldrb	r2, [r7, #7]
 8003fd6:	69bb      	ldr	r3, [r7, #24]
 8003fd8:	9300      	str	r3, [sp, #0]
 8003fda:	4613      	mov	r3, r2
 8003fdc:	697a      	ldr	r2, [r7, #20]
 8003fde:	68b9      	ldr	r1, [r7, #8]
 8003fe0:	68f8      	ldr	r0, [r7, #12]
 8003fe2:	f000 f805 	bl	8003ff0 <prvInitialiseNewQueue>
		{
			traceQUEUE_CREATE_FAILED( ucQueueType );
			mtCOVERAGE_TEST_MARKER();
		}

		return pxNewQueue;
 8003fe6:	69bb      	ldr	r3, [r7, #24]
	}
 8003fe8:	4618      	mov	r0, r3
 8003fea:	3720      	adds	r7, #32
 8003fec:	46bd      	mov	sp, r7
 8003fee:	bd80      	pop	{r7, pc}

08003ff0 <prvInitialiseNewQueue>:

#endif /* configSUPPORT_STATIC_ALLOCATION */
/*-----------------------------------------------------------*/

static void prvInitialiseNewQueue( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, uint8_t *pucQueueStorage, const uint8_t ucQueueType, Queue_t *pxNewQueue )
{
 8003ff0:	b580      	push	{r7, lr}
 8003ff2:	b084      	sub	sp, #16
 8003ff4:	af00      	add	r7, sp, #0
 8003ff6:	60f8      	str	r0, [r7, #12]
 8003ff8:	60b9      	str	r1, [r7, #8]
 8003ffa:	607a      	str	r2, [r7, #4]
 8003ffc:	70fb      	strb	r3, [r7, #3]
	/* Remove compiler warnings about unused parameters should
	configUSE_TRACE_FACILITY not be set to 1. */
	( void ) ucQueueType;

	if( uxItemSize == ( UBaseType_t ) 0 )
 8003ffe:	68bb      	ldr	r3, [r7, #8]
 8004000:	2b00      	cmp	r3, #0
 8004002:	d103      	bne.n	800400c <prvInitialiseNewQueue+0x1c>
	{
		/* No RAM was allocated for the queue storage area, but PC head cannot
		be set to NULL because NULL is used as a key to say the queue is used as
		a mutex.  Therefore just set pcHead to point to the queue as a benign
		value that is known to be within the memory map. */
		pxNewQueue->pcHead = ( int8_t * ) pxNewQueue;
 8004004:	69bb      	ldr	r3, [r7, #24]
 8004006:	69ba      	ldr	r2, [r7, #24]
 8004008:	601a      	str	r2, [r3, #0]
 800400a:	e002      	b.n	8004012 <prvInitialiseNewQueue+0x22>
	}
	else
	{
		/* Set the head to the start of the queue storage area. */
		pxNewQueue->pcHead = ( int8_t * ) pucQueueStorage;
 800400c:	69bb      	ldr	r3, [r7, #24]
 800400e:	687a      	ldr	r2, [r7, #4]
 8004010:	601a      	str	r2, [r3, #0]
	}

	/* Initialise the queue members as described where the queue type is
	defined. */
	pxNewQueue->uxLength = uxQueueLength;
 8004012:	69bb      	ldr	r3, [r7, #24]
 8004014:	68fa      	ldr	r2, [r7, #12]
 8004016:	63da      	str	r2, [r3, #60]	@ 0x3c
	pxNewQueue->uxItemSize = uxItemSize;
 8004018:	69bb      	ldr	r3, [r7, #24]
 800401a:	68ba      	ldr	r2, [r7, #8]
 800401c:	641a      	str	r2, [r3, #64]	@ 0x40
	( void ) xQueueGenericReset( pxNewQueue, pdTRUE );
 800401e:	2101      	movs	r1, #1
 8004020:	69b8      	ldr	r0, [r7, #24]
 8004022:	f7ff fec3 	bl	8003dac <xQueueGenericReset>

	#if ( configUSE_TRACE_FACILITY == 1 )
	{
		pxNewQueue->ucQueueType = ucQueueType;
 8004026:	69bb      	ldr	r3, [r7, #24]
 8004028:	78fa      	ldrb	r2, [r7, #3]
 800402a:	f883 204c 	strb.w	r2, [r3, #76]	@ 0x4c
		pxNewQueue->pxQueueSetContainer = NULL;
	}
	#endif /* configUSE_QUEUE_SETS */

	traceQUEUE_CREATE( pxNewQueue );
}
 800402e:	bf00      	nop
 8004030:	3710      	adds	r7, #16
 8004032:	46bd      	mov	sp, r7
 8004034:	bd80      	pop	{r7, pc}

08004036 <xQueueCreateCountingSemaphoreStatic>:
/*-----------------------------------------------------------*/

#if( ( configUSE_COUNTING_SEMAPHORES == 1 ) && ( configSUPPORT_STATIC_ALLOCATION == 1 ) )

	QueueHandle_t xQueueCreateCountingSemaphoreStatic( const UBaseType_t uxMaxCount, const UBaseType_t uxInitialCount, StaticQueue_t *pxStaticQueue )
	{
 8004036:	b580      	push	{r7, lr}
 8004038:	b08a      	sub	sp, #40	@ 0x28
 800403a:	af02      	add	r7, sp, #8
 800403c:	60f8      	str	r0, [r7, #12]
 800403e:	60b9      	str	r1, [r7, #8]
 8004040:	607a      	str	r2, [r7, #4]
	QueueHandle_t xHandle;

		configASSERT( uxMaxCount != 0 );
 8004042:	68fb      	ldr	r3, [r7, #12]
 8004044:	2b00      	cmp	r3, #0
 8004046:	d10b      	bne.n	8004060 <xQueueCreateCountingSemaphoreStatic+0x2a>
	__asm volatile
 8004048:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800404c:	f383 8811 	msr	BASEPRI, r3
 8004050:	f3bf 8f6f 	isb	sy
 8004054:	f3bf 8f4f 	dsb	sy
 8004058:	61bb      	str	r3, [r7, #24]
}
 800405a:	bf00      	nop
 800405c:	bf00      	nop
 800405e:	e7fd      	b.n	800405c <xQueueCreateCountingSemaphoreStatic+0x26>
		configASSERT( uxInitialCount <= uxMaxCount );
 8004060:	68ba      	ldr	r2, [r7, #8]
 8004062:	68fb      	ldr	r3, [r7, #12]
 8004064:	429a      	cmp	r2, r3
 8004066:	d90b      	bls.n	8004080 <xQueueCreateCountingSemaphoreStatic+0x4a>
	__asm volatile
 8004068:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800406c:	f383 8811 	msr	BASEPRI, r3
 8004070:	f3bf 8f6f 	isb	sy
 8004074:	f3bf 8f4f 	dsb	sy
 8004078:	617b      	str	r3, [r7, #20]
}
 800407a:	bf00      	nop
 800407c:	bf00      	nop
 800407e:	e7fd      	b.n	800407c <xQueueCreateCountingSemaphoreStatic+0x46>

		xHandle = xQueueGenericCreateStatic( uxMaxCount, queueSEMAPHORE_QUEUE_ITEM_LENGTH, NULL, pxStaticQueue, queueQUEUE_TYPE_COUNTING_SEMAPHORE );
 8004080:	2302      	movs	r3, #2
 8004082:	9300      	str	r3, [sp, #0]
 8004084:	687b      	ldr	r3, [r7, #4]
 8004086:	2200      	movs	r2, #0
 8004088:	2100      	movs	r1, #0
 800408a:	68f8      	ldr	r0, [r7, #12]
 800408c:	f7ff fef8 	bl	8003e80 <xQueueGenericCreateStatic>
 8004090:	61f8      	str	r0, [r7, #28]

		if( xHandle != NULL )
 8004092:	69fb      	ldr	r3, [r7, #28]
 8004094:	2b00      	cmp	r3, #0
 8004096:	d002      	beq.n	800409e <xQueueCreateCountingSemaphoreStatic+0x68>
		{
			( ( Queue_t * ) xHandle )->uxMessagesWaiting = uxInitialCount;
 8004098:	69fb      	ldr	r3, [r7, #28]
 800409a:	68ba      	ldr	r2, [r7, #8]
 800409c:	639a      	str	r2, [r3, #56]	@ 0x38
		else
		{
			traceCREATE_COUNTING_SEMAPHORE_FAILED();
		}

		return xHandle;
 800409e:	69fb      	ldr	r3, [r7, #28]
	}
 80040a0:	4618      	mov	r0, r3
 80040a2:	3720      	adds	r7, #32
 80040a4:	46bd      	mov	sp, r7
 80040a6:	bd80      	pop	{r7, pc}

080040a8 <xQueueCreateCountingSemaphore>:
/*-----------------------------------------------------------*/

#if( ( configUSE_COUNTING_SEMAPHORES == 1 ) && ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) )

	QueueHandle_t xQueueCreateCountingSemaphore( const UBaseType_t uxMaxCount, const UBaseType_t uxInitialCount )
	{
 80040a8:	b580      	push	{r7, lr}
 80040aa:	b086      	sub	sp, #24
 80040ac:	af00      	add	r7, sp, #0
 80040ae:	6078      	str	r0, [r7, #4]
 80040b0:	6039      	str	r1, [r7, #0]
	QueueHandle_t xHandle;

		configASSERT( uxMaxCount != 0 );
 80040b2:	687b      	ldr	r3, [r7, #4]
 80040b4:	2b00      	cmp	r3, #0
 80040b6:	d10b      	bne.n	80040d0 <xQueueCreateCountingSemaphore+0x28>
	__asm volatile
 80040b8:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80040bc:	f383 8811 	msr	BASEPRI, r3
 80040c0:	f3bf 8f6f 	isb	sy
 80040c4:	f3bf 8f4f 	dsb	sy
 80040c8:	613b      	str	r3, [r7, #16]
}
 80040ca:	bf00      	nop
 80040cc:	bf00      	nop
 80040ce:	e7fd      	b.n	80040cc <xQueueCreateCountingSemaphore+0x24>
		configASSERT( uxInitialCount <= uxMaxCount );
 80040d0:	683a      	ldr	r2, [r7, #0]
 80040d2:	687b      	ldr	r3, [r7, #4]
 80040d4:	429a      	cmp	r2, r3
 80040d6:	d90b      	bls.n	80040f0 <xQueueCreateCountingSemaphore+0x48>
	__asm volatile
 80040d8:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80040dc:	f383 8811 	msr	BASEPRI, r3
 80040e0:	f3bf 8f6f 	isb	sy
 80040e4:	f3bf 8f4f 	dsb	sy
 80040e8:	60fb      	str	r3, [r7, #12]
}
 80040ea:	bf00      	nop
 80040ec:	bf00      	nop
 80040ee:	e7fd      	b.n	80040ec <xQueueCreateCountingSemaphore+0x44>

		xHandle = xQueueGenericCreate( uxMaxCount, queueSEMAPHORE_QUEUE_ITEM_LENGTH, queueQUEUE_TYPE_COUNTING_SEMAPHORE );
 80040f0:	2202      	movs	r2, #2
 80040f2:	2100      	movs	r1, #0
 80040f4:	6878      	ldr	r0, [r7, #4]
 80040f6:	f7ff ff40 	bl	8003f7a <xQueueGenericCreate>
 80040fa:	6178      	str	r0, [r7, #20]

		if( xHandle != NULL )
 80040fc:	697b      	ldr	r3, [r7, #20]
 80040fe:	2b00      	cmp	r3, #0
 8004100:	d002      	beq.n	8004108 <xQueueCreateCountingSemaphore+0x60>
		{
			( ( Queue_t * ) xHandle )->uxMessagesWaiting = uxInitialCount;
 8004102:	697b      	ldr	r3, [r7, #20]
 8004104:	683a      	ldr	r2, [r7, #0]
 8004106:	639a      	str	r2, [r3, #56]	@ 0x38
		else
		{
			traceCREATE_COUNTING_SEMAPHORE_FAILED();
		}

		return xHandle;
 8004108:	697b      	ldr	r3, [r7, #20]
	}
 800410a:	4618      	mov	r0, r3
 800410c:	3718      	adds	r7, #24
 800410e:	46bd      	mov	sp, r7
 8004110:	bd80      	pop	{r7, pc}
	...

08004114 <xQueueGenericSend>:

#endif /* ( ( configUSE_COUNTING_SEMAPHORES == 1 ) && ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) ) */
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericSend( QueueHandle_t xQueue, const void * const pvItemToQueue, TickType_t xTicksToWait, const BaseType_t xCopyPosition )
{
 8004114:	b580      	push	{r7, lr}
 8004116:	b08e      	sub	sp, #56	@ 0x38
 8004118:	af00      	add	r7, sp, #0
 800411a:	60f8      	str	r0, [r7, #12]
 800411c:	60b9      	str	r1, [r7, #8]
 800411e:	607a      	str	r2, [r7, #4]
 8004120:	603b      	str	r3, [r7, #0]
BaseType_t xEntryTimeSet = pdFALSE, xYieldRequired;
 8004122:	2300      	movs	r3, #0
 8004124:	637b      	str	r3, [r7, #52]	@ 0x34
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 8004126:	68fb      	ldr	r3, [r7, #12]
 8004128:	633b      	str	r3, [r7, #48]	@ 0x30

	configASSERT( pxQueue );
 800412a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800412c:	2b00      	cmp	r3, #0
 800412e:	d10b      	bne.n	8004148 <xQueueGenericSend+0x34>
	__asm volatile
 8004130:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8004134:	f383 8811 	msr	BASEPRI, r3
 8004138:	f3bf 8f6f 	isb	sy
 800413c:	f3bf 8f4f 	dsb	sy
 8004140:	62bb      	str	r3, [r7, #40]	@ 0x28
}
 8004142:	bf00      	nop
 8004144:	bf00      	nop
 8004146:	e7fd      	b.n	8004144 <xQueueGenericSend+0x30>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 8004148:	68bb      	ldr	r3, [r7, #8]
 800414a:	2b00      	cmp	r3, #0
 800414c:	d103      	bne.n	8004156 <xQueueGenericSend+0x42>
 800414e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004150:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004152:	2b00      	cmp	r3, #0
 8004154:	d101      	bne.n	800415a <xQueueGenericSend+0x46>
 8004156:	2301      	movs	r3, #1
 8004158:	e000      	b.n	800415c <xQueueGenericSend+0x48>
 800415a:	2300      	movs	r3, #0
 800415c:	2b00      	cmp	r3, #0
 800415e:	d10b      	bne.n	8004178 <xQueueGenericSend+0x64>
	__asm volatile
 8004160:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8004164:	f383 8811 	msr	BASEPRI, r3
 8004168:	f3bf 8f6f 	isb	sy
 800416c:	f3bf 8f4f 	dsb	sy
 8004170:	627b      	str	r3, [r7, #36]	@ 0x24
}
 8004172:	bf00      	nop
 8004174:	bf00      	nop
 8004176:	e7fd      	b.n	8004174 <xQueueGenericSend+0x60>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 8004178:	683b      	ldr	r3, [r7, #0]
 800417a:	2b02      	cmp	r3, #2
 800417c:	d103      	bne.n	8004186 <xQueueGenericSend+0x72>
 800417e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004180:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8004182:	2b01      	cmp	r3, #1
 8004184:	d101      	bne.n	800418a <xQueueGenericSend+0x76>
 8004186:	2301      	movs	r3, #1
 8004188:	e000      	b.n	800418c <xQueueGenericSend+0x78>
 800418a:	2300      	movs	r3, #0
 800418c:	2b00      	cmp	r3, #0
 800418e:	d10b      	bne.n	80041a8 <xQueueGenericSend+0x94>
	__asm volatile
 8004190:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8004194:	f383 8811 	msr	BASEPRI, r3
 8004198:	f3bf 8f6f 	isb	sy
 800419c:	f3bf 8f4f 	dsb	sy
 80041a0:	623b      	str	r3, [r7, #32]
}
 80041a2:	bf00      	nop
 80041a4:	bf00      	nop
 80041a6:	e7fd      	b.n	80041a4 <xQueueGenericSend+0x90>
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 80041a8:	f001 fbcc 	bl	8005944 <xTaskGetSchedulerState>
 80041ac:	4603      	mov	r3, r0
 80041ae:	2b00      	cmp	r3, #0
 80041b0:	d102      	bne.n	80041b8 <xQueueGenericSend+0xa4>
 80041b2:	687b      	ldr	r3, [r7, #4]
 80041b4:	2b00      	cmp	r3, #0
 80041b6:	d101      	bne.n	80041bc <xQueueGenericSend+0xa8>
 80041b8:	2301      	movs	r3, #1
 80041ba:	e000      	b.n	80041be <xQueueGenericSend+0xaa>
 80041bc:	2300      	movs	r3, #0
 80041be:	2b00      	cmp	r3, #0
 80041c0:	d10b      	bne.n	80041da <xQueueGenericSend+0xc6>
	__asm volatile
 80041c2:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80041c6:	f383 8811 	msr	BASEPRI, r3
 80041ca:	f3bf 8f6f 	isb	sy
 80041ce:	f3bf 8f4f 	dsb	sy
 80041d2:	61fb      	str	r3, [r7, #28]
}
 80041d4:	bf00      	nop
 80041d6:	bf00      	nop
 80041d8:	e7fd      	b.n	80041d6 <xQueueGenericSend+0xc2>
	/*lint -save -e904 This function relaxes the coding standard somewhat to
	allow return statements within the function itself.  This is done in the
	interest of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 80041da:	f002 fa1d 	bl	8006618 <vPortEnterCritical>
		{
			/* Is there room on the queue now?  The running task must be the
			highest priority task wanting to access the queue.  If the head item
			in the queue is to be overwritten then it does not matter if the
			queue is full. */
			if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 80041de:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80041e0:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 80041e2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80041e4:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80041e6:	429a      	cmp	r2, r3
 80041e8:	d302      	bcc.n	80041f0 <xQueueGenericSend+0xdc>
 80041ea:	683b      	ldr	r3, [r7, #0]
 80041ec:	2b02      	cmp	r3, #2
 80041ee:	d129      	bne.n	8004244 <xQueueGenericSend+0x130>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					xYieldRequired = prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 80041f0:	683a      	ldr	r2, [r7, #0]
 80041f2:	68b9      	ldr	r1, [r7, #8]
 80041f4:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 80041f6:	f000 fbeb 	bl	80049d0 <prvCopyDataToQueue>
 80041fa:	62f8      	str	r0, [r7, #44]	@ 0x2c

					/* If there was a task waiting for data to arrive on the
					queue then unblock it now. */
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 80041fc:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80041fe:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004200:	2b00      	cmp	r3, #0
 8004202:	d010      	beq.n	8004226 <xQueueGenericSend+0x112>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 8004204:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004206:	3324      	adds	r3, #36	@ 0x24
 8004208:	4618      	mov	r0, r3
 800420a:	f001 f9d5 	bl	80055b8 <xTaskRemoveFromEventList>
 800420e:	4603      	mov	r3, r0
 8004210:	2b00      	cmp	r3, #0
 8004212:	d013      	beq.n	800423c <xQueueGenericSend+0x128>
						{
							/* The unblocked task has a priority higher than
							our own so yield immediately.  Yes it is ok to do
							this from within the critical section - the kernel
							takes care of that. */
							queueYIELD_IF_USING_PREEMPTION();
 8004214:	4b3f      	ldr	r3, [pc, #252]	@ (8004314 <xQueueGenericSend+0x200>)
 8004216:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800421a:	601a      	str	r2, [r3, #0]
 800421c:	f3bf 8f4f 	dsb	sy
 8004220:	f3bf 8f6f 	isb	sy
 8004224:	e00a      	b.n	800423c <xQueueGenericSend+0x128>
						else
						{
							mtCOVERAGE_TEST_MARKER();
						}
					}
					else if( xYieldRequired != pdFALSE )
 8004226:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8004228:	2b00      	cmp	r3, #0
 800422a:	d007      	beq.n	800423c <xQueueGenericSend+0x128>
					{
						/* This path is a special case that will only get
						executed if the task was holding multiple mutexes and
						the mutexes were given back in an order that is
						different to that in which they were taken. */
						queueYIELD_IF_USING_PREEMPTION();
 800422c:	4b39      	ldr	r3, [pc, #228]	@ (8004314 <xQueueGenericSend+0x200>)
 800422e:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8004232:	601a      	str	r2, [r3, #0]
 8004234:	f3bf 8f4f 	dsb	sy
 8004238:	f3bf 8f6f 	isb	sy
						mtCOVERAGE_TEST_MARKER();
					}
				}
				#endif /* configUSE_QUEUE_SETS */

				taskEXIT_CRITICAL();
 800423c:	f002 fa1e 	bl	800667c <vPortExitCritical>
				return pdPASS;
 8004240:	2301      	movs	r3, #1
 8004242:	e063      	b.n	800430c <xQueueGenericSend+0x1f8>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 8004244:	687b      	ldr	r3, [r7, #4]
 8004246:	2b00      	cmp	r3, #0
 8004248:	d103      	bne.n	8004252 <xQueueGenericSend+0x13e>
				{
					/* The queue was full and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
 800424a:	f002 fa17 	bl	800667c <vPortExitCritical>

					/* Return to the original privilege level before exiting
					the function. */
					traceQUEUE_SEND_FAILED( pxQueue );
					return errQUEUE_FULL;
 800424e:	2300      	movs	r3, #0
 8004250:	e05c      	b.n	800430c <xQueueGenericSend+0x1f8>
				}
				else if( xEntryTimeSet == pdFALSE )
 8004252:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8004254:	2b00      	cmp	r3, #0
 8004256:	d106      	bne.n	8004266 <xQueueGenericSend+0x152>
				{
					/* The queue was full and a block time was specified so
					configure the timeout structure. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 8004258:	f107 0314 	add.w	r3, r7, #20
 800425c:	4618      	mov	r0, r3
 800425e:	f001 fa0f 	bl	8005680 <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 8004262:	2301      	movs	r3, #1
 8004264:	637b      	str	r3, [r7, #52]	@ 0x34
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 8004266:	f002 fa09 	bl	800667c <vPortExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
 800426a:	f000 ff77 	bl	800515c <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 800426e:	f002 f9d3 	bl	8006618 <vPortEnterCritical>
 8004272:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004274:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 8004278:	b25b      	sxtb	r3, r3
 800427a:	f1b3 3fff 	cmp.w	r3, #4294967295
 800427e:	d103      	bne.n	8004288 <xQueueGenericSend+0x174>
 8004280:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004282:	2200      	movs	r2, #0
 8004284:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8004288:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800428a:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 800428e:	b25b      	sxtb	r3, r3
 8004290:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004294:	d103      	bne.n	800429e <xQueueGenericSend+0x18a>
 8004296:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004298:	2200      	movs	r2, #0
 800429a:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 800429e:	f002 f9ed 	bl	800667c <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 80042a2:	1d3a      	adds	r2, r7, #4
 80042a4:	f107 0314 	add.w	r3, r7, #20
 80042a8:	4611      	mov	r1, r2
 80042aa:	4618      	mov	r0, r3
 80042ac:	f001 f9fe 	bl	80056ac <xTaskCheckForTimeOut>
 80042b0:	4603      	mov	r3, r0
 80042b2:	2b00      	cmp	r3, #0
 80042b4:	d124      	bne.n	8004300 <xQueueGenericSend+0x1ec>
		{
			if( prvIsQueueFull( pxQueue ) != pdFALSE )
 80042b6:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 80042b8:	f000 fc82 	bl	8004bc0 <prvIsQueueFull>
 80042bc:	4603      	mov	r3, r0
 80042be:	2b00      	cmp	r3, #0
 80042c0:	d018      	beq.n	80042f4 <xQueueGenericSend+0x1e0>
			{
				traceBLOCKING_ON_QUEUE_SEND( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToSend ), xTicksToWait );
 80042c2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80042c4:	3310      	adds	r3, #16
 80042c6:	687a      	ldr	r2, [r7, #4]
 80042c8:	4611      	mov	r1, r2
 80042ca:	4618      	mov	r0, r3
 80042cc:	f001 f922 	bl	8005514 <vTaskPlaceOnEventList>
				/* Unlocking the queue means queue events can effect the
				event list.  It is possible that interrupts occurring now
				remove this task from the event list again - but as the
				scheduler is suspended the task will go onto the pending
				ready last instead of the actual ready list. */
				prvUnlockQueue( pxQueue );
 80042d0:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 80042d2:	f000 fc0d 	bl	8004af0 <prvUnlockQueue>
				/* Resuming the scheduler will move tasks from the pending
				ready list into the ready list - so it is feasible that this
				task is already in a ready list before it yields - in which
				case the yield will not cause a context switch unless there
				is also a higher priority task in the pending ready list. */
				if( xTaskResumeAll() == pdFALSE )
 80042d6:	f000 ff4f 	bl	8005178 <xTaskResumeAll>
 80042da:	4603      	mov	r3, r0
 80042dc:	2b00      	cmp	r3, #0
 80042de:	f47f af7c 	bne.w	80041da <xQueueGenericSend+0xc6>
				{
					portYIELD_WITHIN_API();
 80042e2:	4b0c      	ldr	r3, [pc, #48]	@ (8004314 <xQueueGenericSend+0x200>)
 80042e4:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 80042e8:	601a      	str	r2, [r3, #0]
 80042ea:	f3bf 8f4f 	dsb	sy
 80042ee:	f3bf 8f6f 	isb	sy
 80042f2:	e772      	b.n	80041da <xQueueGenericSend+0xc6>
				}
			}
			else
			{
				/* Try again. */
				prvUnlockQueue( pxQueue );
 80042f4:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 80042f6:	f000 fbfb 	bl	8004af0 <prvUnlockQueue>
				( void ) xTaskResumeAll();
 80042fa:	f000 ff3d 	bl	8005178 <xTaskResumeAll>
 80042fe:	e76c      	b.n	80041da <xQueueGenericSend+0xc6>
			}
		}
		else
		{
			/* The timeout has expired. */
			prvUnlockQueue( pxQueue );
 8004300:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 8004302:	f000 fbf5 	bl	8004af0 <prvUnlockQueue>
			( void ) xTaskResumeAll();
 8004306:	f000 ff37 	bl	8005178 <xTaskResumeAll>

			traceQUEUE_SEND_FAILED( pxQueue );
			return errQUEUE_FULL;
 800430a:	2300      	movs	r3, #0
		}
	} /*lint -restore */
}
 800430c:	4618      	mov	r0, r3
 800430e:	3738      	adds	r7, #56	@ 0x38
 8004310:	46bd      	mov	sp, r7
 8004312:	bd80      	pop	{r7, pc}
 8004314:	e000ed04 	.word	0xe000ed04

08004318 <xQueueGenericSendFromISR>:
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericSendFromISR( QueueHandle_t xQueue, const void * const pvItemToQueue, BaseType_t * const pxHigherPriorityTaskWoken, const BaseType_t xCopyPosition )
{
 8004318:	b580      	push	{r7, lr}
 800431a:	b090      	sub	sp, #64	@ 0x40
 800431c:	af00      	add	r7, sp, #0
 800431e:	60f8      	str	r0, [r7, #12]
 8004320:	60b9      	str	r1, [r7, #8]
 8004322:	607a      	str	r2, [r7, #4]
 8004324:	603b      	str	r3, [r7, #0]
BaseType_t xReturn;
UBaseType_t uxSavedInterruptStatus;
Queue_t * const pxQueue = xQueue;
 8004326:	68fb      	ldr	r3, [r7, #12]
 8004328:	63bb      	str	r3, [r7, #56]	@ 0x38

	configASSERT( pxQueue );
 800432a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800432c:	2b00      	cmp	r3, #0
 800432e:	d10b      	bne.n	8004348 <xQueueGenericSendFromISR+0x30>
	__asm volatile
 8004330:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8004334:	f383 8811 	msr	BASEPRI, r3
 8004338:	f3bf 8f6f 	isb	sy
 800433c:	f3bf 8f4f 	dsb	sy
 8004340:	62bb      	str	r3, [r7, #40]	@ 0x28
}
 8004342:	bf00      	nop
 8004344:	bf00      	nop
 8004346:	e7fd      	b.n	8004344 <xQueueGenericSendFromISR+0x2c>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 8004348:	68bb      	ldr	r3, [r7, #8]
 800434a:	2b00      	cmp	r3, #0
 800434c:	d103      	bne.n	8004356 <xQueueGenericSendFromISR+0x3e>
 800434e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8004350:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004352:	2b00      	cmp	r3, #0
 8004354:	d101      	bne.n	800435a <xQueueGenericSendFromISR+0x42>
 8004356:	2301      	movs	r3, #1
 8004358:	e000      	b.n	800435c <xQueueGenericSendFromISR+0x44>
 800435a:	2300      	movs	r3, #0
 800435c:	2b00      	cmp	r3, #0
 800435e:	d10b      	bne.n	8004378 <xQueueGenericSendFromISR+0x60>
	__asm volatile
 8004360:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8004364:	f383 8811 	msr	BASEPRI, r3
 8004368:	f3bf 8f6f 	isb	sy
 800436c:	f3bf 8f4f 	dsb	sy
 8004370:	627b      	str	r3, [r7, #36]	@ 0x24
}
 8004372:	bf00      	nop
 8004374:	bf00      	nop
 8004376:	e7fd      	b.n	8004374 <xQueueGenericSendFromISR+0x5c>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 8004378:	683b      	ldr	r3, [r7, #0]
 800437a:	2b02      	cmp	r3, #2
 800437c:	d103      	bne.n	8004386 <xQueueGenericSendFromISR+0x6e>
 800437e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8004380:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8004382:	2b01      	cmp	r3, #1
 8004384:	d101      	bne.n	800438a <xQueueGenericSendFromISR+0x72>
 8004386:	2301      	movs	r3, #1
 8004388:	e000      	b.n	800438c <xQueueGenericSendFromISR+0x74>
 800438a:	2300      	movs	r3, #0
 800438c:	2b00      	cmp	r3, #0
 800438e:	d10b      	bne.n	80043a8 <xQueueGenericSendFromISR+0x90>
	__asm volatile
 8004390:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8004394:	f383 8811 	msr	BASEPRI, r3
 8004398:	f3bf 8f6f 	isb	sy
 800439c:	f3bf 8f4f 	dsb	sy
 80043a0:	623b      	str	r3, [r7, #32]
}
 80043a2:	bf00      	nop
 80043a4:	bf00      	nop
 80043a6:	e7fd      	b.n	80043a4 <xQueueGenericSendFromISR+0x8c>
	that have been assigned a priority at or (logically) below the maximum
	system call	interrupt priority.  FreeRTOS maintains a separate interrupt
	safe API to ensure interrupt entry is as fast and as simple as possible.
	More information (albeit Cortex-M specific) is provided on the following
	link: http://www.freertos.org/RTOS-Cortex-M3-M4.html */
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 80043a8:	f002 fa16 	bl	80067d8 <vPortValidateInterruptPriority>

portFORCE_INLINE static uint32_t ulPortRaiseBASEPRI( void )
{
uint32_t ulOriginalBASEPRI, ulNewBASEPRI;

	__asm volatile
 80043ac:	f3ef 8211 	mrs	r2, BASEPRI
 80043b0:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80043b4:	f383 8811 	msr	BASEPRI, r3
 80043b8:	f3bf 8f6f 	isb	sy
 80043bc:	f3bf 8f4f 	dsb	sy
 80043c0:	61fa      	str	r2, [r7, #28]
 80043c2:	61bb      	str	r3, [r7, #24]
		:"=r" (ulOriginalBASEPRI), "=r" (ulNewBASEPRI) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
	);

	/* This return will not be reached but is necessary to prevent compiler
	warnings. */
	return ulOriginalBASEPRI;
 80043c4:	69fb      	ldr	r3, [r7, #28]
	/* Similar to xQueueGenericSend, except without blocking if there is no room
	in the queue.  Also don't directly wake a task that was blocked on a queue
	read, instead return a flag to say whether a context switch is required or
	not (i.e. has a task with a higher priority than us been woken by this
	post). */
	uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
 80043c6:	637b      	str	r3, [r7, #52]	@ 0x34
	{
		if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 80043c8:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80043ca:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 80043cc:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80043ce:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80043d0:	429a      	cmp	r2, r3
 80043d2:	d302      	bcc.n	80043da <xQueueGenericSendFromISR+0xc2>
 80043d4:	683b      	ldr	r3, [r7, #0]
 80043d6:	2b02      	cmp	r3, #2
 80043d8:	d12f      	bne.n	800443a <xQueueGenericSendFromISR+0x122>
		{
			const int8_t cTxLock = pxQueue->cTxLock;
 80043da:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80043dc:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 80043e0:	f887 3033 	strb.w	r3, [r7, #51]	@ 0x33
			const UBaseType_t uxPreviousMessagesWaiting = pxQueue->uxMessagesWaiting;
 80043e4:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80043e6:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80043e8:	62fb      	str	r3, [r7, #44]	@ 0x2c
			/* Semaphores use xQueueGiveFromISR(), so pxQueue will not be a
			semaphore or mutex.  That means prvCopyDataToQueue() cannot result
			in a task disinheriting a priority and prvCopyDataToQueue() can be
			called here even though the disinherit function does not check if
			the scheduler is suspended before accessing the ready lists. */
			( void ) prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 80043ea:	683a      	ldr	r2, [r7, #0]
 80043ec:	68b9      	ldr	r1, [r7, #8]
 80043ee:	6bb8      	ldr	r0, [r7, #56]	@ 0x38
 80043f0:	f000 faee 	bl	80049d0 <prvCopyDataToQueue>

			/* The event list is not altered if the queue is locked.  This will
			be done when the queue is unlocked later. */
			if( cTxLock == queueUNLOCKED )
 80043f4:	f997 3033 	ldrsb.w	r3, [r7, #51]	@ 0x33
 80043f8:	f1b3 3fff 	cmp.w	r3, #4294967295
 80043fc:	d112      	bne.n	8004424 <xQueueGenericSendFromISR+0x10c>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 80043fe:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8004400:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004402:	2b00      	cmp	r3, #0
 8004404:	d016      	beq.n	8004434 <xQueueGenericSendFromISR+0x11c>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 8004406:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8004408:	3324      	adds	r3, #36	@ 0x24
 800440a:	4618      	mov	r0, r3
 800440c:	f001 f8d4 	bl	80055b8 <xTaskRemoveFromEventList>
 8004410:	4603      	mov	r3, r0
 8004412:	2b00      	cmp	r3, #0
 8004414:	d00e      	beq.n	8004434 <xQueueGenericSendFromISR+0x11c>
						{
							/* The task waiting has a higher priority so record that a
							context	switch is required. */
							if( pxHigherPriorityTaskWoken != NULL )
 8004416:	687b      	ldr	r3, [r7, #4]
 8004418:	2b00      	cmp	r3, #0
 800441a:	d00b      	beq.n	8004434 <xQueueGenericSendFromISR+0x11c>
							{
								*pxHigherPriorityTaskWoken = pdTRUE;
 800441c:	687b      	ldr	r3, [r7, #4]
 800441e:	2201      	movs	r2, #1
 8004420:	601a      	str	r2, [r3, #0]
 8004422:	e007      	b.n	8004434 <xQueueGenericSendFromISR+0x11c>
			}
			else
			{
				/* Increment the lock count so the task that unlocks the queue
				knows that data was posted while it was locked. */
				pxQueue->cTxLock = ( int8_t ) ( cTxLock + 1 );
 8004424:	f897 3033 	ldrb.w	r3, [r7, #51]	@ 0x33
 8004428:	3301      	adds	r3, #1
 800442a:	b2db      	uxtb	r3, r3
 800442c:	b25a      	sxtb	r2, r3
 800442e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8004430:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
			}

			xReturn = pdPASS;
 8004434:	2301      	movs	r3, #1
 8004436:	63fb      	str	r3, [r7, #60]	@ 0x3c
		{
 8004438:	e001      	b.n	800443e <xQueueGenericSendFromISR+0x126>
		}
		else
		{
			traceQUEUE_SEND_FROM_ISR_FAILED( pxQueue );
			xReturn = errQUEUE_FULL;
 800443a:	2300      	movs	r3, #0
 800443c:	63fb      	str	r3, [r7, #60]	@ 0x3c
 800443e:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8004440:	617b      	str	r3, [r7, #20]
}
/*-----------------------------------------------------------*/

portFORCE_INLINE static void vPortSetBASEPRI( uint32_t ulNewMaskValue )
{
	__asm volatile
 8004442:	697b      	ldr	r3, [r7, #20]
 8004444:	f383 8811 	msr	BASEPRI, r3
	(
		"	msr basepri, %0	" :: "r" ( ulNewMaskValue ) : "memory"
	);
}
 8004448:	bf00      	nop
		}
	}
	portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

	return xReturn;
 800444a:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
}
 800444c:	4618      	mov	r0, r3
 800444e:	3740      	adds	r7, #64	@ 0x40
 8004450:	46bd      	mov	sp, r7
 8004452:	bd80      	pop	{r7, pc}

08004454 <xQueueGiveFromISR>:
/*-----------------------------------------------------------*/

BaseType_t xQueueGiveFromISR( QueueHandle_t xQueue, BaseType_t * const pxHigherPriorityTaskWoken )
{
 8004454:	b580      	push	{r7, lr}
 8004456:	b08e      	sub	sp, #56	@ 0x38
 8004458:	af00      	add	r7, sp, #0
 800445a:	6078      	str	r0, [r7, #4]
 800445c:	6039      	str	r1, [r7, #0]
BaseType_t xReturn;
UBaseType_t uxSavedInterruptStatus;
Queue_t * const pxQueue = xQueue;
 800445e:	687b      	ldr	r3, [r7, #4]
 8004460:	633b      	str	r3, [r7, #48]	@ 0x30
	item size is 0.  Don't directly wake a task that was blocked on a queue
	read, instead return a flag to say whether a context switch is required or
	not (i.e. has a task with a higher priority than us been woken by this
	post). */

	configASSERT( pxQueue );
 8004462:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004464:	2b00      	cmp	r3, #0
 8004466:	d10b      	bne.n	8004480 <xQueueGiveFromISR+0x2c>
	__asm volatile
 8004468:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800446c:	f383 8811 	msr	BASEPRI, r3
 8004470:	f3bf 8f6f 	isb	sy
 8004474:	f3bf 8f4f 	dsb	sy
 8004478:	623b      	str	r3, [r7, #32]
}
 800447a:	bf00      	nop
 800447c:	bf00      	nop
 800447e:	e7fd      	b.n	800447c <xQueueGiveFromISR+0x28>

	/* xQueueGenericSendFromISR() should be used instead of xQueueGiveFromISR()
	if the item size is not 0. */
	configASSERT( pxQueue->uxItemSize == 0 );
 8004480:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004482:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004484:	2b00      	cmp	r3, #0
 8004486:	d00b      	beq.n	80044a0 <xQueueGiveFromISR+0x4c>
	__asm volatile
 8004488:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800448c:	f383 8811 	msr	BASEPRI, r3
 8004490:	f3bf 8f6f 	isb	sy
 8004494:	f3bf 8f4f 	dsb	sy
 8004498:	61fb      	str	r3, [r7, #28]
}
 800449a:	bf00      	nop
 800449c:	bf00      	nop
 800449e:	e7fd      	b.n	800449c <xQueueGiveFromISR+0x48>

	/* Normally a mutex would not be given from an interrupt, especially if
	there is a mutex holder, as priority inheritance makes no sense for an
	interrupts, only tasks. */
	configASSERT( !( ( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX ) && ( pxQueue->u.xSemaphore.xMutexHolder != NULL ) ) );
 80044a0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80044a2:	681b      	ldr	r3, [r3, #0]
 80044a4:	2b00      	cmp	r3, #0
 80044a6:	d103      	bne.n	80044b0 <xQueueGiveFromISR+0x5c>
 80044a8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80044aa:	689b      	ldr	r3, [r3, #8]
 80044ac:	2b00      	cmp	r3, #0
 80044ae:	d101      	bne.n	80044b4 <xQueueGiveFromISR+0x60>
 80044b0:	2301      	movs	r3, #1
 80044b2:	e000      	b.n	80044b6 <xQueueGiveFromISR+0x62>
 80044b4:	2300      	movs	r3, #0
 80044b6:	2b00      	cmp	r3, #0
 80044b8:	d10b      	bne.n	80044d2 <xQueueGiveFromISR+0x7e>
	__asm volatile
 80044ba:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80044be:	f383 8811 	msr	BASEPRI, r3
 80044c2:	f3bf 8f6f 	isb	sy
 80044c6:	f3bf 8f4f 	dsb	sy
 80044ca:	61bb      	str	r3, [r7, #24]
}
 80044cc:	bf00      	nop
 80044ce:	bf00      	nop
 80044d0:	e7fd      	b.n	80044ce <xQueueGiveFromISR+0x7a>
	that have been assigned a priority at or (logically) below the maximum
	system call	interrupt priority.  FreeRTOS maintains a separate interrupt
	safe API to ensure interrupt entry is as fast and as simple as possible.
	More information (albeit Cortex-M specific) is provided on the following
	link: http://www.freertos.org/RTOS-Cortex-M3-M4.html */
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 80044d2:	f002 f981 	bl	80067d8 <vPortValidateInterruptPriority>
	__asm volatile
 80044d6:	f3ef 8211 	mrs	r2, BASEPRI
 80044da:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80044de:	f383 8811 	msr	BASEPRI, r3
 80044e2:	f3bf 8f6f 	isb	sy
 80044e6:	f3bf 8f4f 	dsb	sy
 80044ea:	617a      	str	r2, [r7, #20]
 80044ec:	613b      	str	r3, [r7, #16]
	return ulOriginalBASEPRI;
 80044ee:	697b      	ldr	r3, [r7, #20]

	uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
 80044f0:	62fb      	str	r3, [r7, #44]	@ 0x2c
	{
		const UBaseType_t uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 80044f2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80044f4:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80044f6:	62bb      	str	r3, [r7, #40]	@ 0x28

		/* When the queue is used to implement a semaphore no data is ever
		moved through the queue but it is still valid to see if the queue 'has
		space'. */
		if( uxMessagesWaiting < pxQueue->uxLength )
 80044f8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80044fa:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80044fc:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 80044fe:	429a      	cmp	r2, r3
 8004500:	d22b      	bcs.n	800455a <xQueueGiveFromISR+0x106>
		{
			const int8_t cTxLock = pxQueue->cTxLock;
 8004502:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004504:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 8004508:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
			holder - and if there is a mutex holder then the mutex cannot be
			given from an ISR.  As this is the ISR version of the function it
			can be assumed there is no mutex holder and no need to determine if
			priority disinheritance is needed.  Simply increase the count of
			messages (semaphores) available. */
			pxQueue->uxMessagesWaiting = uxMessagesWaiting + ( UBaseType_t ) 1;
 800450c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800450e:	1c5a      	adds	r2, r3, #1
 8004510:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004512:	639a      	str	r2, [r3, #56]	@ 0x38

			/* The event list is not altered if the queue is locked.  This will
			be done when the queue is unlocked later. */
			if( cTxLock == queueUNLOCKED )
 8004514:	f997 3027 	ldrsb.w	r3, [r7, #39]	@ 0x27
 8004518:	f1b3 3fff 	cmp.w	r3, #4294967295
 800451c:	d112      	bne.n	8004544 <xQueueGiveFromISR+0xf0>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 800451e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004520:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004522:	2b00      	cmp	r3, #0
 8004524:	d016      	beq.n	8004554 <xQueueGiveFromISR+0x100>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 8004526:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004528:	3324      	adds	r3, #36	@ 0x24
 800452a:	4618      	mov	r0, r3
 800452c:	f001 f844 	bl	80055b8 <xTaskRemoveFromEventList>
 8004530:	4603      	mov	r3, r0
 8004532:	2b00      	cmp	r3, #0
 8004534:	d00e      	beq.n	8004554 <xQueueGiveFromISR+0x100>
						{
							/* The task waiting has a higher priority so record that a
							context	switch is required. */
							if( pxHigherPriorityTaskWoken != NULL )
 8004536:	683b      	ldr	r3, [r7, #0]
 8004538:	2b00      	cmp	r3, #0
 800453a:	d00b      	beq.n	8004554 <xQueueGiveFromISR+0x100>
							{
								*pxHigherPriorityTaskWoken = pdTRUE;
 800453c:	683b      	ldr	r3, [r7, #0]
 800453e:	2201      	movs	r2, #1
 8004540:	601a      	str	r2, [r3, #0]
 8004542:	e007      	b.n	8004554 <xQueueGiveFromISR+0x100>
			}
			else
			{
				/* Increment the lock count so the task that unlocks the queue
				knows that data was posted while it was locked. */
				pxQueue->cTxLock = ( int8_t ) ( cTxLock + 1 );
 8004544:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8004548:	3301      	adds	r3, #1
 800454a:	b2db      	uxtb	r3, r3
 800454c:	b25a      	sxtb	r2, r3
 800454e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004550:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
			}

			xReturn = pdPASS;
 8004554:	2301      	movs	r3, #1
 8004556:	637b      	str	r3, [r7, #52]	@ 0x34
 8004558:	e001      	b.n	800455e <xQueueGiveFromISR+0x10a>
		}
		else
		{
			traceQUEUE_SEND_FROM_ISR_FAILED( pxQueue );
			xReturn = errQUEUE_FULL;
 800455a:	2300      	movs	r3, #0
 800455c:	637b      	str	r3, [r7, #52]	@ 0x34
 800455e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8004560:	60fb      	str	r3, [r7, #12]
	__asm volatile
 8004562:	68fb      	ldr	r3, [r7, #12]
 8004564:	f383 8811 	msr	BASEPRI, r3
}
 8004568:	bf00      	nop
		}
	}
	portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

	return xReturn;
 800456a:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
}
 800456c:	4618      	mov	r0, r3
 800456e:	3738      	adds	r7, #56	@ 0x38
 8004570:	46bd      	mov	sp, r7
 8004572:	bd80      	pop	{r7, pc}

08004574 <xQueueReceive>:
/*-----------------------------------------------------------*/

BaseType_t xQueueReceive( QueueHandle_t xQueue, void * const pvBuffer, TickType_t xTicksToWait )
{
 8004574:	b580      	push	{r7, lr}
 8004576:	b08c      	sub	sp, #48	@ 0x30
 8004578:	af00      	add	r7, sp, #0
 800457a:	60f8      	str	r0, [r7, #12]
 800457c:	60b9      	str	r1, [r7, #8]
 800457e:	607a      	str	r2, [r7, #4]
BaseType_t xEntryTimeSet = pdFALSE;
 8004580:	2300      	movs	r3, #0
 8004582:	62fb      	str	r3, [r7, #44]	@ 0x2c
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 8004584:	68fb      	ldr	r3, [r7, #12]
 8004586:	62bb      	str	r3, [r7, #40]	@ 0x28

	/* Check the pointer is not NULL. */
	configASSERT( ( pxQueue ) );
 8004588:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800458a:	2b00      	cmp	r3, #0
 800458c:	d10b      	bne.n	80045a6 <xQueueReceive+0x32>
	__asm volatile
 800458e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8004592:	f383 8811 	msr	BASEPRI, r3
 8004596:	f3bf 8f6f 	isb	sy
 800459a:	f3bf 8f4f 	dsb	sy
 800459e:	623b      	str	r3, [r7, #32]
}
 80045a0:	bf00      	nop
 80045a2:	bf00      	nop
 80045a4:	e7fd      	b.n	80045a2 <xQueueReceive+0x2e>

	/* The buffer into which data is received can only be NULL if the data size
	is zero (so no data is copied into the buffer. */
	configASSERT( !( ( ( pvBuffer ) == NULL ) && ( ( pxQueue )->uxItemSize != ( UBaseType_t ) 0U ) ) );
 80045a6:	68bb      	ldr	r3, [r7, #8]
 80045a8:	2b00      	cmp	r3, #0
 80045aa:	d103      	bne.n	80045b4 <xQueueReceive+0x40>
 80045ac:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80045ae:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80045b0:	2b00      	cmp	r3, #0
 80045b2:	d101      	bne.n	80045b8 <xQueueReceive+0x44>
 80045b4:	2301      	movs	r3, #1
 80045b6:	e000      	b.n	80045ba <xQueueReceive+0x46>
 80045b8:	2300      	movs	r3, #0
 80045ba:	2b00      	cmp	r3, #0
 80045bc:	d10b      	bne.n	80045d6 <xQueueReceive+0x62>
	__asm volatile
 80045be:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80045c2:	f383 8811 	msr	BASEPRI, r3
 80045c6:	f3bf 8f6f 	isb	sy
 80045ca:	f3bf 8f4f 	dsb	sy
 80045ce:	61fb      	str	r3, [r7, #28]
}
 80045d0:	bf00      	nop
 80045d2:	bf00      	nop
 80045d4:	e7fd      	b.n	80045d2 <xQueueReceive+0x5e>

	/* Cannot block if the scheduler is suspended. */
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 80045d6:	f001 f9b5 	bl	8005944 <xTaskGetSchedulerState>
 80045da:	4603      	mov	r3, r0
 80045dc:	2b00      	cmp	r3, #0
 80045de:	d102      	bne.n	80045e6 <xQueueReceive+0x72>
 80045e0:	687b      	ldr	r3, [r7, #4]
 80045e2:	2b00      	cmp	r3, #0
 80045e4:	d101      	bne.n	80045ea <xQueueReceive+0x76>
 80045e6:	2301      	movs	r3, #1
 80045e8:	e000      	b.n	80045ec <xQueueReceive+0x78>
 80045ea:	2300      	movs	r3, #0
 80045ec:	2b00      	cmp	r3, #0
 80045ee:	d10b      	bne.n	8004608 <xQueueReceive+0x94>
	__asm volatile
 80045f0:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80045f4:	f383 8811 	msr	BASEPRI, r3
 80045f8:	f3bf 8f6f 	isb	sy
 80045fc:	f3bf 8f4f 	dsb	sy
 8004600:	61bb      	str	r3, [r7, #24]
}
 8004602:	bf00      	nop
 8004604:	bf00      	nop
 8004606:	e7fd      	b.n	8004604 <xQueueReceive+0x90>
	/*lint -save -e904  This function relaxes the coding standard somewhat to
	allow return statements within the function itself.  This is done in the
	interest of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 8004608:	f002 f806 	bl	8006618 <vPortEnterCritical>
		{
			const UBaseType_t uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 800460c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800460e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004610:	627b      	str	r3, [r7, #36]	@ 0x24

			/* Is there data in the queue now?  To be running the calling task
			must be the highest priority task wanting to access the queue. */
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 8004612:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004614:	2b00      	cmp	r3, #0
 8004616:	d01f      	beq.n	8004658 <xQueueReceive+0xe4>
			{
				/* Data available, remove one item. */
				prvCopyDataFromQueue( pxQueue, pvBuffer );
 8004618:	68b9      	ldr	r1, [r7, #8]
 800461a:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 800461c:	f000 fa42 	bl	8004aa4 <prvCopyDataFromQueue>
				traceQUEUE_RECEIVE( pxQueue );
				pxQueue->uxMessagesWaiting = uxMessagesWaiting - ( UBaseType_t ) 1;
 8004620:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004622:	1e5a      	subs	r2, r3, #1
 8004624:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004626:	639a      	str	r2, [r3, #56]	@ 0x38

				/* There is now space in the queue, were any tasks waiting to
				post to the queue?  If so, unblock the highest priority waiting
				task. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8004628:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800462a:	691b      	ldr	r3, [r3, #16]
 800462c:	2b00      	cmp	r3, #0
 800462e:	d00f      	beq.n	8004650 <xQueueReceive+0xdc>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8004630:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004632:	3310      	adds	r3, #16
 8004634:	4618      	mov	r0, r3
 8004636:	f000 ffbf 	bl	80055b8 <xTaskRemoveFromEventList>
 800463a:	4603      	mov	r3, r0
 800463c:	2b00      	cmp	r3, #0
 800463e:	d007      	beq.n	8004650 <xQueueReceive+0xdc>
					{
						queueYIELD_IF_USING_PREEMPTION();
 8004640:	4b3c      	ldr	r3, [pc, #240]	@ (8004734 <xQueueReceive+0x1c0>)
 8004642:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8004646:	601a      	str	r2, [r3, #0]
 8004648:	f3bf 8f4f 	dsb	sy
 800464c:	f3bf 8f6f 	isb	sy
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				taskEXIT_CRITICAL();
 8004650:	f002 f814 	bl	800667c <vPortExitCritical>
				return pdPASS;
 8004654:	2301      	movs	r3, #1
 8004656:	e069      	b.n	800472c <xQueueReceive+0x1b8>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 8004658:	687b      	ldr	r3, [r7, #4]
 800465a:	2b00      	cmp	r3, #0
 800465c:	d103      	bne.n	8004666 <xQueueReceive+0xf2>
				{
					/* The queue was empty and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
 800465e:	f002 f80d 	bl	800667c <vPortExitCritical>
					traceQUEUE_RECEIVE_FAILED( pxQueue );
					return errQUEUE_EMPTY;
 8004662:	2300      	movs	r3, #0
 8004664:	e062      	b.n	800472c <xQueueReceive+0x1b8>
				}
				else if( xEntryTimeSet == pdFALSE )
 8004666:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8004668:	2b00      	cmp	r3, #0
 800466a:	d106      	bne.n	800467a <xQueueReceive+0x106>
				{
					/* The queue was empty and a block time was specified so
					configure the timeout structure. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 800466c:	f107 0310 	add.w	r3, r7, #16
 8004670:	4618      	mov	r0, r3
 8004672:	f001 f805 	bl	8005680 <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 8004676:	2301      	movs	r3, #1
 8004678:	62fb      	str	r3, [r7, #44]	@ 0x2c
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 800467a:	f001 ffff 	bl	800667c <vPortExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
 800467e:	f000 fd6d 	bl	800515c <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 8004682:	f001 ffc9 	bl	8006618 <vPortEnterCritical>
 8004686:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004688:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 800468c:	b25b      	sxtb	r3, r3
 800468e:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004692:	d103      	bne.n	800469c <xQueueReceive+0x128>
 8004694:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004696:	2200      	movs	r2, #0
 8004698:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 800469c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800469e:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 80046a2:	b25b      	sxtb	r3, r3
 80046a4:	f1b3 3fff 	cmp.w	r3, #4294967295
 80046a8:	d103      	bne.n	80046b2 <xQueueReceive+0x13e>
 80046aa:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80046ac:	2200      	movs	r2, #0
 80046ae:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 80046b2:	f001 ffe3 	bl	800667c <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 80046b6:	1d3a      	adds	r2, r7, #4
 80046b8:	f107 0310 	add.w	r3, r7, #16
 80046bc:	4611      	mov	r1, r2
 80046be:	4618      	mov	r0, r3
 80046c0:	f000 fff4 	bl	80056ac <xTaskCheckForTimeOut>
 80046c4:	4603      	mov	r3, r0
 80046c6:	2b00      	cmp	r3, #0
 80046c8:	d123      	bne.n	8004712 <xQueueReceive+0x19e>
		{
			/* The timeout has not expired.  If the queue is still empty place
			the task on the list of tasks waiting to receive from the queue. */
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 80046ca:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 80046cc:	f000 fa62 	bl	8004b94 <prvIsQueueEmpty>
 80046d0:	4603      	mov	r3, r0
 80046d2:	2b00      	cmp	r3, #0
 80046d4:	d017      	beq.n	8004706 <xQueueReceive+0x192>
			{
				traceBLOCKING_ON_QUEUE_RECEIVE( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait );
 80046d6:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80046d8:	3324      	adds	r3, #36	@ 0x24
 80046da:	687a      	ldr	r2, [r7, #4]
 80046dc:	4611      	mov	r1, r2
 80046de:	4618      	mov	r0, r3
 80046e0:	f000 ff18 	bl	8005514 <vTaskPlaceOnEventList>
				prvUnlockQueue( pxQueue );
 80046e4:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 80046e6:	f000 fa03 	bl	8004af0 <prvUnlockQueue>
				if( xTaskResumeAll() == pdFALSE )
 80046ea:	f000 fd45 	bl	8005178 <xTaskResumeAll>
 80046ee:	4603      	mov	r3, r0
 80046f0:	2b00      	cmp	r3, #0
 80046f2:	d189      	bne.n	8004608 <xQueueReceive+0x94>
				{
					portYIELD_WITHIN_API();
 80046f4:	4b0f      	ldr	r3, [pc, #60]	@ (8004734 <xQueueReceive+0x1c0>)
 80046f6:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 80046fa:	601a      	str	r2, [r3, #0]
 80046fc:	f3bf 8f4f 	dsb	sy
 8004700:	f3bf 8f6f 	isb	sy
 8004704:	e780      	b.n	8004608 <xQueueReceive+0x94>
			}
			else
			{
				/* The queue contains data again.  Loop back to try and read the
				data. */
				prvUnlockQueue( pxQueue );
 8004706:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8004708:	f000 f9f2 	bl	8004af0 <prvUnlockQueue>
				( void ) xTaskResumeAll();
 800470c:	f000 fd34 	bl	8005178 <xTaskResumeAll>
 8004710:	e77a      	b.n	8004608 <xQueueReceive+0x94>
		}
		else
		{
			/* Timed out.  If there is no data in the queue exit, otherwise loop
			back and attempt to read the data. */
			prvUnlockQueue( pxQueue );
 8004712:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8004714:	f000 f9ec 	bl	8004af0 <prvUnlockQueue>
			( void ) xTaskResumeAll();
 8004718:	f000 fd2e 	bl	8005178 <xTaskResumeAll>

			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 800471c:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 800471e:	f000 fa39 	bl	8004b94 <prvIsQueueEmpty>
 8004722:	4603      	mov	r3, r0
 8004724:	2b00      	cmp	r3, #0
 8004726:	f43f af6f 	beq.w	8004608 <xQueueReceive+0x94>
			{
				traceQUEUE_RECEIVE_FAILED( pxQueue );
				return errQUEUE_EMPTY;
 800472a:	2300      	movs	r3, #0
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	} /*lint -restore */
}
 800472c:	4618      	mov	r0, r3
 800472e:	3730      	adds	r7, #48	@ 0x30
 8004730:	46bd      	mov	sp, r7
 8004732:	bd80      	pop	{r7, pc}
 8004734:	e000ed04 	.word	0xe000ed04

08004738 <xQueueSemaphoreTake>:
/*-----------------------------------------------------------*/

BaseType_t xQueueSemaphoreTake( QueueHandle_t xQueue, TickType_t xTicksToWait )
{
 8004738:	b580      	push	{r7, lr}
 800473a:	b08e      	sub	sp, #56	@ 0x38
 800473c:	af00      	add	r7, sp, #0
 800473e:	6078      	str	r0, [r7, #4]
 8004740:	6039      	str	r1, [r7, #0]
BaseType_t xEntryTimeSet = pdFALSE;
 8004742:	2300      	movs	r3, #0
 8004744:	637b      	str	r3, [r7, #52]	@ 0x34
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 8004746:	687b      	ldr	r3, [r7, #4]
 8004748:	62fb      	str	r3, [r7, #44]	@ 0x2c

#if( configUSE_MUTEXES == 1 )
	BaseType_t xInheritanceOccurred = pdFALSE;
 800474a:	2300      	movs	r3, #0
 800474c:	633b      	str	r3, [r7, #48]	@ 0x30
#endif

	/* Check the queue pointer is not NULL. */
	configASSERT( ( pxQueue ) );
 800474e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8004750:	2b00      	cmp	r3, #0
 8004752:	d10b      	bne.n	800476c <xQueueSemaphoreTake+0x34>
	__asm volatile
 8004754:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8004758:	f383 8811 	msr	BASEPRI, r3
 800475c:	f3bf 8f6f 	isb	sy
 8004760:	f3bf 8f4f 	dsb	sy
 8004764:	623b      	str	r3, [r7, #32]
}
 8004766:	bf00      	nop
 8004768:	bf00      	nop
 800476a:	e7fd      	b.n	8004768 <xQueueSemaphoreTake+0x30>

	/* Check this really is a semaphore, in which case the item size will be
	0. */
	configASSERT( pxQueue->uxItemSize == 0 );
 800476c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800476e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004770:	2b00      	cmp	r3, #0
 8004772:	d00b      	beq.n	800478c <xQueueSemaphoreTake+0x54>
	__asm volatile
 8004774:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8004778:	f383 8811 	msr	BASEPRI, r3
 800477c:	f3bf 8f6f 	isb	sy
 8004780:	f3bf 8f4f 	dsb	sy
 8004784:	61fb      	str	r3, [r7, #28]
}
 8004786:	bf00      	nop
 8004788:	bf00      	nop
 800478a:	e7fd      	b.n	8004788 <xQueueSemaphoreTake+0x50>

	/* Cannot block if the scheduler is suspended. */
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 800478c:	f001 f8da 	bl	8005944 <xTaskGetSchedulerState>
 8004790:	4603      	mov	r3, r0
 8004792:	2b00      	cmp	r3, #0
 8004794:	d102      	bne.n	800479c <xQueueSemaphoreTake+0x64>
 8004796:	683b      	ldr	r3, [r7, #0]
 8004798:	2b00      	cmp	r3, #0
 800479a:	d101      	bne.n	80047a0 <xQueueSemaphoreTake+0x68>
 800479c:	2301      	movs	r3, #1
 800479e:	e000      	b.n	80047a2 <xQueueSemaphoreTake+0x6a>
 80047a0:	2300      	movs	r3, #0
 80047a2:	2b00      	cmp	r3, #0
 80047a4:	d10b      	bne.n	80047be <xQueueSemaphoreTake+0x86>
	__asm volatile
 80047a6:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80047aa:	f383 8811 	msr	BASEPRI, r3
 80047ae:	f3bf 8f6f 	isb	sy
 80047b2:	f3bf 8f4f 	dsb	sy
 80047b6:	61bb      	str	r3, [r7, #24]
}
 80047b8:	bf00      	nop
 80047ba:	bf00      	nop
 80047bc:	e7fd      	b.n	80047ba <xQueueSemaphoreTake+0x82>
	/*lint -save -e904 This function relaxes the coding standard somewhat to allow return
	statements within the function itself.  This is done in the interest
	of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 80047be:	f001 ff2b 	bl	8006618 <vPortEnterCritical>
		{
			/* Semaphores are queues with an item size of 0, and where the
			number of messages in the queue is the semaphore's count value. */
			const UBaseType_t uxSemaphoreCount = pxQueue->uxMessagesWaiting;
 80047c2:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80047c4:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80047c6:	62bb      	str	r3, [r7, #40]	@ 0x28

			/* Is there data in the queue now?  To be running the calling task
			must be the highest priority task wanting to access the queue. */
			if( uxSemaphoreCount > ( UBaseType_t ) 0 )
 80047c8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80047ca:	2b00      	cmp	r3, #0
 80047cc:	d024      	beq.n	8004818 <xQueueSemaphoreTake+0xe0>
			{
				traceQUEUE_RECEIVE( pxQueue );

				/* Semaphores are queues with a data size of zero and where the
				messages waiting is the semaphore's count.  Reduce the count. */
				pxQueue->uxMessagesWaiting = uxSemaphoreCount - ( UBaseType_t ) 1;
 80047ce:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80047d0:	1e5a      	subs	r2, r3, #1
 80047d2:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80047d4:	639a      	str	r2, [r3, #56]	@ 0x38

				#if ( configUSE_MUTEXES == 1 )
				{
					if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 80047d6:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80047d8:	681b      	ldr	r3, [r3, #0]
 80047da:	2b00      	cmp	r3, #0
 80047dc:	d104      	bne.n	80047e8 <xQueueSemaphoreTake+0xb0>
					{
						/* Record the information required to implement
						priority inheritance should it become necessary. */
						pxQueue->u.xSemaphore.xMutexHolder = pvTaskIncrementMutexHeldCount();
 80047de:	f001 fa2b 	bl	8005c38 <pvTaskIncrementMutexHeldCount>
 80047e2:	4602      	mov	r2, r0
 80047e4:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80047e6:	609a      	str	r2, [r3, #8]
				}
				#endif /* configUSE_MUTEXES */

				/* Check to see if other tasks are blocked waiting to give the
				semaphore, and if so, unblock the highest priority such task. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 80047e8:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80047ea:	691b      	ldr	r3, [r3, #16]
 80047ec:	2b00      	cmp	r3, #0
 80047ee:	d00f      	beq.n	8004810 <xQueueSemaphoreTake+0xd8>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 80047f0:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80047f2:	3310      	adds	r3, #16
 80047f4:	4618      	mov	r0, r3
 80047f6:	f000 fedf 	bl	80055b8 <xTaskRemoveFromEventList>
 80047fa:	4603      	mov	r3, r0
 80047fc:	2b00      	cmp	r3, #0
 80047fe:	d007      	beq.n	8004810 <xQueueSemaphoreTake+0xd8>
					{
						queueYIELD_IF_USING_PREEMPTION();
 8004800:	4b54      	ldr	r3, [pc, #336]	@ (8004954 <xQueueSemaphoreTake+0x21c>)
 8004802:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8004806:	601a      	str	r2, [r3, #0]
 8004808:	f3bf 8f4f 	dsb	sy
 800480c:	f3bf 8f6f 	isb	sy
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				taskEXIT_CRITICAL();
 8004810:	f001 ff34 	bl	800667c <vPortExitCritical>
				return pdPASS;
 8004814:	2301      	movs	r3, #1
 8004816:	e098      	b.n	800494a <xQueueSemaphoreTake+0x212>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 8004818:	683b      	ldr	r3, [r7, #0]
 800481a:	2b00      	cmp	r3, #0
 800481c:	d112      	bne.n	8004844 <xQueueSemaphoreTake+0x10c>
					/* For inheritance to have occurred there must have been an
					initial timeout, and an adjusted timeout cannot become 0, as
					if it were 0 the function would have exited. */
					#if( configUSE_MUTEXES == 1 )
					{
						configASSERT( xInheritanceOccurred == pdFALSE );
 800481e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004820:	2b00      	cmp	r3, #0
 8004822:	d00b      	beq.n	800483c <xQueueSemaphoreTake+0x104>
	__asm volatile
 8004824:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8004828:	f383 8811 	msr	BASEPRI, r3
 800482c:	f3bf 8f6f 	isb	sy
 8004830:	f3bf 8f4f 	dsb	sy
 8004834:	617b      	str	r3, [r7, #20]
}
 8004836:	bf00      	nop
 8004838:	bf00      	nop
 800483a:	e7fd      	b.n	8004838 <xQueueSemaphoreTake+0x100>
					}
					#endif /* configUSE_MUTEXES */

					/* The semaphore count was 0 and no block time is specified
					(or the block time has expired) so exit now. */
					taskEXIT_CRITICAL();
 800483c:	f001 ff1e 	bl	800667c <vPortExitCritical>
					traceQUEUE_RECEIVE_FAILED( pxQueue );
					return errQUEUE_EMPTY;
 8004840:	2300      	movs	r3, #0
 8004842:	e082      	b.n	800494a <xQueueSemaphoreTake+0x212>
				}
				else if( xEntryTimeSet == pdFALSE )
 8004844:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8004846:	2b00      	cmp	r3, #0
 8004848:	d106      	bne.n	8004858 <xQueueSemaphoreTake+0x120>
				{
					/* The semaphore count was 0 and a block time was specified
					so configure the timeout structure ready to block. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 800484a:	f107 030c 	add.w	r3, r7, #12
 800484e:	4618      	mov	r0, r3
 8004850:	f000 ff16 	bl	8005680 <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 8004854:	2301      	movs	r3, #1
 8004856:	637b      	str	r3, [r7, #52]	@ 0x34
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 8004858:	f001 ff10 	bl	800667c <vPortExitCritical>

		/* Interrupts and other tasks can give to and take from the semaphore
		now the critical section has been exited. */

		vTaskSuspendAll();
 800485c:	f000 fc7e 	bl	800515c <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 8004860:	f001 feda 	bl	8006618 <vPortEnterCritical>
 8004864:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8004866:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 800486a:	b25b      	sxtb	r3, r3
 800486c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004870:	d103      	bne.n	800487a <xQueueSemaphoreTake+0x142>
 8004872:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8004874:	2200      	movs	r2, #0
 8004876:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 800487a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800487c:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 8004880:	b25b      	sxtb	r3, r3
 8004882:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004886:	d103      	bne.n	8004890 <xQueueSemaphoreTake+0x158>
 8004888:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800488a:	2200      	movs	r2, #0
 800488c:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 8004890:	f001 fef4 	bl	800667c <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 8004894:	463a      	mov	r2, r7
 8004896:	f107 030c 	add.w	r3, r7, #12
 800489a:	4611      	mov	r1, r2
 800489c:	4618      	mov	r0, r3
 800489e:	f000 ff05 	bl	80056ac <xTaskCheckForTimeOut>
 80048a2:	4603      	mov	r3, r0
 80048a4:	2b00      	cmp	r3, #0
 80048a6:	d132      	bne.n	800490e <xQueueSemaphoreTake+0x1d6>
		{
			/* A block time is specified and not expired.  If the semaphore
			count is 0 then enter the Blocked state to wait for a semaphore to
			become available.  As semaphores are implemented with queues the
			queue being empty is equivalent to the semaphore count being 0. */
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 80048a8:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 80048aa:	f000 f973 	bl	8004b94 <prvIsQueueEmpty>
 80048ae:	4603      	mov	r3, r0
 80048b0:	2b00      	cmp	r3, #0
 80048b2:	d026      	beq.n	8004902 <xQueueSemaphoreTake+0x1ca>
			{
				traceBLOCKING_ON_QUEUE_RECEIVE( pxQueue );

				#if ( configUSE_MUTEXES == 1 )
				{
					if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 80048b4:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80048b6:	681b      	ldr	r3, [r3, #0]
 80048b8:	2b00      	cmp	r3, #0
 80048ba:	d109      	bne.n	80048d0 <xQueueSemaphoreTake+0x198>
					{
						taskENTER_CRITICAL();
 80048bc:	f001 feac 	bl	8006618 <vPortEnterCritical>
						{
							xInheritanceOccurred = xTaskPriorityInherit( pxQueue->u.xSemaphore.xMutexHolder );
 80048c0:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80048c2:	689b      	ldr	r3, [r3, #8]
 80048c4:	4618      	mov	r0, r3
 80048c6:	f001 f85b 	bl	8005980 <xTaskPriorityInherit>
 80048ca:	6338      	str	r0, [r7, #48]	@ 0x30
						}
						taskEXIT_CRITICAL();
 80048cc:	f001 fed6 	bl	800667c <vPortExitCritical>
						mtCOVERAGE_TEST_MARKER();
					}
				}
				#endif

				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait );
 80048d0:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80048d2:	3324      	adds	r3, #36	@ 0x24
 80048d4:	683a      	ldr	r2, [r7, #0]
 80048d6:	4611      	mov	r1, r2
 80048d8:	4618      	mov	r0, r3
 80048da:	f000 fe1b 	bl	8005514 <vTaskPlaceOnEventList>
				prvUnlockQueue( pxQueue );
 80048de:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 80048e0:	f000 f906 	bl	8004af0 <prvUnlockQueue>
				if( xTaskResumeAll() == pdFALSE )
 80048e4:	f000 fc48 	bl	8005178 <xTaskResumeAll>
 80048e8:	4603      	mov	r3, r0
 80048ea:	2b00      	cmp	r3, #0
 80048ec:	f47f af67 	bne.w	80047be <xQueueSemaphoreTake+0x86>
				{
					portYIELD_WITHIN_API();
 80048f0:	4b18      	ldr	r3, [pc, #96]	@ (8004954 <xQueueSemaphoreTake+0x21c>)
 80048f2:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 80048f6:	601a      	str	r2, [r3, #0]
 80048f8:	f3bf 8f4f 	dsb	sy
 80048fc:	f3bf 8f6f 	isb	sy
 8004900:	e75d      	b.n	80047be <xQueueSemaphoreTake+0x86>
			}
			else
			{
				/* There was no timeout and the semaphore count was not 0, so
				attempt to take the semaphore again. */
				prvUnlockQueue( pxQueue );
 8004902:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 8004904:	f000 f8f4 	bl	8004af0 <prvUnlockQueue>
				( void ) xTaskResumeAll();
 8004908:	f000 fc36 	bl	8005178 <xTaskResumeAll>
 800490c:	e757      	b.n	80047be <xQueueSemaphoreTake+0x86>
			}
		}
		else
		{
			/* Timed out. */
			prvUnlockQueue( pxQueue );
 800490e:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 8004910:	f000 f8ee 	bl	8004af0 <prvUnlockQueue>
			( void ) xTaskResumeAll();
 8004914:	f000 fc30 	bl	8005178 <xTaskResumeAll>

			/* If the semaphore count is 0 exit now as the timeout has
			expired.  Otherwise return to attempt to take the semaphore that is
			known to be available.  As semaphores are implemented by queues the
			queue being empty is equivalent to the semaphore count being 0. */
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 8004918:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 800491a:	f000 f93b 	bl	8004b94 <prvIsQueueEmpty>
 800491e:	4603      	mov	r3, r0
 8004920:	2b00      	cmp	r3, #0
 8004922:	f43f af4c 	beq.w	80047be <xQueueSemaphoreTake+0x86>
				#if ( configUSE_MUTEXES == 1 )
				{
					/* xInheritanceOccurred could only have be set if
					pxQueue->uxQueueType == queueQUEUE_IS_MUTEX so no need to
					test the mutex type again to check it is actually a mutex. */
					if( xInheritanceOccurred != pdFALSE )
 8004926:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004928:	2b00      	cmp	r3, #0
 800492a:	d00d      	beq.n	8004948 <xQueueSemaphoreTake+0x210>
					{
						taskENTER_CRITICAL();
 800492c:	f001 fe74 	bl	8006618 <vPortEnterCritical>
							/* This task blocking on the mutex caused another
							task to inherit this task's priority.  Now this task
							has timed out the priority should be disinherited
							again, but only as low as the next highest priority
							task that is waiting for the same mutex. */
							uxHighestWaitingPriority = prvGetDisinheritPriorityAfterTimeout( pxQueue );
 8004930:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 8004932:	f000 f835 	bl	80049a0 <prvGetDisinheritPriorityAfterTimeout>
 8004936:	6278      	str	r0, [r7, #36]	@ 0x24
							vTaskPriorityDisinheritAfterTimeout( pxQueue->u.xSemaphore.xMutexHolder, uxHighestWaitingPriority );
 8004938:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800493a:	689b      	ldr	r3, [r3, #8]
 800493c:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 800493e:	4618      	mov	r0, r3
 8004940:	f001 f8f6 	bl	8005b30 <vTaskPriorityDisinheritAfterTimeout>
						}
						taskEXIT_CRITICAL();
 8004944:	f001 fe9a 	bl	800667c <vPortExitCritical>
					}
				}
				#endif /* configUSE_MUTEXES */

				traceQUEUE_RECEIVE_FAILED( pxQueue );
				return errQUEUE_EMPTY;
 8004948:	2300      	movs	r3, #0
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	} /*lint -restore */
}
 800494a:	4618      	mov	r0, r3
 800494c:	3738      	adds	r7, #56	@ 0x38
 800494e:	46bd      	mov	sp, r7
 8004950:	bd80      	pop	{r7, pc}
 8004952:	bf00      	nop
 8004954:	e000ed04 	.word	0xe000ed04

08004958 <vQueueDelete>:
	return uxReturn;
} /*lint !e818 Pointer cannot be declared const as xQueue is a typedef not pointer. */
/*-----------------------------------------------------------*/

void vQueueDelete( QueueHandle_t xQueue )
{
 8004958:	b580      	push	{r7, lr}
 800495a:	b084      	sub	sp, #16
 800495c:	af00      	add	r7, sp, #0
 800495e:	6078      	str	r0, [r7, #4]
Queue_t * const pxQueue = xQueue;
 8004960:	687b      	ldr	r3, [r7, #4]
 8004962:	60fb      	str	r3, [r7, #12]

	configASSERT( pxQueue );
 8004964:	68fb      	ldr	r3, [r7, #12]
 8004966:	2b00      	cmp	r3, #0
 8004968:	d10b      	bne.n	8004982 <vQueueDelete+0x2a>
	__asm volatile
 800496a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800496e:	f383 8811 	msr	BASEPRI, r3
 8004972:	f3bf 8f6f 	isb	sy
 8004976:	f3bf 8f4f 	dsb	sy
 800497a:	60bb      	str	r3, [r7, #8]
}
 800497c:	bf00      	nop
 800497e:	bf00      	nop
 8004980:	e7fd      	b.n	800497e <vQueueDelete+0x26>
	traceQUEUE_DELETE( pxQueue );

	#if ( configQUEUE_REGISTRY_SIZE > 0 )
	{
		vQueueUnregisterQueue( pxQueue );
 8004982:	68f8      	ldr	r0, [r7, #12]
 8004984:	f000 f95e 	bl	8004c44 <vQueueUnregisterQueue>
	}
	#elif( ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) && ( configSUPPORT_STATIC_ALLOCATION == 1 ) )
	{
		/* The queue could have been allocated statically or dynamically, so
		check before attempting to free the memory. */
		if( pxQueue->ucStaticallyAllocated == ( uint8_t ) pdFALSE )
 8004988:	68fb      	ldr	r3, [r7, #12]
 800498a:	f893 3046 	ldrb.w	r3, [r3, #70]	@ 0x46
 800498e:	2b00      	cmp	r3, #0
 8004990:	d102      	bne.n	8004998 <vQueueDelete+0x40>
		{
			vPortFree( pxQueue );
 8004992:	68f8      	ldr	r0, [r7, #12]
 8004994:	f002 f830 	bl	80069f8 <vPortFree>
		/* The queue must have been statically allocated, so is not going to be
		deleted.  Avoid compiler warnings about the unused parameter. */
		( void ) pxQueue;
	}
	#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
}
 8004998:	bf00      	nop
 800499a:	3710      	adds	r7, #16
 800499c:	46bd      	mov	sp, r7
 800499e:	bd80      	pop	{r7, pc}

080049a0 <prvGetDisinheritPriorityAfterTimeout>:
/*-----------------------------------------------------------*/

#if( configUSE_MUTEXES == 1 )

	static UBaseType_t prvGetDisinheritPriorityAfterTimeout( const Queue_t * const pxQueue )
	{
 80049a0:	b480      	push	{r7}
 80049a2:	b085      	sub	sp, #20
 80049a4:	af00      	add	r7, sp, #0
 80049a6:	6078      	str	r0, [r7, #4]
		priority, but the waiting task times out, then the holder should
		disinherit the priority - but only down to the highest priority of any
		other tasks that are waiting for the same mutex.  For this purpose,
		return the priority of the highest priority task that is waiting for the
		mutex. */
		if( listCURRENT_LIST_LENGTH( &( pxQueue->xTasksWaitingToReceive ) ) > 0U )
 80049a8:	687b      	ldr	r3, [r7, #4]
 80049aa:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80049ac:	2b00      	cmp	r3, #0
 80049ae:	d006      	beq.n	80049be <prvGetDisinheritPriorityAfterTimeout+0x1e>
		{
			uxHighestPriorityOfWaitingTasks = ( UBaseType_t ) configMAX_PRIORITIES - ( UBaseType_t ) listGET_ITEM_VALUE_OF_HEAD_ENTRY( &( pxQueue->xTasksWaitingToReceive ) );
 80049b0:	687b      	ldr	r3, [r7, #4]
 80049b2:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80049b4:	681b      	ldr	r3, [r3, #0]
 80049b6:	f1c3 0338 	rsb	r3, r3, #56	@ 0x38
 80049ba:	60fb      	str	r3, [r7, #12]
 80049bc:	e001      	b.n	80049c2 <prvGetDisinheritPriorityAfterTimeout+0x22>
		}
		else
		{
			uxHighestPriorityOfWaitingTasks = tskIDLE_PRIORITY;
 80049be:	2300      	movs	r3, #0
 80049c0:	60fb      	str	r3, [r7, #12]
		}

		return uxHighestPriorityOfWaitingTasks;
 80049c2:	68fb      	ldr	r3, [r7, #12]
	}
 80049c4:	4618      	mov	r0, r3
 80049c6:	3714      	adds	r7, #20
 80049c8:	46bd      	mov	sp, r7
 80049ca:	f85d 7b04 	ldr.w	r7, [sp], #4
 80049ce:	4770      	bx	lr

080049d0 <prvCopyDataToQueue>:

#endif /* configUSE_MUTEXES */
/*-----------------------------------------------------------*/

static BaseType_t prvCopyDataToQueue( Queue_t * const pxQueue, const void *pvItemToQueue, const BaseType_t xPosition )
{
 80049d0:	b580      	push	{r7, lr}
 80049d2:	b086      	sub	sp, #24
 80049d4:	af00      	add	r7, sp, #0
 80049d6:	60f8      	str	r0, [r7, #12]
 80049d8:	60b9      	str	r1, [r7, #8]
 80049da:	607a      	str	r2, [r7, #4]
BaseType_t xReturn = pdFALSE;
 80049dc:	2300      	movs	r3, #0
 80049de:	617b      	str	r3, [r7, #20]
UBaseType_t uxMessagesWaiting;

	/* This function is called from a critical section. */

	uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 80049e0:	68fb      	ldr	r3, [r7, #12]
 80049e2:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80049e4:	613b      	str	r3, [r7, #16]

	if( pxQueue->uxItemSize == ( UBaseType_t ) 0 )
 80049e6:	68fb      	ldr	r3, [r7, #12]
 80049e8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80049ea:	2b00      	cmp	r3, #0
 80049ec:	d10d      	bne.n	8004a0a <prvCopyDataToQueue+0x3a>
	{
		#if ( configUSE_MUTEXES == 1 )
		{
			if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 80049ee:	68fb      	ldr	r3, [r7, #12]
 80049f0:	681b      	ldr	r3, [r3, #0]
 80049f2:	2b00      	cmp	r3, #0
 80049f4:	d14d      	bne.n	8004a92 <prvCopyDataToQueue+0xc2>
			{
				/* The mutex is no longer being held. */
				xReturn = xTaskPriorityDisinherit( pxQueue->u.xSemaphore.xMutexHolder );
 80049f6:	68fb      	ldr	r3, [r7, #12]
 80049f8:	689b      	ldr	r3, [r3, #8]
 80049fa:	4618      	mov	r0, r3
 80049fc:	f001 f828 	bl	8005a50 <xTaskPriorityDisinherit>
 8004a00:	6178      	str	r0, [r7, #20]
				pxQueue->u.xSemaphore.xMutexHolder = NULL;
 8004a02:	68fb      	ldr	r3, [r7, #12]
 8004a04:	2200      	movs	r2, #0
 8004a06:	609a      	str	r2, [r3, #8]
 8004a08:	e043      	b.n	8004a92 <prvCopyDataToQueue+0xc2>
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configUSE_MUTEXES */
	}
	else if( xPosition == queueSEND_TO_BACK )
 8004a0a:	687b      	ldr	r3, [r7, #4]
 8004a0c:	2b00      	cmp	r3, #0
 8004a0e:	d119      	bne.n	8004a44 <prvCopyDataToQueue+0x74>
	{
		( void ) memcpy( ( void * ) pxQueue->pcWriteTo, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 !e9087 MISRA exception as the casts are only redundant for some ports, plus previous logic ensures a null pointer can only be passed to memcpy() if the copy size is 0.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes. */
 8004a10:	68fb      	ldr	r3, [r7, #12]
 8004a12:	6858      	ldr	r0, [r3, #4]
 8004a14:	68fb      	ldr	r3, [r7, #12]
 8004a16:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004a18:	461a      	mov	r2, r3
 8004a1a:	68b9      	ldr	r1, [r7, #8]
 8004a1c:	f002 fafd 	bl	800701a <memcpy>
		pxQueue->pcWriteTo += pxQueue->uxItemSize; /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 8004a20:	68fb      	ldr	r3, [r7, #12]
 8004a22:	685a      	ldr	r2, [r3, #4]
 8004a24:	68fb      	ldr	r3, [r7, #12]
 8004a26:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004a28:	441a      	add	r2, r3
 8004a2a:	68fb      	ldr	r3, [r7, #12]
 8004a2c:	605a      	str	r2, [r3, #4]
		if( pxQueue->pcWriteTo >= pxQueue->u.xQueue.pcTail ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 8004a2e:	68fb      	ldr	r3, [r7, #12]
 8004a30:	685a      	ldr	r2, [r3, #4]
 8004a32:	68fb      	ldr	r3, [r7, #12]
 8004a34:	689b      	ldr	r3, [r3, #8]
 8004a36:	429a      	cmp	r2, r3
 8004a38:	d32b      	bcc.n	8004a92 <prvCopyDataToQueue+0xc2>
		{
			pxQueue->pcWriteTo = pxQueue->pcHead;
 8004a3a:	68fb      	ldr	r3, [r7, #12]
 8004a3c:	681a      	ldr	r2, [r3, #0]
 8004a3e:	68fb      	ldr	r3, [r7, #12]
 8004a40:	605a      	str	r2, [r3, #4]
 8004a42:	e026      	b.n	8004a92 <prvCopyDataToQueue+0xc2>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	else
	{
		( void ) memcpy( ( void * ) pxQueue->u.xQueue.pcReadFrom, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e9087 !e418 MISRA exception as the casts are only redundant for some ports.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes.  Assert checks null pointer only used when length is 0. */
 8004a44:	68fb      	ldr	r3, [r7, #12]
 8004a46:	68d8      	ldr	r0, [r3, #12]
 8004a48:	68fb      	ldr	r3, [r7, #12]
 8004a4a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004a4c:	461a      	mov	r2, r3
 8004a4e:	68b9      	ldr	r1, [r7, #8]
 8004a50:	f002 fae3 	bl	800701a <memcpy>
		pxQueue->u.xQueue.pcReadFrom -= pxQueue->uxItemSize;
 8004a54:	68fb      	ldr	r3, [r7, #12]
 8004a56:	68da      	ldr	r2, [r3, #12]
 8004a58:	68fb      	ldr	r3, [r7, #12]
 8004a5a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004a5c:	425b      	negs	r3, r3
 8004a5e:	441a      	add	r2, r3
 8004a60:	68fb      	ldr	r3, [r7, #12]
 8004a62:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.xQueue.pcReadFrom < pxQueue->pcHead ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 8004a64:	68fb      	ldr	r3, [r7, #12]
 8004a66:	68da      	ldr	r2, [r3, #12]
 8004a68:	68fb      	ldr	r3, [r7, #12]
 8004a6a:	681b      	ldr	r3, [r3, #0]
 8004a6c:	429a      	cmp	r2, r3
 8004a6e:	d207      	bcs.n	8004a80 <prvCopyDataToQueue+0xb0>
		{
			pxQueue->u.xQueue.pcReadFrom = ( pxQueue->u.xQueue.pcTail - pxQueue->uxItemSize );
 8004a70:	68fb      	ldr	r3, [r7, #12]
 8004a72:	689a      	ldr	r2, [r3, #8]
 8004a74:	68fb      	ldr	r3, [r7, #12]
 8004a76:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004a78:	425b      	negs	r3, r3
 8004a7a:	441a      	add	r2, r3
 8004a7c:	68fb      	ldr	r3, [r7, #12]
 8004a7e:	60da      	str	r2, [r3, #12]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		if( xPosition == queueOVERWRITE )
 8004a80:	687b      	ldr	r3, [r7, #4]
 8004a82:	2b02      	cmp	r3, #2
 8004a84:	d105      	bne.n	8004a92 <prvCopyDataToQueue+0xc2>
		{
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 8004a86:	693b      	ldr	r3, [r7, #16]
 8004a88:	2b00      	cmp	r3, #0
 8004a8a:	d002      	beq.n	8004a92 <prvCopyDataToQueue+0xc2>
			{
				/* An item is not being added but overwritten, so subtract
				one from the recorded number of items in the queue so when
				one is added again below the number of recorded items remains
				correct. */
				--uxMessagesWaiting;
 8004a8c:	693b      	ldr	r3, [r7, #16]
 8004a8e:	3b01      	subs	r3, #1
 8004a90:	613b      	str	r3, [r7, #16]
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}

	pxQueue->uxMessagesWaiting = uxMessagesWaiting + ( UBaseType_t ) 1;
 8004a92:	693b      	ldr	r3, [r7, #16]
 8004a94:	1c5a      	adds	r2, r3, #1
 8004a96:	68fb      	ldr	r3, [r7, #12]
 8004a98:	639a      	str	r2, [r3, #56]	@ 0x38

	return xReturn;
 8004a9a:	697b      	ldr	r3, [r7, #20]
}
 8004a9c:	4618      	mov	r0, r3
 8004a9e:	3718      	adds	r7, #24
 8004aa0:	46bd      	mov	sp, r7
 8004aa2:	bd80      	pop	{r7, pc}

08004aa4 <prvCopyDataFromQueue>:
/*-----------------------------------------------------------*/

static void prvCopyDataFromQueue( Queue_t * const pxQueue, void * const pvBuffer )
{
 8004aa4:	b580      	push	{r7, lr}
 8004aa6:	b082      	sub	sp, #8
 8004aa8:	af00      	add	r7, sp, #0
 8004aaa:	6078      	str	r0, [r7, #4]
 8004aac:	6039      	str	r1, [r7, #0]
	if( pxQueue->uxItemSize != ( UBaseType_t ) 0 )
 8004aae:	687b      	ldr	r3, [r7, #4]
 8004ab0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004ab2:	2b00      	cmp	r3, #0
 8004ab4:	d018      	beq.n	8004ae8 <prvCopyDataFromQueue+0x44>
	{
		pxQueue->u.xQueue.pcReadFrom += pxQueue->uxItemSize; /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 8004ab6:	687b      	ldr	r3, [r7, #4]
 8004ab8:	68da      	ldr	r2, [r3, #12]
 8004aba:	687b      	ldr	r3, [r7, #4]
 8004abc:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004abe:	441a      	add	r2, r3
 8004ac0:	687b      	ldr	r3, [r7, #4]
 8004ac2:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.xQueue.pcReadFrom >= pxQueue->u.xQueue.pcTail ) /*lint !e946 MISRA exception justified as use of the relational operator is the cleanest solutions. */
 8004ac4:	687b      	ldr	r3, [r7, #4]
 8004ac6:	68da      	ldr	r2, [r3, #12]
 8004ac8:	687b      	ldr	r3, [r7, #4]
 8004aca:	689b      	ldr	r3, [r3, #8]
 8004acc:	429a      	cmp	r2, r3
 8004ace:	d303      	bcc.n	8004ad8 <prvCopyDataFromQueue+0x34>
		{
			pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead;
 8004ad0:	687b      	ldr	r3, [r7, #4]
 8004ad2:	681a      	ldr	r2, [r3, #0]
 8004ad4:	687b      	ldr	r3, [r7, #4]
 8004ad6:	60da      	str	r2, [r3, #12]
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
		( void ) memcpy( ( void * ) pvBuffer, ( void * ) pxQueue->u.xQueue.pcReadFrom, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 !e9087 MISRA exception as the casts are only redundant for some ports.  Also previous logic ensures a null pointer can only be passed to memcpy() when the count is 0.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes. */
 8004ad8:	687b      	ldr	r3, [r7, #4]
 8004ada:	68d9      	ldr	r1, [r3, #12]
 8004adc:	687b      	ldr	r3, [r7, #4]
 8004ade:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004ae0:	461a      	mov	r2, r3
 8004ae2:	6838      	ldr	r0, [r7, #0]
 8004ae4:	f002 fa99 	bl	800701a <memcpy>
	}
}
 8004ae8:	bf00      	nop
 8004aea:	3708      	adds	r7, #8
 8004aec:	46bd      	mov	sp, r7
 8004aee:	bd80      	pop	{r7, pc}

08004af0 <prvUnlockQueue>:
/*-----------------------------------------------------------*/

static void prvUnlockQueue( Queue_t * const pxQueue )
{
 8004af0:	b580      	push	{r7, lr}
 8004af2:	b084      	sub	sp, #16
 8004af4:	af00      	add	r7, sp, #0
 8004af6:	6078      	str	r0, [r7, #4]

	/* The lock counts contains the number of extra data items placed or
	removed from the queue while the queue was locked.  When a queue is
	locked items can be added or removed, but the event lists cannot be
	updated. */
	taskENTER_CRITICAL();
 8004af8:	f001 fd8e 	bl	8006618 <vPortEnterCritical>
	{
		int8_t cTxLock = pxQueue->cTxLock;
 8004afc:	687b      	ldr	r3, [r7, #4]
 8004afe:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 8004b02:	73fb      	strb	r3, [r7, #15]

		/* See if data was added to the queue while it was locked. */
		while( cTxLock > queueLOCKED_UNMODIFIED )
 8004b04:	e011      	b.n	8004b2a <prvUnlockQueue+0x3a>
			}
			#else /* configUSE_QUEUE_SETS */
			{
				/* Tasks that are removed from the event list will get added to
				the pending ready list as the scheduler is still suspended. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 8004b06:	687b      	ldr	r3, [r7, #4]
 8004b08:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004b0a:	2b00      	cmp	r3, #0
 8004b0c:	d012      	beq.n	8004b34 <prvUnlockQueue+0x44>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 8004b0e:	687b      	ldr	r3, [r7, #4]
 8004b10:	3324      	adds	r3, #36	@ 0x24
 8004b12:	4618      	mov	r0, r3
 8004b14:	f000 fd50 	bl	80055b8 <xTaskRemoveFromEventList>
 8004b18:	4603      	mov	r3, r0
 8004b1a:	2b00      	cmp	r3, #0
 8004b1c:	d001      	beq.n	8004b22 <prvUnlockQueue+0x32>
					{
						/* The task waiting has a higher priority so record that
						a context switch is required. */
						vTaskMissedYield();
 8004b1e:	f000 fe29 	bl	8005774 <vTaskMissedYield>
					break;
				}
			}
			#endif /* configUSE_QUEUE_SETS */

			--cTxLock;
 8004b22:	7bfb      	ldrb	r3, [r7, #15]
 8004b24:	3b01      	subs	r3, #1
 8004b26:	b2db      	uxtb	r3, r3
 8004b28:	73fb      	strb	r3, [r7, #15]
		while( cTxLock > queueLOCKED_UNMODIFIED )
 8004b2a:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8004b2e:	2b00      	cmp	r3, #0
 8004b30:	dce9      	bgt.n	8004b06 <prvUnlockQueue+0x16>
 8004b32:	e000      	b.n	8004b36 <prvUnlockQueue+0x46>
					break;
 8004b34:	bf00      	nop
		}

		pxQueue->cTxLock = queueUNLOCKED;
 8004b36:	687b      	ldr	r3, [r7, #4]
 8004b38:	22ff      	movs	r2, #255	@ 0xff
 8004b3a:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
	}
	taskEXIT_CRITICAL();
 8004b3e:	f001 fd9d 	bl	800667c <vPortExitCritical>

	/* Do the same for the Rx lock. */
	taskENTER_CRITICAL();
 8004b42:	f001 fd69 	bl	8006618 <vPortEnterCritical>
	{
		int8_t cRxLock = pxQueue->cRxLock;
 8004b46:	687b      	ldr	r3, [r7, #4]
 8004b48:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 8004b4c:	73bb      	strb	r3, [r7, #14]

		while( cRxLock > queueLOCKED_UNMODIFIED )
 8004b4e:	e011      	b.n	8004b74 <prvUnlockQueue+0x84>
		{
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8004b50:	687b      	ldr	r3, [r7, #4]
 8004b52:	691b      	ldr	r3, [r3, #16]
 8004b54:	2b00      	cmp	r3, #0
 8004b56:	d012      	beq.n	8004b7e <prvUnlockQueue+0x8e>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8004b58:	687b      	ldr	r3, [r7, #4]
 8004b5a:	3310      	adds	r3, #16
 8004b5c:	4618      	mov	r0, r3
 8004b5e:	f000 fd2b 	bl	80055b8 <xTaskRemoveFromEventList>
 8004b62:	4603      	mov	r3, r0
 8004b64:	2b00      	cmp	r3, #0
 8004b66:	d001      	beq.n	8004b6c <prvUnlockQueue+0x7c>
				{
					vTaskMissedYield();
 8004b68:	f000 fe04 	bl	8005774 <vTaskMissedYield>
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				--cRxLock;
 8004b6c:	7bbb      	ldrb	r3, [r7, #14]
 8004b6e:	3b01      	subs	r3, #1
 8004b70:	b2db      	uxtb	r3, r3
 8004b72:	73bb      	strb	r3, [r7, #14]
		while( cRxLock > queueLOCKED_UNMODIFIED )
 8004b74:	f997 300e 	ldrsb.w	r3, [r7, #14]
 8004b78:	2b00      	cmp	r3, #0
 8004b7a:	dce9      	bgt.n	8004b50 <prvUnlockQueue+0x60>
 8004b7c:	e000      	b.n	8004b80 <prvUnlockQueue+0x90>
			}
			else
			{
				break;
 8004b7e:	bf00      	nop
			}
		}

		pxQueue->cRxLock = queueUNLOCKED;
 8004b80:	687b      	ldr	r3, [r7, #4]
 8004b82:	22ff      	movs	r2, #255	@ 0xff
 8004b84:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
	}
	taskEXIT_CRITICAL();
 8004b88:	f001 fd78 	bl	800667c <vPortExitCritical>
}
 8004b8c:	bf00      	nop
 8004b8e:	3710      	adds	r7, #16
 8004b90:	46bd      	mov	sp, r7
 8004b92:	bd80      	pop	{r7, pc}

08004b94 <prvIsQueueEmpty>:
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueEmpty( const Queue_t *pxQueue )
{
 8004b94:	b580      	push	{r7, lr}
 8004b96:	b084      	sub	sp, #16
 8004b98:	af00      	add	r7, sp, #0
 8004b9a:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 8004b9c:	f001 fd3c 	bl	8006618 <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t )  0 )
 8004ba0:	687b      	ldr	r3, [r7, #4]
 8004ba2:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004ba4:	2b00      	cmp	r3, #0
 8004ba6:	d102      	bne.n	8004bae <prvIsQueueEmpty+0x1a>
		{
			xReturn = pdTRUE;
 8004ba8:	2301      	movs	r3, #1
 8004baa:	60fb      	str	r3, [r7, #12]
 8004bac:	e001      	b.n	8004bb2 <prvIsQueueEmpty+0x1e>
		}
		else
		{
			xReturn = pdFALSE;
 8004bae:	2300      	movs	r3, #0
 8004bb0:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 8004bb2:	f001 fd63 	bl	800667c <vPortExitCritical>

	return xReturn;
 8004bb6:	68fb      	ldr	r3, [r7, #12]
}
 8004bb8:	4618      	mov	r0, r3
 8004bba:	3710      	adds	r7, #16
 8004bbc:	46bd      	mov	sp, r7
 8004bbe:	bd80      	pop	{r7, pc}

08004bc0 <prvIsQueueFull>:
	return xReturn;
} /*lint !e818 xQueue could not be pointer to const because it is a typedef. */
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueFull( const Queue_t *pxQueue )
{
 8004bc0:	b580      	push	{r7, lr}
 8004bc2:	b084      	sub	sp, #16
 8004bc4:	af00      	add	r7, sp, #0
 8004bc6:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 8004bc8:	f001 fd26 	bl	8006618 <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == pxQueue->uxLength )
 8004bcc:	687b      	ldr	r3, [r7, #4]
 8004bce:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8004bd0:	687b      	ldr	r3, [r7, #4]
 8004bd2:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8004bd4:	429a      	cmp	r2, r3
 8004bd6:	d102      	bne.n	8004bde <prvIsQueueFull+0x1e>
		{
			xReturn = pdTRUE;
 8004bd8:	2301      	movs	r3, #1
 8004bda:	60fb      	str	r3, [r7, #12]
 8004bdc:	e001      	b.n	8004be2 <prvIsQueueFull+0x22>
		}
		else
		{
			xReturn = pdFALSE;
 8004bde:	2300      	movs	r3, #0
 8004be0:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 8004be2:	f001 fd4b 	bl	800667c <vPortExitCritical>

	return xReturn;
 8004be6:	68fb      	ldr	r3, [r7, #12]
}
 8004be8:	4618      	mov	r0, r3
 8004bea:	3710      	adds	r7, #16
 8004bec:	46bd      	mov	sp, r7
 8004bee:	bd80      	pop	{r7, pc}

08004bf0 <vQueueAddToRegistry>:
/*-----------------------------------------------------------*/

#if ( configQUEUE_REGISTRY_SIZE > 0 )

	void vQueueAddToRegistry( QueueHandle_t xQueue, const char *pcQueueName ) /*lint !e971 Unqualified char types are allowed for strings and single characters only. */
	{
 8004bf0:	b480      	push	{r7}
 8004bf2:	b085      	sub	sp, #20
 8004bf4:	af00      	add	r7, sp, #0
 8004bf6:	6078      	str	r0, [r7, #4]
 8004bf8:	6039      	str	r1, [r7, #0]
	UBaseType_t ux;

		/* See if there is an empty space in the registry.  A NULL name denotes
		a free slot. */
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 8004bfa:	2300      	movs	r3, #0
 8004bfc:	60fb      	str	r3, [r7, #12]
 8004bfe:	e014      	b.n	8004c2a <vQueueAddToRegistry+0x3a>
		{
			if( xQueueRegistry[ ux ].pcQueueName == NULL )
 8004c00:	4a0f      	ldr	r2, [pc, #60]	@ (8004c40 <vQueueAddToRegistry+0x50>)
 8004c02:	68fb      	ldr	r3, [r7, #12]
 8004c04:	f852 3033 	ldr.w	r3, [r2, r3, lsl #3]
 8004c08:	2b00      	cmp	r3, #0
 8004c0a:	d10b      	bne.n	8004c24 <vQueueAddToRegistry+0x34>
			{
				/* Store the information on this queue. */
				xQueueRegistry[ ux ].pcQueueName = pcQueueName;
 8004c0c:	490c      	ldr	r1, [pc, #48]	@ (8004c40 <vQueueAddToRegistry+0x50>)
 8004c0e:	68fb      	ldr	r3, [r7, #12]
 8004c10:	683a      	ldr	r2, [r7, #0]
 8004c12:	f841 2033 	str.w	r2, [r1, r3, lsl #3]
				xQueueRegistry[ ux ].xHandle = xQueue;
 8004c16:	4a0a      	ldr	r2, [pc, #40]	@ (8004c40 <vQueueAddToRegistry+0x50>)
 8004c18:	68fb      	ldr	r3, [r7, #12]
 8004c1a:	00db      	lsls	r3, r3, #3
 8004c1c:	4413      	add	r3, r2
 8004c1e:	687a      	ldr	r2, [r7, #4]
 8004c20:	605a      	str	r2, [r3, #4]

				traceQUEUE_REGISTRY_ADD( xQueue, pcQueueName );
				break;
 8004c22:	e006      	b.n	8004c32 <vQueueAddToRegistry+0x42>
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 8004c24:	68fb      	ldr	r3, [r7, #12]
 8004c26:	3301      	adds	r3, #1
 8004c28:	60fb      	str	r3, [r7, #12]
 8004c2a:	68fb      	ldr	r3, [r7, #12]
 8004c2c:	2b07      	cmp	r3, #7
 8004c2e:	d9e7      	bls.n	8004c00 <vQueueAddToRegistry+0x10>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	}
 8004c30:	bf00      	nop
 8004c32:	bf00      	nop
 8004c34:	3714      	adds	r7, #20
 8004c36:	46bd      	mov	sp, r7
 8004c38:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004c3c:	4770      	bx	lr
 8004c3e:	bf00      	nop
 8004c40:	20000910 	.word	0x20000910

08004c44 <vQueueUnregisterQueue>:
/*-----------------------------------------------------------*/

#if ( configQUEUE_REGISTRY_SIZE > 0 )

	void vQueueUnregisterQueue( QueueHandle_t xQueue )
	{
 8004c44:	b480      	push	{r7}
 8004c46:	b085      	sub	sp, #20
 8004c48:	af00      	add	r7, sp, #0
 8004c4a:	6078      	str	r0, [r7, #4]
	UBaseType_t ux;

		/* See if the handle of the queue being unregistered in actually in the
		registry. */
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 8004c4c:	2300      	movs	r3, #0
 8004c4e:	60fb      	str	r3, [r7, #12]
 8004c50:	e016      	b.n	8004c80 <vQueueUnregisterQueue+0x3c>
		{
			if( xQueueRegistry[ ux ].xHandle == xQueue )
 8004c52:	4a10      	ldr	r2, [pc, #64]	@ (8004c94 <vQueueUnregisterQueue+0x50>)
 8004c54:	68fb      	ldr	r3, [r7, #12]
 8004c56:	00db      	lsls	r3, r3, #3
 8004c58:	4413      	add	r3, r2
 8004c5a:	685b      	ldr	r3, [r3, #4]
 8004c5c:	687a      	ldr	r2, [r7, #4]
 8004c5e:	429a      	cmp	r2, r3
 8004c60:	d10b      	bne.n	8004c7a <vQueueUnregisterQueue+0x36>
			{
				/* Set the name to NULL to show that this slot if free again. */
				xQueueRegistry[ ux ].pcQueueName = NULL;
 8004c62:	4a0c      	ldr	r2, [pc, #48]	@ (8004c94 <vQueueUnregisterQueue+0x50>)
 8004c64:	68fb      	ldr	r3, [r7, #12]
 8004c66:	2100      	movs	r1, #0
 8004c68:	f842 1033 	str.w	r1, [r2, r3, lsl #3]

				/* Set the handle to NULL to ensure the same queue handle cannot
				appear in the registry twice if it is added, removed, then
				added again. */
				xQueueRegistry[ ux ].xHandle = ( QueueHandle_t ) 0;
 8004c6c:	4a09      	ldr	r2, [pc, #36]	@ (8004c94 <vQueueUnregisterQueue+0x50>)
 8004c6e:	68fb      	ldr	r3, [r7, #12]
 8004c70:	00db      	lsls	r3, r3, #3
 8004c72:	4413      	add	r3, r2
 8004c74:	2200      	movs	r2, #0
 8004c76:	605a      	str	r2, [r3, #4]
				break;
 8004c78:	e006      	b.n	8004c88 <vQueueUnregisterQueue+0x44>
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 8004c7a:	68fb      	ldr	r3, [r7, #12]
 8004c7c:	3301      	adds	r3, #1
 8004c7e:	60fb      	str	r3, [r7, #12]
 8004c80:	68fb      	ldr	r3, [r7, #12]
 8004c82:	2b07      	cmp	r3, #7
 8004c84:	d9e5      	bls.n	8004c52 <vQueueUnregisterQueue+0xe>
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}

	} /*lint !e818 xQueue could not be pointer to const because it is a typedef. */
 8004c86:	bf00      	nop
 8004c88:	bf00      	nop
 8004c8a:	3714      	adds	r7, #20
 8004c8c:	46bd      	mov	sp, r7
 8004c8e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004c92:	4770      	bx	lr
 8004c94:	20000910 	.word	0x20000910

08004c98 <vQueueWaitForMessageRestricted>:
/*-----------------------------------------------------------*/

#if ( configUSE_TIMERS == 1 )

	void vQueueWaitForMessageRestricted( QueueHandle_t xQueue, TickType_t xTicksToWait, const BaseType_t xWaitIndefinitely )
	{
 8004c98:	b580      	push	{r7, lr}
 8004c9a:	b086      	sub	sp, #24
 8004c9c:	af00      	add	r7, sp, #0
 8004c9e:	60f8      	str	r0, [r7, #12]
 8004ca0:	60b9      	str	r1, [r7, #8]
 8004ca2:	607a      	str	r2, [r7, #4]
	Queue_t * const pxQueue = xQueue;
 8004ca4:	68fb      	ldr	r3, [r7, #12]
 8004ca6:	617b      	str	r3, [r7, #20]
		will not actually cause the task to block, just place it on a blocked
		list.  It will not block until the scheduler is unlocked - at which
		time a yield will be performed.  If an item is added to the queue while
		the queue is locked, and the calling task blocks on the queue, then the
		calling task will be immediately unblocked when the queue is unlocked. */
		prvLockQueue( pxQueue );
 8004ca8:	f001 fcb6 	bl	8006618 <vPortEnterCritical>
 8004cac:	697b      	ldr	r3, [r7, #20]
 8004cae:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 8004cb2:	b25b      	sxtb	r3, r3
 8004cb4:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004cb8:	d103      	bne.n	8004cc2 <vQueueWaitForMessageRestricted+0x2a>
 8004cba:	697b      	ldr	r3, [r7, #20]
 8004cbc:	2200      	movs	r2, #0
 8004cbe:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8004cc2:	697b      	ldr	r3, [r7, #20]
 8004cc4:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 8004cc8:	b25b      	sxtb	r3, r3
 8004cca:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004cce:	d103      	bne.n	8004cd8 <vQueueWaitForMessageRestricted+0x40>
 8004cd0:	697b      	ldr	r3, [r7, #20]
 8004cd2:	2200      	movs	r2, #0
 8004cd4:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 8004cd8:	f001 fcd0 	bl	800667c <vPortExitCritical>
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t ) 0U )
 8004cdc:	697b      	ldr	r3, [r7, #20]
 8004cde:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004ce0:	2b00      	cmp	r3, #0
 8004ce2:	d106      	bne.n	8004cf2 <vQueueWaitForMessageRestricted+0x5a>
		{
			/* There is nothing in the queue, block for the specified period. */
			vTaskPlaceOnEventListRestricted( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait, xWaitIndefinitely );
 8004ce4:	697b      	ldr	r3, [r7, #20]
 8004ce6:	3324      	adds	r3, #36	@ 0x24
 8004ce8:	687a      	ldr	r2, [r7, #4]
 8004cea:	68b9      	ldr	r1, [r7, #8]
 8004cec:	4618      	mov	r0, r3
 8004cee:	f000 fc37 	bl	8005560 <vTaskPlaceOnEventListRestricted>
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
		prvUnlockQueue( pxQueue );
 8004cf2:	6978      	ldr	r0, [r7, #20]
 8004cf4:	f7ff fefc 	bl	8004af0 <prvUnlockQueue>
	}
 8004cf8:	bf00      	nop
 8004cfa:	3718      	adds	r7, #24
 8004cfc:	46bd      	mov	sp, r7
 8004cfe:	bd80      	pop	{r7, pc}

08004d00 <xTaskCreateStatic>:
									const uint32_t ulStackDepth,
									void * const pvParameters,
									UBaseType_t uxPriority,
									StackType_t * const puxStackBuffer,
									StaticTask_t * const pxTaskBuffer )
	{
 8004d00:	b580      	push	{r7, lr}
 8004d02:	b08e      	sub	sp, #56	@ 0x38
 8004d04:	af04      	add	r7, sp, #16
 8004d06:	60f8      	str	r0, [r7, #12]
 8004d08:	60b9      	str	r1, [r7, #8]
 8004d0a:	607a      	str	r2, [r7, #4]
 8004d0c:	603b      	str	r3, [r7, #0]
	TCB_t *pxNewTCB;
	TaskHandle_t xReturn;

		configASSERT( puxStackBuffer != NULL );
 8004d0e:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8004d10:	2b00      	cmp	r3, #0
 8004d12:	d10b      	bne.n	8004d2c <xTaskCreateStatic+0x2c>
	__asm volatile
 8004d14:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8004d18:	f383 8811 	msr	BASEPRI, r3
 8004d1c:	f3bf 8f6f 	isb	sy
 8004d20:	f3bf 8f4f 	dsb	sy
 8004d24:	623b      	str	r3, [r7, #32]
}
 8004d26:	bf00      	nop
 8004d28:	bf00      	nop
 8004d2a:	e7fd      	b.n	8004d28 <xTaskCreateStatic+0x28>
		configASSERT( pxTaskBuffer != NULL );
 8004d2c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8004d2e:	2b00      	cmp	r3, #0
 8004d30:	d10b      	bne.n	8004d4a <xTaskCreateStatic+0x4a>
	__asm volatile
 8004d32:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8004d36:	f383 8811 	msr	BASEPRI, r3
 8004d3a:	f3bf 8f6f 	isb	sy
 8004d3e:	f3bf 8f4f 	dsb	sy
 8004d42:	61fb      	str	r3, [r7, #28]
}
 8004d44:	bf00      	nop
 8004d46:	bf00      	nop
 8004d48:	e7fd      	b.n	8004d46 <xTaskCreateStatic+0x46>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticTask_t equals the size of the real task
			structure. */
			volatile size_t xSize = sizeof( StaticTask_t );
 8004d4a:	23a8      	movs	r3, #168	@ 0xa8
 8004d4c:	613b      	str	r3, [r7, #16]
			configASSERT( xSize == sizeof( TCB_t ) );
 8004d4e:	693b      	ldr	r3, [r7, #16]
 8004d50:	2ba8      	cmp	r3, #168	@ 0xa8
 8004d52:	d00b      	beq.n	8004d6c <xTaskCreateStatic+0x6c>
	__asm volatile
 8004d54:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8004d58:	f383 8811 	msr	BASEPRI, r3
 8004d5c:	f3bf 8f6f 	isb	sy
 8004d60:	f3bf 8f4f 	dsb	sy
 8004d64:	61bb      	str	r3, [r7, #24]
}
 8004d66:	bf00      	nop
 8004d68:	bf00      	nop
 8004d6a:	e7fd      	b.n	8004d68 <xTaskCreateStatic+0x68>
			( void ) xSize; /* Prevent lint warning when configASSERT() is not used. */
 8004d6c:	693b      	ldr	r3, [r7, #16]
		}
		#endif /* configASSERT_DEFINED */


		if( ( pxTaskBuffer != NULL ) && ( puxStackBuffer != NULL ) )
 8004d6e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8004d70:	2b00      	cmp	r3, #0
 8004d72:	d01e      	beq.n	8004db2 <xTaskCreateStatic+0xb2>
 8004d74:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8004d76:	2b00      	cmp	r3, #0
 8004d78:	d01b      	beq.n	8004db2 <xTaskCreateStatic+0xb2>
		{
			/* The memory used for the task's TCB and stack are passed into this
			function - use them. */
			pxNewTCB = ( TCB_t * ) pxTaskBuffer; /*lint !e740 !e9087 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 8004d7a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8004d7c:	627b      	str	r3, [r7, #36]	@ 0x24
			pxNewTCB->pxStack = ( StackType_t * ) puxStackBuffer;
 8004d7e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004d80:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 8004d82:	631a      	str	r2, [r3, #48]	@ 0x30

			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 !e9029 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created statically in case the task is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskSTATICALLY_ALLOCATED_STACK_AND_TCB;
 8004d84:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004d86:	2202      	movs	r2, #2
 8004d88:	f883 20a5 	strb.w	r2, [r3, #165]	@ 0xa5
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ulStackDepth, pvParameters, uxPriority, &xReturn, pxNewTCB, NULL );
 8004d8c:	2300      	movs	r3, #0
 8004d8e:	9303      	str	r3, [sp, #12]
 8004d90:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004d92:	9302      	str	r3, [sp, #8]
 8004d94:	f107 0314 	add.w	r3, r7, #20
 8004d98:	9301      	str	r3, [sp, #4]
 8004d9a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004d9c:	9300      	str	r3, [sp, #0]
 8004d9e:	683b      	ldr	r3, [r7, #0]
 8004da0:	687a      	ldr	r2, [r7, #4]
 8004da2:	68b9      	ldr	r1, [r7, #8]
 8004da4:	68f8      	ldr	r0, [r7, #12]
 8004da6:	f000 f851 	bl	8004e4c <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 8004daa:	6a78      	ldr	r0, [r7, #36]	@ 0x24
 8004dac:	f000 f8f6 	bl	8004f9c <prvAddNewTaskToReadyList>
 8004db0:	e001      	b.n	8004db6 <xTaskCreateStatic+0xb6>
		}
		else
		{
			xReturn = NULL;
 8004db2:	2300      	movs	r3, #0
 8004db4:	617b      	str	r3, [r7, #20]
		}

		return xReturn;
 8004db6:	697b      	ldr	r3, [r7, #20]
	}
 8004db8:	4618      	mov	r0, r3
 8004dba:	3728      	adds	r7, #40	@ 0x28
 8004dbc:	46bd      	mov	sp, r7
 8004dbe:	bd80      	pop	{r7, pc}

08004dc0 <xTaskCreate>:
							const char * const pcName,		/*lint !e971 Unqualified char types are allowed for strings and single characters only. */
							const configSTACK_DEPTH_TYPE usStackDepth,
							void * const pvParameters,
							UBaseType_t uxPriority,
							TaskHandle_t * const pxCreatedTask )
	{
 8004dc0:	b580      	push	{r7, lr}
 8004dc2:	b08c      	sub	sp, #48	@ 0x30
 8004dc4:	af04      	add	r7, sp, #16
 8004dc6:	60f8      	str	r0, [r7, #12]
 8004dc8:	60b9      	str	r1, [r7, #8]
 8004dca:	603b      	str	r3, [r7, #0]
 8004dcc:	4613      	mov	r3, r2
 8004dce:	80fb      	strh	r3, [r7, #6]
		#else /* portSTACK_GROWTH */
		{
		StackType_t *pxStack;

			/* Allocate space for the stack used by the task being created. */
			pxStack = pvPortMalloc( ( ( ( size_t ) usStackDepth ) * sizeof( StackType_t ) ) ); /*lint !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack and this allocation is the stack. */
 8004dd0:	88fb      	ldrh	r3, [r7, #6]
 8004dd2:	009b      	lsls	r3, r3, #2
 8004dd4:	4618      	mov	r0, r3
 8004dd6:	f001 fd41 	bl	800685c <pvPortMalloc>
 8004dda:	6178      	str	r0, [r7, #20]

			if( pxStack != NULL )
 8004ddc:	697b      	ldr	r3, [r7, #20]
 8004dde:	2b00      	cmp	r3, #0
 8004de0:	d00e      	beq.n	8004e00 <xTaskCreate+0x40>
			{
				/* Allocate space for the TCB. */
				pxNewTCB = ( TCB_t * ) pvPortMalloc( sizeof( TCB_t ) ); /*lint !e9087 !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack, and the first member of TCB_t is always a pointer to the task's stack. */
 8004de2:	20a8      	movs	r0, #168	@ 0xa8
 8004de4:	f001 fd3a 	bl	800685c <pvPortMalloc>
 8004de8:	61f8      	str	r0, [r7, #28]

				if( pxNewTCB != NULL )
 8004dea:	69fb      	ldr	r3, [r7, #28]
 8004dec:	2b00      	cmp	r3, #0
 8004dee:	d003      	beq.n	8004df8 <xTaskCreate+0x38>
				{
					/* Store the stack location in the TCB. */
					pxNewTCB->pxStack = pxStack;
 8004df0:	69fb      	ldr	r3, [r7, #28]
 8004df2:	697a      	ldr	r2, [r7, #20]
 8004df4:	631a      	str	r2, [r3, #48]	@ 0x30
 8004df6:	e005      	b.n	8004e04 <xTaskCreate+0x44>
				}
				else
				{
					/* The stack cannot be used as the TCB was not created.  Free
					it again. */
					vPortFree( pxStack );
 8004df8:	6978      	ldr	r0, [r7, #20]
 8004dfa:	f001 fdfd 	bl	80069f8 <vPortFree>
 8004dfe:	e001      	b.n	8004e04 <xTaskCreate+0x44>
				}
			}
			else
			{
				pxNewTCB = NULL;
 8004e00:	2300      	movs	r3, #0
 8004e02:	61fb      	str	r3, [r7, #28]
			}
		}
		#endif /* portSTACK_GROWTH */

		if( pxNewTCB != NULL )
 8004e04:	69fb      	ldr	r3, [r7, #28]
 8004e06:	2b00      	cmp	r3, #0
 8004e08:	d017      	beq.n	8004e3a <xTaskCreate+0x7a>
		{
			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e9029 !e731 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created dynamically in case it is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB;
 8004e0a:	69fb      	ldr	r3, [r7, #28]
 8004e0c:	2200      	movs	r2, #0
 8004e0e:	f883 20a5 	strb.w	r2, [r3, #165]	@ 0xa5
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ( uint32_t ) usStackDepth, pvParameters, uxPriority, pxCreatedTask, pxNewTCB, NULL );
 8004e12:	88fa      	ldrh	r2, [r7, #6]
 8004e14:	2300      	movs	r3, #0
 8004e16:	9303      	str	r3, [sp, #12]
 8004e18:	69fb      	ldr	r3, [r7, #28]
 8004e1a:	9302      	str	r3, [sp, #8]
 8004e1c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8004e1e:	9301      	str	r3, [sp, #4]
 8004e20:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004e22:	9300      	str	r3, [sp, #0]
 8004e24:	683b      	ldr	r3, [r7, #0]
 8004e26:	68b9      	ldr	r1, [r7, #8]
 8004e28:	68f8      	ldr	r0, [r7, #12]
 8004e2a:	f000 f80f 	bl	8004e4c <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 8004e2e:	69f8      	ldr	r0, [r7, #28]
 8004e30:	f000 f8b4 	bl	8004f9c <prvAddNewTaskToReadyList>
			xReturn = pdPASS;
 8004e34:	2301      	movs	r3, #1
 8004e36:	61bb      	str	r3, [r7, #24]
 8004e38:	e002      	b.n	8004e40 <xTaskCreate+0x80>
		}
		else
		{
			xReturn = errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY;
 8004e3a:	f04f 33ff 	mov.w	r3, #4294967295
 8004e3e:	61bb      	str	r3, [r7, #24]
		}

		return xReturn;
 8004e40:	69bb      	ldr	r3, [r7, #24]
	}
 8004e42:	4618      	mov	r0, r3
 8004e44:	3720      	adds	r7, #32
 8004e46:	46bd      	mov	sp, r7
 8004e48:	bd80      	pop	{r7, pc}
	...

08004e4c <prvInitialiseNewTask>:
									void * const pvParameters,
									UBaseType_t uxPriority,
									TaskHandle_t * const pxCreatedTask,
									TCB_t *pxNewTCB,
									const MemoryRegion_t * const xRegions )
{
 8004e4c:	b580      	push	{r7, lr}
 8004e4e:	b088      	sub	sp, #32
 8004e50:	af00      	add	r7, sp, #0
 8004e52:	60f8      	str	r0, [r7, #12]
 8004e54:	60b9      	str	r1, [r7, #8]
 8004e56:	607a      	str	r2, [r7, #4]
 8004e58:	603b      	str	r3, [r7, #0]

	/* Avoid dependency on memset() if it is not required. */
	#if( tskSET_NEW_STACKS_TO_KNOWN_VALUE == 1 )
	{
		/* Fill the stack with a known value to assist debugging. */
		( void ) memset( pxNewTCB->pxStack, ( int ) tskSTACK_FILL_BYTE, ( size_t ) ulStackDepth * sizeof( StackType_t ) );
 8004e5a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004e5c:	6b18      	ldr	r0, [r3, #48]	@ 0x30
 8004e5e:	687b      	ldr	r3, [r7, #4]
 8004e60:	009b      	lsls	r3, r3, #2
 8004e62:	461a      	mov	r2, r3
 8004e64:	21a5      	movs	r1, #165	@ 0xa5
 8004e66:	f001 fffe 	bl	8006e66 <memset>
	grows from high memory to low (as per the 80x86) or vice versa.
	portSTACK_GROWTH is used to make the result positive or negative as required
	by the port. */
	#if( portSTACK_GROWTH < 0 )
	{
		pxTopOfStack = &( pxNewTCB->pxStack[ ulStackDepth - ( uint32_t ) 1 ] );
 8004e6a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004e6c:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8004e6e:	687b      	ldr	r3, [r7, #4]
 8004e70:	f103 4380 	add.w	r3, r3, #1073741824	@ 0x40000000
 8004e74:	3b01      	subs	r3, #1
 8004e76:	009b      	lsls	r3, r3, #2
 8004e78:	4413      	add	r3, r2
 8004e7a:	61bb      	str	r3, [r7, #24]
		pxTopOfStack = ( StackType_t * ) ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack ) & ( ~( ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) ) ); /*lint !e923 !e9033 !e9078 MISRA exception.  Avoiding casts between pointers and integers is not practical.  Size differences accounted for using portPOINTER_SIZE_TYPE type.  Checked by assert(). */
 8004e7c:	69bb      	ldr	r3, [r7, #24]
 8004e7e:	f023 0307 	bic.w	r3, r3, #7
 8004e82:	61bb      	str	r3, [r7, #24]

		/* Check the alignment of the calculated top of stack is correct. */
		configASSERT( ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack & ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) == 0UL ) );
 8004e84:	69bb      	ldr	r3, [r7, #24]
 8004e86:	f003 0307 	and.w	r3, r3, #7
 8004e8a:	2b00      	cmp	r3, #0
 8004e8c:	d00b      	beq.n	8004ea6 <prvInitialiseNewTask+0x5a>
	__asm volatile
 8004e8e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8004e92:	f383 8811 	msr	BASEPRI, r3
 8004e96:	f3bf 8f6f 	isb	sy
 8004e9a:	f3bf 8f4f 	dsb	sy
 8004e9e:	617b      	str	r3, [r7, #20]
}
 8004ea0:	bf00      	nop
 8004ea2:	bf00      	nop
 8004ea4:	e7fd      	b.n	8004ea2 <prvInitialiseNewTask+0x56>
		pxNewTCB->pxEndOfStack = pxNewTCB->pxStack + ( ulStackDepth - ( uint32_t ) 1 );
	}
	#endif /* portSTACK_GROWTH */

	/* Store the task name in the TCB. */
	if( pcName != NULL )
 8004ea6:	68bb      	ldr	r3, [r7, #8]
 8004ea8:	2b00      	cmp	r3, #0
 8004eaa:	d01f      	beq.n	8004eec <prvInitialiseNewTask+0xa0>
	{
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 8004eac:	2300      	movs	r3, #0
 8004eae:	61fb      	str	r3, [r7, #28]
 8004eb0:	e012      	b.n	8004ed8 <prvInitialiseNewTask+0x8c>
		{
			pxNewTCB->pcTaskName[ x ] = pcName[ x ];
 8004eb2:	68ba      	ldr	r2, [r7, #8]
 8004eb4:	69fb      	ldr	r3, [r7, #28]
 8004eb6:	4413      	add	r3, r2
 8004eb8:	7819      	ldrb	r1, [r3, #0]
 8004eba:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8004ebc:	69fb      	ldr	r3, [r7, #28]
 8004ebe:	4413      	add	r3, r2
 8004ec0:	3334      	adds	r3, #52	@ 0x34
 8004ec2:	460a      	mov	r2, r1
 8004ec4:	701a      	strb	r2, [r3, #0]

			/* Don't copy all configMAX_TASK_NAME_LEN if the string is shorter than
			configMAX_TASK_NAME_LEN characters just in case the memory after the
			string is not accessible (extremely unlikely). */
			if( pcName[ x ] == ( char ) 0x00 )
 8004ec6:	68ba      	ldr	r2, [r7, #8]
 8004ec8:	69fb      	ldr	r3, [r7, #28]
 8004eca:	4413      	add	r3, r2
 8004ecc:	781b      	ldrb	r3, [r3, #0]
 8004ece:	2b00      	cmp	r3, #0
 8004ed0:	d006      	beq.n	8004ee0 <prvInitialiseNewTask+0x94>
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 8004ed2:	69fb      	ldr	r3, [r7, #28]
 8004ed4:	3301      	adds	r3, #1
 8004ed6:	61fb      	str	r3, [r7, #28]
 8004ed8:	69fb      	ldr	r3, [r7, #28]
 8004eda:	2b0f      	cmp	r3, #15
 8004edc:	d9e9      	bls.n	8004eb2 <prvInitialiseNewTask+0x66>
 8004ede:	e000      	b.n	8004ee2 <prvInitialiseNewTask+0x96>
			{
				break;
 8004ee0:	bf00      	nop
			}
		}

		/* Ensure the name string is terminated in the case that the string length
		was greater or equal to configMAX_TASK_NAME_LEN. */
		pxNewTCB->pcTaskName[ configMAX_TASK_NAME_LEN - 1 ] = '\0';
 8004ee2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004ee4:	2200      	movs	r2, #0
 8004ee6:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 8004eea:	e003      	b.n	8004ef4 <prvInitialiseNewTask+0xa8>
	}
	else
	{
		/* The task has not been given a name, so just ensure there is a NULL
		terminator when it is read out. */
		pxNewTCB->pcTaskName[ 0 ] = 0x00;
 8004eec:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004eee:	2200      	movs	r2, #0
 8004ef0:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
	}

	/* This is used as an array index so must ensure it's not too large.  First
	remove the privilege bit if one is present. */
	if( uxPriority >= ( UBaseType_t ) configMAX_PRIORITIES )
 8004ef4:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004ef6:	2b37      	cmp	r3, #55	@ 0x37
 8004ef8:	d901      	bls.n	8004efe <prvInitialiseNewTask+0xb2>
	{
		uxPriority = ( UBaseType_t ) configMAX_PRIORITIES - ( UBaseType_t ) 1U;
 8004efa:	2337      	movs	r3, #55	@ 0x37
 8004efc:	62bb      	str	r3, [r7, #40]	@ 0x28
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxNewTCB->uxPriority = uxPriority;
 8004efe:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004f00:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8004f02:	62da      	str	r2, [r3, #44]	@ 0x2c
	#if ( configUSE_MUTEXES == 1 )
	{
		pxNewTCB->uxBasePriority = uxPriority;
 8004f04:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004f06:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8004f08:	64da      	str	r2, [r3, #76]	@ 0x4c
		pxNewTCB->uxMutexesHeld = 0;
 8004f0a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004f0c:	2200      	movs	r2, #0
 8004f0e:	651a      	str	r2, [r3, #80]	@ 0x50
	}
	#endif /* configUSE_MUTEXES */

	vListInitialiseItem( &( pxNewTCB->xStateListItem ) );
 8004f10:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004f12:	3304      	adds	r3, #4
 8004f14:	4618      	mov	r0, r3
 8004f16:	f7fe feb5 	bl	8003c84 <vListInitialiseItem>
	vListInitialiseItem( &( pxNewTCB->xEventListItem ) );
 8004f1a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004f1c:	3318      	adds	r3, #24
 8004f1e:	4618      	mov	r0, r3
 8004f20:	f7fe feb0 	bl	8003c84 <vListInitialiseItem>

	/* Set the pxNewTCB as a link back from the ListItem_t.  This is so we can get
	back to	the containing TCB from a generic item in a list. */
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xStateListItem ), pxNewTCB );
 8004f24:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004f26:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8004f28:	611a      	str	r2, [r3, #16]

	/* Event lists are always in priority order. */
	listSET_LIST_ITEM_VALUE( &( pxNewTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8004f2a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004f2c:	f1c3 0238 	rsb	r2, r3, #56	@ 0x38
 8004f30:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004f32:	619a      	str	r2, [r3, #24]
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xEventListItem ), pxNewTCB );
 8004f34:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004f36:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8004f38:	625a      	str	r2, [r3, #36]	@ 0x24
	}
	#endif

	#if ( configUSE_TASK_NOTIFICATIONS == 1 )
	{
		pxNewTCB->ulNotifiedValue = 0;
 8004f3a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004f3c:	2200      	movs	r2, #0
 8004f3e:	f8c3 20a0 	str.w	r2, [r3, #160]	@ 0xa0
		pxNewTCB->ucNotifyState = taskNOT_WAITING_NOTIFICATION;
 8004f42:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004f44:	2200      	movs	r2, #0
 8004f46:	f883 20a4 	strb.w	r2, [r3, #164]	@ 0xa4
	#if ( configUSE_NEWLIB_REENTRANT == 1 )
	{
		/* Initialise this task's Newlib reent structure.
		See the third party link http://www.nadler.com/embedded/newlibAndFreeRTOS.html
		for additional information. */
		_REENT_INIT_PTR( ( &( pxNewTCB->xNewLib_reent ) ) );
 8004f4a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004f4c:	3354      	adds	r3, #84	@ 0x54
 8004f4e:	224c      	movs	r2, #76	@ 0x4c
 8004f50:	2100      	movs	r1, #0
 8004f52:	4618      	mov	r0, r3
 8004f54:	f001 ff87 	bl	8006e66 <memset>
 8004f58:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004f5a:	4a0d      	ldr	r2, [pc, #52]	@ (8004f90 <prvInitialiseNewTask+0x144>)
 8004f5c:	659a      	str	r2, [r3, #88]	@ 0x58
 8004f5e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004f60:	4a0c      	ldr	r2, [pc, #48]	@ (8004f94 <prvInitialiseNewTask+0x148>)
 8004f62:	65da      	str	r2, [r3, #92]	@ 0x5c
 8004f64:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004f66:	4a0c      	ldr	r2, [pc, #48]	@ (8004f98 <prvInitialiseNewTask+0x14c>)
 8004f68:	661a      	str	r2, [r3, #96]	@ 0x60
			}
			#endif /* portSTACK_GROWTH */
		}
		#else /* portHAS_STACK_OVERFLOW_CHECKING */
		{
			pxNewTCB->pxTopOfStack = pxPortInitialiseStack( pxTopOfStack, pxTaskCode, pvParameters );
 8004f6a:	683a      	ldr	r2, [r7, #0]
 8004f6c:	68f9      	ldr	r1, [r7, #12]
 8004f6e:	69b8      	ldr	r0, [r7, #24]
 8004f70:	f001 fa24 	bl	80063bc <pxPortInitialiseStack>
 8004f74:	4602      	mov	r2, r0
 8004f76:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004f78:	601a      	str	r2, [r3, #0]
		}
		#endif /* portHAS_STACK_OVERFLOW_CHECKING */
	}
	#endif /* portUSING_MPU_WRAPPERS */

	if( pxCreatedTask != NULL )
 8004f7a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8004f7c:	2b00      	cmp	r3, #0
 8004f7e:	d002      	beq.n	8004f86 <prvInitialiseNewTask+0x13a>
	{
		/* Pass the handle out in an anonymous way.  The handle can be used to
		change the created task's priority, delete the created task, etc.*/
		*pxCreatedTask = ( TaskHandle_t ) pxNewTCB;
 8004f80:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8004f82:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8004f84:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 8004f86:	bf00      	nop
 8004f88:	3720      	adds	r7, #32
 8004f8a:	46bd      	mov	sp, r7
 8004f8c:	bd80      	pop	{r7, pc}
 8004f8e:	bf00      	nop
 8004f90:	20004ba4 	.word	0x20004ba4
 8004f94:	20004c0c 	.word	0x20004c0c
 8004f98:	20004c74 	.word	0x20004c74

08004f9c <prvAddNewTaskToReadyList>:
/*-----------------------------------------------------------*/

static void prvAddNewTaskToReadyList( TCB_t *pxNewTCB )
{
 8004f9c:	b580      	push	{r7, lr}
 8004f9e:	b082      	sub	sp, #8
 8004fa0:	af00      	add	r7, sp, #0
 8004fa2:	6078      	str	r0, [r7, #4]
	/* Ensure interrupts don't access the task lists while the lists are being
	updated. */
	taskENTER_CRITICAL();
 8004fa4:	f001 fb38 	bl	8006618 <vPortEnterCritical>
	{
		uxCurrentNumberOfTasks++;
 8004fa8:	4b2d      	ldr	r3, [pc, #180]	@ (8005060 <prvAddNewTaskToReadyList+0xc4>)
 8004faa:	681b      	ldr	r3, [r3, #0]
 8004fac:	3301      	adds	r3, #1
 8004fae:	4a2c      	ldr	r2, [pc, #176]	@ (8005060 <prvAddNewTaskToReadyList+0xc4>)
 8004fb0:	6013      	str	r3, [r2, #0]
		if( pxCurrentTCB == NULL )
 8004fb2:	4b2c      	ldr	r3, [pc, #176]	@ (8005064 <prvAddNewTaskToReadyList+0xc8>)
 8004fb4:	681b      	ldr	r3, [r3, #0]
 8004fb6:	2b00      	cmp	r3, #0
 8004fb8:	d109      	bne.n	8004fce <prvAddNewTaskToReadyList+0x32>
		{
			/* There are no other tasks, or all the other tasks are in
			the suspended state - make this the current task. */
			pxCurrentTCB = pxNewTCB;
 8004fba:	4a2a      	ldr	r2, [pc, #168]	@ (8005064 <prvAddNewTaskToReadyList+0xc8>)
 8004fbc:	687b      	ldr	r3, [r7, #4]
 8004fbe:	6013      	str	r3, [r2, #0]

			if( uxCurrentNumberOfTasks == ( UBaseType_t ) 1 )
 8004fc0:	4b27      	ldr	r3, [pc, #156]	@ (8005060 <prvAddNewTaskToReadyList+0xc4>)
 8004fc2:	681b      	ldr	r3, [r3, #0]
 8004fc4:	2b01      	cmp	r3, #1
 8004fc6:	d110      	bne.n	8004fea <prvAddNewTaskToReadyList+0x4e>
			{
				/* This is the first task to be created so do the preliminary
				initialisation required.  We will not recover if this call
				fails, but we will report the failure. */
				prvInitialiseTaskLists();
 8004fc8:	f000 fbf8 	bl	80057bc <prvInitialiseTaskLists>
 8004fcc:	e00d      	b.n	8004fea <prvAddNewTaskToReadyList+0x4e>
		else
		{
			/* If the scheduler is not already running, make this task the
			current task if it is the highest priority task to be created
			so far. */
			if( xSchedulerRunning == pdFALSE )
 8004fce:	4b26      	ldr	r3, [pc, #152]	@ (8005068 <prvAddNewTaskToReadyList+0xcc>)
 8004fd0:	681b      	ldr	r3, [r3, #0]
 8004fd2:	2b00      	cmp	r3, #0
 8004fd4:	d109      	bne.n	8004fea <prvAddNewTaskToReadyList+0x4e>
			{
				if( pxCurrentTCB->uxPriority <= pxNewTCB->uxPriority )
 8004fd6:	4b23      	ldr	r3, [pc, #140]	@ (8005064 <prvAddNewTaskToReadyList+0xc8>)
 8004fd8:	681b      	ldr	r3, [r3, #0]
 8004fda:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8004fdc:	687b      	ldr	r3, [r7, #4]
 8004fde:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004fe0:	429a      	cmp	r2, r3
 8004fe2:	d802      	bhi.n	8004fea <prvAddNewTaskToReadyList+0x4e>
				{
					pxCurrentTCB = pxNewTCB;
 8004fe4:	4a1f      	ldr	r2, [pc, #124]	@ (8005064 <prvAddNewTaskToReadyList+0xc8>)
 8004fe6:	687b      	ldr	r3, [r7, #4]
 8004fe8:	6013      	str	r3, [r2, #0]
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}

		uxTaskNumber++;
 8004fea:	4b20      	ldr	r3, [pc, #128]	@ (800506c <prvAddNewTaskToReadyList+0xd0>)
 8004fec:	681b      	ldr	r3, [r3, #0]
 8004fee:	3301      	adds	r3, #1
 8004ff0:	4a1e      	ldr	r2, [pc, #120]	@ (800506c <prvAddNewTaskToReadyList+0xd0>)
 8004ff2:	6013      	str	r3, [r2, #0]

		#if ( configUSE_TRACE_FACILITY == 1 )
		{
			/* Add a counter into the TCB for tracing only. */
			pxNewTCB->uxTCBNumber = uxTaskNumber;
 8004ff4:	4b1d      	ldr	r3, [pc, #116]	@ (800506c <prvAddNewTaskToReadyList+0xd0>)
 8004ff6:	681a      	ldr	r2, [r3, #0]
 8004ff8:	687b      	ldr	r3, [r7, #4]
 8004ffa:	645a      	str	r2, [r3, #68]	@ 0x44
		}
		#endif /* configUSE_TRACE_FACILITY */
		traceTASK_CREATE( pxNewTCB );

		prvAddTaskToReadyList( pxNewTCB );
 8004ffc:	687b      	ldr	r3, [r7, #4]
 8004ffe:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8005000:	4b1b      	ldr	r3, [pc, #108]	@ (8005070 <prvAddNewTaskToReadyList+0xd4>)
 8005002:	681b      	ldr	r3, [r3, #0]
 8005004:	429a      	cmp	r2, r3
 8005006:	d903      	bls.n	8005010 <prvAddNewTaskToReadyList+0x74>
 8005008:	687b      	ldr	r3, [r7, #4]
 800500a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800500c:	4a18      	ldr	r2, [pc, #96]	@ (8005070 <prvAddNewTaskToReadyList+0xd4>)
 800500e:	6013      	str	r3, [r2, #0]
 8005010:	687b      	ldr	r3, [r7, #4]
 8005012:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8005014:	4613      	mov	r3, r2
 8005016:	009b      	lsls	r3, r3, #2
 8005018:	4413      	add	r3, r2
 800501a:	009b      	lsls	r3, r3, #2
 800501c:	4a15      	ldr	r2, [pc, #84]	@ (8005074 <prvAddNewTaskToReadyList+0xd8>)
 800501e:	441a      	add	r2, r3
 8005020:	687b      	ldr	r3, [r7, #4]
 8005022:	3304      	adds	r3, #4
 8005024:	4619      	mov	r1, r3
 8005026:	4610      	mov	r0, r2
 8005028:	f7fe fe39 	bl	8003c9e <vListInsertEnd>

		portSETUP_TCB( pxNewTCB );
	}
	taskEXIT_CRITICAL();
 800502c:	f001 fb26 	bl	800667c <vPortExitCritical>

	if( xSchedulerRunning != pdFALSE )
 8005030:	4b0d      	ldr	r3, [pc, #52]	@ (8005068 <prvAddNewTaskToReadyList+0xcc>)
 8005032:	681b      	ldr	r3, [r3, #0]
 8005034:	2b00      	cmp	r3, #0
 8005036:	d00e      	beq.n	8005056 <prvAddNewTaskToReadyList+0xba>
	{
		/* If the created task is of a higher priority than the current task
		then it should run now. */
		if( pxCurrentTCB->uxPriority < pxNewTCB->uxPriority )
 8005038:	4b0a      	ldr	r3, [pc, #40]	@ (8005064 <prvAddNewTaskToReadyList+0xc8>)
 800503a:	681b      	ldr	r3, [r3, #0]
 800503c:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800503e:	687b      	ldr	r3, [r7, #4]
 8005040:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005042:	429a      	cmp	r2, r3
 8005044:	d207      	bcs.n	8005056 <prvAddNewTaskToReadyList+0xba>
		{
			taskYIELD_IF_USING_PREEMPTION();
 8005046:	4b0c      	ldr	r3, [pc, #48]	@ (8005078 <prvAddNewTaskToReadyList+0xdc>)
 8005048:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800504c:	601a      	str	r2, [r3, #0]
 800504e:	f3bf 8f4f 	dsb	sy
 8005052:	f3bf 8f6f 	isb	sy
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 8005056:	bf00      	nop
 8005058:	3708      	adds	r7, #8
 800505a:	46bd      	mov	sp, r7
 800505c:	bd80      	pop	{r7, pc}
 800505e:	bf00      	nop
 8005060:	20000e24 	.word	0x20000e24
 8005064:	20000950 	.word	0x20000950
 8005068:	20000e30 	.word	0x20000e30
 800506c:	20000e40 	.word	0x20000e40
 8005070:	20000e2c 	.word	0x20000e2c
 8005074:	20000954 	.word	0x20000954
 8005078:	e000ed04 	.word	0xe000ed04

0800507c <vTaskStartScheduler>:

#endif /* ( ( INCLUDE_xTaskResumeFromISR == 1 ) && ( INCLUDE_vTaskSuspend == 1 ) ) */
/*-----------------------------------------------------------*/

void vTaskStartScheduler( void )
{
 800507c:	b580      	push	{r7, lr}
 800507e:	b08a      	sub	sp, #40	@ 0x28
 8005080:	af04      	add	r7, sp, #16
BaseType_t xReturn;

	/* Add the idle task at the lowest priority. */
	#if( configSUPPORT_STATIC_ALLOCATION == 1 )
	{
		StaticTask_t *pxIdleTaskTCBBuffer = NULL;
 8005082:	2300      	movs	r3, #0
 8005084:	60bb      	str	r3, [r7, #8]
		StackType_t *pxIdleTaskStackBuffer = NULL;
 8005086:	2300      	movs	r3, #0
 8005088:	607b      	str	r3, [r7, #4]
		uint32_t ulIdleTaskStackSize;

		/* The Idle task is created using user provided RAM - obtain the
		address of the RAM then create the idle task. */
		vApplicationGetIdleTaskMemory( &pxIdleTaskTCBBuffer, &pxIdleTaskStackBuffer, &ulIdleTaskStackSize );
 800508a:	463a      	mov	r2, r7
 800508c:	1d39      	adds	r1, r7, #4
 800508e:	f107 0308 	add.w	r3, r7, #8
 8005092:	4618      	mov	r0, r3
 8005094:	f7fe fda2 	bl	8003bdc <vApplicationGetIdleTaskMemory>
		xIdleTaskHandle = xTaskCreateStatic(	prvIdleTask,
 8005098:	6839      	ldr	r1, [r7, #0]
 800509a:	687b      	ldr	r3, [r7, #4]
 800509c:	68ba      	ldr	r2, [r7, #8]
 800509e:	9202      	str	r2, [sp, #8]
 80050a0:	9301      	str	r3, [sp, #4]
 80050a2:	2300      	movs	r3, #0
 80050a4:	9300      	str	r3, [sp, #0]
 80050a6:	2300      	movs	r3, #0
 80050a8:	460a      	mov	r2, r1
 80050aa:	4924      	ldr	r1, [pc, #144]	@ (800513c <vTaskStartScheduler+0xc0>)
 80050ac:	4824      	ldr	r0, [pc, #144]	@ (8005140 <vTaskStartScheduler+0xc4>)
 80050ae:	f7ff fe27 	bl	8004d00 <xTaskCreateStatic>
 80050b2:	4603      	mov	r3, r0
 80050b4:	4a23      	ldr	r2, [pc, #140]	@ (8005144 <vTaskStartScheduler+0xc8>)
 80050b6:	6013      	str	r3, [r2, #0]
												( void * ) NULL, /*lint !e961.  The cast is not redundant for all compilers. */
												portPRIVILEGE_BIT, /* In effect ( tskIDLE_PRIORITY | portPRIVILEGE_BIT ), but tskIDLE_PRIORITY is zero. */
												pxIdleTaskStackBuffer,
												pxIdleTaskTCBBuffer ); /*lint !e961 MISRA exception, justified as it is not a redundant explicit cast to all supported compilers. */

		if( xIdleTaskHandle != NULL )
 80050b8:	4b22      	ldr	r3, [pc, #136]	@ (8005144 <vTaskStartScheduler+0xc8>)
 80050ba:	681b      	ldr	r3, [r3, #0]
 80050bc:	2b00      	cmp	r3, #0
 80050be:	d002      	beq.n	80050c6 <vTaskStartScheduler+0x4a>
		{
			xReturn = pdPASS;
 80050c0:	2301      	movs	r3, #1
 80050c2:	617b      	str	r3, [r7, #20]
 80050c4:	e001      	b.n	80050ca <vTaskStartScheduler+0x4e>
		}
		else
		{
			xReturn = pdFAIL;
 80050c6:	2300      	movs	r3, #0
 80050c8:	617b      	str	r3, [r7, #20]
	}
	#endif /* configSUPPORT_STATIC_ALLOCATION */

	#if ( configUSE_TIMERS == 1 )
	{
		if( xReturn == pdPASS )
 80050ca:	697b      	ldr	r3, [r7, #20]
 80050cc:	2b01      	cmp	r3, #1
 80050ce:	d102      	bne.n	80050d6 <vTaskStartScheduler+0x5a>
		{
			xReturn = xTimerCreateTimerTask();
 80050d0:	f000 fe1a 	bl	8005d08 <xTimerCreateTimerTask>
 80050d4:	6178      	str	r0, [r7, #20]
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif /* configUSE_TIMERS */

	if( xReturn == pdPASS )
 80050d6:	697b      	ldr	r3, [r7, #20]
 80050d8:	2b01      	cmp	r3, #1
 80050da:	d11b      	bne.n	8005114 <vTaskStartScheduler+0x98>
	__asm volatile
 80050dc:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80050e0:	f383 8811 	msr	BASEPRI, r3
 80050e4:	f3bf 8f6f 	isb	sy
 80050e8:	f3bf 8f4f 	dsb	sy
 80050ec:	613b      	str	r3, [r7, #16]
}
 80050ee:	bf00      	nop
		{
			/* Switch Newlib's _impure_ptr variable to point to the _reent
			structure specific to the task that will run first.
			See the third party link http://www.nadler.com/embedded/newlibAndFreeRTOS.html
			for additional information. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
 80050f0:	4b15      	ldr	r3, [pc, #84]	@ (8005148 <vTaskStartScheduler+0xcc>)
 80050f2:	681b      	ldr	r3, [r3, #0]
 80050f4:	3354      	adds	r3, #84	@ 0x54
 80050f6:	4a15      	ldr	r2, [pc, #84]	@ (800514c <vTaskStartScheduler+0xd0>)
 80050f8:	6013      	str	r3, [r2, #0]
		}
		#endif /* configUSE_NEWLIB_REENTRANT */

		xNextTaskUnblockTime = portMAX_DELAY;
 80050fa:	4b15      	ldr	r3, [pc, #84]	@ (8005150 <vTaskStartScheduler+0xd4>)
 80050fc:	f04f 32ff 	mov.w	r2, #4294967295
 8005100:	601a      	str	r2, [r3, #0]
		xSchedulerRunning = pdTRUE;
 8005102:	4b14      	ldr	r3, [pc, #80]	@ (8005154 <vTaskStartScheduler+0xd8>)
 8005104:	2201      	movs	r2, #1
 8005106:	601a      	str	r2, [r3, #0]
		xTickCount = ( TickType_t ) configINITIAL_TICK_COUNT;
 8005108:	4b13      	ldr	r3, [pc, #76]	@ (8005158 <vTaskStartScheduler+0xdc>)
 800510a:	2200      	movs	r2, #0
 800510c:	601a      	str	r2, [r3, #0]

		traceTASK_SWITCHED_IN();

		/* Setting up the timer tick is hardware specific and thus in the
		portable interface. */
		if( xPortStartScheduler() != pdFALSE )
 800510e:	f001 f9df 	bl	80064d0 <xPortStartScheduler>
	}

	/* Prevent compiler warnings if INCLUDE_xTaskGetIdleTaskHandle is set to 0,
	meaning xIdleTaskHandle is not used anywhere else. */
	( void ) xIdleTaskHandle;
}
 8005112:	e00f      	b.n	8005134 <vTaskStartScheduler+0xb8>
		configASSERT( xReturn != errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY );
 8005114:	697b      	ldr	r3, [r7, #20]
 8005116:	f1b3 3fff 	cmp.w	r3, #4294967295
 800511a:	d10b      	bne.n	8005134 <vTaskStartScheduler+0xb8>
	__asm volatile
 800511c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005120:	f383 8811 	msr	BASEPRI, r3
 8005124:	f3bf 8f6f 	isb	sy
 8005128:	f3bf 8f4f 	dsb	sy
 800512c:	60fb      	str	r3, [r7, #12]
}
 800512e:	bf00      	nop
 8005130:	bf00      	nop
 8005132:	e7fd      	b.n	8005130 <vTaskStartScheduler+0xb4>
}
 8005134:	bf00      	nop
 8005136:	3718      	adds	r7, #24
 8005138:	46bd      	mov	sp, r7
 800513a:	bd80      	pop	{r7, pc}
 800513c:	08007bfc 	.word	0x08007bfc
 8005140:	0800578d 	.word	0x0800578d
 8005144:	20000e48 	.word	0x20000e48
 8005148:	20000950 	.word	0x20000950
 800514c:	2000001c 	.word	0x2000001c
 8005150:	20000e44 	.word	0x20000e44
 8005154:	20000e30 	.word	0x20000e30
 8005158:	20000e28 	.word	0x20000e28

0800515c <vTaskSuspendAll>:
	vPortEndScheduler();
}
/*----------------------------------------------------------*/

void vTaskSuspendAll( void )
{
 800515c:	b480      	push	{r7}
 800515e:	af00      	add	r7, sp, #0
	do not otherwise exhibit real time behaviour. */
	portSOFTWARE_BARRIER();

	/* The scheduler is suspended if uxSchedulerSuspended is non-zero.  An increment
	is used to allow calls to vTaskSuspendAll() to nest. */
	++uxSchedulerSuspended;
 8005160:	4b04      	ldr	r3, [pc, #16]	@ (8005174 <vTaskSuspendAll+0x18>)
 8005162:	681b      	ldr	r3, [r3, #0]
 8005164:	3301      	adds	r3, #1
 8005166:	4a03      	ldr	r2, [pc, #12]	@ (8005174 <vTaskSuspendAll+0x18>)
 8005168:	6013      	str	r3, [r2, #0]

	/* Enforces ordering for ports and optimised compilers that may otherwise place
	the above increment elsewhere. */
	portMEMORY_BARRIER();
}
 800516a:	bf00      	nop
 800516c:	46bd      	mov	sp, r7
 800516e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005172:	4770      	bx	lr
 8005174:	20000e4c 	.word	0x20000e4c

08005178 <xTaskResumeAll>:

#endif /* configUSE_TICKLESS_IDLE */
/*----------------------------------------------------------*/

BaseType_t xTaskResumeAll( void )
{
 8005178:	b580      	push	{r7, lr}
 800517a:	b084      	sub	sp, #16
 800517c:	af00      	add	r7, sp, #0
TCB_t *pxTCB = NULL;
 800517e:	2300      	movs	r3, #0
 8005180:	60fb      	str	r3, [r7, #12]
BaseType_t xAlreadyYielded = pdFALSE;
 8005182:	2300      	movs	r3, #0
 8005184:	60bb      	str	r3, [r7, #8]

	/* If uxSchedulerSuspended is zero then this function does not match a
	previous call to vTaskSuspendAll(). */
	configASSERT( uxSchedulerSuspended );
 8005186:	4b42      	ldr	r3, [pc, #264]	@ (8005290 <xTaskResumeAll+0x118>)
 8005188:	681b      	ldr	r3, [r3, #0]
 800518a:	2b00      	cmp	r3, #0
 800518c:	d10b      	bne.n	80051a6 <xTaskResumeAll+0x2e>
	__asm volatile
 800518e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005192:	f383 8811 	msr	BASEPRI, r3
 8005196:	f3bf 8f6f 	isb	sy
 800519a:	f3bf 8f4f 	dsb	sy
 800519e:	603b      	str	r3, [r7, #0]
}
 80051a0:	bf00      	nop
 80051a2:	bf00      	nop
 80051a4:	e7fd      	b.n	80051a2 <xTaskResumeAll+0x2a>
	/* It is possible that an ISR caused a task to be removed from an event
	list while the scheduler was suspended.  If this was the case then the
	removed task will have been added to the xPendingReadyList.  Once the
	scheduler has been resumed it is safe to move all the pending ready
	tasks from this list into their appropriate ready list. */
	taskENTER_CRITICAL();
 80051a6:	f001 fa37 	bl	8006618 <vPortEnterCritical>
	{
		--uxSchedulerSuspended;
 80051aa:	4b39      	ldr	r3, [pc, #228]	@ (8005290 <xTaskResumeAll+0x118>)
 80051ac:	681b      	ldr	r3, [r3, #0]
 80051ae:	3b01      	subs	r3, #1
 80051b0:	4a37      	ldr	r2, [pc, #220]	@ (8005290 <xTaskResumeAll+0x118>)
 80051b2:	6013      	str	r3, [r2, #0]

		if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 80051b4:	4b36      	ldr	r3, [pc, #216]	@ (8005290 <xTaskResumeAll+0x118>)
 80051b6:	681b      	ldr	r3, [r3, #0]
 80051b8:	2b00      	cmp	r3, #0
 80051ba:	d162      	bne.n	8005282 <xTaskResumeAll+0x10a>
		{
			if( uxCurrentNumberOfTasks > ( UBaseType_t ) 0U )
 80051bc:	4b35      	ldr	r3, [pc, #212]	@ (8005294 <xTaskResumeAll+0x11c>)
 80051be:	681b      	ldr	r3, [r3, #0]
 80051c0:	2b00      	cmp	r3, #0
 80051c2:	d05e      	beq.n	8005282 <xTaskResumeAll+0x10a>
			{
				/* Move any readied tasks from the pending list into the
				appropriate ready list. */
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 80051c4:	e02f      	b.n	8005226 <xTaskResumeAll+0xae>
				{
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xPendingReadyList ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 80051c6:	4b34      	ldr	r3, [pc, #208]	@ (8005298 <xTaskResumeAll+0x120>)
 80051c8:	68db      	ldr	r3, [r3, #12]
 80051ca:	68db      	ldr	r3, [r3, #12]
 80051cc:	60fb      	str	r3, [r7, #12]
					( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 80051ce:	68fb      	ldr	r3, [r7, #12]
 80051d0:	3318      	adds	r3, #24
 80051d2:	4618      	mov	r0, r3
 80051d4:	f7fe fdc0 	bl	8003d58 <uxListRemove>
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 80051d8:	68fb      	ldr	r3, [r7, #12]
 80051da:	3304      	adds	r3, #4
 80051dc:	4618      	mov	r0, r3
 80051de:	f7fe fdbb 	bl	8003d58 <uxListRemove>
					prvAddTaskToReadyList( pxTCB );
 80051e2:	68fb      	ldr	r3, [r7, #12]
 80051e4:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80051e6:	4b2d      	ldr	r3, [pc, #180]	@ (800529c <xTaskResumeAll+0x124>)
 80051e8:	681b      	ldr	r3, [r3, #0]
 80051ea:	429a      	cmp	r2, r3
 80051ec:	d903      	bls.n	80051f6 <xTaskResumeAll+0x7e>
 80051ee:	68fb      	ldr	r3, [r7, #12]
 80051f0:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80051f2:	4a2a      	ldr	r2, [pc, #168]	@ (800529c <xTaskResumeAll+0x124>)
 80051f4:	6013      	str	r3, [r2, #0]
 80051f6:	68fb      	ldr	r3, [r7, #12]
 80051f8:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80051fa:	4613      	mov	r3, r2
 80051fc:	009b      	lsls	r3, r3, #2
 80051fe:	4413      	add	r3, r2
 8005200:	009b      	lsls	r3, r3, #2
 8005202:	4a27      	ldr	r2, [pc, #156]	@ (80052a0 <xTaskResumeAll+0x128>)
 8005204:	441a      	add	r2, r3
 8005206:	68fb      	ldr	r3, [r7, #12]
 8005208:	3304      	adds	r3, #4
 800520a:	4619      	mov	r1, r3
 800520c:	4610      	mov	r0, r2
 800520e:	f7fe fd46 	bl	8003c9e <vListInsertEnd>

					/* If the moved task has a priority higher than the current
					task then a yield must be performed. */
					if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 8005212:	68fb      	ldr	r3, [r7, #12]
 8005214:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8005216:	4b23      	ldr	r3, [pc, #140]	@ (80052a4 <xTaskResumeAll+0x12c>)
 8005218:	681b      	ldr	r3, [r3, #0]
 800521a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800521c:	429a      	cmp	r2, r3
 800521e:	d302      	bcc.n	8005226 <xTaskResumeAll+0xae>
					{
						xYieldPending = pdTRUE;
 8005220:	4b21      	ldr	r3, [pc, #132]	@ (80052a8 <xTaskResumeAll+0x130>)
 8005222:	2201      	movs	r2, #1
 8005224:	601a      	str	r2, [r3, #0]
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 8005226:	4b1c      	ldr	r3, [pc, #112]	@ (8005298 <xTaskResumeAll+0x120>)
 8005228:	681b      	ldr	r3, [r3, #0]
 800522a:	2b00      	cmp	r3, #0
 800522c:	d1cb      	bne.n	80051c6 <xTaskResumeAll+0x4e>
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( pxTCB != NULL )
 800522e:	68fb      	ldr	r3, [r7, #12]
 8005230:	2b00      	cmp	r3, #0
 8005232:	d001      	beq.n	8005238 <xTaskResumeAll+0xc0>
					which may have prevented the next unblock time from being
					re-calculated, in which case re-calculate it now.  Mainly
					important for low power tickless implementations, where
					this can prevent an unnecessary exit from low power
					state. */
					prvResetNextTaskUnblockTime();
 8005234:	f000 fb66 	bl	8005904 <prvResetNextTaskUnblockTime>
				/* If any ticks occurred while the scheduler was suspended then
				they should be processed now.  This ensures the tick count does
				not	slip, and that any delayed tasks are resumed at the correct
				time. */
				{
					TickType_t xPendedCounts = xPendedTicks; /* Non-volatile copy. */
 8005238:	4b1c      	ldr	r3, [pc, #112]	@ (80052ac <xTaskResumeAll+0x134>)
 800523a:	681b      	ldr	r3, [r3, #0]
 800523c:	607b      	str	r3, [r7, #4]

					if( xPendedCounts > ( TickType_t ) 0U )
 800523e:	687b      	ldr	r3, [r7, #4]
 8005240:	2b00      	cmp	r3, #0
 8005242:	d010      	beq.n	8005266 <xTaskResumeAll+0xee>
					{
						do
						{
							if( xTaskIncrementTick() != pdFALSE )
 8005244:	f000 f846 	bl	80052d4 <xTaskIncrementTick>
 8005248:	4603      	mov	r3, r0
 800524a:	2b00      	cmp	r3, #0
 800524c:	d002      	beq.n	8005254 <xTaskResumeAll+0xdc>
							{
								xYieldPending = pdTRUE;
 800524e:	4b16      	ldr	r3, [pc, #88]	@ (80052a8 <xTaskResumeAll+0x130>)
 8005250:	2201      	movs	r2, #1
 8005252:	601a      	str	r2, [r3, #0]
							}
							else
							{
								mtCOVERAGE_TEST_MARKER();
							}
							--xPendedCounts;
 8005254:	687b      	ldr	r3, [r7, #4]
 8005256:	3b01      	subs	r3, #1
 8005258:	607b      	str	r3, [r7, #4]
						} while( xPendedCounts > ( TickType_t ) 0U );
 800525a:	687b      	ldr	r3, [r7, #4]
 800525c:	2b00      	cmp	r3, #0
 800525e:	d1f1      	bne.n	8005244 <xTaskResumeAll+0xcc>

						xPendedTicks = 0;
 8005260:	4b12      	ldr	r3, [pc, #72]	@ (80052ac <xTaskResumeAll+0x134>)
 8005262:	2200      	movs	r2, #0
 8005264:	601a      	str	r2, [r3, #0]
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( xYieldPending != pdFALSE )
 8005266:	4b10      	ldr	r3, [pc, #64]	@ (80052a8 <xTaskResumeAll+0x130>)
 8005268:	681b      	ldr	r3, [r3, #0]
 800526a:	2b00      	cmp	r3, #0
 800526c:	d009      	beq.n	8005282 <xTaskResumeAll+0x10a>
				{
					#if( configUSE_PREEMPTION != 0 )
					{
						xAlreadyYielded = pdTRUE;
 800526e:	2301      	movs	r3, #1
 8005270:	60bb      	str	r3, [r7, #8]
					}
					#endif
					taskYIELD_IF_USING_PREEMPTION();
 8005272:	4b0f      	ldr	r3, [pc, #60]	@ (80052b0 <xTaskResumeAll+0x138>)
 8005274:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8005278:	601a      	str	r2, [r3, #0]
 800527a:	f3bf 8f4f 	dsb	sy
 800527e:	f3bf 8f6f 	isb	sy
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 8005282:	f001 f9fb 	bl	800667c <vPortExitCritical>

	return xAlreadyYielded;
 8005286:	68bb      	ldr	r3, [r7, #8]
}
 8005288:	4618      	mov	r0, r3
 800528a:	3710      	adds	r7, #16
 800528c:	46bd      	mov	sp, r7
 800528e:	bd80      	pop	{r7, pc}
 8005290:	20000e4c 	.word	0x20000e4c
 8005294:	20000e24 	.word	0x20000e24
 8005298:	20000de4 	.word	0x20000de4
 800529c:	20000e2c 	.word	0x20000e2c
 80052a0:	20000954 	.word	0x20000954
 80052a4:	20000950 	.word	0x20000950
 80052a8:	20000e38 	.word	0x20000e38
 80052ac:	20000e34 	.word	0x20000e34
 80052b0:	e000ed04 	.word	0xe000ed04

080052b4 <xTaskGetTickCount>:
/*-----------------------------------------------------------*/

TickType_t xTaskGetTickCount( void )
{
 80052b4:	b480      	push	{r7}
 80052b6:	b083      	sub	sp, #12
 80052b8:	af00      	add	r7, sp, #0
TickType_t xTicks;

	/* Critical section required if running on a 16 bit processor. */
	portTICK_TYPE_ENTER_CRITICAL();
	{
		xTicks = xTickCount;
 80052ba:	4b05      	ldr	r3, [pc, #20]	@ (80052d0 <xTaskGetTickCount+0x1c>)
 80052bc:	681b      	ldr	r3, [r3, #0]
 80052be:	607b      	str	r3, [r7, #4]
	}
	portTICK_TYPE_EXIT_CRITICAL();

	return xTicks;
 80052c0:	687b      	ldr	r3, [r7, #4]
}
 80052c2:	4618      	mov	r0, r3
 80052c4:	370c      	adds	r7, #12
 80052c6:	46bd      	mov	sp, r7
 80052c8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80052cc:	4770      	bx	lr
 80052ce:	bf00      	nop
 80052d0:	20000e28 	.word	0x20000e28

080052d4 <xTaskIncrementTick>:

#endif /* INCLUDE_xTaskAbortDelay */
/*----------------------------------------------------------*/

BaseType_t xTaskIncrementTick( void )
{
 80052d4:	b580      	push	{r7, lr}
 80052d6:	b086      	sub	sp, #24
 80052d8:	af00      	add	r7, sp, #0
TCB_t * pxTCB;
TickType_t xItemValue;
BaseType_t xSwitchRequired = pdFALSE;
 80052da:	2300      	movs	r3, #0
 80052dc:	617b      	str	r3, [r7, #20]

	/* Called by the portable layer each time a tick interrupt occurs.
	Increments the tick then checks to see if the new tick value will cause any
	tasks to be unblocked. */
	traceTASK_INCREMENT_TICK( xTickCount );
	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 80052de:	4b4f      	ldr	r3, [pc, #316]	@ (800541c <xTaskIncrementTick+0x148>)
 80052e0:	681b      	ldr	r3, [r3, #0]
 80052e2:	2b00      	cmp	r3, #0
 80052e4:	f040 8090 	bne.w	8005408 <xTaskIncrementTick+0x134>
	{
		/* Minor optimisation.  The tick count cannot change in this
		block. */
		const TickType_t xConstTickCount = xTickCount + ( TickType_t ) 1;
 80052e8:	4b4d      	ldr	r3, [pc, #308]	@ (8005420 <xTaskIncrementTick+0x14c>)
 80052ea:	681b      	ldr	r3, [r3, #0]
 80052ec:	3301      	adds	r3, #1
 80052ee:	613b      	str	r3, [r7, #16]

		/* Increment the RTOS tick, switching the delayed and overflowed
		delayed lists if it wraps to 0. */
		xTickCount = xConstTickCount;
 80052f0:	4a4b      	ldr	r2, [pc, #300]	@ (8005420 <xTaskIncrementTick+0x14c>)
 80052f2:	693b      	ldr	r3, [r7, #16]
 80052f4:	6013      	str	r3, [r2, #0]

		if( xConstTickCount == ( TickType_t ) 0U ) /*lint !e774 'if' does not always evaluate to false as it is looking for an overflow. */
 80052f6:	693b      	ldr	r3, [r7, #16]
 80052f8:	2b00      	cmp	r3, #0
 80052fa:	d121      	bne.n	8005340 <xTaskIncrementTick+0x6c>
		{
			taskSWITCH_DELAYED_LISTS();
 80052fc:	4b49      	ldr	r3, [pc, #292]	@ (8005424 <xTaskIncrementTick+0x150>)
 80052fe:	681b      	ldr	r3, [r3, #0]
 8005300:	681b      	ldr	r3, [r3, #0]
 8005302:	2b00      	cmp	r3, #0
 8005304:	d00b      	beq.n	800531e <xTaskIncrementTick+0x4a>
	__asm volatile
 8005306:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800530a:	f383 8811 	msr	BASEPRI, r3
 800530e:	f3bf 8f6f 	isb	sy
 8005312:	f3bf 8f4f 	dsb	sy
 8005316:	603b      	str	r3, [r7, #0]
}
 8005318:	bf00      	nop
 800531a:	bf00      	nop
 800531c:	e7fd      	b.n	800531a <xTaskIncrementTick+0x46>
 800531e:	4b41      	ldr	r3, [pc, #260]	@ (8005424 <xTaskIncrementTick+0x150>)
 8005320:	681b      	ldr	r3, [r3, #0]
 8005322:	60fb      	str	r3, [r7, #12]
 8005324:	4b40      	ldr	r3, [pc, #256]	@ (8005428 <xTaskIncrementTick+0x154>)
 8005326:	681b      	ldr	r3, [r3, #0]
 8005328:	4a3e      	ldr	r2, [pc, #248]	@ (8005424 <xTaskIncrementTick+0x150>)
 800532a:	6013      	str	r3, [r2, #0]
 800532c:	4a3e      	ldr	r2, [pc, #248]	@ (8005428 <xTaskIncrementTick+0x154>)
 800532e:	68fb      	ldr	r3, [r7, #12]
 8005330:	6013      	str	r3, [r2, #0]
 8005332:	4b3e      	ldr	r3, [pc, #248]	@ (800542c <xTaskIncrementTick+0x158>)
 8005334:	681b      	ldr	r3, [r3, #0]
 8005336:	3301      	adds	r3, #1
 8005338:	4a3c      	ldr	r2, [pc, #240]	@ (800542c <xTaskIncrementTick+0x158>)
 800533a:	6013      	str	r3, [r2, #0]
 800533c:	f000 fae2 	bl	8005904 <prvResetNextTaskUnblockTime>

		/* See if this tick has made a timeout expire.  Tasks are stored in
		the	queue in the order of their wake time - meaning once one task
		has been found whose block time has not expired there is no need to
		look any further down the list. */
		if( xConstTickCount >= xNextTaskUnblockTime )
 8005340:	4b3b      	ldr	r3, [pc, #236]	@ (8005430 <xTaskIncrementTick+0x15c>)
 8005342:	681b      	ldr	r3, [r3, #0]
 8005344:	693a      	ldr	r2, [r7, #16]
 8005346:	429a      	cmp	r2, r3
 8005348:	d349      	bcc.n	80053de <xTaskIncrementTick+0x10a>
		{
			for( ;; )
			{
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 800534a:	4b36      	ldr	r3, [pc, #216]	@ (8005424 <xTaskIncrementTick+0x150>)
 800534c:	681b      	ldr	r3, [r3, #0]
 800534e:	681b      	ldr	r3, [r3, #0]
 8005350:	2b00      	cmp	r3, #0
 8005352:	d104      	bne.n	800535e <xTaskIncrementTick+0x8a>
					/* The delayed list is empty.  Set xNextTaskUnblockTime
					to the maximum possible value so it is extremely
					unlikely that the
					if( xTickCount >= xNextTaskUnblockTime ) test will pass
					next time through. */
					xNextTaskUnblockTime = portMAX_DELAY; /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8005354:	4b36      	ldr	r3, [pc, #216]	@ (8005430 <xTaskIncrementTick+0x15c>)
 8005356:	f04f 32ff 	mov.w	r2, #4294967295
 800535a:	601a      	str	r2, [r3, #0]
					break;
 800535c:	e03f      	b.n	80053de <xTaskIncrementTick+0x10a>
				{
					/* The delayed list is not empty, get the value of the
					item at the head of the delayed list.  This is the time
					at which the task at the head of the delayed list must
					be removed from the Blocked state. */
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800535e:	4b31      	ldr	r3, [pc, #196]	@ (8005424 <xTaskIncrementTick+0x150>)
 8005360:	681b      	ldr	r3, [r3, #0]
 8005362:	68db      	ldr	r3, [r3, #12]
 8005364:	68db      	ldr	r3, [r3, #12]
 8005366:	60bb      	str	r3, [r7, #8]
					xItemValue = listGET_LIST_ITEM_VALUE( &( pxTCB->xStateListItem ) );
 8005368:	68bb      	ldr	r3, [r7, #8]
 800536a:	685b      	ldr	r3, [r3, #4]
 800536c:	607b      	str	r3, [r7, #4]

					if( xConstTickCount < xItemValue )
 800536e:	693a      	ldr	r2, [r7, #16]
 8005370:	687b      	ldr	r3, [r7, #4]
 8005372:	429a      	cmp	r2, r3
 8005374:	d203      	bcs.n	800537e <xTaskIncrementTick+0xaa>
						/* It is not time to unblock this item yet, but the
						item value is the time at which the task at the head
						of the blocked list must be removed from the Blocked
						state -	so record the item value in
						xNextTaskUnblockTime. */
						xNextTaskUnblockTime = xItemValue;
 8005376:	4a2e      	ldr	r2, [pc, #184]	@ (8005430 <xTaskIncrementTick+0x15c>)
 8005378:	687b      	ldr	r3, [r7, #4]
 800537a:	6013      	str	r3, [r2, #0]
						break; /*lint !e9011 Code structure here is deedmed easier to understand with multiple breaks. */
 800537c:	e02f      	b.n	80053de <xTaskIncrementTick+0x10a>
					{
						mtCOVERAGE_TEST_MARKER();
					}

					/* It is time to remove the item from the Blocked state. */
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 800537e:	68bb      	ldr	r3, [r7, #8]
 8005380:	3304      	adds	r3, #4
 8005382:	4618      	mov	r0, r3
 8005384:	f7fe fce8 	bl	8003d58 <uxListRemove>

					/* Is the task waiting on an event also?  If so remove
					it from the event list. */
					if( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) != NULL )
 8005388:	68bb      	ldr	r3, [r7, #8]
 800538a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800538c:	2b00      	cmp	r3, #0
 800538e:	d004      	beq.n	800539a <xTaskIncrementTick+0xc6>
					{
						( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 8005390:	68bb      	ldr	r3, [r7, #8]
 8005392:	3318      	adds	r3, #24
 8005394:	4618      	mov	r0, r3
 8005396:	f7fe fcdf 	bl	8003d58 <uxListRemove>
						mtCOVERAGE_TEST_MARKER();
					}

					/* Place the unblocked task into the appropriate ready
					list. */
					prvAddTaskToReadyList( pxTCB );
 800539a:	68bb      	ldr	r3, [r7, #8]
 800539c:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800539e:	4b25      	ldr	r3, [pc, #148]	@ (8005434 <xTaskIncrementTick+0x160>)
 80053a0:	681b      	ldr	r3, [r3, #0]
 80053a2:	429a      	cmp	r2, r3
 80053a4:	d903      	bls.n	80053ae <xTaskIncrementTick+0xda>
 80053a6:	68bb      	ldr	r3, [r7, #8]
 80053a8:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80053aa:	4a22      	ldr	r2, [pc, #136]	@ (8005434 <xTaskIncrementTick+0x160>)
 80053ac:	6013      	str	r3, [r2, #0]
 80053ae:	68bb      	ldr	r3, [r7, #8]
 80053b0:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80053b2:	4613      	mov	r3, r2
 80053b4:	009b      	lsls	r3, r3, #2
 80053b6:	4413      	add	r3, r2
 80053b8:	009b      	lsls	r3, r3, #2
 80053ba:	4a1f      	ldr	r2, [pc, #124]	@ (8005438 <xTaskIncrementTick+0x164>)
 80053bc:	441a      	add	r2, r3
 80053be:	68bb      	ldr	r3, [r7, #8]
 80053c0:	3304      	adds	r3, #4
 80053c2:	4619      	mov	r1, r3
 80053c4:	4610      	mov	r0, r2
 80053c6:	f7fe fc6a 	bl	8003c9e <vListInsertEnd>
					{
						/* Preemption is on, but a context switch should
						only be performed if the unblocked task has a
						priority that is equal to or higher than the
						currently executing task. */
						if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 80053ca:	68bb      	ldr	r3, [r7, #8]
 80053cc:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80053ce:	4b1b      	ldr	r3, [pc, #108]	@ (800543c <xTaskIncrementTick+0x168>)
 80053d0:	681b      	ldr	r3, [r3, #0]
 80053d2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80053d4:	429a      	cmp	r2, r3
 80053d6:	d3b8      	bcc.n	800534a <xTaskIncrementTick+0x76>
						{
							xSwitchRequired = pdTRUE;
 80053d8:	2301      	movs	r3, #1
 80053da:	617b      	str	r3, [r7, #20]
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 80053dc:	e7b5      	b.n	800534a <xTaskIncrementTick+0x76>
		/* Tasks of equal priority to the currently running task will share
		processing time (time slice) if preemption is on, and the application
		writer has not explicitly turned time slicing off. */
		#if ( ( configUSE_PREEMPTION == 1 ) && ( configUSE_TIME_SLICING == 1 ) )
		{
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ pxCurrentTCB->uxPriority ] ) ) > ( UBaseType_t ) 1 )
 80053de:	4b17      	ldr	r3, [pc, #92]	@ (800543c <xTaskIncrementTick+0x168>)
 80053e0:	681b      	ldr	r3, [r3, #0]
 80053e2:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80053e4:	4914      	ldr	r1, [pc, #80]	@ (8005438 <xTaskIncrementTick+0x164>)
 80053e6:	4613      	mov	r3, r2
 80053e8:	009b      	lsls	r3, r3, #2
 80053ea:	4413      	add	r3, r2
 80053ec:	009b      	lsls	r3, r3, #2
 80053ee:	440b      	add	r3, r1
 80053f0:	681b      	ldr	r3, [r3, #0]
 80053f2:	2b01      	cmp	r3, #1
 80053f4:	d901      	bls.n	80053fa <xTaskIncrementTick+0x126>
			{
				xSwitchRequired = pdTRUE;
 80053f6:	2301      	movs	r3, #1
 80053f8:	617b      	str	r3, [r7, #20]
		}
		#endif /* configUSE_TICK_HOOK */

		#if ( configUSE_PREEMPTION == 1 )
		{
			if( xYieldPending != pdFALSE )
 80053fa:	4b11      	ldr	r3, [pc, #68]	@ (8005440 <xTaskIncrementTick+0x16c>)
 80053fc:	681b      	ldr	r3, [r3, #0]
 80053fe:	2b00      	cmp	r3, #0
 8005400:	d007      	beq.n	8005412 <xTaskIncrementTick+0x13e>
			{
				xSwitchRequired = pdTRUE;
 8005402:	2301      	movs	r3, #1
 8005404:	617b      	str	r3, [r7, #20]
 8005406:	e004      	b.n	8005412 <xTaskIncrementTick+0x13e>
		}
		#endif /* configUSE_PREEMPTION */
	}
	else
	{
		++xPendedTicks;
 8005408:	4b0e      	ldr	r3, [pc, #56]	@ (8005444 <xTaskIncrementTick+0x170>)
 800540a:	681b      	ldr	r3, [r3, #0]
 800540c:	3301      	adds	r3, #1
 800540e:	4a0d      	ldr	r2, [pc, #52]	@ (8005444 <xTaskIncrementTick+0x170>)
 8005410:	6013      	str	r3, [r2, #0]
			vApplicationTickHook();
		}
		#endif
	}

	return xSwitchRequired;
 8005412:	697b      	ldr	r3, [r7, #20]
}
 8005414:	4618      	mov	r0, r3
 8005416:	3718      	adds	r7, #24
 8005418:	46bd      	mov	sp, r7
 800541a:	bd80      	pop	{r7, pc}
 800541c:	20000e4c 	.word	0x20000e4c
 8005420:	20000e28 	.word	0x20000e28
 8005424:	20000ddc 	.word	0x20000ddc
 8005428:	20000de0 	.word	0x20000de0
 800542c:	20000e3c 	.word	0x20000e3c
 8005430:	20000e44 	.word	0x20000e44
 8005434:	20000e2c 	.word	0x20000e2c
 8005438:	20000954 	.word	0x20000954
 800543c:	20000950 	.word	0x20000950
 8005440:	20000e38 	.word	0x20000e38
 8005444:	20000e34 	.word	0x20000e34

08005448 <vTaskSwitchContext>:

#endif /* configUSE_APPLICATION_TASK_TAG */
/*-----------------------------------------------------------*/

void vTaskSwitchContext( void )
{
 8005448:	b480      	push	{r7}
 800544a:	b085      	sub	sp, #20
 800544c:	af00      	add	r7, sp, #0
	if( uxSchedulerSuspended != ( UBaseType_t ) pdFALSE )
 800544e:	4b2b      	ldr	r3, [pc, #172]	@ (80054fc <vTaskSwitchContext+0xb4>)
 8005450:	681b      	ldr	r3, [r3, #0]
 8005452:	2b00      	cmp	r3, #0
 8005454:	d003      	beq.n	800545e <vTaskSwitchContext+0x16>
	{
		/* The scheduler is currently suspended - do not allow a context
		switch. */
		xYieldPending = pdTRUE;
 8005456:	4b2a      	ldr	r3, [pc, #168]	@ (8005500 <vTaskSwitchContext+0xb8>)
 8005458:	2201      	movs	r2, #1
 800545a:	601a      	str	r2, [r3, #0]
			for additional information. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
		}
		#endif /* configUSE_NEWLIB_REENTRANT */
	}
}
 800545c:	e047      	b.n	80054ee <vTaskSwitchContext+0xa6>
		xYieldPending = pdFALSE;
 800545e:	4b28      	ldr	r3, [pc, #160]	@ (8005500 <vTaskSwitchContext+0xb8>)
 8005460:	2200      	movs	r2, #0
 8005462:	601a      	str	r2, [r3, #0]
		taskSELECT_HIGHEST_PRIORITY_TASK(); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8005464:	4b27      	ldr	r3, [pc, #156]	@ (8005504 <vTaskSwitchContext+0xbc>)
 8005466:	681b      	ldr	r3, [r3, #0]
 8005468:	60fb      	str	r3, [r7, #12]
 800546a:	e011      	b.n	8005490 <vTaskSwitchContext+0x48>
 800546c:	68fb      	ldr	r3, [r7, #12]
 800546e:	2b00      	cmp	r3, #0
 8005470:	d10b      	bne.n	800548a <vTaskSwitchContext+0x42>
	__asm volatile
 8005472:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005476:	f383 8811 	msr	BASEPRI, r3
 800547a:	f3bf 8f6f 	isb	sy
 800547e:	f3bf 8f4f 	dsb	sy
 8005482:	607b      	str	r3, [r7, #4]
}
 8005484:	bf00      	nop
 8005486:	bf00      	nop
 8005488:	e7fd      	b.n	8005486 <vTaskSwitchContext+0x3e>
 800548a:	68fb      	ldr	r3, [r7, #12]
 800548c:	3b01      	subs	r3, #1
 800548e:	60fb      	str	r3, [r7, #12]
 8005490:	491d      	ldr	r1, [pc, #116]	@ (8005508 <vTaskSwitchContext+0xc0>)
 8005492:	68fa      	ldr	r2, [r7, #12]
 8005494:	4613      	mov	r3, r2
 8005496:	009b      	lsls	r3, r3, #2
 8005498:	4413      	add	r3, r2
 800549a:	009b      	lsls	r3, r3, #2
 800549c:	440b      	add	r3, r1
 800549e:	681b      	ldr	r3, [r3, #0]
 80054a0:	2b00      	cmp	r3, #0
 80054a2:	d0e3      	beq.n	800546c <vTaskSwitchContext+0x24>
 80054a4:	68fa      	ldr	r2, [r7, #12]
 80054a6:	4613      	mov	r3, r2
 80054a8:	009b      	lsls	r3, r3, #2
 80054aa:	4413      	add	r3, r2
 80054ac:	009b      	lsls	r3, r3, #2
 80054ae:	4a16      	ldr	r2, [pc, #88]	@ (8005508 <vTaskSwitchContext+0xc0>)
 80054b0:	4413      	add	r3, r2
 80054b2:	60bb      	str	r3, [r7, #8]
 80054b4:	68bb      	ldr	r3, [r7, #8]
 80054b6:	685b      	ldr	r3, [r3, #4]
 80054b8:	685a      	ldr	r2, [r3, #4]
 80054ba:	68bb      	ldr	r3, [r7, #8]
 80054bc:	605a      	str	r2, [r3, #4]
 80054be:	68bb      	ldr	r3, [r7, #8]
 80054c0:	685a      	ldr	r2, [r3, #4]
 80054c2:	68bb      	ldr	r3, [r7, #8]
 80054c4:	3308      	adds	r3, #8
 80054c6:	429a      	cmp	r2, r3
 80054c8:	d104      	bne.n	80054d4 <vTaskSwitchContext+0x8c>
 80054ca:	68bb      	ldr	r3, [r7, #8]
 80054cc:	685b      	ldr	r3, [r3, #4]
 80054ce:	685a      	ldr	r2, [r3, #4]
 80054d0:	68bb      	ldr	r3, [r7, #8]
 80054d2:	605a      	str	r2, [r3, #4]
 80054d4:	68bb      	ldr	r3, [r7, #8]
 80054d6:	685b      	ldr	r3, [r3, #4]
 80054d8:	68db      	ldr	r3, [r3, #12]
 80054da:	4a0c      	ldr	r2, [pc, #48]	@ (800550c <vTaskSwitchContext+0xc4>)
 80054dc:	6013      	str	r3, [r2, #0]
 80054de:	4a09      	ldr	r2, [pc, #36]	@ (8005504 <vTaskSwitchContext+0xbc>)
 80054e0:	68fb      	ldr	r3, [r7, #12]
 80054e2:	6013      	str	r3, [r2, #0]
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
 80054e4:	4b09      	ldr	r3, [pc, #36]	@ (800550c <vTaskSwitchContext+0xc4>)
 80054e6:	681b      	ldr	r3, [r3, #0]
 80054e8:	3354      	adds	r3, #84	@ 0x54
 80054ea:	4a09      	ldr	r2, [pc, #36]	@ (8005510 <vTaskSwitchContext+0xc8>)
 80054ec:	6013      	str	r3, [r2, #0]
}
 80054ee:	bf00      	nop
 80054f0:	3714      	adds	r7, #20
 80054f2:	46bd      	mov	sp, r7
 80054f4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80054f8:	4770      	bx	lr
 80054fa:	bf00      	nop
 80054fc:	20000e4c 	.word	0x20000e4c
 8005500:	20000e38 	.word	0x20000e38
 8005504:	20000e2c 	.word	0x20000e2c
 8005508:	20000954 	.word	0x20000954
 800550c:	20000950 	.word	0x20000950
 8005510:	2000001c 	.word	0x2000001c

08005514 <vTaskPlaceOnEventList>:
/*-----------------------------------------------------------*/

void vTaskPlaceOnEventList( List_t * const pxEventList, const TickType_t xTicksToWait )
{
 8005514:	b580      	push	{r7, lr}
 8005516:	b084      	sub	sp, #16
 8005518:	af00      	add	r7, sp, #0
 800551a:	6078      	str	r0, [r7, #4]
 800551c:	6039      	str	r1, [r7, #0]
	configASSERT( pxEventList );
 800551e:	687b      	ldr	r3, [r7, #4]
 8005520:	2b00      	cmp	r3, #0
 8005522:	d10b      	bne.n	800553c <vTaskPlaceOnEventList+0x28>
	__asm volatile
 8005524:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005528:	f383 8811 	msr	BASEPRI, r3
 800552c:	f3bf 8f6f 	isb	sy
 8005530:	f3bf 8f4f 	dsb	sy
 8005534:	60fb      	str	r3, [r7, #12]
}
 8005536:	bf00      	nop
 8005538:	bf00      	nop
 800553a:	e7fd      	b.n	8005538 <vTaskPlaceOnEventList+0x24>

	/* Place the event list item of the TCB in the appropriate event list.
	This is placed in the list in priority order so the highest priority task
	is the first to be woken by the event.  The queue that contains the event
	list is locked, preventing simultaneous access from interrupts. */
	vListInsert( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 800553c:	4b07      	ldr	r3, [pc, #28]	@ (800555c <vTaskPlaceOnEventList+0x48>)
 800553e:	681b      	ldr	r3, [r3, #0]
 8005540:	3318      	adds	r3, #24
 8005542:	4619      	mov	r1, r3
 8005544:	6878      	ldr	r0, [r7, #4]
 8005546:	f7fe fbce 	bl	8003ce6 <vListInsert>

	prvAddCurrentTaskToDelayedList( xTicksToWait, pdTRUE );
 800554a:	2101      	movs	r1, #1
 800554c:	6838      	ldr	r0, [r7, #0]
 800554e:	f000 fb87 	bl	8005c60 <prvAddCurrentTaskToDelayedList>
}
 8005552:	bf00      	nop
 8005554:	3710      	adds	r7, #16
 8005556:	46bd      	mov	sp, r7
 8005558:	bd80      	pop	{r7, pc}
 800555a:	bf00      	nop
 800555c:	20000950 	.word	0x20000950

08005560 <vTaskPlaceOnEventListRestricted>:
/*-----------------------------------------------------------*/

#if( configUSE_TIMERS == 1 )

	void vTaskPlaceOnEventListRestricted( List_t * const pxEventList, TickType_t xTicksToWait, const BaseType_t xWaitIndefinitely )
	{
 8005560:	b580      	push	{r7, lr}
 8005562:	b086      	sub	sp, #24
 8005564:	af00      	add	r7, sp, #0
 8005566:	60f8      	str	r0, [r7, #12]
 8005568:	60b9      	str	r1, [r7, #8]
 800556a:	607a      	str	r2, [r7, #4]
		configASSERT( pxEventList );
 800556c:	68fb      	ldr	r3, [r7, #12]
 800556e:	2b00      	cmp	r3, #0
 8005570:	d10b      	bne.n	800558a <vTaskPlaceOnEventListRestricted+0x2a>
	__asm volatile
 8005572:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005576:	f383 8811 	msr	BASEPRI, r3
 800557a:	f3bf 8f6f 	isb	sy
 800557e:	f3bf 8f4f 	dsb	sy
 8005582:	617b      	str	r3, [r7, #20]
}
 8005584:	bf00      	nop
 8005586:	bf00      	nop
 8005588:	e7fd      	b.n	8005586 <vTaskPlaceOnEventListRestricted+0x26>

		/* Place the event list item of the TCB in the appropriate event list.
		In this case it is assume that this is the only task that is going to
		be waiting on this event list, so the faster vListInsertEnd() function
		can be used in place of vListInsert. */
		vListInsertEnd( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 800558a:	4b0a      	ldr	r3, [pc, #40]	@ (80055b4 <vTaskPlaceOnEventListRestricted+0x54>)
 800558c:	681b      	ldr	r3, [r3, #0]
 800558e:	3318      	adds	r3, #24
 8005590:	4619      	mov	r1, r3
 8005592:	68f8      	ldr	r0, [r7, #12]
 8005594:	f7fe fb83 	bl	8003c9e <vListInsertEnd>

		/* If the task should block indefinitely then set the block time to a
		value that will be recognised as an indefinite delay inside the
		prvAddCurrentTaskToDelayedList() function. */
		if( xWaitIndefinitely != pdFALSE )
 8005598:	687b      	ldr	r3, [r7, #4]
 800559a:	2b00      	cmp	r3, #0
 800559c:	d002      	beq.n	80055a4 <vTaskPlaceOnEventListRestricted+0x44>
		{
			xTicksToWait = portMAX_DELAY;
 800559e:	f04f 33ff 	mov.w	r3, #4294967295
 80055a2:	60bb      	str	r3, [r7, #8]
		}

		traceTASK_DELAY_UNTIL( ( xTickCount + xTicksToWait ) );
		prvAddCurrentTaskToDelayedList( xTicksToWait, xWaitIndefinitely );
 80055a4:	6879      	ldr	r1, [r7, #4]
 80055a6:	68b8      	ldr	r0, [r7, #8]
 80055a8:	f000 fb5a 	bl	8005c60 <prvAddCurrentTaskToDelayedList>
	}
 80055ac:	bf00      	nop
 80055ae:	3718      	adds	r7, #24
 80055b0:	46bd      	mov	sp, r7
 80055b2:	bd80      	pop	{r7, pc}
 80055b4:	20000950 	.word	0x20000950

080055b8 <xTaskRemoveFromEventList>:

#endif /* configUSE_TIMERS */
/*-----------------------------------------------------------*/

BaseType_t xTaskRemoveFromEventList( const List_t * const pxEventList )
{
 80055b8:	b580      	push	{r7, lr}
 80055ba:	b086      	sub	sp, #24
 80055bc:	af00      	add	r7, sp, #0
 80055be:	6078      	str	r0, [r7, #4]
	get called - the lock count on the queue will get modified instead.  This
	means exclusive access to the event list is guaranteed here.

	This function assumes that a check has already been made to ensure that
	pxEventList is not empty. */
	pxUnblockedTCB = listGET_OWNER_OF_HEAD_ENTRY( pxEventList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 80055c0:	687b      	ldr	r3, [r7, #4]
 80055c2:	68db      	ldr	r3, [r3, #12]
 80055c4:	68db      	ldr	r3, [r3, #12]
 80055c6:	613b      	str	r3, [r7, #16]
	configASSERT( pxUnblockedTCB );
 80055c8:	693b      	ldr	r3, [r7, #16]
 80055ca:	2b00      	cmp	r3, #0
 80055cc:	d10b      	bne.n	80055e6 <xTaskRemoveFromEventList+0x2e>
	__asm volatile
 80055ce:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80055d2:	f383 8811 	msr	BASEPRI, r3
 80055d6:	f3bf 8f6f 	isb	sy
 80055da:	f3bf 8f4f 	dsb	sy
 80055de:	60fb      	str	r3, [r7, #12]
}
 80055e0:	bf00      	nop
 80055e2:	bf00      	nop
 80055e4:	e7fd      	b.n	80055e2 <xTaskRemoveFromEventList+0x2a>
	( void ) uxListRemove( &( pxUnblockedTCB->xEventListItem ) );
 80055e6:	693b      	ldr	r3, [r7, #16]
 80055e8:	3318      	adds	r3, #24
 80055ea:	4618      	mov	r0, r3
 80055ec:	f7fe fbb4 	bl	8003d58 <uxListRemove>

	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 80055f0:	4b1d      	ldr	r3, [pc, #116]	@ (8005668 <xTaskRemoveFromEventList+0xb0>)
 80055f2:	681b      	ldr	r3, [r3, #0]
 80055f4:	2b00      	cmp	r3, #0
 80055f6:	d11d      	bne.n	8005634 <xTaskRemoveFromEventList+0x7c>
	{
		( void ) uxListRemove( &( pxUnblockedTCB->xStateListItem ) );
 80055f8:	693b      	ldr	r3, [r7, #16]
 80055fa:	3304      	adds	r3, #4
 80055fc:	4618      	mov	r0, r3
 80055fe:	f7fe fbab 	bl	8003d58 <uxListRemove>
		prvAddTaskToReadyList( pxUnblockedTCB );
 8005602:	693b      	ldr	r3, [r7, #16]
 8005604:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8005606:	4b19      	ldr	r3, [pc, #100]	@ (800566c <xTaskRemoveFromEventList+0xb4>)
 8005608:	681b      	ldr	r3, [r3, #0]
 800560a:	429a      	cmp	r2, r3
 800560c:	d903      	bls.n	8005616 <xTaskRemoveFromEventList+0x5e>
 800560e:	693b      	ldr	r3, [r7, #16]
 8005610:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005612:	4a16      	ldr	r2, [pc, #88]	@ (800566c <xTaskRemoveFromEventList+0xb4>)
 8005614:	6013      	str	r3, [r2, #0]
 8005616:	693b      	ldr	r3, [r7, #16]
 8005618:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800561a:	4613      	mov	r3, r2
 800561c:	009b      	lsls	r3, r3, #2
 800561e:	4413      	add	r3, r2
 8005620:	009b      	lsls	r3, r3, #2
 8005622:	4a13      	ldr	r2, [pc, #76]	@ (8005670 <xTaskRemoveFromEventList+0xb8>)
 8005624:	441a      	add	r2, r3
 8005626:	693b      	ldr	r3, [r7, #16]
 8005628:	3304      	adds	r3, #4
 800562a:	4619      	mov	r1, r3
 800562c:	4610      	mov	r0, r2
 800562e:	f7fe fb36 	bl	8003c9e <vListInsertEnd>
 8005632:	e005      	b.n	8005640 <xTaskRemoveFromEventList+0x88>
	}
	else
	{
		/* The delayed and ready lists cannot be accessed, so hold this task
		pending until the scheduler is resumed. */
		vListInsertEnd( &( xPendingReadyList ), &( pxUnblockedTCB->xEventListItem ) );
 8005634:	693b      	ldr	r3, [r7, #16]
 8005636:	3318      	adds	r3, #24
 8005638:	4619      	mov	r1, r3
 800563a:	480e      	ldr	r0, [pc, #56]	@ (8005674 <xTaskRemoveFromEventList+0xbc>)
 800563c:	f7fe fb2f 	bl	8003c9e <vListInsertEnd>
	}

	if( pxUnblockedTCB->uxPriority > pxCurrentTCB->uxPriority )
 8005640:	693b      	ldr	r3, [r7, #16]
 8005642:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8005644:	4b0c      	ldr	r3, [pc, #48]	@ (8005678 <xTaskRemoveFromEventList+0xc0>)
 8005646:	681b      	ldr	r3, [r3, #0]
 8005648:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800564a:	429a      	cmp	r2, r3
 800564c:	d905      	bls.n	800565a <xTaskRemoveFromEventList+0xa2>
	{
		/* Return true if the task removed from the event list has a higher
		priority than the calling task.  This allows the calling task to know if
		it should force a context switch now. */
		xReturn = pdTRUE;
 800564e:	2301      	movs	r3, #1
 8005650:	617b      	str	r3, [r7, #20]

		/* Mark that a yield is pending in case the user is not using the
		"xHigherPriorityTaskWoken" parameter to an ISR safe FreeRTOS function. */
		xYieldPending = pdTRUE;
 8005652:	4b0a      	ldr	r3, [pc, #40]	@ (800567c <xTaskRemoveFromEventList+0xc4>)
 8005654:	2201      	movs	r2, #1
 8005656:	601a      	str	r2, [r3, #0]
 8005658:	e001      	b.n	800565e <xTaskRemoveFromEventList+0xa6>
	}
	else
	{
		xReturn = pdFALSE;
 800565a:	2300      	movs	r3, #0
 800565c:	617b      	str	r3, [r7, #20]
	}

	return xReturn;
 800565e:	697b      	ldr	r3, [r7, #20]
}
 8005660:	4618      	mov	r0, r3
 8005662:	3718      	adds	r7, #24
 8005664:	46bd      	mov	sp, r7
 8005666:	bd80      	pop	{r7, pc}
 8005668:	20000e4c 	.word	0x20000e4c
 800566c:	20000e2c 	.word	0x20000e2c
 8005670:	20000954 	.word	0x20000954
 8005674:	20000de4 	.word	0x20000de4
 8005678:	20000950 	.word	0x20000950
 800567c:	20000e38 	.word	0x20000e38

08005680 <vTaskInternalSetTimeOutState>:
	taskEXIT_CRITICAL();
}
/*-----------------------------------------------------------*/

void vTaskInternalSetTimeOutState( TimeOut_t * const pxTimeOut )
{
 8005680:	b480      	push	{r7}
 8005682:	b083      	sub	sp, #12
 8005684:	af00      	add	r7, sp, #0
 8005686:	6078      	str	r0, [r7, #4]
	/* For internal use only as it does not use a critical section. */
	pxTimeOut->xOverflowCount = xNumOfOverflows;
 8005688:	4b06      	ldr	r3, [pc, #24]	@ (80056a4 <vTaskInternalSetTimeOutState+0x24>)
 800568a:	681a      	ldr	r2, [r3, #0]
 800568c:	687b      	ldr	r3, [r7, #4]
 800568e:	601a      	str	r2, [r3, #0]
	pxTimeOut->xTimeOnEntering = xTickCount;
 8005690:	4b05      	ldr	r3, [pc, #20]	@ (80056a8 <vTaskInternalSetTimeOutState+0x28>)
 8005692:	681a      	ldr	r2, [r3, #0]
 8005694:	687b      	ldr	r3, [r7, #4]
 8005696:	605a      	str	r2, [r3, #4]
}
 8005698:	bf00      	nop
 800569a:	370c      	adds	r7, #12
 800569c:	46bd      	mov	sp, r7
 800569e:	f85d 7b04 	ldr.w	r7, [sp], #4
 80056a2:	4770      	bx	lr
 80056a4:	20000e3c 	.word	0x20000e3c
 80056a8:	20000e28 	.word	0x20000e28

080056ac <xTaskCheckForTimeOut>:
/*-----------------------------------------------------------*/

BaseType_t xTaskCheckForTimeOut( TimeOut_t * const pxTimeOut, TickType_t * const pxTicksToWait )
{
 80056ac:	b580      	push	{r7, lr}
 80056ae:	b088      	sub	sp, #32
 80056b0:	af00      	add	r7, sp, #0
 80056b2:	6078      	str	r0, [r7, #4]
 80056b4:	6039      	str	r1, [r7, #0]
BaseType_t xReturn;

	configASSERT( pxTimeOut );
 80056b6:	687b      	ldr	r3, [r7, #4]
 80056b8:	2b00      	cmp	r3, #0
 80056ba:	d10b      	bne.n	80056d4 <xTaskCheckForTimeOut+0x28>
	__asm volatile
 80056bc:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80056c0:	f383 8811 	msr	BASEPRI, r3
 80056c4:	f3bf 8f6f 	isb	sy
 80056c8:	f3bf 8f4f 	dsb	sy
 80056cc:	613b      	str	r3, [r7, #16]
}
 80056ce:	bf00      	nop
 80056d0:	bf00      	nop
 80056d2:	e7fd      	b.n	80056d0 <xTaskCheckForTimeOut+0x24>
	configASSERT( pxTicksToWait );
 80056d4:	683b      	ldr	r3, [r7, #0]
 80056d6:	2b00      	cmp	r3, #0
 80056d8:	d10b      	bne.n	80056f2 <xTaskCheckForTimeOut+0x46>
	__asm volatile
 80056da:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80056de:	f383 8811 	msr	BASEPRI, r3
 80056e2:	f3bf 8f6f 	isb	sy
 80056e6:	f3bf 8f4f 	dsb	sy
 80056ea:	60fb      	str	r3, [r7, #12]
}
 80056ec:	bf00      	nop
 80056ee:	bf00      	nop
 80056f0:	e7fd      	b.n	80056ee <xTaskCheckForTimeOut+0x42>

	taskENTER_CRITICAL();
 80056f2:	f000 ff91 	bl	8006618 <vPortEnterCritical>
	{
		/* Minor optimisation.  The tick count cannot change in this block. */
		const TickType_t xConstTickCount = xTickCount;
 80056f6:	4b1d      	ldr	r3, [pc, #116]	@ (800576c <xTaskCheckForTimeOut+0xc0>)
 80056f8:	681b      	ldr	r3, [r3, #0]
 80056fa:	61bb      	str	r3, [r7, #24]
		const TickType_t xElapsedTime = xConstTickCount - pxTimeOut->xTimeOnEntering;
 80056fc:	687b      	ldr	r3, [r7, #4]
 80056fe:	685b      	ldr	r3, [r3, #4]
 8005700:	69ba      	ldr	r2, [r7, #24]
 8005702:	1ad3      	subs	r3, r2, r3
 8005704:	617b      	str	r3, [r7, #20]
			}
			else
		#endif

		#if ( INCLUDE_vTaskSuspend == 1 )
			if( *pxTicksToWait == portMAX_DELAY )
 8005706:	683b      	ldr	r3, [r7, #0]
 8005708:	681b      	ldr	r3, [r3, #0]
 800570a:	f1b3 3fff 	cmp.w	r3, #4294967295
 800570e:	d102      	bne.n	8005716 <xTaskCheckForTimeOut+0x6a>
			{
				/* If INCLUDE_vTaskSuspend is set to 1 and the block time
				specified is the maximum block time then the task should block
				indefinitely, and therefore never time out. */
				xReturn = pdFALSE;
 8005710:	2300      	movs	r3, #0
 8005712:	61fb      	str	r3, [r7, #28]
 8005714:	e023      	b.n	800575e <xTaskCheckForTimeOut+0xb2>
			}
			else
		#endif

		if( ( xNumOfOverflows != pxTimeOut->xOverflowCount ) && ( xConstTickCount >= pxTimeOut->xTimeOnEntering ) ) /*lint !e525 Indentation preferred as is to make code within pre-processor directives clearer. */
 8005716:	687b      	ldr	r3, [r7, #4]
 8005718:	681a      	ldr	r2, [r3, #0]
 800571a:	4b15      	ldr	r3, [pc, #84]	@ (8005770 <xTaskCheckForTimeOut+0xc4>)
 800571c:	681b      	ldr	r3, [r3, #0]
 800571e:	429a      	cmp	r2, r3
 8005720:	d007      	beq.n	8005732 <xTaskCheckForTimeOut+0x86>
 8005722:	687b      	ldr	r3, [r7, #4]
 8005724:	685b      	ldr	r3, [r3, #4]
 8005726:	69ba      	ldr	r2, [r7, #24]
 8005728:	429a      	cmp	r2, r3
 800572a:	d302      	bcc.n	8005732 <xTaskCheckForTimeOut+0x86>
			/* The tick count is greater than the time at which
			vTaskSetTimeout() was called, but has also overflowed since
			vTaskSetTimeOut() was called.  It must have wrapped all the way
			around and gone past again. This passed since vTaskSetTimeout()
			was called. */
			xReturn = pdTRUE;
 800572c:	2301      	movs	r3, #1
 800572e:	61fb      	str	r3, [r7, #28]
 8005730:	e015      	b.n	800575e <xTaskCheckForTimeOut+0xb2>
		}
		else if( xElapsedTime < *pxTicksToWait ) /*lint !e961 Explicit casting is only redundant with some compilers, whereas others require it to prevent integer conversion errors. */
 8005732:	683b      	ldr	r3, [r7, #0]
 8005734:	681b      	ldr	r3, [r3, #0]
 8005736:	697a      	ldr	r2, [r7, #20]
 8005738:	429a      	cmp	r2, r3
 800573a:	d20b      	bcs.n	8005754 <xTaskCheckForTimeOut+0xa8>
		{
			/* Not a genuine timeout. Adjust parameters for time remaining. */
			*pxTicksToWait -= xElapsedTime;
 800573c:	683b      	ldr	r3, [r7, #0]
 800573e:	681a      	ldr	r2, [r3, #0]
 8005740:	697b      	ldr	r3, [r7, #20]
 8005742:	1ad2      	subs	r2, r2, r3
 8005744:	683b      	ldr	r3, [r7, #0]
 8005746:	601a      	str	r2, [r3, #0]
			vTaskInternalSetTimeOutState( pxTimeOut );
 8005748:	6878      	ldr	r0, [r7, #4]
 800574a:	f7ff ff99 	bl	8005680 <vTaskInternalSetTimeOutState>
			xReturn = pdFALSE;
 800574e:	2300      	movs	r3, #0
 8005750:	61fb      	str	r3, [r7, #28]
 8005752:	e004      	b.n	800575e <xTaskCheckForTimeOut+0xb2>
		}
		else
		{
			*pxTicksToWait = 0;
 8005754:	683b      	ldr	r3, [r7, #0]
 8005756:	2200      	movs	r2, #0
 8005758:	601a      	str	r2, [r3, #0]
			xReturn = pdTRUE;
 800575a:	2301      	movs	r3, #1
 800575c:	61fb      	str	r3, [r7, #28]
		}
	}
	taskEXIT_CRITICAL();
 800575e:	f000 ff8d 	bl	800667c <vPortExitCritical>

	return xReturn;
 8005762:	69fb      	ldr	r3, [r7, #28]
}
 8005764:	4618      	mov	r0, r3
 8005766:	3720      	adds	r7, #32
 8005768:	46bd      	mov	sp, r7
 800576a:	bd80      	pop	{r7, pc}
 800576c:	20000e28 	.word	0x20000e28
 8005770:	20000e3c 	.word	0x20000e3c

08005774 <vTaskMissedYield>:
/*-----------------------------------------------------------*/

void vTaskMissedYield( void )
{
 8005774:	b480      	push	{r7}
 8005776:	af00      	add	r7, sp, #0
	xYieldPending = pdTRUE;
 8005778:	4b03      	ldr	r3, [pc, #12]	@ (8005788 <vTaskMissedYield+0x14>)
 800577a:	2201      	movs	r2, #1
 800577c:	601a      	str	r2, [r3, #0]
}
 800577e:	bf00      	nop
 8005780:	46bd      	mov	sp, r7
 8005782:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005786:	4770      	bx	lr
 8005788:	20000e38 	.word	0x20000e38

0800578c <prvIdleTask>:
 *
 * void prvIdleTask( void *pvParameters );
 *
 */
static portTASK_FUNCTION( prvIdleTask, pvParameters )
{
 800578c:	b580      	push	{r7, lr}
 800578e:	b082      	sub	sp, #8
 8005790:	af00      	add	r7, sp, #0
 8005792:	6078      	str	r0, [r7, #4]

	for( ;; )
	{
		/* See if any tasks have deleted themselves - if so then the idle task
		is responsible for freeing the deleted task's TCB and stack. */
		prvCheckTasksWaitingTermination();
 8005794:	f000 f852 	bl	800583c <prvCheckTasksWaitingTermination>

			A critical region is not required here as we are just reading from
			the list, and an occasional incorrect value will not matter.  If
			the ready list at the idle priority contains more than one task
			then a task other than the idle task is ready to execute. */
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ tskIDLE_PRIORITY ] ) ) > ( UBaseType_t ) 1 )
 8005798:	4b06      	ldr	r3, [pc, #24]	@ (80057b4 <prvIdleTask+0x28>)
 800579a:	681b      	ldr	r3, [r3, #0]
 800579c:	2b01      	cmp	r3, #1
 800579e:	d9f9      	bls.n	8005794 <prvIdleTask+0x8>
			{
				taskYIELD();
 80057a0:	4b05      	ldr	r3, [pc, #20]	@ (80057b8 <prvIdleTask+0x2c>)
 80057a2:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 80057a6:	601a      	str	r2, [r3, #0]
 80057a8:	f3bf 8f4f 	dsb	sy
 80057ac:	f3bf 8f6f 	isb	sy
		prvCheckTasksWaitingTermination();
 80057b0:	e7f0      	b.n	8005794 <prvIdleTask+0x8>
 80057b2:	bf00      	nop
 80057b4:	20000954 	.word	0x20000954
 80057b8:	e000ed04 	.word	0xe000ed04

080057bc <prvInitialiseTaskLists>:

#endif /* portUSING_MPU_WRAPPERS */
/*-----------------------------------------------------------*/

static void prvInitialiseTaskLists( void )
{
 80057bc:	b580      	push	{r7, lr}
 80057be:	b082      	sub	sp, #8
 80057c0:	af00      	add	r7, sp, #0
UBaseType_t uxPriority;

	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 80057c2:	2300      	movs	r3, #0
 80057c4:	607b      	str	r3, [r7, #4]
 80057c6:	e00c      	b.n	80057e2 <prvInitialiseTaskLists+0x26>
	{
		vListInitialise( &( pxReadyTasksLists[ uxPriority ] ) );
 80057c8:	687a      	ldr	r2, [r7, #4]
 80057ca:	4613      	mov	r3, r2
 80057cc:	009b      	lsls	r3, r3, #2
 80057ce:	4413      	add	r3, r2
 80057d0:	009b      	lsls	r3, r3, #2
 80057d2:	4a12      	ldr	r2, [pc, #72]	@ (800581c <prvInitialiseTaskLists+0x60>)
 80057d4:	4413      	add	r3, r2
 80057d6:	4618      	mov	r0, r3
 80057d8:	f7fe fa34 	bl	8003c44 <vListInitialise>
	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 80057dc:	687b      	ldr	r3, [r7, #4]
 80057de:	3301      	adds	r3, #1
 80057e0:	607b      	str	r3, [r7, #4]
 80057e2:	687b      	ldr	r3, [r7, #4]
 80057e4:	2b37      	cmp	r3, #55	@ 0x37
 80057e6:	d9ef      	bls.n	80057c8 <prvInitialiseTaskLists+0xc>
	}

	vListInitialise( &xDelayedTaskList1 );
 80057e8:	480d      	ldr	r0, [pc, #52]	@ (8005820 <prvInitialiseTaskLists+0x64>)
 80057ea:	f7fe fa2b 	bl	8003c44 <vListInitialise>
	vListInitialise( &xDelayedTaskList2 );
 80057ee:	480d      	ldr	r0, [pc, #52]	@ (8005824 <prvInitialiseTaskLists+0x68>)
 80057f0:	f7fe fa28 	bl	8003c44 <vListInitialise>
	vListInitialise( &xPendingReadyList );
 80057f4:	480c      	ldr	r0, [pc, #48]	@ (8005828 <prvInitialiseTaskLists+0x6c>)
 80057f6:	f7fe fa25 	bl	8003c44 <vListInitialise>

	#if ( INCLUDE_vTaskDelete == 1 )
	{
		vListInitialise( &xTasksWaitingTermination );
 80057fa:	480c      	ldr	r0, [pc, #48]	@ (800582c <prvInitialiseTaskLists+0x70>)
 80057fc:	f7fe fa22 	bl	8003c44 <vListInitialise>
	}
	#endif /* INCLUDE_vTaskDelete */

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		vListInitialise( &xSuspendedTaskList );
 8005800:	480b      	ldr	r0, [pc, #44]	@ (8005830 <prvInitialiseTaskLists+0x74>)
 8005802:	f7fe fa1f 	bl	8003c44 <vListInitialise>
	}
	#endif /* INCLUDE_vTaskSuspend */

	/* Start with pxDelayedTaskList using list1 and the pxOverflowDelayedTaskList
	using list2. */
	pxDelayedTaskList = &xDelayedTaskList1;
 8005806:	4b0b      	ldr	r3, [pc, #44]	@ (8005834 <prvInitialiseTaskLists+0x78>)
 8005808:	4a05      	ldr	r2, [pc, #20]	@ (8005820 <prvInitialiseTaskLists+0x64>)
 800580a:	601a      	str	r2, [r3, #0]
	pxOverflowDelayedTaskList = &xDelayedTaskList2;
 800580c:	4b0a      	ldr	r3, [pc, #40]	@ (8005838 <prvInitialiseTaskLists+0x7c>)
 800580e:	4a05      	ldr	r2, [pc, #20]	@ (8005824 <prvInitialiseTaskLists+0x68>)
 8005810:	601a      	str	r2, [r3, #0]
}
 8005812:	bf00      	nop
 8005814:	3708      	adds	r7, #8
 8005816:	46bd      	mov	sp, r7
 8005818:	bd80      	pop	{r7, pc}
 800581a:	bf00      	nop
 800581c:	20000954 	.word	0x20000954
 8005820:	20000db4 	.word	0x20000db4
 8005824:	20000dc8 	.word	0x20000dc8
 8005828:	20000de4 	.word	0x20000de4
 800582c:	20000df8 	.word	0x20000df8
 8005830:	20000e10 	.word	0x20000e10
 8005834:	20000ddc 	.word	0x20000ddc
 8005838:	20000de0 	.word	0x20000de0

0800583c <prvCheckTasksWaitingTermination>:
/*-----------------------------------------------------------*/

static void prvCheckTasksWaitingTermination( void )
{
 800583c:	b580      	push	{r7, lr}
 800583e:	b082      	sub	sp, #8
 8005840:	af00      	add	r7, sp, #0
	{
		TCB_t *pxTCB;

		/* uxDeletedTasksWaitingCleanUp is used to prevent taskENTER_CRITICAL()
		being called too often in the idle task. */
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 8005842:	e019      	b.n	8005878 <prvCheckTasksWaitingTermination+0x3c>
		{
			taskENTER_CRITICAL();
 8005844:	f000 fee8 	bl	8006618 <vPortEnterCritical>
			{
				pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xTasksWaitingTermination ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8005848:	4b10      	ldr	r3, [pc, #64]	@ (800588c <prvCheckTasksWaitingTermination+0x50>)
 800584a:	68db      	ldr	r3, [r3, #12]
 800584c:	68db      	ldr	r3, [r3, #12]
 800584e:	607b      	str	r3, [r7, #4]
				( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8005850:	687b      	ldr	r3, [r7, #4]
 8005852:	3304      	adds	r3, #4
 8005854:	4618      	mov	r0, r3
 8005856:	f7fe fa7f 	bl	8003d58 <uxListRemove>
				--uxCurrentNumberOfTasks;
 800585a:	4b0d      	ldr	r3, [pc, #52]	@ (8005890 <prvCheckTasksWaitingTermination+0x54>)
 800585c:	681b      	ldr	r3, [r3, #0]
 800585e:	3b01      	subs	r3, #1
 8005860:	4a0b      	ldr	r2, [pc, #44]	@ (8005890 <prvCheckTasksWaitingTermination+0x54>)
 8005862:	6013      	str	r3, [r2, #0]
				--uxDeletedTasksWaitingCleanUp;
 8005864:	4b0b      	ldr	r3, [pc, #44]	@ (8005894 <prvCheckTasksWaitingTermination+0x58>)
 8005866:	681b      	ldr	r3, [r3, #0]
 8005868:	3b01      	subs	r3, #1
 800586a:	4a0a      	ldr	r2, [pc, #40]	@ (8005894 <prvCheckTasksWaitingTermination+0x58>)
 800586c:	6013      	str	r3, [r2, #0]
			}
			taskEXIT_CRITICAL();
 800586e:	f000 ff05 	bl	800667c <vPortExitCritical>

			prvDeleteTCB( pxTCB );
 8005872:	6878      	ldr	r0, [r7, #4]
 8005874:	f000 f810 	bl	8005898 <prvDeleteTCB>
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 8005878:	4b06      	ldr	r3, [pc, #24]	@ (8005894 <prvCheckTasksWaitingTermination+0x58>)
 800587a:	681b      	ldr	r3, [r3, #0]
 800587c:	2b00      	cmp	r3, #0
 800587e:	d1e1      	bne.n	8005844 <prvCheckTasksWaitingTermination+0x8>
		}
	}
	#endif /* INCLUDE_vTaskDelete */
}
 8005880:	bf00      	nop
 8005882:	bf00      	nop
 8005884:	3708      	adds	r7, #8
 8005886:	46bd      	mov	sp, r7
 8005888:	bd80      	pop	{r7, pc}
 800588a:	bf00      	nop
 800588c:	20000df8 	.word	0x20000df8
 8005890:	20000e24 	.word	0x20000e24
 8005894:	20000e0c 	.word	0x20000e0c

08005898 <prvDeleteTCB>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelete == 1 )

	static void prvDeleteTCB( TCB_t *pxTCB )
	{
 8005898:	b580      	push	{r7, lr}
 800589a:	b084      	sub	sp, #16
 800589c:	af00      	add	r7, sp, #0
 800589e:	6078      	str	r0, [r7, #4]
		to the task to free any memory allocated at the application level.
		See the third party link http://www.nadler.com/embedded/newlibAndFreeRTOS.html
		for additional information. */
		#if ( configUSE_NEWLIB_REENTRANT == 1 )
		{
			_reclaim_reent( &( pxTCB->xNewLib_reent ) );
 80058a0:	687b      	ldr	r3, [r7, #4]
 80058a2:	3354      	adds	r3, #84	@ 0x54
 80058a4:	4618      	mov	r0, r3
 80058a6:	f001 faf7 	bl	8006e98 <_reclaim_reent>
		#elif( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 !e9029 Macro has been consolidated for readability reasons. */
		{
			/* The task could have been allocated statically or dynamically, so
			check what was statically allocated before trying to free the
			memory. */
			if( pxTCB->ucStaticallyAllocated == tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB )
 80058aa:	687b      	ldr	r3, [r7, #4]
 80058ac:	f893 30a5 	ldrb.w	r3, [r3, #165]	@ 0xa5
 80058b0:	2b00      	cmp	r3, #0
 80058b2:	d108      	bne.n	80058c6 <prvDeleteTCB+0x2e>
			{
				/* Both the stack and TCB were allocated dynamically, so both
				must be freed. */
				vPortFree( pxTCB->pxStack );
 80058b4:	687b      	ldr	r3, [r7, #4]
 80058b6:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80058b8:	4618      	mov	r0, r3
 80058ba:	f001 f89d 	bl	80069f8 <vPortFree>
				vPortFree( pxTCB );
 80058be:	6878      	ldr	r0, [r7, #4]
 80058c0:	f001 f89a 	bl	80069f8 <vPortFree>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
	}
 80058c4:	e019      	b.n	80058fa <prvDeleteTCB+0x62>
			else if( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_ONLY )
 80058c6:	687b      	ldr	r3, [r7, #4]
 80058c8:	f893 30a5 	ldrb.w	r3, [r3, #165]	@ 0xa5
 80058cc:	2b01      	cmp	r3, #1
 80058ce:	d103      	bne.n	80058d8 <prvDeleteTCB+0x40>
				vPortFree( pxTCB );
 80058d0:	6878      	ldr	r0, [r7, #4]
 80058d2:	f001 f891 	bl	80069f8 <vPortFree>
	}
 80058d6:	e010      	b.n	80058fa <prvDeleteTCB+0x62>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
 80058d8:	687b      	ldr	r3, [r7, #4]
 80058da:	f893 30a5 	ldrb.w	r3, [r3, #165]	@ 0xa5
 80058de:	2b02      	cmp	r3, #2
 80058e0:	d00b      	beq.n	80058fa <prvDeleteTCB+0x62>
	__asm volatile
 80058e2:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80058e6:	f383 8811 	msr	BASEPRI, r3
 80058ea:	f3bf 8f6f 	isb	sy
 80058ee:	f3bf 8f4f 	dsb	sy
 80058f2:	60fb      	str	r3, [r7, #12]
}
 80058f4:	bf00      	nop
 80058f6:	bf00      	nop
 80058f8:	e7fd      	b.n	80058f6 <prvDeleteTCB+0x5e>
	}
 80058fa:	bf00      	nop
 80058fc:	3710      	adds	r7, #16
 80058fe:	46bd      	mov	sp, r7
 8005900:	bd80      	pop	{r7, pc}
	...

08005904 <prvResetNextTaskUnblockTime>:

#endif /* INCLUDE_vTaskDelete */
/*-----------------------------------------------------------*/

static void prvResetNextTaskUnblockTime( void )
{
 8005904:	b480      	push	{r7}
 8005906:	b083      	sub	sp, #12
 8005908:	af00      	add	r7, sp, #0
TCB_t *pxTCB;

	if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 800590a:	4b0c      	ldr	r3, [pc, #48]	@ (800593c <prvResetNextTaskUnblockTime+0x38>)
 800590c:	681b      	ldr	r3, [r3, #0]
 800590e:	681b      	ldr	r3, [r3, #0]
 8005910:	2b00      	cmp	r3, #0
 8005912:	d104      	bne.n	800591e <prvResetNextTaskUnblockTime+0x1a>
	{
		/* The new current delayed list is empty.  Set xNextTaskUnblockTime to
		the maximum possible value so it is	extremely unlikely that the
		if( xTickCount >= xNextTaskUnblockTime ) test will pass until
		there is an item in the delayed list. */
		xNextTaskUnblockTime = portMAX_DELAY;
 8005914:	4b0a      	ldr	r3, [pc, #40]	@ (8005940 <prvResetNextTaskUnblockTime+0x3c>)
 8005916:	f04f 32ff 	mov.w	r2, #4294967295
 800591a:	601a      	str	r2, [r3, #0]
		which the task at the head of the delayed list should be removed
		from the Blocked state. */
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
	}
}
 800591c:	e008      	b.n	8005930 <prvResetNextTaskUnblockTime+0x2c>
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800591e:	4b07      	ldr	r3, [pc, #28]	@ (800593c <prvResetNextTaskUnblockTime+0x38>)
 8005920:	681b      	ldr	r3, [r3, #0]
 8005922:	68db      	ldr	r3, [r3, #12]
 8005924:	68db      	ldr	r3, [r3, #12]
 8005926:	607b      	str	r3, [r7, #4]
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
 8005928:	687b      	ldr	r3, [r7, #4]
 800592a:	685b      	ldr	r3, [r3, #4]
 800592c:	4a04      	ldr	r2, [pc, #16]	@ (8005940 <prvResetNextTaskUnblockTime+0x3c>)
 800592e:	6013      	str	r3, [r2, #0]
}
 8005930:	bf00      	nop
 8005932:	370c      	adds	r7, #12
 8005934:	46bd      	mov	sp, r7
 8005936:	f85d 7b04 	ldr.w	r7, [sp], #4
 800593a:	4770      	bx	lr
 800593c:	20000ddc 	.word	0x20000ddc
 8005940:	20000e44 	.word	0x20000e44

08005944 <xTaskGetSchedulerState>:
/*-----------------------------------------------------------*/

#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )

	BaseType_t xTaskGetSchedulerState( void )
	{
 8005944:	b480      	push	{r7}
 8005946:	b083      	sub	sp, #12
 8005948:	af00      	add	r7, sp, #0
	BaseType_t xReturn;

		if( xSchedulerRunning == pdFALSE )
 800594a:	4b0b      	ldr	r3, [pc, #44]	@ (8005978 <xTaskGetSchedulerState+0x34>)
 800594c:	681b      	ldr	r3, [r3, #0]
 800594e:	2b00      	cmp	r3, #0
 8005950:	d102      	bne.n	8005958 <xTaskGetSchedulerState+0x14>
		{
			xReturn = taskSCHEDULER_NOT_STARTED;
 8005952:	2301      	movs	r3, #1
 8005954:	607b      	str	r3, [r7, #4]
 8005956:	e008      	b.n	800596a <xTaskGetSchedulerState+0x26>
		}
		else
		{
			if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8005958:	4b08      	ldr	r3, [pc, #32]	@ (800597c <xTaskGetSchedulerState+0x38>)
 800595a:	681b      	ldr	r3, [r3, #0]
 800595c:	2b00      	cmp	r3, #0
 800595e:	d102      	bne.n	8005966 <xTaskGetSchedulerState+0x22>
			{
				xReturn = taskSCHEDULER_RUNNING;
 8005960:	2302      	movs	r3, #2
 8005962:	607b      	str	r3, [r7, #4]
 8005964:	e001      	b.n	800596a <xTaskGetSchedulerState+0x26>
			}
			else
			{
				xReturn = taskSCHEDULER_SUSPENDED;
 8005966:	2300      	movs	r3, #0
 8005968:	607b      	str	r3, [r7, #4]
			}
		}

		return xReturn;
 800596a:	687b      	ldr	r3, [r7, #4]
	}
 800596c:	4618      	mov	r0, r3
 800596e:	370c      	adds	r7, #12
 8005970:	46bd      	mov	sp, r7
 8005972:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005976:	4770      	bx	lr
 8005978:	20000e30 	.word	0x20000e30
 800597c:	20000e4c 	.word	0x20000e4c

08005980 <xTaskPriorityInherit>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	BaseType_t xTaskPriorityInherit( TaskHandle_t const pxMutexHolder )
	{
 8005980:	b580      	push	{r7, lr}
 8005982:	b084      	sub	sp, #16
 8005984:	af00      	add	r7, sp, #0
 8005986:	6078      	str	r0, [r7, #4]
	TCB_t * const pxMutexHolderTCB = pxMutexHolder;
 8005988:	687b      	ldr	r3, [r7, #4]
 800598a:	60bb      	str	r3, [r7, #8]
	BaseType_t xReturn = pdFALSE;
 800598c:	2300      	movs	r3, #0
 800598e:	60fb      	str	r3, [r7, #12]

		/* If the mutex was given back by an interrupt while the queue was
		locked then the mutex holder might now be NULL.  _RB_ Is this still
		needed as interrupts can no longer use mutexes? */
		if( pxMutexHolder != NULL )
 8005990:	687b      	ldr	r3, [r7, #4]
 8005992:	2b00      	cmp	r3, #0
 8005994:	d051      	beq.n	8005a3a <xTaskPriorityInherit+0xba>
		{
			/* If the holder of the mutex has a priority below the priority of
			the task attempting to obtain the mutex then it will temporarily
			inherit the priority of the task attempting to obtain the mutex. */
			if( pxMutexHolderTCB->uxPriority < pxCurrentTCB->uxPriority )
 8005996:	68bb      	ldr	r3, [r7, #8]
 8005998:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800599a:	4b2a      	ldr	r3, [pc, #168]	@ (8005a44 <xTaskPriorityInherit+0xc4>)
 800599c:	681b      	ldr	r3, [r3, #0]
 800599e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80059a0:	429a      	cmp	r2, r3
 80059a2:	d241      	bcs.n	8005a28 <xTaskPriorityInherit+0xa8>
			{
				/* Adjust the mutex holder state to account for its new
				priority.  Only reset the event list item value if the value is
				not being used for anything else. */
				if( ( listGET_LIST_ITEM_VALUE( &( pxMutexHolderTCB->xEventListItem ) ) & taskEVENT_LIST_ITEM_VALUE_IN_USE ) == 0UL )
 80059a4:	68bb      	ldr	r3, [r7, #8]
 80059a6:	699b      	ldr	r3, [r3, #24]
 80059a8:	2b00      	cmp	r3, #0
 80059aa:	db06      	blt.n	80059ba <xTaskPriorityInherit+0x3a>
				{
					listSET_LIST_ITEM_VALUE( &( pxMutexHolderTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) pxCurrentTCB->uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 80059ac:	4b25      	ldr	r3, [pc, #148]	@ (8005a44 <xTaskPriorityInherit+0xc4>)
 80059ae:	681b      	ldr	r3, [r3, #0]
 80059b0:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80059b2:	f1c3 0238 	rsb	r2, r3, #56	@ 0x38
 80059b6:	68bb      	ldr	r3, [r7, #8]
 80059b8:	619a      	str	r2, [r3, #24]
					mtCOVERAGE_TEST_MARKER();
				}

				/* If the task being modified is in the ready state it will need
				to be moved into a new list. */
				if( listIS_CONTAINED_WITHIN( &( pxReadyTasksLists[ pxMutexHolderTCB->uxPriority ] ), &( pxMutexHolderTCB->xStateListItem ) ) != pdFALSE )
 80059ba:	68bb      	ldr	r3, [r7, #8]
 80059bc:	6959      	ldr	r1, [r3, #20]
 80059be:	68bb      	ldr	r3, [r7, #8]
 80059c0:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80059c2:	4613      	mov	r3, r2
 80059c4:	009b      	lsls	r3, r3, #2
 80059c6:	4413      	add	r3, r2
 80059c8:	009b      	lsls	r3, r3, #2
 80059ca:	4a1f      	ldr	r2, [pc, #124]	@ (8005a48 <xTaskPriorityInherit+0xc8>)
 80059cc:	4413      	add	r3, r2
 80059ce:	4299      	cmp	r1, r3
 80059d0:	d122      	bne.n	8005a18 <xTaskPriorityInherit+0x98>
				{
					if( uxListRemove( &( pxMutexHolderTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 80059d2:	68bb      	ldr	r3, [r7, #8]
 80059d4:	3304      	adds	r3, #4
 80059d6:	4618      	mov	r0, r3
 80059d8:	f7fe f9be 	bl	8003d58 <uxListRemove>
					{
						mtCOVERAGE_TEST_MARKER();
					}

					/* Inherit the priority before being moved into the new list. */
					pxMutexHolderTCB->uxPriority = pxCurrentTCB->uxPriority;
 80059dc:	4b19      	ldr	r3, [pc, #100]	@ (8005a44 <xTaskPriorityInherit+0xc4>)
 80059de:	681b      	ldr	r3, [r3, #0]
 80059e0:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80059e2:	68bb      	ldr	r3, [r7, #8]
 80059e4:	62da      	str	r2, [r3, #44]	@ 0x2c
					prvAddTaskToReadyList( pxMutexHolderTCB );
 80059e6:	68bb      	ldr	r3, [r7, #8]
 80059e8:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80059ea:	4b18      	ldr	r3, [pc, #96]	@ (8005a4c <xTaskPriorityInherit+0xcc>)
 80059ec:	681b      	ldr	r3, [r3, #0]
 80059ee:	429a      	cmp	r2, r3
 80059f0:	d903      	bls.n	80059fa <xTaskPriorityInherit+0x7a>
 80059f2:	68bb      	ldr	r3, [r7, #8]
 80059f4:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80059f6:	4a15      	ldr	r2, [pc, #84]	@ (8005a4c <xTaskPriorityInherit+0xcc>)
 80059f8:	6013      	str	r3, [r2, #0]
 80059fa:	68bb      	ldr	r3, [r7, #8]
 80059fc:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80059fe:	4613      	mov	r3, r2
 8005a00:	009b      	lsls	r3, r3, #2
 8005a02:	4413      	add	r3, r2
 8005a04:	009b      	lsls	r3, r3, #2
 8005a06:	4a10      	ldr	r2, [pc, #64]	@ (8005a48 <xTaskPriorityInherit+0xc8>)
 8005a08:	441a      	add	r2, r3
 8005a0a:	68bb      	ldr	r3, [r7, #8]
 8005a0c:	3304      	adds	r3, #4
 8005a0e:	4619      	mov	r1, r3
 8005a10:	4610      	mov	r0, r2
 8005a12:	f7fe f944 	bl	8003c9e <vListInsertEnd>
 8005a16:	e004      	b.n	8005a22 <xTaskPriorityInherit+0xa2>
				}
				else
				{
					/* Just inherit the priority. */
					pxMutexHolderTCB->uxPriority = pxCurrentTCB->uxPriority;
 8005a18:	4b0a      	ldr	r3, [pc, #40]	@ (8005a44 <xTaskPriorityInherit+0xc4>)
 8005a1a:	681b      	ldr	r3, [r3, #0]
 8005a1c:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8005a1e:	68bb      	ldr	r3, [r7, #8]
 8005a20:	62da      	str	r2, [r3, #44]	@ 0x2c
				}

				traceTASK_PRIORITY_INHERIT( pxMutexHolderTCB, pxCurrentTCB->uxPriority );

				/* Inheritance occurred. */
				xReturn = pdTRUE;
 8005a22:	2301      	movs	r3, #1
 8005a24:	60fb      	str	r3, [r7, #12]
 8005a26:	e008      	b.n	8005a3a <xTaskPriorityInherit+0xba>
			}
			else
			{
				if( pxMutexHolderTCB->uxBasePriority < pxCurrentTCB->uxPriority )
 8005a28:	68bb      	ldr	r3, [r7, #8]
 8005a2a:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 8005a2c:	4b05      	ldr	r3, [pc, #20]	@ (8005a44 <xTaskPriorityInherit+0xc4>)
 8005a2e:	681b      	ldr	r3, [r3, #0]
 8005a30:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005a32:	429a      	cmp	r2, r3
 8005a34:	d201      	bcs.n	8005a3a <xTaskPriorityInherit+0xba>
					current priority of the mutex holder is not lower than the
					priority of the task attempting to take the mutex.
					Therefore the mutex holder must have already inherited a
					priority, but inheritance would have occurred if that had
					not been the case. */
					xReturn = pdTRUE;
 8005a36:	2301      	movs	r3, #1
 8005a38:	60fb      	str	r3, [r7, #12]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		return xReturn;
 8005a3a:	68fb      	ldr	r3, [r7, #12]
	}
 8005a3c:	4618      	mov	r0, r3
 8005a3e:	3710      	adds	r7, #16
 8005a40:	46bd      	mov	sp, r7
 8005a42:	bd80      	pop	{r7, pc}
 8005a44:	20000950 	.word	0x20000950
 8005a48:	20000954 	.word	0x20000954
 8005a4c:	20000e2c 	.word	0x20000e2c

08005a50 <xTaskPriorityDisinherit>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	BaseType_t xTaskPriorityDisinherit( TaskHandle_t const pxMutexHolder )
	{
 8005a50:	b580      	push	{r7, lr}
 8005a52:	b086      	sub	sp, #24
 8005a54:	af00      	add	r7, sp, #0
 8005a56:	6078      	str	r0, [r7, #4]
	TCB_t * const pxTCB = pxMutexHolder;
 8005a58:	687b      	ldr	r3, [r7, #4]
 8005a5a:	613b      	str	r3, [r7, #16]
	BaseType_t xReturn = pdFALSE;
 8005a5c:	2300      	movs	r3, #0
 8005a5e:	617b      	str	r3, [r7, #20]

		if( pxMutexHolder != NULL )
 8005a60:	687b      	ldr	r3, [r7, #4]
 8005a62:	2b00      	cmp	r3, #0
 8005a64:	d058      	beq.n	8005b18 <xTaskPriorityDisinherit+0xc8>
		{
			/* A task can only have an inherited priority if it holds the mutex.
			If the mutex is held by a task then it cannot be given from an
			interrupt, and if a mutex is given by the holding task then it must
			be the running state task. */
			configASSERT( pxTCB == pxCurrentTCB );
 8005a66:	4b2f      	ldr	r3, [pc, #188]	@ (8005b24 <xTaskPriorityDisinherit+0xd4>)
 8005a68:	681b      	ldr	r3, [r3, #0]
 8005a6a:	693a      	ldr	r2, [r7, #16]
 8005a6c:	429a      	cmp	r2, r3
 8005a6e:	d00b      	beq.n	8005a88 <xTaskPriorityDisinherit+0x38>
	__asm volatile
 8005a70:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005a74:	f383 8811 	msr	BASEPRI, r3
 8005a78:	f3bf 8f6f 	isb	sy
 8005a7c:	f3bf 8f4f 	dsb	sy
 8005a80:	60fb      	str	r3, [r7, #12]
}
 8005a82:	bf00      	nop
 8005a84:	bf00      	nop
 8005a86:	e7fd      	b.n	8005a84 <xTaskPriorityDisinherit+0x34>
			configASSERT( pxTCB->uxMutexesHeld );
 8005a88:	693b      	ldr	r3, [r7, #16]
 8005a8a:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8005a8c:	2b00      	cmp	r3, #0
 8005a8e:	d10b      	bne.n	8005aa8 <xTaskPriorityDisinherit+0x58>
	__asm volatile
 8005a90:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005a94:	f383 8811 	msr	BASEPRI, r3
 8005a98:	f3bf 8f6f 	isb	sy
 8005a9c:	f3bf 8f4f 	dsb	sy
 8005aa0:	60bb      	str	r3, [r7, #8]
}
 8005aa2:	bf00      	nop
 8005aa4:	bf00      	nop
 8005aa6:	e7fd      	b.n	8005aa4 <xTaskPriorityDisinherit+0x54>
			( pxTCB->uxMutexesHeld )--;
 8005aa8:	693b      	ldr	r3, [r7, #16]
 8005aaa:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8005aac:	1e5a      	subs	r2, r3, #1
 8005aae:	693b      	ldr	r3, [r7, #16]
 8005ab0:	651a      	str	r2, [r3, #80]	@ 0x50

			/* Has the holder of the mutex inherited the priority of another
			task? */
			if( pxTCB->uxPriority != pxTCB->uxBasePriority )
 8005ab2:	693b      	ldr	r3, [r7, #16]
 8005ab4:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8005ab6:	693b      	ldr	r3, [r7, #16]
 8005ab8:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8005aba:	429a      	cmp	r2, r3
 8005abc:	d02c      	beq.n	8005b18 <xTaskPriorityDisinherit+0xc8>
			{
				/* Only disinherit if no other mutexes are held. */
				if( pxTCB->uxMutexesHeld == ( UBaseType_t ) 0 )
 8005abe:	693b      	ldr	r3, [r7, #16]
 8005ac0:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8005ac2:	2b00      	cmp	r3, #0
 8005ac4:	d128      	bne.n	8005b18 <xTaskPriorityDisinherit+0xc8>
					/* A task can only have an inherited priority if it holds
					the mutex.  If the mutex is held by a task then it cannot be
					given from an interrupt, and if a mutex is given by the
					holding task then it must be the running state task.  Remove
					the holding task from the ready/delayed list. */
					if( uxListRemove( &( pxTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 8005ac6:	693b      	ldr	r3, [r7, #16]
 8005ac8:	3304      	adds	r3, #4
 8005aca:	4618      	mov	r0, r3
 8005acc:	f7fe f944 	bl	8003d58 <uxListRemove>
					}

					/* Disinherit the priority before adding the task into the
					new	ready list. */
					traceTASK_PRIORITY_DISINHERIT( pxTCB, pxTCB->uxBasePriority );
					pxTCB->uxPriority = pxTCB->uxBasePriority;
 8005ad0:	693b      	ldr	r3, [r7, #16]
 8005ad2:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 8005ad4:	693b      	ldr	r3, [r7, #16]
 8005ad6:	62da      	str	r2, [r3, #44]	@ 0x2c

					/* Reset the event list item value.  It cannot be in use for
					any other purpose if this task is running, and it must be
					running to give back the mutex. */
					listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) pxTCB->uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8005ad8:	693b      	ldr	r3, [r7, #16]
 8005ada:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005adc:	f1c3 0238 	rsb	r2, r3, #56	@ 0x38
 8005ae0:	693b      	ldr	r3, [r7, #16]
 8005ae2:	619a      	str	r2, [r3, #24]
					prvAddTaskToReadyList( pxTCB );
 8005ae4:	693b      	ldr	r3, [r7, #16]
 8005ae6:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8005ae8:	4b0f      	ldr	r3, [pc, #60]	@ (8005b28 <xTaskPriorityDisinherit+0xd8>)
 8005aea:	681b      	ldr	r3, [r3, #0]
 8005aec:	429a      	cmp	r2, r3
 8005aee:	d903      	bls.n	8005af8 <xTaskPriorityDisinherit+0xa8>
 8005af0:	693b      	ldr	r3, [r7, #16]
 8005af2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005af4:	4a0c      	ldr	r2, [pc, #48]	@ (8005b28 <xTaskPriorityDisinherit+0xd8>)
 8005af6:	6013      	str	r3, [r2, #0]
 8005af8:	693b      	ldr	r3, [r7, #16]
 8005afa:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8005afc:	4613      	mov	r3, r2
 8005afe:	009b      	lsls	r3, r3, #2
 8005b00:	4413      	add	r3, r2
 8005b02:	009b      	lsls	r3, r3, #2
 8005b04:	4a09      	ldr	r2, [pc, #36]	@ (8005b2c <xTaskPriorityDisinherit+0xdc>)
 8005b06:	441a      	add	r2, r3
 8005b08:	693b      	ldr	r3, [r7, #16]
 8005b0a:	3304      	adds	r3, #4
 8005b0c:	4619      	mov	r1, r3
 8005b0e:	4610      	mov	r0, r2
 8005b10:	f7fe f8c5 	bl	8003c9e <vListInsertEnd>
					in an order different to that in which they were taken.
					If a context switch did not occur when the first mutex was
					returned, even if a task was waiting on it, then a context
					switch should occur when the last mutex is returned whether
					a task is waiting on it or not. */
					xReturn = pdTRUE;
 8005b14:	2301      	movs	r3, #1
 8005b16:	617b      	str	r3, [r7, #20]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		return xReturn;
 8005b18:	697b      	ldr	r3, [r7, #20]
	}
 8005b1a:	4618      	mov	r0, r3
 8005b1c:	3718      	adds	r7, #24
 8005b1e:	46bd      	mov	sp, r7
 8005b20:	bd80      	pop	{r7, pc}
 8005b22:	bf00      	nop
 8005b24:	20000950 	.word	0x20000950
 8005b28:	20000e2c 	.word	0x20000e2c
 8005b2c:	20000954 	.word	0x20000954

08005b30 <vTaskPriorityDisinheritAfterTimeout>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	void vTaskPriorityDisinheritAfterTimeout( TaskHandle_t const pxMutexHolder, UBaseType_t uxHighestPriorityWaitingTask )
	{
 8005b30:	b580      	push	{r7, lr}
 8005b32:	b088      	sub	sp, #32
 8005b34:	af00      	add	r7, sp, #0
 8005b36:	6078      	str	r0, [r7, #4]
 8005b38:	6039      	str	r1, [r7, #0]
	TCB_t * const pxTCB = pxMutexHolder;
 8005b3a:	687b      	ldr	r3, [r7, #4]
 8005b3c:	61bb      	str	r3, [r7, #24]
	UBaseType_t uxPriorityUsedOnEntry, uxPriorityToUse;
	const UBaseType_t uxOnlyOneMutexHeld = ( UBaseType_t ) 1;
 8005b3e:	2301      	movs	r3, #1
 8005b40:	617b      	str	r3, [r7, #20]

		if( pxMutexHolder != NULL )
 8005b42:	687b      	ldr	r3, [r7, #4]
 8005b44:	2b00      	cmp	r3, #0
 8005b46:	d06c      	beq.n	8005c22 <vTaskPriorityDisinheritAfterTimeout+0xf2>
		{
			/* If pxMutexHolder is not NULL then the holder must hold at least
			one mutex. */
			configASSERT( pxTCB->uxMutexesHeld );
 8005b48:	69bb      	ldr	r3, [r7, #24]
 8005b4a:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8005b4c:	2b00      	cmp	r3, #0
 8005b4e:	d10b      	bne.n	8005b68 <vTaskPriorityDisinheritAfterTimeout+0x38>
	__asm volatile
 8005b50:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005b54:	f383 8811 	msr	BASEPRI, r3
 8005b58:	f3bf 8f6f 	isb	sy
 8005b5c:	f3bf 8f4f 	dsb	sy
 8005b60:	60fb      	str	r3, [r7, #12]
}
 8005b62:	bf00      	nop
 8005b64:	bf00      	nop
 8005b66:	e7fd      	b.n	8005b64 <vTaskPriorityDisinheritAfterTimeout+0x34>

			/* Determine the priority to which the priority of the task that
			holds the mutex should be set.  This will be the greater of the
			holding task's base priority and the priority of the highest
			priority task that is waiting to obtain the mutex. */
			if( pxTCB->uxBasePriority < uxHighestPriorityWaitingTask )
 8005b68:	69bb      	ldr	r3, [r7, #24]
 8005b6a:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8005b6c:	683a      	ldr	r2, [r7, #0]
 8005b6e:	429a      	cmp	r2, r3
 8005b70:	d902      	bls.n	8005b78 <vTaskPriorityDisinheritAfterTimeout+0x48>
			{
				uxPriorityToUse = uxHighestPriorityWaitingTask;
 8005b72:	683b      	ldr	r3, [r7, #0]
 8005b74:	61fb      	str	r3, [r7, #28]
 8005b76:	e002      	b.n	8005b7e <vTaskPriorityDisinheritAfterTimeout+0x4e>
			}
			else
			{
				uxPriorityToUse = pxTCB->uxBasePriority;
 8005b78:	69bb      	ldr	r3, [r7, #24]
 8005b7a:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8005b7c:	61fb      	str	r3, [r7, #28]
			}

			/* Does the priority need to change? */
			if( pxTCB->uxPriority != uxPriorityToUse )
 8005b7e:	69bb      	ldr	r3, [r7, #24]
 8005b80:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005b82:	69fa      	ldr	r2, [r7, #28]
 8005b84:	429a      	cmp	r2, r3
 8005b86:	d04c      	beq.n	8005c22 <vTaskPriorityDisinheritAfterTimeout+0xf2>
			{
				/* Only disinherit if no other mutexes are held.  This is a
				simplification in the priority inheritance implementation.  If
				the task that holds the mutex is also holding other mutexes then
				the other mutexes may have caused the priority inheritance. */
				if( pxTCB->uxMutexesHeld == uxOnlyOneMutexHeld )
 8005b88:	69bb      	ldr	r3, [r7, #24]
 8005b8a:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8005b8c:	697a      	ldr	r2, [r7, #20]
 8005b8e:	429a      	cmp	r2, r3
 8005b90:	d147      	bne.n	8005c22 <vTaskPriorityDisinheritAfterTimeout+0xf2>
				{
					/* If a task has timed out because it already holds the
					mutex it was trying to obtain then it cannot of inherited
					its own priority. */
					configASSERT( pxTCB != pxCurrentTCB );
 8005b92:	4b26      	ldr	r3, [pc, #152]	@ (8005c2c <vTaskPriorityDisinheritAfterTimeout+0xfc>)
 8005b94:	681b      	ldr	r3, [r3, #0]
 8005b96:	69ba      	ldr	r2, [r7, #24]
 8005b98:	429a      	cmp	r2, r3
 8005b9a:	d10b      	bne.n	8005bb4 <vTaskPriorityDisinheritAfterTimeout+0x84>
	__asm volatile
 8005b9c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005ba0:	f383 8811 	msr	BASEPRI, r3
 8005ba4:	f3bf 8f6f 	isb	sy
 8005ba8:	f3bf 8f4f 	dsb	sy
 8005bac:	60bb      	str	r3, [r7, #8]
}
 8005bae:	bf00      	nop
 8005bb0:	bf00      	nop
 8005bb2:	e7fd      	b.n	8005bb0 <vTaskPriorityDisinheritAfterTimeout+0x80>

					/* Disinherit the priority, remembering the previous
					priority to facilitate determining the subject task's
					state. */
					traceTASK_PRIORITY_DISINHERIT( pxTCB, pxTCB->uxBasePriority );
					uxPriorityUsedOnEntry = pxTCB->uxPriority;
 8005bb4:	69bb      	ldr	r3, [r7, #24]
 8005bb6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005bb8:	613b      	str	r3, [r7, #16]
					pxTCB->uxPriority = uxPriorityToUse;
 8005bba:	69bb      	ldr	r3, [r7, #24]
 8005bbc:	69fa      	ldr	r2, [r7, #28]
 8005bbe:	62da      	str	r2, [r3, #44]	@ 0x2c

					/* Only reset the event list item value if the value is not
					being used for anything else. */
					if( ( listGET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ) ) & taskEVENT_LIST_ITEM_VALUE_IN_USE ) == 0UL )
 8005bc0:	69bb      	ldr	r3, [r7, #24]
 8005bc2:	699b      	ldr	r3, [r3, #24]
 8005bc4:	2b00      	cmp	r3, #0
 8005bc6:	db04      	blt.n	8005bd2 <vTaskPriorityDisinheritAfterTimeout+0xa2>
					{
						listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriorityToUse ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8005bc8:	69fb      	ldr	r3, [r7, #28]
 8005bca:	f1c3 0238 	rsb	r2, r3, #56	@ 0x38
 8005bce:	69bb      	ldr	r3, [r7, #24]
 8005bd0:	619a      	str	r2, [r3, #24]
					then the task that holds the mutex could be in either the
					Ready, Blocked or Suspended states.  Only remove the task
					from its current state list if it is in the Ready state as
					the task's priority is going to change and there is one
					Ready list per priority. */
					if( listIS_CONTAINED_WITHIN( &( pxReadyTasksLists[ uxPriorityUsedOnEntry ] ), &( pxTCB->xStateListItem ) ) != pdFALSE )
 8005bd2:	69bb      	ldr	r3, [r7, #24]
 8005bd4:	6959      	ldr	r1, [r3, #20]
 8005bd6:	693a      	ldr	r2, [r7, #16]
 8005bd8:	4613      	mov	r3, r2
 8005bda:	009b      	lsls	r3, r3, #2
 8005bdc:	4413      	add	r3, r2
 8005bde:	009b      	lsls	r3, r3, #2
 8005be0:	4a13      	ldr	r2, [pc, #76]	@ (8005c30 <vTaskPriorityDisinheritAfterTimeout+0x100>)
 8005be2:	4413      	add	r3, r2
 8005be4:	4299      	cmp	r1, r3
 8005be6:	d11c      	bne.n	8005c22 <vTaskPriorityDisinheritAfterTimeout+0xf2>
					{
						if( uxListRemove( &( pxTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 8005be8:	69bb      	ldr	r3, [r7, #24]
 8005bea:	3304      	adds	r3, #4
 8005bec:	4618      	mov	r0, r3
 8005bee:	f7fe f8b3 	bl	8003d58 <uxListRemove>
						else
						{
							mtCOVERAGE_TEST_MARKER();
						}

						prvAddTaskToReadyList( pxTCB );
 8005bf2:	69bb      	ldr	r3, [r7, #24]
 8005bf4:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8005bf6:	4b0f      	ldr	r3, [pc, #60]	@ (8005c34 <vTaskPriorityDisinheritAfterTimeout+0x104>)
 8005bf8:	681b      	ldr	r3, [r3, #0]
 8005bfa:	429a      	cmp	r2, r3
 8005bfc:	d903      	bls.n	8005c06 <vTaskPriorityDisinheritAfterTimeout+0xd6>
 8005bfe:	69bb      	ldr	r3, [r7, #24]
 8005c00:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005c02:	4a0c      	ldr	r2, [pc, #48]	@ (8005c34 <vTaskPriorityDisinheritAfterTimeout+0x104>)
 8005c04:	6013      	str	r3, [r2, #0]
 8005c06:	69bb      	ldr	r3, [r7, #24]
 8005c08:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8005c0a:	4613      	mov	r3, r2
 8005c0c:	009b      	lsls	r3, r3, #2
 8005c0e:	4413      	add	r3, r2
 8005c10:	009b      	lsls	r3, r3, #2
 8005c12:	4a07      	ldr	r2, [pc, #28]	@ (8005c30 <vTaskPriorityDisinheritAfterTimeout+0x100>)
 8005c14:	441a      	add	r2, r3
 8005c16:	69bb      	ldr	r3, [r7, #24]
 8005c18:	3304      	adds	r3, #4
 8005c1a:	4619      	mov	r1, r3
 8005c1c:	4610      	mov	r0, r2
 8005c1e:	f7fe f83e 	bl	8003c9e <vListInsertEnd>
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
 8005c22:	bf00      	nop
 8005c24:	3720      	adds	r7, #32
 8005c26:	46bd      	mov	sp, r7
 8005c28:	bd80      	pop	{r7, pc}
 8005c2a:	bf00      	nop
 8005c2c:	20000950 	.word	0x20000950
 8005c30:	20000954 	.word	0x20000954
 8005c34:	20000e2c 	.word	0x20000e2c

08005c38 <pvTaskIncrementMutexHeldCount>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	TaskHandle_t pvTaskIncrementMutexHeldCount( void )
	{
 8005c38:	b480      	push	{r7}
 8005c3a:	af00      	add	r7, sp, #0
		/* If xSemaphoreCreateMutex() is called before any tasks have been created
		then pxCurrentTCB will be NULL. */
		if( pxCurrentTCB != NULL )
 8005c3c:	4b07      	ldr	r3, [pc, #28]	@ (8005c5c <pvTaskIncrementMutexHeldCount+0x24>)
 8005c3e:	681b      	ldr	r3, [r3, #0]
 8005c40:	2b00      	cmp	r3, #0
 8005c42:	d004      	beq.n	8005c4e <pvTaskIncrementMutexHeldCount+0x16>
		{
			( pxCurrentTCB->uxMutexesHeld )++;
 8005c44:	4b05      	ldr	r3, [pc, #20]	@ (8005c5c <pvTaskIncrementMutexHeldCount+0x24>)
 8005c46:	681b      	ldr	r3, [r3, #0]
 8005c48:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 8005c4a:	3201      	adds	r2, #1
 8005c4c:	651a      	str	r2, [r3, #80]	@ 0x50
		}

		return pxCurrentTCB;
 8005c4e:	4b03      	ldr	r3, [pc, #12]	@ (8005c5c <pvTaskIncrementMutexHeldCount+0x24>)
 8005c50:	681b      	ldr	r3, [r3, #0]
	}
 8005c52:	4618      	mov	r0, r3
 8005c54:	46bd      	mov	sp, r7
 8005c56:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005c5a:	4770      	bx	lr
 8005c5c:	20000950 	.word	0x20000950

08005c60 <prvAddCurrentTaskToDelayedList>:

#endif
/*-----------------------------------------------------------*/

static void prvAddCurrentTaskToDelayedList( TickType_t xTicksToWait, const BaseType_t xCanBlockIndefinitely )
{
 8005c60:	b580      	push	{r7, lr}
 8005c62:	b084      	sub	sp, #16
 8005c64:	af00      	add	r7, sp, #0
 8005c66:	6078      	str	r0, [r7, #4]
 8005c68:	6039      	str	r1, [r7, #0]
TickType_t xTimeToWake;
const TickType_t xConstTickCount = xTickCount;
 8005c6a:	4b21      	ldr	r3, [pc, #132]	@ (8005cf0 <prvAddCurrentTaskToDelayedList+0x90>)
 8005c6c:	681b      	ldr	r3, [r3, #0]
 8005c6e:	60fb      	str	r3, [r7, #12]
	}
	#endif

	/* Remove the task from the ready list before adding it to the blocked list
	as the same list item is used for both lists. */
	if( uxListRemove( &( pxCurrentTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 8005c70:	4b20      	ldr	r3, [pc, #128]	@ (8005cf4 <prvAddCurrentTaskToDelayedList+0x94>)
 8005c72:	681b      	ldr	r3, [r3, #0]
 8005c74:	3304      	adds	r3, #4
 8005c76:	4618      	mov	r0, r3
 8005c78:	f7fe f86e 	bl	8003d58 <uxListRemove>
		mtCOVERAGE_TEST_MARKER();
	}

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		if( ( xTicksToWait == portMAX_DELAY ) && ( xCanBlockIndefinitely != pdFALSE ) )
 8005c7c:	687b      	ldr	r3, [r7, #4]
 8005c7e:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005c82:	d10a      	bne.n	8005c9a <prvAddCurrentTaskToDelayedList+0x3a>
 8005c84:	683b      	ldr	r3, [r7, #0]
 8005c86:	2b00      	cmp	r3, #0
 8005c88:	d007      	beq.n	8005c9a <prvAddCurrentTaskToDelayedList+0x3a>
		{
			/* Add the task to the suspended task list instead of a delayed task
			list to ensure it is not woken by a timing event.  It will block
			indefinitely. */
			vListInsertEnd( &xSuspendedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8005c8a:	4b1a      	ldr	r3, [pc, #104]	@ (8005cf4 <prvAddCurrentTaskToDelayedList+0x94>)
 8005c8c:	681b      	ldr	r3, [r3, #0]
 8005c8e:	3304      	adds	r3, #4
 8005c90:	4619      	mov	r1, r3
 8005c92:	4819      	ldr	r0, [pc, #100]	@ (8005cf8 <prvAddCurrentTaskToDelayedList+0x98>)
 8005c94:	f7fe f803 	bl	8003c9e <vListInsertEnd>

		/* Avoid compiler warning when INCLUDE_vTaskSuspend is not 1. */
		( void ) xCanBlockIndefinitely;
	}
	#endif /* INCLUDE_vTaskSuspend */
}
 8005c98:	e026      	b.n	8005ce8 <prvAddCurrentTaskToDelayedList+0x88>
			xTimeToWake = xConstTickCount + xTicksToWait;
 8005c9a:	68fa      	ldr	r2, [r7, #12]
 8005c9c:	687b      	ldr	r3, [r7, #4]
 8005c9e:	4413      	add	r3, r2
 8005ca0:	60bb      	str	r3, [r7, #8]
			listSET_LIST_ITEM_VALUE( &( pxCurrentTCB->xStateListItem ), xTimeToWake );
 8005ca2:	4b14      	ldr	r3, [pc, #80]	@ (8005cf4 <prvAddCurrentTaskToDelayedList+0x94>)
 8005ca4:	681b      	ldr	r3, [r3, #0]
 8005ca6:	68ba      	ldr	r2, [r7, #8]
 8005ca8:	605a      	str	r2, [r3, #4]
			if( xTimeToWake < xConstTickCount )
 8005caa:	68ba      	ldr	r2, [r7, #8]
 8005cac:	68fb      	ldr	r3, [r7, #12]
 8005cae:	429a      	cmp	r2, r3
 8005cb0:	d209      	bcs.n	8005cc6 <prvAddCurrentTaskToDelayedList+0x66>
				vListInsert( pxOverflowDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8005cb2:	4b12      	ldr	r3, [pc, #72]	@ (8005cfc <prvAddCurrentTaskToDelayedList+0x9c>)
 8005cb4:	681a      	ldr	r2, [r3, #0]
 8005cb6:	4b0f      	ldr	r3, [pc, #60]	@ (8005cf4 <prvAddCurrentTaskToDelayedList+0x94>)
 8005cb8:	681b      	ldr	r3, [r3, #0]
 8005cba:	3304      	adds	r3, #4
 8005cbc:	4619      	mov	r1, r3
 8005cbe:	4610      	mov	r0, r2
 8005cc0:	f7fe f811 	bl	8003ce6 <vListInsert>
}
 8005cc4:	e010      	b.n	8005ce8 <prvAddCurrentTaskToDelayedList+0x88>
				vListInsert( pxDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8005cc6:	4b0e      	ldr	r3, [pc, #56]	@ (8005d00 <prvAddCurrentTaskToDelayedList+0xa0>)
 8005cc8:	681a      	ldr	r2, [r3, #0]
 8005cca:	4b0a      	ldr	r3, [pc, #40]	@ (8005cf4 <prvAddCurrentTaskToDelayedList+0x94>)
 8005ccc:	681b      	ldr	r3, [r3, #0]
 8005cce:	3304      	adds	r3, #4
 8005cd0:	4619      	mov	r1, r3
 8005cd2:	4610      	mov	r0, r2
 8005cd4:	f7fe f807 	bl	8003ce6 <vListInsert>
				if( xTimeToWake < xNextTaskUnblockTime )
 8005cd8:	4b0a      	ldr	r3, [pc, #40]	@ (8005d04 <prvAddCurrentTaskToDelayedList+0xa4>)
 8005cda:	681b      	ldr	r3, [r3, #0]
 8005cdc:	68ba      	ldr	r2, [r7, #8]
 8005cde:	429a      	cmp	r2, r3
 8005ce0:	d202      	bcs.n	8005ce8 <prvAddCurrentTaskToDelayedList+0x88>
					xNextTaskUnblockTime = xTimeToWake;
 8005ce2:	4a08      	ldr	r2, [pc, #32]	@ (8005d04 <prvAddCurrentTaskToDelayedList+0xa4>)
 8005ce4:	68bb      	ldr	r3, [r7, #8]
 8005ce6:	6013      	str	r3, [r2, #0]
}
 8005ce8:	bf00      	nop
 8005cea:	3710      	adds	r7, #16
 8005cec:	46bd      	mov	sp, r7
 8005cee:	bd80      	pop	{r7, pc}
 8005cf0:	20000e28 	.word	0x20000e28
 8005cf4:	20000950 	.word	0x20000950
 8005cf8:	20000e10 	.word	0x20000e10
 8005cfc:	20000de0 	.word	0x20000de0
 8005d00:	20000ddc 	.word	0x20000ddc
 8005d04:	20000e44 	.word	0x20000e44

08005d08 <xTimerCreateTimerTask>:
									TimerCallbackFunction_t pxCallbackFunction,
									Timer_t *pxNewTimer ) PRIVILEGED_FUNCTION;
/*-----------------------------------------------------------*/

BaseType_t xTimerCreateTimerTask( void )
{
 8005d08:	b580      	push	{r7, lr}
 8005d0a:	b08a      	sub	sp, #40	@ 0x28
 8005d0c:	af04      	add	r7, sp, #16
BaseType_t xReturn = pdFAIL;
 8005d0e:	2300      	movs	r3, #0
 8005d10:	617b      	str	r3, [r7, #20]

	/* This function is called when the scheduler is started if
	configUSE_TIMERS is set to 1.  Check that the infrastructure used by the
	timer service task has been created/initialised.  If timers have already
	been created then the initialisation will already have been performed. */
	prvCheckForValidListAndQueue();
 8005d12:	f000 fb13 	bl	800633c <prvCheckForValidListAndQueue>

	if( xTimerQueue != NULL )
 8005d16:	4b1d      	ldr	r3, [pc, #116]	@ (8005d8c <xTimerCreateTimerTask+0x84>)
 8005d18:	681b      	ldr	r3, [r3, #0]
 8005d1a:	2b00      	cmp	r3, #0
 8005d1c:	d021      	beq.n	8005d62 <xTimerCreateTimerTask+0x5a>
	{
		#if( configSUPPORT_STATIC_ALLOCATION == 1 )
		{
			StaticTask_t *pxTimerTaskTCBBuffer = NULL;
 8005d1e:	2300      	movs	r3, #0
 8005d20:	60fb      	str	r3, [r7, #12]
			StackType_t *pxTimerTaskStackBuffer = NULL;
 8005d22:	2300      	movs	r3, #0
 8005d24:	60bb      	str	r3, [r7, #8]
			uint32_t ulTimerTaskStackSize;

			vApplicationGetTimerTaskMemory( &pxTimerTaskTCBBuffer, &pxTimerTaskStackBuffer, &ulTimerTaskStackSize );
 8005d26:	1d3a      	adds	r2, r7, #4
 8005d28:	f107 0108 	add.w	r1, r7, #8
 8005d2c:	f107 030c 	add.w	r3, r7, #12
 8005d30:	4618      	mov	r0, r3
 8005d32:	f7fd ff6d 	bl	8003c10 <vApplicationGetTimerTaskMemory>
			xTimerTaskHandle = xTaskCreateStatic(	prvTimerTask,
 8005d36:	6879      	ldr	r1, [r7, #4]
 8005d38:	68bb      	ldr	r3, [r7, #8]
 8005d3a:	68fa      	ldr	r2, [r7, #12]
 8005d3c:	9202      	str	r2, [sp, #8]
 8005d3e:	9301      	str	r3, [sp, #4]
 8005d40:	2302      	movs	r3, #2
 8005d42:	9300      	str	r3, [sp, #0]
 8005d44:	2300      	movs	r3, #0
 8005d46:	460a      	mov	r2, r1
 8005d48:	4911      	ldr	r1, [pc, #68]	@ (8005d90 <xTimerCreateTimerTask+0x88>)
 8005d4a:	4812      	ldr	r0, [pc, #72]	@ (8005d94 <xTimerCreateTimerTask+0x8c>)
 8005d4c:	f7fe ffd8 	bl	8004d00 <xTaskCreateStatic>
 8005d50:	4603      	mov	r3, r0
 8005d52:	4a11      	ldr	r2, [pc, #68]	@ (8005d98 <xTimerCreateTimerTask+0x90>)
 8005d54:	6013      	str	r3, [r2, #0]
													NULL,
													( ( UBaseType_t ) configTIMER_TASK_PRIORITY ) | portPRIVILEGE_BIT,
													pxTimerTaskStackBuffer,
													pxTimerTaskTCBBuffer );

			if( xTimerTaskHandle != NULL )
 8005d56:	4b10      	ldr	r3, [pc, #64]	@ (8005d98 <xTimerCreateTimerTask+0x90>)
 8005d58:	681b      	ldr	r3, [r3, #0]
 8005d5a:	2b00      	cmp	r3, #0
 8005d5c:	d001      	beq.n	8005d62 <xTimerCreateTimerTask+0x5a>
			{
				xReturn = pdPASS;
 8005d5e:	2301      	movs	r3, #1
 8005d60:	617b      	str	r3, [r7, #20]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	configASSERT( xReturn );
 8005d62:	697b      	ldr	r3, [r7, #20]
 8005d64:	2b00      	cmp	r3, #0
 8005d66:	d10b      	bne.n	8005d80 <xTimerCreateTimerTask+0x78>
	__asm volatile
 8005d68:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005d6c:	f383 8811 	msr	BASEPRI, r3
 8005d70:	f3bf 8f6f 	isb	sy
 8005d74:	f3bf 8f4f 	dsb	sy
 8005d78:	613b      	str	r3, [r7, #16]
}
 8005d7a:	bf00      	nop
 8005d7c:	bf00      	nop
 8005d7e:	e7fd      	b.n	8005d7c <xTimerCreateTimerTask+0x74>
	return xReturn;
 8005d80:	697b      	ldr	r3, [r7, #20]
}
 8005d82:	4618      	mov	r0, r3
 8005d84:	3718      	adds	r7, #24
 8005d86:	46bd      	mov	sp, r7
 8005d88:	bd80      	pop	{r7, pc}
 8005d8a:	bf00      	nop
 8005d8c:	20000e80 	.word	0x20000e80
 8005d90:	08007c04 	.word	0x08007c04
 8005d94:	08005ed5 	.word	0x08005ed5
 8005d98:	20000e84 	.word	0x20000e84

08005d9c <xTimerGenericCommand>:
	}
}
/*-----------------------------------------------------------*/

BaseType_t xTimerGenericCommand( TimerHandle_t xTimer, const BaseType_t xCommandID, const TickType_t xOptionalValue, BaseType_t * const pxHigherPriorityTaskWoken, const TickType_t xTicksToWait )
{
 8005d9c:	b580      	push	{r7, lr}
 8005d9e:	b08a      	sub	sp, #40	@ 0x28
 8005da0:	af00      	add	r7, sp, #0
 8005da2:	60f8      	str	r0, [r7, #12]
 8005da4:	60b9      	str	r1, [r7, #8]
 8005da6:	607a      	str	r2, [r7, #4]
 8005da8:	603b      	str	r3, [r7, #0]
BaseType_t xReturn = pdFAIL;
 8005daa:	2300      	movs	r3, #0
 8005dac:	627b      	str	r3, [r7, #36]	@ 0x24
DaemonTaskMessage_t xMessage;

	configASSERT( xTimer );
 8005dae:	68fb      	ldr	r3, [r7, #12]
 8005db0:	2b00      	cmp	r3, #0
 8005db2:	d10b      	bne.n	8005dcc <xTimerGenericCommand+0x30>
	__asm volatile
 8005db4:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005db8:	f383 8811 	msr	BASEPRI, r3
 8005dbc:	f3bf 8f6f 	isb	sy
 8005dc0:	f3bf 8f4f 	dsb	sy
 8005dc4:	623b      	str	r3, [r7, #32]
}
 8005dc6:	bf00      	nop
 8005dc8:	bf00      	nop
 8005dca:	e7fd      	b.n	8005dc8 <xTimerGenericCommand+0x2c>

	/* Send a message to the timer service task to perform a particular action
	on a particular timer definition. */
	if( xTimerQueue != NULL )
 8005dcc:	4b19      	ldr	r3, [pc, #100]	@ (8005e34 <xTimerGenericCommand+0x98>)
 8005dce:	681b      	ldr	r3, [r3, #0]
 8005dd0:	2b00      	cmp	r3, #0
 8005dd2:	d02a      	beq.n	8005e2a <xTimerGenericCommand+0x8e>
	{
		/* Send a command to the timer service task to start the xTimer timer. */
		xMessage.xMessageID = xCommandID;
 8005dd4:	68bb      	ldr	r3, [r7, #8]
 8005dd6:	613b      	str	r3, [r7, #16]
		xMessage.u.xTimerParameters.xMessageValue = xOptionalValue;
 8005dd8:	687b      	ldr	r3, [r7, #4]
 8005dda:	617b      	str	r3, [r7, #20]
		xMessage.u.xTimerParameters.pxTimer = xTimer;
 8005ddc:	68fb      	ldr	r3, [r7, #12]
 8005dde:	61bb      	str	r3, [r7, #24]

		if( xCommandID < tmrFIRST_FROM_ISR_COMMAND )
 8005de0:	68bb      	ldr	r3, [r7, #8]
 8005de2:	2b05      	cmp	r3, #5
 8005de4:	dc18      	bgt.n	8005e18 <xTimerGenericCommand+0x7c>
		{
			if( xTaskGetSchedulerState() == taskSCHEDULER_RUNNING )
 8005de6:	f7ff fdad 	bl	8005944 <xTaskGetSchedulerState>
 8005dea:	4603      	mov	r3, r0
 8005dec:	2b02      	cmp	r3, #2
 8005dee:	d109      	bne.n	8005e04 <xTimerGenericCommand+0x68>
			{
				xReturn = xQueueSendToBack( xTimerQueue, &xMessage, xTicksToWait );
 8005df0:	4b10      	ldr	r3, [pc, #64]	@ (8005e34 <xTimerGenericCommand+0x98>)
 8005df2:	6818      	ldr	r0, [r3, #0]
 8005df4:	f107 0110 	add.w	r1, r7, #16
 8005df8:	2300      	movs	r3, #0
 8005dfa:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8005dfc:	f7fe f98a 	bl	8004114 <xQueueGenericSend>
 8005e00:	6278      	str	r0, [r7, #36]	@ 0x24
 8005e02:	e012      	b.n	8005e2a <xTimerGenericCommand+0x8e>
			}
			else
			{
				xReturn = xQueueSendToBack( xTimerQueue, &xMessage, tmrNO_DELAY );
 8005e04:	4b0b      	ldr	r3, [pc, #44]	@ (8005e34 <xTimerGenericCommand+0x98>)
 8005e06:	6818      	ldr	r0, [r3, #0]
 8005e08:	f107 0110 	add.w	r1, r7, #16
 8005e0c:	2300      	movs	r3, #0
 8005e0e:	2200      	movs	r2, #0
 8005e10:	f7fe f980 	bl	8004114 <xQueueGenericSend>
 8005e14:	6278      	str	r0, [r7, #36]	@ 0x24
 8005e16:	e008      	b.n	8005e2a <xTimerGenericCommand+0x8e>
			}
		}
		else
		{
			xReturn = xQueueSendToBackFromISR( xTimerQueue, &xMessage, pxHigherPriorityTaskWoken );
 8005e18:	4b06      	ldr	r3, [pc, #24]	@ (8005e34 <xTimerGenericCommand+0x98>)
 8005e1a:	6818      	ldr	r0, [r3, #0]
 8005e1c:	f107 0110 	add.w	r1, r7, #16
 8005e20:	2300      	movs	r3, #0
 8005e22:	683a      	ldr	r2, [r7, #0]
 8005e24:	f7fe fa78 	bl	8004318 <xQueueGenericSendFromISR>
 8005e28:	6278      	str	r0, [r7, #36]	@ 0x24
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	return xReturn;
 8005e2a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
}
 8005e2c:	4618      	mov	r0, r3
 8005e2e:	3728      	adds	r7, #40	@ 0x28
 8005e30:	46bd      	mov	sp, r7
 8005e32:	bd80      	pop	{r7, pc}
 8005e34:	20000e80 	.word	0x20000e80

08005e38 <prvProcessExpiredTimer>:
	return pxTimer->pcTimerName;
}
/*-----------------------------------------------------------*/

static void prvProcessExpiredTimer( const TickType_t xNextExpireTime, const TickType_t xTimeNow )
{
 8005e38:	b580      	push	{r7, lr}
 8005e3a:	b088      	sub	sp, #32
 8005e3c:	af02      	add	r7, sp, #8
 8005e3e:	6078      	str	r0, [r7, #4]
 8005e40:	6039      	str	r1, [r7, #0]
BaseType_t xResult;
Timer_t * const pxTimer = ( Timer_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTimerList ); /*lint !e9087 !e9079 void * is used as this macro is used with tasks and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8005e42:	4b23      	ldr	r3, [pc, #140]	@ (8005ed0 <prvProcessExpiredTimer+0x98>)
 8005e44:	681b      	ldr	r3, [r3, #0]
 8005e46:	68db      	ldr	r3, [r3, #12]
 8005e48:	68db      	ldr	r3, [r3, #12]
 8005e4a:	617b      	str	r3, [r7, #20]

	/* Remove the timer from the list of active timers.  A check has already
	been performed to ensure the list is not empty. */
	( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 8005e4c:	697b      	ldr	r3, [r7, #20]
 8005e4e:	3304      	adds	r3, #4
 8005e50:	4618      	mov	r0, r3
 8005e52:	f7fd ff81 	bl	8003d58 <uxListRemove>
	traceTIMER_EXPIRED( pxTimer );

	/* If the timer is an auto-reload timer then calculate the next
	expiry time and re-insert the timer in the list of active timers. */
	if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 8005e56:	697b      	ldr	r3, [r7, #20]
 8005e58:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 8005e5c:	f003 0304 	and.w	r3, r3, #4
 8005e60:	2b00      	cmp	r3, #0
 8005e62:	d023      	beq.n	8005eac <prvProcessExpiredTimer+0x74>
	{
		/* The timer is inserted into a list using a time relative to anything
		other than the current time.  It will therefore be inserted into the
		correct list relative to the time this task thinks it is now. */
		if( prvInsertTimerInActiveList( pxTimer, ( xNextExpireTime + pxTimer->xTimerPeriodInTicks ), xTimeNow, xNextExpireTime ) != pdFALSE )
 8005e64:	697b      	ldr	r3, [r7, #20]
 8005e66:	699a      	ldr	r2, [r3, #24]
 8005e68:	687b      	ldr	r3, [r7, #4]
 8005e6a:	18d1      	adds	r1, r2, r3
 8005e6c:	687b      	ldr	r3, [r7, #4]
 8005e6e:	683a      	ldr	r2, [r7, #0]
 8005e70:	6978      	ldr	r0, [r7, #20]
 8005e72:	f000 f8d5 	bl	8006020 <prvInsertTimerInActiveList>
 8005e76:	4603      	mov	r3, r0
 8005e78:	2b00      	cmp	r3, #0
 8005e7a:	d020      	beq.n	8005ebe <prvProcessExpiredTimer+0x86>
		{
			/* The timer expired before it was added to the active timer
			list.  Reload it now.  */
			xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xNextExpireTime, NULL, tmrNO_DELAY );
 8005e7c:	2300      	movs	r3, #0
 8005e7e:	9300      	str	r3, [sp, #0]
 8005e80:	2300      	movs	r3, #0
 8005e82:	687a      	ldr	r2, [r7, #4]
 8005e84:	2100      	movs	r1, #0
 8005e86:	6978      	ldr	r0, [r7, #20]
 8005e88:	f7ff ff88 	bl	8005d9c <xTimerGenericCommand>
 8005e8c:	6138      	str	r0, [r7, #16]
			configASSERT( xResult );
 8005e8e:	693b      	ldr	r3, [r7, #16]
 8005e90:	2b00      	cmp	r3, #0
 8005e92:	d114      	bne.n	8005ebe <prvProcessExpiredTimer+0x86>
	__asm volatile
 8005e94:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005e98:	f383 8811 	msr	BASEPRI, r3
 8005e9c:	f3bf 8f6f 	isb	sy
 8005ea0:	f3bf 8f4f 	dsb	sy
 8005ea4:	60fb      	str	r3, [r7, #12]
}
 8005ea6:	bf00      	nop
 8005ea8:	bf00      	nop
 8005eaa:	e7fd      	b.n	8005ea8 <prvProcessExpiredTimer+0x70>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	else
	{
		pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 8005eac:	697b      	ldr	r3, [r7, #20]
 8005eae:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 8005eb2:	f023 0301 	bic.w	r3, r3, #1
 8005eb6:	b2da      	uxtb	r2, r3
 8005eb8:	697b      	ldr	r3, [r7, #20]
 8005eba:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
		mtCOVERAGE_TEST_MARKER();
	}

	/* Call the timer callback. */
	pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 8005ebe:	697b      	ldr	r3, [r7, #20]
 8005ec0:	6a1b      	ldr	r3, [r3, #32]
 8005ec2:	6978      	ldr	r0, [r7, #20]
 8005ec4:	4798      	blx	r3
}
 8005ec6:	bf00      	nop
 8005ec8:	3718      	adds	r7, #24
 8005eca:	46bd      	mov	sp, r7
 8005ecc:	bd80      	pop	{r7, pc}
 8005ece:	bf00      	nop
 8005ed0:	20000e78 	.word	0x20000e78

08005ed4 <prvTimerTask>:
/*-----------------------------------------------------------*/

static portTASK_FUNCTION( prvTimerTask, pvParameters )
{
 8005ed4:	b580      	push	{r7, lr}
 8005ed6:	b084      	sub	sp, #16
 8005ed8:	af00      	add	r7, sp, #0
 8005eda:	6078      	str	r0, [r7, #4]

	for( ;; )
	{
		/* Query the timers list to see if it contains any timers, and if so,
		obtain the time at which the next timer will expire. */
		xNextExpireTime = prvGetNextExpireTime( &xListWasEmpty );
 8005edc:	f107 0308 	add.w	r3, r7, #8
 8005ee0:	4618      	mov	r0, r3
 8005ee2:	f000 f859 	bl	8005f98 <prvGetNextExpireTime>
 8005ee6:	60f8      	str	r0, [r7, #12]

		/* If a timer has expired, process it.  Otherwise, block this task
		until either a timer does expire, or a command is received. */
		prvProcessTimerOrBlockTask( xNextExpireTime, xListWasEmpty );
 8005ee8:	68bb      	ldr	r3, [r7, #8]
 8005eea:	4619      	mov	r1, r3
 8005eec:	68f8      	ldr	r0, [r7, #12]
 8005eee:	f000 f805 	bl	8005efc <prvProcessTimerOrBlockTask>

		/* Empty the command queue. */
		prvProcessReceivedCommands();
 8005ef2:	f000 f8d7 	bl	80060a4 <prvProcessReceivedCommands>
		xNextExpireTime = prvGetNextExpireTime( &xListWasEmpty );
 8005ef6:	bf00      	nop
 8005ef8:	e7f0      	b.n	8005edc <prvTimerTask+0x8>
	...

08005efc <prvProcessTimerOrBlockTask>:
	}
}
/*-----------------------------------------------------------*/

static void prvProcessTimerOrBlockTask( const TickType_t xNextExpireTime, BaseType_t xListWasEmpty )
{
 8005efc:	b580      	push	{r7, lr}
 8005efe:	b084      	sub	sp, #16
 8005f00:	af00      	add	r7, sp, #0
 8005f02:	6078      	str	r0, [r7, #4]
 8005f04:	6039      	str	r1, [r7, #0]
TickType_t xTimeNow;
BaseType_t xTimerListsWereSwitched;

	vTaskSuspendAll();
 8005f06:	f7ff f929 	bl	800515c <vTaskSuspendAll>
		/* Obtain the time now to make an assessment as to whether the timer
		has expired or not.  If obtaining the time causes the lists to switch
		then don't process this timer as any timers that remained in the list
		when the lists were switched will have been processed within the
		prvSampleTimeNow() function. */
		xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
 8005f0a:	f107 0308 	add.w	r3, r7, #8
 8005f0e:	4618      	mov	r0, r3
 8005f10:	f000 f866 	bl	8005fe0 <prvSampleTimeNow>
 8005f14:	60f8      	str	r0, [r7, #12]
		if( xTimerListsWereSwitched == pdFALSE )
 8005f16:	68bb      	ldr	r3, [r7, #8]
 8005f18:	2b00      	cmp	r3, #0
 8005f1a:	d130      	bne.n	8005f7e <prvProcessTimerOrBlockTask+0x82>
		{
			/* The tick count has not overflowed, has the timer expired? */
			if( ( xListWasEmpty == pdFALSE ) && ( xNextExpireTime <= xTimeNow ) )
 8005f1c:	683b      	ldr	r3, [r7, #0]
 8005f1e:	2b00      	cmp	r3, #0
 8005f20:	d10a      	bne.n	8005f38 <prvProcessTimerOrBlockTask+0x3c>
 8005f22:	687a      	ldr	r2, [r7, #4]
 8005f24:	68fb      	ldr	r3, [r7, #12]
 8005f26:	429a      	cmp	r2, r3
 8005f28:	d806      	bhi.n	8005f38 <prvProcessTimerOrBlockTask+0x3c>
			{
				( void ) xTaskResumeAll();
 8005f2a:	f7ff f925 	bl	8005178 <xTaskResumeAll>
				prvProcessExpiredTimer( xNextExpireTime, xTimeNow );
 8005f2e:	68f9      	ldr	r1, [r7, #12]
 8005f30:	6878      	ldr	r0, [r7, #4]
 8005f32:	f7ff ff81 	bl	8005e38 <prvProcessExpiredTimer>
		else
		{
			( void ) xTaskResumeAll();
		}
	}
}
 8005f36:	e024      	b.n	8005f82 <prvProcessTimerOrBlockTask+0x86>
				if( xListWasEmpty != pdFALSE )
 8005f38:	683b      	ldr	r3, [r7, #0]
 8005f3a:	2b00      	cmp	r3, #0
 8005f3c:	d008      	beq.n	8005f50 <prvProcessTimerOrBlockTask+0x54>
					xListWasEmpty = listLIST_IS_EMPTY( pxOverflowTimerList );
 8005f3e:	4b13      	ldr	r3, [pc, #76]	@ (8005f8c <prvProcessTimerOrBlockTask+0x90>)
 8005f40:	681b      	ldr	r3, [r3, #0]
 8005f42:	681b      	ldr	r3, [r3, #0]
 8005f44:	2b00      	cmp	r3, #0
 8005f46:	d101      	bne.n	8005f4c <prvProcessTimerOrBlockTask+0x50>
 8005f48:	2301      	movs	r3, #1
 8005f4a:	e000      	b.n	8005f4e <prvProcessTimerOrBlockTask+0x52>
 8005f4c:	2300      	movs	r3, #0
 8005f4e:	603b      	str	r3, [r7, #0]
				vQueueWaitForMessageRestricted( xTimerQueue, ( xNextExpireTime - xTimeNow ), xListWasEmpty );
 8005f50:	4b0f      	ldr	r3, [pc, #60]	@ (8005f90 <prvProcessTimerOrBlockTask+0x94>)
 8005f52:	6818      	ldr	r0, [r3, #0]
 8005f54:	687a      	ldr	r2, [r7, #4]
 8005f56:	68fb      	ldr	r3, [r7, #12]
 8005f58:	1ad3      	subs	r3, r2, r3
 8005f5a:	683a      	ldr	r2, [r7, #0]
 8005f5c:	4619      	mov	r1, r3
 8005f5e:	f7fe fe9b 	bl	8004c98 <vQueueWaitForMessageRestricted>
				if( xTaskResumeAll() == pdFALSE )
 8005f62:	f7ff f909 	bl	8005178 <xTaskResumeAll>
 8005f66:	4603      	mov	r3, r0
 8005f68:	2b00      	cmp	r3, #0
 8005f6a:	d10a      	bne.n	8005f82 <prvProcessTimerOrBlockTask+0x86>
					portYIELD_WITHIN_API();
 8005f6c:	4b09      	ldr	r3, [pc, #36]	@ (8005f94 <prvProcessTimerOrBlockTask+0x98>)
 8005f6e:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8005f72:	601a      	str	r2, [r3, #0]
 8005f74:	f3bf 8f4f 	dsb	sy
 8005f78:	f3bf 8f6f 	isb	sy
}
 8005f7c:	e001      	b.n	8005f82 <prvProcessTimerOrBlockTask+0x86>
			( void ) xTaskResumeAll();
 8005f7e:	f7ff f8fb 	bl	8005178 <xTaskResumeAll>
}
 8005f82:	bf00      	nop
 8005f84:	3710      	adds	r7, #16
 8005f86:	46bd      	mov	sp, r7
 8005f88:	bd80      	pop	{r7, pc}
 8005f8a:	bf00      	nop
 8005f8c:	20000e7c 	.word	0x20000e7c
 8005f90:	20000e80 	.word	0x20000e80
 8005f94:	e000ed04 	.word	0xe000ed04

08005f98 <prvGetNextExpireTime>:
/*-----------------------------------------------------------*/

static TickType_t prvGetNextExpireTime( BaseType_t * const pxListWasEmpty )
{
 8005f98:	b480      	push	{r7}
 8005f9a:	b085      	sub	sp, #20
 8005f9c:	af00      	add	r7, sp, #0
 8005f9e:	6078      	str	r0, [r7, #4]
	the timer with the nearest expiry time will expire.  If there are no
	active timers then just set the next expire time to 0.  That will cause
	this task to unblock when the tick count overflows, at which point the
	timer lists will be switched and the next expiry time can be
	re-assessed.  */
	*pxListWasEmpty = listLIST_IS_EMPTY( pxCurrentTimerList );
 8005fa0:	4b0e      	ldr	r3, [pc, #56]	@ (8005fdc <prvGetNextExpireTime+0x44>)
 8005fa2:	681b      	ldr	r3, [r3, #0]
 8005fa4:	681b      	ldr	r3, [r3, #0]
 8005fa6:	2b00      	cmp	r3, #0
 8005fa8:	d101      	bne.n	8005fae <prvGetNextExpireTime+0x16>
 8005faa:	2201      	movs	r2, #1
 8005fac:	e000      	b.n	8005fb0 <prvGetNextExpireTime+0x18>
 8005fae:	2200      	movs	r2, #0
 8005fb0:	687b      	ldr	r3, [r7, #4]
 8005fb2:	601a      	str	r2, [r3, #0]
	if( *pxListWasEmpty == pdFALSE )
 8005fb4:	687b      	ldr	r3, [r7, #4]
 8005fb6:	681b      	ldr	r3, [r3, #0]
 8005fb8:	2b00      	cmp	r3, #0
 8005fba:	d105      	bne.n	8005fc8 <prvGetNextExpireTime+0x30>
	{
		xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
 8005fbc:	4b07      	ldr	r3, [pc, #28]	@ (8005fdc <prvGetNextExpireTime+0x44>)
 8005fbe:	681b      	ldr	r3, [r3, #0]
 8005fc0:	68db      	ldr	r3, [r3, #12]
 8005fc2:	681b      	ldr	r3, [r3, #0]
 8005fc4:	60fb      	str	r3, [r7, #12]
 8005fc6:	e001      	b.n	8005fcc <prvGetNextExpireTime+0x34>
	}
	else
	{
		/* Ensure the task unblocks when the tick count rolls over. */
		xNextExpireTime = ( TickType_t ) 0U;
 8005fc8:	2300      	movs	r3, #0
 8005fca:	60fb      	str	r3, [r7, #12]
	}

	return xNextExpireTime;
 8005fcc:	68fb      	ldr	r3, [r7, #12]
}
 8005fce:	4618      	mov	r0, r3
 8005fd0:	3714      	adds	r7, #20
 8005fd2:	46bd      	mov	sp, r7
 8005fd4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005fd8:	4770      	bx	lr
 8005fda:	bf00      	nop
 8005fdc:	20000e78 	.word	0x20000e78

08005fe0 <prvSampleTimeNow>:
/*-----------------------------------------------------------*/

static TickType_t prvSampleTimeNow( BaseType_t * const pxTimerListsWereSwitched )
{
 8005fe0:	b580      	push	{r7, lr}
 8005fe2:	b084      	sub	sp, #16
 8005fe4:	af00      	add	r7, sp, #0
 8005fe6:	6078      	str	r0, [r7, #4]
TickType_t xTimeNow;
PRIVILEGED_DATA static TickType_t xLastTime = ( TickType_t ) 0U; /*lint !e956 Variable is only accessible to one task. */

	xTimeNow = xTaskGetTickCount();
 8005fe8:	f7ff f964 	bl	80052b4 <xTaskGetTickCount>
 8005fec:	60f8      	str	r0, [r7, #12]

	if( xTimeNow < xLastTime )
 8005fee:	4b0b      	ldr	r3, [pc, #44]	@ (800601c <prvSampleTimeNow+0x3c>)
 8005ff0:	681b      	ldr	r3, [r3, #0]
 8005ff2:	68fa      	ldr	r2, [r7, #12]
 8005ff4:	429a      	cmp	r2, r3
 8005ff6:	d205      	bcs.n	8006004 <prvSampleTimeNow+0x24>
	{
		prvSwitchTimerLists();
 8005ff8:	f000 f93a 	bl	8006270 <prvSwitchTimerLists>
		*pxTimerListsWereSwitched = pdTRUE;
 8005ffc:	687b      	ldr	r3, [r7, #4]
 8005ffe:	2201      	movs	r2, #1
 8006000:	601a      	str	r2, [r3, #0]
 8006002:	e002      	b.n	800600a <prvSampleTimeNow+0x2a>
	}
	else
	{
		*pxTimerListsWereSwitched = pdFALSE;
 8006004:	687b      	ldr	r3, [r7, #4]
 8006006:	2200      	movs	r2, #0
 8006008:	601a      	str	r2, [r3, #0]
	}

	xLastTime = xTimeNow;
 800600a:	4a04      	ldr	r2, [pc, #16]	@ (800601c <prvSampleTimeNow+0x3c>)
 800600c:	68fb      	ldr	r3, [r7, #12]
 800600e:	6013      	str	r3, [r2, #0]

	return xTimeNow;
 8006010:	68fb      	ldr	r3, [r7, #12]
}
 8006012:	4618      	mov	r0, r3
 8006014:	3710      	adds	r7, #16
 8006016:	46bd      	mov	sp, r7
 8006018:	bd80      	pop	{r7, pc}
 800601a:	bf00      	nop
 800601c:	20000e88 	.word	0x20000e88

08006020 <prvInsertTimerInActiveList>:
/*-----------------------------------------------------------*/

static BaseType_t prvInsertTimerInActiveList( Timer_t * const pxTimer, const TickType_t xNextExpiryTime, const TickType_t xTimeNow, const TickType_t xCommandTime )
{
 8006020:	b580      	push	{r7, lr}
 8006022:	b086      	sub	sp, #24
 8006024:	af00      	add	r7, sp, #0
 8006026:	60f8      	str	r0, [r7, #12]
 8006028:	60b9      	str	r1, [r7, #8]
 800602a:	607a      	str	r2, [r7, #4]
 800602c:	603b      	str	r3, [r7, #0]
BaseType_t xProcessTimerNow = pdFALSE;
 800602e:	2300      	movs	r3, #0
 8006030:	617b      	str	r3, [r7, #20]

	listSET_LIST_ITEM_VALUE( &( pxTimer->xTimerListItem ), xNextExpiryTime );
 8006032:	68fb      	ldr	r3, [r7, #12]
 8006034:	68ba      	ldr	r2, [r7, #8]
 8006036:	605a      	str	r2, [r3, #4]
	listSET_LIST_ITEM_OWNER( &( pxTimer->xTimerListItem ), pxTimer );
 8006038:	68fb      	ldr	r3, [r7, #12]
 800603a:	68fa      	ldr	r2, [r7, #12]
 800603c:	611a      	str	r2, [r3, #16]

	if( xNextExpiryTime <= xTimeNow )
 800603e:	68ba      	ldr	r2, [r7, #8]
 8006040:	687b      	ldr	r3, [r7, #4]
 8006042:	429a      	cmp	r2, r3
 8006044:	d812      	bhi.n	800606c <prvInsertTimerInActiveList+0x4c>
	{
		/* Has the expiry time elapsed between the command to start/reset a
		timer was issued, and the time the command was processed? */
		if( ( ( TickType_t ) ( xTimeNow - xCommandTime ) ) >= pxTimer->xTimerPeriodInTicks ) /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8006046:	687a      	ldr	r2, [r7, #4]
 8006048:	683b      	ldr	r3, [r7, #0]
 800604a:	1ad2      	subs	r2, r2, r3
 800604c:	68fb      	ldr	r3, [r7, #12]
 800604e:	699b      	ldr	r3, [r3, #24]
 8006050:	429a      	cmp	r2, r3
 8006052:	d302      	bcc.n	800605a <prvInsertTimerInActiveList+0x3a>
		{
			/* The time between a command being issued and the command being
			processed actually exceeds the timers period.  */
			xProcessTimerNow = pdTRUE;
 8006054:	2301      	movs	r3, #1
 8006056:	617b      	str	r3, [r7, #20]
 8006058:	e01b      	b.n	8006092 <prvInsertTimerInActiveList+0x72>
		}
		else
		{
			vListInsert( pxOverflowTimerList, &( pxTimer->xTimerListItem ) );
 800605a:	4b10      	ldr	r3, [pc, #64]	@ (800609c <prvInsertTimerInActiveList+0x7c>)
 800605c:	681a      	ldr	r2, [r3, #0]
 800605e:	68fb      	ldr	r3, [r7, #12]
 8006060:	3304      	adds	r3, #4
 8006062:	4619      	mov	r1, r3
 8006064:	4610      	mov	r0, r2
 8006066:	f7fd fe3e 	bl	8003ce6 <vListInsert>
 800606a:	e012      	b.n	8006092 <prvInsertTimerInActiveList+0x72>
		}
	}
	else
	{
		if( ( xTimeNow < xCommandTime ) && ( xNextExpiryTime >= xCommandTime ) )
 800606c:	687a      	ldr	r2, [r7, #4]
 800606e:	683b      	ldr	r3, [r7, #0]
 8006070:	429a      	cmp	r2, r3
 8006072:	d206      	bcs.n	8006082 <prvInsertTimerInActiveList+0x62>
 8006074:	68ba      	ldr	r2, [r7, #8]
 8006076:	683b      	ldr	r3, [r7, #0]
 8006078:	429a      	cmp	r2, r3
 800607a:	d302      	bcc.n	8006082 <prvInsertTimerInActiveList+0x62>
		{
			/* If, since the command was issued, the tick count has overflowed
			but the expiry time has not, then the timer must have already passed
			its expiry time and should be processed immediately. */
			xProcessTimerNow = pdTRUE;
 800607c:	2301      	movs	r3, #1
 800607e:	617b      	str	r3, [r7, #20]
 8006080:	e007      	b.n	8006092 <prvInsertTimerInActiveList+0x72>
		}
		else
		{
			vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
 8006082:	4b07      	ldr	r3, [pc, #28]	@ (80060a0 <prvInsertTimerInActiveList+0x80>)
 8006084:	681a      	ldr	r2, [r3, #0]
 8006086:	68fb      	ldr	r3, [r7, #12]
 8006088:	3304      	adds	r3, #4
 800608a:	4619      	mov	r1, r3
 800608c:	4610      	mov	r0, r2
 800608e:	f7fd fe2a 	bl	8003ce6 <vListInsert>
		}
	}

	return xProcessTimerNow;
 8006092:	697b      	ldr	r3, [r7, #20]
}
 8006094:	4618      	mov	r0, r3
 8006096:	3718      	adds	r7, #24
 8006098:	46bd      	mov	sp, r7
 800609a:	bd80      	pop	{r7, pc}
 800609c:	20000e7c 	.word	0x20000e7c
 80060a0:	20000e78 	.word	0x20000e78

080060a4 <prvProcessReceivedCommands>:
/*-----------------------------------------------------------*/

static void	prvProcessReceivedCommands( void )
{
 80060a4:	b580      	push	{r7, lr}
 80060a6:	b08e      	sub	sp, #56	@ 0x38
 80060a8:	af02      	add	r7, sp, #8
DaemonTaskMessage_t xMessage;
Timer_t *pxTimer;
BaseType_t xTimerListsWereSwitched, xResult;
TickType_t xTimeNow;

	while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL ) /*lint !e603 xMessage does not have to be initialised as it is passed out, not in, and it is not used unless xQueueReceive() returns pdTRUE. */
 80060aa:	e0ce      	b.n	800624a <prvProcessReceivedCommands+0x1a6>
	{
		#if ( INCLUDE_xTimerPendFunctionCall == 1 )
		{
			/* Negative commands are pended function calls rather than timer
			commands. */
			if( xMessage.xMessageID < ( BaseType_t ) 0 )
 80060ac:	687b      	ldr	r3, [r7, #4]
 80060ae:	2b00      	cmp	r3, #0
 80060b0:	da19      	bge.n	80060e6 <prvProcessReceivedCommands+0x42>
			{
				const CallbackParameters_t * const pxCallback = &( xMessage.u.xCallbackParameters );
 80060b2:	1d3b      	adds	r3, r7, #4
 80060b4:	3304      	adds	r3, #4
 80060b6:	62fb      	str	r3, [r7, #44]	@ 0x2c

				/* The timer uses the xCallbackParameters member to request a
				callback be executed.  Check the callback is not NULL. */
				configASSERT( pxCallback );
 80060b8:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80060ba:	2b00      	cmp	r3, #0
 80060bc:	d10b      	bne.n	80060d6 <prvProcessReceivedCommands+0x32>
	__asm volatile
 80060be:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80060c2:	f383 8811 	msr	BASEPRI, r3
 80060c6:	f3bf 8f6f 	isb	sy
 80060ca:	f3bf 8f4f 	dsb	sy
 80060ce:	61fb      	str	r3, [r7, #28]
}
 80060d0:	bf00      	nop
 80060d2:	bf00      	nop
 80060d4:	e7fd      	b.n	80060d2 <prvProcessReceivedCommands+0x2e>

				/* Call the function. */
				pxCallback->pxCallbackFunction( pxCallback->pvParameter1, pxCallback->ulParameter2 );
 80060d6:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80060d8:	681b      	ldr	r3, [r3, #0]
 80060da:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 80060dc:	6850      	ldr	r0, [r2, #4]
 80060de:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 80060e0:	6892      	ldr	r2, [r2, #8]
 80060e2:	4611      	mov	r1, r2
 80060e4:	4798      	blx	r3
		}
		#endif /* INCLUDE_xTimerPendFunctionCall */

		/* Commands that are positive are timer commands rather than pended
		function calls. */
		if( xMessage.xMessageID >= ( BaseType_t ) 0 )
 80060e6:	687b      	ldr	r3, [r7, #4]
 80060e8:	2b00      	cmp	r3, #0
 80060ea:	f2c0 80ae 	blt.w	800624a <prvProcessReceivedCommands+0x1a6>
		{
			/* The messages uses the xTimerParameters member to work on a
			software timer. */
			pxTimer = xMessage.u.xTimerParameters.pxTimer;
 80060ee:	68fb      	ldr	r3, [r7, #12]
 80060f0:	62bb      	str	r3, [r7, #40]	@ 0x28

			if( listIS_CONTAINED_WITHIN( NULL, &( pxTimer->xTimerListItem ) ) == pdFALSE ) /*lint !e961. The cast is only redundant when NULL is passed into the macro. */
 80060f2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80060f4:	695b      	ldr	r3, [r3, #20]
 80060f6:	2b00      	cmp	r3, #0
 80060f8:	d004      	beq.n	8006104 <prvProcessReceivedCommands+0x60>
			{
				/* The timer is in a list, remove it. */
				( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 80060fa:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80060fc:	3304      	adds	r3, #4
 80060fe:	4618      	mov	r0, r3
 8006100:	f7fd fe2a 	bl	8003d58 <uxListRemove>
			it must be present in the function call.  prvSampleTimeNow() must be
			called after the message is received from xTimerQueue so there is no
			possibility of a higher priority task adding a message to the message
			queue with a time that is ahead of the timer daemon task (because it
			pre-empted the timer daemon task after the xTimeNow value was set). */
			xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
 8006104:	463b      	mov	r3, r7
 8006106:	4618      	mov	r0, r3
 8006108:	f7ff ff6a 	bl	8005fe0 <prvSampleTimeNow>
 800610c:	6278      	str	r0, [r7, #36]	@ 0x24

			switch( xMessage.xMessageID )
 800610e:	687b      	ldr	r3, [r7, #4]
 8006110:	2b09      	cmp	r3, #9
 8006112:	f200 8097 	bhi.w	8006244 <prvProcessReceivedCommands+0x1a0>
 8006116:	a201      	add	r2, pc, #4	@ (adr r2, 800611c <prvProcessReceivedCommands+0x78>)
 8006118:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800611c:	08006145 	.word	0x08006145
 8006120:	08006145 	.word	0x08006145
 8006124:	08006145 	.word	0x08006145
 8006128:	080061bb 	.word	0x080061bb
 800612c:	080061cf 	.word	0x080061cf
 8006130:	0800621b 	.word	0x0800621b
 8006134:	08006145 	.word	0x08006145
 8006138:	08006145 	.word	0x08006145
 800613c:	080061bb 	.word	0x080061bb
 8006140:	080061cf 	.word	0x080061cf
				case tmrCOMMAND_START_FROM_ISR :
				case tmrCOMMAND_RESET :
				case tmrCOMMAND_RESET_FROM_ISR :
				case tmrCOMMAND_START_DONT_TRACE :
					/* Start or restart a timer. */
					pxTimer->ucStatus |= tmrSTATUS_IS_ACTIVE;
 8006144:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006146:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 800614a:	f043 0301 	orr.w	r3, r3, #1
 800614e:	b2da      	uxtb	r2, r3
 8006150:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006152:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
					if( prvInsertTimerInActiveList( pxTimer,  xMessage.u.xTimerParameters.xMessageValue + pxTimer->xTimerPeriodInTicks, xTimeNow, xMessage.u.xTimerParameters.xMessageValue ) != pdFALSE )
 8006156:	68ba      	ldr	r2, [r7, #8]
 8006158:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800615a:	699b      	ldr	r3, [r3, #24]
 800615c:	18d1      	adds	r1, r2, r3
 800615e:	68bb      	ldr	r3, [r7, #8]
 8006160:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8006162:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8006164:	f7ff ff5c 	bl	8006020 <prvInsertTimerInActiveList>
 8006168:	4603      	mov	r3, r0
 800616a:	2b00      	cmp	r3, #0
 800616c:	d06c      	beq.n	8006248 <prvProcessReceivedCommands+0x1a4>
					{
						/* The timer expired before it was added to the active
						timer list.  Process it now. */
						pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 800616e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006170:	6a1b      	ldr	r3, [r3, #32]
 8006172:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8006174:	4798      	blx	r3
						traceTIMER_EXPIRED( pxTimer );

						if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 8006176:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006178:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 800617c:	f003 0304 	and.w	r3, r3, #4
 8006180:	2b00      	cmp	r3, #0
 8006182:	d061      	beq.n	8006248 <prvProcessReceivedCommands+0x1a4>
						{
							xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xMessage.u.xTimerParameters.xMessageValue + pxTimer->xTimerPeriodInTicks, NULL, tmrNO_DELAY );
 8006184:	68ba      	ldr	r2, [r7, #8]
 8006186:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006188:	699b      	ldr	r3, [r3, #24]
 800618a:	441a      	add	r2, r3
 800618c:	2300      	movs	r3, #0
 800618e:	9300      	str	r3, [sp, #0]
 8006190:	2300      	movs	r3, #0
 8006192:	2100      	movs	r1, #0
 8006194:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8006196:	f7ff fe01 	bl	8005d9c <xTimerGenericCommand>
 800619a:	6238      	str	r0, [r7, #32]
							configASSERT( xResult );
 800619c:	6a3b      	ldr	r3, [r7, #32]
 800619e:	2b00      	cmp	r3, #0
 80061a0:	d152      	bne.n	8006248 <prvProcessReceivedCommands+0x1a4>
	__asm volatile
 80061a2:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80061a6:	f383 8811 	msr	BASEPRI, r3
 80061aa:	f3bf 8f6f 	isb	sy
 80061ae:	f3bf 8f4f 	dsb	sy
 80061b2:	61bb      	str	r3, [r7, #24]
}
 80061b4:	bf00      	nop
 80061b6:	bf00      	nop
 80061b8:	e7fd      	b.n	80061b6 <prvProcessReceivedCommands+0x112>
					break;

				case tmrCOMMAND_STOP :
				case tmrCOMMAND_STOP_FROM_ISR :
					/* The timer has already been removed from the active list. */
					pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 80061ba:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80061bc:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 80061c0:	f023 0301 	bic.w	r3, r3, #1
 80061c4:	b2da      	uxtb	r2, r3
 80061c6:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80061c8:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
					break;
 80061cc:	e03d      	b.n	800624a <prvProcessReceivedCommands+0x1a6>

				case tmrCOMMAND_CHANGE_PERIOD :
				case tmrCOMMAND_CHANGE_PERIOD_FROM_ISR :
					pxTimer->ucStatus |= tmrSTATUS_IS_ACTIVE;
 80061ce:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80061d0:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 80061d4:	f043 0301 	orr.w	r3, r3, #1
 80061d8:	b2da      	uxtb	r2, r3
 80061da:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80061dc:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
					pxTimer->xTimerPeriodInTicks = xMessage.u.xTimerParameters.xMessageValue;
 80061e0:	68ba      	ldr	r2, [r7, #8]
 80061e2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80061e4:	619a      	str	r2, [r3, #24]
					configASSERT( ( pxTimer->xTimerPeriodInTicks > 0 ) );
 80061e6:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80061e8:	699b      	ldr	r3, [r3, #24]
 80061ea:	2b00      	cmp	r3, #0
 80061ec:	d10b      	bne.n	8006206 <prvProcessReceivedCommands+0x162>
	__asm volatile
 80061ee:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80061f2:	f383 8811 	msr	BASEPRI, r3
 80061f6:	f3bf 8f6f 	isb	sy
 80061fa:	f3bf 8f4f 	dsb	sy
 80061fe:	617b      	str	r3, [r7, #20]
}
 8006200:	bf00      	nop
 8006202:	bf00      	nop
 8006204:	e7fd      	b.n	8006202 <prvProcessReceivedCommands+0x15e>
					be longer or shorter than the old one.  The command time is
					therefore set to the current time, and as the period cannot
					be zero the next expiry time can only be in the future,
					meaning (unlike for the xTimerStart() case above) there is
					no fail case that needs to be handled here. */
					( void ) prvInsertTimerInActiveList( pxTimer, ( xTimeNow + pxTimer->xTimerPeriodInTicks ), xTimeNow, xTimeNow );
 8006206:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006208:	699a      	ldr	r2, [r3, #24]
 800620a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800620c:	18d1      	adds	r1, r2, r3
 800620e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006210:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8006212:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8006214:	f7ff ff04 	bl	8006020 <prvInsertTimerInActiveList>
					break;
 8006218:	e017      	b.n	800624a <prvProcessReceivedCommands+0x1a6>
					#if ( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
					{
						/* The timer has already been removed from the active list,
						just free up the memory if the memory was dynamically
						allocated. */
						if( ( pxTimer->ucStatus & tmrSTATUS_IS_STATICALLY_ALLOCATED ) == ( uint8_t ) 0 )
 800621a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800621c:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 8006220:	f003 0302 	and.w	r3, r3, #2
 8006224:	2b00      	cmp	r3, #0
 8006226:	d103      	bne.n	8006230 <prvProcessReceivedCommands+0x18c>
						{
							vPortFree( pxTimer );
 8006228:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 800622a:	f000 fbe5 	bl	80069f8 <vPortFree>
						no need to free the memory - just mark the timer as
						"not active". */
						pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
					}
					#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
					break;
 800622e:	e00c      	b.n	800624a <prvProcessReceivedCommands+0x1a6>
							pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 8006230:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006232:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 8006236:	f023 0301 	bic.w	r3, r3, #1
 800623a:	b2da      	uxtb	r2, r3
 800623c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800623e:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
					break;
 8006242:	e002      	b.n	800624a <prvProcessReceivedCommands+0x1a6>

				default	:
					/* Don't expect to get here. */
					break;
 8006244:	bf00      	nop
 8006246:	e000      	b.n	800624a <prvProcessReceivedCommands+0x1a6>
					break;
 8006248:	bf00      	nop
	while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL ) /*lint !e603 xMessage does not have to be initialised as it is passed out, not in, and it is not used unless xQueueReceive() returns pdTRUE. */
 800624a:	4b08      	ldr	r3, [pc, #32]	@ (800626c <prvProcessReceivedCommands+0x1c8>)
 800624c:	681b      	ldr	r3, [r3, #0]
 800624e:	1d39      	adds	r1, r7, #4
 8006250:	2200      	movs	r2, #0
 8006252:	4618      	mov	r0, r3
 8006254:	f7fe f98e 	bl	8004574 <xQueueReceive>
 8006258:	4603      	mov	r3, r0
 800625a:	2b00      	cmp	r3, #0
 800625c:	f47f af26 	bne.w	80060ac <prvProcessReceivedCommands+0x8>
			}
		}
	}
}
 8006260:	bf00      	nop
 8006262:	bf00      	nop
 8006264:	3730      	adds	r7, #48	@ 0x30
 8006266:	46bd      	mov	sp, r7
 8006268:	bd80      	pop	{r7, pc}
 800626a:	bf00      	nop
 800626c:	20000e80 	.word	0x20000e80

08006270 <prvSwitchTimerLists>:
/*-----------------------------------------------------------*/

static void prvSwitchTimerLists( void )
{
 8006270:	b580      	push	{r7, lr}
 8006272:	b088      	sub	sp, #32
 8006274:	af02      	add	r7, sp, #8

	/* The tick count has overflowed.  The timer lists must be switched.
	If there are any timers still referenced from the current timer list
	then they must have expired and should be processed before the lists
	are switched. */
	while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
 8006276:	e049      	b.n	800630c <prvSwitchTimerLists+0x9c>
	{
		xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
 8006278:	4b2e      	ldr	r3, [pc, #184]	@ (8006334 <prvSwitchTimerLists+0xc4>)
 800627a:	681b      	ldr	r3, [r3, #0]
 800627c:	68db      	ldr	r3, [r3, #12]
 800627e:	681b      	ldr	r3, [r3, #0]
 8006280:	613b      	str	r3, [r7, #16]

		/* Remove the timer from the list. */
		pxTimer = ( Timer_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTimerList ); /*lint !e9087 !e9079 void * is used as this macro is used with tasks and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8006282:	4b2c      	ldr	r3, [pc, #176]	@ (8006334 <prvSwitchTimerLists+0xc4>)
 8006284:	681b      	ldr	r3, [r3, #0]
 8006286:	68db      	ldr	r3, [r3, #12]
 8006288:	68db      	ldr	r3, [r3, #12]
 800628a:	60fb      	str	r3, [r7, #12]
		( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 800628c:	68fb      	ldr	r3, [r7, #12]
 800628e:	3304      	adds	r3, #4
 8006290:	4618      	mov	r0, r3
 8006292:	f7fd fd61 	bl	8003d58 <uxListRemove>
		traceTIMER_EXPIRED( pxTimer );

		/* Execute its callback, then send a command to restart the timer if
		it is an auto-reload timer.  It cannot be restarted here as the lists
		have not yet been switched. */
		pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 8006296:	68fb      	ldr	r3, [r7, #12]
 8006298:	6a1b      	ldr	r3, [r3, #32]
 800629a:	68f8      	ldr	r0, [r7, #12]
 800629c:	4798      	blx	r3

		if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 800629e:	68fb      	ldr	r3, [r7, #12]
 80062a0:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 80062a4:	f003 0304 	and.w	r3, r3, #4
 80062a8:	2b00      	cmp	r3, #0
 80062aa:	d02f      	beq.n	800630c <prvSwitchTimerLists+0x9c>
			the timer going into the same timer list then it has already expired
			and the timer should be re-inserted into the current list so it is
			processed again within this loop.  Otherwise a command should be sent
			to restart the timer to ensure it is only inserted into a list after
			the lists have been swapped. */
			xReloadTime = ( xNextExpireTime + pxTimer->xTimerPeriodInTicks );
 80062ac:	68fb      	ldr	r3, [r7, #12]
 80062ae:	699b      	ldr	r3, [r3, #24]
 80062b0:	693a      	ldr	r2, [r7, #16]
 80062b2:	4413      	add	r3, r2
 80062b4:	60bb      	str	r3, [r7, #8]
			if( xReloadTime > xNextExpireTime )
 80062b6:	68ba      	ldr	r2, [r7, #8]
 80062b8:	693b      	ldr	r3, [r7, #16]
 80062ba:	429a      	cmp	r2, r3
 80062bc:	d90e      	bls.n	80062dc <prvSwitchTimerLists+0x6c>
			{
				listSET_LIST_ITEM_VALUE( &( pxTimer->xTimerListItem ), xReloadTime );
 80062be:	68fb      	ldr	r3, [r7, #12]
 80062c0:	68ba      	ldr	r2, [r7, #8]
 80062c2:	605a      	str	r2, [r3, #4]
				listSET_LIST_ITEM_OWNER( &( pxTimer->xTimerListItem ), pxTimer );
 80062c4:	68fb      	ldr	r3, [r7, #12]
 80062c6:	68fa      	ldr	r2, [r7, #12]
 80062c8:	611a      	str	r2, [r3, #16]
				vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
 80062ca:	4b1a      	ldr	r3, [pc, #104]	@ (8006334 <prvSwitchTimerLists+0xc4>)
 80062cc:	681a      	ldr	r2, [r3, #0]
 80062ce:	68fb      	ldr	r3, [r7, #12]
 80062d0:	3304      	adds	r3, #4
 80062d2:	4619      	mov	r1, r3
 80062d4:	4610      	mov	r0, r2
 80062d6:	f7fd fd06 	bl	8003ce6 <vListInsert>
 80062da:	e017      	b.n	800630c <prvSwitchTimerLists+0x9c>
			}
			else
			{
				xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xNextExpireTime, NULL, tmrNO_DELAY );
 80062dc:	2300      	movs	r3, #0
 80062de:	9300      	str	r3, [sp, #0]
 80062e0:	2300      	movs	r3, #0
 80062e2:	693a      	ldr	r2, [r7, #16]
 80062e4:	2100      	movs	r1, #0
 80062e6:	68f8      	ldr	r0, [r7, #12]
 80062e8:	f7ff fd58 	bl	8005d9c <xTimerGenericCommand>
 80062ec:	6078      	str	r0, [r7, #4]
				configASSERT( xResult );
 80062ee:	687b      	ldr	r3, [r7, #4]
 80062f0:	2b00      	cmp	r3, #0
 80062f2:	d10b      	bne.n	800630c <prvSwitchTimerLists+0x9c>
	__asm volatile
 80062f4:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80062f8:	f383 8811 	msr	BASEPRI, r3
 80062fc:	f3bf 8f6f 	isb	sy
 8006300:	f3bf 8f4f 	dsb	sy
 8006304:	603b      	str	r3, [r7, #0]
}
 8006306:	bf00      	nop
 8006308:	bf00      	nop
 800630a:	e7fd      	b.n	8006308 <prvSwitchTimerLists+0x98>
	while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
 800630c:	4b09      	ldr	r3, [pc, #36]	@ (8006334 <prvSwitchTimerLists+0xc4>)
 800630e:	681b      	ldr	r3, [r3, #0]
 8006310:	681b      	ldr	r3, [r3, #0]
 8006312:	2b00      	cmp	r3, #0
 8006314:	d1b0      	bne.n	8006278 <prvSwitchTimerLists+0x8>
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}

	pxTemp = pxCurrentTimerList;
 8006316:	4b07      	ldr	r3, [pc, #28]	@ (8006334 <prvSwitchTimerLists+0xc4>)
 8006318:	681b      	ldr	r3, [r3, #0]
 800631a:	617b      	str	r3, [r7, #20]
	pxCurrentTimerList = pxOverflowTimerList;
 800631c:	4b06      	ldr	r3, [pc, #24]	@ (8006338 <prvSwitchTimerLists+0xc8>)
 800631e:	681b      	ldr	r3, [r3, #0]
 8006320:	4a04      	ldr	r2, [pc, #16]	@ (8006334 <prvSwitchTimerLists+0xc4>)
 8006322:	6013      	str	r3, [r2, #0]
	pxOverflowTimerList = pxTemp;
 8006324:	4a04      	ldr	r2, [pc, #16]	@ (8006338 <prvSwitchTimerLists+0xc8>)
 8006326:	697b      	ldr	r3, [r7, #20]
 8006328:	6013      	str	r3, [r2, #0]
}
 800632a:	bf00      	nop
 800632c:	3718      	adds	r7, #24
 800632e:	46bd      	mov	sp, r7
 8006330:	bd80      	pop	{r7, pc}
 8006332:	bf00      	nop
 8006334:	20000e78 	.word	0x20000e78
 8006338:	20000e7c 	.word	0x20000e7c

0800633c <prvCheckForValidListAndQueue>:
/*-----------------------------------------------------------*/

static void prvCheckForValidListAndQueue( void )
{
 800633c:	b580      	push	{r7, lr}
 800633e:	b082      	sub	sp, #8
 8006340:	af02      	add	r7, sp, #8
	/* Check that the list from which active timers are referenced, and the
	queue used to communicate with the timer service, have been
	initialised. */
	taskENTER_CRITICAL();
 8006342:	f000 f969 	bl	8006618 <vPortEnterCritical>
	{
		if( xTimerQueue == NULL )
 8006346:	4b15      	ldr	r3, [pc, #84]	@ (800639c <prvCheckForValidListAndQueue+0x60>)
 8006348:	681b      	ldr	r3, [r3, #0]
 800634a:	2b00      	cmp	r3, #0
 800634c:	d120      	bne.n	8006390 <prvCheckForValidListAndQueue+0x54>
		{
			vListInitialise( &xActiveTimerList1 );
 800634e:	4814      	ldr	r0, [pc, #80]	@ (80063a0 <prvCheckForValidListAndQueue+0x64>)
 8006350:	f7fd fc78 	bl	8003c44 <vListInitialise>
			vListInitialise( &xActiveTimerList2 );
 8006354:	4813      	ldr	r0, [pc, #76]	@ (80063a4 <prvCheckForValidListAndQueue+0x68>)
 8006356:	f7fd fc75 	bl	8003c44 <vListInitialise>
			pxCurrentTimerList = &xActiveTimerList1;
 800635a:	4b13      	ldr	r3, [pc, #76]	@ (80063a8 <prvCheckForValidListAndQueue+0x6c>)
 800635c:	4a10      	ldr	r2, [pc, #64]	@ (80063a0 <prvCheckForValidListAndQueue+0x64>)
 800635e:	601a      	str	r2, [r3, #0]
			pxOverflowTimerList = &xActiveTimerList2;
 8006360:	4b12      	ldr	r3, [pc, #72]	@ (80063ac <prvCheckForValidListAndQueue+0x70>)
 8006362:	4a10      	ldr	r2, [pc, #64]	@ (80063a4 <prvCheckForValidListAndQueue+0x68>)
 8006364:	601a      	str	r2, [r3, #0]
				/* The timer queue is allocated statically in case
				configSUPPORT_DYNAMIC_ALLOCATION is 0. */
				static StaticQueue_t xStaticTimerQueue; /*lint !e956 Ok to declare in this manner to prevent additional conditional compilation guards in other locations. */
				static uint8_t ucStaticTimerQueueStorage[ ( size_t ) configTIMER_QUEUE_LENGTH * sizeof( DaemonTaskMessage_t ) ]; /*lint !e956 Ok to declare in this manner to prevent additional conditional compilation guards in other locations. */

				xTimerQueue = xQueueCreateStatic( ( UBaseType_t ) configTIMER_QUEUE_LENGTH, ( UBaseType_t ) sizeof( DaemonTaskMessage_t ), &( ucStaticTimerQueueStorage[ 0 ] ), &xStaticTimerQueue );
 8006366:	2300      	movs	r3, #0
 8006368:	9300      	str	r3, [sp, #0]
 800636a:	4b11      	ldr	r3, [pc, #68]	@ (80063b0 <prvCheckForValidListAndQueue+0x74>)
 800636c:	4a11      	ldr	r2, [pc, #68]	@ (80063b4 <prvCheckForValidListAndQueue+0x78>)
 800636e:	2110      	movs	r1, #16
 8006370:	200a      	movs	r0, #10
 8006372:	f7fd fd85 	bl	8003e80 <xQueueGenericCreateStatic>
 8006376:	4603      	mov	r3, r0
 8006378:	4a08      	ldr	r2, [pc, #32]	@ (800639c <prvCheckForValidListAndQueue+0x60>)
 800637a:	6013      	str	r3, [r2, #0]
			}
			#endif

			#if ( configQUEUE_REGISTRY_SIZE > 0 )
			{
				if( xTimerQueue != NULL )
 800637c:	4b07      	ldr	r3, [pc, #28]	@ (800639c <prvCheckForValidListAndQueue+0x60>)
 800637e:	681b      	ldr	r3, [r3, #0]
 8006380:	2b00      	cmp	r3, #0
 8006382:	d005      	beq.n	8006390 <prvCheckForValidListAndQueue+0x54>
				{
					vQueueAddToRegistry( xTimerQueue, "TmrQ" );
 8006384:	4b05      	ldr	r3, [pc, #20]	@ (800639c <prvCheckForValidListAndQueue+0x60>)
 8006386:	681b      	ldr	r3, [r3, #0]
 8006388:	490b      	ldr	r1, [pc, #44]	@ (80063b8 <prvCheckForValidListAndQueue+0x7c>)
 800638a:	4618      	mov	r0, r3
 800638c:	f7fe fc30 	bl	8004bf0 <vQueueAddToRegistry>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 8006390:	f000 f974 	bl	800667c <vPortExitCritical>
}
 8006394:	bf00      	nop
 8006396:	46bd      	mov	sp, r7
 8006398:	bd80      	pop	{r7, pc}
 800639a:	bf00      	nop
 800639c:	20000e80 	.word	0x20000e80
 80063a0:	20000e50 	.word	0x20000e50
 80063a4:	20000e64 	.word	0x20000e64
 80063a8:	20000e78 	.word	0x20000e78
 80063ac:	20000e7c 	.word	0x20000e7c
 80063b0:	20000f2c 	.word	0x20000f2c
 80063b4:	20000e8c 	.word	0x20000e8c
 80063b8:	08007c0c 	.word	0x08007c0c

080063bc <pxPortInitialiseStack>:

/*
 * See header file for description.
 */
StackType_t *pxPortInitialiseStack( StackType_t *pxTopOfStack, TaskFunction_t pxCode, void *pvParameters )
{
 80063bc:	b480      	push	{r7}
 80063be:	b085      	sub	sp, #20
 80063c0:	af00      	add	r7, sp, #0
 80063c2:	60f8      	str	r0, [r7, #12]
 80063c4:	60b9      	str	r1, [r7, #8]
 80063c6:	607a      	str	r2, [r7, #4]
	/* Simulate the stack frame as it would be created by a context switch
	interrupt. */

	/* Offset added to account for the way the MCU uses the stack on entry/exit
	of interrupts, and to ensure alignment. */
	pxTopOfStack--;
 80063c8:	68fb      	ldr	r3, [r7, #12]
 80063ca:	3b04      	subs	r3, #4
 80063cc:	60fb      	str	r3, [r7, #12]

	*pxTopOfStack = portINITIAL_XPSR;	/* xPSR */
 80063ce:	68fb      	ldr	r3, [r7, #12]
 80063d0:	f04f 7280 	mov.w	r2, #16777216	@ 0x1000000
 80063d4:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 80063d6:	68fb      	ldr	r3, [r7, #12]
 80063d8:	3b04      	subs	r3, #4
 80063da:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( ( StackType_t ) pxCode ) & portSTART_ADDRESS_MASK;	/* PC */
 80063dc:	68bb      	ldr	r3, [r7, #8]
 80063de:	f023 0201 	bic.w	r2, r3, #1
 80063e2:	68fb      	ldr	r3, [r7, #12]
 80063e4:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 80063e6:	68fb      	ldr	r3, [r7, #12]
 80063e8:	3b04      	subs	r3, #4
 80063ea:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) portTASK_RETURN_ADDRESS;	/* LR */
 80063ec:	4a0c      	ldr	r2, [pc, #48]	@ (8006420 <pxPortInitialiseStack+0x64>)
 80063ee:	68fb      	ldr	r3, [r7, #12]
 80063f0:	601a      	str	r2, [r3, #0]

	/* Save code space by skipping register initialisation. */
	pxTopOfStack -= 5;	/* R12, R3, R2 and R1. */
 80063f2:	68fb      	ldr	r3, [r7, #12]
 80063f4:	3b14      	subs	r3, #20
 80063f6:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) pvParameters;	/* R0 */
 80063f8:	687a      	ldr	r2, [r7, #4]
 80063fa:	68fb      	ldr	r3, [r7, #12]
 80063fc:	601a      	str	r2, [r3, #0]

	/* A save method is being used that requires each task to maintain its
	own exec return value. */
	pxTopOfStack--;
 80063fe:	68fb      	ldr	r3, [r7, #12]
 8006400:	3b04      	subs	r3, #4
 8006402:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = portINITIAL_EXC_RETURN;
 8006404:	68fb      	ldr	r3, [r7, #12]
 8006406:	f06f 0202 	mvn.w	r2, #2
 800640a:	601a      	str	r2, [r3, #0]

	pxTopOfStack -= 8;	/* R11, R10, R9, R8, R7, R6, R5 and R4. */
 800640c:	68fb      	ldr	r3, [r7, #12]
 800640e:	3b20      	subs	r3, #32
 8006410:	60fb      	str	r3, [r7, #12]

	return pxTopOfStack;
 8006412:	68fb      	ldr	r3, [r7, #12]
}
 8006414:	4618      	mov	r0, r3
 8006416:	3714      	adds	r7, #20
 8006418:	46bd      	mov	sp, r7
 800641a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800641e:	4770      	bx	lr
 8006420:	08006425 	.word	0x08006425

08006424 <prvTaskExitError>:
/*-----------------------------------------------------------*/

static void prvTaskExitError( void )
{
 8006424:	b480      	push	{r7}
 8006426:	b085      	sub	sp, #20
 8006428:	af00      	add	r7, sp, #0
volatile uint32_t ulDummy = 0;
 800642a:	2300      	movs	r3, #0
 800642c:	607b      	str	r3, [r7, #4]
	its caller as there is nothing to return to.  If a task wants to exit it
	should instead call vTaskDelete( NULL ).

	Artificially force an assert() to be triggered if configASSERT() is
	defined, then stop here so application writers can catch the error. */
	configASSERT( uxCriticalNesting == ~0UL );
 800642e:	4b13      	ldr	r3, [pc, #76]	@ (800647c <prvTaskExitError+0x58>)
 8006430:	681b      	ldr	r3, [r3, #0]
 8006432:	f1b3 3fff 	cmp.w	r3, #4294967295
 8006436:	d00b      	beq.n	8006450 <prvTaskExitError+0x2c>
	__asm volatile
 8006438:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800643c:	f383 8811 	msr	BASEPRI, r3
 8006440:	f3bf 8f6f 	isb	sy
 8006444:	f3bf 8f4f 	dsb	sy
 8006448:	60fb      	str	r3, [r7, #12]
}
 800644a:	bf00      	nop
 800644c:	bf00      	nop
 800644e:	e7fd      	b.n	800644c <prvTaskExitError+0x28>
	__asm volatile
 8006450:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006454:	f383 8811 	msr	BASEPRI, r3
 8006458:	f3bf 8f6f 	isb	sy
 800645c:	f3bf 8f4f 	dsb	sy
 8006460:	60bb      	str	r3, [r7, #8]
}
 8006462:	bf00      	nop
	portDISABLE_INTERRUPTS();
	while( ulDummy == 0 )
 8006464:	bf00      	nop
 8006466:	687b      	ldr	r3, [r7, #4]
 8006468:	2b00      	cmp	r3, #0
 800646a:	d0fc      	beq.n	8006466 <prvTaskExitError+0x42>
		about code appearing after this function is called - making ulDummy
		volatile makes the compiler think the function could return and
		therefore not output an 'unreachable code' warning for code that appears
		after it. */
	}
}
 800646c:	bf00      	nop
 800646e:	bf00      	nop
 8006470:	3714      	adds	r7, #20
 8006472:	46bd      	mov	sp, r7
 8006474:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006478:	4770      	bx	lr
 800647a:	bf00      	nop
 800647c:	2000000c 	.word	0x2000000c

08006480 <SVC_Handler>:
/*-----------------------------------------------------------*/

void vPortSVCHandler( void )
{
	__asm volatile (
 8006480:	4b07      	ldr	r3, [pc, #28]	@ (80064a0 <pxCurrentTCBConst2>)
 8006482:	6819      	ldr	r1, [r3, #0]
 8006484:	6808      	ldr	r0, [r1, #0]
 8006486:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800648a:	f380 8809 	msr	PSP, r0
 800648e:	f3bf 8f6f 	isb	sy
 8006492:	f04f 0000 	mov.w	r0, #0
 8006496:	f380 8811 	msr	BASEPRI, r0
 800649a:	4770      	bx	lr
 800649c:	f3af 8000 	nop.w

080064a0 <pxCurrentTCBConst2>:
 80064a0:	20000950 	.word	0x20000950
					"	bx r14							\n"
					"									\n"
					"	.align 4						\n"
					"pxCurrentTCBConst2: .word pxCurrentTCB				\n"
				);
}
 80064a4:	bf00      	nop
 80064a6:	bf00      	nop

080064a8 <prvPortStartFirstTask>:
{
	/* Start the first task.  This also clears the bit that indicates the FPU is
	in use in case the FPU was used before the scheduler was started - which
	would otherwise result in the unnecessary leaving of space in the SVC stack
	for lazy saving of FPU registers. */
	__asm volatile(
 80064a8:	4808      	ldr	r0, [pc, #32]	@ (80064cc <prvPortStartFirstTask+0x24>)
 80064aa:	6800      	ldr	r0, [r0, #0]
 80064ac:	6800      	ldr	r0, [r0, #0]
 80064ae:	f380 8808 	msr	MSP, r0
 80064b2:	f04f 0000 	mov.w	r0, #0
 80064b6:	f380 8814 	msr	CONTROL, r0
 80064ba:	b662      	cpsie	i
 80064bc:	b661      	cpsie	f
 80064be:	f3bf 8f4f 	dsb	sy
 80064c2:	f3bf 8f6f 	isb	sy
 80064c6:	df00      	svc	0
 80064c8:	bf00      	nop
					" dsb					\n"
					" isb					\n"
					" svc 0					\n" /* System call to start first task. */
					" nop					\n"
				);
}
 80064ca:	bf00      	nop
 80064cc:	e000ed08 	.word	0xe000ed08

080064d0 <xPortStartScheduler>:

/*
 * See header file for description.
 */
BaseType_t xPortStartScheduler( void )
{
 80064d0:	b580      	push	{r7, lr}
 80064d2:	b086      	sub	sp, #24
 80064d4:	af00      	add	r7, sp, #0
	configASSERT( configMAX_SYSCALL_INTERRUPT_PRIORITY );

	/* This port can be used on all revisions of the Cortex-M7 core other than
	the r0p1 parts.  r0p1 parts should use the port from the
	/source/portable/GCC/ARM_CM7/r0p1 directory. */
	configASSERT( portCPUID != portCORTEX_M7_r0p1_ID );
 80064d6:	4b47      	ldr	r3, [pc, #284]	@ (80065f4 <xPortStartScheduler+0x124>)
 80064d8:	681b      	ldr	r3, [r3, #0]
 80064da:	4a47      	ldr	r2, [pc, #284]	@ (80065f8 <xPortStartScheduler+0x128>)
 80064dc:	4293      	cmp	r3, r2
 80064de:	d10b      	bne.n	80064f8 <xPortStartScheduler+0x28>
	__asm volatile
 80064e0:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80064e4:	f383 8811 	msr	BASEPRI, r3
 80064e8:	f3bf 8f6f 	isb	sy
 80064ec:	f3bf 8f4f 	dsb	sy
 80064f0:	60fb      	str	r3, [r7, #12]
}
 80064f2:	bf00      	nop
 80064f4:	bf00      	nop
 80064f6:	e7fd      	b.n	80064f4 <xPortStartScheduler+0x24>
	configASSERT( portCPUID != portCORTEX_M7_r0p0_ID );
 80064f8:	4b3e      	ldr	r3, [pc, #248]	@ (80065f4 <xPortStartScheduler+0x124>)
 80064fa:	681b      	ldr	r3, [r3, #0]
 80064fc:	4a3f      	ldr	r2, [pc, #252]	@ (80065fc <xPortStartScheduler+0x12c>)
 80064fe:	4293      	cmp	r3, r2
 8006500:	d10b      	bne.n	800651a <xPortStartScheduler+0x4a>
	__asm volatile
 8006502:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006506:	f383 8811 	msr	BASEPRI, r3
 800650a:	f3bf 8f6f 	isb	sy
 800650e:	f3bf 8f4f 	dsb	sy
 8006512:	613b      	str	r3, [r7, #16]
}
 8006514:	bf00      	nop
 8006516:	bf00      	nop
 8006518:	e7fd      	b.n	8006516 <xPortStartScheduler+0x46>

	#if( configASSERT_DEFINED == 1 )
	{
		volatile uint32_t ulOriginalPriority;
		volatile uint8_t * const pucFirstUserPriorityRegister = ( volatile uint8_t * const ) ( portNVIC_IP_REGISTERS_OFFSET_16 + portFIRST_USER_INTERRUPT_NUMBER );
 800651a:	4b39      	ldr	r3, [pc, #228]	@ (8006600 <xPortStartScheduler+0x130>)
 800651c:	617b      	str	r3, [r7, #20]
		functions can be called.  ISR safe functions are those that end in
		"FromISR".  FreeRTOS maintains separate thread and ISR API functions to
		ensure interrupt entry is as fast and simple as possible.

		Save the interrupt priority value that is about to be clobbered. */
		ulOriginalPriority = *pucFirstUserPriorityRegister;
 800651e:	697b      	ldr	r3, [r7, #20]
 8006520:	781b      	ldrb	r3, [r3, #0]
 8006522:	b2db      	uxtb	r3, r3
 8006524:	607b      	str	r3, [r7, #4]

		/* Determine the number of priority bits available.  First write to all
		possible bits. */
		*pucFirstUserPriorityRegister = portMAX_8_BIT_VALUE;
 8006526:	697b      	ldr	r3, [r7, #20]
 8006528:	22ff      	movs	r2, #255	@ 0xff
 800652a:	701a      	strb	r2, [r3, #0]

		/* Read the value back to see how many bits stuck. */
		ucMaxPriorityValue = *pucFirstUserPriorityRegister;
 800652c:	697b      	ldr	r3, [r7, #20]
 800652e:	781b      	ldrb	r3, [r3, #0]
 8006530:	b2db      	uxtb	r3, r3
 8006532:	70fb      	strb	r3, [r7, #3]

		/* Use the same mask on the maximum system call priority. */
		ucMaxSysCallPriority = configMAX_SYSCALL_INTERRUPT_PRIORITY & ucMaxPriorityValue;
 8006534:	78fb      	ldrb	r3, [r7, #3]
 8006536:	b2db      	uxtb	r3, r3
 8006538:	f003 0350 	and.w	r3, r3, #80	@ 0x50
 800653c:	b2da      	uxtb	r2, r3
 800653e:	4b31      	ldr	r3, [pc, #196]	@ (8006604 <xPortStartScheduler+0x134>)
 8006540:	701a      	strb	r2, [r3, #0]

		/* Calculate the maximum acceptable priority group value for the number
		of bits read back. */
		ulMaxPRIGROUPValue = portMAX_PRIGROUP_BITS;
 8006542:	4b31      	ldr	r3, [pc, #196]	@ (8006608 <xPortStartScheduler+0x138>)
 8006544:	2207      	movs	r2, #7
 8006546:	601a      	str	r2, [r3, #0]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 8006548:	e009      	b.n	800655e <xPortStartScheduler+0x8e>
		{
			ulMaxPRIGROUPValue--;
 800654a:	4b2f      	ldr	r3, [pc, #188]	@ (8006608 <xPortStartScheduler+0x138>)
 800654c:	681b      	ldr	r3, [r3, #0]
 800654e:	3b01      	subs	r3, #1
 8006550:	4a2d      	ldr	r2, [pc, #180]	@ (8006608 <xPortStartScheduler+0x138>)
 8006552:	6013      	str	r3, [r2, #0]
			ucMaxPriorityValue <<= ( uint8_t ) 0x01;
 8006554:	78fb      	ldrb	r3, [r7, #3]
 8006556:	b2db      	uxtb	r3, r3
 8006558:	005b      	lsls	r3, r3, #1
 800655a:	b2db      	uxtb	r3, r3
 800655c:	70fb      	strb	r3, [r7, #3]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 800655e:	78fb      	ldrb	r3, [r7, #3]
 8006560:	b2db      	uxtb	r3, r3
 8006562:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8006566:	2b80      	cmp	r3, #128	@ 0x80
 8006568:	d0ef      	beq.n	800654a <xPortStartScheduler+0x7a>
		#ifdef configPRIO_BITS
		{
			/* Check the FreeRTOS configuration that defines the number of
			priority bits matches the number of priority bits actually queried
			from the hardware. */
			configASSERT( ( portMAX_PRIGROUP_BITS - ulMaxPRIGROUPValue ) == configPRIO_BITS );
 800656a:	4b27      	ldr	r3, [pc, #156]	@ (8006608 <xPortStartScheduler+0x138>)
 800656c:	681b      	ldr	r3, [r3, #0]
 800656e:	f1c3 0307 	rsb	r3, r3, #7
 8006572:	2b04      	cmp	r3, #4
 8006574:	d00b      	beq.n	800658e <xPortStartScheduler+0xbe>
	__asm volatile
 8006576:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800657a:	f383 8811 	msr	BASEPRI, r3
 800657e:	f3bf 8f6f 	isb	sy
 8006582:	f3bf 8f4f 	dsb	sy
 8006586:	60bb      	str	r3, [r7, #8]
}
 8006588:	bf00      	nop
 800658a:	bf00      	nop
 800658c:	e7fd      	b.n	800658a <xPortStartScheduler+0xba>
		}
		#endif

		/* Shift the priority group value back to its position within the AIRCR
		register. */
		ulMaxPRIGROUPValue <<= portPRIGROUP_SHIFT;
 800658e:	4b1e      	ldr	r3, [pc, #120]	@ (8006608 <xPortStartScheduler+0x138>)
 8006590:	681b      	ldr	r3, [r3, #0]
 8006592:	021b      	lsls	r3, r3, #8
 8006594:	4a1c      	ldr	r2, [pc, #112]	@ (8006608 <xPortStartScheduler+0x138>)
 8006596:	6013      	str	r3, [r2, #0]
		ulMaxPRIGROUPValue &= portPRIORITY_GROUP_MASK;
 8006598:	4b1b      	ldr	r3, [pc, #108]	@ (8006608 <xPortStartScheduler+0x138>)
 800659a:	681b      	ldr	r3, [r3, #0]
 800659c:	f403 63e0 	and.w	r3, r3, #1792	@ 0x700
 80065a0:	4a19      	ldr	r2, [pc, #100]	@ (8006608 <xPortStartScheduler+0x138>)
 80065a2:	6013      	str	r3, [r2, #0]

		/* Restore the clobbered interrupt priority register to its original
		value. */
		*pucFirstUserPriorityRegister = ulOriginalPriority;
 80065a4:	687b      	ldr	r3, [r7, #4]
 80065a6:	b2da      	uxtb	r2, r3
 80065a8:	697b      	ldr	r3, [r7, #20]
 80065aa:	701a      	strb	r2, [r3, #0]
	}
	#endif /* conifgASSERT_DEFINED */

	/* Make PendSV and SysTick the lowest priority interrupts. */
	portNVIC_SYSPRI2_REG |= portNVIC_PENDSV_PRI;
 80065ac:	4b17      	ldr	r3, [pc, #92]	@ (800660c <xPortStartScheduler+0x13c>)
 80065ae:	681b      	ldr	r3, [r3, #0]
 80065b0:	4a16      	ldr	r2, [pc, #88]	@ (800660c <xPortStartScheduler+0x13c>)
 80065b2:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 80065b6:	6013      	str	r3, [r2, #0]
	portNVIC_SYSPRI2_REG |= portNVIC_SYSTICK_PRI;
 80065b8:	4b14      	ldr	r3, [pc, #80]	@ (800660c <xPortStartScheduler+0x13c>)
 80065ba:	681b      	ldr	r3, [r3, #0]
 80065bc:	4a13      	ldr	r2, [pc, #76]	@ (800660c <xPortStartScheduler+0x13c>)
 80065be:	f043 4370 	orr.w	r3, r3, #4026531840	@ 0xf0000000
 80065c2:	6013      	str	r3, [r2, #0]

	/* Start the timer that generates the tick ISR.  Interrupts are disabled
	here already. */
	vPortSetupTimerInterrupt();
 80065c4:	f000 f8da 	bl	800677c <vPortSetupTimerInterrupt>

	/* Initialise the critical nesting count ready for the first task. */
	uxCriticalNesting = 0;
 80065c8:	4b11      	ldr	r3, [pc, #68]	@ (8006610 <xPortStartScheduler+0x140>)
 80065ca:	2200      	movs	r2, #0
 80065cc:	601a      	str	r2, [r3, #0]

	/* Ensure the VFP is enabled - it should be anyway. */
	vPortEnableVFP();
 80065ce:	f000 f8f9 	bl	80067c4 <vPortEnableVFP>

	/* Lazy save always. */
	*( portFPCCR ) |= portASPEN_AND_LSPEN_BITS;
 80065d2:	4b10      	ldr	r3, [pc, #64]	@ (8006614 <xPortStartScheduler+0x144>)
 80065d4:	681b      	ldr	r3, [r3, #0]
 80065d6:	4a0f      	ldr	r2, [pc, #60]	@ (8006614 <xPortStartScheduler+0x144>)
 80065d8:	f043 4340 	orr.w	r3, r3, #3221225472	@ 0xc0000000
 80065dc:	6013      	str	r3, [r2, #0]

	/* Start the first task. */
	prvPortStartFirstTask();
 80065de:	f7ff ff63 	bl	80064a8 <prvPortStartFirstTask>
	exit error function to prevent compiler warnings about a static function
	not being called in the case that the application writer overrides this
	functionality by defining configTASK_RETURN_ADDRESS.  Call
	vTaskSwitchContext() so link time optimisation does not remove the
	symbol. */
	vTaskSwitchContext();
 80065e2:	f7fe ff31 	bl	8005448 <vTaskSwitchContext>
	prvTaskExitError();
 80065e6:	f7ff ff1d 	bl	8006424 <prvTaskExitError>

	/* Should not get here! */
	return 0;
 80065ea:	2300      	movs	r3, #0
}
 80065ec:	4618      	mov	r0, r3
 80065ee:	3718      	adds	r7, #24
 80065f0:	46bd      	mov	sp, r7
 80065f2:	bd80      	pop	{r7, pc}
 80065f4:	e000ed00 	.word	0xe000ed00
 80065f8:	410fc271 	.word	0x410fc271
 80065fc:	410fc270 	.word	0x410fc270
 8006600:	e000e400 	.word	0xe000e400
 8006604:	20000f7c 	.word	0x20000f7c
 8006608:	20000f80 	.word	0x20000f80
 800660c:	e000ed20 	.word	0xe000ed20
 8006610:	2000000c 	.word	0x2000000c
 8006614:	e000ef34 	.word	0xe000ef34

08006618 <vPortEnterCritical>:
	configASSERT( uxCriticalNesting == 1000UL );
}
/*-----------------------------------------------------------*/

void vPortEnterCritical( void )
{
 8006618:	b480      	push	{r7}
 800661a:	b083      	sub	sp, #12
 800661c:	af00      	add	r7, sp, #0
	__asm volatile
 800661e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006622:	f383 8811 	msr	BASEPRI, r3
 8006626:	f3bf 8f6f 	isb	sy
 800662a:	f3bf 8f4f 	dsb	sy
 800662e:	607b      	str	r3, [r7, #4]
}
 8006630:	bf00      	nop
	portDISABLE_INTERRUPTS();
	uxCriticalNesting++;
 8006632:	4b10      	ldr	r3, [pc, #64]	@ (8006674 <vPortEnterCritical+0x5c>)
 8006634:	681b      	ldr	r3, [r3, #0]
 8006636:	3301      	adds	r3, #1
 8006638:	4a0e      	ldr	r2, [pc, #56]	@ (8006674 <vPortEnterCritical+0x5c>)
 800663a:	6013      	str	r3, [r2, #0]
	/* This is not the interrupt safe version of the enter critical function so
	assert() if it is being called from an interrupt context.  Only API
	functions that end in "FromISR" can be used in an interrupt.  Only assert if
	the critical nesting count is 1 to protect against recursive calls if the
	assert function also uses a critical section. */
	if( uxCriticalNesting == 1 )
 800663c:	4b0d      	ldr	r3, [pc, #52]	@ (8006674 <vPortEnterCritical+0x5c>)
 800663e:	681b      	ldr	r3, [r3, #0]
 8006640:	2b01      	cmp	r3, #1
 8006642:	d110      	bne.n	8006666 <vPortEnterCritical+0x4e>
	{
		configASSERT( ( portNVIC_INT_CTRL_REG & portVECTACTIVE_MASK ) == 0 );
 8006644:	4b0c      	ldr	r3, [pc, #48]	@ (8006678 <vPortEnterCritical+0x60>)
 8006646:	681b      	ldr	r3, [r3, #0]
 8006648:	b2db      	uxtb	r3, r3
 800664a:	2b00      	cmp	r3, #0
 800664c:	d00b      	beq.n	8006666 <vPortEnterCritical+0x4e>
	__asm volatile
 800664e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006652:	f383 8811 	msr	BASEPRI, r3
 8006656:	f3bf 8f6f 	isb	sy
 800665a:	f3bf 8f4f 	dsb	sy
 800665e:	603b      	str	r3, [r7, #0]
}
 8006660:	bf00      	nop
 8006662:	bf00      	nop
 8006664:	e7fd      	b.n	8006662 <vPortEnterCritical+0x4a>
	}
}
 8006666:	bf00      	nop
 8006668:	370c      	adds	r7, #12
 800666a:	46bd      	mov	sp, r7
 800666c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006670:	4770      	bx	lr
 8006672:	bf00      	nop
 8006674:	2000000c 	.word	0x2000000c
 8006678:	e000ed04 	.word	0xe000ed04

0800667c <vPortExitCritical>:
/*-----------------------------------------------------------*/

void vPortExitCritical( void )
{
 800667c:	b480      	push	{r7}
 800667e:	b083      	sub	sp, #12
 8006680:	af00      	add	r7, sp, #0
	configASSERT( uxCriticalNesting );
 8006682:	4b12      	ldr	r3, [pc, #72]	@ (80066cc <vPortExitCritical+0x50>)
 8006684:	681b      	ldr	r3, [r3, #0]
 8006686:	2b00      	cmp	r3, #0
 8006688:	d10b      	bne.n	80066a2 <vPortExitCritical+0x26>
	__asm volatile
 800668a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800668e:	f383 8811 	msr	BASEPRI, r3
 8006692:	f3bf 8f6f 	isb	sy
 8006696:	f3bf 8f4f 	dsb	sy
 800669a:	607b      	str	r3, [r7, #4]
}
 800669c:	bf00      	nop
 800669e:	bf00      	nop
 80066a0:	e7fd      	b.n	800669e <vPortExitCritical+0x22>
	uxCriticalNesting--;
 80066a2:	4b0a      	ldr	r3, [pc, #40]	@ (80066cc <vPortExitCritical+0x50>)
 80066a4:	681b      	ldr	r3, [r3, #0]
 80066a6:	3b01      	subs	r3, #1
 80066a8:	4a08      	ldr	r2, [pc, #32]	@ (80066cc <vPortExitCritical+0x50>)
 80066aa:	6013      	str	r3, [r2, #0]
	if( uxCriticalNesting == 0 )
 80066ac:	4b07      	ldr	r3, [pc, #28]	@ (80066cc <vPortExitCritical+0x50>)
 80066ae:	681b      	ldr	r3, [r3, #0]
 80066b0:	2b00      	cmp	r3, #0
 80066b2:	d105      	bne.n	80066c0 <vPortExitCritical+0x44>
 80066b4:	2300      	movs	r3, #0
 80066b6:	603b      	str	r3, [r7, #0]
	__asm volatile
 80066b8:	683b      	ldr	r3, [r7, #0]
 80066ba:	f383 8811 	msr	BASEPRI, r3
}
 80066be:	bf00      	nop
	{
		portENABLE_INTERRUPTS();
	}
}
 80066c0:	bf00      	nop
 80066c2:	370c      	adds	r7, #12
 80066c4:	46bd      	mov	sp, r7
 80066c6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80066ca:	4770      	bx	lr
 80066cc:	2000000c 	.word	0x2000000c

080066d0 <PendSV_Handler>:

void xPortPendSVHandler( void )
{
	/* This is a naked function. */

	__asm volatile
 80066d0:	f3ef 8009 	mrs	r0, PSP
 80066d4:	f3bf 8f6f 	isb	sy
 80066d8:	4b15      	ldr	r3, [pc, #84]	@ (8006730 <pxCurrentTCBConst>)
 80066da:	681a      	ldr	r2, [r3, #0]
 80066dc:	f01e 0f10 	tst.w	lr, #16
 80066e0:	bf08      	it	eq
 80066e2:	ed20 8a10 	vstmdbeq	r0!, {s16-s31}
 80066e6:	e920 4ff0 	stmdb	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80066ea:	6010      	str	r0, [r2, #0]
 80066ec:	e92d 0009 	stmdb	sp!, {r0, r3}
 80066f0:	f04f 0050 	mov.w	r0, #80	@ 0x50
 80066f4:	f380 8811 	msr	BASEPRI, r0
 80066f8:	f3bf 8f4f 	dsb	sy
 80066fc:	f3bf 8f6f 	isb	sy
 8006700:	f7fe fea2 	bl	8005448 <vTaskSwitchContext>
 8006704:	f04f 0000 	mov.w	r0, #0
 8006708:	f380 8811 	msr	BASEPRI, r0
 800670c:	bc09      	pop	{r0, r3}
 800670e:	6819      	ldr	r1, [r3, #0]
 8006710:	6808      	ldr	r0, [r1, #0]
 8006712:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8006716:	f01e 0f10 	tst.w	lr, #16
 800671a:	bf08      	it	eq
 800671c:	ecb0 8a10 	vldmiaeq	r0!, {s16-s31}
 8006720:	f380 8809 	msr	PSP, r0
 8006724:	f3bf 8f6f 	isb	sy
 8006728:	4770      	bx	lr
 800672a:	bf00      	nop
 800672c:	f3af 8000 	nop.w

08006730 <pxCurrentTCBConst>:
 8006730:	20000950 	.word	0x20000950
	"										\n"
	"	.align 4							\n"
	"pxCurrentTCBConst: .word pxCurrentTCB	\n"
	::"i"(configMAX_SYSCALL_INTERRUPT_PRIORITY)
	);
}
 8006734:	bf00      	nop
 8006736:	bf00      	nop

08006738 <xPortSysTickHandler>:
/*-----------------------------------------------------------*/

void xPortSysTickHandler( void )
{
 8006738:	b580      	push	{r7, lr}
 800673a:	b082      	sub	sp, #8
 800673c:	af00      	add	r7, sp, #0
	__asm volatile
 800673e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006742:	f383 8811 	msr	BASEPRI, r3
 8006746:	f3bf 8f6f 	isb	sy
 800674a:	f3bf 8f4f 	dsb	sy
 800674e:	607b      	str	r3, [r7, #4]
}
 8006750:	bf00      	nop
	save and then restore the interrupt mask value as its value is already
	known. */
	portDISABLE_INTERRUPTS();
	{
		/* Increment the RTOS tick. */
		if( xTaskIncrementTick() != pdFALSE )
 8006752:	f7fe fdbf 	bl	80052d4 <xTaskIncrementTick>
 8006756:	4603      	mov	r3, r0
 8006758:	2b00      	cmp	r3, #0
 800675a:	d003      	beq.n	8006764 <xPortSysTickHandler+0x2c>
		{
			/* A context switch is required.  Context switching is performed in
			the PendSV interrupt.  Pend the PendSV interrupt. */
			portNVIC_INT_CTRL_REG = portNVIC_PENDSVSET_BIT;
 800675c:	4b06      	ldr	r3, [pc, #24]	@ (8006778 <xPortSysTickHandler+0x40>)
 800675e:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8006762:	601a      	str	r2, [r3, #0]
 8006764:	2300      	movs	r3, #0
 8006766:	603b      	str	r3, [r7, #0]
	__asm volatile
 8006768:	683b      	ldr	r3, [r7, #0]
 800676a:	f383 8811 	msr	BASEPRI, r3
}
 800676e:	bf00      	nop
		}
	}
	portENABLE_INTERRUPTS();
}
 8006770:	bf00      	nop
 8006772:	3708      	adds	r7, #8
 8006774:	46bd      	mov	sp, r7
 8006776:	bd80      	pop	{r7, pc}
 8006778:	e000ed04 	.word	0xe000ed04

0800677c <vPortSetupTimerInterrupt>:
/*
 * Setup the systick timer to generate the tick interrupts at the required
 * frequency.
 */
__attribute__(( weak )) void vPortSetupTimerInterrupt( void )
{
 800677c:	b480      	push	{r7}
 800677e:	af00      	add	r7, sp, #0
		ulStoppedTimerCompensation = portMISSED_COUNTS_FACTOR / ( configCPU_CLOCK_HZ / configSYSTICK_CLOCK_HZ );
	}
	#endif /* configUSE_TICKLESS_IDLE */

	/* Stop and clear the SysTick. */
	portNVIC_SYSTICK_CTRL_REG = 0UL;
 8006780:	4b0b      	ldr	r3, [pc, #44]	@ (80067b0 <vPortSetupTimerInterrupt+0x34>)
 8006782:	2200      	movs	r2, #0
 8006784:	601a      	str	r2, [r3, #0]
	portNVIC_SYSTICK_CURRENT_VALUE_REG = 0UL;
 8006786:	4b0b      	ldr	r3, [pc, #44]	@ (80067b4 <vPortSetupTimerInterrupt+0x38>)
 8006788:	2200      	movs	r2, #0
 800678a:	601a      	str	r2, [r3, #0]

	/* Configure SysTick to interrupt at the requested rate. */
	portNVIC_SYSTICK_LOAD_REG = ( configSYSTICK_CLOCK_HZ / configTICK_RATE_HZ ) - 1UL;
 800678c:	4b0a      	ldr	r3, [pc, #40]	@ (80067b8 <vPortSetupTimerInterrupt+0x3c>)
 800678e:	681b      	ldr	r3, [r3, #0]
 8006790:	4a0a      	ldr	r2, [pc, #40]	@ (80067bc <vPortSetupTimerInterrupt+0x40>)
 8006792:	fba2 2303 	umull	r2, r3, r2, r3
 8006796:	099b      	lsrs	r3, r3, #6
 8006798:	4a09      	ldr	r2, [pc, #36]	@ (80067c0 <vPortSetupTimerInterrupt+0x44>)
 800679a:	3b01      	subs	r3, #1
 800679c:	6013      	str	r3, [r2, #0]
	portNVIC_SYSTICK_CTRL_REG = ( portNVIC_SYSTICK_CLK_BIT | portNVIC_SYSTICK_INT_BIT | portNVIC_SYSTICK_ENABLE_BIT );
 800679e:	4b04      	ldr	r3, [pc, #16]	@ (80067b0 <vPortSetupTimerInterrupt+0x34>)
 80067a0:	2207      	movs	r2, #7
 80067a2:	601a      	str	r2, [r3, #0]
}
 80067a4:	bf00      	nop
 80067a6:	46bd      	mov	sp, r7
 80067a8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80067ac:	4770      	bx	lr
 80067ae:	bf00      	nop
 80067b0:	e000e010 	.word	0xe000e010
 80067b4:	e000e018 	.word	0xe000e018
 80067b8:	20000000 	.word	0x20000000
 80067bc:	10624dd3 	.word	0x10624dd3
 80067c0:	e000e014 	.word	0xe000e014

080067c4 <vPortEnableVFP>:
/*-----------------------------------------------------------*/

/* This is a naked function. */
static void vPortEnableVFP( void )
{
	__asm volatile
 80067c4:	f8df 000c 	ldr.w	r0, [pc, #12]	@ 80067d4 <vPortEnableVFP+0x10>
 80067c8:	6801      	ldr	r1, [r0, #0]
 80067ca:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 80067ce:	6001      	str	r1, [r0, #0]
 80067d0:	4770      	bx	lr
		"								\n"
		"	orr r1, r1, #( 0xf << 20 )	\n" /* Enable CP10 and CP11 coprocessors, then save back. */
		"	str r1, [r0]				\n"
		"	bx r14						"
	);
}
 80067d2:	bf00      	nop
 80067d4:	e000ed88 	.word	0xe000ed88

080067d8 <vPortValidateInterruptPriority>:
/*-----------------------------------------------------------*/

#if( configASSERT_DEFINED == 1 )

	void vPortValidateInterruptPriority( void )
	{
 80067d8:	b480      	push	{r7}
 80067da:	b085      	sub	sp, #20
 80067dc:	af00      	add	r7, sp, #0
	uint32_t ulCurrentInterrupt;
	uint8_t ucCurrentPriority;

		/* Obtain the number of the currently executing interrupt. */
		__asm volatile( "mrs %0, ipsr" : "=r"( ulCurrentInterrupt ) :: "memory" );
 80067de:	f3ef 8305 	mrs	r3, IPSR
 80067e2:	60fb      	str	r3, [r7, #12]

		/* Is the interrupt number a user defined interrupt? */
		if( ulCurrentInterrupt >= portFIRST_USER_INTERRUPT_NUMBER )
 80067e4:	68fb      	ldr	r3, [r7, #12]
 80067e6:	2b0f      	cmp	r3, #15
 80067e8:	d915      	bls.n	8006816 <vPortValidateInterruptPriority+0x3e>
		{
			/* Look up the interrupt's priority. */
			ucCurrentPriority = pcInterruptPriorityRegisters[ ulCurrentInterrupt ];
 80067ea:	4a18      	ldr	r2, [pc, #96]	@ (800684c <vPortValidateInterruptPriority+0x74>)
 80067ec:	68fb      	ldr	r3, [r7, #12]
 80067ee:	4413      	add	r3, r2
 80067f0:	781b      	ldrb	r3, [r3, #0]
 80067f2:	72fb      	strb	r3, [r7, #11]
			interrupt entry is as fast and simple as possible.

			The following links provide detailed information:
			http://www.freertos.org/RTOS-Cortex-M3-M4.html
			http://www.freertos.org/FAQHelp.html */
			configASSERT( ucCurrentPriority >= ucMaxSysCallPriority );
 80067f4:	4b16      	ldr	r3, [pc, #88]	@ (8006850 <vPortValidateInterruptPriority+0x78>)
 80067f6:	781b      	ldrb	r3, [r3, #0]
 80067f8:	7afa      	ldrb	r2, [r7, #11]
 80067fa:	429a      	cmp	r2, r3
 80067fc:	d20b      	bcs.n	8006816 <vPortValidateInterruptPriority+0x3e>
	__asm volatile
 80067fe:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006802:	f383 8811 	msr	BASEPRI, r3
 8006806:	f3bf 8f6f 	isb	sy
 800680a:	f3bf 8f4f 	dsb	sy
 800680e:	607b      	str	r3, [r7, #4]
}
 8006810:	bf00      	nop
 8006812:	bf00      	nop
 8006814:	e7fd      	b.n	8006812 <vPortValidateInterruptPriority+0x3a>
		configuration then the correct setting can be achieved on all Cortex-M
		devices by calling NVIC_SetPriorityGrouping( 0 ); before starting the
		scheduler.  Note however that some vendor specific peripheral libraries
		assume a non-zero priority group setting, in which cases using a value
		of zero will result in unpredictable behaviour. */
		configASSERT( ( portAIRCR_REG & portPRIORITY_GROUP_MASK ) <= ulMaxPRIGROUPValue );
 8006816:	4b0f      	ldr	r3, [pc, #60]	@ (8006854 <vPortValidateInterruptPriority+0x7c>)
 8006818:	681b      	ldr	r3, [r3, #0]
 800681a:	f403 62e0 	and.w	r2, r3, #1792	@ 0x700
 800681e:	4b0e      	ldr	r3, [pc, #56]	@ (8006858 <vPortValidateInterruptPriority+0x80>)
 8006820:	681b      	ldr	r3, [r3, #0]
 8006822:	429a      	cmp	r2, r3
 8006824:	d90b      	bls.n	800683e <vPortValidateInterruptPriority+0x66>
	__asm volatile
 8006826:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800682a:	f383 8811 	msr	BASEPRI, r3
 800682e:	f3bf 8f6f 	isb	sy
 8006832:	f3bf 8f4f 	dsb	sy
 8006836:	603b      	str	r3, [r7, #0]
}
 8006838:	bf00      	nop
 800683a:	bf00      	nop
 800683c:	e7fd      	b.n	800683a <vPortValidateInterruptPriority+0x62>
	}
 800683e:	bf00      	nop
 8006840:	3714      	adds	r7, #20
 8006842:	46bd      	mov	sp, r7
 8006844:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006848:	4770      	bx	lr
 800684a:	bf00      	nop
 800684c:	e000e3f0 	.word	0xe000e3f0
 8006850:	20000f7c 	.word	0x20000f7c
 8006854:	e000ed0c 	.word	0xe000ed0c
 8006858:	20000f80 	.word	0x20000f80

0800685c <pvPortMalloc>:
static size_t xBlockAllocatedBit = 0;

/*-----------------------------------------------------------*/

void *pvPortMalloc( size_t xWantedSize )
{
 800685c:	b580      	push	{r7, lr}
 800685e:	b08a      	sub	sp, #40	@ 0x28
 8006860:	af00      	add	r7, sp, #0
 8006862:	6078      	str	r0, [r7, #4]
BlockLink_t *pxBlock, *pxPreviousBlock, *pxNewBlockLink;
void *pvReturn = NULL;
 8006864:	2300      	movs	r3, #0
 8006866:	61fb      	str	r3, [r7, #28]

	vTaskSuspendAll();
 8006868:	f7fe fc78 	bl	800515c <vTaskSuspendAll>
	{
		/* If this is the first call to malloc then the heap will require
		initialisation to setup the list of free blocks. */
		if( pxEnd == NULL )
 800686c:	4b5c      	ldr	r3, [pc, #368]	@ (80069e0 <pvPortMalloc+0x184>)
 800686e:	681b      	ldr	r3, [r3, #0]
 8006870:	2b00      	cmp	r3, #0
 8006872:	d101      	bne.n	8006878 <pvPortMalloc+0x1c>
		{
			prvHeapInit();
 8006874:	f000 f924 	bl	8006ac0 <prvHeapInit>

		/* Check the requested block size is not so large that the top bit is
		set.  The top bit of the block size member of the BlockLink_t structure
		is used to determine who owns the block - the application or the
		kernel, so it must be free. */
		if( ( xWantedSize & xBlockAllocatedBit ) == 0 )
 8006878:	4b5a      	ldr	r3, [pc, #360]	@ (80069e4 <pvPortMalloc+0x188>)
 800687a:	681a      	ldr	r2, [r3, #0]
 800687c:	687b      	ldr	r3, [r7, #4]
 800687e:	4013      	ands	r3, r2
 8006880:	2b00      	cmp	r3, #0
 8006882:	f040 8095 	bne.w	80069b0 <pvPortMalloc+0x154>
		{
			/* The wanted size is increased so it can contain a BlockLink_t
			structure in addition to the requested amount of bytes. */
			if( xWantedSize > 0 )
 8006886:	687b      	ldr	r3, [r7, #4]
 8006888:	2b00      	cmp	r3, #0
 800688a:	d01e      	beq.n	80068ca <pvPortMalloc+0x6e>
			{
				xWantedSize += xHeapStructSize;
 800688c:	2208      	movs	r2, #8
 800688e:	687b      	ldr	r3, [r7, #4]
 8006890:	4413      	add	r3, r2
 8006892:	607b      	str	r3, [r7, #4]

				/* Ensure that blocks are always aligned to the required number
				of bytes. */
				if( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) != 0x00 )
 8006894:	687b      	ldr	r3, [r7, #4]
 8006896:	f003 0307 	and.w	r3, r3, #7
 800689a:	2b00      	cmp	r3, #0
 800689c:	d015      	beq.n	80068ca <pvPortMalloc+0x6e>
				{
					/* Byte alignment required. */
					xWantedSize += ( portBYTE_ALIGNMENT - ( xWantedSize & portBYTE_ALIGNMENT_MASK ) );
 800689e:	687b      	ldr	r3, [r7, #4]
 80068a0:	f023 0307 	bic.w	r3, r3, #7
 80068a4:	3308      	adds	r3, #8
 80068a6:	607b      	str	r3, [r7, #4]
					configASSERT( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) == 0 );
 80068a8:	687b      	ldr	r3, [r7, #4]
 80068aa:	f003 0307 	and.w	r3, r3, #7
 80068ae:	2b00      	cmp	r3, #0
 80068b0:	d00b      	beq.n	80068ca <pvPortMalloc+0x6e>
	__asm volatile
 80068b2:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80068b6:	f383 8811 	msr	BASEPRI, r3
 80068ba:	f3bf 8f6f 	isb	sy
 80068be:	f3bf 8f4f 	dsb	sy
 80068c2:	617b      	str	r3, [r7, #20]
}
 80068c4:	bf00      	nop
 80068c6:	bf00      	nop
 80068c8:	e7fd      	b.n	80068c6 <pvPortMalloc+0x6a>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}

			if( ( xWantedSize > 0 ) && ( xWantedSize <= xFreeBytesRemaining ) )
 80068ca:	687b      	ldr	r3, [r7, #4]
 80068cc:	2b00      	cmp	r3, #0
 80068ce:	d06f      	beq.n	80069b0 <pvPortMalloc+0x154>
 80068d0:	4b45      	ldr	r3, [pc, #276]	@ (80069e8 <pvPortMalloc+0x18c>)
 80068d2:	681b      	ldr	r3, [r3, #0]
 80068d4:	687a      	ldr	r2, [r7, #4]
 80068d6:	429a      	cmp	r2, r3
 80068d8:	d86a      	bhi.n	80069b0 <pvPortMalloc+0x154>
			{
				/* Traverse the list from the start	(lowest address) block until
				one	of adequate size is found. */
				pxPreviousBlock = &xStart;
 80068da:	4b44      	ldr	r3, [pc, #272]	@ (80069ec <pvPortMalloc+0x190>)
 80068dc:	623b      	str	r3, [r7, #32]
				pxBlock = xStart.pxNextFreeBlock;
 80068de:	4b43      	ldr	r3, [pc, #268]	@ (80069ec <pvPortMalloc+0x190>)
 80068e0:	681b      	ldr	r3, [r3, #0]
 80068e2:	627b      	str	r3, [r7, #36]	@ 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 80068e4:	e004      	b.n	80068f0 <pvPortMalloc+0x94>
				{
					pxPreviousBlock = pxBlock;
 80068e6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80068e8:	623b      	str	r3, [r7, #32]
					pxBlock = pxBlock->pxNextFreeBlock;
 80068ea:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80068ec:	681b      	ldr	r3, [r3, #0]
 80068ee:	627b      	str	r3, [r7, #36]	@ 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 80068f0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80068f2:	685b      	ldr	r3, [r3, #4]
 80068f4:	687a      	ldr	r2, [r7, #4]
 80068f6:	429a      	cmp	r2, r3
 80068f8:	d903      	bls.n	8006902 <pvPortMalloc+0xa6>
 80068fa:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80068fc:	681b      	ldr	r3, [r3, #0]
 80068fe:	2b00      	cmp	r3, #0
 8006900:	d1f1      	bne.n	80068e6 <pvPortMalloc+0x8a>
				}

				/* If the end marker was reached then a block of adequate size
				was	not found. */
				if( pxBlock != pxEnd )
 8006902:	4b37      	ldr	r3, [pc, #220]	@ (80069e0 <pvPortMalloc+0x184>)
 8006904:	681b      	ldr	r3, [r3, #0]
 8006906:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8006908:	429a      	cmp	r2, r3
 800690a:	d051      	beq.n	80069b0 <pvPortMalloc+0x154>
				{
					/* Return the memory space pointed to - jumping over the
					BlockLink_t structure at its start. */
					pvReturn = ( void * ) ( ( ( uint8_t * ) pxPreviousBlock->pxNextFreeBlock ) + xHeapStructSize );
 800690c:	6a3b      	ldr	r3, [r7, #32]
 800690e:	681b      	ldr	r3, [r3, #0]
 8006910:	2208      	movs	r2, #8
 8006912:	4413      	add	r3, r2
 8006914:	61fb      	str	r3, [r7, #28]

					/* This block is being returned for use so must be taken out
					of the list of free blocks. */
					pxPreviousBlock->pxNextFreeBlock = pxBlock->pxNextFreeBlock;
 8006916:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006918:	681a      	ldr	r2, [r3, #0]
 800691a:	6a3b      	ldr	r3, [r7, #32]
 800691c:	601a      	str	r2, [r3, #0]

					/* If the block is larger than required it can be split into
					two. */
					if( ( pxBlock->xBlockSize - xWantedSize ) > heapMINIMUM_BLOCK_SIZE )
 800691e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006920:	685a      	ldr	r2, [r3, #4]
 8006922:	687b      	ldr	r3, [r7, #4]
 8006924:	1ad2      	subs	r2, r2, r3
 8006926:	2308      	movs	r3, #8
 8006928:	005b      	lsls	r3, r3, #1
 800692a:	429a      	cmp	r2, r3
 800692c:	d920      	bls.n	8006970 <pvPortMalloc+0x114>
					{
						/* This block is to be split into two.  Create a new
						block following the number of bytes requested. The void
						cast is used to prevent byte alignment warnings from the
						compiler. */
						pxNewBlockLink = ( void * ) ( ( ( uint8_t * ) pxBlock ) + xWantedSize );
 800692e:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8006930:	687b      	ldr	r3, [r7, #4]
 8006932:	4413      	add	r3, r2
 8006934:	61bb      	str	r3, [r7, #24]
						configASSERT( ( ( ( size_t ) pxNewBlockLink ) & portBYTE_ALIGNMENT_MASK ) == 0 );
 8006936:	69bb      	ldr	r3, [r7, #24]
 8006938:	f003 0307 	and.w	r3, r3, #7
 800693c:	2b00      	cmp	r3, #0
 800693e:	d00b      	beq.n	8006958 <pvPortMalloc+0xfc>
	__asm volatile
 8006940:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006944:	f383 8811 	msr	BASEPRI, r3
 8006948:	f3bf 8f6f 	isb	sy
 800694c:	f3bf 8f4f 	dsb	sy
 8006950:	613b      	str	r3, [r7, #16]
}
 8006952:	bf00      	nop
 8006954:	bf00      	nop
 8006956:	e7fd      	b.n	8006954 <pvPortMalloc+0xf8>

						/* Calculate the sizes of two blocks split from the
						single block. */
						pxNewBlockLink->xBlockSize = pxBlock->xBlockSize - xWantedSize;
 8006958:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800695a:	685a      	ldr	r2, [r3, #4]
 800695c:	687b      	ldr	r3, [r7, #4]
 800695e:	1ad2      	subs	r2, r2, r3
 8006960:	69bb      	ldr	r3, [r7, #24]
 8006962:	605a      	str	r2, [r3, #4]
						pxBlock->xBlockSize = xWantedSize;
 8006964:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006966:	687a      	ldr	r2, [r7, #4]
 8006968:	605a      	str	r2, [r3, #4]

						/* Insert the new block into the list of free blocks. */
						prvInsertBlockIntoFreeList( pxNewBlockLink );
 800696a:	69b8      	ldr	r0, [r7, #24]
 800696c:	f000 f90a 	bl	8006b84 <prvInsertBlockIntoFreeList>
					else
					{
						mtCOVERAGE_TEST_MARKER();
					}

					xFreeBytesRemaining -= pxBlock->xBlockSize;
 8006970:	4b1d      	ldr	r3, [pc, #116]	@ (80069e8 <pvPortMalloc+0x18c>)
 8006972:	681a      	ldr	r2, [r3, #0]
 8006974:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006976:	685b      	ldr	r3, [r3, #4]
 8006978:	1ad3      	subs	r3, r2, r3
 800697a:	4a1b      	ldr	r2, [pc, #108]	@ (80069e8 <pvPortMalloc+0x18c>)
 800697c:	6013      	str	r3, [r2, #0]

					if( xFreeBytesRemaining < xMinimumEverFreeBytesRemaining )
 800697e:	4b1a      	ldr	r3, [pc, #104]	@ (80069e8 <pvPortMalloc+0x18c>)
 8006980:	681a      	ldr	r2, [r3, #0]
 8006982:	4b1b      	ldr	r3, [pc, #108]	@ (80069f0 <pvPortMalloc+0x194>)
 8006984:	681b      	ldr	r3, [r3, #0]
 8006986:	429a      	cmp	r2, r3
 8006988:	d203      	bcs.n	8006992 <pvPortMalloc+0x136>
					{
						xMinimumEverFreeBytesRemaining = xFreeBytesRemaining;
 800698a:	4b17      	ldr	r3, [pc, #92]	@ (80069e8 <pvPortMalloc+0x18c>)
 800698c:	681b      	ldr	r3, [r3, #0]
 800698e:	4a18      	ldr	r2, [pc, #96]	@ (80069f0 <pvPortMalloc+0x194>)
 8006990:	6013      	str	r3, [r2, #0]
						mtCOVERAGE_TEST_MARKER();
					}

					/* The block is being returned - it is allocated and owned
					by the application and has no "next" block. */
					pxBlock->xBlockSize |= xBlockAllocatedBit;
 8006992:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006994:	685a      	ldr	r2, [r3, #4]
 8006996:	4b13      	ldr	r3, [pc, #76]	@ (80069e4 <pvPortMalloc+0x188>)
 8006998:	681b      	ldr	r3, [r3, #0]
 800699a:	431a      	orrs	r2, r3
 800699c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800699e:	605a      	str	r2, [r3, #4]
					pxBlock->pxNextFreeBlock = NULL;
 80069a0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80069a2:	2200      	movs	r2, #0
 80069a4:	601a      	str	r2, [r3, #0]
					xNumberOfSuccessfulAllocations++;
 80069a6:	4b13      	ldr	r3, [pc, #76]	@ (80069f4 <pvPortMalloc+0x198>)
 80069a8:	681b      	ldr	r3, [r3, #0]
 80069aa:	3301      	adds	r3, #1
 80069ac:	4a11      	ldr	r2, [pc, #68]	@ (80069f4 <pvPortMalloc+0x198>)
 80069ae:	6013      	str	r3, [r2, #0]
			mtCOVERAGE_TEST_MARKER();
		}

		traceMALLOC( pvReturn, xWantedSize );
	}
	( void ) xTaskResumeAll();
 80069b0:	f7fe fbe2 	bl	8005178 <xTaskResumeAll>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif

	configASSERT( ( ( ( size_t ) pvReturn ) & ( size_t ) portBYTE_ALIGNMENT_MASK ) == 0 );
 80069b4:	69fb      	ldr	r3, [r7, #28]
 80069b6:	f003 0307 	and.w	r3, r3, #7
 80069ba:	2b00      	cmp	r3, #0
 80069bc:	d00b      	beq.n	80069d6 <pvPortMalloc+0x17a>
	__asm volatile
 80069be:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80069c2:	f383 8811 	msr	BASEPRI, r3
 80069c6:	f3bf 8f6f 	isb	sy
 80069ca:	f3bf 8f4f 	dsb	sy
 80069ce:	60fb      	str	r3, [r7, #12]
}
 80069d0:	bf00      	nop
 80069d2:	bf00      	nop
 80069d4:	e7fd      	b.n	80069d2 <pvPortMalloc+0x176>
	return pvReturn;
 80069d6:	69fb      	ldr	r3, [r7, #28]
}
 80069d8:	4618      	mov	r0, r3
 80069da:	3728      	adds	r7, #40	@ 0x28
 80069dc:	46bd      	mov	sp, r7
 80069de:	bd80      	pop	{r7, pc}
 80069e0:	20004b8c 	.word	0x20004b8c
 80069e4:	20004ba0 	.word	0x20004ba0
 80069e8:	20004b90 	.word	0x20004b90
 80069ec:	20004b84 	.word	0x20004b84
 80069f0:	20004b94 	.word	0x20004b94
 80069f4:	20004b98 	.word	0x20004b98

080069f8 <vPortFree>:
/*-----------------------------------------------------------*/

void vPortFree( void *pv )
{
 80069f8:	b580      	push	{r7, lr}
 80069fa:	b086      	sub	sp, #24
 80069fc:	af00      	add	r7, sp, #0
 80069fe:	6078      	str	r0, [r7, #4]
uint8_t *puc = ( uint8_t * ) pv;
 8006a00:	687b      	ldr	r3, [r7, #4]
 8006a02:	617b      	str	r3, [r7, #20]
BlockLink_t *pxLink;

	if( pv != NULL )
 8006a04:	687b      	ldr	r3, [r7, #4]
 8006a06:	2b00      	cmp	r3, #0
 8006a08:	d04f      	beq.n	8006aaa <vPortFree+0xb2>
	{
		/* The memory being freed will have an BlockLink_t structure immediately
		before it. */
		puc -= xHeapStructSize;
 8006a0a:	2308      	movs	r3, #8
 8006a0c:	425b      	negs	r3, r3
 8006a0e:	697a      	ldr	r2, [r7, #20]
 8006a10:	4413      	add	r3, r2
 8006a12:	617b      	str	r3, [r7, #20]

		/* This casting is to keep the compiler from issuing warnings. */
		pxLink = ( void * ) puc;
 8006a14:	697b      	ldr	r3, [r7, #20]
 8006a16:	613b      	str	r3, [r7, #16]

		/* Check the block is actually allocated. */
		configASSERT( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 );
 8006a18:	693b      	ldr	r3, [r7, #16]
 8006a1a:	685a      	ldr	r2, [r3, #4]
 8006a1c:	4b25      	ldr	r3, [pc, #148]	@ (8006ab4 <vPortFree+0xbc>)
 8006a1e:	681b      	ldr	r3, [r3, #0]
 8006a20:	4013      	ands	r3, r2
 8006a22:	2b00      	cmp	r3, #0
 8006a24:	d10b      	bne.n	8006a3e <vPortFree+0x46>
	__asm volatile
 8006a26:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006a2a:	f383 8811 	msr	BASEPRI, r3
 8006a2e:	f3bf 8f6f 	isb	sy
 8006a32:	f3bf 8f4f 	dsb	sy
 8006a36:	60fb      	str	r3, [r7, #12]
}
 8006a38:	bf00      	nop
 8006a3a:	bf00      	nop
 8006a3c:	e7fd      	b.n	8006a3a <vPortFree+0x42>
		configASSERT( pxLink->pxNextFreeBlock == NULL );
 8006a3e:	693b      	ldr	r3, [r7, #16]
 8006a40:	681b      	ldr	r3, [r3, #0]
 8006a42:	2b00      	cmp	r3, #0
 8006a44:	d00b      	beq.n	8006a5e <vPortFree+0x66>
	__asm volatile
 8006a46:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006a4a:	f383 8811 	msr	BASEPRI, r3
 8006a4e:	f3bf 8f6f 	isb	sy
 8006a52:	f3bf 8f4f 	dsb	sy
 8006a56:	60bb      	str	r3, [r7, #8]
}
 8006a58:	bf00      	nop
 8006a5a:	bf00      	nop
 8006a5c:	e7fd      	b.n	8006a5a <vPortFree+0x62>

		if( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 )
 8006a5e:	693b      	ldr	r3, [r7, #16]
 8006a60:	685a      	ldr	r2, [r3, #4]
 8006a62:	4b14      	ldr	r3, [pc, #80]	@ (8006ab4 <vPortFree+0xbc>)
 8006a64:	681b      	ldr	r3, [r3, #0]
 8006a66:	4013      	ands	r3, r2
 8006a68:	2b00      	cmp	r3, #0
 8006a6a:	d01e      	beq.n	8006aaa <vPortFree+0xb2>
		{
			if( pxLink->pxNextFreeBlock == NULL )
 8006a6c:	693b      	ldr	r3, [r7, #16]
 8006a6e:	681b      	ldr	r3, [r3, #0]
 8006a70:	2b00      	cmp	r3, #0
 8006a72:	d11a      	bne.n	8006aaa <vPortFree+0xb2>
			{
				/* The block is being returned to the heap - it is no longer
				allocated. */
				pxLink->xBlockSize &= ~xBlockAllocatedBit;
 8006a74:	693b      	ldr	r3, [r7, #16]
 8006a76:	685a      	ldr	r2, [r3, #4]
 8006a78:	4b0e      	ldr	r3, [pc, #56]	@ (8006ab4 <vPortFree+0xbc>)
 8006a7a:	681b      	ldr	r3, [r3, #0]
 8006a7c:	43db      	mvns	r3, r3
 8006a7e:	401a      	ands	r2, r3
 8006a80:	693b      	ldr	r3, [r7, #16]
 8006a82:	605a      	str	r2, [r3, #4]

				vTaskSuspendAll();
 8006a84:	f7fe fb6a 	bl	800515c <vTaskSuspendAll>
				{
					/* Add this block to the list of free blocks. */
					xFreeBytesRemaining += pxLink->xBlockSize;
 8006a88:	693b      	ldr	r3, [r7, #16]
 8006a8a:	685a      	ldr	r2, [r3, #4]
 8006a8c:	4b0a      	ldr	r3, [pc, #40]	@ (8006ab8 <vPortFree+0xc0>)
 8006a8e:	681b      	ldr	r3, [r3, #0]
 8006a90:	4413      	add	r3, r2
 8006a92:	4a09      	ldr	r2, [pc, #36]	@ (8006ab8 <vPortFree+0xc0>)
 8006a94:	6013      	str	r3, [r2, #0]
					traceFREE( pv, pxLink->xBlockSize );
					prvInsertBlockIntoFreeList( ( ( BlockLink_t * ) pxLink ) );
 8006a96:	6938      	ldr	r0, [r7, #16]
 8006a98:	f000 f874 	bl	8006b84 <prvInsertBlockIntoFreeList>
					xNumberOfSuccessfulFrees++;
 8006a9c:	4b07      	ldr	r3, [pc, #28]	@ (8006abc <vPortFree+0xc4>)
 8006a9e:	681b      	ldr	r3, [r3, #0]
 8006aa0:	3301      	adds	r3, #1
 8006aa2:	4a06      	ldr	r2, [pc, #24]	@ (8006abc <vPortFree+0xc4>)
 8006aa4:	6013      	str	r3, [r2, #0]
				}
				( void ) xTaskResumeAll();
 8006aa6:	f7fe fb67 	bl	8005178 <xTaskResumeAll>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
}
 8006aaa:	bf00      	nop
 8006aac:	3718      	adds	r7, #24
 8006aae:	46bd      	mov	sp, r7
 8006ab0:	bd80      	pop	{r7, pc}
 8006ab2:	bf00      	nop
 8006ab4:	20004ba0 	.word	0x20004ba0
 8006ab8:	20004b90 	.word	0x20004b90
 8006abc:	20004b9c 	.word	0x20004b9c

08006ac0 <prvHeapInit>:
	/* This just exists to keep the linker quiet. */
}
/*-----------------------------------------------------------*/

static void prvHeapInit( void )
{
 8006ac0:	b480      	push	{r7}
 8006ac2:	b085      	sub	sp, #20
 8006ac4:	af00      	add	r7, sp, #0
BlockLink_t *pxFirstFreeBlock;
uint8_t *pucAlignedHeap;
size_t uxAddress;
size_t xTotalHeapSize = configTOTAL_HEAP_SIZE;
 8006ac6:	f44f 5370 	mov.w	r3, #15360	@ 0x3c00
 8006aca:	60bb      	str	r3, [r7, #8]

	/* Ensure the heap starts on a correctly aligned boundary. */
	uxAddress = ( size_t ) ucHeap;
 8006acc:	4b27      	ldr	r3, [pc, #156]	@ (8006b6c <prvHeapInit+0xac>)
 8006ace:	60fb      	str	r3, [r7, #12]

	if( ( uxAddress & portBYTE_ALIGNMENT_MASK ) != 0 )
 8006ad0:	68fb      	ldr	r3, [r7, #12]
 8006ad2:	f003 0307 	and.w	r3, r3, #7
 8006ad6:	2b00      	cmp	r3, #0
 8006ad8:	d00c      	beq.n	8006af4 <prvHeapInit+0x34>
	{
		uxAddress += ( portBYTE_ALIGNMENT - 1 );
 8006ada:	68fb      	ldr	r3, [r7, #12]
 8006adc:	3307      	adds	r3, #7
 8006ade:	60fb      	str	r3, [r7, #12]
		uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 8006ae0:	68fb      	ldr	r3, [r7, #12]
 8006ae2:	f023 0307 	bic.w	r3, r3, #7
 8006ae6:	60fb      	str	r3, [r7, #12]
		xTotalHeapSize -= uxAddress - ( size_t ) ucHeap;
 8006ae8:	68ba      	ldr	r2, [r7, #8]
 8006aea:	68fb      	ldr	r3, [r7, #12]
 8006aec:	1ad3      	subs	r3, r2, r3
 8006aee:	4a1f      	ldr	r2, [pc, #124]	@ (8006b6c <prvHeapInit+0xac>)
 8006af0:	4413      	add	r3, r2
 8006af2:	60bb      	str	r3, [r7, #8]
	}

	pucAlignedHeap = ( uint8_t * ) uxAddress;
 8006af4:	68fb      	ldr	r3, [r7, #12]
 8006af6:	607b      	str	r3, [r7, #4]

	/* xStart is used to hold a pointer to the first item in the list of free
	blocks.  The void cast is used to prevent compiler warnings. */
	xStart.pxNextFreeBlock = ( void * ) pucAlignedHeap;
 8006af8:	4a1d      	ldr	r2, [pc, #116]	@ (8006b70 <prvHeapInit+0xb0>)
 8006afa:	687b      	ldr	r3, [r7, #4]
 8006afc:	6013      	str	r3, [r2, #0]
	xStart.xBlockSize = ( size_t ) 0;
 8006afe:	4b1c      	ldr	r3, [pc, #112]	@ (8006b70 <prvHeapInit+0xb0>)
 8006b00:	2200      	movs	r2, #0
 8006b02:	605a      	str	r2, [r3, #4]

	/* pxEnd is used to mark the end of the list of free blocks and is inserted
	at the end of the heap space. */
	uxAddress = ( ( size_t ) pucAlignedHeap ) + xTotalHeapSize;
 8006b04:	687b      	ldr	r3, [r7, #4]
 8006b06:	68ba      	ldr	r2, [r7, #8]
 8006b08:	4413      	add	r3, r2
 8006b0a:	60fb      	str	r3, [r7, #12]
	uxAddress -= xHeapStructSize;
 8006b0c:	2208      	movs	r2, #8
 8006b0e:	68fb      	ldr	r3, [r7, #12]
 8006b10:	1a9b      	subs	r3, r3, r2
 8006b12:	60fb      	str	r3, [r7, #12]
	uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 8006b14:	68fb      	ldr	r3, [r7, #12]
 8006b16:	f023 0307 	bic.w	r3, r3, #7
 8006b1a:	60fb      	str	r3, [r7, #12]
	pxEnd = ( void * ) uxAddress;
 8006b1c:	68fb      	ldr	r3, [r7, #12]
 8006b1e:	4a15      	ldr	r2, [pc, #84]	@ (8006b74 <prvHeapInit+0xb4>)
 8006b20:	6013      	str	r3, [r2, #0]
	pxEnd->xBlockSize = 0;
 8006b22:	4b14      	ldr	r3, [pc, #80]	@ (8006b74 <prvHeapInit+0xb4>)
 8006b24:	681b      	ldr	r3, [r3, #0]
 8006b26:	2200      	movs	r2, #0
 8006b28:	605a      	str	r2, [r3, #4]
	pxEnd->pxNextFreeBlock = NULL;
 8006b2a:	4b12      	ldr	r3, [pc, #72]	@ (8006b74 <prvHeapInit+0xb4>)
 8006b2c:	681b      	ldr	r3, [r3, #0]
 8006b2e:	2200      	movs	r2, #0
 8006b30:	601a      	str	r2, [r3, #0]

	/* To start with there is a single free block that is sized to take up the
	entire heap space, minus the space taken by pxEnd. */
	pxFirstFreeBlock = ( void * ) pucAlignedHeap;
 8006b32:	687b      	ldr	r3, [r7, #4]
 8006b34:	603b      	str	r3, [r7, #0]
	pxFirstFreeBlock->xBlockSize = uxAddress - ( size_t ) pxFirstFreeBlock;
 8006b36:	683b      	ldr	r3, [r7, #0]
 8006b38:	68fa      	ldr	r2, [r7, #12]
 8006b3a:	1ad2      	subs	r2, r2, r3
 8006b3c:	683b      	ldr	r3, [r7, #0]
 8006b3e:	605a      	str	r2, [r3, #4]
	pxFirstFreeBlock->pxNextFreeBlock = pxEnd;
 8006b40:	4b0c      	ldr	r3, [pc, #48]	@ (8006b74 <prvHeapInit+0xb4>)
 8006b42:	681a      	ldr	r2, [r3, #0]
 8006b44:	683b      	ldr	r3, [r7, #0]
 8006b46:	601a      	str	r2, [r3, #0]

	/* Only one block exists - and it covers the entire usable heap space. */
	xMinimumEverFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 8006b48:	683b      	ldr	r3, [r7, #0]
 8006b4a:	685b      	ldr	r3, [r3, #4]
 8006b4c:	4a0a      	ldr	r2, [pc, #40]	@ (8006b78 <prvHeapInit+0xb8>)
 8006b4e:	6013      	str	r3, [r2, #0]
	xFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 8006b50:	683b      	ldr	r3, [r7, #0]
 8006b52:	685b      	ldr	r3, [r3, #4]
 8006b54:	4a09      	ldr	r2, [pc, #36]	@ (8006b7c <prvHeapInit+0xbc>)
 8006b56:	6013      	str	r3, [r2, #0]

	/* Work out the position of the top bit in a size_t variable. */
	xBlockAllocatedBit = ( ( size_t ) 1 ) << ( ( sizeof( size_t ) * heapBITS_PER_BYTE ) - 1 );
 8006b58:	4b09      	ldr	r3, [pc, #36]	@ (8006b80 <prvHeapInit+0xc0>)
 8006b5a:	f04f 4200 	mov.w	r2, #2147483648	@ 0x80000000
 8006b5e:	601a      	str	r2, [r3, #0]
}
 8006b60:	bf00      	nop
 8006b62:	3714      	adds	r7, #20
 8006b64:	46bd      	mov	sp, r7
 8006b66:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006b6a:	4770      	bx	lr
 8006b6c:	20000f84 	.word	0x20000f84
 8006b70:	20004b84 	.word	0x20004b84
 8006b74:	20004b8c 	.word	0x20004b8c
 8006b78:	20004b94 	.word	0x20004b94
 8006b7c:	20004b90 	.word	0x20004b90
 8006b80:	20004ba0 	.word	0x20004ba0

08006b84 <prvInsertBlockIntoFreeList>:
/*-----------------------------------------------------------*/

static void prvInsertBlockIntoFreeList( BlockLink_t *pxBlockToInsert )
{
 8006b84:	b480      	push	{r7}
 8006b86:	b085      	sub	sp, #20
 8006b88:	af00      	add	r7, sp, #0
 8006b8a:	6078      	str	r0, [r7, #4]
BlockLink_t *pxIterator;
uint8_t *puc;

	/* Iterate through the list until a block is found that has a higher address
	than the block being inserted. */
	for( pxIterator = &xStart; pxIterator->pxNextFreeBlock < pxBlockToInsert; pxIterator = pxIterator->pxNextFreeBlock )
 8006b8c:	4b28      	ldr	r3, [pc, #160]	@ (8006c30 <prvInsertBlockIntoFreeList+0xac>)
 8006b8e:	60fb      	str	r3, [r7, #12]
 8006b90:	e002      	b.n	8006b98 <prvInsertBlockIntoFreeList+0x14>
 8006b92:	68fb      	ldr	r3, [r7, #12]
 8006b94:	681b      	ldr	r3, [r3, #0]
 8006b96:	60fb      	str	r3, [r7, #12]
 8006b98:	68fb      	ldr	r3, [r7, #12]
 8006b9a:	681b      	ldr	r3, [r3, #0]
 8006b9c:	687a      	ldr	r2, [r7, #4]
 8006b9e:	429a      	cmp	r2, r3
 8006ba0:	d8f7      	bhi.n	8006b92 <prvInsertBlockIntoFreeList+0xe>
		/* Nothing to do here, just iterate to the right position. */
	}

	/* Do the block being inserted, and the block it is being inserted after
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxIterator;
 8006ba2:	68fb      	ldr	r3, [r7, #12]
 8006ba4:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxIterator->xBlockSize ) == ( uint8_t * ) pxBlockToInsert )
 8006ba6:	68fb      	ldr	r3, [r7, #12]
 8006ba8:	685b      	ldr	r3, [r3, #4]
 8006baa:	68ba      	ldr	r2, [r7, #8]
 8006bac:	4413      	add	r3, r2
 8006bae:	687a      	ldr	r2, [r7, #4]
 8006bb0:	429a      	cmp	r2, r3
 8006bb2:	d108      	bne.n	8006bc6 <prvInsertBlockIntoFreeList+0x42>
	{
		pxIterator->xBlockSize += pxBlockToInsert->xBlockSize;
 8006bb4:	68fb      	ldr	r3, [r7, #12]
 8006bb6:	685a      	ldr	r2, [r3, #4]
 8006bb8:	687b      	ldr	r3, [r7, #4]
 8006bba:	685b      	ldr	r3, [r3, #4]
 8006bbc:	441a      	add	r2, r3
 8006bbe:	68fb      	ldr	r3, [r7, #12]
 8006bc0:	605a      	str	r2, [r3, #4]
		pxBlockToInsert = pxIterator;
 8006bc2:	68fb      	ldr	r3, [r7, #12]
 8006bc4:	607b      	str	r3, [r7, #4]
		mtCOVERAGE_TEST_MARKER();
	}

	/* Do the block being inserted, and the block it is being inserted before
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxBlockToInsert;
 8006bc6:	687b      	ldr	r3, [r7, #4]
 8006bc8:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxBlockToInsert->xBlockSize ) == ( uint8_t * ) pxIterator->pxNextFreeBlock )
 8006bca:	687b      	ldr	r3, [r7, #4]
 8006bcc:	685b      	ldr	r3, [r3, #4]
 8006bce:	68ba      	ldr	r2, [r7, #8]
 8006bd0:	441a      	add	r2, r3
 8006bd2:	68fb      	ldr	r3, [r7, #12]
 8006bd4:	681b      	ldr	r3, [r3, #0]
 8006bd6:	429a      	cmp	r2, r3
 8006bd8:	d118      	bne.n	8006c0c <prvInsertBlockIntoFreeList+0x88>
	{
		if( pxIterator->pxNextFreeBlock != pxEnd )
 8006bda:	68fb      	ldr	r3, [r7, #12]
 8006bdc:	681a      	ldr	r2, [r3, #0]
 8006bde:	4b15      	ldr	r3, [pc, #84]	@ (8006c34 <prvInsertBlockIntoFreeList+0xb0>)
 8006be0:	681b      	ldr	r3, [r3, #0]
 8006be2:	429a      	cmp	r2, r3
 8006be4:	d00d      	beq.n	8006c02 <prvInsertBlockIntoFreeList+0x7e>
		{
			/* Form one big block from the two blocks. */
			pxBlockToInsert->xBlockSize += pxIterator->pxNextFreeBlock->xBlockSize;
 8006be6:	687b      	ldr	r3, [r7, #4]
 8006be8:	685a      	ldr	r2, [r3, #4]
 8006bea:	68fb      	ldr	r3, [r7, #12]
 8006bec:	681b      	ldr	r3, [r3, #0]
 8006bee:	685b      	ldr	r3, [r3, #4]
 8006bf0:	441a      	add	r2, r3
 8006bf2:	687b      	ldr	r3, [r7, #4]
 8006bf4:	605a      	str	r2, [r3, #4]
			pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock->pxNextFreeBlock;
 8006bf6:	68fb      	ldr	r3, [r7, #12]
 8006bf8:	681b      	ldr	r3, [r3, #0]
 8006bfa:	681a      	ldr	r2, [r3, #0]
 8006bfc:	687b      	ldr	r3, [r7, #4]
 8006bfe:	601a      	str	r2, [r3, #0]
 8006c00:	e008      	b.n	8006c14 <prvInsertBlockIntoFreeList+0x90>
		}
		else
		{
			pxBlockToInsert->pxNextFreeBlock = pxEnd;
 8006c02:	4b0c      	ldr	r3, [pc, #48]	@ (8006c34 <prvInsertBlockIntoFreeList+0xb0>)
 8006c04:	681a      	ldr	r2, [r3, #0]
 8006c06:	687b      	ldr	r3, [r7, #4]
 8006c08:	601a      	str	r2, [r3, #0]
 8006c0a:	e003      	b.n	8006c14 <prvInsertBlockIntoFreeList+0x90>
		}
	}
	else
	{
		pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock;
 8006c0c:	68fb      	ldr	r3, [r7, #12]
 8006c0e:	681a      	ldr	r2, [r3, #0]
 8006c10:	687b      	ldr	r3, [r7, #4]
 8006c12:	601a      	str	r2, [r3, #0]

	/* If the block being inserted plugged a gab, so was merged with the block
	before and the block after, then it's pxNextFreeBlock pointer will have
	already been set, and should not be set here as that would make it point
	to itself. */
	if( pxIterator != pxBlockToInsert )
 8006c14:	68fa      	ldr	r2, [r7, #12]
 8006c16:	687b      	ldr	r3, [r7, #4]
 8006c18:	429a      	cmp	r2, r3
 8006c1a:	d002      	beq.n	8006c22 <prvInsertBlockIntoFreeList+0x9e>
	{
		pxIterator->pxNextFreeBlock = pxBlockToInsert;
 8006c1c:	68fb      	ldr	r3, [r7, #12]
 8006c1e:	687a      	ldr	r2, [r7, #4]
 8006c20:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 8006c22:	bf00      	nop
 8006c24:	3714      	adds	r7, #20
 8006c26:	46bd      	mov	sp, r7
 8006c28:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006c2c:	4770      	bx	lr
 8006c2e:	bf00      	nop
 8006c30:	20004b84 	.word	0x20004b84
 8006c34:	20004b8c 	.word	0x20004b8c

08006c38 <std>:
 8006c38:	2300      	movs	r3, #0
 8006c3a:	b510      	push	{r4, lr}
 8006c3c:	4604      	mov	r4, r0
 8006c3e:	e9c0 3300 	strd	r3, r3, [r0]
 8006c42:	e9c0 3304 	strd	r3, r3, [r0, #16]
 8006c46:	6083      	str	r3, [r0, #8]
 8006c48:	8181      	strh	r1, [r0, #12]
 8006c4a:	6643      	str	r3, [r0, #100]	@ 0x64
 8006c4c:	81c2      	strh	r2, [r0, #14]
 8006c4e:	6183      	str	r3, [r0, #24]
 8006c50:	4619      	mov	r1, r3
 8006c52:	2208      	movs	r2, #8
 8006c54:	305c      	adds	r0, #92	@ 0x5c
 8006c56:	f000 f906 	bl	8006e66 <memset>
 8006c5a:	4b0d      	ldr	r3, [pc, #52]	@ (8006c90 <std+0x58>)
 8006c5c:	6263      	str	r3, [r4, #36]	@ 0x24
 8006c5e:	4b0d      	ldr	r3, [pc, #52]	@ (8006c94 <std+0x5c>)
 8006c60:	62a3      	str	r3, [r4, #40]	@ 0x28
 8006c62:	4b0d      	ldr	r3, [pc, #52]	@ (8006c98 <std+0x60>)
 8006c64:	62e3      	str	r3, [r4, #44]	@ 0x2c
 8006c66:	4b0d      	ldr	r3, [pc, #52]	@ (8006c9c <std+0x64>)
 8006c68:	6323      	str	r3, [r4, #48]	@ 0x30
 8006c6a:	4b0d      	ldr	r3, [pc, #52]	@ (8006ca0 <std+0x68>)
 8006c6c:	6224      	str	r4, [r4, #32]
 8006c6e:	429c      	cmp	r4, r3
 8006c70:	d006      	beq.n	8006c80 <std+0x48>
 8006c72:	f103 0268 	add.w	r2, r3, #104	@ 0x68
 8006c76:	4294      	cmp	r4, r2
 8006c78:	d002      	beq.n	8006c80 <std+0x48>
 8006c7a:	33d0      	adds	r3, #208	@ 0xd0
 8006c7c:	429c      	cmp	r4, r3
 8006c7e:	d105      	bne.n	8006c8c <std+0x54>
 8006c80:	f104 0058 	add.w	r0, r4, #88	@ 0x58
 8006c84:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8006c88:	f000 b9c4 	b.w	8007014 <__retarget_lock_init_recursive>
 8006c8c:	bd10      	pop	{r4, pc}
 8006c8e:	bf00      	nop
 8006c90:	08006de1 	.word	0x08006de1
 8006c94:	08006e03 	.word	0x08006e03
 8006c98:	08006e3b 	.word	0x08006e3b
 8006c9c:	08006e5f 	.word	0x08006e5f
 8006ca0:	20004ba4 	.word	0x20004ba4

08006ca4 <stdio_exit_handler>:
 8006ca4:	4a02      	ldr	r2, [pc, #8]	@ (8006cb0 <stdio_exit_handler+0xc>)
 8006ca6:	4903      	ldr	r1, [pc, #12]	@ (8006cb4 <stdio_exit_handler+0x10>)
 8006ca8:	4803      	ldr	r0, [pc, #12]	@ (8006cb8 <stdio_exit_handler+0x14>)
 8006caa:	f000 b869 	b.w	8006d80 <_fwalk_sglue>
 8006cae:	bf00      	nop
 8006cb0:	20000010 	.word	0x20000010
 8006cb4:	080078cd 	.word	0x080078cd
 8006cb8:	20000020 	.word	0x20000020

08006cbc <cleanup_stdio>:
 8006cbc:	6841      	ldr	r1, [r0, #4]
 8006cbe:	4b0c      	ldr	r3, [pc, #48]	@ (8006cf0 <cleanup_stdio+0x34>)
 8006cc0:	4299      	cmp	r1, r3
 8006cc2:	b510      	push	{r4, lr}
 8006cc4:	4604      	mov	r4, r0
 8006cc6:	d001      	beq.n	8006ccc <cleanup_stdio+0x10>
 8006cc8:	f000 fe00 	bl	80078cc <_fflush_r>
 8006ccc:	68a1      	ldr	r1, [r4, #8]
 8006cce:	4b09      	ldr	r3, [pc, #36]	@ (8006cf4 <cleanup_stdio+0x38>)
 8006cd0:	4299      	cmp	r1, r3
 8006cd2:	d002      	beq.n	8006cda <cleanup_stdio+0x1e>
 8006cd4:	4620      	mov	r0, r4
 8006cd6:	f000 fdf9 	bl	80078cc <_fflush_r>
 8006cda:	68e1      	ldr	r1, [r4, #12]
 8006cdc:	4b06      	ldr	r3, [pc, #24]	@ (8006cf8 <cleanup_stdio+0x3c>)
 8006cde:	4299      	cmp	r1, r3
 8006ce0:	d004      	beq.n	8006cec <cleanup_stdio+0x30>
 8006ce2:	4620      	mov	r0, r4
 8006ce4:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8006ce8:	f000 bdf0 	b.w	80078cc <_fflush_r>
 8006cec:	bd10      	pop	{r4, pc}
 8006cee:	bf00      	nop
 8006cf0:	20004ba4 	.word	0x20004ba4
 8006cf4:	20004c0c 	.word	0x20004c0c
 8006cf8:	20004c74 	.word	0x20004c74

08006cfc <global_stdio_init.part.0>:
 8006cfc:	b510      	push	{r4, lr}
 8006cfe:	4b0b      	ldr	r3, [pc, #44]	@ (8006d2c <global_stdio_init.part.0+0x30>)
 8006d00:	4c0b      	ldr	r4, [pc, #44]	@ (8006d30 <global_stdio_init.part.0+0x34>)
 8006d02:	4a0c      	ldr	r2, [pc, #48]	@ (8006d34 <global_stdio_init.part.0+0x38>)
 8006d04:	601a      	str	r2, [r3, #0]
 8006d06:	4620      	mov	r0, r4
 8006d08:	2200      	movs	r2, #0
 8006d0a:	2104      	movs	r1, #4
 8006d0c:	f7ff ff94 	bl	8006c38 <std>
 8006d10:	f104 0068 	add.w	r0, r4, #104	@ 0x68
 8006d14:	2201      	movs	r2, #1
 8006d16:	2109      	movs	r1, #9
 8006d18:	f7ff ff8e 	bl	8006c38 <std>
 8006d1c:	f104 00d0 	add.w	r0, r4, #208	@ 0xd0
 8006d20:	2202      	movs	r2, #2
 8006d22:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8006d26:	2112      	movs	r1, #18
 8006d28:	f7ff bf86 	b.w	8006c38 <std>
 8006d2c:	20004cdc 	.word	0x20004cdc
 8006d30:	20004ba4 	.word	0x20004ba4
 8006d34:	08006ca5 	.word	0x08006ca5

08006d38 <__sfp_lock_acquire>:
 8006d38:	4801      	ldr	r0, [pc, #4]	@ (8006d40 <__sfp_lock_acquire+0x8>)
 8006d3a:	f000 b96c 	b.w	8007016 <__retarget_lock_acquire_recursive>
 8006d3e:	bf00      	nop
 8006d40:	20004ce5 	.word	0x20004ce5

08006d44 <__sfp_lock_release>:
 8006d44:	4801      	ldr	r0, [pc, #4]	@ (8006d4c <__sfp_lock_release+0x8>)
 8006d46:	f000 b967 	b.w	8007018 <__retarget_lock_release_recursive>
 8006d4a:	bf00      	nop
 8006d4c:	20004ce5 	.word	0x20004ce5

08006d50 <__sinit>:
 8006d50:	b510      	push	{r4, lr}
 8006d52:	4604      	mov	r4, r0
 8006d54:	f7ff fff0 	bl	8006d38 <__sfp_lock_acquire>
 8006d58:	6a23      	ldr	r3, [r4, #32]
 8006d5a:	b11b      	cbz	r3, 8006d64 <__sinit+0x14>
 8006d5c:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8006d60:	f7ff bff0 	b.w	8006d44 <__sfp_lock_release>
 8006d64:	4b04      	ldr	r3, [pc, #16]	@ (8006d78 <__sinit+0x28>)
 8006d66:	6223      	str	r3, [r4, #32]
 8006d68:	4b04      	ldr	r3, [pc, #16]	@ (8006d7c <__sinit+0x2c>)
 8006d6a:	681b      	ldr	r3, [r3, #0]
 8006d6c:	2b00      	cmp	r3, #0
 8006d6e:	d1f5      	bne.n	8006d5c <__sinit+0xc>
 8006d70:	f7ff ffc4 	bl	8006cfc <global_stdio_init.part.0>
 8006d74:	e7f2      	b.n	8006d5c <__sinit+0xc>
 8006d76:	bf00      	nop
 8006d78:	08006cbd 	.word	0x08006cbd
 8006d7c:	20004cdc 	.word	0x20004cdc

08006d80 <_fwalk_sglue>:
 8006d80:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8006d84:	4607      	mov	r7, r0
 8006d86:	4688      	mov	r8, r1
 8006d88:	4614      	mov	r4, r2
 8006d8a:	2600      	movs	r6, #0
 8006d8c:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 8006d90:	f1b9 0901 	subs.w	r9, r9, #1
 8006d94:	d505      	bpl.n	8006da2 <_fwalk_sglue+0x22>
 8006d96:	6824      	ldr	r4, [r4, #0]
 8006d98:	2c00      	cmp	r4, #0
 8006d9a:	d1f7      	bne.n	8006d8c <_fwalk_sglue+0xc>
 8006d9c:	4630      	mov	r0, r6
 8006d9e:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8006da2:	89ab      	ldrh	r3, [r5, #12]
 8006da4:	2b01      	cmp	r3, #1
 8006da6:	d907      	bls.n	8006db8 <_fwalk_sglue+0x38>
 8006da8:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 8006dac:	3301      	adds	r3, #1
 8006dae:	d003      	beq.n	8006db8 <_fwalk_sglue+0x38>
 8006db0:	4629      	mov	r1, r5
 8006db2:	4638      	mov	r0, r7
 8006db4:	47c0      	blx	r8
 8006db6:	4306      	orrs	r6, r0
 8006db8:	3568      	adds	r5, #104	@ 0x68
 8006dba:	e7e9      	b.n	8006d90 <_fwalk_sglue+0x10>

08006dbc <iprintf>:
 8006dbc:	b40f      	push	{r0, r1, r2, r3}
 8006dbe:	b507      	push	{r0, r1, r2, lr}
 8006dc0:	4906      	ldr	r1, [pc, #24]	@ (8006ddc <iprintf+0x20>)
 8006dc2:	ab04      	add	r3, sp, #16
 8006dc4:	6808      	ldr	r0, [r1, #0]
 8006dc6:	f853 2b04 	ldr.w	r2, [r3], #4
 8006dca:	6881      	ldr	r1, [r0, #8]
 8006dcc:	9301      	str	r3, [sp, #4]
 8006dce:	f000 fa55 	bl	800727c <_vfiprintf_r>
 8006dd2:	b003      	add	sp, #12
 8006dd4:	f85d eb04 	ldr.w	lr, [sp], #4
 8006dd8:	b004      	add	sp, #16
 8006dda:	4770      	bx	lr
 8006ddc:	2000001c 	.word	0x2000001c

08006de0 <__sread>:
 8006de0:	b510      	push	{r4, lr}
 8006de2:	460c      	mov	r4, r1
 8006de4:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8006de8:	f000 f8c6 	bl	8006f78 <_read_r>
 8006dec:	2800      	cmp	r0, #0
 8006dee:	bfab      	itete	ge
 8006df0:	6d63      	ldrge	r3, [r4, #84]	@ 0x54
 8006df2:	89a3      	ldrhlt	r3, [r4, #12]
 8006df4:	181b      	addge	r3, r3, r0
 8006df6:	f423 5380 	biclt.w	r3, r3, #4096	@ 0x1000
 8006dfa:	bfac      	ite	ge
 8006dfc:	6563      	strge	r3, [r4, #84]	@ 0x54
 8006dfe:	81a3      	strhlt	r3, [r4, #12]
 8006e00:	bd10      	pop	{r4, pc}

08006e02 <__swrite>:
 8006e02:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8006e06:	461f      	mov	r7, r3
 8006e08:	898b      	ldrh	r3, [r1, #12]
 8006e0a:	05db      	lsls	r3, r3, #23
 8006e0c:	4605      	mov	r5, r0
 8006e0e:	460c      	mov	r4, r1
 8006e10:	4616      	mov	r6, r2
 8006e12:	d505      	bpl.n	8006e20 <__swrite+0x1e>
 8006e14:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8006e18:	2302      	movs	r3, #2
 8006e1a:	2200      	movs	r2, #0
 8006e1c:	f000 f89a 	bl	8006f54 <_lseek_r>
 8006e20:	89a3      	ldrh	r3, [r4, #12]
 8006e22:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8006e26:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 8006e2a:	81a3      	strh	r3, [r4, #12]
 8006e2c:	4632      	mov	r2, r6
 8006e2e:	463b      	mov	r3, r7
 8006e30:	4628      	mov	r0, r5
 8006e32:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8006e36:	f000 b8b1 	b.w	8006f9c <_write_r>

08006e3a <__sseek>:
 8006e3a:	b510      	push	{r4, lr}
 8006e3c:	460c      	mov	r4, r1
 8006e3e:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8006e42:	f000 f887 	bl	8006f54 <_lseek_r>
 8006e46:	1c43      	adds	r3, r0, #1
 8006e48:	89a3      	ldrh	r3, [r4, #12]
 8006e4a:	bf15      	itete	ne
 8006e4c:	6560      	strne	r0, [r4, #84]	@ 0x54
 8006e4e:	f423 5380 	biceq.w	r3, r3, #4096	@ 0x1000
 8006e52:	f443 5380 	orrne.w	r3, r3, #4096	@ 0x1000
 8006e56:	81a3      	strheq	r3, [r4, #12]
 8006e58:	bf18      	it	ne
 8006e5a:	81a3      	strhne	r3, [r4, #12]
 8006e5c:	bd10      	pop	{r4, pc}

08006e5e <__sclose>:
 8006e5e:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8006e62:	f000 b809 	b.w	8006e78 <_close_r>

08006e66 <memset>:
 8006e66:	4402      	add	r2, r0
 8006e68:	4603      	mov	r3, r0
 8006e6a:	4293      	cmp	r3, r2
 8006e6c:	d100      	bne.n	8006e70 <memset+0xa>
 8006e6e:	4770      	bx	lr
 8006e70:	f803 1b01 	strb.w	r1, [r3], #1
 8006e74:	e7f9      	b.n	8006e6a <memset+0x4>
	...

08006e78 <_close_r>:
 8006e78:	b538      	push	{r3, r4, r5, lr}
 8006e7a:	4d06      	ldr	r5, [pc, #24]	@ (8006e94 <_close_r+0x1c>)
 8006e7c:	2300      	movs	r3, #0
 8006e7e:	4604      	mov	r4, r0
 8006e80:	4608      	mov	r0, r1
 8006e82:	602b      	str	r3, [r5, #0]
 8006e84:	f7f9 fec7 	bl	8000c16 <_close>
 8006e88:	1c43      	adds	r3, r0, #1
 8006e8a:	d102      	bne.n	8006e92 <_close_r+0x1a>
 8006e8c:	682b      	ldr	r3, [r5, #0]
 8006e8e:	b103      	cbz	r3, 8006e92 <_close_r+0x1a>
 8006e90:	6023      	str	r3, [r4, #0]
 8006e92:	bd38      	pop	{r3, r4, r5, pc}
 8006e94:	20004ce0 	.word	0x20004ce0

08006e98 <_reclaim_reent>:
 8006e98:	4b2d      	ldr	r3, [pc, #180]	@ (8006f50 <_reclaim_reent+0xb8>)
 8006e9a:	681b      	ldr	r3, [r3, #0]
 8006e9c:	4283      	cmp	r3, r0
 8006e9e:	b570      	push	{r4, r5, r6, lr}
 8006ea0:	4604      	mov	r4, r0
 8006ea2:	d053      	beq.n	8006f4c <_reclaim_reent+0xb4>
 8006ea4:	69c3      	ldr	r3, [r0, #28]
 8006ea6:	b31b      	cbz	r3, 8006ef0 <_reclaim_reent+0x58>
 8006ea8:	68db      	ldr	r3, [r3, #12]
 8006eaa:	b163      	cbz	r3, 8006ec6 <_reclaim_reent+0x2e>
 8006eac:	2500      	movs	r5, #0
 8006eae:	69e3      	ldr	r3, [r4, #28]
 8006eb0:	68db      	ldr	r3, [r3, #12]
 8006eb2:	5959      	ldr	r1, [r3, r5]
 8006eb4:	b9b1      	cbnz	r1, 8006ee4 <_reclaim_reent+0x4c>
 8006eb6:	3504      	adds	r5, #4
 8006eb8:	2d80      	cmp	r5, #128	@ 0x80
 8006eba:	d1f8      	bne.n	8006eae <_reclaim_reent+0x16>
 8006ebc:	69e3      	ldr	r3, [r4, #28]
 8006ebe:	4620      	mov	r0, r4
 8006ec0:	68d9      	ldr	r1, [r3, #12]
 8006ec2:	f000 f8b9 	bl	8007038 <_free_r>
 8006ec6:	69e3      	ldr	r3, [r4, #28]
 8006ec8:	6819      	ldr	r1, [r3, #0]
 8006eca:	b111      	cbz	r1, 8006ed2 <_reclaim_reent+0x3a>
 8006ecc:	4620      	mov	r0, r4
 8006ece:	f000 f8b3 	bl	8007038 <_free_r>
 8006ed2:	69e3      	ldr	r3, [r4, #28]
 8006ed4:	689d      	ldr	r5, [r3, #8]
 8006ed6:	b15d      	cbz	r5, 8006ef0 <_reclaim_reent+0x58>
 8006ed8:	4629      	mov	r1, r5
 8006eda:	4620      	mov	r0, r4
 8006edc:	682d      	ldr	r5, [r5, #0]
 8006ede:	f000 f8ab 	bl	8007038 <_free_r>
 8006ee2:	e7f8      	b.n	8006ed6 <_reclaim_reent+0x3e>
 8006ee4:	680e      	ldr	r6, [r1, #0]
 8006ee6:	4620      	mov	r0, r4
 8006ee8:	f000 f8a6 	bl	8007038 <_free_r>
 8006eec:	4631      	mov	r1, r6
 8006eee:	e7e1      	b.n	8006eb4 <_reclaim_reent+0x1c>
 8006ef0:	6961      	ldr	r1, [r4, #20]
 8006ef2:	b111      	cbz	r1, 8006efa <_reclaim_reent+0x62>
 8006ef4:	4620      	mov	r0, r4
 8006ef6:	f000 f89f 	bl	8007038 <_free_r>
 8006efa:	69e1      	ldr	r1, [r4, #28]
 8006efc:	b111      	cbz	r1, 8006f04 <_reclaim_reent+0x6c>
 8006efe:	4620      	mov	r0, r4
 8006f00:	f000 f89a 	bl	8007038 <_free_r>
 8006f04:	6b21      	ldr	r1, [r4, #48]	@ 0x30
 8006f06:	b111      	cbz	r1, 8006f0e <_reclaim_reent+0x76>
 8006f08:	4620      	mov	r0, r4
 8006f0a:	f000 f895 	bl	8007038 <_free_r>
 8006f0e:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 8006f10:	b111      	cbz	r1, 8006f18 <_reclaim_reent+0x80>
 8006f12:	4620      	mov	r0, r4
 8006f14:	f000 f890 	bl	8007038 <_free_r>
 8006f18:	6ba1      	ldr	r1, [r4, #56]	@ 0x38
 8006f1a:	b111      	cbz	r1, 8006f22 <_reclaim_reent+0x8a>
 8006f1c:	4620      	mov	r0, r4
 8006f1e:	f000 f88b 	bl	8007038 <_free_r>
 8006f22:	6ca1      	ldr	r1, [r4, #72]	@ 0x48
 8006f24:	b111      	cbz	r1, 8006f2c <_reclaim_reent+0x94>
 8006f26:	4620      	mov	r0, r4
 8006f28:	f000 f886 	bl	8007038 <_free_r>
 8006f2c:	6c61      	ldr	r1, [r4, #68]	@ 0x44
 8006f2e:	b111      	cbz	r1, 8006f36 <_reclaim_reent+0x9e>
 8006f30:	4620      	mov	r0, r4
 8006f32:	f000 f881 	bl	8007038 <_free_r>
 8006f36:	6ae1      	ldr	r1, [r4, #44]	@ 0x2c
 8006f38:	b111      	cbz	r1, 8006f40 <_reclaim_reent+0xa8>
 8006f3a:	4620      	mov	r0, r4
 8006f3c:	f000 f87c 	bl	8007038 <_free_r>
 8006f40:	6a23      	ldr	r3, [r4, #32]
 8006f42:	b11b      	cbz	r3, 8006f4c <_reclaim_reent+0xb4>
 8006f44:	4620      	mov	r0, r4
 8006f46:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
 8006f4a:	4718      	bx	r3
 8006f4c:	bd70      	pop	{r4, r5, r6, pc}
 8006f4e:	bf00      	nop
 8006f50:	2000001c 	.word	0x2000001c

08006f54 <_lseek_r>:
 8006f54:	b538      	push	{r3, r4, r5, lr}
 8006f56:	4d07      	ldr	r5, [pc, #28]	@ (8006f74 <_lseek_r+0x20>)
 8006f58:	4604      	mov	r4, r0
 8006f5a:	4608      	mov	r0, r1
 8006f5c:	4611      	mov	r1, r2
 8006f5e:	2200      	movs	r2, #0
 8006f60:	602a      	str	r2, [r5, #0]
 8006f62:	461a      	mov	r2, r3
 8006f64:	f7f9 fe7e 	bl	8000c64 <_lseek>
 8006f68:	1c43      	adds	r3, r0, #1
 8006f6a:	d102      	bne.n	8006f72 <_lseek_r+0x1e>
 8006f6c:	682b      	ldr	r3, [r5, #0]
 8006f6e:	b103      	cbz	r3, 8006f72 <_lseek_r+0x1e>
 8006f70:	6023      	str	r3, [r4, #0]
 8006f72:	bd38      	pop	{r3, r4, r5, pc}
 8006f74:	20004ce0 	.word	0x20004ce0

08006f78 <_read_r>:
 8006f78:	b538      	push	{r3, r4, r5, lr}
 8006f7a:	4d07      	ldr	r5, [pc, #28]	@ (8006f98 <_read_r+0x20>)
 8006f7c:	4604      	mov	r4, r0
 8006f7e:	4608      	mov	r0, r1
 8006f80:	4611      	mov	r1, r2
 8006f82:	2200      	movs	r2, #0
 8006f84:	602a      	str	r2, [r5, #0]
 8006f86:	461a      	mov	r2, r3
 8006f88:	f7f9 fe0c 	bl	8000ba4 <_read>
 8006f8c:	1c43      	adds	r3, r0, #1
 8006f8e:	d102      	bne.n	8006f96 <_read_r+0x1e>
 8006f90:	682b      	ldr	r3, [r5, #0]
 8006f92:	b103      	cbz	r3, 8006f96 <_read_r+0x1e>
 8006f94:	6023      	str	r3, [r4, #0]
 8006f96:	bd38      	pop	{r3, r4, r5, pc}
 8006f98:	20004ce0 	.word	0x20004ce0

08006f9c <_write_r>:
 8006f9c:	b538      	push	{r3, r4, r5, lr}
 8006f9e:	4d07      	ldr	r5, [pc, #28]	@ (8006fbc <_write_r+0x20>)
 8006fa0:	4604      	mov	r4, r0
 8006fa2:	4608      	mov	r0, r1
 8006fa4:	4611      	mov	r1, r2
 8006fa6:	2200      	movs	r2, #0
 8006fa8:	602a      	str	r2, [r5, #0]
 8006faa:	461a      	mov	r2, r3
 8006fac:	f7f9 fe17 	bl	8000bde <_write>
 8006fb0:	1c43      	adds	r3, r0, #1
 8006fb2:	d102      	bne.n	8006fba <_write_r+0x1e>
 8006fb4:	682b      	ldr	r3, [r5, #0]
 8006fb6:	b103      	cbz	r3, 8006fba <_write_r+0x1e>
 8006fb8:	6023      	str	r3, [r4, #0]
 8006fba:	bd38      	pop	{r3, r4, r5, pc}
 8006fbc:	20004ce0 	.word	0x20004ce0

08006fc0 <__errno>:
 8006fc0:	4b01      	ldr	r3, [pc, #4]	@ (8006fc8 <__errno+0x8>)
 8006fc2:	6818      	ldr	r0, [r3, #0]
 8006fc4:	4770      	bx	lr
 8006fc6:	bf00      	nop
 8006fc8:	2000001c 	.word	0x2000001c

08006fcc <__libc_init_array>:
 8006fcc:	b570      	push	{r4, r5, r6, lr}
 8006fce:	4d0d      	ldr	r5, [pc, #52]	@ (8007004 <__libc_init_array+0x38>)
 8006fd0:	4c0d      	ldr	r4, [pc, #52]	@ (8007008 <__libc_init_array+0x3c>)
 8006fd2:	1b64      	subs	r4, r4, r5
 8006fd4:	10a4      	asrs	r4, r4, #2
 8006fd6:	2600      	movs	r6, #0
 8006fd8:	42a6      	cmp	r6, r4
 8006fda:	d109      	bne.n	8006ff0 <__libc_init_array+0x24>
 8006fdc:	4d0b      	ldr	r5, [pc, #44]	@ (800700c <__libc_init_array+0x40>)
 8006fde:	4c0c      	ldr	r4, [pc, #48]	@ (8007010 <__libc_init_array+0x44>)
 8006fe0:	f000 fdc4 	bl	8007b6c <_init>
 8006fe4:	1b64      	subs	r4, r4, r5
 8006fe6:	10a4      	asrs	r4, r4, #2
 8006fe8:	2600      	movs	r6, #0
 8006fea:	42a6      	cmp	r6, r4
 8006fec:	d105      	bne.n	8006ffa <__libc_init_array+0x2e>
 8006fee:	bd70      	pop	{r4, r5, r6, pc}
 8006ff0:	f855 3b04 	ldr.w	r3, [r5], #4
 8006ff4:	4798      	blx	r3
 8006ff6:	3601      	adds	r6, #1
 8006ff8:	e7ee      	b.n	8006fd8 <__libc_init_array+0xc>
 8006ffa:	f855 3b04 	ldr.w	r3, [r5], #4
 8006ffe:	4798      	blx	r3
 8007000:	3601      	adds	r6, #1
 8007002:	e7f2      	b.n	8006fea <__libc_init_array+0x1e>
 8007004:	08007c9c 	.word	0x08007c9c
 8007008:	08007c9c 	.word	0x08007c9c
 800700c:	08007c9c 	.word	0x08007c9c
 8007010:	08007ca0 	.word	0x08007ca0

08007014 <__retarget_lock_init_recursive>:
 8007014:	4770      	bx	lr

08007016 <__retarget_lock_acquire_recursive>:
 8007016:	4770      	bx	lr

08007018 <__retarget_lock_release_recursive>:
 8007018:	4770      	bx	lr

0800701a <memcpy>:
 800701a:	440a      	add	r2, r1
 800701c:	4291      	cmp	r1, r2
 800701e:	f100 33ff 	add.w	r3, r0, #4294967295
 8007022:	d100      	bne.n	8007026 <memcpy+0xc>
 8007024:	4770      	bx	lr
 8007026:	b510      	push	{r4, lr}
 8007028:	f811 4b01 	ldrb.w	r4, [r1], #1
 800702c:	f803 4f01 	strb.w	r4, [r3, #1]!
 8007030:	4291      	cmp	r1, r2
 8007032:	d1f9      	bne.n	8007028 <memcpy+0xe>
 8007034:	bd10      	pop	{r4, pc}
	...

08007038 <_free_r>:
 8007038:	b538      	push	{r3, r4, r5, lr}
 800703a:	4605      	mov	r5, r0
 800703c:	2900      	cmp	r1, #0
 800703e:	d041      	beq.n	80070c4 <_free_r+0x8c>
 8007040:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8007044:	1f0c      	subs	r4, r1, #4
 8007046:	2b00      	cmp	r3, #0
 8007048:	bfb8      	it	lt
 800704a:	18e4      	addlt	r4, r4, r3
 800704c:	f000 f8e0 	bl	8007210 <__malloc_lock>
 8007050:	4a1d      	ldr	r2, [pc, #116]	@ (80070c8 <_free_r+0x90>)
 8007052:	6813      	ldr	r3, [r2, #0]
 8007054:	b933      	cbnz	r3, 8007064 <_free_r+0x2c>
 8007056:	6063      	str	r3, [r4, #4]
 8007058:	6014      	str	r4, [r2, #0]
 800705a:	4628      	mov	r0, r5
 800705c:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8007060:	f000 b8dc 	b.w	800721c <__malloc_unlock>
 8007064:	42a3      	cmp	r3, r4
 8007066:	d908      	bls.n	800707a <_free_r+0x42>
 8007068:	6820      	ldr	r0, [r4, #0]
 800706a:	1821      	adds	r1, r4, r0
 800706c:	428b      	cmp	r3, r1
 800706e:	bf01      	itttt	eq
 8007070:	6819      	ldreq	r1, [r3, #0]
 8007072:	685b      	ldreq	r3, [r3, #4]
 8007074:	1809      	addeq	r1, r1, r0
 8007076:	6021      	streq	r1, [r4, #0]
 8007078:	e7ed      	b.n	8007056 <_free_r+0x1e>
 800707a:	461a      	mov	r2, r3
 800707c:	685b      	ldr	r3, [r3, #4]
 800707e:	b10b      	cbz	r3, 8007084 <_free_r+0x4c>
 8007080:	42a3      	cmp	r3, r4
 8007082:	d9fa      	bls.n	800707a <_free_r+0x42>
 8007084:	6811      	ldr	r1, [r2, #0]
 8007086:	1850      	adds	r0, r2, r1
 8007088:	42a0      	cmp	r0, r4
 800708a:	d10b      	bne.n	80070a4 <_free_r+0x6c>
 800708c:	6820      	ldr	r0, [r4, #0]
 800708e:	4401      	add	r1, r0
 8007090:	1850      	adds	r0, r2, r1
 8007092:	4283      	cmp	r3, r0
 8007094:	6011      	str	r1, [r2, #0]
 8007096:	d1e0      	bne.n	800705a <_free_r+0x22>
 8007098:	6818      	ldr	r0, [r3, #0]
 800709a:	685b      	ldr	r3, [r3, #4]
 800709c:	6053      	str	r3, [r2, #4]
 800709e:	4408      	add	r0, r1
 80070a0:	6010      	str	r0, [r2, #0]
 80070a2:	e7da      	b.n	800705a <_free_r+0x22>
 80070a4:	d902      	bls.n	80070ac <_free_r+0x74>
 80070a6:	230c      	movs	r3, #12
 80070a8:	602b      	str	r3, [r5, #0]
 80070aa:	e7d6      	b.n	800705a <_free_r+0x22>
 80070ac:	6820      	ldr	r0, [r4, #0]
 80070ae:	1821      	adds	r1, r4, r0
 80070b0:	428b      	cmp	r3, r1
 80070b2:	bf04      	itt	eq
 80070b4:	6819      	ldreq	r1, [r3, #0]
 80070b6:	685b      	ldreq	r3, [r3, #4]
 80070b8:	6063      	str	r3, [r4, #4]
 80070ba:	bf04      	itt	eq
 80070bc:	1809      	addeq	r1, r1, r0
 80070be:	6021      	streq	r1, [r4, #0]
 80070c0:	6054      	str	r4, [r2, #4]
 80070c2:	e7ca      	b.n	800705a <_free_r+0x22>
 80070c4:	bd38      	pop	{r3, r4, r5, pc}
 80070c6:	bf00      	nop
 80070c8:	20004cec 	.word	0x20004cec

080070cc <sbrk_aligned>:
 80070cc:	b570      	push	{r4, r5, r6, lr}
 80070ce:	4e0f      	ldr	r6, [pc, #60]	@ (800710c <sbrk_aligned+0x40>)
 80070d0:	460c      	mov	r4, r1
 80070d2:	6831      	ldr	r1, [r6, #0]
 80070d4:	4605      	mov	r5, r0
 80070d6:	b911      	cbnz	r1, 80070de <sbrk_aligned+0x12>
 80070d8:	f000 fcb4 	bl	8007a44 <_sbrk_r>
 80070dc:	6030      	str	r0, [r6, #0]
 80070de:	4621      	mov	r1, r4
 80070e0:	4628      	mov	r0, r5
 80070e2:	f000 fcaf 	bl	8007a44 <_sbrk_r>
 80070e6:	1c43      	adds	r3, r0, #1
 80070e8:	d103      	bne.n	80070f2 <sbrk_aligned+0x26>
 80070ea:	f04f 34ff 	mov.w	r4, #4294967295
 80070ee:	4620      	mov	r0, r4
 80070f0:	bd70      	pop	{r4, r5, r6, pc}
 80070f2:	1cc4      	adds	r4, r0, #3
 80070f4:	f024 0403 	bic.w	r4, r4, #3
 80070f8:	42a0      	cmp	r0, r4
 80070fa:	d0f8      	beq.n	80070ee <sbrk_aligned+0x22>
 80070fc:	1a21      	subs	r1, r4, r0
 80070fe:	4628      	mov	r0, r5
 8007100:	f000 fca0 	bl	8007a44 <_sbrk_r>
 8007104:	3001      	adds	r0, #1
 8007106:	d1f2      	bne.n	80070ee <sbrk_aligned+0x22>
 8007108:	e7ef      	b.n	80070ea <sbrk_aligned+0x1e>
 800710a:	bf00      	nop
 800710c:	20004ce8 	.word	0x20004ce8

08007110 <_malloc_r>:
 8007110:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8007114:	1ccd      	adds	r5, r1, #3
 8007116:	f025 0503 	bic.w	r5, r5, #3
 800711a:	3508      	adds	r5, #8
 800711c:	2d0c      	cmp	r5, #12
 800711e:	bf38      	it	cc
 8007120:	250c      	movcc	r5, #12
 8007122:	2d00      	cmp	r5, #0
 8007124:	4606      	mov	r6, r0
 8007126:	db01      	blt.n	800712c <_malloc_r+0x1c>
 8007128:	42a9      	cmp	r1, r5
 800712a:	d904      	bls.n	8007136 <_malloc_r+0x26>
 800712c:	230c      	movs	r3, #12
 800712e:	6033      	str	r3, [r6, #0]
 8007130:	2000      	movs	r0, #0
 8007132:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8007136:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 800720c <_malloc_r+0xfc>
 800713a:	f000 f869 	bl	8007210 <__malloc_lock>
 800713e:	f8d8 3000 	ldr.w	r3, [r8]
 8007142:	461c      	mov	r4, r3
 8007144:	bb44      	cbnz	r4, 8007198 <_malloc_r+0x88>
 8007146:	4629      	mov	r1, r5
 8007148:	4630      	mov	r0, r6
 800714a:	f7ff ffbf 	bl	80070cc <sbrk_aligned>
 800714e:	1c43      	adds	r3, r0, #1
 8007150:	4604      	mov	r4, r0
 8007152:	d158      	bne.n	8007206 <_malloc_r+0xf6>
 8007154:	f8d8 4000 	ldr.w	r4, [r8]
 8007158:	4627      	mov	r7, r4
 800715a:	2f00      	cmp	r7, #0
 800715c:	d143      	bne.n	80071e6 <_malloc_r+0xd6>
 800715e:	2c00      	cmp	r4, #0
 8007160:	d04b      	beq.n	80071fa <_malloc_r+0xea>
 8007162:	6823      	ldr	r3, [r4, #0]
 8007164:	4639      	mov	r1, r7
 8007166:	4630      	mov	r0, r6
 8007168:	eb04 0903 	add.w	r9, r4, r3
 800716c:	f000 fc6a 	bl	8007a44 <_sbrk_r>
 8007170:	4581      	cmp	r9, r0
 8007172:	d142      	bne.n	80071fa <_malloc_r+0xea>
 8007174:	6821      	ldr	r1, [r4, #0]
 8007176:	1a6d      	subs	r5, r5, r1
 8007178:	4629      	mov	r1, r5
 800717a:	4630      	mov	r0, r6
 800717c:	f7ff ffa6 	bl	80070cc <sbrk_aligned>
 8007180:	3001      	adds	r0, #1
 8007182:	d03a      	beq.n	80071fa <_malloc_r+0xea>
 8007184:	6823      	ldr	r3, [r4, #0]
 8007186:	442b      	add	r3, r5
 8007188:	6023      	str	r3, [r4, #0]
 800718a:	f8d8 3000 	ldr.w	r3, [r8]
 800718e:	685a      	ldr	r2, [r3, #4]
 8007190:	bb62      	cbnz	r2, 80071ec <_malloc_r+0xdc>
 8007192:	f8c8 7000 	str.w	r7, [r8]
 8007196:	e00f      	b.n	80071b8 <_malloc_r+0xa8>
 8007198:	6822      	ldr	r2, [r4, #0]
 800719a:	1b52      	subs	r2, r2, r5
 800719c:	d420      	bmi.n	80071e0 <_malloc_r+0xd0>
 800719e:	2a0b      	cmp	r2, #11
 80071a0:	d917      	bls.n	80071d2 <_malloc_r+0xc2>
 80071a2:	1961      	adds	r1, r4, r5
 80071a4:	42a3      	cmp	r3, r4
 80071a6:	6025      	str	r5, [r4, #0]
 80071a8:	bf18      	it	ne
 80071aa:	6059      	strne	r1, [r3, #4]
 80071ac:	6863      	ldr	r3, [r4, #4]
 80071ae:	bf08      	it	eq
 80071b0:	f8c8 1000 	streq.w	r1, [r8]
 80071b4:	5162      	str	r2, [r4, r5]
 80071b6:	604b      	str	r3, [r1, #4]
 80071b8:	4630      	mov	r0, r6
 80071ba:	f000 f82f 	bl	800721c <__malloc_unlock>
 80071be:	f104 000b 	add.w	r0, r4, #11
 80071c2:	1d23      	adds	r3, r4, #4
 80071c4:	f020 0007 	bic.w	r0, r0, #7
 80071c8:	1ac2      	subs	r2, r0, r3
 80071ca:	bf1c      	itt	ne
 80071cc:	1a1b      	subne	r3, r3, r0
 80071ce:	50a3      	strne	r3, [r4, r2]
 80071d0:	e7af      	b.n	8007132 <_malloc_r+0x22>
 80071d2:	6862      	ldr	r2, [r4, #4]
 80071d4:	42a3      	cmp	r3, r4
 80071d6:	bf0c      	ite	eq
 80071d8:	f8c8 2000 	streq.w	r2, [r8]
 80071dc:	605a      	strne	r2, [r3, #4]
 80071de:	e7eb      	b.n	80071b8 <_malloc_r+0xa8>
 80071e0:	4623      	mov	r3, r4
 80071e2:	6864      	ldr	r4, [r4, #4]
 80071e4:	e7ae      	b.n	8007144 <_malloc_r+0x34>
 80071e6:	463c      	mov	r4, r7
 80071e8:	687f      	ldr	r7, [r7, #4]
 80071ea:	e7b6      	b.n	800715a <_malloc_r+0x4a>
 80071ec:	461a      	mov	r2, r3
 80071ee:	685b      	ldr	r3, [r3, #4]
 80071f0:	42a3      	cmp	r3, r4
 80071f2:	d1fb      	bne.n	80071ec <_malloc_r+0xdc>
 80071f4:	2300      	movs	r3, #0
 80071f6:	6053      	str	r3, [r2, #4]
 80071f8:	e7de      	b.n	80071b8 <_malloc_r+0xa8>
 80071fa:	230c      	movs	r3, #12
 80071fc:	6033      	str	r3, [r6, #0]
 80071fe:	4630      	mov	r0, r6
 8007200:	f000 f80c 	bl	800721c <__malloc_unlock>
 8007204:	e794      	b.n	8007130 <_malloc_r+0x20>
 8007206:	6005      	str	r5, [r0, #0]
 8007208:	e7d6      	b.n	80071b8 <_malloc_r+0xa8>
 800720a:	bf00      	nop
 800720c:	20004cec 	.word	0x20004cec

08007210 <__malloc_lock>:
 8007210:	4801      	ldr	r0, [pc, #4]	@ (8007218 <__malloc_lock+0x8>)
 8007212:	f7ff bf00 	b.w	8007016 <__retarget_lock_acquire_recursive>
 8007216:	bf00      	nop
 8007218:	20004ce4 	.word	0x20004ce4

0800721c <__malloc_unlock>:
 800721c:	4801      	ldr	r0, [pc, #4]	@ (8007224 <__malloc_unlock+0x8>)
 800721e:	f7ff befb 	b.w	8007018 <__retarget_lock_release_recursive>
 8007222:	bf00      	nop
 8007224:	20004ce4 	.word	0x20004ce4

08007228 <__sfputc_r>:
 8007228:	6893      	ldr	r3, [r2, #8]
 800722a:	3b01      	subs	r3, #1
 800722c:	2b00      	cmp	r3, #0
 800722e:	b410      	push	{r4}
 8007230:	6093      	str	r3, [r2, #8]
 8007232:	da08      	bge.n	8007246 <__sfputc_r+0x1e>
 8007234:	6994      	ldr	r4, [r2, #24]
 8007236:	42a3      	cmp	r3, r4
 8007238:	db01      	blt.n	800723e <__sfputc_r+0x16>
 800723a:	290a      	cmp	r1, #10
 800723c:	d103      	bne.n	8007246 <__sfputc_r+0x1e>
 800723e:	f85d 4b04 	ldr.w	r4, [sp], #4
 8007242:	f000 bb6b 	b.w	800791c <__swbuf_r>
 8007246:	6813      	ldr	r3, [r2, #0]
 8007248:	1c58      	adds	r0, r3, #1
 800724a:	6010      	str	r0, [r2, #0]
 800724c:	7019      	strb	r1, [r3, #0]
 800724e:	4608      	mov	r0, r1
 8007250:	f85d 4b04 	ldr.w	r4, [sp], #4
 8007254:	4770      	bx	lr

08007256 <__sfputs_r>:
 8007256:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8007258:	4606      	mov	r6, r0
 800725a:	460f      	mov	r7, r1
 800725c:	4614      	mov	r4, r2
 800725e:	18d5      	adds	r5, r2, r3
 8007260:	42ac      	cmp	r4, r5
 8007262:	d101      	bne.n	8007268 <__sfputs_r+0x12>
 8007264:	2000      	movs	r0, #0
 8007266:	e007      	b.n	8007278 <__sfputs_r+0x22>
 8007268:	f814 1b01 	ldrb.w	r1, [r4], #1
 800726c:	463a      	mov	r2, r7
 800726e:	4630      	mov	r0, r6
 8007270:	f7ff ffda 	bl	8007228 <__sfputc_r>
 8007274:	1c43      	adds	r3, r0, #1
 8007276:	d1f3      	bne.n	8007260 <__sfputs_r+0xa>
 8007278:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

0800727c <_vfiprintf_r>:
 800727c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8007280:	460d      	mov	r5, r1
 8007282:	b09d      	sub	sp, #116	@ 0x74
 8007284:	4614      	mov	r4, r2
 8007286:	4698      	mov	r8, r3
 8007288:	4606      	mov	r6, r0
 800728a:	b118      	cbz	r0, 8007294 <_vfiprintf_r+0x18>
 800728c:	6a03      	ldr	r3, [r0, #32]
 800728e:	b90b      	cbnz	r3, 8007294 <_vfiprintf_r+0x18>
 8007290:	f7ff fd5e 	bl	8006d50 <__sinit>
 8007294:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 8007296:	07d9      	lsls	r1, r3, #31
 8007298:	d405      	bmi.n	80072a6 <_vfiprintf_r+0x2a>
 800729a:	89ab      	ldrh	r3, [r5, #12]
 800729c:	059a      	lsls	r2, r3, #22
 800729e:	d402      	bmi.n	80072a6 <_vfiprintf_r+0x2a>
 80072a0:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 80072a2:	f7ff feb8 	bl	8007016 <__retarget_lock_acquire_recursive>
 80072a6:	89ab      	ldrh	r3, [r5, #12]
 80072a8:	071b      	lsls	r3, r3, #28
 80072aa:	d501      	bpl.n	80072b0 <_vfiprintf_r+0x34>
 80072ac:	692b      	ldr	r3, [r5, #16]
 80072ae:	b99b      	cbnz	r3, 80072d8 <_vfiprintf_r+0x5c>
 80072b0:	4629      	mov	r1, r5
 80072b2:	4630      	mov	r0, r6
 80072b4:	f000 fb70 	bl	8007998 <__swsetup_r>
 80072b8:	b170      	cbz	r0, 80072d8 <_vfiprintf_r+0x5c>
 80072ba:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 80072bc:	07dc      	lsls	r4, r3, #31
 80072be:	d504      	bpl.n	80072ca <_vfiprintf_r+0x4e>
 80072c0:	f04f 30ff 	mov.w	r0, #4294967295
 80072c4:	b01d      	add	sp, #116	@ 0x74
 80072c6:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80072ca:	89ab      	ldrh	r3, [r5, #12]
 80072cc:	0598      	lsls	r0, r3, #22
 80072ce:	d4f7      	bmi.n	80072c0 <_vfiprintf_r+0x44>
 80072d0:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 80072d2:	f7ff fea1 	bl	8007018 <__retarget_lock_release_recursive>
 80072d6:	e7f3      	b.n	80072c0 <_vfiprintf_r+0x44>
 80072d8:	2300      	movs	r3, #0
 80072da:	9309      	str	r3, [sp, #36]	@ 0x24
 80072dc:	2320      	movs	r3, #32
 80072de:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 80072e2:	f8cd 800c 	str.w	r8, [sp, #12]
 80072e6:	2330      	movs	r3, #48	@ 0x30
 80072e8:	f8df 81ac 	ldr.w	r8, [pc, #428]	@ 8007498 <_vfiprintf_r+0x21c>
 80072ec:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 80072f0:	f04f 0901 	mov.w	r9, #1
 80072f4:	4623      	mov	r3, r4
 80072f6:	469a      	mov	sl, r3
 80072f8:	f813 2b01 	ldrb.w	r2, [r3], #1
 80072fc:	b10a      	cbz	r2, 8007302 <_vfiprintf_r+0x86>
 80072fe:	2a25      	cmp	r2, #37	@ 0x25
 8007300:	d1f9      	bne.n	80072f6 <_vfiprintf_r+0x7a>
 8007302:	ebba 0b04 	subs.w	fp, sl, r4
 8007306:	d00b      	beq.n	8007320 <_vfiprintf_r+0xa4>
 8007308:	465b      	mov	r3, fp
 800730a:	4622      	mov	r2, r4
 800730c:	4629      	mov	r1, r5
 800730e:	4630      	mov	r0, r6
 8007310:	f7ff ffa1 	bl	8007256 <__sfputs_r>
 8007314:	3001      	adds	r0, #1
 8007316:	f000 80a7 	beq.w	8007468 <_vfiprintf_r+0x1ec>
 800731a:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800731c:	445a      	add	r2, fp
 800731e:	9209      	str	r2, [sp, #36]	@ 0x24
 8007320:	f89a 3000 	ldrb.w	r3, [sl]
 8007324:	2b00      	cmp	r3, #0
 8007326:	f000 809f 	beq.w	8007468 <_vfiprintf_r+0x1ec>
 800732a:	2300      	movs	r3, #0
 800732c:	f04f 32ff 	mov.w	r2, #4294967295
 8007330:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8007334:	f10a 0a01 	add.w	sl, sl, #1
 8007338:	9304      	str	r3, [sp, #16]
 800733a:	9307      	str	r3, [sp, #28]
 800733c:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 8007340:	931a      	str	r3, [sp, #104]	@ 0x68
 8007342:	4654      	mov	r4, sl
 8007344:	2205      	movs	r2, #5
 8007346:	f814 1b01 	ldrb.w	r1, [r4], #1
 800734a:	4853      	ldr	r0, [pc, #332]	@ (8007498 <_vfiprintf_r+0x21c>)
 800734c:	f7f8 ff40 	bl	80001d0 <memchr>
 8007350:	9a04      	ldr	r2, [sp, #16]
 8007352:	b9d8      	cbnz	r0, 800738c <_vfiprintf_r+0x110>
 8007354:	06d1      	lsls	r1, r2, #27
 8007356:	bf44      	itt	mi
 8007358:	2320      	movmi	r3, #32
 800735a:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800735e:	0713      	lsls	r3, r2, #28
 8007360:	bf44      	itt	mi
 8007362:	232b      	movmi	r3, #43	@ 0x2b
 8007364:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8007368:	f89a 3000 	ldrb.w	r3, [sl]
 800736c:	2b2a      	cmp	r3, #42	@ 0x2a
 800736e:	d015      	beq.n	800739c <_vfiprintf_r+0x120>
 8007370:	9a07      	ldr	r2, [sp, #28]
 8007372:	4654      	mov	r4, sl
 8007374:	2000      	movs	r0, #0
 8007376:	f04f 0c0a 	mov.w	ip, #10
 800737a:	4621      	mov	r1, r4
 800737c:	f811 3b01 	ldrb.w	r3, [r1], #1
 8007380:	3b30      	subs	r3, #48	@ 0x30
 8007382:	2b09      	cmp	r3, #9
 8007384:	d94b      	bls.n	800741e <_vfiprintf_r+0x1a2>
 8007386:	b1b0      	cbz	r0, 80073b6 <_vfiprintf_r+0x13a>
 8007388:	9207      	str	r2, [sp, #28]
 800738a:	e014      	b.n	80073b6 <_vfiprintf_r+0x13a>
 800738c:	eba0 0308 	sub.w	r3, r0, r8
 8007390:	fa09 f303 	lsl.w	r3, r9, r3
 8007394:	4313      	orrs	r3, r2
 8007396:	9304      	str	r3, [sp, #16]
 8007398:	46a2      	mov	sl, r4
 800739a:	e7d2      	b.n	8007342 <_vfiprintf_r+0xc6>
 800739c:	9b03      	ldr	r3, [sp, #12]
 800739e:	1d19      	adds	r1, r3, #4
 80073a0:	681b      	ldr	r3, [r3, #0]
 80073a2:	9103      	str	r1, [sp, #12]
 80073a4:	2b00      	cmp	r3, #0
 80073a6:	bfbb      	ittet	lt
 80073a8:	425b      	neglt	r3, r3
 80073aa:	f042 0202 	orrlt.w	r2, r2, #2
 80073ae:	9307      	strge	r3, [sp, #28]
 80073b0:	9307      	strlt	r3, [sp, #28]
 80073b2:	bfb8      	it	lt
 80073b4:	9204      	strlt	r2, [sp, #16]
 80073b6:	7823      	ldrb	r3, [r4, #0]
 80073b8:	2b2e      	cmp	r3, #46	@ 0x2e
 80073ba:	d10a      	bne.n	80073d2 <_vfiprintf_r+0x156>
 80073bc:	7863      	ldrb	r3, [r4, #1]
 80073be:	2b2a      	cmp	r3, #42	@ 0x2a
 80073c0:	d132      	bne.n	8007428 <_vfiprintf_r+0x1ac>
 80073c2:	9b03      	ldr	r3, [sp, #12]
 80073c4:	1d1a      	adds	r2, r3, #4
 80073c6:	681b      	ldr	r3, [r3, #0]
 80073c8:	9203      	str	r2, [sp, #12]
 80073ca:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 80073ce:	3402      	adds	r4, #2
 80073d0:	9305      	str	r3, [sp, #20]
 80073d2:	f8df a0d4 	ldr.w	sl, [pc, #212]	@ 80074a8 <_vfiprintf_r+0x22c>
 80073d6:	7821      	ldrb	r1, [r4, #0]
 80073d8:	2203      	movs	r2, #3
 80073da:	4650      	mov	r0, sl
 80073dc:	f7f8 fef8 	bl	80001d0 <memchr>
 80073e0:	b138      	cbz	r0, 80073f2 <_vfiprintf_r+0x176>
 80073e2:	9b04      	ldr	r3, [sp, #16]
 80073e4:	eba0 000a 	sub.w	r0, r0, sl
 80073e8:	2240      	movs	r2, #64	@ 0x40
 80073ea:	4082      	lsls	r2, r0
 80073ec:	4313      	orrs	r3, r2
 80073ee:	3401      	adds	r4, #1
 80073f0:	9304      	str	r3, [sp, #16]
 80073f2:	f814 1b01 	ldrb.w	r1, [r4], #1
 80073f6:	4829      	ldr	r0, [pc, #164]	@ (800749c <_vfiprintf_r+0x220>)
 80073f8:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 80073fc:	2206      	movs	r2, #6
 80073fe:	f7f8 fee7 	bl	80001d0 <memchr>
 8007402:	2800      	cmp	r0, #0
 8007404:	d03f      	beq.n	8007486 <_vfiprintf_r+0x20a>
 8007406:	4b26      	ldr	r3, [pc, #152]	@ (80074a0 <_vfiprintf_r+0x224>)
 8007408:	bb1b      	cbnz	r3, 8007452 <_vfiprintf_r+0x1d6>
 800740a:	9b03      	ldr	r3, [sp, #12]
 800740c:	3307      	adds	r3, #7
 800740e:	f023 0307 	bic.w	r3, r3, #7
 8007412:	3308      	adds	r3, #8
 8007414:	9303      	str	r3, [sp, #12]
 8007416:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8007418:	443b      	add	r3, r7
 800741a:	9309      	str	r3, [sp, #36]	@ 0x24
 800741c:	e76a      	b.n	80072f4 <_vfiprintf_r+0x78>
 800741e:	fb0c 3202 	mla	r2, ip, r2, r3
 8007422:	460c      	mov	r4, r1
 8007424:	2001      	movs	r0, #1
 8007426:	e7a8      	b.n	800737a <_vfiprintf_r+0xfe>
 8007428:	2300      	movs	r3, #0
 800742a:	3401      	adds	r4, #1
 800742c:	9305      	str	r3, [sp, #20]
 800742e:	4619      	mov	r1, r3
 8007430:	f04f 0c0a 	mov.w	ip, #10
 8007434:	4620      	mov	r0, r4
 8007436:	f810 2b01 	ldrb.w	r2, [r0], #1
 800743a:	3a30      	subs	r2, #48	@ 0x30
 800743c:	2a09      	cmp	r2, #9
 800743e:	d903      	bls.n	8007448 <_vfiprintf_r+0x1cc>
 8007440:	2b00      	cmp	r3, #0
 8007442:	d0c6      	beq.n	80073d2 <_vfiprintf_r+0x156>
 8007444:	9105      	str	r1, [sp, #20]
 8007446:	e7c4      	b.n	80073d2 <_vfiprintf_r+0x156>
 8007448:	fb0c 2101 	mla	r1, ip, r1, r2
 800744c:	4604      	mov	r4, r0
 800744e:	2301      	movs	r3, #1
 8007450:	e7f0      	b.n	8007434 <_vfiprintf_r+0x1b8>
 8007452:	ab03      	add	r3, sp, #12
 8007454:	9300      	str	r3, [sp, #0]
 8007456:	462a      	mov	r2, r5
 8007458:	4b12      	ldr	r3, [pc, #72]	@ (80074a4 <_vfiprintf_r+0x228>)
 800745a:	a904      	add	r1, sp, #16
 800745c:	4630      	mov	r0, r6
 800745e:	f3af 8000 	nop.w
 8007462:	4607      	mov	r7, r0
 8007464:	1c78      	adds	r0, r7, #1
 8007466:	d1d6      	bne.n	8007416 <_vfiprintf_r+0x19a>
 8007468:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 800746a:	07d9      	lsls	r1, r3, #31
 800746c:	d405      	bmi.n	800747a <_vfiprintf_r+0x1fe>
 800746e:	89ab      	ldrh	r3, [r5, #12]
 8007470:	059a      	lsls	r2, r3, #22
 8007472:	d402      	bmi.n	800747a <_vfiprintf_r+0x1fe>
 8007474:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 8007476:	f7ff fdcf 	bl	8007018 <__retarget_lock_release_recursive>
 800747a:	89ab      	ldrh	r3, [r5, #12]
 800747c:	065b      	lsls	r3, r3, #25
 800747e:	f53f af1f 	bmi.w	80072c0 <_vfiprintf_r+0x44>
 8007482:	9809      	ldr	r0, [sp, #36]	@ 0x24
 8007484:	e71e      	b.n	80072c4 <_vfiprintf_r+0x48>
 8007486:	ab03      	add	r3, sp, #12
 8007488:	9300      	str	r3, [sp, #0]
 800748a:	462a      	mov	r2, r5
 800748c:	4b05      	ldr	r3, [pc, #20]	@ (80074a4 <_vfiprintf_r+0x228>)
 800748e:	a904      	add	r1, sp, #16
 8007490:	4630      	mov	r0, r6
 8007492:	f000 f879 	bl	8007588 <_printf_i>
 8007496:	e7e4      	b.n	8007462 <_vfiprintf_r+0x1e6>
 8007498:	08007c60 	.word	0x08007c60
 800749c:	08007c6a 	.word	0x08007c6a
 80074a0:	00000000 	.word	0x00000000
 80074a4:	08007257 	.word	0x08007257
 80074a8:	08007c66 	.word	0x08007c66

080074ac <_printf_common>:
 80074ac:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80074b0:	4616      	mov	r6, r2
 80074b2:	4698      	mov	r8, r3
 80074b4:	688a      	ldr	r2, [r1, #8]
 80074b6:	690b      	ldr	r3, [r1, #16]
 80074b8:	f8dd 9020 	ldr.w	r9, [sp, #32]
 80074bc:	4293      	cmp	r3, r2
 80074be:	bfb8      	it	lt
 80074c0:	4613      	movlt	r3, r2
 80074c2:	6033      	str	r3, [r6, #0]
 80074c4:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 80074c8:	4607      	mov	r7, r0
 80074ca:	460c      	mov	r4, r1
 80074cc:	b10a      	cbz	r2, 80074d2 <_printf_common+0x26>
 80074ce:	3301      	adds	r3, #1
 80074d0:	6033      	str	r3, [r6, #0]
 80074d2:	6823      	ldr	r3, [r4, #0]
 80074d4:	0699      	lsls	r1, r3, #26
 80074d6:	bf42      	ittt	mi
 80074d8:	6833      	ldrmi	r3, [r6, #0]
 80074da:	3302      	addmi	r3, #2
 80074dc:	6033      	strmi	r3, [r6, #0]
 80074de:	6825      	ldr	r5, [r4, #0]
 80074e0:	f015 0506 	ands.w	r5, r5, #6
 80074e4:	d106      	bne.n	80074f4 <_printf_common+0x48>
 80074e6:	f104 0a19 	add.w	sl, r4, #25
 80074ea:	68e3      	ldr	r3, [r4, #12]
 80074ec:	6832      	ldr	r2, [r6, #0]
 80074ee:	1a9b      	subs	r3, r3, r2
 80074f0:	42ab      	cmp	r3, r5
 80074f2:	dc26      	bgt.n	8007542 <_printf_common+0x96>
 80074f4:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 80074f8:	6822      	ldr	r2, [r4, #0]
 80074fa:	3b00      	subs	r3, #0
 80074fc:	bf18      	it	ne
 80074fe:	2301      	movne	r3, #1
 8007500:	0692      	lsls	r2, r2, #26
 8007502:	d42b      	bmi.n	800755c <_printf_common+0xb0>
 8007504:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 8007508:	4641      	mov	r1, r8
 800750a:	4638      	mov	r0, r7
 800750c:	47c8      	blx	r9
 800750e:	3001      	adds	r0, #1
 8007510:	d01e      	beq.n	8007550 <_printf_common+0xa4>
 8007512:	6823      	ldr	r3, [r4, #0]
 8007514:	6922      	ldr	r2, [r4, #16]
 8007516:	f003 0306 	and.w	r3, r3, #6
 800751a:	2b04      	cmp	r3, #4
 800751c:	bf02      	ittt	eq
 800751e:	68e5      	ldreq	r5, [r4, #12]
 8007520:	6833      	ldreq	r3, [r6, #0]
 8007522:	1aed      	subeq	r5, r5, r3
 8007524:	68a3      	ldr	r3, [r4, #8]
 8007526:	bf0c      	ite	eq
 8007528:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 800752c:	2500      	movne	r5, #0
 800752e:	4293      	cmp	r3, r2
 8007530:	bfc4      	itt	gt
 8007532:	1a9b      	subgt	r3, r3, r2
 8007534:	18ed      	addgt	r5, r5, r3
 8007536:	2600      	movs	r6, #0
 8007538:	341a      	adds	r4, #26
 800753a:	42b5      	cmp	r5, r6
 800753c:	d11a      	bne.n	8007574 <_printf_common+0xc8>
 800753e:	2000      	movs	r0, #0
 8007540:	e008      	b.n	8007554 <_printf_common+0xa8>
 8007542:	2301      	movs	r3, #1
 8007544:	4652      	mov	r2, sl
 8007546:	4641      	mov	r1, r8
 8007548:	4638      	mov	r0, r7
 800754a:	47c8      	blx	r9
 800754c:	3001      	adds	r0, #1
 800754e:	d103      	bne.n	8007558 <_printf_common+0xac>
 8007550:	f04f 30ff 	mov.w	r0, #4294967295
 8007554:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8007558:	3501      	adds	r5, #1
 800755a:	e7c6      	b.n	80074ea <_printf_common+0x3e>
 800755c:	18e1      	adds	r1, r4, r3
 800755e:	1c5a      	adds	r2, r3, #1
 8007560:	2030      	movs	r0, #48	@ 0x30
 8007562:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 8007566:	4422      	add	r2, r4
 8007568:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 800756c:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 8007570:	3302      	adds	r3, #2
 8007572:	e7c7      	b.n	8007504 <_printf_common+0x58>
 8007574:	2301      	movs	r3, #1
 8007576:	4622      	mov	r2, r4
 8007578:	4641      	mov	r1, r8
 800757a:	4638      	mov	r0, r7
 800757c:	47c8      	blx	r9
 800757e:	3001      	adds	r0, #1
 8007580:	d0e6      	beq.n	8007550 <_printf_common+0xa4>
 8007582:	3601      	adds	r6, #1
 8007584:	e7d9      	b.n	800753a <_printf_common+0x8e>
	...

08007588 <_printf_i>:
 8007588:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 800758c:	7e0f      	ldrb	r7, [r1, #24]
 800758e:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 8007590:	2f78      	cmp	r7, #120	@ 0x78
 8007592:	4691      	mov	r9, r2
 8007594:	4680      	mov	r8, r0
 8007596:	460c      	mov	r4, r1
 8007598:	469a      	mov	sl, r3
 800759a:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 800759e:	d807      	bhi.n	80075b0 <_printf_i+0x28>
 80075a0:	2f62      	cmp	r7, #98	@ 0x62
 80075a2:	d80a      	bhi.n	80075ba <_printf_i+0x32>
 80075a4:	2f00      	cmp	r7, #0
 80075a6:	f000 80d1 	beq.w	800774c <_printf_i+0x1c4>
 80075aa:	2f58      	cmp	r7, #88	@ 0x58
 80075ac:	f000 80b8 	beq.w	8007720 <_printf_i+0x198>
 80075b0:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 80075b4:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 80075b8:	e03a      	b.n	8007630 <_printf_i+0xa8>
 80075ba:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 80075be:	2b15      	cmp	r3, #21
 80075c0:	d8f6      	bhi.n	80075b0 <_printf_i+0x28>
 80075c2:	a101      	add	r1, pc, #4	@ (adr r1, 80075c8 <_printf_i+0x40>)
 80075c4:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 80075c8:	08007621 	.word	0x08007621
 80075cc:	08007635 	.word	0x08007635
 80075d0:	080075b1 	.word	0x080075b1
 80075d4:	080075b1 	.word	0x080075b1
 80075d8:	080075b1 	.word	0x080075b1
 80075dc:	080075b1 	.word	0x080075b1
 80075e0:	08007635 	.word	0x08007635
 80075e4:	080075b1 	.word	0x080075b1
 80075e8:	080075b1 	.word	0x080075b1
 80075ec:	080075b1 	.word	0x080075b1
 80075f0:	080075b1 	.word	0x080075b1
 80075f4:	08007733 	.word	0x08007733
 80075f8:	0800765f 	.word	0x0800765f
 80075fc:	080076ed 	.word	0x080076ed
 8007600:	080075b1 	.word	0x080075b1
 8007604:	080075b1 	.word	0x080075b1
 8007608:	08007755 	.word	0x08007755
 800760c:	080075b1 	.word	0x080075b1
 8007610:	0800765f 	.word	0x0800765f
 8007614:	080075b1 	.word	0x080075b1
 8007618:	080075b1 	.word	0x080075b1
 800761c:	080076f5 	.word	0x080076f5
 8007620:	6833      	ldr	r3, [r6, #0]
 8007622:	1d1a      	adds	r2, r3, #4
 8007624:	681b      	ldr	r3, [r3, #0]
 8007626:	6032      	str	r2, [r6, #0]
 8007628:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 800762c:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 8007630:	2301      	movs	r3, #1
 8007632:	e09c      	b.n	800776e <_printf_i+0x1e6>
 8007634:	6833      	ldr	r3, [r6, #0]
 8007636:	6820      	ldr	r0, [r4, #0]
 8007638:	1d19      	adds	r1, r3, #4
 800763a:	6031      	str	r1, [r6, #0]
 800763c:	0606      	lsls	r6, r0, #24
 800763e:	d501      	bpl.n	8007644 <_printf_i+0xbc>
 8007640:	681d      	ldr	r5, [r3, #0]
 8007642:	e003      	b.n	800764c <_printf_i+0xc4>
 8007644:	0645      	lsls	r5, r0, #25
 8007646:	d5fb      	bpl.n	8007640 <_printf_i+0xb8>
 8007648:	f9b3 5000 	ldrsh.w	r5, [r3]
 800764c:	2d00      	cmp	r5, #0
 800764e:	da03      	bge.n	8007658 <_printf_i+0xd0>
 8007650:	232d      	movs	r3, #45	@ 0x2d
 8007652:	426d      	negs	r5, r5
 8007654:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8007658:	4858      	ldr	r0, [pc, #352]	@ (80077bc <_printf_i+0x234>)
 800765a:	230a      	movs	r3, #10
 800765c:	e011      	b.n	8007682 <_printf_i+0xfa>
 800765e:	6821      	ldr	r1, [r4, #0]
 8007660:	6833      	ldr	r3, [r6, #0]
 8007662:	0608      	lsls	r0, r1, #24
 8007664:	f853 5b04 	ldr.w	r5, [r3], #4
 8007668:	d402      	bmi.n	8007670 <_printf_i+0xe8>
 800766a:	0649      	lsls	r1, r1, #25
 800766c:	bf48      	it	mi
 800766e:	b2ad      	uxthmi	r5, r5
 8007670:	2f6f      	cmp	r7, #111	@ 0x6f
 8007672:	4852      	ldr	r0, [pc, #328]	@ (80077bc <_printf_i+0x234>)
 8007674:	6033      	str	r3, [r6, #0]
 8007676:	bf14      	ite	ne
 8007678:	230a      	movne	r3, #10
 800767a:	2308      	moveq	r3, #8
 800767c:	2100      	movs	r1, #0
 800767e:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 8007682:	6866      	ldr	r6, [r4, #4]
 8007684:	60a6      	str	r6, [r4, #8]
 8007686:	2e00      	cmp	r6, #0
 8007688:	db05      	blt.n	8007696 <_printf_i+0x10e>
 800768a:	6821      	ldr	r1, [r4, #0]
 800768c:	432e      	orrs	r6, r5
 800768e:	f021 0104 	bic.w	r1, r1, #4
 8007692:	6021      	str	r1, [r4, #0]
 8007694:	d04b      	beq.n	800772e <_printf_i+0x1a6>
 8007696:	4616      	mov	r6, r2
 8007698:	fbb5 f1f3 	udiv	r1, r5, r3
 800769c:	fb03 5711 	mls	r7, r3, r1, r5
 80076a0:	5dc7      	ldrb	r7, [r0, r7]
 80076a2:	f806 7d01 	strb.w	r7, [r6, #-1]!
 80076a6:	462f      	mov	r7, r5
 80076a8:	42bb      	cmp	r3, r7
 80076aa:	460d      	mov	r5, r1
 80076ac:	d9f4      	bls.n	8007698 <_printf_i+0x110>
 80076ae:	2b08      	cmp	r3, #8
 80076b0:	d10b      	bne.n	80076ca <_printf_i+0x142>
 80076b2:	6823      	ldr	r3, [r4, #0]
 80076b4:	07df      	lsls	r7, r3, #31
 80076b6:	d508      	bpl.n	80076ca <_printf_i+0x142>
 80076b8:	6923      	ldr	r3, [r4, #16]
 80076ba:	6861      	ldr	r1, [r4, #4]
 80076bc:	4299      	cmp	r1, r3
 80076be:	bfde      	ittt	le
 80076c0:	2330      	movle	r3, #48	@ 0x30
 80076c2:	f806 3c01 	strble.w	r3, [r6, #-1]
 80076c6:	f106 36ff 	addle.w	r6, r6, #4294967295
 80076ca:	1b92      	subs	r2, r2, r6
 80076cc:	6122      	str	r2, [r4, #16]
 80076ce:	f8cd a000 	str.w	sl, [sp]
 80076d2:	464b      	mov	r3, r9
 80076d4:	aa03      	add	r2, sp, #12
 80076d6:	4621      	mov	r1, r4
 80076d8:	4640      	mov	r0, r8
 80076da:	f7ff fee7 	bl	80074ac <_printf_common>
 80076de:	3001      	adds	r0, #1
 80076e0:	d14a      	bne.n	8007778 <_printf_i+0x1f0>
 80076e2:	f04f 30ff 	mov.w	r0, #4294967295
 80076e6:	b004      	add	sp, #16
 80076e8:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80076ec:	6823      	ldr	r3, [r4, #0]
 80076ee:	f043 0320 	orr.w	r3, r3, #32
 80076f2:	6023      	str	r3, [r4, #0]
 80076f4:	4832      	ldr	r0, [pc, #200]	@ (80077c0 <_printf_i+0x238>)
 80076f6:	2778      	movs	r7, #120	@ 0x78
 80076f8:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 80076fc:	6823      	ldr	r3, [r4, #0]
 80076fe:	6831      	ldr	r1, [r6, #0]
 8007700:	061f      	lsls	r7, r3, #24
 8007702:	f851 5b04 	ldr.w	r5, [r1], #4
 8007706:	d402      	bmi.n	800770e <_printf_i+0x186>
 8007708:	065f      	lsls	r7, r3, #25
 800770a:	bf48      	it	mi
 800770c:	b2ad      	uxthmi	r5, r5
 800770e:	6031      	str	r1, [r6, #0]
 8007710:	07d9      	lsls	r1, r3, #31
 8007712:	bf44      	itt	mi
 8007714:	f043 0320 	orrmi.w	r3, r3, #32
 8007718:	6023      	strmi	r3, [r4, #0]
 800771a:	b11d      	cbz	r5, 8007724 <_printf_i+0x19c>
 800771c:	2310      	movs	r3, #16
 800771e:	e7ad      	b.n	800767c <_printf_i+0xf4>
 8007720:	4826      	ldr	r0, [pc, #152]	@ (80077bc <_printf_i+0x234>)
 8007722:	e7e9      	b.n	80076f8 <_printf_i+0x170>
 8007724:	6823      	ldr	r3, [r4, #0]
 8007726:	f023 0320 	bic.w	r3, r3, #32
 800772a:	6023      	str	r3, [r4, #0]
 800772c:	e7f6      	b.n	800771c <_printf_i+0x194>
 800772e:	4616      	mov	r6, r2
 8007730:	e7bd      	b.n	80076ae <_printf_i+0x126>
 8007732:	6833      	ldr	r3, [r6, #0]
 8007734:	6825      	ldr	r5, [r4, #0]
 8007736:	6961      	ldr	r1, [r4, #20]
 8007738:	1d18      	adds	r0, r3, #4
 800773a:	6030      	str	r0, [r6, #0]
 800773c:	062e      	lsls	r6, r5, #24
 800773e:	681b      	ldr	r3, [r3, #0]
 8007740:	d501      	bpl.n	8007746 <_printf_i+0x1be>
 8007742:	6019      	str	r1, [r3, #0]
 8007744:	e002      	b.n	800774c <_printf_i+0x1c4>
 8007746:	0668      	lsls	r0, r5, #25
 8007748:	d5fb      	bpl.n	8007742 <_printf_i+0x1ba>
 800774a:	8019      	strh	r1, [r3, #0]
 800774c:	2300      	movs	r3, #0
 800774e:	6123      	str	r3, [r4, #16]
 8007750:	4616      	mov	r6, r2
 8007752:	e7bc      	b.n	80076ce <_printf_i+0x146>
 8007754:	6833      	ldr	r3, [r6, #0]
 8007756:	1d1a      	adds	r2, r3, #4
 8007758:	6032      	str	r2, [r6, #0]
 800775a:	681e      	ldr	r6, [r3, #0]
 800775c:	6862      	ldr	r2, [r4, #4]
 800775e:	2100      	movs	r1, #0
 8007760:	4630      	mov	r0, r6
 8007762:	f7f8 fd35 	bl	80001d0 <memchr>
 8007766:	b108      	cbz	r0, 800776c <_printf_i+0x1e4>
 8007768:	1b80      	subs	r0, r0, r6
 800776a:	6060      	str	r0, [r4, #4]
 800776c:	6863      	ldr	r3, [r4, #4]
 800776e:	6123      	str	r3, [r4, #16]
 8007770:	2300      	movs	r3, #0
 8007772:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8007776:	e7aa      	b.n	80076ce <_printf_i+0x146>
 8007778:	6923      	ldr	r3, [r4, #16]
 800777a:	4632      	mov	r2, r6
 800777c:	4649      	mov	r1, r9
 800777e:	4640      	mov	r0, r8
 8007780:	47d0      	blx	sl
 8007782:	3001      	adds	r0, #1
 8007784:	d0ad      	beq.n	80076e2 <_printf_i+0x15a>
 8007786:	6823      	ldr	r3, [r4, #0]
 8007788:	079b      	lsls	r3, r3, #30
 800778a:	d413      	bmi.n	80077b4 <_printf_i+0x22c>
 800778c:	68e0      	ldr	r0, [r4, #12]
 800778e:	9b03      	ldr	r3, [sp, #12]
 8007790:	4298      	cmp	r0, r3
 8007792:	bfb8      	it	lt
 8007794:	4618      	movlt	r0, r3
 8007796:	e7a6      	b.n	80076e6 <_printf_i+0x15e>
 8007798:	2301      	movs	r3, #1
 800779a:	4632      	mov	r2, r6
 800779c:	4649      	mov	r1, r9
 800779e:	4640      	mov	r0, r8
 80077a0:	47d0      	blx	sl
 80077a2:	3001      	adds	r0, #1
 80077a4:	d09d      	beq.n	80076e2 <_printf_i+0x15a>
 80077a6:	3501      	adds	r5, #1
 80077a8:	68e3      	ldr	r3, [r4, #12]
 80077aa:	9903      	ldr	r1, [sp, #12]
 80077ac:	1a5b      	subs	r3, r3, r1
 80077ae:	42ab      	cmp	r3, r5
 80077b0:	dcf2      	bgt.n	8007798 <_printf_i+0x210>
 80077b2:	e7eb      	b.n	800778c <_printf_i+0x204>
 80077b4:	2500      	movs	r5, #0
 80077b6:	f104 0619 	add.w	r6, r4, #25
 80077ba:	e7f5      	b.n	80077a8 <_printf_i+0x220>
 80077bc:	08007c71 	.word	0x08007c71
 80077c0:	08007c82 	.word	0x08007c82

080077c4 <__sflush_r>:
 80077c4:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 80077c8:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80077cc:	0716      	lsls	r6, r2, #28
 80077ce:	4605      	mov	r5, r0
 80077d0:	460c      	mov	r4, r1
 80077d2:	d454      	bmi.n	800787e <__sflush_r+0xba>
 80077d4:	684b      	ldr	r3, [r1, #4]
 80077d6:	2b00      	cmp	r3, #0
 80077d8:	dc02      	bgt.n	80077e0 <__sflush_r+0x1c>
 80077da:	6c0b      	ldr	r3, [r1, #64]	@ 0x40
 80077dc:	2b00      	cmp	r3, #0
 80077de:	dd48      	ble.n	8007872 <__sflush_r+0xae>
 80077e0:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 80077e2:	2e00      	cmp	r6, #0
 80077e4:	d045      	beq.n	8007872 <__sflush_r+0xae>
 80077e6:	2300      	movs	r3, #0
 80077e8:	f412 5280 	ands.w	r2, r2, #4096	@ 0x1000
 80077ec:	682f      	ldr	r7, [r5, #0]
 80077ee:	6a21      	ldr	r1, [r4, #32]
 80077f0:	602b      	str	r3, [r5, #0]
 80077f2:	d030      	beq.n	8007856 <__sflush_r+0x92>
 80077f4:	6d62      	ldr	r2, [r4, #84]	@ 0x54
 80077f6:	89a3      	ldrh	r3, [r4, #12]
 80077f8:	0759      	lsls	r1, r3, #29
 80077fa:	d505      	bpl.n	8007808 <__sflush_r+0x44>
 80077fc:	6863      	ldr	r3, [r4, #4]
 80077fe:	1ad2      	subs	r2, r2, r3
 8007800:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 8007802:	b10b      	cbz	r3, 8007808 <__sflush_r+0x44>
 8007804:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 8007806:	1ad2      	subs	r2, r2, r3
 8007808:	2300      	movs	r3, #0
 800780a:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 800780c:	6a21      	ldr	r1, [r4, #32]
 800780e:	4628      	mov	r0, r5
 8007810:	47b0      	blx	r6
 8007812:	1c43      	adds	r3, r0, #1
 8007814:	89a3      	ldrh	r3, [r4, #12]
 8007816:	d106      	bne.n	8007826 <__sflush_r+0x62>
 8007818:	6829      	ldr	r1, [r5, #0]
 800781a:	291d      	cmp	r1, #29
 800781c:	d82b      	bhi.n	8007876 <__sflush_r+0xb2>
 800781e:	4a2a      	ldr	r2, [pc, #168]	@ (80078c8 <__sflush_r+0x104>)
 8007820:	40ca      	lsrs	r2, r1
 8007822:	07d6      	lsls	r6, r2, #31
 8007824:	d527      	bpl.n	8007876 <__sflush_r+0xb2>
 8007826:	2200      	movs	r2, #0
 8007828:	6062      	str	r2, [r4, #4]
 800782a:	04d9      	lsls	r1, r3, #19
 800782c:	6922      	ldr	r2, [r4, #16]
 800782e:	6022      	str	r2, [r4, #0]
 8007830:	d504      	bpl.n	800783c <__sflush_r+0x78>
 8007832:	1c42      	adds	r2, r0, #1
 8007834:	d101      	bne.n	800783a <__sflush_r+0x76>
 8007836:	682b      	ldr	r3, [r5, #0]
 8007838:	b903      	cbnz	r3, 800783c <__sflush_r+0x78>
 800783a:	6560      	str	r0, [r4, #84]	@ 0x54
 800783c:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 800783e:	602f      	str	r7, [r5, #0]
 8007840:	b1b9      	cbz	r1, 8007872 <__sflush_r+0xae>
 8007842:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 8007846:	4299      	cmp	r1, r3
 8007848:	d002      	beq.n	8007850 <__sflush_r+0x8c>
 800784a:	4628      	mov	r0, r5
 800784c:	f7ff fbf4 	bl	8007038 <_free_r>
 8007850:	2300      	movs	r3, #0
 8007852:	6363      	str	r3, [r4, #52]	@ 0x34
 8007854:	e00d      	b.n	8007872 <__sflush_r+0xae>
 8007856:	2301      	movs	r3, #1
 8007858:	4628      	mov	r0, r5
 800785a:	47b0      	blx	r6
 800785c:	4602      	mov	r2, r0
 800785e:	1c50      	adds	r0, r2, #1
 8007860:	d1c9      	bne.n	80077f6 <__sflush_r+0x32>
 8007862:	682b      	ldr	r3, [r5, #0]
 8007864:	2b00      	cmp	r3, #0
 8007866:	d0c6      	beq.n	80077f6 <__sflush_r+0x32>
 8007868:	2b1d      	cmp	r3, #29
 800786a:	d001      	beq.n	8007870 <__sflush_r+0xac>
 800786c:	2b16      	cmp	r3, #22
 800786e:	d11e      	bne.n	80078ae <__sflush_r+0xea>
 8007870:	602f      	str	r7, [r5, #0]
 8007872:	2000      	movs	r0, #0
 8007874:	e022      	b.n	80078bc <__sflush_r+0xf8>
 8007876:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800787a:	b21b      	sxth	r3, r3
 800787c:	e01b      	b.n	80078b6 <__sflush_r+0xf2>
 800787e:	690f      	ldr	r7, [r1, #16]
 8007880:	2f00      	cmp	r7, #0
 8007882:	d0f6      	beq.n	8007872 <__sflush_r+0xae>
 8007884:	0793      	lsls	r3, r2, #30
 8007886:	680e      	ldr	r6, [r1, #0]
 8007888:	bf08      	it	eq
 800788a:	694b      	ldreq	r3, [r1, #20]
 800788c:	600f      	str	r7, [r1, #0]
 800788e:	bf18      	it	ne
 8007890:	2300      	movne	r3, #0
 8007892:	eba6 0807 	sub.w	r8, r6, r7
 8007896:	608b      	str	r3, [r1, #8]
 8007898:	f1b8 0f00 	cmp.w	r8, #0
 800789c:	dde9      	ble.n	8007872 <__sflush_r+0xae>
 800789e:	6a21      	ldr	r1, [r4, #32]
 80078a0:	6aa6      	ldr	r6, [r4, #40]	@ 0x28
 80078a2:	4643      	mov	r3, r8
 80078a4:	463a      	mov	r2, r7
 80078a6:	4628      	mov	r0, r5
 80078a8:	47b0      	blx	r6
 80078aa:	2800      	cmp	r0, #0
 80078ac:	dc08      	bgt.n	80078c0 <__sflush_r+0xfc>
 80078ae:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80078b2:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 80078b6:	81a3      	strh	r3, [r4, #12]
 80078b8:	f04f 30ff 	mov.w	r0, #4294967295
 80078bc:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80078c0:	4407      	add	r7, r0
 80078c2:	eba8 0800 	sub.w	r8, r8, r0
 80078c6:	e7e7      	b.n	8007898 <__sflush_r+0xd4>
 80078c8:	20400001 	.word	0x20400001

080078cc <_fflush_r>:
 80078cc:	b538      	push	{r3, r4, r5, lr}
 80078ce:	690b      	ldr	r3, [r1, #16]
 80078d0:	4605      	mov	r5, r0
 80078d2:	460c      	mov	r4, r1
 80078d4:	b913      	cbnz	r3, 80078dc <_fflush_r+0x10>
 80078d6:	2500      	movs	r5, #0
 80078d8:	4628      	mov	r0, r5
 80078da:	bd38      	pop	{r3, r4, r5, pc}
 80078dc:	b118      	cbz	r0, 80078e6 <_fflush_r+0x1a>
 80078de:	6a03      	ldr	r3, [r0, #32]
 80078e0:	b90b      	cbnz	r3, 80078e6 <_fflush_r+0x1a>
 80078e2:	f7ff fa35 	bl	8006d50 <__sinit>
 80078e6:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80078ea:	2b00      	cmp	r3, #0
 80078ec:	d0f3      	beq.n	80078d6 <_fflush_r+0xa>
 80078ee:	6e62      	ldr	r2, [r4, #100]	@ 0x64
 80078f0:	07d0      	lsls	r0, r2, #31
 80078f2:	d404      	bmi.n	80078fe <_fflush_r+0x32>
 80078f4:	0599      	lsls	r1, r3, #22
 80078f6:	d402      	bmi.n	80078fe <_fflush_r+0x32>
 80078f8:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 80078fa:	f7ff fb8c 	bl	8007016 <__retarget_lock_acquire_recursive>
 80078fe:	4628      	mov	r0, r5
 8007900:	4621      	mov	r1, r4
 8007902:	f7ff ff5f 	bl	80077c4 <__sflush_r>
 8007906:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 8007908:	07da      	lsls	r2, r3, #31
 800790a:	4605      	mov	r5, r0
 800790c:	d4e4      	bmi.n	80078d8 <_fflush_r+0xc>
 800790e:	89a3      	ldrh	r3, [r4, #12]
 8007910:	059b      	lsls	r3, r3, #22
 8007912:	d4e1      	bmi.n	80078d8 <_fflush_r+0xc>
 8007914:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8007916:	f7ff fb7f 	bl	8007018 <__retarget_lock_release_recursive>
 800791a:	e7dd      	b.n	80078d8 <_fflush_r+0xc>

0800791c <__swbuf_r>:
 800791c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800791e:	460e      	mov	r6, r1
 8007920:	4614      	mov	r4, r2
 8007922:	4605      	mov	r5, r0
 8007924:	b118      	cbz	r0, 800792e <__swbuf_r+0x12>
 8007926:	6a03      	ldr	r3, [r0, #32]
 8007928:	b90b      	cbnz	r3, 800792e <__swbuf_r+0x12>
 800792a:	f7ff fa11 	bl	8006d50 <__sinit>
 800792e:	69a3      	ldr	r3, [r4, #24]
 8007930:	60a3      	str	r3, [r4, #8]
 8007932:	89a3      	ldrh	r3, [r4, #12]
 8007934:	071a      	lsls	r2, r3, #28
 8007936:	d501      	bpl.n	800793c <__swbuf_r+0x20>
 8007938:	6923      	ldr	r3, [r4, #16]
 800793a:	b943      	cbnz	r3, 800794e <__swbuf_r+0x32>
 800793c:	4621      	mov	r1, r4
 800793e:	4628      	mov	r0, r5
 8007940:	f000 f82a 	bl	8007998 <__swsetup_r>
 8007944:	b118      	cbz	r0, 800794e <__swbuf_r+0x32>
 8007946:	f04f 37ff 	mov.w	r7, #4294967295
 800794a:	4638      	mov	r0, r7
 800794c:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800794e:	6823      	ldr	r3, [r4, #0]
 8007950:	6922      	ldr	r2, [r4, #16]
 8007952:	1a98      	subs	r0, r3, r2
 8007954:	6963      	ldr	r3, [r4, #20]
 8007956:	b2f6      	uxtb	r6, r6
 8007958:	4283      	cmp	r3, r0
 800795a:	4637      	mov	r7, r6
 800795c:	dc05      	bgt.n	800796a <__swbuf_r+0x4e>
 800795e:	4621      	mov	r1, r4
 8007960:	4628      	mov	r0, r5
 8007962:	f7ff ffb3 	bl	80078cc <_fflush_r>
 8007966:	2800      	cmp	r0, #0
 8007968:	d1ed      	bne.n	8007946 <__swbuf_r+0x2a>
 800796a:	68a3      	ldr	r3, [r4, #8]
 800796c:	3b01      	subs	r3, #1
 800796e:	60a3      	str	r3, [r4, #8]
 8007970:	6823      	ldr	r3, [r4, #0]
 8007972:	1c5a      	adds	r2, r3, #1
 8007974:	6022      	str	r2, [r4, #0]
 8007976:	701e      	strb	r6, [r3, #0]
 8007978:	6962      	ldr	r2, [r4, #20]
 800797a:	1c43      	adds	r3, r0, #1
 800797c:	429a      	cmp	r2, r3
 800797e:	d004      	beq.n	800798a <__swbuf_r+0x6e>
 8007980:	89a3      	ldrh	r3, [r4, #12]
 8007982:	07db      	lsls	r3, r3, #31
 8007984:	d5e1      	bpl.n	800794a <__swbuf_r+0x2e>
 8007986:	2e0a      	cmp	r6, #10
 8007988:	d1df      	bne.n	800794a <__swbuf_r+0x2e>
 800798a:	4621      	mov	r1, r4
 800798c:	4628      	mov	r0, r5
 800798e:	f7ff ff9d 	bl	80078cc <_fflush_r>
 8007992:	2800      	cmp	r0, #0
 8007994:	d0d9      	beq.n	800794a <__swbuf_r+0x2e>
 8007996:	e7d6      	b.n	8007946 <__swbuf_r+0x2a>

08007998 <__swsetup_r>:
 8007998:	b538      	push	{r3, r4, r5, lr}
 800799a:	4b29      	ldr	r3, [pc, #164]	@ (8007a40 <__swsetup_r+0xa8>)
 800799c:	4605      	mov	r5, r0
 800799e:	6818      	ldr	r0, [r3, #0]
 80079a0:	460c      	mov	r4, r1
 80079a2:	b118      	cbz	r0, 80079ac <__swsetup_r+0x14>
 80079a4:	6a03      	ldr	r3, [r0, #32]
 80079a6:	b90b      	cbnz	r3, 80079ac <__swsetup_r+0x14>
 80079a8:	f7ff f9d2 	bl	8006d50 <__sinit>
 80079ac:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80079b0:	0719      	lsls	r1, r3, #28
 80079b2:	d422      	bmi.n	80079fa <__swsetup_r+0x62>
 80079b4:	06da      	lsls	r2, r3, #27
 80079b6:	d407      	bmi.n	80079c8 <__swsetup_r+0x30>
 80079b8:	2209      	movs	r2, #9
 80079ba:	602a      	str	r2, [r5, #0]
 80079bc:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 80079c0:	81a3      	strh	r3, [r4, #12]
 80079c2:	f04f 30ff 	mov.w	r0, #4294967295
 80079c6:	e033      	b.n	8007a30 <__swsetup_r+0x98>
 80079c8:	0758      	lsls	r0, r3, #29
 80079ca:	d512      	bpl.n	80079f2 <__swsetup_r+0x5a>
 80079cc:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 80079ce:	b141      	cbz	r1, 80079e2 <__swsetup_r+0x4a>
 80079d0:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 80079d4:	4299      	cmp	r1, r3
 80079d6:	d002      	beq.n	80079de <__swsetup_r+0x46>
 80079d8:	4628      	mov	r0, r5
 80079da:	f7ff fb2d 	bl	8007038 <_free_r>
 80079de:	2300      	movs	r3, #0
 80079e0:	6363      	str	r3, [r4, #52]	@ 0x34
 80079e2:	89a3      	ldrh	r3, [r4, #12]
 80079e4:	f023 0324 	bic.w	r3, r3, #36	@ 0x24
 80079e8:	81a3      	strh	r3, [r4, #12]
 80079ea:	2300      	movs	r3, #0
 80079ec:	6063      	str	r3, [r4, #4]
 80079ee:	6923      	ldr	r3, [r4, #16]
 80079f0:	6023      	str	r3, [r4, #0]
 80079f2:	89a3      	ldrh	r3, [r4, #12]
 80079f4:	f043 0308 	orr.w	r3, r3, #8
 80079f8:	81a3      	strh	r3, [r4, #12]
 80079fa:	6923      	ldr	r3, [r4, #16]
 80079fc:	b94b      	cbnz	r3, 8007a12 <__swsetup_r+0x7a>
 80079fe:	89a3      	ldrh	r3, [r4, #12]
 8007a00:	f403 7320 	and.w	r3, r3, #640	@ 0x280
 8007a04:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8007a08:	d003      	beq.n	8007a12 <__swsetup_r+0x7a>
 8007a0a:	4621      	mov	r1, r4
 8007a0c:	4628      	mov	r0, r5
 8007a0e:	f000 f84f 	bl	8007ab0 <__smakebuf_r>
 8007a12:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8007a16:	f013 0201 	ands.w	r2, r3, #1
 8007a1a:	d00a      	beq.n	8007a32 <__swsetup_r+0x9a>
 8007a1c:	2200      	movs	r2, #0
 8007a1e:	60a2      	str	r2, [r4, #8]
 8007a20:	6962      	ldr	r2, [r4, #20]
 8007a22:	4252      	negs	r2, r2
 8007a24:	61a2      	str	r2, [r4, #24]
 8007a26:	6922      	ldr	r2, [r4, #16]
 8007a28:	b942      	cbnz	r2, 8007a3c <__swsetup_r+0xa4>
 8007a2a:	f013 0080 	ands.w	r0, r3, #128	@ 0x80
 8007a2e:	d1c5      	bne.n	80079bc <__swsetup_r+0x24>
 8007a30:	bd38      	pop	{r3, r4, r5, pc}
 8007a32:	0799      	lsls	r1, r3, #30
 8007a34:	bf58      	it	pl
 8007a36:	6962      	ldrpl	r2, [r4, #20]
 8007a38:	60a2      	str	r2, [r4, #8]
 8007a3a:	e7f4      	b.n	8007a26 <__swsetup_r+0x8e>
 8007a3c:	2000      	movs	r0, #0
 8007a3e:	e7f7      	b.n	8007a30 <__swsetup_r+0x98>
 8007a40:	2000001c 	.word	0x2000001c

08007a44 <_sbrk_r>:
 8007a44:	b538      	push	{r3, r4, r5, lr}
 8007a46:	4d06      	ldr	r5, [pc, #24]	@ (8007a60 <_sbrk_r+0x1c>)
 8007a48:	2300      	movs	r3, #0
 8007a4a:	4604      	mov	r4, r0
 8007a4c:	4608      	mov	r0, r1
 8007a4e:	602b      	str	r3, [r5, #0]
 8007a50:	f7f9 f916 	bl	8000c80 <_sbrk>
 8007a54:	1c43      	adds	r3, r0, #1
 8007a56:	d102      	bne.n	8007a5e <_sbrk_r+0x1a>
 8007a58:	682b      	ldr	r3, [r5, #0]
 8007a5a:	b103      	cbz	r3, 8007a5e <_sbrk_r+0x1a>
 8007a5c:	6023      	str	r3, [r4, #0]
 8007a5e:	bd38      	pop	{r3, r4, r5, pc}
 8007a60:	20004ce0 	.word	0x20004ce0

08007a64 <__swhatbuf_r>:
 8007a64:	b570      	push	{r4, r5, r6, lr}
 8007a66:	460c      	mov	r4, r1
 8007a68:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8007a6c:	2900      	cmp	r1, #0
 8007a6e:	b096      	sub	sp, #88	@ 0x58
 8007a70:	4615      	mov	r5, r2
 8007a72:	461e      	mov	r6, r3
 8007a74:	da0d      	bge.n	8007a92 <__swhatbuf_r+0x2e>
 8007a76:	89a3      	ldrh	r3, [r4, #12]
 8007a78:	f013 0f80 	tst.w	r3, #128	@ 0x80
 8007a7c:	f04f 0100 	mov.w	r1, #0
 8007a80:	bf14      	ite	ne
 8007a82:	2340      	movne	r3, #64	@ 0x40
 8007a84:	f44f 6380 	moveq.w	r3, #1024	@ 0x400
 8007a88:	2000      	movs	r0, #0
 8007a8a:	6031      	str	r1, [r6, #0]
 8007a8c:	602b      	str	r3, [r5, #0]
 8007a8e:	b016      	add	sp, #88	@ 0x58
 8007a90:	bd70      	pop	{r4, r5, r6, pc}
 8007a92:	466a      	mov	r2, sp
 8007a94:	f000 f848 	bl	8007b28 <_fstat_r>
 8007a98:	2800      	cmp	r0, #0
 8007a9a:	dbec      	blt.n	8007a76 <__swhatbuf_r+0x12>
 8007a9c:	9901      	ldr	r1, [sp, #4]
 8007a9e:	f401 4170 	and.w	r1, r1, #61440	@ 0xf000
 8007aa2:	f5a1 5300 	sub.w	r3, r1, #8192	@ 0x2000
 8007aa6:	4259      	negs	r1, r3
 8007aa8:	4159      	adcs	r1, r3
 8007aaa:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8007aae:	e7eb      	b.n	8007a88 <__swhatbuf_r+0x24>

08007ab0 <__smakebuf_r>:
 8007ab0:	898b      	ldrh	r3, [r1, #12]
 8007ab2:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8007ab4:	079d      	lsls	r5, r3, #30
 8007ab6:	4606      	mov	r6, r0
 8007ab8:	460c      	mov	r4, r1
 8007aba:	d507      	bpl.n	8007acc <__smakebuf_r+0x1c>
 8007abc:	f104 0347 	add.w	r3, r4, #71	@ 0x47
 8007ac0:	6023      	str	r3, [r4, #0]
 8007ac2:	6123      	str	r3, [r4, #16]
 8007ac4:	2301      	movs	r3, #1
 8007ac6:	6163      	str	r3, [r4, #20]
 8007ac8:	b003      	add	sp, #12
 8007aca:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8007acc:	ab01      	add	r3, sp, #4
 8007ace:	466a      	mov	r2, sp
 8007ad0:	f7ff ffc8 	bl	8007a64 <__swhatbuf_r>
 8007ad4:	9f00      	ldr	r7, [sp, #0]
 8007ad6:	4605      	mov	r5, r0
 8007ad8:	4639      	mov	r1, r7
 8007ada:	4630      	mov	r0, r6
 8007adc:	f7ff fb18 	bl	8007110 <_malloc_r>
 8007ae0:	b948      	cbnz	r0, 8007af6 <__smakebuf_r+0x46>
 8007ae2:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8007ae6:	059a      	lsls	r2, r3, #22
 8007ae8:	d4ee      	bmi.n	8007ac8 <__smakebuf_r+0x18>
 8007aea:	f023 0303 	bic.w	r3, r3, #3
 8007aee:	f043 0302 	orr.w	r3, r3, #2
 8007af2:	81a3      	strh	r3, [r4, #12]
 8007af4:	e7e2      	b.n	8007abc <__smakebuf_r+0xc>
 8007af6:	89a3      	ldrh	r3, [r4, #12]
 8007af8:	6020      	str	r0, [r4, #0]
 8007afa:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8007afe:	81a3      	strh	r3, [r4, #12]
 8007b00:	9b01      	ldr	r3, [sp, #4]
 8007b02:	e9c4 0704 	strd	r0, r7, [r4, #16]
 8007b06:	b15b      	cbz	r3, 8007b20 <__smakebuf_r+0x70>
 8007b08:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8007b0c:	4630      	mov	r0, r6
 8007b0e:	f000 f81d 	bl	8007b4c <_isatty_r>
 8007b12:	b128      	cbz	r0, 8007b20 <__smakebuf_r+0x70>
 8007b14:	89a3      	ldrh	r3, [r4, #12]
 8007b16:	f023 0303 	bic.w	r3, r3, #3
 8007b1a:	f043 0301 	orr.w	r3, r3, #1
 8007b1e:	81a3      	strh	r3, [r4, #12]
 8007b20:	89a3      	ldrh	r3, [r4, #12]
 8007b22:	431d      	orrs	r5, r3
 8007b24:	81a5      	strh	r5, [r4, #12]
 8007b26:	e7cf      	b.n	8007ac8 <__smakebuf_r+0x18>

08007b28 <_fstat_r>:
 8007b28:	b538      	push	{r3, r4, r5, lr}
 8007b2a:	4d07      	ldr	r5, [pc, #28]	@ (8007b48 <_fstat_r+0x20>)
 8007b2c:	2300      	movs	r3, #0
 8007b2e:	4604      	mov	r4, r0
 8007b30:	4608      	mov	r0, r1
 8007b32:	4611      	mov	r1, r2
 8007b34:	602b      	str	r3, [r5, #0]
 8007b36:	f7f9 f87a 	bl	8000c2e <_fstat>
 8007b3a:	1c43      	adds	r3, r0, #1
 8007b3c:	d102      	bne.n	8007b44 <_fstat_r+0x1c>
 8007b3e:	682b      	ldr	r3, [r5, #0]
 8007b40:	b103      	cbz	r3, 8007b44 <_fstat_r+0x1c>
 8007b42:	6023      	str	r3, [r4, #0]
 8007b44:	bd38      	pop	{r3, r4, r5, pc}
 8007b46:	bf00      	nop
 8007b48:	20004ce0 	.word	0x20004ce0

08007b4c <_isatty_r>:
 8007b4c:	b538      	push	{r3, r4, r5, lr}
 8007b4e:	4d06      	ldr	r5, [pc, #24]	@ (8007b68 <_isatty_r+0x1c>)
 8007b50:	2300      	movs	r3, #0
 8007b52:	4604      	mov	r4, r0
 8007b54:	4608      	mov	r0, r1
 8007b56:	602b      	str	r3, [r5, #0]
 8007b58:	f7f9 f879 	bl	8000c4e <_isatty>
 8007b5c:	1c43      	adds	r3, r0, #1
 8007b5e:	d102      	bne.n	8007b66 <_isatty_r+0x1a>
 8007b60:	682b      	ldr	r3, [r5, #0]
 8007b62:	b103      	cbz	r3, 8007b66 <_isatty_r+0x1a>
 8007b64:	6023      	str	r3, [r4, #0]
 8007b66:	bd38      	pop	{r3, r4, r5, pc}
 8007b68:	20004ce0 	.word	0x20004ce0

08007b6c <_init>:
 8007b6c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8007b6e:	bf00      	nop
 8007b70:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8007b72:	bc08      	pop	{r3}
 8007b74:	469e      	mov	lr, r3
 8007b76:	4770      	bx	lr

08007b78 <_fini>:
 8007b78:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8007b7a:	bf00      	nop
 8007b7c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8007b7e:	bc08      	pop	{r3}
 8007b80:	469e      	mov	lr, r3
 8007b82:	4770      	bx	lr
