---
outline: 2
---

# Extensor de Sinal <Badge type="info" text="GENERIC_SIGNAL_EXTENDER.vhd"/>

::: danger TO DO

Diagrama de portas

:::

[View source code](https://github.com/pfeinsper/24a-CTI-RISCV/blob/main/src/GENERIC_SIGNAL_EXTENDER.vhd).

## Generic Map

::: danger TO DO

Work in progress.

:::

## Port Map

::: danger TO DO

Work in progress.

:::

## RTL Diagram

<img src="/images/referencia/componentes/generic_signal_extender_netlist.svg" alt="Diagrama de RTL do extensor de sinal" style="width: 100%; background-color: white;">

## Test Cases

`test_GENERIC_SIGNAL_EXTENDER.py`.
[View source code](https://github.com/pfeinsper/24a-CTI-RISCV/blob/main/test/test_GENERIC_SIGNAL_EXTENDER.py).

::: danger TO DO

Work in progress.

:::
