/* Verilog module instantiation template generated by SCUBA Diamond (64-bit) 3.12.0.240.2 */
/* Module Version: 5.7 */
/* Thu Nov 11 11:03:35 2021 */

/* parameterized module instance */
pll_ip __ (.CLKI( ), .CLKOP( ), .CLKOS( ), .LOCK( ));
