// ==============================================================
// Generated by Vitis HLS v2023.2
// Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
// Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
// ==============================================================

`timescale 1 ns / 1 ps 

module CNN_CNN_Pipeline_VITIS_LOOP_119_1_loop_for_ap_4 (
        ap_clk,
        ap_rst,
        ap_start,
        ap_done,
        ap_idle,
        ap_ready,
        Weights_address0,
        Weights_ce0,
        Weights_q0,
        Weights_address1,
        Weights_ce1,
        Weights_q1,
        OutPadConv4_address0,
        OutPadConv4_ce0,
        OutPadConv4_q0,
        OutPadConv4_address1,
        OutPadConv4_ce1,
        OutPadConv4_q1,
        OutConv4_address0,
        OutConv4_ce0,
        OutConv4_we0,
        OutConv4_d0
);

parameter    ap_ST_fsm_pp0_stage0 = 21'd1;
parameter    ap_ST_fsm_pp0_stage1 = 21'd2;
parameter    ap_ST_fsm_pp0_stage2 = 21'd4;
parameter    ap_ST_fsm_pp0_stage3 = 21'd8;
parameter    ap_ST_fsm_pp0_stage4 = 21'd16;
parameter    ap_ST_fsm_pp0_stage5 = 21'd32;
parameter    ap_ST_fsm_pp0_stage6 = 21'd64;
parameter    ap_ST_fsm_pp0_stage7 = 21'd128;
parameter    ap_ST_fsm_pp0_stage8 = 21'd256;
parameter    ap_ST_fsm_pp0_stage9 = 21'd512;
parameter    ap_ST_fsm_pp0_stage10 = 21'd1024;
parameter    ap_ST_fsm_pp0_stage11 = 21'd2048;
parameter    ap_ST_fsm_pp0_stage12 = 21'd4096;
parameter    ap_ST_fsm_pp0_stage13 = 21'd8192;
parameter    ap_ST_fsm_pp0_stage14 = 21'd16384;
parameter    ap_ST_fsm_pp0_stage15 = 21'd32768;
parameter    ap_ST_fsm_pp0_stage16 = 21'd65536;
parameter    ap_ST_fsm_pp0_stage17 = 21'd131072;
parameter    ap_ST_fsm_pp0_stage18 = 21'd262144;
parameter    ap_ST_fsm_pp0_stage19 = 21'd524288;
parameter    ap_ST_fsm_pp0_stage20 = 21'd1048576;

input   ap_clk;
input   ap_rst;
input   ap_start;
output   ap_done;
output   ap_idle;
output   ap_ready;
output  [13:0] Weights_address0;
output   Weights_ce0;
input  [15:0] Weights_q0;
output  [13:0] Weights_address1;
output   Weights_ce1;
input  [15:0] Weights_q1;
output  [9:0] OutPadConv4_address0;
output   OutPadConv4_ce0;
input  [15:0] OutPadConv4_q0;
output  [9:0] OutPadConv4_address1;
output   OutPadConv4_ce1;
input  [15:0] OutPadConv4_q1;
output  [10:0] OutConv4_address0;
output   OutConv4_ce0;
output   OutConv4_we0;
output  [15:0] OutConv4_d0;

reg ap_idle;
reg[13:0] Weights_address0;
reg Weights_ce0;
reg[13:0] Weights_address1;
reg Weights_ce1;
reg[9:0] OutPadConv4_address0;
reg OutPadConv4_ce0;
reg[9:0] OutPadConv4_address1;
reg OutPadConv4_ce1;
reg OutConv4_ce0;
reg OutConv4_we0;

(* fsm_encoding = "none" *) reg   [20:0] ap_CS_fsm;
wire    ap_CS_fsm_pp0_stage0;
reg    ap_enable_reg_pp0_iter0;
reg    ap_enable_reg_pp0_iter1;
reg    ap_enable_reg_pp0_iter2;
reg    ap_idle_pp0;
wire    ap_CS_fsm_pp0_stage20;
wire    ap_block_pp0_stage20_subdone;
reg   [0:0] icmp_ln119_reg_3377;
reg    ap_condition_exit_pp0_iter0_stage20;
wire    ap_loop_exit_ready;
reg    ap_ready_int;
reg  signed [15:0] reg_925;
wire    ap_CS_fsm_pp0_stage1;
wire    ap_block_pp0_stage1_11001;
wire    ap_CS_fsm_pp0_stage2;
wire    ap_block_pp0_stage2_11001;
wire    ap_CS_fsm_pp0_stage3;
wire    ap_block_pp0_stage3_11001;
wire    ap_CS_fsm_pp0_stage5;
wire    ap_block_pp0_stage5_11001;
wire    ap_CS_fsm_pp0_stage9;
wire    ap_block_pp0_stage9_11001;
reg  signed [15:0] reg_929;
wire    ap_CS_fsm_pp0_stage4;
wire    ap_block_pp0_stage4_11001;
wire    ap_CS_fsm_pp0_stage7;
wire    ap_block_pp0_stage7_11001;
reg  signed [15:0] reg_934;
wire    ap_CS_fsm_pp0_stage11;
wire    ap_block_pp0_stage11_11001;
reg  signed [15:0] reg_939;
wire    ap_CS_fsm_pp0_stage6;
wire    ap_block_pp0_stage6_11001;
reg  signed [15:0] reg_944;
reg  signed [15:0] reg_949;
wire    ap_CS_fsm_pp0_stage8;
wire    ap_block_pp0_stage8_11001;
reg  signed [15:0] reg_954;
wire    ap_CS_fsm_pp0_stage13;
wire    ap_block_pp0_stage13_11001;
reg  signed [15:0] reg_959;
wire    ap_CS_fsm_pp0_stage10;
wire    ap_block_pp0_stage10_11001;
reg  signed [15:0] reg_964;
reg  signed [15:0] reg_969;
wire    ap_CS_fsm_pp0_stage12;
wire    ap_block_pp0_stage12_11001;
reg  signed [15:0] reg_974;
reg  signed [15:0] reg_979;
wire    ap_CS_fsm_pp0_stage14;
wire    ap_block_pp0_stage14_11001;
reg  signed [15:0] reg_984;
reg  signed [15:0] reg_989;
wire    ap_CS_fsm_pp0_stage16;
wire    ap_block_pp0_stage16_11001;
wire   [0:0] icmp_ln119_fu_1012_p2;
wire    ap_block_pp0_stage0_11001;
reg   [0:0] icmp_ln119_reg_3377_pp0_iter1_reg;
reg   [4:0] n_load_reg_3381;
wire   [0:0] icmp_ln121_fu_1030_p2;
reg   [0:0] icmp_ln121_reg_3386;
wire   [6:0] select_ln119_fu_1036_p3;
reg   [6:0] select_ln119_reg_3391;
wire   [4:0] add_ln119_1_fu_1044_p2;
reg   [4:0] add_ln119_1_reg_3402;
wire   [4:0] select_ln119_1_fu_1076_p3;
reg   [4:0] select_ln119_1_reg_3417;
wire   [3:0] empty_fu_1081_p1;
reg   [3:0] empty_reg_3422;
wire   [9:0] empty_162_fu_1109_p2;
reg   [9:0] empty_162_reg_3428;
wire   [10:0] p_cast109_fu_1115_p1;
reg   [10:0] p_cast109_reg_3434;
wire   [7:0] zext_ln121_4_fu_1166_p1;
reg   [7:0] zext_ln121_4_reg_3494;
reg   [15:0] tmp_s_reg_3521;
wire  signed [7:0] add_ln127_28_fu_1410_p2;
reg  signed [7:0] add_ln127_28_reg_3636;
wire   [8:0] zext_ln121_3_fu_1495_p1;
reg   [8:0] zext_ln121_3_reg_3686;
reg  signed [15:0] OutPadConv4_load_15_reg_3759;
reg  signed [15:0] OutPadConv4_load_17_reg_3799;
reg  signed [15:0] Weights_load_106_reg_3829;
reg  signed [15:0] OutPadConv4_load_19_reg_3844;
reg  signed [15:0] Weights_load_108_reg_3874;
reg  signed [15:0] OutPadConv4_load_21_reg_3889;
reg  signed [15:0] Weights_load_110_reg_3919;
reg  signed [15:0] OutPadConv4_load_23_reg_3934;
wire   [10:0] add_ln129_1_fu_1926_p2;
reg   [10:0] add_ln129_1_reg_3949;
reg   [10:0] add_ln129_1_reg_3949_pp0_iter1_reg;
reg  signed [15:0] Weights_load_112_reg_3969;
reg  signed [15:0] OutPadConv4_load_24_reg_3979;
reg  signed [15:0] OutPadConv4_load_25_reg_3989;
reg  signed [15:0] Weights_load_114_reg_4019;
reg  signed [15:0] OutPadConv4_load_27_reg_4034;
wire   [9:0] zext_ln121_2_fu_2072_p1;
reg   [9:0] zext_ln121_2_reg_4049;
wire    ap_CS_fsm_pp0_stage15;
wire    ap_block_pp0_stage15_11001;
reg  signed [15:0] Weights_load_115_reg_4076;
reg  signed [15:0] Weights_load_116_reg_4081;
reg  signed [15:0] OutPadConv4_load_28_reg_4091;
reg  signed [15:0] OutPadConv4_load_29_reg_4101;
reg  signed [15:0] Weights_load_118_reg_4131;
reg  signed [15:0] OutPadConv4_load_30_reg_4141;
reg  signed [15:0] OutPadConv4_load_31_reg_4151;
wire    ap_CS_fsm_pp0_stage17;
wire    ap_block_pp0_stage17_11001;
reg  signed [15:0] Weights_load_119_reg_4181;
reg  signed [15:0] Weights_load_120_reg_4186;
reg  signed [15:0] OutPadConv4_load_32_reg_4196;
reg  signed [15:0] OutPadConv4_load_33_reg_4206;
wire    ap_CS_fsm_pp0_stage18;
wire    ap_block_pp0_stage18_11001;
reg  signed [15:0] Weights_load_121_reg_4236;
reg  signed [15:0] Weights_load_122_reg_4241;
reg  signed [15:0] OutPadConv4_load_34_reg_4251;
reg  signed [15:0] OutPadConv4_load_35_reg_4261;
wire    ap_CS_fsm_pp0_stage19;
wire    ap_block_pp0_stage19_11001;
reg  signed [15:0] Weights_load_123_reg_4291;
reg  signed [15:0] Weights_load_124_reg_4296;
reg  signed [15:0] OutPadConv4_load_36_reg_4306;
reg  signed [15:0] OutPadConv4_load_37_reg_4316;
wire    ap_block_pp0_stage20_11001;
reg  signed [15:0] Weights_load_125_reg_4346;
reg  signed [15:0] Weights_load_126_reg_4351;
reg  signed [15:0] OutPadConv4_load_38_reg_4361;
reg  signed [15:0] OutPadConv4_load_39_reg_4371;
reg  signed [15:0] Weights_load_127_reg_4396;
reg  signed [15:0] Weights_load_128_reg_4401;
reg  signed [15:0] Weights_load_89_reg_4406;
reg    ap_enable_reg_pp0_iter0_reg;
wire    ap_block_pp0_stage1_subdone;
wire   [63:0] zext_ln121_1_fu_1050_p1;
wire    ap_block_pp0_stage0;
wire   [63:0] zext_ln127_1_fu_1061_p1;
wire   [63:0] zext_ln127_fu_1125_p1;
wire    ap_block_pp0_stage1;
wire   [63:0] zext_ln127_2_fu_1136_p1;
wire   [63:0] zext_ln127_3_fu_1146_p1;
wire   [63:0] zext_ln127_5_fu_1156_p1;
wire   [63:0] zext_ln127_4_fu_1206_p1;
wire    ap_block_pp0_stage2;
wire   [63:0] zext_ln127_6_fu_1216_p1;
wire   [63:0] zext_ln127_7_fu_1226_p1;
wire   [63:0] zext_ln127_9_fu_1237_p1;
wire   [63:0] zext_ln127_8_fu_1255_p1;
wire    ap_block_pp0_stage3;
wire   [63:0] zext_ln127_10_fu_1265_p1;
wire   [63:0] zext_ln127_12_fu_1275_p1;
wire   [63:0] zext_ln127_15_fu_1285_p1;
wire   [63:0] zext_ln127_13_fu_1320_p1;
wire    ap_block_pp0_stage4;
wire   [63:0] zext_ln127_16_fu_1340_p1;
wire   [63:0] zext_ln127_17_fu_1350_p1;
wire   [63:0] zext_ln127_19_fu_1360_p1;
wire   [63:0] zext_ln127_18_fu_1395_p1;
wire    ap_block_pp0_stage5;
wire   [63:0] zext_ln127_20_fu_1405_p1;
wire   [63:0] zext_ln127_21_fu_1415_p1;
wire   [63:0] zext_ln127_23_fu_1425_p1;
wire   [63:0] zext_ln127_22_fu_1460_p1;
wire    ap_block_pp0_stage6;
wire   [63:0] zext_ln127_24_fu_1470_p1;
wire   [63:0] zext_ln127_25_fu_1480_p1;
wire   [63:0] zext_ln127_27_fu_1490_p1;
wire   [63:0] zext_ln127_26_fu_1528_p1;
wire    ap_block_pp0_stage7;
wire   [63:0] zext_ln127_28_fu_1538_p1;
wire   [63:0] zext_ln127_29_fu_1548_p1;
wire   [63:0] zext_ln127_31_fu_1559_p1;
wire   [63:0] zext_ln127_30_fu_1594_p1;
wire    ap_block_pp0_stage8;
wire   [63:0] zext_ln127_32_fu_1604_p1;
wire   [63:0] zext_ln127_33_fu_1614_p1;
wire   [63:0] zext_ln127_35_fu_1624_p1;
wire   [63:0] zext_ln127_34_fu_1659_p1;
wire    ap_block_pp0_stage9;
wire   [63:0] zext_ln127_36_fu_1669_p1;
wire   [63:0] zext_ln127_37_fu_1679_p1;
wire   [63:0] zext_ln127_39_fu_1691_p1;
wire   [63:0] zext_ln127_38_fu_1726_p1;
wire    ap_block_pp0_stage10;
wire   [63:0] zext_ln127_40_fu_1736_p1;
wire   [63:0] zext_ln127_41_fu_1746_p1;
wire   [63:0] zext_ln127_43_fu_1756_p1;
wire   [63:0] zext_ln127_42_fu_1791_p1;
wire    ap_block_pp0_stage11;
wire   [63:0] zext_ln127_44_fu_1801_p1;
wire   [63:0] zext_ln127_45_fu_1811_p1;
wire   [63:0] zext_ln127_47_fu_1821_p1;
wire   [63:0] zext_ln127_46_fu_1878_p1;
wire    ap_block_pp0_stage12;
wire   [63:0] zext_ln127_48_fu_1888_p1;
wire   [63:0] zext_ln127_49_fu_1898_p1;
wire   [63:0] zext_ln127_51_fu_1912_p1;
wire   [63:0] zext_ln127_50_fu_1962_p1;
wire    ap_block_pp0_stage13;
wire   [63:0] zext_ln127_52_fu_1972_p1;
wire   [63:0] zext_ln127_53_fu_1986_p1;
wire   [63:0] zext_ln127_55_fu_2000_p1;
wire   [63:0] zext_ln127_54_fu_2035_p1;
wire    ap_block_pp0_stage14;
wire   [63:0] zext_ln127_56_fu_2045_p1;
wire   [63:0] zext_ln127_57_fu_2059_p1;
wire   [63:0] zext_ln127_59_fu_2067_p1;
wire   [63:0] zext_ln127_58_fu_2105_p1;
wire    ap_block_pp0_stage15;
wire   [63:0] zext_ln127_60_fu_2115_p1;
wire   [63:0] zext_ln127_61_fu_2126_p1;
wire   [63:0] zext_ln127_63_fu_2137_p1;
wire   [63:0] zext_ln127_62_fu_2171_p1;
wire    ap_block_pp0_stage16;
wire   [63:0] zext_ln127_64_fu_2181_p1;
wire   [63:0] zext_ln127_65_fu_2191_p1;
wire   [63:0] zext_ln127_67_fu_2201_p1;
wire   [63:0] zext_ln127_66_fu_2236_p1;
wire    ap_block_pp0_stage17;
wire   [63:0] zext_ln127_68_fu_2246_p1;
wire   [63:0] zext_ln127_69_fu_2256_p1;
wire   [63:0] zext_ln127_71_fu_2266_p1;
wire   [63:0] zext_ln127_70_fu_2299_p1;
wire    ap_block_pp0_stage18;
wire   [63:0] zext_ln127_72_fu_2309_p1;
wire   [63:0] zext_ln127_73_fu_2319_p1;
wire   [63:0] zext_ln127_75_fu_2329_p1;
wire   [63:0] zext_ln127_74_fu_2364_p1;
wire    ap_block_pp0_stage19;
wire   [63:0] zext_ln127_76_fu_2374_p1;
wire   [63:0] zext_ln127_77_fu_2384_p1;
wire   [63:0] zext_ln127_79_fu_2394_p1;
wire   [63:0] zext_ln127_78_fu_2427_p1;
wire    ap_block_pp0_stage20;
wire   [63:0] zext_ln127_80_fu_2437_p1;
wire   [63:0] arrayidx31_sum_cast_fu_2451_p1;
wire   [63:0] zext_ln129_1_fu_2987_p1;
reg   [6:0] y_fu_234;
wire   [6:0] add_ln127_1_fu_1055_p2;
wire    ap_loop_init;
reg   [6:0] ap_sig_allocacmp_y_load;
reg   [4:0] n_fu_238;
reg   [4:0] ap_sig_allocacmp_n_load;
reg   [10:0] indvar_flatten69_fu_242;
wire   [10:0] add_ln119_fu_1018_p2;
reg   [10:0] ap_sig_allocacmp_indvar_flatten69_load;
wire   [8:0] p_shl22_fu_1085_p3;
wire   [6:0] p_shl_fu_1097_p3;
wire   [9:0] p_shl33_cast_fu_1093_p1;
wire   [9:0] p_shl34_cast_fu_1105_p1;
wire   [10:0] add_ln127_fu_1119_p2;
wire   [10:0] add_ln127_2_fu_1130_p2;
wire   [6:0] add_ln127_4_fu_1141_p2;
wire   [6:0] add_ln127_7_fu_1151_p2;
wire   [23:0] mul_ln127_fu_1177_p2;
wire   [10:0] add_ln127_5_fu_1201_p2;
wire   [10:0] add_ln127_8_fu_1211_p2;
wire   [6:0] add_ln127_10_fu_1221_p2;
wire   [7:0] add_ln127_13_fu_1231_p2;
wire   [10:0] add_ln127_11_fu_1250_p2;
wire   [10:0] add_ln127_14_fu_1260_p2;
wire   [7:0] add_ln127_16_fu_1270_p2;
wire   [7:0] add_ln127_19_fu_1280_p2;
wire   [9:0] or_ln127_fu_1305_p2;
wire   [10:0] zext_ln127_11_fu_1310_p1;
wire   [10:0] add_ln127_17_fu_1314_p2;
wire   [9:0] or_ln127_1_fu_1325_p2;
wire   [10:0] zext_ln127_14_fu_1330_p1;
wire   [10:0] add_ln127_20_fu_1334_p2;
wire   [7:0] add_ln127_22_fu_1345_p2;
wire   [7:0] add_ln127_25_fu_1355_p2;
wire  signed [23:0] tmp_87_fu_1365_p1;
wire   [23:0] grp_fu_3005_p3;
wire   [15:0] tmp_87_fu_1365_p4;
wire   [10:0] add_ln127_23_fu_1390_p2;
wire   [10:0] add_ln127_26_fu_1400_p2;
wire   [7:0] add_ln127_31_fu_1420_p2;
wire  signed [23:0] tmp_88_fu_1430_p1;
wire   [23:0] grp_fu_3014_p3;
wire   [15:0] tmp_88_fu_1430_p4;
wire   [10:0] add_ln127_29_fu_1455_p2;
wire   [10:0] add_ln127_32_fu_1465_p2;
wire   [7:0] add_ln127_34_fu_1475_p2;
wire   [7:0] add_ln127_37_fu_1485_p2;
wire  signed [23:0] tmp_89_fu_1498_p1;
wire   [23:0] grp_fu_3023_p3;
wire   [15:0] tmp_89_fu_1498_p4;
wire   [10:0] add_ln127_35_fu_1523_p2;
wire   [10:0] add_ln127_38_fu_1533_p2;
wire   [7:0] add_ln127_40_fu_1543_p2;
wire   [8:0] add_ln127_43_fu_1553_p2;
wire  signed [23:0] tmp_90_fu_1564_p1;
wire   [23:0] grp_fu_3032_p3;
wire   [15:0] tmp_90_fu_1564_p4;
wire   [10:0] add_ln127_41_fu_1589_p2;
wire   [10:0] add_ln127_44_fu_1599_p2;
wire   [8:0] add_ln127_46_fu_1609_p2;
wire   [8:0] add_ln127_49_fu_1619_p2;
wire  signed [23:0] tmp_91_fu_1629_p1;
wire   [23:0] grp_fu_3041_p3;
wire   [15:0] tmp_91_fu_1629_p4;
wire   [10:0] add_ln127_47_fu_1654_p2;
wire   [10:0] add_ln127_50_fu_1664_p2;
wire   [8:0] add_ln127_52_fu_1674_p2;
wire   [8:0] zext_ln127_39_cast_fu_1684_p3;
wire  signed [23:0] tmp_92_fu_1696_p1;
wire   [23:0] grp_fu_3050_p3;
wire   [15:0] tmp_92_fu_1696_p4;
wire   [10:0] add_ln127_53_fu_1721_p2;
wire   [10:0] add_ln127_55_fu_1731_p2;
wire   [8:0] add_ln127_57_fu_1741_p2;
wire   [8:0] add_ln127_60_fu_1751_p2;
wire  signed [23:0] tmp_93_fu_1761_p1;
wire   [23:0] grp_fu_3059_p3;
wire   [15:0] tmp_93_fu_1761_p4;
wire   [10:0] add_ln127_58_fu_1786_p2;
wire   [10:0] add_ln127_61_fu_1796_p2;
wire   [8:0] add_ln127_63_fu_1806_p2;
wire   [8:0] add_ln127_66_fu_1816_p2;
wire   [9:0] p_shl23_fu_1826_p3;
wire   [7:0] p_shl24_fu_1837_p3;
wire  signed [23:0] tmp_94_fu_1848_p1;
wire   [23:0] grp_fu_3068_p3;
wire   [15:0] tmp_94_fu_1848_p4;
wire   [10:0] add_ln127_64_fu_1873_p2;
wire   [10:0] add_ln127_67_fu_1883_p2;
wire   [8:0] add_ln127_69_fu_1893_p2;
wire   [7:0] add_ln127_72_fu_1903_p2;
wire  signed [8:0] sext_ln127_50_fu_1908_p1;
wire   [8:0] zext_ln121_fu_1844_p1;
wire   [8:0] add_ln129_3_fu_1917_p2;
wire   [10:0] zext_ln129_fu_1922_p1;
wire   [10:0] p_shl31_cast_fu_1833_p1;
wire  signed [23:0] tmp_95_fu_1932_p1;
wire   [23:0] grp_fu_3077_p3;
wire   [15:0] tmp_95_fu_1932_p4;
wire   [10:0] add_ln127_70_fu_1957_p2;
wire   [10:0] add_ln127_73_fu_1967_p2;
wire   [7:0] add_ln127_75_fu_1977_p2;
wire  signed [8:0] sext_ln127_53_fu_1982_p1;
wire   [7:0] add_ln127_78_fu_1991_p2;
wire  signed [8:0] sext_ln127_56_fu_1996_p1;
wire  signed [23:0] tmp_96_fu_2005_p1;
wire   [23:0] grp_fu_3086_p3;
wire   [15:0] tmp_96_fu_2005_p4;
wire   [10:0] add_ln127_76_fu_2030_p2;
wire   [10:0] add_ln127_79_fu_2040_p2;
wire   [7:0] add_ln127_81_fu_2050_p2;
wire  signed [8:0] sext_ln127_59_fu_2055_p1;
wire  signed [8:0] sext_ln127_62_fu_2064_p1;
wire  signed [23:0] tmp_97_fu_2075_p1;
wire   [23:0] grp_fu_3095_p3;
wire   [15:0] tmp_97_fu_2075_p4;
wire   [10:0] add_ln127_82_fu_2100_p2;
wire   [10:0] add_ln127_84_fu_2110_p2;
wire   [9:0] add_ln127_86_fu_2120_p2;
wire   [9:0] add_ln127_89_fu_2131_p2;
wire  signed [23:0] tmp_98_fu_2142_p1;
wire   [23:0] grp_fu_3104_p3;
wire   [15:0] tmp_98_fu_2142_p4;
wire   [10:0] add_ln127_87_fu_2166_p2;
wire   [10:0] add_ln127_90_fu_2176_p2;
wire   [9:0] add_ln127_92_fu_2186_p2;
wire   [9:0] add_ln127_95_fu_2196_p2;
wire  signed [23:0] tmp_99_fu_2206_p1;
wire   [23:0] grp_fu_3113_p3;
wire   [15:0] tmp_99_fu_2206_p4;
wire   [10:0] add_ln127_93_fu_2231_p2;
wire   [10:0] add_ln127_96_fu_2241_p2;
wire   [9:0] add_ln127_98_fu_2251_p2;
wire   [9:0] add_ln127_101_fu_2261_p2;
wire  signed [23:0] tmp_100_fu_2271_p1;
wire   [23:0] grp_fu_3122_p3;
wire   [15:0] tmp_100_fu_2271_p4;
wire   [10:0] add_ln127_99_fu_2294_p2;
wire   [10:0] add_ln127_102_fu_2304_p2;
wire   [9:0] add_ln127_104_fu_2314_p2;
wire   [9:0] add_ln127_107_fu_2324_p2;
wire  signed [23:0] tmp_101_fu_2334_p1;
wire   [23:0] grp_fu_3131_p3;
wire   [15:0] tmp_101_fu_2334_p4;
wire   [10:0] add_ln127_105_fu_2359_p2;
wire   [10:0] add_ln127_108_fu_2369_p2;
wire   [9:0] add_ln127_110_fu_2379_p2;
wire   [9:0] add_ln127_113_fu_2389_p2;
wire  signed [23:0] tmp_102_fu_2399_p1;
wire   [23:0] grp_fu_3140_p3;
wire   [15:0] tmp_102_fu_2399_p4;
wire   [10:0] add_ln127_111_fu_2422_p2;
wire   [10:0] add_ln127_114_fu_2432_p2;
wire   [10:0] zext_ln119_fu_2442_p1;
wire   [10:0] arrayidx31_sum_fu_2445_p2;
wire  signed [23:0] tmp_103_fu_2456_p1;
wire   [23:0] grp_fu_3149_p3;
wire   [15:0] tmp_103_fu_2456_p4;
wire  signed [23:0] tmp_104_fu_2481_p1;
wire   [23:0] grp_fu_3158_p3;
wire   [15:0] tmp_104_fu_2481_p4;
wire  signed [23:0] tmp_105_fu_2504_p1;
wire   [23:0] grp_fu_3167_p3;
wire   [15:0] tmp_105_fu_2504_p4;
wire  signed [23:0] tmp_106_fu_2529_p1;
wire   [23:0] grp_fu_3176_p3;
wire   [15:0] tmp_106_fu_2529_p4;
wire  signed [23:0] tmp_107_fu_2552_p1;
wire   [23:0] grp_fu_3185_p3;
wire   [15:0] tmp_107_fu_2552_p4;
wire  signed [23:0] tmp_108_fu_2576_p1;
wire   [23:0] grp_fu_3194_p3;
wire   [15:0] tmp_108_fu_2576_p4;
wire  signed [23:0] tmp_109_fu_2599_p1;
wire   [23:0] grp_fu_3203_p3;
wire   [15:0] tmp_109_fu_2599_p4;
wire  signed [23:0] tmp_110_fu_2623_p1;
wire   [23:0] grp_fu_3212_p3;
wire   [15:0] tmp_110_fu_2623_p4;
wire  signed [23:0] tmp_111_fu_2646_p1;
wire   [23:0] grp_fu_3221_p3;
wire   [15:0] tmp_111_fu_2646_p4;
wire  signed [23:0] tmp_112_fu_2670_p1;
wire   [23:0] grp_fu_3230_p3;
wire   [15:0] tmp_112_fu_2670_p4;
wire  signed [23:0] tmp_113_fu_2693_p1;
wire   [23:0] grp_fu_3239_p3;
wire   [15:0] tmp_113_fu_2693_p4;
wire  signed [23:0] tmp_114_fu_2716_p1;
wire   [23:0] grp_fu_3248_p3;
wire   [15:0] tmp_114_fu_2716_p4;
wire  signed [23:0] tmp_115_fu_2739_p1;
wire   [23:0] grp_fu_3257_p3;
wire   [15:0] tmp_115_fu_2739_p4;
wire  signed [23:0] tmp_116_fu_2762_p1;
wire   [23:0] grp_fu_3266_p3;
wire   [15:0] tmp_116_fu_2762_p4;
wire  signed [23:0] tmp_117_fu_2785_p1;
wire   [23:0] grp_fu_3275_p3;
wire   [15:0] tmp_117_fu_2785_p4;
wire  signed [23:0] tmp_118_fu_2808_p1;
wire   [23:0] grp_fu_3284_p3;
wire   [15:0] tmp_118_fu_2808_p4;
wire  signed [23:0] tmp_119_fu_2831_p1;
wire   [23:0] grp_fu_3293_p3;
wire   [15:0] tmp_119_fu_2831_p4;
wire  signed [23:0] tmp_120_fu_2854_p1;
wire   [23:0] grp_fu_3302_p3;
wire   [15:0] tmp_120_fu_2854_p4;
wire  signed [23:0] tmp_121_fu_2877_p1;
wire   [23:0] grp_fu_3311_p3;
wire   [15:0] tmp_121_fu_2877_p4;
wire  signed [23:0] tmp_122_fu_2900_p1;
wire   [23:0] grp_fu_3320_p3;
wire   [15:0] tmp_122_fu_2900_p4;
wire  signed [23:0] tmp_123_fu_2923_p1;
wire   [23:0] grp_fu_3329_p3;
wire   [15:0] tmp_123_fu_2923_p4;
wire  signed [23:0] tmp_124_fu_2940_p1;
wire   [23:0] grp_fu_3338_p3;
wire   [15:0] tmp_124_fu_2940_p4;
wire  signed [23:0] s_fu_2960_p1;
wire   [23:0] grp_fu_3347_p3;
wire  signed [15:0] s_fu_2960_p4;
wire  signed [16:0] sext_ln129_fu_2969_p1;
wire  signed [16:0] conv_i_i13_i93_i232_fu_2957_p1;
wire   [16:0] add_ln129_fu_2973_p2;
wire   [0:0] tmp_fu_2979_p3;
wire   [15:0] add_ln129_2_fu_2991_p2;
wire   [23:0] grp_fu_3005_p2;
wire   [23:0] grp_fu_3014_p2;
wire   [23:0] grp_fu_3023_p2;
wire   [23:0] grp_fu_3032_p2;
wire   [23:0] grp_fu_3041_p2;
wire   [23:0] grp_fu_3050_p2;
wire   [23:0] grp_fu_3059_p2;
wire   [23:0] grp_fu_3068_p2;
wire   [23:0] grp_fu_3077_p2;
wire   [23:0] grp_fu_3086_p2;
wire   [23:0] grp_fu_3095_p2;
wire   [23:0] grp_fu_3104_p2;
wire   [23:0] grp_fu_3113_p2;
wire   [23:0] grp_fu_3122_p2;
wire   [23:0] grp_fu_3131_p2;
wire   [23:0] grp_fu_3140_p2;
wire   [23:0] grp_fu_3149_p2;
wire   [23:0] grp_fu_3158_p2;
wire   [23:0] grp_fu_3167_p2;
wire   [23:0] grp_fu_3176_p2;
wire   [23:0] grp_fu_3185_p2;
wire   [23:0] grp_fu_3194_p2;
wire   [23:0] grp_fu_3203_p2;
wire   [23:0] grp_fu_3212_p2;
wire   [23:0] grp_fu_3221_p2;
wire   [23:0] grp_fu_3230_p2;
wire   [23:0] grp_fu_3239_p2;
wire   [23:0] grp_fu_3248_p2;
wire   [23:0] grp_fu_3257_p2;
wire   [23:0] grp_fu_3266_p2;
wire   [23:0] grp_fu_3275_p2;
wire   [23:0] grp_fu_3284_p2;
wire   [23:0] grp_fu_3293_p2;
wire   [23:0] grp_fu_3302_p2;
wire   [23:0] grp_fu_3311_p2;
wire   [23:0] grp_fu_3320_p2;
wire   [23:0] grp_fu_3329_p2;
wire   [23:0] grp_fu_3338_p2;
wire   [23:0] grp_fu_3347_p2;
reg    ap_done_reg;
wire    ap_continue_int;
reg    ap_done_int;
reg    ap_loop_exit_ready_pp0_iter1_reg;
reg    ap_condition_exit_pp0_iter1_stage1;
reg    ap_idle_pp0_0to0;
reg   [20:0] ap_NS_fsm;
wire    ap_block_pp0_stage0_subdone;
reg    ap_idle_pp0_1to2;
wire    ap_block_pp0_stage2_subdone;
wire    ap_block_pp0_stage3_subdone;
wire    ap_block_pp0_stage4_subdone;
wire    ap_block_pp0_stage5_subdone;
wire    ap_block_pp0_stage6_subdone;
wire    ap_block_pp0_stage7_subdone;
wire    ap_block_pp0_stage8_subdone;
wire    ap_block_pp0_stage9_subdone;
wire    ap_block_pp0_stage10_subdone;
wire    ap_block_pp0_stage11_subdone;
wire    ap_block_pp0_stage12_subdone;
wire    ap_block_pp0_stage13_subdone;
wire    ap_block_pp0_stage14_subdone;
wire    ap_block_pp0_stage15_subdone;
wire    ap_block_pp0_stage16_subdone;
wire    ap_block_pp0_stage17_subdone;
wire    ap_block_pp0_stage18_subdone;
wire    ap_block_pp0_stage19_subdone;
wire    ap_enable_pp0;
wire    ap_start_int;
wire    ap_ce_reg;

// power-on initialization
initial begin
#0 ap_CS_fsm = 21'd1;
#0 ap_enable_reg_pp0_iter1 = 1'b0;
#0 ap_enable_reg_pp0_iter2 = 1'b0;
#0 ap_enable_reg_pp0_iter0_reg = 1'b0;
#0 y_fu_234 = 7'd0;
#0 n_fu_238 = 5'd0;
#0 indvar_flatten69_fu_242 = 11'd0;
#0 ap_done_reg = 1'b0;
end

CNN_mul_16s_16s_24_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .dout_WIDTH( 24 ))
mul_16s_16s_24_1_1_U122(
    .din0(reg_925),
    .din1(Weights_q1),
    .dout(mul_ln127_fu_1177_p2)
);

CNN_mac_muladd_16s_16s_24ns_24_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .din2_WIDTH( 24 ),
    .dout_WIDTH( 24 ))
mac_muladd_16s_16s_24ns_24_4_1_U123(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(reg_929),
    .din1(Weights_q0),
    .din2(grp_fu_3005_p2),
    .ce(1'b1),
    .dout(grp_fu_3005_p3)
);

CNN_mac_muladd_16s_16s_24ns_24_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .din2_WIDTH( 24 ),
    .dout_WIDTH( 24 ))
mac_muladd_16s_16s_24ns_24_4_1_U124(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(reg_925),
    .din1(Weights_q0),
    .din2(grp_fu_3014_p2),
    .ce(1'b1),
    .dout(grp_fu_3014_p3)
);

CNN_mac_muladd_16s_16s_24ns_24_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .din2_WIDTH( 24 ),
    .dout_WIDTH( 24 ))
mac_muladd_16s_16s_24ns_24_4_1_U125(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(reg_929),
    .din1(reg_934),
    .din2(grp_fu_3023_p2),
    .ce(1'b1),
    .dout(grp_fu_3023_p3)
);

CNN_mac_muladd_16s_16s_24ns_24_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .din2_WIDTH( 24 ),
    .dout_WIDTH( 24 ))
mac_muladd_16s_16s_24ns_24_4_1_U126(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(reg_925),
    .din1(reg_934),
    .din2(grp_fu_3032_p2),
    .ce(1'b1),
    .dout(grp_fu_3032_p3)
);

CNN_mac_muladd_16s_16s_24ns_24_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .din2_WIDTH( 24 ),
    .dout_WIDTH( 24 ))
mac_muladd_16s_16s_24ns_24_4_1_U127(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(reg_939),
    .din1(reg_944),
    .din2(grp_fu_3041_p2),
    .ce(1'b1),
    .dout(grp_fu_3041_p3)
);

CNN_mac_muladd_16s_16s_24ns_24_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .din2_WIDTH( 24 ),
    .dout_WIDTH( 24 ))
mac_muladd_16s_16s_24ns_24_4_1_U128(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(reg_929),
    .din1(reg_934),
    .din2(grp_fu_3050_p2),
    .ce(1'b1),
    .dout(grp_fu_3050_p3)
);

CNN_mac_muladd_16s_16s_24ns_24_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .din2_WIDTH( 24 ),
    .dout_WIDTH( 24 ))
mac_muladd_16s_16s_24ns_24_4_1_U129(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(reg_949),
    .din1(reg_954),
    .din2(grp_fu_3059_p2),
    .ce(1'b1),
    .dout(grp_fu_3059_p3)
);

CNN_mac_muladd_16s_16s_24ns_24_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .din2_WIDTH( 24 ),
    .dout_WIDTH( 24 ))
mac_muladd_16s_16s_24ns_24_4_1_U130(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(reg_925),
    .din1(reg_944),
    .din2(grp_fu_3068_p2),
    .ce(1'b1),
    .dout(grp_fu_3068_p3)
);

CNN_mac_muladd_16s_16s_24ns_24_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .din2_WIDTH( 24 ),
    .dout_WIDTH( 24 ))
mac_muladd_16s_16s_24ns_24_4_1_U131(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(reg_959),
    .din1(reg_964),
    .din2(grp_fu_3077_p2),
    .ce(1'b1),
    .dout(grp_fu_3077_p3)
);

CNN_mac_muladd_16s_16s_24ns_24_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .din2_WIDTH( 24 ),
    .dout_WIDTH( 24 ))
mac_muladd_16s_16s_24ns_24_4_1_U132(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(reg_939),
    .din1(reg_934),
    .din2(grp_fu_3086_p2),
    .ce(1'b1),
    .dout(grp_fu_3086_p3)
);

CNN_mac_muladd_16s_16s_24ns_24_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .din2_WIDTH( 24 ),
    .dout_WIDTH( 24 ))
mac_muladd_16s_16s_24ns_24_4_1_U133(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(reg_969),
    .din1(reg_974),
    .din2(grp_fu_3095_p2),
    .ce(1'b1),
    .dout(grp_fu_3095_p3)
);

CNN_mac_muladd_16s_16s_24ns_24_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .din2_WIDTH( 24 ),
    .dout_WIDTH( 24 ))
mac_muladd_16s_16s_24ns_24_4_1_U134(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(reg_929),
    .din1(reg_954),
    .din2(grp_fu_3104_p2),
    .ce(1'b1),
    .dout(grp_fu_3104_p3)
);

CNN_mac_muladd_16s_16s_24ns_24_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .din2_WIDTH( 24 ),
    .dout_WIDTH( 24 ))
mac_muladd_16s_16s_24ns_24_4_1_U135(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(reg_979),
    .din1(reg_984),
    .din2(grp_fu_3113_p2),
    .ce(1'b1),
    .dout(grp_fu_3113_p3)
);

CNN_mac_muladd_16s_16s_24ns_24_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .din2_WIDTH( 24 ),
    .dout_WIDTH( 24 ))
mac_muladd_16s_16s_24ns_24_4_1_U136(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(reg_949),
    .din1(reg_944),
    .din2(grp_fu_3122_p2),
    .ce(1'b1),
    .dout(grp_fu_3122_p3)
);

CNN_mac_muladd_16s_16s_24ns_24_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .din2_WIDTH( 24 ),
    .dout_WIDTH( 24 ))
mac_muladd_16s_16s_24ns_24_4_1_U137(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(OutPadConv4_load_15_reg_3759),
    .din1(reg_989),
    .din2(grp_fu_3131_p2),
    .ce(1'b1),
    .dout(grp_fu_3131_p3)
);

CNN_mac_muladd_16s_16s_24ns_24_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .din2_WIDTH( 24 ),
    .dout_WIDTH( 24 ))
mac_muladd_16s_16s_24ns_24_4_1_U138(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(reg_925),
    .din1(reg_964),
    .din2(grp_fu_3140_p2),
    .ce(1'b1),
    .dout(grp_fu_3140_p3)
);

CNN_mac_muladd_16s_16s_24ns_24_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .din2_WIDTH( 24 ),
    .dout_WIDTH( 24 ))
mac_muladd_16s_16s_24ns_24_4_1_U139(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(OutPadConv4_load_17_reg_3799),
    .din1(Weights_load_106_reg_3829),
    .din2(grp_fu_3149_p2),
    .ce(1'b1),
    .dout(grp_fu_3149_p3)
);

CNN_mac_muladd_16s_16s_24ns_24_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .din2_WIDTH( 24 ),
    .dout_WIDTH( 24 ))
mac_muladd_16s_16s_24ns_24_4_1_U140(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(reg_959),
    .din1(reg_934),
    .din2(grp_fu_3158_p2),
    .ce(1'b1),
    .dout(grp_fu_3158_p3)
);

CNN_mac_muladd_16s_16s_24ns_24_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .din2_WIDTH( 24 ),
    .dout_WIDTH( 24 ))
mac_muladd_16s_16s_24ns_24_4_1_U141(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(OutPadConv4_load_19_reg_3844),
    .din1(Weights_load_108_reg_3874),
    .din2(grp_fu_3167_p2),
    .ce(1'b1),
    .dout(grp_fu_3167_p3)
);

CNN_mac_muladd_16s_16s_24ns_24_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .din2_WIDTH( 24 ),
    .dout_WIDTH( 24 ))
mac_muladd_16s_16s_24ns_24_4_1_U142(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(reg_939),
    .din1(reg_974),
    .din2(grp_fu_3176_p2),
    .ce(1'b1),
    .dout(grp_fu_3176_p3)
);

CNN_mac_muladd_16s_16s_24ns_24_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .din2_WIDTH( 24 ),
    .dout_WIDTH( 24 ))
mac_muladd_16s_16s_24ns_24_4_1_U143(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(OutPadConv4_load_21_reg_3889),
    .din1(Weights_load_110_reg_3919),
    .din2(grp_fu_3185_p2),
    .ce(1'b1),
    .dout(grp_fu_3185_p3)
);

CNN_mac_muladd_16s_16s_24ns_24_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .din2_WIDTH( 24 ),
    .dout_WIDTH( 24 ))
mac_muladd_16s_16s_24ns_24_4_1_U144(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(reg_969),
    .din1(reg_954),
    .din2(grp_fu_3194_p2),
    .ce(1'b1),
    .dout(grp_fu_3194_p3)
);

CNN_mac_muladd_16s_16s_24ns_24_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .din2_WIDTH( 24 ),
    .dout_WIDTH( 24 ))
mac_muladd_16s_16s_24ns_24_4_1_U145(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(OutPadConv4_load_23_reg_3934),
    .din1(Weights_load_112_reg_3969),
    .din2(grp_fu_3203_p2),
    .ce(1'b1),
    .dout(grp_fu_3203_p3)
);

CNN_mac_muladd_16s_16s_24ns_24_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .din2_WIDTH( 24 ),
    .dout_WIDTH( 24 ))
mac_muladd_16s_16s_24ns_24_4_1_U146(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(OutPadConv4_load_24_reg_3979),
    .din1(reg_984),
    .din2(grp_fu_3212_p2),
    .ce(1'b1),
    .dout(grp_fu_3212_p3)
);

CNN_mac_muladd_16s_16s_24ns_24_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .din2_WIDTH( 24 ),
    .dout_WIDTH( 24 ))
mac_muladd_16s_16s_24ns_24_4_1_U147(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(OutPadConv4_load_25_reg_3989),
    .din1(Weights_load_114_reg_4019),
    .din2(grp_fu_3221_p2),
    .ce(1'b1),
    .dout(grp_fu_3221_p3)
);

CNN_mac_muladd_16s_16s_24ns_24_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .din2_WIDTH( 24 ),
    .dout_WIDTH( 24 ))
mac_muladd_16s_16s_24ns_24_4_1_U148(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(reg_979),
    .din1(Weights_load_115_reg_4076),
    .din2(grp_fu_3230_p2),
    .ce(1'b1),
    .dout(grp_fu_3230_p3)
);

CNN_mac_muladd_16s_16s_24ns_24_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .din2_WIDTH( 24 ),
    .dout_WIDTH( 24 ))
mac_muladd_16s_16s_24ns_24_4_1_U149(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(OutPadConv4_load_27_reg_4034),
    .din1(Weights_load_116_reg_4081),
    .din2(grp_fu_3239_p2),
    .ce(1'b1),
    .dout(grp_fu_3239_p3)
);

CNN_mac_muladd_16s_16s_24ns_24_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .din2_WIDTH( 24 ),
    .dout_WIDTH( 24 ))
mac_muladd_16s_16s_24ns_24_4_1_U150(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(OutPadConv4_load_28_reg_4091),
    .din1(reg_989),
    .din2(grp_fu_3248_p2),
    .ce(1'b1),
    .dout(grp_fu_3248_p3)
);

CNN_mac_muladd_16s_16s_24ns_24_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .din2_WIDTH( 24 ),
    .dout_WIDTH( 24 ))
mac_muladd_16s_16s_24ns_24_4_1_U151(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(OutPadConv4_load_29_reg_4101),
    .din1(Weights_load_118_reg_4131),
    .din2(grp_fu_3257_p2),
    .ce(1'b1),
    .dout(grp_fu_3257_p3)
);

CNN_mac_muladd_16s_16s_24ns_24_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .din2_WIDTH( 24 ),
    .dout_WIDTH( 24 ))
mac_muladd_16s_16s_24ns_24_4_1_U152(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(OutPadConv4_load_30_reg_4141),
    .din1(Weights_load_119_reg_4181),
    .din2(grp_fu_3266_p2),
    .ce(1'b1),
    .dout(grp_fu_3266_p3)
);

CNN_mac_muladd_16s_16s_24ns_24_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .din2_WIDTH( 24 ),
    .dout_WIDTH( 24 ))
mac_muladd_16s_16s_24ns_24_4_1_U153(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(OutPadConv4_load_31_reg_4151),
    .din1(Weights_load_120_reg_4186),
    .din2(grp_fu_3275_p2),
    .ce(1'b1),
    .dout(grp_fu_3275_p3)
);

CNN_mac_muladd_16s_16s_24ns_24_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .din2_WIDTH( 24 ),
    .dout_WIDTH( 24 ))
mac_muladd_16s_16s_24ns_24_4_1_U154(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(OutPadConv4_load_32_reg_4196),
    .din1(Weights_load_121_reg_4236),
    .din2(grp_fu_3284_p2),
    .ce(1'b1),
    .dout(grp_fu_3284_p3)
);

CNN_mac_muladd_16s_16s_24ns_24_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .din2_WIDTH( 24 ),
    .dout_WIDTH( 24 ))
mac_muladd_16s_16s_24ns_24_4_1_U155(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(OutPadConv4_load_33_reg_4206),
    .din1(Weights_load_122_reg_4241),
    .din2(grp_fu_3293_p2),
    .ce(1'b1),
    .dout(grp_fu_3293_p3)
);

CNN_mac_muladd_16s_16s_24ns_24_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .din2_WIDTH( 24 ),
    .dout_WIDTH( 24 ))
mac_muladd_16s_16s_24ns_24_4_1_U156(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(OutPadConv4_load_34_reg_4251),
    .din1(Weights_load_123_reg_4291),
    .din2(grp_fu_3302_p2),
    .ce(1'b1),
    .dout(grp_fu_3302_p3)
);

CNN_mac_muladd_16s_16s_24ns_24_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .din2_WIDTH( 24 ),
    .dout_WIDTH( 24 ))
mac_muladd_16s_16s_24ns_24_4_1_U157(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(OutPadConv4_load_35_reg_4261),
    .din1(Weights_load_124_reg_4296),
    .din2(grp_fu_3311_p2),
    .ce(1'b1),
    .dout(grp_fu_3311_p3)
);

CNN_mac_muladd_16s_16s_24ns_24_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .din2_WIDTH( 24 ),
    .dout_WIDTH( 24 ))
mac_muladd_16s_16s_24ns_24_4_1_U158(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(OutPadConv4_load_36_reg_4306),
    .din1(Weights_load_125_reg_4346),
    .din2(grp_fu_3320_p2),
    .ce(1'b1),
    .dout(grp_fu_3320_p3)
);

CNN_mac_muladd_16s_16s_24ns_24_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .din2_WIDTH( 24 ),
    .dout_WIDTH( 24 ))
mac_muladd_16s_16s_24ns_24_4_1_U159(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(OutPadConv4_load_37_reg_4316),
    .din1(Weights_load_126_reg_4351),
    .din2(grp_fu_3329_p2),
    .ce(1'b1),
    .dout(grp_fu_3329_p3)
);

CNN_mac_muladd_16s_16s_24ns_24_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .din2_WIDTH( 24 ),
    .dout_WIDTH( 24 ))
mac_muladd_16s_16s_24ns_24_4_1_U160(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(OutPadConv4_load_38_reg_4361),
    .din1(Weights_load_127_reg_4396),
    .din2(grp_fu_3338_p2),
    .ce(1'b1),
    .dout(grp_fu_3338_p3)
);

CNN_mac_muladd_16s_16s_24ns_24_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .din2_WIDTH( 24 ),
    .dout_WIDTH( 24 ))
mac_muladd_16s_16s_24ns_24_4_1_U161(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(OutPadConv4_load_39_reg_4371),
    .din1(Weights_load_128_reg_4401),
    .din2(grp_fu_3347_p2),
    .ce(1'b1),
    .dout(grp_fu_3347_p3)
);

CNN_flow_control_loop_pipe_sequential_init flow_control_loop_pipe_sequential_init_U(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(ap_start),
    .ap_ready(ap_ready),
    .ap_done(ap_done),
    .ap_start_int(ap_start_int),
    .ap_loop_init(ap_loop_init),
    .ap_ready_int(ap_ready_int),
    .ap_loop_exit_ready(ap_condition_exit_pp0_iter0_stage20),
    .ap_loop_exit_done(ap_done_int),
    .ap_continue_int(ap_continue_int),
    .ap_done_int(ap_done_int)
);

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_CS_fsm <= ap_ST_fsm_pp0_stage0;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_done_reg <= 1'b0;
    end else begin
        if ((ap_continue_int == 1'b1)) begin
            ap_done_reg <= 1'b0;
        end else if (((1'b0 == ap_block_pp0_stage1_subdone) & (ap_loop_exit_ready_pp0_iter1_reg == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
            ap_done_reg <= 1'b1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter0_reg <= 1'b0;
    end else begin
        if ((1'b1 == ap_CS_fsm_pp0_stage0)) begin
            ap_enable_reg_pp0_iter0_reg <= ap_start_int;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter1 <= 1'b0;
    end else begin
        if ((1'b1 == ap_condition_exit_pp0_iter0_stage20)) begin
            ap_enable_reg_pp0_iter1 <= 1'b0;
        end else if (((1'b0 == ap_block_pp0_stage20_subdone) & (1'b1 == ap_CS_fsm_pp0_stage20))) begin
            ap_enable_reg_pp0_iter1 <= ap_enable_reg_pp0_iter0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter2 <= 1'b0;
    end else begin
        if (((1'b0 == ap_block_pp0_stage1_subdone) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
            ap_enable_reg_pp0_iter2 <= 1'b0;
        end else if (((1'b0 == ap_block_pp0_stage20_subdone) & (1'b1 == ap_CS_fsm_pp0_stage20))) begin
            ap_enable_reg_pp0_iter2 <= ap_enable_reg_pp0_iter1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((ap_idle_pp0_0to0 == 1'b1) & (1'b1 == ap_condition_exit_pp0_iter1_stage1))) begin
        ap_loop_exit_ready_pp0_iter1_reg <= 1'b0;
    end else if (((1'b0 == ap_block_pp0_stage20_11001) & (1'b1 == ap_CS_fsm_pp0_stage20))) begin
        ap_loop_exit_ready_pp0_iter1_reg <= ap_loop_exit_ready;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        if (((ap_enable_reg_pp0_iter0 == 1'b1) & (icmp_ln119_fu_1012_p2 == 1'd0))) begin
            indvar_flatten69_fu_242 <= add_ln119_fu_1018_p2;
        end else if ((ap_loop_init == 1'b1)) begin
            indvar_flatten69_fu_242 <= 11'd0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_loop_init == 1'b1))) begin
        n_fu_238 <= 5'd0;
    end else if (((icmp_ln119_reg_3377 == 1'd0) & (1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        n_fu_238 <= select_ln119_1_fu_1076_p3;
    end
end

always @ (posedge ap_clk) begin
    if ((((1'b0 == ap_block_pp0_stage7_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7)) | ((1'b0 == ap_block_pp0_stage4_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4)))) begin
        reg_929 <= OutPadConv4_q1;
    end else if ((((1'b0 == ap_block_pp0_stage2_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2)) | ((1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)))) begin
        reg_929 <= OutPadConv4_q0;
    end
end

always @ (posedge ap_clk) begin
    if ((((1'b0 == ap_block_pp0_stage11_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage11)) | ((1'b0 == ap_block_pp0_stage7_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7)) | ((1'b0 == ap_block_pp0_stage4_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4)) | ((1'b0 == ap_block_pp0_stage5_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5)))) begin
        reg_934 <= Weights_q0;
    end else if (((1'b0 == ap_block_pp0_stage3_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
        reg_934 <= Weights_q1;
    end
end

always @ (posedge ap_clk) begin
    if ((((1'b0 == ap_block_pp0_stage6_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6)) | ((1'b0 == ap_block_pp0_stage11_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage11)))) begin
        reg_939 <= OutPadConv4_q1;
    end else if (((1'b0 == ap_block_pp0_stage3_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
        reg_939 <= OutPadConv4_q0;
    end
end

always @ (posedge ap_clk) begin
    if ((((1'b0 == ap_block_pp0_stage6_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6)) | ((1'b0 == ap_block_pp0_stage9_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage9)))) begin
        reg_944 <= Weights_q0;
    end else if (((1'b0 == ap_block_pp0_stage4_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4))) begin
        reg_944 <= Weights_q1;
    end
end

always @ (posedge ap_clk) begin
    if ((ap_enable_reg_pp0_iter0 == 1'b1)) begin
        if (((1'b0 == ap_block_pp0_stage8_11001) & (1'b1 == ap_CS_fsm_pp0_stage8))) begin
            reg_949 <= OutPadConv4_q1;
        end else if (((1'b0 == ap_block_pp0_stage4_11001) & (1'b1 == ap_CS_fsm_pp0_stage4))) begin
            reg_949 <= OutPadConv4_q0;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((((1'b0 == ap_block_pp0_stage13_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage13)) | ((1'b0 == ap_block_pp0_stage8_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage8)))) begin
        reg_954 <= Weights_q0;
    end else if (((1'b0 == ap_block_pp0_stage5_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5))) begin
        reg_954 <= Weights_q1;
    end
end

always @ (posedge ap_clk) begin
    if ((ap_enable_reg_pp0_iter0 == 1'b1)) begin
        if (((1'b0 == ap_block_pp0_stage10_11001) & (1'b1 == ap_CS_fsm_pp0_stage10))) begin
            reg_959 <= OutPadConv4_q1;
        end else if (((1'b0 == ap_block_pp0_stage5_11001) & (1'b1 == ap_CS_fsm_pp0_stage5))) begin
            reg_959 <= OutPadConv4_q0;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((ap_enable_reg_pp0_iter0 == 1'b1)) begin
        if (((1'b0 == ap_block_pp0_stage10_11001) & (1'b1 == ap_CS_fsm_pp0_stage10))) begin
            reg_964 <= Weights_q0;
        end else if (((1'b0 == ap_block_pp0_stage6_11001) & (1'b1 == ap_CS_fsm_pp0_stage6))) begin
            reg_964 <= Weights_q1;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((ap_enable_reg_pp0_iter0 == 1'b1)) begin
        if (((1'b0 == ap_block_pp0_stage12_11001) & (1'b1 == ap_CS_fsm_pp0_stage12))) begin
            reg_969 <= OutPadConv4_q1;
        end else if (((1'b0 == ap_block_pp0_stage6_11001) & (1'b1 == ap_CS_fsm_pp0_stage6))) begin
            reg_969 <= OutPadConv4_q0;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((ap_enable_reg_pp0_iter0 == 1'b1)) begin
        if (((1'b0 == ap_block_pp0_stage12_11001) & (1'b1 == ap_CS_fsm_pp0_stage12))) begin
            reg_974 <= Weights_q0;
        end else if (((1'b0 == ap_block_pp0_stage7_11001) & (1'b1 == ap_CS_fsm_pp0_stage7))) begin
            reg_974 <= Weights_q1;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((ap_enable_reg_pp0_iter0 == 1'b1)) begin
        if (((1'b0 == ap_block_pp0_stage14_11001) & (1'b1 == ap_CS_fsm_pp0_stage14))) begin
            reg_979 <= OutPadConv4_q1;
        end else if (((1'b0 == ap_block_pp0_stage7_11001) & (1'b1 == ap_CS_fsm_pp0_stage7))) begin
            reg_979 <= OutPadConv4_q0;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((ap_enable_reg_pp0_iter0 == 1'b1)) begin
        if (((1'b0 == ap_block_pp0_stage14_11001) & (1'b1 == ap_CS_fsm_pp0_stage14))) begin
            reg_984 <= Weights_q0;
        end else if (((1'b0 == ap_block_pp0_stage8_11001) & (1'b1 == ap_CS_fsm_pp0_stage8))) begin
            reg_984 <= Weights_q1;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((ap_enable_reg_pp0_iter0 == 1'b1)) begin
        if (((1'b0 == ap_block_pp0_stage16_11001) & (1'b1 == ap_CS_fsm_pp0_stage16))) begin
            reg_989 <= Weights_q0;
        end else if (((1'b0 == ap_block_pp0_stage9_11001) & (1'b1 == ap_CS_fsm_pp0_stage9))) begin
            reg_989 <= Weights_q1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        if (((ap_enable_reg_pp0_iter0 == 1'b1) & (icmp_ln119_fu_1012_p2 == 1'd0))) begin
            y_fu_234 <= add_ln127_1_fu_1055_p2;
        end else if ((ap_loop_init == 1'b1)) begin
            y_fu_234 <= 7'd0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage8_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage8))) begin
        OutPadConv4_load_15_reg_3759 <= OutPadConv4_q0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage9_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage9))) begin
        OutPadConv4_load_17_reg_3799 <= OutPadConv4_q0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage10_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage10))) begin
        OutPadConv4_load_19_reg_3844 <= OutPadConv4_q0;
        Weights_load_106_reg_3829 <= Weights_q1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage11_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage11))) begin
        OutPadConv4_load_21_reg_3889 <= OutPadConv4_q0;
        Weights_load_108_reg_3874 <= Weights_q1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage12_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage12))) begin
        OutPadConv4_load_23_reg_3934 <= OutPadConv4_q0;
        Weights_load_110_reg_3919 <= Weights_q1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage13_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage13))) begin
        OutPadConv4_load_24_reg_3979 <= OutPadConv4_q1;
        OutPadConv4_load_25_reg_3989 <= OutPadConv4_q0;
        Weights_load_112_reg_3969 <= Weights_q1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage14_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage14))) begin
        OutPadConv4_load_27_reg_4034 <= OutPadConv4_q0;
        Weights_load_114_reg_4019 <= Weights_q1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage15_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage15))) begin
        OutPadConv4_load_28_reg_4091 <= OutPadConv4_q1;
        OutPadConv4_load_29_reg_4101 <= OutPadConv4_q0;
        Weights_load_115_reg_4076 <= Weights_q0;
        Weights_load_116_reg_4081 <= Weights_q1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage16_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage16))) begin
        OutPadConv4_load_30_reg_4141 <= OutPadConv4_q1;
        OutPadConv4_load_31_reg_4151 <= OutPadConv4_q0;
        Weights_load_118_reg_4131 <= Weights_q1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage17_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage17))) begin
        OutPadConv4_load_32_reg_4196 <= OutPadConv4_q1;
        OutPadConv4_load_33_reg_4206 <= OutPadConv4_q0;
        Weights_load_119_reg_4181 <= Weights_q0;
        Weights_load_120_reg_4186 <= Weights_q1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage18_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage18))) begin
        OutPadConv4_load_34_reg_4251 <= OutPadConv4_q1;
        OutPadConv4_load_35_reg_4261 <= OutPadConv4_q0;
        Weights_load_121_reg_4236 <= Weights_q0;
        Weights_load_122_reg_4241 <= Weights_q1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage19_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage19))) begin
        OutPadConv4_load_36_reg_4306 <= OutPadConv4_q1;
        OutPadConv4_load_37_reg_4316 <= OutPadConv4_q0;
        Weights_load_123_reg_4291 <= Weights_q0;
        Weights_load_124_reg_4296 <= Weights_q1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage20_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage20))) begin
        OutPadConv4_load_38_reg_4361 <= OutPadConv4_q1;
        OutPadConv4_load_39_reg_4371 <= OutPadConv4_q0;
        Weights_load_125_reg_4346 <= Weights_q0;
        Weights_load_126_reg_4351 <= Weights_q1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        Weights_load_127_reg_4396 <= Weights_q0;
        Weights_load_128_reg_4401 <= Weights_q1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        Weights_load_89_reg_4406 <= Weights_q0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        add_ln119_1_reg_3402 <= add_ln119_1_fu_1044_p2;
        icmp_ln119_reg_3377 <= icmp_ln119_fu_1012_p2;
        icmp_ln119_reg_3377_pp0_iter1_reg <= icmp_ln119_reg_3377;
        icmp_ln121_reg_3386 <= icmp_ln121_fu_1030_p2;
        n_load_reg_3381 <= ap_sig_allocacmp_n_load;
        select_ln119_reg_3391 <= select_ln119_fu_1036_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage5_11001) & (1'b1 == ap_CS_fsm_pp0_stage5))) begin
        add_ln127_28_reg_3636 <= add_ln127_28_fu_1410_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage12_11001) & (1'b1 == ap_CS_fsm_pp0_stage12))) begin
        add_ln129_1_reg_3949 <= add_ln129_1_fu_1926_p2;
        add_ln129_1_reg_3949_pp0_iter1_reg <= add_ln129_1_reg_3949;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        empty_162_reg_3428[9 : 3] <= empty_162_fu_1109_p2[9 : 3];
        empty_reg_3422 <= empty_fu_1081_p1;
        p_cast109_reg_3434[9 : 3] <= p_cast109_fu_1115_p1[9 : 3];
        select_ln119_1_reg_3417 <= select_ln119_1_fu_1076_p3;
    end
end

always @ (posedge ap_clk) begin
    if ((((1'b0 == ap_block_pp0_stage9_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage9)) | ((1'b0 == ap_block_pp0_stage5_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5)) | ((1'b0 == ap_block_pp0_stage3_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3)) | ((1'b0 == ap_block_pp0_stage2_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2)) | ((1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)))) begin
        reg_925 <= OutPadConv4_q1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage2_11001) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        tmp_s_reg_3521 <= {{mul_ln127_fu_1177_p2[23:8]}};
        zext_ln121_4_reg_3494[6 : 0] <= zext_ln121_4_fu_1166_p1[6 : 0];
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage15_11001) & (1'b1 == ap_CS_fsm_pp0_stage15))) begin
        zext_ln121_2_reg_4049[6 : 0] <= zext_ln121_2_fu_2072_p1[6 : 0];
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage7_11001) & (1'b1 == ap_CS_fsm_pp0_stage7))) begin
        zext_ln121_3_reg_3686[6 : 0] <= zext_ln121_3_fu_1495_p1[6 : 0];
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        OutConv4_ce0 = 1'b1;
    end else begin
        OutConv4_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        OutConv4_we0 = 1'b1;
    end else begin
        OutConv4_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp0_iter0 == 1'b1)) begin
        if (((1'b0 == ap_block_pp0_stage19) & (1'b1 == ap_CS_fsm_pp0_stage19))) begin
            OutPadConv4_address0 = zext_ln127_79_fu_2394_p1;
        end else if (((1'b0 == ap_block_pp0_stage18) & (1'b1 == ap_CS_fsm_pp0_stage18))) begin
            OutPadConv4_address0 = zext_ln127_75_fu_2329_p1;
        end else if (((1'b0 == ap_block_pp0_stage17) & (1'b1 == ap_CS_fsm_pp0_stage17))) begin
            OutPadConv4_address0 = zext_ln127_71_fu_2266_p1;
        end else if (((1'b0 == ap_block_pp0_stage16) & (1'b1 == ap_CS_fsm_pp0_stage16))) begin
            OutPadConv4_address0 = zext_ln127_67_fu_2201_p1;
        end else if (((1'b0 == ap_block_pp0_stage15) & (1'b1 == ap_CS_fsm_pp0_stage15))) begin
            OutPadConv4_address0 = zext_ln127_63_fu_2137_p1;
        end else if (((1'b0 == ap_block_pp0_stage14) & (1'b1 == ap_CS_fsm_pp0_stage14))) begin
            OutPadConv4_address0 = zext_ln127_59_fu_2067_p1;
        end else if (((1'b0 == ap_block_pp0_stage13) & (1'b1 == ap_CS_fsm_pp0_stage13))) begin
            OutPadConv4_address0 = zext_ln127_55_fu_2000_p1;
        end else if (((1'b0 == ap_block_pp0_stage12) & (1'b1 == ap_CS_fsm_pp0_stage12))) begin
            OutPadConv4_address0 = zext_ln127_51_fu_1912_p1;
        end else if (((1'b0 == ap_block_pp0_stage11) & (1'b1 == ap_CS_fsm_pp0_stage11))) begin
            OutPadConv4_address0 = zext_ln127_47_fu_1821_p1;
        end else if (((1'b0 == ap_block_pp0_stage10) & (1'b1 == ap_CS_fsm_pp0_stage10))) begin
            OutPadConv4_address0 = zext_ln127_43_fu_1756_p1;
        end else if (((1'b0 == ap_block_pp0_stage9) & (1'b1 == ap_CS_fsm_pp0_stage9))) begin
            OutPadConv4_address0 = zext_ln127_39_fu_1691_p1;
        end else if (((1'b0 == ap_block_pp0_stage8) & (1'b1 == ap_CS_fsm_pp0_stage8))) begin
            OutPadConv4_address0 = zext_ln127_35_fu_1624_p1;
        end else if (((1'b0 == ap_block_pp0_stage7) & (1'b1 == ap_CS_fsm_pp0_stage7))) begin
            OutPadConv4_address0 = zext_ln127_31_fu_1559_p1;
        end else if (((1'b0 == ap_block_pp0_stage6) & (1'b1 == ap_CS_fsm_pp0_stage6))) begin
            OutPadConv4_address0 = zext_ln127_27_fu_1490_p1;
        end else if (((1'b0 == ap_block_pp0_stage5) & (1'b1 == ap_CS_fsm_pp0_stage5))) begin
            OutPadConv4_address0 = zext_ln127_23_fu_1425_p1;
        end else if (((1'b0 == ap_block_pp0_stage4) & (1'b1 == ap_CS_fsm_pp0_stage4))) begin
            OutPadConv4_address0 = zext_ln127_19_fu_1360_p1;
        end else if (((1'b0 == ap_block_pp0_stage3) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
            OutPadConv4_address0 = zext_ln127_15_fu_1285_p1;
        end else if (((1'b0 == ap_block_pp0_stage2) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
            OutPadConv4_address0 = zext_ln127_9_fu_1237_p1;
        end else if (((1'b0 == ap_block_pp0_stage1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
            OutPadConv4_address0 = zext_ln127_5_fu_1156_p1;
        end else if (((1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            OutPadConv4_address0 = zext_ln127_1_fu_1061_p1;
        end else begin
            OutPadConv4_address0 = 'bx;
        end
    end else begin
        OutPadConv4_address0 = 'bx;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp0_iter0 == 1'b1)) begin
        if (((1'b0 == ap_block_pp0_stage19) & (1'b1 == ap_CS_fsm_pp0_stage19))) begin
            OutPadConv4_address1 = zext_ln127_77_fu_2384_p1;
        end else if (((1'b0 == ap_block_pp0_stage18) & (1'b1 == ap_CS_fsm_pp0_stage18))) begin
            OutPadConv4_address1 = zext_ln127_73_fu_2319_p1;
        end else if (((1'b0 == ap_block_pp0_stage17) & (1'b1 == ap_CS_fsm_pp0_stage17))) begin
            OutPadConv4_address1 = zext_ln127_69_fu_2256_p1;
        end else if (((1'b0 == ap_block_pp0_stage16) & (1'b1 == ap_CS_fsm_pp0_stage16))) begin
            OutPadConv4_address1 = zext_ln127_65_fu_2191_p1;
        end else if (((1'b0 == ap_block_pp0_stage15) & (1'b1 == ap_CS_fsm_pp0_stage15))) begin
            OutPadConv4_address1 = zext_ln127_61_fu_2126_p1;
        end else if (((1'b0 == ap_block_pp0_stage14) & (1'b1 == ap_CS_fsm_pp0_stage14))) begin
            OutPadConv4_address1 = zext_ln127_57_fu_2059_p1;
        end else if (((1'b0 == ap_block_pp0_stage13) & (1'b1 == ap_CS_fsm_pp0_stage13))) begin
            OutPadConv4_address1 = zext_ln127_53_fu_1986_p1;
        end else if (((1'b0 == ap_block_pp0_stage12) & (1'b1 == ap_CS_fsm_pp0_stage12))) begin
            OutPadConv4_address1 = zext_ln127_49_fu_1898_p1;
        end else if (((1'b0 == ap_block_pp0_stage11) & (1'b1 == ap_CS_fsm_pp0_stage11))) begin
            OutPadConv4_address1 = zext_ln127_45_fu_1811_p1;
        end else if (((1'b0 == ap_block_pp0_stage10) & (1'b1 == ap_CS_fsm_pp0_stage10))) begin
            OutPadConv4_address1 = zext_ln127_41_fu_1746_p1;
        end else if (((1'b0 == ap_block_pp0_stage9) & (1'b1 == ap_CS_fsm_pp0_stage9))) begin
            OutPadConv4_address1 = zext_ln127_37_fu_1679_p1;
        end else if (((1'b0 == ap_block_pp0_stage8) & (1'b1 == ap_CS_fsm_pp0_stage8))) begin
            OutPadConv4_address1 = zext_ln127_33_fu_1614_p1;
        end else if (((1'b0 == ap_block_pp0_stage7) & (1'b1 == ap_CS_fsm_pp0_stage7))) begin
            OutPadConv4_address1 = zext_ln127_29_fu_1548_p1;
        end else if (((1'b0 == ap_block_pp0_stage6) & (1'b1 == ap_CS_fsm_pp0_stage6))) begin
            OutPadConv4_address1 = zext_ln127_25_fu_1480_p1;
        end else if (((1'b0 == ap_block_pp0_stage5) & (1'b1 == ap_CS_fsm_pp0_stage5))) begin
            OutPadConv4_address1 = zext_ln127_21_fu_1415_p1;
        end else if (((1'b0 == ap_block_pp0_stage4) & (1'b1 == ap_CS_fsm_pp0_stage4))) begin
            OutPadConv4_address1 = zext_ln127_17_fu_1350_p1;
        end else if (((1'b0 == ap_block_pp0_stage3) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
            OutPadConv4_address1 = zext_ln127_12_fu_1275_p1;
        end else if (((1'b0 == ap_block_pp0_stage2) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
            OutPadConv4_address1 = zext_ln127_7_fu_1226_p1;
        end else if (((1'b0 == ap_block_pp0_stage1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
            OutPadConv4_address1 = zext_ln127_3_fu_1146_p1;
        end else if (((1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            OutPadConv4_address1 = zext_ln121_1_fu_1050_p1;
        end else begin
            OutPadConv4_address1 = 'bx;
        end
    end else begin
        OutPadConv4_address1 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage19_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage19)) | ((1'b0 == ap_block_pp0_stage18_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage18)) | ((1'b0 == ap_block_pp0_stage17_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage17)) | ((1'b0 == ap_block_pp0_stage15_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage15)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((1'b0 == ap_block_pp0_stage16_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage16)) | ((1'b0 == ap_block_pp0_stage14_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage14)) | ((1'b0 == ap_block_pp0_stage12_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage12)) | ((1'b0 == ap_block_pp0_stage10_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage10)) | ((1'b0 == ap_block_pp0_stage13_11001) 
    & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage13)) | ((1'b0 == ap_block_pp0_stage8_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage8)) | ((1'b0 == ap_block_pp0_stage6_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6)) | ((1'b0 == ap_block_pp0_stage11_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage11)) | ((1'b0 == ap_block_pp0_stage7_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7)) | ((1'b0 == ap_block_pp0_stage4_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4)) | ((1'b0 == ap_block_pp0_stage9_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage9)) | ((1'b0 == ap_block_pp0_stage5_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5)) | ((1'b0 == ap_block_pp0_stage3_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3)) | ((1'b0 == ap_block_pp0_stage2_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 
    == ap_CS_fsm_pp0_stage2)) | ((1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)))) begin
        OutPadConv4_ce0 = 1'b1;
    end else begin
        OutPadConv4_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage19_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage19)) | ((1'b0 == ap_block_pp0_stage18_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage18)) | ((1'b0 == ap_block_pp0_stage17_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage17)) | ((1'b0 == ap_block_pp0_stage15_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage15)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((1'b0 == ap_block_pp0_stage16_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage16)) | ((1'b0 == ap_block_pp0_stage14_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage14)) | ((1'b0 == ap_block_pp0_stage12_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage12)) | ((1'b0 == ap_block_pp0_stage10_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage10)) | ((1'b0 == ap_block_pp0_stage13_11001) 
    & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage13)) | ((1'b0 == ap_block_pp0_stage8_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage8)) | ((1'b0 == ap_block_pp0_stage6_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6)) | ((1'b0 == ap_block_pp0_stage11_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage11)) | ((1'b0 == ap_block_pp0_stage7_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7)) | ((1'b0 == ap_block_pp0_stage4_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4)) | ((1'b0 == ap_block_pp0_stage9_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage9)) | ((1'b0 == ap_block_pp0_stage5_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5)) | ((1'b0 == ap_block_pp0_stage3_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3)) | ((1'b0 == ap_block_pp0_stage2_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 
    == ap_CS_fsm_pp0_stage2)) | ((1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)))) begin
        OutPadConv4_ce1 = 1'b1;
    end else begin
        OutPadConv4_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        Weights_address0 = arrayidx31_sum_cast_fu_2451_p1;
    end else if (((1'b0 == ap_block_pp0_stage20) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage20))) begin
        Weights_address0 = zext_ln127_78_fu_2427_p1;
    end else if (((1'b0 == ap_block_pp0_stage19) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage19))) begin
        Weights_address0 = zext_ln127_74_fu_2364_p1;
    end else if (((1'b0 == ap_block_pp0_stage18) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage18))) begin
        Weights_address0 = zext_ln127_70_fu_2299_p1;
    end else if (((1'b0 == ap_block_pp0_stage17) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage17))) begin
        Weights_address0 = zext_ln127_66_fu_2236_p1;
    end else if (((1'b0 == ap_block_pp0_stage16) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage16))) begin
        Weights_address0 = zext_ln127_62_fu_2171_p1;
    end else if (((1'b0 == ap_block_pp0_stage15) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage15))) begin
        Weights_address0 = zext_ln127_58_fu_2105_p1;
    end else if (((1'b0 == ap_block_pp0_stage14) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage14))) begin
        Weights_address0 = zext_ln127_54_fu_2035_p1;
    end else if (((1'b0 == ap_block_pp0_stage13) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage13))) begin
        Weights_address0 = zext_ln127_50_fu_1962_p1;
    end else if (((1'b0 == ap_block_pp0_stage12) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage12))) begin
        Weights_address0 = zext_ln127_46_fu_1878_p1;
    end else if (((1'b0 == ap_block_pp0_stage11) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage11))) begin
        Weights_address0 = zext_ln127_42_fu_1791_p1;
    end else if (((1'b0 == ap_block_pp0_stage10) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage10))) begin
        Weights_address0 = zext_ln127_38_fu_1726_p1;
    end else if (((1'b0 == ap_block_pp0_stage9) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage9))) begin
        Weights_address0 = zext_ln127_34_fu_1659_p1;
    end else if (((1'b0 == ap_block_pp0_stage8) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage8))) begin
        Weights_address0 = zext_ln127_30_fu_1594_p1;
    end else if (((1'b0 == ap_block_pp0_stage7) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7))) begin
        Weights_address0 = zext_ln127_26_fu_1528_p1;
    end else if (((1'b0 == ap_block_pp0_stage6) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6))) begin
        Weights_address0 = zext_ln127_22_fu_1460_p1;
    end else if (((1'b0 == ap_block_pp0_stage5) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5))) begin
        Weights_address0 = zext_ln127_18_fu_1395_p1;
    end else if (((1'b0 == ap_block_pp0_stage4) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4))) begin
        Weights_address0 = zext_ln127_13_fu_1320_p1;
    end else if (((1'b0 == ap_block_pp0_stage3) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
        Weights_address0 = zext_ln127_8_fu_1255_p1;
    end else if (((1'b0 == ap_block_pp0_stage2) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        Weights_address0 = zext_ln127_4_fu_1206_p1;
    end else if (((1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        Weights_address0 = zext_ln127_2_fu_1136_p1;
    end else begin
        Weights_address0 = 'bx;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp0_iter0 == 1'b1)) begin
        if (((1'b0 == ap_block_pp0_stage20) & (1'b1 == ap_CS_fsm_pp0_stage20))) begin
            Weights_address1 = zext_ln127_80_fu_2437_p1;
        end else if (((1'b0 == ap_block_pp0_stage19) & (1'b1 == ap_CS_fsm_pp0_stage19))) begin
            Weights_address1 = zext_ln127_76_fu_2374_p1;
        end else if (((1'b0 == ap_block_pp0_stage18) & (1'b1 == ap_CS_fsm_pp0_stage18))) begin
            Weights_address1 = zext_ln127_72_fu_2309_p1;
        end else if (((1'b0 == ap_block_pp0_stage17) & (1'b1 == ap_CS_fsm_pp0_stage17))) begin
            Weights_address1 = zext_ln127_68_fu_2246_p1;
        end else if (((1'b0 == ap_block_pp0_stage16) & (1'b1 == ap_CS_fsm_pp0_stage16))) begin
            Weights_address1 = zext_ln127_64_fu_2181_p1;
        end else if (((1'b0 == ap_block_pp0_stage15) & (1'b1 == ap_CS_fsm_pp0_stage15))) begin
            Weights_address1 = zext_ln127_60_fu_2115_p1;
        end else if (((1'b0 == ap_block_pp0_stage14) & (1'b1 == ap_CS_fsm_pp0_stage14))) begin
            Weights_address1 = zext_ln127_56_fu_2045_p1;
        end else if (((1'b0 == ap_block_pp0_stage13) & (1'b1 == ap_CS_fsm_pp0_stage13))) begin
            Weights_address1 = zext_ln127_52_fu_1972_p1;
        end else if (((1'b0 == ap_block_pp0_stage12) & (1'b1 == ap_CS_fsm_pp0_stage12))) begin
            Weights_address1 = zext_ln127_48_fu_1888_p1;
        end else if (((1'b0 == ap_block_pp0_stage11) & (1'b1 == ap_CS_fsm_pp0_stage11))) begin
            Weights_address1 = zext_ln127_44_fu_1801_p1;
        end else if (((1'b0 == ap_block_pp0_stage10) & (1'b1 == ap_CS_fsm_pp0_stage10))) begin
            Weights_address1 = zext_ln127_40_fu_1736_p1;
        end else if (((1'b0 == ap_block_pp0_stage9) & (1'b1 == ap_CS_fsm_pp0_stage9))) begin
            Weights_address1 = zext_ln127_36_fu_1669_p1;
        end else if (((1'b0 == ap_block_pp0_stage8) & (1'b1 == ap_CS_fsm_pp0_stage8))) begin
            Weights_address1 = zext_ln127_32_fu_1604_p1;
        end else if (((1'b0 == ap_block_pp0_stage7) & (1'b1 == ap_CS_fsm_pp0_stage7))) begin
            Weights_address1 = zext_ln127_28_fu_1538_p1;
        end else if (((1'b0 == ap_block_pp0_stage6) & (1'b1 == ap_CS_fsm_pp0_stage6))) begin
            Weights_address1 = zext_ln127_24_fu_1470_p1;
        end else if (((1'b0 == ap_block_pp0_stage5) & (1'b1 == ap_CS_fsm_pp0_stage5))) begin
            Weights_address1 = zext_ln127_20_fu_1405_p1;
        end else if (((1'b0 == ap_block_pp0_stage4) & (1'b1 == ap_CS_fsm_pp0_stage4))) begin
            Weights_address1 = zext_ln127_16_fu_1340_p1;
        end else if (((1'b0 == ap_block_pp0_stage3) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
            Weights_address1 = zext_ln127_10_fu_1265_p1;
        end else if (((1'b0 == ap_block_pp0_stage2) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
            Weights_address1 = zext_ln127_6_fu_1216_p1;
        end else if (((1'b0 == ap_block_pp0_stage1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
            Weights_address1 = zext_ln127_fu_1125_p1;
        end else begin
            Weights_address1 = 'bx;
        end
    end else begin
        Weights_address1 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage20_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage20)) | ((1'b0 == ap_block_pp0_stage19_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage19)) | ((1'b0 == ap_block_pp0_stage18_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage18)) | ((1'b0 == ap_block_pp0_stage17_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage17)) | ((1'b0 == ap_block_pp0_stage15_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage15)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((1'b0 == ap_block_pp0_stage16_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage16)) | ((1'b0 == ap_block_pp0_stage14_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage14)) | ((1'b0 == ap_block_pp0_stage12_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage12)) | ((1'b0 == ap_block_pp0_stage10_11001) 
    & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage10)) | ((1'b0 == ap_block_pp0_stage13_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage13)) | ((1'b0 == ap_block_pp0_stage8_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage8)) | ((1'b0 == ap_block_pp0_stage6_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6)) | ((1'b0 == ap_block_pp0_stage11_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage11)) | ((1'b0 == ap_block_pp0_stage7_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7)) | ((1'b0 == ap_block_pp0_stage4_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4)) | ((1'b0 == ap_block_pp0_stage9_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage9)) | ((1'b0 == ap_block_pp0_stage5_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5)) | ((1'b0 == ap_block_pp0_stage3_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 
    == ap_CS_fsm_pp0_stage3)) | ((1'b0 == ap_block_pp0_stage2_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2)) | ((1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)))) begin
        Weights_ce0 = 1'b1;
    end else begin
        Weights_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage20_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage20)) | ((1'b0 == ap_block_pp0_stage19_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage19)) | ((1'b0 == ap_block_pp0_stage18_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage18)) | ((1'b0 == ap_block_pp0_stage17_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage17)) | ((1'b0 == ap_block_pp0_stage15_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage15)) | ((1'b0 == ap_block_pp0_stage16_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage16)) | ((1'b0 == ap_block_pp0_stage14_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage14)) | ((1'b0 == ap_block_pp0_stage12_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage12)) | ((1'b0 == ap_block_pp0_stage10_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage10)) | ((1'b0 == ap_block_pp0_stage13_11001) 
    & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage13)) | ((1'b0 == ap_block_pp0_stage8_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage8)) | ((1'b0 == ap_block_pp0_stage6_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6)) | ((1'b0 == ap_block_pp0_stage11_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage11)) | ((1'b0 == ap_block_pp0_stage7_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7)) | ((1'b0 == ap_block_pp0_stage4_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4)) | ((1'b0 == ap_block_pp0_stage9_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage9)) | ((1'b0 == ap_block_pp0_stage5_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5)) | ((1'b0 == ap_block_pp0_stage3_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3)) | ((1'b0 == ap_block_pp0_stage2_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 
    == ap_CS_fsm_pp0_stage2)) | ((1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)))) begin
        Weights_ce1 = 1'b1;
    end else begin
        Weights_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln119_reg_3377 == 1'd1) & (1'b0 == ap_block_pp0_stage20_subdone) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage20))) begin
        ap_condition_exit_pp0_iter0_stage20 = 1'b1;
    end else begin
        ap_condition_exit_pp0_iter0_stage20 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage1_subdone) & (ap_enable_reg_pp0_iter1 == 1'b1) & (icmp_ln119_reg_3377_pp0_iter1_reg == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        ap_condition_exit_pp0_iter1_stage1 = 1'b1;
    end else begin
        ap_condition_exit_pp0_iter1_stage1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage1_subdone) & (ap_loop_exit_ready_pp0_iter1_reg == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        ap_done_int = 1'b1;
    end else begin
        ap_done_int = ap_done_reg;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_pp0_stage0)) begin
        ap_enable_reg_pp0_iter0 = ap_start_int;
    end else begin
        ap_enable_reg_pp0_iter0 = ap_enable_reg_pp0_iter0_reg;
    end
end

always @ (*) begin
    if (((ap_idle_pp0 == 1'b1) & (ap_start_int == 1'b0) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_idle = 1'b1;
    end else begin
        ap_idle = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter2 == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b0) & (ap_enable_reg_pp0_iter0 == 1'b0))) begin
        ap_idle_pp0 = 1'b1;
    end else begin
        ap_idle_pp0 = 1'b0;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp0_iter0 == 1'b0)) begin
        ap_idle_pp0_0to0 = 1'b1;
    end else begin
        ap_idle_pp0_0to0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter2 == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b0))) begin
        ap_idle_pp0_1to2 = 1'b1;
    end else begin
        ap_idle_pp0_1to2 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage20_subdone) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage20))) begin
        ap_ready_int = 1'b1;
    end else begin
        ap_ready_int = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_loop_init == 1'b1))) begin
        ap_sig_allocacmp_indvar_flatten69_load = 11'd0;
    end else begin
        ap_sig_allocacmp_indvar_flatten69_load = indvar_flatten69_fu_242;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_loop_init == 1'b1))) begin
        ap_sig_allocacmp_n_load = 5'd0;
    end else begin
        ap_sig_allocacmp_n_load = n_fu_238;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_loop_init == 1'b1))) begin
        ap_sig_allocacmp_y_load = 7'd0;
    end else begin
        ap_sig_allocacmp_y_load = y_fu_234;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_fsm_pp0_stage0 : begin
            if ((~((ap_start_int == 1'b0) & (ap_idle_pp0_1to2 == 1'b1)) & (1'b0 == ap_block_pp0_stage0_subdone))) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage1;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage0;
            end
        end
        ap_ST_fsm_pp0_stage1 : begin
            if (((ap_idle_pp0_0to0 == 1'b1) & (1'b1 == ap_condition_exit_pp0_iter1_stage1))) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage0;
            end else if ((1'b0 == ap_block_pp0_stage1_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage2;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage1;
            end
        end
        ap_ST_fsm_pp0_stage2 : begin
            if ((1'b0 == ap_block_pp0_stage2_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage3;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage2;
            end
        end
        ap_ST_fsm_pp0_stage3 : begin
            if ((1'b0 == ap_block_pp0_stage3_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage4;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage3;
            end
        end
        ap_ST_fsm_pp0_stage4 : begin
            if ((1'b0 == ap_block_pp0_stage4_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage5;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage4;
            end
        end
        ap_ST_fsm_pp0_stage5 : begin
            if ((1'b0 == ap_block_pp0_stage5_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage6;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage5;
            end
        end
        ap_ST_fsm_pp0_stage6 : begin
            if ((1'b0 == ap_block_pp0_stage6_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage7;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage6;
            end
        end
        ap_ST_fsm_pp0_stage7 : begin
            if ((1'b0 == ap_block_pp0_stage7_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage8;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage7;
            end
        end
        ap_ST_fsm_pp0_stage8 : begin
            if ((1'b0 == ap_block_pp0_stage8_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage9;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage8;
            end
        end
        ap_ST_fsm_pp0_stage9 : begin
            if ((1'b0 == ap_block_pp0_stage9_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage10;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage9;
            end
        end
        ap_ST_fsm_pp0_stage10 : begin
            if ((1'b0 == ap_block_pp0_stage10_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage11;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage10;
            end
        end
        ap_ST_fsm_pp0_stage11 : begin
            if ((1'b0 == ap_block_pp0_stage11_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage12;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage11;
            end
        end
        ap_ST_fsm_pp0_stage12 : begin
            if ((1'b0 == ap_block_pp0_stage12_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage13;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage12;
            end
        end
        ap_ST_fsm_pp0_stage13 : begin
            if ((1'b0 == ap_block_pp0_stage13_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage14;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage13;
            end
        end
        ap_ST_fsm_pp0_stage14 : begin
            if ((1'b0 == ap_block_pp0_stage14_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage15;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage14;
            end
        end
        ap_ST_fsm_pp0_stage15 : begin
            if ((1'b0 == ap_block_pp0_stage15_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage16;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage15;
            end
        end
        ap_ST_fsm_pp0_stage16 : begin
            if ((1'b0 == ap_block_pp0_stage16_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage17;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage16;
            end
        end
        ap_ST_fsm_pp0_stage17 : begin
            if ((1'b0 == ap_block_pp0_stage17_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage18;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage17;
            end
        end
        ap_ST_fsm_pp0_stage18 : begin
            if ((1'b0 == ap_block_pp0_stage18_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage19;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage18;
            end
        end
        ap_ST_fsm_pp0_stage19 : begin
            if ((1'b0 == ap_block_pp0_stage19_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage20;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage19;
            end
        end
        ap_ST_fsm_pp0_stage20 : begin
            if ((1'b0 == ap_block_pp0_stage20_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage0;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage20;
            end
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign OutConv4_address0 = zext_ln129_1_fu_2987_p1;

assign OutConv4_d0 = ((tmp_fu_2979_p3[0:0] == 1'b1) ? 16'd0 : add_ln129_2_fu_2991_p2);

assign add_ln119_1_fu_1044_p2 = (ap_sig_allocacmp_n_load + 5'd1);

assign add_ln119_fu_1018_p2 = (ap_sig_allocacmp_indvar_flatten69_load + 11'd1);

assign add_ln127_101_fu_2261_p2 = ($signed(zext_ln121_2_reg_4049) + $signed(10'd588));

assign add_ln127_102_fu_2304_p2 = (p_cast109_reg_3434 + 11'd639);

assign add_ln127_104_fu_2314_p2 = ($signed(zext_ln121_2_reg_4049) + $signed(10'd589));

assign add_ln127_105_fu_2359_p2 = (p_cast109_reg_3434 + 11'd640);

assign add_ln127_107_fu_2324_p2 = ($signed(zext_ln121_2_reg_4049) + $signed(10'd590));

assign add_ln127_108_fu_2369_p2 = (p_cast109_reg_3434 + 11'd641);

assign add_ln127_10_fu_1221_p2 = (select_ln119_reg_3391 + 7'd4);

assign add_ln127_110_fu_2379_p2 = ($signed(zext_ln121_2_reg_4049) + $signed(10'd591));

assign add_ln127_111_fu_2422_p2 = (p_cast109_reg_3434 + 11'd642);

assign add_ln127_113_fu_2389_p2 = ($signed(zext_ln121_2_reg_4049) + $signed(10'd592));

assign add_ln127_114_fu_2432_p2 = (p_cast109_reg_3434 + 11'd643);

assign add_ln127_11_fu_1250_p2 = (p_cast109_reg_3434 + 11'd608);

assign add_ln127_13_fu_1231_p2 = (zext_ln121_4_fu_1166_p1 + 8'd84);

assign add_ln127_14_fu_1260_p2 = (p_cast109_reg_3434 + 11'd609);

assign add_ln127_16_fu_1270_p2 = (zext_ln121_4_reg_3494 + 8'd85);

assign add_ln127_17_fu_1314_p2 = (zext_ln127_11_fu_1310_p1 + 11'd604);

assign add_ln127_19_fu_1280_p2 = (zext_ln121_4_reg_3494 + 8'd86);

assign add_ln127_1_fu_1055_p2 = (select_ln119_fu_1036_p3 + 7'd1);

assign add_ln127_20_fu_1334_p2 = (zext_ln127_14_fu_1330_p1 + 11'd604);

assign add_ln127_22_fu_1345_p2 = (zext_ln121_4_reg_3494 + 8'd87);

assign add_ln127_23_fu_1390_p2 = (p_cast109_reg_3434 + 11'd612);

assign add_ln127_25_fu_1355_p2 = (zext_ln121_4_reg_3494 + 8'd88);

assign add_ln127_26_fu_1400_p2 = (p_cast109_reg_3434 + 11'd613);

assign add_ln127_28_fu_1410_p2 = ($signed(zext_ln121_4_reg_3494) + $signed(8'd168));

assign add_ln127_29_fu_1455_p2 = (p_cast109_reg_3434 + 11'd614);

assign add_ln127_2_fu_1130_p2 = (p_cast109_fu_1115_p1 + 11'd605);

assign add_ln127_31_fu_1420_p2 = ($signed(zext_ln121_4_reg_3494) + $signed(8'd169));

assign add_ln127_32_fu_1465_p2 = (p_cast109_reg_3434 + 11'd615);

assign add_ln127_34_fu_1475_p2 = ($signed(zext_ln121_4_reg_3494) + $signed(8'd170));

assign add_ln127_35_fu_1523_p2 = (p_cast109_reg_3434 + 11'd616);

assign add_ln127_37_fu_1485_p2 = ($signed(zext_ln121_4_reg_3494) + $signed(8'd171));

assign add_ln127_38_fu_1533_p2 = (p_cast109_reg_3434 + 11'd617);

assign add_ln127_40_fu_1543_p2 = ($signed(zext_ln121_4_reg_3494) + $signed(8'd172));

assign add_ln127_41_fu_1589_p2 = (p_cast109_reg_3434 + 11'd618);

assign add_ln127_43_fu_1553_p2 = (zext_ln121_3_fu_1495_p1 + 9'd252);

assign add_ln127_44_fu_1599_p2 = (p_cast109_reg_3434 + 11'd619);

assign add_ln127_46_fu_1609_p2 = (zext_ln121_3_reg_3686 + 9'd253);

assign add_ln127_47_fu_1654_p2 = (p_cast109_reg_3434 + 11'd620);

assign add_ln127_49_fu_1619_p2 = (zext_ln121_3_reg_3686 + 9'd254);

assign add_ln127_4_fu_1141_p2 = (select_ln119_reg_3391 + 7'd2);

assign add_ln127_50_fu_1664_p2 = (p_cast109_reg_3434 + 11'd621);

assign add_ln127_52_fu_1674_p2 = (zext_ln121_3_reg_3686 + 9'd255);

assign add_ln127_53_fu_1721_p2 = (p_cast109_reg_3434 + 11'd622);

assign add_ln127_55_fu_1731_p2 = (p_cast109_reg_3434 + 11'd623);

assign add_ln127_57_fu_1741_p2 = ($signed(zext_ln121_3_reg_3686) + $signed(9'd336));

assign add_ln127_58_fu_1786_p2 = (p_cast109_reg_3434 + 11'd624);

assign add_ln127_5_fu_1201_p2 = (p_cast109_reg_3434 + 11'd606);

assign add_ln127_60_fu_1751_p2 = ($signed(zext_ln121_3_reg_3686) + $signed(9'd337));

assign add_ln127_61_fu_1796_p2 = (p_cast109_reg_3434 + 11'd625);

assign add_ln127_63_fu_1806_p2 = ($signed(zext_ln121_3_reg_3686) + $signed(9'd338));

assign add_ln127_64_fu_1873_p2 = (p_cast109_reg_3434 + 11'd626);

assign add_ln127_66_fu_1816_p2 = ($signed(zext_ln121_3_reg_3686) + $signed(9'd339));

assign add_ln127_67_fu_1883_p2 = (p_cast109_reg_3434 + 11'd627);

assign add_ln127_69_fu_1893_p2 = ($signed(zext_ln121_3_reg_3686) + $signed(9'd340));

assign add_ln127_70_fu_1957_p2 = (p_cast109_reg_3434 + 11'd628);

assign add_ln127_72_fu_1903_p2 = ($signed(zext_ln121_4_reg_3494) + $signed(8'd164));

assign add_ln127_73_fu_1967_p2 = (p_cast109_reg_3434 + 11'd629);

assign add_ln127_75_fu_1977_p2 = ($signed(zext_ln121_4_reg_3494) + $signed(8'd165));

assign add_ln127_76_fu_2030_p2 = (p_cast109_reg_3434 + 11'd630);

assign add_ln127_78_fu_1991_p2 = ($signed(zext_ln121_4_reg_3494) + $signed(8'd166));

assign add_ln127_79_fu_2040_p2 = (p_cast109_reg_3434 + 11'd631);

assign add_ln127_7_fu_1151_p2 = (select_ln119_reg_3391 + 7'd3);

assign add_ln127_81_fu_2050_p2 = ($signed(zext_ln121_4_reg_3494) + $signed(8'd167));

assign add_ln127_82_fu_2100_p2 = (p_cast109_reg_3434 + 11'd632);

assign add_ln127_84_fu_2110_p2 = (p_cast109_reg_3434 + 11'd633);

assign add_ln127_86_fu_2120_p2 = (zext_ln121_2_fu_2072_p1 + 10'd504);

assign add_ln127_87_fu_2166_p2 = (p_cast109_reg_3434 + 11'd634);

assign add_ln127_89_fu_2131_p2 = (zext_ln121_2_fu_2072_p1 + 10'd505);

assign add_ln127_8_fu_1211_p2 = (p_cast109_reg_3434 + 11'd607);

assign add_ln127_90_fu_2176_p2 = (p_cast109_reg_3434 + 11'd635);

assign add_ln127_92_fu_2186_p2 = (zext_ln121_2_reg_4049 + 10'd506);

assign add_ln127_93_fu_2231_p2 = (p_cast109_reg_3434 + 11'd636);

assign add_ln127_95_fu_2196_p2 = (zext_ln121_2_reg_4049 + 10'd507);

assign add_ln127_96_fu_2241_p2 = (p_cast109_reg_3434 + 11'd637);

assign add_ln127_98_fu_2251_p2 = (zext_ln121_2_reg_4049 + 10'd508);

assign add_ln127_99_fu_2294_p2 = (p_cast109_reg_3434 + 11'd638);

assign add_ln127_fu_1119_p2 = (p_cast109_fu_1115_p1 + 11'd604);

assign add_ln129_1_fu_1926_p2 = (zext_ln129_fu_1922_p1 + p_shl31_cast_fu_1833_p1);

assign add_ln129_2_fu_2991_p2 = ($signed(Weights_load_89_reg_4406) + $signed(s_fu_2960_p4));

assign add_ln129_3_fu_1917_p2 = (zext_ln121_fu_1844_p1 + zext_ln121_3_reg_3686);

assign add_ln129_fu_2973_p2 = ($signed(sext_ln129_fu_2969_p1) + $signed(conv_i_i13_i93_i232_fu_2957_p1));

assign ap_CS_fsm_pp0_stage0 = ap_CS_fsm[32'd0];

assign ap_CS_fsm_pp0_stage1 = ap_CS_fsm[32'd1];

assign ap_CS_fsm_pp0_stage10 = ap_CS_fsm[32'd10];

assign ap_CS_fsm_pp0_stage11 = ap_CS_fsm[32'd11];

assign ap_CS_fsm_pp0_stage12 = ap_CS_fsm[32'd12];

assign ap_CS_fsm_pp0_stage13 = ap_CS_fsm[32'd13];

assign ap_CS_fsm_pp0_stage14 = ap_CS_fsm[32'd14];

assign ap_CS_fsm_pp0_stage15 = ap_CS_fsm[32'd15];

assign ap_CS_fsm_pp0_stage16 = ap_CS_fsm[32'd16];

assign ap_CS_fsm_pp0_stage17 = ap_CS_fsm[32'd17];

assign ap_CS_fsm_pp0_stage18 = ap_CS_fsm[32'd18];

assign ap_CS_fsm_pp0_stage19 = ap_CS_fsm[32'd19];

assign ap_CS_fsm_pp0_stage2 = ap_CS_fsm[32'd2];

assign ap_CS_fsm_pp0_stage20 = ap_CS_fsm[32'd20];

assign ap_CS_fsm_pp0_stage3 = ap_CS_fsm[32'd3];

assign ap_CS_fsm_pp0_stage4 = ap_CS_fsm[32'd4];

assign ap_CS_fsm_pp0_stage5 = ap_CS_fsm[32'd5];

assign ap_CS_fsm_pp0_stage6 = ap_CS_fsm[32'd6];

assign ap_CS_fsm_pp0_stage7 = ap_CS_fsm[32'd7];

assign ap_CS_fsm_pp0_stage8 = ap_CS_fsm[32'd8];

assign ap_CS_fsm_pp0_stage9 = ap_CS_fsm[32'd9];

assign ap_block_pp0_stage0 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage0_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage0_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage1 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage10 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage10_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage10_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage11 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage11_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage11_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage12 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage12_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage12_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage13 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage13_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage13_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage14 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage14_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage14_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage15 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage15_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage15_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage16 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage16_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage16_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage17 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage17_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage17_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage18 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage18_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage18_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage19 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage19_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage19_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage1_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage1_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage2 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage20 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage20_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage20_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage2_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage2_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage3 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage3_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage3_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage4 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage4_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage4_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage5 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage5_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage5_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage6 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage6_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage6_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage7 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage7_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage7_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage8 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage8_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage8_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage9 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage9_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage9_subdone = ~(1'b1 == 1'b1);

assign ap_enable_pp0 = (ap_idle_pp0 ^ 1'b1);

assign ap_loop_exit_ready = ap_condition_exit_pp0_iter0_stage20;

assign arrayidx31_sum_cast_fu_2451_p1 = arrayidx31_sum_fu_2445_p2;

assign arrayidx31_sum_fu_2445_p2 = ($signed(zext_ln119_fu_2442_p1) + $signed(11'd1244));

assign conv_i_i13_i93_i232_fu_2957_p1 = Weights_load_89_reg_4406;

assign empty_162_fu_1109_p2 = (p_shl33_cast_fu_1093_p1 + p_shl34_cast_fu_1105_p1);

assign empty_fu_1081_p1 = select_ln119_1_fu_1076_p3[3:0];

assign grp_fu_3005_p2 = {{tmp_s_reg_3521}, {8'd0}};

assign grp_fu_3014_p2 = {{tmp_87_fu_1365_p4}, {8'd0}};

assign grp_fu_3023_p2 = {{tmp_88_fu_1430_p4}, {8'd0}};

assign grp_fu_3032_p2 = {{tmp_89_fu_1498_p4}, {8'd0}};

assign grp_fu_3041_p2 = {{tmp_90_fu_1564_p4}, {8'd0}};

assign grp_fu_3050_p2 = {{tmp_91_fu_1629_p4}, {8'd0}};

assign grp_fu_3059_p2 = {{tmp_92_fu_1696_p4}, {8'd0}};

assign grp_fu_3068_p2 = {{tmp_93_fu_1761_p4}, {8'd0}};

assign grp_fu_3077_p2 = {{tmp_94_fu_1848_p4}, {8'd0}};

assign grp_fu_3086_p2 = {{tmp_95_fu_1932_p4}, {8'd0}};

assign grp_fu_3095_p2 = {{tmp_96_fu_2005_p4}, {8'd0}};

assign grp_fu_3104_p2 = {{tmp_97_fu_2075_p4}, {8'd0}};

assign grp_fu_3113_p2 = {{tmp_98_fu_2142_p4}, {8'd0}};

assign grp_fu_3122_p2 = {{tmp_99_fu_2206_p4}, {8'd0}};

assign grp_fu_3131_p2 = {{tmp_100_fu_2271_p4}, {8'd0}};

assign grp_fu_3140_p2 = {{tmp_101_fu_2334_p4}, {8'd0}};

assign grp_fu_3149_p2 = {{tmp_102_fu_2399_p4}, {8'd0}};

assign grp_fu_3158_p2 = {{tmp_103_fu_2456_p4}, {8'd0}};

assign grp_fu_3167_p2 = {{tmp_104_fu_2481_p4}, {8'd0}};

assign grp_fu_3176_p2 = {{tmp_105_fu_2504_p4}, {8'd0}};

assign grp_fu_3185_p2 = {{tmp_106_fu_2529_p4}, {8'd0}};

assign grp_fu_3194_p2 = {{tmp_107_fu_2552_p4}, {8'd0}};

assign grp_fu_3203_p2 = {{tmp_108_fu_2576_p4}, {8'd0}};

assign grp_fu_3212_p2 = {{tmp_109_fu_2599_p4}, {8'd0}};

assign grp_fu_3221_p2 = {{tmp_110_fu_2623_p4}, {8'd0}};

assign grp_fu_3230_p2 = {{tmp_111_fu_2646_p4}, {8'd0}};

assign grp_fu_3239_p2 = {{tmp_112_fu_2670_p4}, {8'd0}};

assign grp_fu_3248_p2 = {{tmp_113_fu_2693_p4}, {8'd0}};

assign grp_fu_3257_p2 = {{tmp_114_fu_2716_p4}, {8'd0}};

assign grp_fu_3266_p2 = {{tmp_115_fu_2739_p4}, {8'd0}};

assign grp_fu_3275_p2 = {{tmp_116_fu_2762_p4}, {8'd0}};

assign grp_fu_3284_p2 = {{tmp_117_fu_2785_p4}, {8'd0}};

assign grp_fu_3293_p2 = {{tmp_118_fu_2808_p4}, {8'd0}};

assign grp_fu_3302_p2 = {{tmp_119_fu_2831_p4}, {8'd0}};

assign grp_fu_3311_p2 = {{tmp_120_fu_2854_p4}, {8'd0}};

assign grp_fu_3320_p2 = {{tmp_121_fu_2877_p4}, {8'd0}};

assign grp_fu_3329_p2 = {{tmp_122_fu_2900_p4}, {8'd0}};

assign grp_fu_3338_p2 = {{tmp_123_fu_2923_p4}, {8'd0}};

assign grp_fu_3347_p2 = {{tmp_124_fu_2940_p4}, {8'd0}};

assign icmp_ln119_fu_1012_p2 = ((ap_sig_allocacmp_indvar_flatten69_load == 11'd1280) ? 1'b1 : 1'b0);

assign icmp_ln121_fu_1030_p2 = ((ap_sig_allocacmp_y_load == 7'd80) ? 1'b1 : 1'b0);

assign or_ln127_1_fu_1325_p2 = (empty_162_reg_3428 | 10'd7);

assign or_ln127_fu_1305_p2 = (empty_162_reg_3428 | 10'd6);

assign p_cast109_fu_1115_p1 = empty_162_fu_1109_p2;

assign p_shl22_fu_1085_p3 = {{empty_fu_1081_p1}, {5'd0}};

assign p_shl23_fu_1826_p3 = {{empty_reg_3422}, {6'd0}};

assign p_shl24_fu_1837_p3 = {{empty_reg_3422}, {4'd0}};

assign p_shl31_cast_fu_1833_p1 = p_shl23_fu_1826_p3;

assign p_shl33_cast_fu_1093_p1 = p_shl22_fu_1085_p3;

assign p_shl34_cast_fu_1105_p1 = p_shl_fu_1097_p3;

assign p_shl_fu_1097_p3 = {{empty_fu_1081_p1}, {3'd0}};

assign s_fu_2960_p1 = grp_fu_3347_p3;

assign s_fu_2960_p4 = {{s_fu_2960_p1[23:8]}};

assign select_ln119_1_fu_1076_p3 = ((icmp_ln121_reg_3386[0:0] == 1'b1) ? add_ln119_1_reg_3402 : n_load_reg_3381);

assign select_ln119_fu_1036_p3 = ((icmp_ln121_fu_1030_p2[0:0] == 1'b1) ? 7'd0 : ap_sig_allocacmp_y_load);

assign sext_ln127_50_fu_1908_p1 = $signed(add_ln127_72_fu_1903_p2);

assign sext_ln127_53_fu_1982_p1 = $signed(add_ln127_75_fu_1977_p2);

assign sext_ln127_56_fu_1996_p1 = $signed(add_ln127_78_fu_1991_p2);

assign sext_ln127_59_fu_2055_p1 = $signed(add_ln127_81_fu_2050_p2);

assign sext_ln127_62_fu_2064_p1 = add_ln127_28_reg_3636;

assign sext_ln129_fu_2969_p1 = s_fu_2960_p4;

assign tmp_100_fu_2271_p1 = grp_fu_3122_p3;

assign tmp_100_fu_2271_p4 = {{tmp_100_fu_2271_p1[23:8]}};

assign tmp_101_fu_2334_p1 = grp_fu_3131_p3;

assign tmp_101_fu_2334_p4 = {{tmp_101_fu_2334_p1[23:8]}};

assign tmp_102_fu_2399_p1 = grp_fu_3140_p3;

assign tmp_102_fu_2399_p4 = {{tmp_102_fu_2399_p1[23:8]}};

assign tmp_103_fu_2456_p1 = grp_fu_3149_p3;

assign tmp_103_fu_2456_p4 = {{tmp_103_fu_2456_p1[23:8]}};

assign tmp_104_fu_2481_p1 = grp_fu_3158_p3;

assign tmp_104_fu_2481_p4 = {{tmp_104_fu_2481_p1[23:8]}};

assign tmp_105_fu_2504_p1 = grp_fu_3167_p3;

assign tmp_105_fu_2504_p4 = {{tmp_105_fu_2504_p1[23:8]}};

assign tmp_106_fu_2529_p1 = grp_fu_3176_p3;

assign tmp_106_fu_2529_p4 = {{tmp_106_fu_2529_p1[23:8]}};

assign tmp_107_fu_2552_p1 = grp_fu_3185_p3;

assign tmp_107_fu_2552_p4 = {{tmp_107_fu_2552_p1[23:8]}};

assign tmp_108_fu_2576_p1 = grp_fu_3194_p3;

assign tmp_108_fu_2576_p4 = {{tmp_108_fu_2576_p1[23:8]}};

assign tmp_109_fu_2599_p1 = grp_fu_3203_p3;

assign tmp_109_fu_2599_p4 = {{tmp_109_fu_2599_p1[23:8]}};

assign tmp_110_fu_2623_p1 = grp_fu_3212_p3;

assign tmp_110_fu_2623_p4 = {{tmp_110_fu_2623_p1[23:8]}};

assign tmp_111_fu_2646_p1 = grp_fu_3221_p3;

assign tmp_111_fu_2646_p4 = {{tmp_111_fu_2646_p1[23:8]}};

assign tmp_112_fu_2670_p1 = grp_fu_3230_p3;

assign tmp_112_fu_2670_p4 = {{tmp_112_fu_2670_p1[23:8]}};

assign tmp_113_fu_2693_p1 = grp_fu_3239_p3;

assign tmp_113_fu_2693_p4 = {{tmp_113_fu_2693_p1[23:8]}};

assign tmp_114_fu_2716_p1 = grp_fu_3248_p3;

assign tmp_114_fu_2716_p4 = {{tmp_114_fu_2716_p1[23:8]}};

assign tmp_115_fu_2739_p1 = grp_fu_3257_p3;

assign tmp_115_fu_2739_p4 = {{tmp_115_fu_2739_p1[23:8]}};

assign tmp_116_fu_2762_p1 = grp_fu_3266_p3;

assign tmp_116_fu_2762_p4 = {{tmp_116_fu_2762_p1[23:8]}};

assign tmp_117_fu_2785_p1 = grp_fu_3275_p3;

assign tmp_117_fu_2785_p4 = {{tmp_117_fu_2785_p1[23:8]}};

assign tmp_118_fu_2808_p1 = grp_fu_3284_p3;

assign tmp_118_fu_2808_p4 = {{tmp_118_fu_2808_p1[23:8]}};

assign tmp_119_fu_2831_p1 = grp_fu_3293_p3;

assign tmp_119_fu_2831_p4 = {{tmp_119_fu_2831_p1[23:8]}};

assign tmp_120_fu_2854_p1 = grp_fu_3302_p3;

assign tmp_120_fu_2854_p4 = {{tmp_120_fu_2854_p1[23:8]}};

assign tmp_121_fu_2877_p1 = grp_fu_3311_p3;

assign tmp_121_fu_2877_p4 = {{tmp_121_fu_2877_p1[23:8]}};

assign tmp_122_fu_2900_p1 = grp_fu_3320_p3;

assign tmp_122_fu_2900_p4 = {{tmp_122_fu_2900_p1[23:8]}};

assign tmp_123_fu_2923_p1 = grp_fu_3329_p3;

assign tmp_123_fu_2923_p4 = {{tmp_123_fu_2923_p1[23:8]}};

assign tmp_124_fu_2940_p1 = grp_fu_3338_p3;

assign tmp_124_fu_2940_p4 = {{tmp_124_fu_2940_p1[23:8]}};

assign tmp_87_fu_1365_p1 = grp_fu_3005_p3;

assign tmp_87_fu_1365_p4 = {{tmp_87_fu_1365_p1[23:8]}};

assign tmp_88_fu_1430_p1 = grp_fu_3014_p3;

assign tmp_88_fu_1430_p4 = {{tmp_88_fu_1430_p1[23:8]}};

assign tmp_89_fu_1498_p1 = grp_fu_3023_p3;

assign tmp_89_fu_1498_p4 = {{tmp_89_fu_1498_p1[23:8]}};

assign tmp_90_fu_1564_p1 = grp_fu_3032_p3;

assign tmp_90_fu_1564_p4 = {{tmp_90_fu_1564_p1[23:8]}};

assign tmp_91_fu_1629_p1 = grp_fu_3041_p3;

assign tmp_91_fu_1629_p4 = {{tmp_91_fu_1629_p1[23:8]}};

assign tmp_92_fu_1696_p1 = grp_fu_3050_p3;

assign tmp_92_fu_1696_p4 = {{tmp_92_fu_1696_p1[23:8]}};

assign tmp_93_fu_1761_p1 = grp_fu_3059_p3;

assign tmp_93_fu_1761_p4 = {{tmp_93_fu_1761_p1[23:8]}};

assign tmp_94_fu_1848_p1 = grp_fu_3068_p3;

assign tmp_94_fu_1848_p4 = {{tmp_94_fu_1848_p1[23:8]}};

assign tmp_95_fu_1932_p1 = grp_fu_3077_p3;

assign tmp_95_fu_1932_p4 = {{tmp_95_fu_1932_p1[23:8]}};

assign tmp_96_fu_2005_p1 = grp_fu_3086_p3;

assign tmp_96_fu_2005_p4 = {{tmp_96_fu_2005_p1[23:8]}};

assign tmp_97_fu_2075_p1 = grp_fu_3095_p3;

assign tmp_97_fu_2075_p4 = {{tmp_97_fu_2075_p1[23:8]}};

assign tmp_98_fu_2142_p1 = grp_fu_3104_p3;

assign tmp_98_fu_2142_p4 = {{tmp_98_fu_2142_p1[23:8]}};

assign tmp_99_fu_2206_p1 = grp_fu_3113_p3;

assign tmp_99_fu_2206_p4 = {{tmp_99_fu_2206_p1[23:8]}};

assign tmp_fu_2979_p3 = add_ln129_fu_2973_p2[32'd16];

assign zext_ln119_fu_2442_p1 = select_ln119_1_reg_3417;

assign zext_ln121_1_fu_1050_p1 = select_ln119_fu_1036_p3;

assign zext_ln121_2_fu_2072_p1 = select_ln119_reg_3391;

assign zext_ln121_3_fu_1495_p1 = select_ln119_reg_3391;

assign zext_ln121_4_fu_1166_p1 = select_ln119_reg_3391;

assign zext_ln121_fu_1844_p1 = p_shl24_fu_1837_p3;

assign zext_ln127_10_fu_1265_p1 = add_ln127_14_fu_1260_p2;

assign zext_ln127_11_fu_1310_p1 = or_ln127_fu_1305_p2;

assign zext_ln127_12_fu_1275_p1 = add_ln127_16_fu_1270_p2;

assign zext_ln127_13_fu_1320_p1 = add_ln127_17_fu_1314_p2;

assign zext_ln127_14_fu_1330_p1 = or_ln127_1_fu_1325_p2;

assign zext_ln127_15_fu_1285_p1 = add_ln127_19_fu_1280_p2;

assign zext_ln127_16_fu_1340_p1 = add_ln127_20_fu_1334_p2;

assign zext_ln127_17_fu_1350_p1 = add_ln127_22_fu_1345_p2;

assign zext_ln127_18_fu_1395_p1 = add_ln127_23_fu_1390_p2;

assign zext_ln127_19_fu_1360_p1 = add_ln127_25_fu_1355_p2;

assign zext_ln127_1_fu_1061_p1 = add_ln127_1_fu_1055_p2;

assign zext_ln127_20_fu_1405_p1 = add_ln127_26_fu_1400_p2;

assign zext_ln127_21_fu_1415_p1 = $unsigned(add_ln127_28_fu_1410_p2);

assign zext_ln127_22_fu_1460_p1 = add_ln127_29_fu_1455_p2;

assign zext_ln127_23_fu_1425_p1 = add_ln127_31_fu_1420_p2;

assign zext_ln127_24_fu_1470_p1 = add_ln127_32_fu_1465_p2;

assign zext_ln127_25_fu_1480_p1 = add_ln127_34_fu_1475_p2;

assign zext_ln127_26_fu_1528_p1 = add_ln127_35_fu_1523_p2;

assign zext_ln127_27_fu_1490_p1 = add_ln127_37_fu_1485_p2;

assign zext_ln127_28_fu_1538_p1 = add_ln127_38_fu_1533_p2;

assign zext_ln127_29_fu_1548_p1 = add_ln127_40_fu_1543_p2;

assign zext_ln127_2_fu_1136_p1 = add_ln127_2_fu_1130_p2;

assign zext_ln127_30_fu_1594_p1 = add_ln127_41_fu_1589_p2;

assign zext_ln127_31_fu_1559_p1 = add_ln127_43_fu_1553_p2;

assign zext_ln127_32_fu_1604_p1 = add_ln127_44_fu_1599_p2;

assign zext_ln127_33_fu_1614_p1 = add_ln127_46_fu_1609_p2;

assign zext_ln127_34_fu_1659_p1 = add_ln127_47_fu_1654_p2;

assign zext_ln127_35_fu_1624_p1 = add_ln127_49_fu_1619_p2;

assign zext_ln127_36_fu_1669_p1 = add_ln127_50_fu_1664_p2;

assign zext_ln127_37_fu_1679_p1 = add_ln127_52_fu_1674_p2;

assign zext_ln127_38_fu_1726_p1 = add_ln127_53_fu_1721_p2;

assign zext_ln127_39_cast_fu_1684_p3 = {{2'd2}, {select_ln119_reg_3391}};

assign zext_ln127_39_fu_1691_p1 = zext_ln127_39_cast_fu_1684_p3;

assign zext_ln127_3_fu_1146_p1 = add_ln127_4_fu_1141_p2;

assign zext_ln127_40_fu_1736_p1 = add_ln127_55_fu_1731_p2;

assign zext_ln127_41_fu_1746_p1 = add_ln127_57_fu_1741_p2;

assign zext_ln127_42_fu_1791_p1 = add_ln127_58_fu_1786_p2;

assign zext_ln127_43_fu_1756_p1 = add_ln127_60_fu_1751_p2;

assign zext_ln127_44_fu_1801_p1 = add_ln127_61_fu_1796_p2;

assign zext_ln127_45_fu_1811_p1 = add_ln127_63_fu_1806_p2;

assign zext_ln127_46_fu_1878_p1 = add_ln127_64_fu_1873_p2;

assign zext_ln127_47_fu_1821_p1 = add_ln127_66_fu_1816_p2;

assign zext_ln127_48_fu_1888_p1 = add_ln127_67_fu_1883_p2;

assign zext_ln127_49_fu_1898_p1 = add_ln127_69_fu_1893_p2;

assign zext_ln127_4_fu_1206_p1 = add_ln127_5_fu_1201_p2;

assign zext_ln127_50_fu_1962_p1 = add_ln127_70_fu_1957_p2;

assign zext_ln127_51_fu_1912_p1 = $unsigned(sext_ln127_50_fu_1908_p1);

assign zext_ln127_52_fu_1972_p1 = add_ln127_73_fu_1967_p2;

assign zext_ln127_53_fu_1986_p1 = $unsigned(sext_ln127_53_fu_1982_p1);

assign zext_ln127_54_fu_2035_p1 = add_ln127_76_fu_2030_p2;

assign zext_ln127_55_fu_2000_p1 = $unsigned(sext_ln127_56_fu_1996_p1);

assign zext_ln127_56_fu_2045_p1 = add_ln127_79_fu_2040_p2;

assign zext_ln127_57_fu_2059_p1 = $unsigned(sext_ln127_59_fu_2055_p1);

assign zext_ln127_58_fu_2105_p1 = add_ln127_82_fu_2100_p2;

assign zext_ln127_59_fu_2067_p1 = $unsigned(sext_ln127_62_fu_2064_p1);

assign zext_ln127_5_fu_1156_p1 = add_ln127_7_fu_1151_p2;

assign zext_ln127_60_fu_2115_p1 = add_ln127_84_fu_2110_p2;

assign zext_ln127_61_fu_2126_p1 = add_ln127_86_fu_2120_p2;

assign zext_ln127_62_fu_2171_p1 = add_ln127_87_fu_2166_p2;

assign zext_ln127_63_fu_2137_p1 = add_ln127_89_fu_2131_p2;

assign zext_ln127_64_fu_2181_p1 = add_ln127_90_fu_2176_p2;

assign zext_ln127_65_fu_2191_p1 = add_ln127_92_fu_2186_p2;

assign zext_ln127_66_fu_2236_p1 = add_ln127_93_fu_2231_p2;

assign zext_ln127_67_fu_2201_p1 = add_ln127_95_fu_2196_p2;

assign zext_ln127_68_fu_2246_p1 = add_ln127_96_fu_2241_p2;

assign zext_ln127_69_fu_2256_p1 = add_ln127_98_fu_2251_p2;

assign zext_ln127_6_fu_1216_p1 = add_ln127_8_fu_1211_p2;

assign zext_ln127_70_fu_2299_p1 = add_ln127_99_fu_2294_p2;

assign zext_ln127_71_fu_2266_p1 = add_ln127_101_fu_2261_p2;

assign zext_ln127_72_fu_2309_p1 = add_ln127_102_fu_2304_p2;

assign zext_ln127_73_fu_2319_p1 = add_ln127_104_fu_2314_p2;

assign zext_ln127_74_fu_2364_p1 = add_ln127_105_fu_2359_p2;

assign zext_ln127_75_fu_2329_p1 = add_ln127_107_fu_2324_p2;

assign zext_ln127_76_fu_2374_p1 = add_ln127_108_fu_2369_p2;

assign zext_ln127_77_fu_2384_p1 = add_ln127_110_fu_2379_p2;

assign zext_ln127_78_fu_2427_p1 = add_ln127_111_fu_2422_p2;

assign zext_ln127_79_fu_2394_p1 = add_ln127_113_fu_2389_p2;

assign zext_ln127_7_fu_1226_p1 = add_ln127_10_fu_1221_p2;

assign zext_ln127_80_fu_2437_p1 = add_ln127_114_fu_2432_p2;

assign zext_ln127_8_fu_1255_p1 = add_ln127_11_fu_1250_p2;

assign zext_ln127_9_fu_1237_p1 = add_ln127_13_fu_1231_p2;

assign zext_ln127_fu_1125_p1 = add_ln127_fu_1119_p2;

assign zext_ln129_1_fu_2987_p1 = add_ln129_1_reg_3949_pp0_iter1_reg;

assign zext_ln129_fu_1922_p1 = add_ln129_3_fu_1917_p2;

always @ (posedge ap_clk) begin
    empty_162_reg_3428[2:0] <= 3'b000;
    p_cast109_reg_3434[2:0] <= 3'b000;
    p_cast109_reg_3434[10] <= 1'b0;
    zext_ln121_4_reg_3494[7] <= 1'b0;
    zext_ln121_3_reg_3686[8:7] <= 2'b00;
    zext_ln121_2_reg_4049[9:7] <= 3'b000;
end

endmodule //CNN_CNN_Pipeline_VITIS_LOOP_119_1_loop_for_ap_4
