{"title":"LDMXCSR — Load MXCSR Register","fields":[{"name":"Instruction Modes","value":"`LDMXCSR m32`\n`VLDMXCSR m32`"},{"name":"Description","value":"Loads the source operand into the MXCSR control/status register. The source operand is a 32-bit memory location. See “MXCSR Control and Status Register” in Chapter 10, of the Intel® 64 and IA-32 Architectures Software Developer’s Manual, Volume 1, for a description of the MXCSR register and its contents."},{"name":"\u200b","value":"The LDMXCSR instruction is typically used in conjunction with the (V)STMXCSR instruction, which stores the contents of the MXCSR register in memory."},{"name":"\u200b","value":"The default MXCSR value at reset is 1F80H."},{"name":"\u200b","value":"If a (V)LDMXCSR instruction clears a SIMD floating-point exception mask bit and sets the corresponding exception flag bit, a SIMD floating-point exception will not be immediately generated. The exception will be generated only upon the execution of the next instruction that meets both conditions below:"},{"name":"CPUID Flags","value":"SSE"}],"color":65535,"footer":{"text":"Thanks to Felix Cloutier for the online x86 reference"}}