5 a 1 * 0
8 /data/cf/uvpd1/sn3/trevorw/trevorw/projects/covered/diags/verilog -t main -vcd generate9.3.vcd -o generate9.3.cdd -v generate9.3.v
3 0 $root $root NA 0 0 1
3 0 main main generate9.3.v 1 38 1
2 1 24 8000c 1 3d 121002 0 0 1 2 2 $u2
1 A 0 80000 1 0 31 0 32 1 1 0 0 0 0 0 0 0
1 y 5 830004 1 0 0 0 1 1 102
4 1 0 0
3 1 main.$u2 main.$u2 generate9.3.v 0 27 1
2 2 25 50008 1 0 20004 0 0 1 4 0
2 3 25 10001 0 1 400 0 0 y
2 4 25 10008 1 37 11006 2 3
2 5 26 f0012 1 0 20004 0 0 1 4 0
2 6 26 f0012 1 47 4 5 0 foo_func.a
2 7 26 50014 1 3a 100008 0 6 foo_func
2 8 26 10001 0 1 400 0 0 y
2 9 26 10014 1 37 a 7 8
4 9 0 0
4 4 9 9
3 1 main.$u3 main.$u3 generate9.3.v 0 36 1
3 2 main.foo_func main.foo_func generate9.3.v 16 21 1
2 10 18 6000a 1 3d 131802 0 0 1 2 2 $u1
1 foo_func 16 85000d 1 0 0 0 1 1 2
1 a 17 80000c 1 0 0 0 1 1 2
4 10 0 0
3 1 main.foo_func.$u1 main.foo_func.$u1 generate9.3.v 0 20 1
2 11 19 140014 1 1 804 0 0 a
2 12 19 130013 1 1b 20808 11 0 1 2 1002
2 13 19 8000f 0 1 c00 0 0 foo_func
2 14 19 80014 1 37 1180a 12 13
4 14 0 0
