[INF:CM0023] Creating log file ../../build/tests/PortComplex/slpp_all/surelog.log.

LIB:  work
FILE: dut.sv
n<> u<0> t<Null_rule> p<56> s<55> l<1:0>
n<pr_pkg> u<1> t<StringConst> p<26> s<24> l<1:8> el<1:14>
n<> u<2> t<Struct_keyword> p<3> l<2:10> el<2:16>
n<> u<3> t<Struct_union> p<19> c<2> s<4> l<2:10> el<2:16>
n<> u<4> t<Packed_keyword> p<19> s<11> l<2:17> el<2:23>
n<> u<5> t<IntVec_TypeLogic> p<6> l<3:4> el<3:9>
n<> u<6> t<Data_type> p<7> c<5> l<3:4> el<3:9>
n<> u<7> t<Data_type_or_void> p<11> c<6> s<10> l<3:4> el<3:9>
n<alert_p> u<8> t<StringConst> p<9> l<3:10> el<3:17>
n<> u<9> t<Variable_decl_assignment> p<10> c<8> l<3:10> el<3:17>
n<> u<10> t<List_of_variable_decl_assignments> p<11> c<9> l<3:10> el<3:17>
n<> u<11> t<Struct_union_member> p<19> c<7> s<18> l<3:4> el<3:18>
n<> u<12> t<IntVec_TypeLogic> p<13> l<4:4> el<4:9>
n<> u<13> t<Data_type> p<14> c<12> l<4:4> el<4:9>
n<> u<14> t<Data_type_or_void> p<18> c<13> s<17> l<4:4> el<4:9>
n<alert_n> u<15> t<StringConst> p<16> l<4:10> el<4:17>
n<> u<16> t<Variable_decl_assignment> p<17> c<15> l<4:10> el<4:17>
n<> u<17> t<List_of_variable_decl_assignments> p<18> c<16> l<4:10> el<4:17>
n<> u<18> t<Struct_union_member> p<19> c<14> l<4:4> el<4:18>
n<> u<19> t<Data_type> p<21> c<3> s<20> l<2:10> el<5:3>
n<alert_tx_t> u<20> t<StringConst> p<21> l<5:4> el<5:14>
n<> u<21> t<Type_declaration> p<22> c<19> l<2:2> el<5:15>
n<> u<22> t<Data_declaration> p<23> c<21> l<2:2> el<5:15>
n<> u<23> t<Package_or_generate_item_declaration> p<24> c<22> l<2:2> el<5:15>
n<> u<24> t<Package_item> p<26> c<23> s<25> l<2:2> el<5:15>
n<> u<25> t<Endpackage> p<26> l<7:0> el<7:10>
n<> u<26> t<Package_declaration> p<27> c<1> l<1:0> el<7:10>
n<> u<27> t<Description> p<55> c<26> s<54> l<1:0> el<7:10>
n<> u<28> t<Module_keyword> p<52> s<29> l<9:0> el<9:6>
n<dut> u<29> t<StringConst> p<52> s<51> l<9:7> el<9:10>
n<> u<30> t<PortDir_Out> p<48> s<47> l<10:0> el<10:6>
n<pr_pkg> u<31> t<StringConst> p<32> l<10:7> el<10:13>
n<> u<32> t<Class_type> p<33> c<31> l<10:7> el<10:13>
n<> u<33> t<Class_scope> p<45> c<32> s<34> l<10:7> el<10:15>
n<alert_tx_t> u<34> t<StringConst> p<45> s<44> l<10:15> el<10:25>
n<2> u<35> t<IntConst> p<36> l<10:27> el<10:28>
n<> u<36> t<Primary_literal> p<37> c<35> l<10:27> el<10:28>
n<> u<37> t<Constant_primary> p<38> c<36> l<10:27> el<10:28>
n<> u<38> t<Constant_expression> p<43> c<37> s<42> l<10:27> el<10:28>
n<0> u<39> t<IntConst> p<40> l<10:29> el<10:30>
n<> u<40> t<Primary_literal> p<41> c<39> l<10:29> el<10:30>
n<> u<41> t<Constant_primary> p<42> c<40> l<10:29> el<10:30>
n<> u<42> t<Constant_expression> p<43> c<41> l<10:29> el<10:30>
n<> u<43> t<Constant_range> p<44> c<38> l<10:27> el<10:30>
n<> u<44> t<Packed_dimension> p<45> c<43> l<10:26> el<10:31>
n<> u<45> t<Data_type> p<46> c<33> l<10:7> el<10:31>
n<> u<46> t<Data_type_or_implicit> p<47> c<45> l<10:7> el<10:31>
n<> u<47> t<Net_port_type> p<48> c<46> l<10:7> el<10:31>
n<> u<48> t<Net_port_header> p<50> c<30> s<49> l<10:0> el<10:31>
n<alert_tx_o> u<49> t<StringConst> p<50> l<10:32> el<10:42>
n<> u<50> t<Ansi_port_declaration> p<51> c<48> l<10:0> el<10:42>
n<> u<51> t<List_of_port_declarations> p<52> c<50> l<9:10> el<11:1>
n<> u<52> t<Module_ansi_header> p<53> c<28> l<9:0> el<11:2>
n<> u<53> t<Module_declaration> p<54> c<52> l<9:0> el<13:9>
n<> u<54> t<Description> p<55> c<53> l<9:0> el<13:9>
n<> u<55> t<Source_text> p<56> c<27> l<1:0> el<13:9>
n<> u<56> t<Top_level_rule> l<1:0> el<14:0>
[WRN:PA0205] dut.sv:1: No timescale set for "pr_pkg".

[WRN:PA0205] dut.sv:9: No timescale set for "dut".

[INF:CP0300] Compilation...

[INF:CP0301] dut.sv:1: Compile package "pr_pkg".

[INF:CP0303] dut.sv:9: Compile module "work@dut".

[INF:EL0526] Design Elaboration...

[NTE:EL0503] dut.sv:9: Top level module "work@dut".

[NTE:EL0508] Nb Top level modules: 1.

[NTE:EL0509] Max instance depth: 1.

[NTE:EL0510] Nb instances: 1.

[NTE:EL0511] Nb leaf instances: 1.

UHDM HTML COVERAGE REPORT: ../../build/tests/PortComplex/slpp_all//surelog.uhdm.chk.html
====== UHDM =======
design: (work@dut)
|vpiName:work@dut
|uhdmallPackages:
\_package: pr_pkg (pr_pkg::) dut.sv:1: , parent:work@dut
  |vpiDefName:pr_pkg
  |vpiName:pr_pkg
  |vpiFullName:pr_pkg::
  |vpiTypedef:
  \_struct_typespec: (pr_pkg::alert_tx_t), line:2, col:10
    |vpiPacked:1
    |vpiName:pr_pkg::alert_tx_t
    |vpiTypespecMember:
    \_typespec_member: (alert_p), line:3, col:10
      |vpiName:alert_p
      |vpiTypespec:
      \_logic_typespec: , line:3, col:4
        |vpiInstance:
        \_package: pr_pkg (pr_pkg::) dut.sv:1: , parent:work@dut
    |vpiTypespecMember:
    \_typespec_member: (alert_n), line:4, col:10
      |vpiName:alert_n
      |vpiTypespec:
      \_logic_typespec: , line:4, col:4
        |vpiInstance:
        \_package: pr_pkg (pr_pkg::) dut.sv:1: , parent:work@dut
|uhdmallModules:
\_module: work@dut (work@dut) dut.sv:9: , endline:13:9: , parent:work@dut
  |vpiDefName:work@dut
  |vpiFullName:work@dut
  |vpiPort:
  \_port: (alert_tx_o), line:10, col:32, parent:work@dut
    |vpiName:alert_tx_o
    |vpiDirection:2
    |vpiLowConn:
    \_ref_obj: 
      |vpiActual:
      \_logic_net: (work@dut.alert_tx_o), line:10, col:32, parent:work@dut
        |vpiName:alert_tx_o
        |vpiFullName:work@dut.alert_tx_o
        |vpiNetType:1
  |vpiNet:
  \_logic_net: (work@dut.alert_tx_o), line:10, col:32, parent:work@dut
|uhdmtopModules:
\_module: work@dut (work@dut) dut.sv:9: , endline:13:9: 
  |vpiDefName:work@dut
  |vpiName:work@dut
  |vpiPort:
  \_port: (alert_tx_o), line:10, col:32, parent:work@dut
    |vpiName:alert_tx_o
    |vpiDirection:2
    |vpiTypedef:
    \_struct_typespec: (pr_pkg::alert_tx_t), line:2, col:10
      |vpiPacked:1
      |vpiName:pr_pkg::alert_tx_t
      |vpiTypespecMember:
      \_typespec_member: (alert_p), line:3, col:10
        |vpiName:alert_p
        |vpiTypespec:
        \_logic_typespec: , line:3, col:4
          |vpiInstance:
          \_package: pr_pkg (pr_pkg::) dut.sv:1: , parent:work@dut
            |vpiDefName:pr_pkg
            |vpiName:pr_pkg
            |vpiFullName:pr_pkg::
            |vpiTypedef:
            \_struct_typespec: (pr_pkg::alert_tx_t), line:2, col:10
      |vpiTypespecMember:
      \_typespec_member: (alert_n), line:4, col:10
        |vpiName:alert_n
        |vpiTypespec:
        \_logic_typespec: , line:4, col:4
          |vpiInstance:
          \_package: pr_pkg (pr_pkg::) dut.sv:1: , parent:work@dut
    |vpiLowConn:
    \_ref_obj: 
      |vpiActual:
      \_packed_array_net: (work@dut), line:10, col:32, parent:work@dut
        |vpiFullName:work@dut
        |vpiRange:
        \_range: , line:10, col:27
          |vpiLeftRange:
          \_constant: , line:10, col:27
            |vpiConstType:9
            |vpiDecompile:2
            |vpiSize:64
            |UINT:2
          |vpiRightRange:
          \_constant: , line:10, col:29
            |vpiConstType:9
            |vpiDecompile:0
            |vpiSize:64
            |UINT:0
        |vpiElement:
        \_struct_net: 
          |vpiTypespec:
          \_struct_typespec: (pr_pkg::alert_tx_t), line:2, col:10
  |vpiNet:
  \_packed_array_net: (work@dut), line:10, col:32, parent:work@dut
===================
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 2
[   NOTE] : 5

