/*
WARNING: Do NOT edit the input and output ports in this file in a text
editor if you plan to continue editing the block that represents it in
the Block Editor! File corruption is VERY likely to occur.
*/
/*
Copyright (C) 2023  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and any partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details, at
https://fpgasoftware.intel.com/eula.
*/
(header "symbol" (version "1.2"))
(symbol
	(rect 16 16 128 176)
	(text "CVOutG" (rect 5 0 73 23)(font "Intel Clear" (font_size 8)))
	(text "inst" (rect 8 135 35 156)(font "Intel Clear" ))
	(port
		(pt 0 32)
		(input)
		(text "S0" (rect 0 0 23 23)(font "Intel Clear" (font_size 8)))
		(text "S0" (rect 21 27 44 50)(font "Intel Clear" (font_size 8)))
		(line (pt 0 32)(pt 16 32))
	)
	(port
		(pt 0 48)
		(input)
		(text "S1" (rect 0 0 23 23)(font "Intel Clear" (font_size 8)))
		(text "S1" (rect 21 43 44 66)(font "Intel Clear" (font_size 8)))
		(line (pt 0 48)(pt 16 48))
	)
	(port
		(pt 0 64)
		(input)
		(text "S2" (rect 0 0 23 23)(font "Intel Clear" (font_size 8)))
		(text "S2" (rect 21 59 44 82)(font "Intel Clear" (font_size 8)))
		(line (pt 0 64)(pt 16 64))
	)
	(port
		(pt 0 80)
		(input)
		(text "S3" (rect 0 0 23 23)(font "Intel Clear" (font_size 8)))
		(text "S3" (rect 21 75 44 98)(font "Intel Clear" (font_size 8)))
		(line (pt 0 80)(pt 16 80))
	)
	(port
		(pt 0 96)
		(input)
		(text "S4" (rect 0 0 23 23)(font "Intel Clear" (font_size 8)))
		(text "S4" (rect 21 91 44 114)(font "Intel Clear" (font_size 8)))
		(line (pt 0 96)(pt 16 96))
	)
	(port
		(pt 0 112)
		(input)
		(text "S5" (rect 0 0 23 23)(font "Intel Clear" (font_size 8)))
		(text "S5" (rect 21 107 44 130)(font "Intel Clear" (font_size 8)))
		(line (pt 0 112)(pt 16 112))
	)
	(port
		(pt 0 128)
		(input)
		(text "S6" (rect 0 0 23 23)(font "Intel Clear" (font_size 8)))
		(text "S6" (rect 21 123 44 146)(font "Intel Clear" (font_size 8)))
		(line (pt 0 128)(pt 16 128))
	)
	(port
		(pt 112 32)
		(output)
		(text "CV0" (rect 0 0 35 23)(font "Intel Clear" (font_size 8)))
		(text "CV0" (rect 56 27 91 50)(font "Intel Clear" (font_size 8)))
		(line (pt 112 32)(pt 96 32))
	)
	(port
		(pt 112 48)
		(output)
		(text "CV1" (rect 0 0 35 23)(font "Intel Clear" (font_size 8)))
		(text "CV1" (rect 56 43 91 66)(font "Intel Clear" (font_size 8)))
		(line (pt 112 48)(pt 96 48))
	)
	(port
		(pt 112 64)
		(output)
		(text "CV2" (rect 0 0 35 23)(font "Intel Clear" (font_size 8)))
		(text "CV2" (rect 56 59 91 82)(font "Intel Clear" (font_size 8)))
		(line (pt 112 64)(pt 96 64))
	)
	(port
		(pt 112 80)
		(output)
		(text "CV3" (rect 0 0 35 23)(font "Intel Clear" (font_size 8)))
		(text "CV3" (rect 56 75 91 98)(font "Intel Clear" (font_size 8)))
		(line (pt 112 80)(pt 96 80))
	)
	(port
		(pt 112 96)
		(output)
		(text "CV4" (rect 0 0 35 23)(font "Intel Clear" (font_size 8)))
		(text "CV4" (rect 56 91 91 114)(font "Intel Clear" (font_size 8)))
		(line (pt 112 96)(pt 96 96))
	)
	(drawing
		(rectangle (rect 16 16 96 144))
	)
)
