/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire celloutsig_0_0z;
  wire [10:0] celloutsig_0_10z;
  wire celloutsig_0_11z;
  wire [4:0] celloutsig_0_12z;
  wire celloutsig_0_13z;
  wire celloutsig_0_14z;
  wire celloutsig_0_15z;
  wire [2:0] celloutsig_0_16z;
  reg [5:0] celloutsig_0_17z;
  wire celloutsig_0_18z;
  wire [4:0] celloutsig_0_19z;
  wire celloutsig_0_1z;
  wire [6:0] celloutsig_0_20z;
  wire celloutsig_0_21z;
  wire celloutsig_0_22z;
  wire [17:0] celloutsig_0_23z;
  wire [11:0] celloutsig_0_24z;
  wire celloutsig_0_27z;
  wire celloutsig_0_28z;
  wire [3:0] celloutsig_0_30z;
  wire celloutsig_0_39z;
  wire [19:0] celloutsig_0_3z;
  wire celloutsig_0_48z;
  wire [4:0] celloutsig_0_49z;
  wire celloutsig_0_4z;
  wire celloutsig_0_5z;
  wire celloutsig_0_6z;
  wire celloutsig_0_7z;
  wire celloutsig_0_8z;
  wire celloutsig_0_9z;
  wire celloutsig_1_0z;
  wire celloutsig_1_11z;
  wire celloutsig_1_14z;
  wire celloutsig_1_18z;
  wire celloutsig_1_19z;
  wire celloutsig_1_1z;
  wire celloutsig_1_2z;
  wire celloutsig_1_3z;
  wire celloutsig_1_4z;
  wire celloutsig_1_5z;
  wire celloutsig_1_6z;
  wire celloutsig_1_7z;
  wire [19:0] celloutsig_1_8z;
  input [31:0] clkin_data;
  wire [31:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_1_1z = !(celloutsig_1_0z ? in_data[185] : celloutsig_1_0z);
  assign celloutsig_0_11z = ~((1'h1 | celloutsig_0_6z) & celloutsig_0_10z[10]);
  assign celloutsig_0_13z = ~((celloutsig_0_8z | celloutsig_0_12z[4]) & celloutsig_0_3z[2]);
  assign celloutsig_0_21z = ~((celloutsig_0_16z[0] | celloutsig_0_12z[2]) & celloutsig_0_5z);
  assign celloutsig_0_28z = ~((celloutsig_0_22z | celloutsig_0_0z) & celloutsig_0_27z);
  assign celloutsig_0_5z = 1'h1 | ~(celloutsig_0_3z[4]);
  assign celloutsig_1_11z = celloutsig_1_0z | ~(celloutsig_1_3z);
  assign celloutsig_0_8z = celloutsig_0_4z | ~(celloutsig_0_6z);
  assign celloutsig_0_15z = celloutsig_0_4z | ~(celloutsig_0_4z);
  assign celloutsig_0_9z = celloutsig_0_8z | celloutsig_0_0z;
  assign celloutsig_0_6z = celloutsig_0_5z ^ celloutsig_0_0z;
  assign celloutsig_0_1z = in_data[13] ^ in_data[27];
  assign celloutsig_1_7z = ~(celloutsig_1_2z ^ celloutsig_1_3z);
  assign celloutsig_0_27z = ~(celloutsig_0_14z ^ celloutsig_0_8z);
  assign celloutsig_0_14z = { celloutsig_0_7z, celloutsig_0_5z, celloutsig_0_9z, celloutsig_0_6z } >= { celloutsig_0_3z[9:8], celloutsig_0_7z, celloutsig_0_0z };
  assign celloutsig_0_4z = celloutsig_0_3z[7:5] <= in_data[54:52];
  assign celloutsig_0_0z = in_data[58:47] || in_data[13:2];
  assign celloutsig_0_39z = celloutsig_0_21z & ~(celloutsig_0_17z[3]);
  assign celloutsig_1_4z = celloutsig_1_2z & ~(in_data[118]);
  assign celloutsig_0_18z = celloutsig_0_3z[5] & ~(celloutsig_0_14z);
  assign celloutsig_0_49z = celloutsig_0_28z ? { celloutsig_0_30z, 1'h1 } : celloutsig_0_23z[13:9];
  assign celloutsig_0_12z = - { in_data[34:33], celloutsig_0_7z, celloutsig_0_8z, celloutsig_0_11z };
  assign celloutsig_0_10z = ~ { in_data[58:49], celloutsig_0_6z };
  assign celloutsig_0_20z = { celloutsig_0_3z[4:1], celloutsig_0_11z, celloutsig_0_14z, celloutsig_0_1z } | { celloutsig_0_3z[15:13], celloutsig_0_0z, celloutsig_0_9z, celloutsig_0_7z, celloutsig_0_0z };
  assign celloutsig_1_2z = | { in_data[125:111], celloutsig_1_1z, celloutsig_1_0z, celloutsig_1_1z, celloutsig_1_1z, celloutsig_1_1z, celloutsig_1_0z };
  assign celloutsig_1_5z = | { in_data[171:166], celloutsig_1_3z };
  assign celloutsig_1_18z = | { celloutsig_1_8z[14], celloutsig_1_7z, celloutsig_1_11z, celloutsig_1_11z, celloutsig_1_1z, celloutsig_1_6z, celloutsig_1_6z };
  assign celloutsig_0_48z = ^ { celloutsig_0_24z[10:9], celloutsig_0_39z, celloutsig_0_21z };
  assign celloutsig_0_3z = in_data[34:15] >> { in_data[53:36], celloutsig_0_0z, celloutsig_0_0z };
  assign celloutsig_0_19z = { celloutsig_0_0z, celloutsig_0_4z, celloutsig_0_0z, celloutsig_0_8z, celloutsig_0_13z } >> { celloutsig_0_12z[2:1], celloutsig_0_9z, celloutsig_0_18z, celloutsig_0_0z };
  assign celloutsig_0_24z = { celloutsig_0_20z[6:2], celloutsig_0_5z, celloutsig_0_0z, celloutsig_0_7z, celloutsig_0_21z, celloutsig_0_8z, celloutsig_0_22z, celloutsig_0_11z } >> { celloutsig_0_20z[4:0], celloutsig_0_0z, celloutsig_0_17z };
  assign celloutsig_0_30z = { celloutsig_0_1z, celloutsig_0_18z, celloutsig_0_14z, 1'h1 } - in_data[50:47];
  assign celloutsig_0_16z = { celloutsig_0_0z, celloutsig_0_7z, celloutsig_0_11z } ^ { celloutsig_0_10z[10:9], celloutsig_0_15z };
  assign celloutsig_0_23z = { celloutsig_0_7z, celloutsig_0_18z, celloutsig_0_1z, celloutsig_0_8z, celloutsig_0_0z, celloutsig_0_12z, celloutsig_0_17z, celloutsig_0_7z, celloutsig_0_7z } ^ { celloutsig_0_10z, celloutsig_0_11z, celloutsig_0_21z, celloutsig_0_12z };
  assign celloutsig_1_3z = ~((in_data[140] & celloutsig_1_0z) | celloutsig_1_0z);
  assign celloutsig_1_6z = ~((celloutsig_1_0z & celloutsig_1_3z) | celloutsig_1_1z);
  assign celloutsig_1_19z = ~((celloutsig_1_6z & celloutsig_1_14z) | in_data[139]);
  assign celloutsig_0_22z = ~((celloutsig_0_19z[4] & celloutsig_0_4z) | celloutsig_0_8z);
  always_latch
    if (!celloutsig_1_19z) celloutsig_0_17z = 6'h00;
    else if (clkin_data[0]) celloutsig_0_17z = { celloutsig_0_16z[1:0], 1'h1, celloutsig_0_16z };
  assign celloutsig_1_0z = ~((in_data[156] & in_data[141]) | (in_data[109] & in_data[107]));
  assign celloutsig_1_14z = ~((celloutsig_1_4z & celloutsig_1_6z) | (celloutsig_1_8z[19] & celloutsig_1_8z[2]));
  assign celloutsig_0_7z = ~((in_data[91] & celloutsig_0_5z) | (celloutsig_0_1z & celloutsig_0_3z[16]));
  assign { celloutsig_1_8z[11], celloutsig_1_8z[15], celloutsig_1_8z[12], celloutsig_1_8z[2], celloutsig_1_8z[16], celloutsig_1_8z[13], celloutsig_1_8z[14], celloutsig_1_8z[19:17] } = ~ { celloutsig_1_7z, celloutsig_1_5z, celloutsig_1_4z, celloutsig_1_3z, celloutsig_1_2z, celloutsig_1_1z, celloutsig_1_0z, in_data[168:166] };
  assign { celloutsig_1_8z[10:3], celloutsig_1_8z[1:0] } = { celloutsig_1_8z[16], celloutsig_1_8z[14], celloutsig_1_8z[16], celloutsig_1_8z[13], celloutsig_1_8z[16], celloutsig_1_8z[13], celloutsig_1_8z[14], celloutsig_1_8z[15], celloutsig_1_8z[2], celloutsig_1_8z[12] };
  assign { out_data[128], out_data[96], out_data[32], out_data[4:0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_48z, celloutsig_0_49z };
endmodule
