<!DOCTYPE html>
<html>
  <head>
    <meta charset="utf-8"/>
    <title>Test Report</title>
    <link href="style.css" rel="stylesheet" type="text/css"/></head>
  <body onLoad="init()">
    <script>/* This Source Code Form is subject to the terms of the Mozilla Public
 * License, v. 2.0. If a copy of the MPL was not distributed with this file,
 * You can obtain one at http://mozilla.org/MPL/2.0/. */


function toArray(iter) {
    if (iter === null) {
        return null;
    }
    return Array.prototype.slice.call(iter);
}

function find(selector, elem) {
    if (!elem) {
        elem = document;
    }
    return elem.querySelector(selector);
}

function find_all(selector, elem) {
    if (!elem) {
        elem = document;
    }
    return toArray(elem.querySelectorAll(selector));
}

function sort_column(elem) {
    toggle_sort_states(elem);
    var colIndex = toArray(elem.parentNode.childNodes).indexOf(elem);
    var key;
    if (elem.classList.contains('numeric')) {
        key = key_num;
    } else if (elem.classList.contains('result')) {
        key = key_result;
    } else {
        key = key_alpha;
    }
    sort_table(elem, key(colIndex));
}

function show_all_extras() {
    find_all('.col-result').forEach(show_extras);
}

function hide_all_extras() {
    find_all('.col-result').forEach(hide_extras);
}

function show_all_extras1() {
    find_all('.col-yname').forEach(show_extras);
}

function hide_all_extras1() {
    find_all('.col-yname').forEach(hide_extras);
}

function show_extras(colresult_elem) {
    var extras = colresult_elem.parentNode.nextElementSibling;
    var expandcollapse = colresult_elem.firstElementChild;
    extras.classList.remove("collapsed");
    expandcollapse.classList.remove("expander");
    expandcollapse.classList.add("collapser");
}

function hide_extras(colresult_elem) {
    var extras = colresult_elem.parentNode.nextElementSibling;
    var expandcollapse = colresult_elem.firstElementChild;
    extras.classList.add("collapsed");
    expandcollapse.classList.remove("collapser");
    expandcollapse.classList.add("expander");
}

function add_collapse() {
    // Add links for show/hide all
    var resulttable = find('table#results-table');
    var showhideall = document.createElement("p");
    showhideall.innerHTML = '<a href="javascript:show_all_extras()">Show all details</a> / ' +
                            '<a href="javascript:hide_all_extras()">Hide all details</a>';
    resulttable.parentElement.insertBefore(showhideall, resulttable);

    // Add show/hide link to each result
    find_all('.col-result').forEach(function(elem) {
        var collapsed = get_query_parameter('collapsed') || 'Passed';
        var extras = elem.parentNode.nextElementSibling;
        var expandcollapse = document.createElement("span");
        if (collapsed.includes(elem.innerHTML)) {
            extras.classList.add("collapsed");
            expandcollapse.classList.add("expander");
        } else {
            expandcollapse.classList.add("collapser");
        }
        elem.appendChild(expandcollapse);

        elem.addEventListener("click", function(event) {
            if (event.currentTarget.parentNode.nextElementSibling.classList.contains("collapsed")) {
                show_extras(event.currentTarget);
            } else {
                hide_extras(event.currentTarget);
            }
        });
    })

    var resulttable = find('table#yaml-table');
    var showhideall = document.createElement("p");
    showhideall.innerHTML = '<a href="javascript:show_all_extras1()">Show all details</a> / ' +
                            '<a href="javascript:hide_all_extras1()">Hide all details</a>';
    resulttable.parentElement.insertBefore(showhideall, resulttable);

    // Add show/hide link to each result
    find_all('.col-yname').forEach(function(elem) {
        var collapsed = get_query_parameter('collapsed') || 'Passed';
        var extras = elem.parentNode.nextElementSibling;
        var expandcollapse = document.createElement("span");
        if (collapsed.includes(elem.innerHTML)) {
            extras.classList.add("collapsed");
            expandcollapse.classList.add("expander");
        } else {
            expandcollapse.classList.add("collapser");
        }
        elem.appendChild(expandcollapse);

        elem.addEventListener("click", function(event) {
            if (event.currentTarget.parentNode.nextElementSibling.classList.contains("collapsed")) {
                show_extras(event.currentTarget);
            } else {
                hide_extras(event.currentTarget);
            }
        });
    })

}

function get_query_parameter(name) {
    var match = RegExp('[?&]' + name + '=([^&]*)').exec(window.location.search);
    return match && decodeURIComponent(match[1].replace(/\+/g, ' '));
}

function init () {
    reset_sort_headers();

    add_collapse();

    toggle_sort_states(find('.initial-sort'));

    find_all('.sortable').forEach(function(elem) {
        elem.addEventListener("click",
                              function(event) {
                                  sort_column(elem);
                              }, false)
    });
    hide_all_extras1();

};

function sort_table(clicked, key_func) {
    var rows = find_all('.results-table-row');
    var reversed = !clicked.classList.contains('asc');
    var sorted_rows = sort(rows, key_func, reversed);
    /* Whole table is removed here because browsers acts much slower
     * when appending existing elements.
     */
    var thead = document.getElementById("results-table-head");
    document.getElementById('results-table').remove();
    var parent = document.createElement("table");
    parent.id = "results-table";
    parent.appendChild(thead);
    sorted_rows.forEach(function(elem) {
        parent.appendChild(elem);
    });
    document.getElementsByTagName("BODY")[0].appendChild(parent);
}

function sort(items, key_func, reversed) {
    var sort_array = items.map(function(item, i) {
        return [key_func(item), i];
    });
    var multiplier = reversed ? -1 : 1;

    sort_array.sort(function(a, b) {
        var key_a = a[0];
        var key_b = b[0];
        return multiplier * (key_a >= key_b ? 1 : -1);
    });

    return sort_array.map(function(item) {
        var index = item[1];
        return items[index];
    });
}

function key_alpha(col_index) {
    return function(elem) {
        return elem.childNodes[1].childNodes[col_index].firstChild.data.toLowerCase();
    };
}

function key_num(col_index) {
    return function(elem) {
        return parseFloat(elem.childNodes[1].childNodes[col_index].firstChild.data);
    };
}

function key_result(col_index) {
    return function(elem) {
        var strings = ['Passed','Failed'];
        return strings.indexOf(elem.childNodes[1].childNodes[col_index].firstChild.data);
    };
}

function reset_sort_headers() {
    find_all('.sort-icon').forEach(function(elem) {
        elem.parentNode.removeChild(elem);
    });
    find_all('.sortable').forEach(function(elem) {
        var icon = document.createElement("div");
        icon.className = "sort-icon";
        icon.textContent = "vvv";
        elem.insertBefore(icon, elem.firstChild);
        elem.classList.remove("desc", "active");
        elem.classList.add("asc", "inactive");
    });
}

function toggle_sort_states(elem) {
    //if active, toggle between asc and desc
    if (elem.classList.contains('active')) {
        elem.classList.toggle('asc');
        elem.classList.toggle('desc');
    }

    //if inactive, reset all other functions and add ascending active
    if (elem.classList.contains('inactive')) {
        reset_sort_headers();
        elem.classList.remove('inactive');
        elem.classList.add('active');
    }
}

function is_all_rows_hidden(value) {
  return value.hidden == false;
}

function filter_table(elem) {
    var outcome_att = "data-test-result";
    var outcome = elem.getAttribute(outcome_att);
    class_outcome = outcome + " results-table-row";
    var outcome_rows = document.getElementsByClassName(class_outcome);

    for(var i = 0; i < outcome_rows.length; i++){
        outcome_rows[i].hidden = !elem.checked;
    }

    var rows = find_all('.results-table-row').filter(is_all_rows_hidden);
    var all_rows_hidden = rows.length == 0 ? true : false;
    var not_found_message = document.getElementById("not-found-message");
    not_found_message.hidden = !all_rows_hidden;
}

</script>
    <h1></h1>
    <p>Report generated on 2023-03-19 17:10 GMT by <a href="https://pypi.python.org/pypi/riscof">riscof</a> v</p>
    <h2>Environment</h2>
    <table id="environment">
      <tr>
        <td>Riscof Version</td>
        <td>1.25.3</td></tr>
      <tr>
        <td>Riscv-arch-test Version/Commit Id</td>
        <td>-</td></tr>
      <tr>
        <td>DUT</td>
        <td>projet</td></tr>
      <tr>
        <td>Reference</td>
        <td>spike</td></tr>
      <tr>
        <td>ISA</td>
        <td>RV32IMZicsr</td></tr>
      <tr>
        <td>User Spec Version</td>
        <td>2.3</td></tr>
      <tr>
        <td>Privilege Spec Version</td>
        <td>1.10</td></tr>
     </table>
     <h2>Yaml</h2>
      <table id="yaml-table">
      <thead id="yaml-table-head">
      <tr>
          <th col="yname">Name</th>
      </tr>
      </thead>
      <tbody>
          <tr>
            <td class="col-yname">/home/lovis/Desktop/RiVer_core/riscof/riscof_work/projet_isa_checked.yaml</td></tr>
          <tr>
            <td class="extra" colspan="1">
              <div class="log">hart_ids: [0]
hart0:
    ISA: RV32IMZicsr
    physical_addr_sz: 32
    User_Spec_Version: '2.3'
    supported_xlen:
      - 32
    misa:
        reset-val: 0x0001100
        rv32:
            accessible: true
            mxl:
                implemented: false
                description: Encodes the native base integer ISA width.
                shadow:
                shadow_type: rw
                msb: 31
                lsb: 30
            extensions:
                implemented: true
                type:
                    warl:
                        dependency_fields: []
                        legal:
                          - extensions[25:0] bitmask [0x0001104, 0x0000000]
                        wr_illegal:
                          - Unchanged

                description: Encodes the presence of the standard extensions, with
                    a single bit per letter of the alphabet.
                shadow:
                shadow_type: rw
                msb: 25
                lsb: 0
            fields:
              - extensions
              - mxl
              -
                  -
                      - 26
                      - 29
        description: misa is a read-write register reporting the ISA supported by
            the hart.
        address: 769
        priv_mode: M
        rv64:
            accessible: false
    Privilege_Spec_Version: '1.10'
    hw_data_misaligned_support: false
    pmp_granularity: 0
    custom_exceptions:
    custom_interrupts:
    pte_ad_hw_update: false
    mtval_update: 0b11111111
    mstatus:
        rv32:
            accessible: true
            fields:
              - uie
              - sie
              - mie
              - upie
              - spie
              - mpie
              - spp
              - mpp
              - fs
              - xs
              - mprv
              - sum
              - mxr
              - tvm
              - tw
              - tsr
              - sd
              -
                  -
                      - 2
                  -
                      - 6
                  -
                      - 9
                      - 10
                  -
                      - 23
                      - 30
            uie:
                implemented: false
                description: Stores the state of the user mode interrupts.
                shadow:
                shadow_type: rw
                msb: 0
                lsb: 0
            sie:
                implemented: false
                description: Stores the state of the supervisor mode interrupts.
                shadow:
                shadow_type: rw
                msb: 1
                lsb: 1
            mie:
                implemented: true
                description: Stores the state of the machine mode interrupts.
                shadow:
                shadow_type: rw
                msb: 3
                lsb: 3
                type:
                    wlrl:
                      - 0:1
            upie:
                implemented: false
                description: Stores the state of the user mode interrupts prior to
                    the trap.
                shadow:
                shadow_type: rw
                msb: 4
                lsb: 4
            spie:
                implemented: false
                description: Stores the state of the supervisor mode interrupts prior
                    to the trap.
                shadow:
                shadow_type: rw
                msb: 5
                lsb: 5
            mpie:
                implemented: true
                description: Stores the state of the machine mode interrupts prior
                    to the trap.
                shadow:
                shadow_type: rw
                msb: 7
                lsb: 7
                type:
                    wlrl:
                      - 0:1
            spp:
                implemented: false
                description: Stores the previous priority mode for supervisor.
                shadow:
                shadow_type: rw
                msb: 8
                lsb: 8
            mpp:
                implemented: true
                description: Stores the previous priority mode for machine.
                shadow:
                shadow_type: rw
                msb: 12
                lsb: 11
                type: {ro_constant: 0}
            fs:
                implemented: false
                description: Encodes the status of the floating-point unit, including
                    the CSR fcsr and floating-point data registers.
                shadow:
                shadow_type: rw
                msb: 14
                lsb: 13
            xs:
                implemented: false
                description: Encodes the status of additional user-mode extensions
                    and associated state.
                shadow:
                shadow_type: rw
                msb: 16
                lsb: 15
            mprv:
                implemented: false
                description: Modifies the privilege level at which loads and stores
                    execute in all privilege modes.
                shadow:
                shadow_type: rw
                msb: 17
                lsb: 17
            sum:
                implemented: false
                description: Modifies the privilege with which S-mode loads and stores
                    access virtual memory.
                shadow:
                shadow_type: rw
                msb: 18
                lsb: 18
            mxr:
                implemented: false
                description: Modifies the privilege with which loads access virtual
                    memory.
                shadow:
                shadow_type: rw
                msb: 19
                lsb: 19
            tvm:
                implemented: false
                description: Supports intercepting supervisor virtual-memory management
                    operations.
                shadow:
                shadow_type: rw
                msb: 20
                lsb: 20
            tw:
                implemented: false
                description: Supports intercepting the WFI instruction.
                shadow:
                shadow_type: rw
                msb: 21
                lsb: 21
            tsr:
                implemented: false
                description: Supports intercepting the supervisor exception return
                    instruction.
                shadow:
                shadow_type: rw
                msb: 22
                lsb: 22
            sd:
                implemented: false
                description: Read-only bit that summarizes whether either the FS field
                    or XS field signals the presence of some dirty state.
                shadow:
                shadow_type: rw
                msb: 31
                lsb: 31
        rv64:
            accessible: false
        description: The mstatus register keeps track of and controls the hart’s current
            operating state.
        address: 768
        priv_mode: M
        reset-val: 0
    mstatush:
        rv32:
            accessible: true
            fields:
              - sbe
              - mbe
              - gva
              - mpv
              -
                  -
                      - 0
                      - 3
                  -
                      - 8
                      - 31
            mpv:
                implemented: false
                description: Stores the state of the user mode interrupts.
                shadow:
                shadow_type: rw
                msb: 7
                lsb: 7
            gva:
                implemented: false
                description: Stores the state of the supervisor mode interrupts.
                shadow:
                shadow_type: rw
                msb: 6
                lsb: 6
            mbe:
                implemented: false
                description: control the endianness of memory accesses other than
                    instruction fetches for machine mode
                shadow:
                shadow_type: rw
                msb: 5
                lsb: 5
            sbe:
                implemented: false
                description: control the endianness of memory accesses other than
                    instruction fetches for supervisor mode
                shadow:
                shadow_type: rw
                msb: 4
                lsb: 4
        rv64:
            accessible: false
        description: The mstatush register keeps track of and controls the hart’s
            current operating state.
        address: 768
        priv_mode: M
        reset-val: 0
    mvendorid:
        rv32:
            accessible: true
            fields: []
            shadow:
            shadow_type: rw
            msb: 31
            lsb: 0
            type:
                ro_constant: 0
        rv64:
            accessible: false
        description: 32-bit read-only register providing the JEDEC manufacturer ID
            of the provider of the core.
        address: 3857
        priv_mode: M
        reset-val: 0
    marchid:
        rv32:
            accessible: true
            fields: []
            shadow:
            shadow_type: rw
            msb: 31
            lsb: 0
            type:
                ro_constant: 0
        rv64:
            accessible: false
        description: MXLEN-bit read-only register encoding the base microarchitecture
            of the hart.
        address: 3858
        priv_mode: M
        reset-val: 0
    mimpid:
        rv32:
            accessible: true
            fields: []
            shadow:
            shadow_type: rw
            msb: 31
            lsb: 0
            type:
                ro_constant: 0
        rv64:
            accessible: false
        description: Provides a unique encoding of the version of the processor implementation.
        address: 3859
        priv_mode: M
        reset-val: 0
    mhartid:
        rv32:
            accessible: true
            fields: []
            shadow:
            shadow_type: rw
            msb: 31
            lsb: 0
            type:
                ro_constant: 0
        rv64:
            accessible: false
        description: MXLEN-bit read-only register containing the integer ID of the
            hardware thread running the code.
        address: 3860
        priv_mode: M
        reset-val: 0
    mtvec:
        rv32:
            accessible: true
            fields:
              - mode
              - base
            base:
                implemented: true
                description: Vector base address.
                shadow:
                shadow_type: rw
                msb: 31
                lsb: 2
                type:
                    warl:
                        dependency_fields: []
                        legal:
                          - base[29:0] bitmask [0x3FFFFFFF, 0x00000000]
                        wr_illegal:
                          - Unchanged
            mode:
                implemented: true
                description: Vector mode.
                shadow:
                shadow_type: rw
                msb: 1
                lsb: 0
                type:
                    warl:
                        dependency_fields: []
                        legal:
                          - mode[1:0] in [0x0,0x1]
                        wr_illegal:
                          - Unchanged
        rv64:
            accessible: false
        description: MXLEN-bit read/write register that holds trap vector configuration.
        address: 773
        priv_mode: M
        reset-val: 0
    mideleg:
        rv32:
            accessible: false
        rv64:
            accessible: false
        description: Machine Interrupt delegation Register.
        address: 771
        priv_mode: M
        reset-val: 0
    medeleg:
        rv32:
            accessible: false
        rv64:
            accessible: false
        description: Machine Exception delegation Register.
        address: 770
        priv_mode: M
        reset-val: 0
    mip:
        rv32:
            accessible: true
            fields:
              - usip
              - ssip
              - vssip
              - msip
              - utip
              - stip
              - vstip
              - mtip
              - ueip
              - seip
              - vseip
              - meip
              - sgeip
              -
                  -
                      - 13
                      - 31
            usip:
                implemented: false
                description: User Software Interrupt Pending.
                shadow:
                shadow_type: rw
                msb: 0
                lsb: 0
            ssip:
                implemented: false
                description: Supervisor Software Interrupt Pending.
                shadow:
                shadow_type: rw
                msb: 1
                lsb: 1
            vssip:
                implemented: false
                description: VS-level Software Interrupt Pending.
                shadow:
                shadow_type: rw
                msb: 2
                lsb: 2
            msip:
                implemented: true
                description: Machine Software Interrupt Pending.
                shadow:
                shadow_type: rw
                msb: 3
                lsb: 3
                type:
                    ro_variable: true
            utip:
                implemented: false
                description: User Timer Interrupt Pending.
                shadow:
                shadow_type: rw
                msb: 4
                lsb: 4
            stip:
                implemented: false
                description: Supervisor Timer Interrupt Pending.
                shadow:
                shadow_type: rw
                msb: 5
                lsb: 5
            vstip:
                implemented: false
                description: VS-level Timer Interrupt Pending.
                shadow:
                shadow_type: rw
                msb: 6
                lsb: 6
            mtip:
                implemented: true
                description: Machine Timer Interrupt Pending.
                shadow:
                shadow_type: rw
                msb: 7
                lsb: 7
                type:
                    ro_variable: true
            ueip:
                implemented: false
                description: User External Interrupt Pending.
                shadow:
                shadow_type: rw
                msb: 8
                lsb: 8
            seip:
                implemented: false
                description: Supervisor External Interrupt Pending.
                shadow:
                shadow_type: rw
                msb: 9
                lsb: 9
            vseip:
                implemented: false
                description: VS-level External Interrupt Pending.
                shadow:
                shadow_type: rw
                msb: 10
                lsb: 10
            meip:
                implemented: true
                description: Machine External Interrupt Pending.
                shadow:
                shadow_type: rw
                msb: 11
                lsb: 11
                type:
                    ro_variable: true
            sgeip:
                implemented: false
                description: HS-level External Interrupt Pending.
                shadow:
                shadow_type: rw
                msb: 12
                lsb: 12
        rv64:
            accessible: false
        description: The mip register is an MXLEN-bit read/write register containing
            information on pending interrupts.
        address: 836
        priv_mode: M
        reset-val: 0
    hie:
        rv32:
            accessible: false
        rv64:
            accessible: false
        description: The hie register is an HSXLEN-bit read/write register containing
            interrupt enable bits.
        address: 0x604
        priv_mode: H
        reset-val: 0
    mie:
        rv32:
            accessible: true
            fields:
              - usie
              - ssie
              - vssie
              - msie
              - utie
              - stie
              - vstie
              - mtie
              - ueie
              - seie
              - vseie
              - meie
              - sgeie
              -
                  -
                      - 13
                      - 31
            usie:
                implemented: false
                description: User Software Interrupt enable.
                shadow:
                shadow_type: rw
                msb: 0
                lsb: 0
            ssie:
                implemented: false
                description: Supervisor Software Interrupt enable.
                shadow:
                shadow_type: rw
                msb: 1
                lsb: 1
            vssie:
                implemented: false
                description: VS-level Software Interrupt enable.
                shadow:
                shadow_type: rw
                msb: 2
                lsb: 2
            msie:
                implemented: true
                description: Machine Software Interrupt enable.
                shadow:
                shadow_type: rw
                msb: 3
                lsb: 3
                type:
                    wlrl:
                      - 0x0:0x1
            utie:
                implemented: false
                description: User Timer Interrupt enable.
                shadow:
                shadow_type: rw
                msb: 4
                lsb: 4
            stie:
                implemented: false
                description: Supervisor Timer Interrupt enable.
                shadow:
                shadow_type: rw
                msb: 5
                lsb: 5
            vstie:
                implemented: false
                description: VS-level Timer Interrupt enable.
                shadow:
                shadow_type: rw
                msb: 6
                lsb: 6
            mtie:
                implemented: true
                description: Machine Timer Interrupt enable.
                shadow:
                shadow_type: rw
                msb: 7
                lsb: 7
                type:
                    wlrl:
                      - 0:1
            ueie:
                implemented: false
                description: User External Interrupt enable.
                shadow:
                shadow_type: rw
                msb: 8
                lsb: 8
            seie:
                implemented: false
                description: Supervisor External Interrupt enable.
                shadow:
                shadow_type: rw
                msb: 9
                lsb: 9
            vseie:
                implemented: false
                description: VS-level External Interrupt enable.
                shadow:
                shadow_type: rw
                msb: 10
                lsb: 10
            meie:
                implemented: true
                description: Machine External Interrupt enable.
                shadow:
                shadow_type: rw
                msb: 11
                lsb: 11
                type:
                    wlrl:
                      - 0:1
            sgeie:
                implemented: false
                description: HS-level External Interrupt enable.
                shadow:
                shadow_type: rw
                msb: 12
                lsb: 12
        rv64:
            accessible: false
        description: The mie register is an MXLEN-bit read/write register containing
            interrupt enable bits.
        address: 772
        priv_mode: M
        reset-val: 0
    mscratch:
        rv32:
            accessible: true
            fields: []
            shadow:
            shadow_type: rw
            msb: 31
            lsb: 0
            type:
                warl:
                    dependency_fields: []
                    legal:
                      - mscratch[31:0] in [0x00000000:0xFFFFFFFF]
                    wr_illegal:
                      - unchanged
        rv64:
            accessible: false
        description: The mscratch register is an MXLEN-bit read/write register dedicated
            for use by machine mode.
        address: 832
        priv_mode: M
        reset-val: 0
    mepc:
        rv32:
            accessible: true
            fields: []
            shadow:
            shadow_type: rw
            msb: 31
            lsb: 0
            type:
                warl:
                    dependency_fields: []
                    legal:
                      - mepc[31:0] in [0x00000000:0xFFFFFFFF]
                    wr_illegal:
                      - unchanged
        rv64:
            accessible: false
        description: The mepc is a warl register that must be able to hold all valid
            physical and virtual addresses.
        address: 0x341
        priv_mode: M
        reset-val: 0
    mtval:
        rv32:
            accessible: true
            fields: []
            shadow:
            shadow_type: rw
            msb: 31
            lsb: 0
            type:
                warl:
                    dependency_fields: []
                    legal:
                      - mtval[31:0] in [0x00000000:0xFFFFFFFF]
                    wr_illegal:
                      - unchanged
        rv64:
            accessible: false
        description: The mtval is a warl register that holds the address of the instruction
            which caused the exception.
        address: 835
        priv_mode: M
        reset-val: 0
    mcause:
        rv32:
            accessible: true
            fields:
              - exception_code
              - interrupt
            interrupt:
                implemented: true
                description: Indicates whether the trap was due to an interrupt.
                shadow:
                shadow_type: rw
                msb: 31
                lsb: 31
                type:
                    wlrl:
                      - 0x0:0x1
            exception_code:
                implemented: true
                description: Encodes the exception code.
                shadow:
                shadow_type: rw
                msb: 30
                lsb: 0
                type:
                    wlrl:
                      - 0:15
        rv64:
            accessible: false
        description: The mcause register stores the information regarding the trap.
        address: 834
        priv_mode: M
        reset-val: 0
    pmpcfg0:
        rv32:
            accessible: false
        rv64:
            accessible: false
        description: PMP configuration register
        address: 0x3A0
        priv_mode: M
        reset-val: 0
    pmpcfg1:
        rv32:
            accessible: false
        rv64:
            accessible: false
        description: PMP configuration register
        address: 0x3A1
        priv_mode: M
        reset-val: 0
    pmpcfg2:
        rv32:
            accessible: false
        rv64:
            accessible: false
        description: PMP configuration register
        address: 0x3A2
        priv_mode: M
        reset-val: 0
    pmpcfg3:
        rv32:
            accessible: false
        rv64:
            accessible: false
        description: PMP configuration register
        address: 0x3A3
        priv_mode: M
        reset-val: 0
    pmpcfg4:
        rv32:
            accessible: false
        rv64:
            accessible: false
        description: PMP configuration register
        address: 0x3A4
        priv_mode: M
        reset-val: 0
    pmpcfg5:
        rv32:
            accessible: false
        rv64:
            accessible: false
        description: PMP configuration register
        address: 0x3A5
        priv_mode: M
        reset-val: 0
    pmpcfg6:
        rv32:
            accessible: false
        rv64:
            accessible: false
        description: PMP configuration register
        address: 0x3A6
        priv_mode: M
        reset-val: 0
    pmpcfg7:
        rv32:
            accessible: false
        rv64:
            accessible: false
        description: PMP configuration register
        address: 0x3A7
        priv_mode: M
        reset-val: 0
    pmpcfg8:
        rv32:
            accessible: false
        rv64:
            accessible: false
        description: PMP configuration register
        address: 0x3A8
        priv_mode: M
        reset-val: 0
    pmpcfg9:
        rv32:
            accessible: false
        rv64:
            accessible: false
        description: PMP configuration register
        address: 0x3A9
        priv_mode: M
        reset-val: 0
    pmpcfg10:
        rv32:
            accessible: false
        rv64:
            accessible: false
        description: PMP configuration register
        address: 0x3AA
        priv_mode: M
        reset-val: 0
    pmpcfg11:
        rv32:
            accessible: false
        rv64:
            accessible: false
        description: PMP configuration register
        address: 0x3AB
        priv_mode: M
        reset-val: 0
    pmpcfg12:
        rv32:
            accessible: false
        rv64:
            accessible: false
        description: PMP configuration register
        address: 0x3AC
        priv_mode: M
        reset-val: 0
    pmpcfg13:
        rv32:
            accessible: false
        rv64:
            accessible: false
        description: PMP configuration register
        address: 0x3AD
        priv_mode: M
        reset-val: 0
    pmpcfg14:
        rv32:
            accessible: false
        rv64:
            accessible: false
        description: PMP configuration register
        address: 0x3AE
        priv_mode: M
        reset-val: 0
    pmpcfg15:
        rv32:
            accessible: false
        rv64:
            accessible: false
        description: PMP configuration register
        address: 0x3AF
        priv_mode: M
        reset-val: 0
    pmpaddr0:
        rv32:
            accessible: false
        rv64:
            accessible: false
        description: Physical memory protection address register
        address: 0x3B0
        priv_mode: M
        reset-val: 0
    pmpaddr1:
        rv32:
            accessible: false
        rv64:
            accessible: false
        description: Physical memory protection address register
        address: 0x3B1
        priv_mode: M
        reset-val: 0
    pmpaddr2:
        rv32:
            accessible: false
        rv64:
            accessible: false
        description: Physical memory protection address register
        address: 0x3B2
        priv_mode: M
        reset-val: 0
    pmpaddr3:
        rv32:
            accessible: false
        rv64:
            accessible: false
        description: Physical memory protection address register
        address: 0x3B3
        priv_mode: M
        reset-val: 0
    pmpaddr4:
        rv32:
            accessible: false
        rv64:
            accessible: false
        description: Physical memory protection address register
        address: 0x3B4
        priv_mode: M
        reset-val: 0
    pmpaddr5:
        rv32:
            accessible: false
        rv64:
            accessible: false
        description: Physical memory protection address register
        address: 0x3B5
        priv_mode: M
        reset-val: 0
    pmpaddr6:
        rv32:
            accessible: false
        rv64:
            accessible: false
        description: Physical memory protection address register
        address: 0x3B6
        priv_mode: M
        reset-val: 0
    pmpaddr7:
        rv32:
            accessible: false
        rv64:
            accessible: false
        description: Physical memory protection address register
        address: 0x3B7
        priv_mode: M
        reset-val: 0
    pmpaddr8:
        rv32:
            accessible: false
        rv64:
            accessible: false
        description: Physical memory protection address register
        address: 0x3B8
        priv_mode: M
        reset-val: 0
    pmpaddr9:
        rv32:
            accessible: false
        rv64:
            accessible: false
        description: Physical memory protection address register
        address: 0x3B9
        priv_mode: M
        reset-val: 0
    pmpaddr10:
        rv32:
            accessible: false
        rv64:
            accessible: false
        description: Physical memory protection address register
        address: 0x3BA
        priv_mode: M
        reset-val: 0
    pmpaddr11:
        rv32:
            accessible: false
        rv64:
            accessible: false
        description: Physical memory protection address register
        address: 0x3BB
        priv_mode: M
        reset-val: 0
    pmpaddr12:
        rv32:
            accessible: false
        rv64:
            accessible: false
        description: Physical memory protection address register
        address: 0x3BC
        priv_mode: M
        reset-val: 0
    pmpaddr13:
        rv32:
            accessible: false
        rv64:
            accessible: false
        description: Physical memory protection address register
        address: 0x3BD
        priv_mode: M
        reset-val: 0
    pmpaddr14:
        rv32:
            accessible: false
        rv64:
            accessible: false
        description: Physical memory protection address register
        address: 0x3BE
        priv_mode: M
        reset-val: 0
    pmpaddr15:
        rv32:
            accessible: false
        rv64:
            accessible: false
        description: Physical memory protection address register
        address: 0x3BF
        priv_mode: M
        reset-val: 0
    pmpaddr16:
        rv32:
            accessible: false
        rv64:
            accessible: false
        description: Physical memory protection address register
        address: 0x3C0
        priv_mode: M
        reset-val: 0
    pmpaddr17:
        rv32:
            accessible: false
        rv64:
            accessible: false
        description: Physical memory protection address register
        address: 0x3C1
        priv_mode: M
        reset-val: 0
    pmpaddr18:
        rv32:
            accessible: false
        rv64:
            accessible: false
        description: Physical memory protection address register
        address: 0x3C2
        priv_mode: M
        reset-val: 0
    pmpaddr19:
        rv32:
            accessible: false
        rv64:
            accessible: false
        description: Physical memory protection address register
        address: 0x3C3
        priv_mode: M
        reset-val: 0
    pmpaddr20:
        rv32:
            accessible: false
        rv64:
            accessible: false
        description: Physical memory protection address register
        address: 0x3C4
        priv_mode: M
        reset-val: 0
    pmpaddr21:
        rv32:
            accessible: false
        rv64:
            accessible: false
        description: Physical memory protection address register
        address: 0x3C5
        priv_mode: M
        reset-val: 0
    pmpaddr22:
        rv32:
            accessible: false
        rv64:
            accessible: false
        description: Physical memory protection address register
        address: 0x3C6
        priv_mode: M
        reset-val: 0
    pmpaddr23:
        rv32:
            accessible: false
        rv64:
            accessible: false
        description: Physical memory protection address register
        address: 0x3C7
        priv_mode: M
        reset-val: 0
    pmpaddr24:
        rv32:
            accessible: false
        rv64:
            accessible: false
        description: Physical memory protection address register
        address: 0x3C8
        priv_mode: M
        reset-val: 0
    pmpaddr25:
        rv32:
            accessible: false
        rv64:
            accessible: false
        description: Physical memory protection address register
        address: 0x3C9
        priv_mode: M
        reset-val: 0
    pmpaddr26:
        rv32:
            accessible: false
        rv64:
            accessible: false
        description: Physical memory protection address register
        address: 0x3CA
        priv_mode: M
        reset-val: 0
    pmpaddr27:
        rv32:
            accessible: false
        rv64:
            accessible: false
        description: Physical memory protection address register
        address: 0x3CB
        priv_mode: M
        reset-val: 0
    pmpaddr28:
        rv32:
            accessible: false
        rv64:
            accessible: false
        description: Physical memory protection address register
        address: 0x3CC
        priv_mode: M
        reset-val: 0
    pmpaddr29:
        rv32:
            accessible: false
        rv64:
            accessible: false
        description: Physical memory protection address register
        address: 0x3CD
        priv_mode: M
        reset-val: 0
    pmpaddr30:
        rv32:
            accessible: false
        rv64:
            accessible: false
        description: Physical memory protection address register
        address: 0x3CE
        priv_mode: M
        reset-val: 0
    pmpaddr31:
        rv32:
            accessible: false
        rv64:
            accessible: false
        description: Physical memory protection address register
        address: 0x3CF
        priv_mode: M
        reset-val: 0
    pmpaddr32:
        rv32:
            accessible: false
        rv64:
            accessible: false
        description: Physical memory protection address register
        address: 0x3D0
        priv_mode: M
        reset-val: 0
    pmpaddr33:
        rv32:
            accessible: false
        rv64:
            accessible: false
        description: Physical memory protection address register
        address: 0x3D1
        priv_mode: M
        reset-val: 0
    pmpaddr34:
        rv32:
            accessible: false
        rv64:
            accessible: false
        description: Physical memory protection address register
        address: 0x3D2
        priv_mode: M
        reset-val: 0
    pmpaddr35:
        rv32:
            accessible: false
        rv64:
            accessible: false
        description: Physical memory protection address register
        address: 0x3D3
        priv_mode: M
        reset-val: 0
    pmpaddr36:
        rv32:
            accessible: false
        rv64:
            accessible: false
        description: Physical memory protection address register
        address: 0x3D4
        priv_mode: M
        reset-val: 0
    pmpaddr37:
        rv32:
            accessible: false
        rv64:
            accessible: false
        description: Physical memory protection address register
        address: 0x3D5
        priv_mode: M
        reset-val: 0
    pmpaddr38:
        rv32:
            accessible: false
        rv64:
            accessible: false
        description: Physical memory protection address register
        address: 0x3D6
        priv_mode: M
        reset-val: 0
    pmpaddr39:
        rv32:
            accessible: false
        rv64:
            accessible: false
        description: Physical memory protection address register
        address: 0x3D7
        priv_mode: M
        reset-val: 0
    pmpaddr40:
        rv32:
            accessible: false
        rv64:
            accessible: false
        description: Physical memory protection address register
        address: 0x3D8
        priv_mode: M
        reset-val: 0
    pmpaddr41:
        rv32:
            accessible: false
        rv64:
            accessible: false
        description: Physical memory protection address register
        address: 0x3D9
        priv_mode: M
        reset-val: 0
    pmpaddr42:
        rv32:
            accessible: false
        rv64:
            accessible: false
        description: Physical memory protection address register
        address: 0x3DA
        priv_mode: M
        reset-val: 0
    pmpaddr43:
        rv32:
            accessible: false
        rv64:
            accessible: false
        description: Physical memory protection address register
        address: 0x3DB
        priv_mode: M
        reset-val: 0
    pmpaddr44:
        rv32:
            accessible: false
        rv64:
            accessible: false
        description: Physical memory protection address register
        address: 0x3DC
        priv_mode: M
        reset-val: 0
    pmpaddr45:
        rv32:
            accessible: false
        rv64:
            accessible: false
        description: Physical memory protection address register
        address: 0x3DD
        priv_mode: M
        reset-val: 0
    pmpaddr46:
        rv32:
            accessible: false
        rv64:
            accessible: false
        description: Physical memory protection address register
        address: 0x3DE
        priv_mode: M
        reset-val: 0
    pmpaddr47:
        rv32:
            accessible: false
        rv64:
            accessible: false
        description: Physical memory protection address register
        address: 0x3DF
        priv_mode: M
        reset-val: 0
    pmpaddr48:
        rv32:
            accessible: false
        rv64:
            accessible: false
        description: Physical memory protection address register
        address: 0x3E0
        priv_mode: M
        reset-val: 0
    pmpaddr49:
        rv32:
            accessible: false
        rv64:
            accessible: false
        description: Physical memory protection address register
        address: 0x3E1
        priv_mode: M
        reset-val: 0
    pmpaddr50:
        rv32:
            accessible: false
        rv64:
            accessible: false
        description: Physical memory protection address register
        address: 0x3E2
        priv_mode: M
        reset-val: 0
    pmpaddr51:
        rv32:
            accessible: false
        rv64:
            accessible: false
        description: Physical memory protection address register
        address: 0x3E3
        priv_mode: M
        reset-val: 0
    pmpaddr52:
        rv32:
            accessible: false
        rv64:
            accessible: false
        description: Physical memory protection address register
        address: 0x3E4
        priv_mode: M
        reset-val: 0
    pmpaddr53:
        rv32:
            accessible: false
        rv64:
            accessible: false
        description: Physical memory protection address register
        address: 0x3E5
        priv_mode: M
        reset-val: 0
    pmpaddr54:
        rv32:
            accessible: false
        rv64:
            accessible: false
        description: Physical memory protection address register
        address: 0x3E6
        priv_mode: M
        reset-val: 0
    pmpaddr55:
        rv32:
            accessible: false
        rv64:
            accessible: false
        description: Physical memory protection address register
        address: 0x3E7
        priv_mode: M
        reset-val: 0
    pmpaddr56:
        rv32:
            accessible: false
        rv64:
            accessible: false
        description: Physical memory protection address register
        address: 0x3E8
        priv_mode: M
        reset-val: 0
    pmpaddr57:
        rv32:
            accessible: false
        rv64:
            accessible: false
        description: Physical memory protection address register
        address: 0x3E9
        priv_mode: M
        reset-val: 0
    pmpaddr58:
        rv32:
            accessible: false
        rv64:
            accessible: false
        description: Physical memory protection address register
        address: 0x3EA
        priv_mode: M
        reset-val: 0
    pmpaddr59:
        rv32:
            accessible: false
        rv64:
            accessible: false
        description: Physical memory protection address register
        address: 0x3EB
        priv_mode: M
        reset-val: 0
    pmpaddr60:
        rv32:
            accessible: false
        rv64:
            accessible: false
        description: Physical memory protection address register
        address: 0x3EC
        priv_mode: M
        reset-val: 0
    pmpaddr61:
        rv32:
            accessible: false
        rv64:
            accessible: false
        description: Physical memory protection address register
        address: 0x3ED
        priv_mode: M
        reset-val: 0
    pmpaddr62:
        rv32:
            accessible: false
        rv64:
            accessible: false
        description: Physical memory protection address register
        address: 0x3EE
        priv_mode: M
        reset-val: 0
    pmpaddr63:
        rv32:
            accessible: false
        rv64:
            accessible: false
        description: Physical memory protection address register
        address: 0x3EF
        priv_mode: M
        reset-val: 0
    mcounteren:
        rv32:
            accessible: false
        rv64:
            accessible: false
        description: The mcounteren is a 32-bit register that controls the availability
            of the hardware performance-monitoring counters to the next-lowest privileged
            mode.
        address: 0x306
        priv_mode: M
        reset-val: 0
    mcountinhibit:
        rv32:
            accessible: true
            fields: []
            shadow:
            shadow_type: rw
            msb: 31
            lsb: 0
            type: {ro_constant: 0}
        rv64:
            accessible: false
        description: The mcountinhibit is a 32-bit WARL register that controls which
            of the hardware performance-monitoring counters increment.
        address: 0x320
        priv_mode: M
        reset-val: 0
    mcycle:
        rv32:
            accessible: true
            fields: []
            shadow:
            shadow_type: rw
            msb: 31
            lsb: 0
            type:
                warl:
                    dependency_fields: []
                    legal:
                      - mcycle[31:0] in [0x00000000:0xFFFFFFFF]
                    wr_illegal:
                      - unchanged
        rv64:
            accessible: false
        description: Counts the number of clock cycles executed from an arbitrary
            point in time.
        address: 0xB00
        priv_mode: M
        reset-val: 0
    mcycleh:
        rv32:
            accessible: true
            fields: []
            shadow:
            shadow_type: rw
            msb: 31
            lsb: 0
            type:
                warl:
                    dependency_fields: []
                    legal:
                      - mcycleh[31:0] in [0x00000000:0xFFFFFFFF]
                    wr_illegal:
                      - unchanged
        rv64:
            accessible: false
        description: upper 32 bits of mcycle
        address: 0xB80
        priv_mode: M
        reset-val: 0
    minstret:
        rv32:
            accessible: true
            fields: []
            shadow:
            shadow_type: rw
            msb: 31
            lsb: 0
            type:
                warl:
                    dependency_fields: []
                    legal:
                      - minstret[31:0] in [0x00000000:0xFFFFFFFF]
                    wr_illegal:
                      - unchanged
        rv64:
            accessible: false
        description: Counts the number of instructions completed from an arbitrary
            point in time.
        address: 0xB02
        priv_mode: M
        reset-val: 0
    minstreth:
        rv32:
            accessible: true
            fields: []
            shadow:
            shadow_type: rw
            msb: 31
            lsb: 0
            type:
                warl:
                    dependency_fields: []
                    legal:
                      - minstreth[31:0] in [0x00000000:0xFFFFFFFF]
                    wr_illegal:
                      - unchanged
        rv64:
            accessible: false
        description: Upper 32 bits of minstret.
        address: 0xB82
        priv_mode: M
        reset-val: 0
    mhpmevent3:
        rv32:
            accessible: true
            fields: []
            shadow:
            shadow_type: rw
            msb: 31
            lsb: 0
            type: &id001
                ro_constant: 0
        rv64:
            accessible: false
        description: The mhpmevent3 is a MXLEN-bit event register which controls mhpmcounter3.
        address: 0x323
        priv_mode: M
        reset-val: 0
    mhpmcounter3:
        rv32:
            accessible: true
            fields: []
            shadow:
            shadow_type: rw
            msb: 31
            lsb: 0
            type: *id001
        rv64:
            accessible: false
        description: The mhpmcounter3 is a 64-bit counter. Returns lower 32 bits in
            RV32I mode.
        address: 0xB03
        priv_mode: M
        reset-val: 0
    mhpmcounter3h:
        rv32:
            accessible: true
            fields: []
            shadow:
            shadow_type: rw
            msb: 31
            lsb: 0
            type: &id002
                ro_constant: 0
        rv64:
            accessible: false
        description: The mhpmcounter3h returns the upper half word in RV32I systems.
        address: 0xB83
        priv_mode: M
        reset-val: 0
    mhpmevent4:
        rv32:
            accessible: true
            fields: []
            shadow:
            shadow_type: rw
            msb: 31
            lsb: 0
            type: *id001
        rv64:
            accessible: false
        description: The mhpmevent4 is a MXLEN-bit event register which controls mhpmcounter4.
        address: 0x324
        priv_mode: M
        reset-val: 0
    mhpmcounter4:
        rv32:
            accessible: true
            fields: []
            shadow:
            shadow_type: rw
            msb: 31
            lsb: 0
            type: *id001
        rv64:
            accessible: false
        description: The mhpmcounter4 is a 64-bit counter. Returns lower 42 bits in
            RV42I mode.
        address: 0xB04
        priv_mode: M
        reset-val: 0
    mhpmcounter4h:
        rv32:
            accessible: true
            fields: []
            shadow:
            shadow_type: rw
            msb: 31
            lsb: 0
            type: *id002
        rv64:
            accessible: false
        description: The mhpmcounter4h returns the upper half word in RV42I systems.
        address: 0xB84
        priv_mode: M
        reset-val: 0
    mhpmevent5:
        rv32:
            accessible: true
            fields: []
            shadow:
            shadow_type: rw
            msb: 31
            lsb: 0
            type: *id001
        rv64:
            accessible: false
        description: The mhpmevent5 is a MXLEN-bit event register which controls mhpmcounter5.
        address: 0x325
        priv_mode: M
        reset-val: 0
    mhpmcounter5:
        rv32:
            accessible: true
            fields: []
            shadow:
            shadow_type: rw
            msb: 31
            lsb: 0
            type: *id001
        rv64:
            accessible: false
        description: The mhpmcounter5 is a 64-bit counter. Returns lower 52 bits in
            RV52I mode.
        address: 0xB05
        priv_mode: M
        reset-val: 0
    mhpmcounter5h:
        rv32:
            accessible: true
            fields: []
            shadow:
            shadow_type: rw
            msb: 31
            lsb: 0
            type: *id002
        rv64:
            accessible: false
        description: The mhpmcounter5h returns the upper half word in RV52I systems.
        address: 0xB85
        priv_mode: M
        reset-val: 0
    mhpmevent6:
        rv32:
            accessible: true
            fields: []
            shadow:
            shadow_type: rw
            msb: 31
            lsb: 0
            type: *id001
        rv64:
            accessible: false
        description: The mhpmevent6 is a MXLEN-bit event register which controls mhpmcounter6.
        address: 0x326
        priv_mode: M
        reset-val: 0
    mhpmcounter6:
        rv32:
            accessible: true
            fields: []
            shadow:
            shadow_type: rw
            msb: 31
            lsb: 0
            type: *id001
        rv64:
            accessible: false
        description: The mhpmcounter6 is a 64-bit counter. Returns lower 62 bits in
            RV62I mode.
        address: 0xB06
        priv_mode: M
        reset-val: 0
    mhpmcounter6h:
        rv32:
            accessible: true
            fields: []
            shadow:
            shadow_type: rw
            msb: 31
            lsb: 0
            type: *id002
        rv64:
            accessible: false
        description: The mhpmcounter6h returns the upper half word in RV62I systems.
        address: 0xB86
        priv_mode: M
        reset-val: 0
    mhpmevent7:
        rv32:
            accessible: true
            fields: []
            shadow:
            shadow_type: rw
            msb: 31
            lsb: 0
            type: *id001
        rv64:
            accessible: false
        description: The mhpmevent7 is a MXLEN-bit event register which controls mhpmcounter7.
        address: 0x327
        priv_mode: M
        reset-val: 0
    mhpmcounter7:
        rv32:
            accessible: true
            fields: []
            shadow:
            shadow_type: rw
            msb: 31
            lsb: 0
            type: *id001
        rv64:
            accessible: false
        description: The mhpmcounter7 is a 64-bit counter. Returns lower 72 bits in
            RV72I mode.
        address: 0xB07
        priv_mode: M
        reset-val: 0
    mhpmcounter7h:
        rv32:
            accessible: true
            fields: []
            shadow:
            shadow_type: rw
            msb: 31
            lsb: 0
            type: *id002
        rv64:
            accessible: false
        description: The mhpmcounter7h returns the upper half word in RV72I systems.
        address: 0xB87
        priv_mode: M
        reset-val: 0
    mhpmevent8:
        rv32:
            accessible: true
            fields: []
            shadow:
            shadow_type: rw
            msb: 31
            lsb: 0
            type: *id001
        rv64:
            accessible: false
        description: The mhpmevent8 is a MXLEN-bit event register which controls mhpmcounter8.
        address: 0x328
        priv_mode: M
        reset-val: 0
    mhpmcounter8:
        rv32:
            accessible: true
            fields: []
            shadow:
            shadow_type: rw
            msb: 31
            lsb: 0
            type: *id001
        rv64:
            accessible: false
        description: The mhpmcounter8 is a 64-bit counter. Returns lower 82 bits in
            RV82I mode.
        address: 0xB08
        priv_mode: M
        reset-val: 0
    mhpmcounter8h:
        rv32:
            accessible: true
            fields: []
            shadow:
            shadow_type: rw
            msb: 31
            lsb: 0
            type: *id002
        rv64:
            accessible: false
        description: The mhpmcounter8h returns the upper half word in RV82I systems.
        address: 0xB88
        priv_mode: M
        reset-val: 0
    mhpmevent9:
        rv32:
            accessible: true
            fields: []
            shadow:
            shadow_type: rw
            msb: 31
            lsb: 0
            type: *id001
        rv64:
            accessible: false
        description: The mhpmevent9 is a MXLEN-bit event register which controls mhpmcounter9.
        address: 0x329
        priv_mode: M
        reset-val: 0
    mhpmcounter9:
        rv32:
            accessible: true
            fields: []
            shadow:
            shadow_type: rw
            msb: 31
            lsb: 0
            type: *id001
        rv64:
            accessible: false
        description: The mhpmcounter9 is a 64-bit counter. Returns lower 32 bits in
            RV32I mode.
        address: 0xB09
        priv_mode: M
        reset-val: 0
    mhpmcounter9h:
        rv32:
            accessible: true
            fields: []
            shadow:
            shadow_type: rw
            msb: 31
            lsb: 0
            type: *id002
        rv64:
            accessible: false
        description: The mhpmcounter9h returns the upper half word in RV32I systems.
        address: 0xB89
        priv_mode: M
        reset-val: 0
    mhpmevent10:
        rv32:
            accessible: true
            fields: []
            shadow:
            shadow_type: rw
            msb: 31
            lsb: 0
            type: *id001
        rv64:
            accessible: false
        description: The mhpmevent10 is a MXLEN-bit event register which controls
            mhpmcounter10.
        address: 0x32a
        priv_mode: M
        reset-val: 0
    mhpmcounter10:
        rv32:
            accessible: true
            fields: []
            shadow:
            shadow_type: rw
            msb: 31
            lsb: 0
            type: *id001
        rv64:
            accessible: false
        description: The mhpmcounter10 is a 64-bit counter. Returns lower 102 bits
            in RV102I mode.
        address: 0xB0A
        priv_mode: M
        reset-val: 0
    mhpmcounter10h:
        rv32:
            accessible: true
            fields: []
            shadow:
            shadow_type: rw
            msb: 31
            lsb: 0
            type: *id002
        rv64:
            accessible: false
        description: The mhpmcounter10h returns the upper half word in RV102I systems.
        address: 0xB8A
        priv_mode: M
        reset-val: 0
    mhpmevent11:
        rv32:
            accessible: true
            fields: []
            shadow:
            shadow_type: rw
            msb: 31
            lsb: 0
            type: *id001
        rv64:
            accessible: false
        description: The mhpmevent11 is a MXLEN-bit event register which controls
            mhpmcounter11.
        address: 0x32b
        priv_mode: M
        reset-val: 0
    mhpmcounter11:
        rv32:
            accessible: true
            fields: []
            shadow:
            shadow_type: rw
            msb: 31
            lsb: 0
            type: *id001
        rv64:
            accessible: false
        description: The mhpmcounter11 is a 64-bit counter. Returns lower 112 bits
            in RV112I mode.
        address: 0xB0B
        priv_mode: M
        reset-val: 0
    mhpmcounter11h:
        rv32:
            accessible: true
            fields: []
            shadow:
            shadow_type: rw
            msb: 31
            lsb: 0
            type: *id002
        rv64:
            accessible: false
        description: The mhpmcounter11h returns the upper half word in RV112I systems.
        address: 0xB8B
        priv_mode: M
        reset-val: 0
    mhpmevent12:
        rv32:
            accessible: true
            fields: []
            shadow:
            shadow_type: rw
            msb: 31
            lsb: 0
            type: *id001
        rv64:
            accessible: false
        description: The mhpmevent12 is a MXLEN-bit event register which controls
            mhpmcounter12.
        address: 0x32c
        priv_mode: M
        reset-val: 0
    mhpmcounter12:
        rv32:
            accessible: true
            fields: []
            shadow:
            shadow_type: rw
            msb: 31
            lsb: 0
            type: *id001
        rv64:
            accessible: false
        description: The mhpmcounter12 is a 64-bit counter. Returns lower 122 bits
            in RV122I mode.
        address: 0xB0C
        priv_mode: M
        reset-val: 0
    mhpmcounter12h:
        rv32:
            accessible: true
            fields: []
            shadow:
            shadow_type: rw
            msb: 31
            lsb: 0
            type: *id002
        rv64:
            accessible: false
        description: The mhpmcounter12h returns the upper half word in RV122I systems.
        address: 0xB8C
        priv_mode: M
        reset-val: 0
    mhpmevent13:
        rv32:
            accessible: true
            fields: []
            shadow:
            shadow_type: rw
            msb: 31
            lsb: 0
            type: *id001
        rv64:
            accessible: false
        description: The mhpmevent13 is a MXLEN-bit event register which controls
            mhpmcounter13.
        address: 0x32d
        priv_mode: M
        reset-val: 0
    mhpmcounter13:
        rv32:
            accessible: true
            fields: []
            shadow:
            shadow_type: rw
            msb: 31
            lsb: 0
            type: *id001
        rv64:
            accessible: false
        description: The mhpmcounter13 is a 64-bit counter. Returns lower 132 bits
            in RV132I mode.
        address: 0xB0D
        priv_mode: M
        reset-val: 0
    mhpmcounter13h:
        rv32:
            accessible: true
            fields: []
            shadow:
            shadow_type: rw
            msb: 31
            lsb: 0
            type: *id002
        rv64:
            accessible: false
        description: The mhpmcounter13h returns the upper half word in RV132I systems.
        address: 0xB8D
        priv_mode: M
        reset-val: 0
    mhpmevent14:
        rv32:
            accessible: true
            fields: []
            shadow:
            shadow_type: rw
            msb: 31
            lsb: 0
            type: *id001
        rv64:
            accessible: false
        description: The mhpmevent14 is a MXLEN-bit event register which controls
            mhpmcounter14.
        address: 0x32e
        priv_mode: M
        reset-val: 0
    mhpmcounter14:
        rv32:
            accessible: true
            fields: []
            shadow:
            shadow_type: rw
            msb: 31
            lsb: 0
            type: *id001
        rv64:
            accessible: false
        description: The mhpmcounter14 is a 64-bit counter. Returns lower 142 bits
            in RV142I mode.
        address: 0xB0E
        priv_mode: M
        reset-val: 0
    mhpmcounter14h:
        rv32:
            accessible: true
            fields: []
            shadow:
            shadow_type: rw
            msb: 31
            lsb: 0
            type: *id002
        rv64:
            accessible: false
        description: The mhpmcounter14h returns the upper half word in RV142I systems.
        address: 0xB8E
        priv_mode: M
        reset-val: 0
    mhpmevent15:
        rv32:
            accessible: true
            fields: []
            shadow:
            shadow_type: rw
            msb: 31
            lsb: 0
            type: *id001
        rv64:
            accessible: false
        description: The mhpmevent15 is a MXLEN-bit event register which controls
            mhpmcounter15.
        address: 0x32f
        priv_mode: M
        reset-val: 0
    mhpmcounter15:
        rv32:
            accessible: true
            fields: []
            shadow:
            shadow_type: rw
            msb: 31
            lsb: 0
            type: *id001
        rv64:
            accessible: false
        description: The mhpmcounter15 is a 64-bit counter. Returns lower 152 bits
            in RV152I mode.
        address: 0xB0F
        priv_mode: M
        reset-val: 0
    mhpmcounter15h:
        rv32:
            accessible: true
            fields: []
            shadow:
            shadow_type: rw
            msb: 31
            lsb: 0
            type: *id002
        rv64:
            accessible: false
        description: The mhpmcounter15h returns the upper half word in RV152I systems.
        address: 0xB8F
        priv_mode: M
        reset-val: 0
    mhpmevent16:
        rv32:
            accessible: true
            fields: []
            shadow:
            shadow_type: rw
            msb: 31
            lsb: 0
            type: *id001
        rv64:
            accessible: false
        description: The mhpmevent16 is a MXLEN-bit event register which controls
            mhpmcounter16.
        address: 0x330
        priv_mode: M
        reset-val: 0
    mhpmcounter16:
        rv32:
            accessible: true
            fields: []
            shadow:
            shadow_type: rw
            msb: 31
            lsb: 0
            type: *id001
        rv64:
            accessible: false
        description: The mhpmcounter16 is a 64-bit counter. Returns lower 162 bits
            in RV162I mode.
        address: 0xB10
        priv_mode: M
        reset-val: 0
    mhpmcounter16h:
        rv32:
            accessible: true
            fields: []
            shadow:
            shadow_type: rw
            msb: 31
            lsb: 0
            type: *id002
        rv64:
            accessible: false
        description: The mhpmcounter16h returns the upper half word in RV162I systems.
        address: 0xB90
        priv_mode: M
        reset-val: 0
    mhpmevent17:
        rv32:
            accessible: true
            fields: []
            shadow:
            shadow_type: rw
            msb: 31
            lsb: 0
            type: *id001
        rv64:
            accessible: false
        description: The mhpmevent17 is a MXLEN-bit event register which controls
            mhpmcounter17.
        address: 0x331
        priv_mode: M
        reset-val: 0
    mhpmcounter17:
        rv32:
            accessible: true
            fields: []
            shadow:
            shadow_type: rw
            msb: 31
            lsb: 0
            type: *id001
        rv64:
            accessible: false
        description: The mhpmcounter17 is a 64-bit counter. Returns lower 172 bits
            in RV172I mode.
        address: 0xB11
        priv_mode: M
        reset-val: 0
    mhpmcounter17h:
        rv32:
            accessible: true
            fields: []
            shadow:
            shadow_type: rw
            msb: 31
            lsb: 0
            type: *id002
        rv64:
            accessible: false
        description: The mhpmcounter17h returns the upper half word in RV172I systems.
        address: 0xB91
        priv_mode: M
        reset-val: 0
    mhpmevent18:
        rv32:
            accessible: true
            fields: []
            shadow:
            shadow_type: rw
            msb: 31
            lsb: 0
            type: *id001
        rv64:
            accessible: false
        description: The mhpmevent18 is a MXLEN-bit event register which controls
            mhpmcounter18.
        address: 0x332
        priv_mode: M
        reset-val: 0
    mhpmcounter18:
        rv32:
            accessible: true
            fields: []
            shadow:
            shadow_type: rw
            msb: 31
            lsb: 0
            type: *id001
        rv64:
            accessible: false
        description: The mhpmcounter18 is a 64-bit counter. Returns lower 182 bits
            in RV182I mode.
        address: 0xB12
        priv_mode: M
        reset-val: 0
    mhpmcounter18h:
        rv32:
            accessible: true
            fields: []
            shadow:
            shadow_type: rw
            msb: 31
            lsb: 0
            type: *id002
        rv64:
            accessible: false
        description: The mhpmcounter18h returns the upper half word in RV182I systems.
        address: 0xB92
        priv_mode: M
        reset-val: 0
    mhpmevent19:
        rv32:
            accessible: true
            fields: []
            shadow:
            shadow_type: rw
            msb: 31
            lsb: 0
            type: *id001
        rv64:
            accessible: false
        description: The mhpmevent19 is a MXLEN-bit event register which controls
            mhpmcounter19.
        address: 0x333
        priv_mode: M
        reset-val: 0
    mhpmcounter19:
        rv32:
            accessible: true
            fields: []
            shadow:
            shadow_type: rw
            msb: 31
            lsb: 0
            type: *id001
        rv64:
            accessible: false
        description: The mhpmcounter19 is a 64-bit counter. Returns lower 32 bits
            in RV32I mode.
        address: 0xB13
        priv_mode: M
        reset-val: 0
    mhpmcounter19h:
        rv32:
            accessible: true
            fields: []
            shadow:
            shadow_type: rw
            msb: 31
            lsb: 0
            type: *id002
        rv64:
            accessible: false
        description: The mhpmcounter19h returns the upper half word in RV32I systems.
        address: 0xB93
        priv_mode: M
        reset-val: 0
    mhpmevent20:
        rv32:
            accessible: true
            fields: []
            shadow:
            shadow_type: rw
            msb: 31
            lsb: 0
            type: *id001
        rv64:
            accessible: false
        description: The mhpmevent20 is a MXLEN-bit event register which controls
            mhpmcounter20.
        address: 0x334
        priv_mode: M
        reset-val: 0
    mhpmcounter20:
        rv32:
            accessible: true
            fields: []
            shadow:
            shadow_type: rw
            msb: 31
            lsb: 0
            type: *id001
        rv64:
            accessible: false
        description: The mhpmcounter20 is a 64-bit counter. Returns lower 202 bits
            in RV202I mode.
        address: 0xB14
        priv_mode: M
        reset-val: 0
    mhpmcounter20h:
        rv32:
            accessible: true
            fields: []
            shadow:
            shadow_type: rw
            msb: 31
            lsb: 0
            type: *id002
        rv64:
            accessible: false
        description: The mhpmcounter20h returns the upper half word in RV202I systems.
        address: 0xB94
        priv_mode: M
        reset-val: 0
    mhpmevent21:
        rv32:
            accessible: true
            fields: []
            shadow:
            shadow_type: rw
            msb: 31
            lsb: 0
            type: *id001
        rv64:
            accessible: false
        description: The mhpmevent21 is a MXLEN-bit event register which controls
            mhpmcounter21.
        address: 0x335
        priv_mode: M
        reset-val: 0
    mhpmcounter21:
        rv32:
            accessible: true
            fields: []
            shadow:
            shadow_type: rw
            msb: 31
            lsb: 0
            type: *id001
        rv64:
            accessible: false
        description: The mhpmcounter21 is a 64-bit counter. Returns lower 212 bits
            in RV212I mode.
        address: 0xB15
        priv_mode: M
        reset-val: 0
    mhpmcounter21h:
        rv32:
            accessible: true
            fields: []
            shadow:
            shadow_type: rw
            msb: 31
            lsb: 0
            type: *id002
        rv64:
            accessible: false
        description: The mhpmcounter21h returns the upper half word in RV212I systems.
        address: 0xB95
        priv_mode: M
        reset-val: 0
    mhpmevent22:
        rv32:
            accessible: true
            fields: []
            shadow:
            shadow_type: rw
            msb: 31
            lsb: 0
            type: *id001
        rv64:
            accessible: false
        description: The mhpmevent22 is a MXLEN-bit event register which controls
            mhpmcounter22.
        address: 0x336
        priv_mode: M
        reset-val: 0
    mhpmcounter22:
        rv32:
            accessible: true
            fields: []
            shadow:
            shadow_type: rw
            msb: 31
            lsb: 0
            type: *id001
        rv64:
            accessible: false
        description: The mhpmcounter22 is a 64-bit counter. Returns lower 222 bits
            in RV222I mode.
        address: 0xB16
        priv_mode: M
        reset-val: 0
    mhpmcounter22h:
        rv32:
            accessible: true
            fields: []
            shadow:
            shadow_type: rw
            msb: 31
            lsb: 0
            type: *id002
        rv64:
            accessible: false
        description: The mhpmcounter22h returns the upper half word in RV222I systems.
        address: 0xB96
        priv_mode: M
        reset-val: 0
    mhpmevent23:
        rv32:
            accessible: true
            fields: []
            shadow:
            shadow_type: rw
            msb: 31
            lsb: 0
            type: *id001
        rv64:
            accessible: false
        description: The mhpmevent23 is a MXLEN-bit event register which controls
            mhpmcounter23.
        address: 0x337
        priv_mode: M
        reset-val: 0
    mhpmcounter23:
        rv32:
            accessible: true
            fields: []
            shadow:
            shadow_type: rw
            msb: 31
            lsb: 0
            type: *id001
        rv64:
            accessible: false
        description: The mhpmcounter23 is a 64-bit counter. Returns lower 232 bits
            in RV232I mode.
        address: 0xB17
        priv_mode: M
        reset-val: 0
    mhpmcounter23h:
        rv32:
            accessible: true
            fields: []
            shadow:
            shadow_type: rw
            msb: 31
            lsb: 0
            type: *id002
        rv64:
            accessible: false
        description: The mhpmcounter23h returns the upper half word in RV232I systems.
        address: 0xB97
        priv_mode: M
        reset-val: 0
    mhpmevent24:
        rv32:
            accessible: true
            fields: []
            shadow:
            shadow_type: rw
            msb: 31
            lsb: 0
            type: *id001
        rv64:
            accessible: false
        description: The mhpmevent24 is a MXLEN-bit event register which controls
            mhpmcounter24.
        address: 0x338
        priv_mode: M
        reset-val: 0
    mhpmcounter24:
        rv32:
            accessible: true
            fields: []
            shadow:
            shadow_type: rw
            msb: 31
            lsb: 0
            type: *id001
        rv64:
            accessible: false
        description: The mhpmcounter24 is a 64-bit counter. Returns lower 242 bits
            in RV242I mode.
        address: 0xB18
        priv_mode: M
        reset-val: 0
    mhpmcounter24h:
        rv32:
            accessible: true
            fields: []
            shadow:
            shadow_type: rw
            msb: 31
            lsb: 0
            type: *id002
        rv64:
            accessible: false
        description: The mhpmcounter24h returns the upper half word in RV242I systems.
        address: 0xB98
        priv_mode: M
        reset-val: 0
    mhpmevent25:
        rv32:
            accessible: true
            fields: []
            shadow:
            shadow_type: rw
            msb: 31
            lsb: 0
            type: *id001
        rv64:
            accessible: false
        description: The mhpmevent25 is a MXLEN-bit event register which controls
            mhpmcounter25.
        address: 0x339
        priv_mode: M
        reset-val: 0
    mhpmcounter25:
        rv32:
            accessible: true
            fields: []
            shadow:
            shadow_type: rw
            msb: 31
            lsb: 0
            type: *id001
        rv64:
            accessible: false
        description: The mhpmcounter25 is a 64-bit counter. Returns lower 252 bits
            in RV252I mode.
        address: 0xB19
        priv_mode: M
        reset-val: 0
    mhpmcounter25h:
        rv32:
            accessible: true
            fields: []
            shadow:
            shadow_type: rw
            msb: 31
            lsb: 0
            type: *id002
        rv64:
            accessible: false
        description: The mhpmcounter25h returns the upper half word in RV252I systems.
        address: 0xB99
        priv_mode: M
        reset-val: 0
    mhpmevent26:
        rv32:
            accessible: true
            fields: []
            shadow:
            shadow_type: rw
            msb: 31
            lsb: 0
            type: *id001
        rv64:
            accessible: false
        description: The mhpmevent26 is a MXLEN-bit event register which controls
            mhpmcounter26.
        address: 0x33a
        priv_mode: M
        reset-val: 0
    mhpmcounter26:
        rv32:
            accessible: true
            fields: []
            shadow:
            shadow_type: rw
            msb: 31
            lsb: 0
            type: *id001
        rv64:
            accessible: false
        description: The mhpmcounter26 is a 64-bit counter. Returns lower 262 bits
            in RV262I mode.
        address: 0xB1A
        priv_mode: M
        reset-val: 0
    mhpmcounter26h:
        rv32:
            accessible: true
            fields: []
            shadow:
            shadow_type: rw
            msb: 31
            lsb: 0
            type: *id002
        rv64:
            accessible: false
        description: The mhpmcounter26h returns the upper half word in RV262I systems.
        address: 0xB9A
        priv_mode: M
        reset-val: 0
    mhpmevent27:
        rv32:
            accessible: true
            fields: []
            shadow:
            shadow_type: rw
            msb: 31
            lsb: 0
            type: *id001
        rv64:
            accessible: false
        description: The mhpmevent27 is a MXLEN-bit event register which controls
            mhpmcounter27.
        address: 0x33b
        priv_mode: M
        reset-val: 0
    mhpmcounter27:
        rv32:
            accessible: true
            fields: []
            shadow:
            shadow_type: rw
            msb: 31
            lsb: 0
            type: *id001
        rv64:
            accessible: false
        description: The mhpmcounter27 is a 64-bit counter. Returns lower 272 bits
            in RV272I mode.
        address: 0xB1B
        priv_mode: M
        reset-val: 0
    mhpmcounter27h:
        rv32:
            accessible: true
            fields: []
            shadow:
            shadow_type: rw
            msb: 31
            lsb: 0
            type: *id002
        rv64:
            accessible: false
        description: The mhpmcounter27h returns the upper half word in RV272I systems.
        address: 0xB9B
        priv_mode: M
        reset-val: 0
    mhpmevent28:
        rv32:
            accessible: true
            fields: []
            shadow:
            shadow_type: rw
            msb: 31
            lsb: 0
            type: *id001
        rv64:
            accessible: false
        description: The mhpmevent28 is a MXLEN-bit event register which controls
            mhpmcounter28.
        address: 0x33c
        priv_mode: M
        reset-val: 0
    mhpmcounter28:
        rv32:
            accessible: true
            fields: []
            shadow:
            shadow_type: rw
            msb: 31
            lsb: 0
            type: *id001
        rv64:
            accessible: false
        description: The mhpmcounter28 is a 64-bit counter. Returns lower 282 bits
            in RV282I mode.
        address: 0xB1C
        priv_mode: M
        reset-val: 0
    mhpmcounter28h:
        rv32:
            accessible: true
            fields: []
            shadow:
            shadow_type: rw
            msb: 31
            lsb: 0
            type: *id002
        rv64:
            accessible: false
        description: The mhpmcounter28h returns the upper half word in RV282I systems.
        address: 0xB9C
        priv_mode: M
        reset-val: 0
    mhpmevent29:
        rv32:
            accessible: true
            fields: []
            shadow:
            shadow_type: rw
            msb: 31
            lsb: 0
            type: *id001
        rv64:
            accessible: false
        description: The mhpmevent29 is a MXLEN-bit event register which controls
            mhpmcounter29.
        address: 0x33d
        priv_mode: M
        reset-val: 0
    mhpmcounter29:
        rv32:
            accessible: true
            fields: []
            shadow:
            shadow_type: rw
            msb: 31
            lsb: 0
            type: *id001
        rv64:
            accessible: false
        description: The mhpmcounter29 is a 64-bit counter. Returns lower 32 bits
            in RV32I mode.
        address: 0xB1D
        priv_mode: M
        reset-val: 0
    mhpmcounter29h:
        rv32:
            accessible: true
            fields: []
            shadow:
            shadow_type: rw
            msb: 31
            lsb: 0
            type: *id002
        rv64:
            accessible: false
        description: The mhpmcounter29h returns the upper half word in RV32I systems.
        address: 0xB9D
        priv_mode: M
        reset-val: 0
    mhpmevent30:
        rv32:
            accessible: true
            fields: []
            shadow:
            shadow_type: rw
            msb: 31
            lsb: 0
            type: *id001
        rv64:
            accessible: false
        description: The mhpmevent30 is a MXLEN-bit event register which controls
            mhpmcounter30.
        address: 0x33e
        priv_mode: M
        reset-val: 0
    mhpmcounter30:
        rv32:
            accessible: true
            fields: []
            shadow:
            shadow_type: rw
            msb: 31
            lsb: 0
            type: *id001
        rv64:
            accessible: false
        description: The mhpmcounter30 is a 64-bit counter. Returns lower 302 bits
            in RV302I mode.
        address: 0xB1E
        priv_mode: M
        reset-val: 0
    mhpmcounter30h:
        rv32:
            accessible: true
            fields: []
            shadow:
            shadow_type: rw
            msb: 31
            lsb: 0
            type: *id002
        rv64:
            accessible: false
        description: The mhpmcounter30h returns the upper half word in RV302I systems.
        address: 0xB9E
        priv_mode: M
        reset-val: 0
    mhpmevent31:
        rv32:
            accessible: true
            fields: []
            shadow:
            shadow_type: rw
            msb: 31
            lsb: 0
            type: *id001
        rv64:
            accessible: false
        description: The mhpmevent31 is a MXLEN-bit event register which controls
            mhpmcounter31.
        address: 0x33f
        priv_mode: M
        reset-val: 0
    mhpmcounter31:
        rv32:
            accessible: true
            fields: []
            shadow:
            shadow_type: rw
            msb: 31
            lsb: 0
            type: *id001
        rv64:
            accessible: false
        description: The mhpmcounter31 is a 64-bit counter. Returns lower 312 bits
            in RV312I mode.
        address: 0xB1F
        priv_mode: M
        reset-val: 0
    mhpmcounter31h:
        rv32:
            accessible: true
            fields: []
            shadow:
            shadow_type: rw
            msb: 31
            lsb: 0
            type: *id002
        rv64:
            accessible: false
        description: The mhpmcounter31h returns the upper half word in RV312I systems.
        address: 0xB9F
        priv_mode: M
        reset-val: 0
    sedeleg:
        rv32:
            accessible: false
        rv64:
            accessible: false
        description: sedeleg
        address: 258
        priv_mode: S
        reset-val: 0
    sideleg:
        rv32:
            accessible: false
        rv64:
            accessible: false
        description: sideleg
        priv_mode: S
        address: 259
        reset-val: 0
    fflags:
        rv32:
            accessible: false
        rv64:
            accessible: false
        description: 32-bit register to hold floating point accrued exceptions.
        address: 001
        priv_mode: U
        reset-val: 0
    frm:
        rv32:
            accessible: false
        rv64:
            accessible: false
        description: 32-bit register to hold Floating-Point Dynamic Rounding Mode.
        address: 002
        priv_mode: U
        reset-val: 0
    fcsr:
        rv32:
            accessible: false
        rv64:
            accessible: false
        description: 32-bit register to hold Floating-Point Control and Status Register.
        address: 003
        priv_mode: U
        reset-val: 0
    cycle:
        rv32:
            accessible: false
        rv64:
            accessible: false
        description: Captures the number of cycles executed from an arbitrary point
            in time.
        priv_mode: U
        address: 0xC00
        reset-val: 0
    cycleh:
        rv32:
            accessible: false
        rv64:
            accessible: false
        description: Upper 32-bits of the mcycle counter; only for rv32.
        address: 0xC80
        priv_mode: U
        reset-val: 0
    time:
        rv32:
            accessible: false
        rv64:
            accessible: false
        description: Timer for RDTIME instruction and RTC in the processor.
        priv_mode: U
        address: 0xC01
        reset-val: 0
    timeh:
        rv32:
            accessible: false
        rv64:
            accessible: false
        description: Upper 32-bits of the Timer for RDTIME instruction and RTC in
            the processor; only for rv32.
        address: 0xC81
        priv_mode: U
        reset-val: 0
    instret:
        rv32:
            accessible: false
        rv64:
            accessible: false
        description: Captures the number of instructions executed from an arbitrary
            point in time.
        priv_mode: U
        address: 0xC02
        reset-val: 0
    instreth:
        rv32:
            accessible: false
        rv64:
            accessible: false
        description: Upper 32-bits of the minstret counter; only for rv32.
        address: 0xC82
        priv_mode: U
        reset-val: 0
    hpmcounter3:
        rv32:
            accessible: false
        rv64:
            accessible: false
        priv_mode: U
        reset-val: 0
        description: The hpmcounter3 is a 64-bit counter. Returns lower 32 bits in
            RV32UI mode.
        address: 0xC03
    hpmcounter4:
        rv32:
            accessible: false
        rv64:
            accessible: false
        priv_mode: U
        reset-val: 0
        description: The hpmcounter4 is a 64-bit counter. Returns lower 32 bits in
            RV32UI mode.
        address: 0xC04
    hpmcounter5:
        rv32:
            accessible: false
        rv64:
            accessible: false
        priv_mode: U
        reset-val: 0
        description: The hpmcounter5 is a 64-bit counter. Returns lower 32 bits in
            RV32UI mode.
        address: 0xC05
    hpmcounter6:
        rv32:
            accessible: false
        rv64:
            accessible: false
        priv_mode: U
        reset-val: 0
        description: The hpmcounter6 is a 64-bit counter. Returns lower 32 bits in
            RV32UI mode.
        address: 0xC06
    hpmcounter7:
        rv32:
            accessible: false
        rv64:
            accessible: false
        priv_mode: U
        reset-val: 0
        description: The hpmcounter7 is a 64-bit counter. Returns lower 32 bits in
            RV32UI mode.
        address: 0xC07
    hpmcounter8:
        rv32:
            accessible: false
        rv64:
            accessible: false
        priv_mode: U
        reset-val: 0
        description: The hpmcounter8 is a 64-bit counter. Returns lower 32 bits in
            RV32UI mode.
        address: 0xC08
    hpmcounter9:
        rv32:
            accessible: false
        rv64:
            accessible: false
        priv_mode: U
        reset-val: 0
        description: The hpmcounter9 is a 64-bit counter. Returns lower 32 bits in
            RV32UI mode.
        address: 0xC09
    hpmcounter10:
        rv32:
            accessible: false
        rv64:
            accessible: false
        priv_mode: U
        reset-val: 0
        description: The hpmcounter10 is a 64-bit counter. Returns lower 32 bits in
            RV32UI mode.
        address: 0xC0A
    hpmcounter11:
        rv32:
            accessible: false
        rv64:
            accessible: false
        priv_mode: U
        reset-val: 0
        description: The hpmcounter11 is a 64-bit counter. Returns lower 32 bits in
            RV32UI mode.
        address: 0xC0B
    hpmcounter12:
        rv32:
            accessible: false
        rv64:
            accessible: false
        priv_mode: U
        reset-val: 0
        description: The hpmcounter12 is a 64-bit counter. Returns lower 32 bits in
            RV32UI mode.
        address: 0xC0C
    hpmcounter13:
        rv32:
            accessible: false
        rv64:
            accessible: false
        priv_mode: U
        reset-val: 0
        description: The hpmcounter13 is a 64-bit counter. Returns lower 32 bits in
            RV32UI mode.
        address: 0xC0D
    hpmcounter14:
        rv32:
            accessible: false
        rv64:
            accessible: false
        priv_mode: U
        reset-val: 0
        description: The hpmcounter14 is a 64-bit counter. Returns lower 32 bits in
            RV32UI mode.
        address: 0xC0E
    hpmcounter15:
        rv32:
            accessible: false
        rv64:
            accessible: false
        priv_mode: U
        reset-val: 0
        description: The hpmcounter15 is a 64-bit counter. Returns lower 32 bits in
            RV32UI mode.
        address: 0xC0F
    hpmcounter16:
        rv32:
            accessible: false
        rv64:
            accessible: false
        priv_mode: U
        reset-val: 0
        description: The hpmcounter16 is a 64-bit counter. Returns lower 32 bits in
            RV32UI mode.
        address: 0xC10
    hpmcounter17:
        rv32:
            accessible: false
        rv64:
            accessible: false
        priv_mode: U
        reset-val: 0
        description: The hpmcounter17 is a 64-bit counter. Returns lower 32 bits in
            RV32UI mode.
        address: 0xC11
    hpmcounter18:
        rv32:
            accessible: false
        rv64:
            accessible: false
        priv_mode: U
        reset-val: 0
        description: The hpmcounter18 is a 64-bit counter. Returns lower 32 bits in
            RV32UI mode.
        address: 0xC12
    hpmcounter19:
        rv32:
            accessible: false
        rv64:
            accessible: false
        priv_mode: U
        reset-val: 0
        description: The hpmcounter19 is a 64-bit counter. Returns lower 32 bits in
            RV32UI mode.
        address: 0xC13
    hpmcounter20:
        rv32:
            accessible: false
        rv64:
            accessible: false
        priv_mode: U
        reset-val: 0
        description: The hpmcounter20 is a 64-bit counter. Returns lower 32 bits in
            RV32UI mode.
        address: 0xC14
    hpmcounter21:
        rv32:
            accessible: false
        rv64:
            accessible: false
        priv_mode: U
        reset-val: 0
        description: The hpmcounter21 is a 64-bit counter. Returns lower 32 bits in
            RV32UI mode.
        address: 0xC15
    hpmcounter22:
        rv32:
            accessible: false
        rv64:
            accessible: false
        priv_mode: U
        reset-val: 0
        description: The hpmcounter22 is a 64-bit counter. Returns lower 32 bits in
            RV32UI mode.
        address: 0xC16
    hpmcounter23:
        rv32:
            accessible: false
        rv64:
            accessible: false
        priv_mode: U
        reset-val: 0
        description: The hpmcounter23 is a 64-bit counter. Returns lower 32 bits in
            RV32UI mode.
        address: 0xC17
    hpmcounter24:
        rv32:
            accessible: false
        rv64:
            accessible: false
        priv_mode: U
        reset-val: 0
        description: The hpmcounter24 is a 64-bit counter. Returns lower 32 bits in
            RV32UI mode.
        address: 0xC18
    hpmcounter25:
        rv32:
            accessible: false
        rv64:
            accessible: false
        priv_mode: U
        reset-val: 0
        description: The hpmcounter25 is a 64-bit counter. Returns lower 32 bits in
            RV32UI mode.
        address: 0xC19
    hpmcounter26:
        rv32:
            accessible: false
        rv64:
            accessible: false
        priv_mode: U
        reset-val: 0
        description: The hpmcounter26 is a 64-bit counter. Returns lower 32 bits in
            RV32UI mode.
        address: 0xC1A
    hpmcounter27:
        rv32:
            accessible: false
        rv64:
            accessible: false
        priv_mode: U
        reset-val: 0
        description: The hpmcounter27 is a 64-bit counter. Returns lower 32 bits in
            RV32UI mode.
        address: 0xC1B
    hpmcounter28:
        rv32:
            accessible: false
        rv64:
            accessible: false
        priv_mode: U
        reset-val: 0
        description: The hpmcounter28 is a 64-bit counter. Returns lower 32 bits in
            RV32UI mode.
        address: 0xC1C
    hpmcounter29:
        rv32:
            accessible: false
        rv64:
            accessible: false
        priv_mode: U
        reset-val: 0
        description: The hpmcounter29 is a 64-bit counter. Returns lower 32 bits in
            RV32UI mode.
        address: 0xC1D
    hpmcounter30:
        rv32:
            accessible: false
        rv64:
            accessible: false
        priv_mode: U
        reset-val: 0
        description: The hpmcounter30 is a 64-bit counter. Returns lower 32 bits in
            RV32UI mode.
        address: 0xC1E
    hpmcounter31:
        rv32:
            accessible: false
        rv64:
            accessible: false
        priv_mode: U
        reset-val: 0
        description: The hpmcounter31 is a 64-bit counter. Returns lower 32 bits in
            RV32UI mode.
        address: 0xC1F
    hpmcounter3h:
        rv32:
            accessible: false
        rv64:
            accessible: false
        priv_mode: U
        reset-val: 0
        description: The hpmcounter3h returns the upper half word in RV32I systems.
        address: 0xC83
    hpmcounter4h:
        rv32:
            accessible: false
        rv64:
            accessible: false
        priv_mode: U
        reset-val: 0
        description: The hpmcounter4h returns the upper half word in RV32I systems.
        address: 0xC84
    hpmcounter5h:
        rv32:
            accessible: false
        rv64:
            accessible: false
        priv_mode: U
        reset-val: 0
        description: The hpmcounter5h returns the upper half word in RV32I systems.
        address: 0xC85
    hpmcounter6h:
        rv32:
            accessible: false
        rv64:
            accessible: false
        priv_mode: U
        reset-val: 0
        description: The hpmcounter6h returns the upper half word in RV32I systems.
        address: 0xC86
    hpmcounter7h:
        rv32:
            accessible: false
        rv64:
            accessible: false
        priv_mode: U
        reset-val: 0
        description: The hpmcounter7h returns the upper half word in RV32I systems.
        address: 0xC87
    hpmcounter8h:
        rv32:
            accessible: false
        rv64:
            accessible: false
        priv_mode: U
        reset-val: 0
        description: The hpmcounter8h returns the upper half word in RV32I systems.
        address: 0xC88
    hpmcounter9h:
        rv32:
            accessible: false
        rv64:
            accessible: false
        priv_mode: U
        reset-val: 0
        description: The hpmcounter9h returns the upper half word in RV32I systems.
        address: 0xC89
    hpmcounter10h:
        rv32:
            accessible: false
        rv64:
            accessible: false
        priv_mode: U
        reset-val: 0
        description: The hpmcounter10h returns the upper half word in RV32I systems.
        address: 0xC8A
    hpmcounter11h:
        rv32:
            accessible: false
        rv64:
            accessible: false
        priv_mode: U
        reset-val: 0
        description: The hpmcounter11h returns the upper half word in RV32I systems.
        address: 0xC8B
    hpmcounter12h:
        rv32:
            accessible: false
        rv64:
            accessible: false
        priv_mode: U
        reset-val: 0
        description: The hpmcounter12h returns the upper half word in RV32I systems.
        address: 0xC8C
    hpmcounter13h:
        rv32:
            accessible: false
        rv64:
            accessible: false
        priv_mode: U
        reset-val: 0
        description: The hpmcounter13h returns the upper half word in RV32I systems.
        address: 0xC8D
    hpmcounter14h:
        rv32:
            accessible: false
        rv64:
            accessible: false
        priv_mode: U
        reset-val: 0
        description: The hpmcounter14h returns the upper half word in RV32I systems.
        address: 0xC8E
    hpmcounter15h:
        rv32:
            accessible: false
        rv64:
            accessible: false
        priv_mode: U
        reset-val: 0
        description: The hpmcounter15h returns the upper half word in RV32I systems.
        address: 0xC8F
    hpmcounter16h:
        rv32:
            accessible: false
        rv64:
            accessible: false
        priv_mode: U
        reset-val: 0
        description: The hpmcounter16h returns the upper half word in RV32I systems.
        address: 0xC90
    hpmcounter17h:
        rv32:
            accessible: false
        rv64:
            accessible: false
        priv_mode: U
        reset-val: 0
        description: The hpmcounter17h returns the upper half word in RV32I systems.
        address: 0xC91
    hpmcounter18h:
        rv32:
            accessible: false
        rv64:
            accessible: false
        priv_mode: U
        reset-val: 0
        description: The hpmcounter18h returns the upper half word in RV32I systems.
        address: 0xC92
    hpmcounter19h:
        rv32:
            accessible: false
        rv64:
            accessible: false
        priv_mode: U
        reset-val: 0
        description: The hpmcounter19h returns the upper half word in RV32I systems.
        address: 0xC93
    hpmcounter20h:
        rv32:
            accessible: false
        rv64:
            accessible: false
        priv_mode: U
        reset-val: 0
        description: The hpmcounter20h returns the upper half word in RV32I systems.
        address: 0xC94
    hpmcounter21h:
        rv32:
            accessible: false
        rv64:
            accessible: false
        priv_mode: U
        reset-val: 0
        description: The hpmcounter21h returns the upper half word in RV32I systems.
        address: 0xC95
    hpmcounter22h:
        rv32:
            accessible: false
        rv64:
            accessible: false
        priv_mode: U
        reset-val: 0
        description: The hpmcounter22h returns the upper half word in RV32I systems.
        address: 0xC96
    hpmcounter23h:
        rv32:
            accessible: false
        rv64:
            accessible: false
        priv_mode: U
        reset-val: 0
        description: The hpmcounter23h returns the upper half word in RV32I systems.
        address: 0xC97
    hpmcounter24h:
        rv32:
            accessible: false
        rv64:
            accessible: false
        priv_mode: U
        reset-val: 0
        description: The hpmcounter24h returns the upper half word in RV32I systems.
        address: 0xC98
    hpmcounter25h:
        rv32:
            accessible: false
        rv64:
            accessible: false
        priv_mode: U
        reset-val: 0
        description: The hpmcounter25h returns the upper half word in RV32I systems.
        address: 0xC99
    hpmcounter26h:
        rv32:
            accessible: false
        rv64:
            accessible: false
        priv_mode: U
        reset-val: 0
        description: The hpmcounter26h returns the upper half word in RV32I systems.
        address: 0xC9A
    hpmcounter27h:
        rv32:
            accessible: false
        rv64:
            accessible: false
        priv_mode: U
        reset-val: 0
        description: The hpmcounter27h returns the upper half word in RV32I systems.
        address: 0xC9B
    hpmcounter28h:
        rv32:
            accessible: false
        rv64:
            accessible: false
        priv_mode: U
        reset-val: 0
        description: The hpmcounter28h returns the upper half word in RV32I systems.
        address: 0xC9C
    hpmcounter29h:
        rv32:
            accessible: false
        rv64:
            accessible: false
        priv_mode: U
        reset-val: 0
        description: The hpmcounter29h returns the upper half word in RV32I systems.
        address: 0xC9D
    hpmcounter30h:
        rv32:
            accessible: false
        rv64:
            accessible: false
        priv_mode: U
        reset-val: 0
        description: The hpmcounter30h returns the upper half word in RV32I systems.
        address: 0xC9E
    hpmcounter31h:
        rv32:
            accessible: false
        rv64:
            accessible: false
        priv_mode: U
        reset-val: 0
        description: The hpmcounter31h returns the upper half word in RV32I systems.
        address: 0xC9F
    sstatus:
        rv32:
            accessible: false
        rv64:
            accessible: false
        description: The sstatus register keeps track of the processor’s current operating
            state.
        address: 0x100
        priv_mode: S
        reset-val: 0
    sie:
        rv32:
            accessible: false
        rv64:
            accessible: false
        description: The sie register is an SXLEN-bit read/write register containing
            interrupt enable bits.
        address: 0x104
        priv_mode: S
        reset-val: 0
    sip:
        rv32:
            accessible: false
        rv64:
            accessible: false
        description: The sip register is an SXLEN-bit read/write register containing
            interrupt pending bits.
        address: 0x144
        priv_mode: S
        reset-val: 0
    sscratch:
        rv32:
            accessible: false
        rv64:
            accessible: false
        description: The sscratch register is an MXLEN-bit read/write register dedicated
            for use by machine mode.
        address: 0x140
        priv_mode: S
        reset-val: 0
    sepc:
        rv32:
            accessible: false
        rv64:
            accessible: false
        description: The sepc is a warl register that must be able to hold all valid
            physical and virtual addresses.
        address: 0x141
        priv_mode: S
        reset-val: 0
    stval:
        rv32:
            accessible: false
        rv64:
            accessible: false
        description: The stval is a warl register that holds the address of the instruction
            which caused the exception.
        address: 0x143
        priv_mode: S
        reset-val: 0
    scause:
        rv32:
            accessible: false
        rv64:
            accessible: false
        description: The scause register stores the information regarding the trap.
        address: 0x142
        priv_mode: S
        reset-val: 0
    stvec:
        rv32:
            accessible: false
        rv64:
            accessible: false
        description: SXLEN-bit read/write register that holds trap vector configuration.
        address: 0x105
        priv_mode: S
        reset-val: 0
    satp:
        rv32:
            accessible: false
        rv64:
            accessible: false
        description: SXLEN-bit register which controls supervisor-mode address translation
            and protection
        address: 0x180
        priv_mode: S
        reset-val: 0
    ustatus:
        rv32:
            accessible: false
        rv64:
            accessible: false
        description: The ustatus register keeps track of the processor’s current operating
            state.
        address: 0x000
        priv_mode: U
        reset-val: 0
    uie:
        rv32:
            accessible: false
        rv64:
            accessible: false
        description: The uie register is an UXLEN-bit read/write register containing
            interrupt enable bits.
        address: 0x004
        priv_mode: U
        reset-val: 0
    uip:
        rv32:
            accessible: false
        rv64:
            accessible: false
        description: The uip register is an UXLEN-bit read/write register containing
            interrupt pending bits.
        address: 0x044
        priv_mode: U
        reset-val: 0
    uscratch:
        rv32:
            accessible: false
        rv64:
            accessible: false
        description: The uscratch register is an UXLEN-bit read/write register dedicated
            for use by machine mode.
        address: 0x040
        priv_mode: U
        reset-val: 0
    uepc:
        rv32:
            accessible: false
        rv64:
            accessible: false
        description: The uepc is a warl register that must be able to hold all valid
            physical and virtual addresses.
        address: 0x041
        priv_mode: U
        reset-val: 0
    utval:
        rv32:
            accessible: false
        rv64:
            accessible: false
        description: The utval is a warl register that holds the address of the instruction
            which caused the exception.
        address: 0x043
        priv_mode: U
        reset-val: 0
    ucause:
        rv32:
            accessible: false
        rv64:
            accessible: false
        description: The ucause register stores the information regarding the trap.
        address: 0x042
        priv_mode: U
        reset-val: 0
    utvec:
        rv32:
            accessible: false
        rv64:
            accessible: false
        description: UXLEN-bit read/write register that holds trap vector configuration.
        address: 0x005
        priv_mode: U
        reset-val: 0
    scounteren:
        rv32:
            accessible: false
        rv64:
            accessible: false
        description: The scounteren is a 32-bit register that controls the availability
            of the hardware performance-monitoring counters to the next-lowest privileged
            mode.
        address: 0x106
        priv_mode: S
        reset-val: 0
    hstatus:
        rv32:
            accessible: false
        rv64:
            accessible: false
        description: The hstatus register keeps track of and controls the hart’s current
            operating state.
        address: 1536
        priv_mode: H
        reset-val: 0
    hideleg:
        rv32:
            accessible: false
        rv64:
            accessible: false
        description: Hypervisor Interrupt delegation Register.
        address: 1539
        priv_mode: H
        reset-val: 0
    hedeleg:
        rv32:
            accessible: false
        rv64:
            accessible: false
        description: Hypervisor Exception delegation Register.
        address: 1538
        priv_mode: H
        reset-val: 0
    hip:
        rv32:
            accessible: false
        rv64:
            accessible: false
        description: The hip register is an HXLEN-bit read/write register containing
            information on pending interrupts.
        address: 1604
        priv_mode: H
        reset-val: 0
    hvip:
        rv32:
            accessible: false
        rv64:
            accessible: false
        description: The hvip register is an HSXLEN-bit read/write register that a
            hypervisor can write to indicate virtual interrupts intended for VS-mode.
        address: 1605
        priv_mode: H
        reset-val: 0
    hgeip:
        rv32:
            accessible: false
        rv64:
            accessible: false
        description: The hgeip register is an HSXLEN-bit read-only register that indicates
            pending guest external interrupts for this hart.
        address: 0xE12
        priv_mode: H
        reset-val: 0
    hgeie:
        rv32:
            accessible: false
        rv64:
            accessible: false
        description: The hgeie register is an HSXLEN-bit read/write register that
            contains enable bits for the guest external interrupts at this hart.
        address: 0x607
        priv_mode: H
        reset-val: 0
    htval:
        rv32:
            accessible: false
        rv64:
            accessible: false
        description: The htval is a warl register that holds the address of the instruction
            which caused the exception.
        address: 0x643
        priv_mode: H
        reset-val: 0
    htinst:
        rv32:
            accessible: false
        rv64:
            accessible: false
        description: The htinst is a warl register that need only be able to hold
            the values that the implementation may automatically write to it on a
            trap.
        address: 0x64A
        priv_mode: H
        reset-val: 0
    mtval2:
        rv32:
            accessible: false
        rv64:
            accessible: false
        description: When a trap is taken into M-mode, mtval2 is written with additional
            exception-specific information to assist software in handling the trap.
        address: 0x34B
        priv_mode: M
        reset-val: 0
    mtinst:
        rv32:
            accessible: false
        rv64:
            accessible: false
        description: The mtinst is a warl register that need only be able to hold
            the values that the implementation may automatically write to it on a
            trap.
        address: 0x34A
        priv_mode: M
        reset-val: 0
    hgatp:
        rv32:
            accessible: false
        rv64:
            accessible: false
        description: HSXLEN-bit register which controls G-stage address translation
            and protection
        address: 0x680
        priv_mode: H
        reset-val: 0
    hcounteren:
        rv32:
            accessible: false
        rv64:
            accessible: false
        description: The hcounteren is a 32-bit register that controls the availability
            of the hardware performance-monitoring counters to the next-lowest privileged
            mode.
        address: 0x606
        priv_mode: H
        reset-val: 0
    htimedelta:
        rv32:
            accessible: false
        rv64:
            accessible: false
        description: The htimedelta CSR is a read/write register that contains the
            delta between the value of the time CSR and the value returned in VS-mode
            or VU-mode.
        priv_mode: H
        address: 0x605
        reset-val: 0
    htimedeltah:
        rv32:
            accessible: false
        rv64:
            accessible: false
        description: Upper 32-bits of htimedelta
        address: 0x615
        priv_mode: H
        reset-val: 0
    vsstatus:
        rv32:
            accessible: false
        rv64:
            accessible: false
        description: The vsstatus register keeps track of the processor’s current
            operating state.
        address: 0x200
        priv_mode: S
        reset-val: 0
    vsie:
        rv32:
            accessible: false
        rv64:
            accessible: false
        description: The vsie register is an VSXLEN-bit read/write register containing
            interrupt enable bits.
        address: 0x204
        priv_mode: S
        reset-val: 0
    vsip:
        rv32:
            accessible: false
        rv64:
            accessible: false
        description: The vsip register is an VSXLEN-bit read/write register containing
            interrupt pending bits.
        address: 0x244
        priv_mode: S
        reset-val: 0
    vsscratch:
        rv32:
            accessible: false
        rv64:
            accessible: false
        description: The vsscratch register is an VSXLEN-bit read/write register dedicated
            for use by machine mode.
        address: 0x240
        priv_mode: S
        reset-val: 0
    vsepc:
        rv32:
            accessible: false
        rv64:
            accessible: false
        description: The vsepc is a warl register that must be able to hold all valid
            physical and virtual addresses.
        address: 0x241
        priv_mode: S
        reset-val: 0
    vstval:
        rv32:
            accessible: false
        rv64:
            accessible: false
        description: The vstval is a warl register that holds the address of the instruction
            which caused the exception.
        address: 0x243
        priv_mode: S
        reset-val: 0
    vscause:
        rv32:
            accessible: false
        rv64:
            accessible: false
        description: The scause register stores the information regarding the trap.
        address: 0x242
        priv_mode: S
        reset-val: 0
    vstvec:
        rv32:
            accessible: false
        rv64:
            accessible: false
        description: SXLEN-bit read/write register that holds trap vector configuration.
        address: 0x205
        priv_mode: S
        reset-val: 0
    vsatp:
        rv32:
            accessible: false
        rv64:
            accessible: false
        description: VSXLEN-bit register which controls supervisor-mode address translation
            and protection
        address: 0x280
        priv_mode: S
        reset-val: 0
    vxsat:
        rv32:
            accessible: false
        rv64:
            accessible: false
        description: The vxsat register records the overflow saturation condition
            of P and V instructions.
        address: 9
        priv_mode: U
        reset-val: 0
</br></div></td>
          </tr>
          </tbody>
          <tbody>
          <tr>
            <td class="col-yname">/home/lovis/Desktop/RiVer_core/riscof/riscof_work/projet_platform_checked.yaml</td></tr>
          <tr>
            <td class="extra" colspan="1">
              <div class="log">mtime:
    implemented: false
mtimecmp:
    implemented: false
nmi:
    label: nmi_vector
reset:
    label: reset_vector
mtval_condition_writes:
    implemented: false
scause_non_standard:
    implemented: false
stval_condition_writes:
    implemented: false
zicbo_cache_block_sz:
    implemented: false
</br></div></td>
          </tr>
          </tbody></table>
    <p>Please visit <a href="https://riscv-config.readthedocs.io/en/latest/yaml-specs.html">YAML specifications</a> for more information. </p>

    <h2>Summary</h2>
    <p class="filter" hidden="true">(Un)check the boxes to filter the results.</p><input checked="true" class="filter" data-test-result="passed" name="filter_checkbox" onChange="filter_table(this)" type="checkbox"/><span class="passed">52Passed</span>, <input checked="true" class="filter" data-test-result="failed" name="filter_checkbox" onChange="filter_table(this)" type="checkbox"/><span class="failed">10Failed</span>
    <h2>Results</h2>
    <table id="results-table">
      <thead id="results-table-head">
        <tr>
          <th class="sortable" col="name">Test</th>
          <th class="sortable result initial-sort" col="result">Result</th>
          <th col="path">Path</th>
          </tr>
        </thead>
        
        <tbody class= "passed  results-table-row" >
        <tr>
          <td class="col-name">/home/lovis/Desktop/RiVer_core/riscof/riscv-arch-test/riscv-test-suite/rv32i_m/I/src/add-01.S</td>
          <td class="col-result">Passed</td>
          <td class="col-path">/home/lovis/Desktop/RiVer_core/riscof/riscof_work/rv32i_m/I/src/add-01.S</td></tr>
        <tr>
          <td class="extra" colspan="4">
            <div class="log">commit_id:-
MACROS:
TEST_CASE_1=True
XLEN=32</br></div></td>
        </tr></tbody>
        
        <tbody class= "passed  results-table-row" >
        <tr>
          <td class="col-name">/home/lovis/Desktop/RiVer_core/riscof/riscv-arch-test/riscv-test-suite/rv32i_m/I/src/addi-01.S</td>
          <td class="col-result">Passed</td>
          <td class="col-path">/home/lovis/Desktop/RiVer_core/riscof/riscof_work/rv32i_m/I/src/addi-01.S</td></tr>
        <tr>
          <td class="extra" colspan="4">
            <div class="log">commit_id:-
MACROS:
TEST_CASE_1=True
XLEN=32</br></div></td>
        </tr></tbody>
        
        <tbody class= "passed  results-table-row" >
        <tr>
          <td class="col-name">/home/lovis/Desktop/RiVer_core/riscof/riscv-arch-test/riscv-test-suite/rv32i_m/I/src/and-01.S</td>
          <td class="col-result">Passed</td>
          <td class="col-path">/home/lovis/Desktop/RiVer_core/riscof/riscof_work/rv32i_m/I/src/and-01.S</td></tr>
        <tr>
          <td class="extra" colspan="4">
            <div class="log">commit_id:-
MACROS:
TEST_CASE_1=True
XLEN=32</br></div></td>
        </tr></tbody>
        
        <tbody class= "passed  results-table-row" >
        <tr>
          <td class="col-name">/home/lovis/Desktop/RiVer_core/riscof/riscv-arch-test/riscv-test-suite/rv32i_m/I/src/andi-01.S</td>
          <td class="col-result">Passed</td>
          <td class="col-path">/home/lovis/Desktop/RiVer_core/riscof/riscof_work/rv32i_m/I/src/andi-01.S</td></tr>
        <tr>
          <td class="extra" colspan="4">
            <div class="log">commit_id:-
MACROS:
TEST_CASE_1=True
XLEN=32</br></div></td>
        </tr></tbody>
        
        <tbody class= "passed  results-table-row" >
        <tr>
          <td class="col-name">/home/lovis/Desktop/RiVer_core/riscof/riscv-arch-test/riscv-test-suite/rv32i_m/I/src/auipc-01.S</td>
          <td class="col-result">Passed</td>
          <td class="col-path">/home/lovis/Desktop/RiVer_core/riscof/riscof_work/rv32i_m/I/src/auipc-01.S</td></tr>
        <tr>
          <td class="extra" colspan="4">
            <div class="log">commit_id:-
MACROS:
TEST_CASE_1=True
XLEN=32</br></div></td>
        </tr></tbody>
        
        <tbody class= "passed  results-table-row" >
        <tr>
          <td class="col-name">/home/lovis/Desktop/RiVer_core/riscof/riscv-arch-test/riscv-test-suite/rv32i_m/I/src/beq-01.S</td>
          <td class="col-result">Passed</td>
          <td class="col-path">/home/lovis/Desktop/RiVer_core/riscof/riscof_work/rv32i_m/I/src/beq-01.S</td></tr>
        <tr>
          <td class="extra" colspan="4">
            <div class="log">commit_id:-
MACROS:
TEST_CASE_1=True
XLEN=32</br></div></td>
        </tr></tbody>
        
        <tbody class= "passed  results-table-row" >
        <tr>
          <td class="col-name">/home/lovis/Desktop/RiVer_core/riscof/riscv-arch-test/riscv-test-suite/rv32i_m/I/src/bge-01.S</td>
          <td class="col-result">Passed</td>
          <td class="col-path">/home/lovis/Desktop/RiVer_core/riscof/riscof_work/rv32i_m/I/src/bge-01.S</td></tr>
        <tr>
          <td class="extra" colspan="4">
            <div class="log">commit_id:-
MACROS:
TEST_CASE_1=True
XLEN=32</br></div></td>
        </tr></tbody>
        
        <tbody class= "passed  results-table-row" >
        <tr>
          <td class="col-name">/home/lovis/Desktop/RiVer_core/riscof/riscv-arch-test/riscv-test-suite/rv32i_m/I/src/bgeu-01.S</td>
          <td class="col-result">Passed</td>
          <td class="col-path">/home/lovis/Desktop/RiVer_core/riscof/riscof_work/rv32i_m/I/src/bgeu-01.S</td></tr>
        <tr>
          <td class="extra" colspan="4">
            <div class="log">commit_id:-
MACROS:
TEST_CASE_1=True
XLEN=32</br></div></td>
        </tr></tbody>
        
        <tbody class= "passed  results-table-row" >
        <tr>
          <td class="col-name">/home/lovis/Desktop/RiVer_core/riscof/riscv-arch-test/riscv-test-suite/rv32i_m/I/src/blt-01.S</td>
          <td class="col-result">Passed</td>
          <td class="col-path">/home/lovis/Desktop/RiVer_core/riscof/riscof_work/rv32i_m/I/src/blt-01.S</td></tr>
        <tr>
          <td class="extra" colspan="4">
            <div class="log">commit_id:-
MACROS:
TEST_CASE_1=True
XLEN=32</br></div></td>
        </tr></tbody>
        
        <tbody class= "passed  results-table-row" >
        <tr>
          <td class="col-name">/home/lovis/Desktop/RiVer_core/riscof/riscv-arch-test/riscv-test-suite/rv32i_m/I/src/bltu-01.S</td>
          <td class="col-result">Passed</td>
          <td class="col-path">/home/lovis/Desktop/RiVer_core/riscof/riscof_work/rv32i_m/I/src/bltu-01.S</td></tr>
        <tr>
          <td class="extra" colspan="4">
            <div class="log">commit_id:-
MACROS:
TEST_CASE_1=True
XLEN=32</br></div></td>
        </tr></tbody>
        
        <tbody class= "passed  results-table-row" >
        <tr>
          <td class="col-name">/home/lovis/Desktop/RiVer_core/riscof/riscv-arch-test/riscv-test-suite/rv32i_m/I/src/bne-01.S</td>
          <td class="col-result">Passed</td>
          <td class="col-path">/home/lovis/Desktop/RiVer_core/riscof/riscof_work/rv32i_m/I/src/bne-01.S</td></tr>
        <tr>
          <td class="extra" colspan="4">
            <div class="log">commit_id:-
MACROS:
TEST_CASE_1=True
XLEN=32</br></div></td>
        </tr></tbody>
        
        <tbody class= "passed  results-table-row" >
        <tr>
          <td class="col-name">/home/lovis/Desktop/RiVer_core/riscof/riscv-arch-test/riscv-test-suite/rv32i_m/I/src/fence-01.S</td>
          <td class="col-result">Passed</td>
          <td class="col-path">/home/lovis/Desktop/RiVer_core/riscof/riscof_work/rv32i_m/I/src/fence-01.S</td></tr>
        <tr>
          <td class="extra" colspan="4">
            <div class="log">commit_id:-
MACROS:
TEST_CASE_1=True
XLEN=32</br></div></td>
        </tr></tbody>
        
        <tbody class= "passed  results-table-row" >
        <tr>
          <td class="col-name">/home/lovis/Desktop/RiVer_core/riscof/riscv-arch-test/riscv-test-suite/rv32i_m/I/src/jal-01.S</td>
          <td class="col-result">Passed</td>
          <td class="col-path">/home/lovis/Desktop/RiVer_core/riscof/riscof_work/rv32i_m/I/src/jal-01.S</td></tr>
        <tr>
          <td class="extra" colspan="4">
            <div class="log">commit_id:-
MACROS:
TEST_CASE_1=True
XLEN=32</br></div></td>
        </tr></tbody>
        
        <tbody class= "passed  results-table-row" >
        <tr>
          <td class="col-name">/home/lovis/Desktop/RiVer_core/riscof/riscv-arch-test/riscv-test-suite/rv32i_m/I/src/jalr-01.S</td>
          <td class="col-result">Passed</td>
          <td class="col-path">/home/lovis/Desktop/RiVer_core/riscof/riscof_work/rv32i_m/I/src/jalr-01.S</td></tr>
        <tr>
          <td class="extra" colspan="4">
            <div class="log">commit_id:-
MACROS:
TEST_CASE_1=True
XLEN=32</br></div></td>
        </tr></tbody>
        
        <tbody class= "passed  results-table-row" >
        <tr>
          <td class="col-name">/home/lovis/Desktop/RiVer_core/riscof/riscv-arch-test/riscv-test-suite/rv32i_m/I/src/lb-align-01.S</td>
          <td class="col-result">Passed</td>
          <td class="col-path">/home/lovis/Desktop/RiVer_core/riscof/riscof_work/rv32i_m/I/src/lb-align-01.S</td></tr>
        <tr>
          <td class="extra" colspan="4">
            <div class="log">commit_id:-
MACROS:
TEST_CASE_1=True
XLEN=32</br></div></td>
        </tr></tbody>
        
        <tbody class= "passed  results-table-row" >
        <tr>
          <td class="col-name">/home/lovis/Desktop/RiVer_core/riscof/riscv-arch-test/riscv-test-suite/rv32i_m/I/src/lbu-align-01.S</td>
          <td class="col-result">Passed</td>
          <td class="col-path">/home/lovis/Desktop/RiVer_core/riscof/riscof_work/rv32i_m/I/src/lbu-align-01.S</td></tr>
        <tr>
          <td class="extra" colspan="4">
            <div class="log">commit_id:-
MACROS:
TEST_CASE_1=True
XLEN=32</br></div></td>
        </tr></tbody>
        
        <tbody class= "passed  results-table-row" >
        <tr>
          <td class="col-name">/home/lovis/Desktop/RiVer_core/riscof/riscv-arch-test/riscv-test-suite/rv32i_m/I/src/lh-align-01.S</td>
          <td class="col-result">Passed</td>
          <td class="col-path">/home/lovis/Desktop/RiVer_core/riscof/riscof_work/rv32i_m/I/src/lh-align-01.S</td></tr>
        <tr>
          <td class="extra" colspan="4">
            <div class="log">commit_id:-
MACROS:
TEST_CASE_1=True
XLEN=32</br></div></td>
        </tr></tbody>
        
        <tbody class= "passed  results-table-row" >
        <tr>
          <td class="col-name">/home/lovis/Desktop/RiVer_core/riscof/riscv-arch-test/riscv-test-suite/rv32i_m/I/src/lhu-align-01.S</td>
          <td class="col-result">Passed</td>
          <td class="col-path">/home/lovis/Desktop/RiVer_core/riscof/riscof_work/rv32i_m/I/src/lhu-align-01.S</td></tr>
        <tr>
          <td class="extra" colspan="4">
            <div class="log">commit_id:-
MACROS:
TEST_CASE_1=True
XLEN=32</br></div></td>
        </tr></tbody>
        
        <tbody class= "passed  results-table-row" >
        <tr>
          <td class="col-name">/home/lovis/Desktop/RiVer_core/riscof/riscv-arch-test/riscv-test-suite/rv32i_m/I/src/lui-01.S</td>
          <td class="col-result">Passed</td>
          <td class="col-path">/home/lovis/Desktop/RiVer_core/riscof/riscof_work/rv32i_m/I/src/lui-01.S</td></tr>
        <tr>
          <td class="extra" colspan="4">
            <div class="log">commit_id:-
MACROS:
TEST_CASE_1=True
XLEN=32</br></div></td>
        </tr></tbody>
        
        <tbody class= "passed  results-table-row" >
        <tr>
          <td class="col-name">/home/lovis/Desktop/RiVer_core/riscof/riscv-arch-test/riscv-test-suite/rv32i_m/I/src/lw-align-01.S</td>
          <td class="col-result">Passed</td>
          <td class="col-path">/home/lovis/Desktop/RiVer_core/riscof/riscof_work/rv32i_m/I/src/lw-align-01.S</td></tr>
        <tr>
          <td class="extra" colspan="4">
            <div class="log">commit_id:-
MACROS:
TEST_CASE_1=True
XLEN=32</br></div></td>
        </tr></tbody>
        
        <tbody class= "passed  results-table-row" >
        <tr>
          <td class="col-name">/home/lovis/Desktop/RiVer_core/riscof/riscv-arch-test/riscv-test-suite/rv32i_m/I/src/misalign1-jalr-01.S</td>
          <td class="col-result">Passed</td>
          <td class="col-path">/home/lovis/Desktop/RiVer_core/riscof/riscof_work/rv32i_m/I/src/misalign1-jalr-01.S</td></tr>
        <tr>
          <td class="extra" colspan="4">
            <div class="log">commit_id:-
MACROS:
TEST_CASE_1=True
XLEN=32</br></div></td>
        </tr></tbody>
        
        <tbody class= "passed  results-table-row" >
        <tr>
          <td class="col-name">/home/lovis/Desktop/RiVer_core/riscof/riscv-arch-test/riscv-test-suite/rv32i_m/I/src/or-01.S</td>
          <td class="col-result">Passed</td>
          <td class="col-path">/home/lovis/Desktop/RiVer_core/riscof/riscof_work/rv32i_m/I/src/or-01.S</td></tr>
        <tr>
          <td class="extra" colspan="4">
            <div class="log">commit_id:-
MACROS:
TEST_CASE_1=True
XLEN=32</br></div></td>
        </tr></tbody>
        
        <tbody class= "passed  results-table-row" >
        <tr>
          <td class="col-name">/home/lovis/Desktop/RiVer_core/riscof/riscv-arch-test/riscv-test-suite/rv32i_m/I/src/ori-01.S</td>
          <td class="col-result">Passed</td>
          <td class="col-path">/home/lovis/Desktop/RiVer_core/riscof/riscof_work/rv32i_m/I/src/ori-01.S</td></tr>
        <tr>
          <td class="extra" colspan="4">
            <div class="log">commit_id:-
MACROS:
TEST_CASE_1=True
XLEN=32</br></div></td>
        </tr></tbody>
        
        <tbody class= "passed  results-table-row" >
        <tr>
          <td class="col-name">/home/lovis/Desktop/RiVer_core/riscof/riscv-arch-test/riscv-test-suite/rv32i_m/I/src/sb-align-01.S</td>
          <td class="col-result">Passed</td>
          <td class="col-path">/home/lovis/Desktop/RiVer_core/riscof/riscof_work/rv32i_m/I/src/sb-align-01.S</td></tr>
        <tr>
          <td class="extra" colspan="4">
            <div class="log">commit_id:-
MACROS:
TEST_CASE_1=True
XLEN=32</br></div></td>
        </tr></tbody>
        
        <tbody class= "passed  results-table-row" >
        <tr>
          <td class="col-name">/home/lovis/Desktop/RiVer_core/riscof/riscv-arch-test/riscv-test-suite/rv32i_m/I/src/sh-align-01.S</td>
          <td class="col-result">Passed</td>
          <td class="col-path">/home/lovis/Desktop/RiVer_core/riscof/riscof_work/rv32i_m/I/src/sh-align-01.S</td></tr>
        <tr>
          <td class="extra" colspan="4">
            <div class="log">commit_id:-
MACROS:
TEST_CASE_1=True
XLEN=32</br></div></td>
        </tr></tbody>
        
        <tbody class= "passed  results-table-row" >
        <tr>
          <td class="col-name">/home/lovis/Desktop/RiVer_core/riscof/riscv-arch-test/riscv-test-suite/rv32i_m/I/src/sll-01.S</td>
          <td class="col-result">Passed</td>
          <td class="col-path">/home/lovis/Desktop/RiVer_core/riscof/riscof_work/rv32i_m/I/src/sll-01.S</td></tr>
        <tr>
          <td class="extra" colspan="4">
            <div class="log">commit_id:-
MACROS:
TEST_CASE_1=True
XLEN=32</br></div></td>
        </tr></tbody>
        
        <tbody class= "passed  results-table-row" >
        <tr>
          <td class="col-name">/home/lovis/Desktop/RiVer_core/riscof/riscv-arch-test/riscv-test-suite/rv32i_m/I/src/slli-01.S</td>
          <td class="col-result">Passed</td>
          <td class="col-path">/home/lovis/Desktop/RiVer_core/riscof/riscof_work/rv32i_m/I/src/slli-01.S</td></tr>
        <tr>
          <td class="extra" colspan="4">
            <div class="log">commit_id:-
MACROS:
TEST_CASE_1=True
XLEN=32</br></div></td>
        </tr></tbody>
        
        <tbody class= "passed  results-table-row" >
        <tr>
          <td class="col-name">/home/lovis/Desktop/RiVer_core/riscof/riscv-arch-test/riscv-test-suite/rv32i_m/I/src/slt-01.S</td>
          <td class="col-result">Passed</td>
          <td class="col-path">/home/lovis/Desktop/RiVer_core/riscof/riscof_work/rv32i_m/I/src/slt-01.S</td></tr>
        <tr>
          <td class="extra" colspan="4">
            <div class="log">commit_id:-
MACROS:
TEST_CASE_1=True
XLEN=32</br></div></td>
        </tr></tbody>
        
        <tbody class= "passed  results-table-row" >
        <tr>
          <td class="col-name">/home/lovis/Desktop/RiVer_core/riscof/riscv-arch-test/riscv-test-suite/rv32i_m/I/src/slti-01.S</td>
          <td class="col-result">Passed</td>
          <td class="col-path">/home/lovis/Desktop/RiVer_core/riscof/riscof_work/rv32i_m/I/src/slti-01.S</td></tr>
        <tr>
          <td class="extra" colspan="4">
            <div class="log">commit_id:-
MACROS:
TEST_CASE_1=True
XLEN=32</br></div></td>
        </tr></tbody>
        
        <tbody class= "passed  results-table-row" >
        <tr>
          <td class="col-name">/home/lovis/Desktop/RiVer_core/riscof/riscv-arch-test/riscv-test-suite/rv32i_m/I/src/sltiu-01.S</td>
          <td class="col-result">Passed</td>
          <td class="col-path">/home/lovis/Desktop/RiVer_core/riscof/riscof_work/rv32i_m/I/src/sltiu-01.S</td></tr>
        <tr>
          <td class="extra" colspan="4">
            <div class="log">commit_id:-
MACROS:
TEST_CASE_1=True
XLEN=32</br></div></td>
        </tr></tbody>
        
        <tbody class= "passed  results-table-row" >
        <tr>
          <td class="col-name">/home/lovis/Desktop/RiVer_core/riscof/riscv-arch-test/riscv-test-suite/rv32i_m/I/src/sltu-01.S</td>
          <td class="col-result">Passed</td>
          <td class="col-path">/home/lovis/Desktop/RiVer_core/riscof/riscof_work/rv32i_m/I/src/sltu-01.S</td></tr>
        <tr>
          <td class="extra" colspan="4">
            <div class="log">commit_id:-
MACROS:
TEST_CASE_1=True
XLEN=32</br></div></td>
        </tr></tbody>
        
        <tbody class= "passed  results-table-row" >
        <tr>
          <td class="col-name">/home/lovis/Desktop/RiVer_core/riscof/riscv-arch-test/riscv-test-suite/rv32i_m/I/src/sra-01.S</td>
          <td class="col-result">Passed</td>
          <td class="col-path">/home/lovis/Desktop/RiVer_core/riscof/riscof_work/rv32i_m/I/src/sra-01.S</td></tr>
        <tr>
          <td class="extra" colspan="4">
            <div class="log">commit_id:-
MACROS:
TEST_CASE_1=True
XLEN=32</br></div></td>
        </tr></tbody>
        
        <tbody class= "passed  results-table-row" >
        <tr>
          <td class="col-name">/home/lovis/Desktop/RiVer_core/riscof/riscv-arch-test/riscv-test-suite/rv32i_m/I/src/srai-01.S</td>
          <td class="col-result">Passed</td>
          <td class="col-path">/home/lovis/Desktop/RiVer_core/riscof/riscof_work/rv32i_m/I/src/srai-01.S</td></tr>
        <tr>
          <td class="extra" colspan="4">
            <div class="log">commit_id:-
MACROS:
TEST_CASE_1=True
XLEN=32</br></div></td>
        </tr></tbody>
        
        <tbody class= "passed  results-table-row" >
        <tr>
          <td class="col-name">/home/lovis/Desktop/RiVer_core/riscof/riscv-arch-test/riscv-test-suite/rv32i_m/I/src/srl-01.S</td>
          <td class="col-result">Passed</td>
          <td class="col-path">/home/lovis/Desktop/RiVer_core/riscof/riscof_work/rv32i_m/I/src/srl-01.S</td></tr>
        <tr>
          <td class="extra" colspan="4">
            <div class="log">commit_id:-
MACROS:
TEST_CASE_1=True
XLEN=32</br></div></td>
        </tr></tbody>
        
        <tbody class= "passed  results-table-row" >
        <tr>
          <td class="col-name">/home/lovis/Desktop/RiVer_core/riscof/riscv-arch-test/riscv-test-suite/rv32i_m/I/src/srli-01.S</td>
          <td class="col-result">Passed</td>
          <td class="col-path">/home/lovis/Desktop/RiVer_core/riscof/riscof_work/rv32i_m/I/src/srli-01.S</td></tr>
        <tr>
          <td class="extra" colspan="4">
            <div class="log">commit_id:-
MACROS:
TEST_CASE_1=True
XLEN=32</br></div></td>
        </tr></tbody>
        
        <tbody class= "passed  results-table-row" >
        <tr>
          <td class="col-name">/home/lovis/Desktop/RiVer_core/riscof/riscv-arch-test/riscv-test-suite/rv32i_m/I/src/sub-01.S</td>
          <td class="col-result">Passed</td>
          <td class="col-path">/home/lovis/Desktop/RiVer_core/riscof/riscof_work/rv32i_m/I/src/sub-01.S</td></tr>
        <tr>
          <td class="extra" colspan="4">
            <div class="log">commit_id:-
MACROS:
TEST_CASE_1=True
XLEN=32</br></div></td>
        </tr></tbody>
        
        <tbody class= "passed  results-table-row" >
        <tr>
          <td class="col-name">/home/lovis/Desktop/RiVer_core/riscof/riscv-arch-test/riscv-test-suite/rv32i_m/I/src/sw-align-01.S</td>
          <td class="col-result">Passed</td>
          <td class="col-path">/home/lovis/Desktop/RiVer_core/riscof/riscof_work/rv32i_m/I/src/sw-align-01.S</td></tr>
        <tr>
          <td class="extra" colspan="4">
            <div class="log">commit_id:-
MACROS:
TEST_CASE_1=True
XLEN=32</br></div></td>
        </tr></tbody>
        
        <tbody class= "passed  results-table-row" >
        <tr>
          <td class="col-name">/home/lovis/Desktop/RiVer_core/riscof/riscv-arch-test/riscv-test-suite/rv32i_m/I/src/xor-01.S</td>
          <td class="col-result">Passed</td>
          <td class="col-path">/home/lovis/Desktop/RiVer_core/riscof/riscof_work/rv32i_m/I/src/xor-01.S</td></tr>
        <tr>
          <td class="extra" colspan="4">
            <div class="log">commit_id:-
MACROS:
TEST_CASE_1=True
XLEN=32</br></div></td>
        </tr></tbody>
        
        <tbody class= "passed  results-table-row" >
        <tr>
          <td class="col-name">/home/lovis/Desktop/RiVer_core/riscof/riscv-arch-test/riscv-test-suite/rv32i_m/I/src/xori-01.S</td>
          <td class="col-result">Passed</td>
          <td class="col-path">/home/lovis/Desktop/RiVer_core/riscof/riscof_work/rv32i_m/I/src/xori-01.S</td></tr>
        <tr>
          <td class="extra" colspan="4">
            <div class="log">commit_id:-
MACROS:
TEST_CASE_1=True
XLEN=32</br></div></td>
        </tr></tbody>
        
        <tbody class= "failed  results-table-row" >
        <tr>
          <td class="col-name">/home/lovis/Desktop/RiVer_core/riscof/riscv-arch-test/riscv-test-suite/rv32i_m/M/src/div-01.S</td>
          <td class="col-result">Failed</td>
          <td class="col-path">/home/lovis/Desktop/RiVer_core/riscof/riscof_work/rv32i_m/M/src/div-01.S</td></tr>
        <tr>
          <td class="extra" colspan="4">
            <div class="log">commit_id:-
MACROS:
TEST_CASE_1=True
XLEN=32
File1 Path:/home/lovis/Desktop/RiVer_core/riscof/riscof_work/rv32i_m/M/src/div-01.S/dut/DUT-projet.signature
File2 Path:/home/lovis/Desktop/RiVer_core/riscof/riscof_work/rv32i_m/M/src/div-01.S/ref/Reference-spike.signature
Match  Line#    File1    File2
*          2 00000002 00000001
*          3 00000000 00002001
*          4 fffffffe 00000000
*          5 00000002 00000001
           6 00000000 00000000
*          7 fffffffe ffffffff
           8 00000000 00000000
*          9 fffffffe ffff4afd
*         10 00000000 000007ff
*         11 fffffffe 00000000
*         12 00000002 00000001
          13 00000000 00000000
*         17 00000000 00000400
*         18 00000000 01999999
*         19 00000000 01999999
          20 00000000 00000000
*         21 00000000 000000b5
*         22 fffffffe ffffffff
*         23 00000000 00001000
*         24 fffffffe fff55556
*         25 00000000 00055555
*         26 fffffffe fffd5556
*         27 00000000 00010000
*         28 00000000 00000004
          29 00000000 00000000
*         31 fffffffe fffffe00
*         32 fffffffe 00000000
          33 00000000 00000000
*         34 fffffffe 00000000
          35 00000000 00000000
*         36 00000000 0000000c
*         37 fffffffe 00000000
          38 00000000 00000000
*         41 fffffffe ffff0000
*         42 fffffffe fffffccd
*         43 fffffffe fcfcfcfd
*         44 00000000 00001f07
*         45 fffffffe ffc0fc10
*         46 fffffffe ffffff02
*         47 00000000 000003fc
*         48 fffffffe ffffc020
*         49 fffffffe ffeaafff
*         50 fffffffe ffffffea
*         51 00000000 0003ffc0
*         52 00000000 000001ff
*         53 fffffffe 00000000
*         54 fffffffe ffff8001
*         55 00000000 00007fff
          56 00000000 00000000
*         57 00000000 0000007f
*         58 fffffffe 00000000
*         59 00000000 000001ff
          60 00000000 00000000
*         61 fffffffe 00000000
*         62 fffffffe 00000000
*         63 fffffffe ffffffd6
*         64 fffffffe 00000000
          65 00000000 00000000
*         66 fffffffe 00000000
          67 00000000 00000000
*         73 fffffffe ffffffe2
          74 00000000 00000000
*         75 fffffffe 00000000
          76 00000000 00000000
*         77 fffffffe 00000000
*         78 00000000 00020000
*         79 fffffffe 00000000
*         80 00000000 00000800
*         81 fffffffe 00000000
*         82 fffffffe fff07c20
*         83 00000002 00000001
*         84 00000000 00000b50
*         85 00000000 00040000
*         86 fffffffe 00000000
*         87 fffffffe 00000000
*         88 fffffffe 00000000
*         89 fffffffe 00000000
*         90 fffffffe 00000000
*         91 fffffffe fffffd56
*         92 fffffffe ffffffc0
*         93 00000000 00002aab
*         94 00000000 00004000
*         95 fffffffe ffff8000
          96 00000000 00000000
*         97 00000000 00007c1f
*         98 00000000 0000003f
          99 00000000 00000000
*        100 00000000 001f07c1
*        101 fffffffe 00000000
*        102 00000000 0007fc01
*        103 fffffffe ffffffc0
*        104 00000000 1c71c71c
*        105 00000002 00000001
*        106 fffffffe 00000000
         107 00000000 00000000
*        110 fffffffe 00000000
         111 00000000 00000000
*        112 00000000 00000001
         113 00000000 00000000
*        114 fffffffe ffffffff
         115 00000000 00000000
*        120 fffffffe 00000000
         121 00000000 00000000
*        124 fffffffe 00000000
         125 00000000 00000000
*        126 00000000 1c71c71c
*        127 00000002 00000001
*        128 fffffffe 00000000
*        129 00000000 11111111
*        130 00000000 00000001
         131 00000000 00000000
*        132 fffffffe ffff8752
*        133 00000000 000078ae
*        134 00000000 2aaaaaaa
*        135 00000000 00000001
*        136 fffffffe ffffffff
*        137 00000000 15555555
*        138 00000000 00000001
         139 00000000 00000000
*        140 00000000 000078af
         141 00000000 00000000
*        142 fffffffe ffffffff
*        143 00000000 0e38e38e
*        144 00000000 00000001
         145 00000000 00000000
*        146 fffffffe ffff8751
*        147 00000000 000078ad
*        148 fffffffe e38e38e4
*        149 fffffffe ffffffff
*        150 00000002 00000001
*        151 fffffffe eeeeeeef
*        152 fffffffe ffffffff
*        153 fffffffe 00000000
*        154 00000000 000078ae
*        155 fffffffe ffff8752
*        156 fffffffe d5555555
*        157 fffffffe ffffffff
*        158 fffffffe ffffffff
*        159 fffffffe eaaaaaab
*        160 fffffffe ffffffff
*        161 fffffffe 00000000
*        162 fffffffe ffff8751
*        163 fffffffe ffffffff
*        164 00000000 00000001
*        165 fffffffe f1c71c72
*        166 fffffffe ffffffff
*        167 fffffffe 00000000
*        168 00000000 000078af
*        169 fffffffe ffff8753
*        170 00000000 00000001
         171 00000000 00000000
*        172 fffffffe 00000000
*        173 00000002 00000001
         174 00000000 00000000
*        176 fffffffe 00000000
         177 00000000 00000000
*        178 00000000 00000002
         179 00000000 00000000
*        180 fffffffe ffffffff
*        181 00000000 00000001
         182 00000000 00000000
*        186 fffffffe 00000000
         187 00000000 00000000
*        190 fffffffe 00000000
         191 00000000 00000000
*        192 00000000 11111111
         193 00000000 00000000
*        194 fffffffe 00000000
*        195 00000000 0a3d70a3
*        196 00000002 00000001
         197 00000000 00000000
*        198 fffffffe ffffb798
*        199 00000000 00004868
*        200 00000000 19999999
         201 00000000 00000000
*        202 fffffffe ffffffff
*        203 00000000 0ccccccc
*        204 00000000 00000001
         205 00000000 00000000
*        206 00000000 00004869
         207 00000000 00000000
*        208 fffffffe 00000000
*        209 00000000 08888888
         210 00000000 00000000
*        212 fffffffe ffffb797
*        213 00000000 00004868
*        214 00000000 22222222
*        215 00000000 00000001
*        216 fffffffe ffffffff
*        217 00000000 147ae147
*        218 00000000 00000002
*        219 00000002 00000001
*        220 fffffffe ffff6f2f
*        221 00000000 000090d1
*        222 00000000 33333333
*        223 00000000 00000001
*        224 fffffffe ffffffff
*        225 00000000 19999999
*        226 00000000 00000002
*        227 00000000 00000001
*        228 00000000 000090d2
*        229 00000000 00000001
*        230 fffffffe ffffffff
*        231 00000000 11111111
*        232 00000000 00000001
         233 00000000 00000000
*        234 fffffffe ffff6f2e
*        235 00000000 000090d0
*        236 fffffffe ffffc3aa
*        237 fffffffe 00000000
         238 00000000 00000000
*        239 fffffffe ffffdbcc
*        240 fffffffe 00000000
*        241 fffffffe 00000000
*        242 00000002 00000001
*        243 fffffffe ffffffff
*        244 fffffffe ffffa57e
*        245 fffffffe 00000000
*        246 fffffffe ffffffff
*        247 fffffffe ffffd2bf
*        248 fffffffe 00000000
*        249 fffffffe 00000000
*        250 fffffffe ffffffff
*        251 fffffffe 00000000
         252 00000000 00000000
*        253 fffffffe ffffe1d5
*        254 fffffffe 00000000
*        255 fffffffe 00000000
*        256 00000000 00000001
*        257 fffffffe 00000000
*        258 00000000 00003c56
         259 00000000 00000000
*        260 fffffffe 00000000
*        261 00000000 00002434
         262 00000000 00000000
*        264 fffffffe ffffffff
*        265 00000002 00000001
*        266 00000000 00005a82
         267 00000000 00000000
*        268 fffffffe ffffffff
*        269 00000000 00002d41
         270 00000000 00000000
*        272 00000000 00000001
         273 00000000 00000000
*        274 fffffffe 00000000
*        275 00000000 00001e2b
         276 00000000 00000000
*        278 fffffffe ffffffff
         279 00000000 00000000
*        282 fffffffe 00000000
         283 00000000 00000000
*        286 fffffffe 00000000
         287 00000000 00000000
*        288 00000002 00000001
         289 00000000 00000000
*        290 fffffffe ffffffff
         291 00000000 00000000
*        296 fffffffe 00000000
         297 00000000 00000000
*        300 fffffffe 00000000
         301 00000000 00000000
*        302 00000000 1c71c71c
         303 00000000 00000000
*        304 fffffffe 00000000
*        305 00000000 11111110
*        306 00000000 00000001
         307 00000000 00000000
*        308 fffffffe ffff8752
*        309 00000000 000078ae
*        310 00000000 2aaaaaaa
*        311 00000002 00000001
*        312 fffffffe ffffffff
*        313 00000000 15555555
*        314 00000000 00000001
         315 00000000 00000000
*        316 00000000 000078af
         317 00000000 00000000
*        318 fffffffe 00000000
*        319 00000000 0e38e38e
*        320 00000000 00000001
         321 00000000 00000000
*        322 fffffffe ffff8751
*        323 00000000 000078ad
         324 00000000 00000000
*        326 fffffffe 00000000
         327 00000000 00000000
*        330 fffffffe 00000000
         331 00000000 00000000
*        333 00000002 00000001
*        334 fffffffe f1c71c72
*        335 fffffffe ffffffff
*        336 fffffffe 00000000
*        337 00000000 000078af
*        338 fffffffe ffff8753
*        339 00000000 00000002
         340 00000000 00000000
*        341 fffffffe 00000000
*        342 00000000 00000001
         343 00000000 00000000
*        345 fffffffe 00000000
         346 00000000 00000000
*        347 00000000 00000003
         348 00000000 00000000
*        349 fffffffe ffffffff
*        350 00000000 00000001
         351 00000000 00000000
*        355 fffffffe 00000000
*        356 00000002 00000001
         357 00000000 00000000
*        359 fffffffe 00000000
         360 00000000 00000000
*        361 00000000 11111111
         362 00000000 00000000
*        363 fffffffe 00000000
*        364 00000000 0a3d70a4
*        365 00000000 00000001
         366 00000000 00000000
*        367 fffffffe ffffb798
*        368 00000000 00004868
*        369 00000000 1999999a
         370 00000000 00000000
*        371 fffffffe ffffffff
*        372 00000000 0ccccccd
*        373 00000000 00000001
         374 00000000 00000000
*        375 00000000 00004869
         376 00000000 00000000
*        377 fffffffe 00000000
*        378 00000000 08888888
*        379 00000002 00000001
         380 00000000 00000000
*        381 fffffffe ffffb797
*        382 00000000 00004868
*        383 00000000 22222222
*        384 00000000 00000001
*        385 fffffffe ffffffff
*        386 00000000 147ae147
*        387 00000000 00000002
*        388 00000000 00000001
*        389 fffffffe ffff6f2f
*        390 00000000 000090d1
*        391 00000000 33333333
*        392 00000000 00000001
*        393 fffffffe ffffffff
*        394 00000000 19999999
*        395 00000000 00000002
*        396 00000000 00000001
*        397 00000000 000090d2
*        398 00000000 00000001
*        399 fffffffe ffffffff
*        400 00000000 11111111
*        401 00000000 00000001
*        402 00000002 00000001
*        403 fffffffe ffff6f2e
*        404 00000000 000090d0
*        405 fffffffe ffffc3aa
*        406 fffffffe 00000000
         407 00000000 00000000
*        408 fffffffe ffffdbcd
*        409 fffffffe 00000000
*        410 fffffffe 00000000
         411 00000000 00000000
*        412 fffffffe 00000000
*        413 fffffffe ffffa57f
*        414 fffffffe 00000000
*        415 fffffffe ffffffff
*        416 fffffffe ffffd2c0
*        417 fffffffe 00000000
*        418 fffffffe 00000000
*        419 fffffffe ffffffff
*        420 fffffffe 00000000
         421 00000000 00000000
*        422 fffffffe ffffe1d5
*        423 fffffffe 00000000
*        424 fffffffe 00000000
*        425 00000002 00000001
*        426 fffffffe 00000000
*        427 00000000 00003c57
         428 00000000 00000000
*        429 fffffffe 00000000
*        430 00000000 00002434
         431 00000000 00000000
*        433 fffffffe ffffffff
*        434 00000000 00000001
*        435 00000000 00005a82
         436 00000000 00000000
*        437 fffffffe ffffffff
*        438 00000000 00002d41
         439 00000000 00000000
*        441 00000000 00000001
         442 00000000 00000000
*        443 fffffffe 00000000
*        444 00000000 00001e2b
         445 00000000 00000000
*        447 fffffffe ffffffff
*        448 00000002 00000001
         449 00000000 00000000
*        450 fffffffe ffffffff
         451 00000000 00000000
*        456 fffffffe 00000000
         457 00000000 00000000
*        460 fffffffe 00000000
         461 00000000 00000000
*        462 00000000 00000001
         463 00000000 00000000
*        464 fffffffe 00000000
         465 00000000 00000000
*        468 fffffffe 00000000
         469 00000000 00000000
*        470 00000000 00000002
         471 00000000 00000000
*        472 fffffffe ffffffff
*        473 00000002 00000001
         474 00000000 00000000
*        478 fffffffe 00000000
         479 00000000 00000000
*        482 fffffffe 00000000
         483 00000000 00000000
*        484 00000000 11111110
         485 00000000 00000000
*        486 fffffffe 00000000
*        487 00000000 0a3d70a3
         488 00000000 00000000
*        490 fffffffe ffffb798
*        491 00000000 00004868
*        492 00000000 19999999
         493 00000000 00000000
*        494 fffffffe ffffffff
*        495 00000000 0ccccccc
*        496 00000002 00000001
         497 00000000 00000000
*        498 00000000 00004869
         499 00000000 00000000
*        500 fffffffe 00000000
*        501 00000000 08888888
         502 00000000 00000000
*        504 fffffffe ffffb797
*        505 00000000 00004868
*        506 00000000 22222221
*        507 00000000 00000001
*        508 fffffffe ffffffff
*        509 00000000 147ae147
*        510 00000000 00000001
         511 00000000 00000000
*        512 fffffffe ffff6f2f
*        513 00000000 000090d1
*        514 00000000 33333332
*        515 00000000 00000001
*        516 fffffffe ffffffff
*        517 00000000 19999999
*        518 00000000 00000002
*        519 00000002 00000001
*        520 00000000 000090d2
*        521 00000000 00000001
*        522 fffffffe ffffffff
*        523 00000000 11111110
*        524 00000000 00000001
         525 00000000 00000000
*        526 fffffffe ffff6f2e
*        527 00000000 000090d0
*        528 00000000 00003c56
         529 00000000 00000000
*        530 fffffffe 00000000
*        531 00000000 00002433
         532 00000000 00000000
*        534 fffffffe 00000000
         535 00000000 00000000
*        536 00000000 00005a81
         537 00000000 00000000
*        538 fffffffe ffffffff
*        539 00000000 00002d40
         540 00000000 00000000
*        542 00000002 00000001
         543 00000000 00000000
*        544 fffffffe 00000000
*        545 00000000 00001e2b
         546 00000000 00000000
*        548 fffffffe ffffffff
         549 00000000 00000000
*        550 00000000 1c71c71c
*        551 00000000 00000001
*        552 fffffffe ffffffff
*        553 00000000 11111111
*        554 00000000 00000001
         555 00000000 00000000
*        556 fffffffe ffff8752
*        557 00000000 000078ae
*        558 00000000 2aaaaaab
*        559 00000000 00000001
*        560 fffffffe ffffffff
*        561 00000000 15555555
*        562 00000000 00000001
         563 00000000 00000000
*        564 00000000 000078af
*        565 00000002 00000001
*        566 fffffffe ffffffff
*        567 00000000 0e38e38e
*        568 00000000 00000001
         569 00000000 00000000
*        570 fffffffe ffff8751
*        571 00000000 000078ad
*        572 fffffffe e38e38e4
*        573 fffffffe ffffffff
         574 00000000 00000000
*        575 fffffffe eeeeeeef
*        576 fffffffe ffffffff
*        577 fffffffe 00000000
*        578 00000000 000078ae
*        579 fffffffe ffff8752
*        580 fffffffe d5555556
*        581 fffffffe ffffffff
*        582 fffffffe ffffffff
*        583 fffffffe eaaaaaab
*        584 fffffffe ffffffff
*        585 fffffffe 00000000
*        586 fffffffe ffff8751
*        587 fffffffe 00000000
         588 00000000 00000000
*        589 fffffffe ffffffab
*        590 00000002 00000001
         591 6f5ca309 6f5ca309
</br></div></td>
        </tr></tbody>
        
        <tbody class= "failed  results-table-row" >
        <tr>
          <td class="col-name">/home/lovis/Desktop/RiVer_core/riscof/riscv-arch-test/riscv-test-suite/rv32i_m/M/src/divu-01.S</td>
          <td class="col-result">Failed</td>
          <td class="col-path">/home/lovis/Desktop/RiVer_core/riscof/riscof_work/rv32i_m/M/src/divu-01.S</td></tr>
        <tr>
          <td class="extra" colspan="4">
            <div class="log">commit_id:-
MACROS:
TEST_CASE_1=True
XLEN=32
File1 Path:/home/lovis/Desktop/RiVer_core/riscof/riscof_work/rv32i_m/M/src/divu-01.S/dut/DUT-projet.signature
File2 Path:/home/lovis/Desktop/RiVer_core/riscof/riscof_work/rv32i_m/M/src/divu-01.S/ref/Reference-spike.signature
Match  Line#    File1    File2
*          2 00000002 00000001
*          3 fffffffe ffffffff
           4 00000000 00000000
*          5 00000002 00000001
           6 00000000 00000000
*          7 00000000 0001ffff
*          8 fffffffe ffffffff
*          9 00000000 7fff7fff
*         10 00000000 00010000
          11 00000000 00000000
*         12 00000000 00000080
*         13 00000000 00004000
*         14 00000000 00008000
*         15 00000000 01fffeff
          16 00000000 00000000
*         17 00000000 007ffffb
*         18 00000000 00100000
*         19 00000000 001ffbff
          20 00000000 00000000
*         21 00000000 0007ff7f
          22 00000000 00000000
*         23 00000000 0000ffbf
*         24 00000000 00005555
          25 00000000 00000000
*         26 00000000 00001fff
          27 00000000 00000000
*         31 00000000 000000ff
*         32 00000002 00000001
*         33 00000000 0000003f
*         34 00000000 0000001f
          35 00000000 00000000
*         46 00000000 00000001
          47 00000000 00000000
*         48 00000000 00000001
          49 00000000 00000000
*         53 00000000 00000001
          54 00000000 00000000
*         61 00000000 00000001
          62 00000000 00000000
*         66 00000000 00000001
*         67 00000000 00000001
          68 00000000 00000000
*         70 00000000 00000001
          71 00000000 00000000
*         73 00000000 00000006
*         74 00000000 00000055
          75 00000000 00000000
*         76 00000000 00000249
          77 00000000 00000000
*         82 00000000 00000040
*         83 00000000 01555555
*         84 00000000 00e38e38
*         85 00000000 20000000
          86 00000000 00000000
*         87 00000000 00000005
*         88 00000000 00000007
*         89 00000000 00ffffff
*         90 00000000 0000007f
*         91 00000000 00000001
*         92 00000000 00000001
*         93 00000000 000003ff
*         94 00000000 00000002
*         95 00000000 00000002
*         96 00000000 33326666
          97 00000000 00000000
*         98 00000000 00000001
*         99 00000000 0000077f
*        100 00000000 00013cc8
*        101 00000000 00000001
*        102 00000002 00000001
         103 00000000 00000000
*        109 fffffffe ffffffff
         110 00000000 00000000
*        111 00000000 00000001
         112 00000000 00000000
*        125 00000000 00000003
         126 00000000 00000000
*        127 00000000 1c71c71c
*        128 00000002 00000001
         129 00000000 00000000
*        130 00000000 11111111
*        131 00000000 00000001
         132 00000000 00000000
*        133 00000000 000078ae
*        134 fffffffe ffffffff
*        135 00000000 00005555
*        136 00000000 2aaaaaaa
*        137 00000000 00000001
         138 00000000 00000000
*        139 00000000 15555555
*        140 00000000 00000001
         141 00000000 00000000
*        142 00000000 000078af
*        143 00000000 00005556
         144 00000000 00000000
*        146 00000000 0e38e38e
*        147 00000000 00000001
         148 00000000 00000000
*        149 00000000 000078ad
*        150 00000000 55555555
*        151 00000000 00005555
*        152 00000000 38e38e38
*        153 00000000 00000002
*        154 00000002 00000001
*        155 00000000 22222222
*        156 00000000 00000003
*        157 00000000 00000001
*        158 00000000 0000f15d
*        159 00000000 0000aaab
*        160 00000000 55555555
*        161 00000000 00000002
*        162 00000000 00000001
*        163 00000000 2aaaaaaa
*        164 00000000 00000003
*        165 00000000 00000001
*        166 00000000 0000f15e
*        167 00000000 0000aaac
*        168 00000000 00000001
         169 00000000 00000000
*        170 00000000 1c71c71c
*        171 00000000 00000003
*        172 00000000 00000001
*        173 00000000 0000f15b
*        174 00000000 aaaaaaaa
*        175 00000000 0000aaaa
*        176 00000000 00000001
         177 00000000 00000000
*        179 00000002 00000001
         180 00000000 00000000
*        183 fffffffe ffffffff
         184 00000000 00000000
*        185 00000000 00000002
         186 00000000 00000000
*        188 00000000 00000001
         189 00000000 00000000
*        199 00000000 00000005
         200 00000000 00000000
*        201 00000000 11111111
         202 00000000 00000000
*        204 00000000 0a3d70a3
*        205 00000002 00000001
         206 00000000 00000000
*        207 00000000 00004868
*        208 fffffffe ffffffff
*        209 00000000 00003333
*        210 00000000 19999999
         211 00000000 00000000
*        213 00000000 0ccccccc
*        214 00000000 00000001
         215 00000000 00000000
*        216 00000000 00004869
*        217 00000000 00003333
         218 00000000 00000000
*        220 00000000 08888888
         221 00000000 00000000
*        223 00000000 00004868
*        224 00000000 33333333
*        225 00000000 00003333
*        226 00000000 22222222
*        227 00000000 00000001
         228 00000000 00000000
*        229 00000000 147ae147
*        230 00000000 00000002
*        231 00000002 00000001
*        232 00000000 000090d1
*        233 fffffffe ffffffff
*        234 00000000 00006666
*        235 00000000 33333333
*        236 00000000 00000001
         237 00000000 00000000
*        238 00000000 19999999
*        239 00000000 00000002
*        240 00000000 00000001
*        241 00000000 000090d2
*        242 00000000 00006667
*        243 00000000 00000001
         244 00000000 00000000
*        245 00000000 11111111
*        246 00000000 00000001
         247 00000000 00000000
*        248 00000000 000090d0
*        249 00000000 66666666
*        250 00000000 00006666
*        251 00000000 00003c56
         252 00000000 00000000
*        254 00000000 00002434
         255 00000000 00000000
*        257 00000002 00000001
*        258 fffffffe ffffffff
         259 00000000 00000000
*        260 00000000 00005a82
         261 00000000 00000000
*        263 00000000 00002d41
         264 00000000 00000000
*        266 00000000 00000001
         267 00000000 00000000
*        270 00000000 00001e2b
         271 00000000 00000000
*        274 00000000 0000b504
         275 00000000 00000000
*        283 fffffffe ffffffff
         284 00000000 00000000
*        301 00000000 00005555
         302 00000000 00000000
*        304 00000000 00003333
         305 00000000 00000000
*        307 00000000 00000001
*        308 fffffffe ffffffff
*        309 00000002 00000001
*        310 00000000 00007fff
         311 00000000 00000000
*        313 00000000 00003fff
         314 00000000 00000000
*        316 00000000 00000001
*        317 00000000 00000001
         318 00000000 00000000
*        320 00000000 00002aaa
         321 00000000 00000000
*        323 00000000 00000001
*        324 00000000 0000ffff
         325 00000000 00000000
*        332 fffffffe ffffffff
         333 00000000 00000000
*        334 00000002 00000001
         335 00000000 00000000
*        348 00000000 00000002
         349 00000000 00000000
*        350 00000000 1c71c71c
         351 00000000 00000000
*        353 00000000 11111110
*        354 00000000 00000001
         355 00000000 00000000
*        356 00000000 000078ae
*        357 fffffffe ffffffff
*        358 00000000 00005555
*        359 00000000 2aaaaaaa
*        360 00000002 00000001
         361 00000000 00000000
*        362 00000000 15555555
*        363 00000000 00000001
         364 00000000 00000000
*        365 00000000 000078af
*        366 00000000 00005556
         367 00000000 00000000
*        369 00000000 0e38e38e
*        370 00000000 00000001
         371 00000000 00000000
*        372 00000000 000078ad
*        373 00000000 55555554
*        374 00000000 00005555
*        375 00000000 38e38e38
*        376 00000000 00000001
         377 00000000 00000000
*        378 00000000 22222221
*        379 00000000 00000003
*        380 00000000 00000001
*        381 00000000 0000f15d
*        382 fffffffe ffffffff
*        383 00000000 0000aaab
*        384 00000000 55555554
*        385 00000000 00000002
*        386 00000002 00000001
*        387 00000000 2aaaaaaa
*        388 00000000 00000003
*        389 00000000 00000001
*        390 00000000 0000f15e
*        391 00000000 0000aaac
*        392 00000000 00000001
         393 00000000 00000000
*        394 00000000 1c71c71c
*        395 00000000 00000003
*        396 00000000 00000001
*        397 00000000 0000f15b
*        398 00000000 aaaaaaa9
*        399 00000000 0000aaaa
*        400 00000000 00000001
         401 00000000 00000000
*        406 fffffffe ffffffff
         407 00000000 00000000
*        408 00000000 00000002
         409 00000000 00000000
*        411 00000002 00000001
         412 00000000 00000000
*        422 00000000 00000004
         423 00000000 00000000
*        424 00000000 11111110
         425 00000000 00000000
*        427 00000000 0a3d70a3
         428 00000000 00000000
*        430 00000000 00004868
*        431 fffffffe ffffffff
*        432 00000000 00003333
*        433 00000000 19999999
         434 00000000 00000000
*        436 00000000 0ccccccc
*        437 00000002 00000001
         438 00000000 00000000
*        439 00000000 00004869
*        440 00000000 00003333
         441 00000000 00000000
*        443 00000000 08888888
         444 00000000 00000000
*        446 00000000 00004868
*        447 00000000 33333332
*        448 00000000 00003333
*        449 00000000 22222221
*        450 00000000 00000001
         451 00000000 00000000
*        452 00000000 147ae147
*        453 00000000 00000001
         454 00000000 00000000
*        455 00000000 000090d1
*        456 fffffffe ffffffff
*        457 00000000 00006666
*        458 00000000 33333332
*        459 00000000 00000001
         460 00000000 00000000
*        461 00000000 19999999
*        462 00000000 00000002
*        463 00000002 00000001
*        464 00000000 000090d2
*        465 00000000 00006667
*        466 00000000 00000001
*        467 00000000 66666665
*        468 00000000 00006666
*        469 00000000 00003c56
         470 00000000 00000000
*        472 00000000 00002433
         473 00000000 00000000
*        476 fffffffe ffffffff
         477 00000000 00000000
*        478 00000000 00005a81
         479 00000000 00000000
*        481 00000000 00002d40
         482 00000000 00000000
*        484 00000002 00000001
         485 00000000 00000000
*        488 00000000 00001e2b
         489 00000000 00000000
*        492 00000000 0000b503
         493 00000000 00000000
*        494 00000000 00005554
         495 00000000 00000000
*        497 00000000 00003332
         498 00000000 00000000
*        500 00000000 00000001
*        501 fffffffe ffffffff
         502 00000000 00000000
*        503 00000000 00007fff
         504 00000000 00000000
*        506 00000000 00003fff
         507 00000000 00000000
*        509 00000000 00000001
         510 00000000 00000000
*        512 00000000 00002aaa
         513 00000000 00000000
*        515 00000000 00000001
*        516 00000000 0000fffe
         517 00000000 00000000
*        518 00000000 1c71c71c
*        519 00000000 00000001
         520 00000000 00000000
*        521 00000000 11111111
*        522 00000000 00000001
         523 00000000 00000000
*        524 00000000 000078ae
*        525 fffffffe ffffffff
*        526 00000000 00005555
*        527 00000000 2aaaaaab
*        528 00000000 00000001
         529 00000000 00000000
*        530 00000000 15555555
*        531 00000000 00000001
         532 00000000 00000000
*        533 00000000 000078af
*        534 00000000 00005556
*        535 00000002 00000001
         536 00000000 00000000
*        537 00000000 0e38e38e
*        538 00000000 00000001
         539 00000000 00000000
*        540 00000000 000078ad
*        541 00000000 55555556
*        542 00000000 00005555
*        543 00000000 38e38e39
*        544 00000000 00000002
*        545 00000000 00000001
*        546 00000000 22222222
*        547 00000000 00000003
*        548 00000000 00000001
*        549 00000000 0000f15d
*        550 fffffffe ffffffff
*        551 00000000 0000aaab
*        552 00000000 55555555
*        553 00000000 00000002
*        554 00000000 00000001
*        555 00000000 2aaaaaaa
*        556 00000000 00000003
*        557 00000000 00000001
*        558 00000000 0000f15e
*        559 00000000 0000aaac
*        560 00000000 00000001
*        561 00000002 00000001
*        562 00000000 1c71c71c
*        563 00000000 00000003
*        564 00000000 00000001
*        565 00000000 0000f15b
*        566 00000000 aaaaaaab
*        567 00000000 0000aaaa
*        568 00000000 00000002
         569 00000000 00000000
*        571 00000000 00000001
         572 00000000 00000000
*        575 fffffffe ffffffff
         576 00000000 00000000
*        577 00000000 00000003
         578 00000000 00000000
*        580 00000000 00000001
         581 00000000 00000000
*        587 00000002 00000001
         588 00000000 00000000
*        591 00000000 00000006
         592 00000000 00000000
*        593 00000000 11111111
         594 00000000 00000000
*        596 00000000 000090d0
*        597 00000000 0a3d70a4
*        598 00000000 00000001
         599 00000000 00000000
*        600 00000000 00004868
*        601 fffffffe ffffffff
*        602 00000000 00003333
*        603 00000000 1999999a
         604 00000000 00000000
*        606 00000000 0ccccccd
*        607 00000000 00000001
         608 00000000 00000000
*        609 00000000 00004869
*        610 00000000 00003333
         611 00000000 00000000
*        613 00000000 08888888
*        614 00000002 00000001
         615 00000000 00000000
*        616 00000000 00004868
*        617 00000000 33333334
*        618 00000000 00003333
*        619 00000000 22222222
*        620 00000000 00000001
         621 00000000 00000000
*        622 00000000 147ae147
*        623 00000000 00000002
*        624 00000000 00000001
*        625 00000000 000090d1
*        626 fffffffe ffffffff
*        627 00000000 00006666
*        628 00000000 33333333
*        629 00000000 00000001
         630 00000000 00000000
*        631 00000000 19999999
*        632 00000000 00000002
*        633 00000000 00000001
*        634 00000000 000090d2
*        635 00000000 00006667
*        636 00000000 00000001
         637 00000000 00000000
*        638 00000000 11111111
*        639 00000000 00000001
*        640 00000002 00000001
*        641 00000000 000090d0
*        642 00000000 66666667
*        643 00000000 00006666
*        644 00000000 00003c57
         645 00000000 00000000
*        647 00000000 00002434
         648 00000000 00000000
*        650 00000000 00000001
*        651 fffffffe ffffffff
         652 00000000 00000000
*        653 00000000 00005a82
         654 00000000 00000000
*        656 00000000 00002d41
         657 00000000 00000000
*        659 00000000 00000001
         660 00000000 00000000
*        663 00000000 00001e2b
         664 00000000 00000000
*        666 00000002 00000001
*        667 00000000 0000b505
         668 00000000 00000000
*        676 fffffffe ffffffff
         677 00000000 00000000
*        691 00000002 00000001
         692 00000000 00000000
*        693 00000000 00005555
         694 00000000 00000000
*        696 00000000 00003333
         697 00000000 00000000
*        699 00000000 00000001
*        700 fffffffe ffffffff
*        701 00000000 00000001
*        702 00000000 00008000
         703 00000000 00000000
*        705 00000000 00004000
         706 00000000 00000000
*        708 00000000 00000001
*        709 00000000 00000001
         710 00000000 00000000
*        712 00000000 00002aaa
         713 00000000 00000000
*        715 00000000 00000001
*        716 00000000 00010000
         717 00000000 00000000
*        718 00000002 00000001
*        719 00000000 11111110
*        720 00000000 00000001
         721 00000000 00000000
*        722 00000002 00000001
         723 00000000 00000000
*        724 00000000 00003eff
*        725 deadbeef 000001ff
         726 6f5ca309 6f5ca309
</br></div></td>
        </tr></tbody>
        
        <tbody class= "failed  results-table-row" >
        <tr>
          <td class="col-name">/home/lovis/Desktop/RiVer_core/riscof/riscv-arch-test/riscv-test-suite/rv32i_m/M/src/mul-01.S</td>
          <td class="col-result">Failed</td>
          <td class="col-path">/home/lovis/Desktop/RiVer_core/riscof/riscof_work/rv32i_m/M/src/mul-01.S</td></tr>
        <tr>
          <td class="extra" colspan="4">
            <div class="log">commit_id:-
MACROS:
TEST_CASE_1=True
XLEN=32
File1 Path:/home/lovis/Desktop/RiVer_core/riscof/riscof_work/rv32i_m/M/src/mul-01.S/dut/DUT-projet.signature
File2 Path:/home/lovis/Desktop/RiVer_core/riscof/riscof_work/rv32i_m/M/src/mul-01.S/ref/Reference-spike.signature
Match  Line#    File1    File2
*          3 00000000 fd555555
           4 fffff9fd fffff9fd
*          5 00000000 00000001
*          6 00000000 80000000
           7 00000000 00000000
*         10 00000000 80000000
          11 00000000 00000000
*         48 00000000 00000063
          49 fffffcfd fffffcfd
*         50 00000000 00000156
          51 ffffebfb ffffebfb
*         52 00000000 00001002
*         53 00000000 08001001
          54 66668cce 66668cce
*         56 00000000 b503b503
          57 0000aaab 0000aaab
*         58 00000000 000c0003
*         59 00000000 00084001
*         60 00000000 00300001
          61 ffffc000 ffffc000
*         63 00000000 8200b504
*         64 00000000 01001001
          65 f5fffffb f5fffffb
*         66 00000000 84000021
*         67 00000000 20020001
*         68 00000000 0000b504
          69 02aaaaab 02aaaaab
*         91 00000000 00208041
*         92 00000000 00000204
*         93 00000000 10100101
          94 00000000 00000000
*         95 00000000 00048009
          96 bfffc000 bfffc000
*         97 00000000 00300001
*         98 00000000 01800003
          99 00000000 00000000
*        100 00000000 02000801
*        101 00000000 30000003
         102 fe000000 fe000000
*        149 00000000 e38e38e4
         150 55555552 55555552
*        153 00000000 aaab2358
         154 5554dca8 5554dca8
*        163 00000000 8e38e38e
         164 fffffffc fffffffc
*        167 00000000 5555ce02
         168 ffff8752 ffff8752
*        237 00000000 aaab2358
         238 fffc76ec fffc76ec
*        241 00000000 7ffea810
         242 800157f0 800157f0
*        251 00000000 aaaa6e54
         252 fffbc1e8 fffbc1e8
*        255 00000000 7ffdf30c
         256 8000a2ec 8000a2ec
*        328 00000000 38e38e39
         329 00000002 00000002
*        332 00000000 555518ff
         333 00003c57 00003c57
*        402 00000000 5555ce02
         403 fffc76f1 fffc76f1
*        406 00000000 7ffdf30c
         407 80020cf4 80020cf4
*        415 00000000 555518ff
         416 fffbc1ee fffbc1ee
*        419 00000000 7ffd3e09
         420 800157f1 800157f1
*        569 00000000 8e38e38e
         570 55555557 55555557
*        573 00000000 aaaa6e54
         574 555591ac 555591ac
</br></div></td>
        </tr></tbody>
        
        <tbody class= "failed  results-table-row" >
        <tr>
          <td class="col-name">/home/lovis/Desktop/RiVer_core/riscof/riscv-arch-test/riscv-test-suite/rv32i_m/M/src/mulh-01.S</td>
          <td class="col-result">Failed</td>
          <td class="col-path">/home/lovis/Desktop/RiVer_core/riscof/riscof_work/rv32i_m/M/src/mulh-01.S</td></tr>
        <tr>
          <td class="extra" colspan="4">
            <div class="log">commit_id:-
MACROS:
TEST_CASE_1=True
XLEN=32
File1 Path:/home/lovis/Desktop/RiVer_core/riscof/riscof_work/rv32i_m/M/src/mulh-01.S/dut/DUT-projet.signature
File2 Path:/home/lovis/Desktop/RiVer_core/riscof/riscof_work/rv32i_m/M/src/mulh-01.S/ref/Reference-spike.signature
Match  Line#    File1    File2
*          4 00000040 ffffffff
           5 00000000 00000000
*          6 00000000 00005a81
*          7 00000001 00000000
           8 00000000 00000000
*         10 00000000 00000002
          11 00000000 00000000
*         17 00000010 ffffffff
          18 00000000 00000000
*         20 000000e0 ffffffdf
          21 000000aa 000000aa
*         22 00000300 fffffeff
*         23 00000800 ffffffff
*         24 00001000 ffffffff
          25 00000000 00000000
*         27 00008000 ffffffff
*         28 00010000 ffffffff
          29 00000000 00000000
*         30 0003f800 fffff7ff
          31 00000000 00000000
*         32 000fff80 ffffff7f
*         33 001fffc0 ffffffbf
*         34 002aaaab ffeaaaaa
*         35 00800000 ffffffff
*         36 00fffff0 ffffffef
*         37 01fffe96 fffffe95
          38 00002000 00002000
*         41 3ffffff8 fffffff7
          42 00000000 00000000
*         43 00000200 ffffffff
*         44 00000080 ffffffff
*         45 00000007 ffffffff
*         46 01000000 ffffffff
*         47 00100000 ffffffff
*         48 00000000 0000002b
*         49 55555501 ffffffaa
*         50 00010000 ffffffff
*         51 007ffffe fffffffd
*         52 00000005 ffffffff
*         53 33332ccd fffff999
          54 00000000 00000000
*         55 0003fffe fffffffd
          56 00000000 00000000
*         57 00000000 00000200
          58 00000000 00000000
*         59 00000000 00000400
          60 00000000 00000000
*         61 00001ffc fffffffb
*         62 0000b4d8 ffffffd2
          63 00000000 00000000
*         64 00000000 00555555
*         65 00000000 00040000
*         66 00000001 ffffffff
*         67 00000000 000005a8
*         68 00000780 ffffff7f
*         69 0001c000 ffffbfff
*         70 00000000 00001000
*         71 00000004 fffffffd
          72 00000001 00000001
*         76 00000100 ffffffff
          77 00000000 00000000
*         82 02aaaaab feaaaaaa
          83 000005a8 000005a8
*         84 0c000000 fbffffff
*         85 1ffffffe fffffffd
*         86 3ffff800 fffff7ff
*         87 00000040 ffffffff
*         88 55555552 fffffffd
*         89 00000001 00000000
*         90 00000040 ffffffff
*         91 7ffffdff fffffdff
*         92 00000000 00000001
*         93 00000000 00001000
*         94 00000200 ffffffff
*         95 0000b4ed ffffffe9
*         96 003ff000 ffffefff
*         97 3effffff feffffff
          98 00000000 00000000
*         99 00000001 00000000
*        100 55555553 fffffffd
         101 00000000 00000000
*        103 00000002 fffffffe
         104 00000000 00000000
*        107 00000003 ffffffff
         108 00000000 00000000
*        117 00000003 ffffffff
         118 00000000 00000000
*        121 00000003 ffffffff
         122 00000000 00000000
*        125 38e38e39 e38e38e3
         126 00000001 00000001
*        129 555518ff ffffc3a9
         130 00003c56 00003c56
*        139 38e38e39 e38e38e3
         140 00000001 00000001
*        143 555518ff ffffc3a9
         144 00003c56 00003c56
*        145 00000002 fffffffe
*        146 38e38e39 e38e38e3
*        147 00000000 1c71c71c
*        148 00000004 fffffffe
*        149 22222222 eeeeeeee
*        150 44444444 dddddddd
*        151 00000000 00003c56
*        152 000078ae ffffc3a9
*        153 00000002 ffffffff
*        154 38e38e38 e38e38e3
*        155 00000001 00000000
*        156 00000003 fffffffe
*        157 22222222 eeeeeeef
*        158 44444444 ddddddde
*        159 000078ad ffffc3a9
*        160 38e38e3a e38e38e3
*        161 00000000 1c71c71c
*        162 00000004 fffffffd
*        163 22222223 eeeeeeee
*        164 44444445 dddddddd
*        165 00000000 00003c56
*        166 000078ae ffffc3a8
         167 00000000 00000000
*        169 00000004 fffffffe
         170 00000000 00000000
*        173 00000005 ffffffff
         174 00000000 00000000
*        183 00000004 fffffffe
         184 00000000 00000000
*        187 00000005 ffffffff
         188 00000000 00000000
*        191 22222222 eeeeeeee
         192 00000000 00000000
*        195 33330f00 ffffdbcc
         196 00002433 00002433
*        205 22222223 eeeeeeef
         206 00000001 00000001
*        209 33330f00 ffffdbcc
         210 00002434 00002434
*        213 44444444 dddddddd
         214 00000001 00000001
*        217 66661dff ffffb798
         218 00004867 00004867
*        227 44444445 ddddddde
         228 00000002 00000002
*        231 66661dff ffffb798
         232 00004868 00004868
*        233 00000003 ffffffff
*        234 555518ff ffffc3a9
*        235 00000000 00003c56
*        236 00000005 ffffffff
*        237 33330f00 ffffdbcc
*        238 66661dff ffffb798
         239 00000000 00000000
*        240 0000b504 ffffffff
*        241 00000002 ffffffff
*        242 555518fe ffffc3a9
*        243 00000001 00000000
*        244 00000004 ffffffff
*        245 33330eff ffffdbcc
*        246 66661dfe ffffb798
*        247 0000b503 ffffffff
*        248 55551900 ffffc3a9
*        249 00000000 00003c56
*        250 00000006 ffffffff
*        251 33330f00 ffffdbcb
*        252 66661dff ffffb797
         253 00000000 00000000
*        254 0000b505 ffffffff
         255 00000000 00000000
*        257 000078ae ffffc3a9
         258 00000000 00000000
*        261 0000b504 ffffffff
         262 00000000 00000000
*        271 000078ae ffffc3a9
         272 00000000 00000000
*        275 0000b504 ffffffff
         276 00000000 00000000
*        279 00000002 ffffffff
         280 00000000 00000000
*        283 00000002 ffffffff
         284 00000000 00000000
*        293 00000002 ffffffff
         294 00000000 00000000
*        297 00000002 ffffffff
         298 00000000 00000000
*        301 38e38e38 e38e38e3
         302 00000001 00000001
*        305 555518fe ffffc3a9
         306 00003c56 00003c56
*        315 38e38e39 e38e38e4
         316 00000001 00000001
*        319 555518fe ffffc3a9
         320 00003c56 00003c56
*        323 00000001 00000000
         324 00000000 00000000
*        327 00000000 1c71c71c
*        328 00000005 fffffffe
*        329 22222223 eeeeeeee
*        330 44444445 dddddddd
*        331 00000000 00003c56
*        332 000078af ffffc3a9
         333 00000000 00000000
*        338 00000006 ffffffff
         339 00000000 00000000
*        348 00000005 fffffffe
         349 00000000 00000000
*        352 00000006 ffffffff
         353 00000000 00000000
*        356 22222223 eeeeeeee
         357 00000001 00000001
*        360 33330f00 ffffdbcb
         361 00002434 00002434
*        370 22222223 eeeeeeee
         371 00000001 00000001
*        374 33330f01 ffffdbcc
         375 00002434 00002434
*        378 44444445 dddddddd
         379 00000002 00000002
*        382 66661dff ffffb797
         383 00004868 00004868
*        391 44444445 dddddddd
         392 00000002 00000002
*        395 66661e00 ffffb798
         396 00004868 00004868
*        397 00000003 ffffffff
*        398 555518ff ffffc3a9
*        399 00000000 00003c56
*        400 00000005 ffffffff
*        401 33330f00 ffffdbcc
*        402 66661dff ffffb798
         403 00000000 00000000
*        404 0000b504 ffffffff
*        405 00000002 ffffffff
*        406 555518fe ffffc3a9
*        407 00000001 00000000
*        408 00000004 ffffffff
*        409 33330eff ffffdbcc
*        410 66661dfe ffffb798
*        411 0000b503 ffffffff
*        412 55551900 ffffc3a9
*        413 00000000 00003c56
*        414 00000006 ffffffff
*        415 33330f01 ffffdbcc
*        416 66661e00 ffffb798
         417 00000000 00000000
*        418 0000b505 ffffffff
         419 00000000 00000000
*        421 000078ae ffffc3a8
         422 00000000 00000000
*        425 0000b505 ffffffff
         426 00000000 00000000
*        435 000078af ffffc3a9
         436 00000000 00000000
*        439 0000b505 ffffffff
         440 00000000 00000000
*        441 00000001 00000000
         442 00000000 00000000
*        450 00000001 00000000
         451 00000000 00000000
*        454 00000001 00000000
         455 00000000 00000000
*        458 00000003 fffffffe
         459 00000000 00000000
*        462 00000004 ffffffff
         463 00000000 00000000
*        472 00000003 fffffffe
         473 00000000 00000000
*        476 00000004 ffffffff
         477 00000000 00000000
*        480 22222222 eeeeeeef
         481 00000000 00000000
*        484 33330eff ffffdbcc
         485 00002433 00002433
*        494 22222222 eeeeeeef
         495 00000001 00000001
*        498 33330eff ffffdbcc
         499 00002434 00002434
*        502 44444444 ddddddde
         503 00000001 00000001
*        506 66661dfe ffffb798
         507 00004867 00004867
*        516 44444444 ddddddde
         517 00000002 00000002
*        520 66661dfe ffffb798
         521 00004868 00004868
*        524 000078ad ffffc3a9
         525 00000000 00000000
*        528 0000b503 ffffffff
         529 00000000 00000000
*        538 000078ad ffffc3a9
         539 00000000 00000000
*        542 0000b503 ffffffff
         543 00000000 00000000
*        546 38e38e3a e38e38e3
         547 00000001 00000001
*        550 55551900 ffffc3a9
         551 00003c56 00003c56
*        560 38e38e3a e38e38e3
         561 00000002 00000002
*        564 55551900 ffffc3a9
         565 00003c57 00003c57
*        566 00000003 ffffffff
*        567 38e38e39 e38e38e3
*        568 00000000 1c71c71c
*        569 00000004 fffffffe
*        570 22222223 eeeeeeef
*        571 44444445 ddddddde
*        572 00000000 00003c56
*        573 000078ae ffffc3a9
*        574 00000002 ffffffff
*        575 38e38e39 e38e38e4
*        576 00000001 00000000
*        577 00000003 fffffffe
*        578 22222222 eeeeeeef
*        579 44444444 ddddddde
*        580 000078ad ffffc3a9
*        581 38e38e3a e38e38e3
*        582 33333332 ffffffff
*        583 7ffffffd fffffffd
         584 00000000 00000000
</br></div></td>
        </tr></tbody>
        
        <tbody class= "failed  results-table-row" >
        <tr>
          <td class="col-name">/home/lovis/Desktop/RiVer_core/riscof/riscv-arch-test/riscv-test-suite/rv32i_m/M/src/mulhsu-01.S</td>
          <td class="col-result">Failed</td>
          <td class="col-path">/home/lovis/Desktop/RiVer_core/riscof/riscof_work/rv32i_m/M/src/mulhsu-01.S</td></tr>
        <tr>
          <td class="extra" colspan="4">
            <div class="log">commit_id:-
MACROS:
TEST_CASE_1=True
XLEN=32
File1 Path:/home/lovis/Desktop/RiVer_core/riscof/riscof_work/rv32i_m/M/src/mulhsu-01.S/dut/DUT-projet.signature
File2 Path:/home/lovis/Desktop/RiVer_core/riscof/riscof_work/rv32i_m/M/src/mulhsu-01.S/ref/Reference-spike.signature
Match  Line#    File1    File2
*          5 00000000 e3ffffff
           6 00000000 00000000
*         12 00000007 fffffffe
*         13 00000010 ffffffff
*         14 00000020 ffffffff
*         15 00000040 ffffffff
          16 00000008 00000008
*         17 00000200 ffffffff
          18 00000199 00000199
*         24 00020000 ffffffff
          25 00001000 00001000
*         29 00300000 ffefffff
          30 00000001 00000001
*         32 02000000 ffffffff
          33 00010000 00010000
*         39 00000000 fffffffe
*         40 00000000 fffffbff
          41 0003ffff 0003ffff
*         47 00000000 fffffffd
          48 0000001f 0000001f
*         50 00000000 aaaaafff
          51 00000003 00000003
*         52 00000000 aaaabfff
          53 000007ff 000007ff
*         55 00000000 c0007fff
          56 00000003 00000003
*         57 00000000 ff0007ff
          58 00000000 00000000
*         59 00000000 fffffffd
          60 0000003f 0000003f
*         61 00000000 fffffff8
*         62 00000000 fffff00f
          63 001fbfff 001fbfff
*         65 00000000 fff07fff
          66 00000006 00000006
*         67 00000000 fffffcff
          68 00000000 00000000
*         69 38e38e39 e38e38e3
          70 00000003 00000003
*         83 00000000 fffffff7
*         84 00000200 ffffffff
*         85 00000000 ffffff7f
*         86 66666598 ffffff32
*         87 00000004 ffffffff
*         88 00000000 ffffeaaa
*         89 00000000 ffffbfff
*         90 33331999 ffffe666
*         91 00000000 fffeffff
*         92 00000004 ffffffff
*         93 00000000 fffbffff
*         94 00000000 fff7ffff
*         95 00000007 ffffffff
*         96 07fe0000 fffdffff
*         97 0ff80000 fff7ffff
*         98 54aaaaab ff555554
*         99 32666667 ff333332
*        100 00000000 f81fffff
*        101 000003c0 ffffffbf
         102 1c71c71c 1c71c71c
*        151 00000002 fffffffe
*        152 38e38e39 e38e38e3
*        153 00000000 c71c71c6
*        154 00000004 fffffffe
*        155 22222222 eeeeeeee
*        156 44444444 dddddddd
*        157 000078ae ffffc3a9
*        158 00000001 00000000
*        159 0000aaaa ffffaaaa
*        160 00000002 ffffffff
*        161 38e38e38 e38e38e3
*        162 00000000 c71c71c7
*        163 00000003 fffffffe
*        164 22222222 eeeeeeef
*        165 44444444 ddddddde
*        166 000078ad ffffc3a9
*        167 0000aaaa ffffaaab
*        168 38e38e3a e38e38e3
*        169 00000000 c71c71c6
*        170 00000004 fffffffd
*        171 22222223 eeeeeeee
*        172 44444445 dddddddd
*        173 000078ae ffffc3a8
*        174 00000001 ffffffff
*        175 0000aaab ffffaaaa
         176 00000000 00000000
*        250 00000003 ffffffff
*        251 555518ff ffffc3a9
*        252 00000000 ffff8752
*        253 00000005 ffffffff
*        254 33330f00 ffffdbcc
*        255 66661dff ffffb798
*        256 0000b504 ffffffff
*        257 00000001 00000000
*        258 0000ffff ffffffff
*        259 00000002 ffffffff
*        260 555518fe ffffc3a9
*        261 00000000 ffff8752
*        262 00000004 ffffffff
*        263 33330eff ffffdbcc
*        264 66661dfe ffffb798
*        265 0000b503 ffffffff
*        266 0000fffe ffffffff
*        267 55551900 ffffc3a9
*        268 00000000 ffff8752
*        269 00000006 ffffffff
*        270 33330f00 ffffdbcb
*        271 66661dff ffffb797
*        272 0000b505 ffffffff
*        273 00000001 ffffffff
*        274 00010000 ffffffff
         275 00000000 00000000
*        419 00000003 ffffffff
*        420 00000000 c71c71c7
*        421 00000004 fffffffe
*        422 22222223 eeeeeeef
*        423 44444445 ddddddde
*        424 000078ae ffffc3a9
*        425 00000001 00000000
*        426 0000aaab ffffaaab
*        427 00000002 ffffffff
*        428 38e38e39 e38e38e4
*        429 00000000 c71c71c7
*        430 00000003 fffffffe
*        431 22222222 eeeeeeef
*        432 44444444 ddddddde
*        433 000078ad ffffc3a9
*        434 0000aaaa ffffaaab
*        435 38e38e3a e38e38e3
*        436 00000000 c71c71c7
*        437 00000005 fffffffe
*        438 22222223 eeeeeeee
*        439 44444445 dddddddd
*        440 000078af ffffc3a9
*        441 00000001 ffffffff
*        442 0000aaab ffffaaaa
         443 00000000 00000000
*        517 00000003 ffffffff
*        518 555518ff ffffc3a9
         519 00002433 00002433
*        520 00000000 ffff8753
*        521 00000005 ffffffff
*        522 33330f00 ffffdbcc
*        523 66661dff ffffb798
*        524 0000b504 ffffffff
*        525 00000001 00000000
*        526 0000ffff ffffffff
*        527 00000002 ffffffff
*        528 555518fe ffffc3a9
*        529 00000000 ffff8753
*        530 00000004 ffffffff
*        531 33330eff ffffdbcc
*        532 66661dfe ffffb798
*        533 0000b503 ffffffff
*        534 0000fffe ffffffff
*        535 55551900 ffffc3a9
*        536 00000000 ffff8753
*        537 00000006 ffffffff
*        538 33330f01 ffffdbcc
*        539 66661e00 ffffb798
*        540 0000b505 ffffffff
*        541 00000001 ffffffff
*        542 00010000 ffffffff
         543 00000000 00000000
*        646 00000001 ffffffff
*        647 00000000 80000010
         648 00000008 00000008
</br></div></td>
        </tr></tbody>
        
        <tbody class= "failed  results-table-row" >
        <tr>
          <td class="col-name">/home/lovis/Desktop/RiVer_core/riscof/riscv-arch-test/riscv-test-suite/rv32i_m/M/src/mulhu-01.S</td>
          <td class="col-result">Failed</td>
          <td class="col-path">/home/lovis/Desktop/RiVer_core/riscof/riscof_work/rv32i_m/M/src/mulhu-01.S</td></tr>
        <tr>
          <td class="extra" colspan="4">
            <div class="log">commit_id:-
MACROS:
TEST_CASE_1=True
XLEN=32
File1 Path:/home/lovis/Desktop/RiVer_core/riscof/riscof_work/rv32i_m/M/src/mulhu-01.S/dut/DUT-projet.signature
File2 Path:/home/lovis/Desktop/RiVer_core/riscof/riscof_work/rv32i_m/M/src/mulhu-01.S/ref/Reference-spike.signature
Match  Line#    File1    File2
*          2 00000000 40000000
           3 00000000 00000000
*         37 00000000 fffffffc
*         38 00000000 effffffc
*         39 00000000 aaaaaaa7
          40 00000003 00000003
*         48 00000000 f7fff07e
          49 1ffffbff 1ffffbff
*         56 00000000 aa9ffffd
*         57 00000000 ffdfe002
*         58 00000000 ffbffff6
*         59 00000000 ff7803fe
          60 00007f7f 00007f7f
*         63 00000000 f7fff07e
          64 00000004 00000004
*         65 00000000 dffffff0
          66 00000003 00000003
*         85 00000000 fffff77e
          86 0000b504 0000b504
*         97 00000000 fbfffe06
          98 0000000d 0000000d
*        152 00000000 71c71c70
         153 00000003 00000003
*        161 00000000 71c71c70
         162 00000002 00000002
*        168 00000000 71c71c71
         169 00000003 00000003
*        374 00000000 71c71c70
         375 00000003 00000003
*        383 00000000 71c71c6f
         384 00000002 00000002
*        390 00000000 71c71c70
         391 00000003 00000003
*        545 00000000 71c71c71
         546 00000003 00000003
*        554 00000000 71c71c70
         555 00000002 00000002
*        561 00000000 71c71c72
         562 00000004 00000004
*        721 00000000 40000000
         722 00000000 00000000
</br></div></td>
        </tr></tbody>
        
        <tbody class= "failed  results-table-row" >
        <tr>
          <td class="col-name">/home/lovis/Desktop/RiVer_core/riscof/riscv-arch-test/riscv-test-suite/rv32i_m/M/src/rem-01.S</td>
          <td class="col-result">Failed</td>
          <td class="col-path">/home/lovis/Desktop/RiVer_core/riscof/riscof_work/rv32i_m/M/src/rem-01.S</td></tr>
        <tr>
          <td class="extra" colspan="4">
            <div class="log">commit_id:-
MACROS:
TEST_CASE_1=True
XLEN=32
File1 Path:/home/lovis/Desktop/RiVer_core/riscof/riscof_work/rv32i_m/M/src/rem-01.S/dut/DUT-projet.signature
File2 Path:/home/lovis/Desktop/RiVer_core/riscof/riscof_work/rv32i_m/M/src/rem-01.S/ref/Reference-spike.signature
Match  Line#    File1    File2
*          1 55555556 00000000
           2 00000000 00000000
*          4 7ffffffe 00000000
           5 00000000 00000000
*          9 80000006 00000000
          10 00000000 00000000
*         11 7fffffff 00000007
*         12 80000001 00000001
          13 00000000 00000000
*         14 00000200 00000000
*         15 fffffefd ffffffff
*         16 effffffd ffffffff
*         17 fffffffb fffffffd
*         18 fefffffd ffffffff
*         19 ff7ffffd ffffffff
*         20 ffffbffd ffffffff
          21 00000000 00000000
*         22 fffdfffd ffffffff
*         23 ffffffed ffffffef
          24 00000010 00000010
*         26 fff7fffd ffffffff
          27 00002000 00002000
*         32 10000000 00000000
*         33 33333333 00333333
*         34 ffffbffd ffffbfff
          35 00000000 00000000
*         36 fffffdfd fffffdff
          37 0000b505 0000b505
*         39 fbfffffd fbffffff
*         40 55555555 00000001
*         41 2aaaaaa8 fffffffe
*         42 7fffffed fffffffe
*         43 77fffffd 00000000
*         44 7ff7fffd fffffff7
*         45 80000003 00000003
*         46 77fffffd fffffff7
*         47 80000002 00000002
*         48 80000009 00000009
*         49 7f7ffffd ffffffdf
*         50 2aaaaaa8 fffffeab
*         51 7feffffd fffff9fe
*         52 80040000 00000fc1
*         53 b3333334 000019a8
*         54 80008000 00003fff
*         55 80100000 00007fe1
*         56 80100000 0000fff1
*         57 80200000 0001fff1
*         58 fffffffe fffc1fff
*         59 80200000 0007fffd
*         60 80000100 00000100
*         61 7fffffed ffffffef
*         62 80001000 00001000
*         63 7fff7ffd ffff7fff
*         64 80000000 00000000
*         65 90000000 03fffffd
*         66 80000005 00000005
*         67 7fff4afb ffff4afd
*         68 80000000 00000000
*         69 80000000 00000000
*         70 7efffffd feffffff
          71 40000000 40000000
*         74 80000400 00000000
*         75 80000800 000003ff
*         76 80004000 00000001
*         77 80010000 00010000
*         78 80080000 0001fffd
*         79 00400000 00000000
*         80 80800000 00000377
*         81 01000000 00000000
*         82 02000000 00000000
*         83 04000000 00000000
*         84 88000000 00000041
          85 20000000 20000000
*         86 7ffffffc fffffffe
*         87 7ffffff9 fffffffe
*         88 fffffff5 fffffff7
*         89 7fffffdd fffffffd
*         90 7fffff7d ffffff7f
*         91 fffffbfd ffffffff
*         92 fffff7fd ffffffff
*         93 ffffeffd ffffffff
*         94 7fffdffd 00000000
*         95 fffefffd ffffffff
*         96 7ffbfffd fffbffff
*         97 7fdffffd ffdfffff
*         98 7fbffffd fffffff2
*         99 fdfffffd ffffffff
*        100 dffffffd ffffffff
*        101 bffffffd ffffffff
         102 00000000 00000000
*        103 80000003 00000003
         104 00000003 00000003
*        105 80000003 00000003
*        106 80000003 00000003
         107 00000003 00000003
*        110 00000003 00000001
         111 00000003 00000003
*        115 80000003 00000003
*        116 80000003 00000003
         117 00000003 00000003
*        118 80000003 00000003
         119 00000003 00000003
*        121 80000003 00000003
*        122 80000003 00000003
*        123 80000003 00000003
*        124 d5555555 00000001
         125 00000000 00000000
*        127 d5555555 00000000
*        128 d5555555 22222222
         129 55555555 55555555
*        130 55555555 00006c9d
*        131 55555555 00006c9d
*        132 55555555 00000001
*        133 55555555 00000001
         134 55555555 55555555
*        135 55555555 00000001
*        136 55555555 22222223
*        137 d5555555 55555555
*        138 d5555555 00003048
         139 55555555 55555555
*        140 d5555555 00000000
*        141 55555555 00000001
*        142 55555555 22222221
*        143 d5555555 55555555
*        144 d5555555 00003048
*        145 d5555555 0000a8f4
*        146 2aaaaaa8 fffffffe
*        147 2aaaaaa8 ffffffff
         148 00000000 00000000
*        149 2aaaaaa8 ffffffff
*        150 2aaaaaa8 dddddddd
*        151 aaaaaaa8 aaaaaaaa
*        152 aaaaaaa8 ffff9362
*        153 aaaaaaa8 ffff9362
*        154 aaaaaaa8 00000000
*        155 aaaaaaa8 fffffffe
         156 aaaaaaaa aaaaaaaa
*        157 aaaaaaa8 fffffffe
*        158 aaaaaaa8 dddddddc
*        159 2aaaaaa8 aaaaaaaa
*        160 2aaaaaa8 ffffcfb7
*        161 aaaaaaa8 00000000
*        162 2aaaaaa8 ffffffff
*        163 aaaaaaa8 fffffffe
*        164 aaaaaaa8 ddddddde
*        165 2aaaaaa8 aaaaaaaa
*        166 2aaaaaa8 ffffcfb7
*        167 2aaaaaa8 ffff570b
*        168 80000005 00000002
*        169 80000005 00000005
         170 00000005 00000005
*        172 80000005 00000005
         173 00000005 00000005
*        176 00000005 00000001
         177 00000005 00000005
*        179 00000005 00000001
         180 00000005 00000005
*        181 80000005 00000005
*        182 80000005 00000005
         183 00000005 00000005
*        184 80000005 00000005
         185 00000005 00000005
*        187 80000005 00000005
*        188 80000005 00000005
*        189 80000005 00000005
*        190 b3333333 00000000
*        191 b3333333 33333333
         192 33333333 33333333
*        193 b3333333 00000004
         194 00000000 00000000
*        196 33333333 00008993
*        197 33333333 00008993
*        198 33333333 00000001
         199 33333333 33333333
*        201 33333333 00000003
*        202 33333333 00000001
*        203 b3333333 33333333
*        204 b3333333 00001cf8
         205 33333333 33333333
*        206 b3333333 33333333
*        207 33333333 00000003
         208 33333333 33333333
*        209 b3333333 33333333
*        210 b3333333 00001cf8
*        211 b3333333 0000412b
*        212 e6666666 00000000
*        213 e6666666 11111111
*        214 66666666 11111110
*        215 e6666666 00000003
*        216 e6666666 00000000
         217 00000000 00000000
*        218 66666666 00005e22
*        219 66666666 00005e22
*        220 66666666 00000000
*        221 66666666 11111112
         222 66666666 66666666
*        223 66666666 00000002
*        224 66666666 00000002
*        225 e6666666 00000001
*        226 e6666666 000039f0
*        227 66666666 11111110
*        228 e6666666 11111111
*        229 66666666 00000000
*        230 66666666 33333332
*        231 e6666666 66666666
*        232 e6666666 000039f0
*        233 e6666666 00008256
*        234 7fff4afa fffffffe
*        235 7fff4afa ffff4afc
*        236 ffff4afa ffff4afc
*        237 7fff4afa 00000000
*        238 7fff4afa ffff4afc
*        239 ffff4afa ffff4afc
         240 00000000 00000000
*        241 ffff4afa 00000000
*        242 ffff4afa 00000000
*        243 ffff4afa ffff4afc
         244 ffff4afc ffff4afc
*        245 ffff4afa 00000000
*        246 ffff4afa ffff4afc
*        247 7fff4afa ffff4afc
*        248 7fff4afa ffffffff
*        249 ffff4afa ffff4afc
*        250 7fff4afa ffff4afc
*        251 ffff4afa fffffffe
*        252 ffff4afa ffff4afc
*        253 7fff4afa ffff4afc
*        254 7fff4afa ffffffff
*        255 7fff4afa ffff4afc
*        256 8000b504 00000002
*        257 8000b504 0000b504
         258 0000b504 0000b504
*        259 8000b504 00000000
*        260 8000b504 0000b504
         261 0000b504 0000b504
*        262 0000b504 00000000
*        263 0000b504 00000000
         264 0000b504 0000b504
*        266 0000b504 00000000
         267 0000b504 0000b504
*        268 8000b504 0000b504
*        269 8000b504 00000001
         270 0000b504 0000b504
*        271 8000b504 0000b504
*        272 0000b504 00000002
         273 0000b504 0000b504
*        274 8000b504 0000b504
*        275 8000b504 00000001
*        276 8000b504 0000b504
*        277 80000002 00000002
*        278 80000002 00000002
         279 00000002 00000002
*        280 80000002 00000002
*        281 80000002 00000002
         282 00000002 00000002
*        290 80000002 00000002
*        291 80000002 00000002
         292 00000002 00000002
*        293 80000002 00000002
         294 00000002 00000002
*        296 80000002 00000002
*        297 80000002 00000002
*        298 80000002 00000002
*        299 d5555554 00000000
*        300 d5555554 55555554
         301 55555554 55555554
*        302 d5555554 00000004
*        303 d5555554 22222221
         304 55555554 55555554
*        305 55555554 00006c9c
*        306 55555554 00006c9c
*        307 55555554 00000000
         308 00000000 00000000
*        310 55555554 00000000
*        311 55555554 22222222
*        312 d5555554 55555554
*        313 d5555554 00003047
         314 55555554 55555554
*        315 d5555554 55555554
*        316 55555554 00000000
*        317 55555554 22222220
*        318 d5555554 55555554
*        319 d5555554 00003047
*        320 d5555554 0000a8f3
*        321 80000000 00000000
*        322 80000000 00000000
         323 00000000 00000000
*        324 80000000 00000000
*        325 80000000 00000000
         326 00000000 00000000
*        329 aaaaaaa9 ffffffff
*        330 aaaaaaa9 dddddddf
*        331 2aaaaaa9 aaaaaaab
*        332 2aaaaaa9 ffffcfb8
*        333 2aaaaaa9 ffff570c
*        334 80000006 00000000
*        335 80000006 00000006
         336 00000006 00000006
*        337 80000006 00000001
*        338 80000006 00000006
         339 00000006 00000006
*        342 00000006 00000000
         343 00000006 00000006
*        345 00000006 00000002
         346 00000006 00000006
*        347 80000006 00000006
*        348 80000006 00000006
         349 00000006 00000006
*        350 80000006 00000006
         351 00000000 00000000
*        353 80000006 00000006
*        354 80000006 00000006
*        355 80000006 00000006
*        356 b3333334 00000001
*        357 b3333334 33333334
         358 33333334 33333334
*        359 b3333334 00000000
*        360 b3333334 00000001
         361 33333334 33333334
*        362 33333334 00008994
*        363 33333334 00008994
*        364 33333334 00000000
         365 33333334 33333334
*        367 33333334 00000000
*        368 33333334 00000002
*        369 b3333334 33333334
*        370 b3333334 00001cf9
         371 33333334 33333334
*        372 b3333334 33333334
*        373 33333334 00000004
         374 00000000 00000000
*        375 b3333334 33333334
*        376 b3333334 00001cf9
*        377 b3333334 0000412c
*        378 e6666667 00000001
*        379 e6666667 11111112
*        380 66666667 11111111
*        381 e6666667 00000004
*        382 e6666667 00000001
*        383 66666667 00000001
*        384 66666667 00005e23
*        385 66666667 00005e23
*        386 66666667 00000001
*        387 66666667 11111113
         388 66666667 66666667
*        389 66666667 00000003
*        390 66666667 00000003
*        391 e6666667 00000002
*        392 e6666667 000039f1
*        393 66666667 11111111
*        394 e6666667 11111112
*        395 66666667 00000001
*        396 66666667 33333333
         397 00000000 00000000
*        398 e6666667 000039f1
*        399 e6666667 00008257
*        400 7fff4afb ffffffff
*        401 7fff4afb ffff4afd
*        402 ffff4afb ffff4afd
*        403 7fff4afb fffffffc
*        404 7fff4afb ffff4afd
*        405 ffff4afb ffff4afd
*        406 ffff4afb ffff4afd
*        407 ffff4afb ffff4afd
*        408 ffff4afb ffffffff
*        409 ffff4afb ffff4afd
         410 ffff4afd ffff4afd
*        411 ffff4afb fffffffd
*        412 ffff4afb ffff4afd
*        413 7fff4afb ffff4afd
*        414 7fff4afb 00000000
*        415 ffff4afb ffff4afd
*        416 7fff4afb ffff4afd
*        417 ffff4afb ffffffff
*        418 ffff4afb ffff4afd
*        419 7fff4afb ffff4afd
         420 00000000 00000000
*        421 7fff4afb ffff4afd
*        422 8000b505 00000000
*        423 8000b505 0000b505
         424 0000b505 0000b505
*        425 8000b505 00000001
*        426 8000b505 0000b505
         427 0000b505 0000b505
*        428 0000b505 00000001
*        429 0000b505 00000001
*        430 0000b505 00000001
         431 0000b505 0000b505
*        433 0000b505 00000001
         434 0000b505 0000b505
*        435 8000b505 0000b505
*        436 8000b505 00000002
         437 0000b505 0000b505
*        438 8000b505 0000b505
*        439 0000b505 00000003
         440 0000b505 0000b505
*        441 8000b505 0000b505
*        442 8000b505 00000002
         443 00000000 00000000
*        449 80000000 00000000
*        450 80000000 00000000
         451 00000000 00000000
*        452 80000000 00000000
         453 00000000 00000000
*        455 80000000 00000000
*        456 80000000 00000000
*        457 80000000 00000000
*        458 80000004 00000001
*        459 80000004 00000004
         460 00000004 00000004
*        461 80000004 00000004
*        462 80000004 00000004
         463 00000004 00000004
*        466 00000004 00000000
         467 00000004 00000004
*        471 80000004 00000004
*        472 80000004 00000004
         473 00000004 00000004
*        474 80000004 00000004
         475 00000004 00000004
*        477 80000004 00000004
*        478 80000004 00000004
*        479 80000004 00000004
*        480 b3333332 00000002
*        481 b3333332 33333332
         482 33333332 33333332
*        483 b3333332 00000003
*        484 b3333332 33333332
         485 33333332 33333332
*        486 33333332 00008992
*        487 33333332 00008992
*        488 33333332 00000000
         489 33333332 33333332
*        491 33333332 00000002
         492 00000000 00000000
*        493 b3333332 33333332
*        494 b3333332 00001cf7
         495 33333332 33333332
*        496 b3333332 33333332
*        497 33333332 00000002
         498 33333332 33333332
*        499 b3333332 33333332
*        500 b3333332 00001cf7
*        501 b3333332 0000412a
*        502 e6666665 00000002
*        503 e6666665 11111110
*        504 66666665 1111110f
*        505 e6666665 00000002
*        506 e6666665 33333332
         507 66666665 66666665
*        508 66666665 00005e21
*        509 66666665 00005e21
*        510 66666665 00000001
*        511 66666665 11111111
         512 66666665 66666665
*        513 66666665 00000001
*        514 66666665 00000001
         515 00000000 00000000
*        516 e6666665 000039ef
*        517 66666665 1111110f
*        518 e6666665 11111110
*        519 66666665 00000005
*        520 66666665 33333331
*        521 e6666665 66666665
*        522 e6666665 000039ef
*        523 e6666665 00008255
*        524 8000b503 00000001
*        525 8000b503 0000b503
         526 0000b503 0000b503
*        527 8000b503 00000004
*        528 8000b503 0000b503
         529 0000b503 0000b503
*        532 0000b503 00000001
         533 0000b503 0000b503
*        535 0000b503 00000003
         536 0000b503 0000b503
*        537 8000b503 0000b503
         538 00000000 00000000
*        540 8000b503 0000b503
*        541 0000b503 00000001
         542 0000b503 0000b503
*        543 8000b503 0000b503
*        544 8000b503 00000000
*        545 8000b503 0000b503
*        546 d5555556 00000002
*        547 d5555556 00000001
*        548 55555556 00000000
*        549 d5555556 00000001
*        550 d5555556 22222223
         551 55555556 55555556
*        552 55555556 00006c9e
*        553 55555556 00006c9e
*        554 55555556 00000002
         555 55555556 55555556
*        556 55555556 00000002
*        557 55555556 22222224
*        558 d5555556 55555556
*        559 d5555556 00003049
         560 00000000 00000000
*        561 d5555556 00000001
*        562 55555556 00000002
*        563 55555556 22222222
*        564 d5555556 55555556
*        565 d5555556 00003049
*        566 d5555556 0000a8f5
*        567 2aaaaaa9 ffffffff
*        568 2aaaaaa9 00000000
*        569 aaaaaaa9 aaaaaaab
*        570 2aaaaaa9 00000000
*        571 2aaaaaa9 ddddddde
*        572 aaaaaaa9 aaaaaaab
*        573 aaaaaaa9 ffff9363
*        574 aaaaaaa9 ffff9363
*        575 aaaaaaa9 ffffffff
*        576 aaaaaaa9 ffffffff
         577 aaaaaaab aaaaaaab
*        578 aaaaaaa9 ffffffff
*        579 aaaaaaa9 dddddddd
*        580 2aaaaaa9 aaaaaaab
*        581 2aaaaaa9 ffffcfb8
*        582 aaaaaaa9 aaaaaaab
*        583 80000040 00000040
*        584 ffffffbd ffffffff
*        585 7fff4afb ffff4afd
*        586 0000b505 00000005
*        587 deadbeef ffffffff
         588 6f5ca309 6f5ca309
</br></div></td>
        </tr></tbody>
        
        <tbody class= "failed  results-table-row" >
        <tr>
          <td class="col-name">/home/lovis/Desktop/RiVer_core/riscof/riscv-arch-test/riscv-test-suite/rv32i_m/M/src/remu-01.S</td>
          <td class="col-result">Failed</td>
          <td class="col-path">/home/lovis/Desktop/RiVer_core/riscof/riscof_work/rv32i_m/M/src/remu-01.S</td></tr>
        <tr>
          <td class="extra" colspan="4">
            <div class="log">commit_id:-
MACROS:
TEST_CASE_1=True
XLEN=32
File1 Path:/home/lovis/Desktop/RiVer_core/riscof/riscof_work/rv32i_m/M/src/remu-01.S/dut/DUT-projet.signature
File2 Path:/home/lovis/Desktop/RiVer_core/riscof/riscof_work/rv32i_m/M/src/remu-01.S/ref/Reference-spike.signature
Match  Line#    File1    File2
*          1 80000000 3ff80000
           2 00000000 00000000
*          4 80000400 00000400
           5 00000000 00000000
*          7 7fffffff 00000004
           8 00000000 00000000
*          9 00001000 00000000
*         10 20000000 00000000
*         11 0000000d 00000005
          12 00000006 00000006
*         14 ff7fffff 0000003f
          15 00000040 00000040
*         18 0000b503 00000103
*         19 fffffffb 000007fb
          20 00000000 00000000
*         22 00040000 00000000
          23 00000800 00000800
*         24 10000000 00000000
          25 00000004 00000004
*         26 00200000 00000000
          27 00000040 00000040
*         29 55555554 00155554
*         30 fffffffe 003ffffe
          31 00000020 00000020
*         33 aaaaaaaa 02aaaaaa
*         34 ffff7fff 07ff7fff
*         35 fdffffff 0dffffff
*         36 f7ffffff 17ffffff
          37 00000000 00000000
*         40 7fffffbf ffffffbf
*         41 7fbfffff ffbfffff
*         42 6fffffff efffffff
*         43 ffffffff 7fffffff
*         44 80000002 00000002
*         45 80100000 00100000
*         46 7fdfffff ffdfffff
*         47 8000b505 0000b505
*         48 6fffffff efffffff
*         49 3fffffff bfffffff
*         50 80000400 00000400
*         51 b3333334 33333334
*         52 80000004 00000004
*         53 80000005 00000005
*         54 80002000 00002000
*         55 8000b505 0000b505
*         56 e6666666 66666666
*         57 80040000 00040000
*         58 80000012 00000012
*         59 7fefffff 00300000
*         60 80000008 00000008
*         61 90000000 10000000
*         62 00000000 80000000
*         63 e6666665 66666665
*         64 84000000 04000000
*         65 80080000 00080000
*         66 2aaaaaab aaaaaaab
*         67 80000012 00000012
*         68 80080000 00080000
          69 00100000 00100000
*         71 80000080 00000080
*         72 00000200 00000000
*         73 80004000 00004000
*         74 80008000 00008000
          75 00010000 00010000
*         76 00020000 00000000
*         77 00400000 00000002
*         78 81000000 00000001
*         79 82000000 02000000
*         80 08000000 00000000
*         81 40000000 00000000
*         82 7ffffffd 000003fe
*         83 7ffffff7 1ffffff8
*         84 7fffffef 55555545
*         85 7fffffdf 001fffe0
*         86 ffffff7f 00ffff7f
*         87 fffffeff 03fffeff
*         88 7ffffdff 00fffe00
*         89 fffff7ff 00000001
*         90 7fffefff 0001f000
*         91 7fffdfff 33331331
*         92 7fffbfff 3332f335
*         93 fffdffff 03fdffff
*         94 7ffbffff 55515556
*         95 feffffff 7effffff
*         96 fbffffff 00000001
*         97 dfffffff 000001ff
*         98 55555555 00155555
          99 00000000 00000000
*        100 80000003 00000003
         101 00000003 00000003
*        102 80000003 00000003
*        103 80000003 00000003
         104 00000003 00000003
*        107 80000003 00000003
*        108 00000003 00000001
         109 00000003 00000003
*        110 80000003 00000003
         111 00000003 00000003
*        113 80000003 00000003
*        114 80000003 00000003
         115 00000003 00000003
*        117 80000003 00000003
         118 00000003 00000003
*        120 80000003 00000003
*        121 80000003 00000003
*        122 80000003 00000000
         123 00000003 00000003
*        124 d5555555 00000001
         125 00000000 00000000
*        127 d5555555 00000000
*        128 d5555555 22222222
         129 55555555 55555555
*        130 55555555 00006c9d
         131 55555555 55555555
*        132 d5555555 0000aaaa
*        133 55555555 00000001
*        134 55555555 00000001
*        135 d5555555 55555555
*        136 55555555 00000001
*        137 55555555 22222223
*        138 d5555555 55555555
*        139 d5555555 00003048
*        140 55555555 00000001
         141 55555555 55555555
*        142 d5555555 55555555
*        143 55555555 00000001
*        144 55555555 22222221
*        145 d5555555 55555555
*        146 d5555555 0000a8f4
*        147 d5555555 00000000
*        148 55555555 00005555
*        149 2aaaaaaa 00000002
*        150 2aaaaaaa 00000000
         151 00000000 00000000
*        152 2aaaaaaa 00000000
*        153 2aaaaaaa 11111111
*        154 aaaaaaaa 44444444
*        155 aaaaaaaa 00002436
         156 aaaaaaaa aaaaaaaa
*        157 2aaaaaaa 00005555
*        158 aaaaaaaa 00000000
*        159 aaaaaaaa 00000002
*        160 2aaaaaaa 00000001
*        161 aaaaaaaa 00000002
*        162 aaaaaaaa 11111114
*        163 2aaaaaaa 44444445
*        164 2aaaaaaa 00006090
*        165 aaaaaaaa 00000002
*        166 aaaaaaaa 55555554
*        167 2aaaaaaa aaaaaaaa
*        168 aaaaaaaa 00000002
*        169 aaaaaaaa 1111110e
*        170 2aaaaaaa 44444443
*        171 2aaaaaaa 00009ce3
*        172 aaaaaaaa 0000aaaa
*        173 80000005 00000002
*        174 80000005 00000005
         175 00000005 00000005
*        177 80000005 00000005
         178 00000005 00000005
*        181 80000005 00000005
*        182 00000005 00000001
         183 00000005 00000005
*        184 80000005 00000005
*        185 00000005 00000001
         186 00000005 00000005
*        187 80000005 00000005
*        188 80000005 00000005
         189 00000005 00000005
*        191 80000005 00000005
         192 00000005 00000005
*        194 80000005 00000005
*        195 80000005 00000005
*        196 80000005 00000000
         197 00000005 00000005
*        198 b3333333 00000000
*        199 b3333333 33333333
         200 33333333 33333333
*        201 b3333333 00000004
         202 00000000 00000000
*        204 33333333 00008993
         205 33333333 33333333
*        206 b3333333 00006666
*        207 33333333 00000001
         208 33333333 33333333
*        209 b3333333 33333333
*        210 33333333 00000003
*        211 33333333 00000001
*        212 b3333333 33333333
*        213 b3333333 00001cf8
*        214 33333333 00009999
         215 33333333 33333333
*        216 b3333333 33333333
*        217 33333333 00000003
         218 33333333 33333333
*        219 b3333333 33333333
*        220 b3333333 0000412b
*        221 b3333333 00000000
*        222 33333333 00003333
*        223 e6666666 00000000
*        224 e6666666 11111111
         225 66666666 66666666
*        226 e6666666 00000003
*        227 e6666666 00000000
         228 00000000 00000000
*        229 66666666 00005e22
         230 66666666 66666666
*        231 e6666666 0000cccc
*        232 66666666 00000000
*        233 66666666 11111112
*        234 e6666666 66666666
*        235 66666666 00000002
*        236 66666666 00000002
*        237 e6666666 00000001
*        238 e6666666 000039f0
*        239 66666666 00003334
*        240 66666666 11111110
*        241 e6666666 66666666
*        242 66666666 00000000
*        243 66666666 33333332
*        244 e6666666 66666666
*        245 e6666666 00008256
*        246 e6666666 00000000
*        247 66666666 00006666
*        248 8000b504 00000002
*        249 8000b504 0000b504
         250 0000b504 0000b504
*        251 8000b504 00000000
*        252 8000b504 0000b504
         253 0000b504 0000b504
*        256 8000b504 0000b504
*        257 0000b504 00000000
         258 0000b504 0000b504
*        259 8000b504 0000b504
*        260 0000b504 00000000
         261 0000b504 0000b504
*        262 8000b504 0000b504
*        263 8000b504 00000001
         264 0000b504 0000b504
*        266 8000b504 0000b504
*        267 0000b504 00000002
         268 0000b504 0000b504
*        269 8000b504 0000b504
*        270 8000b504 0000b504
*        271 8000b504 00000000
         272 0000b504 0000b504
*        273 80000000 00000000
*        274 80000000 00000000
         275 00000000 00000000
*        276 80000000 00000000
*        277 80000000 00000000
         278 00000000 00000000
*        280 80000000 00000000
         281 00000000 00000000
*        283 80000000 00000000
         284 00000000 00000000
*        286 80000000 00000000
*        287 80000000 00000000
         288 00000000 00000000
*        290 80000000 00000000
         291 00000000 00000000
*        293 80000000 00000000
*        294 80000000 00000000
*        295 80000000 00000000
         296 00000000 00000000
*        297 8000ffff 00000000
*        298 8000ffff 0000ffff
         299 0000ffff 0000ffff
*        300 8000ffff 00000000
*        301 8000ffff 0000ffff
         302 0000ffff 0000ffff
*        303 0000ffff 00004afb
         304 0000ffff 0000ffff
*        306 0000ffff 00000001
         307 0000ffff 0000ffff
*        308 8000ffff 0000ffff
*        309 0000ffff 00000003
         310 0000ffff 0000ffff
*        311 8000ffff 0000ffff
*        312 8000ffff 00004afc
*        313 0000ffff 00000001
         314 0000ffff 0000ffff
*        315 8000ffff 0000ffff
*        316 0000ffff 00000003
         317 0000ffff 0000ffff
*        318 8000ffff 0000ffff
*        319 8000ffff 00004afa
*        320 8000ffff 00000000
         321 0000ffff 0000ffff
*        322 80000002 00000002
*        323 80000002 00000002
         324 00000002 00000002
*        325 80000002 00000002
*        326 80000002 00000002
         327 00000002 00000002
*        330 80000002 00000002
         331 00000000 00000000
*        333 80000002 00000002
         334 00000002 00000002
*        336 80000002 00000002
*        337 80000002 00000002
         338 00000002 00000002
*        340 80000002 00000002
         341 00000002 00000002
*        343 80000002 00000002
*        344 80000002 00000002
*        345 80000002 00000000
         346 00000002 00000002
*        347 d5555554 00000000
*        348 d5555554 55555554
         349 55555554 55555554
*        350 d5555554 00000004
*        351 d5555554 22222221
         352 55555554 55555554
*        353 55555554 00006c9c
         354 55555554 55555554
*        355 d5555554 0000aaa9
*        356 55555554 00000000
         357 00000000 00000000
*        358 d5555554 55555554
*        359 55555554 00000000
*        360 55555554 22222222
*        361 d5555554 55555554
*        362 d5555554 00003047
*        363 55555554 00000000
         364 55555554 55555554
*        365 d5555554 55555554
*        366 55555554 00000000
*        367 55555554 22222220
*        368 d5555554 55555554
*        369 d5555554 0000a8f3
*        370 d5555554 00000000
*        371 55555554 00005554
*        372 2aaaaaa9 00000001
*        373 2aaaaaa9 55555554
         374 aaaaaaa9 aaaaaaa9
*        375 2aaaaaa9 00000004
*        376 2aaaaaa9 11111110
*        377 aaaaaaa9 44444443
*        378 aaaaaaa9 00002435
         379 aaaaaaa9 aaaaaaa9
*        380 2aaaaaa9 00005554
*        381 aaaaaaa9 00000001
*        382 aaaaaaa9 00000001
         383 00000000 00000000
*        384 aaaaaaa9 00000001
*        385 aaaaaaa9 11111113
*        386 2aaaaaa9 44444444
*        387 2aaaaaa9 0000608f
*        388 aaaaaaa9 00000001
*        389 aaaaaaa9 55555553
*        390 2aaaaaa9 aaaaaaa9
*        391 aaaaaaa9 00000001
*        392 aaaaaaa9 1111110d
*        393 2aaaaaa9 44444442
*        394 2aaaaaa9 00009ce2
*        395 aaaaaaa9 00000000
*        396 aaaaaaa9 0000aaa9
*        397 80000004 00000001
*        398 80000004 00000004
         399 00000004 00000004
*        400 80000004 00000004
*        401 80000004 00000004
         402 00000004 00000004
*        405 80000004 00000004
*        406 00000004 00000000
         407 00000004 00000004
*        408 80000004 00000004
         409 00000000 00000000
*        411 80000004 00000004
*        412 80000004 00000004
         413 00000004 00000004
*        415 80000004 00000004
         416 00000004 00000004
*        418 80000004 00000004
*        419 80000004 00000004
*        420 80000004 00000000
         421 00000004 00000004
*        422 b3333332 00000002
*        423 b3333332 33333332
         424 33333332 33333332
*        425 b3333332 00000003
*        426 b3333332 33333332
         427 33333332 33333332
*        428 33333332 00008992
         429 33333332 33333332
*        430 b3333332 00006665
*        431 33333332 00000000
         432 33333332 33333332
*        433 b3333332 33333332
*        434 33333332 00000002
         435 00000000 00000000
*        436 b3333332 33333332
*        437 b3333332 00001cf7
*        438 33333332 00009998
         439 33333332 33333332
*        440 b3333332 33333332
*        441 33333332 00000002
         442 33333332 33333332
*        443 b3333332 33333332
*        444 b3333332 0000412a
*        445 b3333332 00000000
*        446 33333332 00003332
*        447 e6666665 00000002
*        448 e6666665 11111110
         449 66666665 66666665
*        450 e6666665 00000002
*        451 e6666665 33333332
         452 66666665 66666665
*        453 66666665 00005e21
         454 66666665 66666665
*        455 e6666665 0000cccb
*        456 66666665 00000001
*        457 66666665 11111111
*        458 e6666665 66666665
*        459 66666665 00000001
*        460 66666665 00000001
         461 00000000 00000000
*        462 e6666665 000039ef
*        463 66666665 00003333
*        464 66666665 1111110f
*        465 e6666665 66666665
*        466 e6666665 00000000
*        467 66666665 00006665
*        468 8000b503 00000001
*        469 8000b503 0000b503
         470 0000b503 0000b503
*        471 8000b503 00000004
*        472 8000b503 0000b503
         473 0000b503 0000b503
*        476 8000b503 0000b503
*        477 0000b503 00000001
         478 0000b503 0000b503
*        479 8000b503 0000b503
*        480 0000b503 00000003
         481 0000b503 0000b503
*        482 8000b503 0000b503
         483 00000000 00000000
*        486 8000b503 0000b503
*        487 0000b503 00000001
         488 0000b503 0000b503
*        489 8000b503 0000b503
*        490 8000b503 0000b503
*        491 8000b503 00000000
         492 0000b503 0000b503
*        493 8000fffe 00000002
*        494 8000fffe 0000fffe
         495 0000fffe 0000fffe
*        496 8000fffe 00000004
*        497 8000fffe 0000fffe
         498 0000fffe 0000fffe
*        499 0000fffe 00004afa
         500 0000fffe 0000fffe
*        501 8000fffe 0000fffe
*        502 0000fffe 00000000
         503 0000fffe 0000fffe
*        504 8000fffe 0000fffe
*        505 0000fffe 00000002
         506 0000fffe 0000fffe
*        507 8000fffe 0000fffe
*        508 8000fffe 00004afb
         509 00000000 00000000
*        511 8000fffe 0000fffe
*        512 0000fffe 00000002
         513 0000fffe 0000fffe
*        514 8000fffe 0000fffe
*        515 8000fffe 00004af9
*        516 8000fffe 00000000
         517 0000fffe 0000fffe
*        518 d5555556 00000002
*        519 d5555556 00000001
         520 55555556 55555556
*        521 d5555556 00000001
*        522 d5555556 22222223
         523 55555556 55555556
*        524 55555556 00006c9e
         525 55555556 55555556
*        526 d5555556 0000aaab
*        527 55555556 00000000
*        528 55555556 00000002
*        529 d5555556 55555556
*        530 55555556 00000002
*        531 55555556 22222224
*        532 d5555556 55555556
*        533 d5555556 00003049
*        534 55555556 00000002
         535 00000000 00000000
*        536 d5555556 55555556
*        537 55555556 00000002
*        538 55555556 22222222
*        539 d5555556 55555556
*        540 d5555556 0000a8f5
*        541 d5555556 00000000
*        542 55555556 00005556
*        543 2aaaaaab 00000000
*        544 2aaaaaab 00000001
*        545 aaaaaaab 00000001
*        546 2aaaaaab 00000001
*        547 2aaaaaab 11111112
*        548 aaaaaaab 44444445
*        549 aaaaaaab 00002437
         550 aaaaaaab aaaaaaab
*        551 2aaaaaab 00005556
*        552 aaaaaaab 00000001
*        553 aaaaaaab 00000003
*        554 2aaaaaab 00000002
*        555 aaaaaaab 00000003
*        556 aaaaaaab 11111115
*        557 2aaaaaab 44444446
*        558 2aaaaaab 00006091
*        559 aaaaaaab 00000003
*        560 aaaaaaab 55555555
         561 00000000 00000000
*        562 aaaaaaab 00000003
*        563 aaaaaaab 1111110f
*        564 2aaaaaab 44444444
*        565 2aaaaaab 00009ce4
*        566 aaaaaaab 00000000
*        567 aaaaaaab 0000aaab
*        568 80000006 00000000
*        569 80000006 00000006
         570 00000006 00000006
*        571 80000006 00000001
*        572 80000006 00000006
         573 00000006 00000006
*        576 80000006 00000006
*        577 00000006 00000000
         578 00000006 00000006
*        579 80000006 00000006
*        580 00000006 00000002
         581 00000006 00000006
*        582 80000006 00000006
*        583 80000006 00000006
         584 00000006 00000006
*        586 80000006 00000006
         587 00000000 00000000
*        589 80000006 00000006
*        590 80000006 00000006
*        591 80000006 00000000
         592 00000006 00000006
*        593 b3333334 00000001
*        594 b3333334 33333334
         595 33333334 33333334
*        596 b3333334 00000000
*        597 b3333334 00000001
         598 33333334 33333334
*        599 33333334 00008994
         600 33333334 33333334
*        601 b3333334 00006667
*        602 33333334 00000000
         603 33333334 33333334
*        604 b3333334 33333334
*        605 33333334 00000000
*        606 33333334 00000002
*        607 b3333334 33333334
*        608 b3333334 00001cf9
*        609 33333334 0000999a
         610 33333334 33333334
*        611 b3333334 33333334
*        612 33333334 00000004
         613 00000000 00000000
*        614 b3333334 33333334
*        615 b3333334 0000412c
*        616 b3333334 00000000
*        617 33333334 00003334
*        618 e6666667 00000001
*        619 e6666667 11111112
         620 66666667 66666667
*        621 e6666667 00000004
*        622 e6666667 00000001
*        623 66666667 00000001
*        624 66666667 00005e23
         625 66666667 66666667
*        626 e6666667 0000cccd
*        627 66666667 00000001
*        628 66666667 11111113
*        629 e6666667 66666667
*        630 66666667 00000003
*        631 66666667 00000003
*        632 e6666667 00000002
*        633 e6666667 000039f1
*        634 66666667 00003335
*        635 66666667 11111111
*        636 e6666667 66666667
*        637 66666667 00000001
*        638 66666667 33333333
         639 00000000 00000000
*        640 e6666667 00008257
*        641 e6666667 00000000
*        642 66666667 00006667
*        643 8000b505 00000000
*        644 8000b505 0000b505
         645 0000b505 0000b505
*        646 8000b505 00000001
*        647 8000b505 0000b505
         648 0000b505 0000b505
*        649 0000b505 00000001
         650 0000b505 0000b505
*        651 8000b505 0000b505
*        652 0000b505 00000001
         653 0000b505 0000b505
*        654 8000b505 0000b505
*        655 0000b505 00000001
         656 0000b505 0000b505
*        657 8000b505 0000b505
*        658 8000b505 00000002
         659 0000b505 0000b505
*        661 8000b505 0000b505
*        662 0000b505 00000003
         663 0000b505 0000b505
*        664 8000b505 0000b505
         665 00000000 00000000
*        666 8000b505 00000000
         667 0000b505 0000b505
*        668 80000001 00000001
*        669 80000001 00000001
         670 00000001 00000001
*        671 80000001 00000001
*        672 80000001 00000001
         673 00000001 00000001
*        676 80000001 00000001
         677 00000001 00000001
*        679 80000001 00000001
         680 00000001 00000001
*        682 80000001 00000001
*        683 80000001 00000001
         684 00000001 00000001
*        686 80000001 00000001
         687 00000001 00000001
*        689 80000001 00000001
*        690 80000001 00000001
         691 00000000 00000000
*        693 80010000 00000001
*        694 80010000 00010000
         695 00010000 00010000
*        696 80010000 00000001
*        697 80010000 00010000
         698 00010000 00010000
*        699 00010000 00004afc
         700 00010000 00010000
*        701 80010000 00000001
*        702 00010000 00000000
         703 00010000 00010000
*        704 80010000 00010000
*        705 00010000 00000000
         706 00010000 00010000
*        707 80010000 00010000
*        708 80010000 00004afd
*        709 00010000 00000002
         710 00010000 00010000
*        711 80010000 00010000
*        712 00010000 00000004
*        713 80010000 00010000
*        714 80010000 00004afb
*        715 80010000 00000000
         716 00000000 00000000
*        717 66666665 00000005
*        718 66666665 33333331
*        719 e6666665 66666665
*        720 e6666665 00008255
         721 00000000 00000000
*        722 aaaaaaaa 00000000
*        723 80000001 00000001
*        724 deadbeef 00000fff
         725 6f5ca309 6f5ca309
</br></div></td>
        </tr></tbody>
        
        <tbody class= "passed  results-table-row" >
        <tr>
          <td class="col-name">/home/lovis/Desktop/RiVer_core/riscof/riscv-arch-test/riscv-test-suite/rv32i_m/privilege/src/ebreak.S</td>
          <td class="col-result">Passed</td>
          <td class="col-path">/home/lovis/Desktop/RiVer_core/riscof/riscof_work/rv32i_m/privilege/src/ebreak.S</td></tr>
        <tr>
          <td class="extra" colspan="4">
            <div class="log">commit_id:-
MACROS:
rvtest_mtrap_routine=True
TEST_CASE_1=True
XLEN=32</br></div></td>
        </tr></tbody>
        
        <tbody class= "passed  results-table-row" >
        <tr>
          <td class="col-name">/home/lovis/Desktop/RiVer_core/riscof/riscv-arch-test/riscv-test-suite/rv32i_m/privilege/src/ecall.S</td>
          <td class="col-result">Passed</td>
          <td class="col-path">/home/lovis/Desktop/RiVer_core/riscof/riscof_work/rv32i_m/privilege/src/ecall.S</td></tr>
        <tr>
          <td class="extra" colspan="4">
            <div class="log">commit_id:-
MACROS:
rvtest_mtrap_routine=True
TEST_CASE_1=True
XLEN=32</br></div></td>
        </tr></tbody>
        
        <tbody class= "passed  results-table-row" >
        <tr>
          <td class="col-name">/home/lovis/Desktop/RiVer_core/riscof/riscv-arch-test/riscv-test-suite/rv32i_m/privilege/src/misalign-beq-01.S</td>
          <td class="col-result">Passed</td>
          <td class="col-path">/home/lovis/Desktop/RiVer_core/riscof/riscof_work/rv32i_m/privilege/src/misalign-beq-01.S</td></tr>
        <tr>
          <td class="extra" colspan="4">
            <div class="log">commit_id:-
MACROS:
rvtest_mtrap_routine=True
TEST_CASE_1=True
XLEN=32</br></div></td>
        </tr></tbody>
        
        <tbody class= "passed  results-table-row" >
        <tr>
          <td class="col-name">/home/lovis/Desktop/RiVer_core/riscof/riscv-arch-test/riscv-test-suite/rv32i_m/privilege/src/misalign-bge-01.S</td>
          <td class="col-result">Passed</td>
          <td class="col-path">/home/lovis/Desktop/RiVer_core/riscof/riscof_work/rv32i_m/privilege/src/misalign-bge-01.S</td></tr>
        <tr>
          <td class="extra" colspan="4">
            <div class="log">commit_id:-
MACROS:
rvtest_mtrap_routine=True
TEST_CASE_1=True
XLEN=32</br></div></td>
        </tr></tbody>
        
        <tbody class= "passed  results-table-row" >
        <tr>
          <td class="col-name">/home/lovis/Desktop/RiVer_core/riscof/riscv-arch-test/riscv-test-suite/rv32i_m/privilege/src/misalign-bgeu-01.S</td>
          <td class="col-result">Passed</td>
          <td class="col-path">/home/lovis/Desktop/RiVer_core/riscof/riscof_work/rv32i_m/privilege/src/misalign-bgeu-01.S</td></tr>
        <tr>
          <td class="extra" colspan="4">
            <div class="log">commit_id:-
MACROS:
rvtest_mtrap_routine=True
TEST_CASE_1=True
XLEN=32</br></div></td>
        </tr></tbody>
        
        <tbody class= "passed  results-table-row" >
        <tr>
          <td class="col-name">/home/lovis/Desktop/RiVer_core/riscof/riscv-arch-test/riscv-test-suite/rv32i_m/privilege/src/misalign-blt-01.S</td>
          <td class="col-result">Passed</td>
          <td class="col-path">/home/lovis/Desktop/RiVer_core/riscof/riscof_work/rv32i_m/privilege/src/misalign-blt-01.S</td></tr>
        <tr>
          <td class="extra" colspan="4">
            <div class="log">commit_id:-
MACROS:
rvtest_mtrap_routine=True
TEST_CASE_1=True
XLEN=32</br></div></td>
        </tr></tbody>
        
        <tbody class= "passed  results-table-row" >
        <tr>
          <td class="col-name">/home/lovis/Desktop/RiVer_core/riscof/riscv-arch-test/riscv-test-suite/rv32i_m/privilege/src/misalign-bltu-01.S</td>
          <td class="col-result">Passed</td>
          <td class="col-path">/home/lovis/Desktop/RiVer_core/riscof/riscof_work/rv32i_m/privilege/src/misalign-bltu-01.S</td></tr>
        <tr>
          <td class="extra" colspan="4">
            <div class="log">commit_id:-
MACROS:
rvtest_mtrap_routine=True
TEST_CASE_1=True
XLEN=32</br></div></td>
        </tr></tbody>
        
        <tbody class= "passed  results-table-row" >
        <tr>
          <td class="col-name">/home/lovis/Desktop/RiVer_core/riscof/riscv-arch-test/riscv-test-suite/rv32i_m/privilege/src/misalign-bne-01.S</td>
          <td class="col-result">Passed</td>
          <td class="col-path">/home/lovis/Desktop/RiVer_core/riscof/riscof_work/rv32i_m/privilege/src/misalign-bne-01.S</td></tr>
        <tr>
          <td class="extra" colspan="4">
            <div class="log">commit_id:-
MACROS:
rvtest_mtrap_routine=True
TEST_CASE_1=True
XLEN=32</br></div></td>
        </tr></tbody>
        
        <tbody class= "passed  results-table-row" >
        <tr>
          <td class="col-name">/home/lovis/Desktop/RiVer_core/riscof/riscv-arch-test/riscv-test-suite/rv32i_m/privilege/src/misalign-jal-01.S</td>
          <td class="col-result">Passed</td>
          <td class="col-path">/home/lovis/Desktop/RiVer_core/riscof/riscof_work/rv32i_m/privilege/src/misalign-jal-01.S</td></tr>
        <tr>
          <td class="extra" colspan="4">
            <div class="log">commit_id:-
MACROS:
rvtest_mtrap_routine=True
TEST_CASE_1=True
XLEN=32</br></div></td>
        </tr></tbody>
        
        <tbody class= "passed  results-table-row" >
        <tr>
          <td class="col-name">/home/lovis/Desktop/RiVer_core/riscof/riscv-arch-test/riscv-test-suite/rv32i_m/privilege/src/misalign-lh-01.S</td>
          <td class="col-result">Passed</td>
          <td class="col-path">/home/lovis/Desktop/RiVer_core/riscof/riscof_work/rv32i_m/privilege/src/misalign-lh-01.S</td></tr>
        <tr>
          <td class="extra" colspan="4">
            <div class="log">commit_id:-
MACROS:
rvtest_mtrap_routine=True
TEST_CASE_1=True
XLEN=32</br></div></td>
        </tr></tbody>
        
        <tbody class= "passed  results-table-row" >
        <tr>
          <td class="col-name">/home/lovis/Desktop/RiVer_core/riscof/riscv-arch-test/riscv-test-suite/rv32i_m/privilege/src/misalign-lhu-01.S</td>
          <td class="col-result">Passed</td>
          <td class="col-path">/home/lovis/Desktop/RiVer_core/riscof/riscof_work/rv32i_m/privilege/src/misalign-lhu-01.S</td></tr>
        <tr>
          <td class="extra" colspan="4">
            <div class="log">commit_id:-
MACROS:
rvtest_mtrap_routine=True
TEST_CASE_1=True
XLEN=32</br></div></td>
        </tr></tbody>
        
        <tbody class= "passed  results-table-row" >
        <tr>
          <td class="col-name">/home/lovis/Desktop/RiVer_core/riscof/riscv-arch-test/riscv-test-suite/rv32i_m/privilege/src/misalign-lw-01.S</td>
          <td class="col-result">Passed</td>
          <td class="col-path">/home/lovis/Desktop/RiVer_core/riscof/riscof_work/rv32i_m/privilege/src/misalign-lw-01.S</td></tr>
        <tr>
          <td class="extra" colspan="4">
            <div class="log">commit_id:-
MACROS:
rvtest_mtrap_routine=True
TEST_CASE_1=True
XLEN=32</br></div></td>
        </tr></tbody>
        
        <tbody class= "failed  results-table-row" >
        <tr>
          <td class="col-name">/home/lovis/Desktop/RiVer_core/riscof/riscv-arch-test/riscv-test-suite/rv32i_m/privilege/src/misalign-sh-01.S</td>
          <td class="col-result">Failed</td>
          <td class="col-path">/home/lovis/Desktop/RiVer_core/riscof/riscof_work/rv32i_m/privilege/src/misalign-sh-01.S</td></tr>
        <tr>
          <td class="extra" colspan="4">
            <div class="log">commit_id:-
MACROS:
rvtest_mtrap_routine=True
TEST_CASE_1=True
XLEN=32
File1 Path:/home/lovis/Desktop/RiVer_core/riscof/riscof_work/rv32i_m/privilege/src/misalign-sh-01.S/dut/DUT-projet.signature
File2 Path:/home/lovis/Desktop/RiVer_core/riscof/riscof_work/rv32i_m/privilege/src/misalign-sh-01.S/ref/Reference-spike.signature
Match  Line#    File1    File2
*          3 deadbeef 000008d3
*          4 deadbeef 00000006
*          5 deadbeef 00000018
*          6 deadbeef 00000024
           7 deadbeef deadbeef
</br></div></td>
        </tr></tbody>
        
        <tbody class= "failed  results-table-row" >
        <tr>
          <td class="col-name">/home/lovis/Desktop/RiVer_core/riscof/riscv-arch-test/riscv-test-suite/rv32i_m/privilege/src/misalign-sw-01.S</td>
          <td class="col-result">Failed</td>
          <td class="col-path">/home/lovis/Desktop/RiVer_core/riscof/riscof_work/rv32i_m/privilege/src/misalign-sw-01.S</td></tr>
        <tr>
          <td class="extra" colspan="4">
            <div class="log">commit_id:-
MACROS:
rvtest_mtrap_routine=True
TEST_CASE_1=True
XLEN=32
File1 Path:/home/lovis/Desktop/RiVer_core/riscof/riscof_work/rv32i_m/privilege/src/misalign-sw-01.S/dut/DUT-projet.signature
File2 Path:/home/lovis/Desktop/RiVer_core/riscof/riscof_work/rv32i_m/privilege/src/misalign-sw-01.S/ref/Reference-spike.signature
Match  Line#    File1    File2
*         13 deadbeef 000008d3
*         14 deadbeef 00000006
*         15 deadbeef 00000054
*         16 deadbeef 00000060
          17 deadbeef deadbeef
</br></div></td>
        </tr></tbody>
        
        <tbody class= "passed  results-table-row" >
        <tr>
          <td class="col-name">/home/lovis/Desktop/RiVer_core/riscof/riscv-arch-test/riscv-test-suite/rv32i_m/privilege/src/misalign2-jalr-01.S</td>
          <td class="col-result">Passed</td>
          <td class="col-path">/home/lovis/Desktop/RiVer_core/riscof/riscof_work/rv32i_m/privilege/src/misalign2-jalr-01.S</td></tr>
        <tr>
          <td class="extra" colspan="4">
            <div class="log">commit_id:-
MACROS:
rvtest_mtrap_routine=True
TEST_CASE_1=True
XLEN=32</br></div></td>
        </tr></tbody>
        
      </table>
      </body></html>