{"vcs1":{"timestamp_begin":1684311038.625313577, "rt":1.38, "ut":0.40, "st":0.21}}
{"vcselab":{"timestamp_begin":1684311040.094354800, "rt":1.21, "ut":0.43, "st":0.16}}
{"link":{"timestamp_begin":1684311041.377890139, "rt":0.47, "ut":0.25, "st":0.14}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1684311037.981267615}
{"VCS_COMP_START_TIME": 1684311037.981267615}
{"VCS_COMP_END_TIME": 1684311043.539909916}
{"VCS_USER_OPTIONS": "testbench.v SRAM.v -full64 -R -debug_access+all +v2k +neg_tchk"}
{"vcs1": {"peak_mem": 330572}}
{"stitch_vcselab": {"peak_mem": 211964}}
