0.7
2020.2
May  7 2023
15:10:42
/home/kanish/System_Design_through_FPGA/mac_macro/mac_macro.sim/sim_1/behav/xsim/glbl.v,1683266558,verilog,,,,glbl,,,,,,,,
/home/kanish/System_Design_through_FPGA/mac_macro/mac_macro.srcs/sources_1/imports/kanish/mac.v,1694448580,verilog,,/home/kanish/System_Design_through_FPGA/mac_macro/mac_macro.srcs/sources_1/imports/kanish/mac_tb.v,,mac,,,,,,,,
/home/kanish/System_Design_through_FPGA/mac_macro/mac_macro.srcs/sources_1/imports/kanish/mac_tb.v,1694446272,verilog,,,,mac_tb,,,,,,,,
