# VLSI_CAD_ASSIGNMENT_1
This is the first assignment given in the IITB EE677 VLSI CAD.
I am writing this code to verify the logic of the netlist file generated by the YOSYS tool.
