{
  "module_name": "irdma.h",
  "hash_id": "76aa0d2d5bb92abc8791b10056d874f8f9c5ba03f4170aae6490598434bbdb79",
  "original_prompt": "Ingested from linux-6.6.14/drivers/infiniband/hw/irdma/irdma.h",
  "human_readable_source": " \n \n#ifndef IRDMA_H\n#define IRDMA_H\n\n#define IRDMA_WQEALLOC_WQE_DESC_INDEX GENMASK(31, 20)\n\n#define IRDMA_CQPTAIL_WQTAIL GENMASK(10, 0)\n#define IRDMA_CQPTAIL_CQP_OP_ERR BIT(31)\n\n#define IRDMA_CQPERRCODES_CQP_MINOR_CODE GENMASK(15, 0)\n#define IRDMA_CQPERRCODES_CQP_MAJOR_CODE GENMASK(31, 16)\n#define IRDMA_GLPCI_LBARCTRL_PE_DB_SIZE GENMASK(5, 4)\n#define IRDMA_GLINT_RATE_INTERVAL GENMASK(5, 0)\n#define IRDMA_GLINT_RATE_INTRL_ENA BIT(6)\n#define IRDMA_GLINT_DYN_CTL_INTENA BIT(0)\n#define IRDMA_GLINT_DYN_CTL_CLEARPBA BIT(1)\n#define IRDMA_GLINT_DYN_CTL_ITR_INDX GENMASK(4, 3)\n#define IRDMA_GLINT_DYN_CTL_INTERVAL GENMASK(16, 5)\n#define IRDMA_GLINT_CEQCTL_ITR_INDX GENMASK(12, 11)\n#define IRDMA_GLINT_CEQCTL_CAUSE_ENA BIT(30)\n#define IRDMA_GLINT_CEQCTL_MSIX_INDX GENMASK(10, 0)\n#define IRDMA_PFINT_AEQCTL_MSIX_INDX GENMASK(10, 0)\n#define IRDMA_PFINT_AEQCTL_ITR_INDX GENMASK(12, 11)\n#define IRDMA_PFINT_AEQCTL_CAUSE_ENA BIT(30)\n#define IRDMA_PFHMC_PDINV_PMSDIDX GENMASK(11, 0)\n#define IRDMA_PFHMC_PDINV_PMSDPARTSEL BIT(15)\n#define IRDMA_PFHMC_PDINV_PMPDIDX GENMASK(24, 16)\n#define IRDMA_PFHMC_SDDATALOW_PMSDVALID BIT(0)\n#define IRDMA_PFHMC_SDDATALOW_PMSDTYPE BIT(1)\n#define IRDMA_PFHMC_SDDATALOW_PMSDBPCOUNT GENMASK(11, 2)\n#define IRDMA_PFHMC_SDDATALOW_PMSDDATALOW GENMASK(31, 12)\n#define IRDMA_PFHMC_SDCMD_PMSDWR BIT(31)\n\n#define IRDMA_INVALID_CQ_IDX\t\t\t0xffffffff\nenum irdma_registers {\n\tIRDMA_CQPTAIL,\n\tIRDMA_CQPDB,\n\tIRDMA_CCQPSTATUS,\n\tIRDMA_CCQPHIGH,\n\tIRDMA_CCQPLOW,\n\tIRDMA_CQARM,\n\tIRDMA_CQACK,\n\tIRDMA_AEQALLOC,\n\tIRDMA_CQPERRCODES,\n\tIRDMA_WQEALLOC,\n\tIRDMA_GLINT_DYN_CTL,\n\tIRDMA_DB_ADDR_OFFSET,\n\tIRDMA_GLPCI_LBARCTRL,\n\tIRDMA_GLPE_CPUSTATUS0,\n\tIRDMA_GLPE_CPUSTATUS1,\n\tIRDMA_GLPE_CPUSTATUS2,\n\tIRDMA_PFINT_AEQCTL,\n\tIRDMA_GLINT_CEQCTL,\n\tIRDMA_VSIQF_PE_CTL1,\n\tIRDMA_PFHMC_PDINV,\n\tIRDMA_GLHMC_VFPDINV,\n\tIRDMA_GLPE_CRITERR,\n\tIRDMA_GLINT_RATE,\n\tIRDMA_MAX_REGS,  \n};\n\nenum irdma_shifts {\n\tIRDMA_CCQPSTATUS_CCQP_DONE_S,\n\tIRDMA_CCQPSTATUS_CCQP_ERR_S,\n\tIRDMA_CQPSQ_STAG_PDID_S,\n\tIRDMA_CQPSQ_CQ_CEQID_S,\n\tIRDMA_CQPSQ_CQ_CQID_S,\n\tIRDMA_COMMIT_FPM_CQCNT_S,\n\tIRDMA_MAX_SHIFTS,\n};\n\nenum irdma_masks {\n\tIRDMA_CCQPSTATUS_CCQP_DONE_M,\n\tIRDMA_CCQPSTATUS_CCQP_ERR_M,\n\tIRDMA_CQPSQ_STAG_PDID_M,\n\tIRDMA_CQPSQ_CQ_CEQID_M,\n\tIRDMA_CQPSQ_CQ_CQID_M,\n\tIRDMA_COMMIT_FPM_CQCNT_M,\n\tIRDMA_MAX_MASKS,  \n};\n\n#define IRDMA_MAX_MGS_PER_CTX\t8\n\nstruct irdma_mcast_grp_ctx_entry_info {\n\tu32 qp_id;\n\tbool valid_entry;\n\tu16 dest_port;\n\tu32 use_cnt;\n};\n\nstruct irdma_mcast_grp_info {\n\tu8 dest_mac_addr[ETH_ALEN];\n\tu16 vlan_id;\n\tu8 hmc_fcn_id;\n\tbool ipv4_valid:1;\n\tbool vlan_valid:1;\n\tu16 mg_id;\n\tu32 no_of_mgs;\n\tu32 dest_ip_addr[4];\n\tu16 qs_handle;\n\tstruct irdma_dma_mem dma_mem_mc;\n\tstruct irdma_mcast_grp_ctx_entry_info mg_ctx_info[IRDMA_MAX_MGS_PER_CTX];\n};\n\nenum irdma_vers {\n\tIRDMA_GEN_RSVD,\n\tIRDMA_GEN_1,\n\tIRDMA_GEN_2,\n};\n\nstruct irdma_uk_attrs {\n\tu64 feature_flags;\n\tu32 max_hw_wq_frags;\n\tu32 max_hw_read_sges;\n\tu32 max_hw_inline;\n\tu32 max_hw_rq_quanta;\n\tu32 max_hw_wq_quanta;\n\tu32 min_hw_cq_size;\n\tu32 max_hw_cq_size;\n\tu16 max_hw_sq_chunk;\n\tu16 min_hw_wq_size;\n\tu8 hw_rev;\n};\n\nstruct irdma_hw_attrs {\n\tstruct irdma_uk_attrs uk_attrs;\n\tu64 max_hw_outbound_msg_size;\n\tu64 max_hw_inbound_msg_size;\n\tu64 max_mr_size;\n\tu64 page_size_cap;\n\tu32 min_hw_qp_id;\n\tu32 min_hw_aeq_size;\n\tu32 max_hw_aeq_size;\n\tu32 min_hw_ceq_size;\n\tu32 max_hw_ceq_size;\n\tu32 max_hw_device_pages;\n\tu32 max_hw_vf_fpm_id;\n\tu32 first_hw_vf_fpm_id;\n\tu32 max_hw_ird;\n\tu32 max_hw_ord;\n\tu32 max_hw_wqes;\n\tu32 max_hw_pds;\n\tu32 max_hw_ena_vf_count;\n\tu32 max_qp_wr;\n\tu32 max_pe_ready_count;\n\tu32 max_done_count;\n\tu32 max_sleep_count;\n\tu32 max_cqp_compl_wait_time_ms;\n\tu16 max_stat_inst;\n\tu16 max_stat_idx;\n};\n\nvoid i40iw_init_hw(struct irdma_sc_dev *dev);\nvoid icrdma_init_hw(struct irdma_sc_dev *dev);\n#endif  \n",
  "logic_map": {},
  "failure_modes": [],
  "crash_correlation_map": {}
}