05:51:41 INFO  : Registering command handlers for SDK TCF services
05:51:51 INFO  : Launching XSCT server: xsct -n -interactive /home/arun/Desktop/verilog_vivado/lab1/lab1.sdk/temp_xsdb_launch_script.tcl
05:51:56 INFO  : XSCT server has started successfully.
05:52:05 INFO  : Successfully done setting XSCT server connection channel  
05:52:05 INFO  : Successfully done setting SDK workspace  
05:52:05 INFO  : Processing command line option -hwspec /home/arun/Desktop/verilog_vivado/lab1/lab1.sdk/mb_uart_bcd_wrapper.hdf.
07:02:59 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
07:03:00 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Nexys4 210274592245A" && level==0} -index 0' command is executed.
07:03:02 INFO  : FPGA configured successfully with bitstream "/home/arun/Desktop/verilog_vivado/lab1/lab1.sdk/mb_uart_bcd_wrapper_hw_platform_0/download.bit"
07:04:05 INFO  : Processor reset is completed for microblaze_0
07:09:34 INFO  : Processor reset is completed for microblaze_0
07:34:01 INFO  : SDK has detected change in the last modified timestamps for source hardware specification file Source:1509517876000,  Project:1509511806000
07:34:01 INFO  : Project mb_uart_bcd_wrapper_hw_platform_0's source hardware specification located at /home/arun/Desktop/verilog_vivado/lab1/lab1.sdk/mb_uart_bcd_wrapper.hdf is now different from the local copy.
		 The local copy will be replaced with the source specification and your workspace will be updated.
07:34:20 INFO  : Copied contents of /home/arun/Desktop/verilog_vivado/lab1/lab1.sdk/mb_uart_bcd_wrapper.hdf into /mb_uart_bcd_wrapper_hw_platform_0/system.hdf.
07:34:20 INFO  : Synchronizing projects in the workspace with the hardware platform specification changes.
07:34:21 ERROR : (XSDB Server)ERROR: [Hsi 55-1433] Error boost::filesystem::directory_iterator::construct: Permission denied: "/tmp/systemd-private-1ea44b393b5d47ec8e0f1040bd46c5a3-rtkit-daemon.service-8da6pM"

07:34:21 ERROR : (XSDB Server)ERROR: [Hsi 55-1433] Error boost::filesystem::directory_iterator::construct: Permission denied: "/tmp/systemd-private-1ea44b393b5d47ec8e0f1040bd46c5a3-colord.service-GCdPW7"

07:34:21 ERROR : Failed to call sync_sw_with_hw_change
Reason: ERROR: [Common 17-39] 'hsi::open_sw_design' failed due to earlier errors.

07:34:21 ERROR : Error updating BSP project MSS files.
07:34:22 INFO  : Updating hardware inferred compiler options for bcd_seg_mb.
07:34:22 INFO  : Clearing existing target manager status.
07:34:22 INFO  : Closing and re-opening the MSS file of ther project bcd_seg_mb_bsp
07:34:23 ERROR : (XSDB Server)ERROR: [Hsi 55-1558] Software Design system system is not found

07:34:23 ERROR :  [Common 17-39] 'hsi::current_sw_design' failed due to earlier errors.
07:34:23 ERROR : (XSDB Server)ERROR: [Hsi 55-1558] Software Design system system is not found

07:34:23 INFO  : Unable to read in MSS file /home/arun/Desktop/verilog_vivado/lab1/lab1.sdk/bcd_seg_mb_bsp/system.mss : null
07:34:23 ERROR : (XSDB Server)ERROR: [Hsi 55-1558] Software Design system system is not found

07:34:23 ERROR : (XSDB Server)ERROR: [Hsi 55-1558] Software Design system system is not found

07:34:23 ERROR : (XSDB Server)ERROR: [Hsi 55-1558] Software Design system system is not found

07:34:23 ERROR :  [Common 17-39] 'hsi::current_sw_design' failed due to earlier errors.
07:34:23 ERROR : (XSDB Server)ERROR: [Hsi 55-1558] Software Design system system is not found

07:34:23 INFO  : Unable to read in MSS file /home/arun/Desktop/verilog_vivado/lab1/lab1.sdk/bcd_seg_mb_bsp/system.mss : null
07:34:23 ERROR : (XSDB Server)ERROR: [Hsi 55-1558] Software Design system system is not found

07:34:23 ERROR : Failed to closesw "/home/arun/Desktop/verilog_vivado/lab1/lab1.sdk/bcd_seg_mb_bsp/system.mss"
Reason: Cannot close sw design '/home/arun/Desktop/verilog_vivado/lab1/lab1.sdk/bcd_seg_mb_bsp/system.mss'.
Design is not opened in the current session.


07:34:23 INFO  : Workspace synchronized with the new hardware specification file. Cleaning dependent projects...
07:34:24 WARN  : Linker script will not be updated automatically. Users need to update it manually.
07:34:57 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
07:34:57 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Nexys4 210274592245A" && level==0} -index 0' command is executed.
07:35:00 INFO  : FPGA configured successfully with bitstream "/home/arun/Desktop/verilog_vivado/lab1/lab1.sdk/mb_uart_bcd_wrapper_hw_platform_0/download.bit"
07:35:05 INFO  : Processor reset is completed for microblaze_0
08:16:24 INFO  : SDK has detected change in the last modified timestamps for source hardware specification file Source:1509519914000,  Project:1509517876000
08:16:24 INFO  : Project mb_uart_bcd_wrapper_hw_platform_0's source hardware specification located at /home/arun/Desktop/verilog_vivado/lab1/lab1.sdk/mb_uart_bcd_wrapper.hdf is now different from the local copy.
		 The local copy will be replaced with the source specification and your workspace will be updated.
08:16:26 INFO  : Copied contents of /home/arun/Desktop/verilog_vivado/lab1/lab1.sdk/mb_uart_bcd_wrapper.hdf into /mb_uart_bcd_wrapper_hw_platform_0/system.hdf.
08:16:27 INFO  : Synchronizing projects in the workspace with the hardware platform specification changes.
08:16:28 ERROR : (XSDB Server)ERROR: [Hsi 55-1433] Error boost::filesystem::directory_iterator::construct: Permission denied: "/tmp/systemd-private-1ea44b393b5d47ec8e0f1040bd46c5a3-rtkit-daemon.service-8da6pM"

08:16:28 ERROR : (XSDB Server)ERROR: [Hsi 55-1433] Error boost::filesystem::directory_iterator::construct: Permission denied: "/tmp/systemd-private-1ea44b393b5d47ec8e0f1040bd46c5a3-colord.service-GCdPW7"

08:16:28 ERROR : Failed to call sync_sw_with_hw_change
Reason: ERROR: [Common 17-39] 'hsi::open_sw_design' failed due to earlier errors.

08:16:28 ERROR : Error updating BSP project MSS files.
08:16:29 INFO  : Updating hardware inferred compiler options for bcd_seg_mb.
08:16:29 INFO  : Clearing existing target manager status.
08:16:29 INFO  : Workspace synchronized with the new hardware specification file. Cleaning dependent projects...
08:16:31 WARN  : Linker script will not be updated automatically. Users need to update it manually.
08:19:00 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
08:19:00 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Nexys4 210274592245A" && level==0} -index 0' command is executed.
08:19:04 INFO  : FPGA configured successfully with bitstream "/home/arun/Desktop/verilog_vivado/lab1/lab1.sdk/mb_uart_bcd_wrapper_hw_platform_0/download.bit"
08:19:17 INFO  : Processor reset is completed for microblaze_0
08:24:19 INFO  : Processor reset is completed for microblaze_0
08:24:45 INFO  : Processor reset is completed for microblaze_0
08:28:11 INFO  : Processor reset is completed for microblaze_0
08:29:19 INFO  : Processor reset is completed for microblaze_0
08:30:44 INFO  : Processor reset is completed for microblaze_0
08:31:49 INFO  : Processor reset is completed for microblaze_0
08:32:23 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
08:32:23 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Nexys4 210274592245A" && level==0} -index 0' command is executed.
08:32:29 INFO  : FPGA configured successfully with bitstream "/home/arun/Desktop/verilog_vivado/lab1/lab1.sdk/mb_uart_bcd_wrapper_hw_platform_0/download.bit"
08:32:36 INFO  : Processor reset is completed for microblaze_0
08:34:12 INFO  : Processor reset is completed for microblaze_0
08:39:24 INFO  : Processor reset is completed for microblaze_0
08:40:45 INFO  : Processor reset is completed for microblaze_0
08:43:15 INFO  : Processor reset is completed for microblaze_0
09:02:00 INFO  : SDK has detected change in the last modified timestamps for source hardware specification file Source:1509523168000,  Project:1509519914000
09:02:00 INFO  : Project mb_uart_bcd_wrapper_hw_platform_0's source hardware specification located at /home/arun/Desktop/verilog_vivado/lab1/lab1.sdk/mb_uart_bcd_wrapper.hdf is now different from the local copy.
		 The local copy will be replaced with the source specification and your workspace will be updated.
09:02:01 INFO  : Copied contents of /home/arun/Desktop/verilog_vivado/lab1/lab1.sdk/mb_uart_bcd_wrapper.hdf into /mb_uart_bcd_wrapper_hw_platform_0/system.hdf.
09:02:02 INFO  : Synchronizing projects in the workspace with the hardware platform specification changes.
09:02:03 ERROR : (XSDB Server)ERROR: [Hsi 55-1433] Error boost::filesystem::directory_iterator::construct: Permission denied: "/tmp/systemd-private-1ea44b393b5d47ec8e0f1040bd46c5a3-rtkit-daemon.service-8da6pM"

09:02:03 ERROR : (XSDB Server)ERROR: [Hsi 55-1433] Error boost::filesystem::directory_iterator::construct: Permission denied: "/tmp/systemd-private-1ea44b393b5d47ec8e0f1040bd46c5a3-colord.service-GCdPW7"

09:02:03 ERROR : Failed to call sync_sw_with_hw_change
Reason: ERROR: [Common 17-39] 'hsi::open_sw_design' failed due to earlier errors.

09:02:03 ERROR : Error updating BSP project MSS files.
09:02:04 INFO  : Updating hardware inferred compiler options for bcd_seg_mb.
09:02:04 INFO  : Clearing existing target manager status.
09:02:04 INFO  : Workspace synchronized with the new hardware specification file. Cleaning dependent projects...
09:02:04 WARN  : Linker script will not be updated automatically. Users need to update it manually.
09:02:35 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
09:02:35 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Nexys4 210274592245A" && level==0} -index 0' command is executed.
09:02:40 INFO  : FPGA configured successfully with bitstream "/home/arun/Desktop/verilog_vivado/lab1/lab1.sdk/mb_uart_bcd_wrapper_hw_platform_0/download.bit"
09:02:58 INFO  : Processor reset is completed for microblaze_0
09:08:58 INFO  : SDK has detected change in the last modified timestamps for source hardware specification file Source:1509523683000,  Project:1509523168000
09:08:58 INFO  : Project mb_uart_bcd_wrapper_hw_platform_0's source hardware specification located at /home/arun/Desktop/verilog_vivado/lab1/lab1.sdk/mb_uart_bcd_wrapper.hdf is now different from the local copy.
		 The local copy will be replaced with the source specification and your workspace will be updated.
09:09:00 INFO  : Copied contents of /home/arun/Desktop/verilog_vivado/lab1/lab1.sdk/mb_uart_bcd_wrapper.hdf into /mb_uart_bcd_wrapper_hw_platform_0/system.hdf.
09:09:00 INFO  : Synchronizing projects in the workspace with the hardware platform specification changes.
09:09:01 ERROR : (XSDB Server)ERROR: [Hsi 55-1433] Error boost::filesystem::directory_iterator::construct: Permission denied: "/tmp/systemd-private-1ea44b393b5d47ec8e0f1040bd46c5a3-rtkit-daemon.service-8da6pM"

09:09:01 ERROR : (XSDB Server)ERROR: [Hsi 55-1433] Error boost::filesystem::directory_iterator::construct: Permission denied: "/tmp/systemd-private-1ea44b393b5d47ec8e0f1040bd46c5a3-colord.service-GCdPW7"

09:09:01 ERROR : Failed to call sync_sw_with_hw_change
Reason: ERROR: [Common 17-39] 'hsi::open_sw_design' failed due to earlier errors.

09:09:01 ERROR : Error updating BSP project MSS files.
09:09:02 INFO  : Updating hardware inferred compiler options for bcd_seg_mb.
09:09:02 INFO  : Clearing existing target manager status.
09:09:02 INFO  : Workspace synchronized with the new hardware specification file. Cleaning dependent projects...
09:09:02 WARN  : Linker script will not be updated automatically. Users need to update it manually.
09:09:51 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
09:09:51 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Nexys4 210274592245A" && level==0} -index 0' command is executed.
09:09:56 INFO  : FPGA configured successfully with bitstream "/home/arun/Desktop/verilog_vivado/lab1/lab1.sdk/mb_uart_bcd_wrapper_hw_platform_0/download.bit"
09:26:22 INFO  : SDK has detected change in the last modified timestamps for source hardware specification file Source:1509524641000,  Project:1509523683000
09:26:22 INFO  : Project mb_uart_bcd_wrapper_hw_platform_0's source hardware specification located at /home/arun/Desktop/verilog_vivado/lab1/lab1.sdk/mb_uart_bcd_wrapper.hdf is now different from the local copy.
		 The local copy will be replaced with the source specification and your workspace will be updated.
09:26:24 INFO  : Copied contents of /home/arun/Desktop/verilog_vivado/lab1/lab1.sdk/mb_uart_bcd_wrapper.hdf into /mb_uart_bcd_wrapper_hw_platform_0/system.hdf.
09:26:24 INFO  : Synchronizing projects in the workspace with the hardware platform specification changes.
09:26:25 ERROR : (XSDB Server)ERROR: [Hsi 55-1433] Error boost::filesystem::directory_iterator::construct: Permission denied: "/tmp/systemd-private-1ea44b393b5d47ec8e0f1040bd46c5a3-rtkit-daemon.service-8da6pM"

09:26:25 ERROR : (XSDB Server)ERROR: [Hsi 55-1433] Error boost::filesystem::directory_iterator::construct: Permission denied: "/tmp/systemd-private-1ea44b393b5d47ec8e0f1040bd46c5a3-colord.service-GCdPW7"

09:26:25 ERROR : Failed to call sync_sw_with_hw_change
Reason: ERROR: [Common 17-39] 'hsi::open_sw_design' failed due to earlier errors.

09:26:25 ERROR : Error updating BSP project MSS files.
09:26:26 INFO  : Updating hardware inferred compiler options for bcd_seg_mb.
09:26:26 INFO  : Clearing existing target manager status.
09:26:26 INFO  : Workspace synchronized with the new hardware specification file. Cleaning dependent projects...
09:26:26 WARN  : Linker script will not be updated automatically. Users need to update it manually.
09:26:56 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
09:26:56 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Nexys4 210274592245A" && level==0} -index 0' command is executed.
09:27:01 INFO  : FPGA configured successfully with bitstream "/home/arun/Desktop/verilog_vivado/lab1/lab1.sdk/mb_uart_bcd_wrapper_hw_platform_0/download.bit"
09:29:47 INFO  : Processor reset is completed for microblaze_0
09:30:34 INFO  : Processor reset is completed for microblaze_0
09:30:57 INFO  : Processor reset is completed for microblaze_0
09:31:09 INFO  : Processor reset is completed for microblaze_0
09:47:51 INFO  : SDK has detected change in the last modified timestamps for source hardware specification file Source:1509526053000,  Project:1509524641000
09:47:51 INFO  : Project mb_uart_bcd_wrapper_hw_platform_0's source hardware specification located at /home/arun/Desktop/verilog_vivado/lab1/lab1.sdk/mb_uart_bcd_wrapper.hdf is now different from the local copy.
		 The local copy will be replaced with the source specification and your workspace will be updated.
09:47:53 INFO  : Copied contents of /home/arun/Desktop/verilog_vivado/lab1/lab1.sdk/mb_uart_bcd_wrapper.hdf into /mb_uart_bcd_wrapper_hw_platform_0/system.hdf.
09:47:53 INFO  : Synchronizing projects in the workspace with the hardware platform specification changes.
09:47:54 ERROR : (XSDB Server)ERROR: [Hsi 55-1433] Error boost::filesystem::directory_iterator::construct: Permission denied: "/tmp/systemd-private-1ea44b393b5d47ec8e0f1040bd46c5a3-rtkit-daemon.service-8da6pM"

09:47:54 ERROR : (XSDB Server)ERROR: [Hsi 55-1433] Error boost::filesystem::directory_iterator::construct: Permission denied: "/tmp/systemd-private-1ea44b393b5d47ec8e0f1040bd46c5a3-colord.service-GCdPW7"

09:47:54 ERROR : Failed to call sync_sw_with_hw_change
Reason: ERROR: [Common 17-39] 'hsi::open_sw_design' failed due to earlier errors.

09:47:54 ERROR : Error updating BSP project MSS files.
09:47:55 INFO  : Updating hardware inferred compiler options for bcd_seg_mb.
09:47:55 INFO  : Clearing existing target manager status.
09:47:55 INFO  : Workspace synchronized with the new hardware specification file. Cleaning dependent projects...
09:47:56 WARN  : Linker script will not be updated automatically. Users need to update it manually.
09:49:53 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
09:49:53 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Nexys4 210274592245A" && level==0} -index 0' command is executed.
09:49:58 INFO  : FPGA configured successfully with bitstream "/home/arun/Desktop/verilog_vivado/lab1/lab1.sdk/mb_uart_bcd_wrapper_hw_platform_0/download.bit"
09:50:03 INFO  : Processor reset is completed for microblaze_0
10:11:27 INFO  : Processor reset is completed for microblaze_0
10:29:26 INFO  : Processor reset is completed for microblaze_0
10:30:30 INFO  : microblaze_0 Processor is in use. Please stop existing Run or Debug sessions before launching.
10:30:32 INFO  : Processor reset is completed for microblaze_0
10:33:41 INFO  : microblaze_0 Processor is in use. Please stop existing Run or Debug sessions before launching.
10:33:43 INFO  : Processor reset is completed for microblaze_0
10:36:02 INFO  : microblaze_0 Processor is in use. Please stop existing Run or Debug sessions before launching.
10:36:03 INFO  : Processor reset is completed for microblaze_0
10:36:56 INFO  : microblaze_0 Processor is in use. Please stop existing Run or Debug sessions before launching.
10:36:57 INFO  : Processor reset is completed for microblaze_0
10:40:29 INFO  : microblaze_0 Processor is in use. Please stop existing Run or Debug sessions before launching.
10:40:35 INFO  : Processor reset is completed for microblaze_0
10:41:29 INFO  : microblaze_0 Processor is in use. Please stop existing Run or Debug sessions before launching.
10:41:30 INFO  : Processor reset is completed for microblaze_0
10:50:33 INFO  : microblaze_0 Processor is in use. Please stop existing Run or Debug sessions before launching.
10:50:35 INFO  : Processor reset is completed for microblaze_0
