#-----------------------------------------------------------
# Vivado v2020.1 (64-bit)
# SW Build 2902540 on Wed May 27 19:54:49 MDT 2020
# IP Build 2902112 on Wed May 27 22:43:36 MDT 2020
# Start of session at: Thu Dec 28 10:35:06 2023
# Process ID: 8668
# Current directory: C:/Xilinx/SST/week8/project_1
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent7508 C:\Xilinx\SST\week8\project_1\project_1.xpr
# Log file: C:/Xilinx/SST/week8/project_1/vivado.log
# Journal file: C:/Xilinx/SST/week8/project_1\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/Xilinx/SST/week8/project_1/project_1.xpr
update_compile_order -fileset sources_1
launch_simulation
open_bd_design {C:/Xilinx/SST/week8/project_1/project_1.srcs/sources_1/bd/bram1/bram1.bd}
launch_simulation
update_module_reference bram1_CONV128_0_0
update_module_reference bram1_control_input_0_0
update_module_reference bram1_output_control_0_0
generate_target Simulation [get_files C:/Xilinx/SST/week8/project_1/project_1.srcs/sources_1/bd/bram1/bram1.bd]
export_ip_user_files -of_objects [get_files C:/Xilinx/SST/week8/project_1/project_1.srcs/sources_1/bd/bram1/bram1.bd] -no_script -sync -force -quiet
export_simulation -of_objects [get_files C:/Xilinx/SST/week8/project_1/project_1.srcs/sources_1/bd/bram1/bram1.bd] -directory C:/Xilinx/SST/week8/project_1/project_1.ip_user_files/sim_scripts -ip_user_files_dir C:/Xilinx/SST/week8/project_1/project_1.ip_user_files -ipstatic_source_dir C:/Xilinx/SST/week8/project_1/project_1.ip_user_files/ipstatic -lib_map_path [list {modelsim=C:/Xilinx/SST/week8/project_1/project_1.cache/compile_simlib/modelsim} {questa=C:/Xilinx/SST/week8/project_1/project_1.cache/compile_simlib/questa} {riviera=C:/Xilinx/SST/week8/project_1/project_1.cache/compile_simlib/riviera} {activehdl=C:/Xilinx/SST/week8/project_1/project_1.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
launch_simulation
source top_tb.tcl
close_sim
update_module_reference bram1_CONV128_0_0
update_module_reference bram1_control_input_0_0
update_module_reference bram1_output_control_0_0
generate_target Simulation [get_files C:/Xilinx/SST/week8/project_1/project_1.srcs/sources_1/bd/bram1/bram1.bd]
export_ip_user_files -of_objects [get_files C:/Xilinx/SST/week8/project_1/project_1.srcs/sources_1/bd/bram1/bram1.bd] -no_script -sync -force -quiet
export_simulation -of_objects [get_files C:/Xilinx/SST/week8/project_1/project_1.srcs/sources_1/bd/bram1/bram1.bd] -directory C:/Xilinx/SST/week8/project_1/project_1.ip_user_files/sim_scripts -ip_user_files_dir C:/Xilinx/SST/week8/project_1/project_1.ip_user_files -ipstatic_source_dir C:/Xilinx/SST/week8/project_1/project_1.ip_user_files/ipstatic -lib_map_path [list {modelsim=C:/Xilinx/SST/week8/project_1/project_1.cache/compile_simlib/modelsim} {questa=C:/Xilinx/SST/week8/project_1/project_1.cache/compile_simlib/questa} {riviera=C:/Xilinx/SST/week8/project_1/project_1.cache/compile_simlib/riviera} {activehdl=C:/Xilinx/SST/week8/project_1/project_1.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
launch_simulation
source top_tb.tcl
relaunch_sim
close_sim
update_module_reference bram1_CONV128_0_0
update_module_reference bram1_control_input_0_0
update_module_reference bram1_output_control_0_0
generate_target Simulation [get_files C:/Xilinx/SST/week8/project_1/project_1.srcs/sources_1/bd/bram1/bram1.bd]
export_ip_user_files -of_objects [get_files C:/Xilinx/SST/week8/project_1/project_1.srcs/sources_1/bd/bram1/bram1.bd] -no_script -sync -force -quiet
export_simulation -of_objects [get_files C:/Xilinx/SST/week8/project_1/project_1.srcs/sources_1/bd/bram1/bram1.bd] -directory C:/Xilinx/SST/week8/project_1/project_1.ip_user_files/sim_scripts -ip_user_files_dir C:/Xilinx/SST/week8/project_1/project_1.ip_user_files -ipstatic_source_dir C:/Xilinx/SST/week8/project_1/project_1.ip_user_files/ipstatic -lib_map_path [list {modelsim=C:/Xilinx/SST/week8/project_1/project_1.cache/compile_simlib/modelsim} {questa=C:/Xilinx/SST/week8/project_1/project_1.cache/compile_simlib/questa} {riviera=C:/Xilinx/SST/week8/project_1/project_1.cache/compile_simlib/riviera} {activehdl=C:/Xilinx/SST/week8/project_1/project_1.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
launch_simulation
source top_tb.tcl
relaunch_sim
relaunch_sim
close_sim
update_module_reference bram1_CONV128_0_0
update_module_reference bram1_control_input_0_0
update_module_reference bram1_output_control_0_0
generate_target Simulation [get_files C:/Xilinx/SST/week8/project_1/project_1.srcs/sources_1/bd/bram1/bram1.bd]
export_ip_user_files -of_objects [get_files C:/Xilinx/SST/week8/project_1/project_1.srcs/sources_1/bd/bram1/bram1.bd] -no_script -sync -force -quiet
export_simulation -of_objects [get_files C:/Xilinx/SST/week8/project_1/project_1.srcs/sources_1/bd/bram1/bram1.bd] -directory C:/Xilinx/SST/week8/project_1/project_1.ip_user_files/sim_scripts -ip_user_files_dir C:/Xilinx/SST/week8/project_1/project_1.ip_user_files -ipstatic_source_dir C:/Xilinx/SST/week8/project_1/project_1.ip_user_files/ipstatic -lib_map_path [list {modelsim=C:/Xilinx/SST/week8/project_1/project_1.cache/compile_simlib/modelsim} {questa=C:/Xilinx/SST/week8/project_1/project_1.cache/compile_simlib/questa} {riviera=C:/Xilinx/SST/week8/project_1/project_1.cache/compile_simlib/riviera} {activehdl=C:/Xilinx/SST/week8/project_1/project_1.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
launch_simulation
source top_tb.tcl
relaunch_sim
run 10 us
run 10 us
run 10 us
relaunch_sim
relaunch_sim
run 10 us
run 10 us
close_sim
update_module_reference bram1_CONV128_0_0
update_module_reference bram1_control_input_0_0
update_module_reference bram1_output_control_0_0
generate_target Simulation [get_files C:/Xilinx/SST/week8/project_1/project_1.srcs/sources_1/bd/bram1/bram1.bd]
export_ip_user_files -of_objects [get_files C:/Xilinx/SST/week8/project_1/project_1.srcs/sources_1/bd/bram1/bram1.bd] -no_script -sync -force -quiet
export_simulation -of_objects [get_files C:/Xilinx/SST/week8/project_1/project_1.srcs/sources_1/bd/bram1/bram1.bd] -directory C:/Xilinx/SST/week8/project_1/project_1.ip_user_files/sim_scripts -ip_user_files_dir C:/Xilinx/SST/week8/project_1/project_1.ip_user_files -ipstatic_source_dir C:/Xilinx/SST/week8/project_1/project_1.ip_user_files/ipstatic -lib_map_path [list {modelsim=C:/Xilinx/SST/week8/project_1/project_1.cache/compile_simlib/modelsim} {questa=C:/Xilinx/SST/week8/project_1/project_1.cache/compile_simlib/questa} {riviera=C:/Xilinx/SST/week8/project_1/project_1.cache/compile_simlib/riviera} {activehdl=C:/Xilinx/SST/week8/project_1/project_1.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
launch_simulation
source top_tb.tcl
run 10 us
run 10 us
close_sim
update_module_reference bram1_CONV128_0_0
update_module_reference bram1_control_input_0_0
update_module_reference bram1_output_control_0_0
generate_target Simulation [get_files C:/Xilinx/SST/week8/project_1/project_1.srcs/sources_1/bd/bram1/bram1.bd]
export_ip_user_files -of_objects [get_files C:/Xilinx/SST/week8/project_1/project_1.srcs/sources_1/bd/bram1/bram1.bd] -no_script -sync -force -quiet
export_simulation -of_objects [get_files C:/Xilinx/SST/week8/project_1/project_1.srcs/sources_1/bd/bram1/bram1.bd] -directory C:/Xilinx/SST/week8/project_1/project_1.ip_user_files/sim_scripts -ip_user_files_dir C:/Xilinx/SST/week8/project_1/project_1.ip_user_files -ipstatic_source_dir C:/Xilinx/SST/week8/project_1/project_1.ip_user_files/ipstatic -lib_map_path [list {modelsim=C:/Xilinx/SST/week8/project_1/project_1.cache/compile_simlib/modelsim} {questa=C:/Xilinx/SST/week8/project_1/project_1.cache/compile_simlib/questa} {riviera=C:/Xilinx/SST/week8/project_1/project_1.cache/compile_simlib/riviera} {activehdl=C:/Xilinx/SST/week8/project_1/project_1.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
launch_simulation
source top_tb.tcl
run 13 us
run 1 us
run 1 us
relaunch_sim
relaunch_sim
relaunch_sim
relaunch_sim
relaunch_sim
close_sim
update_module_reference bram1_CONV128_0_0
update_module_reference bram1_control_input_0_0
update_module_reference bram1_output_control_0_0
generate_target Simulation [get_files C:/Xilinx/SST/week8/project_1/project_1.srcs/sources_1/bd/bram1/bram1.bd]
export_ip_user_files -of_objects [get_files C:/Xilinx/SST/week8/project_1/project_1.srcs/sources_1/bd/bram1/bram1.bd] -no_script -sync -force -quiet
export_simulation -of_objects [get_files C:/Xilinx/SST/week8/project_1/project_1.srcs/sources_1/bd/bram1/bram1.bd] -directory C:/Xilinx/SST/week8/project_1/project_1.ip_user_files/sim_scripts -ip_user_files_dir C:/Xilinx/SST/week8/project_1/project_1.ip_user_files -ipstatic_source_dir C:/Xilinx/SST/week8/project_1/project_1.ip_user_files/ipstatic -lib_map_path [list {modelsim=C:/Xilinx/SST/week8/project_1/project_1.cache/compile_simlib/modelsim} {questa=C:/Xilinx/SST/week8/project_1/project_1.cache/compile_simlib/questa} {riviera=C:/Xilinx/SST/week8/project_1/project_1.cache/compile_simlib/riviera} {activehdl=C:/Xilinx/SST/week8/project_1/project_1.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
launch_simulation
source top_tb.tcl
run 1 us
run 13 us
run 13 us
