<!DOCTYPE html>
<html><head><title>joekychen/linux » arch › arm › plat-omap › include › plat › gpmc.h

</title>
<meta http-equiv="content-type" content="text/html; charset=UTF-8">
<meta name="generator" content="Docco">
<link rel="stylesheet" media="all" href="../../../../../stylesheets/docco.min.css" />


</head>
<body>
<div id="container">
<div id="background"></div>
<table cellpadding="0" cellspacing="0">
<thead><tr><th class="docs"><a id="home" href="../../../../../index.html"></a><h1>gpmc.h</h1></th><th class="code"></th></tr></thead>
<tbody>


<tr id="section-1"><td class="docs"><div class="pilwrap"><a class="pilcrow" href="#section-1">&#182;</a></div></td><td class="code"><div class="highlight"><pre><span class="cm">/*</span>
<span class="cm"> * General-Purpose Memory Controller for OMAP2</span>
<span class="cm"> *</span>
<span class="cm"> * Copyright (C) 2005-2006 Nokia Corporation</span>
<span class="cm"> *</span>
<span class="cm"> * This program is free software; you can redistribute it and/or modify</span>
<span class="cm"> * it under the terms of the GNU General Public License version 2 as</span>
<span class="cm"> * published by the Free Software Foundation.</span>
<span class="cm"> */</span>

<span class="cp">#ifndef __OMAP2_GPMC_H</span>
<span class="cp">#define __OMAP2_GPMC_H</span>

<span class="cm">/* Maximum Number of Chip Selects */</span>
<span class="cp">#define GPMC_CS_NUM		8</span>

<span class="cp">#define GPMC_CS_CONFIG1		0x00</span>
<span class="cp">#define GPMC_CS_CONFIG2		0x04</span>
<span class="cp">#define GPMC_CS_CONFIG3		0x08</span>
<span class="cp">#define GPMC_CS_CONFIG4		0x0c</span>
<span class="cp">#define GPMC_CS_CONFIG5		0x10</span>
<span class="cp">#define GPMC_CS_CONFIG6		0x14</span>
<span class="cp">#define GPMC_CS_CONFIG7		0x18</span>
<span class="cp">#define GPMC_CS_NAND_COMMAND	0x1c</span>
<span class="cp">#define GPMC_CS_NAND_ADDRESS	0x20</span>
<span class="cp">#define GPMC_CS_NAND_DATA	0x24</span>

<span class="cm">/* Control Commands */</span>
<span class="cp">#define GPMC_CONFIG_RDY_BSY	0x00000001</span>
<span class="cp">#define GPMC_CONFIG_DEV_SIZE	0x00000002</span>
<span class="cp">#define GPMC_CONFIG_DEV_TYPE	0x00000003</span>
<span class="cp">#define GPMC_SET_IRQ_STATUS	0x00000004</span>
<span class="cp">#define GPMC_CONFIG_WP		0x00000005</span>

<span class="cp">#define GPMC_GET_IRQ_STATUS	0x00000006</span>
<span class="cp">#define GPMC_PREFETCH_FIFO_CNT	0x00000007 </span><span class="cm">/* bytes available in FIFO for r/w */</span><span class="cp"></span>
<span class="cp">#define GPMC_PREFETCH_COUNT	0x00000008 </span><span class="cm">/* remaining bytes to be read/write*/</span><span class="cp"></span>
<span class="cp">#define GPMC_STATUS_BUFFER	0x00000009 </span><span class="cm">/* 1: buffer is available to write */</span><span class="cp"></span>

<span class="cp">#define GPMC_NAND_COMMAND	0x0000000a</span>
<span class="cp">#define GPMC_NAND_ADDRESS	0x0000000b</span>
<span class="cp">#define GPMC_NAND_DATA		0x0000000c</span>

<span class="cp">#define GPMC_ENABLE_IRQ		0x0000000d</span>

<span class="cm">/* ECC commands */</span>
<span class="cp">#define GPMC_ECC_READ		0 </span><span class="cm">/* Reset Hardware ECC for read */</span><span class="cp"></span>
<span class="cp">#define GPMC_ECC_WRITE		1 </span><span class="cm">/* Reset Hardware ECC for write */</span><span class="cp"></span>
<span class="cp">#define GPMC_ECC_READSYN	2 </span><span class="cm">/* Reset before syndrom is read back */</span><span class="cp"></span>

<span class="cp">#define GPMC_CONFIG1_WRAPBURST_SUPP     (1 &lt;&lt; 31)</span>
<span class="cp">#define GPMC_CONFIG1_READMULTIPLE_SUPP  (1 &lt;&lt; 30)</span>
<span class="cp">#define GPMC_CONFIG1_READTYPE_ASYNC     (0 &lt;&lt; 29)</span>
<span class="cp">#define GPMC_CONFIG1_READTYPE_SYNC      (1 &lt;&lt; 29)</span>
<span class="cp">#define GPMC_CONFIG1_WRITEMULTIPLE_SUPP (1 &lt;&lt; 28)</span>
<span class="cp">#define GPMC_CONFIG1_WRITETYPE_ASYNC    (0 &lt;&lt; 27)</span>
<span class="cp">#define GPMC_CONFIG1_WRITETYPE_SYNC     (1 &lt;&lt; 27)</span>
<span class="cp">#define GPMC_CONFIG1_CLKACTIVATIONTIME(val) ((val &amp; 3) &lt;&lt; 25)</span>
<span class="cp">#define GPMC_CONFIG1_PAGE_LEN(val)      ((val &amp; 3) &lt;&lt; 23)</span>
<span class="cp">#define GPMC_CONFIG1_WAIT_READ_MON      (1 &lt;&lt; 22)</span>
<span class="cp">#define GPMC_CONFIG1_WAIT_WRITE_MON     (1 &lt;&lt; 21)</span>
<span class="cp">#define GPMC_CONFIG1_WAIT_MON_IIME(val) ((val &amp; 3) &lt;&lt; 18)</span>
<span class="cp">#define GPMC_CONFIG1_WAIT_PIN_SEL(val)  ((val &amp; 3) &lt;&lt; 16)</span>
<span class="cp">#define GPMC_CONFIG1_DEVICESIZE(val)    ((val &amp; 3) &lt;&lt; 12)</span>
<span class="cp">#define GPMC_CONFIG1_DEVICESIZE_16      GPMC_CONFIG1_DEVICESIZE(1)</span>
<span class="cp">#define GPMC_CONFIG1_DEVICETYPE(val)    ((val &amp; 3) &lt;&lt; 10)</span>
<span class="cp">#define GPMC_CONFIG1_DEVICETYPE_NOR     GPMC_CONFIG1_DEVICETYPE(0)</span>
<span class="cp">#define GPMC_CONFIG1_MUXADDDATA         (1 &lt;&lt; 9)</span>
<span class="cp">#define GPMC_CONFIG1_TIME_PARA_GRAN     (1 &lt;&lt; 4)</span>
<span class="cp">#define GPMC_CONFIG1_FCLK_DIV(val)      (val &amp; 3)</span>
<span class="cp">#define GPMC_CONFIG1_FCLK_DIV2          (GPMC_CONFIG1_FCLK_DIV(1))</span>
<span class="cp">#define GPMC_CONFIG1_FCLK_DIV3          (GPMC_CONFIG1_FCLK_DIV(2))</span>
<span class="cp">#define GPMC_CONFIG1_FCLK_DIV4          (GPMC_CONFIG1_FCLK_DIV(3))</span>
<span class="cp">#define GPMC_CONFIG7_CSVALID		(1 &lt;&lt; 6)</span>

<span class="cp">#define GPMC_DEVICETYPE_NOR		0</span>
<span class="cp">#define GPMC_DEVICETYPE_NAND		2</span>
<span class="cp">#define GPMC_CONFIG_WRITEPROTECT	0x00000010</span>
<span class="cp">#define GPMC_STATUS_BUFF_EMPTY		0x00000001</span>
<span class="cp">#define WR_RD_PIN_MONITORING		0x00600000</span>
<span class="cp">#define GPMC_PREFETCH_STATUS_FIFO_CNT(val)	((val &gt;&gt; 24) &amp; 0x7F)</span>
<span class="cp">#define GPMC_PREFETCH_STATUS_COUNT(val)	(val &amp; 0x00003fff)</span>
<span class="cp">#define GPMC_IRQ_FIFOEVENTENABLE	0x01</span>
<span class="cp">#define GPMC_IRQ_COUNT_EVENT		0x02</span>

<span class="cp">#define PREFETCH_FIFOTHRESHOLD_MAX	0x40</span>
<span class="cp">#define PREFETCH_FIFOTHRESHOLD(val)	((val) &lt;&lt; 8)</span>

<span class="k">enum</span> <span class="n">omap_ecc</span> <span class="p">{</span>
		<span class="cm">/* 1-bit ecc: stored at end of spare area */</span>
	<span class="n">OMAP_ECC_HAMMING_CODE_DEFAULT</span> <span class="o">=</span> <span class="mi">0</span><span class="p">,</span> <span class="cm">/* Default, s/w method */</span>
	<span class="n">OMAP_ECC_HAMMING_CODE_HW</span><span class="p">,</span> <span class="cm">/* gpmc to detect the error */</span>
		<span class="cm">/* 1-bit ecc: stored at beginning of spare area as romcode */</span>
	<span class="n">OMAP_ECC_HAMMING_CODE_HW_ROMCODE</span><span class="p">,</span> <span class="cm">/* gpmc method &amp; romcode layout */</span>
	<span class="n">OMAP_ECC_BCH4_CODE_HW</span><span class="p">,</span> <span class="cm">/* 4-bit BCH ecc code */</span>
	<span class="n">OMAP_ECC_BCH8_CODE_HW</span><span class="p">,</span> <span class="cm">/* 8-bit BCH ecc code */</span>
<span class="p">};</span>

<span class="cm">/*</span>
<span class="cm"> * Note that all values in this struct are in nanoseconds except sync_clk</span>
<span class="cm"> * (which is in picoseconds), while the register values are in gpmc_fck cycles.</span>
<span class="cm"> */</span>
<span class="k">struct</span> <span class="n">gpmc_timings</span> <span class="p">{</span>
	<span class="cm">/* Minimum clock period for synchronous mode (in picoseconds) */</span>
	<span class="n">u32</span> <span class="n">sync_clk</span><span class="p">;</span>

	<span class="cm">/* Chip-select signal timings corresponding to GPMC_CS_CONFIG2 */</span>
	<span class="n">u16</span> <span class="n">cs_on</span><span class="p">;</span>		<span class="cm">/* Assertion time */</span>
	<span class="n">u16</span> <span class="n">cs_rd_off</span><span class="p">;</span>		<span class="cm">/* Read deassertion time */</span>
	<span class="n">u16</span> <span class="n">cs_wr_off</span><span class="p">;</span>		<span class="cm">/* Write deassertion time */</span>

	<span class="cm">/* ADV signal timings corresponding to GPMC_CONFIG3 */</span>
	<span class="n">u16</span> <span class="n">adv_on</span><span class="p">;</span>		<span class="cm">/* Assertion time */</span>
	<span class="n">u16</span> <span class="n">adv_rd_off</span><span class="p">;</span>		<span class="cm">/* Read deassertion time */</span>
	<span class="n">u16</span> <span class="n">adv_wr_off</span><span class="p">;</span>		<span class="cm">/* Write deassertion time */</span>

	<span class="cm">/* WE signals timings corresponding to GPMC_CONFIG4 */</span>
	<span class="n">u16</span> <span class="n">we_on</span><span class="p">;</span>		<span class="cm">/* WE assertion time */</span>
	<span class="n">u16</span> <span class="n">we_off</span><span class="p">;</span>		<span class="cm">/* WE deassertion time */</span>

	<span class="cm">/* OE signals timings corresponding to GPMC_CONFIG4 */</span>
	<span class="n">u16</span> <span class="n">oe_on</span><span class="p">;</span>		<span class="cm">/* OE assertion time */</span>
	<span class="n">u16</span> <span class="n">oe_off</span><span class="p">;</span>		<span class="cm">/* OE deassertion time */</span>

	<span class="cm">/* Access time and cycle time timings corresponding to GPMC_CONFIG5 */</span>
	<span class="n">u16</span> <span class="n">page_burst_access</span><span class="p">;</span>	<span class="cm">/* Multiple access word delay */</span>
	<span class="n">u16</span> <span class="n">access</span><span class="p">;</span>		<span class="cm">/* Start-cycle to first data valid delay */</span>
	<span class="n">u16</span> <span class="n">rd_cycle</span><span class="p">;</span>		<span class="cm">/* Total read cycle time */</span>
	<span class="n">u16</span> <span class="n">wr_cycle</span><span class="p">;</span>		<span class="cm">/* Total write cycle time */</span>

	<span class="cm">/* The following are only on OMAP3430 */</span>
	<span class="n">u16</span> <span class="n">wr_access</span><span class="p">;</span>		<span class="cm">/* WRACCESSTIME */</span>
	<span class="n">u16</span> <span class="n">wr_data_mux_bus</span><span class="p">;</span>	<span class="cm">/* WRDATAONADMUXBUS */</span>
<span class="p">};</span>

<span class="k">extern</span> <span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">gpmc_ns_to_ticks</span><span class="p">(</span><span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">time_ns</span><span class="p">);</span>
<span class="k">extern</span> <span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">gpmc_ps_to_ticks</span><span class="p">(</span><span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">time_ps</span><span class="p">);</span>
<span class="k">extern</span> <span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">gpmc_ticks_to_ns</span><span class="p">(</span><span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">ticks</span><span class="p">);</span>
<span class="k">extern</span> <span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">gpmc_round_ns_to_ticks</span><span class="p">(</span><span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">time_ns</span><span class="p">);</span>
<span class="k">extern</span> <span class="kt">unsigned</span> <span class="kt">long</span> <span class="n">gpmc_get_fclk_period</span><span class="p">(</span><span class="kt">void</span><span class="p">);</span>

<span class="k">extern</span> <span class="kt">void</span> <span class="n">gpmc_cs_write_reg</span><span class="p">(</span><span class="kt">int</span> <span class="n">cs</span><span class="p">,</span> <span class="kt">int</span> <span class="n">idx</span><span class="p">,</span> <span class="n">u32</span> <span class="n">val</span><span class="p">);</span>
<span class="k">extern</span> <span class="n">u32</span> <span class="n">gpmc_cs_read_reg</span><span class="p">(</span><span class="kt">int</span> <span class="n">cs</span><span class="p">,</span> <span class="kt">int</span> <span class="n">idx</span><span class="p">);</span>
<span class="k">extern</span> <span class="kt">int</span> <span class="n">gpmc_cs_calc_divider</span><span class="p">(</span><span class="kt">int</span> <span class="n">cs</span><span class="p">,</span> <span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">sync_clk</span><span class="p">);</span>
<span class="k">extern</span> <span class="kt">int</span> <span class="n">gpmc_cs_set_timings</span><span class="p">(</span><span class="kt">int</span> <span class="n">cs</span><span class="p">,</span> <span class="k">const</span> <span class="k">struct</span> <span class="n">gpmc_timings</span> <span class="o">*</span><span class="n">t</span><span class="p">);</span>
<span class="k">extern</span> <span class="kt">int</span> <span class="n">gpmc_cs_request</span><span class="p">(</span><span class="kt">int</span> <span class="n">cs</span><span class="p">,</span> <span class="kt">unsigned</span> <span class="kt">long</span> <span class="n">size</span><span class="p">,</span> <span class="kt">unsigned</span> <span class="kt">long</span> <span class="o">*</span><span class="n">base</span><span class="p">);</span>
<span class="k">extern</span> <span class="kt">void</span> <span class="n">gpmc_cs_free</span><span class="p">(</span><span class="kt">int</span> <span class="n">cs</span><span class="p">);</span>
<span class="k">extern</span> <span class="kt">int</span> <span class="n">gpmc_cs_set_reserved</span><span class="p">(</span><span class="kt">int</span> <span class="n">cs</span><span class="p">,</span> <span class="kt">int</span> <span class="n">reserved</span><span class="p">);</span>
<span class="k">extern</span> <span class="kt">int</span> <span class="n">gpmc_cs_reserved</span><span class="p">(</span><span class="kt">int</span> <span class="n">cs</span><span class="p">);</span>
<span class="k">extern</span> <span class="kt">int</span> <span class="n">gpmc_prefetch_enable</span><span class="p">(</span><span class="kt">int</span> <span class="n">cs</span><span class="p">,</span> <span class="kt">int</span> <span class="n">fifo_th</span><span class="p">,</span> <span class="kt">int</span> <span class="n">dma_mode</span><span class="p">,</span>
					<span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">u32_count</span><span class="p">,</span> <span class="kt">int</span> <span class="n">is_write</span><span class="p">);</span>
<span class="k">extern</span> <span class="kt">int</span> <span class="n">gpmc_prefetch_reset</span><span class="p">(</span><span class="kt">int</span> <span class="n">cs</span><span class="p">);</span>
<span class="k">extern</span> <span class="kt">void</span> <span class="n">omap3_gpmc_save_context</span><span class="p">(</span><span class="kt">void</span><span class="p">);</span>
<span class="k">extern</span> <span class="kt">void</span> <span class="n">omap3_gpmc_restore_context</span><span class="p">(</span><span class="kt">void</span><span class="p">);</span>
<span class="k">extern</span> <span class="kt">int</span> <span class="n">gpmc_read_status</span><span class="p">(</span><span class="kt">int</span> <span class="n">cmd</span><span class="p">);</span>
<span class="k">extern</span> <span class="kt">int</span> <span class="n">gpmc_cs_configure</span><span class="p">(</span><span class="kt">int</span> <span class="n">cs</span><span class="p">,</span> <span class="kt">int</span> <span class="n">cmd</span><span class="p">,</span> <span class="kt">int</span> <span class="n">wval</span><span class="p">);</span>
<span class="k">extern</span> <span class="kt">int</span> <span class="n">gpmc_nand_read</span><span class="p">(</span><span class="kt">int</span> <span class="n">cs</span><span class="p">,</span> <span class="kt">int</span> <span class="n">cmd</span><span class="p">);</span>
<span class="k">extern</span> <span class="kt">int</span> <span class="n">gpmc_nand_write</span><span class="p">(</span><span class="kt">int</span> <span class="n">cs</span><span class="p">,</span> <span class="kt">int</span> <span class="n">cmd</span><span class="p">,</span> <span class="kt">int</span> <span class="n">wval</span><span class="p">);</span>

<span class="kt">int</span> <span class="n">gpmc_enable_hwecc</span><span class="p">(</span><span class="kt">int</span> <span class="n">cs</span><span class="p">,</span> <span class="kt">int</span> <span class="n">mode</span><span class="p">,</span> <span class="kt">int</span> <span class="n">dev_width</span><span class="p">,</span> <span class="kt">int</span> <span class="n">ecc_size</span><span class="p">);</span>
<span class="kt">int</span> <span class="n">gpmc_calculate_ecc</span><span class="p">(</span><span class="kt">int</span> <span class="n">cs</span><span class="p">,</span> <span class="k">const</span> <span class="n">u_char</span> <span class="o">*</span><span class="n">dat</span><span class="p">,</span> <span class="n">u_char</span> <span class="o">*</span><span class="n">ecc_code</span><span class="p">);</span>

<span class="cp">#ifdef CONFIG_ARCH_OMAP3</span>
<span class="kt">int</span> <span class="n">gpmc_init_hwecc_bch</span><span class="p">(</span><span class="kt">int</span> <span class="n">cs</span><span class="p">,</span> <span class="kt">int</span> <span class="n">nsectors</span><span class="p">,</span> <span class="kt">int</span> <span class="n">nerrors</span><span class="p">);</span>
<span class="kt">int</span> <span class="n">gpmc_enable_hwecc_bch</span><span class="p">(</span><span class="kt">int</span> <span class="n">cs</span><span class="p">,</span> <span class="kt">int</span> <span class="n">mode</span><span class="p">,</span> <span class="kt">int</span> <span class="n">dev_width</span><span class="p">,</span> <span class="kt">int</span> <span class="n">nsectors</span><span class="p">,</span>
			  <span class="kt">int</span> <span class="n">nerrors</span><span class="p">);</span>
<span class="kt">int</span> <span class="n">gpmc_calculate_ecc_bch4</span><span class="p">(</span><span class="kt">int</span> <span class="n">cs</span><span class="p">,</span> <span class="k">const</span> <span class="n">u_char</span> <span class="o">*</span><span class="n">dat</span><span class="p">,</span> <span class="n">u_char</span> <span class="o">*</span><span class="n">ecc</span><span class="p">);</span>
<span class="kt">int</span> <span class="n">gpmc_calculate_ecc_bch8</span><span class="p">(</span><span class="kt">int</span> <span class="n">cs</span><span class="p">,</span> <span class="k">const</span> <span class="n">u_char</span> <span class="o">*</span><span class="n">dat</span><span class="p">,</span> <span class="n">u_char</span> <span class="o">*</span><span class="n">ecc</span><span class="p">);</span>
<span class="cp">#endif </span><span class="cm">/* CONFIG_ARCH_OMAP3 */</span><span class="cp"></span>

<span class="cp">#endif</span>

</pre></div></td></tr>

</tbody>
</table>
</div>

</body>
<script>docas={repo:"joekychen/linux",depth:5}</script>
<script>document.write('<script src=' + ('__proto__' in {} ? 'http://cdnjs.cloudflare.com/ajax/libs/zepto/1.0rc1/zepto.min.js' : 'https://ajax.googleapis.com/ajax/libs/jquery/1.7.2/jquery.min.js')+'><\\/script>')</script>
<script src="http://baoshan.github.com/moment/min/moment.min.js"></script>
<script src="../../../../../javascript/docco.min.js"></script>
</html>
