{
    "block_comment": "This block is essentially a data shift register driven by a clock signal, capturing rising and falling edge information per clock cycle. On the rising edge of `clk`, if signal `mux_rd_valid_r` is asserted, data from the mux is shifted and stored in the registers `sr_rise0_r`, `sr_fall0_r`, `sr_rise1_r` and `sr_fall1_r`. Specifically, the previous values in the registers get shifted and the new values from the mux inputs (`mux_rd_rise0_r`, `mux_rd_fall0_r`, `mux_rd_rise1_r`, `mux_rd_fall1_r`) get appended to these respective registers with the delay specified by `TCQ`."
}