INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Learn/FPGA/qi/04_uart/src/CLK_DIV_module.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CLK_DIV_module
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Learn/FPGA/qi/04_uart/src/rst_gen_module.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module rst_gen_module
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Learn/FPGA/qi/04_uart/src/uart_drive.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module uart_drive
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Learn/FPGA/qi/04_uart/src/uart_rx.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module uart_rx
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Learn/FPGA/qi/04_uart/src/uart_tx.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module uart_tx
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Learn/FPGA/qi/04_uart/src/SIM_uart_drive_TB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SIM_uart_drive_TB
WARNING: [VRFC 10-2096] empty statement in sequential block [E:/Learn/FPGA/qi/04_uart/src/SIM_uart_drive_TB.v:50]
WARNING: [VRFC 10-2096] empty statement in sequential block [E:/Learn/FPGA/qi/04_uart/src/SIM_uart_drive_TB.v:52]
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Learn/FPGA/qi/04_uart/uart.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
