{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1565276684327 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1565276684341 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Aug 08 17:04:43 2019 " "Processing started: Thu Aug 08 17:04:43 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1565276684341 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1565276684341 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off ivs_project -c ivs_project " "Command: quartus_map --read_settings_files=on --write_settings_files=off ivs_project -c ivs_project" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1565276684341 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1565276694291 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1565276694292 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "system/synthesis/system.v 1 1 " "Found 1 design units, including 1 entities, in source file system/synthesis/system.v" { { "Info" "ISGN_ENTITY_NAME" "1 system " "Found entity 1: system" {  } { { "system/synthesis/system.v" "" { Text "C:/Users/Dejan/13m041vs_projekat/ivs_project/system/synthesis/system.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1565276719252 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1565276719252 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "system/synthesis/submodules/altera_reset_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file system/synthesis/submodules/altera_reset_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_controller " "Found entity 1: altera_reset_controller" {  } { { "system/synthesis/submodules/altera_reset_controller.v" "" { Text "C:/Users/Dejan/13m041vs_projekat/ivs_project/system/synthesis/submodules/altera_reset_controller.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1565276719267 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1565276719267 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "system/synthesis/submodules/altera_reset_synchronizer.v 1 1 " "Found 1 design units, including 1 entities, in source file system/synthesis/submodules/altera_reset_synchronizer.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_synchronizer " "Found entity 1: altera_reset_synchronizer" {  } { { "system/synthesis/submodules/altera_reset_synchronizer.v" "" { Text "C:/Users/Dejan/13m041vs_projekat/ivs_project/system/synthesis/submodules/altera_reset_synchronizer.v" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1565276719278 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1565276719278 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "system/synthesis/submodules/system_irq_mapper.sv 1 1 " "Found 1 design units, including 1 entities, in source file system/synthesis/submodules/system_irq_mapper.sv" { { "Info" "ISGN_ENTITY_NAME" "1 system_irq_mapper " "Found entity 1: system_irq_mapper" {  } { { "system/synthesis/submodules/system_irq_mapper.sv" "" { Text "C:/Users/Dejan/13m041vs_projekat/ivs_project/system/synthesis/submodules/system_irq_mapper.sv" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1565276719289 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1565276719289 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "system/synthesis/submodules/system_mm_interconnect_0.v 1 1 " "Found 1 design units, including 1 entities, in source file system/synthesis/submodules/system_mm_interconnect_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 system_mm_interconnect_0 " "Found entity 1: system_mm_interconnect_0" {  } { { "system/synthesis/submodules/system_mm_interconnect_0.v" "" { Text "C:/Users/Dejan/13m041vs_projekat/ivs_project/system/synthesis/submodules/system_mm_interconnect_0.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1565276719325 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1565276719325 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "system/synthesis/submodules/system_mm_interconnect_0_avalon_st_adapter_004.v 1 1 " "Found 1 design units, including 1 entities, in source file system/synthesis/submodules/system_mm_interconnect_0_avalon_st_adapter_004.v" { { "Info" "ISGN_ENTITY_NAME" "1 system_mm_interconnect_0_avalon_st_adapter_004 " "Found entity 1: system_mm_interconnect_0_avalon_st_adapter_004" {  } { { "system/synthesis/submodules/system_mm_interconnect_0_avalon_st_adapter_004.v" "" { Text "C:/Users/Dejan/13m041vs_projekat/ivs_project/system/synthesis/submodules/system_mm_interconnect_0_avalon_st_adapter_004.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1565276719338 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1565276719338 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "system/synthesis/submodules/system_mm_interconnect_0_avalon_st_adapter_004_error_adapter_0.sv 1 1 " "Found 1 design units, including 1 entities, in source file system/synthesis/submodules/system_mm_interconnect_0_avalon_st_adapter_004_error_adapter_0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 system_mm_interconnect_0_avalon_st_adapter_004_error_adapter_0 " "Found entity 1: system_mm_interconnect_0_avalon_st_adapter_004_error_adapter_0" {  } { { "system/synthesis/submodules/system_mm_interconnect_0_avalon_st_adapter_004_error_adapter_0.sv" "" { Text "C:/Users/Dejan/13m041vs_projekat/ivs_project/system/synthesis/submodules/system_mm_interconnect_0_avalon_st_adapter_004_error_adapter_0.sv" 66 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1565276719349 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1565276719349 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "system/synthesis/submodules/system_mm_interconnect_0_avalon_st_adapter.v 1 1 " "Found 1 design units, including 1 entities, in source file system/synthesis/submodules/system_mm_interconnect_0_avalon_st_adapter.v" { { "Info" "ISGN_ENTITY_NAME" "1 system_mm_interconnect_0_avalon_st_adapter " "Found entity 1: system_mm_interconnect_0_avalon_st_adapter" {  } { { "system/synthesis/submodules/system_mm_interconnect_0_avalon_st_adapter.v" "" { Text "C:/Users/Dejan/13m041vs_projekat/ivs_project/system/synthesis/submodules/system_mm_interconnect_0_avalon_st_adapter.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1565276719362 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1565276719362 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "system/synthesis/submodules/system_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv 1 1 " "Found 1 design units, including 1 entities, in source file system/synthesis/submodules/system_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 system_mm_interconnect_0_avalon_st_adapter_error_adapter_0 " "Found entity 1: system_mm_interconnect_0_avalon_st_adapter_error_adapter_0" {  } { { "system/synthesis/submodules/system_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" "" { Text "C:/Users/Dejan/13m041vs_projekat/ivs_project/system/synthesis/submodules/system_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" 66 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1565276719373 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1565276719373 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "system/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.v 1 1 " "Found 1 design units, including 1 entities, in source file system/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_handshake_clock_crosser " "Found entity 1: altera_avalon_st_handshake_clock_crosser" {  } { { "system/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.v" "" { Text "C:/Users/Dejan/13m041vs_projekat/ivs_project/system/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.v" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1565276719385 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1565276719385 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "system/synthesis/submodules/altera_avalon_st_clock_crosser.v 1 1 " "Found 1 design units, including 1 entities, in source file system/synthesis/submodules/altera_avalon_st_clock_crosser.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_clock_crosser " "Found entity 1: altera_avalon_st_clock_crosser" {  } { { "system/synthesis/submodules/altera_avalon_st_clock_crosser.v" "" { Text "C:/Users/Dejan/13m041vs_projekat/ivs_project/system/synthesis/submodules/altera_avalon_st_clock_crosser.v" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1565276719396 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1565276719396 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "system/synthesis/submodules/altera_avalon_st_pipeline_base.v 1 1 " "Found 1 design units, including 1 entities, in source file system/synthesis/submodules/altera_avalon_st_pipeline_base.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_pipeline_base " "Found entity 1: altera_avalon_st_pipeline_base" {  } { { "system/synthesis/submodules/altera_avalon_st_pipeline_base.v" "" { Text "C:/Users/Dejan/13m041vs_projekat/ivs_project/system/synthesis/submodules/altera_avalon_st_pipeline_base.v" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1565276719408 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1565276719408 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "system/synthesis/submodules/altera_std_synchronizer_nocut.v 1 1 " "Found 1 design units, including 1 entities, in source file system/synthesis/submodules/altera_std_synchronizer_nocut.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_std_synchronizer_nocut " "Found entity 1: altera_std_synchronizer_nocut" {  } { { "system/synthesis/submodules/altera_std_synchronizer_nocut.v" "" { Text "C:/Users/Dejan/13m041vs_projekat/ivs_project/system/synthesis/submodules/altera_std_synchronizer_nocut.v" 44 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1565276719420 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1565276719420 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "system/synthesis/submodules/altera_merlin_width_adapter.sv 1 1 " "Found 1 design units, including 1 entities, in source file system/synthesis/submodules/altera_merlin_width_adapter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_width_adapter " "Found entity 1: altera_merlin_width_adapter" {  } { { "system/synthesis/submodules/altera_merlin_width_adapter.sv" "" { Text "C:/Users/Dejan/13m041vs_projekat/ivs_project/system/synthesis/submodules/altera_merlin_width_adapter.sv" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1565276719440 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1565276719440 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "system/synthesis/submodules/altera_merlin_address_alignment.sv 1 1 " "Found 1 design units, including 1 entities, in source file system/synthesis/submodules/altera_merlin_address_alignment.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_address_alignment " "Found entity 1: altera_merlin_address_alignment" {  } { { "system/synthesis/submodules/altera_merlin_address_alignment.sv" "" { Text "C:/Users/Dejan/13m041vs_projekat/ivs_project/system/synthesis/submodules/altera_merlin_address_alignment.sv" 26 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1565276719452 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1565276719452 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "system/synthesis/submodules/altera_merlin_burst_uncompressor.sv 1 1 " "Found 1 design units, including 1 entities, in source file system/synthesis/submodules/altera_merlin_burst_uncompressor.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_uncompressor " "Found entity 1: altera_merlin_burst_uncompressor" {  } { { "system/synthesis/submodules/altera_merlin_burst_uncompressor.sv" "" { Text "C:/Users/Dejan/13m041vs_projekat/ivs_project/system/synthesis/submodules/altera_merlin_burst_uncompressor.sv" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1565276719465 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1565276719465 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "system/synthesis/submodules/system_mm_interconnect_0_rsp_mux_001.sv 1 1 " "Found 1 design units, including 1 entities, in source file system/synthesis/submodules/system_mm_interconnect_0_rsp_mux_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 system_mm_interconnect_0_rsp_mux_001 " "Found entity 1: system_mm_interconnect_0_rsp_mux_001" {  } { { "system/synthesis/submodules/system_mm_interconnect_0_rsp_mux_001.sv" "" { Text "C:/Users/Dejan/13m041vs_projekat/ivs_project/system/synthesis/submodules/system_mm_interconnect_0_rsp_mux_001.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1565276719477 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1565276719477 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "system/synthesis/submodules/altera_merlin_arbitrator.sv 2 2 " "Found 2 design units, including 2 entities, in source file system/synthesis/submodules/altera_merlin_arbitrator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_arbitrator " "Found entity 1: altera_merlin_arbitrator" {  } { { "system/synthesis/submodules/altera_merlin_arbitrator.sv" "" { Text "C:/Users/Dejan/13m041vs_projekat/ivs_project/system/synthesis/submodules/altera_merlin_arbitrator.sv" 103 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1565276719491 ""} { "Info" "ISGN_ENTITY_NAME" "2 altera_merlin_arb_adder " "Found entity 2: altera_merlin_arb_adder" {  } { { "system/synthesis/submodules/altera_merlin_arbitrator.sv" "" { Text "C:/Users/Dejan/13m041vs_projekat/ivs_project/system/synthesis/submodules/altera_merlin_arbitrator.sv" 228 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1565276719491 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1565276719491 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "system/synthesis/submodules/system_mm_interconnect_0_rsp_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file system/synthesis/submodules/system_mm_interconnect_0_rsp_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 system_mm_interconnect_0_rsp_mux " "Found entity 1: system_mm_interconnect_0_rsp_mux" {  } { { "system/synthesis/submodules/system_mm_interconnect_0_rsp_mux.sv" "" { Text "C:/Users/Dejan/13m041vs_projekat/ivs_project/system/synthesis/submodules/system_mm_interconnect_0_rsp_mux.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1565276719504 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1565276719504 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "system/synthesis/submodules/system_mm_interconnect_0_rsp_demux_006.sv 1 1 " "Found 1 design units, including 1 entities, in source file system/synthesis/submodules/system_mm_interconnect_0_rsp_demux_006.sv" { { "Info" "ISGN_ENTITY_NAME" "1 system_mm_interconnect_0_rsp_demux_006 " "Found entity 1: system_mm_interconnect_0_rsp_demux_006" {  } { { "system/synthesis/submodules/system_mm_interconnect_0_rsp_demux_006.sv" "" { Text "C:/Users/Dejan/13m041vs_projekat/ivs_project/system/synthesis/submodules/system_mm_interconnect_0_rsp_demux_006.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1565276719516 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1565276719516 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "system/synthesis/submodules/system_mm_interconnect_0_rsp_demux_005.sv 1 1 " "Found 1 design units, including 1 entities, in source file system/synthesis/submodules/system_mm_interconnect_0_rsp_demux_005.sv" { { "Info" "ISGN_ENTITY_NAME" "1 system_mm_interconnect_0_rsp_demux_005 " "Found entity 1: system_mm_interconnect_0_rsp_demux_005" {  } { { "system/synthesis/submodules/system_mm_interconnect_0_rsp_demux_005.sv" "" { Text "C:/Users/Dejan/13m041vs_projekat/ivs_project/system/synthesis/submodules/system_mm_interconnect_0_rsp_demux_005.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1565276719531 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1565276719531 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "system/synthesis/submodules/system_mm_interconnect_0_rsp_demux_004.sv 1 1 " "Found 1 design units, including 1 entities, in source file system/synthesis/submodules/system_mm_interconnect_0_rsp_demux_004.sv" { { "Info" "ISGN_ENTITY_NAME" "1 system_mm_interconnect_0_rsp_demux_004 " "Found entity 1: system_mm_interconnect_0_rsp_demux_004" {  } { { "system/synthesis/submodules/system_mm_interconnect_0_rsp_demux_004.sv" "" { Text "C:/Users/Dejan/13m041vs_projekat/ivs_project/system/synthesis/submodules/system_mm_interconnect_0_rsp_demux_004.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1565276719545 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1565276719545 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "system/synthesis/submodules/system_mm_interconnect_0_rsp_demux_001.sv 1 1 " "Found 1 design units, including 1 entities, in source file system/synthesis/submodules/system_mm_interconnect_0_rsp_demux_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 system_mm_interconnect_0_rsp_demux_001 " "Found entity 1: system_mm_interconnect_0_rsp_demux_001" {  } { { "system/synthesis/submodules/system_mm_interconnect_0_rsp_demux_001.sv" "" { Text "C:/Users/Dejan/13m041vs_projekat/ivs_project/system/synthesis/submodules/system_mm_interconnect_0_rsp_demux_001.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1565276719557 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1565276719557 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "system/synthesis/submodules/system_mm_interconnect_0_rsp_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file system/synthesis/submodules/system_mm_interconnect_0_rsp_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 system_mm_interconnect_0_rsp_demux " "Found entity 1: system_mm_interconnect_0_rsp_demux" {  } { { "system/synthesis/submodules/system_mm_interconnect_0_rsp_demux.sv" "" { Text "C:/Users/Dejan/13m041vs_projekat/ivs_project/system/synthesis/submodules/system_mm_interconnect_0_rsp_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1565276719569 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1565276719569 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "system/synthesis/submodules/system_mm_interconnect_0_cmd_mux_006.sv 1 1 " "Found 1 design units, including 1 entities, in source file system/synthesis/submodules/system_mm_interconnect_0_cmd_mux_006.sv" { { "Info" "ISGN_ENTITY_NAME" "1 system_mm_interconnect_0_cmd_mux_006 " "Found entity 1: system_mm_interconnect_0_cmd_mux_006" {  } { { "system/synthesis/submodules/system_mm_interconnect_0_cmd_mux_006.sv" "" { Text "C:/Users/Dejan/13m041vs_projekat/ivs_project/system/synthesis/submodules/system_mm_interconnect_0_cmd_mux_006.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1565276719582 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1565276719582 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "system/synthesis/submodules/system_mm_interconnect_0_cmd_mux_005.sv 1 1 " "Found 1 design units, including 1 entities, in source file system/synthesis/submodules/system_mm_interconnect_0_cmd_mux_005.sv" { { "Info" "ISGN_ENTITY_NAME" "1 system_mm_interconnect_0_cmd_mux_005 " "Found entity 1: system_mm_interconnect_0_cmd_mux_005" {  } { { "system/synthesis/submodules/system_mm_interconnect_0_cmd_mux_005.sv" "" { Text "C:/Users/Dejan/13m041vs_projekat/ivs_project/system/synthesis/submodules/system_mm_interconnect_0_cmd_mux_005.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1565276719596 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1565276719596 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "system/synthesis/submodules/system_mm_interconnect_0_cmd_mux_004.sv 1 1 " "Found 1 design units, including 1 entities, in source file system/synthesis/submodules/system_mm_interconnect_0_cmd_mux_004.sv" { { "Info" "ISGN_ENTITY_NAME" "1 system_mm_interconnect_0_cmd_mux_004 " "Found entity 1: system_mm_interconnect_0_cmd_mux_004" {  } { { "system/synthesis/submodules/system_mm_interconnect_0_cmd_mux_004.sv" "" { Text "C:/Users/Dejan/13m041vs_projekat/ivs_project/system/synthesis/submodules/system_mm_interconnect_0_cmd_mux_004.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1565276719610 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1565276719610 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "system/synthesis/submodules/system_mm_interconnect_0_cmd_mux_001.sv 1 1 " "Found 1 design units, including 1 entities, in source file system/synthesis/submodules/system_mm_interconnect_0_cmd_mux_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 system_mm_interconnect_0_cmd_mux_001 " "Found entity 1: system_mm_interconnect_0_cmd_mux_001" {  } { { "system/synthesis/submodules/system_mm_interconnect_0_cmd_mux_001.sv" "" { Text "C:/Users/Dejan/13m041vs_projekat/ivs_project/system/synthesis/submodules/system_mm_interconnect_0_cmd_mux_001.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1565276719622 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1565276719622 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "system/synthesis/submodules/system_mm_interconnect_0_cmd_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file system/synthesis/submodules/system_mm_interconnect_0_cmd_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 system_mm_interconnect_0_cmd_mux " "Found entity 1: system_mm_interconnect_0_cmd_mux" {  } { { "system/synthesis/submodules/system_mm_interconnect_0_cmd_mux.sv" "" { Text "C:/Users/Dejan/13m041vs_projekat/ivs_project/system/synthesis/submodules/system_mm_interconnect_0_cmd_mux.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1565276719636 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1565276719636 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "system/synthesis/submodules/system_mm_interconnect_0_cmd_demux_001.sv 1 1 " "Found 1 design units, including 1 entities, in source file system/synthesis/submodules/system_mm_interconnect_0_cmd_demux_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 system_mm_interconnect_0_cmd_demux_001 " "Found entity 1: system_mm_interconnect_0_cmd_demux_001" {  } { { "system/synthesis/submodules/system_mm_interconnect_0_cmd_demux_001.sv" "" { Text "C:/Users/Dejan/13m041vs_projekat/ivs_project/system/synthesis/submodules/system_mm_interconnect_0_cmd_demux_001.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1565276719650 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1565276719650 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "system/synthesis/submodules/system_mm_interconnect_0_cmd_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file system/synthesis/submodules/system_mm_interconnect_0_cmd_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 system_mm_interconnect_0_cmd_demux " "Found entity 1: system_mm_interconnect_0_cmd_demux" {  } { { "system/synthesis/submodules/system_mm_interconnect_0_cmd_demux.sv" "" { Text "C:/Users/Dejan/13m041vs_projekat/ivs_project/system/synthesis/submodules/system_mm_interconnect_0_cmd_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1565276719664 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1565276719664 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "system/synthesis/submodules/altera_merlin_burst_adapter.sv 1 1 " "Found 1 design units, including 1 entities, in source file system/synthesis/submodules/altera_merlin_burst_adapter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_adapter " "Found entity 1: altera_merlin_burst_adapter" {  } { { "system/synthesis/submodules/altera_merlin_burst_adapter.sv" "" { Text "C:/Users/Dejan/13m041vs_projekat/ivs_project/system/synthesis/submodules/altera_merlin_burst_adapter.sv" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1565276719677 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1565276719677 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "system/synthesis/submodules/altera_merlin_burst_adapter_uncmpr.sv 1 1 " "Found 1 design units, including 1 entities, in source file system/synthesis/submodules/altera_merlin_burst_adapter_uncmpr.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_adapter_uncompressed_only " "Found entity 1: altera_merlin_burst_adapter_uncompressed_only" {  } { { "system/synthesis/submodules/altera_merlin_burst_adapter_uncmpr.sv" "" { Text "C:/Users/Dejan/13m041vs_projekat/ivs_project/system/synthesis/submodules/altera_merlin_burst_adapter_uncmpr.sv" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1565276719690 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1565276719690 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "system/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv 5 5 " "Found 5 design units, including 5 entities, in source file system/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_adapter_burstwrap_increment " "Found entity 1: altera_merlin_burst_adapter_burstwrap_increment" {  } { { "system/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "C:/Users/Dejan/13m041vs_projekat/ivs_project/system/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1565276719716 ""} { "Info" "ISGN_ENTITY_NAME" "2 altera_merlin_burst_adapter_adder " "Found entity 2: altera_merlin_burst_adapter_adder" {  } { { "system/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "C:/Users/Dejan/13m041vs_projekat/ivs_project/system/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 55 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1565276719716 ""} { "Info" "ISGN_ENTITY_NAME" "3 altera_merlin_burst_adapter_subtractor " "Found entity 3: altera_merlin_burst_adapter_subtractor" {  } { { "system/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "C:/Users/Dejan/13m041vs_projekat/ivs_project/system/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 77 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1565276719716 ""} { "Info" "ISGN_ENTITY_NAME" "4 altera_merlin_burst_adapter_min " "Found entity 4: altera_merlin_burst_adapter_min" {  } { { "system/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "C:/Users/Dejan/13m041vs_projekat/ivs_project/system/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 98 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1565276719716 ""} { "Info" "ISGN_ENTITY_NAME" "5 altera_merlin_burst_adapter_13_1 " "Found entity 5: altera_merlin_burst_adapter_13_1" {  } { { "system/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "C:/Users/Dejan/13m041vs_projekat/ivs_project/system/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 264 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1565276719716 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1565276719716 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "BYTE_TO_WORD_SHIFT byte_to_word_shift altera_merlin_burst_adapter_new.sv(139) " "Verilog HDL Declaration information at altera_merlin_burst_adapter_new.sv(139): object \"BYTE_TO_WORD_SHIFT\" differs only in case from object \"byte_to_word_shift\" in the same scope" {  } { { "system/synthesis/submodules/altera_merlin_burst_adapter_new.sv" "" { Text "C:/Users/Dejan/13m041vs_projekat/ivs_project/system/synthesis/submodules/altera_merlin_burst_adapter_new.sv" 139 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1565276719739 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "system/synthesis/submodules/altera_merlin_burst_adapter_new.sv 1 1 " "Found 1 design units, including 1 entities, in source file system/synthesis/submodules/altera_merlin_burst_adapter_new.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_adapter_new " "Found entity 1: altera_merlin_burst_adapter_new" {  } { { "system/synthesis/submodules/altera_merlin_burst_adapter_new.sv" "" { Text "C:/Users/Dejan/13m041vs_projekat/ivs_project/system/synthesis/submodules/altera_merlin_burst_adapter_new.sv" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1565276719746 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1565276719746 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "system/synthesis/submodules/altera_incr_burst_converter.sv 1 1 " "Found 1 design units, including 1 entities, in source file system/synthesis/submodules/altera_incr_burst_converter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_incr_burst_converter " "Found entity 1: altera_incr_burst_converter" {  } { { "system/synthesis/submodules/altera_incr_burst_converter.sv" "" { Text "C:/Users/Dejan/13m041vs_projekat/ivs_project/system/synthesis/submodules/altera_incr_burst_converter.sv" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1565276719759 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1565276719759 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "addr_incr ADDR_INCR altera_wrap_burst_converter.sv(279) " "Verilog HDL Declaration information at altera_wrap_burst_converter.sv(279): object \"addr_incr\" differs only in case from object \"ADDR_INCR\" in the same scope" {  } { { "system/synthesis/submodules/altera_wrap_burst_converter.sv" "" { Text "C:/Users/Dejan/13m041vs_projekat/ivs_project/system/synthesis/submodules/altera_wrap_burst_converter.sv" 279 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1565276719771 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "system/synthesis/submodules/altera_wrap_burst_converter.sv 1 1 " "Found 1 design units, including 1 entities, in source file system/synthesis/submodules/altera_wrap_burst_converter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_wrap_burst_converter " "Found entity 1: altera_wrap_burst_converter" {  } { { "system/synthesis/submodules/altera_wrap_burst_converter.sv" "" { Text "C:/Users/Dejan/13m041vs_projekat/ivs_project/system/synthesis/submodules/altera_wrap_burst_converter.sv" 27 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1565276719776 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1565276719776 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "system/synthesis/submodules/altera_default_burst_converter.sv 1 1 " "Found 1 design units, including 1 entities, in source file system/synthesis/submodules/altera_default_burst_converter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_default_burst_converter " "Found entity 1: altera_default_burst_converter" {  } { { "system/synthesis/submodules/altera_default_burst_converter.sv" "" { Text "C:/Users/Dejan/13m041vs_projekat/ivs_project/system/synthesis/submodules/altera_default_burst_converter.sv" 30 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1565276719789 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1565276719789 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "system/synthesis/submodules/altera_avalon_st_pipeline_stage.sv 1 1 " "Found 1 design units, including 1 entities, in source file system/synthesis/submodules/altera_avalon_st_pipeline_stage.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_pipeline_stage " "Found entity 1: altera_avalon_st_pipeline_stage" {  } { { "system/synthesis/submodules/altera_avalon_st_pipeline_stage.sv" "" { Text "C:/Users/Dejan/13m041vs_projekat/ivs_project/system/synthesis/submodules/altera_avalon_st_pipeline_stage.sv" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1565276719803 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1565276719803 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "system/synthesis/submodules/altera_merlin_traffic_limiter.sv 1 1 " "Found 1 design units, including 1 entities, in source file system/synthesis/submodules/altera_merlin_traffic_limiter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_traffic_limiter " "Found entity 1: altera_merlin_traffic_limiter" {  } { { "system/synthesis/submodules/altera_merlin_traffic_limiter.sv" "" { Text "C:/Users/Dejan/13m041vs_projekat/ivs_project/system/synthesis/submodules/altera_merlin_traffic_limiter.sv" 49 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1565276719819 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1565276719819 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "system/synthesis/submodules/altera_merlin_reorder_memory.sv 2 2 " "Found 2 design units, including 2 entities, in source file system/synthesis/submodules/altera_merlin_reorder_memory.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_reorder_memory " "Found entity 1: altera_merlin_reorder_memory" {  } { { "system/synthesis/submodules/altera_merlin_reorder_memory.sv" "" { Text "C:/Users/Dejan/13m041vs_projekat/ivs_project/system/synthesis/submodules/altera_merlin_reorder_memory.sv" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1565276719836 ""} { "Info" "ISGN_ENTITY_NAME" "2 memory_pointer_controller " "Found entity 2: memory_pointer_controller" {  } { { "system/synthesis/submodules/altera_merlin_reorder_memory.sv" "" { Text "C:/Users/Dejan/13m041vs_projekat/ivs_project/system/synthesis/submodules/altera_merlin_reorder_memory.sv" 185 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1565276719836 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1565276719836 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "system/synthesis/submodules/altera_avalon_sc_fifo.v 1 1 " "Found 1 design units, including 1 entities, in source file system/synthesis/submodules/altera_avalon_sc_fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_sc_fifo " "Found entity 1: altera_avalon_sc_fifo" {  } { { "system/synthesis/submodules/altera_avalon_sc_fifo.v" "" { Text "C:/Users/Dejan/13m041vs_projekat/ivs_project/system/synthesis/submodules/altera_avalon_sc_fifo.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1565276719852 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1565276719852 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel system_mm_interconnect_0_router_012.sv(48) " "Verilog HDL Declaration information at system_mm_interconnect_0_router_012.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "system/synthesis/submodules/system_mm_interconnect_0_router_012.sv" "" { Text "C:/Users/Dejan/13m041vs_projekat/ivs_project/system/synthesis/submodules/system_mm_interconnect_0_router_012.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1565276719862 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel system_mm_interconnect_0_router_012.sv(49) " "Verilog HDL Declaration information at system_mm_interconnect_0_router_012.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "system/synthesis/submodules/system_mm_interconnect_0_router_012.sv" "" { Text "C:/Users/Dejan/13m041vs_projekat/ivs_project/system/synthesis/submodules/system_mm_interconnect_0_router_012.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1565276719863 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "system/synthesis/submodules/system_mm_interconnect_0_router_012.sv 2 2 " "Found 2 design units, including 2 entities, in source file system/synthesis/submodules/system_mm_interconnect_0_router_012.sv" { { "Info" "ISGN_ENTITY_NAME" "1 system_mm_interconnect_0_router_012_default_decode " "Found entity 1: system_mm_interconnect_0_router_012_default_decode" {  } { { "system/synthesis/submodules/system_mm_interconnect_0_router_012.sv" "" { Text "C:/Users/Dejan/13m041vs_projekat/ivs_project/system/synthesis/submodules/system_mm_interconnect_0_router_012.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1565276719872 ""} { "Info" "ISGN_ENTITY_NAME" "2 system_mm_interconnect_0_router_012 " "Found entity 2: system_mm_interconnect_0_router_012" {  } { { "system/synthesis/submodules/system_mm_interconnect_0_router_012.sv" "" { Text "C:/Users/Dejan/13m041vs_projekat/ivs_project/system/synthesis/submodules/system_mm_interconnect_0_router_012.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1565276719872 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1565276719872 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel system_mm_interconnect_0_router_011.sv(48) " "Verilog HDL Declaration information at system_mm_interconnect_0_router_011.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "system/synthesis/submodules/system_mm_interconnect_0_router_011.sv" "" { Text "C:/Users/Dejan/13m041vs_projekat/ivs_project/system/synthesis/submodules/system_mm_interconnect_0_router_011.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1565276719881 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel system_mm_interconnect_0_router_011.sv(49) " "Verilog HDL Declaration information at system_mm_interconnect_0_router_011.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "system/synthesis/submodules/system_mm_interconnect_0_router_011.sv" "" { Text "C:/Users/Dejan/13m041vs_projekat/ivs_project/system/synthesis/submodules/system_mm_interconnect_0_router_011.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1565276719882 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "system/synthesis/submodules/system_mm_interconnect_0_router_011.sv 2 2 " "Found 2 design units, including 2 entities, in source file system/synthesis/submodules/system_mm_interconnect_0_router_011.sv" { { "Info" "ISGN_ENTITY_NAME" "1 system_mm_interconnect_0_router_011_default_decode " "Found entity 1: system_mm_interconnect_0_router_011_default_decode" {  } { { "system/synthesis/submodules/system_mm_interconnect_0_router_011.sv" "" { Text "C:/Users/Dejan/13m041vs_projekat/ivs_project/system/synthesis/submodules/system_mm_interconnect_0_router_011.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1565276719890 ""} { "Info" "ISGN_ENTITY_NAME" "2 system_mm_interconnect_0_router_011 " "Found entity 2: system_mm_interconnect_0_router_011" {  } { { "system/synthesis/submodules/system_mm_interconnect_0_router_011.sv" "" { Text "C:/Users/Dejan/13m041vs_projekat/ivs_project/system/synthesis/submodules/system_mm_interconnect_0_router_011.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1565276719890 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1565276719890 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel system_mm_interconnect_0_router_010.sv(48) " "Verilog HDL Declaration information at system_mm_interconnect_0_router_010.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "system/synthesis/submodules/system_mm_interconnect_0_router_010.sv" "" { Text "C:/Users/Dejan/13m041vs_projekat/ivs_project/system/synthesis/submodules/system_mm_interconnect_0_router_010.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1565276719899 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel system_mm_interconnect_0_router_010.sv(49) " "Verilog HDL Declaration information at system_mm_interconnect_0_router_010.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "system/synthesis/submodules/system_mm_interconnect_0_router_010.sv" "" { Text "C:/Users/Dejan/13m041vs_projekat/ivs_project/system/synthesis/submodules/system_mm_interconnect_0_router_010.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1565276719900 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "system/synthesis/submodules/system_mm_interconnect_0_router_010.sv 2 2 " "Found 2 design units, including 2 entities, in source file system/synthesis/submodules/system_mm_interconnect_0_router_010.sv" { { "Info" "ISGN_ENTITY_NAME" "1 system_mm_interconnect_0_router_010_default_decode " "Found entity 1: system_mm_interconnect_0_router_010_default_decode" {  } { { "system/synthesis/submodules/system_mm_interconnect_0_router_010.sv" "" { Text "C:/Users/Dejan/13m041vs_projekat/ivs_project/system/synthesis/submodules/system_mm_interconnect_0_router_010.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1565276719908 ""} { "Info" "ISGN_ENTITY_NAME" "2 system_mm_interconnect_0_router_010 " "Found entity 2: system_mm_interconnect_0_router_010" {  } { { "system/synthesis/submodules/system_mm_interconnect_0_router_010.sv" "" { Text "C:/Users/Dejan/13m041vs_projekat/ivs_project/system/synthesis/submodules/system_mm_interconnect_0_router_010.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1565276719908 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1565276719908 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel system_mm_interconnect_0_router_007.sv(48) " "Verilog HDL Declaration information at system_mm_interconnect_0_router_007.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "system/synthesis/submodules/system_mm_interconnect_0_router_007.sv" "" { Text "C:/Users/Dejan/13m041vs_projekat/ivs_project/system/synthesis/submodules/system_mm_interconnect_0_router_007.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1565276719917 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel system_mm_interconnect_0_router_007.sv(49) " "Verilog HDL Declaration information at system_mm_interconnect_0_router_007.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "system/synthesis/submodules/system_mm_interconnect_0_router_007.sv" "" { Text "C:/Users/Dejan/13m041vs_projekat/ivs_project/system/synthesis/submodules/system_mm_interconnect_0_router_007.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1565276719918 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "system/synthesis/submodules/system_mm_interconnect_0_router_007.sv 2 2 " "Found 2 design units, including 2 entities, in source file system/synthesis/submodules/system_mm_interconnect_0_router_007.sv" { { "Info" "ISGN_ENTITY_NAME" "1 system_mm_interconnect_0_router_007_default_decode " "Found entity 1: system_mm_interconnect_0_router_007_default_decode" {  } { { "system/synthesis/submodules/system_mm_interconnect_0_router_007.sv" "" { Text "C:/Users/Dejan/13m041vs_projekat/ivs_project/system/synthesis/submodules/system_mm_interconnect_0_router_007.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1565276719926 ""} { "Info" "ISGN_ENTITY_NAME" "2 system_mm_interconnect_0_router_007 " "Found entity 2: system_mm_interconnect_0_router_007" {  } { { "system/synthesis/submodules/system_mm_interconnect_0_router_007.sv" "" { Text "C:/Users/Dejan/13m041vs_projekat/ivs_project/system/synthesis/submodules/system_mm_interconnect_0_router_007.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1565276719926 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1565276719926 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel system_mm_interconnect_0_router_006.sv(48) " "Verilog HDL Declaration information at system_mm_interconnect_0_router_006.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "system/synthesis/submodules/system_mm_interconnect_0_router_006.sv" "" { Text "C:/Users/Dejan/13m041vs_projekat/ivs_project/system/synthesis/submodules/system_mm_interconnect_0_router_006.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1565276719935 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel system_mm_interconnect_0_router_006.sv(49) " "Verilog HDL Declaration information at system_mm_interconnect_0_router_006.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "system/synthesis/submodules/system_mm_interconnect_0_router_006.sv" "" { Text "C:/Users/Dejan/13m041vs_projekat/ivs_project/system/synthesis/submodules/system_mm_interconnect_0_router_006.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1565276719936 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "system/synthesis/submodules/system_mm_interconnect_0_router_006.sv 2 2 " "Found 2 design units, including 2 entities, in source file system/synthesis/submodules/system_mm_interconnect_0_router_006.sv" { { "Info" "ISGN_ENTITY_NAME" "1 system_mm_interconnect_0_router_006_default_decode " "Found entity 1: system_mm_interconnect_0_router_006_default_decode" {  } { { "system/synthesis/submodules/system_mm_interconnect_0_router_006.sv" "" { Text "C:/Users/Dejan/13m041vs_projekat/ivs_project/system/synthesis/submodules/system_mm_interconnect_0_router_006.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1565276719945 ""} { "Info" "ISGN_ENTITY_NAME" "2 system_mm_interconnect_0_router_006 " "Found entity 2: system_mm_interconnect_0_router_006" {  } { { "system/synthesis/submodules/system_mm_interconnect_0_router_006.sv" "" { Text "C:/Users/Dejan/13m041vs_projekat/ivs_project/system/synthesis/submodules/system_mm_interconnect_0_router_006.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1565276719945 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1565276719945 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel system_mm_interconnect_0_router_002.sv(48) " "Verilog HDL Declaration information at system_mm_interconnect_0_router_002.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "system/synthesis/submodules/system_mm_interconnect_0_router_002.sv" "" { Text "C:/Users/Dejan/13m041vs_projekat/ivs_project/system/synthesis/submodules/system_mm_interconnect_0_router_002.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1565276719953 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel system_mm_interconnect_0_router_002.sv(49) " "Verilog HDL Declaration information at system_mm_interconnect_0_router_002.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "system/synthesis/submodules/system_mm_interconnect_0_router_002.sv" "" { Text "C:/Users/Dejan/13m041vs_projekat/ivs_project/system/synthesis/submodules/system_mm_interconnect_0_router_002.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1565276719955 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "system/synthesis/submodules/system_mm_interconnect_0_router_002.sv 2 2 " "Found 2 design units, including 2 entities, in source file system/synthesis/submodules/system_mm_interconnect_0_router_002.sv" { { "Info" "ISGN_ENTITY_NAME" "1 system_mm_interconnect_0_router_002_default_decode " "Found entity 1: system_mm_interconnect_0_router_002_default_decode" {  } { { "system/synthesis/submodules/system_mm_interconnect_0_router_002.sv" "" { Text "C:/Users/Dejan/13m041vs_projekat/ivs_project/system/synthesis/submodules/system_mm_interconnect_0_router_002.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1565276719964 ""} { "Info" "ISGN_ENTITY_NAME" "2 system_mm_interconnect_0_router_002 " "Found entity 2: system_mm_interconnect_0_router_002" {  } { { "system/synthesis/submodules/system_mm_interconnect_0_router_002.sv" "" { Text "C:/Users/Dejan/13m041vs_projekat/ivs_project/system/synthesis/submodules/system_mm_interconnect_0_router_002.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1565276719964 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1565276719964 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel system_mm_interconnect_0_router_001.sv(48) " "Verilog HDL Declaration information at system_mm_interconnect_0_router_001.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "system/synthesis/submodules/system_mm_interconnect_0_router_001.sv" "" { Text "C:/Users/Dejan/13m041vs_projekat/ivs_project/system/synthesis/submodules/system_mm_interconnect_0_router_001.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1565276719973 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel system_mm_interconnect_0_router_001.sv(49) " "Verilog HDL Declaration information at system_mm_interconnect_0_router_001.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "system/synthesis/submodules/system_mm_interconnect_0_router_001.sv" "" { Text "C:/Users/Dejan/13m041vs_projekat/ivs_project/system/synthesis/submodules/system_mm_interconnect_0_router_001.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1565276719974 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "system/synthesis/submodules/system_mm_interconnect_0_router_001.sv 2 2 " "Found 2 design units, including 2 entities, in source file system/synthesis/submodules/system_mm_interconnect_0_router_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 system_mm_interconnect_0_router_001_default_decode " "Found entity 1: system_mm_interconnect_0_router_001_default_decode" {  } { { "system/synthesis/submodules/system_mm_interconnect_0_router_001.sv" "" { Text "C:/Users/Dejan/13m041vs_projekat/ivs_project/system/synthesis/submodules/system_mm_interconnect_0_router_001.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1565276719984 ""} { "Info" "ISGN_ENTITY_NAME" "2 system_mm_interconnect_0_router_001 " "Found entity 2: system_mm_interconnect_0_router_001" {  } { { "system/synthesis/submodules/system_mm_interconnect_0_router_001.sv" "" { Text "C:/Users/Dejan/13m041vs_projekat/ivs_project/system/synthesis/submodules/system_mm_interconnect_0_router_001.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1565276719984 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1565276719984 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel system_mm_interconnect_0_router.sv(48) " "Verilog HDL Declaration information at system_mm_interconnect_0_router.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "system/synthesis/submodules/system_mm_interconnect_0_router.sv" "" { Text "C:/Users/Dejan/13m041vs_projekat/ivs_project/system/synthesis/submodules/system_mm_interconnect_0_router.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1565276719992 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel system_mm_interconnect_0_router.sv(49) " "Verilog HDL Declaration information at system_mm_interconnect_0_router.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "system/synthesis/submodules/system_mm_interconnect_0_router.sv" "" { Text "C:/Users/Dejan/13m041vs_projekat/ivs_project/system/synthesis/submodules/system_mm_interconnect_0_router.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1565276719993 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "system/synthesis/submodules/system_mm_interconnect_0_router.sv 2 2 " "Found 2 design units, including 2 entities, in source file system/synthesis/submodules/system_mm_interconnect_0_router.sv" { { "Info" "ISGN_ENTITY_NAME" "1 system_mm_interconnect_0_router_default_decode " "Found entity 1: system_mm_interconnect_0_router_default_decode" {  } { { "system/synthesis/submodules/system_mm_interconnect_0_router.sv" "" { Text "C:/Users/Dejan/13m041vs_projekat/ivs_project/system/synthesis/submodules/system_mm_interconnect_0_router.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1565276720003 ""} { "Info" "ISGN_ENTITY_NAME" "2 system_mm_interconnect_0_router " "Found entity 2: system_mm_interconnect_0_router" {  } { { "system/synthesis/submodules/system_mm_interconnect_0_router.sv" "" { Text "C:/Users/Dejan/13m041vs_projekat/ivs_project/system/synthesis/submodules/system_mm_interconnect_0_router.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1565276720003 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1565276720003 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "system/synthesis/submodules/altera_merlin_slave_agent.sv 1 1 " "Found 1 design units, including 1 entities, in source file system/synthesis/submodules/altera_merlin_slave_agent.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_slave_agent " "Found entity 1: altera_merlin_slave_agent" {  } { { "system/synthesis/submodules/altera_merlin_slave_agent.sv" "" { Text "C:/Users/Dejan/13m041vs_projekat/ivs_project/system/synthesis/submodules/altera_merlin_slave_agent.sv" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1565276720018 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1565276720018 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "system/synthesis/submodules/altera_merlin_master_agent.sv 1 1 " "Found 1 design units, including 1 entities, in source file system/synthesis/submodules/altera_merlin_master_agent.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_master_agent " "Found entity 1: altera_merlin_master_agent" {  } { { "system/synthesis/submodules/altera_merlin_master_agent.sv" "" { Text "C:/Users/Dejan/13m041vs_projekat/ivs_project/system/synthesis/submodules/altera_merlin_master_agent.sv" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1565276720033 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1565276720033 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "system/synthesis/submodules/altera_merlin_slave_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file system/synthesis/submodules/altera_merlin_slave_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_slave_translator " "Found entity 1: altera_merlin_slave_translator" {  } { { "system/synthesis/submodules/altera_merlin_slave_translator.sv" "" { Text "C:/Users/Dejan/13m041vs_projekat/ivs_project/system/synthesis/submodules/altera_merlin_slave_translator.sv" 35 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1565276720049 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1565276720049 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "system/synthesis/submodules/altera_merlin_master_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file system/synthesis/submodules/altera_merlin_master_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_master_translator " "Found entity 1: altera_merlin_master_translator" {  } { { "system/synthesis/submodules/altera_merlin_master_translator.sv" "" { Text "C:/Users/Dejan/13m041vs_projekat/ivs_project/system/synthesis/submodules/altera_merlin_master_translator.sv" 32 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1565276720065 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1565276720065 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "system/synthesis/submodules/system_worker_3.v 1 1 " "Found 1 design units, including 1 entities, in source file system/synthesis/submodules/system_worker_3.v" { { "Info" "ISGN_ENTITY_NAME" "1 system_worker_3 " "Found entity 1: system_worker_3" {  } { { "system/synthesis/submodules/system_worker_3.v" "" { Text "C:/Users/Dejan/13m041vs_projekat/ivs_project/system/synthesis/submodules/system_worker_3.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1565276720082 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1565276720082 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "system/synthesis/submodules/system_worker_0_mm_interconnect_0.v 1 1 " "Found 1 design units, including 1 entities, in source file system/synthesis/submodules/system_worker_0_mm_interconnect_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 system_worker_0_mm_interconnect_0 " "Found entity 1: system_worker_0_mm_interconnect_0" {  } { { "system/synthesis/submodules/system_worker_0_mm_interconnect_0.v" "" { Text "C:/Users/Dejan/13m041vs_projekat/ivs_project/system/synthesis/submodules/system_worker_0_mm_interconnect_0.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1565276720105 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1565276720105 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "system/synthesis/submodules/system_worker_0_mm_interconnect_0_rsp_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file system/synthesis/submodules/system_worker_0_mm_interconnect_0_rsp_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 system_worker_0_mm_interconnect_0_rsp_mux " "Found entity 1: system_worker_0_mm_interconnect_0_rsp_mux" {  } { { "system/synthesis/submodules/system_worker_0_mm_interconnect_0_rsp_mux.sv" "" { Text "C:/Users/Dejan/13m041vs_projekat/ivs_project/system/synthesis/submodules/system_worker_0_mm_interconnect_0_rsp_mux.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1565276720122 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1565276720122 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "system/synthesis/submodules/system_worker_0_mm_interconnect_0_rsp_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file system/synthesis/submodules/system_worker_0_mm_interconnect_0_rsp_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 system_worker_0_mm_interconnect_0_rsp_demux " "Found entity 1: system_worker_0_mm_interconnect_0_rsp_demux" {  } { { "system/synthesis/submodules/system_worker_0_mm_interconnect_0_rsp_demux.sv" "" { Text "C:/Users/Dejan/13m041vs_projekat/ivs_project/system/synthesis/submodules/system_worker_0_mm_interconnect_0_rsp_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1565276720140 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1565276720140 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "system/synthesis/submodules/system_worker_0_mm_interconnect_0_cmd_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file system/synthesis/submodules/system_worker_0_mm_interconnect_0_cmd_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 system_worker_0_mm_interconnect_0_cmd_mux " "Found entity 1: system_worker_0_mm_interconnect_0_cmd_mux" {  } { { "system/synthesis/submodules/system_worker_0_mm_interconnect_0_cmd_mux.sv" "" { Text "C:/Users/Dejan/13m041vs_projekat/ivs_project/system/synthesis/submodules/system_worker_0_mm_interconnect_0_cmd_mux.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1565276720156 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1565276720156 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "system/synthesis/submodules/system_worker_0_mm_interconnect_0_cmd_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file system/synthesis/submodules/system_worker_0_mm_interconnect_0_cmd_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 system_worker_0_mm_interconnect_0_cmd_demux " "Found entity 1: system_worker_0_mm_interconnect_0_cmd_demux" {  } { { "system/synthesis/submodules/system_worker_0_mm_interconnect_0_cmd_demux.sv" "" { Text "C:/Users/Dejan/13m041vs_projekat/ivs_project/system/synthesis/submodules/system_worker_0_mm_interconnect_0_cmd_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1565276720171 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1565276720171 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel system_worker_0_mm_interconnect_0_router_002.sv(48) " "Verilog HDL Declaration information at system_worker_0_mm_interconnect_0_router_002.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "system/synthesis/submodules/system_worker_0_mm_interconnect_0_router_002.sv" "" { Text "C:/Users/Dejan/13m041vs_projekat/ivs_project/system/synthesis/submodules/system_worker_0_mm_interconnect_0_router_002.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1565276720181 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel system_worker_0_mm_interconnect_0_router_002.sv(49) " "Verilog HDL Declaration information at system_worker_0_mm_interconnect_0_router_002.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "system/synthesis/submodules/system_worker_0_mm_interconnect_0_router_002.sv" "" { Text "C:/Users/Dejan/13m041vs_projekat/ivs_project/system/synthesis/submodules/system_worker_0_mm_interconnect_0_router_002.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1565276720183 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "system/synthesis/submodules/system_worker_0_mm_interconnect_0_router_002.sv 2 2 " "Found 2 design units, including 2 entities, in source file system/synthesis/submodules/system_worker_0_mm_interconnect_0_router_002.sv" { { "Info" "ISGN_ENTITY_NAME" "1 system_worker_0_mm_interconnect_0_router_002_default_decode " "Found entity 1: system_worker_0_mm_interconnect_0_router_002_default_decode" {  } { { "system/synthesis/submodules/system_worker_0_mm_interconnect_0_router_002.sv" "" { Text "C:/Users/Dejan/13m041vs_projekat/ivs_project/system/synthesis/submodules/system_worker_0_mm_interconnect_0_router_002.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1565276720194 ""} { "Info" "ISGN_ENTITY_NAME" "2 system_worker_0_mm_interconnect_0_router_002 " "Found entity 2: system_worker_0_mm_interconnect_0_router_002" {  } { { "system/synthesis/submodules/system_worker_0_mm_interconnect_0_router_002.sv" "" { Text "C:/Users/Dejan/13m041vs_projekat/ivs_project/system/synthesis/submodules/system_worker_0_mm_interconnect_0_router_002.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1565276720194 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1565276720194 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel system_worker_0_mm_interconnect_0_router.sv(48) " "Verilog HDL Declaration information at system_worker_0_mm_interconnect_0_router.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "system/synthesis/submodules/system_worker_0_mm_interconnect_0_router.sv" "" { Text "C:/Users/Dejan/13m041vs_projekat/ivs_project/system/synthesis/submodules/system_worker_0_mm_interconnect_0_router.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1565276720202 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel system_worker_0_mm_interconnect_0_router.sv(49) " "Verilog HDL Declaration information at system_worker_0_mm_interconnect_0_router.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "system/synthesis/submodules/system_worker_0_mm_interconnect_0_router.sv" "" { Text "C:/Users/Dejan/13m041vs_projekat/ivs_project/system/synthesis/submodules/system_worker_0_mm_interconnect_0_router.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1565276720203 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "system/synthesis/submodules/system_worker_0_mm_interconnect_0_router.sv 2 2 " "Found 2 design units, including 2 entities, in source file system/synthesis/submodules/system_worker_0_mm_interconnect_0_router.sv" { { "Info" "ISGN_ENTITY_NAME" "1 system_worker_0_mm_interconnect_0_router_default_decode " "Found entity 1: system_worker_0_mm_interconnect_0_router_default_decode" {  } { { "system/synthesis/submodules/system_worker_0_mm_interconnect_0_router.sv" "" { Text "C:/Users/Dejan/13m041vs_projekat/ivs_project/system/synthesis/submodules/system_worker_0_mm_interconnect_0_router.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1565276720215 ""} { "Info" "ISGN_ENTITY_NAME" "2 system_worker_0_mm_interconnect_0_router " "Found entity 2: system_worker_0_mm_interconnect_0_router" {  } { { "system/synthesis/submodules/system_worker_0_mm_interconnect_0_router.sv" "" { Text "C:/Users/Dejan/13m041vs_projekat/ivs_project/system/synthesis/submodules/system_worker_0_mm_interconnect_0_router.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1565276720215 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1565276720215 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "system/synthesis/submodules/altera_avalon_mm_bridge.v 1 1 " "Found 1 design units, including 1 entities, in source file system/synthesis/submodules/altera_avalon_mm_bridge.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_mm_bridge " "Found entity 1: altera_avalon_mm_bridge" {  } { { "system/synthesis/submodules/altera_avalon_mm_bridge.v" "" { Text "C:/Users/Dejan/13m041vs_projekat/ivs_project/system/synthesis/submodules/altera_avalon_mm_bridge.v" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1565276720231 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1565276720231 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "system/synthesis/submodules/system_manager_jtag_uart.v 5 5 " "Found 5 design units, including 5 entities, in source file system/synthesis/submodules/system_manager_jtag_uart.v" { { "Info" "ISGN_ENTITY_NAME" "1 system_manager_jtag_uart_sim_scfifo_w " "Found entity 1: system_manager_jtag_uart_sim_scfifo_w" {  } { { "system/synthesis/submodules/system_manager_jtag_uart.v" "" { Text "C:/Users/Dejan/13m041vs_projekat/ivs_project/system/synthesis/submodules/system_manager_jtag_uart.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1565276720268 ""} { "Info" "ISGN_ENTITY_NAME" "2 system_manager_jtag_uart_scfifo_w " "Found entity 2: system_manager_jtag_uart_scfifo_w" {  } { { "system/synthesis/submodules/system_manager_jtag_uart.v" "" { Text "C:/Users/Dejan/13m041vs_projekat/ivs_project/system/synthesis/submodules/system_manager_jtag_uart.v" 78 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1565276720268 ""} { "Info" "ISGN_ENTITY_NAME" "3 system_manager_jtag_uart_sim_scfifo_r " "Found entity 3: system_manager_jtag_uart_sim_scfifo_r" {  } { { "system/synthesis/submodules/system_manager_jtag_uart.v" "" { Text "C:/Users/Dejan/13m041vs_projekat/ivs_project/system/synthesis/submodules/system_manager_jtag_uart.v" 164 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1565276720268 ""} { "Info" "ISGN_ENTITY_NAME" "4 system_manager_jtag_uart_scfifo_r " "Found entity 4: system_manager_jtag_uart_scfifo_r" {  } { { "system/synthesis/submodules/system_manager_jtag_uart.v" "" { Text "C:/Users/Dejan/13m041vs_projekat/ivs_project/system/synthesis/submodules/system_manager_jtag_uart.v" 243 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1565276720268 ""} { "Info" "ISGN_ENTITY_NAME" "5 system_manager_jtag_uart " "Found entity 5: system_manager_jtag_uart" {  } { { "system/synthesis/submodules/system_manager_jtag_uart.v" "" { Text "C:/Users/Dejan/13m041vs_projekat/ivs_project/system/synthesis/submodules/system_manager_jtag_uart.v" 331 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1565276720268 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1565276720268 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "system/synthesis/submodules/system_worker_3_cpu.v 1 1 " "Found 1 design units, including 1 entities, in source file system/synthesis/submodules/system_worker_3_cpu.v" { { "Info" "ISGN_ENTITY_NAME" "1 system_worker_3_cpu " "Found entity 1: system_worker_3_cpu" {  } { { "system/synthesis/submodules/system_worker_3_cpu.v" "" { Text "C:/Users/Dejan/13m041vs_projekat/ivs_project/system/synthesis/submodules/system_worker_3_cpu.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1565276720285 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1565276720285 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "system/synthesis/submodules/system_worker_3_cpu_cpu.v 27 27 " "Found 27 design units, including 27 entities, in source file system/synthesis/submodules/system_worker_3_cpu_cpu.v" { { "Info" "ISGN_ENTITY_NAME" "1 system_worker_3_cpu_cpu_ic_data_module " "Found entity 1: system_worker_3_cpu_cpu_ic_data_module" {  } { { "system/synthesis/submodules/system_worker_3_cpu_cpu.v" "" { Text "C:/Users/Dejan/13m041vs_projekat/ivs_project/system/synthesis/submodules/system_worker_3_cpu_cpu.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1565276722028 ""} { "Info" "ISGN_ENTITY_NAME" "2 system_worker_3_cpu_cpu_ic_tag_module " "Found entity 2: system_worker_3_cpu_cpu_ic_tag_module" {  } { { "system/synthesis/submodules/system_worker_3_cpu_cpu.v" "" { Text "C:/Users/Dejan/13m041vs_projekat/ivs_project/system/synthesis/submodules/system_worker_3_cpu_cpu.v" 89 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1565276722028 ""} { "Info" "ISGN_ENTITY_NAME" "3 system_worker_3_cpu_cpu_bht_module " "Found entity 3: system_worker_3_cpu_cpu_bht_module" {  } { { "system/synthesis/submodules/system_worker_3_cpu_cpu.v" "" { Text "C:/Users/Dejan/13m041vs_projekat/ivs_project/system/synthesis/submodules/system_worker_3_cpu_cpu.v" 158 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1565276722028 ""} { "Info" "ISGN_ENTITY_NAME" "4 system_worker_3_cpu_cpu_register_bank_a_module " "Found entity 4: system_worker_3_cpu_cpu_register_bank_a_module" {  } { { "system/synthesis/submodules/system_worker_3_cpu_cpu.v" "" { Text "C:/Users/Dejan/13m041vs_projekat/ivs_project/system/synthesis/submodules/system_worker_3_cpu_cpu.v" 227 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1565276722028 ""} { "Info" "ISGN_ENTITY_NAME" "5 system_worker_3_cpu_cpu_register_bank_b_module " "Found entity 5: system_worker_3_cpu_cpu_register_bank_b_module" {  } { { "system/synthesis/submodules/system_worker_3_cpu_cpu.v" "" { Text "C:/Users/Dejan/13m041vs_projekat/ivs_project/system/synthesis/submodules/system_worker_3_cpu_cpu.v" 293 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1565276722028 ""} { "Info" "ISGN_ENTITY_NAME" "6 system_worker_3_cpu_cpu_dc_tag_module " "Found entity 6: system_worker_3_cpu_cpu_dc_tag_module" {  } { { "system/synthesis/submodules/system_worker_3_cpu_cpu.v" "" { Text "C:/Users/Dejan/13m041vs_projekat/ivs_project/system/synthesis/submodules/system_worker_3_cpu_cpu.v" 359 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1565276722028 ""} { "Info" "ISGN_ENTITY_NAME" "7 system_worker_3_cpu_cpu_dc_data_module " "Found entity 7: system_worker_3_cpu_cpu_dc_data_module" {  } { { "system/synthesis/submodules/system_worker_3_cpu_cpu.v" "" { Text "C:/Users/Dejan/13m041vs_projekat/ivs_project/system/synthesis/submodules/system_worker_3_cpu_cpu.v" 425 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1565276722028 ""} { "Info" "ISGN_ENTITY_NAME" "8 system_worker_3_cpu_cpu_dc_victim_module " "Found entity 8: system_worker_3_cpu_cpu_dc_victim_module" {  } { { "system/synthesis/submodules/system_worker_3_cpu_cpu.v" "" { Text "C:/Users/Dejan/13m041vs_projekat/ivs_project/system/synthesis/submodules/system_worker_3_cpu_cpu.v" 494 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1565276722028 ""} { "Info" "ISGN_ENTITY_NAME" "9 system_worker_3_cpu_cpu_nios2_oci_debug " "Found entity 9: system_worker_3_cpu_cpu_nios2_oci_debug" {  } { { "system/synthesis/submodules/system_worker_3_cpu_cpu.v" "" { Text "C:/Users/Dejan/13m041vs_projekat/ivs_project/system/synthesis/submodules/system_worker_3_cpu_cpu.v" 562 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1565276722028 ""} { "Info" "ISGN_ENTITY_NAME" "10 system_worker_3_cpu_cpu_nios2_oci_break " "Found entity 10: system_worker_3_cpu_cpu_nios2_oci_break" {  } { { "system/synthesis/submodules/system_worker_3_cpu_cpu.v" "" { Text "C:/Users/Dejan/13m041vs_projekat/ivs_project/system/synthesis/submodules/system_worker_3_cpu_cpu.v" 708 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1565276722028 ""} { "Info" "ISGN_ENTITY_NAME" "11 system_worker_3_cpu_cpu_nios2_oci_xbrk " "Found entity 11: system_worker_3_cpu_cpu_nios2_oci_xbrk" {  } { { "system/synthesis/submodules/system_worker_3_cpu_cpu.v" "" { Text "C:/Users/Dejan/13m041vs_projekat/ivs_project/system/synthesis/submodules/system_worker_3_cpu_cpu.v" 1001 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1565276722028 ""} { "Info" "ISGN_ENTITY_NAME" "12 system_worker_3_cpu_cpu_nios2_oci_dbrk " "Found entity 12: system_worker_3_cpu_cpu_nios2_oci_dbrk" {  } { { "system/synthesis/submodules/system_worker_3_cpu_cpu.v" "" { Text "C:/Users/Dejan/13m041vs_projekat/ivs_project/system/synthesis/submodules/system_worker_3_cpu_cpu.v" 1262 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1565276722028 ""} { "Info" "ISGN_ENTITY_NAME" "13 system_worker_3_cpu_cpu_nios2_oci_itrace " "Found entity 13: system_worker_3_cpu_cpu_nios2_oci_itrace" {  } { { "system/synthesis/submodules/system_worker_3_cpu_cpu.v" "" { Text "C:/Users/Dejan/13m041vs_projekat/ivs_project/system/synthesis/submodules/system_worker_3_cpu_cpu.v" 1451 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1565276722028 ""} { "Info" "ISGN_ENTITY_NAME" "14 system_worker_3_cpu_cpu_nios2_oci_td_mode " "Found entity 14: system_worker_3_cpu_cpu_nios2_oci_td_mode" {  } { { "system/synthesis/submodules/system_worker_3_cpu_cpu.v" "" { Text "C:/Users/Dejan/13m041vs_projekat/ivs_project/system/synthesis/submodules/system_worker_3_cpu_cpu.v" 1634 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1565276722028 ""} { "Info" "ISGN_ENTITY_NAME" "15 system_worker_3_cpu_cpu_nios2_oci_dtrace " "Found entity 15: system_worker_3_cpu_cpu_nios2_oci_dtrace" {  } { { "system/synthesis/submodules/system_worker_3_cpu_cpu.v" "" { Text "C:/Users/Dejan/13m041vs_projekat/ivs_project/system/synthesis/submodules/system_worker_3_cpu_cpu.v" 1702 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1565276722028 ""} { "Info" "ISGN_ENTITY_NAME" "16 system_worker_3_cpu_cpu_nios2_oci_compute_input_tm_cnt " "Found entity 16: system_worker_3_cpu_cpu_nios2_oci_compute_input_tm_cnt" {  } { { "system/synthesis/submodules/system_worker_3_cpu_cpu.v" "" { Text "C:/Users/Dejan/13m041vs_projekat/ivs_project/system/synthesis/submodules/system_worker_3_cpu_cpu.v" 1784 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1565276722028 ""} { "Info" "ISGN_ENTITY_NAME" "17 system_worker_3_cpu_cpu_nios2_oci_fifo_wrptr_inc " "Found entity 17: system_worker_3_cpu_cpu_nios2_oci_fifo_wrptr_inc" {  } { { "system/synthesis/submodules/system_worker_3_cpu_cpu.v" "" { Text "C:/Users/Dejan/13m041vs_projekat/ivs_project/system/synthesis/submodules/system_worker_3_cpu_cpu.v" 1856 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1565276722028 ""} { "Info" "ISGN_ENTITY_NAME" "18 system_worker_3_cpu_cpu_nios2_oci_fifo_cnt_inc " "Found entity 18: system_worker_3_cpu_cpu_nios2_oci_fifo_cnt_inc" {  } { { "system/synthesis/submodules/system_worker_3_cpu_cpu.v" "" { Text "C:/Users/Dejan/13m041vs_projekat/ivs_project/system/synthesis/submodules/system_worker_3_cpu_cpu.v" 1899 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1565276722028 ""} { "Info" "ISGN_ENTITY_NAME" "19 system_worker_3_cpu_cpu_nios2_oci_fifo " "Found entity 19: system_worker_3_cpu_cpu_nios2_oci_fifo" {  } { { "system/synthesis/submodules/system_worker_3_cpu_cpu.v" "" { Text "C:/Users/Dejan/13m041vs_projekat/ivs_project/system/synthesis/submodules/system_worker_3_cpu_cpu.v" 1946 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1565276722028 ""} { "Info" "ISGN_ENTITY_NAME" "20 system_worker_3_cpu_cpu_nios2_oci_pib " "Found entity 20: system_worker_3_cpu_cpu_nios2_oci_pib" {  } { { "system/synthesis/submodules/system_worker_3_cpu_cpu.v" "" { Text "C:/Users/Dejan/13m041vs_projekat/ivs_project/system/synthesis/submodules/system_worker_3_cpu_cpu.v" 2432 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1565276722028 ""} { "Info" "ISGN_ENTITY_NAME" "21 system_worker_3_cpu_cpu_nios2_oci_im " "Found entity 21: system_worker_3_cpu_cpu_nios2_oci_im" {  } { { "system/synthesis/submodules/system_worker_3_cpu_cpu.v" "" { Text "C:/Users/Dejan/13m041vs_projekat/ivs_project/system/synthesis/submodules/system_worker_3_cpu_cpu.v" 2455 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1565276722028 ""} { "Info" "ISGN_ENTITY_NAME" "22 system_worker_3_cpu_cpu_nios2_performance_monitors " "Found entity 22: system_worker_3_cpu_cpu_nios2_performance_monitors" {  } { { "system/synthesis/submodules/system_worker_3_cpu_cpu.v" "" { Text "C:/Users/Dejan/13m041vs_projekat/ivs_project/system/synthesis/submodules/system_worker_3_cpu_cpu.v" 2525 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1565276722028 ""} { "Info" "ISGN_ENTITY_NAME" "23 system_worker_3_cpu_cpu_nios2_avalon_reg " "Found entity 23: system_worker_3_cpu_cpu_nios2_avalon_reg" {  } { { "system/synthesis/submodules/system_worker_3_cpu_cpu.v" "" { Text "C:/Users/Dejan/13m041vs_projekat/ivs_project/system/synthesis/submodules/system_worker_3_cpu_cpu.v" 2542 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1565276722028 ""} { "Info" "ISGN_ENTITY_NAME" "24 system_worker_3_cpu_cpu_ociram_sp_ram_module " "Found entity 24: system_worker_3_cpu_cpu_ociram_sp_ram_module" {  } { { "system/synthesis/submodules/system_worker_3_cpu_cpu.v" "" { Text "C:/Users/Dejan/13m041vs_projekat/ivs_project/system/synthesis/submodules/system_worker_3_cpu_cpu.v" 2635 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1565276722028 ""} { "Info" "ISGN_ENTITY_NAME" "25 system_worker_3_cpu_cpu_nios2_ocimem " "Found entity 25: system_worker_3_cpu_cpu_nios2_ocimem" {  } { { "system/synthesis/submodules/system_worker_3_cpu_cpu.v" "" { Text "C:/Users/Dejan/13m041vs_projekat/ivs_project/system/synthesis/submodules/system_worker_3_cpu_cpu.v" 2700 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1565276722028 ""} { "Info" "ISGN_ENTITY_NAME" "26 system_worker_3_cpu_cpu_nios2_oci " "Found entity 26: system_worker_3_cpu_cpu_nios2_oci" {  } { { "system/synthesis/submodules/system_worker_3_cpu_cpu.v" "" { Text "C:/Users/Dejan/13m041vs_projekat/ivs_project/system/synthesis/submodules/system_worker_3_cpu_cpu.v" 2881 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1565276722028 ""} { "Info" "ISGN_ENTITY_NAME" "27 system_worker_3_cpu_cpu " "Found entity 27: system_worker_3_cpu_cpu" {  } { { "system/synthesis/submodules/system_worker_3_cpu_cpu.v" "" { Text "C:/Users/Dejan/13m041vs_projekat/ivs_project/system/synthesis/submodules/system_worker_3_cpu_cpu.v" 3426 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1565276722028 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1565276722028 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "system/synthesis/submodules/system_worker_3_cpu_cpu_debug_slave_sysclk.v 1 1 " "Found 1 design units, including 1 entities, in source file system/synthesis/submodules/system_worker_3_cpu_cpu_debug_slave_sysclk.v" { { "Info" "ISGN_ENTITY_NAME" "1 system_worker_3_cpu_cpu_debug_slave_sysclk " "Found entity 1: system_worker_3_cpu_cpu_debug_slave_sysclk" {  } { { "system/synthesis/submodules/system_worker_3_cpu_cpu_debug_slave_sysclk.v" "" { Text "C:/Users/Dejan/13m041vs_projekat/ivs_project/system/synthesis/submodules/system_worker_3_cpu_cpu_debug_slave_sysclk.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1565276722048 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1565276722048 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "system/synthesis/submodules/system_worker_3_cpu_cpu_debug_slave_tck.v 1 1 " "Found 1 design units, including 1 entities, in source file system/synthesis/submodules/system_worker_3_cpu_cpu_debug_slave_tck.v" { { "Info" "ISGN_ENTITY_NAME" "1 system_worker_3_cpu_cpu_debug_slave_tck " "Found entity 1: system_worker_3_cpu_cpu_debug_slave_tck" {  } { { "system/synthesis/submodules/system_worker_3_cpu_cpu_debug_slave_tck.v" "" { Text "C:/Users/Dejan/13m041vs_projekat/ivs_project/system/synthesis/submodules/system_worker_3_cpu_cpu_debug_slave_tck.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1565276722067 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1565276722067 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "system/synthesis/submodules/system_worker_3_cpu_cpu_debug_slave_wrapper.v 1 1 " "Found 1 design units, including 1 entities, in source file system/synthesis/submodules/system_worker_3_cpu_cpu_debug_slave_wrapper.v" { { "Info" "ISGN_ENTITY_NAME" "1 system_worker_3_cpu_cpu_debug_slave_wrapper " "Found entity 1: system_worker_3_cpu_cpu_debug_slave_wrapper" {  } { { "system/synthesis/submodules/system_worker_3_cpu_cpu_debug_slave_wrapper.v" "" { Text "C:/Users/Dejan/13m041vs_projekat/ivs_project/system/synthesis/submodules/system_worker_3_cpu_cpu_debug_slave_wrapper.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1565276722087 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1565276722087 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "system/synthesis/submodules/system_worker_3_cpu_cpu_mult_cell.v 1 1 " "Found 1 design units, including 1 entities, in source file system/synthesis/submodules/system_worker_3_cpu_cpu_mult_cell.v" { { "Info" "ISGN_ENTITY_NAME" "1 system_worker_3_cpu_cpu_mult_cell " "Found entity 1: system_worker_3_cpu_cpu_mult_cell" {  } { { "system/synthesis/submodules/system_worker_3_cpu_cpu_mult_cell.v" "" { Text "C:/Users/Dejan/13m041vs_projekat/ivs_project/system/synthesis/submodules/system_worker_3_cpu_cpu_mult_cell.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1565276722106 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1565276722106 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "system/synthesis/submodules/system_worker_3_cpu_cpu_test_bench.v 1 1 " "Found 1 design units, including 1 entities, in source file system/synthesis/submodules/system_worker_3_cpu_cpu_test_bench.v" { { "Info" "ISGN_ENTITY_NAME" "1 system_worker_3_cpu_cpu_test_bench " "Found entity 1: system_worker_3_cpu_cpu_test_bench" {  } { { "system/synthesis/submodules/system_worker_3_cpu_cpu_test_bench.v" "" { Text "C:/Users/Dejan/13m041vs_projekat/ivs_project/system/synthesis/submodules/system_worker_3_cpu_cpu_test_bench.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1565276722137 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1565276722137 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "system/synthesis/submodules/system_worker_2.v 1 1 " "Found 1 design units, including 1 entities, in source file system/synthesis/submodules/system_worker_2.v" { { "Info" "ISGN_ENTITY_NAME" "1 system_worker_2 " "Found entity 1: system_worker_2" {  } { { "system/synthesis/submodules/system_worker_2.v" "" { Text "C:/Users/Dejan/13m041vs_projekat/ivs_project/system/synthesis/submodules/system_worker_2.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1565276722158 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1565276722158 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "system/synthesis/submodules/system_worker_2_cpu.v 1 1 " "Found 1 design units, including 1 entities, in source file system/synthesis/submodules/system_worker_2_cpu.v" { { "Info" "ISGN_ENTITY_NAME" "1 system_worker_2_cpu " "Found entity 1: system_worker_2_cpu" {  } { { "system/synthesis/submodules/system_worker_2_cpu.v" "" { Text "C:/Users/Dejan/13m041vs_projekat/ivs_project/system/synthesis/submodules/system_worker_2_cpu.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1565276722177 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1565276722177 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "system/synthesis/submodules/system_worker_2_cpu_cpu.v 27 27 " "Found 27 design units, including 27 entities, in source file system/synthesis/submodules/system_worker_2_cpu_cpu.v" { { "Info" "ISGN_ENTITY_NAME" "1 system_worker_2_cpu_cpu_ic_data_module " "Found entity 1: system_worker_2_cpu_cpu_ic_data_module" {  } { { "system/synthesis/submodules/system_worker_2_cpu_cpu.v" "" { Text "C:/Users/Dejan/13m041vs_projekat/ivs_project/system/synthesis/submodules/system_worker_2_cpu_cpu.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1565276723952 ""} { "Info" "ISGN_ENTITY_NAME" "2 system_worker_2_cpu_cpu_ic_tag_module " "Found entity 2: system_worker_2_cpu_cpu_ic_tag_module" {  } { { "system/synthesis/submodules/system_worker_2_cpu_cpu.v" "" { Text "C:/Users/Dejan/13m041vs_projekat/ivs_project/system/synthesis/submodules/system_worker_2_cpu_cpu.v" 89 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1565276723952 ""} { "Info" "ISGN_ENTITY_NAME" "3 system_worker_2_cpu_cpu_bht_module " "Found entity 3: system_worker_2_cpu_cpu_bht_module" {  } { { "system/synthesis/submodules/system_worker_2_cpu_cpu.v" "" { Text "C:/Users/Dejan/13m041vs_projekat/ivs_project/system/synthesis/submodules/system_worker_2_cpu_cpu.v" 158 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1565276723952 ""} { "Info" "ISGN_ENTITY_NAME" "4 system_worker_2_cpu_cpu_register_bank_a_module " "Found entity 4: system_worker_2_cpu_cpu_register_bank_a_module" {  } { { "system/synthesis/submodules/system_worker_2_cpu_cpu.v" "" { Text "C:/Users/Dejan/13m041vs_projekat/ivs_project/system/synthesis/submodules/system_worker_2_cpu_cpu.v" 227 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1565276723952 ""} { "Info" "ISGN_ENTITY_NAME" "5 system_worker_2_cpu_cpu_register_bank_b_module " "Found entity 5: system_worker_2_cpu_cpu_register_bank_b_module" {  } { { "system/synthesis/submodules/system_worker_2_cpu_cpu.v" "" { Text "C:/Users/Dejan/13m041vs_projekat/ivs_project/system/synthesis/submodules/system_worker_2_cpu_cpu.v" 293 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1565276723952 ""} { "Info" "ISGN_ENTITY_NAME" "6 system_worker_2_cpu_cpu_dc_tag_module " "Found entity 6: system_worker_2_cpu_cpu_dc_tag_module" {  } { { "system/synthesis/submodules/system_worker_2_cpu_cpu.v" "" { Text "C:/Users/Dejan/13m041vs_projekat/ivs_project/system/synthesis/submodules/system_worker_2_cpu_cpu.v" 359 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1565276723952 ""} { "Info" "ISGN_ENTITY_NAME" "7 system_worker_2_cpu_cpu_dc_data_module " "Found entity 7: system_worker_2_cpu_cpu_dc_data_module" {  } { { "system/synthesis/submodules/system_worker_2_cpu_cpu.v" "" { Text "C:/Users/Dejan/13m041vs_projekat/ivs_project/system/synthesis/submodules/system_worker_2_cpu_cpu.v" 425 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1565276723952 ""} { "Info" "ISGN_ENTITY_NAME" "8 system_worker_2_cpu_cpu_dc_victim_module " "Found entity 8: system_worker_2_cpu_cpu_dc_victim_module" {  } { { "system/synthesis/submodules/system_worker_2_cpu_cpu.v" "" { Text "C:/Users/Dejan/13m041vs_projekat/ivs_project/system/synthesis/submodules/system_worker_2_cpu_cpu.v" 494 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1565276723952 ""} { "Info" "ISGN_ENTITY_NAME" "9 system_worker_2_cpu_cpu_nios2_oci_debug " "Found entity 9: system_worker_2_cpu_cpu_nios2_oci_debug" {  } { { "system/synthesis/submodules/system_worker_2_cpu_cpu.v" "" { Text "C:/Users/Dejan/13m041vs_projekat/ivs_project/system/synthesis/submodules/system_worker_2_cpu_cpu.v" 562 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1565276723952 ""} { "Info" "ISGN_ENTITY_NAME" "10 system_worker_2_cpu_cpu_nios2_oci_break " "Found entity 10: system_worker_2_cpu_cpu_nios2_oci_break" {  } { { "system/synthesis/submodules/system_worker_2_cpu_cpu.v" "" { Text "C:/Users/Dejan/13m041vs_projekat/ivs_project/system/synthesis/submodules/system_worker_2_cpu_cpu.v" 708 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1565276723952 ""} { "Info" "ISGN_ENTITY_NAME" "11 system_worker_2_cpu_cpu_nios2_oci_xbrk " "Found entity 11: system_worker_2_cpu_cpu_nios2_oci_xbrk" {  } { { "system/synthesis/submodules/system_worker_2_cpu_cpu.v" "" { Text "C:/Users/Dejan/13m041vs_projekat/ivs_project/system/synthesis/submodules/system_worker_2_cpu_cpu.v" 1001 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1565276723952 ""} { "Info" "ISGN_ENTITY_NAME" "12 system_worker_2_cpu_cpu_nios2_oci_dbrk " "Found entity 12: system_worker_2_cpu_cpu_nios2_oci_dbrk" {  } { { "system/synthesis/submodules/system_worker_2_cpu_cpu.v" "" { Text "C:/Users/Dejan/13m041vs_projekat/ivs_project/system/synthesis/submodules/system_worker_2_cpu_cpu.v" 1262 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1565276723952 ""} { "Info" "ISGN_ENTITY_NAME" "13 system_worker_2_cpu_cpu_nios2_oci_itrace " "Found entity 13: system_worker_2_cpu_cpu_nios2_oci_itrace" {  } { { "system/synthesis/submodules/system_worker_2_cpu_cpu.v" "" { Text "C:/Users/Dejan/13m041vs_projekat/ivs_project/system/synthesis/submodules/system_worker_2_cpu_cpu.v" 1451 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1565276723952 ""} { "Info" "ISGN_ENTITY_NAME" "14 system_worker_2_cpu_cpu_nios2_oci_td_mode " "Found entity 14: system_worker_2_cpu_cpu_nios2_oci_td_mode" {  } { { "system/synthesis/submodules/system_worker_2_cpu_cpu.v" "" { Text "C:/Users/Dejan/13m041vs_projekat/ivs_project/system/synthesis/submodules/system_worker_2_cpu_cpu.v" 1634 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1565276723952 ""} { "Info" "ISGN_ENTITY_NAME" "15 system_worker_2_cpu_cpu_nios2_oci_dtrace " "Found entity 15: system_worker_2_cpu_cpu_nios2_oci_dtrace" {  } { { "system/synthesis/submodules/system_worker_2_cpu_cpu.v" "" { Text "C:/Users/Dejan/13m041vs_projekat/ivs_project/system/synthesis/submodules/system_worker_2_cpu_cpu.v" 1702 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1565276723952 ""} { "Info" "ISGN_ENTITY_NAME" "16 system_worker_2_cpu_cpu_nios2_oci_compute_input_tm_cnt " "Found entity 16: system_worker_2_cpu_cpu_nios2_oci_compute_input_tm_cnt" {  } { { "system/synthesis/submodules/system_worker_2_cpu_cpu.v" "" { Text "C:/Users/Dejan/13m041vs_projekat/ivs_project/system/synthesis/submodules/system_worker_2_cpu_cpu.v" 1784 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1565276723952 ""} { "Info" "ISGN_ENTITY_NAME" "17 system_worker_2_cpu_cpu_nios2_oci_fifo_wrptr_inc " "Found entity 17: system_worker_2_cpu_cpu_nios2_oci_fifo_wrptr_inc" {  } { { "system/synthesis/submodules/system_worker_2_cpu_cpu.v" "" { Text "C:/Users/Dejan/13m041vs_projekat/ivs_project/system/synthesis/submodules/system_worker_2_cpu_cpu.v" 1856 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1565276723952 ""} { "Info" "ISGN_ENTITY_NAME" "18 system_worker_2_cpu_cpu_nios2_oci_fifo_cnt_inc " "Found entity 18: system_worker_2_cpu_cpu_nios2_oci_fifo_cnt_inc" {  } { { "system/synthesis/submodules/system_worker_2_cpu_cpu.v" "" { Text "C:/Users/Dejan/13m041vs_projekat/ivs_project/system/synthesis/submodules/system_worker_2_cpu_cpu.v" 1899 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1565276723952 ""} { "Info" "ISGN_ENTITY_NAME" "19 system_worker_2_cpu_cpu_nios2_oci_fifo " "Found entity 19: system_worker_2_cpu_cpu_nios2_oci_fifo" {  } { { "system/synthesis/submodules/system_worker_2_cpu_cpu.v" "" { Text "C:/Users/Dejan/13m041vs_projekat/ivs_project/system/synthesis/submodules/system_worker_2_cpu_cpu.v" 1946 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1565276723952 ""} { "Info" "ISGN_ENTITY_NAME" "20 system_worker_2_cpu_cpu_nios2_oci_pib " "Found entity 20: system_worker_2_cpu_cpu_nios2_oci_pib" {  } { { "system/synthesis/submodules/system_worker_2_cpu_cpu.v" "" { Text "C:/Users/Dejan/13m041vs_projekat/ivs_project/system/synthesis/submodules/system_worker_2_cpu_cpu.v" 2432 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1565276723952 ""} { "Info" "ISGN_ENTITY_NAME" "21 system_worker_2_cpu_cpu_nios2_oci_im " "Found entity 21: system_worker_2_cpu_cpu_nios2_oci_im" {  } { { "system/synthesis/submodules/system_worker_2_cpu_cpu.v" "" { Text "C:/Users/Dejan/13m041vs_projekat/ivs_project/system/synthesis/submodules/system_worker_2_cpu_cpu.v" 2455 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1565276723952 ""} { "Info" "ISGN_ENTITY_NAME" "22 system_worker_2_cpu_cpu_nios2_performance_monitors " "Found entity 22: system_worker_2_cpu_cpu_nios2_performance_monitors" {  } { { "system/synthesis/submodules/system_worker_2_cpu_cpu.v" "" { Text "C:/Users/Dejan/13m041vs_projekat/ivs_project/system/synthesis/submodules/system_worker_2_cpu_cpu.v" 2525 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1565276723952 ""} { "Info" "ISGN_ENTITY_NAME" "23 system_worker_2_cpu_cpu_nios2_avalon_reg " "Found entity 23: system_worker_2_cpu_cpu_nios2_avalon_reg" {  } { { "system/synthesis/submodules/system_worker_2_cpu_cpu.v" "" { Text "C:/Users/Dejan/13m041vs_projekat/ivs_project/system/synthesis/submodules/system_worker_2_cpu_cpu.v" 2542 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1565276723952 ""} { "Info" "ISGN_ENTITY_NAME" "24 system_worker_2_cpu_cpu_ociram_sp_ram_module " "Found entity 24: system_worker_2_cpu_cpu_ociram_sp_ram_module" {  } { { "system/synthesis/submodules/system_worker_2_cpu_cpu.v" "" { Text "C:/Users/Dejan/13m041vs_projekat/ivs_project/system/synthesis/submodules/system_worker_2_cpu_cpu.v" 2635 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1565276723952 ""} { "Info" "ISGN_ENTITY_NAME" "25 system_worker_2_cpu_cpu_nios2_ocimem " "Found entity 25: system_worker_2_cpu_cpu_nios2_ocimem" {  } { { "system/synthesis/submodules/system_worker_2_cpu_cpu.v" "" { Text "C:/Users/Dejan/13m041vs_projekat/ivs_project/system/synthesis/submodules/system_worker_2_cpu_cpu.v" 2700 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1565276723952 ""} { "Info" "ISGN_ENTITY_NAME" "26 system_worker_2_cpu_cpu_nios2_oci " "Found entity 26: system_worker_2_cpu_cpu_nios2_oci" {  } { { "system/synthesis/submodules/system_worker_2_cpu_cpu.v" "" { Text "C:/Users/Dejan/13m041vs_projekat/ivs_project/system/synthesis/submodules/system_worker_2_cpu_cpu.v" 2881 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1565276723952 ""} { "Info" "ISGN_ENTITY_NAME" "27 system_worker_2_cpu_cpu " "Found entity 27: system_worker_2_cpu_cpu" {  } { { "system/synthesis/submodules/system_worker_2_cpu_cpu.v" "" { Text "C:/Users/Dejan/13m041vs_projekat/ivs_project/system/synthesis/submodules/system_worker_2_cpu_cpu.v" 3426 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1565276723952 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1565276723952 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "system/synthesis/submodules/system_worker_2_cpu_cpu_debug_slave_sysclk.v 1 1 " "Found 1 design units, including 1 entities, in source file system/synthesis/submodules/system_worker_2_cpu_cpu_debug_slave_sysclk.v" { { "Info" "ISGN_ENTITY_NAME" "1 system_worker_2_cpu_cpu_debug_slave_sysclk " "Found entity 1: system_worker_2_cpu_cpu_debug_slave_sysclk" {  } { { "system/synthesis/submodules/system_worker_2_cpu_cpu_debug_slave_sysclk.v" "" { Text "C:/Users/Dejan/13m041vs_projekat/ivs_project/system/synthesis/submodules/system_worker_2_cpu_cpu_debug_slave_sysclk.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1565276723974 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1565276723974 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "system/synthesis/submodules/system_worker_2_cpu_cpu_debug_slave_tck.v 1 1 " "Found 1 design units, including 1 entities, in source file system/synthesis/submodules/system_worker_2_cpu_cpu_debug_slave_tck.v" { { "Info" "ISGN_ENTITY_NAME" "1 system_worker_2_cpu_cpu_debug_slave_tck " "Found entity 1: system_worker_2_cpu_cpu_debug_slave_tck" {  } { { "system/synthesis/submodules/system_worker_2_cpu_cpu_debug_slave_tck.v" "" { Text "C:/Users/Dejan/13m041vs_projekat/ivs_project/system/synthesis/submodules/system_worker_2_cpu_cpu_debug_slave_tck.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1565276723994 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1565276723994 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "system/synthesis/submodules/system_worker_2_cpu_cpu_debug_slave_wrapper.v 1 1 " "Found 1 design units, including 1 entities, in source file system/synthesis/submodules/system_worker_2_cpu_cpu_debug_slave_wrapper.v" { { "Info" "ISGN_ENTITY_NAME" "1 system_worker_2_cpu_cpu_debug_slave_wrapper " "Found entity 1: system_worker_2_cpu_cpu_debug_slave_wrapper" {  } { { "system/synthesis/submodules/system_worker_2_cpu_cpu_debug_slave_wrapper.v" "" { Text "C:/Users/Dejan/13m041vs_projekat/ivs_project/system/synthesis/submodules/system_worker_2_cpu_cpu_debug_slave_wrapper.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1565276724015 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1565276724015 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "system/synthesis/submodules/system_worker_2_cpu_cpu_mult_cell.v 1 1 " "Found 1 design units, including 1 entities, in source file system/synthesis/submodules/system_worker_2_cpu_cpu_mult_cell.v" { { "Info" "ISGN_ENTITY_NAME" "1 system_worker_2_cpu_cpu_mult_cell " "Found entity 1: system_worker_2_cpu_cpu_mult_cell" {  } { { "system/synthesis/submodules/system_worker_2_cpu_cpu_mult_cell.v" "" { Text "C:/Users/Dejan/13m041vs_projekat/ivs_project/system/synthesis/submodules/system_worker_2_cpu_cpu_mult_cell.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1565276724037 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1565276724037 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "system/synthesis/submodules/system_worker_2_cpu_cpu_test_bench.v 1 1 " "Found 1 design units, including 1 entities, in source file system/synthesis/submodules/system_worker_2_cpu_cpu_test_bench.v" { { "Info" "ISGN_ENTITY_NAME" "1 system_worker_2_cpu_cpu_test_bench " "Found entity 1: system_worker_2_cpu_cpu_test_bench" {  } { { "system/synthesis/submodules/system_worker_2_cpu_cpu_test_bench.v" "" { Text "C:/Users/Dejan/13m041vs_projekat/ivs_project/system/synthesis/submodules/system_worker_2_cpu_cpu_test_bench.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1565276724060 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1565276724060 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "system/synthesis/submodules/system_worker_1.v 1 1 " "Found 1 design units, including 1 entities, in source file system/synthesis/submodules/system_worker_1.v" { { "Info" "ISGN_ENTITY_NAME" "1 system_worker_1 " "Found entity 1: system_worker_1" {  } { { "system/synthesis/submodules/system_worker_1.v" "" { Text "C:/Users/Dejan/13m041vs_projekat/ivs_project/system/synthesis/submodules/system_worker_1.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1565276724079 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1565276724079 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "system/synthesis/submodules/system_worker_1_cpu.v 1 1 " "Found 1 design units, including 1 entities, in source file system/synthesis/submodules/system_worker_1_cpu.v" { { "Info" "ISGN_ENTITY_NAME" "1 system_worker_1_cpu " "Found entity 1: system_worker_1_cpu" {  } { { "system/synthesis/submodules/system_worker_1_cpu.v" "" { Text "C:/Users/Dejan/13m041vs_projekat/ivs_project/system/synthesis/submodules/system_worker_1_cpu.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1565276724098 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1565276724098 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "system/synthesis/submodules/system_worker_1_cpu_cpu.v 27 27 " "Found 27 design units, including 27 entities, in source file system/synthesis/submodules/system_worker_1_cpu_cpu.v" { { "Info" "ISGN_ENTITY_NAME" "1 system_worker_1_cpu_cpu_ic_data_module " "Found entity 1: system_worker_1_cpu_cpu_ic_data_module" {  } { { "system/synthesis/submodules/system_worker_1_cpu_cpu.v" "" { Text "C:/Users/Dejan/13m041vs_projekat/ivs_project/system/synthesis/submodules/system_worker_1_cpu_cpu.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1565276725992 ""} { "Info" "ISGN_ENTITY_NAME" "2 system_worker_1_cpu_cpu_ic_tag_module " "Found entity 2: system_worker_1_cpu_cpu_ic_tag_module" {  } { { "system/synthesis/submodules/system_worker_1_cpu_cpu.v" "" { Text "C:/Users/Dejan/13m041vs_projekat/ivs_project/system/synthesis/submodules/system_worker_1_cpu_cpu.v" 89 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1565276725992 ""} { "Info" "ISGN_ENTITY_NAME" "3 system_worker_1_cpu_cpu_bht_module " "Found entity 3: system_worker_1_cpu_cpu_bht_module" {  } { { "system/synthesis/submodules/system_worker_1_cpu_cpu.v" "" { Text "C:/Users/Dejan/13m041vs_projekat/ivs_project/system/synthesis/submodules/system_worker_1_cpu_cpu.v" 158 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1565276725992 ""} { "Info" "ISGN_ENTITY_NAME" "4 system_worker_1_cpu_cpu_register_bank_a_module " "Found entity 4: system_worker_1_cpu_cpu_register_bank_a_module" {  } { { "system/synthesis/submodules/system_worker_1_cpu_cpu.v" "" { Text "C:/Users/Dejan/13m041vs_projekat/ivs_project/system/synthesis/submodules/system_worker_1_cpu_cpu.v" 227 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1565276725992 ""} { "Info" "ISGN_ENTITY_NAME" "5 system_worker_1_cpu_cpu_register_bank_b_module " "Found entity 5: system_worker_1_cpu_cpu_register_bank_b_module" {  } { { "system/synthesis/submodules/system_worker_1_cpu_cpu.v" "" { Text "C:/Users/Dejan/13m041vs_projekat/ivs_project/system/synthesis/submodules/system_worker_1_cpu_cpu.v" 293 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1565276725992 ""} { "Info" "ISGN_ENTITY_NAME" "6 system_worker_1_cpu_cpu_dc_tag_module " "Found entity 6: system_worker_1_cpu_cpu_dc_tag_module" {  } { { "system/synthesis/submodules/system_worker_1_cpu_cpu.v" "" { Text "C:/Users/Dejan/13m041vs_projekat/ivs_project/system/synthesis/submodules/system_worker_1_cpu_cpu.v" 359 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1565276725992 ""} { "Info" "ISGN_ENTITY_NAME" "7 system_worker_1_cpu_cpu_dc_data_module " "Found entity 7: system_worker_1_cpu_cpu_dc_data_module" {  } { { "system/synthesis/submodules/system_worker_1_cpu_cpu.v" "" { Text "C:/Users/Dejan/13m041vs_projekat/ivs_project/system/synthesis/submodules/system_worker_1_cpu_cpu.v" 425 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1565276725992 ""} { "Info" "ISGN_ENTITY_NAME" "8 system_worker_1_cpu_cpu_dc_victim_module " "Found entity 8: system_worker_1_cpu_cpu_dc_victim_module" {  } { { "system/synthesis/submodules/system_worker_1_cpu_cpu.v" "" { Text "C:/Users/Dejan/13m041vs_projekat/ivs_project/system/synthesis/submodules/system_worker_1_cpu_cpu.v" 494 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1565276725992 ""} { "Info" "ISGN_ENTITY_NAME" "9 system_worker_1_cpu_cpu_nios2_oci_debug " "Found entity 9: system_worker_1_cpu_cpu_nios2_oci_debug" {  } { { "system/synthesis/submodules/system_worker_1_cpu_cpu.v" "" { Text "C:/Users/Dejan/13m041vs_projekat/ivs_project/system/synthesis/submodules/system_worker_1_cpu_cpu.v" 562 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1565276725992 ""} { "Info" "ISGN_ENTITY_NAME" "10 system_worker_1_cpu_cpu_nios2_oci_break " "Found entity 10: system_worker_1_cpu_cpu_nios2_oci_break" {  } { { "system/synthesis/submodules/system_worker_1_cpu_cpu.v" "" { Text "C:/Users/Dejan/13m041vs_projekat/ivs_project/system/synthesis/submodules/system_worker_1_cpu_cpu.v" 708 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1565276725992 ""} { "Info" "ISGN_ENTITY_NAME" "11 system_worker_1_cpu_cpu_nios2_oci_xbrk " "Found entity 11: system_worker_1_cpu_cpu_nios2_oci_xbrk" {  } { { "system/synthesis/submodules/system_worker_1_cpu_cpu.v" "" { Text "C:/Users/Dejan/13m041vs_projekat/ivs_project/system/synthesis/submodules/system_worker_1_cpu_cpu.v" 1001 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1565276725992 ""} { "Info" "ISGN_ENTITY_NAME" "12 system_worker_1_cpu_cpu_nios2_oci_dbrk " "Found entity 12: system_worker_1_cpu_cpu_nios2_oci_dbrk" {  } { { "system/synthesis/submodules/system_worker_1_cpu_cpu.v" "" { Text "C:/Users/Dejan/13m041vs_projekat/ivs_project/system/synthesis/submodules/system_worker_1_cpu_cpu.v" 1262 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1565276725992 ""} { "Info" "ISGN_ENTITY_NAME" "13 system_worker_1_cpu_cpu_nios2_oci_itrace " "Found entity 13: system_worker_1_cpu_cpu_nios2_oci_itrace" {  } { { "system/synthesis/submodules/system_worker_1_cpu_cpu.v" "" { Text "C:/Users/Dejan/13m041vs_projekat/ivs_project/system/synthesis/submodules/system_worker_1_cpu_cpu.v" 1451 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1565276725992 ""} { "Info" "ISGN_ENTITY_NAME" "14 system_worker_1_cpu_cpu_nios2_oci_td_mode " "Found entity 14: system_worker_1_cpu_cpu_nios2_oci_td_mode" {  } { { "system/synthesis/submodules/system_worker_1_cpu_cpu.v" "" { Text "C:/Users/Dejan/13m041vs_projekat/ivs_project/system/synthesis/submodules/system_worker_1_cpu_cpu.v" 1634 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1565276725992 ""} { "Info" "ISGN_ENTITY_NAME" "15 system_worker_1_cpu_cpu_nios2_oci_dtrace " "Found entity 15: system_worker_1_cpu_cpu_nios2_oci_dtrace" {  } { { "system/synthesis/submodules/system_worker_1_cpu_cpu.v" "" { Text "C:/Users/Dejan/13m041vs_projekat/ivs_project/system/synthesis/submodules/system_worker_1_cpu_cpu.v" 1702 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1565276725992 ""} { "Info" "ISGN_ENTITY_NAME" "16 system_worker_1_cpu_cpu_nios2_oci_compute_input_tm_cnt " "Found entity 16: system_worker_1_cpu_cpu_nios2_oci_compute_input_tm_cnt" {  } { { "system/synthesis/submodules/system_worker_1_cpu_cpu.v" "" { Text "C:/Users/Dejan/13m041vs_projekat/ivs_project/system/synthesis/submodules/system_worker_1_cpu_cpu.v" 1784 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1565276725992 ""} { "Info" "ISGN_ENTITY_NAME" "17 system_worker_1_cpu_cpu_nios2_oci_fifo_wrptr_inc " "Found entity 17: system_worker_1_cpu_cpu_nios2_oci_fifo_wrptr_inc" {  } { { "system/synthesis/submodules/system_worker_1_cpu_cpu.v" "" { Text "C:/Users/Dejan/13m041vs_projekat/ivs_project/system/synthesis/submodules/system_worker_1_cpu_cpu.v" 1856 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1565276725992 ""} { "Info" "ISGN_ENTITY_NAME" "18 system_worker_1_cpu_cpu_nios2_oci_fifo_cnt_inc " "Found entity 18: system_worker_1_cpu_cpu_nios2_oci_fifo_cnt_inc" {  } { { "system/synthesis/submodules/system_worker_1_cpu_cpu.v" "" { Text "C:/Users/Dejan/13m041vs_projekat/ivs_project/system/synthesis/submodules/system_worker_1_cpu_cpu.v" 1899 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1565276725992 ""} { "Info" "ISGN_ENTITY_NAME" "19 system_worker_1_cpu_cpu_nios2_oci_fifo " "Found entity 19: system_worker_1_cpu_cpu_nios2_oci_fifo" {  } { { "system/synthesis/submodules/system_worker_1_cpu_cpu.v" "" { Text "C:/Users/Dejan/13m041vs_projekat/ivs_project/system/synthesis/submodules/system_worker_1_cpu_cpu.v" 1946 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1565276725992 ""} { "Info" "ISGN_ENTITY_NAME" "20 system_worker_1_cpu_cpu_nios2_oci_pib " "Found entity 20: system_worker_1_cpu_cpu_nios2_oci_pib" {  } { { "system/synthesis/submodules/system_worker_1_cpu_cpu.v" "" { Text "C:/Users/Dejan/13m041vs_projekat/ivs_project/system/synthesis/submodules/system_worker_1_cpu_cpu.v" 2432 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1565276725992 ""} { "Info" "ISGN_ENTITY_NAME" "21 system_worker_1_cpu_cpu_nios2_oci_im " "Found entity 21: system_worker_1_cpu_cpu_nios2_oci_im" {  } { { "system/synthesis/submodules/system_worker_1_cpu_cpu.v" "" { Text "C:/Users/Dejan/13m041vs_projekat/ivs_project/system/synthesis/submodules/system_worker_1_cpu_cpu.v" 2455 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1565276725992 ""} { "Info" "ISGN_ENTITY_NAME" "22 system_worker_1_cpu_cpu_nios2_performance_monitors " "Found entity 22: system_worker_1_cpu_cpu_nios2_performance_monitors" {  } { { "system/synthesis/submodules/system_worker_1_cpu_cpu.v" "" { Text "C:/Users/Dejan/13m041vs_projekat/ivs_project/system/synthesis/submodules/system_worker_1_cpu_cpu.v" 2525 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1565276725992 ""} { "Info" "ISGN_ENTITY_NAME" "23 system_worker_1_cpu_cpu_nios2_avalon_reg " "Found entity 23: system_worker_1_cpu_cpu_nios2_avalon_reg" {  } { { "system/synthesis/submodules/system_worker_1_cpu_cpu.v" "" { Text "C:/Users/Dejan/13m041vs_projekat/ivs_project/system/synthesis/submodules/system_worker_1_cpu_cpu.v" 2542 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1565276725992 ""} { "Info" "ISGN_ENTITY_NAME" "24 system_worker_1_cpu_cpu_ociram_sp_ram_module " "Found entity 24: system_worker_1_cpu_cpu_ociram_sp_ram_module" {  } { { "system/synthesis/submodules/system_worker_1_cpu_cpu.v" "" { Text "C:/Users/Dejan/13m041vs_projekat/ivs_project/system/synthesis/submodules/system_worker_1_cpu_cpu.v" 2635 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1565276725992 ""} { "Info" "ISGN_ENTITY_NAME" "25 system_worker_1_cpu_cpu_nios2_ocimem " "Found entity 25: system_worker_1_cpu_cpu_nios2_ocimem" {  } { { "system/synthesis/submodules/system_worker_1_cpu_cpu.v" "" { Text "C:/Users/Dejan/13m041vs_projekat/ivs_project/system/synthesis/submodules/system_worker_1_cpu_cpu.v" 2700 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1565276725992 ""} { "Info" "ISGN_ENTITY_NAME" "26 system_worker_1_cpu_cpu_nios2_oci " "Found entity 26: system_worker_1_cpu_cpu_nios2_oci" {  } { { "system/synthesis/submodules/system_worker_1_cpu_cpu.v" "" { Text "C:/Users/Dejan/13m041vs_projekat/ivs_project/system/synthesis/submodules/system_worker_1_cpu_cpu.v" 2881 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1565276725992 ""} { "Info" "ISGN_ENTITY_NAME" "27 system_worker_1_cpu_cpu " "Found entity 27: system_worker_1_cpu_cpu" {  } { { "system/synthesis/submodules/system_worker_1_cpu_cpu.v" "" { Text "C:/Users/Dejan/13m041vs_projekat/ivs_project/system/synthesis/submodules/system_worker_1_cpu_cpu.v" 3426 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1565276725992 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1565276725992 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "system/synthesis/submodules/system_worker_1_cpu_cpu_debug_slave_sysclk.v 1 1 " "Found 1 design units, including 1 entities, in source file system/synthesis/submodules/system_worker_1_cpu_cpu_debug_slave_sysclk.v" { { "Info" "ISGN_ENTITY_NAME" "1 system_worker_1_cpu_cpu_debug_slave_sysclk " "Found entity 1: system_worker_1_cpu_cpu_debug_slave_sysclk" {  } { { "system/synthesis/submodules/system_worker_1_cpu_cpu_debug_slave_sysclk.v" "" { Text "C:/Users/Dejan/13m041vs_projekat/ivs_project/system/synthesis/submodules/system_worker_1_cpu_cpu_debug_slave_sysclk.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1565276726016 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1565276726016 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "system/synthesis/submodules/system_worker_1_cpu_cpu_debug_slave_tck.v 1 1 " "Found 1 design units, including 1 entities, in source file system/synthesis/submodules/system_worker_1_cpu_cpu_debug_slave_tck.v" { { "Info" "ISGN_ENTITY_NAME" "1 system_worker_1_cpu_cpu_debug_slave_tck " "Found entity 1: system_worker_1_cpu_cpu_debug_slave_tck" {  } { { "system/synthesis/submodules/system_worker_1_cpu_cpu_debug_slave_tck.v" "" { Text "C:/Users/Dejan/13m041vs_projekat/ivs_project/system/synthesis/submodules/system_worker_1_cpu_cpu_debug_slave_tck.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1565276726039 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1565276726039 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "system/synthesis/submodules/system_worker_1_cpu_cpu_debug_slave_wrapper.v 1 1 " "Found 1 design units, including 1 entities, in source file system/synthesis/submodules/system_worker_1_cpu_cpu_debug_slave_wrapper.v" { { "Info" "ISGN_ENTITY_NAME" "1 system_worker_1_cpu_cpu_debug_slave_wrapper " "Found entity 1: system_worker_1_cpu_cpu_debug_slave_wrapper" {  } { { "system/synthesis/submodules/system_worker_1_cpu_cpu_debug_slave_wrapper.v" "" { Text "C:/Users/Dejan/13m041vs_projekat/ivs_project/system/synthesis/submodules/system_worker_1_cpu_cpu_debug_slave_wrapper.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1565276726062 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1565276726062 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "system/synthesis/submodules/system_worker_1_cpu_cpu_mult_cell.v 1 1 " "Found 1 design units, including 1 entities, in source file system/synthesis/submodules/system_worker_1_cpu_cpu_mult_cell.v" { { "Info" "ISGN_ENTITY_NAME" "1 system_worker_1_cpu_cpu_mult_cell " "Found entity 1: system_worker_1_cpu_cpu_mult_cell" {  } { { "system/synthesis/submodules/system_worker_1_cpu_cpu_mult_cell.v" "" { Text "C:/Users/Dejan/13m041vs_projekat/ivs_project/system/synthesis/submodules/system_worker_1_cpu_cpu_mult_cell.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1565276726085 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1565276726085 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "system/synthesis/submodules/system_worker_1_cpu_cpu_test_bench.v 1 1 " "Found 1 design units, including 1 entities, in source file system/synthesis/submodules/system_worker_1_cpu_cpu_test_bench.v" { { "Info" "ISGN_ENTITY_NAME" "1 system_worker_1_cpu_cpu_test_bench " "Found entity 1: system_worker_1_cpu_cpu_test_bench" {  } { { "system/synthesis/submodules/system_worker_1_cpu_cpu_test_bench.v" "" { Text "C:/Users/Dejan/13m041vs_projekat/ivs_project/system/synthesis/submodules/system_worker_1_cpu_cpu_test_bench.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1565276726113 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1565276726113 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "system/synthesis/submodules/system_worker_0.v 1 1 " "Found 1 design units, including 1 entities, in source file system/synthesis/submodules/system_worker_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 system_worker_0 " "Found entity 1: system_worker_0" {  } { { "system/synthesis/submodules/system_worker_0.v" "" { Text "C:/Users/Dejan/13m041vs_projekat/ivs_project/system/synthesis/submodules/system_worker_0.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1565276726133 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1565276726133 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "system/synthesis/submodules/system_worker_0_cpu.v 1 1 " "Found 1 design units, including 1 entities, in source file system/synthesis/submodules/system_worker_0_cpu.v" { { "Info" "ISGN_ENTITY_NAME" "1 system_worker_0_cpu " "Found entity 1: system_worker_0_cpu" {  } { { "system/synthesis/submodules/system_worker_0_cpu.v" "" { Text "C:/Users/Dejan/13m041vs_projekat/ivs_project/system/synthesis/submodules/system_worker_0_cpu.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1565276726154 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1565276726154 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "system/synthesis/submodules/system_worker_0_cpu_cpu.v 27 27 " "Found 27 design units, including 27 entities, in source file system/synthesis/submodules/system_worker_0_cpu_cpu.v" { { "Info" "ISGN_ENTITY_NAME" "1 system_worker_0_cpu_cpu_ic_data_module " "Found entity 1: system_worker_0_cpu_cpu_ic_data_module" {  } { { "system/synthesis/submodules/system_worker_0_cpu_cpu.v" "" { Text "C:/Users/Dejan/13m041vs_projekat/ivs_project/system/synthesis/submodules/system_worker_0_cpu_cpu.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1565276727964 ""} { "Info" "ISGN_ENTITY_NAME" "2 system_worker_0_cpu_cpu_ic_tag_module " "Found entity 2: system_worker_0_cpu_cpu_ic_tag_module" {  } { { "system/synthesis/submodules/system_worker_0_cpu_cpu.v" "" { Text "C:/Users/Dejan/13m041vs_projekat/ivs_project/system/synthesis/submodules/system_worker_0_cpu_cpu.v" 89 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1565276727964 ""} { "Info" "ISGN_ENTITY_NAME" "3 system_worker_0_cpu_cpu_bht_module " "Found entity 3: system_worker_0_cpu_cpu_bht_module" {  } { { "system/synthesis/submodules/system_worker_0_cpu_cpu.v" "" { Text "C:/Users/Dejan/13m041vs_projekat/ivs_project/system/synthesis/submodules/system_worker_0_cpu_cpu.v" 158 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1565276727964 ""} { "Info" "ISGN_ENTITY_NAME" "4 system_worker_0_cpu_cpu_register_bank_a_module " "Found entity 4: system_worker_0_cpu_cpu_register_bank_a_module" {  } { { "system/synthesis/submodules/system_worker_0_cpu_cpu.v" "" { Text "C:/Users/Dejan/13m041vs_projekat/ivs_project/system/synthesis/submodules/system_worker_0_cpu_cpu.v" 227 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1565276727964 ""} { "Info" "ISGN_ENTITY_NAME" "5 system_worker_0_cpu_cpu_register_bank_b_module " "Found entity 5: system_worker_0_cpu_cpu_register_bank_b_module" {  } { { "system/synthesis/submodules/system_worker_0_cpu_cpu.v" "" { Text "C:/Users/Dejan/13m041vs_projekat/ivs_project/system/synthesis/submodules/system_worker_0_cpu_cpu.v" 293 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1565276727964 ""} { "Info" "ISGN_ENTITY_NAME" "6 system_worker_0_cpu_cpu_dc_tag_module " "Found entity 6: system_worker_0_cpu_cpu_dc_tag_module" {  } { { "system/synthesis/submodules/system_worker_0_cpu_cpu.v" "" { Text "C:/Users/Dejan/13m041vs_projekat/ivs_project/system/synthesis/submodules/system_worker_0_cpu_cpu.v" 359 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1565276727964 ""} { "Info" "ISGN_ENTITY_NAME" "7 system_worker_0_cpu_cpu_dc_data_module " "Found entity 7: system_worker_0_cpu_cpu_dc_data_module" {  } { { "system/synthesis/submodules/system_worker_0_cpu_cpu.v" "" { Text "C:/Users/Dejan/13m041vs_projekat/ivs_project/system/synthesis/submodules/system_worker_0_cpu_cpu.v" 425 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1565276727964 ""} { "Info" "ISGN_ENTITY_NAME" "8 system_worker_0_cpu_cpu_dc_victim_module " "Found entity 8: system_worker_0_cpu_cpu_dc_victim_module" {  } { { "system/synthesis/submodules/system_worker_0_cpu_cpu.v" "" { Text "C:/Users/Dejan/13m041vs_projekat/ivs_project/system/synthesis/submodules/system_worker_0_cpu_cpu.v" 494 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1565276727964 ""} { "Info" "ISGN_ENTITY_NAME" "9 system_worker_0_cpu_cpu_nios2_oci_debug " "Found entity 9: system_worker_0_cpu_cpu_nios2_oci_debug" {  } { { "system/synthesis/submodules/system_worker_0_cpu_cpu.v" "" { Text "C:/Users/Dejan/13m041vs_projekat/ivs_project/system/synthesis/submodules/system_worker_0_cpu_cpu.v" 562 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1565276727964 ""} { "Info" "ISGN_ENTITY_NAME" "10 system_worker_0_cpu_cpu_nios2_oci_break " "Found entity 10: system_worker_0_cpu_cpu_nios2_oci_break" {  } { { "system/synthesis/submodules/system_worker_0_cpu_cpu.v" "" { Text "C:/Users/Dejan/13m041vs_projekat/ivs_project/system/synthesis/submodules/system_worker_0_cpu_cpu.v" 708 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1565276727964 ""} { "Info" "ISGN_ENTITY_NAME" "11 system_worker_0_cpu_cpu_nios2_oci_xbrk " "Found entity 11: system_worker_0_cpu_cpu_nios2_oci_xbrk" {  } { { "system/synthesis/submodules/system_worker_0_cpu_cpu.v" "" { Text "C:/Users/Dejan/13m041vs_projekat/ivs_project/system/synthesis/submodules/system_worker_0_cpu_cpu.v" 1001 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1565276727964 ""} { "Info" "ISGN_ENTITY_NAME" "12 system_worker_0_cpu_cpu_nios2_oci_dbrk " "Found entity 12: system_worker_0_cpu_cpu_nios2_oci_dbrk" {  } { { "system/synthesis/submodules/system_worker_0_cpu_cpu.v" "" { Text "C:/Users/Dejan/13m041vs_projekat/ivs_project/system/synthesis/submodules/system_worker_0_cpu_cpu.v" 1262 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1565276727964 ""} { "Info" "ISGN_ENTITY_NAME" "13 system_worker_0_cpu_cpu_nios2_oci_itrace " "Found entity 13: system_worker_0_cpu_cpu_nios2_oci_itrace" {  } { { "system/synthesis/submodules/system_worker_0_cpu_cpu.v" "" { Text "C:/Users/Dejan/13m041vs_projekat/ivs_project/system/synthesis/submodules/system_worker_0_cpu_cpu.v" 1451 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1565276727964 ""} { "Info" "ISGN_ENTITY_NAME" "14 system_worker_0_cpu_cpu_nios2_oci_td_mode " "Found entity 14: system_worker_0_cpu_cpu_nios2_oci_td_mode" {  } { { "system/synthesis/submodules/system_worker_0_cpu_cpu.v" "" { Text "C:/Users/Dejan/13m041vs_projekat/ivs_project/system/synthesis/submodules/system_worker_0_cpu_cpu.v" 1634 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1565276727964 ""} { "Info" "ISGN_ENTITY_NAME" "15 system_worker_0_cpu_cpu_nios2_oci_dtrace " "Found entity 15: system_worker_0_cpu_cpu_nios2_oci_dtrace" {  } { { "system/synthesis/submodules/system_worker_0_cpu_cpu.v" "" { Text "C:/Users/Dejan/13m041vs_projekat/ivs_project/system/synthesis/submodules/system_worker_0_cpu_cpu.v" 1702 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1565276727964 ""} { "Info" "ISGN_ENTITY_NAME" "16 system_worker_0_cpu_cpu_nios2_oci_compute_input_tm_cnt " "Found entity 16: system_worker_0_cpu_cpu_nios2_oci_compute_input_tm_cnt" {  } { { "system/synthesis/submodules/system_worker_0_cpu_cpu.v" "" { Text "C:/Users/Dejan/13m041vs_projekat/ivs_project/system/synthesis/submodules/system_worker_0_cpu_cpu.v" 1784 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1565276727964 ""} { "Info" "ISGN_ENTITY_NAME" "17 system_worker_0_cpu_cpu_nios2_oci_fifo_wrptr_inc " "Found entity 17: system_worker_0_cpu_cpu_nios2_oci_fifo_wrptr_inc" {  } { { "system/synthesis/submodules/system_worker_0_cpu_cpu.v" "" { Text "C:/Users/Dejan/13m041vs_projekat/ivs_project/system/synthesis/submodules/system_worker_0_cpu_cpu.v" 1856 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1565276727964 ""} { "Info" "ISGN_ENTITY_NAME" "18 system_worker_0_cpu_cpu_nios2_oci_fifo_cnt_inc " "Found entity 18: system_worker_0_cpu_cpu_nios2_oci_fifo_cnt_inc" {  } { { "system/synthesis/submodules/system_worker_0_cpu_cpu.v" "" { Text "C:/Users/Dejan/13m041vs_projekat/ivs_project/system/synthesis/submodules/system_worker_0_cpu_cpu.v" 1899 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1565276727964 ""} { "Info" "ISGN_ENTITY_NAME" "19 system_worker_0_cpu_cpu_nios2_oci_fifo " "Found entity 19: system_worker_0_cpu_cpu_nios2_oci_fifo" {  } { { "system/synthesis/submodules/system_worker_0_cpu_cpu.v" "" { Text "C:/Users/Dejan/13m041vs_projekat/ivs_project/system/synthesis/submodules/system_worker_0_cpu_cpu.v" 1946 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1565276727964 ""} { "Info" "ISGN_ENTITY_NAME" "20 system_worker_0_cpu_cpu_nios2_oci_pib " "Found entity 20: system_worker_0_cpu_cpu_nios2_oci_pib" {  } { { "system/synthesis/submodules/system_worker_0_cpu_cpu.v" "" { Text "C:/Users/Dejan/13m041vs_projekat/ivs_project/system/synthesis/submodules/system_worker_0_cpu_cpu.v" 2432 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1565276727964 ""} { "Info" "ISGN_ENTITY_NAME" "21 system_worker_0_cpu_cpu_nios2_oci_im " "Found entity 21: system_worker_0_cpu_cpu_nios2_oci_im" {  } { { "system/synthesis/submodules/system_worker_0_cpu_cpu.v" "" { Text "C:/Users/Dejan/13m041vs_projekat/ivs_project/system/synthesis/submodules/system_worker_0_cpu_cpu.v" 2455 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1565276727964 ""} { "Info" "ISGN_ENTITY_NAME" "22 system_worker_0_cpu_cpu_nios2_performance_monitors " "Found entity 22: system_worker_0_cpu_cpu_nios2_performance_monitors" {  } { { "system/synthesis/submodules/system_worker_0_cpu_cpu.v" "" { Text "C:/Users/Dejan/13m041vs_projekat/ivs_project/system/synthesis/submodules/system_worker_0_cpu_cpu.v" 2525 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1565276727964 ""} { "Info" "ISGN_ENTITY_NAME" "23 system_worker_0_cpu_cpu_nios2_avalon_reg " "Found entity 23: system_worker_0_cpu_cpu_nios2_avalon_reg" {  } { { "system/synthesis/submodules/system_worker_0_cpu_cpu.v" "" { Text "C:/Users/Dejan/13m041vs_projekat/ivs_project/system/synthesis/submodules/system_worker_0_cpu_cpu.v" 2542 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1565276727964 ""} { "Info" "ISGN_ENTITY_NAME" "24 system_worker_0_cpu_cpu_ociram_sp_ram_module " "Found entity 24: system_worker_0_cpu_cpu_ociram_sp_ram_module" {  } { { "system/synthesis/submodules/system_worker_0_cpu_cpu.v" "" { Text "C:/Users/Dejan/13m041vs_projekat/ivs_project/system/synthesis/submodules/system_worker_0_cpu_cpu.v" 2635 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1565276727964 ""} { "Info" "ISGN_ENTITY_NAME" "25 system_worker_0_cpu_cpu_nios2_ocimem " "Found entity 25: system_worker_0_cpu_cpu_nios2_ocimem" {  } { { "system/synthesis/submodules/system_worker_0_cpu_cpu.v" "" { Text "C:/Users/Dejan/13m041vs_projekat/ivs_project/system/synthesis/submodules/system_worker_0_cpu_cpu.v" 2700 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1565276727964 ""} { "Info" "ISGN_ENTITY_NAME" "26 system_worker_0_cpu_cpu_nios2_oci " "Found entity 26: system_worker_0_cpu_cpu_nios2_oci" {  } { { "system/synthesis/submodules/system_worker_0_cpu_cpu.v" "" { Text "C:/Users/Dejan/13m041vs_projekat/ivs_project/system/synthesis/submodules/system_worker_0_cpu_cpu.v" 2881 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1565276727964 ""} { "Info" "ISGN_ENTITY_NAME" "27 system_worker_0_cpu_cpu " "Found entity 27: system_worker_0_cpu_cpu" {  } { { "system/synthesis/submodules/system_worker_0_cpu_cpu.v" "" { Text "C:/Users/Dejan/13m041vs_projekat/ivs_project/system/synthesis/submodules/system_worker_0_cpu_cpu.v" 3426 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1565276727964 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1565276727964 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "system/synthesis/submodules/system_worker_0_cpu_cpu_debug_slave_sysclk.v 1 1 " "Found 1 design units, including 1 entities, in source file system/synthesis/submodules/system_worker_0_cpu_cpu_debug_slave_sysclk.v" { { "Info" "ISGN_ENTITY_NAME" "1 system_worker_0_cpu_cpu_debug_slave_sysclk " "Found entity 1: system_worker_0_cpu_cpu_debug_slave_sysclk" {  } { { "system/synthesis/submodules/system_worker_0_cpu_cpu_debug_slave_sysclk.v" "" { Text "C:/Users/Dejan/13m041vs_projekat/ivs_project/system/synthesis/submodules/system_worker_0_cpu_cpu_debug_slave_sysclk.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1565276727988 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1565276727988 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "system/synthesis/submodules/system_worker_0_cpu_cpu_debug_slave_tck.v 1 1 " "Found 1 design units, including 1 entities, in source file system/synthesis/submodules/system_worker_0_cpu_cpu_debug_slave_tck.v" { { "Info" "ISGN_ENTITY_NAME" "1 system_worker_0_cpu_cpu_debug_slave_tck " "Found entity 1: system_worker_0_cpu_cpu_debug_slave_tck" {  } { { "system/synthesis/submodules/system_worker_0_cpu_cpu_debug_slave_tck.v" "" { Text "C:/Users/Dejan/13m041vs_projekat/ivs_project/system/synthesis/submodules/system_worker_0_cpu_cpu_debug_slave_tck.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1565276728010 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1565276728010 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "system/synthesis/submodules/system_worker_0_cpu_cpu_debug_slave_wrapper.v 1 1 " "Found 1 design units, including 1 entities, in source file system/synthesis/submodules/system_worker_0_cpu_cpu_debug_slave_wrapper.v" { { "Info" "ISGN_ENTITY_NAME" "1 system_worker_0_cpu_cpu_debug_slave_wrapper " "Found entity 1: system_worker_0_cpu_cpu_debug_slave_wrapper" {  } { { "system/synthesis/submodules/system_worker_0_cpu_cpu_debug_slave_wrapper.v" "" { Text "C:/Users/Dejan/13m041vs_projekat/ivs_project/system/synthesis/submodules/system_worker_0_cpu_cpu_debug_slave_wrapper.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1565276728033 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1565276728033 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "system/synthesis/submodules/system_worker_0_cpu_cpu_mult_cell.v 1 1 " "Found 1 design units, including 1 entities, in source file system/synthesis/submodules/system_worker_0_cpu_cpu_mult_cell.v" { { "Info" "ISGN_ENTITY_NAME" "1 system_worker_0_cpu_cpu_mult_cell " "Found entity 1: system_worker_0_cpu_cpu_mult_cell" {  } { { "system/synthesis/submodules/system_worker_0_cpu_cpu_mult_cell.v" "" { Text "C:/Users/Dejan/13m041vs_projekat/ivs_project/system/synthesis/submodules/system_worker_0_cpu_cpu_mult_cell.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1565276728056 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1565276728056 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "system/synthesis/submodules/system_worker_0_cpu_cpu_test_bench.v 1 1 " "Found 1 design units, including 1 entities, in source file system/synthesis/submodules/system_worker_0_cpu_cpu_test_bench.v" { { "Info" "ISGN_ENTITY_NAME" "1 system_worker_0_cpu_cpu_test_bench " "Found entity 1: system_worker_0_cpu_cpu_test_bench" {  } { { "system/synthesis/submodules/system_worker_0_cpu_cpu_test_bench.v" "" { Text "C:/Users/Dejan/13m041vs_projekat/ivs_project/system/synthesis/submodules/system_worker_0_cpu_cpu_test_bench.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1565276728081 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1565276728081 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "system/synthesis/submodules/system_shared_ocm_mutex.v 1 1 " "Found 1 design units, including 1 entities, in source file system/synthesis/submodules/system_shared_ocm_mutex.v" { { "Info" "ISGN_ENTITY_NAME" "1 system_shared_ocm_mutex " "Found entity 1: system_shared_ocm_mutex" {  } { { "system/synthesis/submodules/system_shared_ocm_mutex.v" "" { Text "C:/Users/Dejan/13m041vs_projekat/ivs_project/system/synthesis/submodules/system_shared_ocm_mutex.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1565276728104 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1565276728104 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "system/synthesis/submodules/system_shared_ocm.v 1 1 " "Found 1 design units, including 1 entities, in source file system/synthesis/submodules/system_shared_ocm.v" { { "Info" "ISGN_ENTITY_NAME" "1 system_shared_ocm " "Found entity 1: system_shared_ocm" {  } { { "system/synthesis/submodules/system_shared_ocm.v" "" { Text "C:/Users/Dejan/13m041vs_projekat/ivs_project/system/synthesis/submodules/system_shared_ocm.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1565276728128 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1565276728128 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "system/synthesis/submodules/system_sdram.v 2 2 " "Found 2 design units, including 2 entities, in source file system/synthesis/submodules/system_sdram.v" { { "Info" "ISGN_ENTITY_NAME" "1 system_sdram_input_efifo_module " "Found entity 1: system_sdram_input_efifo_module" {  } { { "system/synthesis/submodules/system_sdram.v" "" { Text "C:/Users/Dejan/13m041vs_projekat/ivs_project/system/synthesis/submodules/system_sdram.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1565276728161 ""} { "Info" "ISGN_ENTITY_NAME" "2 system_sdram " "Found entity 2: system_sdram" {  } { { "system/synthesis/submodules/system_sdram.v" "" { Text "C:/Users/Dejan/13m041vs_projekat/ivs_project/system/synthesis/submodules/system_sdram.v" 159 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1565276728161 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1565276728161 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "system/synthesis/submodules/system_performance_counter_0.v 1 1 " "Found 1 design units, including 1 entities, in source file system/synthesis/submodules/system_performance_counter_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 system_performance_counter_0 " "Found entity 1: system_performance_counter_0" {  } { { "system/synthesis/submodules/system_performance_counter_0.v" "" { Text "C:/Users/Dejan/13m041vs_projekat/ivs_project/system/synthesis/submodules/system_performance_counter_0.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1565276728184 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1565276728184 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "system/synthesis/submodules/system_manager.v 1 1 " "Found 1 design units, including 1 entities, in source file system/synthesis/submodules/system_manager.v" { { "Info" "ISGN_ENTITY_NAME" "1 system_manager " "Found entity 1: system_manager" {  } { { "system/synthesis/submodules/system_manager.v" "" { Text "C:/Users/Dejan/13m041vs_projekat/ivs_project/system/synthesis/submodules/system_manager.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1565276728205 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1565276728205 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "system/synthesis/submodules/system_manager_cpu.v 27 27 " "Found 27 design units, including 27 entities, in source file system/synthesis/submodules/system_manager_cpu.v" { { "Info" "ISGN_ENTITY_NAME" "1 system_manager_cpu_ic_data_module " "Found entity 1: system_manager_cpu_ic_data_module" {  } { { "system/synthesis/submodules/system_manager_cpu.v" "" { Text "C:/Users/Dejan/13m041vs_projekat/ivs_project/system/synthesis/submodules/system_manager_cpu.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1565276730039 ""} { "Info" "ISGN_ENTITY_NAME" "2 system_manager_cpu_ic_tag_module " "Found entity 2: system_manager_cpu_ic_tag_module" {  } { { "system/synthesis/submodules/system_manager_cpu.v" "" { Text "C:/Users/Dejan/13m041vs_projekat/ivs_project/system/synthesis/submodules/system_manager_cpu.v" 89 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1565276730039 ""} { "Info" "ISGN_ENTITY_NAME" "3 system_manager_cpu_bht_module " "Found entity 3: system_manager_cpu_bht_module" {  } { { "system/synthesis/submodules/system_manager_cpu.v" "" { Text "C:/Users/Dejan/13m041vs_projekat/ivs_project/system/synthesis/submodules/system_manager_cpu.v" 158 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1565276730039 ""} { "Info" "ISGN_ENTITY_NAME" "4 system_manager_cpu_register_bank_a_module " "Found entity 4: system_manager_cpu_register_bank_a_module" {  } { { "system/synthesis/submodules/system_manager_cpu.v" "" { Text "C:/Users/Dejan/13m041vs_projekat/ivs_project/system/synthesis/submodules/system_manager_cpu.v" 227 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1565276730039 ""} { "Info" "ISGN_ENTITY_NAME" "5 system_manager_cpu_register_bank_b_module " "Found entity 5: system_manager_cpu_register_bank_b_module" {  } { { "system/synthesis/submodules/system_manager_cpu.v" "" { Text "C:/Users/Dejan/13m041vs_projekat/ivs_project/system/synthesis/submodules/system_manager_cpu.v" 293 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1565276730039 ""} { "Info" "ISGN_ENTITY_NAME" "6 system_manager_cpu_dc_tag_module " "Found entity 6: system_manager_cpu_dc_tag_module" {  } { { "system/synthesis/submodules/system_manager_cpu.v" "" { Text "C:/Users/Dejan/13m041vs_projekat/ivs_project/system/synthesis/submodules/system_manager_cpu.v" 359 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1565276730039 ""} { "Info" "ISGN_ENTITY_NAME" "7 system_manager_cpu_dc_data_module " "Found entity 7: system_manager_cpu_dc_data_module" {  } { { "system/synthesis/submodules/system_manager_cpu.v" "" { Text "C:/Users/Dejan/13m041vs_projekat/ivs_project/system/synthesis/submodules/system_manager_cpu.v" 425 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1565276730039 ""} { "Info" "ISGN_ENTITY_NAME" "8 system_manager_cpu_dc_victim_module " "Found entity 8: system_manager_cpu_dc_victim_module" {  } { { "system/synthesis/submodules/system_manager_cpu.v" "" { Text "C:/Users/Dejan/13m041vs_projekat/ivs_project/system/synthesis/submodules/system_manager_cpu.v" 494 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1565276730039 ""} { "Info" "ISGN_ENTITY_NAME" "9 system_manager_cpu_nios2_oci_debug " "Found entity 9: system_manager_cpu_nios2_oci_debug" {  } { { "system/synthesis/submodules/system_manager_cpu.v" "" { Text "C:/Users/Dejan/13m041vs_projekat/ivs_project/system/synthesis/submodules/system_manager_cpu.v" 562 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1565276730039 ""} { "Info" "ISGN_ENTITY_NAME" "10 system_manager_cpu_nios2_oci_break " "Found entity 10: system_manager_cpu_nios2_oci_break" {  } { { "system/synthesis/submodules/system_manager_cpu.v" "" { Text "C:/Users/Dejan/13m041vs_projekat/ivs_project/system/synthesis/submodules/system_manager_cpu.v" 708 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1565276730039 ""} { "Info" "ISGN_ENTITY_NAME" "11 system_manager_cpu_nios2_oci_xbrk " "Found entity 11: system_manager_cpu_nios2_oci_xbrk" {  } { { "system/synthesis/submodules/system_manager_cpu.v" "" { Text "C:/Users/Dejan/13m041vs_projekat/ivs_project/system/synthesis/submodules/system_manager_cpu.v" 1001 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1565276730039 ""} { "Info" "ISGN_ENTITY_NAME" "12 system_manager_cpu_nios2_oci_dbrk " "Found entity 12: system_manager_cpu_nios2_oci_dbrk" {  } { { "system/synthesis/submodules/system_manager_cpu.v" "" { Text "C:/Users/Dejan/13m041vs_projekat/ivs_project/system/synthesis/submodules/system_manager_cpu.v" 1262 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1565276730039 ""} { "Info" "ISGN_ENTITY_NAME" "13 system_manager_cpu_nios2_oci_itrace " "Found entity 13: system_manager_cpu_nios2_oci_itrace" {  } { { "system/synthesis/submodules/system_manager_cpu.v" "" { Text "C:/Users/Dejan/13m041vs_projekat/ivs_project/system/synthesis/submodules/system_manager_cpu.v" 1451 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1565276730039 ""} { "Info" "ISGN_ENTITY_NAME" "14 system_manager_cpu_nios2_oci_td_mode " "Found entity 14: system_manager_cpu_nios2_oci_td_mode" {  } { { "system/synthesis/submodules/system_manager_cpu.v" "" { Text "C:/Users/Dejan/13m041vs_projekat/ivs_project/system/synthesis/submodules/system_manager_cpu.v" 1634 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1565276730039 ""} { "Info" "ISGN_ENTITY_NAME" "15 system_manager_cpu_nios2_oci_dtrace " "Found entity 15: system_manager_cpu_nios2_oci_dtrace" {  } { { "system/synthesis/submodules/system_manager_cpu.v" "" { Text "C:/Users/Dejan/13m041vs_projekat/ivs_project/system/synthesis/submodules/system_manager_cpu.v" 1702 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1565276730039 ""} { "Info" "ISGN_ENTITY_NAME" "16 system_manager_cpu_nios2_oci_compute_input_tm_cnt " "Found entity 16: system_manager_cpu_nios2_oci_compute_input_tm_cnt" {  } { { "system/synthesis/submodules/system_manager_cpu.v" "" { Text "C:/Users/Dejan/13m041vs_projekat/ivs_project/system/synthesis/submodules/system_manager_cpu.v" 1784 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1565276730039 ""} { "Info" "ISGN_ENTITY_NAME" "17 system_manager_cpu_nios2_oci_fifo_wrptr_inc " "Found entity 17: system_manager_cpu_nios2_oci_fifo_wrptr_inc" {  } { { "system/synthesis/submodules/system_manager_cpu.v" "" { Text "C:/Users/Dejan/13m041vs_projekat/ivs_project/system/synthesis/submodules/system_manager_cpu.v" 1856 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1565276730039 ""} { "Info" "ISGN_ENTITY_NAME" "18 system_manager_cpu_nios2_oci_fifo_cnt_inc " "Found entity 18: system_manager_cpu_nios2_oci_fifo_cnt_inc" {  } { { "system/synthesis/submodules/system_manager_cpu.v" "" { Text "C:/Users/Dejan/13m041vs_projekat/ivs_project/system/synthesis/submodules/system_manager_cpu.v" 1899 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1565276730039 ""} { "Info" "ISGN_ENTITY_NAME" "19 system_manager_cpu_nios2_oci_fifo " "Found entity 19: system_manager_cpu_nios2_oci_fifo" {  } { { "system/synthesis/submodules/system_manager_cpu.v" "" { Text "C:/Users/Dejan/13m041vs_projekat/ivs_project/system/synthesis/submodules/system_manager_cpu.v" 1946 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1565276730039 ""} { "Info" "ISGN_ENTITY_NAME" "20 system_manager_cpu_nios2_oci_pib " "Found entity 20: system_manager_cpu_nios2_oci_pib" {  } { { "system/synthesis/submodules/system_manager_cpu.v" "" { Text "C:/Users/Dejan/13m041vs_projekat/ivs_project/system/synthesis/submodules/system_manager_cpu.v" 2432 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1565276730039 ""} { "Info" "ISGN_ENTITY_NAME" "21 system_manager_cpu_nios2_oci_im " "Found entity 21: system_manager_cpu_nios2_oci_im" {  } { { "system/synthesis/submodules/system_manager_cpu.v" "" { Text "C:/Users/Dejan/13m041vs_projekat/ivs_project/system/synthesis/submodules/system_manager_cpu.v" 2455 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1565276730039 ""} { "Info" "ISGN_ENTITY_NAME" "22 system_manager_cpu_nios2_performance_monitors " "Found entity 22: system_manager_cpu_nios2_performance_monitors" {  } { { "system/synthesis/submodules/system_manager_cpu.v" "" { Text "C:/Users/Dejan/13m041vs_projekat/ivs_project/system/synthesis/submodules/system_manager_cpu.v" 2525 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1565276730039 ""} { "Info" "ISGN_ENTITY_NAME" "23 system_manager_cpu_nios2_avalon_reg " "Found entity 23: system_manager_cpu_nios2_avalon_reg" {  } { { "system/synthesis/submodules/system_manager_cpu.v" "" { Text "C:/Users/Dejan/13m041vs_projekat/ivs_project/system/synthesis/submodules/system_manager_cpu.v" 2542 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1565276730039 ""} { "Info" "ISGN_ENTITY_NAME" "24 system_manager_cpu_ociram_sp_ram_module " "Found entity 24: system_manager_cpu_ociram_sp_ram_module" {  } { { "system/synthesis/submodules/system_manager_cpu.v" "" { Text "C:/Users/Dejan/13m041vs_projekat/ivs_project/system/synthesis/submodules/system_manager_cpu.v" 2635 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1565276730039 ""} { "Info" "ISGN_ENTITY_NAME" "25 system_manager_cpu_nios2_ocimem " "Found entity 25: system_manager_cpu_nios2_ocimem" {  } { { "system/synthesis/submodules/system_manager_cpu.v" "" { Text "C:/Users/Dejan/13m041vs_projekat/ivs_project/system/synthesis/submodules/system_manager_cpu.v" 2700 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1565276730039 ""} { "Info" "ISGN_ENTITY_NAME" "26 system_manager_cpu_nios2_oci " "Found entity 26: system_manager_cpu_nios2_oci" {  } { { "system/synthesis/submodules/system_manager_cpu.v" "" { Text "C:/Users/Dejan/13m041vs_projekat/ivs_project/system/synthesis/submodules/system_manager_cpu.v" 2881 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1565276730039 ""} { "Info" "ISGN_ENTITY_NAME" "27 system_manager_cpu " "Found entity 27: system_manager_cpu" {  } { { "system/synthesis/submodules/system_manager_cpu.v" "" { Text "C:/Users/Dejan/13m041vs_projekat/ivs_project/system/synthesis/submodules/system_manager_cpu.v" 3426 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1565276730039 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1565276730039 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "system/synthesis/submodules/system_manager_cpu_debug_slave_sysclk.v 1 1 " "Found 1 design units, including 1 entities, in source file system/synthesis/submodules/system_manager_cpu_debug_slave_sysclk.v" { { "Info" "ISGN_ENTITY_NAME" "1 system_manager_cpu_debug_slave_sysclk " "Found entity 1: system_manager_cpu_debug_slave_sysclk" {  } { { "system/synthesis/submodules/system_manager_cpu_debug_slave_sysclk.v" "" { Text "C:/Users/Dejan/13m041vs_projekat/ivs_project/system/synthesis/submodules/system_manager_cpu_debug_slave_sysclk.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1565276730065 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1565276730065 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "system/synthesis/submodules/system_manager_cpu_debug_slave_tck.v 1 1 " "Found 1 design units, including 1 entities, in source file system/synthesis/submodules/system_manager_cpu_debug_slave_tck.v" { { "Info" "ISGN_ENTITY_NAME" "1 system_manager_cpu_debug_slave_tck " "Found entity 1: system_manager_cpu_debug_slave_tck" {  } { { "system/synthesis/submodules/system_manager_cpu_debug_slave_tck.v" "" { Text "C:/Users/Dejan/13m041vs_projekat/ivs_project/system/synthesis/submodules/system_manager_cpu_debug_slave_tck.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1565276730089 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1565276730089 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "system/synthesis/submodules/system_manager_cpu_debug_slave_wrapper.v 1 1 " "Found 1 design units, including 1 entities, in source file system/synthesis/submodules/system_manager_cpu_debug_slave_wrapper.v" { { "Info" "ISGN_ENTITY_NAME" "1 system_manager_cpu_debug_slave_wrapper " "Found entity 1: system_manager_cpu_debug_slave_wrapper" {  } { { "system/synthesis/submodules/system_manager_cpu_debug_slave_wrapper.v" "" { Text "C:/Users/Dejan/13m041vs_projekat/ivs_project/system/synthesis/submodules/system_manager_cpu_debug_slave_wrapper.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1565276730114 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1565276730114 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "system/synthesis/submodules/system_manager_cpu_mult_cell.v 1 1 " "Found 1 design units, including 1 entities, in source file system/synthesis/submodules/system_manager_cpu_mult_cell.v" { { "Info" "ISGN_ENTITY_NAME" "1 system_manager_cpu_mult_cell " "Found entity 1: system_manager_cpu_mult_cell" {  } { { "system/synthesis/submodules/system_manager_cpu_mult_cell.v" "" { Text "C:/Users/Dejan/13m041vs_projekat/ivs_project/system/synthesis/submodules/system_manager_cpu_mult_cell.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1565276730138 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1565276730138 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "system/synthesis/submodules/system_manager_cpu_test_bench.v 1 1 " "Found 1 design units, including 1 entities, in source file system/synthesis/submodules/system_manager_cpu_test_bench.v" { { "Info" "ISGN_ENTITY_NAME" "1 system_manager_cpu_test_bench " "Found entity 1: system_manager_cpu_test_bench" {  } { { "system/synthesis/submodules/system_manager_cpu_test_bench.v" "" { Text "C:/Users/Dejan/13m041vs_projekat/ivs_project/system/synthesis/submodules/system_manager_cpu_test_bench.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1565276730166 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1565276730166 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "system/synthesis/submodules/system_altpll_0.v 4 4 " "Found 4 design units, including 4 entities, in source file system/synthesis/submodules/system_altpll_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 system_altpll_0_dffpipe_l2c " "Found entity 1: system_altpll_0_dffpipe_l2c" {  } { { "system/synthesis/submodules/system_altpll_0.v" "" { Text "C:/Users/Dejan/13m041vs_projekat/ivs_project/system/synthesis/submodules/system_altpll_0.v" 37 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1565276730220 ""} { "Info" "ISGN_ENTITY_NAME" "2 system_altpll_0_stdsync_sv6 " "Found entity 2: system_altpll_0_stdsync_sv6" {  } { { "system/synthesis/submodules/system_altpll_0.v" "" { Text "C:/Users/Dejan/13m041vs_projekat/ivs_project/system/synthesis/submodules/system_altpll_0.v" 98 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1565276730220 ""} { "Info" "ISGN_ENTITY_NAME" "3 system_altpll_0_altpll_nqa2 " "Found entity 3: system_altpll_0_altpll_nqa2" {  } { { "system/synthesis/submodules/system_altpll_0.v" "" { Text "C:/Users/Dejan/13m041vs_projekat/ivs_project/system/synthesis/submodules/system_altpll_0.v" 130 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1565276730220 ""} { "Info" "ISGN_ENTITY_NAME" "4 system_altpll_0 " "Found entity 4: system_altpll_0" {  } { { "system/synthesis/submodules/system_altpll_0.v" "" { Text "C:/Users/Dejan/13m041vs_projekat/ivs_project/system/synthesis/submodules/system_altpll_0.v" 217 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1565276730220 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1565276730220 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ivs_project.bdf 1 1 " "Found 1 design units, including 1 entities, in source file ivs_project.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 ivs_project " "Found entity 1: ivs_project" {  } { { "ivs_project.bdf" "" { Schematic "C:/Users/Dejan/13m041vs_projekat/ivs_project/ivs_project.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1565276730266 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1565276730266 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "system_sdram.v(318) " "Verilog HDL or VHDL warning at system_sdram.v(318): conditional expression evaluates to a constant" {  } { { "system/synthesis/submodules/system_sdram.v" "" { Text "C:/Users/Dejan/13m041vs_projekat/ivs_project/system/synthesis/submodules/system_sdram.v" 318 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Analysis & Synthesis" 0 -1 1565276730335 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "system_sdram.v(328) " "Verilog HDL or VHDL warning at system_sdram.v(328): conditional expression evaluates to a constant" {  } { { "system/synthesis/submodules/system_sdram.v" "" { Text "C:/Users/Dejan/13m041vs_projekat/ivs_project/system/synthesis/submodules/system_sdram.v" 328 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Analysis & Synthesis" 0 -1 1565276730335 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "system_sdram.v(338) " "Verilog HDL or VHDL warning at system_sdram.v(338): conditional expression evaluates to a constant" {  } { { "system/synthesis/submodules/system_sdram.v" "" { Text "C:/Users/Dejan/13m041vs_projekat/ivs_project/system/synthesis/submodules/system_sdram.v" 338 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Analysis & Synthesis" 0 -1 1565276730335 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "system_sdram.v(682) " "Verilog HDL or VHDL warning at system_sdram.v(682): conditional expression evaluates to a constant" {  } { { "system/synthesis/submodules/system_sdram.v" "" { Text "C:/Users/Dejan/13m041vs_projekat/ivs_project/system/synthesis/submodules/system_sdram.v" 682 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Analysis & Synthesis" 0 -1 1565276730339 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "ivs_project " "Elaborating entity \"ivs_project\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1565276731487 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "system system:inst " "Elaborating entity \"system\" for hierarchy \"system:inst\"" {  } { { "ivs_project.bdf" "inst" { Schematic "C:/Users/Dejan/13m041vs_projekat/ivs_project/ivs_project.bdf" { { 32 264 520 344 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1565276731598 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "system_altpll_0 system:inst\|system_altpll_0:altpll_0 " "Elaborating entity \"system_altpll_0\" for hierarchy \"system:inst\|system_altpll_0:altpll_0\"" {  } { { "system/synthesis/system.v" "altpll_0" { Text "C:/Users/Dejan/13m041vs_projekat/ivs_project/system/synthesis/system.v" 156 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1565276731774 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "system_altpll_0_stdsync_sv6 system:inst\|system_altpll_0:altpll_0\|system_altpll_0_stdsync_sv6:stdsync2 " "Elaborating entity \"system_altpll_0_stdsync_sv6\" for hierarchy \"system:inst\|system_altpll_0:altpll_0\|system_altpll_0_stdsync_sv6:stdsync2\"" {  } { { "system/synthesis/submodules/system_altpll_0.v" "stdsync2" { Text "C:/Users/Dejan/13m041vs_projekat/ivs_project/system/synthesis/submodules/system_altpll_0.v" 282 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1565276731845 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "system_altpll_0_dffpipe_l2c system:inst\|system_altpll_0:altpll_0\|system_altpll_0_stdsync_sv6:stdsync2\|system_altpll_0_dffpipe_l2c:dffpipe3 " "Elaborating entity \"system_altpll_0_dffpipe_l2c\" for hierarchy \"system:inst\|system_altpll_0:altpll_0\|system_altpll_0_stdsync_sv6:stdsync2\|system_altpll_0_dffpipe_l2c:dffpipe3\"" {  } { { "system/synthesis/submodules/system_altpll_0.v" "dffpipe3" { Text "C:/Users/Dejan/13m041vs_projekat/ivs_project/system/synthesis/submodules/system_altpll_0.v" 116 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1565276731923 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "system_altpll_0_altpll_nqa2 system:inst\|system_altpll_0:altpll_0\|system_altpll_0_altpll_nqa2:sd1 " "Elaborating entity \"system_altpll_0_altpll_nqa2\" for hierarchy \"system:inst\|system_altpll_0:altpll_0\|system_altpll_0_altpll_nqa2:sd1\"" {  } { { "system/synthesis/submodules/system_altpll_0.v" "sd1" { Text "C:/Users/Dejan/13m041vs_projekat/ivs_project/system/synthesis/submodules/system_altpll_0.v" 288 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1565276731993 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "system_manager system:inst\|system_manager:manager " "Elaborating entity \"system_manager\" for hierarchy \"system:inst\|system_manager:manager\"" {  } { { "system/synthesis/system.v" "manager" { Text "C:/Users/Dejan/13m041vs_projekat/ivs_project/system/synthesis/system.v" 187 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1565276732099 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "system_manager_cpu system:inst\|system_manager:manager\|system_manager_cpu:cpu " "Elaborating entity \"system_manager_cpu\" for hierarchy \"system:inst\|system_manager:manager\|system_manager_cpu:cpu\"" {  } { { "system/synthesis/submodules/system_manager.v" "cpu" { Text "C:/Users/Dejan/13m041vs_projekat/ivs_project/system/synthesis/submodules/system_manager.v" 69 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1565276732281 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "system_manager_cpu_test_bench system:inst\|system_manager:manager\|system_manager_cpu:cpu\|system_manager_cpu_test_bench:the_system_manager_cpu_test_bench " "Elaborating entity \"system_manager_cpu_test_bench\" for hierarchy \"system:inst\|system_manager:manager\|system_manager_cpu:cpu\|system_manager_cpu_test_bench:the_system_manager_cpu_test_bench\"" {  } { { "system/synthesis/submodules/system_manager_cpu.v" "the_system_manager_cpu_test_bench" { Text "C:/Users/Dejan/13m041vs_projekat/ivs_project/system/synthesis/submodules/system_manager_cpu.v" 5972 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1565276733311 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "system_manager_cpu_ic_data_module system:inst\|system_manager:manager\|system_manager_cpu:cpu\|system_manager_cpu_ic_data_module:system_manager_cpu_ic_data " "Elaborating entity \"system_manager_cpu_ic_data_module\" for hierarchy \"system:inst\|system_manager:manager\|system_manager_cpu:cpu\|system_manager_cpu_ic_data_module:system_manager_cpu_ic_data\"" {  } { { "system/synthesis/submodules/system_manager_cpu.v" "system_manager_cpu_ic_data" { Text "C:/Users/Dejan/13m041vs_projekat/ivs_project/system/synthesis/submodules/system_manager_cpu.v" 6974 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1565276733496 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram system:inst\|system_manager:manager\|system_manager_cpu:cpu\|system_manager_cpu_ic_data_module:system_manager_cpu_ic_data\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"system:inst\|system_manager:manager\|system_manager_cpu:cpu\|system_manager_cpu_ic_data_module:system_manager_cpu_ic_data\|altsyncram:the_altsyncram\"" {  } { { "system/synthesis/submodules/system_manager_cpu.v" "the_altsyncram" { Text "C:/Users/Dejan/13m041vs_projekat/ivs_project/system/synthesis/submodules/system_manager_cpu.v" 61 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1565276734079 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_udd1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_udd1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_udd1 " "Found entity 1: altsyncram_udd1" {  } { { "db/altsyncram_udd1.tdf" "" { Text "C:/Users/Dejan/13m041vs_projekat/ivs_project/db/altsyncram_udd1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1565276734351 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1565276734351 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_udd1 system:inst\|system_manager:manager\|system_manager_cpu:cpu\|system_manager_cpu_ic_data_module:system_manager_cpu_ic_data\|altsyncram:the_altsyncram\|altsyncram_udd1:auto_generated " "Elaborating entity \"altsyncram_udd1\" for hierarchy \"system:inst\|system_manager:manager\|system_manager_cpu:cpu\|system_manager_cpu_ic_data_module:system_manager_cpu_ic_data\|altsyncram:the_altsyncram\|altsyncram_udd1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1565276734375 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "system_manager_cpu_ic_tag_module system:inst\|system_manager:manager\|system_manager_cpu:cpu\|system_manager_cpu_ic_tag_module:system_manager_cpu_ic_tag " "Elaborating entity \"system_manager_cpu_ic_tag_module\" for hierarchy \"system:inst\|system_manager:manager\|system_manager_cpu:cpu\|system_manager_cpu_ic_tag_module:system_manager_cpu_ic_tag\"" {  } { { "system/synthesis/submodules/system_manager_cpu.v" "system_manager_cpu_ic_tag" { Text "C:/Users/Dejan/13m041vs_projekat/ivs_project/system/synthesis/submodules/system_manager_cpu.v" 7040 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1565276734582 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram system:inst\|system_manager:manager\|system_manager_cpu:cpu\|system_manager_cpu_ic_tag_module:system_manager_cpu_ic_tag\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"system:inst\|system_manager:manager\|system_manager_cpu:cpu\|system_manager_cpu_ic_tag_module:system_manager_cpu_ic_tag\|altsyncram:the_altsyncram\"" {  } { { "system/synthesis/submodules/system_manager_cpu.v" "the_altsyncram" { Text "C:/Users/Dejan/13m041vs_projekat/ivs_project/system/synthesis/submodules/system_manager_cpu.v" 129 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1565276734756 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_77d1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_77d1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_77d1 " "Found entity 1: altsyncram_77d1" {  } { { "db/altsyncram_77d1.tdf" "" { Text "C:/Users/Dejan/13m041vs_projekat/ivs_project/db/altsyncram_77d1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1565276734992 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1565276734992 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_77d1 system:inst\|system_manager:manager\|system_manager_cpu:cpu\|system_manager_cpu_ic_tag_module:system_manager_cpu_ic_tag\|altsyncram:the_altsyncram\|altsyncram_77d1:auto_generated " "Elaborating entity \"altsyncram_77d1\" for hierarchy \"system:inst\|system_manager:manager\|system_manager_cpu:cpu\|system_manager_cpu_ic_tag_module:system_manager_cpu_ic_tag\|altsyncram:the_altsyncram\|altsyncram_77d1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1565276735015 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "system_manager_cpu_bht_module system:inst\|system_manager:manager\|system_manager_cpu:cpu\|system_manager_cpu_bht_module:system_manager_cpu_bht " "Elaborating entity \"system_manager_cpu_bht_module\" for hierarchy \"system:inst\|system_manager:manager\|system_manager_cpu:cpu\|system_manager_cpu_bht_module:system_manager_cpu_bht\"" {  } { { "system/synthesis/submodules/system_manager_cpu.v" "system_manager_cpu_bht" { Text "C:/Users/Dejan/13m041vs_projekat/ivs_project/system/synthesis/submodules/system_manager_cpu.v" 7238 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1565276735208 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram system:inst\|system_manager:manager\|system_manager_cpu:cpu\|system_manager_cpu_bht_module:system_manager_cpu_bht\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"system:inst\|system_manager:manager\|system_manager_cpu:cpu\|system_manager_cpu_bht_module:system_manager_cpu_bht\|altsyncram:the_altsyncram\"" {  } { { "system/synthesis/submodules/system_manager_cpu.v" "the_altsyncram" { Text "C:/Users/Dejan/13m041vs_projekat/ivs_project/system/synthesis/submodules/system_manager_cpu.v" 198 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1565276735300 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_97d1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_97d1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_97d1 " "Found entity 1: altsyncram_97d1" {  } { { "db/altsyncram_97d1.tdf" "" { Text "C:/Users/Dejan/13m041vs_projekat/ivs_project/db/altsyncram_97d1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1565276735563 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1565276735563 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_97d1 system:inst\|system_manager:manager\|system_manager_cpu:cpu\|system_manager_cpu_bht_module:system_manager_cpu_bht\|altsyncram:the_altsyncram\|altsyncram_97d1:auto_generated " "Elaborating entity \"altsyncram_97d1\" for hierarchy \"system:inst\|system_manager:manager\|system_manager_cpu:cpu\|system_manager_cpu_bht_module:system_manager_cpu_bht\|altsyncram:the_altsyncram\|altsyncram_97d1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1565276735586 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "system_manager_cpu_register_bank_a_module system:inst\|system_manager:manager\|system_manager_cpu:cpu\|system_manager_cpu_register_bank_a_module:system_manager_cpu_register_bank_a " "Elaborating entity \"system_manager_cpu_register_bank_a_module\" for hierarchy \"system:inst\|system_manager:manager\|system_manager_cpu:cpu\|system_manager_cpu_register_bank_a_module:system_manager_cpu_register_bank_a\"" {  } { { "system/synthesis/submodules/system_manager_cpu.v" "system_manager_cpu_register_bank_a" { Text "C:/Users/Dejan/13m041vs_projekat/ivs_project/system/synthesis/submodules/system_manager_cpu.v" 8195 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1565276735765 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram system:inst\|system_manager:manager\|system_manager_cpu:cpu\|system_manager_cpu_register_bank_a_module:system_manager_cpu_register_bank_a\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"system:inst\|system_manager:manager\|system_manager_cpu:cpu\|system_manager_cpu_register_bank_a_module:system_manager_cpu_register_bank_a\|altsyncram:the_altsyncram\"" {  } { { "system/synthesis/submodules/system_manager_cpu.v" "the_altsyncram" { Text "C:/Users/Dejan/13m041vs_projekat/ivs_project/system/synthesis/submodules/system_manager_cpu.v" 264 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1565276735859 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_fic1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_fic1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_fic1 " "Found entity 1: altsyncram_fic1" {  } { { "db/altsyncram_fic1.tdf" "" { Text "C:/Users/Dejan/13m041vs_projekat/ivs_project/db/altsyncram_fic1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1565276736087 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1565276736087 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_fic1 system:inst\|system_manager:manager\|system_manager_cpu:cpu\|system_manager_cpu_register_bank_a_module:system_manager_cpu_register_bank_a\|altsyncram:the_altsyncram\|altsyncram_fic1:auto_generated " "Elaborating entity \"altsyncram_fic1\" for hierarchy \"system:inst\|system_manager:manager\|system_manager_cpu:cpu\|system_manager_cpu_register_bank_a_module:system_manager_cpu_register_bank_a\|altsyncram:the_altsyncram\|altsyncram_fic1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1565276736110 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "system_manager_cpu_register_bank_b_module system:inst\|system_manager:manager\|system_manager_cpu:cpu\|system_manager_cpu_register_bank_b_module:system_manager_cpu_register_bank_b " "Elaborating entity \"system_manager_cpu_register_bank_b_module\" for hierarchy \"system:inst\|system_manager:manager\|system_manager_cpu:cpu\|system_manager_cpu_register_bank_b_module:system_manager_cpu_register_bank_b\"" {  } { { "system/synthesis/submodules/system_manager_cpu.v" "system_manager_cpu_register_bank_b" { Text "C:/Users/Dejan/13m041vs_projekat/ivs_project/system/synthesis/submodules/system_manager_cpu.v" 8213 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1565276736312 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "system_manager_cpu_mult_cell system:inst\|system_manager:manager\|system_manager_cpu:cpu\|system_manager_cpu_mult_cell:the_system_manager_cpu_mult_cell " "Elaborating entity \"system_manager_cpu_mult_cell\" for hierarchy \"system:inst\|system_manager:manager\|system_manager_cpu:cpu\|system_manager_cpu_mult_cell:the_system_manager_cpu_mult_cell\"" {  } { { "system/synthesis/submodules/system_manager_cpu.v" "the_system_manager_cpu_mult_cell" { Text "C:/Users/Dejan/13m041vs_projekat/ivs_project/system/synthesis/submodules/system_manager_cpu.v" 8798 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1565276736511 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_mult_add system:inst\|system_manager:manager\|system_manager_cpu:cpu\|system_manager_cpu_mult_cell:the_system_manager_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1 " "Elaborating entity \"altera_mult_add\" for hierarchy \"system:inst\|system_manager:manager\|system_manager_cpu:cpu\|system_manager_cpu_mult_cell:the_system_manager_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\"" {  } { { "system/synthesis/submodules/system_manager_cpu_mult_cell.v" "the_altmult_add_p1" { Text "C:/Users/Dejan/13m041vs_projekat/ivs_project/system/synthesis/submodules/system_manager_cpu_mult_cell.v" 63 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1565276736759 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altera_mult_add_vkp2.v 1 1 " "Found 1 design units, including 1 entities, in source file db/altera_mult_add_vkp2.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_mult_add_vkp2 " "Found entity 1: altera_mult_add_vkp2" {  } { { "db/altera_mult_add_vkp2.v" "" { Text "C:/Users/Dejan/13m041vs_projekat/ivs_project/db/altera_mult_add_vkp2.v" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1565276736981 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1565276736981 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_mult_add_vkp2 system:inst\|system_manager:manager\|system_manager_cpu:cpu\|system_manager_cpu_mult_cell:the_system_manager_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated " "Elaborating entity \"altera_mult_add_vkp2\" for hierarchy \"system:inst\|system_manager:manager\|system_manager_cpu:cpu\|system_manager_cpu_mult_cell:the_system_manager_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\"" {  } { { "altera_mult_add.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altera_mult_add.tdf" 454 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1565276737048 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_mult_add_rtl system:inst\|system_manager:manager\|system_manager_cpu:cpu\|system_manager_cpu_mult_cell:the_system_manager_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1 " "Elaborating entity \"altera_mult_add_rtl\" for hierarchy \"system:inst\|system_manager:manager\|system_manager_cpu:cpu\|system_manager_cpu_mult_cell:the_system_manager_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\"" {  } { { "db/altera_mult_add_vkp2.v" "altera_mult_add_rtl1" { Text "C:/Users/Dejan/13m041vs_projekat/ivs_project/db/altera_mult_add_vkp2.v" 116 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1565276737498 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_register_function system:inst\|system_manager:manager\|system_manager_cpu:cpu\|system_manager_cpu_mult_cell:the_system_manager_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_register_function:signa_reg_block " "Elaborating entity \"ama_register_function\" for hierarchy \"system:inst\|system_manager:manager\|system_manager_cpu:cpu\|system_manager_cpu_mult_cell:the_system_manager_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_register_function:signa_reg_block\"" {  } { { "altera_mult_add_rtl.v" "signa_reg_block" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 907 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1565276737695 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_data_split_reg_ext_function system:inst\|system_manager:manager\|system_manager_cpu:cpu\|system_manager_cpu_mult_cell:the_system_manager_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:dataa_split " "Elaborating entity \"ama_data_split_reg_ext_function\" for hierarchy \"system:inst\|system_manager:manager\|system_manager_cpu:cpu\|system_manager_cpu_mult_cell:the_system_manager_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:dataa_split\"" {  } { { "altera_mult_add_rtl.v" "dataa_split" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1023 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1565276737873 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_register_function system:inst\|system_manager:manager\|system_manager_cpu:cpu\|system_manager_cpu_mult_cell:the_system_manager_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:dataa_split\|ama_register_function:data_register_block_0 " "Elaborating entity \"ama_register_function\" for hierarchy \"system:inst\|system_manager:manager\|system_manager_cpu:cpu\|system_manager_cpu_mult_cell:the_system_manager_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:dataa_split\|ama_register_function:data_register_block_0\"" {  } { { "altera_mult_add_rtl.v" "data_register_block_0" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1989 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1565276737987 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_dynamic_signed_function system:inst\|system_manager:manager\|system_manager_cpu:cpu\|system_manager_cpu_mult_cell:the_system_manager_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:dataa_split\|ama_dynamic_signed_function:data0_signed_extension_block " "Elaborating entity \"ama_dynamic_signed_function\" for hierarchy \"system:inst\|system_manager:manager\|system_manager_cpu:cpu\|system_manager_cpu_mult_cell:the_system_manager_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:dataa_split\|ama_dynamic_signed_function:data0_signed_extension_block\"" {  } { { "altera_mult_add_rtl.v" "data0_signed_extension_block" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 2145 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1565276738306 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_data_split_reg_ext_function system:inst\|system_manager:manager\|system_manager_cpu:cpu\|system_manager_cpu_mult_cell:the_system_manager_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:datac_split " "Elaborating entity \"ama_data_split_reg_ext_function\" for hierarchy \"system:inst\|system_manager:manager\|system_manager_cpu:cpu\|system_manager_cpu_mult_cell:the_system_manager_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:datac_split\"" {  } { { "altera_mult_add_rtl.v" "datac_split" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1113 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1565276739212 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_register_function system:inst\|system_manager:manager\|system_manager_cpu:cpu\|system_manager_cpu_mult_cell:the_system_manager_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:datac_split\|ama_register_function:data_register_block_0 " "Elaborating entity \"ama_register_function\" for hierarchy \"system:inst\|system_manager:manager\|system_manager_cpu:cpu\|system_manager_cpu_mult_cell:the_system_manager_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:datac_split\|ama_register_function:data_register_block_0\"" {  } { { "altera_mult_add_rtl.v" "data_register_block_0" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1989 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1565276739344 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_dynamic_signed_function system:inst\|system_manager:manager\|system_manager_cpu:cpu\|system_manager_cpu_mult_cell:the_system_manager_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:datac_split\|ama_dynamic_signed_function:data0_signed_extension_block " "Elaborating entity \"ama_dynamic_signed_function\" for hierarchy \"system:inst\|system_manager:manager\|system_manager_cpu:cpu\|system_manager_cpu_mult_cell:the_system_manager_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:datac_split\|ama_dynamic_signed_function:data0_signed_extension_block\"" {  } { { "altera_mult_add_rtl.v" "data0_signed_extension_block" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 2145 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1565276739668 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_preadder_function system:inst\|system_manager:manager\|system_manager_cpu:cpu\|system_manager_cpu_mult_cell:the_system_manager_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_preadder_function:preadder_block " "Elaborating entity \"ama_preadder_function\" for hierarchy \"system:inst\|system_manager:manager\|system_manager_cpu:cpu\|system_manager_cpu_mult_cell:the_system_manager_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_preadder_function:preadder_block\"" {  } { { "altera_mult_add_rtl.v" "preadder_block" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1265 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1565276739989 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_adder_function system:inst\|system_manager:manager\|system_manager_cpu:cpu\|system_manager_cpu_mult_cell:the_system_manager_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_preadder_function:preadder_block\|ama_adder_function:preadder_adder_0 " "Elaborating entity \"ama_adder_function\" for hierarchy \"system:inst\|system_manager:manager\|system_manager_cpu:cpu\|system_manager_cpu_mult_cell:the_system_manager_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_preadder_function:preadder_block\|ama_adder_function:preadder_adder_0\"" {  } { { "altera_mult_add_rtl.v" "preadder_adder_0" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 3264 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1565276740128 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_signed_extension_function system:inst\|system_manager:manager\|system_manager_cpu:cpu\|system_manager_cpu_mult_cell:the_system_manager_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_preadder_function:preadder_block\|ama_adder_function:preadder_adder_0\|ama_signed_extension_function:first_adder_ext_block_0 " "Elaborating entity \"ama_signed_extension_function\" for hierarchy \"system:inst\|system_manager:manager\|system_manager_cpu:cpu\|system_manager_cpu_mult_cell:the_system_manager_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_preadder_function:preadder_block\|ama_adder_function:preadder_adder_0\|ama_signed_extension_function:first_adder_ext_block_0\"" {  } { { "altera_mult_add_rtl.v" "first_adder_ext_block_0" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 2705 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1565276740258 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_signed_extension_function system:inst\|system_manager:manager\|system_manager_cpu:cpu\|system_manager_cpu_mult_cell:the_system_manager_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_preadder_function:preadder_block\|ama_adder_function:preadder_adder_0\|ama_signed_extension_function:second_adder_ext_block_0 " "Elaborating entity \"ama_signed_extension_function\" for hierarchy \"system:inst\|system_manager:manager\|system_manager_cpu:cpu\|system_manager_cpu_mult_cell:the_system_manager_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_preadder_function:preadder_block\|ama_adder_function:preadder_adder_0\|ama_signed_extension_function:second_adder_ext_block_0\"" {  } { { "altera_mult_add_rtl.v" "second_adder_ext_block_0" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 2738 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1565276740607 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_multiplier_function system:inst\|system_manager:manager\|system_manager_cpu:cpu\|system_manager_cpu_mult_cell:the_system_manager_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block " "Elaborating entity \"ama_multiplier_function\" for hierarchy \"system:inst\|system_manager:manager\|system_manager_cpu:cpu\|system_manager_cpu_mult_cell:the_system_manager_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\"" {  } { { "altera_mult_add_rtl.v" "multiplier_block" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1309 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1565276742877 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_register_function system:inst\|system_manager:manager\|system_manager_cpu:cpu\|system_manager_cpu_mult_cell:the_system_manager_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|ama_register_function:multiplier_register_block_0 " "Elaborating entity \"ama_register_function\" for hierarchy \"system:inst\|system_manager:manager\|system_manager_cpu:cpu\|system_manager_cpu_mult_cell:the_system_manager_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|ama_register_function:multiplier_register_block_0\"" {  } { { "altera_mult_add_rtl.v" "multiplier_register_block_0" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 3060 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1565276743542 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_register_function system:inst\|system_manager:manager\|system_manager_cpu:cpu\|system_manager_cpu_mult_cell:the_system_manager_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|ama_register_function:multiplier_register_block_1 " "Elaborating entity \"ama_register_function\" for hierarchy \"system:inst\|system_manager:manager\|system_manager_cpu:cpu\|system_manager_cpu_mult_cell:the_system_manager_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|ama_register_function:multiplier_register_block_1\"" {  } { { "altera_mult_add_rtl.v" "multiplier_register_block_1" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 3074 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1565276743662 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_adder_function system:inst\|system_manager:manager\|system_manager_cpu:cpu\|system_manager_cpu_mult_cell:the_system_manager_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_adder_function:final_adder_block " "Elaborating entity \"ama_adder_function\" for hierarchy \"system:inst\|system_manager:manager\|system_manager_cpu:cpu\|system_manager_cpu_mult_cell:the_system_manager_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_adder_function:final_adder_block\"" {  } { { "altera_mult_add_rtl.v" "final_adder_block" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1350 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1565276743933 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_signed_extension_function system:inst\|system_manager:manager\|system_manager_cpu:cpu\|system_manager_cpu_mult_cell:the_system_manager_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_adder_function:final_adder_block\|ama_signed_extension_function:first_adder_ext_block_0 " "Elaborating entity \"ama_signed_extension_function\" for hierarchy \"system:inst\|system_manager:manager\|system_manager_cpu:cpu\|system_manager_cpu_mult_cell:the_system_manager_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_adder_function:final_adder_block\|ama_signed_extension_function:first_adder_ext_block_0\"" {  } { { "altera_mult_add_rtl.v" "first_adder_ext_block_0" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 2705 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1565276744071 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_signed_extension_function system:inst\|system_manager:manager\|system_manager_cpu:cpu\|system_manager_cpu_mult_cell:the_system_manager_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_adder_function:final_adder_block\|ama_signed_extension_function:second_adder_ext_block_0 " "Elaborating entity \"ama_signed_extension_function\" for hierarchy \"system:inst\|system_manager:manager\|system_manager_cpu:cpu\|system_manager_cpu_mult_cell:the_system_manager_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_adder_function:final_adder_block\|ama_signed_extension_function:second_adder_ext_block_0\"" {  } { { "altera_mult_add_rtl.v" "second_adder_ext_block_0" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 2738 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1565276744387 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_register_function system:inst\|system_manager:manager\|system_manager_cpu:cpu\|system_manager_cpu_mult_cell:the_system_manager_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_register_function:output_reg_block " "Elaborating entity \"ama_register_function\" for hierarchy \"system:inst\|system_manager:manager\|system_manager_cpu:cpu\|system_manager_cpu_mult_cell:the_system_manager_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_register_function:output_reg_block\"" {  } { { "altera_mult_add_rtl.v" "output_reg_block" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1490 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1565276744713 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "system_manager_cpu_dc_tag_module system:inst\|system_manager:manager\|system_manager_cpu:cpu\|system_manager_cpu_dc_tag_module:system_manager_cpu_dc_tag " "Elaborating entity \"system_manager_cpu_dc_tag_module\" for hierarchy \"system:inst\|system_manager:manager\|system_manager_cpu:cpu\|system_manager_cpu_dc_tag_module:system_manager_cpu_dc_tag\"" {  } { { "system/synthesis/submodules/system_manager_cpu.v" "system_manager_cpu_dc_tag" { Text "C:/Users/Dejan/13m041vs_projekat/ivs_project/system/synthesis/submodules/system_manager_cpu.v" 9220 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1565276757324 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram system:inst\|system_manager:manager\|system_manager_cpu:cpu\|system_manager_cpu_dc_tag_module:system_manager_cpu_dc_tag\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"system:inst\|system_manager:manager\|system_manager_cpu:cpu\|system_manager_cpu_dc_tag_module:system_manager_cpu_dc_tag\|altsyncram:the_altsyncram\"" {  } { { "system/synthesis/submodules/system_manager_cpu.v" "the_altsyncram" { Text "C:/Users/Dejan/13m041vs_projekat/ivs_project/system/synthesis/submodules/system_manager_cpu.v" 396 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1565276757456 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_pic1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_pic1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_pic1 " "Found entity 1: altsyncram_pic1" {  } { { "db/altsyncram_pic1.tdf" "" { Text "C:/Users/Dejan/13m041vs_projekat/ivs_project/db/altsyncram_pic1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1565276757687 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1565276757687 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_pic1 system:inst\|system_manager:manager\|system_manager_cpu:cpu\|system_manager_cpu_dc_tag_module:system_manager_cpu_dc_tag\|altsyncram:the_altsyncram\|altsyncram_pic1:auto_generated " "Elaborating entity \"altsyncram_pic1\" for hierarchy \"system:inst\|system_manager:manager\|system_manager_cpu:cpu\|system_manager_cpu_dc_tag_module:system_manager_cpu_dc_tag\|altsyncram:the_altsyncram\|altsyncram_pic1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1565276757710 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "system_manager_cpu_dc_data_module system:inst\|system_manager:manager\|system_manager_cpu:cpu\|system_manager_cpu_dc_data_module:system_manager_cpu_dc_data " "Elaborating entity \"system_manager_cpu_dc_data_module\" for hierarchy \"system:inst\|system_manager:manager\|system_manager_cpu:cpu\|system_manager_cpu_dc_data_module:system_manager_cpu_dc_data\"" {  } { { "system/synthesis/submodules/system_manager_cpu.v" "system_manager_cpu_dc_data" { Text "C:/Users/Dejan/13m041vs_projekat/ivs_project/system/synthesis/submodules/system_manager_cpu.v" 9286 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1565276757922 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram system:inst\|system_manager:manager\|system_manager_cpu:cpu\|system_manager_cpu_dc_data_module:system_manager_cpu_dc_data\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"system:inst\|system_manager:manager\|system_manager_cpu:cpu\|system_manager_cpu_dc_data_module:system_manager_cpu_dc_data\|altsyncram:the_altsyncram\"" {  } { { "system/synthesis/submodules/system_manager_cpu.v" "the_altsyncram" { Text "C:/Users/Dejan/13m041vs_projekat/ivs_project/system/synthesis/submodules/system_manager_cpu.v" 465 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1565276758068 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_sdf1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_sdf1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_sdf1 " "Found entity 1: altsyncram_sdf1" {  } { { "db/altsyncram_sdf1.tdf" "" { Text "C:/Users/Dejan/13m041vs_projekat/ivs_project/db/altsyncram_sdf1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1565276758354 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1565276758354 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_sdf1 system:inst\|system_manager:manager\|system_manager_cpu:cpu\|system_manager_cpu_dc_data_module:system_manager_cpu_dc_data\|altsyncram:the_altsyncram\|altsyncram_sdf1:auto_generated " "Elaborating entity \"altsyncram_sdf1\" for hierarchy \"system:inst\|system_manager:manager\|system_manager_cpu:cpu\|system_manager_cpu_dc_data_module:system_manager_cpu_dc_data\|altsyncram:the_altsyncram\|altsyncram_sdf1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1565276758380 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "system_manager_cpu_dc_victim_module system:inst\|system_manager:manager\|system_manager_cpu:cpu\|system_manager_cpu_dc_victim_module:system_manager_cpu_dc_victim " "Elaborating entity \"system_manager_cpu_dc_victim_module\" for hierarchy \"system:inst\|system_manager:manager\|system_manager_cpu:cpu\|system_manager_cpu_dc_victim_module:system_manager_cpu_dc_victim\"" {  } { { "system/synthesis/submodules/system_manager_cpu.v" "system_manager_cpu_dc_victim" { Text "C:/Users/Dejan/13m041vs_projekat/ivs_project/system/synthesis/submodules/system_manager_cpu.v" 9398 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1565276758602 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram system:inst\|system_manager:manager\|system_manager_cpu:cpu\|system_manager_cpu_dc_victim_module:system_manager_cpu_dc_victim\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"system:inst\|system_manager:manager\|system_manager_cpu:cpu\|system_manager_cpu_dc_victim_module:system_manager_cpu_dc_victim\|altsyncram:the_altsyncram\"" {  } { { "system/synthesis/submodules/system_manager_cpu.v" "the_altsyncram" { Text "C:/Users/Dejan/13m041vs_projekat/ivs_project/system/synthesis/submodules/system_manager_cpu.v" 534 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1565276758701 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_r3d1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_r3d1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_r3d1 " "Found entity 1: altsyncram_r3d1" {  } { { "db/altsyncram_r3d1.tdf" "" { Text "C:/Users/Dejan/13m041vs_projekat/ivs_project/db/altsyncram_r3d1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1565276758946 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1565276758946 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_r3d1 system:inst\|system_manager:manager\|system_manager_cpu:cpu\|system_manager_cpu_dc_victim_module:system_manager_cpu_dc_victim\|altsyncram:the_altsyncram\|altsyncram_r3d1:auto_generated " "Elaborating entity \"altsyncram_r3d1\" for hierarchy \"system:inst\|system_manager:manager\|system_manager_cpu:cpu\|system_manager_cpu_dc_victim_module:system_manager_cpu_dc_victim\|altsyncram:the_altsyncram\|altsyncram_r3d1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1565276758978 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "system_manager_cpu_nios2_oci system:inst\|system_manager:manager\|system_manager_cpu:cpu\|system_manager_cpu_nios2_oci:the_system_manager_cpu_nios2_oci " "Elaborating entity \"system_manager_cpu_nios2_oci\" for hierarchy \"system:inst\|system_manager:manager\|system_manager_cpu:cpu\|system_manager_cpu_nios2_oci:the_system_manager_cpu_nios2_oci\"" {  } { { "system/synthesis/submodules/system_manager_cpu.v" "the_system_manager_cpu_nios2_oci" { Text "C:/Users/Dejan/13m041vs_projekat/ivs_project/system/synthesis/submodules/system_manager_cpu.v" 10151 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1565276759226 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "system_manager_cpu_nios2_oci_debug system:inst\|system_manager:manager\|system_manager_cpu:cpu\|system_manager_cpu_nios2_oci:the_system_manager_cpu_nios2_oci\|system_manager_cpu_nios2_oci_debug:the_system_manager_cpu_nios2_oci_debug " "Elaborating entity \"system_manager_cpu_nios2_oci_debug\" for hierarchy \"system:inst\|system_manager:manager\|system_manager_cpu:cpu\|system_manager_cpu_nios2_oci:the_system_manager_cpu_nios2_oci\|system_manager_cpu_nios2_oci_debug:the_system_manager_cpu_nios2_oci_debug\"" {  } { { "system/synthesis/submodules/system_manager_cpu.v" "the_system_manager_cpu_nios2_oci_debug" { Text "C:/Users/Dejan/13m041vs_projekat/ivs_project/system/synthesis/submodules/system_manager_cpu.v" 3098 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1565276759416 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_std_synchronizer system:inst\|system_manager:manager\|system_manager_cpu:cpu\|system_manager_cpu_nios2_oci:the_system_manager_cpu_nios2_oci\|system_manager_cpu_nios2_oci_debug:the_system_manager_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer " "Elaborating entity \"altera_std_synchronizer\" for hierarchy \"system:inst\|system_manager:manager\|system_manager_cpu:cpu\|system_manager_cpu_nios2_oci:the_system_manager_cpu_nios2_oci\|system_manager_cpu_nios2_oci_debug:the_system_manager_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer\"" {  } { { "system/synthesis/submodules/system_manager_cpu.v" "the_altera_std_synchronizer" { Text "C:/Users/Dejan/13m041vs_projekat/ivs_project/system/synthesis/submodules/system_manager_cpu.v" 632 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1565276759643 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "system_manager_cpu_nios2_oci_break system:inst\|system_manager:manager\|system_manager_cpu:cpu\|system_manager_cpu_nios2_oci:the_system_manager_cpu_nios2_oci\|system_manager_cpu_nios2_oci_break:the_system_manager_cpu_nios2_oci_break " "Elaborating entity \"system_manager_cpu_nios2_oci_break\" for hierarchy \"system:inst\|system_manager:manager\|system_manager_cpu:cpu\|system_manager_cpu_nios2_oci:the_system_manager_cpu_nios2_oci\|system_manager_cpu_nios2_oci_break:the_system_manager_cpu_nios2_oci_break\"" {  } { { "system/synthesis/submodules/system_manager_cpu.v" "the_system_manager_cpu_nios2_oci_break" { Text "C:/Users/Dejan/13m041vs_projekat/ivs_project/system/synthesis/submodules/system_manager_cpu.v" 3128 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1565276759843 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "system_manager_cpu_nios2_oci_xbrk system:inst\|system_manager:manager\|system_manager_cpu:cpu\|system_manager_cpu_nios2_oci:the_system_manager_cpu_nios2_oci\|system_manager_cpu_nios2_oci_xbrk:the_system_manager_cpu_nios2_oci_xbrk " "Elaborating entity \"system_manager_cpu_nios2_oci_xbrk\" for hierarchy \"system:inst\|system_manager:manager\|system_manager_cpu:cpu\|system_manager_cpu_nios2_oci:the_system_manager_cpu_nios2_oci\|system_manager_cpu_nios2_oci_xbrk:the_system_manager_cpu_nios2_oci_xbrk\"" {  } { { "system/synthesis/submodules/system_manager_cpu.v" "the_system_manager_cpu_nios2_oci_xbrk" { Text "C:/Users/Dejan/13m041vs_projekat/ivs_project/system/synthesis/submodules/system_manager_cpu.v" 3151 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1565276760100 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "system_manager_cpu_nios2_oci_dbrk system:inst\|system_manager:manager\|system_manager_cpu:cpu\|system_manager_cpu_nios2_oci:the_system_manager_cpu_nios2_oci\|system_manager_cpu_nios2_oci_dbrk:the_system_manager_cpu_nios2_oci_dbrk " "Elaborating entity \"system_manager_cpu_nios2_oci_dbrk\" for hierarchy \"system:inst\|system_manager:manager\|system_manager_cpu:cpu\|system_manager_cpu_nios2_oci:the_system_manager_cpu_nios2_oci\|system_manager_cpu_nios2_oci_dbrk:the_system_manager_cpu_nios2_oci_dbrk\"" {  } { { "system/synthesis/submodules/system_manager_cpu.v" "the_system_manager_cpu_nios2_oci_dbrk" { Text "C:/Users/Dejan/13m041vs_projekat/ivs_project/system/synthesis/submodules/system_manager_cpu.v" 3178 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1565276760271 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "system_manager_cpu_nios2_oci_itrace system:inst\|system_manager:manager\|system_manager_cpu:cpu\|system_manager_cpu_nios2_oci:the_system_manager_cpu_nios2_oci\|system_manager_cpu_nios2_oci_itrace:the_system_manager_cpu_nios2_oci_itrace " "Elaborating entity \"system_manager_cpu_nios2_oci_itrace\" for hierarchy \"system:inst\|system_manager:manager\|system_manager_cpu:cpu\|system_manager_cpu_nios2_oci:the_system_manager_cpu_nios2_oci\|system_manager_cpu_nios2_oci_itrace:the_system_manager_cpu_nios2_oci_itrace\"" {  } { { "system/synthesis/submodules/system_manager_cpu.v" "the_system_manager_cpu_nios2_oci_itrace" { Text "C:/Users/Dejan/13m041vs_projekat/ivs_project/system/synthesis/submodules/system_manager_cpu.v" 3216 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1565276760412 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "system_manager_cpu_nios2_oci_dtrace system:inst\|system_manager:manager\|system_manager_cpu:cpu\|system_manager_cpu_nios2_oci:the_system_manager_cpu_nios2_oci\|system_manager_cpu_nios2_oci_dtrace:the_system_manager_cpu_nios2_oci_dtrace " "Elaborating entity \"system_manager_cpu_nios2_oci_dtrace\" for hierarchy \"system:inst\|system_manager:manager\|system_manager_cpu:cpu\|system_manager_cpu_nios2_oci:the_system_manager_cpu_nios2_oci\|system_manager_cpu_nios2_oci_dtrace:the_system_manager_cpu_nios2_oci_dtrace\"" {  } { { "system/synthesis/submodules/system_manager_cpu.v" "the_system_manager_cpu_nios2_oci_dtrace" { Text "C:/Users/Dejan/13m041vs_projekat/ivs_project/system/synthesis/submodules/system_manager_cpu.v" 3231 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1565276760565 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "system_manager_cpu_nios2_oci_td_mode system:inst\|system_manager:manager\|system_manager_cpu:cpu\|system_manager_cpu_nios2_oci:the_system_manager_cpu_nios2_oci\|system_manager_cpu_nios2_oci_dtrace:the_system_manager_cpu_nios2_oci_dtrace\|system_manager_cpu_nios2_oci_td_mode:system_manager_cpu_nios2_oci_trc_ctrl_td_mode " "Elaborating entity \"system_manager_cpu_nios2_oci_td_mode\" for hierarchy \"system:inst\|system_manager:manager\|system_manager_cpu:cpu\|system_manager_cpu_nios2_oci:the_system_manager_cpu_nios2_oci\|system_manager_cpu_nios2_oci_dtrace:the_system_manager_cpu_nios2_oci_dtrace\|system_manager_cpu_nios2_oci_td_mode:system_manager_cpu_nios2_oci_trc_ctrl_td_mode\"" {  } { { "system/synthesis/submodules/system_manager_cpu.v" "system_manager_cpu_nios2_oci_trc_ctrl_td_mode" { Text "C:/Users/Dejan/13m041vs_projekat/ivs_project/system/synthesis/submodules/system_manager_cpu.v" 1752 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1565276760883 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "system_manager_cpu_nios2_oci_fifo system:inst\|system_manager:manager\|system_manager_cpu:cpu\|system_manager_cpu_nios2_oci:the_system_manager_cpu_nios2_oci\|system_manager_cpu_nios2_oci_fifo:the_system_manager_cpu_nios2_oci_fifo " "Elaborating entity \"system_manager_cpu_nios2_oci_fifo\" for hierarchy \"system:inst\|system_manager:manager\|system_manager_cpu:cpu\|system_manager_cpu_nios2_oci:the_system_manager_cpu_nios2_oci\|system_manager_cpu_nios2_oci_fifo:the_system_manager_cpu_nios2_oci_fifo\"" {  } { { "system/synthesis/submodules/system_manager_cpu.v" "the_system_manager_cpu_nios2_oci_fifo" { Text "C:/Users/Dejan/13m041vs_projekat/ivs_project/system/synthesis/submodules/system_manager_cpu.v" 3246 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1565276761015 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "system_manager_cpu_nios2_oci_compute_input_tm_cnt system:inst\|system_manager:manager\|system_manager_cpu:cpu\|system_manager_cpu_nios2_oci:the_system_manager_cpu_nios2_oci\|system_manager_cpu_nios2_oci_fifo:the_system_manager_cpu_nios2_oci_fifo\|system_manager_cpu_nios2_oci_compute_input_tm_cnt:the_system_manager_cpu_nios2_oci_compute_input_tm_cnt " "Elaborating entity \"system_manager_cpu_nios2_oci_compute_input_tm_cnt\" for hierarchy \"system:inst\|system_manager:manager\|system_manager_cpu:cpu\|system_manager_cpu_nios2_oci:the_system_manager_cpu_nios2_oci\|system_manager_cpu_nios2_oci_fifo:the_system_manager_cpu_nios2_oci_fifo\|system_manager_cpu_nios2_oci_compute_input_tm_cnt:the_system_manager_cpu_nios2_oci_compute_input_tm_cnt\"" {  } { { "system/synthesis/submodules/system_manager_cpu.v" "the_system_manager_cpu_nios2_oci_compute_input_tm_cnt" { Text "C:/Users/Dejan/13m041vs_projekat/ivs_project/system/synthesis/submodules/system_manager_cpu.v" 2065 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1565276761202 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "system_manager_cpu_nios2_oci_fifo_wrptr_inc system:inst\|system_manager:manager\|system_manager_cpu:cpu\|system_manager_cpu_nios2_oci:the_system_manager_cpu_nios2_oci\|system_manager_cpu_nios2_oci_fifo:the_system_manager_cpu_nios2_oci_fifo\|system_manager_cpu_nios2_oci_fifo_wrptr_inc:the_system_manager_cpu_nios2_oci_fifo_wrptr_inc " "Elaborating entity \"system_manager_cpu_nios2_oci_fifo_wrptr_inc\" for hierarchy \"system:inst\|system_manager:manager\|system_manager_cpu:cpu\|system_manager_cpu_nios2_oci:the_system_manager_cpu_nios2_oci\|system_manager_cpu_nios2_oci_fifo:the_system_manager_cpu_nios2_oci_fifo\|system_manager_cpu_nios2_oci_fifo_wrptr_inc:the_system_manager_cpu_nios2_oci_fifo_wrptr_inc\"" {  } { { "system/synthesis/submodules/system_manager_cpu.v" "the_system_manager_cpu_nios2_oci_fifo_wrptr_inc" { Text "C:/Users/Dejan/13m041vs_projekat/ivs_project/system/synthesis/submodules/system_manager_cpu.v" 2074 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1565276761337 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "system_manager_cpu_nios2_oci_fifo_cnt_inc system:inst\|system_manager:manager\|system_manager_cpu:cpu\|system_manager_cpu_nios2_oci:the_system_manager_cpu_nios2_oci\|system_manager_cpu_nios2_oci_fifo:the_system_manager_cpu_nios2_oci_fifo\|system_manager_cpu_nios2_oci_fifo_cnt_inc:the_system_manager_cpu_nios2_oci_fifo_cnt_inc " "Elaborating entity \"system_manager_cpu_nios2_oci_fifo_cnt_inc\" for hierarchy \"system:inst\|system_manager:manager\|system_manager_cpu:cpu\|system_manager_cpu_nios2_oci:the_system_manager_cpu_nios2_oci\|system_manager_cpu_nios2_oci_fifo:the_system_manager_cpu_nios2_oci_fifo\|system_manager_cpu_nios2_oci_fifo_cnt_inc:the_system_manager_cpu_nios2_oci_fifo_cnt_inc\"" {  } { { "system/synthesis/submodules/system_manager_cpu.v" "the_system_manager_cpu_nios2_oci_fifo_cnt_inc" { Text "C:/Users/Dejan/13m041vs_projekat/ivs_project/system/synthesis/submodules/system_manager_cpu.v" 2083 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1565276761497 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "system_manager_cpu_nios2_oci_pib system:inst\|system_manager:manager\|system_manager_cpu:cpu\|system_manager_cpu_nios2_oci:the_system_manager_cpu_nios2_oci\|system_manager_cpu_nios2_oci_pib:the_system_manager_cpu_nios2_oci_pib " "Elaborating entity \"system_manager_cpu_nios2_oci_pib\" for hierarchy \"system:inst\|system_manager:manager\|system_manager_cpu:cpu\|system_manager_cpu_nios2_oci:the_system_manager_cpu_nios2_oci\|system_manager_cpu_nios2_oci_pib:the_system_manager_cpu_nios2_oci_pib\"" {  } { { "system/synthesis/submodules/system_manager_cpu.v" "the_system_manager_cpu_nios2_oci_pib" { Text "C:/Users/Dejan/13m041vs_projekat/ivs_project/system/synthesis/submodules/system_manager_cpu.v" 3251 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1565276761637 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "system_manager_cpu_nios2_oci_im system:inst\|system_manager:manager\|system_manager_cpu:cpu\|system_manager_cpu_nios2_oci:the_system_manager_cpu_nios2_oci\|system_manager_cpu_nios2_oci_im:the_system_manager_cpu_nios2_oci_im " "Elaborating entity \"system_manager_cpu_nios2_oci_im\" for hierarchy \"system:inst\|system_manager:manager\|system_manager_cpu:cpu\|system_manager_cpu_nios2_oci:the_system_manager_cpu_nios2_oci\|system_manager_cpu_nios2_oci_im:the_system_manager_cpu_nios2_oci_im\"" {  } { { "system/synthesis/submodules/system_manager_cpu.v" "the_system_manager_cpu_nios2_oci_im" { Text "C:/Users/Dejan/13m041vs_projekat/ivs_project/system/synthesis/submodules/system_manager_cpu.v" 3265 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1565276761758 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "system_manager_cpu_nios2_avalon_reg system:inst\|system_manager:manager\|system_manager_cpu:cpu\|system_manager_cpu_nios2_oci:the_system_manager_cpu_nios2_oci\|system_manager_cpu_nios2_avalon_reg:the_system_manager_cpu_nios2_avalon_reg " "Elaborating entity \"system_manager_cpu_nios2_avalon_reg\" for hierarchy \"system:inst\|system_manager:manager\|system_manager_cpu:cpu\|system_manager_cpu_nios2_oci:the_system_manager_cpu_nios2_oci\|system_manager_cpu_nios2_avalon_reg:the_system_manager_cpu_nios2_avalon_reg\"" {  } { { "system/synthesis/submodules/system_manager_cpu.v" "the_system_manager_cpu_nios2_avalon_reg" { Text "C:/Users/Dejan/13m041vs_projekat/ivs_project/system/synthesis/submodules/system_manager_cpu.v" 3284 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1565276761914 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "system_manager_cpu_nios2_ocimem system:inst\|system_manager:manager\|system_manager_cpu:cpu\|system_manager_cpu_nios2_oci:the_system_manager_cpu_nios2_oci\|system_manager_cpu_nios2_ocimem:the_system_manager_cpu_nios2_ocimem " "Elaborating entity \"system_manager_cpu_nios2_ocimem\" for hierarchy \"system:inst\|system_manager:manager\|system_manager_cpu:cpu\|system_manager_cpu_nios2_oci:the_system_manager_cpu_nios2_oci\|system_manager_cpu_nios2_ocimem:the_system_manager_cpu_nios2_ocimem\"" {  } { { "system/synthesis/submodules/system_manager_cpu.v" "the_system_manager_cpu_nios2_ocimem" { Text "C:/Users/Dejan/13m041vs_projekat/ivs_project/system/synthesis/submodules/system_manager_cpu.v" 3304 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1565276762075 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "system_manager_cpu_ociram_sp_ram_module system:inst\|system_manager:manager\|system_manager_cpu:cpu\|system_manager_cpu_nios2_oci:the_system_manager_cpu_nios2_oci\|system_manager_cpu_nios2_ocimem:the_system_manager_cpu_nios2_ocimem\|system_manager_cpu_ociram_sp_ram_module:system_manager_cpu_ociram_sp_ram " "Elaborating entity \"system_manager_cpu_ociram_sp_ram_module\" for hierarchy \"system:inst\|system_manager:manager\|system_manager_cpu:cpu\|system_manager_cpu_nios2_oci:the_system_manager_cpu_nios2_oci\|system_manager_cpu_nios2_ocimem:the_system_manager_cpu_nios2_ocimem\|system_manager_cpu_ociram_sp_ram_module:system_manager_cpu_ociram_sp_ram\"" {  } { { "system/synthesis/submodules/system_manager_cpu.v" "system_manager_cpu_ociram_sp_ram" { Text "C:/Users/Dejan/13m041vs_projekat/ivs_project/system/synthesis/submodules/system_manager_cpu.v" 2851 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1565276762335 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram system:inst\|system_manager:manager\|system_manager_cpu:cpu\|system_manager_cpu_nios2_oci:the_system_manager_cpu_nios2_oci\|system_manager_cpu_nios2_ocimem:the_system_manager_cpu_nios2_ocimem\|system_manager_cpu_ociram_sp_ram_module:system_manager_cpu_ociram_sp_ram\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"system:inst\|system_manager:manager\|system_manager_cpu:cpu\|system_manager_cpu_nios2_oci:the_system_manager_cpu_nios2_oci\|system_manager_cpu_nios2_ocimem:the_system_manager_cpu_nios2_ocimem\|system_manager_cpu_ociram_sp_ram_module:system_manager_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\"" {  } { { "system/synthesis/submodules/system_manager_cpu.v" "the_altsyncram" { Text "C:/Users/Dejan/13m041vs_projekat/ivs_project/system/synthesis/submodules/system_manager_cpu.v" 2675 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1565276762454 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_ac71.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_ac71.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_ac71 " "Found entity 1: altsyncram_ac71" {  } { { "db/altsyncram_ac71.tdf" "" { Text "C:/Users/Dejan/13m041vs_projekat/ivs_project/db/altsyncram_ac71.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1565276762715 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1565276762715 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_ac71 system:inst\|system_manager:manager\|system_manager_cpu:cpu\|system_manager_cpu_nios2_oci:the_system_manager_cpu_nios2_oci\|system_manager_cpu_nios2_ocimem:the_system_manager_cpu_nios2_ocimem\|system_manager_cpu_ociram_sp_ram_module:system_manager_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\|altsyncram_ac71:auto_generated " "Elaborating entity \"altsyncram_ac71\" for hierarchy \"system:inst\|system_manager:manager\|system_manager_cpu:cpu\|system_manager_cpu_nios2_oci:the_system_manager_cpu_nios2_oci\|system_manager_cpu_nios2_ocimem:the_system_manager_cpu_nios2_ocimem\|system_manager_cpu_ociram_sp_ram_module:system_manager_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\|altsyncram_ac71:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1565276762738 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "system_manager_cpu_debug_slave_wrapper system:inst\|system_manager:manager\|system_manager_cpu:cpu\|system_manager_cpu_nios2_oci:the_system_manager_cpu_nios2_oci\|system_manager_cpu_debug_slave_wrapper:the_system_manager_cpu_debug_slave_wrapper " "Elaborating entity \"system_manager_cpu_debug_slave_wrapper\" for hierarchy \"system:inst\|system_manager:manager\|system_manager_cpu:cpu\|system_manager_cpu_nios2_oci:the_system_manager_cpu_nios2_oci\|system_manager_cpu_debug_slave_wrapper:the_system_manager_cpu_debug_slave_wrapper\"" {  } { { "system/synthesis/submodules/system_manager_cpu.v" "the_system_manager_cpu_debug_slave_wrapper" { Text "C:/Users/Dejan/13m041vs_projekat/ivs_project/system/synthesis/submodules/system_manager_cpu.v" 3406 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1565276762895 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "system_manager_cpu_debug_slave_tck system:inst\|system_manager:manager\|system_manager_cpu:cpu\|system_manager_cpu_nios2_oci:the_system_manager_cpu_nios2_oci\|system_manager_cpu_debug_slave_wrapper:the_system_manager_cpu_debug_slave_wrapper\|system_manager_cpu_debug_slave_tck:the_system_manager_cpu_debug_slave_tck " "Elaborating entity \"system_manager_cpu_debug_slave_tck\" for hierarchy \"system:inst\|system_manager:manager\|system_manager_cpu:cpu\|system_manager_cpu_nios2_oci:the_system_manager_cpu_nios2_oci\|system_manager_cpu_debug_slave_wrapper:the_system_manager_cpu_debug_slave_wrapper\|system_manager_cpu_debug_slave_tck:the_system_manager_cpu_debug_slave_tck\"" {  } { { "system/synthesis/submodules/system_manager_cpu_debug_slave_wrapper.v" "the_system_manager_cpu_debug_slave_tck" { Text "C:/Users/Dejan/13m041vs_projekat/ivs_project/system/synthesis/submodules/system_manager_cpu_debug_slave_wrapper.v" 157 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1565276762987 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "system_manager_cpu_debug_slave_sysclk system:inst\|system_manager:manager\|system_manager_cpu:cpu\|system_manager_cpu_nios2_oci:the_system_manager_cpu_nios2_oci\|system_manager_cpu_debug_slave_wrapper:the_system_manager_cpu_debug_slave_wrapper\|system_manager_cpu_debug_slave_sysclk:the_system_manager_cpu_debug_slave_sysclk " "Elaborating entity \"system_manager_cpu_debug_slave_sysclk\" for hierarchy \"system:inst\|system_manager:manager\|system_manager_cpu:cpu\|system_manager_cpu_nios2_oci:the_system_manager_cpu_nios2_oci\|system_manager_cpu_debug_slave_wrapper:the_system_manager_cpu_debug_slave_wrapper\|system_manager_cpu_debug_slave_sysclk:the_system_manager_cpu_debug_slave_sysclk\"" {  } { { "system/synthesis/submodules/system_manager_cpu_debug_slave_wrapper.v" "the_system_manager_cpu_debug_slave_sysclk" { Text "C:/Users/Dejan/13m041vs_projekat/ivs_project/system/synthesis/submodules/system_manager_cpu_debug_slave_wrapper.v" 177 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1565276763227 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_virtual_jtag_basic system:inst\|system_manager:manager\|system_manager_cpu:cpu\|system_manager_cpu_nios2_oci:the_system_manager_cpu_nios2_oci\|system_manager_cpu_debug_slave_wrapper:the_system_manager_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:system_manager_cpu_debug_slave_phy " "Elaborating entity \"sld_virtual_jtag_basic\" for hierarchy \"system:inst\|system_manager:manager\|system_manager_cpu:cpu\|system_manager_cpu_nios2_oci:the_system_manager_cpu_nios2_oci\|system_manager_cpu_debug_slave_wrapper:the_system_manager_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:system_manager_cpu_debug_slave_phy\"" {  } { { "system/synthesis/submodules/system_manager_cpu_debug_slave_wrapper.v" "system_manager_cpu_debug_slave_phy" { Text "C:/Users/Dejan/13m041vs_projekat/ivs_project/system/synthesis/submodules/system_manager_cpu_debug_slave_wrapper.v" 207 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1565276763615 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_virtual_jtag_impl system:inst\|system_manager:manager\|system_manager_cpu:cpu\|system_manager_cpu_nios2_oci:the_system_manager_cpu_nios2_oci\|system_manager_cpu_debug_slave_wrapper:the_system_manager_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:system_manager_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst " "Elaborating entity \"sld_virtual_jtag_impl\" for hierarchy \"system:inst\|system_manager:manager\|system_manager_cpu:cpu\|system_manager_cpu_nios2_oci:the_system_manager_cpu_nios2_oci\|system_manager_cpu_debug_slave_wrapper:the_system_manager_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:system_manager_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\"" {  } { { "sld_virtual_jtag_basic.v" "sld_virtual_jtag_impl_inst" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v" 151 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1565276763695 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter system:inst\|system_manager:manager\|system_manager_cpu:cpu\|system_manager_cpu_nios2_oci:the_system_manager_cpu_nios2_oci\|system_manager_cpu_debug_slave_wrapper:the_system_manager_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:system_manager_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter " "Elaborating entity \"sld_jtag_endpoint_adapter\" for hierarchy \"system:inst\|system_manager:manager\|system_manager_cpu:cpu\|system_manager_cpu_nios2_oci:the_system_manager_cpu_nios2_oci\|system_manager_cpu_debug_slave_wrapper:the_system_manager_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:system_manager_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter\"" {  } { { "sld_virtual_jtag_basic.v" "jtag_signal_adapter" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v" 414 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1565276765763 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter_impl system:inst\|system_manager:manager\|system_manager_cpu:cpu\|system_manager_cpu_nios2_oci:the_system_manager_cpu_nios2_oci\|system_manager_cpu_debug_slave_wrapper:the_system_manager_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:system_manager_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst " "Elaborating entity \"sld_jtag_endpoint_adapter_impl\" for hierarchy \"system:inst\|system_manager:manager\|system_manager_cpu:cpu\|system_manager_cpu_nios2_oci:the_system_manager_cpu_nios2_oci\|system_manager_cpu_debug_slave_wrapper:the_system_manager_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:system_manager_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst\"" {  } { { "sld_jtag_endpoint_adapter.vhd" "sld_jtag_endpoint_adapter_impl_inst" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter.vhd" 232 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1565276766265 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "system_manager_jtag_uart system:inst\|system_manager_jtag_uart:manager_jtag_uart " "Elaborating entity \"system_manager_jtag_uart\" for hierarchy \"system:inst\|system_manager_jtag_uart:manager_jtag_uart\"" {  } { { "system/synthesis/system.v" "manager_jtag_uart" { Text "C:/Users/Dejan/13m041vs_projekat/ivs_project/system/synthesis/system.v" 200 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1565276766492 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "system_manager_jtag_uart_scfifo_w system:inst\|system_manager_jtag_uart:manager_jtag_uart\|system_manager_jtag_uart_scfifo_w:the_system_manager_jtag_uart_scfifo_w " "Elaborating entity \"system_manager_jtag_uart_scfifo_w\" for hierarchy \"system:inst\|system_manager_jtag_uart:manager_jtag_uart\|system_manager_jtag_uart_scfifo_w:the_system_manager_jtag_uart_scfifo_w\"" {  } { { "system/synthesis/submodules/system_manager_jtag_uart.v" "the_system_manager_jtag_uart_scfifo_w" { Text "C:/Users/Dejan/13m041vs_projekat/ivs_project/system/synthesis/submodules/system_manager_jtag_uart.v" 420 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1565276766555 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo system:inst\|system_manager_jtag_uart:manager_jtag_uart\|system_manager_jtag_uart_scfifo_w:the_system_manager_jtag_uart_scfifo_w\|scfifo:wfifo " "Elaborating entity \"scfifo\" for hierarchy \"system:inst\|system_manager_jtag_uart:manager_jtag_uart\|system_manager_jtag_uart_scfifo_w:the_system_manager_jtag_uart_scfifo_w\|scfifo:wfifo\"" {  } { { "system/synthesis/submodules/system_manager_jtag_uart.v" "wfifo" { Text "C:/Users/Dejan/13m041vs_projekat/ivs_project/system/synthesis/submodules/system_manager_jtag_uart.v" 139 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1565276767283 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "system:inst\|system_manager_jtag_uart:manager_jtag_uart\|system_manager_jtag_uart_scfifo_w:the_system_manager_jtag_uart_scfifo_w\|scfifo:wfifo " "Elaborated megafunction instantiation \"system:inst\|system_manager_jtag_uart:manager_jtag_uart\|system_manager_jtag_uart_scfifo_w:the_system_manager_jtag_uart_scfifo_w\|scfifo:wfifo\"" {  } { { "system/synthesis/submodules/system_manager_jtag_uart.v" "" { Text "C:/Users/Dejan/13m041vs_projekat/ivs_project/system/synthesis/submodules/system_manager_jtag_uart.v" 139 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1565276767313 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "system:inst\|system_manager_jtag_uart:manager_jtag_uart\|system_manager_jtag_uart_scfifo_w:the_system_manager_jtag_uart_scfifo_w\|scfifo:wfifo " "Instantiated megafunction \"system:inst\|system_manager_jtag_uart:manager_jtag_uart\|system_manager_jtag_uart_scfifo_w:the_system_manager_jtag_uart_scfifo_w\|scfifo:wfifo\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint RAM_BLOCK_TYPE=AUTO " "Parameter \"lpm_hint\" = \"RAM_BLOCK_TYPE=AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1565276767314 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_numwords 64 " "Parameter \"lpm_numwords\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1565276767314 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_showahead OFF " "Parameter \"lpm_showahead\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1565276767314 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type scfifo " "Parameter \"lpm_type\" = \"scfifo\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1565276767314 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 8 " "Parameter \"lpm_width\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1565276767314 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthu 6 " "Parameter \"lpm_widthu\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1565276767314 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "overflow_checking OFF " "Parameter \"overflow_checking\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1565276767314 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "underflow_checking OFF " "Parameter \"underflow_checking\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1565276767314 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_eab ON " "Parameter \"use_eab\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1565276767314 ""}  } { { "system/synthesis/submodules/system_manager_jtag_uart.v" "" { Text "C:/Users/Dejan/13m041vs_projekat/ivs_project/system/synthesis/submodules/system_manager_jtag_uart.v" 139 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1565276767314 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/scfifo_jr21.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/scfifo_jr21.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 scfifo_jr21 " "Found entity 1: scfifo_jr21" {  } { { "db/scfifo_jr21.tdf" "" { Text "C:/Users/Dejan/13m041vs_projekat/ivs_project/db/scfifo_jr21.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1565276767505 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1565276767505 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo_jr21 system:inst\|system_manager_jtag_uart:manager_jtag_uart\|system_manager_jtag_uart_scfifo_w:the_system_manager_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated " "Elaborating entity \"scfifo_jr21\" for hierarchy \"system:inst\|system_manager_jtag_uart:manager_jtag_uart\|system_manager_jtag_uart_scfifo_w:the_system_manager_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\"" {  } { { "scfifo.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1565276767524 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_dpfifo_l011.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_dpfifo_l011.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_dpfifo_l011 " "Found entity 1: a_dpfifo_l011" {  } { { "db/a_dpfifo_l011.tdf" "" { Text "C:/Users/Dejan/13m041vs_projekat/ivs_project/db/a_dpfifo_l011.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1565276767651 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1565276767651 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_dpfifo_l011 system:inst\|system_manager_jtag_uart:manager_jtag_uart\|system_manager_jtag_uart_scfifo_w:the_system_manager_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_l011:dpfifo " "Elaborating entity \"a_dpfifo_l011\" for hierarchy \"system:inst\|system_manager_jtag_uart:manager_jtag_uart\|system_manager_jtag_uart_scfifo_w:the_system_manager_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_l011:dpfifo\"" {  } { { "db/scfifo_jr21.tdf" "dpfifo" { Text "C:/Users/Dejan/13m041vs_projekat/ivs_project/db/scfifo_jr21.tdf" 37 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1565276767676 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_fefifo_7cf.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_fefifo_7cf.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_fefifo_7cf " "Found entity 1: a_fefifo_7cf" {  } { { "db/a_fefifo_7cf.tdf" "" { Text "C:/Users/Dejan/13m041vs_projekat/ivs_project/db/a_fefifo_7cf.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1565276767796 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1565276767796 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_fefifo_7cf system:inst\|system_manager_jtag_uart:manager_jtag_uart\|system_manager_jtag_uart_scfifo_w:the_system_manager_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_l011:dpfifo\|a_fefifo_7cf:fifo_state " "Elaborating entity \"a_fefifo_7cf\" for hierarchy \"system:inst\|system_manager_jtag_uart:manager_jtag_uart\|system_manager_jtag_uart_scfifo_w:the_system_manager_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_l011:dpfifo\|a_fefifo_7cf:fifo_state\"" {  } { { "db/a_dpfifo_l011.tdf" "fifo_state" { Text "C:/Users/Dejan/13m041vs_projekat/ivs_project/db/a_dpfifo_l011.tdf" 42 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1565276767835 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_do7.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_do7.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_do7 " "Found entity 1: cntr_do7" {  } { { "db/cntr_do7.tdf" "" { Text "C:/Users/Dejan/13m041vs_projekat/ivs_project/db/cntr_do7.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1565276768021 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1565276768021 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_do7 system:inst\|system_manager_jtag_uart:manager_jtag_uart\|system_manager_jtag_uart_scfifo_w:the_system_manager_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_l011:dpfifo\|a_fefifo_7cf:fifo_state\|cntr_do7:count_usedw " "Elaborating entity \"cntr_do7\" for hierarchy \"system:inst\|system_manager_jtag_uart:manager_jtag_uart\|system_manager_jtag_uart_scfifo_w:the_system_manager_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_l011:dpfifo\|a_fefifo_7cf:fifo_state\|cntr_do7:count_usedw\"" {  } { { "db/a_fefifo_7cf.tdf" "count_usedw" { Text "C:/Users/Dejan/13m041vs_projekat/ivs_project/db/a_fefifo_7cf.tdf" 38 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1565276768071 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_nio1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_nio1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_nio1 " "Found entity 1: altsyncram_nio1" {  } { { "db/altsyncram_nio1.tdf" "" { Text "C:/Users/Dejan/13m041vs_projekat/ivs_project/db/altsyncram_nio1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1565276768282 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1565276768282 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_nio1 system:inst\|system_manager_jtag_uart:manager_jtag_uart\|system_manager_jtag_uart_scfifo_w:the_system_manager_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_l011:dpfifo\|altsyncram_nio1:FIFOram " "Elaborating entity \"altsyncram_nio1\" for hierarchy \"system:inst\|system_manager_jtag_uart:manager_jtag_uart\|system_manager_jtag_uart_scfifo_w:the_system_manager_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_l011:dpfifo\|altsyncram_nio1:FIFOram\"" {  } { { "db/a_dpfifo_l011.tdf" "FIFOram" { Text "C:/Users/Dejan/13m041vs_projekat/ivs_project/db/a_dpfifo_l011.tdf" 43 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1565276768319 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_1ob.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_1ob.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_1ob " "Found entity 1: cntr_1ob" {  } { { "db/cntr_1ob.tdf" "" { Text "C:/Users/Dejan/13m041vs_projekat/ivs_project/db/cntr_1ob.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1565276768522 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1565276768522 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_1ob system:inst\|system_manager_jtag_uart:manager_jtag_uart\|system_manager_jtag_uart_scfifo_w:the_system_manager_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_l011:dpfifo\|cntr_1ob:rd_ptr_count " "Elaborating entity \"cntr_1ob\" for hierarchy \"system:inst\|system_manager_jtag_uart:manager_jtag_uart\|system_manager_jtag_uart_scfifo_w:the_system_manager_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_l011:dpfifo\|cntr_1ob:rd_ptr_count\"" {  } { { "db/a_dpfifo_l011.tdf" "rd_ptr_count" { Text "C:/Users/Dejan/13m041vs_projekat/ivs_project/db/a_dpfifo_l011.tdf" 44 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1565276768559 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "system_manager_jtag_uart_scfifo_r system:inst\|system_manager_jtag_uart:manager_jtag_uart\|system_manager_jtag_uart_scfifo_r:the_system_manager_jtag_uart_scfifo_r " "Elaborating entity \"system_manager_jtag_uart_scfifo_r\" for hierarchy \"system:inst\|system_manager_jtag_uart:manager_jtag_uart\|system_manager_jtag_uart_scfifo_r:the_system_manager_jtag_uart_scfifo_r\"" {  } { { "system/synthesis/submodules/system_manager_jtag_uart.v" "the_system_manager_jtag_uart_scfifo_r" { Text "C:/Users/Dejan/13m041vs_projekat/ivs_project/system/synthesis/submodules/system_manager_jtag_uart.v" 434 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1565276768724 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_jtag_atlantic system:inst\|system_manager_jtag_uart:manager_jtag_uart\|alt_jtag_atlantic:system_manager_jtag_uart_alt_jtag_atlantic " "Elaborating entity \"alt_jtag_atlantic\" for hierarchy \"system:inst\|system_manager_jtag_uart:manager_jtag_uart\|alt_jtag_atlantic:system_manager_jtag_uart_alt_jtag_atlantic\"" {  } { { "system/synthesis/submodules/system_manager_jtag_uart.v" "system_manager_jtag_uart_alt_jtag_atlantic" { Text "C:/Users/Dejan/13m041vs_projekat/ivs_project/system/synthesis/submodules/system_manager_jtag_uart.v" 569 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1565276769878 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "system:inst\|system_manager_jtag_uart:manager_jtag_uart\|alt_jtag_atlantic:system_manager_jtag_uart_alt_jtag_atlantic " "Elaborated megafunction instantiation \"system:inst\|system_manager_jtag_uart:manager_jtag_uart\|alt_jtag_atlantic:system_manager_jtag_uart_alt_jtag_atlantic\"" {  } { { "system/synthesis/submodules/system_manager_jtag_uart.v" "" { Text "C:/Users/Dejan/13m041vs_projekat/ivs_project/system/synthesis/submodules/system_manager_jtag_uart.v" 569 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1565276770001 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "system:inst\|system_manager_jtag_uart:manager_jtag_uart\|alt_jtag_atlantic:system_manager_jtag_uart_alt_jtag_atlantic " "Instantiated megafunction \"system:inst\|system_manager_jtag_uart:manager_jtag_uart\|alt_jtag_atlantic:system_manager_jtag_uart_alt_jtag_atlantic\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "INSTANCE_ID 0 " "Parameter \"INSTANCE_ID\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1565276770001 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LOG2_RXFIFO_DEPTH 6 " "Parameter \"LOG2_RXFIFO_DEPTH\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1565276770001 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LOG2_TXFIFO_DEPTH 6 " "Parameter \"LOG2_TXFIFO_DEPTH\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1565276770001 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "SLD_AUTO_INSTANCE_INDEX YES " "Parameter \"SLD_AUTO_INSTANCE_INDEX\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1565276770001 ""}  } { { "system/synthesis/submodules/system_manager_jtag_uart.v" "" { Text "C:/Users/Dejan/13m041vs_projekat/ivs_project/system/synthesis/submodules/system_manager_jtag_uart.v" 569 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1565276770001 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter system:inst\|system_manager_jtag_uart:manager_jtag_uart\|alt_jtag_atlantic:system_manager_jtag_uart_alt_jtag_atlantic\|sld_jtag_endpoint_adapter:inst " "Elaborating entity \"sld_jtag_endpoint_adapter\" for hierarchy \"system:inst\|system_manager_jtag_uart:manager_jtag_uart\|alt_jtag_atlantic:system_manager_jtag_uart_alt_jtag_atlantic\|sld_jtag_endpoint_adapter:inst\"" {  } { { "alt_jtag_atlantic.v" "inst" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/alt_jtag_atlantic.v" 276 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1565276770116 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter_impl system:inst\|system_manager_jtag_uart:manager_jtag_uart\|alt_jtag_atlantic:system_manager_jtag_uart_alt_jtag_atlantic\|sld_jtag_endpoint_adapter:inst\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst " "Elaborating entity \"sld_jtag_endpoint_adapter_impl\" for hierarchy \"system:inst\|system_manager_jtag_uart:manager_jtag_uart\|alt_jtag_atlantic:system_manager_jtag_uart_alt_jtag_atlantic\|sld_jtag_endpoint_adapter:inst\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst\"" {  } { { "sld_jtag_endpoint_adapter.vhd" "sld_jtag_endpoint_adapter_impl_inst" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter.vhd" 232 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1565276770189 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "system_performance_counter_0 system:inst\|system_performance_counter_0:performance_counter_0 " "Elaborating entity \"system_performance_counter_0\" for hierarchy \"system:inst\|system_performance_counter_0:performance_counter_0\"" {  } { { "system/synthesis/system.v" "performance_counter_0" { Text "C:/Users/Dejan/13m041vs_projekat/ivs_project/system/synthesis/system.v" 210 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1565276770299 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "system_sdram system:inst\|system_sdram:sdram " "Elaborating entity \"system_sdram\" for hierarchy \"system:inst\|system_sdram:sdram\"" {  } { { "system/synthesis/system.v" "sdram" { Text "C:/Users/Dejan/13m041vs_projekat/ivs_project/system/synthesis/system.v" 233 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1565276770549 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "system_sdram_input_efifo_module system:inst\|system_sdram:sdram\|system_sdram_input_efifo_module:the_system_sdram_input_efifo_module " "Elaborating entity \"system_sdram_input_efifo_module\" for hierarchy \"system:inst\|system_sdram:sdram\|system_sdram_input_efifo_module:the_system_sdram_input_efifo_module\"" {  } { { "system/synthesis/submodules/system_sdram.v" "the_system_sdram_input_efifo_module" { Text "C:/Users/Dejan/13m041vs_projekat/ivs_project/system/synthesis/submodules/system_sdram.v" 298 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1565276770760 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "system_shared_ocm system:inst\|system_shared_ocm:shared_ocm " "Elaborating entity \"system_shared_ocm\" for hierarchy \"system:inst\|system_shared_ocm:shared_ocm\"" {  } { { "system/synthesis/system.v" "shared_ocm" { Text "C:/Users/Dejan/13m041vs_projekat/ivs_project/system/synthesis/system.v" 254 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1565276770848 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram system:inst\|system_shared_ocm:shared_ocm\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"system:inst\|system_shared_ocm:shared_ocm\|altsyncram:the_altsyncram\"" {  } { { "system/synthesis/submodules/system_shared_ocm.v" "the_altsyncram" { Text "C:/Users/Dejan/13m041vs_projekat/ivs_project/system/synthesis/submodules/system_shared_ocm.v" 97 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1565276770987 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "system:inst\|system_shared_ocm:shared_ocm\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"system:inst\|system_shared_ocm:shared_ocm\|altsyncram:the_altsyncram\"" {  } { { "system/synthesis/submodules/system_shared_ocm.v" "" { Text "C:/Users/Dejan/13m041vs_projekat/ivs_project/system/synthesis/submodules/system_shared_ocm.v" 97 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1565276771030 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "system:inst\|system_shared_ocm:shared_ocm\|altsyncram:the_altsyncram " "Instantiated megafunction \"system:inst\|system_shared_ocm:shared_ocm\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK0 " "Parameter \"address_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1565276771030 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byte_size 8 " "Parameter \"byte_size\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1565276771030 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byteena_reg_b CLOCK0 " "Parameter \"byteena_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1565276771030 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_reg_b CLOCK0 " "Parameter \"indata_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1565276771030 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file system_shared_ocm.hex " "Parameter \"init_file\" = \"system_shared_ocm.hex\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1565276771030 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1565276771030 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 128 " "Parameter \"maximum_depth\" = \"128\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1565276771030 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 128 " "Parameter \"numwords_a\" = \"128\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1565276771030 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 128 " "Parameter \"numwords_b\" = \"128\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1565276771030 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode BIDIR_DUAL_PORT " "Parameter \"operation_mode\" = \"BIDIR_DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1565276771030 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1565276771030 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1565276771030 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1565276771030 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1565276771030 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1565276771030 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 32 " "Parameter \"width_b\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1565276771030 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 4 " "Parameter \"width_byteena_a\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1565276771030 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_b 4 " "Parameter \"width_byteena_b\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1565276771030 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 7 " "Parameter \"widthad_a\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1565276771030 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 7 " "Parameter \"widthad_b\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1565276771030 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_wraddress_reg_b CLOCK0 " "Parameter \"wrcontrol_wraddress_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1565276771030 ""}  } { { "system/synthesis/submodules/system_shared_ocm.v" "" { Text "C:/Users/Dejan/13m041vs_projekat/ivs_project/system/synthesis/submodules/system_shared_ocm.v" 97 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1565276771030 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_5642.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_5642.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_5642 " "Found entity 1: altsyncram_5642" {  } { { "db/altsyncram_5642.tdf" "" { Text "C:/Users/Dejan/13m041vs_projekat/ivs_project/db/altsyncram_5642.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1565276771248 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1565276771248 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_5642 system:inst\|system_shared_ocm:shared_ocm\|altsyncram:the_altsyncram\|altsyncram_5642:auto_generated " "Elaborating entity \"altsyncram_5642\" for hierarchy \"system:inst\|system_shared_ocm:shared_ocm\|altsyncram:the_altsyncram\|altsyncram_5642:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1565276771272 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "system_shared_ocm_mutex system:inst\|system_shared_ocm_mutex:shared_ocm_mutex " "Elaborating entity \"system_shared_ocm_mutex\" for hierarchy \"system:inst\|system_shared_ocm_mutex:shared_ocm_mutex\"" {  } { { "system/synthesis/system.v" "shared_ocm_mutex" { Text "C:/Users/Dejan/13m041vs_projekat/ivs_project/system/synthesis/system.v" 265 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1565276772344 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "system_worker_0 system:inst\|system_worker_0:worker_0 " "Elaborating entity \"system_worker_0\" for hierarchy \"system:inst\|system_worker_0:worker_0\"" {  } { { "system/synthesis/system.v" "worker_0" { Text "C:/Users/Dejan/13m041vs_projekat/ivs_project/system/synthesis/system.v" 280 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1565276772414 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "system_worker_0_cpu system:inst\|system_worker_0:worker_0\|system_worker_0_cpu:cpu " "Elaborating entity \"system_worker_0_cpu\" for hierarchy \"system:inst\|system_worker_0:worker_0\|system_worker_0_cpu:cpu\"" {  } { { "system/synthesis/submodules/system_worker_0.v" "cpu" { Text "C:/Users/Dejan/13m041vs_projekat/ivs_project/system/synthesis/submodules/system_worker_0.v" 94 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1565276772512 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "system_worker_0_cpu_cpu system:inst\|system_worker_0:worker_0\|system_worker_0_cpu:cpu\|system_worker_0_cpu_cpu:cpu " "Elaborating entity \"system_worker_0_cpu_cpu\" for hierarchy \"system:inst\|system_worker_0:worker_0\|system_worker_0_cpu:cpu\|system_worker_0_cpu_cpu:cpu\"" {  } { { "system/synthesis/submodules/system_worker_0_cpu.v" "cpu" { Text "C:/Users/Dejan/13m041vs_projekat/ivs_project/system/synthesis/submodules/system_worker_0_cpu.v" 69 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1565276772654 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "system_worker_0_cpu_cpu_test_bench system:inst\|system_worker_0:worker_0\|system_worker_0_cpu:cpu\|system_worker_0_cpu_cpu:cpu\|system_worker_0_cpu_cpu_test_bench:the_system_worker_0_cpu_cpu_test_bench " "Elaborating entity \"system_worker_0_cpu_cpu_test_bench\" for hierarchy \"system:inst\|system_worker_0:worker_0\|system_worker_0_cpu:cpu\|system_worker_0_cpu_cpu:cpu\|system_worker_0_cpu_cpu_test_bench:the_system_worker_0_cpu_cpu_test_bench\"" {  } { { "system/synthesis/submodules/system_worker_0_cpu_cpu.v" "the_system_worker_0_cpu_cpu_test_bench" { Text "C:/Users/Dejan/13m041vs_projekat/ivs_project/system/synthesis/submodules/system_worker_0_cpu_cpu.v" 5972 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1565276773708 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "system_worker_0_cpu_cpu_ic_data_module system:inst\|system_worker_0:worker_0\|system_worker_0_cpu:cpu\|system_worker_0_cpu_cpu:cpu\|system_worker_0_cpu_cpu_ic_data_module:system_worker_0_cpu_cpu_ic_data " "Elaborating entity \"system_worker_0_cpu_cpu_ic_data_module\" for hierarchy \"system:inst\|system_worker_0:worker_0\|system_worker_0_cpu:cpu\|system_worker_0_cpu_cpu:cpu\|system_worker_0_cpu_cpu_ic_data_module:system_worker_0_cpu_cpu_ic_data\"" {  } { { "system/synthesis/submodules/system_worker_0_cpu_cpu.v" "system_worker_0_cpu_cpu_ic_data" { Text "C:/Users/Dejan/13m041vs_projekat/ivs_project/system/synthesis/submodules/system_worker_0_cpu_cpu.v" 6974 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1565276773868 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "system_worker_0_cpu_cpu_ic_tag_module system:inst\|system_worker_0:worker_0\|system_worker_0_cpu:cpu\|system_worker_0_cpu_cpu:cpu\|system_worker_0_cpu_cpu_ic_tag_module:system_worker_0_cpu_cpu_ic_tag " "Elaborating entity \"system_worker_0_cpu_cpu_ic_tag_module\" for hierarchy \"system:inst\|system_worker_0:worker_0\|system_worker_0_cpu:cpu\|system_worker_0_cpu_cpu:cpu\|system_worker_0_cpu_cpu_ic_tag_module:system_worker_0_cpu_cpu_ic_tag\"" {  } { { "system/synthesis/submodules/system_worker_0_cpu_cpu.v" "system_worker_0_cpu_cpu_ic_tag" { Text "C:/Users/Dejan/13m041vs_projekat/ivs_project/system/synthesis/submodules/system_worker_0_cpu_cpu.v" 7040 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1565276774121 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram system:inst\|system_worker_0:worker_0\|system_worker_0_cpu:cpu\|system_worker_0_cpu_cpu:cpu\|system_worker_0_cpu_cpu_ic_tag_module:system_worker_0_cpu_cpu_ic_tag\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"system:inst\|system_worker_0:worker_0\|system_worker_0_cpu:cpu\|system_worker_0_cpu_cpu:cpu\|system_worker_0_cpu_cpu_ic_tag_module:system_worker_0_cpu_cpu_ic_tag\|altsyncram:the_altsyncram\"" {  } { { "system/synthesis/submodules/system_worker_0_cpu_cpu.v" "the_altsyncram" { Text "C:/Users/Dejan/13m041vs_projekat/ivs_project/system/synthesis/submodules/system_worker_0_cpu_cpu.v" 129 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1565276774260 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_d7d1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_d7d1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_d7d1 " "Found entity 1: altsyncram_d7d1" {  } { { "db/altsyncram_d7d1.tdf" "" { Text "C:/Users/Dejan/13m041vs_projekat/ivs_project/db/altsyncram_d7d1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1565276774506 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1565276774506 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_d7d1 system:inst\|system_worker_0:worker_0\|system_worker_0_cpu:cpu\|system_worker_0_cpu_cpu:cpu\|system_worker_0_cpu_cpu_ic_tag_module:system_worker_0_cpu_cpu_ic_tag\|altsyncram:the_altsyncram\|altsyncram_d7d1:auto_generated " "Elaborating entity \"altsyncram_d7d1\" for hierarchy \"system:inst\|system_worker_0:worker_0\|system_worker_0_cpu:cpu\|system_worker_0_cpu_cpu:cpu\|system_worker_0_cpu_cpu_ic_tag_module:system_worker_0_cpu_cpu_ic_tag\|altsyncram:the_altsyncram\|altsyncram_d7d1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1565276774537 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "system_worker_0_cpu_cpu_bht_module system:inst\|system_worker_0:worker_0\|system_worker_0_cpu:cpu\|system_worker_0_cpu_cpu:cpu\|system_worker_0_cpu_cpu_bht_module:system_worker_0_cpu_cpu_bht " "Elaborating entity \"system_worker_0_cpu_cpu_bht_module\" for hierarchy \"system:inst\|system_worker_0:worker_0\|system_worker_0_cpu:cpu\|system_worker_0_cpu_cpu:cpu\|system_worker_0_cpu_cpu_bht_module:system_worker_0_cpu_cpu_bht\"" {  } { { "system/synthesis/submodules/system_worker_0_cpu_cpu.v" "system_worker_0_cpu_cpu_bht" { Text "C:/Users/Dejan/13m041vs_projekat/ivs_project/system/synthesis/submodules/system_worker_0_cpu_cpu.v" 7238 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1565276774753 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "system_worker_0_cpu_cpu_register_bank_a_module system:inst\|system_worker_0:worker_0\|system_worker_0_cpu:cpu\|system_worker_0_cpu_cpu:cpu\|system_worker_0_cpu_cpu_register_bank_a_module:system_worker_0_cpu_cpu_register_bank_a " "Elaborating entity \"system_worker_0_cpu_cpu_register_bank_a_module\" for hierarchy \"system:inst\|system_worker_0:worker_0\|system_worker_0_cpu:cpu\|system_worker_0_cpu_cpu:cpu\|system_worker_0_cpu_cpu_register_bank_a_module:system_worker_0_cpu_cpu_register_bank_a\"" {  } { { "system/synthesis/submodules/system_worker_0_cpu_cpu.v" "system_worker_0_cpu_cpu_register_bank_a" { Text "C:/Users/Dejan/13m041vs_projekat/ivs_project/system/synthesis/submodules/system_worker_0_cpu_cpu.v" 8195 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1565276775005 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "system_worker_0_cpu_cpu_register_bank_b_module system:inst\|system_worker_0:worker_0\|system_worker_0_cpu:cpu\|system_worker_0_cpu_cpu:cpu\|system_worker_0_cpu_cpu_register_bank_b_module:system_worker_0_cpu_cpu_register_bank_b " "Elaborating entity \"system_worker_0_cpu_cpu_register_bank_b_module\" for hierarchy \"system:inst\|system_worker_0:worker_0\|system_worker_0_cpu:cpu\|system_worker_0_cpu_cpu:cpu\|system_worker_0_cpu_cpu_register_bank_b_module:system_worker_0_cpu_cpu_register_bank_b\"" {  } { { "system/synthesis/submodules/system_worker_0_cpu_cpu.v" "system_worker_0_cpu_cpu_register_bank_b" { Text "C:/Users/Dejan/13m041vs_projekat/ivs_project/system/synthesis/submodules/system_worker_0_cpu_cpu.v" 8213 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1565276775251 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "system_worker_0_cpu_cpu_mult_cell system:inst\|system_worker_0:worker_0\|system_worker_0_cpu:cpu\|system_worker_0_cpu_cpu:cpu\|system_worker_0_cpu_cpu_mult_cell:the_system_worker_0_cpu_cpu_mult_cell " "Elaborating entity \"system_worker_0_cpu_cpu_mult_cell\" for hierarchy \"system:inst\|system_worker_0:worker_0\|system_worker_0_cpu:cpu\|system_worker_0_cpu_cpu:cpu\|system_worker_0_cpu_cpu_mult_cell:the_system_worker_0_cpu_cpu_mult_cell\"" {  } { { "system/synthesis/submodules/system_worker_0_cpu_cpu.v" "the_system_worker_0_cpu_cpu_mult_cell" { Text "C:/Users/Dejan/13m041vs_projekat/ivs_project/system/synthesis/submodules/system_worker_0_cpu_cpu.v" 8798 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1565276775451 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "system_worker_0_cpu_cpu_dc_tag_module system:inst\|system_worker_0:worker_0\|system_worker_0_cpu:cpu\|system_worker_0_cpu_cpu:cpu\|system_worker_0_cpu_cpu_dc_tag_module:system_worker_0_cpu_cpu_dc_tag " "Elaborating entity \"system_worker_0_cpu_cpu_dc_tag_module\" for hierarchy \"system:inst\|system_worker_0:worker_0\|system_worker_0_cpu:cpu\|system_worker_0_cpu_cpu:cpu\|system_worker_0_cpu_cpu_dc_tag_module:system_worker_0_cpu_cpu_dc_tag\"" {  } { { "system/synthesis/submodules/system_worker_0_cpu_cpu.v" "system_worker_0_cpu_cpu_dc_tag" { Text "C:/Users/Dejan/13m041vs_projekat/ivs_project/system/synthesis/submodules/system_worker_0_cpu_cpu.v" 9220 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1565276793784 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram system:inst\|system_worker_0:worker_0\|system_worker_0_cpu:cpu\|system_worker_0_cpu_cpu:cpu\|system_worker_0_cpu_cpu_dc_tag_module:system_worker_0_cpu_cpu_dc_tag\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"system:inst\|system_worker_0:worker_0\|system_worker_0_cpu:cpu\|system_worker_0_cpu_cpu:cpu\|system_worker_0_cpu_cpu_dc_tag_module:system_worker_0_cpu_cpu_dc_tag\|altsyncram:the_altsyncram\"" {  } { { "system/synthesis/submodules/system_worker_0_cpu_cpu.v" "the_altsyncram" { Text "C:/Users/Dejan/13m041vs_projekat/ivs_project/system/synthesis/submodules/system_worker_0_cpu_cpu.v" 396 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1565276793916 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_dic1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_dic1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_dic1 " "Found entity 1: altsyncram_dic1" {  } { { "db/altsyncram_dic1.tdf" "" { Text "C:/Users/Dejan/13m041vs_projekat/ivs_project/db/altsyncram_dic1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1565276794151 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1565276794151 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_dic1 system:inst\|system_worker_0:worker_0\|system_worker_0_cpu:cpu\|system_worker_0_cpu_cpu:cpu\|system_worker_0_cpu_cpu_dc_tag_module:system_worker_0_cpu_cpu_dc_tag\|altsyncram:the_altsyncram\|altsyncram_dic1:auto_generated " "Elaborating entity \"altsyncram_dic1\" for hierarchy \"system:inst\|system_worker_0:worker_0\|system_worker_0_cpu:cpu\|system_worker_0_cpu_cpu:cpu\|system_worker_0_cpu_cpu_dc_tag_module:system_worker_0_cpu_cpu_dc_tag\|altsyncram:the_altsyncram\|altsyncram_dic1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1565276794173 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "system_worker_0_cpu_cpu_dc_data_module system:inst\|system_worker_0:worker_0\|system_worker_0_cpu:cpu\|system_worker_0_cpu_cpu:cpu\|system_worker_0_cpu_cpu_dc_data_module:system_worker_0_cpu_cpu_dc_data " "Elaborating entity \"system_worker_0_cpu_cpu_dc_data_module\" for hierarchy \"system:inst\|system_worker_0:worker_0\|system_worker_0_cpu:cpu\|system_worker_0_cpu_cpu:cpu\|system_worker_0_cpu_cpu_dc_data_module:system_worker_0_cpu_cpu_dc_data\"" {  } { { "system/synthesis/submodules/system_worker_0_cpu_cpu.v" "system_worker_0_cpu_cpu_dc_data" { Text "C:/Users/Dejan/13m041vs_projekat/ivs_project/system/synthesis/submodules/system_worker_0_cpu_cpu.v" 9286 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1565276794385 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "system_worker_0_cpu_cpu_dc_victim_module system:inst\|system_worker_0:worker_0\|system_worker_0_cpu:cpu\|system_worker_0_cpu_cpu:cpu\|system_worker_0_cpu_cpu_dc_victim_module:system_worker_0_cpu_cpu_dc_victim " "Elaborating entity \"system_worker_0_cpu_cpu_dc_victim_module\" for hierarchy \"system:inst\|system_worker_0:worker_0\|system_worker_0_cpu:cpu\|system_worker_0_cpu_cpu:cpu\|system_worker_0_cpu_cpu_dc_victim_module:system_worker_0_cpu_cpu_dc_victim\"" {  } { { "system/synthesis/submodules/system_worker_0_cpu_cpu.v" "system_worker_0_cpu_cpu_dc_victim" { Text "C:/Users/Dejan/13m041vs_projekat/ivs_project/system/synthesis/submodules/system_worker_0_cpu_cpu.v" 9398 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1565276794634 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "system_worker_0_cpu_cpu_nios2_oci system:inst\|system_worker_0:worker_0\|system_worker_0_cpu:cpu\|system_worker_0_cpu_cpu:cpu\|system_worker_0_cpu_cpu_nios2_oci:the_system_worker_0_cpu_cpu_nios2_oci " "Elaborating entity \"system_worker_0_cpu_cpu_nios2_oci\" for hierarchy \"system:inst\|system_worker_0:worker_0\|system_worker_0_cpu:cpu\|system_worker_0_cpu_cpu:cpu\|system_worker_0_cpu_cpu_nios2_oci:the_system_worker_0_cpu_cpu_nios2_oci\"" {  } { { "system/synthesis/submodules/system_worker_0_cpu_cpu.v" "the_system_worker_0_cpu_cpu_nios2_oci" { Text "C:/Users/Dejan/13m041vs_projekat/ivs_project/system/synthesis/submodules/system_worker_0_cpu_cpu.v" 10151 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1565276794962 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "system_worker_0_cpu_cpu_nios2_oci_debug system:inst\|system_worker_0:worker_0\|system_worker_0_cpu:cpu\|system_worker_0_cpu_cpu:cpu\|system_worker_0_cpu_cpu_nios2_oci:the_system_worker_0_cpu_cpu_nios2_oci\|system_worker_0_cpu_cpu_nios2_oci_debug:the_system_worker_0_cpu_cpu_nios2_oci_debug " "Elaborating entity \"system_worker_0_cpu_cpu_nios2_oci_debug\" for hierarchy \"system:inst\|system_worker_0:worker_0\|system_worker_0_cpu:cpu\|system_worker_0_cpu_cpu:cpu\|system_worker_0_cpu_cpu_nios2_oci:the_system_worker_0_cpu_cpu_nios2_oci\|system_worker_0_cpu_cpu_nios2_oci_debug:the_system_worker_0_cpu_cpu_nios2_oci_debug\"" {  } { { "system/synthesis/submodules/system_worker_0_cpu_cpu.v" "the_system_worker_0_cpu_cpu_nios2_oci_debug" { Text "C:/Users/Dejan/13m041vs_projekat/ivs_project/system/synthesis/submodules/system_worker_0_cpu_cpu.v" 3098 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1565276795144 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "system_worker_0_cpu_cpu_nios2_oci_break system:inst\|system_worker_0:worker_0\|system_worker_0_cpu:cpu\|system_worker_0_cpu_cpu:cpu\|system_worker_0_cpu_cpu_nios2_oci:the_system_worker_0_cpu_cpu_nios2_oci\|system_worker_0_cpu_cpu_nios2_oci_break:the_system_worker_0_cpu_cpu_nios2_oci_break " "Elaborating entity \"system_worker_0_cpu_cpu_nios2_oci_break\" for hierarchy \"system:inst\|system_worker_0:worker_0\|system_worker_0_cpu:cpu\|system_worker_0_cpu_cpu:cpu\|system_worker_0_cpu_cpu_nios2_oci:the_system_worker_0_cpu_cpu_nios2_oci\|system_worker_0_cpu_cpu_nios2_oci_break:the_system_worker_0_cpu_cpu_nios2_oci_break\"" {  } { { "system/synthesis/submodules/system_worker_0_cpu_cpu.v" "the_system_worker_0_cpu_cpu_nios2_oci_break" { Text "C:/Users/Dejan/13m041vs_projekat/ivs_project/system/synthesis/submodules/system_worker_0_cpu_cpu.v" 3128 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1565276795330 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "system_worker_0_cpu_cpu_nios2_oci_xbrk system:inst\|system_worker_0:worker_0\|system_worker_0_cpu:cpu\|system_worker_0_cpu_cpu:cpu\|system_worker_0_cpu_cpu_nios2_oci:the_system_worker_0_cpu_cpu_nios2_oci\|system_worker_0_cpu_cpu_nios2_oci_xbrk:the_system_worker_0_cpu_cpu_nios2_oci_xbrk " "Elaborating entity \"system_worker_0_cpu_cpu_nios2_oci_xbrk\" for hierarchy \"system:inst\|system_worker_0:worker_0\|system_worker_0_cpu:cpu\|system_worker_0_cpu_cpu:cpu\|system_worker_0_cpu_cpu_nios2_oci:the_system_worker_0_cpu_cpu_nios2_oci\|system_worker_0_cpu_cpu_nios2_oci_xbrk:the_system_worker_0_cpu_cpu_nios2_oci_xbrk\"" {  } { { "system/synthesis/submodules/system_worker_0_cpu_cpu.v" "the_system_worker_0_cpu_cpu_nios2_oci_xbrk" { Text "C:/Users/Dejan/13m041vs_projekat/ivs_project/system/synthesis/submodules/system_worker_0_cpu_cpu.v" 3151 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1565276795565 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "system_worker_0_cpu_cpu_nios2_oci_dbrk system:inst\|system_worker_0:worker_0\|system_worker_0_cpu:cpu\|system_worker_0_cpu_cpu:cpu\|system_worker_0_cpu_cpu_nios2_oci:the_system_worker_0_cpu_cpu_nios2_oci\|system_worker_0_cpu_cpu_nios2_oci_dbrk:the_system_worker_0_cpu_cpu_nios2_oci_dbrk " "Elaborating entity \"system_worker_0_cpu_cpu_nios2_oci_dbrk\" for hierarchy \"system:inst\|system_worker_0:worker_0\|system_worker_0_cpu:cpu\|system_worker_0_cpu_cpu:cpu\|system_worker_0_cpu_cpu_nios2_oci:the_system_worker_0_cpu_cpu_nios2_oci\|system_worker_0_cpu_cpu_nios2_oci_dbrk:the_system_worker_0_cpu_cpu_nios2_oci_dbrk\"" {  } { { "system/synthesis/submodules/system_worker_0_cpu_cpu.v" "the_system_worker_0_cpu_cpu_nios2_oci_dbrk" { Text "C:/Users/Dejan/13m041vs_projekat/ivs_project/system/synthesis/submodules/system_worker_0_cpu_cpu.v" 3178 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1565276795709 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "system_worker_0_cpu_cpu_nios2_oci_itrace system:inst\|system_worker_0:worker_0\|system_worker_0_cpu:cpu\|system_worker_0_cpu_cpu:cpu\|system_worker_0_cpu_cpu_nios2_oci:the_system_worker_0_cpu_cpu_nios2_oci\|system_worker_0_cpu_cpu_nios2_oci_itrace:the_system_worker_0_cpu_cpu_nios2_oci_itrace " "Elaborating entity \"system_worker_0_cpu_cpu_nios2_oci_itrace\" for hierarchy \"system:inst\|system_worker_0:worker_0\|system_worker_0_cpu:cpu\|system_worker_0_cpu_cpu:cpu\|system_worker_0_cpu_cpu_nios2_oci:the_system_worker_0_cpu_cpu_nios2_oci\|system_worker_0_cpu_cpu_nios2_oci_itrace:the_system_worker_0_cpu_cpu_nios2_oci_itrace\"" {  } { { "system/synthesis/submodules/system_worker_0_cpu_cpu.v" "the_system_worker_0_cpu_cpu_nios2_oci_itrace" { Text "C:/Users/Dejan/13m041vs_projekat/ivs_project/system/synthesis/submodules/system_worker_0_cpu_cpu.v" 3216 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1565276795850 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "system_worker_0_cpu_cpu_nios2_oci_dtrace system:inst\|system_worker_0:worker_0\|system_worker_0_cpu:cpu\|system_worker_0_cpu_cpu:cpu\|system_worker_0_cpu_cpu_nios2_oci:the_system_worker_0_cpu_cpu_nios2_oci\|system_worker_0_cpu_cpu_nios2_oci_dtrace:the_system_worker_0_cpu_cpu_nios2_oci_dtrace " "Elaborating entity \"system_worker_0_cpu_cpu_nios2_oci_dtrace\" for hierarchy \"system:inst\|system_worker_0:worker_0\|system_worker_0_cpu:cpu\|system_worker_0_cpu_cpu:cpu\|system_worker_0_cpu_cpu_nios2_oci:the_system_worker_0_cpu_cpu_nios2_oci\|system_worker_0_cpu_cpu_nios2_oci_dtrace:the_system_worker_0_cpu_cpu_nios2_oci_dtrace\"" {  } { { "system/synthesis/submodules/system_worker_0_cpu_cpu.v" "the_system_worker_0_cpu_cpu_nios2_oci_dtrace" { Text "C:/Users/Dejan/13m041vs_projekat/ivs_project/system/synthesis/submodules/system_worker_0_cpu_cpu.v" 3231 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1565276795991 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "system_worker_0_cpu_cpu_nios2_oci_td_mode system:inst\|system_worker_0:worker_0\|system_worker_0_cpu:cpu\|system_worker_0_cpu_cpu:cpu\|system_worker_0_cpu_cpu_nios2_oci:the_system_worker_0_cpu_cpu_nios2_oci\|system_worker_0_cpu_cpu_nios2_oci_dtrace:the_system_worker_0_cpu_cpu_nios2_oci_dtrace\|system_worker_0_cpu_cpu_nios2_oci_td_mode:system_worker_0_cpu_cpu_nios2_oci_trc_ctrl_td_mode " "Elaborating entity \"system_worker_0_cpu_cpu_nios2_oci_td_mode\" for hierarchy \"system:inst\|system_worker_0:worker_0\|system_worker_0_cpu:cpu\|system_worker_0_cpu_cpu:cpu\|system_worker_0_cpu_cpu_nios2_oci:the_system_worker_0_cpu_cpu_nios2_oci\|system_worker_0_cpu_cpu_nios2_oci_dtrace:the_system_worker_0_cpu_cpu_nios2_oci_dtrace\|system_worker_0_cpu_cpu_nios2_oci_td_mode:system_worker_0_cpu_cpu_nios2_oci_trc_ctrl_td_mode\"" {  } { { "system/synthesis/submodules/system_worker_0_cpu_cpu.v" "system_worker_0_cpu_cpu_nios2_oci_trc_ctrl_td_mode" { Text "C:/Users/Dejan/13m041vs_projekat/ivs_project/system/synthesis/submodules/system_worker_0_cpu_cpu.v" 1752 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1565276796264 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "system_worker_0_cpu_cpu_nios2_oci_fifo system:inst\|system_worker_0:worker_0\|system_worker_0_cpu:cpu\|system_worker_0_cpu_cpu:cpu\|system_worker_0_cpu_cpu_nios2_oci:the_system_worker_0_cpu_cpu_nios2_oci\|system_worker_0_cpu_cpu_nios2_oci_fifo:the_system_worker_0_cpu_cpu_nios2_oci_fifo " "Elaborating entity \"system_worker_0_cpu_cpu_nios2_oci_fifo\" for hierarchy \"system:inst\|system_worker_0:worker_0\|system_worker_0_cpu:cpu\|system_worker_0_cpu_cpu:cpu\|system_worker_0_cpu_cpu_nios2_oci:the_system_worker_0_cpu_cpu_nios2_oci\|system_worker_0_cpu_cpu_nios2_oci_fifo:the_system_worker_0_cpu_cpu_nios2_oci_fifo\"" {  } { { "system/synthesis/submodules/system_worker_0_cpu_cpu.v" "the_system_worker_0_cpu_cpu_nios2_oci_fifo" { Text "C:/Users/Dejan/13m041vs_projekat/ivs_project/system/synthesis/submodules/system_worker_0_cpu_cpu.v" 3246 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1565276796423 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "system_worker_0_cpu_cpu_nios2_oci_compute_input_tm_cnt system:inst\|system_worker_0:worker_0\|system_worker_0_cpu:cpu\|system_worker_0_cpu_cpu:cpu\|system_worker_0_cpu_cpu_nios2_oci:the_system_worker_0_cpu_cpu_nios2_oci\|system_worker_0_cpu_cpu_nios2_oci_fifo:the_system_worker_0_cpu_cpu_nios2_oci_fifo\|system_worker_0_cpu_cpu_nios2_oci_compute_input_tm_cnt:the_system_worker_0_cpu_cpu_nios2_oci_compute_input_tm_cnt " "Elaborating entity \"system_worker_0_cpu_cpu_nios2_oci_compute_input_tm_cnt\" for hierarchy \"system:inst\|system_worker_0:worker_0\|system_worker_0_cpu:cpu\|system_worker_0_cpu_cpu:cpu\|system_worker_0_cpu_cpu_nios2_oci:the_system_worker_0_cpu_cpu_nios2_oci\|system_worker_0_cpu_cpu_nios2_oci_fifo:the_system_worker_0_cpu_cpu_nios2_oci_fifo\|system_worker_0_cpu_cpu_nios2_oci_compute_input_tm_cnt:the_system_worker_0_cpu_cpu_nios2_oci_compute_input_tm_cnt\"" {  } { { "system/synthesis/submodules/system_worker_0_cpu_cpu.v" "the_system_worker_0_cpu_cpu_nios2_oci_compute_input_tm_cnt" { Text "C:/Users/Dejan/13m041vs_projekat/ivs_project/system/synthesis/submodules/system_worker_0_cpu_cpu.v" 2065 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1565276796617 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "system_worker_0_cpu_cpu_nios2_oci_fifo_wrptr_inc system:inst\|system_worker_0:worker_0\|system_worker_0_cpu:cpu\|system_worker_0_cpu_cpu:cpu\|system_worker_0_cpu_cpu_nios2_oci:the_system_worker_0_cpu_cpu_nios2_oci\|system_worker_0_cpu_cpu_nios2_oci_fifo:the_system_worker_0_cpu_cpu_nios2_oci_fifo\|system_worker_0_cpu_cpu_nios2_oci_fifo_wrptr_inc:the_system_worker_0_cpu_cpu_nios2_oci_fifo_wrptr_inc " "Elaborating entity \"system_worker_0_cpu_cpu_nios2_oci_fifo_wrptr_inc\" for hierarchy \"system:inst\|system_worker_0:worker_0\|system_worker_0_cpu:cpu\|system_worker_0_cpu_cpu:cpu\|system_worker_0_cpu_cpu_nios2_oci:the_system_worker_0_cpu_cpu_nios2_oci\|system_worker_0_cpu_cpu_nios2_oci_fifo:the_system_worker_0_cpu_cpu_nios2_oci_fifo\|system_worker_0_cpu_cpu_nios2_oci_fifo_wrptr_inc:the_system_worker_0_cpu_cpu_nios2_oci_fifo_wrptr_inc\"" {  } { { "system/synthesis/submodules/system_worker_0_cpu_cpu.v" "the_system_worker_0_cpu_cpu_nios2_oci_fifo_wrptr_inc" { Text "C:/Users/Dejan/13m041vs_projekat/ivs_project/system/synthesis/submodules/system_worker_0_cpu_cpu.v" 2074 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1565276796751 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "system_worker_0_cpu_cpu_nios2_oci_fifo_cnt_inc system:inst\|system_worker_0:worker_0\|system_worker_0_cpu:cpu\|system_worker_0_cpu_cpu:cpu\|system_worker_0_cpu_cpu_nios2_oci:the_system_worker_0_cpu_cpu_nios2_oci\|system_worker_0_cpu_cpu_nios2_oci_fifo:the_system_worker_0_cpu_cpu_nios2_oci_fifo\|system_worker_0_cpu_cpu_nios2_oci_fifo_cnt_inc:the_system_worker_0_cpu_cpu_nios2_oci_fifo_cnt_inc " "Elaborating entity \"system_worker_0_cpu_cpu_nios2_oci_fifo_cnt_inc\" for hierarchy \"system:inst\|system_worker_0:worker_0\|system_worker_0_cpu:cpu\|system_worker_0_cpu_cpu:cpu\|system_worker_0_cpu_cpu_nios2_oci:the_system_worker_0_cpu_cpu_nios2_oci\|system_worker_0_cpu_cpu_nios2_oci_fifo:the_system_worker_0_cpu_cpu_nios2_oci_fifo\|system_worker_0_cpu_cpu_nios2_oci_fifo_cnt_inc:the_system_worker_0_cpu_cpu_nios2_oci_fifo_cnt_inc\"" {  } { { "system/synthesis/submodules/system_worker_0_cpu_cpu.v" "the_system_worker_0_cpu_cpu_nios2_oci_fifo_cnt_inc" { Text "C:/Users/Dejan/13m041vs_projekat/ivs_project/system/synthesis/submodules/system_worker_0_cpu_cpu.v" 2083 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1565276796876 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "system_worker_0_cpu_cpu_nios2_oci_pib system:inst\|system_worker_0:worker_0\|system_worker_0_cpu:cpu\|system_worker_0_cpu_cpu:cpu\|system_worker_0_cpu_cpu_nios2_oci:the_system_worker_0_cpu_cpu_nios2_oci\|system_worker_0_cpu_cpu_nios2_oci_pib:the_system_worker_0_cpu_cpu_nios2_oci_pib " "Elaborating entity \"system_worker_0_cpu_cpu_nios2_oci_pib\" for hierarchy \"system:inst\|system_worker_0:worker_0\|system_worker_0_cpu:cpu\|system_worker_0_cpu_cpu:cpu\|system_worker_0_cpu_cpu_nios2_oci:the_system_worker_0_cpu_cpu_nios2_oci\|system_worker_0_cpu_cpu_nios2_oci_pib:the_system_worker_0_cpu_cpu_nios2_oci_pib\"" {  } { { "system/synthesis/submodules/system_worker_0_cpu_cpu.v" "the_system_worker_0_cpu_cpu_nios2_oci_pib" { Text "C:/Users/Dejan/13m041vs_projekat/ivs_project/system/synthesis/submodules/system_worker_0_cpu_cpu.v" 3251 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1565276797014 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "system_worker_0_cpu_cpu_nios2_oci_im system:inst\|system_worker_0:worker_0\|system_worker_0_cpu:cpu\|system_worker_0_cpu_cpu:cpu\|system_worker_0_cpu_cpu_nios2_oci:the_system_worker_0_cpu_cpu_nios2_oci\|system_worker_0_cpu_cpu_nios2_oci_im:the_system_worker_0_cpu_cpu_nios2_oci_im " "Elaborating entity \"system_worker_0_cpu_cpu_nios2_oci_im\" for hierarchy \"system:inst\|system_worker_0:worker_0\|system_worker_0_cpu:cpu\|system_worker_0_cpu_cpu:cpu\|system_worker_0_cpu_cpu_nios2_oci:the_system_worker_0_cpu_cpu_nios2_oci\|system_worker_0_cpu_cpu_nios2_oci_im:the_system_worker_0_cpu_cpu_nios2_oci_im\"" {  } { { "system/synthesis/submodules/system_worker_0_cpu_cpu.v" "the_system_worker_0_cpu_cpu_nios2_oci_im" { Text "C:/Users/Dejan/13m041vs_projekat/ivs_project/system/synthesis/submodules/system_worker_0_cpu_cpu.v" 3265 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1565276797219 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "system_worker_0_cpu_cpu_nios2_avalon_reg system:inst\|system_worker_0:worker_0\|system_worker_0_cpu:cpu\|system_worker_0_cpu_cpu:cpu\|system_worker_0_cpu_cpu_nios2_oci:the_system_worker_0_cpu_cpu_nios2_oci\|system_worker_0_cpu_cpu_nios2_avalon_reg:the_system_worker_0_cpu_cpu_nios2_avalon_reg " "Elaborating entity \"system_worker_0_cpu_cpu_nios2_avalon_reg\" for hierarchy \"system:inst\|system_worker_0:worker_0\|system_worker_0_cpu:cpu\|system_worker_0_cpu_cpu:cpu\|system_worker_0_cpu_cpu_nios2_oci:the_system_worker_0_cpu_cpu_nios2_oci\|system_worker_0_cpu_cpu_nios2_avalon_reg:the_system_worker_0_cpu_cpu_nios2_avalon_reg\"" {  } { { "system/synthesis/submodules/system_worker_0_cpu_cpu.v" "the_system_worker_0_cpu_cpu_nios2_avalon_reg" { Text "C:/Users/Dejan/13m041vs_projekat/ivs_project/system/synthesis/submodules/system_worker_0_cpu_cpu.v" 3284 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1565276797371 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "system_worker_0_cpu_cpu_nios2_ocimem system:inst\|system_worker_0:worker_0\|system_worker_0_cpu:cpu\|system_worker_0_cpu_cpu:cpu\|system_worker_0_cpu_cpu_nios2_oci:the_system_worker_0_cpu_cpu_nios2_oci\|system_worker_0_cpu_cpu_nios2_ocimem:the_system_worker_0_cpu_cpu_nios2_ocimem " "Elaborating entity \"system_worker_0_cpu_cpu_nios2_ocimem\" for hierarchy \"system:inst\|system_worker_0:worker_0\|system_worker_0_cpu:cpu\|system_worker_0_cpu_cpu:cpu\|system_worker_0_cpu_cpu_nios2_oci:the_system_worker_0_cpu_cpu_nios2_oci\|system_worker_0_cpu_cpu_nios2_ocimem:the_system_worker_0_cpu_cpu_nios2_ocimem\"" {  } { { "system/synthesis/submodules/system_worker_0_cpu_cpu.v" "the_system_worker_0_cpu_cpu_nios2_ocimem" { Text "C:/Users/Dejan/13m041vs_projekat/ivs_project/system/synthesis/submodules/system_worker_0_cpu_cpu.v" 3304 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1565276797511 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "system_worker_0_cpu_cpu_ociram_sp_ram_module system:inst\|system_worker_0:worker_0\|system_worker_0_cpu:cpu\|system_worker_0_cpu_cpu:cpu\|system_worker_0_cpu_cpu_nios2_oci:the_system_worker_0_cpu_cpu_nios2_oci\|system_worker_0_cpu_cpu_nios2_ocimem:the_system_worker_0_cpu_cpu_nios2_ocimem\|system_worker_0_cpu_cpu_ociram_sp_ram_module:system_worker_0_cpu_cpu_ociram_sp_ram " "Elaborating entity \"system_worker_0_cpu_cpu_ociram_sp_ram_module\" for hierarchy \"system:inst\|system_worker_0:worker_0\|system_worker_0_cpu:cpu\|system_worker_0_cpu_cpu:cpu\|system_worker_0_cpu_cpu_nios2_oci:the_system_worker_0_cpu_cpu_nios2_oci\|system_worker_0_cpu_cpu_nios2_ocimem:the_system_worker_0_cpu_cpu_nios2_ocimem\|system_worker_0_cpu_cpu_ociram_sp_ram_module:system_worker_0_cpu_cpu_ociram_sp_ram\"" {  } { { "system/synthesis/submodules/system_worker_0_cpu_cpu.v" "system_worker_0_cpu_cpu_ociram_sp_ram" { Text "C:/Users/Dejan/13m041vs_projekat/ivs_project/system/synthesis/submodules/system_worker_0_cpu_cpu.v" 2851 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1565276797731 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "system_worker_0_cpu_cpu_debug_slave_wrapper system:inst\|system_worker_0:worker_0\|system_worker_0_cpu:cpu\|system_worker_0_cpu_cpu:cpu\|system_worker_0_cpu_cpu_nios2_oci:the_system_worker_0_cpu_cpu_nios2_oci\|system_worker_0_cpu_cpu_debug_slave_wrapper:the_system_worker_0_cpu_cpu_debug_slave_wrapper " "Elaborating entity \"system_worker_0_cpu_cpu_debug_slave_wrapper\" for hierarchy \"system:inst\|system_worker_0:worker_0\|system_worker_0_cpu:cpu\|system_worker_0_cpu_cpu:cpu\|system_worker_0_cpu_cpu_nios2_oci:the_system_worker_0_cpu_cpu_nios2_oci\|system_worker_0_cpu_cpu_debug_slave_wrapper:the_system_worker_0_cpu_cpu_debug_slave_wrapper\"" {  } { { "system/synthesis/submodules/system_worker_0_cpu_cpu.v" "the_system_worker_0_cpu_cpu_debug_slave_wrapper" { Text "C:/Users/Dejan/13m041vs_projekat/ivs_project/system/synthesis/submodules/system_worker_0_cpu_cpu.v" 3406 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1565276797940 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "system_worker_0_cpu_cpu_debug_slave_tck system:inst\|system_worker_0:worker_0\|system_worker_0_cpu:cpu\|system_worker_0_cpu_cpu:cpu\|system_worker_0_cpu_cpu_nios2_oci:the_system_worker_0_cpu_cpu_nios2_oci\|system_worker_0_cpu_cpu_debug_slave_wrapper:the_system_worker_0_cpu_cpu_debug_slave_wrapper\|system_worker_0_cpu_cpu_debug_slave_tck:the_system_worker_0_cpu_cpu_debug_slave_tck " "Elaborating entity \"system_worker_0_cpu_cpu_debug_slave_tck\" for hierarchy \"system:inst\|system_worker_0:worker_0\|system_worker_0_cpu:cpu\|system_worker_0_cpu_cpu:cpu\|system_worker_0_cpu_cpu_nios2_oci:the_system_worker_0_cpu_cpu_nios2_oci\|system_worker_0_cpu_cpu_debug_slave_wrapper:the_system_worker_0_cpu_cpu_debug_slave_wrapper\|system_worker_0_cpu_cpu_debug_slave_tck:the_system_worker_0_cpu_cpu_debug_slave_tck\"" {  } { { "system/synthesis/submodules/system_worker_0_cpu_cpu_debug_slave_wrapper.v" "the_system_worker_0_cpu_cpu_debug_slave_tck" { Text "C:/Users/Dejan/13m041vs_projekat/ivs_project/system/synthesis/submodules/system_worker_0_cpu_cpu_debug_slave_wrapper.v" 157 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1565276798008 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "system_worker_0_cpu_cpu_debug_slave_sysclk system:inst\|system_worker_0:worker_0\|system_worker_0_cpu:cpu\|system_worker_0_cpu_cpu:cpu\|system_worker_0_cpu_cpu_nios2_oci:the_system_worker_0_cpu_cpu_nios2_oci\|system_worker_0_cpu_cpu_debug_slave_wrapper:the_system_worker_0_cpu_cpu_debug_slave_wrapper\|system_worker_0_cpu_cpu_debug_slave_sysclk:the_system_worker_0_cpu_cpu_debug_slave_sysclk " "Elaborating entity \"system_worker_0_cpu_cpu_debug_slave_sysclk\" for hierarchy \"system:inst\|system_worker_0:worker_0\|system_worker_0_cpu:cpu\|system_worker_0_cpu_cpu:cpu\|system_worker_0_cpu_cpu_nios2_oci:the_system_worker_0_cpu_cpu_nios2_oci\|system_worker_0_cpu_cpu_debug_slave_wrapper:the_system_worker_0_cpu_cpu_debug_slave_wrapper\|system_worker_0_cpu_cpu_debug_slave_sysclk:the_system_worker_0_cpu_cpu_debug_slave_sysclk\"" {  } { { "system/synthesis/submodules/system_worker_0_cpu_cpu_debug_slave_wrapper.v" "the_system_worker_0_cpu_cpu_debug_slave_sysclk" { Text "C:/Users/Dejan/13m041vs_projekat/ivs_project/system/synthesis/submodules/system_worker_0_cpu_cpu_debug_slave_wrapper.v" 177 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1565276798249 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_mm_bridge system:inst\|system_worker_0:worker_0\|altera_avalon_mm_bridge:mm_bridge_0 " "Elaborating entity \"altera_avalon_mm_bridge\" for hierarchy \"system:inst\|system_worker_0:worker_0\|altera_avalon_mm_bridge:mm_bridge_0\"" {  } { { "system/synthesis/submodules/system_worker_0.v" "mm_bridge_0" { Text "C:/Users/Dejan/13m041vs_projekat/ivs_project/system/synthesis/submodules/system_worker_0.v" 141 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1565276800259 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "system_worker_0_mm_interconnect_0 system:inst\|system_worker_0:worker_0\|system_worker_0_mm_interconnect_0:mm_interconnect_0 " "Elaborating entity \"system_worker_0_mm_interconnect_0\" for hierarchy \"system:inst\|system_worker_0:worker_0\|system_worker_0_mm_interconnect_0:mm_interconnect_0\"" {  } { { "system/synthesis/submodules/system_worker_0.v" "mm_interconnect_0" { Text "C:/Users/Dejan/13m041vs_projekat/ivs_project/system/synthesis/submodules/system_worker_0.v" 185 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1565276800337 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_translator system:inst\|system_worker_0:worker_0\|system_worker_0_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:cpu_data_master_translator " "Elaborating entity \"altera_merlin_master_translator\" for hierarchy \"system:inst\|system_worker_0:worker_0\|system_worker_0_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:cpu_data_master_translator\"" {  } { { "system/synthesis/submodules/system_worker_0_mm_interconnect_0.v" "cpu_data_master_translator" { Text "C:/Users/Dejan/13m041vs_projekat/ivs_project/system/synthesis/submodules/system_worker_0_mm_interconnect_0.v" 399 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1565276800684 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_translator system:inst\|system_worker_0:worker_0\|system_worker_0_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:cpu_instruction_master_translator " "Elaborating entity \"altera_merlin_master_translator\" for hierarchy \"system:inst\|system_worker_0:worker_0\|system_worker_0_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:cpu_instruction_master_translator\"" {  } { { "system/synthesis/submodules/system_worker_0_mm_interconnect_0.v" "cpu_instruction_master_translator" { Text "C:/Users/Dejan/13m041vs_projekat/ivs_project/system/synthesis/submodules/system_worker_0_mm_interconnect_0.v" 459 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1565276800743 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator system:inst\|system_worker_0:worker_0\|system_worker_0_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"system:inst\|system_worker_0:worker_0\|system_worker_0_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator\"" {  } { { "system/synthesis/submodules/system_worker_0_mm_interconnect_0.v" "jtag_uart_0_avalon_jtag_slave_translator" { Text "C:/Users/Dejan/13m041vs_projekat/ivs_project/system/synthesis/submodules/system_worker_0_mm_interconnect_0.v" 523 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1565276800824 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator system:inst\|system_worker_0:worker_0\|system_worker_0_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:cpu_debug_mem_slave_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"system:inst\|system_worker_0:worker_0\|system_worker_0_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:cpu_debug_mem_slave_translator\"" {  } { { "system/synthesis/submodules/system_worker_0_mm_interconnect_0.v" "cpu_debug_mem_slave_translator" { Text "C:/Users/Dejan/13m041vs_projekat/ivs_project/system/synthesis/submodules/system_worker_0_mm_interconnect_0.v" 587 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1565276800893 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator system:inst\|system_worker_0:worker_0\|system_worker_0_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:mm_bridge_0_s0_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"system:inst\|system_worker_0:worker_0\|system_worker_0_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:mm_bridge_0_s0_translator\"" {  } { { "system/synthesis/submodules/system_worker_0_mm_interconnect_0.v" "mm_bridge_0_s0_translator" { Text "C:/Users/Dejan/13m041vs_projekat/ivs_project/system/synthesis/submodules/system_worker_0_mm_interconnect_0.v" 651 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1565276800977 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_agent system:inst\|system_worker_0:worker_0\|system_worker_0_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:cpu_data_master_agent " "Elaborating entity \"altera_merlin_master_agent\" for hierarchy \"system:inst\|system_worker_0:worker_0\|system_worker_0_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:cpu_data_master_agent\"" {  } { { "system/synthesis/submodules/system_worker_0_mm_interconnect_0.v" "cpu_data_master_agent" { Text "C:/Users/Dejan/13m041vs_projekat/ivs_project/system/synthesis/submodules/system_worker_0_mm_interconnect_0.v" 732 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1565276801047 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_agent system:inst\|system_worker_0:worker_0\|system_worker_0_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:cpu_instruction_master_agent " "Elaborating entity \"altera_merlin_master_agent\" for hierarchy \"system:inst\|system_worker_0:worker_0\|system_worker_0_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:cpu_instruction_master_agent\"" {  } { { "system/synthesis/submodules/system_worker_0_mm_interconnect_0.v" "cpu_instruction_master_agent" { Text "C:/Users/Dejan/13m041vs_projekat/ivs_project/system/synthesis/submodules/system_worker_0_mm_interconnect_0.v" 813 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1565276801123 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_agent system:inst\|system_worker_0:worker_0\|system_worker_0_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:jtag_uart_0_avalon_jtag_slave_agent " "Elaborating entity \"altera_merlin_slave_agent\" for hierarchy \"system:inst\|system_worker_0:worker_0\|system_worker_0_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:jtag_uart_0_avalon_jtag_slave_agent\"" {  } { { "system/synthesis/submodules/system_worker_0_mm_interconnect_0.v" "jtag_uart_0_avalon_jtag_slave_agent" { Text "C:/Users/Dejan/13m041vs_projekat/ivs_project/system/synthesis/submodules/system_worker_0_mm_interconnect_0.v" 897 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1565276801177 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_uncompressor system:inst\|system_worker_0:worker_0\|system_worker_0_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:jtag_uart_0_avalon_jtag_slave_agent\|altera_merlin_burst_uncompressor:uncompressor " "Elaborating entity \"altera_merlin_burst_uncompressor\" for hierarchy \"system:inst\|system_worker_0:worker_0\|system_worker_0_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:jtag_uart_0_avalon_jtag_slave_agent\|altera_merlin_burst_uncompressor:uncompressor\"" {  } { { "system/synthesis/submodules/altera_merlin_slave_agent.sv" "uncompressor" { Text "C:/Users/Dejan/13m041vs_projekat/ivs_project/system/synthesis/submodules/altera_merlin_slave_agent.sv" 608 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1565276801260 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo system:inst\|system_worker_0:worker_0\|system_worker_0_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"system:inst\|system_worker_0:worker_0\|system_worker_0_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo\"" {  } { { "system/synthesis/submodules/system_worker_0_mm_interconnect_0.v" "jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo" { Text "C:/Users/Dejan/13m041vs_projekat/ivs_project/system/synthesis/submodules/system_worker_0_mm_interconnect_0.v" 938 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1565276801365 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo system:inst\|system_worker_0:worker_0\|system_worker_0_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:mm_bridge_0_s0_agent_rsp_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"system:inst\|system_worker_0:worker_0\|system_worker_0_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:mm_bridge_0_s0_agent_rsp_fifo\"" {  } { { "system/synthesis/submodules/system_worker_0_mm_interconnect_0.v" "mm_bridge_0_s0_agent_rsp_fifo" { Text "C:/Users/Dejan/13m041vs_projekat/ivs_project/system/synthesis/submodules/system_worker_0_mm_interconnect_0.v" 1188 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1565276801565 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "system_worker_0_mm_interconnect_0_router system:inst\|system_worker_0:worker_0\|system_worker_0_mm_interconnect_0:mm_interconnect_0\|system_worker_0_mm_interconnect_0_router:router " "Elaborating entity \"system_worker_0_mm_interconnect_0_router\" for hierarchy \"system:inst\|system_worker_0:worker_0\|system_worker_0_mm_interconnect_0:mm_interconnect_0\|system_worker_0_mm_interconnect_0_router:router\"" {  } { { "system/synthesis/submodules/system_worker_0_mm_interconnect_0.v" "router" { Text "C:/Users/Dejan/13m041vs_projekat/ivs_project/system/synthesis/submodules/system_worker_0_mm_interconnect_0.v" 1204 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1565276801723 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "system_worker_0_mm_interconnect_0_router_default_decode system:inst\|system_worker_0:worker_0\|system_worker_0_mm_interconnect_0:mm_interconnect_0\|system_worker_0_mm_interconnect_0_router:router\|system_worker_0_mm_interconnect_0_router_default_decode:the_default_decode " "Elaborating entity \"system_worker_0_mm_interconnect_0_router_default_decode\" for hierarchy \"system:inst\|system_worker_0:worker_0\|system_worker_0_mm_interconnect_0:mm_interconnect_0\|system_worker_0_mm_interconnect_0_router:router\|system_worker_0_mm_interconnect_0_router_default_decode:the_default_decode\"" {  } { { "system/synthesis/submodules/system_worker_0_mm_interconnect_0_router.sv" "the_default_decode" { Text "C:/Users/Dejan/13m041vs_projekat/ivs_project/system/synthesis/submodules/system_worker_0_mm_interconnect_0_router.sv" 181 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1565276801814 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "system_worker_0_mm_interconnect_0_router_002 system:inst\|system_worker_0:worker_0\|system_worker_0_mm_interconnect_0:mm_interconnect_0\|system_worker_0_mm_interconnect_0_router_002:router_002 " "Elaborating entity \"system_worker_0_mm_interconnect_0_router_002\" for hierarchy \"system:inst\|system_worker_0:worker_0\|system_worker_0_mm_interconnect_0:mm_interconnect_0\|system_worker_0_mm_interconnect_0_router_002:router_002\"" {  } { { "system/synthesis/submodules/system_worker_0_mm_interconnect_0.v" "router_002" { Text "C:/Users/Dejan/13m041vs_projekat/ivs_project/system/synthesis/submodules/system_worker_0_mm_interconnect_0.v" 1236 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1565276801907 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "system_worker_0_mm_interconnect_0_router_002_default_decode system:inst\|system_worker_0:worker_0\|system_worker_0_mm_interconnect_0:mm_interconnect_0\|system_worker_0_mm_interconnect_0_router_002:router_002\|system_worker_0_mm_interconnect_0_router_002_default_decode:the_default_decode " "Elaborating entity \"system_worker_0_mm_interconnect_0_router_002_default_decode\" for hierarchy \"system:inst\|system_worker_0:worker_0\|system_worker_0_mm_interconnect_0:mm_interconnect_0\|system_worker_0_mm_interconnect_0_router_002:router_002\|system_worker_0_mm_interconnect_0_router_002_default_decode:the_default_decode\"" {  } { { "system/synthesis/submodules/system_worker_0_mm_interconnect_0_router_002.sv" "the_default_decode" { Text "C:/Users/Dejan/13m041vs_projekat/ivs_project/system/synthesis/submodules/system_worker_0_mm_interconnect_0_router_002.sv" 178 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1565276801965 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_traffic_limiter system:inst\|system_worker_0:worker_0\|system_worker_0_mm_interconnect_0:mm_interconnect_0\|altera_merlin_traffic_limiter:cpu_data_master_limiter " "Elaborating entity \"altera_merlin_traffic_limiter\" for hierarchy \"system:inst\|system_worker_0:worker_0\|system_worker_0_mm_interconnect_0:mm_interconnect_0\|altera_merlin_traffic_limiter:cpu_data_master_limiter\"" {  } { { "system/synthesis/submodules/system_worker_0_mm_interconnect_0.v" "cpu_data_master_limiter" { Text "C:/Users/Dejan/13m041vs_projekat/ivs_project/system/synthesis/submodules/system_worker_0_mm_interconnect_0.v" 1318 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1565276802101 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "system_worker_0_mm_interconnect_0_cmd_demux system:inst\|system_worker_0:worker_0\|system_worker_0_mm_interconnect_0:mm_interconnect_0\|system_worker_0_mm_interconnect_0_cmd_demux:cmd_demux " "Elaborating entity \"system_worker_0_mm_interconnect_0_cmd_demux\" for hierarchy \"system:inst\|system_worker_0:worker_0\|system_worker_0_mm_interconnect_0:mm_interconnect_0\|system_worker_0_mm_interconnect_0_cmd_demux:cmd_demux\"" {  } { { "system/synthesis/submodules/system_worker_0_mm_interconnect_0.v" "cmd_demux" { Text "C:/Users/Dejan/13m041vs_projekat/ivs_project/system/synthesis/submodules/system_worker_0_mm_interconnect_0.v" 1397 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1565276802193 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "system_worker_0_mm_interconnect_0_cmd_mux system:inst\|system_worker_0:worker_0\|system_worker_0_mm_interconnect_0:mm_interconnect_0\|system_worker_0_mm_interconnect_0_cmd_mux:cmd_mux " "Elaborating entity \"system_worker_0_mm_interconnect_0_cmd_mux\" for hierarchy \"system:inst\|system_worker_0:worker_0\|system_worker_0_mm_interconnect_0:mm_interconnect_0\|system_worker_0_mm_interconnect_0_cmd_mux:cmd_mux\"" {  } { { "system/synthesis/submodules/system_worker_0_mm_interconnect_0.v" "cmd_mux" { Text "C:/Users/Dejan/13m041vs_projekat/ivs_project/system/synthesis/submodules/system_worker_0_mm_interconnect_0.v" 1449 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1565276802278 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator system:inst\|system_worker_0:worker_0\|system_worker_0_mm_interconnect_0:mm_interconnect_0\|system_worker_0_mm_interconnect_0_cmd_mux:cmd_mux\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"system:inst\|system_worker_0:worker_0\|system_worker_0_mm_interconnect_0:mm_interconnect_0\|system_worker_0_mm_interconnect_0_cmd_mux:cmd_mux\|altera_merlin_arbitrator:arb\"" {  } { { "system/synthesis/submodules/system_worker_0_mm_interconnect_0_cmd_mux.sv" "arb" { Text "C:/Users/Dejan/13m041vs_projekat/ivs_project/system/synthesis/submodules/system_worker_0_mm_interconnect_0_cmd_mux.sv" 287 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1565276802349 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arb_adder system:inst\|system_worker_0:worker_0\|system_worker_0_mm_interconnect_0:mm_interconnect_0\|system_worker_0_mm_interconnect_0_cmd_mux:cmd_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder " "Elaborating entity \"altera_merlin_arb_adder\" for hierarchy \"system:inst\|system_worker_0:worker_0\|system_worker_0_mm_interconnect_0:mm_interconnect_0\|system_worker_0_mm_interconnect_0_cmd_mux:cmd_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder\"" {  } { { "system/synthesis/submodules/altera_merlin_arbitrator.sv" "adder" { Text "C:/Users/Dejan/13m041vs_projekat/ivs_project/system/synthesis/submodules/altera_merlin_arbitrator.sv" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1565276802394 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "system_worker_0_mm_interconnect_0_rsp_demux system:inst\|system_worker_0:worker_0\|system_worker_0_mm_interconnect_0:mm_interconnect_0\|system_worker_0_mm_interconnect_0_rsp_demux:rsp_demux " "Elaborating entity \"system_worker_0_mm_interconnect_0_rsp_demux\" for hierarchy \"system:inst\|system_worker_0:worker_0\|system_worker_0_mm_interconnect_0:mm_interconnect_0\|system_worker_0_mm_interconnect_0_rsp_demux:rsp_demux\"" {  } { { "system/synthesis/submodules/system_worker_0_mm_interconnect_0.v" "rsp_demux" { Text "C:/Users/Dejan/13m041vs_projekat/ivs_project/system/synthesis/submodules/system_worker_0_mm_interconnect_0.v" 1518 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1565276802557 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "system_worker_0_mm_interconnect_0_rsp_mux system:inst\|system_worker_0:worker_0\|system_worker_0_mm_interconnect_0:mm_interconnect_0\|system_worker_0_mm_interconnect_0_rsp_mux:rsp_mux " "Elaborating entity \"system_worker_0_mm_interconnect_0_rsp_mux\" for hierarchy \"system:inst\|system_worker_0:worker_0\|system_worker_0_mm_interconnect_0:mm_interconnect_0\|system_worker_0_mm_interconnect_0_rsp_mux:rsp_mux\"" {  } { { "system/synthesis/submodules/system_worker_0_mm_interconnect_0.v" "rsp_mux" { Text "C:/Users/Dejan/13m041vs_projekat/ivs_project/system/synthesis/submodules/system_worker_0_mm_interconnect_0.v" 1593 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1565276802673 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator system:inst\|system_worker_0:worker_0\|system_worker_0_mm_interconnect_0:mm_interconnect_0\|system_worker_0_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"system:inst\|system_worker_0:worker_0\|system_worker_0_mm_interconnect_0:mm_interconnect_0\|system_worker_0_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb\"" {  } { { "system/synthesis/submodules/system_worker_0_mm_interconnect_0_rsp_mux.sv" "arb" { Text "C:/Users/Dejan/13m041vs_projekat/ivs_project/system/synthesis/submodules/system_worker_0_mm_interconnect_0_rsp_mux.sv" 326 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1565276802747 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arb_adder system:inst\|system_worker_0:worker_0\|system_worker_0_mm_interconnect_0:mm_interconnect_0\|system_worker_0_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder " "Elaborating entity \"altera_merlin_arb_adder\" for hierarchy \"system:inst\|system_worker_0:worker_0\|system_worker_0_mm_interconnect_0:mm_interconnect_0\|system_worker_0_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder\"" {  } { { "system/synthesis/submodules/altera_merlin_arbitrator.sv" "adder" { Text "C:/Users/Dejan/13m041vs_projekat/ivs_project/system/synthesis/submodules/altera_merlin_arbitrator.sv" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1565276802812 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "system_mm_interconnect_0_avalon_st_adapter system:inst\|system_worker_0:worker_0\|system_worker_0_mm_interconnect_0:mm_interconnect_0\|system_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter " "Elaborating entity \"system_mm_interconnect_0_avalon_st_adapter\" for hierarchy \"system:inst\|system_worker_0:worker_0\|system_worker_0_mm_interconnect_0:mm_interconnect_0\|system_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter\"" {  } { { "system/synthesis/submodules/system_worker_0_mm_interconnect_0.v" "avalon_st_adapter" { Text "C:/Users/Dejan/13m041vs_projekat/ivs_project/system/synthesis/submodules/system_worker_0_mm_interconnect_0.v" 1651 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1565276802906 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "system_mm_interconnect_0_avalon_st_adapter_error_adapter_0 system:inst\|system_worker_0:worker_0\|system_worker_0_mm_interconnect_0:mm_interconnect_0\|system_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter\|system_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0 " "Elaborating entity \"system_mm_interconnect_0_avalon_st_adapter_error_adapter_0\" for hierarchy \"system:inst\|system_worker_0:worker_0\|system_worker_0_mm_interconnect_0:mm_interconnect_0\|system_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter\|system_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0\"" {  } { { "system/synthesis/submodules/system_mm_interconnect_0_avalon_st_adapter.v" "error_adapter_0" { Text "C:/Users/Dejan/13m041vs_projekat/ivs_project/system/synthesis/submodules/system_mm_interconnect_0_avalon_st_adapter.v" 200 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1565276802951 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "system_irq_mapper system:inst\|system_worker_0:worker_0\|system_irq_mapper:irq_mapper " "Elaborating entity \"system_irq_mapper\" for hierarchy \"system:inst\|system_worker_0:worker_0\|system_irq_mapper:irq_mapper\"" {  } { { "system/synthesis/submodules/system_worker_0.v" "irq_mapper" { Text "C:/Users/Dejan/13m041vs_projekat/ivs_project/system/synthesis/submodules/system_worker_0.v" 192 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1565276803054 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_controller system:inst\|system_worker_0:worker_0\|altera_reset_controller:rst_controller " "Elaborating entity \"altera_reset_controller\" for hierarchy \"system:inst\|system_worker_0:worker_0\|altera_reset_controller:rst_controller\"" {  } { { "system/synthesis/submodules/system_worker_0.v" "rst_controller" { Text "C:/Users/Dejan/13m041vs_projekat/ivs_project/system/synthesis/submodules/system_worker_0.v" 255 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1565276803106 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_synchronizer system:inst\|system_worker_0:worker_0\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_sync_uq1 " "Elaborating entity \"altera_reset_synchronizer\" for hierarchy \"system:inst\|system_worker_0:worker_0\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_sync_uq1\"" {  } { { "system/synthesis/submodules/altera_reset_controller.v" "alt_rst_sync_uq1" { Text "C:/Users/Dejan/13m041vs_projekat/ivs_project/system/synthesis/submodules/altera_reset_controller.v" 208 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1565276803154 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_synchronizer system:inst\|system_worker_0:worker_0\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_req_sync_uq1 " "Elaborating entity \"altera_reset_synchronizer\" for hierarchy \"system:inst\|system_worker_0:worker_0\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_req_sync_uq1\"" {  } { { "system/synthesis/submodules/altera_reset_controller.v" "alt_rst_req_sync_uq1" { Text "C:/Users/Dejan/13m041vs_projekat/ivs_project/system/synthesis/submodules/altera_reset_controller.v" 220 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1565276803198 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "system_worker_1 system:inst\|system_worker_1:worker_1 " "Elaborating entity \"system_worker_1\" for hierarchy \"system:inst\|system_worker_1:worker_1\"" {  } { { "system/synthesis/system.v" "worker_1" { Text "C:/Users/Dejan/13m041vs_projekat/ivs_project/system/synthesis/system.v" 295 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1565276803252 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "system_worker_1_cpu system:inst\|system_worker_1:worker_1\|system_worker_1_cpu:cpu " "Elaborating entity \"system_worker_1_cpu\" for hierarchy \"system:inst\|system_worker_1:worker_1\|system_worker_1_cpu:cpu\"" {  } { { "system/synthesis/submodules/system_worker_1.v" "cpu" { Text "C:/Users/Dejan/13m041vs_projekat/ivs_project/system/synthesis/submodules/system_worker_1.v" 94 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1565276803343 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "system_worker_1_cpu_cpu system:inst\|system_worker_1:worker_1\|system_worker_1_cpu:cpu\|system_worker_1_cpu_cpu:cpu " "Elaborating entity \"system_worker_1_cpu_cpu\" for hierarchy \"system:inst\|system_worker_1:worker_1\|system_worker_1_cpu:cpu\|system_worker_1_cpu_cpu:cpu\"" {  } { { "system/synthesis/submodules/system_worker_1_cpu.v" "cpu" { Text "C:/Users/Dejan/13m041vs_projekat/ivs_project/system/synthesis/submodules/system_worker_1_cpu.v" 69 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1565276803484 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "system_worker_1_cpu_cpu_test_bench system:inst\|system_worker_1:worker_1\|system_worker_1_cpu:cpu\|system_worker_1_cpu_cpu:cpu\|system_worker_1_cpu_cpu_test_bench:the_system_worker_1_cpu_cpu_test_bench " "Elaborating entity \"system_worker_1_cpu_cpu_test_bench\" for hierarchy \"system:inst\|system_worker_1:worker_1\|system_worker_1_cpu:cpu\|system_worker_1_cpu_cpu:cpu\|system_worker_1_cpu_cpu_test_bench:the_system_worker_1_cpu_cpu_test_bench\"" {  } { { "system/synthesis/submodules/system_worker_1_cpu_cpu.v" "the_system_worker_1_cpu_cpu_test_bench" { Text "C:/Users/Dejan/13m041vs_projekat/ivs_project/system/synthesis/submodules/system_worker_1_cpu_cpu.v" 5972 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1565276804556 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "system_worker_1_cpu_cpu_ic_data_module system:inst\|system_worker_1:worker_1\|system_worker_1_cpu:cpu\|system_worker_1_cpu_cpu:cpu\|system_worker_1_cpu_cpu_ic_data_module:system_worker_1_cpu_cpu_ic_data " "Elaborating entity \"system_worker_1_cpu_cpu_ic_data_module\" for hierarchy \"system:inst\|system_worker_1:worker_1\|system_worker_1_cpu:cpu\|system_worker_1_cpu_cpu:cpu\|system_worker_1_cpu_cpu_ic_data_module:system_worker_1_cpu_cpu_ic_data\"" {  } { { "system/synthesis/submodules/system_worker_1_cpu_cpu.v" "system_worker_1_cpu_cpu_ic_data" { Text "C:/Users/Dejan/13m041vs_projekat/ivs_project/system/synthesis/submodules/system_worker_1_cpu_cpu.v" 6974 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1565276804711 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "system_worker_1_cpu_cpu_ic_tag_module system:inst\|system_worker_1:worker_1\|system_worker_1_cpu:cpu\|system_worker_1_cpu_cpu:cpu\|system_worker_1_cpu_cpu_ic_tag_module:system_worker_1_cpu_cpu_ic_tag " "Elaborating entity \"system_worker_1_cpu_cpu_ic_tag_module\" for hierarchy \"system:inst\|system_worker_1:worker_1\|system_worker_1_cpu:cpu\|system_worker_1_cpu_cpu:cpu\|system_worker_1_cpu_cpu_ic_tag_module:system_worker_1_cpu_cpu_ic_tag\"" {  } { { "system/synthesis/submodules/system_worker_1_cpu_cpu.v" "system_worker_1_cpu_cpu_ic_tag" { Text "C:/Users/Dejan/13m041vs_projekat/ivs_project/system/synthesis/submodules/system_worker_1_cpu_cpu.v" 7040 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1565276804992 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "system_worker_1_cpu_cpu_bht_module system:inst\|system_worker_1:worker_1\|system_worker_1_cpu:cpu\|system_worker_1_cpu_cpu:cpu\|system_worker_1_cpu_cpu_bht_module:system_worker_1_cpu_cpu_bht " "Elaborating entity \"system_worker_1_cpu_cpu_bht_module\" for hierarchy \"system:inst\|system_worker_1:worker_1\|system_worker_1_cpu:cpu\|system_worker_1_cpu_cpu:cpu\|system_worker_1_cpu_cpu_bht_module:system_worker_1_cpu_cpu_bht\"" {  } { { "system/synthesis/submodules/system_worker_1_cpu_cpu.v" "system_worker_1_cpu_cpu_bht" { Text "C:/Users/Dejan/13m041vs_projekat/ivs_project/system/synthesis/submodules/system_worker_1_cpu_cpu.v" 7238 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1565276805250 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "system_worker_1_cpu_cpu_register_bank_a_module system:inst\|system_worker_1:worker_1\|system_worker_1_cpu:cpu\|system_worker_1_cpu_cpu:cpu\|system_worker_1_cpu_cpu_register_bank_a_module:system_worker_1_cpu_cpu_register_bank_a " "Elaborating entity \"system_worker_1_cpu_cpu_register_bank_a_module\" for hierarchy \"system:inst\|system_worker_1:worker_1\|system_worker_1_cpu:cpu\|system_worker_1_cpu_cpu:cpu\|system_worker_1_cpu_cpu_register_bank_a_module:system_worker_1_cpu_cpu_register_bank_a\"" {  } { { "system/synthesis/submodules/system_worker_1_cpu_cpu.v" "system_worker_1_cpu_cpu_register_bank_a" { Text "C:/Users/Dejan/13m041vs_projekat/ivs_project/system/synthesis/submodules/system_worker_1_cpu_cpu.v" 8195 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1565276805500 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "system_worker_1_cpu_cpu_register_bank_b_module system:inst\|system_worker_1:worker_1\|system_worker_1_cpu:cpu\|system_worker_1_cpu_cpu:cpu\|system_worker_1_cpu_cpu_register_bank_b_module:system_worker_1_cpu_cpu_register_bank_b " "Elaborating entity \"system_worker_1_cpu_cpu_register_bank_b_module\" for hierarchy \"system:inst\|system_worker_1:worker_1\|system_worker_1_cpu:cpu\|system_worker_1_cpu_cpu:cpu\|system_worker_1_cpu_cpu_register_bank_b_module:system_worker_1_cpu_cpu_register_bank_b\"" {  } { { "system/synthesis/submodules/system_worker_1_cpu_cpu.v" "system_worker_1_cpu_cpu_register_bank_b" { Text "C:/Users/Dejan/13m041vs_projekat/ivs_project/system/synthesis/submodules/system_worker_1_cpu_cpu.v" 8213 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1565276805757 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "system_worker_1_cpu_cpu_mult_cell system:inst\|system_worker_1:worker_1\|system_worker_1_cpu:cpu\|system_worker_1_cpu_cpu:cpu\|system_worker_1_cpu_cpu_mult_cell:the_system_worker_1_cpu_cpu_mult_cell " "Elaborating entity \"system_worker_1_cpu_cpu_mult_cell\" for hierarchy \"system:inst\|system_worker_1:worker_1\|system_worker_1_cpu:cpu\|system_worker_1_cpu_cpu:cpu\|system_worker_1_cpu_cpu_mult_cell:the_system_worker_1_cpu_cpu_mult_cell\"" {  } { { "system/synthesis/submodules/system_worker_1_cpu_cpu.v" "the_system_worker_1_cpu_cpu_mult_cell" { Text "C:/Users/Dejan/13m041vs_projekat/ivs_project/system/synthesis/submodules/system_worker_1_cpu_cpu.v" 8798 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1565276805947 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "system_worker_1_cpu_cpu_dc_tag_module system:inst\|system_worker_1:worker_1\|system_worker_1_cpu:cpu\|system_worker_1_cpu_cpu:cpu\|system_worker_1_cpu_cpu_dc_tag_module:system_worker_1_cpu_cpu_dc_tag " "Elaborating entity \"system_worker_1_cpu_cpu_dc_tag_module\" for hierarchy \"system:inst\|system_worker_1:worker_1\|system_worker_1_cpu:cpu\|system_worker_1_cpu_cpu:cpu\|system_worker_1_cpu_cpu_dc_tag_module:system_worker_1_cpu_cpu_dc_tag\"" {  } { { "system/synthesis/submodules/system_worker_1_cpu_cpu.v" "system_worker_1_cpu_cpu_dc_tag" { Text "C:/Users/Dejan/13m041vs_projekat/ivs_project/system/synthesis/submodules/system_worker_1_cpu_cpu.v" 9220 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1565276823868 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "system_worker_1_cpu_cpu_dc_data_module system:inst\|system_worker_1:worker_1\|system_worker_1_cpu:cpu\|system_worker_1_cpu_cpu:cpu\|system_worker_1_cpu_cpu_dc_data_module:system_worker_1_cpu_cpu_dc_data " "Elaborating entity \"system_worker_1_cpu_cpu_dc_data_module\" for hierarchy \"system:inst\|system_worker_1:worker_1\|system_worker_1_cpu:cpu\|system_worker_1_cpu_cpu:cpu\|system_worker_1_cpu_cpu_dc_data_module:system_worker_1_cpu_cpu_dc_data\"" {  } { { "system/synthesis/submodules/system_worker_1_cpu_cpu.v" "system_worker_1_cpu_cpu_dc_data" { Text "C:/Users/Dejan/13m041vs_projekat/ivs_project/system/synthesis/submodules/system_worker_1_cpu_cpu.v" 9286 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1565276824122 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "system_worker_1_cpu_cpu_dc_victim_module system:inst\|system_worker_1:worker_1\|system_worker_1_cpu:cpu\|system_worker_1_cpu_cpu:cpu\|system_worker_1_cpu_cpu_dc_victim_module:system_worker_1_cpu_cpu_dc_victim " "Elaborating entity \"system_worker_1_cpu_cpu_dc_victim_module\" for hierarchy \"system:inst\|system_worker_1:worker_1\|system_worker_1_cpu:cpu\|system_worker_1_cpu_cpu:cpu\|system_worker_1_cpu_cpu_dc_victim_module:system_worker_1_cpu_cpu_dc_victim\"" {  } { { "system/synthesis/submodules/system_worker_1_cpu_cpu.v" "system_worker_1_cpu_cpu_dc_victim" { Text "C:/Users/Dejan/13m041vs_projekat/ivs_project/system/synthesis/submodules/system_worker_1_cpu_cpu.v" 9398 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1565276824371 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "system_worker_1_cpu_cpu_nios2_oci system:inst\|system_worker_1:worker_1\|system_worker_1_cpu:cpu\|system_worker_1_cpu_cpu:cpu\|system_worker_1_cpu_cpu_nios2_oci:the_system_worker_1_cpu_cpu_nios2_oci " "Elaborating entity \"system_worker_1_cpu_cpu_nios2_oci\" for hierarchy \"system:inst\|system_worker_1:worker_1\|system_worker_1_cpu:cpu\|system_worker_1_cpu_cpu:cpu\|system_worker_1_cpu_cpu_nios2_oci:the_system_worker_1_cpu_cpu_nios2_oci\"" {  } { { "system/synthesis/submodules/system_worker_1_cpu_cpu.v" "the_system_worker_1_cpu_cpu_nios2_oci" { Text "C:/Users/Dejan/13m041vs_projekat/ivs_project/system/synthesis/submodules/system_worker_1_cpu_cpu.v" 10151 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1565276824669 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "system_worker_1_cpu_cpu_nios2_oci_debug system:inst\|system_worker_1:worker_1\|system_worker_1_cpu:cpu\|system_worker_1_cpu_cpu:cpu\|system_worker_1_cpu_cpu_nios2_oci:the_system_worker_1_cpu_cpu_nios2_oci\|system_worker_1_cpu_cpu_nios2_oci_debug:the_system_worker_1_cpu_cpu_nios2_oci_debug " "Elaborating entity \"system_worker_1_cpu_cpu_nios2_oci_debug\" for hierarchy \"system:inst\|system_worker_1:worker_1\|system_worker_1_cpu:cpu\|system_worker_1_cpu_cpu:cpu\|system_worker_1_cpu_cpu_nios2_oci:the_system_worker_1_cpu_cpu_nios2_oci\|system_worker_1_cpu_cpu_nios2_oci_debug:the_system_worker_1_cpu_cpu_nios2_oci_debug\"" {  } { { "system/synthesis/submodules/system_worker_1_cpu_cpu.v" "the_system_worker_1_cpu_cpu_nios2_oci_debug" { Text "C:/Users/Dejan/13m041vs_projekat/ivs_project/system/synthesis/submodules/system_worker_1_cpu_cpu.v" 3098 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1565276824849 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "system_worker_1_cpu_cpu_nios2_oci_break system:inst\|system_worker_1:worker_1\|system_worker_1_cpu:cpu\|system_worker_1_cpu_cpu:cpu\|system_worker_1_cpu_cpu_nios2_oci:the_system_worker_1_cpu_cpu_nios2_oci\|system_worker_1_cpu_cpu_nios2_oci_break:the_system_worker_1_cpu_cpu_nios2_oci_break " "Elaborating entity \"system_worker_1_cpu_cpu_nios2_oci_break\" for hierarchy \"system:inst\|system_worker_1:worker_1\|system_worker_1_cpu:cpu\|system_worker_1_cpu_cpu:cpu\|system_worker_1_cpu_cpu_nios2_oci:the_system_worker_1_cpu_cpu_nios2_oci\|system_worker_1_cpu_cpu_nios2_oci_break:the_system_worker_1_cpu_cpu_nios2_oci_break\"" {  } { { "system/synthesis/submodules/system_worker_1_cpu_cpu.v" "the_system_worker_1_cpu_cpu_nios2_oci_break" { Text "C:/Users/Dejan/13m041vs_projekat/ivs_project/system/synthesis/submodules/system_worker_1_cpu_cpu.v" 3128 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1565276825028 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "system_worker_1_cpu_cpu_nios2_oci_xbrk system:inst\|system_worker_1:worker_1\|system_worker_1_cpu:cpu\|system_worker_1_cpu_cpu:cpu\|system_worker_1_cpu_cpu_nios2_oci:the_system_worker_1_cpu_cpu_nios2_oci\|system_worker_1_cpu_cpu_nios2_oci_xbrk:the_system_worker_1_cpu_cpu_nios2_oci_xbrk " "Elaborating entity \"system_worker_1_cpu_cpu_nios2_oci_xbrk\" for hierarchy \"system:inst\|system_worker_1:worker_1\|system_worker_1_cpu:cpu\|system_worker_1_cpu_cpu:cpu\|system_worker_1_cpu_cpu_nios2_oci:the_system_worker_1_cpu_cpu_nios2_oci\|system_worker_1_cpu_cpu_nios2_oci_xbrk:the_system_worker_1_cpu_cpu_nios2_oci_xbrk\"" {  } { { "system/synthesis/submodules/system_worker_1_cpu_cpu.v" "the_system_worker_1_cpu_cpu_nios2_oci_xbrk" { Text "C:/Users/Dejan/13m041vs_projekat/ivs_project/system/synthesis/submodules/system_worker_1_cpu_cpu.v" 3151 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1565276825195 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "system_worker_1_cpu_cpu_nios2_oci_dbrk system:inst\|system_worker_1:worker_1\|system_worker_1_cpu:cpu\|system_worker_1_cpu_cpu:cpu\|system_worker_1_cpu_cpu_nios2_oci:the_system_worker_1_cpu_cpu_nios2_oci\|system_worker_1_cpu_cpu_nios2_oci_dbrk:the_system_worker_1_cpu_cpu_nios2_oci_dbrk " "Elaborating entity \"system_worker_1_cpu_cpu_nios2_oci_dbrk\" for hierarchy \"system:inst\|system_worker_1:worker_1\|system_worker_1_cpu:cpu\|system_worker_1_cpu_cpu:cpu\|system_worker_1_cpu_cpu_nios2_oci:the_system_worker_1_cpu_cpu_nios2_oci\|system_worker_1_cpu_cpu_nios2_oci_dbrk:the_system_worker_1_cpu_cpu_nios2_oci_dbrk\"" {  } { { "system/synthesis/submodules/system_worker_1_cpu_cpu.v" "the_system_worker_1_cpu_cpu_nios2_oci_dbrk" { Text "C:/Users/Dejan/13m041vs_projekat/ivs_project/system/synthesis/submodules/system_worker_1_cpu_cpu.v" 3178 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1565276825331 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "system_worker_1_cpu_cpu_nios2_oci_itrace system:inst\|system_worker_1:worker_1\|system_worker_1_cpu:cpu\|system_worker_1_cpu_cpu:cpu\|system_worker_1_cpu_cpu_nios2_oci:the_system_worker_1_cpu_cpu_nios2_oci\|system_worker_1_cpu_cpu_nios2_oci_itrace:the_system_worker_1_cpu_cpu_nios2_oci_itrace " "Elaborating entity \"system_worker_1_cpu_cpu_nios2_oci_itrace\" for hierarchy \"system:inst\|system_worker_1:worker_1\|system_worker_1_cpu:cpu\|system_worker_1_cpu_cpu:cpu\|system_worker_1_cpu_cpu_nios2_oci:the_system_worker_1_cpu_cpu_nios2_oci\|system_worker_1_cpu_cpu_nios2_oci_itrace:the_system_worker_1_cpu_cpu_nios2_oci_itrace\"" {  } { { "system/synthesis/submodules/system_worker_1_cpu_cpu.v" "the_system_worker_1_cpu_cpu_nios2_oci_itrace" { Text "C:/Users/Dejan/13m041vs_projekat/ivs_project/system/synthesis/submodules/system_worker_1_cpu_cpu.v" 3216 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1565276825461 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "system_worker_1_cpu_cpu_nios2_oci_dtrace system:inst\|system_worker_1:worker_1\|system_worker_1_cpu:cpu\|system_worker_1_cpu_cpu:cpu\|system_worker_1_cpu_cpu_nios2_oci:the_system_worker_1_cpu_cpu_nios2_oci\|system_worker_1_cpu_cpu_nios2_oci_dtrace:the_system_worker_1_cpu_cpu_nios2_oci_dtrace " "Elaborating entity \"system_worker_1_cpu_cpu_nios2_oci_dtrace\" for hierarchy \"system:inst\|system_worker_1:worker_1\|system_worker_1_cpu:cpu\|system_worker_1_cpu_cpu:cpu\|system_worker_1_cpu_cpu_nios2_oci:the_system_worker_1_cpu_cpu_nios2_oci\|system_worker_1_cpu_cpu_nios2_oci_dtrace:the_system_worker_1_cpu_cpu_nios2_oci_dtrace\"" {  } { { "system/synthesis/submodules/system_worker_1_cpu_cpu.v" "the_system_worker_1_cpu_cpu_nios2_oci_dtrace" { Text "C:/Users/Dejan/13m041vs_projekat/ivs_project/system/synthesis/submodules/system_worker_1_cpu_cpu.v" 3231 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1565276825611 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "system_worker_1_cpu_cpu_nios2_oci_td_mode system:inst\|system_worker_1:worker_1\|system_worker_1_cpu:cpu\|system_worker_1_cpu_cpu:cpu\|system_worker_1_cpu_cpu_nios2_oci:the_system_worker_1_cpu_cpu_nios2_oci\|system_worker_1_cpu_cpu_nios2_oci_dtrace:the_system_worker_1_cpu_cpu_nios2_oci_dtrace\|system_worker_1_cpu_cpu_nios2_oci_td_mode:system_worker_1_cpu_cpu_nios2_oci_trc_ctrl_td_mode " "Elaborating entity \"system_worker_1_cpu_cpu_nios2_oci_td_mode\" for hierarchy \"system:inst\|system_worker_1:worker_1\|system_worker_1_cpu:cpu\|system_worker_1_cpu_cpu:cpu\|system_worker_1_cpu_cpu_nios2_oci:the_system_worker_1_cpu_cpu_nios2_oci\|system_worker_1_cpu_cpu_nios2_oci_dtrace:the_system_worker_1_cpu_cpu_nios2_oci_dtrace\|system_worker_1_cpu_cpu_nios2_oci_td_mode:system_worker_1_cpu_cpu_nios2_oci_trc_ctrl_td_mode\"" {  } { { "system/synthesis/submodules/system_worker_1_cpu_cpu.v" "system_worker_1_cpu_cpu_nios2_oci_trc_ctrl_td_mode" { Text "C:/Users/Dejan/13m041vs_projekat/ivs_project/system/synthesis/submodules/system_worker_1_cpu_cpu.v" 1752 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1565276825791 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "system_worker_1_cpu_cpu_nios2_oci_fifo system:inst\|system_worker_1:worker_1\|system_worker_1_cpu:cpu\|system_worker_1_cpu_cpu:cpu\|system_worker_1_cpu_cpu_nios2_oci:the_system_worker_1_cpu_cpu_nios2_oci\|system_worker_1_cpu_cpu_nios2_oci_fifo:the_system_worker_1_cpu_cpu_nios2_oci_fifo " "Elaborating entity \"system_worker_1_cpu_cpu_nios2_oci_fifo\" for hierarchy \"system:inst\|system_worker_1:worker_1\|system_worker_1_cpu:cpu\|system_worker_1_cpu_cpu:cpu\|system_worker_1_cpu_cpu_nios2_oci:the_system_worker_1_cpu_cpu_nios2_oci\|system_worker_1_cpu_cpu_nios2_oci_fifo:the_system_worker_1_cpu_cpu_nios2_oci_fifo\"" {  } { { "system/synthesis/submodules/system_worker_1_cpu_cpu.v" "the_system_worker_1_cpu_cpu_nios2_oci_fifo" { Text "C:/Users/Dejan/13m041vs_projekat/ivs_project/system/synthesis/submodules/system_worker_1_cpu_cpu.v" 3246 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1565276825910 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "system_worker_1_cpu_cpu_nios2_oci_compute_input_tm_cnt system:inst\|system_worker_1:worker_1\|system_worker_1_cpu:cpu\|system_worker_1_cpu_cpu:cpu\|system_worker_1_cpu_cpu_nios2_oci:the_system_worker_1_cpu_cpu_nios2_oci\|system_worker_1_cpu_cpu_nios2_oci_fifo:the_system_worker_1_cpu_cpu_nios2_oci_fifo\|system_worker_1_cpu_cpu_nios2_oci_compute_input_tm_cnt:the_system_worker_1_cpu_cpu_nios2_oci_compute_input_tm_cnt " "Elaborating entity \"system_worker_1_cpu_cpu_nios2_oci_compute_input_tm_cnt\" for hierarchy \"system:inst\|system_worker_1:worker_1\|system_worker_1_cpu:cpu\|system_worker_1_cpu_cpu:cpu\|system_worker_1_cpu_cpu_nios2_oci:the_system_worker_1_cpu_cpu_nios2_oci\|system_worker_1_cpu_cpu_nios2_oci_fifo:the_system_worker_1_cpu_cpu_nios2_oci_fifo\|system_worker_1_cpu_cpu_nios2_oci_compute_input_tm_cnt:the_system_worker_1_cpu_cpu_nios2_oci_compute_input_tm_cnt\"" {  } { { "system/synthesis/submodules/system_worker_1_cpu_cpu.v" "the_system_worker_1_cpu_cpu_nios2_oci_compute_input_tm_cnt" { Text "C:/Users/Dejan/13m041vs_projekat/ivs_project/system/synthesis/submodules/system_worker_1_cpu_cpu.v" 2065 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1565276826095 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "system_worker_1_cpu_cpu_nios2_oci_fifo_wrptr_inc system:inst\|system_worker_1:worker_1\|system_worker_1_cpu:cpu\|system_worker_1_cpu_cpu:cpu\|system_worker_1_cpu_cpu_nios2_oci:the_system_worker_1_cpu_cpu_nios2_oci\|system_worker_1_cpu_cpu_nios2_oci_fifo:the_system_worker_1_cpu_cpu_nios2_oci_fifo\|system_worker_1_cpu_cpu_nios2_oci_fifo_wrptr_inc:the_system_worker_1_cpu_cpu_nios2_oci_fifo_wrptr_inc " "Elaborating entity \"system_worker_1_cpu_cpu_nios2_oci_fifo_wrptr_inc\" for hierarchy \"system:inst\|system_worker_1:worker_1\|system_worker_1_cpu:cpu\|system_worker_1_cpu_cpu:cpu\|system_worker_1_cpu_cpu_nios2_oci:the_system_worker_1_cpu_cpu_nios2_oci\|system_worker_1_cpu_cpu_nios2_oci_fifo:the_system_worker_1_cpu_cpu_nios2_oci_fifo\|system_worker_1_cpu_cpu_nios2_oci_fifo_wrptr_inc:the_system_worker_1_cpu_cpu_nios2_oci_fifo_wrptr_inc\"" {  } { { "system/synthesis/submodules/system_worker_1_cpu_cpu.v" "the_system_worker_1_cpu_cpu_nios2_oci_fifo_wrptr_inc" { Text "C:/Users/Dejan/13m041vs_projekat/ivs_project/system/synthesis/submodules/system_worker_1_cpu_cpu.v" 2074 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1565276826210 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "system_worker_1_cpu_cpu_nios2_oci_fifo_cnt_inc system:inst\|system_worker_1:worker_1\|system_worker_1_cpu:cpu\|system_worker_1_cpu_cpu:cpu\|system_worker_1_cpu_cpu_nios2_oci:the_system_worker_1_cpu_cpu_nios2_oci\|system_worker_1_cpu_cpu_nios2_oci_fifo:the_system_worker_1_cpu_cpu_nios2_oci_fifo\|system_worker_1_cpu_cpu_nios2_oci_fifo_cnt_inc:the_system_worker_1_cpu_cpu_nios2_oci_fifo_cnt_inc " "Elaborating entity \"system_worker_1_cpu_cpu_nios2_oci_fifo_cnt_inc\" for hierarchy \"system:inst\|system_worker_1:worker_1\|system_worker_1_cpu:cpu\|system_worker_1_cpu_cpu:cpu\|system_worker_1_cpu_cpu_nios2_oci:the_system_worker_1_cpu_cpu_nios2_oci\|system_worker_1_cpu_cpu_nios2_oci_fifo:the_system_worker_1_cpu_cpu_nios2_oci_fifo\|system_worker_1_cpu_cpu_nios2_oci_fifo_cnt_inc:the_system_worker_1_cpu_cpu_nios2_oci_fifo_cnt_inc\"" {  } { { "system/synthesis/submodules/system_worker_1_cpu_cpu.v" "the_system_worker_1_cpu_cpu_nios2_oci_fifo_cnt_inc" { Text "C:/Users/Dejan/13m041vs_projekat/ivs_project/system/synthesis/submodules/system_worker_1_cpu_cpu.v" 2083 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1565276826330 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "system_worker_1_cpu_cpu_nios2_oci_pib system:inst\|system_worker_1:worker_1\|system_worker_1_cpu:cpu\|system_worker_1_cpu_cpu:cpu\|system_worker_1_cpu_cpu_nios2_oci:the_system_worker_1_cpu_cpu_nios2_oci\|system_worker_1_cpu_cpu_nios2_oci_pib:the_system_worker_1_cpu_cpu_nios2_oci_pib " "Elaborating entity \"system_worker_1_cpu_cpu_nios2_oci_pib\" for hierarchy \"system:inst\|system_worker_1:worker_1\|system_worker_1_cpu:cpu\|system_worker_1_cpu_cpu:cpu\|system_worker_1_cpu_cpu_nios2_oci:the_system_worker_1_cpu_cpu_nios2_oci\|system_worker_1_cpu_cpu_nios2_oci_pib:the_system_worker_1_cpu_cpu_nios2_oci_pib\"" {  } { { "system/synthesis/submodules/system_worker_1_cpu_cpu.v" "the_system_worker_1_cpu_cpu_nios2_oci_pib" { Text "C:/Users/Dejan/13m041vs_projekat/ivs_project/system/synthesis/submodules/system_worker_1_cpu_cpu.v" 3251 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1565276826499 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "system_worker_1_cpu_cpu_nios2_oci_im system:inst\|system_worker_1:worker_1\|system_worker_1_cpu:cpu\|system_worker_1_cpu_cpu:cpu\|system_worker_1_cpu_cpu_nios2_oci:the_system_worker_1_cpu_cpu_nios2_oci\|system_worker_1_cpu_cpu_nios2_oci_im:the_system_worker_1_cpu_cpu_nios2_oci_im " "Elaborating entity \"system_worker_1_cpu_cpu_nios2_oci_im\" for hierarchy \"system:inst\|system_worker_1:worker_1\|system_worker_1_cpu:cpu\|system_worker_1_cpu_cpu:cpu\|system_worker_1_cpu_cpu_nios2_oci:the_system_worker_1_cpu_cpu_nios2_oci\|system_worker_1_cpu_cpu_nios2_oci_im:the_system_worker_1_cpu_cpu_nios2_oci_im\"" {  } { { "system/synthesis/submodules/system_worker_1_cpu_cpu.v" "the_system_worker_1_cpu_cpu_nios2_oci_im" { Text "C:/Users/Dejan/13m041vs_projekat/ivs_project/system/synthesis/submodules/system_worker_1_cpu_cpu.v" 3265 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1565276826634 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "system_worker_1_cpu_cpu_nios2_avalon_reg system:inst\|system_worker_1:worker_1\|system_worker_1_cpu:cpu\|system_worker_1_cpu_cpu:cpu\|system_worker_1_cpu_cpu_nios2_oci:the_system_worker_1_cpu_cpu_nios2_oci\|system_worker_1_cpu_cpu_nios2_avalon_reg:the_system_worker_1_cpu_cpu_nios2_avalon_reg " "Elaborating entity \"system_worker_1_cpu_cpu_nios2_avalon_reg\" for hierarchy \"system:inst\|system_worker_1:worker_1\|system_worker_1_cpu:cpu\|system_worker_1_cpu_cpu:cpu\|system_worker_1_cpu_cpu_nios2_oci:the_system_worker_1_cpu_cpu_nios2_oci\|system_worker_1_cpu_cpu_nios2_avalon_reg:the_system_worker_1_cpu_cpu_nios2_avalon_reg\"" {  } { { "system/synthesis/submodules/system_worker_1_cpu_cpu.v" "the_system_worker_1_cpu_cpu_nios2_avalon_reg" { Text "C:/Users/Dejan/13m041vs_projekat/ivs_project/system/synthesis/submodules/system_worker_1_cpu_cpu.v" 3284 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1565276826761 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "system_worker_1_cpu_cpu_nios2_ocimem system:inst\|system_worker_1:worker_1\|system_worker_1_cpu:cpu\|system_worker_1_cpu_cpu:cpu\|system_worker_1_cpu_cpu_nios2_oci:the_system_worker_1_cpu_cpu_nios2_oci\|system_worker_1_cpu_cpu_nios2_ocimem:the_system_worker_1_cpu_cpu_nios2_ocimem " "Elaborating entity \"system_worker_1_cpu_cpu_nios2_ocimem\" for hierarchy \"system:inst\|system_worker_1:worker_1\|system_worker_1_cpu:cpu\|system_worker_1_cpu_cpu:cpu\|system_worker_1_cpu_cpu_nios2_oci:the_system_worker_1_cpu_cpu_nios2_oci\|system_worker_1_cpu_cpu_nios2_ocimem:the_system_worker_1_cpu_cpu_nios2_ocimem\"" {  } { { "system/synthesis/submodules/system_worker_1_cpu_cpu.v" "the_system_worker_1_cpu_cpu_nios2_ocimem" { Text "C:/Users/Dejan/13m041vs_projekat/ivs_project/system/synthesis/submodules/system_worker_1_cpu_cpu.v" 3304 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1565276826893 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "system_worker_1_cpu_cpu_ociram_sp_ram_module system:inst\|system_worker_1:worker_1\|system_worker_1_cpu:cpu\|system_worker_1_cpu_cpu:cpu\|system_worker_1_cpu_cpu_nios2_oci:the_system_worker_1_cpu_cpu_nios2_oci\|system_worker_1_cpu_cpu_nios2_ocimem:the_system_worker_1_cpu_cpu_nios2_ocimem\|system_worker_1_cpu_cpu_ociram_sp_ram_module:system_worker_1_cpu_cpu_ociram_sp_ram " "Elaborating entity \"system_worker_1_cpu_cpu_ociram_sp_ram_module\" for hierarchy \"system:inst\|system_worker_1:worker_1\|system_worker_1_cpu:cpu\|system_worker_1_cpu_cpu:cpu\|system_worker_1_cpu_cpu_nios2_oci:the_system_worker_1_cpu_cpu_nios2_oci\|system_worker_1_cpu_cpu_nios2_ocimem:the_system_worker_1_cpu_cpu_nios2_ocimem\|system_worker_1_cpu_cpu_ociram_sp_ram_module:system_worker_1_cpu_cpu_ociram_sp_ram\"" {  } { { "system/synthesis/submodules/system_worker_1_cpu_cpu.v" "system_worker_1_cpu_cpu_ociram_sp_ram" { Text "C:/Users/Dejan/13m041vs_projekat/ivs_project/system/synthesis/submodules/system_worker_1_cpu_cpu.v" 2851 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1565276827056 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "system_worker_1_cpu_cpu_debug_slave_wrapper system:inst\|system_worker_1:worker_1\|system_worker_1_cpu:cpu\|system_worker_1_cpu_cpu:cpu\|system_worker_1_cpu_cpu_nios2_oci:the_system_worker_1_cpu_cpu_nios2_oci\|system_worker_1_cpu_cpu_debug_slave_wrapper:the_system_worker_1_cpu_cpu_debug_slave_wrapper " "Elaborating entity \"system_worker_1_cpu_cpu_debug_slave_wrapper\" for hierarchy \"system:inst\|system_worker_1:worker_1\|system_worker_1_cpu:cpu\|system_worker_1_cpu_cpu:cpu\|system_worker_1_cpu_cpu_nios2_oci:the_system_worker_1_cpu_cpu_nios2_oci\|system_worker_1_cpu_cpu_debug_slave_wrapper:the_system_worker_1_cpu_cpu_debug_slave_wrapper\"" {  } { { "system/synthesis/submodules/system_worker_1_cpu_cpu.v" "the_system_worker_1_cpu_cpu_debug_slave_wrapper" { Text "C:/Users/Dejan/13m041vs_projekat/ivs_project/system/synthesis/submodules/system_worker_1_cpu_cpu.v" 3406 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1565276827244 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "system_worker_1_cpu_cpu_debug_slave_tck system:inst\|system_worker_1:worker_1\|system_worker_1_cpu:cpu\|system_worker_1_cpu_cpu:cpu\|system_worker_1_cpu_cpu_nios2_oci:the_system_worker_1_cpu_cpu_nios2_oci\|system_worker_1_cpu_cpu_debug_slave_wrapper:the_system_worker_1_cpu_cpu_debug_slave_wrapper\|system_worker_1_cpu_cpu_debug_slave_tck:the_system_worker_1_cpu_cpu_debug_slave_tck " "Elaborating entity \"system_worker_1_cpu_cpu_debug_slave_tck\" for hierarchy \"system:inst\|system_worker_1:worker_1\|system_worker_1_cpu:cpu\|system_worker_1_cpu_cpu:cpu\|system_worker_1_cpu_cpu_nios2_oci:the_system_worker_1_cpu_cpu_nios2_oci\|system_worker_1_cpu_cpu_debug_slave_wrapper:the_system_worker_1_cpu_cpu_debug_slave_wrapper\|system_worker_1_cpu_cpu_debug_slave_tck:the_system_worker_1_cpu_cpu_debug_slave_tck\"" {  } { { "system/synthesis/submodules/system_worker_1_cpu_cpu_debug_slave_wrapper.v" "the_system_worker_1_cpu_cpu_debug_slave_tck" { Text "C:/Users/Dejan/13m041vs_projekat/ivs_project/system/synthesis/submodules/system_worker_1_cpu_cpu_debug_slave_wrapper.v" 157 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1565276827308 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "system_worker_1_cpu_cpu_debug_slave_sysclk system:inst\|system_worker_1:worker_1\|system_worker_1_cpu:cpu\|system_worker_1_cpu_cpu:cpu\|system_worker_1_cpu_cpu_nios2_oci:the_system_worker_1_cpu_cpu_nios2_oci\|system_worker_1_cpu_cpu_debug_slave_wrapper:the_system_worker_1_cpu_cpu_debug_slave_wrapper\|system_worker_1_cpu_cpu_debug_slave_sysclk:the_system_worker_1_cpu_cpu_debug_slave_sysclk " "Elaborating entity \"system_worker_1_cpu_cpu_debug_slave_sysclk\" for hierarchy \"system:inst\|system_worker_1:worker_1\|system_worker_1_cpu:cpu\|system_worker_1_cpu_cpu:cpu\|system_worker_1_cpu_cpu_nios2_oci:the_system_worker_1_cpu_cpu_nios2_oci\|system_worker_1_cpu_cpu_debug_slave_wrapper:the_system_worker_1_cpu_cpu_debug_slave_wrapper\|system_worker_1_cpu_cpu_debug_slave_sysclk:the_system_worker_1_cpu_cpu_debug_slave_sysclk\"" {  } { { "system/synthesis/submodules/system_worker_1_cpu_cpu_debug_slave_wrapper.v" "the_system_worker_1_cpu_cpu_debug_slave_sysclk" { Text "C:/Users/Dejan/13m041vs_projekat/ivs_project/system/synthesis/submodules/system_worker_1_cpu_cpu_debug_slave_wrapper.v" 177 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1565276827477 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "system_worker_2 system:inst\|system_worker_2:worker_2 " "Elaborating entity \"system_worker_2\" for hierarchy \"system:inst\|system_worker_2:worker_2\"" {  } { { "system/synthesis/system.v" "worker_2" { Text "C:/Users/Dejan/13m041vs_projekat/ivs_project/system/synthesis/system.v" 310 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1565276830495 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "system_worker_2_cpu system:inst\|system_worker_2:worker_2\|system_worker_2_cpu:cpu " "Elaborating entity \"system_worker_2_cpu\" for hierarchy \"system:inst\|system_worker_2:worker_2\|system_worker_2_cpu:cpu\"" {  } { { "system/synthesis/submodules/system_worker_2.v" "cpu" { Text "C:/Users/Dejan/13m041vs_projekat/ivs_project/system/synthesis/submodules/system_worker_2.v" 94 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1565276830589 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "system_worker_2_cpu_cpu system:inst\|system_worker_2:worker_2\|system_worker_2_cpu:cpu\|system_worker_2_cpu_cpu:cpu " "Elaborating entity \"system_worker_2_cpu_cpu\" for hierarchy \"system:inst\|system_worker_2:worker_2\|system_worker_2_cpu:cpu\|system_worker_2_cpu_cpu:cpu\"" {  } { { "system/synthesis/submodules/system_worker_2_cpu.v" "cpu" { Text "C:/Users/Dejan/13m041vs_projekat/ivs_project/system/synthesis/submodules/system_worker_2_cpu.v" 69 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1565276830725 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "system_worker_2_cpu_cpu_test_bench system:inst\|system_worker_2:worker_2\|system_worker_2_cpu:cpu\|system_worker_2_cpu_cpu:cpu\|system_worker_2_cpu_cpu_test_bench:the_system_worker_2_cpu_cpu_test_bench " "Elaborating entity \"system_worker_2_cpu_cpu_test_bench\" for hierarchy \"system:inst\|system_worker_2:worker_2\|system_worker_2_cpu:cpu\|system_worker_2_cpu_cpu:cpu\|system_worker_2_cpu_cpu_test_bench:the_system_worker_2_cpu_cpu_test_bench\"" {  } { { "system/synthesis/submodules/system_worker_2_cpu_cpu.v" "the_system_worker_2_cpu_cpu_test_bench" { Text "C:/Users/Dejan/13m041vs_projekat/ivs_project/system/synthesis/submodules/system_worker_2_cpu_cpu.v" 5972 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1565276831788 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "system_worker_2_cpu_cpu_ic_data_module system:inst\|system_worker_2:worker_2\|system_worker_2_cpu:cpu\|system_worker_2_cpu_cpu:cpu\|system_worker_2_cpu_cpu_ic_data_module:system_worker_2_cpu_cpu_ic_data " "Elaborating entity \"system_worker_2_cpu_cpu_ic_data_module\" for hierarchy \"system:inst\|system_worker_2:worker_2\|system_worker_2_cpu:cpu\|system_worker_2_cpu_cpu:cpu\|system_worker_2_cpu_cpu_ic_data_module:system_worker_2_cpu_cpu_ic_data\"" {  } { { "system/synthesis/submodules/system_worker_2_cpu_cpu.v" "system_worker_2_cpu_cpu_ic_data" { Text "C:/Users/Dejan/13m041vs_projekat/ivs_project/system/synthesis/submodules/system_worker_2_cpu_cpu.v" 6974 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1565276831941 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "system_worker_2_cpu_cpu_ic_tag_module system:inst\|system_worker_2:worker_2\|system_worker_2_cpu:cpu\|system_worker_2_cpu_cpu:cpu\|system_worker_2_cpu_cpu_ic_tag_module:system_worker_2_cpu_cpu_ic_tag " "Elaborating entity \"system_worker_2_cpu_cpu_ic_tag_module\" for hierarchy \"system:inst\|system_worker_2:worker_2\|system_worker_2_cpu:cpu\|system_worker_2_cpu_cpu:cpu\|system_worker_2_cpu_cpu_ic_tag_module:system_worker_2_cpu_cpu_ic_tag\"" {  } { { "system/synthesis/submodules/system_worker_2_cpu_cpu.v" "system_worker_2_cpu_cpu_ic_tag" { Text "C:/Users/Dejan/13m041vs_projekat/ivs_project/system/synthesis/submodules/system_worker_2_cpu_cpu.v" 7040 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1565276832189 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "system_worker_2_cpu_cpu_bht_module system:inst\|system_worker_2:worker_2\|system_worker_2_cpu:cpu\|system_worker_2_cpu_cpu:cpu\|system_worker_2_cpu_cpu_bht_module:system_worker_2_cpu_cpu_bht " "Elaborating entity \"system_worker_2_cpu_cpu_bht_module\" for hierarchy \"system:inst\|system_worker_2:worker_2\|system_worker_2_cpu:cpu\|system_worker_2_cpu_cpu:cpu\|system_worker_2_cpu_cpu_bht_module:system_worker_2_cpu_cpu_bht\"" {  } { { "system/synthesis/submodules/system_worker_2_cpu_cpu.v" "system_worker_2_cpu_cpu_bht" { Text "C:/Users/Dejan/13m041vs_projekat/ivs_project/system/synthesis/submodules/system_worker_2_cpu_cpu.v" 7238 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1565276832444 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "system_worker_2_cpu_cpu_register_bank_a_module system:inst\|system_worker_2:worker_2\|system_worker_2_cpu:cpu\|system_worker_2_cpu_cpu:cpu\|system_worker_2_cpu_cpu_register_bank_a_module:system_worker_2_cpu_cpu_register_bank_a " "Elaborating entity \"system_worker_2_cpu_cpu_register_bank_a_module\" for hierarchy \"system:inst\|system_worker_2:worker_2\|system_worker_2_cpu:cpu\|system_worker_2_cpu_cpu:cpu\|system_worker_2_cpu_cpu_register_bank_a_module:system_worker_2_cpu_cpu_register_bank_a\"" {  } { { "system/synthesis/submodules/system_worker_2_cpu_cpu.v" "system_worker_2_cpu_cpu_register_bank_a" { Text "C:/Users/Dejan/13m041vs_projekat/ivs_project/system/synthesis/submodules/system_worker_2_cpu_cpu.v" 8195 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1565276832688 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "system_worker_2_cpu_cpu_register_bank_b_module system:inst\|system_worker_2:worker_2\|system_worker_2_cpu:cpu\|system_worker_2_cpu_cpu:cpu\|system_worker_2_cpu_cpu_register_bank_b_module:system_worker_2_cpu_cpu_register_bank_b " "Elaborating entity \"system_worker_2_cpu_cpu_register_bank_b_module\" for hierarchy \"system:inst\|system_worker_2:worker_2\|system_worker_2_cpu:cpu\|system_worker_2_cpu_cpu:cpu\|system_worker_2_cpu_cpu_register_bank_b_module:system_worker_2_cpu_cpu_register_bank_b\"" {  } { { "system/synthesis/submodules/system_worker_2_cpu_cpu.v" "system_worker_2_cpu_cpu_register_bank_b" { Text "C:/Users/Dejan/13m041vs_projekat/ivs_project/system/synthesis/submodules/system_worker_2_cpu_cpu.v" 8213 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1565276832970 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "system_worker_2_cpu_cpu_mult_cell system:inst\|system_worker_2:worker_2\|system_worker_2_cpu:cpu\|system_worker_2_cpu_cpu:cpu\|system_worker_2_cpu_cpu_mult_cell:the_system_worker_2_cpu_cpu_mult_cell " "Elaborating entity \"system_worker_2_cpu_cpu_mult_cell\" for hierarchy \"system:inst\|system_worker_2:worker_2\|system_worker_2_cpu:cpu\|system_worker_2_cpu_cpu:cpu\|system_worker_2_cpu_cpu_mult_cell:the_system_worker_2_cpu_cpu_mult_cell\"" {  } { { "system/synthesis/submodules/system_worker_2_cpu_cpu.v" "the_system_worker_2_cpu_cpu_mult_cell" { Text "C:/Users/Dejan/13m041vs_projekat/ivs_project/system/synthesis/submodules/system_worker_2_cpu_cpu.v" 8798 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1565276833147 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "system_worker_2_cpu_cpu_dc_tag_module system:inst\|system_worker_2:worker_2\|system_worker_2_cpu:cpu\|system_worker_2_cpu_cpu:cpu\|system_worker_2_cpu_cpu_dc_tag_module:system_worker_2_cpu_cpu_dc_tag " "Elaborating entity \"system_worker_2_cpu_cpu_dc_tag_module\" for hierarchy \"system:inst\|system_worker_2:worker_2\|system_worker_2_cpu:cpu\|system_worker_2_cpu_cpu:cpu\|system_worker_2_cpu_cpu_dc_tag_module:system_worker_2_cpu_cpu_dc_tag\"" {  } { { "system/synthesis/submodules/system_worker_2_cpu_cpu.v" "system_worker_2_cpu_cpu_dc_tag" { Text "C:/Users/Dejan/13m041vs_projekat/ivs_project/system/synthesis/submodules/system_worker_2_cpu_cpu.v" 9220 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1565276850828 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "system_worker_2_cpu_cpu_dc_data_module system:inst\|system_worker_2:worker_2\|system_worker_2_cpu:cpu\|system_worker_2_cpu_cpu:cpu\|system_worker_2_cpu_cpu_dc_data_module:system_worker_2_cpu_cpu_dc_data " "Elaborating entity \"system_worker_2_cpu_cpu_dc_data_module\" for hierarchy \"system:inst\|system_worker_2:worker_2\|system_worker_2_cpu:cpu\|system_worker_2_cpu_cpu:cpu\|system_worker_2_cpu_cpu_dc_data_module:system_worker_2_cpu_cpu_dc_data\"" {  } { { "system/synthesis/submodules/system_worker_2_cpu_cpu.v" "system_worker_2_cpu_cpu_dc_data" { Text "C:/Users/Dejan/13m041vs_projekat/ivs_project/system/synthesis/submodules/system_worker_2_cpu_cpu.v" 9286 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1565276851169 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "system_worker_2_cpu_cpu_dc_victim_module system:inst\|system_worker_2:worker_2\|system_worker_2_cpu:cpu\|system_worker_2_cpu_cpu:cpu\|system_worker_2_cpu_cpu_dc_victim_module:system_worker_2_cpu_cpu_dc_victim " "Elaborating entity \"system_worker_2_cpu_cpu_dc_victim_module\" for hierarchy \"system:inst\|system_worker_2:worker_2\|system_worker_2_cpu:cpu\|system_worker_2_cpu_cpu:cpu\|system_worker_2_cpu_cpu_dc_victim_module:system_worker_2_cpu_cpu_dc_victim\"" {  } { { "system/synthesis/submodules/system_worker_2_cpu_cpu.v" "system_worker_2_cpu_cpu_dc_victim" { Text "C:/Users/Dejan/13m041vs_projekat/ivs_project/system/synthesis/submodules/system_worker_2_cpu_cpu.v" 9398 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1565276851427 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "system_worker_2_cpu_cpu_nios2_oci system:inst\|system_worker_2:worker_2\|system_worker_2_cpu:cpu\|system_worker_2_cpu_cpu:cpu\|system_worker_2_cpu_cpu_nios2_oci:the_system_worker_2_cpu_cpu_nios2_oci " "Elaborating entity \"system_worker_2_cpu_cpu_nios2_oci\" for hierarchy \"system:inst\|system_worker_2:worker_2\|system_worker_2_cpu:cpu\|system_worker_2_cpu_cpu:cpu\|system_worker_2_cpu_cpu_nios2_oci:the_system_worker_2_cpu_cpu_nios2_oci\"" {  } { { "system/synthesis/submodules/system_worker_2_cpu_cpu.v" "the_system_worker_2_cpu_cpu_nios2_oci" { Text "C:/Users/Dejan/13m041vs_projekat/ivs_project/system/synthesis/submodules/system_worker_2_cpu_cpu.v" 10151 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1565276851716 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "system_worker_2_cpu_cpu_nios2_oci_debug system:inst\|system_worker_2:worker_2\|system_worker_2_cpu:cpu\|system_worker_2_cpu_cpu:cpu\|system_worker_2_cpu_cpu_nios2_oci:the_system_worker_2_cpu_cpu_nios2_oci\|system_worker_2_cpu_cpu_nios2_oci_debug:the_system_worker_2_cpu_cpu_nios2_oci_debug " "Elaborating entity \"system_worker_2_cpu_cpu_nios2_oci_debug\" for hierarchy \"system:inst\|system_worker_2:worker_2\|system_worker_2_cpu:cpu\|system_worker_2_cpu_cpu:cpu\|system_worker_2_cpu_cpu_nios2_oci:the_system_worker_2_cpu_cpu_nios2_oci\|system_worker_2_cpu_cpu_nios2_oci_debug:the_system_worker_2_cpu_cpu_nios2_oci_debug\"" {  } { { "system/synthesis/submodules/system_worker_2_cpu_cpu.v" "the_system_worker_2_cpu_cpu_nios2_oci_debug" { Text "C:/Users/Dejan/13m041vs_projekat/ivs_project/system/synthesis/submodules/system_worker_2_cpu_cpu.v" 3098 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1565276851921 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "system_worker_2_cpu_cpu_nios2_oci_break system:inst\|system_worker_2:worker_2\|system_worker_2_cpu:cpu\|system_worker_2_cpu_cpu:cpu\|system_worker_2_cpu_cpu_nios2_oci:the_system_worker_2_cpu_cpu_nios2_oci\|system_worker_2_cpu_cpu_nios2_oci_break:the_system_worker_2_cpu_cpu_nios2_oci_break " "Elaborating entity \"system_worker_2_cpu_cpu_nios2_oci_break\" for hierarchy \"system:inst\|system_worker_2:worker_2\|system_worker_2_cpu:cpu\|system_worker_2_cpu_cpu:cpu\|system_worker_2_cpu_cpu_nios2_oci:the_system_worker_2_cpu_cpu_nios2_oci\|system_worker_2_cpu_cpu_nios2_oci_break:the_system_worker_2_cpu_cpu_nios2_oci_break\"" {  } { { "system/synthesis/submodules/system_worker_2_cpu_cpu.v" "the_system_worker_2_cpu_cpu_nios2_oci_break" { Text "C:/Users/Dejan/13m041vs_projekat/ivs_project/system/synthesis/submodules/system_worker_2_cpu_cpu.v" 3128 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1565276852148 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "system_worker_2_cpu_cpu_nios2_oci_xbrk system:inst\|system_worker_2:worker_2\|system_worker_2_cpu:cpu\|system_worker_2_cpu_cpu:cpu\|system_worker_2_cpu_cpu_nios2_oci:the_system_worker_2_cpu_cpu_nios2_oci\|system_worker_2_cpu_cpu_nios2_oci_xbrk:the_system_worker_2_cpu_cpu_nios2_oci_xbrk " "Elaborating entity \"system_worker_2_cpu_cpu_nios2_oci_xbrk\" for hierarchy \"system:inst\|system_worker_2:worker_2\|system_worker_2_cpu:cpu\|system_worker_2_cpu_cpu:cpu\|system_worker_2_cpu_cpu_nios2_oci:the_system_worker_2_cpu_cpu_nios2_oci\|system_worker_2_cpu_cpu_nios2_oci_xbrk:the_system_worker_2_cpu_cpu_nios2_oci_xbrk\"" {  } { { "system/synthesis/submodules/system_worker_2_cpu_cpu.v" "the_system_worker_2_cpu_cpu_nios2_oci_xbrk" { Text "C:/Users/Dejan/13m041vs_projekat/ivs_project/system/synthesis/submodules/system_worker_2_cpu_cpu.v" 3151 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1565276852316 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "system_worker_2_cpu_cpu_nios2_oci_dbrk system:inst\|system_worker_2:worker_2\|system_worker_2_cpu:cpu\|system_worker_2_cpu_cpu:cpu\|system_worker_2_cpu_cpu_nios2_oci:the_system_worker_2_cpu_cpu_nios2_oci\|system_worker_2_cpu_cpu_nios2_oci_dbrk:the_system_worker_2_cpu_cpu_nios2_oci_dbrk " "Elaborating entity \"system_worker_2_cpu_cpu_nios2_oci_dbrk\" for hierarchy \"system:inst\|system_worker_2:worker_2\|system_worker_2_cpu:cpu\|system_worker_2_cpu_cpu:cpu\|system_worker_2_cpu_cpu_nios2_oci:the_system_worker_2_cpu_cpu_nios2_oci\|system_worker_2_cpu_cpu_nios2_oci_dbrk:the_system_worker_2_cpu_cpu_nios2_oci_dbrk\"" {  } { { "system/synthesis/submodules/system_worker_2_cpu_cpu.v" "the_system_worker_2_cpu_cpu_nios2_oci_dbrk" { Text "C:/Users/Dejan/13m041vs_projekat/ivs_project/system/synthesis/submodules/system_worker_2_cpu_cpu.v" 3178 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1565276852448 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "system_worker_2_cpu_cpu_nios2_oci_itrace system:inst\|system_worker_2:worker_2\|system_worker_2_cpu:cpu\|system_worker_2_cpu_cpu:cpu\|system_worker_2_cpu_cpu_nios2_oci:the_system_worker_2_cpu_cpu_nios2_oci\|system_worker_2_cpu_cpu_nios2_oci_itrace:the_system_worker_2_cpu_cpu_nios2_oci_itrace " "Elaborating entity \"system_worker_2_cpu_cpu_nios2_oci_itrace\" for hierarchy \"system:inst\|system_worker_2:worker_2\|system_worker_2_cpu:cpu\|system_worker_2_cpu_cpu:cpu\|system_worker_2_cpu_cpu_nios2_oci:the_system_worker_2_cpu_cpu_nios2_oci\|system_worker_2_cpu_cpu_nios2_oci_itrace:the_system_worker_2_cpu_cpu_nios2_oci_itrace\"" {  } { { "system/synthesis/submodules/system_worker_2_cpu_cpu.v" "the_system_worker_2_cpu_cpu_nios2_oci_itrace" { Text "C:/Users/Dejan/13m041vs_projekat/ivs_project/system/synthesis/submodules/system_worker_2_cpu_cpu.v" 3216 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1565276852572 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "system_worker_2_cpu_cpu_nios2_oci_dtrace system:inst\|system_worker_2:worker_2\|system_worker_2_cpu:cpu\|system_worker_2_cpu_cpu:cpu\|system_worker_2_cpu_cpu_nios2_oci:the_system_worker_2_cpu_cpu_nios2_oci\|system_worker_2_cpu_cpu_nios2_oci_dtrace:the_system_worker_2_cpu_cpu_nios2_oci_dtrace " "Elaborating entity \"system_worker_2_cpu_cpu_nios2_oci_dtrace\" for hierarchy \"system:inst\|system_worker_2:worker_2\|system_worker_2_cpu:cpu\|system_worker_2_cpu_cpu:cpu\|system_worker_2_cpu_cpu_nios2_oci:the_system_worker_2_cpu_cpu_nios2_oci\|system_worker_2_cpu_cpu_nios2_oci_dtrace:the_system_worker_2_cpu_cpu_nios2_oci_dtrace\"" {  } { { "system/synthesis/submodules/system_worker_2_cpu_cpu.v" "the_system_worker_2_cpu_cpu_nios2_oci_dtrace" { Text "C:/Users/Dejan/13m041vs_projekat/ivs_project/system/synthesis/submodules/system_worker_2_cpu_cpu.v" 3231 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1565276852712 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "system_worker_2_cpu_cpu_nios2_oci_td_mode system:inst\|system_worker_2:worker_2\|system_worker_2_cpu:cpu\|system_worker_2_cpu_cpu:cpu\|system_worker_2_cpu_cpu_nios2_oci:the_system_worker_2_cpu_cpu_nios2_oci\|system_worker_2_cpu_cpu_nios2_oci_dtrace:the_system_worker_2_cpu_cpu_nios2_oci_dtrace\|system_worker_2_cpu_cpu_nios2_oci_td_mode:system_worker_2_cpu_cpu_nios2_oci_trc_ctrl_td_mode " "Elaborating entity \"system_worker_2_cpu_cpu_nios2_oci_td_mode\" for hierarchy \"system:inst\|system_worker_2:worker_2\|system_worker_2_cpu:cpu\|system_worker_2_cpu_cpu:cpu\|system_worker_2_cpu_cpu_nios2_oci:the_system_worker_2_cpu_cpu_nios2_oci\|system_worker_2_cpu_cpu_nios2_oci_dtrace:the_system_worker_2_cpu_cpu_nios2_oci_dtrace\|system_worker_2_cpu_cpu_nios2_oci_td_mode:system_worker_2_cpu_cpu_nios2_oci_trc_ctrl_td_mode\"" {  } { { "system/synthesis/submodules/system_worker_2_cpu_cpu.v" "system_worker_2_cpu_cpu_nios2_oci_trc_ctrl_td_mode" { Text "C:/Users/Dejan/13m041vs_projekat/ivs_project/system/synthesis/submodules/system_worker_2_cpu_cpu.v" 1752 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1565276852881 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "system_worker_2_cpu_cpu_nios2_oci_fifo system:inst\|system_worker_2:worker_2\|system_worker_2_cpu:cpu\|system_worker_2_cpu_cpu:cpu\|system_worker_2_cpu_cpu_nios2_oci:the_system_worker_2_cpu_cpu_nios2_oci\|system_worker_2_cpu_cpu_nios2_oci_fifo:the_system_worker_2_cpu_cpu_nios2_oci_fifo " "Elaborating entity \"system_worker_2_cpu_cpu_nios2_oci_fifo\" for hierarchy \"system:inst\|system_worker_2:worker_2\|system_worker_2_cpu:cpu\|system_worker_2_cpu_cpu:cpu\|system_worker_2_cpu_cpu_nios2_oci:the_system_worker_2_cpu_cpu_nios2_oci\|system_worker_2_cpu_cpu_nios2_oci_fifo:the_system_worker_2_cpu_cpu_nios2_oci_fifo\"" {  } { { "system/synthesis/submodules/system_worker_2_cpu_cpu.v" "the_system_worker_2_cpu_cpu_nios2_oci_fifo" { Text "C:/Users/Dejan/13m041vs_projekat/ivs_project/system/synthesis/submodules/system_worker_2_cpu_cpu.v" 3246 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1565276853003 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "system_worker_2_cpu_cpu_nios2_oci_compute_input_tm_cnt system:inst\|system_worker_2:worker_2\|system_worker_2_cpu:cpu\|system_worker_2_cpu_cpu:cpu\|system_worker_2_cpu_cpu_nios2_oci:the_system_worker_2_cpu_cpu_nios2_oci\|system_worker_2_cpu_cpu_nios2_oci_fifo:the_system_worker_2_cpu_cpu_nios2_oci_fifo\|system_worker_2_cpu_cpu_nios2_oci_compute_input_tm_cnt:the_system_worker_2_cpu_cpu_nios2_oci_compute_input_tm_cnt " "Elaborating entity \"system_worker_2_cpu_cpu_nios2_oci_compute_input_tm_cnt\" for hierarchy \"system:inst\|system_worker_2:worker_2\|system_worker_2_cpu:cpu\|system_worker_2_cpu_cpu:cpu\|system_worker_2_cpu_cpu_nios2_oci:the_system_worker_2_cpu_cpu_nios2_oci\|system_worker_2_cpu_cpu_nios2_oci_fifo:the_system_worker_2_cpu_cpu_nios2_oci_fifo\|system_worker_2_cpu_cpu_nios2_oci_compute_input_tm_cnt:the_system_worker_2_cpu_cpu_nios2_oci_compute_input_tm_cnt\"" {  } { { "system/synthesis/submodules/system_worker_2_cpu_cpu.v" "the_system_worker_2_cpu_cpu_nios2_oci_compute_input_tm_cnt" { Text "C:/Users/Dejan/13m041vs_projekat/ivs_project/system/synthesis/submodules/system_worker_2_cpu_cpu.v" 2065 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1565276853188 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "system_worker_2_cpu_cpu_nios2_oci_fifo_wrptr_inc system:inst\|system_worker_2:worker_2\|system_worker_2_cpu:cpu\|system_worker_2_cpu_cpu:cpu\|system_worker_2_cpu_cpu_nios2_oci:the_system_worker_2_cpu_cpu_nios2_oci\|system_worker_2_cpu_cpu_nios2_oci_fifo:the_system_worker_2_cpu_cpu_nios2_oci_fifo\|system_worker_2_cpu_cpu_nios2_oci_fifo_wrptr_inc:the_system_worker_2_cpu_cpu_nios2_oci_fifo_wrptr_inc " "Elaborating entity \"system_worker_2_cpu_cpu_nios2_oci_fifo_wrptr_inc\" for hierarchy \"system:inst\|system_worker_2:worker_2\|system_worker_2_cpu:cpu\|system_worker_2_cpu_cpu:cpu\|system_worker_2_cpu_cpu_nios2_oci:the_system_worker_2_cpu_cpu_nios2_oci\|system_worker_2_cpu_cpu_nios2_oci_fifo:the_system_worker_2_cpu_cpu_nios2_oci_fifo\|system_worker_2_cpu_cpu_nios2_oci_fifo_wrptr_inc:the_system_worker_2_cpu_cpu_nios2_oci_fifo_wrptr_inc\"" {  } { { "system/synthesis/submodules/system_worker_2_cpu_cpu.v" "the_system_worker_2_cpu_cpu_nios2_oci_fifo_wrptr_inc" { Text "C:/Users/Dejan/13m041vs_projekat/ivs_project/system/synthesis/submodules/system_worker_2_cpu_cpu.v" 2074 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1565276853315 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "system_worker_2_cpu_cpu_nios2_oci_fifo_cnt_inc system:inst\|system_worker_2:worker_2\|system_worker_2_cpu:cpu\|system_worker_2_cpu_cpu:cpu\|system_worker_2_cpu_cpu_nios2_oci:the_system_worker_2_cpu_cpu_nios2_oci\|system_worker_2_cpu_cpu_nios2_oci_fifo:the_system_worker_2_cpu_cpu_nios2_oci_fifo\|system_worker_2_cpu_cpu_nios2_oci_fifo_cnt_inc:the_system_worker_2_cpu_cpu_nios2_oci_fifo_cnt_inc " "Elaborating entity \"system_worker_2_cpu_cpu_nios2_oci_fifo_cnt_inc\" for hierarchy \"system:inst\|system_worker_2:worker_2\|system_worker_2_cpu:cpu\|system_worker_2_cpu_cpu:cpu\|system_worker_2_cpu_cpu_nios2_oci:the_system_worker_2_cpu_cpu_nios2_oci\|system_worker_2_cpu_cpu_nios2_oci_fifo:the_system_worker_2_cpu_cpu_nios2_oci_fifo\|system_worker_2_cpu_cpu_nios2_oci_fifo_cnt_inc:the_system_worker_2_cpu_cpu_nios2_oci_fifo_cnt_inc\"" {  } { { "system/synthesis/submodules/system_worker_2_cpu_cpu.v" "the_system_worker_2_cpu_cpu_nios2_oci_fifo_cnt_inc" { Text "C:/Users/Dejan/13m041vs_projekat/ivs_project/system/synthesis/submodules/system_worker_2_cpu_cpu.v" 2083 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1565276853448 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "system_worker_2_cpu_cpu_nios2_oci_pib system:inst\|system_worker_2:worker_2\|system_worker_2_cpu:cpu\|system_worker_2_cpu_cpu:cpu\|system_worker_2_cpu_cpu_nios2_oci:the_system_worker_2_cpu_cpu_nios2_oci\|system_worker_2_cpu_cpu_nios2_oci_pib:the_system_worker_2_cpu_cpu_nios2_oci_pib " "Elaborating entity \"system_worker_2_cpu_cpu_nios2_oci_pib\" for hierarchy \"system:inst\|system_worker_2:worker_2\|system_worker_2_cpu:cpu\|system_worker_2_cpu_cpu:cpu\|system_worker_2_cpu_cpu_nios2_oci:the_system_worker_2_cpu_cpu_nios2_oci\|system_worker_2_cpu_cpu_nios2_oci_pib:the_system_worker_2_cpu_cpu_nios2_oci_pib\"" {  } { { "system/synthesis/submodules/system_worker_2_cpu_cpu.v" "the_system_worker_2_cpu_cpu_nios2_oci_pib" { Text "C:/Users/Dejan/13m041vs_projekat/ivs_project/system/synthesis/submodules/system_worker_2_cpu_cpu.v" 3251 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1565276853572 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "system_worker_2_cpu_cpu_nios2_oci_im system:inst\|system_worker_2:worker_2\|system_worker_2_cpu:cpu\|system_worker_2_cpu_cpu:cpu\|system_worker_2_cpu_cpu_nios2_oci:the_system_worker_2_cpu_cpu_nios2_oci\|system_worker_2_cpu_cpu_nios2_oci_im:the_system_worker_2_cpu_cpu_nios2_oci_im " "Elaborating entity \"system_worker_2_cpu_cpu_nios2_oci_im\" for hierarchy \"system:inst\|system_worker_2:worker_2\|system_worker_2_cpu:cpu\|system_worker_2_cpu_cpu:cpu\|system_worker_2_cpu_cpu_nios2_oci:the_system_worker_2_cpu_cpu_nios2_oci\|system_worker_2_cpu_cpu_nios2_oci_im:the_system_worker_2_cpu_cpu_nios2_oci_im\"" {  } { { "system/synthesis/submodules/system_worker_2_cpu_cpu.v" "the_system_worker_2_cpu_cpu_nios2_oci_im" { Text "C:/Users/Dejan/13m041vs_projekat/ivs_project/system/synthesis/submodules/system_worker_2_cpu_cpu.v" 3265 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1565276853689 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "system_worker_2_cpu_cpu_nios2_avalon_reg system:inst\|system_worker_2:worker_2\|system_worker_2_cpu:cpu\|system_worker_2_cpu_cpu:cpu\|system_worker_2_cpu_cpu_nios2_oci:the_system_worker_2_cpu_cpu_nios2_oci\|system_worker_2_cpu_cpu_nios2_avalon_reg:the_system_worker_2_cpu_cpu_nios2_avalon_reg " "Elaborating entity \"system_worker_2_cpu_cpu_nios2_avalon_reg\" for hierarchy \"system:inst\|system_worker_2:worker_2\|system_worker_2_cpu:cpu\|system_worker_2_cpu_cpu:cpu\|system_worker_2_cpu_cpu_nios2_oci:the_system_worker_2_cpu_cpu_nios2_oci\|system_worker_2_cpu_cpu_nios2_avalon_reg:the_system_worker_2_cpu_cpu_nios2_avalon_reg\"" {  } { { "system/synthesis/submodules/system_worker_2_cpu_cpu.v" "the_system_worker_2_cpu_cpu_nios2_avalon_reg" { Text "C:/Users/Dejan/13m041vs_projekat/ivs_project/system/synthesis/submodules/system_worker_2_cpu_cpu.v" 3284 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1565276853832 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "system_worker_2_cpu_cpu_nios2_ocimem system:inst\|system_worker_2:worker_2\|system_worker_2_cpu:cpu\|system_worker_2_cpu_cpu:cpu\|system_worker_2_cpu_cpu_nios2_oci:the_system_worker_2_cpu_cpu_nios2_oci\|system_worker_2_cpu_cpu_nios2_ocimem:the_system_worker_2_cpu_cpu_nios2_ocimem " "Elaborating entity \"system_worker_2_cpu_cpu_nios2_ocimem\" for hierarchy \"system:inst\|system_worker_2:worker_2\|system_worker_2_cpu:cpu\|system_worker_2_cpu_cpu:cpu\|system_worker_2_cpu_cpu_nios2_oci:the_system_worker_2_cpu_cpu_nios2_oci\|system_worker_2_cpu_cpu_nios2_ocimem:the_system_worker_2_cpu_cpu_nios2_ocimem\"" {  } { { "system/synthesis/submodules/system_worker_2_cpu_cpu.v" "the_system_worker_2_cpu_cpu_nios2_ocimem" { Text "C:/Users/Dejan/13m041vs_projekat/ivs_project/system/synthesis/submodules/system_worker_2_cpu_cpu.v" 3304 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1565276853977 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "system_worker_2_cpu_cpu_ociram_sp_ram_module system:inst\|system_worker_2:worker_2\|system_worker_2_cpu:cpu\|system_worker_2_cpu_cpu:cpu\|system_worker_2_cpu_cpu_nios2_oci:the_system_worker_2_cpu_cpu_nios2_oci\|system_worker_2_cpu_cpu_nios2_ocimem:the_system_worker_2_cpu_cpu_nios2_ocimem\|system_worker_2_cpu_cpu_ociram_sp_ram_module:system_worker_2_cpu_cpu_ociram_sp_ram " "Elaborating entity \"system_worker_2_cpu_cpu_ociram_sp_ram_module\" for hierarchy \"system:inst\|system_worker_2:worker_2\|system_worker_2_cpu:cpu\|system_worker_2_cpu_cpu:cpu\|system_worker_2_cpu_cpu_nios2_oci:the_system_worker_2_cpu_cpu_nios2_oci\|system_worker_2_cpu_cpu_nios2_ocimem:the_system_worker_2_cpu_cpu_nios2_ocimem\|system_worker_2_cpu_cpu_ociram_sp_ram_module:system_worker_2_cpu_cpu_ociram_sp_ram\"" {  } { { "system/synthesis/submodules/system_worker_2_cpu_cpu.v" "system_worker_2_cpu_cpu_ociram_sp_ram" { Text "C:/Users/Dejan/13m041vs_projekat/ivs_project/system/synthesis/submodules/system_worker_2_cpu_cpu.v" 2851 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1565276854203 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "system_worker_2_cpu_cpu_debug_slave_wrapper system:inst\|system_worker_2:worker_2\|system_worker_2_cpu:cpu\|system_worker_2_cpu_cpu:cpu\|system_worker_2_cpu_cpu_nios2_oci:the_system_worker_2_cpu_cpu_nios2_oci\|system_worker_2_cpu_cpu_debug_slave_wrapper:the_system_worker_2_cpu_cpu_debug_slave_wrapper " "Elaborating entity \"system_worker_2_cpu_cpu_debug_slave_wrapper\" for hierarchy \"system:inst\|system_worker_2:worker_2\|system_worker_2_cpu:cpu\|system_worker_2_cpu_cpu:cpu\|system_worker_2_cpu_cpu_nios2_oci:the_system_worker_2_cpu_cpu_nios2_oci\|system_worker_2_cpu_cpu_debug_slave_wrapper:the_system_worker_2_cpu_cpu_debug_slave_wrapper\"" {  } { { "system/synthesis/submodules/system_worker_2_cpu_cpu.v" "the_system_worker_2_cpu_cpu_debug_slave_wrapper" { Text "C:/Users/Dejan/13m041vs_projekat/ivs_project/system/synthesis/submodules/system_worker_2_cpu_cpu.v" 3406 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1565276854384 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "system_worker_2_cpu_cpu_debug_slave_tck system:inst\|system_worker_2:worker_2\|system_worker_2_cpu:cpu\|system_worker_2_cpu_cpu:cpu\|system_worker_2_cpu_cpu_nios2_oci:the_system_worker_2_cpu_cpu_nios2_oci\|system_worker_2_cpu_cpu_debug_slave_wrapper:the_system_worker_2_cpu_cpu_debug_slave_wrapper\|system_worker_2_cpu_cpu_debug_slave_tck:the_system_worker_2_cpu_cpu_debug_slave_tck " "Elaborating entity \"system_worker_2_cpu_cpu_debug_slave_tck\" for hierarchy \"system:inst\|system_worker_2:worker_2\|system_worker_2_cpu:cpu\|system_worker_2_cpu_cpu:cpu\|system_worker_2_cpu_cpu_nios2_oci:the_system_worker_2_cpu_cpu_nios2_oci\|system_worker_2_cpu_cpu_debug_slave_wrapper:the_system_worker_2_cpu_cpu_debug_slave_wrapper\|system_worker_2_cpu_cpu_debug_slave_tck:the_system_worker_2_cpu_cpu_debug_slave_tck\"" {  } { { "system/synthesis/submodules/system_worker_2_cpu_cpu_debug_slave_wrapper.v" "the_system_worker_2_cpu_cpu_debug_slave_tck" { Text "C:/Users/Dejan/13m041vs_projekat/ivs_project/system/synthesis/submodules/system_worker_2_cpu_cpu_debug_slave_wrapper.v" 157 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1565276854443 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "system_worker_2_cpu_cpu_debug_slave_sysclk system:inst\|system_worker_2:worker_2\|system_worker_2_cpu:cpu\|system_worker_2_cpu_cpu:cpu\|system_worker_2_cpu_cpu_nios2_oci:the_system_worker_2_cpu_cpu_nios2_oci\|system_worker_2_cpu_cpu_debug_slave_wrapper:the_system_worker_2_cpu_cpu_debug_slave_wrapper\|system_worker_2_cpu_cpu_debug_slave_sysclk:the_system_worker_2_cpu_cpu_debug_slave_sysclk " "Elaborating entity \"system_worker_2_cpu_cpu_debug_slave_sysclk\" for hierarchy \"system:inst\|system_worker_2:worker_2\|system_worker_2_cpu:cpu\|system_worker_2_cpu_cpu:cpu\|system_worker_2_cpu_cpu_nios2_oci:the_system_worker_2_cpu_cpu_nios2_oci\|system_worker_2_cpu_cpu_debug_slave_wrapper:the_system_worker_2_cpu_cpu_debug_slave_wrapper\|system_worker_2_cpu_cpu_debug_slave_sysclk:the_system_worker_2_cpu_cpu_debug_slave_sysclk\"" {  } { { "system/synthesis/submodules/system_worker_2_cpu_cpu_debug_slave_wrapper.v" "the_system_worker_2_cpu_cpu_debug_slave_sysclk" { Text "C:/Users/Dejan/13m041vs_projekat/ivs_project/system/synthesis/submodules/system_worker_2_cpu_cpu_debug_slave_wrapper.v" 177 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1565276854678 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "system_worker_3 system:inst\|system_worker_3:worker_3 " "Elaborating entity \"system_worker_3\" for hierarchy \"system:inst\|system_worker_3:worker_3\"" {  } { { "system/synthesis/system.v" "worker_3" { Text "C:/Users/Dejan/13m041vs_projekat/ivs_project/system/synthesis/system.v" 325 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1565276857754 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "system_worker_3_cpu system:inst\|system_worker_3:worker_3\|system_worker_3_cpu:cpu " "Elaborating entity \"system_worker_3_cpu\" for hierarchy \"system:inst\|system_worker_3:worker_3\|system_worker_3_cpu:cpu\"" {  } { { "system/synthesis/submodules/system_worker_3.v" "cpu" { Text "C:/Users/Dejan/13m041vs_projekat/ivs_project/system/synthesis/submodules/system_worker_3.v" 94 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1565276857835 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "system_worker_3_cpu_cpu system:inst\|system_worker_3:worker_3\|system_worker_3_cpu:cpu\|system_worker_3_cpu_cpu:cpu " "Elaborating entity \"system_worker_3_cpu_cpu\" for hierarchy \"system:inst\|system_worker_3:worker_3\|system_worker_3_cpu:cpu\|system_worker_3_cpu_cpu:cpu\"" {  } { { "system/synthesis/submodules/system_worker_3_cpu.v" "cpu" { Text "C:/Users/Dejan/13m041vs_projekat/ivs_project/system/synthesis/submodules/system_worker_3_cpu.v" 69 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1565276857965 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "system_worker_3_cpu_cpu_test_bench system:inst\|system_worker_3:worker_3\|system_worker_3_cpu:cpu\|system_worker_3_cpu_cpu:cpu\|system_worker_3_cpu_cpu_test_bench:the_system_worker_3_cpu_cpu_test_bench " "Elaborating entity \"system_worker_3_cpu_cpu_test_bench\" for hierarchy \"system:inst\|system_worker_3:worker_3\|system_worker_3_cpu:cpu\|system_worker_3_cpu_cpu:cpu\|system_worker_3_cpu_cpu_test_bench:the_system_worker_3_cpu_cpu_test_bench\"" {  } { { "system/synthesis/submodules/system_worker_3_cpu_cpu.v" "the_system_worker_3_cpu_cpu_test_bench" { Text "C:/Users/Dejan/13m041vs_projekat/ivs_project/system/synthesis/submodules/system_worker_3_cpu_cpu.v" 5972 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1565276859001 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "system_worker_3_cpu_cpu_ic_data_module system:inst\|system_worker_3:worker_3\|system_worker_3_cpu:cpu\|system_worker_3_cpu_cpu:cpu\|system_worker_3_cpu_cpu_ic_data_module:system_worker_3_cpu_cpu_ic_data " "Elaborating entity \"system_worker_3_cpu_cpu_ic_data_module\" for hierarchy \"system:inst\|system_worker_3:worker_3\|system_worker_3_cpu:cpu\|system_worker_3_cpu_cpu:cpu\|system_worker_3_cpu_cpu_ic_data_module:system_worker_3_cpu_cpu_ic_data\"" {  } { { "system/synthesis/submodules/system_worker_3_cpu_cpu.v" "system_worker_3_cpu_cpu_ic_data" { Text "C:/Users/Dejan/13m041vs_projekat/ivs_project/system/synthesis/submodules/system_worker_3_cpu_cpu.v" 6974 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1565276859158 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "system_worker_3_cpu_cpu_ic_tag_module system:inst\|system_worker_3:worker_3\|system_worker_3_cpu:cpu\|system_worker_3_cpu_cpu:cpu\|system_worker_3_cpu_cpu_ic_tag_module:system_worker_3_cpu_cpu_ic_tag " "Elaborating entity \"system_worker_3_cpu_cpu_ic_tag_module\" for hierarchy \"system:inst\|system_worker_3:worker_3\|system_worker_3_cpu:cpu\|system_worker_3_cpu_cpu:cpu\|system_worker_3_cpu_cpu_ic_tag_module:system_worker_3_cpu_cpu_ic_tag\"" {  } { { "system/synthesis/submodules/system_worker_3_cpu_cpu.v" "system_worker_3_cpu_cpu_ic_tag" { Text "C:/Users/Dejan/13m041vs_projekat/ivs_project/system/synthesis/submodules/system_worker_3_cpu_cpu.v" 7040 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1565276859412 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "system_worker_3_cpu_cpu_bht_module system:inst\|system_worker_3:worker_3\|system_worker_3_cpu:cpu\|system_worker_3_cpu_cpu:cpu\|system_worker_3_cpu_cpu_bht_module:system_worker_3_cpu_cpu_bht " "Elaborating entity \"system_worker_3_cpu_cpu_bht_module\" for hierarchy \"system:inst\|system_worker_3:worker_3\|system_worker_3_cpu:cpu\|system_worker_3_cpu_cpu:cpu\|system_worker_3_cpu_cpu_bht_module:system_worker_3_cpu_cpu_bht\"" {  } { { "system/synthesis/submodules/system_worker_3_cpu_cpu.v" "system_worker_3_cpu_cpu_bht" { Text "C:/Users/Dejan/13m041vs_projekat/ivs_project/system/synthesis/submodules/system_worker_3_cpu_cpu.v" 7238 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1565276859669 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "system_worker_3_cpu_cpu_register_bank_a_module system:inst\|system_worker_3:worker_3\|system_worker_3_cpu:cpu\|system_worker_3_cpu_cpu:cpu\|system_worker_3_cpu_cpu_register_bank_a_module:system_worker_3_cpu_cpu_register_bank_a " "Elaborating entity \"system_worker_3_cpu_cpu_register_bank_a_module\" for hierarchy \"system:inst\|system_worker_3:worker_3\|system_worker_3_cpu:cpu\|system_worker_3_cpu_cpu:cpu\|system_worker_3_cpu_cpu_register_bank_a_module:system_worker_3_cpu_cpu_register_bank_a\"" {  } { { "system/synthesis/submodules/system_worker_3_cpu_cpu.v" "system_worker_3_cpu_cpu_register_bank_a" { Text "C:/Users/Dejan/13m041vs_projekat/ivs_project/system/synthesis/submodules/system_worker_3_cpu_cpu.v" 8195 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1565276859922 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "system_worker_3_cpu_cpu_register_bank_b_module system:inst\|system_worker_3:worker_3\|system_worker_3_cpu:cpu\|system_worker_3_cpu_cpu:cpu\|system_worker_3_cpu_cpu_register_bank_b_module:system_worker_3_cpu_cpu_register_bank_b " "Elaborating entity \"system_worker_3_cpu_cpu_register_bank_b_module\" for hierarchy \"system:inst\|system_worker_3:worker_3\|system_worker_3_cpu:cpu\|system_worker_3_cpu_cpu:cpu\|system_worker_3_cpu_cpu_register_bank_b_module:system_worker_3_cpu_cpu_register_bank_b\"" {  } { { "system/synthesis/submodules/system_worker_3_cpu_cpu.v" "system_worker_3_cpu_cpu_register_bank_b" { Text "C:/Users/Dejan/13m041vs_projekat/ivs_project/system/synthesis/submodules/system_worker_3_cpu_cpu.v" 8213 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1565276860160 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "system_worker_3_cpu_cpu_mult_cell system:inst\|system_worker_3:worker_3\|system_worker_3_cpu:cpu\|system_worker_3_cpu_cpu:cpu\|system_worker_3_cpu_cpu_mult_cell:the_system_worker_3_cpu_cpu_mult_cell " "Elaborating entity \"system_worker_3_cpu_cpu_mult_cell\" for hierarchy \"system:inst\|system_worker_3:worker_3\|system_worker_3_cpu:cpu\|system_worker_3_cpu_cpu:cpu\|system_worker_3_cpu_cpu_mult_cell:the_system_worker_3_cpu_cpu_mult_cell\"" {  } { { "system/synthesis/submodules/system_worker_3_cpu_cpu.v" "the_system_worker_3_cpu_cpu_mult_cell" { Text "C:/Users/Dejan/13m041vs_projekat/ivs_project/system/synthesis/submodules/system_worker_3_cpu_cpu.v" 8798 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1565276860336 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "system_worker_3_cpu_cpu_dc_tag_module system:inst\|system_worker_3:worker_3\|system_worker_3_cpu:cpu\|system_worker_3_cpu_cpu:cpu\|system_worker_3_cpu_cpu_dc_tag_module:system_worker_3_cpu_cpu_dc_tag " "Elaborating entity \"system_worker_3_cpu_cpu_dc_tag_module\" for hierarchy \"system:inst\|system_worker_3:worker_3\|system_worker_3_cpu:cpu\|system_worker_3_cpu_cpu:cpu\|system_worker_3_cpu_cpu_dc_tag_module:system_worker_3_cpu_cpu_dc_tag\"" {  } { { "system/synthesis/submodules/system_worker_3_cpu_cpu.v" "system_worker_3_cpu_cpu_dc_tag" { Text "C:/Users/Dejan/13m041vs_projekat/ivs_project/system/synthesis/submodules/system_worker_3_cpu_cpu.v" 9220 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1565276877919 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "system_worker_3_cpu_cpu_dc_data_module system:inst\|system_worker_3:worker_3\|system_worker_3_cpu:cpu\|system_worker_3_cpu_cpu:cpu\|system_worker_3_cpu_cpu_dc_data_module:system_worker_3_cpu_cpu_dc_data " "Elaborating entity \"system_worker_3_cpu_cpu_dc_data_module\" for hierarchy \"system:inst\|system_worker_3:worker_3\|system_worker_3_cpu:cpu\|system_worker_3_cpu_cpu:cpu\|system_worker_3_cpu_cpu_dc_data_module:system_worker_3_cpu_cpu_dc_data\"" {  } { { "system/synthesis/submodules/system_worker_3_cpu_cpu.v" "system_worker_3_cpu_cpu_dc_data" { Text "C:/Users/Dejan/13m041vs_projekat/ivs_project/system/synthesis/submodules/system_worker_3_cpu_cpu.v" 9286 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1565276878179 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "system_worker_3_cpu_cpu_dc_victim_module system:inst\|system_worker_3:worker_3\|system_worker_3_cpu:cpu\|system_worker_3_cpu_cpu:cpu\|system_worker_3_cpu_cpu_dc_victim_module:system_worker_3_cpu_cpu_dc_victim " "Elaborating entity \"system_worker_3_cpu_cpu_dc_victim_module\" for hierarchy \"system:inst\|system_worker_3:worker_3\|system_worker_3_cpu:cpu\|system_worker_3_cpu_cpu:cpu\|system_worker_3_cpu_cpu_dc_victim_module:system_worker_3_cpu_cpu_dc_victim\"" {  } { { "system/synthesis/submodules/system_worker_3_cpu_cpu.v" "system_worker_3_cpu_cpu_dc_victim" { Text "C:/Users/Dejan/13m041vs_projekat/ivs_project/system/synthesis/submodules/system_worker_3_cpu_cpu.v" 9398 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1565276878442 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "system_worker_3_cpu_cpu_nios2_oci system:inst\|system_worker_3:worker_3\|system_worker_3_cpu:cpu\|system_worker_3_cpu_cpu:cpu\|system_worker_3_cpu_cpu_nios2_oci:the_system_worker_3_cpu_cpu_nios2_oci " "Elaborating entity \"system_worker_3_cpu_cpu_nios2_oci\" for hierarchy \"system:inst\|system_worker_3:worker_3\|system_worker_3_cpu:cpu\|system_worker_3_cpu_cpu:cpu\|system_worker_3_cpu_cpu_nios2_oci:the_system_worker_3_cpu_cpu_nios2_oci\"" {  } { { "system/synthesis/submodules/system_worker_3_cpu_cpu.v" "the_system_worker_3_cpu_cpu_nios2_oci" { Text "C:/Users/Dejan/13m041vs_projekat/ivs_project/system/synthesis/submodules/system_worker_3_cpu_cpu.v" 10151 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1565276878726 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "system_worker_3_cpu_cpu_nios2_oci_debug system:inst\|system_worker_3:worker_3\|system_worker_3_cpu:cpu\|system_worker_3_cpu_cpu:cpu\|system_worker_3_cpu_cpu_nios2_oci:the_system_worker_3_cpu_cpu_nios2_oci\|system_worker_3_cpu_cpu_nios2_oci_debug:the_system_worker_3_cpu_cpu_nios2_oci_debug " "Elaborating entity \"system_worker_3_cpu_cpu_nios2_oci_debug\" for hierarchy \"system:inst\|system_worker_3:worker_3\|system_worker_3_cpu:cpu\|system_worker_3_cpu_cpu:cpu\|system_worker_3_cpu_cpu_nios2_oci:the_system_worker_3_cpu_cpu_nios2_oci\|system_worker_3_cpu_cpu_nios2_oci_debug:the_system_worker_3_cpu_cpu_nios2_oci_debug\"" {  } { { "system/synthesis/submodules/system_worker_3_cpu_cpu.v" "the_system_worker_3_cpu_cpu_nios2_oci_debug" { Text "C:/Users/Dejan/13m041vs_projekat/ivs_project/system/synthesis/submodules/system_worker_3_cpu_cpu.v" 3098 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1565276878917 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "system_worker_3_cpu_cpu_nios2_oci_break system:inst\|system_worker_3:worker_3\|system_worker_3_cpu:cpu\|system_worker_3_cpu_cpu:cpu\|system_worker_3_cpu_cpu_nios2_oci:the_system_worker_3_cpu_cpu_nios2_oci\|system_worker_3_cpu_cpu_nios2_oci_break:the_system_worker_3_cpu_cpu_nios2_oci_break " "Elaborating entity \"system_worker_3_cpu_cpu_nios2_oci_break\" for hierarchy \"system:inst\|system_worker_3:worker_3\|system_worker_3_cpu:cpu\|system_worker_3_cpu_cpu:cpu\|system_worker_3_cpu_cpu_nios2_oci:the_system_worker_3_cpu_cpu_nios2_oci\|system_worker_3_cpu_cpu_nios2_oci_break:the_system_worker_3_cpu_cpu_nios2_oci_break\"" {  } { { "system/synthesis/submodules/system_worker_3_cpu_cpu.v" "the_system_worker_3_cpu_cpu_nios2_oci_break" { Text "C:/Users/Dejan/13m041vs_projekat/ivs_project/system/synthesis/submodules/system_worker_3_cpu_cpu.v" 3128 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1565276879100 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "system_worker_3_cpu_cpu_nios2_oci_xbrk system:inst\|system_worker_3:worker_3\|system_worker_3_cpu:cpu\|system_worker_3_cpu_cpu:cpu\|system_worker_3_cpu_cpu_nios2_oci:the_system_worker_3_cpu_cpu_nios2_oci\|system_worker_3_cpu_cpu_nios2_oci_xbrk:the_system_worker_3_cpu_cpu_nios2_oci_xbrk " "Elaborating entity \"system_worker_3_cpu_cpu_nios2_oci_xbrk\" for hierarchy \"system:inst\|system_worker_3:worker_3\|system_worker_3_cpu:cpu\|system_worker_3_cpu_cpu:cpu\|system_worker_3_cpu_cpu_nios2_oci:the_system_worker_3_cpu_cpu_nios2_oci\|system_worker_3_cpu_cpu_nios2_oci_xbrk:the_system_worker_3_cpu_cpu_nios2_oci_xbrk\"" {  } { { "system/synthesis/submodules/system_worker_3_cpu_cpu.v" "the_system_worker_3_cpu_cpu_nios2_oci_xbrk" { Text "C:/Users/Dejan/13m041vs_projekat/ivs_project/system/synthesis/submodules/system_worker_3_cpu_cpu.v" 3151 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1565276879329 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "system_worker_3_cpu_cpu_nios2_oci_dbrk system:inst\|system_worker_3:worker_3\|system_worker_3_cpu:cpu\|system_worker_3_cpu_cpu:cpu\|system_worker_3_cpu_cpu_nios2_oci:the_system_worker_3_cpu_cpu_nios2_oci\|system_worker_3_cpu_cpu_nios2_oci_dbrk:the_system_worker_3_cpu_cpu_nios2_oci_dbrk " "Elaborating entity \"system_worker_3_cpu_cpu_nios2_oci_dbrk\" for hierarchy \"system:inst\|system_worker_3:worker_3\|system_worker_3_cpu:cpu\|system_worker_3_cpu_cpu:cpu\|system_worker_3_cpu_cpu_nios2_oci:the_system_worker_3_cpu_cpu_nios2_oci\|system_worker_3_cpu_cpu_nios2_oci_dbrk:the_system_worker_3_cpu_cpu_nios2_oci_dbrk\"" {  } { { "system/synthesis/submodules/system_worker_3_cpu_cpu.v" "the_system_worker_3_cpu_cpu_nios2_oci_dbrk" { Text "C:/Users/Dejan/13m041vs_projekat/ivs_project/system/synthesis/submodules/system_worker_3_cpu_cpu.v" 3178 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1565276879462 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "system_worker_3_cpu_cpu_nios2_oci_itrace system:inst\|system_worker_3:worker_3\|system_worker_3_cpu:cpu\|system_worker_3_cpu_cpu:cpu\|system_worker_3_cpu_cpu_nios2_oci:the_system_worker_3_cpu_cpu_nios2_oci\|system_worker_3_cpu_cpu_nios2_oci_itrace:the_system_worker_3_cpu_cpu_nios2_oci_itrace " "Elaborating entity \"system_worker_3_cpu_cpu_nios2_oci_itrace\" for hierarchy \"system:inst\|system_worker_3:worker_3\|system_worker_3_cpu:cpu\|system_worker_3_cpu_cpu:cpu\|system_worker_3_cpu_cpu_nios2_oci:the_system_worker_3_cpu_cpu_nios2_oci\|system_worker_3_cpu_cpu_nios2_oci_itrace:the_system_worker_3_cpu_cpu_nios2_oci_itrace\"" {  } { { "system/synthesis/submodules/system_worker_3_cpu_cpu.v" "the_system_worker_3_cpu_cpu_nios2_oci_itrace" { Text "C:/Users/Dejan/13m041vs_projekat/ivs_project/system/synthesis/submodules/system_worker_3_cpu_cpu.v" 3216 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1565276879610 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "system_worker_3_cpu_cpu_nios2_oci_dtrace system:inst\|system_worker_3:worker_3\|system_worker_3_cpu:cpu\|system_worker_3_cpu_cpu:cpu\|system_worker_3_cpu_cpu_nios2_oci:the_system_worker_3_cpu_cpu_nios2_oci\|system_worker_3_cpu_cpu_nios2_oci_dtrace:the_system_worker_3_cpu_cpu_nios2_oci_dtrace " "Elaborating entity \"system_worker_3_cpu_cpu_nios2_oci_dtrace\" for hierarchy \"system:inst\|system_worker_3:worker_3\|system_worker_3_cpu:cpu\|system_worker_3_cpu_cpu:cpu\|system_worker_3_cpu_cpu_nios2_oci:the_system_worker_3_cpu_cpu_nios2_oci\|system_worker_3_cpu_cpu_nios2_oci_dtrace:the_system_worker_3_cpu_cpu_nios2_oci_dtrace\"" {  } { { "system/synthesis/submodules/system_worker_3_cpu_cpu.v" "the_system_worker_3_cpu_cpu_nios2_oci_dtrace" { Text "C:/Users/Dejan/13m041vs_projekat/ivs_project/system/synthesis/submodules/system_worker_3_cpu_cpu.v" 3231 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1565276879759 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "system_worker_3_cpu_cpu_nios2_oci_td_mode system:inst\|system_worker_3:worker_3\|system_worker_3_cpu:cpu\|system_worker_3_cpu_cpu:cpu\|system_worker_3_cpu_cpu_nios2_oci:the_system_worker_3_cpu_cpu_nios2_oci\|system_worker_3_cpu_cpu_nios2_oci_dtrace:the_system_worker_3_cpu_cpu_nios2_oci_dtrace\|system_worker_3_cpu_cpu_nios2_oci_td_mode:system_worker_3_cpu_cpu_nios2_oci_trc_ctrl_td_mode " "Elaborating entity \"system_worker_3_cpu_cpu_nios2_oci_td_mode\" for hierarchy \"system:inst\|system_worker_3:worker_3\|system_worker_3_cpu:cpu\|system_worker_3_cpu_cpu:cpu\|system_worker_3_cpu_cpu_nios2_oci:the_system_worker_3_cpu_cpu_nios2_oci\|system_worker_3_cpu_cpu_nios2_oci_dtrace:the_system_worker_3_cpu_cpu_nios2_oci_dtrace\|system_worker_3_cpu_cpu_nios2_oci_td_mode:system_worker_3_cpu_cpu_nios2_oci_trc_ctrl_td_mode\"" {  } { { "system/synthesis/submodules/system_worker_3_cpu_cpu.v" "system_worker_3_cpu_cpu_nios2_oci_trc_ctrl_td_mode" { Text "C:/Users/Dejan/13m041vs_projekat/ivs_project/system/synthesis/submodules/system_worker_3_cpu_cpu.v" 1752 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1565276880037 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "system_worker_3_cpu_cpu_nios2_oci_fifo system:inst\|system_worker_3:worker_3\|system_worker_3_cpu:cpu\|system_worker_3_cpu_cpu:cpu\|system_worker_3_cpu_cpu_nios2_oci:the_system_worker_3_cpu_cpu_nios2_oci\|system_worker_3_cpu_cpu_nios2_oci_fifo:the_system_worker_3_cpu_cpu_nios2_oci_fifo " "Elaborating entity \"system_worker_3_cpu_cpu_nios2_oci_fifo\" for hierarchy \"system:inst\|system_worker_3:worker_3\|system_worker_3_cpu:cpu\|system_worker_3_cpu_cpu:cpu\|system_worker_3_cpu_cpu_nios2_oci:the_system_worker_3_cpu_cpu_nios2_oci\|system_worker_3_cpu_cpu_nios2_oci_fifo:the_system_worker_3_cpu_cpu_nios2_oci_fifo\"" {  } { { "system/synthesis/submodules/system_worker_3_cpu_cpu.v" "the_system_worker_3_cpu_cpu_nios2_oci_fifo" { Text "C:/Users/Dejan/13m041vs_projekat/ivs_project/system/synthesis/submodules/system_worker_3_cpu_cpu.v" 3246 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1565276880167 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "system_worker_3_cpu_cpu_nios2_oci_compute_input_tm_cnt system:inst\|system_worker_3:worker_3\|system_worker_3_cpu:cpu\|system_worker_3_cpu_cpu:cpu\|system_worker_3_cpu_cpu_nios2_oci:the_system_worker_3_cpu_cpu_nios2_oci\|system_worker_3_cpu_cpu_nios2_oci_fifo:the_system_worker_3_cpu_cpu_nios2_oci_fifo\|system_worker_3_cpu_cpu_nios2_oci_compute_input_tm_cnt:the_system_worker_3_cpu_cpu_nios2_oci_compute_input_tm_cnt " "Elaborating entity \"system_worker_3_cpu_cpu_nios2_oci_compute_input_tm_cnt\" for hierarchy \"system:inst\|system_worker_3:worker_3\|system_worker_3_cpu:cpu\|system_worker_3_cpu_cpu:cpu\|system_worker_3_cpu_cpu_nios2_oci:the_system_worker_3_cpu_cpu_nios2_oci\|system_worker_3_cpu_cpu_nios2_oci_fifo:the_system_worker_3_cpu_cpu_nios2_oci_fifo\|system_worker_3_cpu_cpu_nios2_oci_compute_input_tm_cnt:the_system_worker_3_cpu_cpu_nios2_oci_compute_input_tm_cnt\"" {  } { { "system/synthesis/submodules/system_worker_3_cpu_cpu.v" "the_system_worker_3_cpu_cpu_nios2_oci_compute_input_tm_cnt" { Text "C:/Users/Dejan/13m041vs_projekat/ivs_project/system/synthesis/submodules/system_worker_3_cpu_cpu.v" 2065 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1565276880349 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "system_worker_3_cpu_cpu_nios2_oci_fifo_wrptr_inc system:inst\|system_worker_3:worker_3\|system_worker_3_cpu:cpu\|system_worker_3_cpu_cpu:cpu\|system_worker_3_cpu_cpu_nios2_oci:the_system_worker_3_cpu_cpu_nios2_oci\|system_worker_3_cpu_cpu_nios2_oci_fifo:the_system_worker_3_cpu_cpu_nios2_oci_fifo\|system_worker_3_cpu_cpu_nios2_oci_fifo_wrptr_inc:the_system_worker_3_cpu_cpu_nios2_oci_fifo_wrptr_inc " "Elaborating entity \"system_worker_3_cpu_cpu_nios2_oci_fifo_wrptr_inc\" for hierarchy \"system:inst\|system_worker_3:worker_3\|system_worker_3_cpu:cpu\|system_worker_3_cpu_cpu:cpu\|system_worker_3_cpu_cpu_nios2_oci:the_system_worker_3_cpu_cpu_nios2_oci\|system_worker_3_cpu_cpu_nios2_oci_fifo:the_system_worker_3_cpu_cpu_nios2_oci_fifo\|system_worker_3_cpu_cpu_nios2_oci_fifo_wrptr_inc:the_system_worker_3_cpu_cpu_nios2_oci_fifo_wrptr_inc\"" {  } { { "system/synthesis/submodules/system_worker_3_cpu_cpu.v" "the_system_worker_3_cpu_cpu_nios2_oci_fifo_wrptr_inc" { Text "C:/Users/Dejan/13m041vs_projekat/ivs_project/system/synthesis/submodules/system_worker_3_cpu_cpu.v" 2074 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1565276880483 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "system_worker_3_cpu_cpu_nios2_oci_fifo_cnt_inc system:inst\|system_worker_3:worker_3\|system_worker_3_cpu:cpu\|system_worker_3_cpu_cpu:cpu\|system_worker_3_cpu_cpu_nios2_oci:the_system_worker_3_cpu_cpu_nios2_oci\|system_worker_3_cpu_cpu_nios2_oci_fifo:the_system_worker_3_cpu_cpu_nios2_oci_fifo\|system_worker_3_cpu_cpu_nios2_oci_fifo_cnt_inc:the_system_worker_3_cpu_cpu_nios2_oci_fifo_cnt_inc " "Elaborating entity \"system_worker_3_cpu_cpu_nios2_oci_fifo_cnt_inc\" for hierarchy \"system:inst\|system_worker_3:worker_3\|system_worker_3_cpu:cpu\|system_worker_3_cpu_cpu:cpu\|system_worker_3_cpu_cpu_nios2_oci:the_system_worker_3_cpu_cpu_nios2_oci\|system_worker_3_cpu_cpu_nios2_oci_fifo:the_system_worker_3_cpu_cpu_nios2_oci_fifo\|system_worker_3_cpu_cpu_nios2_oci_fifo_cnt_inc:the_system_worker_3_cpu_cpu_nios2_oci_fifo_cnt_inc\"" {  } { { "system/synthesis/submodules/system_worker_3_cpu_cpu.v" "the_system_worker_3_cpu_cpu_nios2_oci_fifo_cnt_inc" { Text "C:/Users/Dejan/13m041vs_projekat/ivs_project/system/synthesis/submodules/system_worker_3_cpu_cpu.v" 2083 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1565276880612 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "system_worker_3_cpu_cpu_nios2_oci_pib system:inst\|system_worker_3:worker_3\|system_worker_3_cpu:cpu\|system_worker_3_cpu_cpu:cpu\|system_worker_3_cpu_cpu_nios2_oci:the_system_worker_3_cpu_cpu_nios2_oci\|system_worker_3_cpu_cpu_nios2_oci_pib:the_system_worker_3_cpu_cpu_nios2_oci_pib " "Elaborating entity \"system_worker_3_cpu_cpu_nios2_oci_pib\" for hierarchy \"system:inst\|system_worker_3:worker_3\|system_worker_3_cpu:cpu\|system_worker_3_cpu_cpu:cpu\|system_worker_3_cpu_cpu_nios2_oci:the_system_worker_3_cpu_cpu_nios2_oci\|system_worker_3_cpu_cpu_nios2_oci_pib:the_system_worker_3_cpu_cpu_nios2_oci_pib\"" {  } { { "system/synthesis/submodules/system_worker_3_cpu_cpu.v" "the_system_worker_3_cpu_cpu_nios2_oci_pib" { Text "C:/Users/Dejan/13m041vs_projekat/ivs_project/system/synthesis/submodules/system_worker_3_cpu_cpu.v" 3251 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1565276880754 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "system_worker_3_cpu_cpu_nios2_oci_im system:inst\|system_worker_3:worker_3\|system_worker_3_cpu:cpu\|system_worker_3_cpu_cpu:cpu\|system_worker_3_cpu_cpu_nios2_oci:the_system_worker_3_cpu_cpu_nios2_oci\|system_worker_3_cpu_cpu_nios2_oci_im:the_system_worker_3_cpu_cpu_nios2_oci_im " "Elaborating entity \"system_worker_3_cpu_cpu_nios2_oci_im\" for hierarchy \"system:inst\|system_worker_3:worker_3\|system_worker_3_cpu:cpu\|system_worker_3_cpu_cpu:cpu\|system_worker_3_cpu_cpu_nios2_oci:the_system_worker_3_cpu_cpu_nios2_oci\|system_worker_3_cpu_cpu_nios2_oci_im:the_system_worker_3_cpu_cpu_nios2_oci_im\"" {  } { { "system/synthesis/submodules/system_worker_3_cpu_cpu.v" "the_system_worker_3_cpu_cpu_nios2_oci_im" { Text "C:/Users/Dejan/13m041vs_projekat/ivs_project/system/synthesis/submodules/system_worker_3_cpu_cpu.v" 3265 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1565276880898 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "system_worker_3_cpu_cpu_nios2_avalon_reg system:inst\|system_worker_3:worker_3\|system_worker_3_cpu:cpu\|system_worker_3_cpu_cpu:cpu\|system_worker_3_cpu_cpu_nios2_oci:the_system_worker_3_cpu_cpu_nios2_oci\|system_worker_3_cpu_cpu_nios2_avalon_reg:the_system_worker_3_cpu_cpu_nios2_avalon_reg " "Elaborating entity \"system_worker_3_cpu_cpu_nios2_avalon_reg\" for hierarchy \"system:inst\|system_worker_3:worker_3\|system_worker_3_cpu:cpu\|system_worker_3_cpu_cpu:cpu\|system_worker_3_cpu_cpu_nios2_oci:the_system_worker_3_cpu_cpu_nios2_oci\|system_worker_3_cpu_cpu_nios2_avalon_reg:the_system_worker_3_cpu_cpu_nios2_avalon_reg\"" {  } { { "system/synthesis/submodules/system_worker_3_cpu_cpu.v" "the_system_worker_3_cpu_cpu_nios2_avalon_reg" { Text "C:/Users/Dejan/13m041vs_projekat/ivs_project/system/synthesis/submodules/system_worker_3_cpu_cpu.v" 3284 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1565276881066 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "system_worker_3_cpu_cpu_nios2_ocimem system:inst\|system_worker_3:worker_3\|system_worker_3_cpu:cpu\|system_worker_3_cpu_cpu:cpu\|system_worker_3_cpu_cpu_nios2_oci:the_system_worker_3_cpu_cpu_nios2_oci\|system_worker_3_cpu_cpu_nios2_ocimem:the_system_worker_3_cpu_cpu_nios2_ocimem " "Elaborating entity \"system_worker_3_cpu_cpu_nios2_ocimem\" for hierarchy \"system:inst\|system_worker_3:worker_3\|system_worker_3_cpu:cpu\|system_worker_3_cpu_cpu:cpu\|system_worker_3_cpu_cpu_nios2_oci:the_system_worker_3_cpu_cpu_nios2_oci\|system_worker_3_cpu_cpu_nios2_ocimem:the_system_worker_3_cpu_cpu_nios2_ocimem\"" {  } { { "system/synthesis/submodules/system_worker_3_cpu_cpu.v" "the_system_worker_3_cpu_cpu_nios2_ocimem" { Text "C:/Users/Dejan/13m041vs_projekat/ivs_project/system/synthesis/submodules/system_worker_3_cpu_cpu.v" 3304 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1565276881196 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "system_worker_3_cpu_cpu_ociram_sp_ram_module system:inst\|system_worker_3:worker_3\|system_worker_3_cpu:cpu\|system_worker_3_cpu_cpu:cpu\|system_worker_3_cpu_cpu_nios2_oci:the_system_worker_3_cpu_cpu_nios2_oci\|system_worker_3_cpu_cpu_nios2_ocimem:the_system_worker_3_cpu_cpu_nios2_ocimem\|system_worker_3_cpu_cpu_ociram_sp_ram_module:system_worker_3_cpu_cpu_ociram_sp_ram " "Elaborating entity \"system_worker_3_cpu_cpu_ociram_sp_ram_module\" for hierarchy \"system:inst\|system_worker_3:worker_3\|system_worker_3_cpu:cpu\|system_worker_3_cpu_cpu:cpu\|system_worker_3_cpu_cpu_nios2_oci:the_system_worker_3_cpu_cpu_nios2_oci\|system_worker_3_cpu_cpu_nios2_ocimem:the_system_worker_3_cpu_cpu_nios2_ocimem\|system_worker_3_cpu_cpu_ociram_sp_ram_module:system_worker_3_cpu_cpu_ociram_sp_ram\"" {  } { { "system/synthesis/submodules/system_worker_3_cpu_cpu.v" "system_worker_3_cpu_cpu_ociram_sp_ram" { Text "C:/Users/Dejan/13m041vs_projekat/ivs_project/system/synthesis/submodules/system_worker_3_cpu_cpu.v" 2851 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1565276881369 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "system_worker_3_cpu_cpu_debug_slave_wrapper system:inst\|system_worker_3:worker_3\|system_worker_3_cpu:cpu\|system_worker_3_cpu_cpu:cpu\|system_worker_3_cpu_cpu_nios2_oci:the_system_worker_3_cpu_cpu_nios2_oci\|system_worker_3_cpu_cpu_debug_slave_wrapper:the_system_worker_3_cpu_cpu_debug_slave_wrapper " "Elaborating entity \"system_worker_3_cpu_cpu_debug_slave_wrapper\" for hierarchy \"system:inst\|system_worker_3:worker_3\|system_worker_3_cpu:cpu\|system_worker_3_cpu_cpu:cpu\|system_worker_3_cpu_cpu_nios2_oci:the_system_worker_3_cpu_cpu_nios2_oci\|system_worker_3_cpu_cpu_debug_slave_wrapper:the_system_worker_3_cpu_cpu_debug_slave_wrapper\"" {  } { { "system/synthesis/submodules/system_worker_3_cpu_cpu.v" "the_system_worker_3_cpu_cpu_debug_slave_wrapper" { Text "C:/Users/Dejan/13m041vs_projekat/ivs_project/system/synthesis/submodules/system_worker_3_cpu_cpu.v" 3406 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1565276881551 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "system_worker_3_cpu_cpu_debug_slave_tck system:inst\|system_worker_3:worker_3\|system_worker_3_cpu:cpu\|system_worker_3_cpu_cpu:cpu\|system_worker_3_cpu_cpu_nios2_oci:the_system_worker_3_cpu_cpu_nios2_oci\|system_worker_3_cpu_cpu_debug_slave_wrapper:the_system_worker_3_cpu_cpu_debug_slave_wrapper\|system_worker_3_cpu_cpu_debug_slave_tck:the_system_worker_3_cpu_cpu_debug_slave_tck " "Elaborating entity \"system_worker_3_cpu_cpu_debug_slave_tck\" for hierarchy \"system:inst\|system_worker_3:worker_3\|system_worker_3_cpu:cpu\|system_worker_3_cpu_cpu:cpu\|system_worker_3_cpu_cpu_nios2_oci:the_system_worker_3_cpu_cpu_nios2_oci\|system_worker_3_cpu_cpu_debug_slave_wrapper:the_system_worker_3_cpu_cpu_debug_slave_wrapper\|system_worker_3_cpu_cpu_debug_slave_tck:the_system_worker_3_cpu_cpu_debug_slave_tck\"" {  } { { "system/synthesis/submodules/system_worker_3_cpu_cpu_debug_slave_wrapper.v" "the_system_worker_3_cpu_cpu_debug_slave_tck" { Text "C:/Users/Dejan/13m041vs_projekat/ivs_project/system/synthesis/submodules/system_worker_3_cpu_cpu_debug_slave_wrapper.v" 157 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1565276881609 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "system_worker_3_cpu_cpu_debug_slave_sysclk system:inst\|system_worker_3:worker_3\|system_worker_3_cpu:cpu\|system_worker_3_cpu_cpu:cpu\|system_worker_3_cpu_cpu_nios2_oci:the_system_worker_3_cpu_cpu_nios2_oci\|system_worker_3_cpu_cpu_debug_slave_wrapper:the_system_worker_3_cpu_cpu_debug_slave_wrapper\|system_worker_3_cpu_cpu_debug_slave_sysclk:the_system_worker_3_cpu_cpu_debug_slave_sysclk " "Elaborating entity \"system_worker_3_cpu_cpu_debug_slave_sysclk\" for hierarchy \"system:inst\|system_worker_3:worker_3\|system_worker_3_cpu:cpu\|system_worker_3_cpu_cpu:cpu\|system_worker_3_cpu_cpu_nios2_oci:the_system_worker_3_cpu_cpu_nios2_oci\|system_worker_3_cpu_cpu_debug_slave_wrapper:the_system_worker_3_cpu_cpu_debug_slave_wrapper\|system_worker_3_cpu_cpu_debug_slave_sysclk:the_system_worker_3_cpu_cpu_debug_slave_sysclk\"" {  } { { "system/synthesis/submodules/system_worker_3_cpu_cpu_debug_slave_wrapper.v" "the_system_worker_3_cpu_cpu_debug_slave_sysclk" { Text "C:/Users/Dejan/13m041vs_projekat/ivs_project/system/synthesis/submodules/system_worker_3_cpu_cpu_debug_slave_wrapper.v" 177 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1565276881774 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "system_mm_interconnect_0 system:inst\|system_mm_interconnect_0:mm_interconnect_0 " "Elaborating entity \"system_mm_interconnect_0\" for hierarchy \"system:inst\|system_mm_interconnect_0:mm_interconnect_0\"" {  } { { "system/synthesis/system.v" "mm_interconnect_0" { Text "C:/Users/Dejan/13m041vs_projekat/ivs_project/system/synthesis/system.v" 437 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1565276884821 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_translator system:inst\|system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:manager_data_master_translator " "Elaborating entity \"altera_merlin_master_translator\" for hierarchy \"system:inst\|system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:manager_data_master_translator\"" {  } { { "system/synthesis/submodules/system_mm_interconnect_0.v" "manager_data_master_translator" { Text "C:/Users/Dejan/13m041vs_projekat/ivs_project/system/synthesis/submodules/system_mm_interconnect_0.v" 1071 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1565276885787 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_translator system:inst\|system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:manager_instruction_master_translator " "Elaborating entity \"altera_merlin_master_translator\" for hierarchy \"system:inst\|system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:manager_instruction_master_translator\"" {  } { { "system/synthesis/submodules/system_mm_interconnect_0.v" "manager_instruction_master_translator" { Text "C:/Users/Dejan/13m041vs_projekat/ivs_project/system/synthesis/submodules/system_mm_interconnect_0.v" 1131 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1565276885850 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_translator system:inst\|system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:worker_0_worker_out_translator " "Elaborating entity \"altera_merlin_master_translator\" for hierarchy \"system:inst\|system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:worker_0_worker_out_translator\"" {  } { { "system/synthesis/submodules/system_mm_interconnect_0.v" "worker_0_worker_out_translator" { Text "C:/Users/Dejan/13m041vs_projekat/ivs_project/system/synthesis/submodules/system_mm_interconnect_0.v" 1191 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1565276885922 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator system:inst\|system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:manager_jtag_uart_avalon_jtag_slave_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"system:inst\|system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:manager_jtag_uart_avalon_jtag_slave_translator\"" {  } { { "system/synthesis/submodules/system_mm_interconnect_0.v" "manager_jtag_uart_avalon_jtag_slave_translator" { Text "C:/Users/Dejan/13m041vs_projekat/ivs_project/system/synthesis/submodules/system_mm_interconnect_0.v" 1435 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1565276886045 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator system:inst\|system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:performance_counter_0_control_slave_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"system:inst\|system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:performance_counter_0_control_slave_translator\"" {  } { { "system/synthesis/submodules/system_mm_interconnect_0.v" "performance_counter_0_control_slave_translator" { Text "C:/Users/Dejan/13m041vs_projekat/ivs_project/system/synthesis/submodules/system_mm_interconnect_0.v" 1499 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1565276886122 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator system:inst\|system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:manager_debug_mem_slave_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"system:inst\|system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:manager_debug_mem_slave_translator\"" {  } { { "system/synthesis/submodules/system_mm_interconnect_0.v" "manager_debug_mem_slave_translator" { Text "C:/Users/Dejan/13m041vs_projekat/ivs_project/system/synthesis/submodules/system_mm_interconnect_0.v" 1563 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1565276886202 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator system:inst\|system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:shared_ocm_s1_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"system:inst\|system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:shared_ocm_s1_translator\"" {  } { { "system/synthesis/submodules/system_mm_interconnect_0.v" "shared_ocm_s1_translator" { Text "C:/Users/Dejan/13m041vs_projekat/ivs_project/system/synthesis/submodules/system_mm_interconnect_0.v" 1627 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1565276886274 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator system:inst\|system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:sdram_s1_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"system:inst\|system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:sdram_s1_translator\"" {  } { { "system/synthesis/submodules/system_mm_interconnect_0.v" "sdram_s1_translator" { Text "C:/Users/Dejan/13m041vs_projekat/ivs_project/system/synthesis/submodules/system_mm_interconnect_0.v" 1691 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1565276886346 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator system:inst\|system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:shared_ocm_mutex_s1_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"system:inst\|system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:shared_ocm_mutex_s1_translator\"" {  } { { "system/synthesis/submodules/system_mm_interconnect_0.v" "shared_ocm_mutex_s1_translator" { Text "C:/Users/Dejan/13m041vs_projekat/ivs_project/system/synthesis/submodules/system_mm_interconnect_0.v" 1755 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1565276886412 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_agent system:inst\|system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:manager_data_master_agent " "Elaborating entity \"altera_merlin_master_agent\" for hierarchy \"system:inst\|system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:manager_data_master_agent\"" {  } { { "system/synthesis/submodules/system_mm_interconnect_0.v" "manager_data_master_agent" { Text "C:/Users/Dejan/13m041vs_projekat/ivs_project/system/synthesis/submodules/system_mm_interconnect_0.v" 1900 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1565276886510 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_agent system:inst\|system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:manager_instruction_master_agent " "Elaborating entity \"altera_merlin_master_agent\" for hierarchy \"system:inst\|system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:manager_instruction_master_agent\"" {  } { { "system/synthesis/submodules/system_mm_interconnect_0.v" "manager_instruction_master_agent" { Text "C:/Users/Dejan/13m041vs_projekat/ivs_project/system/synthesis/submodules/system_mm_interconnect_0.v" 1981 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1565276886592 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_agent system:inst\|system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:worker_0_worker_out_agent " "Elaborating entity \"altera_merlin_master_agent\" for hierarchy \"system:inst\|system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:worker_0_worker_out_agent\"" {  } { { "system/synthesis/submodules/system_mm_interconnect_0.v" "worker_0_worker_out_agent" { Text "C:/Users/Dejan/13m041vs_projekat/ivs_project/system/synthesis/submodules/system_mm_interconnect_0.v" 2062 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1565276886665 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_agent system:inst\|system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:worker_1_worker_out_agent " "Elaborating entity \"altera_merlin_master_agent\" for hierarchy \"system:inst\|system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:worker_1_worker_out_agent\"" {  } { { "system/synthesis/submodules/system_mm_interconnect_0.v" "worker_1_worker_out_agent" { Text "C:/Users/Dejan/13m041vs_projekat/ivs_project/system/synthesis/submodules/system_mm_interconnect_0.v" 2143 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1565276886733 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_agent system:inst\|system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:worker_2_worker_out_agent " "Elaborating entity \"altera_merlin_master_agent\" for hierarchy \"system:inst\|system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:worker_2_worker_out_agent\"" {  } { { "system/synthesis/submodules/system_mm_interconnect_0.v" "worker_2_worker_out_agent" { Text "C:/Users/Dejan/13m041vs_projekat/ivs_project/system/synthesis/submodules/system_mm_interconnect_0.v" 2224 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1565276886794 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_agent system:inst\|system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:worker_3_worker_out_agent " "Elaborating entity \"altera_merlin_master_agent\" for hierarchy \"system:inst\|system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:worker_3_worker_out_agent\"" {  } { { "system/synthesis/submodules/system_mm_interconnect_0.v" "worker_3_worker_out_agent" { Text "C:/Users/Dejan/13m041vs_projekat/ivs_project/system/synthesis/submodules/system_mm_interconnect_0.v" 2305 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1565276886854 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_agent system:inst\|system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:manager_jtag_uart_avalon_jtag_slave_agent " "Elaborating entity \"altera_merlin_slave_agent\" for hierarchy \"system:inst\|system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:manager_jtag_uart_avalon_jtag_slave_agent\"" {  } { { "system/synthesis/submodules/system_mm_interconnect_0.v" "manager_jtag_uart_avalon_jtag_slave_agent" { Text "C:/Users/Dejan/13m041vs_projekat/ivs_project/system/synthesis/submodules/system_mm_interconnect_0.v" 2389 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1565276886912 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_uncompressor system:inst\|system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:manager_jtag_uart_avalon_jtag_slave_agent\|altera_merlin_burst_uncompressor:uncompressor " "Elaborating entity \"altera_merlin_burst_uncompressor\" for hierarchy \"system:inst\|system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:manager_jtag_uart_avalon_jtag_slave_agent\|altera_merlin_burst_uncompressor:uncompressor\"" {  } { { "system/synthesis/submodules/altera_merlin_slave_agent.sv" "uncompressor" { Text "C:/Users/Dejan/13m041vs_projekat/ivs_project/system/synthesis/submodules/altera_merlin_slave_agent.sv" 608 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1565276886991 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_agent system:inst\|system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:sdram_s1_agent " "Elaborating entity \"altera_merlin_slave_agent\" for hierarchy \"system:inst\|system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:sdram_s1_agent\"" {  } { { "system/synthesis/submodules/system_mm_interconnect_0.v" "sdram_s1_agent" { Text "C:/Users/Dejan/13m041vs_projekat/ivs_project/system/synthesis/submodules/system_mm_interconnect_0.v" 2889 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1565276887258 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_uncompressor system:inst\|system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:sdram_s1_agent\|altera_merlin_burst_uncompressor:uncompressor " "Elaborating entity \"altera_merlin_burst_uncompressor\" for hierarchy \"system:inst\|system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:sdram_s1_agent\|altera_merlin_burst_uncompressor:uncompressor\"" {  } { { "system/synthesis/submodules/altera_merlin_slave_agent.sv" "uncompressor" { Text "C:/Users/Dejan/13m041vs_projekat/ivs_project/system/synthesis/submodules/altera_merlin_slave_agent.sv" 608 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1565276887332 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo system:inst\|system_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"system:inst\|system_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo\"" {  } { { "system/synthesis/submodules/system_mm_interconnect_0.v" "sdram_s1_agent_rsp_fifo" { Text "C:/Users/Dejan/13m041vs_projekat/ivs_project/system/synthesis/submodules/system_mm_interconnect_0.v" 2930 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1565276887399 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo system:inst\|system_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"system:inst\|system_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo\"" {  } { { "system/synthesis/submodules/system_mm_interconnect_0.v" "sdram_s1_agent_rdata_fifo" { Text "C:/Users/Dejan/13m041vs_projekat/ivs_project/system/synthesis/submodules/system_mm_interconnect_0.v" 2971 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1565276887597 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo system:inst\|system_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:shared_ocm_mutex_s1_agent_rdata_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"system:inst\|system_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:shared_ocm_mutex_s1_agent_rdata_fifo\"" {  } { { "system/synthesis/submodules/system_mm_interconnect_0.v" "shared_ocm_mutex_s1_agent_rdata_fifo" { Text "C:/Users/Dejan/13m041vs_projekat/ivs_project/system/synthesis/submodules/system_mm_interconnect_0.v" 3137 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1565276887755 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "system_mm_interconnect_0_router system:inst\|system_mm_interconnect_0:mm_interconnect_0\|system_mm_interconnect_0_router:router " "Elaborating entity \"system_mm_interconnect_0_router\" for hierarchy \"system:inst\|system_mm_interconnect_0:mm_interconnect_0\|system_mm_interconnect_0_router:router\"" {  } { { "system/synthesis/submodules/system_mm_interconnect_0.v" "router" { Text "C:/Users/Dejan/13m041vs_projekat/ivs_project/system/synthesis/submodules/system_mm_interconnect_0.v" 3278 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1565276887882 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "system_mm_interconnect_0_router_default_decode system:inst\|system_mm_interconnect_0:mm_interconnect_0\|system_mm_interconnect_0_router:router\|system_mm_interconnect_0_router_default_decode:the_default_decode " "Elaborating entity \"system_mm_interconnect_0_router_default_decode\" for hierarchy \"system:inst\|system_mm_interconnect_0:mm_interconnect_0\|system_mm_interconnect_0_router:router\|system_mm_interconnect_0_router_default_decode:the_default_decode\"" {  } { { "system/synthesis/submodules/system_mm_interconnect_0_router.sv" "the_default_decode" { Text "C:/Users/Dejan/13m041vs_projekat/ivs_project/system/synthesis/submodules/system_mm_interconnect_0_router.sv" 184 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1565276887993 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "system_mm_interconnect_0_router_001 system:inst\|system_mm_interconnect_0:mm_interconnect_0\|system_mm_interconnect_0_router_001:router_001 " "Elaborating entity \"system_mm_interconnect_0_router_001\" for hierarchy \"system:inst\|system_mm_interconnect_0:mm_interconnect_0\|system_mm_interconnect_0_router_001:router_001\"" {  } { { "system/synthesis/submodules/system_mm_interconnect_0.v" "router_001" { Text "C:/Users/Dejan/13m041vs_projekat/ivs_project/system/synthesis/submodules/system_mm_interconnect_0.v" 3294 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1565276888041 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "system_mm_interconnect_0_router_001_default_decode system:inst\|system_mm_interconnect_0:mm_interconnect_0\|system_mm_interconnect_0_router_001:router_001\|system_mm_interconnect_0_router_001_default_decode:the_default_decode " "Elaborating entity \"system_mm_interconnect_0_router_001_default_decode\" for hierarchy \"system:inst\|system_mm_interconnect_0:mm_interconnect_0\|system_mm_interconnect_0_router_001:router_001\|system_mm_interconnect_0_router_001_default_decode:the_default_decode\"" {  } { { "system/synthesis/submodules/system_mm_interconnect_0_router_001.sv" "the_default_decode" { Text "C:/Users/Dejan/13m041vs_projekat/ivs_project/system/synthesis/submodules/system_mm_interconnect_0_router_001.sv" 181 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1565276888125 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "system_mm_interconnect_0_router_002 system:inst\|system_mm_interconnect_0:mm_interconnect_0\|system_mm_interconnect_0_router_002:router_002 " "Elaborating entity \"system_mm_interconnect_0_router_002\" for hierarchy \"system:inst\|system_mm_interconnect_0:mm_interconnect_0\|system_mm_interconnect_0_router_002:router_002\"" {  } { { "system/synthesis/submodules/system_mm_interconnect_0.v" "router_002" { Text "C:/Users/Dejan/13m041vs_projekat/ivs_project/system/synthesis/submodules/system_mm_interconnect_0.v" 3310 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1565276888171 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "system_mm_interconnect_0_router_002_default_decode system:inst\|system_mm_interconnect_0:mm_interconnect_0\|system_mm_interconnect_0_router_002:router_002\|system_mm_interconnect_0_router_002_default_decode:the_default_decode " "Elaborating entity \"system_mm_interconnect_0_router_002_default_decode\" for hierarchy \"system:inst\|system_mm_interconnect_0:mm_interconnect_0\|system_mm_interconnect_0_router_002:router_002\|system_mm_interconnect_0_router_002_default_decode:the_default_decode\"" {  } { { "system/synthesis/submodules/system_mm_interconnect_0_router_002.sv" "the_default_decode" { Text "C:/Users/Dejan/13m041vs_projekat/ivs_project/system/synthesis/submodules/system_mm_interconnect_0_router_002.sv" 181 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1565276888251 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "system_mm_interconnect_0_router_006 system:inst\|system_mm_interconnect_0:mm_interconnect_0\|system_mm_interconnect_0_router_006:router_006 " "Elaborating entity \"system_mm_interconnect_0_router_006\" for hierarchy \"system:inst\|system_mm_interconnect_0:mm_interconnect_0\|system_mm_interconnect_0_router_006:router_006\"" {  } { { "system/synthesis/submodules/system_mm_interconnect_0.v" "router_006" { Text "C:/Users/Dejan/13m041vs_projekat/ivs_project/system/synthesis/submodules/system_mm_interconnect_0.v" 3374 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1565276888429 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "system_mm_interconnect_0_router_006_default_decode system:inst\|system_mm_interconnect_0:mm_interconnect_0\|system_mm_interconnect_0_router_006:router_006\|system_mm_interconnect_0_router_006_default_decode:the_default_decode " "Elaborating entity \"system_mm_interconnect_0_router_006_default_decode\" for hierarchy \"system:inst\|system_mm_interconnect_0:mm_interconnect_0\|system_mm_interconnect_0_router_006:router_006\|system_mm_interconnect_0_router_006_default_decode:the_default_decode\"" {  } { { "system/synthesis/submodules/system_mm_interconnect_0_router_006.sv" "the_default_decode" { Text "C:/Users/Dejan/13m041vs_projekat/ivs_project/system/synthesis/submodules/system_mm_interconnect_0_router_006.sv" 178 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1565276888485 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "system_mm_interconnect_0_router_007 system:inst\|system_mm_interconnect_0:mm_interconnect_0\|system_mm_interconnect_0_router_007:router_007 " "Elaborating entity \"system_mm_interconnect_0_router_007\" for hierarchy \"system:inst\|system_mm_interconnect_0:mm_interconnect_0\|system_mm_interconnect_0_router_007:router_007\"" {  } { { "system/synthesis/submodules/system_mm_interconnect_0.v" "router_007" { Text "C:/Users/Dejan/13m041vs_projekat/ivs_project/system/synthesis/submodules/system_mm_interconnect_0.v" 3390 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1565276888534 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "system_mm_interconnect_0_router_007_default_decode system:inst\|system_mm_interconnect_0:mm_interconnect_0\|system_mm_interconnect_0_router_007:router_007\|system_mm_interconnect_0_router_007_default_decode:the_default_decode " "Elaborating entity \"system_mm_interconnect_0_router_007_default_decode\" for hierarchy \"system:inst\|system_mm_interconnect_0:mm_interconnect_0\|system_mm_interconnect_0_router_007:router_007\|system_mm_interconnect_0_router_007_default_decode:the_default_decode\"" {  } { { "system/synthesis/submodules/system_mm_interconnect_0_router_007.sv" "the_default_decode" { Text "C:/Users/Dejan/13m041vs_projekat/ivs_project/system/synthesis/submodules/system_mm_interconnect_0_router_007.sv" 173 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1565276888590 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "system_mm_interconnect_0_router_010 system:inst\|system_mm_interconnect_0:mm_interconnect_0\|system_mm_interconnect_0_router_010:router_010 " "Elaborating entity \"system_mm_interconnect_0_router_010\" for hierarchy \"system:inst\|system_mm_interconnect_0:mm_interconnect_0\|system_mm_interconnect_0_router_010:router_010\"" {  } { { "system/synthesis/submodules/system_mm_interconnect_0.v" "router_010" { Text "C:/Users/Dejan/13m041vs_projekat/ivs_project/system/synthesis/submodules/system_mm_interconnect_0.v" 3438 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1565276888718 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "system_mm_interconnect_0_router_010_default_decode system:inst\|system_mm_interconnect_0:mm_interconnect_0\|system_mm_interconnect_0_router_010:router_010\|system_mm_interconnect_0_router_010_default_decode:the_default_decode " "Elaborating entity \"system_mm_interconnect_0_router_010_default_decode\" for hierarchy \"system:inst\|system_mm_interconnect_0:mm_interconnect_0\|system_mm_interconnect_0_router_010:router_010\|system_mm_interconnect_0_router_010_default_decode:the_default_decode\"" {  } { { "system/synthesis/submodules/system_mm_interconnect_0_router_010.sv" "the_default_decode" { Text "C:/Users/Dejan/13m041vs_projekat/ivs_project/system/synthesis/submodules/system_mm_interconnect_0_router_010.sv" 178 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1565276888776 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "system_mm_interconnect_0_router_011 system:inst\|system_mm_interconnect_0:mm_interconnect_0\|system_mm_interconnect_0_router_011:router_011 " "Elaborating entity \"system_mm_interconnect_0_router_011\" for hierarchy \"system:inst\|system_mm_interconnect_0:mm_interconnect_0\|system_mm_interconnect_0_router_011:router_011\"" {  } { { "system/synthesis/submodules/system_mm_interconnect_0.v" "router_011" { Text "C:/Users/Dejan/13m041vs_projekat/ivs_project/system/synthesis/submodules/system_mm_interconnect_0.v" 3454 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1565276888822 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "system_mm_interconnect_0_router_011_default_decode system:inst\|system_mm_interconnect_0:mm_interconnect_0\|system_mm_interconnect_0_router_011:router_011\|system_mm_interconnect_0_router_011_default_decode:the_default_decode " "Elaborating entity \"system_mm_interconnect_0_router_011_default_decode\" for hierarchy \"system:inst\|system_mm_interconnect_0:mm_interconnect_0\|system_mm_interconnect_0_router_011:router_011\|system_mm_interconnect_0_router_011_default_decode:the_default_decode\"" {  } { { "system/synthesis/submodules/system_mm_interconnect_0_router_011.sv" "the_default_decode" { Text "C:/Users/Dejan/13m041vs_projekat/ivs_project/system/synthesis/submodules/system_mm_interconnect_0_router_011.sv" 173 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1565276888882 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "system_mm_interconnect_0_router_012 system:inst\|system_mm_interconnect_0:mm_interconnect_0\|system_mm_interconnect_0_router_012:router_012 " "Elaborating entity \"system_mm_interconnect_0_router_012\" for hierarchy \"system:inst\|system_mm_interconnect_0:mm_interconnect_0\|system_mm_interconnect_0_router_012:router_012\"" {  } { { "system/synthesis/submodules/system_mm_interconnect_0.v" "router_012" { Text "C:/Users/Dejan/13m041vs_projekat/ivs_project/system/synthesis/submodules/system_mm_interconnect_0.v" 3470 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1565276888942 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "system_mm_interconnect_0_router_012_default_decode system:inst\|system_mm_interconnect_0:mm_interconnect_0\|system_mm_interconnect_0_router_012:router_012\|system_mm_interconnect_0_router_012_default_decode:the_default_decode " "Elaborating entity \"system_mm_interconnect_0_router_012_default_decode\" for hierarchy \"system:inst\|system_mm_interconnect_0:mm_interconnect_0\|system_mm_interconnect_0_router_012:router_012\|system_mm_interconnect_0_router_012_default_decode:the_default_decode\"" {  } { { "system/synthesis/submodules/system_mm_interconnect_0_router_012.sv" "the_default_decode" { Text "C:/Users/Dejan/13m041vs_projekat/ivs_project/system/synthesis/submodules/system_mm_interconnect_0_router_012.sv" 173 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1565276889038 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_traffic_limiter system:inst\|system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_traffic_limiter:manager_data_master_limiter " "Elaborating entity \"altera_merlin_traffic_limiter\" for hierarchy \"system:inst\|system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_traffic_limiter:manager_data_master_limiter\"" {  } { { "system/synthesis/submodules/system_mm_interconnect_0.v" "manager_data_master_limiter" { Text "C:/Users/Dejan/13m041vs_projekat/ivs_project/system/synthesis/submodules/system_mm_interconnect_0.v" 3520 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1565276889087 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_adapter system:inst\|system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:sdram_s1_burst_adapter " "Elaborating entity \"altera_merlin_burst_adapter\" for hierarchy \"system:inst\|system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:sdram_s1_burst_adapter\"" {  } { { "system/synthesis/submodules/system_mm_interconnect_0.v" "sdram_s1_burst_adapter" { Text "C:/Users/Dejan/13m041vs_projekat/ivs_project/system/synthesis/submodules/system_mm_interconnect_0.v" 3820 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1565276889255 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_adapter_uncompressed_only system:inst\|system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:sdram_s1_burst_adapter\|altera_merlin_burst_adapter_uncompressed_only:altera_merlin_burst_adapter_uncompressed_only.burst_adapter " "Elaborating entity \"altera_merlin_burst_adapter_uncompressed_only\" for hierarchy \"system:inst\|system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:sdram_s1_burst_adapter\|altera_merlin_burst_adapter_uncompressed_only:altera_merlin_burst_adapter_uncompressed_only.burst_adapter\"" {  } { { "system/synthesis/submodules/altera_merlin_burst_adapter.sv" "altera_merlin_burst_adapter_uncompressed_only.burst_adapter" { Text "C:/Users/Dejan/13m041vs_projekat/ivs_project/system/synthesis/submodules/altera_merlin_burst_adapter.sv" 126 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1565276889309 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "system_mm_interconnect_0_cmd_demux system:inst\|system_mm_interconnect_0:mm_interconnect_0\|system_mm_interconnect_0_cmd_demux:cmd_demux " "Elaborating entity \"system_mm_interconnect_0_cmd_demux\" for hierarchy \"system:inst\|system_mm_interconnect_0:mm_interconnect_0\|system_mm_interconnect_0_cmd_demux:cmd_demux\"" {  } { { "system/synthesis/submodules/system_mm_interconnect_0.v" "cmd_demux" { Text "C:/Users/Dejan/13m041vs_projekat/ivs_project/system/synthesis/submodules/system_mm_interconnect_0.v" 3867 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1565276889361 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "system_mm_interconnect_0_cmd_demux_001 system:inst\|system_mm_interconnect_0:mm_interconnect_0\|system_mm_interconnect_0_cmd_demux_001:cmd_demux_001 " "Elaborating entity \"system_mm_interconnect_0_cmd_demux_001\" for hierarchy \"system:inst\|system_mm_interconnect_0:mm_interconnect_0\|system_mm_interconnect_0_cmd_demux_001:cmd_demux_001\"" {  } { { "system/synthesis/submodules/system_mm_interconnect_0.v" "cmd_demux_001" { Text "C:/Users/Dejan/13m041vs_projekat/ivs_project/system/synthesis/submodules/system_mm_interconnect_0.v" 3896 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1565276889445 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "system_mm_interconnect_0_cmd_mux system:inst\|system_mm_interconnect_0:mm_interconnect_0\|system_mm_interconnect_0_cmd_mux:cmd_mux " "Elaborating entity \"system_mm_interconnect_0_cmd_mux\" for hierarchy \"system:inst\|system_mm_interconnect_0:mm_interconnect_0\|system_mm_interconnect_0_cmd_mux:cmd_mux\"" {  } { { "system/synthesis/submodules/system_mm_interconnect_0.v" "cmd_mux" { Text "C:/Users/Dejan/13m041vs_projekat/ivs_project/system/synthesis/submodules/system_mm_interconnect_0.v" 4035 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1565276889592 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "system_mm_interconnect_0_cmd_mux_001 system:inst\|system_mm_interconnect_0:mm_interconnect_0\|system_mm_interconnect_0_cmd_mux_001:cmd_mux_001 " "Elaborating entity \"system_mm_interconnect_0_cmd_mux_001\" for hierarchy \"system:inst\|system_mm_interconnect_0:mm_interconnect_0\|system_mm_interconnect_0_cmd_mux_001:cmd_mux_001\"" {  } { { "system/synthesis/submodules/system_mm_interconnect_0.v" "cmd_mux_001" { Text "C:/Users/Dejan/13m041vs_projekat/ivs_project/system/synthesis/submodules/system_mm_interconnect_0.v" 4052 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1565276889689 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "system_mm_interconnect_0_cmd_mux_004 system:inst\|system_mm_interconnect_0:mm_interconnect_0\|system_mm_interconnect_0_cmd_mux_004:cmd_mux_004 " "Elaborating entity \"system_mm_interconnect_0_cmd_mux_004\" for hierarchy \"system:inst\|system_mm_interconnect_0:mm_interconnect_0\|system_mm_interconnect_0_cmd_mux_004:cmd_mux_004\"" {  } { { "system/synthesis/submodules/system_mm_interconnect_0.v" "cmd_mux_004" { Text "C:/Users/Dejan/13m041vs_projekat/ivs_project/system/synthesis/submodules/system_mm_interconnect_0.v" 4139 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1565276889819 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator system:inst\|system_mm_interconnect_0:mm_interconnect_0\|system_mm_interconnect_0_cmd_mux_004:cmd_mux_004\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"system:inst\|system_mm_interconnect_0:mm_interconnect_0\|system_mm_interconnect_0_cmd_mux_004:cmd_mux_004\|altera_merlin_arbitrator:arb\"" {  } { { "system/synthesis/submodules/system_mm_interconnect_0_cmd_mux_004.sv" "arb" { Text "C:/Users/Dejan/13m041vs_projekat/ivs_project/system/synthesis/submodules/system_mm_interconnect_0_cmd_mux_004.sv" 343 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1565276889917 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arb_adder system:inst\|system_mm_interconnect_0:mm_interconnect_0\|system_mm_interconnect_0_cmd_mux_004:cmd_mux_004\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder " "Elaborating entity \"altera_merlin_arb_adder\" for hierarchy \"system:inst\|system_mm_interconnect_0:mm_interconnect_0\|system_mm_interconnect_0_cmd_mux_004:cmd_mux_004\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder\"" {  } { { "system/synthesis/submodules/altera_merlin_arbitrator.sv" "adder" { Text "C:/Users/Dejan/13m041vs_projekat/ivs_project/system/synthesis/submodules/altera_merlin_arbitrator.sv" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1565276889962 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "system_mm_interconnect_0_cmd_mux_005 system:inst\|system_mm_interconnect_0:mm_interconnect_0\|system_mm_interconnect_0_cmd_mux_005:cmd_mux_005 " "Elaborating entity \"system_mm_interconnect_0_cmd_mux_005\" for hierarchy \"system:inst\|system_mm_interconnect_0:mm_interconnect_0\|system_mm_interconnect_0_cmd_mux_005:cmd_mux_005\"" {  } { { "system/synthesis/submodules/system_mm_interconnect_0.v" "cmd_mux_005" { Text "C:/Users/Dejan/13m041vs_projekat/ivs_project/system/synthesis/submodules/system_mm_interconnect_0.v" 4180 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1565276890037 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator system:inst\|system_mm_interconnect_0:mm_interconnect_0\|system_mm_interconnect_0_cmd_mux_005:cmd_mux_005\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"system:inst\|system_mm_interconnect_0:mm_interconnect_0\|system_mm_interconnect_0_cmd_mux_005:cmd_mux_005\|altera_merlin_arbitrator:arb\"" {  } { { "system/synthesis/submodules/system_mm_interconnect_0_cmd_mux_005.sv" "arb" { Text "C:/Users/Dejan/13m041vs_projekat/ivs_project/system/synthesis/submodules/system_mm_interconnect_0_cmd_mux_005.sv" 329 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1565276890163 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arb_adder system:inst\|system_mm_interconnect_0:mm_interconnect_0\|system_mm_interconnect_0_cmd_mux_005:cmd_mux_005\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder " "Elaborating entity \"altera_merlin_arb_adder\" for hierarchy \"system:inst\|system_mm_interconnect_0:mm_interconnect_0\|system_mm_interconnect_0_cmd_mux_005:cmd_mux_005\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder\"" {  } { { "system/synthesis/submodules/altera_merlin_arbitrator.sv" "adder" { Text "C:/Users/Dejan/13m041vs_projekat/ivs_project/system/synthesis/submodules/altera_merlin_arbitrator.sv" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1565276890215 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "system_mm_interconnect_0_cmd_mux_006 system:inst\|system_mm_interconnect_0:mm_interconnect_0\|system_mm_interconnect_0_cmd_mux_006:cmd_mux_006 " "Elaborating entity \"system_mm_interconnect_0_cmd_mux_006\" for hierarchy \"system:inst\|system_mm_interconnect_0:mm_interconnect_0\|system_mm_interconnect_0_cmd_mux_006:cmd_mux_006\"" {  } { { "system/synthesis/submodules/system_mm_interconnect_0.v" "cmd_mux_006" { Text "C:/Users/Dejan/13m041vs_projekat/ivs_project/system/synthesis/submodules/system_mm_interconnect_0.v" 4215 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1565276890261 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator system:inst\|system_mm_interconnect_0:mm_interconnect_0\|system_mm_interconnect_0_cmd_mux_006:cmd_mux_006\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"system:inst\|system_mm_interconnect_0:mm_interconnect_0\|system_mm_interconnect_0_cmd_mux_006:cmd_mux_006\|altera_merlin_arbitrator:arb\"" {  } { { "system/synthesis/submodules/system_mm_interconnect_0_cmd_mux_006.sv" "arb" { Text "C:/Users/Dejan/13m041vs_projekat/ivs_project/system/synthesis/submodules/system_mm_interconnect_0_cmd_mux_006.sv" 315 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1565276890345 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arb_adder system:inst\|system_mm_interconnect_0:mm_interconnect_0\|system_mm_interconnect_0_cmd_mux_006:cmd_mux_006\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder " "Elaborating entity \"altera_merlin_arb_adder\" for hierarchy \"system:inst\|system_mm_interconnect_0:mm_interconnect_0\|system_mm_interconnect_0_cmd_mux_006:cmd_mux_006\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder\"" {  } { { "system/synthesis/submodules/altera_merlin_arbitrator.sv" "adder" { Text "C:/Users/Dejan/13m041vs_projekat/ivs_project/system/synthesis/submodules/altera_merlin_arbitrator.sv" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1565276890396 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "system_mm_interconnect_0_rsp_demux system:inst\|system_mm_interconnect_0:mm_interconnect_0\|system_mm_interconnect_0_rsp_demux:rsp_demux " "Elaborating entity \"system_mm_interconnect_0_rsp_demux\" for hierarchy \"system:inst\|system_mm_interconnect_0:mm_interconnect_0\|system_mm_interconnect_0_rsp_demux:rsp_demux\"" {  } { { "system/synthesis/submodules/system_mm_interconnect_0.v" "rsp_demux" { Text "C:/Users/Dejan/13m041vs_projekat/ivs_project/system/synthesis/submodules/system_mm_interconnect_0.v" 4238 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1565276890451 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "system_mm_interconnect_0_rsp_demux_001 system:inst\|system_mm_interconnect_0:mm_interconnect_0\|system_mm_interconnect_0_rsp_demux_001:rsp_demux_001 " "Elaborating entity \"system_mm_interconnect_0_rsp_demux_001\" for hierarchy \"system:inst\|system_mm_interconnect_0:mm_interconnect_0\|system_mm_interconnect_0_rsp_demux_001:rsp_demux_001\"" {  } { { "system/synthesis/submodules/system_mm_interconnect_0.v" "rsp_demux_001" { Text "C:/Users/Dejan/13m041vs_projekat/ivs_project/system/synthesis/submodules/system_mm_interconnect_0.v" 4255 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1565276890509 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "system_mm_interconnect_0_rsp_demux_004 system:inst\|system_mm_interconnect_0:mm_interconnect_0\|system_mm_interconnect_0_rsp_demux_004:rsp_demux_004 " "Elaborating entity \"system_mm_interconnect_0_rsp_demux_004\" for hierarchy \"system:inst\|system_mm_interconnect_0:mm_interconnect_0\|system_mm_interconnect_0_rsp_demux_004:rsp_demux_004\"" {  } { { "system/synthesis/submodules/system_mm_interconnect_0.v" "rsp_demux_004" { Text "C:/Users/Dejan/13m041vs_projekat/ivs_project/system/synthesis/submodules/system_mm_interconnect_0.v" 4342 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1565276890596 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "system_mm_interconnect_0_rsp_demux_005 system:inst\|system_mm_interconnect_0:mm_interconnect_0\|system_mm_interconnect_0_rsp_demux_005:rsp_demux_005 " "Elaborating entity \"system_mm_interconnect_0_rsp_demux_005\" for hierarchy \"system:inst\|system_mm_interconnect_0:mm_interconnect_0\|system_mm_interconnect_0_rsp_demux_005:rsp_demux_005\"" {  } { { "system/synthesis/submodules/system_mm_interconnect_0.v" "rsp_demux_005" { Text "C:/Users/Dejan/13m041vs_projekat/ivs_project/system/synthesis/submodules/system_mm_interconnect_0.v" 4383 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1565276890662 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "system_mm_interconnect_0_rsp_demux_006 system:inst\|system_mm_interconnect_0:mm_interconnect_0\|system_mm_interconnect_0_rsp_demux_006:rsp_demux_006 " "Elaborating entity \"system_mm_interconnect_0_rsp_demux_006\" for hierarchy \"system:inst\|system_mm_interconnect_0:mm_interconnect_0\|system_mm_interconnect_0_rsp_demux_006:rsp_demux_006\"" {  } { { "system/synthesis/submodules/system_mm_interconnect_0.v" "rsp_demux_006" { Text "C:/Users/Dejan/13m041vs_projekat/ivs_project/system/synthesis/submodules/system_mm_interconnect_0.v" 4418 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1565276890729 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "system_mm_interconnect_0_rsp_mux system:inst\|system_mm_interconnect_0:mm_interconnect_0\|system_mm_interconnect_0_rsp_mux:rsp_mux " "Elaborating entity \"system_mm_interconnect_0_rsp_mux\" for hierarchy \"system:inst\|system_mm_interconnect_0:mm_interconnect_0\|system_mm_interconnect_0_rsp_mux:rsp_mux\"" {  } { { "system/synthesis/submodules/system_mm_interconnect_0.v" "rsp_mux" { Text "C:/Users/Dejan/13m041vs_projekat/ivs_project/system/synthesis/submodules/system_mm_interconnect_0.v" 4465 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1565276890816 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator system:inst\|system_mm_interconnect_0:mm_interconnect_0\|system_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"system:inst\|system_mm_interconnect_0:mm_interconnect_0\|system_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb\"" {  } { { "system/synthesis/submodules/system_mm_interconnect_0_rsp_mux.sv" "arb" { Text "C:/Users/Dejan/13m041vs_projekat/ivs_project/system/synthesis/submodules/system_mm_interconnect_0_rsp_mux.sv" 374 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1565276890945 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "system_mm_interconnect_0_rsp_mux_001 system:inst\|system_mm_interconnect_0:mm_interconnect_0\|system_mm_interconnect_0_rsp_mux_001:rsp_mux_001 " "Elaborating entity \"system_mm_interconnect_0_rsp_mux_001\" for hierarchy \"system:inst\|system_mm_interconnect_0:mm_interconnect_0\|system_mm_interconnect_0_rsp_mux_001:rsp_mux_001\"" {  } { { "system/synthesis/submodules/system_mm_interconnect_0.v" "rsp_mux_001" { Text "C:/Users/Dejan/13m041vs_projekat/ivs_project/system/synthesis/submodules/system_mm_interconnect_0.v" 4494 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1565276891004 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_width_adapter system:inst\|system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter " "Elaborating entity \"altera_merlin_width_adapter\" for hierarchy \"system:inst\|system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter\"" {  } { { "system/synthesis/submodules/system_mm_interconnect_0.v" "sdram_s1_rsp_width_adapter" { Text "C:/Users/Dejan/13m041vs_projekat/ivs_project/system/synthesis/submodules/system_mm_interconnect_0.v" 4676 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1565276891306 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "in_write altera_merlin_width_adapter.sv(283) " "Verilog HDL or VHDL warning at altera_merlin_width_adapter.sv(283): object \"in_write\" assigned a value but never read" {  } { { "system/synthesis/submodules/altera_merlin_width_adapter.sv" "" { Text "C:/Users/Dejan/13m041vs_projekat/ivs_project/system/synthesis/submodules/altera_merlin_width_adapter.sv" 283 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1565276891324 "|ivs_project|system:inst|system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "aligned_addr altera_merlin_width_adapter.sv(742) " "Verilog HDL or VHDL warning at altera_merlin_width_adapter.sv(742): object \"aligned_addr\" assigned a value but never read" {  } { { "system/synthesis/submodules/altera_merlin_width_adapter.sv" "" { Text "C:/Users/Dejan/13m041vs_projekat/ivs_project/system/synthesis/submodules/altera_merlin_width_adapter.sv" 742 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1565276891327 "|ivs_project|system:inst|system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "aligned_byte_cnt altera_merlin_width_adapter.sv(743) " "Verilog HDL or VHDL warning at altera_merlin_width_adapter.sv(743): object \"aligned_byte_cnt\" assigned a value but never read" {  } { { "system/synthesis/submodules/altera_merlin_width_adapter.sv" "" { Text "C:/Users/Dejan/13m041vs_projekat/ivs_project/system/synthesis/submodules/altera_merlin_width_adapter.sv" 743 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1565276891327 "|ivs_project|system:inst|system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_width_adapter system:inst\|system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_width_adapter:sdram_s1_cmd_width_adapter " "Elaborating entity \"altera_merlin_width_adapter\" for hierarchy \"system:inst\|system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_width_adapter:sdram_s1_cmd_width_adapter\"" {  } { { "system/synthesis/submodules/system_mm_interconnect_0.v" "sdram_s1_cmd_width_adapter" { Text "C:/Users/Dejan/13m041vs_projekat/ivs_project/system/synthesis/submodules/system_mm_interconnect_0.v" 4742 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1565276891485 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_st_handshake_clock_crosser system:inst\|system_mm_interconnect_0:mm_interconnect_0\|altera_avalon_st_handshake_clock_crosser:crosser " "Elaborating entity \"altera_avalon_st_handshake_clock_crosser\" for hierarchy \"system:inst\|system_mm_interconnect_0:mm_interconnect_0\|altera_avalon_st_handshake_clock_crosser:crosser\"" {  } { { "system/synthesis/submodules/system_mm_interconnect_0.v" "crosser" { Text "C:/Users/Dejan/13m041vs_projekat/ivs_project/system/synthesis/submodules/system_mm_interconnect_0.v" 4776 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1565276891585 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_st_clock_crosser system:inst\|system_mm_interconnect_0:mm_interconnect_0\|altera_avalon_st_handshake_clock_crosser:crosser\|altera_avalon_st_clock_crosser:clock_xer " "Elaborating entity \"altera_avalon_st_clock_crosser\" for hierarchy \"system:inst\|system_mm_interconnect_0:mm_interconnect_0\|altera_avalon_st_handshake_clock_crosser:crosser\|altera_avalon_st_clock_crosser:clock_xer\"" {  } { { "system/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.v" "clock_xer" { Text "C:/Users/Dejan/13m041vs_projekat/ivs_project/system/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.v" 149 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1565276891641 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_std_synchronizer_nocut system:inst\|system_mm_interconnect_0:mm_interconnect_0\|altera_avalon_st_handshake_clock_crosser:crosser\|altera_avalon_st_clock_crosser:clock_xer\|altera_std_synchronizer_nocut:in_to_out_synchronizer " "Elaborating entity \"altera_std_synchronizer_nocut\" for hierarchy \"system:inst\|system_mm_interconnect_0:mm_interconnect_0\|altera_avalon_st_handshake_clock_crosser:crosser\|altera_avalon_st_clock_crosser:clock_xer\|altera_std_synchronizer_nocut:in_to_out_synchronizer\"" {  } { { "system/synthesis/submodules/altera_avalon_st_clock_crosser.v" "in_to_out_synchronizer" { Text "C:/Users/Dejan/13m041vs_projekat/ivs_project/system/synthesis/submodules/altera_avalon_st_clock_crosser.v" 105 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1565276891821 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "system_mm_interconnect_0_avalon_st_adapter_004 system:inst\|system_mm_interconnect_0:mm_interconnect_0\|system_mm_interconnect_0_avalon_st_adapter_004:avalon_st_adapter_004 " "Elaborating entity \"system_mm_interconnect_0_avalon_st_adapter_004\" for hierarchy \"system:inst\|system_mm_interconnect_0:mm_interconnect_0\|system_mm_interconnect_0_avalon_st_adapter_004:avalon_st_adapter_004\"" {  } { { "system/synthesis/submodules/system_mm_interconnect_0.v" "avalon_st_adapter_004" { Text "C:/Users/Dejan/13m041vs_projekat/ivs_project/system/synthesis/submodules/system_mm_interconnect_0.v" 5227 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1565276892506 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "system_mm_interconnect_0_avalon_st_adapter_004_error_adapter_0 system:inst\|system_mm_interconnect_0:mm_interconnect_0\|system_mm_interconnect_0_avalon_st_adapter_004:avalon_st_adapter_004\|system_mm_interconnect_0_avalon_st_adapter_004_error_adapter_0:error_adapter_0 " "Elaborating entity \"system_mm_interconnect_0_avalon_st_adapter_004_error_adapter_0\" for hierarchy \"system:inst\|system_mm_interconnect_0:mm_interconnect_0\|system_mm_interconnect_0_avalon_st_adapter_004:avalon_st_adapter_004\|system_mm_interconnect_0_avalon_st_adapter_004_error_adapter_0:error_adapter_0\"" {  } { { "system/synthesis/submodules/system_mm_interconnect_0_avalon_st_adapter_004.v" "error_adapter_0" { Text "C:/Users/Dejan/13m041vs_projekat/ivs_project/system/synthesis/submodules/system_mm_interconnect_0_avalon_st_adapter_004.v" 200 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1565276892552 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_controller system:inst\|altera_reset_controller:rst_controller " "Elaborating entity \"altera_reset_controller\" for hierarchy \"system:inst\|altera_reset_controller:rst_controller\"" {  } { { "system/synthesis/system.v" "rst_controller" { Text "C:/Users/Dejan/13m041vs_projekat/ivs_project/system/synthesis/system.v" 507 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1565276892668 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_controller system:inst\|altera_reset_controller:rst_controller_001 " "Elaborating entity \"altera_reset_controller\" for hierarchy \"system:inst\|altera_reset_controller:rst_controller_001\"" {  } { { "system/synthesis/system.v" "rst_controller_001" { Text "C:/Users/Dejan/13m041vs_projekat/ivs_project/system/synthesis/system.v" 570 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1565276892752 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_controller system:inst\|altera_reset_controller:rst_controller_002 " "Elaborating entity \"altera_reset_controller\" for hierarchy \"system:inst\|altera_reset_controller:rst_controller_002\"" {  } { { "system/synthesis/system.v" "rst_controller_002" { Text "C:/Users/Dejan/13m041vs_projekat/ivs_project/system/synthesis/system.v" 633 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1565276892827 ""}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "jdo the_system_worker_3_cpu_cpu_nios2_oci_itrace 38 16 " "Port \"jdo\" on the entity instantiation of \"the_system_worker_3_cpu_cpu_nios2_oci_itrace\" is connected to a signal of width 38. The formal width of the signal in the module is 16.  The extra bits will be ignored." {  } { { "system/synthesis/submodules/system_worker_3_cpu_cpu.v" "the_system_worker_3_cpu_cpu_nios2_oci_itrace" { Text "C:/Users/Dejan/13m041vs_projekat/ivs_project/system/synthesis/submodules/system_worker_3_cpu_cpu.v" 3216 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1565276901347 "|ivs_project|system:inst|system_worker_3:worker_3|system_worker_3_cpu:cpu|system_worker_3_cpu_cpu:cpu|system_worker_3_cpu_cpu_nios2_oci:the_system_worker_3_cpu_cpu_nios2_oci|system_worker_3_cpu_cpu_nios2_oci_itrace:the_system_worker_3_cpu_cpu_nios2_oci_itrace"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "jdo the_system_worker_2_cpu_cpu_nios2_oci_itrace 38 16 " "Port \"jdo\" on the entity instantiation of \"the_system_worker_2_cpu_cpu_nios2_oci_itrace\" is connected to a signal of width 38. The formal width of the signal in the module is 16.  The extra bits will be ignored." {  } { { "system/synthesis/submodules/system_worker_2_cpu_cpu.v" "the_system_worker_2_cpu_cpu_nios2_oci_itrace" { Text "C:/Users/Dejan/13m041vs_projekat/ivs_project/system/synthesis/submodules/system_worker_2_cpu_cpu.v" 3216 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1565276901678 "|ivs_project|system:inst|system_worker_2:worker_2|system_worker_2_cpu:cpu|system_worker_2_cpu_cpu:cpu|system_worker_2_cpu_cpu_nios2_oci:the_system_worker_2_cpu_cpu_nios2_oci|system_worker_2_cpu_cpu_nios2_oci_itrace:the_system_worker_2_cpu_cpu_nios2_oci_itrace"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "jdo the_system_worker_1_cpu_cpu_nios2_oci_itrace 38 16 " "Port \"jdo\" on the entity instantiation of \"the_system_worker_1_cpu_cpu_nios2_oci_itrace\" is connected to a signal of width 38. The formal width of the signal in the module is 16.  The extra bits will be ignored." {  } { { "system/synthesis/submodules/system_worker_1_cpu_cpu.v" "the_system_worker_1_cpu_cpu_nios2_oci_itrace" { Text "C:/Users/Dejan/13m041vs_projekat/ivs_project/system/synthesis/submodules/system_worker_1_cpu_cpu.v" 3216 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1565276902020 "|ivs_project|system:inst|system_worker_1:worker_1|system_worker_1_cpu:cpu|system_worker_1_cpu_cpu:cpu|system_worker_1_cpu_cpu_nios2_oci:the_system_worker_1_cpu_cpu_nios2_oci|system_worker_1_cpu_cpu_nios2_oci_itrace:the_system_worker_1_cpu_cpu_nios2_oci_itrace"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "jdo the_system_worker_0_cpu_cpu_nios2_oci_itrace 38 16 " "Port \"jdo\" on the entity instantiation of \"the_system_worker_0_cpu_cpu_nios2_oci_itrace\" is connected to a signal of width 38. The formal width of the signal in the module is 16.  The extra bits will be ignored." {  } { { "system/synthesis/submodules/system_worker_0_cpu_cpu.v" "the_system_worker_0_cpu_cpu_nios2_oci_itrace" { Text "C:/Users/Dejan/13m041vs_projekat/ivs_project/system/synthesis/submodules/system_worker_0_cpu_cpu.v" 3216 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1565276902398 "|ivs_project|system:inst|system_worker_0:worker_0|system_worker_0_cpu:cpu|system_worker_0_cpu_cpu:cpu|system_worker_0_cpu_cpu_nios2_oci:the_system_worker_0_cpu_cpu_nios2_oci|system_worker_0_cpu_cpu_nios2_oci_itrace:the_system_worker_0_cpu_cpu_nios2_oci_itrace"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "jdo the_system_manager_cpu_nios2_oci_itrace 38 16 " "Port \"jdo\" on the entity instantiation of \"the_system_manager_cpu_nios2_oci_itrace\" is connected to a signal of width 38. The formal width of the signal in the module is 16.  The extra bits will be ignored." {  } { { "system/synthesis/submodules/system_manager_cpu.v" "the_system_manager_cpu_nios2_oci_itrace" { Text "C:/Users/Dejan/13m041vs_projekat/ivs_project/system/synthesis/submodules/system_manager_cpu.v" 3216 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1565276902597 "|ivs_project|system:inst|system_manager:manager|system_manager_cpu:cpu|system_manager_cpu_nios2_oci:the_system_manager_cpu_nios2_oci|system_manager_cpu_nios2_oci_itrace:the_system_manager_cpu_nios2_oci_itrace"}
{ "Info" "ISCI_START_SUPER_FABRIC_GEN" "alt_sld_fab " "Starting IP generation for the debug fabric: alt_sld_fab." {  } {  } 0 11170 "Starting IP generation for the debug fabric: %1!s!." 0 0 "Analysis & Synthesis" 0 -1 1565276906573 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "2019.08.08.17:08:37 Progress: Loading sldce3601c6/alt_sld_fab_wrapper_hw.tcl " "2019.08.08.17:08:37 Progress: Loading sldce3601c6/alt_sld_fab_wrapper_hw.tcl" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1565276917224 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG " "Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1565276924849 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: Generating alt_sld_fab \"alt_sld_fab\" for QUARTUS_SYNTH " "Alt_sld_fab: Generating alt_sld_fab \"alt_sld_fab\" for QUARTUS_SYNTH" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1565276925610 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: \"alt_sld_fab\" instantiated alt_sld_fab \"alt_sld_fab\" " "Alt_sld_fab: \"alt_sld_fab\" instantiated alt_sld_fab \"alt_sld_fab\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1565276932581 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Presplit: \"alt_sld_fab\" instantiated altera_super_splitter \"presplit\" " "Presplit: \"alt_sld_fab\" instantiated altera_super_splitter \"presplit\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1565276933044 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Splitter: \"alt_sld_fab\" instantiated altera_sld_splitter \"splitter\" " "Splitter: \"alt_sld_fab\" instantiated altera_sld_splitter \"splitter\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1565276933511 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Sldfabric: \"alt_sld_fab\" instantiated altera_sld_jtag_hub \"sldfabric\" " "Sldfabric: \"alt_sld_fab\" instantiated altera_sld_jtag_hub \"sldfabric\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1565276934019 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Ident: \"alt_sld_fab\" instantiated altera_connection_identification_hub \"ident\" " "Ident: \"alt_sld_fab\" instantiated altera_connection_identification_hub \"ident\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1565276934039 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: Done \"alt_sld_fab\" with 6 modules, 6 files " "Alt_sld_fab: Done \"alt_sld_fab\" with 6 modules, 6 files" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1565276934066 ""}
{ "Info" "ISCI_END_SUPER_FABRIC_GEN" "alt_sld_fab " "Finished IP generation for the debug fabric: alt_sld_fab." {  } {  } 0 11171 "Finished IP generation for the debug fabric: %1!s!." 0 0 "Analysis & Synthesis" 0 -1 1565276934921 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sldce3601c6/alt_sld_fab.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sldce3601c6/alt_sld_fab.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab " "Found entity 1: alt_sld_fab" {  } { { "db/ip/sldce3601c6/alt_sld_fab.v" "" { Text "C:/Users/Dejan/13m041vs_projekat/ivs_project/db/ip/sldce3601c6/alt_sld_fab.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1565276935740 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1565276935740 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sldce3601c6/submodules/alt_sld_fab_alt_sld_fab.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sldce3601c6/submodules/alt_sld_fab_alt_sld_fab.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab " "Found entity 1: alt_sld_fab_alt_sld_fab" {  } { { "db/ip/sldce3601c6/submodules/alt_sld_fab_alt_sld_fab.v" "" { Text "C:/Users/Dejan/13m041vs_projekat/ivs_project/db/ip/sldce3601c6/submodules/alt_sld_fab_alt_sld_fab.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1565276936216 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1565276936216 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sldce3601c6/submodules/alt_sld_fab_alt_sld_fab_ident.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sldce3601c6/submodules/alt_sld_fab_alt_sld_fab_ident.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_ident " "Found entity 1: alt_sld_fab_alt_sld_fab_ident" {  } { { "db/ip/sldce3601c6/submodules/alt_sld_fab_alt_sld_fab_ident.sv" "" { Text "C:/Users/Dejan/13m041vs_projekat/ivs_project/db/ip/sldce3601c6/submodules/alt_sld_fab_alt_sld_fab_ident.sv" 33 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1565276936265 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1565276936265 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sldce3601c6/submodules/alt_sld_fab_alt_sld_fab_presplit.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sldce3601c6/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_presplit " "Found entity 1: alt_sld_fab_alt_sld_fab_presplit" {  } { { "db/ip/sldce3601c6/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" "" { Text "C:/Users/Dejan/13m041vs_projekat/ivs_project/db/ip/sldce3601c6/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1565276936482 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1565276936482 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sldce3601c6/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd 2 1 " "Found 2 design units, including 1 entities, in source file db/ip/sldce3601c6/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_sld_fab_alt_sld_fab_sldfabric-rtl " "Found design unit 1: alt_sld_fab_alt_sld_fab_sldfabric-rtl" {  } { { "db/ip/sldce3601c6/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" "" { Text "C:/Users/Dejan/13m041vs_projekat/ivs_project/db/ip/sldce3601c6/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" 502 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1565276936795 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_sldfabric " "Found entity 1: alt_sld_fab_alt_sld_fab_sldfabric" {  } { { "db/ip/sldce3601c6/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" "" { Text "C:/Users/Dejan/13m041vs_projekat/ivs_project/db/ip/sldce3601c6/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1565276936795 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1565276936795 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sldce3601c6/submodules/alt_sld_fab_alt_sld_fab_splitter.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sldce3601c6/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_splitter " "Found entity 1: alt_sld_fab_alt_sld_fab_splitter" {  } { { "db/ip/sldce3601c6/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" "" { Text "C:/Users/Dejan/13m041vs_projekat/ivs_project/db/ip/sldce3601c6/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1565276937066 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1565276937066 ""}
{ "Info" "IINFER_UNINFERRED_RAM_SUMMARY" "1 " "Found 1 instances of uninferred RAM logic" { { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "system:inst\|system_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo\|mem " "RAM logic \"system:inst\|system_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo\|mem\" is uninferred due to inappropriate RAM size" {  } { { "system/synthesis/submodules/altera_avalon_sc_fifo.v" "mem" { Text "C:/Users/Dejan/13m041vs_projekat/ivs_project/system/synthesis/submodules/altera_avalon_sc_fifo.v" 108 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Design Software" 0 -1 1565276966736 ""}  } {  } 0 276014 "Found %1!d! instances of uninferred RAM logic" 0 0 "Analysis & Synthesis" 0 -1 1565276966736 ""}
{ "Info" "ILPMS_INFERENCING_SUMMARY" "15 " "Inferred 15 megafunctions from design logic" { { "Info" "ILPMS_LPM_MULT_INFERRED" "system:inst\|system_manager:manager\|system_manager_cpu:cpu\|system_manager_cpu_mult_cell:the_system_manager_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"system:inst\|system_manager:manager\|system_manager_cpu:cpu\|system_manager_cpu_mult_cell:the_system_manager_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|Mult0\"" {  } { { "altera_mult_add_rtl.v" "Mult0" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 2969 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1565276989751 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "system:inst\|system_manager:manager\|system_manager_cpu:cpu\|system_manager_cpu_mult_cell:the_system_manager_cpu_mult_cell\|altera_mult_add:the_altmult_add_p2\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"system:inst\|system_manager:manager\|system_manager_cpu:cpu\|system_manager_cpu_mult_cell:the_system_manager_cpu_mult_cell\|altera_mult_add:the_altmult_add_p2\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|Mult0\"" {  } { { "altera_mult_add_rtl.v" "Mult0" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 2969 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1565276989751 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "system:inst\|system_manager:manager\|system_manager_cpu:cpu\|system_manager_cpu_mult_cell:the_system_manager_cpu_mult_cell\|altera_mult_add:the_altmult_add_p3\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"system:inst\|system_manager:manager\|system_manager_cpu:cpu\|system_manager_cpu_mult_cell:the_system_manager_cpu_mult_cell\|altera_mult_add:the_altmult_add_p3\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|Mult0\"" {  } { { "altera_mult_add_rtl.v" "Mult0" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 2969 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1565276989751 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "system:inst\|system_worker_0:worker_0\|system_worker_0_cpu:cpu\|system_worker_0_cpu_cpu:cpu\|system_worker_0_cpu_cpu_mult_cell:the_system_worker_0_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"system:inst\|system_worker_0:worker_0\|system_worker_0_cpu:cpu\|system_worker_0_cpu_cpu:cpu\|system_worker_0_cpu_cpu_mult_cell:the_system_worker_0_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|Mult0\"" {  } { { "altera_mult_add_rtl.v" "Mult0" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 2969 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1565276989751 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "system:inst\|system_worker_1:worker_1\|system_worker_1_cpu:cpu\|system_worker_1_cpu_cpu:cpu\|system_worker_1_cpu_cpu_mult_cell:the_system_worker_1_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"system:inst\|system_worker_1:worker_1\|system_worker_1_cpu:cpu\|system_worker_1_cpu_cpu:cpu\|system_worker_1_cpu_cpu_mult_cell:the_system_worker_1_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|Mult0\"" {  } { { "altera_mult_add_rtl.v" "Mult0" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 2969 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1565276989751 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "system:inst\|system_worker_2:worker_2\|system_worker_2_cpu:cpu\|system_worker_2_cpu_cpu:cpu\|system_worker_2_cpu_cpu_mult_cell:the_system_worker_2_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"system:inst\|system_worker_2:worker_2\|system_worker_2_cpu:cpu\|system_worker_2_cpu_cpu:cpu\|system_worker_2_cpu_cpu_mult_cell:the_system_worker_2_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|Mult0\"" {  } { { "altera_mult_add_rtl.v" "Mult0" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 2969 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1565276989751 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "system:inst\|system_worker_3:worker_3\|system_worker_3_cpu:cpu\|system_worker_3_cpu_cpu:cpu\|system_worker_3_cpu_cpu_mult_cell:the_system_worker_3_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"system:inst\|system_worker_3:worker_3\|system_worker_3_cpu:cpu\|system_worker_3_cpu_cpu:cpu\|system_worker_3_cpu_cpu_mult_cell:the_system_worker_3_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|Mult0\"" {  } { { "altera_mult_add_rtl.v" "Mult0" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 2969 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1565276989751 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "system:inst\|system_worker_0:worker_0\|system_worker_0_cpu:cpu\|system_worker_0_cpu_cpu:cpu\|system_worker_0_cpu_cpu_mult_cell:the_system_worker_0_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p2\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"system:inst\|system_worker_0:worker_0\|system_worker_0_cpu:cpu\|system_worker_0_cpu_cpu:cpu\|system_worker_0_cpu_cpu_mult_cell:the_system_worker_0_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p2\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|Mult0\"" {  } { { "altera_mult_add_rtl.v" "Mult0" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 2969 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1565276989751 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "system:inst\|system_worker_0:worker_0\|system_worker_0_cpu:cpu\|system_worker_0_cpu_cpu:cpu\|system_worker_0_cpu_cpu_mult_cell:the_system_worker_0_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p3\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"system:inst\|system_worker_0:worker_0\|system_worker_0_cpu:cpu\|system_worker_0_cpu_cpu:cpu\|system_worker_0_cpu_cpu_mult_cell:the_system_worker_0_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p3\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|Mult0\"" {  } { { "altera_mult_add_rtl.v" "Mult0" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 2969 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1565276989751 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "system:inst\|system_worker_1:worker_1\|system_worker_1_cpu:cpu\|system_worker_1_cpu_cpu:cpu\|system_worker_1_cpu_cpu_mult_cell:the_system_worker_1_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p2\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"system:inst\|system_worker_1:worker_1\|system_worker_1_cpu:cpu\|system_worker_1_cpu_cpu:cpu\|system_worker_1_cpu_cpu_mult_cell:the_system_worker_1_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p2\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|Mult0\"" {  } { { "altera_mult_add_rtl.v" "Mult0" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 2969 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1565276989751 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "system:inst\|system_worker_1:worker_1\|system_worker_1_cpu:cpu\|system_worker_1_cpu_cpu:cpu\|system_worker_1_cpu_cpu_mult_cell:the_system_worker_1_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p3\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"system:inst\|system_worker_1:worker_1\|system_worker_1_cpu:cpu\|system_worker_1_cpu_cpu:cpu\|system_worker_1_cpu_cpu_mult_cell:the_system_worker_1_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p3\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|Mult0\"" {  } { { "altera_mult_add_rtl.v" "Mult0" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 2969 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1565276989751 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "system:inst\|system_worker_2:worker_2\|system_worker_2_cpu:cpu\|system_worker_2_cpu_cpu:cpu\|system_worker_2_cpu_cpu_mult_cell:the_system_worker_2_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p2\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"system:inst\|system_worker_2:worker_2\|system_worker_2_cpu:cpu\|system_worker_2_cpu_cpu:cpu\|system_worker_2_cpu_cpu_mult_cell:the_system_worker_2_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p2\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|Mult0\"" {  } { { "altera_mult_add_rtl.v" "Mult0" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 2969 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1565276989751 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "system:inst\|system_worker_2:worker_2\|system_worker_2_cpu:cpu\|system_worker_2_cpu_cpu:cpu\|system_worker_2_cpu_cpu_mult_cell:the_system_worker_2_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p3\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"system:inst\|system_worker_2:worker_2\|system_worker_2_cpu:cpu\|system_worker_2_cpu_cpu:cpu\|system_worker_2_cpu_cpu_mult_cell:the_system_worker_2_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p3\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|Mult0\"" {  } { { "altera_mult_add_rtl.v" "Mult0" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 2969 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1565276989751 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "system:inst\|system_worker_3:worker_3\|system_worker_3_cpu:cpu\|system_worker_3_cpu_cpu:cpu\|system_worker_3_cpu_cpu_mult_cell:the_system_worker_3_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p2\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"system:inst\|system_worker_3:worker_3\|system_worker_3_cpu:cpu\|system_worker_3_cpu_cpu:cpu\|system_worker_3_cpu_cpu_mult_cell:the_system_worker_3_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p2\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|Mult0\"" {  } { { "altera_mult_add_rtl.v" "Mult0" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 2969 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1565276989751 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "system:inst\|system_worker_3:worker_3\|system_worker_3_cpu:cpu\|system_worker_3_cpu_cpu:cpu\|system_worker_3_cpu_cpu_mult_cell:the_system_worker_3_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p3\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"system:inst\|system_worker_3:worker_3\|system_worker_3_cpu:cpu\|system_worker_3_cpu_cpu:cpu\|system_worker_3_cpu_cpu_mult_cell:the_system_worker_3_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p3\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|Mult0\"" {  } { { "altera_mult_add_rtl.v" "Mult0" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 2969 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1565276989751 ""}  } {  } 0 278001 "Inferred %1!llu! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1565276989751 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "system:inst\|system_manager:manager\|system_manager_cpu:cpu\|system_manager_cpu_mult_cell:the_system_manager_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"system:inst\|system_manager:manager\|system_manager_cpu:cpu\|system_manager_cpu_mult_cell:the_system_manager_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|lpm_mult:Mult0\"" {  } { { "altera_mult_add_rtl.v" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 2969 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1565276990246 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "system:inst\|system_manager:manager\|system_manager_cpu:cpu\|system_manager_cpu_mult_cell:the_system_manager_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|lpm_mult:Mult0 " "Instantiated megafunction \"system:inst\|system_manager:manager\|system_manager_cpu:cpu\|system_manager_cpu_mult_cell:the_system_manager_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|lpm_mult:Mult0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 17 " "Parameter \"LPM_WIDTHA\" = \"17\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1565276990246 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 17 " "Parameter \"LPM_WIDTHB\" = \"17\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1565276990246 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 34 " "Parameter \"LPM_WIDTHP\" = \"34\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1565276990246 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 34 " "Parameter \"LPM_WIDTHR\" = \"34\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1565276990246 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1565276990246 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1565276990246 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1565276990246 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1565276990246 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 5 " "Parameter \"MAXIMIZE_SPEED\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1565276990246 ""}  } { { "altera_mult_add_rtl.v" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 2969 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1565276990246 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mult_jp01.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mult_jp01.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mult_jp01 " "Found entity 1: mult_jp01" {  } { { "db/mult_jp01.tdf" "" { Text "C:/Users/Dejan/13m041vs_projekat/ivs_project/db/mult_jp01.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1565276990462 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1565276990462 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "system:inst\|system_manager:manager\|system_manager_cpu:cpu\|system_manager_cpu_mult_cell:the_system_manager_cpu_mult_cell\|altera_mult_add:the_altmult_add_p2\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"system:inst\|system_manager:manager\|system_manager_cpu:cpu\|system_manager_cpu_mult_cell:the_system_manager_cpu_mult_cell\|altera_mult_add:the_altmult_add_p2\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|lpm_mult:Mult0\"" {  } { { "altera_mult_add_rtl.v" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 2969 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1565276990704 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "system:inst\|system_manager:manager\|system_manager_cpu:cpu\|system_manager_cpu_mult_cell:the_system_manager_cpu_mult_cell\|altera_mult_add:the_altmult_add_p2\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|lpm_mult:Mult0 " "Instantiated megafunction \"system:inst\|system_manager:manager\|system_manager_cpu:cpu\|system_manager_cpu_mult_cell:the_system_manager_cpu_mult_cell\|altera_mult_add:the_altmult_add_p2\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|lpm_mult:Mult0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 16 " "Parameter \"LPM_WIDTHA\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1565276990704 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 16 " "Parameter \"LPM_WIDTHB\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1565276990704 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 32 " "Parameter \"LPM_WIDTHP\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1565276990704 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 32 " "Parameter \"LPM_WIDTHR\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1565276990704 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1565276990704 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION UNSIGNED " "Parameter \"LPM_REPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1565276990704 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1565276990704 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1565276990704 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 6 " "Parameter \"MAXIMIZE_SPEED\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1565276990704 ""}  } { { "altera_mult_add_rtl.v" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 2969 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1565276990704 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mult_j011.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mult_j011.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mult_j011 " "Found entity 1: mult_j011" {  } { { "db/mult_j011.tdf" "" { Text "C:/Users/Dejan/13m041vs_projekat/ivs_project/db/mult_j011.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1565276990886 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1565276990886 ""}
{ "Warning" "WSGN_USE_OPENCORE_PLUS" "" "Intel FPGA IP Evaluation Mode feature is turned on for the following cores" { { "Warning" "WSGN_FOUND_OCP_CORE" "Nios II Processor (6AF7_00A2) " "\"Nios II Processor (6AF7_00A2)\" will use the Intel FPGA IP Evaluation Mode feature" {  } {  } 0 12190 "\"%1!s!\" will use the Intel FPGA IP Evaluation Mode feature" 0 0 "Design Software" 0 -1 1565277000512 ""}  } {  } 0 12188 "Intel FPGA IP Evaluation Mode feature is turned on for the following cores" 0 0 "Analysis & Synthesis" 0 -1 1565277000512 ""}
{ "Warning" "WSCI_OPENCORE_USER_MSG_ROOT" "" "Messages from megafunction that supports Intel FPGA IP Evaluation Mode feature" { { "Warning" "WSCI_OPENCORE_USER_MSG_CORE_ROOT" "Nios II Processor " "Messages from megafunction that supports Intel FPGA IP Evaluation Mode feature Nios II Processor" { { "Warning" "WSCI_OPENCORE_USER_MSG_SUB" "The reset input will be asserted when the evaluation time expires " "The reset input will be asserted when the evaluation time expires" {  } {  } 0 265074 "%1!s!" 0 0 "Design Software" 0 -1 1565277000887 ""} { "Warning" "WSCI_OPENCORE_USER_MSG_SUB" "The reset input will be asserted when the evaluation time expires " "The reset input will be asserted when the evaluation time expires" {  } {  } 0 265074 "%1!s!" 0 0 "Design Software" 0 -1 1565277000887 ""} { "Warning" "WSCI_OPENCORE_USER_MSG_SUB" "The reset input will be asserted when the evaluation time expires " "The reset input will be asserted when the evaluation time expires" {  } {  } 0 265074 "%1!s!" 0 0 "Design Software" 0 -1 1565277000887 ""} { "Warning" "WSCI_OPENCORE_USER_MSG_SUB" "The reset input will be asserted when the evaluation time expires " "The reset input will be asserted when the evaluation time expires" {  } {  } 0 265074 "%1!s!" 0 0 "Design Software" 0 -1 1565277000887 ""} { "Warning" "WSCI_OPENCORE_USER_MSG_SUB" "The reset input will be asserted when the evaluation time expires " "The reset input will be asserted when the evaluation time expires" {  } {  } 0 265074 "%1!s!" 0 0 "Design Software" 0 -1 1565277000887 ""}  } {  } 0 265073 "Messages from megafunction that supports Intel FPGA IP Evaluation Mode feature %1!s!" 0 0 "Design Software" 0 -1 1565277000887 ""}  } {  } 0 265072 "Messages from megafunction that supports Intel FPGA IP Evaluation Mode feature" 0 0 "Analysis & Synthesis" 0 -1 1565277000887 ""}
{ "Warning" "WSCI_OPENCORE_HARD_TIMEOUT_INFO" "1 hour " "Megafunction that supports Intel FPGA IP Evaluation Mode feature will stop functioning in 1 hour after device is programmed" {  } {  } 0 265069 "Megafunction that supports Intel FPGA IP Evaluation Mode feature will stop functioning in %1!s! after device is programmed" 0 0 "Analysis & Synthesis" 0 -1 1565277000888 ""}
{ "Info" "ISCI_OPENCORE_SOFT_TIMEOUT_INF_INFO" "" "Evaluation period of megafunction that supports Intel FPGA IP Evaluation Mode feature can be extended indefinitely by using tethered operation" {  } {  } 0 265071 "Evaluation period of megafunction that supports Intel FPGA IP Evaluation Mode feature can be extended indefinitely by using tethered operation" 0 0 "Analysis & Synthesis" 0 -1 1565277000888 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "6 " "6 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1565277001031 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "system/synthesis/submodules/system_sdram.v" "" { Text "C:/Users/Dejan/13m041vs_projekat/ivs_project/system/synthesis/submodules/system_sdram.v" 442 -1 0 } } { "system/synthesis/submodules/system_sdram.v" "" { Text "C:/Users/Dejan/13m041vs_projekat/ivs_project/system/synthesis/submodules/system_sdram.v" 356 -1 0 } } { "system/synthesis/submodules/altera_avalon_mm_bridge.v" "" { Text "C:/Users/Dejan/13m041vs_projekat/ivs_project/system/synthesis/submodules/altera_avalon_mm_bridge.v" 227 -1 0 } } { "alt_jtag_atlantic.v" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/alt_jtag_atlantic.v" 210 -1 0 } } { "system/synthesis/submodules/altera_merlin_master_agent.sv" "" { Text "C:/Users/Dejan/13m041vs_projekat/ivs_project/system/synthesis/submodules/altera_merlin_master_agent.sv" 239 -1 0 } } { "system/synthesis/submodules/system_sdram.v" "" { Text "C:/Users/Dejan/13m041vs_projekat/ivs_project/system/synthesis/submodules/system_sdram.v" 306 -1 0 } } { "alt_jtag_atlantic.v" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/alt_jtag_atlantic.v" 321 -1 0 } } { "system/synthesis/submodules/altera_merlin_arbitrator.sv" "" { Text "C:/Users/Dejan/13m041vs_projekat/ivs_project/system/synthesis/submodules/altera_merlin_arbitrator.sv" 203 -1 0 } } { "system/synthesis/submodules/altera_avalon_mm_bridge.v" "" { Text "C:/Users/Dejan/13m041vs_projekat/ivs_project/system/synthesis/submodules/altera_avalon_mm_bridge.v" 159 -1 0 } } { "system/synthesis/submodules/altera_avalon_mm_bridge.v" "" { Text "C:/Users/Dejan/13m041vs_projekat/ivs_project/system/synthesis/submodules/altera_avalon_mm_bridge.v" 98 -1 0 } } { "system/synthesis/submodules/system_manager_jtag_uart.v" "" { Text "C:/Users/Dejan/13m041vs_projekat/ivs_project/system/synthesis/submodules/system_manager_jtag_uart.v" 352 -1 0 } } { "system/synthesis/submodules/system_manager_cpu.v" "" { Text "C:/Users/Dejan/13m041vs_projekat/ivs_project/system/synthesis/submodules/system_manager_cpu.v" 7644 -1 0 } } { "system/synthesis/submodules/altera_reset_synchronizer.v" "" { Text "C:/Users/Dejan/13m041vs_projekat/ivs_project/system/synthesis/submodules/altera_reset_synchronizer.v" 62 -1 0 } } { "system/synthesis/submodules/system_manager_jtag_uart.v" "" { Text "C:/Users/Dejan/13m041vs_projekat/ivs_project/system/synthesis/submodules/system_manager_jtag_uart.v" 398 -1 0 } } { "system/synthesis/submodules/system_worker_0_cpu_cpu.v" "" { Text "C:/Users/Dejan/13m041vs_projekat/ivs_project/system/synthesis/submodules/system_worker_0_cpu_cpu.v" 7644 -1 0 } } { "system/synthesis/submodules/system_worker_1_cpu_cpu.v" "" { Text "C:/Users/Dejan/13m041vs_projekat/ivs_project/system/synthesis/submodules/system_worker_1_cpu_cpu.v" 7644 -1 0 } } { "system/synthesis/submodules/system_worker_2_cpu_cpu.v" "" { Text "C:/Users/Dejan/13m041vs_projekat/ivs_project/system/synthesis/submodules/system_worker_2_cpu_cpu.v" 7644 -1 0 } } { "system/synthesis/submodules/system_worker_3_cpu_cpu.v" "" { Text "C:/Users/Dejan/13m041vs_projekat/ivs_project/system/synthesis/submodules/system_worker_3_cpu_cpu.v" 7644 -1 0 } } { "alt_jtag_atlantic.v" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/alt_jtag_atlantic.v" 211 -1 0 } } { "system/synthesis/submodules/altera_avalon_sc_fifo.v" "" { Text "C:/Users/Dejan/13m041vs_projekat/ivs_project/system/synthesis/submodules/altera_avalon_sc_fifo.v" 123 -1 0 } } { "system/synthesis/submodules/system_manager_cpu.v" "" { Text "C:/Users/Dejan/13m041vs_projekat/ivs_project/system/synthesis/submodules/system_manager_cpu.v" 2618 -1 0 } } { "system/synthesis/submodules/system_manager_cpu.v" "" { Text "C:/Users/Dejan/13m041vs_projekat/ivs_project/system/synthesis/submodules/system_manager_cpu.v" 5896 -1 0 } } { "system/synthesis/submodules/system_manager_cpu.v" "" { Text "C:/Users/Dejan/13m041vs_projekat/ivs_project/system/synthesis/submodules/system_manager_cpu.v" 7653 -1 0 } } { "system/synthesis/submodules/system_manager_cpu.v" "" { Text "C:/Users/Dejan/13m041vs_projekat/ivs_project/system/synthesis/submodules/system_manager_cpu.v" 4045 -1 0 } } { "system/synthesis/submodules/altera_merlin_slave_translator.sv" "" { Text "C:/Users/Dejan/13m041vs_projekat/ivs_project/system/synthesis/submodules/altera_merlin_slave_translator.sv" 294 -1 0 } } { "system/synthesis/submodules/system_manager_cpu.v" "" { Text "C:/Users/Dejan/13m041vs_projekat/ivs_project/system/synthesis/submodules/system_manager_cpu.v" 5815 -1 0 } } { "system/synthesis/submodules/system_worker_0_cpu_cpu.v" "" { Text "C:/Users/Dejan/13m041vs_projekat/ivs_project/system/synthesis/submodules/system_worker_0_cpu_cpu.v" 5896 -1 0 } } { "system/synthesis/submodules/system_worker_0_cpu_cpu.v" "" { Text "C:/Users/Dejan/13m041vs_projekat/ivs_project/system/synthesis/submodules/system_worker_0_cpu_cpu.v" 7653 -1 0 } } { "system/synthesis/submodules/system_worker_0_cpu_cpu.v" "" { Text "C:/Users/Dejan/13m041vs_projekat/ivs_project/system/synthesis/submodules/system_worker_0_cpu_cpu.v" 2618 -1 0 } } { "system/synthesis/submodules/system_worker_1_cpu_cpu.v" "" { Text "C:/Users/Dejan/13m041vs_projekat/ivs_project/system/synthesis/submodules/system_worker_1_cpu_cpu.v" 5896 -1 0 } } { "system/synthesis/submodules/system_worker_1_cpu_cpu.v" "" { Text "C:/Users/Dejan/13m041vs_projekat/ivs_project/system/synthesis/submodules/system_worker_1_cpu_cpu.v" 7653 -1 0 } } { "system/synthesis/submodules/system_worker_1_cpu_cpu.v" "" { Text "C:/Users/Dejan/13m041vs_projekat/ivs_project/system/synthesis/submodules/system_worker_1_cpu_cpu.v" 2618 -1 0 } } { "system/synthesis/submodules/system_worker_2_cpu_cpu.v" "" { Text "C:/Users/Dejan/13m041vs_projekat/ivs_project/system/synthesis/submodules/system_worker_2_cpu_cpu.v" 5896 -1 0 } } { "system/synthesis/submodules/system_worker_2_cpu_cpu.v" "" { Text "C:/Users/Dejan/13m041vs_projekat/ivs_project/system/synthesis/submodules/system_worker_2_cpu_cpu.v" 7653 -1 0 } } { "system/synthesis/submodules/system_worker_2_cpu_cpu.v" "" { Text "C:/Users/Dejan/13m041vs_projekat/ivs_project/system/synthesis/submodules/system_worker_2_cpu_cpu.v" 2618 -1 0 } } { "system/synthesis/submodules/system_worker_3_cpu_cpu.v" "" { Text "C:/Users/Dejan/13m041vs_projekat/ivs_project/system/synthesis/submodules/system_worker_3_cpu_cpu.v" 5896 -1 0 } } { "system/synthesis/submodules/system_worker_3_cpu_cpu.v" "" { Text "C:/Users/Dejan/13m041vs_projekat/ivs_project/system/synthesis/submodules/system_worker_3_cpu_cpu.v" 7653 -1 0 } } { "system/synthesis/submodules/system_worker_3_cpu_cpu.v" "" { Text "C:/Users/Dejan/13m041vs_projekat/ivs_project/system/synthesis/submodules/system_worker_3_cpu_cpu.v" 2618 -1 0 } } { "system/synthesis/submodules/system_worker_0_cpu_cpu.v" "" { Text "C:/Users/Dejan/13m041vs_projekat/ivs_project/system/synthesis/submodules/system_worker_0_cpu_cpu.v" 4045 -1 0 } } { "system/synthesis/submodules/system_worker_1_cpu_cpu.v" "" { Text "C:/Users/Dejan/13m041vs_projekat/ivs_project/system/synthesis/submodules/system_worker_1_cpu_cpu.v" 4045 -1 0 } } { "system/synthesis/submodules/system_worker_2_cpu_cpu.v" "" { Text "C:/Users/Dejan/13m041vs_projekat/ivs_project/system/synthesis/submodules/system_worker_2_cpu_cpu.v" 4045 -1 0 } } { "system/synthesis/submodules/system_worker_3_cpu_cpu.v" "" { Text "C:/Users/Dejan/13m041vs_projekat/ivs_project/system/synthesis/submodules/system_worker_3_cpu_cpu.v" 4045 -1 0 } } { "system/synthesis/submodules/system_worker_0_cpu_cpu.v" "" { Text "C:/Users/Dejan/13m041vs_projekat/ivs_project/system/synthesis/submodules/system_worker_0_cpu_cpu.v" 5815 -1 0 } } { "system/synthesis/submodules/system_worker_1_cpu_cpu.v" "" { Text "C:/Users/Dejan/13m041vs_projekat/ivs_project/system/synthesis/submodules/system_worker_1_cpu_cpu.v" 5815 -1 0 } } { "system/synthesis/submodules/system_worker_2_cpu_cpu.v" "" { Text "C:/Users/Dejan/13m041vs_projekat/ivs_project/system/synthesis/submodules/system_worker_2_cpu_cpu.v" 5815 -1 0 } } { "system/synthesis/submodules/system_worker_3_cpu_cpu.v" "" { Text "C:/Users/Dejan/13m041vs_projekat/ivs_project/system/synthesis/submodules/system_worker_3_cpu_cpu.v" 5815 -1 0 } } { "system/synthesis/submodules/system_shared_ocm_mutex.v" "" { Text "C:/Users/Dejan/13m041vs_projekat/ivs_project/system/synthesis/submodules/system_shared_ocm_mutex.v" 61 -1 0 } } { "system/synthesis/submodules/system_shared_ocm_mutex.v" "" { Text "C:/Users/Dejan/13m041vs_projekat/ivs_project/system/synthesis/submodules/system_shared_ocm_mutex.v" 53 -1 0 } } { "system/synthesis/submodules/system_shared_ocm_mutex.v" "" { Text "C:/Users/Dejan/13m041vs_projekat/ivs_project/system/synthesis/submodules/system_shared_ocm_mutex.v" 71 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Analysis & Synthesis" 0 -1 1565277002518 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Analysis & Synthesis" 0 -1 1565277002520 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "sdram_cke VCC " "Pin \"sdram_cke\" is stuck at VCC" {  } { { "ivs_project.bdf" "" { Schematic "C:/Users/Dejan/13m041vs_projekat/ivs_project/ivs_project.bdf" { { 224 88 264 240 "sdram_cke" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1565277023898 "|ivs_project|sdram_cke"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1565277023898 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING_ON_PARTITION" "Top " "Timing-Driven Synthesis is running on partition \"Top\"" {  } {  } 0 286031 "Timing-Driven Synthesis is running on partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1565277028227 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "551 " "551 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1565277067995 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING_ON_PARTITION" "pzdyqx:nabboc " "Timing-Driven Synthesis is running on partition \"pzdyqx:nabboc\"" {  } {  } 0 286031 "Timing-Driven Synthesis is running on partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1565277070007 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "sld_jtag_hub.vhd" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_jtag_hub.vhd" 386 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Analysis & Synthesis" 0 -1 1565277071180 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Analysis & Synthesis" 0 -1 1565277071180 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING_ON_PARTITION" "sld_hub:auto_hub " "Timing-Driven Synthesis is running on partition \"sld_hub:auto_hub\"" {  } {  } 0 286031 "Timing-Driven Synthesis is running on partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1565277072331 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/Dejan/13m041vs_projekat/ivs_project/output_files/ivs_project.map.smsg " "Generated suppressed messages file C:/Users/Dejan/13m041vs_projekat/ivs_project/output_files/ivs_project.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1565277081245 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "1 0 1 0 0 " "Adding 1 node(s), including 0 DDIO, 1 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1565277107009 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1565277107009 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "25258 " "Implemented 25258 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "5 " "Implemented 5 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1565277111884 ""} { "Info" "ICUT_CUT_TM_OPINS" "24 " "Implemented 24 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1565277111884 ""} { "Info" "ICUT_CUT_TM_BIDIRS" "16 " "Implemented 16 bidirectional pins" {  } {  } 0 21060 "Implemented %1!d! bidirectional pins" 0 0 "Design Software" 0 -1 1565277111884 ""} { "Info" "ICUT_CUT_TM_LCELLS" "23860 " "Implemented 23860 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1565277111884 ""} { "Info" "ICUT_CUT_TM_RAMS" "1321 " "Implemented 1321 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 -1 1565277111884 ""} { "Info" "ICUT_CUT_TM_PLLS" "1 " "Implemented 1 PLLs" {  } {  } 0 21065 "Implemented %1!d! PLLs" 0 0 "Design Software" 0 -1 1565277111884 ""} { "Info" "ICUT_CUT_TM_DSP_ELEM" "30 " "Implemented 30 DSP elements" {  } {  } 0 21062 "Implemented %1!d! DSP elements" 0 0 "Design Software" 0 -1 1565277111884 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1565277111884 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 26 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 26 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5329 " "Peak virtual memory: 5329 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1565277112313 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Aug 08 17:11:52 2019 " "Processing ended: Thu Aug 08 17:11:52 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1565277112313 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:07:09 " "Elapsed time: 00:07:09" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1565277112313 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:07:54 " "Total CPU time (on all processors): 00:07:54" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1565277112313 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1565277112313 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Analysis & Synthesis" 0 -1 1565277118770 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus Prime " "Running Quartus Prime Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1565277118782 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Aug 08 17:11:54 2019 " "Processing started: Thu Aug 08 17:11:54 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1565277118782 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1565277118782 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off ivs_project -c ivs_project " "Command: quartus_fit --read_settings_files=off --write_settings_files=off ivs_project -c ivs_project" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1565277118783 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1565277120575 ""}
{ "Info" "0" "" "Project  = ivs_project" {  } {  } 0 0 "Project  = ivs_project" 0 0 "Fitter" 0 0 1565277120576 ""}
{ "Info" "0" "" "Revision = ivs_project" {  } {  } 0 0 "Revision = ivs_project" 0 0 "Fitter" 0 0 1565277120581 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Fitter" 0 -1 1565277122089 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1565277122090 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "ivs_project EP4CE22F17C6 " "Selected device EP4CE22F17C6 for design \"ivs_project\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1565277122600 ""}
{ "Info" "ICUT_CUT_DEFAULT_OPERATING_CONDITION" "High junction temperature 85 " "High junction temperature operating condition is not set. Assuming a default value of '85'." {  } {  } 0 21076 "%1!s! operating condition is not set. Assuming a default value of '%2!s!'." 0 0 "Fitter" 0 -1 1565277122762 ""}
{ "Info" "ICUT_CUT_DEFAULT_OPERATING_CONDITION" "Low junction temperature 0 " "Low junction temperature operating condition is not set. Assuming a default value of '0'." {  } {  } 0 21076 "%1!s! operating condition is not set. Assuming a default value of '%2!s!'." 0 0 "Fitter" 0 -1 1565277122762 ""}
{ "Info" "ICUT_CUT_PLL_COMPUTATION_SUCCESS" "system:inst\|system_altpll_0:altpll_0\|system_altpll_0_altpll_nqa2:sd1\|pll7 Cyclone IV E PLL " "Implemented PLL \"system:inst\|system_altpll_0:altpll_0\|system_altpll_0_altpll_nqa2:sd1\|pll7\" as Cyclone IV E PLL type" { { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "system:inst\|system_altpll_0:altpll_0\|system_altpll_0_altpll_nqa2:sd1\|wire_pll7_clk\[0\] 2 1 0 0 " "Implementing clock multiplication of 2, clock division of 1, and phase shift of 0 degrees (0 ps) for system:inst\|system_altpll_0:altpll_0\|system_altpll_0_altpll_nqa2:sd1\|wire_pll7_clk\[0\] port" {  } { { "system/synthesis/submodules/system_altpll_0.v" "" { Text "C:/Users/Dejan/13m041vs_projekat/ivs_project/system/synthesis/submodules/system_altpll_0.v" 150 -1 0 } } { "" "" { Generic "C:/Users/Dejan/13m041vs_projekat/ivs_project/" { { 0 { 0 ""} 0 19435 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 15099 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "Design Software" 0 -1 1565277123010 ""} { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "system:inst\|system_altpll_0:altpll_0\|system_altpll_0_altpll_nqa2:sd1\|wire_pll7_clk\[1\] 2 1 -108 -3000 " "Implementing clock multiplication of 2, clock division of 1, and phase shift of -108 degrees (-3000 ps) for system:inst\|system_altpll_0:altpll_0\|system_altpll_0_altpll_nqa2:sd1\|wire_pll7_clk\[1\] port" {  } { { "system/synthesis/submodules/system_altpll_0.v" "" { Text "C:/Users/Dejan/13m041vs_projekat/ivs_project/system/synthesis/submodules/system_altpll_0.v" 150 -1 0 } } { "" "" { Generic "C:/Users/Dejan/13m041vs_projekat/ivs_project/" { { 0 { 0 ""} 0 19436 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 15099 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "Design Software" 0 -1 1565277123010 ""}  } { { "system/synthesis/submodules/system_altpll_0.v" "" { Text "C:/Users/Dejan/13m041vs_projekat/ivs_project/system/synthesis/submodules/system_altpll_0.v" 150 -1 0 } } { "" "" { Generic "C:/Users/Dejan/13m041vs_projekat/ivs_project/" { { 0 { 0 ""} 0 19435 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 15535 "Implemented %3!s! \"%1!s!\" as %2!s! PLL type" 0 0 "Fitter" 0 -1 1565277123010 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1565277124018 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1565277124068 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE10F17C6 " "Device EP4CE10F17C6 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1565277126776 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE6F17C6 " "Device EP4CE6F17C6 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1565277126776 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE15F17C6 " "Device EP4CE15F17C6 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1565277126776 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1565277126776 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "5 " "Fitter converted 5 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_ASDO_DATA1~ C1 " "Pin ~ALTERA_ASDO_DATA1~ is reserved at location C1" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_ASDO_DATA1~ } } } { "temporary_test_loc" "" { Generic "C:/Users/Dejan/13m041vs_projekat/ivs_project/" { { 0 { 0 ""} 0 68718 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1565277126935 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_FLASH_nCE_nCSO~ D2 " "Pin ~ALTERA_FLASH_nCE_nCSO~ is reserved at location D2" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_FLASH_nCE_nCSO~ } } } { "temporary_test_loc" "" { Generic "C:/Users/Dejan/13m041vs_projekat/ivs_project/" { { 0 { 0 ""} 0 68720 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1565277126935 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DCLK~ H1 " "Pin ~ALTERA_DCLK~ is reserved at location H1" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_DCLK~ } } } { "temporary_test_loc" "" { Generic "C:/Users/Dejan/13m041vs_projekat/ivs_project/" { { 0 { 0 ""} 0 68722 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1565277126935 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DATA0~ H2 " "Pin ~ALTERA_DATA0~ is reserved at location H2" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_DATA0~ } } } { "temporary_test_loc" "" { Generic "C:/Users/Dejan/13m041vs_projekat/ivs_project/" { { 0 { 0 ""} 0 68724 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1565277126935 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_nCEO~ F16 " "Pin ~ALTERA_nCEO~ is reserved at location F16" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_nCEO~ } } } { "temporary_test_loc" "" { Generic "C:/Users/Dejan/13m041vs_projekat/ivs_project/" { { 0 { 0 ""} 0 68726 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1565277126935 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1565277126935 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1565277126971 ""}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 176045 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "Fitter" 0 -1 1565277129207 ""}
{ "Info" "ISTA_SDC_STATEMENT_PARENT" "" "Evaluating HDL-embedded SDC commands" { { "Info" "ISTA_SDC_STATEMENT_ENTITY" "GHVD5181 " "Entity GHVD5181" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_disable_timing \[get_cells -hierarchical QXXQ6833_0\] " "set_disable_timing \[get_cells -hierarchical QXXQ6833_0\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1565277136889 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_disable_timing \[get_cells -hierarchical JEQQ5299_0\] " "set_disable_timing \[get_cells -hierarchical JEQQ5299_0\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1565277136889 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_disable_timing \[get_cells -hierarchical JEQQ5299_1\] " "set_disable_timing \[get_cells -hierarchical JEQQ5299_1\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1565277136889 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_disable_timing \[get_cells -hierarchical JEQQ5299_2\] " "set_disable_timing \[get_cells -hierarchical JEQQ5299_2\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1565277136889 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_disable_timing \[get_cells -hierarchical JEQQ5299_3\] " "set_disable_timing \[get_cells -hierarchical JEQQ5299_3\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1565277136889 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_disable_timing \[get_cells -hierarchical JEQQ5299_4\] " "set_disable_timing \[get_cells -hierarchical JEQQ5299_4\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1565277136889 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_disable_timing \[get_cells -hierarchical JEQQ5299_5\] " "set_disable_timing \[get_cells -hierarchical JEQQ5299_5\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1565277136889 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_disable_timing \[get_cells -hierarchical JEQQ5299_6\] " "set_disable_timing \[get_cells -hierarchical JEQQ5299_6\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1565277136889 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_disable_timing \[get_cells -hierarchical JEQQ5299_7\] " "set_disable_timing \[get_cells -hierarchical JEQQ5299_7\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1565277136889 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_disable_timing \[get_cells -hierarchical BITP7563_0\] " "set_disable_timing \[get_cells -hierarchical BITP7563_0\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1565277136889 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1565277136889 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "alt_jtag_atlantic " "Entity alt_jtag_atlantic" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate1*\}\]  " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate1*\}\] " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1565277136889 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1565277136889 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1565277136889 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1565277136889 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1565277136889 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1565277136889 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1565277136889 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1565277136889 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1565277136889 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|read1*\}\]  " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|read1*\}\] " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1565277136889 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read_req\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read_req\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1565277136889 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1565277136889 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|t_dav\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|tck_t_dav\}\] " "set_false_path -from \[get_registers \{*\|t_dav\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|tck_t_dav\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1565277136889 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|user_saw_rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid0*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|user_saw_rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid0*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1565277136889 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1565277136889 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1565277136889 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1565277136889 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1565277136889 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1565277136889 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1565277136889 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1565277136889 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1565277136889 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|write1*\}\]  " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|write1*\}\] " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1565277136889 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_ena*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_ena*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1565277136889 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_pause*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_pause*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1565277136889 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_valid\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_valid\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1565277136889 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1565277136889 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "altera_std_synchronizer " "Entity altera_std_synchronizer" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -to \[get_keepers \{*altera_std_synchronizer:*\|din_s1\}\] " "set_false_path -to \[get_keepers \{*altera_std_synchronizer:*\|din_s1\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1565277136889 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1565277136889 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "pzdyqx_impl " "Entity pzdyqx_impl" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_keepers \{altera_reserved_tdi\}\] -to \[get_keepers \{pzdyqx*\}\] " "set_false_path -from \[get_keepers \{altera_reserved_tdi\}\] -to \[get_keepers \{pzdyqx*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1565277136889 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1565277136889 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "sld_hub " "Entity sld_hub" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 10MHz    " "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 10MHz   " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1565277136889 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_clock_groups -asynchronous -group \{altera_reserved_tck\} " "set_clock_groups -asynchronous -group \{altera_reserved_tck\}" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1565277136889 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1565277136889 ""}  } {  } 0 332164 "Evaluating HDL-embedded SDC commands" 0 0 "Fitter" 0 -1 1565277136889 ""}
{ "Info" "ISTA_SDC_FOUND" "system/synthesis/submodules/altera_reset_controller.sdc " "Reading SDC File: 'system/synthesis/submodules/altera_reset_controller.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Fitter" 0 -1 1565277137816 ""}
{ "Info" "ISTA_SDC_FOUND" "system/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.sdc " "Reading SDC File: 'system/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Fitter" 0 -1 1565277137914 ""}
{ "Info" "ISTA_SDC_FOUND" "system/synthesis/submodules/system_worker_3_cpu_cpu.sdc " "Reading SDC File: 'system/synthesis/submodules/system_worker_3_cpu_cpu.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Fitter" 0 -1 1565277137968 ""}
{ "Info" "ISTA_SDC_FOUND" "system/synthesis/submodules/system_worker_2_cpu_cpu.sdc " "Reading SDC File: 'system/synthesis/submodules/system_worker_2_cpu_cpu.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Fitter" 0 -1 1565277138289 ""}
{ "Info" "ISTA_SDC_FOUND" "system/synthesis/submodules/system_worker_1_cpu_cpu.sdc " "Reading SDC File: 'system/synthesis/submodules/system_worker_1_cpu_cpu.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Fitter" 0 -1 1565277138614 ""}
{ "Info" "ISTA_SDC_FOUND" "system/synthesis/submodules/system_worker_0_cpu_cpu.sdc " "Reading SDC File: 'system/synthesis/submodules/system_worker_0_cpu_cpu.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Fitter" 0 -1 1565277138925 ""}
{ "Info" "ISTA_SDC_FOUND" "system/synthesis/submodules/system_manager_cpu.sdc " "Reading SDC File: 'system/synthesis/submodules/system_manager_cpu.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Fitter" 0 -1 1565277139246 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "clk_50MHz " "Node: clk_50MHz was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register system:inst\|system_sdram:sdram\|m_addr\[8\] clk_50MHz " "Register system:inst\|system_sdram:sdram\|m_addr\[8\] is being clocked by clk_50MHz" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1565277139763 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1565277139763 "|ivs_project|clk_50MHz"}
{ "Warning" "WSTA_GENERIC_WARNING" "PLL cross checking found inconsistent PLL clock settings: " "PLL cross checking found inconsistent PLL clock settings:" { { "Warning" "WSTA_GENERIC_WARNING" "Node: inst\|altpll_0\|sd1\|pll7\|clk\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000 " "Node: inst\|altpll_0\|sd1\|pll7\|clk\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000" {  } {  } 0 332056 "%1!s!" 0 0 "Design Software" 0 -1 1565277140708 ""} { "Warning" "WSTA_GENERIC_WARNING" "Node: inst\|altpll_0\|sd1\|pll7\|clk\[1\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000 " "Node: inst\|altpll_0\|sd1\|pll7\|clk\[1\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000" {  } {  } 0 332056 "%1!s!" 0 0 "Design Software" 0 -1 1565277140708 ""}  } {  } 0 332056 "%1!s!" 0 0 "Fitter" 0 -1 1565277140708 ""}
{ "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_PARENT" "" "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." { { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Rise) altera_reserved_tck (Rise) setup and hold " "From altera_reserved_tck (Rise) to altera_reserved_tck (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1565277140710 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Rise) altera_reserved_tck (Fall) setup and hold " "From altera_reserved_tck (Rise) to altera_reserved_tck (Fall) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1565277140710 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Fall) altera_reserved_tck (Fall) setup and hold " "From altera_reserved_tck (Fall) to altera_reserved_tck (Fall) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1565277140710 ""}  } {  } 1 332168 "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." 0 0 "Fitter" 0 -1 1565277140710 ""}
{ "Info" "ISTA_USER_TDC_OPTIMIZATION_GOALS" "" "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" {  } {  } 0 332129 "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" 0 0 "Fitter" 0 -1 1565277140712 ""}
{ "Info" "ISTA_REPORT_CLOCKS_INFO" "Found 1 clocks " "Found 1 clocks" { { "Info" "ISTA_REPORT_CLOCKS_INFO" "  Period   Clock Name " "  Period   Clock Name" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1565277140712 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "======== ============ " "======== ============" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1565277140712 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" " 100.000 altera_reserved_tck " " 100.000 altera_reserved_tck" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1565277140712 ""}  } {  } 0 332111 "%1!s!" 0 0 "Fitter" 0 -1 1565277140712 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "clk_50MHz~input (placed in PIN R8 (CLK15, DIFFCLK_6p)) " "Automatically promoted node clk_50MHz~input (placed in PIN R8 (CLK15, DIFFCLK_6p))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G15 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G15" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1565277145214 ""}  } { { "ivs_project.bdf" "" { Schematic "C:/Users/Dejan/13m041vs_projekat/ivs_project/ivs_project.bdf" { { 96 96 264 112 "clk_50MHz" "" } } } } { "temporary_test_loc" "" { Generic "C:/Users/Dejan/13m041vs_projekat/ivs_project/" { { 0 { 0 ""} 0 68705 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1565277145214 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "system:inst\|system_altpll_0:altpll_0\|system_altpll_0_altpll_nqa2:sd1\|wire_pll7_clk\[0\] (placed in counter C0 of PLL_4) " "Automatically promoted node system:inst\|system_altpll_0:altpll_0\|system_altpll_0_altpll_nqa2:sd1\|wire_pll7_clk\[0\] (placed in counter C0 of PLL_4)" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G18 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G18" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1565277145214 ""}  } { { "system/synthesis/submodules/system_altpll_0.v" "" { Text "C:/Users/Dejan/13m041vs_projekat/ivs_project/system/synthesis/submodules/system_altpll_0.v" 192 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Dejan/13m041vs_projekat/ivs_project/" { { 0 { 0 ""} 0 19435 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1565277145214 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "system:inst\|system_altpll_0:altpll_0\|system_altpll_0_altpll_nqa2:sd1\|wire_pll7_clk\[1\] (placed in counter C1 of PLL_4) " "Automatically promoted node system:inst\|system_altpll_0:altpll_0\|system_altpll_0_altpll_nqa2:sd1\|wire_pll7_clk\[1\] (placed in counter C1 of PLL_4)" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G19 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G19" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1565277145214 ""}  } { { "system/synthesis/submodules/system_altpll_0.v" "" { Text "C:/Users/Dejan/13m041vs_projekat/ivs_project/system/synthesis/submodules/system_altpll_0.v" 192 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Dejan/13m041vs_projekat/ivs_project/" { { 0 { 0 ""} 0 19435 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1565277145214 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "altera_internal_jtag~TCKUTAP  " "Automatically promoted node altera_internal_jtag~TCKUTAP " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1565277145214 ""}  } { { "temporary_test_loc" "" { Generic "C:/Users/Dejan/13m041vs_projekat/ivs_project/" { { 0 { 0 ""} 0 67269 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1565277145214 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "pzdyqx:nabboc\|pzdyqx_impl:pzdyqx_impl_inst\|GHVD5181:\\cycloneiii_BITP7563_gen_0:cycloneiii_BITP7563_gen_1\|JEQQ5299_7  " "Automatically promoted node pzdyqx:nabboc\|pzdyqx_impl:pzdyqx_impl_inst\|GHVD5181:\\cycloneiii_BITP7563_gen_0:cycloneiii_BITP7563_gen_1\|JEQQ5299_7 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1565277145214 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "pzdyqx:nabboc\|pzdyqx_impl:pzdyqx_impl_inst\|GHVD5181:\\cycloneiii_BITP7563_gen_0:cycloneiii_BITP7563_gen_1\|JEQQ5299_7~0 " "Destination node pzdyqx:nabboc\|pzdyqx_impl:pzdyqx_impl_inst\|GHVD5181:\\cycloneiii_BITP7563_gen_0:cycloneiii_BITP7563_gen_1\|JEQQ5299_7~0" {  } { { "pzdyqx.vhd" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/pzdyqx.vhd" 730 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Dejan/13m041vs_projekat/ivs_project/" { { 0 { 0 ""} 0 67515 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1565277145214 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1565277145214 ""}  } { { "pzdyqx.vhd" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/pzdyqx.vhd" 730 -1 0 } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "pzdyqx:nabboc\|pzdyqx_impl:pzdyqx_impl_inst\|GHVD5181:\\cycloneiii_BITP7563_gen_0:cycloneiii_BITP7563_gen_1\|JEQQ5299_7" } } } } { "temporary_test_loc" "" { Generic "C:/Users/Dejan/13m041vs_projekat/ivs_project/" { { 0 { 0 ""} 0 67354 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1565277145214 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "pzdyqx:nabboc\|pzdyqx_impl:pzdyqx_impl_inst\|GHVD5181:\\cycloneiii_BITP7563_gen_0:cycloneiii_BITP7563_gen_1\|BITP7563_0  " "Automatically promoted node pzdyqx:nabboc\|pzdyqx_impl:pzdyqx_impl_inst\|GHVD5181:\\cycloneiii_BITP7563_gen_0:cycloneiii_BITP7563_gen_1\|BITP7563_0 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1565277145215 ""}  } { { "pzdyqx.vhd" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/pzdyqx.vhd" 829 -1 0 } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "pzdyqx:nabboc\|pzdyqx_impl:pzdyqx_impl_inst\|GHVD5181:\\cycloneiii_BITP7563_gen_0:cycloneiii_BITP7563_gen_1\|BITP7563_0" } } } } { "temporary_test_loc" "" { Generic "C:/Users/Dejan/13m041vs_projekat/ivs_project/" { { 0 { 0 ""} 0 67376 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1565277145215 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "system:inst\|system_worker_0:worker_0\|system_worker_0_cpu:cpu\|system_worker_0_cpu_cpu:cpu\|hq3myc14108phmpo7y7qmhbp98hy0vq~0  " "Automatically promoted node system:inst\|system_worker_0:worker_0\|system_worker_0_cpu:cpu\|system_worker_0_cpu_cpu:cpu\|hq3myc14108phmpo7y7qmhbp98hy0vq~0 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1565277145215 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "system:inst\|system_worker_0:worker_0\|system_worker_0_cpu:cpu\|system_worker_0_cpu_cpu:cpu\|system_worker_0_cpu_cpu_nios2_oci:the_system_worker_0_cpu_cpu_nios2_oci\|system_worker_0_cpu_cpu_nios2_oci_debug:the_system_worker_0_cpu_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer\|din_s1 " "Destination node system:inst\|system_worker_0:worker_0\|system_worker_0_cpu:cpu\|system_worker_0_cpu_cpu:cpu\|system_worker_0_cpu_cpu_nios2_oci:the_system_worker_0_cpu_cpu_nios2_oci\|system_worker_0_cpu_cpu_nios2_oci_debug:the_system_worker_0_cpu_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer\|din_s1" {  } { { "altera_std_synchronizer.v" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altera_std_synchronizer.v" 45 -1 0 } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "system:inst\|system_worker_0:worker_0\|system_worker_0_cpu:cpu\|system_worker_0_cpu_cpu:cpu\|system_worker_0_cpu_cpu_nios2_oci:the_system_worker_0_cpu_cpu_nios2_oci\|system_worker_0_cpu_cpu_nios2_oci_debug:the_system_worker_0_cpu_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer\|din_s1" } } } } { "temporary_test_loc" "" { Generic "C:/Users/Dejan/13m041vs_projekat/ivs_project/" { { 0 { 0 ""} 0 26074 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1565277145215 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1565277145215 ""}  } { { "temporary_test_loc" "" { Generic "C:/Users/Dejan/13m041vs_projekat/ivs_project/" { { 0 { 0 ""} 0 26893 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1565277145215 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "system:inst\|system_worker_1:worker_1\|system_worker_1_cpu:cpu\|system_worker_1_cpu_cpu:cpu\|hq3myc14108phmpo7y7qmhbp98hy0vq~0  " "Automatically promoted node system:inst\|system_worker_1:worker_1\|system_worker_1_cpu:cpu\|system_worker_1_cpu_cpu:cpu\|hq3myc14108phmpo7y7qmhbp98hy0vq~0 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1565277145215 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "system:inst\|system_worker_1:worker_1\|system_worker_1_cpu:cpu\|system_worker_1_cpu_cpu:cpu\|system_worker_1_cpu_cpu_nios2_oci:the_system_worker_1_cpu_cpu_nios2_oci\|system_worker_1_cpu_cpu_nios2_oci_debug:the_system_worker_1_cpu_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer\|din_s1 " "Destination node system:inst\|system_worker_1:worker_1\|system_worker_1_cpu:cpu\|system_worker_1_cpu_cpu:cpu\|system_worker_1_cpu_cpu_nios2_oci:the_system_worker_1_cpu_cpu_nios2_oci\|system_worker_1_cpu_cpu_nios2_oci_debug:the_system_worker_1_cpu_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer\|din_s1" {  } { { "altera_std_synchronizer.v" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altera_std_synchronizer.v" 45 -1 0 } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "system:inst\|system_worker_1:worker_1\|system_worker_1_cpu:cpu\|system_worker_1_cpu_cpu:cpu\|system_worker_1_cpu_cpu_nios2_oci:the_system_worker_1_cpu_cpu_nios2_oci\|system_worker_1_cpu_cpu_nios2_oci_debug:the_system_worker_1_cpu_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer\|din_s1" } } } } { "temporary_test_loc" "" { Generic "C:/Users/Dejan/13m041vs_projekat/ivs_project/" { { 0 { 0 ""} 0 24853 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1565277145215 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1565277145215 ""}  } { { "temporary_test_loc" "" { Generic "C:/Users/Dejan/13m041vs_projekat/ivs_project/" { { 0 { 0 ""} 0 26895 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1565277145215 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "system:inst\|system_worker_2:worker_2\|system_worker_2_cpu:cpu\|system_worker_2_cpu_cpu:cpu\|hq3myc14108phmpo7y7qmhbp98hy0vq~0  " "Automatically promoted node system:inst\|system_worker_2:worker_2\|system_worker_2_cpu:cpu\|system_worker_2_cpu_cpu:cpu\|hq3myc14108phmpo7y7qmhbp98hy0vq~0 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1565277145216 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "system:inst\|system_worker_2:worker_2\|system_worker_2_cpu:cpu\|system_worker_2_cpu_cpu:cpu\|system_worker_2_cpu_cpu_nios2_oci:the_system_worker_2_cpu_cpu_nios2_oci\|system_worker_2_cpu_cpu_nios2_oci_debug:the_system_worker_2_cpu_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer\|din_s1 " "Destination node system:inst\|system_worker_2:worker_2\|system_worker_2_cpu:cpu\|system_worker_2_cpu_cpu:cpu\|system_worker_2_cpu_cpu_nios2_oci:the_system_worker_2_cpu_cpu_nios2_oci\|system_worker_2_cpu_cpu_nios2_oci_debug:the_system_worker_2_cpu_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer\|din_s1" {  } { { "altera_std_synchronizer.v" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altera_std_synchronizer.v" 45 -1 0 } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "system:inst\|system_worker_2:worker_2\|system_worker_2_cpu:cpu\|system_worker_2_cpu_cpu:cpu\|system_worker_2_cpu_cpu_nios2_oci:the_system_worker_2_cpu_cpu_nios2_oci\|system_worker_2_cpu_cpu_nios2_oci_debug:the_system_worker_2_cpu_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer\|din_s1" } } } } { "temporary_test_loc" "" { Generic "C:/Users/Dejan/13m041vs_projekat/ivs_project/" { { 0 { 0 ""} 0 23192 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1565277145216 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1565277145216 ""}  } { { "temporary_test_loc" "" { Generic "C:/Users/Dejan/13m041vs_projekat/ivs_project/" { { 0 { 0 ""} 0 26897 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1565277145216 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "system:inst\|system_worker_3:worker_3\|system_worker_3_cpu:cpu\|system_worker_3_cpu_cpu:cpu\|hq3myc14108phmpo7y7qmhbp98hy0vq~0  " "Automatically promoted node system:inst\|system_worker_3:worker_3\|system_worker_3_cpu:cpu\|system_worker_3_cpu_cpu:cpu\|hq3myc14108phmpo7y7qmhbp98hy0vq~0 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1565277145216 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "system:inst\|system_worker_3:worker_3\|system_worker_3_cpu:cpu\|system_worker_3_cpu_cpu:cpu\|system_worker_3_cpu_cpu_nios2_oci:the_system_worker_3_cpu_cpu_nios2_oci\|system_worker_3_cpu_cpu_nios2_oci_debug:the_system_worker_3_cpu_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer\|din_s1 " "Destination node system:inst\|system_worker_3:worker_3\|system_worker_3_cpu:cpu\|system_worker_3_cpu_cpu:cpu\|system_worker_3_cpu_cpu_nios2_oci:the_system_worker_3_cpu_cpu_nios2_oci\|system_worker_3_cpu_cpu_nios2_oci_debug:the_system_worker_3_cpu_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer\|din_s1" {  } { { "altera_std_synchronizer.v" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altera_std_synchronizer.v" 45 -1 0 } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "system:inst\|system_worker_3:worker_3\|system_worker_3_cpu:cpu\|system_worker_3_cpu_cpu:cpu\|system_worker_3_cpu_cpu_nios2_oci:the_system_worker_3_cpu_cpu_nios2_oci\|system_worker_3_cpu_cpu_nios2_oci_debug:the_system_worker_3_cpu_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer\|din_s1" } } } } { "temporary_test_loc" "" { Generic "C:/Users/Dejan/13m041vs_projekat/ivs_project/" { { 0 { 0 ""} 0 21532 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1565277145216 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1565277145216 ""}  } { { "temporary_test_loc" "" { Generic "C:/Users/Dejan/13m041vs_projekat/ivs_project/" { { 0 { 0 ""} 0 26899 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1565277145216 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "system:inst\|system_manager:manager\|system_manager_cpu:cpu\|hq3myc14108phmpo7y7qmhbp98hy0vq~0  " "Automatically promoted node system:inst\|system_manager:manager\|system_manager_cpu:cpu\|hq3myc14108phmpo7y7qmhbp98hy0vq~0 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1565277145216 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "system:inst\|system_manager:manager\|system_manager_cpu:cpu\|system_manager_cpu_nios2_oci:the_system_manager_cpu_nios2_oci\|system_manager_cpu_nios2_oci_debug:the_system_manager_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer\|din_s1 " "Destination node system:inst\|system_manager:manager\|system_manager_cpu:cpu\|system_manager_cpu_nios2_oci:the_system_manager_cpu_nios2_oci\|system_manager_cpu_nios2_oci_debug:the_system_manager_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer\|din_s1" {  } { { "altera_std_synchronizer.v" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altera_std_synchronizer.v" 45 -1 0 } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "system:inst\|system_manager:manager\|system_manager_cpu:cpu\|system_manager_cpu_nios2_oci:the_system_manager_cpu_nios2_oci\|system_manager_cpu_nios2_oci_debug:the_system_manager_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer\|din_s1" } } } } { "temporary_test_loc" "" { Generic "C:/Users/Dejan/13m041vs_projekat/ivs_project/" { { 0 { 0 ""} 0 16512 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1565277145216 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1565277145216 ""}  } { { "temporary_test_loc" "" { Generic "C:/Users/Dejan/13m041vs_projekat/ivs_project/" { { 0 { 0 ""} 0 26891 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1565277145216 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "system:inst\|altera_reset_controller:rst_controller_002\|altera_reset_synchronizer:alt_rst_sync_uq1\|altera_reset_synchronizer_int_chain_out  " "Automatically promoted node system:inst\|altera_reset_controller:rst_controller_002\|altera_reset_synchronizer:alt_rst_sync_uq1\|altera_reset_synchronizer_int_chain_out " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1565277145217 ""}  } { { "system/synthesis/submodules/altera_reset_synchronizer.v" "" { Text "C:/Users/Dejan/13m041vs_projekat/ivs_project/system/synthesis/submodules/altera_reset_synchronizer.v" 62 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Dejan/13m041vs_projekat/ivs_project/" { { 0 { 0 ""} 0 19462 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1565277145217 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "system:inst\|altera_reset_controller:rst_controller_001\|r_sync_rst  " "Automatically promoted node system:inst\|altera_reset_controller:rst_controller_001\|r_sync_rst " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1565277145217 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "system:inst\|system_sdram:sdram\|active_rnw~2 " "Destination node system:inst\|system_sdram:sdram\|active_rnw~2" {  } { { "system/synthesis/submodules/system_sdram.v" "" { Text "C:/Users/Dejan/13m041vs_projekat/ivs_project/system/synthesis/submodules/system_sdram.v" 215 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Dejan/13m041vs_projekat/ivs_project/" { { 0 { 0 ""} 0 30262 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1565277145217 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "system:inst\|system_sdram:sdram\|active_cs_n~0 " "Destination node system:inst\|system_sdram:sdram\|active_cs_n~0" {  } { { "system/synthesis/submodules/system_sdram.v" "" { Text "C:/Users/Dejan/13m041vs_projekat/ivs_project/system/synthesis/submodules/system_sdram.v" 212 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Dejan/13m041vs_projekat/ivs_project/" { { 0 { 0 ""} 0 30343 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1565277145217 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "system:inst\|altera_reset_controller:rst_controller_001\|WideOr0~0 " "Destination node system:inst\|altera_reset_controller:rst_controller_001\|WideOr0~0" {  } { { "system/synthesis/submodules/altera_reset_controller.v" "" { Text "C:/Users/Dejan/13m041vs_projekat/ivs_project/system/synthesis/submodules/altera_reset_controller.v" 290 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Dejan/13m041vs_projekat/ivs_project/" { { 0 { 0 ""} 0 30359 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1565277145217 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "system:inst\|system_manager:manager\|system_manager_cpu:cpu\|hq3myc14108phmpo7y7qmhbp98hy0vq~0 " "Destination node system:inst\|system_manager:manager\|system_manager_cpu:cpu\|hq3myc14108phmpo7y7qmhbp98hy0vq~0" {  } { { "temporary_test_loc" "" { Generic "C:/Users/Dejan/13m041vs_projekat/ivs_project/" { { 0 { 0 ""} 0 26891 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1565277145217 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "system:inst\|system_sdram:sdram\|i_refs\[0\] " "Destination node system:inst\|system_sdram:sdram\|i_refs\[0\]" {  } { { "system/synthesis/submodules/system_sdram.v" "" { Text "C:/Users/Dejan/13m041vs_projekat/ivs_project/system/synthesis/submodules/system_sdram.v" 356 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Dejan/13m041vs_projekat/ivs_project/" { { 0 { 0 ""} 0 15108 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1565277145217 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "system:inst\|system_sdram:sdram\|i_refs\[2\] " "Destination node system:inst\|system_sdram:sdram\|i_refs\[2\]" {  } { { "system/synthesis/submodules/system_sdram.v" "" { Text "C:/Users/Dejan/13m041vs_projekat/ivs_project/system/synthesis/submodules/system_sdram.v" 356 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Dejan/13m041vs_projekat/ivs_project/" { { 0 { 0 ""} 0 15106 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1565277145217 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "system:inst\|system_sdram:sdram\|i_refs\[1\] " "Destination node system:inst\|system_sdram:sdram\|i_refs\[1\]" {  } { { "system/synthesis/submodules/system_sdram.v" "" { Text "C:/Users/Dejan/13m041vs_projekat/ivs_project/system/synthesis/submodules/system_sdram.v" 356 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Dejan/13m041vs_projekat/ivs_project/" { { 0 { 0 ""} 0 15107 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1565277145217 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1565277145217 ""}  } { { "system/synthesis/submodules/altera_reset_controller.v" "" { Text "C:/Users/Dejan/13m041vs_projekat/ivs_project/system/synthesis/submodules/altera_reset_controller.v" 288 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Dejan/13m041vs_projekat/ivs_project/" { { 0 { 0 ""} 0 2516 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1565277145217 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "system:inst\|altera_reset_controller:rst_controller_003\|altera_reset_synchronizer:alt_rst_sync_uq1\|altera_reset_synchronizer_int_chain_out  " "Automatically promoted node system:inst\|altera_reset_controller:rst_controller_003\|altera_reset_synchronizer:alt_rst_sync_uq1\|altera_reset_synchronizer_int_chain_out " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1565277145218 ""}  } { { "system/synthesis/submodules/altera_reset_synchronizer.v" "" { Text "C:/Users/Dejan/13m041vs_projekat/ivs_project/system/synthesis/submodules/altera_reset_synchronizer.v" 62 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Dejan/13m041vs_projekat/ivs_project/" { { 0 { 0 ""} 0 19458 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1565277145218 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "system:inst\|system_worker_0:worker_0\|altera_reset_controller:rst_controller\|r_sync_rst  " "Automatically promoted node system:inst\|system_worker_0:worker_0\|altera_reset_controller:rst_controller\|r_sync_rst " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1565277145218 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "system:inst\|system_worker_0:worker_0\|system_worker_0_cpu:cpu\|system_worker_0_cpu_cpu:cpu\|hq3myc14108phmpo7y7qmhbp98hy0vq~0 " "Destination node system:inst\|system_worker_0:worker_0\|system_worker_0_cpu:cpu\|system_worker_0_cpu_cpu:cpu\|hq3myc14108phmpo7y7qmhbp98hy0vq~0" {  } { { "temporary_test_loc" "" { Generic "C:/Users/Dejan/13m041vs_projekat/ivs_project/" { { 0 { 0 ""} 0 26893 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1565277145218 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "system:inst\|system_worker_0:worker_0\|altera_reset_controller:rst_controller\|WideOr0~0 " "Destination node system:inst\|system_worker_0:worker_0\|altera_reset_controller:rst_controller\|WideOr0~0" {  } { { "system/synthesis/submodules/altera_reset_controller.v" "" { Text "C:/Users/Dejan/13m041vs_projekat/ivs_project/system/synthesis/submodules/altera_reset_controller.v" 290 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Dejan/13m041vs_projekat/ivs_project/" { { 0 { 0 ""} 0 31574 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1565277145218 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1565277145218 ""}  } { { "system/synthesis/submodules/altera_reset_controller.v" "" { Text "C:/Users/Dejan/13m041vs_projekat/ivs_project/system/synthesis/submodules/altera_reset_controller.v" 288 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Dejan/13m041vs_projekat/ivs_project/" { { 0 { 0 ""} 0 11516 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1565277145218 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "system:inst\|system_worker_1:worker_1\|altera_reset_controller:rst_controller\|r_sync_rst  " "Automatically promoted node system:inst\|system_worker_1:worker_1\|altera_reset_controller:rst_controller\|r_sync_rst " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1565277145219 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "system:inst\|system_worker_1:worker_1\|system_worker_1_cpu:cpu\|system_worker_1_cpu_cpu:cpu\|hq3myc14108phmpo7y7qmhbp98hy0vq~0 " "Destination node system:inst\|system_worker_1:worker_1\|system_worker_1_cpu:cpu\|system_worker_1_cpu_cpu:cpu\|hq3myc14108phmpo7y7qmhbp98hy0vq~0" {  } { { "temporary_test_loc" "" { Generic "C:/Users/Dejan/13m041vs_projekat/ivs_project/" { { 0 { 0 ""} 0 26895 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1565277145219 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "system:inst\|system_worker_1:worker_1\|altera_reset_controller:rst_controller\|WideOr0~0 " "Destination node system:inst\|system_worker_1:worker_1\|altera_reset_controller:rst_controller\|WideOr0~0" {  } { { "system/synthesis/submodules/altera_reset_controller.v" "" { Text "C:/Users/Dejan/13m041vs_projekat/ivs_project/system/synthesis/submodules/altera_reset_controller.v" 290 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Dejan/13m041vs_projekat/ivs_project/" { { 0 { 0 ""} 0 31728 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1565277145219 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1565277145219 ""}  } { { "system/synthesis/submodules/altera_reset_controller.v" "" { Text "C:/Users/Dejan/13m041vs_projekat/ivs_project/system/synthesis/submodules/altera_reset_controller.v" 288 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Dejan/13m041vs_projekat/ivs_project/" { { 0 { 0 ""} 0 23927 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1565277145219 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "system:inst\|system_worker_2:worker_2\|altera_reset_controller:rst_controller\|r_sync_rst  " "Automatically promoted node system:inst\|system_worker_2:worker_2\|altera_reset_controller:rst_controller\|r_sync_rst " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1565277145219 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "system:inst\|system_worker_2:worker_2\|system_worker_2_cpu:cpu\|system_worker_2_cpu_cpu:cpu\|hq3myc14108phmpo7y7qmhbp98hy0vq~0 " "Destination node system:inst\|system_worker_2:worker_2\|system_worker_2_cpu:cpu\|system_worker_2_cpu_cpu:cpu\|hq3myc14108phmpo7y7qmhbp98hy0vq~0" {  } { { "temporary_test_loc" "" { Generic "C:/Users/Dejan/13m041vs_projekat/ivs_project/" { { 0 { 0 ""} 0 26897 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1565277145219 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "system:inst\|system_worker_2:worker_2\|altera_reset_controller:rst_controller\|WideOr0~0 " "Destination node system:inst\|system_worker_2:worker_2\|altera_reset_controller:rst_controller\|WideOr0~0" {  } { { "system/synthesis/submodules/altera_reset_controller.v" "" { Text "C:/Users/Dejan/13m041vs_projekat/ivs_project/system/synthesis/submodules/altera_reset_controller.v" 290 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Dejan/13m041vs_projekat/ivs_project/" { { 0 { 0 ""} 0 32008 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1565277145219 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1565277145219 ""}  } { { "system/synthesis/submodules/altera_reset_controller.v" "" { Text "C:/Users/Dejan/13m041vs_projekat/ivs_project/system/synthesis/submodules/altera_reset_controller.v" 288 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Dejan/13m041vs_projekat/ivs_project/" { { 0 { 0 ""} 0 22267 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1565277145219 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "system:inst\|system_worker_3:worker_3\|altera_reset_controller:rst_controller\|r_sync_rst  " "Automatically promoted node system:inst\|system_worker_3:worker_3\|altera_reset_controller:rst_controller\|r_sync_rst " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1565277145219 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "system:inst\|system_worker_3:worker_3\|system_worker_3_cpu:cpu\|system_worker_3_cpu_cpu:cpu\|hq3myc14108phmpo7y7qmhbp98hy0vq~0 " "Destination node system:inst\|system_worker_3:worker_3\|system_worker_3_cpu:cpu\|system_worker_3_cpu_cpu:cpu\|hq3myc14108phmpo7y7qmhbp98hy0vq~0" {  } { { "temporary_test_loc" "" { Generic "C:/Users/Dejan/13m041vs_projekat/ivs_project/" { { 0 { 0 ""} 0 26899 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1565277145219 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "system:inst\|system_worker_3:worker_3\|altera_reset_controller:rst_controller\|WideOr0~0 " "Destination node system:inst\|system_worker_3:worker_3\|altera_reset_controller:rst_controller\|WideOr0~0" {  } { { "system/synthesis/submodules/altera_reset_controller.v" "" { Text "C:/Users/Dejan/13m041vs_projekat/ivs_project/system/synthesis/submodules/altera_reset_controller.v" 290 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Dejan/13m041vs_projekat/ivs_project/" { { 0 { 0 ""} 0 31870 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1565277145219 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1565277145219 ""}  } { { "system/synthesis/submodules/altera_reset_controller.v" "" { Text "C:/Users/Dejan/13m041vs_projekat/ivs_project/system/synthesis/submodules/altera_reset_controller.v" 288 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Dejan/13m041vs_projekat/ivs_project/" { { 0 { 0 ""} 0 20606 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1565277145219 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "sld_hub:auto_hub\|alt_sld_fab_with_jtag_input:\\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric\|alt_sld_fab:instrumentation_fabric\|alt_sld_fab_alt_sld_fab:alt_sld_fab\|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric\|sld_jtag_hub:\\jtag_hub_gen:real_sld_jtag_hub\|clr_reg  " "Automatically promoted node sld_hub:auto_hub\|alt_sld_fab_with_jtag_input:\\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric\|alt_sld_fab:instrumentation_fabric\|alt_sld_fab_alt_sld_fab:alt_sld_fab\|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric\|sld_jtag_hub:\\jtag_hub_gen:real_sld_jtag_hub\|clr_reg " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1565277145220 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "sld_hub:auto_hub\|alt_sld_fab_with_jtag_input:\\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric\|alt_sld_fab:instrumentation_fabric\|alt_sld_fab_alt_sld_fab:alt_sld_fab\|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric\|sld_jtag_hub:\\jtag_hub_gen:real_sld_jtag_hub\|clr_reg~_wirecell " "Destination node sld_hub:auto_hub\|alt_sld_fab_with_jtag_input:\\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric\|alt_sld_fab:instrumentation_fabric\|alt_sld_fab_alt_sld_fab:alt_sld_fab\|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric\|sld_jtag_hub:\\jtag_hub_gen:real_sld_jtag_hub\|clr_reg~_wirecell" {  } { { "sld_jtag_hub.vhd" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_jtag_hub.vhd" 255 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Dejan/13m041vs_projekat/ivs_project/" { { 0 { 0 ""} 0 68664 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1565277145220 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1565277145220 ""}  } { { "sld_jtag_hub.vhd" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_jtag_hub.vhd" 255 -1 0 } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_hub:auto_hub\|alt_sld_fab_with_jtag_input:\\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric\|alt_sld_fab:instrumentation_fabric\|alt_sld_fab_alt_sld_fab:alt_sld_fab\|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric\|sld_jtag_hub:\\jtag_hub_gen:real_sld_jtag_hub\|clr_reg" } } } } { "temporary_test_loc" "" { Generic "C:/Users/Dejan/13m041vs_projekat/ivs_project/" { { 0 { 0 ""} 0 67678 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1565277145220 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "system:inst\|altera_reset_controller:rst_controller_001\|merged_reset~0  " "Automatically promoted node system:inst\|altera_reset_controller:rst_controller_001\|merged_reset~0 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1565277145221 ""}  } { { "system/synthesis/submodules/altera_reset_controller.v" "" { Text "C:/Users/Dejan/13m041vs_projekat/ivs_project/system/synthesis/submodules/altera_reset_controller.v" 134 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Dejan/13m041vs_projekat/ivs_project/" { { 0 { 0 ""} 0 40664 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1565277145221 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1565277153672 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1565277153755 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1565277153759 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1565277153872 ""}
{ "Warning" "WFSAC_FSAC_IGNORED_FAST_REGISTER_IO_ASSIGNMENTS" "" "Ignoring invalid fast I/O register assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." {  } {  } 0 176250 "Ignoring invalid fast I/O register assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." 0 0 "Fitter" 0 -1 1565277154066 ""}
{ "Warning" "WFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS" "" "Ignoring some wildcard destinations of fast I/O register assignments" { { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[9\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[9\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1565277154066 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[8\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[8\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1565277154066 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[7\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[7\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1565277154066 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[6\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[6\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1565277154066 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[5\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[5\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1565277154066 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[4\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[4\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1565277154066 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[3\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[3\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1565277154066 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[2\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[2\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1565277154066 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[1\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[1\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1565277154066 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[15\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[15\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1565277154066 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[14\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[14\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1565277154066 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[13\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[13\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1565277154066 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[12\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[12\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1565277154066 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[11\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[11\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1565277154066 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[10\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[10\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1565277154066 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[0\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[0\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1565277154066 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_cmd\[2\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_cmd\[2\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1565277154066 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_cmd\[1\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_cmd\[1\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1565277154066 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_cmd\[0\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_cmd\[0\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1565277154066 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Enable Register ON oe " "Wildcard assignment \"Fast Output Enable Register=ON\" to \"oe\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1565277154066 ""}  } {  } 0 176251 "Ignoring some wildcard destinations of fast I/O register assignments" 0 0 "Fitter" 0 -1 1565277154066 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1565277154068 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1565277154237 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1565277162190 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NUM_REGISTERS_PACKED_INTO_ATOM_TYPE" "50 Block RAM " "Packed 50 registers into blocks of type Block RAM" {  } {  } 1 176218 "Packed %1!d! registers into blocks of type %2!s!" 0 0 "Design Software" 0 -1 1565277162271 ""} { "Extra Info" "IFSAC_NUM_REGISTERS_PACKED_INTO_ATOM_TYPE" "240 Embedded multiplier block " "Packed 240 registers into blocks of type Embedded multiplier block" {  } {  } 1 176218 "Packed %1!d! registers into blocks of type %2!s!" 0 0 "Design Software" 0 -1 1565277162271 ""} { "Extra Info" "IFSAC_NUM_REGISTERS_PACKED_INTO_ATOM_TYPE" "320 Embedded multiplier output " "Packed 320 registers into blocks of type Embedded multiplier output" {  } {  } 1 176218 "Packed %1!d! registers into blocks of type %2!s!" 0 0 "Design Software" 0 -1 1565277162271 ""} { "Extra Info" "IFSAC_NUM_REGISTERS_PACKED_INTO_ATOM_TYPE" "16 I/O Input Buffer " "Packed 16 registers into blocks of type I/O Input Buffer" {  } {  } 1 176218 "Packed %1!d! registers into blocks of type %2!s!" 0 0 "Design Software" 0 -1 1565277162271 ""} { "Extra Info" "IFSAC_NUM_REGISTERS_PACKED_INTO_ATOM_TYPE" "53 I/O Output Buffer " "Packed 53 registers into blocks of type I/O Output Buffer" {  } {  } 1 176218 "Packed %1!d! registers into blocks of type %2!s!" 0 0 "Design Software" 0 -1 1565277162271 ""} { "Extra Info" "IFSAC_NUM_REGISTERS_DUPLICATED" "274 " "Created 274 register duplicates" {  } {  } 1 176220 "Created %1!d! register duplicates" 0 0 "Design Software" 0 -1 1565277162271 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1565277162271 ""}
{ "Warning" "WCUT_PLL_CLK_FEEDS_NON_DEDICATED_IO" "system:inst\|system_altpll_0:altpll_0\|system_altpll_0_altpll_nqa2:sd1\|pll7 clk\[1\] sdram_clk~output " "PLL \"system:inst\|system_altpll_0:altpll_0\|system_altpll_0_altpll_nqa2:sd1\|pll7\" output port clk\[1\] feeds output pin \"sdram_clk~output\" via non-dedicated routing -- jitter performance depends on switching rate of other design elements. Use PLL dedicated clock outputs to ensure jitter performance" {  } { { "system/synthesis/submodules/system_altpll_0.v" "" { Text "C:/Users/Dejan/13m041vs_projekat/ivs_project/system/synthesis/submodules/system_altpll_0.v" 150 -1 0 } } { "system/synthesis/submodules/system_altpll_0.v" "" { Text "C:/Users/Dejan/13m041vs_projekat/ivs_project/system/synthesis/submodules/system_altpll_0.v" 288 0 0 } } { "system/synthesis/system.v" "" { Text "C:/Users/Dejan/13m041vs_projekat/ivs_project/system/synthesis/system.v" 156 0 0 } } { "ivs_project.bdf" "" { Schematic "C:/Users/Dejan/13m041vs_projekat/ivs_project/ivs_project.bdf" { { 32 264 520 344 "inst" "" } } } } { "ivs_project.bdf" "" { Schematic "C:/Users/Dejan/13m041vs_projekat/ivs_project/ivs_project.bdf" { { 96 520 696 112 "sdram_clk" "" } } } }  } 0 15064 "PLL \"%1!s!\" output port %2!s! feeds output pin \"%3!s!\" via non-dedicated routing -- jitter performance depends on switching rate of other design elements. Use PLL dedicated clock outputs to ensure jitter performance" 0 0 "Fitter" 0 -1 1565277163072 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:39 " "Fitter preparation operations ending: elapsed time is 00:00:39" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1565277165561 ""}
{ "Info" "IVPR20K_VPR_FAMILY_APL_ERROR" "" "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." {  } {  } 0 14896 "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." 0 0 "Fitter" 0 -1 1565277165666 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1565277174805 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:26 " "Fitter placement preparation operations ending: elapsed time is 00:00:26" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1565277200506 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1565277201152 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1565277289426 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:01:29 " "Fitter placement operations ending: elapsed time is 00:01:29" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1565277289426 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1565277299418 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "33 " "Router estimated average interconnect usage is 33% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "48 X10_Y11 X20_Y22 " "Router estimated peak interconnect usage is 48% of the available device resources in the region that extends from location X10_Y11 to location X20_Y22" {  } { { "loc" "" { Generic "C:/Users/Dejan/13m041vs_projekat/ivs_project/" { { 1 { 0 "Router estimated peak interconnect usage is 48% of the available device resources in the region that extends from location X10_Y11 to location X20_Y22"} { { 12 { 0 ""} 10 11 11 12 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Design Software" 0 -1 1565277321087 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1565277321087 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Design Software" 0 -1 1565277335093 ""} { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_TIMING" "" "Optimizations that may affect the design's timing were skipped" {  } {  } 0 170200 "Optimizations that may affect the design's timing were skipped" 0 0 "Design Software" 0 -1 1565277335093 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1565277335093 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:33 " "Fitter routing operations ending: elapsed time is 00:00:33" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1565277335102 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "the Fitter 7.89 " "Total time spent on timing analysis during the Fitter is 7.89 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1565277336719 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1565277337141 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1565277342286 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1565277342312 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1565277347442 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:21 " "Fitter post-fit operations ending: elapsed time is 00:00:21" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1565277357220 ""}
{ "Warning" "WFITCC_FITCC_IGNORED_ASSIGNMENT" "" "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." {  } {  } 0 171167 "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." 0 0 "Fitter" 0 -1 1565277360954 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/Dejan/13m041vs_projekat/ivs_project/output_files/ivs_project.fit.smsg " "Generated suppressed messages file C:/Users/Dejan/13m041vs_projekat/ivs_project/output_files/ivs_project.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1565277364447 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 15 s Quartus Prime " "Quartus Prime Fitter was successful. 0 errors, 15 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5607 " "Peak virtual memory: 5607 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1565277374627 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Aug 08 17:16:14 2019 " "Processing ended: Thu Aug 08 17:16:14 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1565277374627 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:04:20 " "Elapsed time: 00:04:20" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1565277374627 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:06:00 " "Total CPU time (on all processors): 00:06:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1565277374627 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1565277374627 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1565277377622 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus Prime " "Running Quartus Prime Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1565277377633 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Aug 08 17:16:17 2019 " "Processing started: Thu Aug 08 17:16:17 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1565277377633 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1565277377633 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off ivs_project -c ivs_project " "Command: quartus_asm --read_settings_files=off --write_settings_files=off ivs_project -c ivs_project" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1565277377633 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Assembler" 0 -1 1565277380444 ""}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Writing out detailed assembly data for power analysis" {  } {  } 0 115031 "Writing out detailed assembly data for power analysis" 0 0 "Assembler" 0 -1 1565277384932 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1565277385054 ""}
{ "Info" "IASM_ASM_USED_TIME_LIMITED_CORE" "" "Design contains a time-limited core -- only a single, time-limited programming file can be generated" {  } {  } 0 115017 "Design contains a time-limited core -- only a single, time-limited programming file can be generated" 0 0 "Assembler" 0 -1 1565277385337 ""}
{ "Warning" "WPGMIO_CAN_NOT_CONVERT_TIME_LIMITED_SOF" "" "Can't convert time-limited SOF into POF, HEX File, TTF, or RBF" {  } {  } 0 210042 "Can't convert time-limited SOF into POF, HEX File, TTF, or RBF" 0 0 "Assembler" 0 -1 1565277385766 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 2 s Quartus Prime " "Quartus Prime Assembler was successful. 0 errors, 2 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4784 " "Peak virtual memory: 4784 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1565277386307 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Aug 08 17:16:26 2019 " "Processing ended: Thu Aug 08 17:16:26 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1565277386307 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:09 " "Elapsed time: 00:00:09" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1565277386307 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:08 " "Total CPU time (on all processors): 00:00:08" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1565277386307 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1565277386307 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1565277387525 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1565277390280 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Timing Analyzer Quartus Prime " "Running Quartus Prime Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1565277390292 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Aug 08 17:16:28 2019 " "Processing started: Thu Aug 08 17:16:28 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1565277390292 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Timing Analyzer" 0 -1 1565277390292 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta ivs_project -c ivs_project " "Command: quartus_sta ivs_project -c ivs_project" {  } {  } 0 0 "Command: %1!s!" 0 0 "Timing Analyzer" 0 -1 1565277390293 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Timing Analyzer" 0 0 1565277390855 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Timing Analyzer" 0 -1 1565277396935 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Timing Analyzer" 0 -1 1565277396935 ""}
{ "Info" "ICUT_CUT_DEFAULT_OPERATING_CONDITION" "High junction temperature 85 " "High junction temperature operating condition is not set. Assuming a default value of '85'." {  } {  } 0 21076 "%1!s! operating condition is not set. Assuming a default value of '%2!s!'." 0 0 "Timing Analyzer" 0 -1 1565277397073 ""}
{ "Info" "ICUT_CUT_DEFAULT_OPERATING_CONDITION" "Low junction temperature 0 " "Low junction temperature operating condition is not set. Assuming a default value of '0'." {  } {  } 0 21076 "%1!s! operating condition is not set. Assuming a default value of '%2!s!'." 0 0 "Timing Analyzer" 0 -1 1565277397073 ""}
{ "Info" "ISTA_SDC_STATEMENT_PARENT" "" "Evaluating HDL-embedded SDC commands" { { "Info" "ISTA_SDC_STATEMENT_ENTITY" "GHVD5181 " "Entity GHVD5181" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_disable_timing \[get_cells -hierarchical QXXQ6833_0\] " "set_disable_timing \[get_cells -hierarchical QXXQ6833_0\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1565277400211 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_disable_timing \[get_cells -hierarchical JEQQ5299_0\] " "set_disable_timing \[get_cells -hierarchical JEQQ5299_0\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1565277400211 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_disable_timing \[get_cells -hierarchical JEQQ5299_1\] " "set_disable_timing \[get_cells -hierarchical JEQQ5299_1\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1565277400211 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_disable_timing \[get_cells -hierarchical JEQQ5299_2\] " "set_disable_timing \[get_cells -hierarchical JEQQ5299_2\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1565277400211 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_disable_timing \[get_cells -hierarchical JEQQ5299_3\] " "set_disable_timing \[get_cells -hierarchical JEQQ5299_3\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1565277400211 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_disable_timing \[get_cells -hierarchical JEQQ5299_4\] " "set_disable_timing \[get_cells -hierarchical JEQQ5299_4\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1565277400211 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_disable_timing \[get_cells -hierarchical JEQQ5299_5\] " "set_disable_timing \[get_cells -hierarchical JEQQ5299_5\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1565277400211 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_disable_timing \[get_cells -hierarchical JEQQ5299_6\] " "set_disable_timing \[get_cells -hierarchical JEQQ5299_6\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1565277400211 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_disable_timing \[get_cells -hierarchical JEQQ5299_7\] " "set_disable_timing \[get_cells -hierarchical JEQQ5299_7\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1565277400211 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_disable_timing \[get_cells -hierarchical BITP7563_0\] " "set_disable_timing \[get_cells -hierarchical BITP7563_0\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1565277400211 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1565277400211 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "alt_jtag_atlantic " "Entity alt_jtag_atlantic" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate1*\}\]  " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate1*\}\] " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1565277400211 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1565277400211 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1565277400211 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1565277400211 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1565277400211 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1565277400211 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1565277400211 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1565277400211 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1565277400211 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|read1*\}\]  " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|read1*\}\] " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1565277400211 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read_req\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read_req\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1565277400211 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1565277400211 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|t_dav\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|tck_t_dav\}\] " "set_false_path -from \[get_registers \{*\|t_dav\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|tck_t_dav\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1565277400211 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|user_saw_rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid0*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|user_saw_rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid0*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1565277400211 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1565277400211 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1565277400211 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1565277400211 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1565277400211 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1565277400211 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1565277400211 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1565277400211 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1565277400211 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|write1*\}\]  " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|write1*\}\] " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1565277400211 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_ena*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_ena*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1565277400211 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_pause*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_pause*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1565277400211 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_valid\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_valid\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1565277400211 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1565277400211 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "altera_std_synchronizer " "Entity altera_std_synchronizer" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -to \[get_keepers \{*altera_std_synchronizer:*\|din_s1\}\] " "set_false_path -to \[get_keepers \{*altera_std_synchronizer:*\|din_s1\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1565277400211 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1565277400211 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "pzdyqx_impl " "Entity pzdyqx_impl" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_keepers \{altera_reserved_tdi\}\] -to \[get_keepers \{pzdyqx*\}\] " "set_false_path -from \[get_keepers \{altera_reserved_tdi\}\] -to \[get_keepers \{pzdyqx*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1565277400211 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1565277400211 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "sld_hub " "Entity sld_hub" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 10MHz    " "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 10MHz   " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1565277400211 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_clock_groups -asynchronous -group \{altera_reserved_tck\} " "set_clock_groups -asynchronous -group \{altera_reserved_tck\}" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1565277400211 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1565277400211 ""}  } {  } 0 332164 "Evaluating HDL-embedded SDC commands" 0 0 "Timing Analyzer" 0 -1 1565277400211 ""}
{ "Info" "ISTA_SDC_FOUND" "system/synthesis/submodules/altera_reset_controller.sdc " "Reading SDC File: 'system/synthesis/submodules/altera_reset_controller.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Timing Analyzer" 0 -1 1565277400999 ""}
{ "Info" "ISTA_SDC_FOUND" "system/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.sdc " "Reading SDC File: 'system/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Timing Analyzer" 0 -1 1565277401125 ""}
{ "Info" "ISTA_SDC_FOUND" "system/synthesis/submodules/system_worker_3_cpu_cpu.sdc " "Reading SDC File: 'system/synthesis/submodules/system_worker_3_cpu_cpu.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Timing Analyzer" 0 -1 1565277401169 ""}
{ "Info" "ISTA_SDC_FOUND" "system/synthesis/submodules/system_worker_2_cpu_cpu.sdc " "Reading SDC File: 'system/synthesis/submodules/system_worker_2_cpu_cpu.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Timing Analyzer" 0 -1 1565277401355 ""}
{ "Info" "ISTA_SDC_FOUND" "system/synthesis/submodules/system_worker_1_cpu_cpu.sdc " "Reading SDC File: 'system/synthesis/submodules/system_worker_1_cpu_cpu.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Timing Analyzer" 0 -1 1565277401545 ""}
{ "Info" "ISTA_SDC_FOUND" "system/synthesis/submodules/system_worker_0_cpu_cpu.sdc " "Reading SDC File: 'system/synthesis/submodules/system_worker_0_cpu_cpu.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Timing Analyzer" 0 -1 1565277401732 ""}
{ "Info" "ISTA_SDC_FOUND" "system/synthesis/submodules/system_manager_cpu.sdc " "Reading SDC File: 'system/synthesis/submodules/system_manager_cpu.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Timing Analyzer" 0 -1 1565277401920 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "clk_50MHz " "Node: clk_50MHz was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register system:inst\|system_sdram:sdram\|m_addr\[8\] clk_50MHz " "Register system:inst\|system_sdram:sdram\|m_addr\[8\] is being clocked by clk_50MHz" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1565277402280 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1565277402280 "|ivs_project|clk_50MHz"}
{ "Warning" "WSTA_GENERIC_WARNING" "PLL cross checking found inconsistent PLL clock settings: " "PLL cross checking found inconsistent PLL clock settings:" { { "Warning" "WSTA_GENERIC_WARNING" "Node: inst\|altpll_0\|sd1\|pll7\|clk\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000 " "Node: inst\|altpll_0\|sd1\|pll7\|clk\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000" {  } {  } 0 332056 "%1!s!" 0 0 "Design Software" 0 -1 1565277402836 ""} { "Warning" "WSTA_GENERIC_WARNING" "Node: inst\|altpll_0\|sd1\|pll7\|clk\[1\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000 " "Node: inst\|altpll_0\|sd1\|pll7\|clk\[1\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000" {  } {  } 0 332056 "%1!s!" 0 0 "Design Software" 0 -1 1565277402836 ""}  } {  } 0 332056 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1565277402836 ""}
{ "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_PARENT" "" "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." { { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Rise) altera_reserved_tck (Rise) setup and hold " "From altera_reserved_tck (Rise) to altera_reserved_tck (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1565277402837 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Rise) altera_reserved_tck (Fall) setup and hold " "From altera_reserved_tck (Rise) to altera_reserved_tck (Fall) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1565277402837 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Fall) altera_reserved_tck (Fall) setup and hold " "From altera_reserved_tck (Fall) to altera_reserved_tck (Fall) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1565277402837 ""}  } {  } 1 332168 "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." 0 0 "Timing Analyzer" 0 -1 1565277402837 ""}
{ "Info" "0" "" "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Timing Analyzer" 0 0 1565277402840 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 85C Model" 0 0 "Timing Analyzer" 0 0 1565277402910 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 44.899 " "Worst-case setup slack is 44.899" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1565277403152 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1565277403152 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   44.899               0.000 altera_reserved_tck  " "   44.899               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1565277403152 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1565277403152 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.358 " "Worst-case hold slack is 0.358" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1565277403184 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1565277403184 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.358               0.000 altera_reserved_tck  " "    0.358               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1565277403184 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1565277403184 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 45.841 " "Worst-case recovery slack is 45.841" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1565277403203 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1565277403203 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   45.841               0.000 altera_reserved_tck  " "   45.841               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1565277403203 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1565277403203 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 1.319 " "Worst-case removal slack is 1.319" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1565277403226 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1565277403226 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.319               0.000 altera_reserved_tck  " "    1.319               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1565277403226 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1565277403226 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 49.624 " "Worst-case minimum pulse width slack is 49.624" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1565277403238 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1565277403238 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   49.624               0.000 altera_reserved_tck  " "   49.624               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1565277403238 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1565277403238 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 12 synchronizer chains. " "Report Metastability: Found 12 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n " "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1565277403586 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Number of Synchronizer Chains Found: 12 " "Number of Synchronizer Chains Found: 12" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1565277403586 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Shortest Synchronizer Chain: 2 Registers " "Shortest Synchronizer Chain: 2 Registers" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1565277403586 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Fraction of Chains for which MTBFs Could Not be Calculated: 0.167 " "Fraction of Chains for which MTBFs Could Not be Calculated: 0.167" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1565277403586 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst Case Available Settling Time: 197.466 ns " "Worst Case Available Settling Time: 197.466 ns" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1565277403586 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" " " "" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1565277403586 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions. " "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1565277403586 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 10.8 " "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 10.8" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1565277403586 ""}  } {  } 0 332114 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1565277403586 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 0C Model" 0 0 "Timing Analyzer" 0 0 1565277403605 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1565277403756 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1565277409050 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "clk_50MHz " "Node: clk_50MHz was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register system:inst\|system_sdram:sdram\|m_addr\[8\] clk_50MHz " "Register system:inst\|system_sdram:sdram\|m_addr\[8\] is being clocked by clk_50MHz" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1565277410754 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1565277410754 "|ivs_project|clk_50MHz"}
{ "Warning" "WSTA_GENERIC_WARNING" "PLL cross checking found inconsistent PLL clock settings: " "PLL cross checking found inconsistent PLL clock settings:" { { "Warning" "WSTA_GENERIC_WARNING" "Node: inst\|altpll_0\|sd1\|pll7\|clk\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000 " "Node: inst\|altpll_0\|sd1\|pll7\|clk\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000" {  } {  } 0 332056 "%1!s!" 0 0 "Design Software" 0 -1 1565277410808 ""} { "Warning" "WSTA_GENERIC_WARNING" "Node: inst\|altpll_0\|sd1\|pll7\|clk\[1\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000 " "Node: inst\|altpll_0\|sd1\|pll7\|clk\[1\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000" {  } {  } 0 332056 "%1!s!" 0 0 "Design Software" 0 -1 1565277410808 ""}  } {  } 0 332056 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1565277410808 ""}
{ "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_PARENT" "" "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." { { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Rise) altera_reserved_tck (Rise) setup and hold " "From altera_reserved_tck (Rise) to altera_reserved_tck (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1565277410808 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Rise) altera_reserved_tck (Fall) setup and hold " "From altera_reserved_tck (Rise) to altera_reserved_tck (Fall) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1565277410808 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Fall) altera_reserved_tck (Fall) setup and hold " "From altera_reserved_tck (Fall) to altera_reserved_tck (Fall) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1565277410808 ""}  } {  } 1 332168 "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." 0 0 "Timing Analyzer" 0 -1 1565277410808 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 45.512 " "Worst-case setup slack is 45.512" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1565277410903 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1565277410903 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   45.512               0.000 altera_reserved_tck  " "   45.512               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1565277410903 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1565277410903 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.311 " "Worst-case hold slack is 0.311" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1565277410937 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1565277410937 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.311               0.000 altera_reserved_tck  " "    0.311               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1565277410937 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1565277410937 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 46.337 " "Worst-case recovery slack is 46.337" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1565277410959 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1565277410959 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   46.337               0.000 altera_reserved_tck  " "   46.337               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1565277410959 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1565277410959 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 1.203 " "Worst-case removal slack is 1.203" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1565277410992 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1565277410992 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.203               0.000 altera_reserved_tck  " "    1.203               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1565277410992 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1565277410992 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 49.606 " "Worst-case minimum pulse width slack is 49.606" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1565277411006 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1565277411006 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   49.606               0.000 altera_reserved_tck  " "   49.606               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1565277411006 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1565277411006 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 12 synchronizer chains. " "Report Metastability: Found 12 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n " "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1565277411342 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Number of Synchronizer Chains Found: 12 " "Number of Synchronizer Chains Found: 12" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1565277411342 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Shortest Synchronizer Chain: 2 Registers " "Shortest Synchronizer Chain: 2 Registers" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1565277411342 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Fraction of Chains for which MTBFs Could Not be Calculated: 0.167 " "Fraction of Chains for which MTBFs Could Not be Calculated: 0.167" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1565277411342 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst Case Available Settling Time: 197.743 ns " "Worst Case Available Settling Time: 197.743 ns" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1565277411342 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" " " "" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1565277411342 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions. " "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1565277411342 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 10.8 " "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 10.8" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1565277411342 ""}  } {  } 0 332114 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1565277411342 ""}
{ "Info" "0" "" "Analyzing Fast 1200mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1200mV 0C Model" 0 0 "Timing Analyzer" 0 0 1565277411369 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "clk_50MHz " "Node: clk_50MHz was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register system:inst\|system_sdram:sdram\|m_addr\[8\] clk_50MHz " "Register system:inst\|system_sdram:sdram\|m_addr\[8\] is being clocked by clk_50MHz" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1565277412517 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1565277412517 "|ivs_project|clk_50MHz"}
{ "Warning" "WSTA_GENERIC_WARNING" "PLL cross checking found inconsistent PLL clock settings: " "PLL cross checking found inconsistent PLL clock settings:" { { "Warning" "WSTA_GENERIC_WARNING" "Node: inst\|altpll_0\|sd1\|pll7\|clk\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000 " "Node: inst\|altpll_0\|sd1\|pll7\|clk\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000" {  } {  } 0 332056 "%1!s!" 0 0 "Design Software" 0 -1 1565277412572 ""} { "Warning" "WSTA_GENERIC_WARNING" "Node: inst\|altpll_0\|sd1\|pll7\|clk\[1\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000 " "Node: inst\|altpll_0\|sd1\|pll7\|clk\[1\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000" {  } {  } 0 332056 "%1!s!" 0 0 "Design Software" 0 -1 1565277412572 ""}  } {  } 0 332056 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1565277412572 ""}
{ "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_PARENT" "" "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." { { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Rise) altera_reserved_tck (Rise) setup and hold " "From altera_reserved_tck (Rise) to altera_reserved_tck (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1565277412572 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Rise) altera_reserved_tck (Fall) setup and hold " "From altera_reserved_tck (Rise) to altera_reserved_tck (Fall) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1565277412572 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Fall) altera_reserved_tck (Fall) setup and hold " "From altera_reserved_tck (Fall) to altera_reserved_tck (Fall) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1565277412572 ""}  } {  } 1 332168 "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." 0 0 "Timing Analyzer" 0 -1 1565277412572 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 47.288 " "Worst-case setup slack is 47.288" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1565277412610 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1565277412610 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   47.288               0.000 altera_reserved_tck  " "   47.288               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1565277412610 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1565277412610 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.188 " "Worst-case hold slack is 0.188" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1565277412645 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1565277412645 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.188               0.000 altera_reserved_tck  " "    0.188               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1565277412645 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1565277412645 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 47.675 " "Worst-case recovery slack is 47.675" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1565277412666 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1565277412666 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   47.675               0.000 altera_reserved_tck  " "   47.675               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1565277412666 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1565277412666 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.728 " "Worst-case removal slack is 0.728" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1565277412686 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1565277412686 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.728               0.000 altera_reserved_tck  " "    0.728               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1565277412686 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1565277412686 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 49.483 " "Worst-case minimum pulse width slack is 49.483" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1565277412704 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1565277412704 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   49.483               0.000 altera_reserved_tck  " "   49.483               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1565277412704 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1565277412704 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 12 synchronizer chains. " "Report Metastability: Found 12 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n " "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1565277413059 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Number of Synchronizer Chains Found: 12 " "Number of Synchronizer Chains Found: 12" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1565277413059 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Shortest Synchronizer Chain: 2 Registers " "Shortest Synchronizer Chain: 2 Registers" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1565277413059 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Fraction of Chains for which MTBFs Could Not be Calculated: 0.167 " "Fraction of Chains for which MTBFs Could Not be Calculated: 0.167" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1565277413059 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst Case Available Settling Time: 198.617 ns " "Worst Case Available Settling Time: 198.617 ns" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1565277413059 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" " " "" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1565277413059 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions. " "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1565277413059 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 10.8 " "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 10.8" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1565277413059 ""}  } {  } 0 332114 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1565277413059 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1565277413944 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1565277413952 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Timing Analyzer 0 s 25 s Quartus Prime " "Quartus Prime Timing Analyzer was successful. 0 errors, 25 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4989 " "Peak virtual memory: 4989 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1565277414476 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Aug 08 17:16:54 2019 " "Processing ended: Thu Aug 08 17:16:54 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1565277414476 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:26 " "Elapsed time: 00:00:26" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1565277414476 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:28 " "Total CPU time (on all processors): 00:00:28" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1565277414476 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1565277414476 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 68 s " "Quartus Prime Full Compilation was successful. 0 errors, 68 warnings" {  } {  } 0 293000 "Quartus Prime %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1565277415863 ""}
