{
    "hands_on_practices": [
        {
            "introduction": "As Metal-Oxide-Semiconductor Field-Effect Transistors (MOSFETs) are scaled down, a fundamental limit is reached when the channel becomes so short that the depletion regions of the source and drain merge. This phenomenon, known as punchthrough, results in a catastrophic loss of gate control over the channel current. This exercise guides you through a first-principles calculation to determine the minimum channel length required to prevent punchthrough, grounding the abstract concept of scaling limits in the concrete physics of junction depletion .",
            "id": "4297334",
            "problem": "An idealized Metal-Oxide-Semiconductor Field-Effect Transistor (MOSFET) with an $n^{+}$ source and drain formed in a uniformly doped $p$-type silicon substrate is considered within the short-channel regime. The substrate acceptor concentration is $N_{A}=5\\times 10^{17}\\,\\text{cm}^{-3}$. Assume one-sided abrupt junctions (i.e., $N_{D}\\gg N_{A}$ in the source/drain), negligible depletion in the heavily doped $n^{+}$ regions, and that punchthrough occurs when the source and drain depletion regions in the substrate just touch. The drain-to-body reverse bias is $V_{D}=1.0\\,\\text{V}$, and the source-to-body junction is at zero applied bias. The device operates at $T=300\\,\\text{K}$, with intrinsic carrier concentration $n_{i}=1.0\\times 10^{10}\\,\\text{cm}^{-3}$ and drain doping $N_{D}=1.0\\times 10^{20}\\,\\text{cm}^{-3}$. Use the depletion approximation, Poisson’s equation in the quasi-neutral substrate, and the built-in potential of an abrupt $p$-$n$ junction. The silicon permittivity is $\\epsilon_{\\text{si}}=11.7\\,\\epsilon_{0}$ with $\\epsilon_{0}=8.854187817\\times 10^{-14}\\,\\text{F/cm}$. The elementary charge is $q=1.602176634\\times 10^{-19}\\,\\text{C}$ and Boltzmann’s constant is $k_{B}=1.380649\\times 10^{-23}\\,\\text{J/K}$.\n\nStarting from first principles, derive the depletion widths extending into the substrate at the source-body and drain-body junctions, and compute the minimum channel length $L_{\\min}$ to avoid punchthrough, defined as the sum of these two depletion widths when they just meet. Express your final answer in $\\text{nm}$ and round to four significant figures.",
            "solution": "The physical mechanism of punchthrough in a short-channel Metal-Oxide-Semiconductor Field-Effect Transistor (MOSFET) arises when the space-charge regions associated with the source-body and drain-body junctions overlap in the substrate, creating a continuous depleted path between source and drain. In a device with uniformly doped $p$-type substrate of acceptor concentration $N_{A}$ and heavily doped $n^{+}$ source/drain (donor concentration $N_{D}\\gg N_{A}$), the depletion penetrates primarily into the lightly doped $p$-type side. Under the depletion approximation, the electric field and potential in the depleted substrate region follow from Poisson’s equation.\n\nFor an abrupt, one-sided $p$-$n$ junction under reverse bias $V_{R}$, with depletion almost entirely in the $p$-type side, Poisson’s equation in one dimension for charge density $\\rho(x)=-qN_{A}$ over depletion width $W$ gives:\n$$\n\\frac{d^{2}\\psi(x)}{dx^{2}}=-\\frac{\\rho(x)}{\\epsilon_{\\text{si}}}=\\frac{qN_{A}}{\\epsilon_{\\text{si}}}.\n$$\nIntegrating twice with boundary conditions of zero field at the edge of depletion and taking the maximum potential drop across the depletion region, the potential drop across the $p$-side depletion region is\n$$\n\\Delta \\psi=\\frac{qN_{A}W^{2}}{2\\epsilon_{\\text{si}}}.\n$$\nThe total junction potential drop equals the sum of the built-in potential $\\phi_{\\text{bi}}$ and the applied reverse bias $V_{R}$:\n$$\n\\Delta \\psi=\\phi_{\\text{bi}}+V_{R}.\n$$\nEquating and solving for the depletion width $W$ in the substrate yields the standard one-sided depletion width:\n$$\nW(V_{R})=\\sqrt{\\frac{2\\epsilon_{\\text{si}}}{qN_{A}}\\left(\\phi_{\\text{bi}}+V_{R}\\right)}.\n$$\nThe built-in potential $\\phi_{\\text{bi}}$ for an abrupt $p$-$n$ junction at temperature $T$ is given by\n$$\n\\phi_{\\text{bi}}=\\frac{k_{B}T}{q}\\ln\\!\\left(\\frac{N_{A}N_{D}}{n_{i}^{2}}\\right).\n$$\nFor the source-body junction at zero applied bias, $V_{R,s}=0$, the substrate depletion width is\n$$\nW_{s}=W(0)=\\sqrt{\\frac{2\\epsilon_{\\text{si}}}{qN_{A}}\\left(\\phi_{\\text{bi}}\\right)}.\n$$\nFor the drain-body junction at reverse bias $V_{R,d}=V_{D}$, the substrate depletion width is\n$$\nW_{d}=W(V_{D})=\\sqrt{\\frac{2\\epsilon_{\\text{si}}}{qN_{A}}\\left(\\phi_{\\text{bi}}+V_{D}\\right)}.\n$$\nThe punchthrough avoidance criterion for the minimum channel length $L_{\\min}$ is that the source and drain depletion regions just meet but do not overlap, which sets\n$$\nL_{\\min}=W_{s}+W_{d}.\n$$\n\nWe now compute the quantities symbolically and then evaluate numerically. First compute the built-in potential:\n$$\n\\phi_{\\text{bi}}=\\frac{k_{B}T}{q}\\ln\\!\\left(\\frac{N_{A}N_{D}}{n_{i}^{2}}\\right).\n$$\nUsing the given parameters $T=300\\,\\text{K}$, $N_{A}=5\\times 10^{17}\\,\\text{cm}^{-3}$, $N_{D}=1\\times 10^{20}\\,\\text{cm}^{-3}$, $n_{i}=1\\times 10^{10}\\,\\text{cm}^{-3}$, $k_{B}=1.380649\\times 10^{-23}\\,\\text{J/K}$, and $q=1.602176634\\times 10^{-19}\\,\\text{C}$, we have the thermal voltage\n$$\nV_{T}=\\frac{k_{B}T}{q}=\\frac{(1.380649\\times 10^{-23})(300)}{1.602176634\\times 10^{-19}}\\ \\text{V}\\approx 0.025851999786\\ \\text{V}.\n$$\nThe doping ratio inside the logarithm is\n$$\n\\frac{N_{A}N_{D}}{n_{i}^{2}}=\\frac{(5\\times 10^{17})(1\\times 10^{20})}{(1\\times 10^{10})^{2}}=5\\times 10^{17},\n$$\nand thus\n$$\n\\ln\\!\\left(5\\times 10^{17}\\right)=\\ln(5)+17\\ln(10)\\approx 1.609437912+17\\times 2.302585093\\approx 40.753384493.\n$$\nTherefore,\n$$\n\\phi_{\\text{bi}}\\approx (0.025851999786)\\times (40.753384493)\\ \\text{V}\\approx 1.053556483\\ \\text{V}.\n$$\n\nNext, compute the prefactor in the depletion width formula:\n$$\n\\frac{2\\epsilon_{\\text{si}}}{qN_{A}}=\\frac{2\\times (11.7\\,\\epsilon_{0})}{qN_{A}}=\\frac{2\\times (11.7)\\times (8.854187817\\times 10^{-14}\\ \\text{F/cm})}{(1.602176634\\times 10^{-19}\\ \\text{C})\\times (5\\times 10^{17}\\ \\text{cm}^{-3})}.\n$$\nEvaluate the numerator:\n$$\n2\\times 11.7\\times 8.854187817\\times 10^{-14}\\ \\text{F/cm}=2.0718829752\\times 10^{-12}\\ \\text{F/cm},\n$$\nand the denominator:\n$$\nqN_{A}=(1.602176634\\times 10^{-19}\\ \\text{C})\\times (5\\times 10^{17}\\ \\text{cm}^{-3})=8.01088317\\times 10^{-2}\\ \\text{C/cm}^{3}.\n$$\nThus,\n$$\n\\frac{2\\epsilon_{\\text{si}}}{qN_{A}}\\approx \\frac{2.0718829752\\times 10^{-12}}{8.01088317\\times 10^{-2}}\\ \\text{cm}^{2}/\\text{V}\\approx 2.5859\\times 10^{-11}\\ \\text{cm}^{2}/\\text{V}.\n$$\n\nNow compute the depletion widths:\n$$\nW_{s}=\\sqrt{\\left(2.5859\\times 10^{-11}\\ \\text{cm}^{2}/\\text{V}\\right)\\times \\left(1.053556483\\ \\text{V}\\right)}\\approx \\sqrt{2.7246\\times 10^{-11}}\\ \\text{cm}\\approx 5.21999\\times 10^{-6}\\ \\text{cm},\n$$\n$$\nW_{d}=\\sqrt{\\left(2.5859\\times 10^{-11}\\ \\text{cm}^{2}/\\text{V}\\right)\\times \\left(1.053556483+1.0\\right)\\ \\text{V}}\\approx \\sqrt{5.3082\\times 10^{-11}}\\ \\text{cm}\\approx 7.28765\\times 10^{-6}\\ \\text{cm}.\n$$\nHence,\n$$\nL_{\\min}=W_{s}+W_{d}\\approx (5.21999\\times 10^{-6}+7.28765\\times 10^{-6})\\ \\text{cm}=1.250764\\times 10^{-5}\\ \\text{cm}.\n$$\nConverting to nanometers using $1\\,\\text{cm}=10^{7}\\,\\text{nm}$,\n$$\nL_{\\min}\\approx (1.250764\\times 10^{-5}\\ \\text{cm})\\times (10^{7}\\ \\text{nm/cm})=1.250764\\times 10^{2}\\ \\text{nm}\\approx 125.0764\\ \\text{nm}.\n$$\nRounded to four significant figures as required,\n$$\nL_{\\min}\\approx 125.1\\ \\text{nm}.\n$$",
            "answer": "$$\\boxed{125.1}$$"
        },
        {
            "introduction": "Even before punchthrough occurs, short-channel devices suffer from Drain-Induced Barrier Lowering (DIBL), where the drain voltage undesirably influences the source-to-channel potential barrier, leading to increased off-state leakage and a shift in threshold voltage. This practice shifts the focus from theoretical limits to practical device characterization. You will use hypothetical experimental data to quantify the severity of this effect by calculating the DIBL coefficient, a crucial figure of merit in device engineering .",
            "id": "4297335",
            "problem": "A planar Metal–Oxide–Semiconductor Field–Effect Transistor (MOSFET) exhibits drain-induced barrier lowering (DIBL) in the subthreshold regime due to two-dimensional electrostatic coupling between the drain and the source–channel barrier. Consider an $n$-channel planar MOSFET with gate length $L = 20\\,\\mathrm{nm}$, gate oxide thickness $t_{ox} = 1\\,\\mathrm{nm}$, and silicon body thickness $t_{si} = 10\\,\\mathrm{nm}$. In a subthreshold measurement, the threshold voltage $V_T$ is observed to decrease in magnitude by $80\\,\\mathrm{mV}$ as the drain voltage $V_D$ is increased from $0.05\\,\\mathrm{V}$ to $1.0\\,\\mathrm{V}$, with all other terminal biases held fixed and the device operated in subthreshold so that mobile carrier density in the channel is negligible compared to fixed space charge.\n\nStarting from the electrostatic control of the source–channel barrier height by terminal biases, and the definition of threshold as the gate bias required to reach a fixed barrier criterion, derive how the incremental change in $V_T$ relates to the incremental change in $V_D$ in subthreshold operation. Use this to compute the DIBL coefficient, defined as the magnitude of the ratio of the change in $V_T$ to the change in $V_D$ under subthreshold conditions. Express your final answer as a dimensionless number. Round your answer to four significant figures.",
            "solution": "In the subthreshold regime of a MOSFET, the drain current is exponentially dependent on the height of the potential energy barrier ($\\phi_B$) between the source and the channel. This barrier height is a function of the terminal voltages, primarily the gate voltage $V_G$ and the drain voltage $V_D$. Drain-Induced Barrier Lowering (DIBL) describes the phenomenon where an increase in $V_D$ causes a decrease in $\\phi_B$.\n\nThe total differential of the barrier height can be expressed as:\n$$ d\\phi_B = \\frac{\\partial \\phi_B}{\\partial V_G} dV_G + \\frac{\\partial \\phi_B}{\\partial V_D} dV_D $$\nThe threshold voltage, $V_T$, is defined as the gate voltage required to achieve a specific, constant barrier height ($\\phi_B^{\\text{crit}}$) that corresponds to the threshold current. To find how $V_T$ must change to compensate for a change in $V_D$, we set the total change in the barrier height to zero ($d\\phi_B = 0$), with $dV_G$ being the corresponding change in threshold voltage, $dV_T$:\n$$ 0 = \\frac{\\partial \\phi_B}{\\partial V_G} dV_T + \\frac{\\partial \\phi_B}{\\partial V_D} dV_D $$\nRearranging this gives the sensitivity of the threshold voltage to the drain voltage:\n$$ \\frac{dV_T}{dV_D} = - \\frac{\\partial \\phi_B / \\partial V_D}{\\partial \\phi_B / \\partial V_G} $$\nThe DIBL coefficient is defined as the magnitude of this ratio. For finite changes, we can approximate the derivatives with the ratio of total changes ($\\Delta$):\n$$ \\text{DIBL coefficient} = \\left| \\frac{\\Delta V_T}{\\Delta V_D} \\right| $$\nWe are given the following experimental data:\n-   Change in threshold voltage: $\\Delta V_T = -80\\,\\mathrm{mV} = -0.080\\,\\mathrm{V}$\n-   Initial drain voltage: $V_{D, \\text{initial}} = 0.05\\,\\mathrm{V}$\n-   Final drain voltage: $V_{D, \\text{final}} = 1.0\\,\\mathrm{V}$\n\nFirst, calculate the change in drain voltage:\n$$ \\Delta V_D = V_{D, \\text{final}} - V_{D, \\text{initial}} = 1.0\\,\\mathrm{V} - 0.05\\,\\mathrm{V} = 0.95\\,\\mathrm{V} $$\nNow, compute the DIBL coefficient using the provided values:\n$$ \\text{DIBL coefficient} = \\left| \\frac{-0.080\\,\\mathrm{V}}{0.95\\,\\mathrm{V}} \\right| = \\frac{0.080}{0.95} $$\n$$ \\text{DIBL coefficient} \\approx 0.084210526... $$\nRounding the result to four significant figures gives:\n$$ \\text{DIBL coefficient} \\approx 0.08421 $$\nThis is a dimensionless quantity, although it is often expressed in units of $\\text{mV/V}$. The device parameters ($L$, $t_{ox}$, $t_{si}$) provide the physical context for why a significant DIBL effect is observed, but they are not needed for this calculation, which is based on the measured voltage shifts.",
            "answer": "$$\n\\boxed{0.08421}\n$$"
        },
        {
            "introduction": "The challenges posed by short-channel effects like DIBL have driven the evolution of transistor architecture from planar to three-dimensional structures. The FinFET, with its gate wrapped around the channel on three sides, offers vastly superior electrostatic integrity. This final exercise demonstrates this architectural advantage by tasking you to derive and calculate the DIBL reduction factor when transitioning from a planar device to a FinFET, thereby quantifying the physical reason for the semiconductor industry's move to multi-gate technologies .",
            "id": "4297318",
            "problem": "Consider two short-channel Metal–Oxide–Semiconductor Field-Effect Transistors (MOSFETs) fabricated on the same technology node with identical gate oxide thickness $t_{ox}$, identical gate work function, identical source/drain junctions and spacers, and identical channel length $L$. One is a planar single-gate device. The other is a tri-gate Fin Field-Effect Transistor (FinFET) whose fin has width $W_{fin}=8\\,\\text{nm}$ and height $H_{fin}=40\\,\\text{nm}$. Assume the devices operate in subthreshold such that the mobile charge in the channel is negligible and the potential in the depleted silicon is governed by Laplace's equation, and assume that quantum confinement, corner effects, and fringing-field corrections are negligible. Further assume that the drain-to-channel electrostatic coupling per unit gate length (represented by an effective small-signal capacitance $C_{d}$) is approximately unchanged when moving from the planar device to the FinFET because the spacers, junction depth, and overlap geometry are kept the same.\n\nStarting from the linear electrostatic response of the channel barrier (saddle-point) potential to terminal voltages, and using only first principles of electrostatics (Poisson’s equation in the semiconductor reduces to Laplace’s equation in depletion, boundary conditions at the oxide interfaces, and the linearized small-signal relation between potential and terminal voltages through effective capacitances), derive an expression for the ratio of Drain Induced Barrier Lowering (DIBL) in the FinFET to the DIBL in the planar MOSFET in terms of the gate-oxide permittivity $\\varepsilon_{ox}$, the oxide thickness $t_{ox}$, and the geometric gate-channel interface lengths for the two devices. Model the gate-channel coupling per unit gate length as a parallel-plate capacitance with area equal to the total gate-wrapped interface length times unit depth.\n\nWith the above assumptions and the given $W_{fin}$ and $H_{fin}$, evaluate the numerical value of the DIBL reduction factor, defined as\n$$R \\equiv \\frac{\\text{DIBL}_{\\text{FinFET}}}{\\text{DIBL}_{\\text{planar}}},$$\nfor these devices. Provide your final answer as a dimensionless number. Round your answer to four significant figures.",
            "solution": "The analysis begins with the electrostatic control of the channel's saddle-point potential, $\\phi_s$. In the subthreshold regime, the change in $\\phi_s$ due to changes in gate voltage ($\\Delta V_G$) and drain voltage ($\\Delta V_D$) can be described by a capacitive divider model:\n$$ \\Delta \\phi_s = \\frac{C_g}{C_{tot}} \\Delta V_G + \\frac{C_d}{C_{tot}} \\Delta V_D + \\dots $$\nwhere $C_g$ is the effective gate-to-channel capacitance and $C_d$ is the effective drain-to-channel coupling capacitance, both per unit channel length.\n\nDrain-Induced Barrier Lowering (DIBL) reflects the sensitivity of the threshold voltage ($V_{th}$) to the drain voltage ($V_D$). To find this relationship, we consider the change in $V_G$ (which is $\\Delta V_{th}$) required to keep the barrier potential constant ($\\Delta \\phi_s = 0$) when $V_D$ changes:\n$$ 0 = C_g \\Delta V_{th} + C_d \\Delta V_D $$\n$$ \\frac{\\Delta V_{th}}{\\Delta V_D} = - \\frac{C_d}{C_g} $$\nThe DIBL effect is proportional to the magnitude of this ratio. Assuming a positive value for DIBL:\n$$ \\text{DIBL} \\propto \\frac{C_d}{C_g} $$\nThis shows that DIBL is inversely proportional to the gate capacitance, $C_g$. A stronger gate coupling (larger $C_g$) reduces DIBL.\n\nThe problem asks for the ratio of DIBL in a FinFET to that in a planar device, and states that the drain coupling capacitance $C_d$ is the same for both. The reduction factor $R$ is therefore:\n$$ R = \\frac{\\text{DIBL}_{\\text{FinFET}}}{\\text{DIBL}_{\\text{planar}}} = \\frac{C_d / C_{g, \\text{FinFET}}}{C_d / C_{g, \\text{planar}}} = \\frac{C_{g, \\text{planar}}}{C_{g, \\text{FinFET}}} $$\nWe model the gate capacitance per unit length using a parallel-plate approximation: $C_g = \\varepsilon_{ox} W_{eff} / t_{ox}$, where $W_{eff}$ is the effective gate width.\n\nFor the planar device, the gate is only on top, so its effective width is its physical width, which we denote $W_{planar}$.\n$$ C_{g, \\text{planar}} = \\frac{\\varepsilon_{ox} W_{planar}}{t_{ox}} $$\nFor the tri-gate FinFET, the gate wraps around the top and both sides of the fin. The effective width is the sum of the fin width ($W_{fin}$) and twice the fin height ($H_{fin}$):\n$$ W_{eff, \\text{FinFET}} = W_{fin} + 2 H_{fin} $$\n$$ C_{g, \\text{FinFET}} = \\frac{\\varepsilon_{ox} (W_{fin} + 2 H_{fin})}{t_{ox}} $$\nTo ensure a fair comparison based on footprint, it is standard to assume the planar device width is equal to the fin width, so $W_{planar} = W_{fin}$. Substituting the capacitance expressions into the ratio for $R$:\n$$ R = \\frac{\\frac{\\varepsilon_{ox} W_{fin}}{t_{ox}}}{\\frac{\\varepsilon_{ox} (W_{fin} + 2 H_{fin})}{t_{ox}}} = \\frac{W_{fin}}{W_{fin} + 2 H_{fin}} $$\nNow, we use the given numerical values: $W_{fin} = 8\\,\\text{nm}$ and $H_{fin} = 40\\,\\text{nm}$.\n$$ R = \\frac{8\\,\\text{nm}}{8\\,\\text{nm} + 2(40\\,\\text{nm})} = \\frac{8}{8 + 80} = \\frac{8}{88} = \\frac{1}{11} $$\nEvaluating this numerically and rounding to four significant figures:\n$$ R \\approx 0.090909... \\approx 0.09091 $$\nThis result shows that, under these assumptions, the FinFET architecture reduces DIBL by more than a factor of 10 compared to the planar device, demonstrating its superior electrostatic control.",
            "answer": "$$\\boxed{0.09091}$$"
        }
    ]
}