{"vcs1":{"timestamp_begin":1699602912.035065945, "rt":1.41, "ut":0.52, "st":0.29}}
{"vcselab":{"timestamp_begin":1699602913.533852829, "rt":0.85, "ut":0.26, "st":0.17}}
{"link":{"timestamp_begin":1699602914.467761333, "rt":0.38, "ut":0.17, "st":0.19}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1699602911.174802853}
{"VCS_COMP_START_TIME": 1699602911.174802853}
{"VCS_COMP_END_TIME": 1699602919.114307818}
{"VCS_USER_OPTIONS": "-timescale=1ns/1fs -j8 -sverilog +v2k -full64 -Mupdate -R -debug_access+all -y /usr/cad/synopsys/synthesis/cur/dw/sim_ver/ +libext+.v -f filelist.f -o simv -l vcs.log -P /usr/cad/synopsys/verdi/2019.06//share/PLI/VCS/linux64/novas.tab /usr/cad/synopsys/verdi/2019.06//share/PLI/VCS/linux64/pli.a +define+RTL +define+CYCLE_TIME_clk3=20.7 +notimingchecks"}
{"vcs1": {"peak_mem": 331312}}
{"stitch_vcselab": {"peak_mem": 223384}}
