Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.2 (win64) Build 3671981 Fri Oct 14 05:00:03 MDT 2022
| Date         : Mon May 22 15:48:57 2023
| Host         : LAPTOP-Shadowstorm running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file top_timing_summary_routed.rpt -pb top_timing_summary_routed.pb -rpx top_timing_summary_routed.rpx -warn_on_violation
| Design       : top
| Device       : 7a100t-fgg484
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                                Violations  
---------  ----------------  -----------------------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell                220         
TIMING-27  Critical Warning  Invalid primary clock on hierarchical pin  1           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (220)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (556)
5. checking no_input_delay (30)
6. checking no_output_delay (36)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (220)
--------------------------
 There are 43 register/latch pins with no clock driven by root clock pin: clk (HIGH)

 There are 151 register/latch pins with no clock driven by root clock pin: muart/inst/upg_inst/rdStat_reg/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: seg/cnt_reg[16]/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (556)
--------------------------------------------------
 There are 556 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (30)
-------------------------------
 There are 30 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (36)
--------------------------------
 There are 36 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     95.280        0.000                      0                  301        0.123        0.000                      0                  301        3.000        0.000                       0                   176  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                 Waveform(ns)         Period(ns)      Frequency(MHz)
-----                 ------------         ----------      --------------
cw0/inst/clk_in1      {0.000 5.000}        10.000          100.000         
  clk_out1_clk_wiz_0  {0.000 50.000}       100.000         10.000          
  clkfbout_clk_wiz_0  {0.000 10.000}       20.000          50.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                     WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                     -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
cw0/inst/clk_in1                                                                                                                                                        3.000        0.000                       0                     1  
  clk_out1_clk_wiz_0       95.280        0.000                      0                  301        0.123        0.000                      0                  301       49.020        0.000                       0                   172  
  clkfbout_clk_wiz_0                                                                                                                                                   17.845        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group          From Clock          To Clock          
----------          ----------          --------          
(none)                                                      
(none)              clk_out1_clk_wiz_0                      
(none)              clkfbout_clk_wiz_0                      
(none)                                  clk_out1_clk_wiz_0  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  cw0/inst/clk_in1
  To Clock:  cw0/inst/clk_in1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         cw0/inst/clk_in1
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { cw0/inst/clk_in1 }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X0Y0  cw0/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X0Y0  cw0/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y0  cw0/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y0  cw0/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y0  cw0/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y0  cw0/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0
  To Clock:  clk_out1_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack       95.280ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.123ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       49.020ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             95.280ns  (required time - arrival time)
  Source:                 muart/inst/upg_inst/msg_indx_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            muart/inst/upg_inst/s_axi_wdata_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out1_clk_wiz_0 rise@100.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.605ns  (logic 0.952ns (20.675%)  route 3.653ns (79.325%))
  Logic Levels:           4  (LUT6=4)
  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.506ns = ( 101.506 - 100.000 ) 
    Source Clock Delay      (SCD):    1.627ns
    Clock Pessimism Removal (CPR):    0.078ns
  Clock Uncertainty:      0.149ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=44, routed)          1.807     1.807    cw0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    -2.114 r  cw0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    -0.096    muart/inst/upg_inst/upg_clk_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  muart/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/O
                         net (fo=170, routed)         1.627     1.627    muart/inst/upg_inst/upg_clk_i_IBUF_BUFG
    SLICE_X37Y100        FDCE                                         r  muart/inst/upg_inst/msg_indx_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y100        FDCE (Prop_fdce_C_Q)         0.456     2.083 r  muart/inst/upg_inst/msg_indx_reg[0]/Q
                         net (fo=32, routed)          1.715     3.798    muart/inst/upg_inst/msg_indx_reg__0[0]
    SLICE_X34Y99         LUT6 (Prop_lut6_I4_O)        0.124     3.922 f  muart/inst/upg_inst/s_axi_wdata[1]_i_6/O
                         net (fo=1, routed)           0.814     4.736    muart/inst/upg_inst/s_axi_wdata[1]_i_6_n_0
    SLICE_X36Y100        LUT6 (Prop_lut6_I4_O)        0.124     4.860 f  muart/inst/upg_inst/s_axi_wdata[1]_i_5/O
                         net (fo=1, routed)           0.452     5.312    muart/inst/upg_inst/s_axi_wdata[1]_i_5_n_0
    SLICE_X37Y100        LUT6 (Prop_lut6_I4_O)        0.124     5.436 f  muart/inst/upg_inst/s_axi_wdata[1]_i_3/O
                         net (fo=1, routed)           0.672     6.108    muart/inst/upg_inst/s_axi_wdata[1]_i_3_n_0
    SLICE_X38Y101        LUT6 (Prop_lut6_I3_O)        0.124     6.232 r  muart/inst/upg_inst/s_axi_wdata[1]_i_1/O
                         net (fo=1, routed)           0.000     6.232    muart/inst/upg_inst/s_axi_wdata[1]_i_1_n_0
    SLICE_X38Y101        FDRE                                         r  muart/inst/upg_inst/s_axi_wdata_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    100.000   100.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000   100.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=44, routed)          1.680   101.680    cw0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    97.986 r  cw0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    99.909    muart/inst/upg_inst/upg_clk_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   100.000 r  muart/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/O
                         net (fo=170, routed)         1.506   101.506    muart/inst/upg_inst/upg_clk_i_IBUF_BUFG
    SLICE_X38Y101        FDRE                                         r  muart/inst/upg_inst/s_axi_wdata_reg[1]/C
                         clock pessimism              0.078   101.584    
                         clock uncertainty           -0.149   101.435    
    SLICE_X38Y101        FDRE (Setup_fdre_C_D)        0.077   101.512    muart/inst/upg_inst/s_axi_wdata_reg[1]
  -------------------------------------------------------------------
                         required time                        101.512    
                         arrival time                          -6.232    
  -------------------------------------------------------------------
                         slack                                 95.280    

Slack (MET) :             95.323ns  (required time - arrival time)
  Source:                 muart/inst/upg_inst/wwait_cnt_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            muart/inst/upg_inst/oldInitF_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out1_clk_wiz_0 rise@100.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.425ns  (logic 1.318ns (29.788%)  route 3.107ns (70.212%))
  Logic Levels:           4  (LUT4=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.134ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.505ns = ( 101.505 - 100.000 ) 
    Source Clock Delay      (SCD):    1.638ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.149ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=44, routed)          1.807     1.807    cw0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    -2.114 r  cw0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    -0.096    muart/inst/upg_inst/upg_clk_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  muart/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/O
                         net (fo=170, routed)         1.638     1.638    muart/inst/upg_inst/upg_clk_i_IBUF_BUFG
    SLICE_X37Y94         FDCE                                         r  muart/inst/upg_inst/wwait_cnt_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y94         FDCE (Prop_fdce_C_Q)         0.419     2.057 r  muart/inst/upg_inst/wwait_cnt_reg[9]/Q
                         net (fo=3, routed)           0.826     2.884    muart/inst/upg_inst/wwait_cnt_reg_n_0_[9]
    SLICE_X37Y95         LUT4 (Prop_lut4_I3_O)        0.299     3.183 f  muart/inst/upg_inst/WCS[2]_i_5/O
                         net (fo=1, routed)           0.647     3.830    muart/inst/upg_inst/WCS[2]_i_5_n_0
    SLICE_X37Y95         LUT5 (Prop_lut5_I4_O)        0.150     3.980 f  muart/inst/upg_inst/WCS[2]_i_4/O
                         net (fo=1, routed)           0.433     4.413    muart/inst/upg_inst/WCS[2]_i_4_n_0
    SLICE_X37Y95         LUT6 (Prop_lut6_I5_O)        0.326     4.739 r  muart/inst/upg_inst/WCS[2]_i_2/O
                         net (fo=3, routed)           1.200     5.939    muart/inst/upg_inst/WCS[2]_i_2_n_0
    SLICE_X41Y103        LUT5 (Prop_lut5_I3_O)        0.124     6.063 r  muart/inst/upg_inst/oldInitF_i_1/O
                         net (fo=1, routed)           0.000     6.063    muart/inst/upg_inst/oldInitF_i_1_n_0
    SLICE_X41Y103        FDCE                                         r  muart/inst/upg_inst/oldInitF_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    100.000   100.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000   100.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=44, routed)          1.680   101.680    cw0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    97.986 r  cw0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    99.909    muart/inst/upg_inst/upg_clk_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   100.000 r  muart/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/O
                         net (fo=170, routed)         1.505   101.505    muart/inst/upg_inst/upg_clk_i_IBUF_BUFG
    SLICE_X41Y103        FDCE                                         r  muart/inst/upg_inst/oldInitF_reg/C
                         clock pessimism              0.000   101.505    
                         clock uncertainty           -0.149   101.355    
    SLICE_X41Y103        FDCE (Setup_fdce_C_D)        0.031   101.386    muart/inst/upg_inst/oldInitF_reg
  -------------------------------------------------------------------
                         required time                        101.386    
                         arrival time                          -6.063    
  -------------------------------------------------------------------
                         slack                                 95.323    

Slack (MET) :             95.406ns  (required time - arrival time)
  Source:                 muart/inst/upg_inst/msg_indx_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            muart/inst/upg_inst/s_axi_wdata_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out1_clk_wiz_0 rise@100.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.431ns  (logic 1.426ns (32.183%)  route 3.005ns (67.817%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.506ns = ( 101.506 - 100.000 ) 
    Source Clock Delay      (SCD):    1.627ns
    Clock Pessimism Removal (CPR):    0.078ns
  Clock Uncertainty:      0.149ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=44, routed)          1.807     1.807    cw0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    -2.114 r  cw0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    -0.096    muart/inst/upg_inst/upg_clk_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  muart/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/O
                         net (fo=170, routed)         1.627     1.627    muart/inst/upg_inst/upg_clk_i_IBUF_BUFG
    SLICE_X37Y100        FDCE                                         r  muart/inst/upg_inst/msg_indx_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y100        FDCE (Prop_fdce_C_Q)         0.419     2.046 r  muart/inst/upg_inst/msg_indx_reg[4]/Q
                         net (fo=12, routed)          0.989     3.035    muart/inst/upg_inst/msg_indx_reg__0[4]
    SLICE_X38Y102        LUT4 (Prop_lut4_I3_O)        0.325     3.360 f  muart/inst/upg_inst/s_axi_wdata[1]_i_4/O
                         net (fo=7, routed)           1.026     4.386    muart/inst/upg_inst/s_axi_wdata[1]_i_4_n_0
    SLICE_X38Y100        LUT4 (Prop_lut4_I0_O)        0.354     4.740 f  muart/inst/upg_inst/s_axi_wdata[4]_i_4/O
                         net (fo=7, routed)           0.990     5.730    muart/inst/upg_inst/s_axi_wdata[4]_i_4_n_0
    SLICE_X39Y102        LUT5 (Prop_lut5_I1_O)        0.328     6.058 r  muart/inst/upg_inst/s_axi_wdata[4]_i_2/O
                         net (fo=1, routed)           0.000     6.058    muart/inst/upg_inst/s_axi_wdata[4]_i_2_n_0
    SLICE_X39Y102        FDRE                                         r  muart/inst/upg_inst/s_axi_wdata_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    100.000   100.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000   100.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=44, routed)          1.680   101.680    cw0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    97.986 r  cw0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    99.909    muart/inst/upg_inst/upg_clk_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   100.000 r  muart/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/O
                         net (fo=170, routed)         1.506   101.506    muart/inst/upg_inst/upg_clk_i_IBUF_BUFG
    SLICE_X39Y102        FDRE                                         r  muart/inst/upg_inst/s_axi_wdata_reg[4]/C
                         clock pessimism              0.078   101.584    
                         clock uncertainty           -0.149   101.435    
    SLICE_X39Y102        FDRE (Setup_fdre_C_D)        0.029   101.464    muart/inst/upg_inst/s_axi_wdata_reg[4]
  -------------------------------------------------------------------
                         required time                        101.464    
                         arrival time                          -6.058    
  -------------------------------------------------------------------
                         slack                                 95.406    

Slack (MET) :             95.543ns  (required time - arrival time)
  Source:                 muart/inst/upg_inst/wwait_cnt_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            muart/inst/upg_inst/WCS_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out1_clk_wiz_0 rise@100.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.202ns  (logic 1.318ns (31.363%)  route 2.884ns (68.637%))
  Logic Levels:           4  (LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.134ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.505ns = ( 101.505 - 100.000 ) 
    Source Clock Delay      (SCD):    1.638ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.149ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=44, routed)          1.807     1.807    cw0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    -2.114 r  cw0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    -0.096    muart/inst/upg_inst/upg_clk_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  muart/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/O
                         net (fo=170, routed)         1.638     1.638    muart/inst/upg_inst/upg_clk_i_IBUF_BUFG
    SLICE_X37Y94         FDCE                                         r  muart/inst/upg_inst/wwait_cnt_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y94         FDCE (Prop_fdce_C_Q)         0.419     2.057 r  muart/inst/upg_inst/wwait_cnt_reg[9]/Q
                         net (fo=3, routed)           0.826     2.884    muart/inst/upg_inst/wwait_cnt_reg_n_0_[9]
    SLICE_X37Y95         LUT4 (Prop_lut4_I3_O)        0.299     3.183 f  muart/inst/upg_inst/WCS[2]_i_5/O
                         net (fo=1, routed)           0.647     3.830    muart/inst/upg_inst/WCS[2]_i_5_n_0
    SLICE_X37Y95         LUT5 (Prop_lut5_I4_O)        0.150     3.980 f  muart/inst/upg_inst/WCS[2]_i_4/O
                         net (fo=1, routed)           0.433     4.413    muart/inst/upg_inst/WCS[2]_i_4_n_0
    SLICE_X37Y95         LUT6 (Prop_lut6_I5_O)        0.326     4.739 r  muart/inst/upg_inst/WCS[2]_i_2/O
                         net (fo=3, routed)           0.978     5.717    muart/inst/upg_inst/WCS[2]_i_2_n_0
    SLICE_X40Y103        LUT6 (Prop_lut6_I1_O)        0.124     5.841 r  muart/inst/upg_inst/WCS[0]_i_1/O
                         net (fo=1, routed)           0.000     5.841    muart/inst/upg_inst/WCS[0]_i_1_n_0
    SLICE_X40Y103        FDCE                                         r  muart/inst/upg_inst/WCS_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    100.000   100.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000   100.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=44, routed)          1.680   101.680    cw0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    97.986 r  cw0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    99.909    muart/inst/upg_inst/upg_clk_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   100.000 r  muart/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/O
                         net (fo=170, routed)         1.505   101.505    muart/inst/upg_inst/upg_clk_i_IBUF_BUFG
    SLICE_X40Y103        FDCE                                         r  muart/inst/upg_inst/WCS_reg[0]/C
                         clock pessimism              0.000   101.505    
                         clock uncertainty           -0.149   101.355    
    SLICE_X40Y103        FDCE (Setup_fdce_C_D)        0.029   101.384    muart/inst/upg_inst/WCS_reg[0]
  -------------------------------------------------------------------
                         required time                        101.384    
                         arrival time                          -5.841    
  -------------------------------------------------------------------
                         slack                                 95.543    

Slack (MET) :             95.602ns  (required time - arrival time)
  Source:                 muart/inst/upg_inst/msg_indx_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            muart/inst/upg_inst/s_axi_wdata_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out1_clk_wiz_0 rise@100.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.001ns  (logic 0.952ns (23.794%)  route 3.049ns (76.206%))
  Logic Levels:           4  (LUT2=1 LUT3=1 LUT6=2)
  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.506ns = ( 101.506 - 100.000 ) 
    Source Clock Delay      (SCD):    1.627ns
    Clock Pessimism Removal (CPR):    0.078ns
  Clock Uncertainty:      0.149ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=44, routed)          1.807     1.807    cw0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    -2.114 r  cw0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    -0.096    muart/inst/upg_inst/upg_clk_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  muart/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/O
                         net (fo=170, routed)         1.627     1.627    muart/inst/upg_inst/upg_clk_i_IBUF_BUFG
    SLICE_X37Y100        FDCE                                         r  muart/inst/upg_inst/msg_indx_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y100        FDCE (Prop_fdce_C_Q)         0.456     2.083 f  muart/inst/upg_inst/msg_indx_reg[3]/Q
                         net (fo=24, routed)          0.672     2.755    muart/inst/upg_inst/msg_indx_reg__0[3]
    SLICE_X37Y101        LUT2 (Prop_lut2_I0_O)        0.124     2.879 f  muart/inst/upg_inst/upg_done_o_i_3/O
                         net (fo=1, routed)           0.587     3.467    muart/inst/upg_inst/upg_done_o_i_3_n_0
    SLICE_X38Y102        LUT6 (Prop_lut6_I5_O)        0.124     3.591 f  muart/inst/upg_inst/upg_done_o_i_2/O
                         net (fo=4, routed)           0.820     4.411    muart/inst/upg_inst/upg_done_o_i_2_n_0
    SLICE_X38Y103        LUT3 (Prop_lut3_I0_O)        0.124     4.535 r  muart/inst/upg_inst/s_axi_wdata[4]_i_3/O
                         net (fo=4, routed)           0.333     4.867    muart/inst/upg_inst/uart_wen5_out
    SLICE_X39Y102        LUT6 (Prop_lut6_I3_O)        0.124     4.991 r  muart/inst/upg_inst/s_axi_wdata[4]_i_1/O
                         net (fo=7, routed)           0.637     5.628    muart/inst/upg_inst/s_axi_wdata
    SLICE_X39Y102        FDRE                                         r  muart/inst/upg_inst/s_axi_wdata_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    100.000   100.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000   100.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=44, routed)          1.680   101.680    cw0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    97.986 r  cw0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    99.909    muart/inst/upg_inst/upg_clk_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   100.000 r  muart/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/O
                         net (fo=170, routed)         1.506   101.506    muart/inst/upg_inst/upg_clk_i_IBUF_BUFG
    SLICE_X39Y102        FDRE                                         r  muart/inst/upg_inst/s_axi_wdata_reg[4]/C
                         clock pessimism              0.078   101.584    
                         clock uncertainty           -0.149   101.435    
    SLICE_X39Y102        FDRE (Setup_fdre_C_CE)      -0.205   101.230    muart/inst/upg_inst/s_axi_wdata_reg[4]
  -------------------------------------------------------------------
                         required time                        101.230    
                         arrival time                          -5.628    
  -------------------------------------------------------------------
                         slack                                 95.602    

Slack (MET) :             95.613ns  (required time - arrival time)
  Source:                 muart/inst/upg_inst/msg_indx_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            muart/inst/upg_inst/s_axi_wdata_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out1_clk_wiz_0 rise@100.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.276ns  (logic 0.952ns (22.265%)  route 3.324ns (77.735%))
  Logic Levels:           4  (LUT6=4)
  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.506ns = ( 101.506 - 100.000 ) 
    Source Clock Delay      (SCD):    1.627ns
    Clock Pessimism Removal (CPR):    0.078ns
  Clock Uncertainty:      0.149ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=44, routed)          1.807     1.807    cw0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    -2.114 r  cw0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    -0.096    muart/inst/upg_inst/upg_clk_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  muart/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/O
                         net (fo=170, routed)         1.627     1.627    muart/inst/upg_inst/upg_clk_i_IBUF_BUFG
    SLICE_X37Y100        FDCE                                         r  muart/inst/upg_inst/msg_indx_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y100        FDCE (Prop_fdce_C_Q)         0.456     2.083 r  muart/inst/upg_inst/msg_indx_reg[0]/Q
                         net (fo=32, routed)          1.563     3.646    muart/inst/upg_inst/msg_indx_reg__0[0]
    SLICE_X34Y99         LUT6 (Prop_lut6_I4_O)        0.124     3.770 r  muart/inst/upg_inst/s_axi_wdata[0]_i_5/O
                         net (fo=1, routed)           0.583     4.353    muart/inst/upg_inst/s_axi_wdata[0]_i_5_n_0
    SLICE_X36Y100        LUT6 (Prop_lut6_I5_O)        0.124     4.477 f  muart/inst/upg_inst/s_axi_wdata[0]_i_4/O
                         net (fo=1, routed)           0.751     5.229    muart/inst/upg_inst/s_axi_wdata[0]_i_4_n_0
    SLICE_X38Y100        LUT6 (Prop_lut6_I4_O)        0.124     5.353 f  muart/inst/upg_inst/s_axi_wdata[0]_i_3/O
                         net (fo=1, routed)           0.426     5.779    muart/inst/upg_inst/s_axi_wdata[0]_i_3_n_0
    SLICE_X38Y101        LUT6 (Prop_lut6_I3_O)        0.124     5.903 r  muart/inst/upg_inst/s_axi_wdata[0]_i_1/O
                         net (fo=1, routed)           0.000     5.903    muart/inst/upg_inst/s_axi_wdata[0]_i_1_n_0
    SLICE_X38Y101        FDRE                                         r  muart/inst/upg_inst/s_axi_wdata_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    100.000   100.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000   100.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=44, routed)          1.680   101.680    cw0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    97.986 r  cw0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    99.909    muart/inst/upg_inst/upg_clk_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   100.000 r  muart/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/O
                         net (fo=170, routed)         1.506   101.506    muart/inst/upg_inst/upg_clk_i_IBUF_BUFG
    SLICE_X38Y101        FDRE                                         r  muart/inst/upg_inst/s_axi_wdata_reg[0]/C
                         clock pessimism              0.078   101.584    
                         clock uncertainty           -0.149   101.435    
    SLICE_X38Y101        FDRE (Setup_fdre_C_D)        0.081   101.516    muart/inst/upg_inst/s_axi_wdata_reg[0]
  -------------------------------------------------------------------
                         required time                        101.516    
                         arrival time                          -5.903    
  -------------------------------------------------------------------
                         slack                                 95.613    

Slack (MET) :             95.675ns  (required time - arrival time)
  Source:                 muart/inst/upg_inst/msg_indx_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            muart/inst/upg_inst/msg_indx_reg[0]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out1_clk_wiz_0 rise@100.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.970ns  (logic 0.952ns (23.978%)  route 3.018ns (76.022%))
  Logic Levels:           4  (LUT2=1 LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.507ns = ( 101.507 - 100.000 ) 
    Source Clock Delay      (SCD):    1.627ns
    Clock Pessimism Removal (CPR):    0.120ns
  Clock Uncertainty:      0.149ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=44, routed)          1.807     1.807    cw0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    -2.114 r  cw0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    -0.096    muart/inst/upg_inst/upg_clk_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  muart/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/O
                         net (fo=170, routed)         1.627     1.627    muart/inst/upg_inst/upg_clk_i_IBUF_BUFG
    SLICE_X37Y100        FDCE                                         r  muart/inst/upg_inst/msg_indx_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y100        FDCE (Prop_fdce_C_Q)         0.456     2.083 f  muart/inst/upg_inst/msg_indx_reg[3]/Q
                         net (fo=24, routed)          0.672     2.755    muart/inst/upg_inst/msg_indx_reg__0[3]
    SLICE_X37Y101        LUT2 (Prop_lut2_I0_O)        0.124     2.879 f  muart/inst/upg_inst/upg_done_o_i_3/O
                         net (fo=1, routed)           0.587     3.467    muart/inst/upg_inst/upg_done_o_i_3_n_0
    SLICE_X38Y102        LUT6 (Prop_lut6_I5_O)        0.124     3.591 f  muart/inst/upg_inst/upg_done_o_i_2/O
                         net (fo=4, routed)           0.820     4.411    muart/inst/upg_inst/upg_done_o_i_2_n_0
    SLICE_X38Y103        LUT3 (Prop_lut3_I0_O)        0.124     4.535 r  muart/inst/upg_inst/s_axi_wdata[4]_i_3/O
                         net (fo=4, routed)           0.194     4.728    muart/inst/upg_inst/uart_wen5_out
    SLICE_X38Y103        LUT4 (Prop_lut4_I0_O)        0.124     4.852 r  muart/inst/upg_inst/msg_indx[7]_i_1/O
                         net (fo=8, routed)           0.745     5.597    muart/inst/upg_inst/msg_indx[7]_i_1_n_0
    SLICE_X37Y100        FDCE                                         r  muart/inst/upg_inst/msg_indx_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    100.000   100.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000   100.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=44, routed)          1.680   101.680    cw0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    97.986 r  cw0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    99.909    muart/inst/upg_inst/upg_clk_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   100.000 r  muart/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/O
                         net (fo=170, routed)         1.507   101.507    muart/inst/upg_inst/upg_clk_i_IBUF_BUFG
    SLICE_X37Y100        FDCE                                         r  muart/inst/upg_inst/msg_indx_reg[0]/C
                         clock pessimism              0.120   101.627    
                         clock uncertainty           -0.149   101.478    
    SLICE_X37Y100        FDCE (Setup_fdce_C_CE)      -0.205   101.273    muart/inst/upg_inst/msg_indx_reg[0]
  -------------------------------------------------------------------
                         required time                        101.273    
                         arrival time                          -5.597    
  -------------------------------------------------------------------
                         slack                                 95.675    

Slack (MET) :             95.675ns  (required time - arrival time)
  Source:                 muart/inst/upg_inst/msg_indx_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            muart/inst/upg_inst/msg_indx_reg[2]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out1_clk_wiz_0 rise@100.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.970ns  (logic 0.952ns (23.978%)  route 3.018ns (76.022%))
  Logic Levels:           4  (LUT2=1 LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.507ns = ( 101.507 - 100.000 ) 
    Source Clock Delay      (SCD):    1.627ns
    Clock Pessimism Removal (CPR):    0.120ns
  Clock Uncertainty:      0.149ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=44, routed)          1.807     1.807    cw0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    -2.114 r  cw0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    -0.096    muart/inst/upg_inst/upg_clk_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  muart/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/O
                         net (fo=170, routed)         1.627     1.627    muart/inst/upg_inst/upg_clk_i_IBUF_BUFG
    SLICE_X37Y100        FDCE                                         r  muart/inst/upg_inst/msg_indx_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y100        FDCE (Prop_fdce_C_Q)         0.456     2.083 f  muart/inst/upg_inst/msg_indx_reg[3]/Q
                         net (fo=24, routed)          0.672     2.755    muart/inst/upg_inst/msg_indx_reg__0[3]
    SLICE_X37Y101        LUT2 (Prop_lut2_I0_O)        0.124     2.879 f  muart/inst/upg_inst/upg_done_o_i_3/O
                         net (fo=1, routed)           0.587     3.467    muart/inst/upg_inst/upg_done_o_i_3_n_0
    SLICE_X38Y102        LUT6 (Prop_lut6_I5_O)        0.124     3.591 f  muart/inst/upg_inst/upg_done_o_i_2/O
                         net (fo=4, routed)           0.820     4.411    muart/inst/upg_inst/upg_done_o_i_2_n_0
    SLICE_X38Y103        LUT3 (Prop_lut3_I0_O)        0.124     4.535 r  muart/inst/upg_inst/s_axi_wdata[4]_i_3/O
                         net (fo=4, routed)           0.194     4.728    muart/inst/upg_inst/uart_wen5_out
    SLICE_X38Y103        LUT4 (Prop_lut4_I0_O)        0.124     4.852 r  muart/inst/upg_inst/msg_indx[7]_i_1/O
                         net (fo=8, routed)           0.745     5.597    muart/inst/upg_inst/msg_indx[7]_i_1_n_0
    SLICE_X37Y100        FDCE                                         r  muart/inst/upg_inst/msg_indx_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    100.000   100.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000   100.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=44, routed)          1.680   101.680    cw0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    97.986 r  cw0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    99.909    muart/inst/upg_inst/upg_clk_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   100.000 r  muart/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/O
                         net (fo=170, routed)         1.507   101.507    muart/inst/upg_inst/upg_clk_i_IBUF_BUFG
    SLICE_X37Y100        FDCE                                         r  muart/inst/upg_inst/msg_indx_reg[2]/C
                         clock pessimism              0.120   101.627    
                         clock uncertainty           -0.149   101.478    
    SLICE_X37Y100        FDCE (Setup_fdce_C_CE)      -0.205   101.273    muart/inst/upg_inst/msg_indx_reg[2]
  -------------------------------------------------------------------
                         required time                        101.273    
                         arrival time                          -5.597    
  -------------------------------------------------------------------
                         slack                                 95.675    

Slack (MET) :             95.675ns  (required time - arrival time)
  Source:                 muart/inst/upg_inst/msg_indx_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            muart/inst/upg_inst/msg_indx_reg[3]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out1_clk_wiz_0 rise@100.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.970ns  (logic 0.952ns (23.978%)  route 3.018ns (76.022%))
  Logic Levels:           4  (LUT2=1 LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.507ns = ( 101.507 - 100.000 ) 
    Source Clock Delay      (SCD):    1.627ns
    Clock Pessimism Removal (CPR):    0.120ns
  Clock Uncertainty:      0.149ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=44, routed)          1.807     1.807    cw0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    -2.114 r  cw0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    -0.096    muart/inst/upg_inst/upg_clk_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  muart/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/O
                         net (fo=170, routed)         1.627     1.627    muart/inst/upg_inst/upg_clk_i_IBUF_BUFG
    SLICE_X37Y100        FDCE                                         r  muart/inst/upg_inst/msg_indx_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y100        FDCE (Prop_fdce_C_Q)         0.456     2.083 f  muart/inst/upg_inst/msg_indx_reg[3]/Q
                         net (fo=24, routed)          0.672     2.755    muart/inst/upg_inst/msg_indx_reg__0[3]
    SLICE_X37Y101        LUT2 (Prop_lut2_I0_O)        0.124     2.879 f  muart/inst/upg_inst/upg_done_o_i_3/O
                         net (fo=1, routed)           0.587     3.467    muart/inst/upg_inst/upg_done_o_i_3_n_0
    SLICE_X38Y102        LUT6 (Prop_lut6_I5_O)        0.124     3.591 f  muart/inst/upg_inst/upg_done_o_i_2/O
                         net (fo=4, routed)           0.820     4.411    muart/inst/upg_inst/upg_done_o_i_2_n_0
    SLICE_X38Y103        LUT3 (Prop_lut3_I0_O)        0.124     4.535 r  muart/inst/upg_inst/s_axi_wdata[4]_i_3/O
                         net (fo=4, routed)           0.194     4.728    muart/inst/upg_inst/uart_wen5_out
    SLICE_X38Y103        LUT4 (Prop_lut4_I0_O)        0.124     4.852 r  muart/inst/upg_inst/msg_indx[7]_i_1/O
                         net (fo=8, routed)           0.745     5.597    muart/inst/upg_inst/msg_indx[7]_i_1_n_0
    SLICE_X37Y100        FDCE                                         r  muart/inst/upg_inst/msg_indx_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    100.000   100.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000   100.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=44, routed)          1.680   101.680    cw0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    97.986 r  cw0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    99.909    muart/inst/upg_inst/upg_clk_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   100.000 r  muart/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/O
                         net (fo=170, routed)         1.507   101.507    muart/inst/upg_inst/upg_clk_i_IBUF_BUFG
    SLICE_X37Y100        FDCE                                         r  muart/inst/upg_inst/msg_indx_reg[3]/C
                         clock pessimism              0.120   101.627    
                         clock uncertainty           -0.149   101.478    
    SLICE_X37Y100        FDCE (Setup_fdce_C_CE)      -0.205   101.273    muart/inst/upg_inst/msg_indx_reg[3]
  -------------------------------------------------------------------
                         required time                        101.273    
                         arrival time                          -5.597    
  -------------------------------------------------------------------
                         slack                                 95.675    

Slack (MET) :             95.675ns  (required time - arrival time)
  Source:                 muart/inst/upg_inst/msg_indx_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            muart/inst/upg_inst/msg_indx_reg[4]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out1_clk_wiz_0 rise@100.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.970ns  (logic 0.952ns (23.978%)  route 3.018ns (76.022%))
  Logic Levels:           4  (LUT2=1 LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.507ns = ( 101.507 - 100.000 ) 
    Source Clock Delay      (SCD):    1.627ns
    Clock Pessimism Removal (CPR):    0.120ns
  Clock Uncertainty:      0.149ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=44, routed)          1.807     1.807    cw0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    -2.114 r  cw0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    -0.096    muart/inst/upg_inst/upg_clk_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  muart/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/O
                         net (fo=170, routed)         1.627     1.627    muart/inst/upg_inst/upg_clk_i_IBUF_BUFG
    SLICE_X37Y100        FDCE                                         r  muart/inst/upg_inst/msg_indx_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y100        FDCE (Prop_fdce_C_Q)         0.456     2.083 f  muart/inst/upg_inst/msg_indx_reg[3]/Q
                         net (fo=24, routed)          0.672     2.755    muart/inst/upg_inst/msg_indx_reg__0[3]
    SLICE_X37Y101        LUT2 (Prop_lut2_I0_O)        0.124     2.879 f  muart/inst/upg_inst/upg_done_o_i_3/O
                         net (fo=1, routed)           0.587     3.467    muart/inst/upg_inst/upg_done_o_i_3_n_0
    SLICE_X38Y102        LUT6 (Prop_lut6_I5_O)        0.124     3.591 f  muart/inst/upg_inst/upg_done_o_i_2/O
                         net (fo=4, routed)           0.820     4.411    muart/inst/upg_inst/upg_done_o_i_2_n_0
    SLICE_X38Y103        LUT3 (Prop_lut3_I0_O)        0.124     4.535 r  muart/inst/upg_inst/s_axi_wdata[4]_i_3/O
                         net (fo=4, routed)           0.194     4.728    muart/inst/upg_inst/uart_wen5_out
    SLICE_X38Y103        LUT4 (Prop_lut4_I0_O)        0.124     4.852 r  muart/inst/upg_inst/msg_indx[7]_i_1/O
                         net (fo=8, routed)           0.745     5.597    muart/inst/upg_inst/msg_indx[7]_i_1_n_0
    SLICE_X37Y100        FDCE                                         r  muart/inst/upg_inst/msg_indx_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    100.000   100.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000   100.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=44, routed)          1.680   101.680    cw0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    97.986 r  cw0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    99.909    muart/inst/upg_inst/upg_clk_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   100.000 r  muart/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/O
                         net (fo=170, routed)         1.507   101.507    muart/inst/upg_inst/upg_clk_i_IBUF_BUFG
    SLICE_X37Y100        FDCE                                         r  muart/inst/upg_inst/msg_indx_reg[4]/C
                         clock pessimism              0.120   101.627    
                         clock uncertainty           -0.149   101.478    
    SLICE_X37Y100        FDCE (Setup_fdce_C_CE)      -0.205   101.273    muart/inst/upg_inst/msg_indx_reg[4]
  -------------------------------------------------------------------
                         required time                        101.273    
                         arrival time                          -5.597    
  -------------------------------------------------------------------
                         slack                                 95.675    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.123ns  (arrival time - required time)
  Source:                 muart/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SERIAL_TO_PARALLEL[8].fifo_din_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            muart/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][7]_srl16/D
                            (rising edge-triggered cell SRL16E clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.322ns  (logic 0.141ns (43.774%)  route 0.181ns (56.226%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.837ns
    Source Clock Delay      (SCD):    0.567ns
    Clock Pessimism Removal (CPR):    0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=44, routed)          0.622     0.622    cw0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    -0.674 r  cw0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    -0.026    muart/inst/upg_inst/upg_clk_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.000 r  muart/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/O
                         net (fo=170, routed)         0.567     0.567    muart/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/s_axi_aclk
    SLICE_X44Y98         FDRE                                         r  muart/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SERIAL_TO_PARALLEL[8].fifo_din_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y98         FDRE (Prop_fdre_C_Q)         0.141     0.708 r  muart/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SERIAL_TO_PARALLEL[8].fifo_din_reg[8]/Q
                         net (fo=3, routed)           0.181     0.889    muart/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/in[7]
    SLICE_X42Y98         SRL16E                                       r  muart/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][7]_srl16/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=44, routed)          0.896     0.896    cw0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.729 r  cw0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.029    muart/inst/upg_inst/upg_clk_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.000 r  muart/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/O
                         net (fo=170, routed)         0.837     0.837    muart/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/s_axi_aclk
    SLICE_X42Y98         SRL16E                                       r  muart/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][7]_srl16/CLK
                         clock pessimism             -0.254     0.583    
    SLICE_X42Y98         SRL16E (Hold_srl16e_CLK_D)
                                                      0.183     0.766    muart/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][7]_srl16
  -------------------------------------------------------------------
                         required time                         -0.766    
                         arrival time                           0.889    
  -------------------------------------------------------------------
                         slack                                  0.123    

Slack (MET) :             0.129ns  (arrival time - required time)
  Source:                 muart/inst/upg_inst/axi_uart_inst/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/GEN_BKEND_CE_REGISTERS[2].ce_out_i_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            muart/inst/upg_inst/axi_uart_inst/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.495ns  (logic 0.186ns (37.603%)  route 0.309ns (62.397%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.274ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.839ns
    Source Clock Delay      (SCD):    0.565ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=44, routed)          0.622     0.622    cw0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    -0.674 r  cw0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    -0.026    muart/inst/upg_inst/upg_clk_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.000 r  muart/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/O
                         net (fo=170, routed)         0.565     0.565    muart/inst/upg_inst/axi_uart_inst/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/s_axi_aclk
    SLICE_X41Y101        FDRE                                         r  muart/inst/upg_inst/axi_uart_inst/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/GEN_BKEND_CE_REGISTERS[2].ce_out_i_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y101        FDRE (Prop_fdre_C_Q)         0.141     0.706 r  muart/inst/upg_inst/axi_uart_inst/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/GEN_BKEND_CE_REGISTERS[2].ce_out_i_reg[2]/Q
                         net (fo=12, routed)          0.309     1.014    muart/inst/upg_inst/axi_uart_inst/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/GEN_BKEND_CE_REGISTERS[2].ce_out_i_reg
    SLICE_X40Y98         LUT5 (Prop_lut5_I4_O)        0.045     1.059 r  muart/inst/upg_inst/axi_uart_inst/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/s_axi_rdata_i[6]_i_1/O
                         net (fo=1, routed)           0.000     1.059    muart/inst/upg_inst/axi_uart_inst/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SIn_DBus[1]
    SLICE_X40Y98         FDRE                                         r  muart/inst/upg_inst/axi_uart_inst/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=44, routed)          0.896     0.896    cw0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.729 r  cw0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.029    muart/inst/upg_inst/upg_clk_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.000 r  muart/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/O
                         net (fo=170, routed)         0.839     0.839    muart/inst/upg_inst/axi_uart_inst/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_aclk
    SLICE_X40Y98         FDRE                                         r  muart/inst/upg_inst/axi_uart_inst/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[6]/C
                         clock pessimism              0.000     0.839    
    SLICE_X40Y98         FDRE (Hold_fdre_C_D)         0.092     0.931    muart/inst/upg_inst/axi_uart_inst/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[6]
  -------------------------------------------------------------------
                         required time                         -0.931    
                         arrival time                           1.059    
  -------------------------------------------------------------------
                         slack                                  0.129    

Slack (MET) :             0.130ns  (arrival time - required time)
  Source:                 muart/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_TX_I/tx_Data_Enable_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            muart/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_TX_I/mux_sel_reg[1]/D
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.507ns  (logic 0.209ns (41.214%)  route 0.298ns (58.786%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.270ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.837ns
    Source Clock Delay      (SCD):    0.567ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=44, routed)          0.622     0.622    cw0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    -0.674 r  cw0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    -0.026    muart/inst/upg_inst/upg_clk_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.000 r  muart/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/O
                         net (fo=170, routed)         0.567     0.567    muart/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_TX_I/s_axi_aclk
    SLICE_X42Y99         FDRE                                         r  muart/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_TX_I/tx_Data_Enable_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y99         FDRE (Prop_fdre_C_Q)         0.164     0.731 r  muart/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_TX_I/tx_Data_Enable_reg/Q
                         net (fo=7, routed)           0.298     1.029    muart/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_TX_I/tx_Data_Enable_reg_n_0
    SLICE_X41Y102        LUT5 (Prop_lut5_I3_O)        0.045     1.074 r  muart/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_TX_I/mux_sel[1]_i_1/O
                         net (fo=1, routed)           0.000     1.074    muart/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_TX_I/mux_sel[1]_i_1_n_0
    SLICE_X41Y102        FDSE                                         r  muart/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_TX_I/mux_sel_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=44, routed)          0.896     0.896    cw0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.729 r  cw0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.029    muart/inst/upg_inst/upg_clk_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.000 r  muart/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/O
                         net (fo=170, routed)         0.837     0.837    muart/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_TX_I/s_axi_aclk
    SLICE_X41Y102        FDSE                                         r  muart/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_TX_I/mux_sel_reg[1]/C
                         clock pessimism              0.000     0.837    
    SLICE_X41Y102        FDSE (Hold_fdse_C_D)         0.107     0.944    muart/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_TX_I/mux_sel_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.944    
                         arrival time                           1.074    
  -------------------------------------------------------------------
                         slack                                  0.130    

Slack (MET) :             0.131ns  (arrival time - required time)
  Source:                 muart/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            muart/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.206ns  (logic 0.141ns (68.336%)  route 0.065ns (31.664%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.837ns
    Source Clock Delay      (SCD):    0.565ns
    Clock Pessimism Removal (CPR):    0.272ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=44, routed)          0.622     0.622    cw0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    -0.674 r  cw0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    -0.026    muart/inst/upg_inst/upg_clk_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.000 r  muart/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/O
                         net (fo=170, routed)         0.565     0.565    muart/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/INPUT_DOUBLE_REGS3/s_axi_aclk
    SLICE_X40Y92         FDRE                                         r  muart/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y92         FDRE (Prop_fdre_C_Q)         0.141     0.706 r  muart/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/Q
                         net (fo=1, routed)           0.065     0.771    muart/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/INPUT_DOUBLE_REGS3/s_level_out_d1_cdc_to
    SLICE_X40Y92         FDRE                                         r  muart/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=44, routed)          0.896     0.896    cw0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.729 r  cw0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.029    muart/inst/upg_inst/upg_clk_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.000 r  muart/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/O
                         net (fo=170, routed)         0.837     0.837    muart/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/INPUT_DOUBLE_REGS3/s_axi_aclk
    SLICE_X40Y92         FDRE                                         r  muart/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/C
                         clock pessimism             -0.272     0.565    
    SLICE_X40Y92         FDRE (Hold_fdre_C_D)         0.075     0.640    muart/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2
  -------------------------------------------------------------------
                         required time                         -0.640    
                         arrival time                           0.771    
  -------------------------------------------------------------------
                         slack                                  0.131    

Slack (MET) :             0.134ns  (arrival time - required time)
  Source:                 muart/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SERIAL_TO_PARALLEL[5].fifo_din_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            muart/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][4]_srl16/D
                            (rising edge-triggered cell SRL16E clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.267ns  (logic 0.141ns (52.851%)  route 0.126ns (47.149%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.837ns
    Source Clock Delay      (SCD):    0.567ns
    Clock Pessimism Removal (CPR):    0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=44, routed)          0.622     0.622    cw0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    -0.674 r  cw0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    -0.026    muart/inst/upg_inst/upg_clk_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.000 r  muart/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/O
                         net (fo=170, routed)         0.567     0.567    muart/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/s_axi_aclk
    SLICE_X44Y98         FDRE                                         r  muart/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SERIAL_TO_PARALLEL[5].fifo_din_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y98         FDRE (Prop_fdre_C_Q)         0.141     0.708 r  muart/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SERIAL_TO_PARALLEL[5].fifo_din_reg[5]/Q
                         net (fo=3, routed)           0.126     0.833    muart/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/in[4]
    SLICE_X42Y98         SRL16E                                       r  muart/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][4]_srl16/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=44, routed)          0.896     0.896    cw0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.729 r  cw0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.029    muart/inst/upg_inst/upg_clk_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.000 r  muart/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/O
                         net (fo=170, routed)         0.837     0.837    muart/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/s_axi_aclk
    SLICE_X42Y98         SRL16E                                       r  muart/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][4]_srl16/CLK
                         clock pessimism             -0.254     0.583    
    SLICE_X42Y98         SRL16E (Hold_srl16e_CLK_D)
                                                      0.117     0.700    muart/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][4]_srl16
  -------------------------------------------------------------------
                         required time                         -0.700    
                         arrival time                           0.833    
  -------------------------------------------------------------------
                         slack                                  0.134    

Slack (MET) :             0.134ns  (arrival time - required time)
  Source:                 muart/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SERIAL_TO_PARALLEL[6].fifo_din_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            muart/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][5]_srl16/D
                            (rising edge-triggered cell SRL16E clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.265ns  (logic 0.141ns (53.241%)  route 0.124ns (46.759%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.837ns
    Source Clock Delay      (SCD):    0.567ns
    Clock Pessimism Removal (CPR):    0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=44, routed)          0.622     0.622    cw0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    -0.674 r  cw0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    -0.026    muart/inst/upg_inst/upg_clk_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.000 r  muart/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/O
                         net (fo=170, routed)         0.567     0.567    muart/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/s_axi_aclk
    SLICE_X44Y98         FDRE                                         r  muart/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SERIAL_TO_PARALLEL[6].fifo_din_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y98         FDRE (Prop_fdre_C_Q)         0.141     0.708 r  muart/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SERIAL_TO_PARALLEL[6].fifo_din_reg[6]/Q
                         net (fo=3, routed)           0.124     0.831    muart/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/in[5]
    SLICE_X42Y98         SRL16E                                       r  muart/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][5]_srl16/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=44, routed)          0.896     0.896    cw0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.729 r  cw0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.029    muart/inst/upg_inst/upg_clk_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.000 r  muart/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/O
                         net (fo=170, routed)         0.837     0.837    muart/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/s_axi_aclk
    SLICE_X42Y98         SRL16E                                       r  muart/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][5]_srl16/CLK
                         clock pessimism             -0.254     0.583    
    SLICE_X42Y98         SRL16E (Hold_srl16e_CLK_D)
                                                      0.115     0.698    muart/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][5]_srl16
  -------------------------------------------------------------------
                         required time                         -0.698    
                         arrival time                           0.831    
  -------------------------------------------------------------------
                         slack                                  0.134    

Slack (MET) :             0.134ns  (arrival time - required time)
  Source:                 muart/inst/upg_inst/RCS_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            muart/inst/upg_inst/s_axi_araddr_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.497ns  (logic 0.186ns (37.434%)  route 0.311ns (62.566%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.272ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.837ns
    Source Clock Delay      (SCD):    0.565ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=44, routed)          0.622     0.622    cw0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    -0.674 r  cw0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    -0.026    muart/inst/upg_inst/upg_clk_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.000 r  muart/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/O
                         net (fo=170, routed)         0.565     0.565    muart/inst/upg_inst/upg_clk_i_IBUF_BUFG
    SLICE_X44Y100        FDCE                                         r  muart/inst/upg_inst/RCS_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y100        FDCE (Prop_fdce_C_Q)         0.141     0.706 r  muart/inst/upg_inst/RCS_reg[2]/Q
                         net (fo=9, routed)           0.311     1.017    muart/inst/upg_inst/RCS_reg_n_0_[2]
    SLICE_X44Y99         LUT6 (Prop_lut6_I1_O)        0.045     1.062 r  muart/inst/upg_inst/s_axi_araddr[3]_i_1/O
                         net (fo=1, routed)           0.000     1.062    muart/inst/upg_inst/s_axi_araddr[3]_i_1_n_0
    SLICE_X44Y99         FDRE                                         r  muart/inst/upg_inst/s_axi_araddr_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=44, routed)          0.896     0.896    cw0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.729 r  cw0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.029    muart/inst/upg_inst/upg_clk_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.000 r  muart/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/O
                         net (fo=170, routed)         0.837     0.837    muart/inst/upg_inst/upg_clk_i_IBUF_BUFG
    SLICE_X44Y99         FDRE                                         r  muart/inst/upg_inst/s_axi_araddr_reg[3]/C
                         clock pessimism              0.000     0.837    
    SLICE_X44Y99         FDRE (Hold_fdre_C_D)         0.091     0.928    muart/inst/upg_inst/s_axi_araddr_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.928    
                         arrival time                           1.062    
  -------------------------------------------------------------------
                         slack                                  0.134    

Slack (MET) :             0.139ns  (arrival time - required time)
  Source:                 muart/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SERIAL_TO_PARALLEL[2].fifo_din_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            muart/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][1]_srl16/D
                            (rising edge-triggered cell SRL16E clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.264ns  (logic 0.141ns (53.366%)  route 0.123ns (46.634%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.837ns
    Source Clock Delay      (SCD):    0.567ns
    Clock Pessimism Removal (CPR):    0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=44, routed)          0.622     0.622    cw0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    -0.674 r  cw0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    -0.026    muart/inst/upg_inst/upg_clk_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.000 r  muart/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/O
                         net (fo=170, routed)         0.567     0.567    muart/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/s_axi_aclk
    SLICE_X45Y98         FDRE                                         r  muart/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SERIAL_TO_PARALLEL[2].fifo_din_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y98         FDRE (Prop_fdre_C_Q)         0.141     0.708 r  muart/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SERIAL_TO_PARALLEL[2].fifo_din_reg[2]/Q
                         net (fo=3, routed)           0.123     0.831    muart/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/in[1]
    SLICE_X42Y98         SRL16E                                       r  muart/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][1]_srl16/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=44, routed)          0.896     0.896    cw0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.729 r  cw0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.029    muart/inst/upg_inst/upg_clk_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.000 r  muart/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/O
                         net (fo=170, routed)         0.837     0.837    muart/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/s_axi_aclk
    SLICE_X42Y98         SRL16E                                       r  muart/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][1]_srl16/CLK
                         clock pessimism             -0.254     0.583    
    SLICE_X42Y98         SRL16E (Hold_srl16e_CLK_D)
                                                      0.109     0.692    muart/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][1]_srl16
  -------------------------------------------------------------------
                         required time                         -0.692    
                         arrival time                           0.831    
  -------------------------------------------------------------------
                         slack                                  0.139    

Slack (MET) :             0.140ns  (arrival time - required time)
  Source:                 muart/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SERIAL_TO_PARALLEL[4].fifo_din_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            muart/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][3]_srl16/D
                            (rising edge-triggered cell SRL16E clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.264ns  (logic 0.141ns (53.366%)  route 0.123ns (46.634%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.837ns
    Source Clock Delay      (SCD):    0.567ns
    Clock Pessimism Removal (CPR):    0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=44, routed)          0.622     0.622    cw0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    -0.674 r  cw0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    -0.026    muart/inst/upg_inst/upg_clk_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.000 r  muart/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/O
                         net (fo=170, routed)         0.567     0.567    muart/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/s_axi_aclk
    SLICE_X45Y98         FDRE                                         r  muart/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SERIAL_TO_PARALLEL[4].fifo_din_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y98         FDRE (Prop_fdre_C_Q)         0.141     0.708 r  muart/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SERIAL_TO_PARALLEL[4].fifo_din_reg[4]/Q
                         net (fo=3, routed)           0.123     0.831    muart/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/in[3]
    SLICE_X42Y98         SRL16E                                       r  muart/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][3]_srl16/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=44, routed)          0.896     0.896    cw0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.729 r  cw0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.029    muart/inst/upg_inst/upg_clk_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.000 r  muart/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/O
                         net (fo=170, routed)         0.837     0.837    muart/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/s_axi_aclk
    SLICE_X42Y98         SRL16E                                       r  muart/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][3]_srl16/CLK
                         clock pessimism             -0.254     0.583    
    SLICE_X42Y98         SRL16E (Hold_srl16e_CLK_D)
                                                      0.108     0.691    muart/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][3]_srl16
  -------------------------------------------------------------------
                         required time                         -0.691    
                         arrival time                           0.831    
  -------------------------------------------------------------------
                         slack                                  0.140    

Slack (MET) :             0.143ns  (arrival time - required time)
  Source:                 muart/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_TX_I/serial_Data_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            muart/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_TX_I/TX_reg/D
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.277ns  (logic 0.186ns (67.123%)  route 0.091ns (32.877%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.833ns
    Source Clock Delay      (SCD):    0.564ns
    Clock Pessimism Removal (CPR):    0.257ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=44, routed)          0.622     0.622    cw0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    -0.674 r  cw0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    -0.026    muart/inst/upg_inst/upg_clk_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.000 r  muart/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/O
                         net (fo=170, routed)         0.564     0.564    muart/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_TX_I/s_axi_aclk
    SLICE_X43Y103        FDRE                                         r  muart/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_TX_I/serial_Data_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y103        FDRE (Prop_fdre_C_Q)         0.141     0.705 r  muart/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_TX_I/serial_Data_reg/Q
                         net (fo=1, routed)           0.091     0.796    muart/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_TX_I/serial_Data
    SLICE_X42Y103        LUT3 (Prop_lut3_I2_O)        0.045     0.841 r  muart/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_TX_I/TX_i_1/O
                         net (fo=1, routed)           0.000     0.841    muart/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_TX_I/TX0
    SLICE_X42Y103        FDSE                                         r  muart/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_TX_I/TX_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=44, routed)          0.896     0.896    cw0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.729 r  cw0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.029    muart/inst/upg_inst/upg_clk_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.000 r  muart/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/O
                         net (fo=170, routed)         0.833     0.833    muart/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_TX_I/s_axi_aclk
    SLICE_X42Y103        FDSE                                         r  muart/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_TX_I/TX_reg/C
                         clock pessimism             -0.257     0.577    
    SLICE_X42Y103        FDSE (Hold_fdse_C_D)         0.121     0.698    muart/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_TX_I/TX_reg
  -------------------------------------------------------------------
                         required time                         -0.698    
                         arrival time                           0.841    
  -------------------------------------------------------------------
                         slack                                  0.143    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_clk_wiz_0
Waveform(ns):       { 0.000 50.000 }
Period(ns):         100.000
Sources:            { cw0/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         100.000     97.845     BUFGCTRL_X0Y0    muart/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         100.000     98.751     MMCME2_ADV_X0Y0  cw0/inst/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDCE/C              n/a            1.000         100.000     99.000     SLICE_X44Y100    muart/inst/upg_inst/RCS_reg[0]/C
Min Period        n/a     FDCE/C              n/a            1.000         100.000     99.000     SLICE_X44Y100    muart/inst/upg_inst/RCS_reg[1]/C
Min Period        n/a     FDCE/C              n/a            1.000         100.000     99.000     SLICE_X44Y100    muart/inst/upg_inst/RCS_reg[2]/C
Min Period        n/a     FDCE/C              n/a            1.000         100.000     99.000     SLICE_X40Y103    muart/inst/upg_inst/WCS_reg[0]/C
Min Period        n/a     FDCE/C              n/a            1.000         100.000     99.000     SLICE_X40Y103    muart/inst/upg_inst/WCS_reg[1]/C
Min Period        n/a     FDCE/C              n/a            1.000         100.000     99.000     SLICE_X40Y103    muart/inst/upg_inst/WCS_reg[2]/C
Min Period        n/a     FDCE/C              n/a            1.000         100.000     99.000     SLICE_X41Y103    muart/inst/upg_inst/initFlag_reg/C
Min Period        n/a     FDCE/C              n/a            1.000         100.000     99.000     SLICE_X37Y100    muart/inst/upg_inst/msg_indx_reg[0]/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       100.000     113.360    MMCME2_ADV_X0Y0  cw0/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         50.000      49.020     SLICE_X42Y97     muart/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/DELAY_16_I/INFERRED_GEN.data_reg[14][0]_srl15/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         50.000      49.020     SLICE_X42Y97     muart/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/DELAY_16_I/INFERRED_GEN.data_reg[14][0]_srl15/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         50.000      49.020     SLICE_X42Y98     muart/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][0]_srl16/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         50.000      49.020     SLICE_X42Y98     muart/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][0]_srl16/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         50.000      49.020     SLICE_X42Y98     muart/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][1]_srl16/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         50.000      49.020     SLICE_X42Y98     muart/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][1]_srl16/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         50.000      49.020     SLICE_X42Y98     muart/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][2]_srl16/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         50.000      49.020     SLICE_X42Y98     muart/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][2]_srl16/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         50.000      49.020     SLICE_X42Y98     muart/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][3]_srl16/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         50.000      49.020     SLICE_X42Y98     muart/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][3]_srl16/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         50.000      49.020     SLICE_X42Y97     muart/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/DELAY_16_I/INFERRED_GEN.data_reg[14][0]_srl15/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         50.000      49.020     SLICE_X42Y97     muart/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/DELAY_16_I/INFERRED_GEN.data_reg[14][0]_srl15/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         50.000      49.020     SLICE_X42Y98     muart/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][0]_srl16/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         50.000      49.020     SLICE_X42Y98     muart/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][0]_srl16/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         50.000      49.020     SLICE_X42Y98     muart/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][1]_srl16/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         50.000      49.020     SLICE_X42Y98     muart/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][1]_srl16/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         50.000      49.020     SLICE_X42Y98     muart/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][2]_srl16/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         50.000      49.020     SLICE_X42Y98     muart/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][2]_srl16/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         50.000      49.020     SLICE_X42Y98     muart/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][3]_srl16/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         50.000      49.020     SLICE_X42Y98     muart/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][3]_srl16/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_0
  To Clock:  clkfbout_clk_wiz_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       17.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_0
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { cw0/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         20.000      17.845     BUFGCTRL_X0Y3    cw0/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         20.000      18.751     MMCME2_ADV_X0Y0  cw0/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         20.000      18.751     MMCME2_ADV_X0Y0  cw0/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       20.000      80.000     MMCME2_ADV_X0Y0  cw0/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       20.000      193.360    MMCME2_ADV_X0Y0  cw0/inst/mmcm_adv_inst/CLKFBOUT



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay           566 Endpoints
Min Delay           566 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 seg/seg_lit_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            seg_lit[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.643ns  (logic 3.984ns (34.221%)  route 7.659ns (65.779%))
  Logic Levels:           2  (FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y92         FDRE                         0.000     0.000 r  seg/seg_lit_reg[2]/C
    SLICE_X82Y92         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  seg/seg_lit_reg[2]/Q
                         net (fo=1, routed)           7.659     8.115    seg_lit_OBUF[2]
    F14                  OBUF (Prop_obuf_I_O)         3.528    11.643 r  seg_lit_OBUF[2]_inst/O
                         net (fo=0)                   0.000    11.643    seg_lit[2]
    F14                                                               r  seg_lit[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 row[0]
                            (input port)
  Destination:            led[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.364ns  (logic 5.078ns (44.685%)  route 6.286ns (55.315%))
  Logic Levels:           2  (IBUF=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    K3                                                0.000     0.000 r  row[0] (IN)
                         net (fo=0)                   0.000     0.000    row[0]
    K3                   IBUF (Prop_ibuf_I_O)         1.496     1.496 r  row_IBUF[0]_inst/O
                         net (fo=7, routed)           6.286     7.782    led_OBUF[0]
    A21                  OBUF (Prop_obuf_I_O)         3.582    11.364 r  led[0]_OBUF_inst/O
                         net (fo=0)                   0.000    11.364    led[0]
    A21                                                               r  led[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 seg/seg_lit_reg[5]/C
                            (rising edge-triggered cell FDRE)
  Destination:            seg_lit[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.334ns  (logic 4.118ns (36.337%)  route 7.215ns (63.663%))
  Logic Levels:           2  (FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y92         FDRE                         0.000     0.000 r  seg/seg_lit_reg[5]/C
    SLICE_X82Y92         FDRE (Prop_fdre_C_Q)         0.419     0.419 r  seg/seg_lit_reg[5]/Q
                         net (fo=1, routed)           7.215     7.634    seg_lit_OBUF[5]
    C14                  OBUF (Prop_obuf_I_O)         3.699    11.334 r  seg_lit_OBUF[5]_inst/O
                         net (fo=0)                   0.000    11.334    seg_lit[5]
    C14                                                               r  seg_lit[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 row[2]
                            (input port)
  Destination:            led[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.188ns  (logic 5.051ns (45.145%)  route 6.137ns (54.855%))
  Logic Levels:           2  (IBUF=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J4                                                0.000     0.000 r  row[2] (IN)
                         net (fo=0)                   0.000     0.000    row[2]
    J4                   IBUF (Prop_ibuf_I_O)         1.483     1.483 r  row_IBUF[2]_inst/O
                         net (fo=7, routed)           6.137     7.621    led_OBUF[2]
    D22                  OBUF (Prop_obuf_I_O)         3.568    11.188 r  led[2]_OBUF_inst/O
                         net (fo=0)                   0.000    11.188    led[2]
    D22                                                               r  led[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 row[1]
                            (input port)
  Destination:            led[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.165ns  (logic 5.071ns (45.414%)  route 6.095ns (54.586%))
  Logic Levels:           2  (IBUF=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L3                                                0.000     0.000 r  row[1] (IN)
                         net (fo=0)                   0.000     0.000    row[1]
    L3                   IBUF (Prop_ibuf_I_O)         1.498     1.498 r  row_IBUF[1]_inst/O
                         net (fo=7, routed)           6.095     7.593    led_OBUF[1]
    E22                  OBUF (Prop_obuf_I_O)         3.573    11.165 r  led[1]_OBUF_inst/O
                         net (fo=0)                   0.000    11.165    led[1]
    E22                                                               r  led[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 seg/seg_lit_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            seg_lit[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.029ns  (logic 3.984ns (36.121%)  route 7.045ns (63.879%))
  Logic Levels:           2  (FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y92         FDRE                         0.000     0.000 r  seg/seg_lit_reg[1]/C
    SLICE_X82Y92         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  seg/seg_lit_reg[1]/Q
                         net (fo=1, routed)           7.045     7.501    seg_lit_OBUF[1]
    F13                  OBUF (Prop_obuf_I_O)         3.528    11.029 r  seg_lit_OBUF[1]_inst/O
                         net (fo=0)                   0.000    11.029    seg_lit[1]
    F13                                                               r  seg_lit[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 row[3]
                            (input port)
  Destination:            led[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.701ns  (logic 5.043ns (47.123%)  route 5.658ns (52.877%))
  Logic Levels:           2  (IBUF=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    K4                                                0.000     0.000 r  row[3] (IN)
                         net (fo=0)                   0.000     0.000    row[3]
    K4                   IBUF (Prop_ibuf_I_O)         1.484     1.484 r  row_IBUF[3]_inst/O
                         net (fo=3, routed)           5.658     7.142    led_OBUF[3]
    E21                  OBUF (Prop_obuf_I_O)         3.559    10.701 r  led[3]_OBUF_inst/O
                         net (fo=0)                   0.000    10.701    led[3]
    E21                                                               r  led[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 seg/seg_lit_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            seg_lit[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.556ns  (logic 4.120ns (39.032%)  route 6.436ns (60.968%))
  Logic Levels:           2  (FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y92         FDRE                         0.000     0.000 r  seg/seg_lit_reg[3]/C
    SLICE_X82Y92         FDRE (Prop_fdre_C_Q)         0.419     0.419 r  seg/seg_lit_reg[3]/Q
                         net (fo=1, routed)           6.436     6.855    seg_lit_OBUF[3]
    F16                  OBUF (Prop_obuf_I_O)         3.701    10.556 r  seg_lit_OBUF[3]_inst/O
                         net (fo=0)                   0.000    10.556    seg_lit[3]
    F16                                                               r  seg_lit[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 seg/seg_lit_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            seg_lit[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.501ns  (logic 3.944ns (37.562%)  route 6.557ns (62.438%))
  Logic Levels:           2  (FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y92         FDRE                         0.000     0.000 r  seg/seg_lit_reg[0]/C
    SLICE_X82Y92         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  seg/seg_lit_reg[0]/Q
                         net (fo=1, routed)           6.557     7.013    seg_lit_OBUF[0]
    F15                  OBUF (Prop_obuf_I_O)         3.488    10.501 r  seg_lit_OBUF[0]_inst/O
                         net (fo=0)                   0.000    10.501    seg_lit[0]
    F15                                                               r  seg_lit[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 seg/seg_lit_reg[6]/C
                            (rising edge-triggered cell FDRE)
  Destination:            seg_lit[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.420ns  (logic 4.117ns (39.511%)  route 6.303ns (60.489%))
  Logic Levels:           2  (FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y92         FDRE                         0.000     0.000 r  seg/seg_lit_reg[6]/C
    SLICE_X82Y92         FDRE (Prop_fdre_C_Q)         0.419     0.419 r  seg/seg_lit_reg[6]/Q
                         net (fo=1, routed)           6.303     6.722    seg_lit_OBUF[6]
    C15                  OBUF (Prop_obuf_I_O)         3.698    10.420 r  seg_lit_OBUF[6]_inst/O
                         net (fo=0)                   0.000    10.420    seg_lit[6]
    C15                                                               r  seg_lit[6] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 muart/inst/upg_inst/byte_num_reg[20]/C
                            (rising edge-triggered cell FDCE)
  Destination:            muart/inst/upg_inst/byte_num_reg[28]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.211ns  (logic 0.141ns (66.849%)  route 0.070ns (33.151%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y102        FDCE                         0.000     0.000 r  muart/inst/upg_inst/byte_num_reg[20]/C
    SLICE_X32Y102        FDCE (Prop_fdce_C_Q)         0.141     0.141 r  muart/inst/upg_inst/byte_num_reg[20]/Q
                         net (fo=6, routed)           0.070     0.211    muart/inst/upg_inst/hex0[28]
    SLICE_X32Y102        FDCE                                         r  muart/inst/upg_inst/byte_num_reg[28]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 muart/inst/upg_inst/byte_num_reg[21]/C
                            (rising edge-triggered cell FDCE)
  Destination:            muart/inst/upg_inst/byte_num_reg[29]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.212ns  (logic 0.141ns (66.526%)  route 0.071ns (33.474%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y102        FDCE                         0.000     0.000 r  muart/inst/upg_inst/byte_num_reg[21]/C
    SLICE_X32Y102        FDCE (Prop_fdce_C_Q)         0.141     0.141 r  muart/inst/upg_inst/byte_num_reg[21]/Q
                         net (fo=9, routed)           0.071     0.212    muart/inst/upg_inst/hex0[29]
    SLICE_X32Y102        FDCE                                         r  muart/inst/upg_inst/byte_num_reg[29]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 seg/cho_reg[7]/C
                            (rising edge-triggered cell FDSE)
  Destination:            seg/seg_cho_reg[7]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.244ns  (logic 0.128ns (52.466%)  route 0.116ns (47.534%))
  Logic Levels:           1  (FDSE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y111        FDSE                         0.000     0.000 r  seg/cho_reg[7]/C
    SLICE_X82Y111        FDSE (Prop_fdse_C_Q)         0.128     0.128 r  seg/cho_reg[7]/Q
                         net (fo=1, routed)           0.116     0.244    seg/cho_reg_n_0_[7]
    SLICE_X83Y111        FDRE                                         r  seg/seg_cho_reg[7]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 seg/cho_reg[4]/C
                            (rising edge-triggered cell FDSE)
  Destination:            seg/seg_cho_reg[4]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.258ns  (logic 0.128ns (49.659%)  route 0.130ns (50.341%))
  Logic Levels:           1  (FDSE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y111        FDSE                         0.000     0.000 r  seg/cho_reg[4]/C
    SLICE_X82Y111        FDSE (Prop_fdse_C_Q)         0.128     0.128 r  seg/cho_reg[4]/Q
                         net (fo=3, routed)           0.130     0.258    seg/p_0_in[5]
    SLICE_X82Y112        FDRE                                         r  seg/seg_cho_reg[4]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 seg/cho_reg[2]/C
                            (rising edge-triggered cell FDSE)
  Destination:            seg/seg_cho_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.265ns  (logic 0.141ns (53.257%)  route 0.124ns (46.743%))
  Logic Levels:           1  (FDSE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y111        FDSE                         0.000     0.000 r  seg/cho_reg[2]/C
    SLICE_X82Y111        FDSE (Prop_fdse_C_Q)         0.141     0.141 r  seg/cho_reg[2]/Q
                         net (fo=3, routed)           0.124     0.265    seg/p_0_in[3]
    SLICE_X82Y112        FDRE                                         r  seg/seg_cho_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 seg/cho_reg[3]/C
                            (rising edge-triggered cell FDSE)
  Destination:            seg/cho_reg[4]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.271ns  (logic 0.141ns (52.082%)  route 0.130ns (47.918%))
  Logic Levels:           1  (FDSE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y111        FDSE                         0.000     0.000 r  seg/cho_reg[3]/C
    SLICE_X82Y111        FDSE (Prop_fdse_C_Q)         0.141     0.141 r  seg/cho_reg[3]/Q
                         net (fo=3, routed)           0.130     0.271    seg/p_0_in[4]
    SLICE_X82Y111        FDSE                                         r  seg/cho_reg[4]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 seg/cho_reg[4]/C
                            (rising edge-triggered cell FDSE)
  Destination:            seg/cho_reg[5]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.275ns  (logic 0.128ns (46.607%)  route 0.147ns (53.393%))
  Logic Levels:           1  (FDSE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y111        FDSE                         0.000     0.000 r  seg/cho_reg[4]/C
    SLICE_X82Y111        FDSE (Prop_fdse_C_Q)         0.128     0.128 r  seg/cho_reg[4]/Q
                         net (fo=3, routed)           0.147     0.275    seg/p_0_in[5]
    SLICE_X82Y111        FDSE                                         r  seg/cho_reg[5]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 muart/inst/upg_inst/byte_num_reg[19]/C
                            (rising edge-triggered cell FDCE)
  Destination:            muart/inst/upg_inst/byte_num_reg[27]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.279ns  (logic 0.141ns (50.479%)  route 0.138ns (49.521%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y102        FDCE                         0.000     0.000 r  muart/inst/upg_inst/byte_num_reg[19]/C
    SLICE_X35Y102        FDCE (Prop_fdce_C_Q)         0.141     0.141 r  muart/inst/upg_inst/byte_num_reg[19]/Q
                         net (fo=9, routed)           0.138     0.279    muart/inst/upg_inst/hex0[27]
    SLICE_X32Y101        FDCE                                         r  muart/inst/upg_inst/byte_num_reg[27]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 seg/cho_reg[5]/C
                            (rising edge-triggered cell FDSE)
  Destination:            seg/seg_cho_reg[5]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.280ns  (logic 0.128ns (45.705%)  route 0.152ns (54.295%))
  Logic Levels:           1  (FDSE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y111        FDSE                         0.000     0.000 r  seg/cho_reg[5]/C
    SLICE_X82Y111        FDSE (Prop_fdse_C_Q)         0.128     0.128 r  seg/cho_reg[5]/Q
                         net (fo=3, routed)           0.152     0.280    seg/p_0_in[6]
    SLICE_X82Y112        FDRE                                         r  seg/seg_cho_reg[5]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 seg/cho_reg[5]/C
                            (rising edge-triggered cell FDSE)
  Destination:            seg/cho_reg[6]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.283ns  (logic 0.128ns (45.308%)  route 0.155ns (54.692%))
  Logic Levels:           1  (FDSE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y111        FDSE                         0.000     0.000 r  seg/cho_reg[5]/C
    SLICE_X82Y111        FDSE (Prop_fdse_C_Q)         0.128     0.128 r  seg/cho_reg[5]/Q
                         net (fo=3, routed)           0.155     0.283    seg/p_0_in[6]
    SLICE_X82Y111        FDSE                                         r  seg/cho_reg[6]/D
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_out1_clk_wiz_0
  To Clock:  

Max Delay           181 Endpoints
Min Delay           181 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 muart/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_TX_I/TX_reg/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            upg_tx
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.738ns  (logic 4.113ns (53.159%)  route 3.624ns (46.841%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.281ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.134ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=44, routed)          1.807     1.807    cw0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    -2.114 r  cw0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    -0.096    muart/inst/upg_inst/upg_clk_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  muart/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/O
                         net (fo=170, routed)         1.621     1.621    muart/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_TX_I/s_axi_aclk
    SLICE_X42Y103        FDSE                                         r  muart/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_TX_I/TX_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y103        FDSE (Prop_fdse_C_Q)         0.518     2.139 r  muart/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_TX_I/TX_reg/Q
                         net (fo=1, routed)           3.624     5.763    muart/inst/upg_inst/upg_tx_o_OBUF
    V18                  OBUF (Prop_obuf_I_O)         3.595     9.359 r  muart/inst/upg_inst/upg_tx_o_OBUF_inst/O
                         net (fo=0)                   0.000     9.359    upg_tx
    V18                                                               r  upg_tx (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 muart/inst/upg_inst/upg_done_o_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            led[23]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.588ns  (logic 4.062ns (61.662%)  route 2.526ns (38.338%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.281ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.134ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=44, routed)          1.807     1.807    cw0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    -2.114 r  cw0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    -0.096    muart/inst/upg_inst/upg_clk_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  muart/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/O
                         net (fo=170, routed)         1.625     1.625    muart/inst/upg_inst/upg_clk_i_IBUF_BUFG
    SLICE_X38Y104        FDCE                                         r  muart/inst/upg_inst/upg_done_o_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y104        FDCE (Prop_fdce_C_Q)         0.518     2.143 r  muart/inst/upg_inst/upg_done_o_reg/Q
                         net (fo=1, routed)           2.526     4.669    muart/inst/upg_inst/upg_done_o_OBUF
    K17                  OBUF (Prop_obuf_I_O)         3.544     8.213 r  muart/inst/upg_inst/upg_done_o_OBUF_inst/O
                         net (fo=0)                   0.000     8.213    led_OBUF[23]
    K17                                                               r  led[23] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 muart/inst/upg_inst/statReg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            muart/inst/upg_inst/upg_adr_o_reg[0]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.377ns  (logic 0.839ns (19.169%)  route 3.538ns (80.831%))
  Logic Levels:           2  (LUT3=1 LUT5=1)
  Clock Uncertainty:      0.281ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.134ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=44, routed)          1.807     1.807    cw0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    -2.114 r  cw0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    -0.096    muart/inst/upg_inst/upg_clk_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  muart/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/O
                         net (fo=170, routed)         1.622     1.622    muart/inst/upg_inst/upg_clk_i_IBUF_BUFG
    SLICE_X44Y100        FDCE                                         r  muart/inst/upg_inst/statReg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y100        FDCE (Prop_fdce_C_Q)         0.419     2.041 r  muart/inst/upg_inst/statReg_reg[0]/Q
                         net (fo=18, routed)          1.733     3.774    muart/inst/upg_inst/statReg_reg_n_0_[0]
    SLICE_X34Y103        LUT5 (Prop_lut5_I2_O)        0.296     4.070 f  muart/inst/upg_inst/disp[2]_i_2/O
                         net (fo=2, routed)           0.702     4.772    muart/inst/upg_inst/disp[2]_i_2_n_0
    SLICE_X34Y103        LUT3 (Prop_lut3_I0_O)        0.124     4.896 r  muart/inst/upg_inst/upg_adr_o[14]_i_1/O
                         net (fo=15, routed)          1.102     5.999    muart/inst/upg_inst/upg_adr_o[14]_i_1_n_0
    SLICE_X32Y99         FDCE                                         r  muart/inst/upg_inst/upg_adr_o_reg[0]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 muart/inst/upg_inst/statReg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            muart/inst/upg_inst/upg_adr_o_reg[10]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.377ns  (logic 0.839ns (19.169%)  route 3.538ns (80.831%))
  Logic Levels:           2  (LUT3=1 LUT5=1)
  Clock Uncertainty:      0.281ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.134ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=44, routed)          1.807     1.807    cw0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    -2.114 r  cw0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    -0.096    muart/inst/upg_inst/upg_clk_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  muart/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/O
                         net (fo=170, routed)         1.622     1.622    muart/inst/upg_inst/upg_clk_i_IBUF_BUFG
    SLICE_X44Y100        FDCE                                         r  muart/inst/upg_inst/statReg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y100        FDCE (Prop_fdce_C_Q)         0.419     2.041 r  muart/inst/upg_inst/statReg_reg[0]/Q
                         net (fo=18, routed)          1.733     3.774    muart/inst/upg_inst/statReg_reg_n_0_[0]
    SLICE_X34Y103        LUT5 (Prop_lut5_I2_O)        0.296     4.070 f  muart/inst/upg_inst/disp[2]_i_2/O
                         net (fo=2, routed)           0.702     4.772    muart/inst/upg_inst/disp[2]_i_2_n_0
    SLICE_X34Y103        LUT3 (Prop_lut3_I0_O)        0.124     4.896 r  muart/inst/upg_inst/upg_adr_o[14]_i_1/O
                         net (fo=15, routed)          1.102     5.999    muart/inst/upg_inst/upg_adr_o[14]_i_1_n_0
    SLICE_X32Y99         FDCE                                         r  muart/inst/upg_inst/upg_adr_o_reg[10]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 muart/inst/upg_inst/statReg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            muart/inst/upg_inst/upg_adr_o_reg[1]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.377ns  (logic 0.839ns (19.169%)  route 3.538ns (80.831%))
  Logic Levels:           2  (LUT3=1 LUT5=1)
  Clock Uncertainty:      0.281ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.134ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=44, routed)          1.807     1.807    cw0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    -2.114 r  cw0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    -0.096    muart/inst/upg_inst/upg_clk_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  muart/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/O
                         net (fo=170, routed)         1.622     1.622    muart/inst/upg_inst/upg_clk_i_IBUF_BUFG
    SLICE_X44Y100        FDCE                                         r  muart/inst/upg_inst/statReg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y100        FDCE (Prop_fdce_C_Q)         0.419     2.041 r  muart/inst/upg_inst/statReg_reg[0]/Q
                         net (fo=18, routed)          1.733     3.774    muart/inst/upg_inst/statReg_reg_n_0_[0]
    SLICE_X34Y103        LUT5 (Prop_lut5_I2_O)        0.296     4.070 f  muart/inst/upg_inst/disp[2]_i_2/O
                         net (fo=2, routed)           0.702     4.772    muart/inst/upg_inst/disp[2]_i_2_n_0
    SLICE_X34Y103        LUT3 (Prop_lut3_I0_O)        0.124     4.896 r  muart/inst/upg_inst/upg_adr_o[14]_i_1/O
                         net (fo=15, routed)          1.102     5.999    muart/inst/upg_inst/upg_adr_o[14]_i_1_n_0
    SLICE_X32Y99         FDCE                                         r  muart/inst/upg_inst/upg_adr_o_reg[1]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 muart/inst/upg_inst/statReg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            muart/inst/upg_inst/upg_adr_o_reg[2]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.377ns  (logic 0.839ns (19.169%)  route 3.538ns (80.831%))
  Logic Levels:           2  (LUT3=1 LUT5=1)
  Clock Uncertainty:      0.281ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.134ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=44, routed)          1.807     1.807    cw0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    -2.114 r  cw0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    -0.096    muart/inst/upg_inst/upg_clk_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  muart/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/O
                         net (fo=170, routed)         1.622     1.622    muart/inst/upg_inst/upg_clk_i_IBUF_BUFG
    SLICE_X44Y100        FDCE                                         r  muart/inst/upg_inst/statReg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y100        FDCE (Prop_fdce_C_Q)         0.419     2.041 r  muart/inst/upg_inst/statReg_reg[0]/Q
                         net (fo=18, routed)          1.733     3.774    muart/inst/upg_inst/statReg_reg_n_0_[0]
    SLICE_X34Y103        LUT5 (Prop_lut5_I2_O)        0.296     4.070 f  muart/inst/upg_inst/disp[2]_i_2/O
                         net (fo=2, routed)           0.702     4.772    muart/inst/upg_inst/disp[2]_i_2_n_0
    SLICE_X34Y103        LUT3 (Prop_lut3_I0_O)        0.124     4.896 r  muart/inst/upg_inst/upg_adr_o[14]_i_1/O
                         net (fo=15, routed)          1.102     5.999    muart/inst/upg_inst/upg_adr_o[14]_i_1_n_0
    SLICE_X32Y99         FDCE                                         r  muart/inst/upg_inst/upg_adr_o_reg[2]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 muart/inst/upg_inst/statReg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            muart/inst/upg_inst/upg_adr_o_reg[7]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.226ns  (logic 0.839ns (19.854%)  route 3.387ns (80.146%))
  Logic Levels:           2  (LUT3=1 LUT5=1)
  Clock Uncertainty:      0.281ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.134ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=44, routed)          1.807     1.807    cw0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    -2.114 r  cw0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    -0.096    muart/inst/upg_inst/upg_clk_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  muart/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/O
                         net (fo=170, routed)         1.622     1.622    muart/inst/upg_inst/upg_clk_i_IBUF_BUFG
    SLICE_X44Y100        FDCE                                         r  muart/inst/upg_inst/statReg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y100        FDCE (Prop_fdce_C_Q)         0.419     2.041 r  muart/inst/upg_inst/statReg_reg[0]/Q
                         net (fo=18, routed)          1.733     3.774    muart/inst/upg_inst/statReg_reg_n_0_[0]
    SLICE_X34Y103        LUT5 (Prop_lut5_I2_O)        0.296     4.070 f  muart/inst/upg_inst/disp[2]_i_2/O
                         net (fo=2, routed)           0.702     4.772    muart/inst/upg_inst/disp[2]_i_2_n_0
    SLICE_X34Y103        LUT3 (Prop_lut3_I0_O)        0.124     4.896 r  muart/inst/upg_inst/upg_adr_o[14]_i_1/O
                         net (fo=15, routed)          0.952     5.848    muart/inst/upg_inst/upg_adr_o[14]_i_1_n_0
    SLICE_X32Y100        FDCE                                         r  muart/inst/upg_inst/upg_adr_o_reg[7]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 muart/inst/upg_inst/statReg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            muart/inst/upg_inst/upg_adr_o_reg[3]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.079ns  (logic 0.839ns (20.571%)  route 3.240ns (79.429%))
  Logic Levels:           2  (LUT3=1 LUT5=1)
  Clock Uncertainty:      0.281ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.134ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=44, routed)          1.807     1.807    cw0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    -2.114 r  cw0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    -0.096    muart/inst/upg_inst/upg_clk_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  muart/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/O
                         net (fo=170, routed)         1.622     1.622    muart/inst/upg_inst/upg_clk_i_IBUF_BUFG
    SLICE_X44Y100        FDCE                                         r  muart/inst/upg_inst/statReg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y100        FDCE (Prop_fdce_C_Q)         0.419     2.041 r  muart/inst/upg_inst/statReg_reg[0]/Q
                         net (fo=18, routed)          1.733     3.774    muart/inst/upg_inst/statReg_reg_n_0_[0]
    SLICE_X34Y103        LUT5 (Prop_lut5_I2_O)        0.296     4.070 f  muart/inst/upg_inst/disp[2]_i_2/O
                         net (fo=2, routed)           0.702     4.772    muart/inst/upg_inst/disp[2]_i_2_n_0
    SLICE_X34Y103        LUT3 (Prop_lut3_I0_O)        0.124     4.896 r  muart/inst/upg_inst/upg_adr_o[14]_i_1/O
                         net (fo=15, routed)          0.804     5.701    muart/inst/upg_inst/upg_adr_o[14]_i_1_n_0
    SLICE_X31Y101        FDCE                                         r  muart/inst/upg_inst/upg_adr_o_reg[3]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 muart/inst/upg_inst/statReg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            muart/inst/upg_inst/upg_adr_o_reg[4]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.079ns  (logic 0.839ns (20.571%)  route 3.240ns (79.429%))
  Logic Levels:           2  (LUT3=1 LUT5=1)
  Clock Uncertainty:      0.281ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.134ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=44, routed)          1.807     1.807    cw0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    -2.114 r  cw0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    -0.096    muart/inst/upg_inst/upg_clk_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  muart/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/O
                         net (fo=170, routed)         1.622     1.622    muart/inst/upg_inst/upg_clk_i_IBUF_BUFG
    SLICE_X44Y100        FDCE                                         r  muart/inst/upg_inst/statReg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y100        FDCE (Prop_fdce_C_Q)         0.419     2.041 r  muart/inst/upg_inst/statReg_reg[0]/Q
                         net (fo=18, routed)          1.733     3.774    muart/inst/upg_inst/statReg_reg_n_0_[0]
    SLICE_X34Y103        LUT5 (Prop_lut5_I2_O)        0.296     4.070 f  muart/inst/upg_inst/disp[2]_i_2/O
                         net (fo=2, routed)           0.702     4.772    muart/inst/upg_inst/disp[2]_i_2_n_0
    SLICE_X34Y103        LUT3 (Prop_lut3_I0_O)        0.124     4.896 r  muart/inst/upg_inst/upg_adr_o[14]_i_1/O
                         net (fo=15, routed)          0.804     5.701    muart/inst/upg_inst/upg_adr_o[14]_i_1_n_0
    SLICE_X31Y101        FDCE                                         r  muart/inst/upg_inst/upg_adr_o_reg[4]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 muart/inst/upg_inst/statReg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            muart/inst/upg_inst/upg_adr_o_reg[5]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.079ns  (logic 0.839ns (20.571%)  route 3.240ns (79.429%))
  Logic Levels:           2  (LUT3=1 LUT5=1)
  Clock Uncertainty:      0.281ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.134ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=44, routed)          1.807     1.807    cw0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    -2.114 r  cw0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    -0.096    muart/inst/upg_inst/upg_clk_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  muart/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/O
                         net (fo=170, routed)         1.622     1.622    muart/inst/upg_inst/upg_clk_i_IBUF_BUFG
    SLICE_X44Y100        FDCE                                         r  muart/inst/upg_inst/statReg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y100        FDCE (Prop_fdce_C_Q)         0.419     2.041 r  muart/inst/upg_inst/statReg_reg[0]/Q
                         net (fo=18, routed)          1.733     3.774    muart/inst/upg_inst/statReg_reg_n_0_[0]
    SLICE_X34Y103        LUT5 (Prop_lut5_I2_O)        0.296     4.070 f  muart/inst/upg_inst/disp[2]_i_2/O
                         net (fo=2, routed)           0.702     4.772    muart/inst/upg_inst/disp[2]_i_2_n_0
    SLICE_X34Y103        LUT3 (Prop_lut3_I0_O)        0.124     4.896 r  muart/inst/upg_inst/upg_adr_o[14]_i_1/O
                         net (fo=15, routed)          0.804     5.701    muart/inst/upg_inst/upg_adr_o[14]_i_1_n_0
    SLICE_X31Y101        FDCE                                         r  muart/inst/upg_inst/upg_adr_o_reg[5]/CE
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 muart/inst/upg_inst/uart_rdat_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            muart/inst/upg_inst/byte_len_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.264ns  (logic 0.141ns (53.406%)  route 0.123ns (46.594%))
  Logic Levels:           0  
  Clock Uncertainty:      0.281ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.134ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=44, routed)          0.622     0.622    cw0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    -0.674 r  cw0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    -0.026    muart/inst/upg_inst/upg_clk_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.000 r  muart/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/O
                         net (fo=170, routed)         0.567     0.567    muart/inst/upg_inst/upg_clk_i_IBUF_BUFG
    SLICE_X41Y98         FDRE                                         r  muart/inst/upg_inst/uart_rdat_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y98         FDRE (Prop_fdre_C_Q)         0.141     0.708 r  muart/inst/upg_inst/uart_rdat_reg[1]/Q
                         net (fo=9, routed)           0.123     0.831    muart/inst/upg_inst/uart_rdat_reg_n_0_[1]
    SLICE_X38Y98         FDCE                                         r  muart/inst/upg_inst/byte_len_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 muart/inst/upg_inst/uart_rdat_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            muart/inst/upg_inst/byte_len_reg[4]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.271ns  (logic 0.141ns (52.059%)  route 0.130ns (47.941%))
  Logic Levels:           0  
  Clock Uncertainty:      0.281ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.134ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=44, routed)          0.622     0.622    cw0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    -0.674 r  cw0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    -0.026    muart/inst/upg_inst/upg_clk_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.000 r  muart/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/O
                         net (fo=170, routed)         0.567     0.567    muart/inst/upg_inst/upg_clk_i_IBUF_BUFG
    SLICE_X41Y98         FDRE                                         r  muart/inst/upg_inst/uart_rdat_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y98         FDRE (Prop_fdre_C_Q)         0.141     0.708 r  muart/inst/upg_inst/uart_rdat_reg[4]/Q
                         net (fo=6, routed)           0.130     0.837    muart/inst/upg_inst/uart_rdat_reg_n_0_[4]
    SLICE_X39Y98         FDCE                                         r  muart/inst/upg_inst/byte_len_reg[4]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 muart/inst/upg_inst/uart_rdat_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            muart/inst/upg_inst/byte_len_reg[7]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.272ns  (logic 0.128ns (47.135%)  route 0.144ns (52.865%))
  Logic Levels:           0  
  Clock Uncertainty:      0.281ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.134ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=44, routed)          0.622     0.622    cw0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    -0.674 r  cw0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    -0.026    muart/inst/upg_inst/upg_clk_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.000 r  muart/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/O
                         net (fo=170, routed)         0.567     0.567    muart/inst/upg_inst/upg_clk_i_IBUF_BUFG
    SLICE_X41Y98         FDRE                                         r  muart/inst/upg_inst/uart_rdat_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y98         FDRE (Prop_fdre_C_Q)         0.128     0.695 r  muart/inst/upg_inst/uart_rdat_reg[7]/Q
                         net (fo=9, routed)           0.144     0.838    muart/inst/upg_inst/uart_rdat_reg_n_0_[7]
    SLICE_X39Y98         FDCE                                         r  muart/inst/upg_inst/byte_len_reg[7]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 muart/inst/upg_inst/uart_rdat_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            muart/inst/upg_inst/byte_len_reg[6]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.282ns  (logic 0.141ns (49.984%)  route 0.141ns (50.016%))
  Logic Levels:           0  
  Clock Uncertainty:      0.281ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.134ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=44, routed)          0.622     0.622    cw0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    -0.674 r  cw0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    -0.026    muart/inst/upg_inst/upg_clk_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.000 r  muart/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/O
                         net (fo=170, routed)         0.567     0.567    muart/inst/upg_inst/upg_clk_i_IBUF_BUFG
    SLICE_X41Y98         FDRE                                         r  muart/inst/upg_inst/uart_rdat_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y98         FDRE (Prop_fdre_C_Q)         0.141     0.708 r  muart/inst/upg_inst/uart_rdat_reg[6]/Q
                         net (fo=9, routed)           0.141     0.849    muart/inst/upg_inst/uart_rdat_reg_n_0_[6]
    SLICE_X39Y98         FDCE                                         r  muart/inst/upg_inst/byte_len_reg[6]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 muart/inst/upg_inst/uart_rdat_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            muart/inst/upg_inst/byte_num_reg[5]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.298ns  (logic 0.141ns (47.350%)  route 0.157ns (52.650%))
  Logic Levels:           0  
  Clock Uncertainty:      0.281ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.134ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=44, routed)          0.622     0.622    cw0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    -0.674 r  cw0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    -0.026    muart/inst/upg_inst/upg_clk_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.000 r  muart/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/O
                         net (fo=170, routed)         0.567     0.567    muart/inst/upg_inst/upg_clk_i_IBUF_BUFG
    SLICE_X41Y98         FDRE                                         r  muart/inst/upg_inst/uart_rdat_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y98         FDRE (Prop_fdre_C_Q)         0.141     0.708 r  muart/inst/upg_inst/uart_rdat_reg[5]/Q
                         net (fo=9, routed)           0.157     0.864    muart/inst/upg_inst/uart_rdat_reg_n_0_[5]
    SLICE_X36Y98         FDCE                                         r  muart/inst/upg_inst/byte_num_reg[5]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 muart/inst/upg_inst/uart_rdat_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            muart/inst/upg_inst/byte_num_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.307ns  (logic 0.164ns (53.494%)  route 0.143ns (46.506%))
  Logic Levels:           0  
  Clock Uncertainty:      0.281ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.134ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=44, routed)          0.622     0.622    cw0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    -0.674 r  cw0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    -0.026    muart/inst/upg_inst/upg_clk_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.000 r  muart/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/O
                         net (fo=170, routed)         0.565     0.565    muart/inst/upg_inst/upg_clk_i_IBUF_BUFG
    SLICE_X42Y100        FDRE                                         r  muart/inst/upg_inst/uart_rdat_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y100        FDRE (Prop_fdre_C_Q)         0.164     0.729 r  muart/inst/upg_inst/uart_rdat_reg[2]/Q
                         net (fo=9, routed)           0.143     0.871    muart/inst/upg_inst/uart_rdat_reg_n_0_[2]
    SLICE_X38Y100        FDCE                                         r  muart/inst/upg_inst/byte_num_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 muart/inst/upg_inst/uart_rdat_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            muart/inst/upg_inst/wr_byte_len_done_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.312ns  (logic 0.186ns (59.645%)  route 0.126ns (40.355%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.281ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.134ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=44, routed)          0.622     0.622    cw0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    -0.674 r  cw0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    -0.026    muart/inst/upg_inst/upg_clk_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.000 r  muart/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/O
                         net (fo=170, routed)         0.567     0.567    muart/inst/upg_inst/upg_clk_i_IBUF_BUFG
    SLICE_X41Y98         FDRE                                         r  muart/inst/upg_inst/uart_rdat_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y98         FDRE (Prop_fdre_C_Q)         0.141     0.708 r  muart/inst/upg_inst/uart_rdat_reg[4]/Q
                         net (fo=6, routed)           0.126     0.833    muart/inst/upg_inst/uart_rdat_reg_n_0_[4]
    SLICE_X38Y98         LUT6 (Prop_lut6_I2_O)        0.045     0.878 r  muart/inst/upg_inst/wr_byte_len_done_i_1/O
                         net (fo=2, routed)           0.000     0.878    muart/inst/upg_inst/wr_byte_len_done0
    SLICE_X38Y98         FDCE                                         r  muart/inst/upg_inst/wr_byte_len_done_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 muart/inst/upg_inst/uart_rdat_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            muart/inst/upg_inst/byte_len_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.317ns  (logic 0.141ns (44.506%)  route 0.176ns (55.494%))
  Logic Levels:           0  
  Clock Uncertainty:      0.281ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.134ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=44, routed)          0.622     0.622    cw0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    -0.674 r  cw0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    -0.026    muart/inst/upg_inst/upg_clk_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.000 r  muart/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/O
                         net (fo=170, routed)         0.567     0.567    muart/inst/upg_inst/upg_clk_i_IBUF_BUFG
    SLICE_X43Y99         FDRE                                         r  muart/inst/upg_inst/uart_rdat_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y99         FDRE (Prop_fdre_C_Q)         0.141     0.708 r  muart/inst/upg_inst/uart_rdat_reg[0]/Q
                         net (fo=6, routed)           0.176     0.883    muart/inst/upg_inst/uart_rdat_reg_n_0_[0]
    SLICE_X39Y98         FDCE                                         r  muart/inst/upg_inst/byte_len_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 muart/inst/upg_inst/uart_rdat_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            muart/inst/upg_inst/byte_len_reg[5]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.331ns  (logic 0.141ns (42.641%)  route 0.190ns (57.359%))
  Logic Levels:           0  
  Clock Uncertainty:      0.281ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.134ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=44, routed)          0.622     0.622    cw0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    -0.674 r  cw0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    -0.026    muart/inst/upg_inst/upg_clk_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.000 r  muart/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/O
                         net (fo=170, routed)         0.567     0.567    muart/inst/upg_inst/upg_clk_i_IBUF_BUFG
    SLICE_X41Y98         FDRE                                         r  muart/inst/upg_inst/uart_rdat_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y98         FDRE (Prop_fdre_C_Q)         0.141     0.708 r  muart/inst/upg_inst/uart_rdat_reg[5]/Q
                         net (fo=9, routed)           0.190     0.897    muart/inst/upg_inst/uart_rdat_reg_n_0_[5]
    SLICE_X39Y98         FDCE                                         r  muart/inst/upg_inst/byte_len_reg[5]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 muart/inst/upg_inst/uart_rdat_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            muart/inst/upg_inst/byte_num_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.332ns  (logic 0.141ns (42.428%)  route 0.191ns (57.572%))
  Logic Levels:           0  
  Clock Uncertainty:      0.281ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.134ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=44, routed)          0.622     0.622    cw0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    -0.674 r  cw0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    -0.026    muart/inst/upg_inst/upg_clk_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.000 r  muart/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/O
                         net (fo=170, routed)         0.567     0.567    muart/inst/upg_inst/upg_clk_i_IBUF_BUFG
    SLICE_X41Y98         FDRE                                         r  muart/inst/upg_inst/uart_rdat_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y98         FDRE (Prop_fdre_C_Q)         0.141     0.708 r  muart/inst/upg_inst/uart_rdat_reg[1]/Q
                         net (fo=9, routed)           0.191     0.899    muart/inst/upg_inst/uart_rdat_reg_n_0_[1]
    SLICE_X37Y99         FDCE                                         r  muart/inst/upg_inst/byte_num_reg[1]/D
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clkfbout_clk_wiz_0
  To Clock:  

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 cw0/inst/mmcm_adv_inst/CLKFBOUT
                            (clock source 'clkfbout_clk_wiz_0'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cw0/inst/mmcm_adv_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.922ns  (logic 0.096ns (2.448%)  route 3.826ns (97.552%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.134ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfbout_clk_wiz_0 fall edge)
                                                     10.000    10.000 f  
    BUFGCTRL_X0Y2        BUFG                         0.000    10.000 f  clk_IBUF_BUFG_inst/O
                         net (fo=44, routed)          1.807    11.807    cw0/inst/clk_in1
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -3.922     7.886 f  cw0/inst/mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           2.018     9.904    cw0/inst/clkfbout_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    10.000 f  cw0/inst/clkf_buf/O
                         net (fo=1, routed)           1.807    11.807    cw0/inst/clkfbout_buf_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV                                   f  cw0/inst/mmcm_adv_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 cw0/inst/mmcm_adv_inst/CLKFBOUT
                            (clock source 'clkfbout_clk_wiz_0'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cw0/inst/mmcm_adv_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.296ns  (logic 0.026ns (2.006%)  route 1.270ns (97.994%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.134ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfbout_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=44, routed)          0.622     0.622    cw0/inst/clk_in1
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -1.296    -0.674 r  cw0/inst/mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           0.648    -0.026    cw0/inst/clkfbout_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.000 r  cw0/inst/clkf_buf/O
                         net (fo=1, routed)           0.622     0.622    cw0/inst/clkfbout_buf_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV                                   r  cw0/inst/mmcm_adv_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk_out1_clk_wiz_0

Max Delay           153 Endpoints
Min Delay           153 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            muart/inst/upg_inst/s_axi_wdata_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.945ns  (logic 1.603ns (26.959%)  route 4.342ns (73.041%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        1.506ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.506ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.281ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.134ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P20                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    P20                  IBUF (Prop_ibuf_I_O)         1.479     1.479 f  rst_IBUF_inst/O
                         net (fo=289, routed)         3.706     5.184    muart/inst/upg_inst/upg_rst_i
    SLICE_X39Y102        LUT6 (Prop_lut6_I1_O)        0.124     5.308 r  muart/inst/upg_inst/s_axi_wdata[4]_i_1/O
                         net (fo=7, routed)           0.637     5.945    muart/inst/upg_inst/s_axi_wdata
    SLICE_X39Y102        FDRE                                         r  muart/inst/upg_inst/s_axi_wdata_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=44, routed)          1.680     1.680    cw0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    -2.014 r  cw0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    -0.091    muart/inst/upg_inst/upg_clk_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     0.000 r  muart/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/O
                         net (fo=170, routed)         1.506     1.506    muart/inst/upg_inst/upg_clk_i_IBUF_BUFG
    SLICE_X39Y102        FDRE                                         r  muart/inst/upg_inst/s_axi_wdata_reg[4]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            muart/inst/upg_inst/s_axi_arvalid_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.855ns  (logic 1.727ns (29.493%)  route 4.128ns (70.507%))
  Logic Levels:           3  (IBUF=1 LUT2=1 LUT6=1)
  Clock Path Skew:        1.503ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.503ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.281ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.134ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P20                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    P20                  IBUF (Prop_ibuf_I_O)         1.479     1.479 f  rst_IBUF_inst/O
                         net (fo=289, routed)         3.463     4.942    muart/inst/upg_inst/upg_rst_i
    SLICE_X45Y100        LUT2 (Prop_lut2_I0_O)        0.124     5.066 r  muart/inst/upg_inst/s_axi_arvalid_i_2/O
                         net (fo=1, routed)           0.665     5.731    muart/inst/upg_inst/s_axi_arvalid_i_2_n_0
    SLICE_X45Y100        LUT6 (Prop_lut6_I1_O)        0.124     5.855 r  muart/inst/upg_inst/s_axi_arvalid_i_1/O
                         net (fo=1, routed)           0.000     5.855    muart/inst/upg_inst/s_axi_arvalid_i_1_n_0
    SLICE_X45Y100        FDRE                                         r  muart/inst/upg_inst/s_axi_arvalid_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=44, routed)          1.680     1.680    cw0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    -2.014 r  cw0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    -0.091    muart/inst/upg_inst/upg_clk_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     0.000 r  muart/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/O
                         net (fo=170, routed)         1.503     1.503    muart/inst/upg_inst/upg_clk_i_IBUF_BUFG
    SLICE_X45Y100        FDRE                                         r  muart/inst/upg_inst/s_axi_arvalid_reg/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            muart/inst/upg_inst/s_axi_wdata_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.849ns  (logic 1.603ns (27.400%)  route 4.247ns (72.600%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        1.506ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.506ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.281ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.134ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P20                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    P20                  IBUF (Prop_ibuf_I_O)         1.479     1.479 f  rst_IBUF_inst/O
                         net (fo=289, routed)         3.706     5.184    muart/inst/upg_inst/upg_rst_i
    SLICE_X39Y102        LUT6 (Prop_lut6_I1_O)        0.124     5.308 r  muart/inst/upg_inst/s_axi_wdata[4]_i_1/O
                         net (fo=7, routed)           0.541     5.849    muart/inst/upg_inst/s_axi_wdata
    SLICE_X38Y101        FDRE                                         r  muart/inst/upg_inst/s_axi_wdata_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=44, routed)          1.680     1.680    cw0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    -2.014 r  cw0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    -0.091    muart/inst/upg_inst/upg_clk_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     0.000 r  muart/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/O
                         net (fo=170, routed)         1.506     1.506    muart/inst/upg_inst/upg_clk_i_IBUF_BUFG
    SLICE_X38Y101        FDRE                                         r  muart/inst/upg_inst/s_axi_wdata_reg[0]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            muart/inst/upg_inst/s_axi_wdata_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.849ns  (logic 1.603ns (27.400%)  route 4.247ns (72.600%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        1.506ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.506ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.281ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.134ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P20                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    P20                  IBUF (Prop_ibuf_I_O)         1.479     1.479 f  rst_IBUF_inst/O
                         net (fo=289, routed)         3.706     5.184    muart/inst/upg_inst/upg_rst_i
    SLICE_X39Y102        LUT6 (Prop_lut6_I1_O)        0.124     5.308 r  muart/inst/upg_inst/s_axi_wdata[4]_i_1/O
                         net (fo=7, routed)           0.541     5.849    muart/inst/upg_inst/s_axi_wdata
    SLICE_X38Y101        FDRE                                         r  muart/inst/upg_inst/s_axi_wdata_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=44, routed)          1.680     1.680    cw0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    -2.014 r  cw0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    -0.091    muart/inst/upg_inst/upg_clk_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     0.000 r  muart/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/O
                         net (fo=170, routed)         1.506     1.506    muart/inst/upg_inst/upg_clk_i_IBUF_BUFG
    SLICE_X38Y101        FDRE                                         r  muart/inst/upg_inst/s_axi_wdata_reg[1]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            muart/inst/upg_inst/axi_uart_inst/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.803ns  (logic 1.479ns (25.481%)  route 4.324ns (74.519%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.511ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.511ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.281ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.134ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P20                                               0.000     0.000 r  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    P20                  IBUF (Prop_ibuf_I_O)         1.479     1.479 r  rst_IBUF_inst/O
                         net (fo=289, routed)         4.324     5.803    muart/inst/upg_inst/axi_uart_inst/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_reset
    SLICE_X46Y98         FDRE                                         r  muart/inst/upg_inst/axi_uart_inst/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=44, routed)          1.680     1.680    cw0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    -2.014 r  cw0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    -0.091    muart/inst/upg_inst/upg_clk_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     0.000 r  muart/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/O
                         net (fo=170, routed)         1.511     1.511    muart/inst/upg_inst/axi_uart_inst/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_aclk
    SLICE_X46Y98         FDRE                                         r  muart/inst/upg_inst/axi_uart_inst/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst_reg/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            muart/inst/upg_inst/s_axi_wdata_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.660ns  (logic 1.603ns (28.316%)  route 4.057ns (71.684%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        1.506ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.506ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.281ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.134ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P20                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    P20                  IBUF (Prop_ibuf_I_O)         1.479     1.479 f  rst_IBUF_inst/O
                         net (fo=289, routed)         3.706     5.184    muart/inst/upg_inst/upg_rst_i
    SLICE_X39Y102        LUT6 (Prop_lut6_I1_O)        0.124     5.308 r  muart/inst/upg_inst/s_axi_wdata[4]_i_1/O
                         net (fo=7, routed)           0.352     5.660    muart/inst/upg_inst/s_axi_wdata
    SLICE_X39Y101        FDRE                                         r  muart/inst/upg_inst/s_axi_wdata_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=44, routed)          1.680     1.680    cw0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    -2.014 r  cw0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    -0.091    muart/inst/upg_inst/upg_clk_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     0.000 r  muart/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/O
                         net (fo=170, routed)         1.506     1.506    muart/inst/upg_inst/upg_clk_i_IBUF_BUFG
    SLICE_X39Y101        FDRE                                         r  muart/inst/upg_inst/s_axi_wdata_reg[2]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            muart/inst/upg_inst/s_axi_wdata_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.660ns  (logic 1.603ns (28.316%)  route 4.057ns (71.684%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        1.506ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.506ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.281ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.134ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P20                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    P20                  IBUF (Prop_ibuf_I_O)         1.479     1.479 f  rst_IBUF_inst/O
                         net (fo=289, routed)         3.706     5.184    muart/inst/upg_inst/upg_rst_i
    SLICE_X39Y102        LUT6 (Prop_lut6_I1_O)        0.124     5.308 r  muart/inst/upg_inst/s_axi_wdata[4]_i_1/O
                         net (fo=7, routed)           0.352     5.660    muart/inst/upg_inst/s_axi_wdata
    SLICE_X39Y101        FDRE                                         r  muart/inst/upg_inst/s_axi_wdata_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=44, routed)          1.680     1.680    cw0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    -2.014 r  cw0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    -0.091    muart/inst/upg_inst/upg_clk_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     0.000 r  muart/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/O
                         net (fo=170, routed)         1.506     1.506    muart/inst/upg_inst/upg_clk_i_IBUF_BUFG
    SLICE_X39Y101        FDRE                                         r  muart/inst/upg_inst/s_axi_wdata_reg[3]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            muart/inst/upg_inst/s_axi_wdata_reg[5]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.660ns  (logic 1.603ns (28.316%)  route 4.057ns (71.684%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        1.506ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.506ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.281ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.134ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P20                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    P20                  IBUF (Prop_ibuf_I_O)         1.479     1.479 f  rst_IBUF_inst/O
                         net (fo=289, routed)         3.706     5.184    muart/inst/upg_inst/upg_rst_i
    SLICE_X39Y102        LUT6 (Prop_lut6_I1_O)        0.124     5.308 r  muart/inst/upg_inst/s_axi_wdata[4]_i_1/O
                         net (fo=7, routed)           0.352     5.660    muart/inst/upg_inst/s_axi_wdata
    SLICE_X39Y101        FDRE                                         r  muart/inst/upg_inst/s_axi_wdata_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=44, routed)          1.680     1.680    cw0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    -2.014 r  cw0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    -0.091    muart/inst/upg_inst/upg_clk_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     0.000 r  muart/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/O
                         net (fo=170, routed)         1.506     1.506    muart/inst/upg_inst/upg_clk_i_IBUF_BUFG
    SLICE_X39Y101        FDRE                                         r  muart/inst/upg_inst/s_axi_wdata_reg[5]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            muart/inst/upg_inst/s_axi_wdata_reg[6]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.660ns  (logic 1.603ns (28.316%)  route 4.057ns (71.684%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        1.506ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.506ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.281ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.134ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P20                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    P20                  IBUF (Prop_ibuf_I_O)         1.479     1.479 f  rst_IBUF_inst/O
                         net (fo=289, routed)         3.706     5.184    muart/inst/upg_inst/upg_rst_i
    SLICE_X39Y102        LUT6 (Prop_lut6_I1_O)        0.124     5.308 r  muart/inst/upg_inst/s_axi_wdata[4]_i_1/O
                         net (fo=7, routed)           0.352     5.660    muart/inst/upg_inst/s_axi_wdata
    SLICE_X39Y101        FDRE                                         r  muart/inst/upg_inst/s_axi_wdata_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=44, routed)          1.680     1.680    cw0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    -2.014 r  cw0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    -0.091    muart/inst/upg_inst/upg_clk_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     0.000 r  muart/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/O
                         net (fo=170, routed)         1.506     1.506    muart/inst/upg_inst/upg_clk_i_IBUF_BUFG
    SLICE_X39Y101        FDRE                                         r  muart/inst/upg_inst/s_axi_wdata_reg[6]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            muart/inst/upg_inst/uart_rdat_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.534ns  (logic 1.603ns (28.959%)  route 3.932ns (71.041%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        1.516ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.516ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.281ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.134ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P20                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    P20                  IBUF (Prop_ibuf_I_O)         1.479     1.479 f  rst_IBUF_inst/O
                         net (fo=289, routed)         3.199     4.677    muart/inst/upg_inst/upg_rst_i
    SLICE_X44Y100        LUT6 (Prop_lut6_I3_O)        0.124     4.801 r  muart/inst/upg_inst/uart_rdat[7]_i_1/O
                         net (fo=8, routed)           0.733     5.534    muart/inst/upg_inst/uart_rdat
    SLICE_X41Y98         FDRE                                         r  muart/inst/upg_inst/uart_rdat_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=44, routed)          1.680     1.680    cw0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    -2.014 r  cw0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    -0.091    muart/inst/upg_inst/upg_clk_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     0.000 r  muart/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/O
                         net (fo=170, routed)         1.516     1.516    muart/inst/upg_inst/upg_clk_i_IBUF_BUFG
    SLICE_X41Y98         FDRE                                         r  muart/inst/upg_inst/uart_rdat_reg[1]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 muart/inst/upg_inst/bn_ascii_reg[46]/C
                            (rising edge-triggered cell FDCE)
  Destination:            muart/inst/upg_inst/s_axi_wdata_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.523ns  (logic 0.271ns (51.851%)  route 0.252ns (48.149%))
  Logic Levels:           3  (FDCE=1 LUT5=1 LUT6=1)
  Clock Uncertainty:      0.281ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.134ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y100        FDCE                         0.000     0.000 r  muart/inst/upg_inst/bn_ascii_reg[46]/C
    SLICE_X35Y100        FDCE (Prop_fdce_C_Q)         0.128     0.128 r  muart/inst/upg_inst/bn_ascii_reg[46]/Q
                         net (fo=1, routed)           0.086     0.214    muart/inst/upg_inst/data2[6]
    SLICE_X35Y100        LUT6 (Prop_lut6_I1_O)        0.098     0.312 r  muart/inst/upg_inst/s_axi_wdata[6]_i_5/O
                         net (fo=1, routed)           0.166     0.478    muart/inst/upg_inst/s_axi_wdata[6]_i_5_n_0
    SLICE_X39Y101        LUT5 (Prop_lut5_I4_O)        0.045     0.523 r  muart/inst/upg_inst/s_axi_wdata[6]_i_2/O
                         net (fo=1, routed)           0.000     0.523    muart/inst/upg_inst/s_axi_wdata[6]_i_2_n_0
    SLICE_X39Y101        FDRE                                         r  muart/inst/upg_inst/s_axi_wdata_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=44, routed)          0.896     0.896    cw0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.729 r  cw0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.029    muart/inst/upg_inst/upg_clk_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.000 r  muart/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/O
                         net (fo=170, routed)         0.837     0.837    muart/inst/upg_inst/upg_clk_i_IBUF_BUFG
    SLICE_X39Y101        FDRE                                         r  muart/inst/upg_inst/s_axi_wdata_reg[6]/C

Slack:                    inf
  Source:                 muart/inst/upg_inst/bn_ascii_reg[59]/C
                            (rising edge-triggered cell FDCE)
  Destination:            muart/inst/upg_inst/s_axi_wdata_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.583ns  (logic 0.291ns (49.916%)  route 0.292ns (50.084%))
  Logic Levels:           3  (FDCE=1 LUT6=2)
  Clock Uncertainty:      0.281ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.134ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y101        FDCE                         0.000     0.000 r  muart/inst/upg_inst/bn_ascii_reg[59]/C
    SLICE_X34Y101        FDCE (Prop_fdce_C_Q)         0.148     0.148 r  muart/inst/upg_inst/bn_ascii_reg[59]/Q
                         net (fo=1, routed)           0.098     0.246    muart/inst/upg_inst/bn_ascii_reg_n_0_[59]
    SLICE_X37Y101        LUT6 (Prop_lut6_I0_O)        0.098     0.344 f  muart/inst/upg_inst/s_axi_wdata[3]_i_4/O
                         net (fo=1, routed)           0.194     0.538    muart/inst/upg_inst/s_axi_wdata[3]_i_4_n_0
    SLICE_X39Y101        LUT6 (Prop_lut6_I3_O)        0.045     0.583 r  muart/inst/upg_inst/s_axi_wdata[3]_i_1/O
                         net (fo=1, routed)           0.000     0.583    muart/inst/upg_inst/s_axi_wdata[3]_i_1_n_0
    SLICE_X39Y101        FDRE                                         r  muart/inst/upg_inst/s_axi_wdata_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=44, routed)          0.896     0.896    cw0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.729 r  cw0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.029    muart/inst/upg_inst/upg_clk_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.000 r  muart/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/O
                         net (fo=170, routed)         0.837     0.837    muart/inst/upg_inst/upg_clk_i_IBUF_BUFG
    SLICE_X39Y101        FDRE                                         r  muart/inst/upg_inst/s_axi_wdata_reg[3]/C

Slack:                    inf
  Source:                 muart/inst/upg_inst/bn_ascii_reg[50]/C
                            (rising edge-triggered cell FDCE)
  Destination:            muart/inst/upg_inst/s_axi_wdata_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.592ns  (logic 0.231ns (39.053%)  route 0.361ns (60.947%))
  Logic Levels:           3  (FDCE=1 LUT6=2)
  Clock Uncertainty:      0.281ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.134ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y101        FDCE                         0.000     0.000 r  muart/inst/upg_inst/bn_ascii_reg[50]/C
    SLICE_X36Y101        FDCE (Prop_fdce_C_Q)         0.141     0.141 r  muart/inst/upg_inst/bn_ascii_reg[50]/Q
                         net (fo=1, routed)           0.162     0.303    muart/inst/upg_inst/bn_ascii_reg_n_0_[50]
    SLICE_X36Y101        LUT6 (Prop_lut6_I3_O)        0.045     0.348 f  muart/inst/upg_inst/s_axi_wdata[2]_i_4/O
                         net (fo=1, routed)           0.199     0.547    muart/inst/upg_inst/s_axi_wdata[2]_i_4_n_0
    SLICE_X39Y101        LUT6 (Prop_lut6_I3_O)        0.045     0.592 r  muart/inst/upg_inst/s_axi_wdata[2]_i_1/O
                         net (fo=1, routed)           0.000     0.592    muart/inst/upg_inst/s_axi_wdata[2]_i_1_n_0
    SLICE_X39Y101        FDRE                                         r  muart/inst/upg_inst/s_axi_wdata_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=44, routed)          0.896     0.896    cw0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.729 r  cw0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.029    muart/inst/upg_inst/upg_clk_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.000 r  muart/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/O
                         net (fo=170, routed)         0.837     0.837    muart/inst/upg_inst/upg_clk_i_IBUF_BUFG
    SLICE_X39Y101        FDRE                                         r  muart/inst/upg_inst/s_axi_wdata_reg[2]/C

Slack:                    inf
  Source:                 muart/inst/upg_inst/bn_ascii_reg[13]/C
                            (rising edge-triggered cell FDCE)
  Destination:            muart/inst/upg_inst/s_axi_wdata_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.637ns  (logic 0.254ns (39.887%)  route 0.383ns (60.113%))
  Logic Levels:           3  (FDCE=1 LUT5=1 LUT6=1)
  Clock Uncertainty:      0.281ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.134ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y99         FDCE                         0.000     0.000 r  muart/inst/upg_inst/bn_ascii_reg[13]/C
    SLICE_X38Y99         FDCE (Prop_fdce_C_Q)         0.164     0.164 r  muart/inst/upg_inst/bn_ascii_reg[13]/Q
                         net (fo=2, routed)           0.272     0.436    muart/inst/upg_inst/data6[5]
    SLICE_X38Y100        LUT6 (Prop_lut6_I4_O)        0.045     0.481 r  muart/inst/upg_inst/s_axi_wdata[4]_i_6/O
                         net (fo=1, routed)           0.111     0.592    muart/inst/upg_inst/s_axi_wdata[4]_i_6_n_0
    SLICE_X39Y102        LUT5 (Prop_lut5_I3_O)        0.045     0.637 r  muart/inst/upg_inst/s_axi_wdata[4]_i_2/O
                         net (fo=1, routed)           0.000     0.637    muart/inst/upg_inst/s_axi_wdata[4]_i_2_n_0
    SLICE_X39Y102        FDRE                                         r  muart/inst/upg_inst/s_axi_wdata_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=44, routed)          0.896     0.896    cw0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.729 r  cw0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.029    muart/inst/upg_inst/upg_clk_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.000 r  muart/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/O
                         net (fo=170, routed)         0.837     0.837    muart/inst/upg_inst/upg_clk_i_IBUF_BUFG
    SLICE_X39Y102        FDRE                                         r  muart/inst/upg_inst/s_axi_wdata_reg[4]/C

Slack:                    inf
  Source:                 muart/inst/upg_inst/bn_ascii_reg[8]/C
                            (rising edge-triggered cell FDCE)
  Destination:            muart/inst/upg_inst/s_axi_wdata_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.670ns  (logic 0.291ns (43.409%)  route 0.379ns (56.591%))
  Logic Levels:           3  (FDCE=1 LUT6=2)
  Clock Uncertainty:      0.281ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.134ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y99         FDCE                         0.000     0.000 r  muart/inst/upg_inst/bn_ascii_reg[8]/C
    SLICE_X38Y99         FDCE (Prop_fdce_C_Q)         0.148     0.148 r  muart/inst/upg_inst/bn_ascii_reg[8]/Q
                         net (fo=1, routed)           0.234     0.382    muart/inst/upg_inst/data6[0]
    SLICE_X38Y100        LUT6 (Prop_lut6_I3_O)        0.098     0.480 f  muart/inst/upg_inst/s_axi_wdata[0]_i_3/O
                         net (fo=1, routed)           0.145     0.625    muart/inst/upg_inst/s_axi_wdata[0]_i_3_n_0
    SLICE_X38Y101        LUT6 (Prop_lut6_I3_O)        0.045     0.670 r  muart/inst/upg_inst/s_axi_wdata[0]_i_1/O
                         net (fo=1, routed)           0.000     0.670    muart/inst/upg_inst/s_axi_wdata[0]_i_1_n_0
    SLICE_X38Y101        FDRE                                         r  muart/inst/upg_inst/s_axi_wdata_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=44, routed)          0.896     0.896    cw0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.729 r  cw0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.029    muart/inst/upg_inst/upg_clk_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.000 r  muart/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/O
                         net (fo=170, routed)         0.837     0.837    muart/inst/upg_inst/upg_clk_i_IBUF_BUFG
    SLICE_X38Y101        FDRE                                         r  muart/inst/upg_inst/s_axi_wdata_reg[0]/C

Slack:                    inf
  Source:                 muart/inst/upg_inst/bn_ascii_reg[1]/C
                            (rising edge-triggered cell FDCE)
  Destination:            muart/inst/upg_inst/s_axi_wdata_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.682ns  (logic 0.254ns (37.265%)  route 0.428ns (62.735%))
  Logic Levels:           3  (FDCE=1 LUT6=2)
  Clock Uncertainty:      0.281ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.134ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y99         FDCE                         0.000     0.000 r  muart/inst/upg_inst/bn_ascii_reg[1]/C
    SLICE_X38Y99         FDCE (Prop_fdce_C_Q)         0.164     0.164 r  muart/inst/upg_inst/bn_ascii_reg[1]/Q
                         net (fo=1, routed)           0.202     0.366    muart/inst/upg_inst/bn_ascii_reg_n_0_[1]
    SLICE_X37Y100        LUT6 (Prop_lut6_I2_O)        0.045     0.411 f  muart/inst/upg_inst/s_axi_wdata[1]_i_3/O
                         net (fo=1, routed)           0.226     0.637    muart/inst/upg_inst/s_axi_wdata[1]_i_3_n_0
    SLICE_X38Y101        LUT6 (Prop_lut6_I3_O)        0.045     0.682 r  muart/inst/upg_inst/s_axi_wdata[1]_i_1/O
                         net (fo=1, routed)           0.000     0.682    muart/inst/upg_inst/s_axi_wdata[1]_i_1_n_0
    SLICE_X38Y101        FDRE                                         r  muart/inst/upg_inst/s_axi_wdata_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=44, routed)          0.896     0.896    cw0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.729 r  cw0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.029    muart/inst/upg_inst/upg_clk_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.000 r  muart/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/O
                         net (fo=170, routed)         0.837     0.837    muart/inst/upg_inst/upg_clk_i_IBUF_BUFG
    SLICE_X38Y101        FDRE                                         r  muart/inst/upg_inst/s_axi_wdata_reg[1]/C

Slack:                    inf
  Source:                 muart/inst/upg_inst/rx_done_reg/C
                            (rising edge-triggered cell FDCE)
  Destination:            muart/inst/upg_inst/uart_wen_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.735ns  (logic 0.254ns (34.537%)  route 0.481ns (65.463%))
  Logic Levels:           3  (FDCE=1 LUT3=1 LUT6=1)
  Clock Uncertainty:      0.281ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.134ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y102        FDCE                         0.000     0.000 r  muart/inst/upg_inst/rx_done_reg/C
    SLICE_X34Y102        FDCE (Prop_fdce_C_Q)         0.164     0.164 r  muart/inst/upg_inst/rx_done_reg/Q
                         net (fo=14, routed)          0.347     0.511    muart/inst/upg_inst/rx_done_reg_n_0
    SLICE_X38Y103        LUT3 (Prop_lut3_I2_O)        0.045     0.556 r  muart/inst/upg_inst/s_axi_wdata[4]_i_3/O
                         net (fo=4, routed)           0.134     0.690    muart/inst/upg_inst/uart_wen5_out
    SLICE_X39Y103        LUT6 (Prop_lut6_I0_O)        0.045     0.735 r  muart/inst/upg_inst/uart_wen_i_1/O
                         net (fo=1, routed)           0.000     0.735    muart/inst/upg_inst/uart_wen_i_1_n_0
    SLICE_X39Y103        FDCE                                         r  muart/inst/upg_inst/uart_wen_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=44, routed)          0.896     0.896    cw0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.729 r  cw0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.029    muart/inst/upg_inst/upg_clk_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.000 r  muart/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/O
                         net (fo=170, routed)         0.836     0.836    muart/inst/upg_inst/upg_clk_i_IBUF_BUFG
    SLICE_X39Y103        FDCE                                         r  muart/inst/upg_inst/uart_wen_reg/C

Slack:                    inf
  Source:                 muart/inst/upg_inst/bn_ascii_reg[13]/C
                            (rising edge-triggered cell FDCE)
  Destination:            muart/inst/upg_inst/s_axi_wdata_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.784ns  (logic 0.254ns (32.410%)  route 0.530ns (67.590%))
  Logic Levels:           3  (FDCE=1 LUT5=1 LUT6=1)
  Clock Uncertainty:      0.281ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.134ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y99         FDCE                         0.000     0.000 r  muart/inst/upg_inst/bn_ascii_reg[13]/C
    SLICE_X38Y99         FDCE (Prop_fdce_C_Q)         0.164     0.164 r  muart/inst/upg_inst/bn_ascii_reg[13]/Q
                         net (fo=2, routed)           0.256     0.420    muart/inst/upg_inst/data6[5]
    SLICE_X38Y100        LUT6 (Prop_lut6_I0_O)        0.045     0.465 f  muart/inst/upg_inst/s_axi_wdata[5]_i_3/O
                         net (fo=1, routed)           0.274     0.739    muart/inst/upg_inst/s_axi_wdata[5]_i_3_n_0
    SLICE_X39Y101        LUT5 (Prop_lut5_I2_O)        0.045     0.784 r  muart/inst/upg_inst/s_axi_wdata[5]_i_1/O
                         net (fo=1, routed)           0.000     0.784    muart/inst/upg_inst/s_axi_wdata[5]_i_1_n_0
    SLICE_X39Y101        FDRE                                         r  muart/inst/upg_inst/s_axi_wdata_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=44, routed)          0.896     0.896    cw0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.729 r  cw0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.029    muart/inst/upg_inst/upg_clk_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.000 r  muart/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/O
                         net (fo=170, routed)         0.837     0.837    muart/inst/upg_inst/upg_clk_i_IBUF_BUFG
    SLICE_X39Y101        FDRE                                         r  muart/inst/upg_inst/s_axi_wdata_reg[5]/C

Slack:                    inf
  Source:                 muart/inst/upg_inst/rx_done_reg/C
                            (rising edge-triggered cell FDCE)
  Destination:            muart/inst/upg_inst/WCS_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.788ns  (logic 0.325ns (41.250%)  route 0.463ns (58.750%))
  Logic Levels:           3  (FDCE=1 LUT5=2)
  Clock Uncertainty:      0.281ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.134ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y102        FDCE                         0.000     0.000 r  muart/inst/upg_inst/rx_done_reg/C
    SLICE_X34Y102        FDCE (Prop_fdce_C_Q)         0.164     0.164 r  muart/inst/upg_inst/rx_done_reg/Q
                         net (fo=14, routed)          0.347     0.511    muart/inst/upg_inst/rx_done_reg_n_0
    SLICE_X38Y103        LUT5 (Prop_lut5_I3_O)        0.043     0.554 r  muart/inst/upg_inst/s_axi_wstrb[3]_i_1/O
                         net (fo=2, routed)           0.116     0.670    muart/inst/upg_inst/s_axi_wstrb[3]_i_1_n_0
    SLICE_X40Y103        LUT5 (Prop_lut5_I1_O)        0.118     0.788 r  muart/inst/upg_inst/WCS[1]_i_1/O
                         net (fo=1, routed)           0.000     0.788    muart/inst/upg_inst/WCS[1]_i_1_n_0
    SLICE_X40Y103        FDCE                                         r  muart/inst/upg_inst/WCS_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=44, routed)          0.896     0.896    cw0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.729 r  cw0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.029    muart/inst/upg_inst/upg_clk_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.000 r  muart/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/O
                         net (fo=170, routed)         0.836     0.836    muart/inst/upg_inst/upg_clk_i_IBUF_BUFG
    SLICE_X40Y103        FDCE                                         r  muart/inst/upg_inst/WCS_reg[1]/C

Slack:                    inf
  Source:                 muart/inst/upg_inst/rx_done_reg/C
                            (rising edge-triggered cell FDCE)
  Destination:            muart/inst/upg_inst/WCS_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.789ns  (logic 0.325ns (41.197%)  route 0.464ns (58.803%))
  Logic Levels:           3  (FDCE=1 LUT5=1 LUT6=1)
  Clock Uncertainty:      0.281ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.134ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y102        FDCE                         0.000     0.000 r  muart/inst/upg_inst/rx_done_reg/C
    SLICE_X34Y102        FDCE (Prop_fdce_C_Q)         0.164     0.164 f  muart/inst/upg_inst/rx_done_reg/Q
                         net (fo=14, routed)          0.347     0.511    muart/inst/upg_inst/rx_done_reg_n_0
    SLICE_X38Y103        LUT5 (Prop_lut5_I3_O)        0.043     0.554 f  muart/inst/upg_inst/s_axi_wstrb[3]_i_1/O
                         net (fo=2, routed)           0.117     0.671    muart/inst/upg_inst/s_axi_wstrb[3]_i_1_n_0
    SLICE_X40Y103        LUT6 (Prop_lut6_I2_O)        0.118     0.789 r  muart/inst/upg_inst/WCS[0]_i_1/O
                         net (fo=1, routed)           0.000     0.789    muart/inst/upg_inst/WCS[0]_i_1_n_0
    SLICE_X40Y103        FDCE                                         r  muart/inst/upg_inst/WCS_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=44, routed)          0.896     0.896    cw0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.729 r  cw0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.029    muart/inst/upg_inst/upg_clk_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.000 r  muart/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/O
                         net (fo=170, routed)         0.836     0.836    muart/inst/upg_inst/upg_clk_i_IBUF_BUFG
    SLICE_X40Y103        FDCE                                         r  muart/inst/upg_inst/WCS_reg[0]/C





