#-----------------------------------------------------------
# Vivado v2020.2 (64-bit)
# SW Build 3064766 on Wed Nov 18 09:12:45 MST 2020
# IP Build 3064653 on Wed Nov 18 14:17:31 MST 2020
# Start of session at: Tue Feb 27 16:29:48 2024
# Process ID: 8872
# Current directory: E:/RFSoC/GIT/Vivado_prj_manager/Verilog_main
# Command line: vivado.exe -mode batch -source E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_1/IP_File_04/RFSoC_Main\RFSoC_Main.tcl
# Log file: E:/RFSoC/GIT/Vivado_prj_manager/Verilog_main/vivado.log
# Journal file: E:/RFSoC/GIT/Vivado_prj_manager/Verilog_main\vivado.jou
#-----------------------------------------------------------
source {E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_1/IP_File_04/RFSoC_Main\RFSoC_Main.tcl}
# set project_name "RFSoC_Main"
# set project_dir "E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_1/IP_File_04/RFSoC_Main"
# create_project ${project_name} ${project_dir}/${project_name} -part xczu28dr-ffvg1517-2-e
# add_files -fileset constrs_1 -norecurse E:/RFSoC/GIT/Vivado_prj_manager/Verilog_main/RFSoC_Main/ZCU111_Rev1.0.xdc
# set boardpath {E:/Xilinx/Vivado/2020.2/data/boards/board_files}
# set_param board.repoPaths [list $boardpath]
# set_property BOARD_PART xilinx.com:zcu111:part0:1.4 [current_project]
# set_property  ip_repo_paths {E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_1/IP_File_04/DAC_Controller E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_1/IP_File_04/EdgeCounter E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_1/IP_File_04/TimeController E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_1/IP_File_04/TTL_out E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_1/IP_File_04/TTLx8_out } [current_project]
# update_ip_catalog
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'e:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_1/IP_File_04/DAC_Controller'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'e:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_1/IP_File_04/EdgeCounter'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'e:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_1/IP_File_04/TimeController'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'e:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_1/IP_File_04/TTL_out'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'e:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_1/IP_File_04/TTLx8_out'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'E:/Xilinx/Vivado/2020.2/data/ip'.
# create_bd_design "RFSoC_Main_blk"
Wrote  : <E:\RFSoC\GIT\RFSoC\RFSoC_Design_V1_1\IP_File_04\RFSoC_Main\RFSoC_Main\RFSoC_Main.srcs\sources_1\bd\RFSoC_Main_blk\RFSoC_Main_blk.bd> 
create_bd_design: Time (s): cpu = 00:00:01 ; elapsed = 00:00:05 . Memory (MB): peak = 1162.816 ; gain = 0.000
# current_bd_design "RFSoC_Main_blk"
# set parentObj [get_bd_cells /]
# set parentObj [get_bd_cells ""]
# set parentType [get_property TYPE $parentObj]
# current_bd_instance $parentObj
# set RFMC_DAC_00_N [ create_bd_port -dir O RFMC_DAC_00_N ]
# set RFMC_DAC_00_P [ create_bd_port -dir O RFMC_DAC_00_P ]
# set RFMC_DAC_01_N [ create_bd_port -dir O RFMC_DAC_01_N ]
# set RFMC_DAC_01_P [ create_bd_port -dir O RFMC_DAC_01_P ]
# set RFMC_DAC_02_N [ create_bd_port -dir O RFMC_DAC_02_N ]
# set RFMC_DAC_02_P [ create_bd_port -dir O RFMC_DAC_02_P ]
# set RFMC_DAC_03_N [ create_bd_port -dir O RFMC_DAC_03_N ]
# set RFMC_DAC_03_P [ create_bd_port -dir O RFMC_DAC_03_P ]
# set RFMC_DAC_10_N [ create_bd_port -dir O RFMC_DAC_10_N ]
# set RFMC_DAC_10_P [ create_bd_port -dir O RFMC_DAC_10_P ]
# set RFMC_DAC_11_N [ create_bd_port -dir O RFMC_DAC_11_N ]
# set RFMC_DAC_11_P [ create_bd_port -dir O RFMC_DAC_11_P ]
# set RFMC_DAC_12_N [ create_bd_port -dir O RFMC_DAC_12_N ]
# set RFMC_DAC_12_P [ create_bd_port -dir O RFMC_DAC_12_P ]
# set RFMC_DAC_13_N [ create_bd_port -dir O RFMC_DAC_13_N ]
# set RFMC_DAC_13_P [ create_bd_port -dir O RFMC_DAC_13_P ]
# set DACIO_00 [ create_bd_port -dir O DACIO_00 ]
# set DACIO_01 [ create_bd_port -dir O DACIO_01 ]
# set DACIO_02 [ create_bd_port -dir O DACIO_02 ]
# set DACIO_03 [ create_bd_port -dir O DACIO_03 ]
# set DACIO_04 [ create_bd_port -dir O DACIO_04 ]
# set DACIO_05 [ create_bd_port -dir O DACIO_05 ]
# set DACIO_06 [ create_bd_port -dir O DACIO_06 ]
# set DACIO_07 [ create_bd_port -dir O DACIO_07 ]
# set DACIO_08 [ create_bd_port -dir O DACIO_08 ]
# set DACIO_09 [ create_bd_port -dir O DACIO_09 ]
# set ADCIO_00 [ create_bd_port -dir O ADCIO_00 ]
# set ADCIO_01 [ create_bd_port -dir O ADCIO_01 ]
# set ADCIO_02 [ create_bd_port -dir O ADCIO_02 ]
# set ADCIO_03 [ create_bd_port -dir O ADCIO_03 ]
# set ADCIO_04 [ create_bd_port -dir O ADCIO_04 ]
# set ADCIO_05 [ create_bd_port -dir O ADCIO_05 ]
# set ADCIO_06 [ create_bd_port -dir O ADCIO_06 ]
# set ADCIO_07 [ create_bd_port -dir O ADCIO_07 ]
# set ADCIO_08 [ create_bd_port -dir O ADCIO_08 ]
# set ADCIO_09 [ create_bd_port -dir O ADCIO_09 ]
# set ADCIO_10 [ create_bd_port -dir O ADCIO_10 ]
# set ADCIO_11 [ create_bd_port -dir O ADCIO_11 ]
# set ADCIO_12 [ create_bd_port -dir O ADCIO_12 ]
# set ADCIO_13 [ create_bd_port -dir O ADCIO_13 ]
# set ADCIO_14 [ create_bd_port -dir O ADCIO_14 ]
# set ADCIO_15 [ create_bd_port -dir O ADCIO_15 ]
# set ADCIO_16 [ create_bd_port -dir O ADCIO_16 ]
# set ADCIO_17 [ create_bd_port -dir O ADCIO_17 ]
# set ADCIO_18 [ create_bd_port -dir O ADCIO_18 ]
# set ADCIO_19 [ create_bd_port -dir O ADCIO_19 ]
# set FMCP_HSPC_LA00_CC_P [ create_bd_port -dir O FMCP_HSPC_LA00_CC_P ]
# set FMCP_HSPC_LA00_CC_N [ create_bd_port -dir O FMCP_HSPC_LA00_CC_N ]
# set FMCP_HSPC_LA01_CC_P [ create_bd_port -dir O FMCP_HSPC_LA01_CC_P ]
# set FMCP_HSPC_LA01_CC_N [ create_bd_port -dir O FMCP_HSPC_LA01_CC_N ]
# set FMCP_HSPC_LA02_P [ create_bd_port -dir O FMCP_HSPC_LA02_P ]
# set FMCP_HSPC_LA02_N [ create_bd_port -dir O FMCP_HSPC_LA02_N ]
# set FMCP_HSPC_LA03_P [ create_bd_port -dir O FMCP_HSPC_LA03_P ]
# set FMCP_HSPC_LA03_N [ create_bd_port -dir O FMCP_HSPC_LA03_N ]
# set FMCP_HSPC_LA04_P [ create_bd_port -dir O FMCP_HSPC_LA04_P ]
# set FMCP_HSPC_LA04_N [ create_bd_port -dir O FMCP_HSPC_LA04_N ]
# set FMCP_HSPC_LA05_P [ create_bd_port -dir O FMCP_HSPC_LA05_P ]
# set FMCP_HSPC_LA05_N [ create_bd_port -dir O FMCP_HSPC_LA05_N ]
# set FMCP_HSPC_LA06_P [ create_bd_port -dir O FMCP_HSPC_LA06_P ]
# set FMCP_HSPC_LA06_N [ create_bd_port -dir O FMCP_HSPC_LA06_N ]
# set FMCP_HSPC_LA07_P [ create_bd_port -dir O FMCP_HSPC_LA07_P ]
# set FMCP_HSPC_LA07_N [ create_bd_port -dir O FMCP_HSPC_LA07_N ]
# set FMCP_HSPC_LA08_P [ create_bd_port -dir O FMCP_HSPC_LA08_P ]
# set FMCP_HSPC_LA08_N [ create_bd_port -dir O FMCP_HSPC_LA08_N ]
# set FMCP_HSPC_LA09_P [ create_bd_port -dir O FMCP_HSPC_LA09_P ]
# set FMCP_HSPC_LA09_N [ create_bd_port -dir O FMCP_HSPC_LA09_N ]
# set FMCP_HSPC_LA10_P [ create_bd_port -dir O FMCP_HSPC_LA10_P ]
# set FMCP_HSPC_LA10_N [ create_bd_port -dir O FMCP_HSPC_LA10_N ]
# set FMCP_HSPC_LA11_P [ create_bd_port -dir O FMCP_HSPC_LA11_P ]
# set FMCP_HSPC_LA11_N [ create_bd_port -dir O FMCP_HSPC_LA11_N ]
# set FMCP_HSPC_LA12_P [ create_bd_port -dir O FMCP_HSPC_LA12_P ]
# set FMCP_HSPC_LA12_N [ create_bd_port -dir O FMCP_HSPC_LA12_N ]
# set FMCP_HSPC_LA13_P [ create_bd_port -dir O FMCP_HSPC_LA13_P ]
# set FMCP_HSPC_LA13_N [ create_bd_port -dir O FMCP_HSPC_LA13_N ]
# set FMCP_HSPC_LA14_P [ create_bd_port -dir O FMCP_HSPC_LA14_P ]
# set FMCP_HSPC_LA14_N [ create_bd_port -dir O FMCP_HSPC_LA14_N ]
# set FMCP_HSPC_LA15_P [ create_bd_port -dir O FMCP_HSPC_LA15_P ]
# set FMCP_HSPC_LA15_N [ create_bd_port -dir O FMCP_HSPC_LA15_N ]
# set FMCP_HSPC_LA16_P [ create_bd_port -dir O FMCP_HSPC_LA16_P ]
# set FMCP_HSPC_LA16_N [ create_bd_port -dir O FMCP_HSPC_LA16_N ]
# set FMCP_HSPC_LA17_CC_P [ create_bd_port -dir O FMCP_HSPC_LA17_CC_P ]
# set FMCP_HSPC_LA17_CC_N [ create_bd_port -dir O FMCP_HSPC_LA17_CC_N ]
# set FMCP_HSPC_LA18_CC_P [ create_bd_port -dir O FMCP_HSPC_LA18_CC_P ]
# set FMCP_HSPC_LA18_CC_N [ create_bd_port -dir O FMCP_HSPC_LA18_CC_N ]
# set FMCP_HSPC_LA19_P [ create_bd_port -dir O FMCP_HSPC_LA19_P ]
# set FMCP_HSPC_LA19_N [ create_bd_port -dir O FMCP_HSPC_LA19_N ]
# set FMCP_HSPC_LA20_P [ create_bd_port -dir O FMCP_HSPC_LA20_P ]
# set FMCP_HSPC_LA20_N [ create_bd_port -dir O FMCP_HSPC_LA20_N ]
# set FMCP_HSPC_LA21_P [ create_bd_port -dir O FMCP_HSPC_LA21_P ]
# set FMCP_HSPC_LA21_N [ create_bd_port -dir O FMCP_HSPC_LA21_N ]
# set FMCP_HSPC_LA22_P [ create_bd_port -dir O FMCP_HSPC_LA22_P ]
# set FMCP_HSPC_LA22_N [ create_bd_port -dir O FMCP_HSPC_LA22_N ]
# set FMCP_HSPC_LA23_P [ create_bd_port -dir O FMCP_HSPC_LA23_P ]
# set FMCP_HSPC_LA23_N [ create_bd_port -dir O FMCP_HSPC_LA23_N ]
# set FMCP_HSPC_LA24_P [ create_bd_port -dir O FMCP_HSPC_LA24_P ]
# set FMCP_HSPC_LA24_N [ create_bd_port -dir O FMCP_HSPC_LA24_N ]
# set FMCP_HSPC_LA25_P [ create_bd_port -dir O FMCP_HSPC_LA25_P ]
# set FMCP_HSPC_LA25_N [ create_bd_port -dir O FMCP_HSPC_LA25_N ]
# set FMCP_HSPC_LA26_P [ create_bd_port -dir O FMCP_HSPC_LA26_P ]
# set FMCP_HSPC_LA26_N [ create_bd_port -dir O FMCP_HSPC_LA26_N ]
# set FMCP_HSPC_LA27_P [ create_bd_port -dir O FMCP_HSPC_LA27_P ]
# set FMCP_HSPC_LA27_N [ create_bd_port -dir O FMCP_HSPC_LA27_N ]
# set FMCP_HSPC_LA28_P [ create_bd_port -dir O FMCP_HSPC_LA28_P ]
# set FMCP_HSPC_LA28_N [ create_bd_port -dir O FMCP_HSPC_LA28_N ]
# set FMCP_HSPC_LA29_P [ create_bd_port -dir O FMCP_HSPC_LA29_P ]
# set FMCP_HSPC_LA29_N [ create_bd_port -dir O FMCP_HSPC_LA29_N ]
# set FMCP_HSPC_LA30_P [ create_bd_port -dir O FMCP_HSPC_LA30_P ]
# set FMCP_HSPC_LA30_N [ create_bd_port -dir O FMCP_HSPC_LA30_N ]
# set FMCP_HSPC_LA31_P [ create_bd_port -dir O FMCP_HSPC_LA31_P ]
# set FMCP_HSPC_LA31_N [ create_bd_port -dir O FMCP_HSPC_LA31_N ]
# set FMCP_HSPC_LA32_P [ create_bd_port -dir O FMCP_HSPC_LA32_P ]
# set FMCP_HSPC_LA32_N [ create_bd_port -dir O FMCP_HSPC_LA32_N ]
# set DACIO_10 [ create_bd_port -dir I DACIO_10 ]
# set DACIO_11 [ create_bd_port -dir I DACIO_11 ]
# set DACIO_12 [ create_bd_port -dir I DACIO_12 ]
# set DACIO_13 [ create_bd_port -dir I DACIO_13 ]
# set DACIO_14 [ create_bd_port -dir I DACIO_14 ]
# set DACIO_15 [ create_bd_port -dir I DACIO_15 ]
# set DACIO_16 [ create_bd_port -dir I DACIO_16 ]
# set DACIO_17 [ create_bd_port -dir I DACIO_17 ]
# set DACIO_18 [ create_bd_port -dir I DACIO_18 ]
# set DACIO_19 [ create_bd_port -dir I DACIO_19 ]
# set RF3_CLKO_A_C_N_228 [ create_bd_port -dir I -type clk -freq_hz 2000000000  RF3_CLKO_A_C_N_228 ]
# set RF3_CLKO_A_C_N_229 [ create_bd_port -dir I -type clk -freq_hz 2000000000  RF3_CLKO_A_C_N_229 ]
# set RF3_CLKO_A_C_P_228 [ create_bd_port -dir I -type clk -freq_hz 2000000000  RF3_CLKO_A_C_P_228 ]
# set RF3_CLKO_A_C_P_229 [ create_bd_port -dir I -type clk -freq_hz 2000000000  RF3_CLKO_A_C_P_229 ]
# set proc_sys_reset_0 [ create_bd_cell -type ip -vlnv xilinx.com:ip:proc_sys_reset proc_sys_reset_0 ]
create_bd_cell: Time (s): cpu = 00:00:10 ; elapsed = 00:00:12 . Memory (MB): peak = 1708.242 ; gain = 545.426
# set clk_wiz_0 [ create_bd_cell -type ip -vlnv xilinx.com:ip:clk_wiz:6.0 clk_wiz_0 ]
# set_property -dict [list CONFIG.CLKIN1_JITTER_PS {80.0} CONFIG.CLKOUT1_DRIVES {Buffer} CONFIG.CLKOUT1_JITTER {92.027} CONFIG.CLKOUT1_PHASE_ERROR {96.948} CONFIG.CLKOUT1_REQUESTED_OUT_FREQ {500} CONFIG.CLKOUT2_DRIVES {Buffer} CONFIG.CLKOUT3_DRIVES {Buffer} CONFIG.CLKOUT4_DRIVES {Buffer} CONFIG.CLKOUT5_DRIVES {Buffer} CONFIG.CLKOUT6_DRIVES {Buffer} CONFIG.CLKOUT7_DRIVES {Buffer} CONFIG.MMCM_BANDWIDTH {OPTIMIZED} CONFIG.MMCM_CLKFBOUT_MULT_F {8} CONFIG.MMCM_CLKIN1_PERIOD {8.000} CONFIG.MMCM_CLKOUT0_DIVIDE_F {2} CONFIG.MMCM_COMPENSATION {AUTO} CONFIG.PLL_CLKIN_PERIOD {8.000} CONFIG.PRIMITIVE {PLL} CONFIG.PRIM_IN_FREQ {125.000000} CONFIG.RESET_PORT {resetn} CONFIG.RESET_TYPE {ACTIVE_LOW}] $clk_wiz_0
# set TimeController_0 [ create_bd_cell -type ip -vlnv xilinx.com:user:TimeController TimeController_0 ]
# set axi_interconnect_0 [ create_bd_cell -type ip -vlnv xilinx.com:ip:axi_interconnect axi_interconnect_0 ]
# set_property -dict [list CONFIG.NUM_MI {29}] $axi_interconnect_0
# set TTL_out_0 [ create_bd_cell -type ip -vlnv xilinx.com:user:TTL_out TTL_out_0 ]
# set_property -dict [list CONFIG.THRESHOLD {504} CONFIG.DEPTH {512} CONFIG.ADDR_LEN {9} CONFIG.DATA_LEN {9}] [get_bd_cells TTL_out_0]
# set TTL_out_1 [ create_bd_cell -type ip -vlnv xilinx.com:user:TTL_out TTL_out_1 ]
# set_property -dict [list CONFIG.THRESHOLD {504} CONFIG.DEPTH {512} CONFIG.ADDR_LEN {9} CONFIG.DATA_LEN {9}] [get_bd_cells TTL_out_1]
# set TTL_out_2 [ create_bd_cell -type ip -vlnv xilinx.com:user:TTL_out TTL_out_2 ]
# set_property -dict [list CONFIG.THRESHOLD {504} CONFIG.DEPTH {512} CONFIG.ADDR_LEN {9} CONFIG.DATA_LEN {9}] [get_bd_cells TTL_out_2]
# set TTL_out_3 [ create_bd_cell -type ip -vlnv xilinx.com:user:TTL_out TTL_out_3 ]
# set_property -dict [list CONFIG.THRESHOLD {504} CONFIG.DEPTH {512} CONFIG.ADDR_LEN {9} CONFIG.DATA_LEN {9}] [get_bd_cells TTL_out_3]
# set TTLx8_out_0 [ create_bd_cell -type ip -vlnv xilinx.com:user:TTLx8_out TTLx8_out_0 ]
# set_property -dict [list CONFIG.THRESHOLD {504} CONFIG.DEPTH {512} CONFIG.ADDR_LEN {9} CONFIG.DATA_LEN {9}] [get_bd_cells TTLx8_out_0]
# set TTLx8_out_1 [ create_bd_cell -type ip -vlnv xilinx.com:user:TTLx8_out TTLx8_out_1 ]
# set_property -dict [list CONFIG.THRESHOLD {504} CONFIG.DEPTH {512} CONFIG.ADDR_LEN {9} CONFIG.DATA_LEN {9}] [get_bd_cells TTLx8_out_1]
# set TTLx8_out_2 [ create_bd_cell -type ip -vlnv xilinx.com:user:TTLx8_out TTLx8_out_2 ]
# set_property -dict [list CONFIG.THRESHOLD {504} CONFIG.DEPTH {512} CONFIG.ADDR_LEN {9} CONFIG.DATA_LEN {9}] [get_bd_cells TTLx8_out_2]
# set TTLx8_out_3 [ create_bd_cell -type ip -vlnv xilinx.com:user:TTLx8_out TTLx8_out_3 ]
# set_property -dict [list CONFIG.THRESHOLD {504} CONFIG.DEPTH {512} CONFIG.ADDR_LEN {9} CONFIG.DATA_LEN {9}] [get_bd_cells TTLx8_out_3]
# set TTLx8_out_4 [ create_bd_cell -type ip -vlnv xilinx.com:user:TTLx8_out TTLx8_out_4 ]
# set_property -dict [list CONFIG.THRESHOLD {504} CONFIG.DEPTH {512} CONFIG.ADDR_LEN {9} CONFIG.DATA_LEN {9}] [get_bd_cells TTLx8_out_4]
# set EdgeCounter_0 [ create_bd_cell -type ip -vlnv xilinx.com:user:EdgeCounter EdgeCounter_0 ]
# set_property -dict [list CONFIG.AXI_ADDR_WIDTH {6} CONFIG.AXI_DATA_WIDTH {128} CONFIG.AXI_STROBE_LEN {4} CONFIG.FIFO_DEPTH {8} CONFIG.DATA_WIDTH {16}] [get_bd_cells EdgeCounter_0]
# set EdgeCounter_1 [ create_bd_cell -type ip -vlnv xilinx.com:user:EdgeCounter EdgeCounter_1 ]
# set_property -dict [list CONFIG.AXI_ADDR_WIDTH {6} CONFIG.AXI_DATA_WIDTH {128} CONFIG.AXI_STROBE_LEN {4} CONFIG.FIFO_DEPTH {8} CONFIG.DATA_WIDTH {16}] [get_bd_cells EdgeCounter_1]
# set EdgeCounter_2 [ create_bd_cell -type ip -vlnv xilinx.com:user:EdgeCounter EdgeCounter_2 ]
# set_property -dict [list CONFIG.AXI_ADDR_WIDTH {6} CONFIG.AXI_DATA_WIDTH {128} CONFIG.AXI_STROBE_LEN {4} CONFIG.FIFO_DEPTH {8} CONFIG.DATA_WIDTH {16}] [get_bd_cells EdgeCounter_2]
# set EdgeCounter_3 [ create_bd_cell -type ip -vlnv xilinx.com:user:EdgeCounter EdgeCounter_3 ]
# set_property -dict [list CONFIG.AXI_ADDR_WIDTH {6} CONFIG.AXI_DATA_WIDTH {128} CONFIG.AXI_STROBE_LEN {4} CONFIG.FIFO_DEPTH {8} CONFIG.DATA_WIDTH {16}] [get_bd_cells EdgeCounter_3]
# set EdgeCounter_4 [ create_bd_cell -type ip -vlnv xilinx.com:user:EdgeCounter EdgeCounter_4 ]
# set_property -dict [list CONFIG.AXI_ADDR_WIDTH {6} CONFIG.AXI_DATA_WIDTH {128} CONFIG.AXI_STROBE_LEN {4} CONFIG.FIFO_DEPTH {8} CONFIG.DATA_WIDTH {16}] [get_bd_cells EdgeCounter_4]
# set EdgeCounter_5 [ create_bd_cell -type ip -vlnv xilinx.com:user:EdgeCounter EdgeCounter_5 ]
# set_property -dict [list CONFIG.AXI_ADDR_WIDTH {6} CONFIG.AXI_DATA_WIDTH {128} CONFIG.AXI_STROBE_LEN {4} CONFIG.FIFO_DEPTH {8} CONFIG.DATA_WIDTH {16}] [get_bd_cells EdgeCounter_5]
# set EdgeCounter_6 [ create_bd_cell -type ip -vlnv xilinx.com:user:EdgeCounter EdgeCounter_6 ]
# set_property -dict [list CONFIG.AXI_ADDR_WIDTH {6} CONFIG.AXI_DATA_WIDTH {128} CONFIG.AXI_STROBE_LEN {4} CONFIG.FIFO_DEPTH {8} CONFIG.DATA_WIDTH {16}] [get_bd_cells EdgeCounter_6]
# set EdgeCounter_7 [ create_bd_cell -type ip -vlnv xilinx.com:user:EdgeCounter EdgeCounter_7 ]
# set_property -dict [list CONFIG.AXI_ADDR_WIDTH {6} CONFIG.AXI_DATA_WIDTH {128} CONFIG.AXI_STROBE_LEN {4} CONFIG.FIFO_DEPTH {8} CONFIG.DATA_WIDTH {16}] [get_bd_cells EdgeCounter_7]
# set EdgeCounter_8 [ create_bd_cell -type ip -vlnv xilinx.com:user:EdgeCounter EdgeCounter_8 ]
# set_property -dict [list CONFIG.AXI_ADDR_WIDTH {6} CONFIG.AXI_DATA_WIDTH {128} CONFIG.AXI_STROBE_LEN {4} CONFIG.FIFO_DEPTH {8} CONFIG.DATA_WIDTH {16}] [get_bd_cells EdgeCounter_8]
# set EdgeCounter_9 [ create_bd_cell -type ip -vlnv xilinx.com:user:EdgeCounter EdgeCounter_9 ]
# set_property -dict [list CONFIG.AXI_ADDR_WIDTH {6} CONFIG.AXI_DATA_WIDTH {128} CONFIG.AXI_STROBE_LEN {4} CONFIG.FIFO_DEPTH {8} CONFIG.DATA_WIDTH {16}] [get_bd_cells EdgeCounter_9]
# set DAC_Controller_0 [ create_bd_cell -type ip -vlnv xilinx.com:user:DAC_Controller DAC_Controller_0 ]
# set DAC_Controller_1 [ create_bd_cell -type ip -vlnv xilinx.com:user:DAC_Controller DAC_Controller_1 ]
# set DAC_Controller_2 [ create_bd_cell -type ip -vlnv xilinx.com:user:DAC_Controller DAC_Controller_2 ]
# set DAC_Controller_3 [ create_bd_cell -type ip -vlnv xilinx.com:user:DAC_Controller DAC_Controller_3 ]
# set DAC_Controller_4 [ create_bd_cell -type ip -vlnv xilinx.com:user:DAC_Controller DAC_Controller_4 ]
# set DAC_Controller_5 [ create_bd_cell -type ip -vlnv xilinx.com:user:DAC_Controller DAC_Controller_5 ]
# set DAC_Controller_6 [ create_bd_cell -type ip -vlnv xilinx.com:user:DAC_Controller DAC_Controller_6 ]
# set DAC_Controller_7 [ create_bd_cell -type ip -vlnv xilinx.com:user:DAC_Controller DAC_Controller_7 ]
INFO: Ultrascale+ RF Data Converter instance: Clock port 'adc0_clk' frequency is set to 15625000
# set usp_rf_data_converter_0 [ create_bd_cell -type ip -vlnv xilinx.com:ip:usp_rf_data_converter usp_rf_data_converter_0 ]
# set_property -dict [list CONFIG.ADC0_Enable {0} CONFIG.ADC0_Fabric_Freq {0.0} CONFIG.ADC_Decimation_Mode00 {0} CONFIG.ADC_Decimation_Mode01 {0} CONFIG.ADC_Mixer_Type00 {3} CONFIG.ADC_Mixer_Type01 {3} CONFIG.ADC_OBS02 {false} CONFIG.ADC_RESERVED_1_00 {false} CONFIG.ADC_RESERVED_1_02 {false} CONFIG.ADC_Slice00_Enable {false} CONFIG.ADC_Slice01_Enable {false} CONFIG.Analog_Detection {0} CONFIG.DAC0_Fabric_Freq {125.000} CONFIG.DAC0_Outclk_Freq {125.000} CONFIG.DAC0_PLL_Enable {false} CONFIG.DAC0_Refclk_Div {2} CONFIG.DAC0_Refclk_Freq {2000.000} CONFIG.DAC0_Sampling_Rate {2} CONFIG.DAC1_Fabric_Freq {125.000} CONFIG.DAC1_Outclk_Freq {125.000} CONFIG.DAC1_PLL_Enable {false} CONFIG.DAC1_Refclk_Div {2} CONFIG.DAC1_Refclk_Freq {2000.000} CONFIG.DAC1_Sampling_Rate {2} CONFIG.DAC_Interpolation_Mode00 {1} CONFIG.DAC_Interpolation_Mode01 {1} CONFIG.DAC_Interpolation_Mode02 {1} CONFIG.DAC_Interpolation_Mode03 {1} CONFIG.DAC_Interpolation_Mode10 {1} CONFIG.DAC_Interpolation_Mode11 {1} CONFIG.DAC_Interpolation_Mode12 {1} CONFIG.DAC_Interpolation_Mode13 {1} CONFIG.DAC_Mixer_Type00 {0} CONFIG.DAC_Mixer_Type01 {0} CONFIG.DAC_Mixer_Type02 {0} CONFIG.DAC_Mixer_Type03 {0} CONFIG.DAC_Mixer_Type10 {0} CONFIG.DAC_Mixer_Type11 {0} CONFIG.DAC_Mixer_Type12 {0} CONFIG.DAC_Mixer_Type13 {0} CONFIG.DAC_Output_Current {0} CONFIG.DAC_RESERVED_1_00 {false} CONFIG.DAC_RESERVED_1_01 {false} CONFIG.DAC_RESERVED_1_02 {false} CONFIG.DAC_RESERVED_1_03 {false} CONFIG.DAC_RESERVED_1_10 {false} CONFIG.DAC_RESERVED_1_11 {false} CONFIG.DAC_RESERVED_1_12 {false} CONFIG.DAC_RESERVED_1_13 {false} CONFIG.DAC_Slice00_Enable {true} CONFIG.DAC_Slice01_Enable {true} CONFIG.DAC_Slice02_Enable {true} CONFIG.DAC_Slice03_Enable {true} CONFIG.DAC_Slice10_Enable {true} CONFIG.DAC_Slice11_Enable {true} CONFIG.DAC_Slice12_Enable {true} CONFIG.DAC_Slice13_Enable {true} CONFIG.Axiclk_Freq {125}] $usp_rf_data_converter_0
WARNING: [IP_Flow 19-3374] An attempt to modify the value of disabled parameter 'DAC1_Refclk_Div' from '1' to '2' has been ignored for IP 'usp_rf_data_converter_0'
WARNING: [IP_Flow 19-3374] An attempt to modify the value of disabled parameter 'DAC0_Refclk_Div' from '1' to '2' has been ignored for IP 'usp_rf_data_converter_0'
INFO: Ultrascale+ RF Data Converter instance: Clock port 'dac0_clk' frequency is set to 125000000
INFO: Ultrascale+ RF Data Converter instance: Clock port 'dac1_clk' frequency is set to 125000000
create_bd_cell: Time (s): cpu = 00:00:04 ; elapsed = 00:00:06 . Memory (MB): peak = 2034.016 ; gain = 165.691
# set zynq_ultra_ps_e_0 [ create_bd_cell -type ip -vlnv xilinx.com:ip:zynq_ultra_ps_e zynq_ultra_ps_e_0 ]
# set_property -dict [list CONFIG.PSU_BANK_0_IO_STANDARD {LVCMOS18} CONFIG.PSU_BANK_1_IO_STANDARD {LVCMOS18} CONFIG.PSU_BANK_2_IO_STANDARD {LVCMOS18} CONFIG.PSU_DDR_RAM_HIGHADDR {0xFFFFFFFF} CONFIG.PSU_DDR_RAM_HIGHADDR_OFFSET {0x800000000} CONFIG.PSU_DDR_RAM_LOWADDR_OFFSET {0x80000000} CONFIG.PSU_DYNAMIC_DDR_CONFIG_EN {1} CONFIG.PSU_MIO_0_DIRECTION {out} CONFIG.PSU_MIO_0_INPUT_TYPE {cmos} CONFIG.PSU_MIO_0_POLARITY {Default} CONFIG.PSU_MIO_10_DIRECTION {inout} CONFIG.PSU_MIO_10_POLARITY {Default} CONFIG.PSU_MIO_11_DIRECTION {inout} CONFIG.PSU_MIO_11_POLARITY {Default} CONFIG.PSU_MIO_12_DIRECTION {out} CONFIG.PSU_MIO_12_INPUT_TYPE {cmos} CONFIG.PSU_MIO_12_POLARITY {Default} CONFIG.PSU_MIO_13_DIRECTION {inout} CONFIG.PSU_MIO_13_POLARITY {Default} CONFIG.PSU_MIO_14_DIRECTION {inout} CONFIG.PSU_MIO_14_POLARITY {Default} CONFIG.PSU_MIO_15_DIRECTION {inout} CONFIG.PSU_MIO_15_POLARITY {Default} CONFIG.PSU_MIO_16_DIRECTION {inout} CONFIG.PSU_MIO_16_POLARITY {Default} CONFIG.PSU_MIO_17_DIRECTION {inout} CONFIG.PSU_MIO_17_POLARITY {Default} CONFIG.PSU_MIO_18_DIRECTION {in} CONFIG.PSU_MIO_18_DRIVE_STRENGTH {12} CONFIG.PSU_MIO_18_POLARITY {Default} CONFIG.PSU_MIO_18_SLEW {fast} CONFIG.PSU_MIO_19_DIRECTION {out} CONFIG.PSU_MIO_19_INPUT_TYPE {cmos} CONFIG.PSU_MIO_19_POLARITY {Default} CONFIG.PSU_MIO_1_DIRECTION {inout} CONFIG.PSU_MIO_1_POLARITY {Default} CONFIG.PSU_MIO_20_DIRECTION {inout} CONFIG.PSU_MIO_20_POLARITY {Default} CONFIG.PSU_MIO_21_DIRECTION {inout} CONFIG.PSU_MIO_21_POLARITY {Default} CONFIG.PSU_MIO_22_DIRECTION {inout} CONFIG.PSU_MIO_22_POLARITY {Default} CONFIG.PSU_MIO_23_DIRECTION {inout} CONFIG.PSU_MIO_23_POLARITY {Default} CONFIG.PSU_MIO_24_DIRECTION {inout} CONFIG.PSU_MIO_24_POLARITY {Default} CONFIG.PSU_MIO_25_DIRECTION {inout} CONFIG.PSU_MIO_25_POLARITY {Default} CONFIG.PSU_MIO_26_DIRECTION {inout} CONFIG.PSU_MIO_26_POLARITY {Default} CONFIG.PSU_MIO_27_DIRECTION {out} CONFIG.PSU_MIO_27_INPUT_TYPE {cmos} CONFIG.PSU_MIO_27_POLARITY {Default} CONFIG.PSU_MIO_28_DIRECTION {in} CONFIG.PSU_MIO_28_DRIVE_STRENGTH {12} CONFIG.PSU_MIO_28_POLARITY {Default} CONFIG.PSU_MIO_28_SLEW {fast} CONFIG.PSU_MIO_29_DIRECTION {out} CONFIG.PSU_MIO_29_INPUT_TYPE {cmos} CONFIG.PSU_MIO_29_POLARITY {Default} CONFIG.PSU_MIO_2_DIRECTION {inout} CONFIG.PSU_MIO_2_POLARITY {Default} CONFIG.PSU_MIO_30_DIRECTION {in} CONFIG.PSU_MIO_30_DRIVE_STRENGTH {12} CONFIG.PSU_MIO_30_POLARITY {Default} CONFIG.PSU_MIO_30_SLEW {fast} CONFIG.PSU_MIO_31_DIRECTION {inout} CONFIG.PSU_MIO_31_POLARITY {Default} CONFIG.PSU_MIO_32_DIRECTION {inout} CONFIG.PSU_MIO_32_POLARITY {Default} CONFIG.PSU_MIO_33_DIRECTION {inout} CONFIG.PSU_MIO_33_POLARITY {Default} CONFIG.PSU_MIO_34_DIRECTION {inout} CONFIG.PSU_MIO_34_POLARITY {Default} CONFIG.PSU_MIO_35_DIRECTION {inout} CONFIG.PSU_MIO_35_POLARITY {Default} CONFIG.PSU_MIO_36_DIRECTION {inout} CONFIG.PSU_MIO_36_POLARITY {Default} CONFIG.PSU_MIO_37_DIRECTION {inout} CONFIG.PSU_MIO_37_POLARITY {Default} CONFIG.PSU_MIO_38_DIRECTION {inout} CONFIG.PSU_MIO_38_POLARITY {Default} CONFIG.PSU_MIO_39_DIRECTION {inout} CONFIG.PSU_MIO_39_POLARITY {Default} CONFIG.PSU_MIO_3_DIRECTION {inout} CONFIG.PSU_MIO_3_POLARITY {Default} CONFIG.PSU_MIO_40_DIRECTION {inout} CONFIG.PSU_MIO_40_POLARITY {Default} CONFIG.PSU_MIO_41_DIRECTION {inout} CONFIG.PSU_MIO_41_POLARITY {Default} CONFIG.PSU_MIO_42_DIRECTION {inout} CONFIG.PSU_MIO_42_POLARITY {Default} CONFIG.PSU_MIO_43_DIRECTION {inout} CONFIG.PSU_MIO_43_POLARITY {Default} CONFIG.PSU_MIO_44_DIRECTION {inout} CONFIG.PSU_MIO_44_POLARITY {Default} CONFIG.PSU_MIO_45_DIRECTION {in} CONFIG.PSU_MIO_45_DRIVE_STRENGTH {12} CONFIG.PSU_MIO_45_POLARITY {Default} CONFIG.PSU_MIO_45_SLEW {fast} CONFIG.PSU_MIO_46_DIRECTION {inout} CONFIG.PSU_MIO_46_POLARITY {Default} CONFIG.PSU_MIO_47_DIRECTION {inout} CONFIG.PSU_MIO_47_POLARITY {Default} CONFIG.PSU_MIO_48_DIRECTION {inout} CONFIG.PSU_MIO_48_POLARITY {Default} CONFIG.PSU_MIO_49_DIRECTION {inout} CONFIG.PSU_MIO_49_POLARITY {Default} CONFIG.PSU_MIO_4_DIRECTION {inout} CONFIG.PSU_MIO_4_POLARITY {Default} CONFIG.PSU_MIO_50_DIRECTION {inout} CONFIG.PSU_MIO_50_POLARITY {Default} CONFIG.PSU_MIO_51_DIRECTION {out} CONFIG.PSU_MIO_51_INPUT_TYPE {cmos} CONFIG.PSU_MIO_51_POLARITY {Default} CONFIG.PSU_MIO_52_DIRECTION {in} CONFIG.PSU_MIO_52_DRIVE_STRENGTH {12} CONFIG.PSU_MIO_52_POLARITY {Default} CONFIG.PSU_MIO_52_SLEW {fast} CONFIG.PSU_MIO_53_DIRECTION {in} CONFIG.PSU_MIO_53_DRIVE_STRENGTH {12} CONFIG.PSU_MIO_53_POLARITY {Default} CONFIG.PSU_MIO_53_SLEW {fast} CONFIG.PSU_MIO_54_DIRECTION {inout} CONFIG.PSU_MIO_54_POLARITY {Default} CONFIG.PSU_MIO_55_DIRECTION {in} CONFIG.PSU_MIO_55_DRIVE_STRENGTH {12} CONFIG.PSU_MIO_55_POLARITY {Default} CONFIG.PSU_MIO_55_SLEW {fast} CONFIG.PSU_MIO_56_DIRECTION {inout} CONFIG.PSU_MIO_56_POLARITY {Default} CONFIG.PSU_MIO_57_DIRECTION {inout} CONFIG.PSU_MIO_57_POLARITY {Default} CONFIG.PSU_MIO_58_DIRECTION {out} CONFIG.PSU_MIO_58_INPUT_TYPE {cmos} CONFIG.PSU_MIO_58_POLARITY {Default} CONFIG.PSU_MIO_59_DIRECTION {inout} CONFIG.PSU_MIO_59_POLARITY {Default} CONFIG.PSU_MIO_5_DIRECTION {out} CONFIG.PSU_MIO_5_INPUT_TYPE {cmos} CONFIG.PSU_MIO_5_POLARITY {Default} CONFIG.PSU_MIO_60_DIRECTION {inout} CONFIG.PSU_MIO_60_POLARITY {Default} CONFIG.PSU_MIO_61_DIRECTION {inout} CONFIG.PSU_MIO_61_POLARITY {Default} CONFIG.PSU_MIO_62_DIRECTION {inout} CONFIG.PSU_MIO_62_POLARITY {Default} CONFIG.PSU_MIO_63_DIRECTION {inout} CONFIG.PSU_MIO_63_POLARITY {Default} CONFIG.PSU_MIO_64_DIRECTION {out} CONFIG.PSU_MIO_64_INPUT_TYPE {cmos} CONFIG.PSU_MIO_64_POLARITY {Default} CONFIG.PSU_MIO_65_DIRECTION {out} CONFIG.PSU_MIO_65_INPUT_TYPE {cmos} CONFIG.PSU_MIO_65_POLARITY {Default} CONFIG.PSU_MIO_66_DIRECTION {out} CONFIG.PSU_MIO_66_INPUT_TYPE {cmos} CONFIG.PSU_MIO_66_POLARITY {Default} CONFIG.PSU_MIO_67_DIRECTION {out} CONFIG.PSU_MIO_67_INPUT_TYPE {cmos} CONFIG.PSU_MIO_67_POLARITY {Default} CONFIG.PSU_MIO_68_DIRECTION {out} CONFIG.PSU_MIO_68_INPUT_TYPE {cmos} CONFIG.PSU_MIO_68_POLARITY {Default} CONFIG.PSU_MIO_69_DIRECTION {out} CONFIG.PSU_MIO_69_INPUT_TYPE {cmos} CONFIG.PSU_MIO_69_POLARITY {Default} CONFIG.PSU_MIO_6_DIRECTION {out} CONFIG.PSU_MIO_6_INPUT_TYPE {cmos} CONFIG.PSU_MIO_6_POLARITY {Default} CONFIG.PSU_MIO_70_DIRECTION {in} CONFIG.PSU_MIO_70_DRIVE_STRENGTH {12} CONFIG.PSU_MIO_70_POLARITY {Default} CONFIG.PSU_MIO_70_SLEW {fast} CONFIG.PSU_MIO_71_DIRECTION {in} CONFIG.PSU_MIO_71_DRIVE_STRENGTH {12} CONFIG.PSU_MIO_71_POLARITY {Default} CONFIG.PSU_MIO_71_SLEW {fast} CONFIG.PSU_MIO_72_DIRECTION {in} CONFIG.PSU_MIO_72_DRIVE_STRENGTH {12} CONFIG.PSU_MIO_72_POLARITY {Default} CONFIG.PSU_MIO_72_SLEW {fast} CONFIG.PSU_MIO_73_DIRECTION {in} CONFIG.PSU_MIO_73_DRIVE_STRENGTH {12} CONFIG.PSU_MIO_73_POLARITY {Default} CONFIG.PSU_MIO_73_SLEW {fast} CONFIG.PSU_MIO_74_DIRECTION {in} CONFIG.PSU_MIO_74_DRIVE_STRENGTH {12} CONFIG.PSU_MIO_74_POLARITY {Default} CONFIG.PSU_MIO_74_SLEW {fast} CONFIG.PSU_MIO_75_DIRECTION {in} CONFIG.PSU_MIO_75_DRIVE_STRENGTH {12} CONFIG.PSU_MIO_75_POLARITY {Default} CONFIG.PSU_MIO_75_SLEW {fast} CONFIG.PSU_MIO_76_DIRECTION {out} CONFIG.PSU_MIO_76_INPUT_TYPE {cmos} CONFIG.PSU_MIO_76_POLARITY {Default} CONFIG.PSU_MIO_77_DIRECTION {inout} CONFIG.PSU_MIO_77_POLARITY {Default} CONFIG.PSU_MIO_7_DIRECTION {out} CONFIG.PSU_MIO_7_INPUT_TYPE {cmos} CONFIG.PSU_MIO_7_POLARITY {Default} CONFIG.PSU_MIO_8_DIRECTION {inout} CONFIG.PSU_MIO_8_POLARITY {Default} CONFIG.PSU_MIO_9_DIRECTION {inout} CONFIG.PSU_MIO_9_POLARITY {Default} CONFIG.PSU_MIO_TREE_PERIPHERALS {Quad SPI Flash#Quad SPI Flash#Quad SPI Flash#Quad SPI Flash#Quad SPI Flash#Quad SPI Flash#Feedback Clk#Quad SPI Flash#Quad SPI Flash#Quad SPI Flash#Quad SPI Flash#Quad SPI Flash#Quad SPI Flash#GPIO0 MIO#I2C 0#I2C 0#I2C 1#I2C 1#UART 0#UART 0#GPIO0 MIO#GPIO0 MIO#GPIO0 MIO#GPIO0 MIO#GPIO0 MIO#GPIO0 MIO#GPIO1 MIO#DPAUX#DPAUX#DPAUX#DPAUX#GPIO1 MIO#GPIO1 MIO#GPIO1 MIO#GPIO1 MIO#GPIO1 MIO#GPIO1 MIO#GPIO1 MIO#GPIO1 MIO#SD 1#SD 1#SD 1#SD 1#GPIO1 MIO#GPIO1 MIO#SD 1#SD 1#SD 1#SD 1#SD 1#SD 1#SD 1#USB 0#USB 0#USB 0#USB 0#USB 0#USB 0#USB 0#USB 0#USB 0#USB 0#USB 0#USB 0#Gem 3#Gem 3#Gem 3#Gem 3#Gem 3#Gem 3#Gem 3#Gem 3#Gem 3#Gem 3#Gem 3#Gem 3#MDIO 3#MDIO 3} CONFIG.PSU_MIO_TREE_SIGNALS {sclk_out#miso_mo1#mo2#mo3#mosi_mi0#n_ss_out#clk_for_lpbk#n_ss_out_upper#mo_upper[0]#mo_upper[1]#mo_upper[2]#mo_upper[3]#sclk_out_upper#gpio0[13]#scl_out#sda_out#scl_out#sda_out#rxd#txd#gpio0[20]#gpio0[21]#gpio0[22]#gpio0[23]#gpio0[24]#gpio0[25]#gpio1[26]#dp_aux_data_out#dp_hot_plug_detect#dp_aux_data_oe#dp_aux_data_in#gpio1[31]#gpio1[32]#gpio1[33]#gpio1[34]#gpio1[35]#gpio1[36]#gpio1[37]#gpio1[38]#sdio1_data_out[4]#sdio1_data_out[5]#sdio1_data_out[6]#sdio1_data_out[7]#gpio1[43]#gpio1[44]#sdio1_cd_n#sdio1_data_out[0]#sdio1_data_out[1]#sdio1_data_out[2]#sdio1_data_out[3]#sdio1_cmd_out#sdio1_clk_out#ulpi_clk_in#ulpi_dir#ulpi_tx_data[2]#ulpi_nxt#ulpi_tx_data[0]#ulpi_tx_data[1]#ulpi_stp#ulpi_tx_data[3]#ulpi_tx_data[4]#ulpi_tx_data[5]#ulpi_tx_data[6]#ulpi_tx_data[7]#rgmii_tx_clk#rgmii_txd[0]#rgmii_txd[1]#rgmii_txd[2]#rgmii_txd[3]#rgmii_tx_ctl#rgmii_rx_clk#rgmii_rxd[0]#rgmii_rxd[1]#rgmii_rxd[2]#rgmii_rxd[3]#rgmii_rx_ctl#gem3_mdc#gem3_mdio_out} CONFIG.PSU_SD1_INTERNAL_BUS_WIDTH {8} CONFIG.PSU_USB3__DUAL_CLOCK_ENABLE {1} CONFIG.PSU__ACT_DDR_FREQ_MHZ {1066.656006} CONFIG.PSU__CAN1__GRP_CLK__ENABLE {0} CONFIG.PSU__CAN1__PERIPHERAL__ENABLE {0} CONFIG.PSU__CRF_APB__ACPU_CTRL__ACT_FREQMHZ {1199.988037} CONFIG.PSU__CRF_APB__ACPU_CTRL__DIVISOR0 {1} CONFIG.PSU__CRF_APB__ACPU_CTRL__FREQMHZ {1200} CONFIG.PSU__CRF_APB__ACPU_CTRL__SRCSEL {APLL} CONFIG.PSU__CRF_APB__APLL_CTRL__DIV2 {1} CONFIG.PSU__CRF_APB__APLL_CTRL__FBDIV {72} CONFIG.PSU__CRF_APB__APLL_CTRL__FRACDATA {0.000000} CONFIG.PSU__CRF_APB__APLL_CTRL__SRCSEL {PSS_REF_CLK} CONFIG.PSU__CRF_APB__APLL_FRAC_CFG__ENABLED {0} CONFIG.PSU__CRF_APB__APLL_TO_LPD_CTRL__DIVISOR0 {3} CONFIG.PSU__CRF_APB__DBG_FPD_CTRL__ACT_FREQMHZ {249.997498} CONFIG.PSU__CRF_APB__DBG_FPD_CTRL__DIVISOR0 {2} CONFIG.PSU__CRF_APB__DBG_FPD_CTRL__FREQMHZ {250} CONFIG.PSU__CRF_APB__DBG_FPD_CTRL__SRCSEL {IOPLL} CONFIG.PSU__CRF_APB__DBG_TRACE_CTRL__DIVISOR0 {5} CONFIG.PSU__CRF_APB__DBG_TRACE_CTRL__FREQMHZ {250} CONFIG.PSU__CRF_APB__DBG_TRACE_CTRL__SRCSEL {IOPLL} CONFIG.PSU__CRF_APB__DBG_TSTMP_CTRL__ACT_FREQMHZ {249.997498} CONFIG.PSU__CRF_APB__DBG_TSTMP_CTRL__DIVISOR0 {2} CONFIG.PSU__CRF_APB__DBG_TSTMP_CTRL__FREQMHZ {250} CONFIG.PSU__CRF_APB__DBG_TSTMP_CTRL__SRCSEL {IOPLL} CONFIG.PSU__CRF_APB__DDR_CTRL__ACT_FREQMHZ {533.328003} CONFIG.PSU__CRF_APB__DDR_CTRL__DIVISOR0 {2} CONFIG.PSU__CRF_APB__DDR_CTRL__FREQMHZ {1067} CONFIG.PSU__CRF_APB__DDR_CTRL__SRCSEL {DPLL} CONFIG.PSU__CRF_APB__DPDMA_REF_CTRL__ACT_FREQMHZ {599.994019} CONFIG.PSU__CRF_APB__DPDMA_REF_CTRL__DIVISOR0 {2} CONFIG.PSU__CRF_APB__DPDMA_REF_CTRL__FREQMHZ {600} CONFIG.PSU__CRF_APB__DPDMA_REF_CTRL__SRCSEL {APLL} CONFIG.PSU__CRF_APB__DPLL_CTRL__DIV2 {1} CONFIG.PSU__CRF_APB__DPLL_CTRL__FBDIV {64} CONFIG.PSU__CRF_APB__DPLL_CTRL__FRACDATA {0.000000} CONFIG.PSU__CRF_APB__DPLL_CTRL__SRCSEL {PSS_REF_CLK} CONFIG.PSU__CRF_APB__DPLL_FRAC_CFG__ENABLED {0} CONFIG.PSU__CRF_APB__DPLL_TO_LPD_CTRL__DIVISOR0 {2} CONFIG.PSU__CRF_APB__DP_AUDIO_REF_CTRL__ACT_FREQMHZ {24.999750} CONFIG.PSU__CRF_APB__DP_AUDIO_REF_CTRL__DIVISOR0 {15} CONFIG.PSU__CRF_APB__DP_AUDIO_REF_CTRL__DIVISOR1 {1} CONFIG.PSU__CRF_APB__DP_AUDIO_REF_CTRL__SRCSEL {RPLL} CONFIG.PSU__CRF_APB__DP_AUDIO__FRAC_ENABLED {0} CONFIG.PSU__CRF_APB__DP_STC_REF_CTRL__ACT_FREQMHZ {26.785446} CONFIG.PSU__CRF_APB__DP_STC_REF_CTRL__DIVISOR0 {14} CONFIG.PSU__CRF_APB__DP_STC_REF_CTRL__DIVISOR1 {1} CONFIG.PSU__CRF_APB__DP_STC_REF_CTRL__SRCSEL {RPLL} CONFIG.PSU__CRF_APB__DP_VIDEO_REF_CTRL__ACT_FREQMHZ {299.997009} CONFIG.PSU__CRF_APB__DP_VIDEO_REF_CTRL__DIVISOR0 {5} CONFIG.PSU__CRF_APB__DP_VIDEO_REF_CTRL__DIVISOR1 {1} CONFIG.PSU__CRF_APB__DP_VIDEO_REF_CTRL__SRCSEL {VPLL} CONFIG.PSU__CRF_APB__DP_VIDEO__FRAC_ENABLED {0} CONFIG.PSU__CRF_APB__GDMA_REF_CTRL__ACT_FREQMHZ {599.994019} CONFIG.PSU__CRF_APB__GDMA_REF_CTRL__DIVISOR0 {2} CONFIG.PSU__CRF_APB__GDMA_REF_CTRL__FREQMHZ {600} CONFIG.PSU__CRF_APB__GDMA_REF_CTRL__SRCSEL {APLL} CONFIG.PSU__CRF_APB__GPU_REF_CTRL__DIVISOR0 {3} CONFIG.PSU__CRF_APB__GPU_REF_CTRL__FREQMHZ {500} CONFIG.PSU__CRF_APB__GPU_REF_CTRL__SRCSEL {IOPLL} CONFIG.PSU__CRF_APB__PCIE_REF_CTRL__DIVISOR0 {6} CONFIG.PSU__CRF_APB__PCIE_REF_CTRL__FREQMHZ {250} CONFIG.PSU__CRF_APB__PCIE_REF_CTRL__SRCSEL {IOPLL} CONFIG.PSU__CRF_APB__SATA_REF_CTRL__ACT_FREQMHZ {249.997498} CONFIG.PSU__CRF_APB__SATA_REF_CTRL__DIVISOR0 {2} CONFIG.PSU__CRF_APB__SATA_REF_CTRL__FREQMHZ {250} CONFIG.PSU__CRF_APB__SATA_REF_CTRL__SRCSEL {IOPLL} CONFIG.PSU__CRF_APB__TOPSW_LSBUS_CTRL__ACT_FREQMHZ {99.999001} CONFIG.PSU__CRF_APB__TOPSW_LSBUS_CTRL__DIVISOR0 {5} CONFIG.PSU__CRF_APB__TOPSW_LSBUS_CTRL__FREQMHZ {100} CONFIG.PSU__CRF_APB__TOPSW_LSBUS_CTRL__SRCSEL {IOPLL} CONFIG.PSU__CRF_APB__TOPSW_MAIN_CTRL__ACT_FREQMHZ {533.328003} CONFIG.PSU__CRF_APB__TOPSW_MAIN_CTRL__DIVISOR0 {2} CONFIG.PSU__CRF_APB__TOPSW_MAIN_CTRL__FREQMHZ {533.33} CONFIG.PSU__CRF_APB__TOPSW_MAIN_CTRL__SRCSEL {DPLL} CONFIG.PSU__CRF_APB__VPLL_CTRL__DIV2 {1} CONFIG.PSU__CRF_APB__VPLL_CTRL__FBDIV {90} CONFIG.PSU__CRF_APB__VPLL_CTRL__FRACDATA {0.000000} CONFIG.PSU__CRF_APB__VPLL_CTRL__SRCSEL {PSS_REF_CLK} CONFIG.PSU__CRF_APB__VPLL_FRAC_CFG__ENABLED {0} CONFIG.PSU__CRF_APB__VPLL_TO_LPD_CTRL__DIVISOR0 {3} CONFIG.PSU__CRL_APB__ADMA_REF_CTRL__ACT_FREQMHZ {499.994995} CONFIG.PSU__CRL_APB__ADMA_REF_CTRL__DIVISOR0 {3} CONFIG.PSU__CRL_APB__ADMA_REF_CTRL__FREQMHZ {500} CONFIG.PSU__CRL_APB__ADMA_REF_CTRL__SRCSEL {IOPLL} CONFIG.PSU__CRL_APB__AFI6_REF_CTRL__DIVISOR0 {3} CONFIG.PSU__CRL_APB__AMS_REF_CTRL__ACT_FREQMHZ {49.999500} CONFIG.PSU__CRL_APB__AMS_REF_CTRL__DIVISOR0 {30} CONFIG.PSU__CRL_APB__AMS_REF_CTRL__DIVISOR1 {1} CONFIG.PSU__CRL_APB__CAN0_REF_CTRL__DIVISOR0 {15} CONFIG.PSU__CRL_APB__CAN0_REF_CTRL__DIVISOR1 {1} CONFIG.PSU__CRL_APB__CAN1_REF_CTRL__DIVISOR0 {15} CONFIG.PSU__CRL_APB__CAN1_REF_CTRL__DIVISOR1 {1} CONFIG.PSU__CRL_APB__CAN1_REF_CTRL__FREQMHZ {100} CONFIG.PSU__CRL_APB__CAN1_REF_CTRL__SRCSEL {IOPLL} CONFIG.PSU__CRL_APB__CPU_R5_CTRL__ACT_FREQMHZ {499.994995} CONFIG.PSU__CRL_APB__CPU_R5_CTRL__DIVISOR0 {3} CONFIG.PSU__CRL_APB__CPU_R5_CTRL__FREQMHZ {500} CONFIG.PSU__CRL_APB__CPU_R5_CTRL__SRCSEL {IOPLL} CONFIG.PSU__CRL_APB__DBG_LPD_CTRL__ACT_FREQMHZ {249.997498} CONFIG.PSU__CRL_APB__DBG_LPD_CTRL__DIVISOR0 {6} CONFIG.PSU__CRL_APB__DBG_LPD_CTRL__FREQMHZ {250} CONFIG.PSU__CRL_APB__DBG_LPD_CTRL__SRCSEL {IOPLL} CONFIG.PSU__CRL_APB__DLL_REF_CTRL__ACT_FREQMHZ {1499.984985} CONFIG.PSU__CRL_APB__GEM0_REF_CTRL__DIVISOR0 {12} CONFIG.PSU__CRL_APB__GEM0_REF_CTRL__DIVISOR1 {1} CONFIG.PSU__CRL_APB__GEM1_REF_CTRL__DIVISOR0 {12} CONFIG.PSU__CRL_APB__GEM1_REF_CTRL__DIVISOR1 {1} CONFIG.PSU__CRL_APB__GEM2_REF_CTRL__DIVISOR0 {12} CONFIG.PSU__CRL_APB__GEM2_REF_CTRL__DIVISOR1 {1} CONFIG.PSU__CRL_APB__GEM3_REF_CTRL__ACT_FREQMHZ {124.998749} CONFIG.PSU__CRL_APB__GEM3_REF_CTRL__DIVISOR0 {12} CONFIG.PSU__CRL_APB__GEM3_REF_CTRL__DIVISOR1 {1} CONFIG.PSU__CRL_APB__GEM3_REF_CTRL__FREQMHZ {125} CONFIG.PSU__CRL_APB__GEM3_REF_CTRL__SRCSEL {IOPLL} CONFIG.PSU__CRL_APB__GEM_TSU_REF_CTRL__ACT_FREQMHZ {249.997498} CONFIG.PSU__CRL_APB__GEM_TSU_REF_CTRL__DIVISOR0 {6} CONFIG.PSU__CRL_APB__GEM_TSU_REF_CTRL__DIVISOR1 {1} CONFIG.PSU__CRL_APB__GEM_TSU_REF_CTRL__SRCSEL {IOPLL} CONFIG.PSU__CRL_APB__I2C0_REF_CTRL__ACT_FREQMHZ {99.999001} CONFIG.PSU__CRL_APB__I2C0_REF_CTRL__DIVISOR0 {15} CONFIG.PSU__CRL_APB__I2C0_REF_CTRL__DIVISOR1 {1} CONFIG.PSU__CRL_APB__I2C0_REF_CTRL__FREQMHZ {100} CONFIG.PSU__CRL_APB__I2C0_REF_CTRL__SRCSEL {IOPLL} CONFIG.PSU__CRL_APB__I2C1_REF_CTRL__ACT_FREQMHZ {99.999001} CONFIG.PSU__CRL_APB__I2C1_REF_CTRL__DIVISOR0 {15} CONFIG.PSU__CRL_APB__I2C1_REF_CTRL__DIVISOR1 {1} CONFIG.PSU__CRL_APB__I2C1_REF_CTRL__FREQMHZ {100} CONFIG.PSU__CRL_APB__I2C1_REF_CTRL__SRCSEL {IOPLL} CONFIG.PSU__CRL_APB__IOPLL_CTRL__DIV2 {1} CONFIG.PSU__CRL_APB__IOPLL_CTRL__FBDIV {90} CONFIG.PSU__CRL_APB__IOPLL_CTRL__FRACDATA {0.000000} CONFIG.PSU__CRL_APB__IOPLL_CTRL__SRCSEL {PSS_REF_CLK} CONFIG.PSU__CRL_APB__IOPLL_FRAC_CFG__ENABLED {0} CONFIG.PSU__CRL_APB__IOPLL_TO_FPD_CTRL__DIVISOR0 {3} CONFIG.PSU__CRL_APB__IOU_SWITCH_CTRL__ACT_FREQMHZ {249.997498} CONFIG.PSU__CRL_APB__IOU_SWITCH_CTRL__DIVISOR0 {6} CONFIG.PSU__CRL_APB__IOU_SWITCH_CTRL__FREQMHZ {250} CONFIG.PSU__CRL_APB__IOU_SWITCH_CTRL__SRCSEL {IOPLL} CONFIG.PSU__CRL_APB__LPD_LSBUS_CTRL__ACT_FREQMHZ {99.999001} CONFIG.PSU__CRL_APB__LPD_LSBUS_CTRL__DIVISOR0 {15} CONFIG.PSU__CRL_APB__LPD_LSBUS_CTRL__FREQMHZ {100} CONFIG.PSU__CRL_APB__LPD_LSBUS_CTRL__SRCSEL {IOPLL} CONFIG.PSU__CRL_APB__LPD_SWITCH_CTRL__ACT_FREQMHZ {499.994995} CONFIG.PSU__CRL_APB__LPD_SWITCH_CTRL__DIVISOR0 {3} CONFIG.PSU__CRL_APB__LPD_SWITCH_CTRL__FREQMHZ {500} CONFIG.PSU__CRL_APB__LPD_SWITCH_CTRL__SRCSEL {IOPLL} CONFIG.PSU__CRL_APB__NAND_REF_CTRL__DIVISOR0 {15} CONFIG.PSU__CRL_APB__NAND_REF_CTRL__DIVISOR1 {1} CONFIG.PSU__CRL_APB__PCAP_CTRL__ACT_FREQMHZ {187.498123} CONFIG.PSU__CRL_APB__PCAP_CTRL__DIVISOR0 {8} CONFIG.PSU__CRL_APB__PCAP_CTRL__FREQMHZ {200} CONFIG.PSU__CRL_APB__PCAP_CTRL__SRCSEL {IOPLL} CONFIG.PSU__CRL_APB__PL0_REF_CTRL__ACT_FREQMHZ {124.998749} CONFIG.PSU__CRL_APB__PL0_REF_CTRL__DIVISOR0 {12} CONFIG.PSU__CRL_APB__PL0_REF_CTRL__DIVISOR1 {1} CONFIG.PSU__CRL_APB__PL0_REF_CTRL__FREQMHZ {125} CONFIG.PSU__CRL_APB__PL0_REF_CTRL__SRCSEL {IOPLL} CONFIG.PSU__CRL_APB__PL1_REF_CTRL__DIVISOR0 {4} CONFIG.PSU__CRL_APB__PL1_REF_CTRL__DIVISOR1 {1} CONFIG.PSU__CRL_APB__PL2_REF_CTRL__DIVISOR0 {4} CONFIG.PSU__CRL_APB__PL2_REF_CTRL__DIVISOR1 {1} CONFIG.PSU__CRL_APB__PL3_REF_CTRL__DIVISOR0 {4} CONFIG.PSU__CRL_APB__PL3_REF_CTRL__DIVISOR1 {1} CONFIG.PSU__CRL_APB__QSPI_REF_CTRL__ACT_FREQMHZ {124.998749} CONFIG.PSU__CRL_APB__QSPI_REF_CTRL__DIVISOR0 {12} CONFIG.PSU__CRL_APB__QSPI_REF_CTRL__DIVISOR1 {1} CONFIG.PSU__CRL_APB__QSPI_REF_CTRL__FREQMHZ {125} CONFIG.PSU__CRL_APB__QSPI_REF_CTRL__SRCSEL {IOPLL} CONFIG.PSU__CRL_APB__RPLL_CTRL__DIV2 {1} CONFIG.PSU__CRL_APB__RPLL_CTRL__FBDIV {45} CONFIG.PSU__CRL_APB__RPLL_CTRL__FRACDATA {0.000000} CONFIG.PSU__CRL_APB__RPLL_CTRL__SRCSEL {PSS_REF_CLK} CONFIG.PSU__CRL_APB__RPLL_FRAC_CFG__ENABLED {0} CONFIG.PSU__CRL_APB__RPLL_TO_FPD_CTRL__DIVISOR0 {2} CONFIG.PSU__CRL_APB__SDIO0_REF_CTRL__DIVISOR0 {7} CONFIG.PSU__CRL_APB__SDIO0_REF_CTRL__DIVISOR1 {1} CONFIG.PSU__CRL_APB__SDIO1_REF_CTRL__ACT_FREQMHZ {187.498123} CONFIG.PSU__CRL_APB__SDIO1_REF_CTRL__DIVISOR0 {8} CONFIG.PSU__CRL_APB__SDIO1_REF_CTRL__DIVISOR1 {1} CONFIG.PSU__CRL_APB__SDIO1_REF_CTRL__FREQMHZ {200} CONFIG.PSU__CRL_APB__SDIO1_REF_CTRL__SRCSEL {IOPLL} CONFIG.PSU__CRL_APB__SPI0_REF_CTRL__DIVISOR0 {7} CONFIG.PSU__CRL_APB__SPI0_REF_CTRL__DIVISOR1 {1} CONFIG.PSU__CRL_APB__SPI1_REF_CTRL__DIVISOR0 {7} CONFIG.PSU__CRL_APB__SPI1_REF_CTRL__DIVISOR1 {1} CONFIG.PSU__CRL_APB__TIMESTAMP_REF_CTRL__ACT_FREQMHZ {99.999001} CONFIG.PSU__CRL_APB__TIMESTAMP_REF_CTRL__DIVISOR0 {15} CONFIG.PSU__CRL_APB__TIMESTAMP_REF_CTRL__FREQMHZ {100} CONFIG.PSU__CRL_APB__TIMESTAMP_REF_CTRL__SRCSEL {IOPLL} CONFIG.PSU__CRL_APB__UART0_REF_CTRL__ACT_FREQMHZ {99.999001} CONFIG.PSU__CRL_APB__UART0_REF_CTRL__DIVISOR0 {15} CONFIG.PSU__CRL_APB__UART0_REF_CTRL__DIVISOR1 {1} CONFIG.PSU__CRL_APB__UART0_REF_CTRL__FREQMHZ {100} CONFIG.PSU__CRL_APB__UART0_REF_CTRL__SRCSEL {IOPLL} CONFIG.PSU__CRL_APB__UART1_REF_CTRL__ACT_FREQMHZ {99.999001} CONFIG.PSU__CRL_APB__UART1_REF_CTRL__DIVISOR0 {15} CONFIG.PSU__CRL_APB__UART1_REF_CTRL__DIVISOR1 {1} CONFIG.PSU__CRL_APB__UART1_REF_CTRL__FREQMHZ {100} CONFIG.PSU__CRL_APB__UART1_REF_CTRL__SRCSEL {IOPLL} CONFIG.PSU__CRL_APB__USB0_BUS_REF_CTRL__ACT_FREQMHZ {249.997498} CONFIG.PSU__CRL_APB__USB0_BUS_REF_CTRL__DIVISOR0 {6} CONFIG.PSU__CRL_APB__USB0_BUS_REF_CTRL__DIVISOR1 {1} CONFIG.PSU__CRL_APB__USB0_BUS_REF_CTRL__FREQMHZ {250} CONFIG.PSU__CRL_APB__USB0_BUS_REF_CTRL__SRCSEL {IOPLL} CONFIG.PSU__CRL_APB__USB1_BUS_REF_CTRL__DIVISOR0 {6} CONFIG.PSU__CRL_APB__USB1_BUS_REF_CTRL__DIVISOR1 {1} CONFIG.PSU__CRL_APB__USB3_DUAL_REF_CTRL__ACT_FREQMHZ {19.999800} CONFIG.PSU__CRL_APB__USB3_DUAL_REF_CTRL__DIVISOR0 {25} CONFIG.PSU__CRL_APB__USB3_DUAL_REF_CTRL__DIVISOR1 {3} CONFIG.PSU__CRL_APB__USB3_DUAL_REF_CTRL__FREQMHZ {20} CONFIG.PSU__CRL_APB__USB3_DUAL_REF_CTRL__SRCSEL {IOPLL} CONFIG.PSU__CRL_APB__USB3__ENABLE {1} CONFIG.PSU__CSUPMU__PERIPHERAL__VALID {1} CONFIG.PSU__DDRC__ADDR_MIRROR {0} CONFIG.PSU__DDRC__BANK_ADDR_COUNT {2} CONFIG.PSU__DDRC__BG_ADDR_COUNT {1} CONFIG.PSU__DDRC__BRC_MAPPING {ROW_BANK_COL} CONFIG.PSU__DDRC__BUS_WIDTH {64 Bit} CONFIG.PSU__DDRC__CL {15} CONFIG.PSU__DDRC__CLOCK_STOP_EN {0} CONFIG.PSU__DDRC__COL_ADDR_COUNT {10} CONFIG.PSU__DDRC__COMPONENTS {UDIMM} CONFIG.PSU__DDRC__CWL {14} CONFIG.PSU__DDRC__DDR3L_T_REF_RANGE {NA} CONFIG.PSU__DDRC__DDR3_T_REF_RANGE {NA} CONFIG.PSU__DDRC__DDR4_ADDR_MAPPING {0} CONFIG.PSU__DDRC__DDR4_CAL_MODE_ENABLE {0} CONFIG.PSU__DDRC__DDR4_CRC_CONTROL {0} CONFIG.PSU__DDRC__DDR4_T_REF_MODE {0} CONFIG.PSU__DDRC__DDR4_T_REF_RANGE {Normal (0-85)} CONFIG.PSU__DDRC__DEEP_PWR_DOWN_EN {0} CONFIG.PSU__DDRC__DEVICE_CAPACITY {8192 MBits} CONFIG.PSU__DDRC__DIMM_ADDR_MIRROR {0} CONFIG.PSU__DDRC__DM_DBI {DM_NO_DBI} CONFIG.PSU__DDRC__DQMAP_0_3 {0} CONFIG.PSU__DDRC__DQMAP_12_15 {0} CONFIG.PSU__DDRC__DQMAP_16_19 {0} CONFIG.PSU__DDRC__DQMAP_20_23 {0} CONFIG.PSU__DDRC__DQMAP_24_27 {0} CONFIG.PSU__DDRC__DQMAP_28_31 {0} CONFIG.PSU__DDRC__DQMAP_32_35 {0} CONFIG.PSU__DDRC__DQMAP_36_39 {0} CONFIG.PSU__DDRC__DQMAP_40_43 {0} CONFIG.PSU__DDRC__DQMAP_44_47 {0} CONFIG.PSU__DDRC__DQMAP_48_51 {0} CONFIG.PSU__DDRC__DQMAP_4_7 {0} CONFIG.PSU__DDRC__DQMAP_52_55 {0} CONFIG.PSU__DDRC__DQMAP_56_59 {0} CONFIG.PSU__DDRC__DQMAP_60_63 {0} CONFIG.PSU__DDRC__DQMAP_64_67 {0} CONFIG.PSU__DDRC__DQMAP_68_71 {0} CONFIG.PSU__DDRC__DQMAP_8_11 {0} CONFIG.PSU__DDRC__DRAM_WIDTH {16 Bits} CONFIG.PSU__DDRC__ECC {Disabled} CONFIG.PSU__DDRC__ENABLE_LP4_HAS_ECC_COMP {0} CONFIG.PSU__DDRC__ENABLE_LP4_SLOWBOOT {0} CONFIG.PSU__DDRC__FGRM {1X} CONFIG.PSU__DDRC__LPDDR3_T_REF_RANGE {NA} CONFIG.PSU__DDRC__LPDDR4_T_REF_RANGE {NA} CONFIG.PSU__DDRC__LP_ASR {manual normal} CONFIG.PSU__DDRC__MEMORY_TYPE {DDR 4} CONFIG.PSU__DDRC__PARITY_ENABLE {0} CONFIG.PSU__DDRC__PER_BANK_REFRESH {0} CONFIG.PSU__DDRC__PHY_DBI_MODE {0} CONFIG.PSU__DDRC__RANK_ADDR_COUNT {0} CONFIG.PSU__DDRC__ROW_ADDR_COUNT {16} CONFIG.PSU__DDRC__SB_TARGET {15-15-15} CONFIG.PSU__DDRC__SELF_REF_ABORT {0} CONFIG.PSU__DDRC__SPEED_BIN {DDR4_2133P} CONFIG.PSU__DDRC__STATIC_RD_MODE {0} CONFIG.PSU__DDRC__TRAIN_DATA_EYE {1} CONFIG.PSU__DDRC__TRAIN_READ_GATE {1} CONFIG.PSU__DDRC__TRAIN_WRITE_LEVEL {1} CONFIG.PSU__DDRC__T_FAW {30.0} CONFIG.PSU__DDRC__T_RAS_MIN {33} CONFIG.PSU__DDRC__T_RC {47.06} CONFIG.PSU__DDRC__T_RCD {15} CONFIG.PSU__DDRC__T_RP {15} CONFIG.PSU__DDRC__VENDOR_PART {OTHERS} CONFIG.PSU__DDRC__VREF {1} CONFIG.PSU__DDR_HIGH_ADDRESS_GUI_ENABLE {1} CONFIG.PSU__DDR__INTERFACE__FREQMHZ {533.500} CONFIG.PSU__DISPLAYPORT__LANE0__ENABLE {1} CONFIG.PSU__DISPLAYPORT__LANE0__IO {GT Lane1} CONFIG.PSU__DISPLAYPORT__LANE1__ENABLE {1} CONFIG.PSU__DISPLAYPORT__LANE1__IO {GT Lane0} CONFIG.PSU__DISPLAYPORT__PERIPHERAL__ENABLE {1} CONFIG.PSU__DLL__ISUSED {1} CONFIG.PSU__DPAUX__PERIPHERAL__ENABLE {1} CONFIG.PSU__DPAUX__PERIPHERAL__IO {MIO 27 .. 30} CONFIG.PSU__DP__LANE_SEL {Dual Lower} CONFIG.PSU__DP__REF_CLK_FREQ {27} CONFIG.PSU__DP__REF_CLK_SEL {Ref Clk1} CONFIG.PSU__ENET3__FIFO__ENABLE {0} CONFIG.PSU__ENET3__GRP_MDIO__ENABLE {1} CONFIG.PSU__ENET3__GRP_MDIO__IO {MIO 76 .. 77} CONFIG.PSU__ENET3__PERIPHERAL__ENABLE {1} CONFIG.PSU__ENET3__PERIPHERAL__IO {MIO 64 .. 75} CONFIG.PSU__ENET3__PTP__ENABLE {0} CONFIG.PSU__ENET3__TSU__ENABLE {0} CONFIG.PSU__FPDMASTERS_COHERENCY {0} CONFIG.PSU__FPD_SLCR__WDT1__ACT_FREQMHZ {99.999001} CONFIG.PSU__FPD_SLCR__WDT1__FREQMHZ {99.999001} CONFIG.PSU__FPD_SLCR__WDT_CLK_SEL__SELECT {APB} CONFIG.PSU__FPGA_PL0_ENABLE {1} CONFIG.PSU__GEM3_COHERENCY {0} CONFIG.PSU__GEM3_ROUTE_THROUGH_FPD {0} CONFIG.PSU__GEM__TSU__ENABLE {0} CONFIG.PSU__GPIO0_MIO__IO {MIO 0 .. 25} CONFIG.PSU__GPIO0_MIO__PERIPHERAL__ENABLE {1} CONFIG.PSU__GPIO1_MIO__IO {MIO 26 .. 51} CONFIG.PSU__GPIO1_MIO__PERIPHERAL__ENABLE {1} CONFIG.PSU__GT__LINK_SPEED {HBR} CONFIG.PSU__GT__PRE_EMPH_LVL_4 {0} CONFIG.PSU__GT__VLT_SWNG_LVL_4 {0} CONFIG.PSU__HIGH_ADDRESS__ENABLE {1} CONFIG.PSU__I2C0__PERIPHERAL__ENABLE {1} CONFIG.PSU__I2C0__PERIPHERAL__IO {MIO 14 .. 15} CONFIG.PSU__I2C1__PERIPHERAL__ENABLE {1} CONFIG.PSU__I2C1__PERIPHERAL__IO {MIO 16 .. 17} CONFIG.PSU__IOU_SLCR__IOU_TTC_APB_CLK__TTC0_SEL {APB} CONFIG.PSU__IOU_SLCR__IOU_TTC_APB_CLK__TTC1_SEL {APB} CONFIG.PSU__IOU_SLCR__IOU_TTC_APB_CLK__TTC2_SEL {APB} CONFIG.PSU__IOU_SLCR__IOU_TTC_APB_CLK__TTC3_SEL {APB} CONFIG.PSU__IOU_SLCR__TTC0__ACT_FREQMHZ {100.000000} CONFIG.PSU__IOU_SLCR__TTC0__FREQMHZ {100.000000} CONFIG.PSU__IOU_SLCR__TTC1__ACT_FREQMHZ {100.000000} CONFIG.PSU__IOU_SLCR__TTC1__FREQMHZ {100.000000} CONFIG.PSU__IOU_SLCR__TTC2__ACT_FREQMHZ {100.000000} CONFIG.PSU__IOU_SLCR__TTC2__FREQMHZ {100.000000} CONFIG.PSU__IOU_SLCR__TTC3__ACT_FREQMHZ {100.000000} CONFIG.PSU__IOU_SLCR__TTC3__FREQMHZ {100.000000} CONFIG.PSU__IOU_SLCR__WDT0__ACT_FREQMHZ {99.999001} CONFIG.PSU__IOU_SLCR__WDT0__FREQMHZ {99.999001} CONFIG.PSU__IOU_SLCR__WDT_CLK_SEL__SELECT {APB} CONFIG.PSU__LPD_SLCR__CSUPMU__ACT_FREQMHZ {100.000000} CONFIG.PSU__LPD_SLCR__CSUPMU__FREQMHZ {100.000000} CONFIG.PSU__MAXIGP0__DATA_WIDTH {128} CONFIG.PSU__MAXIGP1__DATA_WIDTH {128} CONFIG.PSU__MAXIGP2__DATA_WIDTH {32} CONFIG.PSU__OVERRIDE__BASIC_CLOCK {0} CONFIG.PSU__PL_CLK0_BUF {TRUE} CONFIG.PSU__PMU_COHERENCY {0} CONFIG.PSU__PMU__AIBACK__ENABLE {0} CONFIG.PSU__PMU__EMIO_GPI__ENABLE {0} CONFIG.PSU__PMU__EMIO_GPO__ENABLE {0} CONFIG.PSU__PMU__GPI0__ENABLE {0} CONFIG.PSU__PMU__GPI1__ENABLE {0} CONFIG.PSU__PMU__GPI2__ENABLE {0} CONFIG.PSU__PMU__GPI3__ENABLE {0} CONFIG.PSU__PMU__GPI4__ENABLE {0} CONFIG.PSU__PMU__GPI5__ENABLE {0} CONFIG.PSU__PMU__GPO0__ENABLE {0} CONFIG.PSU__PMU__GPO1__ENABLE {0} CONFIG.PSU__PMU__GPO2__ENABLE {0} CONFIG.PSU__PMU__GPO3__ENABLE {0} CONFIG.PSU__PMU__GPO4__ENABLE {0} CONFIG.PSU__PMU__GPO5__ENABLE {0} CONFIG.PSU__PMU__PERIPHERAL__ENABLE {1} CONFIG.PSU__PMU__PLERROR__ENABLE {0} CONFIG.PSU__PRESET_APPLIED {1} CONFIG.PSU__PROTECTION__MASTERS {USB1:NonSecure;0|USB0:NonSecure;1|S_AXI_LPD:NA;0|S_AXI_HPC1_FPD:NA;0|S_AXI_HPC0_FPD:NA;0|S_AXI_HP3_FPD:NA;0|S_AXI_HP2_FPD:NA;0|S_AXI_HP1_FPD:NA;0|S_AXI_HP0_FPD:NA;0|S_AXI_ACP:NA;0|S_AXI_ACE:NA;0|SD1:NonSecure;1|SD0:NonSecure;0|SATA1:NonSecure;1|SATA0:NonSecure;1|RPU1:Secure;1|RPU0:Secure;1|QSPI:NonSecure;1|PMU:NA;1|PCIe:NonSecure;0|NAND:NonSecure;0|LDMA:NonSecure;1|GPU:NonSecure;1|GEM3:NonSecure;1|GEM2:NonSecure;0|GEM1:NonSecure;0|GEM0:NonSecure;0|FDMA:NonSecure;1|DP:NonSecure;1|DAP:NA;1|Coresight:NA;1|CSU:NA;1|APU:NA;1} CONFIG.PSU__PROTECTION__SLAVES {LPD;USB3_1_XHCI;FE300000;FE3FFFFF;0|LPD;USB3_1;FF9E0000;FF9EFFFF;0|LPD;USB3_0_XHCI;FE200000;FE2FFFFF;1|LPD;USB3_0;FF9D0000;FF9DFFFF;1|LPD;UART1;FF010000;FF01FFFF;0|LPD;UART0;FF000000;FF00FFFF;1|LPD;TTC3;FF140000;FF14FFFF;1|LPD;TTC2;FF130000;FF13FFFF;1|LPD;TTC1;FF120000;FF12FFFF;1|LPD;TTC0;FF110000;FF11FFFF;1|FPD;SWDT1;FD4D0000;FD4DFFFF;1|LPD;SWDT0;FF150000;FF15FFFF;1|LPD;SPI1;FF050000;FF05FFFF;0|LPD;SPI0;FF040000;FF04FFFF;0|FPD;SMMU_REG;FD5F0000;FD5FFFFF;1|FPD;SMMU;FD800000;FDFFFFFF;1|FPD;SIOU;FD3D0000;FD3DFFFF;1|FPD;SERDES;FD400000;FD47FFFF;1|LPD;SD1;FF170000;FF17FFFF;1|LPD;SD0;FF160000;FF16FFFF;0|FPD;SATA;FD0C0000;FD0CFFFF;1|LPD;RTC;FFA60000;FFA6FFFF;1|LPD;RSA_CORE;FFCE0000;FFCEFFFF;1|LPD;RPU;FF9A0000;FF9AFFFF;1|LPD;R5_TCM_RAM_GLOBAL;FFE00000;FFE3FFFF;1|LPD;R5_1_Instruction_Cache;FFEC0000;FFECFFFF;1|LPD;R5_1_Data_Cache;FFED0000;FFEDFFFF;1|LPD;R5_1_BTCM_GLOBAL;FFEB0000;FFEBFFFF;1|LPD;R5_1_ATCM_GLOBAL;FFE90000;FFE9FFFF;1|LPD;R5_0_Instruction_Cache;FFE40000;FFE4FFFF;1|LPD;R5_0_Data_Cache;FFE50000;FFE5FFFF;1|LPD;R5_0_BTCM_GLOBAL;FFE20000;FFE2FFFF;1|LPD;R5_0_ATCM_GLOBAL;FFE00000;FFE0FFFF;1|LPD;QSPI_Linear_Address;C0000000;DFFFFFFF;1|LPD;QSPI;FF0F0000;FF0FFFFF;1|LPD;PMU_RAM;FFDC0000;FFDDFFFF;1|LPD;PMU_GLOBAL;FFD80000;FFDBFFFF;1|FPD;PCIE_MAIN;FD0E0000;FD0EFFFF;0|FPD;PCIE_LOW;E0000000;EFFFFFFF;0|FPD;PCIE_HIGH2;8000000000;BFFFFFFFFF;0|FPD;PCIE_HIGH1;600000000;7FFFFFFFF;0|FPD;PCIE_DMA;FD0F0000;FD0FFFFF;0|FPD;PCIE_ATTRIB;FD480000;FD48FFFF;0|LPD;OCM_XMPU_CFG;FFA70000;FFA7FFFF;1|LPD;OCM_SLCR;FF960000;FF96FFFF;1|OCM;OCM;FFFC0000;FFFFFFFF;1|LPD;NAND;FF100000;FF10FFFF;0|LPD;MBISTJTAG;FFCF0000;FFCFFFFF;1|LPD;LPD_XPPU_SINK;FF9C0000;FF9CFFFF;1|LPD;LPD_XPPU;FF980000;FF98FFFF;1|LPD;LPD_SLCR_SECURE;FF4B0000;FF4DFFFF;1|LPD;LPD_SLCR;FF410000;FF4AFFFF;1|LPD;LPD_GPV;FE100000;FE1FFFFF;1|LPD;LPD_DMA_7;FFAF0000;FFAFFFFF;1|LPD;LPD_DMA_6;FFAE0000;FFAEFFFF;1|LPD;LPD_DMA_5;FFAD0000;FFADFFFF;1|LPD;LPD_DMA_4;FFAC0000;FFACFFFF;1|LPD;LPD_DMA_3;FFAB0000;FFABFFFF;1|LPD;LPD_DMA_2;FFAA0000;FFAAFFFF;1|LPD;LPD_DMA_1;FFA90000;FFA9FFFF;1|LPD;LPD_DMA_0;FFA80000;FFA8FFFF;1|LPD;IPI_CTRL;FF380000;FF3FFFFF;1|LPD;IOU_SLCR;FF180000;FF23FFFF;1|LPD;IOU_SECURE_SLCR;FF240000;FF24FFFF;1|LPD;IOU_SCNTRS;FF260000;FF26FFFF;1|LPD;IOU_SCNTR;FF250000;FF25FFFF;1|LPD;IOU_GPV;FE000000;FE0FFFFF;1|LPD;I2C1;FF030000;FF03FFFF;1|LPD;I2C0;FF020000;FF02FFFF;1|FPD;GPU;FD4B0000;FD4BFFFF;0|LPD;GPIO;FF0A0000;FF0AFFFF;1|LPD;GEM3;FF0E0000;FF0EFFFF;1|LPD;GEM2;FF0D0000;FF0DFFFF;0|LPD;GEM1;FF0C0000;FF0CFFFF;0|LPD;GEM0;FF0B0000;FF0BFFFF;0|FPD;FPD_XMPU_SINK;FD4F0000;FD4FFFFF;1|FPD;FPD_XMPU_CFG;FD5D0000;FD5DFFFF;1|FPD;FPD_SLCR_SECURE;FD690000;FD6CFFFF;1|FPD;FPD_SLCR;FD610000;FD68FFFF;1|FPD;FPD_DMA_CH7;FD570000;FD57FFFF;1|FPD;FPD_DMA_CH6;FD560000;FD56FFFF;1|FPD;FPD_DMA_CH5;FD550000;FD55FFFF;1|FPD;FPD_DMA_CH4;FD540000;FD54FFFF;1|FPD;FPD_DMA_CH3;FD530000;FD53FFFF;1|FPD;FPD_DMA_CH2;FD520000;FD52FFFF;1|FPD;FPD_DMA_CH1;FD510000;FD51FFFF;1|FPD;FPD_DMA_CH0;FD500000;FD50FFFF;1|LPD;EFUSE;FFCC0000;FFCCFFFF;1|FPD;Display Port;FD4A0000;FD4AFFFF;1|FPD;DPDMA;FD4C0000;FD4CFFFF;1|FPD;DDR_XMPU5_CFG;FD050000;FD05FFFF;1|FPD;DDR_XMPU4_CFG;FD040000;FD04FFFF;1|FPD;DDR_XMPU3_CFG;FD030000;FD03FFFF;1|FPD;DDR_XMPU2_CFG;FD020000;FD02FFFF;1|FPD;DDR_XMPU1_CFG;FD010000;FD01FFFF;1|FPD;DDR_XMPU0_CFG;FD000000;FD00FFFF;1|FPD;DDR_QOS_CTRL;FD090000;FD09FFFF;1|FPD;DDR_PHY;FD080000;FD08FFFF;1|DDR;DDR_LOW;0;7FFFFFFF;1|DDR;DDR_HIGH;800000000;87FFFFFFF;1|FPD;DDDR_CTRL;FD070000;FD070FFF;1|LPD;Coresight;FE800000;FEFFFFFF;1|LPD;CSU_DMA;FFC80000;FFC9FFFF;1|LPD;CSU;FFCA0000;FFCAFFFF;1|LPD;CRL_APB;FF5E0000;FF85FFFF;1|FPD;CRF_APB;FD1A0000;FD2DFFFF;1|FPD;CCI_REG;FD5E0000;FD5EFFFF;1|LPD;CAN1;FF070000;FF07FFFF;0|LPD;CAN0;FF060000;FF06FFFF;0|FPD;APU;FD5C0000;FD5CFFFF;1|LPD;APM_INTC_IOU;FFA20000;FFA2FFFF;1|LPD;APM_FPD_LPD;FFA30000;FFA3FFFF;1|FPD;APM_5;FD490000;FD49FFFF;1|FPD;APM_0;FD0B0000;FD0BFFFF;1|LPD;APM2;FFA10000;FFA1FFFF;1|LPD;APM1;FFA00000;FFA0FFFF;1|LPD;AMS;FFA50000;FFA5FFFF;1|FPD;AFI_5;FD3B0000;FD3BFFFF;1|FPD;AFI_4;FD3A0000;FD3AFFFF;1|FPD;AFI_3;FD390000;FD39FFFF;1|FPD;AFI_2;FD380000;FD38FFFF;1|FPD;AFI_1;FD370000;FD37FFFF;1|FPD;AFI_0;FD360000;FD36FFFF;1|LPD;AFIFM6;FF9B0000;FF9BFFFF;1|FPD;ACPU_GIC;F9010000;F907FFFF;1} CONFIG.PSU__PSS_REF_CLK__FREQMHZ {33.333} CONFIG.PSU__QSPI_COHERENCY {0} CONFIG.PSU__QSPI_ROUTE_THROUGH_FPD {0} CONFIG.PSU__QSPI__GRP_FBCLK__ENABLE {1} CONFIG.PSU__QSPI__GRP_FBCLK__IO {MIO 6} CONFIG.PSU__QSPI__PERIPHERAL__DATA_MODE {x4} CONFIG.PSU__QSPI__PERIPHERAL__ENABLE {1} CONFIG.PSU__QSPI__PERIPHERAL__IO {MIO 0 .. 12} CONFIG.PSU__QSPI__PERIPHERAL__MODE {Dual Parallel} CONFIG.PSU__SATA__LANE0__ENABLE {0} CONFIG.PSU__SATA__LANE1__ENABLE {1} CONFIG.PSU__SATA__LANE1__IO {GT Lane3} CONFIG.PSU__SATA__PERIPHERAL__ENABLE {1} CONFIG.PSU__SATA__REF_CLK_FREQ {125} CONFIG.PSU__SATA__REF_CLK_SEL {Ref Clk3} CONFIG.PSU__SD1_COHERENCY {0} CONFIG.PSU__SD1_ROUTE_THROUGH_FPD {0} CONFIG.PSU__SD1__DATA_TRANSFER_MODE {8Bit} CONFIG.PSU__SD1__GRP_CD__ENABLE {1} CONFIG.PSU__SD1__GRP_CD__IO {MIO 45} CONFIG.PSU__SD1__GRP_POW__ENABLE {0} CONFIG.PSU__SD1__GRP_WP__ENABLE {0} CONFIG.PSU__SD1__PERIPHERAL__ENABLE {1} CONFIG.PSU__SD1__PERIPHERAL__IO {MIO 39 .. 51} CONFIG.PSU__SD1__RESET__ENABLE {0} CONFIG.PSU__SD1__SLOT_TYPE {SD 3.0} CONFIG.PSU__SWDT0__CLOCK__ENABLE {0} CONFIG.PSU__SWDT0__PERIPHERAL__ENABLE {1} CONFIG.PSU__SWDT0__RESET__ENABLE {0} CONFIG.PSU__SWDT1__CLOCK__ENABLE {0} CONFIG.PSU__SWDT1__PERIPHERAL__ENABLE {1} CONFIG.PSU__SWDT1__RESET__ENABLE {0} CONFIG.PSU__TSU__BUFG_PORT_PAIR {0} CONFIG.PSU__TTC0__CLOCK__ENABLE {0} CONFIG.PSU__TTC0__PERIPHERAL__ENABLE {1} CONFIG.PSU__TTC0__WAVEOUT__ENABLE {0} CONFIG.PSU__TTC1__CLOCK__ENABLE {0} CONFIG.PSU__TTC1__PERIPHERAL__ENABLE {1} CONFIG.PSU__TTC1__WAVEOUT__ENABLE {0} CONFIG.PSU__TTC2__CLOCK__ENABLE {0} CONFIG.PSU__TTC2__PERIPHERAL__ENABLE {1} CONFIG.PSU__TTC2__WAVEOUT__ENABLE {0} CONFIG.PSU__TTC3__CLOCK__ENABLE {0} CONFIG.PSU__TTC3__PERIPHERAL__ENABLE {1} CONFIG.PSU__TTC3__WAVEOUT__ENABLE {0} CONFIG.PSU__UART0__BAUD_RATE {115200} CONFIG.PSU__UART0__MODEM__ENABLE {0} CONFIG.PSU__UART0__PERIPHERAL__ENABLE {1} CONFIG.PSU__UART0__PERIPHERAL__IO {MIO 18 .. 19} CONFIG.PSU__UART1__BAUD_RATE {<Select>} CONFIG.PSU__UART1__MODEM__ENABLE {0} CONFIG.PSU__UART1__PERIPHERAL__ENABLE {0} CONFIG.PSU__UART1__PERIPHERAL__IO {<Select>} CONFIG.PSU__USB0_COHERENCY {0} CONFIG.PSU__USB0__PERIPHERAL__ENABLE {1} CONFIG.PSU__USB0__PERIPHERAL__IO {MIO 52 .. 63} CONFIG.PSU__USB0__REF_CLK_FREQ {26} CONFIG.PSU__USB0__REF_CLK_SEL {Ref Clk2} CONFIG.PSU__USB0__RESET__ENABLE {0} CONFIG.PSU__USB1__RESET__ENABLE {0} CONFIG.PSU__USB2_0__EMIO__ENABLE {0} CONFIG.PSU__USB3_0__EMIO__ENABLE {0} CONFIG.PSU__USB3_0__PERIPHERAL__ENABLE {1} CONFIG.PSU__USB3_0__PERIPHERAL__IO {GT Lane2} CONFIG.PSU__USB__RESET__MODE {Boot Pin} CONFIG.PSU__USB__RESET__POLARITY {Active Low} CONFIG.PSU__USE__IRQ0 {0} CONFIG.PSU__USE__M_AXI_GP0 {1} CONFIG.PSU__USE__M_AXI_GP1 {0} CONFIG.PSU__USE__M_AXI_GP2 {0} CONFIG.SUBPRESET1 {Custom}] $zynq_ultra_ps_e_0
INFO: [PSU-1]  DP_AUDIO clock source: RPLL is also being used by other peripheral clocks. Their outputs may get impacted if any driver changes DP_AUDIO PLL source to support runtime audio change 
WARNING: [BD 5-236] No ports matched 'get_bd_ports zynq_ultra_ps_e_0/pl_resetn0'
# connect_bd_net -net proc_sys_reset_0_ext_reset_in [get_bd_ports zynq_ultra_ps_e_0/pl_resetn0] [get_bd_pins proc_sys_reset_0/ext_reset_in]
# connect_bd_intf_net -intf_net axi_interconnect_0_M00_AXI [get_bd_intf_pins TimeController_0/s_axi] [get_bd_intf_pins axi_interconnect_0/M00_AXI]
# connect_bd_net -net TTL_out_0_output_pulse_0 [get_bd_ports DACIO_00] [get_bd_pins TTL_out_0/output_pulse_0]
# connect_bd_net -net TTL_out_0_output_pulse_1 [get_bd_ports DACIO_01] [get_bd_pins TTL_out_0/output_pulse_1]
# connect_bd_net -net TTL_out_0_output_pulse_2 [get_bd_ports DACIO_02] [get_bd_pins TTL_out_0/output_pulse_2]
# connect_bd_net -net TTL_out_0_output_pulse_3 [get_bd_ports DACIO_03] [get_bd_pins TTL_out_0/output_pulse_3]
# connect_bd_net -net TTL_out_0_output_pulse_4 [get_bd_ports DACIO_04] [get_bd_pins TTL_out_0/output_pulse_4]
# connect_bd_net -net TTL_out_0_output_pulse_5 [get_bd_ports DACIO_05] [get_bd_pins TTL_out_0/output_pulse_5]
# connect_bd_net -net TTL_out_0_output_pulse_6 [get_bd_ports DACIO_06] [get_bd_pins TTL_out_0/output_pulse_6]
# connect_bd_net -net TTL_out_0_output_pulse_7 [get_bd_ports DACIO_07] [get_bd_pins TTL_out_0/output_pulse_7]
# connect_bd_intf_net -intf_net axi_interconnect_0_M01_AXI [get_bd_intf_pins TTL_out_0/s_axi] [get_bd_intf_pins axi_interconnect_0/M01_AXI]
# connect_bd_net -net TTL_out_1_output_pulse_0 [get_bd_ports DACIO_08] [get_bd_pins TTL_out_1/output_pulse_0]
# connect_bd_net -net TTL_out_1_output_pulse_1 [get_bd_ports DACIO_09] [get_bd_pins TTL_out_1/output_pulse_1]
# connect_bd_net -net TTL_out_1_output_pulse_2 [get_bd_ports ADCIO_00] [get_bd_pins TTL_out_1/output_pulse_2]
# connect_bd_net -net TTL_out_1_output_pulse_3 [get_bd_ports ADCIO_01] [get_bd_pins TTL_out_1/output_pulse_3]
# connect_bd_net -net TTL_out_1_output_pulse_4 [get_bd_ports ADCIO_02] [get_bd_pins TTL_out_1/output_pulse_4]
# connect_bd_net -net TTL_out_1_output_pulse_5 [get_bd_ports ADCIO_03] [get_bd_pins TTL_out_1/output_pulse_5]
# connect_bd_net -net TTL_out_1_output_pulse_6 [get_bd_ports ADCIO_04] [get_bd_pins TTL_out_1/output_pulse_6]
# connect_bd_net -net TTL_out_1_output_pulse_7 [get_bd_ports ADCIO_05] [get_bd_pins TTL_out_1/output_pulse_7]
# connect_bd_intf_net -intf_net axi_interconnect_0_M02_AXI [get_bd_intf_pins TTL_out_1/s_axi] [get_bd_intf_pins axi_interconnect_0/M02_AXI]
# connect_bd_net -net TTL_out_2_output_pulse_0 [get_bd_ports ADCIO_06] [get_bd_pins TTL_out_2/output_pulse_0]
# connect_bd_net -net TTL_out_2_output_pulse_1 [get_bd_ports ADCIO_07] [get_bd_pins TTL_out_2/output_pulse_1]
# connect_bd_net -net TTL_out_2_output_pulse_2 [get_bd_ports ADCIO_08] [get_bd_pins TTL_out_2/output_pulse_2]
# connect_bd_net -net TTL_out_2_output_pulse_3 [get_bd_ports ADCIO_09] [get_bd_pins TTL_out_2/output_pulse_3]
# connect_bd_net -net TTL_out_2_output_pulse_4 [get_bd_ports ADCIO_10] [get_bd_pins TTL_out_2/output_pulse_4]
# connect_bd_net -net TTL_out_2_output_pulse_5 [get_bd_ports ADCIO_11] [get_bd_pins TTL_out_2/output_pulse_5]
# connect_bd_net -net TTL_out_2_output_pulse_6 [get_bd_ports ADCIO_12] [get_bd_pins TTL_out_2/output_pulse_6]
# connect_bd_net -net TTL_out_2_output_pulse_7 [get_bd_ports ADCIO_13] [get_bd_pins TTL_out_2/output_pulse_7]
# connect_bd_intf_net -intf_net axi_interconnect_0_M03_AXI [get_bd_intf_pins TTL_out_2/s_axi] [get_bd_intf_pins axi_interconnect_0/M03_AXI]
# connect_bd_net -net TTL_out_3_output_pulse_0 [get_bd_ports ADCIO_14] [get_bd_pins TTL_out_3/output_pulse_0]
# connect_bd_net -net TTL_out_3_output_pulse_1 [get_bd_ports ADCIO_15] [get_bd_pins TTL_out_3/output_pulse_1]
# connect_bd_net -net TTL_out_3_output_pulse_2 [get_bd_ports ADCIO_16] [get_bd_pins TTL_out_3/output_pulse_2]
# connect_bd_net -net TTL_out_3_output_pulse_3 [get_bd_ports ADCIO_17] [get_bd_pins TTL_out_3/output_pulse_3]
# connect_bd_net -net TTL_out_3_output_pulse_4 [get_bd_ports ADCIO_18] [get_bd_pins TTL_out_3/output_pulse_4]
# connect_bd_net -net TTL_out_3_output_pulse_5 [get_bd_ports ADCIO_19] [get_bd_pins TTL_out_3/output_pulse_5]
# connect_bd_intf_net -intf_net axi_interconnect_0_M04_AXI [get_bd_intf_pins TTL_out_3/s_axi] [get_bd_intf_pins axi_interconnect_0/M04_AXI]
# connect_bd_net -net TTLx8_out_0_output_pulse_0_p [get_bd_ports FMCP_HSPC_LA00_CC_P] [get_bd_pins TTLx8_out_0/output_pulse_0_p]
# connect_bd_net -net TTLx8_out_0_output_pulse_0_n [get_bd_ports FMCP_HSPC_LA00_CC_N] [get_bd_pins TTLx8_out_0/output_pulse_0_n]
# connect_bd_net -net TTLx8_out_0_output_pulse_1_p [get_bd_ports FMCP_HSPC_LA01_CC_P] [get_bd_pins TTLx8_out_0/output_pulse_1_p]
# connect_bd_net -net TTLx8_out_0_output_pulse_1_n [get_bd_ports FMCP_HSPC_LA01_CC_N] [get_bd_pins TTLx8_out_0/output_pulse_1_n]
# connect_bd_net -net TTLx8_out_0_output_pulse_2_p [get_bd_ports FMCP_HSPC_LA02_P] [get_bd_pins TTLx8_out_0/output_pulse_2_p]
# connect_bd_net -net TTLx8_out_0_output_pulse_2_n [get_bd_ports FMCP_HSPC_LA02_N] [get_bd_pins TTLx8_out_0/output_pulse_2_n]
# connect_bd_net -net TTLx8_out_0_output_pulse_3_p [get_bd_ports FMCP_HSPC_LA03_P] [get_bd_pins TTLx8_out_0/output_pulse_3_p]
# connect_bd_net -net TTLx8_out_0_output_pulse_3_n [get_bd_ports FMCP_HSPC_LA03_N] [get_bd_pins TTLx8_out_0/output_pulse_3_n]
# connect_bd_net -net TTLx8_out_0_output_pulse_4_p [get_bd_ports FMCP_HSPC_LA04_P] [get_bd_pins TTLx8_out_0/output_pulse_4_p]
# connect_bd_net -net TTLx8_out_0_output_pulse_4_n [get_bd_ports FMCP_HSPC_LA04_N] [get_bd_pins TTLx8_out_0/output_pulse_4_n]
# connect_bd_net -net TTLx8_out_0_output_pulse_5_p [get_bd_ports FMCP_HSPC_LA05_P] [get_bd_pins TTLx8_out_0/output_pulse_5_p]
# connect_bd_net -net TTLx8_out_0_output_pulse_5_n [get_bd_ports FMCP_HSPC_LA05_N] [get_bd_pins TTLx8_out_0/output_pulse_5_n]
# connect_bd_net -net TTLx8_out_0_output_pulse_6_p [get_bd_ports FMCP_HSPC_LA06_P] [get_bd_pins TTLx8_out_0/output_pulse_6_p]
# connect_bd_net -net TTLx8_out_0_output_pulse_6_n [get_bd_ports FMCP_HSPC_LA06_N] [get_bd_pins TTLx8_out_0/output_pulse_6_n]
# connect_bd_net -net TTLx8_out_0_output_pulse_7_p [get_bd_ports FMCP_HSPC_LA07_P] [get_bd_pins TTLx8_out_0/output_pulse_7_p]
# connect_bd_net -net TTLx8_out_0_output_pulse_7_n [get_bd_ports FMCP_HSPC_LA07_N] [get_bd_pins TTLx8_out_0/output_pulse_7_n]
# connect_bd_intf_net -intf_net axi_interconnect_0_M05_AXI [get_bd_intf_pins TTLx8_out_0/s_axi] [get_bd_intf_pins axi_interconnect_0/M05_AXI]
# connect_bd_net -net TTLx8_out_1_output_pulse_0_p [get_bd_ports FMCP_HSPC_LA08_P] [get_bd_pins TTLx8_out_1/output_pulse_0_p]
# connect_bd_net -net TTLx8_out_1_output_pulse_0_n [get_bd_ports FMCP_HSPC_LA08_N] [get_bd_pins TTLx8_out_1/output_pulse_0_n]
# connect_bd_net -net TTLx8_out_1_output_pulse_1_p [get_bd_ports FMCP_HSPC_LA09_P] [get_bd_pins TTLx8_out_1/output_pulse_1_p]
# connect_bd_net -net TTLx8_out_1_output_pulse_1_n [get_bd_ports FMCP_HSPC_LA09_N] [get_bd_pins TTLx8_out_1/output_pulse_1_n]
# connect_bd_net -net TTLx8_out_1_output_pulse_2_p [get_bd_ports FMCP_HSPC_LA10_P] [get_bd_pins TTLx8_out_1/output_pulse_2_p]
# connect_bd_net -net TTLx8_out_1_output_pulse_2_n [get_bd_ports FMCP_HSPC_LA10_N] [get_bd_pins TTLx8_out_1/output_pulse_2_n]
# connect_bd_net -net TTLx8_out_1_output_pulse_3_p [get_bd_ports FMCP_HSPC_LA11_P] [get_bd_pins TTLx8_out_1/output_pulse_3_p]
# connect_bd_net -net TTLx8_out_1_output_pulse_3_n [get_bd_ports FMCP_HSPC_LA11_N] [get_bd_pins TTLx8_out_1/output_pulse_3_n]
# connect_bd_net -net TTLx8_out_1_output_pulse_4_p [get_bd_ports FMCP_HSPC_LA12_P] [get_bd_pins TTLx8_out_1/output_pulse_4_p]
# connect_bd_net -net TTLx8_out_1_output_pulse_4_n [get_bd_ports FMCP_HSPC_LA12_N] [get_bd_pins TTLx8_out_1/output_pulse_4_n]
# connect_bd_net -net TTLx8_out_1_output_pulse_5_p [get_bd_ports FMCP_HSPC_LA13_P] [get_bd_pins TTLx8_out_1/output_pulse_5_p]
# connect_bd_net -net TTLx8_out_1_output_pulse_5_n [get_bd_ports FMCP_HSPC_LA13_N] [get_bd_pins TTLx8_out_1/output_pulse_5_n]
# connect_bd_net -net TTLx8_out_1_output_pulse_6_p [get_bd_ports FMCP_HSPC_LA14_P] [get_bd_pins TTLx8_out_1/output_pulse_6_p]
# connect_bd_net -net TTLx8_out_1_output_pulse_6_n [get_bd_ports FMCP_HSPC_LA14_N] [get_bd_pins TTLx8_out_1/output_pulse_6_n]
# connect_bd_net -net TTLx8_out_1_output_pulse_7_p [get_bd_ports FMCP_HSPC_LA15_P] [get_bd_pins TTLx8_out_1/output_pulse_7_p]
# connect_bd_net -net TTLx8_out_1_output_pulse_7_n [get_bd_ports FMCP_HSPC_LA15_N] [get_bd_pins TTLx8_out_1/output_pulse_7_n]
# connect_bd_intf_net -intf_net axi_interconnect_0_M06_AXI [get_bd_intf_pins TTLx8_out_1/s_axi] [get_bd_intf_pins axi_interconnect_0/M06_AXI]
# connect_bd_net -net TTLx8_out_2_output_pulse_0_p [get_bd_ports FMCP_HSPC_LA16_P] [get_bd_pins TTLx8_out_2/output_pulse_0_p]
# connect_bd_net -net TTLx8_out_2_output_pulse_0_n [get_bd_ports FMCP_HSPC_LA16_N] [get_bd_pins TTLx8_out_2/output_pulse_0_n]
# connect_bd_net -net TTLx8_out_2_output_pulse_1_p [get_bd_ports FMCP_HSPC_LA17_CC_P] [get_bd_pins TTLx8_out_2/output_pulse_1_p]
# connect_bd_net -net TTLx8_out_2_output_pulse_1_n [get_bd_ports FMCP_HSPC_LA17_CC_N] [get_bd_pins TTLx8_out_2/output_pulse_1_n]
# connect_bd_net -net TTLx8_out_2_output_pulse_2_p [get_bd_ports FMCP_HSPC_LA18_CC_P] [get_bd_pins TTLx8_out_2/output_pulse_2_p]
# connect_bd_net -net TTLx8_out_2_output_pulse_2_n [get_bd_ports FMCP_HSPC_LA18_CC_N] [get_bd_pins TTLx8_out_2/output_pulse_2_n]
# connect_bd_net -net TTLx8_out_2_output_pulse_3_p [get_bd_ports FMCP_HSPC_LA19_P] [get_bd_pins TTLx8_out_2/output_pulse_3_p]
# connect_bd_net -net TTLx8_out_2_output_pulse_3_n [get_bd_ports FMCP_HSPC_LA19_N] [get_bd_pins TTLx8_out_2/output_pulse_3_n]
# connect_bd_net -net TTLx8_out_2_output_pulse_4_p [get_bd_ports FMCP_HSPC_LA20_P] [get_bd_pins TTLx8_out_2/output_pulse_4_p]
# connect_bd_net -net TTLx8_out_2_output_pulse_4_n [get_bd_ports FMCP_HSPC_LA20_N] [get_bd_pins TTLx8_out_2/output_pulse_4_n]
# connect_bd_net -net TTLx8_out_2_output_pulse_5_p [get_bd_ports FMCP_HSPC_LA21_P] [get_bd_pins TTLx8_out_2/output_pulse_5_p]
# connect_bd_net -net TTLx8_out_2_output_pulse_5_n [get_bd_ports FMCP_HSPC_LA21_N] [get_bd_pins TTLx8_out_2/output_pulse_5_n]
# connect_bd_net -net TTLx8_out_2_output_pulse_6_p [get_bd_ports FMCP_HSPC_LA22_P] [get_bd_pins TTLx8_out_2/output_pulse_6_p]
# connect_bd_net -net TTLx8_out_2_output_pulse_6_n [get_bd_ports FMCP_HSPC_LA22_N] [get_bd_pins TTLx8_out_2/output_pulse_6_n]
# connect_bd_net -net TTLx8_out_2_output_pulse_7_p [get_bd_ports FMCP_HSPC_LA23_P] [get_bd_pins TTLx8_out_2/output_pulse_7_p]
# connect_bd_net -net TTLx8_out_2_output_pulse_7_n [get_bd_ports FMCP_HSPC_LA23_N] [get_bd_pins TTLx8_out_2/output_pulse_7_n]
# connect_bd_intf_net -intf_net axi_interconnect_0_M07_AXI [get_bd_intf_pins TTLx8_out_2/s_axi] [get_bd_intf_pins axi_interconnect_0/M07_AXI]
# connect_bd_net -net TTLx8_out_3_output_pulse_0_p [get_bd_ports FMCP_HSPC_LA24_P] [get_bd_pins TTLx8_out_3/output_pulse_0_p]
# connect_bd_net -net TTLx8_out_3_output_pulse_0_n [get_bd_ports FMCP_HSPC_LA24_N] [get_bd_pins TTLx8_out_3/output_pulse_0_n]
# connect_bd_net -net TTLx8_out_3_output_pulse_1_p [get_bd_ports FMCP_HSPC_LA25_P] [get_bd_pins TTLx8_out_3/output_pulse_1_p]
# connect_bd_net -net TTLx8_out_3_output_pulse_1_n [get_bd_ports FMCP_HSPC_LA25_N] [get_bd_pins TTLx8_out_3/output_pulse_1_n]
# connect_bd_net -net TTLx8_out_3_output_pulse_2_p [get_bd_ports FMCP_HSPC_LA26_P] [get_bd_pins TTLx8_out_3/output_pulse_2_p]
# connect_bd_net -net TTLx8_out_3_output_pulse_2_n [get_bd_ports FMCP_HSPC_LA26_N] [get_bd_pins TTLx8_out_3/output_pulse_2_n]
# connect_bd_net -net TTLx8_out_3_output_pulse_3_p [get_bd_ports FMCP_HSPC_LA27_P] [get_bd_pins TTLx8_out_3/output_pulse_3_p]
# connect_bd_net -net TTLx8_out_3_output_pulse_3_n [get_bd_ports FMCP_HSPC_LA27_N] [get_bd_pins TTLx8_out_3/output_pulse_3_n]
# connect_bd_net -net TTLx8_out_3_output_pulse_4_p [get_bd_ports FMCP_HSPC_LA28_P] [get_bd_pins TTLx8_out_3/output_pulse_4_p]
# connect_bd_net -net TTLx8_out_3_output_pulse_4_n [get_bd_ports FMCP_HSPC_LA28_N] [get_bd_pins TTLx8_out_3/output_pulse_4_n]
# connect_bd_net -net TTLx8_out_3_output_pulse_5_p [get_bd_ports FMCP_HSPC_LA29_P] [get_bd_pins TTLx8_out_3/output_pulse_5_p]
# connect_bd_net -net TTLx8_out_3_output_pulse_5_n [get_bd_ports FMCP_HSPC_LA29_N] [get_bd_pins TTLx8_out_3/output_pulse_5_n]
# connect_bd_net -net TTLx8_out_3_output_pulse_6_p [get_bd_ports FMCP_HSPC_LA30_P] [get_bd_pins TTLx8_out_3/output_pulse_6_p]
# connect_bd_net -net TTLx8_out_3_output_pulse_6_n [get_bd_ports FMCP_HSPC_LA30_N] [get_bd_pins TTLx8_out_3/output_pulse_6_n]
# connect_bd_net -net TTLx8_out_3_output_pulse_7_p [get_bd_ports FMCP_HSPC_LA31_P] [get_bd_pins TTLx8_out_3/output_pulse_7_p]
# connect_bd_net -net TTLx8_out_3_output_pulse_7_n [get_bd_ports FMCP_HSPC_LA31_N] [get_bd_pins TTLx8_out_3/output_pulse_7_n]
# connect_bd_intf_net -intf_net axi_interconnect_0_M08_AXI [get_bd_intf_pins TTLx8_out_3/s_axi] [get_bd_intf_pins axi_interconnect_0/M08_AXI]
# connect_bd_net -net TTLx8_out_4_output_pulse_0_p [get_bd_ports FMCP_HSPC_LA32_P] [get_bd_pins TTLx8_out_4/output_pulse_0_p]
# connect_bd_net -net TTLx8_out_4_output_pulse_0_n [get_bd_ports FMCP_HSPC_LA32_N] [get_bd_pins TTLx8_out_4/output_pulse_0_n]
# connect_bd_intf_net -intf_net axi_interconnect_0_M09_AXI [get_bd_intf_pins TTLx8_out_4/s_axi] [get_bd_intf_pins axi_interconnect_0/M09_AXI]
# connect_bd_net -net EdgeCounter_0_input_sig [get_bd_ports DACIO_10] [get_bd_pins EdgeCounter_0/input_sig]
# connect_bd_intf_net -intf_net axi_interconnect_0_M10_AXI [get_bd_intf_pins EdgeCounter_0/s_axi] [get_bd_intf_pins axi_interconnect_0/M10_AXI]
# connect_bd_net -net EdgeCounter_1_input_sig [get_bd_ports DACIO_11] [get_bd_pins EdgeCounter_1/input_sig]
# connect_bd_intf_net -intf_net axi_interconnect_0_M11_AXI [get_bd_intf_pins EdgeCounter_1/s_axi] [get_bd_intf_pins axi_interconnect_0/M11_AXI]
# connect_bd_net -net EdgeCounter_2_input_sig [get_bd_ports DACIO_12] [get_bd_pins EdgeCounter_2/input_sig]
# connect_bd_intf_net -intf_net axi_interconnect_0_M12_AXI [get_bd_intf_pins EdgeCounter_2/s_axi] [get_bd_intf_pins axi_interconnect_0/M12_AXI]
# connect_bd_net -net EdgeCounter_3_input_sig [get_bd_ports DACIO_13] [get_bd_pins EdgeCounter_3/input_sig]
# connect_bd_intf_net -intf_net axi_interconnect_0_M13_AXI [get_bd_intf_pins EdgeCounter_3/s_axi] [get_bd_intf_pins axi_interconnect_0/M13_AXI]
# connect_bd_net -net EdgeCounter_4_input_sig [get_bd_ports DACIO_14] [get_bd_pins EdgeCounter_4/input_sig]
# connect_bd_intf_net -intf_net axi_interconnect_0_M14_AXI [get_bd_intf_pins EdgeCounter_4/s_axi] [get_bd_intf_pins axi_interconnect_0/M14_AXI]
# connect_bd_net -net EdgeCounter_5_input_sig [get_bd_ports DACIO_15] [get_bd_pins EdgeCounter_5/input_sig]
# connect_bd_intf_net -intf_net axi_interconnect_0_M15_AXI [get_bd_intf_pins EdgeCounter_5/s_axi] [get_bd_intf_pins axi_interconnect_0/M15_AXI]
# connect_bd_net -net EdgeCounter_6_input_sig [get_bd_ports DACIO_16] [get_bd_pins EdgeCounter_6/input_sig]
# connect_bd_intf_net -intf_net axi_interconnect_0_M16_AXI [get_bd_intf_pins EdgeCounter_6/s_axi] [get_bd_intf_pins axi_interconnect_0/M16_AXI]
# connect_bd_net -net EdgeCounter_7_input_sig [get_bd_ports DACIO_17] [get_bd_pins EdgeCounter_7/input_sig]
# connect_bd_intf_net -intf_net axi_interconnect_0_M17_AXI [get_bd_intf_pins EdgeCounter_7/s_axi] [get_bd_intf_pins axi_interconnect_0/M17_AXI]
# connect_bd_net -net EdgeCounter_8_input_sig [get_bd_ports DACIO_18] [get_bd_pins EdgeCounter_8/input_sig]
# connect_bd_intf_net -intf_net axi_interconnect_0_M18_AXI [get_bd_intf_pins EdgeCounter_8/s_axi] [get_bd_intf_pins axi_interconnect_0/M18_AXI]
# connect_bd_net -net EdgeCounter_9_input_sig [get_bd_ports DACIO_19] [get_bd_pins EdgeCounter_9/input_sig]
# connect_bd_intf_net -intf_net axi_interconnect_0_M19_AXI [get_bd_intf_pins EdgeCounter_9/s_axi] [get_bd_intf_pins axi_interconnect_0/M19_AXI]
# connect_bd_intf_net -intf_net DAC_Controller_0_m00_axis [get_bd_intf_pins usp_rf_data_converter_0/s00_axis] [get_bd_intf_pins DAC_Controller_0/m00_axis]
# connect_bd_intf_net -intf_net axi_interconnect_0_M20_AXI [get_bd_intf_pins DAC_Controller_0/s_axi] [get_bd_intf_pins axi_interconnect_0/M20_AXI]
# connect_bd_intf_net -intf_net DAC_Controller_1_m00_axis [get_bd_intf_pins usp_rf_data_converter_0/s01_axis] [get_bd_intf_pins DAC_Controller_1/m00_axis]
# connect_bd_intf_net -intf_net axi_interconnect_0_M21_AXI [get_bd_intf_pins DAC_Controller_1/s_axi] [get_bd_intf_pins axi_interconnect_0/M21_AXI]
# connect_bd_intf_net -intf_net DAC_Controller_2_m00_axis [get_bd_intf_pins usp_rf_data_converter_0/s02_axis] [get_bd_intf_pins DAC_Controller_2/m00_axis]
# connect_bd_intf_net -intf_net axi_interconnect_0_M22_AXI [get_bd_intf_pins DAC_Controller_2/s_axi] [get_bd_intf_pins axi_interconnect_0/M22_AXI]
# connect_bd_intf_net -intf_net DAC_Controller_3_m00_axis [get_bd_intf_pins usp_rf_data_converter_0/s03_axis] [get_bd_intf_pins DAC_Controller_3/m00_axis]
# connect_bd_intf_net -intf_net axi_interconnect_0_M23_AXI [get_bd_intf_pins DAC_Controller_3/s_axi] [get_bd_intf_pins axi_interconnect_0/M23_AXI]
# connect_bd_intf_net -intf_net DAC_Controller_4_m00_axis [get_bd_intf_pins usp_rf_data_converter_0/s10_axis] [get_bd_intf_pins DAC_Controller_4/m00_axis]
# connect_bd_intf_net -intf_net axi_interconnect_0_M24_AXI [get_bd_intf_pins DAC_Controller_4/s_axi] [get_bd_intf_pins axi_interconnect_0/M24_AXI]
# connect_bd_intf_net -intf_net DAC_Controller_5_m00_axis [get_bd_intf_pins usp_rf_data_converter_0/s11_axis] [get_bd_intf_pins DAC_Controller_5/m00_axis]
# connect_bd_intf_net -intf_net axi_interconnect_0_M25_AXI [get_bd_intf_pins DAC_Controller_5/s_axi] [get_bd_intf_pins axi_interconnect_0/M25_AXI]
# connect_bd_intf_net -intf_net DAC_Controller_6_m00_axis [get_bd_intf_pins usp_rf_data_converter_0/s12_axis] [get_bd_intf_pins DAC_Controller_6/m00_axis]
# connect_bd_intf_net -intf_net axi_interconnect_0_M26_AXI [get_bd_intf_pins DAC_Controller_6/s_axi] [get_bd_intf_pins axi_interconnect_0/M26_AXI]
# connect_bd_intf_net -intf_net DAC_Controller_7_m00_axis [get_bd_intf_pins usp_rf_data_converter_0/s13_axis] [get_bd_intf_pins DAC_Controller_7/m00_axis]
# connect_bd_intf_net -intf_net axi_interconnect_0_M27_AXI [get_bd_intf_pins DAC_Controller_7/s_axi] [get_bd_intf_pins axi_interconnect_0/M27_AXI]
# connect_bd_net -net usp_rf_data_converter_0_vout00_n [get_bd_ports RFMC_DAC_00_N] [get_bd_pins usp_rf_data_converter_0/vout00_n]
WARNING: [BD 41-1306] The connection to interface pin </usp_rf_data_converter_0/vout00_n> is being overridden by the user with net <usp_rf_data_converter_0_vout00_n>. This pin will not be connected as a part of interface connection <vout00>.
# connect_bd_net -net usp_rf_data_converter_0_vout00_p [get_bd_ports RFMC_DAC_00_P] [get_bd_pins usp_rf_data_converter_0/vout00_p]
WARNING: [BD 41-1306] The connection to interface pin </usp_rf_data_converter_0/vout00_p> is being overridden by the user with net <usp_rf_data_converter_0_vout00_p>. This pin will not be connected as a part of interface connection <vout00>.
# connect_bd_net -net usp_rf_data_converter_0_vout01_n [get_bd_ports RFMC_DAC_01_N] [get_bd_pins usp_rf_data_converter_0/vout01_n]
WARNING: [BD 41-1306] The connection to interface pin </usp_rf_data_converter_0/vout01_n> is being overridden by the user with net <usp_rf_data_converter_0_vout01_n>. This pin will not be connected as a part of interface connection <vout01>.
# connect_bd_net -net usp_rf_data_converter_0_vout01_p [get_bd_ports RFMC_DAC_01_P] [get_bd_pins usp_rf_data_converter_0/vout01_p]
WARNING: [BD 41-1306] The connection to interface pin </usp_rf_data_converter_0/vout01_p> is being overridden by the user with net <usp_rf_data_converter_0_vout01_p>. This pin will not be connected as a part of interface connection <vout01>.
# connect_bd_net -net usp_rf_data_converter_0_vout02_n [get_bd_ports RFMC_DAC_02_N] [get_bd_pins usp_rf_data_converter_0/vout02_n]
WARNING: [BD 41-1306] The connection to interface pin </usp_rf_data_converter_0/vout02_n> is being overridden by the user with net <usp_rf_data_converter_0_vout02_n>. This pin will not be connected as a part of interface connection <vout02>.
# connect_bd_net -net usp_rf_data_converter_0_vout02_p [get_bd_ports RFMC_DAC_02_P] [get_bd_pins usp_rf_data_converter_0/vout02_p]
WARNING: [BD 41-1306] The connection to interface pin </usp_rf_data_converter_0/vout02_p> is being overridden by the user with net <usp_rf_data_converter_0_vout02_p>. This pin will not be connected as a part of interface connection <vout02>.
# connect_bd_net -net usp_rf_data_converter_0_vout03_n [get_bd_ports RFMC_DAC_03_N] [get_bd_pins usp_rf_data_converter_0/vout03_n]
WARNING: [BD 41-1306] The connection to interface pin </usp_rf_data_converter_0/vout03_n> is being overridden by the user with net <usp_rf_data_converter_0_vout03_n>. This pin will not be connected as a part of interface connection <vout03>.
# connect_bd_net -net usp_rf_data_converter_0_vout03_p [get_bd_ports RFMC_DAC_03_P] [get_bd_pins usp_rf_data_converter_0/vout03_p]
WARNING: [BD 41-1306] The connection to interface pin </usp_rf_data_converter_0/vout03_p> is being overridden by the user with net <usp_rf_data_converter_0_vout03_p>. This pin will not be connected as a part of interface connection <vout03>.
# connect_bd_net -net usp_rf_data_converter_0_vout10_n [get_bd_ports RFMC_DAC_10_N] [get_bd_pins usp_rf_data_converter_0/vout10_n]
WARNING: [BD 41-1306] The connection to interface pin </usp_rf_data_converter_0/vout10_n> is being overridden by the user with net <usp_rf_data_converter_0_vout10_n>. This pin will not be connected as a part of interface connection <vout10>.
# connect_bd_net -net usp_rf_data_converter_0_vout10_p [get_bd_ports RFMC_DAC_10_P] [get_bd_pins usp_rf_data_converter_0/vout10_p]
WARNING: [BD 41-1306] The connection to interface pin </usp_rf_data_converter_0/vout10_p> is being overridden by the user with net <usp_rf_data_converter_0_vout10_p>. This pin will not be connected as a part of interface connection <vout10>.
# connect_bd_net -net usp_rf_data_converter_0_vout11_n [get_bd_ports RFMC_DAC_11_N] [get_bd_pins usp_rf_data_converter_0/vout11_n]
WARNING: [BD 41-1306] The connection to interface pin </usp_rf_data_converter_0/vout11_n> is being overridden by the user with net <usp_rf_data_converter_0_vout11_n>. This pin will not be connected as a part of interface connection <vout11>.
# connect_bd_net -net usp_rf_data_converter_0_vout11_p [get_bd_ports RFMC_DAC_11_P] [get_bd_pins usp_rf_data_converter_0/vout11_p]
WARNING: [BD 41-1306] The connection to interface pin </usp_rf_data_converter_0/vout11_p> is being overridden by the user with net <usp_rf_data_converter_0_vout11_p>. This pin will not be connected as a part of interface connection <vout11>.
# connect_bd_net -net usp_rf_data_converter_0_vout12_n [get_bd_ports RFMC_DAC_12_N] [get_bd_pins usp_rf_data_converter_0/vout12_n]
WARNING: [BD 41-1306] The connection to interface pin </usp_rf_data_converter_0/vout12_n> is being overridden by the user with net <usp_rf_data_converter_0_vout12_n>. This pin will not be connected as a part of interface connection <vout12>.
# connect_bd_net -net usp_rf_data_converter_0_vout12_p [get_bd_ports RFMC_DAC_12_P] [get_bd_pins usp_rf_data_converter_0/vout12_p]
WARNING: [BD 41-1306] The connection to interface pin </usp_rf_data_converter_0/vout12_p> is being overridden by the user with net <usp_rf_data_converter_0_vout12_p>. This pin will not be connected as a part of interface connection <vout12>.
# connect_bd_net -net usp_rf_data_converter_0_vout13_n [get_bd_ports RFMC_DAC_13_N] [get_bd_pins usp_rf_data_converter_0/vout13_n]
WARNING: [BD 41-1306] The connection to interface pin </usp_rf_data_converter_0/vout13_n> is being overridden by the user with net <usp_rf_data_converter_0_vout13_n>. This pin will not be connected as a part of interface connection <vout13>.
# connect_bd_net -net usp_rf_data_converter_0_vout13_p [get_bd_ports RFMC_DAC_13_P] [get_bd_pins usp_rf_data_converter_0/vout13_p]
WARNING: [BD 41-1306] The connection to interface pin </usp_rf_data_converter_0/vout13_p> is being overridden by the user with net <usp_rf_data_converter_0_vout13_p>. This pin will not be connected as a part of interface connection <vout13>.
# connect_bd_net -net usp_rf_data_converter_0_dac0_clk_n [get_bd_ports RF3_CLKO_A_C_N_228] [get_bd_pins usp_rf_data_converter_0/dac0_clk_n]
WARNING: [BD 41-1306] The connection to interface pin </usp_rf_data_converter_0/dac0_clk_n> is being overridden by the user with net <usp_rf_data_converter_0_dac0_clk_n>. This pin will not be connected as a part of interface connection <dac0_clk>.
# connect_bd_net -net usp_rf_data_converter_0_dac0_clk_p [get_bd_ports RF3_CLKO_A_C_P_228] [get_bd_pins usp_rf_data_converter_0/dac0_clk_p]
WARNING: [BD 41-1306] The connection to interface pin </usp_rf_data_converter_0/dac0_clk_p> is being overridden by the user with net <usp_rf_data_converter_0_dac0_clk_p>. This pin will not be connected as a part of interface connection <dac0_clk>.
# connect_bd_net -net usp_rf_data_converter_0_dac1_clk_n [get_bd_ports RF3_CLKO_A_C_N_229] [get_bd_pins usp_rf_data_converter_0/dac1_clk_n]
WARNING: [BD 41-1306] The connection to interface pin </usp_rf_data_converter_0/dac1_clk_n> is being overridden by the user with net <usp_rf_data_converter_0_dac1_clk_n>. This pin will not be connected as a part of interface connection <dac1_clk>.
# connect_bd_net -net usp_rf_data_converter_0_dac1_clk_p [get_bd_ports RF3_CLKO_A_C_P_229] [get_bd_pins usp_rf_data_converter_0/dac1_clk_p]
WARNING: [BD 41-1306] The connection to interface pin </usp_rf_data_converter_0/dac1_clk_p> is being overridden by the user with net <usp_rf_data_converter_0_dac1_clk_p>. This pin will not be connected as a part of interface connection <dac1_clk>.
# connect_bd_intf_net -intf_net axi_interconnect_0_M28_AXI [get_bd_intf_pins usp_rf_data_converter_0/s_axi] [get_bd_intf_pins axi_interconnect_0/M28_AXI]
# connect_bd_net -net proc_sys_reset_0_peripheral_aresetn [get_bd_pins proc_sys_reset_0/peripheral_aresetn] [get_bd_pins TimeController_0/s_axi_aresetn] [get_bd_pins TTL_out_0/s_axi_aresetn] [get_bd_pins TTL_out_1/s_axi_aresetn] [get_bd_pins TTL_out_2/s_axi_aresetn] [get_bd_pins TTL_out_3/s_axi_aresetn] [get_bd_pins TTLx8_out_0/s_axi_aresetn] [get_bd_pins TTLx8_out_1/s_axi_aresetn] [get_bd_pins TTLx8_out_2/s_axi_aresetn] [get_bd_pins TTLx8_out_3/s_axi_aresetn] [get_bd_pins TTLx8_out_4/s_axi_aresetn] [get_bd_pins EdgeCounter_0/s_axi_aresetn] [get_bd_pins EdgeCounter_1/s_axi_aresetn] [get_bd_pins EdgeCounter_2/s_axi_aresetn] [get_bd_pins EdgeCounter_3/s_axi_aresetn] [get_bd_pins EdgeCounter_4/s_axi_aresetn] [get_bd_pins EdgeCounter_5/s_axi_aresetn] [get_bd_pins EdgeCounter_6/s_axi_aresetn] [get_bd_pins EdgeCounter_7/s_axi_aresetn] [get_bd_pins EdgeCounter_8/s_axi_aresetn] [get_bd_pins EdgeCounter_9/s_axi_aresetn] [get_bd_pins DAC_Controller_0/s_axi_aresetn] [get_bd_pins DAC_Controller_1/s_axi_aresetn] [get_bd_pins DAC_Controller_2/s_axi_aresetn] [get_bd_pins DAC_Controller_3/s_axi_aresetn] [get_bd_pins DAC_Controller_4/s_axi_aresetn] [get_bd_pins DAC_Controller_5/s_axi_aresetn] [get_bd_pins DAC_Controller_6/s_axi_aresetn] [get_bd_pins DAC_Controller_7/s_axi_aresetn] [get_bd_pins usp_rf_data_converter_0/s_axi_aresetn] [get_bd_pins axi_interconnect_0/M00_ARESETN] [get_bd_pins axi_interconnect_0/M01_ARESETN] [get_bd_pins axi_interconnect_0/M02_ARESETN] [get_bd_pins axi_interconnect_0/M03_ARESETN] [get_bd_pins axi_interconnect_0/M04_ARESETN] [get_bd_pins axi_interconnect_0/M05_ARESETN] [get_bd_pins axi_interconnect_0/M06_ARESETN] [get_bd_pins axi_interconnect_0/M07_ARESETN] [get_bd_pins axi_interconnect_0/M08_ARESETN] [get_bd_pins axi_interconnect_0/M09_ARESETN] [get_bd_pins axi_interconnect_0/M10_ARESETN] [get_bd_pins axi_interconnect_0/M11_ARESETN] [get_bd_pins axi_interconnect_0/M12_ARESETN] [get_bd_pins axi_interconnect_0/M13_ARESETN] [get_bd_pins axi_interconnect_0/M14_ARESETN] [get_bd_pins axi_interconnect_0/M15_ARESETN] [get_bd_pins axi_interconnect_0/M16_ARESETN] [get_bd_pins axi_interconnect_0/M17_ARESETN] [get_bd_pins axi_interconnect_0/M18_ARESETN] [get_bd_pins axi_interconnect_0/M19_ARESETN] [get_bd_pins axi_interconnect_0/M20_ARESETN] [get_bd_pins axi_interconnect_0/M21_ARESETN] [get_bd_pins axi_interconnect_0/M22_ARESETN] [get_bd_pins axi_interconnect_0/M23_ARESETN] [get_bd_pins axi_interconnect_0/M24_ARESETN] [get_bd_pins axi_interconnect_0/M25_ARESETN] [get_bd_pins axi_interconnect_0/M26_ARESETN] [get_bd_pins axi_interconnect_0/M27_ARESETN] [get_bd_pins axi_interconnect_0/M28_ARESETN] [get_bd_pins usp_rf_data_converter_0/s0_axis_aresetn] [get_bd_pins usp_rf_data_converter_0/s1_axis_aresetn] [get_bd_pins axi_interconnect_0/S00_ARESETN] [get_bd_pins axi_interconnect_0/ARESETN] [get_bd_pins clk_wiz_0/resetn]
# connect_bd_net -net zynq_ultra_ps_e_0_s_axi_aclk [get_bd_pins zynq_ultra_ps_e_0/maxihpm0_fpd_aclk] [get_bd_pins zynq_ultra_ps_e_0/pl_clk0] [get_bd_pins TimeController_0/s_axi_aclk] [get_bd_pins TTL_out_0/s_axi_aclk] [get_bd_pins TTL_out_1/s_axi_aclk] [get_bd_pins TTL_out_2/s_axi_aclk] [get_bd_pins TTL_out_3/s_axi_aclk] [get_bd_pins TTLx8_out_0/s_axi_aclk] [get_bd_pins TTLx8_out_1/s_axi_aclk] [get_bd_pins TTLx8_out_2/s_axi_aclk] [get_bd_pins TTLx8_out_3/s_axi_aclk] [get_bd_pins TTLx8_out_4/s_axi_aclk] [get_bd_pins EdgeCounter_0/s_axi_aclk] [get_bd_pins EdgeCounter_1/s_axi_aclk] [get_bd_pins EdgeCounter_2/s_axi_aclk] [get_bd_pins EdgeCounter_3/s_axi_aclk] [get_bd_pins EdgeCounter_4/s_axi_aclk] [get_bd_pins EdgeCounter_5/s_axi_aclk] [get_bd_pins EdgeCounter_6/s_axi_aclk] [get_bd_pins EdgeCounter_7/s_axi_aclk] [get_bd_pins EdgeCounter_8/s_axi_aclk] [get_bd_pins EdgeCounter_9/s_axi_aclk] [get_bd_pins DAC_Controller_0/s_axi_aclk] [get_bd_pins DAC_Controller_1/s_axi_aclk] [get_bd_pins DAC_Controller_2/s_axi_aclk] [get_bd_pins DAC_Controller_3/s_axi_aclk] [get_bd_pins DAC_Controller_4/s_axi_aclk] [get_bd_pins DAC_Controller_5/s_axi_aclk] [get_bd_pins DAC_Controller_6/s_axi_aclk] [get_bd_pins DAC_Controller_7/s_axi_aclk] [get_bd_pins usp_rf_data_converter_0/s_axi_aclk] [get_bd_pins axi_interconnect_0/M00_ACLK] [get_bd_pins axi_interconnect_0/M01_ACLK] [get_bd_pins axi_interconnect_0/M02_ACLK] [get_bd_pins axi_interconnect_0/M03_ACLK] [get_bd_pins axi_interconnect_0/M04_ACLK] [get_bd_pins axi_interconnect_0/M05_ACLK] [get_bd_pins axi_interconnect_0/M06_ACLK] [get_bd_pins axi_interconnect_0/M07_ACLK] [get_bd_pins axi_interconnect_0/M08_ACLK] [get_bd_pins axi_interconnect_0/M09_ACLK] [get_bd_pins axi_interconnect_0/M10_ACLK] [get_bd_pins axi_interconnect_0/M11_ACLK] [get_bd_pins axi_interconnect_0/M12_ACLK] [get_bd_pins axi_interconnect_0/M13_ACLK] [get_bd_pins axi_interconnect_0/M14_ACLK] [get_bd_pins axi_interconnect_0/M15_ACLK] [get_bd_pins axi_interconnect_0/M16_ACLK] [get_bd_pins axi_interconnect_0/M17_ACLK] [get_bd_pins axi_interconnect_0/M18_ACLK] [get_bd_pins axi_interconnect_0/M19_ACLK] [get_bd_pins axi_interconnect_0/M20_ACLK] [get_bd_pins axi_interconnect_0/M21_ACLK] [get_bd_pins axi_interconnect_0/M22_ACLK] [get_bd_pins axi_interconnect_0/M23_ACLK] [get_bd_pins axi_interconnect_0/M24_ACLK] [get_bd_pins axi_interconnect_0/M25_ACLK] [get_bd_pins axi_interconnect_0/M26_ACLK] [get_bd_pins axi_interconnect_0/M27_ACLK] [get_bd_pins axi_interconnect_0/M28_ACLK] [get_bd_pins proc_sys_reset_0/slowest_sync_clk] [get_bd_pins axi_interconnect_0/ACLK] [get_bd_pins axi_interconnect_0/S00_ACLK]
# connect_bd_net -net proc_sys_reset_0_ext_reset_in [get_bd_pins zynq_ultra_ps_e_0/pl_resetn0] [get_bd_pins proc_sys_reset_0/ext_reset_in]
# connect_bd_intf_net -intf_net zynq_ultra_ps_e_0_M_AXI_HPM0_FPD [get_bd_intf_pins zynq_ultra_ps_e_0/M_AXI_HPM0_FPD] [get_bd_intf_pins axi_interconnect_0/S00_AXI]
# connect_bd_net -net TimeController_0_auto_start [get_bd_pins TimeController_0/auto_start] [get_bd_pins TTL_out_0/auto_start] [get_bd_pins TTL_out_1/auto_start] [get_bd_pins TTL_out_2/auto_start] [get_bd_pins TTL_out_3/auto_start] [get_bd_pins TTLx8_out_0/auto_start] [get_bd_pins TTLx8_out_1/auto_start] [get_bd_pins TTLx8_out_2/auto_start] [get_bd_pins TTLx8_out_3/auto_start] [get_bd_pins TTLx8_out_4/auto_start] [get_bd_pins EdgeCounter_0/auto_start] [get_bd_pins EdgeCounter_1/auto_start] [get_bd_pins EdgeCounter_2/auto_start] [get_bd_pins EdgeCounter_3/auto_start] [get_bd_pins EdgeCounter_4/auto_start] [get_bd_pins EdgeCounter_5/auto_start] [get_bd_pins EdgeCounter_6/auto_start] [get_bd_pins EdgeCounter_7/auto_start] [get_bd_pins EdgeCounter_8/auto_start] [get_bd_pins EdgeCounter_9/auto_start] [get_bd_pins DAC_Controller_0/auto_start] [get_bd_pins DAC_Controller_1/auto_start] [get_bd_pins DAC_Controller_2/auto_start] [get_bd_pins DAC_Controller_3/auto_start] [get_bd_pins DAC_Controller_4/auto_start] [get_bd_pins DAC_Controller_5/auto_start] [get_bd_pins DAC_Controller_6/auto_start] [get_bd_pins DAC_Controller_7/auto_start]
# connect_bd_net -net TimeController_0_counter [get_bd_pins TimeController_0/counter] [get_bd_pins TTL_out_0/counter] [get_bd_pins TTL_out_1/counter] [get_bd_pins TTL_out_2/counter] [get_bd_pins TTL_out_3/counter] [get_bd_pins TTLx8_out_0/counter] [get_bd_pins TTLx8_out_1/counter] [get_bd_pins TTLx8_out_2/counter] [get_bd_pins TTLx8_out_3/counter] [get_bd_pins TTLx8_out_4/counter] [get_bd_pins EdgeCounter_0/counter] [get_bd_pins EdgeCounter_1/counter] [get_bd_pins EdgeCounter_2/counter] [get_bd_pins EdgeCounter_3/counter] [get_bd_pins EdgeCounter_4/counter] [get_bd_pins EdgeCounter_5/counter] [get_bd_pins EdgeCounter_6/counter] [get_bd_pins EdgeCounter_7/counter] [get_bd_pins EdgeCounter_8/counter] [get_bd_pins EdgeCounter_9/counter] [get_bd_pins DAC_Controller_0/counter] [get_bd_pins DAC_Controller_1/counter] [get_bd_pins DAC_Controller_2/counter] [get_bd_pins DAC_Controller_3/counter] [get_bd_pins DAC_Controller_4/counter] [get_bd_pins DAC_Controller_5/counter] [get_bd_pins DAC_Controller_6/counter] [get_bd_pins DAC_Controller_7/counter]
# connect_bd_net -net usp_rf_data_converter_0_clk_dac0 [get_bd_pins usp_rf_data_converter_0/clk_dac0] [get_bd_pins usp_rf_data_converter_0/s0_axis_aclk] [get_bd_pins usp_rf_data_converter_0/s1_axis_aclk] [get_bd_pins clk_wiz_0/clk_in1] [get_bd_pins TimeController_0/rtio_clk] [get_bd_pins TTL_out_0/rtio_clk] [get_bd_pins TTL_out_1/rtio_clk] [get_bd_pins TTL_out_2/rtio_clk] [get_bd_pins TTL_out_3/rtio_clk] [get_bd_pins TTLx8_out_0/rtio_clk] [get_bd_pins TTLx8_out_1/rtio_clk] [get_bd_pins TTLx8_out_2/rtio_clk] [get_bd_pins TTLx8_out_3/rtio_clk] [get_bd_pins TTLx8_out_4/rtio_clk] [get_bd_pins EdgeCounter_0/rtio_clk] [get_bd_pins EdgeCounter_1/rtio_clk] [get_bd_pins EdgeCounter_2/rtio_clk] [get_bd_pins EdgeCounter_3/rtio_clk] [get_bd_pins EdgeCounter_4/rtio_clk] [get_bd_pins EdgeCounter_5/rtio_clk] [get_bd_pins EdgeCounter_6/rtio_clk] [get_bd_pins EdgeCounter_7/rtio_clk] [get_bd_pins EdgeCounter_8/rtio_clk] [get_bd_pins EdgeCounter_9/rtio_clk] [get_bd_pins DAC_Controller_0/rtio_clk] [get_bd_pins DAC_Controller_1/rtio_clk] [get_bd_pins DAC_Controller_2/rtio_clk] [get_bd_pins DAC_Controller_3/rtio_clk] [get_bd_pins DAC_Controller_4/rtio_clk] [get_bd_pins DAC_Controller_5/rtio_clk] [get_bd_pins DAC_Controller_6/rtio_clk] [get_bd_pins DAC_Controller_7/rtio_clk] [get_bd_pins DAC_Controller_0/m00_axis_aclk] [get_bd_pins DAC_Controller_1/m00_axis_aclk] [get_bd_pins DAC_Controller_2/m00_axis_aclk] [get_bd_pins DAC_Controller_3/m00_axis_aclk] [get_bd_pins DAC_Controller_4/m00_axis_aclk] [get_bd_pins DAC_Controller_5/m00_axis_aclk] [get_bd_pins DAC_Controller_6/m00_axis_aclk] [get_bd_pins DAC_Controller_7/m00_axis_aclk]
# connect_bd_net -net clk_wiz_0_clk_out1 [get_bd_pins clk_wiz_0/clk_out1] [get_bd_pins TTLx8_out_0/clk_x4] [get_bd_pins TTLx8_out_1/clk_x4] [get_bd_pins TTLx8_out_2/clk_x4] [get_bd_pins TTLx8_out_3/clk_x4] [get_bd_pins TTLx8_out_4/clk_x4]
# assign_bd_address -offset 0XA0000000 -range 0X1000 -target_address_space [get_bd_addr_spaces zynq_ultra_ps_e_0/Data] [get_bd_addr_segs TimeController_0/s_axi/reg0] -force
Slave segment '/TimeController_0/s_axi/reg0' is being assigned into address space '/zynq_ultra_ps_e_0/Data' at <0xA000_0000 [ 4K ]>.
# assign_bd_address -offset 0XA0001000 -range 0X1000 -target_address_space [get_bd_addr_spaces zynq_ultra_ps_e_0/Data] [get_bd_addr_segs TTL_out_0/s_axi/reg0] -force
Slave segment '/TTL_out_0/s_axi/reg0' is being assigned into address space '/zynq_ultra_ps_e_0/Data' at <0xA000_1000 [ 4K ]>.
# assign_bd_address -offset 0XA0002000 -range 0X1000 -target_address_space [get_bd_addr_spaces zynq_ultra_ps_e_0/Data] [get_bd_addr_segs TTL_out_1/s_axi/reg0] -force
Slave segment '/TTL_out_1/s_axi/reg0' is being assigned into address space '/zynq_ultra_ps_e_0/Data' at <0xA000_2000 [ 4K ]>.
# assign_bd_address -offset 0XA0003000 -range 0X1000 -target_address_space [get_bd_addr_spaces zynq_ultra_ps_e_0/Data] [get_bd_addr_segs TTL_out_2/s_axi/reg0] -force
Slave segment '/TTL_out_2/s_axi/reg0' is being assigned into address space '/zynq_ultra_ps_e_0/Data' at <0xA000_3000 [ 4K ]>.
# assign_bd_address -offset 0XA0004000 -range 0X1000 -target_address_space [get_bd_addr_spaces zynq_ultra_ps_e_0/Data] [get_bd_addr_segs TTL_out_3/s_axi/reg0] -force
Slave segment '/TTL_out_3/s_axi/reg0' is being assigned into address space '/zynq_ultra_ps_e_0/Data' at <0xA000_4000 [ 4K ]>.
# assign_bd_address -offset 0XA0005000 -range 0X1000 -target_address_space [get_bd_addr_spaces zynq_ultra_ps_e_0/Data] [get_bd_addr_segs TTLx8_out_0/s_axi/reg0] -force
Slave segment '/TTLx8_out_0/s_axi/reg0' is being assigned into address space '/zynq_ultra_ps_e_0/Data' at <0xA000_5000 [ 4K ]>.
# assign_bd_address -offset 0XA0006000 -range 0X1000 -target_address_space [get_bd_addr_spaces zynq_ultra_ps_e_0/Data] [get_bd_addr_segs TTLx8_out_1/s_axi/reg0] -force
Slave segment '/TTLx8_out_1/s_axi/reg0' is being assigned into address space '/zynq_ultra_ps_e_0/Data' at <0xA000_6000 [ 4K ]>.
# assign_bd_address -offset 0XA0007000 -range 0X1000 -target_address_space [get_bd_addr_spaces zynq_ultra_ps_e_0/Data] [get_bd_addr_segs TTLx8_out_2/s_axi/reg0] -force
Slave segment '/TTLx8_out_2/s_axi/reg0' is being assigned into address space '/zynq_ultra_ps_e_0/Data' at <0xA000_7000 [ 4K ]>.
# assign_bd_address -offset 0XA0008000 -range 0X1000 -target_address_space [get_bd_addr_spaces zynq_ultra_ps_e_0/Data] [get_bd_addr_segs TTLx8_out_3/s_axi/reg0] -force
Slave segment '/TTLx8_out_3/s_axi/reg0' is being assigned into address space '/zynq_ultra_ps_e_0/Data' at <0xA000_8000 [ 4K ]>.
# assign_bd_address -offset 0XA0009000 -range 0X1000 -target_address_space [get_bd_addr_spaces zynq_ultra_ps_e_0/Data] [get_bd_addr_segs TTLx8_out_4/s_axi/reg0] -force
Slave segment '/TTLx8_out_4/s_axi/reg0' is being assigned into address space '/zynq_ultra_ps_e_0/Data' at <0xA000_9000 [ 4K ]>.
# assign_bd_address -offset 0XA000A000 -range 0X1000 -target_address_space [get_bd_addr_spaces zynq_ultra_ps_e_0/Data] [get_bd_addr_segs EdgeCounter_0/s_axi/reg0] -force
Slave segment '/EdgeCounter_0/s_axi/reg0' is being assigned into address space '/zynq_ultra_ps_e_0/Data' at <0xA000_A000 [ 4K ]>.
# assign_bd_address -offset 0XA000B000 -range 0X1000 -target_address_space [get_bd_addr_spaces zynq_ultra_ps_e_0/Data] [get_bd_addr_segs EdgeCounter_1/s_axi/reg0] -force
Slave segment '/EdgeCounter_1/s_axi/reg0' is being assigned into address space '/zynq_ultra_ps_e_0/Data' at <0xA000_B000 [ 4K ]>.
# assign_bd_address -offset 0XA000C000 -range 0X1000 -target_address_space [get_bd_addr_spaces zynq_ultra_ps_e_0/Data] [get_bd_addr_segs EdgeCounter_2/s_axi/reg0] -force
Slave segment '/EdgeCounter_2/s_axi/reg0' is being assigned into address space '/zynq_ultra_ps_e_0/Data' at <0xA000_C000 [ 4K ]>.
# assign_bd_address -offset 0XA000D000 -range 0X1000 -target_address_space [get_bd_addr_spaces zynq_ultra_ps_e_0/Data] [get_bd_addr_segs EdgeCounter_3/s_axi/reg0] -force
Slave segment '/EdgeCounter_3/s_axi/reg0' is being assigned into address space '/zynq_ultra_ps_e_0/Data' at <0xA000_D000 [ 4K ]>.
# assign_bd_address -offset 0XA000E000 -range 0X1000 -target_address_space [get_bd_addr_spaces zynq_ultra_ps_e_0/Data] [get_bd_addr_segs EdgeCounter_4/s_axi/reg0] -force
Slave segment '/EdgeCounter_4/s_axi/reg0' is being assigned into address space '/zynq_ultra_ps_e_0/Data' at <0xA000_E000 [ 4K ]>.
# assign_bd_address -offset 0XA000F000 -range 0X1000 -target_address_space [get_bd_addr_spaces zynq_ultra_ps_e_0/Data] [get_bd_addr_segs EdgeCounter_5/s_axi/reg0] -force
Slave segment '/EdgeCounter_5/s_axi/reg0' is being assigned into address space '/zynq_ultra_ps_e_0/Data' at <0xA000_F000 [ 4K ]>.
# assign_bd_address -offset 0XA0010000 -range 0X1000 -target_address_space [get_bd_addr_spaces zynq_ultra_ps_e_0/Data] [get_bd_addr_segs EdgeCounter_6/s_axi/reg0] -force
Slave segment '/EdgeCounter_6/s_axi/reg0' is being assigned into address space '/zynq_ultra_ps_e_0/Data' at <0xA001_0000 [ 4K ]>.
# assign_bd_address -offset 0XA0011000 -range 0X1000 -target_address_space [get_bd_addr_spaces zynq_ultra_ps_e_0/Data] [get_bd_addr_segs EdgeCounter_7/s_axi/reg0] -force
Slave segment '/EdgeCounter_7/s_axi/reg0' is being assigned into address space '/zynq_ultra_ps_e_0/Data' at <0xA001_1000 [ 4K ]>.
# assign_bd_address -offset 0XA0012000 -range 0X1000 -target_address_space [get_bd_addr_spaces zynq_ultra_ps_e_0/Data] [get_bd_addr_segs EdgeCounter_8/s_axi/reg0] -force
Slave segment '/EdgeCounter_8/s_axi/reg0' is being assigned into address space '/zynq_ultra_ps_e_0/Data' at <0xA001_2000 [ 4K ]>.
# assign_bd_address -offset 0XA0013000 -range 0X1000 -target_address_space [get_bd_addr_spaces zynq_ultra_ps_e_0/Data] [get_bd_addr_segs EdgeCounter_9/s_axi/reg0] -force
Slave segment '/EdgeCounter_9/s_axi/reg0' is being assigned into address space '/zynq_ultra_ps_e_0/Data' at <0xA001_3000 [ 4K ]>.
# assign_bd_address -offset 0XA0014000 -range 0X1000 -target_address_space [get_bd_addr_spaces zynq_ultra_ps_e_0/Data] [get_bd_addr_segs DAC_Controller_0/s_axi/reg0] -force
Slave segment '/DAC_Controller_0/s_axi/reg0' is being assigned into address space '/zynq_ultra_ps_e_0/Data' at <0xA001_4000 [ 4K ]>.
# assign_bd_address -offset 0XA0015000 -range 0X1000 -target_address_space [get_bd_addr_spaces zynq_ultra_ps_e_0/Data] [get_bd_addr_segs DAC_Controller_1/s_axi/reg0] -force
Slave segment '/DAC_Controller_1/s_axi/reg0' is being assigned into address space '/zynq_ultra_ps_e_0/Data' at <0xA001_5000 [ 4K ]>.
# assign_bd_address -offset 0XA0016000 -range 0X1000 -target_address_space [get_bd_addr_spaces zynq_ultra_ps_e_0/Data] [get_bd_addr_segs DAC_Controller_2/s_axi/reg0] -force
Slave segment '/DAC_Controller_2/s_axi/reg0' is being assigned into address space '/zynq_ultra_ps_e_0/Data' at <0xA001_6000 [ 4K ]>.
# assign_bd_address -offset 0XA0017000 -range 0X1000 -target_address_space [get_bd_addr_spaces zynq_ultra_ps_e_0/Data] [get_bd_addr_segs DAC_Controller_3/s_axi/reg0] -force
Slave segment '/DAC_Controller_3/s_axi/reg0' is being assigned into address space '/zynq_ultra_ps_e_0/Data' at <0xA001_7000 [ 4K ]>.
# assign_bd_address -offset 0XA0018000 -range 0X1000 -target_address_space [get_bd_addr_spaces zynq_ultra_ps_e_0/Data] [get_bd_addr_segs DAC_Controller_4/s_axi/reg0] -force
Slave segment '/DAC_Controller_4/s_axi/reg0' is being assigned into address space '/zynq_ultra_ps_e_0/Data' at <0xA001_8000 [ 4K ]>.
# assign_bd_address -offset 0XA0019000 -range 0X1000 -target_address_space [get_bd_addr_spaces zynq_ultra_ps_e_0/Data] [get_bd_addr_segs DAC_Controller_5/s_axi/reg0] -force
Slave segment '/DAC_Controller_5/s_axi/reg0' is being assigned into address space '/zynq_ultra_ps_e_0/Data' at <0xA001_9000 [ 4K ]>.
# assign_bd_address -offset 0XA001A000 -range 0X1000 -target_address_space [get_bd_addr_spaces zynq_ultra_ps_e_0/Data] [get_bd_addr_segs DAC_Controller_6/s_axi/reg0] -force
Slave segment '/DAC_Controller_6/s_axi/reg0' is being assigned into address space '/zynq_ultra_ps_e_0/Data' at <0xA001_A000 [ 4K ]>.
# assign_bd_address -offset 0XA001B000 -range 0X1000 -target_address_space [get_bd_addr_spaces zynq_ultra_ps_e_0/Data] [get_bd_addr_segs DAC_Controller_7/s_axi/reg0] -force
Slave segment '/DAC_Controller_7/s_axi/reg0' is being assigned into address space '/zynq_ultra_ps_e_0/Data' at <0xA001_B000 [ 4K ]>.
# assign_bd_address -offset 0xA00C0000 -range 0X40000 -target_address_space [get_bd_addr_spaces zynq_ultra_ps_e_0/Data] [get_bd_addr_segs usp_rf_data_converter_0/s_axi/Reg] -force
Slave segment '/usp_rf_data_converter_0/s_axi/Reg' is being assigned into address space '/zynq_ultra_ps_e_0/Data' at <0xA00C_0000 [ 256K ]>.
# start_gui
update_compile_order -fileset sources_1
open_bd_design {E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_1/IP_File_04/RFSoC_Main/RFSoC_Main/RFSoC_Main.srcs/sources_1/bd/RFSoC_Main_blk/RFSoC_Main_blk.bd}
make_wrapper -files [get_files E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_1/IP_File_04/RFSoC_Main/RFSoC_Main/RFSoC_Main.srcs/sources_1/bd/RFSoC_Main_blk/RFSoC_Main_blk.bd] -top
INFO: [PSU-1]  DP_AUDIO clock source: RPLL is also being used by other peripheral clocks. Their outputs may get impacted if any driver changes DP_AUDIO PLL source to support runtime audio change 
INFO: [PSU-1]  DP_AUDIO clock source: RPLL is also being used by other peripheral clocks. Their outputs may get impacted if any driver changes DP_AUDIO PLL source to support runtime audio change 
CRITICAL WARNING: [BD 41-1343] Reset pin /usp_rf_data_converter_0/s0_axis_aresetn (associated clock /usp_rf_data_converter_0/s0_axis_aclk) is connected to reset source /proc_sys_reset_0/peripheral_aresetn (synchronous to clock source /zynq_ultra_ps_e_0/pl_clk0).
This may prevent design from meeting timing. Please add Processor System Reset module to create a reset that is synchronous to the associated clock source /usp_rf_data_converter_0/clk_dac0.
CRITICAL WARNING: [BD 41-1343] Reset pin /usp_rf_data_converter_0/s1_axis_aresetn (associated clock /usp_rf_data_converter_0/s1_axis_aclk) is connected to reset source /proc_sys_reset_0/peripheral_aresetn (synchronous to clock source /zynq_ultra_ps_e_0/pl_clk0).
This may prevent design from meeting timing. Please add Processor System Reset module to create a reset that is synchronous to the associated clock source /usp_rf_data_converter_0/clk_dac0.
INFO: [xilinx.com:ip:clk_wiz:6.0-1] /clk_wiz_0 clk_wiz propagate
WARNING: [BD 41-237] Bus Interface property AWUSER_WIDTH does not match between /axi_interconnect_0/m28_couplers/auto_ds/S_AXI(0) and /axi_interconnect_0/tier2_xbar_3/M04_AXI(16)
WARNING: [BD 41-237] Bus Interface property ARUSER_WIDTH does not match between /axi_interconnect_0/m28_couplers/auto_ds/S_AXI(0) and /axi_interconnect_0/tier2_xbar_3/M04_AXI(16)
WARNING: [BD 41-927] Following properties on pin /TimeController_0/s_axi_aclk have been updated from connected ip, but BD cell '/TimeController_0' does not accept parameter changes, so they may not be synchronized with cell properties:
	FREQ_HZ = 124998749 
Please resolve any mismatches by directly setting properties on BD cell </TimeController_0> to completely resolve these warnings.
WARNING: [BD 41-927] Following properties on pin /TimeController_0/rtio_clk have been updated from connected ip, but BD cell '/TimeController_0' does not accept parameter changes, so they may not be synchronized with cell properties:
	FREQ_HZ = 125000000 
Please resolve any mismatches by directly setting properties on BD cell </TimeController_0> to completely resolve these warnings.
WARNING: [BD 41-927] Following properties on pin /TTL_out_0/s_axi_aclk have been updated from connected ip, but BD cell '/TTL_out_0' does not accept parameter changes, so they may not be synchronized with cell properties:
	FREQ_HZ = 124998749 
Please resolve any mismatches by directly setting properties on BD cell </TTL_out_0> to completely resolve these warnings.
WARNING: [BD 41-927] Following properties on pin /TTL_out_0/rtio_clk have been updated from connected ip, but BD cell '/TTL_out_0' does not accept parameter changes, so they may not be synchronized with cell properties:
	FREQ_HZ = 125000000 
Please resolve any mismatches by directly setting properties on BD cell </TTL_out_0> to completely resolve these warnings.
WARNING: [BD 41-927] Following properties on pin /TTL_out_1/s_axi_aclk have been updated from connected ip, but BD cell '/TTL_out_1' does not accept parameter changes, so they may not be synchronized with cell properties:
	FREQ_HZ = 124998749 
Please resolve any mismatches by directly setting properties on BD cell </TTL_out_1> to completely resolve these warnings.
WARNING: [BD 41-927] Following properties on pin /TTL_out_1/rtio_clk have been updated from connected ip, but BD cell '/TTL_out_1' does not accept parameter changes, so they may not be synchronized with cell properties:
	FREQ_HZ = 125000000 
Please resolve any mismatches by directly setting properties on BD cell </TTL_out_1> to completely resolve these warnings.
WARNING: [BD 41-927] Following properties on pin /TTL_out_2/s_axi_aclk have been updated from connected ip, but BD cell '/TTL_out_2' does not accept parameter changes, so they may not be synchronized with cell properties:
	FREQ_HZ = 124998749 
Please resolve any mismatches by directly setting properties on BD cell </TTL_out_2> to completely resolve these warnings.
WARNING: [BD 41-927] Following properties on pin /TTL_out_2/rtio_clk have been updated from connected ip, but BD cell '/TTL_out_2' does not accept parameter changes, so they may not be synchronized with cell properties:
	FREQ_HZ = 125000000 
Please resolve any mismatches by directly setting properties on BD cell </TTL_out_2> to completely resolve these warnings.
WARNING: [BD 41-927] Following properties on pin /TTL_out_3/s_axi_aclk have been updated from connected ip, but BD cell '/TTL_out_3' does not accept parameter changes, so they may not be synchronized with cell properties:
	FREQ_HZ = 124998749 
Please resolve any mismatches by directly setting properties on BD cell </TTL_out_3> to completely resolve these warnings.
WARNING: [BD 41-927] Following properties on pin /TTL_out_3/rtio_clk have been updated from connected ip, but BD cell '/TTL_out_3' does not accept parameter changes, so they may not be synchronized with cell properties:
	FREQ_HZ = 125000000 
Please resolve any mismatches by directly setting properties on BD cell </TTL_out_3> to completely resolve these warnings.
WARNING: [BD 41-927] Following properties on pin /TTLx8_out_0/s_axi_aclk have been updated from connected ip, but BD cell '/TTLx8_out_0' does not accept parameter changes, so they may not be synchronized with cell properties:
	FREQ_HZ = 124998749 
Please resolve any mismatches by directly setting properties on BD cell </TTLx8_out_0> to completely resolve these warnings.
WARNING: [BD 41-927] Following properties on pin /TTLx8_out_0/rtio_clk have been updated from connected ip, but BD cell '/TTLx8_out_0' does not accept parameter changes, so they may not be synchronized with cell properties:
	FREQ_HZ = 125000000 
Please resolve any mismatches by directly setting properties on BD cell </TTLx8_out_0> to completely resolve these warnings.
WARNING: [BD 41-927] Following properties on pin /TTLx8_out_1/s_axi_aclk have been updated from connected ip, but BD cell '/TTLx8_out_1' does not accept parameter changes, so they may not be synchronized with cell properties:
	FREQ_HZ = 124998749 
Please resolve any mismatches by directly setting properties on BD cell </TTLx8_out_1> to completely resolve these warnings.
WARNING: [BD 41-927] Following properties on pin /TTLx8_out_1/rtio_clk have been updated from connected ip, but BD cell '/TTLx8_out_1' does not accept parameter changes, so they may not be synchronized with cell properties:
	FREQ_HZ = 125000000 
Please resolve any mismatches by directly setting properties on BD cell </TTLx8_out_1> to completely resolve these warnings.
WARNING: [BD 41-927] Following properties on pin /TTLx8_out_2/s_axi_aclk have been updated from connected ip, but BD cell '/TTLx8_out_2' does not accept parameter changes, so they may not be synchronized with cell properties:
	FREQ_HZ = 124998749 
Please resolve any mismatches by directly setting properties on BD cell </TTLx8_out_2> to completely resolve these warnings.
WARNING: [BD 41-927] Following properties on pin /TTLx8_out_2/rtio_clk have been updated from connected ip, but BD cell '/TTLx8_out_2' does not accept parameter changes, so they may not be synchronized with cell properties:
	FREQ_HZ = 125000000 
Please resolve any mismatches by directly setting properties on BD cell </TTLx8_out_2> to completely resolve these warnings.
WARNING: [BD 41-927] Following properties on pin /TTLx8_out_3/s_axi_aclk have been updated from connected ip, but BD cell '/TTLx8_out_3' does not accept parameter changes, so they may not be synchronized with cell properties:
	FREQ_HZ = 124998749 
Please resolve any mismatches by directly setting properties on BD cell </TTLx8_out_3> to completely resolve these warnings.
WARNING: [BD 41-927] Following properties on pin /TTLx8_out_3/rtio_clk have been updated from connected ip, but BD cell '/TTLx8_out_3' does not accept parameter changes, so they may not be synchronized with cell properties:
	FREQ_HZ = 125000000 
Please resolve any mismatches by directly setting properties on BD cell </TTLx8_out_3> to completely resolve these warnings.
WARNING: [BD 41-927] Following properties on pin /TTLx8_out_4/s_axi_aclk have been updated from connected ip, but BD cell '/TTLx8_out_4' does not accept parameter changes, so they may not be synchronized with cell properties:
	FREQ_HZ = 124998749 
Please resolve any mismatches by directly setting properties on BD cell </TTLx8_out_4> to completely resolve these warnings.
WARNING: [BD 41-927] Following properties on pin /TTLx8_out_4/rtio_clk have been updated from connected ip, but BD cell '/TTLx8_out_4' does not accept parameter changes, so they may not be synchronized with cell properties:
	FREQ_HZ = 125000000 
Please resolve any mismatches by directly setting properties on BD cell </TTLx8_out_4> to completely resolve these warnings.
WARNING: [BD 41-927] Following properties on pin /EdgeCounter_0/s_axi_aclk have been updated from connected ip, but BD cell '/EdgeCounter_0' does not accept parameter changes, so they may not be synchronized with cell properties:
	FREQ_HZ = 124998749 
Please resolve any mismatches by directly setting properties on BD cell </EdgeCounter_0> to completely resolve these warnings.
WARNING: [BD 41-927] Following properties on pin /EdgeCounter_0/rtio_clk have been updated from connected ip, but BD cell '/EdgeCounter_0' does not accept parameter changes, so they may not be synchronized with cell properties:
	FREQ_HZ = 125000000 
Please resolve any mismatches by directly setting properties on BD cell </EdgeCounter_0> to completely resolve these warnings.
WARNING: [BD 41-927] Following properties on pin /EdgeCounter_1/s_axi_aclk have been updated from connected ip, but BD cell '/EdgeCounter_1' does not accept parameter changes, so they may not be synchronized with cell properties:
	FREQ_HZ = 124998749 
Please resolve any mismatches by directly setting properties on BD cell </EdgeCounter_1> to completely resolve these warnings.
WARNING: [BD 41-927] Following properties on pin /EdgeCounter_1/rtio_clk have been updated from connected ip, but BD cell '/EdgeCounter_1' does not accept parameter changes, so they may not be synchronized with cell properties:
	FREQ_HZ = 125000000 
Please resolve any mismatches by directly setting properties on BD cell </EdgeCounter_1> to completely resolve these warnings.
WARNING: [BD 41-927] Following properties on pin /EdgeCounter_2/s_axi_aclk have been updated from connected ip, but BD cell '/EdgeCounter_2' does not accept parameter changes, so they may not be synchronized with cell properties:
	FREQ_HZ = 124998749 
Please resolve any mismatches by directly setting properties on BD cell </EdgeCounter_2> to completely resolve these warnings.
WARNING: [BD 41-927] Following properties on pin /EdgeCounter_2/rtio_clk have been updated from connected ip, but BD cell '/EdgeCounter_2' does not accept parameter changes, so they may not be synchronized with cell properties:
	FREQ_HZ = 125000000 
Please resolve any mismatches by directly setting properties on BD cell </EdgeCounter_2> to completely resolve these warnings.
WARNING: [BD 41-927] Following properties on pin /EdgeCounter_3/s_axi_aclk have been updated from connected ip, but BD cell '/EdgeCounter_3' does not accept parameter changes, so they may not be synchronized with cell properties:
	FREQ_HZ = 124998749 
Please resolve any mismatches by directly setting properties on BD cell </EdgeCounter_3> to completely resolve these warnings.
WARNING: [BD 41-927] Following properties on pin /EdgeCounter_3/rtio_clk have been updated from connected ip, but BD cell '/EdgeCounter_3' does not accept parameter changes, so they may not be synchronized with cell properties:
	FREQ_HZ = 125000000 
Please resolve any mismatches by directly setting properties on BD cell </EdgeCounter_3> to completely resolve these warnings.
WARNING: [BD 41-927] Following properties on pin /EdgeCounter_4/s_axi_aclk have been updated from connected ip, but BD cell '/EdgeCounter_4' does not accept parameter changes, so they may not be synchronized with cell properties:
	FREQ_HZ = 124998749 
Please resolve any mismatches by directly setting properties on BD cell </EdgeCounter_4> to completely resolve these warnings.
WARNING: [BD 41-927] Following properties on pin /EdgeCounter_4/rtio_clk have been updated from connected ip, but BD cell '/EdgeCounter_4' does not accept parameter changes, so they may not be synchronized with cell properties:
	FREQ_HZ = 125000000 
Please resolve any mismatches by directly setting properties on BD cell </EdgeCounter_4> to completely resolve these warnings.
WARNING: [BD 41-927] Following properties on pin /EdgeCounter_5/s_axi_aclk have been updated from connected ip, but BD cell '/EdgeCounter_5' does not accept parameter changes, so they may not be synchronized with cell properties:
	FREQ_HZ = 124998749 
Please resolve any mismatches by directly setting properties on BD cell </EdgeCounter_5> to completely resolve these warnings.
WARNING: [BD 41-927] Following properties on pin /EdgeCounter_5/rtio_clk have been updated from connected ip, but BD cell '/EdgeCounter_5' does not accept parameter changes, so they may not be synchronized with cell properties:
	FREQ_HZ = 125000000 
Please resolve any mismatches by directly setting properties on BD cell </EdgeCounter_5> to completely resolve these warnings.
WARNING: [BD 41-927] Following properties on pin /EdgeCounter_6/s_axi_aclk have been updated from connected ip, but BD cell '/EdgeCounter_6' does not accept parameter changes, so they may not be synchronized with cell properties:
	FREQ_HZ = 124998749 
Please resolve any mismatches by directly setting properties on BD cell </EdgeCounter_6> to completely resolve these warnings.
WARNING: [BD 41-927] Following properties on pin /EdgeCounter_6/rtio_clk have been updated from connected ip, but BD cell '/EdgeCounter_6' does not accept parameter changes, so they may not be synchronized with cell properties:
	FREQ_HZ = 125000000 
Please resolve any mismatches by directly setting properties on BD cell </EdgeCounter_6> to completely resolve these warnings.
WARNING: [BD 41-927] Following properties on pin /EdgeCounter_7/s_axi_aclk have been updated from connected ip, but BD cell '/EdgeCounter_7' does not accept parameter changes, so they may not be synchronized with cell properties:
	FREQ_HZ = 124998749 
Please resolve any mismatches by directly setting properties on BD cell </EdgeCounter_7> to completely resolve these warnings.
WARNING: [BD 41-927] Following properties on pin /EdgeCounter_7/rtio_clk have been updated from connected ip, but BD cell '/EdgeCounter_7' does not accept parameter changes, so they may not be synchronized with cell properties:
	FREQ_HZ = 125000000 
Please resolve any mismatches by directly setting properties on BD cell </EdgeCounter_7> to completely resolve these warnings.
WARNING: [BD 41-927] Following properties on pin /EdgeCounter_8/s_axi_aclk have been updated from connected ip, but BD cell '/EdgeCounter_8' does not accept parameter changes, so they may not be synchronized with cell properties:
	FREQ_HZ = 124998749 
Please resolve any mismatches by directly setting properties on BD cell </EdgeCounter_8> to completely resolve these warnings.
WARNING: [BD 41-927] Following properties on pin /EdgeCounter_8/rtio_clk have been updated from connected ip, but BD cell '/EdgeCounter_8' does not accept parameter changes, so they may not be synchronized with cell properties:
	FREQ_HZ = 125000000 
Please resolve any mismatches by directly setting properties on BD cell </EdgeCounter_8> to completely resolve these warnings.
WARNING: [BD 41-927] Following properties on pin /EdgeCounter_9/s_axi_aclk have been updated from connected ip, but BD cell '/EdgeCounter_9' does not accept parameter changes, so they may not be synchronized with cell properties:
	FREQ_HZ = 124998749 
Please resolve any mismatches by directly setting properties on BD cell </EdgeCounter_9> to completely resolve these warnings.
WARNING: [BD 41-927] Following properties on pin /EdgeCounter_9/rtio_clk have been updated from connected ip, but BD cell '/EdgeCounter_9' does not accept parameter changes, so they may not be synchronized with cell properties:
	FREQ_HZ = 125000000 
Please resolve any mismatches by directly setting properties on BD cell </EdgeCounter_9> to completely resolve these warnings.
WARNING: [BD 41-927] Following properties on pin /DAC_Controller_0/s_axi_aclk have been updated from connected ip, but BD cell '/DAC_Controller_0' does not accept parameter changes, so they may not be synchronized with cell properties:
	FREQ_HZ = 124998749 
Please resolve any mismatches by directly setting properties on BD cell </DAC_Controller_0> to completely resolve these warnings.
WARNING: [BD 41-927] Following properties on pin /DAC_Controller_0/m00_axis_aclk have been updated from connected ip, but BD cell '/DAC_Controller_0' does not accept parameter changes, so they may not be synchronized with cell properties:
	FREQ_HZ = 125000000 
Please resolve any mismatches by directly setting properties on BD cell </DAC_Controller_0> to completely resolve these warnings.
WARNING: [BD 41-927] Following properties on pin /DAC_Controller_0/rtio_clk have been updated from connected ip, but BD cell '/DAC_Controller_0' does not accept parameter changes, so they may not be synchronized with cell properties:
	FREQ_HZ = 125000000 
Please resolve any mismatches by directly setting properties on BD cell </DAC_Controller_0> to completely resolve these warnings.
WARNING: [BD 41-927] Following properties on pin /DAC_Controller_1/s_axi_aclk have been updated from connected ip, but BD cell '/DAC_Controller_1' does not accept parameter changes, so they may not be synchronized with cell properties:
	FREQ_HZ = 124998749 
Please resolve any mismatches by directly setting properties on BD cell </DAC_Controller_1> to completely resolve these warnings.
WARNING: [BD 41-927] Following properties on pin /DAC_Controller_1/m00_axis_aclk have been updated from connected ip, but BD cell '/DAC_Controller_1' does not accept parameter changes, so they may not be synchronized with cell properties:
	FREQ_HZ = 125000000 
Please resolve any mismatches by directly setting properties on BD cell </DAC_Controller_1> to completely resolve these warnings.
WARNING: [BD 41-927] Following properties on pin /DAC_Controller_1/rtio_clk have been updated from connected ip, but BD cell '/DAC_Controller_1' does not accept parameter changes, so they may not be synchronized with cell properties:
	FREQ_HZ = 125000000 
Please resolve any mismatches by directly setting properties on BD cell </DAC_Controller_1> to completely resolve these warnings.
WARNING: [BD 41-927] Following properties on pin /DAC_Controller_2/s_axi_aclk have been updated from connected ip, but BD cell '/DAC_Controller_2' does not accept parameter changes, so they may not be synchronized with cell properties:
	FREQ_HZ = 124998749 
Please resolve any mismatches by directly setting properties on BD cell </DAC_Controller_2> to completely resolve these warnings.
WARNING: [BD 41-927] Following properties on pin /DAC_Controller_2/m00_axis_aclk have been updated from connected ip, but BD cell '/DAC_Controller_2' does not accept parameter changes, so they may not be synchronized with cell properties:
	FREQ_HZ = 125000000 
Please resolve any mismatches by directly setting properties on BD cell </DAC_Controller_2> to completely resolve these warnings.
WARNING: [BD 41-927] Following properties on pin /DAC_Controller_2/rtio_clk have been updated from connected ip, but BD cell '/DAC_Controller_2' does not accept parameter changes, so they may not be synchronized with cell properties:
	FREQ_HZ = 125000000 
Please resolve any mismatches by directly setting properties on BD cell </DAC_Controller_2> to completely resolve these warnings.
WARNING: [BD 41-927] Following properties on pin /DAC_Controller_3/s_axi_aclk have been updated from connected ip, but BD cell '/DAC_Controller_3' does not accept parameter changes, so they may not be synchronized with cell properties:
	FREQ_HZ = 124998749 
Please resolve any mismatches by directly setting properties on BD cell </DAC_Controller_3> to completely resolve these warnings.
WARNING: [BD 41-927] Following properties on pin /DAC_Controller_3/m00_axis_aclk have been updated from connected ip, but BD cell '/DAC_Controller_3' does not accept parameter changes, so they may not be synchronized with cell properties:
	FREQ_HZ = 125000000 
Please resolve any mismatches by directly setting properties on BD cell </DAC_Controller_3> to completely resolve these warnings.
WARNING: [BD 41-927] Following properties on pin /DAC_Controller_3/rtio_clk have been updated from connected ip, but BD cell '/DAC_Controller_3' does not accept parameter changes, so they may not be synchronized with cell properties:
	FREQ_HZ = 125000000 
Please resolve any mismatches by directly setting properties on BD cell </DAC_Controller_3> to completely resolve these warnings.
WARNING: [BD 41-927] Following properties on pin /DAC_Controller_4/s_axi_aclk have been updated from connected ip, but BD cell '/DAC_Controller_4' does not accept parameter changes, so they may not be synchronized with cell properties:
	FREQ_HZ = 124998749 
Please resolve any mismatches by directly setting properties on BD cell </DAC_Controller_4> to completely resolve these warnings.
WARNING: [BD 41-927] Following properties on pin /DAC_Controller_4/m00_axis_aclk have been updated from connected ip, but BD cell '/DAC_Controller_4' does not accept parameter changes, so they may not be synchronized with cell properties:
	FREQ_HZ = 125000000 
Please resolve any mismatches by directly setting properties on BD cell </DAC_Controller_4> to completely resolve these warnings.
WARNING: [BD 41-927] Following properties on pin /DAC_Controller_4/rtio_clk have been updated from connected ip, but BD cell '/DAC_Controller_4' does not accept parameter changes, so they may not be synchronized with cell properties:
	FREQ_HZ = 125000000 
Please resolve any mismatches by directly setting properties on BD cell </DAC_Controller_4> to completely resolve these warnings.
WARNING: [BD 41-927] Following properties on pin /DAC_Controller_5/s_axi_aclk have been updated from connected ip, but BD cell '/DAC_Controller_5' does not accept parameter changes, so they may not be synchronized with cell properties:
	FREQ_HZ = 124998749 
Please resolve any mismatches by directly setting properties on BD cell </DAC_Controller_5> to completely resolve these warnings.
WARNING: [BD 41-927] Following properties on pin /DAC_Controller_5/m00_axis_aclk have been updated from connected ip, but BD cell '/DAC_Controller_5' does not accept parameter changes, so they may not be synchronized with cell properties:
	FREQ_HZ = 125000000 
Please resolve any mismatches by directly setting properties on BD cell </DAC_Controller_5> to completely resolve these warnings.
WARNING: [BD 41-927] Following properties on pin /DAC_Controller_5/rtio_clk have been updated from connected ip, but BD cell '/DAC_Controller_5' does not accept parameter changes, so they may not be synchronized with cell properties:
	FREQ_HZ = 125000000 
Please resolve any mismatches by directly setting properties on BD cell </DAC_Controller_5> to completely resolve these warnings.
WARNING: [BD 41-927] Following properties on pin /DAC_Controller_6/s_axi_aclk have been updated from connected ip, but BD cell '/DAC_Controller_6' does not accept parameter changes, so they may not be synchronized with cell properties:
	FREQ_HZ = 124998749 
Please resolve any mismatches by directly setting properties on BD cell </DAC_Controller_6> to completely resolve these warnings.
WARNING: [BD 41-927] Following properties on pin /DAC_Controller_6/m00_axis_aclk have been updated from connected ip, but BD cell '/DAC_Controller_6' does not accept parameter changes, so they may not be synchronized with cell properties:
	FREQ_HZ = 125000000 
Please resolve any mismatches by directly setting properties on BD cell </DAC_Controller_6> to completely resolve these warnings.
WARNING: [BD 41-927] Following properties on pin /DAC_Controller_6/rtio_clk have been updated from connected ip, but BD cell '/DAC_Controller_6' does not accept parameter changes, so they may not be synchronized with cell properties:
	FREQ_HZ = 125000000 
Please resolve any mismatches by directly setting properties on BD cell </DAC_Controller_6> to completely resolve these warnings.
WARNING: [BD 41-927] Following properties on pin /DAC_Controller_7/s_axi_aclk have been updated from connected ip, but BD cell '/DAC_Controller_7' does not accept parameter changes, so they may not be synchronized with cell properties:
	FREQ_HZ = 124998749 
Please resolve any mismatches by directly setting properties on BD cell </DAC_Controller_7> to completely resolve these warnings.
WARNING: [BD 41-927] Following properties on pin /DAC_Controller_7/m00_axis_aclk have been updated from connected ip, but BD cell '/DAC_Controller_7' does not accept parameter changes, so they may not be synchronized with cell properties:
	FREQ_HZ = 125000000 
Please resolve any mismatches by directly setting properties on BD cell </DAC_Controller_7> to completely resolve these warnings.
WARNING: [BD 41-927] Following properties on pin /DAC_Controller_7/rtio_clk have been updated from connected ip, but BD cell '/DAC_Controller_7' does not accept parameter changes, so they may not be synchronized with cell properties:
	FREQ_HZ = 125000000 
Please resolve any mismatches by directly setting properties on BD cell </DAC_Controller_7> to completely resolve these warnings.
Wrote  : <E:\RFSoC\GIT\RFSoC\RFSoC_Design_V1_1\IP_File_04\RFSoC_Main\RFSoC_Main\RFSoC_Main.srcs\sources_1\bd\RFSoC_Main_blk\RFSoC_Main_blk.bd> 
Wrote  : <E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_1/IP_File_04/RFSoC_Main/RFSoC_Main/RFSoC_Main.srcs/sources_1/bd/RFSoC_Main_blk/ui/bd_1203c447.ui> 
VHDL Output written to : E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_1/IP_File_04/RFSoC_Main/RFSoC_Main/RFSoC_Main.gen/sources_1/bd/RFSoC_Main_blk/synth/RFSoC_Main_blk.v
VHDL Output written to : E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_1/IP_File_04/RFSoC_Main/RFSoC_Main/RFSoC_Main.gen/sources_1/bd/RFSoC_Main_blk/sim/RFSoC_Main_blk.v
VHDL Output written to : E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_1/IP_File_04/RFSoC_Main/RFSoC_Main/RFSoC_Main.gen/sources_1/bd/RFSoC_Main_blk/hdl/RFSoC_Main_blk_wrapper.v
make_wrapper: Time (s): cpu = 00:00:39 ; elapsed = 00:00:39 . Memory (MB): peak = 2992.191 ; gain = 235.738
add_files -norecurse e:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_1/IP_File_04/RFSoC_Main/RFSoC_Main/RFSoC_Main.gen/sources_1/bd/RFSoC_Main_blk/hdl/RFSoC_Main_blk_wrapper.v
launch_runs impl_1 -to_step write_bitstream
INFO: [BD 41-1662] The design 'RFSoC_Main_blk.bd' is already validated. Therefore parameter propagation will not be re-run.
Wrote  : <E:\RFSoC\GIT\RFSoC\RFSoC_Design_V1_1\IP_File_04\RFSoC_Main\RFSoC_Main\RFSoC_Main.srcs\sources_1\bd\RFSoC_Main_blk\RFSoC_Main_blk.bd> 
Wrote  : <E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_1/IP_File_04/RFSoC_Main/RFSoC_Main/RFSoC_Main.srcs/sources_1/bd/RFSoC_Main_blk/ui/bd_1203c447.ui> 
VHDL Output written to : E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_1/IP_File_04/RFSoC_Main/RFSoC_Main/RFSoC_Main.gen/sources_1/bd/RFSoC_Main_blk/synth/RFSoC_Main_blk.v
VHDL Output written to : E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_1/IP_File_04/RFSoC_Main/RFSoC_Main/RFSoC_Main.gen/sources_1/bd/RFSoC_Main_blk/sim/RFSoC_Main_blk.v
VHDL Output written to : E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_1/IP_File_04/RFSoC_Main/RFSoC_Main/RFSoC_Main.gen/sources_1/bd/RFSoC_Main_blk/hdl/RFSoC_Main_blk_wrapper.v
INFO: [BD 41-1029] Generation completed for the IP Integrator block proc_sys_reset_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block clk_wiz_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block TimeController_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_interconnect_0/xbar .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_interconnect_0/tier2_xbar_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_interconnect_0/tier2_xbar_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_interconnect_0/tier2_xbar_2 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_interconnect_0/tier2_xbar_3 .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file 'e:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_1/IP_File_04/RFSoC_Main/RFSoC_Main/RFSoC_Main.gen/sources_1/bd/RFSoC_Main_blk/ip/RFSoC_Main_blk_auto_ds_0/RFSoC_Main_blk_auto_ds_0_ooc.xdc'
WARNING: [IP_Flow 19-5611] Unable to find an associated reset port for the interface 'S_AXI'. A default connection has been created.
WARNING: [IP_Flow 19-5611] Unable to find an associated reset port for the interface 'M_AXI'. A default connection has been created.
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_interconnect_0/m28_couplers/auto_ds .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file 'e:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_1/IP_File_04/RFSoC_Main/RFSoC_Main/RFSoC_Main.gen/sources_1/bd/RFSoC_Main_blk/ip/RFSoC_Main_blk_auto_pc_0/RFSoC_Main_blk_auto_pc_0_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_interconnect_0/m28_couplers/auto_pc .
INFO: [BD 41-1029] Generation completed for the IP Integrator block TTL_out_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block TTL_out_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block TTL_out_2 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block TTL_out_3 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block TTLx8_out_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block TTLx8_out_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block TTLx8_out_2 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block TTLx8_out_3 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block TTLx8_out_4 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block EdgeCounter_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block EdgeCounter_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block EdgeCounter_2 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block EdgeCounter_3 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block EdgeCounter_4 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block EdgeCounter_5 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block EdgeCounter_6 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block EdgeCounter_7 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block EdgeCounter_8 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block EdgeCounter_9 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block DAC_Controller_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block DAC_Controller_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block DAC_Controller_2 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block DAC_Controller_3 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block DAC_Controller_4 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block DAC_Controller_5 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block DAC_Controller_6 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block DAC_Controller_7 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block usp_rf_data_converter_0 .
INFO: [xilinx.com:ip:zynq_ultra_ps_e:3.3-0] RFSoC_Main_blk_zynq_ultra_ps_e_0_0: 
Changes in your design (including the PCW configuration settings) are not automatically exported from Vivado to Xilinx's SDK, Petalinux or Yocto.
This is by design to avoid disrupting existing embedded development efforts. To have any changes of your design taking effect in the embedded software flow please export your
design by going through Vivado's main menu, click on File, then Export finally select Export Hardware, please ensure you click on the Include BitStream option.
The auto-generated HDF file is all you need to import in Xilinx's SDK, Petalinux or Yocto for your changes to be reflected in the Embedded Software Flow.
For more information, please consult PG201, section: Exporting PCW Settings to Embedded Software Flows
INFO: [PSU-0] Address Range of DDR (0x7ff00000 to 0x7fffffff) is reserved by PMU for internal purpose.
WARNING: [IP_Flow 19-5611] Unable to find an associated reset port for the interface 'M_AXI_HPM0_FPD'. A default connection has been created.
INFO: [BD 41-1029] Generation completed for the IP Integrator block zynq_ultra_ps_e_0 .
Exporting to file E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_1/IP_File_04/RFSoC_Main/RFSoC_Main/RFSoC_Main.gen/sources_1/bd/RFSoC_Main_blk/hw_handoff/RFSoC_Main_blk.hwh
Generated Block Design Tcl file E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_1/IP_File_04/RFSoC_Main/RFSoC_Main/RFSoC_Main.gen/sources_1/bd/RFSoC_Main_blk/hw_handoff/RFSoC_Main_blk_bd.tcl
Generated Hardware Definition File E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_1/IP_File_04/RFSoC_Main/RFSoC_Main/RFSoC_Main.gen/sources_1/bd/RFSoC_Main_blk/synth/RFSoC_Main_blk.hwdef
INFO: [IP_Flow 19-7066] Running IP cache check for IP RFSoC_Main_blk_DAC_Controller_0_0
INFO: [IP_Flow 19-7066] Running IP cache check for IP RFSoC_Main_blk_DAC_Controller_1_0
INFO: [IP_Flow 19-7066] Running IP cache check for IP RFSoC_Main_blk_DAC_Controller_2_0
INFO: [IP_Flow 19-7066] Running IP cache check for IP RFSoC_Main_blk_DAC_Controller_3_0
INFO: [IP_Flow 19-7066] Running IP cache check for IP RFSoC_Main_blk_DAC_Controller_4_0
INFO: [IP_Flow 19-7066] Running IP cache check for IP RFSoC_Main_blk_DAC_Controller_5_0
INFO: [IP_Flow 19-7066] Running IP cache check for IP RFSoC_Main_blk_DAC_Controller_6_0
INFO: [IP_Flow 19-7066] Running IP cache check for IP RFSoC_Main_blk_DAC_Controller_7_0
INFO: [IP_Flow 19-7066] Running IP cache check for IP RFSoC_Main_blk_EdgeCounter_0_0
INFO: [IP_Flow 19-7066] Running IP cache check for IP RFSoC_Main_blk_EdgeCounter_1_0
INFO: [IP_Flow 19-7066] Running IP cache check for IP RFSoC_Main_blk_EdgeCounter_2_0
INFO: [IP_Flow 19-7066] Running IP cache check for IP RFSoC_Main_blk_EdgeCounter_3_0
INFO: [IP_Flow 19-7066] Running IP cache check for IP RFSoC_Main_blk_EdgeCounter_4_0
INFO: [IP_Flow 19-7066] Running IP cache check for IP RFSoC_Main_blk_EdgeCounter_5_0
INFO: [IP_Flow 19-7066] Running IP cache check for IP RFSoC_Main_blk_EdgeCounter_6_0
INFO: [IP_Flow 19-7066] Running IP cache check for IP RFSoC_Main_blk_EdgeCounter_7_0
INFO: [IP_Flow 19-7066] Running IP cache check for IP RFSoC_Main_blk_EdgeCounter_8_0
INFO: [IP_Flow 19-7066] Running IP cache check for IP RFSoC_Main_blk_EdgeCounter_9_0
INFO: [IP_Flow 19-7066] Running IP cache check for IP RFSoC_Main_blk_TTL_out_0_0
INFO: [IP_Flow 19-7066] Running IP cache check for IP RFSoC_Main_blk_TTL_out_1_0
INFO: [IP_Flow 19-7066] Running IP cache check for IP RFSoC_Main_blk_TTL_out_2_0
INFO: [IP_Flow 19-7066] Running IP cache check for IP RFSoC_Main_blk_TTL_out_3_0
INFO: [IP_Flow 19-7066] Running IP cache check for IP RFSoC_Main_blk_TTLx8_out_0_0
INFO: [IP_Flow 19-7066] Running IP cache check for IP RFSoC_Main_blk_TTLx8_out_1_0
INFO: [IP_Flow 19-7066] Running IP cache check for IP RFSoC_Main_blk_TTLx8_out_2_0
INFO: [IP_Flow 19-7066] Running IP cache check for IP RFSoC_Main_blk_TTLx8_out_3_0
INFO: [IP_Flow 19-7066] Running IP cache check for IP RFSoC_Main_blk_TTLx8_out_4_0
INFO: [IP_Flow 19-7066] Running IP cache check for IP RFSoC_Main_blk_TimeController_0_0
INFO: [IP_Flow 19-7066] Running IP cache check for IP RFSoC_Main_blk_auto_ds_0
INFO: [IP_Flow 19-7066] Running IP cache check for IP RFSoC_Main_blk_auto_pc_0
INFO: [IP_Flow 19-7066] Running IP cache check for IP RFSoC_Main_blk_clk_wiz_0_0
INFO: [IP_Flow 19-7066] Running IP cache check for IP RFSoC_Main_blk_proc_sys_reset_0_0
INFO: [IP_Flow 19-7066] Running IP cache check for IP RFSoC_Main_blk_tier2_xbar_0_0
INFO: [IP_Flow 19-7066] Running IP cache check for IP RFSoC_Main_blk_tier2_xbar_1_0
INFO: [IP_Flow 19-7066] Running IP cache check for IP RFSoC_Main_blk_tier2_xbar_2_0
INFO: [IP_Flow 19-7066] Running IP cache check for IP RFSoC_Main_blk_tier2_xbar_3_0
INFO: [IP_Flow 19-7066] Running IP cache check for IP RFSoC_Main_blk_usp_rf_data_converter_0_0
INFO: [IP_Flow 19-7066] Running IP cache check for IP RFSoC_Main_blk_xbar_0
INFO: [IP_Flow 19-7066] Running IP cache check for IP RFSoC_Main_blk_zynq_ultra_ps_e_0_0
[Tue Feb 27 16:34:04 2024] Launched RFSoC_Main_blk_TimeController_0_0_synth_1, RFSoC_Main_blk_TTL_out_3_0_synth_1, RFSoC_Main_blk_xbar_0_synth_1, RFSoC_Main_blk_TTLx8_out_0_0_synth_1, RFSoC_Main_blk_TTLx8_out_1_0_synth_1, RFSoC_Main_blk_tier2_xbar_1_0_synth_1, RFSoC_Main_blk_tier2_xbar_2_0_synth_1, RFSoC_Main_blk_tier2_xbar_3_0_synth_1, RFSoC_Main_blk_TTL_out_0_0_synth_1, RFSoC_Main_blk_proc_sys_reset_0_0_synth_1, RFSoC_Main_blk_TTL_out_2_0_synth_1, RFSoC_Main_blk_auto_pc_0_synth_1, RFSoC_Main_blk_TTLx8_out_2_0_synth_1, RFSoC_Main_blk_TTLx8_out_3_0_synth_1, RFSoC_Main_blk_auto_ds_0_synth_1, RFSoC_Main_blk_TTLx8_out_4_0_synth_1, RFSoC_Main_blk_EdgeCounter_0_0_synth_1, RFSoC_Main_blk_EdgeCounter_1_0_synth_1, RFSoC_Main_blk_tier2_xbar_0_0_synth_1, RFSoC_Main_blk_TTL_out_1_0_synth_1, RFSoC_Main_blk_clk_wiz_0_0_synth_1, RFSoC_Main_blk_DAC_Controller_0_0_synth_1, RFSoC_Main_blk_DAC_Controller_4_0_synth_1, RFSoC_Main_blk_EdgeCounter_7_0_synth_1, RFSoC_Main_blk_DAC_Controller_7_0_synth_1, RFSoC_Main_blk_EdgeCounter_9_0_synth_1, RFSoC_Main_blk_EdgeCounter_3_0_synth_1, RFSoC_Main_blk_DAC_Controller_1_0_synth_1, RFSoC_Main_blk_EdgeCounter_2_0_synth_1, RFSoC_Main_blk_EdgeCounter_6_0_synth_1, RFSoC_Main_blk_EdgeCounter_8_0_synth_1, RFSoC_Main_blk_DAC_Controller_2_0_synth_1, RFSoC_Main_blk_DAC_Controller_5_0_synth_1, RFSoC_Main_blk_EdgeCounter_5_0_synth_1, RFSoC_Main_blk_DAC_Controller_3_0_synth_1, RFSoC_Main_blk_EdgeCounter_4_0_synth_1, RFSoC_Main_blk_DAC_Controller_6_0_synth_1, RFSoC_Main_blk_zynq_ultra_ps_e_0_0_synth_1, RFSoC_Main_blk_usp_rf_data_converter_0_0_synth_1, synth_1...
Run output will be captured here:
RFSoC_Main_blk_TimeController_0_0_synth_1: E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_1/IP_File_04/RFSoC_Main/RFSoC_Main/RFSoC_Main.runs/RFSoC_Main_blk_TimeController_0_0_synth_1/runme.log
RFSoC_Main_blk_TTL_out_3_0_synth_1: E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_1/IP_File_04/RFSoC_Main/RFSoC_Main/RFSoC_Main.runs/RFSoC_Main_blk_TTL_out_3_0_synth_1/runme.log
RFSoC_Main_blk_xbar_0_synth_1: E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_1/IP_File_04/RFSoC_Main/RFSoC_Main/RFSoC_Main.runs/RFSoC_Main_blk_xbar_0_synth_1/runme.log
RFSoC_Main_blk_TTLx8_out_0_0_synth_1: E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_1/IP_File_04/RFSoC_Main/RFSoC_Main/RFSoC_Main.runs/RFSoC_Main_blk_TTLx8_out_0_0_synth_1/runme.log
RFSoC_Main_blk_TTLx8_out_1_0_synth_1: E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_1/IP_File_04/RFSoC_Main/RFSoC_Main/RFSoC_Main.runs/RFSoC_Main_blk_TTLx8_out_1_0_synth_1/runme.log
RFSoC_Main_blk_tier2_xbar_1_0_synth_1: E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_1/IP_File_04/RFSoC_Main/RFSoC_Main/RFSoC_Main.runs/RFSoC_Main_blk_tier2_xbar_1_0_synth_1/runme.log
RFSoC_Main_blk_tier2_xbar_2_0_synth_1: E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_1/IP_File_04/RFSoC_Main/RFSoC_Main/RFSoC_Main.runs/RFSoC_Main_blk_tier2_xbar_2_0_synth_1/runme.log
RFSoC_Main_blk_tier2_xbar_3_0_synth_1: E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_1/IP_File_04/RFSoC_Main/RFSoC_Main/RFSoC_Main.runs/RFSoC_Main_blk_tier2_xbar_3_0_synth_1/runme.log
RFSoC_Main_blk_TTL_out_0_0_synth_1: E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_1/IP_File_04/RFSoC_Main/RFSoC_Main/RFSoC_Main.runs/RFSoC_Main_blk_TTL_out_0_0_synth_1/runme.log
RFSoC_Main_blk_proc_sys_reset_0_0_synth_1: E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_1/IP_File_04/RFSoC_Main/RFSoC_Main/RFSoC_Main.runs/RFSoC_Main_blk_proc_sys_reset_0_0_synth_1/runme.log
RFSoC_Main_blk_TTL_out_2_0_synth_1: E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_1/IP_File_04/RFSoC_Main/RFSoC_Main/RFSoC_Main.runs/RFSoC_Main_blk_TTL_out_2_0_synth_1/runme.log
RFSoC_Main_blk_auto_pc_0_synth_1: E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_1/IP_File_04/RFSoC_Main/RFSoC_Main/RFSoC_Main.runs/RFSoC_Main_blk_auto_pc_0_synth_1/runme.log
RFSoC_Main_blk_TTLx8_out_2_0_synth_1: E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_1/IP_File_04/RFSoC_Main/RFSoC_Main/RFSoC_Main.runs/RFSoC_Main_blk_TTLx8_out_2_0_synth_1/runme.log
RFSoC_Main_blk_TTLx8_out_3_0_synth_1: E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_1/IP_File_04/RFSoC_Main/RFSoC_Main/RFSoC_Main.runs/RFSoC_Main_blk_TTLx8_out_3_0_synth_1/runme.log
RFSoC_Main_blk_auto_ds_0_synth_1: E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_1/IP_File_04/RFSoC_Main/RFSoC_Main/RFSoC_Main.runs/RFSoC_Main_blk_auto_ds_0_synth_1/runme.log
RFSoC_Main_blk_TTLx8_out_4_0_synth_1: E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_1/IP_File_04/RFSoC_Main/RFSoC_Main/RFSoC_Main.runs/RFSoC_Main_blk_TTLx8_out_4_0_synth_1/runme.log
RFSoC_Main_blk_EdgeCounter_0_0_synth_1: E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_1/IP_File_04/RFSoC_Main/RFSoC_Main/RFSoC_Main.runs/RFSoC_Main_blk_EdgeCounter_0_0_synth_1/runme.log
RFSoC_Main_blk_EdgeCounter_1_0_synth_1: E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_1/IP_File_04/RFSoC_Main/RFSoC_Main/RFSoC_Main.runs/RFSoC_Main_blk_EdgeCounter_1_0_synth_1/runme.log
RFSoC_Main_blk_tier2_xbar_0_0_synth_1: E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_1/IP_File_04/RFSoC_Main/RFSoC_Main/RFSoC_Main.runs/RFSoC_Main_blk_tier2_xbar_0_0_synth_1/runme.log
RFSoC_Main_blk_TTL_out_1_0_synth_1: E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_1/IP_File_04/RFSoC_Main/RFSoC_Main/RFSoC_Main.runs/RFSoC_Main_blk_TTL_out_1_0_synth_1/runme.log
RFSoC_Main_blk_clk_wiz_0_0_synth_1: E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_1/IP_File_04/RFSoC_Main/RFSoC_Main/RFSoC_Main.runs/RFSoC_Main_blk_clk_wiz_0_0_synth_1/runme.log
RFSoC_Main_blk_DAC_Controller_0_0_synth_1: E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_1/IP_File_04/RFSoC_Main/RFSoC_Main/RFSoC_Main.runs/RFSoC_Main_blk_DAC_Controller_0_0_synth_1/runme.log
RFSoC_Main_blk_DAC_Controller_4_0_synth_1: E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_1/IP_File_04/RFSoC_Main/RFSoC_Main/RFSoC_Main.runs/RFSoC_Main_blk_DAC_Controller_4_0_synth_1/runme.log
RFSoC_Main_blk_EdgeCounter_7_0_synth_1: E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_1/IP_File_04/RFSoC_Main/RFSoC_Main/RFSoC_Main.runs/RFSoC_Main_blk_EdgeCounter_7_0_synth_1/runme.log
RFSoC_Main_blk_DAC_Controller_7_0_synth_1: E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_1/IP_File_04/RFSoC_Main/RFSoC_Main/RFSoC_Main.runs/RFSoC_Main_blk_DAC_Controller_7_0_synth_1/runme.log
RFSoC_Main_blk_EdgeCounter_9_0_synth_1: E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_1/IP_File_04/RFSoC_Main/RFSoC_Main/RFSoC_Main.runs/RFSoC_Main_blk_EdgeCounter_9_0_synth_1/runme.log
RFSoC_Main_blk_EdgeCounter_3_0_synth_1: E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_1/IP_File_04/RFSoC_Main/RFSoC_Main/RFSoC_Main.runs/RFSoC_Main_blk_EdgeCounter_3_0_synth_1/runme.log
RFSoC_Main_blk_DAC_Controller_1_0_synth_1: E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_1/IP_File_04/RFSoC_Main/RFSoC_Main/RFSoC_Main.runs/RFSoC_Main_blk_DAC_Controller_1_0_synth_1/runme.log
RFSoC_Main_blk_EdgeCounter_2_0_synth_1: E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_1/IP_File_04/RFSoC_Main/RFSoC_Main/RFSoC_Main.runs/RFSoC_Main_blk_EdgeCounter_2_0_synth_1/runme.log
RFSoC_Main_blk_EdgeCounter_6_0_synth_1: E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_1/IP_File_04/RFSoC_Main/RFSoC_Main/RFSoC_Main.runs/RFSoC_Main_blk_EdgeCounter_6_0_synth_1/runme.log
RFSoC_Main_blk_EdgeCounter_8_0_synth_1: E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_1/IP_File_04/RFSoC_Main/RFSoC_Main/RFSoC_Main.runs/RFSoC_Main_blk_EdgeCounter_8_0_synth_1/runme.log
RFSoC_Main_blk_DAC_Controller_2_0_synth_1: E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_1/IP_File_04/RFSoC_Main/RFSoC_Main/RFSoC_Main.runs/RFSoC_Main_blk_DAC_Controller_2_0_synth_1/runme.log
RFSoC_Main_blk_DAC_Controller_5_0_synth_1: E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_1/IP_File_04/RFSoC_Main/RFSoC_Main/RFSoC_Main.runs/RFSoC_Main_blk_DAC_Controller_5_0_synth_1/runme.log
RFSoC_Main_blk_EdgeCounter_5_0_synth_1: E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_1/IP_File_04/RFSoC_Main/RFSoC_Main/RFSoC_Main.runs/RFSoC_Main_blk_EdgeCounter_5_0_synth_1/runme.log
RFSoC_Main_blk_DAC_Controller_3_0_synth_1: E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_1/IP_File_04/RFSoC_Main/RFSoC_Main/RFSoC_Main.runs/RFSoC_Main_blk_DAC_Controller_3_0_synth_1/runme.log
RFSoC_Main_blk_EdgeCounter_4_0_synth_1: E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_1/IP_File_04/RFSoC_Main/RFSoC_Main/RFSoC_Main.runs/RFSoC_Main_blk_EdgeCounter_4_0_synth_1/runme.log
RFSoC_Main_blk_DAC_Controller_6_0_synth_1: E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_1/IP_File_04/RFSoC_Main/RFSoC_Main/RFSoC_Main.runs/RFSoC_Main_blk_DAC_Controller_6_0_synth_1/runme.log
RFSoC_Main_blk_zynq_ultra_ps_e_0_0_synth_1: E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_1/IP_File_04/RFSoC_Main/RFSoC_Main/RFSoC_Main.runs/RFSoC_Main_blk_zynq_ultra_ps_e_0_0_synth_1/runme.log
RFSoC_Main_blk_usp_rf_data_converter_0_0_synth_1: E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_1/IP_File_04/RFSoC_Main/RFSoC_Main/RFSoC_Main.runs/RFSoC_Main_blk_usp_rf_data_converter_0_0_synth_1/runme.log
synth_1: E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_1/IP_File_04/RFSoC_Main/RFSoC_Main/RFSoC_Main.runs/synth_1/runme.log
[Tue Feb 27 16:34:06 2024] Launched impl_1...
Run output will be captured here: E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_1/IP_File_04/RFSoC_Main/RFSoC_Main/RFSoC_Main.runs/impl_1/runme.log
launch_runs: Time (s): cpu = 00:01:39 ; elapsed = 00:01:50 . Memory (MB): peak = 3364.480 ; gain = 364.438
open_run impl_1
INFO: [Device 21-403] Loading part xczu28dr-ffvg1517-2-e
Netlist sorting complete. Time (s): cpu = 00:00:13 ; elapsed = 00:00:12 . Memory (MB): peak = 4697.605 ; gain = 88.676
INFO: [Netlist 29-17] Analyzing 9726 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 31 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2020.2
INFO: [Project 1-570] Preparing netlist for logic optimization
WARNING: [Constraints 18-550] Could not create 'IBUF_LOW_PWR' constraint because net 'RFSoC_Main_blk_i/clk_wiz_0/clk_in1' is not directly connected to top level port. Synthesis is ignored for IBUF_LOW_PWR but preserved for implementation.
INFO: [Timing 38-478] Restoring timing data from binary archive.
INFO: [Timing 38-479] Binary timing data restore complete.
INFO: [Project 1-856] Restoring constraints from binary archive.
INFO: [Project 1-853] Binary constraint restore complete.
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Read XDEF File: Time (s): cpu = 00:00:39 ; elapsed = 00:00:39 . Memory (MB): peak = 8568.215 ; gain = 454.043
Restored from archive | CPU: 40.000000 secs | Memory: 0.000000 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:39 ; elapsed = 00:00:39 . Memory (MB): peak = 8568.215 ; gain = 454.043
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.175 . Memory (MB): peak = 8568.215 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 1955 instances were transformed.
  DSP48E2 => DSP48E2 (DSP_ALU, DSP_A_B_DATA, DSP_C_DATA, DSP_MULTIPLIER, DSP_M_DATA, DSP_OUTPUT, DSP_PREADD, DSP_PREADD_DATA): 1920 instances
  IBUF => IBUF (IBUFCTRL, INBUF): 10 instances
  RAM32M16 => RAM32M16 (RAMD32(x14), RAMS32(x2)): 7 instances
  SRLC32E => SRL16E: 18 instances

open_run: Time (s): cpu = 00:04:04 ; elapsed = 00:03:55 . Memory (MB): peak = 8792.656 ; gain = 5326.340
open_report: Time (s): cpu = 00:01:01 ; elapsed = 00:00:19 . Memory (MB): peak = 10144.266 ; gain = 666.457
write_hw_platform -fixed -include_bit -force -file E:/RFSoC/GIT/Vivado_prj_manager/Vitis_main/RFSoC_Main_blk_wrapper.xsa
INFO: [Vivado 12-4895] Creating Hardware Platform: E:/RFSoC/GIT/Vivado_prj_manager/Vitis_main/RFSoC_Main_blk_wrapper.xsa ...
INFO: [Hsi 55-2053] elapsed time for repository (E:/Xilinx/Vivado/2020.2/data\embeddedsw) loading 2 seconds
INFO: [Vivado 12-12467] The Hardware Platform can be used for Hardware
INFO: [Vivado 12-4896] Successfully created Hardware Platform: E:/RFSoC/GIT/Vivado_prj_manager/Vitis_main/RFSoC_Main_blk_wrapper.xsa
write_hw_platform: Time (s): cpu = 00:00:32 ; elapsed = 00:00:35 . Memory (MB): peak = 10613.945 ; gain = 253.172
exit
INFO: [Common 17-206] Exiting Vivado at Tue Feb 27 19:19:01 2024...
