
 /----------------------------------------------------------------------------\
 |                                                                            |
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |                                                                            |
 |  Copyright (C) 2012 - 2020  Claire Xenia Wolf <claire@yosyshq.com>         |
 |                                                                            |
 |  Permission to use, copy, modify, and/or distribute this software for any  |
 |  purpose with or without fee is hereby granted, provided that the above    |
 |  copyright notice and this permission notice appear in all copies.         |
 |                                                                            |
 |  THE SOFTWARE IS PROVIDED "AS IS" AND THE AUTHOR DISCLAIMS ALL WARRANTIES  |
 |  WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF          |
 |  MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR   |
 |  ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES    |
 |  WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN     |
 |  ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF   |
 |  OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.            |
 |                                                                            |
 \----------------------------------------------------------------------------/

 Yosys-Verific 0.0.19
 Yosys 0.16+65 (git sha1 91803ad5c, gcc 9.1.0 -fPIC -Os)


-- Executing script file `yosys.ys' --
echo on

yosys> plugin -i synth-rs

yosys> read -verific

yosys> read -incdir .

yosys> verific -vlog-incdir .

1. Executing VERIFIC (loading SystemVerilog and VHDL designs using Verific).
Built with Verific Mar22_SW_Release, released at Fri Apr  1 00:31:54 2022.

yosys> verilog_defaults -add -I.

yosys> read -sv prim_alert_pkg.sv prim_cipher_pkg.sv prim_count_pkg.sv prim_esc_pkg.sv prim_mubi_pkg.sv prim_pkg.sv prim_ram_1p_pkg.sv prim_ram_2p_pkg.sv prim_secded_pkg.sv prim_subreg_pkg.sv prim_util_pkg.sv trial1_reg_pkg.sv jtag_pkg.sv lc_ctrl_pkg.sv entropy_src_pkg.sv edn_reg_pkg.sv edn_pkg.sv top_pkg.sv tlul_pkg.sv prim_alert_sender.sv prim_arbiter_fixed.sv prim_arbiter_ppc.sv prim_buf.sv prim_clock_buf.sv prim_clock_gating.sv prim_clock_inv.sv prim_clock_mux2.sv prim_count.sv prim_diff_decode.sv prim_edge_detector.sv prim_edn_req.sv prim_esc_receiver.sv prim_fifo_async.sv prim_fifo_async_sram_adapter.sv prim_fifo_sync.sv prim_filter.sv prim_flop.sv prim_flop_2sync.sv prim_flop_en.sv prim_generic_buf.sv prim_generic_clock_buf.sv prim_generic_clock_inv.sv prim_generic_clock_mux2.sv prim_generic_flop.sv prim_generic_flop_2sync.sv prim_generic_flop_en.sv prim_generic_ram_1p.sv prim_generic_ram_2p.sv prim_intr_hw.sv prim_lc_sync.sv prim_lfsr.sv prim_mubi4_sync.sv prim_packer_fifo.sv prim_prince.sv prim_pulse_sync.sv prim_ram_1p.sv prim_ram_1p_adv.sv prim_ram_1p_scr.sv prim_ram_2p.sv prim_ram_2p_async_adv.sv prim_reg_cdc.sv prim_sec_anchor_buf.sv prim_secded_28_22_dec.sv prim_secded_28_22_enc.sv prim_secded_72_64_dec.sv prim_secded_72_64_enc.sv prim_secded_inv_39_32_dec.sv prim_secded_inv_39_32_enc.sv prim_secded_inv_64_57_dec.sv prim_secded_inv_64_57_enc.sv prim_slicer.sv prim_sparse_fsm_flop.sv prim_sram_arbiter.sv prim_subreg.sv prim_subreg_ext.sv prim_subst_perm.sv prim_sync_reqack.sv tlul_adapter_host.sv tlul_adapter_reg.sv tlul_adapter_sram.sv tlul_assert.sv tlul_assert_multiple.sv tlul_cmd_intg_chk.sv tlul_cmd_intg_gen.sv tlul_data_integ_dec.sv tlul_data_integ_enc.sv tlul_err.sv tlul_err_resp.sv tlul_fifo_async.sv tlul_fifo_sync.sv tlul_rsp_intg_chk.sv tlul_rsp_intg_gen.sv tlul_socket_1n.sv tlul_socket_m1.sv tlul_sram_byte.sv trial1_reg_top.sv wav_cgc_rl.sv

yosys> verific -sv prim_alert_pkg.sv prim_cipher_pkg.sv prim_count_pkg.sv prim_esc_pkg.sv prim_mubi_pkg.sv prim_pkg.sv prim_ram_1p_pkg.sv prim_ram_2p_pkg.sv prim_secded_pkg.sv prim_subreg_pkg.sv prim_util_pkg.sv trial1_reg_pkg.sv jtag_pkg.sv lc_ctrl_pkg.sv entropy_src_pkg.sv edn_reg_pkg.sv edn_pkg.sv top_pkg.sv tlul_pkg.sv prim_alert_sender.sv prim_arbiter_fixed.sv prim_arbiter_ppc.sv prim_buf.sv prim_clock_buf.sv prim_clock_gating.sv prim_clock_inv.sv prim_clock_mux2.sv prim_count.sv prim_diff_decode.sv prim_edge_detector.sv prim_edn_req.sv prim_esc_receiver.sv prim_fifo_async.sv prim_fifo_async_sram_adapter.sv prim_fifo_sync.sv prim_filter.sv prim_flop.sv prim_flop_2sync.sv prim_flop_en.sv prim_generic_buf.sv prim_generic_clock_buf.sv prim_generic_clock_inv.sv prim_generic_clock_mux2.sv prim_generic_flop.sv prim_generic_flop_2sync.sv prim_generic_flop_en.sv prim_generic_ram_1p.sv prim_generic_ram_2p.sv prim_intr_hw.sv prim_lc_sync.sv prim_lfsr.sv prim_mubi4_sync.sv prim_packer_fifo.sv prim_prince.sv prim_pulse_sync.sv prim_ram_1p.sv prim_ram_1p_adv.sv prim_ram_1p_scr.sv prim_ram_2p.sv prim_ram_2p_async_adv.sv prim_reg_cdc.sv prim_sec_anchor_buf.sv prim_secded_28_22_dec.sv prim_secded_28_22_enc.sv prim_secded_72_64_dec.sv prim_secded_72_64_enc.sv prim_secded_inv_39_32_dec.sv prim_secded_inv_39_32_enc.sv prim_secded_inv_64_57_dec.sv prim_secded_inv_64_57_enc.sv prim_slicer.sv prim_sparse_fsm_flop.sv prim_sram_arbiter.sv prim_subreg.sv prim_subreg_ext.sv prim_subst_perm.sv prim_sync_reqack.sv tlul_adapter_host.sv tlul_adapter_reg.sv tlul_adapter_sram.sv tlul_assert.sv tlul_assert_multiple.sv tlul_cmd_intg_chk.sv tlul_cmd_intg_gen.sv tlul_data_integ_dec.sv tlul_data_integ_enc.sv tlul_err.sv tlul_err_resp.sv tlul_fifo_async.sv tlul_fifo_sync.sv tlul_rsp_intg_chk.sv tlul_rsp_intg_gen.sv tlul_socket_1n.sv tlul_socket_m1.sv tlul_sram_byte.sv trial1_reg_top.sv wav_cgc_rl.sv

2. Executing VERIFIC (loading SystemVerilog and VHDL designs using Verific).
Built with Verific Mar22_SW_Release, released at Fri Apr  1 00:31:54 2022.
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file 'prim_alert_pkg.sv'
VERIFIC-WARNING [VERI-2418] prim_alert_pkg.sv:19: parameter 'ALERT_TX_DEFAULT' declared inside package 'prim_alert_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] prim_alert_pkg.sv:22: parameter 'ALERT_RX_DEFAULT' declared inside package 'prim_alert_pkg' shall be treated as localparam
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file 'prim_cipher_pkg.sv'
VERIFIC-WARNING [VERI-2418] prim_cipher_pkg.sv:23: parameter 'PRINCE_SBOX4' declared inside package 'prim_cipher_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] prim_cipher_pkg.sv:28: parameter 'PRINCE_SBOX4_INV' declared inside package 'prim_cipher_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] prim_cipher_pkg.sv:33: parameter 'PRINCE_SHIFT_ROWS64' declared inside package 'prim_cipher_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] prim_cipher_pkg.sv:38: parameter 'PRINCE_SHIFT_ROWS64_INV' declared inside package 'prim_cipher_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] prim_cipher_pkg.sv:44: parameter 'PRINCE_ROUND_CONST' declared inside package 'prim_cipher_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] prim_cipher_pkg.sv:58: parameter 'PRINCE_ALPHA_CONST' declared inside package 'prim_cipher_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] prim_cipher_pkg.sv:61: parameter 'PRINCE_SHIFT_ROWS_CONST0' declared inside package 'prim_cipher_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] prim_cipher_pkg.sv:62: parameter 'PRINCE_SHIFT_ROWS_CONST1' declared inside package 'prim_cipher_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] prim_cipher_pkg.sv:63: parameter 'PRINCE_SHIFT_ROWS_CONST2' declared inside package 'prim_cipher_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] prim_cipher_pkg.sv:64: parameter 'PRINCE_SHIFT_ROWS_CONST3' declared inside package 'prim_cipher_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] prim_cipher_pkg.sv:141: parameter 'PRESENT_SBOX4' declared inside package 'prim_cipher_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] prim_cipher_pkg.sv:146: parameter 'PRESENT_SBOX4_INV' declared inside package 'prim_cipher_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] prim_cipher_pkg.sv:153: parameter 'PRESENT_PERM32' declared inside package 'prim_cipher_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] prim_cipher_pkg.sv:162: parameter 'PRESENT_PERM32_INV' declared inside package 'prim_cipher_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] prim_cipher_pkg.sv:172: parameter 'PRESENT_PERM64' declared inside package 'prim_cipher_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] prim_cipher_pkg.sv:189: parameter 'PRESENT_PERM64_INV' declared inside package 'prim_cipher_pkg' shall be treated as localparam
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file 'prim_count_pkg.sv'
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file 'prim_esc_pkg.sv'
VERIFIC-WARNING [VERI-2418] prim_esc_pkg.sv:17: parameter 'ESC_TX_DEFAULT' declared inside package 'prim_esc_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] prim_esc_pkg.sv:20: parameter 'ESC_RX_DEFAULT' declared inside package 'prim_esc_pkg' shall be treated as localparam
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file 'prim_mubi_pkg.sv'
VERIFIC-WARNING [VERI-2418] prim_mubi_pkg.sv:19: parameter 'MuBi4Width' declared inside package 'prim_mubi_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] prim_mubi_pkg.sv:148: parameter 'MuBi8Width' declared inside package 'prim_mubi_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] prim_mubi_pkg.sv:277: parameter 'MuBi12Width' declared inside package 'prim_mubi_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] prim_mubi_pkg.sv:406: parameter 'MuBi16Width' declared inside package 'prim_mubi_pkg' shall be treated as localparam
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file 'prim_pkg.sv'
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file 'prim_ram_1p_pkg.sv'
VERIFIC-WARNING [VERI-2418] prim_ram_1p_pkg.sv:18: parameter 'RAM_1P_CFG_DEFAULT' declared inside package 'prim_ram_1p_pkg' shall be treated as localparam
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file 'prim_ram_2p_pkg.sv'
VERIFIC-WARNING [VERI-2418] prim_ram_2p_pkg.sv:20: parameter 'RAM_2P_CFG_DEFAULT' declared inside package 'prim_ram_2p_pkg' shall be treated as localparam
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file 'prim_secded_pkg.sv'
VERIFIC-WARNING [VERI-2418] prim_secded_pkg.sv:81: parameter 'Secded2216ZeroEcc' declared inside package 'prim_secded_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] prim_secded_pkg.sv:82: parameter 'Secded2216ZeroWord' declared inside package 'prim_secded_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] prim_secded_pkg.sv:90: parameter 'Secded2822ZeroEcc' declared inside package 'prim_secded_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] prim_secded_pkg.sv:91: parameter 'Secded2822ZeroWord' declared inside package 'prim_secded_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] prim_secded_pkg.sv:99: parameter 'Secded3932ZeroEcc' declared inside package 'prim_secded_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] prim_secded_pkg.sv:100: parameter 'Secded3932ZeroWord' declared inside package 'prim_secded_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] prim_secded_pkg.sv:108: parameter 'Secded6457ZeroEcc' declared inside package 'prim_secded_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] prim_secded_pkg.sv:109: parameter 'Secded6457ZeroWord' declared inside package 'prim_secded_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] prim_secded_pkg.sv:117: parameter 'Secded7264ZeroEcc' declared inside package 'prim_secded_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] prim_secded_pkg.sv:118: parameter 'Secded7264ZeroWord' declared inside package 'prim_secded_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] prim_secded_pkg.sv:126: parameter 'SecdedHamming2216ZeroEcc' declared inside package 'prim_secded_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] prim_secded_pkg.sv:127: parameter 'SecdedHamming2216ZeroWord' declared inside package 'prim_secded_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] prim_secded_pkg.sv:135: parameter 'SecdedHamming3932ZeroEcc' declared inside package 'prim_secded_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] prim_secded_pkg.sv:136: parameter 'SecdedHamming3932ZeroWord' declared inside package 'prim_secded_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] prim_secded_pkg.sv:144: parameter 'SecdedHamming7264ZeroEcc' declared inside package 'prim_secded_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] prim_secded_pkg.sv:145: parameter 'SecdedHamming7264ZeroWord' declared inside package 'prim_secded_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] prim_secded_pkg.sv:153: parameter 'SecdedHamming7668ZeroEcc' declared inside package 'prim_secded_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] prim_secded_pkg.sv:154: parameter 'SecdedHamming7668ZeroWord' declared inside package 'prim_secded_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] prim_secded_pkg.sv:162: parameter 'SecdedInv2216ZeroEcc' declared inside package 'prim_secded_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] prim_secded_pkg.sv:163: parameter 'SecdedInv2216ZeroWord' declared inside package 'prim_secded_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] prim_secded_pkg.sv:171: parameter 'SecdedInv2822ZeroEcc' declared inside package 'prim_secded_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] prim_secded_pkg.sv:172: parameter 'SecdedInv2822ZeroWord' declared inside package 'prim_secded_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] prim_secded_pkg.sv:180: parameter 'SecdedInv3932ZeroEcc' declared inside package 'prim_secded_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] prim_secded_pkg.sv:181: parameter 'SecdedInv3932ZeroWord' declared inside package 'prim_secded_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] prim_secded_pkg.sv:189: parameter 'SecdedInv6457ZeroEcc' declared inside package 'prim_secded_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] prim_secded_pkg.sv:190: parameter 'SecdedInv6457ZeroWord' declared inside package 'prim_secded_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] prim_secded_pkg.sv:198: parameter 'SecdedInv7264ZeroEcc' declared inside package 'prim_secded_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] prim_secded_pkg.sv:199: parameter 'SecdedInv7264ZeroWord' declared inside package 'prim_secded_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] prim_secded_pkg.sv:207: parameter 'SecdedInvHamming2216ZeroEcc' declared inside package 'prim_secded_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] prim_secded_pkg.sv:208: parameter 'SecdedInvHamming2216ZeroWord' declared inside package 'prim_secded_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] prim_secded_pkg.sv:216: parameter 'SecdedInvHamming3932ZeroEcc' declared inside package 'prim_secded_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] prim_secded_pkg.sv:217: parameter 'SecdedInvHamming3932ZeroWord' declared inside package 'prim_secded_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] prim_secded_pkg.sv:225: parameter 'SecdedInvHamming7264ZeroEcc' declared inside package 'prim_secded_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] prim_secded_pkg.sv:226: parameter 'SecdedInvHamming7264ZeroWord' declared inside package 'prim_secded_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] prim_secded_pkg.sv:234: parameter 'SecdedInvHamming7668ZeroEcc' declared inside package 'prim_secded_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] prim_secded_pkg.sv:235: parameter 'SecdedInvHamming7668ZeroWord' declared inside package 'prim_secded_pkg' shall be treated as localparam
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file 'prim_subreg_pkg.sv'
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file 'prim_util_pkg.sv'
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file 'trial1_reg_pkg.sv'
VERIFIC-WARNING [VERI-2418] trial1_reg_pkg.sv:10: parameter 'BlockAw' declared inside package 'trial1_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] trial1_reg_pkg.sv:260: parameter 'TRIAL1_RWTYPE0_OFFSET' declared inside package 'trial1_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] trial1_reg_pkg.sv:261: parameter 'TRIAL1_RWTYPE1_OFFSET' declared inside package 'trial1_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] trial1_reg_pkg.sv:262: parameter 'TRIAL1_RWTYPE2_OFFSET' declared inside package 'trial1_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] trial1_reg_pkg.sv:263: parameter 'TRIAL1_RWTYPE3_OFFSET' declared inside package 'trial1_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] trial1_reg_pkg.sv:264: parameter 'TRIAL1_RWTYPE4_OFFSET' declared inside package 'trial1_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] trial1_reg_pkg.sv:265: parameter 'TRIAL1_ROTYPE0_OFFSET' declared inside package 'trial1_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] trial1_reg_pkg.sv:266: parameter 'TRIAL1_W1CTYPE0_OFFSET' declared inside package 'trial1_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] trial1_reg_pkg.sv:267: parameter 'TRIAL1_W1CTYPE1_OFFSET' declared inside package 'trial1_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] trial1_reg_pkg.sv:268: parameter 'TRIAL1_W1CTYPE2_OFFSET' declared inside package 'trial1_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] trial1_reg_pkg.sv:269: parameter 'TRIAL1_W1STYPE2_OFFSET' declared inside package 'trial1_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] trial1_reg_pkg.sv:270: parameter 'TRIAL1_W0CTYPE2_OFFSET' declared inside package 'trial1_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] trial1_reg_pkg.sv:271: parameter 'TRIAL1_R0W1CTYPE2_OFFSET' declared inside package 'trial1_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] trial1_reg_pkg.sv:272: parameter 'TRIAL1_RCTYPE0_OFFSET' declared inside package 'trial1_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] trial1_reg_pkg.sv:273: parameter 'TRIAL1_WOTYPE0_OFFSET' declared inside package 'trial1_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] trial1_reg_pkg.sv:274: parameter 'TRIAL1_MIXTYPE0_OFFSET' declared inside package 'trial1_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] trial1_reg_pkg.sv:275: parameter 'TRIAL1_RWTYPE5_OFFSET' declared inside package 'trial1_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] trial1_reg_pkg.sv:276: parameter 'TRIAL1_RWTYPE6_OFFSET' declared inside package 'trial1_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] trial1_reg_pkg.sv:277: parameter 'TRIAL1_ROTYPE1_OFFSET' declared inside package 'trial1_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] trial1_reg_pkg.sv:278: parameter 'TRIAL1_ROTYPE2_OFFSET' declared inside package 'trial1_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] trial1_reg_pkg.sv:279: parameter 'TRIAL1_RWTYPE7_OFFSET' declared inside package 'trial1_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] trial1_reg_pkg.sv:282: parameter 'TRIAL1_RWTYPE6_RESVAL' declared inside package 'trial1_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] trial1_reg_pkg.sv:283: parameter 'TRIAL1_RWTYPE6_RWTYPE6_RESVAL' declared inside package 'trial1_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] trial1_reg_pkg.sv:284: parameter 'TRIAL1_ROTYPE1_RESVAL' declared inside package 'trial1_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] trial1_reg_pkg.sv:285: parameter 'TRIAL1_ROTYPE1_ROTYPE1_RESVAL' declared inside package 'trial1_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] trial1_reg_pkg.sv:312: parameter 'TRIAL1_PERMIT' declared inside package 'trial1_reg_pkg' shall be treated as localparam
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file 'jtag_pkg.sv'
VERIFIC-WARNING [VERI-2418] jtag_pkg.sv:15: parameter 'JTAG_REQ_DEFAULT' declared inside package 'jtag_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] jtag_pkg.sv:22: parameter 'JTAG_RSP_DEFAULT' declared inside package 'jtag_pkg' shall be treated as localparam
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file 'lc_ctrl_pkg.sv'
VERIFIC-WARNING [VERI-2418] lc_ctrl_pkg.sv:13: parameter 'A0' declared inside package 'lc_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_pkg.sv:14: parameter 'A1' declared inside package 'lc_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_pkg.sv:15: parameter 'A2' declared inside package 'lc_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_pkg.sv:16: parameter 'A3' declared inside package 'lc_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_pkg.sv:17: parameter 'A4' declared inside package 'lc_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_pkg.sv:18: parameter 'A5' declared inside package 'lc_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_pkg.sv:19: parameter 'A6' declared inside package 'lc_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_pkg.sv:20: parameter 'A7' declared inside package 'lc_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_pkg.sv:21: parameter 'A8' declared inside package 'lc_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_pkg.sv:22: parameter 'A9' declared inside package 'lc_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_pkg.sv:23: parameter 'A10' declared inside package 'lc_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_pkg.sv:24: parameter 'A11' declared inside package 'lc_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_pkg.sv:26: parameter 'B0' declared inside package 'lc_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_pkg.sv:27: parameter 'B1' declared inside package 'lc_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_pkg.sv:28: parameter 'B2' declared inside package 'lc_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_pkg.sv:29: parameter 'B3' declared inside package 'lc_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_pkg.sv:30: parameter 'B4' declared inside package 'lc_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_pkg.sv:31: parameter 'B5' declared inside package 'lc_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_pkg.sv:32: parameter 'B6' declared inside package 'lc_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_pkg.sv:33: parameter 'B7' declared inside package 'lc_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_pkg.sv:34: parameter 'B8' declared inside package 'lc_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_pkg.sv:35: parameter 'B9' declared inside package 'lc_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_pkg.sv:36: parameter 'B10' declared inside package 'lc_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_pkg.sv:37: parameter 'B11' declared inside package 'lc_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_pkg.sv:40: parameter 'C0' declared inside package 'lc_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_pkg.sv:41: parameter 'C1' declared inside package 'lc_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_pkg.sv:42: parameter 'C2' declared inside package 'lc_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_pkg.sv:43: parameter 'C3' declared inside package 'lc_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_pkg.sv:44: parameter 'C4' declared inside package 'lc_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_pkg.sv:45: parameter 'C5' declared inside package 'lc_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_pkg.sv:46: parameter 'C6' declared inside package 'lc_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_pkg.sv:47: parameter 'C7' declared inside package 'lc_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_pkg.sv:48: parameter 'C8' declared inside package 'lc_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_pkg.sv:49: parameter 'C9' declared inside package 'lc_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_pkg.sv:50: parameter 'C10' declared inside package 'lc_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_pkg.sv:51: parameter 'C11' declared inside package 'lc_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_pkg.sv:52: parameter 'C12' declared inside package 'lc_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_pkg.sv:53: parameter 'C13' declared inside package 'lc_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_pkg.sv:54: parameter 'C14' declared inside package 'lc_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_pkg.sv:55: parameter 'C15' declared inside package 'lc_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_pkg.sv:57: parameter 'D0' declared inside package 'lc_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_pkg.sv:58: parameter 'D1' declared inside package 'lc_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_pkg.sv:59: parameter 'D2' declared inside package 'lc_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_pkg.sv:60: parameter 'D3' declared inside package 'lc_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_pkg.sv:61: parameter 'D4' declared inside package 'lc_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_pkg.sv:62: parameter 'D5' declared inside package 'lc_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_pkg.sv:63: parameter 'D6' declared inside package 'lc_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_pkg.sv:64: parameter 'D7' declared inside package 'lc_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_pkg.sv:65: parameter 'D8' declared inside package 'lc_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_pkg.sv:66: parameter 'D9' declared inside package 'lc_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_pkg.sv:67: parameter 'D10' declared inside package 'lc_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_pkg.sv:68: parameter 'D11' declared inside package 'lc_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_pkg.sv:69: parameter 'D12' declared inside package 'lc_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_pkg.sv:70: parameter 'D13' declared inside package 'lc_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_pkg.sv:71: parameter 'D14' declared inside package 'lc_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_pkg.sv:72: parameter 'D15' declared inside package 'lc_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_pkg.sv:75: parameter 'E0' declared inside package 'lc_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_pkg.sv:76: parameter 'F0' declared inside package 'lc_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_pkg.sv:82: parameter 'LcValueWidth' declared inside package 'lc_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_pkg.sv:83: parameter 'LcTokenWidth' declared inside package 'lc_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_pkg.sv:84: parameter 'NumLcStateValues' declared inside package 'lc_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_pkg.sv:85: parameter 'LcStateWidth' declared inside package 'lc_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_pkg.sv:86: parameter 'NumLcCountValues' declared inside package 'lc_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_pkg.sv:87: parameter 'LcCountWidth' declared inside package 'lc_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_pkg.sv:88: parameter 'NumLcStates' declared inside package 'lc_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_pkg.sv:89: parameter 'DecLcStateWidth' declared inside package 'lc_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_pkg.sv:90: parameter 'DecLcCountWidth' declared inside package 'lc_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_pkg.sv:91: parameter 'LcIdStateWidth' declared inside package 'lc_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_pkg.sv:92: parameter 'DecLcIdStateWidth' declared inside package 'lc_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_pkg.sv:172: parameter 'NumTokens' declared inside package 'lc_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_pkg.sv:173: parameter 'TokenIdxWidth' declared inside package 'lc_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_pkg.sv:191: parameter 'TxWidth' declared inside package 'lc_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_pkg.sv:199: parameter 'LC_TX_DEFAULT' declared inside package 'lc_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_pkg.sv:201: parameter 'RmaSeedWidth' declared inside package 'lc_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_pkg.sv:204: parameter 'LcKeymgrDivWidth' declared inside package 'lc_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_pkg.sv:263: parameter 'TransTokenIdxMatrix' declared inside package 'lc_ctrl_pkg' shall be treated as localparam
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file 'entropy_src_pkg.sv'
VERIFIC-WARNING [VERI-2418] entropy_src_pkg.sv:13: parameter 'RNG_BUS_WIDTH' declared inside package 'entropy_src_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] entropy_src_pkg.sv:14: parameter 'CSRNG_BUS_WIDTH' declared inside package 'entropy_src_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] entropy_src_pkg.sv:15: parameter 'FIPS_BUS_WIDTH' declared inside package 'entropy_src_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] entropy_src_pkg.sv:28: parameter 'ENTROPY_SRC_HW_IF_REQ_DEFAULT' declared inside package 'entropy_src_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] entropy_src_pkg.sv:29: parameter 'ENTROPY_SRC_HW_IF_RSP_DEFAULT' declared inside package 'entropy_src_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] entropy_src_pkg.sv:42: parameter 'ENTROPY_SRC_RNG_REQ_DEFAULT' declared inside package 'entropy_src_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] entropy_src_pkg.sv:43: parameter 'ENTROPY_SRC_RNG_RSP_DEFAULT' declared inside package 'entropy_src_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] entropy_src_pkg.sv:62: parameter 'ENTROPY_SRC_XHT_REQ_DEFAULT' declared inside package 'entropy_src_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] entropy_src_pkg.sv:63: parameter 'ENTROPY_SRC_XHT_RSP_DEFAULT' declared inside package 'entropy_src_pkg' shall be treated as localparam
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file 'edn_reg_pkg.sv'
VERIFIC-WARNING [VERI-2418] edn_reg_pkg.sv:10: parameter 'NumAlerts' declared inside package 'edn_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] edn_reg_pkg.sv:13: parameter 'BlockAw' declared inside package 'edn_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] edn_reg_pkg.sv:224: parameter 'EDN_INTR_STATE_OFFSET' declared inside package 'edn_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] edn_reg_pkg.sv:225: parameter 'EDN_INTR_ENABLE_OFFSET' declared inside package 'edn_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] edn_reg_pkg.sv:226: parameter 'EDN_INTR_TEST_OFFSET' declared inside package 'edn_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] edn_reg_pkg.sv:227: parameter 'EDN_ALERT_TEST_OFFSET' declared inside package 'edn_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] edn_reg_pkg.sv:228: parameter 'EDN_REGWEN_OFFSET' declared inside package 'edn_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] edn_reg_pkg.sv:229: parameter 'EDN_CTRL_OFFSET' declared inside package 'edn_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] edn_reg_pkg.sv:230: parameter 'EDN_SUM_STS_OFFSET' declared inside package 'edn_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] edn_reg_pkg.sv:231: parameter 'EDN_BOOT_INS_CMD_OFFSET' declared inside package 'edn_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] edn_reg_pkg.sv:232: parameter 'EDN_BOOT_GEN_CMD_OFFSET' declared inside package 'edn_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] edn_reg_pkg.sv:233: parameter 'EDN_SW_CMD_REQ_OFFSET' declared inside package 'edn_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] edn_reg_pkg.sv:234: parameter 'EDN_SW_CMD_STS_OFFSET' declared inside package 'edn_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] edn_reg_pkg.sv:235: parameter 'EDN_RESEED_CMD_OFFSET' declared inside package 'edn_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] edn_reg_pkg.sv:236: parameter 'EDN_GENERATE_CMD_OFFSET' declared inside package 'edn_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] edn_reg_pkg.sv:237: parameter 'EDN_MAX_NUM_REQS_BETWEEN_RESEEDS_OFFSET' declared inside package 'edn_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] edn_reg_pkg.sv:238: parameter 'EDN_RECOV_ALERT_STS_OFFSET' declared inside package 'edn_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] edn_reg_pkg.sv:239: parameter 'EDN_ERR_CODE_OFFSET' declared inside package 'edn_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] edn_reg_pkg.sv:240: parameter 'EDN_ERR_CODE_TEST_OFFSET' declared inside package 'edn_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] edn_reg_pkg.sv:243: parameter 'EDN_INTR_TEST_RESVAL' declared inside package 'edn_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] edn_reg_pkg.sv:244: parameter 'EDN_INTR_TEST_EDN_CMD_REQ_DONE_RESVAL' declared inside package 'edn_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] edn_reg_pkg.sv:245: parameter 'EDN_INTR_TEST_EDN_FATAL_ERR_RESVAL' declared inside package 'edn_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] edn_reg_pkg.sv:246: parameter 'EDN_ALERT_TEST_RESVAL' declared inside package 'edn_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] edn_reg_pkg.sv:247: parameter 'EDN_ALERT_TEST_RECOV_ALERT_RESVAL' declared inside package 'edn_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] edn_reg_pkg.sv:248: parameter 'EDN_ALERT_TEST_FATAL_ALERT_RESVAL' declared inside package 'edn_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] edn_reg_pkg.sv:249: parameter 'EDN_SW_CMD_REQ_RESVAL' declared inside package 'edn_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] edn_reg_pkg.sv:250: parameter 'EDN_RESEED_CMD_RESVAL' declared inside package 'edn_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] edn_reg_pkg.sv:251: parameter 'EDN_GENERATE_CMD_RESVAL' declared inside package 'edn_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] edn_reg_pkg.sv:275: parameter 'EDN_PERMIT' declared inside package 'edn_reg_pkg' shall be treated as localparam
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file 'edn_pkg.sv'
VERIFIC-WARNING [VERI-2418] edn_pkg.sv:12: parameter 'ENDPOINT_BUS_WIDTH' declared inside package 'edn_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] edn_pkg.sv:13: parameter 'FIPS_ENDPOINT_BUS_WIDTH' declared inside package 'edn_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] edn_pkg.sv:26: parameter 'EDN_REQ_DEFAULT' declared inside package 'edn_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] edn_pkg.sv:27: parameter 'EDN_RSP_DEFAULT' declared inside package 'edn_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] edn_pkg.sv:30: parameter 'EDN_MODE_WIDTH' declared inside package 'edn_pkg' shall be treated as localparam
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file 'top_pkg.sv'
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file 'tlul_pkg.sv'
VERIFIC-WARNING [VERI-2418] tlul_pkg.sv:14: parameter 'ArbiterImpl' declared inside package 'tlul_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] tlul_pkg.sv:27: parameter 'H2DCmdMaxWidth' declared inside package 'tlul_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] tlul_pkg.sv:28: parameter 'H2DCmdIntgWidth' declared inside package 'tlul_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] tlul_pkg.sv:29: parameter 'H2DCmdFullWidth' declared inside package 'tlul_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] tlul_pkg.sv:30: parameter 'D2HRspMaxWidth' declared inside package 'tlul_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] tlul_pkg.sv:31: parameter 'D2HRspIntgWidth' declared inside package 'tlul_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] tlul_pkg.sv:32: parameter 'D2HRspFullWidth' declared inside package 'tlul_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] tlul_pkg.sv:33: parameter 'DataMaxWidth' declared inside package 'tlul_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] tlul_pkg.sv:34: parameter 'DataIntgWidth' declared inside package 'tlul_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] tlul_pkg.sv:35: parameter 'DataFullWidth' declared inside package 'tlul_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] tlul_pkg.sv:44: parameter 'TL_A_USER_DEFAULT' declared inside package 'tlul_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] tlul_pkg.sv:84: parameter 'TL_D_USER_DEFAULT' declared inside package 'tlul_pkg' shall be treated as localparam
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file 'prim_alert_sender.sv'
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file 'prim_arbiter_fixed.sv'
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file 'prim_arbiter_ppc.sv'
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file 'prim_buf.sv'
VERIFIC-WARNING [VERI-1199] prim_buf.sv:24: parameter 'Impl' becomes localparam in 'prim_buf' with formal parameter declaration list
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file 'prim_clock_buf.sv'
VERIFIC-WARNING [VERI-1199] prim_clock_buf.sv:24: parameter 'Impl' becomes localparam in 'prim_clock_buf' with formal parameter declaration list
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file 'prim_clock_gating.sv'
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file 'prim_clock_inv.sv'
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file 'prim_clock_mux2.sv'
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file 'prim_count.sv'
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file 'prim_diff_decode.sv'
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file 'prim_edge_detector.sv'
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file 'prim_edn_req.sv'
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file 'prim_esc_receiver.sv'
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file 'prim_fifo_async.sv'
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file 'prim_fifo_async_sram_adapter.sv'
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file 'prim_fifo_sync.sv'
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file 'prim_filter.sv'
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file 'prim_flop.sv'
VERIFIC-WARNING [VERI-1199] prim_flop.sv:30: parameter 'Impl' becomes localparam in 'prim_flop' with formal parameter declaration list
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file 'prim_flop_2sync.sv'
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file 'prim_flop_en.sv'
VERIFIC-WARNING [VERI-1199] prim_flop_en.sv:30: parameter 'Impl' becomes localparam in 'prim_flop_en' with formal parameter declaration list
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file 'prim_generic_buf.sv'
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file 'prim_generic_clock_buf.sv'
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file 'prim_generic_clock_inv.sv'
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file 'prim_generic_clock_mux2.sv'
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file 'prim_generic_flop.sv'
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file 'prim_generic_flop_2sync.sv'
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file 'prim_generic_flop_en.sv'
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file 'prim_generic_ram_1p.sv'
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file 'prim_generic_ram_2p.sv'
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file 'prim_intr_hw.sv'
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file 'prim_lc_sync.sv'
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file 'prim_lfsr.sv'
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file 'prim_mubi4_sync.sv'
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file 'prim_packer_fifo.sv'
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file 'prim_prince.sv'
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file 'prim_pulse_sync.sv'
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file 'prim_ram_1p.sv'
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file 'prim_ram_1p_adv.sv'
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file 'prim_ram_1p_scr.sv'
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file 'prim_ram_2p.sv'
VERIFIC-WARNING [VERI-1199] prim_ram_2p.sv:41: parameter 'Impl' becomes localparam in 'prim_ram_2p' with formal parameter declaration list
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file 'prim_ram_2p_async_adv.sv'
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file 'prim_reg_cdc.sv'
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file 'prim_sec_anchor_buf.sv'
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file 'prim_secded_28_22_dec.sv'
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file 'prim_secded_28_22_enc.sv'
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file 'prim_secded_72_64_dec.sv'
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file 'prim_secded_72_64_enc.sv'
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file 'prim_secded_inv_39_32_dec.sv'
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file 'prim_secded_inv_39_32_enc.sv'
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file 'prim_secded_inv_64_57_dec.sv'
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file 'prim_secded_inv_64_57_enc.sv'
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file 'prim_slicer.sv'
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file 'prim_sparse_fsm_flop.sv'
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file 'prim_sram_arbiter.sv'
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file 'prim_subreg.sv'
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file 'prim_subreg_ext.sv'
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file 'prim_subst_perm.sv'
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file 'prim_sync_reqack.sv'
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file 'tlul_adapter_host.sv'
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file 'tlul_adapter_reg.sv'
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file 'tlul_adapter_sram.sv'
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file 'tlul_assert.sv'
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file 'tlul_assert_multiple.sv'
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file 'tlul_cmd_intg_chk.sv'
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file 'tlul_cmd_intg_gen.sv'
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file 'tlul_data_integ_dec.sv'
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file 'tlul_data_integ_enc.sv'
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file 'tlul_err.sv'
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file 'tlul_err_resp.sv'
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file 'tlul_fifo_async.sv'
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file 'tlul_fifo_sync.sv'
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file 'tlul_rsp_intg_chk.sv'
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file 'tlul_rsp_intg_gen.sv'
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file 'tlul_socket_1n.sv'
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file 'tlul_socket_m1.sv'
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file 'tlul_sram_byte.sv'
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file 'trial1_reg_top.sv'
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file 'wav_cgc_rl.sv'

yosys> synth_rs -top trial1_reg_top -tech genesis -goal area -de -no_dsp -no_bram -verilog synthesized.v

3. Executing synth_rs pass: v0.4.44

yosys> read_verilog -lib -specify -nomem2reg +/rapidsilicon/common/cells_sim.v +/rapidsilicon/genesis/cells_sim.v

3.1. Executing Verilog-2005 frontend: /home/users/aram/Workspace/yosys_verific_rs/yosys/install/bin/../share/yosys/rapidsilicon/common/cells_sim.v
Parsing Verilog input from `/home/users/aram/Workspace/yosys_verific_rs/yosys/install/bin/../share/yosys/rapidsilicon/common/cells_sim.v' to AST representation.
Generating RTLIL representation for module `\inv'.
Generating RTLIL representation for module `\buff'.
Generating RTLIL representation for module `\logic_0'.
Generating RTLIL representation for module `\logic_1'.
Generating RTLIL representation for module `\gclkbuff'.
Successfully finished Verilog frontend.

3.2. Executing Verilog-2005 frontend: /home/users/aram/Workspace/yosys_verific_rs/yosys/install/bin/../share/yosys/rapidsilicon/genesis/cells_sim.v
Parsing Verilog input from `/home/users/aram/Workspace/yosys_verific_rs/yosys/install/bin/../share/yosys/rapidsilicon/genesis/cells_sim.v' to AST representation.
Generating RTLIL representation for module `\dffsre'.
Generating RTLIL representation for module `\dffnsre'.
Generating RTLIL representation for module `\latchsre'.
Generating RTLIL representation for module `\latchnsre'.
Generating RTLIL representation for module `\io_scff'.
Generating RTLIL representation for module `\scff'.
Generating RTLIL representation for module `\sh_dff'.
Generating RTLIL representation for module `\adder_carry'.
Generating RTLIL representation for module `\sdffr'.
Generating RTLIL representation for module `\sdffs'.
Generating RTLIL representation for module `\TDP_BRAM18'.
Generating RTLIL representation for module `\TDP36K'.
Generating RTLIL representation for module `\RS_DSP1'.
Generating RTLIL representation for module `\RS_DSP2'.
Generating RTLIL representation for module `\dsp_t1_sim'.
Generating RTLIL representation for module `\dsp_t1_20x18x64'.
Generating RTLIL representation for module `\dsp_t1_10x9x32'.
Successfully finished Verilog frontend.

yosys> hierarchy -check -top trial1_reg_top

3.3. Executing HIERARCHY pass (managing design hierarchy).
VERIFIC-INFO [VERI-1018] trial1_reg_top.sv:8: compiling module 'trial1_reg_top'
VERIFIC-INFO [VERI-1018] tlul_cmd_intg_chk.sv:10: compiling module 'tlul_cmd_intg_chk'
VERIFIC-INFO [VERI-1018] prim_secded_inv_64_57_dec.sv:7: compiling module 'prim_secded_inv_64_57_dec'
VERIFIC-INFO [VERI-1018] tlul_data_integ_dec.sv:10: compiling module 'tlul_data_integ_dec'
VERIFIC-INFO [VERI-1018] prim_secded_inv_39_32_dec.sv:7: compiling module 'prim_secded_inv_39_32_dec'
VERIFIC-INFO [VERI-1018] tlul_rsp_intg_gen.sv:10: compiling module 'tlul_rsp_intg_gen'
VERIFIC-INFO [VERI-1018] prim_secded_inv_64_57_enc.sv:7: compiling module 'prim_secded_inv_64_57_enc'
VERIFIC-INFO [VERI-1018] tlul_data_integ_enc.sv:10: compiling module 'tlul_data_integ_enc'
VERIFIC-INFO [VERI-1018] prim_secded_inv_39_32_enc.sv:7: compiling module 'prim_secded_inv_39_32_enc'
VERIFIC-INFO [VERI-1018] tlul_adapter_reg.sv:10: compiling module 'tlul_adapter_reg(RegAw=10)'
VERIFIC-INFO [VERI-1018] tlul_err.sv:7: compiling module 'tlul_err'
VERIFIC-WARNING [VERI-1209] tlul_err.sv:49: expression size 32 truncated to fit in target size 4
VERIFIC-INFO [VERI-1018] prim_subreg.sv:7: compiling module 'prim_subreg(SwAccess=SwAccessRW_prim_subreg_pkg,RESVAL=32'b0101111000110000101001110)'
VERIFIC-INFO [VERI-1018] prim_subreg.sv:7: compiling module 'prim_subreg(DW=1,SwAccess=SwAccessRW_prim_subreg_pkg,RESVAL=1'b1)'
VERIFIC-INFO [VERI-1018] prim_subreg.sv:7: compiling module 'prim_subreg(DW=1,SwAccess=SwAccessRW_prim_subreg_pkg,RESVAL=1'b0)'
VERIFIC-INFO [VERI-1018] prim_subreg.sv:7: compiling module 'prim_subreg(DW=8,SwAccess=SwAccessRW_prim_subreg_pkg,RESVAL=8'b01100100)'
VERIFIC-INFO [VERI-1018] prim_subreg.sv:7: compiling module 'prim_subreg(SwAccess=SwAccessRW_prim_subreg_pkg,RESVAL=32'b0100000000000000010000000000)'
VERIFIC-INFO [VERI-1018] prim_subreg.sv:7: compiling module 'prim_subreg(DW=16,SwAccess=SwAccessRW_prim_subreg_pkg,RESVAL=16'b1100110001010101)'
VERIFIC-INFO [VERI-1018] prim_subreg.sv:7: compiling module 'prim_subreg(DW=16,SwAccess=SwAccessRW_prim_subreg_pkg,RESVAL=16'b1110111001100110)'
VERIFIC-INFO [VERI-1018] prim_subreg.sv:7: compiling module 'prim_subreg(DW=16,SwAccess=SwAccessRW_prim_subreg_pkg,RESVAL=16'b0100000000000000)'
VERIFIC-INFO [VERI-1018] prim_subreg.sv:7: compiling module 'prim_subreg(DW=16,SwAccess=SwAccessRW_prim_subreg_pkg,RESVAL=16'b1000000000000000)'
VERIFIC-INFO [VERI-1018] prim_subreg.sv:7: compiling module 'prim_subreg(SwAccess=SwAccessRO_prim_subreg_pkg,RESVAL=32'b010001000100010001000100010001)'
VERIFIC-INFO [VERI-1018] prim_subreg.sv:7: compiling module 'prim_subreg(SwAccess=SwAccessW1C_prim_subreg_pkg,RESVAL=32'b10111011110011001101110111101110)'
VERIFIC-INFO [VERI-1018] prim_subreg.sv:7: compiling module 'prim_subreg(DW=16,SwAccess=SwAccessW1C_prim_subreg_pkg,RESVAL=16'b1110111011101110)'
VERIFIC-INFO [VERI-1018] prim_subreg.sv:7: compiling module 'prim_subreg(DW=16,SwAccess=SwAccessW1C_prim_subreg_pkg,RESVAL=16'b0111011101110111)'
VERIFIC-INFO [VERI-1018] prim_subreg.sv:7: compiling module 'prim_subreg(SwAccess=SwAccessW1C_prim_subreg_pkg,RESVAL=32'b10101010011101110101010101100110)'
VERIFIC-INFO [VERI-1018] prim_subreg.sv:7: compiling module 'prim_subreg(SwAccess=SwAccessW1S_prim_subreg_pkg,RESVAL=32'b010001001000100100010010001000)'
VERIFIC-INFO [VERI-1018] prim_subreg.sv:7: compiling module 'prim_subreg(SwAccess=SwAccessW0C_prim_subreg_pkg,RESVAL=32'b11111110110010000001001101111111)'
VERIFIC-INFO [VERI-1018] prim_subreg.sv:7: compiling module 'prim_subreg(SwAccess=SwAccessRC_prim_subreg_pkg,RESVAL=32'b01110111010001000011001110011001)'
VERIFIC-INFO [VERI-1018] prim_subreg.sv:7: compiling module 'prim_subreg(SwAccess=SwAccessWO_prim_subreg_pkg,RESVAL=32'b010001001000100011001101000100)'
VERIFIC-INFO [VERI-1018] prim_subreg.sv:7: compiling module 'prim_subreg(DW=4,SwAccess=SwAccessRW_prim_subreg_pkg,RESVAL=4'b01)'
VERIFIC-INFO [VERI-1018] prim_subreg.sv:7: compiling module 'prim_subreg(DW=4,SwAccess=SwAccessRW_prim_subreg_pkg,RESVAL=4'b010)'
VERIFIC-INFO [VERI-1018] prim_subreg.sv:7: compiling module 'prim_subreg(DW=4,SwAccess=SwAccessRO_prim_subreg_pkg,RESVAL=4'b011)'
VERIFIC-INFO [VERI-1018] prim_subreg.sv:7: compiling module 'prim_subreg(DW=4,SwAccess=SwAccessRO_prim_subreg_pkg,RESVAL=4'b0100)'
VERIFIC-INFO [VERI-1018] prim_subreg.sv:7: compiling module 'prim_subreg(DW=4,SwAccess=SwAccessW1C_prim_subreg_pkg,RESVAL=4'b0101)'
VERIFIC-INFO [VERI-1018] prim_subreg.sv:7: compiling module 'prim_subreg(DW=4,SwAccess=SwAccessW1S_prim_subreg_pkg,RESVAL=4'b0110)'
VERIFIC-INFO [VERI-1018] prim_subreg.sv:7: compiling module 'prim_subreg(DW=4,SwAccess=SwAccessRW_prim_subreg_pkg,RESVAL=4'b0111)'
VERIFIC-INFO [VERI-1018] prim_subreg.sv:7: compiling module 'prim_subreg(DW=4,SwAccess=SwAccessWO_prim_subreg_pkg,RESVAL=4'b1000)'
VERIFIC-INFO [VERI-1018] prim_subreg.sv:7: compiling module 'prim_subreg(SwAccess=SwAccessRW_prim_subreg_pkg,RESVAL=32'b10111010101110101011101010111010)'
VERIFIC-INFO [VERI-1018] prim_subreg_ext.sv:7: compiling module 'prim_subreg_ext'
VERIFIC-INFO [VERI-1018] prim_subreg.sv:7: compiling module 'prim_subreg(SwAccess=SwAccessRW_prim_subreg_pkg,RESVAL=32'b11110110111101101111011011110110)'
Importing module trial1_reg_top.
Importing module prim_subreg(DW=1,SwAccess=SwAccessRW_prim_subreg_pkg,RESVAL=1'b0).
Importing module prim_subreg(DW=1,SwAccess=SwAccessRW_prim_subreg_pkg,RESVAL=1'b1).
Importing module prim_subreg(DW=16,SwAccess=SwAccessRW_prim_subreg_pkg,RESVAL=16'b0100000000000000).
Importing module prim_subreg(DW=16,SwAccess=SwAccessRW_prim_subreg_pkg,RESVAL=16'b1000000000000000).
Importing module prim_subreg(DW=16,SwAccess=SwAccessRW_prim_subreg_pkg,RESVAL=16'b1100110001010101).
Importing module prim_subreg(DW=16,SwAccess=SwAccessRW_prim_subreg_pkg,RESVAL=16'b1110111001100110).
Importing module prim_subreg(DW=16,SwAccess=SwAccessW1C_prim_subreg_pkg,RESVAL=16'b0111011101110111).
Importing module prim_subreg(DW=16,SwAccess=SwAccessW1C_prim_subreg_pkg,RESVAL=16'b1110111011101110).
Importing module prim_subreg(DW=4,SwAccess=SwAccessRO_prim_subreg_pkg,RESVAL=4'b0100).
Importing module prim_subreg(DW=4,SwAccess=SwAccessRO_prim_subreg_pkg,RESVAL=4'b011).
Importing module prim_subreg(DW=4,SwAccess=SwAccessRW_prim_subreg_pkg,RESVAL=4'b01).
Importing module prim_subreg(DW=4,SwAccess=SwAccessRW_prim_subreg_pkg,RESVAL=4'b010).
Importing module prim_subreg(DW=4,SwAccess=SwAccessRW_prim_subreg_pkg,RESVAL=4'b0111).
Importing module prim_subreg(DW=4,SwAccess=SwAccessW1C_prim_subreg_pkg,RESVAL=4'b0101).
Importing module prim_subreg(DW=4,SwAccess=SwAccessW1S_prim_subreg_pkg,RESVAL=4'b0110).
Importing module prim_subreg(DW=4,SwAccess=SwAccessWO_prim_subreg_pkg,RESVAL=4'b1000).
Importing module prim_subreg(DW=8,SwAccess=SwAccessRW_prim_subreg_pkg,RESVAL=8'b01100100).
Importing module prim_subreg(SwAccess=SwAccessRC_prim_subreg_pkg,RESVAL=32'b01110111010001000011001110011001).
Importing module prim_subreg(SwAccess=SwAccessRO_prim_subreg_pkg,RESVAL=32'b010001000100010001000100010001).
Importing module prim_subreg(SwAccess=SwAccessRW_prim_subreg_pkg,RESVAL=32'b0100000000000000010000000000).
Importing module prim_subreg(SwAccess=SwAccessRW_prim_subreg_pkg,RESVAL=32'b0101111000110000101001110).
Importing module prim_subreg(SwAccess=SwAccessRW_prim_subreg_pkg,RESVAL=32'b10111010101110101011101010111010).
Importing module prim_subreg(SwAccess=SwAccessRW_prim_subreg_pkg,RESVAL=32'b11110110111101101111011011110110).
Importing module prim_subreg(SwAccess=SwAccessW0C_prim_subreg_pkg,RESVAL=32'b11111110110010000001001101111111).
Importing module prim_subreg(SwAccess=SwAccessW1C_prim_subreg_pkg,RESVAL=32'b10101010011101110101010101100110).
Importing module prim_subreg(SwAccess=SwAccessW1C_prim_subreg_pkg,RESVAL=32'b10111011110011001101110111101110).
Importing module prim_subreg(SwAccess=SwAccessW1S_prim_subreg_pkg,RESVAL=32'b010001001000100100010010001000).
Importing module prim_subreg(SwAccess=SwAccessWO_prim_subreg_pkg,RESVAL=32'b010001001000100011001101000100).
Importing module prim_subreg_ext.
Importing module tlul_adapter_reg(RegAw=10).
Importing module tlul_cmd_intg_chk.
Importing module prim_secded_inv_64_57_dec.
Importing module tlul_data_integ_dec.
Importing module prim_secded_inv_39_32_dec.
Importing module tlul_err.
Importing module tlul_rsp_intg_gen.
Importing module prim_secded_inv_64_57_enc.
Importing module tlul_data_integ_enc.
Importing module prim_secded_inv_39_32_enc.

3.3.1. Analyzing design hierarchy..
Top module:  \trial1_reg_top
Used module:     \prim_subreg(SwAccess=SwAccessRW_prim_subreg_pkg,RESVAL=32'b11110110111101101111011011110110)
Used module:     \prim_subreg_ext
Used module:     \prim_subreg(SwAccess=SwAccessRW_prim_subreg_pkg,RESVAL=32'b10111010101110101011101010111010)
Used module:     \prim_subreg(DW=4,SwAccess=SwAccessWO_prim_subreg_pkg,RESVAL=4'b1000)
Used module:     \prim_subreg(DW=4,SwAccess=SwAccessRW_prim_subreg_pkg,RESVAL=4'b0111)
Used module:     \prim_subreg(DW=4,SwAccess=SwAccessW1S_prim_subreg_pkg,RESVAL=4'b0110)
Used module:     \prim_subreg(DW=4,SwAccess=SwAccessW1C_prim_subreg_pkg,RESVAL=4'b0101)
Used module:     \prim_subreg(DW=4,SwAccess=SwAccessRO_prim_subreg_pkg,RESVAL=4'b0100)
Used module:     \prim_subreg(DW=4,SwAccess=SwAccessRO_prim_subreg_pkg,RESVAL=4'b011)
Used module:     \prim_subreg(DW=4,SwAccess=SwAccessRW_prim_subreg_pkg,RESVAL=4'b010)
Used module:     \prim_subreg(DW=4,SwAccess=SwAccessRW_prim_subreg_pkg,RESVAL=4'b01)
Used module:     \prim_subreg(SwAccess=SwAccessWO_prim_subreg_pkg,RESVAL=32'b010001001000100011001101000100)
Used module:     \prim_subreg(SwAccess=SwAccessRC_prim_subreg_pkg,RESVAL=32'b01110111010001000011001110011001)
Used module:     \prim_subreg(SwAccess=SwAccessW1C_prim_subreg_pkg,RESVAL=32'b10101010011101110101010101100110)
Used module:     \prim_subreg(SwAccess=SwAccessW0C_prim_subreg_pkg,RESVAL=32'b11111110110010000001001101111111)
Used module:     \prim_subreg(SwAccess=SwAccessW1S_prim_subreg_pkg,RESVAL=32'b010001001000100100010010001000)
Used module:     \prim_subreg(DW=16,SwAccess=SwAccessW1C_prim_subreg_pkg,RESVAL=16'b0111011101110111)
Used module:     \prim_subreg(DW=16,SwAccess=SwAccessW1C_prim_subreg_pkg,RESVAL=16'b1110111011101110)
Used module:     \prim_subreg(SwAccess=SwAccessW1C_prim_subreg_pkg,RESVAL=32'b10111011110011001101110111101110)
Used module:     \prim_subreg(SwAccess=SwAccessRO_prim_subreg_pkg,RESVAL=32'b010001000100010001000100010001)
Used module:     \prim_subreg(DW=16,SwAccess=SwAccessRW_prim_subreg_pkg,RESVAL=16'b1000000000000000)
Used module:     \prim_subreg(DW=16,SwAccess=SwAccessRW_prim_subreg_pkg,RESVAL=16'b0100000000000000)
Used module:     \prim_subreg(DW=16,SwAccess=SwAccessRW_prim_subreg_pkg,RESVAL=16'b1110111001100110)
Used module:     \prim_subreg(DW=16,SwAccess=SwAccessRW_prim_subreg_pkg,RESVAL=16'b1100110001010101)
Used module:     \prim_subreg(SwAccess=SwAccessRW_prim_subreg_pkg,RESVAL=32'b0100000000000000010000000000)
Used module:     \prim_subreg(DW=8,SwAccess=SwAccessRW_prim_subreg_pkg,RESVAL=8'b01100100)
Used module:     \prim_subreg(DW=1,SwAccess=SwAccessRW_prim_subreg_pkg,RESVAL=1'b1)
Used module:     \prim_subreg(DW=1,SwAccess=SwAccessRW_prim_subreg_pkg,RESVAL=1'b0)
Used module:     \prim_subreg(SwAccess=SwAccessRW_prim_subreg_pkg,RESVAL=32'b0101111000110000101001110)
Used module:     \tlul_adapter_reg(RegAw=10)
Used module:         \tlul_err
Used module:     \tlul_rsp_intg_gen
Used module:         \tlul_data_integ_enc
Used module:             \prim_secded_inv_39_32_enc
Used module:         \prim_secded_inv_64_57_enc
Used module:     \tlul_cmd_intg_chk
Used module:         \tlul_data_integ_dec
Used module:             \prim_secded_inv_39_32_dec
Used module:         \prim_secded_inv_64_57_dec

3.3.2. Analyzing design hierarchy..
Top module:  \trial1_reg_top
Used module:     \prim_subreg(SwAccess=SwAccessRW_prim_subreg_pkg,RESVAL=32'b11110110111101101111011011110110)
Used module:     \prim_subreg_ext
Used module:     \prim_subreg(SwAccess=SwAccessRW_prim_subreg_pkg,RESVAL=32'b10111010101110101011101010111010)
Used module:     \prim_subreg(DW=4,SwAccess=SwAccessWO_prim_subreg_pkg,RESVAL=4'b1000)
Used module:     \prim_subreg(DW=4,SwAccess=SwAccessRW_prim_subreg_pkg,RESVAL=4'b0111)
Used module:     \prim_subreg(DW=4,SwAccess=SwAccessW1S_prim_subreg_pkg,RESVAL=4'b0110)
Used module:     \prim_subreg(DW=4,SwAccess=SwAccessW1C_prim_subreg_pkg,RESVAL=4'b0101)
Used module:     \prim_subreg(DW=4,SwAccess=SwAccessRO_prim_subreg_pkg,RESVAL=4'b0100)
Used module:     \prim_subreg(DW=4,SwAccess=SwAccessRO_prim_subreg_pkg,RESVAL=4'b011)
Used module:     \prim_subreg(DW=4,SwAccess=SwAccessRW_prim_subreg_pkg,RESVAL=4'b010)
Used module:     \prim_subreg(DW=4,SwAccess=SwAccessRW_prim_subreg_pkg,RESVAL=4'b01)
Used module:     \prim_subreg(SwAccess=SwAccessWO_prim_subreg_pkg,RESVAL=32'b010001001000100011001101000100)
Used module:     \prim_subreg(SwAccess=SwAccessRC_prim_subreg_pkg,RESVAL=32'b01110111010001000011001110011001)
Used module:     \prim_subreg(SwAccess=SwAccessW1C_prim_subreg_pkg,RESVAL=32'b10101010011101110101010101100110)
Used module:     \prim_subreg(SwAccess=SwAccessW0C_prim_subreg_pkg,RESVAL=32'b11111110110010000001001101111111)
Used module:     \prim_subreg(SwAccess=SwAccessW1S_prim_subreg_pkg,RESVAL=32'b010001001000100100010010001000)
Used module:     \prim_subreg(DW=16,SwAccess=SwAccessW1C_prim_subreg_pkg,RESVAL=16'b0111011101110111)
Used module:     \prim_subreg(DW=16,SwAccess=SwAccessW1C_prim_subreg_pkg,RESVAL=16'b1110111011101110)
Used module:     \prim_subreg(SwAccess=SwAccessW1C_prim_subreg_pkg,RESVAL=32'b10111011110011001101110111101110)
Used module:     \prim_subreg(SwAccess=SwAccessRO_prim_subreg_pkg,RESVAL=32'b010001000100010001000100010001)
Used module:     \prim_subreg(DW=16,SwAccess=SwAccessRW_prim_subreg_pkg,RESVAL=16'b1000000000000000)
Used module:     \prim_subreg(DW=16,SwAccess=SwAccessRW_prim_subreg_pkg,RESVAL=16'b0100000000000000)
Used module:     \prim_subreg(DW=16,SwAccess=SwAccessRW_prim_subreg_pkg,RESVAL=16'b1110111001100110)
Used module:     \prim_subreg(DW=16,SwAccess=SwAccessRW_prim_subreg_pkg,RESVAL=16'b1100110001010101)
Used module:     \prim_subreg(SwAccess=SwAccessRW_prim_subreg_pkg,RESVAL=32'b0100000000000000010000000000)
Used module:     \prim_subreg(DW=8,SwAccess=SwAccessRW_prim_subreg_pkg,RESVAL=8'b01100100)
Used module:     \prim_subreg(DW=1,SwAccess=SwAccessRW_prim_subreg_pkg,RESVAL=1'b1)
Used module:     \prim_subreg(DW=1,SwAccess=SwAccessRW_prim_subreg_pkg,RESVAL=1'b0)
Used module:     \prim_subreg(SwAccess=SwAccessRW_prim_subreg_pkg,RESVAL=32'b0101111000110000101001110)
Used module:     \tlul_adapter_reg(RegAw=10)
Used module:         \tlul_err
Used module:     \tlul_rsp_intg_gen
Used module:         \tlul_data_integ_enc
Used module:             \prim_secded_inv_39_32_enc
Used module:         \prim_secded_inv_64_57_enc
Used module:     \tlul_cmd_intg_chk
Used module:         \tlul_data_integ_dec
Used module:             \prim_secded_inv_39_32_dec
Used module:         \prim_secded_inv_64_57_dec
Removed 0 unused modules.

yosys> proc

3.4. Executing PROC pass (convert processes to netlists).

yosys> proc_clean

3.4.1. Executing PROC_CLEAN pass (remove empty switches from decision trees).
Cleaned up 0 empty switches.

yosys> proc_rmdead

3.4.2. Executing PROC_RMDEAD pass (remove dead branches from decision trees).
Removed a total of 0 dead cases.

yosys> proc_prune

3.4.3. Executing PROC_PRUNE pass (remove redundant assignments in processes).
Removed 0 redundant assignments.
Promoted 0 assignments to connections.

yosys> proc_init

3.4.4. Executing PROC_INIT pass (extract init attributes).

yosys> proc_arst

3.4.5. Executing PROC_ARST pass (detect async resets in processes).

yosys> proc_mux

3.4.6. Executing PROC_MUX pass (convert decision trees to multiplexers).

yosys> proc_dlatch

3.4.7. Executing PROC_DLATCH pass (convert process syncs to latches).

yosys> proc_dff

3.4.8. Executing PROC_DFF pass (convert process syncs to FFs).

yosys> proc_memwr

3.4.9. Executing PROC_MEMWR pass (convert process memory writes to cells).

yosys> proc_clean

3.4.10. Executing PROC_CLEAN pass (remove empty switches from decision trees).
Cleaned up 0 empty switches.

yosys> opt_expr -keepdc

3.4.11. Executing OPT_EXPR pass (perform const folding).
Optimizing module prim_secded_inv_39_32_enc.
Optimizing module tlul_data_integ_enc.
Optimizing module prim_secded_inv_64_57_enc.
Optimizing module tlul_rsp_intg_gen.
Optimizing module tlul_err.
<suppressed ~1 debug messages>
Optimizing module prim_secded_inv_39_32_dec.
Optimizing module tlul_data_integ_dec.
Optimizing module prim_secded_inv_64_57_dec.
Optimizing module tlul_cmd_intg_chk.
<suppressed ~1 debug messages>
Optimizing module tlul_adapter_reg(RegAw=10).
<suppressed ~12 debug messages>
Optimizing module prim_subreg_ext.
Optimizing module prim_subreg(SwAccess=SwAccessWO_prim_subreg_pkg,RESVAL=32'b010001001000100011001101000100).
<suppressed ~3 debug messages>
Optimizing module prim_subreg(SwAccess=SwAccessW1S_prim_subreg_pkg,RESVAL=32'b010001001000100100010010001000).
<suppressed ~3 debug messages>
Optimizing module prim_subreg(SwAccess=SwAccessW1C_prim_subreg_pkg,RESVAL=32'b10111011110011001101110111101110).
<suppressed ~3 debug messages>
Optimizing module prim_subreg(SwAccess=SwAccessW1C_prim_subreg_pkg,RESVAL=32'b10101010011101110101010101100110).
<suppressed ~3 debug messages>
Optimizing module prim_subreg(SwAccess=SwAccessW0C_prim_subreg_pkg,RESVAL=32'b11111110110010000001001101111111).
<suppressed ~3 debug messages>
Optimizing module prim_subreg(SwAccess=SwAccessRW_prim_subreg_pkg,RESVAL=32'b11110110111101101111011011110110).
<suppressed ~3 debug messages>
Optimizing module prim_subreg(SwAccess=SwAccessRW_prim_subreg_pkg,RESVAL=32'b10111010101110101011101010111010).
<suppressed ~3 debug messages>
Optimizing module prim_subreg(SwAccess=SwAccessRW_prim_subreg_pkg,RESVAL=32'b0101111000110000101001110).
<suppressed ~3 debug messages>
Optimizing module prim_subreg(SwAccess=SwAccessRW_prim_subreg_pkg,RESVAL=32'b0100000000000000010000000000).
<suppressed ~3 debug messages>
Optimizing module prim_subreg(SwAccess=SwAccessRO_prim_subreg_pkg,RESVAL=32'b010001000100010001000100010001).
<suppressed ~3 debug messages>
Optimizing module prim_subreg(SwAccess=SwAccessRC_prim_subreg_pkg,RESVAL=32'b01110111010001000011001110011001).
<suppressed ~3 debug messages>
Optimizing module prim_subreg(DW=8,SwAccess=SwAccessRW_prim_subreg_pkg,RESVAL=8'b01100100).
<suppressed ~3 debug messages>
Optimizing module prim_subreg(DW=4,SwAccess=SwAccessWO_prim_subreg_pkg,RESVAL=4'b1000).
<suppressed ~3 debug messages>
Optimizing module prim_subreg(DW=4,SwAccess=SwAccessW1S_prim_subreg_pkg,RESVAL=4'b0110).
<suppressed ~3 debug messages>
Optimizing module prim_subreg(DW=4,SwAccess=SwAccessW1C_prim_subreg_pkg,RESVAL=4'b0101).
<suppressed ~3 debug messages>
Optimizing module prim_subreg(DW=4,SwAccess=SwAccessRW_prim_subreg_pkg,RESVAL=4'b0111).
<suppressed ~3 debug messages>
Optimizing module prim_subreg(DW=4,SwAccess=SwAccessRW_prim_subreg_pkg,RESVAL=4'b010).
<suppressed ~3 debug messages>
Optimizing module prim_subreg(DW=4,SwAccess=SwAccessRW_prim_subreg_pkg,RESVAL=4'b01).
<suppressed ~3 debug messages>
Optimizing module prim_subreg(DW=4,SwAccess=SwAccessRO_prim_subreg_pkg,RESVAL=4'b011).
<suppressed ~3 debug messages>
Optimizing module prim_subreg(DW=4,SwAccess=SwAccessRO_prim_subreg_pkg,RESVAL=4'b0100).
<suppressed ~3 debug messages>
Optimizing module prim_subreg(DW=16,SwAccess=SwAccessW1C_prim_subreg_pkg,RESVAL=16'b1110111011101110).
<suppressed ~3 debug messages>
Optimizing module prim_subreg(DW=16,SwAccess=SwAccessW1C_prim_subreg_pkg,RESVAL=16'b0111011101110111).
<suppressed ~3 debug messages>
Optimizing module prim_subreg(DW=16,SwAccess=SwAccessRW_prim_subreg_pkg,RESVAL=16'b1110111001100110).
<suppressed ~3 debug messages>
Optimizing module prim_subreg(DW=16,SwAccess=SwAccessRW_prim_subreg_pkg,RESVAL=16'b1100110001010101).
<suppressed ~3 debug messages>
Optimizing module prim_subreg(DW=16,SwAccess=SwAccessRW_prim_subreg_pkg,RESVAL=16'b1000000000000000).
<suppressed ~3 debug messages>
Optimizing module prim_subreg(DW=16,SwAccess=SwAccessRW_prim_subreg_pkg,RESVAL=16'b0100000000000000).
<suppressed ~3 debug messages>
Optimizing module prim_subreg(DW=1,SwAccess=SwAccessRW_prim_subreg_pkg,RESVAL=1'b1).
<suppressed ~2 debug messages>
Optimizing module prim_subreg(DW=1,SwAccess=SwAccessRW_prim_subreg_pkg,RESVAL=1'b0).
<suppressed ~2 debug messages>
Optimizing module trial1_reg_top.
<suppressed ~6 debug messages>

yosys> flatten

3.5. Executing FLATTEN pass (flatten design).
Deleting now unused module prim_secded_inv_39_32_enc.
Deleting now unused module tlul_data_integ_enc.
Deleting now unused module prim_secded_inv_64_57_enc.
Deleting now unused module tlul_rsp_intg_gen.
Deleting now unused module tlul_err.
Deleting now unused module prim_secded_inv_39_32_dec.
Deleting now unused module tlul_data_integ_dec.
Deleting now unused module prim_secded_inv_64_57_dec.
Deleting now unused module tlul_cmd_intg_chk.
Deleting now unused module tlul_adapter_reg(RegAw=10).
Deleting now unused module prim_subreg_ext.
Deleting now unused module prim_subreg(SwAccess=SwAccessWO_prim_subreg_pkg,RESVAL=32'b010001001000100011001101000100).
Deleting now unused module prim_subreg(SwAccess=SwAccessW1S_prim_subreg_pkg,RESVAL=32'b010001001000100100010010001000).
Deleting now unused module prim_subreg(SwAccess=SwAccessW1C_prim_subreg_pkg,RESVAL=32'b10111011110011001101110111101110).
Deleting now unused module prim_subreg(SwAccess=SwAccessW1C_prim_subreg_pkg,RESVAL=32'b10101010011101110101010101100110).
Deleting now unused module prim_subreg(SwAccess=SwAccessW0C_prim_subreg_pkg,RESVAL=32'b11111110110010000001001101111111).
Deleting now unused module prim_subreg(SwAccess=SwAccessRW_prim_subreg_pkg,RESVAL=32'b11110110111101101111011011110110).
Deleting now unused module prim_subreg(SwAccess=SwAccessRW_prim_subreg_pkg,RESVAL=32'b10111010101110101011101010111010).
Deleting now unused module prim_subreg(SwAccess=SwAccessRW_prim_subreg_pkg,RESVAL=32'b0101111000110000101001110).
Deleting now unused module prim_subreg(SwAccess=SwAccessRW_prim_subreg_pkg,RESVAL=32'b0100000000000000010000000000).
Deleting now unused module prim_subreg(SwAccess=SwAccessRO_prim_subreg_pkg,RESVAL=32'b010001000100010001000100010001).
Deleting now unused module prim_subreg(SwAccess=SwAccessRC_prim_subreg_pkg,RESVAL=32'b01110111010001000011001110011001).
Deleting now unused module prim_subreg(DW=8,SwAccess=SwAccessRW_prim_subreg_pkg,RESVAL=8'b01100100).
Deleting now unused module prim_subreg(DW=4,SwAccess=SwAccessWO_prim_subreg_pkg,RESVAL=4'b1000).
Deleting now unused module prim_subreg(DW=4,SwAccess=SwAccessW1S_prim_subreg_pkg,RESVAL=4'b0110).
Deleting now unused module prim_subreg(DW=4,SwAccess=SwAccessW1C_prim_subreg_pkg,RESVAL=4'b0101).
Deleting now unused module prim_subreg(DW=4,SwAccess=SwAccessRW_prim_subreg_pkg,RESVAL=4'b0111).
Deleting now unused module prim_subreg(DW=4,SwAccess=SwAccessRW_prim_subreg_pkg,RESVAL=4'b010).
Deleting now unused module prim_subreg(DW=4,SwAccess=SwAccessRW_prim_subreg_pkg,RESVAL=4'b01).
Deleting now unused module prim_subreg(DW=4,SwAccess=SwAccessRO_prim_subreg_pkg,RESVAL=4'b011).
Deleting now unused module prim_subreg(DW=4,SwAccess=SwAccessRO_prim_subreg_pkg,RESVAL=4'b0100).
Deleting now unused module prim_subreg(DW=16,SwAccess=SwAccessW1C_prim_subreg_pkg,RESVAL=16'b1110111011101110).
Deleting now unused module prim_subreg(DW=16,SwAccess=SwAccessW1C_prim_subreg_pkg,RESVAL=16'b0111011101110111).
Deleting now unused module prim_subreg(DW=16,SwAccess=SwAccessRW_prim_subreg_pkg,RESVAL=16'b1110111001100110).
Deleting now unused module prim_subreg(DW=16,SwAccess=SwAccessRW_prim_subreg_pkg,RESVAL=16'b1100110001010101).
Deleting now unused module prim_subreg(DW=16,SwAccess=SwAccessRW_prim_subreg_pkg,RESVAL=16'b1000000000000000).
Deleting now unused module prim_subreg(DW=16,SwAccess=SwAccessRW_prim_subreg_pkg,RESVAL=16'b0100000000000000).
Deleting now unused module prim_subreg(DW=1,SwAccess=SwAccessRW_prim_subreg_pkg,RESVAL=1'b1).
Deleting now unused module prim_subreg(DW=1,SwAccess=SwAccessRW_prim_subreg_pkg,RESVAL=1'b0).
<suppressed ~42 debug messages>

yosys> tribuf -logic

3.6. Executing TRIBUF pass.

yosys> deminout

3.7. Executing DEMINOUT pass (demote inout ports to input or output).

yosys> opt_expr

3.8. Executing OPT_EXPR pass (perform const folding).
Optimizing module trial1_reg_top.
<suppressed ~25 debug messages>

yosys> opt_clean

3.9. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \trial1_reg_top..
Removed 194 unused cells and 3971 unused wires.
<suppressed ~562 debug messages>

yosys> check

3.10. Executing CHECK pass (checking for obvious problems).
Checking module trial1_reg_top...
Found and reported 0 problems.

yosys> opt -nodffe -nosdff

3.11. Executing OPT pass (performing simple optimizations).

yosys> opt_expr

3.11.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module trial1_reg_top.
<suppressed ~18 debug messages>

yosys> opt_merge -nomux

3.11.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\trial1_reg_top'.
<suppressed ~18 debug messages>
Removed a total of 6 cells.

yosys> opt_muxtree

3.11.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \trial1_reg_top..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~29 debug messages>

yosys> opt_reduce

3.11.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \trial1_reg_top.
    New ctrl vector for $pmux cell $verific$select_361$trial1_reg_top.sv:1237$3320: { \addr_hit [0] $verific$n3065$119 $verific$n3068$122 $verific$n3071$125 $verific$n3074$128 $verific$n3077$131 $verific$n3080$134 $verific$n3083$137 $verific$n3086$140 $verific$n3089$143 $verific$n3092$146 $verific$n3098$152 $verific$n3104$158 $verific$n3107$161 $verific$n3110$164 $verific$n3113$167 $verific$n3116$170 $verific$n3119$173 $verific$n3121$175 }
  Optimizing cells in module \trial1_reg_top.
Performed a total of 1 changes.

yosys> opt_merge

3.11.5. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\trial1_reg_top'.
Removed a total of 0 cells.

yosys> opt_dff -nodffe -nosdff

3.11.6. Executing OPT_DFF pass (perform DFF optimizations).
Changing const-value async load to async reset on $verific$intg_err_q_reg$trial1_reg_top.sv:61$326 ($aldff) from module trial1_reg_top.
Changing const-value async load to async reset on $flatten\u_wotype0.$verific$q_reg$prim_subreg.sv:72$3912 ($aldff) from module trial1_reg_top.
Changing const-value async load to async reset on $flatten\u_w1stype2.$verific$q_reg$prim_subreg.sv:72$3891 ($aldff) from module trial1_reg_top.
Changing const-value async load to async reset on $flatten\u_w1ctype2.$verific$q_reg$prim_subreg.sv:72$3849 ($aldff) from module trial1_reg_top.
Changing const-value async load to async reset on $flatten\u_w1ctype1_field1.$verific$q_reg$prim_subreg.sv:72$3471 ($aldff) from module trial1_reg_top.
Changing const-value async load to async reset on $flatten\u_w1ctype1_field0.$verific$q_reg$prim_subreg.sv:72$3492 ($aldff) from module trial1_reg_top.
Changing const-value async load to async reset on $flatten\u_w1ctype0.$verific$q_reg$prim_subreg.sv:72$3870 ($aldff) from module trial1_reg_top.
Changing const-value async load to async reset on $flatten\u_w0ctype2.$verific$q_reg$prim_subreg.sv:72$3828 ($aldff) from module trial1_reg_top.
Changing const-value async load to async reset on $flatten\u_rwtype7.$verific$q_reg$prim_subreg.sv:72$3807 ($aldff) from module trial1_reg_top.
Changing const-value async load to async reset on $flatten\u_rwtype5.$verific$qe_reg$prim_subreg.sv:67$3782 ($aldff) from module trial1_reg_top.
Changing const-value async load to async reset on $flatten\u_rwtype5.$verific$q_reg$prim_subreg.sv:72$3786 ($aldff) from module trial1_reg_top.
Changing const-value async load to async reset on $flatten\u_rwtype4_field1.$verific$q_reg$prim_subreg.sv:72$3408 ($aldff) from module trial1_reg_top.
Changing const-value async load to async reset on $flatten\u_rwtype4_field0.$verific$q_reg$prim_subreg.sv:72$3387 ($aldff) from module trial1_reg_top.
Changing const-value async load to async reset on $flatten\u_rwtype3_field1.$verific$q_reg$prim_subreg.sv:72$3450 ($aldff) from module trial1_reg_top.
Changing const-value async load to async reset on $flatten\u_rwtype3_field0.$verific$q_reg$prim_subreg.sv:72$3429 ($aldff) from module trial1_reg_top.
Changing const-value async load to async reset on $flatten\u_rwtype2.$verific$q_reg$prim_subreg.sv:72$3744 ($aldff) from module trial1_reg_top.
Changing const-value async load to async reset on $flatten\u_rwtype1_field4.$verific$q_reg[0]$prim_subreg.sv:72$3366 ($aldff) from module trial1_reg_top.
Changing const-value async load to async reset on $flatten\u_rwtype1_field15_8.$verific$q_reg$prim_subreg.sv:72$3681 ($aldff) from module trial1_reg_top.
Changing const-value async load to async reset on $flatten\u_rwtype1_field1.$verific$q_reg[0]$prim_subreg.sv:72$3345 ($aldff) from module trial1_reg_top.
Changing const-value async load to async reset on $flatten\u_rwtype1_field0.$verific$q_reg[0]$prim_subreg.sv:72$3366 ($aldff) from module trial1_reg_top.
Changing const-value async load to async reset on $flatten\u_rwtype0.$verific$q_reg$prim_subreg.sv:72$3765 ($aldff) from module trial1_reg_top.
Changing const-value async load to async reset on $flatten\u_rotype0.$verific$q_reg$prim_subreg.sv:72$3723 ($aldff) from module trial1_reg_top.
Changing const-value async load to async reset on $flatten\u_reg_if.$verific$rspop_reg$tlul_adapter_reg.sv:86$4004 ($aldff) from module trial1_reg_top.
Changing const-value async load to async reset on $flatten\u_reg_if.$verific$reqsz_reg$tlul_adapter_reg.sv:86$4003 ($aldff) from module trial1_reg_top.
Changing const-value async load to async reset on $flatten\u_reg_if.$verific$reqid_reg$tlul_adapter_reg.sv:86$4002 ($aldff) from module trial1_reg_top.
Changing const-value async load to async reset on $flatten\u_reg_if.$verific$rdata_reg$tlul_adapter_reg.sv:96$4013 ($aldff) from module trial1_reg_top.
Changing const-value async load to async reset on $flatten\u_reg_if.$verific$outstanding_reg$tlul_adapter_reg.sv:73$3992 ($aldff) from module trial1_reg_top.
Changing const-value async load to async reset on $flatten\u_reg_if.$verific$error_reg$tlul_adapter_reg.sv:96$4014 ($aldff) from module trial1_reg_top.
Changing const-value async load to async reset on $flatten\u_rctype0.$verific$q_reg$prim_subreg.sv:72$3702 ($aldff) from module trial1_reg_top.
Changing const-value async load to async reset on $flatten\u_r0w1ctype2.$verific$q_reg$prim_subreg.sv:72$3849 ($aldff) from module trial1_reg_top.
Changing const-value async load to async reset on $flatten\u_mixtype0_field7.$verific$q_reg$prim_subreg.sv:72$3660 ($aldff) from module trial1_reg_top.
Changing const-value async load to async reset on $flatten\u_mixtype0_field6.$verific$q_reg$prim_subreg.sv:72$3597 ($aldff) from module trial1_reg_top.
Changing const-value async load to async reset on $flatten\u_mixtype0_field5.$verific$q_reg$prim_subreg.sv:72$3639 ($aldff) from module trial1_reg_top.
Changing const-value async load to async reset on $flatten\u_mixtype0_field4.$verific$q_reg$prim_subreg.sv:72$3618 ($aldff) from module trial1_reg_top.
Changing const-value async load to async reset on $flatten\u_mixtype0_field3.$verific$q_reg$prim_subreg.sv:72$3513 ($aldff) from module trial1_reg_top.
Changing const-value async load to async reset on $flatten\u_mixtype0_field2.$verific$q_reg$prim_subreg.sv:72$3534 ($aldff) from module trial1_reg_top.
Changing const-value async load to async reset on $flatten\u_mixtype0_field1.$verific$q_reg$prim_subreg.sv:72$3576 ($aldff) from module trial1_reg_top.
Changing const-value async load to async reset on $flatten\u_mixtype0_field0.$verific$q_reg$prim_subreg.sv:72$3555 ($aldff) from module trial1_reg_top.

yosys> opt_clean

3.11.7. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \trial1_reg_top..
Removed 4 unused cells and 27 unused wires.
<suppressed ~5 debug messages>

yosys> opt_expr

3.11.8. Executing OPT_EXPR pass (perform const folding).
Optimizing module trial1_reg_top.

3.11.9. Rerunning OPT passes. (Maybe there is more to do..)

yosys> opt_muxtree

3.11.10. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \trial1_reg_top..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~29 debug messages>

yosys> opt_reduce

3.11.11. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \trial1_reg_top.
Performed a total of 0 changes.

yosys> opt_merge

3.11.12. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\trial1_reg_top'.
Removed a total of 0 cells.

yosys> opt_dff -nodffe -nosdff

3.11.13. Executing OPT_DFF pass (perform DFF optimizations).
Handling D = Q on $flatten\u_wotype0.$verific$q_reg$prim_subreg.sv:72$3912 ($adff) from module trial1_reg_top (removing D path).
Handling D = Q on $flatten\u_w1ctype1_field1.$verific$q_reg$prim_subreg.sv:72$3471 ($adff) from module trial1_reg_top (removing D path).
Handling D = Q on $flatten\u_w1ctype1_field0.$verific$q_reg$prim_subreg.sv:72$3492 ($adff) from module trial1_reg_top (removing D path).
Handling D = Q on $flatten\u_w1ctype0.$verific$q_reg$prim_subreg.sv:72$3870 ($adff) from module trial1_reg_top (removing D path).
Handling D = Q on $flatten\u_rwtype7.$verific$q_reg$prim_subreg.sv:72$3807 ($adff) from module trial1_reg_top (removing D path).
Handling D = Q on $flatten\u_rwtype4_field1.$verific$q_reg$prim_subreg.sv:72$3408 ($adff) from module trial1_reg_top (removing D path).
Handling D = Q on $flatten\u_rwtype4_field0.$verific$q_reg$prim_subreg.sv:72$3387 ($adff) from module trial1_reg_top (removing D path).
Handling D = Q on $flatten\u_rwtype1_field4.$verific$q_reg[0]$prim_subreg.sv:72$3366 ($adff) from module trial1_reg_top (removing D path).
Handling D = Q on $flatten\u_rwtype1_field15_8.$verific$q_reg$prim_subreg.sv:72$3681 ($adff) from module trial1_reg_top (removing D path).
Handling D = Q on $flatten\u_rwtype1_field1.$verific$q_reg[0]$prim_subreg.sv:72$3345 ($adff) from module trial1_reg_top (removing D path).
Handling D = Q on $flatten\u_rwtype1_field0.$verific$q_reg[0]$prim_subreg.sv:72$3366 ($adff) from module trial1_reg_top (removing D path).
Handling D = Q on $flatten\u_rwtype0.$verific$q_reg$prim_subreg.sv:72$3765 ($adff) from module trial1_reg_top (removing D path).
Handling D = Q on $flatten\u_mixtype0_field7.$verific$q_reg$prim_subreg.sv:72$3660 ($adff) from module trial1_reg_top (removing D path).
Handling D = Q on $flatten\u_mixtype0_field2.$verific$q_reg$prim_subreg.sv:72$3534 ($adff) from module trial1_reg_top (removing D path).
Handling D = Q on $flatten\u_mixtype0_field0.$verific$q_reg$prim_subreg.sv:72$3555 ($adff) from module trial1_reg_top (removing D path).
Setting constant 1-bit at position 0 on $flatten\u_mixtype0_field0.$verific$q_reg$prim_subreg.sv:72$3555 ($dlatch) from module trial1_reg_top.
Setting constant 0-bit at position 1 on $flatten\u_mixtype0_field0.$verific$q_reg$prim_subreg.sv:72$3555 ($dlatch) from module trial1_reg_top.
Setting constant 0-bit at position 2 on $flatten\u_mixtype0_field0.$verific$q_reg$prim_subreg.sv:72$3555 ($dlatch) from module trial1_reg_top.
Setting constant 0-bit at position 3 on $flatten\u_mixtype0_field0.$verific$q_reg$prim_subreg.sv:72$3555 ($dlatch) from module trial1_reg_top.
Setting constant 1-bit at position 0 on $flatten\u_mixtype0_field2.$verific$q_reg$prim_subreg.sv:72$3534 ($dlatch) from module trial1_reg_top.
Setting constant 1-bit at position 1 on $flatten\u_mixtype0_field2.$verific$q_reg$prim_subreg.sv:72$3534 ($dlatch) from module trial1_reg_top.
Setting constant 0-bit at position 2 on $flatten\u_mixtype0_field2.$verific$q_reg$prim_subreg.sv:72$3534 ($dlatch) from module trial1_reg_top.
Setting constant 0-bit at position 3 on $flatten\u_mixtype0_field2.$verific$q_reg$prim_subreg.sv:72$3534 ($dlatch) from module trial1_reg_top.
Setting constant 0-bit at position 0 on $flatten\u_mixtype0_field7.$verific$q_reg$prim_subreg.sv:72$3660 ($dlatch) from module trial1_reg_top.
Setting constant 0-bit at position 1 on $flatten\u_mixtype0_field7.$verific$q_reg$prim_subreg.sv:72$3660 ($dlatch) from module trial1_reg_top.
Setting constant 0-bit at position 2 on $flatten\u_mixtype0_field7.$verific$q_reg$prim_subreg.sv:72$3660 ($dlatch) from module trial1_reg_top.
Setting constant 1-bit at position 3 on $flatten\u_mixtype0_field7.$verific$q_reg$prim_subreg.sv:72$3660 ($dlatch) from module trial1_reg_top.
Setting constant 0-bit at position 0 on $flatten\u_rwtype0.$verific$q_reg$prim_subreg.sv:72$3765 ($dlatch) from module trial1_reg_top.
Setting constant 1-bit at position 1 on $flatten\u_rwtype0.$verific$q_reg$prim_subreg.sv:72$3765 ($dlatch) from module trial1_reg_top.
Setting constant 1-bit at position 2 on $flatten\u_rwtype0.$verific$q_reg$prim_subreg.sv:72$3765 ($dlatch) from module trial1_reg_top.
Setting constant 1-bit at position 3 on $flatten\u_rwtype0.$verific$q_reg$prim_subreg.sv:72$3765 ($dlatch) from module trial1_reg_top.
Setting constant 0-bit at position 4 on $flatten\u_rwtype0.$verific$q_reg$prim_subreg.sv:72$3765 ($dlatch) from module trial1_reg_top.
Setting constant 0-bit at position 5 on $flatten\u_rwtype0.$verific$q_reg$prim_subreg.sv:72$3765 ($dlatch) from module trial1_reg_top.
Setting constant 1-bit at position 6 on $flatten\u_rwtype0.$verific$q_reg$prim_subreg.sv:72$3765 ($dlatch) from module trial1_reg_top.
Setting constant 0-bit at position 7 on $flatten\u_rwtype0.$verific$q_reg$prim_subreg.sv:72$3765 ($dlatch) from module trial1_reg_top.
Setting constant 1-bit at position 8 on $flatten\u_rwtype0.$verific$q_reg$prim_subreg.sv:72$3765 ($dlatch) from module trial1_reg_top.
Setting constant 0-bit at position 9 on $flatten\u_rwtype0.$verific$q_reg$prim_subreg.sv:72$3765 ($dlatch) from module trial1_reg_top.
Setting constant 0-bit at position 10 on $flatten\u_rwtype0.$verific$q_reg$prim_subreg.sv:72$3765 ($dlatch) from module trial1_reg_top.
Setting constant 0-bit at position 11 on $flatten\u_rwtype0.$verific$q_reg$prim_subreg.sv:72$3765 ($dlatch) from module trial1_reg_top.
Setting constant 0-bit at position 12 on $flatten\u_rwtype0.$verific$q_reg$prim_subreg.sv:72$3765 ($dlatch) from module trial1_reg_top.
Setting constant 1-bit at position 13 on $flatten\u_rwtype0.$verific$q_reg$prim_subreg.sv:72$3765 ($dlatch) from module trial1_reg_top.
Setting constant 1-bit at position 14 on $flatten\u_rwtype0.$verific$q_reg$prim_subreg.sv:72$3765 ($dlatch) from module trial1_reg_top.
Setting constant 0-bit at position 15 on $flatten\u_rwtype0.$verific$q_reg$prim_subreg.sv:72$3765 ($dlatch) from module trial1_reg_top.
Setting constant 0-bit at position 16 on $flatten\u_rwtype0.$verific$q_reg$prim_subreg.sv:72$3765 ($dlatch) from module trial1_reg_top.
Setting constant 0-bit at position 17 on $flatten\u_rwtype0.$verific$q_reg$prim_subreg.sv:72$3765 ($dlatch) from module trial1_reg_top.
Setting constant 1-bit at position 18 on $flatten\u_rwtype0.$verific$q_reg$prim_subreg.sv:72$3765 ($dlatch) from module trial1_reg_top.
Setting constant 1-bit at position 19 on $flatten\u_rwtype0.$verific$q_reg$prim_subreg.sv:72$3765 ($dlatch) from module trial1_reg_top.
Setting constant 1-bit at position 20 on $flatten\u_rwtype0.$verific$q_reg$prim_subreg.sv:72$3765 ($dlatch) from module trial1_reg_top.
Setting constant 1-bit at position 21 on $flatten\u_rwtype0.$verific$q_reg$prim_subreg.sv:72$3765 ($dlatch) from module trial1_reg_top.
Setting constant 0-bit at position 22 on $flatten\u_rwtype0.$verific$q_reg$prim_subreg.sv:72$3765 ($dlatch) from module trial1_reg_top.
Setting constant 1-bit at position 23 on $flatten\u_rwtype0.$verific$q_reg$prim_subreg.sv:72$3765 ($dlatch) from module trial1_reg_top.
Setting constant 0-bit at position 24 on $flatten\u_rwtype0.$verific$q_reg$prim_subreg.sv:72$3765 ($dlatch) from module trial1_reg_top.
Setting constant 0-bit at position 25 on $flatten\u_rwtype0.$verific$q_reg$prim_subreg.sv:72$3765 ($dlatch) from module trial1_reg_top.
Setting constant 0-bit at position 26 on $flatten\u_rwtype0.$verific$q_reg$prim_subreg.sv:72$3765 ($dlatch) from module trial1_reg_top.
Setting constant 0-bit at position 27 on $flatten\u_rwtype0.$verific$q_reg$prim_subreg.sv:72$3765 ($dlatch) from module trial1_reg_top.
Setting constant 0-bit at position 28 on $flatten\u_rwtype0.$verific$q_reg$prim_subreg.sv:72$3765 ($dlatch) from module trial1_reg_top.
Setting constant 0-bit at position 29 on $flatten\u_rwtype0.$verific$q_reg$prim_subreg.sv:72$3765 ($dlatch) from module trial1_reg_top.
Setting constant 0-bit at position 30 on $flatten\u_rwtype0.$verific$q_reg$prim_subreg.sv:72$3765 ($dlatch) from module trial1_reg_top.
Setting constant 0-bit at position 31 on $flatten\u_rwtype0.$verific$q_reg$prim_subreg.sv:72$3765 ($dlatch) from module trial1_reg_top.
Setting constant 1-bit at position 0 on $flatten\u_rwtype1_field0.$verific$q_reg[0]$prim_subreg.sv:72$3366 ($dlatch) from module trial1_reg_top.
Setting constant 0-bit at position 0 on $flatten\u_rwtype1_field1.$verific$q_reg[0]$prim_subreg.sv:72$3345 ($dlatch) from module trial1_reg_top.
Setting constant 0-bit at position 0 on $flatten\u_rwtype1_field15_8.$verific$q_reg$prim_subreg.sv:72$3681 ($dlatch) from module trial1_reg_top.
Setting constant 0-bit at position 1 on $flatten\u_rwtype1_field15_8.$verific$q_reg$prim_subreg.sv:72$3681 ($dlatch) from module trial1_reg_top.
Setting constant 1-bit at position 2 on $flatten\u_rwtype1_field15_8.$verific$q_reg$prim_subreg.sv:72$3681 ($dlatch) from module trial1_reg_top.
Setting constant 0-bit at position 3 on $flatten\u_rwtype1_field15_8.$verific$q_reg$prim_subreg.sv:72$3681 ($dlatch) from module trial1_reg_top.
Setting constant 0-bit at position 4 on $flatten\u_rwtype1_field15_8.$verific$q_reg$prim_subreg.sv:72$3681 ($dlatch) from module trial1_reg_top.
Setting constant 1-bit at position 5 on $flatten\u_rwtype1_field15_8.$verific$q_reg$prim_subreg.sv:72$3681 ($dlatch) from module trial1_reg_top.
Setting constant 1-bit at position 6 on $flatten\u_rwtype1_field15_8.$verific$q_reg$prim_subreg.sv:72$3681 ($dlatch) from module trial1_reg_top.
Setting constant 0-bit at position 7 on $flatten\u_rwtype1_field15_8.$verific$q_reg$prim_subreg.sv:72$3681 ($dlatch) from module trial1_reg_top.
Setting constant 1-bit at position 0 on $flatten\u_rwtype1_field4.$verific$q_reg[0]$prim_subreg.sv:72$3366 ($dlatch) from module trial1_reg_top.
Setting constant 0-bit at position 0 on $flatten\u_rwtype4_field0.$verific$q_reg$prim_subreg.sv:72$3387 ($dlatch) from module trial1_reg_top.
Setting constant 0-bit at position 1 on $flatten\u_rwtype4_field0.$verific$q_reg$prim_subreg.sv:72$3387 ($dlatch) from module trial1_reg_top.
Setting constant 0-bit at position 2 on $flatten\u_rwtype4_field0.$verific$q_reg$prim_subreg.sv:72$3387 ($dlatch) from module trial1_reg_top.
Setting constant 0-bit at position 3 on $flatten\u_rwtype4_field0.$verific$q_reg$prim_subreg.sv:72$3387 ($dlatch) from module trial1_reg_top.
Setting constant 0-bit at position 4 on $flatten\u_rwtype4_field0.$verific$q_reg$prim_subreg.sv:72$3387 ($dlatch) from module trial1_reg_top.
Setting constant 0-bit at position 5 on $flatten\u_rwtype4_field0.$verific$q_reg$prim_subreg.sv:72$3387 ($dlatch) from module trial1_reg_top.
Setting constant 0-bit at position 6 on $flatten\u_rwtype4_field0.$verific$q_reg$prim_subreg.sv:72$3387 ($dlatch) from module trial1_reg_top.
Setting constant 0-bit at position 7 on $flatten\u_rwtype4_field0.$verific$q_reg$prim_subreg.sv:72$3387 ($dlatch) from module trial1_reg_top.
Setting constant 0-bit at position 8 on $flatten\u_rwtype4_field0.$verific$q_reg$prim_subreg.sv:72$3387 ($dlatch) from module trial1_reg_top.
Setting constant 0-bit at position 9 on $flatten\u_rwtype4_field0.$verific$q_reg$prim_subreg.sv:72$3387 ($dlatch) from module trial1_reg_top.
Setting constant 0-bit at position 10 on $flatten\u_rwtype4_field0.$verific$q_reg$prim_subreg.sv:72$3387 ($dlatch) from module trial1_reg_top.
Setting constant 0-bit at position 11 on $flatten\u_rwtype4_field0.$verific$q_reg$prim_subreg.sv:72$3387 ($dlatch) from module trial1_reg_top.
Setting constant 0-bit at position 12 on $flatten\u_rwtype4_field0.$verific$q_reg$prim_subreg.sv:72$3387 ($dlatch) from module trial1_reg_top.
Setting constant 0-bit at position 13 on $flatten\u_rwtype4_field0.$verific$q_reg$prim_subreg.sv:72$3387 ($dlatch) from module trial1_reg_top.
Setting constant 1-bit at position 14 on $flatten\u_rwtype4_field0.$verific$q_reg$prim_subreg.sv:72$3387 ($dlatch) from module trial1_reg_top.
Setting constant 0-bit at position 15 on $flatten\u_rwtype4_field0.$verific$q_reg$prim_subreg.sv:72$3387 ($dlatch) from module trial1_reg_top.
Setting constant 0-bit at position 0 on $flatten\u_rwtype4_field1.$verific$q_reg$prim_subreg.sv:72$3408 ($dlatch) from module trial1_reg_top.
Setting constant 0-bit at position 1 on $flatten\u_rwtype4_field1.$verific$q_reg$prim_subreg.sv:72$3408 ($dlatch) from module trial1_reg_top.
Setting constant 0-bit at position 2 on $flatten\u_rwtype4_field1.$verific$q_reg$prim_subreg.sv:72$3408 ($dlatch) from module trial1_reg_top.
Setting constant 0-bit at position 3 on $flatten\u_rwtype4_field1.$verific$q_reg$prim_subreg.sv:72$3408 ($dlatch) from module trial1_reg_top.
Setting constant 0-bit at position 4 on $flatten\u_rwtype4_field1.$verific$q_reg$prim_subreg.sv:72$3408 ($dlatch) from module trial1_reg_top.
Setting constant 0-bit at position 5 on $flatten\u_rwtype4_field1.$verific$q_reg$prim_subreg.sv:72$3408 ($dlatch) from module trial1_reg_top.
Setting constant 0-bit at position 6 on $flatten\u_rwtype4_field1.$verific$q_reg$prim_subreg.sv:72$3408 ($dlatch) from module trial1_reg_top.
Setting constant 0-bit at position 7 on $flatten\u_rwtype4_field1.$verific$q_reg$prim_subreg.sv:72$3408 ($dlatch) from module trial1_reg_top.
Setting constant 0-bit at position 8 on $flatten\u_rwtype4_field1.$verific$q_reg$prim_subreg.sv:72$3408 ($dlatch) from module trial1_reg_top.
Setting constant 0-bit at position 9 on $flatten\u_rwtype4_field1.$verific$q_reg$prim_subreg.sv:72$3408 ($dlatch) from module trial1_reg_top.
Setting constant 0-bit at position 10 on $flatten\u_rwtype4_field1.$verific$q_reg$prim_subreg.sv:72$3408 ($dlatch) from module trial1_reg_top.
Setting constant 0-bit at position 11 on $flatten\u_rwtype4_field1.$verific$q_reg$prim_subreg.sv:72$3408 ($dlatch) from module trial1_reg_top.
Setting constant 0-bit at position 12 on $flatten\u_rwtype4_field1.$verific$q_reg$prim_subreg.sv:72$3408 ($dlatch) from module trial1_reg_top.
Setting constant 0-bit at position 13 on $flatten\u_rwtype4_field1.$verific$q_reg$prim_subreg.sv:72$3408 ($dlatch) from module trial1_reg_top.
Setting constant 0-bit at position 14 on $flatten\u_rwtype4_field1.$verific$q_reg$prim_subreg.sv:72$3408 ($dlatch) from module trial1_reg_top.
Setting constant 1-bit at position 15 on $flatten\u_rwtype4_field1.$verific$q_reg$prim_subreg.sv:72$3408 ($dlatch) from module trial1_reg_top.
Setting constant 0-bit at position 0 on $flatten\u_rwtype7.$verific$q_reg$prim_subreg.sv:72$3807 ($dlatch) from module trial1_reg_top.
Setting constant 1-bit at position 1 on $flatten\u_rwtype7.$verific$q_reg$prim_subreg.sv:72$3807 ($dlatch) from module trial1_reg_top.
Setting constant 1-bit at position 2 on $flatten\u_rwtype7.$verific$q_reg$prim_subreg.sv:72$3807 ($dlatch) from module trial1_reg_top.
Setting constant 0-bit at position 3 on $flatten\u_rwtype7.$verific$q_reg$prim_subreg.sv:72$3807 ($dlatch) from module trial1_reg_top.
Setting constant 1-bit at position 4 on $flatten\u_rwtype7.$verific$q_reg$prim_subreg.sv:72$3807 ($dlatch) from module trial1_reg_top.
Setting constant 1-bit at position 5 on $flatten\u_rwtype7.$verific$q_reg$prim_subreg.sv:72$3807 ($dlatch) from module trial1_reg_top.
Setting constant 1-bit at position 6 on $flatten\u_rwtype7.$verific$q_reg$prim_subreg.sv:72$3807 ($dlatch) from module trial1_reg_top.
Setting constant 1-bit at position 7 on $flatten\u_rwtype7.$verific$q_reg$prim_subreg.sv:72$3807 ($dlatch) from module trial1_reg_top.
Setting constant 0-bit at position 8 on $flatten\u_rwtype7.$verific$q_reg$prim_subreg.sv:72$3807 ($dlatch) from module trial1_reg_top.
Setting constant 1-bit at position 9 on $flatten\u_rwtype7.$verific$q_reg$prim_subreg.sv:72$3807 ($dlatch) from module trial1_reg_top.
Setting constant 1-bit at position 10 on $flatten\u_rwtype7.$verific$q_reg$prim_subreg.sv:72$3807 ($dlatch) from module trial1_reg_top.
Setting constant 0-bit at position 11 on $flatten\u_rwtype7.$verific$q_reg$prim_subreg.sv:72$3807 ($dlatch) from module trial1_reg_top.
Setting constant 1-bit at position 12 on $flatten\u_rwtype7.$verific$q_reg$prim_subreg.sv:72$3807 ($dlatch) from module trial1_reg_top.
Setting constant 1-bit at position 13 on $flatten\u_rwtype7.$verific$q_reg$prim_subreg.sv:72$3807 ($dlatch) from module trial1_reg_top.
Setting constant 1-bit at position 14 on $flatten\u_rwtype7.$verific$q_reg$prim_subreg.sv:72$3807 ($dlatch) from module trial1_reg_top.
Setting constant 1-bit at position 15 on $flatten\u_rwtype7.$verific$q_reg$prim_subreg.sv:72$3807 ($dlatch) from module trial1_reg_top.
Setting constant 0-bit at position 16 on $flatten\u_rwtype7.$verific$q_reg$prim_subreg.sv:72$3807 ($dlatch) from module trial1_reg_top.
Setting constant 1-bit at position 17 on $flatten\u_rwtype7.$verific$q_reg$prim_subreg.sv:72$3807 ($dlatch) from module trial1_reg_top.
Setting constant 1-bit at position 18 on $flatten\u_rwtype7.$verific$q_reg$prim_subreg.sv:72$3807 ($dlatch) from module trial1_reg_top.
Setting constant 0-bit at position 19 on $flatten\u_rwtype7.$verific$q_reg$prim_subreg.sv:72$3807 ($dlatch) from module trial1_reg_top.
Setting constant 1-bit at position 20 on $flatten\u_rwtype7.$verific$q_reg$prim_subreg.sv:72$3807 ($dlatch) from module trial1_reg_top.
Setting constant 1-bit at position 21 on $flatten\u_rwtype7.$verific$q_reg$prim_subreg.sv:72$3807 ($dlatch) from module trial1_reg_top.
Setting constant 1-bit at position 22 on $flatten\u_rwtype7.$verific$q_reg$prim_subreg.sv:72$3807 ($dlatch) from module trial1_reg_top.
Setting constant 1-bit at position 23 on $flatten\u_rwtype7.$verific$q_reg$prim_subreg.sv:72$3807 ($dlatch) from module trial1_reg_top.
Setting constant 0-bit at position 24 on $flatten\u_rwtype7.$verific$q_reg$prim_subreg.sv:72$3807 ($dlatch) from module trial1_reg_top.
Setting constant 1-bit at position 25 on $flatten\u_rwtype7.$verific$q_reg$prim_subreg.sv:72$3807 ($dlatch) from module trial1_reg_top.
Setting constant 1-bit at position 26 on $flatten\u_rwtype7.$verific$q_reg$prim_subreg.sv:72$3807 ($dlatch) from module trial1_reg_top.
Setting constant 0-bit at position 27 on $flatten\u_rwtype7.$verific$q_reg$prim_subreg.sv:72$3807 ($dlatch) from module trial1_reg_top.
Setting constant 1-bit at position 28 on $flatten\u_rwtype7.$verific$q_reg$prim_subreg.sv:72$3807 ($dlatch) from module trial1_reg_top.
Setting constant 1-bit at position 29 on $flatten\u_rwtype7.$verific$q_reg$prim_subreg.sv:72$3807 ($dlatch) from module trial1_reg_top.
Setting constant 1-bit at position 30 on $flatten\u_rwtype7.$verific$q_reg$prim_subreg.sv:72$3807 ($dlatch) from module trial1_reg_top.
Setting constant 1-bit at position 31 on $flatten\u_rwtype7.$verific$q_reg$prim_subreg.sv:72$3807 ($dlatch) from module trial1_reg_top.
Setting constant 0-bit at position 0 on $flatten\u_w1ctype0.$verific$q_reg$prim_subreg.sv:72$3870 ($dlatch) from module trial1_reg_top.
Setting constant 1-bit at position 1 on $flatten\u_w1ctype0.$verific$q_reg$prim_subreg.sv:72$3870 ($dlatch) from module trial1_reg_top.
Setting constant 1-bit at position 2 on $flatten\u_w1ctype0.$verific$q_reg$prim_subreg.sv:72$3870 ($dlatch) from module trial1_reg_top.
Setting constant 1-bit at position 3 on $flatten\u_w1ctype0.$verific$q_reg$prim_subreg.sv:72$3870 ($dlatch) from module trial1_reg_top.
Setting constant 0-bit at position 4 on $flatten\u_w1ctype0.$verific$q_reg$prim_subreg.sv:72$3870 ($dlatch) from module trial1_reg_top.
Setting constant 1-bit at position 5 on $flatten\u_w1ctype0.$verific$q_reg$prim_subreg.sv:72$3870 ($dlatch) from module trial1_reg_top.
Setting constant 1-bit at position 6 on $flatten\u_w1ctype0.$verific$q_reg$prim_subreg.sv:72$3870 ($dlatch) from module trial1_reg_top.
Setting constant 1-bit at position 7 on $flatten\u_w1ctype0.$verific$q_reg$prim_subreg.sv:72$3870 ($dlatch) from module trial1_reg_top.
Setting constant 1-bit at position 8 on $flatten\u_w1ctype0.$verific$q_reg$prim_subreg.sv:72$3870 ($dlatch) from module trial1_reg_top.
Setting constant 0-bit at position 9 on $flatten\u_w1ctype0.$verific$q_reg$prim_subreg.sv:72$3870 ($dlatch) from module trial1_reg_top.
Setting constant 1-bit at position 10 on $flatten\u_w1ctype0.$verific$q_reg$prim_subreg.sv:72$3870 ($dlatch) from module trial1_reg_top.
Setting constant 1-bit at position 11 on $flatten\u_w1ctype0.$verific$q_reg$prim_subreg.sv:72$3870 ($dlatch) from module trial1_reg_top.
Setting constant 1-bit at position 12 on $flatten\u_w1ctype0.$verific$q_reg$prim_subreg.sv:72$3870 ($dlatch) from module trial1_reg_top.
Setting constant 0-bit at position 13 on $flatten\u_w1ctype0.$verific$q_reg$prim_subreg.sv:72$3870 ($dlatch) from module trial1_reg_top.
Setting constant 1-bit at position 14 on $flatten\u_w1ctype0.$verific$q_reg$prim_subreg.sv:72$3870 ($dlatch) from module trial1_reg_top.
Setting constant 1-bit at position 15 on $flatten\u_w1ctype0.$verific$q_reg$prim_subreg.sv:72$3870 ($dlatch) from module trial1_reg_top.
Setting constant 0-bit at position 16 on $flatten\u_w1ctype0.$verific$q_reg$prim_subreg.sv:72$3870 ($dlatch) from module trial1_reg_top.
Setting constant 0-bit at position 17 on $flatten\u_w1ctype0.$verific$q_reg$prim_subreg.sv:72$3870 ($dlatch) from module trial1_reg_top.
Setting constant 1-bit at position 18 on $flatten\u_w1ctype0.$verific$q_reg$prim_subreg.sv:72$3870 ($dlatch) from module trial1_reg_top.
Setting constant 1-bit at position 19 on $flatten\u_w1ctype0.$verific$q_reg$prim_subreg.sv:72$3870 ($dlatch) from module trial1_reg_top.
Setting constant 0-bit at position 20 on $flatten\u_w1ctype0.$verific$q_reg$prim_subreg.sv:72$3870 ($dlatch) from module trial1_reg_top.
Setting constant 0-bit at position 21 on $flatten\u_w1ctype0.$verific$q_reg$prim_subreg.sv:72$3870 ($dlatch) from module trial1_reg_top.
Setting constant 1-bit at position 22 on $flatten\u_w1ctype0.$verific$q_reg$prim_subreg.sv:72$3870 ($dlatch) from module trial1_reg_top.
Setting constant 1-bit at position 23 on $flatten\u_w1ctype0.$verific$q_reg$prim_subreg.sv:72$3870 ($dlatch) from module trial1_reg_top.
Setting constant 1-bit at position 24 on $flatten\u_w1ctype0.$verific$q_reg$prim_subreg.sv:72$3870 ($dlatch) from module trial1_reg_top.
Setting constant 1-bit at position 25 on $flatten\u_w1ctype0.$verific$q_reg$prim_subreg.sv:72$3870 ($dlatch) from module trial1_reg_top.
Setting constant 0-bit at position 26 on $flatten\u_w1ctype0.$verific$q_reg$prim_subreg.sv:72$3870 ($dlatch) from module trial1_reg_top.
Setting constant 1-bit at position 27 on $flatten\u_w1ctype0.$verific$q_reg$prim_subreg.sv:72$3870 ($dlatch) from module trial1_reg_top.
Setting constant 1-bit at position 28 on $flatten\u_w1ctype0.$verific$q_reg$prim_subreg.sv:72$3870 ($dlatch) from module trial1_reg_top.
Setting constant 1-bit at position 29 on $flatten\u_w1ctype0.$verific$q_reg$prim_subreg.sv:72$3870 ($dlatch) from module trial1_reg_top.
Setting constant 0-bit at position 30 on $flatten\u_w1ctype0.$verific$q_reg$prim_subreg.sv:72$3870 ($dlatch) from module trial1_reg_top.
Setting constant 1-bit at position 31 on $flatten\u_w1ctype0.$verific$q_reg$prim_subreg.sv:72$3870 ($dlatch) from module trial1_reg_top.
Setting constant 0-bit at position 0 on $flatten\u_w1ctype1_field0.$verific$q_reg$prim_subreg.sv:72$3492 ($dlatch) from module trial1_reg_top.
Setting constant 1-bit at position 1 on $flatten\u_w1ctype1_field0.$verific$q_reg$prim_subreg.sv:72$3492 ($dlatch) from module trial1_reg_top.
Setting constant 1-bit at position 2 on $flatten\u_w1ctype1_field0.$verific$q_reg$prim_subreg.sv:72$3492 ($dlatch) from module trial1_reg_top.
Setting constant 1-bit at position 3 on $flatten\u_w1ctype1_field0.$verific$q_reg$prim_subreg.sv:72$3492 ($dlatch) from module trial1_reg_top.
Setting constant 0-bit at position 4 on $flatten\u_w1ctype1_field0.$verific$q_reg$prim_subreg.sv:72$3492 ($dlatch) from module trial1_reg_top.
Setting constant 1-bit at position 5 on $flatten\u_w1ctype1_field0.$verific$q_reg$prim_subreg.sv:72$3492 ($dlatch) from module trial1_reg_top.
Setting constant 1-bit at position 6 on $flatten\u_w1ctype1_field0.$verific$q_reg$prim_subreg.sv:72$3492 ($dlatch) from module trial1_reg_top.
Setting constant 1-bit at position 7 on $flatten\u_w1ctype1_field0.$verific$q_reg$prim_subreg.sv:72$3492 ($dlatch) from module trial1_reg_top.
Setting constant 0-bit at position 8 on $flatten\u_w1ctype1_field0.$verific$q_reg$prim_subreg.sv:72$3492 ($dlatch) from module trial1_reg_top.
Setting constant 1-bit at position 9 on $flatten\u_w1ctype1_field0.$verific$q_reg$prim_subreg.sv:72$3492 ($dlatch) from module trial1_reg_top.
Setting constant 1-bit at position 10 on $flatten\u_w1ctype1_field0.$verific$q_reg$prim_subreg.sv:72$3492 ($dlatch) from module trial1_reg_top.
Setting constant 1-bit at position 11 on $flatten\u_w1ctype1_field0.$verific$q_reg$prim_subreg.sv:72$3492 ($dlatch) from module trial1_reg_top.
Setting constant 0-bit at position 12 on $flatten\u_w1ctype1_field0.$verific$q_reg$prim_subreg.sv:72$3492 ($dlatch) from module trial1_reg_top.
Setting constant 1-bit at position 13 on $flatten\u_w1ctype1_field0.$verific$q_reg$prim_subreg.sv:72$3492 ($dlatch) from module trial1_reg_top.
Setting constant 1-bit at position 14 on $flatten\u_w1ctype1_field0.$verific$q_reg$prim_subreg.sv:72$3492 ($dlatch) from module trial1_reg_top.
Setting constant 1-bit at position 15 on $flatten\u_w1ctype1_field0.$verific$q_reg$prim_subreg.sv:72$3492 ($dlatch) from module trial1_reg_top.
Setting constant 1-bit at position 0 on $flatten\u_w1ctype1_field1.$verific$q_reg$prim_subreg.sv:72$3471 ($dlatch) from module trial1_reg_top.
Setting constant 1-bit at position 1 on $flatten\u_w1ctype1_field1.$verific$q_reg$prim_subreg.sv:72$3471 ($dlatch) from module trial1_reg_top.
Setting constant 1-bit at position 2 on $flatten\u_w1ctype1_field1.$verific$q_reg$prim_subreg.sv:72$3471 ($dlatch) from module trial1_reg_top.
Setting constant 0-bit at position 3 on $flatten\u_w1ctype1_field1.$verific$q_reg$prim_subreg.sv:72$3471 ($dlatch) from module trial1_reg_top.
Setting constant 1-bit at position 4 on $flatten\u_w1ctype1_field1.$verific$q_reg$prim_subreg.sv:72$3471 ($dlatch) from module trial1_reg_top.
Setting constant 1-bit at position 5 on $flatten\u_w1ctype1_field1.$verific$q_reg$prim_subreg.sv:72$3471 ($dlatch) from module trial1_reg_top.
Setting constant 1-bit at position 6 on $flatten\u_w1ctype1_field1.$verific$q_reg$prim_subreg.sv:72$3471 ($dlatch) from module trial1_reg_top.
Setting constant 0-bit at position 7 on $flatten\u_w1ctype1_field1.$verific$q_reg$prim_subreg.sv:72$3471 ($dlatch) from module trial1_reg_top.
Setting constant 1-bit at position 8 on $flatten\u_w1ctype1_field1.$verific$q_reg$prim_subreg.sv:72$3471 ($dlatch) from module trial1_reg_top.
Setting constant 1-bit at position 9 on $flatten\u_w1ctype1_field1.$verific$q_reg$prim_subreg.sv:72$3471 ($dlatch) from module trial1_reg_top.
Setting constant 1-bit at position 10 on $flatten\u_w1ctype1_field1.$verific$q_reg$prim_subreg.sv:72$3471 ($dlatch) from module trial1_reg_top.
Setting constant 0-bit at position 11 on $flatten\u_w1ctype1_field1.$verific$q_reg$prim_subreg.sv:72$3471 ($dlatch) from module trial1_reg_top.
Setting constant 1-bit at position 12 on $flatten\u_w1ctype1_field1.$verific$q_reg$prim_subreg.sv:72$3471 ($dlatch) from module trial1_reg_top.
Setting constant 1-bit at position 13 on $flatten\u_w1ctype1_field1.$verific$q_reg$prim_subreg.sv:72$3471 ($dlatch) from module trial1_reg_top.
Setting constant 1-bit at position 14 on $flatten\u_w1ctype1_field1.$verific$q_reg$prim_subreg.sv:72$3471 ($dlatch) from module trial1_reg_top.
Setting constant 0-bit at position 15 on $flatten\u_w1ctype1_field1.$verific$q_reg$prim_subreg.sv:72$3471 ($dlatch) from module trial1_reg_top.
Setting constant 0-bit at position 0 on $flatten\u_wotype0.$verific$q_reg$prim_subreg.sv:72$3912 ($dlatch) from module trial1_reg_top.
Setting constant 0-bit at position 1 on $flatten\u_wotype0.$verific$q_reg$prim_subreg.sv:72$3912 ($dlatch) from module trial1_reg_top.
Setting constant 1-bit at position 2 on $flatten\u_wotype0.$verific$q_reg$prim_subreg.sv:72$3912 ($dlatch) from module trial1_reg_top.
Setting constant 0-bit at position 3 on $flatten\u_wotype0.$verific$q_reg$prim_subreg.sv:72$3912 ($dlatch) from module trial1_reg_top.
Setting constant 0-bit at position 4 on $flatten\u_wotype0.$verific$q_reg$prim_subreg.sv:72$3912 ($dlatch) from module trial1_reg_top.
Setting constant 0-bit at position 5 on $flatten\u_wotype0.$verific$q_reg$prim_subreg.sv:72$3912 ($dlatch) from module trial1_reg_top.
Setting constant 1-bit at position 6 on $flatten\u_wotype0.$verific$q_reg$prim_subreg.sv:72$3912 ($dlatch) from module trial1_reg_top.
Setting constant 0-bit at position 7 on $flatten\u_wotype0.$verific$q_reg$prim_subreg.sv:72$3912 ($dlatch) from module trial1_reg_top.
Setting constant 1-bit at position 8 on $flatten\u_wotype0.$verific$q_reg$prim_subreg.sv:72$3912 ($dlatch) from module trial1_reg_top.
Setting constant 1-bit at position 9 on $flatten\u_wotype0.$verific$q_reg$prim_subreg.sv:72$3912 ($dlatch) from module trial1_reg_top.
Setting constant 0-bit at position 10 on $flatten\u_wotype0.$verific$q_reg$prim_subreg.sv:72$3912 ($dlatch) from module trial1_reg_top.
Setting constant 0-bit at position 11 on $flatten\u_wotype0.$verific$q_reg$prim_subreg.sv:72$3912 ($dlatch) from module trial1_reg_top.
Setting constant 1-bit at position 12 on $flatten\u_wotype0.$verific$q_reg$prim_subreg.sv:72$3912 ($dlatch) from module trial1_reg_top.
Setting constant 1-bit at position 13 on $flatten\u_wotype0.$verific$q_reg$prim_subreg.sv:72$3912 ($dlatch) from module trial1_reg_top.
Setting constant 0-bit at position 14 on $flatten\u_wotype0.$verific$q_reg$prim_subreg.sv:72$3912 ($dlatch) from module trial1_reg_top.
Setting constant 0-bit at position 15 on $flatten\u_wotype0.$verific$q_reg$prim_subreg.sv:72$3912 ($dlatch) from module trial1_reg_top.
Setting constant 0-bit at position 16 on $flatten\u_wotype0.$verific$q_reg$prim_subreg.sv:72$3912 ($dlatch) from module trial1_reg_top.
Setting constant 1-bit at position 17 on $flatten\u_wotype0.$verific$q_reg$prim_subreg.sv:72$3912 ($dlatch) from module trial1_reg_top.
Setting constant 0-bit at position 18 on $flatten\u_wotype0.$verific$q_reg$prim_subreg.sv:72$3912 ($dlatch) from module trial1_reg_top.
Setting constant 0-bit at position 19 on $flatten\u_wotype0.$verific$q_reg$prim_subreg.sv:72$3912 ($dlatch) from module trial1_reg_top.
Setting constant 0-bit at position 20 on $flatten\u_wotype0.$verific$q_reg$prim_subreg.sv:72$3912 ($dlatch) from module trial1_reg_top.
Setting constant 1-bit at position 21 on $flatten\u_wotype0.$verific$q_reg$prim_subreg.sv:72$3912 ($dlatch) from module trial1_reg_top.
Setting constant 0-bit at position 22 on $flatten\u_wotype0.$verific$q_reg$prim_subreg.sv:72$3912 ($dlatch) from module trial1_reg_top.
Setting constant 0-bit at position 23 on $flatten\u_wotype0.$verific$q_reg$prim_subreg.sv:72$3912 ($dlatch) from module trial1_reg_top.
Setting constant 1-bit at position 24 on $flatten\u_wotype0.$verific$q_reg$prim_subreg.sv:72$3912 ($dlatch) from module trial1_reg_top.
Setting constant 0-bit at position 25 on $flatten\u_wotype0.$verific$q_reg$prim_subreg.sv:72$3912 ($dlatch) from module trial1_reg_top.
Setting constant 0-bit at position 26 on $flatten\u_wotype0.$verific$q_reg$prim_subreg.sv:72$3912 ($dlatch) from module trial1_reg_top.
Setting constant 0-bit at position 27 on $flatten\u_wotype0.$verific$q_reg$prim_subreg.sv:72$3912 ($dlatch) from module trial1_reg_top.
Setting constant 1-bit at position 28 on $flatten\u_wotype0.$verific$q_reg$prim_subreg.sv:72$3912 ($dlatch) from module trial1_reg_top.
Setting constant 0-bit at position 29 on $flatten\u_wotype0.$verific$q_reg$prim_subreg.sv:72$3912 ($dlatch) from module trial1_reg_top.
Setting constant 0-bit at position 30 on $flatten\u_wotype0.$verific$q_reg$prim_subreg.sv:72$3912 ($dlatch) from module trial1_reg_top.
Setting constant 0-bit at position 31 on $flatten\u_wotype0.$verific$q_reg$prim_subreg.sv:72$3912 ($dlatch) from module trial1_reg_top.

yosys> opt_clean

3.11.14. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \trial1_reg_top..

yosys> opt_expr

3.11.15. Executing OPT_EXPR pass (perform const folding).
Optimizing module trial1_reg_top.

3.11.16. Rerunning OPT passes. (Maybe there is more to do..)

yosys> opt_muxtree

3.11.17. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \trial1_reg_top..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~29 debug messages>

yosys> opt_reduce

3.11.18. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \trial1_reg_top.
Performed a total of 0 changes.

yosys> opt_merge

3.11.19. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\trial1_reg_top'.
Removed a total of 0 cells.

yosys> opt_dff -nodffe -nosdff

3.11.20. Executing OPT_DFF pass (perform DFF optimizations).

yosys> opt_clean

3.11.21. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \trial1_reg_top..

yosys> opt_expr

3.11.22. Executing OPT_EXPR pass (perform const folding).
Optimizing module trial1_reg_top.

3.11.23. Finished OPT passes. (There is nothing left to do.)

yosys> fsm -encoding binary

3.12. Executing FSM pass (extract and optimize FSM).

yosys> fsm_detect

3.12.1. Executing FSM_DETECT pass (finding FSMs in design).

yosys> fsm_extract

3.12.2. Executing FSM_EXTRACT pass (extracting FSM from design).

yosys> fsm_opt

3.12.3. Executing FSM_OPT pass (simple optimizations of FSMs).

yosys> opt_clean

3.12.4. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \trial1_reg_top..

yosys> fsm_opt

3.12.5. Executing FSM_OPT pass (simple optimizations of FSMs).

yosys> fsm_recode -encoding binary

3.12.6. Executing FSM_RECODE pass (re-assigning FSM state encoding).

yosys> fsm_info

3.12.7. Executing FSM_INFO pass (dumping all available information on FSM cells).

yosys> fsm_map

3.12.8. Executing FSM_MAP pass (mapping FSMs to basic logic).

yosys> opt -sat

3.13. Executing OPT pass (performing simple optimizations).

yosys> opt_expr

3.13.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module trial1_reg_top.

yosys> opt_merge -nomux

3.13.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\trial1_reg_top'.
Removed a total of 0 cells.

yosys> opt_muxtree

3.13.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \trial1_reg_top..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~29 debug messages>

yosys> opt_reduce

3.13.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \trial1_reg_top.
Performed a total of 0 changes.

yosys> opt_merge

3.13.5. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\trial1_reg_top'.
Removed a total of 0 cells.

yosys> opt_dff -sat

3.13.6. Executing OPT_DFF pass (perform DFF optimizations).
Adding EN signal on $verific$intg_err_q_reg$trial1_reg_top.sv:61$326 ($adff) from module trial1_reg_top (D = 1'1, Q = \intg_err_q).
Adding EN signal on $flatten\u_w1stype2.$verific$q_reg$prim_subreg.sv:72$3891 ($adff) from module trial1_reg_top (D = \hw2reg.w1stype2.d, Q = \u_w1stype2.q).
Adding EN signal on $flatten\u_w1ctype2.$verific$q_reg$prim_subreg.sv:72$3849 ($adff) from module trial1_reg_top (D = \hw2reg.w1ctype2.d, Q = \u_w1ctype2.q).
Adding EN signal on $flatten\u_w0ctype2.$verific$q_reg$prim_subreg.sv:72$3828 ($adff) from module trial1_reg_top (D = \hw2reg.w0ctype2.d, Q = \u_w0ctype2.q).
Adding EN signal on $flatten\u_rwtype5.$verific$q_reg$prim_subreg.sv:72$3786 ($adff) from module trial1_reg_top (D = \hw2reg.rwtype5.d, Q = \u_rwtype5.q).
Adding EN signal on $flatten\u_rwtype3_field1.$verific$q_reg$prim_subreg.sv:72$3450 ($adff) from module trial1_reg_top (D = \hw2reg.rwtype3.field1.d, Q = \u_rwtype3_field1.q).
Adding EN signal on $flatten\u_rwtype3_field0.$verific$q_reg$prim_subreg.sv:72$3429 ($adff) from module trial1_reg_top (D = \hw2reg.rwtype3.field0.d, Q = \u_rwtype3_field0.q).
Adding EN signal on $flatten\u_rwtype2.$verific$q_reg$prim_subreg.sv:72$3744 ($adff) from module trial1_reg_top (D = \hw2reg.rwtype2.d, Q = \u_rwtype2.q).
Adding EN signal on $flatten\u_rotype0.$verific$q_reg$prim_subreg.sv:72$3723 ($adff) from module trial1_reg_top (D = \hw2reg.rotype0.d, Q = \u_rotype0.q).
Adding EN signal on $flatten\u_reg_if.$verific$rspop_reg$tlul_adapter_reg.sv:86$4004 ($adff) from module trial1_reg_top (D = { 2'00 \u_reg_if.rd_req }, Q = \u_reg_if.rspop).
Adding EN signal on $flatten\u_reg_if.$verific$reqsz_reg$tlul_adapter_reg.sv:86$4003 ($adff) from module trial1_reg_top (D = \tl_i.a_size, Q = \u_reg_if.reqsz).
Adding EN signal on $flatten\u_reg_if.$verific$reqid_reg$tlul_adapter_reg.sv:86$4002 ($adff) from module trial1_reg_top (D = \tl_i.a_source, Q = \u_reg_if.reqid).
Adding EN signal on $flatten\u_reg_if.$verific$rdata_reg$tlul_adapter_reg.sv:96$4013 ($adff) from module trial1_reg_top (D = $flatten\u_reg_if.$verific$n187$3962, Q = \u_reg_if.rdata).
Adding EN signal on $flatten\u_reg_if.$verific$outstanding_reg$tlul_adapter_reg.sv:73$3992 ($adff) from module trial1_reg_top (D = $flatten\u_reg_if.$verific$n78$3934, Q = \u_reg_if.outstanding).
Adding EN signal on $flatten\u_reg_if.$verific$error_reg$tlul_adapter_reg.sv:96$4014 ($adff) from module trial1_reg_top (D = $flatten\u_reg_if.$verific$n185$3936, Q = \u_reg_if.error).
Adding EN signal on $flatten\u_rctype0.$verific$q_reg$prim_subreg.sv:72$3702 ($adff) from module trial1_reg_top (D = \hw2reg.rctype0.d, Q = \u_rctype0.q).
Adding EN signal on $flatten\u_r0w1ctype2.$verific$q_reg$prim_subreg.sv:72$3849 ($adff) from module trial1_reg_top (D = \hw2reg.r0w1ctype2.d, Q = \u_r0w1ctype2.q).
Adding EN signal on $flatten\u_mixtype0_field6.$verific$q_reg$prim_subreg.sv:72$3597 ($adff) from module trial1_reg_top (D = \hw2reg.mixtype0.field6.d, Q = \u_mixtype0_field6.q).
Adding EN signal on $flatten\u_mixtype0_field5.$verific$q_reg$prim_subreg.sv:72$3639 ($adff) from module trial1_reg_top (D = \hw2reg.mixtype0.field5.d, Q = \u_mixtype0_field5.q).
Adding EN signal on $flatten\u_mixtype0_field4.$verific$q_reg$prim_subreg.sv:72$3618 ($adff) from module trial1_reg_top (D = \hw2reg.mixtype0.field4.d, Q = \u_mixtype0_field4.q).
Adding EN signal on $flatten\u_mixtype0_field3.$verific$q_reg$prim_subreg.sv:72$3513 ($adff) from module trial1_reg_top (D = \hw2reg.mixtype0.field3.d, Q = \u_mixtype0_field3.q).
Adding EN signal on $flatten\u_mixtype0_field1.$verific$q_reg$prim_subreg.sv:72$3576 ($adff) from module trial1_reg_top (D = \hw2reg.mixtype0.field1.d, Q = \u_mixtype0_field1.q).
Setting constant 0-bit at position 1 on $auto$ff.cc:262:slice$5013 ($adffe) from module trial1_reg_top.
Setting constant 0-bit at position 2 on $auto$ff.cc:262:slice$5013 ($adffe) from module trial1_reg_top.

yosys> opt_clean

3.13.7. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \trial1_reg_top..
Removed 21 unused cells and 21 unused wires.
<suppressed ~22 debug messages>

yosys> opt_expr

3.13.8. Executing OPT_EXPR pass (perform const folding).
Optimizing module trial1_reg_top.
<suppressed ~2 debug messages>

3.13.9. Rerunning OPT passes. (Maybe there is more to do..)

yosys> opt_muxtree

3.13.10. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \trial1_reg_top..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~9 debug messages>

yosys> opt_reduce

3.13.11. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \trial1_reg_top.
Performed a total of 0 changes.

yosys> opt_merge

3.13.12. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\trial1_reg_top'.
<suppressed ~3 debug messages>
Removed a total of 1 cells.

yosys> opt_dff -sat

3.13.13. Executing OPT_DFF pass (perform DFF optimizations).

yosys> opt_clean

3.13.14. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \trial1_reg_top..
Removed 0 unused cells and 1 unused wires.
<suppressed ~1 debug messages>

yosys> opt_expr

3.13.15. Executing OPT_EXPR pass (perform const folding).
Optimizing module trial1_reg_top.

3.13.16. Rerunning OPT passes. (Maybe there is more to do..)

yosys> opt_muxtree

3.13.17. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \trial1_reg_top..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~9 debug messages>

yosys> opt_reduce

3.13.18. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \trial1_reg_top.
Performed a total of 0 changes.

yosys> opt_merge

3.13.19. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\trial1_reg_top'.
Removed a total of 0 cells.

yosys> opt_dff -sat

3.13.20. Executing OPT_DFF pass (perform DFF optimizations).

yosys> opt_clean

3.13.21. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \trial1_reg_top..

yosys> opt_expr

3.13.22. Executing OPT_EXPR pass (perform const folding).
Optimizing module trial1_reg_top.

3.13.23. Finished OPT passes. (There is nothing left to do.)

yosys> wreduce -keepdc

3.14. Executing WREDUCE pass (reducing word size of cells).
Removed top 7 bits (of 8) from port B of cell trial1_reg_top.$verific$equal_24$trial1_reg_top.sv:1012$3105 ($eq).
Removed top 6 bits (of 8) from port B of cell trial1_reg_top.$verific$equal_26$trial1_reg_top.sv:1013$3106 ($eq).
Removed top 6 bits (of 8) from port B of cell trial1_reg_top.$verific$equal_28$trial1_reg_top.sv:1014$3107 ($eq).
Removed top 31 bits (of 32) from port A of cell trial1_reg_top.$flatten\u_reg_if.\u_err.$verific$shift_left_23$tlul_err.sv:49$4640 ($shl).
Removed top 28 bits (of 32) from port Y of cell trial1_reg_top.$flatten\u_reg_if.\u_err.$verific$shift_left_23$tlul_err.sv:49$4640 ($shl).
Removed top 1 bits (of 4) from port B of cell trial1_reg_top.$flatten\u_reg_if.$verific$equal_76$prim_mubi_pkg.sv:27$4025 ($eq).
Removed top 2 bits (of 3) from port B of cell trial1_reg_top.$flatten\u_reg_if.$verific$equal_8$tlul_adapter_reg.sv:56$3972 ($eq).
Removed top 2 bits (of 4) from wire trial1_reg_top.$verific$n1698$180.
Removed top 2 bits (of 3) from wire trial1_reg_top.tl_o_pre[d_opcode].
Removed top 2 bits (of 3) from wire trial1_reg_top.tl_reg_d2h[d_opcode].

yosys> peepopt

3.15. Executing PEEPOPT pass (run peephole optimizers).

yosys> pmuxtree

3.16. Executing PMUXTREE pass.

yosys> opt_clean

3.17. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \trial1_reg_top..
Removed 2 unused cells and 7 unused wires.
<suppressed ~3 debug messages>

yosys> alumacc

3.18. Executing ALUMACC pass (create $alu and $macc cells).
Extracting $alu and $macc cells in module trial1_reg_top:
  created 0 $alu and 0 $macc cells.

yosys> opt

3.19. Executing OPT pass (performing simple optimizations).

yosys> opt_expr

3.19.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module trial1_reg_top.
<suppressed ~1 debug messages>

yosys> opt_merge -nomux

3.19.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\trial1_reg_top'.
Removed a total of 0 cells.

yosys> opt_muxtree

3.19.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \trial1_reg_top..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~9 debug messages>

yosys> opt_reduce

3.19.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \trial1_reg_top.
    New input vector for $reduce_or cell $auto$pmuxtree.cc:37:or_generator$5084: { $auto$rtlil.cc:2398:Or$5053 $auto$rtlil.cc:2398:Or$5043 $verific$n3116$170 $verific$n3113$167 $verific$n3110$164 $verific$n3098$152 $verific$n3092$146 $verific$n3089$143 }
  Optimizing cells in module \trial1_reg_top.
Performed a total of 1 changes.

yosys> opt_merge

3.19.5. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\trial1_reg_top'.
Removed a total of 0 cells.

yosys> opt_dff

3.19.6. Executing OPT_DFF pass (perform DFF optimizations).

yosys> opt_clean

3.19.7. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \trial1_reg_top..

yosys> opt_expr

3.19.8. Executing OPT_EXPR pass (perform const folding).
Optimizing module trial1_reg_top.

3.19.9. Rerunning OPT passes. (Maybe there is more to do..)

yosys> opt_muxtree

3.19.10. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \trial1_reg_top..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~9 debug messages>

yosys> opt_reduce

3.19.11. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \trial1_reg_top.
Performed a total of 0 changes.

yosys> opt_merge

3.19.12. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\trial1_reg_top'.
Removed a total of 0 cells.

yosys> opt_dff

3.19.13. Executing OPT_DFF pass (perform DFF optimizations).

yosys> opt_clean

3.19.14. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \trial1_reg_top..

yosys> opt_expr

3.19.15. Executing OPT_EXPR pass (perform const folding).
Optimizing module trial1_reg_top.

3.19.16. Finished OPT passes. (There is nothing left to do.)

yosys> stat

3.20. Printing statistics.

=== trial1_reg_top ===

   Number of wires:                824
   Number of wire bits:           7629
   Number of public wires:         638
   Number of public wire bits:    6839
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                290
     $adff                           1
     $adffe                         22
     $and                           58
     $bmux                           3
     $eq                            24
     $logic_not                      2
     $mux                           29
     $not                           46
     $or                            57
     $reduce_and                     3
     $reduce_bool                    1
     $reduce_or                     15
     $reduce_xor                    28
     $shl                            1


yosys> memory -nomap

3.21. Executing MEMORY pass.

yosys> opt_mem

3.21.1. Executing OPT_MEM pass (optimize memories).
Performed a total of 0 transformations.

yosys> opt_mem_priority

3.21.2. Executing OPT_MEM_PRIORITY pass (removing unnecessary memory write priority relations).
Performed a total of 0 transformations.

yosys> opt_mem_feedback

3.21.3. Executing OPT_MEM_FEEDBACK pass (finding memory read-to-write feedback paths).

yosys> memory_dff

3.21.4. Executing MEMORY_DFF pass (merging $dff cells to $memrd).

yosys> opt_clean

3.21.5. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \trial1_reg_top..

yosys> memory_share

3.21.6. Executing MEMORY_SHARE pass (consolidating $memrd/$memwr cells).

yosys> opt_mem_widen

3.21.7. Executing OPT_MEM_WIDEN pass (optimize memories where all ports are wide).
Performed a total of 0 transformations.

yosys> opt_clean

3.21.8. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \trial1_reg_top..

yosys> memory_collect

3.21.9. Executing MEMORY_COLLECT pass (generating $mem cells).

yosys> stat

3.22. Printing statistics.

=== trial1_reg_top ===

   Number of wires:                824
   Number of wire bits:           7629
   Number of public wires:         638
   Number of public wire bits:    6839
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                290
     $adff                           1
     $adffe                         22
     $and                           58
     $bmux                           3
     $eq                            24
     $logic_not                      2
     $mux                           29
     $not                           46
     $or                            57
     $reduce_and                     3
     $reduce_bool                    1
     $reduce_or                     15
     $reduce_xor                    28
     $shl                            1


yosys> opt_clean

3.23. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \trial1_reg_top..

yosys> stat

3.24. Printing statistics.

=== trial1_reg_top ===

   Number of wires:                824
   Number of wire bits:           7629
   Number of public wires:         638
   Number of public wire bits:    6839
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                290
     $adff                           1
     $adffe                         22
     $and                           58
     $bmux                           3
     $eq                            24
     $logic_not                      2
     $mux                           29
     $not                           46
     $or                            57
     $reduce_and                     3
     $reduce_bool                    1
     $reduce_or                     15
     $reduce_xor                    28
     $shl                            1


yosys> techmap -map +/techmap.v -map +/rapidsilicon/genesis/arith_map.v

3.25. Executing TECHMAP pass (map to technology primitives).

3.25.1. Executing Verilog-2005 frontend: /home/users/aram/Workspace/yosys_verific_rs/yosys/install/bin/../share/yosys/techmap.v
Parsing Verilog input from `/home/users/aram/Workspace/yosys_verific_rs/yosys/install/bin/../share/yosys/techmap.v' to AST representation.
Generating RTLIL representation for module `\_90_simplemap_bool_ops'.
Generating RTLIL representation for module `\_90_simplemap_reduce_ops'.
Generating RTLIL representation for module `\_90_simplemap_logic_ops'.
Generating RTLIL representation for module `\_90_simplemap_compare_ops'.
Generating RTLIL representation for module `\_90_simplemap_various'.
Generating RTLIL representation for module `\_90_simplemap_registers'.
Generating RTLIL representation for module `\_90_shift_ops_shr_shl_sshl_sshr'.
Generating RTLIL representation for module `\_90_shift_shiftx'.
Generating RTLIL representation for module `\_90_fa'.
Generating RTLIL representation for module `\_90_lcu'.
Generating RTLIL representation for module `\_90_alu'.
Generating RTLIL representation for module `\_90_macc'.
Generating RTLIL representation for module `\_90_alumacc'.
Generating RTLIL representation for module `\$__div_mod_u'.
Generating RTLIL representation for module `\$__div_mod_trunc'.
Generating RTLIL representation for module `\_90_div'.
Generating RTLIL representation for module `\_90_mod'.
Generating RTLIL representation for module `\$__div_mod_floor'.
Generating RTLIL representation for module `\_90_divfloor'.
Generating RTLIL representation for module `\_90_modfloor'.
Generating RTLIL representation for module `\_90_pow'.
Generating RTLIL representation for module `\_90_pmux'.
Generating RTLIL representation for module `\_90_demux'.
Generating RTLIL representation for module `\_90_lut'.
Successfully finished Verilog frontend.

3.25.2. Executing Verilog-2005 frontend: /home/users/aram/Workspace/yosys_verific_rs/yosys/install/bin/../share/yosys/rapidsilicon/genesis/arith_map.v
Parsing Verilog input from `/home/users/aram/Workspace/yosys_verific_rs/yosys/install/bin/../share/yosys/rapidsilicon/genesis/arith_map.v' to AST representation.
Generating RTLIL representation for module `\_80_rs_alu'.
Successfully finished Verilog frontend.

3.25.3. Continuing TECHMAP pass.
Using extmapper simplemap for cells of type $or.
Using extmapper simplemap for cells of type $adffe.
Using extmapper simplemap for cells of type $and.
Using extmapper simplemap for cells of type $logic_not.
Using extmapper simplemap for cells of type $eq.
Using extmapper simplemap for cells of type $not.
Using extmapper simplemap for cells of type $reduce_or.
Using extmapper simplemap for cells of type $mux.
Using extmapper simplemap for cells of type $reduce_xor.
Using template $paramod$constmap:66d421c313e4e958be776b99540ac2de3b59fdbc$paramod$77562a466236eb4a6d905351a0995599b75075cb\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shl.
Using extmapper simplemap for cells of type $reduce_and.
Using extmapper simplemap for cells of type $bmux.
Using extmapper simplemap for cells of type $reduce_bool.
Using extmapper simplemap for cells of type $adff.
No more expansions possible.
<suppressed ~534 debug messages>

yosys> stat

3.26. Printing statistics.

=== trial1_reg_top ===

   Number of wires:               1114
   Number of wire bits:          10677
   Number of public wires:         638
   Number of public wire bits:    6839
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:               2174
     $_AND_                         69
     $_DFFE_PN0P_                  217
     $_DFFE_PN1P_                  137
     $_DFF_PN0_                      1
     $_MUX_                        662
     $_NOT_                         80
     $_OR_                         274
     $_XOR_                        734


yosys> opt

3.27. Executing OPT pass (performing simple optimizations).

yosys> opt_expr

3.27.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module trial1_reg_top.
<suppressed ~488 debug messages>

yosys> opt_merge -nomux

3.27.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\trial1_reg_top'.
<suppressed ~624 debug messages>
Removed a total of 208 cells.

yosys> opt_muxtree

3.27.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \trial1_reg_top..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

yosys> opt_reduce

3.27.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \trial1_reg_top.
Performed a total of 0 changes.

yosys> opt_merge

3.27.5. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\trial1_reg_top'.
Removed a total of 0 cells.

yosys> opt_dff

3.27.6. Executing OPT_DFF pass (perform DFF optimizations).

yosys> opt_clean

3.27.7. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \trial1_reg_top..
Removed 0 unused cells and 205 unused wires.
<suppressed ~1 debug messages>

yosys> opt_expr

3.27.8. Executing OPT_EXPR pass (perform const folding).
Optimizing module trial1_reg_top.

3.27.9. Rerunning OPT passes. (Maybe there is more to do..)

yosys> opt_muxtree

3.27.10. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \trial1_reg_top..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

yosys> opt_reduce

3.27.11. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \trial1_reg_top.
Performed a total of 0 changes.

yosys> opt_merge

3.27.12. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\trial1_reg_top'.
Removed a total of 0 cells.

yosys> opt_dff

3.27.13. Executing OPT_DFF pass (perform DFF optimizations).

yosys> opt_clean

3.27.14. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \trial1_reg_top..

yosys> opt_expr

3.27.15. Executing OPT_EXPR pass (perform const folding).
Optimizing module trial1_reg_top.

3.27.16. Finished OPT passes. (There is nothing left to do.)

yosys> opt -fast -full

3.28. Executing OPT pass (performing simple optimizations).

yosys> opt_expr -full

3.28.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module trial1_reg_top.
<suppressed ~168 debug messages>

yosys> opt_merge

3.28.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\trial1_reg_top'.
Removed a total of 0 cells.

yosys> opt_dff

3.28.3. Executing OPT_DFF pass (perform DFF optimizations).

yosys> opt_clean

3.28.4. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \trial1_reg_top..
Removed 0 unused cells and 2 unused wires.
<suppressed ~1 debug messages>

3.28.5. Finished fast OPT passes.

yosys> memory_map

3.29. Executing MEMORY_MAP pass (converting memories to logic and flip-flops).

yosys> opt -full

3.30. Executing OPT pass (performing simple optimizations).

yosys> opt_expr -full

3.30.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module trial1_reg_top.

yosys> opt_merge -nomux

3.30.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\trial1_reg_top'.
Removed a total of 0 cells.

yosys> opt_muxtree

3.30.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \trial1_reg_top..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

yosys> opt_reduce -full

3.30.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \trial1_reg_top.
Performed a total of 0 changes.

yosys> opt_merge

3.30.5. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\trial1_reg_top'.
Removed a total of 0 cells.

yosys> opt_share

3.30.6. Executing OPT_SHARE pass.

yosys> opt_dff

3.30.7. Executing OPT_DFF pass (perform DFF optimizations).

yosys> opt_clean

3.30.8. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \trial1_reg_top..

yosys> opt_expr -full

3.30.9. Executing OPT_EXPR pass (perform const folding).
Optimizing module trial1_reg_top.

3.30.10. Finished OPT passes. (There is nothing left to do.)

yosys> abc -dff

3.31. Executing ABC pass (technology mapping using ABC).

3.31.1. Summary of detected clock domains:
  13 cells in clk=\clk_i, en={ }, arst=!\rst_ni, srst={ }
  32 cells in clk=\clk_i, en=\hw2reg.rwtype3.field1.de, arst=!\rst_ni, srst={ }
  8 cells in clk=\clk_i, en=\hw2reg.mixtype0.field5.de, arst=!\rst_ni, srst={ }
  8 cells in clk=\clk_i, en=\hw2reg.mixtype0.field4.de, arst=!\rst_ni, srst={ }
  8 cells in clk=\clk_i, en=\hw2reg.mixtype0.field3.de, arst=!\rst_ni, srst={ }
  8 cells in clk=\clk_i, en=\hw2reg.mixtype0.field1.de, arst=!\rst_ni, srst={ }
  257 cells in clk=\clk_i, en=\intg_err, arst=!\rst_ni, srst={ }
  32 cells in clk=\clk_i, en=\hw2reg.r0w1ctype2.de, arst=!\rst_ni, srst={ }
  8 cells in clk=\clk_i, en=\hw2reg.mixtype0.field6.de, arst=!\rst_ni, srst={ }
  55 cells in clk=\clk_i, en=\hw2reg.rwtype5.de, arst=!\rst_ni, srst={ }
  76 cells in clk=\clk_i, en=\hw2reg.w1ctype2.de, arst=!\rst_ni, srst={ }
  78 cells in clk=\clk_i, en=\hw2reg.w0ctype2.de, arst=!\rst_ni, srst={ }
  47 cells in clk=\clk_i, en=\hw2reg.rwtype3.field0.de, arst=!\rst_ni, srst={ }
  32 cells in clk=\clk_i, en=\hw2reg.rwtype2.de, arst=!\rst_ni, srst={ }
  76 cells in clk=\clk_i, en=\hw2reg.rotype0.de, arst=!\rst_ni, srst={ }
  717 cells in clk=\clk_i, en=\u_reg_if.a_ack, arst=!\rst_ni, srst={ }
  4 cells in clk=\clk_i, en=$auto$opt_dff.cc:194:make_patterns_logic$5018, arst=!\rst_ni, srst={ }
  77 cells in clk=\clk_i, en=\hw2reg.rctype0.de, arst=!\rst_ni, srst={ }
  32 cells in clk=\clk_i, en=\hw2reg.w1stype2.de, arst=!\rst_ni, srst={ }

3.31.2. Extracting gate netlist of module `\trial1_reg_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, asynchronously reset by !\rst_ni
Extracted 13 gates and 22 wires to a netlist network with 9 inputs and 6 outputs.

3.31.2.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.31.2.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:        1
ABC RESULTS:               NOT cells:        1
ABC RESULTS:              NAND cells:        1
ABC RESULTS:                OR cells:        1
ABC RESULTS:               NOR cells:        2
ABC RESULTS:            ANDNOT cells:        3
ABC RESULTS:               AND cells:        1
ABC RESULTS:               BUF cells:        1
ABC RESULTS:        internal signals:        7
ABC RESULTS:           input signals:        9
ABC RESULTS:          output signals:        6
Removing temp directory.

3.31.3. Extracting gate netlist of module `\trial1_reg_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by \hw2reg.rwtype3.field1.de, asynchronously reset by !\rst_ni
Extracted 32 gates and 65 wires to a netlist network with 33 inputs and 32 outputs.

3.31.3.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.31.3.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:       16
ABC RESULTS:               NOT cells:       20
ABC RESULTS:               MUX cells:       16
ABC RESULTS:               BUF cells:       12
ABC RESULTS:        internal signals:        0
ABC RESULTS:           input signals:       33
ABC RESULTS:          output signals:       32
Removing temp directory.

3.31.4. Extracting gate netlist of module `\trial1_reg_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by \hw2reg.mixtype0.field5.de, asynchronously reset by !\rst_ni
Extracted 8 gates and 17 wires to a netlist network with 9 inputs and 8 outputs.

3.31.4.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.31.4.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:        4
ABC RESULTS:               NOT cells:        4
ABC RESULTS:               MUX cells:        4
ABC RESULTS:               BUF cells:        4
ABC RESULTS:        internal signals:        0
ABC RESULTS:           input signals:        9
ABC RESULTS:          output signals:        8
Removing temp directory.

3.31.5. Extracting gate netlist of module `\trial1_reg_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by \hw2reg.mixtype0.field4.de, asynchronously reset by !\rst_ni
Extracted 8 gates and 17 wires to a netlist network with 9 inputs and 8 outputs.

3.31.5.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.31.5.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:        4
ABC RESULTS:               NOT cells:        4
ABC RESULTS:               MUX cells:        4
ABC RESULTS:               BUF cells:        4
ABC RESULTS:        internal signals:        0
ABC RESULTS:           input signals:        9
ABC RESULTS:          output signals:        8
Removing temp directory.

3.31.6. Extracting gate netlist of module `\trial1_reg_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by \hw2reg.mixtype0.field3.de, asynchronously reset by !\rst_ni
Extracted 8 gates and 17 wires to a netlist network with 9 inputs and 8 outputs.

3.31.6.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.31.6.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:        4
ABC RESULTS:               NOT cells:        2
ABC RESULTS:               MUX cells:        4
ABC RESULTS:               BUF cells:        6
ABC RESULTS:        internal signals:        0
ABC RESULTS:           input signals:        9
ABC RESULTS:          output signals:        8
Removing temp directory.

3.31.7. Extracting gate netlist of module `\trial1_reg_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by \hw2reg.mixtype0.field1.de, asynchronously reset by !\rst_ni
Extracted 8 gates and 17 wires to a netlist network with 9 inputs and 8 outputs.

3.31.7.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.31.7.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:        4
ABC RESULTS:               NOT cells:        2
ABC RESULTS:               MUX cells:        4
ABC RESULTS:               BUF cells:        6
ABC RESULTS:        internal signals:        0
ABC RESULTS:           input signals:        9
ABC RESULTS:          output signals:        8
Removing temp directory.

3.31.8. Extracting gate netlist of module `\trial1_reg_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by \intg_err, asynchronously reset by !\rst_ni
Extracted 257 gates and 348 wires to a netlist network with 90 inputs and 2 outputs.

3.31.8.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.31.8.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:        1
ABC RESULTS:               XOR cells:       49
ABC RESULTS:              XNOR cells:      160
ABC RESULTS:              NAND cells:        1
ABC RESULTS:               AND cells:       13
ABC RESULTS:                OR cells:        1
ABC RESULTS:               ONE cells:        1
ABC RESULTS:        internal signals:      256
ABC RESULTS:           input signals:       90
ABC RESULTS:          output signals:        2
Removing temp directory.

3.31.9. Extracting gate netlist of module `\trial1_reg_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by \hw2reg.r0w1ctype2.de, asynchronously reset by !\rst_ni
Extracted 32 gates and 64 wires to a netlist network with 32 inputs and 32 outputs.

3.31.9.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.31.9.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:       32
ABC RESULTS:               NOT cells:       36
ABC RESULTS:               BUF cells:       28
ABC RESULTS:        internal signals:        0
ABC RESULTS:           input signals:       32
ABC RESULTS:          output signals:       32
Removing temp directory.

3.31.10. Extracting gate netlist of module `\trial1_reg_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by \hw2reg.mixtype0.field6.de, asynchronously reset by !\rst_ni
Extracted 8 gates and 17 wires to a netlist network with 9 inputs and 8 outputs.

3.31.10.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.31.10.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:        4
ABC RESULTS:               NOT cells:        6
ABC RESULTS:               MUX cells:        4
ABC RESULTS:               BUF cells:        2
ABC RESULTS:        internal signals:        0
ABC RESULTS:           input signals:        9
ABC RESULTS:          output signals:        8
Removing temp directory.

3.31.11. Extracting gate netlist of module `\trial1_reg_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by \hw2reg.rwtype5.de, asynchronously reset by !\rst_ni
Extracted 55 gates and 95 wires to a netlist network with 39 inputs and 49 outputs.

3.31.11.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.31.11.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:       32
ABC RESULTS:               NOR cells:        1
ABC RESULTS:                OR cells:        3
ABC RESULTS:               NOT cells:       43
ABC RESULTS:            ANDNOT cells:        1
ABC RESULTS:              NAND cells:        2
ABC RESULTS:               AND cells:       10
ABC RESULTS:             ORNOT cells:        2
ABC RESULTS:               BUF cells:       24
ABC RESULTS:        internal signals:        7
ABC RESULTS:           input signals:       39
ABC RESULTS:          output signals:       49
Removing temp directory.

3.31.12. Extracting gate netlist of module `\trial1_reg_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by \hw2reg.w1ctype2.de, asynchronously reset by !\rst_ni
Extracted 76 gates and 116 wires to a netlist network with 39 inputs and 71 outputs.

3.31.12.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.31.12.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:       32
ABC RESULTS:                OR cells:        1
ABC RESULTS:               NOT cells:       37
ABC RESULTS:               NOR cells:        4
ABC RESULTS:            ANDNOT cells:        2
ABC RESULTS:             ORNOT cells:       11
ABC RESULTS:              NAND cells:       14
ABC RESULTS:               AND cells:        8
ABC RESULTS:               BUF cells:       28
ABC RESULTS:        internal signals:        6
ABC RESULTS:           input signals:       39
ABC RESULTS:          output signals:       71
Removing temp directory.

3.31.13. Extracting gate netlist of module `\trial1_reg_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by \hw2reg.w0ctype2.de, asynchronously reset by !\rst_ni
Extracted 78 gates and 150 wires to a netlist network with 72 inputs and 73 outputs.

3.31.13.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.31.13.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:       32
ABC RESULTS:               NOR cells:        1
ABC RESULTS:               AND cells:        1
ABC RESULTS:                OR cells:        1
ABC RESULTS:               NOT cells:       44
ABC RESULTS:             ORNOT cells:        3
ABC RESULTS:            ANDNOT cells:        2
ABC RESULTS:               MUX cells:       32
ABC RESULTS:               BUF cells:       24
ABC RESULTS:        internal signals:        5
ABC RESULTS:           input signals:       72
ABC RESULTS:          output signals:       73
Removing temp directory.

3.31.14. Extracting gate netlist of module `\trial1_reg_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by \hw2reg.rwtype3.field0.de, asynchronously reset by !\rst_ni
Extracted 47 gates and 89 wires to a netlist network with 42 inputs and 44 outputs.

3.31.14.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.31.14.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:       16
ABC RESULTS:                OR cells:        4
ABC RESULTS:               NOR cells:        3
ABC RESULTS:              NAND cells:        1
ABC RESULTS:               NOT cells:       20
ABC RESULTS:             ORNOT cells:        2
ABC RESULTS:            ANDNOT cells:        1
ABC RESULTS:               MUX cells:       16
ABC RESULTS:               BUF cells:       16
ABC RESULTS:        internal signals:        3
ABC RESULTS:           input signals:       42
ABC RESULTS:          output signals:       44
Removing temp directory.

3.31.15. Extracting gate netlist of module `\trial1_reg_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by \hw2reg.rwtype2.de, asynchronously reset by !\rst_ni
Extracted 32 gates and 64 wires to a netlist network with 32 inputs and 32 outputs.

3.31.15.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.31.15.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:       32
ABC RESULTS:               NOT cells:        4
ABC RESULTS:               BUF cells:       60
ABC RESULTS:        internal signals:        0
ABC RESULTS:           input signals:       32
ABC RESULTS:          output signals:       32
Removing temp directory.

3.31.16. Extracting gate netlist of module `\trial1_reg_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by \hw2reg.rotype0.de, asynchronously reset by !\rst_ni
Extracted 76 gates and 117 wires to a netlist network with 40 inputs and 72 outputs.

3.31.16.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.31.16.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:       32
ABC RESULTS:                OR cells:        2
ABC RESULTS:               NOR cells:        3
ABC RESULTS:              NAND cells:        1
ABC RESULTS:               NOT cells:       18
ABC RESULTS:            ANDNOT cells:        1
ABC RESULTS:             ORNOT cells:        4
ABC RESULTS:               AND cells:       30
ABC RESULTS:               BUF cells:       48
ABC RESULTS:        internal signals:        5
ABC RESULTS:           input signals:       40
ABC RESULTS:          output signals:       72
Removing temp directory.

3.31.17. Extracting gate netlist of module `\trial1_reg_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by \u_reg_if.a_ack, asynchronously reset by !\rst_ni
Extracted 717 gates and 1011 wires to a netlist network with 292 inputs and 62 outputs.

3.31.17.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.31.17.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:       44
ABC RESULTS:               XOR cells:       27
ABC RESULTS:              XNOR cells:       61
ABC RESULTS:               NOT cells:        9
ABC RESULTS:               NOR cells:       27
ABC RESULTS:            ANDNOT cells:       19
ABC RESULTS:             ORNOT cells:       33
ABC RESULTS:               MUX cells:       52
ABC RESULTS:               AND cells:      122
ABC RESULTS:                OR cells:       96
ABC RESULTS:              NAND cells:      310
ABC RESULTS:               BUF cells:       54
ABC RESULTS:        internal signals:      657
ABC RESULTS:           input signals:      292
ABC RESULTS:          output signals:       62
Removing temp directory.

3.31.18. Extracting gate netlist of module `\trial1_reg_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $auto$opt_dff.cc:194:make_patterns_logic$5018, asynchronously reset by !\rst_ni
Extracted 4 gates and 6 wires to a netlist network with 2 inputs and 3 outputs.

3.31.18.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.31.18.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:        1
ABC RESULTS:               NOT cells:        1
ABC RESULTS:               AND cells:        1
ABC RESULTS:                OR cells:        1
ABC RESULTS:               BUF cells:        2
ABC RESULTS:        internal signals:        1
ABC RESULTS:           input signals:        2
ABC RESULTS:          output signals:        3
Removing temp directory.

3.31.19. Extracting gate netlist of module `\trial1_reg_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by \hw2reg.rctype0.de, asynchronously reset by !\rst_ni
Extracted 77 gates and 150 wires to a netlist network with 73 inputs and 71 outputs.

3.31.19.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.31.19.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:       32
ABC RESULTS:             ORNOT cells:        1
ABC RESULTS:                OR cells:        4
ABC RESULTS:               NOT cells:       34
ABC RESULTS:               NOR cells:        2
ABC RESULTS:              NAND cells:        1
ABC RESULTS:            ANDNOT cells:        1
ABC RESULTS:               MUX cells:       32
ABC RESULTS:               BUF cells:       32
ABC RESULTS:        internal signals:        6
ABC RESULTS:           input signals:       73
ABC RESULTS:          output signals:       71
Removing temp directory.

3.31.20. Extracting gate netlist of module `\trial1_reg_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by \hw2reg.w1stype2.de, asynchronously reset by !\rst_ni
Extracted 32 gates and 64 wires to a netlist network with 32 inputs and 32 outputs.

3.31.20.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.31.20.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:       32
ABC RESULTS:               NOT cells:       16
ABC RESULTS:               BUF cells:       48
ABC RESULTS:        internal signals:        0
ABC RESULTS:           input signals:       32
ABC RESULTS:          output signals:       32
Removing temp directory.

yosys> abc -script /tmp/yosys_1oRtZi/abc_tmp_1.scr

3.32. Executing ABC pass (technology mapping using ABC).

3.32.1. Extracting gate netlist of module `\trial1_reg_top' to `<abc-temp-dir>/input.blif'..
Extracted 1526 gates and 2153 wires to a netlist network with 627 inputs and 326 outputs.

3.32.1.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + source /tmp/yosys_1oRtZi/abc_tmp_1.scr 
ABC:   #Luts =   645  Max Lvl =  11  Avg Lvl =   1.27  [   0.22 sec. at Pass 0]
ABC:   #Luts =   582  Max Lvl =   9  Avg Lvl =   1.06  [   8.86 sec. at Pass 1]
ABC:   #Luts =   578  Max Lvl =  10  Avg Lvl =   1.18  [   2.20 sec. at Pass 2]
ABC:   #Luts =   574  Max Lvl =   9  Avg Lvl =   1.07  [   2.25 sec. at Pass 3]
ABC:   #Luts =   574  Max Lvl =   9  Avg Lvl =   1.07  [   2.05 sec. at Pass 4]
ABC:   #Luts =   571  Max Lvl =   8  Avg Lvl =   0.96  [   3.33 sec. at Pass 5]
ABC:   #Luts =   570  Max Lvl =   9  Avg Lvl =   1.08  [   2.52 sec. at Pass 6]
ABC:   #Luts =   568  Max Lvl =   9  Avg Lvl =   1.07  [   3.90 sec. at Pass 7]
ABC:   #Luts =   568  Max Lvl =   9  Avg Lvl =   1.07  [   2.07 sec. at Pass 8]
ABC:   #Luts =   568  Max Lvl =   9  Avg Lvl =   1.07  [   4.48 sec. at Pass 9]
ABC:   #Luts =   568  Max Lvl =   9  Avg Lvl =   1.07  [   2.39 sec. at Pass 10]
ABC: + write_blif <abc-temp-dir>/output.blif 

3.32.1.2. Re-integrating ABC results.
ABC RESULTS:              $lut cells:      568
ABC RESULTS:        internal signals:     1200
ABC RESULTS:           input signals:      627
ABC RESULTS:          output signals:      326
Removing temp directory.

yosys> opt

3.33. Executing OPT pass (performing simple optimizations).

yosys> opt_expr

3.33.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module trial1_reg_top.

yosys> opt_merge -nomux

3.33.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\trial1_reg_top'.
Removed a total of 0 cells.

yosys> opt_muxtree

3.33.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \trial1_reg_top..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

yosys> opt_reduce

3.33.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \trial1_reg_top.
Performed a total of 0 changes.

yosys> opt_merge

3.33.5. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\trial1_reg_top'.
Removed a total of 0 cells.

yosys> opt_dff

3.33.6. Executing OPT_DFF pass (perform DFF optimizations).

yosys> opt_clean

3.33.7. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \trial1_reg_top..
Removed 0 unused cells and 4154 unused wires.
<suppressed ~31 debug messages>

yosys> opt_expr

3.33.8. Executing OPT_EXPR pass (perform const folding).
Optimizing module trial1_reg_top.

3.33.9. Rerunning OPT passes. (Maybe there is more to do..)

yosys> opt_muxtree

3.33.10. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \trial1_reg_top..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

yosys> opt_reduce

3.33.11. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \trial1_reg_top.
Performed a total of 0 changes.

yosys> opt_merge

3.33.12. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\trial1_reg_top'.
Removed a total of 0 cells.

yosys> opt_dff

3.33.13. Executing OPT_DFF pass (perform DFF optimizations).

yosys> opt_clean

3.33.14. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \trial1_reg_top..

yosys> opt_expr

3.33.15. Executing OPT_EXPR pass (perform const folding).
Optimizing module trial1_reg_top.

3.33.16. Finished OPT passes. (There is nothing left to do.)

yosys> stat

3.34. Printing statistics.

=== trial1_reg_top ===

   Number of wires:               1161
   Number of wire bits:           7324
   Number of public wires:         608
   Number of public wire bits:    6771
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                923
     $_DFFE_PN0P_                  354
     $_DFF_PN0_                      1
     $lut                          568


yosys> shregmap -minlen 8 -maxlen 20

3.35. Executing SHREGMAP pass (map shift registers).
Converted 0 dff cells into 0 shift registers.

yosys> dfflegalize -cell $_DFF_?_ 0 -cell $_DFF_???_ 0 -cell $_DFFE_????_ 0 -cell $_DFFSR_???_ 0 -cell $_DFFSRE_????_ 0 -cell $_DLATCHSR_PPP_ 0

3.36. Executing DFFLEGALIZE pass (convert FFs to types supported by the target).

yosys> stat

3.37. Printing statistics.

=== trial1_reg_top ===

   Number of wires:               1161
   Number of wire bits:           7324
   Number of public wires:         608
   Number of public wire bits:    6771
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                923
     $_DFFE_PN0P_                  354
     $_DFF_PN0_                      1
     $lut                          568


yosys> techmap -map +/techmap.v -map +/rapidsilicon/genesis/ffs_map.v

3.38. Executing TECHMAP pass (map to technology primitives).

3.38.1. Executing Verilog-2005 frontend: /home/users/aram/Workspace/yosys_verific_rs/yosys/install/bin/../share/yosys/techmap.v
Parsing Verilog input from `/home/users/aram/Workspace/yosys_verific_rs/yosys/install/bin/../share/yosys/techmap.v' to AST representation.
Generating RTLIL representation for module `\_90_simplemap_bool_ops'.
Generating RTLIL representation for module `\_90_simplemap_reduce_ops'.
Generating RTLIL representation for module `\_90_simplemap_logic_ops'.
Generating RTLIL representation for module `\_90_simplemap_compare_ops'.
Generating RTLIL representation for module `\_90_simplemap_various'.
Generating RTLIL representation for module `\_90_simplemap_registers'.
Generating RTLIL representation for module `\_90_shift_ops_shr_shl_sshl_sshr'.
Generating RTLIL representation for module `\_90_shift_shiftx'.
Generating RTLIL representation for module `\_90_fa'.
Generating RTLIL representation for module `\_90_lcu'.
Generating RTLIL representation for module `\_90_alu'.
Generating RTLIL representation for module `\_90_macc'.
Generating RTLIL representation for module `\_90_alumacc'.
Generating RTLIL representation for module `\$__div_mod_u'.
Generating RTLIL representation for module `\$__div_mod_trunc'.
Generating RTLIL representation for module `\_90_div'.
Generating RTLIL representation for module `\_90_mod'.
Generating RTLIL representation for module `\$__div_mod_floor'.
Generating RTLIL representation for module `\_90_divfloor'.
Generating RTLIL representation for module `\_90_modfloor'.
Generating RTLIL representation for module `\_90_pow'.
Generating RTLIL representation for module `\_90_pmux'.
Generating RTLIL representation for module `\_90_demux'.
Generating RTLIL representation for module `\_90_lut'.
Successfully finished Verilog frontend.

3.38.2. Executing Verilog-2005 frontend: /home/users/aram/Workspace/yosys_verific_rs/yosys/install/bin/../share/yosys/rapidsilicon/genesis/ffs_map.v
Parsing Verilog input from `/home/users/aram/Workspace/yosys_verific_rs/yosys/install/bin/../share/yosys/rapidsilicon/genesis/ffs_map.v' to AST representation.
Generating RTLIL representation for module `\$_DFF_P_'.
Generating RTLIL representation for module `\$_DFF_PP0_'.
Generating RTLIL representation for module `\$_DFF_PN0_'.
Generating RTLIL representation for module `\$_DFF_PP1_'.
Generating RTLIL representation for module `\$_DFF_PN1_'.
Generating RTLIL representation for module `\$_DFFE_PP_'.
Generating RTLIL representation for module `\$_DFFE_PN_'.
Generating RTLIL representation for module `\$_DFFE_PP0P_'.
Generating RTLIL representation for module `\$_DFFE_PP0N_'.
Generating RTLIL representation for module `\$_DFFE_PN0P_'.
Generating RTLIL representation for module `\$_DFFE_PN0N_'.
Generating RTLIL representation for module `\$_DFFE_PP1P_'.
Generating RTLIL representation for module `\$_DFFE_PP1N_'.
Generating RTLIL representation for module `\$_DFFE_PN1P_'.
Generating RTLIL representation for module `\$_DFFE_PN1N_'.
Generating RTLIL representation for module `\$_DFFSR_PPP_'.
Generating RTLIL representation for module `\$_DFFSR_PNP_'.
Generating RTLIL representation for module `\$_DFFSR_PNN_'.
Generating RTLIL representation for module `\$_DFFSR_PPN_'.
Generating RTLIL representation for module `\$_DFFSR_NPP_'.
Generating RTLIL representation for module `\$_DFFSR_NNP_'.
Generating RTLIL representation for module `\$_DFFSR_NNN_'.
Generating RTLIL representation for module `\$_DFFSR_NPN_'.
Generating RTLIL representation for module `\$_DFFSRE_PPPP_'.
Generating RTLIL representation for module `\$_DFFSRE_PNPP_'.
Generating RTLIL representation for module `\$_DFFSRE_PPNP_'.
Generating RTLIL representation for module `\$_DFFSRE_PNNP_'.
Generating RTLIL representation for module `\$_DFFSRE_PPPN_'.
Generating RTLIL representation for module `\$_DFFSRE_PNPN_'.
Generating RTLIL representation for module `\$_DFFSRE_PPNN_'.
Generating RTLIL representation for module `\$_DFFSRE_PNNN_'.
Generating RTLIL representation for module `\$_DLATCHSR_PPP_'.
Generating RTLIL representation for module `\$_DLATCHSR_NPP_'.
Generating RTLIL representation for module `\$_DFF_N_'.
Generating RTLIL representation for module `\$_DFF_NP0_'.
Generating RTLIL representation for module `\$_DFF_NN0_'.
Generating RTLIL representation for module `\$_DFF_NP1_'.
Generating RTLIL representation for module `\$_DFF_NN1_'.
Generating RTLIL representation for module `\$_DFFE_NP_'.
Generating RTLIL representation for module `\$_DFFE_NN_'.
Generating RTLIL representation for module `\$_DFFE_NP0P_'.
Generating RTLIL representation for module `\$_DFFE_NP0N_'.
Generating RTLIL representation for module `\$_DFFE_NN0P_'.
Generating RTLIL representation for module `\$_DFFE_NN0N_'.
Generating RTLIL representation for module `\$_DFFE_NP1P_'.
Generating RTLIL representation for module `\$_DFFE_NP1N_'.
Generating RTLIL representation for module `\$_DFFE_NN1P_'.
Generating RTLIL representation for module `\$_DFFE_NN1N_'.
Generating RTLIL representation for module `\$_DFFSRE_NPPP_'.
Generating RTLIL representation for module `\$_DFFSRE_NNPP_'.
Generating RTLIL representation for module `\$_DFFSRE_NPNP_'.
Generating RTLIL representation for module `\$_DFFSRE_NNNP_'.
Generating RTLIL representation for module `\$_DFFSRE_NPPN_'.
Generating RTLIL representation for module `\$_DFFSRE_NNPN_'.
Generating RTLIL representation for module `\$_DFFSRE_NPNN_'.
Generating RTLIL representation for module `\$_DFFSRE_NNNN_'.
Generating RTLIL representation for module `\$__SHREG_DFF_P_'.
Generating RTLIL representation for module `\$_SDFF_PP0_'.
Generating RTLIL representation for module `\$_SDFF_PN0_'.
Generating RTLIL representation for module `\$_SDFF_NP0_'.
Generating RTLIL representation for module `\$_SDFF_NN0_'.
Generating RTLIL representation for module `\$_SDFF_PP1_'.
Generating RTLIL representation for module `\$_SDFF_PN1_'.
Generating RTLIL representation for module `\$_SDFF_NP1_'.
Generating RTLIL representation for module `\$_SDFF_NN1_'.
Successfully finished Verilog frontend.

3.38.3. Continuing TECHMAP pass.
Using extmapper simplemap for cells of type $lut.
Using template \$_DFFE_PN0P_ for cells of type $_DFFE_PN0P_.
Using template \$_DFF_PN0_ for cells of type $_DFF_PN0_.
No more expansions possible.
<suppressed ~1059 debug messages>

yosys> opt_expr -mux_undef

3.39. Executing OPT_EXPR pass (perform const folding).
Optimizing module trial1_reg_top.
<suppressed ~8752 debug messages>

yosys> simplemap

3.40. Executing SIMPLEMAP pass (map simple cells to gate primitives).

yosys> opt_expr

3.41. Executing OPT_EXPR pass (perform const folding).
Optimizing module trial1_reg_top.

yosys> opt_merge

3.42. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\trial1_reg_top'.
<suppressed ~6333 debug messages>
Removed a total of 2111 cells.

yosys> opt_dff -nodffe -nosdff

3.43. Executing OPT_DFF pass (perform DFF optimizations).

yosys> opt_clean

3.44. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \trial1_reg_top..
Removed 0 unused cells and 2591 unused wires.
<suppressed ~1 debug messages>

yosys> opt -nodffe -nosdff

3.45. Executing OPT pass (performing simple optimizations).

yosys> opt_expr

3.45.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module trial1_reg_top.
<suppressed ~215 debug messages>

yosys> opt_merge -nomux

3.45.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\trial1_reg_top'.
<suppressed ~3 debug messages>
Removed a total of 1 cells.

yosys> opt_muxtree

3.45.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \trial1_reg_top..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

yosys> opt_reduce

3.45.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \trial1_reg_top.
Performed a total of 0 changes.

yosys> opt_merge

3.45.5. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\trial1_reg_top'.
Removed a total of 0 cells.

yosys> opt_dff -nodffe -nosdff

3.45.6. Executing OPT_DFF pass (perform DFF optimizations).

yosys> opt_clean

3.45.7. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \trial1_reg_top..
Removed 0 unused cells and 90 unused wires.
<suppressed ~1 debug messages>

yosys> opt_expr

3.45.8. Executing OPT_EXPR pass (perform const folding).
Optimizing module trial1_reg_top.

3.45.9. Rerunning OPT passes. (Maybe there is more to do..)

yosys> opt_muxtree

3.45.10. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \trial1_reg_top..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

yosys> opt_reduce

3.45.11. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \trial1_reg_top.
Performed a total of 0 changes.

yosys> opt_merge

3.45.12. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\trial1_reg_top'.
Removed a total of 0 cells.

yosys> opt_dff -nodffe -nosdff

3.45.13. Executing OPT_DFF pass (perform DFF optimizations).

yosys> opt_clean

3.45.14. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \trial1_reg_top..

yosys> opt_expr

3.45.15. Executing OPT_EXPR pass (perform const folding).
Optimizing module trial1_reg_top.

3.45.16. Finished OPT passes. (There is nothing left to do.)

yosys> abc -script /tmp/yosys_1oRtZi/abc_tmp_2.scr

3.46. Executing ABC pass (technology mapping using ABC).

3.46.1. Extracting gate netlist of module `\trial1_reg_top' to `<abc-temp-dir>/input.blif'..
Extracted 1897 gates and 2526 wires to a netlist network with 627 inputs and 326 outputs.

3.46.1.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + source /tmp/yosys_1oRtZi/abc_tmp_2.scr 
ABC:   #Luts =   570  Max Lvl =  10  Avg Lvl =   1.19  [   0.23 sec. at Pass 0]
ABC:   #Luts =   570  Max Lvl =  10  Avg Lvl =   1.19  [   7.27 sec. at Pass 1]
ABC:   #Luts =   570  Max Lvl =  10  Avg Lvl =   1.19  [   1.35 sec. at Pass 2]
ABC:   #Luts =   570  Max Lvl =  10  Avg Lvl =   1.19  [   2.81 sec. at Pass 3]
ABC:   #Luts =   570  Max Lvl =   8  Avg Lvl =   0.96  [   1.45 sec. at Pass 4]
ABC:   #Luts =   567  Max Lvl =  10  Avg Lvl =   1.18  [   4.32 sec. at Pass 5]
ABC:   #Luts =   567  Max Lvl =  10  Avg Lvl =   1.18  [   1.70 sec. at Pass 6]
ABC:   #Luts =   565  Max Lvl =  11  Avg Lvl =   1.29  [   4.84 sec. at Pass 7]
ABC:   #Luts =   565  Max Lvl =  11  Avg Lvl =   1.29  [   2.76 sec. at Pass 8]
ABC:   #Luts =   565  Max Lvl =  11  Avg Lvl =   1.29  [   4.29 sec. at Pass 9]
ABC:   #Luts =   565  Max Lvl =  11  Avg Lvl =   1.29  [   2.71 sec. at Pass 10]
ABC: + write_blif <abc-temp-dir>/output.blif 

3.46.1.2. Re-integrating ABC results.
ABC RESULTS:              $lut cells:      565
ABC RESULTS:        internal signals:     1573
ABC RESULTS:           input signals:      627
ABC RESULTS:          output signals:      326
Removing temp directory.

yosys> opt

3.47. Executing OPT pass (performing simple optimizations).

yosys> opt_expr

3.47.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module trial1_reg_top.

yosys> opt_merge -nomux

3.47.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\trial1_reg_top'.
<suppressed ~3 debug messages>
Removed a total of 1 cells.

yosys> opt_muxtree

3.47.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \trial1_reg_top..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

yosys> opt_reduce

3.47.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \trial1_reg_top.
Performed a total of 0 changes.

yosys> opt_merge

3.47.5. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\trial1_reg_top'.
Removed a total of 0 cells.

yosys> opt_dff

3.47.6. Executing OPT_DFF pass (perform DFF optimizations).

yosys> opt_clean

3.47.7. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \trial1_reg_top..
Removed 0 unused cells and 2076 unused wires.
<suppressed ~1 debug messages>

yosys> opt_expr

3.47.8. Executing OPT_EXPR pass (perform const folding).
Optimizing module trial1_reg_top.

3.47.9. Rerunning OPT passes. (Maybe there is more to do..)

yosys> opt_muxtree

3.47.10. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \trial1_reg_top..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

yosys> opt_reduce

3.47.11. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \trial1_reg_top.
Performed a total of 0 changes.

yosys> opt_merge

3.47.12. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\trial1_reg_top'.
Removed a total of 0 cells.

yosys> opt_dff

3.47.13. Executing OPT_DFF pass (perform DFF optimizations).

yosys> opt_clean

3.47.14. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \trial1_reg_top..

yosys> opt_expr

3.47.15. Executing OPT_EXPR pass (perform const folding).
Optimizing module trial1_reg_top.

3.47.16. Finished OPT passes. (There is nothing left to do.)

yosys> hierarchy -check

3.48. Executing HIERARCHY pass (managing design hierarchy).

3.48.1. Analyzing design hierarchy..
Top module:  \trial1_reg_top

3.48.2. Analyzing design hierarchy..
Top module:  \trial1_reg_top
Removed 0 unused modules.

yosys> stat

3.49. Printing statistics.

=== trial1_reg_top ===

   Number of wires:               1157
   Number of wire bits:           7320
   Number of public wires:         608
   Number of public wire bits:    6771
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                919
     $lut                          564
     dffsre                        355


yosys> opt_clean -purge

3.50. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \trial1_reg_top..
Removed 0 unused cells and 512 unused wires.
<suppressed ~512 debug messages>

yosys> write_verilog -noattr -nohex synthesized.v

3.51. Executing Verilog backend.

yosys> bmuxmap

3.51.1. Executing BMUXMAP pass.

yosys> demuxmap

3.51.2. Executing DEMUXMAP pass.

yosys> clean_zerowidth
Dumping module `\trial1_reg_top'.

Warnings: 227 unique messages, 227 total
End of script. Logfile hash: 371e18f156, CPU: user 8.59s system 0.21s, MEM: 50.18 MB peak
Yosys 0.16+65 (git sha1 91803ad5c, gcc 9.1.0 -fPIC -Os)
Time spent: 98% 3x abc (468 sec), 0% 32x opt_expr (2 sec), ...
real 95.08
user 443.13
sys 33.52
