[
  {
    "class":"firrtl.transforms.DedupedResult",
    "original":"~Top|Bypass",
    "duplicate":"~Top|Top/byPassX:Bypass",
    "index":0.0
  },
  {
    "class":"firrtl.transforms.DedupedResult",
    "original":"~Top|Bypass_1",
    "duplicate":"~Top|Top/byPassY:Bypass",
    "index":0.5
  },
  {
    "class":"firrtl.EmitCircuitAnnotation",
    "emitter":"firrtl.VerilogEmitter"
  },
  {
    "class":"firrtl.transforms.BlackBoxTargetDirAnno",
    "targetDir":"sim_src/generated_files/verilog"
  }
]