Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version     : Vivado v.2019.2 (win64) Build 2708876 Wed Nov  6 21:40:23 MST 2019
| Date             : Mon Apr  7 17:15:14 2025
| Host             : Ido running 64-bit major release  (build 9200)
| Command          : report_power -file TOP_LEVEL_power_routed.rpt -pb TOP_LEVEL_power_summary_routed.pb -rpx TOP_LEVEL_power_routed.rpx
| Design           : TOP_LEVEL
| Device           : xc7a100tcsg324-1
| Design State     : routed
| Grade            : commercial
| Process          : typical
| Characterization : Production
-------------------------------------------------------------------------------------------------------------------------------------------------

Power Report

Table of Contents
-----------------
1. Summary
1.1 On-Chip Components
1.2 Power Supply Summary
1.3 Confidence Level
2. Settings
2.1 Environment
2.2 Clock Constraints
3. Detailed Reports
3.1 By Hierarchy

1. Summary
----------

+--------------------------+--------------+
| Total On-Chip Power (W)  | 0.390        |
| Design Power Budget (W)  | Unspecified* |
| Power Budget Margin (W)  | NA           |
| Dynamic (W)              | 0.292        |
| Device Static (W)        | 0.098        |
| Effective TJA (C/W)      | 4.6          |
| Max Ambient (C)          | 83.2         |
| Junction Temperature (C) | 26.8         |
| Confidence Level         | Low          |
| Setting File             | ---          |
| Simulation Activity File | ---          |
| Design Nets Matched      | NA           |
+--------------------------+--------------+
* Specify Design Power Budget using, set_operating_conditions -design_power_budget <value in Watts>


1.1 On-Chip Components
----------------------

+----------------+-----------+----------+-----------+-----------------+
| On-Chip        | Power (W) | Used     | Available | Utilization (%) |
+----------------+-----------+----------+-----------+-----------------+
| Clocks         |     0.002 |        8 |       --- |             --- |
| Slice Logic    |    <0.001 |       80 |       --- |             --- |
|   LUT as Logic |    <0.001 |       40 |     63400 |            0.06 |
|   CARRY4       |    <0.001 |        4 |     15850 |            0.03 |
|   Register     |    <0.001 |       23 |    126800 |            0.02 |
|   Others       |     0.000 |        7 |       --- |             --- |
| Signals        |    <0.001 |       70 |       --- |             --- |
| MMCM           |     0.265 |        2 |         6 |           33.33 |
| I/O            |     0.025 |       47 |       210 |           22.38 |
| Static Power   |     0.098 |          |           |                 |
| Total          |     0.390 |          |           |                 |
+----------------+-----------+----------+-----------+-----------------+


1.2 Power Supply Summary
------------------------

+-----------+-------------+-----------+-------------+------------+
| Source    | Voltage (V) | Total (A) | Dynamic (A) | Static (A) |
+-----------+-------------+-----------+-------------+------------+
| Vccint    |       1.000 |     0.019 |       0.004 |      0.016 |
| Vccaux    |       1.800 |     0.166 |       0.147 |      0.018 |
| Vcco33    |       3.300 |     0.011 |       0.007 |      0.004 |
| Vcco25    |       2.500 |     0.000 |       0.000 |      0.000 |
| Vcco18    |       1.800 |     0.000 |       0.000 |      0.000 |
| Vcco15    |       1.500 |     0.000 |       0.000 |      0.000 |
| Vcco135   |       1.350 |     0.000 |       0.000 |      0.000 |
| Vcco12    |       1.200 |     0.000 |       0.000 |      0.000 |
| Vccaux_io |       1.800 |     0.000 |       0.000 |      0.000 |
| Vccbram   |       1.000 |     0.000 |       0.000 |      0.000 |
| MGTAVcc   |       1.000 |     0.000 |       0.000 |      0.000 |
| MGTAVtt   |       1.200 |     0.000 |       0.000 |      0.000 |
| Vccadc    |       1.800 |     0.020 |       0.000 |      0.020 |
+-----------+-------------+-----------+-------------+------------+


1.3 Confidence Level
--------------------

+-----------------------------+------------+--------------------------------------------------------+------------------------------------------------------------------------------------------------------------+
| User Input Data             | Confidence | Details                                                | Action                                                                                                     |
+-----------------------------+------------+--------------------------------------------------------+------------------------------------------------------------------------------------------------------------+
| Design implementation state | High       | Design is routed                                       |                                                                                                            |
| Clock nodes activity        | High       | User specified more than 95% of clocks                 |                                                                                                            |
| I/O nodes activity          | Low        | More than 75% of inputs are missing user specification | Provide missing input activity with simulation results or by editing the "By Resource Type -> I/Os" view   |
| Internal nodes activity     | Medium     | User specified less than 25% of internal nodes         | Provide missing internal nodes activity with simulation results or by editing the "By Resource Type" views |
| Device models               | High       | Device models are Production                           |                                                                                                            |
|                             |            |                                                        |                                                                                                            |
| Overall confidence level    | Low        |                                                        |                                                                                                            |
+-----------------------------+------------+--------------------------------------------------------+------------------------------------------------------------------------------------------------------------+


2. Settings
-----------

2.1 Environment
---------------

+-----------------------+--------------------------+
| Ambient Temp (C)      | 25.0                     |
| ThetaJA (C/W)         | 4.6                      |
| Airflow (LFM)         | 250                      |
| Heat Sink             | medium (Medium Profile)  |
| ThetaSA (C/W)         | 4.6                      |
| Board Selection       | medium (10"x10")         |
| # of Board Layers     | 12to15 (12 to 15 Layers) |
| Board Temperature (C) | 25.0                     |
+-----------------------+--------------------------+


2.2 Clock Constraints
---------------------

+----------------------+-------------------------------------------------------+-----------------+
| Clock                | Domain                                                | Constraint (ns) |
+----------------------+-------------------------------------------------------+-----------------+
| CLK                  | CLK                                                   |            10.0 |
| clk_out1_clk_wiz_0   | clk_gen/inst/clk_out1                                 |             6.7 |
| clk_out1_clk_wiz_0   | clk_gen/inst/clk_out1_clk_wiz_0                       |             6.7 |
| clk_out1_clk_wiz_0_2 | vga_controller_inst/MMCM_inst/inst/clk_out1_clk_wiz_0 |             6.7 |
| clkfbout_clk_wiz_0   | clk_gen/inst/clkfbout_clk_wiz_0                       |            40.0 |
| clkfbout_clk_wiz_0_2 | vga_controller_inst/MMCM_inst/inst/clkfbout_clk_wiz_0 |            40.0 |
+----------------------+-------------------------------------------------------+-----------------+


3. Detailed Reports
-------------------

3.1 By Hierarchy
----------------

+-----------------------+-----------+
| Name                  | Power (W) |
+-----------------------+-----------+
| TOP_LEVEL             |     0.292 |
|   clk_gen             |     0.117 |
|     inst              |     0.117 |
|   vga_controller_inst |     0.150 |
|     MMCM_inst         |     0.149 |
|       inst            |     0.149 |
+-----------------------+-----------+


