

================================================================
== Vitis HLS Report for 'softmax_stable_ap_fixed_ap_fixed_16_4_5_3_0_softmax_config13_s'
================================================================
* Date:           Thu Jul 20 14:10:56 2023

* Version:        2021.1 (Build 3247384 on Thu Jun 10 19:36:07 MDT 2021)
* Project:        myproject_prj
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z007s-clg225-2


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  5.00 ns|  7.947 ns|     0.62 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+-----+-----+---------+
    |  Latency (cycles) |   Latency (absolute)  |  Interval | Pipeline|
    |   min   |   max   |    min    |    max    | min | max |   Type  |
    +---------+---------+-----------+-----------+-----+-----+---------+
    |       12|       12|  95.368 ns|  95.368 ns|    1|    1|      yes|
    +---------+---------+-----------+-----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 0
IsPipeline: 1
IsRtlPipelined: 1
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 13


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 13
* Pipeline : 1
  Pipeline-0 : II = 1, D = 13, States = { 1 2 3 4 5 6 7 8 9 10 11 12 13 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 2.13>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%p_read_1 = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %p_read9" [firmware/nnet_utils/nnet_activation.h:216]   --->   Operation 14 'read' 'p_read_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%p_read_2 = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %p_read8" [firmware/nnet_utils/nnet_activation.h:216]   --->   Operation 15 'read' 'p_read_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%p_read_3 = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %p_read7" [firmware/nnet_utils/nnet_activation.h:216]   --->   Operation 16 'read' 'p_read_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%p_read_4 = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %p_read6" [firmware/nnet_utils/nnet_activation.h:216]   --->   Operation 17 'read' 'p_read_4' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%p_read_5 = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %p_read5" [firmware/nnet_utils/nnet_activation.h:216]   --->   Operation 18 'read' 'p_read_5' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%p_read_6 = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %p_read4" [firmware/nnet_utils/nnet_activation.h:216]   --->   Operation 19 'read' 'p_read_6' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%p_read_7 = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %p_read3" [firmware/nnet_utils/nnet_activation.h:216]   --->   Operation 20 'read' 'p_read_7' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%p_read_8 = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %p_read2" [firmware/nnet_utils/nnet_activation.h:216]   --->   Operation 21 'read' 'p_read_8' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%p_read_9 = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %p_read1" [firmware/nnet_utils/nnet_activation.h:216]   --->   Operation 22 'read' 'p_read_9' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%p_read_10 = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %p_read" [firmware/nnet_utils/nnet_activation.h:216]   --->   Operation 23 'read' 'p_read_10' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (2.13ns)   --->   "%icmp_ln1549 = icmp_slt  i16 %p_read_10, i16 %p_read_9"   --->   Operation 24 'icmp' 'icmp_ln1549' <Predicate = true> <Delay = 2.13> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 25 [1/1] (2.13ns)   --->   "%icmp_ln1549_1 = icmp_slt  i16 %p_read_8, i16 %p_read_7"   --->   Operation 25 'icmp' 'icmp_ln1549_1' <Predicate = true> <Delay = 2.13> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 26 [1/1] (2.13ns)   --->   "%icmp_ln1549_3 = icmp_slt  i16 %p_read_6, i16 %p_read_5"   --->   Operation 26 'icmp' 'icmp_ln1549_3' <Predicate = true> <Delay = 2.13> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 27 [1/1] (2.13ns)   --->   "%icmp_ln1549_4 = icmp_slt  i16 %p_read_4, i16 %p_read_3"   --->   Operation 27 'icmp' 'icmp_ln1549_4' <Predicate = true> <Delay = 2.13> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>

State 2 <SV = 1> <Delay = 3.73>
ST_2 : Operation 28 [1/1] (0.00ns) (grouped into LUT with out node select_ln65)   --->   "%xor_ln1549 = xor i1 %icmp_ln1549, i1 1"   --->   Operation 28 'xor' 'xor_ln1549' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 29 [1/1] (0.80ns) (out node of the LUT)   --->   "%select_ln65 = select i1 %xor_ln1549, i16 %p_read_10, i16 %p_read_9" [firmware/nnet_utils/nnet_common.h:65]   --->   Operation 29 'select' 'select_ln65' <Predicate = true> <Delay = 0.80> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 30 [1/1] (0.00ns) (grouped into LUT with out node select_ln65_1)   --->   "%xor_ln1549_1 = xor i1 %icmp_ln1549_1, i1 1"   --->   Operation 30 'xor' 'xor_ln1549_1' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 31 [1/1] (0.80ns) (out node of the LUT)   --->   "%select_ln65_1 = select i1 %xor_ln1549_1, i16 %p_read_8, i16 %p_read_7" [firmware/nnet_utils/nnet_common.h:65]   --->   Operation 31 'select' 'select_ln65_1' <Predicate = true> <Delay = 0.80> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 32 [1/1] (2.13ns)   --->   "%icmp_ln1549_2 = icmp_slt  i16 %select_ln65, i16 %select_ln65_1"   --->   Operation 32 'icmp' 'icmp_ln1549_2' <Predicate = true> <Delay = 2.13> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 33 [1/1] (0.00ns) (grouped into LUT with out node select_ln65_2)   --->   "%xor_ln1549_2 = xor i1 %icmp_ln1549_2, i1 1"   --->   Operation 33 'xor' 'xor_ln1549_2' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 34 [1/1] (0.80ns) (out node of the LUT)   --->   "%select_ln65_2 = select i1 %xor_ln1549_2, i16 %select_ln65, i16 %select_ln65_1" [firmware/nnet_utils/nnet_common.h:65]   --->   Operation 34 'select' 'select_ln65_2' <Predicate = true> <Delay = 0.80> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 35 [1/1] (0.00ns) (grouped into LUT with out node select_ln65_3)   --->   "%xor_ln1549_3 = xor i1 %icmp_ln1549_3, i1 1"   --->   Operation 35 'xor' 'xor_ln1549_3' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 36 [1/1] (0.80ns) (out node of the LUT)   --->   "%select_ln65_3 = select i1 %xor_ln1549_3, i16 %p_read_6, i16 %p_read_5" [firmware/nnet_utils/nnet_common.h:65]   --->   Operation 36 'select' 'select_ln65_3' <Predicate = true> <Delay = 0.80> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 37 [1/1] (0.00ns) (grouped into LUT with out node select_ln65_4)   --->   "%xor_ln1549_4 = xor i1 %icmp_ln1549_4, i1 1"   --->   Operation 37 'xor' 'xor_ln1549_4' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 38 [1/1] (0.80ns) (out node of the LUT)   --->   "%select_ln65_4 = select i1 %xor_ln1549_4, i16 %p_read_4, i16 %p_read_3" [firmware/nnet_utils/nnet_common.h:65]   --->   Operation 38 'select' 'select_ln65_4' <Predicate = true> <Delay = 0.80> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 39 [1/1] (2.13ns)   --->   "%icmp_ln1549_5 = icmp_slt  i16 %select_ln65_3, i16 %select_ln65_4"   --->   Operation 39 'icmp' 'icmp_ln1549_5' <Predicate = true> <Delay = 2.13> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 40 [1/1] (0.00ns) (grouped into LUT with out node select_ln65_5)   --->   "%xor_ln1549_5 = xor i1 %icmp_ln1549_5, i1 1"   --->   Operation 40 'xor' 'xor_ln1549_5' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 41 [1/1] (0.80ns) (out node of the LUT)   --->   "%select_ln65_5 = select i1 %xor_ln1549_5, i16 %select_ln65_3, i16 %select_ln65_4" [firmware/nnet_utils/nnet_common.h:65]   --->   Operation 41 'select' 'select_ln65_5' <Predicate = true> <Delay = 0.80> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 3 <SV = 2> <Delay = 2.93>
ST_3 : Operation 42 [1/1] (2.13ns)   --->   "%icmp_ln1549_6 = icmp_slt  i16 %select_ln65_2, i16 %select_ln65_5"   --->   Operation 42 'icmp' 'icmp_ln1549_6' <Predicate = true> <Delay = 2.13> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 43 [1/1] (0.00ns) (grouped into LUT with out node select_ln65_6)   --->   "%xor_ln1549_6 = xor i1 %icmp_ln1549_6, i1 1"   --->   Operation 43 'xor' 'xor_ln1549_6' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 44 [1/1] (0.80ns) (out node of the LUT)   --->   "%select_ln65_6 = select i1 %xor_ln1549_6, i16 %select_ln65_2, i16 %select_ln65_5" [firmware/nnet_utils/nnet_common.h:65]   --->   Operation 44 'select' 'select_ln65_6' <Predicate = true> <Delay = 0.80> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 45 [1/1] (2.13ns)   --->   "%icmp_ln1549_7 = icmp_slt  i16 %p_read_2, i16 %p_read_1"   --->   Operation 45 'icmp' 'icmp_ln1549_7' <Predicate = true> <Delay = 2.13> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>

State 4 <SV = 3> <Delay = 3.73>
ST_4 : Operation 46 [1/1] (0.00ns) (grouped into LUT with out node select_ln65_7)   --->   "%xor_ln1549_7 = xor i1 %icmp_ln1549_7, i1 1"   --->   Operation 46 'xor' 'xor_ln1549_7' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 47 [1/1] (0.80ns) (out node of the LUT)   --->   "%select_ln65_7 = select i1 %xor_ln1549_7, i16 %p_read_2, i16 %p_read_1" [firmware/nnet_utils/nnet_common.h:65]   --->   Operation 47 'select' 'select_ln65_7' <Predicate = true> <Delay = 0.80> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 48 [1/1] (2.13ns)   --->   "%icmp_ln1549_8 = icmp_slt  i16 %select_ln65_6, i16 %select_ln65_7"   --->   Operation 48 'icmp' 'icmp_ln1549_8' <Predicate = true> <Delay = 2.13> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 49 [1/1] (0.00ns) (grouped into LUT with out node x_max_V)   --->   "%xor_ln1549_8 = xor i1 %icmp_ln1549_8, i1 1"   --->   Operation 49 'xor' 'xor_ln1549_8' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 50 [1/1] (0.80ns) (out node of the LUT)   --->   "%x_max_V = select i1 %xor_ln1549_8, i16 %select_ln65_6, i16 %select_ln65_7" [firmware/nnet_utils/nnet_common.h:65]   --->   Operation 50 'select' 'x_max_V' <Predicate = true> <Delay = 0.80> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 5 <SV = 4> <Delay = 2.54>
ST_5 : Operation 51 [1/1] (0.00ns)   --->   "%sext_ln1246 = sext i16 %p_read_10"   --->   Operation 51 'sext' 'sext_ln1246' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 52 [1/1] (0.00ns)   --->   "%sext_ln1246_1 = sext i16 %x_max_V"   --->   Operation 52 'sext' 'sext_ln1246_1' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 53 [1/1] (1.54ns)   --->   "%ret_V = sub i17 %sext_ln1246, i17 %sext_ln1246_1"   --->   Operation 53 'sub' 'ret_V' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 54 [1/1] (0.00ns)   --->   "%p_Result_11 = bitselect i1 @_ssdm_op_BitSelect.i1.i17.i32, i17 %ret_V, i32 16"   --->   Operation 54 'bitselect' 'p_Result_11' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 55 [1/1] (0.00ns)   --->   "%p_Result_12 = bitselect i1 @_ssdm_op_BitSelect.i1.i17.i32, i17 %ret_V, i32 15"   --->   Operation 55 'bitselect' 'p_Result_12' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 56 [1/1] (0.00ns) (grouped into LUT with out node y)   --->   "%xor_ln794 = xor i1 %p_Result_11, i1 1"   --->   Operation 56 'xor' 'xor_ln794' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 57 [1/1] (0.00ns) (grouped into LUT with out node y)   --->   "%overflow = and i1 %p_Result_12, i1 %xor_ln794"   --->   Operation 57 'and' 'overflow' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 58 [1/1] (0.00ns) (grouped into LUT with out node y)   --->   "%xor_ln340 = xor i1 %p_Result_11, i1 %p_Result_12"   --->   Operation 58 'xor' 'xor_ln340' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 59 [1/1] (0.00ns)   --->   "%sext_ln1246_2 = sext i16 %p_read_9"   --->   Operation 59 'sext' 'sext_ln1246_2' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 60 [1/1] (1.54ns)   --->   "%ret_V_1 = sub i17 %sext_ln1246_2, i17 %sext_ln1246_1"   --->   Operation 60 'sub' 'ret_V_1' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 61 [1/1] (0.00ns)   --->   "%p_Result_13 = bitselect i1 @_ssdm_op_BitSelect.i1.i17.i32, i17 %ret_V_1, i32 16"   --->   Operation 61 'bitselect' 'p_Result_13' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 62 [1/1] (0.00ns)   --->   "%p_Result_14 = bitselect i1 @_ssdm_op_BitSelect.i1.i17.i32, i17 %ret_V_1, i32 15"   --->   Operation 62 'bitselect' 'p_Result_14' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 63 [1/1] (0.00ns) (grouped into LUT with out node y_1)   --->   "%xor_ln794_1 = xor i1 %p_Result_13, i1 1"   --->   Operation 63 'xor' 'xor_ln794_1' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 64 [1/1] (0.00ns) (grouped into LUT with out node y_1)   --->   "%overflow_1 = and i1 %p_Result_14, i1 %xor_ln794_1"   --->   Operation 64 'and' 'overflow_1' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 65 [1/1] (0.00ns) (grouped into LUT with out node y_1)   --->   "%xor_ln340_1 = xor i1 %p_Result_13, i1 %p_Result_14"   --->   Operation 65 'xor' 'xor_ln340_1' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 66 [1/1] (0.00ns)   --->   "%sext_ln1246_3 = sext i16 %p_read_8"   --->   Operation 66 'sext' 'sext_ln1246_3' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 67 [1/1] (1.54ns)   --->   "%ret_V_2 = sub i17 %sext_ln1246_3, i17 %sext_ln1246_1"   --->   Operation 67 'sub' 'ret_V_2' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 68 [1/1] (0.00ns)   --->   "%p_Result_15 = bitselect i1 @_ssdm_op_BitSelect.i1.i17.i32, i17 %ret_V_2, i32 16"   --->   Operation 68 'bitselect' 'p_Result_15' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 69 [1/1] (0.00ns)   --->   "%p_Result_16 = bitselect i1 @_ssdm_op_BitSelect.i1.i17.i32, i17 %ret_V_2, i32 15"   --->   Operation 69 'bitselect' 'p_Result_16' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 70 [1/1] (0.00ns) (grouped into LUT with out node y_2)   --->   "%xor_ln794_2 = xor i1 %p_Result_15, i1 1"   --->   Operation 70 'xor' 'xor_ln794_2' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 71 [1/1] (0.00ns) (grouped into LUT with out node y_2)   --->   "%overflow_2 = and i1 %p_Result_16, i1 %xor_ln794_2"   --->   Operation 71 'and' 'overflow_2' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 72 [1/1] (0.00ns) (grouped into LUT with out node y_2)   --->   "%xor_ln340_2 = xor i1 %p_Result_15, i1 %p_Result_16"   --->   Operation 72 'xor' 'xor_ln340_2' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 73 [1/1] (0.00ns)   --->   "%sext_ln1246_4 = sext i16 %p_read_7"   --->   Operation 73 'sext' 'sext_ln1246_4' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 74 [1/1] (1.54ns)   --->   "%ret_V_3 = sub i17 %sext_ln1246_4, i17 %sext_ln1246_1"   --->   Operation 74 'sub' 'ret_V_3' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 75 [1/1] (0.00ns)   --->   "%p_Result_17 = bitselect i1 @_ssdm_op_BitSelect.i1.i17.i32, i17 %ret_V_3, i32 16"   --->   Operation 75 'bitselect' 'p_Result_17' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 76 [1/1] (0.00ns)   --->   "%p_Result_18 = bitselect i1 @_ssdm_op_BitSelect.i1.i17.i32, i17 %ret_V_3, i32 15"   --->   Operation 76 'bitselect' 'p_Result_18' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 77 [1/1] (0.00ns) (grouped into LUT with out node y_3)   --->   "%xor_ln794_3 = xor i1 %p_Result_17, i1 1"   --->   Operation 77 'xor' 'xor_ln794_3' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 78 [1/1] (0.00ns) (grouped into LUT with out node y_3)   --->   "%overflow_3 = and i1 %p_Result_18, i1 %xor_ln794_3"   --->   Operation 78 'and' 'overflow_3' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 79 [1/1] (0.00ns) (grouped into LUT with out node y_3)   --->   "%xor_ln340_3 = xor i1 %p_Result_17, i1 %p_Result_18"   --->   Operation 79 'xor' 'xor_ln340_3' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 80 [1/1] (0.00ns)   --->   "%sext_ln1246_5 = sext i16 %p_read_6"   --->   Operation 80 'sext' 'sext_ln1246_5' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 81 [1/1] (1.54ns)   --->   "%ret_V_4 = sub i17 %sext_ln1246_5, i17 %sext_ln1246_1"   --->   Operation 81 'sub' 'ret_V_4' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 82 [1/1] (0.00ns)   --->   "%p_Result_19 = bitselect i1 @_ssdm_op_BitSelect.i1.i17.i32, i17 %ret_V_4, i32 16"   --->   Operation 82 'bitselect' 'p_Result_19' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 83 [1/1] (0.00ns)   --->   "%p_Result_20 = bitselect i1 @_ssdm_op_BitSelect.i1.i17.i32, i17 %ret_V_4, i32 15"   --->   Operation 83 'bitselect' 'p_Result_20' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 84 [1/1] (0.00ns) (grouped into LUT with out node y_4)   --->   "%xor_ln794_4 = xor i1 %p_Result_19, i1 1"   --->   Operation 84 'xor' 'xor_ln794_4' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 85 [1/1] (0.00ns) (grouped into LUT with out node y_4)   --->   "%overflow_4 = and i1 %p_Result_20, i1 %xor_ln794_4"   --->   Operation 85 'and' 'overflow_4' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 86 [1/1] (0.00ns) (grouped into LUT with out node y_4)   --->   "%xor_ln340_4 = xor i1 %p_Result_19, i1 %p_Result_20"   --->   Operation 86 'xor' 'xor_ln340_4' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 87 [1/1] (0.00ns)   --->   "%sext_ln1246_6 = sext i16 %p_read_5"   --->   Operation 87 'sext' 'sext_ln1246_6' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 88 [1/1] (1.54ns)   --->   "%ret_V_5 = sub i17 %sext_ln1246_6, i17 %sext_ln1246_1"   --->   Operation 88 'sub' 'ret_V_5' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 89 [1/1] (0.00ns)   --->   "%p_Result_21 = bitselect i1 @_ssdm_op_BitSelect.i1.i17.i32, i17 %ret_V_5, i32 16"   --->   Operation 89 'bitselect' 'p_Result_21' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 90 [1/1] (0.00ns)   --->   "%p_Result_22 = bitselect i1 @_ssdm_op_BitSelect.i1.i17.i32, i17 %ret_V_5, i32 15"   --->   Operation 90 'bitselect' 'p_Result_22' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 91 [1/1] (0.00ns) (grouped into LUT with out node y_5)   --->   "%xor_ln794_5 = xor i1 %p_Result_21, i1 1"   --->   Operation 91 'xor' 'xor_ln794_5' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 92 [1/1] (0.00ns) (grouped into LUT with out node y_5)   --->   "%overflow_5 = and i1 %p_Result_22, i1 %xor_ln794_5"   --->   Operation 92 'and' 'overflow_5' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 93 [1/1] (0.00ns) (grouped into LUT with out node y_5)   --->   "%xor_ln340_5 = xor i1 %p_Result_21, i1 %p_Result_22"   --->   Operation 93 'xor' 'xor_ln340_5' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 94 [1/1] (0.00ns)   --->   "%sext_ln1246_7 = sext i16 %p_read_4"   --->   Operation 94 'sext' 'sext_ln1246_7' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 95 [1/1] (1.54ns)   --->   "%ret_V_6 = sub i17 %sext_ln1246_7, i17 %sext_ln1246_1"   --->   Operation 95 'sub' 'ret_V_6' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 96 [1/1] (0.00ns)   --->   "%p_Result_23 = bitselect i1 @_ssdm_op_BitSelect.i1.i17.i32, i17 %ret_V_6, i32 16"   --->   Operation 96 'bitselect' 'p_Result_23' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 97 [1/1] (0.00ns)   --->   "%p_Result_24 = bitselect i1 @_ssdm_op_BitSelect.i1.i17.i32, i17 %ret_V_6, i32 15"   --->   Operation 97 'bitselect' 'p_Result_24' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 98 [1/1] (0.00ns) (grouped into LUT with out node y_6)   --->   "%xor_ln794_6 = xor i1 %p_Result_23, i1 1"   --->   Operation 98 'xor' 'xor_ln794_6' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 99 [1/1] (0.00ns) (grouped into LUT with out node y_6)   --->   "%overflow_6 = and i1 %p_Result_24, i1 %xor_ln794_6"   --->   Operation 99 'and' 'overflow_6' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 100 [1/1] (0.00ns) (grouped into LUT with out node y_6)   --->   "%xor_ln340_6 = xor i1 %p_Result_23, i1 %p_Result_24"   --->   Operation 100 'xor' 'xor_ln340_6' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 101 [1/1] (0.00ns)   --->   "%sext_ln1246_8 = sext i16 %p_read_3"   --->   Operation 101 'sext' 'sext_ln1246_8' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 102 [1/1] (1.54ns)   --->   "%ret_V_7 = sub i17 %sext_ln1246_8, i17 %sext_ln1246_1"   --->   Operation 102 'sub' 'ret_V_7' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 103 [1/1] (0.00ns)   --->   "%p_Result_25 = bitselect i1 @_ssdm_op_BitSelect.i1.i17.i32, i17 %ret_V_7, i32 16"   --->   Operation 103 'bitselect' 'p_Result_25' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 104 [1/1] (0.00ns)   --->   "%p_Result_26 = bitselect i1 @_ssdm_op_BitSelect.i1.i17.i32, i17 %ret_V_7, i32 15"   --->   Operation 104 'bitselect' 'p_Result_26' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 105 [1/1] (0.00ns) (grouped into LUT with out node y_7)   --->   "%xor_ln794_7 = xor i1 %p_Result_25, i1 1"   --->   Operation 105 'xor' 'xor_ln794_7' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 106 [1/1] (0.00ns) (grouped into LUT with out node y_7)   --->   "%overflow_7 = and i1 %p_Result_26, i1 %xor_ln794_7"   --->   Operation 106 'and' 'overflow_7' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 107 [1/1] (0.00ns) (grouped into LUT with out node y_7)   --->   "%xor_ln340_7 = xor i1 %p_Result_25, i1 %p_Result_26"   --->   Operation 107 'xor' 'xor_ln340_7' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 108 [1/1] (0.00ns)   --->   "%sext_ln1246_9 = sext i16 %p_read_2"   --->   Operation 108 'sext' 'sext_ln1246_9' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 109 [1/1] (1.54ns)   --->   "%ret_V_8 = sub i17 %sext_ln1246_9, i17 %sext_ln1246_1"   --->   Operation 109 'sub' 'ret_V_8' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 110 [1/1] (0.00ns)   --->   "%p_Result_27 = bitselect i1 @_ssdm_op_BitSelect.i1.i17.i32, i17 %ret_V_8, i32 16"   --->   Operation 110 'bitselect' 'p_Result_27' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 111 [1/1] (0.00ns)   --->   "%p_Result_28 = bitselect i1 @_ssdm_op_BitSelect.i1.i17.i32, i17 %ret_V_8, i32 15"   --->   Operation 111 'bitselect' 'p_Result_28' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 112 [1/1] (0.00ns) (grouped into LUT with out node y_8)   --->   "%xor_ln794_8 = xor i1 %p_Result_27, i1 1"   --->   Operation 112 'xor' 'xor_ln794_8' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 113 [1/1] (0.00ns) (grouped into LUT with out node y_8)   --->   "%overflow_8 = and i1 %p_Result_28, i1 %xor_ln794_8"   --->   Operation 113 'and' 'overflow_8' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 114 [1/1] (0.00ns) (grouped into LUT with out node y_8)   --->   "%xor_ln340_8 = xor i1 %p_Result_27, i1 %p_Result_28"   --->   Operation 114 'xor' 'xor_ln340_8' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 115 [1/1] (0.00ns)   --->   "%sext_ln1246_10 = sext i16 %p_read_1"   --->   Operation 115 'sext' 'sext_ln1246_10' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 116 [1/1] (1.54ns)   --->   "%ret_V_9 = sub i17 %sext_ln1246_10, i17 %sext_ln1246_1"   --->   Operation 116 'sub' 'ret_V_9' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 117 [1/1] (0.00ns)   --->   "%p_Result_29 = bitselect i1 @_ssdm_op_BitSelect.i1.i17.i32, i17 %ret_V_9, i32 16"   --->   Operation 117 'bitselect' 'p_Result_29' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 118 [1/1] (0.00ns)   --->   "%p_Result_30 = bitselect i1 @_ssdm_op_BitSelect.i1.i17.i32, i17 %ret_V_9, i32 15"   --->   Operation 118 'bitselect' 'p_Result_30' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 119 [1/1] (0.00ns) (grouped into LUT with out node y_9)   --->   "%xor_ln794_9 = xor i1 %p_Result_29, i1 1"   --->   Operation 119 'xor' 'xor_ln794_9' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 120 [1/1] (0.00ns) (grouped into LUT with out node y_9)   --->   "%overflow_9 = and i1 %p_Result_30, i1 %xor_ln794_9"   --->   Operation 120 'and' 'overflow_9' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 121 [1/1] (0.00ns) (grouped into LUT with out node y_9)   --->   "%xor_ln340_9 = xor i1 %p_Result_29, i1 %p_Result_30"   --->   Operation 121 'xor' 'xor_ln340_9' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 122 [1/1] (0.00ns) (grouped into LUT with out node y)   --->   "%select_ln384 = select i1 %overflow, i10 511, i10 512"   --->   Operation 122 'select' 'select_ln384' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 123 [1/1] (0.00ns) (grouped into LUT with out node y)   --->   "%tmp = partselect i10 @_ssdm_op_PartSelect.i10.i17.i32.i32, i17 %ret_V, i32 6, i32 15"   --->   Operation 123 'partselect' 'tmp' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 124 [1/1] (0.99ns) (out node of the LUT)   --->   "%y = select i1 %xor_ln340, i10 %select_ln384, i10 %tmp"   --->   Operation 124 'select' 'y' <Predicate = true> <Delay = 0.99> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 125 [1/1] (0.00ns) (grouped into LUT with out node y_1)   --->   "%select_ln384_1 = select i1 %overflow_1, i10 511, i10 512"   --->   Operation 125 'select' 'select_ln384_1' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 126 [1/1] (0.00ns) (grouped into LUT with out node y_1)   --->   "%tmp_1 = partselect i10 @_ssdm_op_PartSelect.i10.i17.i32.i32, i17 %ret_V_1, i32 6, i32 15"   --->   Operation 126 'partselect' 'tmp_1' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 127 [1/1] (0.99ns) (out node of the LUT)   --->   "%y_1 = select i1 %xor_ln340_1, i10 %select_ln384_1, i10 %tmp_1"   --->   Operation 127 'select' 'y_1' <Predicate = true> <Delay = 0.99> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 128 [1/1] (0.00ns) (grouped into LUT with out node y_2)   --->   "%select_ln384_2 = select i1 %overflow_2, i10 511, i10 512"   --->   Operation 128 'select' 'select_ln384_2' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 129 [1/1] (0.00ns) (grouped into LUT with out node y_2)   --->   "%tmp_2 = partselect i10 @_ssdm_op_PartSelect.i10.i17.i32.i32, i17 %ret_V_2, i32 6, i32 15"   --->   Operation 129 'partselect' 'tmp_2' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 130 [1/1] (0.99ns) (out node of the LUT)   --->   "%y_2 = select i1 %xor_ln340_2, i10 %select_ln384_2, i10 %tmp_2"   --->   Operation 130 'select' 'y_2' <Predicate = true> <Delay = 0.99> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 131 [1/1] (0.00ns) (grouped into LUT with out node y_3)   --->   "%select_ln384_3 = select i1 %overflow_3, i10 511, i10 512"   --->   Operation 131 'select' 'select_ln384_3' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 132 [1/1] (0.00ns) (grouped into LUT with out node y_3)   --->   "%tmp_3 = partselect i10 @_ssdm_op_PartSelect.i10.i17.i32.i32, i17 %ret_V_3, i32 6, i32 15"   --->   Operation 132 'partselect' 'tmp_3' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 133 [1/1] (0.99ns) (out node of the LUT)   --->   "%y_3 = select i1 %xor_ln340_3, i10 %select_ln384_3, i10 %tmp_3"   --->   Operation 133 'select' 'y_3' <Predicate = true> <Delay = 0.99> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 134 [1/1] (0.00ns) (grouped into LUT with out node y_4)   --->   "%select_ln384_4 = select i1 %overflow_4, i10 511, i10 512"   --->   Operation 134 'select' 'select_ln384_4' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 135 [1/1] (0.00ns) (grouped into LUT with out node y_4)   --->   "%tmp_4 = partselect i10 @_ssdm_op_PartSelect.i10.i17.i32.i32, i17 %ret_V_4, i32 6, i32 15"   --->   Operation 135 'partselect' 'tmp_4' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 136 [1/1] (0.99ns) (out node of the LUT)   --->   "%y_4 = select i1 %xor_ln340_4, i10 %select_ln384_4, i10 %tmp_4"   --->   Operation 136 'select' 'y_4' <Predicate = true> <Delay = 0.99> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 137 [1/1] (0.00ns) (grouped into LUT with out node y_5)   --->   "%select_ln384_5 = select i1 %overflow_5, i10 511, i10 512"   --->   Operation 137 'select' 'select_ln384_5' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 138 [1/1] (0.00ns) (grouped into LUT with out node y_5)   --->   "%tmp_5 = partselect i10 @_ssdm_op_PartSelect.i10.i17.i32.i32, i17 %ret_V_5, i32 6, i32 15"   --->   Operation 138 'partselect' 'tmp_5' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 139 [1/1] (0.99ns) (out node of the LUT)   --->   "%y_5 = select i1 %xor_ln340_5, i10 %select_ln384_5, i10 %tmp_5"   --->   Operation 139 'select' 'y_5' <Predicate = true> <Delay = 0.99> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 140 [1/1] (0.00ns) (grouped into LUT with out node y_6)   --->   "%select_ln384_6 = select i1 %overflow_6, i10 511, i10 512"   --->   Operation 140 'select' 'select_ln384_6' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 141 [1/1] (0.00ns) (grouped into LUT with out node y_6)   --->   "%tmp_6 = partselect i10 @_ssdm_op_PartSelect.i10.i17.i32.i32, i17 %ret_V_6, i32 6, i32 15"   --->   Operation 141 'partselect' 'tmp_6' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 142 [1/1] (0.99ns) (out node of the LUT)   --->   "%y_6 = select i1 %xor_ln340_6, i10 %select_ln384_6, i10 %tmp_6"   --->   Operation 142 'select' 'y_6' <Predicate = true> <Delay = 0.99> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 143 [1/1] (0.00ns) (grouped into LUT with out node y_7)   --->   "%select_ln384_7 = select i1 %overflow_7, i10 511, i10 512"   --->   Operation 143 'select' 'select_ln384_7' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 144 [1/1] (0.00ns) (grouped into LUT with out node y_7)   --->   "%tmp_7 = partselect i10 @_ssdm_op_PartSelect.i10.i17.i32.i32, i17 %ret_V_7, i32 6, i32 15"   --->   Operation 144 'partselect' 'tmp_7' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 145 [1/1] (0.99ns) (out node of the LUT)   --->   "%y_7 = select i1 %xor_ln340_7, i10 %select_ln384_7, i10 %tmp_7"   --->   Operation 145 'select' 'y_7' <Predicate = true> <Delay = 0.99> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 146 [1/1] (0.00ns) (grouped into LUT with out node y_8)   --->   "%select_ln384_8 = select i1 %overflow_8, i10 511, i10 512"   --->   Operation 146 'select' 'select_ln384_8' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 147 [1/1] (0.00ns) (grouped into LUT with out node y_8)   --->   "%tmp_8 = partselect i10 @_ssdm_op_PartSelect.i10.i17.i32.i32, i17 %ret_V_8, i32 6, i32 15"   --->   Operation 147 'partselect' 'tmp_8' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 148 [1/1] (0.99ns) (out node of the LUT)   --->   "%y_8 = select i1 %xor_ln340_8, i10 %select_ln384_8, i10 %tmp_8"   --->   Operation 148 'select' 'y_8' <Predicate = true> <Delay = 0.99> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 149 [1/1] (0.00ns) (grouped into LUT with out node y_9)   --->   "%select_ln384_9 = select i1 %overflow_9, i10 511, i10 512"   --->   Operation 149 'select' 'select_ln384_9' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 150 [1/1] (0.00ns) (grouped into LUT with out node y_9)   --->   "%tmp_9 = partselect i10 @_ssdm_op_PartSelect.i10.i17.i32.i32, i17 %ret_V_9, i32 6, i32 15"   --->   Operation 150 'partselect' 'tmp_9' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 151 [1/1] (0.99ns) (out node of the LUT)   --->   "%y_9 = select i1 %xor_ln340_9, i10 %select_ln384_9, i10 %tmp_9"   --->   Operation 151 'select' 'y_9' <Predicate = true> <Delay = 0.99> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 6 <SV = 5> <Delay = 2.77>
ST_6 : Operation 152 [1/1] (0.00ns)   --->   "%zext_ln255_1 = zext i10 %y_1" [firmware/nnet_utils/nnet_activation.h:255]   --->   Operation 152 'zext' 'zext_ln255_1' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 153 [1/1] (0.00ns)   --->   "%exp_table_addr_1 = getelementptr i18 %exp_table, i64 0, i64 %zext_ln255_1" [firmware/nnet_utils/nnet_activation.h:255]   --->   Operation 153 'getelementptr' 'exp_table_addr_1' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 154 [2/2] (2.77ns)   --->   "%exp_res_V_1 = load i10 %exp_table_addr_1" [firmware/nnet_utils/nnet_activation.h:255]   --->   Operation 154 'load' 'exp_res_V_1' <Predicate = true> <Delay = 2.77> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 18> <Depth = 1024> <ROM>
ST_6 : Operation 155 [1/1] (0.00ns)   --->   "%zext_ln255_2 = zext i10 %y_2" [firmware/nnet_utils/nnet_activation.h:255]   --->   Operation 155 'zext' 'zext_ln255_2' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 156 [1/1] (0.00ns)   --->   "%exp_table_addr_2 = getelementptr i18 %exp_table, i64 0, i64 %zext_ln255_2" [firmware/nnet_utils/nnet_activation.h:255]   --->   Operation 156 'getelementptr' 'exp_table_addr_2' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 157 [2/2] (2.77ns)   --->   "%exp_res_V_2 = load i10 %exp_table_addr_2" [firmware/nnet_utils/nnet_activation.h:255]   --->   Operation 157 'load' 'exp_res_V_2' <Predicate = true> <Delay = 2.77> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 18> <Depth = 1024> <ROM>
ST_6 : Operation 158 [1/1] (0.00ns)   --->   "%zext_ln255_3 = zext i10 %y_3" [firmware/nnet_utils/nnet_activation.h:255]   --->   Operation 158 'zext' 'zext_ln255_3' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 159 [1/1] (0.00ns)   --->   "%exp_table_addr_3 = getelementptr i18 %exp_table, i64 0, i64 %zext_ln255_3" [firmware/nnet_utils/nnet_activation.h:255]   --->   Operation 159 'getelementptr' 'exp_table_addr_3' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 160 [2/2] (2.77ns)   --->   "%exp_res_V_3 = load i10 %exp_table_addr_3" [firmware/nnet_utils/nnet_activation.h:255]   --->   Operation 160 'load' 'exp_res_V_3' <Predicate = true> <Delay = 2.77> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 18> <Depth = 1024> <ROM>

State 7 <SV = 6> <Delay = 2.77>
ST_7 : Operation 161 [1/1] (0.00ns)   --->   "%zext_ln255 = zext i10 %y" [firmware/nnet_utils/nnet_activation.h:255]   --->   Operation 161 'zext' 'zext_ln255' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 162 [1/1] (0.00ns)   --->   "%exp_table_addr = getelementptr i18 %exp_table, i64 0, i64 %zext_ln255" [firmware/nnet_utils/nnet_activation.h:255]   --->   Operation 162 'getelementptr' 'exp_table_addr' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 163 [2/2] (2.77ns)   --->   "%exp_res_V_0 = load i10 %exp_table_addr" [firmware/nnet_utils/nnet_activation.h:255]   --->   Operation 163 'load' 'exp_res_V_0' <Predicate = true> <Delay = 2.77> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 18> <Depth = 1024> <ROM>
ST_7 : Operation 164 [1/2] (2.77ns)   --->   "%exp_res_V_1 = load i10 %exp_table_addr_1" [firmware/nnet_utils/nnet_activation.h:255]   --->   Operation 164 'load' 'exp_res_V_1' <Predicate = true> <Delay = 2.77> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 18> <Depth = 1024> <ROM>
ST_7 : Operation 165 [1/2] (2.77ns)   --->   "%exp_res_V_2 = load i10 %exp_table_addr_2" [firmware/nnet_utils/nnet_activation.h:255]   --->   Operation 165 'load' 'exp_res_V_2' <Predicate = true> <Delay = 2.77> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 18> <Depth = 1024> <ROM>
ST_7 : Operation 166 [1/2] (2.77ns)   --->   "%exp_res_V_3 = load i10 %exp_table_addr_3" [firmware/nnet_utils/nnet_activation.h:255]   --->   Operation 166 'load' 'exp_res_V_3' <Predicate = true> <Delay = 2.77> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 18> <Depth = 1024> <ROM>
ST_7 : Operation 167 [1/1] (0.00ns)   --->   "%zext_ln255_4 = zext i10 %y_4" [firmware/nnet_utils/nnet_activation.h:255]   --->   Operation 167 'zext' 'zext_ln255_4' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 168 [1/1] (0.00ns)   --->   "%exp_table_addr_4 = getelementptr i18 %exp_table, i64 0, i64 %zext_ln255_4" [firmware/nnet_utils/nnet_activation.h:255]   --->   Operation 168 'getelementptr' 'exp_table_addr_4' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 169 [2/2] (2.77ns)   --->   "%exp_res_V_4 = load i10 %exp_table_addr_4" [firmware/nnet_utils/nnet_activation.h:255]   --->   Operation 169 'load' 'exp_res_V_4' <Predicate = true> <Delay = 2.77> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 18> <Depth = 1024> <ROM>
ST_7 : Operation 170 [1/1] (0.00ns)   --->   "%zext_ln255_5 = zext i10 %y_5" [firmware/nnet_utils/nnet_activation.h:255]   --->   Operation 170 'zext' 'zext_ln255_5' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 171 [1/1] (0.00ns)   --->   "%exp_table_addr_5 = getelementptr i18 %exp_table, i64 0, i64 %zext_ln255_5" [firmware/nnet_utils/nnet_activation.h:255]   --->   Operation 171 'getelementptr' 'exp_table_addr_5' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 172 [2/2] (2.77ns)   --->   "%exp_res_V_5 = load i10 %exp_table_addr_5" [firmware/nnet_utils/nnet_activation.h:255]   --->   Operation 172 'load' 'exp_res_V_5' <Predicate = true> <Delay = 2.77> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 18> <Depth = 1024> <ROM>
ST_7 : Operation 173 [1/1] (0.00ns)   --->   "%zext_ln255_6 = zext i10 %y_6" [firmware/nnet_utils/nnet_activation.h:255]   --->   Operation 173 'zext' 'zext_ln255_6' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 174 [1/1] (0.00ns)   --->   "%exp_table_addr_6 = getelementptr i18 %exp_table, i64 0, i64 %zext_ln255_6" [firmware/nnet_utils/nnet_activation.h:255]   --->   Operation 174 'getelementptr' 'exp_table_addr_6' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 175 [2/2] (2.77ns)   --->   "%exp_res_V_6 = load i10 %exp_table_addr_6" [firmware/nnet_utils/nnet_activation.h:255]   --->   Operation 175 'load' 'exp_res_V_6' <Predicate = true> <Delay = 2.77> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 18> <Depth = 1024> <ROM>
ST_7 : Operation 176 [1/1] (0.00ns)   --->   "%zext_ln255_7 = zext i10 %y_7" [firmware/nnet_utils/nnet_activation.h:255]   --->   Operation 176 'zext' 'zext_ln255_7' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 177 [1/1] (0.00ns)   --->   "%exp_table_addr_7 = getelementptr i18 %exp_table, i64 0, i64 %zext_ln255_7" [firmware/nnet_utils/nnet_activation.h:255]   --->   Operation 177 'getelementptr' 'exp_table_addr_7' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 178 [2/2] (2.77ns)   --->   "%exp_res_V_7 = load i10 %exp_table_addr_7" [firmware/nnet_utils/nnet_activation.h:255]   --->   Operation 178 'load' 'exp_res_V_7' <Predicate = true> <Delay = 2.77> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 18> <Depth = 1024> <ROM>

State 8 <SV = 7> <Delay = 3.23>
ST_8 : Operation 179 [1/2] (2.77ns)   --->   "%exp_res_V_0 = load i10 %exp_table_addr" [firmware/nnet_utils/nnet_activation.h:255]   --->   Operation 179 'load' 'exp_res_V_0' <Predicate = true> <Delay = 2.77> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 18> <Depth = 1024> <ROM>
ST_8 : Operation 180 [1/2] (2.77ns)   --->   "%exp_res_V_4 = load i10 %exp_table_addr_4" [firmware/nnet_utils/nnet_activation.h:255]   --->   Operation 180 'load' 'exp_res_V_4' <Predicate = true> <Delay = 2.77> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 18> <Depth = 1024> <ROM>
ST_8 : Operation 181 [1/2] (2.77ns)   --->   "%exp_res_V_5 = load i10 %exp_table_addr_5" [firmware/nnet_utils/nnet_activation.h:255]   --->   Operation 181 'load' 'exp_res_V_5' <Predicate = true> <Delay = 2.77> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 18> <Depth = 1024> <ROM>
ST_8 : Operation 182 [1/2] (2.77ns)   --->   "%exp_res_V_6 = load i10 %exp_table_addr_6" [firmware/nnet_utils/nnet_activation.h:255]   --->   Operation 182 'load' 'exp_res_V_6' <Predicate = true> <Delay = 2.77> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 18> <Depth = 1024> <ROM>
ST_8 : Operation 183 [1/2] (2.77ns)   --->   "%exp_res_V_7 = load i10 %exp_table_addr_7" [firmware/nnet_utils/nnet_activation.h:255]   --->   Operation 183 'load' 'exp_res_V_7' <Predicate = true> <Delay = 2.77> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 18> <Depth = 1024> <ROM>
ST_8 : Operation 184 [1/1] (0.00ns)   --->   "%zext_ln255_8 = zext i10 %y_8" [firmware/nnet_utils/nnet_activation.h:255]   --->   Operation 184 'zext' 'zext_ln255_8' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 185 [1/1] (0.00ns)   --->   "%exp_table_addr_8 = getelementptr i18 %exp_table, i64 0, i64 %zext_ln255_8" [firmware/nnet_utils/nnet_activation.h:255]   --->   Operation 185 'getelementptr' 'exp_table_addr_8' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 186 [2/2] (2.77ns)   --->   "%exp_res_V_8 = load i10 %exp_table_addr_8" [firmware/nnet_utils/nnet_activation.h:255]   --->   Operation 186 'load' 'exp_res_V_8' <Predicate = true> <Delay = 2.77> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 18> <Depth = 1024> <ROM>
ST_8 : Operation 187 [1/1] (0.00ns)   --->   "%zext_ln255_9 = zext i10 %y_9" [firmware/nnet_utils/nnet_activation.h:255]   --->   Operation 187 'zext' 'zext_ln255_9' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 188 [1/1] (0.00ns)   --->   "%exp_table_addr_9 = getelementptr i18 %exp_table, i64 0, i64 %zext_ln255_9" [firmware/nnet_utils/nnet_activation.h:255]   --->   Operation 188 'getelementptr' 'exp_table_addr_9' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 189 [2/2] (2.77ns)   --->   "%exp_res_V_9 = load i10 %exp_table_addr_9" [firmware/nnet_utils/nnet_activation.h:255]   --->   Operation 189 'load' 'exp_res_V_9' <Predicate = true> <Delay = 2.77> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 18> <Depth = 1024> <ROM>
ST_8 : Operation 190 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_5 = add i18 %exp_res_V_2, i18 %exp_res_V_3"   --->   Operation 190 'add' 'add_ln712_5' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.61> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 191 [1/1] (3.23ns) (root node of TernaryAdder)   --->   "%add_ln712_6 = add i18 %add_ln712_5, i18 %exp_res_V_1"   --->   Operation 191 'add' 'add_ln712_6' <Predicate = true> <Delay = 3.23> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.61> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>

State 9 <SV = 8> <Delay = 4.33>
ST_9 : Operation 192 [1/2] (2.77ns)   --->   "%exp_res_V_8 = load i10 %exp_table_addr_8" [firmware/nnet_utils/nnet_activation.h:255]   --->   Operation 192 'load' 'exp_res_V_8' <Predicate = true> <Delay = 2.77> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 18> <Depth = 1024> <ROM>
ST_9 : Operation 193 [1/2] (2.77ns)   --->   "%exp_res_V_9 = load i10 %exp_table_addr_9" [firmware/nnet_utils/nnet_activation.h:255]   --->   Operation 193 'load' 'exp_res_V_9' <Predicate = true> <Delay = 2.77> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 18> <Depth = 1024> <ROM>
ST_9 : Operation 194 [1/1] (1.56ns)   --->   "%add_ln712 = add i18 %exp_res_V_9, i18 %exp_res_V_8"   --->   Operation 194 'add' 'add_ln712' <Predicate = true> <Delay = 1.56> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 195 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_1 = add i18 %exp_res_V_5, i18 %exp_res_V_6"   --->   Operation 195 'add' 'add_ln712_1' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.61> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_9 : Operation 196 [1/1] (3.23ns) (root node of TernaryAdder)   --->   "%add_ln712_2 = add i18 %add_ln712_1, i18 %exp_res_V_4"   --->   Operation 196 'add' 'add_ln712_2' <Predicate = true> <Delay = 3.23> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.61> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_9 : Operation 197 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_4 = add i18 %exp_res_V_7, i18 %exp_res_V_0"   --->   Operation 197 'add' 'add_ln712_4' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.61> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_9 : Operation 198 [1/1] (3.23ns) (root node of TernaryAdder)   --->   "%add_ln712_7 = add i18 %add_ln712_6, i18 %add_ln712_4"   --->   Operation 198 'add' 'add_ln712_7' <Predicate = true> <Delay = 3.23> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.61> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>

State 10 <SV = 9> <Delay = 3.23>
ST_10 : Operation 199 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_3 = add i18 %add_ln712_2, i18 %add_ln712"   --->   Operation 199 'add' 'add_ln712_3' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.61> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_10 : Operation 200 [1/1] (3.23ns) (root node of TernaryAdder)   --->   "%exp_sum_V = add i18 %add_ln712_7, i18 %add_ln712_3"   --->   Operation 200 'add' 'exp_sum_V' <Predicate = true> <Delay = 3.23> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.61> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_10 : Operation 201 [1/1] (0.00ns)   --->   "%y_10 = partselect i10 @_ssdm_op_PartSelect.i10.i18.i32.i32, i18 %exp_sum_V, i32 8, i32 17"   --->   Operation 201 'partselect' 'y_10' <Predicate = true> <Delay = 0.00>

State 11 <SV = 10> <Delay = 2.77>
ST_11 : Operation 202 [1/1] (0.00ns)   --->   "%zext_ln265 = zext i10 %y_10" [firmware/nnet_utils/nnet_activation.h:265]   --->   Operation 202 'zext' 'zext_ln265' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 203 [1/1] (0.00ns)   --->   "%invert_table_addr = getelementptr i18 %invert_table, i64 0, i64 %zext_ln265" [firmware/nnet_utils/nnet_activation.h:265]   --->   Operation 203 'getelementptr' 'invert_table_addr' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 204 [2/2] (2.77ns)   --->   "%inv_exp_sum_V = load i10 %invert_table_addr" [firmware/nnet_utils/nnet_activation.h:265]   --->   Operation 204 'load' 'inv_exp_sum_V' <Predicate = true> <Delay = 2.77> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 18> <Depth = 1024> <ROM>

State 12 <SV = 11> <Delay = 2.77>
ST_12 : Operation 205 [1/2] (2.77ns)   --->   "%inv_exp_sum_V = load i10 %invert_table_addr" [firmware/nnet_utils/nnet_activation.h:265]   --->   Operation 205 'load' 'inv_exp_sum_V' <Predicate = true> <Delay = 2.77> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 18> <Depth = 1024> <ROM>

State 13 <SV = 12> <Delay = 7.94>
ST_13 : Operation 206 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 0, i32 0, void @empty_1"   --->   Operation 206 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 207 [1/1] (0.00ns)   --->   "%sext_ln1171 = sext i18 %inv_exp_sum_V"   --->   Operation 207 'sext' 'sext_ln1171' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 208 [1/1] (0.00ns)   --->   "%sext_ln1171_1 = sext i18 %exp_res_V_0"   --->   Operation 208 'sext' 'sext_ln1171_1' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 209 [1/1] (7.94ns)   --->   "%mul_ln1168 = mul i28 %sext_ln1171, i28 %sext_ln1171_1"   --->   Operation 209 'mul' 'mul_ln1168' <Predicate = true> <Delay = 7.94> <CoreInst = "Mul_LUT">   --->   Core 4 'Mul_LUT' <Latency = 0> <II = 1> <Delay = 7.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 210 [1/1] (0.00ns)   --->   "%trunc_ln = partselect i16 @_ssdm_op_PartSelect.i16.i28.i32.i32, i28 %mul_ln1168, i32 12, i32 27"   --->   Operation 210 'partselect' 'trunc_ln' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 211 [1/1] (0.00ns)   --->   "%sext_ln1171_2 = sext i18 %exp_res_V_1"   --->   Operation 211 'sext' 'sext_ln1171_2' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 212 [1/1] (7.94ns)   --->   "%mul_ln1168_1 = mul i28 %sext_ln1171, i28 %sext_ln1171_2"   --->   Operation 212 'mul' 'mul_ln1168_1' <Predicate = true> <Delay = 7.94> <CoreInst = "Mul_LUT">   --->   Core 4 'Mul_LUT' <Latency = 0> <II = 1> <Delay = 7.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 213 [1/1] (0.00ns)   --->   "%trunc_ln717_1 = partselect i16 @_ssdm_op_PartSelect.i16.i28.i32.i32, i28 %mul_ln1168_1, i32 12, i32 27"   --->   Operation 213 'partselect' 'trunc_ln717_1' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 214 [1/1] (0.00ns)   --->   "%sext_ln1171_3 = sext i18 %exp_res_V_2"   --->   Operation 214 'sext' 'sext_ln1171_3' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 215 [1/1] (7.94ns)   --->   "%mul_ln1168_2 = mul i28 %sext_ln1171, i28 %sext_ln1171_3"   --->   Operation 215 'mul' 'mul_ln1168_2' <Predicate = true> <Delay = 7.94> <CoreInst = "Mul_LUT">   --->   Core 4 'Mul_LUT' <Latency = 0> <II = 1> <Delay = 7.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 216 [1/1] (0.00ns)   --->   "%trunc_ln717_2 = partselect i16 @_ssdm_op_PartSelect.i16.i28.i32.i32, i28 %mul_ln1168_2, i32 12, i32 27"   --->   Operation 216 'partselect' 'trunc_ln717_2' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 217 [1/1] (0.00ns)   --->   "%sext_ln1171_4 = sext i18 %exp_res_V_3"   --->   Operation 217 'sext' 'sext_ln1171_4' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 218 [1/1] (7.94ns)   --->   "%mul_ln1168_3 = mul i28 %sext_ln1171, i28 %sext_ln1171_4"   --->   Operation 218 'mul' 'mul_ln1168_3' <Predicate = true> <Delay = 7.94> <CoreInst = "Mul_LUT">   --->   Core 4 'Mul_LUT' <Latency = 0> <II = 1> <Delay = 7.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 219 [1/1] (0.00ns)   --->   "%trunc_ln717_3 = partselect i16 @_ssdm_op_PartSelect.i16.i28.i32.i32, i28 %mul_ln1168_3, i32 12, i32 27"   --->   Operation 219 'partselect' 'trunc_ln717_3' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 220 [1/1] (0.00ns)   --->   "%sext_ln1171_5 = sext i18 %exp_res_V_4"   --->   Operation 220 'sext' 'sext_ln1171_5' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 221 [1/1] (7.94ns)   --->   "%mul_ln1168_4 = mul i28 %sext_ln1171, i28 %sext_ln1171_5"   --->   Operation 221 'mul' 'mul_ln1168_4' <Predicate = true> <Delay = 7.94> <CoreInst = "Mul_LUT">   --->   Core 4 'Mul_LUT' <Latency = 0> <II = 1> <Delay = 7.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 222 [1/1] (0.00ns)   --->   "%trunc_ln717_4 = partselect i16 @_ssdm_op_PartSelect.i16.i28.i32.i32, i28 %mul_ln1168_4, i32 12, i32 27"   --->   Operation 222 'partselect' 'trunc_ln717_4' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 223 [1/1] (0.00ns)   --->   "%sext_ln1171_6 = sext i18 %exp_res_V_5"   --->   Operation 223 'sext' 'sext_ln1171_6' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 224 [1/1] (7.94ns)   --->   "%mul_ln1168_5 = mul i28 %sext_ln1171, i28 %sext_ln1171_6"   --->   Operation 224 'mul' 'mul_ln1168_5' <Predicate = true> <Delay = 7.94> <CoreInst = "Mul_LUT">   --->   Core 4 'Mul_LUT' <Latency = 0> <II = 1> <Delay = 7.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 225 [1/1] (0.00ns)   --->   "%trunc_ln717_5 = partselect i16 @_ssdm_op_PartSelect.i16.i28.i32.i32, i28 %mul_ln1168_5, i32 12, i32 27"   --->   Operation 225 'partselect' 'trunc_ln717_5' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 226 [1/1] (0.00ns)   --->   "%sext_ln1171_7 = sext i18 %exp_res_V_6"   --->   Operation 226 'sext' 'sext_ln1171_7' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 227 [1/1] (7.94ns)   --->   "%mul_ln1168_6 = mul i28 %sext_ln1171, i28 %sext_ln1171_7"   --->   Operation 227 'mul' 'mul_ln1168_6' <Predicate = true> <Delay = 7.94> <CoreInst = "Mul_LUT">   --->   Core 4 'Mul_LUT' <Latency = 0> <II = 1> <Delay = 7.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 228 [1/1] (0.00ns)   --->   "%trunc_ln717_6 = partselect i16 @_ssdm_op_PartSelect.i16.i28.i32.i32, i28 %mul_ln1168_6, i32 12, i32 27"   --->   Operation 228 'partselect' 'trunc_ln717_6' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 229 [1/1] (0.00ns)   --->   "%sext_ln1171_8 = sext i18 %exp_res_V_7"   --->   Operation 229 'sext' 'sext_ln1171_8' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 230 [1/1] (7.94ns)   --->   "%mul_ln1168_7 = mul i28 %sext_ln1171, i28 %sext_ln1171_8"   --->   Operation 230 'mul' 'mul_ln1168_7' <Predicate = true> <Delay = 7.94> <CoreInst = "Mul_LUT">   --->   Core 4 'Mul_LUT' <Latency = 0> <II = 1> <Delay = 7.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 231 [1/1] (0.00ns)   --->   "%trunc_ln717_7 = partselect i16 @_ssdm_op_PartSelect.i16.i28.i32.i32, i28 %mul_ln1168_7, i32 12, i32 27"   --->   Operation 231 'partselect' 'trunc_ln717_7' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 232 [1/1] (0.00ns)   --->   "%sext_ln1171_9 = sext i18 %exp_res_V_8"   --->   Operation 232 'sext' 'sext_ln1171_9' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 233 [1/1] (7.94ns)   --->   "%mul_ln1168_8 = mul i28 %sext_ln1171, i28 %sext_ln1171_9"   --->   Operation 233 'mul' 'mul_ln1168_8' <Predicate = true> <Delay = 7.94> <CoreInst = "Mul_LUT">   --->   Core 4 'Mul_LUT' <Latency = 0> <II = 1> <Delay = 7.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 234 [1/1] (0.00ns)   --->   "%trunc_ln717_8 = partselect i16 @_ssdm_op_PartSelect.i16.i28.i32.i32, i28 %mul_ln1168_8, i32 12, i32 27"   --->   Operation 234 'partselect' 'trunc_ln717_8' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 235 [1/1] (0.00ns)   --->   "%sext_ln1171_10 = sext i18 %exp_res_V_9"   --->   Operation 235 'sext' 'sext_ln1171_10' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 236 [1/1] (7.94ns)   --->   "%mul_ln1168_9 = mul i28 %sext_ln1171, i28 %sext_ln1171_10"   --->   Operation 236 'mul' 'mul_ln1168_9' <Predicate = true> <Delay = 7.94> <CoreInst = "Mul_LUT">   --->   Core 4 'Mul_LUT' <Latency = 0> <II = 1> <Delay = 7.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 237 [1/1] (0.00ns)   --->   "%trunc_ln717_9 = partselect i16 @_ssdm_op_PartSelect.i16.i28.i32.i32, i28 %mul_ln1168_9, i32 12, i32 27"   --->   Operation 237 'partselect' 'trunc_ln717_9' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 238 [1/1] (0.00ns)   --->   "%mrv = insertvalue i160 <undef>, i16 %trunc_ln" [firmware/nnet_utils/nnet_activation.h:270]   --->   Operation 238 'insertvalue' 'mrv' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 239 [1/1] (0.00ns)   --->   "%mrv_1 = insertvalue i160 %mrv, i16 %trunc_ln717_1" [firmware/nnet_utils/nnet_activation.h:270]   --->   Operation 239 'insertvalue' 'mrv_1' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 240 [1/1] (0.00ns)   --->   "%mrv_2 = insertvalue i160 %mrv_1, i16 %trunc_ln717_2" [firmware/nnet_utils/nnet_activation.h:270]   --->   Operation 240 'insertvalue' 'mrv_2' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 241 [1/1] (0.00ns)   --->   "%mrv_3 = insertvalue i160 %mrv_2, i16 %trunc_ln717_3" [firmware/nnet_utils/nnet_activation.h:270]   --->   Operation 241 'insertvalue' 'mrv_3' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 242 [1/1] (0.00ns)   --->   "%mrv_4 = insertvalue i160 %mrv_3, i16 %trunc_ln717_4" [firmware/nnet_utils/nnet_activation.h:270]   --->   Operation 242 'insertvalue' 'mrv_4' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 243 [1/1] (0.00ns)   --->   "%mrv_5 = insertvalue i160 %mrv_4, i16 %trunc_ln717_5" [firmware/nnet_utils/nnet_activation.h:270]   --->   Operation 243 'insertvalue' 'mrv_5' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 244 [1/1] (0.00ns)   --->   "%mrv_6 = insertvalue i160 %mrv_5, i16 %trunc_ln717_6" [firmware/nnet_utils/nnet_activation.h:270]   --->   Operation 244 'insertvalue' 'mrv_6' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 245 [1/1] (0.00ns)   --->   "%mrv_7 = insertvalue i160 %mrv_6, i16 %trunc_ln717_7" [firmware/nnet_utils/nnet_activation.h:270]   --->   Operation 245 'insertvalue' 'mrv_7' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 246 [1/1] (0.00ns)   --->   "%mrv_8 = insertvalue i160 %mrv_7, i16 %trunc_ln717_8" [firmware/nnet_utils/nnet_activation.h:270]   --->   Operation 246 'insertvalue' 'mrv_8' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 247 [1/1] (0.00ns)   --->   "%mrv_9 = insertvalue i160 %mrv_8, i16 %trunc_ln717_9" [firmware/nnet_utils/nnet_activation.h:270]   --->   Operation 247 'insertvalue' 'mrv_9' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 248 [1/1] (0.00ns)   --->   "%ret_ln270 = ret i160 %mrv_9" [firmware/nnet_utils/nnet_activation.h:270]   --->   Operation 248 'ret' 'ret_ln270' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 5ns, clock uncertainty: 0.625ns.

 <State 1>: 2.14ns
The critical path consists of the following:
	wire read operation ('data.V[1]', firmware/nnet_utils/nnet_activation.h:216) on port 'p_read1' (firmware/nnet_utils/nnet_activation.h:216) [22]  (0 ns)
	'icmp' operation ('icmp_ln1549') [24]  (2.14 ns)

 <State 2>: 3.74ns
The critical path consists of the following:
	'xor' operation ('xor_ln1549') [25]  (0 ns)
	'select' operation ('select_ln65', firmware/nnet_utils/nnet_common.h:65) [26]  (0.8 ns)
	'icmp' operation ('icmp_ln1549_2') [30]  (2.14 ns)
	'xor' operation ('xor_ln1549_2') [31]  (0 ns)
	'select' operation ('select_ln65_2', firmware/nnet_utils/nnet_common.h:65) [32]  (0.8 ns)

 <State 3>: 2.94ns
The critical path consists of the following:
	'icmp' operation ('icmp_ln1549_6') [42]  (2.14 ns)
	'xor' operation ('xor_ln1549_6') [43]  (0 ns)
	'select' operation ('select_ln65_6', firmware/nnet_utils/nnet_common.h:65) [44]  (0.8 ns)

 <State 4>: 3.74ns
The critical path consists of the following:
	'xor' operation ('xor_ln1549_7') [46]  (0 ns)
	'select' operation ('select_ln65_7', firmware/nnet_utils/nnet_common.h:65) [47]  (0.8 ns)
	'icmp' operation ('icmp_ln1549_8') [48]  (2.14 ns)
	'xor' operation ('xor_ln1549_8') [49]  (0 ns)
	'select' operation ('x_max.V', firmware/nnet_utils/nnet_common.h:65) [50]  (0.8 ns)

 <State 5>: 2.54ns
The critical path consists of the following:
	'sub' operation ('ret.V') [53]  (1.54 ns)
	'and' operation ('overflow') [57]  (0 ns)
	'select' operation ('select_ln384') [122]  (0 ns)
	'select' operation ('y') [124]  (0.996 ns)

 <State 6>: 2.77ns
The critical path consists of the following:
	'getelementptr' operation ('exp_table_addr_1', firmware/nnet_utils/nnet_activation.h:255) [132]  (0 ns)
	'load' operation ('exp_res.V[1]', firmware/nnet_utils/nnet_activation.h:255) on array 'exp_table' [133]  (2.77 ns)

 <State 7>: 2.77ns
The critical path consists of the following:
	'getelementptr' operation ('exp_table_addr', firmware/nnet_utils/nnet_activation.h:255) [126]  (0 ns)
	'load' operation ('exp_res.V[0]', firmware/nnet_utils/nnet_activation.h:255) on array 'exp_table' [127]  (2.77 ns)

 <State 8>: 3.24ns
The critical path consists of the following:
	'add' operation ('add_ln712_5') [187]  (0 ns)
	'add' operation ('add_ln712_6') [188]  (3.24 ns)

 <State 9>: 4.33ns
The critical path consists of the following:
	'load' operation ('exp_res.V[8]', firmware/nnet_utils/nnet_activation.h:255) on array 'exp_table' [175]  (2.77 ns)
	'add' operation ('add_ln712') [182]  (1.56 ns)

 <State 10>: 3.24ns
The critical path consists of the following:
	'add' operation ('add_ln712_3') [185]  (0 ns)
	'add' operation ('exp_sum.V') [190]  (3.24 ns)

 <State 11>: 2.77ns
The critical path consists of the following:
	'getelementptr' operation ('invert_table_addr', firmware/nnet_utils/nnet_activation.h:265) [193]  (0 ns)
	'load' operation ('inv_exp_sum.V', firmware/nnet_utils/nnet_activation.h:265) on array 'invert_table' [194]  (2.77 ns)

 <State 12>: 2.77ns
The critical path consists of the following:
	'load' operation ('inv_exp_sum.V', firmware/nnet_utils/nnet_activation.h:265) on array 'invert_table' [194]  (2.77 ns)

 <State 13>: 7.95ns
The critical path consists of the following:
	'mul' operation ('mul_ln1168') [197]  (7.95 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
