
SRC = clkUnit.vhd             \
      testClkUnit.vhd

# for simulation:
TEST = testClkUnit
TIME = 2000ns
PLOT = output

