

================================================================
== Vitis HLS Report for 'event_history_kernel_Pipeline_VITIS_LOOP_94_2'
================================================================
* Date:           Wed Jul 31 14:13:25 2024

* Version:        2022.1 (Build 3526262 on Mon Apr 18 15:47:01 MDT 2022)
* Project:        pdes_fpga_vitis
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xczu7ev-ffvf1517-3-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  5.00 ns|  3.249 ns|     1.35 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        ?|        ?|         ?|         ?|    ?|    ?|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                   |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |     Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_94_2  |        ?|        ?|         3|          3|          1|     ?|       yes|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+------+--------+--------+-----+
|       Name      | BRAM_18K|  DSP |   FF   |   LUT  | URAM|
+-----------------+---------+------+--------+--------+-----+
|DSP              |        -|     -|       -|       -|    -|
|Expression       |        -|     -|       0|      92|    -|
|FIFO             |        -|     -|       -|       -|    -|
|Instance         |        -|     -|       -|       -|    -|
|Memory           |        -|     -|       -|       -|    -|
|Multiplexer      |        -|     -|       -|     108|    -|
|Register         |        -|     -|      84|       -|    -|
+-----------------+---------+------+--------+--------+-----+
|Total            |        0|     0|      84|     200|    0|
+-----------------+---------+------+--------+--------+-----+
|Available        |      624|  1728|  460800|  230400|   96|
+-----------------+---------+------+--------+--------+-----+
|Utilization (%)  |        0|     0|      ~0|      ~0|    0|
+-----------------+---------+------+--------+--------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +-----------------------+----------+----+---+----+------------+------------+
    |     Variable Name     | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-----------------------+----------+----+---+----+------------+------------+
    |history_lp_sizes_V_d0  |         +|   0|  0|  23|          16|           2|
    |removed_V_fu_184_p2    |         +|   0|  0|  23|          16|           1|
    |icmp_ln1065_fu_169_p2  |      icmp|   0|  0|  13|          16|           2|
    |icmp_ln1069_fu_149_p2  |      icmp|   0|  0|  13|          16|           2|
    |icmp_ln1085_fu_161_p2  |      icmp|   0|  0|  20|          32|          32|
    +-----------------------+----------+----+---+----+------------+------------+
    |Total                  |          |   0|  0|  92|          96|          39|
    +-----------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +--------------------------------+----+-----------+-----+-----------+
    |              Name              | LUT| Input Size| Bits| Total Bits|
    +--------------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                       |  20|          4|    1|          4|
    |ap_done_int                     |   9|          2|    1|          2|
    |ap_sig_allocacmp_current_V_5    |   9|          2|   16|         32|
    |current_V_1_fu_44               |   9|          2|   16|         32|
    |history_buffer_next_V_address0  |  20|          4|    6|         24|
    |history_buffer_next_V_d0        |  14|          3|   16|         48|
    |history_free_head_V_o           |   9|          2|   16|         32|
    |prev_V_fu_48                    |   9|          2|   16|         32|
    |removed_V_1_out_o               |   9|          2|   16|         32|
    +--------------------------------+----+-----------+-----+-----------+
    |Total                           | 108|         23|  104|        238|
    +--------------------------------+----+-----------+-----+-----------+

    * Register: 
    +------------------------------------+----+----+-----+-----------+
    |                Name                | FF | LUT| Bits| Const Bits|
    +------------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                           |   3|   0|    3|          0|
    |ap_done_reg                         |   1|   0|    1|          0|
    |current_V_1_fu_44                   |  16|   0|   16|          0|
    |current_V_5_reg_240                 |  16|   0|   16|          0|
    |current_V_6_reg_270                 |  16|   0|   16|          0|
    |history_buffer_next_V_addr_reg_260  |   6|   0|    6|          0|
    |history_lp_heads_V_addr_reg_246     |   4|   0|    6|          2|
    |history_lp_sizes_V_addr_reg_251     |   4|   0|    6|          2|
    |icmp_ln1069_reg_256                 |   1|   0|    1|          0|
    |icmp_ln1085_reg_275                 |   1|   0|    1|          0|
    |prev_V_fu_48                        |  16|   0|   16|          0|
    +------------------------------------+----+----+-----+-----------+
    |Total                               |  84|   0|   88|          4|
    +------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-------------------------------------------+-----+-----+------------+-----------------------------------------------+--------------+
|                 RTL Ports                 | Dir | Bits|  Protocol  |                 Source Object                 |    C Type    |
+-------------------------------------------+-----+-----+------------+-----------------------------------------------+--------------+
|ap_clk                                     |   in|    1|  ap_ctrl_hs|  event_history_kernel_Pipeline_VITIS_LOOP_94_2|  return value|
|ap_rst                                     |   in|    1|  ap_ctrl_hs|  event_history_kernel_Pipeline_VITIS_LOOP_94_2|  return value|
|ap_start                                   |   in|    1|  ap_ctrl_hs|  event_history_kernel_Pipeline_VITIS_LOOP_94_2|  return value|
|ap_done                                    |  out|    1|  ap_ctrl_hs|  event_history_kernel_Pipeline_VITIS_LOOP_94_2|  return value|
|ap_idle                                    |  out|    1|  ap_ctrl_hs|  event_history_kernel_Pipeline_VITIS_LOOP_94_2|  return value|
|ap_ready                                   |  out|    1|  ap_ctrl_hs|  event_history_kernel_Pipeline_VITIS_LOOP_94_2|  return value|
|current_V                                  |   in|   16|     ap_none|                                      current_V|        scalar|
|zext_ln1073                                |   in|    4|     ap_none|                                    zext_ln1073|        scalar|
|commit_time_V                              |   in|   32|     ap_none|                                  commit_time_V|        scalar|
|removed_V_1_out_i                          |   in|   16|     ap_ovld|                                removed_V_1_out|       pointer|
|removed_V_1_out_o                          |  out|   16|     ap_ovld|                                removed_V_1_out|       pointer|
|removed_V_1_out_o_ap_vld                   |  out|    1|     ap_ovld|                                removed_V_1_out|       pointer|
|history_buffer_next_V_address0             |  out|    6|   ap_memory|                          history_buffer_next_V|         array|
|history_buffer_next_V_ce0                  |  out|    1|   ap_memory|                          history_buffer_next_V|         array|
|history_buffer_next_V_we0                  |  out|    1|   ap_memory|                          history_buffer_next_V|         array|
|history_buffer_next_V_d0                   |  out|   16|   ap_memory|                          history_buffer_next_V|         array|
|history_buffer_next_V_q0                   |   in|   16|   ap_memory|                          history_buffer_next_V|         array|
|history_buffer_event_recv_time_V_address0  |  out|    6|   ap_memory|               history_buffer_event_recv_time_V|         array|
|history_buffer_event_recv_time_V_ce0       |  out|    1|   ap_memory|               history_buffer_event_recv_time_V|         array|
|history_buffer_event_recv_time_V_q0        |   in|   32|   ap_memory|               history_buffer_event_recv_time_V|         array|
|history_free_head_V_i                      |   in|   16|     ap_ovld|                            history_free_head_V|       pointer|
|history_free_head_V_o                      |  out|   16|     ap_ovld|                            history_free_head_V|       pointer|
|history_free_head_V_o_ap_vld               |  out|    1|     ap_ovld|                            history_free_head_V|       pointer|
|history_lp_sizes_V_address0                |  out|    6|   ap_memory|                             history_lp_sizes_V|         array|
|history_lp_sizes_V_ce0                     |  out|    1|   ap_memory|                             history_lp_sizes_V|         array|
|history_lp_sizes_V_we0                     |  out|    1|   ap_memory|                             history_lp_sizes_V|         array|
|history_lp_sizes_V_d0                      |  out|   16|   ap_memory|                             history_lp_sizes_V|         array|
|history_lp_sizes_V_q0                      |   in|   16|   ap_memory|                             history_lp_sizes_V|         array|
|history_lp_heads_V_address0                |  out|    6|   ap_memory|                             history_lp_heads_V|         array|
|history_lp_heads_V_ce0                     |  out|    1|   ap_memory|                             history_lp_heads_V|         array|
|history_lp_heads_V_we0                     |  out|    1|   ap_memory|                             history_lp_heads_V|         array|
|history_lp_heads_V_d0                      |  out|   16|   ap_memory|                             history_lp_heads_V|         array|
+-------------------------------------------+-----+-----+------------+-----------------------------------------------+--------------+

