#-----------------------------------------------------------
# Vivado v2016.2 (64-bit)
# SW Build 1577090 on Thu Jun  2 16:32:40 MDT 2016
# IP Build 1577682 on Fri Jun  3 12:00:54 MDT 2016
# Start of session at: Sat Feb 18 10:59:03 2017
# Process ID: 11232
# Current directory: H:/Desktop/SeniorDesign/Final Code/Final_FifoBuffers
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent4340 H:\Desktop\SeniorDesign\Final Code\Final_FifoBuffers\Fifo_Buffers.xpr
# Log file: H:/Desktop/SeniorDesign/Final Code/Final_FifoBuffers/vivado.log
# Journal file: H:/Desktop/SeniorDesign/Final Code/Final_FifoBuffers\vivado.jou
#-----------------------------------------------------------
start_gui
open_project {H:/Desktop/SeniorDesign/Final Code/Final_FifoBuffers/Fifo_Buffers.xpr}
INFO: [Project 1-313] Project file moved from 'C:/Users/sxm140630/Desktop/Fifo_Buffers' since last save.
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2016.2/data/ip'.
open_project: Time (s): cpu = 00:00:10 ; elapsed = 00:00:20 . Memory (MB): peak = 536.629 ; gain = 106.461
update_compile_order -fileset sources_1
launch_simulation -mode post-implementation -type timing
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [Netlist 29-17] Analyzing 30 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2016.2
INFO: [Device 21-403] Loading part xc7z020clg484-1
INFO: [Project 1-570] Preparing netlist for logic optimization
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Read XDEF File: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.286 . Memory (MB): peak = 756.590 ; gain = 0.098
Restored from archive | CPU: 0.000000 secs | Memory: 0.000000 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.288 . Memory (MB): peak = 756.590 ; gain = 0.098
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 4 instances were transformed.
  RAM32M => RAM32M (RAMS32, RAMS32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32): 4 instances

open_run: Time (s): cpu = 00:00:12 ; elapsed = 00:00:20 . Memory (MB): peak = 858.715 ; gain = 321.414
INFO: [USF-XSim-32] Writing simulation netlist file for design 'impl_1'...
INFO: [USF-XSim-92] write_verilog -mode timesim -nolib -sdf_anno true -force -file "H:/Desktop/SeniorDesign/Final Code/Final_FifoBuffers/Fifo_Buffers.sim/sim_1/impl/timing/FifoTesting_tb_time_impl.v"
write_verilog: Time (s): cpu = 00:00:10 ; elapsed = 00:00:09 . Memory (MB): peak = 921.633 ; gain = 56.594
INFO: [USF-XSim-33] Writing SDF file...
INFO: [USF-XSim-93] write_sdf -mode timesim -process_corner slow -force -file "H:/Desktop/SeniorDesign/Final Code/Final_FifoBuffers/Fifo_Buffers.sim/sim_1/impl/timing/FifoTesting_tb_time_impl.sdf"
write_sdf: Time (s): cpu = 00:00:10 ; elapsed = 00:00:13 . Memory (MB): peak = 1339.000 ; gain = 417.367
INFO: [USF-XSim-34] Netlist generated:H:/Desktop/SeniorDesign/Final Code/Final_FifoBuffers/Fifo_Buffers.sim/sim_1/impl/timing/FifoTesting_tb_time_impl.v
INFO: [USF-XSim-35] SDF generated:H:/Desktop/SeniorDesign/Final Code/Final_FifoBuffers/Fifo_Buffers.sim/sim_1/impl/timing/FifoTesting_tb_time_impl.sdf
INFO: [USF-XSim-37] Inspecting design source files for 'FifoTesting_tb' in fileset 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'H:/Desktop/SeniorDesign/Final Code/Final_FifoBuffers/Fifo_Buffers.sim/sim_1/impl/timing'
"xvlog -m64 --relax -prj FifoTesting_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "H:/Desktop/SeniorDesign/Final Code/Final_FifoBuffers/Fifo_Buffers.sim/sim_1/impl/timing/FifoTesting_tb_time_impl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RAM32M_UNIQ_BASE_
INFO: [VRFC 10-311] analyzing module RAM32M_HD1
INFO: [VRFC 10-311] analyzing module RAM32M_HD2
INFO: [VRFC 10-311] analyzing module RAM32M_HD3
INFO: [VRFC 10-311] analyzing module FifoTesting
INFO: [VRFC 10-311] analyzing module glbl
INFO: [VRFC 10-2263] Analyzing Verilog file "H:/Desktop/SeniorDesign/Final Code/Final_FifoBuffers/Fifo_Buffers.srcs/sim_1/new/FifoTesting_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FifoTesting_tb
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'H:/Desktop/SeniorDesign/Final Code/Final_FifoBuffers/Fifo_Buffers.sim/sim_1/impl/timing'
Vivado Simulator 2016.2
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2016.2/bin/unwrapped/win64.o/xelab.exe -wto 86fc52dfbbdd4cf8b69190ad5e02bc8c --debug typical --relax --mt 2 --maxdelay -L xil_defaultlib -L simprims_ver -L secureip --snapshot FifoTesting_tb_time_impl -transport_int_delays -pulse_r 0 -pulse_int_r 0 xil_defaultlib.FifoTesting_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
INFO: [XSIM 43-3451] SDF backannotation process started with SDF file "FifoTesting_tb_time_impl.sdf", for root module "FifoTesting_tb/uut".
INFO: [XSIM 43-3452] SDF backannotation was successful for SDF file "FifoTesting_tb_time_impl.sdf", for root module "FifoTesting_tb/uut".
Time Resolution for simulation is 1ps
Compiling module simprims_ver.IBUF
Compiling module simprims_ver.RAMD32
Compiling module simprims_ver.RAMS32
Compiling module xil_defaultlib.RAM32M_UNIQ_BASE_
Compiling module simprims_ver.LUT6
Compiling module xil_defaultlib.RAM32M_HD1
Compiling module xil_defaultlib.RAM32M_HD2
Compiling module xil_defaultlib.RAM32M_HD3
Compiling module simprims_ver.OBUF
Compiling module simprims_ver.sffsrce_fdre
Compiling module simprims_ver.FDRE
Compiling module simprims_ver.BUFG
Compiling module simprims_ver.LUT5
Compiling module simprims_ver.LUT4
Compiling module simprims_ver.x_lut1_mux2
Compiling module simprims_ver.LUT1
Compiling module xil_defaultlib.FifoTesting
Compiling module xil_defaultlib.FifoTesting_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot FifoTesting_tb_time_impl

****** Webtalk v2016.2 (64-bit)
  **** SW Build 1577090 on Thu Jun  2 16:32:40 MDT 2016
  **** IP Build 1577682 on Fri Jun  3 12:00:54 MDT 2016
    ** Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.

source H:/Desktop/SeniorDesign/Final -notrace
couldn't read file "H:/Desktop/SeniorDesign/Final": no such file or directory
INFO: [Common 17-206] Exiting Webtalk at Sat Feb 18 11:02:22 2017...
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:13 . Memory (MB): peak = 1339.000 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '13' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'H:/Desktop/SeniorDesign/Final Code/Final_FifoBuffers/Fifo_Buffers.sim/sim_1/impl/timing'
INFO: [USF-XSim-98] *** Running xsim
   with args "FifoTesting_tb_time_impl -key {Post-Implementation:sim_1:Timing:FifoTesting_tb} -tclbatch {FifoTesting_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2016.2
Time resolution is 1 ps
source FifoTesting_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
Pushed        1
Pushed        2
Pushed        3
Pushed        4
Pushed        5
Pushed        6
Pushed        7
Pushed        8
Pushed        9
Pushed       10
Pushed       11
Pushed       12
Pushed       13
Pushed       14
Pushed       15
Pushed       16
Pushed       17
Pushed       18
Pushed       18
Pushed       19
Pushed       20
Pushed       21
Pushed       21
Pushed       22
Pushed       23
Pushed       24
Pushed       25
Pushed       26
Pushed       27
Pushed       28
Pushed       29
Pushed       30
Pushed       31
Pushed       32
Pushed       33
Pushed       34
Pushed       35
Pushed       36
Pushed       37
Pushed       38
Pushed       39
Pushed       40
Pushed       41
Pushed       42
Pushed       43
Pushed       44
Pushed       45
Pushed       46
Pushed       47
Pushed       48
xsim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:05 . Memory (MB): peak = 1346.645 ; gain = 7.645
INFO: [USF-XSim-96] XSim completed. Design snapshot 'FifoTesting_tb_time_impl' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:40 ; elapsed = 00:01:13 . Memory (MB): peak = 1346.645 ; gain = 809.344
close_sim
INFO: [Simtcl 6-16] Simulation closed
close_sim: Time (s): cpu = 00:00:03 ; elapsed = 00:00:06 . Memory (MB): peak = 1394.750 ; gain = 2.867
launch_simulation
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'FifoTesting_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'H:/Desktop/SeniorDesign/Final Code/Final_FifoBuffers/Fifo_Buffers.sim/sim_1/behav'
"xvlog -m64 --relax -prj FifoTesting_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "H:/Desktop/SeniorDesign/Final Code/Final_FifoBuffers/Fifo_Buffers.srcs/sources_1/new/FifoTesting.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FifoTesting
INFO: [VRFC 10-2263] Analyzing Verilog file "H:/Desktop/SeniorDesign/Final Code/Final_FifoBuffers/Fifo_Buffers.srcs/sim_1/new/FifoTesting_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FifoTesting_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "H:/Desktop/SeniorDesign/Final Code/Final_FifoBuffers/Fifo_Buffers.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'H:/Desktop/SeniorDesign/Final Code/Final_FifoBuffers/Fifo_Buffers.sim/sim_1/behav'
Vivado Simulator 2016.2
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2016.2/bin/unwrapped/win64.o/xelab.exe -wto 86fc52dfbbdd4cf8b69190ad5e02bc8c --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot FifoTesting_tb_behav xil_defaultlib.FifoTesting_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.FifoTesting
Compiling module xil_defaultlib.FifoTesting_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot FifoTesting_tb_behav

****** Webtalk v2016.2 (64-bit)
  **** SW Build 1577090 on Thu Jun  2 16:32:40 MDT 2016
  **** IP Build 1577682 on Fri Jun  3 12:00:54 MDT 2016
    ** Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.

source H:/Desktop/SeniorDesign/Final -notrace
couldn't read file "H:/Desktop/SeniorDesign/Final": no such file or directory
INFO: [Common 17-206] Exiting Webtalk at Sat Feb 18 11:10:49 2017...
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 1394.750 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '5' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'H:/Desktop/SeniorDesign/Final Code/Final_FifoBuffers/Fifo_Buffers.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "FifoTesting_tb_behav -key {Behavioral:sim_1:Functional:FifoTesting_tb} -tclbatch {FifoTesting_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2016.2
Time resolution is 1 ps
source FifoTesting_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
Pushed        1
Pushed        2
Pushed        3
Pushed        4
Pushed        5
Pushed        6
Pushed        7
Pushed        8
Pushed        9
Pushed       10
Pushed       11
Pushed       12
Pushed       13
Pushed       14
Pushed       15
Pushed       16
Pushed       17
Pushed       18
Pushed       18
Pushed       19
Pushed       20
Pushed       21
Pushed       21
Pushed       22
Pushed       23
Pushed       24
Pushed       25
Pushed       26
Pushed       27
Pushed       28
Pushed       29
Pushed       30
Pushed       31
Pushed       32
Pushed       33
Pushed       34
Pushed       35
Pushed       36
Pushed       37
Pushed       38
Pushed       39
Pushed       40
Pushed       41
Pushed       42
Pushed       43
Pushed       44
Pushed       45
Pushed       46
Pushed       47
Pushed       48
INFO: [USF-XSim-96] XSim completed. Design snapshot 'FifoTesting_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:15 . Memory (MB): peak = 1394.750 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
close_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:05 . Memory (MB): peak = 1394.750 ; gain = 0.000
launch_simulation
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'FifoTesting_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'H:/Desktop/SeniorDesign/Final Code/Final_FifoBuffers/Fifo_Buffers.sim/sim_1/behav'
"xvlog -m64 --relax -prj FifoTesting_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "H:/Desktop/SeniorDesign/Final Code/Final_FifoBuffers/Fifo_Buffers.srcs/sources_1/new/FifoTesting.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FifoTesting
INFO: [VRFC 10-2263] Analyzing Verilog file "H:/Desktop/SeniorDesign/Final Code/Final_FifoBuffers/Fifo_Buffers.srcs/sim_1/new/FifoTesting_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FifoTesting_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "H:/Desktop/SeniorDesign/Final Code/Final_FifoBuffers/Fifo_Buffers.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'H:/Desktop/SeniorDesign/Final Code/Final_FifoBuffers/Fifo_Buffers.sim/sim_1/behav'
Vivado Simulator 2016.2
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2016.2/bin/unwrapped/win64.o/xelab.exe -wto 86fc52dfbbdd4cf8b69190ad5e02bc8c --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot FifoTesting_tb_behav xil_defaultlib.FifoTesting_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.FifoTesting
Compiling module xil_defaultlib.FifoTesting_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot FifoTesting_tb_behav

****** Webtalk v2016.2 (64-bit)
  **** SW Build 1577090 on Thu Jun  2 16:32:40 MDT 2016
  **** IP Build 1577682 on Fri Jun  3 12:00:54 MDT 2016
    ** Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.

source H:/Desktop/SeniorDesign/Final -notrace
couldn't read file "H:/Desktop/SeniorDesign/Final": no such file or directory
INFO: [Common 17-206] Exiting Webtalk at Sat Feb 18 11:12:31 2017...
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 1394.750 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '6' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'H:/Desktop/SeniorDesign/Final Code/Final_FifoBuffers/Fifo_Buffers.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "FifoTesting_tb_behav -key {Behavioral:sim_1:Functional:FifoTesting_tb} -tclbatch {FifoTesting_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2016.2
Time resolution is 1 ps
source FifoTesting_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
Pushed        1
Pushed        2
Pushed        3
Pushed        4
Pushed        5
Pushed        6
Pushed        7
Pushed        8
Pushed        9
Pushed       10
Pushed       11
Pushed       12
Pushed       13
Pushed       14
Pushed       15
Pushed       16
Pushed       17
Pushed       18
Pushed       18
Pushed       19
Pushed       20
Pushed       21
Pushed       21
Pushed       22
Pushed       23
Pushed       24
Pushed       25
Pushed       26
Pushed       27
Pushed       28
Pushed       29
Pushed       30
Pushed       31
Pushed       32
Pushed       33
Pushed       34
Pushed       35
Pushed       36
Pushed       37
Pushed       38
Pushed       39
Pushed       40
Pushed       41
Pushed       42
Pushed       43
Pushed       44
Pushed       45
Pushed       46
Pushed       47
Pushed       48
xsim: Time (s): cpu = 00:00:03 ; elapsed = 00:00:08 . Memory (MB): peak = 1394.750 ; gain = 0.000
INFO: [USF-XSim-96] XSim completed. Design snapshot 'FifoTesting_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:04 ; elapsed = 00:00:20 . Memory (MB): peak = 1394.750 ; gain = 0.000
launch_simulation -mode post-implementation -type timing
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-32] Writing simulation netlist file for design 'impl_1'...
INFO: [USF-XSim-92] write_verilog -mode timesim -nolib -sdf_anno true -force -file "H:/Desktop/SeniorDesign/Final Code/Final_FifoBuffers/Fifo_Buffers.sim/sim_1/impl/timing/FifoTesting_tb_time_impl.v"
INFO: [USF-XSim-33] Writing SDF file...
INFO: [USF-XSim-93] write_sdf -mode timesim -process_corner slow -force -file "H:/Desktop/SeniorDesign/Final Code/Final_FifoBuffers/Fifo_Buffers.sim/sim_1/impl/timing/FifoTesting_tb_time_impl.sdf"
INFO: [USF-XSim-34] Netlist generated:H:/Desktop/SeniorDesign/Final Code/Final_FifoBuffers/Fifo_Buffers.sim/sim_1/impl/timing/FifoTesting_tb_time_impl.v
INFO: [USF-XSim-35] SDF generated:H:/Desktop/SeniorDesign/Final Code/Final_FifoBuffers/Fifo_Buffers.sim/sim_1/impl/timing/FifoTesting_tb_time_impl.sdf
INFO: [USF-XSim-37] Inspecting design source files for 'FifoTesting_tb' in fileset 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'H:/Desktop/SeniorDesign/Final Code/Final_FifoBuffers/Fifo_Buffers.sim/sim_1/impl/timing'
"xvlog -m64 --relax -prj FifoTesting_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "H:/Desktop/SeniorDesign/Final Code/Final_FifoBuffers/Fifo_Buffers.sim/sim_1/impl/timing/FifoTesting_tb_time_impl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RAM32M_UNIQ_BASE_
INFO: [VRFC 10-311] analyzing module RAM32M_HD1
INFO: [VRFC 10-311] analyzing module RAM32M_HD2
INFO: [VRFC 10-311] analyzing module RAM32M_HD3
INFO: [VRFC 10-311] analyzing module FifoTesting
INFO: [VRFC 10-311] analyzing module glbl
INFO: [VRFC 10-2263] Analyzing Verilog file "H:/Desktop/SeniorDesign/Final Code/Final_FifoBuffers/Fifo_Buffers.srcs/sim_1/new/FifoTesting_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FifoTesting_tb
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'H:/Desktop/SeniorDesign/Final Code/Final_FifoBuffers/Fifo_Buffers.sim/sim_1/impl/timing'
Vivado Simulator 2016.2
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2016.2/bin/unwrapped/win64.o/xelab.exe -wto 86fc52dfbbdd4cf8b69190ad5e02bc8c --debug typical --relax --mt 2 --maxdelay -L xil_defaultlib -L simprims_ver -L secureip --snapshot FifoTesting_tb_time_impl -transport_int_delays -pulse_r 0 -pulse_int_r 0 xil_defaultlib.FifoTesting_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
INFO: [XSIM 43-3451] SDF backannotation process started with SDF file "FifoTesting_tb_time_impl.sdf", for root module "FifoTesting_tb/uut".
INFO: [XSIM 43-3452] SDF backannotation was successful for SDF file "FifoTesting_tb_time_impl.sdf", for root module "FifoTesting_tb/uut".
Time Resolution for simulation is 1ps
Compiling module simprims_ver.IBUF
Compiling module simprims_ver.RAMD32
Compiling module simprims_ver.RAMS32
Compiling module xil_defaultlib.RAM32M_UNIQ_BASE_
Compiling module simprims_ver.LUT6
Compiling module xil_defaultlib.RAM32M_HD1
Compiling module xil_defaultlib.RAM32M_HD2
Compiling module xil_defaultlib.RAM32M_HD3
Compiling module simprims_ver.OBUF
Compiling module simprims_ver.sffsrce_fdre
Compiling module simprims_ver.FDRE
Compiling module simprims_ver.BUFG
Compiling module simprims_ver.LUT5
Compiling module simprims_ver.LUT4
Compiling module simprims_ver.x_lut1_mux2
Compiling module simprims_ver.LUT1
Compiling module xil_defaultlib.FifoTesting
Compiling module xil_defaultlib.FifoTesting_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot FifoTesting_tb_time_impl

****** Webtalk v2016.2 (64-bit)
  **** SW Build 1577090 on Thu Jun  2 16:32:40 MDT 2016
  **** IP Build 1577682 on Fri Jun  3 12:00:54 MDT 2016
    ** Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.

source H:/Desktop/SeniorDesign/Final -notrace
couldn't read file "H:/Desktop/SeniorDesign/Final": no such file or directory
INFO: [Common 17-206] Exiting Webtalk at Sat Feb 18 11:13:31 2017...
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:13 . Memory (MB): peak = 1395.781 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '14' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'H:/Desktop/SeniorDesign/Final Code/Final_FifoBuffers/Fifo_Buffers.sim/sim_1/impl/timing'
INFO: [USF-XSim-98] *** Running xsim
   with args "FifoTesting_tb_time_impl -key {Post-Implementation:sim_1:Timing:FifoTesting_tb} -tclbatch {FifoTesting_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2016.2
Time resolution is 1 ps
source FifoTesting_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
Pushed        1
Pushed        2
Pushed        3
Pushed        4
Pushed        5
Pushed        6
Pushed        7
Pushed        8
Pushed        9
Pushed       10
Pushed       11
Pushed       12
Pushed       13
Pushed       14
Pushed       15
Pushed       16
Pushed       17
Pushed       18
Pushed       18
Pushed       19
Pushed       20
Pushed       21
Pushed       21
Pushed       22
Pushed       23
Pushed       24
Pushed       25
Pushed       26
Pushed       27
Pushed       28
Pushed       29
Pushed       30
Pushed       31
Pushed       32
Pushed       33
Pushed       34
Pushed       35
Pushed       36
Pushed       37
Pushed       38
Pushed       39
Pushed       40
Pushed       41
Pushed       42
Pushed       43
Pushed       44
Pushed       45
Pushed       46
Pushed       47
Pushed       48
INFO: [USF-XSim-96] XSim completed. Design snapshot 'FifoTesting_tb_time_impl' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:27 . Memory (MB): peak = 1404.734 ; gain = 9.984
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation -mode post-implementation -type timing
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-32] Writing simulation netlist file for design 'impl_1'...
INFO: [USF-XSim-92] write_verilog -mode timesim -nolib -sdf_anno true -force -file "H:/Desktop/SeniorDesign/Final Code/Final_FifoBuffers/Fifo_Buffers.sim/sim_1/impl/timing/FifoTesting_tb_time_impl.v"
INFO: [USF-XSim-33] Writing SDF file...
INFO: [USF-XSim-93] write_sdf -mode timesim -process_corner slow -force -file "H:/Desktop/SeniorDesign/Final Code/Final_FifoBuffers/Fifo_Buffers.sim/sim_1/impl/timing/FifoTesting_tb_time_impl.sdf"
INFO: [USF-XSim-34] Netlist generated:H:/Desktop/SeniorDesign/Final Code/Final_FifoBuffers/Fifo_Buffers.sim/sim_1/impl/timing/FifoTesting_tb_time_impl.v
INFO: [USF-XSim-35] SDF generated:H:/Desktop/SeniorDesign/Final Code/Final_FifoBuffers/Fifo_Buffers.sim/sim_1/impl/timing/FifoTesting_tb_time_impl.sdf
INFO: [USF-XSim-37] Inspecting design source files for 'FifoTesting_tb' in fileset 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'H:/Desktop/SeniorDesign/Final Code/Final_FifoBuffers/Fifo_Buffers.sim/sim_1/impl/timing'
"xvlog -m64 --relax -prj FifoTesting_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "H:/Desktop/SeniorDesign/Final Code/Final_FifoBuffers/Fifo_Buffers.sim/sim_1/impl/timing/FifoTesting_tb_time_impl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RAM32M_UNIQ_BASE_
INFO: [VRFC 10-311] analyzing module RAM32M_HD1
INFO: [VRFC 10-311] analyzing module RAM32M_HD2
INFO: [VRFC 10-311] analyzing module RAM32M_HD3
INFO: [VRFC 10-311] analyzing module FifoTesting
INFO: [VRFC 10-311] analyzing module glbl
INFO: [VRFC 10-2263] Analyzing Verilog file "H:/Desktop/SeniorDesign/Final Code/Final_FifoBuffers/Fifo_Buffers.srcs/sim_1/new/FifoTesting_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FifoTesting_tb
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'H:/Desktop/SeniorDesign/Final Code/Final_FifoBuffers/Fifo_Buffers.sim/sim_1/impl/timing'
Vivado Simulator 2016.2
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2016.2/bin/unwrapped/win64.o/xelab.exe -wto 86fc52dfbbdd4cf8b69190ad5e02bc8c --debug typical --relax --mt 2 --maxdelay -L xil_defaultlib -L simprims_ver -L secureip --snapshot FifoTesting_tb_time_impl -transport_int_delays -pulse_r 0 -pulse_int_r 0 xil_defaultlib.FifoTesting_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
INFO: [XSIM 43-3451] SDF backannotation process started with SDF file "FifoTesting_tb_time_impl.sdf", for root module "FifoTesting_tb/uut".
INFO: [XSIM 43-3452] SDF backannotation was successful for SDF file "FifoTesting_tb_time_impl.sdf", for root module "FifoTesting_tb/uut".
Time Resolution for simulation is 1ps
Compiling module simprims_ver.IBUF
Compiling module simprims_ver.RAMD32
Compiling module simprims_ver.RAMS32
Compiling module xil_defaultlib.RAM32M_UNIQ_BASE_
Compiling module simprims_ver.LUT6
Compiling module xil_defaultlib.RAM32M_HD1
Compiling module xil_defaultlib.RAM32M_HD2
Compiling module xil_defaultlib.RAM32M_HD3
Compiling module simprims_ver.OBUF
Compiling module simprims_ver.sffsrce_fdre
Compiling module simprims_ver.FDRE
Compiling module simprims_ver.BUFG
Compiling module simprims_ver.LUT5
Compiling module simprims_ver.LUT4
Compiling module simprims_ver.x_lut1_mux2
Compiling module simprims_ver.LUT1
Compiling module xil_defaultlib.FifoTesting
Compiling module xil_defaultlib.FifoTesting_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot FifoTesting_tb_time_impl

****** Webtalk v2016.2 (64-bit)
  **** SW Build 1577090 on Thu Jun  2 16:32:40 MDT 2016
  **** IP Build 1577682 on Fri Jun  3 12:00:54 MDT 2016
    ** Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.

source H:/Desktop/SeniorDesign/Final -notrace
couldn't read file "H:/Desktop/SeniorDesign/Final": no such file or directory
INFO: [Common 17-206] Exiting Webtalk at Sat Feb 18 11:14:58 2017...
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:13 . Memory (MB): peak = 1434.281 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '14' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'H:/Desktop/SeniorDesign/Final Code/Final_FifoBuffers/Fifo_Buffers.sim/sim_1/impl/timing'
INFO: [USF-XSim-98] *** Running xsim
   with args "FifoTesting_tb_time_impl -key {Post-Implementation:sim_1:Timing:FifoTesting_tb} -tclbatch {FifoTesting_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2016.2
Time resolution is 1 ps
source FifoTesting_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
add_wave: Time (s): cpu = 00:00:09 ; elapsed = 00:00:17 . Memory (MB): peak = 1434.281 ; gain = 0.000
# run 1000ns
Pushed        1
Pushed        2
Pushed        3
Pushed        4
Pushed        5
Pushed        6
Pushed        7
Pushed        8
Pushed        9
Pushed       10
Pushed       11
Pushed       12
Pushed       13
Pushed       14
Pushed       15
Pushed       16
Pushed       17
Pushed       18
Pushed       18
Pushed       19
Pushed       20
Pushed       21
Pushed       21
Pushed       22
Pushed       23
Pushed       24
Pushed       25
Pushed       26
Pushed       27
Pushed       28
Pushed       29
Pushed       30
Pushed       31
Pushed       32
Pushed       33
Pushed       34
Pushed       35
Pushed       36
Pushed       37
Pushed       38
Pushed       39
Pushed       40
Pushed       41
Pushed       42
Pushed       43
Pushed       44
Pushed       45
Pushed       46
xsim: Time (s): cpu = 00:00:11 ; elapsed = 00:00:20 . Memory (MB): peak = 1434.281 ; gain = 0.000
INFO: [USF-XSim-96] XSim completed. Design snapshot 'FifoTesting_tb_time_impl' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:12 ; elapsed = 00:00:42 . Memory (MB): peak = 1434.281 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation -mode post-implementation -type timing
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-32] Writing simulation netlist file for design 'impl_1'...
INFO: [USF-XSim-92] write_verilog -mode timesim -nolib -sdf_anno true -force -file "H:/Desktop/SeniorDesign/Final Code/Final_FifoBuffers/Fifo_Buffers.sim/sim_1/impl/timing/FifoTesting_tb_time_impl.v"
INFO: [USF-XSim-33] Writing SDF file...
INFO: [USF-XSim-93] write_sdf -mode timesim -process_corner slow -force -file "H:/Desktop/SeniorDesign/Final Code/Final_FifoBuffers/Fifo_Buffers.sim/sim_1/impl/timing/FifoTesting_tb_time_impl.sdf"
INFO: [USF-XSim-34] Netlist generated:H:/Desktop/SeniorDesign/Final Code/Final_FifoBuffers/Fifo_Buffers.sim/sim_1/impl/timing/FifoTesting_tb_time_impl.v
INFO: [USF-XSim-35] SDF generated:H:/Desktop/SeniorDesign/Final Code/Final_FifoBuffers/Fifo_Buffers.sim/sim_1/impl/timing/FifoTesting_tb_time_impl.sdf
INFO: [USF-XSim-37] Inspecting design source files for 'FifoTesting_tb' in fileset 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'H:/Desktop/SeniorDesign/Final Code/Final_FifoBuffers/Fifo_Buffers.sim/sim_1/impl/timing'
"xvlog -m64 --relax -prj FifoTesting_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "H:/Desktop/SeniorDesign/Final Code/Final_FifoBuffers/Fifo_Buffers.sim/sim_1/impl/timing/FifoTesting_tb_time_impl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RAM32M_UNIQ_BASE_
INFO: [VRFC 10-311] analyzing module RAM32M_HD1
INFO: [VRFC 10-311] analyzing module RAM32M_HD2
INFO: [VRFC 10-311] analyzing module RAM32M_HD3
INFO: [VRFC 10-311] analyzing module FifoTesting
INFO: [VRFC 10-311] analyzing module glbl
INFO: [VRFC 10-2263] Analyzing Verilog file "H:/Desktop/SeniorDesign/Final Code/Final_FifoBuffers/Fifo_Buffers.srcs/sim_1/new/FifoTesting_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FifoTesting_tb
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'H:/Desktop/SeniorDesign/Final Code/Final_FifoBuffers/Fifo_Buffers.sim/sim_1/impl/timing'
Vivado Simulator 2016.2
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2016.2/bin/unwrapped/win64.o/xelab.exe -wto 86fc52dfbbdd4cf8b69190ad5e02bc8c --debug typical --relax --mt 2 --maxdelay -L xil_defaultlib -L simprims_ver -L secureip --snapshot FifoTesting_tb_time_impl -transport_int_delays -pulse_r 0 -pulse_int_r 0 xil_defaultlib.FifoTesting_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
INFO: [XSIM 43-3451] SDF backannotation process started with SDF file "FifoTesting_tb_time_impl.sdf", for root module "FifoTesting_tb/uut".
INFO: [XSIM 43-3452] SDF backannotation was successful for SDF file "FifoTesting_tb_time_impl.sdf", for root module "FifoTesting_tb/uut".
Time Resolution for simulation is 1ps
Compiling module simprims_ver.IBUF
Compiling module simprims_ver.RAMD32
Compiling module simprims_ver.RAMS32
Compiling module xil_defaultlib.RAM32M_UNIQ_BASE_
Compiling module simprims_ver.LUT6
Compiling module xil_defaultlib.RAM32M_HD1
Compiling module xil_defaultlib.RAM32M_HD2
Compiling module xil_defaultlib.RAM32M_HD3
Compiling module simprims_ver.OBUF
Compiling module simprims_ver.sffsrce_fdre
Compiling module simprims_ver.FDRE
Compiling module simprims_ver.BUFG
Compiling module simprims_ver.LUT5
Compiling module simprims_ver.LUT4
Compiling module simprims_ver.x_lut1_mux2
Compiling module simprims_ver.LUT1
Compiling module xil_defaultlib.FifoTesting
Compiling module xil_defaultlib.FifoTesting_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot FifoTesting_tb_time_impl

****** Webtalk v2016.2 (64-bit)
  **** SW Build 1577090 on Thu Jun  2 16:32:40 MDT 2016
  **** IP Build 1577682 on Fri Jun  3 12:00:54 MDT 2016
    ** Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.

source H:/Desktop/SeniorDesign/Final -notrace
couldn't read file "H:/Desktop/SeniorDesign/Final": no such file or directory
INFO: [Common 17-206] Exiting Webtalk at Sat Feb 18 11:16:51 2017...
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:14 . Memory (MB): peak = 1434.281 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '14' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'H:/Desktop/SeniorDesign/Final Code/Final_FifoBuffers/Fifo_Buffers.sim/sim_1/impl/timing'
INFO: [USF-XSim-98] *** Running xsim
   with args "FifoTesting_tb_time_impl -key {Post-Implementation:sim_1:Timing:FifoTesting_tb} -tclbatch {FifoTesting_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2016.2
Time resolution is 1 ps
source FifoTesting_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
Pushed        1
Pushed        2
Pushed        3
Pushed        4
Pushed        5
Pushed        6
Pushed        7
Pushed        8
Pushed        9
Pushed       10
Pushed       11
Pushed       12
Pushed       13
Pushed       14
Pushed       15
Pushed       16
Pushed       17
Pushed       18
Pushed       18
Pushed       19
Pushed       20
Pushed       21
Pushed       21
Pushed       22
Pushed       23
Pushed       24
Pushed       25
Pushed       26
Pushed       27
Pushed       28
Pushed       29
Pushed       30
Pushed       31
Pushed       32
Pushed       33
Pushed       34
Pushed       35
Pushed       36
Pushed       37
Pushed       38
Pushed       39
Pushed       40
Pushed       41
Pushed       42
Pushed       43
INFO: [USF-XSim-96] XSim completed. Design snapshot 'FifoTesting_tb_time_impl' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:26 . Memory (MB): peak = 1434.281 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
close_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:05 . Memory (MB): peak = 1434.281 ; gain = 0.000
exit
INFO: [Common 17-206] Exiting Vivado at Sat Feb 18 11:18:56 2017...
