// Seed: 1340925544
module module_0;
  assign id_1 = 1;
  always @(posedge 1 < 1'h0) begin : LABEL_0
    id_1 <= 1;
    if (id_1) begin : LABEL_0
      wait (id_1);
      id_1 = 1 !== 1'b0;
    end
  end
endmodule
module module_1 (
    input wor id_0,
    output wor id_1,
    input tri1 id_2,
    input tri0 id_3,
    input tri id_4,
    output wire id_5,
    input logic id_6,
    output wand id_7,
    input tri0 id_8,
    output supply1 id_9,
    output wand id_10,
    input tri1 id_11,
    input tri id_12
    , id_15,
    output uwire id_13
);
  initial begin : LABEL_0
    id_10 = 1;
    id_15 = #id_16 id_6;
  end
  module_0 modCall_1 ();
  assign modCall_1.id_2 = 0;
endmodule
