<?xml version="1.0" encoding="UTF-8"?>
<spirit:component xmlns:xilinx="http://www.xilinx.com" xmlns:spirit="http://www.spiritconsortium.org/XMLSchema/SPIRIT/1685-2009" xmlns:xsi="http://www.w3.org/2001/XMLSchema-instance">
  <spirit:vendor>xilinx.com</spirit:vendor>
  <spirit:library>user</spirit:library>
  <spirit:name>GUI</spirit:name>
  <spirit:version>1.0</spirit:version>
  <spirit:busInterfaces>
    <spirit:busInterface>
      <spirit:name>m_axis</spirit:name>
      <spirit:busType spirit:vendor="xilinx.com" spirit:library="interface" spirit:name="axis" spirit:version="1.0"/>
      <spirit:abstractionType spirit:vendor="xilinx.com" spirit:library="interface" spirit:name="axis_rtl" spirit:version="1.0"/>
      <spirit:master/>
      <spirit:portMaps>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>TDATA</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>m_axis_tdata</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>TLAST</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>m_axis_tlast</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>TUSER</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>m_axis_tuser</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>TVALID</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>m_axis_tvalid</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>TREADY</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>m_axis_tready</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
      </spirit:portMaps>
    </spirit:busInterface>
    <spirit:busInterface>
      <spirit:name>s_axis</spirit:name>
      <spirit:busType spirit:vendor="xilinx.com" spirit:library="interface" spirit:name="axis" spirit:version="1.0"/>
      <spirit:abstractionType spirit:vendor="xilinx.com" spirit:library="interface" spirit:name="axis_rtl" spirit:version="1.0"/>
      <spirit:slave/>
      <spirit:portMaps>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>TDATA</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s_axis_tdata</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>TLAST</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s_axis_tlast</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>TUSER</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s_axis_tuser</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>TVALID</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s_axis_tvalid</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>TREADY</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s_axis_tready</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
      </spirit:portMaps>
    </spirit:busInterface>
    <spirit:busInterface>
      <spirit:name>aresetn</spirit:name>
      <spirit:busType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="reset" spirit:version="1.0"/>
      <spirit:abstractionType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="reset_rtl" spirit:version="1.0"/>
      <spirit:slave/>
      <spirit:portMaps>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>RST</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>aresetn</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
      </spirit:portMaps>
      <spirit:parameters>
        <spirit:parameter>
          <spirit:name>POLARITY</spirit:name>
          <spirit:value spirit:id="BUSIFPARAM_VALUE.ARESETN.POLARITY" spirit:choiceRef="choice_list_9d8b0d81">ACTIVE_LOW</spirit:value>
        </spirit:parameter>
      </spirit:parameters>
    </spirit:busInterface>
    <spirit:busInterface>
      <spirit:name>aclk</spirit:name>
      <spirit:busType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="clock" spirit:version="1.0"/>
      <spirit:abstractionType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="clock_rtl" spirit:version="1.0"/>
      <spirit:slave/>
      <spirit:portMaps>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>CLK</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>aclk</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
      </spirit:portMaps>
      <spirit:parameters>
        <spirit:parameter>
          <spirit:name>ASSOCIATED_BUSIF</spirit:name>
          <spirit:value spirit:id="BUSIFPARAM_VALUE.ACLK.ASSOCIATED_BUSIF">m_axis:s_axis</spirit:value>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>ASSOCIATED_RESET</spirit:name>
          <spirit:value spirit:id="BUSIFPARAM_VALUE.ACLK.ASSOCIATED_RESET">aresetn</spirit:value>
        </spirit:parameter>
      </spirit:parameters>
    </spirit:busInterface>
  </spirit:busInterfaces>
  <spirit:model>
    <spirit:views>
      <spirit:view>
        <spirit:name>xilinx_anylanguagesynthesis</spirit:name>
        <spirit:displayName>Synthesis</spirit:displayName>
        <spirit:envIdentifier>:vivado.xilinx.com:synthesis</spirit:envIdentifier>
        <spirit:language>SystemVerilog</spirit:language>
        <spirit:modelName>GUI</spirit:modelName>
        <spirit:fileSetRef>
          <spirit:localName>xilinx_anylanguagesynthesis_view_fileset</spirit:localName>
        </spirit:fileSetRef>
        <spirit:parameters>
          <spirit:parameter>
            <spirit:name>viewChecksum</spirit:name>
            <spirit:value>8338c99c</spirit:value>
          </spirit:parameter>
        </spirit:parameters>
      </spirit:view>
      <spirit:view>
        <spirit:name>xilinx_anylanguagebehavioralsimulation</spirit:name>
        <spirit:displayName>Simulation</spirit:displayName>
        <spirit:envIdentifier>:vivado.xilinx.com:simulation</spirit:envIdentifier>
        <spirit:language>SystemVerilog</spirit:language>
        <spirit:modelName>GUI</spirit:modelName>
        <spirit:fileSetRef>
          <spirit:localName>xilinx_anylanguagebehavioralsimulation_view_fileset</spirit:localName>
        </spirit:fileSetRef>
        <spirit:parameters>
          <spirit:parameter>
            <spirit:name>viewChecksum</spirit:name>
            <spirit:value>8338c99c</spirit:value>
          </spirit:parameter>
        </spirit:parameters>
      </spirit:view>
      <spirit:view>
        <spirit:name>xilinx_xpgui</spirit:name>
        <spirit:displayName>UI Layout</spirit:displayName>
        <spirit:envIdentifier>:vivado.xilinx.com:xgui.ui</spirit:envIdentifier>
        <spirit:fileSetRef>
          <spirit:localName>xilinx_xpgui_view_fileset</spirit:localName>
        </spirit:fileSetRef>
        <spirit:parameters>
          <spirit:parameter>
            <spirit:name>viewChecksum</spirit:name>
            <spirit:value>f64a5dae</spirit:value>
          </spirit:parameter>
        </spirit:parameters>
      </spirit:view>
    </spirit:views>
    <spirit:ports>
      <spirit:port>
        <spirit:name>aclk</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>aresetn</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>x</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">11</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>y</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">11</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s_axis_tdata</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">23</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
          <spirit:driver>
            <spirit:defaultValue spirit:format="long">0</spirit:defaultValue>
          </spirit:driver>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s_axis_tlast</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
          <spirit:driver>
            <spirit:defaultValue spirit:format="long">0</spirit:defaultValue>
          </spirit:driver>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s_axis_tuser</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
          <spirit:driver>
            <spirit:defaultValue spirit:format="long">0</spirit:defaultValue>
          </spirit:driver>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s_axis_tvalid</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s_axis_tready</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
          <spirit:driver>
            <spirit:defaultValue spirit:format="long">1</spirit:defaultValue>
          </spirit:driver>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>m_axis_tdata</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">23</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>m_axis_tlast</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>m_axis_tuser</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>m_axis_tvalid</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>m_axis_tready</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
    </spirit:ports>
  </spirit:model>
  <spirit:choices>
    <spirit:choice>
      <spirit:name>choice_list_9d8b0d81</spirit:name>
      <spirit:enumeration>ACTIVE_HIGH</spirit:enumeration>
      <spirit:enumeration>ACTIVE_LOW</spirit:enumeration>
    </spirit:choice>
  </spirit:choices>
  <spirit:fileSets>
    <spirit:fileSet>
      <spirit:name>xilinx_anylanguagesynthesis_view_fileset</spirit:name>
      <spirit:file>
        <spirit:name>rec.mem</spirit:name>
        <spirit:userFileType>mem</spirit:userFileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>rec_interf.mem</spirit:name>
        <spirit:userFileType>mem</spirit:userFileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>GUI.sv</spirit:name>
        <spirit:fileType>systemVerilogSource</spirit:fileType>
        <spirit:userFileType>CHECKSUM_f73b526d</spirit:userFileType>
      </spirit:file>
    </spirit:fileSet>
    <spirit:fileSet>
      <spirit:name>xilinx_anylanguagebehavioralsimulation_view_fileset</spirit:name>
      <spirit:file>
        <spirit:name>rec.mem</spirit:name>
        <spirit:userFileType>mem</spirit:userFileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>rec_interf.mem</spirit:name>
        <spirit:userFileType>mem</spirit:userFileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>GUI.sv</spirit:name>
        <spirit:fileType>systemVerilogSource</spirit:fileType>
      </spirit:file>
    </spirit:fileSet>
    <spirit:fileSet>
      <spirit:name>xilinx_xpgui_view_fileset</spirit:name>
      <spirit:file>
        <spirit:name>xgui/GUI_v1_0.tcl</spirit:name>
        <spirit:fileType>tclSource</spirit:fileType>
        <spirit:userFileType>CHECKSUM_f64a5dae</spirit:userFileType>
        <spirit:userFileType>XGUI_VERSION_2</spirit:userFileType>
      </spirit:file>
    </spirit:fileSet>
  </spirit:fileSets>
  <spirit:description>GUI_v1_0</spirit:description>
  <spirit:parameters>
    <spirit:parameter>
      <spirit:name>Component_Name</spirit:name>
      <spirit:value spirit:resolve="user" spirit:id="PARAM_VALUE.Component_Name" spirit:order="1">GUI_v1_0</spirit:value>
    </spirit:parameter>
  </spirit:parameters>
  <spirit:vendorExtensions>
    <xilinx:coreExtensions>
      <xilinx:supportedFamilies>
        <xilinx:family xilinx:lifeCycle="Production">zynq</xilinx:family>
        <xilinx:family xilinx:lifeCycle="Production">azynq</xilinx:family>
        <xilinx:family xilinx:lifeCycle="Production">zynquplus</xilinx:family>
      </xilinx:supportedFamilies>
      <xilinx:taxonomies>
        <xilinx:taxonomy>/UserIP</xilinx:taxonomy>
      </xilinx:taxonomies>
      <xilinx:displayName>GUI_v1_0</xilinx:displayName>
      <xilinx:definitionSource>package_project</xilinx:definitionSource>
      <xilinx:coreRevision>5</xilinx:coreRevision>
      <xilinx:coreCreationDateTime>2025-07-21T03:39:27Z</xilinx:coreCreationDateTime>
      <xilinx:tags>
        <xilinx:tag xilinx:name="nopcore"/>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4026ddd_ARCHIVE_LOCATION">c:/FPGA_Harman_25_1/20250716_ov5640/hw.srcs/sources_1/gui</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6e613d72_ARCHIVE_LOCATION">c:/FPGA_Harman_25_1/20250716_ov5640/hw.srcs/sources_1/gui</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5576167d_ARCHIVE_LOCATION">c:/FPGA_Harman_25_1/20250716_ov5640/hw.srcs/sources_1/gui</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@20b07c8e_ARCHIVE_LOCATION">c:/FPGA_Harman_25_1/20250716_ov5640/hw.srcs/sources_1/gui</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4c8cd4c8_ARCHIVE_LOCATION">c:/FPGA_Harman_25_1/20250716_ov5640/hw.srcs/sources_1/gui</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5899ddb0_ARCHIVE_LOCATION">c:/FPGA_Harman_25_1/20250716_ov5640/hw.srcs/sources_1/gui</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1bb7219f_ARCHIVE_LOCATION">c:/FPGA_Harman_25_1/20250716_ov5640/hw.srcs/sources_1/gui</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1bd78ae2_ARCHIVE_LOCATION">c:/FPGA_Harman_25_1/20250716_ov5640/hw.srcs/sources_1/gui</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@11ab6d84_ARCHIVE_LOCATION">c:/FPGA_Harman_25_1/20250716_ov5640/hw.srcs/sources_1/gui</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1f3b2963_ARCHIVE_LOCATION">c:/FPGA_Harman_25_1/20250716_ov5640/hw.srcs/sources_1/gui</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@33a2022f_ARCHIVE_LOCATION">c:/FPGA_Harman_25_1/20250716_ov5640/hw.srcs/sources_1/gui</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@73769af0_ARCHIVE_LOCATION">c:/FPGA_Harman_25_1/20250716_ov5640/hw.srcs/sources_1/gui</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6fde48ac_ARCHIVE_LOCATION">c:/FPGA_Harman_25_1/20250716_ov5640/hw.srcs/sources_1/gui</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@50ca23d9_ARCHIVE_LOCATION">c:/FPGA_Harman_25_1/20250716_ov5640/hw.srcs/sources_1/gui</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@535e198e_ARCHIVE_LOCATION">c:/FPGA_Harman_25_1/20250716_ov5640/hw.srcs/sources_1/gui</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4dc2be85_ARCHIVE_LOCATION">c:/FPGA_Harman_25_1/20250716_ov5640/hw.srcs/sources_1/gui</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@ba57655_ARCHIVE_LOCATION">c:/FPGA_Harman_25_1/20250716_ov5640/hw.srcs/sources_1/gui</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@72908365_ARCHIVE_LOCATION">c:/FPGA_Harman_25_1/20250716_ov5640/hw.srcs/sources_1/gui</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@757c71ec_ARCHIVE_LOCATION">c:/FPGA_Harman_25_1/20250716_ov5640/hw.srcs/sources_1/gui</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5ecab33d_ARCHIVE_LOCATION">c:/FPGA_Harman_25_1/20250716_ov5640/hw.srcs/sources_1/gui</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@94f2e7e_ARCHIVE_LOCATION">c:/FPGA_Harman_25_1/20250716_ov5640/hw.srcs/sources_1/gui</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6aa8d8a2_ARCHIVE_LOCATION">c:/FPGA_Harman_25_1/20250716_ov5640/hw.srcs/sources_1/gui</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@789b9cc_ARCHIVE_LOCATION">c:/FPGA_Harman_25_1/20250716_ov5640/hw.srcs/sources_1/gui</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7ff14533_ARCHIVE_LOCATION">c:/FPGA_Harman_25_1/20250716_ov5640/hw.srcs/sources_1/gui</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@18868ea7_ARCHIVE_LOCATION">c:/FPGA_Harman_25_1/20250716_ov5640/hw.srcs/sources_1/gui</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@395298d0_ARCHIVE_LOCATION">c:/FPGA_Harman_25_1/20250716_ov5640/hw.srcs/sources_1/gui</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2ece1a85_ARCHIVE_LOCATION">c:/FPGA_Harman_25_1/20250716_ov5640/hw.srcs/sources_1/gui</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@20483b22_ARCHIVE_LOCATION">c:/FPGA_Harman_25_1/20250716_ov5640/hw.srcs/sources_1/gui</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4086e96a_ARCHIVE_LOCATION">c:/FPGA_Harman_25_1/20250716_ov5640/hw.srcs/sources_1/gui</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@71793767_ARCHIVE_LOCATION">c:/FPGA_Harman_25_1/20250716_ov5640/hw.srcs/sources_1/gui</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6f1bf4d9_ARCHIVE_LOCATION">c:/FPGA_Harman_25_1/20250716_ov5640/hw.srcs/sources_1/gui</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1d1bba39_ARCHIVE_LOCATION">c:/FPGA_Harman_25_1/20250716_ov5640/hw.srcs/sources_1/gui</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@42356126_ARCHIVE_LOCATION">c:/FPGA_Harman_25_1/20250716_ov5640/hw.srcs/sources_1/gui</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@159e3139_ARCHIVE_LOCATION">c:/FPGA_Harman_25_1/20250716_ov5640/hw.srcs/sources_1/gui</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6d4aa6a_ARCHIVE_LOCATION">c:/FPGA_Harman_25_1/20250716_ov5640/hw.srcs/sources_1/gui</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2091d698_ARCHIVE_LOCATION">c:/FPGA_Harman_25_1/20250716_ov5640/hw.srcs/sources_1/gui</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@177c884e_ARCHIVE_LOCATION">c:/FPGA_Harman_25_1/20250716_ov5640/hw.srcs/sources_1/gui</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2eb47ee7_ARCHIVE_LOCATION">c:/FPGA_Harman_25_1/20250716_ov5640/hw.srcs/sources_1/gui</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5d139908_ARCHIVE_LOCATION">c:/FPGA_Harman_25_1/20250716_ov5640/hw.srcs/sources_1/gui</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@60490fbb_ARCHIVE_LOCATION">c:/FPGA_Harman_25_1/20250716_ov5640/hw.srcs/sources_1/gui</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@479b6735_ARCHIVE_LOCATION">c:/FPGA_Harman_25_1/20250716_ov5640/hw.srcs/sources_1/gui</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@53dc6571_ARCHIVE_LOCATION">c:/FPGA_Harman_25_1/20250716_ov5640/hw.srcs/sources_1/gui</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3d58ac0d_ARCHIVE_LOCATION">c:/FPGA_Harman_25_1/20250716_ov5640/hw.srcs/sources_1/gui</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5a6c0918_ARCHIVE_LOCATION">c:/FPGA_Harman_25_1/20250716_ov5640/hw.srcs/sources_1/gui</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@50d5f218_ARCHIVE_LOCATION">c:/FPGA_Harman_25_1/20250716_ov5640/hw.srcs/sources_1/gui</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@580ae84e_ARCHIVE_LOCATION">c:/FPGA_Harman_25_1/20250716_ov5640/hw.srcs/sources_1/gui</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2684cec0_ARCHIVE_LOCATION">c:/FPGA_Harman_25_1/20250716_ov5640/hw.srcs/sources_1/gui</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@62928b65_ARCHIVE_LOCATION">c:/FPGA_Harman_25_1/20250716_ov5640/hw.srcs/sources_1/gui</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6babea69_ARCHIVE_LOCATION">c:/FPGA_Harman_25_1/20250716_ov5640/hw.srcs/sources_1/gui</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7be80575_ARCHIVE_LOCATION">c:/FPGA_Harman_25_1/20250716_ov5640/hw.srcs/sources_1/gui</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@86bdbf6_ARCHIVE_LOCATION">c:/FPGA_Harman_25_1/20250716_ov5640/hw.srcs/sources_1/gui</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6c2f5626_ARCHIVE_LOCATION">c:/FPGA_Harman_25_1/20250716_ov5640/hw.srcs/sources_1/gui</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7a1fcddf_ARCHIVE_LOCATION">c:/FPGA_Harman_25_1/20250716_ov5640/hw.srcs/sources_1/gui</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@38deaa54_ARCHIVE_LOCATION">c:/FPGA_Harman_25_1/20250716_ov5640/hw.srcs/sources_1/gui</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@555e7361_ARCHIVE_LOCATION">c:/FPGA_Harman_25_1/20250716_ov5640/hw.srcs/sources_1/gui</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6551691d_ARCHIVE_LOCATION">c:/FPGA_Harman_25_1/20250716_ov5640/hw.srcs/sources_1/gui</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@ff7402_ARCHIVE_LOCATION">c:/FPGA_Harman_25_1/20250716_ov5640/hw.srcs/sources_1/gui</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1c597478_ARCHIVE_LOCATION">c:/FPGA_Harman_25_1/20250716_ov5640/hw.srcs/sources_1/gui</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@308e89b1_ARCHIVE_LOCATION">c:/FPGA_Harman_25_1/20250716_ov5640/hw.srcs/sources_1/gui</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@696d93c0_ARCHIVE_LOCATION">c:/FPGA_Harman_25_1/20250716_ov5640/hw.srcs/sources_1/gui</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7c21a9ec_ARCHIVE_LOCATION">c:/FPGA_Harman_25_1/20250716_ov5640/hw.srcs/sources_1/gui</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@58242dce_ARCHIVE_LOCATION">c:/FPGA_Harman_25_1/20250716_ov5640/hw.srcs/sources_1/gui</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@17e9ab5a_ARCHIVE_LOCATION">c:/FPGA_Harman_25_1/20250716_ov5640/hw.srcs/sources_1/gui</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@cd6d0dd_ARCHIVE_LOCATION">c:/FPGA_Harman_25_1/20250716_ov5640/hw.srcs/sources_1/gui</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@72b92878_ARCHIVE_LOCATION">c:/FPGA_Harman_25_1/20250716_ov5640/hw.srcs/sources_1/gui</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@76bc77a8_ARCHIVE_LOCATION">c:/FPGA_Harman_25_1/20250716_ov5640/hw.srcs/sources_1/gui</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7ef80c61_ARCHIVE_LOCATION">c:/FPGA_Harman_25_1/20250716_ov5640/hw.srcs/sources_1/gui</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@46ad5fb1_ARCHIVE_LOCATION">c:/FPGA_Harman_25_1/20250716_ov5640/hw.srcs/sources_1/gui</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@79bb85c3_ARCHIVE_LOCATION">c:/FPGA_Harman_25_1/20250716_ov5640/hw.srcs/sources_1/gui</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5a413391_ARCHIVE_LOCATION">c:/FPGA_Harman_25_1/20250716_ov5640/hw.srcs/sources_1/gui</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3408e12d_ARCHIVE_LOCATION">c:/FPGA_Harman_25_1/20250716_ov5640/hw.srcs/sources_1/gui</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5bb731a0_ARCHIVE_LOCATION">c:/FPGA_Harman_25_1/20250716_ov5640/hw.srcs/sources_1/gui</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@582b5730_ARCHIVE_LOCATION">c:/FPGA_Harman_25_1/20250716_ov5640/hw.srcs/sources_1/gui</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@10568de1_ARCHIVE_LOCATION">c:/FPGA_Harman_25_1/20250716_ov5640/hw.srcs/sources_1/gui</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@33513c17_ARCHIVE_LOCATION">c:/FPGA_Harman_25_1/20250716_ov5640/hw.srcs/sources_1/gui</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@495c4b37_ARCHIVE_LOCATION">c:/FPGA_Harman_25_1/20250716_ov5640/hw.srcs/sources_1/gui</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@366738ba_ARCHIVE_LOCATION">c:/FPGA_Harman_25_1/20250716_ov5640/hw.srcs/sources_1/gui</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@52c11ff6_ARCHIVE_LOCATION">c:/FPGA_Harman_25_1/20250716_ov5640/hw.srcs/sources_1/gui</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4e07912f_ARCHIVE_LOCATION">c:/FPGA_Harman_25_1/20250716_ov5640/hw.srcs/sources_1/gui</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@66ce4114_ARCHIVE_LOCATION">c:/FPGA_Harman_25_1/20250716_ov5640/hw.srcs/sources_1/gui</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@75b4568a_ARCHIVE_LOCATION">c:/FPGA_Harman_25_1/20250716_ov5640/hw.srcs/sources_1/gui</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6741dd3f_ARCHIVE_LOCATION">c:/FPGA_Harman_25_1/20250716_ov5640/hw.srcs/sources_1/gui</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4d300a2c_ARCHIVE_LOCATION">c:/FPGA_Harman_25_1/20250716_ov5640/hw.srcs/sources_1/gui</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@23b80d2e_ARCHIVE_LOCATION">c:/FPGA_Harman_25_1/20250716_ov5640/hw.srcs/sources_1/gui</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@c09ac16_ARCHIVE_LOCATION">c:/FPGA_Harman_25_1/20250716_ov5640/hw.srcs/sources_1/gui</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6b879bcb_ARCHIVE_LOCATION">c:/FPGA_Harman_25_1/20250716_ov5640/hw.srcs/sources_1/gui</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@79e71465_ARCHIVE_LOCATION">c:/FPGA_Harman_25_1/20250716_ov5640/hw.srcs/sources_1/gui</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2f05d85d_ARCHIVE_LOCATION">c:/FPGA_Harman_25_1/20250716_ov5640/hw.srcs/sources_1/gui</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@49a62bf2_ARCHIVE_LOCATION">c:/FPGA_Harman_25_1/20250716_ov5640/hw.srcs/sources_1/gui</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@175aa155_ARCHIVE_LOCATION">c:/FPGA_Harman_25_1/20250716_ov5640/hw.srcs/sources_1/gui</xilinx:tag>
      </xilinx:tags>
    </xilinx:coreExtensions>
    <xilinx:packagingInfo>
      <xilinx:xilinxVersion>2020.1</xilinx:xilinxVersion>
      <xilinx:checksum xilinx:scope="busInterfaces" xilinx:value="3e7581fb"/>
      <xilinx:checksum xilinx:scope="fileGroups" xilinx:value="aefa8a54"/>
      <xilinx:checksum xilinx:scope="ports" xilinx:value="a04bbe25"/>
      <xilinx:checksum xilinx:scope="parameters" xilinx:value="6f65a568"/>
    </xilinx:packagingInfo>
  </spirit:vendorExtensions>
</spirit:component>
