
Amistom.elf:     file format elf32-littlearm
Amistom.elf
architecture: arm, flags 0x00000112:
EXEC_P, HAS_SYMS, D_PAGED
start address 0x080001e5

Program Header:
    LOAD off    0x00008000 vaddr 0x08000000 paddr 0x08000000 align 2**15
         filesz 0x0000367c memsz 0x0000367c flags rwx
    LOAD off    0x00010000 vaddr 0x20000000 paddr 0x0800367c align 2**15
         filesz 0x00000548 memsz 0x00000548 flags rw-
    LOAD off    0x00010548 vaddr 0x20000548 paddr 0x08003bc8 align 2**15
         filesz 0x00000000 memsz 0x00000530 flags rw-
private flags = 5000202: [Version5 EABI] [soft-float ABI] [has entry point]

Sections:
Idx Name          Size      VMA       LMA       File off  Algn  Flags
  0 .isr_vector   00000188  08000000  08000000  00008000  2**0  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         000034e8  08000188  08000188  00008188  2**2  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .init_array   00000008  08003670  08003670  0000b670  2**2  CONTENTS, ALLOC, LOAD, DATA
  3 .fini_array   00000004  08003678  08003678  0000b678  2**2  CONTENTS, ALLOC, LOAD, DATA
  4 .data         00000548  20000000  0800367c  00010000  2**3  CONTENTS, ALLOC, LOAD, DATA
  5 .bss          00000130  20000548  08003bc8  00010548  2**3  ALLOC
  6 ._user_heap_stack 00000400  20000678  08003cf8  00010548  2**0  ALLOC
  7 .ARM.attributes 0000002e  00000000  00000000  00010548  2**0  CONTENTS, READONLY
  8 .debug_line   000060c2  00000000  00000000  00010576  2**0  CONTENTS, READONLY, DEBUGGING
  9 .debug_info   0000ac06  00000000  00000000  00016638  2**0  CONTENTS, READONLY, DEBUGGING
 10 .debug_abbrev 000019fa  00000000  00000000  0002123e  2**0  CONTENTS, READONLY, DEBUGGING
 11 .debug_aranges 00000b20  00000000  00000000  00022c38  2**3  CONTENTS, READONLY, DEBUGGING
 12 .debug_ranges 00000a18  00000000  00000000  00023758  2**3  CONTENTS, READONLY, DEBUGGING
 13 .debug_macro  0000eced  00000000  00000000  00024170  2**0  CONTENTS, READONLY, DEBUGGING
 14 .debug_str    0004bedf  00000000  00000000  00032e5d  2**0  CONTENTS, READONLY, DEBUGGING
 15 .comment      000000e0  00000000  00000000  0007ed3c  2**0  CONTENTS, READONLY
 16 .debug_frame  00002fec  00000000  00000000  0007ee1c  2**2  CONTENTS, READONLY, DEBUGGING
SYMBOL TABLE:
08000000 l    d  .isr_vector	00000000 .isr_vector
08000188 l    d  .text	00000000 .text
08003670 l    d  .init_array	00000000 .init_array
08003678 l    d  .fini_array	00000000 .fini_array
20000000 l    d  .data	00000000 .data
20000548 l    d  .bss	00000000 .bss
20000678 l    d  ._user_heap_stack	00000000 ._user_heap_stack
00000000 l    d  .ARM.attributes	00000000 .ARM.attributes
00000000 l    d  .debug_line	00000000 .debug_line
00000000 l    d  .debug_info	00000000 .debug_info
00000000 l    d  .debug_abbrev	00000000 .debug_abbrev
00000000 l    d  .debug_aranges	00000000 .debug_aranges
00000000 l    d  .debug_ranges	00000000 .debug_ranges
00000000 l    d  .debug_macro	00000000 .debug_macro
00000000 l    d  .debug_str	00000000 .debug_str
00000000 l    d  .comment	00000000 .comment
00000000 l    d  .debug_frame	00000000 .debug_frame
00000000 l    df *ABS*	00000000 ./startup/startup_stm32f4xx.o
080001f0 l       .text	00000000 LoopCopyDataInit
080001e8 l       .text	00000000 CopyDataInit
08000204 l       .text	00000000 LoopFillZerobss
080001fe l       .text	00000000 FillZerobss
08000228 l       .text	00000000 Infinite_Loop
00000000 l    df *ABS*	00000000 crtstuff.c
08003658 l     O .text	00000000 __EH_FRAME_BEGIN__
08000188 l     F .text	00000000 __do_global_dtors_aux
20000548 l       .bss	00000000 completed.8019
08003678 l     O .fini_array	00000000 __do_global_dtors_aux_fini_array_entry
080001ac l     F .text	00000000 frame_dummy
2000054c l       .bss	00000000 object.8024
08003674 l     O .init_array	00000000 __frame_dummy_init_array_entry
00000000 l    df *ABS*	00000000 system_stm32f4xx.c
08000294 l     F .text	000000f4 SetSysClock
00000000 l    df *ABS*	00000000 button.c
20000564 l     O .bss	0000000d old_wert.6635
00000000 l    df *ABS*	00000000 display.c
00000000 l    df *ABS*	00000000 globalTimer.c
00000000 l    df *ABS*	00000000 io.c
00000000 l    df *ABS*	00000000 main.c
08000e20 l     F .text	00000054 NVIC_SetPriority
08000e74 l     F .text	00000044 SysTick_Config
00000000 l    df *ABS*	00000000 meandr.c
080016f8 l     F .text	00000030 NVIC_EnableIRQ
08001728 l     F .text	00000034 NVIC_DisableIRQ
0800175c l     F .text	00000054 NVIC_SetPriority
2000058c l     O .bss	00000004 toggle_ms.6624
20000590 l     O .bss	00000002 _periodB0.6628
20000592 l     O .bss	00000002 _periodB1.6632
00000000 l    df *ABS*	00000000 outpin.c
00000000 l    df *ABS*	00000000 uart.c
08001ce8 l     F .text	00000030 NVIC_EnableIRQ
20000598 l     O .bss	00000004 tx_index.6629
00000000 l    df *ABS*	00000000 misc.c
00000000 l    df *ABS*	00000000 stm32f4xx_adc.c
00000000 l    df *ABS*	00000000 stm32f4xx_dma.c
00000000 l    df *ABS*	00000000 stm32f4xx_gpio.c
00000000 l    df *ABS*	00000000 stm32f4xx_rcc.c
20000110 l     O .data	00000010 APBAHBPrescTable
00000000 l    df *ABS*	00000000 stm32f4xx_tim.c
08002fb4 l     F .text	00000084 TI1_Config
08003038 l     F .text	00000098 TI2_Config
080030d0 l     F .text	0000008e TI3_Config
08003160 l     F .text	0000009c TI4_Config
00000000 l    df *ABS*	00000000 stm32f4xx_usart.c
00000000 l    df *ABS*	00000000 __call_atexit.c
08003558 l     F .text	00000014 register_fini
00000000 l    df *ABS*	00000000 atexit.c
00000000 l    df *ABS*	00000000 fini.c
00000000 l    df *ABS*	00000000 __atexit.c
00000000 l    df *ABS*	00000000 impure.c
20000120 l     O .data	00000428 impure_data
00000000 l    df *ABS*	00000000 e:/gnu tools arm embedded/4.9 2014q4/bin/../lib/gcc/arm-none-eabi/4.9.3/armv7e-m/softfp/crti.o
00000000 l    df *ABS*	00000000 e:/gnu tools arm embedded/4.9 2014q4/bin/../lib/gcc/arm-none-eabi/4.9.3/armv7e-m/softfp/crtn.o
00000000 l    df *ABS*	00000000 
00000400 l       *ABS*	00000000 _Min_Stack_Size
0800367c l       .fini_array	00000000 __fini_array_end
20000548 l       .bss	00000000 __bss_start__
20000678 l       .bss	00000000 __bss_end__
00000000 l       *ABS*	00000000 _Min_Heap_Size
00000000 l       *UND*	00000000 software_init_hook
08003678 l       .fini_array	00000000 __fini_array_start
08003678 l       .init_array	00000000 __init_array_end
00000000 l       *UND*	00000000 hardware_init_hook
08003670 l       .init_array	00000000 __preinit_array_end
00000000 l       *UND*	00000000 __stack
08003670 l       .init_array	00000000 __init_array_start
00000000 l       *UND*	00000000 _exit
08003670 l       .init_array	00000000 __preinit_array_start
00000000 l       *UND*	00000000 free
08002c30 g     F .text	00000032 TIM_TimeBaseStructInit
08000228  w    F .text	00000002 RTC_Alarm_IRQHandler
08000228  w    F .text	00000002 HASH_RNG_IRQHandler
08000228  w    F .text	00000002 EXTI2_IRQHandler
2000059c g     O .bss	00000001 bSafe
08000228  w    F .text	00000002 TIM8_CC_IRQHandler
08001eac g     F .text	00000070 send_int_Usart
08000228  w    F .text	00000002 DebugMon_Handler
08002658 g     F .text	00000036 DMA_Cmd
080028c4 g     F .text	0000008e GPIO_PinAFConfig
08002eb8 g     F .text	0000003a TIM_SetIC4Prescaler
08000228  w    F .text	00000002 TIM1_CC_IRQHandler
08000228  w    F .text	00000002 DMA2_Stream5_IRQHandler
08000228  w    F .text	00000002 HardFault_Handler
08000228  w    F .text	00000002 DMA1_Stream5_IRQHandler
08002314 g     F .text	00000036 ADC_DMACmd
08001d18 g     F .text	000000a4 Init_Uart3
2000059d g     O .bss	00000001 bExp
08000fc0 g     F .text	00000024 SysTick_Handler
2000059e g     O .bss	00000001 bPat
08001f1c g     F .text	000000c0 NVIC_Init
08000228  w    F .text	00000002 PVD_IRQHandler
08000228  w    F .text	00000002 SDIO_IRQHandler
08000228  w    F .text	00000002 TAMP_STAMP_IRQHandler
0800367c g       .fini_array	00000000 _sidata
200005a0 g     O .bss	00000002 cntr_imp
08000228  w    F .text	00000002 PendSV_Handler
08000228  w    F .text	00000002 NMI_Handler
08003670 g       .init_array	00000000 __exidx_end
08000228  w    F .text	00000002 CAN2_RX1_IRQHandler
08000228  w    F .text	00000002 EXTI3_IRQHandler
08000228  w    F .text	00000002 TIM8_TRG_COM_TIM14_IRQHandler
08002e80 g     F .text	00000036 TIM_SetIC3Prescaler
08000228  w    F .text	00000002 TIM1_UP_TIM10_IRQHandler
08003468 g     F .text	00000038 USART_GetFlagStatus
08002084 g     F .text	00000050 ADC_CommonInit
200005a4 g     O .bss	00000002 ADC_SampleValue
08003670 g       .text	00000000 _etext
08000eb8 g     F .text	00000108 Initialization_All
20000548 g       .bss	00000000 _sbss
080023d4 g     F .text	00000034 ADC_GetFlagStatus
20000581 g     O .bss	00000001 b_Umo
20000586 g     O .bss	00000002 capture_is_ready
080025ac g     F .text	000000ac DMA_Init
200005a6 g     O .bss	00000001 bDmo
08000228  w    F .text	00000002 TIM8_UP_TIM13_IRQHandler
08000de8 g     F .text	00000038 readADC1
08000228  w    F .text	00000002 I2C3_ER_IRQHandler
200005a8 g     O .bss	00000002 cntr_diaph
20000578 g     O .bss	00000001 film_count
080020d4 g     F .text	00000036 ADC_Cmd
08000ab8 g     F .text	000000a0 DI_Display
08000228  w    F .text	00000002 EXTI0_IRQHandler
08000228  w    F .text	00000002 I2C2_EV_IRQHandler
08002d24 g     F .text	0000003e TIM_Cmd
08000228  w    F .text	00000002 DMA1_Stream2_IRQHandler
08000228  w    F .text	00000002 CAN1_RX0_IRQHandler
08000228  w    F .text	00000002 FPU_IRQHandler
20000000 g     O .data	00000004 SystemCoreClock
08000228  w    F .text	00000002 OTG_HS_WKUP_IRQHandler
00000000  w      *UND*	00000000 malloc
08002f74 g     F .text	00000020 TIM_ClearFlag
20000583 g     O .bss	00000001 b_Dpm
08002f94 g     F .text	00000020 TIM_ClearITPendingBit
08000228  w    F .text	00000002 UsageFault_Handler
08002b20 g     F .text	0000003c RCC_APB2PeriphClockCmd
08000228  w    F .text	00000002 CAN2_SCE_IRQHandler
080017b0 g     F .text	00000050 meandr_auto
08001a68 g     F .text	0000003a uint16_time_diff
08000228  w    F .text	00000002 DMA2_Stream2_IRQHandler
08002704 g     F .text	0000011a GPIO_Init
20000000 g       .data	00000000 _sdata
08000228  w    F .text	00000002 SPI1_IRQHandler
08003374 g     F .text	0000003e USART_Cmd
080028a8 g     F .text	0000001c GPIO_Write
08000228  w    F .text	00000002 TIM6_DAC_IRQHandler
08002854 g     F .text	0000001a GPIO_ReadOutputData
08000228  w    F .text	00000002 TIM1_BRK_TIM9_IRQHandler
08000228  w    F .text	00000002 DCMI_IRQHandler
08000228  w    F .text	00000002 CAN2_RX0_IRQHandler
08001800 g     F .text	00000050 meandrB0_capture
08002ae4 g     F .text	0000003c RCC_APB1PeriphClockCmd
20000588 g     O .bss	00000002 capture1_is_ready
08003670 g       .init_array	00000000 __exidx_start
08000228  w    F .text	00000002 DMA2_Stream3_IRQHandler
080009b8 g     F .text	00000100 DI_Init
08001e7c g     F .text	0000002e send_Uart
08001aa4 g     F .text	00000068 average_period
08003654 g     O .text	00000004 _global_impure_ptr
2000058a g     O .bss	00000002 capture2_is_ready
08002f3c g     F .text	00000038 TIM_GetFlagStatus
200005c8 g     O .bss	00000078 display
0800210c g     F .text	00000192 ADC_RegularChannelConfig
20000658 g     O .bss	00000002 systick_ms
2000057a g     O .bss	00000001 b_Exp
080022f8 g     F .text	0000001a ADC_GetConversionValue
08000ca0 g     F .text	00000148 AdcInit
08000228  w    F .text	00000002 USART6_IRQHandler
200005aa g     O .bss	00000002 cntr_laser
08003658 g     F .text	00000000 _init
0800059c g     F .text	0000003c DI_Pow10
2000065a g     O .bss	00000002 capture1
2000066c g     O .bss	00000003 StringLoop
08001b0c g     F .text	000001dc init_outpin
08001dbc g     F .text	000000c0 USART3_IRQHandler
08000228  w    F .text	00000002 CRYP_IRQHandler
08003578 g     F .text	0000002c __libc_fini_array
20000678 g       .bss	00000000 _ebss
080034a0 g     F .text	000000b6 USART_GetITStatus
080001e4  w    F .text	00000030 Reset_Handler
08001960 g     F .text	00000074 init_meandr_timer
20000576 g     O .bss	00000002 voltage
08000228  w    F .text	00000002 CAN1_RX1_IRQHandler
08000228  w    F .text	00000002 UART5_IRQHandler
20000640 g     O .bss	00000008 adc_value
08000228  w    F .text	00000002 DMA2_Stream0_IRQHandler
08002870 g     F .text	0000001c GPIO_SetBits
08000228  w    F .text	00000002 TIM4_IRQHandler
08002ce4 g     F .text	0000003e TIM_ARRPreloadConfig
2000057f g     O .bss	00000001 b_Uin
2000065c g     O .bss	00000002 _periodB0
00000000  w      *UND*	00000000 __deregister_frame_info
08000228  w    F .text	00000002 I2C1_EV_IRQHandler
08000228  w    F .text	00000002 DMA1_Stream6_IRQHandler
08002954 g     F .text	00000154 RCC_GetClocksFreq
200005ac g     O .bss	00000001 bDpm
08000228  w    F .text	00000002 DMA1_Stream1_IRQHandler
2000065e g     O .bss	00000002 capture2
20000004 g     O .data	00000104 BUTTON
08000228  w    F .text	00000002 UART4_IRQHandler
080031fc g     F .text	00000178 USART_Init
08001a04 g     F .text	00000064 TIM3_IRQHandler
08000228  w    F .text	00000002 RCC_IRQHandler
08000228  w    F .text	00000002 TIM8_BRK_TIM12_IRQHandler
080022a0 g     F .text	0000001e ADC_SoftwareStartConv
080019d4 g     F .text	00000030 meandr_test
08000228 g       .text	00000002 Default_Handler
080004b0 g     F .text	00000048 Button_InitTIM
080008c4 g     F .text	00000082 DI_DisplayNone
08000228  w    F .text	00000002 EXTI15_10_IRQHandler
08002ef4 g     F .text	00000046 TIM_ITConfig
080035a4 g     F .text	000000a4 __register_exitproc
08000228  w    F .text	00000002 ADC_IRQHandler
08000468 g     F .text	00000048 Button_test
080033d8 g     F .text	0000008e USART_ITConfig
08000228  w    F .text	00000002 DMA1_Stream7_IRQHandler
20000579 g     O .bss	00000001 tooth_ch
20000664 g     O .bss	00000008 OutBit_InitStruct
20000580 g     O .bss	00000001 b_Upm
080018a8 g     F .text	0000005c meandr_capture
0800288c g     F .text	0000001c GPIO_ResetBits
0800052c g     F .text	00000070 TIM7_IRQHandler
08000228  w    F .text	00000002 CAN2_TX_IRQHandler
08000c00 g     F .text	00000064 TIM5_IRQHandler
200005ad g     O .bss	00000001 bFilm
08000228  w    F .text	00000002 DMA2_Stream7_IRQHandler
08000228  w    F .text	00000002 I2C3_EV_IRQHandler
08000228  w    F .text	00000002 EXTI9_5_IRQHandler
08000228  w    F .text	00000002 RTC_WKUP_IRQHandler
08000228  w    F .text	00000002 ETH_WKUP_IRQHandler
08000948 g     F .text	0000006e DI_TimerHandler
08002e0c g     F .text	00000036 TIM_SetIC1Prescaler
200005ae g     O .bss	00000002 cntr_emit_wd
20000660 g     O .bss	00000002 _period
2000057c g     O .bss	00000001 b_Minus
08000228  w    F .text	00000002 SPI2_IRQHandler
20000670 g     O .bss	00000004 data
08000228  w    F .text	00000002 OTG_HS_EP1_IN_IRQHandler
08000228  w    F .text	00000002 MemManage_Handler
08000fe4 g     F .text	00000714 main
08000c64 g     F .text	0000003c delay_ms
08000228  w    F .text	00000002 DMA1_Stream0_IRQHandler
200005b0 g     O .bss	00000001 bUmo
08000228  w    F .text	00000002 CAN1_TX_IRQHandler
08000228  w    F .text	00000002 SVC_Handler
200005b1 g     O .bss	00000001 bUpm
2000010c g     O .data	00000001 bytesToSend
20000648 g     O .bss	00000007 mode_struct
00000000  w      *UND*	00000000 __libc_fini
08000228  w    F .text	00000002 EXTI4_IRQHandler
200005b2 g     O .bss	00000001 tooth
080005d8 g     F .text	000002ec DI_DisplayDigit
0800022c g     F .text	00000068 SystemInit
08002d64 g     F .text	000000a6 TIM_ICInit
20000594 g     O .bss	00000001 sendDataCounter
08003664 g     F .text	00000000 _fini
200005b4 g     O .bss	0000000a state_err
2000057b g     O .bss	00000001 b_Plus
08000388 g     F .text	0000008c Button_Init
20000662 g     O .bss	00000002 _periodB1
0800356c g     F .text	0000000c atexit
200005be g     O .bss	00000002 cntr1
08000228  w    F .text	00000002 FSMC_IRQHandler
08002384 g     F .text	00000050 ADC_ITConfig
08000228  w    F .text	00000002 ETH_IRQHandler
08000228  w    F .text	00000002 OTG_HS_EP1_OUT_IRQHandler
08000228  w    F .text	00000002 WWDG_IRQHandler
08002690 g     F .text	00000072 DMA_ITConfig
08000228  w    F .text	00000002 TIM2_IRQHandler
08002ca4 g     F .text	0000003e TIM_UpdateRequestConfig
08000228  w    F .text	00000002 OTG_FS_WKUP_IRQHandler
08001904 g     F .text	0000005c init_meandr__gpio
20000582 g     O .bss	00000001 b_Din
08000228  w    F .text	00000002 TIM1_TRG_COM_TIM11_IRQHandler
08000228  w    F .text	00000002 OTG_HS_IRQHandler
2000057e g     O .bss	00000001 b_Safe
08001fdc g     F .text	000000a8 ADC_Init
080033b4 g     F .text	00000022 USART_SendData
20020000 g       *ABS*	00000000 _estack
08000228  w    F .text	00000002 EXTI1_IRQHandler
20000650 g     O .bss	00000007 struct_sample
08000414 g     F .text	00000054 Button_OnClick
20000548 g       .data	00000000 _edata
200005c0 g     O .bss	00000001 bDin
08002b5c g     F .text	000000d4 TIM_TimeBaseInit
20000674 g     O .bss	00000001 chr
08001850 g     F .text	00000058 meandrB1_capture
200005c1 g     O .bss	00000001 bMinus
20000584 g     O .bss	00000001 b_Dmo
20000108 g     O .data	00000001 imp_len
08000228  w    F .text	00000002 USART2_IRQHandler
08000000 g     O .isr_vector	00000000 g_pfnVectors
080004f8 g     F .text	00000034 Button_InitNVIC
20000574 g     O .bss	00000001 mode_emit
08000228  w    F .text	00000002 I2C2_ER_IRQHandler
08000228  w    F .text	00000002 DMA2_Stream1_IRQHandler
080022c0 g     F .text	00000036 ADC_EOCOnEachRegularChannelCmd
08000228  w    F .text	00000002 CAN1_SCE_IRQHandler
2000057d g     O .bss	00000001 b_Film
08000228  w    F .text	00000002 FLASH_IRQHandler
08000228  w    F .text	00000002 DMA2_Stream4_IRQHandler
08002aa8 g     F .text	0000003c RCC_AHB1PeriphClockCmd
08000228  w    F .text	00000002 BusFault_Handler
08000228  w    F .text	00000002 USART1_IRQHandler
08000228  w    F .text	00000002 OTG_FS_IRQHandler
08002e44 g     F .text	0000003a TIM_SetIC2Prescaler
08000228  w    F .text	00000002 SPI3_IRQHandler
08000b8c g     F .text	00000074 GlobalTimerInit
08000228  w    F .text	00000002 DMA1_Stream4_IRQHandler
08000228  w    F .text	00000002 I2C1_ER_IRQHandler
2000010a g     O .data	00000002 capture_is_first
08002408 g     F .text	000001a4 DMA_DeInit
0800234c g     F .text	00000036 ADC_DMARequestAfterLastTransferCmd
00000000  w      *UND*	00000000 _Jv_RegisterClasses
200005c2 g     O .bss	00000001 bPlus
08002c64 g     F .text	0000003e TIM_UpdateDisableConfig
08002820 g     F .text	00000034 GPIO_ReadInputDataBit
00000000  w      *UND*	00000000 __register_frame_info
08000228  w    F .text	00000002 DMA2_Stream6_IRQHandler
08000b58 g     F .text	00000032 Display
200005c3 g     O .bss	00000001 bUin
08000228  w    F .text	00000002 DMA1_Stream3_IRQHandler



Disassembly of section .text:

08000188 <__do_global_dtors_aux>:
$t():
 8000188:	b510      	push	{r4, lr}
 800018a:	4c05      	ldr	r4, [pc, #20]	; (80001a0 <__do_global_dtors_aux+0x18>)
 800018c:	7823      	ldrb	r3, [r4, #0]
 800018e:	b933      	cbnz	r3, 800019e <__do_global_dtors_aux+0x16>
 8000190:	4b04      	ldr	r3, [pc, #16]	; (80001a4 <__do_global_dtors_aux+0x1c>)
 8000192:	b113      	cbz	r3, 800019a <__do_global_dtors_aux+0x12>
 8000194:	4804      	ldr	r0, [pc, #16]	; (80001a8 <__do_global_dtors_aux+0x20>)
 8000196:	f3af 8000 	nop.w
 800019a:	2301      	movs	r3, #1
 800019c:	7023      	strb	r3, [r4, #0]
 800019e:	bd10      	pop	{r4, pc}
$d():
 80001a0:	20000548 	.word	0x20000548
 80001a4:	00000000 	.word	0x00000000
 80001a8:	08003658 	.word	0x08003658

080001ac <frame_dummy>:
$t():
 80001ac:	4b08      	ldr	r3, [pc, #32]	; (80001d0 <frame_dummy+0x24>)
 80001ae:	b510      	push	{r4, lr}
 80001b0:	b11b      	cbz	r3, 80001ba <frame_dummy+0xe>
 80001b2:	4808      	ldr	r0, [pc, #32]	; (80001d4 <frame_dummy+0x28>)
 80001b4:	4908      	ldr	r1, [pc, #32]	; (80001d8 <frame_dummy+0x2c>)
 80001b6:	f3af 8000 	nop.w
 80001ba:	4808      	ldr	r0, [pc, #32]	; (80001dc <frame_dummy+0x30>)
 80001bc:	6803      	ldr	r3, [r0, #0]
 80001be:	b903      	cbnz	r3, 80001c2 <frame_dummy+0x16>
 80001c0:	bd10      	pop	{r4, pc}
 80001c2:	4b07      	ldr	r3, [pc, #28]	; (80001e0 <frame_dummy+0x34>)
 80001c4:	2b00      	cmp	r3, #0
 80001c6:	d0fb      	beq.n	80001c0 <frame_dummy+0x14>
 80001c8:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80001cc:	4718      	bx	r3
 80001ce:	bf00      	nop
$d():
 80001d0:	00000000 	.word	0x00000000
 80001d4:	08003658 	.word	0x08003658
 80001d8:	2000054c 	.word	0x2000054c
 80001dc:	20000548 	.word	0x20000548
 80001e0:	00000000 	.word	0x00000000

080001e4 <Reset_Handler>:
Reset_Handler():
E:\amistom1-master\amistom1-master\Amistom\Debug/../startup/startup_stm32f4xx.S:69
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  

/* Copy the data segment initializers from flash to SRAM */  
  movs  r1, #0
 80001e4:	2100      	movs	r1, #0
E:\amistom1-master\amistom1-master\Amistom\Debug/../startup/startup_stm32f4xx.S:70
  b  LoopCopyDataInit
 80001e6:	e003      	b.n	80001f0 <LoopCopyDataInit>

080001e8 <CopyDataInit>:
E:\amistom1-master\amistom1-master\Amistom\Debug/../startup/startup_stm32f4xx.S:73

CopyDataInit:
  ldr  r3, =_sidata
 80001e8:	4b0a      	ldr	r3, [pc, #40]	; (8000214 <LoopFillZerobss+0x10>)
E:\amistom1-master\amistom1-master\Amistom\Debug/../startup/startup_stm32f4xx.S:74
  ldr  r3, [r3, r1]
 80001ea:	585b      	ldr	r3, [r3, r1]
E:\amistom1-master\amistom1-master\Amistom\Debug/../startup/startup_stm32f4xx.S:75
  str  r3, [r0, r1]
 80001ec:	5043      	str	r3, [r0, r1]
E:\amistom1-master\amistom1-master\Amistom\Debug/../startup/startup_stm32f4xx.S:76
  adds  r1, r1, #4
 80001ee:	3104      	adds	r1, #4

080001f0 <LoopCopyDataInit>:
E:\amistom1-master\amistom1-master\Amistom\Debug/../startup/startup_stm32f4xx.S:79
    
LoopCopyDataInit:
  ldr  r0, =_sdata
 80001f0:	4809      	ldr	r0, [pc, #36]	; (8000218 <LoopFillZerobss+0x14>)
E:\amistom1-master\amistom1-master\Amistom\Debug/../startup/startup_stm32f4xx.S:80
  ldr  r3, =_edata
 80001f2:	4b0a      	ldr	r3, [pc, #40]	; (800021c <LoopFillZerobss+0x18>)
E:\amistom1-master\amistom1-master\Amistom\Debug/../startup/startup_stm32f4xx.S:81
  adds  r2, r0, r1
 80001f4:	1842      	adds	r2, r0, r1
E:\amistom1-master\amistom1-master\Amistom\Debug/../startup/startup_stm32f4xx.S:82
  cmp  r2, r3
 80001f6:	429a      	cmp	r2, r3
E:\amistom1-master\amistom1-master\Amistom\Debug/../startup/startup_stm32f4xx.S:83
  bcc  CopyDataInit
 80001f8:	d3f6      	bcc.n	80001e8 <CopyDataInit>
E:\amistom1-master\amistom1-master\Amistom\Debug/../startup/startup_stm32f4xx.S:84
  ldr  r2, =_sbss
 80001fa:	4a09      	ldr	r2, [pc, #36]	; (8000220 <LoopFillZerobss+0x1c>)
E:\amistom1-master\amistom1-master\Amistom\Debug/../startup/startup_stm32f4xx.S:85
  b  LoopFillZerobss
 80001fc:	e002      	b.n	8000204 <LoopFillZerobss>

080001fe <FillZerobss>:
E:\amistom1-master\amistom1-master\Amistom\Debug/../startup/startup_stm32f4xx.S:88
/* Zero fill the bss segment. */  
FillZerobss:
  movs  r3, #0
 80001fe:	2300      	movs	r3, #0
E:\amistom1-master\amistom1-master\Amistom\Debug/../startup/startup_stm32f4xx.S:89
  str  r3, [r2], #4
 8000200:	f842 3b04 	str.w	r3, [r2], #4

08000204 <LoopFillZerobss>:
E:\amistom1-master\amistom1-master\Amistom\Debug/../startup/startup_stm32f4xx.S:92
    
LoopFillZerobss:
  ldr  r3, = _ebss
 8000204:	4b07      	ldr	r3, [pc, #28]	; (8000224 <LoopFillZerobss+0x20>)
E:\amistom1-master\amistom1-master\Amistom\Debug/../startup/startup_stm32f4xx.S:93
  cmp  r2, r3
 8000206:	429a      	cmp	r2, r3
E:\amistom1-master\amistom1-master\Amistom\Debug/../startup/startup_stm32f4xx.S:94
  bcc  FillZerobss
 8000208:	d3f9      	bcc.n	80001fe <FillZerobss>
E:\amistom1-master\amistom1-master\Amistom\Debug/../startup/startup_stm32f4xx.S:97

/* Call the clock system intitialization function.*/
  bl  SystemInit   
 800020a:	f000 f80f 	bl	800022c <SystemInit>
E:\amistom1-master\amistom1-master\Amistom\Debug/../startup/startup_stm32f4xx.S:99
/* Call the application's entry point.*/
  bl  main
 800020e:	f000 fee9 	bl	8000fe4 <main>
E:\amistom1-master\amistom1-master\Amistom\Debug/../startup/startup_stm32f4xx.S:100
  bx  lr    
 8000212:	4770      	bx	lr
$d():
E:\amistom1-master\amistom1-master\Amistom\Debug/../startup/startup_stm32f4xx.S:73
/* Copy the data segment initializers from flash to SRAM */  
  movs  r1, #0
  b  LoopCopyDataInit

CopyDataInit:
  ldr  r3, =_sidata
 8000214:	0800367c 	.word	0x0800367c
E:\amistom1-master\amistom1-master\Amistom\Debug/../startup/startup_stm32f4xx.S:79
  ldr  r3, [r3, r1]
  str  r3, [r0, r1]
  adds  r1, r1, #4
    
LoopCopyDataInit:
  ldr  r0, =_sdata
 8000218:	20000000 	.word	0x20000000
E:\amistom1-master\amistom1-master\Amistom\Debug/../startup/startup_stm32f4xx.S:80
  ldr  r3, =_edata
 800021c:	20000548 	.word	0x20000548
E:\amistom1-master\amistom1-master\Amistom\Debug/../startup/startup_stm32f4xx.S:84
  adds  r2, r0, r1
  cmp  r2, r3
  bcc  CopyDataInit
  ldr  r2, =_sbss
 8000220:	20000548 	.word	0x20000548
E:\amistom1-master\amistom1-master\Amistom\Debug/../startup/startup_stm32f4xx.S:92
FillZerobss:
  movs  r3, #0
  str  r3, [r2], #4
    
LoopFillZerobss:
  ldr  r3, = _ebss
 8000224:	20000678 	.word	0x20000678

08000228 <ADC_IRQHandler>:
RTC_Alarm_IRQHandler():
E:\amistom1-master\amistom1-master\Amistom\Debug/../startup/startup_stm32f4xx.S:113
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8000228:	e7fe      	b.n	8000228 <ADC_IRQHandler>
	...

0800022c <SystemInit>:
SystemInit():
E:\amistom1-master\amistom1-master\Amistom\Debug/../startup/system_stm32f4xx.c:209
  *         SystemFrequency variable.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 800022c:	b580      	push	{r7, lr}
 800022e:	af00      	add	r7, sp, #0
E:\amistom1-master\amistom1-master\Amistom\Debug/../startup/system_stm32f4xx.c:212
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8000230:	4a15      	ldr	r2, [pc, #84]	; (8000288 <SystemInit+0x5c>)
 8000232:	4b15      	ldr	r3, [pc, #84]	; (8000288 <SystemInit+0x5c>)
 8000234:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8000238:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 800023c:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88
E:\amistom1-master\amistom1-master\Amistom\Debug/../startup/system_stm32f4xx.c:217
  #endif

  /* Reset the RCC clock configuration to the default reset state ------------*/
  /* Set HSION bit */
  RCC->CR |= (uint32_t)0x00000001;
 8000240:	4a12      	ldr	r2, [pc, #72]	; (800028c <SystemInit+0x60>)
 8000242:	4b12      	ldr	r3, [pc, #72]	; (800028c <SystemInit+0x60>)
 8000244:	681b      	ldr	r3, [r3, #0]
 8000246:	f043 0301 	orr.w	r3, r3, #1
 800024a:	6013      	str	r3, [r2, #0]
E:\amistom1-master\amistom1-master\Amistom\Debug/../startup/system_stm32f4xx.c:220

  /* Reset CFGR register */
  RCC->CFGR = 0x00000000;
 800024c:	4b0f      	ldr	r3, [pc, #60]	; (800028c <SystemInit+0x60>)
 800024e:	2200      	movs	r2, #0
 8000250:	609a      	str	r2, [r3, #8]
E:\amistom1-master\amistom1-master\Amistom\Debug/../startup/system_stm32f4xx.c:223

  /* Reset HSEON, CSSON and PLLON bits */
  RCC->CR &= (uint32_t)0xFEF6FFFF;
 8000252:	4a0e      	ldr	r2, [pc, #56]	; (800028c <SystemInit+0x60>)
 8000254:	4b0d      	ldr	r3, [pc, #52]	; (800028c <SystemInit+0x60>)
 8000256:	681b      	ldr	r3, [r3, #0]
 8000258:	f023 7384 	bic.w	r3, r3, #17301504	; 0x1080000
 800025c:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8000260:	6013      	str	r3, [r2, #0]
E:\amistom1-master\amistom1-master\Amistom\Debug/../startup/system_stm32f4xx.c:226

  /* Reset PLLCFGR register */
  RCC->PLLCFGR = 0x24003010;
 8000262:	4b0a      	ldr	r3, [pc, #40]	; (800028c <SystemInit+0x60>)
 8000264:	4a0a      	ldr	r2, [pc, #40]	; (8000290 <SystemInit+0x64>)
 8000266:	605a      	str	r2, [r3, #4]
E:\amistom1-master\amistom1-master\Amistom\Debug/../startup/system_stm32f4xx.c:229

  /* Reset HSEBYP bit */
  RCC->CR &= (uint32_t)0xFFFBFFFF;
 8000268:	4a08      	ldr	r2, [pc, #32]	; (800028c <SystemInit+0x60>)
 800026a:	4b08      	ldr	r3, [pc, #32]	; (800028c <SystemInit+0x60>)
 800026c:	681b      	ldr	r3, [r3, #0]
 800026e:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8000272:	6013      	str	r3, [r2, #0]
E:\amistom1-master\amistom1-master\Amistom\Debug/../startup/system_stm32f4xx.c:232

  /* Disable all interrupts */
  RCC->CIR = 0x00000000;
 8000274:	4b05      	ldr	r3, [pc, #20]	; (800028c <SystemInit+0x60>)
 8000276:	2200      	movs	r2, #0
 8000278:	60da      	str	r2, [r3, #12]
E:\amistom1-master\amistom1-master\Amistom\Debug/../startup/system_stm32f4xx.c:240
  SystemInit_ExtMemCtl(); 
#endif /* DATA_IN_ExtSRAM */
         
  /* Configure the System clock source, PLL Multiplier and Divider factors, 
     AHB/APBx prescalers and Flash settings ----------------------------------*/
  SetSysClock();
 800027a:	f000 f80b 	bl	8000294 <SetSysClock>
E:\amistom1-master\amistom1-master\Amistom\Debug/../startup/system_stm32f4xx.c:246

  /* Configure the Vector Table location add offset address ------------------*/
#ifdef VECT_TAB_SRAM
  SCB->VTOR = SRAM_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#else
  SCB->VTOR = FLASH_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal FLASH */
 800027e:	4b02      	ldr	r3, [pc, #8]	; (8000288 <SystemInit+0x5c>)
 8000280:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
 8000284:	609a      	str	r2, [r3, #8]
E:\amistom1-master\amistom1-master\Amistom\Debug/../startup/system_stm32f4xx.c:248
#endif
}
 8000286:	bd80      	pop	{r7, pc}
 8000288:	e000ed00 	.word	0xe000ed00
 800028c:	40023800 	.word	0x40023800
 8000290:	24003010 	.word	0x24003010

08000294 <SetSysClock>:
SetSysClock():
E:\amistom1-master\amistom1-master\Amistom\Debug/../startup/system_stm32f4xx.c:343
  *         is reset to the default reset state (done in SystemInit() function).   
  * @param  None
  * @retval None
  */
static void SetSysClock(void)
{
 8000294:	b480      	push	{r7}
 8000296:	b083      	sub	sp, #12
 8000298:	af00      	add	r7, sp, #0
E:\amistom1-master\amistom1-master\Amistom\Debug/../startup/system_stm32f4xx.c:347
/******************************************************************************/
/*            PLL (clocked by HSE) used as System clock source                */
/******************************************************************************/
  __IO uint32_t StartUpCounter = 0, HSEStatus = 0;
 800029a:	2300      	movs	r3, #0
 800029c:	607b      	str	r3, [r7, #4]
 800029e:	2300      	movs	r3, #0
 80002a0:	603b      	str	r3, [r7, #0]
E:\amistom1-master\amistom1-master\Amistom\Debug/../startup/system_stm32f4xx.c:350

  /* Enable HSE */
  RCC->CR |= ((uint32_t)RCC_CR_HSEON);
 80002a2:	4a35      	ldr	r2, [pc, #212]	; (8000378 <SetSysClock+0xe4>)
 80002a4:	4b34      	ldr	r3, [pc, #208]	; (8000378 <SetSysClock+0xe4>)
 80002a6:	681b      	ldr	r3, [r3, #0]
 80002a8:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80002ac:	6013      	str	r3, [r2, #0]
E:\amistom1-master\amistom1-master\Amistom\Debug/../startup/system_stm32f4xx.c:355 (discriminator 2)

  /* Wait till HSE is ready and if Time out is reached exit */
  do
  {
    HSEStatus = RCC->CR & RCC_CR_HSERDY;
 80002ae:	4b32      	ldr	r3, [pc, #200]	; (8000378 <SetSysClock+0xe4>)
 80002b0:	681b      	ldr	r3, [r3, #0]
 80002b2:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80002b6:	603b      	str	r3, [r7, #0]
E:\amistom1-master\amistom1-master\Amistom\Debug/../startup/system_stm32f4xx.c:356 (discriminator 2)
    StartUpCounter++;
 80002b8:	687b      	ldr	r3, [r7, #4]
 80002ba:	3301      	adds	r3, #1
 80002bc:	607b      	str	r3, [r7, #4]
E:\amistom1-master\amistom1-master\Amistom\Debug/../startup/system_stm32f4xx.c:357 (discriminator 2)
  } while((HSEStatus == 0) && (StartUpCounter != HSE_STARTUP_TIMEOUT));
 80002be:	683b      	ldr	r3, [r7, #0]
 80002c0:	2b00      	cmp	r3, #0
 80002c2:	d103      	bne.n	80002cc <SetSysClock+0x38>
E:\amistom1-master\amistom1-master\Amistom\Debug/../startup/system_stm32f4xx.c:357 (discriminator 1)
 80002c4:	687b      	ldr	r3, [r7, #4]
 80002c6:	f5b3 6fa0 	cmp.w	r3, #1280	; 0x500
 80002ca:	d1f0      	bne.n	80002ae <SetSysClock+0x1a>
E:\amistom1-master\amistom1-master\Amistom\Debug/../startup/system_stm32f4xx.c:359

  if ((RCC->CR & RCC_CR_HSERDY) != RESET)
 80002cc:	4b2a      	ldr	r3, [pc, #168]	; (8000378 <SetSysClock+0xe4>)
 80002ce:	681b      	ldr	r3, [r3, #0]
 80002d0:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80002d4:	2b00      	cmp	r3, #0
 80002d6:	d002      	beq.n	80002de <SetSysClock+0x4a>
E:\amistom1-master\amistom1-master\Amistom\Debug/../startup/system_stm32f4xx.c:361
  {
    HSEStatus = (uint32_t)0x01;
 80002d8:	2301      	movs	r3, #1
 80002da:	603b      	str	r3, [r7, #0]
 80002dc:	e001      	b.n	80002e2 <SetSysClock+0x4e>
E:\amistom1-master\amistom1-master\Amistom\Debug/../startup/system_stm32f4xx.c:365
  }
  else
  {
    HSEStatus = (uint32_t)0x00;
 80002de:	2300      	movs	r3, #0
 80002e0:	603b      	str	r3, [r7, #0]
E:\amistom1-master\amistom1-master\Amistom\Debug/../startup/system_stm32f4xx.c:368
  }

  if (HSEStatus == (uint32_t)0x01)
 80002e2:	683b      	ldr	r3, [r7, #0]
 80002e4:	2b01      	cmp	r3, #1
 80002e6:	d142      	bne.n	800036e <SetSysClock+0xda>
E:\amistom1-master\amistom1-master\Amistom\Debug/../startup/system_stm32f4xx.c:371
  {
    /* Select regulator voltage output Scale 1 mode, System frequency up to 168 MHz */
    RCC->APB1ENR |= RCC_APB1ENR_PWREN;
 80002e8:	4a23      	ldr	r2, [pc, #140]	; (8000378 <SetSysClock+0xe4>)
 80002ea:	4b23      	ldr	r3, [pc, #140]	; (8000378 <SetSysClock+0xe4>)
 80002ec:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80002ee:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80002f2:	6413      	str	r3, [r2, #64]	; 0x40
E:\amistom1-master\amistom1-master\Amistom\Debug/../startup/system_stm32f4xx.c:372
    PWR->CR |= PWR_CR_VOS;
 80002f4:	4a21      	ldr	r2, [pc, #132]	; (800037c <SetSysClock+0xe8>)
 80002f6:	4b21      	ldr	r3, [pc, #132]	; (800037c <SetSysClock+0xe8>)
 80002f8:	681b      	ldr	r3, [r3, #0]
 80002fa:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 80002fe:	6013      	str	r3, [r2, #0]
E:\amistom1-master\amistom1-master\Amistom\Debug/../startup/system_stm32f4xx.c:375

    /* HCLK = SYSCLK / 1*/
    RCC->CFGR |= RCC_CFGR_HPRE_DIV1;
 8000300:	4a1d      	ldr	r2, [pc, #116]	; (8000378 <SetSysClock+0xe4>)
 8000302:	4b1d      	ldr	r3, [pc, #116]	; (8000378 <SetSysClock+0xe4>)
 8000304:	689b      	ldr	r3, [r3, #8]
 8000306:	6093      	str	r3, [r2, #8]
E:\amistom1-master\amistom1-master\Amistom\Debug/../startup/system_stm32f4xx.c:378
      
    /* PCLK2 = HCLK / 2*/
    RCC->CFGR |= RCC_CFGR_PPRE2_DIV2;
 8000308:	4a1b      	ldr	r2, [pc, #108]	; (8000378 <SetSysClock+0xe4>)
 800030a:	4b1b      	ldr	r3, [pc, #108]	; (8000378 <SetSysClock+0xe4>)
 800030c:	689b      	ldr	r3, [r3, #8]
 800030e:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8000312:	6093      	str	r3, [r2, #8]
E:\amistom1-master\amistom1-master\Amistom\Debug/../startup/system_stm32f4xx.c:381
    
    /* PCLK1 = HCLK / 4*/
    RCC->CFGR |= RCC_CFGR_PPRE1_DIV4;
 8000314:	4a18      	ldr	r2, [pc, #96]	; (8000378 <SetSysClock+0xe4>)
 8000316:	4b18      	ldr	r3, [pc, #96]	; (8000378 <SetSysClock+0xe4>)
 8000318:	689b      	ldr	r3, [r3, #8]
 800031a:	f443 53a0 	orr.w	r3, r3, #5120	; 0x1400
 800031e:	6093      	str	r3, [r2, #8]
E:\amistom1-master\amistom1-master\Amistom\Debug/../startup/system_stm32f4xx.c:384

    /* Configure the main PLL */
    RCC->PLLCFGR = PLL_M | (PLL_N << 6) | (((PLL_P >> 1) -1) << 16) |
 8000320:	4b15      	ldr	r3, [pc, #84]	; (8000378 <SetSysClock+0xe4>)
 8000322:	4a17      	ldr	r2, [pc, #92]	; (8000380 <SetSysClock+0xec>)
 8000324:	605a      	str	r2, [r3, #4]
E:\amistom1-master\amistom1-master\Amistom\Debug/../startup/system_stm32f4xx.c:388
                   (RCC_PLLCFGR_PLLSRC_HSE) | (PLL_Q << 24);

    /* Enable the main PLL */
    RCC->CR |= RCC_CR_PLLON;
 8000326:	4a14      	ldr	r2, [pc, #80]	; (8000378 <SetSysClock+0xe4>)
 8000328:	4b13      	ldr	r3, [pc, #76]	; (8000378 <SetSysClock+0xe4>)
 800032a:	681b      	ldr	r3, [r3, #0]
 800032c:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8000330:	6013      	str	r3, [r2, #0]
E:\amistom1-master\amistom1-master\Amistom\Debug/../startup/system_stm32f4xx.c:391

    /* Wait till the main PLL is ready */
    while((RCC->CR & RCC_CR_PLLRDY) == 0)
 8000332:	bf00      	nop
E:\amistom1-master\amistom1-master\Amistom\Debug/../startup/system_stm32f4xx.c:391 (discriminator 1)
 8000334:	4b10      	ldr	r3, [pc, #64]	; (8000378 <SetSysClock+0xe4>)
 8000336:	681b      	ldr	r3, [r3, #0]
 8000338:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800033c:	2b00      	cmp	r3, #0
 800033e:	d0f9      	beq.n	8000334 <SetSysClock+0xa0>
E:\amistom1-master\amistom1-master\Amistom\Debug/../startup/system_stm32f4xx.c:396
    {
    }
   
    /* Configure Flash prefetch, Instruction cache, Data cache and wait state */
    FLASH->ACR = FLASH_ACR_ICEN |FLASH_ACR_DCEN |FLASH_ACR_LATENCY_5WS;
 8000340:	4b10      	ldr	r3, [pc, #64]	; (8000384 <SetSysClock+0xf0>)
 8000342:	f240 6205 	movw	r2, #1541	; 0x605
 8000346:	601a      	str	r2, [r3, #0]
E:\amistom1-master\amistom1-master\Amistom\Debug/../startup/system_stm32f4xx.c:399

    /* Select the main PLL as system clock source */
    RCC->CFGR &= (uint32_t)((uint32_t)~(RCC_CFGR_SW));
 8000348:	4a0b      	ldr	r2, [pc, #44]	; (8000378 <SetSysClock+0xe4>)
 800034a:	4b0b      	ldr	r3, [pc, #44]	; (8000378 <SetSysClock+0xe4>)
 800034c:	689b      	ldr	r3, [r3, #8]
 800034e:	f023 0303 	bic.w	r3, r3, #3
 8000352:	6093      	str	r3, [r2, #8]
E:\amistom1-master\amistom1-master\Amistom\Debug/../startup/system_stm32f4xx.c:400
    RCC->CFGR |= RCC_CFGR_SW_PLL;
 8000354:	4a08      	ldr	r2, [pc, #32]	; (8000378 <SetSysClock+0xe4>)
 8000356:	4b08      	ldr	r3, [pc, #32]	; (8000378 <SetSysClock+0xe4>)
 8000358:	689b      	ldr	r3, [r3, #8]
 800035a:	f043 0302 	orr.w	r3, r3, #2
 800035e:	6093      	str	r3, [r2, #8]
E:\amistom1-master\amistom1-master\Amistom\Debug/../startup/system_stm32f4xx.c:403

    /* Wait till the main PLL is used as system clock source */
    while ((RCC->CFGR & (uint32_t)RCC_CFGR_SWS ) != RCC_CFGR_SWS_PLL);
 8000360:	bf00      	nop
E:\amistom1-master\amistom1-master\Amistom\Debug/../startup/system_stm32f4xx.c:403 (discriminator 1)
 8000362:	4b05      	ldr	r3, [pc, #20]	; (8000378 <SetSysClock+0xe4>)
 8000364:	689b      	ldr	r3, [r3, #8]
 8000366:	f003 030c 	and.w	r3, r3, #12
 800036a:	2b08      	cmp	r3, #8
 800036c:	d1f9      	bne.n	8000362 <SetSysClock+0xce>
E:\amistom1-master\amistom1-master\Amistom\Debug/../startup/system_stm32f4xx.c:412
  else
  { /* If HSE fails to start-up, the application will have wrong clock
         configuration. User can add here some code to deal with this error */
  }

}
 800036e:	370c      	adds	r7, #12
 8000370:	46bd      	mov	sp, r7
 8000372:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000376:	4770      	bx	lr
 8000378:	40023800 	.word	0x40023800
 800037c:	40007000 	.word	0x40007000
 8000380:	07405408 	.word	0x07405408
 8000384:	40023c00 	.word	0x40023c00

08000388 <Button_Init>:
Button_Init():
E:\amistom1-master\amistom1-master\Amistom\Debug/../src/button.c:35
  {B_FILM 	 ,GPIOD, GPIO_Pin_5	 	,RCC_AHB1Periph_GPIOD, GPIO_PuPd_UP, Bit_SET},
  {B_EXP 	 ,GPIOC, GPIO_Pin_8		,RCC_AHB1Periph_GPIOC, GPIO_PuPd_UP, Bit_SET},
};

void Button_Init(void)
{
 8000388:	b580      	push	{r7, lr}
 800038a:	b084      	sub	sp, #16
 800038c:	af00      	add	r7, sp, #0
E:\amistom1-master\amistom1-master\Amistom\Debug/../src/button.c:39
  GPIO_InitTypeDef GPIO_InitStructure;
  BUTTON_NAME_t btn_name;

  for(btn_name = 0; btn_name < BUTTON_OBJ; btn_name++) {
 800038e:	2300      	movs	r3, #0
 8000390:	73fb      	strb	r3, [r7, #15]
 8000392:	e032      	b.n	80003fa <Button_Init+0x72>
E:\amistom1-master\amistom1-master\Amistom\Debug/../src/button.c:41 (discriminator 3)
    // Включение тактирования
    RCC_AHB1PeriphClockCmd(BUTTON[btn_name].BUTTON_CLK, ENABLE);
 8000394:	7bfa      	ldrb	r2, [r7, #15]
 8000396:	491e      	ldr	r1, [pc, #120]	; (8000410 <Button_Init+0x88>)
 8000398:	4613      	mov	r3, r2
 800039a:	009b      	lsls	r3, r3, #2
 800039c:	4413      	add	r3, r2
 800039e:	009b      	lsls	r3, r3, #2
 80003a0:	440b      	add	r3, r1
 80003a2:	3308      	adds	r3, #8
 80003a4:	685b      	ldr	r3, [r3, #4]
 80003a6:	4618      	mov	r0, r3
 80003a8:	2101      	movs	r1, #1
 80003aa:	f002 fb7d 	bl	8002aa8 <RCC_AHB1PeriphClockCmd>
E:\amistom1-master\amistom1-master\Amistom\Debug/../src/button.c:44 (discriminator 3)

    // Конфигурация как цифровой вход
    GPIO_InitStructure.GPIO_Mode = GPIO_Mode_IN;
 80003ae:	2300      	movs	r3, #0
 80003b0:	723b      	strb	r3, [r7, #8]
E:\amistom1-master\amistom1-master\Amistom\Debug/../src/button.c:45 (discriminator 3)
    GPIO_InitStructure.GPIO_PuPd = BUTTON[btn_name].BUTTON_R;
 80003b2:	7bfa      	ldrb	r2, [r7, #15]
 80003b4:	4916      	ldr	r1, [pc, #88]	; (8000410 <Button_Init+0x88>)
 80003b6:	4613      	mov	r3, r2
 80003b8:	009b      	lsls	r3, r3, #2
 80003ba:	4413      	add	r3, r2
 80003bc:	009b      	lsls	r3, r3, #2
 80003be:	440b      	add	r3, r1
 80003c0:	3310      	adds	r3, #16
 80003c2:	781b      	ldrb	r3, [r3, #0]
 80003c4:	72fb      	strb	r3, [r7, #11]
E:\amistom1-master\amistom1-master\Amistom\Debug/../src/button.c:46 (discriminator 3)
    GPIO_InitStructure.GPIO_Pin = BUTTON[btn_name].BUTTON_PIN;
 80003c6:	7bfa      	ldrb	r2, [r7, #15]
 80003c8:	4911      	ldr	r1, [pc, #68]	; (8000410 <Button_Init+0x88>)
 80003ca:	4613      	mov	r3, r2
 80003cc:	009b      	lsls	r3, r3, #2
 80003ce:	4413      	add	r3, r2
 80003d0:	009b      	lsls	r3, r3, #2
 80003d2:	440b      	add	r3, r1
 80003d4:	3308      	adds	r3, #8
 80003d6:	881b      	ldrh	r3, [r3, #0]
 80003d8:	607b      	str	r3, [r7, #4]
E:\amistom1-master\amistom1-master\Amistom\Debug/../src/button.c:47 (discriminator 3)
    GPIO_Init(BUTTON[btn_name].BUTTON_PORT, &GPIO_InitStructure);
 80003da:	7bfa      	ldrb	r2, [r7, #15]
 80003dc:	490c      	ldr	r1, [pc, #48]	; (8000410 <Button_Init+0x88>)
 80003de:	4613      	mov	r3, r2
 80003e0:	009b      	lsls	r3, r3, #2
 80003e2:	4413      	add	r3, r2
 80003e4:	009b      	lsls	r3, r3, #2
 80003e6:	440b      	add	r3, r1
 80003e8:	685a      	ldr	r2, [r3, #4]
 80003ea:	1d3b      	adds	r3, r7, #4
 80003ec:	4610      	mov	r0, r2
 80003ee:	4619      	mov	r1, r3
 80003f0:	f002 f988 	bl	8002704 <GPIO_Init>
E:\amistom1-master\amistom1-master\Amistom\Debug/../src/button.c:39 (discriminator 3)
void Button_Init(void)
{
  GPIO_InitTypeDef GPIO_InitStructure;
  BUTTON_NAME_t btn_name;

  for(btn_name = 0; btn_name < BUTTON_OBJ; btn_name++) {
 80003f4:	7bfb      	ldrb	r3, [r7, #15]
 80003f6:	3301      	adds	r3, #1
 80003f8:	73fb      	strb	r3, [r7, #15]
E:\amistom1-master\amistom1-master\Amistom\Debug/../src/button.c:39 (discriminator 1)
 80003fa:	7bfb      	ldrb	r3, [r7, #15]
 80003fc:	2b0c      	cmp	r3, #12
 80003fe:	d9c9      	bls.n	8000394 <Button_Init+0xc>
E:\amistom1-master\amistom1-master\Amistom\Debug/../src/button.c:50
    GPIO_InitStructure.GPIO_PuPd = BUTTON[btn_name].BUTTON_R;
    GPIO_InitStructure.GPIO_Pin = BUTTON[btn_name].BUTTON_PIN;
    GPIO_Init(BUTTON[btn_name].BUTTON_PORT, &GPIO_InitStructure);
  }

  Button_InitTIM();
 8000400:	f000 f856 	bl	80004b0 <Button_InitTIM>
E:\amistom1-master\amistom1-master\Amistom\Debug/../src/button.c:51
  Button_InitNVIC();
 8000404:	f000 f878 	bl	80004f8 <Button_InitNVIC>
E:\amistom1-master\amistom1-master\Amistom\Debug/../src/button.c:52
}
 8000408:	3710      	adds	r7, #16
 800040a:	46bd      	mov	sp, r7
 800040c:	bd80      	pop	{r7, pc}
 800040e:	bf00      	nop
 8000410:	20000004 	.word	0x20000004

08000414 <Button_OnClick>:
Button_OnClick():
E:\amistom1-master\amistom1-master\Amistom\Debug/../src/button.c:70
//--------------------------------------------------------------
// Кнопка нажата (защита от дребезга контактов)
// ret_wert = True только один раз, в момент нажатия кнопки
//--------------------------------------------------------------
_Bool Button_OnClick(BUTTON_NAME_t btn_name)
{
 8000414:	b480      	push	{r7}
 8000416:	b085      	sub	sp, #20
 8000418:	af00      	add	r7, sp, #0
 800041a:	4603      	mov	r3, r0
 800041c:	71fb      	strb	r3, [r7, #7]
E:\amistom1-master\amistom1-master\Amistom\Debug/../src/button.c:74
  uint8_t			 wert,	old;
  static uint8_t 	 old_wert[BUTTON_OBJ];

  wert =	 		   BUTTON[btn_name].BUTTON_AKT;
 800041e:	79fa      	ldrb	r2, [r7, #7]
 8000420:	490f      	ldr	r1, [pc, #60]	; (8000460 <Button_OnClick+0x4c>)
 8000422:	4613      	mov	r3, r2
 8000424:	009b      	lsls	r3, r3, #2
 8000426:	4413      	add	r3, r2
 8000428:	009b      	lsls	r3, r3, #2
 800042a:	440b      	add	r3, r1
 800042c:	3310      	adds	r3, #16
 800042e:	785b      	ldrb	r3, [r3, #1]
 8000430:	73fb      	strb	r3, [r7, #15]
E:\amistom1-master\amistom1-master\Amistom\Debug/../src/button.c:75
  old = 			   old_wert[btn_name];
 8000432:	79fb      	ldrb	r3, [r7, #7]
 8000434:	4a0b      	ldr	r2, [pc, #44]	; (8000464 <Button_OnClick+0x50>)
 8000436:	5cd3      	ldrb	r3, [r2, r3]
 8000438:	73bb      	strb	r3, [r7, #14]
E:\amistom1-master\amistom1-master\Amistom\Debug/../src/button.c:76
  old_wert[btn_name] = wert;
 800043a:	79fb      	ldrb	r3, [r7, #7]
 800043c:	4909      	ldr	r1, [pc, #36]	; (8000464 <Button_OnClick+0x50>)
 800043e:	7bfa      	ldrb	r2, [r7, #15]
 8000440:	54ca      	strb	r2, [r1, r3]
E:\amistom1-master\amistom1-master\Amistom\Debug/../src/button.c:78

  if(wert == 0) {
 8000442:	7bfb      	ldrb	r3, [r7, #15]
 8000444:	2b00      	cmp	r3, #0
 8000446:	d104      	bne.n	8000452 <Button_OnClick+0x3e>
E:\amistom1-master\amistom1-master\Amistom\Debug/../src/button.c:79
	 if(old != 0)  return(true);
 8000448:	7bbb      	ldrb	r3, [r7, #14]
 800044a:	2b00      	cmp	r3, #0
 800044c:	d001      	beq.n	8000452 <Button_OnClick+0x3e>
E:\amistom1-master\amistom1-master\Amistom\Debug/../src/button.c:79 (discriminator 1)
 800044e:	2301      	movs	r3, #1
 8000450:	e000      	b.n	8000454 <Button_OnClick+0x40>
E:\amistom1-master\amistom1-master\Amistom\Debug/../src/button.c:81
  }
  return(false);
 8000452:	2300      	movs	r3, #0
E:\amistom1-master\amistom1-master\Amistom\Debug/../src/button.c:82
  }
 8000454:	4618      	mov	r0, r3
 8000456:	3714      	adds	r7, #20
 8000458:	46bd      	mov	sp, r7
 800045a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800045e:	4770      	bx	lr
 8000460:	20000004 	.word	0x20000004
 8000464:	20000564 	.word	0x20000564

08000468 <Button_test>:
Button_test():
E:\amistom1-master\amistom1-master\Amistom\Debug/../src/button.c:85

_Bool Button_test(void)
{
 8000468:	b480      	push	{r7}
 800046a:	b083      	sub	sp, #12
 800046c:	af00      	add	r7, sp, #0
E:\amistom1-master\amistom1-master\Amistom\Debug/../src/button.c:86
	uint16_t i=0;
 800046e:	2300      	movs	r3, #0
 8000470:	80fb      	strh	r3, [r7, #6]
E:\amistom1-master\amistom1-master\Amistom\Debug/../src/button.c:88

		for(i = 1;i <= 12; i++)
 8000472:	2301      	movs	r3, #1
 8000474:	80fb      	strh	r3, [r7, #6]
 8000476:	e00f      	b.n	8000498 <Button_test+0x30>
E:\amistom1-master\amistom1-master\Amistom\Debug/../src/button.c:90
		{
			if(BUTTON[i].BUTTON_AKT == 1) return (false);
 8000478:	88fa      	ldrh	r2, [r7, #6]
 800047a:	490c      	ldr	r1, [pc, #48]	; (80004ac <Button_test+0x44>)
 800047c:	4613      	mov	r3, r2
 800047e:	009b      	lsls	r3, r3, #2
 8000480:	4413      	add	r3, r2
 8000482:	009b      	lsls	r3, r3, #2
 8000484:	440b      	add	r3, r1
 8000486:	3310      	adds	r3, #16
 8000488:	785b      	ldrb	r3, [r3, #1]
 800048a:	2b01      	cmp	r3, #1
 800048c:	d101      	bne.n	8000492 <Button_test+0x2a>
E:\amistom1-master\amistom1-master\Amistom\Debug/../src/button.c:90 (discriminator 1)
 800048e:	2300      	movs	r3, #0
 8000490:	e006      	b.n	80004a0 <Button_test+0x38>
E:\amistom1-master\amistom1-master\Amistom\Debug/../src/button.c:88 (discriminator 2)

_Bool Button_test(void)
{
	uint16_t i=0;

		for(i = 1;i <= 12; i++)
 8000492:	88fb      	ldrh	r3, [r7, #6]
 8000494:	3301      	adds	r3, #1
 8000496:	80fb      	strh	r3, [r7, #6]
E:\amistom1-master\amistom1-master\Amistom\Debug/../src/button.c:88 (discriminator 1)
 8000498:	88fb      	ldrh	r3, [r7, #6]
 800049a:	2b0c      	cmp	r3, #12
 800049c:	d9ec      	bls.n	8000478 <Button_test+0x10>
E:\amistom1-master\amistom1-master\Amistom\Debug/../src/button.c:92
		{
			if(BUTTON[i].BUTTON_AKT == 1) return (false);
		  }
return (true);
 800049e:	2301      	movs	r3, #1
E:\amistom1-master\amistom1-master\Amistom\Debug/../src/button.c:93
}
 80004a0:	4618      	mov	r0, r3
 80004a2:	370c      	adds	r7, #12
 80004a4:	46bd      	mov	sp, r7
 80004a6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80004aa:	4770      	bx	lr
 80004ac:	20000004 	.word	0x20000004

080004b0 <Button_InitTIM>:
Button_InitTIM():
E:\amistom1-master\amistom1-master\Amistom\Debug/../src/button.c:154

//--------------------------------------------------------------
// Инициализация Timer
//--------------------------------------------------------------
void Button_InitTIM(void)
{
 80004b0:	b580      	push	{r7, lr}
 80004b2:	b084      	sub	sp, #16
 80004b4:	af00      	add	r7, sp, #0
E:\amistom1-master\amistom1-master\Amistom\Debug/../src/button.c:157
  TIM_TimeBaseInitTypeDef  TIM_TimeBaseStructure;

  RCC_APB1PeriphClockCmd(BUTTON_TIM_CLK, ENABLE);
 80004b6:	2020      	movs	r0, #32
 80004b8:	2101      	movs	r1, #1
 80004ba:	f002 fb13 	bl	8002ae4 <RCC_APB1PeriphClockCmd>
E:\amistom1-master\amistom1-master\Amistom\Debug/../src/button.c:160

  // Инициализация таймера
  TIM_TimeBaseStructure.TIM_Period =  BUTTON_TIM_PERIODE;
 80004be:	f241 3387 	movw	r3, #4999	; 0x1387
 80004c2:	60bb      	str	r3, [r7, #8]
E:\amistom1-master\amistom1-master\Amistom\Debug/../src/button.c:161
  TIM_TimeBaseStructure.TIM_Prescaler = BUTTON_TIM_PRESCALE;
 80004c4:	f240 3347 	movw	r3, #839	; 0x347
 80004c8:	80bb      	strh	r3, [r7, #4]
E:\amistom1-master\amistom1-master\Amistom\Debug/../src/button.c:162
  TIM_TimeBaseStructure.TIM_ClockDivision = TIM_CKD_DIV1;
 80004ca:	2300      	movs	r3, #0
 80004cc:	81bb      	strh	r3, [r7, #12]
E:\amistom1-master\amistom1-master\Amistom\Debug/../src/button.c:163
  TIM_TimeBaseStructure.TIM_CounterMode = TIM_CounterMode_Up;
 80004ce:	2300      	movs	r3, #0
 80004d0:	80fb      	strh	r3, [r7, #6]
E:\amistom1-master\amistom1-master\Amistom\Debug/../src/button.c:164
  TIM_TimeBaseInit(BUTTON_TIM, &TIM_TimeBaseStructure);
 80004d2:	1d3b      	adds	r3, r7, #4
 80004d4:	4807      	ldr	r0, [pc, #28]	; (80004f4 <Button_InitTIM+0x44>)
 80004d6:	4619      	mov	r1, r3
 80004d8:	f002 fb40 	bl	8002b5c <TIM_TimeBaseInit>
E:\amistom1-master\amistom1-master\Amistom\Debug/../src/button.c:167


  TIM_ARRPreloadConfig(BUTTON_TIM, ENABLE);
 80004dc:	4805      	ldr	r0, [pc, #20]	; (80004f4 <Button_InitTIM+0x44>)
 80004de:	2101      	movs	r1, #1
 80004e0:	f002 fc00 	bl	8002ce4 <TIM_ARRPreloadConfig>
E:\amistom1-master\amistom1-master\Amistom\Debug/../src/button.c:168
  TIM_Cmd(BUTTON_TIM, ENABLE);
 80004e4:	4803      	ldr	r0, [pc, #12]	; (80004f4 <Button_InitTIM+0x44>)
 80004e6:	2101      	movs	r1, #1
 80004e8:	f002 fc1c 	bl	8002d24 <TIM_Cmd>
E:\amistom1-master\amistom1-master\Amistom\Debug/../src/button.c:169
}
 80004ec:	3710      	adds	r7, #16
 80004ee:	46bd      	mov	sp, r7
 80004f0:	bd80      	pop	{r7, pc}
 80004f2:	bf00      	nop
 80004f4:	40001400 	.word	0x40001400

080004f8 <Button_InitNVIC>:
Button_InitNVIC():
E:\amistom1-master\amistom1-master\Amistom\Debug/../src/button.c:175

//--------------------------------------------------------------
// Инициализация NVIC
//--------------------------------------------------------------
void Button_InitNVIC(void)
{
 80004f8:	b580      	push	{r7, lr}
 80004fa:	b082      	sub	sp, #8
 80004fc:	af00      	add	r7, sp, #0
E:\amistom1-master\amistom1-master\Amistom\Debug/../src/button.c:181
  NVIC_InitTypeDef NVIC_InitStructure;

  //---------------------------------------------
  // Инициализация прерывания от таймера
  //---------------------------------------------
  TIM_ITConfig(BUTTON_TIM,TIM_IT_Update,ENABLE);
 80004fe:	480a      	ldr	r0, [pc, #40]	; (8000528 <Button_InitNVIC+0x30>)
 8000500:	2101      	movs	r1, #1
 8000502:	2201      	movs	r2, #1
 8000504:	f002 fcf6 	bl	8002ef4 <TIM_ITConfig>
E:\amistom1-master\amistom1-master\Amistom\Debug/../src/button.c:183

  NVIC_InitStructure.NVIC_IRQChannel = BUTTON_TIM_IRQ;
 8000508:	2337      	movs	r3, #55	; 0x37
 800050a:	713b      	strb	r3, [r7, #4]
E:\amistom1-master\amistom1-master\Amistom\Debug/../src/button.c:184
  NVIC_InitStructure.NVIC_IRQChannelPreemptionPriority = 0;
 800050c:	2300      	movs	r3, #0
 800050e:	717b      	strb	r3, [r7, #5]
E:\amistom1-master\amistom1-master\Amistom\Debug/../src/button.c:185
  NVIC_InitStructure.NVIC_IRQChannelSubPriority = 0;
 8000510:	2300      	movs	r3, #0
 8000512:	71bb      	strb	r3, [r7, #6]
E:\amistom1-master\amistom1-master\Amistom\Debug/../src/button.c:186
  NVIC_InitStructure.NVIC_IRQChannelCmd = ENABLE;
 8000514:	2301      	movs	r3, #1
 8000516:	71fb      	strb	r3, [r7, #7]
E:\amistom1-master\amistom1-master\Amistom\Debug/../src/button.c:187
  NVIC_Init(&NVIC_InitStructure);
 8000518:	1d3b      	adds	r3, r7, #4
 800051a:	4618      	mov	r0, r3
 800051c:	f001 fcfe 	bl	8001f1c <NVIC_Init>
E:\amistom1-master\amistom1-master\Amistom\Debug/../src/button.c:188
}
 8000520:	3708      	adds	r7, #8
 8000522:	46bd      	mov	sp, r7
 8000524:	bd80      	pop	{r7, pc}
 8000526:	bf00      	nop
 8000528:	40001400 	.word	0x40001400

0800052c <TIM7_IRQHandler>:
TIM7_IRQHandler():
E:\amistom1-master\amistom1-master\Amistom\Debug/../src/button.c:194

//--------------------------------------------------------------
// Прерывание от таймера
//--------------------------------------------------------------
void BUTTON_TIM_ISR_HANDLER(void)
{
 800052c:	b580      	push	{r7, lr}
 800052e:	b082      	sub	sp, #8
 8000530:	af00      	add	r7, sp, #0
E:\amistom1-master\amistom1-master\Amistom\Debug/../src/button.c:198
  BUTTON_NAME_t btn_name;
  uint8_t wert;

  TIM_ClearITPendingBit(BUTTON_TIM, TIM_IT_Update);
 8000532:	4818      	ldr	r0, [pc, #96]	; (8000594 <TIM7_IRQHandler+0x68>)
 8000534:	2101      	movs	r1, #1
 8000536:	f002 fd2d 	bl	8002f94 <TIM_ClearITPendingBit>
E:\amistom1-master\amistom1-master\Amistom\Debug/../src/button.c:201

  // сканируем кнопки
  for(btn_name = 0; btn_name < BUTTON_OBJ; btn_name++) {
 800053a:	2300      	movs	r3, #0
 800053c:	71fb      	strb	r3, [r7, #7]
 800053e:	e022      	b.n	8000586 <TIM7_IRQHandler+0x5a>
E:\amistom1-master\amistom1-master\Amistom\Debug/../src/button.c:202 (discriminator 3)
    wert = GPIO_ReadInputDataBit(BUTTON[btn_name].BUTTON_PORT, BUTTON[btn_name].BUTTON_PIN);
 8000540:	79fa      	ldrb	r2, [r7, #7]
 8000542:	4915      	ldr	r1, [pc, #84]	; (8000598 <TIM7_IRQHandler+0x6c>)
 8000544:	4613      	mov	r3, r2
 8000546:	009b      	lsls	r3, r3, #2
 8000548:	4413      	add	r3, r2
 800054a:	009b      	lsls	r3, r3, #2
 800054c:	440b      	add	r3, r1
 800054e:	6858      	ldr	r0, [r3, #4]
 8000550:	79fa      	ldrb	r2, [r7, #7]
 8000552:	4911      	ldr	r1, [pc, #68]	; (8000598 <TIM7_IRQHandler+0x6c>)
 8000554:	4613      	mov	r3, r2
 8000556:	009b      	lsls	r3, r3, #2
 8000558:	4413      	add	r3, r2
 800055a:	009b      	lsls	r3, r3, #2
 800055c:	440b      	add	r3, r1
 800055e:	3308      	adds	r3, #8
 8000560:	881b      	ldrh	r3, [r3, #0]
 8000562:	4619      	mov	r1, r3
 8000564:	f002 f95c 	bl	8002820 <GPIO_ReadInputDataBit>
 8000568:	4603      	mov	r3, r0
 800056a:	71bb      	strb	r3, [r7, #6]
E:\amistom1-master\amistom1-master\Amistom\Debug/../src/button.c:203 (discriminator 3)
    BUTTON[btn_name].BUTTON_AKT = wert;
 800056c:	79fa      	ldrb	r2, [r7, #7]
 800056e:	490a      	ldr	r1, [pc, #40]	; (8000598 <TIM7_IRQHandler+0x6c>)
 8000570:	4613      	mov	r3, r2
 8000572:	009b      	lsls	r3, r3, #2
 8000574:	4413      	add	r3, r2
 8000576:	009b      	lsls	r3, r3, #2
 8000578:	440b      	add	r3, r1
 800057a:	3310      	adds	r3, #16
 800057c:	79ba      	ldrb	r2, [r7, #6]
 800057e:	705a      	strb	r2, [r3, #1]
E:\amistom1-master\amistom1-master\Amistom\Debug/../src/button.c:201 (discriminator 3)
  uint8_t wert;

  TIM_ClearITPendingBit(BUTTON_TIM, TIM_IT_Update);

  // сканируем кнопки
  for(btn_name = 0; btn_name < BUTTON_OBJ; btn_name++) {
 8000580:	79fb      	ldrb	r3, [r7, #7]
 8000582:	3301      	adds	r3, #1
 8000584:	71fb      	strb	r3, [r7, #7]
E:\amistom1-master\amistom1-master\Amistom\Debug/../src/button.c:201 (discriminator 1)
 8000586:	79fb      	ldrb	r3, [r7, #7]
 8000588:	2b0c      	cmp	r3, #12
 800058a:	d9d9      	bls.n	8000540 <TIM7_IRQHandler+0x14>
E:\amistom1-master\amistom1-master\Amistom\Debug/../src/button.c:205
    wert = GPIO_ReadInputDataBit(BUTTON[btn_name].BUTTON_PORT, BUTTON[btn_name].BUTTON_PIN);
    BUTTON[btn_name].BUTTON_AKT = wert;
  }
}
 800058c:	3708      	adds	r7, #8
 800058e:	46bd      	mov	sp, r7
 8000590:	bd80      	pop	{r7, pc}
 8000592:	bf00      	nop
 8000594:	40001400 	.word	0x40001400
 8000598:	20000004 	.word	0x20000004

0800059c <DI_Pow10>:
DI_Pow10():
E:\amistom1-master\amistom1-master\Amistom\Debug/../src/display.c:36
#define DOT3_ON 	 PIN_LOW(display->p3.port, display->p3.pin)
#define DOT3_OFF	 PIN_HIGH(display->p3.port, display->p3.pin)

/*	Hardware Functions	*/

uint16_t DI_Pow10(uint8_t deg){
 800059c:	b480      	push	{r7}
 800059e:	b085      	sub	sp, #20
 80005a0:	af00      	add	r7, sp, #0
 80005a2:	4603      	mov	r3, r0
 80005a4:	71fb      	strb	r3, [r7, #7]
E:\amistom1-master\amistom1-master\Amistom\Debug/../src/display.c:38
	uint8_t i;
	uint16_t result = 1;
 80005a6:	2301      	movs	r3, #1
 80005a8:	81bb      	strh	r3, [r7, #12]
E:\amistom1-master\amistom1-master\Amistom\Debug/../src/display.c:39
	for(i = 0; i < deg; i++){
 80005aa:	2300      	movs	r3, #0
 80005ac:	73fb      	strb	r3, [r7, #15]
 80005ae:	e008      	b.n	80005c2 <DI_Pow10+0x26>
E:\amistom1-master\amistom1-master\Amistom\Debug/../src/display.c:40 (discriminator 3)
		result *= 10;
 80005b0:	89bb      	ldrh	r3, [r7, #12]
 80005b2:	461a      	mov	r2, r3
 80005b4:	0092      	lsls	r2, r2, #2
 80005b6:	4413      	add	r3, r2
 80005b8:	005b      	lsls	r3, r3, #1
 80005ba:	81bb      	strh	r3, [r7, #12]
E:\amistom1-master\amistom1-master\Amistom\Debug/../src/display.c:39 (discriminator 3)
/*	Hardware Functions	*/

uint16_t DI_Pow10(uint8_t deg){
	uint8_t i;
	uint16_t result = 1;
	for(i = 0; i < deg; i++){
 80005bc:	7bfb      	ldrb	r3, [r7, #15]
 80005be:	3301      	adds	r3, #1
 80005c0:	73fb      	strb	r3, [r7, #15]
E:\amistom1-master\amistom1-master\Amistom\Debug/../src/display.c:39 (discriminator 1)
 80005c2:	7bfa      	ldrb	r2, [r7, #15]
 80005c4:	79fb      	ldrb	r3, [r7, #7]
 80005c6:	429a      	cmp	r2, r3
 80005c8:	d3f2      	bcc.n	80005b0 <DI_Pow10+0x14>
E:\amistom1-master\amistom1-master\Amistom\Debug/../src/display.c:42
		result *= 10;
	}
	return result;
 80005ca:	89bb      	ldrh	r3, [r7, #12]
E:\amistom1-master\amistom1-master\Amistom\Debug/../src/display.c:43
}
 80005cc:	4618      	mov	r0, r3
 80005ce:	3714      	adds	r7, #20
 80005d0:	46bd      	mov	sp, r7
 80005d2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80005d6:	4770      	bx	lr

080005d8 <DI_DisplayDigit>:
DI_DisplayDigit():
E:\amistom1-master\amistom1-master\Amistom\Debug/../src/display.c:45

void DI_DisplayDigit(DI_TypeDef* display, uint8_t digit, uint8_t character, uint8_t dot_flag){
 80005d8:	b580      	push	{r7, lr}
 80005da:	b082      	sub	sp, #8
 80005dc:	af00      	add	r7, sp, #0
 80005de:	6078      	str	r0, [r7, #4]
 80005e0:	4608      	mov	r0, r1
 80005e2:	4611      	mov	r1, r2
 80005e4:	461a      	mov	r2, r3
 80005e6:	4603      	mov	r3, r0
 80005e8:	70fb      	strb	r3, [r7, #3]
 80005ea:	460b      	mov	r3, r1
 80005ec:	70bb      	strb	r3, [r7, #2]
 80005ee:	4613      	mov	r3, r2
 80005f0:	707b      	strb	r3, [r7, #1]
E:\amistom1-master\amistom1-master\Amistom\Debug/../src/display.c:46
	DI_DisplayNone(display);
 80005f2:	6878      	ldr	r0, [r7, #4]
 80005f4:	f000 f966 	bl	80008c4 <DI_DisplayNone>
E:\amistom1-master\amistom1-master\Amistom\Debug/../src/display.c:48

	switch (digit){
 80005f8:	78fb      	ldrb	r3, [r7, #3]
 80005fa:	2b09      	cmp	r3, #9
 80005fc:	f200 8153 	bhi.w	80008a6 <DI_DisplayDigit+0x2ce>
 8000600:	a201      	add	r2, pc, #4	; (adr r2, 8000608 <DI_DisplayDigit+0x30>)
 8000602:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8000606:	bf00      	nop
 8000608:	08000869 	.word	0x08000869
 800060c:	08000631 	.word	0x08000631
 8000610:	08000679 	.word	0x08000679
 8000614:	080006c1 	.word	0x080006c1
 8000618:	08000709 	.word	0x08000709
 800061c:	08000751 	.word	0x08000751
 8000620:	08000785 	.word	0x08000785
 8000624:	080007c3 	.word	0x080007c3
 8000628:	080007e3 	.word	0x080007e3
 800062c:	0800082b 	.word	0x0800082b
E:\amistom1-master\amistom1-master\Amistom\Debug/../src/display.c:50
		case 1:
			B_ON;
 8000630:	687b      	ldr	r3, [r7, #4]
 8000632:	689b      	ldr	r3, [r3, #8]
 8000634:	687a      	ldr	r2, [r7, #4]
 8000636:	8992      	ldrh	r2, [r2, #12]
 8000638:	831a      	strh	r2, [r3, #24]
E:\amistom1-master\amistom1-master\Amistom\Debug/../src/display.c:51
			C_ON;
 800063a:	687b      	ldr	r3, [r7, #4]
 800063c:	691b      	ldr	r3, [r3, #16]
 800063e:	687a      	ldr	r2, [r7, #4]
 8000640:	8a92      	ldrh	r2, [r2, #20]
 8000642:	831a      	strh	r2, [r3, #24]
E:\amistom1-master\amistom1-master\Amistom\Debug/../src/display.c:52
			A_ON;
 8000644:	687b      	ldr	r3, [r7, #4]
 8000646:	681b      	ldr	r3, [r3, #0]
 8000648:	687a      	ldr	r2, [r7, #4]
 800064a:	8892      	ldrh	r2, [r2, #4]
 800064c:	831a      	strh	r2, [r3, #24]
E:\amistom1-master\amistom1-master\Amistom\Debug/../src/display.c:54

						D_OFF;
 800064e:	687b      	ldr	r3, [r7, #4]
 8000650:	699b      	ldr	r3, [r3, #24]
 8000652:	687a      	ldr	r2, [r7, #4]
 8000654:	8b92      	ldrh	r2, [r2, #28]
 8000656:	835a      	strh	r2, [r3, #26]
E:\amistom1-master\amistom1-master\Amistom\Debug/../src/display.c:55
						E_OFF;
 8000658:	687b      	ldr	r3, [r7, #4]
 800065a:	6a1b      	ldr	r3, [r3, #32]
 800065c:	687a      	ldr	r2, [r7, #4]
 800065e:	8c92      	ldrh	r2, [r2, #36]	; 0x24
 8000660:	835a      	strh	r2, [r3, #26]
E:\amistom1-master\amistom1-master\Amistom\Debug/../src/display.c:56
						F_OFF;
 8000662:	687b      	ldr	r3, [r7, #4]
 8000664:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8000666:	687a      	ldr	r2, [r7, #4]
 8000668:	8d92      	ldrh	r2, [r2, #44]	; 0x2c
 800066a:	835a      	strh	r2, [r3, #26]
E:\amistom1-master\amistom1-master\Amistom\Debug/../src/display.c:57
						G_OFF;
 800066c:	687b      	ldr	r3, [r7, #4]
 800066e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000670:	687a      	ldr	r2, [r7, #4]
 8000672:	8e92      	ldrh	r2, [r2, #52]	; 0x34
 8000674:	835a      	strh	r2, [r3, #26]
E:\amistom1-master\amistom1-master\Amistom\Debug/../src/display.c:58
			break;
 8000676:	e116      	b.n	80008a6 <DI_DisplayDigit+0x2ce>
E:\amistom1-master\amistom1-master\Amistom\Debug/../src/display.c:60
		case 2:
			A_ON;
 8000678:	687b      	ldr	r3, [r7, #4]
 800067a:	681b      	ldr	r3, [r3, #0]
 800067c:	687a      	ldr	r2, [r7, #4]
 800067e:	8892      	ldrh	r2, [r2, #4]
 8000680:	831a      	strh	r2, [r3, #24]
E:\amistom1-master\amistom1-master\Amistom\Debug/../src/display.c:61
			B_ON;
 8000682:	687b      	ldr	r3, [r7, #4]
 8000684:	689b      	ldr	r3, [r3, #8]
 8000686:	687a      	ldr	r2, [r7, #4]
 8000688:	8992      	ldrh	r2, [r2, #12]
 800068a:	831a      	strh	r2, [r3, #24]
E:\amistom1-master\amistom1-master\Amistom\Debug/../src/display.c:62
			C_OFF;
 800068c:	687b      	ldr	r3, [r7, #4]
 800068e:	691b      	ldr	r3, [r3, #16]
 8000690:	687a      	ldr	r2, [r7, #4]
 8000692:	8a92      	ldrh	r2, [r2, #20]
 8000694:	835a      	strh	r2, [r3, #26]
E:\amistom1-master\amistom1-master\Amistom\Debug/../src/display.c:63
			F_OFF;
 8000696:	687b      	ldr	r3, [r7, #4]
 8000698:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800069a:	687a      	ldr	r2, [r7, #4]
 800069c:	8d92      	ldrh	r2, [r2, #44]	; 0x2c
 800069e:	835a      	strh	r2, [r3, #26]
E:\amistom1-master\amistom1-master\Amistom\Debug/../src/display.c:64
			G_ON;
 80006a0:	687b      	ldr	r3, [r7, #4]
 80006a2:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80006a4:	687a      	ldr	r2, [r7, #4]
 80006a6:	8e92      	ldrh	r2, [r2, #52]	; 0x34
 80006a8:	831a      	strh	r2, [r3, #24]
E:\amistom1-master\amistom1-master\Amistom\Debug/../src/display.c:65
			E_ON;
 80006aa:	687b      	ldr	r3, [r7, #4]
 80006ac:	6a1b      	ldr	r3, [r3, #32]
 80006ae:	687a      	ldr	r2, [r7, #4]
 80006b0:	8c92      	ldrh	r2, [r2, #36]	; 0x24
 80006b2:	831a      	strh	r2, [r3, #24]
E:\amistom1-master\amistom1-master\Amistom\Debug/../src/display.c:66
			D_ON;
 80006b4:	687b      	ldr	r3, [r7, #4]
 80006b6:	699b      	ldr	r3, [r3, #24]
 80006b8:	687a      	ldr	r2, [r7, #4]
 80006ba:	8b92      	ldrh	r2, [r2, #28]
 80006bc:	831a      	strh	r2, [r3, #24]
E:\amistom1-master\amistom1-master\Amistom\Debug/../src/display.c:67
			break;
 80006be:	e0f2      	b.n	80008a6 <DI_DisplayDigit+0x2ce>
E:\amistom1-master\amistom1-master\Amistom\Debug/../src/display.c:69
		case 3:
			A_ON;
 80006c0:	687b      	ldr	r3, [r7, #4]
 80006c2:	681b      	ldr	r3, [r3, #0]
 80006c4:	687a      	ldr	r2, [r7, #4]
 80006c6:	8892      	ldrh	r2, [r2, #4]
 80006c8:	831a      	strh	r2, [r3, #24]
E:\amistom1-master\amistom1-master\Amistom\Debug/../src/display.c:70
			B_ON;
 80006ca:	687b      	ldr	r3, [r7, #4]
 80006cc:	689b      	ldr	r3, [r3, #8]
 80006ce:	687a      	ldr	r2, [r7, #4]
 80006d0:	8992      	ldrh	r2, [r2, #12]
 80006d2:	831a      	strh	r2, [r3, #24]
E:\amistom1-master\amistom1-master\Amistom\Debug/../src/display.c:71
			C_ON;
 80006d4:	687b      	ldr	r3, [r7, #4]
 80006d6:	691b      	ldr	r3, [r3, #16]
 80006d8:	687a      	ldr	r2, [r7, #4]
 80006da:	8a92      	ldrh	r2, [r2, #20]
 80006dc:	831a      	strh	r2, [r3, #24]
E:\amistom1-master\amistom1-master\Amistom\Debug/../src/display.c:72
			D_ON;
 80006de:	687b      	ldr	r3, [r7, #4]
 80006e0:	699b      	ldr	r3, [r3, #24]
 80006e2:	687a      	ldr	r2, [r7, #4]
 80006e4:	8b92      	ldrh	r2, [r2, #28]
 80006e6:	831a      	strh	r2, [r3, #24]
E:\amistom1-master\amistom1-master\Amistom\Debug/../src/display.c:73
			E_OFF;
 80006e8:	687b      	ldr	r3, [r7, #4]
 80006ea:	6a1b      	ldr	r3, [r3, #32]
 80006ec:	687a      	ldr	r2, [r7, #4]
 80006ee:	8c92      	ldrh	r2, [r2, #36]	; 0x24
 80006f0:	835a      	strh	r2, [r3, #26]
E:\amistom1-master\amistom1-master\Amistom\Debug/../src/display.c:74
			F_OFF;
 80006f2:	687b      	ldr	r3, [r7, #4]
 80006f4:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80006f6:	687a      	ldr	r2, [r7, #4]
 80006f8:	8d92      	ldrh	r2, [r2, #44]	; 0x2c
 80006fa:	835a      	strh	r2, [r3, #26]
E:\amistom1-master\amistom1-master\Amistom\Debug/../src/display.c:75
			G_ON;
 80006fc:	687b      	ldr	r3, [r7, #4]
 80006fe:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000700:	687a      	ldr	r2, [r7, #4]
 8000702:	8e92      	ldrh	r2, [r2, #52]	; 0x34
 8000704:	831a      	strh	r2, [r3, #24]
E:\amistom1-master\amistom1-master\Amistom\Debug/../src/display.c:76
			break;
 8000706:	e0ce      	b.n	80008a6 <DI_DisplayDigit+0x2ce>
E:\amistom1-master\amistom1-master\Amistom\Debug/../src/display.c:78
		case 4:
			A_OFF;
 8000708:	687b      	ldr	r3, [r7, #4]
 800070a:	681b      	ldr	r3, [r3, #0]
 800070c:	687a      	ldr	r2, [r7, #4]
 800070e:	8892      	ldrh	r2, [r2, #4]
 8000710:	835a      	strh	r2, [r3, #26]
E:\amistom1-master\amistom1-master\Amistom\Debug/../src/display.c:79
			D_OFF;
 8000712:	687b      	ldr	r3, [r7, #4]
 8000714:	699b      	ldr	r3, [r3, #24]
 8000716:	687a      	ldr	r2, [r7, #4]
 8000718:	8b92      	ldrh	r2, [r2, #28]
 800071a:	835a      	strh	r2, [r3, #26]
E:\amistom1-master\amistom1-master\Amistom\Debug/../src/display.c:80
			E_OFF;
 800071c:	687b      	ldr	r3, [r7, #4]
 800071e:	6a1b      	ldr	r3, [r3, #32]
 8000720:	687a      	ldr	r2, [r7, #4]
 8000722:	8c92      	ldrh	r2, [r2, #36]	; 0x24
 8000724:	835a      	strh	r2, [r3, #26]
E:\amistom1-master\amistom1-master\Amistom\Debug/../src/display.c:81
			F_ON;
 8000726:	687b      	ldr	r3, [r7, #4]
 8000728:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800072a:	687a      	ldr	r2, [r7, #4]
 800072c:	8d92      	ldrh	r2, [r2, #44]	; 0x2c
 800072e:	831a      	strh	r2, [r3, #24]
E:\amistom1-master\amistom1-master\Amistom\Debug/../src/display.c:82
			G_ON;
 8000730:	687b      	ldr	r3, [r7, #4]
 8000732:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000734:	687a      	ldr	r2, [r7, #4]
 8000736:	8e92      	ldrh	r2, [r2, #52]	; 0x34
 8000738:	831a      	strh	r2, [r3, #24]
E:\amistom1-master\amistom1-master\Amistom\Debug/../src/display.c:83
			B_ON;
 800073a:	687b      	ldr	r3, [r7, #4]
 800073c:	689b      	ldr	r3, [r3, #8]
 800073e:	687a      	ldr	r2, [r7, #4]
 8000740:	8992      	ldrh	r2, [r2, #12]
 8000742:	831a      	strh	r2, [r3, #24]
E:\amistom1-master\amistom1-master\Amistom\Debug/../src/display.c:84
			C_ON;
 8000744:	687b      	ldr	r3, [r7, #4]
 8000746:	691b      	ldr	r3, [r3, #16]
 8000748:	687a      	ldr	r2, [r7, #4]
 800074a:	8a92      	ldrh	r2, [r2, #20]
 800074c:	831a      	strh	r2, [r3, #24]
E:\amistom1-master\amistom1-master\Amistom\Debug/../src/display.c:85
			break;
 800074e:	e0aa      	b.n	80008a6 <DI_DisplayDigit+0x2ce>
E:\amistom1-master\amistom1-master\Amistom\Debug/../src/display.c:87
		case 5:
			A_ON;
 8000750:	687b      	ldr	r3, [r7, #4]
 8000752:	681b      	ldr	r3, [r3, #0]
 8000754:	687a      	ldr	r2, [r7, #4]
 8000756:	8892      	ldrh	r2, [r2, #4]
 8000758:	831a      	strh	r2, [r3, #24]
E:\amistom1-master\amistom1-master\Amistom\Debug/../src/display.c:88
			F_ON;
 800075a:	687b      	ldr	r3, [r7, #4]
 800075c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800075e:	687a      	ldr	r2, [r7, #4]
 8000760:	8d92      	ldrh	r2, [r2, #44]	; 0x2c
 8000762:	831a      	strh	r2, [r3, #24]
E:\amistom1-master\amistom1-master\Amistom\Debug/../src/display.c:89
			G_ON;
 8000764:	687b      	ldr	r3, [r7, #4]
 8000766:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000768:	687a      	ldr	r2, [r7, #4]
 800076a:	8e92      	ldrh	r2, [r2, #52]	; 0x34
 800076c:	831a      	strh	r2, [r3, #24]
E:\amistom1-master\amistom1-master\Amistom\Debug/../src/display.c:90
			C_ON;
 800076e:	687b      	ldr	r3, [r7, #4]
 8000770:	691b      	ldr	r3, [r3, #16]
 8000772:	687a      	ldr	r2, [r7, #4]
 8000774:	8a92      	ldrh	r2, [r2, #20]
 8000776:	831a      	strh	r2, [r3, #24]
E:\amistom1-master\amistom1-master\Amistom\Debug/../src/display.c:91
			D_ON;
 8000778:	687b      	ldr	r3, [r7, #4]
 800077a:	699b      	ldr	r3, [r3, #24]
 800077c:	687a      	ldr	r2, [r7, #4]
 800077e:	8b92      	ldrh	r2, [r2, #28]
 8000780:	831a      	strh	r2, [r3, #24]
E:\amistom1-master\amistom1-master\Amistom\Debug/../src/display.c:92
			break;
 8000782:	e090      	b.n	80008a6 <DI_DisplayDigit+0x2ce>
E:\amistom1-master\amistom1-master\Amistom\Debug/../src/display.c:94
		case 6:
			A_ON;
 8000784:	687b      	ldr	r3, [r7, #4]
 8000786:	681b      	ldr	r3, [r3, #0]
 8000788:	687a      	ldr	r2, [r7, #4]
 800078a:	8892      	ldrh	r2, [r2, #4]
 800078c:	831a      	strh	r2, [r3, #24]
E:\amistom1-master\amistom1-master\Amistom\Debug/../src/display.c:95
			C_ON;
 800078e:	687b      	ldr	r3, [r7, #4]
 8000790:	691b      	ldr	r3, [r3, #16]
 8000792:	687a      	ldr	r2, [r7, #4]
 8000794:	8a92      	ldrh	r2, [r2, #20]
 8000796:	831a      	strh	r2, [r3, #24]
E:\amistom1-master\amistom1-master\Amistom\Debug/../src/display.c:96
			D_ON;
 8000798:	687b      	ldr	r3, [r7, #4]
 800079a:	699b      	ldr	r3, [r3, #24]
 800079c:	687a      	ldr	r2, [r7, #4]
 800079e:	8b92      	ldrh	r2, [r2, #28]
 80007a0:	831a      	strh	r2, [r3, #24]
E:\amistom1-master\amistom1-master\Amistom\Debug/../src/display.c:97
			E_ON;
 80007a2:	687b      	ldr	r3, [r7, #4]
 80007a4:	6a1b      	ldr	r3, [r3, #32]
 80007a6:	687a      	ldr	r2, [r7, #4]
 80007a8:	8c92      	ldrh	r2, [r2, #36]	; 0x24
 80007aa:	831a      	strh	r2, [r3, #24]
E:\amistom1-master\amistom1-master\Amistom\Debug/../src/display.c:98
			F_ON;
 80007ac:	687b      	ldr	r3, [r7, #4]
 80007ae:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80007b0:	687a      	ldr	r2, [r7, #4]
 80007b2:	8d92      	ldrh	r2, [r2, #44]	; 0x2c
 80007b4:	831a      	strh	r2, [r3, #24]
E:\amistom1-master\amistom1-master\Amistom\Debug/../src/display.c:99
			G_ON;
 80007b6:	687b      	ldr	r3, [r7, #4]
 80007b8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80007ba:	687a      	ldr	r2, [r7, #4]
 80007bc:	8e92      	ldrh	r2, [r2, #52]	; 0x34
 80007be:	831a      	strh	r2, [r3, #24]
E:\amistom1-master\amistom1-master\Amistom\Debug/../src/display.c:100
			break;
 80007c0:	e071      	b.n	80008a6 <DI_DisplayDigit+0x2ce>
E:\amistom1-master\amistom1-master\Amistom\Debug/../src/display.c:102
		case 7:
			A_ON;
 80007c2:	687b      	ldr	r3, [r7, #4]
 80007c4:	681b      	ldr	r3, [r3, #0]
 80007c6:	687a      	ldr	r2, [r7, #4]
 80007c8:	8892      	ldrh	r2, [r2, #4]
 80007ca:	831a      	strh	r2, [r3, #24]
E:\amistom1-master\amistom1-master\Amistom\Debug/../src/display.c:103
			B_ON;
 80007cc:	687b      	ldr	r3, [r7, #4]
 80007ce:	689b      	ldr	r3, [r3, #8]
 80007d0:	687a      	ldr	r2, [r7, #4]
 80007d2:	8992      	ldrh	r2, [r2, #12]
 80007d4:	831a      	strh	r2, [r3, #24]
E:\amistom1-master\amistom1-master\Amistom\Debug/../src/display.c:104
			C_ON;
 80007d6:	687b      	ldr	r3, [r7, #4]
 80007d8:	691b      	ldr	r3, [r3, #16]
 80007da:	687a      	ldr	r2, [r7, #4]
 80007dc:	8a92      	ldrh	r2, [r2, #20]
 80007de:	831a      	strh	r2, [r3, #24]
E:\amistom1-master\amistom1-master\Amistom\Debug/../src/display.c:105
			break;
 80007e0:	e061      	b.n	80008a6 <DI_DisplayDigit+0x2ce>
E:\amistom1-master\amistom1-master\Amistom\Debug/../src/display.c:107
		case 8:
			A_ON;
 80007e2:	687b      	ldr	r3, [r7, #4]
 80007e4:	681b      	ldr	r3, [r3, #0]
 80007e6:	687a      	ldr	r2, [r7, #4]
 80007e8:	8892      	ldrh	r2, [r2, #4]
 80007ea:	831a      	strh	r2, [r3, #24]
E:\amistom1-master\amistom1-master\Amistom\Debug/../src/display.c:108
			B_ON;
 80007ec:	687b      	ldr	r3, [r7, #4]
 80007ee:	689b      	ldr	r3, [r3, #8]
 80007f0:	687a      	ldr	r2, [r7, #4]
 80007f2:	8992      	ldrh	r2, [r2, #12]
 80007f4:	831a      	strh	r2, [r3, #24]
E:\amistom1-master\amistom1-master\Amistom\Debug/../src/display.c:109
			C_ON;
 80007f6:	687b      	ldr	r3, [r7, #4]
 80007f8:	691b      	ldr	r3, [r3, #16]
 80007fa:	687a      	ldr	r2, [r7, #4]
 80007fc:	8a92      	ldrh	r2, [r2, #20]
 80007fe:	831a      	strh	r2, [r3, #24]
E:\amistom1-master\amistom1-master\Amistom\Debug/../src/display.c:110
			D_ON;
 8000800:	687b      	ldr	r3, [r7, #4]
 8000802:	699b      	ldr	r3, [r3, #24]
 8000804:	687a      	ldr	r2, [r7, #4]
 8000806:	8b92      	ldrh	r2, [r2, #28]
 8000808:	831a      	strh	r2, [r3, #24]
E:\amistom1-master\amistom1-master\Amistom\Debug/../src/display.c:111
			E_ON;
 800080a:	687b      	ldr	r3, [r7, #4]
 800080c:	6a1b      	ldr	r3, [r3, #32]
 800080e:	687a      	ldr	r2, [r7, #4]
 8000810:	8c92      	ldrh	r2, [r2, #36]	; 0x24
 8000812:	831a      	strh	r2, [r3, #24]
E:\amistom1-master\amistom1-master\Amistom\Debug/../src/display.c:112
			F_ON;
 8000814:	687b      	ldr	r3, [r7, #4]
 8000816:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8000818:	687a      	ldr	r2, [r7, #4]
 800081a:	8d92      	ldrh	r2, [r2, #44]	; 0x2c
 800081c:	831a      	strh	r2, [r3, #24]
E:\amistom1-master\amistom1-master\Amistom\Debug/../src/display.c:113
			G_ON;
 800081e:	687b      	ldr	r3, [r7, #4]
 8000820:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000822:	687a      	ldr	r2, [r7, #4]
 8000824:	8e92      	ldrh	r2, [r2, #52]	; 0x34
 8000826:	831a      	strh	r2, [r3, #24]
E:\amistom1-master\amistom1-master\Amistom\Debug/../src/display.c:114
			break;
 8000828:	e03d      	b.n	80008a6 <DI_DisplayDigit+0x2ce>
E:\amistom1-master\amistom1-master\Amistom\Debug/../src/display.c:116
		case 9:
			A_ON;
 800082a:	687b      	ldr	r3, [r7, #4]
 800082c:	681b      	ldr	r3, [r3, #0]
 800082e:	687a      	ldr	r2, [r7, #4]
 8000830:	8892      	ldrh	r2, [r2, #4]
 8000832:	831a      	strh	r2, [r3, #24]
E:\amistom1-master\amistom1-master\Amistom\Debug/../src/display.c:117
			B_ON;
 8000834:	687b      	ldr	r3, [r7, #4]
 8000836:	689b      	ldr	r3, [r3, #8]
 8000838:	687a      	ldr	r2, [r7, #4]
 800083a:	8992      	ldrh	r2, [r2, #12]
 800083c:	831a      	strh	r2, [r3, #24]
E:\amistom1-master\amistom1-master\Amistom\Debug/../src/display.c:118
			C_ON;
 800083e:	687b      	ldr	r3, [r7, #4]
 8000840:	691b      	ldr	r3, [r3, #16]
 8000842:	687a      	ldr	r2, [r7, #4]
 8000844:	8a92      	ldrh	r2, [r2, #20]
 8000846:	831a      	strh	r2, [r3, #24]
E:\amistom1-master\amistom1-master\Amistom\Debug/../src/display.c:119
			D_ON;
 8000848:	687b      	ldr	r3, [r7, #4]
 800084a:	699b      	ldr	r3, [r3, #24]
 800084c:	687a      	ldr	r2, [r7, #4]
 800084e:	8b92      	ldrh	r2, [r2, #28]
 8000850:	831a      	strh	r2, [r3, #24]
E:\amistom1-master\amistom1-master\Amistom\Debug/../src/display.c:120
			F_ON;
 8000852:	687b      	ldr	r3, [r7, #4]
 8000854:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8000856:	687a      	ldr	r2, [r7, #4]
 8000858:	8d92      	ldrh	r2, [r2, #44]	; 0x2c
 800085a:	831a      	strh	r2, [r3, #24]
E:\amistom1-master\amistom1-master\Amistom\Debug/../src/display.c:121
			G_ON;
 800085c:	687b      	ldr	r3, [r7, #4]
 800085e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000860:	687a      	ldr	r2, [r7, #4]
 8000862:	8e92      	ldrh	r2, [r2, #52]	; 0x34
 8000864:	831a      	strh	r2, [r3, #24]
E:\amistom1-master\amistom1-master\Amistom\Debug/../src/display.c:122
			break;
 8000866:	e01e      	b.n	80008a6 <DI_DisplayDigit+0x2ce>
E:\amistom1-master\amistom1-master\Amistom\Debug/../src/display.c:124
		case 0:
			A_ON;
 8000868:	687b      	ldr	r3, [r7, #4]
 800086a:	681b      	ldr	r3, [r3, #0]
 800086c:	687a      	ldr	r2, [r7, #4]
 800086e:	8892      	ldrh	r2, [r2, #4]
 8000870:	831a      	strh	r2, [r3, #24]
E:\amistom1-master\amistom1-master\Amistom\Debug/../src/display.c:125
			B_ON;
 8000872:	687b      	ldr	r3, [r7, #4]
 8000874:	689b      	ldr	r3, [r3, #8]
 8000876:	687a      	ldr	r2, [r7, #4]
 8000878:	8992      	ldrh	r2, [r2, #12]
 800087a:	831a      	strh	r2, [r3, #24]
E:\amistom1-master\amistom1-master\Amistom\Debug/../src/display.c:126
			C_ON;
 800087c:	687b      	ldr	r3, [r7, #4]
 800087e:	691b      	ldr	r3, [r3, #16]
 8000880:	687a      	ldr	r2, [r7, #4]
 8000882:	8a92      	ldrh	r2, [r2, #20]
 8000884:	831a      	strh	r2, [r3, #24]
E:\amistom1-master\amistom1-master\Amistom\Debug/../src/display.c:127
			D_ON;
 8000886:	687b      	ldr	r3, [r7, #4]
 8000888:	699b      	ldr	r3, [r3, #24]
 800088a:	687a      	ldr	r2, [r7, #4]
 800088c:	8b92      	ldrh	r2, [r2, #28]
 800088e:	831a      	strh	r2, [r3, #24]
E:\amistom1-master\amistom1-master\Amistom\Debug/../src/display.c:128
			E_ON;
 8000890:	687b      	ldr	r3, [r7, #4]
 8000892:	6a1b      	ldr	r3, [r3, #32]
 8000894:	687a      	ldr	r2, [r7, #4]
 8000896:	8c92      	ldrh	r2, [r2, #36]	; 0x24
 8000898:	831a      	strh	r2, [r3, #24]
E:\amistom1-master\amistom1-master\Amistom\Debug/../src/display.c:129
			F_ON;
 800089a:	687b      	ldr	r3, [r7, #4]
 800089c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800089e:	687a      	ldr	r2, [r7, #4]
 80008a0:	8d92      	ldrh	r2, [r2, #44]	; 0x2c
 80008a2:	831a      	strh	r2, [r3, #24]
E:\amistom1-master\amistom1-master\Amistom\Debug/../src/display.c:130
			break;
 80008a4:	bf00      	nop
E:\amistom1-master\amistom1-master\Amistom\Debug/../src/display.c:136
	}

	//if (dot_flag == 1) DOT_ON;
	//if (dot_flag == 2) DOT2_ON;
	//if (dot_flag == 3) DOT3_ON;
	PIN_LOW(display->common[character].port, display->common[character].pin);
 80008a6:	78ba      	ldrb	r2, [r7, #2]
 80008a8:	687b      	ldr	r3, [r7, #4]
 80008aa:	320b      	adds	r2, #11
 80008ac:	f853 2032 	ldr.w	r2, [r3, r2, lsl #3]
 80008b0:	78bb      	ldrb	r3, [r7, #2]
 80008b2:	6879      	ldr	r1, [r7, #4]
 80008b4:	330b      	adds	r3, #11
 80008b6:	00db      	lsls	r3, r3, #3
 80008b8:	440b      	add	r3, r1
 80008ba:	889b      	ldrh	r3, [r3, #4]
 80008bc:	8353      	strh	r3, [r2, #26]
E:\amistom1-master\amistom1-master\Amistom\Debug/../src/display.c:138

}
 80008be:	3708      	adds	r7, #8
 80008c0:	46bd      	mov	sp, r7
 80008c2:	bd80      	pop	{r7, pc}

080008c4 <DI_DisplayNone>:
DI_DisplayNone():
E:\amistom1-master\amistom1-master\Amistom\Debug/../src/display.c:140

void DI_DisplayNone(DI_TypeDef* display){
 80008c4:	b480      	push	{r7}
 80008c6:	b085      	sub	sp, #20
 80008c8:	af00      	add	r7, sp, #0
 80008ca:	6078      	str	r0, [r7, #4]
E:\amistom1-master\amistom1-master\Amistom\Debug/../src/display.c:143
	uint8_t i;

	A_OFF;
 80008cc:	687b      	ldr	r3, [r7, #4]
 80008ce:	681b      	ldr	r3, [r3, #0]
 80008d0:	687a      	ldr	r2, [r7, #4]
 80008d2:	8892      	ldrh	r2, [r2, #4]
 80008d4:	835a      	strh	r2, [r3, #26]
E:\amistom1-master\amistom1-master\Amistom\Debug/../src/display.c:144
	B_OFF;
 80008d6:	687b      	ldr	r3, [r7, #4]
 80008d8:	689b      	ldr	r3, [r3, #8]
 80008da:	687a      	ldr	r2, [r7, #4]
 80008dc:	8992      	ldrh	r2, [r2, #12]
 80008de:	835a      	strh	r2, [r3, #26]
E:\amistom1-master\amistom1-master\Amistom\Debug/../src/display.c:145
	C_OFF;
 80008e0:	687b      	ldr	r3, [r7, #4]
 80008e2:	691b      	ldr	r3, [r3, #16]
 80008e4:	687a      	ldr	r2, [r7, #4]
 80008e6:	8a92      	ldrh	r2, [r2, #20]
 80008e8:	835a      	strh	r2, [r3, #26]
E:\amistom1-master\amistom1-master\Amistom\Debug/../src/display.c:146
	D_OFF;
 80008ea:	687b      	ldr	r3, [r7, #4]
 80008ec:	699b      	ldr	r3, [r3, #24]
 80008ee:	687a      	ldr	r2, [r7, #4]
 80008f0:	8b92      	ldrh	r2, [r2, #28]
 80008f2:	835a      	strh	r2, [r3, #26]
E:\amistom1-master\amistom1-master\Amistom\Debug/../src/display.c:147
	E_OFF;
 80008f4:	687b      	ldr	r3, [r7, #4]
 80008f6:	6a1b      	ldr	r3, [r3, #32]
 80008f8:	687a      	ldr	r2, [r7, #4]
 80008fa:	8c92      	ldrh	r2, [r2, #36]	; 0x24
 80008fc:	835a      	strh	r2, [r3, #26]
E:\amistom1-master\amistom1-master\Amistom\Debug/../src/display.c:148
	F_OFF;
 80008fe:	687b      	ldr	r3, [r7, #4]
 8000900:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8000902:	687a      	ldr	r2, [r7, #4]
 8000904:	8d92      	ldrh	r2, [r2, #44]	; 0x2c
 8000906:	835a      	strh	r2, [r3, #26]
E:\amistom1-master\amistom1-master\Amistom\Debug/../src/display.c:149
	G_OFF;
 8000908:	687b      	ldr	r3, [r7, #4]
 800090a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800090c:	687a      	ldr	r2, [r7, #4]
 800090e:	8e92      	ldrh	r2, [r2, #52]	; 0x34
 8000910:	835a      	strh	r2, [r3, #26]
E:\amistom1-master\amistom1-master\Amistom\Debug/../src/display.c:152


	for(i = 0; i < DI_DIGITS; i++){
 8000912:	2300      	movs	r3, #0
 8000914:	73fb      	strb	r3, [r7, #15]
 8000916:	e00e      	b.n	8000936 <DI_DisplayNone+0x72>
E:\amistom1-master\amistom1-master\Amistom\Debug/../src/display.c:153 (discriminator 3)
		PIN_HIGH(display->common[i].port, display->common[i].pin);
 8000918:	7bfa      	ldrb	r2, [r7, #15]
 800091a:	687b      	ldr	r3, [r7, #4]
 800091c:	320b      	adds	r2, #11
 800091e:	f853 2032 	ldr.w	r2, [r3, r2, lsl #3]
 8000922:	7bfb      	ldrb	r3, [r7, #15]
 8000924:	6879      	ldr	r1, [r7, #4]
 8000926:	330b      	adds	r3, #11
 8000928:	00db      	lsls	r3, r3, #3
 800092a:	440b      	add	r3, r1
 800092c:	889b      	ldrh	r3, [r3, #4]
 800092e:	8313      	strh	r3, [r2, #24]
E:\amistom1-master\amistom1-master\Amistom\Debug/../src/display.c:152 (discriminator 3)
	E_OFF;
	F_OFF;
	G_OFF;


	for(i = 0; i < DI_DIGITS; i++){
 8000930:	7bfb      	ldrb	r3, [r7, #15]
 8000932:	3301      	adds	r3, #1
 8000934:	73fb      	strb	r3, [r7, #15]
E:\amistom1-master\amistom1-master\Amistom\Debug/../src/display.c:152 (discriminator 1)
 8000936:	7bfb      	ldrb	r3, [r7, #15]
 8000938:	2b02      	cmp	r3, #2
 800093a:	d9ed      	bls.n	8000918 <DI_DisplayNone+0x54>
E:\amistom1-master\amistom1-master\Amistom\Debug/../src/display.c:155
		PIN_HIGH(display->common[i].port, display->common[i].pin);
	}
}
 800093c:	3714      	adds	r7, #20
 800093e:	46bd      	mov	sp, r7
 8000940:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000944:	4770      	bx	lr
 8000946:	bf00      	nop

08000948 <DI_TimerHandler>:
DI_TimerHandler():
E:\amistom1-master\amistom1-master\Amistom\Debug/../src/display.c:176
	for(i = 0; i < DI_DIGITS; i++){
		PIN_HIGH(display->common[i].port, display->common[i].pin);
	}
}

void DI_TimerHandler(DI_TypeDef* display){
 8000948:	b590      	push	{r4, r7, lr}
 800094a:	b083      	sub	sp, #12
 800094c:	af00      	add	r7, sp, #0
 800094e:	6078      	str	r0, [r7, #4]
E:\amistom1-master\amistom1-master\Amistom\Debug/../src/display.c:177
	if (display->show == 1){
 8000950:	687b      	ldr	r3, [r7, #4]
 8000952:	f893 3075 	ldrb.w	r3, [r3, #117]	; 0x75
 8000956:	2b01      	cmp	r3, #1
 8000958:	d12a      	bne.n	80009b0 <DI_TimerHandler+0x68>
E:\amistom1-master\amistom1-master\Amistom\Debug/../src/display.c:178
		DI_DisplayDigit(display, display->digits[display->index], display->index, (display->dot_flag == display->index) ? 1 : 0);
 800095a:	687b      	ldr	r3, [r7, #4]
 800095c:	f893 3074 	ldrb.w	r3, [r3, #116]	; 0x74
 8000960:	461a      	mov	r2, r3
 8000962:	687b      	ldr	r3, [r7, #4]
 8000964:	4413      	add	r3, r2
 8000966:	f893 1070 	ldrb.w	r1, [r3, #112]	; 0x70
 800096a:	687b      	ldr	r3, [r7, #4]
 800096c:	f893 4074 	ldrb.w	r4, [r3, #116]	; 0x74
 8000970:	687b      	ldr	r3, [r7, #4]
 8000972:	f893 2073 	ldrb.w	r2, [r3, #115]	; 0x73
 8000976:	687b      	ldr	r3, [r7, #4]
 8000978:	f893 3074 	ldrb.w	r3, [r3, #116]	; 0x74
 800097c:	429a      	cmp	r2, r3
 800097e:	bf0c      	ite	eq
 8000980:	2301      	moveq	r3, #1
 8000982:	2300      	movne	r3, #0
 8000984:	b2db      	uxtb	r3, r3
 8000986:	6878      	ldr	r0, [r7, #4]
 8000988:	4622      	mov	r2, r4
 800098a:	f7ff fe25 	bl	80005d8 <DI_DisplayDigit>
E:\amistom1-master\amistom1-master\Amistom\Debug/../src/display.c:179
		display->index++;
 800098e:	687b      	ldr	r3, [r7, #4]
 8000990:	f893 3074 	ldrb.w	r3, [r3, #116]	; 0x74
 8000994:	3301      	adds	r3, #1
 8000996:	b2da      	uxtb	r2, r3
 8000998:	687b      	ldr	r3, [r7, #4]
 800099a:	f883 2074 	strb.w	r2, [r3, #116]	; 0x74
E:\amistom1-master\amistom1-master\Amistom\Debug/../src/display.c:180
		if (display->index == DI_DIGITS){
 800099e:	687b      	ldr	r3, [r7, #4]
 80009a0:	f893 3074 	ldrb.w	r3, [r3, #116]	; 0x74
 80009a4:	2b03      	cmp	r3, #3
 80009a6:	d103      	bne.n	80009b0 <DI_TimerHandler+0x68>
E:\amistom1-master\amistom1-master\Amistom\Debug/../src/display.c:181
			display->index = 0;
 80009a8:	687b      	ldr	r3, [r7, #4]
 80009aa:	2200      	movs	r2, #0
 80009ac:	f883 2074 	strb.w	r2, [r3, #116]	; 0x74
E:\amistom1-master\amistom1-master\Amistom\Debug/../src/display.c:184
		}
	}
}
 80009b0:	370c      	adds	r7, #12
 80009b2:	46bd      	mov	sp, r7
 80009b4:	bd90      	pop	{r4, r7, pc}
 80009b6:	bf00      	nop

080009b8 <DI_Init>:
DI_Init():
E:\amistom1-master\amistom1-master\Amistom\Debug/../src/display.c:215
display.p3.pin = GPIO_Pin_13;

return &display; //&display
}

void DI_Init(DI_TypeDef* display){
 80009b8:	b580      	push	{r7, lr}
 80009ba:	b084      	sub	sp, #16
 80009bc:	af00      	add	r7, sp, #0
 80009be:	6078      	str	r0, [r7, #4]
E:\amistom1-master\amistom1-master\Amistom\Debug/../src/display.c:218
	uint8_t i;
	GPIO_InitTypeDef gpio;
	gpio.GPIO_Mode = GPIO_Mode_OUT;
 80009c0:	2301      	movs	r3, #1
 80009c2:	733b      	strb	r3, [r7, #12]
E:\amistom1-master\amistom1-master\Amistom\Debug/../src/display.c:219
	gpio.GPIO_Speed = GPIO_Speed_50MHz;
 80009c4:	2302      	movs	r3, #2
 80009c6:	737b      	strb	r3, [r7, #13]
E:\amistom1-master\amistom1-master\Amistom\Debug/../src/display.c:220
	gpio.GPIO_OType = GPIO_OType_PP;
 80009c8:	2300      	movs	r3, #0
 80009ca:	73bb      	strb	r3, [r7, #14]
E:\amistom1-master\amistom1-master\Amistom\Debug/../src/display.c:221
	gpio.GPIO_PuPd = GPIO_PuPd_NOPULL;
 80009cc:	2300      	movs	r3, #0
 80009ce:	73fb      	strb	r3, [r7, #15]
E:\amistom1-master\amistom1-master\Amistom\Debug/../src/display.c:223

	gpio.GPIO_Pin = display->a.pin;
 80009d0:	687b      	ldr	r3, [r7, #4]
 80009d2:	889b      	ldrh	r3, [r3, #4]
 80009d4:	60bb      	str	r3, [r7, #8]
E:\amistom1-master\amistom1-master\Amistom\Debug/../src/display.c:224
	GPIO_Init(display->a.port, &gpio);
 80009d6:	687b      	ldr	r3, [r7, #4]
 80009d8:	681a      	ldr	r2, [r3, #0]
 80009da:	f107 0308 	add.w	r3, r7, #8
 80009de:	4610      	mov	r0, r2
 80009e0:	4619      	mov	r1, r3
 80009e2:	f001 fe8f 	bl	8002704 <GPIO_Init>
E:\amistom1-master\amistom1-master\Amistom\Debug/../src/display.c:225
	gpio.GPIO_Pin = display->b.pin;
 80009e6:	687b      	ldr	r3, [r7, #4]
 80009e8:	899b      	ldrh	r3, [r3, #12]
 80009ea:	60bb      	str	r3, [r7, #8]
E:\amistom1-master\amistom1-master\Amistom\Debug/../src/display.c:226
	GPIO_Init(display->b.port, &gpio);
 80009ec:	687b      	ldr	r3, [r7, #4]
 80009ee:	689a      	ldr	r2, [r3, #8]
 80009f0:	f107 0308 	add.w	r3, r7, #8
 80009f4:	4610      	mov	r0, r2
 80009f6:	4619      	mov	r1, r3
 80009f8:	f001 fe84 	bl	8002704 <GPIO_Init>
E:\amistom1-master\amistom1-master\Amistom\Debug/../src/display.c:227
	gpio.GPIO_Pin = display->c.pin;
 80009fc:	687b      	ldr	r3, [r7, #4]
 80009fe:	8a9b      	ldrh	r3, [r3, #20]
 8000a00:	60bb      	str	r3, [r7, #8]
E:\amistom1-master\amistom1-master\Amistom\Debug/../src/display.c:228
	GPIO_Init(display->c.port, &gpio);
 8000a02:	687b      	ldr	r3, [r7, #4]
 8000a04:	691a      	ldr	r2, [r3, #16]
 8000a06:	f107 0308 	add.w	r3, r7, #8
 8000a0a:	4610      	mov	r0, r2
 8000a0c:	4619      	mov	r1, r3
 8000a0e:	f001 fe79 	bl	8002704 <GPIO_Init>
E:\amistom1-master\amistom1-master\Amistom\Debug/../src/display.c:229
	gpio.GPIO_Pin = display->d.pin;
 8000a12:	687b      	ldr	r3, [r7, #4]
 8000a14:	8b9b      	ldrh	r3, [r3, #28]
 8000a16:	60bb      	str	r3, [r7, #8]
E:\amistom1-master\amistom1-master\Amistom\Debug/../src/display.c:230
	GPIO_Init(display->d.port, &gpio);
 8000a18:	687b      	ldr	r3, [r7, #4]
 8000a1a:	699a      	ldr	r2, [r3, #24]
 8000a1c:	f107 0308 	add.w	r3, r7, #8
 8000a20:	4610      	mov	r0, r2
 8000a22:	4619      	mov	r1, r3
 8000a24:	f001 fe6e 	bl	8002704 <GPIO_Init>
E:\amistom1-master\amistom1-master\Amistom\Debug/../src/display.c:231
	gpio.GPIO_Pin = display->e.pin;
 8000a28:	687b      	ldr	r3, [r7, #4]
 8000a2a:	8c9b      	ldrh	r3, [r3, #36]	; 0x24
 8000a2c:	60bb      	str	r3, [r7, #8]
E:\amistom1-master\amistom1-master\Amistom\Debug/../src/display.c:232
	GPIO_Init(display->e.port, &gpio);
 8000a2e:	687b      	ldr	r3, [r7, #4]
 8000a30:	6a1a      	ldr	r2, [r3, #32]
 8000a32:	f107 0308 	add.w	r3, r7, #8
 8000a36:	4610      	mov	r0, r2
 8000a38:	4619      	mov	r1, r3
 8000a3a:	f001 fe63 	bl	8002704 <GPIO_Init>
E:\amistom1-master\amistom1-master\Amistom\Debug/../src/display.c:233
	gpio.GPIO_Pin = display->f.pin;
 8000a3e:	687b      	ldr	r3, [r7, #4]
 8000a40:	8d9b      	ldrh	r3, [r3, #44]	; 0x2c
 8000a42:	60bb      	str	r3, [r7, #8]
E:\amistom1-master\amistom1-master\Amistom\Debug/../src/display.c:234
	GPIO_Init(display->f.port, &gpio);
 8000a44:	687b      	ldr	r3, [r7, #4]
 8000a46:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8000a48:	f107 0308 	add.w	r3, r7, #8
 8000a4c:	4610      	mov	r0, r2
 8000a4e:	4619      	mov	r1, r3
 8000a50:	f001 fe58 	bl	8002704 <GPIO_Init>
E:\amistom1-master\amistom1-master\Amistom\Debug/../src/display.c:235
	gpio.GPIO_Pin = display->g.pin;
 8000a54:	687b      	ldr	r3, [r7, #4]
 8000a56:	8e9b      	ldrh	r3, [r3, #52]	; 0x34
 8000a58:	60bb      	str	r3, [r7, #8]
E:\amistom1-master\amistom1-master\Amistom\Debug/../src/display.c:236
	GPIO_Init(display->g.port, &gpio);
 8000a5a:	687b      	ldr	r3, [r7, #4]
 8000a5c:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8000a5e:	f107 0308 	add.w	r3, r7, #8
 8000a62:	4610      	mov	r0, r2
 8000a64:	4619      	mov	r1, r3
 8000a66:	f001 fe4d 	bl	8002704 <GPIO_Init>
E:\amistom1-master\amistom1-master\Amistom\Debug/../src/display.c:237
	gpio.GPIO_Pin = display->common[0].pin;
 8000a6a:	687b      	ldr	r3, [r7, #4]
 8000a6c:	f8b3 305c 	ldrh.w	r3, [r3, #92]	; 0x5c
 8000a70:	60bb      	str	r3, [r7, #8]
E:\amistom1-master\amistom1-master\Amistom\Debug/../src/display.c:238
	GPIO_Init(display->common[0].port, &gpio);
 8000a72:	687b      	ldr	r3, [r7, #4]
 8000a74:	6d9a      	ldr	r2, [r3, #88]	; 0x58
 8000a76:	f107 0308 	add.w	r3, r7, #8
 8000a7a:	4610      	mov	r0, r2
 8000a7c:	4619      	mov	r1, r3
 8000a7e:	f001 fe41 	bl	8002704 <GPIO_Init>
E:\amistom1-master\amistom1-master\Amistom\Debug/../src/display.c:239
	gpio.GPIO_Pin = display->common[1].pin;
 8000a82:	687b      	ldr	r3, [r7, #4]
 8000a84:	f8b3 3064 	ldrh.w	r3, [r3, #100]	; 0x64
 8000a88:	60bb      	str	r3, [r7, #8]
E:\amistom1-master\amistom1-master\Amistom\Debug/../src/display.c:240
	GPIO_Init(display->common[1].port, &gpio);
 8000a8a:	687b      	ldr	r3, [r7, #4]
 8000a8c:	6e1a      	ldr	r2, [r3, #96]	; 0x60
 8000a8e:	f107 0308 	add.w	r3, r7, #8
 8000a92:	4610      	mov	r0, r2
 8000a94:	4619      	mov	r1, r3
 8000a96:	f001 fe35 	bl	8002704 <GPIO_Init>
E:\amistom1-master\amistom1-master\Amistom\Debug/../src/display.c:241
	gpio.GPIO_Pin = display->common[2].pin;
 8000a9a:	687b      	ldr	r3, [r7, #4]
 8000a9c:	f8b3 306c 	ldrh.w	r3, [r3, #108]	; 0x6c
 8000aa0:	60bb      	str	r3, [r7, #8]
E:\amistom1-master\amistom1-master\Amistom\Debug/../src/display.c:242
	GPIO_Init(display->common[2].port, &gpio);
 8000aa2:	687b      	ldr	r3, [r7, #4]
 8000aa4:	6e9a      	ldr	r2, [r3, #104]	; 0x68
 8000aa6:	f107 0308 	add.w	r3, r7, #8
 8000aaa:	4610      	mov	r0, r2
 8000aac:	4619      	mov	r1, r3
 8000aae:	f001 fe29 	bl	8002704 <GPIO_Init>
E:\amistom1-master\amistom1-master\Amistom\Debug/../src/display.c:244

	}
 8000ab2:	3710      	adds	r7, #16
 8000ab4:	46bd      	mov	sp, r7
 8000ab6:	bd80      	pop	{r7, pc}

08000ab8 <DI_Display>:
DI_Display():
E:\amistom1-master\amistom1-master\Amistom\Debug/../src/display.c:247


void DI_Display(DI_TypeDef* display, uint16_t value, uint8_t DotPos){
 8000ab8:	b5b0      	push	{r4, r5, r7, lr}
 8000aba:	b084      	sub	sp, #16
 8000abc:	af00      	add	r7, sp, #0
 8000abe:	6078      	str	r0, [r7, #4]
 8000ac0:	460b      	mov	r3, r1
 8000ac2:	807b      	strh	r3, [r7, #2]
 8000ac4:	4613      	mov	r3, r2
 8000ac6:	707b      	strb	r3, [r7, #1]
E:\amistom1-master\amistom1-master\Amistom\Debug/../src/display.c:250
	uint8_t number, digit;

	number = value;
 8000ac8:	887b      	ldrh	r3, [r7, #2]
 8000aca:	73fb      	strb	r3, [r7, #15]
E:\amistom1-master\amistom1-master\Amistom\Debug/../src/display.c:251
	for (digit = (DI_DIGITS-1); digit > 0 ; digit--){
 8000acc:	2302      	movs	r3, #2
 8000ace:	73bb      	strb	r3, [r7, #14]
 8000ad0:	e01f      	b.n	8000b12 <DI_Display+0x5a>
E:\amistom1-master\amistom1-master\Amistom\Debug/../src/display.c:252 (discriminator 3)
		number %= DI_Pow10(digit+1);
 8000ad2:	7bbb      	ldrb	r3, [r7, #14]
 8000ad4:	3301      	adds	r3, #1
 8000ad6:	b2db      	uxtb	r3, r3
 8000ad8:	4618      	mov	r0, r3
 8000ada:	f7ff fd5f 	bl	800059c <DI_Pow10>
 8000ade:	4603      	mov	r3, r0
 8000ae0:	461a      	mov	r2, r3
 8000ae2:	7bfb      	ldrb	r3, [r7, #15]
 8000ae4:	fb93 f1f2 	sdiv	r1, r3, r2
 8000ae8:	fb02 f201 	mul.w	r2, r2, r1
 8000aec:	1a9b      	subs	r3, r3, r2
 8000aee:	73fb      	strb	r3, [r7, #15]
E:\amistom1-master\amistom1-master\Amistom\Debug/../src/display.c:253 (discriminator 3)
		display->digits[digit] = (number / DI_Pow10(digit));
 8000af0:	7bbc      	ldrb	r4, [r7, #14]
 8000af2:	7bfd      	ldrb	r5, [r7, #15]
 8000af4:	7bbb      	ldrb	r3, [r7, #14]
 8000af6:	4618      	mov	r0, r3
 8000af8:	f7ff fd50 	bl	800059c <DI_Pow10>
 8000afc:	4603      	mov	r3, r0
 8000afe:	fb95 f3f3 	sdiv	r3, r5, r3
 8000b02:	b2da      	uxtb	r2, r3
 8000b04:	687b      	ldr	r3, [r7, #4]
 8000b06:	4423      	add	r3, r4
 8000b08:	f883 2070 	strb.w	r2, [r3, #112]	; 0x70
E:\amistom1-master\amistom1-master\Amistom\Debug/../src/display.c:251 (discriminator 3)

void DI_Display(DI_TypeDef* display, uint16_t value, uint8_t DotPos){
	uint8_t number, digit;

	number = value;
	for (digit = (DI_DIGITS-1); digit > 0 ; digit--){
 8000b0c:	7bbb      	ldrb	r3, [r7, #14]
 8000b0e:	3b01      	subs	r3, #1
 8000b10:	73bb      	strb	r3, [r7, #14]
E:\amistom1-master\amistom1-master\Amistom\Debug/../src/display.c:251 (discriminator 1)
 8000b12:	7bbb      	ldrb	r3, [r7, #14]
 8000b14:	2b00      	cmp	r3, #0
 8000b16:	d1dc      	bne.n	8000ad2 <DI_Display+0x1a>
E:\amistom1-master\amistom1-master\Amistom\Debug/../src/display.c:255
		number %= DI_Pow10(digit+1);
		display->digits[digit] = (number / DI_Pow10(digit));
	}
	display->digits[0] = (number % 10);
 8000b18:	7bfa      	ldrb	r2, [r7, #15]
 8000b1a:	4b0e      	ldr	r3, [pc, #56]	; (8000b54 <DI_Display+0x9c>)
 8000b1c:	fba3 1302 	umull	r1, r3, r3, r2
 8000b20:	08d9      	lsrs	r1, r3, #3
 8000b22:	460b      	mov	r3, r1
 8000b24:	009b      	lsls	r3, r3, #2
 8000b26:	440b      	add	r3, r1
 8000b28:	005b      	lsls	r3, r3, #1
 8000b2a:	1ad3      	subs	r3, r2, r3
 8000b2c:	b2da      	uxtb	r2, r3
 8000b2e:	687b      	ldr	r3, [r7, #4]
 8000b30:	f883 2070 	strb.w	r2, [r3, #112]	; 0x70
E:\amistom1-master\amistom1-master\Amistom\Debug/../src/display.c:256
	display->dot_flag = DotPos;
 8000b34:	687b      	ldr	r3, [r7, #4]
 8000b36:	787a      	ldrb	r2, [r7, #1]
 8000b38:	f883 2073 	strb.w	r2, [r3, #115]	; 0x73
E:\amistom1-master\amistom1-master\Amistom\Debug/../src/display.c:257
	display->index = 0;
 8000b3c:	687b      	ldr	r3, [r7, #4]
 8000b3e:	2200      	movs	r2, #0
 8000b40:	f883 2074 	strb.w	r2, [r3, #116]	; 0x74
E:\amistom1-master\amistom1-master\Amistom\Debug/../src/display.c:258
	display->show = 1;
 8000b44:	687b      	ldr	r3, [r7, #4]
 8000b46:	2201      	movs	r2, #1
 8000b48:	f883 2075 	strb.w	r2, [r3, #117]	; 0x75
E:\amistom1-master\amistom1-master\Amistom\Debug/../src/display.c:259
}
 8000b4c:	3710      	adds	r7, #16
 8000b4e:	46bd      	mov	sp, r7
 8000b50:	bdb0      	pop	{r4, r5, r7, pc}
 8000b52:	bf00      	nop
 8000b54:	cccccccd 	.word	0xcccccccd

08000b58 <Display>:
Display():
E:\amistom1-master\amistom1-master\Amistom\Debug/../src/display.c:261

void Display(DI_TypeDef* display, uint16_t value){
 8000b58:	b480      	push	{r7}
 8000b5a:	b085      	sub	sp, #20
 8000b5c:	af00      	add	r7, sp, #0
 8000b5e:	6078      	str	r0, [r7, #4]
 8000b60:	460b      	mov	r3, r1
 8000b62:	807b      	strh	r3, [r7, #2]
E:\amistom1-master\amistom1-master\Amistom\Debug/../src/display.c:264
	uint8_t number, digit;

	number = value;
 8000b64:	887b      	ldrh	r3, [r7, #2]
 8000b66:	73fb      	strb	r3, [r7, #15]
E:\amistom1-master\amistom1-master\Amistom\Debug/../src/display.c:265
	display->digits[0] = (number);
 8000b68:	687b      	ldr	r3, [r7, #4]
 8000b6a:	7bfa      	ldrb	r2, [r7, #15]
 8000b6c:	f883 2070 	strb.w	r2, [r3, #112]	; 0x70
E:\amistom1-master\amistom1-master\Amistom\Debug/../src/display.c:266
	display->index = 0;
 8000b70:	687b      	ldr	r3, [r7, #4]
 8000b72:	2200      	movs	r2, #0
 8000b74:	f883 2074 	strb.w	r2, [r3, #116]	; 0x74
E:\amistom1-master\amistom1-master\Amistom\Debug/../src/display.c:267
	display->show = 1;
 8000b78:	687b      	ldr	r3, [r7, #4]
 8000b7a:	2201      	movs	r2, #1
 8000b7c:	f883 2075 	strb.w	r2, [r3, #117]	; 0x75
E:\amistom1-master\amistom1-master\Amistom\Debug/../src/display.c:268
}
 8000b80:	3714      	adds	r7, #20
 8000b82:	46bd      	mov	sp, r7
 8000b84:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000b88:	4770      	bx	lr
 8000b8a:	bf00      	nop

08000b8c <GlobalTimerInit>:
GlobalTimerInit():
E:\amistom1-master\amistom1-master\Amistom\Debug/../src/globalTimer.c:5
#include "globalTimer.h"


void GlobalTimerInit(void)
{
 8000b8c:	b580      	push	{r7, lr}
 8000b8e:	b084      	sub	sp, #16
 8000b90:	af00      	add	r7, sp, #0
E:\amistom1-master\amistom1-master\Amistom\Debug/../src/globalTimer.c:9
	TIM_TimeBaseInitTypeDef TIM_TimeBaseStructure;
	NVIC_InitTypeDef NVIC_InitStructure;
	//APB1_PrescalerValue = (RCC_Clocks.PCLK1_Frequency/1000000) - 1;
	RCC_APB1PeriphClockCmd(RCC_APB1Periph_TIM5, ENABLE); //помни о тактировании
 8000b92:	2008      	movs	r0, #8
 8000b94:	2101      	movs	r1, #1
 8000b96:	f001 ffa5 	bl	8002ae4 <RCC_APB1PeriphClockCmd>
E:\amistom1-master\amistom1-master\Amistom\Debug/../src/globalTimer.c:10
	TIM_TimeBaseStructure.TIM_Prescaler = 100;  //установка пределителя
 8000b9a:	2364      	movs	r3, #100	; 0x64
 8000b9c:	80bb      	strh	r3, [r7, #4]
E:\amistom1-master\amistom1-master\Amistom\Debug/../src/globalTimer.c:11
	TIM_TimeBaseStructure.TIM_CounterMode = TIM_CounterMode_Up; //счет вверх
 8000b9e:	2300      	movs	r3, #0
 8000ba0:	80fb      	strh	r3, [r7, #6]
E:\amistom1-master\amistom1-master\Amistom\Debug/../src/globalTimer.c:12
	TIM_TimeBaseStructure.TIM_Period = 850;
 8000ba2:	f240 3352 	movw	r3, #850	; 0x352
 8000ba6:	60bb      	str	r3, [r7, #8]
E:\amistom1-master\amistom1-master\Amistom\Debug/../src/globalTimer.c:13
	TIM_TimeBaseStructure.TIM_ClockDivision = 0; //делитель
 8000ba8:	2300      	movs	r3, #0
 8000baa:	81bb      	strh	r3, [r7, #12]
E:\amistom1-master\amistom1-master\Amistom\Debug/../src/globalTimer.c:14
	TIM_TimeBaseStructure.TIM_RepetitionCounter = 0;
 8000bac:	2300      	movs	r3, #0
 8000bae:	73bb      	strb	r3, [r7, #14]
E:\amistom1-master\amistom1-master\Amistom\Debug/../src/globalTimer.c:16

	TIM_TimeBaseInit(TIM5, &TIM_TimeBaseStructure); //собственно запись настроек
 8000bb0:	1d3b      	adds	r3, r7, #4
 8000bb2:	4812      	ldr	r0, [pc, #72]	; (8000bfc <GlobalTimerInit+0x70>)
 8000bb4:	4619      	mov	r1, r3
 8000bb6:	f001 ffd1 	bl	8002b5c <TIM_TimeBaseInit>
E:\amistom1-master\amistom1-master\Amistom\Debug/../src/globalTimer.c:17
	TIM_UpdateRequestConfig  (TIM5, TIM_UpdateSource_Global);
 8000bba:	4810      	ldr	r0, [pc, #64]	; (8000bfc <GlobalTimerInit+0x70>)
 8000bbc:	2100      	movs	r1, #0
 8000bbe:	f002 f871 	bl	8002ca4 <TIM_UpdateRequestConfig>
E:\amistom1-master\amistom1-master\Amistom\Debug/../src/globalTimer.c:18
	TIM_UpdateDisableConfig (TIM5,DISABLE);
 8000bc2:	480e      	ldr	r0, [pc, #56]	; (8000bfc <GlobalTimerInit+0x70>)
 8000bc4:	2100      	movs	r1, #0
 8000bc6:	f002 f84d 	bl	8002c64 <TIM_UpdateDisableConfig>
E:\amistom1-master\amistom1-master\Amistom\Debug/../src/globalTimer.c:19
	TIM_ITConfig(TIM5, TIM_IT_Update, ENABLE); //разрешение прерываний по таймеру
 8000bca:	480c      	ldr	r0, [pc, #48]	; (8000bfc <GlobalTimerInit+0x70>)
 8000bcc:	2101      	movs	r1, #1
 8000bce:	2201      	movs	r2, #1
 8000bd0:	f002 f990 	bl	8002ef4 <TIM_ITConfig>
E:\amistom1-master\amistom1-master\Amistom\Debug/../src/globalTimer.c:21

	TIM_Cmd(TIM5, ENABLE);  //включение таймера
 8000bd4:	4809      	ldr	r0, [pc, #36]	; (8000bfc <GlobalTimerInit+0x70>)
 8000bd6:	2101      	movs	r1, #1
 8000bd8:	f002 f8a4 	bl	8002d24 <TIM_Cmd>
E:\amistom1-master\amistom1-master\Amistom\Debug/../src/globalTimer.c:22
	NVIC_InitStructure.NVIC_IRQChannel = TIM5_IRQn;
 8000bdc:	2332      	movs	r3, #50	; 0x32
 8000bde:	703b      	strb	r3, [r7, #0]
E:\amistom1-master\amistom1-master\Amistom\Debug/../src/globalTimer.c:23
	NVIC_InitStructure.NVIC_IRQChannelPreemptionPriority = 0;
 8000be0:	2300      	movs	r3, #0
 8000be2:	707b      	strb	r3, [r7, #1]
E:\amistom1-master\amistom1-master\Amistom\Debug/../src/globalTimer.c:24
	NVIC_InitStructure.NVIC_IRQChannelSubPriority = 1;
 8000be4:	2301      	movs	r3, #1
 8000be6:	70bb      	strb	r3, [r7, #2]
E:\amistom1-master\amistom1-master\Amistom\Debug/../src/globalTimer.c:25
	NVIC_InitStructure.NVIC_IRQChannelCmd = ENABLE;
 8000be8:	2301      	movs	r3, #1
 8000bea:	70fb      	strb	r3, [r7, #3]
E:\amistom1-master\amistom1-master\Amistom\Debug/../src/globalTimer.c:26
	NVIC_Init(&NVIC_InitStructure);
 8000bec:	463b      	mov	r3, r7
 8000bee:	4618      	mov	r0, r3
 8000bf0:	f001 f994 	bl	8001f1c <NVIC_Init>
E:\amistom1-master\amistom1-master\Amistom\Debug/../src/globalTimer.c:27
}
 8000bf4:	3710      	adds	r7, #16
 8000bf6:	46bd      	mov	sp, r7
 8000bf8:	bd80      	pop	{r7, pc}
 8000bfa:	bf00      	nop
 8000bfc:	40000c00 	.word	0x40000c00

08000c00 <TIM5_IRQHandler>:
TIM5_IRQHandler():
E:\amistom1-master\amistom1-master\Amistom\Debug/../src/globalTimer.c:30

void TIM5_IRQHandler(void)
{
 8000c00:	b580      	push	{r7, lr}
 8000c02:	af00      	add	r7, sp, #0
E:\amistom1-master\amistom1-master\Amistom\Debug/../src/globalTimer.c:31
	++cntr1;
 8000c04:	4b11      	ldr	r3, [pc, #68]	; (8000c4c <TIM5_IRQHandler+0x4c>)
 8000c06:	881b      	ldrh	r3, [r3, #0]
 8000c08:	3301      	adds	r3, #1
 8000c0a:	b29a      	uxth	r2, r3
 8000c0c:	4b0f      	ldr	r3, [pc, #60]	; (8000c4c <TIM5_IRQHandler+0x4c>)
 8000c0e:	801a      	strh	r2, [r3, #0]
E:\amistom1-master\amistom1-master\Amistom\Debug/../src/globalTimer.c:32
	++cntr_laser;
 8000c10:	4b0f      	ldr	r3, [pc, #60]	; (8000c50 <TIM5_IRQHandler+0x50>)
 8000c12:	881b      	ldrh	r3, [r3, #0]
 8000c14:	3301      	adds	r3, #1
 8000c16:	b29a      	uxth	r2, r3
 8000c18:	4b0d      	ldr	r3, [pc, #52]	; (8000c50 <TIM5_IRQHandler+0x50>)
 8000c1a:	801a      	strh	r2, [r3, #0]
E:\amistom1-master\amistom1-master\Amistom\Debug/../src/globalTimer.c:33
	++cntr_imp;
 8000c1c:	4b0d      	ldr	r3, [pc, #52]	; (8000c54 <TIM5_IRQHandler+0x54>)
 8000c1e:	881b      	ldrh	r3, [r3, #0]
 8000c20:	3301      	adds	r3, #1
 8000c22:	b29a      	uxth	r2, r3
 8000c24:	4b0b      	ldr	r3, [pc, #44]	; (8000c54 <TIM5_IRQHandler+0x54>)
 8000c26:	801a      	strh	r2, [r3, #0]
E:\amistom1-master\amistom1-master\Amistom\Debug/../src/globalTimer.c:34
	++cntr_emit_wd;
 8000c28:	4b0b      	ldr	r3, [pc, #44]	; (8000c58 <TIM5_IRQHandler+0x58>)
 8000c2a:	881b      	ldrh	r3, [r3, #0]
 8000c2c:	3301      	adds	r3, #1
 8000c2e:	b29a      	uxth	r2, r3
 8000c30:	4b09      	ldr	r3, [pc, #36]	; (8000c58 <TIM5_IRQHandler+0x58>)
 8000c32:	801a      	strh	r2, [r3, #0]
E:\amistom1-master\amistom1-master\Amistom\Debug/../src/globalTimer.c:35
	++cntr_diaph;
 8000c34:	4b09      	ldr	r3, [pc, #36]	; (8000c5c <TIM5_IRQHandler+0x5c>)
 8000c36:	881b      	ldrh	r3, [r3, #0]
 8000c38:	3301      	adds	r3, #1
 8000c3a:	b29a      	uxth	r2, r3
 8000c3c:	4b07      	ldr	r3, [pc, #28]	; (8000c5c <TIM5_IRQHandler+0x5c>)
 8000c3e:	801a      	strh	r2, [r3, #0]
E:\amistom1-master\amistom1-master\Amistom\Debug/../src/globalTimer.c:37
	//++systick_ms;
	TIM_ClearITPendingBit(TIM5, TIM_IT_Update);
 8000c40:	4807      	ldr	r0, [pc, #28]	; (8000c60 <TIM5_IRQHandler+0x60>)
 8000c42:	2101      	movs	r1, #1
 8000c44:	f002 f9a6 	bl	8002f94 <TIM_ClearITPendingBit>
E:\amistom1-master\amistom1-master\Amistom\Debug/../src/globalTimer.c:38
}
 8000c48:	bd80      	pop	{r7, pc}
 8000c4a:	bf00      	nop
 8000c4c:	200005be 	.word	0x200005be
 8000c50:	200005aa 	.word	0x200005aa
 8000c54:	200005a0 	.word	0x200005a0
 8000c58:	200005ae 	.word	0x200005ae
 8000c5c:	200005a8 	.word	0x200005a8
 8000c60:	40000c00 	.word	0x40000c00

08000c64 <delay_ms>:
delay_ms():
E:\amistom1-master\amistom1-master\Amistom\Debug/../src/globalTimer.c:41

void delay_ms(uint32_t ms)
{
 8000c64:	b580      	push	{r7, lr}
 8000c66:	b088      	sub	sp, #32
 8000c68:	af00      	add	r7, sp, #0
 8000c6a:	6078      	str	r0, [r7, #4]
E:\amistom1-master\amistom1-master\Amistom\Debug/../src/globalTimer.c:44
	volatile uint32_t nCount; 					//счетчик
	RCC_ClocksTypeDef RCC_Clocks; 				//текущая частота 168МГц
	RCC_GetClocksFreq (&RCC_Clocks);
 8000c6c:	f107 030c 	add.w	r3, r7, #12
 8000c70:	4618      	mov	r0, r3
 8000c72:	f001 fe6f 	bl	8002954 <RCC_GetClocksFreq>
E:\amistom1-master\amistom1-master\Amistom\Debug/../src/globalTimer.c:45
	nCount = (RCC_Clocks.HCLK_Frequency/12000)*ms; //мс -> циклы
 8000c76:	693b      	ldr	r3, [r7, #16]
 8000c78:	4a08      	ldr	r2, [pc, #32]	; (8000c9c <delay_ms+0x38>)
 8000c7a:	fba2 2303 	umull	r2, r3, r2, r3
 8000c7e:	0a1b      	lsrs	r3, r3, #8
 8000c80:	687a      	ldr	r2, [r7, #4]
 8000c82:	fb02 f303 	mul.w	r3, r2, r3
 8000c86:	61fb      	str	r3, [r7, #28]
E:\amistom1-master\amistom1-master\Amistom\Debug/../src/globalTimer.c:46
	for (; nCount!=0; nCount--);
 8000c88:	e002      	b.n	8000c90 <delay_ms+0x2c>
E:\amistom1-master\amistom1-master\Amistom\Debug/../src/globalTimer.c:46 (discriminator 2)
 8000c8a:	69fb      	ldr	r3, [r7, #28]
 8000c8c:	3b01      	subs	r3, #1
 8000c8e:	61fb      	str	r3, [r7, #28]
E:\amistom1-master\amistom1-master\Amistom\Debug/../src/globalTimer.c:46 (discriminator 1)
 8000c90:	69fb      	ldr	r3, [r7, #28]
 8000c92:	2b00      	cmp	r3, #0
 8000c94:	d1f9      	bne.n	8000c8a <delay_ms+0x26>
E:\amistom1-master\amistom1-master\Amistom\Debug/../src/globalTimer.c:47
}
 8000c96:	3720      	adds	r7, #32
 8000c98:	46bd      	mov	sp, r7
 8000c9a:	bd80      	pop	{r7, pc}
 8000c9c:	057619f1 	.word	0x057619f1

08000ca0 <AdcInit>:
AdcInit():
E:\amistom1-master\amistom1-master\Amistom\Debug/../src/io.c:5
#include "io.h"

void AdcInit(void)
//PC5
{
 8000ca0:	b580      	push	{r7, lr}
 8000ca2:	b09c      	sub	sp, #112	; 0x70
 8000ca4:	af00      	add	r7, sp, #0
E:\amistom1-master\amistom1-master\Amistom\Debug/../src/io.c:6
	RCC_AHB1PeriphClockCmd(RCC_AHB1Periph_GPIOC, ENABLE);
 8000ca6:	2004      	movs	r0, #4
 8000ca8:	2101      	movs	r1, #1
 8000caa:	f001 fefd 	bl	8002aa8 <RCC_AHB1PeriphClockCmd>
E:\amistom1-master\amistom1-master\Amistom\Debug/../src/io.c:11

	DMA_InitTypeDef DMA_InitStructure;
	ADC_InitTypeDef ADC_InitStructure;

	RCC_AHB1PeriphClockCmd(RCC_AHB1Periph_DMA2, ENABLE);
 8000cae:	f44f 0080 	mov.w	r0, #4194304	; 0x400000
 8000cb2:	2101      	movs	r1, #1
 8000cb4:	f001 fef8 	bl	8002aa8 <RCC_AHB1PeriphClockCmd>
E:\amistom1-master\amistom1-master\Amistom\Debug/../src/io.c:12
	RCC_APB2PeriphClockCmd(RCC_APB2Periph_ADC1, ENABLE);
 8000cb8:	f44f 7080 	mov.w	r0, #256	; 0x100
 8000cbc:	2101      	movs	r1, #1
 8000cbe:	f001 ff2f 	bl	8002b20 <RCC_APB2PeriphClockCmd>
E:\amistom1-master\amistom1-master\Amistom\Debug/../src/io.c:18

	//настройка DMA
	//Ацп работает без прерываний.
	//После завершения преобразования каждого канала ДМА помещает результат в кольцевой буфер

	DMA_DeInit(DMA2_Stream0 );
 8000cc2:	4843      	ldr	r0, [pc, #268]	; (8000dd0 <AdcInit+0x130>)
 8000cc4:	f001 fba0 	bl	8002408 <DMA_DeInit>
E:\amistom1-master\amistom1-master\Amistom\Debug/../src/io.c:19
	DMA_InitStructure.DMA_Channel = 				DMA_Channel_0;
 8000cc8:	2300      	movs	r3, #0
 8000cca:	62fb      	str	r3, [r7, #44]	; 0x2c
E:\amistom1-master\amistom1-master\Amistom\Debug/../src/io.c:20
	DMA_InitStructure.DMA_PeripheralBaseAddr = 		(uint32_t) 0x4001204C;
 8000ccc:	4b41      	ldr	r3, [pc, #260]	; (8000dd4 <AdcInit+0x134>)
 8000cce:	633b      	str	r3, [r7, #48]	; 0x30
E:\amistom1-master\amistom1-master\Amistom\Debug/../src/io.c:21
	DMA_InitStructure.DMA_Memory0BaseAddr = 		(uint32_t) &ADC_SampleValue;
 8000cd0:	4b41      	ldr	r3, [pc, #260]	; (8000dd8 <AdcInit+0x138>)
 8000cd2:	637b      	str	r3, [r7, #52]	; 0x34
E:\amistom1-master\amistom1-master\Amistom\Debug/../src/io.c:22
	DMA_InitStructure.DMA_DIR = 					DMA_DIR_PeripheralToMemory;
 8000cd4:	2300      	movs	r3, #0
 8000cd6:	63bb      	str	r3, [r7, #56]	; 0x38
E:\amistom1-master\amistom1-master\Amistom\Debug/../src/io.c:23
	DMA_InitStructure.DMA_BufferSize = 				ADC_BUFFER_SIZE;//16
 8000cd8:	2301      	movs	r3, #1
 8000cda:	63fb      	str	r3, [r7, #60]	; 0x3c
E:\amistom1-master\amistom1-master\Amistom\Debug/../src/io.c:24
	DMA_InitStructure.DMA_PeripheralInc = 			DMA_PeripheralInc_Disable;
 8000cdc:	2300      	movs	r3, #0
 8000cde:	643b      	str	r3, [r7, #64]	; 0x40
E:\amistom1-master\amistom1-master\Amistom\Debug/../src/io.c:25
	DMA_InitStructure.DMA_MemoryInc =				DMA_MemoryInc_Enable;
 8000ce0:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8000ce4:	647b      	str	r3, [r7, #68]	; 0x44
E:\amistom1-master\amistom1-master\Amistom\Debug/../src/io.c:26
	DMA_InitStructure.DMA_PeripheralDataSize =		DMA_PeripheralDataSize_HalfWord;
 8000ce6:	f44f 6300 	mov.w	r3, #2048	; 0x800
 8000cea:	64bb      	str	r3, [r7, #72]	; 0x48
E:\amistom1-master\amistom1-master\Amistom\Debug/../src/io.c:27
	DMA_InitStructure.DMA_MemoryDataSize = 			DMA_MemoryDataSize_HalfWord;
 8000cec:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8000cf0:	64fb      	str	r3, [r7, #76]	; 0x4c
E:\amistom1-master\amistom1-master\Amistom\Debug/../src/io.c:28
	DMA_InitStructure.DMA_Mode = 					DMA_Mode_Circular;
 8000cf2:	f44f 7380 	mov.w	r3, #256	; 0x100
 8000cf6:	653b      	str	r3, [r7, #80]	; 0x50
E:\amistom1-master\amistom1-master\Amistom\Debug/../src/io.c:29
	DMA_InitStructure.DMA_Priority = 				DMA_Priority_High;
 8000cf8:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8000cfc:	657b      	str	r3, [r7, #84]	; 0x54
E:\amistom1-master\amistom1-master\Amistom\Debug/../src/io.c:30
	DMA_InitStructure.DMA_FIFOMode = 				DMA_FIFOMode_Enable;
 8000cfe:	2304      	movs	r3, #4
 8000d00:	65bb      	str	r3, [r7, #88]	; 0x58
E:\amistom1-master\amistom1-master\Amistom\Debug/../src/io.c:31
	DMA_InitStructure.DMA_FIFOThreshold = 			DMA_FIFOThreshold_Full;
 8000d02:	2303      	movs	r3, #3
 8000d04:	65fb      	str	r3, [r7, #92]	; 0x5c
E:\amistom1-master\amistom1-master\Amistom\Debug/../src/io.c:32
	DMA_InitStructure.DMA_MemoryBurst = 			DMA_MemoryBurst_Single;
 8000d06:	2300      	movs	r3, #0
 8000d08:	663b      	str	r3, [r7, #96]	; 0x60
E:\amistom1-master\amistom1-master\Amistom\Debug/../src/io.c:33
	DMA_InitStructure.DMA_PeripheralBurst = 		DMA_PeripheralBurst_Single;
 8000d0a:	2300      	movs	r3, #0
 8000d0c:	667b      	str	r3, [r7, #100]	; 0x64
E:\amistom1-master\amistom1-master\Amistom\Debug/../src/io.c:34
	DMA_Init(DMA2_Stream0, &DMA_InitStructure);
 8000d0e:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 8000d12:	482f      	ldr	r0, [pc, #188]	; (8000dd0 <AdcInit+0x130>)
 8000d14:	4619      	mov	r1, r3
 8000d16:	f001 fc49 	bl	80025ac <DMA_Init>
E:\amistom1-master\amistom1-master\Amistom\Debug/../src/io.c:36

    DMA_ITConfig(DMA2_Stream0, DMA_IT_HT | DMA_IT_TC, ENABLE);
 8000d1a:	482d      	ldr	r0, [pc, #180]	; (8000dd0 <AdcInit+0x130>)
 8000d1c:	2118      	movs	r1, #24
 8000d1e:	2201      	movs	r2, #1
 8000d20:	f001 fcb6 	bl	8002690 <DMA_ITConfig>
E:\amistom1-master\amistom1-master\Amistom\Debug/../src/io.c:37
	DMA_Cmd(DMA2_Stream0, ENABLE);
 8000d24:	482a      	ldr	r0, [pc, #168]	; (8000dd0 <AdcInit+0x130>)
 8000d26:	2101      	movs	r1, #1
 8000d28:	f001 fc96 	bl	8002658 <DMA_Cmd>
E:\amistom1-master\amistom1-master\Amistom\Debug/../src/io.c:43
//------------------------------------------------------------------------------------------
	// пины АЦП
	//PC5(chan15)
	ADC_CommonInitTypeDef ADC_CommonInitStructure;
	GPIO_Init(GPIOC,
			&(GPIO_InitTypeDef ) { .GPIO_Pin = GPIO_Pin_5,
 8000d2c:	4a2b      	ldr	r2, [pc, #172]	; (8000ddc <AdcInit+0x13c>)
 8000d2e:	f107 0368 	add.w	r3, r7, #104	; 0x68
 8000d32:	e892 0003 	ldmia.w	r2, {r0, r1}
 8000d36:	e883 0003 	stmia.w	r3, {r0, r1}
E:\amistom1-master\amistom1-master\Amistom\Debug/../src/io.c:42
	DMA_Cmd(DMA2_Stream0, ENABLE);
//------------------------------------------------------------------------------------------
	// пины АЦП
	//PC5(chan15)
	ADC_CommonInitTypeDef ADC_CommonInitStructure;
	GPIO_Init(GPIOC,
 8000d3a:	f107 0368 	add.w	r3, r7, #104	; 0x68
 8000d3e:	4828      	ldr	r0, [pc, #160]	; (8000de0 <AdcInit+0x140>)
 8000d40:	4619      	mov	r1, r3
 8000d42:	f001 fcdf 	bl	8002704 <GPIO_Init>
E:\amistom1-master\amistom1-master\Amistom\Debug/../src/io.c:51
								   .GPIO_Speed = GPIO_Speed_50MHz, });


	//Настройка АЦП
	//Минимальное количество циклов для преобразования считается как разрешение + 3, для 12 bits: 3 + 12 = 15 ADCCLK cycles
	ADC_CommonInitStructure.ADC_Mode = 				ADC_Mode_Independent;
 8000d46:	2300      	movs	r3, #0
 8000d48:	607b      	str	r3, [r7, #4]
E:\amistom1-master\amistom1-master\Amistom\Debug/../src/io.c:52
	ADC_CommonInitStructure.ADC_Prescaler = 		ADC_Prescaler_Div2;
 8000d4a:	2300      	movs	r3, #0
 8000d4c:	60bb      	str	r3, [r7, #8]
E:\amistom1-master\amistom1-master\Amistom\Debug/../src/io.c:53
	ADC_CommonInitStructure.ADC_DMAAccessMode = 	ADC_DMAAccessMode_Disabled;
 8000d4e:	2300      	movs	r3, #0
 8000d50:	60fb      	str	r3, [r7, #12]
E:\amistom1-master\amistom1-master\Amistom\Debug/../src/io.c:54
	ADC_CommonInitStructure.ADC_TwoSamplingDelay = 	ADC_TwoSamplingDelay_5Cycles;
 8000d52:	2300      	movs	r3, #0
 8000d54:	613b      	str	r3, [r7, #16]
E:\amistom1-master\amistom1-master\Amistom\Debug/../src/io.c:55
	ADC_CommonInit(&ADC_CommonInitStructure);
 8000d56:	1d3b      	adds	r3, r7, #4
 8000d58:	4618      	mov	r0, r3
 8000d5a:	f001 f993 	bl	8002084 <ADC_CommonInit>
E:\amistom1-master\amistom1-master\Amistom\Debug/../src/io.c:57

	ADC_InitStructure.ADC_Resolution = 				ADC_Resolution_8b;
 8000d5e:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 8000d62:	617b      	str	r3, [r7, #20]
E:\amistom1-master\amistom1-master\Amistom\Debug/../src/io.c:59

	ADC_InitStructure.ADC_ScanConvMode = 			ENABLE;//многократное преобразование
 8000d64:	2301      	movs	r3, #1
 8000d66:	763b      	strb	r3, [r7, #24]
E:\amistom1-master\amistom1-master\Amistom\Debug/../src/io.c:60
	ADC_InitStructure.ADC_ContinuousConvMode = 		ENABLE;//DISABLE;//преобразование не начинается после окончания предыдущего
 8000d68:	2301      	movs	r3, #1
 8000d6a:	767b      	strb	r3, [r7, #25]
E:\amistom1-master\amistom1-master\Amistom\Debug/../src/io.c:62
	//ADC_InitStructure.ADC_ExternalTrigConvEdge =	ADC_ExternalTrigConvEdge_None;//начинать преобразование программно//ADC_ExternalTrigConvEdge_Falling;//использовать триггер
	ADC_InitStructure.ADC_ExternalTrigConv = 		ADC_ExternalTrigConvEdge_None;//ADC_ExternalTrigConv_T5_CC1;
 8000d6c:	2300      	movs	r3, #0
 8000d6e:	623b      	str	r3, [r7, #32]
E:\amistom1-master\amistom1-master\Amistom\Debug/../src/io.c:63
	ADC_InitStructure.ADC_DataAlign = 				ADC_DataAlign_Right;
 8000d70:	2300      	movs	r3, #0
 8000d72:	627b      	str	r3, [r7, #36]	; 0x24
E:\amistom1-master\amistom1-master\Amistom\Debug/../src/io.c:64
	ADC_InitStructure.ADC_NbrOfConversion = 		ADC_BUFFER_SIZE;
 8000d74:	2301      	movs	r3, #1
 8000d76:	f887 3028 	strb.w	r3, [r7, #40]	; 0x28
E:\amistom1-master\amistom1-master\Amistom\Debug/../src/io.c:65
	ADC_Init(ADC1, &ADC_InitStructure);
 8000d7a:	f107 0314 	add.w	r3, r7, #20
 8000d7e:	4819      	ldr	r0, [pc, #100]	; (8000de4 <AdcInit+0x144>)
 8000d80:	4619      	mov	r1, r3
 8000d82:	f001 f92b 	bl	8001fdc <ADC_Init>
E:\amistom1-master\amistom1-master\Amistom\Debug/../src/io.c:67

	ADC_EOCOnEachRegularChannelCmd(ADC1, ENABLE);
 8000d86:	4817      	ldr	r0, [pc, #92]	; (8000de4 <AdcInit+0x144>)
 8000d88:	2101      	movs	r1, #1
 8000d8a:	f001 fa99 	bl	80022c0 <ADC_EOCOnEachRegularChannelCmd>
E:\amistom1-master\amistom1-master\Amistom\Debug/../src/io.c:68
	DMA_ITConfig(DMA2_Stream0, DMA_IT_TC, ENABLE);
 8000d8e:	4810      	ldr	r0, [pc, #64]	; (8000dd0 <AdcInit+0x130>)
 8000d90:	2110      	movs	r1, #16
 8000d92:	2201      	movs	r2, #1
 8000d94:	f001 fc7c 	bl	8002690 <DMA_ITConfig>
E:\amistom1-master\amistom1-master\Amistom\Debug/../src/io.c:70

	ADC_DMACmd(ADC1, ENABLE);
 8000d98:	4812      	ldr	r0, [pc, #72]	; (8000de4 <AdcInit+0x144>)
 8000d9a:	2101      	movs	r1, #1
 8000d9c:	f001 faba 	bl	8002314 <ADC_DMACmd>
E:\amistom1-master\amistom1-master\Amistom\Debug/../src/io.c:73

//регулярные каналы для сканирования PC5
	ADC_RegularChannelConfig(ADC1, ADC_Channel_15, 	1,	 ADC_SampleTime_56Cycles );
 8000da0:	4810      	ldr	r0, [pc, #64]	; (8000de4 <AdcInit+0x144>)
 8000da2:	210f      	movs	r1, #15
 8000da4:	2201      	movs	r2, #1
 8000da6:	2303      	movs	r3, #3
 8000da8:	f001 f9b0 	bl	800210c <ADC_RegularChannelConfig>
E:\amistom1-master\amistom1-master\Amistom\Debug/../src/io.c:75

	ADC_DMARequestAfterLastTransferCmd(ADC1, ENABLE);
 8000dac:	480d      	ldr	r0, [pc, #52]	; (8000de4 <AdcInit+0x144>)
 8000dae:	2101      	movs	r1, #1
 8000db0:	f001 facc 	bl	800234c <ADC_DMARequestAfterLastTransferCmd>
E:\amistom1-master\amistom1-master\Amistom\Debug/../src/io.c:76
	ADC_ITConfig(ADC1, ADC_IT_EOC, ENABLE);
 8000db4:	480b      	ldr	r0, [pc, #44]	; (8000de4 <AdcInit+0x144>)
 8000db6:	f240 2105 	movw	r1, #517	; 0x205
 8000dba:	2201      	movs	r2, #1
 8000dbc:	f001 fae2 	bl	8002384 <ADC_ITConfig>
E:\amistom1-master\amistom1-master\Amistom\Debug/../src/io.c:77
	ADC_Cmd(ADC1, ENABLE);
 8000dc0:	4808      	ldr	r0, [pc, #32]	; (8000de4 <AdcInit+0x144>)
 8000dc2:	2101      	movs	r1, #1
 8000dc4:	f001 f986 	bl	80020d4 <ADC_Cmd>
E:\amistom1-master\amistom1-master\Amistom\Debug/../src/io.c:78
}
 8000dc8:	3770      	adds	r7, #112	; 0x70
 8000dca:	46bd      	mov	sp, r7
 8000dcc:	bd80      	pop	{r7, pc}
 8000dce:	bf00      	nop
 8000dd0:	40026410 	.word	0x40026410
 8000dd4:	4001204c 	.word	0x4001204c
 8000dd8:	200005a4 	.word	0x200005a4
 8000ddc:	08003648 	.word	0x08003648
 8000de0:	40020800 	.word	0x40020800
 8000de4:	40012000 	.word	0x40012000

08000de8 <readADC1>:
readADC1():
E:\amistom1-master\amistom1-master\Amistom\Debug/../src/io.c:92
	while(ADC_GetFlagStatus(ADC1, ADC_FLAG_EOC) == RESET);//End of conversion flag
	return ADC_SampleValue[0];
}

uint16_t readADC1(void)//pc5
{
 8000de8:	b580      	push	{r7, lr}
 8000dea:	af00      	add	r7, sp, #0
E:\amistom1-master\amistom1-master\Amistom\Debug/../src/io.c:93
  ADC_RegularChannelConfig(ADC1, ADC_Channel_15, 1, ADC_SampleTime_3Cycles);
 8000dec:	480b      	ldr	r0, [pc, #44]	; (8000e1c <readADC1+0x34>)
 8000dee:	210f      	movs	r1, #15
 8000df0:	2201      	movs	r2, #1
 8000df2:	2300      	movs	r3, #0
 8000df4:	f001 f98a 	bl	800210c <ADC_RegularChannelConfig>
E:\amistom1-master\amistom1-master\Amistom\Debug/../src/io.c:94
  ADC_SoftwareStartConv(ADC1);
 8000df8:	4808      	ldr	r0, [pc, #32]	; (8000e1c <readADC1+0x34>)
 8000dfa:	f001 fa51 	bl	80022a0 <ADC_SoftwareStartConv>
E:\amistom1-master\amistom1-master\Amistom\Debug/../src/io.c:95
  while(ADC_GetFlagStatus(ADC1, ADC_FLAG_EOC) == RESET);
 8000dfe:	bf00      	nop
E:\amistom1-master\amistom1-master\Amistom\Debug/../src/io.c:95 (discriminator 1)
 8000e00:	4806      	ldr	r0, [pc, #24]	; (8000e1c <readADC1+0x34>)
 8000e02:	2102      	movs	r1, #2
 8000e04:	f001 fae6 	bl	80023d4 <ADC_GetFlagStatus>
 8000e08:	4603      	mov	r3, r0
 8000e0a:	2b00      	cmp	r3, #0
 8000e0c:	d0f8      	beq.n	8000e00 <readADC1+0x18>
E:\amistom1-master\amistom1-master\Amistom\Debug/../src/io.c:96
  return ADC_GetConversionValue(ADC1);
 8000e0e:	4803      	ldr	r0, [pc, #12]	; (8000e1c <readADC1+0x34>)
 8000e10:	f001 fa72 	bl	80022f8 <ADC_GetConversionValue>
 8000e14:	4603      	mov	r3, r0
E:\amistom1-master\amistom1-master\Amistom\Debug/../src/io.c:97
}
 8000e16:	4618      	mov	r0, r3
 8000e18:	bd80      	pop	{r7, pc}
 8000e1a:	bf00      	nop
 8000e1c:	40012000 	.word	0x40012000

08000e20 <NVIC_SetPriority>:
NVIC_SetPriority():
E:\amistom1-master\amistom1-master\Amistom\lib\CMSIS\Include/core_cm4.h:1157

    \param [in]      IRQn  Number of the interrupt for set priority
    \param [in]  priority  Priority to set
 */
static __INLINE void NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8000e20:	b480      	push	{r7}
 8000e22:	b083      	sub	sp, #12
 8000e24:	af00      	add	r7, sp, #0
 8000e26:	4603      	mov	r3, r0
 8000e28:	6039      	str	r1, [r7, #0]
 8000e2a:	71fb      	strb	r3, [r7, #7]
E:\amistom1-master\amistom1-master\Amistom\lib\CMSIS\Include/core_cm4.h:1158
  if(IRQn < 0) {
 8000e2c:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000e30:	2b00      	cmp	r3, #0
 8000e32:	da0b      	bge.n	8000e4c <NVIC_SetPriority+0x2c>
E:\amistom1-master\amistom1-master\Amistom\lib\CMSIS\Include/core_cm4.h:1159
    SCB->SHP[((uint32_t)(IRQn) & 0xF)-4] = ((priority << (8 - __NVIC_PRIO_BITS)) & 0xff); } /* set Priority for Cortex-M  System Interrupts */
 8000e34:	490d      	ldr	r1, [pc, #52]	; (8000e6c <NVIC_SetPriority+0x4c>)
 8000e36:	79fb      	ldrb	r3, [r7, #7]
 8000e38:	f003 030f 	and.w	r3, r3, #15
 8000e3c:	3b04      	subs	r3, #4
 8000e3e:	683a      	ldr	r2, [r7, #0]
 8000e40:	b2d2      	uxtb	r2, r2
 8000e42:	0112      	lsls	r2, r2, #4
 8000e44:	b2d2      	uxtb	r2, r2
 8000e46:	440b      	add	r3, r1
 8000e48:	761a      	strb	r2, [r3, #24]
 8000e4a:	e009      	b.n	8000e60 <NVIC_SetPriority+0x40>
E:\amistom1-master\amistom1-master\Amistom\lib\CMSIS\Include/core_cm4.h:1161
  else {
    NVIC->IP[(uint32_t)(IRQn)] = ((priority << (8 - __NVIC_PRIO_BITS)) & 0xff);    }        /* set Priority for device specific Interrupts  */
 8000e4c:	4908      	ldr	r1, [pc, #32]	; (8000e70 <NVIC_SetPriority+0x50>)
 8000e4e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000e52:	683a      	ldr	r2, [r7, #0]
 8000e54:	b2d2      	uxtb	r2, r2
 8000e56:	0112      	lsls	r2, r2, #4
 8000e58:	b2d2      	uxtb	r2, r2
 8000e5a:	440b      	add	r3, r1
 8000e5c:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
E:\amistom1-master\amistom1-master\Amistom\lib\CMSIS\Include/core_cm4.h:1162
}
 8000e60:	370c      	adds	r7, #12
 8000e62:	46bd      	mov	sp, r7
 8000e64:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000e68:	4770      	bx	lr
 8000e6a:	bf00      	nop
 8000e6c:	e000ed00 	.word	0xe000ed00
 8000e70:	e000e100 	.word	0xe000e100

08000e74 <SysTick_Config>:
SysTick_Config():
E:\amistom1-master\amistom1-master\Amistom\lib\CMSIS\Include/core_cm4.h:1282
    \param [in]  ticks  Number of ticks between two interrupts
    \return          0  Function succeeded
    \return          1  Function failed
 */
static __INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8000e74:	b580      	push	{r7, lr}
 8000e76:	b082      	sub	sp, #8
 8000e78:	af00      	add	r7, sp, #0
 8000e7a:	6078      	str	r0, [r7, #4]
E:\amistom1-master\amistom1-master\Amistom\lib\CMSIS\Include/core_cm4.h:1283
  if (ticks > SysTick_LOAD_RELOAD_Msk)  return (1);            /* Reload value impossible */
 8000e7c:	687b      	ldr	r3, [r7, #4]
 8000e7e:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8000e82:	d301      	bcc.n	8000e88 <SysTick_Config+0x14>
E:\amistom1-master\amistom1-master\Amistom\lib\CMSIS\Include/core_cm4.h:1283 (discriminator 1)
 8000e84:	2301      	movs	r3, #1
 8000e86:	e011      	b.n	8000eac <SysTick_Config+0x38>
E:\amistom1-master\amistom1-master\Amistom\lib\CMSIS\Include/core_cm4.h:1285

  SysTick->LOAD  = (ticks & SysTick_LOAD_RELOAD_Msk) - 1;      /* set reload register */
 8000e88:	4a0a      	ldr	r2, [pc, #40]	; (8000eb4 <SysTick_Config+0x40>)
 8000e8a:	687b      	ldr	r3, [r7, #4]
 8000e8c:	f023 437f 	bic.w	r3, r3, #4278190080	; 0xff000000
 8000e90:	3b01      	subs	r3, #1
 8000e92:	6053      	str	r3, [r2, #4]
E:\amistom1-master\amistom1-master\Amistom\lib\CMSIS\Include/core_cm4.h:1286
  NVIC_SetPriority (SysTick_IRQn, (1<<__NVIC_PRIO_BITS) - 1);  /* set Priority for Cortex-M0 System Interrupts */
 8000e94:	f04f 30ff 	mov.w	r0, #4294967295
 8000e98:	210f      	movs	r1, #15
 8000e9a:	f7ff ffc1 	bl	8000e20 <NVIC_SetPriority>
E:\amistom1-master\amistom1-master\Amistom\lib\CMSIS\Include/core_cm4.h:1287
  SysTick->VAL   = 0;                                          /* Load the SysTick Counter Value */
 8000e9e:	4b05      	ldr	r3, [pc, #20]	; (8000eb4 <SysTick_Config+0x40>)
 8000ea0:	2200      	movs	r2, #0
 8000ea2:	609a      	str	r2, [r3, #8]
E:\amistom1-master\amistom1-master\Amistom\lib\CMSIS\Include/core_cm4.h:1288
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8000ea4:	4b03      	ldr	r3, [pc, #12]	; (8000eb4 <SysTick_Config+0x40>)
 8000ea6:	2207      	movs	r2, #7
 8000ea8:	601a      	str	r2, [r3, #0]
E:\amistom1-master\amistom1-master\Amistom\lib\CMSIS\Include/core_cm4.h:1291
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                    /* Enable SysTick IRQ and SysTick Timer */
  return (0);                                                  /* Function successful */
 8000eaa:	2300      	movs	r3, #0
E:\amistom1-master\amistom1-master\Amistom\lib\CMSIS\Include/core_cm4.h:1292
}
 8000eac:	4618      	mov	r0, r3
 8000eae:	3708      	adds	r7, #8
 8000eb0:	46bd      	mov	sp, r7
 8000eb2:	bd80      	pop	{r7, pc}
 8000eb4:	e000e010 	.word	0xe000e010

08000eb8 <Initialization_All>:
Initialization_All():
E:\amistom1-master\amistom1-master\Amistom\Debug/../src/main.c:39
MODE_TypeDef		mode_struct, struct_sample;

//----------------------------------------------------------------------------------------------------

inline void Initialization_All(void)
{
 8000eb8:	b580      	push	{r7, lr}
 8000eba:	b082      	sub	sp, #8
 8000ebc:	af00      	add	r7, sp, #0
E:\amistom1-master\amistom1-master\Amistom\Debug/../src/main.c:40
	init_outpin();
 8000ebe:	f000 fe25 	bl	8001b0c <init_outpin>
E:\amistom1-master\amistom1-master\Amistom\Debug/../src/main.c:41
	AdcInit();
 8000ec2:	f7ff feed 	bl	8000ca0 <AdcInit>
E:\amistom1-master\amistom1-master\Amistom\Debug/../src/main.c:42
	GlobalTimerInit();
 8000ec6:	f7ff fe61 	bl	8000b8c <GlobalTimerInit>
E:\amistom1-master\amistom1-master\Amistom\Debug/../src/main.c:43
	Button_Init();
 8000eca:	f7ff fa5d 	bl	8000388 <Button_Init>
E:\amistom1-master\amistom1-master\Amistom\Debug/../src/main.c:44
	init_meandr__gpio();
 8000ece:	f000 fd19 	bl	8001904 <init_meandr__gpio>
E:\amistom1-master\amistom1-master\Amistom\Debug/../src/main.c:45
	init_meandr_timer();
 8000ed2:	f000 fd45 	bl	8001960 <init_meandr_timer>
E:\amistom1-master\amistom1-master\Amistom\Debug/../src/main.c:46
	Init_Uart3();
 8000ed6:	f000 ff1f 	bl	8001d18 <Init_Uart3>
E:\amistom1-master\amistom1-master\Amistom\Debug/../src/main.c:50
	//TIM3_IRQHandler();

	NVIC_InitTypeDef NVIC_InitStructure_usart3;
			NVIC_InitStructure_usart3.NVIC_IRQChannel                   = USART3_IRQn;
 8000eda:	2327      	movs	r3, #39	; 0x27
 8000edc:	713b      	strb	r3, [r7, #4]
E:\amistom1-master\amistom1-master\Amistom\Debug/../src/main.c:51
			NVIC_InitStructure_usart3.NVIC_IRQChannelSubPriority        = 1;
 8000ede:	2301      	movs	r3, #1
 8000ee0:	71bb      	strb	r3, [r7, #6]
E:\amistom1-master\amistom1-master\Amistom\Debug/../src/main.c:52
			NVIC_InitStructure_usart3.NVIC_IRQChannelPreemptionPriority = 1;
 8000ee2:	2301      	movs	r3, #1
 8000ee4:	717b      	strb	r3, [r7, #5]
E:\amistom1-master\amistom1-master\Amistom\Debug/../src/main.c:53
			NVIC_InitStructure_usart3.NVIC_IRQChannelCmd                = ENABLE;
 8000ee6:	2301      	movs	r3, #1
 8000ee8:	71fb      	strb	r3, [r7, #7]
E:\amistom1-master\amistom1-master\Amistom\Debug/../src/main.c:54
			NVIC_Init (&NVIC_InitStructure_usart3);
 8000eea:	1d3b      	adds	r3, r7, #4
 8000eec:	4618      	mov	r0, r3
 8000eee:	f001 f815 	bl	8001f1c <NVIC_Init>
E:\amistom1-master\amistom1-master\Amistom\Debug/../src/main.c:56

			USART_ITConfig(USART3, USART_IT_RXNE, ENABLE);
 8000ef2:	482d      	ldr	r0, [pc, #180]	; (8000fa8 <Initialization_All+0xf0>)
 8000ef4:	f240 5125 	movw	r1, #1317	; 0x525
 8000ef8:	2201      	movs	r2, #1
 8000efa:	f002 fa6d 	bl	80033d8 <USART_ITConfig>
E:\amistom1-master\amistom1-master\Amistom\Debug/../src/main.c:59
			//state_err=2;
			//USART_ITConfig(USART3, USART_IT_ERR,  ENABLE);
			USART_ITConfig(USART3, USART_IT_TC,   DISABLE);
 8000efe:	482a      	ldr	r0, [pc, #168]	; (8000fa8 <Initialization_All+0xf0>)
 8000f00:	f240 6126 	movw	r1, #1574	; 0x626
 8000f04:	2200      	movs	r2, #0
 8000f06:	f002 fa67 	bl	80033d8 <USART_ITConfig>
E:\amistom1-master\amistom1-master\Amistom\Debug/../src/main.c:61
//	NVIC_conf();
		 display.a.port =	 	  GPIOH;
 8000f0a:	4b28      	ldr	r3, [pc, #160]	; (8000fac <Initialization_All+0xf4>)
 8000f0c:	4a28      	ldr	r2, [pc, #160]	; (8000fb0 <Initialization_All+0xf8>)
 8000f0e:	601a      	str	r2, [r3, #0]
E:\amistom1-master\amistom1-master\Amistom\Debug/../src/main.c:62
		 display.b.port =	 	  GPIOC;
 8000f10:	4b26      	ldr	r3, [pc, #152]	; (8000fac <Initialization_All+0xf4>)
 8000f12:	4a28      	ldr	r2, [pc, #160]	; (8000fb4 <Initialization_All+0xfc>)
 8000f14:	609a      	str	r2, [r3, #8]
E:\amistom1-master\amistom1-master\Amistom\Debug/../src/main.c:63
		 display.c.port =	 	  GPIOE;
 8000f16:	4b25      	ldr	r3, [pc, #148]	; (8000fac <Initialization_All+0xf4>)
 8000f18:	4a27      	ldr	r2, [pc, #156]	; (8000fb8 <Initialization_All+0x100>)
 8000f1a:	611a      	str	r2, [r3, #16]
E:\amistom1-master\amistom1-master\Amistom\Debug/../src/main.c:64
		 display.d.port = 		  GPIOE;
 8000f1c:	4b23      	ldr	r3, [pc, #140]	; (8000fac <Initialization_All+0xf4>)
 8000f1e:	4a26      	ldr	r2, [pc, #152]	; (8000fb8 <Initialization_All+0x100>)
 8000f20:	619a      	str	r2, [r3, #24]
E:\amistom1-master\amistom1-master\Amistom\Debug/../src/main.c:65
		 display.e.port = 		  GPIOE;
 8000f22:	4b22      	ldr	r3, [pc, #136]	; (8000fac <Initialization_All+0xf4>)
 8000f24:	4a24      	ldr	r2, [pc, #144]	; (8000fb8 <Initialization_All+0x100>)
 8000f26:	621a      	str	r2, [r3, #32]
E:\amistom1-master\amistom1-master\Amistom\Debug/../src/main.c:66
		 display.f.port =	 	  GPIOE;
 8000f28:	4b20      	ldr	r3, [pc, #128]	; (8000fac <Initialization_All+0xf4>)
 8000f2a:	4a23      	ldr	r2, [pc, #140]	; (8000fb8 <Initialization_All+0x100>)
 8000f2c:	629a      	str	r2, [r3, #40]	; 0x28
E:\amistom1-master\amistom1-master\Amistom\Debug/../src/main.c:67
		 display.g.port = 		  GPIOB;
 8000f2e:	4b1f      	ldr	r3, [pc, #124]	; (8000fac <Initialization_All+0xf4>)
 8000f30:	4a22      	ldr	r2, [pc, #136]	; (8000fbc <Initialization_All+0x104>)
 8000f32:	631a      	str	r2, [r3, #48]	; 0x30
E:\amistom1-master\amistom1-master\Amistom\Debug/../src/main.c:68
		 display.common[0].port = GPIOC;
 8000f34:	4b1d      	ldr	r3, [pc, #116]	; (8000fac <Initialization_All+0xf4>)
 8000f36:	4a1f      	ldr	r2, [pc, #124]	; (8000fb4 <Initialization_All+0xfc>)
 8000f38:	659a      	str	r2, [r3, #88]	; 0x58
E:\amistom1-master\amistom1-master\Amistom\Debug/../src/main.c:69
		 display.common[1].port = GPIOC;
 8000f3a:	4b1c      	ldr	r3, [pc, #112]	; (8000fac <Initialization_All+0xf4>)
 8000f3c:	4a1d      	ldr	r2, [pc, #116]	; (8000fb4 <Initialization_All+0xfc>)
 8000f3e:	661a      	str	r2, [r3, #96]	; 0x60
E:\amistom1-master\amistom1-master\Amistom\Debug/../src/main.c:70
		 display.common[2].port = GPIOH;
 8000f40:	4b1a      	ldr	r3, [pc, #104]	; (8000fac <Initialization_All+0xf4>)
 8000f42:	4a1b      	ldr	r2, [pc, #108]	; (8000fb0 <Initialization_All+0xf8>)
 8000f44:	669a      	str	r2, [r3, #104]	; 0x68
E:\amistom1-master\amistom1-master\Amistom\Debug/../src/main.c:71
		 display.dot.port = 	  GPIOB;
 8000f46:	4b19      	ldr	r3, [pc, #100]	; (8000fac <Initialization_All+0xf4>)
 8000f48:	4a1c      	ldr	r2, [pc, #112]	; (8000fbc <Initialization_All+0x104>)
 8000f4a:	639a      	str	r2, [r3, #56]	; 0x38
E:\amistom1-master\amistom1-master\Amistom\Debug/../src/main.c:73

		 display.a.pin = 		GPIO_Pin_0;
 8000f4c:	4b17      	ldr	r3, [pc, #92]	; (8000fac <Initialization_All+0xf4>)
 8000f4e:	2201      	movs	r2, #1
 8000f50:	809a      	strh	r2, [r3, #4]
E:\amistom1-master\amistom1-master\Amistom\Debug/../src/main.c:74
		 display.b.pin = 		GPIO_Pin_14;
 8000f52:	4b16      	ldr	r3, [pc, #88]	; (8000fac <Initialization_All+0xf4>)
 8000f54:	f44f 4280 	mov.w	r2, #16384	; 0x4000
 8000f58:	819a      	strh	r2, [r3, #12]
E:\amistom1-master\amistom1-master\Amistom\Debug/../src/main.c:75
		 display.c.pin = 		GPIO_Pin_6;
 8000f5a:	4b14      	ldr	r3, [pc, #80]	; (8000fac <Initialization_All+0xf4>)
 8000f5c:	2240      	movs	r2, #64	; 0x40
 8000f5e:	829a      	strh	r2, [r3, #20]
E:\amistom1-master\amistom1-master\Amistom\Debug/../src/main.c:76
		 display.d.pin = 		GPIO_Pin_4;
 8000f60:	4b12      	ldr	r3, [pc, #72]	; (8000fac <Initialization_All+0xf4>)
 8000f62:	2210      	movs	r2, #16
 8000f64:	839a      	strh	r2, [r3, #28]
E:\amistom1-master\amistom1-master\Amistom\Debug/../src/main.c:77
		 display.e.pin = 		GPIO_Pin_2;
 8000f66:	4b11      	ldr	r3, [pc, #68]	; (8000fac <Initialization_All+0xf4>)
 8000f68:	2204      	movs	r2, #4
 8000f6a:	849a      	strh	r2, [r3, #36]	; 0x24
E:\amistom1-master\amistom1-master\Amistom\Debug/../src/main.c:78
		 display.f.pin = 		GPIO_Pin_0;
 8000f6c:	4b0f      	ldr	r3, [pc, #60]	; (8000fac <Initialization_All+0xf4>)
 8000f6e:	2201      	movs	r2, #1
 8000f70:	859a      	strh	r2, [r3, #44]	; 0x2c
E:\amistom1-master\amistom1-master\Amistom\Debug/../src/main.c:79
		 display.g.pin = 		GPIO_Pin_8;
 8000f72:	4b0e      	ldr	r3, [pc, #56]	; (8000fac <Initialization_All+0xf4>)
 8000f74:	f44f 7280 	mov.w	r2, #256	; 0x100
 8000f78:	869a      	strh	r2, [r3, #52]	; 0x34
E:\amistom1-master\amistom1-master\Amistom\Debug/../src/main.c:81

		 display.common[0].pin = 	GPIO_Pin_13;
 8000f7a:	4b0c      	ldr	r3, [pc, #48]	; (8000fac <Initialization_All+0xf4>)
 8000f7c:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 8000f80:	f8a3 205c 	strh.w	r2, [r3, #92]	; 0x5c
E:\amistom1-master\amistom1-master\Amistom\Debug/../src/main.c:82
		 display.common[1].pin = 	GPIO_Pin_15;
 8000f84:	4b09      	ldr	r3, [pc, #36]	; (8000fac <Initialization_All+0xf4>)
 8000f86:	f44f 4200 	mov.w	r2, #32768	; 0x8000
 8000f8a:	f8a3 2064 	strh.w	r2, [r3, #100]	; 0x64
E:\amistom1-master\amistom1-master\Amistom\Debug/../src/main.c:83
		 display.common[2].pin = 	GPIO_Pin_1;
 8000f8e:	4b07      	ldr	r3, [pc, #28]	; (8000fac <Initialization_All+0xf4>)
 8000f90:	2202      	movs	r2, #2
 8000f92:	f8a3 206c 	strh.w	r2, [r3, #108]	; 0x6c
E:\amistom1-master\amistom1-master\Amistom\Debug/../src/main.c:84
		 display.dot.pin = 			GPIO_Pin_6;
 8000f96:	4b05      	ldr	r3, [pc, #20]	; (8000fac <Initialization_All+0xf4>)
 8000f98:	2240      	movs	r2, #64	; 0x40
 8000f9a:	879a      	strh	r2, [r3, #60]	; 0x3c
E:\amistom1-master\amistom1-master\Amistom\Debug/../src/main.c:86

		 DI_Init(&display);
 8000f9c:	4803      	ldr	r0, [pc, #12]	; (8000fac <Initialization_All+0xf4>)
 8000f9e:	f7ff fd0b 	bl	80009b8 <DI_Init>
E:\amistom1-master\amistom1-master\Amistom\Debug/../src/main.c:87
}
 8000fa2:	3708      	adds	r7, #8
 8000fa4:	46bd      	mov	sp, r7
 8000fa6:	bd80      	pop	{r7, pc}
 8000fa8:	40004800 	.word	0x40004800
 8000fac:	200005c8 	.word	0x200005c8
 8000fb0:	40021c00 	.word	0x40021c00
 8000fb4:	40020800 	.word	0x40020800
 8000fb8:	40021000 	.word	0x40021000
 8000fbc:	40020400 	.word	0x40020400

08000fc0 <SysTick_Handler>:
SysTick_Handler():
E:\amistom1-master\amistom1-master\Amistom\Debug/../src/main.c:89

void SysTick_Handler (void){
 8000fc0:	b580      	push	{r7, lr}
 8000fc2:	af00      	add	r7, sp, #0
E:\amistom1-master\amistom1-master\Amistom\Debug/../src/main.c:90
	DI_TimerHandler(&display);
 8000fc4:	4805      	ldr	r0, [pc, #20]	; (8000fdc <SysTick_Handler+0x1c>)
 8000fc6:	f7ff fcbf 	bl	8000948 <DI_TimerHandler>
E:\amistom1-master\amistom1-master\Amistom\Debug/../src/main.c:91
	++systick_ms;
 8000fca:	4b05      	ldr	r3, [pc, #20]	; (8000fe0 <SysTick_Handler+0x20>)
 8000fcc:	881b      	ldrh	r3, [r3, #0]
 8000fce:	b29b      	uxth	r3, r3
 8000fd0:	3301      	adds	r3, #1
 8000fd2:	b29a      	uxth	r2, r3
 8000fd4:	4b02      	ldr	r3, [pc, #8]	; (8000fe0 <SysTick_Handler+0x20>)
 8000fd6:	801a      	strh	r2, [r3, #0]
E:\amistom1-master\amistom1-master\Amistom\Debug/../src/main.c:92
}
 8000fd8:	bd80      	pop	{r7, pc}
 8000fda:	bf00      	nop
 8000fdc:	200005c8 	.word	0x200005c8
 8000fe0:	20000658 	.word	0x20000658

08000fe4 <main>:
main():
E:\amistom1-master\amistom1-master\Amistom\Debug/../src/main.c:95
//----------------------------------------------------------------------------------------------------
int main(void)
{
 8000fe4:	b590      	push	{r4, r7, lr}
 8000fe6:	b083      	sub	sp, #12
 8000fe8:	af00      	add	r7, sp, #0
E:\amistom1-master\amistom1-master\Amistom\Debug/../src/main.c:96
	Initialization_All();
 8000fea:	f7ff ff65 	bl	8000eb8 <Initialization_All>
E:\amistom1-master\amistom1-master\Amistom\Debug/../src/main.c:97
	uint8_t pat_count, counter1, meandre_ok = 0;
 8000fee:	2300      	movs	r3, #0
 8000ff0:	717b      	strb	r3, [r7, #5]
E:\amistom1-master\amistom1-master\Amistom\Debug/../src/main.c:98
	SysTick_Config(SystemCoreClock / 1000);//200000
 8000ff2:	4b99      	ldr	r3, [pc, #612]	; (8001258 <main+0x274>)
 8000ff4:	681b      	ldr	r3, [r3, #0]
 8000ff6:	4a99      	ldr	r2, [pc, #612]	; (800125c <main+0x278>)
 8000ff8:	fba2 2303 	umull	r2, r3, r2, r3
 8000ffc:	099b      	lsrs	r3, r3, #6
 8000ffe:	4618      	mov	r0, r3
 8001000:	f7ff ff38 	bl	8000e74 <SysTick_Config>
E:\amistom1-master\amistom1-master\Amistom\Debug/../src/main.c:100

	if (Button_test() == false) 					   state_err[4] = 0x04;
 8001004:	f7ff fa30 	bl	8000468 <Button_test>
 8001008:	4603      	mov	r3, r0
 800100a:	f083 0301 	eor.w	r3, r3, #1
 800100e:	b2db      	uxtb	r3, r3
 8001010:	2b00      	cmp	r3, #0
 8001012:	d002      	beq.n	800101a <main+0x36>
E:\amistom1-master\amistom1-master\Amistom\Debug/../src/main.c:100 (discriminator 1)
 8001014:	4b92      	ldr	r3, [pc, #584]	; (8001260 <main+0x27c>)
 8001016:	2204      	movs	r2, #4
 8001018:	711a      	strb	r2, [r3, #4]
E:\amistom1-master\amistom1-master\Amistom\Debug/../src/main.c:101
	if (GPIO_ReadInputDataBit(GPIOB, GPIO_Pin_0) == 0) state_err[6] = 0x06;
 800101a:	4892      	ldr	r0, [pc, #584]	; (8001264 <main+0x280>)
 800101c:	2101      	movs	r1, #1
 800101e:	f001 fbff 	bl	8002820 <GPIO_ReadInputDataBit>
 8001022:	4603      	mov	r3, r0
 8001024:	2b00      	cmp	r3, #0
 8001026:	d102      	bne.n	800102e <main+0x4a>
E:\amistom1-master\amistom1-master\Amistom\Debug/../src/main.c:101 (discriminator 1)
 8001028:	4b8d      	ldr	r3, [pc, #564]	; (8001260 <main+0x27c>)
 800102a:	2206      	movs	r2, #6
 800102c:	719a      	strb	r2, [r3, #6]
E:\amistom1-master\amistom1-master\Amistom\Debug/../src/main.c:102
	if (GPIO_ReadInputDataBit(GPIOB, GPIO_Pin_1) == 0) state_err[8] = 0x08;
 800102e:	488d      	ldr	r0, [pc, #564]	; (8001264 <main+0x280>)
 8001030:	2102      	movs	r1, #2
 8001032:	f001 fbf5 	bl	8002820 <GPIO_ReadInputDataBit>
 8001036:	4603      	mov	r3, r0
 8001038:	2b00      	cmp	r3, #0
 800103a:	d102      	bne.n	8001042 <main+0x5e>
E:\amistom1-master\amistom1-master\Amistom\Debug/../src/main.c:102 (discriminator 1)
 800103c:	4b88      	ldr	r3, [pc, #544]	; (8001260 <main+0x27c>)
 800103e:	2208      	movs	r2, #8
 8001040:	721a      	strb	r2, [r3, #8]
E:\amistom1-master\amistom1-master\Amistom\Debug/../src/main.c:103
	if (meandr_test(GPIOB, GPIO_Pin_0) == true)		   state_err[7] = 0x07;
 8001042:	4888      	ldr	r0, [pc, #544]	; (8001264 <main+0x280>)
 8001044:	2101      	movs	r1, #1
 8001046:	f000 fcc5 	bl	80019d4 <meandr_test>
 800104a:	4603      	mov	r3, r0
 800104c:	2b00      	cmp	r3, #0
 800104e:	d002      	beq.n	8001056 <main+0x72>
E:\amistom1-master\amistom1-master\Amistom\Debug/../src/main.c:103 (discriminator 1)
 8001050:	4b83      	ldr	r3, [pc, #524]	; (8001260 <main+0x27c>)
 8001052:	2207      	movs	r2, #7
 8001054:	71da      	strb	r2, [r3, #7]
E:\amistom1-master\amistom1-master\Amistom\Debug/../src/main.c:104
	if (meandr_test(GPIOB, GPIO_Pin_1) == true)		   {state_err[9] = 0x09;
 8001056:	4883      	ldr	r0, [pc, #524]	; (8001264 <main+0x280>)
 8001058:	2102      	movs	r1, #2
 800105a:	f000 fcbb 	bl	80019d4 <meandr_test>
 800105e:	4603      	mov	r3, r0
 8001060:	2b00      	cmp	r3, #0
 8001062:	d00a      	beq.n	800107a <main+0x96>
E:\amistom1-master\amistom1-master\Amistom\Debug/../src/main.c:104 (discriminator 1)
 8001064:	4b7e      	ldr	r3, [pc, #504]	; (8001260 <main+0x27c>)
 8001066:	2209      	movs	r2, #9
 8001068:	725a      	strb	r2, [r3, #9]
E:\amistom1-master\amistom1-master\Amistom\Debug/../src/main.c:105 (discriminator 1)
	GPIO_SetBits(GPIOC, GPIO_Pin_7), GPIO_SetBits(GPIOC, GPIO_Pin_6);}//вкл индикатор излучение, вкл бипер
 800106a:	487f      	ldr	r0, [pc, #508]	; (8001268 <main+0x284>)
 800106c:	2180      	movs	r1, #128	; 0x80
 800106e:	f001 fbff 	bl	8002870 <GPIO_SetBits>
 8001072:	487d      	ldr	r0, [pc, #500]	; (8001268 <main+0x284>)
 8001074:	2140      	movs	r1, #64	; 0x40
 8001076:	f001 fbfb 	bl	8002870 <GPIO_SetBits>
E:\amistom1-master\amistom1-master\Amistom\Debug/../src/main.c:107

	Display(&display, struct_sample.voltage_correction*struct_sample.man_exposition*20);//длительность экспозиции мс
 800107a:	4b7c      	ldr	r3, [pc, #496]	; (800126c <main+0x288>)
 800107c:	791b      	ldrb	r3, [r3, #4]
 800107e:	b29a      	uxth	r2, r3
 8001080:	4b7a      	ldr	r3, [pc, #488]	; (800126c <main+0x288>)
 8001082:	78db      	ldrb	r3, [r3, #3]
 8001084:	b29b      	uxth	r3, r3
 8001086:	fb12 f303 	smulbb	r3, r2, r3
 800108a:	b29b      	uxth	r3, r3
 800108c:	461a      	mov	r2, r3
 800108e:	0092      	lsls	r2, r2, #2
 8001090:	4413      	add	r3, r2
 8001092:	009b      	lsls	r3, r3, #2
 8001094:	b29b      	uxth	r3, r3
 8001096:	4876      	ldr	r0, [pc, #472]	; (8001270 <main+0x28c>)
 8001098:	4619      	mov	r1, r3
 800109a:	f7ff fd5d 	bl	8000b58 <Display>
E:\amistom1-master\amistom1-master\Amistom\Debug/../src/main.c:115
	//main loop
	while(1)
	{
		wait_label:

		meandr_auto();
 800109e:	f000 fb87 	bl	80017b0 <meandr_auto>
E:\amistom1-master\amistom1-master\Amistom\Debug/../src/main.c:118

// Выбор пациента
			if(Button_OnClick(B_PAT) == 1)	++pat_count;
 80010a2:	2001      	movs	r0, #1
 80010a4:	f7ff f9b6 	bl	8000414 <Button_OnClick>
 80010a8:	4603      	mov	r3, r0
 80010aa:	2b00      	cmp	r3, #0
 80010ac:	d002      	beq.n	80010b4 <main+0xd0>
E:\amistom1-master\amistom1-master\Amistom\Debug/../src/main.c:118 (discriminator 1)
 80010ae:	79fb      	ldrb	r3, [r7, #7]
 80010b0:	3301      	adds	r3, #1
 80010b2:	71fb      	strb	r3, [r7, #7]
E:\amistom1-master\amistom1-master\Amistom\Debug/../src/main.c:120

		    if (pat_count > 3)  pat_count = 1;
 80010b4:	79fb      	ldrb	r3, [r7, #7]
 80010b6:	2b03      	cmp	r3, #3
 80010b8:	d901      	bls.n	80010be <main+0xda>
E:\amistom1-master\amistom1-master\Amistom\Debug/../src/main.c:120 (discriminator 1)
 80010ba:	2301      	movs	r3, #1
 80010bc:	71fb      	strb	r3, [r7, #7]
E:\amistom1-master\amistom1-master\Amistom\Debug/../src/main.c:121
		    switch(pat_count) {
 80010be:	79fb      	ldrb	r3, [r7, #7]
 80010c0:	2b02      	cmp	r3, #2
 80010c2:	d018      	beq.n	80010f6 <main+0x112>
 80010c4:	2b03      	cmp	r3, #3
 80010c6:	d02b      	beq.n	8001120 <main+0x13c>
 80010c8:	2b01      	cmp	r3, #1
 80010ca:	d13f      	bne.n	800114c <main+0x168>
E:\amistom1-master\amistom1-master\Amistom\Debug/../src/main.c:122
		    		    	case 1: {GPIO_SetBits(GPIOB, GPIO_Pin_3);	GPIO_ResetBits(GPIOD, GPIO_Pin_6);	GPIO_ResetBits(GPIOD, GPIO_Pin_4); \
 80010cc:	4865      	ldr	r0, [pc, #404]	; (8001264 <main+0x280>)
 80010ce:	2108      	movs	r1, #8
 80010d0:	f001 fbce 	bl	8002870 <GPIO_SetBits>
 80010d4:	4867      	ldr	r0, [pc, #412]	; (8001274 <main+0x290>)
 80010d6:	2140      	movs	r1, #64	; 0x40
 80010d8:	f001 fbd8 	bl	800288c <GPIO_ResetBits>
 80010dc:	4865      	ldr	r0, [pc, #404]	; (8001274 <main+0x290>)
 80010de:	2110      	movs	r1, #16
 80010e0:	f001 fbd4 	bl	800288c <GPIO_ResetBits>
E:\amistom1-master\amistom1-master\Amistom\Debug/../src/main.c:123
		    		    	DI_Display(&display, 3, 0);\
 80010e4:	4862      	ldr	r0, [pc, #392]	; (8001270 <main+0x28c>)
 80010e6:	2103      	movs	r1, #3
 80010e8:	2200      	movs	r2, #0
 80010ea:	f7ff fce5 	bl	8000ab8 <DI_Display>
E:\amistom1-master\amistom1-master\Amistom\Debug/../src/main.c:124
		    		    	struct_sample.patient_type = PAT1;} break;
 80010ee:	4b5f      	ldr	r3, [pc, #380]	; (800126c <main+0x288>)
 80010f0:	2201      	movs	r2, #1
 80010f2:	701a      	strb	r2, [r3, #0]
E:\amistom1-master\amistom1-master\Amistom\Debug/../src/main.c:122
// Выбор пациента
			if(Button_OnClick(B_PAT) == 1)	++pat_count;

		    if (pat_count > 3)  pat_count = 1;
		    switch(pat_count) {
		    		    	case 1: {GPIO_SetBits(GPIOB, GPIO_Pin_3);	GPIO_ResetBits(GPIOD, GPIO_Pin_6);	GPIO_ResetBits(GPIOD, GPIO_Pin_4); \
 80010f4:	e037      	b.n	8001166 <main+0x182>
E:\amistom1-master\amistom1-master\Amistom\Debug/../src/main.c:125
		    		    	DI_Display(&display, 3, 0);\
		    		    	struct_sample.patient_type = PAT1;} break;
		    		    	case 2: {GPIO_ResetBits(GPIOB, GPIO_Pin_3);	GPIO_SetBits(GPIOD, GPIO_Pin_6);	GPIO_ResetBits(GPIOD, GPIO_Pin_4);\
 80010f6:	485b      	ldr	r0, [pc, #364]	; (8001264 <main+0x280>)
 80010f8:	2108      	movs	r1, #8
 80010fa:	f001 fbc7 	bl	800288c <GPIO_ResetBits>
 80010fe:	485d      	ldr	r0, [pc, #372]	; (8001274 <main+0x290>)
 8001100:	2140      	movs	r1, #64	; 0x40
 8001102:	f001 fbb5 	bl	8002870 <GPIO_SetBits>
 8001106:	485b      	ldr	r0, [pc, #364]	; (8001274 <main+0x290>)
 8001108:	2110      	movs	r1, #16
 800110a:	f001 fbbf 	bl	800288c <GPIO_ResetBits>
E:\amistom1-master\amistom1-master\Amistom\Debug/../src/main.c:126
		    		    	DI_Display(&display, 33, 0);\
 800110e:	4858      	ldr	r0, [pc, #352]	; (8001270 <main+0x28c>)
 8001110:	2121      	movs	r1, #33	; 0x21
 8001112:	2200      	movs	r2, #0
 8001114:	f7ff fcd0 	bl	8000ab8 <DI_Display>
E:\amistom1-master\amistom1-master\Amistom\Debug/../src/main.c:127
		    		    	struct_sample.patient_type = PAT2;} break;
 8001118:	4b54      	ldr	r3, [pc, #336]	; (800126c <main+0x288>)
 800111a:	2202      	movs	r2, #2
 800111c:	701a      	strb	r2, [r3, #0]
E:\amistom1-master\amistom1-master\Amistom\Debug/../src/main.c:125
		    if (pat_count > 3)  pat_count = 1;
		    switch(pat_count) {
		    		    	case 1: {GPIO_SetBits(GPIOB, GPIO_Pin_3);	GPIO_ResetBits(GPIOD, GPIO_Pin_6);	GPIO_ResetBits(GPIOD, GPIO_Pin_4); \
		    		    	DI_Display(&display, 3, 0);\
		    		    	struct_sample.patient_type = PAT1;} break;
		    		    	case 2: {GPIO_ResetBits(GPIOB, GPIO_Pin_3);	GPIO_SetBits(GPIOD, GPIO_Pin_6);	GPIO_ResetBits(GPIOD, GPIO_Pin_4);\
 800111e:	e022      	b.n	8001166 <main+0x182>
E:\amistom1-master\amistom1-master\Amistom\Debug/../src/main.c:128
		    		    	DI_Display(&display, 33, 0);\
		    		    	struct_sample.patient_type = PAT2;} break;
		    		    	case 3: {GPIO_ResetBits(GPIOB, GPIO_Pin_3);	GPIO_ResetBits(GPIOD, GPIO_Pin_6);	GPIO_SetBits(GPIOD, GPIO_Pin_4);\
 8001120:	4850      	ldr	r0, [pc, #320]	; (8001264 <main+0x280>)
 8001122:	2108      	movs	r1, #8
 8001124:	f001 fbb2 	bl	800288c <GPIO_ResetBits>
 8001128:	4852      	ldr	r0, [pc, #328]	; (8001274 <main+0x290>)
 800112a:	2140      	movs	r1, #64	; 0x40
 800112c:	f001 fbae 	bl	800288c <GPIO_ResetBits>
 8001130:	4850      	ldr	r0, [pc, #320]	; (8001274 <main+0x290>)
 8001132:	2110      	movs	r1, #16
 8001134:	f001 fb9c 	bl	8002870 <GPIO_SetBits>
E:\amistom1-master\amistom1-master\Amistom\Debug/../src/main.c:129
		    		    	DI_Display(&display, 888, 0);\
 8001138:	484d      	ldr	r0, [pc, #308]	; (8001270 <main+0x28c>)
 800113a:	f44f 715e 	mov.w	r1, #888	; 0x378
 800113e:	2200      	movs	r2, #0
 8001140:	f7ff fcba 	bl	8000ab8 <DI_Display>
E:\amistom1-master\amistom1-master\Amistom\Debug/../src/main.c:130
		    		    	struct_sample.patient_type = PAT3;} break;
 8001144:	4b49      	ldr	r3, [pc, #292]	; (800126c <main+0x288>)
 8001146:	2203      	movs	r2, #3
 8001148:	701a      	strb	r2, [r3, #0]
E:\amistom1-master\amistom1-master\Amistom\Debug/../src/main.c:128
		    		    	DI_Display(&display, 3, 0);\
		    		    	struct_sample.patient_type = PAT1;} break;
		    		    	case 2: {GPIO_ResetBits(GPIOB, GPIO_Pin_3);	GPIO_SetBits(GPIOD, GPIO_Pin_6);	GPIO_ResetBits(GPIOD, GPIO_Pin_4);\
		    		    	DI_Display(&display, 33, 0);\
		    		    	struct_sample.patient_type = PAT2;} break;
		    		    	case 3: {GPIO_ResetBits(GPIOB, GPIO_Pin_3);	GPIO_ResetBits(GPIOD, GPIO_Pin_6);	GPIO_SetBits(GPIOD, GPIO_Pin_4);\
 800114a:	e00c      	b.n	8001166 <main+0x182>
E:\amistom1-master\amistom1-master\Amistom\Debug/../src/main.c:131
		    		    	DI_Display(&display, 888, 0);\
		    		    	struct_sample.patient_type = PAT3;} break;
		    		    	default:{GPIO_ResetBits(GPIOB, GPIO_Pin_3);	GPIO_ResetBits(GPIOD, GPIO_Pin_6);	GPIO_ResetBits(GPIOD, GPIO_Pin_4);}	break;
 800114c:	4845      	ldr	r0, [pc, #276]	; (8001264 <main+0x280>)
 800114e:	2108      	movs	r1, #8
 8001150:	f001 fb9c 	bl	800288c <GPIO_ResetBits>
 8001154:	4847      	ldr	r0, [pc, #284]	; (8001274 <main+0x290>)
 8001156:	2140      	movs	r1, #64	; 0x40
 8001158:	f001 fb98 	bl	800288c <GPIO_ResetBits>
 800115c:	4845      	ldr	r0, [pc, #276]	; (8001274 <main+0x290>)
 800115e:	2110      	movs	r1, #16
 8001160:	f001 fb94 	bl	800288c <GPIO_ResetBits>
 8001164:	bf00      	nop
E:\amistom1-master\amistom1-master\Amistom\Debug/../src/main.c:135
		   }

//Выбор пленки
		    if(Button_OnClick(B_FILM) == 1)	++film_count;
 8001166:	200b      	movs	r0, #11
 8001168:	f7ff f954 	bl	8000414 <Button_OnClick>
 800116c:	4603      	mov	r3, r0
 800116e:	2b00      	cmp	r3, #0
 8001170:	d005      	beq.n	800117e <main+0x19a>
E:\amistom1-master\amistom1-master\Amistom\Debug/../src/main.c:135 (discriminator 1)
 8001172:	4b41      	ldr	r3, [pc, #260]	; (8001278 <main+0x294>)
 8001174:	781b      	ldrb	r3, [r3, #0]
 8001176:	3301      	adds	r3, #1
 8001178:	b2da      	uxtb	r2, r3
 800117a:	4b3f      	ldr	r3, [pc, #252]	; (8001278 <main+0x294>)
 800117c:	701a      	strb	r2, [r3, #0]
E:\amistom1-master\amistom1-master\Amistom\Debug/../src/main.c:137

		    if (film_count > 3)  film_count = 1;
 800117e:	4b3e      	ldr	r3, [pc, #248]	; (8001278 <main+0x294>)
 8001180:	781b      	ldrb	r3, [r3, #0]
 8001182:	2b03      	cmp	r3, #3
 8001184:	d902      	bls.n	800118c <main+0x1a8>
E:\amistom1-master\amistom1-master\Amistom\Debug/../src/main.c:137 (discriminator 1)
 8001186:	4b3c      	ldr	r3, [pc, #240]	; (8001278 <main+0x294>)
 8001188:	2201      	movs	r2, #1
 800118a:	701a      	strb	r2, [r3, #0]
E:\amistom1-master\amistom1-master\Amistom\Debug/../src/main.c:138
		    switch(pat_count) {
 800118c:	79fb      	ldrb	r3, [r7, #7]
 800118e:	2b02      	cmp	r3, #2
 8001190:	d016      	beq.n	80011c0 <main+0x1dc>
 8001192:	2b03      	cmp	r3, #3
 8001194:	d027      	beq.n	80011e6 <main+0x202>
 8001196:	2b01      	cmp	r3, #1
 8001198:	d138      	bne.n	800120c <main+0x228>
E:\amistom1-master\amistom1-master\Amistom\Debug/../src/main.c:139
		    		    		case 1: {GPIO_SetBits(GPIOA, GPIO_Pin_15);	GPIO_ResetBits(GPIOA, GPIO_Pin_13);	GPIO_ResetBits(GPIOA, GPIO_Pin_9);\
 800119a:	4838      	ldr	r0, [pc, #224]	; (800127c <main+0x298>)
 800119c:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 80011a0:	f001 fb66 	bl	8002870 <GPIO_SetBits>
 80011a4:	4835      	ldr	r0, [pc, #212]	; (800127c <main+0x298>)
 80011a6:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 80011aa:	f001 fb6f 	bl	800288c <GPIO_ResetBits>
 80011ae:	4833      	ldr	r0, [pc, #204]	; (800127c <main+0x298>)
 80011b0:	f44f 7100 	mov.w	r1, #512	; 0x200
 80011b4:	f001 fb6a 	bl	800288c <GPIO_ResetBits>
E:\amistom1-master\amistom1-master\Amistom\Debug/../src/main.c:140
		    		    		struct_sample.film = FILM_1;} break;
 80011b8:	4b2c      	ldr	r3, [pc, #176]	; (800126c <main+0x288>)
 80011ba:	220a      	movs	r2, #10
 80011bc:	709a      	strb	r2, [r3, #2]
E:\amistom1-master\amistom1-master\Amistom\Debug/../src/main.c:139
//Выбор пленки
		    if(Button_OnClick(B_FILM) == 1)	++film_count;

		    if (film_count > 3)  film_count = 1;
		    switch(pat_count) {
		    		    		case 1: {GPIO_SetBits(GPIOA, GPIO_Pin_15);	GPIO_ResetBits(GPIOA, GPIO_Pin_13);	GPIO_ResetBits(GPIOA, GPIO_Pin_9);\
 80011be:	e035      	b.n	800122c <main+0x248>
E:\amistom1-master\amistom1-master\Amistom\Debug/../src/main.c:141
		    		    		struct_sample.film = FILM_1;} break;
		    		    		case 2: {GPIO_ResetBits(GPIOA, GPIO_Pin_15);GPIO_SetBits(GPIOA, GPIO_Pin_13);	GPIO_ResetBits(GPIOA, GPIO_Pin_9);\
 80011c0:	482e      	ldr	r0, [pc, #184]	; (800127c <main+0x298>)
 80011c2:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 80011c6:	f001 fb61 	bl	800288c <GPIO_ResetBits>
 80011ca:	482c      	ldr	r0, [pc, #176]	; (800127c <main+0x298>)
 80011cc:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 80011d0:	f001 fb4e 	bl	8002870 <GPIO_SetBits>
 80011d4:	4829      	ldr	r0, [pc, #164]	; (800127c <main+0x298>)
 80011d6:	f44f 7100 	mov.w	r1, #512	; 0x200
 80011da:	f001 fb57 	bl	800288c <GPIO_ResetBits>
E:\amistom1-master\amistom1-master\Amistom\Debug/../src/main.c:142
		    		    		struct_sample.film = FILM_2;} break;
 80011de:	4b23      	ldr	r3, [pc, #140]	; (800126c <main+0x288>)
 80011e0:	2207      	movs	r2, #7
 80011e2:	709a      	strb	r2, [r3, #2]
E:\amistom1-master\amistom1-master\Amistom\Debug/../src/main.c:141

		    if (film_count > 3)  film_count = 1;
		    switch(pat_count) {
		    		    		case 1: {GPIO_SetBits(GPIOA, GPIO_Pin_15);	GPIO_ResetBits(GPIOA, GPIO_Pin_13);	GPIO_ResetBits(GPIOA, GPIO_Pin_9);\
		    		    		struct_sample.film = FILM_1;} break;
		    		    		case 2: {GPIO_ResetBits(GPIOA, GPIO_Pin_15);GPIO_SetBits(GPIOA, GPIO_Pin_13);	GPIO_ResetBits(GPIOA, GPIO_Pin_9);\
 80011e4:	e022      	b.n	800122c <main+0x248>
E:\amistom1-master\amistom1-master\Amistom\Debug/../src/main.c:143
		    		    		struct_sample.film = FILM_2;} break;
		    		    		case 3: {GPIO_ResetBits(GPIOA, GPIO_Pin_15);GPIO_ResetBits(GPIOA, GPIO_Pin_13);	GPIO_SetBits(GPIOA, GPIO_Pin_9);\
 80011e6:	4825      	ldr	r0, [pc, #148]	; (800127c <main+0x298>)
 80011e8:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 80011ec:	f001 fb4e 	bl	800288c <GPIO_ResetBits>
 80011f0:	4822      	ldr	r0, [pc, #136]	; (800127c <main+0x298>)
 80011f2:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 80011f6:	f001 fb49 	bl	800288c <GPIO_ResetBits>
 80011fa:	4820      	ldr	r0, [pc, #128]	; (800127c <main+0x298>)
 80011fc:	f44f 7100 	mov.w	r1, #512	; 0x200
 8001200:	f001 fb36 	bl	8002870 <GPIO_SetBits>
E:\amistom1-master\amistom1-master\Amistom\Debug/../src/main.c:144
		    		    		struct_sample.film = FILM_3;} break;
 8001204:	4b19      	ldr	r3, [pc, #100]	; (800126c <main+0x288>)
 8001206:	2202      	movs	r2, #2
 8001208:	709a      	strb	r2, [r3, #2]
E:\amistom1-master\amistom1-master\Amistom\Debug/../src/main.c:143
		    switch(pat_count) {
		    		    		case 1: {GPIO_SetBits(GPIOA, GPIO_Pin_15);	GPIO_ResetBits(GPIOA, GPIO_Pin_13);	GPIO_ResetBits(GPIOA, GPIO_Pin_9);\
		    		    		struct_sample.film = FILM_1;} break;
		    		    		case 2: {GPIO_ResetBits(GPIOA, GPIO_Pin_15);GPIO_SetBits(GPIOA, GPIO_Pin_13);	GPIO_ResetBits(GPIOA, GPIO_Pin_9);\
		    		    		struct_sample.film = FILM_2;} break;
		    		    		case 3: {GPIO_ResetBits(GPIOA, GPIO_Pin_15);GPIO_ResetBits(GPIOA, GPIO_Pin_13);	GPIO_SetBits(GPIOA, GPIO_Pin_9);\
 800120a:	e00f      	b.n	800122c <main+0x248>
E:\amistom1-master\amistom1-master\Amistom\Debug/../src/main.c:145
		    		    		struct_sample.film = FILM_3;} break;
		    		    		default:{GPIO_ResetBits(GPIOA, GPIO_Pin_15);GPIO_ResetBits(GPIOA, GPIO_Pin_13);	GPIO_ResetBits(GPIOA, GPIO_Pin_9);}	break;
 800120c:	481b      	ldr	r0, [pc, #108]	; (800127c <main+0x298>)
 800120e:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 8001212:	f001 fb3b 	bl	800288c <GPIO_ResetBits>
 8001216:	4819      	ldr	r0, [pc, #100]	; (800127c <main+0x298>)
 8001218:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 800121c:	f001 fb36 	bl	800288c <GPIO_ResetBits>
 8001220:	4816      	ldr	r0, [pc, #88]	; (800127c <main+0x298>)
 8001222:	f44f 7100 	mov.w	r1, #512	; 0x200
 8001226:	f001 fb31 	bl	800288c <GPIO_ResetBits>
 800122a:	bf00      	nop
E:\amistom1-master\amistom1-master\Amistom\Debug/../src/main.c:149
		    }

// Кнопка безопасности
		    if(Button_OnClick(B_SAFE) == 1) {
 800122c:	2002      	movs	r0, #2
 800122e:	f7ff f8f1 	bl	8000414 <Button_OnClick>
 8001232:	4603      	mov	r3, r0
 8001234:	2b00      	cmp	r3, #0
 8001236:	d031      	beq.n	800129c <main+0x2b8>
E:\amistom1-master\amistom1-master\Amistom\Debug/../src/main.c:150
		    		if (!b_Safe) {
 8001238:	4b11      	ldr	r3, [pc, #68]	; (8001280 <main+0x29c>)
 800123a:	781b      	ldrb	r3, [r3, #0]
 800123c:	f083 0301 	eor.w	r3, r3, #1
 8001240:	b2db      	uxtb	r3, r3
 8001242:	2b00      	cmp	r3, #0
 8001244:	d01e      	beq.n	8001284 <main+0x2a0>
E:\amistom1-master\amistom1-master\Amistom\Debug/../src/main.c:151
		    			GPIO_SetBits(GPIOC, GPIO_Pin_9);
 8001246:	4808      	ldr	r0, [pc, #32]	; (8001268 <main+0x284>)
 8001248:	f44f 7100 	mov.w	r1, #512	; 0x200
 800124c:	f001 fb10 	bl	8002870 <GPIO_SetBits>
E:\amistom1-master\amistom1-master\Amistom\Debug/../src/main.c:152
		    			b_Safe = 1;// safe
 8001250:	4b0b      	ldr	r3, [pc, #44]	; (8001280 <main+0x29c>)
 8001252:	2201      	movs	r2, #1
 8001254:	701a      	strb	r2, [r3, #0]
 8001256:	e021      	b.n	800129c <main+0x2b8>
 8001258:	20000000 	.word	0x20000000
 800125c:	10624dd3 	.word	0x10624dd3
 8001260:	200005b4 	.word	0x200005b4
 8001264:	40020400 	.word	0x40020400
 8001268:	40020800 	.word	0x40020800
 800126c:	20000650 	.word	0x20000650
 8001270:	200005c8 	.word	0x200005c8
 8001274:	40020c00 	.word	0x40020c00
 8001278:	20000578 	.word	0x20000578
 800127c:	40020000 	.word	0x40020000
 8001280:	2000057e 	.word	0x2000057e
E:\amistom1-master\amistom1-master\Amistom\Debug/../src/main.c:154
		    		}
		    		else if(b_Safe) {
 8001284:	4bc3      	ldr	r3, [pc, #780]	; (8001594 <main+0x5b0>)
 8001286:	781b      	ldrb	r3, [r3, #0]
 8001288:	2b00      	cmp	r3, #0
 800128a:	d007      	beq.n	800129c <main+0x2b8>
E:\amistom1-master\amistom1-master\Amistom\Debug/../src/main.c:155
		    		   GPIO_ResetBits(GPIOC, GPIO_Pin_9);
 800128c:	48c2      	ldr	r0, [pc, #776]	; (8001598 <main+0x5b4>)
 800128e:	f44f 7100 	mov.w	r1, #512	; 0x200
 8001292:	f001 fafb 	bl	800288c <GPIO_ResetBits>
E:\amistom1-master\amistom1-master\Amistom\Debug/../src/main.c:156
		    		   b_Safe = 0;// safe
 8001296:	4bbf      	ldr	r3, [pc, #764]	; (8001594 <main+0x5b0>)
 8001298:	2200      	movs	r2, #0
 800129a:	701a      	strb	r2, [r3, #0]
E:\amistom1-master\amistom1-master\Amistom\Debug/../src/main.c:162
		    		}
		   	}


//buttons released
		if (Button_OnClick(B_EXP) == 1)
 800129c:	200c      	movs	r0, #12
 800129e:	f7ff f8b9 	bl	8000414 <Button_OnClick>
 80012a2:	4603      	mov	r3, r0
 80012a4:	2b00      	cmp	r3, #0
 80012a6:	d002      	beq.n	80012ae <main+0x2ca>
E:\amistom1-master\amistom1-master\Amistom\Debug/../src/main.c:163
			b_Exp = 1;
 80012a8:	4bbc      	ldr	r3, [pc, #752]	; (800159c <main+0x5b8>)
 80012aa:	2201      	movs	r2, #1
 80012ac:	701a      	strb	r2, [r3, #0]
E:\amistom1-master\amistom1-master\Amistom\Debug/../src/main.c:164
		if (Button_OnClick(B_PLUS) == 1)
 80012ae:	2003      	movs	r0, #3
 80012b0:	f7ff f8b0 	bl	8000414 <Button_OnClick>
 80012b4:	4603      	mov	r3, r0
 80012b6:	2b00      	cmp	r3, #0
 80012b8:	d002      	beq.n	80012c0 <main+0x2dc>
E:\amistom1-master\amistom1-master\Amistom\Debug/../src/main.c:165
			b_Plus = 1;
 80012ba:	4bb9      	ldr	r3, [pc, #740]	; (80015a0 <main+0x5bc>)
 80012bc:	2201      	movs	r2, #1
 80012be:	701a      	strb	r2, [r3, #0]
E:\amistom1-master\amistom1-master\Amistom\Debug/../src/main.c:166
		if (Button_OnClick(B_MINUS) == 1)
 80012c0:	2004      	movs	r0, #4
 80012c2:	f7ff f8a7 	bl	8000414 <Button_OnClick>
 80012c6:	4603      	mov	r3, r0
 80012c8:	2b00      	cmp	r3, #0
 80012ca:	d002      	beq.n	80012d2 <main+0x2ee>
E:\amistom1-master\amistom1-master\Amistom\Debug/../src/main.c:167
			b_Minus = 1;
 80012cc:	4bb5      	ldr	r3, [pc, #724]	; (80015a4 <main+0x5c0>)
 80012ce:	2201      	movs	r2, #1
 80012d0:	701a      	strb	r2, [r3, #0]
E:\amistom1-master\amistom1-master\Amistom\Debug/../src/main.c:168
		if (Button_OnClick(B_FILM) == 1)
 80012d2:	200b      	movs	r0, #11
 80012d4:	f7ff f89e 	bl	8000414 <Button_OnClick>
 80012d8:	4603      	mov	r3, r0
 80012da:	2b00      	cmp	r3, #0
 80012dc:	d002      	beq.n	80012e4 <main+0x300>
E:\amistom1-master\amistom1-master\Amistom\Debug/../src/main.c:169
			b_Film = 1;
 80012de:	4bb2      	ldr	r3, [pc, #712]	; (80015a8 <main+0x5c4>)
 80012e0:	2201      	movs	r2, #1
 80012e2:	701a      	strb	r2, [r3, #0]
E:\amistom1-master\amistom1-master\Amistom\Debug/../src/main.c:170
		if (Button_OnClick(B_UIN) == 1)
 80012e4:	2005      	movs	r0, #5
 80012e6:	f7ff f895 	bl	8000414 <Button_OnClick>
 80012ea:	4603      	mov	r3, r0
 80012ec:	2b00      	cmp	r3, #0
 80012ee:	d002      	beq.n	80012f6 <main+0x312>
E:\amistom1-master\amistom1-master\Amistom\Debug/../src/main.c:171
			b_Uin = 1;
 80012f0:	4bae      	ldr	r3, [pc, #696]	; (80015ac <main+0x5c8>)
 80012f2:	2201      	movs	r2, #1
 80012f4:	701a      	strb	r2, [r3, #0]
E:\amistom1-master\amistom1-master\Amistom\Debug/../src/main.c:174

//Выбор зуба
		if (Button_OnClick(B_UPM) == 1){
 80012f6:	2006      	movs	r0, #6
 80012f8:	f7ff f88c 	bl	8000414 <Button_OnClick>
 80012fc:	4603      	mov	r3, r0
 80012fe:	2b00      	cmp	r3, #0
 8001300:	d027      	beq.n	8001352 <main+0x36e>
E:\amistom1-master\amistom1-master\Amistom\Debug/../src/main.c:175
			TOOTH_IND_ON('upm') ;
 8001302:	48ab      	ldr	r0, [pc, #684]	; (80015b0 <main+0x5cc>)
 8001304:	2108      	movs	r1, #8
 8001306:	f001 fac1 	bl	800288c <GPIO_ResetBits>
 800130a:	48a9      	ldr	r0, [pc, #676]	; (80015b0 <main+0x5cc>)
 800130c:	2102      	movs	r1, #2
 800130e:	f001 fabd 	bl	800288c <GPIO_ResetBits>
 8001312:	48a8      	ldr	r0, [pc, #672]	; (80015b4 <main+0x5d0>)
 8001314:	f44f 7100 	mov.w	r1, #512	; 0x200
 8001318:	f001 fab8 	bl	800288c <GPIO_ResetBits>
 800131c:	48a6      	ldr	r0, [pc, #664]	; (80015b8 <main+0x5d4>)
 800131e:	2104      	movs	r1, #4
 8001320:	f001 fab4 	bl	800288c <GPIO_ResetBits>
 8001324:	48a4      	ldr	r0, [pc, #656]	; (80015b8 <main+0x5d4>)
 8001326:	2101      	movs	r1, #1
 8001328:	f001 fab0 	bl	800288c <GPIO_ResetBits>
 800132c:	489a      	ldr	r0, [pc, #616]	; (8001598 <main+0x5b4>)
 800132e:	f44f 6100 	mov.w	r1, #2048	; 0x800
 8001332:	f001 faab 	bl	800288c <GPIO_ResetBits>
 8001336:	48a0      	ldr	r0, [pc, #640]	; (80015b8 <main+0x5d4>)
 8001338:	2101      	movs	r1, #1
 800133a:	f001 fa99 	bl	8002870 <GPIO_SetBits>
 800133e:	4b9f      	ldr	r3, [pc, #636]	; (80015bc <main+0x5d8>)
 8001340:	2201      	movs	r2, #1
 8001342:	701a      	strb	r2, [r3, #0]
 8001344:	4b9e      	ldr	r3, [pc, #632]	; (80015c0 <main+0x5dc>)
 8001346:	226d      	movs	r2, #109	; 0x6d
 8001348:	701a      	strb	r2, [r3, #0]
 800134a:	bf00      	nop
E:\amistom1-master\amistom1-master\Amistom\Debug/../src/main.c:176
			struct_sample.tooth = UPM;
 800134c:	4b9d      	ldr	r3, [pc, #628]	; (80015c4 <main+0x5e0>)
 800134e:	2202      	movs	r2, #2
 8001350:	705a      	strb	r2, [r3, #1]
E:\amistom1-master\amistom1-master\Amistom\Debug/../src/main.c:178
		}
		if (Button_OnClick( B_UMO) == 1){
 8001352:	2007      	movs	r0, #7
 8001354:	f7ff f85e 	bl	8000414 <Button_OnClick>
 8001358:	4603      	mov	r3, r0
 800135a:	2b00      	cmp	r3, #0
 800135c:	d028      	beq.n	80013b0 <main+0x3cc>
E:\amistom1-master\amistom1-master\Amistom\Debug/../src/main.c:179
			TOOTH_IND_ON('umo') ;
 800135e:	4894      	ldr	r0, [pc, #592]	; (80015b0 <main+0x5cc>)
 8001360:	2108      	movs	r1, #8
 8001362:	f001 fa93 	bl	800288c <GPIO_ResetBits>
 8001366:	4892      	ldr	r0, [pc, #584]	; (80015b0 <main+0x5cc>)
 8001368:	2102      	movs	r1, #2
 800136a:	f001 fa8f 	bl	800288c <GPIO_ResetBits>
 800136e:	4891      	ldr	r0, [pc, #580]	; (80015b4 <main+0x5d0>)
 8001370:	f44f 7100 	mov.w	r1, #512	; 0x200
 8001374:	f001 fa8a 	bl	800288c <GPIO_ResetBits>
 8001378:	488f      	ldr	r0, [pc, #572]	; (80015b8 <main+0x5d4>)
 800137a:	2104      	movs	r1, #4
 800137c:	f001 fa86 	bl	800288c <GPIO_ResetBits>
 8001380:	488d      	ldr	r0, [pc, #564]	; (80015b8 <main+0x5d4>)
 8001382:	2101      	movs	r1, #1
 8001384:	f001 fa82 	bl	800288c <GPIO_ResetBits>
 8001388:	4883      	ldr	r0, [pc, #524]	; (8001598 <main+0x5b4>)
 800138a:	f44f 6100 	mov.w	r1, #2048	; 0x800
 800138e:	f001 fa7d 	bl	800288c <GPIO_ResetBits>
 8001392:	4881      	ldr	r0, [pc, #516]	; (8001598 <main+0x5b4>)
 8001394:	f44f 6100 	mov.w	r1, #2048	; 0x800
 8001398:	f001 fa6a 	bl	8002870 <GPIO_SetBits>
 800139c:	4b8a      	ldr	r3, [pc, #552]	; (80015c8 <main+0x5e4>)
 800139e:	2201      	movs	r2, #1
 80013a0:	701a      	strb	r2, [r3, #0]
 80013a2:	4b87      	ldr	r3, [pc, #540]	; (80015c0 <main+0x5dc>)
 80013a4:	226f      	movs	r2, #111	; 0x6f
 80013a6:	701a      	strb	r2, [r3, #0]
 80013a8:	bf00      	nop
E:\amistom1-master\amistom1-master\Amistom\Debug/../src/main.c:180
			struct_sample.tooth = UMO;
 80013aa:	4b86      	ldr	r3, [pc, #536]	; (80015c4 <main+0x5e0>)
 80013ac:	2204      	movs	r2, #4
 80013ae:	705a      	strb	r2, [r3, #1]
E:\amistom1-master\amistom1-master\Amistom\Debug/../src/main.c:182
		}
		if (Button_OnClick(B_DIN) == 1){
 80013b0:	2008      	movs	r0, #8
 80013b2:	f7ff f82f 	bl	8000414 <Button_OnClick>
 80013b6:	4603      	mov	r3, r0
 80013b8:	2b00      	cmp	r3, #0
 80013ba:	d027      	beq.n	800140c <main+0x428>
E:\amistom1-master\amistom1-master\Amistom\Debug/../src/main.c:183
			TOOTH_IND_ON('din') ;
 80013bc:	487c      	ldr	r0, [pc, #496]	; (80015b0 <main+0x5cc>)
 80013be:	2108      	movs	r1, #8
 80013c0:	f001 fa64 	bl	800288c <GPIO_ResetBits>
 80013c4:	487a      	ldr	r0, [pc, #488]	; (80015b0 <main+0x5cc>)
 80013c6:	2102      	movs	r1, #2
 80013c8:	f001 fa60 	bl	800288c <GPIO_ResetBits>
 80013cc:	4879      	ldr	r0, [pc, #484]	; (80015b4 <main+0x5d0>)
 80013ce:	f44f 7100 	mov.w	r1, #512	; 0x200
 80013d2:	f001 fa5b 	bl	800288c <GPIO_ResetBits>
 80013d6:	4878      	ldr	r0, [pc, #480]	; (80015b8 <main+0x5d4>)
 80013d8:	2104      	movs	r1, #4
 80013da:	f001 fa57 	bl	800288c <GPIO_ResetBits>
 80013de:	4876      	ldr	r0, [pc, #472]	; (80015b8 <main+0x5d4>)
 80013e0:	2101      	movs	r1, #1
 80013e2:	f001 fa53 	bl	800288c <GPIO_ResetBits>
 80013e6:	486c      	ldr	r0, [pc, #432]	; (8001598 <main+0x5b4>)
 80013e8:	f44f 6100 	mov.w	r1, #2048	; 0x800
 80013ec:	f001 fa4e 	bl	800288c <GPIO_ResetBits>
 80013f0:	486f      	ldr	r0, [pc, #444]	; (80015b0 <main+0x5cc>)
 80013f2:	2108      	movs	r1, #8
 80013f4:	f001 fa3c 	bl	8002870 <GPIO_SetBits>
 80013f8:	4b74      	ldr	r3, [pc, #464]	; (80015cc <main+0x5e8>)
 80013fa:	2201      	movs	r2, #1
 80013fc:	701a      	strb	r2, [r3, #0]
 80013fe:	4b70      	ldr	r3, [pc, #448]	; (80015c0 <main+0x5dc>)
 8001400:	226e      	movs	r2, #110	; 0x6e
 8001402:	701a      	strb	r2, [r3, #0]
 8001404:	bf00      	nop
E:\amistom1-master\amistom1-master\Amistom\Debug/../src/main.c:184
			struct_sample.tooth = DIN;
 8001406:	4b6f      	ldr	r3, [pc, #444]	; (80015c4 <main+0x5e0>)
 8001408:	2201      	movs	r2, #1
 800140a:	705a      	strb	r2, [r3, #1]
E:\amistom1-master\amistom1-master\Amistom\Debug/../src/main.c:186
		}
		if (Button_OnClick(B_DPM) == 1){
 800140c:	2009      	movs	r0, #9
 800140e:	f7ff f801 	bl	8000414 <Button_OnClick>
 8001412:	4603      	mov	r3, r0
 8001414:	2b00      	cmp	r3, #0
 8001416:	d027      	beq.n	8001468 <main+0x484>
E:\amistom1-master\amistom1-master\Amistom\Debug/../src/main.c:187
			TOOTH_IND_ON('dpm') ;
 8001418:	4865      	ldr	r0, [pc, #404]	; (80015b0 <main+0x5cc>)
 800141a:	2108      	movs	r1, #8
 800141c:	f001 fa36 	bl	800288c <GPIO_ResetBits>
 8001420:	4863      	ldr	r0, [pc, #396]	; (80015b0 <main+0x5cc>)
 8001422:	2102      	movs	r1, #2
 8001424:	f001 fa32 	bl	800288c <GPIO_ResetBits>
 8001428:	4862      	ldr	r0, [pc, #392]	; (80015b4 <main+0x5d0>)
 800142a:	f44f 7100 	mov.w	r1, #512	; 0x200
 800142e:	f001 fa2d 	bl	800288c <GPIO_ResetBits>
 8001432:	4861      	ldr	r0, [pc, #388]	; (80015b8 <main+0x5d4>)
 8001434:	2104      	movs	r1, #4
 8001436:	f001 fa29 	bl	800288c <GPIO_ResetBits>
 800143a:	485f      	ldr	r0, [pc, #380]	; (80015b8 <main+0x5d4>)
 800143c:	2101      	movs	r1, #1
 800143e:	f001 fa25 	bl	800288c <GPIO_ResetBits>
 8001442:	4855      	ldr	r0, [pc, #340]	; (8001598 <main+0x5b4>)
 8001444:	f44f 6100 	mov.w	r1, #2048	; 0x800
 8001448:	f001 fa20 	bl	800288c <GPIO_ResetBits>
 800144c:	4858      	ldr	r0, [pc, #352]	; (80015b0 <main+0x5cc>)
 800144e:	2102      	movs	r1, #2
 8001450:	f001 fa0e 	bl	8002870 <GPIO_SetBits>
 8001454:	4b5e      	ldr	r3, [pc, #376]	; (80015d0 <main+0x5ec>)
 8001456:	2201      	movs	r2, #1
 8001458:	701a      	strb	r2, [r3, #0]
 800145a:	4b59      	ldr	r3, [pc, #356]	; (80015c0 <main+0x5dc>)
 800145c:	226d      	movs	r2, #109	; 0x6d
 800145e:	701a      	strb	r2, [r3, #0]
 8001460:	bf00      	nop
E:\amistom1-master\amistom1-master\Amistom\Debug/../src/main.c:188
			struct_sample.tooth = DPM;
 8001462:	4b58      	ldr	r3, [pc, #352]	; (80015c4 <main+0x5e0>)
 8001464:	2203      	movs	r2, #3
 8001466:	705a      	strb	r2, [r3, #1]
E:\amistom1-master\amistom1-master\Amistom\Debug/../src/main.c:190
		}
		if (Button_OnClick(B_UIN) == 1){
 8001468:	2005      	movs	r0, #5
 800146a:	f7fe ffd3 	bl	8000414 <Button_OnClick>
 800146e:	4603      	mov	r3, r0
 8001470:	2b00      	cmp	r3, #0
 8001472:	d027      	beq.n	80014c4 <main+0x4e0>
E:\amistom1-master\amistom1-master\Amistom\Debug/../src/main.c:191
			TOOTH_IND_ON('uin') ;
 8001474:	484e      	ldr	r0, [pc, #312]	; (80015b0 <main+0x5cc>)
 8001476:	2108      	movs	r1, #8
 8001478:	f001 fa08 	bl	800288c <GPIO_ResetBits>
 800147c:	484c      	ldr	r0, [pc, #304]	; (80015b0 <main+0x5cc>)
 800147e:	2102      	movs	r1, #2
 8001480:	f001 fa04 	bl	800288c <GPIO_ResetBits>
 8001484:	484b      	ldr	r0, [pc, #300]	; (80015b4 <main+0x5d0>)
 8001486:	f44f 7100 	mov.w	r1, #512	; 0x200
 800148a:	f001 f9ff 	bl	800288c <GPIO_ResetBits>
 800148e:	484a      	ldr	r0, [pc, #296]	; (80015b8 <main+0x5d4>)
 8001490:	2104      	movs	r1, #4
 8001492:	f001 f9fb 	bl	800288c <GPIO_ResetBits>
 8001496:	4848      	ldr	r0, [pc, #288]	; (80015b8 <main+0x5d4>)
 8001498:	2101      	movs	r1, #1
 800149a:	f001 f9f7 	bl	800288c <GPIO_ResetBits>
 800149e:	483e      	ldr	r0, [pc, #248]	; (8001598 <main+0x5b4>)
 80014a0:	f44f 6100 	mov.w	r1, #2048	; 0x800
 80014a4:	f001 f9f2 	bl	800288c <GPIO_ResetBits>
 80014a8:	4843      	ldr	r0, [pc, #268]	; (80015b8 <main+0x5d4>)
 80014aa:	2104      	movs	r1, #4
 80014ac:	f001 f9e0 	bl	8002870 <GPIO_SetBits>
 80014b0:	4b3e      	ldr	r3, [pc, #248]	; (80015ac <main+0x5c8>)
 80014b2:	2201      	movs	r2, #1
 80014b4:	701a      	strb	r2, [r3, #0]
 80014b6:	4b42      	ldr	r3, [pc, #264]	; (80015c0 <main+0x5dc>)
 80014b8:	226e      	movs	r2, #110	; 0x6e
 80014ba:	701a      	strb	r2, [r3, #0]
 80014bc:	bf00      	nop
E:\amistom1-master\amistom1-master\Amistom\Debug/../src/main.c:192
			struct_sample.tooth = UIN;
 80014be:	4b41      	ldr	r3, [pc, #260]	; (80015c4 <main+0x5e0>)
 80014c0:	2200      	movs	r2, #0
 80014c2:	705a      	strb	r2, [r3, #1]
E:\amistom1-master\amistom1-master\Amistom\Debug/../src/main.c:194
		}
		if (Button_OnClick(B_DMO) == 1){
 80014c4:	200a      	movs	r0, #10
 80014c6:	f7fe ffa5 	bl	8000414 <Button_OnClick>
 80014ca:	4603      	mov	r3, r0
 80014cc:	2b00      	cmp	r3, #0
 80014ce:	d028      	beq.n	8001522 <main+0x53e>
E:\amistom1-master\amistom1-master\Amistom\Debug/../src/main.c:195
			TOOTH_IND_ON('dmo') ;
 80014d0:	4837      	ldr	r0, [pc, #220]	; (80015b0 <main+0x5cc>)
 80014d2:	2108      	movs	r1, #8
 80014d4:	f001 f9da 	bl	800288c <GPIO_ResetBits>
 80014d8:	4835      	ldr	r0, [pc, #212]	; (80015b0 <main+0x5cc>)
 80014da:	2102      	movs	r1, #2
 80014dc:	f001 f9d6 	bl	800288c <GPIO_ResetBits>
 80014e0:	4834      	ldr	r0, [pc, #208]	; (80015b4 <main+0x5d0>)
 80014e2:	f44f 7100 	mov.w	r1, #512	; 0x200
 80014e6:	f001 f9d1 	bl	800288c <GPIO_ResetBits>
 80014ea:	4833      	ldr	r0, [pc, #204]	; (80015b8 <main+0x5d4>)
 80014ec:	2104      	movs	r1, #4
 80014ee:	f001 f9cd 	bl	800288c <GPIO_ResetBits>
 80014f2:	4831      	ldr	r0, [pc, #196]	; (80015b8 <main+0x5d4>)
 80014f4:	2101      	movs	r1, #1
 80014f6:	f001 f9c9 	bl	800288c <GPIO_ResetBits>
 80014fa:	4827      	ldr	r0, [pc, #156]	; (8001598 <main+0x5b4>)
 80014fc:	f44f 6100 	mov.w	r1, #2048	; 0x800
 8001500:	f001 f9c4 	bl	800288c <GPIO_ResetBits>
 8001504:	482b      	ldr	r0, [pc, #172]	; (80015b4 <main+0x5d0>)
 8001506:	f44f 7100 	mov.w	r1, #512	; 0x200
 800150a:	f001 f9b1 	bl	8002870 <GPIO_SetBits>
 800150e:	4b31      	ldr	r3, [pc, #196]	; (80015d4 <main+0x5f0>)
 8001510:	2201      	movs	r2, #1
 8001512:	701a      	strb	r2, [r3, #0]
 8001514:	4b2a      	ldr	r3, [pc, #168]	; (80015c0 <main+0x5dc>)
 8001516:	226f      	movs	r2, #111	; 0x6f
 8001518:	701a      	strb	r2, [r3, #0]
 800151a:	bf00      	nop
E:\amistom1-master\amistom1-master\Amistom\Debug/../src/main.c:196
			struct_sample.tooth = DMO;
 800151c:	4b29      	ldr	r3, [pc, #164]	; (80015c4 <main+0x5e0>)
 800151e:	2205      	movs	r2, #5
 8001520:	705a      	strb	r2, [r3, #1]
E:\amistom1-master\amistom1-master\Amistom\Debug/../src/main.c:203

//====================================================================================
//		starting mode
//====================================================================================

		if (mode_emit == starting)
 8001522:	4b2d      	ldr	r3, [pc, #180]	; (80015d8 <main+0x5f4>)
 8001524:	781b      	ldrb	r3, [r3, #0]
 8001526:	2b02      	cmp	r3, #2
 8001528:	f040 80bd 	bne.w	80016a6 <main+0x6c2>
E:\amistom1-master\amistom1-master\Amistom\Debug/../src/main.c:206
		{
            //ошибка при преждевременном отпускании кнопки экспозиции
			if (Button_OnClick(B_EXP) == 1){
 800152c:	200c      	movs	r0, #12
 800152e:	f7fe ff71 	bl	8000414 <Button_OnClick>
 8001532:	4603      	mov	r3, r0
 8001534:	2b00      	cmp	r3, #0
 8001536:	f000 80b6 	beq.w	80016a6 <main+0x6c2>
E:\amistom1-master\amistom1-master\Amistom\Debug/../src/main.c:208

				uint8_t i = 0;
 800153a:	2300      	movs	r3, #0
 800153c:	71bb      	strb	r3, [r7, #6]
E:\amistom1-master\amistom1-master\Amistom\Debug/../src/main.c:210

				for(i = 0; i <= 5; i++){
 800153e:	2300      	movs	r3, #0
 8001540:	71bb      	strb	r3, [r7, #6]
 8001542:	e00f      	b.n	8001564 <main+0x580>
E:\amistom1-master\amistom1-master\Amistom\Debug/../src/main.c:211 (discriminator 3)
					voltage += readADC1();
 8001544:	f7ff fc50 	bl	8000de8 <readADC1>
 8001548:	4603      	mov	r3, r0
 800154a:	461a      	mov	r2, r3
 800154c:	4b23      	ldr	r3, [pc, #140]	; (80015dc <main+0x5f8>)
 800154e:	881b      	ldrh	r3, [r3, #0]
 8001550:	4413      	add	r3, r2
 8001552:	b29a      	uxth	r2, r3
 8001554:	4b21      	ldr	r3, [pc, #132]	; (80015dc <main+0x5f8>)
 8001556:	801a      	strh	r2, [r3, #0]
E:\amistom1-master\amistom1-master\Amistom\Debug/../src/main.c:212 (discriminator 3)
					delay_ms(20);
 8001558:	2014      	movs	r0, #20
 800155a:	f7ff fb83 	bl	8000c64 <delay_ms>
E:\amistom1-master\amistom1-master\Amistom\Debug/../src/main.c:210 (discriminator 3)
            //ошибка при преждевременном отпускании кнопки экспозиции
			if (Button_OnClick(B_EXP) == 1){

				uint8_t i = 0;

				for(i = 0; i <= 5; i++){
 800155e:	79bb      	ldrb	r3, [r7, #6]
 8001560:	3301      	adds	r3, #1
 8001562:	71bb      	strb	r3, [r7, #6]
E:\amistom1-master\amistom1-master\Amistom\Debug/../src/main.c:210 (discriminator 1)
 8001564:	79bb      	ldrb	r3, [r7, #6]
 8001566:	2b05      	cmp	r3, #5
 8001568:	d9ec      	bls.n	8001544 <main+0x560>
E:\amistom1-master\amistom1-master\Amistom\Debug/../src/main.c:215
					voltage += readADC1();
					delay_ms(20);
				}

				if ((voltage = voltage/i) < 2)//volt < 192V
 800156a:	4b1c      	ldr	r3, [pc, #112]	; (80015dc <main+0x5f8>)
 800156c:	881b      	ldrh	r3, [r3, #0]
 800156e:	461a      	mov	r2, r3
 8001570:	79bb      	ldrb	r3, [r7, #6]
 8001572:	fb92 f3f3 	sdiv	r3, r2, r3
 8001576:	b29a      	uxth	r2, r3
 8001578:	4b18      	ldr	r3, [pc, #96]	; (80015dc <main+0x5f8>)
 800157a:	801a      	strh	r2, [r3, #0]
 800157c:	4b17      	ldr	r3, [pc, #92]	; (80015dc <main+0x5f8>)
 800157e:	881b      	ldrh	r3, [r3, #0]
 8001580:	2b01      	cmp	r3, #1
 8001582:	d82f      	bhi.n	80015e4 <main+0x600>
E:\amistom1-master\amistom1-master\Amistom\Debug/../src/main.c:216
				{state_err[1] = 0x01; mode_emit = idle; goto wait_label;}
 8001584:	4b16      	ldr	r3, [pc, #88]	; (80015e0 <main+0x5fc>)
 8001586:	2201      	movs	r2, #1
 8001588:	705a      	strb	r2, [r3, #1]
 800158a:	4b13      	ldr	r3, [pc, #76]	; (80015d8 <main+0x5f4>)
 800158c:	2201      	movs	r2, #1
 800158e:	701a      	strb	r2, [r3, #0]
 8001590:	e585      	b.n	800109e <main+0xba>
 8001592:	bf00      	nop
 8001594:	2000057e 	.word	0x2000057e
 8001598:	40020800 	.word	0x40020800
 800159c:	2000057a 	.word	0x2000057a
 80015a0:	2000057b 	.word	0x2000057b
 80015a4:	2000057c 	.word	0x2000057c
 80015a8:	2000057d 	.word	0x2000057d
 80015ac:	2000057f 	.word	0x2000057f
 80015b0:	40021000 	.word	0x40021000
 80015b4:	40020400 	.word	0x40020400
 80015b8:	40020c00 	.word	0x40020c00
 80015bc:	20000580 	.word	0x20000580
 80015c0:	20000579 	.word	0x20000579
 80015c4:	20000650 	.word	0x20000650
 80015c8:	20000581 	.word	0x20000581
 80015cc:	20000582 	.word	0x20000582
 80015d0:	20000583 	.word	0x20000583
 80015d4:	20000584 	.word	0x20000584
 80015d8:	20000574 	.word	0x20000574
 80015dc:	20000576 	.word	0x20000576
 80015e0:	200005b4 	.word	0x200005b4
E:\amistom1-master\amistom1-master\Amistom\Debug/../src/main.c:217
				if ((voltage = voltage/i) > 3)//volt > 247V
 80015e4:	4b3b      	ldr	r3, [pc, #236]	; (80016d4 <main+0x6f0>)
 80015e6:	881b      	ldrh	r3, [r3, #0]
 80015e8:	461a      	mov	r2, r3
 80015ea:	79bb      	ldrb	r3, [r7, #6]
 80015ec:	fb92 f3f3 	sdiv	r3, r2, r3
 80015f0:	b29a      	uxth	r2, r3
 80015f2:	4b38      	ldr	r3, [pc, #224]	; (80016d4 <main+0x6f0>)
 80015f4:	801a      	strh	r2, [r3, #0]
 80015f6:	4b37      	ldr	r3, [pc, #220]	; (80016d4 <main+0x6f0>)
 80015f8:	881b      	ldrh	r3, [r3, #0]
 80015fa:	2b03      	cmp	r3, #3
 80015fc:	d906      	bls.n	800160c <main+0x628>
E:\amistom1-master\amistom1-master\Amistom\Debug/../src/main.c:218
				{state_err[2] = 0x02; mode_emit = idle; goto wait_label;}
 80015fe:	4b36      	ldr	r3, [pc, #216]	; (80016d8 <main+0x6f4>)
 8001600:	2202      	movs	r2, #2
 8001602:	709a      	strb	r2, [r3, #2]
 8001604:	4b35      	ldr	r3, [pc, #212]	; (80016dc <main+0x6f8>)
 8001606:	2201      	movs	r2, #1
 8001608:	701a      	strb	r2, [r3, #0]
 800160a:	e548      	b.n	800109e <main+0xba>
E:\amistom1-master\amistom1-master\Amistom\Debug/../src/main.c:220

				delay_ms(100);
 800160c:	2064      	movs	r0, #100	; 0x64
 800160e:	f7ff fb29 	bl	8000c64 <delay_ms>
E:\amistom1-master\amistom1-master\Amistom\Debug/../src/main.c:222

				if (meandr_test(GPIOB, GPIO_Pin_0) == false)
 8001612:	4833      	ldr	r0, [pc, #204]	; (80016e0 <main+0x6fc>)
 8001614:	2101      	movs	r1, #1
 8001616:	f000 f9dd 	bl	80019d4 <meandr_test>
 800161a:	4603      	mov	r3, r0
 800161c:	f083 0301 	eor.w	r3, r3, #1
 8001620:	b2db      	uxtb	r3, r3
 8001622:	2b00      	cmp	r3, #0
 8001624:	d006      	beq.n	8001634 <main+0x650>
E:\amistom1-master\amistom1-master\Amistom\Debug/../src/main.c:223
				{state_err[1] = 0x01; mode_emit = idle; goto wait_label;}
 8001626:	4b2c      	ldr	r3, [pc, #176]	; (80016d8 <main+0x6f4>)
 8001628:	2201      	movs	r2, #1
 800162a:	705a      	strb	r2, [r3, #1]
 800162c:	4b2b      	ldr	r3, [pc, #172]	; (80016dc <main+0x6f8>)
 800162e:	2201      	movs	r2, #1
 8001630:	701a      	strb	r2, [r3, #0]
 8001632:	e534      	b.n	800109e <main+0xba>
E:\amistom1-master\amistom1-master\Amistom\Debug/../src/main.c:224
				if (GPIO_ReadInputDataBit(GPIOB, GPIO_Pin_1) == 0)
 8001634:	482a      	ldr	r0, [pc, #168]	; (80016e0 <main+0x6fc>)
 8001636:	2102      	movs	r1, #2
 8001638:	f001 f8f2 	bl	8002820 <GPIO_ReadInputDataBit>
 800163c:	4603      	mov	r3, r0
 800163e:	2b00      	cmp	r3, #0
 8001640:	d106      	bne.n	8001650 <main+0x66c>
E:\amistom1-master\amistom1-master\Amistom\Debug/../src/main.c:225
				{state_err[6] = 0x06; mode_emit = idle; goto wait_label;}
 8001642:	4b25      	ldr	r3, [pc, #148]	; (80016d8 <main+0x6f4>)
 8001644:	2206      	movs	r2, #6
 8001646:	719a      	strb	r2, [r3, #6]
 8001648:	4b24      	ldr	r3, [pc, #144]	; (80016dc <main+0x6f8>)
 800164a:	2201      	movs	r2, #1
 800164c:	701a      	strb	r2, [r3, #0]
 800164e:	e526      	b.n	800109e <main+0xba>
E:\amistom1-master\amistom1-master\Amistom\Debug/../src/main.c:226
				if (meandr_test(GPIOB, GPIO_Pin_1) == 1)
 8001650:	4823      	ldr	r0, [pc, #140]	; (80016e0 <main+0x6fc>)
 8001652:	2102      	movs	r1, #2
 8001654:	f000 f9be 	bl	80019d4 <meandr_test>
 8001658:	4603      	mov	r3, r0
 800165a:	2b00      	cmp	r3, #0
 800165c:	d00d      	beq.n	800167a <main+0x696>
E:\amistom1-master\amistom1-master\Amistom\Debug/../src/main.c:227
				{state_err[9] = 0x09; mode_emit = idle;
 800165e:	4b1e      	ldr	r3, [pc, #120]	; (80016d8 <main+0x6f4>)
 8001660:	2209      	movs	r2, #9
 8001662:	725a      	strb	r2, [r3, #9]
 8001664:	4b1d      	ldr	r3, [pc, #116]	; (80016dc <main+0x6f8>)
 8001666:	2201      	movs	r2, #1
 8001668:	701a      	strb	r2, [r3, #0]
E:\amistom1-master\amistom1-master\Amistom\Debug/../src/main.c:228
				GPIO_SetBits(GPIOC, GPIO_Pin_7), GPIO_SetBits(GPIOC, GPIO_Pin_6);}//вкл светодиод изхл, биппер
 800166a:	481e      	ldr	r0, [pc, #120]	; (80016e4 <main+0x700>)
 800166c:	2180      	movs	r1, #128	; 0x80
 800166e:	f001 f8ff 	bl	8002870 <GPIO_SetBits>
 8001672:	481c      	ldr	r0, [pc, #112]	; (80016e4 <main+0x700>)
 8001674:	2140      	movs	r1, #64	; 0x40
 8001676:	f001 f8fb 	bl	8002870 <GPIO_SetBits>
E:\amistom1-master\amistom1-master\Amistom\Debug/../src/main.c:230

				if ((GPIO_ReadInputDataBit(GPIOB, GPIO_Pin_1) == 1)&(meandr_test(GPIOB, GPIO_Pin_0) == true))
 800167a:	4819      	ldr	r0, [pc, #100]	; (80016e0 <main+0x6fc>)
 800167c:	2102      	movs	r1, #2
 800167e:	f001 f8cf 	bl	8002820 <GPIO_ReadInputDataBit>
 8001682:	4603      	mov	r3, r0
 8001684:	2b01      	cmp	r3, #1
 8001686:	bf0c      	ite	eq
 8001688:	2301      	moveq	r3, #1
 800168a:	2300      	movne	r3, #0
 800168c:	b2db      	uxtb	r3, r3
 800168e:	461c      	mov	r4, r3
 8001690:	4813      	ldr	r0, [pc, #76]	; (80016e0 <main+0x6fc>)
 8001692:	2101      	movs	r1, #1
 8001694:	f000 f99e 	bl	80019d4 <meandr_test>
 8001698:	4603      	mov	r3, r0
 800169a:	4023      	ands	r3, r4
 800169c:	2b00      	cmp	r3, #0
 800169e:	d002      	beq.n	80016a6 <main+0x6c2>
E:\amistom1-master\amistom1-master\Amistom\Debug/../src/main.c:231
				{mode_emit = emit;}
 80016a0:	4b0e      	ldr	r3, [pc, #56]	; (80016dc <main+0x6f8>)
 80016a2:	2203      	movs	r2, #3
 80016a4:	701a      	strb	r2, [r3, #0]
E:\amistom1-master\amistom1-master\Amistom\Debug/../src/main.c:241



		//			starting mode

		if (mode_emit == emit)
 80016a6:	4b0d      	ldr	r3, [pc, #52]	; (80016dc <main+0x6f8>)
 80016a8:	781b      	ldrb	r3, [r3, #0]
 80016aa:	2b03      	cmp	r3, #3
 80016ac:	d111      	bne.n	80016d2 <main+0x6ee>
E:\amistom1-master\amistom1-master\Amistom\Debug/../src/main.c:243
		{
			Display(&display, struct_sample.voltage_correction);
 80016ae:	4b0e      	ldr	r3, [pc, #56]	; (80016e8 <main+0x704>)
 80016b0:	791b      	ldrb	r3, [r3, #4]
 80016b2:	b29b      	uxth	r3, r3
 80016b4:	480d      	ldr	r0, [pc, #52]	; (80016ec <main+0x708>)
 80016b6:	4619      	mov	r1, r3
 80016b8:	f7ff fa4e 	bl	8000b58 <Display>
E:\amistom1-master\amistom1-master\Amistom\Debug/../src/main.c:245

				if (cntr_imp >= imp_len)
 80016bc:	4b0c      	ldr	r3, [pc, #48]	; (80016f0 <main+0x70c>)
 80016be:	781b      	ldrb	r3, [r3, #0]
 80016c0:	b29a      	uxth	r2, r3
 80016c2:	4b0c      	ldr	r3, [pc, #48]	; (80016f4 <main+0x710>)
 80016c4:	881b      	ldrh	r3, [r3, #0]
 80016c6:	429a      	cmp	r2, r3
 80016c8:	d803      	bhi.n	80016d2 <main+0x6ee>
E:\amistom1-master\amistom1-master\Amistom\Debug/../src/main.c:248
				{
				//	stopEmission();
					mode_emit = idle;
 80016ca:	4b04      	ldr	r3, [pc, #16]	; (80016dc <main+0x6f8>)
 80016cc:	2201      	movs	r2, #1
 80016ce:	701a      	strb	r2, [r3, #0]
E:\amistom1-master\amistom1-master\Amistom\Debug/../src/main.c:249
					goto wait_label;
 80016d0:	e4e5      	b.n	800109e <main+0xba>
E:\amistom1-master\amistom1-master\Amistom\Debug/../src/main.c:254
				}


		}
	}//while(1)
 80016d2:	e4e4      	b.n	800109e <main+0xba>
 80016d4:	20000576 	.word	0x20000576
 80016d8:	200005b4 	.word	0x200005b4
 80016dc:	20000574 	.word	0x20000574
 80016e0:	40020400 	.word	0x40020400
 80016e4:	40020800 	.word	0x40020800
 80016e8:	20000650 	.word	0x20000650
 80016ec:	200005c8 	.word	0x200005c8
 80016f0:	20000108 	.word	0x20000108
 80016f4:	200005a0 	.word	0x200005a0

080016f8 <NVIC_EnableIRQ>:
NVIC_EnableIRQ():
E:\amistom1-master\amistom1-master\Amistom\lib\CMSIS\Include/core_cm4.h:1072
    The interrupt number cannot be a negative value.

    \param [in]      IRQn  Number of the external interrupt to enable
 */
static __INLINE void NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80016f8:	b480      	push	{r7}
 80016fa:	b083      	sub	sp, #12
 80016fc:	af00      	add	r7, sp, #0
 80016fe:	4603      	mov	r3, r0
 8001700:	71fb      	strb	r3, [r7, #7]
E:\amistom1-master\amistom1-master\Amistom\lib\CMSIS\Include/core_cm4.h:1074
/*  NVIC->ISER[((uint32_t)(IRQn) >> 5)] = (1 << ((uint32_t)(IRQn) & 0x1F));  enable interrupt */
  NVIC->ISER[(uint32_t)((int32_t)IRQn) >> 5] = (uint32_t)(1 << ((uint32_t)((int32_t)IRQn) & (uint32_t)0x1F)); /* enable interrupt */
 8001702:	4908      	ldr	r1, [pc, #32]	; (8001724 <NVIC_EnableIRQ+0x2c>)
 8001704:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001708:	095b      	lsrs	r3, r3, #5
 800170a:	79fa      	ldrb	r2, [r7, #7]
 800170c:	f002 021f 	and.w	r2, r2, #31
 8001710:	2001      	movs	r0, #1
 8001712:	fa00 f202 	lsl.w	r2, r0, r2
 8001716:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
E:\amistom1-master\amistom1-master\Amistom\lib\CMSIS\Include/core_cm4.h:1075
}
 800171a:	370c      	adds	r7, #12
 800171c:	46bd      	mov	sp, r7
 800171e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001722:	4770      	bx	lr
 8001724:	e000e100 	.word	0xe000e100

08001728 <NVIC_DisableIRQ>:
NVIC_DisableIRQ():
E:\amistom1-master\amistom1-master\Amistom\lib\CMSIS\Include/core_cm4.h:1086
    The interrupt number cannot be a negative value.

    \param [in]      IRQn  Number of the external interrupt to disable
 */
static __INLINE void NVIC_DisableIRQ(IRQn_Type IRQn)
{
 8001728:	b480      	push	{r7}
 800172a:	b083      	sub	sp, #12
 800172c:	af00      	add	r7, sp, #0
 800172e:	4603      	mov	r3, r0
 8001730:	71fb      	strb	r3, [r7, #7]
E:\amistom1-master\amistom1-master\Amistom\lib\CMSIS\Include/core_cm4.h:1087
  NVIC->ICER[((uint32_t)(IRQn) >> 5)] = (1 << ((uint32_t)(IRQn) & 0x1F)); /* disable interrupt */
 8001732:	4909      	ldr	r1, [pc, #36]	; (8001758 <NVIC_DisableIRQ+0x30>)
 8001734:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001738:	095b      	lsrs	r3, r3, #5
 800173a:	79fa      	ldrb	r2, [r7, #7]
 800173c:	f002 021f 	and.w	r2, r2, #31
 8001740:	2001      	movs	r0, #1
 8001742:	fa00 f202 	lsl.w	r2, r0, r2
 8001746:	3320      	adds	r3, #32
 8001748:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
E:\amistom1-master\amistom1-master\Amistom\lib\CMSIS\Include/core_cm4.h:1088
}
 800174c:	370c      	adds	r7, #12
 800174e:	46bd      	mov	sp, r7
 8001750:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001754:	4770      	bx	lr
 8001756:	bf00      	nop
 8001758:	e000e100 	.word	0xe000e100

0800175c <NVIC_SetPriority>:
NVIC_SetPriority():
E:\amistom1-master\amistom1-master\Amistom\lib\CMSIS\Include/core_cm4.h:1157

    \param [in]      IRQn  Number of the interrupt for set priority
    \param [in]  priority  Priority to set
 */
static __INLINE void NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 800175c:	b480      	push	{r7}
 800175e:	b083      	sub	sp, #12
 8001760:	af00      	add	r7, sp, #0
 8001762:	4603      	mov	r3, r0
 8001764:	6039      	str	r1, [r7, #0]
 8001766:	71fb      	strb	r3, [r7, #7]
E:\amistom1-master\amistom1-master\Amistom\lib\CMSIS\Include/core_cm4.h:1158
  if(IRQn < 0) {
 8001768:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800176c:	2b00      	cmp	r3, #0
 800176e:	da0b      	bge.n	8001788 <NVIC_SetPriority+0x2c>
E:\amistom1-master\amistom1-master\Amistom\lib\CMSIS\Include/core_cm4.h:1159
    SCB->SHP[((uint32_t)(IRQn) & 0xF)-4] = ((priority << (8 - __NVIC_PRIO_BITS)) & 0xff); } /* set Priority for Cortex-M  System Interrupts */
 8001770:	490d      	ldr	r1, [pc, #52]	; (80017a8 <NVIC_SetPriority+0x4c>)
 8001772:	79fb      	ldrb	r3, [r7, #7]
 8001774:	f003 030f 	and.w	r3, r3, #15
 8001778:	3b04      	subs	r3, #4
 800177a:	683a      	ldr	r2, [r7, #0]
 800177c:	b2d2      	uxtb	r2, r2
 800177e:	0112      	lsls	r2, r2, #4
 8001780:	b2d2      	uxtb	r2, r2
 8001782:	440b      	add	r3, r1
 8001784:	761a      	strb	r2, [r3, #24]
 8001786:	e009      	b.n	800179c <NVIC_SetPriority+0x40>
E:\amistom1-master\amistom1-master\Amistom\lib\CMSIS\Include/core_cm4.h:1161
  else {
    NVIC->IP[(uint32_t)(IRQn)] = ((priority << (8 - __NVIC_PRIO_BITS)) & 0xff);    }        /* set Priority for device specific Interrupts  */
 8001788:	4908      	ldr	r1, [pc, #32]	; (80017ac <NVIC_SetPriority+0x50>)
 800178a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800178e:	683a      	ldr	r2, [r7, #0]
 8001790:	b2d2      	uxtb	r2, r2
 8001792:	0112      	lsls	r2, r2, #4
 8001794:	b2d2      	uxtb	r2, r2
 8001796:	440b      	add	r3, r1
 8001798:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
E:\amistom1-master\amistom1-master\Amistom\lib\CMSIS\Include/core_cm4.h:1162
}
 800179c:	370c      	adds	r7, #12
 800179e:	46bd      	mov	sp, r7
 80017a0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80017a4:	4770      	bx	lr
 80017a6:	bf00      	nop
 80017a8:	e000ed00 	.word	0xe000ed00
 80017ac:	e000e100 	.word	0xe000e100

080017b0 <meandr_auto>:
meandr_auto():
E:\amistom1-master\amistom1-master\Amistom\Debug/../src/meandr.c:19
uint16_t 	    		_period, _periodB0, _periodB1;
extern MODE_TypeDef		struct_sample;
		// uint16_t period;


void meandr_auto(void){
 80017b0:	b580      	push	{r7, lr}
 80017b2:	af00      	add	r7, sp, #0
E:\amistom1-master\amistom1-master\Amistom\Debug/../src/meandr.c:24

	/* Каждые 10 миллисекунды меняем уровень на ножке на противоположный,
	       так что период импульсов будет равен 20 мс. */
    static uint32_t toggle_ms = 0;
    if (uint16_time_diff(systick_ms, toggle_ms) >= 10)
 80017b4:	4b0f      	ldr	r3, [pc, #60]	; (80017f4 <meandr_auto+0x44>)
 80017b6:	881b      	ldrh	r3, [r3, #0]
 80017b8:	b29a      	uxth	r2, r3
 80017ba:	4b0f      	ldr	r3, [pc, #60]	; (80017f8 <meandr_auto+0x48>)
 80017bc:	681b      	ldr	r3, [r3, #0]
 80017be:	b29b      	uxth	r3, r3
 80017c0:	4610      	mov	r0, r2
 80017c2:	4619      	mov	r1, r3
 80017c4:	f000 f950 	bl	8001a68 <uint16_time_diff>
 80017c8:	4603      	mov	r3, r0
 80017ca:	2b09      	cmp	r3, #9
 80017cc:	d910      	bls.n	80017f0 <meandr_auto+0x40>
E:\amistom1-master\amistom1-master\Amistom\Debug/../src/meandr.c:26
    {
      toggle_ms = systick_ms;
 80017ce:	4b09      	ldr	r3, [pc, #36]	; (80017f4 <meandr_auto+0x44>)
 80017d0:	881b      	ldrh	r3, [r3, #0]
 80017d2:	b29b      	uxth	r3, r3
 80017d4:	461a      	mov	r2, r3
 80017d6:	4b08      	ldr	r3, [pc, #32]	; (80017f8 <meandr_auto+0x48>)
 80017d8:	601a      	str	r2, [r3, #0]
E:\amistom1-master\amistom1-master\Amistom\Debug/../src/meandr.c:27
      GPIO_Write(GPIOB, GPIO_ReadOutputData(GPIOB) ^ GPIO_Pin_7);
 80017da:	4808      	ldr	r0, [pc, #32]	; (80017fc <meandr_auto+0x4c>)
 80017dc:	f001 f83a 	bl	8002854 <GPIO_ReadOutputData>
 80017e0:	4603      	mov	r3, r0
 80017e2:	f083 0380 	eor.w	r3, r3, #128	; 0x80
 80017e6:	b29b      	uxth	r3, r3
 80017e8:	4804      	ldr	r0, [pc, #16]	; (80017fc <meandr_auto+0x4c>)
 80017ea:	4619      	mov	r1, r3
 80017ec:	f001 f85c 	bl	80028a8 <GPIO_Write>
E:\amistom1-master\amistom1-master\Amistom\Debug/../src/meandr.c:29
    }
}
 80017f0:	bd80      	pop	{r7, pc}
 80017f2:	bf00      	nop
 80017f4:	20000658 	.word	0x20000658
 80017f8:	2000058c 	.word	0x2000058c
 80017fc:	40020400 	.word	0x40020400

08001800 <meandrB0_capture>:
meandrB0_capture():
E:\amistom1-master\amistom1-master\Amistom\Debug/../src/meandr.c:31

uint16_t meandrB0_capture(void){
 8001800:	b580      	push	{r7, lr}
 8001802:	af00      	add	r7, sp, #0
E:\amistom1-master\amistom1-master\Amistom\Debug/../src/meandr.c:34

	static uint16_t _periodB0;
    if (capture1_is_ready)
 8001804:	4b0e      	ldr	r3, [pc, #56]	; (8001840 <meandrB0_capture+0x40>)
 8001806:	881b      	ldrh	r3, [r3, #0]
 8001808:	b29b      	uxth	r3, r3
 800180a:	2b00      	cmp	r3, #0
 800180c:	d014      	beq.n	8001838 <meandrB0_capture+0x38>
E:\amistom1-master\amistom1-master\Amistom\Debug/../src/meandr.c:36
    {
      NVIC_DisableIRQ(TIM3_IRQn);
 800180e:	201d      	movs	r0, #29
 8001810:	f7ff ff8a 	bl	8001728 <NVIC_DisableIRQ>
E:\amistom1-master\amistom1-master\Amistom\Debug/../src/meandr.c:37
      capture1_is_ready = 0;
 8001814:	4b0a      	ldr	r3, [pc, #40]	; (8001840 <meandrB0_capture+0x40>)
 8001816:	2200      	movs	r2, #0
 8001818:	801a      	strh	r2, [r3, #0]
E:\amistom1-master\amistom1-master\Amistom\Debug/../src/meandr.c:41

      /* Обрабатываем захваченный период, который должен быть равен 20мс */
   // const uint16_t  period = uint16_time_diff(capture2, capture1);
      _periodB0 = uint16_time_diff(capture2, capture1);
 800181a:	4b0a      	ldr	r3, [pc, #40]	; (8001844 <meandrB0_capture+0x44>)
 800181c:	881a      	ldrh	r2, [r3, #0]
 800181e:	4b0a      	ldr	r3, [pc, #40]	; (8001848 <meandrB0_capture+0x48>)
 8001820:	881b      	ldrh	r3, [r3, #0]
 8001822:	4610      	mov	r0, r2
 8001824:	4619      	mov	r1, r3
 8001826:	f000 f91f 	bl	8001a68 <uint16_time_diff>
 800182a:	4603      	mov	r3, r0
 800182c:	461a      	mov	r2, r3
 800182e:	4b07      	ldr	r3, [pc, #28]	; (800184c <meandrB0_capture+0x4c>)
 8001830:	801a      	strh	r2, [r3, #0]
E:\amistom1-master\amistom1-master\Amistom\Debug/../src/meandr.c:45
    // PERIOD;
      // ...

      NVIC_EnableIRQ(TIM3_IRQn);
 8001832:	201d      	movs	r0, #29
 8001834:	f7ff ff60 	bl	80016f8 <NVIC_EnableIRQ>
E:\amistom1-master\amistom1-master\Amistom\Debug/../src/meandr.c:47
    }
    return(_periodB0);
 8001838:	4b04      	ldr	r3, [pc, #16]	; (800184c <meandrB0_capture+0x4c>)
 800183a:	881b      	ldrh	r3, [r3, #0]
E:\amistom1-master\amistom1-master\Amistom\Debug/../src/meandr.c:48
}
 800183c:	4618      	mov	r0, r3
 800183e:	bd80      	pop	{r7, pc}
 8001840:	20000588 	.word	0x20000588
 8001844:	2000065e 	.word	0x2000065e
 8001848:	2000065a 	.word	0x2000065a
 800184c:	20000590 	.word	0x20000590

08001850 <meandrB1_capture>:
meandrB1_capture():
E:\amistom1-master\amistom1-master\Amistom\Debug/../src/meandr.c:50

uint16_t meandrB1_capture(void){
 8001850:	b580      	push	{r7, lr}
 8001852:	b082      	sub	sp, #8
 8001854:	af00      	add	r7, sp, #0
E:\amistom1-master\amistom1-master\Amistom\Debug/../src/meandr.c:53

	static uint16_t _periodB1;
    if (capture2_is_ready)
 8001856:	4b10      	ldr	r3, [pc, #64]	; (8001898 <meandrB1_capture+0x48>)
 8001858:	881b      	ldrh	r3, [r3, #0]
 800185a:	b29b      	uxth	r3, r3
 800185c:	2b00      	cmp	r3, #0
 800185e:	d015      	beq.n	800188c <meandrB1_capture+0x3c>
E:\amistom1-master\amistom1-master\Amistom\Debug/../src/meandr.c:55
    {
      NVIC_DisableIRQ(TIM3_IRQn);
 8001860:	201d      	movs	r0, #29
 8001862:	f7ff ff61 	bl	8001728 <NVIC_DisableIRQ>
E:\amistom1-master\amistom1-master\Amistom\Debug/../src/meandr.c:56
      capture2_is_ready = 0;
 8001866:	4b0c      	ldr	r3, [pc, #48]	; (8001898 <meandrB1_capture+0x48>)
 8001868:	2200      	movs	r2, #0
 800186a:	801a      	strh	r2, [r3, #0]
E:\amistom1-master\amistom1-master\Amistom\Debug/../src/meandr.c:59

      /* Обрабатываем захваченный период, который должен быть равен 146 */
    const uint16_t  period = uint16_time_diff(capture2, capture1);
 800186c:	4b0b      	ldr	r3, [pc, #44]	; (800189c <meandrB1_capture+0x4c>)
 800186e:	881a      	ldrh	r2, [r3, #0]
 8001870:	4b0b      	ldr	r3, [pc, #44]	; (80018a0 <meandrB1_capture+0x50>)
 8001872:	881b      	ldrh	r3, [r3, #0]
 8001874:	4610      	mov	r0, r2
 8001876:	4619      	mov	r1, r3
 8001878:	f000 f8f6 	bl	8001a68 <uint16_time_diff>
 800187c:	4603      	mov	r3, r0
 800187e:	80fb      	strh	r3, [r7, #6]
E:\amistom1-master\amistom1-master\Amistom\Debug/../src/meandr.c:60
    _periodB1 = period;
 8001880:	4a08      	ldr	r2, [pc, #32]	; (80018a4 <meandrB1_capture+0x54>)
 8001882:	88fb      	ldrh	r3, [r7, #6]
 8001884:	8013      	strh	r3, [r2, #0]
E:\amistom1-master\amistom1-master\Amistom\Debug/../src/meandr.c:63
      // ...

      NVIC_EnableIRQ(TIM3_IRQn);
 8001886:	201d      	movs	r0, #29
 8001888:	f7ff ff36 	bl	80016f8 <NVIC_EnableIRQ>
E:\amistom1-master\amistom1-master\Amistom\Debug/../src/meandr.c:65
    }
    return(_periodB1);
 800188c:	4b05      	ldr	r3, [pc, #20]	; (80018a4 <meandrB1_capture+0x54>)
 800188e:	881b      	ldrh	r3, [r3, #0]
E:\amistom1-master\amistom1-master\Amistom\Debug/../src/meandr.c:66
}
 8001890:	4618      	mov	r0, r3
 8001892:	3708      	adds	r7, #8
 8001894:	46bd      	mov	sp, r7
 8001896:	bd80      	pop	{r7, pc}
 8001898:	2000058a 	.word	0x2000058a
 800189c:	2000065e 	.word	0x2000065e
 80018a0:	2000065a 	.word	0x2000065a
 80018a4:	20000592 	.word	0x20000592

080018a8 <meandr_capture>:
meandr_capture():
E:\amistom1-master\amistom1-master\Amistom\Debug/../src/meandr.c:69


uint16_t meandr_capture(void){
 80018a8:	b580      	push	{r7, lr}
 80018aa:	b082      	sub	sp, #8
 80018ac:	af00      	add	r7, sp, #0
E:\amistom1-master\amistom1-master\Amistom\Debug/../src/meandr.c:70
	uint16_t period = 0;
 80018ae:	2300      	movs	r3, #0
 80018b0:	80fb      	strh	r3, [r7, #6]
E:\amistom1-master\amistom1-master\Amistom\Debug/../src/meandr.c:72
	//period = uint16_time_diff(1000, 700);
    if (capture_is_ready)
 80018b2:	4b10      	ldr	r3, [pc, #64]	; (80018f4 <meandr_capture+0x4c>)
 80018b4:	881b      	ldrh	r3, [r3, #0]
 80018b6:	b29b      	uxth	r3, r3
 80018b8:	2b00      	cmp	r3, #0
 80018ba:	d015      	beq.n	80018e8 <meandr_capture+0x40>
E:\amistom1-master\amistom1-master\Amistom\Debug/../src/meandr.c:74
    {
      NVIC_DisableIRQ(TIM3_IRQn);
 80018bc:	201d      	movs	r0, #29
 80018be:	f7ff ff33 	bl	8001728 <NVIC_DisableIRQ>
E:\amistom1-master\amistom1-master\Amistom\Debug/../src/meandr.c:75
      capture_is_ready = 0;
 80018c2:	4b0c      	ldr	r3, [pc, #48]	; (80018f4 <meandr_capture+0x4c>)
 80018c4:	2200      	movs	r2, #0
 80018c6:	801a      	strh	r2, [r3, #0]
E:\amistom1-master\amistom1-master\Amistom\Debug/../src/meandr.c:78

      /* РћР±СЂР°Р±Р°С‚С‹РІР°РµРј Р·Р°С…РІР°С‡РµРЅРЅС‹Р№ РїРµСЂРёРѕРґ, РєРѕС‚РѕСЂС‹Р№ РґРѕР»Р¶РµРЅ Р±С‹С‚СЊ СЂР°РІРµРЅ 146 */
     period = uint16_time_diff(capture1, capture2);
 80018c8:	4b0b      	ldr	r3, [pc, #44]	; (80018f8 <meandr_capture+0x50>)
 80018ca:	881a      	ldrh	r2, [r3, #0]
 80018cc:	4b0b      	ldr	r3, [pc, #44]	; (80018fc <meandr_capture+0x54>)
 80018ce:	881b      	ldrh	r3, [r3, #0]
 80018d0:	4610      	mov	r0, r2
 80018d2:	4619      	mov	r1, r3
 80018d4:	f000 f8c8 	bl	8001a68 <uint16_time_diff>
 80018d8:	4603      	mov	r3, r0
 80018da:	80fb      	strh	r3, [r7, #6]
E:\amistom1-master\amistom1-master\Amistom\Debug/../src/meandr.c:79
    _period = period;
 80018dc:	4a08      	ldr	r2, [pc, #32]	; (8001900 <meandr_capture+0x58>)
 80018de:	88fb      	ldrh	r3, [r7, #6]
 80018e0:	8013      	strh	r3, [r2, #0]
E:\amistom1-master\amistom1-master\Amistom\Debug/../src/meandr.c:82
      // ...

      NVIC_EnableIRQ(TIM3_IRQn);
 80018e2:	201d      	movs	r0, #29
 80018e4:	f7ff ff08 	bl	80016f8 <NVIC_EnableIRQ>
E:\amistom1-master\amistom1-master\Amistom\Debug/../src/meandr.c:84
    }
    return(period);
 80018e8:	88fb      	ldrh	r3, [r7, #6]
E:\amistom1-master\amistom1-master\Amistom\Debug/../src/meandr.c:85
}
 80018ea:	4618      	mov	r0, r3
 80018ec:	3708      	adds	r7, #8
 80018ee:	46bd      	mov	sp, r7
 80018f0:	bd80      	pop	{r7, pc}
 80018f2:	bf00      	nop
 80018f4:	20000586 	.word	0x20000586
 80018f8:	2000065a 	.word	0x2000065a
 80018fc:	2000065e 	.word	0x2000065e
 8001900:	20000660 	.word	0x20000660

08001904 <init_meandr__gpio>:
init_meandr__gpio():
E:\amistom1-master\amistom1-master\Amistom\Debug/../src/meandr.c:88

void init_meandr__gpio(void)
{
 8001904:	b580      	push	{r7, lr}
 8001906:	b082      	sub	sp, #8
 8001908:	af00      	add	r7, sp, #0
E:\amistom1-master\amistom1-master\Amistom\Debug/../src/meandr.c:93
  GPIO_InitTypeDef OutBit_InitStruct ;

  /* Р’С‹РІРѕРґ С‚РµСЃС‚РѕРІРѕРіРѕ СЃРёРіРЅР°Р»Р° РЅР° PB7 */

  RCC_AHB1PeriphClockCmd(RCC_AHB1Periph_GPIOB, ENABLE);		//B
 800190a:	2002      	movs	r0, #2
 800190c:	2101      	movs	r1, #1
 800190e:	f001 f8cb 	bl	8002aa8 <RCC_AHB1PeriphClockCmd>
E:\amistom1-master\amistom1-master\Amistom\Debug/../src/meandr.c:95

  	OutBit_InitStruct.GPIO_Pin = 			GPIO_Pin_7;
 8001912:	2380      	movs	r3, #128	; 0x80
 8001914:	603b      	str	r3, [r7, #0]
E:\amistom1-master\amistom1-master\Amistom\Debug/../src/meandr.c:96
  	OutBit_InitStruct.GPIO_Mode =			GPIO_Mode_OUT;
 8001916:	2301      	movs	r3, #1
 8001918:	713b      	strb	r3, [r7, #4]
E:\amistom1-master\amistom1-master\Amistom\Debug/../src/meandr.c:97
  	OutBit_InitStruct.GPIO_OType = 			GPIO_OType_PP;
 800191a:	2300      	movs	r3, #0
 800191c:	71bb      	strb	r3, [r7, #6]
E:\amistom1-master\amistom1-master\Amistom\Debug/../src/meandr.c:98
  	OutBit_InitStruct.GPIO_PuPd = 			GPIO_PuPd_DOWN;
 800191e:	2302      	movs	r3, #2
 8001920:	71fb      	strb	r3, [r7, #7]
E:\amistom1-master\amistom1-master\Amistom\Debug/../src/meandr.c:99
  	OutBit_InitStruct.GPIO_Speed = 			GPIO_Speed_50MHz;
 8001922:	2302      	movs	r3, #2
 8001924:	717b      	strb	r3, [r7, #5]
E:\amistom1-master\amistom1-master\Amistom\Debug/../src/meandr.c:100
  	GPIO_Init(GPIOB, &OutBit_InitStruct);
 8001926:	463b      	mov	r3, r7
 8001928:	480c      	ldr	r0, [pc, #48]	; (800195c <init_meandr__gpio+0x58>)
 800192a:	4619      	mov	r1, r3
 800192c:	f000 feea 	bl	8002704 <GPIO_Init>
E:\amistom1-master\amistom1-master\Amistom\Debug/../src/meandr.c:103

  /* РўР°Р№РјРµСЂ TIM3, РєР°РЅР°Р» 1 */
  RCC_AHB1PeriphClockCmd(RCC_AHB1Periph_GPIOB, ENABLE);
 8001930:	2002      	movs	r0, #2
 8001932:	2101      	movs	r1, #1
 8001934:	f001 f8b8 	bl	8002aa8 <RCC_AHB1PeriphClockCmd>
E:\amistom1-master\amistom1-master\Amistom\Debug/../src/meandr.c:104
  OutBit_InitStruct.GPIO_Pin = 			GPIO_Pin_1|GPIO_Pin_0;
 8001938:	2303      	movs	r3, #3
 800193a:	603b      	str	r3, [r7, #0]
E:\amistom1-master\amistom1-master\Amistom\Debug/../src/meandr.c:105
  OutBit_InitStruct.GPIO_Mode =			GPIO_Mode_IN;
 800193c:	2300      	movs	r3, #0
 800193e:	713b      	strb	r3, [r7, #4]
E:\amistom1-master\amistom1-master\Amistom\Debug/../src/meandr.c:106
  OutBit_InitStruct.GPIO_OType = 		GPIO_OType_PP;
 8001940:	2300      	movs	r3, #0
 8001942:	71bb      	strb	r3, [r7, #6]
E:\amistom1-master\amistom1-master\Amistom\Debug/../src/meandr.c:107
  OutBit_InitStruct.GPIO_PuPd = 		GPIO_PuPd_NOPULL;
 8001944:	2300      	movs	r3, #0
 8001946:	71fb      	strb	r3, [r7, #7]
E:\amistom1-master\amistom1-master\Amistom\Debug/../src/meandr.c:108
  OutBit_InitStruct.GPIO_Speed = 		GPIO_Speed_50MHz;
 8001948:	2302      	movs	r3, #2
 800194a:	717b      	strb	r3, [r7, #5]
E:\amistom1-master\amistom1-master\Amistom\Debug/../src/meandr.c:109
  GPIO_Init(GPIOB, &OutBit_InitStruct);
 800194c:	463b      	mov	r3, r7
 800194e:	4803      	ldr	r0, [pc, #12]	; (800195c <init_meandr__gpio+0x58>)
 8001950:	4619      	mov	r1, r3
 8001952:	f000 fed7 	bl	8002704 <GPIO_Init>
E:\amistom1-master\amistom1-master\Amistom\Debug/../src/meandr.c:110
}
 8001956:	3708      	adds	r7, #8
 8001958:	46bd      	mov	sp, r7
 800195a:	bd80      	pop	{r7, pc}
 800195c:	40020400 	.word	0x40020400

08001960 <init_meandr_timer>:
init_meandr_timer():
E:\amistom1-master\amistom1-master\Amistom\Debug/../src/meandr.c:113

void init_meandr_timer(void)
{
 8001960:	b580      	push	{r7, lr}
 8001962:	b086      	sub	sp, #24
 8001964:	af00      	add	r7, sp, #0
E:\amistom1-master\amistom1-master\Amistom\Debug/../src/meandr.c:115
  /* РџРѕРґР°С‘Рј С‚Р°РєС‚С‹ РЅР° TIM3 */
  RCC_AHB1PeriphClockCmd(RCC_APB1Periph_TIM3, ENABLE);
 8001966:	2002      	movs	r0, #2
 8001968:	2101      	movs	r1, #1
 800196a:	f001 f89d 	bl	8002aa8 <RCC_AHB1PeriphClockCmd>
E:\amistom1-master\amistom1-master\Amistom\Debug/../src/meandr.c:119

  /* РќР°СЃС‚СЂР°РёРІР°РµРј РїСЂРµРґРґРµР»РёС‚РµР»СЊ С‚Р°Рє, С‡С‚РѕР±С‹ С‚Р°Р№РјРµСЂ СЃС‡РёС‚Р°Р» РјРёР»Р»РёСЃРµРєСѓРЅРґС‹ */
  TIM_TimeBaseInitTypeDef timer_base;
  TIM_TimeBaseStructInit(&timer_base);
 800196e:	f107 030c 	add.w	r3, r7, #12
 8001972:	4618      	mov	r0, r3
 8001974:	f001 f95c 	bl	8002c30 <TIM_TimeBaseStructInit>
E:\amistom1-master\amistom1-master\Amistom\Debug/../src/meandr.c:120
  timer_base.TIM_Prescaler = 24000 - 1;
 8001978:	f645 53bf 	movw	r3, #23999	; 0x5dbf
 800197c:	81bb      	strh	r3, [r7, #12]
E:\amistom1-master\amistom1-master\Amistom\Debug/../src/meandr.c:122
  //timer_base.TIM_Period = 10;
  TIM_TimeBaseInit(TIM3, &timer_base);
 800197e:	f107 030c 	add.w	r3, r7, #12
 8001982:	4813      	ldr	r0, [pc, #76]	; (80019d0 <init_meandr_timer+0x70>)
 8001984:	4619      	mov	r1, r3
 8001986:	f001 f8e9 	bl	8002b5c <TIM_TimeBaseInit>
E:\amistom1-master\amistom1-master\Amistom\Debug/../src/meandr.c:125

  TIM_ICInitTypeDef 			timer_ic;
  timer_ic.TIM_Channel = 		TIM_Channel_3;
 800198a:	2308      	movs	r3, #8
 800198c:	803b      	strh	r3, [r7, #0]
E:\amistom1-master\amistom1-master\Amistom\Debug/../src/meandr.c:126
  timer_ic.TIM_ICPolarity = 	TIM_ICPolarity_Falling;
 800198e:	2302      	movs	r3, #2
 8001990:	807b      	strh	r3, [r7, #2]
E:\amistom1-master\amistom1-master\Amistom\Debug/../src/meandr.c:127
  timer_ic.TIM_ICSelection =	TIM_ICSelection_DirectTI;
 8001992:	2301      	movs	r3, #1
 8001994:	80bb      	strh	r3, [r7, #4]
E:\amistom1-master\amistom1-master\Amistom\Debug/../src/meandr.c:128
  timer_ic.TIM_ICPrescaler = 	TIM_ICPSC_DIV1;
 8001996:	2300      	movs	r3, #0
 8001998:	80fb      	strh	r3, [r7, #6]
E:\amistom1-master\amistom1-master\Amistom\Debug/../src/meandr.c:129
  timer_ic.TIM_ICFilter = 		0;
 800199a:	2300      	movs	r3, #0
 800199c:	813b      	strh	r3, [r7, #8]
E:\amistom1-master\amistom1-master\Amistom\Debug/../src/meandr.c:130
  TIM_ICInit(TIM3, &timer_ic);
 800199e:	463b      	mov	r3, r7
 80019a0:	480b      	ldr	r0, [pc, #44]	; (80019d0 <init_meandr_timer+0x70>)
 80019a2:	4619      	mov	r1, r3
 80019a4:	f001 f9de 	bl	8002d64 <TIM_ICInit>
E:\amistom1-master\amistom1-master\Amistom\Debug/../src/meandr.c:133

  /* Р Р°Р·СЂРµС€Р°РµРј С‚Р°Р№РјРµСЂСѓ РіРµРЅРµСЂРёСЂРѕРІР°С‚СЊ РїСЂРµСЂС‹РІР°РЅРёРµ РїРѕ Р·Р°С…РІР°С‚Сѓ */
  TIM_ITConfig(TIM3, TIM_IT_CC3, ENABLE);
 80019a8:	4809      	ldr	r0, [pc, #36]	; (80019d0 <init_meandr_timer+0x70>)
 80019aa:	2108      	movs	r1, #8
 80019ac:	2201      	movs	r2, #1
 80019ae:	f001 faa1 	bl	8002ef4 <TIM_ITConfig>
E:\amistom1-master\amistom1-master\Amistom\Debug/../src/meandr.c:134
  NVIC_SetPriority(TIM3_IRQn, 1);
 80019b2:	201d      	movs	r0, #29
 80019b4:	2101      	movs	r1, #1
 80019b6:	f7ff fed1 	bl	800175c <NVIC_SetPriority>
E:\amistom1-master\amistom1-master\Amistom\Debug/../src/meandr.c:136
  /* Р’РєР»СЋС‡Р°РµРј С‚Р°Р№РјРµСЂ */
  TIM_Cmd(TIM3, ENABLE);
 80019ba:	4805      	ldr	r0, [pc, #20]	; (80019d0 <init_meandr_timer+0x70>)
 80019bc:	2101      	movs	r1, #1
 80019be:	f001 f9b1 	bl	8002d24 <TIM_Cmd>
E:\amistom1-master\amistom1-master\Amistom\Debug/../src/meandr.c:138
  /* Р Р°Р·СЂРµС€Р°РµРј РїСЂРµСЂС‹РІР°РЅРёСЏ С‚Р°Р№РјРµСЂР° TIM3 */
  NVIC_EnableIRQ(TIM3_IRQn);
 80019c2:	201d      	movs	r0, #29
 80019c4:	f7ff fe98 	bl	80016f8 <NVIC_EnableIRQ>
E:\amistom1-master\amistom1-master\Amistom\Debug/../src/meandr.c:139
}
 80019c8:	3718      	adds	r7, #24
 80019ca:	46bd      	mov	sp, r7
 80019cc:	bd80      	pop	{r7, pc}
 80019ce:	bf00      	nop
 80019d0:	40000400 	.word	0x40000400

080019d4 <meandr_test>:
meandr_test():
E:\amistom1-master\amistom1-master\Amistom\Debug/../src/meandr.c:142

bool meandr_test(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 80019d4:	b580      	push	{r7, lr}
 80019d6:	b082      	sub	sp, #8
 80019d8:	af00      	add	r7, sp, #0
 80019da:	6078      	str	r0, [r7, #4]
 80019dc:	460b      	mov	r3, r1
 80019de:	807b      	strh	r3, [r7, #2]
E:\amistom1-master\amistom1-master\Amistom\Debug/../src/meandr.c:143
	if (average_period(GPIOB, GPIO_Pin) == 20) return(true);
 80019e0:	887b      	ldrh	r3, [r7, #2]
 80019e2:	4807      	ldr	r0, [pc, #28]	; (8001a00 <meandr_test+0x2c>)
 80019e4:	4619      	mov	r1, r3
 80019e6:	f000 f85d 	bl	8001aa4 <average_period>
 80019ea:	4603      	mov	r3, r0
 80019ec:	2b14      	cmp	r3, #20
 80019ee:	d101      	bne.n	80019f4 <meandr_test+0x20>
E:\amistom1-master\amistom1-master\Amistom\Debug/../src/meandr.c:143 (discriminator 1)
 80019f0:	2301      	movs	r3, #1
 80019f2:	e000      	b.n	80019f6 <meandr_test+0x22>
E:\amistom1-master\amistom1-master\Amistom\Debug/../src/meandr.c:144
	return(false);
 80019f4:	2300      	movs	r3, #0
E:\amistom1-master\amistom1-master\Amistom\Debug/../src/meandr.c:145
}
 80019f6:	4618      	mov	r0, r3
 80019f8:	3708      	adds	r7, #8
 80019fa:	46bd      	mov	sp, r7
 80019fc:	bd80      	pop	{r7, pc}
 80019fe:	bf00      	nop
 8001a00:	40020400 	.word	0x40020400

08001a04 <TIM3_IRQHandler>:
TIM3_IRQHandler():
E:\amistom1-master\amistom1-master\Amistom\Debug/../src/meandr.c:165
}
}*/


void TIM3_IRQHandler(void)
{
 8001a04:	b580      	push	{r7, lr}
 8001a06:	af00      	add	r7, sp, #0
E:\amistom1-master\amistom1-master\Amistom\Debug/../src/meandr.c:172
extern uint16_t capture1, capture2;

  if (1/*TIM_GetITStatus(TIM3, TIM_IT_CC3) != RESET*/)
  {

    TIM_ClearITPendingBit(TIM3, TIM_IT_CC3);
 8001a08:	4812      	ldr	r0, [pc, #72]	; (8001a54 <TIM3_IRQHandler+0x50>)
 8001a0a:	2108      	movs	r1, #8
 8001a0c:	f001 fac2 	bl	8002f94 <TIM_ClearITPendingBit>
E:\amistom1-master\amistom1-master\Amistom\Debug/../src/meandr.c:175


    capture1 = capture2;
 8001a10:	4b11      	ldr	r3, [pc, #68]	; (8001a58 <TIM3_IRQHandler+0x54>)
 8001a12:	881a      	ldrh	r2, [r3, #0]
 8001a14:	4b11      	ldr	r3, [pc, #68]	; (8001a5c <TIM3_IRQHandler+0x58>)
 8001a16:	801a      	strh	r2, [r3, #0]
E:\amistom1-master\amistom1-master\Amistom\Debug/../src/meandr.c:176
    capture2 = 1000;//TIM_GetCapture3(TIM3);
 8001a18:	4b0f      	ldr	r3, [pc, #60]	; (8001a58 <TIM3_IRQHandler+0x54>)
 8001a1a:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 8001a1e:	801a      	strh	r2, [r3, #0]
E:\amistom1-master\amistom1-master\Amistom\Debug/../src/meandr.c:179


    if (!capture_is_first)
 8001a20:	4b0f      	ldr	r3, [pc, #60]	; (8001a60 <TIM3_IRQHandler+0x5c>)
 8001a22:	881b      	ldrh	r3, [r3, #0]
 8001a24:	b29b      	uxth	r3, r3
 8001a26:	2b00      	cmp	r3, #0
 8001a28:	d102      	bne.n	8001a30 <TIM3_IRQHandler+0x2c>
E:\amistom1-master\amistom1-master\Amistom\Debug/../src/meandr.c:180
      capture_is_ready = 1;
 8001a2a:	4b0e      	ldr	r3, [pc, #56]	; (8001a64 <TIM3_IRQHandler+0x60>)
 8001a2c:	2201      	movs	r2, #1
 8001a2e:	801a      	strh	r2, [r3, #0]
E:\amistom1-master\amistom1-master\Amistom\Debug/../src/meandr.c:182

    capture_is_first = 0;
 8001a30:	4b0b      	ldr	r3, [pc, #44]	; (8001a60 <TIM3_IRQHandler+0x5c>)
 8001a32:	2200      	movs	r2, #0
 8001a34:	801a      	strh	r2, [r3, #0]
E:\amistom1-master\amistom1-master\Amistom\Debug/../src/meandr.c:185


    if (TIM_GetFlagStatus(TIM3, TIM_FLAG_CC3OF) != RESET)
 8001a36:	4807      	ldr	r0, [pc, #28]	; (8001a54 <TIM3_IRQHandler+0x50>)
 8001a38:	f44f 6100 	mov.w	r1, #2048	; 0x800
 8001a3c:	f001 fa7e 	bl	8002f3c <TIM_GetFlagStatus>
 8001a40:	4603      	mov	r3, r0
 8001a42:	2b00      	cmp	r3, #0
 8001a44:	d004      	beq.n	8001a50 <TIM3_IRQHandler+0x4c>
E:\amistom1-master\amistom1-master\Amistom\Debug/../src/meandr.c:187
    {
      TIM_ClearFlag(TIM3, TIM_FLAG_CC3OF);
 8001a46:	4803      	ldr	r0, [pc, #12]	; (8001a54 <TIM3_IRQHandler+0x50>)
 8001a48:	f44f 6100 	mov.w	r1, #2048	; 0x800
 8001a4c:	f001 fa92 	bl	8002f74 <TIM_ClearFlag>
E:\amistom1-master\amistom1-master\Amistom\Debug/../src/meandr.c:192
      // ...
    }
  }

}
 8001a50:	bd80      	pop	{r7, pc}
 8001a52:	bf00      	nop
 8001a54:	40000400 	.word	0x40000400
 8001a58:	2000065e 	.word	0x2000065e
 8001a5c:	2000065a 	.word	0x2000065a
 8001a60:	2000010a 	.word	0x2000010a
 8001a64:	20000586 	.word	0x20000586

08001a68 <uint16_time_diff>:
uint16_time_diff():
E:\amistom1-master\amistom1-master\Amistom\Debug/../src/meandr.c:197


/* Р’С‹С‡РёСЃР»СЏРµС‚ СЂР°Р·РЅРѕСЃС‚СЊ РІРѕ РІСЂРµРјРµРЅРё СЃ СѓС‡С‘С‚РѕРј РїРµСЂРµРїРѕР»РЅРµРЅРёСЏ СЃС‡С‘С‚С‡РёРєР° С‚Р°Р№РјРµСЂР° */
uint16_t uint16_time_diff(uint16_t now, uint16_t before)
{
 8001a68:	b480      	push	{r7}
 8001a6a:	b083      	sub	sp, #12
 8001a6c:	af00      	add	r7, sp, #0
 8001a6e:	4603      	mov	r3, r0
 8001a70:	460a      	mov	r2, r1
 8001a72:	80fb      	strh	r3, [r7, #6]
 8001a74:	4613      	mov	r3, r2
 8001a76:	80bb      	strh	r3, [r7, #4]
E:\amistom1-master\amistom1-master\Amistom\Debug/../src/meandr.c:198
  return (now >= before) ? (now - before) : (UINT16_MAX - before + now);
 8001a78:	88fa      	ldrh	r2, [r7, #6]
 8001a7a:	88bb      	ldrh	r3, [r7, #4]
 8001a7c:	429a      	cmp	r2, r3
 8001a7e:	d304      	bcc.n	8001a8a <uint16_time_diff+0x22>
E:\amistom1-master\amistom1-master\Amistom\Debug/../src/meandr.c:198 (discriminator 1)
 8001a80:	88fa      	ldrh	r2, [r7, #6]
 8001a82:	88bb      	ldrh	r3, [r7, #4]
 8001a84:	1ad3      	subs	r3, r2, r3
 8001a86:	b29b      	uxth	r3, r3
 8001a88:	e005      	b.n	8001a96 <uint16_time_diff+0x2e>
E:\amistom1-master\amistom1-master\Amistom\Debug/../src/meandr.c:198 (discriminator 2)
 8001a8a:	88fa      	ldrh	r2, [r7, #6]
 8001a8c:	88bb      	ldrh	r3, [r7, #4]
 8001a8e:	1ad3      	subs	r3, r2, r3
 8001a90:	b29b      	uxth	r3, r3
 8001a92:	3b01      	subs	r3, #1
 8001a94:	b29b      	uxth	r3, r3
E:\amistom1-master\amistom1-master\Amistom\Debug/../src/meandr.c:199 (discriminator 4)
}
 8001a96:	4618      	mov	r0, r3
 8001a98:	370c      	adds	r7, #12
 8001a9a:	46bd      	mov	sp, r7
 8001a9c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001aa0:	4770      	bx	lr
 8001aa2:	bf00      	nop

08001aa4 <average_period>:
average_period():
E:\amistom1-master\amistom1-master\Amistom\Debug/../src/meandr.c:203


uint16_t average_period(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 8001aa4:	b580      	push	{r7, lr}
 8001aa6:	b084      	sub	sp, #16
 8001aa8:	af00      	add	r7, sp, #0
 8001aaa:	6078      	str	r0, [r7, #4]
 8001aac:	460b      	mov	r3, r1
 8001aae:	807b      	strh	r3, [r7, #2]
E:\amistom1-master\amistom1-master\Amistom\Debug/../src/meandr.c:204
	uint16_t Period = 0;
 8001ab0:	2300      	movs	r3, #0
 8001ab2:	81fb      	strh	r3, [r7, #14]
E:\amistom1-master\amistom1-master\Amistom\Debug/../src/meandr.c:205
	signed char counter = 5;
 8001ab4:	2305      	movs	r3, #5
 8001ab6:	737b      	strb	r3, [r7, #13]
E:\amistom1-master\amistom1-master\Amistom\Debug/../src/meandr.c:206
	while (--counter > 0)
 8001ab8:	e013      	b.n	8001ae2 <average_period+0x3e>
E:\amistom1-master\amistom1-master\Amistom\Debug/../src/meandr.c:208
	{
		if (GPIO_Pin == GPIO_Pin_0) Period += meandrB0_capture();
 8001aba:	887b      	ldrh	r3, [r7, #2]
 8001abc:	2b01      	cmp	r3, #1
 8001abe:	d106      	bne.n	8001ace <average_period+0x2a>
E:\amistom1-master\amistom1-master\Amistom\Debug/../src/meandr.c:208 (discriminator 1)
 8001ac0:	f7ff fe9e 	bl	8001800 <meandrB0_capture>
 8001ac4:	4603      	mov	r3, r0
 8001ac6:	461a      	mov	r2, r3
 8001ac8:	89fb      	ldrh	r3, [r7, #14]
 8001aca:	4413      	add	r3, r2
 8001acc:	81fb      	strh	r3, [r7, #14]
E:\amistom1-master\amistom1-master\Amistom\Debug/../src/meandr.c:209
		if (GPIO_Pin == GPIO_Pin_1) Period += meandrB1_capture();
 8001ace:	887b      	ldrh	r3, [r7, #2]
 8001ad0:	2b02      	cmp	r3, #2
 8001ad2:	d106      	bne.n	8001ae2 <average_period+0x3e>
E:\amistom1-master\amistom1-master\Amistom\Debug/../src/meandr.c:209 (discriminator 1)
 8001ad4:	f7ff febc 	bl	8001850 <meandrB1_capture>
 8001ad8:	4603      	mov	r3, r0
 8001ada:	461a      	mov	r2, r3
 8001adc:	89fb      	ldrh	r3, [r7, #14]
 8001ade:	4413      	add	r3, r2
 8001ae0:	81fb      	strh	r3, [r7, #14]
E:\amistom1-master\amistom1-master\Amistom\Debug/../src/meandr.c:206

uint16_t average_period(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
	uint16_t Period = 0;
	signed char counter = 5;
	while (--counter > 0)
 8001ae2:	7b7b      	ldrb	r3, [r7, #13]
 8001ae4:	3b01      	subs	r3, #1
 8001ae6:	b2db      	uxtb	r3, r3
 8001ae8:	737b      	strb	r3, [r7, #13]
 8001aea:	f997 300d 	ldrsb.w	r3, [r7, #13]
 8001aee:	2b00      	cmp	r3, #0
 8001af0:	dce3      	bgt.n	8001aba <average_period+0x16>
E:\amistom1-master\amistom1-master\Amistom\Debug/../src/meandr.c:212
	{
		if (GPIO_Pin == GPIO_Pin_0) Period += meandrB0_capture();
		if (GPIO_Pin == GPIO_Pin_1) Period += meandrB1_capture();
	}

	return(Period/5);
 8001af2:	89fb      	ldrh	r3, [r7, #14]
 8001af4:	4a04      	ldr	r2, [pc, #16]	; (8001b08 <average_period+0x64>)
 8001af6:	fba2 2303 	umull	r2, r3, r2, r3
 8001afa:	089b      	lsrs	r3, r3, #2
 8001afc:	b29b      	uxth	r3, r3
E:\amistom1-master\amistom1-master\Amistom\Debug/../src/meandr.c:213
}
 8001afe:	4618      	mov	r0, r3
 8001b00:	3710      	adds	r7, #16
 8001b02:	46bd      	mov	sp, r7
 8001b04:	bd80      	pop	{r7, pc}
 8001b06:	bf00      	nop
 8001b08:	cccccccd 	.word	0xcccccccd

08001b0c <init_outpin>:
init_outpin():
E:\amistom1-master\amistom1-master\Amistom\Debug/../src/outpin.c:6
#include "outpin.h"

GPIO_InitTypeDef OutBit_InitStruct;

void init_outpin(void)
{
 8001b0c:	b580      	push	{r7, lr}
 8001b0e:	af00      	add	r7, sp, #0
E:\amistom1-master\amistom1-master\Amistom\Debug/../src/outpin.c:7
	RCC_AHB1PeriphClockCmd(RCC_AHB1Periph_GPIOA, ENABLE);		//A
 8001b10:	2001      	movs	r0, #1
 8001b12:	2101      	movs	r1, #1
 8001b14:	f000 ffc8 	bl	8002aa8 <RCC_AHB1PeriphClockCmd>
E:\amistom1-master\amistom1-master\Amistom\Debug/../src/outpin.c:9

	OutBit_InitStruct.GPIO_Pin = 			GPIO_Pin_3|GPIO_Pin_8|GPIO_Pin_10|GPIO_Pin_14|GPIO_Pin_0;
 8001b18:	4b6c      	ldr	r3, [pc, #432]	; (8001ccc <init_outpin+0x1c0>)
 8001b1a:	f244 5209 	movw	r2, #17673	; 0x4509
 8001b1e:	601a      	str	r2, [r3, #0]
E:\amistom1-master\amistom1-master\Amistom\Debug/../src/outpin.c:10
	OutBit_InitStruct.GPIO_Mode =			GPIO_Mode_IN;
 8001b20:	4b6a      	ldr	r3, [pc, #424]	; (8001ccc <init_outpin+0x1c0>)
 8001b22:	2200      	movs	r2, #0
 8001b24:	711a      	strb	r2, [r3, #4]
E:\amistom1-master\amistom1-master\Amistom\Debug/../src/outpin.c:11
	OutBit_InitStruct.GPIO_OType = 			GPIO_OType_PP;
 8001b26:	4b69      	ldr	r3, [pc, #420]	; (8001ccc <init_outpin+0x1c0>)
 8001b28:	2200      	movs	r2, #0
 8001b2a:	719a      	strb	r2, [r3, #6]
E:\amistom1-master\amistom1-master\Amistom\Debug/../src/outpin.c:12
	OutBit_InitStruct.GPIO_PuPd = 			GPIO_PuPd_UP;
 8001b2c:	4b67      	ldr	r3, [pc, #412]	; (8001ccc <init_outpin+0x1c0>)
 8001b2e:	2201      	movs	r2, #1
 8001b30:	71da      	strb	r2, [r3, #7]
E:\amistom1-master\amistom1-master\Amistom\Debug/../src/outpin.c:13
	OutBit_InitStruct.GPIO_Speed = 			GPIO_Speed_50MHz;
 8001b32:	4b66      	ldr	r3, [pc, #408]	; (8001ccc <init_outpin+0x1c0>)
 8001b34:	2202      	movs	r2, #2
 8001b36:	715a      	strb	r2, [r3, #5]
E:\amistom1-master\amistom1-master\Amistom\Debug/../src/outpin.c:14
	GPIO_Init(GPIOA, &OutBit_InitStruct);
 8001b38:	4865      	ldr	r0, [pc, #404]	; (8001cd0 <init_outpin+0x1c4>)
 8001b3a:	4964      	ldr	r1, [pc, #400]	; (8001ccc <init_outpin+0x1c0>)
 8001b3c:	f000 fde2 	bl	8002704 <GPIO_Init>
E:\amistom1-master\amistom1-master\Amistom\Debug/../src/outpin.c:16

	RCC_AHB1PeriphClockCmd(RCC_AHB1Periph_GPIOB, ENABLE);		//B
 8001b40:	2002      	movs	r0, #2
 8001b42:	2101      	movs	r1, #1
 8001b44:	f000 ffb0 	bl	8002aa8 <RCC_AHB1PeriphClockCmd>
E:\amistom1-master\amistom1-master\Amistom\Debug/../src/outpin.c:18

	OutBit_InitStruct.GPIO_Pin = 			GPIO_Pin_3|GPIO_Pin_6|GPIO_Pin_8;
 8001b48:	4b60      	ldr	r3, [pc, #384]	; (8001ccc <init_outpin+0x1c0>)
 8001b4a:	f44f 72a4 	mov.w	r2, #328	; 0x148
 8001b4e:	601a      	str	r2, [r3, #0]
E:\amistom1-master\amistom1-master\Amistom\Debug/../src/outpin.c:19
	OutBit_InitStruct.GPIO_Mode =			GPIO_Mode_OUT;
 8001b50:	4b5e      	ldr	r3, [pc, #376]	; (8001ccc <init_outpin+0x1c0>)
 8001b52:	2201      	movs	r2, #1
 8001b54:	711a      	strb	r2, [r3, #4]
E:\amistom1-master\amistom1-master\Amistom\Debug/../src/outpin.c:20
	OutBit_InitStruct.GPIO_OType = 			GPIO_OType_PP;
 8001b56:	4b5d      	ldr	r3, [pc, #372]	; (8001ccc <init_outpin+0x1c0>)
 8001b58:	2200      	movs	r2, #0
 8001b5a:	719a      	strb	r2, [r3, #6]
E:\amistom1-master\amistom1-master\Amistom\Debug/../src/outpin.c:21
	OutBit_InitStruct.GPIO_PuPd = 			GPIO_PuPd_DOWN;
 8001b5c:	4b5b      	ldr	r3, [pc, #364]	; (8001ccc <init_outpin+0x1c0>)
 8001b5e:	2202      	movs	r2, #2
 8001b60:	71da      	strb	r2, [r3, #7]
E:\amistom1-master\amistom1-master\Amistom\Debug/../src/outpin.c:22
	OutBit_InitStruct.GPIO_Speed = 			GPIO_Speed_50MHz;
 8001b62:	4b5a      	ldr	r3, [pc, #360]	; (8001ccc <init_outpin+0x1c0>)
 8001b64:	2202      	movs	r2, #2
 8001b66:	715a      	strb	r2, [r3, #5]
E:\amistom1-master\amistom1-master\Amistom\Debug/../src/outpin.c:23
	GPIO_Init(GPIOB, &OutBit_InitStruct);
 8001b68:	485a      	ldr	r0, [pc, #360]	; (8001cd4 <init_outpin+0x1c8>)
 8001b6a:	4958      	ldr	r1, [pc, #352]	; (8001ccc <init_outpin+0x1c0>)
 8001b6c:	f000 fdca 	bl	8002704 <GPIO_Init>
E:\amistom1-master\amistom1-master\Amistom\Debug/../src/outpin.c:25

	OutBit_InitStruct.GPIO_Pin = 			GPIO_Pin_1|GPIO_Pin_4;
 8001b70:	4b56      	ldr	r3, [pc, #344]	; (8001ccc <init_outpin+0x1c0>)
 8001b72:	2212      	movs	r2, #18
 8001b74:	601a      	str	r2, [r3, #0]
E:\amistom1-master\amistom1-master\Amistom\Debug/../src/outpin.c:26
	OutBit_InitStruct.GPIO_Mode =			GPIO_Mode_IN;
 8001b76:	4b55      	ldr	r3, [pc, #340]	; (8001ccc <init_outpin+0x1c0>)
 8001b78:	2200      	movs	r2, #0
 8001b7a:	711a      	strb	r2, [r3, #4]
E:\amistom1-master\amistom1-master\Amistom\Debug/../src/outpin.c:27
	OutBit_InitStruct.GPIO_OType = 			GPIO_OType_PP;
 8001b7c:	4b53      	ldr	r3, [pc, #332]	; (8001ccc <init_outpin+0x1c0>)
 8001b7e:	2200      	movs	r2, #0
 8001b80:	719a      	strb	r2, [r3, #6]
E:\amistom1-master\amistom1-master\Amistom\Debug/../src/outpin.c:28
	OutBit_InitStruct.GPIO_PuPd = 			GPIO_PuPd_UP;
 8001b82:	4b52      	ldr	r3, [pc, #328]	; (8001ccc <init_outpin+0x1c0>)
 8001b84:	2201      	movs	r2, #1
 8001b86:	71da      	strb	r2, [r3, #7]
E:\amistom1-master\amistom1-master\Amistom\Debug/../src/outpin.c:29
	OutBit_InitStruct.GPIO_Speed = 			GPIO_Speed_50MHz;
 8001b88:	4b50      	ldr	r3, [pc, #320]	; (8001ccc <init_outpin+0x1c0>)
 8001b8a:	2202      	movs	r2, #2
 8001b8c:	715a      	strb	r2, [r3, #5]
E:\amistom1-master\amistom1-master\Amistom\Debug/../src/outpin.c:30
	GPIO_Init(GPIOB, &OutBit_InitStruct);
 8001b8e:	4851      	ldr	r0, [pc, #324]	; (8001cd4 <init_outpin+0x1c8>)
 8001b90:	494e      	ldr	r1, [pc, #312]	; (8001ccc <init_outpin+0x1c0>)
 8001b92:	f000 fdb7 	bl	8002704 <GPIO_Init>
E:\amistom1-master\amistom1-master\Amistom\Debug/../src/outpin.c:32

	RCC_AHB1PeriphClockCmd(RCC_AHB1Periph_GPIOC, ENABLE);		//C
 8001b96:	2004      	movs	r0, #4
 8001b98:	2101      	movs	r1, #1
 8001b9a:	f000 ff85 	bl	8002aa8 <RCC_AHB1PeriphClockCmd>
E:\amistom1-master\amistom1-master\Amistom\Debug/../src/outpin.c:34

	OutBit_InitStruct.GPIO_Pin = 			GPIO_Pin_13|GPIO_Pin_14|GPIO_Pin_15|GPIO_Pin_7|GPIO_Pin_9|GPIO_Pin_11|GPIO_Pin_6;
 8001b9e:	4b4b      	ldr	r3, [pc, #300]	; (8001ccc <init_outpin+0x1c0>)
 8001ba0:	f64e 22c0 	movw	r2, #60096	; 0xeac0
 8001ba4:	601a      	str	r2, [r3, #0]
E:\amistom1-master\amistom1-master\Amistom\Debug/../src/outpin.c:35
	OutBit_InitStruct.GPIO_Mode =			GPIO_Mode_OUT;
 8001ba6:	4b49      	ldr	r3, [pc, #292]	; (8001ccc <init_outpin+0x1c0>)
 8001ba8:	2201      	movs	r2, #1
 8001baa:	711a      	strb	r2, [r3, #4]
E:\amistom1-master\amistom1-master\Amistom\Debug/../src/outpin.c:36
	OutBit_InitStruct.GPIO_OType = 			GPIO_OType_PP;
 8001bac:	4b47      	ldr	r3, [pc, #284]	; (8001ccc <init_outpin+0x1c0>)
 8001bae:	2200      	movs	r2, #0
 8001bb0:	719a      	strb	r2, [r3, #6]
E:\amistom1-master\amistom1-master\Amistom\Debug/../src/outpin.c:37
	OutBit_InitStruct.GPIO_PuPd = 			GPIO_PuPd_DOWN;
 8001bb2:	4b46      	ldr	r3, [pc, #280]	; (8001ccc <init_outpin+0x1c0>)
 8001bb4:	2202      	movs	r2, #2
 8001bb6:	71da      	strb	r2, [r3, #7]
E:\amistom1-master\amistom1-master\Amistom\Debug/../src/outpin.c:38
	OutBit_InitStruct.GPIO_Speed = 			GPIO_Speed_50MHz;
 8001bb8:	4b44      	ldr	r3, [pc, #272]	; (8001ccc <init_outpin+0x1c0>)
 8001bba:	2202      	movs	r2, #2
 8001bbc:	715a      	strb	r2, [r3, #5]
E:\amistom1-master\amistom1-master\Amistom\Debug/../src/outpin.c:39
	GPIO_Init(GPIOC, &OutBit_InitStruct);
 8001bbe:	4846      	ldr	r0, [pc, #280]	; (8001cd8 <init_outpin+0x1cc>)
 8001bc0:	4942      	ldr	r1, [pc, #264]	; (8001ccc <init_outpin+0x1c0>)
 8001bc2:	f000 fd9f 	bl	8002704 <GPIO_Init>
E:\amistom1-master\amistom1-master\Amistom\Debug/../src/outpin.c:41

	OutBit_InitStruct.GPIO_Pin = 			GPIO_Pin_8|GPIO_Pin_10|GPIO_Pin_12;
 8001bc6:	4b41      	ldr	r3, [pc, #260]	; (8001ccc <init_outpin+0x1c0>)
 8001bc8:	f44f 52a8 	mov.w	r2, #5376	; 0x1500
 8001bcc:	601a      	str	r2, [r3, #0]
E:\amistom1-master\amistom1-master\Amistom\Debug/../src/outpin.c:42
	OutBit_InitStruct.GPIO_Mode =			GPIO_Mode_IN;
 8001bce:	4b3f      	ldr	r3, [pc, #252]	; (8001ccc <init_outpin+0x1c0>)
 8001bd0:	2200      	movs	r2, #0
 8001bd2:	711a      	strb	r2, [r3, #4]
E:\amistom1-master\amistom1-master\Amistom\Debug/../src/outpin.c:43
	OutBit_InitStruct.GPIO_OType = 			GPIO_OType_PP;
 8001bd4:	4b3d      	ldr	r3, [pc, #244]	; (8001ccc <init_outpin+0x1c0>)
 8001bd6:	2200      	movs	r2, #0
 8001bd8:	719a      	strb	r2, [r3, #6]
E:\amistom1-master\amistom1-master\Amistom\Debug/../src/outpin.c:44
	OutBit_InitStruct.GPIO_PuPd = 			GPIO_PuPd_UP;
 8001bda:	4b3c      	ldr	r3, [pc, #240]	; (8001ccc <init_outpin+0x1c0>)
 8001bdc:	2201      	movs	r2, #1
 8001bde:	71da      	strb	r2, [r3, #7]
E:\amistom1-master\amistom1-master\Amistom\Debug/../src/outpin.c:45
	OutBit_InitStruct.GPIO_Speed = 			GPIO_Speed_50MHz;
 8001be0:	4b3a      	ldr	r3, [pc, #232]	; (8001ccc <init_outpin+0x1c0>)
 8001be2:	2202      	movs	r2, #2
 8001be4:	715a      	strb	r2, [r3, #5]
E:\amistom1-master\amistom1-master\Amistom\Debug/../src/outpin.c:46
	GPIO_Init(GPIOC, &OutBit_InitStruct);
 8001be6:	483c      	ldr	r0, [pc, #240]	; (8001cd8 <init_outpin+0x1cc>)
 8001be8:	4938      	ldr	r1, [pc, #224]	; (8001ccc <init_outpin+0x1c0>)
 8001bea:	f000 fd8b 	bl	8002704 <GPIO_Init>
E:\amistom1-master\amistom1-master\Amistom\Debug/../src/outpin.c:48

	RCC_AHB1PeriphClockCmd(RCC_AHB1Periph_GPIOD, ENABLE);		//D
 8001bee:	2008      	movs	r0, #8
 8001bf0:	2101      	movs	r1, #1
 8001bf2:	f000 ff59 	bl	8002aa8 <RCC_AHB1PeriphClockCmd>
E:\amistom1-master\amistom1-master\Amistom\Debug/../src/outpin.c:50

	OutBit_InitStruct.GPIO_Pin = 			GPIO_Pin_12|GPIO_Pin_13|GPIO_Pin_14|GPIO_Pin_15|GPIO_Pin_0|GPIO_Pin_2|GPIO_Pin_4|GPIO_Pin_6;
 8001bf6:	4b35      	ldr	r3, [pc, #212]	; (8001ccc <init_outpin+0x1c0>)
 8001bf8:	f24f 0255 	movw	r2, #61525	; 0xf055
 8001bfc:	601a      	str	r2, [r3, #0]
E:\amistom1-master\amistom1-master\Amistom\Debug/../src/outpin.c:51
	OutBit_InitStruct.GPIO_Mode =			GPIO_Mode_OUT;
 8001bfe:	4b33      	ldr	r3, [pc, #204]	; (8001ccc <init_outpin+0x1c0>)
 8001c00:	2201      	movs	r2, #1
 8001c02:	711a      	strb	r2, [r3, #4]
E:\amistom1-master\amistom1-master\Amistom\Debug/../src/outpin.c:52
	OutBit_InitStruct.GPIO_OType = 			GPIO_OType_PP;
 8001c04:	4b31      	ldr	r3, [pc, #196]	; (8001ccc <init_outpin+0x1c0>)
 8001c06:	2200      	movs	r2, #0
 8001c08:	719a      	strb	r2, [r3, #6]
E:\amistom1-master\amistom1-master\Amistom\Debug/../src/outpin.c:53
	OutBit_InitStruct.GPIO_PuPd = 			GPIO_PuPd_DOWN;
 8001c0a:	4b30      	ldr	r3, [pc, #192]	; (8001ccc <init_outpin+0x1c0>)
 8001c0c:	2202      	movs	r2, #2
 8001c0e:	71da      	strb	r2, [r3, #7]
E:\amistom1-master\amistom1-master\Amistom\Debug/../src/outpin.c:54
	OutBit_InitStruct.GPIO_Speed = 			GPIO_Speed_50MHz;
 8001c10:	4b2e      	ldr	r3, [pc, #184]	; (8001ccc <init_outpin+0x1c0>)
 8001c12:	2202      	movs	r2, #2
 8001c14:	715a      	strb	r2, [r3, #5]
E:\amistom1-master\amistom1-master\Amistom\Debug/../src/outpin.c:55
	GPIO_Init(GPIOD, &OutBit_InitStruct);
 8001c16:	4831      	ldr	r0, [pc, #196]	; (8001cdc <init_outpin+0x1d0>)
 8001c18:	492c      	ldr	r1, [pc, #176]	; (8001ccc <init_outpin+0x1c0>)
 8001c1a:	f000 fd73 	bl	8002704 <GPIO_Init>
E:\amistom1-master\amistom1-master\Amistom\Debug/../src/outpin.c:57

	OutBit_InitStruct.GPIO_Pin = 			GPIO_Pin_1|GPIO_Pin_3|GPIO_Pin_5|GPIO_Pin_7;
 8001c1e:	4b2b      	ldr	r3, [pc, #172]	; (8001ccc <init_outpin+0x1c0>)
 8001c20:	22aa      	movs	r2, #170	; 0xaa
 8001c22:	601a      	str	r2, [r3, #0]
E:\amistom1-master\amistom1-master\Amistom\Debug/../src/outpin.c:58
	OutBit_InitStruct.GPIO_Mode =			GPIO_Mode_IN;
 8001c24:	4b29      	ldr	r3, [pc, #164]	; (8001ccc <init_outpin+0x1c0>)
 8001c26:	2200      	movs	r2, #0
 8001c28:	711a      	strb	r2, [r3, #4]
E:\amistom1-master\amistom1-master\Amistom\Debug/../src/outpin.c:59
	OutBit_InitStruct.GPIO_OType = 			GPIO_OType_PP;
 8001c2a:	4b28      	ldr	r3, [pc, #160]	; (8001ccc <init_outpin+0x1c0>)
 8001c2c:	2200      	movs	r2, #0
 8001c2e:	719a      	strb	r2, [r3, #6]
E:\amistom1-master\amistom1-master\Amistom\Debug/../src/outpin.c:60
	OutBit_InitStruct.GPIO_PuPd = 			GPIO_PuPd_UP;
 8001c30:	4b26      	ldr	r3, [pc, #152]	; (8001ccc <init_outpin+0x1c0>)
 8001c32:	2201      	movs	r2, #1
 8001c34:	71da      	strb	r2, [r3, #7]
E:\amistom1-master\amistom1-master\Amistom\Debug/../src/outpin.c:61
	OutBit_InitStruct.GPIO_Speed = 			GPIO_Speed_50MHz;
 8001c36:	4b25      	ldr	r3, [pc, #148]	; (8001ccc <init_outpin+0x1c0>)
 8001c38:	2202      	movs	r2, #2
 8001c3a:	715a      	strb	r2, [r3, #5]
E:\amistom1-master\amistom1-master\Amistom\Debug/../src/outpin.c:62
	GPIO_Init(GPIOD, &OutBit_InitStruct);
 8001c3c:	4827      	ldr	r0, [pc, #156]	; (8001cdc <init_outpin+0x1d0>)
 8001c3e:	4923      	ldr	r1, [pc, #140]	; (8001ccc <init_outpin+0x1c0>)
 8001c40:	f000 fd60 	bl	8002704 <GPIO_Init>
E:\amistom1-master\amistom1-master\Amistom\Debug/../src/outpin.c:64

	RCC_AHB1PeriphClockCmd(RCC_AHB1Periph_GPIOE, ENABLE);		//E
 8001c44:	2010      	movs	r0, #16
 8001c46:	2101      	movs	r1, #1
 8001c48:	f000 ff2e 	bl	8002aa8 <RCC_AHB1PeriphClockCmd>
E:\amistom1-master\amistom1-master\Amistom\Debug/../src/outpin.c:66

	OutBit_InitStruct.GPIO_Pin = 			GPIO_Pin_9|GPIO_Pin_11|GPIO_Pin_0|GPIO_Pin_1|GPIO_Pin_2|GPIO_Pin_3|GPIO_Pin_4|GPIO_Pin_5|GPIO_Pin_6;
 8001c4c:	4b1f      	ldr	r3, [pc, #124]	; (8001ccc <init_outpin+0x1c0>)
 8001c4e:	f640 227f 	movw	r2, #2687	; 0xa7f
 8001c52:	601a      	str	r2, [r3, #0]
E:\amistom1-master\amistom1-master\Amistom\Debug/../src/outpin.c:67
	OutBit_InitStruct.GPIO_Mode =			GPIO_Mode_OUT;
 8001c54:	4b1d      	ldr	r3, [pc, #116]	; (8001ccc <init_outpin+0x1c0>)
 8001c56:	2201      	movs	r2, #1
 8001c58:	711a      	strb	r2, [r3, #4]
E:\amistom1-master\amistom1-master\Amistom\Debug/../src/outpin.c:68
	OutBit_InitStruct.GPIO_OType = 			GPIO_OType_PP;
 8001c5a:	4b1c      	ldr	r3, [pc, #112]	; (8001ccc <init_outpin+0x1c0>)
 8001c5c:	2200      	movs	r2, #0
 8001c5e:	719a      	strb	r2, [r3, #6]
E:\amistom1-master\amistom1-master\Amistom\Debug/../src/outpin.c:69
	OutBit_InitStruct.GPIO_PuPd = 			GPIO_PuPd_DOWN;
 8001c60:	4b1a      	ldr	r3, [pc, #104]	; (8001ccc <init_outpin+0x1c0>)
 8001c62:	2202      	movs	r2, #2
 8001c64:	71da      	strb	r2, [r3, #7]
E:\amistom1-master\amistom1-master\Amistom\Debug/../src/outpin.c:70
	OutBit_InitStruct.GPIO_Speed = 			GPIO_Speed_50MHz;
 8001c66:	4b19      	ldr	r3, [pc, #100]	; (8001ccc <init_outpin+0x1c0>)
 8001c68:	2202      	movs	r2, #2
 8001c6a:	715a      	strb	r2, [r3, #5]
E:\amistom1-master\amistom1-master\Amistom\Debug/../src/outpin.c:71
	GPIO_Init(GPIOE, &OutBit_InitStruct);
 8001c6c:	481c      	ldr	r0, [pc, #112]	; (8001ce0 <init_outpin+0x1d4>)
 8001c6e:	4917      	ldr	r1, [pc, #92]	; (8001ccc <init_outpin+0x1c0>)
 8001c70:	f000 fd48 	bl	8002704 <GPIO_Init>
E:\amistom1-master\amistom1-master\Amistom\Debug/../src/outpin.c:73

	OutBit_InitStruct.GPIO_Pin = 			GPIO_Pin_7;
 8001c74:	4b15      	ldr	r3, [pc, #84]	; (8001ccc <init_outpin+0x1c0>)
 8001c76:	2280      	movs	r2, #128	; 0x80
 8001c78:	601a      	str	r2, [r3, #0]
E:\amistom1-master\amistom1-master\Amistom\Debug/../src/outpin.c:74
	OutBit_InitStruct.GPIO_Mode =			GPIO_Mode_IN;
 8001c7a:	4b14      	ldr	r3, [pc, #80]	; (8001ccc <init_outpin+0x1c0>)
 8001c7c:	2200      	movs	r2, #0
 8001c7e:	711a      	strb	r2, [r3, #4]
E:\amistom1-master\amistom1-master\Amistom\Debug/../src/outpin.c:75
	OutBit_InitStruct.GPIO_OType = 			GPIO_OType_PP;
 8001c80:	4b12      	ldr	r3, [pc, #72]	; (8001ccc <init_outpin+0x1c0>)
 8001c82:	2200      	movs	r2, #0
 8001c84:	719a      	strb	r2, [r3, #6]
E:\amistom1-master\amistom1-master\Amistom\Debug/../src/outpin.c:76
	OutBit_InitStruct.GPIO_PuPd = 			GPIO_PuPd_UP;
 8001c86:	4b11      	ldr	r3, [pc, #68]	; (8001ccc <init_outpin+0x1c0>)
 8001c88:	2201      	movs	r2, #1
 8001c8a:	71da      	strb	r2, [r3, #7]
E:\amistom1-master\amistom1-master\Amistom\Debug/../src/outpin.c:77
	OutBit_InitStruct.GPIO_Speed = 			GPIO_Speed_50MHz;
 8001c8c:	4b0f      	ldr	r3, [pc, #60]	; (8001ccc <init_outpin+0x1c0>)
 8001c8e:	2202      	movs	r2, #2
 8001c90:	715a      	strb	r2, [r3, #5]
E:\amistom1-master\amistom1-master\Amistom\Debug/../src/outpin.c:78
	GPIO_Init(GPIOE, &OutBit_InitStruct);
 8001c92:	4813      	ldr	r0, [pc, #76]	; (8001ce0 <init_outpin+0x1d4>)
 8001c94:	490d      	ldr	r1, [pc, #52]	; (8001ccc <init_outpin+0x1c0>)
 8001c96:	f000 fd35 	bl	8002704 <GPIO_Init>
E:\amistom1-master\amistom1-master\Amistom\Debug/../src/outpin.c:80

	RCC_AHB1PeriphClockCmd(RCC_AHB1Periph_GPIOH, ENABLE);		//H
 8001c9a:	2080      	movs	r0, #128	; 0x80
 8001c9c:	2101      	movs	r1, #1
 8001c9e:	f000 ff03 	bl	8002aa8 <RCC_AHB1PeriphClockCmd>
E:\amistom1-master\amistom1-master\Amistom\Debug/../src/outpin.c:82

	OutBit_InitStruct.GPIO_Pin = 			GPIO_Pin_0|GPIO_Pin_1;
 8001ca2:	4b0a      	ldr	r3, [pc, #40]	; (8001ccc <init_outpin+0x1c0>)
 8001ca4:	2203      	movs	r2, #3
 8001ca6:	601a      	str	r2, [r3, #0]
E:\amistom1-master\amistom1-master\Amistom\Debug/../src/outpin.c:83
	OutBit_InitStruct.GPIO_Mode =			GPIO_Mode_OUT;
 8001ca8:	4b08      	ldr	r3, [pc, #32]	; (8001ccc <init_outpin+0x1c0>)
 8001caa:	2201      	movs	r2, #1
 8001cac:	711a      	strb	r2, [r3, #4]
E:\amistom1-master\amistom1-master\Amistom\Debug/../src/outpin.c:84
	OutBit_InitStruct.GPIO_OType = 			GPIO_OType_PP;
 8001cae:	4b07      	ldr	r3, [pc, #28]	; (8001ccc <init_outpin+0x1c0>)
 8001cb0:	2200      	movs	r2, #0
 8001cb2:	719a      	strb	r2, [r3, #6]
E:\amistom1-master\amistom1-master\Amistom\Debug/../src/outpin.c:85
	OutBit_InitStruct.GPIO_PuPd = 			GPIO_PuPd_DOWN;
 8001cb4:	4b05      	ldr	r3, [pc, #20]	; (8001ccc <init_outpin+0x1c0>)
 8001cb6:	2202      	movs	r2, #2
 8001cb8:	71da      	strb	r2, [r3, #7]
E:\amistom1-master\amistom1-master\Amistom\Debug/../src/outpin.c:86
	OutBit_InitStruct.GPIO_Speed = 			GPIO_Speed_50MHz;
 8001cba:	4b04      	ldr	r3, [pc, #16]	; (8001ccc <init_outpin+0x1c0>)
 8001cbc:	2202      	movs	r2, #2
 8001cbe:	715a      	strb	r2, [r3, #5]
E:\amistom1-master\amistom1-master\Amistom\Debug/../src/outpin.c:87
	GPIO_Init(GPIOH, &OutBit_InitStruct);
 8001cc0:	4808      	ldr	r0, [pc, #32]	; (8001ce4 <init_outpin+0x1d8>)
 8001cc2:	4902      	ldr	r1, [pc, #8]	; (8001ccc <init_outpin+0x1c0>)
 8001cc4:	f000 fd1e 	bl	8002704 <GPIO_Init>
E:\amistom1-master\amistom1-master\Amistom\Debug/../src/outpin.c:89

}
 8001cc8:	bd80      	pop	{r7, pc}
 8001cca:	bf00      	nop
 8001ccc:	20000664 	.word	0x20000664
 8001cd0:	40020000 	.word	0x40020000
 8001cd4:	40020400 	.word	0x40020400
 8001cd8:	40020800 	.word	0x40020800
 8001cdc:	40020c00 	.word	0x40020c00
 8001ce0:	40021000 	.word	0x40021000
 8001ce4:	40021c00 	.word	0x40021c00

08001ce8 <NVIC_EnableIRQ>:
NVIC_EnableIRQ():
E:\amistom1-master\amistom1-master\Amistom\lib\CMSIS\Include/core_cm4.h:1072
    The interrupt number cannot be a negative value.

    \param [in]      IRQn  Number of the external interrupt to enable
 */
static __INLINE void NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8001ce8:	b480      	push	{r7}
 8001cea:	b083      	sub	sp, #12
 8001cec:	af00      	add	r7, sp, #0
 8001cee:	4603      	mov	r3, r0
 8001cf0:	71fb      	strb	r3, [r7, #7]
E:\amistom1-master\amistom1-master\Amistom\lib\CMSIS\Include/core_cm4.h:1074
/*  NVIC->ISER[((uint32_t)(IRQn) >> 5)] = (1 << ((uint32_t)(IRQn) & 0x1F));  enable interrupt */
  NVIC->ISER[(uint32_t)((int32_t)IRQn) >> 5] = (uint32_t)(1 << ((uint32_t)((int32_t)IRQn) & (uint32_t)0x1F)); /* enable interrupt */
 8001cf2:	4908      	ldr	r1, [pc, #32]	; (8001d14 <NVIC_EnableIRQ+0x2c>)
 8001cf4:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001cf8:	095b      	lsrs	r3, r3, #5
 8001cfa:	79fa      	ldrb	r2, [r7, #7]
 8001cfc:	f002 021f 	and.w	r2, r2, #31
 8001d00:	2001      	movs	r0, #1
 8001d02:	fa00 f202 	lsl.w	r2, r0, r2
 8001d06:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
E:\amistom1-master\amistom1-master\Amistom\lib\CMSIS\Include/core_cm4.h:1075
}
 8001d0a:	370c      	adds	r7, #12
 8001d0c:	46bd      	mov	sp, r7
 8001d0e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001d12:	4770      	bx	lr
 8001d14:	e000e100 	.word	0xe000e100

08001d18 <Init_Uart3>:
Init_Uart3():
E:\amistom1-master\amistom1-master\Amistom\Debug/../src/uart.c:22
_Bool recImpL = 0;
_Bool recImpH = 0;

//---------------------------------------------------------------------------------------------------
void Init_Uart3(void)
{
 8001d18:	b580      	push	{r7, lr}
 8001d1a:	b086      	sub	sp, #24
 8001d1c:	af00      	add	r7, sp, #0
E:\amistom1-master\amistom1-master\Amistom\Debug/../src/uart.c:26
	GPIO_InitTypeDef 		GPIO_InitStructure_usart3;
	USART_InitTypeDef 		USART_InitStructure;

	USART_InitStructure.USART_BaudRate = 				UART_BAUDRATE;
 8001d1e:	f44f 5316 	mov.w	r3, #9600	; 0x2580
 8001d22:	603b      	str	r3, [r7, #0]
E:\amistom1-master\amistom1-master\Amistom\Debug/../src/uart.c:27
	USART_InitStructure.USART_WordLength = 				USART_WordLength_8b;
 8001d24:	2300      	movs	r3, #0
 8001d26:	80bb      	strh	r3, [r7, #4]
E:\amistom1-master\amistom1-master\Amistom\Debug/../src/uart.c:28
	USART_InitStructure.USART_StopBits = 				USART_StopBits_1;
 8001d28:	2300      	movs	r3, #0
 8001d2a:	80fb      	strh	r3, [r7, #6]
E:\amistom1-master\amistom1-master\Amistom\Debug/../src/uart.c:29
	USART_InitStructure.USART_Parity = 					USART_Parity_No;
 8001d2c:	2300      	movs	r3, #0
 8001d2e:	813b      	strh	r3, [r7, #8]
E:\amistom1-master\amistom1-master\Amistom\Debug/../src/uart.c:30
	USART_InitStructure.USART_HardwareFlowControl = 	USART_HardwareFlowControl_None;
 8001d30:	2300      	movs	r3, #0
 8001d32:	81bb      	strh	r3, [r7, #12]
E:\amistom1-master\amistom1-master\Amistom\Debug/../src/uart.c:31
	USART_InitStructure.USART_Mode = 					USART_Mode_Rx | USART_Mode_Tx;
 8001d34:	230c      	movs	r3, #12
 8001d36:	817b      	strh	r3, [r7, #10]
E:\amistom1-master\amistom1-master\Amistom\Debug/../src/uart.c:34

	//configure clock for USART
	RCC_APB1PeriphClockCmd(RCC_APB1Periph_USART3, ENABLE);
 8001d38:	f44f 2080 	mov.w	r0, #262144	; 0x40000
 8001d3c:	2101      	movs	r1, #1
 8001d3e:	f000 fed1 	bl	8002ae4 <RCC_APB1PeriphClockCmd>
E:\amistom1-master\amistom1-master\Amistom\Debug/../src/uart.c:36
	//configure clock for GPIO
	RCC_AHB1PeriphClockCmd(RCC_AHB1Periph_GPIOD, ENABLE);
 8001d42:	2008      	movs	r0, #8
 8001d44:	2101      	movs	r1, #1
 8001d46:	f000 feaf 	bl	8002aa8 <RCC_AHB1PeriphClockCmd>
E:\amistom1-master\amistom1-master\Amistom\Debug/../src/uart.c:38
	//configure AF
	GPIO_PinAFConfig(GPIOD,GPIO_PinSource8,GPIO_AF_USART3);
 8001d4a:	481a      	ldr	r0, [pc, #104]	; (8001db4 <Init_Uart3+0x9c>)
 8001d4c:	2108      	movs	r1, #8
 8001d4e:	2207      	movs	r2, #7
 8001d50:	f000 fdb8 	bl	80028c4 <GPIO_PinAFConfig>
E:\amistom1-master\amistom1-master\Amistom\Debug/../src/uart.c:39
	GPIO_PinAFConfig(GPIOD,GPIO_PinSource9,GPIO_AF_USART3);
 8001d54:	4817      	ldr	r0, [pc, #92]	; (8001db4 <Init_Uart3+0x9c>)
 8001d56:	2109      	movs	r1, #9
 8001d58:	2207      	movs	r2, #7
 8001d5a:	f000 fdb3 	bl	80028c4 <GPIO_PinAFConfig>
E:\amistom1-master\amistom1-master\Amistom\Debug/../src/uart.c:42

  //configure ports, &GPIO_InitStructure);
	GPIO_InitStructure_usart3.GPIO_OType = 		GPIO_OType_PP;
 8001d5e:	2300      	movs	r3, #0
 8001d60:	75bb      	strb	r3, [r7, #22]
E:\amistom1-master\amistom1-master\Amistom\Debug/../src/uart.c:43
	GPIO_InitStructure_usart3.GPIO_PuPd = 		GPIO_PuPd_UP;
 8001d62:	2301      	movs	r3, #1
 8001d64:	75fb      	strb	r3, [r7, #23]
E:\amistom1-master\amistom1-master\Amistom\Debug/../src/uart.c:44
	GPIO_InitStructure_usart3.GPIO_Mode = 		GPIO_Mode_AF;
 8001d66:	2302      	movs	r3, #2
 8001d68:	753b      	strb	r3, [r7, #20]
E:\amistom1-master\amistom1-master\Amistom\Debug/../src/uart.c:46

	GPIO_InitStructure_usart3.GPIO_Pin = 		GPIO_Pin_8;
 8001d6a:	f44f 7380 	mov.w	r3, #256	; 0x100
 8001d6e:	613b      	str	r3, [r7, #16]
E:\amistom1-master\amistom1-master\Amistom\Debug/../src/uart.c:47
	GPIO_InitStructure_usart3.GPIO_Speed = 		GPIO_Speed_50MHz;
 8001d70:	2302      	movs	r3, #2
 8001d72:	757b      	strb	r3, [r7, #21]
E:\amistom1-master\amistom1-master\Amistom\Debug/../src/uart.c:48
	GPIO_Init(GPIOD, &GPIO_InitStructure_usart3);
 8001d74:	f107 0310 	add.w	r3, r7, #16
 8001d78:	480e      	ldr	r0, [pc, #56]	; (8001db4 <Init_Uart3+0x9c>)
 8001d7a:	4619      	mov	r1, r3
 8001d7c:	f000 fcc2 	bl	8002704 <GPIO_Init>
E:\amistom1-master\amistom1-master\Amistom\Debug/../src/uart.c:50

	GPIO_InitStructure_usart3.GPIO_Mode =		GPIO_Mode_AF;
 8001d80:	2302      	movs	r3, #2
 8001d82:	753b      	strb	r3, [r7, #20]
E:\amistom1-master\amistom1-master\Amistom\Debug/../src/uart.c:51
	GPIO_InitStructure_usart3.GPIO_Pin = 		GPIO_Pin_9;
 8001d84:	f44f 7300 	mov.w	r3, #512	; 0x200
 8001d88:	613b      	str	r3, [r7, #16]
E:\amistom1-master\amistom1-master\Amistom\Debug/../src/uart.c:52
	GPIO_Init(GPIOD, &GPIO_InitStructure_usart3);
 8001d8a:	f107 0310 	add.w	r3, r7, #16
 8001d8e:	4809      	ldr	r0, [pc, #36]	; (8001db4 <Init_Uart3+0x9c>)
 8001d90:	4619      	mov	r1, r3
 8001d92:	f000 fcb7 	bl	8002704 <GPIO_Init>
E:\amistom1-master\amistom1-master\Amistom\Debug/../src/uart.c:54

	USART_Init(USART3, &USART_InitStructure);
 8001d96:	463b      	mov	r3, r7
 8001d98:	4807      	ldr	r0, [pc, #28]	; (8001db8 <Init_Uart3+0xa0>)
 8001d9a:	4619      	mov	r1, r3
 8001d9c:	f001 fa2e 	bl	80031fc <USART_Init>
E:\amistom1-master\amistom1-master\Amistom\Debug/../src/uart.c:57

	// Enable USART
	NVIC_EnableIRQ(USART3_IRQn);
 8001da0:	2027      	movs	r0, #39	; 0x27
 8001da2:	f7ff ffa1 	bl	8001ce8 <NVIC_EnableIRQ>
E:\amistom1-master\amistom1-master\Amistom\Debug/../src/uart.c:58
	USART_Cmd(USART3, ENABLE);
 8001da6:	4804      	ldr	r0, [pc, #16]	; (8001db8 <Init_Uart3+0xa0>)
 8001da8:	2101      	movs	r1, #1
 8001daa:	f001 fae3 	bl	8003374 <USART_Cmd>
E:\amistom1-master\amistom1-master\Amistom\Debug/../src/uart.c:59
}
 8001dae:	3718      	adds	r7, #24
 8001db0:	46bd      	mov	sp, r7
 8001db2:	bd80      	pop	{r7, pc}
 8001db4:	40020c00 	.word	0x40020c00
 8001db8:	40004800 	.word	0x40004800

08001dbc <USART3_IRQHandler>:
USART3_IRQHandler():
E:\amistom1-master\amistom1-master\Amistom\Debug/../src/uart.c:64

//---------------------------------------------------------------------------------------------------

void USART3_IRQHandler(void)
{
 8001dbc:	b580      	push	{r7, lr}
 8001dbe:	af00      	add	r7, sp, #0
E:\amistom1-master\amistom1-master\Amistom\Debug/../src/uart.c:71
	static int rx_index = 0;
	static int a = 0;
	extern uint16_t period;


	if (USART_GetITStatus(USART3, USART_IT_TXE) != RESET)
 8001dc0:	4828      	ldr	r0, [pc, #160]	; (8001e64 <USART3_IRQHandler+0xa8>)
 8001dc2:	f240 7127 	movw	r1, #1831	; 0x727
 8001dc6:	f001 fb6b 	bl	80034a0 <USART_GetITStatus>
 8001dca:	4603      	mov	r3, r0
 8001dcc:	2b00      	cmp	r3, #0
 8001dce:	d013      	beq.n	8001df8 <USART3_IRQHandler+0x3c>
E:\amistom1-master\amistom1-master\Amistom\Debug/../src/uart.c:73
	{
		USART_SendData(USART3, StringLoop[tx_index++]);
 8001dd0:	4b25      	ldr	r3, [pc, #148]	; (8001e68 <USART3_IRQHandler+0xac>)
 8001dd2:	681b      	ldr	r3, [r3, #0]
 8001dd4:	1c5a      	adds	r2, r3, #1
 8001dd6:	4924      	ldr	r1, [pc, #144]	; (8001e68 <USART3_IRQHandler+0xac>)
 8001dd8:	600a      	str	r2, [r1, #0]
 8001dda:	4a24      	ldr	r2, [pc, #144]	; (8001e6c <USART3_IRQHandler+0xb0>)
 8001ddc:	5cd3      	ldrb	r3, [r2, r3]
 8001dde:	b25b      	sxtb	r3, r3
 8001de0:	b29b      	uxth	r3, r3
 8001de2:	4820      	ldr	r0, [pc, #128]	; (8001e64 <USART3_IRQHandler+0xa8>)
 8001de4:	4619      	mov	r1, r3
 8001de6:	f001 fae5 	bl	80033b4 <USART_SendData>
E:\amistom1-master\amistom1-master\Amistom\Debug/../src/uart.c:74
		if (tx_index >= (sizeof(StringLoop) - 1))
 8001dea:	4b1f      	ldr	r3, [pc, #124]	; (8001e68 <USART3_IRQHandler+0xac>)
 8001dec:	681b      	ldr	r3, [r3, #0]
 8001dee:	2b01      	cmp	r3, #1
 8001df0:	d902      	bls.n	8001df8 <USART3_IRQHandler+0x3c>
E:\amistom1-master\amistom1-master\Amistom\Debug/../src/uart.c:75
			tx_index = 0;
 8001df2:	4b1d      	ldr	r3, [pc, #116]	; (8001e68 <USART3_IRQHandler+0xac>)
 8001df4:	2200      	movs	r2, #0
 8001df6:	601a      	str	r2, [r3, #0]
E:\amistom1-master\amistom1-master\Amistom\Debug/../src/uart.c:80
	}



	if(USART3->SR & USART_SR_RXNE)
 8001df8:	4b1a      	ldr	r3, [pc, #104]	; (8001e64 <USART3_IRQHandler+0xa8>)
 8001dfa:	881b      	ldrh	r3, [r3, #0]
 8001dfc:	b29b      	uxth	r3, r3
 8001dfe:	f003 0320 	and.w	r3, r3, #32
 8001e02:	2b00      	cmp	r3, #0
 8001e04:	d016      	beq.n	8001e34 <USART3_IRQHandler+0x78>
E:\amistom1-master\amistom1-master\Amistom\Debug/../src/uart.c:82
	{
		chr = USART3->DR;
 8001e06:	4b17      	ldr	r3, [pc, #92]	; (8001e64 <USART3_IRQHandler+0xa8>)
 8001e08:	889b      	ldrh	r3, [r3, #4]
 8001e0a:	b29b      	uxth	r3, r3
 8001e0c:	b2da      	uxtb	r2, r3
 8001e0e:	4b18      	ldr	r3, [pc, #96]	; (8001e70 <USART3_IRQHandler+0xb4>)
 8001e10:	701a      	strb	r2, [r3, #0]
E:\amistom1-master\amistom1-master\Amistom\Debug/../src/uart.c:83
		switch(chr){
 8001e12:	4b17      	ldr	r3, [pc, #92]	; (8001e70 <USART3_IRQHandler+0xb4>)
 8001e14:	781b      	ldrb	r3, [r3, #0]
 8001e16:	b25b      	sxtb	r3, r3
 8001e18:	2b56      	cmp	r3, #86	; 0x56
 8001e1a:	d107      	bne.n	8001e2c <USART3_IRQHandler+0x70>
E:\amistom1-master\amistom1-master\Amistom\Debug/../src/uart.c:86
 case 'V':
			{
				send_int_Usart( meandr_capture()+2);
 8001e1c:	f7ff fd44 	bl	80018a8 <meandr_capture>
 8001e20:	4603      	mov	r3, r0
 8001e22:	3302      	adds	r3, #2
 8001e24:	4618      	mov	r0, r3
 8001e26:	f000 f841 	bl	8001eac <send_int_Usart>
E:\amistom1-master\amistom1-master\Amistom\Debug/../src/uart.c:88
			}
			break;
 8001e2a:	e003      	b.n	8001e34 <USART3_IRQHandler+0x78>
E:\amistom1-master\amistom1-master\Amistom\Debug/../src/uart.c:89
 default: {send_int_Usart('a');}
 8001e2c:	2061      	movs	r0, #97	; 0x61
 8001e2e:	f000 f83d 	bl	8001eac <send_int_Usart>
E:\amistom1-master\amistom1-master\Amistom\Debug/../src/uart.c:90
 break;
 8001e32:	bf00      	nop
E:\amistom1-master\amistom1-master\Amistom\Debug/../src/uart.c:96
}
}
//------------------------------------------------------------------------------------------------------


	if (USART_GetITStatus(USART3, USART_IT_TC) != RESET)
 8001e34:	480b      	ldr	r0, [pc, #44]	; (8001e64 <USART3_IRQHandler+0xa8>)
 8001e36:	f240 6126 	movw	r1, #1574	; 0x626
 8001e3a:	f001 fb31 	bl	80034a0 <USART_GetITStatus>
 8001e3e:	4603      	mov	r3, r0
 8001e40:	2b00      	cmp	r3, #0
 8001e42:	d00e      	beq.n	8001e62 <USART3_IRQHandler+0xa6>
E:\amistom1-master\amistom1-master\Amistom\Debug/../src/uart.c:98
	{
		sendDataCounter++;
 8001e44:	4b0b      	ldr	r3, [pc, #44]	; (8001e74 <USART3_IRQHandler+0xb8>)
 8001e46:	781b      	ldrb	r3, [r3, #0]
 8001e48:	3301      	adds	r3, #1
 8001e4a:	b2da      	uxtb	r2, r3
 8001e4c:	4b09      	ldr	r3, [pc, #36]	; (8001e74 <USART3_IRQHandler+0xb8>)
 8001e4e:	701a      	strb	r2, [r3, #0]
E:\amistom1-master\amistom1-master\Amistom\Debug/../src/uart.c:99
		if  (sendDataCounter == bytesToSend)
 8001e50:	4b08      	ldr	r3, [pc, #32]	; (8001e74 <USART3_IRQHandler+0xb8>)
 8001e52:	781a      	ldrb	r2, [r3, #0]
 8001e54:	4b08      	ldr	r3, [pc, #32]	; (8001e78 <USART3_IRQHandler+0xbc>)
 8001e56:	781b      	ldrb	r3, [r3, #0]
 8001e58:	429a      	cmp	r2, r3
 8001e5a:	d102      	bne.n	8001e62 <USART3_IRQHandler+0xa6>
E:\amistom1-master\amistom1-master\Amistom\Debug/../src/uart.c:101
		{
			sendDataCounter = 0;
 8001e5c:	4b05      	ldr	r3, [pc, #20]	; (8001e74 <USART3_IRQHandler+0xb8>)
 8001e5e:	2200      	movs	r2, #0
 8001e60:	701a      	strb	r2, [r3, #0]
E:\amistom1-master\amistom1-master\Amistom\Debug/../src/uart.c:104
		}
	}
}
 8001e62:	bd80      	pop	{r7, pc}
 8001e64:	40004800 	.word	0x40004800
 8001e68:	20000598 	.word	0x20000598
 8001e6c:	2000066c 	.word	0x2000066c
 8001e70:	20000674 	.word	0x20000674
 8001e74:	20000594 	.word	0x20000594
 8001e78:	2000010c 	.word	0x2000010c

08001e7c <send_Uart>:
send_Uart():
E:\amistom1-master\amistom1-master\Amistom\Debug/../src/uart.c:112
//---------------------------------------------------------------------------------------------------


void send_Uart(USART_TypeDef* USARTx, unsigned char c)

{
 8001e7c:	b580      	push	{r7, lr}
 8001e7e:	b082      	sub	sp, #8
 8001e80:	af00      	add	r7, sp, #0
 8001e82:	6078      	str	r0, [r7, #4]
 8001e84:	460b      	mov	r3, r1
 8001e86:	70fb      	strb	r3, [r7, #3]
E:\amistom1-master\amistom1-master\Amistom\Debug/../src/uart.c:113
	while(USART_GetFlagStatus(USARTx, USART_FLAG_TXE)== RESET){}
 8001e88:	bf00      	nop
E:\amistom1-master\amistom1-master\Amistom\Debug/../src/uart.c:113 (discriminator 1)
 8001e8a:	6878      	ldr	r0, [r7, #4]
 8001e8c:	2180      	movs	r1, #128	; 0x80
 8001e8e:	f001 faeb 	bl	8003468 <USART_GetFlagStatus>
 8001e92:	4603      	mov	r3, r0
 8001e94:	2b00      	cmp	r3, #0
 8001e96:	d0f8      	beq.n	8001e8a <send_Uart+0xe>
E:\amistom1-master\amistom1-master\Amistom\Debug/../src/uart.c:114
	USART_SendData(USARTx, c);
 8001e98:	78fb      	ldrb	r3, [r7, #3]
 8001e9a:	b29b      	uxth	r3, r3
 8001e9c:	6878      	ldr	r0, [r7, #4]
 8001e9e:	4619      	mov	r1, r3
 8001ea0:	f001 fa88 	bl	80033b4 <USART_SendData>
E:\amistom1-master\amistom1-master\Amistom\Debug/../src/uart.c:115
}
 8001ea4:	3708      	adds	r7, #8
 8001ea6:	46bd      	mov	sp, r7
 8001ea8:	bd80      	pop	{r7, pc}
 8001eaa:	bf00      	nop

08001eac <send_int_Usart>:
send_int_Usart():
E:\amistom1-master\amistom1-master\Amistom\Debug/../src/uart.c:134
//---------------------------------------------------------------------------------------------------

//	Р В Р’В Р В РІР‚В Р В Р Р‹Р Р†Р вЂљРІвЂћвЂ“Р В Р’В Р В РІР‚В Р В Р’В Р РЋРІР‚СћР В Р’В Р СћРІР‚пїЅР В Р’В Р РЋРІР‚пїЅР В Р’В Р РЋРїС—Р… Р В Р Р‹Р Р†Р вЂљР Р‹Р В Р’В Р РЋРІР‚пїЅР В Р Р‹Р В РЎвЂњР В Р’В Р вЂ™Р’В»Р В Р’В Р РЋРІР‚Сћ Р В Р’В Р В РІР‚В  UART

void send_int_Usart(long c)
{
 8001eac:	b580      	push	{r7, lr}
 8001eae:	b084      	sub	sp, #16
 8001eb0:	af00      	add	r7, sp, #0
 8001eb2:	6078      	str	r0, [r7, #4]
E:\amistom1-master\amistom1-master\Amistom\Debug/../src/uart.c:135
	unsigned long d=10000;
 8001eb4:	f242 7310 	movw	r3, #10000	; 0x2710
 8001eb8:	60fb      	str	r3, [r7, #12]
E:\amistom1-master\amistom1-master\Amistom\Debug/../src/uart.c:136
	char temp,flag=0;
 8001eba:	2300      	movs	r3, #0
 8001ebc:	72fb      	strb	r3, [r7, #11]
E:\amistom1-master\amistom1-master\Amistom\Debug/../src/uart.c:139
	do
	{
		c=c%d;
 8001ebe:	687b      	ldr	r3, [r7, #4]
 8001ec0:	68fa      	ldr	r2, [r7, #12]
 8001ec2:	fbb3 f2f2 	udiv	r2, r3, r2
 8001ec6:	68f9      	ldr	r1, [r7, #12]
 8001ec8:	fb01 f202 	mul.w	r2, r1, r2
 8001ecc:	1a9b      	subs	r3, r3, r2
 8001ece:	607b      	str	r3, [r7, #4]
E:\amistom1-master\amistom1-master\Amistom\Debug/../src/uart.c:140
		d=d/10;
 8001ed0:	68fb      	ldr	r3, [r7, #12]
 8001ed2:	4a10      	ldr	r2, [pc, #64]	; (8001f14 <send_int_Usart+0x68>)
 8001ed4:	fba2 2303 	umull	r2, r3, r2, r3
 8001ed8:	08db      	lsrs	r3, r3, #3
 8001eda:	60fb      	str	r3, [r7, #12]
E:\amistom1-master\amistom1-master\Amistom\Debug/../src/uart.c:141
		temp=c/d;
 8001edc:	687a      	ldr	r2, [r7, #4]
 8001ede:	68fb      	ldr	r3, [r7, #12]
 8001ee0:	fbb2 f3f3 	udiv	r3, r2, r3
 8001ee4:	72bb      	strb	r3, [r7, #10]
E:\amistom1-master\amistom1-master\Amistom\Debug/../src/uart.c:142
		if(temp!=0)
 8001ee6:	f997 300a 	ldrsb.w	r3, [r7, #10]
 8001eea:	2b00      	cmp	r3, #0
 8001eec:	d001      	beq.n	8001ef2 <send_int_Usart+0x46>
E:\amistom1-master\amistom1-master\Amistom\Debug/../src/uart.c:143
			flag=1;
 8001eee:	2301      	movs	r3, #1
 8001ef0:	72fb      	strb	r3, [r7, #11]
E:\amistom1-master\amistom1-master\Amistom\Debug/../src/uart.c:144
		if(flag==1)
 8001ef2:	f997 300b 	ldrsb.w	r3, [r7, #11]
 8001ef6:	2b01      	cmp	r3, #1
 8001ef8:	d106      	bne.n	8001f08 <send_int_Usart+0x5c>
E:\amistom1-master\amistom1-master\Amistom\Debug/../src/uart.c:145
			send_Uart(USART3,temp+'0');
 8001efa:	7abb      	ldrb	r3, [r7, #10]
 8001efc:	3330      	adds	r3, #48	; 0x30
 8001efe:	b2db      	uxtb	r3, r3
 8001f00:	4805      	ldr	r0, [pc, #20]	; (8001f18 <send_int_Usart+0x6c>)
 8001f02:	4619      	mov	r1, r3
 8001f04:	f7ff ffba 	bl	8001e7c <send_Uart>
E:\amistom1-master\amistom1-master\Amistom\Debug/../src/uart.c:147
	}
	while(d>1);
 8001f08:	68fb      	ldr	r3, [r7, #12]
 8001f0a:	2b01      	cmp	r3, #1
 8001f0c:	d8d7      	bhi.n	8001ebe <send_int_Usart+0x12>
E:\amistom1-master\amistom1-master\Amistom\Debug/../src/uart.c:148
}
 8001f0e:	3710      	adds	r7, #16
 8001f10:	46bd      	mov	sp, r7
 8001f12:	bd80      	pop	{r7, pc}
 8001f14:	cccccccd 	.word	0xcccccccd
 8001f18:	40004800 	.word	0x40004800

08001f1c <NVIC_Init>:
NVIC_Init():
E:\amistom1-master\amistom1-master\Amistom\Debug/../lib/STM32F4xx_StdPeriph_Driver/src/misc.c:131
  * @param  NVIC_InitStruct: pointer to a NVIC_InitTypeDef structure that contains
  *         the configuration information for the specified NVIC peripheral.
  * @retval None
  */
void NVIC_Init(NVIC_InitTypeDef* NVIC_InitStruct)
{
 8001f1c:	b480      	push	{r7}
 8001f1e:	b085      	sub	sp, #20
 8001f20:	af00      	add	r7, sp, #0
 8001f22:	6078      	str	r0, [r7, #4]
E:\amistom1-master\amistom1-master\Amistom\Debug/../lib/STM32F4xx_StdPeriph_Driver/src/misc.c:132
  uint8_t tmppriority = 0x00, tmppre = 0x00, tmpsub = 0x0F;
 8001f24:	2300      	movs	r3, #0
 8001f26:	73fb      	strb	r3, [r7, #15]
 8001f28:	2300      	movs	r3, #0
 8001f2a:	73bb      	strb	r3, [r7, #14]
 8001f2c:	230f      	movs	r3, #15
 8001f2e:	737b      	strb	r3, [r7, #13]
E:\amistom1-master\amistom1-master\Amistom\Debug/../lib/STM32F4xx_StdPeriph_Driver/src/misc.c:139
  /* Check the parameters */
  assert_param(IS_FUNCTIONAL_STATE(NVIC_InitStruct->NVIC_IRQChannelCmd));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(NVIC_InitStruct->NVIC_IRQChannelPreemptionPriority));  
  assert_param(IS_NVIC_SUB_PRIORITY(NVIC_InitStruct->NVIC_IRQChannelSubPriority));
    
  if (NVIC_InitStruct->NVIC_IRQChannelCmd != DISABLE)
 8001f30:	687b      	ldr	r3, [r7, #4]
 8001f32:	78db      	ldrb	r3, [r3, #3]
 8001f34:	2b00      	cmp	r3, #0
 8001f36:	d038      	beq.n	8001faa <NVIC_Init+0x8e>
E:\amistom1-master\amistom1-master\Amistom\Debug/../lib/STM32F4xx_StdPeriph_Driver/src/misc.c:142
  {
    /* Compute the Corresponding IRQ Priority --------------------------------*/    
    tmppriority = (0x700 - ((SCB->AIRCR) & (uint32_t)0x700))>> 0x08;
 8001f38:	4b26      	ldr	r3, [pc, #152]	; (8001fd4 <NVIC_Init+0xb8>)
 8001f3a:	68db      	ldr	r3, [r3, #12]
 8001f3c:	43db      	mvns	r3, r3
 8001f3e:	f403 63e0 	and.w	r3, r3, #1792	; 0x700
 8001f42:	0a1b      	lsrs	r3, r3, #8
 8001f44:	73fb      	strb	r3, [r7, #15]
E:\amistom1-master\amistom1-master\Amistom\Debug/../lib/STM32F4xx_StdPeriph_Driver/src/misc.c:143
    tmppre = (0x4 - tmppriority);
 8001f46:	7bfb      	ldrb	r3, [r7, #15]
 8001f48:	f1c3 0304 	rsb	r3, r3, #4
 8001f4c:	73bb      	strb	r3, [r7, #14]
E:\amistom1-master\amistom1-master\Amistom\Debug/../lib/STM32F4xx_StdPeriph_Driver/src/misc.c:144
    tmpsub = tmpsub >> tmppriority;
 8001f4e:	7b7a      	ldrb	r2, [r7, #13]
 8001f50:	7bfb      	ldrb	r3, [r7, #15]
 8001f52:	fa42 f303 	asr.w	r3, r2, r3
 8001f56:	737b      	strb	r3, [r7, #13]
E:\amistom1-master\amistom1-master\Amistom\Debug/../lib/STM32F4xx_StdPeriph_Driver/src/misc.c:146

    tmppriority = NVIC_InitStruct->NVIC_IRQChannelPreemptionPriority << tmppre;
 8001f58:	687b      	ldr	r3, [r7, #4]
 8001f5a:	785b      	ldrb	r3, [r3, #1]
 8001f5c:	461a      	mov	r2, r3
 8001f5e:	7bbb      	ldrb	r3, [r7, #14]
 8001f60:	fa02 f303 	lsl.w	r3, r2, r3
 8001f64:	73fb      	strb	r3, [r7, #15]
E:\amistom1-master\amistom1-master\Amistom\Debug/../lib/STM32F4xx_StdPeriph_Driver/src/misc.c:147
    tmppriority |=  (uint8_t)(NVIC_InitStruct->NVIC_IRQChannelSubPriority & tmpsub);
 8001f66:	687b      	ldr	r3, [r7, #4]
 8001f68:	789a      	ldrb	r2, [r3, #2]
 8001f6a:	7b7b      	ldrb	r3, [r7, #13]
 8001f6c:	4013      	ands	r3, r2
 8001f6e:	b2da      	uxtb	r2, r3
 8001f70:	7bfb      	ldrb	r3, [r7, #15]
 8001f72:	4313      	orrs	r3, r2
 8001f74:	73fb      	strb	r3, [r7, #15]
E:\amistom1-master\amistom1-master\Amistom\Debug/../lib/STM32F4xx_StdPeriph_Driver/src/misc.c:149
        
    tmppriority = tmppriority << 0x04;
 8001f76:	7bfb      	ldrb	r3, [r7, #15]
 8001f78:	011b      	lsls	r3, r3, #4
 8001f7a:	73fb      	strb	r3, [r7, #15]
E:\amistom1-master\amistom1-master\Amistom\Debug/../lib/STM32F4xx_StdPeriph_Driver/src/misc.c:151
        
    NVIC->IP[NVIC_InitStruct->NVIC_IRQChannel] = tmppriority;
 8001f7c:	4a16      	ldr	r2, [pc, #88]	; (8001fd8 <NVIC_Init+0xbc>)
 8001f7e:	687b      	ldr	r3, [r7, #4]
 8001f80:	781b      	ldrb	r3, [r3, #0]
 8001f82:	4413      	add	r3, r2
 8001f84:	7bfa      	ldrb	r2, [r7, #15]
 8001f86:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
E:\amistom1-master\amistom1-master\Amistom\Debug/../lib/STM32F4xx_StdPeriph_Driver/src/misc.c:154
    
    /* Enable the Selected IRQ Channels --------------------------------------*/
    NVIC->ISER[NVIC_InitStruct->NVIC_IRQChannel >> 0x05] =
 8001f8a:	4a13      	ldr	r2, [pc, #76]	; (8001fd8 <NVIC_Init+0xbc>)
 8001f8c:	687b      	ldr	r3, [r7, #4]
 8001f8e:	781b      	ldrb	r3, [r3, #0]
 8001f90:	095b      	lsrs	r3, r3, #5
 8001f92:	b2db      	uxtb	r3, r3
 8001f94:	4618      	mov	r0, r3
E:\amistom1-master\amistom1-master\Amistom\Debug/../lib/STM32F4xx_StdPeriph_Driver/src/misc.c:155
      (uint32_t)0x01 << (NVIC_InitStruct->NVIC_IRQChannel & (uint8_t)0x1F);
 8001f96:	687b      	ldr	r3, [r7, #4]
 8001f98:	781b      	ldrb	r3, [r3, #0]
 8001f9a:	f003 031f 	and.w	r3, r3, #31
 8001f9e:	2101      	movs	r1, #1
 8001fa0:	fa01 f303 	lsl.w	r3, r1, r3
E:\amistom1-master\amistom1-master\Amistom\Debug/../lib/STM32F4xx_StdPeriph_Driver/src/misc.c:154
    tmppriority = tmppriority << 0x04;
        
    NVIC->IP[NVIC_InitStruct->NVIC_IRQChannel] = tmppriority;
    
    /* Enable the Selected IRQ Channels --------------------------------------*/
    NVIC->ISER[NVIC_InitStruct->NVIC_IRQChannel >> 0x05] =
 8001fa4:	f842 3020 	str.w	r3, [r2, r0, lsl #2]
 8001fa8:	e00f      	b.n	8001fca <NVIC_Init+0xae>
E:\amistom1-master\amistom1-master\Amistom\Debug/../lib/STM32F4xx_StdPeriph_Driver/src/misc.c:160
      (uint32_t)0x01 << (NVIC_InitStruct->NVIC_IRQChannel & (uint8_t)0x1F);
  }
  else
  {
    /* Disable the Selected IRQ Channels -------------------------------------*/
    NVIC->ICER[NVIC_InitStruct->NVIC_IRQChannel >> 0x05] =
 8001faa:	490b      	ldr	r1, [pc, #44]	; (8001fd8 <NVIC_Init+0xbc>)
 8001fac:	687b      	ldr	r3, [r7, #4]
 8001fae:	781b      	ldrb	r3, [r3, #0]
 8001fb0:	095b      	lsrs	r3, r3, #5
 8001fb2:	b2db      	uxtb	r3, r3
 8001fb4:	4618      	mov	r0, r3
E:\amistom1-master\amistom1-master\Amistom\Debug/../lib/STM32F4xx_StdPeriph_Driver/src/misc.c:161
      (uint32_t)0x01 << (NVIC_InitStruct->NVIC_IRQChannel & (uint8_t)0x1F);
 8001fb6:	687b      	ldr	r3, [r7, #4]
 8001fb8:	781b      	ldrb	r3, [r3, #0]
 8001fba:	f003 031f 	and.w	r3, r3, #31
 8001fbe:	2201      	movs	r2, #1
 8001fc0:	409a      	lsls	r2, r3
E:\amistom1-master\amistom1-master\Amistom\Debug/../lib/STM32F4xx_StdPeriph_Driver/src/misc.c:160
      (uint32_t)0x01 << (NVIC_InitStruct->NVIC_IRQChannel & (uint8_t)0x1F);
  }
  else
  {
    /* Disable the Selected IRQ Channels -------------------------------------*/
    NVIC->ICER[NVIC_InitStruct->NVIC_IRQChannel >> 0x05] =
 8001fc2:	f100 0320 	add.w	r3, r0, #32
 8001fc6:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
E:\amistom1-master\amistom1-master\Amistom\Debug/../lib/STM32F4xx_StdPeriph_Driver/src/misc.c:163
      (uint32_t)0x01 << (NVIC_InitStruct->NVIC_IRQChannel & (uint8_t)0x1F);
  }
}
 8001fca:	3714      	adds	r7, #20
 8001fcc:	46bd      	mov	sp, r7
 8001fce:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001fd2:	4770      	bx	lr
 8001fd4:	e000ed00 	.word	0xe000ed00
 8001fd8:	e000e100 	.word	0xe000e100

08001fdc <ADC_Init>:
ADC_Init():
E:\amistom1-master\amistom1-master\Amistom\Debug/../lib/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_adc.c:229
  * @param  ADC_InitStruct: pointer to an ADC_InitTypeDef structure that contains
  *         the configuration information for the specified ADC peripheral.
  * @retval None
  */
void ADC_Init(ADC_TypeDef* ADCx, ADC_InitTypeDef* ADC_InitStruct)
{
 8001fdc:	b480      	push	{r7}
 8001fde:	b085      	sub	sp, #20
 8001fe0:	af00      	add	r7, sp, #0
 8001fe2:	6078      	str	r0, [r7, #4]
 8001fe4:	6039      	str	r1, [r7, #0]
E:\amistom1-master\amistom1-master\Amistom\Debug/../lib/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_adc.c:230
  uint32_t tmpreg1 = 0;
 8001fe6:	2300      	movs	r3, #0
 8001fe8:	60fb      	str	r3, [r7, #12]
E:\amistom1-master\amistom1-master\Amistom\Debug/../lib/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_adc.c:231
  uint8_t tmpreg2 = 0;
 8001fea:	2300      	movs	r3, #0
 8001fec:	72fb      	strb	r3, [r7, #11]
E:\amistom1-master\amistom1-master\Amistom\Debug/../lib/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_adc.c:244
  assert_param(IS_ADC_DATA_ALIGN(ADC_InitStruct->ADC_DataAlign)); 
  assert_param(IS_ADC_REGULAR_LENGTH(ADC_InitStruct->ADC_NbrOfConversion));
  
  /*---------------------------- ADCx CR1 Configuration -----------------*/
  /* Get the ADCx CR1 value */
  tmpreg1 = ADCx->CR1;
 8001fee:	687b      	ldr	r3, [r7, #4]
 8001ff0:	685b      	ldr	r3, [r3, #4]
 8001ff2:	60fb      	str	r3, [r7, #12]
E:\amistom1-master\amistom1-master\Amistom\Debug/../lib/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_adc.c:247
  
  /* Clear RES and SCAN bits */
  tmpreg1 &= CR1_CLEAR_MASK;
 8001ff4:	68fb      	ldr	r3, [r7, #12]
 8001ff6:	f023 7340 	bic.w	r3, r3, #50331648	; 0x3000000
 8001ffa:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8001ffe:	60fb      	str	r3, [r7, #12]
E:\amistom1-master\amistom1-master\Amistom\Debug/../lib/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_adc.c:252
  
  /* Configure ADCx: scan conversion mode and resolution */
  /* Set SCAN bit according to ADC_ScanConvMode value */
  /* Set RES bit according to ADC_Resolution value */ 
  tmpreg1 |= (uint32_t)(((uint32_t)ADC_InitStruct->ADC_ScanConvMode << 8) | \
 8002000:	683b      	ldr	r3, [r7, #0]
 8002002:	791b      	ldrb	r3, [r3, #4]
 8002004:	021a      	lsls	r2, r3, #8
E:\amistom1-master\amistom1-master\Amistom\Debug/../lib/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_adc.c:253
                                   ADC_InitStruct->ADC_Resolution);
 8002006:	683b      	ldr	r3, [r7, #0]
 8002008:	681b      	ldr	r3, [r3, #0]
E:\amistom1-master\amistom1-master\Amistom\Debug/../lib/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_adc.c:252
  tmpreg1 &= CR1_CLEAR_MASK;
  
  /* Configure ADCx: scan conversion mode and resolution */
  /* Set SCAN bit according to ADC_ScanConvMode value */
  /* Set RES bit according to ADC_Resolution value */ 
  tmpreg1 |= (uint32_t)(((uint32_t)ADC_InitStruct->ADC_ScanConvMode << 8) | \
 800200a:	4313      	orrs	r3, r2
 800200c:	68fa      	ldr	r2, [r7, #12]
 800200e:	4313      	orrs	r3, r2
 8002010:	60fb      	str	r3, [r7, #12]
E:\amistom1-master\amistom1-master\Amistom\Debug/../lib/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_adc.c:255
                                   ADC_InitStruct->ADC_Resolution);
  /* Write to ADCx CR1 */
  ADCx->CR1 = tmpreg1;
 8002012:	687b      	ldr	r3, [r7, #4]
 8002014:	68fa      	ldr	r2, [r7, #12]
 8002016:	605a      	str	r2, [r3, #4]
E:\amistom1-master\amistom1-master\Amistom\Debug/../lib/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_adc.c:258
  /*---------------------------- ADCx CR2 Configuration -----------------*/
  /* Get the ADCx CR2 value */
  tmpreg1 = ADCx->CR2;
 8002018:	687b      	ldr	r3, [r7, #4]
 800201a:	689b      	ldr	r3, [r3, #8]
 800201c:	60fb      	str	r3, [r7, #12]
E:\amistom1-master\amistom1-master\Amistom\Debug/../lib/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_adc.c:261
  
  /* Clear CONT, ALIGN, EXTEN and EXTSEL bits */
  tmpreg1 &= CR2_CLEAR_MASK;
 800201e:	68fa      	ldr	r2, [r7, #12]
 8002020:	4b17      	ldr	r3, [pc, #92]	; (8002080 <ADC_Init+0xa4>)
 8002022:	4013      	ands	r3, r2
 8002024:	60fb      	str	r3, [r7, #12]
E:\amistom1-master\amistom1-master\Amistom\Debug/../lib/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_adc.c:269
     continuous conversion mode */
  /* Set ALIGN bit according to ADC_DataAlign value */
  /* Set EXTEN bits according to ADC_ExternalTrigConvEdge value */ 
  /* Set EXTSEL bits according to ADC_ExternalTrigConv value */
  /* Set CONT bit according to ADC_ContinuousConvMode value */
  tmpreg1 |= (uint32_t)(ADC_InitStruct->ADC_DataAlign | \
 8002026:	683b      	ldr	r3, [r7, #0]
 8002028:	691a      	ldr	r2, [r3, #16]
E:\amistom1-master\amistom1-master\Amistom\Debug/../lib/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_adc.c:270
                        ADC_InitStruct->ADC_ExternalTrigConv | 
 800202a:	683b      	ldr	r3, [r7, #0]
 800202c:	68db      	ldr	r3, [r3, #12]
E:\amistom1-master\amistom1-master\Amistom\Debug/../lib/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_adc.c:269
     continuous conversion mode */
  /* Set ALIGN bit according to ADC_DataAlign value */
  /* Set EXTEN bits according to ADC_ExternalTrigConvEdge value */ 
  /* Set EXTSEL bits according to ADC_ExternalTrigConv value */
  /* Set CONT bit according to ADC_ContinuousConvMode value */
  tmpreg1 |= (uint32_t)(ADC_InitStruct->ADC_DataAlign | \
 800202e:	431a      	orrs	r2, r3
E:\amistom1-master\amistom1-master\Amistom\Debug/../lib/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_adc.c:271
                        ADC_InitStruct->ADC_ExternalTrigConv | 
                        ADC_InitStruct->ADC_ExternalTrigConvEdge | \
 8002030:	683b      	ldr	r3, [r7, #0]
 8002032:	689b      	ldr	r3, [r3, #8]
E:\amistom1-master\amistom1-master\Amistom\Debug/../lib/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_adc.c:270
  /* Set ALIGN bit according to ADC_DataAlign value */
  /* Set EXTEN bits according to ADC_ExternalTrigConvEdge value */ 
  /* Set EXTSEL bits according to ADC_ExternalTrigConv value */
  /* Set CONT bit according to ADC_ContinuousConvMode value */
  tmpreg1 |= (uint32_t)(ADC_InitStruct->ADC_DataAlign | \
                        ADC_InitStruct->ADC_ExternalTrigConv | 
 8002034:	431a      	orrs	r2, r3
E:\amistom1-master\amistom1-master\Amistom\Debug/../lib/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_adc.c:272
                        ADC_InitStruct->ADC_ExternalTrigConvEdge | \
                        ((uint32_t)ADC_InitStruct->ADC_ContinuousConvMode << 1));
 8002036:	683b      	ldr	r3, [r7, #0]
 8002038:	795b      	ldrb	r3, [r3, #5]
 800203a:	005b      	lsls	r3, r3, #1
E:\amistom1-master\amistom1-master\Amistom\Debug/../lib/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_adc.c:269
     continuous conversion mode */
  /* Set ALIGN bit according to ADC_DataAlign value */
  /* Set EXTEN bits according to ADC_ExternalTrigConvEdge value */ 
  /* Set EXTSEL bits according to ADC_ExternalTrigConv value */
  /* Set CONT bit according to ADC_ContinuousConvMode value */
  tmpreg1 |= (uint32_t)(ADC_InitStruct->ADC_DataAlign | \
 800203c:	4313      	orrs	r3, r2
 800203e:	68fa      	ldr	r2, [r7, #12]
 8002040:	4313      	orrs	r3, r2
 8002042:	60fb      	str	r3, [r7, #12]
E:\amistom1-master\amistom1-master\Amistom\Debug/../lib/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_adc.c:275
                        ADC_InitStruct->ADC_ExternalTrigConv | 
                        ADC_InitStruct->ADC_ExternalTrigConvEdge | \
                        ((uint32_t)ADC_InitStruct->ADC_ContinuousConvMode << 1));
                        
  /* Write to ADCx CR2 */
  ADCx->CR2 = tmpreg1;
 8002044:	687b      	ldr	r3, [r7, #4]
 8002046:	68fa      	ldr	r2, [r7, #12]
 8002048:	609a      	str	r2, [r3, #8]
E:\amistom1-master\amistom1-master\Amistom\Debug/../lib/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_adc.c:278
  /*---------------------------- ADCx SQR1 Configuration -----------------*/
  /* Get the ADCx SQR1 value */
  tmpreg1 = ADCx->SQR1;
 800204a:	687b      	ldr	r3, [r7, #4]
 800204c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800204e:	60fb      	str	r3, [r7, #12]
E:\amistom1-master\amistom1-master\Amistom\Debug/../lib/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_adc.c:281
  
  /* Clear L bits */
  tmpreg1 &= SQR1_L_RESET;
 8002050:	68fb      	ldr	r3, [r7, #12]
 8002052:	f423 0370 	bic.w	r3, r3, #15728640	; 0xf00000
 8002056:	60fb      	str	r3, [r7, #12]
E:\amistom1-master\amistom1-master\Amistom\Debug/../lib/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_adc.c:285
  
  /* Configure ADCx: regular channel sequence length */
  /* Set L bits according to ADC_NbrOfConversion value */
  tmpreg2 |= (uint8_t)(ADC_InitStruct->ADC_NbrOfConversion - (uint8_t)1);
 8002058:	683b      	ldr	r3, [r7, #0]
 800205a:	7d1b      	ldrb	r3, [r3, #20]
 800205c:	3b01      	subs	r3, #1
 800205e:	b2da      	uxtb	r2, r3
 8002060:	7afb      	ldrb	r3, [r7, #11]
 8002062:	4313      	orrs	r3, r2
 8002064:	72fb      	strb	r3, [r7, #11]
E:\amistom1-master\amistom1-master\Amistom\Debug/../lib/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_adc.c:286
  tmpreg1 |= ((uint32_t)tmpreg2 << 20);
 8002066:	7afb      	ldrb	r3, [r7, #11]
 8002068:	051b      	lsls	r3, r3, #20
 800206a:	68fa      	ldr	r2, [r7, #12]
 800206c:	4313      	orrs	r3, r2
 800206e:	60fb      	str	r3, [r7, #12]
E:\amistom1-master\amistom1-master\Amistom\Debug/../lib/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_adc.c:289
  
  /* Write to ADCx SQR1 */
  ADCx->SQR1 = tmpreg1;
 8002070:	687b      	ldr	r3, [r7, #4]
 8002072:	68fa      	ldr	r2, [r7, #12]
 8002074:	62da      	str	r2, [r3, #44]	; 0x2c
E:\amistom1-master\amistom1-master\Amistom\Debug/../lib/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_adc.c:290
}
 8002076:	3714      	adds	r7, #20
 8002078:	46bd      	mov	sp, r7
 800207a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800207e:	4770      	bx	lr
 8002080:	c0fff7fd 	.word	0xc0fff7fd

08002084 <ADC_CommonInit>:
ADC_CommonInit():
E:\amistom1-master\amistom1-master\Amistom\Debug/../lib/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_adc.c:335
  * @param  ADC_CommonInitStruct: pointer to an ADC_CommonInitTypeDef structure 
  *         that contains the configuration information for  All ADCs peripherals.
  * @retval None
  */
void ADC_CommonInit(ADC_CommonInitTypeDef* ADC_CommonInitStruct)
{
 8002084:	b480      	push	{r7}
 8002086:	b085      	sub	sp, #20
 8002088:	af00      	add	r7, sp, #0
 800208a:	6078      	str	r0, [r7, #4]
E:\amistom1-master\amistom1-master\Amistom\Debug/../lib/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_adc.c:336
  uint32_t tmpreg1 = 0;
 800208c:	2300      	movs	r3, #0
 800208e:	60fb      	str	r3, [r7, #12]
E:\amistom1-master\amistom1-master\Amistom\Debug/../lib/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_adc.c:344
  assert_param(IS_ADC_PRESCALER(ADC_CommonInitStruct->ADC_Prescaler));
  assert_param(IS_ADC_DMA_ACCESS_MODE(ADC_CommonInitStruct->ADC_DMAAccessMode));
  assert_param(IS_ADC_SAMPLING_DELAY(ADC_CommonInitStruct->ADC_TwoSamplingDelay));
  /*---------------------------- ADC CCR Configuration -----------------*/
  /* Get the ADC CCR value */
  tmpreg1 = ADC->CCR;
 8002090:	4b0e      	ldr	r3, [pc, #56]	; (80020cc <ADC_CommonInit+0x48>)
 8002092:	685b      	ldr	r3, [r3, #4]
 8002094:	60fb      	str	r3, [r7, #12]
E:\amistom1-master\amistom1-master\Amistom\Debug/../lib/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_adc.c:347
  
  /* Clear MULTI, DELAY, DMA and ADCPRE bits */
  tmpreg1 &= CR_CLEAR_MASK;
 8002096:	68fa      	ldr	r2, [r7, #12]
 8002098:	4b0d      	ldr	r3, [pc, #52]	; (80020d0 <ADC_CommonInit+0x4c>)
 800209a:	4013      	ands	r3, r2
 800209c:	60fb      	str	r3, [r7, #12]
E:\amistom1-master\amistom1-master\Amistom\Debug/../lib/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_adc.c:355
     and DMA access mode for multimode */
  /* Set MULTI bits according to ADC_Mode value */
  /* Set ADCPRE bits according to ADC_Prescaler value */
  /* Set DMA bits according to ADC_DMAAccessMode value */
  /* Set DELAY bits according to ADC_TwoSamplingDelay value */    
  tmpreg1 |= (uint32_t)(ADC_CommonInitStruct->ADC_Mode | 
 800209e:	687b      	ldr	r3, [r7, #4]
 80020a0:	681a      	ldr	r2, [r3, #0]
E:\amistom1-master\amistom1-master\Amistom\Debug/../lib/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_adc.c:356
                        ADC_CommonInitStruct->ADC_Prescaler | 
 80020a2:	687b      	ldr	r3, [r7, #4]
 80020a4:	685b      	ldr	r3, [r3, #4]
E:\amistom1-master\amistom1-master\Amistom\Debug/../lib/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_adc.c:355
     and DMA access mode for multimode */
  /* Set MULTI bits according to ADC_Mode value */
  /* Set ADCPRE bits according to ADC_Prescaler value */
  /* Set DMA bits according to ADC_DMAAccessMode value */
  /* Set DELAY bits according to ADC_TwoSamplingDelay value */    
  tmpreg1 |= (uint32_t)(ADC_CommonInitStruct->ADC_Mode | 
 80020a6:	431a      	orrs	r2, r3
E:\amistom1-master\amistom1-master\Amistom\Debug/../lib/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_adc.c:357
                        ADC_CommonInitStruct->ADC_Prescaler | 
                        ADC_CommonInitStruct->ADC_DMAAccessMode | 
 80020a8:	687b      	ldr	r3, [r7, #4]
 80020aa:	689b      	ldr	r3, [r3, #8]
E:\amistom1-master\amistom1-master\Amistom\Debug/../lib/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_adc.c:356
  /* Set MULTI bits according to ADC_Mode value */
  /* Set ADCPRE bits according to ADC_Prescaler value */
  /* Set DMA bits according to ADC_DMAAccessMode value */
  /* Set DELAY bits according to ADC_TwoSamplingDelay value */    
  tmpreg1 |= (uint32_t)(ADC_CommonInitStruct->ADC_Mode | 
                        ADC_CommonInitStruct->ADC_Prescaler | 
 80020ac:	431a      	orrs	r2, r3
E:\amistom1-master\amistom1-master\Amistom\Debug/../lib/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_adc.c:358
                        ADC_CommonInitStruct->ADC_DMAAccessMode | 
                        ADC_CommonInitStruct->ADC_TwoSamplingDelay);
 80020ae:	687b      	ldr	r3, [r7, #4]
 80020b0:	68db      	ldr	r3, [r3, #12]
E:\amistom1-master\amistom1-master\Amistom\Debug/../lib/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_adc.c:355
     and DMA access mode for multimode */
  /* Set MULTI bits according to ADC_Mode value */
  /* Set ADCPRE bits according to ADC_Prescaler value */
  /* Set DMA bits according to ADC_DMAAccessMode value */
  /* Set DELAY bits according to ADC_TwoSamplingDelay value */    
  tmpreg1 |= (uint32_t)(ADC_CommonInitStruct->ADC_Mode | 
 80020b2:	4313      	orrs	r3, r2
 80020b4:	68fa      	ldr	r2, [r7, #12]
 80020b6:	4313      	orrs	r3, r2
 80020b8:	60fb      	str	r3, [r7, #12]
E:\amistom1-master\amistom1-master\Amistom\Debug/../lib/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_adc.c:361
                        ADC_CommonInitStruct->ADC_Prescaler | 
                        ADC_CommonInitStruct->ADC_DMAAccessMode | 
                        ADC_CommonInitStruct->ADC_TwoSamplingDelay);
                        
  /* Write to ADC CCR */
  ADC->CCR = tmpreg1;
 80020ba:	4a04      	ldr	r2, [pc, #16]	; (80020cc <ADC_CommonInit+0x48>)
 80020bc:	68fb      	ldr	r3, [r7, #12]
 80020be:	6053      	str	r3, [r2, #4]
E:\amistom1-master\amistom1-master\Amistom\Debug/../lib/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_adc.c:362
}
 80020c0:	3714      	adds	r7, #20
 80020c2:	46bd      	mov	sp, r7
 80020c4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80020c8:	4770      	bx	lr
 80020ca:	bf00      	nop
 80020cc:	40012300 	.word	0x40012300
 80020d0:	fffc30e0 	.word	0xfffc30e0

080020d4 <ADC_Cmd>:
ADC_Cmd():
E:\amistom1-master\amistom1-master\Amistom\Debug/../lib/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_adc.c:393
  * @param  NewState: new state of the ADCx peripheral. 
  *          This parameter can be: ENABLE or DISABLE.
  * @retval None
  */
void ADC_Cmd(ADC_TypeDef* ADCx, FunctionalState NewState)
{
 80020d4:	b480      	push	{r7}
 80020d6:	b083      	sub	sp, #12
 80020d8:	af00      	add	r7, sp, #0
 80020da:	6078      	str	r0, [r7, #4]
 80020dc:	460b      	mov	r3, r1
 80020de:	70fb      	strb	r3, [r7, #3]
E:\amistom1-master\amistom1-master\Amistom\Debug/../lib/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_adc.c:397
  /* Check the parameters */
  assert_param(IS_ADC_ALL_PERIPH(ADCx));
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  if (NewState != DISABLE)
 80020e0:	78fb      	ldrb	r3, [r7, #3]
 80020e2:	2b00      	cmp	r3, #0
 80020e4:	d006      	beq.n	80020f4 <ADC_Cmd+0x20>
E:\amistom1-master\amistom1-master\Amistom\Debug/../lib/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_adc.c:400
  {
    /* Set the ADON bit to wake up the ADC from power down mode */
    ADCx->CR2 |= (uint32_t)ADC_CR2_ADON;
 80020e6:	687b      	ldr	r3, [r7, #4]
 80020e8:	689b      	ldr	r3, [r3, #8]
 80020ea:	f043 0201 	orr.w	r2, r3, #1
 80020ee:	687b      	ldr	r3, [r7, #4]
 80020f0:	609a      	str	r2, [r3, #8]
 80020f2:	e005      	b.n	8002100 <ADC_Cmd+0x2c>
E:\amistom1-master\amistom1-master\Amistom\Debug/../lib/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_adc.c:405
  }
  else
  {
    /* Disable the selected ADC peripheral */
    ADCx->CR2 &= (uint32_t)(~ADC_CR2_ADON);
 80020f4:	687b      	ldr	r3, [r7, #4]
 80020f6:	689b      	ldr	r3, [r3, #8]
 80020f8:	f023 0201 	bic.w	r2, r3, #1
 80020fc:	687b      	ldr	r3, [r7, #4]
 80020fe:	609a      	str	r2, [r3, #8]
E:\amistom1-master\amistom1-master\Amistom\Debug/../lib/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_adc.c:407
  }
}
 8002100:	370c      	adds	r7, #12
 8002102:	46bd      	mov	sp, r7
 8002104:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002108:	4770      	bx	lr
 800210a:	bf00      	nop

0800210c <ADC_RegularChannelConfig>:
ADC_RegularChannelConfig():
E:\amistom1-master\amistom1-master\Amistom\Debug/../lib/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_adc.c:709
  *            @arg ADC_SampleTime_144Cycles: Sample time equal to 144 cycles	
  *            @arg ADC_SampleTime_480Cycles: Sample time equal to 480 cycles	
  * @retval None
  */
void ADC_RegularChannelConfig(ADC_TypeDef* ADCx, uint8_t ADC_Channel, uint8_t Rank, uint8_t ADC_SampleTime)
{
 800210c:	b480      	push	{r7}
 800210e:	b085      	sub	sp, #20
 8002110:	af00      	add	r7, sp, #0
 8002112:	6078      	str	r0, [r7, #4]
 8002114:	4608      	mov	r0, r1
 8002116:	4611      	mov	r1, r2
 8002118:	461a      	mov	r2, r3
 800211a:	4603      	mov	r3, r0
 800211c:	70fb      	strb	r3, [r7, #3]
 800211e:	460b      	mov	r3, r1
 8002120:	70bb      	strb	r3, [r7, #2]
 8002122:	4613      	mov	r3, r2
 8002124:	707b      	strb	r3, [r7, #1]
E:\amistom1-master\amistom1-master\Amistom\Debug/../lib/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_adc.c:710
  uint32_t tmpreg1 = 0, tmpreg2 = 0;
 8002126:	2300      	movs	r3, #0
 8002128:	60fb      	str	r3, [r7, #12]
 800212a:	2300      	movs	r3, #0
 800212c:	60bb      	str	r3, [r7, #8]
E:\amistom1-master\amistom1-master\Amistom\Debug/../lib/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_adc.c:718
  assert_param(IS_ADC_CHANNEL(ADC_Channel));
  assert_param(IS_ADC_REGULAR_RANK(Rank));
  assert_param(IS_ADC_SAMPLE_TIME(ADC_SampleTime));
  
  /* if ADC_Channel_10 ... ADC_Channel_18 is selected */
  if (ADC_Channel > ADC_Channel_9)
 800212e:	78fb      	ldrb	r3, [r7, #3]
 8002130:	2b09      	cmp	r3, #9
 8002132:	d923      	bls.n	800217c <ADC_RegularChannelConfig+0x70>
E:\amistom1-master\amistom1-master\Amistom\Debug/../lib/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_adc.c:721
  {
    /* Get the old register value */
    tmpreg1 = ADCx->SMPR1;
 8002134:	687b      	ldr	r3, [r7, #4]
 8002136:	68db      	ldr	r3, [r3, #12]
 8002138:	60fb      	str	r3, [r7, #12]
E:\amistom1-master\amistom1-master\Amistom\Debug/../lib/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_adc.c:724
    
    /* Calculate the mask to clear */
    tmpreg2 = SMPR1_SMP_SET << (3 * (ADC_Channel - 10));
 800213a:	78fb      	ldrb	r3, [r7, #3]
 800213c:	f1a3 020a 	sub.w	r2, r3, #10
 8002140:	4613      	mov	r3, r2
 8002142:	005b      	lsls	r3, r3, #1
 8002144:	4413      	add	r3, r2
 8002146:	2207      	movs	r2, #7
 8002148:	fa02 f303 	lsl.w	r3, r2, r3
 800214c:	60bb      	str	r3, [r7, #8]
E:\amistom1-master\amistom1-master\Amistom\Debug/../lib/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_adc.c:727
    
    /* Clear the old sample time */
    tmpreg1 &= ~tmpreg2;
 800214e:	68bb      	ldr	r3, [r7, #8]
 8002150:	43db      	mvns	r3, r3
 8002152:	68fa      	ldr	r2, [r7, #12]
 8002154:	4013      	ands	r3, r2
 8002156:	60fb      	str	r3, [r7, #12]
E:\amistom1-master\amistom1-master\Amistom\Debug/../lib/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_adc.c:730
    
    /* Calculate the mask to set */
    tmpreg2 = (uint32_t)ADC_SampleTime << (3 * (ADC_Channel - 10));
 8002158:	7879      	ldrb	r1, [r7, #1]
 800215a:	78fb      	ldrb	r3, [r7, #3]
 800215c:	f1a3 020a 	sub.w	r2, r3, #10
 8002160:	4613      	mov	r3, r2
 8002162:	005b      	lsls	r3, r3, #1
 8002164:	4413      	add	r3, r2
 8002166:	fa01 f303 	lsl.w	r3, r1, r3
 800216a:	60bb      	str	r3, [r7, #8]
E:\amistom1-master\amistom1-master\Amistom\Debug/../lib/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_adc.c:733
    
    /* Set the new sample time */
    tmpreg1 |= tmpreg2;
 800216c:	68fa      	ldr	r2, [r7, #12]
 800216e:	68bb      	ldr	r3, [r7, #8]
 8002170:	4313      	orrs	r3, r2
 8002172:	60fb      	str	r3, [r7, #12]
E:\amistom1-master\amistom1-master\Amistom\Debug/../lib/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_adc.c:736
    
    /* Store the new register value */
    ADCx->SMPR1 = tmpreg1;
 8002174:	687b      	ldr	r3, [r7, #4]
 8002176:	68fa      	ldr	r2, [r7, #12]
 8002178:	60da      	str	r2, [r3, #12]
 800217a:	e01e      	b.n	80021ba <ADC_RegularChannelConfig+0xae>
E:\amistom1-master\amistom1-master\Amistom\Debug/../lib/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_adc.c:741
  }
  else /* ADC_Channel include in ADC_Channel_[0..9] */
  {
    /* Get the old register value */
    tmpreg1 = ADCx->SMPR2;
 800217c:	687b      	ldr	r3, [r7, #4]
 800217e:	691b      	ldr	r3, [r3, #16]
 8002180:	60fb      	str	r3, [r7, #12]
E:\amistom1-master\amistom1-master\Amistom\Debug/../lib/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_adc.c:744
    
    /* Calculate the mask to clear */
    tmpreg2 = SMPR2_SMP_SET << (3 * ADC_Channel);
 8002182:	78fa      	ldrb	r2, [r7, #3]
 8002184:	4613      	mov	r3, r2
 8002186:	005b      	lsls	r3, r3, #1
 8002188:	4413      	add	r3, r2
 800218a:	2207      	movs	r2, #7
 800218c:	fa02 f303 	lsl.w	r3, r2, r3
 8002190:	60bb      	str	r3, [r7, #8]
E:\amistom1-master\amistom1-master\Amistom\Debug/../lib/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_adc.c:747
    
    /* Clear the old sample time */
    tmpreg1 &= ~tmpreg2;
 8002192:	68bb      	ldr	r3, [r7, #8]
 8002194:	43db      	mvns	r3, r3
 8002196:	68fa      	ldr	r2, [r7, #12]
 8002198:	4013      	ands	r3, r2
 800219a:	60fb      	str	r3, [r7, #12]
E:\amistom1-master\amistom1-master\Amistom\Debug/../lib/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_adc.c:750
    
    /* Calculate the mask to set */
    tmpreg2 = (uint32_t)ADC_SampleTime << (3 * ADC_Channel);
 800219c:	7879      	ldrb	r1, [r7, #1]
 800219e:	78fa      	ldrb	r2, [r7, #3]
 80021a0:	4613      	mov	r3, r2
 80021a2:	005b      	lsls	r3, r3, #1
 80021a4:	4413      	add	r3, r2
 80021a6:	fa01 f303 	lsl.w	r3, r1, r3
 80021aa:	60bb      	str	r3, [r7, #8]
E:\amistom1-master\amistom1-master\Amistom\Debug/../lib/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_adc.c:753
    
    /* Set the new sample time */
    tmpreg1 |= tmpreg2;
 80021ac:	68fa      	ldr	r2, [r7, #12]
 80021ae:	68bb      	ldr	r3, [r7, #8]
 80021b0:	4313      	orrs	r3, r2
 80021b2:	60fb      	str	r3, [r7, #12]
E:\amistom1-master\amistom1-master\Amistom\Debug/../lib/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_adc.c:756
    
    /* Store the new register value */
    ADCx->SMPR2 = tmpreg1;
 80021b4:	687b      	ldr	r3, [r7, #4]
 80021b6:	68fa      	ldr	r2, [r7, #12]
 80021b8:	611a      	str	r2, [r3, #16]
E:\amistom1-master\amistom1-master\Amistom\Debug/../lib/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_adc.c:759
  }
  /* For Rank 1 to 6 */
  if (Rank < 7)
 80021ba:	78bb      	ldrb	r3, [r7, #2]
 80021bc:	2b06      	cmp	r3, #6
 80021be:	d821      	bhi.n	8002204 <ADC_RegularChannelConfig+0xf8>
E:\amistom1-master\amistom1-master\Amistom\Debug/../lib/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_adc.c:762
  {
    /* Get the old register value */
    tmpreg1 = ADCx->SQR3;
 80021c0:	687b      	ldr	r3, [r7, #4]
 80021c2:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80021c4:	60fb      	str	r3, [r7, #12]
E:\amistom1-master\amistom1-master\Amistom\Debug/../lib/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_adc.c:765
    
    /* Calculate the mask to clear */
    tmpreg2 = SQR3_SQ_SET << (5 * (Rank - 1));
 80021c6:	78bb      	ldrb	r3, [r7, #2]
 80021c8:	1e5a      	subs	r2, r3, #1
 80021ca:	4613      	mov	r3, r2
 80021cc:	009b      	lsls	r3, r3, #2
 80021ce:	4413      	add	r3, r2
 80021d0:	221f      	movs	r2, #31
 80021d2:	fa02 f303 	lsl.w	r3, r2, r3
 80021d6:	60bb      	str	r3, [r7, #8]
E:\amistom1-master\amistom1-master\Amistom\Debug/../lib/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_adc.c:768
    
    /* Clear the old SQx bits for the selected rank */
    tmpreg1 &= ~tmpreg2;
 80021d8:	68bb      	ldr	r3, [r7, #8]
 80021da:	43db      	mvns	r3, r3
 80021dc:	68fa      	ldr	r2, [r7, #12]
 80021de:	4013      	ands	r3, r2
 80021e0:	60fb      	str	r3, [r7, #12]
E:\amistom1-master\amistom1-master\Amistom\Debug/../lib/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_adc.c:771
    
    /* Calculate the mask to set */
    tmpreg2 = (uint32_t)ADC_Channel << (5 * (Rank - 1));
 80021e2:	78f9      	ldrb	r1, [r7, #3]
 80021e4:	78bb      	ldrb	r3, [r7, #2]
 80021e6:	1e5a      	subs	r2, r3, #1
 80021e8:	4613      	mov	r3, r2
 80021ea:	009b      	lsls	r3, r3, #2
 80021ec:	4413      	add	r3, r2
 80021ee:	fa01 f303 	lsl.w	r3, r1, r3
 80021f2:	60bb      	str	r3, [r7, #8]
E:\amistom1-master\amistom1-master\Amistom\Debug/../lib/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_adc.c:774
    
    /* Set the SQx bits for the selected rank */
    tmpreg1 |= tmpreg2;
 80021f4:	68fa      	ldr	r2, [r7, #12]
 80021f6:	68bb      	ldr	r3, [r7, #8]
 80021f8:	4313      	orrs	r3, r2
 80021fa:	60fb      	str	r3, [r7, #12]
E:\amistom1-master\amistom1-master\Amistom\Debug/../lib/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_adc.c:777
    
    /* Store the new register value */
    ADCx->SQR3 = tmpreg1;
 80021fc:	687b      	ldr	r3, [r7, #4]
 80021fe:	68fa      	ldr	r2, [r7, #12]
 8002200:	635a      	str	r2, [r3, #52]	; 0x34
 8002202:	e047      	b.n	8002294 <ADC_RegularChannelConfig+0x188>
E:\amistom1-master\amistom1-master\Amistom\Debug/../lib/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_adc.c:780
  }
  /* For Rank 7 to 12 */
  else if (Rank < 13)
 8002204:	78bb      	ldrb	r3, [r7, #2]
 8002206:	2b0c      	cmp	r3, #12
 8002208:	d821      	bhi.n	800224e <ADC_RegularChannelConfig+0x142>
E:\amistom1-master\amistom1-master\Amistom\Debug/../lib/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_adc.c:783
  {
    /* Get the old register value */
    tmpreg1 = ADCx->SQR2;
 800220a:	687b      	ldr	r3, [r7, #4]
 800220c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800220e:	60fb      	str	r3, [r7, #12]
E:\amistom1-master\amistom1-master\Amistom\Debug/../lib/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_adc.c:786
    
    /* Calculate the mask to clear */
    tmpreg2 = SQR2_SQ_SET << (5 * (Rank - 7));
 8002210:	78bb      	ldrb	r3, [r7, #2]
 8002212:	1fda      	subs	r2, r3, #7
 8002214:	4613      	mov	r3, r2
 8002216:	009b      	lsls	r3, r3, #2
 8002218:	4413      	add	r3, r2
 800221a:	221f      	movs	r2, #31
 800221c:	fa02 f303 	lsl.w	r3, r2, r3
 8002220:	60bb      	str	r3, [r7, #8]
E:\amistom1-master\amistom1-master\Amistom\Debug/../lib/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_adc.c:789
    
    /* Clear the old SQx bits for the selected rank */
    tmpreg1 &= ~tmpreg2;
 8002222:	68bb      	ldr	r3, [r7, #8]
 8002224:	43db      	mvns	r3, r3
 8002226:	68fa      	ldr	r2, [r7, #12]
 8002228:	4013      	ands	r3, r2
 800222a:	60fb      	str	r3, [r7, #12]
E:\amistom1-master\amistom1-master\Amistom\Debug/../lib/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_adc.c:792
    
    /* Calculate the mask to set */
    tmpreg2 = (uint32_t)ADC_Channel << (5 * (Rank - 7));
 800222c:	78f9      	ldrb	r1, [r7, #3]
 800222e:	78bb      	ldrb	r3, [r7, #2]
 8002230:	1fda      	subs	r2, r3, #7
 8002232:	4613      	mov	r3, r2
 8002234:	009b      	lsls	r3, r3, #2
 8002236:	4413      	add	r3, r2
 8002238:	fa01 f303 	lsl.w	r3, r1, r3
 800223c:	60bb      	str	r3, [r7, #8]
E:\amistom1-master\amistom1-master\Amistom\Debug/../lib/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_adc.c:795
    
    /* Set the SQx bits for the selected rank */
    tmpreg1 |= tmpreg2;
 800223e:	68fa      	ldr	r2, [r7, #12]
 8002240:	68bb      	ldr	r3, [r7, #8]
 8002242:	4313      	orrs	r3, r2
 8002244:	60fb      	str	r3, [r7, #12]
E:\amistom1-master\amistom1-master\Amistom\Debug/../lib/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_adc.c:798
    
    /* Store the new register value */
    ADCx->SQR2 = tmpreg1;
 8002246:	687b      	ldr	r3, [r7, #4]
 8002248:	68fa      	ldr	r2, [r7, #12]
 800224a:	631a      	str	r2, [r3, #48]	; 0x30
 800224c:	e022      	b.n	8002294 <ADC_RegularChannelConfig+0x188>
E:\amistom1-master\amistom1-master\Amistom\Debug/../lib/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_adc.c:804
  }
  /* For Rank 13 to 16 */
  else
  {
    /* Get the old register value */
    tmpreg1 = ADCx->SQR1;
 800224e:	687b      	ldr	r3, [r7, #4]
 8002250:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002252:	60fb      	str	r3, [r7, #12]
E:\amistom1-master\amistom1-master\Amistom\Debug/../lib/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_adc.c:807
    
    /* Calculate the mask to clear */
    tmpreg2 = SQR1_SQ_SET << (5 * (Rank - 13));
 8002254:	78bb      	ldrb	r3, [r7, #2]
 8002256:	f1a3 020d 	sub.w	r2, r3, #13
 800225a:	4613      	mov	r3, r2
 800225c:	009b      	lsls	r3, r3, #2
 800225e:	4413      	add	r3, r2
 8002260:	221f      	movs	r2, #31
 8002262:	fa02 f303 	lsl.w	r3, r2, r3
 8002266:	60bb      	str	r3, [r7, #8]
E:\amistom1-master\amistom1-master\Amistom\Debug/../lib/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_adc.c:810
    
    /* Clear the old SQx bits for the selected rank */
    tmpreg1 &= ~tmpreg2;
 8002268:	68bb      	ldr	r3, [r7, #8]
 800226a:	43db      	mvns	r3, r3
 800226c:	68fa      	ldr	r2, [r7, #12]
 800226e:	4013      	ands	r3, r2
 8002270:	60fb      	str	r3, [r7, #12]
E:\amistom1-master\amistom1-master\Amistom\Debug/../lib/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_adc.c:813
    
    /* Calculate the mask to set */
    tmpreg2 = (uint32_t)ADC_Channel << (5 * (Rank - 13));
 8002272:	78f9      	ldrb	r1, [r7, #3]
 8002274:	78bb      	ldrb	r3, [r7, #2]
 8002276:	f1a3 020d 	sub.w	r2, r3, #13
 800227a:	4613      	mov	r3, r2
 800227c:	009b      	lsls	r3, r3, #2
 800227e:	4413      	add	r3, r2
 8002280:	fa01 f303 	lsl.w	r3, r1, r3
 8002284:	60bb      	str	r3, [r7, #8]
E:\amistom1-master\amistom1-master\Amistom\Debug/../lib/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_adc.c:816
    
    /* Set the SQx bits for the selected rank */
    tmpreg1 |= tmpreg2;
 8002286:	68fa      	ldr	r2, [r7, #12]
 8002288:	68bb      	ldr	r3, [r7, #8]
 800228a:	4313      	orrs	r3, r2
 800228c:	60fb      	str	r3, [r7, #12]
E:\amistom1-master\amistom1-master\Amistom\Debug/../lib/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_adc.c:819
    
    /* Store the new register value */
    ADCx->SQR1 = tmpreg1;
 800228e:	687b      	ldr	r3, [r7, #4]
 8002290:	68fa      	ldr	r2, [r7, #12]
 8002292:	62da      	str	r2, [r3, #44]	; 0x2c
E:\amistom1-master\amistom1-master\Amistom\Debug/../lib/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_adc.c:821
  }
}
 8002294:	3714      	adds	r7, #20
 8002296:	46bd      	mov	sp, r7
 8002298:	f85d 7b04 	ldr.w	r7, [sp], #4
 800229c:	4770      	bx	lr
 800229e:	bf00      	nop

080022a0 <ADC_SoftwareStartConv>:
ADC_SoftwareStartConv():
E:\amistom1-master\amistom1-master\Amistom\Debug/../lib/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_adc.c:829
  * @brief  Enables the selected ADC software start conversion of the regular channels.
  * @param  ADCx: where x can be 1, 2 or 3 to select the ADC peripheral.
  * @retval None
  */
void ADC_SoftwareStartConv(ADC_TypeDef* ADCx)
{
 80022a0:	b480      	push	{r7}
 80022a2:	b083      	sub	sp, #12
 80022a4:	af00      	add	r7, sp, #0
 80022a6:	6078      	str	r0, [r7, #4]
E:\amistom1-master\amistom1-master\Amistom\Debug/../lib/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_adc.c:834
  /* Check the parameters */
  assert_param(IS_ADC_ALL_PERIPH(ADCx));
  
  /* Enable the selected ADC conversion for regular group */
  ADCx->CR2 |= (uint32_t)ADC_CR2_SWSTART;
 80022a8:	687b      	ldr	r3, [r7, #4]
 80022aa:	689b      	ldr	r3, [r3, #8]
 80022ac:	f043 4280 	orr.w	r2, r3, #1073741824	; 0x40000000
 80022b0:	687b      	ldr	r3, [r7, #4]
 80022b2:	609a      	str	r2, [r3, #8]
E:\amistom1-master\amistom1-master\Amistom\Debug/../lib/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_adc.c:835
}
 80022b4:	370c      	adds	r7, #12
 80022b6:	46bd      	mov	sp, r7
 80022b8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80022bc:	4770      	bx	lr
 80022be:	bf00      	nop

080022c0 <ADC_EOCOnEachRegularChannelCmd>:
ADC_EOCOnEachRegularChannelCmd():
E:\amistom1-master\amistom1-master\Amistom\Debug/../lib/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_adc.c:873
  * @param  NewState: new state of the selected ADC EOC flag rising
  *          This parameter can be: ENABLE or DISABLE.
  * @retval None
  */
void ADC_EOCOnEachRegularChannelCmd(ADC_TypeDef* ADCx, FunctionalState NewState)
{
 80022c0:	b480      	push	{r7}
 80022c2:	b083      	sub	sp, #12
 80022c4:	af00      	add	r7, sp, #0
 80022c6:	6078      	str	r0, [r7, #4]
 80022c8:	460b      	mov	r3, r1
 80022ca:	70fb      	strb	r3, [r7, #3]
E:\amistom1-master\amistom1-master\Amistom\Debug/../lib/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_adc.c:878
  /* Check the parameters */
  assert_param(IS_ADC_ALL_PERIPH(ADCx));
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  
  if (NewState != DISABLE)
 80022cc:	78fb      	ldrb	r3, [r7, #3]
 80022ce:	2b00      	cmp	r3, #0
 80022d0:	d006      	beq.n	80022e0 <ADC_EOCOnEachRegularChannelCmd+0x20>
E:\amistom1-master\amistom1-master\Amistom\Debug/../lib/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_adc.c:881
  {
    /* Enable the selected ADC EOC rising on each regular channel conversion */
    ADCx->CR2 |= (uint32_t)ADC_CR2_EOCS;
 80022d2:	687b      	ldr	r3, [r7, #4]
 80022d4:	689b      	ldr	r3, [r3, #8]
 80022d6:	f443 6280 	orr.w	r2, r3, #1024	; 0x400
 80022da:	687b      	ldr	r3, [r7, #4]
 80022dc:	609a      	str	r2, [r3, #8]
 80022de:	e005      	b.n	80022ec <ADC_EOCOnEachRegularChannelCmd+0x2c>
E:\amistom1-master\amistom1-master\Amistom\Debug/../lib/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_adc.c:886
  }
  else
  {
    /* Disable the selected ADC EOC rising on each regular channel conversion */
    ADCx->CR2 &= (uint32_t)(~ADC_CR2_EOCS);
 80022e0:	687b      	ldr	r3, [r7, #4]
 80022e2:	689b      	ldr	r3, [r3, #8]
 80022e4:	f423 6280 	bic.w	r2, r3, #1024	; 0x400
 80022e8:	687b      	ldr	r3, [r7, #4]
 80022ea:	609a      	str	r2, [r3, #8]
E:\amistom1-master\amistom1-master\Amistom\Debug/../lib/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_adc.c:888
  }
}
 80022ec:	370c      	adds	r7, #12
 80022ee:	46bd      	mov	sp, r7
 80022f0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80022f4:	4770      	bx	lr
 80022f6:	bf00      	nop

080022f8 <ADC_GetConversionValue>:
ADC_GetConversionValue():
E:\amistom1-master\amistom1-master\Amistom\Debug/../lib/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_adc.c:979
  * @brief  Returns the last ADCx conversion result data for regular channel.
  * @param  ADCx: where x can be 1, 2 or 3 to select the ADC peripheral.
  * @retval The Data conversion value.
  */
uint16_t ADC_GetConversionValue(ADC_TypeDef* ADCx)
{
 80022f8:	b480      	push	{r7}
 80022fa:	b083      	sub	sp, #12
 80022fc:	af00      	add	r7, sp, #0
 80022fe:	6078      	str	r0, [r7, #4]
E:\amistom1-master\amistom1-master\Amistom\Debug/../lib/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_adc.c:984
  /* Check the parameters */
  assert_param(IS_ADC_ALL_PERIPH(ADCx));
  
  /* Return the selected ADC conversion value */
  return (uint16_t) ADCx->DR;
 8002300:	687b      	ldr	r3, [r7, #4]
 8002302:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8002304:	b29b      	uxth	r3, r3
E:\amistom1-master\amistom1-master\Amistom\Debug/../lib/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_adc.c:985
}
 8002306:	4618      	mov	r0, r3
 8002308:	370c      	adds	r7, #12
 800230a:	46bd      	mov	sp, r7
 800230c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002310:	4770      	bx	lr
 8002312:	bf00      	nop

08002314 <ADC_DMACmd>:
ADC_DMACmd():
E:\amistom1-master\amistom1-master\Amistom\Debug/../lib/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_adc.c:1049
  * @param  NewState: new state of the selected ADC DMA transfer.
  *          This parameter can be: ENABLE or DISABLE.
  * @retval None
  */
void ADC_DMACmd(ADC_TypeDef* ADCx, FunctionalState NewState)
{
 8002314:	b480      	push	{r7}
 8002316:	b083      	sub	sp, #12
 8002318:	af00      	add	r7, sp, #0
 800231a:	6078      	str	r0, [r7, #4]
 800231c:	460b      	mov	r3, r1
 800231e:	70fb      	strb	r3, [r7, #3]
E:\amistom1-master\amistom1-master\Amistom\Debug/../lib/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_adc.c:1053
  /* Check the parameters */
  assert_param(IS_ADC_ALL_PERIPH(ADCx));
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  if (NewState != DISABLE)
 8002320:	78fb      	ldrb	r3, [r7, #3]
 8002322:	2b00      	cmp	r3, #0
 8002324:	d006      	beq.n	8002334 <ADC_DMACmd+0x20>
E:\amistom1-master\amistom1-master\Amistom\Debug/../lib/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_adc.c:1056
  {
    /* Enable the selected ADC DMA request */
    ADCx->CR2 |= (uint32_t)ADC_CR2_DMA;
 8002326:	687b      	ldr	r3, [r7, #4]
 8002328:	689b      	ldr	r3, [r3, #8]
 800232a:	f443 7280 	orr.w	r2, r3, #256	; 0x100
 800232e:	687b      	ldr	r3, [r7, #4]
 8002330:	609a      	str	r2, [r3, #8]
 8002332:	e005      	b.n	8002340 <ADC_DMACmd+0x2c>
E:\amistom1-master\amistom1-master\Amistom\Debug/../lib/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_adc.c:1061
  }
  else
  {
    /* Disable the selected ADC DMA request */
    ADCx->CR2 &= (uint32_t)(~ADC_CR2_DMA);
 8002334:	687b      	ldr	r3, [r7, #4]
 8002336:	689b      	ldr	r3, [r3, #8]
 8002338:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 800233c:	687b      	ldr	r3, [r7, #4]
 800233e:	609a      	str	r2, [r3, #8]
E:\amistom1-master\amistom1-master\Amistom\Debug/../lib/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_adc.c:1063
  }
}
 8002340:	370c      	adds	r7, #12
 8002342:	46bd      	mov	sp, r7
 8002344:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002348:	4770      	bx	lr
 800234a:	bf00      	nop

0800234c <ADC_DMARequestAfterLastTransferCmd>:
ADC_DMARequestAfterLastTransferCmd():
E:\amistom1-master\amistom1-master\Amistom\Debug/../lib/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_adc.c:1073
  * @param  NewState: new state of the selected ADC DMA request after last transfer.
  *          This parameter can be: ENABLE or DISABLE.
  * @retval None
  */
void ADC_DMARequestAfterLastTransferCmd(ADC_TypeDef* ADCx, FunctionalState NewState)
{
 800234c:	b480      	push	{r7}
 800234e:	b083      	sub	sp, #12
 8002350:	af00      	add	r7, sp, #0
 8002352:	6078      	str	r0, [r7, #4]
 8002354:	460b      	mov	r3, r1
 8002356:	70fb      	strb	r3, [r7, #3]
E:\amistom1-master\amistom1-master\Amistom\Debug/../lib/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_adc.c:1077
  /* Check the parameters */
  assert_param(IS_ADC_ALL_PERIPH(ADCx));
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  if (NewState != DISABLE)
 8002358:	78fb      	ldrb	r3, [r7, #3]
 800235a:	2b00      	cmp	r3, #0
 800235c:	d006      	beq.n	800236c <ADC_DMARequestAfterLastTransferCmd+0x20>
E:\amistom1-master\amistom1-master\Amistom\Debug/../lib/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_adc.c:1080
  {
    /* Enable the selected ADC DMA request after last transfer */
    ADCx->CR2 |= (uint32_t)ADC_CR2_DDS;
 800235e:	687b      	ldr	r3, [r7, #4]
 8002360:	689b      	ldr	r3, [r3, #8]
 8002362:	f443 7200 	orr.w	r2, r3, #512	; 0x200
 8002366:	687b      	ldr	r3, [r7, #4]
 8002368:	609a      	str	r2, [r3, #8]
 800236a:	e005      	b.n	8002378 <ADC_DMARequestAfterLastTransferCmd+0x2c>
E:\amistom1-master\amistom1-master\Amistom\Debug/../lib/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_adc.c:1085
  }
  else
  {
    /* Disable the selected ADC DMA request after last transfer */
    ADCx->CR2 &= (uint32_t)(~ADC_CR2_DDS);
 800236c:	687b      	ldr	r3, [r7, #4]
 800236e:	689b      	ldr	r3, [r3, #8]
 8002370:	f423 7200 	bic.w	r2, r3, #512	; 0x200
 8002374:	687b      	ldr	r3, [r7, #4]
 8002376:	609a      	str	r2, [r3, #8]
E:\amistom1-master\amistom1-master\Amistom\Debug/../lib/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_adc.c:1087
  }
}
 8002378:	370c      	adds	r7, #12
 800237a:	46bd      	mov	sp, r7
 800237c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002380:	4770      	bx	lr
 8002382:	bf00      	nop

08002384 <ADC_ITConfig>:
ADC_ITConfig():
E:\amistom1-master\amistom1-master\Amistom\Debug/../lib/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_adc.c:1582
  * @param  NewState: new state of the specified ADC interrupts.
  *          This parameter can be: ENABLE or DISABLE.
  * @retval None
  */
void ADC_ITConfig(ADC_TypeDef* ADCx, uint16_t ADC_IT, FunctionalState NewState)  
{
 8002384:	b480      	push	{r7}
 8002386:	b085      	sub	sp, #20
 8002388:	af00      	add	r7, sp, #0
 800238a:	6078      	str	r0, [r7, #4]
 800238c:	460b      	mov	r3, r1
 800238e:	807b      	strh	r3, [r7, #2]
 8002390:	4613      	mov	r3, r2
 8002392:	707b      	strb	r3, [r7, #1]
E:\amistom1-master\amistom1-master\Amistom\Debug/../lib/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_adc.c:1583
  uint32_t itmask = 0;
 8002394:	2300      	movs	r3, #0
 8002396:	60fb      	str	r3, [r7, #12]
E:\amistom1-master\amistom1-master\Amistom\Debug/../lib/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_adc.c:1590
  assert_param(IS_ADC_ALL_PERIPH(ADCx));
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  assert_param(IS_ADC_IT(ADC_IT)); 

  /* Get the ADC IT index */
  itmask = (uint8_t)ADC_IT;
 8002398:	887b      	ldrh	r3, [r7, #2]
 800239a:	b2db      	uxtb	r3, r3
 800239c:	60fb      	str	r3, [r7, #12]
E:\amistom1-master\amistom1-master\Amistom\Debug/../lib/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_adc.c:1591
  itmask = (uint32_t)0x01 << itmask;    
 800239e:	68fb      	ldr	r3, [r7, #12]
 80023a0:	2201      	movs	r2, #1
 80023a2:	fa02 f303 	lsl.w	r3, r2, r3
 80023a6:	60fb      	str	r3, [r7, #12]
E:\amistom1-master\amistom1-master\Amistom\Debug/../lib/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_adc.c:1593

  if (NewState != DISABLE)
 80023a8:	787b      	ldrb	r3, [r7, #1]
 80023aa:	2b00      	cmp	r3, #0
 80023ac:	d006      	beq.n	80023bc <ADC_ITConfig+0x38>
E:\amistom1-master\amistom1-master\Amistom\Debug/../lib/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_adc.c:1596
  {
    /* Enable the selected ADC interrupts */
    ADCx->CR1 |= itmask;
 80023ae:	687b      	ldr	r3, [r7, #4]
 80023b0:	685a      	ldr	r2, [r3, #4]
 80023b2:	68fb      	ldr	r3, [r7, #12]
 80023b4:	431a      	orrs	r2, r3
 80023b6:	687b      	ldr	r3, [r7, #4]
 80023b8:	605a      	str	r2, [r3, #4]
 80023ba:	e006      	b.n	80023ca <ADC_ITConfig+0x46>
E:\amistom1-master\amistom1-master\Amistom\Debug/../lib/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_adc.c:1601
  }
  else
  {
    /* Disable the selected ADC interrupts */
    ADCx->CR1 &= (~(uint32_t)itmask);
 80023bc:	687b      	ldr	r3, [r7, #4]
 80023be:	685a      	ldr	r2, [r3, #4]
 80023c0:	68fb      	ldr	r3, [r7, #12]
 80023c2:	43db      	mvns	r3, r3
 80023c4:	401a      	ands	r2, r3
 80023c6:	687b      	ldr	r3, [r7, #4]
 80023c8:	605a      	str	r2, [r3, #4]
E:\amistom1-master\amistom1-master\Amistom\Debug/../lib/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_adc.c:1603
  }
}
 80023ca:	3714      	adds	r7, #20
 80023cc:	46bd      	mov	sp, r7
 80023ce:	f85d 7b04 	ldr.w	r7, [sp], #4
 80023d2:	4770      	bx	lr

080023d4 <ADC_GetFlagStatus>:
ADC_GetFlagStatus():
E:\amistom1-master\amistom1-master\Amistom\Debug/../lib/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_adc.c:1619
  *            @arg ADC_FLAG_STRT: Start of regular group conversion flag
  *            @arg ADC_FLAG_OVR: Overrun flag                                                 
  * @retval The new state of ADC_FLAG (SET or RESET).
  */
FlagStatus ADC_GetFlagStatus(ADC_TypeDef* ADCx, uint8_t ADC_FLAG)
{
 80023d4:	b480      	push	{r7}
 80023d6:	b085      	sub	sp, #20
 80023d8:	af00      	add	r7, sp, #0
 80023da:	6078      	str	r0, [r7, #4]
 80023dc:	460b      	mov	r3, r1
 80023de:	70fb      	strb	r3, [r7, #3]
E:\amistom1-master\amistom1-master\Amistom\Debug/../lib/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_adc.c:1620
  FlagStatus bitstatus = RESET;
 80023e0:	2300      	movs	r3, #0
 80023e2:	73fb      	strb	r3, [r7, #15]
E:\amistom1-master\amistom1-master\Amistom\Debug/../lib/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_adc.c:1626
  /* Check the parameters */
  assert_param(IS_ADC_ALL_PERIPH(ADCx));
  assert_param(IS_ADC_GET_FLAG(ADC_FLAG));

  /* Check the status of the specified ADC flag */
  if ((ADCx->SR & ADC_FLAG) != (uint8_t)RESET)
 80023e4:	687b      	ldr	r3, [r7, #4]
 80023e6:	681a      	ldr	r2, [r3, #0]
 80023e8:	78fb      	ldrb	r3, [r7, #3]
 80023ea:	4013      	ands	r3, r2
 80023ec:	2b00      	cmp	r3, #0
 80023ee:	d002      	beq.n	80023f6 <ADC_GetFlagStatus+0x22>
E:\amistom1-master\amistom1-master\Amistom\Debug/../lib/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_adc.c:1629
  {
    /* ADC_FLAG is set */
    bitstatus = SET;
 80023f0:	2301      	movs	r3, #1
 80023f2:	73fb      	strb	r3, [r7, #15]
 80023f4:	e001      	b.n	80023fa <ADC_GetFlagStatus+0x26>
E:\amistom1-master\amistom1-master\Amistom\Debug/../lib/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_adc.c:1634
  }
  else
  {
    /* ADC_FLAG is reset */
    bitstatus = RESET;
 80023f6:	2300      	movs	r3, #0
 80023f8:	73fb      	strb	r3, [r7, #15]
E:\amistom1-master\amistom1-master\Amistom\Debug/../lib/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_adc.c:1637
  }
  /* Return the ADC_FLAG status */
  return  bitstatus;
 80023fa:	7bfb      	ldrb	r3, [r7, #15]
E:\amistom1-master\amistom1-master\Amistom\Debug/../lib/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_adc.c:1638
}
 80023fc:	4618      	mov	r0, r3
 80023fe:	3714      	adds	r7, #20
 8002400:	46bd      	mov	sp, r7
 8002402:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002406:	4770      	bx	lr

08002408 <DMA_DeInit>:
DMA_DeInit():
E:\amistom1-master\amistom1-master\Amistom\Debug/../lib/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_dma.c:189
  * @param  DMAy_Streamx: where y can be 1 or 2 to select the DMA and x can be 0
  *         to 7 to select the DMA Stream.
  * @retval None
  */
void DMA_DeInit(DMA_Stream_TypeDef* DMAy_Streamx)
{
 8002408:	b480      	push	{r7}
 800240a:	b083      	sub	sp, #12
 800240c:	af00      	add	r7, sp, #0
 800240e:	6078      	str	r0, [r7, #4]
E:\amistom1-master\amistom1-master\Amistom\Debug/../lib/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_dma.c:194
  /* Check the parameters */
  assert_param(IS_DMA_ALL_PERIPH(DMAy_Streamx));

  /* Disable the selected DMAy Streamx */
  DMAy_Streamx->CR &= ~((uint32_t)DMA_SxCR_EN);
 8002410:	687b      	ldr	r3, [r7, #4]
 8002412:	681b      	ldr	r3, [r3, #0]
 8002414:	f023 0201 	bic.w	r2, r3, #1
 8002418:	687b      	ldr	r3, [r7, #4]
 800241a:	601a      	str	r2, [r3, #0]
E:\amistom1-master\amistom1-master\Amistom\Debug/../lib/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_dma.c:197

  /* Reset DMAy Streamx control register */
  DMAy_Streamx->CR  = 0;
 800241c:	687b      	ldr	r3, [r7, #4]
 800241e:	2200      	movs	r2, #0
 8002420:	601a      	str	r2, [r3, #0]
E:\amistom1-master\amistom1-master\Amistom\Debug/../lib/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_dma.c:200
  
  /* Reset DMAy Streamx Number of Data to Transfer register */
  DMAy_Streamx->NDTR = 0;
 8002422:	687b      	ldr	r3, [r7, #4]
 8002424:	2200      	movs	r2, #0
 8002426:	605a      	str	r2, [r3, #4]
E:\amistom1-master\amistom1-master\Amistom\Debug/../lib/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_dma.c:203
  
  /* Reset DMAy Streamx peripheral address register */
  DMAy_Streamx->PAR  = 0;
 8002428:	687b      	ldr	r3, [r7, #4]
 800242a:	2200      	movs	r2, #0
 800242c:	609a      	str	r2, [r3, #8]
E:\amistom1-master\amistom1-master\Amistom\Debug/../lib/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_dma.c:206
  
  /* Reset DMAy Streamx memory 0 address register */
  DMAy_Streamx->M0AR = 0;
 800242e:	687b      	ldr	r3, [r7, #4]
 8002430:	2200      	movs	r2, #0
 8002432:	60da      	str	r2, [r3, #12]
E:\amistom1-master\amistom1-master\Amistom\Debug/../lib/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_dma.c:209

  /* Reset DMAy Streamx memory 1 address register */
  DMAy_Streamx->M1AR = 0;
 8002434:	687b      	ldr	r3, [r7, #4]
 8002436:	2200      	movs	r2, #0
 8002438:	611a      	str	r2, [r3, #16]
E:\amistom1-master\amistom1-master\Amistom\Debug/../lib/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_dma.c:212

  /* Reset DMAy Streamx FIFO control register */
  DMAy_Streamx->FCR = (uint32_t)0x00000021; 
 800243a:	687b      	ldr	r3, [r7, #4]
 800243c:	2221      	movs	r2, #33	; 0x21
 800243e:	615a      	str	r2, [r3, #20]
E:\amistom1-master\amistom1-master\Amistom\Debug/../lib/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_dma.c:215

  /* Reset interrupt pending bits for the selected stream */
  if (DMAy_Streamx == DMA1_Stream0)
 8002440:	687b      	ldr	r3, [r7, #4]
 8002442:	4a45      	ldr	r2, [pc, #276]	; (8002558 <DMA_DeInit+0x150>)
 8002444:	4293      	cmp	r3, r2
 8002446:	d103      	bne.n	8002450 <DMA_DeInit+0x48>
E:\amistom1-master\amistom1-master\Amistom\Debug/../lib/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_dma.c:218
  {
    /* Reset interrupt pending bits for DMA1 Stream0 */
    DMA1->LIFCR = DMA_Stream0_IT_MASK;
 8002448:	4b44      	ldr	r3, [pc, #272]	; (800255c <DMA_DeInit+0x154>)
 800244a:	223d      	movs	r2, #61	; 0x3d
 800244c:	609a      	str	r2, [r3, #8]
 800244e:	e07e      	b.n	800254e <DMA_DeInit+0x146>
E:\amistom1-master\amistom1-master\Amistom\Debug/../lib/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_dma.c:220
  }
  else if (DMAy_Streamx == DMA1_Stream1)
 8002450:	687b      	ldr	r3, [r7, #4]
 8002452:	4a43      	ldr	r2, [pc, #268]	; (8002560 <DMA_DeInit+0x158>)
 8002454:	4293      	cmp	r3, r2
 8002456:	d104      	bne.n	8002462 <DMA_DeInit+0x5a>
E:\amistom1-master\amistom1-master\Amistom\Debug/../lib/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_dma.c:223
  {
    /* Reset interrupt pending bits for DMA1 Stream1 */
    DMA1->LIFCR = DMA_Stream1_IT_MASK;
 8002458:	4b40      	ldr	r3, [pc, #256]	; (800255c <DMA_DeInit+0x154>)
 800245a:	f44f 6274 	mov.w	r2, #3904	; 0xf40
 800245e:	609a      	str	r2, [r3, #8]
 8002460:	e075      	b.n	800254e <DMA_DeInit+0x146>
E:\amistom1-master\amistom1-master\Amistom\Debug/../lib/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_dma.c:225
  }
  else if (DMAy_Streamx == DMA1_Stream2)
 8002462:	687b      	ldr	r3, [r7, #4]
 8002464:	4a3f      	ldr	r2, [pc, #252]	; (8002564 <DMA_DeInit+0x15c>)
 8002466:	4293      	cmp	r3, r2
 8002468:	d104      	bne.n	8002474 <DMA_DeInit+0x6c>
E:\amistom1-master\amistom1-master\Amistom\Debug/../lib/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_dma.c:228
  {
    /* Reset interrupt pending bits for DMA1 Stream2 */
    DMA1->LIFCR = DMA_Stream2_IT_MASK;
 800246a:	4b3c      	ldr	r3, [pc, #240]	; (800255c <DMA_DeInit+0x154>)
 800246c:	f44f 1274 	mov.w	r2, #3997696	; 0x3d0000
 8002470:	609a      	str	r2, [r3, #8]
 8002472:	e06c      	b.n	800254e <DMA_DeInit+0x146>
E:\amistom1-master\amistom1-master\Amistom\Debug/../lib/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_dma.c:230
  }
  else if (DMAy_Streamx == DMA1_Stream3)
 8002474:	687b      	ldr	r3, [r7, #4]
 8002476:	4a3c      	ldr	r2, [pc, #240]	; (8002568 <DMA_DeInit+0x160>)
 8002478:	4293      	cmp	r3, r2
 800247a:	d104      	bne.n	8002486 <DMA_DeInit+0x7e>
E:\amistom1-master\amistom1-master\Amistom\Debug/../lib/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_dma.c:233
  {
    /* Reset interrupt pending bits for DMA1 Stream3 */
    DMA1->LIFCR = DMA_Stream3_IT_MASK;
 800247c:	4b37      	ldr	r3, [pc, #220]	; (800255c <DMA_DeInit+0x154>)
 800247e:	f04f 6274 	mov.w	r2, #255852544	; 0xf400000
 8002482:	609a      	str	r2, [r3, #8]
 8002484:	e063      	b.n	800254e <DMA_DeInit+0x146>
E:\amistom1-master\amistom1-master\Amistom\Debug/../lib/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_dma.c:235
  }
  else if (DMAy_Streamx == DMA1_Stream4)
 8002486:	687b      	ldr	r3, [r7, #4]
 8002488:	4a38      	ldr	r2, [pc, #224]	; (800256c <DMA_DeInit+0x164>)
 800248a:	4293      	cmp	r3, r2
 800248c:	d103      	bne.n	8002496 <DMA_DeInit+0x8e>
E:\amistom1-master\amistom1-master\Amistom\Debug/../lib/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_dma.c:238
  {
    /* Reset interrupt pending bits for DMA1 Stream4 */
    DMA1->HIFCR = DMA_Stream4_IT_MASK;
 800248e:	4b33      	ldr	r3, [pc, #204]	; (800255c <DMA_DeInit+0x154>)
 8002490:	4a37      	ldr	r2, [pc, #220]	; (8002570 <DMA_DeInit+0x168>)
 8002492:	60da      	str	r2, [r3, #12]
 8002494:	e05b      	b.n	800254e <DMA_DeInit+0x146>
E:\amistom1-master\amistom1-master\Amistom\Debug/../lib/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_dma.c:240
  }
  else if (DMAy_Streamx == DMA1_Stream5)
 8002496:	687b      	ldr	r3, [r7, #4]
 8002498:	4a36      	ldr	r2, [pc, #216]	; (8002574 <DMA_DeInit+0x16c>)
 800249a:	4293      	cmp	r3, r2
 800249c:	d103      	bne.n	80024a6 <DMA_DeInit+0x9e>
E:\amistom1-master\amistom1-master\Amistom\Debug/../lib/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_dma.c:243
  {
    /* Reset interrupt pending bits for DMA1 Stream5 */
    DMA1->HIFCR = DMA_Stream5_IT_MASK;
 800249e:	4b2f      	ldr	r3, [pc, #188]	; (800255c <DMA_DeInit+0x154>)
 80024a0:	4a35      	ldr	r2, [pc, #212]	; (8002578 <DMA_DeInit+0x170>)
 80024a2:	60da      	str	r2, [r3, #12]
 80024a4:	e053      	b.n	800254e <DMA_DeInit+0x146>
E:\amistom1-master\amistom1-master\Amistom\Debug/../lib/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_dma.c:245
  }
  else if (DMAy_Streamx == DMA1_Stream6)
 80024a6:	687b      	ldr	r3, [r7, #4]
 80024a8:	4a34      	ldr	r2, [pc, #208]	; (800257c <DMA_DeInit+0x174>)
 80024aa:	4293      	cmp	r3, r2
 80024ac:	d103      	bne.n	80024b6 <DMA_DeInit+0xae>
E:\amistom1-master\amistom1-master\Amistom\Debug/../lib/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_dma.c:248
  {
    /* Reset interrupt pending bits for DMA1 Stream6 */
    DMA1->HIFCR = (uint32_t)DMA_Stream6_IT_MASK;
 80024ae:	4b2b      	ldr	r3, [pc, #172]	; (800255c <DMA_DeInit+0x154>)
 80024b0:	4a33      	ldr	r2, [pc, #204]	; (8002580 <DMA_DeInit+0x178>)
 80024b2:	60da      	str	r2, [r3, #12]
 80024b4:	e04b      	b.n	800254e <DMA_DeInit+0x146>
E:\amistom1-master\amistom1-master\Amistom\Debug/../lib/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_dma.c:250
  }
  else if (DMAy_Streamx == DMA1_Stream7)
 80024b6:	687b      	ldr	r3, [r7, #4]
 80024b8:	4a32      	ldr	r2, [pc, #200]	; (8002584 <DMA_DeInit+0x17c>)
 80024ba:	4293      	cmp	r3, r2
 80024bc:	d104      	bne.n	80024c8 <DMA_DeInit+0xc0>
E:\amistom1-master\amistom1-master\Amistom\Debug/../lib/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_dma.c:253
  {
    /* Reset interrupt pending bits for DMA1 Stream7 */
    DMA1->HIFCR = DMA_Stream7_IT_MASK;
 80024be:	4b27      	ldr	r3, [pc, #156]	; (800255c <DMA_DeInit+0x154>)
 80024c0:	f04f 523d 	mov.w	r2, #792723456	; 0x2f400000
 80024c4:	60da      	str	r2, [r3, #12]
 80024c6:	e042      	b.n	800254e <DMA_DeInit+0x146>
E:\amistom1-master\amistom1-master\Amistom\Debug/../lib/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_dma.c:255
  }
  else if (DMAy_Streamx == DMA2_Stream0)
 80024c8:	687b      	ldr	r3, [r7, #4]
 80024ca:	4a2f      	ldr	r2, [pc, #188]	; (8002588 <DMA_DeInit+0x180>)
 80024cc:	4293      	cmp	r3, r2
 80024ce:	d103      	bne.n	80024d8 <DMA_DeInit+0xd0>
E:\amistom1-master\amistom1-master\Amistom\Debug/../lib/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_dma.c:258
  {
    /* Reset interrupt pending bits for DMA2 Stream0 */
    DMA2->LIFCR = DMA_Stream0_IT_MASK;
 80024d0:	4b2e      	ldr	r3, [pc, #184]	; (800258c <DMA_DeInit+0x184>)
 80024d2:	223d      	movs	r2, #61	; 0x3d
 80024d4:	609a      	str	r2, [r3, #8]
 80024d6:	e03a      	b.n	800254e <DMA_DeInit+0x146>
E:\amistom1-master\amistom1-master\Amistom\Debug/../lib/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_dma.c:260
  }
  else if (DMAy_Streamx == DMA2_Stream1)
 80024d8:	687b      	ldr	r3, [r7, #4]
 80024da:	4a2d      	ldr	r2, [pc, #180]	; (8002590 <DMA_DeInit+0x188>)
 80024dc:	4293      	cmp	r3, r2
 80024de:	d104      	bne.n	80024ea <DMA_DeInit+0xe2>
E:\amistom1-master\amistom1-master\Amistom\Debug/../lib/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_dma.c:263
  {
    /* Reset interrupt pending bits for DMA2 Stream1 */
    DMA2->LIFCR = DMA_Stream1_IT_MASK;
 80024e0:	4b2a      	ldr	r3, [pc, #168]	; (800258c <DMA_DeInit+0x184>)
 80024e2:	f44f 6274 	mov.w	r2, #3904	; 0xf40
 80024e6:	609a      	str	r2, [r3, #8]
 80024e8:	e031      	b.n	800254e <DMA_DeInit+0x146>
E:\amistom1-master\amistom1-master\Amistom\Debug/../lib/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_dma.c:265
  }
  else if (DMAy_Streamx == DMA2_Stream2)
 80024ea:	687b      	ldr	r3, [r7, #4]
 80024ec:	4a29      	ldr	r2, [pc, #164]	; (8002594 <DMA_DeInit+0x18c>)
 80024ee:	4293      	cmp	r3, r2
 80024f0:	d104      	bne.n	80024fc <DMA_DeInit+0xf4>
E:\amistom1-master\amistom1-master\Amistom\Debug/../lib/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_dma.c:268
  {
    /* Reset interrupt pending bits for DMA2 Stream2 */
    DMA2->LIFCR = DMA_Stream2_IT_MASK;
 80024f2:	4b26      	ldr	r3, [pc, #152]	; (800258c <DMA_DeInit+0x184>)
 80024f4:	f44f 1274 	mov.w	r2, #3997696	; 0x3d0000
 80024f8:	609a      	str	r2, [r3, #8]
 80024fa:	e028      	b.n	800254e <DMA_DeInit+0x146>
E:\amistom1-master\amistom1-master\Amistom\Debug/../lib/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_dma.c:270
  }
  else if (DMAy_Streamx == DMA2_Stream3)
 80024fc:	687b      	ldr	r3, [r7, #4]
 80024fe:	4a26      	ldr	r2, [pc, #152]	; (8002598 <DMA_DeInit+0x190>)
 8002500:	4293      	cmp	r3, r2
 8002502:	d104      	bne.n	800250e <DMA_DeInit+0x106>
E:\amistom1-master\amistom1-master\Amistom\Debug/../lib/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_dma.c:273
  {
    /* Reset interrupt pending bits for DMA2 Stream3 */
    DMA2->LIFCR = DMA_Stream3_IT_MASK;
 8002504:	4b21      	ldr	r3, [pc, #132]	; (800258c <DMA_DeInit+0x184>)
 8002506:	f04f 6274 	mov.w	r2, #255852544	; 0xf400000
 800250a:	609a      	str	r2, [r3, #8]
 800250c:	e01f      	b.n	800254e <DMA_DeInit+0x146>
E:\amistom1-master\amistom1-master\Amistom\Debug/../lib/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_dma.c:275
  }
  else if (DMAy_Streamx == DMA2_Stream4)
 800250e:	687b      	ldr	r3, [r7, #4]
 8002510:	4a22      	ldr	r2, [pc, #136]	; (800259c <DMA_DeInit+0x194>)
 8002512:	4293      	cmp	r3, r2
 8002514:	d103      	bne.n	800251e <DMA_DeInit+0x116>
E:\amistom1-master\amistom1-master\Amistom\Debug/../lib/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_dma.c:278
  {
    /* Reset interrupt pending bits for DMA2 Stream4 */
    DMA2->HIFCR = DMA_Stream4_IT_MASK;
 8002516:	4b1d      	ldr	r3, [pc, #116]	; (800258c <DMA_DeInit+0x184>)
 8002518:	4a15      	ldr	r2, [pc, #84]	; (8002570 <DMA_DeInit+0x168>)
 800251a:	60da      	str	r2, [r3, #12]
 800251c:	e017      	b.n	800254e <DMA_DeInit+0x146>
E:\amistom1-master\amistom1-master\Amistom\Debug/../lib/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_dma.c:280
  }
  else if (DMAy_Streamx == DMA2_Stream5)
 800251e:	687b      	ldr	r3, [r7, #4]
 8002520:	4a1f      	ldr	r2, [pc, #124]	; (80025a0 <DMA_DeInit+0x198>)
 8002522:	4293      	cmp	r3, r2
 8002524:	d103      	bne.n	800252e <DMA_DeInit+0x126>
E:\amistom1-master\amistom1-master\Amistom\Debug/../lib/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_dma.c:283
  {
    /* Reset interrupt pending bits for DMA2 Stream5 */
    DMA2->HIFCR = DMA_Stream5_IT_MASK;
 8002526:	4b19      	ldr	r3, [pc, #100]	; (800258c <DMA_DeInit+0x184>)
 8002528:	4a13      	ldr	r2, [pc, #76]	; (8002578 <DMA_DeInit+0x170>)
 800252a:	60da      	str	r2, [r3, #12]
 800252c:	e00f      	b.n	800254e <DMA_DeInit+0x146>
E:\amistom1-master\amistom1-master\Amistom\Debug/../lib/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_dma.c:285
  }
  else if (DMAy_Streamx == DMA2_Stream6)
 800252e:	687b      	ldr	r3, [r7, #4]
 8002530:	4a1c      	ldr	r2, [pc, #112]	; (80025a4 <DMA_DeInit+0x19c>)
 8002532:	4293      	cmp	r3, r2
 8002534:	d103      	bne.n	800253e <DMA_DeInit+0x136>
E:\amistom1-master\amistom1-master\Amistom\Debug/../lib/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_dma.c:288
  {
    /* Reset interrupt pending bits for DMA2 Stream6 */
    DMA2->HIFCR = DMA_Stream6_IT_MASK;
 8002536:	4b15      	ldr	r3, [pc, #84]	; (800258c <DMA_DeInit+0x184>)
 8002538:	4a11      	ldr	r2, [pc, #68]	; (8002580 <DMA_DeInit+0x178>)
 800253a:	60da      	str	r2, [r3, #12]
 800253c:	e007      	b.n	800254e <DMA_DeInit+0x146>
E:\amistom1-master\amistom1-master\Amistom\Debug/../lib/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_dma.c:292
  }
  else 
  {
    if (DMAy_Streamx == DMA2_Stream7)
 800253e:	687b      	ldr	r3, [r7, #4]
 8002540:	4a19      	ldr	r2, [pc, #100]	; (80025a8 <DMA_DeInit+0x1a0>)
 8002542:	4293      	cmp	r3, r2
 8002544:	d103      	bne.n	800254e <DMA_DeInit+0x146>
E:\amistom1-master\amistom1-master\Amistom\Debug/../lib/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_dma.c:295
    {
      /* Reset interrupt pending bits for DMA2 Stream7 */
      DMA2->HIFCR = DMA_Stream7_IT_MASK;
 8002546:	4b11      	ldr	r3, [pc, #68]	; (800258c <DMA_DeInit+0x184>)
 8002548:	f04f 523d 	mov.w	r2, #792723456	; 0x2f400000
 800254c:	60da      	str	r2, [r3, #12]
E:\amistom1-master\amistom1-master\Amistom\Debug/../lib/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_dma.c:298
    }
  }
}
 800254e:	370c      	adds	r7, #12
 8002550:	46bd      	mov	sp, r7
 8002552:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002556:	4770      	bx	lr
 8002558:	40026010 	.word	0x40026010
 800255c:	40026000 	.word	0x40026000
 8002560:	40026028 	.word	0x40026028
 8002564:	40026040 	.word	0x40026040
 8002568:	40026058 	.word	0x40026058
 800256c:	40026070 	.word	0x40026070
 8002570:	2000003d 	.word	0x2000003d
 8002574:	40026088 	.word	0x40026088
 8002578:	20000f40 	.word	0x20000f40
 800257c:	400260a0 	.word	0x400260a0
 8002580:	203d0000 	.word	0x203d0000
 8002584:	400260b8 	.word	0x400260b8
 8002588:	40026410 	.word	0x40026410
 800258c:	40026400 	.word	0x40026400
 8002590:	40026428 	.word	0x40026428
 8002594:	40026440 	.word	0x40026440
 8002598:	40026458 	.word	0x40026458
 800259c:	40026470 	.word	0x40026470
 80025a0:	40026488 	.word	0x40026488
 80025a4:	400264a0 	.word	0x400264a0
 80025a8:	400264b8 	.word	0x400264b8

080025ac <DMA_Init>:
DMA_Init():
E:\amistom1-master\amistom1-master\Amistom\Debug/../lib/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_dma.c:312
  * @param  DMA_InitStruct: pointer to a DMA_InitTypeDef structure that contains
  *         the configuration information for the specified DMA Stream.  
  * @retval None
  */
void DMA_Init(DMA_Stream_TypeDef* DMAy_Streamx, DMA_InitTypeDef* DMA_InitStruct)
{
 80025ac:	b480      	push	{r7}
 80025ae:	b085      	sub	sp, #20
 80025b0:	af00      	add	r7, sp, #0
 80025b2:	6078      	str	r0, [r7, #4]
 80025b4:	6039      	str	r1, [r7, #0]
E:\amistom1-master\amistom1-master\Amistom\Debug/../lib/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_dma.c:313
  uint32_t tmpreg = 0;
 80025b6:	2300      	movs	r3, #0
 80025b8:	60fb      	str	r3, [r7, #12]
E:\amistom1-master\amistom1-master\Amistom\Debug/../lib/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_dma.c:333
  assert_param(IS_DMA_MEMORY_BURST(DMA_InitStruct->DMA_MemoryBurst));
  assert_param(IS_DMA_PERIPHERAL_BURST(DMA_InitStruct->DMA_PeripheralBurst));

  /*------------------------- DMAy Streamx CR Configuration ------------------*/
  /* Get the DMAy_Streamx CR value */
  tmpreg = DMAy_Streamx->CR;
 80025ba:	687b      	ldr	r3, [r7, #4]
 80025bc:	681b      	ldr	r3, [r3, #0]
 80025be:	60fb      	str	r3, [r7, #12]
E:\amistom1-master\amistom1-master\Amistom\Debug/../lib/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_dma.c:336

  /* Clear CHSEL, MBURST, PBURST, PL, MSIZE, PSIZE, MINC, PINC, CIRC and DIR bits */
  tmpreg &= ((uint32_t)~(DMA_SxCR_CHSEL | DMA_SxCR_MBURST | DMA_SxCR_PBURST | \
 80025c0:	68fa      	ldr	r2, [r7, #12]
 80025c2:	4b24      	ldr	r3, [pc, #144]	; (8002654 <DMA_Init+0xa8>)
 80025c4:	4013      	ands	r3, r2
 80025c6:	60fb      	str	r3, [r7, #12]
E:\amistom1-master\amistom1-master\Amistom\Debug/../lib/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_dma.c:352
  /* Set MSIZE bits according to DMA_MemoryDataSize value */
  /* Set CIRC bit according to DMA_Mode value */
  /* Set PL bits according to DMA_Priority value */
  /* Set MBURST bits according to DMA_MemoryBurst value */
  /* Set PBURST bits according to DMA_PeripheralBurst value */
  tmpreg |= DMA_InitStruct->DMA_Channel | DMA_InitStruct->DMA_DIR |
 80025c8:	683b      	ldr	r3, [r7, #0]
 80025ca:	681a      	ldr	r2, [r3, #0]
 80025cc:	683b      	ldr	r3, [r7, #0]
 80025ce:	68db      	ldr	r3, [r3, #12]
 80025d0:	431a      	orrs	r2, r3
E:\amistom1-master\amistom1-master\Amistom\Debug/../lib/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_dma.c:353
            DMA_InitStruct->DMA_PeripheralInc | DMA_InitStruct->DMA_MemoryInc |
 80025d2:	683b      	ldr	r3, [r7, #0]
 80025d4:	695b      	ldr	r3, [r3, #20]
E:\amistom1-master\amistom1-master\Amistom\Debug/../lib/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_dma.c:352
  /* Set MSIZE bits according to DMA_MemoryDataSize value */
  /* Set CIRC bit according to DMA_Mode value */
  /* Set PL bits according to DMA_Priority value */
  /* Set MBURST bits according to DMA_MemoryBurst value */
  /* Set PBURST bits according to DMA_PeripheralBurst value */
  tmpreg |= DMA_InitStruct->DMA_Channel | DMA_InitStruct->DMA_DIR |
 80025d6:	431a      	orrs	r2, r3
E:\amistom1-master\amistom1-master\Amistom\Debug/../lib/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_dma.c:353
            DMA_InitStruct->DMA_PeripheralInc | DMA_InitStruct->DMA_MemoryInc |
 80025d8:	683b      	ldr	r3, [r7, #0]
 80025da:	699b      	ldr	r3, [r3, #24]
 80025dc:	431a      	orrs	r2, r3
E:\amistom1-master\amistom1-master\Amistom\Debug/../lib/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_dma.c:354
            DMA_InitStruct->DMA_PeripheralDataSize | DMA_InitStruct->DMA_MemoryDataSize |
 80025de:	683b      	ldr	r3, [r7, #0]
 80025e0:	69db      	ldr	r3, [r3, #28]
E:\amistom1-master\amistom1-master\Amistom\Debug/../lib/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_dma.c:353
  /* Set CIRC bit according to DMA_Mode value */
  /* Set PL bits according to DMA_Priority value */
  /* Set MBURST bits according to DMA_MemoryBurst value */
  /* Set PBURST bits according to DMA_PeripheralBurst value */
  tmpreg |= DMA_InitStruct->DMA_Channel | DMA_InitStruct->DMA_DIR |
            DMA_InitStruct->DMA_PeripheralInc | DMA_InitStruct->DMA_MemoryInc |
 80025e2:	431a      	orrs	r2, r3
E:\amistom1-master\amistom1-master\Amistom\Debug/../lib/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_dma.c:354
            DMA_InitStruct->DMA_PeripheralDataSize | DMA_InitStruct->DMA_MemoryDataSize |
 80025e4:	683b      	ldr	r3, [r7, #0]
 80025e6:	6a1b      	ldr	r3, [r3, #32]
 80025e8:	431a      	orrs	r2, r3
E:\amistom1-master\amistom1-master\Amistom\Debug/../lib/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_dma.c:355
            DMA_InitStruct->DMA_Mode | DMA_InitStruct->DMA_Priority |
 80025ea:	683b      	ldr	r3, [r7, #0]
 80025ec:	6a5b      	ldr	r3, [r3, #36]	; 0x24
E:\amistom1-master\amistom1-master\Amistom\Debug/../lib/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_dma.c:354
  /* Set PL bits according to DMA_Priority value */
  /* Set MBURST bits according to DMA_MemoryBurst value */
  /* Set PBURST bits according to DMA_PeripheralBurst value */
  tmpreg |= DMA_InitStruct->DMA_Channel | DMA_InitStruct->DMA_DIR |
            DMA_InitStruct->DMA_PeripheralInc | DMA_InitStruct->DMA_MemoryInc |
            DMA_InitStruct->DMA_PeripheralDataSize | DMA_InitStruct->DMA_MemoryDataSize |
 80025ee:	431a      	orrs	r2, r3
E:\amistom1-master\amistom1-master\Amistom\Debug/../lib/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_dma.c:355
            DMA_InitStruct->DMA_Mode | DMA_InitStruct->DMA_Priority |
 80025f0:	683b      	ldr	r3, [r7, #0]
 80025f2:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80025f4:	431a      	orrs	r2, r3
E:\amistom1-master\amistom1-master\Amistom\Debug/../lib/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_dma.c:356
            DMA_InitStruct->DMA_MemoryBurst | DMA_InitStruct->DMA_PeripheralBurst;
 80025f6:	683b      	ldr	r3, [r7, #0]
 80025f8:	6b5b      	ldr	r3, [r3, #52]	; 0x34
E:\amistom1-master\amistom1-master\Amistom\Debug/../lib/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_dma.c:355
  /* Set MBURST bits according to DMA_MemoryBurst value */
  /* Set PBURST bits according to DMA_PeripheralBurst value */
  tmpreg |= DMA_InitStruct->DMA_Channel | DMA_InitStruct->DMA_DIR |
            DMA_InitStruct->DMA_PeripheralInc | DMA_InitStruct->DMA_MemoryInc |
            DMA_InitStruct->DMA_PeripheralDataSize | DMA_InitStruct->DMA_MemoryDataSize |
            DMA_InitStruct->DMA_Mode | DMA_InitStruct->DMA_Priority |
 80025fa:	431a      	orrs	r2, r3
E:\amistom1-master\amistom1-master\Amistom\Debug/../lib/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_dma.c:356
            DMA_InitStruct->DMA_MemoryBurst | DMA_InitStruct->DMA_PeripheralBurst;
 80025fc:	683b      	ldr	r3, [r7, #0]
 80025fe:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8002600:	4313      	orrs	r3, r2
E:\amistom1-master\amistom1-master\Amistom\Debug/../lib/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_dma.c:352
  /* Set MSIZE bits according to DMA_MemoryDataSize value */
  /* Set CIRC bit according to DMA_Mode value */
  /* Set PL bits according to DMA_Priority value */
  /* Set MBURST bits according to DMA_MemoryBurst value */
  /* Set PBURST bits according to DMA_PeripheralBurst value */
  tmpreg |= DMA_InitStruct->DMA_Channel | DMA_InitStruct->DMA_DIR |
 8002602:	68fa      	ldr	r2, [r7, #12]
 8002604:	4313      	orrs	r3, r2
 8002606:	60fb      	str	r3, [r7, #12]
E:\amistom1-master\amistom1-master\Amistom\Debug/../lib/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_dma.c:359
            DMA_InitStruct->DMA_PeripheralDataSize | DMA_InitStruct->DMA_MemoryDataSize |
            DMA_InitStruct->DMA_Mode | DMA_InitStruct->DMA_Priority |
            DMA_InitStruct->DMA_MemoryBurst | DMA_InitStruct->DMA_PeripheralBurst;

  /* Write to DMAy Streamx CR register */
  DMAy_Streamx->CR = tmpreg;
 8002608:	687b      	ldr	r3, [r7, #4]
 800260a:	68fa      	ldr	r2, [r7, #12]
 800260c:	601a      	str	r2, [r3, #0]
E:\amistom1-master\amistom1-master\Amistom\Debug/../lib/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_dma.c:363

  /*------------------------- DMAy Streamx FCR Configuration -----------------*/
  /* Get the DMAy_Streamx FCR value */
  tmpreg = DMAy_Streamx->FCR;
 800260e:	687b      	ldr	r3, [r7, #4]
 8002610:	695b      	ldr	r3, [r3, #20]
 8002612:	60fb      	str	r3, [r7, #12]
E:\amistom1-master\amistom1-master\Amistom\Debug/../lib/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_dma.c:366

  /* Clear DMDIS and FTH bits */
  tmpreg &= (uint32_t)~(DMA_SxFCR_DMDIS | DMA_SxFCR_FTH);
 8002614:	68fb      	ldr	r3, [r7, #12]
 8002616:	f023 0307 	bic.w	r3, r3, #7
 800261a:	60fb      	str	r3, [r7, #12]
E:\amistom1-master\amistom1-master\Amistom\Debug/../lib/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_dma.c:371

  /* Configure DMAy Streamx FIFO: 
    Set DMDIS bits according to DMA_FIFOMode value 
    Set FTH bits according to DMA_FIFOThreshold value */
  tmpreg |= DMA_InitStruct->DMA_FIFOMode | DMA_InitStruct->DMA_FIFOThreshold;
 800261c:	683b      	ldr	r3, [r7, #0]
 800261e:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8002620:	683b      	ldr	r3, [r7, #0]
 8002622:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002624:	4313      	orrs	r3, r2
 8002626:	68fa      	ldr	r2, [r7, #12]
 8002628:	4313      	orrs	r3, r2
 800262a:	60fb      	str	r3, [r7, #12]
E:\amistom1-master\amistom1-master\Amistom\Debug/../lib/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_dma.c:374

  /* Write to DMAy Streamx CR */
  DMAy_Streamx->FCR = tmpreg;
 800262c:	687b      	ldr	r3, [r7, #4]
 800262e:	68fa      	ldr	r2, [r7, #12]
 8002630:	615a      	str	r2, [r3, #20]
E:\amistom1-master\amistom1-master\Amistom\Debug/../lib/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_dma.c:378

  /*------------------------- DMAy Streamx NDTR Configuration ----------------*/
  /* Write to DMAy Streamx NDTR register */
  DMAy_Streamx->NDTR = DMA_InitStruct->DMA_BufferSize;
 8002632:	683b      	ldr	r3, [r7, #0]
 8002634:	691a      	ldr	r2, [r3, #16]
 8002636:	687b      	ldr	r3, [r7, #4]
 8002638:	605a      	str	r2, [r3, #4]
E:\amistom1-master\amistom1-master\Amistom\Debug/../lib/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_dma.c:382

  /*------------------------- DMAy Streamx PAR Configuration -----------------*/
  /* Write to DMAy Streamx PAR */
  DMAy_Streamx->PAR = DMA_InitStruct->DMA_PeripheralBaseAddr;
 800263a:	683b      	ldr	r3, [r7, #0]
 800263c:	685a      	ldr	r2, [r3, #4]
 800263e:	687b      	ldr	r3, [r7, #4]
 8002640:	609a      	str	r2, [r3, #8]
E:\amistom1-master\amistom1-master\Amistom\Debug/../lib/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_dma.c:386

  /*------------------------- DMAy Streamx M0AR Configuration ----------------*/
  /* Write to DMAy Streamx M0AR */
  DMAy_Streamx->M0AR = DMA_InitStruct->DMA_Memory0BaseAddr;
 8002642:	683b      	ldr	r3, [r7, #0]
 8002644:	689a      	ldr	r2, [r3, #8]
 8002646:	687b      	ldr	r3, [r7, #4]
 8002648:	60da      	str	r2, [r3, #12]
E:\amistom1-master\amistom1-master\Amistom\Debug/../lib/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_dma.c:387
}
 800264a:	3714      	adds	r7, #20
 800264c:	46bd      	mov	sp, r7
 800264e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002652:	4770      	bx	lr
 8002654:	f01c803f 	.word	0xf01c803f

08002658 <DMA_Cmd>:
DMA_Cmd():
E:\amistom1-master\amistom1-master\Amistom\Debug/../lib/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_dma.c:471
  *        this single data is finished.            
  *    
  * @retval None
  */
void DMA_Cmd(DMA_Stream_TypeDef* DMAy_Streamx, FunctionalState NewState)
{
 8002658:	b480      	push	{r7}
 800265a:	b083      	sub	sp, #12
 800265c:	af00      	add	r7, sp, #0
 800265e:	6078      	str	r0, [r7, #4]
 8002660:	460b      	mov	r3, r1
 8002662:	70fb      	strb	r3, [r7, #3]
E:\amistom1-master\amistom1-master\Amistom\Debug/../lib/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_dma.c:476
  /* Check the parameters */
  assert_param(IS_DMA_ALL_PERIPH(DMAy_Streamx));
  assert_param(IS_FUNCTIONAL_STATE(NewState));

  if (NewState != DISABLE)
 8002664:	78fb      	ldrb	r3, [r7, #3]
 8002666:	2b00      	cmp	r3, #0
 8002668:	d006      	beq.n	8002678 <DMA_Cmd+0x20>
E:\amistom1-master\amistom1-master\Amistom\Debug/../lib/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_dma.c:479
  {
    /* Enable the selected DMAy Streamx by setting EN bit */
    DMAy_Streamx->CR |= (uint32_t)DMA_SxCR_EN;
 800266a:	687b      	ldr	r3, [r7, #4]
 800266c:	681b      	ldr	r3, [r3, #0]
 800266e:	f043 0201 	orr.w	r2, r3, #1
 8002672:	687b      	ldr	r3, [r7, #4]
 8002674:	601a      	str	r2, [r3, #0]
 8002676:	e005      	b.n	8002684 <DMA_Cmd+0x2c>
E:\amistom1-master\amistom1-master\Amistom\Debug/../lib/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_dma.c:484
  }
  else
  {
    /* Disable the selected DMAy Streamx by clearing EN bit */
    DMAy_Streamx->CR &= ~(uint32_t)DMA_SxCR_EN;
 8002678:	687b      	ldr	r3, [r7, #4]
 800267a:	681b      	ldr	r3, [r3, #0]
 800267c:	f023 0201 	bic.w	r2, r3, #1
 8002680:	687b      	ldr	r3, [r7, #4]
 8002682:	601a      	str	r2, [r3, #0]
E:\amistom1-master\amistom1-master\Amistom\Debug/../lib/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_dma.c:486
  }
}
 8002684:	370c      	adds	r7, #12
 8002686:	46bd      	mov	sp, r7
 8002688:	f85d 7b04 	ldr.w	r7, [sp], #4
 800268c:	4770      	bx	lr
 800268e:	bf00      	nop

08002690 <DMA_ITConfig>:
DMA_ITConfig():
E:\amistom1-master\amistom1-master\Amistom\Debug/../lib/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_dma.c:1101
  * @param  NewState: new state of the specified DMA interrupts.
  *          This parameter can be: ENABLE or DISABLE.
  * @retval None
  */
void DMA_ITConfig(DMA_Stream_TypeDef* DMAy_Streamx, uint32_t DMA_IT, FunctionalState NewState)
{
 8002690:	b480      	push	{r7}
 8002692:	b085      	sub	sp, #20
 8002694:	af00      	add	r7, sp, #0
 8002696:	60f8      	str	r0, [r7, #12]
 8002698:	60b9      	str	r1, [r7, #8]
 800269a:	4613      	mov	r3, r2
 800269c:	71fb      	strb	r3, [r7, #7]
E:\amistom1-master\amistom1-master\Amistom\Debug/../lib/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_dma.c:1108
  assert_param(IS_DMA_ALL_PERIPH(DMAy_Streamx));
  assert_param(IS_DMA_CONFIG_IT(DMA_IT));
  assert_param(IS_FUNCTIONAL_STATE(NewState));

  /* Check if the DMA_IT parameter contains a FIFO interrupt */
  if ((DMA_IT & DMA_IT_FE) != 0)
 800269e:	68bb      	ldr	r3, [r7, #8]
 80026a0:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80026a4:	2b00      	cmp	r3, #0
 80026a6:	d00f      	beq.n	80026c8 <DMA_ITConfig+0x38>
E:\amistom1-master\amistom1-master\Amistom\Debug/../lib/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_dma.c:1110
  {
    if (NewState != DISABLE)
 80026a8:	79fb      	ldrb	r3, [r7, #7]
 80026aa:	2b00      	cmp	r3, #0
 80026ac:	d006      	beq.n	80026bc <DMA_ITConfig+0x2c>
E:\amistom1-master\amistom1-master\Amistom\Debug/../lib/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_dma.c:1113
    {
      /* Enable the selected DMA FIFO interrupts */
      DMAy_Streamx->FCR |= (uint32_t)DMA_IT_FE;
 80026ae:	68fb      	ldr	r3, [r7, #12]
 80026b0:	695b      	ldr	r3, [r3, #20]
 80026b2:	f043 0280 	orr.w	r2, r3, #128	; 0x80
 80026b6:	68fb      	ldr	r3, [r7, #12]
 80026b8:	615a      	str	r2, [r3, #20]
 80026ba:	e005      	b.n	80026c8 <DMA_ITConfig+0x38>
E:\amistom1-master\amistom1-master\Amistom\Debug/../lib/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_dma.c:1118
    }    
    else 
    {
      /* Disable the selected DMA FIFO interrupts */
      DMAy_Streamx->FCR &= ~(uint32_t)DMA_IT_FE;  
 80026bc:	68fb      	ldr	r3, [r7, #12]
 80026be:	695b      	ldr	r3, [r3, #20]
 80026c0:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 80026c4:	68fb      	ldr	r3, [r7, #12]
 80026c6:	615a      	str	r2, [r3, #20]
E:\amistom1-master\amistom1-master\Amistom\Debug/../lib/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_dma.c:1123
    }
  }

  /* Check if the DMA_IT parameter contains a Transfer interrupt */
  if (DMA_IT != DMA_IT_FE)
 80026c8:	68bb      	ldr	r3, [r7, #8]
 80026ca:	2b80      	cmp	r3, #128	; 0x80
 80026cc:	d014      	beq.n	80026f8 <DMA_ITConfig+0x68>
E:\amistom1-master\amistom1-master\Amistom\Debug/../lib/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_dma.c:1125
  {
    if (NewState != DISABLE)
 80026ce:	79fb      	ldrb	r3, [r7, #7]
 80026d0:	2b00      	cmp	r3, #0
 80026d2:	d008      	beq.n	80026e6 <DMA_ITConfig+0x56>
E:\amistom1-master\amistom1-master\Amistom\Debug/../lib/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_dma.c:1128
    {
      /* Enable the selected DMA transfer interrupts */
      DMAy_Streamx->CR |= (uint32_t)(DMA_IT  & TRANSFER_IT_ENABLE_MASK);
 80026d4:	68fb      	ldr	r3, [r7, #12]
 80026d6:	681a      	ldr	r2, [r3, #0]
 80026d8:	68bb      	ldr	r3, [r7, #8]
 80026da:	f003 031e 	and.w	r3, r3, #30
 80026de:	431a      	orrs	r2, r3
 80026e0:	68fb      	ldr	r3, [r7, #12]
 80026e2:	601a      	str	r2, [r3, #0]
 80026e4:	e008      	b.n	80026f8 <DMA_ITConfig+0x68>
E:\amistom1-master\amistom1-master\Amistom\Debug/../lib/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_dma.c:1133
    }
    else
    {
      /* Disable the selected DMA transfer interrupts */
      DMAy_Streamx->CR &= ~(uint32_t)(DMA_IT & TRANSFER_IT_ENABLE_MASK);
 80026e6:	68fb      	ldr	r3, [r7, #12]
 80026e8:	681a      	ldr	r2, [r3, #0]
 80026ea:	68bb      	ldr	r3, [r7, #8]
 80026ec:	f003 031e 	and.w	r3, r3, #30
 80026f0:	43db      	mvns	r3, r3
 80026f2:	401a      	ands	r2, r3
 80026f4:	68fb      	ldr	r3, [r7, #12]
 80026f6:	601a      	str	r2, [r3, #0]
E:\amistom1-master\amistom1-master\Amistom\Debug/../lib/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_dma.c:1136
    }    
  }
}
 80026f8:	3714      	adds	r7, #20
 80026fa:	46bd      	mov	sp, r7
 80026fc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002700:	4770      	bx	lr
 8002702:	bf00      	nop

08002704 <GPIO_Init>:
GPIO_Init():
E:\amistom1-master\amistom1-master\Amistom\Debug/../lib/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_gpio.c:183
  * @param  GPIO_InitStruct: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void GPIO_Init(GPIO_TypeDef* GPIOx, GPIO_InitTypeDef* GPIO_InitStruct)
{
 8002704:	b480      	push	{r7}
 8002706:	b087      	sub	sp, #28
 8002708:	af00      	add	r7, sp, #0
 800270a:	6078      	str	r0, [r7, #4]
 800270c:	6039      	str	r1, [r7, #0]
E:\amistom1-master\amistom1-master\Amistom\Debug/../lib/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_gpio.c:184
  uint32_t pinpos = 0x00, pos = 0x00 , currentpin = 0x00;
 800270e:	2300      	movs	r3, #0
 8002710:	617b      	str	r3, [r7, #20]
 8002712:	2300      	movs	r3, #0
 8002714:	613b      	str	r3, [r7, #16]
 8002716:	2300      	movs	r3, #0
 8002718:	60fb      	str	r3, [r7, #12]
E:\amistom1-master\amistom1-master\Amistom\Debug/../lib/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_gpio.c:194
  assert_param(IS_GPIO_MODE(GPIO_InitStruct->GPIO_Mode));
  assert_param(IS_GPIO_PUPD(GPIO_InitStruct->GPIO_PuPd));

  /* -------------------------Configure the port pins---------------- */
  /*-- GPIO Mode Configuration --*/
  for (pinpos = 0x00; pinpos < 0x10; pinpos++)
 800271a:	2300      	movs	r3, #0
 800271c:	617b      	str	r3, [r7, #20]
 800271e:	e076      	b.n	800280e <GPIO_Init+0x10a>
E:\amistom1-master\amistom1-master\Amistom\Debug/../lib/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_gpio.c:196
  {
    pos = ((uint32_t)0x01) << pinpos;
 8002720:	697b      	ldr	r3, [r7, #20]
 8002722:	2201      	movs	r2, #1
 8002724:	fa02 f303 	lsl.w	r3, r2, r3
 8002728:	613b      	str	r3, [r7, #16]
E:\amistom1-master\amistom1-master\Amistom\Debug/../lib/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_gpio.c:198
    /* Get the port pins position */
    currentpin = (GPIO_InitStruct->GPIO_Pin) & pos;
 800272a:	683b      	ldr	r3, [r7, #0]
 800272c:	681a      	ldr	r2, [r3, #0]
 800272e:	693b      	ldr	r3, [r7, #16]
 8002730:	4013      	ands	r3, r2
 8002732:	60fb      	str	r3, [r7, #12]
E:\amistom1-master\amistom1-master\Amistom\Debug/../lib/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_gpio.c:200

    if (currentpin == pos)
 8002734:	68fa      	ldr	r2, [r7, #12]
 8002736:	693b      	ldr	r3, [r7, #16]
 8002738:	429a      	cmp	r2, r3
 800273a:	d165      	bne.n	8002808 <GPIO_Init+0x104>
E:\amistom1-master\amistom1-master\Amistom\Debug/../lib/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_gpio.c:202
    {
      GPIOx->MODER  &= ~(GPIO_MODER_MODER0 << (pinpos * 2));
 800273c:	687b      	ldr	r3, [r7, #4]
 800273e:	681a      	ldr	r2, [r3, #0]
 8002740:	697b      	ldr	r3, [r7, #20]
 8002742:	005b      	lsls	r3, r3, #1
 8002744:	4619      	mov	r1, r3
 8002746:	2303      	movs	r3, #3
 8002748:	408b      	lsls	r3, r1
 800274a:	43db      	mvns	r3, r3
 800274c:	401a      	ands	r2, r3
 800274e:	687b      	ldr	r3, [r7, #4]
 8002750:	601a      	str	r2, [r3, #0]
E:\amistom1-master\amistom1-master\Amistom\Debug/../lib/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_gpio.c:203
      GPIOx->MODER |= (((uint32_t)GPIO_InitStruct->GPIO_Mode) << (pinpos * 2));
 8002752:	687b      	ldr	r3, [r7, #4]
 8002754:	681a      	ldr	r2, [r3, #0]
 8002756:	683b      	ldr	r3, [r7, #0]
 8002758:	791b      	ldrb	r3, [r3, #4]
 800275a:	4619      	mov	r1, r3
 800275c:	697b      	ldr	r3, [r7, #20]
 800275e:	005b      	lsls	r3, r3, #1
 8002760:	fa01 f303 	lsl.w	r3, r1, r3
 8002764:	431a      	orrs	r2, r3
 8002766:	687b      	ldr	r3, [r7, #4]
 8002768:	601a      	str	r2, [r3, #0]
E:\amistom1-master\amistom1-master\Amistom\Debug/../lib/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_gpio.c:205

      if ((GPIO_InitStruct->GPIO_Mode == GPIO_Mode_OUT) || (GPIO_InitStruct->GPIO_Mode == GPIO_Mode_AF))
 800276a:	683b      	ldr	r3, [r7, #0]
 800276c:	791b      	ldrb	r3, [r3, #4]
 800276e:	2b01      	cmp	r3, #1
 8002770:	d003      	beq.n	800277a <GPIO_Init+0x76>
E:\amistom1-master\amistom1-master\Amistom\Debug/../lib/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_gpio.c:205 (discriminator 1)
 8002772:	683b      	ldr	r3, [r7, #0]
 8002774:	791b      	ldrb	r3, [r3, #4]
 8002776:	2b02      	cmp	r3, #2
 8002778:	d12e      	bne.n	80027d8 <GPIO_Init+0xd4>
E:\amistom1-master\amistom1-master\Amistom\Debug/../lib/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_gpio.c:211
      {
        /* Check Speed mode parameters */
        assert_param(IS_GPIO_SPEED(GPIO_InitStruct->GPIO_Speed));

        /* Speed mode configuration */
        GPIOx->OSPEEDR &= ~(GPIO_OSPEEDER_OSPEEDR0 << (pinpos * 2));
 800277a:	687b      	ldr	r3, [r7, #4]
 800277c:	689a      	ldr	r2, [r3, #8]
 800277e:	697b      	ldr	r3, [r7, #20]
 8002780:	005b      	lsls	r3, r3, #1
 8002782:	4619      	mov	r1, r3
 8002784:	2303      	movs	r3, #3
 8002786:	408b      	lsls	r3, r1
 8002788:	43db      	mvns	r3, r3
 800278a:	401a      	ands	r2, r3
 800278c:	687b      	ldr	r3, [r7, #4]
 800278e:	609a      	str	r2, [r3, #8]
E:\amistom1-master\amistom1-master\Amistom\Debug/../lib/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_gpio.c:212
        GPIOx->OSPEEDR |= ((uint32_t)(GPIO_InitStruct->GPIO_Speed) << (pinpos * 2));
 8002790:	687b      	ldr	r3, [r7, #4]
 8002792:	689a      	ldr	r2, [r3, #8]
 8002794:	683b      	ldr	r3, [r7, #0]
 8002796:	795b      	ldrb	r3, [r3, #5]
 8002798:	4619      	mov	r1, r3
 800279a:	697b      	ldr	r3, [r7, #20]
 800279c:	005b      	lsls	r3, r3, #1
 800279e:	fa01 f303 	lsl.w	r3, r1, r3
 80027a2:	431a      	orrs	r2, r3
 80027a4:	687b      	ldr	r3, [r7, #4]
 80027a6:	609a      	str	r2, [r3, #8]
E:\amistom1-master\amistom1-master\Amistom\Debug/../lib/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_gpio.c:218

        /* Check Output mode parameters */
        assert_param(IS_GPIO_OTYPE(GPIO_InitStruct->GPIO_OType));

        /* Output mode configuration*/
        GPIOx->OTYPER  &= ~((GPIO_OTYPER_OT_0) << ((uint16_t)pinpos)) ;
 80027a8:	687b      	ldr	r3, [r7, #4]
 80027aa:	685a      	ldr	r2, [r3, #4]
 80027ac:	697b      	ldr	r3, [r7, #20]
 80027ae:	b29b      	uxth	r3, r3
 80027b0:	4619      	mov	r1, r3
 80027b2:	2301      	movs	r3, #1
 80027b4:	408b      	lsls	r3, r1
 80027b6:	43db      	mvns	r3, r3
 80027b8:	401a      	ands	r2, r3
 80027ba:	687b      	ldr	r3, [r7, #4]
 80027bc:	605a      	str	r2, [r3, #4]
E:\amistom1-master\amistom1-master\Amistom\Debug/../lib/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_gpio.c:219
        GPIOx->OTYPER |= (uint16_t)(((uint16_t)GPIO_InitStruct->GPIO_OType) << ((uint16_t)pinpos));
 80027be:	687b      	ldr	r3, [r7, #4]
 80027c0:	685b      	ldr	r3, [r3, #4]
 80027c2:	683a      	ldr	r2, [r7, #0]
 80027c4:	7992      	ldrb	r2, [r2, #6]
 80027c6:	4611      	mov	r1, r2
 80027c8:	697a      	ldr	r2, [r7, #20]
 80027ca:	b292      	uxth	r2, r2
 80027cc:	fa01 f202 	lsl.w	r2, r1, r2
 80027d0:	b292      	uxth	r2, r2
 80027d2:	431a      	orrs	r2, r3
 80027d4:	687b      	ldr	r3, [r7, #4]
 80027d6:	605a      	str	r2, [r3, #4]
E:\amistom1-master\amistom1-master\Amistom\Debug/../lib/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_gpio.c:223
      }

      /* Pull-up Pull down resistor configuration*/
      GPIOx->PUPDR &= ~(GPIO_PUPDR_PUPDR0 << ((uint16_t)pinpos * 2));
 80027d8:	687b      	ldr	r3, [r7, #4]
 80027da:	68da      	ldr	r2, [r3, #12]
 80027dc:	697b      	ldr	r3, [r7, #20]
 80027de:	b29b      	uxth	r3, r3
 80027e0:	005b      	lsls	r3, r3, #1
 80027e2:	2103      	movs	r1, #3
 80027e4:	fa01 f303 	lsl.w	r3, r1, r3
 80027e8:	43db      	mvns	r3, r3
 80027ea:	401a      	ands	r2, r3
 80027ec:	687b      	ldr	r3, [r7, #4]
 80027ee:	60da      	str	r2, [r3, #12]
E:\amistom1-master\amistom1-master\Amistom\Debug/../lib/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_gpio.c:224
      GPIOx->PUPDR |= (((uint32_t)GPIO_InitStruct->GPIO_PuPd) << (pinpos * 2));
 80027f0:	687b      	ldr	r3, [r7, #4]
 80027f2:	68da      	ldr	r2, [r3, #12]
 80027f4:	683b      	ldr	r3, [r7, #0]
 80027f6:	79db      	ldrb	r3, [r3, #7]
 80027f8:	4619      	mov	r1, r3
 80027fa:	697b      	ldr	r3, [r7, #20]
 80027fc:	005b      	lsls	r3, r3, #1
 80027fe:	fa01 f303 	lsl.w	r3, r1, r3
 8002802:	431a      	orrs	r2, r3
 8002804:	687b      	ldr	r3, [r7, #4]
 8002806:	60da      	str	r2, [r3, #12]
E:\amistom1-master\amistom1-master\Amistom\Debug/../lib/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_gpio.c:194 (discriminator 2)
  assert_param(IS_GPIO_MODE(GPIO_InitStruct->GPIO_Mode));
  assert_param(IS_GPIO_PUPD(GPIO_InitStruct->GPIO_PuPd));

  /* -------------------------Configure the port pins---------------- */
  /*-- GPIO Mode Configuration --*/
  for (pinpos = 0x00; pinpos < 0x10; pinpos++)
 8002808:	697b      	ldr	r3, [r7, #20]
 800280a:	3301      	adds	r3, #1
 800280c:	617b      	str	r3, [r7, #20]
E:\amistom1-master\amistom1-master\Amistom\Debug/../lib/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_gpio.c:194 (discriminator 1)
 800280e:	697b      	ldr	r3, [r7, #20]
 8002810:	2b0f      	cmp	r3, #15
 8002812:	d985      	bls.n	8002720 <GPIO_Init+0x1c>
E:\amistom1-master\amistom1-master\Amistom\Debug/../lib/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_gpio.c:227
      /* Pull-up Pull down resistor configuration*/
      GPIOx->PUPDR &= ~(GPIO_PUPDR_PUPDR0 << ((uint16_t)pinpos * 2));
      GPIOx->PUPDR |= (((uint32_t)GPIO_InitStruct->GPIO_PuPd) << (pinpos * 2));
    }
  }
}
 8002814:	371c      	adds	r7, #28
 8002816:	46bd      	mov	sp, r7
 8002818:	f85d 7b04 	ldr.w	r7, [sp], #4
 800281c:	4770      	bx	lr
 800281e:	bf00      	nop

08002820 <GPIO_ReadInputDataBit>:
GPIO_ReadInputDataBit():
E:\amistom1-master\amistom1-master\Amistom\Debug/../lib/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_gpio.c:300
  * @param  GPIO_Pin: specifies the port bit to read.
  *         This parameter can be GPIO_Pin_x where x can be (0..15).
  * @retval The input port pin value.
  */
uint8_t GPIO_ReadInputDataBit(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 8002820:	b480      	push	{r7}
 8002822:	b085      	sub	sp, #20
 8002824:	af00      	add	r7, sp, #0
 8002826:	6078      	str	r0, [r7, #4]
 8002828:	460b      	mov	r3, r1
 800282a:	807b      	strh	r3, [r7, #2]
E:\amistom1-master\amistom1-master\Amistom\Debug/../lib/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_gpio.c:301
  uint8_t bitstatus = 0x00;
 800282c:	2300      	movs	r3, #0
 800282e:	73fb      	strb	r3, [r7, #15]
E:\amistom1-master\amistom1-master\Amistom\Debug/../lib/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_gpio.c:307

  /* Check the parameters */
  assert_param(IS_GPIO_ALL_PERIPH(GPIOx));
  assert_param(IS_GET_GPIO_PIN(GPIO_Pin));

  if ((GPIOx->IDR & GPIO_Pin) != (uint32_t)Bit_RESET)
 8002830:	687b      	ldr	r3, [r7, #4]
 8002832:	691a      	ldr	r2, [r3, #16]
 8002834:	887b      	ldrh	r3, [r7, #2]
 8002836:	4013      	ands	r3, r2
 8002838:	2b00      	cmp	r3, #0
 800283a:	d002      	beq.n	8002842 <GPIO_ReadInputDataBit+0x22>
E:\amistom1-master\amistom1-master\Amistom\Debug/../lib/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_gpio.c:309
  {
    bitstatus = (uint8_t)Bit_SET;
 800283c:	2301      	movs	r3, #1
 800283e:	73fb      	strb	r3, [r7, #15]
 8002840:	e001      	b.n	8002846 <GPIO_ReadInputDataBit+0x26>
E:\amistom1-master\amistom1-master\Amistom\Debug/../lib/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_gpio.c:313
  }
  else
  {
    bitstatus = (uint8_t)Bit_RESET;
 8002842:	2300      	movs	r3, #0
 8002844:	73fb      	strb	r3, [r7, #15]
E:\amistom1-master\amistom1-master\Amistom\Debug/../lib/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_gpio.c:315
  }
  return bitstatus;
 8002846:	7bfb      	ldrb	r3, [r7, #15]
E:\amistom1-master\amistom1-master\Amistom\Debug/../lib/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_gpio.c:316
}
 8002848:	4618      	mov	r0, r3
 800284a:	3714      	adds	r7, #20
 800284c:	46bd      	mov	sp, r7
 800284e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002852:	4770      	bx	lr

08002854 <GPIO_ReadOutputData>:
GPIO_ReadOutputData():
E:\amistom1-master\amistom1-master\Amistom\Debug/../lib/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_gpio.c:363
  * @brief  Reads the specified GPIO output data port.
  * @param  GPIOx: where x can be (A..I) to select the GPIO peripheral.
  * @retval GPIO output data port value.
  */
uint16_t GPIO_ReadOutputData(GPIO_TypeDef* GPIOx)
{
 8002854:	b480      	push	{r7}
 8002856:	b083      	sub	sp, #12
 8002858:	af00      	add	r7, sp, #0
 800285a:	6078      	str	r0, [r7, #4]
E:\amistom1-master\amistom1-master\Amistom\Debug/../lib/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_gpio.c:367
  /* Check the parameters */
  assert_param(IS_GPIO_ALL_PERIPH(GPIOx));

  return ((uint16_t)GPIOx->ODR);
 800285c:	687b      	ldr	r3, [r7, #4]
 800285e:	695b      	ldr	r3, [r3, #20]
 8002860:	b29b      	uxth	r3, r3
E:\amistom1-master\amistom1-master\Amistom\Debug/../lib/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_gpio.c:368
}
 8002862:	4618      	mov	r0, r3
 8002864:	370c      	adds	r7, #12
 8002866:	46bd      	mov	sp, r7
 8002868:	f85d 7b04 	ldr.w	r7, [sp], #4
 800286c:	4770      	bx	lr
 800286e:	bf00      	nop

08002870 <GPIO_SetBits>:
GPIO_SetBits():
E:\amistom1-master\amistom1-master\Amistom\Debug/../lib/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_gpio.c:381
  * @param  GPIO_Pin: specifies the port bits to be written.
  *          This parameter can be any combination of GPIO_Pin_x where x can be (0..15).
  * @retval None
  */
void GPIO_SetBits(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 8002870:	b480      	push	{r7}
 8002872:	b083      	sub	sp, #12
 8002874:	af00      	add	r7, sp, #0
 8002876:	6078      	str	r0, [r7, #4]
 8002878:	460b      	mov	r3, r1
 800287a:	807b      	strh	r3, [r7, #2]
E:\amistom1-master\amistom1-master\Amistom\Debug/../lib/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_gpio.c:386
  /* Check the parameters */
  assert_param(IS_GPIO_ALL_PERIPH(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  GPIOx->BSRRL = GPIO_Pin;
 800287c:	687b      	ldr	r3, [r7, #4]
 800287e:	887a      	ldrh	r2, [r7, #2]
 8002880:	831a      	strh	r2, [r3, #24]
E:\amistom1-master\amistom1-master\Amistom\Debug/../lib/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_gpio.c:387
}
 8002882:	370c      	adds	r7, #12
 8002884:	46bd      	mov	sp, r7
 8002886:	f85d 7b04 	ldr.w	r7, [sp], #4
 800288a:	4770      	bx	lr

0800288c <GPIO_ResetBits>:
GPIO_ResetBits():
E:\amistom1-master\amistom1-master\Amistom\Debug/../lib/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_gpio.c:400
  * @param  GPIO_Pin: specifies the port bits to be written.
  *          This parameter can be any combination of GPIO_Pin_x where x can be (0..15).
  * @retval None
  */
void GPIO_ResetBits(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 800288c:	b480      	push	{r7}
 800288e:	b083      	sub	sp, #12
 8002890:	af00      	add	r7, sp, #0
 8002892:	6078      	str	r0, [r7, #4]
 8002894:	460b      	mov	r3, r1
 8002896:	807b      	strh	r3, [r7, #2]
E:\amistom1-master\amistom1-master\Amistom\Debug/../lib/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_gpio.c:405
  /* Check the parameters */
  assert_param(IS_GPIO_ALL_PERIPH(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  GPIOx->BSRRH = GPIO_Pin;
 8002898:	687b      	ldr	r3, [r7, #4]
 800289a:	887a      	ldrh	r2, [r7, #2]
 800289c:	835a      	strh	r2, [r3, #26]
E:\amistom1-master\amistom1-master\Amistom\Debug/../lib/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_gpio.c:406
}
 800289e:	370c      	adds	r7, #12
 80028a0:	46bd      	mov	sp, r7
 80028a2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80028a6:	4770      	bx	lr

080028a8 <GPIO_Write>:
GPIO_Write():
E:\amistom1-master\amistom1-master\Amistom\Debug/../lib/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_gpio.c:443
  * @param  GPIOx: where x can be (A..I) to select the GPIO peripheral.
  * @param  PortVal: specifies the value to be written to the port output data register.
  * @retval None
  */
void GPIO_Write(GPIO_TypeDef* GPIOx, uint16_t PortVal)
{
 80028a8:	b480      	push	{r7}
 80028aa:	b083      	sub	sp, #12
 80028ac:	af00      	add	r7, sp, #0
 80028ae:	6078      	str	r0, [r7, #4]
 80028b0:	460b      	mov	r3, r1
 80028b2:	807b      	strh	r3, [r7, #2]
E:\amistom1-master\amistom1-master\Amistom\Debug/../lib/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_gpio.c:447
  /* Check the parameters */
  assert_param(IS_GPIO_ALL_PERIPH(GPIOx));

  GPIOx->ODR = PortVal;
 80028b4:	887a      	ldrh	r2, [r7, #2]
 80028b6:	687b      	ldr	r3, [r7, #4]
 80028b8:	615a      	str	r2, [r3, #20]
E:\amistom1-master\amistom1-master\Amistom\Debug/../lib/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_gpio.c:448
}
 80028ba:	370c      	adds	r7, #12
 80028bc:	46bd      	mov	sp, r7
 80028be:	f85d 7b04 	ldr.w	r7, [sp], #4
 80028c2:	4770      	bx	lr

080028c4 <GPIO_PinAFConfig>:
GPIO_PinAFConfig():
E:\amistom1-master\amistom1-master\Amistom\Debug/../lib/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_gpio.c:530
  *            @arg GPIO_AF_DCMI: Connect DCMI pins to AF13
  *            @arg GPIO_AF_EVENTOUT: Connect EVENTOUT pins to AF15
  * @retval None
  */
void GPIO_PinAFConfig(GPIO_TypeDef* GPIOx, uint16_t GPIO_PinSource, uint8_t GPIO_AF)
{
 80028c4:	b480      	push	{r7}
 80028c6:	b085      	sub	sp, #20
 80028c8:	af00      	add	r7, sp, #0
 80028ca:	6078      	str	r0, [r7, #4]
 80028cc:	460b      	mov	r3, r1
 80028ce:	807b      	strh	r3, [r7, #2]
 80028d0:	4613      	mov	r3, r2
 80028d2:	707b      	strb	r3, [r7, #1]
E:\amistom1-master\amistom1-master\Amistom\Debug/../lib/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_gpio.c:531
  uint32_t temp = 0x00;
 80028d4:	2300      	movs	r3, #0
 80028d6:	60fb      	str	r3, [r7, #12]
E:\amistom1-master\amistom1-master\Amistom\Debug/../lib/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_gpio.c:532
  uint32_t temp_2 = 0x00;
 80028d8:	2300      	movs	r3, #0
 80028da:	60bb      	str	r3, [r7, #8]
E:\amistom1-master\amistom1-master\Amistom\Debug/../lib/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_gpio.c:539
  /* Check the parameters */
  assert_param(IS_GPIO_ALL_PERIPH(GPIOx));
  assert_param(IS_GPIO_PIN_SOURCE(GPIO_PinSource));
  assert_param(IS_GPIO_AF(GPIO_AF));
  
  temp = ((uint32_t)(GPIO_AF) << ((uint32_t)((uint32_t)GPIO_PinSource & (uint32_t)0x07) * 4)) ;
 80028dc:	787b      	ldrb	r3, [r7, #1]
 80028de:	887a      	ldrh	r2, [r7, #2]
 80028e0:	f002 0207 	and.w	r2, r2, #7
 80028e4:	0092      	lsls	r2, r2, #2
 80028e6:	4093      	lsls	r3, r2
 80028e8:	60fb      	str	r3, [r7, #12]
E:\amistom1-master\amistom1-master\Amistom\Debug/../lib/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_gpio.c:540
  GPIOx->AFR[GPIO_PinSource >> 0x03] &= ~((uint32_t)0xF << ((uint32_t)((uint32_t)GPIO_PinSource & (uint32_t)0x07) * 4)) ;
 80028ea:	887b      	ldrh	r3, [r7, #2]
 80028ec:	08db      	lsrs	r3, r3, #3
 80028ee:	b29b      	uxth	r3, r3
 80028f0:	4618      	mov	r0, r3
 80028f2:	887b      	ldrh	r3, [r7, #2]
 80028f4:	08db      	lsrs	r3, r3, #3
 80028f6:	b29b      	uxth	r3, r3
 80028f8:	461a      	mov	r2, r3
 80028fa:	687b      	ldr	r3, [r7, #4]
 80028fc:	3208      	adds	r2, #8
 80028fe:	f853 2022 	ldr.w	r2, [r3, r2, lsl #2]
 8002902:	887b      	ldrh	r3, [r7, #2]
 8002904:	f003 0307 	and.w	r3, r3, #7
 8002908:	009b      	lsls	r3, r3, #2
 800290a:	4619      	mov	r1, r3
 800290c:	230f      	movs	r3, #15
 800290e:	408b      	lsls	r3, r1
 8002910:	43db      	mvns	r3, r3
 8002912:	ea02 0103 	and.w	r1, r2, r3
 8002916:	687b      	ldr	r3, [r7, #4]
 8002918:	f100 0208 	add.w	r2, r0, #8
 800291c:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
E:\amistom1-master\amistom1-master\Amistom\Debug/../lib/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_gpio.c:541
  temp_2 = GPIOx->AFR[GPIO_PinSource >> 0x03] | temp;
 8002920:	887b      	ldrh	r3, [r7, #2]
 8002922:	08db      	lsrs	r3, r3, #3
 8002924:	b29b      	uxth	r3, r3
 8002926:	461a      	mov	r2, r3
 8002928:	687b      	ldr	r3, [r7, #4]
 800292a:	3208      	adds	r2, #8
 800292c:	f853 2022 	ldr.w	r2, [r3, r2, lsl #2]
 8002930:	68fb      	ldr	r3, [r7, #12]
 8002932:	4313      	orrs	r3, r2
 8002934:	60bb      	str	r3, [r7, #8]
E:\amistom1-master\amistom1-master\Amistom\Debug/../lib/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_gpio.c:542
  GPIOx->AFR[GPIO_PinSource >> 0x03] = temp_2;
 8002936:	887b      	ldrh	r3, [r7, #2]
 8002938:	08db      	lsrs	r3, r3, #3
 800293a:	b29b      	uxth	r3, r3
 800293c:	461a      	mov	r2, r3
 800293e:	687b      	ldr	r3, [r7, #4]
 8002940:	3208      	adds	r2, #8
 8002942:	68b9      	ldr	r1, [r7, #8]
 8002944:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
E:\amistom1-master\amistom1-master\Amistom\Debug/../lib/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_gpio.c:543
}
 8002948:	3714      	adds	r7, #20
 800294a:	46bd      	mov	sp, r7
 800294c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002950:	4770      	bx	lr
 8002952:	bf00      	nop

08002954 <RCC_GetClocksFreq>:
RCC_GetClocksFreq():
E:\amistom1-master\amistom1-master\Amistom\Debug/../lib/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c:856
  *         configuration based on this function will be incorrect.
  *    
  * @retval None
  */
void RCC_GetClocksFreq(RCC_ClocksTypeDef* RCC_Clocks)
{
 8002954:	b480      	push	{r7}
 8002956:	b089      	sub	sp, #36	; 0x24
 8002958:	af00      	add	r7, sp, #0
 800295a:	6078      	str	r0, [r7, #4]
E:\amistom1-master\amistom1-master\Amistom\Debug/../lib/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c:857
  uint32_t tmp = 0, presc = 0, pllvco = 0, pllp = 2, pllsource = 0, pllm = 2;
 800295c:	2300      	movs	r3, #0
 800295e:	61bb      	str	r3, [r7, #24]
 8002960:	2300      	movs	r3, #0
 8002962:	617b      	str	r3, [r7, #20]
 8002964:	2300      	movs	r3, #0
 8002966:	61fb      	str	r3, [r7, #28]
 8002968:	2302      	movs	r3, #2
 800296a:	613b      	str	r3, [r7, #16]
 800296c:	2300      	movs	r3, #0
 800296e:	60fb      	str	r3, [r7, #12]
 8002970:	2302      	movs	r3, #2
 8002972:	60bb      	str	r3, [r7, #8]
E:\amistom1-master\amistom1-master\Amistom\Debug/../lib/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c:860

  /* Get SYSCLK source -------------------------------------------------------*/
  tmp = RCC->CFGR & RCC_CFGR_SWS;
 8002974:	4b48      	ldr	r3, [pc, #288]	; (8002a98 <RCC_GetClocksFreq+0x144>)
 8002976:	689b      	ldr	r3, [r3, #8]
 8002978:	f003 030c 	and.w	r3, r3, #12
 800297c:	61bb      	str	r3, [r7, #24]
E:\amistom1-master\amistom1-master\Amistom\Debug/../lib/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c:862

  switch (tmp)
 800297e:	69bb      	ldr	r3, [r7, #24]
 8002980:	2b04      	cmp	r3, #4
 8002982:	d007      	beq.n	8002994 <RCC_GetClocksFreq+0x40>
 8002984:	2b08      	cmp	r3, #8
 8002986:	d009      	beq.n	800299c <RCC_GetClocksFreq+0x48>
 8002988:	2b00      	cmp	r3, #0
 800298a:	d13f      	bne.n	8002a0c <RCC_GetClocksFreq+0xb8>
E:\amistom1-master\amistom1-master\Amistom\Debug/../lib/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c:865
  {
    case 0x00:  /* HSI used as system clock source */
      RCC_Clocks->SYSCLK_Frequency = HSI_VALUE;
 800298c:	687b      	ldr	r3, [r7, #4]
 800298e:	4a43      	ldr	r2, [pc, #268]	; (8002a9c <RCC_GetClocksFreq+0x148>)
 8002990:	601a      	str	r2, [r3, #0]
E:\amistom1-master\amistom1-master\Amistom\Debug/../lib/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c:866
      break;
 8002992:	e03f      	b.n	8002a14 <RCC_GetClocksFreq+0xc0>
E:\amistom1-master\amistom1-master\Amistom\Debug/../lib/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c:868
    case 0x04:  /* HSE used as system clock  source */
      RCC_Clocks->SYSCLK_Frequency = HSE_VALUE;
 8002994:	687b      	ldr	r3, [r7, #4]
 8002996:	4a42      	ldr	r2, [pc, #264]	; (8002aa0 <RCC_GetClocksFreq+0x14c>)
 8002998:	601a      	str	r2, [r3, #0]
E:\amistom1-master\amistom1-master\Amistom\Debug/../lib/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c:869
      break;
 800299a:	e03b      	b.n	8002a14 <RCC_GetClocksFreq+0xc0>
E:\amistom1-master\amistom1-master\Amistom\Debug/../lib/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c:875
    case 0x08:  /* PLL used as system clock  source */

      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
         SYSCLK = PLL_VCO / PLLP
         */    
      pllsource = (RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) >> 22;
 800299c:	4b3e      	ldr	r3, [pc, #248]	; (8002a98 <RCC_GetClocksFreq+0x144>)
 800299e:	685b      	ldr	r3, [r3, #4]
 80029a0:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 80029a4:	0d9b      	lsrs	r3, r3, #22
 80029a6:	60fb      	str	r3, [r7, #12]
E:\amistom1-master\amistom1-master\Amistom\Debug/../lib/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c:876
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 80029a8:	4b3b      	ldr	r3, [pc, #236]	; (8002a98 <RCC_GetClocksFreq+0x144>)
 80029aa:	685b      	ldr	r3, [r3, #4]
 80029ac:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 80029b0:	60bb      	str	r3, [r7, #8]
E:\amistom1-master\amistom1-master\Amistom\Debug/../lib/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c:878
      
      if (pllsource != 0)
 80029b2:	68fb      	ldr	r3, [r7, #12]
 80029b4:	2b00      	cmp	r3, #0
 80029b6:	d00d      	beq.n	80029d4 <RCC_GetClocksFreq+0x80>
E:\amistom1-master\amistom1-master\Amistom\Debug/../lib/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c:881
      {
        /* HSE used as PLL clock source */
        pllvco = (HSE_VALUE / pllm) * ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> 6);
 80029b8:	4a39      	ldr	r2, [pc, #228]	; (8002aa0 <RCC_GetClocksFreq+0x14c>)
 80029ba:	68bb      	ldr	r3, [r7, #8]
 80029bc:	fbb2 f2f3 	udiv	r2, r2, r3
 80029c0:	4b35      	ldr	r3, [pc, #212]	; (8002a98 <RCC_GetClocksFreq+0x144>)
 80029c2:	6859      	ldr	r1, [r3, #4]
 80029c4:	f647 73c0 	movw	r3, #32704	; 0x7fc0
 80029c8:	400b      	ands	r3, r1
 80029ca:	099b      	lsrs	r3, r3, #6
 80029cc:	fb03 f302 	mul.w	r3, r3, r2
 80029d0:	61fb      	str	r3, [r7, #28]
 80029d2:	e00c      	b.n	80029ee <RCC_GetClocksFreq+0x9a>
E:\amistom1-master\amistom1-master\Amistom\Debug/../lib/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c:886
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (HSI_VALUE / pllm) * ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> 6);      
 80029d4:	4a31      	ldr	r2, [pc, #196]	; (8002a9c <RCC_GetClocksFreq+0x148>)
 80029d6:	68bb      	ldr	r3, [r7, #8]
 80029d8:	fbb2 f2f3 	udiv	r2, r2, r3
 80029dc:	4b2e      	ldr	r3, [pc, #184]	; (8002a98 <RCC_GetClocksFreq+0x144>)
 80029de:	6859      	ldr	r1, [r3, #4]
 80029e0:	f647 73c0 	movw	r3, #32704	; 0x7fc0
 80029e4:	400b      	ands	r3, r1
 80029e6:	099b      	lsrs	r3, r3, #6
 80029e8:	fb03 f302 	mul.w	r3, r3, r2
 80029ec:	61fb      	str	r3, [r7, #28]
E:\amistom1-master\amistom1-master\Amistom\Debug/../lib/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c:889
      }

      pllp = (((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >>16) + 1 ) *2;
 80029ee:	4b2a      	ldr	r3, [pc, #168]	; (8002a98 <RCC_GetClocksFreq+0x144>)
 80029f0:	685b      	ldr	r3, [r3, #4]
 80029f2:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 80029f6:	0c1b      	lsrs	r3, r3, #16
 80029f8:	3301      	adds	r3, #1
 80029fa:	005b      	lsls	r3, r3, #1
 80029fc:	613b      	str	r3, [r7, #16]
E:\amistom1-master\amistom1-master\Amistom\Debug/../lib/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c:890
      RCC_Clocks->SYSCLK_Frequency = pllvco/pllp;
 80029fe:	69fa      	ldr	r2, [r7, #28]
 8002a00:	693b      	ldr	r3, [r7, #16]
 8002a02:	fbb2 f2f3 	udiv	r2, r2, r3
 8002a06:	687b      	ldr	r3, [r7, #4]
 8002a08:	601a      	str	r2, [r3, #0]
E:\amistom1-master\amistom1-master\Amistom\Debug/../lib/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c:891
      break;
 8002a0a:	e003      	b.n	8002a14 <RCC_GetClocksFreq+0xc0>
E:\amistom1-master\amistom1-master\Amistom\Debug/../lib/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c:893
    default:
      RCC_Clocks->SYSCLK_Frequency = HSI_VALUE;
 8002a0c:	687b      	ldr	r3, [r7, #4]
 8002a0e:	4a23      	ldr	r2, [pc, #140]	; (8002a9c <RCC_GetClocksFreq+0x148>)
 8002a10:	601a      	str	r2, [r3, #0]
E:\amistom1-master\amistom1-master\Amistom\Debug/../lib/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c:894
      break;
 8002a12:	bf00      	nop
E:\amistom1-master\amistom1-master\Amistom\Debug/../lib/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c:899
  }
  /* Compute HCLK, PCLK1 and PCLK2 clocks frequencies ------------------------*/

  /* Get HCLK prescaler */
  tmp = RCC->CFGR & RCC_CFGR_HPRE;
 8002a14:	4b20      	ldr	r3, [pc, #128]	; (8002a98 <RCC_GetClocksFreq+0x144>)
 8002a16:	689b      	ldr	r3, [r3, #8]
 8002a18:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8002a1c:	61bb      	str	r3, [r7, #24]
E:\amistom1-master\amistom1-master\Amistom\Debug/../lib/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c:900
  tmp = tmp >> 4;
 8002a1e:	69bb      	ldr	r3, [r7, #24]
 8002a20:	091b      	lsrs	r3, r3, #4
 8002a22:	61bb      	str	r3, [r7, #24]
E:\amistom1-master\amistom1-master\Amistom\Debug/../lib/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c:901
  presc = APBAHBPrescTable[tmp];
 8002a24:	4a1f      	ldr	r2, [pc, #124]	; (8002aa4 <RCC_GetClocksFreq+0x150>)
 8002a26:	69bb      	ldr	r3, [r7, #24]
 8002a28:	4413      	add	r3, r2
 8002a2a:	781b      	ldrb	r3, [r3, #0]
 8002a2c:	b2db      	uxtb	r3, r3
 8002a2e:	617b      	str	r3, [r7, #20]
E:\amistom1-master\amistom1-master\Amistom\Debug/../lib/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c:903
  /* HCLK clock frequency */
  RCC_Clocks->HCLK_Frequency = RCC_Clocks->SYSCLK_Frequency >> presc;
 8002a30:	687b      	ldr	r3, [r7, #4]
 8002a32:	681a      	ldr	r2, [r3, #0]
 8002a34:	697b      	ldr	r3, [r7, #20]
 8002a36:	40da      	lsrs	r2, r3
 8002a38:	687b      	ldr	r3, [r7, #4]
 8002a3a:	605a      	str	r2, [r3, #4]
E:\amistom1-master\amistom1-master\Amistom\Debug/../lib/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c:906

  /* Get PCLK1 prescaler */
  tmp = RCC->CFGR & RCC_CFGR_PPRE1;
 8002a3c:	4b16      	ldr	r3, [pc, #88]	; (8002a98 <RCC_GetClocksFreq+0x144>)
 8002a3e:	689b      	ldr	r3, [r3, #8]
 8002a40:	f403 53e0 	and.w	r3, r3, #7168	; 0x1c00
 8002a44:	61bb      	str	r3, [r7, #24]
E:\amistom1-master\amistom1-master\Amistom\Debug/../lib/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c:907
  tmp = tmp >> 10;
 8002a46:	69bb      	ldr	r3, [r7, #24]
 8002a48:	0a9b      	lsrs	r3, r3, #10
 8002a4a:	61bb      	str	r3, [r7, #24]
E:\amistom1-master\amistom1-master\Amistom\Debug/../lib/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c:908
  presc = APBAHBPrescTable[tmp];
 8002a4c:	4a15      	ldr	r2, [pc, #84]	; (8002aa4 <RCC_GetClocksFreq+0x150>)
 8002a4e:	69bb      	ldr	r3, [r7, #24]
 8002a50:	4413      	add	r3, r2
 8002a52:	781b      	ldrb	r3, [r3, #0]
 8002a54:	b2db      	uxtb	r3, r3
 8002a56:	617b      	str	r3, [r7, #20]
E:\amistom1-master\amistom1-master\Amistom\Debug/../lib/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c:910
  /* PCLK1 clock frequency */
  RCC_Clocks->PCLK1_Frequency = RCC_Clocks->HCLK_Frequency >> presc;
 8002a58:	687b      	ldr	r3, [r7, #4]
 8002a5a:	685a      	ldr	r2, [r3, #4]
 8002a5c:	697b      	ldr	r3, [r7, #20]
 8002a5e:	40da      	lsrs	r2, r3
 8002a60:	687b      	ldr	r3, [r7, #4]
 8002a62:	609a      	str	r2, [r3, #8]
E:\amistom1-master\amistom1-master\Amistom\Debug/../lib/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c:913

  /* Get PCLK2 prescaler */
  tmp = RCC->CFGR & RCC_CFGR_PPRE2;
 8002a64:	4b0c      	ldr	r3, [pc, #48]	; (8002a98 <RCC_GetClocksFreq+0x144>)
 8002a66:	689b      	ldr	r3, [r3, #8]
 8002a68:	f403 4360 	and.w	r3, r3, #57344	; 0xe000
 8002a6c:	61bb      	str	r3, [r7, #24]
E:\amistom1-master\amistom1-master\Amistom\Debug/../lib/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c:914
  tmp = tmp >> 13;
 8002a6e:	69bb      	ldr	r3, [r7, #24]
 8002a70:	0b5b      	lsrs	r3, r3, #13
 8002a72:	61bb      	str	r3, [r7, #24]
E:\amistom1-master\amistom1-master\Amistom\Debug/../lib/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c:915
  presc = APBAHBPrescTable[tmp];
 8002a74:	4a0b      	ldr	r2, [pc, #44]	; (8002aa4 <RCC_GetClocksFreq+0x150>)
 8002a76:	69bb      	ldr	r3, [r7, #24]
 8002a78:	4413      	add	r3, r2
 8002a7a:	781b      	ldrb	r3, [r3, #0]
 8002a7c:	b2db      	uxtb	r3, r3
 8002a7e:	617b      	str	r3, [r7, #20]
E:\amistom1-master\amistom1-master\Amistom\Debug/../lib/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c:917
  /* PCLK2 clock frequency */
  RCC_Clocks->PCLK2_Frequency = RCC_Clocks->HCLK_Frequency >> presc;
 8002a80:	687b      	ldr	r3, [r7, #4]
 8002a82:	685a      	ldr	r2, [r3, #4]
 8002a84:	697b      	ldr	r3, [r7, #20]
 8002a86:	40da      	lsrs	r2, r3
 8002a88:	687b      	ldr	r3, [r7, #4]
 8002a8a:	60da      	str	r2, [r3, #12]
E:\amistom1-master\amistom1-master\Amistom\Debug/../lib/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c:918
}
 8002a8c:	3724      	adds	r7, #36	; 0x24
 8002a8e:	46bd      	mov	sp, r7
 8002a90:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002a94:	4770      	bx	lr
 8002a96:	bf00      	nop
 8002a98:	40023800 	.word	0x40023800
 8002a9c:	00f42400 	.word	0x00f42400
 8002aa0:	007a1200 	.word	0x007a1200
 8002aa4:	20000110 	.word	0x20000110

08002aa8 <RCC_AHB1PeriphClockCmd>:
RCC_AHB1PeriphClockCmd():
E:\amistom1-master\amistom1-master\Amistom\Debug/../lib/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c:1086
  * @param  NewState: new state of the specified peripheral clock.
  *          This parameter can be: ENABLE or DISABLE.
  * @retval None
  */
void RCC_AHB1PeriphClockCmd(uint32_t RCC_AHB1Periph, FunctionalState NewState)
{
 8002aa8:	b480      	push	{r7}
 8002aaa:	b083      	sub	sp, #12
 8002aac:	af00      	add	r7, sp, #0
 8002aae:	6078      	str	r0, [r7, #4]
 8002ab0:	460b      	mov	r3, r1
 8002ab2:	70fb      	strb	r3, [r7, #3]
E:\amistom1-master\amistom1-master\Amistom\Debug/../lib/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c:1091
  /* Check the parameters */
  assert_param(IS_RCC_AHB1_CLOCK_PERIPH(RCC_AHB1Periph));

  assert_param(IS_FUNCTIONAL_STATE(NewState));
  if (NewState != DISABLE)
 8002ab4:	78fb      	ldrb	r3, [r7, #3]
 8002ab6:	2b00      	cmp	r3, #0
 8002ab8:	d006      	beq.n	8002ac8 <RCC_AHB1PeriphClockCmd+0x20>
E:\amistom1-master\amistom1-master\Amistom\Debug/../lib/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c:1093
  {
    RCC->AHB1ENR |= RCC_AHB1Periph;
 8002aba:	4909      	ldr	r1, [pc, #36]	; (8002ae0 <RCC_AHB1PeriphClockCmd+0x38>)
 8002abc:	4b08      	ldr	r3, [pc, #32]	; (8002ae0 <RCC_AHB1PeriphClockCmd+0x38>)
 8002abe:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8002ac0:	687b      	ldr	r3, [r7, #4]
 8002ac2:	4313      	orrs	r3, r2
 8002ac4:	630b      	str	r3, [r1, #48]	; 0x30
 8002ac6:	e006      	b.n	8002ad6 <RCC_AHB1PeriphClockCmd+0x2e>
E:\amistom1-master\amistom1-master\Amistom\Debug/../lib/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c:1097
  }
  else
  {
    RCC->AHB1ENR &= ~RCC_AHB1Periph;
 8002ac8:	4905      	ldr	r1, [pc, #20]	; (8002ae0 <RCC_AHB1PeriphClockCmd+0x38>)
 8002aca:	4b05      	ldr	r3, [pc, #20]	; (8002ae0 <RCC_AHB1PeriphClockCmd+0x38>)
 8002acc:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8002ace:	687b      	ldr	r3, [r7, #4]
 8002ad0:	43db      	mvns	r3, r3
 8002ad2:	4013      	ands	r3, r2
 8002ad4:	630b      	str	r3, [r1, #48]	; 0x30
E:\amistom1-master\amistom1-master\Amistom\Debug/../lib/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c:1099
  }
}
 8002ad6:	370c      	adds	r7, #12
 8002ad8:	46bd      	mov	sp, r7
 8002ada:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002ade:	4770      	bx	lr
 8002ae0:	40023800 	.word	0x40023800

08002ae4 <RCC_APB1PeriphClockCmd>:
RCC_APB1PeriphClockCmd():
E:\amistom1-master\amistom1-master\Amistom\Debug/../lib/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c:1195
  * @param  NewState: new state of the specified peripheral clock.
  *          This parameter can be: ENABLE or DISABLE.
  * @retval None
  */
void RCC_APB1PeriphClockCmd(uint32_t RCC_APB1Periph, FunctionalState NewState)
{
 8002ae4:	b480      	push	{r7}
 8002ae6:	b083      	sub	sp, #12
 8002ae8:	af00      	add	r7, sp, #0
 8002aea:	6078      	str	r0, [r7, #4]
 8002aec:	460b      	mov	r3, r1
 8002aee:	70fb      	strb	r3, [r7, #3]
E:\amistom1-master\amistom1-master\Amistom\Debug/../lib/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c:1200
  /* Check the parameters */
  assert_param(IS_RCC_APB1_PERIPH(RCC_APB1Periph));  
  assert_param(IS_FUNCTIONAL_STATE(NewState));

  if (NewState != DISABLE)
 8002af0:	78fb      	ldrb	r3, [r7, #3]
 8002af2:	2b00      	cmp	r3, #0
 8002af4:	d006      	beq.n	8002b04 <RCC_APB1PeriphClockCmd+0x20>
E:\amistom1-master\amistom1-master\Amistom\Debug/../lib/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c:1202
  {
    RCC->APB1ENR |= RCC_APB1Periph;
 8002af6:	4909      	ldr	r1, [pc, #36]	; (8002b1c <RCC_APB1PeriphClockCmd+0x38>)
 8002af8:	4b08      	ldr	r3, [pc, #32]	; (8002b1c <RCC_APB1PeriphClockCmd+0x38>)
 8002afa:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8002afc:	687b      	ldr	r3, [r7, #4]
 8002afe:	4313      	orrs	r3, r2
 8002b00:	640b      	str	r3, [r1, #64]	; 0x40
 8002b02:	e006      	b.n	8002b12 <RCC_APB1PeriphClockCmd+0x2e>
E:\amistom1-master\amistom1-master\Amistom\Debug/../lib/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c:1206
  }
  else
  {
    RCC->APB1ENR &= ~RCC_APB1Periph;
 8002b04:	4905      	ldr	r1, [pc, #20]	; (8002b1c <RCC_APB1PeriphClockCmd+0x38>)
 8002b06:	4b05      	ldr	r3, [pc, #20]	; (8002b1c <RCC_APB1PeriphClockCmd+0x38>)
 8002b08:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8002b0a:	687b      	ldr	r3, [r7, #4]
 8002b0c:	43db      	mvns	r3, r3
 8002b0e:	4013      	ands	r3, r2
 8002b10:	640b      	str	r3, [r1, #64]	; 0x40
E:\amistom1-master\amistom1-master\Amistom\Debug/../lib/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c:1208
  }
}
 8002b12:	370c      	adds	r7, #12
 8002b14:	46bd      	mov	sp, r7
 8002b16:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002b1a:	4770      	bx	lr
 8002b1c:	40023800 	.word	0x40023800

08002b20 <RCC_APB2PeriphClockCmd>:
RCC_APB2PeriphClockCmd():
E:\amistom1-master\amistom1-master\Amistom\Debug/../lib/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c:1235
  * @param  NewState: new state of the specified peripheral clock.
  *          This parameter can be: ENABLE or DISABLE.
  * @retval None
  */
void RCC_APB2PeriphClockCmd(uint32_t RCC_APB2Periph, FunctionalState NewState)
{
 8002b20:	b480      	push	{r7}
 8002b22:	b083      	sub	sp, #12
 8002b24:	af00      	add	r7, sp, #0
 8002b26:	6078      	str	r0, [r7, #4]
 8002b28:	460b      	mov	r3, r1
 8002b2a:	70fb      	strb	r3, [r7, #3]
E:\amistom1-master\amistom1-master\Amistom\Debug/../lib/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c:1240
  /* Check the parameters */
  assert_param(IS_RCC_APB2_PERIPH(RCC_APB2Periph));
  assert_param(IS_FUNCTIONAL_STATE(NewState));

  if (NewState != DISABLE)
 8002b2c:	78fb      	ldrb	r3, [r7, #3]
 8002b2e:	2b00      	cmp	r3, #0
 8002b30:	d006      	beq.n	8002b40 <RCC_APB2PeriphClockCmd+0x20>
E:\amistom1-master\amistom1-master\Amistom\Debug/../lib/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c:1242
  {
    RCC->APB2ENR |= RCC_APB2Periph;
 8002b32:	4909      	ldr	r1, [pc, #36]	; (8002b58 <RCC_APB2PeriphClockCmd+0x38>)
 8002b34:	4b08      	ldr	r3, [pc, #32]	; (8002b58 <RCC_APB2PeriphClockCmd+0x38>)
 8002b36:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8002b38:	687b      	ldr	r3, [r7, #4]
 8002b3a:	4313      	orrs	r3, r2
 8002b3c:	644b      	str	r3, [r1, #68]	; 0x44
 8002b3e:	e006      	b.n	8002b4e <RCC_APB2PeriphClockCmd+0x2e>
E:\amistom1-master\amistom1-master\Amistom\Debug/../lib/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c:1246
  }
  else
  {
    RCC->APB2ENR &= ~RCC_APB2Periph;
 8002b40:	4905      	ldr	r1, [pc, #20]	; (8002b58 <RCC_APB2PeriphClockCmd+0x38>)
 8002b42:	4b05      	ldr	r3, [pc, #20]	; (8002b58 <RCC_APB2PeriphClockCmd+0x38>)
 8002b44:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8002b46:	687b      	ldr	r3, [r7, #4]
 8002b48:	43db      	mvns	r3, r3
 8002b4a:	4013      	ands	r3, r2
 8002b4c:	644b      	str	r3, [r1, #68]	; 0x44
E:\amistom1-master\amistom1-master\Amistom\Debug/../lib/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c:1248
  }
}
 8002b4e:	370c      	adds	r7, #12
 8002b50:	46bd      	mov	sp, r7
 8002b52:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002b56:	4770      	bx	lr
 8002b58:	40023800 	.word	0x40023800

08002b5c <TIM_TimeBaseInit>:
TIM_TimeBaseInit():
E:\amistom1-master\amistom1-master\Amistom\Debug/../lib/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c:283
  * @param  TIM_TimeBaseInitStruct: pointer to a TIM_TimeBaseInitTypeDef structure
  *         that contains the configuration information for the specified TIM peripheral.
  * @retval None
  */
void TIM_TimeBaseInit(TIM_TypeDef* TIMx, TIM_TimeBaseInitTypeDef* TIM_TimeBaseInitStruct)
{
 8002b5c:	b480      	push	{r7}
 8002b5e:	b085      	sub	sp, #20
 8002b60:	af00      	add	r7, sp, #0
 8002b62:	6078      	str	r0, [r7, #4]
 8002b64:	6039      	str	r1, [r7, #0]
E:\amistom1-master\amistom1-master\Amistom\Debug/../lib/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c:284
  uint16_t tmpcr1 = 0;
 8002b66:	2300      	movs	r3, #0
 8002b68:	81fb      	strh	r3, [r7, #14]
E:\amistom1-master\amistom1-master\Amistom\Debug/../lib/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c:291
  /* Check the parameters */
  assert_param(IS_TIM_ALL_PERIPH(TIMx)); 
  assert_param(IS_TIM_COUNTER_MODE(TIM_TimeBaseInitStruct->TIM_CounterMode));
  assert_param(IS_TIM_CKD_DIV(TIM_TimeBaseInitStruct->TIM_ClockDivision));

  tmpcr1 = TIMx->CR1;  
 8002b6a:	687b      	ldr	r3, [r7, #4]
 8002b6c:	881b      	ldrh	r3, [r3, #0]
 8002b6e:	81fb      	strh	r3, [r7, #14]
E:\amistom1-master\amistom1-master\Amistom\Debug/../lib/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c:293

  if((TIMx == TIM1) || (TIMx == TIM8)||
 8002b70:	687b      	ldr	r3, [r7, #4]
 8002b72:	4a28      	ldr	r2, [pc, #160]	; (8002c14 <TIM_TimeBaseInit+0xb8>)
 8002b74:	4293      	cmp	r3, r2
 8002b76:	d013      	beq.n	8002ba0 <TIM_TimeBaseInit+0x44>
E:\amistom1-master\amistom1-master\Amistom\Debug/../lib/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c:293 (discriminator 1)
 8002b78:	687b      	ldr	r3, [r7, #4]
 8002b7a:	4a27      	ldr	r2, [pc, #156]	; (8002c18 <TIM_TimeBaseInit+0xbc>)
 8002b7c:	4293      	cmp	r3, r2
 8002b7e:	d00f      	beq.n	8002ba0 <TIM_TimeBaseInit+0x44>
E:\amistom1-master\amistom1-master\Amistom\Debug/../lib/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c:293 (discriminator 2)
 8002b80:	687b      	ldr	r3, [r7, #4]
 8002b82:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8002b86:	d00b      	beq.n	8002ba0 <TIM_TimeBaseInit+0x44>
E:\amistom1-master\amistom1-master\Amistom\Debug/../lib/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c:294
     (TIMx == TIM2) || (TIMx == TIM3)||
 8002b88:	687b      	ldr	r3, [r7, #4]
 8002b8a:	4a24      	ldr	r2, [pc, #144]	; (8002c1c <TIM_TimeBaseInit+0xc0>)
 8002b8c:	4293      	cmp	r3, r2
 8002b8e:	d007      	beq.n	8002ba0 <TIM_TimeBaseInit+0x44>
E:\amistom1-master\amistom1-master\Amistom\Debug/../lib/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c:294 (discriminator 1)
 8002b90:	687b      	ldr	r3, [r7, #4]
 8002b92:	4a23      	ldr	r2, [pc, #140]	; (8002c20 <TIM_TimeBaseInit+0xc4>)
 8002b94:	4293      	cmp	r3, r2
 8002b96:	d003      	beq.n	8002ba0 <TIM_TimeBaseInit+0x44>
E:\amistom1-master\amistom1-master\Amistom\Debug/../lib/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c:295
     (TIMx == TIM4) || (TIMx == TIM5)) 
 8002b98:	687b      	ldr	r3, [r7, #4]
 8002b9a:	4a22      	ldr	r2, [pc, #136]	; (8002c24 <TIM_TimeBaseInit+0xc8>)
 8002b9c:	4293      	cmp	r3, r2
 8002b9e:	d108      	bne.n	8002bb2 <TIM_TimeBaseInit+0x56>
E:\amistom1-master\amistom1-master\Amistom\Debug/../lib/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c:298
  {
    /* Select the Counter Mode */
    tmpcr1 &= (uint16_t)(~(TIM_CR1_DIR | TIM_CR1_CMS));
 8002ba0:	89fb      	ldrh	r3, [r7, #14]
 8002ba2:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8002ba6:	81fb      	strh	r3, [r7, #14]
E:\amistom1-master\amistom1-master\Amistom\Debug/../lib/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c:299
    tmpcr1 |= (uint32_t)TIM_TimeBaseInitStruct->TIM_CounterMode;
 8002ba8:	683b      	ldr	r3, [r7, #0]
 8002baa:	885a      	ldrh	r2, [r3, #2]
 8002bac:	89fb      	ldrh	r3, [r7, #14]
 8002bae:	4313      	orrs	r3, r2
 8002bb0:	81fb      	strh	r3, [r7, #14]
E:\amistom1-master\amistom1-master\Amistom\Debug/../lib/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c:302
  }
 
  if((TIMx != TIM6) && (TIMx != TIM7))
 8002bb2:	687b      	ldr	r3, [r7, #4]
 8002bb4:	4a1c      	ldr	r2, [pc, #112]	; (8002c28 <TIM_TimeBaseInit+0xcc>)
 8002bb6:	4293      	cmp	r3, r2
 8002bb8:	d00c      	beq.n	8002bd4 <TIM_TimeBaseInit+0x78>
E:\amistom1-master\amistom1-master\Amistom\Debug/../lib/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c:302 (discriminator 1)
 8002bba:	687b      	ldr	r3, [r7, #4]
 8002bbc:	4a1b      	ldr	r2, [pc, #108]	; (8002c2c <TIM_TimeBaseInit+0xd0>)
 8002bbe:	4293      	cmp	r3, r2
 8002bc0:	d008      	beq.n	8002bd4 <TIM_TimeBaseInit+0x78>
E:\amistom1-master\amistom1-master\Amistom\Debug/../lib/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c:305
  {
    /* Set the clock division */
    tmpcr1 &=  (uint16_t)(~TIM_CR1_CKD);
 8002bc2:	89fb      	ldrh	r3, [r7, #14]
 8002bc4:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8002bc8:	81fb      	strh	r3, [r7, #14]
E:\amistom1-master\amistom1-master\Amistom\Debug/../lib/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c:306
    tmpcr1 |= (uint32_t)TIM_TimeBaseInitStruct->TIM_ClockDivision;
 8002bca:	683b      	ldr	r3, [r7, #0]
 8002bcc:	891a      	ldrh	r2, [r3, #8]
 8002bce:	89fb      	ldrh	r3, [r7, #14]
 8002bd0:	4313      	orrs	r3, r2
 8002bd2:	81fb      	strh	r3, [r7, #14]
E:\amistom1-master\amistom1-master\Amistom\Debug/../lib/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c:309
  }

  TIMx->CR1 = tmpcr1;
 8002bd4:	687b      	ldr	r3, [r7, #4]
 8002bd6:	89fa      	ldrh	r2, [r7, #14]
 8002bd8:	801a      	strh	r2, [r3, #0]
E:\amistom1-master\amistom1-master\Amistom\Debug/../lib/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c:312

  /* Set the Autoreload value */
  TIMx->ARR = TIM_TimeBaseInitStruct->TIM_Period ;
 8002bda:	683b      	ldr	r3, [r7, #0]
 8002bdc:	685a      	ldr	r2, [r3, #4]
 8002bde:	687b      	ldr	r3, [r7, #4]
 8002be0:	62da      	str	r2, [r3, #44]	; 0x2c
E:\amistom1-master\amistom1-master\Amistom\Debug/../lib/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c:315
 
  /* Set the Prescaler value */
  TIMx->PSC = TIM_TimeBaseInitStruct->TIM_Prescaler;
 8002be2:	683b      	ldr	r3, [r7, #0]
 8002be4:	881a      	ldrh	r2, [r3, #0]
 8002be6:	687b      	ldr	r3, [r7, #4]
 8002be8:	851a      	strh	r2, [r3, #40]	; 0x28
E:\amistom1-master\amistom1-master\Amistom\Debug/../lib/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c:317
    
  if ((TIMx == TIM1) || (TIMx == TIM8))  
 8002bea:	687b      	ldr	r3, [r7, #4]
 8002bec:	4a09      	ldr	r2, [pc, #36]	; (8002c14 <TIM_TimeBaseInit+0xb8>)
 8002bee:	4293      	cmp	r3, r2
 8002bf0:	d003      	beq.n	8002bfa <TIM_TimeBaseInit+0x9e>
E:\amistom1-master\amistom1-master\Amistom\Debug/../lib/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c:317 (discriminator 1)
 8002bf2:	687b      	ldr	r3, [r7, #4]
 8002bf4:	4a08      	ldr	r2, [pc, #32]	; (8002c18 <TIM_TimeBaseInit+0xbc>)
 8002bf6:	4293      	cmp	r3, r2
 8002bf8:	d104      	bne.n	8002c04 <TIM_TimeBaseInit+0xa8>
E:\amistom1-master\amistom1-master\Amistom\Debug/../lib/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c:320
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = TIM_TimeBaseInitStruct->TIM_RepetitionCounter;
 8002bfa:	683b      	ldr	r3, [r7, #0]
 8002bfc:	7a9b      	ldrb	r3, [r3, #10]
 8002bfe:	b29a      	uxth	r2, r3
 8002c00:	687b      	ldr	r3, [r7, #4]
 8002c02:	861a      	strh	r2, [r3, #48]	; 0x30
E:\amistom1-master\amistom1-master\Amistom\Debug/../lib/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c:325
  }

  /* Generate an update event to reload the Prescaler 
     and the repetition counter(only for TIM1 and TIM8) value immediatly */
  TIMx->EGR = TIM_PSCReloadMode_Immediate;          
 8002c04:	687b      	ldr	r3, [r7, #4]
 8002c06:	2201      	movs	r2, #1
 8002c08:	829a      	strh	r2, [r3, #20]
E:\amistom1-master\amistom1-master\Amistom\Debug/../lib/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c:326
}
 8002c0a:	3714      	adds	r7, #20
 8002c0c:	46bd      	mov	sp, r7
 8002c0e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002c12:	4770      	bx	lr
 8002c14:	40010000 	.word	0x40010000
 8002c18:	40010400 	.word	0x40010400
 8002c1c:	40000400 	.word	0x40000400
 8002c20:	40000800 	.word	0x40000800
 8002c24:	40000c00 	.word	0x40000c00
 8002c28:	40001000 	.word	0x40001000
 8002c2c:	40001400 	.word	0x40001400

08002c30 <TIM_TimeBaseStructInit>:
TIM_TimeBaseStructInit():
E:\amistom1-master\amistom1-master\Amistom\Debug/../lib/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c:335
  * @param  TIM_TimeBaseInitStruct : pointer to a TIM_TimeBaseInitTypeDef
  *         structure which will be initialized.
  * @retval None
  */
void TIM_TimeBaseStructInit(TIM_TimeBaseInitTypeDef* TIM_TimeBaseInitStruct)
{
 8002c30:	b480      	push	{r7}
 8002c32:	b083      	sub	sp, #12
 8002c34:	af00      	add	r7, sp, #0
 8002c36:	6078      	str	r0, [r7, #4]
E:\amistom1-master\amistom1-master\Amistom\Debug/../lib/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c:337
  /* Set the default configuration */
  TIM_TimeBaseInitStruct->TIM_Period = 0xFFFFFFFF;
 8002c38:	687b      	ldr	r3, [r7, #4]
 8002c3a:	f04f 32ff 	mov.w	r2, #4294967295
 8002c3e:	605a      	str	r2, [r3, #4]
E:\amistom1-master\amistom1-master\Amistom\Debug/../lib/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c:338
  TIM_TimeBaseInitStruct->TIM_Prescaler = 0x0000;
 8002c40:	687b      	ldr	r3, [r7, #4]
 8002c42:	2200      	movs	r2, #0
 8002c44:	801a      	strh	r2, [r3, #0]
E:\amistom1-master\amistom1-master\Amistom\Debug/../lib/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c:339
  TIM_TimeBaseInitStruct->TIM_ClockDivision = TIM_CKD_DIV1;
 8002c46:	687b      	ldr	r3, [r7, #4]
 8002c48:	2200      	movs	r2, #0
 8002c4a:	811a      	strh	r2, [r3, #8]
E:\amistom1-master\amistom1-master\Amistom\Debug/../lib/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c:340
  TIM_TimeBaseInitStruct->TIM_CounterMode = TIM_CounterMode_Up;
 8002c4c:	687b      	ldr	r3, [r7, #4]
 8002c4e:	2200      	movs	r2, #0
 8002c50:	805a      	strh	r2, [r3, #2]
E:\amistom1-master\amistom1-master\Amistom\Debug/../lib/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c:341
  TIM_TimeBaseInitStruct->TIM_RepetitionCounter = 0x0000;
 8002c52:	687b      	ldr	r3, [r7, #4]
 8002c54:	2200      	movs	r2, #0
 8002c56:	729a      	strb	r2, [r3, #10]
E:\amistom1-master\amistom1-master\Amistom\Debug/../lib/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c:342
}
 8002c58:	370c      	adds	r7, #12
 8002c5a:	46bd      	mov	sp, r7
 8002c5c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002c60:	4770      	bx	lr
 8002c62:	bf00      	nop

08002c64 <TIM_UpdateDisableConfig>:
TIM_UpdateDisableConfig():
E:\amistom1-master\amistom1-master\Amistom\Debug/../lib/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c:463
  * @param  NewState: new state of the TIMx UDIS bit
  *          This parameter can be: ENABLE or DISABLE.
  * @retval None
  */
void TIM_UpdateDisableConfig(TIM_TypeDef* TIMx, FunctionalState NewState)
{
 8002c64:	b480      	push	{r7}
 8002c66:	b083      	sub	sp, #12
 8002c68:	af00      	add	r7, sp, #0
 8002c6a:	6078      	str	r0, [r7, #4]
 8002c6c:	460b      	mov	r3, r1
 8002c6e:	70fb      	strb	r3, [r7, #3]
E:\amistom1-master\amistom1-master\Amistom\Debug/../lib/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c:468
  /* Check the parameters */
  assert_param(IS_TIM_ALL_PERIPH(TIMx));
  assert_param(IS_FUNCTIONAL_STATE(NewState));

  if (NewState != DISABLE)
 8002c70:	78fb      	ldrb	r3, [r7, #3]
 8002c72:	2b00      	cmp	r3, #0
 8002c74:	d008      	beq.n	8002c88 <TIM_UpdateDisableConfig+0x24>
E:\amistom1-master\amistom1-master\Amistom\Debug/../lib/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c:471
  {
    /* Set the Update Disable Bit */
    TIMx->CR1 |= TIM_CR1_UDIS;
 8002c76:	687b      	ldr	r3, [r7, #4]
 8002c78:	881b      	ldrh	r3, [r3, #0]
 8002c7a:	b29b      	uxth	r3, r3
 8002c7c:	f043 0302 	orr.w	r3, r3, #2
 8002c80:	b29a      	uxth	r2, r3
 8002c82:	687b      	ldr	r3, [r7, #4]
 8002c84:	801a      	strh	r2, [r3, #0]
 8002c86:	e007      	b.n	8002c98 <TIM_UpdateDisableConfig+0x34>
E:\amistom1-master\amistom1-master\Amistom\Debug/../lib/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c:476
  }
  else
  {
    /* Reset the Update Disable Bit */
    TIMx->CR1 &= (uint16_t)~TIM_CR1_UDIS;
 8002c88:	687b      	ldr	r3, [r7, #4]
 8002c8a:	881b      	ldrh	r3, [r3, #0]
 8002c8c:	b29b      	uxth	r3, r3
 8002c8e:	f023 0302 	bic.w	r3, r3, #2
 8002c92:	b29a      	uxth	r2, r3
 8002c94:	687b      	ldr	r3, [r7, #4]
 8002c96:	801a      	strh	r2, [r3, #0]
E:\amistom1-master\amistom1-master\Amistom\Debug/../lib/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c:478
  }
}
 8002c98:	370c      	adds	r7, #12
 8002c9a:	46bd      	mov	sp, r7
 8002c9c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002ca0:	4770      	bx	lr
 8002ca2:	bf00      	nop

08002ca4 <TIM_UpdateRequestConfig>:
TIM_UpdateRequestConfig():
E:\amistom1-master\amistom1-master\Amistom\Debug/../lib/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c:492
  *                 generation through the slave mode controller.
  *            @arg TIM_UpdateSource_Regular: Source of update is counter overflow/underflow.
  * @retval None
  */
void TIM_UpdateRequestConfig(TIM_TypeDef* TIMx, uint16_t TIM_UpdateSource)
{
 8002ca4:	b480      	push	{r7}
 8002ca6:	b083      	sub	sp, #12
 8002ca8:	af00      	add	r7, sp, #0
 8002caa:	6078      	str	r0, [r7, #4]
 8002cac:	460b      	mov	r3, r1
 8002cae:	807b      	strh	r3, [r7, #2]
E:\amistom1-master\amistom1-master\Amistom\Debug/../lib/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c:497
  /* Check the parameters */
  assert_param(IS_TIM_ALL_PERIPH(TIMx));
  assert_param(IS_TIM_UPDATE_SOURCE(TIM_UpdateSource));

  if (TIM_UpdateSource != TIM_UpdateSource_Global)
 8002cb0:	887b      	ldrh	r3, [r7, #2]
 8002cb2:	2b00      	cmp	r3, #0
 8002cb4:	d008      	beq.n	8002cc8 <TIM_UpdateRequestConfig+0x24>
E:\amistom1-master\amistom1-master\Amistom\Debug/../lib/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c:500
  {
    /* Set the URS Bit */
    TIMx->CR1 |= TIM_CR1_URS;
 8002cb6:	687b      	ldr	r3, [r7, #4]
 8002cb8:	881b      	ldrh	r3, [r3, #0]
 8002cba:	b29b      	uxth	r3, r3
 8002cbc:	f043 0304 	orr.w	r3, r3, #4
 8002cc0:	b29a      	uxth	r2, r3
 8002cc2:	687b      	ldr	r3, [r7, #4]
 8002cc4:	801a      	strh	r2, [r3, #0]
 8002cc6:	e007      	b.n	8002cd8 <TIM_UpdateRequestConfig+0x34>
E:\amistom1-master\amistom1-master\Amistom\Debug/../lib/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c:505
  }
  else
  {
    /* Reset the URS Bit */
    TIMx->CR1 &= (uint16_t)~TIM_CR1_URS;
 8002cc8:	687b      	ldr	r3, [r7, #4]
 8002cca:	881b      	ldrh	r3, [r3, #0]
 8002ccc:	b29b      	uxth	r3, r3
 8002cce:	f023 0304 	bic.w	r3, r3, #4
 8002cd2:	b29a      	uxth	r2, r3
 8002cd4:	687b      	ldr	r3, [r7, #4]
 8002cd6:	801a      	strh	r2, [r3, #0]
E:\amistom1-master\amistom1-master\Amistom\Debug/../lib/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c:507
  }
}
 8002cd8:	370c      	adds	r7, #12
 8002cda:	46bd      	mov	sp, r7
 8002cdc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002ce0:	4770      	bx	lr
 8002ce2:	bf00      	nop

08002ce4 <TIM_ARRPreloadConfig>:
TIM_ARRPreloadConfig():
E:\amistom1-master\amistom1-master\Amistom\Debug/../lib/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c:517
  * @param  NewState: new state of the TIMx peripheral Preload register
  *          This parameter can be: ENABLE or DISABLE.
  * @retval None
  */
void TIM_ARRPreloadConfig(TIM_TypeDef* TIMx, FunctionalState NewState)
{
 8002ce4:	b480      	push	{r7}
 8002ce6:	b083      	sub	sp, #12
 8002ce8:	af00      	add	r7, sp, #0
 8002cea:	6078      	str	r0, [r7, #4]
 8002cec:	460b      	mov	r3, r1
 8002cee:	70fb      	strb	r3, [r7, #3]
E:\amistom1-master\amistom1-master\Amistom\Debug/../lib/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c:522
  /* Check the parameters */
  assert_param(IS_TIM_ALL_PERIPH(TIMx));
  assert_param(IS_FUNCTIONAL_STATE(NewState));

  if (NewState != DISABLE)
 8002cf0:	78fb      	ldrb	r3, [r7, #3]
 8002cf2:	2b00      	cmp	r3, #0
 8002cf4:	d008      	beq.n	8002d08 <TIM_ARRPreloadConfig+0x24>
E:\amistom1-master\amistom1-master\Amistom\Debug/../lib/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c:525
  {
    /* Set the ARR Preload Bit */
    TIMx->CR1 |= TIM_CR1_ARPE;
 8002cf6:	687b      	ldr	r3, [r7, #4]
 8002cf8:	881b      	ldrh	r3, [r3, #0]
 8002cfa:	b29b      	uxth	r3, r3
 8002cfc:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8002d00:	b29a      	uxth	r2, r3
 8002d02:	687b      	ldr	r3, [r7, #4]
 8002d04:	801a      	strh	r2, [r3, #0]
 8002d06:	e007      	b.n	8002d18 <TIM_ARRPreloadConfig+0x34>
E:\amistom1-master\amistom1-master\Amistom\Debug/../lib/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c:530
  }
  else
  {
    /* Reset the ARR Preload Bit */
    TIMx->CR1 &= (uint16_t)~TIM_CR1_ARPE;
 8002d08:	687b      	ldr	r3, [r7, #4]
 8002d0a:	881b      	ldrh	r3, [r3, #0]
 8002d0c:	b29b      	uxth	r3, r3
 8002d0e:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8002d12:	b29a      	uxth	r2, r3
 8002d14:	687b      	ldr	r3, [r7, #4]
 8002d16:	801a      	strh	r2, [r3, #0]
E:\amistom1-master\amistom1-master\Amistom\Debug/../lib/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c:532
  }
}
 8002d18:	370c      	adds	r7, #12
 8002d1a:	46bd      	mov	sp, r7
 8002d1c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002d20:	4770      	bx	lr
 8002d22:	bf00      	nop

08002d24 <TIM_Cmd>:
TIM_Cmd():
E:\amistom1-master\amistom1-master\Amistom\Debug/../lib/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c:587
  * @param  NewState: new state of the TIMx peripheral.
  *          This parameter can be: ENABLE or DISABLE.
  * @retval None
  */
void TIM_Cmd(TIM_TypeDef* TIMx, FunctionalState NewState)
{
 8002d24:	b480      	push	{r7}
 8002d26:	b083      	sub	sp, #12
 8002d28:	af00      	add	r7, sp, #0
 8002d2a:	6078      	str	r0, [r7, #4]
 8002d2c:	460b      	mov	r3, r1
 8002d2e:	70fb      	strb	r3, [r7, #3]
E:\amistom1-master\amistom1-master\Amistom\Debug/../lib/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c:592
  /* Check the parameters */
  assert_param(IS_TIM_ALL_PERIPH(TIMx)); 
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  
  if (NewState != DISABLE)
 8002d30:	78fb      	ldrb	r3, [r7, #3]
 8002d32:	2b00      	cmp	r3, #0
 8002d34:	d008      	beq.n	8002d48 <TIM_Cmd+0x24>
E:\amistom1-master\amistom1-master\Amistom\Debug/../lib/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c:595
  {
    /* Enable the TIM Counter */
    TIMx->CR1 |= TIM_CR1_CEN;
 8002d36:	687b      	ldr	r3, [r7, #4]
 8002d38:	881b      	ldrh	r3, [r3, #0]
 8002d3a:	b29b      	uxth	r3, r3
 8002d3c:	f043 0301 	orr.w	r3, r3, #1
 8002d40:	b29a      	uxth	r2, r3
 8002d42:	687b      	ldr	r3, [r7, #4]
 8002d44:	801a      	strh	r2, [r3, #0]
 8002d46:	e007      	b.n	8002d58 <TIM_Cmd+0x34>
E:\amistom1-master\amistom1-master\Amistom\Debug/../lib/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c:600
  }
  else
  {
    /* Disable the TIM Counter */
    TIMx->CR1 &= (uint16_t)~TIM_CR1_CEN;
 8002d48:	687b      	ldr	r3, [r7, #4]
 8002d4a:	881b      	ldrh	r3, [r3, #0]
 8002d4c:	b29b      	uxth	r3, r3
 8002d4e:	f023 0301 	bic.w	r3, r3, #1
 8002d52:	b29a      	uxth	r2, r3
 8002d54:	687b      	ldr	r3, [r7, #4]
 8002d56:	801a      	strh	r2, [r3, #0]
E:\amistom1-master\amistom1-master\Amistom\Debug/../lib/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c:602
  }
}
 8002d58:	370c      	adds	r7, #12
 8002d5a:	46bd      	mov	sp, r7
 8002d5c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002d60:	4770      	bx	lr
 8002d62:	bf00      	nop

08002d64 <TIM_ICInit>:
TIM_ICInit():
E:\amistom1-master\amistom1-master\Amistom\Debug/../lib/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c:1891
  * @param  TIM_ICInitStruct: pointer to a TIM_ICInitTypeDef structure that contains
  *         the configuration information for the specified TIM peripheral.
  * @retval None
  */
void TIM_ICInit(TIM_TypeDef* TIMx, TIM_ICInitTypeDef* TIM_ICInitStruct)
{
 8002d64:	b580      	push	{r7, lr}
 8002d66:	b082      	sub	sp, #8
 8002d68:	af00      	add	r7, sp, #0
 8002d6a:	6078      	str	r0, [r7, #4]
 8002d6c:	6039      	str	r1, [r7, #0]
E:\amistom1-master\amistom1-master\Amistom\Debug/../lib/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c:1899
  assert_param(IS_TIM_IC_POLARITY(TIM_ICInitStruct->TIM_ICPolarity));
  assert_param(IS_TIM_IC_SELECTION(TIM_ICInitStruct->TIM_ICSelection));
  assert_param(IS_TIM_IC_PRESCALER(TIM_ICInitStruct->TIM_ICPrescaler));
  assert_param(IS_TIM_IC_FILTER(TIM_ICInitStruct->TIM_ICFilter));
  
  if (TIM_ICInitStruct->TIM_Channel == TIM_Channel_1)
 8002d6e:	683b      	ldr	r3, [r7, #0]
 8002d70:	881b      	ldrh	r3, [r3, #0]
 8002d72:	2b00      	cmp	r3, #0
 8002d74:	d10f      	bne.n	8002d96 <TIM_ICInit+0x32>
E:\amistom1-master\amistom1-master\Amistom\Debug/../lib/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c:1902
  {
    /* TI1 Configuration */
    TI1_Config(TIMx, TIM_ICInitStruct->TIM_ICPolarity,
 8002d76:	683b      	ldr	r3, [r7, #0]
 8002d78:	8859      	ldrh	r1, [r3, #2]
 8002d7a:	683b      	ldr	r3, [r7, #0]
 8002d7c:	889a      	ldrh	r2, [r3, #4]
 8002d7e:	683b      	ldr	r3, [r7, #0]
 8002d80:	891b      	ldrh	r3, [r3, #8]
 8002d82:	6878      	ldr	r0, [r7, #4]
 8002d84:	f000 f916 	bl	8002fb4 <TI1_Config>
E:\amistom1-master\amistom1-master\Amistom\Debug/../lib/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c:1906
               TIM_ICInitStruct->TIM_ICSelection,
               TIM_ICInitStruct->TIM_ICFilter);
    /* Set the Input Capture Prescaler value */
    TIM_SetIC1Prescaler(TIMx, TIM_ICInitStruct->TIM_ICPrescaler);
 8002d88:	683b      	ldr	r3, [r7, #0]
 8002d8a:	88db      	ldrh	r3, [r3, #6]
 8002d8c:	6878      	ldr	r0, [r7, #4]
 8002d8e:	4619      	mov	r1, r3
 8002d90:	f000 f83c 	bl	8002e0c <TIM_SetIC1Prescaler>
 8002d94:	e036      	b.n	8002e04 <TIM_ICInit+0xa0>
E:\amistom1-master\amistom1-master\Amistom\Debug/../lib/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c:1908
  }
  else if (TIM_ICInitStruct->TIM_Channel == TIM_Channel_2)
 8002d96:	683b      	ldr	r3, [r7, #0]
 8002d98:	881b      	ldrh	r3, [r3, #0]
 8002d9a:	2b04      	cmp	r3, #4
 8002d9c:	d10f      	bne.n	8002dbe <TIM_ICInit+0x5a>
E:\amistom1-master\amistom1-master\Amistom\Debug/../lib/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c:1912
  {
    /* TI2 Configuration */
    assert_param(IS_TIM_LIST2_PERIPH(TIMx));
    TI2_Config(TIMx, TIM_ICInitStruct->TIM_ICPolarity,
 8002d9e:	683b      	ldr	r3, [r7, #0]
 8002da0:	8859      	ldrh	r1, [r3, #2]
 8002da2:	683b      	ldr	r3, [r7, #0]
 8002da4:	889a      	ldrh	r2, [r3, #4]
 8002da6:	683b      	ldr	r3, [r7, #0]
 8002da8:	891b      	ldrh	r3, [r3, #8]
 8002daa:	6878      	ldr	r0, [r7, #4]
 8002dac:	f000 f944 	bl	8003038 <TI2_Config>
E:\amistom1-master\amistom1-master\Amistom\Debug/../lib/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c:1916
               TIM_ICInitStruct->TIM_ICSelection,
               TIM_ICInitStruct->TIM_ICFilter);
    /* Set the Input Capture Prescaler value */
    TIM_SetIC2Prescaler(TIMx, TIM_ICInitStruct->TIM_ICPrescaler);
 8002db0:	683b      	ldr	r3, [r7, #0]
 8002db2:	88db      	ldrh	r3, [r3, #6]
 8002db4:	6878      	ldr	r0, [r7, #4]
 8002db6:	4619      	mov	r1, r3
 8002db8:	f000 f844 	bl	8002e44 <TIM_SetIC2Prescaler>
 8002dbc:	e022      	b.n	8002e04 <TIM_ICInit+0xa0>
E:\amistom1-master\amistom1-master\Amistom\Debug/../lib/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c:1918
  }
  else if (TIM_ICInitStruct->TIM_Channel == TIM_Channel_3)
 8002dbe:	683b      	ldr	r3, [r7, #0]
 8002dc0:	881b      	ldrh	r3, [r3, #0]
 8002dc2:	2b08      	cmp	r3, #8
 8002dc4:	d10f      	bne.n	8002de6 <TIM_ICInit+0x82>
E:\amistom1-master\amistom1-master\Amistom\Debug/../lib/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c:1922
  {
    /* TI3 Configuration */
    assert_param(IS_TIM_LIST3_PERIPH(TIMx));
    TI3_Config(TIMx,  TIM_ICInitStruct->TIM_ICPolarity,
 8002dc6:	683b      	ldr	r3, [r7, #0]
 8002dc8:	8859      	ldrh	r1, [r3, #2]
 8002dca:	683b      	ldr	r3, [r7, #0]
 8002dcc:	889a      	ldrh	r2, [r3, #4]
 8002dce:	683b      	ldr	r3, [r7, #0]
 8002dd0:	891b      	ldrh	r3, [r3, #8]
 8002dd2:	6878      	ldr	r0, [r7, #4]
 8002dd4:	f000 f97c 	bl	80030d0 <TI3_Config>
E:\amistom1-master\amistom1-master\Amistom\Debug/../lib/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c:1926
               TIM_ICInitStruct->TIM_ICSelection,
               TIM_ICInitStruct->TIM_ICFilter);
    /* Set the Input Capture Prescaler value */
    TIM_SetIC3Prescaler(TIMx, TIM_ICInitStruct->TIM_ICPrescaler);
 8002dd8:	683b      	ldr	r3, [r7, #0]
 8002dda:	88db      	ldrh	r3, [r3, #6]
 8002ddc:	6878      	ldr	r0, [r7, #4]
 8002dde:	4619      	mov	r1, r3
 8002de0:	f000 f84e 	bl	8002e80 <TIM_SetIC3Prescaler>
 8002de4:	e00e      	b.n	8002e04 <TIM_ICInit+0xa0>
E:\amistom1-master\amistom1-master\Amistom\Debug/../lib/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c:1932
  }
  else
  {
    /* TI4 Configuration */
    assert_param(IS_TIM_LIST3_PERIPH(TIMx));
    TI4_Config(TIMx, TIM_ICInitStruct->TIM_ICPolarity,
 8002de6:	683b      	ldr	r3, [r7, #0]
 8002de8:	8859      	ldrh	r1, [r3, #2]
 8002dea:	683b      	ldr	r3, [r7, #0]
 8002dec:	889a      	ldrh	r2, [r3, #4]
 8002dee:	683b      	ldr	r3, [r7, #0]
 8002df0:	891b      	ldrh	r3, [r3, #8]
 8002df2:	6878      	ldr	r0, [r7, #4]
 8002df4:	f000 f9b4 	bl	8003160 <TI4_Config>
E:\amistom1-master\amistom1-master\Amistom\Debug/../lib/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c:1936
               TIM_ICInitStruct->TIM_ICSelection,
               TIM_ICInitStruct->TIM_ICFilter);
    /* Set the Input Capture Prescaler value */
    TIM_SetIC4Prescaler(TIMx, TIM_ICInitStruct->TIM_ICPrescaler);
 8002df8:	683b      	ldr	r3, [r7, #0]
 8002dfa:	88db      	ldrh	r3, [r3, #6]
 8002dfc:	6878      	ldr	r0, [r7, #4]
 8002dfe:	4619      	mov	r1, r3
 8002e00:	f000 f85a 	bl	8002eb8 <TIM_SetIC4Prescaler>
E:\amistom1-master\amistom1-master\Amistom\Debug/../lib/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c:1938
  }
}
 8002e04:	3708      	adds	r7, #8
 8002e06:	46bd      	mov	sp, r7
 8002e08:	bd80      	pop	{r7, pc}
 8002e0a:	bf00      	nop

08002e0c <TIM_SetIC1Prescaler>:
TIM_SetIC1Prescaler():
E:\amistom1-master\amistom1-master\Amistom\Debug/../lib/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c:2086
  *            @arg TIM_ICPSC_DIV4: capture is done once every 4 events
  *            @arg TIM_ICPSC_DIV8: capture is done once every 8 events
  * @retval None
  */
void TIM_SetIC1Prescaler(TIM_TypeDef* TIMx, uint16_t TIM_ICPSC)
{
 8002e0c:	b480      	push	{r7}
 8002e0e:	b083      	sub	sp, #12
 8002e10:	af00      	add	r7, sp, #0
 8002e12:	6078      	str	r0, [r7, #4]
 8002e14:	460b      	mov	r3, r1
 8002e16:	807b      	strh	r3, [r7, #2]
E:\amistom1-master\amistom1-master\Amistom\Debug/../lib/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c:2092
  /* Check the parameters */
  assert_param(IS_TIM_LIST1_PERIPH(TIMx));
  assert_param(IS_TIM_IC_PRESCALER(TIM_ICPSC));

  /* Reset the IC1PSC Bits */
  TIMx->CCMR1 &= (uint16_t)~TIM_CCMR1_IC1PSC;
 8002e18:	687b      	ldr	r3, [r7, #4]
 8002e1a:	8b1b      	ldrh	r3, [r3, #24]
 8002e1c:	b29b      	uxth	r3, r3
 8002e1e:	f023 030c 	bic.w	r3, r3, #12
 8002e22:	b29a      	uxth	r2, r3
 8002e24:	687b      	ldr	r3, [r7, #4]
 8002e26:	831a      	strh	r2, [r3, #24]
E:\amistom1-master\amistom1-master\Amistom\Debug/../lib/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c:2095

  /* Set the IC1PSC value */
  TIMx->CCMR1 |= TIM_ICPSC;
 8002e28:	687b      	ldr	r3, [r7, #4]
 8002e2a:	8b1b      	ldrh	r3, [r3, #24]
 8002e2c:	b29a      	uxth	r2, r3
 8002e2e:	887b      	ldrh	r3, [r7, #2]
 8002e30:	4313      	orrs	r3, r2
 8002e32:	b29a      	uxth	r2, r3
 8002e34:	687b      	ldr	r3, [r7, #4]
 8002e36:	831a      	strh	r2, [r3, #24]
E:\amistom1-master\amistom1-master\Amistom\Debug/../lib/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c:2096
}
 8002e38:	370c      	adds	r7, #12
 8002e3a:	46bd      	mov	sp, r7
 8002e3c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002e40:	4770      	bx	lr
 8002e42:	bf00      	nop

08002e44 <TIM_SetIC2Prescaler>:
TIM_SetIC2Prescaler():
E:\amistom1-master\amistom1-master\Amistom\Debug/../lib/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c:2111
  *            @arg TIM_ICPSC_DIV4: capture is done once every 4 events
  *            @arg TIM_ICPSC_DIV8: capture is done once every 8 events
  * @retval None
  */
void TIM_SetIC2Prescaler(TIM_TypeDef* TIMx, uint16_t TIM_ICPSC)
{
 8002e44:	b480      	push	{r7}
 8002e46:	b083      	sub	sp, #12
 8002e48:	af00      	add	r7, sp, #0
 8002e4a:	6078      	str	r0, [r7, #4]
 8002e4c:	460b      	mov	r3, r1
 8002e4e:	807b      	strh	r3, [r7, #2]
E:\amistom1-master\amistom1-master\Amistom\Debug/../lib/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c:2117
  /* Check the parameters */
  assert_param(IS_TIM_LIST2_PERIPH(TIMx));
  assert_param(IS_TIM_IC_PRESCALER(TIM_ICPSC));

  /* Reset the IC2PSC Bits */
  TIMx->CCMR1 &= (uint16_t)~TIM_CCMR1_IC2PSC;
 8002e50:	687b      	ldr	r3, [r7, #4]
 8002e52:	8b1b      	ldrh	r3, [r3, #24]
 8002e54:	b29b      	uxth	r3, r3
 8002e56:	f423 6340 	bic.w	r3, r3, #3072	; 0xc00
 8002e5a:	b29a      	uxth	r2, r3
 8002e5c:	687b      	ldr	r3, [r7, #4]
 8002e5e:	831a      	strh	r2, [r3, #24]
E:\amistom1-master\amistom1-master\Amistom\Debug/../lib/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c:2120

  /* Set the IC2PSC value */
  TIMx->CCMR1 |= (uint16_t)(TIM_ICPSC << 8);
 8002e60:	687b      	ldr	r3, [r7, #4]
 8002e62:	8b1b      	ldrh	r3, [r3, #24]
 8002e64:	b29a      	uxth	r2, r3
 8002e66:	887b      	ldrh	r3, [r7, #2]
 8002e68:	021b      	lsls	r3, r3, #8
 8002e6a:	b29b      	uxth	r3, r3
 8002e6c:	4313      	orrs	r3, r2
 8002e6e:	b29a      	uxth	r2, r3
 8002e70:	687b      	ldr	r3, [r7, #4]
 8002e72:	831a      	strh	r2, [r3, #24]
E:\amistom1-master\amistom1-master\Amistom\Debug/../lib/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c:2121
}
 8002e74:	370c      	adds	r7, #12
 8002e76:	46bd      	mov	sp, r7
 8002e78:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002e7c:	4770      	bx	lr
 8002e7e:	bf00      	nop

08002e80 <TIM_SetIC3Prescaler>:
TIM_SetIC3Prescaler():
E:\amistom1-master\amistom1-master\Amistom\Debug/../lib/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c:2135
  *            @arg TIM_ICPSC_DIV4: capture is done once every 4 events
  *            @arg TIM_ICPSC_DIV8: capture is done once every 8 events
  * @retval None
  */
void TIM_SetIC3Prescaler(TIM_TypeDef* TIMx, uint16_t TIM_ICPSC)
{
 8002e80:	b480      	push	{r7}
 8002e82:	b083      	sub	sp, #12
 8002e84:	af00      	add	r7, sp, #0
 8002e86:	6078      	str	r0, [r7, #4]
 8002e88:	460b      	mov	r3, r1
 8002e8a:	807b      	strh	r3, [r7, #2]
E:\amistom1-master\amistom1-master\Amistom\Debug/../lib/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c:2141
  /* Check the parameters */
  assert_param(IS_TIM_LIST3_PERIPH(TIMx));
  assert_param(IS_TIM_IC_PRESCALER(TIM_ICPSC));

  /* Reset the IC3PSC Bits */
  TIMx->CCMR2 &= (uint16_t)~TIM_CCMR2_IC3PSC;
 8002e8c:	687b      	ldr	r3, [r7, #4]
 8002e8e:	8b9b      	ldrh	r3, [r3, #28]
 8002e90:	b29b      	uxth	r3, r3
 8002e92:	f023 030c 	bic.w	r3, r3, #12
 8002e96:	b29a      	uxth	r2, r3
 8002e98:	687b      	ldr	r3, [r7, #4]
 8002e9a:	839a      	strh	r2, [r3, #28]
E:\amistom1-master\amistom1-master\Amistom\Debug/../lib/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c:2144

  /* Set the IC3PSC value */
  TIMx->CCMR2 |= TIM_ICPSC;
 8002e9c:	687b      	ldr	r3, [r7, #4]
 8002e9e:	8b9b      	ldrh	r3, [r3, #28]
 8002ea0:	b29a      	uxth	r2, r3
 8002ea2:	887b      	ldrh	r3, [r7, #2]
 8002ea4:	4313      	orrs	r3, r2
 8002ea6:	b29a      	uxth	r2, r3
 8002ea8:	687b      	ldr	r3, [r7, #4]
 8002eaa:	839a      	strh	r2, [r3, #28]
E:\amistom1-master\amistom1-master\Amistom\Debug/../lib/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c:2145
}
 8002eac:	370c      	adds	r7, #12
 8002eae:	46bd      	mov	sp, r7
 8002eb0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002eb4:	4770      	bx	lr
 8002eb6:	bf00      	nop

08002eb8 <TIM_SetIC4Prescaler>:
TIM_SetIC4Prescaler():
E:\amistom1-master\amistom1-master\Amistom\Debug/../lib/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c:2159
  *            @arg TIM_ICPSC_DIV4: capture is done once every 4 events
  *            @arg TIM_ICPSC_DIV8: capture is done once every 8 events
  * @retval None
  */
void TIM_SetIC4Prescaler(TIM_TypeDef* TIMx, uint16_t TIM_ICPSC)
{  
 8002eb8:	b480      	push	{r7}
 8002eba:	b083      	sub	sp, #12
 8002ebc:	af00      	add	r7, sp, #0
 8002ebe:	6078      	str	r0, [r7, #4]
 8002ec0:	460b      	mov	r3, r1
 8002ec2:	807b      	strh	r3, [r7, #2]
E:\amistom1-master\amistom1-master\Amistom\Debug/../lib/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c:2165
  /* Check the parameters */
  assert_param(IS_TIM_LIST3_PERIPH(TIMx));
  assert_param(IS_TIM_IC_PRESCALER(TIM_ICPSC));

  /* Reset the IC4PSC Bits */
  TIMx->CCMR2 &= (uint16_t)~TIM_CCMR2_IC4PSC;
 8002ec4:	687b      	ldr	r3, [r7, #4]
 8002ec6:	8b9b      	ldrh	r3, [r3, #28]
 8002ec8:	b29b      	uxth	r3, r3
 8002eca:	f423 6340 	bic.w	r3, r3, #3072	; 0xc00
 8002ece:	b29a      	uxth	r2, r3
 8002ed0:	687b      	ldr	r3, [r7, #4]
 8002ed2:	839a      	strh	r2, [r3, #28]
E:\amistom1-master\amistom1-master\Amistom\Debug/../lib/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c:2168

  /* Set the IC4PSC value */
  TIMx->CCMR2 |= (uint16_t)(TIM_ICPSC << 8);
 8002ed4:	687b      	ldr	r3, [r7, #4]
 8002ed6:	8b9b      	ldrh	r3, [r3, #28]
 8002ed8:	b29a      	uxth	r2, r3
 8002eda:	887b      	ldrh	r3, [r7, #2]
 8002edc:	021b      	lsls	r3, r3, #8
 8002ede:	b29b      	uxth	r3, r3
 8002ee0:	4313      	orrs	r3, r2
 8002ee2:	b29a      	uxth	r2, r3
 8002ee4:	687b      	ldr	r3, [r7, #4]
 8002ee6:	839a      	strh	r2, [r3, #28]
E:\amistom1-master\amistom1-master\Amistom\Debug/../lib/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c:2169
}
 8002ee8:	370c      	adds	r7, #12
 8002eea:	46bd      	mov	sp, r7
 8002eec:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002ef0:	4770      	bx	lr
 8002ef2:	bf00      	nop

08002ef4 <TIM_ITConfig>:
TIM_ITConfig():
E:\amistom1-master\amistom1-master\Amistom\Debug/../lib/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c:2363
  * @param  NewState: new state of the TIM interrupts.
  *          This parameter can be: ENABLE or DISABLE.
  * @retval None
  */
void TIM_ITConfig(TIM_TypeDef* TIMx, uint16_t TIM_IT, FunctionalState NewState)
{  
 8002ef4:	b480      	push	{r7}
 8002ef6:	b083      	sub	sp, #12
 8002ef8:	af00      	add	r7, sp, #0
 8002efa:	6078      	str	r0, [r7, #4]
 8002efc:	460b      	mov	r3, r1
 8002efe:	807b      	strh	r3, [r7, #2]
 8002f00:	4613      	mov	r3, r2
 8002f02:	707b      	strb	r3, [r7, #1]
E:\amistom1-master\amistom1-master\Amistom\Debug/../lib/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c:2369
  /* Check the parameters */
  assert_param(IS_TIM_ALL_PERIPH(TIMx));
  assert_param(IS_TIM_IT(TIM_IT));
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  
  if (NewState != DISABLE)
 8002f04:	787b      	ldrb	r3, [r7, #1]
 8002f06:	2b00      	cmp	r3, #0
 8002f08:	d008      	beq.n	8002f1c <TIM_ITConfig+0x28>
E:\amistom1-master\amistom1-master\Amistom\Debug/../lib/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c:2372
  {
    /* Enable the Interrupt sources */
    TIMx->DIER |= TIM_IT;
 8002f0a:	687b      	ldr	r3, [r7, #4]
 8002f0c:	899b      	ldrh	r3, [r3, #12]
 8002f0e:	b29a      	uxth	r2, r3
 8002f10:	887b      	ldrh	r3, [r7, #2]
 8002f12:	4313      	orrs	r3, r2
 8002f14:	b29a      	uxth	r2, r3
 8002f16:	687b      	ldr	r3, [r7, #4]
 8002f18:	819a      	strh	r2, [r3, #12]
 8002f1a:	e009      	b.n	8002f30 <TIM_ITConfig+0x3c>
E:\amistom1-master\amistom1-master\Amistom\Debug/../lib/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c:2377
  }
  else
  {
    /* Disable the Interrupt sources */
    TIMx->DIER &= (uint16_t)~TIM_IT;
 8002f1c:	687b      	ldr	r3, [r7, #4]
 8002f1e:	899b      	ldrh	r3, [r3, #12]
 8002f20:	b29a      	uxth	r2, r3
 8002f22:	887b      	ldrh	r3, [r7, #2]
 8002f24:	43db      	mvns	r3, r3
 8002f26:	b29b      	uxth	r3, r3
 8002f28:	4013      	ands	r3, r2
 8002f2a:	b29a      	uxth	r2, r3
 8002f2c:	687b      	ldr	r3, [r7, #4]
 8002f2e:	819a      	strh	r2, [r3, #12]
E:\amistom1-master\amistom1-master\Amistom\Debug/../lib/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c:2379
  }
}
 8002f30:	370c      	adds	r7, #12
 8002f32:	46bd      	mov	sp, r7
 8002f34:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002f38:	4770      	bx	lr
 8002f3a:	bf00      	nop

08002f3c <TIM_GetFlagStatus>:
TIM_GetFlagStatus():
E:\amistom1-master\amistom1-master\Amistom\Debug/../lib/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c:2434
  * @note   TIM_FLAG_COM and TIM_FLAG_Break are used only with TIM1 and TIM8.    
  *
  * @retval The new state of TIM_FLAG (SET or RESET).
  */
FlagStatus TIM_GetFlagStatus(TIM_TypeDef* TIMx, uint16_t TIM_FLAG)
{ 
 8002f3c:	b480      	push	{r7}
 8002f3e:	b085      	sub	sp, #20
 8002f40:	af00      	add	r7, sp, #0
 8002f42:	6078      	str	r0, [r7, #4]
 8002f44:	460b      	mov	r3, r1
 8002f46:	807b      	strh	r3, [r7, #2]
E:\amistom1-master\amistom1-master\Amistom\Debug/../lib/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c:2435
  ITStatus bitstatus = RESET;  
 8002f48:	2300      	movs	r3, #0
 8002f4a:	73fb      	strb	r3, [r7, #15]
E:\amistom1-master\amistom1-master\Amistom\Debug/../lib/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c:2441
  /* Check the parameters */
  assert_param(IS_TIM_ALL_PERIPH(TIMx));
  assert_param(IS_TIM_GET_FLAG(TIM_FLAG));

  
  if ((TIMx->SR & TIM_FLAG) != (uint16_t)RESET)
 8002f4c:	687b      	ldr	r3, [r7, #4]
 8002f4e:	8a1b      	ldrh	r3, [r3, #16]
 8002f50:	b29a      	uxth	r2, r3
 8002f52:	887b      	ldrh	r3, [r7, #2]
 8002f54:	4013      	ands	r3, r2
 8002f56:	b29b      	uxth	r3, r3
 8002f58:	2b00      	cmp	r3, #0
 8002f5a:	d002      	beq.n	8002f62 <TIM_GetFlagStatus+0x26>
E:\amistom1-master\amistom1-master\Amistom\Debug/../lib/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c:2443
  {
    bitstatus = SET;
 8002f5c:	2301      	movs	r3, #1
 8002f5e:	73fb      	strb	r3, [r7, #15]
 8002f60:	e001      	b.n	8002f66 <TIM_GetFlagStatus+0x2a>
E:\amistom1-master\amistom1-master\Amistom\Debug/../lib/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c:2447
  }
  else
  {
    bitstatus = RESET;
 8002f62:	2300      	movs	r3, #0
 8002f64:	73fb      	strb	r3, [r7, #15]
E:\amistom1-master\amistom1-master\Amistom\Debug/../lib/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c:2449
  }
  return bitstatus;
 8002f66:	7bfb      	ldrb	r3, [r7, #15]
E:\amistom1-master\amistom1-master\Amistom\Debug/../lib/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c:2450
}
 8002f68:	4618      	mov	r0, r3
 8002f6a:	3714      	adds	r7, #20
 8002f6c:	46bd      	mov	sp, r7
 8002f6e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002f72:	4770      	bx	lr

08002f74 <TIM_ClearFlag>:
TIM_ClearFlag():
E:\amistom1-master\amistom1-master\Amistom\Debug/../lib/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c:2476
  * @note   TIM_FLAG_COM and TIM_FLAG_Break are used only with TIM1 and TIM8.
  *    
  * @retval None
  */
void TIM_ClearFlag(TIM_TypeDef* TIMx, uint16_t TIM_FLAG)
{  
 8002f74:	b480      	push	{r7}
 8002f76:	b083      	sub	sp, #12
 8002f78:	af00      	add	r7, sp, #0
 8002f7a:	6078      	str	r0, [r7, #4]
 8002f7c:	460b      	mov	r3, r1
 8002f7e:	807b      	strh	r3, [r7, #2]
E:\amistom1-master\amistom1-master\Amistom\Debug/../lib/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c:2481
  /* Check the parameters */
  assert_param(IS_TIM_ALL_PERIPH(TIMx));
   
  /* Clear the flags */
  TIMx->SR = (uint16_t)~TIM_FLAG;
 8002f80:	887b      	ldrh	r3, [r7, #2]
 8002f82:	43db      	mvns	r3, r3
 8002f84:	b29a      	uxth	r2, r3
 8002f86:	687b      	ldr	r3, [r7, #4]
 8002f88:	821a      	strh	r2, [r3, #16]
E:\amistom1-master\amistom1-master\Amistom\Debug/../lib/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c:2482
}
 8002f8a:	370c      	adds	r7, #12
 8002f8c:	46bd      	mov	sp, r7
 8002f8e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002f92:	4770      	bx	lr

08002f94 <TIM_ClearITPendingBit>:
TIM_ClearITPendingBit():
E:\amistom1-master\amistom1-master\Amistom\Debug/../lib/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c:2545
  * @note   TIM_IT_COM and TIM_IT_Break are used only with TIM1 and TIM8.
  *      
  * @retval None
  */
void TIM_ClearITPendingBit(TIM_TypeDef* TIMx, uint16_t TIM_IT)
{
 8002f94:	b480      	push	{r7}
 8002f96:	b083      	sub	sp, #12
 8002f98:	af00      	add	r7, sp, #0
 8002f9a:	6078      	str	r0, [r7, #4]
 8002f9c:	460b      	mov	r3, r1
 8002f9e:	807b      	strh	r3, [r7, #2]
E:\amistom1-master\amistom1-master\Amistom\Debug/../lib/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c:2550
  /* Check the parameters */
  assert_param(IS_TIM_ALL_PERIPH(TIMx));

  /* Clear the IT pending Bit */
  TIMx->SR = (uint16_t)~TIM_IT;
 8002fa0:	887b      	ldrh	r3, [r7, #2]
 8002fa2:	43db      	mvns	r3, r3
 8002fa4:	b29a      	uxth	r2, r3
 8002fa6:	687b      	ldr	r3, [r7, #4]
 8002fa8:	821a      	strh	r2, [r3, #16]
E:\amistom1-master\amistom1-master\Amistom\Debug/../lib/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c:2551
}
 8002faa:	370c      	adds	r7, #12
 8002fac:	46bd      	mov	sp, r7
 8002fae:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002fb2:	4770      	bx	lr

08002fb4 <TI1_Config>:
TI1_Config():
E:\amistom1-master\amistom1-master\Amistom\Debug/../lib/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c:3193
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TI1_Config(TIM_TypeDef* TIMx, uint16_t TIM_ICPolarity, uint16_t TIM_ICSelection,
                       uint16_t TIM_ICFilter)
{
 8002fb4:	b480      	push	{r7}
 8002fb6:	b087      	sub	sp, #28
 8002fb8:	af00      	add	r7, sp, #0
 8002fba:	60f8      	str	r0, [r7, #12]
 8002fbc:	4608      	mov	r0, r1
 8002fbe:	4611      	mov	r1, r2
 8002fc0:	461a      	mov	r2, r3
 8002fc2:	4603      	mov	r3, r0
 8002fc4:	817b      	strh	r3, [r7, #10]
 8002fc6:	460b      	mov	r3, r1
 8002fc8:	813b      	strh	r3, [r7, #8]
 8002fca:	4613      	mov	r3, r2
 8002fcc:	80fb      	strh	r3, [r7, #6]
E:\amistom1-master\amistom1-master\Amistom\Debug/../lib/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c:3194
  uint16_t tmpccmr1 = 0, tmpccer = 0;
 8002fce:	2300      	movs	r3, #0
 8002fd0:	82fb      	strh	r3, [r7, #22]
 8002fd2:	2300      	movs	r3, #0
 8002fd4:	82bb      	strh	r3, [r7, #20]
E:\amistom1-master\amistom1-master\Amistom\Debug/../lib/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c:3197

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= (uint16_t)~TIM_CCER_CC1E;
 8002fd6:	68fb      	ldr	r3, [r7, #12]
 8002fd8:	8c1b      	ldrh	r3, [r3, #32]
 8002fda:	b29b      	uxth	r3, r3
 8002fdc:	f023 0301 	bic.w	r3, r3, #1
 8002fe0:	b29a      	uxth	r2, r3
 8002fe2:	68fb      	ldr	r3, [r7, #12]
 8002fe4:	841a      	strh	r2, [r3, #32]
E:\amistom1-master\amistom1-master\Amistom\Debug/../lib/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c:3198
  tmpccmr1 = TIMx->CCMR1;
 8002fe6:	68fb      	ldr	r3, [r7, #12]
 8002fe8:	8b1b      	ldrh	r3, [r3, #24]
 8002fea:	82fb      	strh	r3, [r7, #22]
E:\amistom1-master\amistom1-master\Amistom\Debug/../lib/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c:3199
  tmpccer = TIMx->CCER;
 8002fec:	68fb      	ldr	r3, [r7, #12]
 8002fee:	8c1b      	ldrh	r3, [r3, #32]
 8002ff0:	82bb      	strh	r3, [r7, #20]
E:\amistom1-master\amistom1-master\Amistom\Debug/../lib/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c:3202

  /* Select the Input and set the filter */
  tmpccmr1 &= ((uint16_t)~TIM_CCMR1_CC1S) & ((uint16_t)~TIM_CCMR1_IC1F);
 8002ff2:	8afb      	ldrh	r3, [r7, #22]
 8002ff4:	f023 03f3 	bic.w	r3, r3, #243	; 0xf3
 8002ff8:	82fb      	strh	r3, [r7, #22]
E:\amistom1-master\amistom1-master\Amistom\Debug/../lib/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c:3203
  tmpccmr1 |= (uint16_t)(TIM_ICSelection | (uint16_t)(TIM_ICFilter << (uint16_t)4));
 8002ffa:	88fb      	ldrh	r3, [r7, #6]
 8002ffc:	011b      	lsls	r3, r3, #4
 8002ffe:	b29a      	uxth	r2, r3
 8003000:	893b      	ldrh	r3, [r7, #8]
 8003002:	4313      	orrs	r3, r2
 8003004:	b29a      	uxth	r2, r3
 8003006:	8afb      	ldrh	r3, [r7, #22]
 8003008:	4313      	orrs	r3, r2
 800300a:	82fb      	strh	r3, [r7, #22]
E:\amistom1-master\amistom1-master\Amistom\Debug/../lib/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c:3206

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= (uint16_t)~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 800300c:	8abb      	ldrh	r3, [r7, #20]
 800300e:	f023 030a 	bic.w	r3, r3, #10
 8003012:	82bb      	strh	r3, [r7, #20]
E:\amistom1-master\amistom1-master\Amistom\Debug/../lib/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c:3207
  tmpccer |= (uint16_t)(TIM_ICPolarity | (uint16_t)TIM_CCER_CC1E);
 8003014:	897a      	ldrh	r2, [r7, #10]
 8003016:	8abb      	ldrh	r3, [r7, #20]
 8003018:	4313      	orrs	r3, r2
 800301a:	b29b      	uxth	r3, r3
 800301c:	f043 0301 	orr.w	r3, r3, #1
 8003020:	82bb      	strh	r3, [r7, #20]
E:\amistom1-master\amistom1-master\Amistom\Debug/../lib/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c:3210

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 8003022:	68fb      	ldr	r3, [r7, #12]
 8003024:	8afa      	ldrh	r2, [r7, #22]
 8003026:	831a      	strh	r2, [r3, #24]
E:\amistom1-master\amistom1-master\Amistom\Debug/../lib/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c:3211
  TIMx->CCER = tmpccer;
 8003028:	68fb      	ldr	r3, [r7, #12]
 800302a:	8aba      	ldrh	r2, [r7, #20]
 800302c:	841a      	strh	r2, [r3, #32]
E:\amistom1-master\amistom1-master\Amistom\Debug/../lib/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c:3212
}
 800302e:	371c      	adds	r7, #28
 8003030:	46bd      	mov	sp, r7
 8003032:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003036:	4770      	bx	lr

08003038 <TI2_Config>:
TI2_Config():
E:\amistom1-master\amistom1-master\Amistom\Debug/../lib/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c:3234
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TI2_Config(TIM_TypeDef* TIMx, uint16_t TIM_ICPolarity, uint16_t TIM_ICSelection,
                       uint16_t TIM_ICFilter)
{
 8003038:	b480      	push	{r7}
 800303a:	b087      	sub	sp, #28
 800303c:	af00      	add	r7, sp, #0
 800303e:	60f8      	str	r0, [r7, #12]
 8003040:	4608      	mov	r0, r1
 8003042:	4611      	mov	r1, r2
 8003044:	461a      	mov	r2, r3
 8003046:	4603      	mov	r3, r0
 8003048:	817b      	strh	r3, [r7, #10]
 800304a:	460b      	mov	r3, r1
 800304c:	813b      	strh	r3, [r7, #8]
 800304e:	4613      	mov	r3, r2
 8003050:	80fb      	strh	r3, [r7, #6]
E:\amistom1-master\amistom1-master\Amistom\Debug/../lib/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c:3235
  uint16_t tmpccmr1 = 0, tmpccer = 0, tmp = 0;
 8003052:	2300      	movs	r3, #0
 8003054:	82fb      	strh	r3, [r7, #22]
 8003056:	2300      	movs	r3, #0
 8003058:	82bb      	strh	r3, [r7, #20]
 800305a:	2300      	movs	r3, #0
 800305c:	827b      	strh	r3, [r7, #18]
E:\amistom1-master\amistom1-master\Amistom\Debug/../lib/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c:3238

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= (uint16_t)~TIM_CCER_CC2E;
 800305e:	68fb      	ldr	r3, [r7, #12]
 8003060:	8c1b      	ldrh	r3, [r3, #32]
 8003062:	b29b      	uxth	r3, r3
 8003064:	f023 0310 	bic.w	r3, r3, #16
 8003068:	b29a      	uxth	r2, r3
 800306a:	68fb      	ldr	r3, [r7, #12]
 800306c:	841a      	strh	r2, [r3, #32]
E:\amistom1-master\amistom1-master\Amistom\Debug/../lib/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c:3239
  tmpccmr1 = TIMx->CCMR1;
 800306e:	68fb      	ldr	r3, [r7, #12]
 8003070:	8b1b      	ldrh	r3, [r3, #24]
 8003072:	82fb      	strh	r3, [r7, #22]
E:\amistom1-master\amistom1-master\Amistom\Debug/../lib/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c:3240
  tmpccer = TIMx->CCER;
 8003074:	68fb      	ldr	r3, [r7, #12]
 8003076:	8c1b      	ldrh	r3, [r3, #32]
 8003078:	82bb      	strh	r3, [r7, #20]
E:\amistom1-master\amistom1-master\Amistom\Debug/../lib/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c:3241
  tmp = (uint16_t)(TIM_ICPolarity << 4);
 800307a:	897b      	ldrh	r3, [r7, #10]
 800307c:	011b      	lsls	r3, r3, #4
 800307e:	827b      	strh	r3, [r7, #18]
E:\amistom1-master\amistom1-master\Amistom\Debug/../lib/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c:3244

  /* Select the Input and set the filter */
  tmpccmr1 &= ((uint16_t)~TIM_CCMR1_CC2S) & ((uint16_t)~TIM_CCMR1_IC2F);
 8003080:	8afb      	ldrh	r3, [r7, #22]
 8003082:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8003086:	051b      	lsls	r3, r3, #20
 8003088:	0d1b      	lsrs	r3, r3, #20
 800308a:	82fb      	strh	r3, [r7, #22]
E:\amistom1-master\amistom1-master\Amistom\Debug/../lib/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c:3245
  tmpccmr1 |= (uint16_t)(TIM_ICFilter << 12);
 800308c:	88fb      	ldrh	r3, [r7, #6]
 800308e:	031b      	lsls	r3, r3, #12
 8003090:	b29a      	uxth	r2, r3
 8003092:	8afb      	ldrh	r3, [r7, #22]
 8003094:	4313      	orrs	r3, r2
 8003096:	82fb      	strh	r3, [r7, #22]
E:\amistom1-master\amistom1-master\Amistom\Debug/../lib/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c:3246
  tmpccmr1 |= (uint16_t)(TIM_ICSelection << 8);
 8003098:	893b      	ldrh	r3, [r7, #8]
 800309a:	021b      	lsls	r3, r3, #8
 800309c:	b29a      	uxth	r2, r3
 800309e:	8afb      	ldrh	r3, [r7, #22]
 80030a0:	4313      	orrs	r3, r2
 80030a2:	82fb      	strh	r3, [r7, #22]
E:\amistom1-master\amistom1-master\Amistom\Debug/../lib/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c:3249

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= (uint16_t)~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 80030a4:	8abb      	ldrh	r3, [r7, #20]
 80030a6:	f023 03a0 	bic.w	r3, r3, #160	; 0xa0
 80030aa:	82bb      	strh	r3, [r7, #20]
E:\amistom1-master\amistom1-master\Amistom\Debug/../lib/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c:3250
  tmpccer |=  (uint16_t)(tmp | (uint16_t)TIM_CCER_CC2E);
 80030ac:	8a7a      	ldrh	r2, [r7, #18]
 80030ae:	8abb      	ldrh	r3, [r7, #20]
 80030b0:	4313      	orrs	r3, r2
 80030b2:	b29b      	uxth	r3, r3
 80030b4:	f043 0310 	orr.w	r3, r3, #16
 80030b8:	82bb      	strh	r3, [r7, #20]
E:\amistom1-master\amistom1-master\Amistom\Debug/../lib/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c:3253

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 80030ba:	68fb      	ldr	r3, [r7, #12]
 80030bc:	8afa      	ldrh	r2, [r7, #22]
 80030be:	831a      	strh	r2, [r3, #24]
E:\amistom1-master\amistom1-master\Amistom\Debug/../lib/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c:3254
  TIMx->CCER = tmpccer;
 80030c0:	68fb      	ldr	r3, [r7, #12]
 80030c2:	8aba      	ldrh	r2, [r7, #20]
 80030c4:	841a      	strh	r2, [r3, #32]
E:\amistom1-master\amistom1-master\Amistom\Debug/../lib/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c:3255
}
 80030c6:	371c      	adds	r7, #28
 80030c8:	46bd      	mov	sp, r7
 80030ca:	f85d 7b04 	ldr.w	r7, [sp], #4
 80030ce:	4770      	bx	lr

080030d0 <TI3_Config>:
TI3_Config():
E:\amistom1-master\amistom1-master\Amistom\Debug/../lib/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c:3276
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TI3_Config(TIM_TypeDef* TIMx, uint16_t TIM_ICPolarity, uint16_t TIM_ICSelection,
                       uint16_t TIM_ICFilter)
{
 80030d0:	b480      	push	{r7}
 80030d2:	b087      	sub	sp, #28
 80030d4:	af00      	add	r7, sp, #0
 80030d6:	60f8      	str	r0, [r7, #12]
 80030d8:	4608      	mov	r0, r1
 80030da:	4611      	mov	r1, r2
 80030dc:	461a      	mov	r2, r3
 80030de:	4603      	mov	r3, r0
 80030e0:	817b      	strh	r3, [r7, #10]
 80030e2:	460b      	mov	r3, r1
 80030e4:	813b      	strh	r3, [r7, #8]
 80030e6:	4613      	mov	r3, r2
 80030e8:	80fb      	strh	r3, [r7, #6]
E:\amistom1-master\amistom1-master\Amistom\Debug/../lib/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c:3277
  uint16_t tmpccmr2 = 0, tmpccer = 0, tmp = 0;
 80030ea:	2300      	movs	r3, #0
 80030ec:	82fb      	strh	r3, [r7, #22]
 80030ee:	2300      	movs	r3, #0
 80030f0:	82bb      	strh	r3, [r7, #20]
 80030f2:	2300      	movs	r3, #0
 80030f4:	827b      	strh	r3, [r7, #18]
E:\amistom1-master\amistom1-master\Amistom\Debug/../lib/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c:3280

  /* Disable the Channel 3: Reset the CC3E Bit */
  TIMx->CCER &= (uint16_t)~TIM_CCER_CC3E;
 80030f6:	68fb      	ldr	r3, [r7, #12]
 80030f8:	8c1b      	ldrh	r3, [r3, #32]
 80030fa:	b29b      	uxth	r3, r3
 80030fc:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8003100:	b29a      	uxth	r2, r3
 8003102:	68fb      	ldr	r3, [r7, #12]
 8003104:	841a      	strh	r2, [r3, #32]
E:\amistom1-master\amistom1-master\Amistom\Debug/../lib/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c:3281
  tmpccmr2 = TIMx->CCMR2;
 8003106:	68fb      	ldr	r3, [r7, #12]
 8003108:	8b9b      	ldrh	r3, [r3, #28]
 800310a:	82fb      	strh	r3, [r7, #22]
E:\amistom1-master\amistom1-master\Amistom\Debug/../lib/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c:3282
  tmpccer = TIMx->CCER;
 800310c:	68fb      	ldr	r3, [r7, #12]
 800310e:	8c1b      	ldrh	r3, [r3, #32]
 8003110:	82bb      	strh	r3, [r7, #20]
E:\amistom1-master\amistom1-master\Amistom\Debug/../lib/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c:3283
  tmp = (uint16_t)(TIM_ICPolarity << 8);
 8003112:	897b      	ldrh	r3, [r7, #10]
 8003114:	021b      	lsls	r3, r3, #8
 8003116:	827b      	strh	r3, [r7, #18]
E:\amistom1-master\amistom1-master\Amistom\Debug/../lib/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c:3286

  /* Select the Input and set the filter */
  tmpccmr2 &= ((uint16_t)~TIM_CCMR1_CC1S) & ((uint16_t)~TIM_CCMR2_IC3F);
 8003118:	8afb      	ldrh	r3, [r7, #22]
 800311a:	f023 03f3 	bic.w	r3, r3, #243	; 0xf3
 800311e:	82fb      	strh	r3, [r7, #22]
E:\amistom1-master\amistom1-master\Amistom\Debug/../lib/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c:3287
  tmpccmr2 |= (uint16_t)(TIM_ICSelection | (uint16_t)(TIM_ICFilter << (uint16_t)4));
 8003120:	88fb      	ldrh	r3, [r7, #6]
 8003122:	011b      	lsls	r3, r3, #4
 8003124:	b29a      	uxth	r2, r3
 8003126:	893b      	ldrh	r3, [r7, #8]
 8003128:	4313      	orrs	r3, r2
 800312a:	b29a      	uxth	r2, r3
 800312c:	8afb      	ldrh	r3, [r7, #22]
 800312e:	4313      	orrs	r3, r2
 8003130:	82fb      	strh	r3, [r7, #22]
E:\amistom1-master\amistom1-master\Amistom\Debug/../lib/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c:3290

  /* Select the Polarity and set the CC3E Bit */
  tmpccer &= (uint16_t)~(TIM_CCER_CC3P | TIM_CCER_CC3NP);
 8003132:	8abb      	ldrh	r3, [r7, #20]
 8003134:	f423 6320 	bic.w	r3, r3, #2560	; 0xa00
 8003138:	82bb      	strh	r3, [r7, #20]
E:\amistom1-master\amistom1-master\Amistom\Debug/../lib/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c:3291
  tmpccer |= (uint16_t)(tmp | (uint16_t)TIM_CCER_CC3E);
 800313a:	8a7a      	ldrh	r2, [r7, #18]
 800313c:	8abb      	ldrh	r3, [r7, #20]
 800313e:	4313      	orrs	r3, r2
 8003140:	b29b      	uxth	r3, r3
 8003142:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8003146:	82bb      	strh	r3, [r7, #20]
E:\amistom1-master\amistom1-master\Amistom\Debug/../lib/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c:3294

  /* Write to TIMx CCMR2 and CCER registers */
  TIMx->CCMR2 = tmpccmr2;
 8003148:	68fb      	ldr	r3, [r7, #12]
 800314a:	8afa      	ldrh	r2, [r7, #22]
 800314c:	839a      	strh	r2, [r3, #28]
E:\amistom1-master\amistom1-master\Amistom\Debug/../lib/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c:3295
  TIMx->CCER = tmpccer;
 800314e:	68fb      	ldr	r3, [r7, #12]
 8003150:	8aba      	ldrh	r2, [r7, #20]
 8003152:	841a      	strh	r2, [r3, #32]
E:\amistom1-master\amistom1-master\Amistom\Debug/../lib/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c:3296
}
 8003154:	371c      	adds	r7, #28
 8003156:	46bd      	mov	sp, r7
 8003158:	f85d 7b04 	ldr.w	r7, [sp], #4
 800315c:	4770      	bx	lr
 800315e:	bf00      	nop

08003160 <TI4_Config>:
TI4_Config():
E:\amistom1-master\amistom1-master\Amistom\Debug/../lib/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c:3317
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TI4_Config(TIM_TypeDef* TIMx, uint16_t TIM_ICPolarity, uint16_t TIM_ICSelection,
                       uint16_t TIM_ICFilter)
{
 8003160:	b480      	push	{r7}
 8003162:	b087      	sub	sp, #28
 8003164:	af00      	add	r7, sp, #0
 8003166:	60f8      	str	r0, [r7, #12]
 8003168:	4608      	mov	r0, r1
 800316a:	4611      	mov	r1, r2
 800316c:	461a      	mov	r2, r3
 800316e:	4603      	mov	r3, r0
 8003170:	817b      	strh	r3, [r7, #10]
 8003172:	460b      	mov	r3, r1
 8003174:	813b      	strh	r3, [r7, #8]
 8003176:	4613      	mov	r3, r2
 8003178:	80fb      	strh	r3, [r7, #6]
E:\amistom1-master\amistom1-master\Amistom\Debug/../lib/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c:3318
  uint16_t tmpccmr2 = 0, tmpccer = 0, tmp = 0;
 800317a:	2300      	movs	r3, #0
 800317c:	82fb      	strh	r3, [r7, #22]
 800317e:	2300      	movs	r3, #0
 8003180:	82bb      	strh	r3, [r7, #20]
 8003182:	2300      	movs	r3, #0
 8003184:	827b      	strh	r3, [r7, #18]
E:\amistom1-master\amistom1-master\Amistom\Debug/../lib/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c:3321

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= (uint16_t)~TIM_CCER_CC4E;
 8003186:	68fb      	ldr	r3, [r7, #12]
 8003188:	8c1b      	ldrh	r3, [r3, #32]
 800318a:	b29b      	uxth	r3, r3
 800318c:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8003190:	b29a      	uxth	r2, r3
 8003192:	68fb      	ldr	r3, [r7, #12]
 8003194:	841a      	strh	r2, [r3, #32]
E:\amistom1-master\amistom1-master\Amistom\Debug/../lib/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c:3322
  tmpccmr2 = TIMx->CCMR2;
 8003196:	68fb      	ldr	r3, [r7, #12]
 8003198:	8b9b      	ldrh	r3, [r3, #28]
 800319a:	82fb      	strh	r3, [r7, #22]
E:\amistom1-master\amistom1-master\Amistom\Debug/../lib/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c:3323
  tmpccer = TIMx->CCER;
 800319c:	68fb      	ldr	r3, [r7, #12]
 800319e:	8c1b      	ldrh	r3, [r3, #32]
 80031a0:	82bb      	strh	r3, [r7, #20]
E:\amistom1-master\amistom1-master\Amistom\Debug/../lib/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c:3324
  tmp = (uint16_t)(TIM_ICPolarity << 12);
 80031a2:	897b      	ldrh	r3, [r7, #10]
 80031a4:	031b      	lsls	r3, r3, #12
 80031a6:	827b      	strh	r3, [r7, #18]
E:\amistom1-master\amistom1-master\Amistom\Debug/../lib/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c:3327

  /* Select the Input and set the filter */
  tmpccmr2 &= ((uint16_t)~TIM_CCMR1_CC2S) & ((uint16_t)~TIM_CCMR1_IC2F);
 80031a8:	8afb      	ldrh	r3, [r7, #22]
 80031aa:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 80031ae:	051b      	lsls	r3, r3, #20
 80031b0:	0d1b      	lsrs	r3, r3, #20
 80031b2:	82fb      	strh	r3, [r7, #22]
E:\amistom1-master\amistom1-master\Amistom\Debug/../lib/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c:3328
  tmpccmr2 |= (uint16_t)(TIM_ICSelection << 8);
 80031b4:	893b      	ldrh	r3, [r7, #8]
 80031b6:	021b      	lsls	r3, r3, #8
 80031b8:	b29a      	uxth	r2, r3
 80031ba:	8afb      	ldrh	r3, [r7, #22]
 80031bc:	4313      	orrs	r3, r2
 80031be:	82fb      	strh	r3, [r7, #22]
E:\amistom1-master\amistom1-master\Amistom\Debug/../lib/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c:3329
  tmpccmr2 |= (uint16_t)(TIM_ICFilter << 12);
 80031c0:	88fb      	ldrh	r3, [r7, #6]
 80031c2:	031b      	lsls	r3, r3, #12
 80031c4:	b29a      	uxth	r2, r3
 80031c6:	8afb      	ldrh	r3, [r7, #22]
 80031c8:	4313      	orrs	r3, r2
 80031ca:	82fb      	strh	r3, [r7, #22]
E:\amistom1-master\amistom1-master\Amistom\Debug/../lib/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c:3332

  /* Select the Polarity and set the CC4E Bit */
  tmpccer &= (uint16_t)~(TIM_CCER_CC4P | TIM_CCER_CC4NP);
 80031cc:	8abb      	ldrh	r3, [r7, #20]
 80031ce:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 80031d2:	045b      	lsls	r3, r3, #17
 80031d4:	0c5b      	lsrs	r3, r3, #17
 80031d6:	82bb      	strh	r3, [r7, #20]
E:\amistom1-master\amistom1-master\Amistom\Debug/../lib/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c:3333
  tmpccer |= (uint16_t)(tmp | (uint16_t)TIM_CCER_CC4E);
 80031d8:	8a7a      	ldrh	r2, [r7, #18]
 80031da:	8abb      	ldrh	r3, [r7, #20]
 80031dc:	4313      	orrs	r3, r2
 80031de:	b29b      	uxth	r3, r3
 80031e0:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
 80031e4:	82bb      	strh	r3, [r7, #20]
E:\amistom1-master\amistom1-master\Amistom\Debug/../lib/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c:3336

  /* Write to TIMx CCMR2 and CCER registers */
  TIMx->CCMR2 = tmpccmr2;
 80031e6:	68fb      	ldr	r3, [r7, #12]
 80031e8:	8afa      	ldrh	r2, [r7, #22]
 80031ea:	839a      	strh	r2, [r3, #28]
E:\amistom1-master\amistom1-master\Amistom\Debug/../lib/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c:3337
  TIMx->CCER = tmpccer ;
 80031ec:	68fb      	ldr	r3, [r7, #12]
 80031ee:	8aba      	ldrh	r2, [r7, #20]
 80031f0:	841a      	strh	r2, [r3, #32]
E:\amistom1-master\amistom1-master\Amistom\Debug/../lib/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c:3338
}
 80031f2:	371c      	adds	r7, #28
 80031f4:	46bd      	mov	sp, r7
 80031f6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80031fa:	4770      	bx	lr

080031fc <USART_Init>:
USART_Init():
E:\amistom1-master\amistom1-master\Amistom\Debug/../lib/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_usart.c:228
  * @param  USART_InitStruct: pointer to a USART_InitTypeDef structure that contains
  *         the configuration information for the specified USART peripheral.
  * @retval None
  */
void USART_Init(USART_TypeDef* USARTx, USART_InitTypeDef* USART_InitStruct)
{
 80031fc:	b580      	push	{r7, lr}
 80031fe:	b08a      	sub	sp, #40	; 0x28
 8003200:	af00      	add	r7, sp, #0
 8003202:	6078      	str	r0, [r7, #4]
 8003204:	6039      	str	r1, [r7, #0]
E:\amistom1-master\amistom1-master\Amistom\Debug/../lib/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_usart.c:229
  uint32_t tmpreg = 0x00, apbclock = 0x00;
 8003206:	2300      	movs	r3, #0
 8003208:	627b      	str	r3, [r7, #36]	; 0x24
 800320a:	2300      	movs	r3, #0
 800320c:	623b      	str	r3, [r7, #32]
E:\amistom1-master\amistom1-master\Amistom\Debug/../lib/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_usart.c:230
  uint32_t integerdivider = 0x00;
 800320e:	2300      	movs	r3, #0
 8003210:	61fb      	str	r3, [r7, #28]
E:\amistom1-master\amistom1-master\Amistom\Debug/../lib/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_usart.c:231
  uint32_t fractionaldivider = 0x00;
 8003212:	2300      	movs	r3, #0
 8003214:	61bb      	str	r3, [r7, #24]
E:\amistom1-master\amistom1-master\Amistom\Debug/../lib/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_usart.c:250
  {
    assert_param(IS_USART_1236_PERIPH(USARTx));
  }

/*---------------------------- USART CR2 Configuration -----------------------*/
  tmpreg = USARTx->CR2;
 8003216:	687b      	ldr	r3, [r7, #4]
 8003218:	8a1b      	ldrh	r3, [r3, #16]
 800321a:	b29b      	uxth	r3, r3
 800321c:	627b      	str	r3, [r7, #36]	; 0x24
E:\amistom1-master\amistom1-master\Amistom\Debug/../lib/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_usart.c:253

  /* Clear STOP[13:12] bits */
  tmpreg &= (uint32_t)~((uint32_t)USART_CR2_STOP);
 800321e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003220:	f423 5340 	bic.w	r3, r3, #12288	; 0x3000
 8003224:	627b      	str	r3, [r7, #36]	; 0x24
E:\amistom1-master\amistom1-master\Amistom\Debug/../lib/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_usart.c:257

  /* Configure the USART Stop Bits, Clock, CPOL, CPHA and LastBit :
      Set STOP[13:12] bits according to USART_StopBits value */
  tmpreg |= (uint32_t)USART_InitStruct->USART_StopBits;
 8003226:	683b      	ldr	r3, [r7, #0]
 8003228:	88db      	ldrh	r3, [r3, #6]
 800322a:	461a      	mov	r2, r3
 800322c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800322e:	4313      	orrs	r3, r2
 8003230:	627b      	str	r3, [r7, #36]	; 0x24
E:\amistom1-master\amistom1-master\Amistom\Debug/../lib/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_usart.c:260
  
  /* Write to USART CR2 */
  USARTx->CR2 = (uint16_t)tmpreg;
 8003232:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003234:	b29a      	uxth	r2, r3
 8003236:	687b      	ldr	r3, [r7, #4]
 8003238:	821a      	strh	r2, [r3, #16]
E:\amistom1-master\amistom1-master\Amistom\Debug/../lib/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_usart.c:263

/*---------------------------- USART CR1 Configuration -----------------------*/
  tmpreg = USARTx->CR1;
 800323a:	687b      	ldr	r3, [r7, #4]
 800323c:	899b      	ldrh	r3, [r3, #12]
 800323e:	b29b      	uxth	r3, r3
 8003240:	627b      	str	r3, [r7, #36]	; 0x24
E:\amistom1-master\amistom1-master\Amistom\Debug/../lib/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_usart.c:266

  /* Clear M, PCE, PS, TE and RE bits */
  tmpreg &= (uint32_t)~((uint32_t)CR1_CLEAR_MASK);
 8003242:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003244:	f423 53b0 	bic.w	r3, r3, #5632	; 0x1600
 8003248:	f023 030c 	bic.w	r3, r3, #12
 800324c:	627b      	str	r3, [r7, #36]	; 0x24
E:\amistom1-master\amistom1-master\Amistom\Debug/../lib/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_usart.c:272

  /* Configure the USART Word Length, Parity and mode: 
     Set the M bits according to USART_WordLength value 
     Set PCE and PS bits according to USART_Parity value
     Set TE and RE bits according to USART_Mode value */
  tmpreg |= (uint32_t)USART_InitStruct->USART_WordLength | USART_InitStruct->USART_Parity |
 800324e:	683b      	ldr	r3, [r7, #0]
 8003250:	889a      	ldrh	r2, [r3, #4]
 8003252:	683b      	ldr	r3, [r7, #0]
 8003254:	891b      	ldrh	r3, [r3, #8]
 8003256:	4313      	orrs	r3, r2
 8003258:	b29a      	uxth	r2, r3
E:\amistom1-master\amistom1-master\Amistom\Debug/../lib/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_usart.c:273
            USART_InitStruct->USART_Mode;
 800325a:	683b      	ldr	r3, [r7, #0]
 800325c:	895b      	ldrh	r3, [r3, #10]
E:\amistom1-master\amistom1-master\Amistom\Debug/../lib/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_usart.c:272

  /* Configure the USART Word Length, Parity and mode: 
     Set the M bits according to USART_WordLength value 
     Set PCE and PS bits according to USART_Parity value
     Set TE and RE bits according to USART_Mode value */
  tmpreg |= (uint32_t)USART_InitStruct->USART_WordLength | USART_InitStruct->USART_Parity |
 800325e:	4313      	orrs	r3, r2
 8003260:	b29b      	uxth	r3, r3
 8003262:	461a      	mov	r2, r3
 8003264:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003266:	4313      	orrs	r3, r2
 8003268:	627b      	str	r3, [r7, #36]	; 0x24
E:\amistom1-master\amistom1-master\Amistom\Debug/../lib/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_usart.c:276
            USART_InitStruct->USART_Mode;

  /* Write to USART CR1 */
  USARTx->CR1 = (uint16_t)tmpreg;
 800326a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800326c:	b29a      	uxth	r2, r3
 800326e:	687b      	ldr	r3, [r7, #4]
 8003270:	819a      	strh	r2, [r3, #12]
E:\amistom1-master\amistom1-master\Amistom\Debug/../lib/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_usart.c:279

/*---------------------------- USART CR3 Configuration -----------------------*/  
  tmpreg = USARTx->CR3;
 8003272:	687b      	ldr	r3, [r7, #4]
 8003274:	8a9b      	ldrh	r3, [r3, #20]
 8003276:	b29b      	uxth	r3, r3
 8003278:	627b      	str	r3, [r7, #36]	; 0x24
E:\amistom1-master\amistom1-master\Amistom\Debug/../lib/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_usart.c:282

  /* Clear CTSE and RTSE bits */
  tmpreg &= (uint32_t)~((uint32_t)CR3_CLEAR_MASK);
 800327a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800327c:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8003280:	627b      	str	r3, [r7, #36]	; 0x24
E:\amistom1-master\amistom1-master\Amistom\Debug/../lib/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_usart.c:286

  /* Configure the USART HFC : 
      Set CTSE and RTSE bits according to USART_HardwareFlowControl value */
  tmpreg |= USART_InitStruct->USART_HardwareFlowControl;
 8003282:	683b      	ldr	r3, [r7, #0]
 8003284:	899b      	ldrh	r3, [r3, #12]
 8003286:	461a      	mov	r2, r3
 8003288:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800328a:	4313      	orrs	r3, r2
 800328c:	627b      	str	r3, [r7, #36]	; 0x24
E:\amistom1-master\amistom1-master\Amistom\Debug/../lib/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_usart.c:289

  /* Write to USART CR3 */
  USARTx->CR3 = (uint16_t)tmpreg;
 800328e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003290:	b29a      	uxth	r2, r3
 8003292:	687b      	ldr	r3, [r7, #4]
 8003294:	829a      	strh	r2, [r3, #20]
E:\amistom1-master\amistom1-master\Amistom\Debug/../lib/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_usart.c:293

/*---------------------------- USART BRR Configuration -----------------------*/
  /* Configure the USART Baud Rate */
  RCC_GetClocksFreq(&RCC_ClocksStatus);
 8003296:	f107 0308 	add.w	r3, r7, #8
 800329a:	4618      	mov	r0, r3
 800329c:	f7ff fb5a 	bl	8002954 <RCC_GetClocksFreq>
E:\amistom1-master\amistom1-master\Amistom\Debug/../lib/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_usart.c:295

  if ((USARTx == USART1) || (USARTx == USART6))
 80032a0:	687b      	ldr	r3, [r7, #4]
 80032a2:	4a31      	ldr	r2, [pc, #196]	; (8003368 <USART_Init+0x16c>)
 80032a4:	4293      	cmp	r3, r2
 80032a6:	d003      	beq.n	80032b0 <USART_Init+0xb4>
E:\amistom1-master\amistom1-master\Amistom\Debug/../lib/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_usart.c:295 (discriminator 1)
 80032a8:	687b      	ldr	r3, [r7, #4]
 80032aa:	4a30      	ldr	r2, [pc, #192]	; (800336c <USART_Init+0x170>)
 80032ac:	4293      	cmp	r3, r2
 80032ae:	d102      	bne.n	80032b6 <USART_Init+0xba>
E:\amistom1-master\amistom1-master\Amistom\Debug/../lib/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_usart.c:297
  {
    apbclock = RCC_ClocksStatus.PCLK2_Frequency;
 80032b0:	697b      	ldr	r3, [r7, #20]
 80032b2:	623b      	str	r3, [r7, #32]
 80032b4:	e001      	b.n	80032ba <USART_Init+0xbe>
E:\amistom1-master\amistom1-master\Amistom\Debug/../lib/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_usart.c:301
  }
  else
  {
    apbclock = RCC_ClocksStatus.PCLK1_Frequency;
 80032b6:	693b      	ldr	r3, [r7, #16]
 80032b8:	623b      	str	r3, [r7, #32]
E:\amistom1-master\amistom1-master\Amistom\Debug/../lib/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_usart.c:305
  }
  
  /* Determine the integer part */
  if ((USARTx->CR1 & USART_CR1_OVER8) != 0)
 80032ba:	687b      	ldr	r3, [r7, #4]
 80032bc:	899b      	ldrh	r3, [r3, #12]
 80032be:	b29b      	uxth	r3, r3
 80032c0:	b29b      	uxth	r3, r3
 80032c2:	b21b      	sxth	r3, r3
 80032c4:	2b00      	cmp	r3, #0
 80032c6:	da0c      	bge.n	80032e2 <USART_Init+0xe6>
E:\amistom1-master\amistom1-master\Amistom\Debug/../lib/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_usart.c:308
  {
    /* Integer part computing in case Oversampling mode is 8 Samples */
    integerdivider = ((25 * apbclock) / (2 * (USART_InitStruct->USART_BaudRate)));    
 80032c8:	6a3a      	ldr	r2, [r7, #32]
 80032ca:	4613      	mov	r3, r2
 80032cc:	009b      	lsls	r3, r3, #2
 80032ce:	4413      	add	r3, r2
 80032d0:	009a      	lsls	r2, r3, #2
 80032d2:	441a      	add	r2, r3
 80032d4:	683b      	ldr	r3, [r7, #0]
 80032d6:	681b      	ldr	r3, [r3, #0]
 80032d8:	005b      	lsls	r3, r3, #1
 80032da:	fbb2 f3f3 	udiv	r3, r2, r3
 80032de:	61fb      	str	r3, [r7, #28]
 80032e0:	e00b      	b.n	80032fa <USART_Init+0xfe>
E:\amistom1-master\amistom1-master\Amistom\Debug/../lib/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_usart.c:313
  }
  else /* if ((USARTx->CR1 & USART_CR1_OVER8) == 0) */
  {
    /* Integer part computing in case Oversampling mode is 16 Samples */
    integerdivider = ((25 * apbclock) / (4 * (USART_InitStruct->USART_BaudRate)));    
 80032e2:	6a3a      	ldr	r2, [r7, #32]
 80032e4:	4613      	mov	r3, r2
 80032e6:	009b      	lsls	r3, r3, #2
 80032e8:	4413      	add	r3, r2
 80032ea:	009a      	lsls	r2, r3, #2
 80032ec:	441a      	add	r2, r3
 80032ee:	683b      	ldr	r3, [r7, #0]
 80032f0:	681b      	ldr	r3, [r3, #0]
 80032f2:	009b      	lsls	r3, r3, #2
 80032f4:	fbb2 f3f3 	udiv	r3, r2, r3
 80032f8:	61fb      	str	r3, [r7, #28]
E:\amistom1-master\amistom1-master\Amistom\Debug/../lib/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_usart.c:315
  }
  tmpreg = (integerdivider / 100) << 4;
 80032fa:	69fb      	ldr	r3, [r7, #28]
 80032fc:	4a1c      	ldr	r2, [pc, #112]	; (8003370 <USART_Init+0x174>)
 80032fe:	fba2 2303 	umull	r2, r3, r2, r3
 8003302:	095b      	lsrs	r3, r3, #5
 8003304:	011b      	lsls	r3, r3, #4
 8003306:	627b      	str	r3, [r7, #36]	; 0x24
E:\amistom1-master\amistom1-master\Amistom\Debug/../lib/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_usart.c:318

  /* Determine the fractional part */
  fractionaldivider = integerdivider - (100 * (tmpreg >> 4));
 8003308:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800330a:	091b      	lsrs	r3, r3, #4
 800330c:	2264      	movs	r2, #100	; 0x64
 800330e:	fb02 f303 	mul.w	r3, r2, r3
 8003312:	69fa      	ldr	r2, [r7, #28]
 8003314:	1ad3      	subs	r3, r2, r3
 8003316:	61bb      	str	r3, [r7, #24]
E:\amistom1-master\amistom1-master\Amistom\Debug/../lib/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_usart.c:321

  /* Implement the fractional part in the register */
  if ((USARTx->CR1 & USART_CR1_OVER8) != 0)
 8003318:	687b      	ldr	r3, [r7, #4]
 800331a:	899b      	ldrh	r3, [r3, #12]
 800331c:	b29b      	uxth	r3, r3
 800331e:	b29b      	uxth	r3, r3
 8003320:	b21b      	sxth	r3, r3
 8003322:	2b00      	cmp	r3, #0
 8003324:	da0c      	bge.n	8003340 <USART_Init+0x144>
E:\amistom1-master\amistom1-master\Amistom\Debug/../lib/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_usart.c:323
  {
    tmpreg |= ((((fractionaldivider * 8) + 50) / 100)) & ((uint8_t)0x07);
 8003326:	69bb      	ldr	r3, [r7, #24]
 8003328:	00db      	lsls	r3, r3, #3
 800332a:	3332      	adds	r3, #50	; 0x32
 800332c:	4a10      	ldr	r2, [pc, #64]	; (8003370 <USART_Init+0x174>)
 800332e:	fba2 2303 	umull	r2, r3, r2, r3
 8003332:	095b      	lsrs	r3, r3, #5
 8003334:	f003 0307 	and.w	r3, r3, #7
 8003338:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800333a:	4313      	orrs	r3, r2
 800333c:	627b      	str	r3, [r7, #36]	; 0x24
 800333e:	e00b      	b.n	8003358 <USART_Init+0x15c>
E:\amistom1-master\amistom1-master\Amistom\Debug/../lib/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_usart.c:327
  }
  else /* if ((USARTx->CR1 & USART_CR1_OVER8) == 0) */
  {
    tmpreg |= ((((fractionaldivider * 16) + 50) / 100)) & ((uint8_t)0x0F);
 8003340:	69bb      	ldr	r3, [r7, #24]
 8003342:	011b      	lsls	r3, r3, #4
 8003344:	3332      	adds	r3, #50	; 0x32
 8003346:	4a0a      	ldr	r2, [pc, #40]	; (8003370 <USART_Init+0x174>)
 8003348:	fba2 2303 	umull	r2, r3, r2, r3
 800334c:	095b      	lsrs	r3, r3, #5
 800334e:	f003 030f 	and.w	r3, r3, #15
 8003352:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8003354:	4313      	orrs	r3, r2
 8003356:	627b      	str	r3, [r7, #36]	; 0x24
E:\amistom1-master\amistom1-master\Amistom\Debug/../lib/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_usart.c:331
  }
  
  /* Write to USART BRR register */
  USARTx->BRR = (uint16_t)tmpreg;
 8003358:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800335a:	b29a      	uxth	r2, r3
 800335c:	687b      	ldr	r3, [r7, #4]
 800335e:	811a      	strh	r2, [r3, #8]
E:\amistom1-master\amistom1-master\Amistom\Debug/../lib/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_usart.c:332
}
 8003360:	3728      	adds	r7, #40	; 0x28
 8003362:	46bd      	mov	sp, r7
 8003364:	bd80      	pop	{r7, pc}
 8003366:	bf00      	nop
 8003368:	40011000 	.word	0x40011000
 800336c:	40011400 	.word	0x40011400
 8003370:	51eb851f 	.word	0x51eb851f

08003374 <USART_Cmd>:
USART_Cmd():
E:\amistom1-master\amistom1-master\Amistom\Debug/../lib/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_usart.c:409
  * @param  NewState: new state of the USARTx peripheral.
  *          This parameter can be: ENABLE or DISABLE.
  * @retval None
  */
void USART_Cmd(USART_TypeDef* USARTx, FunctionalState NewState)
{
 8003374:	b480      	push	{r7}
 8003376:	b083      	sub	sp, #12
 8003378:	af00      	add	r7, sp, #0
 800337a:	6078      	str	r0, [r7, #4]
 800337c:	460b      	mov	r3, r1
 800337e:	70fb      	strb	r3, [r7, #3]
E:\amistom1-master\amistom1-master\Amistom\Debug/../lib/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_usart.c:414
  /* Check the parameters */
  assert_param(IS_USART_ALL_PERIPH(USARTx));
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  
  if (NewState != DISABLE)
 8003380:	78fb      	ldrb	r3, [r7, #3]
 8003382:	2b00      	cmp	r3, #0
 8003384:	d008      	beq.n	8003398 <USART_Cmd+0x24>
E:\amistom1-master\amistom1-master\Amistom\Debug/../lib/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_usart.c:417
  {
    /* Enable the selected USART by setting the UE bit in the CR1 register */
    USARTx->CR1 |= USART_CR1_UE;
 8003386:	687b      	ldr	r3, [r7, #4]
 8003388:	899b      	ldrh	r3, [r3, #12]
 800338a:	b29b      	uxth	r3, r3
 800338c:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
 8003390:	b29a      	uxth	r2, r3
 8003392:	687b      	ldr	r3, [r7, #4]
 8003394:	819a      	strh	r2, [r3, #12]
 8003396:	e007      	b.n	80033a8 <USART_Cmd+0x34>
E:\amistom1-master\amistom1-master\Amistom\Debug/../lib/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_usart.c:422
  }
  else
  {
    /* Disable the selected USART by clearing the UE bit in the CR1 register */
    USARTx->CR1 &= (uint16_t)~((uint16_t)USART_CR1_UE);
 8003398:	687b      	ldr	r3, [r7, #4]
 800339a:	899b      	ldrh	r3, [r3, #12]
 800339c:	b29b      	uxth	r3, r3
 800339e:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 80033a2:	b29a      	uxth	r2, r3
 80033a4:	687b      	ldr	r3, [r7, #4]
 80033a6:	819a      	strh	r2, [r3, #12]
E:\amistom1-master\amistom1-master\Amistom\Debug/../lib/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_usart.c:424
  }
}
 80033a8:	370c      	adds	r7, #12
 80033aa:	46bd      	mov	sp, r7
 80033ac:	f85d 7b04 	ldr.w	r7, [sp], #4
 80033b0:	4770      	bx	lr
 80033b2:	bf00      	nop

080033b4 <USART_SendData>:
USART_SendData():
E:\amistom1-master\amistom1-master\Amistom\Debug/../lib/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_usart.c:539
  *         UART peripheral.
  * @param  Data: the data to transmit.
  * @retval None
  */
void USART_SendData(USART_TypeDef* USARTx, uint16_t Data)
{
 80033b4:	b480      	push	{r7}
 80033b6:	b083      	sub	sp, #12
 80033b8:	af00      	add	r7, sp, #0
 80033ba:	6078      	str	r0, [r7, #4]
 80033bc:	460b      	mov	r3, r1
 80033be:	807b      	strh	r3, [r7, #2]
E:\amistom1-master\amistom1-master\Amistom\Debug/../lib/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_usart.c:545
  /* Check the parameters */
  assert_param(IS_USART_ALL_PERIPH(USARTx));
  assert_param(IS_USART_DATA(Data)); 
    
  /* Transmit Data */
  USARTx->DR = (Data & (uint16_t)0x01FF);
 80033c0:	887b      	ldrh	r3, [r7, #2]
 80033c2:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80033c6:	b29a      	uxth	r2, r3
 80033c8:	687b      	ldr	r3, [r7, #4]
 80033ca:	809a      	strh	r2, [r3, #4]
E:\amistom1-master\amistom1-master\Amistom\Debug/../lib/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_usart.c:546
}
 80033cc:	370c      	adds	r7, #12
 80033ce:	46bd      	mov	sp, r7
 80033d0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80033d4:	4770      	bx	lr
 80033d6:	bf00      	nop

080033d8 <USART_ITConfig>:
USART_ITConfig():
E:\amistom1-master\amistom1-master\Amistom\Debug/../lib/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_usart.c:1209
  * @param  NewState: new state of the specified USARTx interrupts.
  *          This parameter can be: ENABLE or DISABLE.
  * @retval None
  */
void USART_ITConfig(USART_TypeDef* USARTx, uint16_t USART_IT, FunctionalState NewState)
{
 80033d8:	b480      	push	{r7}
 80033da:	b087      	sub	sp, #28
 80033dc:	af00      	add	r7, sp, #0
 80033de:	6078      	str	r0, [r7, #4]
 80033e0:	460b      	mov	r3, r1
 80033e2:	807b      	strh	r3, [r7, #2]
 80033e4:	4613      	mov	r3, r2
 80033e6:	707b      	strb	r3, [r7, #1]
E:\amistom1-master\amistom1-master\Amistom\Debug/../lib/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_usart.c:1210
  uint32_t usartreg = 0x00, itpos = 0x00, itmask = 0x00;
 80033e8:	2300      	movs	r3, #0
 80033ea:	613b      	str	r3, [r7, #16]
 80033ec:	2300      	movs	r3, #0
 80033ee:	60fb      	str	r3, [r7, #12]
 80033f0:	2300      	movs	r3, #0
 80033f2:	60bb      	str	r3, [r7, #8]
E:\amistom1-master\amistom1-master\Amistom\Debug/../lib/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_usart.c:1211
  uint32_t usartxbase = 0x00;
 80033f4:	2300      	movs	r3, #0
 80033f6:	617b      	str	r3, [r7, #20]
E:\amistom1-master\amistom1-master\Amistom\Debug/../lib/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_usart.c:1223
  if (USART_IT == USART_IT_CTS)
  {
    assert_param(IS_USART_1236_PERIPH(USARTx));
  } 
    
  usartxbase = (uint32_t)USARTx;
 80033f8:	687b      	ldr	r3, [r7, #4]
 80033fa:	617b      	str	r3, [r7, #20]
E:\amistom1-master\amistom1-master\Amistom\Debug/../lib/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_usart.c:1226

  /* Get the USART register index */
  usartreg = (((uint8_t)USART_IT) >> 0x05);
 80033fc:	887b      	ldrh	r3, [r7, #2]
 80033fe:	b2db      	uxtb	r3, r3
 8003400:	095b      	lsrs	r3, r3, #5
 8003402:	b2db      	uxtb	r3, r3
 8003404:	613b      	str	r3, [r7, #16]
E:\amistom1-master\amistom1-master\Amistom\Debug/../lib/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_usart.c:1229

  /* Get the interrupt position */
  itpos = USART_IT & IT_MASK;
 8003406:	887b      	ldrh	r3, [r7, #2]
 8003408:	f003 031f 	and.w	r3, r3, #31
 800340c:	60fb      	str	r3, [r7, #12]
E:\amistom1-master\amistom1-master\Amistom\Debug/../lib/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_usart.c:1230
  itmask = (((uint32_t)0x01) << itpos);
 800340e:	68fb      	ldr	r3, [r7, #12]
 8003410:	2201      	movs	r2, #1
 8003412:	fa02 f303 	lsl.w	r3, r2, r3
 8003416:	60bb      	str	r3, [r7, #8]
E:\amistom1-master\amistom1-master\Amistom\Debug/../lib/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_usart.c:1232
    
  if (usartreg == 0x01) /* The IT is in CR1 register */
 8003418:	693b      	ldr	r3, [r7, #16]
 800341a:	2b01      	cmp	r3, #1
 800341c:	d103      	bne.n	8003426 <USART_ITConfig+0x4e>
E:\amistom1-master\amistom1-master\Amistom\Debug/../lib/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_usart.c:1234
  {
    usartxbase += 0x0C;
 800341e:	697b      	ldr	r3, [r7, #20]
 8003420:	330c      	adds	r3, #12
 8003422:	617b      	str	r3, [r7, #20]
 8003424:	e009      	b.n	800343a <USART_ITConfig+0x62>
E:\amistom1-master\amistom1-master\Amistom\Debug/../lib/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_usart.c:1236
  }
  else if (usartreg == 0x02) /* The IT is in CR2 register */
 8003426:	693b      	ldr	r3, [r7, #16]
 8003428:	2b02      	cmp	r3, #2
 800342a:	d103      	bne.n	8003434 <USART_ITConfig+0x5c>
E:\amistom1-master\amistom1-master\Amistom\Debug/../lib/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_usart.c:1238
  {
    usartxbase += 0x10;
 800342c:	697b      	ldr	r3, [r7, #20]
 800342e:	3310      	adds	r3, #16
 8003430:	617b      	str	r3, [r7, #20]
 8003432:	e002      	b.n	800343a <USART_ITConfig+0x62>
E:\amistom1-master\amistom1-master\Amistom\Debug/../lib/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_usart.c:1242
  }
  else /* The IT is in CR3 register */
  {
    usartxbase += 0x14; 
 8003434:	697b      	ldr	r3, [r7, #20]
 8003436:	3314      	adds	r3, #20
 8003438:	617b      	str	r3, [r7, #20]
E:\amistom1-master\amistom1-master\Amistom\Debug/../lib/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_usart.c:1244
  }
  if (NewState != DISABLE)
 800343a:	787b      	ldrb	r3, [r7, #1]
 800343c:	2b00      	cmp	r3, #0
 800343e:	d006      	beq.n	800344e <USART_ITConfig+0x76>
E:\amistom1-master\amistom1-master\Amistom\Debug/../lib/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_usart.c:1246
  {
    *(__IO uint32_t*)usartxbase  |= itmask;
 8003440:	697b      	ldr	r3, [r7, #20]
 8003442:	697a      	ldr	r2, [r7, #20]
 8003444:	6811      	ldr	r1, [r2, #0]
 8003446:	68ba      	ldr	r2, [r7, #8]
 8003448:	430a      	orrs	r2, r1
 800344a:	601a      	str	r2, [r3, #0]
 800344c:	e006      	b.n	800345c <USART_ITConfig+0x84>
E:\amistom1-master\amistom1-master\Amistom\Debug/../lib/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_usart.c:1250
  }
  else
  {
    *(__IO uint32_t*)usartxbase &= ~itmask;
 800344e:	697b      	ldr	r3, [r7, #20]
 8003450:	697a      	ldr	r2, [r7, #20]
 8003452:	6811      	ldr	r1, [r2, #0]
 8003454:	68ba      	ldr	r2, [r7, #8]
 8003456:	43d2      	mvns	r2, r2
 8003458:	400a      	ands	r2, r1
 800345a:	601a      	str	r2, [r3, #0]
E:\amistom1-master\amistom1-master\Amistom\Debug/../lib/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_usart.c:1252
  }
}
 800345c:	371c      	adds	r7, #28
 800345e:	46bd      	mov	sp, r7
 8003460:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003464:	4770      	bx	lr
 8003466:	bf00      	nop

08003468 <USART_GetFlagStatus>:
USART_GetFlagStatus():
E:\amistom1-master\amistom1-master\Amistom\Debug/../lib/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_usart.c:1273
  *            @arg USART_FLAG_FE:   Framing Error flag
  *            @arg USART_FLAG_PE:   Parity Error flag
  * @retval The new state of USART_FLAG (SET or RESET).
  */
FlagStatus USART_GetFlagStatus(USART_TypeDef* USARTx, uint16_t USART_FLAG)
{
 8003468:	b480      	push	{r7}
 800346a:	b085      	sub	sp, #20
 800346c:	af00      	add	r7, sp, #0
 800346e:	6078      	str	r0, [r7, #4]
 8003470:	460b      	mov	r3, r1
 8003472:	807b      	strh	r3, [r7, #2]
E:\amistom1-master\amistom1-master\Amistom\Debug/../lib/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_usart.c:1274
  FlagStatus bitstatus = RESET;
 8003474:	2300      	movs	r3, #0
 8003476:	73fb      	strb	r3, [r7, #15]
E:\amistom1-master\amistom1-master\Amistom\Debug/../lib/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_usart.c:1285
  if (USART_FLAG == USART_FLAG_CTS)
  {
    assert_param(IS_USART_1236_PERIPH(USARTx));
  } 
    
  if ((USARTx->SR & USART_FLAG) != (uint16_t)RESET)
 8003478:	687b      	ldr	r3, [r7, #4]
 800347a:	881b      	ldrh	r3, [r3, #0]
 800347c:	b29a      	uxth	r2, r3
 800347e:	887b      	ldrh	r3, [r7, #2]
 8003480:	4013      	ands	r3, r2
 8003482:	b29b      	uxth	r3, r3
 8003484:	2b00      	cmp	r3, #0
 8003486:	d002      	beq.n	800348e <USART_GetFlagStatus+0x26>
E:\amistom1-master\amistom1-master\Amistom\Debug/../lib/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_usart.c:1287
  {
    bitstatus = SET;
 8003488:	2301      	movs	r3, #1
 800348a:	73fb      	strb	r3, [r7, #15]
 800348c:	e001      	b.n	8003492 <USART_GetFlagStatus+0x2a>
E:\amistom1-master\amistom1-master\Amistom\Debug/../lib/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_usart.c:1291
  }
  else
  {
    bitstatus = RESET;
 800348e:	2300      	movs	r3, #0
 8003490:	73fb      	strb	r3, [r7, #15]
E:\amistom1-master\amistom1-master\Amistom\Debug/../lib/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_usart.c:1293
  }
  return bitstatus;
 8003492:	7bfb      	ldrb	r3, [r7, #15]
E:\amistom1-master\amistom1-master\Amistom\Debug/../lib/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_usart.c:1294
}
 8003494:	4618      	mov	r0, r3
 8003496:	3714      	adds	r7, #20
 8003498:	46bd      	mov	sp, r7
 800349a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800349e:	4770      	bx	lr

080034a0 <USART_GetITStatus>:
USART_GetITStatus():
E:\amistom1-master\amistom1-master\Amistom\Debug/../lib/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_usart.c:1356
  *            @arg USART_IT_FE:   Framing Error interrupt
  *            @arg USART_IT_PE:   Parity Error interrupt
  * @retval The new state of USART_IT (SET or RESET).
  */
ITStatus USART_GetITStatus(USART_TypeDef* USARTx, uint16_t USART_IT)
{
 80034a0:	b480      	push	{r7}
 80034a2:	b087      	sub	sp, #28
 80034a4:	af00      	add	r7, sp, #0
 80034a6:	6078      	str	r0, [r7, #4]
 80034a8:	460b      	mov	r3, r1
 80034aa:	807b      	strh	r3, [r7, #2]
E:\amistom1-master\amistom1-master\Amistom\Debug/../lib/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_usart.c:1357
  uint32_t bitpos = 0x00, itmask = 0x00, usartreg = 0x00;
 80034ac:	2300      	movs	r3, #0
 80034ae:	60fb      	str	r3, [r7, #12]
 80034b0:	2300      	movs	r3, #0
 80034b2:	617b      	str	r3, [r7, #20]
 80034b4:	2300      	movs	r3, #0
 80034b6:	60bb      	str	r3, [r7, #8]
E:\amistom1-master\amistom1-master\Amistom\Debug/../lib/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_usart.c:1358
  ITStatus bitstatus = RESET;
 80034b8:	2300      	movs	r3, #0
 80034ba:	74fb      	strb	r3, [r7, #19]
E:\amistom1-master\amistom1-master\Amistom\Debug/../lib/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_usart.c:1370
  {
    assert_param(IS_USART_1236_PERIPH(USARTx));
  } 
    
  /* Get the USART register index */
  usartreg = (((uint8_t)USART_IT) >> 0x05);
 80034bc:	887b      	ldrh	r3, [r7, #2]
 80034be:	b2db      	uxtb	r3, r3
 80034c0:	095b      	lsrs	r3, r3, #5
 80034c2:	b2db      	uxtb	r3, r3
 80034c4:	60bb      	str	r3, [r7, #8]
E:\amistom1-master\amistom1-master\Amistom\Debug/../lib/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_usart.c:1372
  /* Get the interrupt position */
  itmask = USART_IT & IT_MASK;
 80034c6:	887b      	ldrh	r3, [r7, #2]
 80034c8:	f003 031f 	and.w	r3, r3, #31
 80034cc:	617b      	str	r3, [r7, #20]
E:\amistom1-master\amistom1-master\Amistom\Debug/../lib/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_usart.c:1373
  itmask = (uint32_t)0x01 << itmask;
 80034ce:	697b      	ldr	r3, [r7, #20]
 80034d0:	2201      	movs	r2, #1
 80034d2:	fa02 f303 	lsl.w	r3, r2, r3
 80034d6:	617b      	str	r3, [r7, #20]
E:\amistom1-master\amistom1-master\Amistom\Debug/../lib/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_usart.c:1375
  
  if (usartreg == 0x01) /* The IT  is in CR1 register */
 80034d8:	68bb      	ldr	r3, [r7, #8]
 80034da:	2b01      	cmp	r3, #1
 80034dc:	d107      	bne.n	80034ee <USART_GetITStatus+0x4e>
E:\amistom1-master\amistom1-master\Amistom\Debug/../lib/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_usart.c:1377
  {
    itmask &= USARTx->CR1;
 80034de:	687b      	ldr	r3, [r7, #4]
 80034e0:	899b      	ldrh	r3, [r3, #12]
 80034e2:	b29b      	uxth	r3, r3
 80034e4:	461a      	mov	r2, r3
 80034e6:	697b      	ldr	r3, [r7, #20]
 80034e8:	4013      	ands	r3, r2
 80034ea:	617b      	str	r3, [r7, #20]
 80034ec:	e011      	b.n	8003512 <USART_GetITStatus+0x72>
E:\amistom1-master\amistom1-master\Amistom\Debug/../lib/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_usart.c:1379
  }
  else if (usartreg == 0x02) /* The IT  is in CR2 register */
 80034ee:	68bb      	ldr	r3, [r7, #8]
 80034f0:	2b02      	cmp	r3, #2
 80034f2:	d107      	bne.n	8003504 <USART_GetITStatus+0x64>
E:\amistom1-master\amistom1-master\Amistom\Debug/../lib/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_usart.c:1381
  {
    itmask &= USARTx->CR2;
 80034f4:	687b      	ldr	r3, [r7, #4]
 80034f6:	8a1b      	ldrh	r3, [r3, #16]
 80034f8:	b29b      	uxth	r3, r3
 80034fa:	461a      	mov	r2, r3
 80034fc:	697b      	ldr	r3, [r7, #20]
 80034fe:	4013      	ands	r3, r2
 8003500:	617b      	str	r3, [r7, #20]
 8003502:	e006      	b.n	8003512 <USART_GetITStatus+0x72>
E:\amistom1-master\amistom1-master\Amistom\Debug/../lib/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_usart.c:1385
  }
  else /* The IT  is in CR3 register */
  {
    itmask &= USARTx->CR3;
 8003504:	687b      	ldr	r3, [r7, #4]
 8003506:	8a9b      	ldrh	r3, [r3, #20]
 8003508:	b29b      	uxth	r3, r3
 800350a:	461a      	mov	r2, r3
 800350c:	697b      	ldr	r3, [r7, #20]
 800350e:	4013      	ands	r3, r2
 8003510:	617b      	str	r3, [r7, #20]
E:\amistom1-master\amistom1-master\Amistom\Debug/../lib/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_usart.c:1388
  }
  
  bitpos = USART_IT >> 0x08;
 8003512:	887b      	ldrh	r3, [r7, #2]
 8003514:	0a1b      	lsrs	r3, r3, #8
 8003516:	b29b      	uxth	r3, r3
 8003518:	60fb      	str	r3, [r7, #12]
E:\amistom1-master\amistom1-master\Amistom\Debug/../lib/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_usart.c:1389
  bitpos = (uint32_t)0x01 << bitpos;
 800351a:	68fb      	ldr	r3, [r7, #12]
 800351c:	2201      	movs	r2, #1
 800351e:	fa02 f303 	lsl.w	r3, r2, r3
 8003522:	60fb      	str	r3, [r7, #12]
E:\amistom1-master\amistom1-master\Amistom\Debug/../lib/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_usart.c:1390
  bitpos &= USARTx->SR;
 8003524:	687b      	ldr	r3, [r7, #4]
 8003526:	881b      	ldrh	r3, [r3, #0]
 8003528:	b29b      	uxth	r3, r3
 800352a:	461a      	mov	r2, r3
 800352c:	68fb      	ldr	r3, [r7, #12]
 800352e:	4013      	ands	r3, r2
 8003530:	60fb      	str	r3, [r7, #12]
E:\amistom1-master\amistom1-master\Amistom\Debug/../lib/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_usart.c:1391
  if ((itmask != (uint16_t)RESET)&&(bitpos != (uint16_t)RESET))
 8003532:	697b      	ldr	r3, [r7, #20]
 8003534:	2b00      	cmp	r3, #0
 8003536:	d005      	beq.n	8003544 <USART_GetITStatus+0xa4>
E:\amistom1-master\amistom1-master\Amistom\Debug/../lib/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_usart.c:1391 (discriminator 1)
 8003538:	68fb      	ldr	r3, [r7, #12]
 800353a:	2b00      	cmp	r3, #0
 800353c:	d002      	beq.n	8003544 <USART_GetITStatus+0xa4>
E:\amistom1-master\amistom1-master\Amistom\Debug/../lib/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_usart.c:1393
  {
    bitstatus = SET;
 800353e:	2301      	movs	r3, #1
 8003540:	74fb      	strb	r3, [r7, #19]
 8003542:	e001      	b.n	8003548 <USART_GetITStatus+0xa8>
E:\amistom1-master\amistom1-master\Amistom\Debug/../lib/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_usart.c:1397
  }
  else
  {
    bitstatus = RESET;
 8003544:	2300      	movs	r3, #0
 8003546:	74fb      	strb	r3, [r7, #19]
E:\amistom1-master\amistom1-master\Amistom\Debug/../lib/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_usart.c:1400
  }
  
  return bitstatus;  
 8003548:	7cfb      	ldrb	r3, [r7, #19]
E:\amistom1-master\amistom1-master\Amistom\Debug/../lib/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_usart.c:1401
}
 800354a:	4618      	mov	r0, r3
 800354c:	371c      	adds	r7, #28
 800354e:	46bd      	mov	sp, r7
 8003550:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003554:	4770      	bx	lr
 8003556:	bf00      	nop

08003558 <register_fini>:
register_fini():
 8003558:	4b02      	ldr	r3, [pc, #8]	; (8003564 <register_fini+0xc>)
 800355a:	b113      	cbz	r3, 8003562 <register_fini+0xa>
 800355c:	4802      	ldr	r0, [pc, #8]	; (8003568 <register_fini+0x10>)
 800355e:	f000 b805 	b.w	800356c <atexit>
 8003562:	4770      	bx	lr
 8003564:	00000000 	.word	0x00000000
 8003568:	08003579 	.word	0x08003579

0800356c <atexit>:
atexit():
 800356c:	4601      	mov	r1, r0
 800356e:	2000      	movs	r0, #0
 8003570:	4602      	mov	r2, r0
 8003572:	4603      	mov	r3, r0
 8003574:	f000 b816 	b.w	80035a4 <__register_exitproc>

08003578 <__libc_fini_array>:
__libc_fini_array():
 8003578:	b538      	push	{r3, r4, r5, lr}
 800357a:	4b08      	ldr	r3, [pc, #32]	; (800359c <__libc_fini_array+0x24>)
 800357c:	4d08      	ldr	r5, [pc, #32]	; (80035a0 <__libc_fini_array+0x28>)
 800357e:	1aed      	subs	r5, r5, r3
 8003580:	10ac      	asrs	r4, r5, #2
 8003582:	bf18      	it	ne
 8003584:	18ed      	addne	r5, r5, r3
 8003586:	d005      	beq.n	8003594 <__libc_fini_array+0x1c>
 8003588:	3c01      	subs	r4, #1
 800358a:	f855 3d04 	ldr.w	r3, [r5, #-4]!
 800358e:	4798      	blx	r3
 8003590:	2c00      	cmp	r4, #0
 8003592:	d1f9      	bne.n	8003588 <__libc_fini_array+0x10>
 8003594:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8003598:	f000 b864 	b.w	8003664 <_fini>
 800359c:	08003678 	.word	0x08003678
 80035a0:	0800367c 	.word	0x0800367c

080035a4 <__register_exitproc>:
__register_exitproc():
 80035a4:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80035a8:	4c25      	ldr	r4, [pc, #148]	; (8003640 <__register_exitproc+0x9c>)
 80035aa:	6825      	ldr	r5, [r4, #0]
 80035ac:	f8d5 4148 	ldr.w	r4, [r5, #328]	; 0x148
 80035b0:	4606      	mov	r6, r0
 80035b2:	4688      	mov	r8, r1
 80035b4:	4692      	mov	sl, r2
 80035b6:	4699      	mov	r9, r3
 80035b8:	b3cc      	cbz	r4, 800362e <__register_exitproc+0x8a>
 80035ba:	6860      	ldr	r0, [r4, #4]
 80035bc:	281f      	cmp	r0, #31
 80035be:	dc18      	bgt.n	80035f2 <__register_exitproc+0x4e>
 80035c0:	1c43      	adds	r3, r0, #1
 80035c2:	b17e      	cbz	r6, 80035e4 <__register_exitproc+0x40>
 80035c4:	eb04 0580 	add.w	r5, r4, r0, lsl #2
 80035c8:	2101      	movs	r1, #1
 80035ca:	f8c5 a088 	str.w	sl, [r5, #136]	; 0x88
 80035ce:	f8d4 7188 	ldr.w	r7, [r4, #392]	; 0x188
 80035d2:	fa01 f200 	lsl.w	r2, r1, r0
 80035d6:	4317      	orrs	r7, r2
 80035d8:	2e02      	cmp	r6, #2
 80035da:	f8c4 7188 	str.w	r7, [r4, #392]	; 0x188
 80035de:	f8c5 9108 	str.w	r9, [r5, #264]	; 0x108
 80035e2:	d01e      	beq.n	8003622 <__register_exitproc+0x7e>
 80035e4:	3002      	adds	r0, #2
 80035e6:	6063      	str	r3, [r4, #4]
 80035e8:	f844 8020 	str.w	r8, [r4, r0, lsl #2]
 80035ec:	2000      	movs	r0, #0
 80035ee:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80035f2:	4b14      	ldr	r3, [pc, #80]	; (8003644 <__register_exitproc+0xa0>)
 80035f4:	b303      	cbz	r3, 8003638 <__register_exitproc+0x94>
 80035f6:	f44f 70c8 	mov.w	r0, #400	; 0x190
 80035fa:	f3af 8000 	nop.w
 80035fe:	4604      	mov	r4, r0
 8003600:	b1d0      	cbz	r0, 8003638 <__register_exitproc+0x94>
 8003602:	f8d5 3148 	ldr.w	r3, [r5, #328]	; 0x148
 8003606:	2700      	movs	r7, #0
 8003608:	e880 0088 	stmia.w	r0, {r3, r7}
 800360c:	f8c5 4148 	str.w	r4, [r5, #328]	; 0x148
 8003610:	4638      	mov	r0, r7
 8003612:	2301      	movs	r3, #1
 8003614:	f8c4 7188 	str.w	r7, [r4, #392]	; 0x188
 8003618:	f8c4 718c 	str.w	r7, [r4, #396]	; 0x18c
 800361c:	2e00      	cmp	r6, #0
 800361e:	d0e1      	beq.n	80035e4 <__register_exitproc+0x40>
 8003620:	e7d0      	b.n	80035c4 <__register_exitproc+0x20>
 8003622:	f8d4 118c 	ldr.w	r1, [r4, #396]	; 0x18c
 8003626:	430a      	orrs	r2, r1
 8003628:	f8c4 218c 	str.w	r2, [r4, #396]	; 0x18c
 800362c:	e7da      	b.n	80035e4 <__register_exitproc+0x40>
 800362e:	f505 74a6 	add.w	r4, r5, #332	; 0x14c
 8003632:	f8c5 4148 	str.w	r4, [r5, #328]	; 0x148
 8003636:	e7c0      	b.n	80035ba <__register_exitproc+0x16>
 8003638:	f04f 30ff 	mov.w	r0, #4294967295
 800363c:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8003640:	08003654 	.word	0x08003654
 8003644:	00000000 	.word	0x00000000
$d():
 8003648:	00000020 	.word	0x00000020
 800364c:	00000203 	.word	0x00000203
 8003650:	00000043 	.word	0x00000043

08003654 <_global_impure_ptr>:
 8003654:	20000120                                 .. 

08003658 <_init>:
$t():
 8003658:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800365a:	bf00      	nop
 800365c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800365e:	bc08      	pop	{r3}
 8003660:	469e      	mov	lr, r3
 8003662:	4770      	bx	lr

08003664 <_fini>:
 8003664:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8003666:	bf00      	nop
 8003668:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800366a:	bc08      	pop	{r3}
 800366c:	469e      	mov	lr, r3
 800366e:	4770      	bx	lr
