
final_project.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   0000010c  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000425c  0800010c  0800010c  0001010c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       0000018c  08004368  08004368  00014368  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  080044f4  080044f4  000200a4  2**0
                  CONTENTS
  4 .ARM          00000000  080044f4  080044f4  000200a4  2**0
                  CONTENTS
  5 .preinit_array 00000000  080044f4  080044f4  000200a4  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  080044f4  080044f4  000144f4  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  080044f8  080044f8  000144f8  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         000000a4  20000000  080044fc  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000604  200000a4  080045a0  000200a4  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  200006a8  080045a0  000206a8  2**0
                  ALLOC
 11 .ARM.attributes 00000029  00000000  00000000  000200a4  2**0
                  CONTENTS, READONLY
 12 .debug_info   0000f9ef  00000000  00000000  000200cd  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00002464  00000000  00000000  0002fabc  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00000db8  00000000  00000000  00031f20  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_ranges 00000c98  00000000  00000000  00032cd8  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  00018ab8  00000000  00000000  00033970  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   000114d5  00000000  00000000  0004c428  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    0008b510  00000000  00000000  0005d8fd  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000053  00000000  00000000  000e8e0d  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00003b78  00000000  00000000  000e8e60  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

0800010c <__do_global_dtors_aux>:
 800010c:	b510      	push	{r4, lr}
 800010e:	4c05      	ldr	r4, [pc, #20]	; (8000124 <__do_global_dtors_aux+0x18>)
 8000110:	7823      	ldrb	r3, [r4, #0]
 8000112:	b933      	cbnz	r3, 8000122 <__do_global_dtors_aux+0x16>
 8000114:	4b04      	ldr	r3, [pc, #16]	; (8000128 <__do_global_dtors_aux+0x1c>)
 8000116:	b113      	cbz	r3, 800011e <__do_global_dtors_aux+0x12>
 8000118:	4804      	ldr	r0, [pc, #16]	; (800012c <__do_global_dtors_aux+0x20>)
 800011a:	f3af 8000 	nop.w
 800011e:	2301      	movs	r3, #1
 8000120:	7023      	strb	r3, [r4, #0]
 8000122:	bd10      	pop	{r4, pc}
 8000124:	200000a4 	.word	0x200000a4
 8000128:	00000000 	.word	0x00000000
 800012c:	08004350 	.word	0x08004350

08000130 <frame_dummy>:
 8000130:	b508      	push	{r3, lr}
 8000132:	4b03      	ldr	r3, [pc, #12]	; (8000140 <frame_dummy+0x10>)
 8000134:	b11b      	cbz	r3, 800013e <frame_dummy+0xe>
 8000136:	4903      	ldr	r1, [pc, #12]	; (8000144 <frame_dummy+0x14>)
 8000138:	4803      	ldr	r0, [pc, #12]	; (8000148 <frame_dummy+0x18>)
 800013a:	f3af 8000 	nop.w
 800013e:	bd08      	pop	{r3, pc}
 8000140:	00000000 	.word	0x00000000
 8000144:	200000a8 	.word	0x200000a8
 8000148:	08004350 	.word	0x08004350

0800014c <subKeyProcess>:

GPIO_TypeDef* BUTTON_PORT[MAX_BUTTON] = {BUTTON1_GPIO_Port, BUTTON2_GPIO_Port, BUTTON3_GPIO_Port, BUTTON4_GPIO_Port};
uint16_t BUTTON_PIN[MAX_BUTTON] = {BUTTON1_Pin, BUTTON2_Pin, BUTTON3_Pin, BUTTON4_Pin};


void subKeyProcess(int index){
 800014c:	b480      	push	{r7}
 800014e:	b083      	sub	sp, #12
 8000150:	af00      	add	r7, sp, #0
 8000152:	6078      	str	r0, [r7, #4]
	button_flag[index] = 1;
 8000154:	4a04      	ldr	r2, [pc, #16]	; (8000168 <subKeyProcess+0x1c>)
 8000156:	687b      	ldr	r3, [r7, #4]
 8000158:	2101      	movs	r1, #1
 800015a:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
}
 800015e:	bf00      	nop
 8000160:	370c      	adds	r7, #12
 8000162:	46bd      	mov	sp, r7
 8000164:	bc80      	pop	{r7}
 8000166:	4770      	bx	lr
 8000168:	20000138 	.word	0x20000138

0800016c <isButtonPressed>:

int isButtonPressed(int index){
 800016c:	b480      	push	{r7}
 800016e:	b083      	sub	sp, #12
 8000170:	af00      	add	r7, sp, #0
 8000172:	6078      	str	r0, [r7, #4]
	if (button_flag[index] == 1){
 8000174:	4a09      	ldr	r2, [pc, #36]	; (800019c <isButtonPressed+0x30>)
 8000176:	687b      	ldr	r3, [r7, #4]
 8000178:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800017c:	2b01      	cmp	r3, #1
 800017e:	d106      	bne.n	800018e <isButtonPressed+0x22>
		button_flag[index] = 0;
 8000180:	4a06      	ldr	r2, [pc, #24]	; (800019c <isButtonPressed+0x30>)
 8000182:	687b      	ldr	r3, [r7, #4]
 8000184:	2100      	movs	r1, #0
 8000186:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
		return 1;
 800018a:	2301      	movs	r3, #1
 800018c:	e000      	b.n	8000190 <isButtonPressed+0x24>
	}else{
		return 0;
 800018e:	2300      	movs	r3, #0
	}
}
 8000190:	4618      	mov	r0, r3
 8000192:	370c      	adds	r7, #12
 8000194:	46bd      	mov	sp, r7
 8000196:	bc80      	pop	{r7}
 8000198:	4770      	bx	lr
 800019a:	bf00      	nop
 800019c:	20000138 	.word	0x20000138

080001a0 <getKeyInput>:
	}else{
		return 0;
	}
}

void getKeyInput(){
 80001a0:	b580      	push	{r7, lr}
 80001a2:	b082      	sub	sp, #8
 80001a4:	af00      	add	r7, sp, #0
	for (int i = 0; i < MAX_BUTTON; i++){
 80001a6:	2300      	movs	r3, #0
 80001a8:	607b      	str	r3, [r7, #4]
 80001aa:	e07e      	b.n	80002aa <getKeyInput+0x10a>
		keyReg2[i] = keyReg1[i];
 80001ac:	4a43      	ldr	r2, [pc, #268]	; (80002bc <getKeyInput+0x11c>)
 80001ae:	687b      	ldr	r3, [r7, #4]
 80001b0:	f852 2023 	ldr.w	r2, [r2, r3, lsl #2]
 80001b4:	4942      	ldr	r1, [pc, #264]	; (80002c0 <getKeyInput+0x120>)
 80001b6:	687b      	ldr	r3, [r7, #4]
 80001b8:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
		keyReg1[i] = keyReg0[i];
 80001bc:	4a41      	ldr	r2, [pc, #260]	; (80002c4 <getKeyInput+0x124>)
 80001be:	687b      	ldr	r3, [r7, #4]
 80001c0:	f852 2023 	ldr.w	r2, [r2, r3, lsl #2]
 80001c4:	493d      	ldr	r1, [pc, #244]	; (80002bc <getKeyInput+0x11c>)
 80001c6:	687b      	ldr	r3, [r7, #4]
 80001c8:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
		keyReg0[i] = HAL_GPIO_ReadPin(BUTTON_PORT[i], BUTTON_PIN[i]);
 80001cc:	4a3e      	ldr	r2, [pc, #248]	; (80002c8 <getKeyInput+0x128>)
 80001ce:	687b      	ldr	r3, [r7, #4]
 80001d0:	f852 2023 	ldr.w	r2, [r2, r3, lsl #2]
 80001d4:	493d      	ldr	r1, [pc, #244]	; (80002cc <getKeyInput+0x12c>)
 80001d6:	687b      	ldr	r3, [r7, #4]
 80001d8:	f831 3013 	ldrh.w	r3, [r1, r3, lsl #1]
 80001dc:	4619      	mov	r1, r3
 80001de:	4610      	mov	r0, r2
 80001e0:	f001 ff92 	bl	8002108 <HAL_GPIO_ReadPin>
 80001e4:	4603      	mov	r3, r0
 80001e6:	4619      	mov	r1, r3
 80001e8:	4a36      	ldr	r2, [pc, #216]	; (80002c4 <getKeyInput+0x124>)
 80001ea:	687b      	ldr	r3, [r7, #4]
 80001ec:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
		if ((keyReg0[i] == keyReg1[i]) && (keyReg1[i] == keyReg2[i])){
 80001f0:	4a34      	ldr	r2, [pc, #208]	; (80002c4 <getKeyInput+0x124>)
 80001f2:	687b      	ldr	r3, [r7, #4]
 80001f4:	f852 2023 	ldr.w	r2, [r2, r3, lsl #2]
 80001f8:	4930      	ldr	r1, [pc, #192]	; (80002bc <getKeyInput+0x11c>)
 80001fa:	687b      	ldr	r3, [r7, #4]
 80001fc:	f851 3023 	ldr.w	r3, [r1, r3, lsl #2]
 8000200:	429a      	cmp	r2, r3
 8000202:	d14f      	bne.n	80002a4 <getKeyInput+0x104>
 8000204:	4a2d      	ldr	r2, [pc, #180]	; (80002bc <getKeyInput+0x11c>)
 8000206:	687b      	ldr	r3, [r7, #4]
 8000208:	f852 2023 	ldr.w	r2, [r2, r3, lsl #2]
 800020c:	492c      	ldr	r1, [pc, #176]	; (80002c0 <getKeyInput+0x120>)
 800020e:	687b      	ldr	r3, [r7, #4]
 8000210:	f851 3023 	ldr.w	r3, [r1, r3, lsl #2]
 8000214:	429a      	cmp	r2, r3
 8000216:	d145      	bne.n	80002a4 <getKeyInput+0x104>
			if (keyReg3[i] != keyReg2[i]){
 8000218:	4a2d      	ldr	r2, [pc, #180]	; (80002d0 <getKeyInput+0x130>)
 800021a:	687b      	ldr	r3, [r7, #4]
 800021c:	f852 2023 	ldr.w	r2, [r2, r3, lsl #2]
 8000220:	4927      	ldr	r1, [pc, #156]	; (80002c0 <getKeyInput+0x120>)
 8000222:	687b      	ldr	r3, [r7, #4]
 8000224:	f851 3023 	ldr.w	r3, [r1, r3, lsl #2]
 8000228:	429a      	cmp	r2, r3
 800022a:	d016      	beq.n	800025a <getKeyInput+0xba>
				keyReg3[i] = keyReg2[i];
 800022c:	4a24      	ldr	r2, [pc, #144]	; (80002c0 <getKeyInput+0x120>)
 800022e:	687b      	ldr	r3, [r7, #4]
 8000230:	f852 2023 	ldr.w	r2, [r2, r3, lsl #2]
 8000234:	4926      	ldr	r1, [pc, #152]	; (80002d0 <getKeyInput+0x130>)
 8000236:	687b      	ldr	r3, [r7, #4]
 8000238:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
				if(keyReg3[i] == PRESSED_STATE){
 800023c:	4a24      	ldr	r2, [pc, #144]	; (80002d0 <getKeyInput+0x130>)
 800023e:	687b      	ldr	r3, [r7, #4]
 8000240:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8000244:	2b00      	cmp	r3, #0
 8000246:	d12d      	bne.n	80002a4 <getKeyInput+0x104>
					subKeyProcess(i);
 8000248:	6878      	ldr	r0, [r7, #4]
 800024a:	f7ff ff7f 	bl	800014c <subKeyProcess>
					longPressedTime[i] = LONG_PRESSED_TIME; //(ms)
 800024e:	4a21      	ldr	r2, [pc, #132]	; (80002d4 <getKeyInput+0x134>)
 8000250:	687b      	ldr	r3, [r7, #4]
 8000252:	21c8      	movs	r1, #200	; 0xc8
 8000254:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
 8000258:	e024      	b.n	80002a4 <getKeyInput+0x104>
				}
			}else{
				if(keyReg3[i] == PRESSED_STATE){
 800025a:	4a1d      	ldr	r2, [pc, #116]	; (80002d0 <getKeyInput+0x130>)
 800025c:	687b      	ldr	r3, [r7, #4]
 800025e:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8000262:	2b00      	cmp	r3, #0
 8000264:	d11e      	bne.n	80002a4 <getKeyInput+0x104>
					if (longPressedTime[i] > 0){
 8000266:	4a1b      	ldr	r2, [pc, #108]	; (80002d4 <getKeyInput+0x134>)
 8000268:	687b      	ldr	r3, [r7, #4]
 800026a:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800026e:	2b00      	cmp	r3, #0
 8000270:	dd18      	ble.n	80002a4 <getKeyInput+0x104>
						longPressedTime[i]--;
 8000272:	4a18      	ldr	r2, [pc, #96]	; (80002d4 <getKeyInput+0x134>)
 8000274:	687b      	ldr	r3, [r7, #4]
 8000276:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800027a:	1e5a      	subs	r2, r3, #1
 800027c:	4915      	ldr	r1, [pc, #84]	; (80002d4 <getKeyInput+0x134>)
 800027e:	687b      	ldr	r3, [r7, #4]
 8000280:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
						if(longPressedTime[i] == 0){
 8000284:	4a13      	ldr	r2, [pc, #76]	; (80002d4 <getKeyInput+0x134>)
 8000286:	687b      	ldr	r3, [r7, #4]
 8000288:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800028c:	2b00      	cmp	r3, #0
 800028e:	d109      	bne.n	80002a4 <getKeyInput+0x104>
							longPressedTime[i] = LONG_PRESSED_TIME;
 8000290:	4a10      	ldr	r2, [pc, #64]	; (80002d4 <getKeyInput+0x134>)
 8000292:	687b      	ldr	r3, [r7, #4]
 8000294:	21c8      	movs	r1, #200	; 0xc8
 8000296:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
							button_long_flag[i] = 1;
 800029a:	4a0f      	ldr	r2, [pc, #60]	; (80002d8 <getKeyInput+0x138>)
 800029c:	687b      	ldr	r3, [r7, #4]
 800029e:	2101      	movs	r1, #1
 80002a0:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
	for (int i = 0; i < MAX_BUTTON; i++){
 80002a4:	687b      	ldr	r3, [r7, #4]
 80002a6:	3301      	adds	r3, #1
 80002a8:	607b      	str	r3, [r7, #4]
 80002aa:	687b      	ldr	r3, [r7, #4]
 80002ac:	2b03      	cmp	r3, #3
 80002ae:	f77f af7d 	ble.w	80001ac <getKeyInput+0xc>
					}
				}
			}
		}
	}
}
 80002b2:	bf00      	nop
 80002b4:	bf00      	nop
 80002b6:	3708      	adds	r7, #8
 80002b8:	46bd      	mov	sp, r7
 80002ba:	bd80      	pop	{r7, pc}
 80002bc:	20000114 	.word	0x20000114
 80002c0:	2000017c 	.word	0x2000017c
 80002c4:	20000158 	.word	0x20000158
 80002c8:	20000000 	.word	0x20000000
 80002cc:	20000010 	.word	0x20000010
 80002d0:	20000148 	.word	0x20000148
 80002d4:	20000128 	.word	0x20000128
 80002d8:	20000168 	.word	0x20000168

080002dc <lcd_send_cmd>:
 * @param  lcd: Pointer to the LCD handle
 * @param  cmd: Command byte to send
 * @retval None
 */
void lcd_send_cmd(I2C_LCD_HandleTypeDef *lcd, char cmd)
{
 80002dc:	b580      	push	{r7, lr}
 80002de:	b086      	sub	sp, #24
 80002e0:	af02      	add	r7, sp, #8
 80002e2:	6078      	str	r0, [r7, #4]
 80002e4:	460b      	mov	r3, r1
 80002e6:	70fb      	strb	r3, [r7, #3]
    char upper_nibble, lower_nibble;
    uint8_t data_t[4];

    upper_nibble = (cmd & 0xF0);            // Extract upper nibble
 80002e8:	78fb      	ldrb	r3, [r7, #3]
 80002ea:	f023 030f 	bic.w	r3, r3, #15
 80002ee:	73fb      	strb	r3, [r7, #15]
    lower_nibble = ((cmd << 4) & 0xF0);     // Extract lower nibble
 80002f0:	78fb      	ldrb	r3, [r7, #3]
 80002f2:	011b      	lsls	r3, r3, #4
 80002f4:	73bb      	strb	r3, [r7, #14]

    data_t[0] = upper_nibble | 0x0C;  // en=1, rs=0
 80002f6:	7bfb      	ldrb	r3, [r7, #15]
 80002f8:	f043 030c 	orr.w	r3, r3, #12
 80002fc:	b2db      	uxtb	r3, r3
 80002fe:	723b      	strb	r3, [r7, #8]
    data_t[1] = upper_nibble | 0x08;  // en=0, rs=0
 8000300:	7bfb      	ldrb	r3, [r7, #15]
 8000302:	f043 0308 	orr.w	r3, r3, #8
 8000306:	b2db      	uxtb	r3, r3
 8000308:	727b      	strb	r3, [r7, #9]
    data_t[2] = lower_nibble | 0x0C;  // en=1, rs=0
 800030a:	7bbb      	ldrb	r3, [r7, #14]
 800030c:	f043 030c 	orr.w	r3, r3, #12
 8000310:	b2db      	uxtb	r3, r3
 8000312:	72bb      	strb	r3, [r7, #10]
    data_t[3] = lower_nibble | 0x08;  // en=0, rs=0
 8000314:	7bbb      	ldrb	r3, [r7, #14]
 8000316:	f043 0308 	orr.w	r3, r3, #8
 800031a:	b2db      	uxtb	r3, r3
 800031c:	72fb      	strb	r3, [r7, #11]

    HAL_I2C_Master_Transmit(lcd->hi2c, lcd->address, data_t, 4, 100);
 800031e:	687b      	ldr	r3, [r7, #4]
 8000320:	6818      	ldr	r0, [r3, #0]
 8000322:	687b      	ldr	r3, [r7, #4]
 8000324:	791b      	ldrb	r3, [r3, #4]
 8000326:	b299      	uxth	r1, r3
 8000328:	f107 0208 	add.w	r2, r7, #8
 800032c:	2364      	movs	r3, #100	; 0x64
 800032e:	9300      	str	r3, [sp, #0]
 8000330:	2304      	movs	r3, #4
 8000332:	f002 f85d 	bl	80023f0 <HAL_I2C_Master_Transmit>
}
 8000336:	bf00      	nop
 8000338:	3710      	adds	r7, #16
 800033a:	46bd      	mov	sp, r7
 800033c:	bd80      	pop	{r7, pc}

0800033e <lcd_send_data>:
 * @param  lcd: Pointer to the LCD handle
 * @param  data: Data byte to send
 * @retval None
 */
void lcd_send_data(I2C_LCD_HandleTypeDef *lcd, char data)
{
 800033e:	b580      	push	{r7, lr}
 8000340:	b086      	sub	sp, #24
 8000342:	af02      	add	r7, sp, #8
 8000344:	6078      	str	r0, [r7, #4]
 8000346:	460b      	mov	r3, r1
 8000348:	70fb      	strb	r3, [r7, #3]
    char upper_nibble, lower_nibble;
    uint8_t data_t[4];

    upper_nibble = (data & 0xF0);            // Extract upper nibble
 800034a:	78fb      	ldrb	r3, [r7, #3]
 800034c:	f023 030f 	bic.w	r3, r3, #15
 8000350:	73fb      	strb	r3, [r7, #15]
    lower_nibble = ((data << 4) & 0xF0);     // Extract lower nibble
 8000352:	78fb      	ldrb	r3, [r7, #3]
 8000354:	011b      	lsls	r3, r3, #4
 8000356:	73bb      	strb	r3, [r7, #14]

    data_t[0] = upper_nibble | 0x0D;  // en=1, rs=1
 8000358:	7bfb      	ldrb	r3, [r7, #15]
 800035a:	f043 030d 	orr.w	r3, r3, #13
 800035e:	b2db      	uxtb	r3, r3
 8000360:	723b      	strb	r3, [r7, #8]
    data_t[1] = upper_nibble | 0x09;  // en=0, rs=1
 8000362:	7bfb      	ldrb	r3, [r7, #15]
 8000364:	f043 0309 	orr.w	r3, r3, #9
 8000368:	b2db      	uxtb	r3, r3
 800036a:	727b      	strb	r3, [r7, #9]
    data_t[2] = lower_nibble | 0x0D;  // en=1, rs=1
 800036c:	7bbb      	ldrb	r3, [r7, #14]
 800036e:	f043 030d 	orr.w	r3, r3, #13
 8000372:	b2db      	uxtb	r3, r3
 8000374:	72bb      	strb	r3, [r7, #10]
    data_t[3] = lower_nibble | 0x09;  // en=0, rs=1
 8000376:	7bbb      	ldrb	r3, [r7, #14]
 8000378:	f043 0309 	orr.w	r3, r3, #9
 800037c:	b2db      	uxtb	r3, r3
 800037e:	72fb      	strb	r3, [r7, #11]

    HAL_I2C_Master_Transmit(lcd->hi2c, lcd->address, data_t, 4, 100);
 8000380:	687b      	ldr	r3, [r7, #4]
 8000382:	6818      	ldr	r0, [r3, #0]
 8000384:	687b      	ldr	r3, [r7, #4]
 8000386:	791b      	ldrb	r3, [r3, #4]
 8000388:	b299      	uxth	r1, r3
 800038a:	f107 0208 	add.w	r2, r7, #8
 800038e:	2364      	movs	r3, #100	; 0x64
 8000390:	9300      	str	r3, [sp, #0]
 8000392:	2304      	movs	r3, #4
 8000394:	f002 f82c 	bl	80023f0 <HAL_I2C_Master_Transmit>
}
 8000398:	bf00      	nop
 800039a:	3710      	adds	r7, #16
 800039c:	46bd      	mov	sp, r7
 800039e:	bd80      	pop	{r7, pc}

080003a0 <lcd_clear>:
 * @brief  Clears the LCD display.
 * @param  lcd: Pointer to the LCD handle
 * @retval None
 */
void lcd_clear(I2C_LCD_HandleTypeDef *lcd)
{
 80003a0:	b580      	push	{r7, lr}
 80003a2:	b084      	sub	sp, #16
 80003a4:	af00      	add	r7, sp, #0
 80003a6:	6078      	str	r0, [r7, #4]
    lcd_send_cmd(lcd, 0x80);  // Move cursor to the home position
 80003a8:	2180      	movs	r1, #128	; 0x80
 80003aa:	6878      	ldr	r0, [r7, #4]
 80003ac:	f7ff ff96 	bl	80002dc <lcd_send_cmd>
    // Clear all characters
    // 16x4 = 64 characters
    // 20x4 = 80 characters
    // So 80 character clearing is enough for both 16x2, 16x4, 20x2 and 20x5 displays
    for (int i = 0; i < 80; i++)
 80003b0:	2300      	movs	r3, #0
 80003b2:	60fb      	str	r3, [r7, #12]
 80003b4:	e006      	b.n	80003c4 <lcd_clear+0x24>
    {
        lcd_send_data(lcd, ' ');  // Write a space on each position
 80003b6:	2120      	movs	r1, #32
 80003b8:	6878      	ldr	r0, [r7, #4]
 80003ba:	f7ff ffc0 	bl	800033e <lcd_send_data>
    for (int i = 0; i < 80; i++)
 80003be:	68fb      	ldr	r3, [r7, #12]
 80003c0:	3301      	adds	r3, #1
 80003c2:	60fb      	str	r3, [r7, #12]
 80003c4:	68fb      	ldr	r3, [r7, #12]
 80003c6:	2b4f      	cmp	r3, #79	; 0x4f
 80003c8:	ddf5      	ble.n	80003b6 <lcd_clear+0x16>
    }
}
 80003ca:	bf00      	nop
 80003cc:	bf00      	nop
 80003ce:	3710      	adds	r7, #16
 80003d0:	46bd      	mov	sp, r7
 80003d2:	bd80      	pop	{r7, pc}

080003d4 <lcd_gotoxy>:
 * @param  col: Column number (0-15)
 * @param  row: Row number (0 or 1)
 * @retval None
 */
void lcd_gotoxy(I2C_LCD_HandleTypeDef *lcd, int col, int row)
{
 80003d4:	b580      	push	{r7, lr}
 80003d6:	b086      	sub	sp, #24
 80003d8:	af00      	add	r7, sp, #0
 80003da:	60f8      	str	r0, [r7, #12]
 80003dc:	60b9      	str	r1, [r7, #8]
 80003de:	607a      	str	r2, [r7, #4]
 80003e0:	687b      	ldr	r3, [r7, #4]
 80003e2:	2b03      	cmp	r3, #3
 80003e4:	d824      	bhi.n	8000430 <lcd_gotoxy+0x5c>
 80003e6:	a201      	add	r2, pc, #4	; (adr r2, 80003ec <lcd_gotoxy+0x18>)
 80003e8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80003ec:	080003fd 	.word	0x080003fd
 80003f0:	08000407 	.word	0x08000407
 80003f4:	08000411 	.word	0x08000411
 80003f8:	0800041b 	.word	0x0800041b
    uint8_t address;

    switch (row)
    {
        case 0: address = 0x80 + col; break;  // First row
 80003fc:	68bb      	ldr	r3, [r7, #8]
 80003fe:	b2db      	uxtb	r3, r3
 8000400:	3b80      	subs	r3, #128	; 0x80
 8000402:	75fb      	strb	r3, [r7, #23]
 8000404:	e00e      	b.n	8000424 <lcd_gotoxy+0x50>
        case 1: address = 0xC0 + col; break;  // Second row
 8000406:	68bb      	ldr	r3, [r7, #8]
 8000408:	b2db      	uxtb	r3, r3
 800040a:	3b40      	subs	r3, #64	; 0x40
 800040c:	75fb      	strb	r3, [r7, #23]
 800040e:	e009      	b.n	8000424 <lcd_gotoxy+0x50>
        case 2: address = 0x94 + col; break;  // Third row
 8000410:	68bb      	ldr	r3, [r7, #8]
 8000412:	b2db      	uxtb	r3, r3
 8000414:	3b6c      	subs	r3, #108	; 0x6c
 8000416:	75fb      	strb	r3, [r7, #23]
 8000418:	e004      	b.n	8000424 <lcd_gotoxy+0x50>
        case 3: address = 0xD4 + col; break;  // Fourth row
 800041a:	68bb      	ldr	r3, [r7, #8]
 800041c:	b2db      	uxtb	r3, r3
 800041e:	3b2c      	subs	r3, #44	; 0x2c
 8000420:	75fb      	strb	r3, [r7, #23]
 8000422:	bf00      	nop
        default: return;  // Ignore invalid row numbers
    }

    lcd_send_cmd(lcd, address);  // Send command to move the cursor
 8000424:	7dfb      	ldrb	r3, [r7, #23]
 8000426:	4619      	mov	r1, r3
 8000428:	68f8      	ldr	r0, [r7, #12]
 800042a:	f7ff ff57 	bl	80002dc <lcd_send_cmd>
 800042e:	e000      	b.n	8000432 <lcd_gotoxy+0x5e>
        default: return;  // Ignore invalid row numbers
 8000430:	bf00      	nop
}
 8000432:	3718      	adds	r7, #24
 8000434:	46bd      	mov	sp, r7
 8000436:	bd80      	pop	{r7, pc}

08000438 <lcd_init>:
 * @brief  Initializes the LCD in 4-bit mode.
 * @param  lcd: Pointer to the LCD handle
 * @retval None
 */
void lcd_init(I2C_LCD_HandleTypeDef *lcd)
{
 8000438:	b580      	push	{r7, lr}
 800043a:	b082      	sub	sp, #8
 800043c:	af00      	add	r7, sp, #0
 800043e:	6078      	str	r0, [r7, #4]
    HAL_Delay(50);  // Wait for LCD power-up
 8000440:	2032      	movs	r0, #50	; 0x32
 8000442:	f001 fbab 	bl	8001b9c <HAL_Delay>
    lcd_send_cmd(lcd, 0x30);  // Wake up command
 8000446:	2130      	movs	r1, #48	; 0x30
 8000448:	6878      	ldr	r0, [r7, #4]
 800044a:	f7ff ff47 	bl	80002dc <lcd_send_cmd>
    HAL_Delay(5);
 800044e:	2005      	movs	r0, #5
 8000450:	f001 fba4 	bl	8001b9c <HAL_Delay>
    lcd_send_cmd(lcd, 0x30);  // Wake up command
 8000454:	2130      	movs	r1, #48	; 0x30
 8000456:	6878      	ldr	r0, [r7, #4]
 8000458:	f7ff ff40 	bl	80002dc <lcd_send_cmd>
    HAL_Delay(1);
 800045c:	2001      	movs	r0, #1
 800045e:	f001 fb9d 	bl	8001b9c <HAL_Delay>
    lcd_send_cmd(lcd, 0x30);  // Wake up command
 8000462:	2130      	movs	r1, #48	; 0x30
 8000464:	6878      	ldr	r0, [r7, #4]
 8000466:	f7ff ff39 	bl	80002dc <lcd_send_cmd>
    HAL_Delay(10);
 800046a:	200a      	movs	r0, #10
 800046c:	f001 fb96 	bl	8001b9c <HAL_Delay>
    lcd_send_cmd(lcd, 0x20);  // Set to 4-bit mode
 8000470:	2120      	movs	r1, #32
 8000472:	6878      	ldr	r0, [r7, #4]
 8000474:	f7ff ff32 	bl	80002dc <lcd_send_cmd>
    HAL_Delay(10);
 8000478:	200a      	movs	r0, #10
 800047a:	f001 fb8f 	bl	8001b9c <HAL_Delay>

    // LCD configuration commands
    lcd_send_cmd(lcd, 0x28);  // 4-bit mode, 2 lines, 5x8 font
 800047e:	2128      	movs	r1, #40	; 0x28
 8000480:	6878      	ldr	r0, [r7, #4]
 8000482:	f7ff ff2b 	bl	80002dc <lcd_send_cmd>
    HAL_Delay(1);
 8000486:	2001      	movs	r0, #1
 8000488:	f001 fb88 	bl	8001b9c <HAL_Delay>
    lcd_send_cmd(lcd, 0x08);  // Display off, cursor off, blink off
 800048c:	2108      	movs	r1, #8
 800048e:	6878      	ldr	r0, [r7, #4]
 8000490:	f7ff ff24 	bl	80002dc <lcd_send_cmd>
    HAL_Delay(1);
 8000494:	2001      	movs	r0, #1
 8000496:	f001 fb81 	bl	8001b9c <HAL_Delay>
    lcd_send_cmd(lcd, 0x01);  // Clear display
 800049a:	2101      	movs	r1, #1
 800049c:	6878      	ldr	r0, [r7, #4]
 800049e:	f7ff ff1d 	bl	80002dc <lcd_send_cmd>
    HAL_Delay(2);
 80004a2:	2002      	movs	r0, #2
 80004a4:	f001 fb7a 	bl	8001b9c <HAL_Delay>
    lcd_send_cmd(lcd, 0x06);  // Entry mode: cursor moves right
 80004a8:	2106      	movs	r1, #6
 80004aa:	6878      	ldr	r0, [r7, #4]
 80004ac:	f7ff ff16 	bl	80002dc <lcd_send_cmd>
    HAL_Delay(1);
 80004b0:	2001      	movs	r0, #1
 80004b2:	f001 fb73 	bl	8001b9c <HAL_Delay>
    lcd_send_cmd(lcd, 0x0C);  // Display on, cursor off, blink off
 80004b6:	210c      	movs	r1, #12
 80004b8:	6878      	ldr	r0, [r7, #4]
 80004ba:	f7ff ff0f 	bl	80002dc <lcd_send_cmd>
}
 80004be:	bf00      	nop
 80004c0:	3708      	adds	r7, #8
 80004c2:	46bd      	mov	sp, r7
 80004c4:	bd80      	pop	{r7, pc}

080004c6 <lcd_puts>:
 * @param  lcd: Pointer to the LCD handle
 * @param  str: Null-terminated string to display
 * @retval None
 */
void lcd_puts(I2C_LCD_HandleTypeDef *lcd, char *str)
{
 80004c6:	b580      	push	{r7, lr}
 80004c8:	b082      	sub	sp, #8
 80004ca:	af00      	add	r7, sp, #0
 80004cc:	6078      	str	r0, [r7, #4]
 80004ce:	6039      	str	r1, [r7, #0]
    while (*str) lcd_send_data(lcd, *str++);  // Send each character in the string
 80004d0:	e007      	b.n	80004e2 <lcd_puts+0x1c>
 80004d2:	683b      	ldr	r3, [r7, #0]
 80004d4:	1c5a      	adds	r2, r3, #1
 80004d6:	603a      	str	r2, [r7, #0]
 80004d8:	781b      	ldrb	r3, [r3, #0]
 80004da:	4619      	mov	r1, r3
 80004dc:	6878      	ldr	r0, [r7, #4]
 80004de:	f7ff ff2e 	bl	800033e <lcd_send_data>
 80004e2:	683b      	ldr	r3, [r7, #0]
 80004e4:	781b      	ldrb	r3, [r3, #0]
 80004e6:	2b00      	cmp	r3, #0
 80004e8:	d1f3      	bne.n	80004d2 <lcd_puts+0xc>
}
 80004ea:	bf00      	nop
 80004ec:	bf00      	nop
 80004ee:	3708      	adds	r7, #8
 80004f0:	46bd      	mov	sp, r7
 80004f2:	bd80      	pop	{r7, pc}

080004f4 <updateTrafficLight>:
#include "global.h"
int one_sec_tick = 0;
int is_yellow = 0;
int is_green = 0;
int is_red = 0;
void updateTrafficLight(int state) {
 80004f4:	b580      	push	{r7, lr}
 80004f6:	b082      	sub	sp, #8
 80004f8:	af00      	add	r7, sp, #0
 80004fa:	6078      	str	r0, [r7, #4]
	if (mode == AUTO_STATE){
 80004fc:	4bc2      	ldr	r3, [pc, #776]	; (8000808 <updateTrafficLight+0x314>)
 80004fe:	681b      	ldr	r3, [r3, #0]
 8000500:	2b01      	cmp	r3, #1
 8000502:	d15f      	bne.n	80005c4 <updateTrafficLight+0xd0>
		HAL_GPIO_WritePin(LED1_A_GPIO_Port, LED1_A_Pin, GPIO_PIN_RESET);
 8000504:	2200      	movs	r2, #0
 8000506:	f44f 7180 	mov.w	r1, #256	; 0x100
 800050a:	48c0      	ldr	r0, [pc, #768]	; (800080c <updateTrafficLight+0x318>)
 800050c:	f001 fe13 	bl	8002136 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(LED1_B_GPIO_Port, LED1_B_Pin, GPIO_PIN_RESET);
 8000510:	2200      	movs	r2, #0
 8000512:	f44f 7100 	mov.w	r1, #512	; 0x200
 8000516:	48bd      	ldr	r0, [pc, #756]	; (800080c <updateTrafficLight+0x318>)
 8000518:	f001 fe0d 	bl	8002136 <HAL_GPIO_WritePin>
		switch (road1_state){
 800051c:	4bbc      	ldr	r3, [pc, #752]	; (8000810 <updateTrafficLight+0x31c>)
 800051e:	681b      	ldr	r3, [r3, #0]
 8000520:	2b0d      	cmp	r3, #13
 8000522:	d013      	beq.n	800054c <updateTrafficLight+0x58>
 8000524:	2b0d      	cmp	r3, #13
 8000526:	dc1f      	bgt.n	8000568 <updateTrafficLight+0x74>
 8000528:	2b0b      	cmp	r3, #11
 800052a:	d002      	beq.n	8000532 <updateTrafficLight+0x3e>
 800052c:	2b0c      	cmp	r3, #12
 800052e:	d014      	beq.n	800055a <updateTrafficLight+0x66>
			case NORMAL_YELLOW:
//				HAL_GPIO_WritePin(LED1_A_GPIO_Port, LED1_A_Pin, GPIO_PIN_RESET);
				HAL_GPIO_WritePin(LED1_B_GPIO_Port, LED1_B_Pin, GPIO_PIN_SET);
				break;
			default:
				break;
 8000530:	e01a      	b.n	8000568 <updateTrafficLight+0x74>
				HAL_GPIO_WritePin(LED1_A_GPIO_Port, LED1_A_Pin, GPIO_PIN_SET);
 8000532:	2201      	movs	r2, #1
 8000534:	f44f 7180 	mov.w	r1, #256	; 0x100
 8000538:	48b4      	ldr	r0, [pc, #720]	; (800080c <updateTrafficLight+0x318>)
 800053a:	f001 fdfc 	bl	8002136 <HAL_GPIO_WritePin>
				HAL_GPIO_WritePin(LED1_B_GPIO_Port, LED1_B_Pin, GPIO_PIN_SET);
 800053e:	2201      	movs	r2, #1
 8000540:	f44f 7100 	mov.w	r1, #512	; 0x200
 8000544:	48b1      	ldr	r0, [pc, #708]	; (800080c <updateTrafficLight+0x318>)
 8000546:	f001 fdf6 	bl	8002136 <HAL_GPIO_WritePin>
				break;
 800054a:	e00e      	b.n	800056a <updateTrafficLight+0x76>
				HAL_GPIO_WritePin(LED1_A_GPIO_Port, LED1_A_Pin, GPIO_PIN_SET);
 800054c:	2201      	movs	r2, #1
 800054e:	f44f 7180 	mov.w	r1, #256	; 0x100
 8000552:	48ae      	ldr	r0, [pc, #696]	; (800080c <updateTrafficLight+0x318>)
 8000554:	f001 fdef 	bl	8002136 <HAL_GPIO_WritePin>
				break;
 8000558:	e007      	b.n	800056a <updateTrafficLight+0x76>
				HAL_GPIO_WritePin(LED1_B_GPIO_Port, LED1_B_Pin, GPIO_PIN_SET);
 800055a:	2201      	movs	r2, #1
 800055c:	f44f 7100 	mov.w	r1, #512	; 0x200
 8000560:	48aa      	ldr	r0, [pc, #680]	; (800080c <updateTrafficLight+0x318>)
 8000562:	f001 fde8 	bl	8002136 <HAL_GPIO_WritePin>
				break;
 8000566:	e000      	b.n	800056a <updateTrafficLight+0x76>
				break;
 8000568:	bf00      	nop
		}

		HAL_GPIO_WritePin(LED2_A_GPIO_Port, LED2_A_Pin, GPIO_PIN_RESET);
 800056a:	2200      	movs	r2, #0
 800056c:	2180      	movs	r1, #128	; 0x80
 800056e:	48a9      	ldr	r0, [pc, #676]	; (8000814 <updateTrafficLight+0x320>)
 8000570:	f001 fde1 	bl	8002136 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(LED2_B_GPIO_Port, LED2_B_Pin, GPIO_PIN_RESET);
 8000574:	2200      	movs	r2, #0
 8000576:	2140      	movs	r1, #64	; 0x40
 8000578:	48a7      	ldr	r0, [pc, #668]	; (8000818 <updateTrafficLight+0x324>)
 800057a:	f001 fddc 	bl	8002136 <HAL_GPIO_WritePin>
		switch (road2_state){
 800057e:	4ba7      	ldr	r3, [pc, #668]	; (800081c <updateTrafficLight+0x328>)
 8000580:	681b      	ldr	r3, [r3, #0]
 8000582:	2b0d      	cmp	r3, #13
 8000584:	d012      	beq.n	80005ac <updateTrafficLight+0xb8>
 8000586:	2b0d      	cmp	r3, #13
 8000588:	f300 8134 	bgt.w	80007f4 <updateTrafficLight+0x300>
 800058c:	2b0b      	cmp	r3, #11
 800058e:	d002      	beq.n	8000596 <updateTrafficLight+0xa2>
 8000590:	2b0c      	cmp	r3, #12
 8000592:	d011      	beq.n	80005b8 <updateTrafficLight+0xc4>
			case NORMAL_YELLOW:
//				HAL_GPIO_WritePin(LED2_A_GPIO_Port, LED2_A_Pin, GPIO_PIN_RESET);
				HAL_GPIO_WritePin(LED2_B_GPIO_Port, LED2_B_Pin, GPIO_PIN_SET);
				break;
			default:
				break;
 8000594:	e12e      	b.n	80007f4 <updateTrafficLight+0x300>
				HAL_GPIO_WritePin(LED2_A_GPIO_Port, LED2_A_Pin, GPIO_PIN_SET);
 8000596:	2201      	movs	r2, #1
 8000598:	2180      	movs	r1, #128	; 0x80
 800059a:	489e      	ldr	r0, [pc, #632]	; (8000814 <updateTrafficLight+0x320>)
 800059c:	f001 fdcb 	bl	8002136 <HAL_GPIO_WritePin>
				HAL_GPIO_WritePin(LED2_B_GPIO_Port, LED2_B_Pin, GPIO_PIN_SET);
 80005a0:	2201      	movs	r2, #1
 80005a2:	2140      	movs	r1, #64	; 0x40
 80005a4:	489c      	ldr	r0, [pc, #624]	; (8000818 <updateTrafficLight+0x324>)
 80005a6:	f001 fdc6 	bl	8002136 <HAL_GPIO_WritePin>
				break;
 80005aa:	e128      	b.n	80007fe <updateTrafficLight+0x30a>
				HAL_GPIO_WritePin(LED2_A_GPIO_Port, LED2_A_Pin, GPIO_PIN_SET);
 80005ac:	2201      	movs	r2, #1
 80005ae:	2180      	movs	r1, #128	; 0x80
 80005b0:	4898      	ldr	r0, [pc, #608]	; (8000814 <updateTrafficLight+0x320>)
 80005b2:	f001 fdc0 	bl	8002136 <HAL_GPIO_WritePin>
				break;
 80005b6:	e122      	b.n	80007fe <updateTrafficLight+0x30a>
				HAL_GPIO_WritePin(LED2_B_GPIO_Port, LED2_B_Pin, GPIO_PIN_SET);
 80005b8:	2201      	movs	r2, #1
 80005ba:	2140      	movs	r1, #64	; 0x40
 80005bc:	4896      	ldr	r0, [pc, #600]	; (8000818 <updateTrafficLight+0x324>)
 80005be:	f001 fdba 	bl	8002136 <HAL_GPIO_WritePin>
				break;
 80005c2:	e11c      	b.n	80007fe <updateTrafficLight+0x30a>
		}
	}else if (mode == MANUAL_STATE || (mode == CONFIG_STATE)){
 80005c4:	4b90      	ldr	r3, [pc, #576]	; (8000808 <updateTrafficLight+0x314>)
 80005c6:	681b      	ldr	r3, [r3, #0]
 80005c8:	2b02      	cmp	r3, #2
 80005ca:	d004      	beq.n	80005d6 <updateTrafficLight+0xe2>
 80005cc:	4b8e      	ldr	r3, [pc, #568]	; (8000808 <updateTrafficLight+0x314>)
 80005ce:	681b      	ldr	r3, [r3, #0]
 80005d0:	2b03      	cmp	r3, #3
 80005d2:	f040 8111 	bne.w	80007f8 <updateTrafficLight+0x304>
 80005d6:	687b      	ldr	r3, [r7, #4]
 80005d8:	2b1b      	cmp	r3, #27
 80005da:	f200 810f 	bhi.w	80007fc <updateTrafficLight+0x308>
 80005de:	a201      	add	r2, pc, #4	; (adr r2, 80005e4 <updateTrafficLight+0xf0>)
 80005e0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80005e4:	080007fd 	.word	0x080007fd
 80005e8:	080007fd 	.word	0x080007fd
 80005ec:	080007fd 	.word	0x080007fd
 80005f0:	080007fd 	.word	0x080007fd
 80005f4:	080007fd 	.word	0x080007fd
 80005f8:	080007fd 	.word	0x080007fd
 80005fc:	080007fd 	.word	0x080007fd
 8000600:	080007fd 	.word	0x080007fd
 8000604:	080007fd 	.word	0x080007fd
 8000608:	080007fd 	.word	0x080007fd
 800060c:	080007fd 	.word	0x080007fd
 8000610:	080007fd 	.word	0x080007fd
 8000614:	080007fd 	.word	0x080007fd
 8000618:	080007fd 	.word	0x080007fd
 800061c:	080007fd 	.word	0x080007fd
 8000620:	080007fd 	.word	0x080007fd
 8000624:	080007fd 	.word	0x080007fd
 8000628:	080007fd 	.word	0x080007fd
 800062c:	080007fd 	.word	0x080007fd
 8000630:	080007fd 	.word	0x080007fd
 8000634:	080007fd 	.word	0x080007fd
 8000638:	0800071d 	.word	0x0800071d
 800063c:	08000765 	.word	0x08000765
 8000640:	080007ad 	.word	0x080007ad
 8000644:	08000655 	.word	0x08000655
 8000648:	08000687 	.word	0x08000687
 800064c:	080006eb 	.word	0x080006eb
 8000650:	080006b9 	.word	0x080006b9
//				HAL_GPIO_TogglePin(LED_YELLOW2_GPIO_Port, LED_YELLOW2_Pin);
//				HAL_GPIO_TogglePin(LED_GREEN1_GPIO_Port, LED_GREEN1_Pin);
//				HAL_GPIO_TogglePin(LED_GREEN2_GPIO_Port, LED_GREEN2_Pin);
				break;
			case BLINK_RED_GREEN:
				clearLED();
 8000654:	f000 f9c4 	bl	80009e0 <clearLED>
				HAL_GPIO_WritePin(LED1_A_GPIO_Port, LED1_A_Pin, GPIO_PIN_SET);
 8000658:	2201      	movs	r2, #1
 800065a:	f44f 7180 	mov.w	r1, #256	; 0x100
 800065e:	486b      	ldr	r0, [pc, #428]	; (800080c <updateTrafficLight+0x318>)
 8000660:	f001 fd69 	bl	8002136 <HAL_GPIO_WritePin>
				HAL_GPIO_WritePin(LED1_B_GPIO_Port, LED1_B_Pin, GPIO_PIN_SET);
 8000664:	2201      	movs	r2, #1
 8000666:	f44f 7100 	mov.w	r1, #512	; 0x200
 800066a:	4868      	ldr	r0, [pc, #416]	; (800080c <updateTrafficLight+0x318>)
 800066c:	f001 fd63 	bl	8002136 <HAL_GPIO_WritePin>
				HAL_GPIO_WritePin(LED2_A_GPIO_Port, LED2_A_Pin, GPIO_PIN_SET);
 8000670:	2201      	movs	r2, #1
 8000672:	2180      	movs	r1, #128	; 0x80
 8000674:	4867      	ldr	r0, [pc, #412]	; (8000814 <updateTrafficLight+0x320>)
 8000676:	f001 fd5e 	bl	8002136 <HAL_GPIO_WritePin>
				HAL_GPIO_WritePin(LED2_B_GPIO_Port, LED2_B_Pin, GPIO_PIN_RESET);
 800067a:	2200      	movs	r2, #0
 800067c:	2140      	movs	r1, #64	; 0x40
 800067e:	4866      	ldr	r0, [pc, #408]	; (8000818 <updateTrafficLight+0x324>)
 8000680:	f001 fd59 	bl	8002136 <HAL_GPIO_WritePin>
				break;
 8000684:	e0bb      	b.n	80007fe <updateTrafficLight+0x30a>
			case BLINK_RED_YELLOW:
				clearLED();
 8000686:	f000 f9ab 	bl	80009e0 <clearLED>
				HAL_GPIO_WritePin(LED1_A_GPIO_Port, LED1_A_Pin, GPIO_PIN_SET);
 800068a:	2201      	movs	r2, #1
 800068c:	f44f 7180 	mov.w	r1, #256	; 0x100
 8000690:	485e      	ldr	r0, [pc, #376]	; (800080c <updateTrafficLight+0x318>)
 8000692:	f001 fd50 	bl	8002136 <HAL_GPIO_WritePin>
				HAL_GPIO_WritePin(LED1_B_GPIO_Port, LED1_B_Pin, GPIO_PIN_SET);
 8000696:	2201      	movs	r2, #1
 8000698:	f44f 7100 	mov.w	r1, #512	; 0x200
 800069c:	485b      	ldr	r0, [pc, #364]	; (800080c <updateTrafficLight+0x318>)
 800069e:	f001 fd4a 	bl	8002136 <HAL_GPIO_WritePin>
				HAL_GPIO_WritePin(LED2_A_GPIO_Port, LED2_A_Pin, GPIO_PIN_RESET);
 80006a2:	2200      	movs	r2, #0
 80006a4:	2180      	movs	r1, #128	; 0x80
 80006a6:	485b      	ldr	r0, [pc, #364]	; (8000814 <updateTrafficLight+0x320>)
 80006a8:	f001 fd45 	bl	8002136 <HAL_GPIO_WritePin>
				HAL_GPIO_WritePin(LED2_B_GPIO_Port, LED2_B_Pin, GPIO_PIN_SET);
 80006ac:	2201      	movs	r2, #1
 80006ae:	2140      	movs	r1, #64	; 0x40
 80006b0:	4859      	ldr	r0, [pc, #356]	; (8000818 <updateTrafficLight+0x324>)
 80006b2:	f001 fd40 	bl	8002136 <HAL_GPIO_WritePin>
				break;
 80006b6:	e0a2      	b.n	80007fe <updateTrafficLight+0x30a>
			case BLINK_YELLOW_RED:
				clearLED();
 80006b8:	f000 f992 	bl	80009e0 <clearLED>
				HAL_GPIO_WritePin(LED2_A_GPIO_Port, LED2_A_Pin, GPIO_PIN_SET);
 80006bc:	2201      	movs	r2, #1
 80006be:	2180      	movs	r1, #128	; 0x80
 80006c0:	4854      	ldr	r0, [pc, #336]	; (8000814 <updateTrafficLight+0x320>)
 80006c2:	f001 fd38 	bl	8002136 <HAL_GPIO_WritePin>
				HAL_GPIO_WritePin(LED2_B_GPIO_Port, LED2_B_Pin, GPIO_PIN_SET);
 80006c6:	2201      	movs	r2, #1
 80006c8:	2140      	movs	r1, #64	; 0x40
 80006ca:	4853      	ldr	r0, [pc, #332]	; (8000818 <updateTrafficLight+0x324>)
 80006cc:	f001 fd33 	bl	8002136 <HAL_GPIO_WritePin>
				HAL_GPIO_WritePin(LED1_A_GPIO_Port, LED1_A_Pin, GPIO_PIN_RESET);
 80006d0:	2200      	movs	r2, #0
 80006d2:	f44f 7180 	mov.w	r1, #256	; 0x100
 80006d6:	484d      	ldr	r0, [pc, #308]	; (800080c <updateTrafficLight+0x318>)
 80006d8:	f001 fd2d 	bl	8002136 <HAL_GPIO_WritePin>
				HAL_GPIO_WritePin(LED1_B_GPIO_Port, LED1_B_Pin, GPIO_PIN_SET);
 80006dc:	2201      	movs	r2, #1
 80006de:	f44f 7100 	mov.w	r1, #512	; 0x200
 80006e2:	484a      	ldr	r0, [pc, #296]	; (800080c <updateTrafficLight+0x318>)
 80006e4:	f001 fd27 	bl	8002136 <HAL_GPIO_WritePin>
				break;
 80006e8:	e089      	b.n	80007fe <updateTrafficLight+0x30a>
			case BLINK_GREEN_RED:
				clearLED();
 80006ea:	f000 f979 	bl	80009e0 <clearLED>
				HAL_GPIO_WritePin(LED1_A_GPIO_Port, LED1_A_Pin, GPIO_PIN_SET);
 80006ee:	2201      	movs	r2, #1
 80006f0:	f44f 7180 	mov.w	r1, #256	; 0x100
 80006f4:	4845      	ldr	r0, [pc, #276]	; (800080c <updateTrafficLight+0x318>)
 80006f6:	f001 fd1e 	bl	8002136 <HAL_GPIO_WritePin>
				HAL_GPIO_WritePin(LED1_B_GPIO_Port, LED1_B_Pin, GPIO_PIN_RESET);
 80006fa:	2200      	movs	r2, #0
 80006fc:	f44f 7100 	mov.w	r1, #512	; 0x200
 8000700:	4842      	ldr	r0, [pc, #264]	; (800080c <updateTrafficLight+0x318>)
 8000702:	f001 fd18 	bl	8002136 <HAL_GPIO_WritePin>
				HAL_GPIO_WritePin(LED2_A_GPIO_Port, LED2_A_Pin, GPIO_PIN_SET);
 8000706:	2201      	movs	r2, #1
 8000708:	2180      	movs	r1, #128	; 0x80
 800070a:	4842      	ldr	r0, [pc, #264]	; (8000814 <updateTrafficLight+0x320>)
 800070c:	f001 fd13 	bl	8002136 <HAL_GPIO_WritePin>
				HAL_GPIO_WritePin(LED2_B_GPIO_Port, LED2_B_Pin, GPIO_PIN_SET);
 8000710:	2201      	movs	r2, #1
 8000712:	2140      	movs	r1, #64	; 0x40
 8000714:	4840      	ldr	r0, [pc, #256]	; (8000818 <updateTrafficLight+0x324>)
 8000716:	f001 fd0e 	bl	8002136 <HAL_GPIO_WritePin>
				break;
 800071a:	e070      	b.n	80007fe <updateTrafficLight+0x30a>
			case BLINK_RED:
				if (is_red == 0){
 800071c:	4b40      	ldr	r3, [pc, #256]	; (8000820 <updateTrafficLight+0x32c>)
 800071e:	681b      	ldr	r3, [r3, #0]
 8000720:	2b00      	cmp	r3, #0
 8000722:	d119      	bne.n	8000758 <updateTrafficLight+0x264>
					HAL_GPIO_WritePin(LED2_A_GPIO_Port, LED2_A_Pin, GPIO_PIN_SET);
 8000724:	2201      	movs	r2, #1
 8000726:	2180      	movs	r1, #128	; 0x80
 8000728:	483a      	ldr	r0, [pc, #232]	; (8000814 <updateTrafficLight+0x320>)
 800072a:	f001 fd04 	bl	8002136 <HAL_GPIO_WritePin>
					HAL_GPIO_WritePin(LED2_B_GPIO_Port, LED2_B_Pin, GPIO_PIN_SET);
 800072e:	2201      	movs	r2, #1
 8000730:	2140      	movs	r1, #64	; 0x40
 8000732:	4839      	ldr	r0, [pc, #228]	; (8000818 <updateTrafficLight+0x324>)
 8000734:	f001 fcff 	bl	8002136 <HAL_GPIO_WritePin>
					HAL_GPIO_WritePin(LED1_A_GPIO_Port, LED1_A_Pin, GPIO_PIN_SET);
 8000738:	2201      	movs	r2, #1
 800073a:	f44f 7180 	mov.w	r1, #256	; 0x100
 800073e:	4833      	ldr	r0, [pc, #204]	; (800080c <updateTrafficLight+0x318>)
 8000740:	f001 fcf9 	bl	8002136 <HAL_GPIO_WritePin>
					HAL_GPIO_WritePin(LED1_B_GPIO_Port, LED1_B_Pin, GPIO_PIN_SET);
 8000744:	2201      	movs	r2, #1
 8000746:	f44f 7100 	mov.w	r1, #512	; 0x200
 800074a:	4830      	ldr	r0, [pc, #192]	; (800080c <updateTrafficLight+0x318>)
 800074c:	f001 fcf3 	bl	8002136 <HAL_GPIO_WritePin>
					is_red = 1;
 8000750:	4b33      	ldr	r3, [pc, #204]	; (8000820 <updateTrafficLight+0x32c>)
 8000752:	2201      	movs	r2, #1
 8000754:	601a      	str	r2, [r3, #0]
				}else{
					clearLED();
					is_red = 0;
				}
				break;
 8000756:	e052      	b.n	80007fe <updateTrafficLight+0x30a>
					clearLED();
 8000758:	f000 f942 	bl	80009e0 <clearLED>
					is_red = 0;
 800075c:	4b30      	ldr	r3, [pc, #192]	; (8000820 <updateTrafficLight+0x32c>)
 800075e:	2200      	movs	r2, #0
 8000760:	601a      	str	r2, [r3, #0]
				break;
 8000762:	e04c      	b.n	80007fe <updateTrafficLight+0x30a>
			case BLINK_YELLOW:
				if (is_yellow == 0){
 8000764:	4b2f      	ldr	r3, [pc, #188]	; (8000824 <updateTrafficLight+0x330>)
 8000766:	681b      	ldr	r3, [r3, #0]
 8000768:	2b00      	cmp	r3, #0
 800076a:	d119      	bne.n	80007a0 <updateTrafficLight+0x2ac>
					HAL_GPIO_WritePin(LED1_A_GPIO_Port, LED1_A_Pin, GPIO_PIN_RESET);
 800076c:	2200      	movs	r2, #0
 800076e:	f44f 7180 	mov.w	r1, #256	; 0x100
 8000772:	4826      	ldr	r0, [pc, #152]	; (800080c <updateTrafficLight+0x318>)
 8000774:	f001 fcdf 	bl	8002136 <HAL_GPIO_WritePin>
					HAL_GPIO_WritePin(LED1_B_GPIO_Port, LED1_B_Pin, GPIO_PIN_SET);
 8000778:	2201      	movs	r2, #1
 800077a:	f44f 7100 	mov.w	r1, #512	; 0x200
 800077e:	4823      	ldr	r0, [pc, #140]	; (800080c <updateTrafficLight+0x318>)
 8000780:	f001 fcd9 	bl	8002136 <HAL_GPIO_WritePin>
					HAL_GPIO_WritePin(LED2_A_GPIO_Port, LED2_A_Pin, GPIO_PIN_RESET);
 8000784:	2200      	movs	r2, #0
 8000786:	2180      	movs	r1, #128	; 0x80
 8000788:	4822      	ldr	r0, [pc, #136]	; (8000814 <updateTrafficLight+0x320>)
 800078a:	f001 fcd4 	bl	8002136 <HAL_GPIO_WritePin>
					HAL_GPIO_WritePin(LED2_B_GPIO_Port, LED2_B_Pin, GPIO_PIN_SET);
 800078e:	2201      	movs	r2, #1
 8000790:	2140      	movs	r1, #64	; 0x40
 8000792:	4821      	ldr	r0, [pc, #132]	; (8000818 <updateTrafficLight+0x324>)
 8000794:	f001 fccf 	bl	8002136 <HAL_GPIO_WritePin>
					is_yellow = 1;
 8000798:	4b22      	ldr	r3, [pc, #136]	; (8000824 <updateTrafficLight+0x330>)
 800079a:	2201      	movs	r2, #1
 800079c:	601a      	str	r2, [r3, #0]
				}else{
					clearLED();
					is_yellow = 0;
				}
				break;
 800079e:	e02e      	b.n	80007fe <updateTrafficLight+0x30a>
					clearLED();
 80007a0:	f000 f91e 	bl	80009e0 <clearLED>
					is_yellow = 0;
 80007a4:	4b1f      	ldr	r3, [pc, #124]	; (8000824 <updateTrafficLight+0x330>)
 80007a6:	2200      	movs	r2, #0
 80007a8:	601a      	str	r2, [r3, #0]
				break;
 80007aa:	e028      	b.n	80007fe <updateTrafficLight+0x30a>
			case BLINK_GREEN:
				if (is_green == 0){
 80007ac:	4b1e      	ldr	r3, [pc, #120]	; (8000828 <updateTrafficLight+0x334>)
 80007ae:	681b      	ldr	r3, [r3, #0]
 80007b0:	2b00      	cmp	r3, #0
 80007b2:	d119      	bne.n	80007e8 <updateTrafficLight+0x2f4>
					HAL_GPIO_WritePin(LED1_A_GPIO_Port, LED1_A_Pin, GPIO_PIN_SET);
 80007b4:	2201      	movs	r2, #1
 80007b6:	f44f 7180 	mov.w	r1, #256	; 0x100
 80007ba:	4814      	ldr	r0, [pc, #80]	; (800080c <updateTrafficLight+0x318>)
 80007bc:	f001 fcbb 	bl	8002136 <HAL_GPIO_WritePin>
					HAL_GPIO_WritePin(LED1_B_GPIO_Port, LED1_B_Pin, GPIO_PIN_RESET);
 80007c0:	2200      	movs	r2, #0
 80007c2:	f44f 7100 	mov.w	r1, #512	; 0x200
 80007c6:	4811      	ldr	r0, [pc, #68]	; (800080c <updateTrafficLight+0x318>)
 80007c8:	f001 fcb5 	bl	8002136 <HAL_GPIO_WritePin>
					HAL_GPIO_WritePin(LED2_A_GPIO_Port, LED2_A_Pin, GPIO_PIN_SET);
 80007cc:	2201      	movs	r2, #1
 80007ce:	2180      	movs	r1, #128	; 0x80
 80007d0:	4810      	ldr	r0, [pc, #64]	; (8000814 <updateTrafficLight+0x320>)
 80007d2:	f001 fcb0 	bl	8002136 <HAL_GPIO_WritePin>
					HAL_GPIO_WritePin(LED2_B_GPIO_Port, LED2_B_Pin, GPIO_PIN_RESET);
 80007d6:	2200      	movs	r2, #0
 80007d8:	2140      	movs	r1, #64	; 0x40
 80007da:	480f      	ldr	r0, [pc, #60]	; (8000818 <updateTrafficLight+0x324>)
 80007dc:	f001 fcab 	bl	8002136 <HAL_GPIO_WritePin>
					is_green = 1;
 80007e0:	4b11      	ldr	r3, [pc, #68]	; (8000828 <updateTrafficLight+0x334>)
 80007e2:	2201      	movs	r2, #1
 80007e4:	601a      	str	r2, [r3, #0]
				}else{
					clearLED();
					is_green = 0;
				}

				break;
 80007e6:	e00a      	b.n	80007fe <updateTrafficLight+0x30a>
					clearLED();
 80007e8:	f000 f8fa 	bl	80009e0 <clearLED>
					is_green = 0;
 80007ec:	4b0e      	ldr	r3, [pc, #56]	; (8000828 <updateTrafficLight+0x334>)
 80007ee:	2200      	movs	r2, #0
 80007f0:	601a      	str	r2, [r3, #0]
				break;
 80007f2:	e004      	b.n	80007fe <updateTrafficLight+0x30a>
				break;
 80007f4:	bf00      	nop
 80007f6:	e002      	b.n	80007fe <updateTrafficLight+0x30a>
			default:
				break;
		}
	}
 80007f8:	bf00      	nop
 80007fa:	e000      	b.n	80007fe <updateTrafficLight+0x30a>
				break;
 80007fc:	bf00      	nop
}
 80007fe:	bf00      	nop
 8000800:	3708      	adds	r7, #8
 8000802:	46bd      	mov	sp, r7
 8000804:	bd80      	pop	{r7, pc}
 8000806:	bf00      	nop
 8000808:	200000c0 	.word	0x200000c0
 800080c:	40010800 	.word	0x40010800
 8000810:	20000024 	.word	0x20000024
 8000814:	40011000 	.word	0x40011000
 8000818:	40010c00 	.word	0x40010c00
 800081c:	20000028 	.word	0x20000028
 8000820:	200000e4 	.word	0x200000e4
 8000824:	200000dc 	.word	0x200000dc
 8000828:	200000e0 	.word	0x200000e0

0800082c <displayAutoTrafficLight>:
void displayAutoTrafficLight(){
 800082c:	b580      	push	{r7, lr}
 800082e:	af00      	add	r7, sp, #0
	updateTrafficLight(0);
 8000830:	2000      	movs	r0, #0
 8000832:	f7ff fe5f 	bl	80004f4 <updateTrafficLight>
	switch (road1_state){
 8000836:	4b4c      	ldr	r3, [pc, #304]	; (8000968 <displayAutoTrafficLight+0x13c>)
 8000838:	681b      	ldr	r3, [r3, #0]
 800083a:	2b0d      	cmp	r3, #13
 800083c:	d019      	beq.n	8000872 <displayAutoTrafficLight+0x46>
 800083e:	2b0d      	cmp	r3, #13
 8000840:	dc3d      	bgt.n	80008be <displayAutoTrafficLight+0x92>
 8000842:	2b0b      	cmp	r3, #11
 8000844:	d002      	beq.n	800084c <displayAutoTrafficLight+0x20>
 8000846:	2b0c      	cmp	r3, #12
 8000848:	d026      	beq.n	8000898 <displayAutoTrafficLight+0x6c>
				road1_counter = red_time;
//				updateLEDBuffer(1, road1_counter);
			}
			break;
		default:
			break;
 800084a:	e038      	b.n	80008be <displayAutoTrafficLight+0x92>
			if (t_road1 == 0){
 800084c:	4b47      	ldr	r3, [pc, #284]	; (800096c <displayAutoTrafficLight+0x140>)
 800084e:	681b      	ldr	r3, [r3, #0]
 8000850:	2b00      	cmp	r3, #0
 8000852:	d136      	bne.n	80008c2 <displayAutoTrafficLight+0x96>
				road1_state = NORMAL_GREEN;
 8000854:	4b44      	ldr	r3, [pc, #272]	; (8000968 <displayAutoTrafficLight+0x13c>)
 8000856:	220d      	movs	r2, #13
 8000858:	601a      	str	r2, [r3, #0]
				t_road1 = green_time * 100;
 800085a:	4b45      	ldr	r3, [pc, #276]	; (8000970 <displayAutoTrafficLight+0x144>)
 800085c:	681b      	ldr	r3, [r3, #0]
 800085e:	2264      	movs	r2, #100	; 0x64
 8000860:	fb02 f303 	mul.w	r3, r2, r3
 8000864:	4a41      	ldr	r2, [pc, #260]	; (800096c <displayAutoTrafficLight+0x140>)
 8000866:	6013      	str	r3, [r2, #0]
				road1_counter = green_time;
 8000868:	4b41      	ldr	r3, [pc, #260]	; (8000970 <displayAutoTrafficLight+0x144>)
 800086a:	681b      	ldr	r3, [r3, #0]
 800086c:	4a41      	ldr	r2, [pc, #260]	; (8000974 <displayAutoTrafficLight+0x148>)
 800086e:	6013      	str	r3, [r2, #0]
			break;
 8000870:	e027      	b.n	80008c2 <displayAutoTrafficLight+0x96>
			if (t_road1 == 0){
 8000872:	4b3e      	ldr	r3, [pc, #248]	; (800096c <displayAutoTrafficLight+0x140>)
 8000874:	681b      	ldr	r3, [r3, #0]
 8000876:	2b00      	cmp	r3, #0
 8000878:	d125      	bne.n	80008c6 <displayAutoTrafficLight+0x9a>
				road1_state = NORMAL_YELLOW;
 800087a:	4b3b      	ldr	r3, [pc, #236]	; (8000968 <displayAutoTrafficLight+0x13c>)
 800087c:	220c      	movs	r2, #12
 800087e:	601a      	str	r2, [r3, #0]
				t_road1 = yellow_time * 100;
 8000880:	4b3d      	ldr	r3, [pc, #244]	; (8000978 <displayAutoTrafficLight+0x14c>)
 8000882:	681b      	ldr	r3, [r3, #0]
 8000884:	2264      	movs	r2, #100	; 0x64
 8000886:	fb02 f303 	mul.w	r3, r2, r3
 800088a:	4a38      	ldr	r2, [pc, #224]	; (800096c <displayAutoTrafficLight+0x140>)
 800088c:	6013      	str	r3, [r2, #0]
				road1_counter = yellow_time;
 800088e:	4b3a      	ldr	r3, [pc, #232]	; (8000978 <displayAutoTrafficLight+0x14c>)
 8000890:	681b      	ldr	r3, [r3, #0]
 8000892:	4a38      	ldr	r2, [pc, #224]	; (8000974 <displayAutoTrafficLight+0x148>)
 8000894:	6013      	str	r3, [r2, #0]
			break;
 8000896:	e016      	b.n	80008c6 <displayAutoTrafficLight+0x9a>
			if (t_road1 == 0){
 8000898:	4b34      	ldr	r3, [pc, #208]	; (800096c <displayAutoTrafficLight+0x140>)
 800089a:	681b      	ldr	r3, [r3, #0]
 800089c:	2b00      	cmp	r3, #0
 800089e:	d114      	bne.n	80008ca <displayAutoTrafficLight+0x9e>
				road1_state = NORMAL_RED;
 80008a0:	4b31      	ldr	r3, [pc, #196]	; (8000968 <displayAutoTrafficLight+0x13c>)
 80008a2:	220b      	movs	r2, #11
 80008a4:	601a      	str	r2, [r3, #0]
				t_road1 = red_time * 100;
 80008a6:	4b35      	ldr	r3, [pc, #212]	; (800097c <displayAutoTrafficLight+0x150>)
 80008a8:	681b      	ldr	r3, [r3, #0]
 80008aa:	2264      	movs	r2, #100	; 0x64
 80008ac:	fb02 f303 	mul.w	r3, r2, r3
 80008b0:	4a2e      	ldr	r2, [pc, #184]	; (800096c <displayAutoTrafficLight+0x140>)
 80008b2:	6013      	str	r3, [r2, #0]
				road1_counter = red_time;
 80008b4:	4b31      	ldr	r3, [pc, #196]	; (800097c <displayAutoTrafficLight+0x150>)
 80008b6:	681b      	ldr	r3, [r3, #0]
 80008b8:	4a2e      	ldr	r2, [pc, #184]	; (8000974 <displayAutoTrafficLight+0x148>)
 80008ba:	6013      	str	r3, [r2, #0]
			break;
 80008bc:	e005      	b.n	80008ca <displayAutoTrafficLight+0x9e>
			break;
 80008be:	bf00      	nop
 80008c0:	e004      	b.n	80008cc <displayAutoTrafficLight+0xa0>
			break;
 80008c2:	bf00      	nop
 80008c4:	e002      	b.n	80008cc <displayAutoTrafficLight+0xa0>
			break;
 80008c6:	bf00      	nop
 80008c8:	e000      	b.n	80008cc <displayAutoTrafficLight+0xa0>
			break;
 80008ca:	bf00      	nop
	}
	switch (road2_state){
 80008cc:	4b2c      	ldr	r3, [pc, #176]	; (8000980 <displayAutoTrafficLight+0x154>)
 80008ce:	681b      	ldr	r3, [r3, #0]
 80008d0:	2b0d      	cmp	r3, #13
 80008d2:	d019      	beq.n	8000908 <displayAutoTrafficLight+0xdc>
 80008d4:	2b0d      	cmp	r3, #13
 80008d6:	dc3d      	bgt.n	8000954 <displayAutoTrafficLight+0x128>
 80008d8:	2b0b      	cmp	r3, #11
 80008da:	d002      	beq.n	80008e2 <displayAutoTrafficLight+0xb6>
 80008dc:	2b0c      	cmp	r3, #12
 80008de:	d026      	beq.n	800092e <displayAutoTrafficLight+0x102>
				road2_counter = red_time;
//				updateLEDBuffer(2, road2_counter);
			}
			break;
		default:
			break;
 80008e0:	e038      	b.n	8000954 <displayAutoTrafficLight+0x128>
			if (t_road2 == 0){
 80008e2:	4b28      	ldr	r3, [pc, #160]	; (8000984 <displayAutoTrafficLight+0x158>)
 80008e4:	681b      	ldr	r3, [r3, #0]
 80008e6:	2b00      	cmp	r3, #0
 80008e8:	d136      	bne.n	8000958 <displayAutoTrafficLight+0x12c>
				road2_state = NORMAL_GREEN;
 80008ea:	4b25      	ldr	r3, [pc, #148]	; (8000980 <displayAutoTrafficLight+0x154>)
 80008ec:	220d      	movs	r2, #13
 80008ee:	601a      	str	r2, [r3, #0]
				t_road2 = green_time * 100;
 80008f0:	4b1f      	ldr	r3, [pc, #124]	; (8000970 <displayAutoTrafficLight+0x144>)
 80008f2:	681b      	ldr	r3, [r3, #0]
 80008f4:	2264      	movs	r2, #100	; 0x64
 80008f6:	fb02 f303 	mul.w	r3, r2, r3
 80008fa:	4a22      	ldr	r2, [pc, #136]	; (8000984 <displayAutoTrafficLight+0x158>)
 80008fc:	6013      	str	r3, [r2, #0]
				road2_counter = green_time;
 80008fe:	4b1c      	ldr	r3, [pc, #112]	; (8000970 <displayAutoTrafficLight+0x144>)
 8000900:	681b      	ldr	r3, [r3, #0]
 8000902:	4a21      	ldr	r2, [pc, #132]	; (8000988 <displayAutoTrafficLight+0x15c>)
 8000904:	6013      	str	r3, [r2, #0]
			break;
 8000906:	e027      	b.n	8000958 <displayAutoTrafficLight+0x12c>
			if (t_road2 == 0){
 8000908:	4b1e      	ldr	r3, [pc, #120]	; (8000984 <displayAutoTrafficLight+0x158>)
 800090a:	681b      	ldr	r3, [r3, #0]
 800090c:	2b00      	cmp	r3, #0
 800090e:	d125      	bne.n	800095c <displayAutoTrafficLight+0x130>
				road2_state = NORMAL_YELLOW;
 8000910:	4b1b      	ldr	r3, [pc, #108]	; (8000980 <displayAutoTrafficLight+0x154>)
 8000912:	220c      	movs	r2, #12
 8000914:	601a      	str	r2, [r3, #0]
				t_road2 = yellow_time * 100;
 8000916:	4b18      	ldr	r3, [pc, #96]	; (8000978 <displayAutoTrafficLight+0x14c>)
 8000918:	681b      	ldr	r3, [r3, #0]
 800091a:	2264      	movs	r2, #100	; 0x64
 800091c:	fb02 f303 	mul.w	r3, r2, r3
 8000920:	4a18      	ldr	r2, [pc, #96]	; (8000984 <displayAutoTrafficLight+0x158>)
 8000922:	6013      	str	r3, [r2, #0]
				road2_counter = yellow_time;
 8000924:	4b14      	ldr	r3, [pc, #80]	; (8000978 <displayAutoTrafficLight+0x14c>)
 8000926:	681b      	ldr	r3, [r3, #0]
 8000928:	4a17      	ldr	r2, [pc, #92]	; (8000988 <displayAutoTrafficLight+0x15c>)
 800092a:	6013      	str	r3, [r2, #0]
			break;
 800092c:	e016      	b.n	800095c <displayAutoTrafficLight+0x130>
			if (t_road2 == 0){
 800092e:	4b15      	ldr	r3, [pc, #84]	; (8000984 <displayAutoTrafficLight+0x158>)
 8000930:	681b      	ldr	r3, [r3, #0]
 8000932:	2b00      	cmp	r3, #0
 8000934:	d114      	bne.n	8000960 <displayAutoTrafficLight+0x134>
				road2_state = NORMAL_RED;
 8000936:	4b12      	ldr	r3, [pc, #72]	; (8000980 <displayAutoTrafficLight+0x154>)
 8000938:	220b      	movs	r2, #11
 800093a:	601a      	str	r2, [r3, #0]
				t_road2 = red_time * 100;
 800093c:	4b0f      	ldr	r3, [pc, #60]	; (800097c <displayAutoTrafficLight+0x150>)
 800093e:	681b      	ldr	r3, [r3, #0]
 8000940:	2264      	movs	r2, #100	; 0x64
 8000942:	fb02 f303 	mul.w	r3, r2, r3
 8000946:	4a0f      	ldr	r2, [pc, #60]	; (8000984 <displayAutoTrafficLight+0x158>)
 8000948:	6013      	str	r3, [r2, #0]
				road2_counter = red_time;
 800094a:	4b0c      	ldr	r3, [pc, #48]	; (800097c <displayAutoTrafficLight+0x150>)
 800094c:	681b      	ldr	r3, [r3, #0]
 800094e:	4a0e      	ldr	r2, [pc, #56]	; (8000988 <displayAutoTrafficLight+0x15c>)
 8000950:	6013      	str	r3, [r2, #0]
			break;
 8000952:	e005      	b.n	8000960 <displayAutoTrafficLight+0x134>
			break;
 8000954:	bf00      	nop
 8000956:	e004      	b.n	8000962 <displayAutoTrafficLight+0x136>
			break;
 8000958:	bf00      	nop
 800095a:	e002      	b.n	8000962 <displayAutoTrafficLight+0x136>
			break;
 800095c:	bf00      	nop
 800095e:	e000      	b.n	8000962 <displayAutoTrafficLight+0x136>
			break;
 8000960:	bf00      	nop
	}
}
 8000962:	bf00      	nop
 8000964:	bd80      	pop	{r7, pc}
 8000966:	bf00      	nop
 8000968:	20000024 	.word	0x20000024
 800096c:	200000cc 	.word	0x200000cc
 8000970:	2000001c 	.word	0x2000001c
 8000974:	20000124 	.word	0x20000124
 8000978:	20000020 	.word	0x20000020
 800097c:	20000018 	.word	0x20000018
 8000980:	20000028 	.word	0x20000028
 8000984:	200000d0 	.word	0x200000d0
 8000988:	20000178 	.word	0x20000178

0800098c <updateCounter>:

void updateCounter(){
 800098c:	b480      	push	{r7}
 800098e:	af00      	add	r7, sp, #0
	if (t_1s == 0){ // Timer 3 l timer 1 giy
 8000990:	4b0f      	ldr	r3, [pc, #60]	; (80009d0 <updateCounter+0x44>)
 8000992:	681b      	ldr	r3, [r3, #0]
 8000994:	2b00      	cmp	r3, #0
 8000996:	d10f      	bne.n	80009b8 <updateCounter+0x2c>
		t_1s = 100;
 8000998:	4b0d      	ldr	r3, [pc, #52]	; (80009d0 <updateCounter+0x44>)
 800099a:	2264      	movs	r2, #100	; 0x64
 800099c:	601a      	str	r2, [r3, #0]
		road1_counter--;
 800099e:	4b0d      	ldr	r3, [pc, #52]	; (80009d4 <updateCounter+0x48>)
 80009a0:	681b      	ldr	r3, [r3, #0]
 80009a2:	3b01      	subs	r3, #1
 80009a4:	4a0b      	ldr	r2, [pc, #44]	; (80009d4 <updateCounter+0x48>)
 80009a6:	6013      	str	r3, [r2, #0]
		road2_counter--;
 80009a8:	4b0b      	ldr	r3, [pc, #44]	; (80009d8 <updateCounter+0x4c>)
 80009aa:	681b      	ldr	r3, [r3, #0]
 80009ac:	3b01      	subs	r3, #1
 80009ae:	4a0a      	ldr	r2, [pc, #40]	; (80009d8 <updateCounter+0x4c>)
 80009b0:	6013      	str	r3, [r2, #0]

		one_sec_tick = 1;
 80009b2:	4b0a      	ldr	r3, [pc, #40]	; (80009dc <updateCounter+0x50>)
 80009b4:	2201      	movs	r2, #1
 80009b6:	601a      	str	r2, [r3, #0]
	}
	if(one_sec_tick == 1){
 80009b8:	4b08      	ldr	r3, [pc, #32]	; (80009dc <updateCounter+0x50>)
 80009ba:	681b      	ldr	r3, [r3, #0]
 80009bc:	2b01      	cmp	r3, #1
 80009be:	d102      	bne.n	80009c6 <updateCounter+0x3a>
		one_sec_tick = 0;
 80009c0:	4b06      	ldr	r3, [pc, #24]	; (80009dc <updateCounter+0x50>)
 80009c2:	2200      	movs	r2, #0
 80009c4:	601a      	str	r2, [r3, #0]
//		updateLEDBuffer(1, road1_counter);
//		updateLEDBuffer(2, road2_counter);
	}
}
 80009c6:	bf00      	nop
 80009c8:	46bd      	mov	sp, r7
 80009ca:	bc80      	pop	{r7}
 80009cc:	4770      	bx	lr
 80009ce:	bf00      	nop
 80009d0:	20000030 	.word	0x20000030
 80009d4:	20000124 	.word	0x20000124
 80009d8:	20000178 	.word	0x20000178
 80009dc:	200000d8 	.word	0x200000d8

080009e0 <clearLED>:
		if (led_index > 3){
			led_index = 0;
		}
	}
}
void clearLED(){
 80009e0:	b580      	push	{r7, lr}
 80009e2:	af00      	add	r7, sp, #0
	HAL_GPIO_WritePin(LED1_A_GPIO_Port, LED1_A_Pin, GPIO_PIN_RESET);
 80009e4:	2200      	movs	r2, #0
 80009e6:	f44f 7180 	mov.w	r1, #256	; 0x100
 80009ea:	480a      	ldr	r0, [pc, #40]	; (8000a14 <clearLED+0x34>)
 80009ec:	f001 fba3 	bl	8002136 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(LED1_B_GPIO_Port, LED1_B_Pin, GPIO_PIN_RESET);
 80009f0:	2200      	movs	r2, #0
 80009f2:	f44f 7100 	mov.w	r1, #512	; 0x200
 80009f6:	4807      	ldr	r0, [pc, #28]	; (8000a14 <clearLED+0x34>)
 80009f8:	f001 fb9d 	bl	8002136 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(LED2_A_GPIO_Port, LED2_A_Pin, GPIO_PIN_RESET);
 80009fc:	2200      	movs	r2, #0
 80009fe:	2180      	movs	r1, #128	; 0x80
 8000a00:	4805      	ldr	r0, [pc, #20]	; (8000a18 <clearLED+0x38>)
 8000a02:	f001 fb98 	bl	8002136 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(LED2_B_GPIO_Port, LED2_B_Pin, GPIO_PIN_RESET);
 8000a06:	2200      	movs	r2, #0
 8000a08:	2140      	movs	r1, #64	; 0x40
 8000a0a:	4804      	ldr	r0, [pc, #16]	; (8000a1c <clearLED+0x3c>)
 8000a0c:	f001 fb93 	bl	8002136 <HAL_GPIO_WritePin>
}
 8000a10:	bf00      	nop
 8000a12:	bd80      	pop	{r7, pc}
 8000a14:	40010800 	.word	0x40010800
 8000a18:	40011000 	.word	0x40011000
 8000a1c:	40010c00 	.word	0x40010c00

08000a20 <displayBlinkTrafficLight>:

void displayBlinkTrafficLight(int state){
 8000a20:	b580      	push	{r7, lr}
 8000a22:	b082      	sub	sp, #8
 8000a24:	af00      	add	r7, sp, #0
 8000a26:	6078      	str	r0, [r7, #4]
 8000a28:	687b      	ldr	r3, [r7, #4]
 8000a2a:	2b1b      	cmp	r3, #27
 8000a2c:	d876      	bhi.n	8000b1c <displayBlinkTrafficLight+0xfc>
 8000a2e:	a201      	add	r2, pc, #4	; (adr r2, 8000a34 <displayBlinkTrafficLight+0x14>)
 8000a30:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8000a34:	08000abd 	.word	0x08000abd
 8000a38:	08000b1d 	.word	0x08000b1d
 8000a3c:	08000b1d 	.word	0x08000b1d
 8000a40:	08000b1d 	.word	0x08000b1d
 8000a44:	08000b1d 	.word	0x08000b1d
 8000a48:	08000b1d 	.word	0x08000b1d
 8000a4c:	08000b1d 	.word	0x08000b1d
 8000a50:	08000b1d 	.word	0x08000b1d
 8000a54:	08000b1d 	.word	0x08000b1d
 8000a58:	08000b1d 	.word	0x08000b1d
 8000a5c:	08000b1d 	.word	0x08000b1d
 8000a60:	08000b1d 	.word	0x08000b1d
 8000a64:	08000b1d 	.word	0x08000b1d
 8000a68:	08000b1d 	.word	0x08000b1d
 8000a6c:	08000b1d 	.word	0x08000b1d
 8000a70:	08000b1d 	.word	0x08000b1d
 8000a74:	08000b1d 	.word	0x08000b1d
 8000a78:	08000b1d 	.word	0x08000b1d
 8000a7c:	08000b1d 	.word	0x08000b1d
 8000a80:	08000b1d 	.word	0x08000b1d
 8000a84:	08000b1d 	.word	0x08000b1d
 8000a88:	08000adb 	.word	0x08000adb
 8000a8c:	08000b07 	.word	0x08000b07
 8000a90:	08000af1 	.word	0x08000af1
 8000a94:	08000aa5 	.word	0x08000aa5
 8000a98:	08000aad 	.word	0x08000aad
 8000a9c:	08000ad3 	.word	0x08000ad3
 8000aa0:	08000ab5 	.word	0x08000ab5
	switch (state){
		case BLINK_RED_GREEN:
//			if (t_blink <= 0){
////				setTimer(5,500);
//				t_blink = 500;
				updateTrafficLight(BLINK_RED_GREEN);
 8000aa4:	2018      	movs	r0, #24
 8000aa6:	f7ff fd25 	bl	80004f4 <updateTrafficLight>
//			}
			break;
 8000aaa:	e040      	b.n	8000b2e <displayBlinkTrafficLight+0x10e>
		case BLINK_RED_YELLOW:
//			if (t_blink <= 0){
//				t_blink = 200;
				updateTrafficLight(BLINK_RED_YELLOW);
 8000aac:	2019      	movs	r0, #25
 8000aae:	f7ff fd21 	bl	80004f4 <updateTrafficLight>
//			}
			break;
 8000ab2:	e03c      	b.n	8000b2e <displayBlinkTrafficLight+0x10e>
		case BLINK_YELLOW_RED:
//			if (t_blink <= 0){
//				t_blink = 200;
				updateTrafficLight(BLINK_YELLOW_RED);
 8000ab4:	201b      	movs	r0, #27
 8000ab6:	f7ff fd1d 	bl	80004f4 <updateTrafficLight>
//			}
			break;
 8000aba:	e038      	b.n	8000b2e <displayBlinkTrafficLight+0x10e>
		case INIT:
			if (t_blink <= 0){
 8000abc:	4b1e      	ldr	r3, [pc, #120]	; (8000b38 <displayBlinkTrafficLight+0x118>)
 8000abe:	681b      	ldr	r3, [r3, #0]
 8000ac0:	2b00      	cmp	r3, #0
 8000ac2:	dc2d      	bgt.n	8000b20 <displayBlinkTrafficLight+0x100>
//				setTimer(5,25);
				t_blink = 25;
 8000ac4:	4b1c      	ldr	r3, [pc, #112]	; (8000b38 <displayBlinkTrafficLight+0x118>)
 8000ac6:	2219      	movs	r2, #25
 8000ac8:	601a      	str	r2, [r3, #0]
				updateTrafficLight(INIT);
 8000aca:	2000      	movs	r0, #0
 8000acc:	f7ff fd12 	bl	80004f4 <updateTrafficLight>
			}
			break;
 8000ad0:	e026      	b.n	8000b20 <displayBlinkTrafficLight+0x100>
		case BLINK_GREEN_RED:
//			if (t_blink <= 0){
//				t_blink = 500;
				updateTrafficLight(BLINK_GREEN_RED);
 8000ad2:	201a      	movs	r0, #26
 8000ad4:	f7ff fd0e 	bl	80004f4 <updateTrafficLight>
//			}
			break;
 8000ad8:	e029      	b.n	8000b2e <displayBlinkTrafficLight+0x10e>
		case BLINK_RED:
			if (t_blink <= 0){
 8000ada:	4b17      	ldr	r3, [pc, #92]	; (8000b38 <displayBlinkTrafficLight+0x118>)
 8000adc:	681b      	ldr	r3, [r3, #0]
 8000ade:	2b00      	cmp	r3, #0
 8000ae0:	dc20      	bgt.n	8000b24 <displayBlinkTrafficLight+0x104>
//				setTimer(5,50);
				t_blink = 50;
 8000ae2:	4b15      	ldr	r3, [pc, #84]	; (8000b38 <displayBlinkTrafficLight+0x118>)
 8000ae4:	2232      	movs	r2, #50	; 0x32
 8000ae6:	601a      	str	r2, [r3, #0]
				updateTrafficLight(BLINK_RED);
 8000ae8:	2015      	movs	r0, #21
 8000aea:	f7ff fd03 	bl	80004f4 <updateTrafficLight>
			}
			break;
 8000aee:	e019      	b.n	8000b24 <displayBlinkTrafficLight+0x104>
		case BLINK_GREEN:
			if (t_blink <= 0){
 8000af0:	4b11      	ldr	r3, [pc, #68]	; (8000b38 <displayBlinkTrafficLight+0x118>)
 8000af2:	681b      	ldr	r3, [r3, #0]
 8000af4:	2b00      	cmp	r3, #0
 8000af6:	dc17      	bgt.n	8000b28 <displayBlinkTrafficLight+0x108>
//				setTimer(5,50);
				t_blink = 50;
 8000af8:	4b0f      	ldr	r3, [pc, #60]	; (8000b38 <displayBlinkTrafficLight+0x118>)
 8000afa:	2232      	movs	r2, #50	; 0x32
 8000afc:	601a      	str	r2, [r3, #0]
				updateTrafficLight(BLINK_GREEN);
 8000afe:	2017      	movs	r0, #23
 8000b00:	f7ff fcf8 	bl	80004f4 <updateTrafficLight>
			}
			break;
 8000b04:	e010      	b.n	8000b28 <displayBlinkTrafficLight+0x108>
		case BLINK_YELLOW:
			if (t_blink <= 0){
 8000b06:	4b0c      	ldr	r3, [pc, #48]	; (8000b38 <displayBlinkTrafficLight+0x118>)
 8000b08:	681b      	ldr	r3, [r3, #0]
 8000b0a:	2b00      	cmp	r3, #0
 8000b0c:	dc0e      	bgt.n	8000b2c <displayBlinkTrafficLight+0x10c>
//				setTimer(5,50;
				t_blink = 50;
 8000b0e:	4b0a      	ldr	r3, [pc, #40]	; (8000b38 <displayBlinkTrafficLight+0x118>)
 8000b10:	2232      	movs	r2, #50	; 0x32
 8000b12:	601a      	str	r2, [r3, #0]
				updateTrafficLight(BLINK_YELLOW);
 8000b14:	2016      	movs	r0, #22
 8000b16:	f7ff fced 	bl	80004f4 <updateTrafficLight>
			}
			break;
 8000b1a:	e007      	b.n	8000b2c <displayBlinkTrafficLight+0x10c>
		default:
			break;
 8000b1c:	bf00      	nop
 8000b1e:	e006      	b.n	8000b2e <displayBlinkTrafficLight+0x10e>
			break;
 8000b20:	bf00      	nop
 8000b22:	e004      	b.n	8000b2e <displayBlinkTrafficLight+0x10e>
			break;
 8000b24:	bf00      	nop
 8000b26:	e002      	b.n	8000b2e <displayBlinkTrafficLight+0x10e>
			break;
 8000b28:	bf00      	nop
 8000b2a:	e000      	b.n	8000b2e <displayBlinkTrafficLight+0x10e>
			break;
 8000b2c:	bf00      	nop
	}

}
 8000b2e:	bf00      	nop
 8000b30:	3708      	adds	r7, #8
 8000b32:	46bd      	mov	sp, r7
 8000b34:	bd80      	pop	{r7, pc}
 8000b36:	bf00      	nop
 8000b38:	200000d4 	.word	0x200000d4

08000b3c <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8000b3c:	b580      	push	{r7, lr}
 8000b3e:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8000b40:	f000 ffca 	bl	8001ad8 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8000b44:	f000 f840 	bl	8000bc8 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8000b48:	f000 f8f8 	bl	8000d3c <MX_GPIO_Init>
  MX_TIM2_Init();
 8000b4c:	f000 f8aa 	bl	8000ca4 <MX_TIM2_Init>
  MX_I2C1_Init();
 8000b50:	f000 f87a 	bl	8000c48 <MX_I2C1_Init>
  /* USER CODE BEGIN 2 */
  HAL_TIM_Base_Start_IT(&htim2);
 8000b54:	4815      	ldr	r0, [pc, #84]	; (8000bac <main+0x70>)
 8000b56:	f002 fbed 	bl	8003334 <HAL_TIM_Base_Start_IT>
  SCH_Init();
 8000b5a:	f000 fa05 	bl	8000f68 <SCH_Init>
  lcd1.hi2c = &hi2c1;
 8000b5e:	4b14      	ldr	r3, [pc, #80]	; (8000bb0 <main+0x74>)
 8000b60:	4a14      	ldr	r2, [pc, #80]	; (8000bb4 <main+0x78>)
 8000b62:	601a      	str	r2, [r3, #0]
  lcd1.address = 0x21<<1;
 8000b64:	4b12      	ldr	r3, [pc, #72]	; (8000bb0 <main+0x74>)
 8000b66:	2242      	movs	r2, #66	; 0x42
 8000b68:	711a      	strb	r2, [r3, #4]
  lcd_init(&lcd1);
 8000b6a:	4811      	ldr	r0, [pc, #68]	; (8000bb0 <main+0x74>)
 8000b6c:	f7ff fc64 	bl	8000438 <lcd_init>
  lcd_clear(&lcd1);
 8000b70:	480f      	ldr	r0, [pc, #60]	; (8000bb0 <main+0x74>)
 8000b72:	f7ff fc15 	bl	80003a0 <lcd_clear>

  Traffic_LCD_Init(&lcd1);
 8000b76:	480e      	ldr	r0, [pc, #56]	; (8000bb0 <main+0x74>)
 8000b78:	f000 fe7e 	bl	8001878 <Traffic_LCD_Init>
  /* USER CODE END 2 */

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  SCH_Add_Task(timeCounter, 0, 1);
 8000b7c:	2201      	movs	r2, #1
 8000b7e:	2100      	movs	r1, #0
 8000b80:	480d      	ldr	r0, [pc, #52]	; (8000bb8 <main+0x7c>)
 8000b82:	f000 fa55 	bl	8001030 <SCH_Add_Task>
  SCH_Add_Task(getKeyInput, 0, 1);
 8000b86:	2201      	movs	r2, #1
 8000b88:	2100      	movs	r1, #0
 8000b8a:	480c      	ldr	r0, [pc, #48]	; (8000bbc <main+0x80>)
 8000b8c:	f000 fa50 	bl	8001030 <SCH_Add_Task>
  SCH_Add_Task(fsm_run, 0, 1);
 8000b90:	2201      	movs	r2, #1
 8000b92:	2100      	movs	r1, #0
 8000b94:	480a      	ldr	r0, [pc, #40]	; (8000bc0 <main+0x84>)
 8000b96:	f000 fa4b 	bl	8001030 <SCH_Add_Task>
  SCH_Add_Task(Traffic_LCD_Display_Task, 0, 10);
 8000b9a:	220a      	movs	r2, #10
 8000b9c:	2100      	movs	r1, #0
 8000b9e:	4809      	ldr	r0, [pc, #36]	; (8000bc4 <main+0x88>)
 8000ba0:	f000 fa46 	bl	8001030 <SCH_Add_Task>

  while (1)
  {
	  SCH_Dispatch_Tasks();
 8000ba4:	f000 fa98 	bl	80010d8 <SCH_Dispatch_Tasks>
 8000ba8:	e7fc      	b.n	8000ba4 <main+0x68>
 8000baa:	bf00      	nop
 8000bac:	200001ec 	.word	0x200001ec
 8000bb0:	2000018c 	.word	0x2000018c
 8000bb4:	20000194 	.word	0x20000194
 8000bb8:	080011a5 	.word	0x080011a5
 8000bbc:	080001a1 	.word	0x080001a1
 8000bc0:	08001209 	.word	0x08001209
 8000bc4:	080018a9 	.word	0x080018a9

08000bc8 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8000bc8:	b580      	push	{r7, lr}
 8000bca:	b090      	sub	sp, #64	; 0x40
 8000bcc:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8000bce:	f107 0318 	add.w	r3, r7, #24
 8000bd2:	2228      	movs	r2, #40	; 0x28
 8000bd4:	2100      	movs	r1, #0
 8000bd6:	4618      	mov	r0, r3
 8000bd8:	f002 ff78 	bl	8003acc <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8000bdc:	1d3b      	adds	r3, r7, #4
 8000bde:	2200      	movs	r2, #0
 8000be0:	601a      	str	r2, [r3, #0]
 8000be2:	605a      	str	r2, [r3, #4]
 8000be4:	609a      	str	r2, [r3, #8]
 8000be6:	60da      	str	r2, [r3, #12]
 8000be8:	611a      	str	r2, [r3, #16]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 8000bea:	2302      	movs	r3, #2
 8000bec:	61bb      	str	r3, [r7, #24]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8000bee:	2301      	movs	r3, #1
 8000bf0:	62bb      	str	r3, [r7, #40]	; 0x28
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8000bf2:	2310      	movs	r3, #16
 8000bf4:	62fb      	str	r3, [r7, #44]	; 0x2c
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8000bf6:	2302      	movs	r3, #2
 8000bf8:	637b      	str	r3, [r7, #52]	; 0x34
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI_DIV2;
 8000bfa:	2300      	movs	r3, #0
 8000bfc:	63bb      	str	r3, [r7, #56]	; 0x38
  RCC_OscInitStruct.PLL.PLLMUL = RCC_PLL_MUL2;
 8000bfe:	2300      	movs	r3, #0
 8000c00:	63fb      	str	r3, [r7, #60]	; 0x3c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8000c02:	f107 0318 	add.w	r3, r7, #24
 8000c06:	4618      	mov	r0, r3
 8000c08:	f001 ff4a 	bl	8002aa0 <HAL_RCC_OscConfig>
 8000c0c:	4603      	mov	r3, r0
 8000c0e:	2b00      	cmp	r3, #0
 8000c10:	d001      	beq.n	8000c16 <SystemClock_Config+0x4e>
  {
    Error_Handler();
 8000c12:	f000 f91f 	bl	8000e54 <Error_Handler>
  }
  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8000c16:	230f      	movs	r3, #15
 8000c18:	607b      	str	r3, [r7, #4]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8000c1a:	2302      	movs	r3, #2
 8000c1c:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8000c1e:	2300      	movs	r3, #0
 8000c20:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 8000c22:	2300      	movs	r3, #0
 8000c24:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8000c26:	2300      	movs	r3, #0
 8000c28:	617b      	str	r3, [r7, #20]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_0) != HAL_OK)
 8000c2a:	1d3b      	adds	r3, r7, #4
 8000c2c:	2100      	movs	r1, #0
 8000c2e:	4618      	mov	r0, r3
 8000c30:	f002 f9b6 	bl	8002fa0 <HAL_RCC_ClockConfig>
 8000c34:	4603      	mov	r3, r0
 8000c36:	2b00      	cmp	r3, #0
 8000c38:	d001      	beq.n	8000c3e <SystemClock_Config+0x76>
  {
    Error_Handler();
 8000c3a:	f000 f90b 	bl	8000e54 <Error_Handler>
  }
}
 8000c3e:	bf00      	nop
 8000c40:	3740      	adds	r7, #64	; 0x40
 8000c42:	46bd      	mov	sp, r7
 8000c44:	bd80      	pop	{r7, pc}
	...

08000c48 <MX_I2C1_Init>:
  * @brief I2C1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2C1_Init(void)
{
 8000c48:	b580      	push	{r7, lr}
 8000c4a:	af00      	add	r7, sp, #0
  /* USER CODE END I2C1_Init 0 */

  /* USER CODE BEGIN I2C1_Init 1 */

  /* USER CODE END I2C1_Init 1 */
  hi2c1.Instance = I2C1;
 8000c4c:	4b12      	ldr	r3, [pc, #72]	; (8000c98 <MX_I2C1_Init+0x50>)
 8000c4e:	4a13      	ldr	r2, [pc, #76]	; (8000c9c <MX_I2C1_Init+0x54>)
 8000c50:	601a      	str	r2, [r3, #0]
  hi2c1.Init.ClockSpeed = 100000;
 8000c52:	4b11      	ldr	r3, [pc, #68]	; (8000c98 <MX_I2C1_Init+0x50>)
 8000c54:	4a12      	ldr	r2, [pc, #72]	; (8000ca0 <MX_I2C1_Init+0x58>)
 8000c56:	605a      	str	r2, [r3, #4]
  hi2c1.Init.DutyCycle = I2C_DUTYCYCLE_2;
 8000c58:	4b0f      	ldr	r3, [pc, #60]	; (8000c98 <MX_I2C1_Init+0x50>)
 8000c5a:	2200      	movs	r2, #0
 8000c5c:	609a      	str	r2, [r3, #8]
  hi2c1.Init.OwnAddress1 = 0;
 8000c5e:	4b0e      	ldr	r3, [pc, #56]	; (8000c98 <MX_I2C1_Init+0x50>)
 8000c60:	2200      	movs	r2, #0
 8000c62:	60da      	str	r2, [r3, #12]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 8000c64:	4b0c      	ldr	r3, [pc, #48]	; (8000c98 <MX_I2C1_Init+0x50>)
 8000c66:	f44f 4280 	mov.w	r2, #16384	; 0x4000
 8000c6a:	611a      	str	r2, [r3, #16]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 8000c6c:	4b0a      	ldr	r3, [pc, #40]	; (8000c98 <MX_I2C1_Init+0x50>)
 8000c6e:	2200      	movs	r2, #0
 8000c70:	615a      	str	r2, [r3, #20]
  hi2c1.Init.OwnAddress2 = 0;
 8000c72:	4b09      	ldr	r3, [pc, #36]	; (8000c98 <MX_I2C1_Init+0x50>)
 8000c74:	2200      	movs	r2, #0
 8000c76:	619a      	str	r2, [r3, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 8000c78:	4b07      	ldr	r3, [pc, #28]	; (8000c98 <MX_I2C1_Init+0x50>)
 8000c7a:	2200      	movs	r2, #0
 8000c7c:	61da      	str	r2, [r3, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 8000c7e:	4b06      	ldr	r3, [pc, #24]	; (8000c98 <MX_I2C1_Init+0x50>)
 8000c80:	2200      	movs	r2, #0
 8000c82:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 8000c84:	4804      	ldr	r0, [pc, #16]	; (8000c98 <MX_I2C1_Init+0x50>)
 8000c86:	f001 fa6f 	bl	8002168 <HAL_I2C_Init>
 8000c8a:	4603      	mov	r3, r0
 8000c8c:	2b00      	cmp	r3, #0
 8000c8e:	d001      	beq.n	8000c94 <MX_I2C1_Init+0x4c>
  {
    Error_Handler();
 8000c90:	f000 f8e0 	bl	8000e54 <Error_Handler>
  }
  /* USER CODE BEGIN I2C1_Init 2 */

  /* USER CODE END I2C1_Init 2 */

}
 8000c94:	bf00      	nop
 8000c96:	bd80      	pop	{r7, pc}
 8000c98:	20000194 	.word	0x20000194
 8000c9c:	40005400 	.word	0x40005400
 8000ca0:	000186a0 	.word	0x000186a0

08000ca4 <MX_TIM2_Init>:
  * @brief TIM2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM2_Init(void)
{
 8000ca4:	b580      	push	{r7, lr}
 8000ca6:	b086      	sub	sp, #24
 8000ca8:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM2_Init 0 */

  /* USER CODE END TIM2_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8000caa:	f107 0308 	add.w	r3, r7, #8
 8000cae:	2200      	movs	r2, #0
 8000cb0:	601a      	str	r2, [r3, #0]
 8000cb2:	605a      	str	r2, [r3, #4]
 8000cb4:	609a      	str	r2, [r3, #8]
 8000cb6:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8000cb8:	463b      	mov	r3, r7
 8000cba:	2200      	movs	r2, #0
 8000cbc:	601a      	str	r2, [r3, #0]
 8000cbe:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM2_Init 1 */

  /* USER CODE END TIM2_Init 1 */
  htim2.Instance = TIM2;
 8000cc0:	4b1d      	ldr	r3, [pc, #116]	; (8000d38 <MX_TIM2_Init+0x94>)
 8000cc2:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 8000cc6:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 7999;
 8000cc8:	4b1b      	ldr	r3, [pc, #108]	; (8000d38 <MX_TIM2_Init+0x94>)
 8000cca:	f641 723f 	movw	r2, #7999	; 0x1f3f
 8000cce:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 8000cd0:	4b19      	ldr	r3, [pc, #100]	; (8000d38 <MX_TIM2_Init+0x94>)
 8000cd2:	2200      	movs	r2, #0
 8000cd4:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 9;
 8000cd6:	4b18      	ldr	r3, [pc, #96]	; (8000d38 <MX_TIM2_Init+0x94>)
 8000cd8:	2209      	movs	r2, #9
 8000cda:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8000cdc:	4b16      	ldr	r3, [pc, #88]	; (8000d38 <MX_TIM2_Init+0x94>)
 8000cde:	2200      	movs	r2, #0
 8000ce0:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8000ce2:	4b15      	ldr	r3, [pc, #84]	; (8000d38 <MX_TIM2_Init+0x94>)
 8000ce4:	2200      	movs	r2, #0
 8000ce6:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim2) != HAL_OK)
 8000ce8:	4813      	ldr	r0, [pc, #76]	; (8000d38 <MX_TIM2_Init+0x94>)
 8000cea:	f002 fad3 	bl	8003294 <HAL_TIM_Base_Init>
 8000cee:	4603      	mov	r3, r0
 8000cf0:	2b00      	cmp	r3, #0
 8000cf2:	d001      	beq.n	8000cf8 <MX_TIM2_Init+0x54>
  {
    Error_Handler();
 8000cf4:	f000 f8ae 	bl	8000e54 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8000cf8:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8000cfc:	60bb      	str	r3, [r7, #8]
  if (HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig) != HAL_OK)
 8000cfe:	f107 0308 	add.w	r3, r7, #8
 8000d02:	4619      	mov	r1, r3
 8000d04:	480c      	ldr	r0, [pc, #48]	; (8000d38 <MX_TIM2_Init+0x94>)
 8000d06:	f002 fc57 	bl	80035b8 <HAL_TIM_ConfigClockSource>
 8000d0a:	4603      	mov	r3, r0
 8000d0c:	2b00      	cmp	r3, #0
 8000d0e:	d001      	beq.n	8000d14 <MX_TIM2_Init+0x70>
  {
    Error_Handler();
 8000d10:	f000 f8a0 	bl	8000e54 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8000d14:	2300      	movs	r3, #0
 8000d16:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8000d18:	2300      	movs	r3, #0
 8000d1a:	607b      	str	r3, [r7, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 8000d1c:	463b      	mov	r3, r7
 8000d1e:	4619      	mov	r1, r3
 8000d20:	4805      	ldr	r0, [pc, #20]	; (8000d38 <MX_TIM2_Init+0x94>)
 8000d22:	f002 fe39 	bl	8003998 <HAL_TIMEx_MasterConfigSynchronization>
 8000d26:	4603      	mov	r3, r0
 8000d28:	2b00      	cmp	r3, #0
 8000d2a:	d001      	beq.n	8000d30 <MX_TIM2_Init+0x8c>
  {
    Error_Handler();
 8000d2c:	f000 f892 	bl	8000e54 <Error_Handler>
  }
  /* USER CODE BEGIN TIM2_Init 2 */

  /* USER CODE END TIM2_Init 2 */

}
 8000d30:	bf00      	nop
 8000d32:	3718      	adds	r7, #24
 8000d34:	46bd      	mov	sp, r7
 8000d36:	bd80      	pop	{r7, pc}
 8000d38:	200001ec 	.word	0x200001ec

08000d3c <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8000d3c:	b580      	push	{r7, lr}
 8000d3e:	b088      	sub	sp, #32
 8000d40:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000d42:	f107 0310 	add.w	r3, r7, #16
 8000d46:	2200      	movs	r2, #0
 8000d48:	601a      	str	r2, [r3, #0]
 8000d4a:	605a      	str	r2, [r3, #4]
 8000d4c:	609a      	str	r2, [r3, #8]
 8000d4e:	60da      	str	r2, [r3, #12]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8000d50:	4b37      	ldr	r3, [pc, #220]	; (8000e30 <MX_GPIO_Init+0xf4>)
 8000d52:	699b      	ldr	r3, [r3, #24]
 8000d54:	4a36      	ldr	r2, [pc, #216]	; (8000e30 <MX_GPIO_Init+0xf4>)
 8000d56:	f043 0304 	orr.w	r3, r3, #4
 8000d5a:	6193      	str	r3, [r2, #24]
 8000d5c:	4b34      	ldr	r3, [pc, #208]	; (8000e30 <MX_GPIO_Init+0xf4>)
 8000d5e:	699b      	ldr	r3, [r3, #24]
 8000d60:	f003 0304 	and.w	r3, r3, #4
 8000d64:	60fb      	str	r3, [r7, #12]
 8000d66:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8000d68:	4b31      	ldr	r3, [pc, #196]	; (8000e30 <MX_GPIO_Init+0xf4>)
 8000d6a:	699b      	ldr	r3, [r3, #24]
 8000d6c:	4a30      	ldr	r2, [pc, #192]	; (8000e30 <MX_GPIO_Init+0xf4>)
 8000d6e:	f043 0308 	orr.w	r3, r3, #8
 8000d72:	6193      	str	r3, [r2, #24]
 8000d74:	4b2e      	ldr	r3, [pc, #184]	; (8000e30 <MX_GPIO_Init+0xf4>)
 8000d76:	699b      	ldr	r3, [r3, #24]
 8000d78:	f003 0308 	and.w	r3, r3, #8
 8000d7c:	60bb      	str	r3, [r7, #8]
 8000d7e:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8000d80:	4b2b      	ldr	r3, [pc, #172]	; (8000e30 <MX_GPIO_Init+0xf4>)
 8000d82:	699b      	ldr	r3, [r3, #24]
 8000d84:	4a2a      	ldr	r2, [pc, #168]	; (8000e30 <MX_GPIO_Init+0xf4>)
 8000d86:	f043 0310 	orr.w	r3, r3, #16
 8000d8a:	6193      	str	r3, [r2, #24]
 8000d8c:	4b28      	ldr	r3, [pc, #160]	; (8000e30 <MX_GPIO_Init+0xf4>)
 8000d8e:	699b      	ldr	r3, [r3, #24]
 8000d90:	f003 0310 	and.w	r3, r3, #16
 8000d94:	607b      	str	r3, [r7, #4]
 8000d96:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, LED_RED_PIN_Pin|LED1_A_Pin|LED1_B_Pin, GPIO_PIN_RESET);
 8000d98:	2200      	movs	r2, #0
 8000d9a:	f44f 7148 	mov.w	r1, #800	; 0x320
 8000d9e:	4825      	ldr	r0, [pc, #148]	; (8000e34 <MX_GPIO_Init+0xf8>)
 8000da0:	f001 f9c9 	bl	8002136 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(LED2_A_GPIO_Port, LED2_A_Pin, GPIO_PIN_RESET);
 8000da4:	2200      	movs	r2, #0
 8000da6:	2180      	movs	r1, #128	; 0x80
 8000da8:	4823      	ldr	r0, [pc, #140]	; (8000e38 <MX_GPIO_Init+0xfc>)
 8000daa:	f001 f9c4 	bl	8002136 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(LED2_B_GPIO_Port, LED2_B_Pin, GPIO_PIN_RESET);
 8000dae:	2200      	movs	r2, #0
 8000db0:	2140      	movs	r1, #64	; 0x40
 8000db2:	4822      	ldr	r0, [pc, #136]	; (8000e3c <MX_GPIO_Init+0x100>)
 8000db4:	f001 f9bf 	bl	8002136 <HAL_GPIO_WritePin>

  /*Configure GPIO pins : LED_RED_PIN_Pin LED1_A_Pin LED1_B_Pin */
  GPIO_InitStruct.Pin = LED_RED_PIN_Pin|LED1_A_Pin|LED1_B_Pin;
 8000db8:	f44f 7348 	mov.w	r3, #800	; 0x320
 8000dbc:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000dbe:	2301      	movs	r3, #1
 8000dc0:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000dc2:	2300      	movs	r3, #0
 8000dc4:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000dc6:	2302      	movs	r3, #2
 8000dc8:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000dca:	f107 0310 	add.w	r3, r7, #16
 8000dce:	4619      	mov	r1, r3
 8000dd0:	4818      	ldr	r0, [pc, #96]	; (8000e34 <MX_GPIO_Init+0xf8>)
 8000dd2:	f001 f815 	bl	8001e00 <HAL_GPIO_Init>

  /*Configure GPIO pins : BUTTON4_Pin BUTTON1_Pin BUTTON3_Pin BUTTON2_Pin */
  GPIO_InitStruct.Pin = BUTTON4_Pin|BUTTON1_Pin|BUTTON3_Pin|BUTTON2_Pin;
 8000dd6:	f44f 6387 	mov.w	r3, #1080	; 0x438
 8000dda:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8000ddc:	2300      	movs	r3, #0
 8000dde:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000de0:	2300      	movs	r3, #0
 8000de2:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000de4:	f107 0310 	add.w	r3, r7, #16
 8000de8:	4619      	mov	r1, r3
 8000dea:	4814      	ldr	r0, [pc, #80]	; (8000e3c <MX_GPIO_Init+0x100>)
 8000dec:	f001 f808 	bl	8001e00 <HAL_GPIO_Init>

  /*Configure GPIO pin : LED2_A_Pin */
  GPIO_InitStruct.Pin = LED2_A_Pin;
 8000df0:	2380      	movs	r3, #128	; 0x80
 8000df2:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000df4:	2301      	movs	r3, #1
 8000df6:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000df8:	2300      	movs	r3, #0
 8000dfa:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000dfc:	2302      	movs	r3, #2
 8000dfe:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(LED2_A_GPIO_Port, &GPIO_InitStruct);
 8000e00:	f107 0310 	add.w	r3, r7, #16
 8000e04:	4619      	mov	r1, r3
 8000e06:	480c      	ldr	r0, [pc, #48]	; (8000e38 <MX_GPIO_Init+0xfc>)
 8000e08:	f000 fffa 	bl	8001e00 <HAL_GPIO_Init>

  /*Configure GPIO pin : LED2_B_Pin */
  GPIO_InitStruct.Pin = LED2_B_Pin;
 8000e0c:	2340      	movs	r3, #64	; 0x40
 8000e0e:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000e10:	2301      	movs	r3, #1
 8000e12:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000e14:	2300      	movs	r3, #0
 8000e16:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000e18:	2302      	movs	r3, #2
 8000e1a:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(LED2_B_GPIO_Port, &GPIO_InitStruct);
 8000e1c:	f107 0310 	add.w	r3, r7, #16
 8000e20:	4619      	mov	r1, r3
 8000e22:	4806      	ldr	r0, [pc, #24]	; (8000e3c <MX_GPIO_Init+0x100>)
 8000e24:	f000 ffec 	bl	8001e00 <HAL_GPIO_Init>

}
 8000e28:	bf00      	nop
 8000e2a:	3720      	adds	r7, #32
 8000e2c:	46bd      	mov	sp, r7
 8000e2e:	bd80      	pop	{r7, pc}
 8000e30:	40021000 	.word	0x40021000
 8000e34:	40010800 	.word	0x40010800
 8000e38:	40011000 	.word	0x40011000
 8000e3c:	40010c00 	.word	0x40010c00

08000e40 <HAL_TIM_PeriodElapsedCallback>:

/* USER CODE BEGIN 4 */
void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim){
 8000e40:	b580      	push	{r7, lr}
 8000e42:	b082      	sub	sp, #8
 8000e44:	af00      	add	r7, sp, #0
 8000e46:	6078      	str	r0, [r7, #4]
	SCH_Update();
 8000e48:	f000 f92e 	bl	80010a8 <SCH_Update>
}
 8000e4c:	bf00      	nop
 8000e4e:	3708      	adds	r7, #8
 8000e50:	46bd      	mov	sp, r7
 8000e52:	bd80      	pop	{r7, pc}

08000e54 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8000e54:	b480      	push	{r7}
 8000e56:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8000e58:	b672      	cpsid	i
}
 8000e5a:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8000e5c:	e7fe      	b.n	8000e5c <Error_Handler+0x8>
	...

08000e60 <delayInsert>:
	ready_head = (ready_head + 1) % SCH_MAX_TASKS;
	ready_count--;
	return 1;
}

static void delayInsert(sTasks *new_task, uint32_t DELAY){
 8000e60:	b480      	push	{r7}
 8000e62:	b085      	sub	sp, #20
 8000e64:	af00      	add	r7, sp, #0
 8000e66:	6078      	str	r0, [r7, #4]
 8000e68:	6039      	str	r1, [r7, #0]
    new_task->next = NULL;
 8000e6a:	687b      	ldr	r3, [r7, #4]
 8000e6c:	2200      	movs	r2, #0
 8000e6e:	615a      	str	r2, [r3, #20]
    new_task->prev = NULL;
 8000e70:	687b      	ldr	r3, [r7, #4]
 8000e72:	2200      	movs	r2, #0
 8000e74:	619a      	str	r2, [r3, #24]


    if (head_waiting_list == NULL){
 8000e76:	4b3b      	ldr	r3, [pc, #236]	; (8000f64 <delayInsert+0x104>)
 8000e78:	681b      	ldr	r3, [r3, #0]
 8000e7a:	2b00      	cmp	r3, #0
 8000e7c:	d106      	bne.n	8000e8c <delayInsert+0x2c>
        new_task->Delay = DELAY;
 8000e7e:	687b      	ldr	r3, [r7, #4]
 8000e80:	683a      	ldr	r2, [r7, #0]
 8000e82:	605a      	str	r2, [r3, #4]
        head_waiting_list = new_task;
 8000e84:	4a37      	ldr	r2, [pc, #220]	; (8000f64 <delayInsert+0x104>)
 8000e86:	687b      	ldr	r3, [r7, #4]
 8000e88:	6013      	str	r3, [r2, #0]
        return;
 8000e8a:	e066      	b.n	8000f5a <delayInsert+0xfa>
    }


    if (DELAY < head_waiting_list->Delay){
 8000e8c:	4b35      	ldr	r3, [pc, #212]	; (8000f64 <delayInsert+0x104>)
 8000e8e:	681b      	ldr	r3, [r3, #0]
 8000e90:	685b      	ldr	r3, [r3, #4]
 8000e92:	683a      	ldr	r2, [r7, #0]
 8000e94:	429a      	cmp	r2, r3
 8000e96:	d216      	bcs.n	8000ec6 <delayInsert+0x66>
        head_waiting_list->Delay -= DELAY;
 8000e98:	4b32      	ldr	r3, [pc, #200]	; (8000f64 <delayInsert+0x104>)
 8000e9a:	681b      	ldr	r3, [r3, #0]
 8000e9c:	6859      	ldr	r1, [r3, #4]
 8000e9e:	4b31      	ldr	r3, [pc, #196]	; (8000f64 <delayInsert+0x104>)
 8000ea0:	681b      	ldr	r3, [r3, #0]
 8000ea2:	683a      	ldr	r2, [r7, #0]
 8000ea4:	1a8a      	subs	r2, r1, r2
 8000ea6:	605a      	str	r2, [r3, #4]
        new_task->next = head_waiting_list;
 8000ea8:	4b2e      	ldr	r3, [pc, #184]	; (8000f64 <delayInsert+0x104>)
 8000eaa:	681a      	ldr	r2, [r3, #0]
 8000eac:	687b      	ldr	r3, [r7, #4]
 8000eae:	615a      	str	r2, [r3, #20]
        head_waiting_list->prev = new_task;
 8000eb0:	4b2c      	ldr	r3, [pc, #176]	; (8000f64 <delayInsert+0x104>)
 8000eb2:	681b      	ldr	r3, [r3, #0]
 8000eb4:	687a      	ldr	r2, [r7, #4]
 8000eb6:	619a      	str	r2, [r3, #24]
        new_task->Delay = DELAY;
 8000eb8:	687b      	ldr	r3, [r7, #4]
 8000eba:	683a      	ldr	r2, [r7, #0]
 8000ebc:	605a      	str	r2, [r3, #4]
        head_waiting_list = new_task;
 8000ebe:	4a29      	ldr	r2, [pc, #164]	; (8000f64 <delayInsert+0x104>)
 8000ec0:	687b      	ldr	r3, [r7, #4]
 8000ec2:	6013      	str	r3, [r2, #0]
        return;
 8000ec4:	e049      	b.n	8000f5a <delayInsert+0xfa>
    }


    sTasks *current_task = head_waiting_list;
 8000ec6:	4b27      	ldr	r3, [pc, #156]	; (8000f64 <delayInsert+0x104>)
 8000ec8:	681b      	ldr	r3, [r3, #0]
 8000eca:	60fb      	str	r3, [r7, #12]
    uint32_t temp_delay = DELAY;
 8000ecc:	683b      	ldr	r3, [r7, #0]
 8000ece:	60bb      	str	r3, [r7, #8]

    while (current_task->next != NULL && temp_delay >= current_task->Delay){
 8000ed0:	e007      	b.n	8000ee2 <delayInsert+0x82>
        temp_delay -= current_task->Delay;
 8000ed2:	68fb      	ldr	r3, [r7, #12]
 8000ed4:	685b      	ldr	r3, [r3, #4]
 8000ed6:	68ba      	ldr	r2, [r7, #8]
 8000ed8:	1ad3      	subs	r3, r2, r3
 8000eda:	60bb      	str	r3, [r7, #8]
        current_task = current_task->next;
 8000edc:	68fb      	ldr	r3, [r7, #12]
 8000ede:	695b      	ldr	r3, [r3, #20]
 8000ee0:	60fb      	str	r3, [r7, #12]
    while (current_task->next != NULL && temp_delay >= current_task->Delay){
 8000ee2:	68fb      	ldr	r3, [r7, #12]
 8000ee4:	695b      	ldr	r3, [r3, #20]
 8000ee6:	2b00      	cmp	r3, #0
 8000ee8:	d004      	beq.n	8000ef4 <delayInsert+0x94>
 8000eea:	68fb      	ldr	r3, [r7, #12]
 8000eec:	685b      	ldr	r3, [r3, #4]
 8000eee:	68ba      	ldr	r2, [r7, #8]
 8000ef0:	429a      	cmp	r2, r3
 8000ef2:	d2ee      	bcs.n	8000ed2 <delayInsert+0x72>
    }

    if (temp_delay >= current_task->Delay && current_task->next == NULL){
 8000ef4:	68fb      	ldr	r3, [r7, #12]
 8000ef6:	685b      	ldr	r3, [r3, #4]
 8000ef8:	68ba      	ldr	r2, [r7, #8]
 8000efa:	429a      	cmp	r2, r3
 8000efc:	d312      	bcc.n	8000f24 <delayInsert+0xc4>
 8000efe:	68fb      	ldr	r3, [r7, #12]
 8000f00:	695b      	ldr	r3, [r3, #20]
 8000f02:	2b00      	cmp	r3, #0
 8000f04:	d10e      	bne.n	8000f24 <delayInsert+0xc4>

        temp_delay -= current_task->Delay;
 8000f06:	68fb      	ldr	r3, [r7, #12]
 8000f08:	685b      	ldr	r3, [r3, #4]
 8000f0a:	68ba      	ldr	r2, [r7, #8]
 8000f0c:	1ad3      	subs	r3, r2, r3
 8000f0e:	60bb      	str	r3, [r7, #8]
        current_task->next = new_task;
 8000f10:	68fb      	ldr	r3, [r7, #12]
 8000f12:	687a      	ldr	r2, [r7, #4]
 8000f14:	615a      	str	r2, [r3, #20]
        new_task->prev = current_task;
 8000f16:	687b      	ldr	r3, [r7, #4]
 8000f18:	68fa      	ldr	r2, [r7, #12]
 8000f1a:	619a      	str	r2, [r3, #24]
        new_task->Delay = temp_delay;
 8000f1c:	687b      	ldr	r3, [r7, #4]
 8000f1e:	68ba      	ldr	r2, [r7, #8]
 8000f20:	605a      	str	r2, [r3, #4]
 8000f22:	e01a      	b.n	8000f5a <delayInsert+0xfa>
    } else {

        new_task->Delay = temp_delay;
 8000f24:	687b      	ldr	r3, [r7, #4]
 8000f26:	68ba      	ldr	r2, [r7, #8]
 8000f28:	605a      	str	r2, [r3, #4]
        current_task->Delay -= temp_delay;
 8000f2a:	68fb      	ldr	r3, [r7, #12]
 8000f2c:	685a      	ldr	r2, [r3, #4]
 8000f2e:	68bb      	ldr	r3, [r7, #8]
 8000f30:	1ad2      	subs	r2, r2, r3
 8000f32:	68fb      	ldr	r3, [r7, #12]
 8000f34:	605a      	str	r2, [r3, #4]

        new_task->next = current_task;
 8000f36:	687b      	ldr	r3, [r7, #4]
 8000f38:	68fa      	ldr	r2, [r7, #12]
 8000f3a:	615a      	str	r2, [r3, #20]
        new_task->prev = current_task->prev;
 8000f3c:	68fb      	ldr	r3, [r7, #12]
 8000f3e:	699a      	ldr	r2, [r3, #24]
 8000f40:	687b      	ldr	r3, [r7, #4]
 8000f42:	619a      	str	r2, [r3, #24]
        if (current_task->prev != NULL){
 8000f44:	68fb      	ldr	r3, [r7, #12]
 8000f46:	699b      	ldr	r3, [r3, #24]
 8000f48:	2b00      	cmp	r3, #0
 8000f4a:	d003      	beq.n	8000f54 <delayInsert+0xf4>
            current_task->prev->next = new_task;
 8000f4c:	68fb      	ldr	r3, [r7, #12]
 8000f4e:	699b      	ldr	r3, [r3, #24]
 8000f50:	687a      	ldr	r2, [r7, #4]
 8000f52:	615a      	str	r2, [r3, #20]
        }
        current_task->prev = new_task;
 8000f54:	68fb      	ldr	r3, [r7, #12]
 8000f56:	687a      	ldr	r2, [r7, #4]
 8000f58:	619a      	str	r2, [r3, #24]
    }
}
 8000f5a:	3714      	adds	r7, #20
 8000f5c:	46bd      	mov	sp, r7
 8000f5e:	bc80      	pop	{r7}
 8000f60:	4770      	bx	lr
 8000f62:	bf00      	nop
 8000f64:	200000e8 	.word	0x200000e8

08000f68 <SCH_Init>:
void SCH_Init(void) {
 8000f68:	b480      	push	{r7}
 8000f6a:	b083      	sub	sp, #12
 8000f6c:	af00      	add	r7, sp, #0
    // cha c task no
    head_waiting_list = NULL;
 8000f6e:	4b2b      	ldr	r3, [pc, #172]	; (800101c <SCH_Init+0xb4>)
 8000f70:	2200      	movs	r2, #0
 8000f72:	601a      	str	r2, [r3, #0]

    // queue rng
    ready_head  = 0;
 8000f74:	4b2a      	ldr	r3, [pc, #168]	; (8001020 <SCH_Init+0xb8>)
 8000f76:	2200      	movs	r2, #0
 8000f78:	701a      	strb	r2, [r3, #0]
    ready_tail  = 0;
 8000f7a:	4b2a      	ldr	r3, [pc, #168]	; (8001024 <SCH_Init+0xbc>)
 8000f7c:	2200      	movs	r2, #0
 8000f7e:	701a      	strb	r2, [r3, #0]
    ready_count = 0;
 8000f80:	4b29      	ldr	r3, [pc, #164]	; (8001028 <SCH_Init+0xc0>)
 8000f82:	2200      	movs	r2, #0
 8000f84:	701a      	strb	r2, [r3, #0]

    for (int i = 0; i < SCH_MAX_TASKS; i++) {
 8000f86:	2300      	movs	r3, #0
 8000f88:	607b      	str	r3, [r7, #4]
 8000f8a:	e03d      	b.n	8001008 <SCH_Init+0xa0>
        SCH_tasks_G[i].pTask  = 0;
 8000f8c:	4927      	ldr	r1, [pc, #156]	; (800102c <SCH_Init+0xc4>)
 8000f8e:	687a      	ldr	r2, [r7, #4]
 8000f90:	4613      	mov	r3, r2
 8000f92:	00db      	lsls	r3, r3, #3
 8000f94:	1a9b      	subs	r3, r3, r2
 8000f96:	009b      	lsls	r3, r3, #2
 8000f98:	440b      	add	r3, r1
 8000f9a:	2200      	movs	r2, #0
 8000f9c:	601a      	str	r2, [r3, #0]
        SCH_tasks_G[i].Period = 0;
 8000f9e:	4923      	ldr	r1, [pc, #140]	; (800102c <SCH_Init+0xc4>)
 8000fa0:	687a      	ldr	r2, [r7, #4]
 8000fa2:	4613      	mov	r3, r2
 8000fa4:	00db      	lsls	r3, r3, #3
 8000fa6:	1a9b      	subs	r3, r3, r2
 8000fa8:	009b      	lsls	r3, r3, #2
 8000faa:	440b      	add	r3, r1
 8000fac:	3308      	adds	r3, #8
 8000fae:	2200      	movs	r2, #0
 8000fb0:	601a      	str	r2, [r3, #0]
        SCH_tasks_G[i].RunMe  = 0;
 8000fb2:	491e      	ldr	r1, [pc, #120]	; (800102c <SCH_Init+0xc4>)
 8000fb4:	687a      	ldr	r2, [r7, #4]
 8000fb6:	4613      	mov	r3, r2
 8000fb8:	00db      	lsls	r3, r3, #3
 8000fba:	1a9b      	subs	r3, r3, r2
 8000fbc:	009b      	lsls	r3, r3, #2
 8000fbe:	440b      	add	r3, r1
 8000fc0:	330c      	adds	r3, #12
 8000fc2:	2200      	movs	r2, #0
 8000fc4:	701a      	strb	r2, [r3, #0]
        SCH_tasks_G[i].next = 0;
 8000fc6:	4919      	ldr	r1, [pc, #100]	; (800102c <SCH_Init+0xc4>)
 8000fc8:	687a      	ldr	r2, [r7, #4]
 8000fca:	4613      	mov	r3, r2
 8000fcc:	00db      	lsls	r3, r3, #3
 8000fce:	1a9b      	subs	r3, r3, r2
 8000fd0:	009b      	lsls	r3, r3, #2
 8000fd2:	440b      	add	r3, r1
 8000fd4:	3314      	adds	r3, #20
 8000fd6:	2200      	movs	r2, #0
 8000fd8:	601a      	str	r2, [r3, #0]
        SCH_tasks_G[i].prev = 0;
 8000fda:	4914      	ldr	r1, [pc, #80]	; (800102c <SCH_Init+0xc4>)
 8000fdc:	687a      	ldr	r2, [r7, #4]
 8000fde:	4613      	mov	r3, r2
 8000fe0:	00db      	lsls	r3, r3, #3
 8000fe2:	1a9b      	subs	r3, r3, r2
 8000fe4:	009b      	lsls	r3, r3, #2
 8000fe6:	440b      	add	r3, r1
 8000fe8:	3318      	adds	r3, #24
 8000fea:	2200      	movs	r2, #0
 8000fec:	601a      	str	r2, [r3, #0]
        SCH_tasks_G[i].TaskID = i;
 8000fee:	6879      	ldr	r1, [r7, #4]
 8000ff0:	480e      	ldr	r0, [pc, #56]	; (800102c <SCH_Init+0xc4>)
 8000ff2:	687a      	ldr	r2, [r7, #4]
 8000ff4:	4613      	mov	r3, r2
 8000ff6:	00db      	lsls	r3, r3, #3
 8000ff8:	1a9b      	subs	r3, r3, r2
 8000ffa:	009b      	lsls	r3, r3, #2
 8000ffc:	4403      	add	r3, r0
 8000ffe:	3310      	adds	r3, #16
 8001000:	6019      	str	r1, [r3, #0]
    for (int i = 0; i < SCH_MAX_TASKS; i++) {
 8001002:	687b      	ldr	r3, [r7, #4]
 8001004:	3301      	adds	r3, #1
 8001006:	607b      	str	r3, [r7, #4]
 8001008:	687b      	ldr	r3, [r7, #4]
 800100a:	2b27      	cmp	r3, #39	; 0x27
 800100c:	ddbe      	ble.n	8000f8c <SCH_Init+0x24>

    }
}
 800100e:	bf00      	nop
 8001010:	bf00      	nop
 8001012:	370c      	adds	r7, #12
 8001014:	46bd      	mov	sp, r7
 8001016:	bc80      	pop	{r7}
 8001018:	4770      	bx	lr
 800101a:	bf00      	nop
 800101c:	200000e8 	.word	0x200000e8
 8001020:	200000ec 	.word	0x200000ec
 8001024:	200000ed 	.word	0x200000ed
 8001028:	200000ee 	.word	0x200000ee
 800102c:	20000234 	.word	0x20000234

08001030 <SCH_Add_Task>:

void SCH_Add_Task(void (*pFunction)(), uint32_t DELAY, uint32_t PERIOD){
 8001030:	b580      	push	{r7, lr}
 8001032:	b086      	sub	sp, #24
 8001034:	af00      	add	r7, sp, #0
 8001036:	60f8      	str	r0, [r7, #12]
 8001038:	60b9      	str	r1, [r7, #8]
 800103a:	607a      	str	r2, [r7, #4]
    int index = 0;
 800103c:	2300      	movs	r3, #0
 800103e:	617b      	str	r3, [r7, #20]
    // Tm slot trng (sa th t iu kin!)
    while ((index < SCH_MAX_TASKS) && (SCH_tasks_G[index].pTask != NULL)){
 8001040:	e002      	b.n	8001048 <SCH_Add_Task+0x18>
        index++;
 8001042:	697b      	ldr	r3, [r7, #20]
 8001044:	3301      	adds	r3, #1
 8001046:	617b      	str	r3, [r7, #20]
    while ((index < SCH_MAX_TASKS) && (SCH_tasks_G[index].pTask != NULL)){
 8001048:	697b      	ldr	r3, [r7, #20]
 800104a:	2b27      	cmp	r3, #39	; 0x27
 800104c:	dc09      	bgt.n	8001062 <SCH_Add_Task+0x32>
 800104e:	4915      	ldr	r1, [pc, #84]	; (80010a4 <SCH_Add_Task+0x74>)
 8001050:	697a      	ldr	r2, [r7, #20]
 8001052:	4613      	mov	r3, r2
 8001054:	00db      	lsls	r3, r3, #3
 8001056:	1a9b      	subs	r3, r3, r2
 8001058:	009b      	lsls	r3, r3, #2
 800105a:	440b      	add	r3, r1
 800105c:	681b      	ldr	r3, [r3, #0]
 800105e:	2b00      	cmp	r3, #0
 8001060:	d1ef      	bne.n	8001042 <SCH_Add_Task+0x12>
    }
    if (index == SCH_MAX_TASKS) return;
 8001062:	697b      	ldr	r3, [r7, #20]
 8001064:	2b28      	cmp	r3, #40	; 0x28
 8001066:	d018      	beq.n	800109a <SCH_Add_Task+0x6a>

    sTasks *new_task = &SCH_tasks_G[index];
 8001068:	697a      	ldr	r2, [r7, #20]
 800106a:	4613      	mov	r3, r2
 800106c:	00db      	lsls	r3, r3, #3
 800106e:	1a9b      	subs	r3, r3, r2
 8001070:	009b      	lsls	r3, r3, #2
 8001072:	4a0c      	ldr	r2, [pc, #48]	; (80010a4 <SCH_Add_Task+0x74>)
 8001074:	4413      	add	r3, r2
 8001076:	613b      	str	r3, [r7, #16]
    new_task->pTask  = pFunction;
 8001078:	693b      	ldr	r3, [r7, #16]
 800107a:	68fa      	ldr	r2, [r7, #12]
 800107c:	601a      	str	r2, [r3, #0]
    new_task->Period = PERIOD;
 800107e:	693b      	ldr	r3, [r7, #16]
 8001080:	687a      	ldr	r2, [r7, #4]
 8001082:	609a      	str	r2, [r3, #8]
    new_task->TaskID = index;
 8001084:	697a      	ldr	r2, [r7, #20]
 8001086:	693b      	ldr	r3, [r7, #16]
 8001088:	611a      	str	r2, [r3, #16]
    new_task->RunMe  = 0;
 800108a:	693b      	ldr	r3, [r7, #16]
 800108c:	2200      	movs	r2, #0
 800108e:	731a      	strb	r2, [r3, #12]

    delayInsert(new_task, DELAY);
 8001090:	68b9      	ldr	r1, [r7, #8]
 8001092:	6938      	ldr	r0, [r7, #16]
 8001094:	f7ff fee4 	bl	8000e60 <delayInsert>
 8001098:	e000      	b.n	800109c <SCH_Add_Task+0x6c>
    if (index == SCH_MAX_TASKS) return;
 800109a:	bf00      	nop
}
 800109c:	3718      	adds	r7, #24
 800109e:	46bd      	mov	sp, r7
 80010a0:	bd80      	pop	{r7, pc}
 80010a2:	bf00      	nop
 80010a4:	20000234 	.word	0x20000234

080010a8 <SCH_Update>:

void SCH_Update(void){
 80010a8:	b480      	push	{r7}
 80010aa:	af00      	add	r7, sp, #0
    if (head_waiting_list == NULL) return;
 80010ac:	4b09      	ldr	r3, [pc, #36]	; (80010d4 <SCH_Update+0x2c>)
 80010ae:	681b      	ldr	r3, [r3, #0]
 80010b0:	2b00      	cmp	r3, #0
 80010b2:	d00a      	beq.n	80010ca <SCH_Update+0x22>

    // Gim delay node u
    if (head_waiting_list->Delay > 0) {
 80010b4:	4b07      	ldr	r3, [pc, #28]	; (80010d4 <SCH_Update+0x2c>)
 80010b6:	681b      	ldr	r3, [r3, #0]
 80010b8:	685b      	ldr	r3, [r3, #4]
 80010ba:	2b00      	cmp	r3, #0
 80010bc:	d006      	beq.n	80010cc <SCH_Update+0x24>
        head_waiting_list->Delay--;
 80010be:	4b05      	ldr	r3, [pc, #20]	; (80010d4 <SCH_Update+0x2c>)
 80010c0:	681b      	ldr	r3, [r3, #0]
 80010c2:	685a      	ldr	r2, [r3, #4]
 80010c4:	3a01      	subs	r2, #1
 80010c6:	605a      	str	r2, [r3, #4]
 80010c8:	e000      	b.n	80010cc <SCH_Update+0x24>
    if (head_waiting_list == NULL) return;
 80010ca:	bf00      	nop
//       task->next = NULL;
//       task->prev = NULL;
//
//       task->RunMe++;
//       pushQueue(task->TaskID);
}
 80010cc:	46bd      	mov	sp, r7
 80010ce:	bc80      	pop	{r7}
 80010d0:	4770      	bx	lr
 80010d2:	bf00      	nop
 80010d4:	200000e8 	.word	0x200000e8

080010d8 <SCH_Dispatch_Tasks>:

void SCH_Dispatch_Tasks(void){
 80010d8:	b580      	push	{r7, lr}
 80010da:	b082      	sub	sp, #8
 80010dc:	af00      	add	r7, sp, #0
	uint32_t id;
    while (head_waiting_list != NULL && head_waiting_list->Delay == 0) {
 80010de:	e04f      	b.n	8001180 <SCH_Dispatch_Tasks+0xa8>
        sTasks *task = head_waiting_list;      // lu li task c
 80010e0:	4b2e      	ldr	r3, [pc, #184]	; (800119c <SCH_Dispatch_Tasks+0xc4>)
 80010e2:	681b      	ldr	r3, [r3, #0]
 80010e4:	607b      	str	r3, [r7, #4]

        // b khi list
        head_waiting_list = head_waiting_list->next;
 80010e6:	4b2d      	ldr	r3, [pc, #180]	; (800119c <SCH_Dispatch_Tasks+0xc4>)
 80010e8:	681b      	ldr	r3, [r3, #0]
 80010ea:	695b      	ldr	r3, [r3, #20]
 80010ec:	4a2b      	ldr	r2, [pc, #172]	; (800119c <SCH_Dispatch_Tasks+0xc4>)
 80010ee:	6013      	str	r3, [r2, #0]
        if (head_waiting_list != NULL) {
 80010f0:	4b2a      	ldr	r3, [pc, #168]	; (800119c <SCH_Dispatch_Tasks+0xc4>)
 80010f2:	681b      	ldr	r3, [r3, #0]
 80010f4:	2b00      	cmp	r3, #0
 80010f6:	d003      	beq.n	8001100 <SCH_Dispatch_Tasks+0x28>
            head_waiting_list->prev = NULL;
 80010f8:	4b28      	ldr	r3, [pc, #160]	; (800119c <SCH_Dispatch_Tasks+0xc4>)
 80010fa:	681b      	ldr	r3, [r3, #0]
 80010fc:	2200      	movs	r2, #0
 80010fe:	619a      	str	r2, [r3, #24]
        }

        task->next = NULL;
 8001100:	687b      	ldr	r3, [r7, #4]
 8001102:	2200      	movs	r2, #0
 8001104:	615a      	str	r2, [r3, #20]
        task->prev = NULL;
 8001106:	687b      	ldr	r3, [r7, #4]
 8001108:	2200      	movs	r2, #0
 800110a:	619a      	str	r2, [r3, #24]

        // nh du ready
        task->RunMe++;
 800110c:	687b      	ldr	r3, [r7, #4]
 800110e:	7b1b      	ldrb	r3, [r3, #12]
 8001110:	3301      	adds	r3, #1
 8001112:	b2da      	uxtb	r2, r3
 8001114:	687b      	ldr	r3, [r7, #4]
 8001116:	731a      	strb	r2, [r3, #12]
//        pushQueue(task->TaskID);
        id = task->TaskID;
 8001118:	687b      	ldr	r3, [r7, #4]
 800111a:	691b      	ldr	r3, [r3, #16]
 800111c:	603b      	str	r3, [r7, #0]
        SCH_tasks_G[id].RunMe--;
 800111e:	4920      	ldr	r1, [pc, #128]	; (80011a0 <SCH_Dispatch_Tasks+0xc8>)
 8001120:	683a      	ldr	r2, [r7, #0]
 8001122:	4613      	mov	r3, r2
 8001124:	00db      	lsls	r3, r3, #3
 8001126:	1a9b      	subs	r3, r3, r2
 8001128:	009b      	lsls	r3, r3, #2
 800112a:	440b      	add	r3, r1
 800112c:	330c      	adds	r3, #12
 800112e:	781b      	ldrb	r3, [r3, #0]
 8001130:	3b01      	subs	r3, #1
 8001132:	b2d8      	uxtb	r0, r3
 8001134:	491a      	ldr	r1, [pc, #104]	; (80011a0 <SCH_Dispatch_Tasks+0xc8>)
 8001136:	683a      	ldr	r2, [r7, #0]
 8001138:	4613      	mov	r3, r2
 800113a:	00db      	lsls	r3, r3, #3
 800113c:	1a9b      	subs	r3, r3, r2
 800113e:	009b      	lsls	r3, r3, #2
 8001140:	440b      	add	r3, r1
 8001142:	330c      	adds	r3, #12
 8001144:	4602      	mov	r2, r0
 8001146:	701a      	strb	r2, [r3, #0]
        (*SCH_tasks_G[id].pTask)();
 8001148:	4915      	ldr	r1, [pc, #84]	; (80011a0 <SCH_Dispatch_Tasks+0xc8>)
 800114a:	683a      	ldr	r2, [r7, #0]
 800114c:	4613      	mov	r3, r2
 800114e:	00db      	lsls	r3, r3, #3
 8001150:	1a9b      	subs	r3, r3, r2
 8001152:	009b      	lsls	r3, r3, #2
 8001154:	440b      	add	r3, r1
 8001156:	681b      	ldr	r3, [r3, #0]
 8001158:	4798      	blx	r3
        delayInsert(&SCH_tasks_G[id], SCH_tasks_G[id].Period);
 800115a:	683a      	ldr	r2, [r7, #0]
 800115c:	4613      	mov	r3, r2
 800115e:	00db      	lsls	r3, r3, #3
 8001160:	1a9b      	subs	r3, r3, r2
 8001162:	009b      	lsls	r3, r3, #2
 8001164:	4a0e      	ldr	r2, [pc, #56]	; (80011a0 <SCH_Dispatch_Tasks+0xc8>)
 8001166:	1898      	adds	r0, r3, r2
 8001168:	490d      	ldr	r1, [pc, #52]	; (80011a0 <SCH_Dispatch_Tasks+0xc8>)
 800116a:	683a      	ldr	r2, [r7, #0]
 800116c:	4613      	mov	r3, r2
 800116e:	00db      	lsls	r3, r3, #3
 8001170:	1a9b      	subs	r3, r3, r2
 8001172:	009b      	lsls	r3, r3, #2
 8001174:	440b      	add	r3, r1
 8001176:	3308      	adds	r3, #8
 8001178:	681b      	ldr	r3, [r3, #0]
 800117a:	4619      	mov	r1, r3
 800117c:	f7ff fe70 	bl	8000e60 <delayInsert>
    while (head_waiting_list != NULL && head_waiting_list->Delay == 0) {
 8001180:	4b06      	ldr	r3, [pc, #24]	; (800119c <SCH_Dispatch_Tasks+0xc4>)
 8001182:	681b      	ldr	r3, [r3, #0]
 8001184:	2b00      	cmp	r3, #0
 8001186:	d004      	beq.n	8001192 <SCH_Dispatch_Tasks+0xba>
 8001188:	4b04      	ldr	r3, [pc, #16]	; (800119c <SCH_Dispatch_Tasks+0xc4>)
 800118a:	681b      	ldr	r3, [r3, #0]
 800118c:	685b      	ldr	r3, [r3, #4]
 800118e:	2b00      	cmp	r3, #0
 8001190:	d0a6      	beq.n	80010e0 <SCH_Dispatch_Tasks+0x8>
    }
}
 8001192:	bf00      	nop
 8001194:	3708      	adds	r7, #8
 8001196:	46bd      	mov	sp, r7
 8001198:	bd80      	pop	{r7, pc}
 800119a:	bf00      	nop
 800119c:	200000e8 	.word	0x200000e8
 80011a0:	20000234 	.word	0x20000234

080011a4 <timeCounter>:
//		if (timer_counter[i] == 0){
//			timer_flag[i] = 1;
//		}
//	}
//}
void timeCounter(){
 80011a4:	b480      	push	{r7}
 80011a6:	af00      	add	r7, sp, #0
	if (t_road1 > 0){
 80011a8:	4b13      	ldr	r3, [pc, #76]	; (80011f8 <timeCounter+0x54>)
 80011aa:	681b      	ldr	r3, [r3, #0]
 80011ac:	2b00      	cmp	r3, #0
 80011ae:	dd04      	ble.n	80011ba <timeCounter+0x16>
		t_road1--;
 80011b0:	4b11      	ldr	r3, [pc, #68]	; (80011f8 <timeCounter+0x54>)
 80011b2:	681b      	ldr	r3, [r3, #0]
 80011b4:	3b01      	subs	r3, #1
 80011b6:	4a10      	ldr	r2, [pc, #64]	; (80011f8 <timeCounter+0x54>)
 80011b8:	6013      	str	r3, [r2, #0]
	}
	if (t_road2 > 0){
 80011ba:	4b10      	ldr	r3, [pc, #64]	; (80011fc <timeCounter+0x58>)
 80011bc:	681b      	ldr	r3, [r3, #0]
 80011be:	2b00      	cmp	r3, #0
 80011c0:	dd04      	ble.n	80011cc <timeCounter+0x28>
		t_road2--;
 80011c2:	4b0e      	ldr	r3, [pc, #56]	; (80011fc <timeCounter+0x58>)
 80011c4:	681b      	ldr	r3, [r3, #0]
 80011c6:	3b01      	subs	r3, #1
 80011c8:	4a0c      	ldr	r2, [pc, #48]	; (80011fc <timeCounter+0x58>)
 80011ca:	6013      	str	r3, [r2, #0]
	}
	if (t_1s > 0){
 80011cc:	4b0c      	ldr	r3, [pc, #48]	; (8001200 <timeCounter+0x5c>)
 80011ce:	681b      	ldr	r3, [r3, #0]
 80011d0:	2b00      	cmp	r3, #0
 80011d2:	dd04      	ble.n	80011de <timeCounter+0x3a>
		t_1s--;
 80011d4:	4b0a      	ldr	r3, [pc, #40]	; (8001200 <timeCounter+0x5c>)
 80011d6:	681b      	ldr	r3, [r3, #0]
 80011d8:	3b01      	subs	r3, #1
 80011da:	4a09      	ldr	r2, [pc, #36]	; (8001200 <timeCounter+0x5c>)
 80011dc:	6013      	str	r3, [r2, #0]
	}
	if (t_blink > 0){
 80011de:	4b09      	ldr	r3, [pc, #36]	; (8001204 <timeCounter+0x60>)
 80011e0:	681b      	ldr	r3, [r3, #0]
 80011e2:	2b00      	cmp	r3, #0
 80011e4:	dd04      	ble.n	80011f0 <timeCounter+0x4c>
		t_blink--;
 80011e6:	4b07      	ldr	r3, [pc, #28]	; (8001204 <timeCounter+0x60>)
 80011e8:	681b      	ldr	r3, [r3, #0]
 80011ea:	3b01      	subs	r3, #1
 80011ec:	4a05      	ldr	r2, [pc, #20]	; (8001204 <timeCounter+0x60>)
 80011ee:	6013      	str	r3, [r2, #0]
	}
}
 80011f0:	bf00      	nop
 80011f2:	46bd      	mov	sp, r7
 80011f4:	bc80      	pop	{r7}
 80011f6:	4770      	bx	lr
 80011f8:	200000cc 	.word	0x200000cc
 80011fc:	200000d0 	.word	0x200000d0
 8001200:	20000030 	.word	0x20000030
 8001204:	200000d4 	.word	0x200000d4

08001208 <fsm_run>:
 */

#include "global.h"
//int temp_duration;

void fsm_run(){
 8001208:	b580      	push	{r7, lr}
 800120a:	af00      	add	r7, sp, #0
	updateCounter();
 800120c:	f7ff fbbe 	bl	800098c <updateCounter>
	switch (mode){
 8001210:	4b91      	ldr	r3, [pc, #580]	; (8001458 <fsm_run+0x250>)
 8001212:	681b      	ldr	r3, [r3, #0]
 8001214:	2b03      	cmp	r3, #3
 8001216:	f200 81f8 	bhi.w	800160a <fsm_run+0x402>
 800121a:	a201      	add	r2, pc, #4	; (adr r2, 8001220 <fsm_run+0x18>)
 800121c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8001220:	08001231 	.word	0x08001231
 8001224:	08001271 	.word	0x08001271
 8001228:	0800129f 	.word	0x0800129f
 800122c:	08001395 	.word	0x08001395
		case INIT:
			mode = AUTO_STATE;
 8001230:	4b89      	ldr	r3, [pc, #548]	; (8001458 <fsm_run+0x250>)
 8001232:	2201      	movs	r2, #1
 8001234:	601a      	str	r2, [r3, #0]
			t_road1 = red_time * 100;
 8001236:	4b89      	ldr	r3, [pc, #548]	; (800145c <fsm_run+0x254>)
 8001238:	681b      	ldr	r3, [r3, #0]
 800123a:	2264      	movs	r2, #100	; 0x64
 800123c:	fb02 f303 	mul.w	r3, r2, r3
 8001240:	4a87      	ldr	r2, [pc, #540]	; (8001460 <fsm_run+0x258>)
 8001242:	6013      	str	r3, [r2, #0]
			t_road2 = green_time * 100;
 8001244:	4b87      	ldr	r3, [pc, #540]	; (8001464 <fsm_run+0x25c>)
 8001246:	681b      	ldr	r3, [r3, #0]
 8001248:	2264      	movs	r2, #100	; 0x64
 800124a:	fb02 f303 	mul.w	r3, r2, r3
 800124e:	4a86      	ldr	r2, [pc, #536]	; (8001468 <fsm_run+0x260>)
 8001250:	6013      	str	r3, [r2, #0]
			t_1s = 100;
 8001252:	4b86      	ldr	r3, [pc, #536]	; (800146c <fsm_run+0x264>)
 8001254:	2264      	movs	r2, #100	; 0x64
 8001256:	601a      	str	r2, [r3, #0]
			t_blink = 50;
 8001258:	4b85      	ldr	r3, [pc, #532]	; (8001470 <fsm_run+0x268>)
 800125a:	2232      	movs	r2, #50	; 0x32
 800125c:	601a      	str	r2, [r3, #0]
			road1_counter = red_time;
 800125e:	4b7f      	ldr	r3, [pc, #508]	; (800145c <fsm_run+0x254>)
 8001260:	681b      	ldr	r3, [r3, #0]
 8001262:	4a84      	ldr	r2, [pc, #528]	; (8001474 <fsm_run+0x26c>)
 8001264:	6013      	str	r3, [r2, #0]
			road2_counter = green_time;
 8001266:	4b7f      	ldr	r3, [pc, #508]	; (8001464 <fsm_run+0x25c>)
 8001268:	681b      	ldr	r3, [r3, #0]
 800126a:	4a83      	ldr	r2, [pc, #524]	; (8001478 <fsm_run+0x270>)
 800126c:	6013      	str	r3, [r2, #0]
			break;
 800126e:	e1d1      	b.n	8001614 <fsm_run+0x40c>
		case AUTO_STATE:
			displayAutoTrafficLight(0);
 8001270:	2000      	movs	r0, #0
 8001272:	f7ff fadb 	bl	800082c <displayAutoTrafficLight>
			if(isButtonPressed(0)){
 8001276:	2000      	movs	r0, #0
 8001278:	f7fe ff78 	bl	800016c <isButtonPressed>
 800127c:	4603      	mov	r3, r0
 800127e:	2b00      	cmp	r3, #0
 8001280:	f000 81c5 	beq.w	800160e <fsm_run+0x406>
				mode = MANUAL_STATE;
 8001284:	4b74      	ldr	r3, [pc, #464]	; (8001458 <fsm_run+0x250>)
 8001286:	2202      	movs	r2, #2
 8001288:	601a      	str	r2, [r3, #0]
				manual_blink_mode = BLINK_RED_GREEN;
 800128a:	4b7c      	ldr	r3, [pc, #496]	; (800147c <fsm_run+0x274>)
 800128c:	2218      	movs	r2, #24
 800128e:	601a      	str	r2, [r3, #0]
				t_blink = 500;
 8001290:	4b77      	ldr	r3, [pc, #476]	; (8001470 <fsm_run+0x268>)
 8001292:	f44f 72fa 	mov.w	r2, #500	; 0x1f4
 8001296:	601a      	str	r2, [r3, #0]
				clearLED();
 8001298:	f7ff fba2 	bl	80009e0 <clearLED>
				break;
 800129c:	e1ba      	b.n	8001614 <fsm_run+0x40c>
			}
			break;
		case MANUAL_STATE:
			switch (manual_blink_mode){
 800129e:	4b77      	ldr	r3, [pc, #476]	; (800147c <fsm_run+0x274>)
 80012a0:	681b      	ldr	r3, [r3, #0]
 80012a2:	3b18      	subs	r3, #24
 80012a4:	2b03      	cmp	r3, #3
 80012a6:	d84d      	bhi.n	8001344 <fsm_run+0x13c>
 80012a8:	a201      	add	r2, pc, #4	; (adr r2, 80012b0 <fsm_run+0xa8>)
 80012aa:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80012ae:	bf00      	nop
 80012b0:	080012c1 	.word	0x080012c1
 80012b4:	080012eb 	.word	0x080012eb
 80012b8:	08001303 	.word	0x08001303
 80012bc:	0800132d 	.word	0x0800132d
				case BLINK_RED_GREEN:
					if (manual_blink_mode != BLINK_RED_GREEN){
 80012c0:	4b6e      	ldr	r3, [pc, #440]	; (800147c <fsm_run+0x274>)
 80012c2:	681b      	ldr	r3, [r3, #0]
 80012c4:	2b18      	cmp	r3, #24
 80012c6:	d002      	beq.n	80012ce <fsm_run+0xc6>
						manual_blink_mode = BLINK_RED_GREEN;
 80012c8:	4b6c      	ldr	r3, [pc, #432]	; (800147c <fsm_run+0x274>)
 80012ca:	2218      	movs	r2, #24
 80012cc:	601a      	str	r2, [r3, #0]
					}
					if(isButtonPressed(1)){
 80012ce:	2001      	movs	r0, #1
 80012d0:	f7fe ff4c 	bl	800016c <isButtonPressed>
 80012d4:	4603      	mov	r3, r0
 80012d6:	2b00      	cmp	r3, #0
 80012d8:	d036      	beq.n	8001348 <fsm_run+0x140>
						manual_blink_mode = BLINK_RED_YELLOW;
 80012da:	4b68      	ldr	r3, [pc, #416]	; (800147c <fsm_run+0x274>)
 80012dc:	2219      	movs	r2, #25
 80012de:	601a      	str	r2, [r3, #0]
						t_blink = 300;
 80012e0:	4b63      	ldr	r3, [pc, #396]	; (8001470 <fsm_run+0x268>)
 80012e2:	f44f 7296 	mov.w	r2, #300	; 0x12c
 80012e6:	601a      	str	r2, [r3, #0]
						break;
 80012e8:	e035      	b.n	8001356 <fsm_run+0x14e>
					}
					break;
				case BLINK_RED_YELLOW:
					if(t_blink <= 0){
 80012ea:	4b61      	ldr	r3, [pc, #388]	; (8001470 <fsm_run+0x268>)
 80012ec:	681b      	ldr	r3, [r3, #0]
 80012ee:	2b00      	cmp	r3, #0
 80012f0:	dc2c      	bgt.n	800134c <fsm_run+0x144>
						manual_blink_mode = BLINK_GREEN_RED;
 80012f2:	4b62      	ldr	r3, [pc, #392]	; (800147c <fsm_run+0x274>)
 80012f4:	221a      	movs	r2, #26
 80012f6:	601a      	str	r2, [r3, #0]
						t_blink  = 500;
 80012f8:	4b5d      	ldr	r3, [pc, #372]	; (8001470 <fsm_run+0x268>)
 80012fa:	f44f 72fa 	mov.w	r2, #500	; 0x1f4
 80012fe:	601a      	str	r2, [r3, #0]
						break;
 8001300:	e029      	b.n	8001356 <fsm_run+0x14e>
					}
					break;
				case BLINK_GREEN_RED:
					if (manual_blink_mode != BLINK_GREEN_RED){
 8001302:	4b5e      	ldr	r3, [pc, #376]	; (800147c <fsm_run+0x274>)
 8001304:	681b      	ldr	r3, [r3, #0]
 8001306:	2b1a      	cmp	r3, #26
 8001308:	d002      	beq.n	8001310 <fsm_run+0x108>
						manual_blink_mode = BLINK_GREEN_RED;
 800130a:	4b5c      	ldr	r3, [pc, #368]	; (800147c <fsm_run+0x274>)
 800130c:	221a      	movs	r2, #26
 800130e:	601a      	str	r2, [r3, #0]
					}
					if(isButtonPressed(1)){
 8001310:	2001      	movs	r0, #1
 8001312:	f7fe ff2b 	bl	800016c <isButtonPressed>
 8001316:	4603      	mov	r3, r0
 8001318:	2b00      	cmp	r3, #0
 800131a:	d019      	beq.n	8001350 <fsm_run+0x148>
						manual_blink_mode = BLINK_YELLOW_RED;
 800131c:	4b57      	ldr	r3, [pc, #348]	; (800147c <fsm_run+0x274>)
 800131e:	221b      	movs	r2, #27
 8001320:	601a      	str	r2, [r3, #0]
						t_blink = 300;
 8001322:	4b53      	ldr	r3, [pc, #332]	; (8001470 <fsm_run+0x268>)
 8001324:	f44f 7296 	mov.w	r2, #300	; 0x12c
 8001328:	601a      	str	r2, [r3, #0]
						break;
 800132a:	e014      	b.n	8001356 <fsm_run+0x14e>
					}
					break;
				case BLINK_YELLOW_RED:
					if(t_blink <= 0){
 800132c:	4b50      	ldr	r3, [pc, #320]	; (8001470 <fsm_run+0x268>)
 800132e:	681b      	ldr	r3, [r3, #0]
 8001330:	2b00      	cmp	r3, #0
 8001332:	dc0f      	bgt.n	8001354 <fsm_run+0x14c>
						manual_blink_mode = BLINK_RED_GREEN;
 8001334:	4b51      	ldr	r3, [pc, #324]	; (800147c <fsm_run+0x274>)
 8001336:	2218      	movs	r2, #24
 8001338:	601a      	str	r2, [r3, #0]
						t_blink  = 500;
 800133a:	4b4d      	ldr	r3, [pc, #308]	; (8001470 <fsm_run+0x268>)
 800133c:	f44f 72fa 	mov.w	r2, #500	; 0x1f4
 8001340:	601a      	str	r2, [r3, #0]
						break;
 8001342:	e008      	b.n	8001356 <fsm_run+0x14e>
					}
					break;
				default:
					break;
 8001344:	bf00      	nop
 8001346:	e006      	b.n	8001356 <fsm_run+0x14e>
					break;
 8001348:	bf00      	nop
 800134a:	e004      	b.n	8001356 <fsm_run+0x14e>
					break;
 800134c:	bf00      	nop
 800134e:	e002      	b.n	8001356 <fsm_run+0x14e>
					break;
 8001350:	bf00      	nop
 8001352:	e000      	b.n	8001356 <fsm_run+0x14e>
					break;
 8001354:	bf00      	nop

			}
			displayBlinkTrafficLight(manual_blink_mode);
 8001356:	4b49      	ldr	r3, [pc, #292]	; (800147c <fsm_run+0x274>)
 8001358:	681b      	ldr	r3, [r3, #0]
 800135a:	4618      	mov	r0, r3
 800135c:	f7ff fb60 	bl	8000a20 <displayBlinkTrafficLight>
			if (isButtonPressed(0)){
 8001360:	2000      	movs	r0, #0
 8001362:	f7fe ff03 	bl	800016c <isButtonPressed>
 8001366:	4603      	mov	r3, r0
 8001368:	2b00      	cmp	r3, #0
 800136a:	f000 8152 	beq.w	8001612 <fsm_run+0x40a>
				mode = CONFIG_STATE;
 800136e:	4b3a      	ldr	r3, [pc, #232]	; (8001458 <fsm_run+0x250>)
 8001370:	2203      	movs	r2, #3
 8001372:	601a      	str	r2, [r3, #0]
				config_mode = CONFIG_RED;
 8001374:	4b42      	ldr	r3, [pc, #264]	; (8001480 <fsm_run+0x278>)
 8001376:	221f      	movs	r2, #31
 8001378:	601a      	str	r2, [r3, #0]
				manual_blink_mode = BLINK_RED;
 800137a:	4b40      	ldr	r3, [pc, #256]	; (800147c <fsm_run+0x274>)
 800137c:	2215      	movs	r2, #21
 800137e:	601a      	str	r2, [r3, #0]
				t_blink = 50;
 8001380:	4b3b      	ldr	r3, [pc, #236]	; (8001470 <fsm_run+0x268>)
 8001382:	2232      	movs	r2, #50	; 0x32
 8001384:	601a      	str	r2, [r3, #0]
				clearLED();
 8001386:	f7ff fb2b 	bl	80009e0 <clearLED>
				temp_duration = red_time;
 800138a:	4b34      	ldr	r3, [pc, #208]	; (800145c <fsm_run+0x254>)
 800138c:	681b      	ldr	r3, [r3, #0]
 800138e:	4a3d      	ldr	r2, [pc, #244]	; (8001484 <fsm_run+0x27c>)
 8001390:	6013      	str	r3, [r2, #0]
				break;
 8001392:	e13f      	b.n	8001614 <fsm_run+0x40c>
			}
			break;
		case CONFIG_STATE:{
			switch (config_mode){
 8001394:	4b3a      	ldr	r3, [pc, #232]	; (8001480 <fsm_run+0x278>)
 8001396:	681b      	ldr	r3, [r3, #0]
 8001398:	2b21      	cmp	r3, #33	; 0x21
 800139a:	f000 80c8 	beq.w	800152e <fsm_run+0x326>
 800139e:	2b21      	cmp	r3, #33	; 0x21
 80013a0:	f300 812b 	bgt.w	80015fa <fsm_run+0x3f2>
 80013a4:	2b1f      	cmp	r3, #31
 80013a6:	d002      	beq.n	80013ae <fsm_run+0x1a6>
 80013a8:	2b20      	cmp	r3, #32
 80013aa:	d06d      	beq.n	8001488 <fsm_run+0x280>
						updateTrafficLight(0);
						break;
					}
					break;
				default:
					break;
 80013ac:	e125      	b.n	80015fa <fsm_run+0x3f2>
					if (manual_blink_mode != BLINK_RED){
 80013ae:	4b33      	ldr	r3, [pc, #204]	; (800147c <fsm_run+0x274>)
 80013b0:	681b      	ldr	r3, [r3, #0]
 80013b2:	2b15      	cmp	r3, #21
 80013b4:	d004      	beq.n	80013c0 <fsm_run+0x1b8>
						manual_blink_mode = BLINK_RED;
 80013b6:	4b31      	ldr	r3, [pc, #196]	; (800147c <fsm_run+0x274>)
 80013b8:	2215      	movs	r2, #21
 80013ba:	601a      	str	r2, [r3, #0]
						clearLED();
 80013bc:	f7ff fb10 	bl	80009e0 <clearLED>
					displayBlinkTrafficLight(manual_blink_mode);
 80013c0:	4b2e      	ldr	r3, [pc, #184]	; (800147c <fsm_run+0x274>)
 80013c2:	681b      	ldr	r3, [r3, #0]
 80013c4:	4618      	mov	r0, r3
 80013c6:	f7ff fb2b 	bl	8000a20 <displayBlinkTrafficLight>
					if (isButtonPressed(1)){
 80013ca:	2001      	movs	r0, #1
 80013cc:	f7fe fece 	bl	800016c <isButtonPressed>
 80013d0:	4603      	mov	r3, r0
 80013d2:	2b00      	cmp	r3, #0
 80013d4:	d00b      	beq.n	80013ee <fsm_run+0x1e6>
						temp_duration++;
 80013d6:	4b2b      	ldr	r3, [pc, #172]	; (8001484 <fsm_run+0x27c>)
 80013d8:	681b      	ldr	r3, [r3, #0]
 80013da:	3301      	adds	r3, #1
 80013dc:	4a29      	ldr	r2, [pc, #164]	; (8001484 <fsm_run+0x27c>)
 80013de:	6013      	str	r3, [r2, #0]
						if (temp_duration > 99){
 80013e0:	4b28      	ldr	r3, [pc, #160]	; (8001484 <fsm_run+0x27c>)
 80013e2:	681b      	ldr	r3, [r3, #0]
 80013e4:	2b63      	cmp	r3, #99	; 0x63
 80013e6:	dd02      	ble.n	80013ee <fsm_run+0x1e6>
							temp_duration = 0;
 80013e8:	4b26      	ldr	r3, [pc, #152]	; (8001484 <fsm_run+0x27c>)
 80013ea:	2200      	movs	r2, #0
 80013ec:	601a      	str	r2, [r3, #0]
					if (isButtonPressed(2)){
 80013ee:	2002      	movs	r0, #2
 80013f0:	f7fe febc 	bl	800016c <isButtonPressed>
 80013f4:	4603      	mov	r3, r0
 80013f6:	2b00      	cmp	r3, #0
 80013f8:	d00b      	beq.n	8001412 <fsm_run+0x20a>
						temp_duration--;
 80013fa:	4b22      	ldr	r3, [pc, #136]	; (8001484 <fsm_run+0x27c>)
 80013fc:	681b      	ldr	r3, [r3, #0]
 80013fe:	3b01      	subs	r3, #1
 8001400:	4a20      	ldr	r2, [pc, #128]	; (8001484 <fsm_run+0x27c>)
 8001402:	6013      	str	r3, [r2, #0]
						if (temp_duration < 0){
 8001404:	4b1f      	ldr	r3, [pc, #124]	; (8001484 <fsm_run+0x27c>)
 8001406:	681b      	ldr	r3, [r3, #0]
 8001408:	2b00      	cmp	r3, #0
 800140a:	da02      	bge.n	8001412 <fsm_run+0x20a>
							temp_duration = 99;
 800140c:	4b1d      	ldr	r3, [pc, #116]	; (8001484 <fsm_run+0x27c>)
 800140e:	2263      	movs	r2, #99	; 0x63
 8001410:	601a      	str	r2, [r3, #0]
					if (isButtonPressed(3)){
 8001412:	2003      	movs	r0, #3
 8001414:	f7fe feaa 	bl	800016c <isButtonPressed>
 8001418:	4603      	mov	r3, r0
 800141a:	2b00      	cmp	r3, #0
 800141c:	d004      	beq.n	8001428 <fsm_run+0x220>
						red_time = temp_duration;
 800141e:	4b19      	ldr	r3, [pc, #100]	; (8001484 <fsm_run+0x27c>)
 8001420:	681b      	ldr	r3, [r3, #0]
 8001422:	4a0e      	ldr	r2, [pc, #56]	; (800145c <fsm_run+0x254>)
 8001424:	6013      	str	r3, [r2, #0]
						break;
 8001426:	e0ef      	b.n	8001608 <fsm_run+0x400>
					if (isButtonPressed(0)){
 8001428:	2000      	movs	r0, #0
 800142a:	f7fe fe9f 	bl	800016c <isButtonPressed>
 800142e:	4603      	mov	r3, r0
 8001430:	2b00      	cmp	r3, #0
 8001432:	f000 80e4 	beq.w	80015fe <fsm_run+0x3f6>
						config_mode = CONFIG_GREEN;
 8001436:	4b12      	ldr	r3, [pc, #72]	; (8001480 <fsm_run+0x278>)
 8001438:	2220      	movs	r2, #32
 800143a:	601a      	str	r2, [r3, #0]
						manual_blink_mode = BLINK_GREEN;
 800143c:	4b0f      	ldr	r3, [pc, #60]	; (800147c <fsm_run+0x274>)
 800143e:	2217      	movs	r2, #23
 8001440:	601a      	str	r2, [r3, #0]
						temp_duration = green_time;
 8001442:	4b08      	ldr	r3, [pc, #32]	; (8001464 <fsm_run+0x25c>)
 8001444:	681b      	ldr	r3, [r3, #0]
 8001446:	4a0f      	ldr	r2, [pc, #60]	; (8001484 <fsm_run+0x27c>)
 8001448:	6013      	str	r3, [r2, #0]
						t_blink = 50;
 800144a:	4b09      	ldr	r3, [pc, #36]	; (8001470 <fsm_run+0x268>)
 800144c:	2232      	movs	r2, #50	; 0x32
 800144e:	601a      	str	r2, [r3, #0]
						clearLED();
 8001450:	f7ff fac6 	bl	80009e0 <clearLED>
						break;
 8001454:	e0d8      	b.n	8001608 <fsm_run+0x400>
 8001456:	bf00      	nop
 8001458:	200000c0 	.word	0x200000c0
 800145c:	20000018 	.word	0x20000018
 8001460:	200000cc 	.word	0x200000cc
 8001464:	2000001c 	.word	0x2000001c
 8001468:	200000d0 	.word	0x200000d0
 800146c:	20000030 	.word	0x20000030
 8001470:	200000d4 	.word	0x200000d4
 8001474:	20000124 	.word	0x20000124
 8001478:	20000178 	.word	0x20000178
 800147c:	200000c4 	.word	0x200000c4
 8001480:	2000002c 	.word	0x2000002c
 8001484:	200000c8 	.word	0x200000c8
					if (manual_blink_mode != BLINK_GREEN){
 8001488:	4b63      	ldr	r3, [pc, #396]	; (8001618 <fsm_run+0x410>)
 800148a:	681b      	ldr	r3, [r3, #0]
 800148c:	2b17      	cmp	r3, #23
 800148e:	d004      	beq.n	800149a <fsm_run+0x292>
						manual_blink_mode = BLINK_GREEN;
 8001490:	4b61      	ldr	r3, [pc, #388]	; (8001618 <fsm_run+0x410>)
 8001492:	2217      	movs	r2, #23
 8001494:	601a      	str	r2, [r3, #0]
						clearLED();
 8001496:	f7ff faa3 	bl	80009e0 <clearLED>
					displayBlinkTrafficLight(manual_blink_mode);
 800149a:	4b5f      	ldr	r3, [pc, #380]	; (8001618 <fsm_run+0x410>)
 800149c:	681b      	ldr	r3, [r3, #0]
 800149e:	4618      	mov	r0, r3
 80014a0:	f7ff fabe 	bl	8000a20 <displayBlinkTrafficLight>
					if (isButtonPressed(1)){
 80014a4:	2001      	movs	r0, #1
 80014a6:	f7fe fe61 	bl	800016c <isButtonPressed>
 80014aa:	4603      	mov	r3, r0
 80014ac:	2b00      	cmp	r3, #0
 80014ae:	d00b      	beq.n	80014c8 <fsm_run+0x2c0>
						temp_duration++;
 80014b0:	4b5a      	ldr	r3, [pc, #360]	; (800161c <fsm_run+0x414>)
 80014b2:	681b      	ldr	r3, [r3, #0]
 80014b4:	3301      	adds	r3, #1
 80014b6:	4a59      	ldr	r2, [pc, #356]	; (800161c <fsm_run+0x414>)
 80014b8:	6013      	str	r3, [r2, #0]
						if (temp_duration > 99){
 80014ba:	4b58      	ldr	r3, [pc, #352]	; (800161c <fsm_run+0x414>)
 80014bc:	681b      	ldr	r3, [r3, #0]
 80014be:	2b63      	cmp	r3, #99	; 0x63
 80014c0:	dd02      	ble.n	80014c8 <fsm_run+0x2c0>
							temp_duration = 0;
 80014c2:	4b56      	ldr	r3, [pc, #344]	; (800161c <fsm_run+0x414>)
 80014c4:	2200      	movs	r2, #0
 80014c6:	601a      	str	r2, [r3, #0]
					if (isButtonPressed(2)){
 80014c8:	2002      	movs	r0, #2
 80014ca:	f7fe fe4f 	bl	800016c <isButtonPressed>
 80014ce:	4603      	mov	r3, r0
 80014d0:	2b00      	cmp	r3, #0
 80014d2:	d00b      	beq.n	80014ec <fsm_run+0x2e4>
						temp_duration--;
 80014d4:	4b51      	ldr	r3, [pc, #324]	; (800161c <fsm_run+0x414>)
 80014d6:	681b      	ldr	r3, [r3, #0]
 80014d8:	3b01      	subs	r3, #1
 80014da:	4a50      	ldr	r2, [pc, #320]	; (800161c <fsm_run+0x414>)
 80014dc:	6013      	str	r3, [r2, #0]
						if (temp_duration < 0){
 80014de:	4b4f      	ldr	r3, [pc, #316]	; (800161c <fsm_run+0x414>)
 80014e0:	681b      	ldr	r3, [r3, #0]
 80014e2:	2b00      	cmp	r3, #0
 80014e4:	da02      	bge.n	80014ec <fsm_run+0x2e4>
							temp_duration = 99;
 80014e6:	4b4d      	ldr	r3, [pc, #308]	; (800161c <fsm_run+0x414>)
 80014e8:	2263      	movs	r2, #99	; 0x63
 80014ea:	601a      	str	r2, [r3, #0]
					if (isButtonPressed(3)){
 80014ec:	2003      	movs	r0, #3
 80014ee:	f7fe fe3d 	bl	800016c <isButtonPressed>
 80014f2:	4603      	mov	r3, r0
 80014f4:	2b00      	cmp	r3, #0
 80014f6:	d004      	beq.n	8001502 <fsm_run+0x2fa>
						green_time = temp_duration;
 80014f8:	4b48      	ldr	r3, [pc, #288]	; (800161c <fsm_run+0x414>)
 80014fa:	681b      	ldr	r3, [r3, #0]
 80014fc:	4a48      	ldr	r2, [pc, #288]	; (8001620 <fsm_run+0x418>)
 80014fe:	6013      	str	r3, [r2, #0]
						break;
 8001500:	e082      	b.n	8001608 <fsm_run+0x400>
					if (isButtonPressed(0)){
 8001502:	2000      	movs	r0, #0
 8001504:	f7fe fe32 	bl	800016c <isButtonPressed>
 8001508:	4603      	mov	r3, r0
 800150a:	2b00      	cmp	r3, #0
 800150c:	d079      	beq.n	8001602 <fsm_run+0x3fa>
						config_mode = CONFIG_YELLOW;
 800150e:	4b45      	ldr	r3, [pc, #276]	; (8001624 <fsm_run+0x41c>)
 8001510:	2221      	movs	r2, #33	; 0x21
 8001512:	601a      	str	r2, [r3, #0]
						temp_duration = yellow_time;
 8001514:	4b44      	ldr	r3, [pc, #272]	; (8001628 <fsm_run+0x420>)
 8001516:	681b      	ldr	r3, [r3, #0]
 8001518:	4a40      	ldr	r2, [pc, #256]	; (800161c <fsm_run+0x414>)
 800151a:	6013      	str	r3, [r2, #0]
						manual_blink_mode = BLINK_YELLOW;
 800151c:	4b3e      	ldr	r3, [pc, #248]	; (8001618 <fsm_run+0x410>)
 800151e:	2216      	movs	r2, #22
 8001520:	601a      	str	r2, [r3, #0]
						t_blink = 50;
 8001522:	4b42      	ldr	r3, [pc, #264]	; (800162c <fsm_run+0x424>)
 8001524:	2232      	movs	r2, #50	; 0x32
 8001526:	601a      	str	r2, [r3, #0]
						clearLED();
 8001528:	f7ff fa5a 	bl	80009e0 <clearLED>
						break;
 800152c:	e06c      	b.n	8001608 <fsm_run+0x400>
					if (manual_blink_mode != BLINK_YELLOW){
 800152e:	4b3a      	ldr	r3, [pc, #232]	; (8001618 <fsm_run+0x410>)
 8001530:	681b      	ldr	r3, [r3, #0]
 8001532:	2b16      	cmp	r3, #22
 8001534:	d004      	beq.n	8001540 <fsm_run+0x338>
						manual_blink_mode = BLINK_YELLOW;
 8001536:	4b38      	ldr	r3, [pc, #224]	; (8001618 <fsm_run+0x410>)
 8001538:	2216      	movs	r2, #22
 800153a:	601a      	str	r2, [r3, #0]
						clearLED();
 800153c:	f7ff fa50 	bl	80009e0 <clearLED>
					displayBlinkTrafficLight(manual_blink_mode);
 8001540:	4b35      	ldr	r3, [pc, #212]	; (8001618 <fsm_run+0x410>)
 8001542:	681b      	ldr	r3, [r3, #0]
 8001544:	4618      	mov	r0, r3
 8001546:	f7ff fa6b 	bl	8000a20 <displayBlinkTrafficLight>
					if (isButtonPressed(1)){
 800154a:	2001      	movs	r0, #1
 800154c:	f7fe fe0e 	bl	800016c <isButtonPressed>
 8001550:	4603      	mov	r3, r0
 8001552:	2b00      	cmp	r3, #0
 8001554:	d00b      	beq.n	800156e <fsm_run+0x366>
						temp_duration++;
 8001556:	4b31      	ldr	r3, [pc, #196]	; (800161c <fsm_run+0x414>)
 8001558:	681b      	ldr	r3, [r3, #0]
 800155a:	3301      	adds	r3, #1
 800155c:	4a2f      	ldr	r2, [pc, #188]	; (800161c <fsm_run+0x414>)
 800155e:	6013      	str	r3, [r2, #0]
						if (temp_duration > 99){
 8001560:	4b2e      	ldr	r3, [pc, #184]	; (800161c <fsm_run+0x414>)
 8001562:	681b      	ldr	r3, [r3, #0]
 8001564:	2b63      	cmp	r3, #99	; 0x63
 8001566:	dd02      	ble.n	800156e <fsm_run+0x366>
							temp_duration = 0;
 8001568:	4b2c      	ldr	r3, [pc, #176]	; (800161c <fsm_run+0x414>)
 800156a:	2200      	movs	r2, #0
 800156c:	601a      	str	r2, [r3, #0]
					if (isButtonPressed(2)){
 800156e:	2002      	movs	r0, #2
 8001570:	f7fe fdfc 	bl	800016c <isButtonPressed>
 8001574:	4603      	mov	r3, r0
 8001576:	2b00      	cmp	r3, #0
 8001578:	d00b      	beq.n	8001592 <fsm_run+0x38a>
						temp_duration--;
 800157a:	4b28      	ldr	r3, [pc, #160]	; (800161c <fsm_run+0x414>)
 800157c:	681b      	ldr	r3, [r3, #0]
 800157e:	3b01      	subs	r3, #1
 8001580:	4a26      	ldr	r2, [pc, #152]	; (800161c <fsm_run+0x414>)
 8001582:	6013      	str	r3, [r2, #0]
						if (temp_duration < 0){
 8001584:	4b25      	ldr	r3, [pc, #148]	; (800161c <fsm_run+0x414>)
 8001586:	681b      	ldr	r3, [r3, #0]
 8001588:	2b00      	cmp	r3, #0
 800158a:	da02      	bge.n	8001592 <fsm_run+0x38a>
							temp_duration = 99;
 800158c:	4b23      	ldr	r3, [pc, #140]	; (800161c <fsm_run+0x414>)
 800158e:	2263      	movs	r2, #99	; 0x63
 8001590:	601a      	str	r2, [r3, #0]
					if (isButtonPressed(3)){
 8001592:	2003      	movs	r0, #3
 8001594:	f7fe fdea 	bl	800016c <isButtonPressed>
 8001598:	4603      	mov	r3, r0
 800159a:	2b00      	cmp	r3, #0
 800159c:	d004      	beq.n	80015a8 <fsm_run+0x3a0>
						yellow_time = temp_duration;
 800159e:	4b1f      	ldr	r3, [pc, #124]	; (800161c <fsm_run+0x414>)
 80015a0:	681b      	ldr	r3, [r3, #0]
 80015a2:	4a21      	ldr	r2, [pc, #132]	; (8001628 <fsm_run+0x420>)
 80015a4:	6013      	str	r3, [r2, #0]
						break;
 80015a6:	e02f      	b.n	8001608 <fsm_run+0x400>
					if (isButtonPressed(0)){
 80015a8:	2000      	movs	r0, #0
 80015aa:	f7fe fddf 	bl	800016c <isButtonPressed>
 80015ae:	4603      	mov	r3, r0
 80015b0:	2b00      	cmp	r3, #0
 80015b2:	d028      	beq.n	8001606 <fsm_run+0x3fe>
						mode = AUTO_STATE;
 80015b4:	4b1e      	ldr	r3, [pc, #120]	; (8001630 <fsm_run+0x428>)
 80015b6:	2201      	movs	r2, #1
 80015b8:	601a      	str	r2, [r3, #0]
						road1_counter = red_time;
 80015ba:	4b1e      	ldr	r3, [pc, #120]	; (8001634 <fsm_run+0x42c>)
 80015bc:	681b      	ldr	r3, [r3, #0]
 80015be:	4a1e      	ldr	r2, [pc, #120]	; (8001638 <fsm_run+0x430>)
 80015c0:	6013      	str	r3, [r2, #0]
						road2_counter = green_time;
 80015c2:	4b17      	ldr	r3, [pc, #92]	; (8001620 <fsm_run+0x418>)
 80015c4:	681b      	ldr	r3, [r3, #0]
 80015c6:	4a1d      	ldr	r2, [pc, #116]	; (800163c <fsm_run+0x434>)
 80015c8:	6013      	str	r3, [r2, #0]
						road1_state = NORMAL_RED;
 80015ca:	4b1d      	ldr	r3, [pc, #116]	; (8001640 <fsm_run+0x438>)
 80015cc:	220b      	movs	r2, #11
 80015ce:	601a      	str	r2, [r3, #0]
						road2_state = NORMAL_GREEN;
 80015d0:	4b1c      	ldr	r3, [pc, #112]	; (8001644 <fsm_run+0x43c>)
 80015d2:	220d      	movs	r2, #13
 80015d4:	601a      	str	r2, [r3, #0]
						t_road1 = red_time * 100;
 80015d6:	4b17      	ldr	r3, [pc, #92]	; (8001634 <fsm_run+0x42c>)
 80015d8:	681b      	ldr	r3, [r3, #0]
 80015da:	2264      	movs	r2, #100	; 0x64
 80015dc:	fb02 f303 	mul.w	r3, r2, r3
 80015e0:	4a19      	ldr	r2, [pc, #100]	; (8001648 <fsm_run+0x440>)
 80015e2:	6013      	str	r3, [r2, #0]
						t_road2 = green_time * 100;
 80015e4:	4b0e      	ldr	r3, [pc, #56]	; (8001620 <fsm_run+0x418>)
 80015e6:	681b      	ldr	r3, [r3, #0]
 80015e8:	2264      	movs	r2, #100	; 0x64
 80015ea:	fb02 f303 	mul.w	r3, r2, r3
 80015ee:	4a17      	ldr	r2, [pc, #92]	; (800164c <fsm_run+0x444>)
 80015f0:	6013      	str	r3, [r2, #0]
						updateTrafficLight(0);
 80015f2:	2000      	movs	r0, #0
 80015f4:	f7fe ff7e 	bl	80004f4 <updateTrafficLight>
						break;
 80015f8:	e006      	b.n	8001608 <fsm_run+0x400>
					break;
 80015fa:	bf00      	nop
 80015fc:	e00a      	b.n	8001614 <fsm_run+0x40c>
					break;
 80015fe:	bf00      	nop
 8001600:	e008      	b.n	8001614 <fsm_run+0x40c>
					break;
 8001602:	bf00      	nop
 8001604:	e006      	b.n	8001614 <fsm_run+0x40c>
					break;
 8001606:	bf00      	nop
			}
			break;
 8001608:	e004      	b.n	8001614 <fsm_run+0x40c>
		}
		default:
			break;
 800160a:	bf00      	nop
 800160c:	e002      	b.n	8001614 <fsm_run+0x40c>
			break;
 800160e:	bf00      	nop
 8001610:	e000      	b.n	8001614 <fsm_run+0x40c>
			break;
 8001612:	bf00      	nop

	}
}
 8001614:	bf00      	nop
 8001616:	bd80      	pop	{r7, pc}
 8001618:	200000c4 	.word	0x200000c4
 800161c:	200000c8 	.word	0x200000c8
 8001620:	2000001c 	.word	0x2000001c
 8001624:	2000002c 	.word	0x2000002c
 8001628:	20000020 	.word	0x20000020
 800162c:	200000d4 	.word	0x200000d4
 8001630:	200000c0 	.word	0x200000c0
 8001634:	20000018 	.word	0x20000018
 8001638:	20000124 	.word	0x20000124
 800163c:	20000178 	.word	0x20000178
 8001640:	20000024 	.word	0x20000024
 8001644:	20000028 	.word	0x20000028
 8001648:	200000cc 	.word	0x200000cc
 800164c:	200000d0 	.word	0x200000d0

08001650 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8001650:	b480      	push	{r7}
 8001652:	b085      	sub	sp, #20
 8001654:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_AFIO_CLK_ENABLE();
 8001656:	4b15      	ldr	r3, [pc, #84]	; (80016ac <HAL_MspInit+0x5c>)
 8001658:	699b      	ldr	r3, [r3, #24]
 800165a:	4a14      	ldr	r2, [pc, #80]	; (80016ac <HAL_MspInit+0x5c>)
 800165c:	f043 0301 	orr.w	r3, r3, #1
 8001660:	6193      	str	r3, [r2, #24]
 8001662:	4b12      	ldr	r3, [pc, #72]	; (80016ac <HAL_MspInit+0x5c>)
 8001664:	699b      	ldr	r3, [r3, #24]
 8001666:	f003 0301 	and.w	r3, r3, #1
 800166a:	60bb      	str	r3, [r7, #8]
 800166c:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_PWR_CLK_ENABLE();
 800166e:	4b0f      	ldr	r3, [pc, #60]	; (80016ac <HAL_MspInit+0x5c>)
 8001670:	69db      	ldr	r3, [r3, #28]
 8001672:	4a0e      	ldr	r2, [pc, #56]	; (80016ac <HAL_MspInit+0x5c>)
 8001674:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8001678:	61d3      	str	r3, [r2, #28]
 800167a:	4b0c      	ldr	r3, [pc, #48]	; (80016ac <HAL_MspInit+0x5c>)
 800167c:	69db      	ldr	r3, [r3, #28]
 800167e:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001682:	607b      	str	r3, [r7, #4]
 8001684:	687b      	ldr	r3, [r7, #4]

  /* System interrupt init*/

  /** NOJTAG: JTAG-DP Disabled and SW-DP Enabled
  */
  __HAL_AFIO_REMAP_SWJ_NOJTAG();
 8001686:	4b0a      	ldr	r3, [pc, #40]	; (80016b0 <HAL_MspInit+0x60>)
 8001688:	685b      	ldr	r3, [r3, #4]
 800168a:	60fb      	str	r3, [r7, #12]
 800168c:	68fb      	ldr	r3, [r7, #12]
 800168e:	f023 63e0 	bic.w	r3, r3, #117440512	; 0x7000000
 8001692:	60fb      	str	r3, [r7, #12]
 8001694:	68fb      	ldr	r3, [r7, #12]
 8001696:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
 800169a:	60fb      	str	r3, [r7, #12]
 800169c:	4a04      	ldr	r2, [pc, #16]	; (80016b0 <HAL_MspInit+0x60>)
 800169e:	68fb      	ldr	r3, [r7, #12]
 80016a0:	6053      	str	r3, [r2, #4]

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 80016a2:	bf00      	nop
 80016a4:	3714      	adds	r7, #20
 80016a6:	46bd      	mov	sp, r7
 80016a8:	bc80      	pop	{r7}
 80016aa:	4770      	bx	lr
 80016ac:	40021000 	.word	0x40021000
 80016b0:	40010000 	.word	0x40010000

080016b4 <HAL_I2C_MspInit>:
* This function configures the hardware resources used in this example
* @param hi2c: I2C handle pointer
* @retval None
*/
void HAL_I2C_MspInit(I2C_HandleTypeDef* hi2c)
{
 80016b4:	b580      	push	{r7, lr}
 80016b6:	b08a      	sub	sp, #40	; 0x28
 80016b8:	af00      	add	r7, sp, #0
 80016ba:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80016bc:	f107 0314 	add.w	r3, r7, #20
 80016c0:	2200      	movs	r2, #0
 80016c2:	601a      	str	r2, [r3, #0]
 80016c4:	605a      	str	r2, [r3, #4]
 80016c6:	609a      	str	r2, [r3, #8]
 80016c8:	60da      	str	r2, [r3, #12]
  if(hi2c->Instance==I2C1)
 80016ca:	687b      	ldr	r3, [r7, #4]
 80016cc:	681b      	ldr	r3, [r3, #0]
 80016ce:	4a1d      	ldr	r2, [pc, #116]	; (8001744 <HAL_I2C_MspInit+0x90>)
 80016d0:	4293      	cmp	r3, r2
 80016d2:	d132      	bne.n	800173a <HAL_I2C_MspInit+0x86>
  {
  /* USER CODE BEGIN I2C1_MspInit 0 */

  /* USER CODE END I2C1_MspInit 0 */

    __HAL_RCC_GPIOB_CLK_ENABLE();
 80016d4:	4b1c      	ldr	r3, [pc, #112]	; (8001748 <HAL_I2C_MspInit+0x94>)
 80016d6:	699b      	ldr	r3, [r3, #24]
 80016d8:	4a1b      	ldr	r2, [pc, #108]	; (8001748 <HAL_I2C_MspInit+0x94>)
 80016da:	f043 0308 	orr.w	r3, r3, #8
 80016de:	6193      	str	r3, [r2, #24]
 80016e0:	4b19      	ldr	r3, [pc, #100]	; (8001748 <HAL_I2C_MspInit+0x94>)
 80016e2:	699b      	ldr	r3, [r3, #24]
 80016e4:	f003 0308 	and.w	r3, r3, #8
 80016e8:	613b      	str	r3, [r7, #16]
 80016ea:	693b      	ldr	r3, [r7, #16]
    /**I2C1 GPIO Configuration
    PB8     ------> I2C1_SCL
    PB9     ------> I2C1_SDA
    */
    GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_9;
 80016ec:	f44f 7340 	mov.w	r3, #768	; 0x300
 80016f0:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 80016f2:	2312      	movs	r3, #18
 80016f4:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 80016f6:	2303      	movs	r3, #3
 80016f8:	623b      	str	r3, [r7, #32]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80016fa:	f107 0314 	add.w	r3, r7, #20
 80016fe:	4619      	mov	r1, r3
 8001700:	4812      	ldr	r0, [pc, #72]	; (800174c <HAL_I2C_MspInit+0x98>)
 8001702:	f000 fb7d 	bl	8001e00 <HAL_GPIO_Init>

    __HAL_AFIO_REMAP_I2C1_ENABLE();
 8001706:	4b12      	ldr	r3, [pc, #72]	; (8001750 <HAL_I2C_MspInit+0x9c>)
 8001708:	685b      	ldr	r3, [r3, #4]
 800170a:	627b      	str	r3, [r7, #36]	; 0x24
 800170c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800170e:	f043 63e0 	orr.w	r3, r3, #117440512	; 0x7000000
 8001712:	627b      	str	r3, [r7, #36]	; 0x24
 8001714:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001716:	f043 0302 	orr.w	r3, r3, #2
 800171a:	627b      	str	r3, [r7, #36]	; 0x24
 800171c:	4a0c      	ldr	r2, [pc, #48]	; (8001750 <HAL_I2C_MspInit+0x9c>)
 800171e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001720:	6053      	str	r3, [r2, #4]

    /* Peripheral clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 8001722:	4b09      	ldr	r3, [pc, #36]	; (8001748 <HAL_I2C_MspInit+0x94>)
 8001724:	69db      	ldr	r3, [r3, #28]
 8001726:	4a08      	ldr	r2, [pc, #32]	; (8001748 <HAL_I2C_MspInit+0x94>)
 8001728:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 800172c:	61d3      	str	r3, [r2, #28]
 800172e:	4b06      	ldr	r3, [pc, #24]	; (8001748 <HAL_I2C_MspInit+0x94>)
 8001730:	69db      	ldr	r3, [r3, #28]
 8001732:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8001736:	60fb      	str	r3, [r7, #12]
 8001738:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN I2C1_MspInit 1 */

  /* USER CODE END I2C1_MspInit 1 */
  }

}
 800173a:	bf00      	nop
 800173c:	3728      	adds	r7, #40	; 0x28
 800173e:	46bd      	mov	sp, r7
 8001740:	bd80      	pop	{r7, pc}
 8001742:	bf00      	nop
 8001744:	40005400 	.word	0x40005400
 8001748:	40021000 	.word	0x40021000
 800174c:	40010c00 	.word	0x40010c00
 8001750:	40010000 	.word	0x40010000

08001754 <HAL_TIM_Base_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_base: TIM_Base handle pointer
* @retval None
*/
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 8001754:	b580      	push	{r7, lr}
 8001756:	b084      	sub	sp, #16
 8001758:	af00      	add	r7, sp, #0
 800175a:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM2)
 800175c:	687b      	ldr	r3, [r7, #4]
 800175e:	681b      	ldr	r3, [r3, #0]
 8001760:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8001764:	d113      	bne.n	800178e <HAL_TIM_Base_MspInit+0x3a>
  {
  /* USER CODE BEGIN TIM2_MspInit 0 */

  /* USER CODE END TIM2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM2_CLK_ENABLE();
 8001766:	4b0c      	ldr	r3, [pc, #48]	; (8001798 <HAL_TIM_Base_MspInit+0x44>)
 8001768:	69db      	ldr	r3, [r3, #28]
 800176a:	4a0b      	ldr	r2, [pc, #44]	; (8001798 <HAL_TIM_Base_MspInit+0x44>)
 800176c:	f043 0301 	orr.w	r3, r3, #1
 8001770:	61d3      	str	r3, [r2, #28]
 8001772:	4b09      	ldr	r3, [pc, #36]	; (8001798 <HAL_TIM_Base_MspInit+0x44>)
 8001774:	69db      	ldr	r3, [r3, #28]
 8001776:	f003 0301 	and.w	r3, r3, #1
 800177a:	60fb      	str	r3, [r7, #12]
 800177c:	68fb      	ldr	r3, [r7, #12]
    /* TIM2 interrupt Init */
    HAL_NVIC_SetPriority(TIM2_IRQn, 0, 0);
 800177e:	2200      	movs	r2, #0
 8001780:	2100      	movs	r1, #0
 8001782:	201c      	movs	r0, #28
 8001784:	f000 fb05 	bl	8001d92 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM2_IRQn);
 8001788:	201c      	movs	r0, #28
 800178a:	f000 fb1e 	bl	8001dca <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN TIM2_MspInit 1 */

  /* USER CODE END TIM2_MspInit 1 */
  }

}
 800178e:	bf00      	nop
 8001790:	3710      	adds	r7, #16
 8001792:	46bd      	mov	sp, r7
 8001794:	bd80      	pop	{r7, pc}
 8001796:	bf00      	nop
 8001798:	40021000 	.word	0x40021000

0800179c <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 800179c:	b480      	push	{r7}
 800179e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 80017a0:	e7fe      	b.n	80017a0 <NMI_Handler+0x4>

080017a2 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 80017a2:	b480      	push	{r7}
 80017a4:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 80017a6:	e7fe      	b.n	80017a6 <HardFault_Handler+0x4>

080017a8 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 80017a8:	b480      	push	{r7}
 80017aa:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 80017ac:	e7fe      	b.n	80017ac <MemManage_Handler+0x4>

080017ae <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 80017ae:	b480      	push	{r7}
 80017b0:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 80017b2:	e7fe      	b.n	80017b2 <BusFault_Handler+0x4>

080017b4 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 80017b4:	b480      	push	{r7}
 80017b6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 80017b8:	e7fe      	b.n	80017b8 <UsageFault_Handler+0x4>

080017ba <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 80017ba:	b480      	push	{r7}
 80017bc:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 80017be:	bf00      	nop
 80017c0:	46bd      	mov	sp, r7
 80017c2:	bc80      	pop	{r7}
 80017c4:	4770      	bx	lr

080017c6 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 80017c6:	b480      	push	{r7}
 80017c8:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 80017ca:	bf00      	nop
 80017cc:	46bd      	mov	sp, r7
 80017ce:	bc80      	pop	{r7}
 80017d0:	4770      	bx	lr

080017d2 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 80017d2:	b480      	push	{r7}
 80017d4:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 80017d6:	bf00      	nop
 80017d8:	46bd      	mov	sp, r7
 80017da:	bc80      	pop	{r7}
 80017dc:	4770      	bx	lr

080017de <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 80017de:	b580      	push	{r7, lr}
 80017e0:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 80017e2:	f000 f9bf 	bl	8001b64 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 80017e6:	bf00      	nop
 80017e8:	bd80      	pop	{r7, pc}
	...

080017ec <TIM2_IRQHandler>:

/**
  * @brief This function handles TIM2 global interrupt.
  */
void TIM2_IRQHandler(void)
{
 80017ec:	b580      	push	{r7, lr}
 80017ee:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM2_IRQn 0 */

  /* USER CODE END TIM2_IRQn 0 */
  HAL_TIM_IRQHandler(&htim2);
 80017f0:	4802      	ldr	r0, [pc, #8]	; (80017fc <TIM2_IRQHandler+0x10>)
 80017f2:	f001 fdf1 	bl	80033d8 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM2_IRQn 1 */

  /* USER CODE END TIM2_IRQn 1 */
}
 80017f6:	bf00      	nop
 80017f8:	bd80      	pop	{r7, pc}
 80017fa:	bf00      	nop
 80017fc:	200001ec 	.word	0x200001ec

08001800 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8001800:	b580      	push	{r7, lr}
 8001802:	b086      	sub	sp, #24
 8001804:	af00      	add	r7, sp, #0
 8001806:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8001808:	4a14      	ldr	r2, [pc, #80]	; (800185c <_sbrk+0x5c>)
 800180a:	4b15      	ldr	r3, [pc, #84]	; (8001860 <_sbrk+0x60>)
 800180c:	1ad3      	subs	r3, r2, r3
 800180e:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8001810:	697b      	ldr	r3, [r7, #20]
 8001812:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8001814:	4b13      	ldr	r3, [pc, #76]	; (8001864 <_sbrk+0x64>)
 8001816:	681b      	ldr	r3, [r3, #0]
 8001818:	2b00      	cmp	r3, #0
 800181a:	d102      	bne.n	8001822 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 800181c:	4b11      	ldr	r3, [pc, #68]	; (8001864 <_sbrk+0x64>)
 800181e:	4a12      	ldr	r2, [pc, #72]	; (8001868 <_sbrk+0x68>)
 8001820:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8001822:	4b10      	ldr	r3, [pc, #64]	; (8001864 <_sbrk+0x64>)
 8001824:	681a      	ldr	r2, [r3, #0]
 8001826:	687b      	ldr	r3, [r7, #4]
 8001828:	4413      	add	r3, r2
 800182a:	693a      	ldr	r2, [r7, #16]
 800182c:	429a      	cmp	r2, r3
 800182e:	d207      	bcs.n	8001840 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8001830:	f002 f922 	bl	8003a78 <__errno>
 8001834:	4603      	mov	r3, r0
 8001836:	220c      	movs	r2, #12
 8001838:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 800183a:	f04f 33ff 	mov.w	r3, #4294967295
 800183e:	e009      	b.n	8001854 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8001840:	4b08      	ldr	r3, [pc, #32]	; (8001864 <_sbrk+0x64>)
 8001842:	681b      	ldr	r3, [r3, #0]
 8001844:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8001846:	4b07      	ldr	r3, [pc, #28]	; (8001864 <_sbrk+0x64>)
 8001848:	681a      	ldr	r2, [r3, #0]
 800184a:	687b      	ldr	r3, [r7, #4]
 800184c:	4413      	add	r3, r2
 800184e:	4a05      	ldr	r2, [pc, #20]	; (8001864 <_sbrk+0x64>)
 8001850:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8001852:	68fb      	ldr	r3, [r7, #12]
}
 8001854:	4618      	mov	r0, r3
 8001856:	3718      	adds	r7, #24
 8001858:	46bd      	mov	sp, r7
 800185a:	bd80      	pop	{r7, pc}
 800185c:	20005000 	.word	0x20005000
 8001860:	00000400 	.word	0x00000400
 8001864:	200000f0 	.word	0x200000f0
 8001868:	200006a8 	.word	0x200006a8

0800186c <SystemInit>:
  * @note   This function should be used only after reset.
  * @param  None
  * @retval None
  */
void SystemInit (void)
{
 800186c:	b480      	push	{r7}
 800186e:	af00      	add	r7, sp, #0

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM. */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8001870:	bf00      	nop
 8001872:	46bd      	mov	sp, r7
 8001874:	bc80      	pop	{r7}
 8001876:	4770      	bx	lr

08001878 <Traffic_LCD_Init>:
#include "traffic_lcd.h"

static I2C_LCD_HandleTypeDef *h_lcd;
static char lcd_buffer[20];

void Traffic_LCD_Init(I2C_LCD_HandleTypeDef *lcd_handle) {
 8001878:	b580      	push	{r7, lr}
 800187a:	b082      	sub	sp, #8
 800187c:	af00      	add	r7, sp, #0
 800187e:	6078      	str	r0, [r7, #4]
    h_lcd = lcd_handle;
 8001880:	4a08      	ldr	r2, [pc, #32]	; (80018a4 <Traffic_LCD_Init+0x2c>)
 8001882:	687b      	ldr	r3, [r7, #4]
 8001884:	6013      	str	r3, [r2, #0]
    lcd_init(h_lcd);
 8001886:	4b07      	ldr	r3, [pc, #28]	; (80018a4 <Traffic_LCD_Init+0x2c>)
 8001888:	681b      	ldr	r3, [r3, #0]
 800188a:	4618      	mov	r0, r3
 800188c:	f7fe fdd4 	bl	8000438 <lcd_init>
    lcd_clear(h_lcd);
 8001890:	4b04      	ldr	r3, [pc, #16]	; (80018a4 <Traffic_LCD_Init+0x2c>)
 8001892:	681b      	ldr	r3, [r3, #0]
 8001894:	4618      	mov	r0, r3
 8001896:	f7fe fd83 	bl	80003a0 <lcd_clear>
}
 800189a:	bf00      	nop
 800189c:	3708      	adds	r7, #8
 800189e:	46bd      	mov	sp, r7
 80018a0:	bd80      	pop	{r7, pc}
 80018a2:	bf00      	nop
 80018a4:	200000f4 	.word	0x200000f4

080018a8 <Traffic_LCD_Display_Task>:

void Traffic_LCD_Display_Task(void) {
 80018a8:	b580      	push	{r7, lr}
 80018aa:	af00      	add	r7, sp, #0
    // Dng 1: Hin th Mode
    lcd_gotoxy(h_lcd, 0, 0);
 80018ac:	4b60      	ldr	r3, [pc, #384]	; (8001a30 <Traffic_LCD_Display_Task+0x188>)
 80018ae:	681b      	ldr	r3, [r3, #0]
 80018b0:	2200      	movs	r2, #0
 80018b2:	2100      	movs	r1, #0
 80018b4:	4618      	mov	r0, r3
 80018b6:	f7fe fd8d 	bl	80003d4 <lcd_gotoxy>
    switch (mode) {
 80018ba:	4b5e      	ldr	r3, [pc, #376]	; (8001a34 <Traffic_LCD_Display_Task+0x18c>)
 80018bc:	681b      	ldr	r3, [r3, #0]
 80018be:	2b03      	cmp	r3, #3
 80018c0:	d826      	bhi.n	8001910 <Traffic_LCD_Display_Task+0x68>
 80018c2:	a201      	add	r2, pc, #4	; (adr r2, 80018c8 <Traffic_LCD_Display_Task+0x20>)
 80018c4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80018c8:	080018d9 	.word	0x080018d9
 80018cc:	080018e7 	.word	0x080018e7
 80018d0:	080018f5 	.word	0x080018f5
 80018d4:	08001903 	.word	0x08001903
        case INIT:        lcd_puts(h_lcd, "MODE: INIT      "); break;
 80018d8:	4b55      	ldr	r3, [pc, #340]	; (8001a30 <Traffic_LCD_Display_Task+0x188>)
 80018da:	681b      	ldr	r3, [r3, #0]
 80018dc:	4956      	ldr	r1, [pc, #344]	; (8001a38 <Traffic_LCD_Display_Task+0x190>)
 80018de:	4618      	mov	r0, r3
 80018e0:	f7fe fdf1 	bl	80004c6 <lcd_puts>
 80018e4:	e01b      	b.n	800191e <Traffic_LCD_Display_Task+0x76>
        case AUTO_STATE:  lcd_puts(h_lcd, "MODE: AUTO      "); break;
 80018e6:	4b52      	ldr	r3, [pc, #328]	; (8001a30 <Traffic_LCD_Display_Task+0x188>)
 80018e8:	681b      	ldr	r3, [r3, #0]
 80018ea:	4954      	ldr	r1, [pc, #336]	; (8001a3c <Traffic_LCD_Display_Task+0x194>)
 80018ec:	4618      	mov	r0, r3
 80018ee:	f7fe fdea 	bl	80004c6 <lcd_puts>
 80018f2:	e014      	b.n	800191e <Traffic_LCD_Display_Task+0x76>
        case MANUAL_STATE:lcd_puts(h_lcd, "MODE: MANUAL    "); break;
 80018f4:	4b4e      	ldr	r3, [pc, #312]	; (8001a30 <Traffic_LCD_Display_Task+0x188>)
 80018f6:	681b      	ldr	r3, [r3, #0]
 80018f8:	4951      	ldr	r1, [pc, #324]	; (8001a40 <Traffic_LCD_Display_Task+0x198>)
 80018fa:	4618      	mov	r0, r3
 80018fc:	f7fe fde3 	bl	80004c6 <lcd_puts>
 8001900:	e00d      	b.n	800191e <Traffic_LCD_Display_Task+0x76>
        case CONFIG_STATE:lcd_puts(h_lcd, "MODE: CONFIG    "); break;
 8001902:	4b4b      	ldr	r3, [pc, #300]	; (8001a30 <Traffic_LCD_Display_Task+0x188>)
 8001904:	681b      	ldr	r3, [r3, #0]
 8001906:	494f      	ldr	r1, [pc, #316]	; (8001a44 <Traffic_LCD_Display_Task+0x19c>)
 8001908:	4618      	mov	r0, r3
 800190a:	f7fe fddc 	bl	80004c6 <lcd_puts>
 800190e:	e006      	b.n	800191e <Traffic_LCD_Display_Task+0x76>
        default:          lcd_puts(h_lcd, "MODE: ERROR     "); break;
 8001910:	4b47      	ldr	r3, [pc, #284]	; (8001a30 <Traffic_LCD_Display_Task+0x188>)
 8001912:	681b      	ldr	r3, [r3, #0]
 8001914:	494c      	ldr	r1, [pc, #304]	; (8001a48 <Traffic_LCD_Display_Task+0x1a0>)
 8001916:	4618      	mov	r0, r3
 8001918:	f7fe fdd5 	bl	80004c6 <lcd_puts>
 800191c:	bf00      	nop
    }

    // Dng 2: Hin th thng s
    lcd_gotoxy(h_lcd, 0, 1);
 800191e:	4b44      	ldr	r3, [pc, #272]	; (8001a30 <Traffic_LCD_Display_Task+0x188>)
 8001920:	681b      	ldr	r3, [r3, #0]
 8001922:	2201      	movs	r2, #1
 8001924:	2100      	movs	r1, #0
 8001926:	4618      	mov	r0, r3
 8001928:	f7fe fd54 	bl	80003d4 <lcd_gotoxy>
    if (mode == AUTO_STATE) {
 800192c:	4b41      	ldr	r3, [pc, #260]	; (8001a34 <Traffic_LCD_Display_Task+0x18c>)
 800192e:	681b      	ldr	r3, [r3, #0]
 8001930:	2b01      	cmp	r3, #1
 8001932:	d10e      	bne.n	8001952 <Traffic_LCD_Display_Task+0xaa>
        sprintf(lcd_buffer, "R1:%02d  R2:%02d   ", road1_counter, road2_counter);
 8001934:	4b45      	ldr	r3, [pc, #276]	; (8001a4c <Traffic_LCD_Display_Task+0x1a4>)
 8001936:	681a      	ldr	r2, [r3, #0]
 8001938:	4b45      	ldr	r3, [pc, #276]	; (8001a50 <Traffic_LCD_Display_Task+0x1a8>)
 800193a:	681b      	ldr	r3, [r3, #0]
 800193c:	4945      	ldr	r1, [pc, #276]	; (8001a54 <Traffic_LCD_Display_Task+0x1ac>)
 800193e:	4846      	ldr	r0, [pc, #280]	; (8001a58 <Traffic_LCD_Display_Task+0x1b0>)
 8001940:	f002 f8cc 	bl	8003adc <siprintf>
        lcd_puts(h_lcd, lcd_buffer);
 8001944:	4b3a      	ldr	r3, [pc, #232]	; (8001a30 <Traffic_LCD_Display_Task+0x188>)
 8001946:	681b      	ldr	r3, [r3, #0]
 8001948:	4943      	ldr	r1, [pc, #268]	; (8001a58 <Traffic_LCD_Display_Task+0x1b0>)
 800194a:	4618      	mov	r0, r3
 800194c:	f7fe fdbb 	bl	80004c6 <lcd_puts>
            case CONFIG_YELLOW: sprintf(lcd_buffer, "CFG YEL: %02d    ", temp_duration); break;
            default:            lcd_puts(h_lcd, "CFG: ???        "); break;
        }
        lcd_puts(h_lcd, lcd_buffer);
    }
}
 8001950:	e06c      	b.n	8001a2c <Traffic_LCD_Display_Task+0x184>
    else if (mode == MANUAL_STATE) {
 8001952:	4b38      	ldr	r3, [pc, #224]	; (8001a34 <Traffic_LCD_Display_Task+0x18c>)
 8001954:	681b      	ldr	r3, [r3, #0]
 8001956:	2b02      	cmp	r3, #2
 8001958:	d133      	bne.n	80019c2 <Traffic_LCD_Display_Task+0x11a>
        switch (manual_blink_mode) {
 800195a:	4b40      	ldr	r3, [pc, #256]	; (8001a5c <Traffic_LCD_Display_Task+0x1b4>)
 800195c:	681b      	ldr	r3, [r3, #0]
 800195e:	3b18      	subs	r3, #24
 8001960:	2b03      	cmp	r3, #3
 8001962:	d827      	bhi.n	80019b4 <Traffic_LCD_Display_Task+0x10c>
 8001964:	a201      	add	r2, pc, #4	; (adr r2, 800196c <Traffic_LCD_Display_Task+0xc4>)
 8001966:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800196a:	bf00      	nop
 800196c:	0800197d 	.word	0x0800197d
 8001970:	0800198b 	.word	0x0800198b
 8001974:	08001999 	.word	0x08001999
 8001978:	080019a7 	.word	0x080019a7
            case BLINK_RED_GREEN: lcd_puts(h_lcd, "MAN: RED-GRN    "); break;
 800197c:	4b2c      	ldr	r3, [pc, #176]	; (8001a30 <Traffic_LCD_Display_Task+0x188>)
 800197e:	681b      	ldr	r3, [r3, #0]
 8001980:	4937      	ldr	r1, [pc, #220]	; (8001a60 <Traffic_LCD_Display_Task+0x1b8>)
 8001982:	4618      	mov	r0, r3
 8001984:	f7fe fd9f 	bl	80004c6 <lcd_puts>
 8001988:	e050      	b.n	8001a2c <Traffic_LCD_Display_Task+0x184>
            case BLINK_RED_YELLOW:lcd_puts(h_lcd, "MAN: RED-YEL    "); break;
 800198a:	4b29      	ldr	r3, [pc, #164]	; (8001a30 <Traffic_LCD_Display_Task+0x188>)
 800198c:	681b      	ldr	r3, [r3, #0]
 800198e:	4935      	ldr	r1, [pc, #212]	; (8001a64 <Traffic_LCD_Display_Task+0x1bc>)
 8001990:	4618      	mov	r0, r3
 8001992:	f7fe fd98 	bl	80004c6 <lcd_puts>
 8001996:	e049      	b.n	8001a2c <Traffic_LCD_Display_Task+0x184>
            case BLINK_GREEN_RED: lcd_puts(h_lcd, "MAN: GRN-RED    "); break;
 8001998:	4b25      	ldr	r3, [pc, #148]	; (8001a30 <Traffic_LCD_Display_Task+0x188>)
 800199a:	681b      	ldr	r3, [r3, #0]
 800199c:	4932      	ldr	r1, [pc, #200]	; (8001a68 <Traffic_LCD_Display_Task+0x1c0>)
 800199e:	4618      	mov	r0, r3
 80019a0:	f7fe fd91 	bl	80004c6 <lcd_puts>
 80019a4:	e042      	b.n	8001a2c <Traffic_LCD_Display_Task+0x184>
            case BLINK_YELLOW_RED:lcd_puts(h_lcd, "MAN: YEL-RED    "); break;
 80019a6:	4b22      	ldr	r3, [pc, #136]	; (8001a30 <Traffic_LCD_Display_Task+0x188>)
 80019a8:	681b      	ldr	r3, [r3, #0]
 80019aa:	4930      	ldr	r1, [pc, #192]	; (8001a6c <Traffic_LCD_Display_Task+0x1c4>)
 80019ac:	4618      	mov	r0, r3
 80019ae:	f7fe fd8a 	bl	80004c6 <lcd_puts>
 80019b2:	e03b      	b.n	8001a2c <Traffic_LCD_Display_Task+0x184>
            default:              lcd_puts(h_lcd, "MAN: ---        "); break;
 80019b4:	4b1e      	ldr	r3, [pc, #120]	; (8001a30 <Traffic_LCD_Display_Task+0x188>)
 80019b6:	681b      	ldr	r3, [r3, #0]
 80019b8:	492d      	ldr	r1, [pc, #180]	; (8001a70 <Traffic_LCD_Display_Task+0x1c8>)
 80019ba:	4618      	mov	r0, r3
 80019bc:	f7fe fd83 	bl	80004c6 <lcd_puts>
 80019c0:	e034      	b.n	8001a2c <Traffic_LCD_Display_Task+0x184>
    else if (mode == CONFIG_STATE) {
 80019c2:	4b1c      	ldr	r3, [pc, #112]	; (8001a34 <Traffic_LCD_Display_Task+0x18c>)
 80019c4:	681b      	ldr	r3, [r3, #0]
 80019c6:	2b03      	cmp	r3, #3
 80019c8:	d130      	bne.n	8001a2c <Traffic_LCD_Display_Task+0x184>
        switch (config_mode) {
 80019ca:	4b2a      	ldr	r3, [pc, #168]	; (8001a74 <Traffic_LCD_Display_Task+0x1cc>)
 80019cc:	681b      	ldr	r3, [r3, #0]
 80019ce:	2b21      	cmp	r3, #33	; 0x21
 80019d0:	d016      	beq.n	8001a00 <Traffic_LCD_Display_Task+0x158>
 80019d2:	2b21      	cmp	r3, #33	; 0x21
 80019d4:	dc1c      	bgt.n	8001a10 <Traffic_LCD_Display_Task+0x168>
 80019d6:	2b1f      	cmp	r3, #31
 80019d8:	d002      	beq.n	80019e0 <Traffic_LCD_Display_Task+0x138>
 80019da:	2b20      	cmp	r3, #32
 80019dc:	d008      	beq.n	80019f0 <Traffic_LCD_Display_Task+0x148>
 80019de:	e017      	b.n	8001a10 <Traffic_LCD_Display_Task+0x168>
            case CONFIG_RED:    sprintf(lcd_buffer, "CFG RED: %02d    ", temp_duration); break;
 80019e0:	4b25      	ldr	r3, [pc, #148]	; (8001a78 <Traffic_LCD_Display_Task+0x1d0>)
 80019e2:	681b      	ldr	r3, [r3, #0]
 80019e4:	461a      	mov	r2, r3
 80019e6:	4925      	ldr	r1, [pc, #148]	; (8001a7c <Traffic_LCD_Display_Task+0x1d4>)
 80019e8:	481b      	ldr	r0, [pc, #108]	; (8001a58 <Traffic_LCD_Display_Task+0x1b0>)
 80019ea:	f002 f877 	bl	8003adc <siprintf>
 80019ee:	e016      	b.n	8001a1e <Traffic_LCD_Display_Task+0x176>
            case CONFIG_GREEN:  sprintf(lcd_buffer, "CFG GRN: %02d    ", temp_duration); break;
 80019f0:	4b21      	ldr	r3, [pc, #132]	; (8001a78 <Traffic_LCD_Display_Task+0x1d0>)
 80019f2:	681b      	ldr	r3, [r3, #0]
 80019f4:	461a      	mov	r2, r3
 80019f6:	4922      	ldr	r1, [pc, #136]	; (8001a80 <Traffic_LCD_Display_Task+0x1d8>)
 80019f8:	4817      	ldr	r0, [pc, #92]	; (8001a58 <Traffic_LCD_Display_Task+0x1b0>)
 80019fa:	f002 f86f 	bl	8003adc <siprintf>
 80019fe:	e00e      	b.n	8001a1e <Traffic_LCD_Display_Task+0x176>
            case CONFIG_YELLOW: sprintf(lcd_buffer, "CFG YEL: %02d    ", temp_duration); break;
 8001a00:	4b1d      	ldr	r3, [pc, #116]	; (8001a78 <Traffic_LCD_Display_Task+0x1d0>)
 8001a02:	681b      	ldr	r3, [r3, #0]
 8001a04:	461a      	mov	r2, r3
 8001a06:	491f      	ldr	r1, [pc, #124]	; (8001a84 <Traffic_LCD_Display_Task+0x1dc>)
 8001a08:	4813      	ldr	r0, [pc, #76]	; (8001a58 <Traffic_LCD_Display_Task+0x1b0>)
 8001a0a:	f002 f867 	bl	8003adc <siprintf>
 8001a0e:	e006      	b.n	8001a1e <Traffic_LCD_Display_Task+0x176>
            default:            lcd_puts(h_lcd, "CFG: ???        "); break;
 8001a10:	4b07      	ldr	r3, [pc, #28]	; (8001a30 <Traffic_LCD_Display_Task+0x188>)
 8001a12:	681b      	ldr	r3, [r3, #0]
 8001a14:	491c      	ldr	r1, [pc, #112]	; (8001a88 <Traffic_LCD_Display_Task+0x1e0>)
 8001a16:	4618      	mov	r0, r3
 8001a18:	f7fe fd55 	bl	80004c6 <lcd_puts>
 8001a1c:	bf00      	nop
        lcd_puts(h_lcd, lcd_buffer);
 8001a1e:	4b04      	ldr	r3, [pc, #16]	; (8001a30 <Traffic_LCD_Display_Task+0x188>)
 8001a20:	681b      	ldr	r3, [r3, #0]
 8001a22:	490d      	ldr	r1, [pc, #52]	; (8001a58 <Traffic_LCD_Display_Task+0x1b0>)
 8001a24:	4618      	mov	r0, r3
 8001a26:	f7fe fd4e 	bl	80004c6 <lcd_puts>
}
 8001a2a:	e7ff      	b.n	8001a2c <Traffic_LCD_Display_Task+0x184>
 8001a2c:	bf00      	nop
 8001a2e:	bd80      	pop	{r7, pc}
 8001a30:	200000f4 	.word	0x200000f4
 8001a34:	200000c0 	.word	0x200000c0
 8001a38:	08004368 	.word	0x08004368
 8001a3c:	0800437c 	.word	0x0800437c
 8001a40:	08004390 	.word	0x08004390
 8001a44:	080043a4 	.word	0x080043a4
 8001a48:	080043b8 	.word	0x080043b8
 8001a4c:	20000124 	.word	0x20000124
 8001a50:	20000178 	.word	0x20000178
 8001a54:	080043cc 	.word	0x080043cc
 8001a58:	200000f8 	.word	0x200000f8
 8001a5c:	200000c4 	.word	0x200000c4
 8001a60:	080043e0 	.word	0x080043e0
 8001a64:	080043f4 	.word	0x080043f4
 8001a68:	08004408 	.word	0x08004408
 8001a6c:	0800441c 	.word	0x0800441c
 8001a70:	08004430 	.word	0x08004430
 8001a74:	2000002c 	.word	0x2000002c
 8001a78:	200000c8 	.word	0x200000c8
 8001a7c:	08004444 	.word	0x08004444
 8001a80:	08004458 	.word	0x08004458
 8001a84:	0800446c 	.word	0x0800446c
 8001a88:	08004480 	.word	0x08004480

08001a8c <Reset_Handler>:
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:

/* Call the clock system initialization function.*/
    bl  SystemInit
 8001a8c:	f7ff feee 	bl	800186c <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8001a90:	480b      	ldr	r0, [pc, #44]	; (8001ac0 <LoopFillZerobss+0xe>)
  ldr r1, =_edata
 8001a92:	490c      	ldr	r1, [pc, #48]	; (8001ac4 <LoopFillZerobss+0x12>)
  ldr r2, =_sidata
 8001a94:	4a0c      	ldr	r2, [pc, #48]	; (8001ac8 <LoopFillZerobss+0x16>)
  movs r3, #0
 8001a96:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8001a98:	e002      	b.n	8001aa0 <LoopCopyDataInit>

08001a9a <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8001a9a:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8001a9c:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8001a9e:	3304      	adds	r3, #4

08001aa0 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8001aa0:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8001aa2:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8001aa4:	d3f9      	bcc.n	8001a9a <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8001aa6:	4a09      	ldr	r2, [pc, #36]	; (8001acc <LoopFillZerobss+0x1a>)
  ldr r4, =_ebss
 8001aa8:	4c09      	ldr	r4, [pc, #36]	; (8001ad0 <LoopFillZerobss+0x1e>)
  movs r3, #0
 8001aaa:	2300      	movs	r3, #0
  b LoopFillZerobss
 8001aac:	e001      	b.n	8001ab2 <LoopFillZerobss>

08001aae <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8001aae:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8001ab0:	3204      	adds	r2, #4

08001ab2 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8001ab2:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8001ab4:	d3fb      	bcc.n	8001aae <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 8001ab6:	f001 ffe5 	bl	8003a84 <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 8001aba:	f7ff f83f 	bl	8000b3c <main>
  bx lr
 8001abe:	4770      	bx	lr
  ldr r0, =_sdata
 8001ac0:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8001ac4:	200000a4 	.word	0x200000a4
  ldr r2, =_sidata
 8001ac8:	080044fc 	.word	0x080044fc
  ldr r2, =_sbss
 8001acc:	200000a4 	.word	0x200000a4
  ldr r4, =_ebss
 8001ad0:	200006a8 	.word	0x200006a8

08001ad4 <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 8001ad4:	e7fe      	b.n	8001ad4 <ADC1_2_IRQHandler>
	...

08001ad8 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8001ad8:	b580      	push	{r7, lr}
 8001ada:	af00      	add	r7, sp, #0
    defined(STM32F102x6) || defined(STM32F102xB) || \
    defined(STM32F103x6) || defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG) || \
    defined(STM32F105xC) || defined(STM32F107xC)

  /* Prefetch buffer is not available on value line devices */
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8001adc:	4b08      	ldr	r3, [pc, #32]	; (8001b00 <HAL_Init+0x28>)
 8001ade:	681b      	ldr	r3, [r3, #0]
 8001ae0:	4a07      	ldr	r2, [pc, #28]	; (8001b00 <HAL_Init+0x28>)
 8001ae2:	f043 0310 	orr.w	r3, r3, #16
 8001ae6:	6013      	str	r3, [r2, #0]
#endif
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8001ae8:	2003      	movs	r0, #3
 8001aea:	f000 f947 	bl	8001d7c <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8001aee:	200f      	movs	r0, #15
 8001af0:	f000 f808 	bl	8001b04 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8001af4:	f7ff fdac 	bl	8001650 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8001af8:	2300      	movs	r3, #0
}
 8001afa:	4618      	mov	r0, r3
 8001afc:	bd80      	pop	{r7, pc}
 8001afe:	bf00      	nop
 8001b00:	40022000 	.word	0x40022000

08001b04 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8001b04:	b580      	push	{r7, lr}
 8001b06:	b082      	sub	sp, #8
 8001b08:	af00      	add	r7, sp, #0
 8001b0a:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8001b0c:	4b12      	ldr	r3, [pc, #72]	; (8001b58 <HAL_InitTick+0x54>)
 8001b0e:	681a      	ldr	r2, [r3, #0]
 8001b10:	4b12      	ldr	r3, [pc, #72]	; (8001b5c <HAL_InitTick+0x58>)
 8001b12:	781b      	ldrb	r3, [r3, #0]
 8001b14:	4619      	mov	r1, r3
 8001b16:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8001b1a:	fbb3 f3f1 	udiv	r3, r3, r1
 8001b1e:	fbb2 f3f3 	udiv	r3, r2, r3
 8001b22:	4618      	mov	r0, r3
 8001b24:	f000 f95f 	bl	8001de6 <HAL_SYSTICK_Config>
 8001b28:	4603      	mov	r3, r0
 8001b2a:	2b00      	cmp	r3, #0
 8001b2c:	d001      	beq.n	8001b32 <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 8001b2e:	2301      	movs	r3, #1
 8001b30:	e00e      	b.n	8001b50 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8001b32:	687b      	ldr	r3, [r7, #4]
 8001b34:	2b0f      	cmp	r3, #15
 8001b36:	d80a      	bhi.n	8001b4e <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8001b38:	2200      	movs	r2, #0
 8001b3a:	6879      	ldr	r1, [r7, #4]
 8001b3c:	f04f 30ff 	mov.w	r0, #4294967295
 8001b40:	f000 f927 	bl	8001d92 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8001b44:	4a06      	ldr	r2, [pc, #24]	; (8001b60 <HAL_InitTick+0x5c>)
 8001b46:	687b      	ldr	r3, [r7, #4]
 8001b48:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8001b4a:	2300      	movs	r3, #0
 8001b4c:	e000      	b.n	8001b50 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 8001b4e:	2301      	movs	r3, #1
}
 8001b50:	4618      	mov	r0, r3
 8001b52:	3708      	adds	r7, #8
 8001b54:	46bd      	mov	sp, r7
 8001b56:	bd80      	pop	{r7, pc}
 8001b58:	20000034 	.word	0x20000034
 8001b5c:	2000003c 	.word	0x2000003c
 8001b60:	20000038 	.word	0x20000038

08001b64 <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8001b64:	b480      	push	{r7}
 8001b66:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8001b68:	4b05      	ldr	r3, [pc, #20]	; (8001b80 <HAL_IncTick+0x1c>)
 8001b6a:	781b      	ldrb	r3, [r3, #0]
 8001b6c:	461a      	mov	r2, r3
 8001b6e:	4b05      	ldr	r3, [pc, #20]	; (8001b84 <HAL_IncTick+0x20>)
 8001b70:	681b      	ldr	r3, [r3, #0]
 8001b72:	4413      	add	r3, r2
 8001b74:	4a03      	ldr	r2, [pc, #12]	; (8001b84 <HAL_IncTick+0x20>)
 8001b76:	6013      	str	r3, [r2, #0]
}
 8001b78:	bf00      	nop
 8001b7a:	46bd      	mov	sp, r7
 8001b7c:	bc80      	pop	{r7}
 8001b7e:	4770      	bx	lr
 8001b80:	2000003c 	.word	0x2000003c
 8001b84:	20000694 	.word	0x20000694

08001b88 <HAL_GetTick>:
  * @note  This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8001b88:	b480      	push	{r7}
 8001b8a:	af00      	add	r7, sp, #0
  return uwTick;
 8001b8c:	4b02      	ldr	r3, [pc, #8]	; (8001b98 <HAL_GetTick+0x10>)
 8001b8e:	681b      	ldr	r3, [r3, #0]
}
 8001b90:	4618      	mov	r0, r3
 8001b92:	46bd      	mov	sp, r7
 8001b94:	bc80      	pop	{r7}
 8001b96:	4770      	bx	lr
 8001b98:	20000694 	.word	0x20000694

08001b9c <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8001b9c:	b580      	push	{r7, lr}
 8001b9e:	b084      	sub	sp, #16
 8001ba0:	af00      	add	r7, sp, #0
 8001ba2:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8001ba4:	f7ff fff0 	bl	8001b88 <HAL_GetTick>
 8001ba8:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8001baa:	687b      	ldr	r3, [r7, #4]
 8001bac:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8001bae:	68fb      	ldr	r3, [r7, #12]
 8001bb0:	f1b3 3fff 	cmp.w	r3, #4294967295
 8001bb4:	d005      	beq.n	8001bc2 <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8001bb6:	4b0a      	ldr	r3, [pc, #40]	; (8001be0 <HAL_Delay+0x44>)
 8001bb8:	781b      	ldrb	r3, [r3, #0]
 8001bba:	461a      	mov	r2, r3
 8001bbc:	68fb      	ldr	r3, [r7, #12]
 8001bbe:	4413      	add	r3, r2
 8001bc0:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 8001bc2:	bf00      	nop
 8001bc4:	f7ff ffe0 	bl	8001b88 <HAL_GetTick>
 8001bc8:	4602      	mov	r2, r0
 8001bca:	68bb      	ldr	r3, [r7, #8]
 8001bcc:	1ad3      	subs	r3, r2, r3
 8001bce:	68fa      	ldr	r2, [r7, #12]
 8001bd0:	429a      	cmp	r2, r3
 8001bd2:	d8f7      	bhi.n	8001bc4 <HAL_Delay+0x28>
  {
  }
}
 8001bd4:	bf00      	nop
 8001bd6:	bf00      	nop
 8001bd8:	3710      	adds	r7, #16
 8001bda:	46bd      	mov	sp, r7
 8001bdc:	bd80      	pop	{r7, pc}
 8001bde:	bf00      	nop
 8001be0:	2000003c 	.word	0x2000003c

08001be4 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001be4:	b480      	push	{r7}
 8001be6:	b085      	sub	sp, #20
 8001be8:	af00      	add	r7, sp, #0
 8001bea:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8001bec:	687b      	ldr	r3, [r7, #4]
 8001bee:	f003 0307 	and.w	r3, r3, #7
 8001bf2:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8001bf4:	4b0c      	ldr	r3, [pc, #48]	; (8001c28 <__NVIC_SetPriorityGrouping+0x44>)
 8001bf6:	68db      	ldr	r3, [r3, #12]
 8001bf8:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8001bfa:	68ba      	ldr	r2, [r7, #8]
 8001bfc:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8001c00:	4013      	ands	r3, r2
 8001c02:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos) );               /* Insert write key and priority group */
 8001c04:	68fb      	ldr	r3, [r7, #12]
 8001c06:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8001c08:	68bb      	ldr	r3, [r7, #8]
 8001c0a:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8001c0c:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8001c10:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8001c14:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8001c16:	4a04      	ldr	r2, [pc, #16]	; (8001c28 <__NVIC_SetPriorityGrouping+0x44>)
 8001c18:	68bb      	ldr	r3, [r7, #8]
 8001c1a:	60d3      	str	r3, [r2, #12]
}
 8001c1c:	bf00      	nop
 8001c1e:	3714      	adds	r7, #20
 8001c20:	46bd      	mov	sp, r7
 8001c22:	bc80      	pop	{r7}
 8001c24:	4770      	bx	lr
 8001c26:	bf00      	nop
 8001c28:	e000ed00 	.word	0xe000ed00

08001c2c <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8001c2c:	b480      	push	{r7}
 8001c2e:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8001c30:	4b04      	ldr	r3, [pc, #16]	; (8001c44 <__NVIC_GetPriorityGrouping+0x18>)
 8001c32:	68db      	ldr	r3, [r3, #12]
 8001c34:	0a1b      	lsrs	r3, r3, #8
 8001c36:	f003 0307 	and.w	r3, r3, #7
}
 8001c3a:	4618      	mov	r0, r3
 8001c3c:	46bd      	mov	sp, r7
 8001c3e:	bc80      	pop	{r7}
 8001c40:	4770      	bx	lr
 8001c42:	bf00      	nop
 8001c44:	e000ed00 	.word	0xe000ed00

08001c48 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8001c48:	b480      	push	{r7}
 8001c4a:	b083      	sub	sp, #12
 8001c4c:	af00      	add	r7, sp, #0
 8001c4e:	4603      	mov	r3, r0
 8001c50:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8001c52:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001c56:	2b00      	cmp	r3, #0
 8001c58:	db0b      	blt.n	8001c72 <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8001c5a:	79fb      	ldrb	r3, [r7, #7]
 8001c5c:	f003 021f 	and.w	r2, r3, #31
 8001c60:	4906      	ldr	r1, [pc, #24]	; (8001c7c <__NVIC_EnableIRQ+0x34>)
 8001c62:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001c66:	095b      	lsrs	r3, r3, #5
 8001c68:	2001      	movs	r0, #1
 8001c6a:	fa00 f202 	lsl.w	r2, r0, r2
 8001c6e:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 8001c72:	bf00      	nop
 8001c74:	370c      	adds	r7, #12
 8001c76:	46bd      	mov	sp, r7
 8001c78:	bc80      	pop	{r7}
 8001c7a:	4770      	bx	lr
 8001c7c:	e000e100 	.word	0xe000e100

08001c80 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8001c80:	b480      	push	{r7}
 8001c82:	b083      	sub	sp, #12
 8001c84:	af00      	add	r7, sp, #0
 8001c86:	4603      	mov	r3, r0
 8001c88:	6039      	str	r1, [r7, #0]
 8001c8a:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8001c8c:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001c90:	2b00      	cmp	r3, #0
 8001c92:	db0a      	blt.n	8001caa <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001c94:	683b      	ldr	r3, [r7, #0]
 8001c96:	b2da      	uxtb	r2, r3
 8001c98:	490c      	ldr	r1, [pc, #48]	; (8001ccc <__NVIC_SetPriority+0x4c>)
 8001c9a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001c9e:	0112      	lsls	r2, r2, #4
 8001ca0:	b2d2      	uxtb	r2, r2
 8001ca2:	440b      	add	r3, r1
 8001ca4:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8001ca8:	e00a      	b.n	8001cc0 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001caa:	683b      	ldr	r3, [r7, #0]
 8001cac:	b2da      	uxtb	r2, r3
 8001cae:	4908      	ldr	r1, [pc, #32]	; (8001cd0 <__NVIC_SetPriority+0x50>)
 8001cb0:	79fb      	ldrb	r3, [r7, #7]
 8001cb2:	f003 030f 	and.w	r3, r3, #15
 8001cb6:	3b04      	subs	r3, #4
 8001cb8:	0112      	lsls	r2, r2, #4
 8001cba:	b2d2      	uxtb	r2, r2
 8001cbc:	440b      	add	r3, r1
 8001cbe:	761a      	strb	r2, [r3, #24]
}
 8001cc0:	bf00      	nop
 8001cc2:	370c      	adds	r7, #12
 8001cc4:	46bd      	mov	sp, r7
 8001cc6:	bc80      	pop	{r7}
 8001cc8:	4770      	bx	lr
 8001cca:	bf00      	nop
 8001ccc:	e000e100 	.word	0xe000e100
 8001cd0:	e000ed00 	.word	0xe000ed00

08001cd4 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8001cd4:	b480      	push	{r7}
 8001cd6:	b089      	sub	sp, #36	; 0x24
 8001cd8:	af00      	add	r7, sp, #0
 8001cda:	60f8      	str	r0, [r7, #12]
 8001cdc:	60b9      	str	r1, [r7, #8]
 8001cde:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8001ce0:	68fb      	ldr	r3, [r7, #12]
 8001ce2:	f003 0307 	and.w	r3, r3, #7
 8001ce6:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8001ce8:	69fb      	ldr	r3, [r7, #28]
 8001cea:	f1c3 0307 	rsb	r3, r3, #7
 8001cee:	2b04      	cmp	r3, #4
 8001cf0:	bf28      	it	cs
 8001cf2:	2304      	movcs	r3, #4
 8001cf4:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8001cf6:	69fb      	ldr	r3, [r7, #28]
 8001cf8:	3304      	adds	r3, #4
 8001cfa:	2b06      	cmp	r3, #6
 8001cfc:	d902      	bls.n	8001d04 <NVIC_EncodePriority+0x30>
 8001cfe:	69fb      	ldr	r3, [r7, #28]
 8001d00:	3b03      	subs	r3, #3
 8001d02:	e000      	b.n	8001d06 <NVIC_EncodePriority+0x32>
 8001d04:	2300      	movs	r3, #0
 8001d06:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001d08:	f04f 32ff 	mov.w	r2, #4294967295
 8001d0c:	69bb      	ldr	r3, [r7, #24]
 8001d0e:	fa02 f303 	lsl.w	r3, r2, r3
 8001d12:	43da      	mvns	r2, r3
 8001d14:	68bb      	ldr	r3, [r7, #8]
 8001d16:	401a      	ands	r2, r3
 8001d18:	697b      	ldr	r3, [r7, #20]
 8001d1a:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8001d1c:	f04f 31ff 	mov.w	r1, #4294967295
 8001d20:	697b      	ldr	r3, [r7, #20]
 8001d22:	fa01 f303 	lsl.w	r3, r1, r3
 8001d26:	43d9      	mvns	r1, r3
 8001d28:	687b      	ldr	r3, [r7, #4]
 8001d2a:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001d2c:	4313      	orrs	r3, r2
         );
}
 8001d2e:	4618      	mov	r0, r3
 8001d30:	3724      	adds	r7, #36	; 0x24
 8001d32:	46bd      	mov	sp, r7
 8001d34:	bc80      	pop	{r7}
 8001d36:	4770      	bx	lr

08001d38 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8001d38:	b580      	push	{r7, lr}
 8001d3a:	b082      	sub	sp, #8
 8001d3c:	af00      	add	r7, sp, #0
 8001d3e:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8001d40:	687b      	ldr	r3, [r7, #4]
 8001d42:	3b01      	subs	r3, #1
 8001d44:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8001d48:	d301      	bcc.n	8001d4e <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8001d4a:	2301      	movs	r3, #1
 8001d4c:	e00f      	b.n	8001d6e <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8001d4e:	4a0a      	ldr	r2, [pc, #40]	; (8001d78 <SysTick_Config+0x40>)
 8001d50:	687b      	ldr	r3, [r7, #4]
 8001d52:	3b01      	subs	r3, #1
 8001d54:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8001d56:	210f      	movs	r1, #15
 8001d58:	f04f 30ff 	mov.w	r0, #4294967295
 8001d5c:	f7ff ff90 	bl	8001c80 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8001d60:	4b05      	ldr	r3, [pc, #20]	; (8001d78 <SysTick_Config+0x40>)
 8001d62:	2200      	movs	r2, #0
 8001d64:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8001d66:	4b04      	ldr	r3, [pc, #16]	; (8001d78 <SysTick_Config+0x40>)
 8001d68:	2207      	movs	r2, #7
 8001d6a:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8001d6c:	2300      	movs	r3, #0
}
 8001d6e:	4618      	mov	r0, r3
 8001d70:	3708      	adds	r7, #8
 8001d72:	46bd      	mov	sp, r7
 8001d74:	bd80      	pop	{r7, pc}
 8001d76:	bf00      	nop
 8001d78:	e000e010 	.word	0xe000e010

08001d7c <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001d7c:	b580      	push	{r7, lr}
 8001d7e:	b082      	sub	sp, #8
 8001d80:	af00      	add	r7, sp, #0
 8001d82:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8001d84:	6878      	ldr	r0, [r7, #4]
 8001d86:	f7ff ff2d 	bl	8001be4 <__NVIC_SetPriorityGrouping>
}
 8001d8a:	bf00      	nop
 8001d8c:	3708      	adds	r7, #8
 8001d8e:	46bd      	mov	sp, r7
 8001d90:	bd80      	pop	{r7, pc}

08001d92 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8001d92:	b580      	push	{r7, lr}
 8001d94:	b086      	sub	sp, #24
 8001d96:	af00      	add	r7, sp, #0
 8001d98:	4603      	mov	r3, r0
 8001d9a:	60b9      	str	r1, [r7, #8]
 8001d9c:	607a      	str	r2, [r7, #4]
 8001d9e:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8001da0:	2300      	movs	r3, #0
 8001da2:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8001da4:	f7ff ff42 	bl	8001c2c <__NVIC_GetPriorityGrouping>
 8001da8:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8001daa:	687a      	ldr	r2, [r7, #4]
 8001dac:	68b9      	ldr	r1, [r7, #8]
 8001dae:	6978      	ldr	r0, [r7, #20]
 8001db0:	f7ff ff90 	bl	8001cd4 <NVIC_EncodePriority>
 8001db4:	4602      	mov	r2, r0
 8001db6:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8001dba:	4611      	mov	r1, r2
 8001dbc:	4618      	mov	r0, r3
 8001dbe:	f7ff ff5f 	bl	8001c80 <__NVIC_SetPriority>
}
 8001dc2:	bf00      	nop
 8001dc4:	3718      	adds	r7, #24
 8001dc6:	46bd      	mov	sp, r7
 8001dc8:	bd80      	pop	{r7, pc}

08001dca <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f10xxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8001dca:	b580      	push	{r7, lr}
 8001dcc:	b082      	sub	sp, #8
 8001dce:	af00      	add	r7, sp, #0
 8001dd0:	4603      	mov	r3, r0
 8001dd2:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8001dd4:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001dd8:	4618      	mov	r0, r3
 8001dda:	f7ff ff35 	bl	8001c48 <__NVIC_EnableIRQ>
}
 8001dde:	bf00      	nop
 8001de0:	3708      	adds	r7, #8
 8001de2:	46bd      	mov	sp, r7
 8001de4:	bd80      	pop	{r7, pc}

08001de6 <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8001de6:	b580      	push	{r7, lr}
 8001de8:	b082      	sub	sp, #8
 8001dea:	af00      	add	r7, sp, #0
 8001dec:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8001dee:	6878      	ldr	r0, [r7, #4]
 8001df0:	f7ff ffa2 	bl	8001d38 <SysTick_Config>
 8001df4:	4603      	mov	r3, r0
}
 8001df6:	4618      	mov	r0, r3
 8001df8:	3708      	adds	r7, #8
 8001dfa:	46bd      	mov	sp, r7
 8001dfc:	bd80      	pop	{r7, pc}
	...

08001e00 <HAL_GPIO_Init>:
  * @param  GPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8001e00:	b480      	push	{r7}
 8001e02:	b08b      	sub	sp, #44	; 0x2c
 8001e04:	af00      	add	r7, sp, #0
 8001e06:	6078      	str	r0, [r7, #4]
 8001e08:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 8001e0a:	2300      	movs	r3, #0
 8001e0c:	627b      	str	r3, [r7, #36]	; 0x24
  uint32_t ioposition;
  uint32_t iocurrent;
  uint32_t temp;
  uint32_t config = 0x00u;
 8001e0e:	2300      	movs	r3, #0
 8001e10:	623b      	str	r3, [r7, #32]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8001e12:	e169      	b.n	80020e8 <HAL_GPIO_Init+0x2e8>
  {
    /* Get the IO position */
    ioposition = (0x01uL << position);
 8001e14:	2201      	movs	r2, #1
 8001e16:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001e18:	fa02 f303 	lsl.w	r3, r2, r3
 8001e1c:	61fb      	str	r3, [r7, #28]

    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8001e1e:	683b      	ldr	r3, [r7, #0]
 8001e20:	681b      	ldr	r3, [r3, #0]
 8001e22:	69fa      	ldr	r2, [r7, #28]
 8001e24:	4013      	ands	r3, r2
 8001e26:	61bb      	str	r3, [r7, #24]

    if (iocurrent == ioposition)
 8001e28:	69ba      	ldr	r2, [r7, #24]
 8001e2a:	69fb      	ldr	r3, [r7, #28]
 8001e2c:	429a      	cmp	r2, r3
 8001e2e:	f040 8158 	bne.w	80020e2 <HAL_GPIO_Init+0x2e2>
    {
      /* Check the Alternate function parameters */
      assert_param(IS_GPIO_AF_INSTANCE(GPIOx));

      /* Based on the required mode, filling config variable with MODEy[1:0] and CNFy[3:2] corresponding bits */
      switch (GPIO_Init->Mode)
 8001e32:	683b      	ldr	r3, [r7, #0]
 8001e34:	685b      	ldr	r3, [r3, #4]
 8001e36:	4a9a      	ldr	r2, [pc, #616]	; (80020a0 <HAL_GPIO_Init+0x2a0>)
 8001e38:	4293      	cmp	r3, r2
 8001e3a:	d05e      	beq.n	8001efa <HAL_GPIO_Init+0xfa>
 8001e3c:	4a98      	ldr	r2, [pc, #608]	; (80020a0 <HAL_GPIO_Init+0x2a0>)
 8001e3e:	4293      	cmp	r3, r2
 8001e40:	d875      	bhi.n	8001f2e <HAL_GPIO_Init+0x12e>
 8001e42:	4a98      	ldr	r2, [pc, #608]	; (80020a4 <HAL_GPIO_Init+0x2a4>)
 8001e44:	4293      	cmp	r3, r2
 8001e46:	d058      	beq.n	8001efa <HAL_GPIO_Init+0xfa>
 8001e48:	4a96      	ldr	r2, [pc, #600]	; (80020a4 <HAL_GPIO_Init+0x2a4>)
 8001e4a:	4293      	cmp	r3, r2
 8001e4c:	d86f      	bhi.n	8001f2e <HAL_GPIO_Init+0x12e>
 8001e4e:	4a96      	ldr	r2, [pc, #600]	; (80020a8 <HAL_GPIO_Init+0x2a8>)
 8001e50:	4293      	cmp	r3, r2
 8001e52:	d052      	beq.n	8001efa <HAL_GPIO_Init+0xfa>
 8001e54:	4a94      	ldr	r2, [pc, #592]	; (80020a8 <HAL_GPIO_Init+0x2a8>)
 8001e56:	4293      	cmp	r3, r2
 8001e58:	d869      	bhi.n	8001f2e <HAL_GPIO_Init+0x12e>
 8001e5a:	4a94      	ldr	r2, [pc, #592]	; (80020ac <HAL_GPIO_Init+0x2ac>)
 8001e5c:	4293      	cmp	r3, r2
 8001e5e:	d04c      	beq.n	8001efa <HAL_GPIO_Init+0xfa>
 8001e60:	4a92      	ldr	r2, [pc, #584]	; (80020ac <HAL_GPIO_Init+0x2ac>)
 8001e62:	4293      	cmp	r3, r2
 8001e64:	d863      	bhi.n	8001f2e <HAL_GPIO_Init+0x12e>
 8001e66:	4a92      	ldr	r2, [pc, #584]	; (80020b0 <HAL_GPIO_Init+0x2b0>)
 8001e68:	4293      	cmp	r3, r2
 8001e6a:	d046      	beq.n	8001efa <HAL_GPIO_Init+0xfa>
 8001e6c:	4a90      	ldr	r2, [pc, #576]	; (80020b0 <HAL_GPIO_Init+0x2b0>)
 8001e6e:	4293      	cmp	r3, r2
 8001e70:	d85d      	bhi.n	8001f2e <HAL_GPIO_Init+0x12e>
 8001e72:	2b12      	cmp	r3, #18
 8001e74:	d82a      	bhi.n	8001ecc <HAL_GPIO_Init+0xcc>
 8001e76:	2b12      	cmp	r3, #18
 8001e78:	d859      	bhi.n	8001f2e <HAL_GPIO_Init+0x12e>
 8001e7a:	a201      	add	r2, pc, #4	; (adr r2, 8001e80 <HAL_GPIO_Init+0x80>)
 8001e7c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8001e80:	08001efb 	.word	0x08001efb
 8001e84:	08001ed5 	.word	0x08001ed5
 8001e88:	08001ee7 	.word	0x08001ee7
 8001e8c:	08001f29 	.word	0x08001f29
 8001e90:	08001f2f 	.word	0x08001f2f
 8001e94:	08001f2f 	.word	0x08001f2f
 8001e98:	08001f2f 	.word	0x08001f2f
 8001e9c:	08001f2f 	.word	0x08001f2f
 8001ea0:	08001f2f 	.word	0x08001f2f
 8001ea4:	08001f2f 	.word	0x08001f2f
 8001ea8:	08001f2f 	.word	0x08001f2f
 8001eac:	08001f2f 	.word	0x08001f2f
 8001eb0:	08001f2f 	.word	0x08001f2f
 8001eb4:	08001f2f 	.word	0x08001f2f
 8001eb8:	08001f2f 	.word	0x08001f2f
 8001ebc:	08001f2f 	.word	0x08001f2f
 8001ec0:	08001f2f 	.word	0x08001f2f
 8001ec4:	08001edd 	.word	0x08001edd
 8001ec8:	08001ef1 	.word	0x08001ef1
 8001ecc:	4a79      	ldr	r2, [pc, #484]	; (80020b4 <HAL_GPIO_Init+0x2b4>)
 8001ece:	4293      	cmp	r3, r2
 8001ed0:	d013      	beq.n	8001efa <HAL_GPIO_Init+0xfa>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
          break;

        /* Parameters are checked with assert_param */
        default:
          break;
 8001ed2:	e02c      	b.n	8001f2e <HAL_GPIO_Init+0x12e>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_PP;
 8001ed4:	683b      	ldr	r3, [r7, #0]
 8001ed6:	68db      	ldr	r3, [r3, #12]
 8001ed8:	623b      	str	r3, [r7, #32]
          break;
 8001eda:	e029      	b.n	8001f30 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_OD;
 8001edc:	683b      	ldr	r3, [r7, #0]
 8001ede:	68db      	ldr	r3, [r3, #12]
 8001ee0:	3304      	adds	r3, #4
 8001ee2:	623b      	str	r3, [r7, #32]
          break;
 8001ee4:	e024      	b.n	8001f30 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_PP;
 8001ee6:	683b      	ldr	r3, [r7, #0]
 8001ee8:	68db      	ldr	r3, [r3, #12]
 8001eea:	3308      	adds	r3, #8
 8001eec:	623b      	str	r3, [r7, #32]
          break;
 8001eee:	e01f      	b.n	8001f30 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_OD;
 8001ef0:	683b      	ldr	r3, [r7, #0]
 8001ef2:	68db      	ldr	r3, [r3, #12]
 8001ef4:	330c      	adds	r3, #12
 8001ef6:	623b      	str	r3, [r7, #32]
          break;
 8001ef8:	e01a      	b.n	8001f30 <HAL_GPIO_Init+0x130>
          if (GPIO_Init->Pull == GPIO_NOPULL)
 8001efa:	683b      	ldr	r3, [r7, #0]
 8001efc:	689b      	ldr	r3, [r3, #8]
 8001efe:	2b00      	cmp	r3, #0
 8001f00:	d102      	bne.n	8001f08 <HAL_GPIO_Init+0x108>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_FLOATING;
 8001f02:	2304      	movs	r3, #4
 8001f04:	623b      	str	r3, [r7, #32]
          break;
 8001f06:	e013      	b.n	8001f30 <HAL_GPIO_Init+0x130>
          else if (GPIO_Init->Pull == GPIO_PULLUP)
 8001f08:	683b      	ldr	r3, [r7, #0]
 8001f0a:	689b      	ldr	r3, [r3, #8]
 8001f0c:	2b01      	cmp	r3, #1
 8001f0e:	d105      	bne.n	8001f1c <HAL_GPIO_Init+0x11c>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 8001f10:	2308      	movs	r3, #8
 8001f12:	623b      	str	r3, [r7, #32]
            GPIOx->BSRR = ioposition;
 8001f14:	687b      	ldr	r3, [r7, #4]
 8001f16:	69fa      	ldr	r2, [r7, #28]
 8001f18:	611a      	str	r2, [r3, #16]
          break;
 8001f1a:	e009      	b.n	8001f30 <HAL_GPIO_Init+0x130>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 8001f1c:	2308      	movs	r3, #8
 8001f1e:	623b      	str	r3, [r7, #32]
            GPIOx->BRR = ioposition;
 8001f20:	687b      	ldr	r3, [r7, #4]
 8001f22:	69fa      	ldr	r2, [r7, #28]
 8001f24:	615a      	str	r2, [r3, #20]
          break;
 8001f26:	e003      	b.n	8001f30 <HAL_GPIO_Init+0x130>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
 8001f28:	2300      	movs	r3, #0
 8001f2a:	623b      	str	r3, [r7, #32]
          break;
 8001f2c:	e000      	b.n	8001f30 <HAL_GPIO_Init+0x130>
          break;
 8001f2e:	bf00      	nop
      }

      /* Check if the current bit belongs to first half or last half of the pin count number
       in order to address CRH or CRL register*/
      configregister = (iocurrent < GPIO_PIN_8) ? &GPIOx->CRL     : &GPIOx->CRH;
 8001f30:	69bb      	ldr	r3, [r7, #24]
 8001f32:	2bff      	cmp	r3, #255	; 0xff
 8001f34:	d801      	bhi.n	8001f3a <HAL_GPIO_Init+0x13a>
 8001f36:	687b      	ldr	r3, [r7, #4]
 8001f38:	e001      	b.n	8001f3e <HAL_GPIO_Init+0x13e>
 8001f3a:	687b      	ldr	r3, [r7, #4]
 8001f3c:	3304      	adds	r3, #4
 8001f3e:	617b      	str	r3, [r7, #20]
      registeroffset = (iocurrent < GPIO_PIN_8) ? (position << 2u) : ((position - 8u) << 2u);
 8001f40:	69bb      	ldr	r3, [r7, #24]
 8001f42:	2bff      	cmp	r3, #255	; 0xff
 8001f44:	d802      	bhi.n	8001f4c <HAL_GPIO_Init+0x14c>
 8001f46:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001f48:	009b      	lsls	r3, r3, #2
 8001f4a:	e002      	b.n	8001f52 <HAL_GPIO_Init+0x152>
 8001f4c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001f4e:	3b08      	subs	r3, #8
 8001f50:	009b      	lsls	r3, r3, #2
 8001f52:	613b      	str	r3, [r7, #16]

      /* Apply the new configuration of the pin to the register */
      MODIFY_REG((*configregister), ((GPIO_CRL_MODE0 | GPIO_CRL_CNF0) << registeroffset), (config << registeroffset));
 8001f54:	697b      	ldr	r3, [r7, #20]
 8001f56:	681a      	ldr	r2, [r3, #0]
 8001f58:	210f      	movs	r1, #15
 8001f5a:	693b      	ldr	r3, [r7, #16]
 8001f5c:	fa01 f303 	lsl.w	r3, r1, r3
 8001f60:	43db      	mvns	r3, r3
 8001f62:	401a      	ands	r2, r3
 8001f64:	6a39      	ldr	r1, [r7, #32]
 8001f66:	693b      	ldr	r3, [r7, #16]
 8001f68:	fa01 f303 	lsl.w	r3, r1, r3
 8001f6c:	431a      	orrs	r2, r3
 8001f6e:	697b      	ldr	r3, [r7, #20]
 8001f70:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 8001f72:	683b      	ldr	r3, [r7, #0]
 8001f74:	685b      	ldr	r3, [r3, #4]
 8001f76:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001f7a:	2b00      	cmp	r3, #0
 8001f7c:	f000 80b1 	beq.w	80020e2 <HAL_GPIO_Init+0x2e2>
      {
        /* Enable AFIO Clock */
        __HAL_RCC_AFIO_CLK_ENABLE();
 8001f80:	4b4d      	ldr	r3, [pc, #308]	; (80020b8 <HAL_GPIO_Init+0x2b8>)
 8001f82:	699b      	ldr	r3, [r3, #24]
 8001f84:	4a4c      	ldr	r2, [pc, #304]	; (80020b8 <HAL_GPIO_Init+0x2b8>)
 8001f86:	f043 0301 	orr.w	r3, r3, #1
 8001f8a:	6193      	str	r3, [r2, #24]
 8001f8c:	4b4a      	ldr	r3, [pc, #296]	; (80020b8 <HAL_GPIO_Init+0x2b8>)
 8001f8e:	699b      	ldr	r3, [r3, #24]
 8001f90:	f003 0301 	and.w	r3, r3, #1
 8001f94:	60bb      	str	r3, [r7, #8]
 8001f96:	68bb      	ldr	r3, [r7, #8]
        temp = AFIO->EXTICR[position >> 2u];
 8001f98:	4a48      	ldr	r2, [pc, #288]	; (80020bc <HAL_GPIO_Init+0x2bc>)
 8001f9a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001f9c:	089b      	lsrs	r3, r3, #2
 8001f9e:	3302      	adds	r3, #2
 8001fa0:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8001fa4:	60fb      	str	r3, [r7, #12]
        CLEAR_BIT(temp, (0x0Fu) << (4u * (position & 0x03u)));
 8001fa6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001fa8:	f003 0303 	and.w	r3, r3, #3
 8001fac:	009b      	lsls	r3, r3, #2
 8001fae:	220f      	movs	r2, #15
 8001fb0:	fa02 f303 	lsl.w	r3, r2, r3
 8001fb4:	43db      	mvns	r3, r3
 8001fb6:	68fa      	ldr	r2, [r7, #12]
 8001fb8:	4013      	ands	r3, r2
 8001fba:	60fb      	str	r3, [r7, #12]
        SET_BIT(temp, (GPIO_GET_INDEX(GPIOx)) << (4u * (position & 0x03u)));
 8001fbc:	687b      	ldr	r3, [r7, #4]
 8001fbe:	4a40      	ldr	r2, [pc, #256]	; (80020c0 <HAL_GPIO_Init+0x2c0>)
 8001fc0:	4293      	cmp	r3, r2
 8001fc2:	d013      	beq.n	8001fec <HAL_GPIO_Init+0x1ec>
 8001fc4:	687b      	ldr	r3, [r7, #4]
 8001fc6:	4a3f      	ldr	r2, [pc, #252]	; (80020c4 <HAL_GPIO_Init+0x2c4>)
 8001fc8:	4293      	cmp	r3, r2
 8001fca:	d00d      	beq.n	8001fe8 <HAL_GPIO_Init+0x1e8>
 8001fcc:	687b      	ldr	r3, [r7, #4]
 8001fce:	4a3e      	ldr	r2, [pc, #248]	; (80020c8 <HAL_GPIO_Init+0x2c8>)
 8001fd0:	4293      	cmp	r3, r2
 8001fd2:	d007      	beq.n	8001fe4 <HAL_GPIO_Init+0x1e4>
 8001fd4:	687b      	ldr	r3, [r7, #4]
 8001fd6:	4a3d      	ldr	r2, [pc, #244]	; (80020cc <HAL_GPIO_Init+0x2cc>)
 8001fd8:	4293      	cmp	r3, r2
 8001fda:	d101      	bne.n	8001fe0 <HAL_GPIO_Init+0x1e0>
 8001fdc:	2303      	movs	r3, #3
 8001fde:	e006      	b.n	8001fee <HAL_GPIO_Init+0x1ee>
 8001fe0:	2304      	movs	r3, #4
 8001fe2:	e004      	b.n	8001fee <HAL_GPIO_Init+0x1ee>
 8001fe4:	2302      	movs	r3, #2
 8001fe6:	e002      	b.n	8001fee <HAL_GPIO_Init+0x1ee>
 8001fe8:	2301      	movs	r3, #1
 8001fea:	e000      	b.n	8001fee <HAL_GPIO_Init+0x1ee>
 8001fec:	2300      	movs	r3, #0
 8001fee:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8001ff0:	f002 0203 	and.w	r2, r2, #3
 8001ff4:	0092      	lsls	r2, r2, #2
 8001ff6:	4093      	lsls	r3, r2
 8001ff8:	68fa      	ldr	r2, [r7, #12]
 8001ffa:	4313      	orrs	r3, r2
 8001ffc:	60fb      	str	r3, [r7, #12]
        AFIO->EXTICR[position >> 2u] = temp;
 8001ffe:	492f      	ldr	r1, [pc, #188]	; (80020bc <HAL_GPIO_Init+0x2bc>)
 8002000:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002002:	089b      	lsrs	r3, r3, #2
 8002004:	3302      	adds	r3, #2
 8002006:	68fa      	ldr	r2, [r7, #12]
 8002008:	f841 2023 	str.w	r2, [r1, r3, lsl #2]


        /* Enable or disable the rising trigger */
        if ((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 800200c:	683b      	ldr	r3, [r7, #0]
 800200e:	685b      	ldr	r3, [r3, #4]
 8002010:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8002014:	2b00      	cmp	r3, #0
 8002016:	d006      	beq.n	8002026 <HAL_GPIO_Init+0x226>
        {
          SET_BIT(EXTI->RTSR, iocurrent);
 8002018:	4b2d      	ldr	r3, [pc, #180]	; (80020d0 <HAL_GPIO_Init+0x2d0>)
 800201a:	689a      	ldr	r2, [r3, #8]
 800201c:	492c      	ldr	r1, [pc, #176]	; (80020d0 <HAL_GPIO_Init+0x2d0>)
 800201e:	69bb      	ldr	r3, [r7, #24]
 8002020:	4313      	orrs	r3, r2
 8002022:	608b      	str	r3, [r1, #8]
 8002024:	e006      	b.n	8002034 <HAL_GPIO_Init+0x234>
        }
        else
        {
          CLEAR_BIT(EXTI->RTSR, iocurrent);
 8002026:	4b2a      	ldr	r3, [pc, #168]	; (80020d0 <HAL_GPIO_Init+0x2d0>)
 8002028:	689a      	ldr	r2, [r3, #8]
 800202a:	69bb      	ldr	r3, [r7, #24]
 800202c:	43db      	mvns	r3, r3
 800202e:	4928      	ldr	r1, [pc, #160]	; (80020d0 <HAL_GPIO_Init+0x2d0>)
 8002030:	4013      	ands	r3, r2
 8002032:	608b      	str	r3, [r1, #8]
        }

        /* Enable or disable the falling trigger */
        if ((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 8002034:	683b      	ldr	r3, [r7, #0]
 8002036:	685b      	ldr	r3, [r3, #4]
 8002038:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 800203c:	2b00      	cmp	r3, #0
 800203e:	d006      	beq.n	800204e <HAL_GPIO_Init+0x24e>
        {
          SET_BIT(EXTI->FTSR, iocurrent);
 8002040:	4b23      	ldr	r3, [pc, #140]	; (80020d0 <HAL_GPIO_Init+0x2d0>)
 8002042:	68da      	ldr	r2, [r3, #12]
 8002044:	4922      	ldr	r1, [pc, #136]	; (80020d0 <HAL_GPIO_Init+0x2d0>)
 8002046:	69bb      	ldr	r3, [r7, #24]
 8002048:	4313      	orrs	r3, r2
 800204a:	60cb      	str	r3, [r1, #12]
 800204c:	e006      	b.n	800205c <HAL_GPIO_Init+0x25c>
        }
        else
        {
          CLEAR_BIT(EXTI->FTSR, iocurrent);
 800204e:	4b20      	ldr	r3, [pc, #128]	; (80020d0 <HAL_GPIO_Init+0x2d0>)
 8002050:	68da      	ldr	r2, [r3, #12]
 8002052:	69bb      	ldr	r3, [r7, #24]
 8002054:	43db      	mvns	r3, r3
 8002056:	491e      	ldr	r1, [pc, #120]	; (80020d0 <HAL_GPIO_Init+0x2d0>)
 8002058:	4013      	ands	r3, r2
 800205a:	60cb      	str	r3, [r1, #12]
        }

        /* Configure the event mask */
        if ((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 800205c:	683b      	ldr	r3, [r7, #0]
 800205e:	685b      	ldr	r3, [r3, #4]
 8002060:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002064:	2b00      	cmp	r3, #0
 8002066:	d006      	beq.n	8002076 <HAL_GPIO_Init+0x276>
        {
          SET_BIT(EXTI->EMR, iocurrent);
 8002068:	4b19      	ldr	r3, [pc, #100]	; (80020d0 <HAL_GPIO_Init+0x2d0>)
 800206a:	685a      	ldr	r2, [r3, #4]
 800206c:	4918      	ldr	r1, [pc, #96]	; (80020d0 <HAL_GPIO_Init+0x2d0>)
 800206e:	69bb      	ldr	r3, [r7, #24]
 8002070:	4313      	orrs	r3, r2
 8002072:	604b      	str	r3, [r1, #4]
 8002074:	e006      	b.n	8002084 <HAL_GPIO_Init+0x284>
        }
        else
        {
          CLEAR_BIT(EXTI->EMR, iocurrent);
 8002076:	4b16      	ldr	r3, [pc, #88]	; (80020d0 <HAL_GPIO_Init+0x2d0>)
 8002078:	685a      	ldr	r2, [r3, #4]
 800207a:	69bb      	ldr	r3, [r7, #24]
 800207c:	43db      	mvns	r3, r3
 800207e:	4914      	ldr	r1, [pc, #80]	; (80020d0 <HAL_GPIO_Init+0x2d0>)
 8002080:	4013      	ands	r3, r2
 8002082:	604b      	str	r3, [r1, #4]
        }

        /* Configure the interrupt mask */
        if ((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 8002084:	683b      	ldr	r3, [r7, #0]
 8002086:	685b      	ldr	r3, [r3, #4]
 8002088:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 800208c:	2b00      	cmp	r3, #0
 800208e:	d021      	beq.n	80020d4 <HAL_GPIO_Init+0x2d4>
        {
          SET_BIT(EXTI->IMR, iocurrent);
 8002090:	4b0f      	ldr	r3, [pc, #60]	; (80020d0 <HAL_GPIO_Init+0x2d0>)
 8002092:	681a      	ldr	r2, [r3, #0]
 8002094:	490e      	ldr	r1, [pc, #56]	; (80020d0 <HAL_GPIO_Init+0x2d0>)
 8002096:	69bb      	ldr	r3, [r7, #24]
 8002098:	4313      	orrs	r3, r2
 800209a:	600b      	str	r3, [r1, #0]
 800209c:	e021      	b.n	80020e2 <HAL_GPIO_Init+0x2e2>
 800209e:	bf00      	nop
 80020a0:	10320000 	.word	0x10320000
 80020a4:	10310000 	.word	0x10310000
 80020a8:	10220000 	.word	0x10220000
 80020ac:	10210000 	.word	0x10210000
 80020b0:	10120000 	.word	0x10120000
 80020b4:	10110000 	.word	0x10110000
 80020b8:	40021000 	.word	0x40021000
 80020bc:	40010000 	.word	0x40010000
 80020c0:	40010800 	.word	0x40010800
 80020c4:	40010c00 	.word	0x40010c00
 80020c8:	40011000 	.word	0x40011000
 80020cc:	40011400 	.word	0x40011400
 80020d0:	40010400 	.word	0x40010400
        }
        else
        {
          CLEAR_BIT(EXTI->IMR, iocurrent);
 80020d4:	4b0b      	ldr	r3, [pc, #44]	; (8002104 <HAL_GPIO_Init+0x304>)
 80020d6:	681a      	ldr	r2, [r3, #0]
 80020d8:	69bb      	ldr	r3, [r7, #24]
 80020da:	43db      	mvns	r3, r3
 80020dc:	4909      	ldr	r1, [pc, #36]	; (8002104 <HAL_GPIO_Init+0x304>)
 80020de:	4013      	ands	r3, r2
 80020e0:	600b      	str	r3, [r1, #0]
        }
      }
    }

	position++;
 80020e2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80020e4:	3301      	adds	r3, #1
 80020e6:	627b      	str	r3, [r7, #36]	; 0x24
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 80020e8:	683b      	ldr	r3, [r7, #0]
 80020ea:	681a      	ldr	r2, [r3, #0]
 80020ec:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80020ee:	fa22 f303 	lsr.w	r3, r2, r3
 80020f2:	2b00      	cmp	r3, #0
 80020f4:	f47f ae8e 	bne.w	8001e14 <HAL_GPIO_Init+0x14>
  }
}
 80020f8:	bf00      	nop
 80020fa:	bf00      	nop
 80020fc:	372c      	adds	r7, #44	; 0x2c
 80020fe:	46bd      	mov	sp, r7
 8002100:	bc80      	pop	{r7}
 8002102:	4770      	bx	lr
 8002104:	40010400 	.word	0x40010400

08002108 <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin: specifies the port bit to read.
  *         This parameter can be GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin)
{
 8002108:	b480      	push	{r7}
 800210a:	b085      	sub	sp, #20
 800210c:	af00      	add	r7, sp, #0
 800210e:	6078      	str	r0, [r7, #4]
 8002110:	460b      	mov	r3, r1
 8002112:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if ((GPIOx->IDR & GPIO_Pin) != (uint32_t)GPIO_PIN_RESET)
 8002114:	687b      	ldr	r3, [r7, #4]
 8002116:	689a      	ldr	r2, [r3, #8]
 8002118:	887b      	ldrh	r3, [r7, #2]
 800211a:	4013      	ands	r3, r2
 800211c:	2b00      	cmp	r3, #0
 800211e:	d002      	beq.n	8002126 <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 8002120:	2301      	movs	r3, #1
 8002122:	73fb      	strb	r3, [r7, #15]
 8002124:	e001      	b.n	800212a <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 8002126:	2300      	movs	r3, #0
 8002128:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 800212a:	7bfb      	ldrb	r3, [r7, #15]
}
 800212c:	4618      	mov	r0, r3
 800212e:	3714      	adds	r7, #20
 8002130:	46bd      	mov	sp, r7
 8002132:	bc80      	pop	{r7}
 8002134:	4770      	bx	lr

08002136 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8002136:	b480      	push	{r7}
 8002138:	b083      	sub	sp, #12
 800213a:	af00      	add	r7, sp, #0
 800213c:	6078      	str	r0, [r7, #4]
 800213e:	460b      	mov	r3, r1
 8002140:	807b      	strh	r3, [r7, #2]
 8002142:	4613      	mov	r3, r2
 8002144:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 8002146:	787b      	ldrb	r3, [r7, #1]
 8002148:	2b00      	cmp	r3, #0
 800214a:	d003      	beq.n	8002154 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 800214c:	887a      	ldrh	r2, [r7, #2]
 800214e:	687b      	ldr	r3, [r7, #4]
 8002150:	611a      	str	r2, [r3, #16]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
  }
}
 8002152:	e003      	b.n	800215c <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
 8002154:	887b      	ldrh	r3, [r7, #2]
 8002156:	041a      	lsls	r2, r3, #16
 8002158:	687b      	ldr	r3, [r7, #4]
 800215a:	611a      	str	r2, [r3, #16]
}
 800215c:	bf00      	nop
 800215e:	370c      	adds	r7, #12
 8002160:	46bd      	mov	sp, r7
 8002162:	bc80      	pop	{r7}
 8002164:	4770      	bx	lr
	...

08002168 <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 8002168:	b580      	push	{r7, lr}
 800216a:	b084      	sub	sp, #16
 800216c:	af00      	add	r7, sp, #0
 800216e:	6078      	str	r0, [r7, #4]
  uint32_t freqrange;
  uint32_t pclk1;

  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 8002170:	687b      	ldr	r3, [r7, #4]
 8002172:	2b00      	cmp	r3, #0
 8002174:	d101      	bne.n	800217a <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 8002176:	2301      	movs	r3, #1
 8002178:	e12b      	b.n	80023d2 <HAL_I2C_Init+0x26a>
  assert_param(IS_I2C_DUAL_ADDRESS(hi2c->Init.DualAddressMode));
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 800217a:	687b      	ldr	r3, [r7, #4]
 800217c:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8002180:	b2db      	uxtb	r3, r3
 8002182:	2b00      	cmp	r3, #0
 8002184:	d106      	bne.n	8002194 <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 8002186:	687b      	ldr	r3, [r7, #4]
 8002188:	2200      	movs	r2, #0
 800218a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_I2C_MspInit(hi2c);
 800218e:	6878      	ldr	r0, [r7, #4]
 8002190:	f7ff fa90 	bl	80016b4 <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 8002194:	687b      	ldr	r3, [r7, #4]
 8002196:	2224      	movs	r2, #36	; 0x24
 8002198:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 800219c:	687b      	ldr	r3, [r7, #4]
 800219e:	681b      	ldr	r3, [r3, #0]
 80021a0:	681a      	ldr	r2, [r3, #0]
 80021a2:	687b      	ldr	r3, [r7, #4]
 80021a4:	681b      	ldr	r3, [r3, #0]
 80021a6:	f022 0201 	bic.w	r2, r2, #1
 80021aa:	601a      	str	r2, [r3, #0]

  /*Reset I2C*/
  hi2c->Instance->CR1 |= I2C_CR1_SWRST;
 80021ac:	687b      	ldr	r3, [r7, #4]
 80021ae:	681b      	ldr	r3, [r3, #0]
 80021b0:	681a      	ldr	r2, [r3, #0]
 80021b2:	687b      	ldr	r3, [r7, #4]
 80021b4:	681b      	ldr	r3, [r3, #0]
 80021b6:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 80021ba:	601a      	str	r2, [r3, #0]
  hi2c->Instance->CR1 &= ~I2C_CR1_SWRST;
 80021bc:	687b      	ldr	r3, [r7, #4]
 80021be:	681b      	ldr	r3, [r3, #0]
 80021c0:	681a      	ldr	r2, [r3, #0]
 80021c2:	687b      	ldr	r3, [r7, #4]
 80021c4:	681b      	ldr	r3, [r3, #0]
 80021c6:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 80021ca:	601a      	str	r2, [r3, #0]

  /* Get PCLK1 frequency */
  pclk1 = HAL_RCC_GetPCLK1Freq();
 80021cc:	f001 f830 	bl	8003230 <HAL_RCC_GetPCLK1Freq>
 80021d0:	60f8      	str	r0, [r7, #12]

  /* Check the minimum allowed PCLK1 frequency */
  if (I2C_MIN_PCLK_FREQ(pclk1, hi2c->Init.ClockSpeed) == 1U)
 80021d2:	687b      	ldr	r3, [r7, #4]
 80021d4:	685b      	ldr	r3, [r3, #4]
 80021d6:	4a81      	ldr	r2, [pc, #516]	; (80023dc <HAL_I2C_Init+0x274>)
 80021d8:	4293      	cmp	r3, r2
 80021da:	d807      	bhi.n	80021ec <HAL_I2C_Init+0x84>
 80021dc:	68fb      	ldr	r3, [r7, #12]
 80021de:	4a80      	ldr	r2, [pc, #512]	; (80023e0 <HAL_I2C_Init+0x278>)
 80021e0:	4293      	cmp	r3, r2
 80021e2:	bf94      	ite	ls
 80021e4:	2301      	movls	r3, #1
 80021e6:	2300      	movhi	r3, #0
 80021e8:	b2db      	uxtb	r3, r3
 80021ea:	e006      	b.n	80021fa <HAL_I2C_Init+0x92>
 80021ec:	68fb      	ldr	r3, [r7, #12]
 80021ee:	4a7d      	ldr	r2, [pc, #500]	; (80023e4 <HAL_I2C_Init+0x27c>)
 80021f0:	4293      	cmp	r3, r2
 80021f2:	bf94      	ite	ls
 80021f4:	2301      	movls	r3, #1
 80021f6:	2300      	movhi	r3, #0
 80021f8:	b2db      	uxtb	r3, r3
 80021fa:	2b00      	cmp	r3, #0
 80021fc:	d001      	beq.n	8002202 <HAL_I2C_Init+0x9a>
  {
    return HAL_ERROR;
 80021fe:	2301      	movs	r3, #1
 8002200:	e0e7      	b.n	80023d2 <HAL_I2C_Init+0x26a>
  }

  /* Calculate frequency range */
  freqrange = I2C_FREQRANGE(pclk1);
 8002202:	68fb      	ldr	r3, [r7, #12]
 8002204:	4a78      	ldr	r2, [pc, #480]	; (80023e8 <HAL_I2C_Init+0x280>)
 8002206:	fba2 2303 	umull	r2, r3, r2, r3
 800220a:	0c9b      	lsrs	r3, r3, #18
 800220c:	60bb      	str	r3, [r7, #8]

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Frequency range */
  MODIFY_REG(hi2c->Instance->CR2, I2C_CR2_FREQ, freqrange);
 800220e:	687b      	ldr	r3, [r7, #4]
 8002210:	681b      	ldr	r3, [r3, #0]
 8002212:	685b      	ldr	r3, [r3, #4]
 8002214:	f023 013f 	bic.w	r1, r3, #63	; 0x3f
 8002218:	687b      	ldr	r3, [r7, #4]
 800221a:	681b      	ldr	r3, [r3, #0]
 800221c:	68ba      	ldr	r2, [r7, #8]
 800221e:	430a      	orrs	r2, r1
 8002220:	605a      	str	r2, [r3, #4]

  /*---------------------------- I2Cx TRISE Configuration --------------------*/
  /* Configure I2Cx: Rise Time */
  MODIFY_REG(hi2c->Instance->TRISE, I2C_TRISE_TRISE, I2C_RISE_TIME(freqrange, hi2c->Init.ClockSpeed));
 8002222:	687b      	ldr	r3, [r7, #4]
 8002224:	681b      	ldr	r3, [r3, #0]
 8002226:	6a1b      	ldr	r3, [r3, #32]
 8002228:	f023 013f 	bic.w	r1, r3, #63	; 0x3f
 800222c:	687b      	ldr	r3, [r7, #4]
 800222e:	685b      	ldr	r3, [r3, #4]
 8002230:	4a6a      	ldr	r2, [pc, #424]	; (80023dc <HAL_I2C_Init+0x274>)
 8002232:	4293      	cmp	r3, r2
 8002234:	d802      	bhi.n	800223c <HAL_I2C_Init+0xd4>
 8002236:	68bb      	ldr	r3, [r7, #8]
 8002238:	3301      	adds	r3, #1
 800223a:	e009      	b.n	8002250 <HAL_I2C_Init+0xe8>
 800223c:	68bb      	ldr	r3, [r7, #8]
 800223e:	f44f 7296 	mov.w	r2, #300	; 0x12c
 8002242:	fb02 f303 	mul.w	r3, r2, r3
 8002246:	4a69      	ldr	r2, [pc, #420]	; (80023ec <HAL_I2C_Init+0x284>)
 8002248:	fba2 2303 	umull	r2, r3, r2, r3
 800224c:	099b      	lsrs	r3, r3, #6
 800224e:	3301      	adds	r3, #1
 8002250:	687a      	ldr	r2, [r7, #4]
 8002252:	6812      	ldr	r2, [r2, #0]
 8002254:	430b      	orrs	r3, r1
 8002256:	6213      	str	r3, [r2, #32]

  /*---------------------------- I2Cx CCR Configuration ----------------------*/
  /* Configure I2Cx: Speed */
  MODIFY_REG(hi2c->Instance->CCR, (I2C_CCR_FS | I2C_CCR_DUTY | I2C_CCR_CCR), I2C_SPEED(pclk1, hi2c->Init.ClockSpeed, hi2c->Init.DutyCycle));
 8002258:	687b      	ldr	r3, [r7, #4]
 800225a:	681b      	ldr	r3, [r3, #0]
 800225c:	69db      	ldr	r3, [r3, #28]
 800225e:	f423 424f 	bic.w	r2, r3, #52992	; 0xcf00
 8002262:	f022 02ff 	bic.w	r2, r2, #255	; 0xff
 8002266:	687b      	ldr	r3, [r7, #4]
 8002268:	685b      	ldr	r3, [r3, #4]
 800226a:	495c      	ldr	r1, [pc, #368]	; (80023dc <HAL_I2C_Init+0x274>)
 800226c:	428b      	cmp	r3, r1
 800226e:	d819      	bhi.n	80022a4 <HAL_I2C_Init+0x13c>
 8002270:	68fb      	ldr	r3, [r7, #12]
 8002272:	1e59      	subs	r1, r3, #1
 8002274:	687b      	ldr	r3, [r7, #4]
 8002276:	685b      	ldr	r3, [r3, #4]
 8002278:	005b      	lsls	r3, r3, #1
 800227a:	fbb1 f3f3 	udiv	r3, r1, r3
 800227e:	1c59      	adds	r1, r3, #1
 8002280:	f640 73fc 	movw	r3, #4092	; 0xffc
 8002284:	400b      	ands	r3, r1
 8002286:	2b00      	cmp	r3, #0
 8002288:	d00a      	beq.n	80022a0 <HAL_I2C_Init+0x138>
 800228a:	68fb      	ldr	r3, [r7, #12]
 800228c:	1e59      	subs	r1, r3, #1
 800228e:	687b      	ldr	r3, [r7, #4]
 8002290:	685b      	ldr	r3, [r3, #4]
 8002292:	005b      	lsls	r3, r3, #1
 8002294:	fbb1 f3f3 	udiv	r3, r1, r3
 8002298:	3301      	adds	r3, #1
 800229a:	f3c3 030b 	ubfx	r3, r3, #0, #12
 800229e:	e051      	b.n	8002344 <HAL_I2C_Init+0x1dc>
 80022a0:	2304      	movs	r3, #4
 80022a2:	e04f      	b.n	8002344 <HAL_I2C_Init+0x1dc>
 80022a4:	687b      	ldr	r3, [r7, #4]
 80022a6:	689b      	ldr	r3, [r3, #8]
 80022a8:	2b00      	cmp	r3, #0
 80022aa:	d111      	bne.n	80022d0 <HAL_I2C_Init+0x168>
 80022ac:	68fb      	ldr	r3, [r7, #12]
 80022ae:	1e58      	subs	r0, r3, #1
 80022b0:	687b      	ldr	r3, [r7, #4]
 80022b2:	6859      	ldr	r1, [r3, #4]
 80022b4:	460b      	mov	r3, r1
 80022b6:	005b      	lsls	r3, r3, #1
 80022b8:	440b      	add	r3, r1
 80022ba:	fbb0 f3f3 	udiv	r3, r0, r3
 80022be:	3301      	adds	r3, #1
 80022c0:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80022c4:	2b00      	cmp	r3, #0
 80022c6:	bf0c      	ite	eq
 80022c8:	2301      	moveq	r3, #1
 80022ca:	2300      	movne	r3, #0
 80022cc:	b2db      	uxtb	r3, r3
 80022ce:	e012      	b.n	80022f6 <HAL_I2C_Init+0x18e>
 80022d0:	68fb      	ldr	r3, [r7, #12]
 80022d2:	1e58      	subs	r0, r3, #1
 80022d4:	687b      	ldr	r3, [r7, #4]
 80022d6:	6859      	ldr	r1, [r3, #4]
 80022d8:	460b      	mov	r3, r1
 80022da:	009b      	lsls	r3, r3, #2
 80022dc:	440b      	add	r3, r1
 80022de:	0099      	lsls	r1, r3, #2
 80022e0:	440b      	add	r3, r1
 80022e2:	fbb0 f3f3 	udiv	r3, r0, r3
 80022e6:	3301      	adds	r3, #1
 80022e8:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80022ec:	2b00      	cmp	r3, #0
 80022ee:	bf0c      	ite	eq
 80022f0:	2301      	moveq	r3, #1
 80022f2:	2300      	movne	r3, #0
 80022f4:	b2db      	uxtb	r3, r3
 80022f6:	2b00      	cmp	r3, #0
 80022f8:	d001      	beq.n	80022fe <HAL_I2C_Init+0x196>
 80022fa:	2301      	movs	r3, #1
 80022fc:	e022      	b.n	8002344 <HAL_I2C_Init+0x1dc>
 80022fe:	687b      	ldr	r3, [r7, #4]
 8002300:	689b      	ldr	r3, [r3, #8]
 8002302:	2b00      	cmp	r3, #0
 8002304:	d10e      	bne.n	8002324 <HAL_I2C_Init+0x1bc>
 8002306:	68fb      	ldr	r3, [r7, #12]
 8002308:	1e58      	subs	r0, r3, #1
 800230a:	687b      	ldr	r3, [r7, #4]
 800230c:	6859      	ldr	r1, [r3, #4]
 800230e:	460b      	mov	r3, r1
 8002310:	005b      	lsls	r3, r3, #1
 8002312:	440b      	add	r3, r1
 8002314:	fbb0 f3f3 	udiv	r3, r0, r3
 8002318:	3301      	adds	r3, #1
 800231a:	f3c3 030b 	ubfx	r3, r3, #0, #12
 800231e:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8002322:	e00f      	b.n	8002344 <HAL_I2C_Init+0x1dc>
 8002324:	68fb      	ldr	r3, [r7, #12]
 8002326:	1e58      	subs	r0, r3, #1
 8002328:	687b      	ldr	r3, [r7, #4]
 800232a:	6859      	ldr	r1, [r3, #4]
 800232c:	460b      	mov	r3, r1
 800232e:	009b      	lsls	r3, r3, #2
 8002330:	440b      	add	r3, r1
 8002332:	0099      	lsls	r1, r3, #2
 8002334:	440b      	add	r3, r1
 8002336:	fbb0 f3f3 	udiv	r3, r0, r3
 800233a:	3301      	adds	r3, #1
 800233c:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8002340:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 8002344:	6879      	ldr	r1, [r7, #4]
 8002346:	6809      	ldr	r1, [r1, #0]
 8002348:	4313      	orrs	r3, r2
 800234a:	61cb      	str	r3, [r1, #28]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  MODIFY_REG(hi2c->Instance->CR1, (I2C_CR1_ENGC | I2C_CR1_NOSTRETCH), (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode));
 800234c:	687b      	ldr	r3, [r7, #4]
 800234e:	681b      	ldr	r3, [r3, #0]
 8002350:	681b      	ldr	r3, [r3, #0]
 8002352:	f023 01c0 	bic.w	r1, r3, #192	; 0xc0
 8002356:	687b      	ldr	r3, [r7, #4]
 8002358:	69da      	ldr	r2, [r3, #28]
 800235a:	687b      	ldr	r3, [r7, #4]
 800235c:	6a1b      	ldr	r3, [r3, #32]
 800235e:	431a      	orrs	r2, r3
 8002360:	687b      	ldr	r3, [r7, #4]
 8002362:	681b      	ldr	r3, [r3, #0]
 8002364:	430a      	orrs	r2, r1
 8002366:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Configure I2Cx: Own Address1 and addressing mode */
  MODIFY_REG(hi2c->Instance->OAR1, (I2C_OAR1_ADDMODE | I2C_OAR1_ADD8_9 | I2C_OAR1_ADD1_7 | I2C_OAR1_ADD0), (hi2c->Init.AddressingMode | hi2c->Init.OwnAddress1));
 8002368:	687b      	ldr	r3, [r7, #4]
 800236a:	681b      	ldr	r3, [r3, #0]
 800236c:	689b      	ldr	r3, [r3, #8]
 800236e:	f423 4303 	bic.w	r3, r3, #33536	; 0x8300
 8002372:	f023 03ff 	bic.w	r3, r3, #255	; 0xff
 8002376:	687a      	ldr	r2, [r7, #4]
 8002378:	6911      	ldr	r1, [r2, #16]
 800237a:	687a      	ldr	r2, [r7, #4]
 800237c:	68d2      	ldr	r2, [r2, #12]
 800237e:	4311      	orrs	r1, r2
 8002380:	687a      	ldr	r2, [r7, #4]
 8002382:	6812      	ldr	r2, [r2, #0]
 8002384:	430b      	orrs	r3, r1
 8002386:	6093      	str	r3, [r2, #8]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Configure I2Cx: Dual mode and Own Address2 */
  MODIFY_REG(hi2c->Instance->OAR2, (I2C_OAR2_ENDUAL | I2C_OAR2_ADD2), (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2));
 8002388:	687b      	ldr	r3, [r7, #4]
 800238a:	681b      	ldr	r3, [r3, #0]
 800238c:	68db      	ldr	r3, [r3, #12]
 800238e:	f023 01ff 	bic.w	r1, r3, #255	; 0xff
 8002392:	687b      	ldr	r3, [r7, #4]
 8002394:	695a      	ldr	r2, [r3, #20]
 8002396:	687b      	ldr	r3, [r7, #4]
 8002398:	699b      	ldr	r3, [r3, #24]
 800239a:	431a      	orrs	r2, r3
 800239c:	687b      	ldr	r3, [r7, #4]
 800239e:	681b      	ldr	r3, [r3, #0]
 80023a0:	430a      	orrs	r2, r1
 80023a2:	60da      	str	r2, [r3, #12]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 80023a4:	687b      	ldr	r3, [r7, #4]
 80023a6:	681b      	ldr	r3, [r3, #0]
 80023a8:	681a      	ldr	r2, [r3, #0]
 80023aa:	687b      	ldr	r3, [r7, #4]
 80023ac:	681b      	ldr	r3, [r3, #0]
 80023ae:	f042 0201 	orr.w	r2, r2, #1
 80023b2:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 80023b4:	687b      	ldr	r3, [r7, #4]
 80023b6:	2200      	movs	r2, #0
 80023b8:	641a      	str	r2, [r3, #64]	; 0x40
  hi2c->State = HAL_I2C_STATE_READY;
 80023ba:	687b      	ldr	r3, [r7, #4]
 80023bc:	2220      	movs	r2, #32
 80023be:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
  hi2c->PreviousState = I2C_STATE_NONE;
 80023c2:	687b      	ldr	r3, [r7, #4]
 80023c4:	2200      	movs	r2, #0
 80023c6:	631a      	str	r2, [r3, #48]	; 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 80023c8:	687b      	ldr	r3, [r7, #4]
 80023ca:	2200      	movs	r2, #0
 80023cc:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  return HAL_OK;
 80023d0:	2300      	movs	r3, #0
}
 80023d2:	4618      	mov	r0, r3
 80023d4:	3710      	adds	r7, #16
 80023d6:	46bd      	mov	sp, r7
 80023d8:	bd80      	pop	{r7, pc}
 80023da:	bf00      	nop
 80023dc:	000186a0 	.word	0x000186a0
 80023e0:	001e847f 	.word	0x001e847f
 80023e4:	003d08ff 	.word	0x003d08ff
 80023e8:	431bde83 	.word	0x431bde83
 80023ec:	10624dd3 	.word	0x10624dd3

080023f0 <HAL_I2C_Master_Transmit>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Master_Transmit(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 80023f0:	b580      	push	{r7, lr}
 80023f2:	b088      	sub	sp, #32
 80023f4:	af02      	add	r7, sp, #8
 80023f6:	60f8      	str	r0, [r7, #12]
 80023f8:	607a      	str	r2, [r7, #4]
 80023fa:	461a      	mov	r2, r3
 80023fc:	460b      	mov	r3, r1
 80023fe:	817b      	strh	r3, [r7, #10]
 8002400:	4613      	mov	r3, r2
 8002402:	813b      	strh	r3, [r7, #8]
  /* Init tickstart for timeout management*/
  uint32_t tickstart = HAL_GetTick();
 8002404:	f7ff fbc0 	bl	8001b88 <HAL_GetTick>
 8002408:	6178      	str	r0, [r7, #20]

  if (hi2c->State == HAL_I2C_STATE_READY)
 800240a:	68fb      	ldr	r3, [r7, #12]
 800240c:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8002410:	b2db      	uxtb	r3, r3
 8002412:	2b20      	cmp	r3, #32
 8002414:	f040 80e0 	bne.w	80025d8 <HAL_I2C_Master_Transmit+0x1e8>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 8002418:	697b      	ldr	r3, [r7, #20]
 800241a:	9300      	str	r3, [sp, #0]
 800241c:	2319      	movs	r3, #25
 800241e:	2201      	movs	r2, #1
 8002420:	4970      	ldr	r1, [pc, #448]	; (80025e4 <HAL_I2C_Master_Transmit+0x1f4>)
 8002422:	68f8      	ldr	r0, [r7, #12]
 8002424:	f000 f964 	bl	80026f0 <I2C_WaitOnFlagUntilTimeout>
 8002428:	4603      	mov	r3, r0
 800242a:	2b00      	cmp	r3, #0
 800242c:	d001      	beq.n	8002432 <HAL_I2C_Master_Transmit+0x42>
    {
      return HAL_BUSY;
 800242e:	2302      	movs	r3, #2
 8002430:	e0d3      	b.n	80025da <HAL_I2C_Master_Transmit+0x1ea>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8002432:	68fb      	ldr	r3, [r7, #12]
 8002434:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8002438:	2b01      	cmp	r3, #1
 800243a:	d101      	bne.n	8002440 <HAL_I2C_Master_Transmit+0x50>
 800243c:	2302      	movs	r3, #2
 800243e:	e0cc      	b.n	80025da <HAL_I2C_Master_Transmit+0x1ea>
 8002440:	68fb      	ldr	r3, [r7, #12]
 8002442:	2201      	movs	r2, #1
 8002444:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 8002448:	68fb      	ldr	r3, [r7, #12]
 800244a:	681b      	ldr	r3, [r3, #0]
 800244c:	681b      	ldr	r3, [r3, #0]
 800244e:	f003 0301 	and.w	r3, r3, #1
 8002452:	2b01      	cmp	r3, #1
 8002454:	d007      	beq.n	8002466 <HAL_I2C_Master_Transmit+0x76>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 8002456:	68fb      	ldr	r3, [r7, #12]
 8002458:	681b      	ldr	r3, [r3, #0]
 800245a:	681a      	ldr	r2, [r3, #0]
 800245c:	68fb      	ldr	r3, [r7, #12]
 800245e:	681b      	ldr	r3, [r3, #0]
 8002460:	f042 0201 	orr.w	r2, r2, #1
 8002464:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8002466:	68fb      	ldr	r3, [r7, #12]
 8002468:	681b      	ldr	r3, [r3, #0]
 800246a:	681a      	ldr	r2, [r3, #0]
 800246c:	68fb      	ldr	r3, [r7, #12]
 800246e:	681b      	ldr	r3, [r3, #0]
 8002470:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8002474:	601a      	str	r2, [r3, #0]

    hi2c->State       = HAL_I2C_STATE_BUSY_TX;
 8002476:	68fb      	ldr	r3, [r7, #12]
 8002478:	2221      	movs	r2, #33	; 0x21
 800247a:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode        = HAL_I2C_MODE_MASTER;
 800247e:	68fb      	ldr	r3, [r7, #12]
 8002480:	2210      	movs	r2, #16
 8002482:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    hi2c->ErrorCode   = HAL_I2C_ERROR_NONE;
 8002486:	68fb      	ldr	r3, [r7, #12]
 8002488:	2200      	movs	r2, #0
 800248a:	641a      	str	r2, [r3, #64]	; 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 800248c:	68fb      	ldr	r3, [r7, #12]
 800248e:	687a      	ldr	r2, [r7, #4]
 8002490:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount   = Size;
 8002492:	68fb      	ldr	r3, [r7, #12]
 8002494:	893a      	ldrh	r2, [r7, #8]
 8002496:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 8002498:	68fb      	ldr	r3, [r7, #12]
 800249a:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800249c:	b29a      	uxth	r2, r3
 800249e:	68fb      	ldr	r3, [r7, #12]
 80024a0:	851a      	strh	r2, [r3, #40]	; 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 80024a2:	68fb      	ldr	r3, [r7, #12]
 80024a4:	4a50      	ldr	r2, [pc, #320]	; (80025e8 <HAL_I2C_Master_Transmit+0x1f8>)
 80024a6:	62da      	str	r2, [r3, #44]	; 0x2c

    /* Send Slave Address */
    if (I2C_MasterRequestWrite(hi2c, DevAddress, Timeout, tickstart) != HAL_OK)
 80024a8:	8979      	ldrh	r1, [r7, #10]
 80024aa:	697b      	ldr	r3, [r7, #20]
 80024ac:	6a3a      	ldr	r2, [r7, #32]
 80024ae:	68f8      	ldr	r0, [r7, #12]
 80024b0:	f000 f89c 	bl	80025ec <I2C_MasterRequestWrite>
 80024b4:	4603      	mov	r3, r0
 80024b6:	2b00      	cmp	r3, #0
 80024b8:	d001      	beq.n	80024be <HAL_I2C_Master_Transmit+0xce>
    {
      return HAL_ERROR;
 80024ba:	2301      	movs	r3, #1
 80024bc:	e08d      	b.n	80025da <HAL_I2C_Master_Transmit+0x1ea>
    }

    /* Clear ADDR flag */
    __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 80024be:	2300      	movs	r3, #0
 80024c0:	613b      	str	r3, [r7, #16]
 80024c2:	68fb      	ldr	r3, [r7, #12]
 80024c4:	681b      	ldr	r3, [r3, #0]
 80024c6:	695b      	ldr	r3, [r3, #20]
 80024c8:	613b      	str	r3, [r7, #16]
 80024ca:	68fb      	ldr	r3, [r7, #12]
 80024cc:	681b      	ldr	r3, [r3, #0]
 80024ce:	699b      	ldr	r3, [r3, #24]
 80024d0:	613b      	str	r3, [r7, #16]
 80024d2:	693b      	ldr	r3, [r7, #16]

    while (hi2c->XferSize > 0U)
 80024d4:	e066      	b.n	80025a4 <HAL_I2C_Master_Transmit+0x1b4>
    {
      /* Wait until TXE flag is set */
      if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 80024d6:	697a      	ldr	r2, [r7, #20]
 80024d8:	6a39      	ldr	r1, [r7, #32]
 80024da:	68f8      	ldr	r0, [r7, #12]
 80024dc:	f000 fa22 	bl	8002924 <I2C_WaitOnTXEFlagUntilTimeout>
 80024e0:	4603      	mov	r3, r0
 80024e2:	2b00      	cmp	r3, #0
 80024e4:	d00d      	beq.n	8002502 <HAL_I2C_Master_Transmit+0x112>
      {
        if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 80024e6:	68fb      	ldr	r3, [r7, #12]
 80024e8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80024ea:	2b04      	cmp	r3, #4
 80024ec:	d107      	bne.n	80024fe <HAL_I2C_Master_Transmit+0x10e>
        {
          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80024ee:	68fb      	ldr	r3, [r7, #12]
 80024f0:	681b      	ldr	r3, [r3, #0]
 80024f2:	681a      	ldr	r2, [r3, #0]
 80024f4:	68fb      	ldr	r3, [r7, #12]
 80024f6:	681b      	ldr	r3, [r3, #0]
 80024f8:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 80024fc:	601a      	str	r2, [r3, #0]
        }
        return HAL_ERROR;
 80024fe:	2301      	movs	r3, #1
 8002500:	e06b      	b.n	80025da <HAL_I2C_Master_Transmit+0x1ea>
      }

      /* Write data to DR */
      hi2c->Instance->DR = *hi2c->pBuffPtr;
 8002502:	68fb      	ldr	r3, [r7, #12]
 8002504:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002506:	781a      	ldrb	r2, [r3, #0]
 8002508:	68fb      	ldr	r3, [r7, #12]
 800250a:	681b      	ldr	r3, [r3, #0]
 800250c:	611a      	str	r2, [r3, #16]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 800250e:	68fb      	ldr	r3, [r7, #12]
 8002510:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002512:	1c5a      	adds	r2, r3, #1
 8002514:	68fb      	ldr	r3, [r7, #12]
 8002516:	625a      	str	r2, [r3, #36]	; 0x24

      /* Update counter */
      hi2c->XferCount--;
 8002518:	68fb      	ldr	r3, [r7, #12]
 800251a:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800251c:	b29b      	uxth	r3, r3
 800251e:	3b01      	subs	r3, #1
 8002520:	b29a      	uxth	r2, r3
 8002522:	68fb      	ldr	r3, [r7, #12]
 8002524:	855a      	strh	r2, [r3, #42]	; 0x2a
      hi2c->XferSize--;
 8002526:	68fb      	ldr	r3, [r7, #12]
 8002528:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800252a:	3b01      	subs	r3, #1
 800252c:	b29a      	uxth	r2, r3
 800252e:	68fb      	ldr	r3, [r7, #12]
 8002530:	851a      	strh	r2, [r3, #40]	; 0x28

      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET) && (hi2c->XferSize != 0U))
 8002532:	68fb      	ldr	r3, [r7, #12]
 8002534:	681b      	ldr	r3, [r3, #0]
 8002536:	695b      	ldr	r3, [r3, #20]
 8002538:	f003 0304 	and.w	r3, r3, #4
 800253c:	2b04      	cmp	r3, #4
 800253e:	d11b      	bne.n	8002578 <HAL_I2C_Master_Transmit+0x188>
 8002540:	68fb      	ldr	r3, [r7, #12]
 8002542:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8002544:	2b00      	cmp	r3, #0
 8002546:	d017      	beq.n	8002578 <HAL_I2C_Master_Transmit+0x188>
      {
        /* Write data to DR */
        hi2c->Instance->DR = *hi2c->pBuffPtr;
 8002548:	68fb      	ldr	r3, [r7, #12]
 800254a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800254c:	781a      	ldrb	r2, [r3, #0]
 800254e:	68fb      	ldr	r3, [r7, #12]
 8002550:	681b      	ldr	r3, [r3, #0]
 8002552:	611a      	str	r2, [r3, #16]

        /* Increment Buffer pointer */
        hi2c->pBuffPtr++;
 8002554:	68fb      	ldr	r3, [r7, #12]
 8002556:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002558:	1c5a      	adds	r2, r3, #1
 800255a:	68fb      	ldr	r3, [r7, #12]
 800255c:	625a      	str	r2, [r3, #36]	; 0x24

        /* Update counter */
        hi2c->XferCount--;
 800255e:	68fb      	ldr	r3, [r7, #12]
 8002560:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8002562:	b29b      	uxth	r3, r3
 8002564:	3b01      	subs	r3, #1
 8002566:	b29a      	uxth	r2, r3
 8002568:	68fb      	ldr	r3, [r7, #12]
 800256a:	855a      	strh	r2, [r3, #42]	; 0x2a
        hi2c->XferSize--;
 800256c:	68fb      	ldr	r3, [r7, #12]
 800256e:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8002570:	3b01      	subs	r3, #1
 8002572:	b29a      	uxth	r2, r3
 8002574:	68fb      	ldr	r3, [r7, #12]
 8002576:	851a      	strh	r2, [r3, #40]	; 0x28
      }

      /* Wait until BTF flag is set */
      if (I2C_WaitOnBTFFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8002578:	697a      	ldr	r2, [r7, #20]
 800257a:	6a39      	ldr	r1, [r7, #32]
 800257c:	68f8      	ldr	r0, [r7, #12]
 800257e:	f000 fa19 	bl	80029b4 <I2C_WaitOnBTFFlagUntilTimeout>
 8002582:	4603      	mov	r3, r0
 8002584:	2b00      	cmp	r3, #0
 8002586:	d00d      	beq.n	80025a4 <HAL_I2C_Master_Transmit+0x1b4>
      {
        if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8002588:	68fb      	ldr	r3, [r7, #12]
 800258a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800258c:	2b04      	cmp	r3, #4
 800258e:	d107      	bne.n	80025a0 <HAL_I2C_Master_Transmit+0x1b0>
        {
          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8002590:	68fb      	ldr	r3, [r7, #12]
 8002592:	681b      	ldr	r3, [r3, #0]
 8002594:	681a      	ldr	r2, [r3, #0]
 8002596:	68fb      	ldr	r3, [r7, #12]
 8002598:	681b      	ldr	r3, [r3, #0]
 800259a:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 800259e:	601a      	str	r2, [r3, #0]
        }
        return HAL_ERROR;
 80025a0:	2301      	movs	r3, #1
 80025a2:	e01a      	b.n	80025da <HAL_I2C_Master_Transmit+0x1ea>
    while (hi2c->XferSize > 0U)
 80025a4:	68fb      	ldr	r3, [r7, #12]
 80025a6:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80025a8:	2b00      	cmp	r3, #0
 80025aa:	d194      	bne.n	80024d6 <HAL_I2C_Master_Transmit+0xe6>
      }
    }

    /* Generate Stop */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80025ac:	68fb      	ldr	r3, [r7, #12]
 80025ae:	681b      	ldr	r3, [r3, #0]
 80025b0:	681a      	ldr	r2, [r3, #0]
 80025b2:	68fb      	ldr	r3, [r7, #12]
 80025b4:	681b      	ldr	r3, [r3, #0]
 80025b6:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 80025ba:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 80025bc:	68fb      	ldr	r3, [r7, #12]
 80025be:	2220      	movs	r2, #32
 80025c0:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 80025c4:	68fb      	ldr	r3, [r7, #12]
 80025c6:	2200      	movs	r2, #0
 80025c8:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 80025cc:	68fb      	ldr	r3, [r7, #12]
 80025ce:	2200      	movs	r2, #0
 80025d0:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    return HAL_OK;
 80025d4:	2300      	movs	r3, #0
 80025d6:	e000      	b.n	80025da <HAL_I2C_Master_Transmit+0x1ea>
  }
  else
  {
    return HAL_BUSY;
 80025d8:	2302      	movs	r3, #2
  }
}
 80025da:	4618      	mov	r0, r3
 80025dc:	3718      	adds	r7, #24
 80025de:	46bd      	mov	sp, r7
 80025e0:	bd80      	pop	{r7, pc}
 80025e2:	bf00      	nop
 80025e4:	00100002 	.word	0x00100002
 80025e8:	ffff0000 	.word	0xffff0000

080025ec <I2C_MasterRequestWrite>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_MasterRequestWrite(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint32_t Timeout, uint32_t Tickstart)
{
 80025ec:	b580      	push	{r7, lr}
 80025ee:	b088      	sub	sp, #32
 80025f0:	af02      	add	r7, sp, #8
 80025f2:	60f8      	str	r0, [r7, #12]
 80025f4:	607a      	str	r2, [r7, #4]
 80025f6:	603b      	str	r3, [r7, #0]
 80025f8:	460b      	mov	r3, r1
 80025fa:	817b      	strh	r3, [r7, #10]
  /* Declaration of temporary variable to prevent undefined behavior of volatile usage */
  uint32_t CurrentXferOptions = hi2c->XferOptions;
 80025fc:	68fb      	ldr	r3, [r7, #12]
 80025fe:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002600:	617b      	str	r3, [r7, #20]

  /* Generate Start condition if first transfer */
  if ((CurrentXferOptions == I2C_FIRST_AND_LAST_FRAME) || (CurrentXferOptions == I2C_FIRST_FRAME) || (CurrentXferOptions == I2C_NO_OPTION_FRAME))
 8002602:	697b      	ldr	r3, [r7, #20]
 8002604:	2b08      	cmp	r3, #8
 8002606:	d006      	beq.n	8002616 <I2C_MasterRequestWrite+0x2a>
 8002608:	697b      	ldr	r3, [r7, #20]
 800260a:	2b01      	cmp	r3, #1
 800260c:	d003      	beq.n	8002616 <I2C_MasterRequestWrite+0x2a>
 800260e:	697b      	ldr	r3, [r7, #20]
 8002610:	f513 3f80 	cmn.w	r3, #65536	; 0x10000
 8002614:	d108      	bne.n	8002628 <I2C_MasterRequestWrite+0x3c>
  {
    /* Generate Start */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8002616:	68fb      	ldr	r3, [r7, #12]
 8002618:	681b      	ldr	r3, [r3, #0]
 800261a:	681a      	ldr	r2, [r3, #0]
 800261c:	68fb      	ldr	r3, [r7, #12]
 800261e:	681b      	ldr	r3, [r3, #0]
 8002620:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8002624:	601a      	str	r2, [r3, #0]
 8002626:	e00b      	b.n	8002640 <I2C_MasterRequestWrite+0x54>
  }
  else if (hi2c->PreviousState == I2C_STATE_MASTER_BUSY_RX)
 8002628:	68fb      	ldr	r3, [r7, #12]
 800262a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800262c:	2b12      	cmp	r3, #18
 800262e:	d107      	bne.n	8002640 <I2C_MasterRequestWrite+0x54>
  {
    /* Generate ReStart */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8002630:	68fb      	ldr	r3, [r7, #12]
 8002632:	681b      	ldr	r3, [r3, #0]
 8002634:	681a      	ldr	r2, [r3, #0]
 8002636:	68fb      	ldr	r3, [r7, #12]
 8002638:	681b      	ldr	r3, [r3, #0]
 800263a:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 800263e:	601a      	str	r2, [r3, #0]
  {
    /* Do nothing */
  }

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 8002640:	683b      	ldr	r3, [r7, #0]
 8002642:	9300      	str	r3, [sp, #0]
 8002644:	687b      	ldr	r3, [r7, #4]
 8002646:	2200      	movs	r2, #0
 8002648:	f04f 1101 	mov.w	r1, #65537	; 0x10001
 800264c:	68f8      	ldr	r0, [r7, #12]
 800264e:	f000 f84f 	bl	80026f0 <I2C_WaitOnFlagUntilTimeout>
 8002652:	4603      	mov	r3, r0
 8002654:	2b00      	cmp	r3, #0
 8002656:	d00d      	beq.n	8002674 <I2C_MasterRequestWrite+0x88>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 8002658:	68fb      	ldr	r3, [r7, #12]
 800265a:	681b      	ldr	r3, [r3, #0]
 800265c:	681b      	ldr	r3, [r3, #0]
 800265e:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8002662:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8002666:	d103      	bne.n	8002670 <I2C_MasterRequestWrite+0x84>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 8002668:	68fb      	ldr	r3, [r7, #12]
 800266a:	f44f 7200 	mov.w	r2, #512	; 0x200
 800266e:	641a      	str	r2, [r3, #64]	; 0x40
    }
    return HAL_TIMEOUT;
 8002670:	2303      	movs	r3, #3
 8002672:	e035      	b.n	80026e0 <I2C_MasterRequestWrite+0xf4>
  }

  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 8002674:	68fb      	ldr	r3, [r7, #12]
 8002676:	691b      	ldr	r3, [r3, #16]
 8002678:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 800267c:	d108      	bne.n	8002690 <I2C_MasterRequestWrite+0xa4>
  {
    /* Send slave address */
    hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(DevAddress);
 800267e:	897b      	ldrh	r3, [r7, #10]
 8002680:	b2db      	uxtb	r3, r3
 8002682:	461a      	mov	r2, r3
 8002684:	68fb      	ldr	r3, [r7, #12]
 8002686:	681b      	ldr	r3, [r3, #0]
 8002688:	f002 02fe 	and.w	r2, r2, #254	; 0xfe
 800268c:	611a      	str	r2, [r3, #16]
 800268e:	e01b      	b.n	80026c8 <I2C_MasterRequestWrite+0xdc>
  }
  else
  {
    /* Send header of slave address */
    hi2c->Instance->DR = I2C_10BIT_HEADER_WRITE(DevAddress);
 8002690:	897b      	ldrh	r3, [r7, #10]
 8002692:	11db      	asrs	r3, r3, #7
 8002694:	b2db      	uxtb	r3, r3
 8002696:	f003 0306 	and.w	r3, r3, #6
 800269a:	b2db      	uxtb	r3, r3
 800269c:	f063 030f 	orn	r3, r3, #15
 80026a0:	b2da      	uxtb	r2, r3
 80026a2:	68fb      	ldr	r3, [r7, #12]
 80026a4:	681b      	ldr	r3, [r3, #0]
 80026a6:	611a      	str	r2, [r3, #16]

    /* Wait until ADD10 flag is set */
    if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADD10, Timeout, Tickstart) != HAL_OK)
 80026a8:	683b      	ldr	r3, [r7, #0]
 80026aa:	687a      	ldr	r2, [r7, #4]
 80026ac:	490e      	ldr	r1, [pc, #56]	; (80026e8 <I2C_MasterRequestWrite+0xfc>)
 80026ae:	68f8      	ldr	r0, [r7, #12]
 80026b0:	f000 f898 	bl	80027e4 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 80026b4:	4603      	mov	r3, r0
 80026b6:	2b00      	cmp	r3, #0
 80026b8:	d001      	beq.n	80026be <I2C_MasterRequestWrite+0xd2>
    {
      return HAL_ERROR;
 80026ba:	2301      	movs	r3, #1
 80026bc:	e010      	b.n	80026e0 <I2C_MasterRequestWrite+0xf4>
    }

    /* Send slave address */
    hi2c->Instance->DR = I2C_10BIT_ADDRESS(DevAddress);
 80026be:	897b      	ldrh	r3, [r7, #10]
 80026c0:	b2da      	uxtb	r2, r3
 80026c2:	68fb      	ldr	r3, [r7, #12]
 80026c4:	681b      	ldr	r3, [r3, #0]
 80026c6:	611a      	str	r2, [r3, #16]
  }

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 80026c8:	683b      	ldr	r3, [r7, #0]
 80026ca:	687a      	ldr	r2, [r7, #4]
 80026cc:	4907      	ldr	r1, [pc, #28]	; (80026ec <I2C_MasterRequestWrite+0x100>)
 80026ce:	68f8      	ldr	r0, [r7, #12]
 80026d0:	f000 f888 	bl	80027e4 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 80026d4:	4603      	mov	r3, r0
 80026d6:	2b00      	cmp	r3, #0
 80026d8:	d001      	beq.n	80026de <I2C_MasterRequestWrite+0xf2>
  {
    return HAL_ERROR;
 80026da:	2301      	movs	r3, #1
 80026dc:	e000      	b.n	80026e0 <I2C_MasterRequestWrite+0xf4>
  }

  return HAL_OK;
 80026de:	2300      	movs	r3, #0
}
 80026e0:	4618      	mov	r0, r3
 80026e2:	3718      	adds	r7, #24
 80026e4:	46bd      	mov	sp, r7
 80026e6:	bd80      	pop	{r7, pc}
 80026e8:	00010008 	.word	0x00010008
 80026ec:	00010002 	.word	0x00010002

080026f0 <I2C_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, FlagStatus Status, uint32_t Timeout, uint32_t Tickstart)
{
 80026f0:	b580      	push	{r7, lr}
 80026f2:	b084      	sub	sp, #16
 80026f4:	af00      	add	r7, sp, #0
 80026f6:	60f8      	str	r0, [r7, #12]
 80026f8:	60b9      	str	r1, [r7, #8]
 80026fa:	603b      	str	r3, [r7, #0]
 80026fc:	4613      	mov	r3, r2
 80026fe:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8002700:	e048      	b.n	8002794 <I2C_WaitOnFlagUntilTimeout+0xa4>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8002702:	683b      	ldr	r3, [r7, #0]
 8002704:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002708:	d044      	beq.n	8002794 <I2C_WaitOnFlagUntilTimeout+0xa4>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800270a:	f7ff fa3d 	bl	8001b88 <HAL_GetTick>
 800270e:	4602      	mov	r2, r0
 8002710:	69bb      	ldr	r3, [r7, #24]
 8002712:	1ad3      	subs	r3, r2, r3
 8002714:	683a      	ldr	r2, [r7, #0]
 8002716:	429a      	cmp	r2, r3
 8002718:	d302      	bcc.n	8002720 <I2C_WaitOnFlagUntilTimeout+0x30>
 800271a:	683b      	ldr	r3, [r7, #0]
 800271c:	2b00      	cmp	r3, #0
 800271e:	d139      	bne.n	8002794 <I2C_WaitOnFlagUntilTimeout+0xa4>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, Flag) == Status))
 8002720:	68bb      	ldr	r3, [r7, #8]
 8002722:	0c1b      	lsrs	r3, r3, #16
 8002724:	b2db      	uxtb	r3, r3
 8002726:	2b01      	cmp	r3, #1
 8002728:	d10d      	bne.n	8002746 <I2C_WaitOnFlagUntilTimeout+0x56>
 800272a:	68fb      	ldr	r3, [r7, #12]
 800272c:	681b      	ldr	r3, [r3, #0]
 800272e:	695b      	ldr	r3, [r3, #20]
 8002730:	43da      	mvns	r2, r3
 8002732:	68bb      	ldr	r3, [r7, #8]
 8002734:	4013      	ands	r3, r2
 8002736:	b29b      	uxth	r3, r3
 8002738:	2b00      	cmp	r3, #0
 800273a:	bf0c      	ite	eq
 800273c:	2301      	moveq	r3, #1
 800273e:	2300      	movne	r3, #0
 8002740:	b2db      	uxtb	r3, r3
 8002742:	461a      	mov	r2, r3
 8002744:	e00c      	b.n	8002760 <I2C_WaitOnFlagUntilTimeout+0x70>
 8002746:	68fb      	ldr	r3, [r7, #12]
 8002748:	681b      	ldr	r3, [r3, #0]
 800274a:	699b      	ldr	r3, [r3, #24]
 800274c:	43da      	mvns	r2, r3
 800274e:	68bb      	ldr	r3, [r7, #8]
 8002750:	4013      	ands	r3, r2
 8002752:	b29b      	uxth	r3, r3
 8002754:	2b00      	cmp	r3, #0
 8002756:	bf0c      	ite	eq
 8002758:	2301      	moveq	r3, #1
 800275a:	2300      	movne	r3, #0
 800275c:	b2db      	uxtb	r3, r3
 800275e:	461a      	mov	r2, r3
 8002760:	79fb      	ldrb	r3, [r7, #7]
 8002762:	429a      	cmp	r2, r3
 8002764:	d116      	bne.n	8002794 <I2C_WaitOnFlagUntilTimeout+0xa4>
        {
          hi2c->PreviousState     = I2C_STATE_NONE;
 8002766:	68fb      	ldr	r3, [r7, #12]
 8002768:	2200      	movs	r2, #0
 800276a:	631a      	str	r2, [r3, #48]	; 0x30
          hi2c->State             = HAL_I2C_STATE_READY;
 800276c:	68fb      	ldr	r3, [r7, #12]
 800276e:	2220      	movs	r2, #32
 8002770:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
          hi2c->Mode              = HAL_I2C_MODE_NONE;
 8002774:	68fb      	ldr	r3, [r7, #12]
 8002776:	2200      	movs	r2, #0
 8002778:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
          hi2c->ErrorCode         |= HAL_I2C_ERROR_TIMEOUT;
 800277c:	68fb      	ldr	r3, [r7, #12]
 800277e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002780:	f043 0220 	orr.w	r2, r3, #32
 8002784:	68fb      	ldr	r3, [r7, #12]
 8002786:	641a      	str	r2, [r3, #64]	; 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8002788:	68fb      	ldr	r3, [r7, #12]
 800278a:	2200      	movs	r2, #0
 800278c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

          return HAL_ERROR;
 8002790:	2301      	movs	r3, #1
 8002792:	e023      	b.n	80027dc <I2C_WaitOnFlagUntilTimeout+0xec>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8002794:	68bb      	ldr	r3, [r7, #8]
 8002796:	0c1b      	lsrs	r3, r3, #16
 8002798:	b2db      	uxtb	r3, r3
 800279a:	2b01      	cmp	r3, #1
 800279c:	d10d      	bne.n	80027ba <I2C_WaitOnFlagUntilTimeout+0xca>
 800279e:	68fb      	ldr	r3, [r7, #12]
 80027a0:	681b      	ldr	r3, [r3, #0]
 80027a2:	695b      	ldr	r3, [r3, #20]
 80027a4:	43da      	mvns	r2, r3
 80027a6:	68bb      	ldr	r3, [r7, #8]
 80027a8:	4013      	ands	r3, r2
 80027aa:	b29b      	uxth	r3, r3
 80027ac:	2b00      	cmp	r3, #0
 80027ae:	bf0c      	ite	eq
 80027b0:	2301      	moveq	r3, #1
 80027b2:	2300      	movne	r3, #0
 80027b4:	b2db      	uxtb	r3, r3
 80027b6:	461a      	mov	r2, r3
 80027b8:	e00c      	b.n	80027d4 <I2C_WaitOnFlagUntilTimeout+0xe4>
 80027ba:	68fb      	ldr	r3, [r7, #12]
 80027bc:	681b      	ldr	r3, [r3, #0]
 80027be:	699b      	ldr	r3, [r3, #24]
 80027c0:	43da      	mvns	r2, r3
 80027c2:	68bb      	ldr	r3, [r7, #8]
 80027c4:	4013      	ands	r3, r2
 80027c6:	b29b      	uxth	r3, r3
 80027c8:	2b00      	cmp	r3, #0
 80027ca:	bf0c      	ite	eq
 80027cc:	2301      	moveq	r3, #1
 80027ce:	2300      	movne	r3, #0
 80027d0:	b2db      	uxtb	r3, r3
 80027d2:	461a      	mov	r2, r3
 80027d4:	79fb      	ldrb	r3, [r7, #7]
 80027d6:	429a      	cmp	r2, r3
 80027d8:	d093      	beq.n	8002702 <I2C_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 80027da:	2300      	movs	r3, #0
}
 80027dc:	4618      	mov	r0, r3
 80027de:	3710      	adds	r7, #16
 80027e0:	46bd      	mov	sp, r7
 80027e2:	bd80      	pop	{r7, pc}

080027e4 <I2C_WaitOnMasterAddressFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnMasterAddressFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, uint32_t Timeout, uint32_t Tickstart)
{
 80027e4:	b580      	push	{r7, lr}
 80027e6:	b084      	sub	sp, #16
 80027e8:	af00      	add	r7, sp, #0
 80027ea:	60f8      	str	r0, [r7, #12]
 80027ec:	60b9      	str	r1, [r7, #8]
 80027ee:	607a      	str	r2, [r7, #4]
 80027f0:	603b      	str	r3, [r7, #0]
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 80027f2:	e071      	b.n	80028d8 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
  {
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 80027f4:	68fb      	ldr	r3, [r7, #12]
 80027f6:	681b      	ldr	r3, [r3, #0]
 80027f8:	695b      	ldr	r3, [r3, #20]
 80027fa:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80027fe:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8002802:	d123      	bne.n	800284c <I2C_WaitOnMasterAddressFlagUntilTimeout+0x68>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8002804:	68fb      	ldr	r3, [r7, #12]
 8002806:	681b      	ldr	r3, [r3, #0]
 8002808:	681a      	ldr	r2, [r3, #0]
 800280a:	68fb      	ldr	r3, [r7, #12]
 800280c:	681b      	ldr	r3, [r3, #0]
 800280e:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8002812:	601a      	str	r2, [r3, #0]

      /* Clear AF Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8002814:	68fb      	ldr	r3, [r7, #12]
 8002816:	681b      	ldr	r3, [r3, #0]
 8002818:	f46f 6280 	mvn.w	r2, #1024	; 0x400
 800281c:	615a      	str	r2, [r3, #20]

      hi2c->PreviousState       = I2C_STATE_NONE;
 800281e:	68fb      	ldr	r3, [r7, #12]
 8002820:	2200      	movs	r2, #0
 8002822:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 8002824:	68fb      	ldr	r3, [r7, #12]
 8002826:	2220      	movs	r2, #32
 8002828:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 800282c:	68fb      	ldr	r3, [r7, #12]
 800282e:	2200      	movs	r2, #0
 8002830:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 8002834:	68fb      	ldr	r3, [r7, #12]
 8002836:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002838:	f043 0204 	orr.w	r2, r3, #4
 800283c:	68fb      	ldr	r3, [r7, #12]
 800283e:	641a      	str	r2, [r3, #64]	; 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8002840:	68fb      	ldr	r3, [r7, #12]
 8002842:	2200      	movs	r2, #0
 8002844:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

      return HAL_ERROR;
 8002848:	2301      	movs	r3, #1
 800284a:	e067      	b.n	800291c <I2C_WaitOnMasterAddressFlagUntilTimeout+0x138>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800284c:	687b      	ldr	r3, [r7, #4]
 800284e:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002852:	d041      	beq.n	80028d8 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8002854:	f7ff f998 	bl	8001b88 <HAL_GetTick>
 8002858:	4602      	mov	r2, r0
 800285a:	683b      	ldr	r3, [r7, #0]
 800285c:	1ad3      	subs	r3, r2, r3
 800285e:	687a      	ldr	r2, [r7, #4]
 8002860:	429a      	cmp	r2, r3
 8002862:	d302      	bcc.n	800286a <I2C_WaitOnMasterAddressFlagUntilTimeout+0x86>
 8002864:	687b      	ldr	r3, [r7, #4]
 8002866:	2b00      	cmp	r3, #0
 8002868:	d136      	bne.n	80028d8 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET))
 800286a:	68bb      	ldr	r3, [r7, #8]
 800286c:	0c1b      	lsrs	r3, r3, #16
 800286e:	b2db      	uxtb	r3, r3
 8002870:	2b01      	cmp	r3, #1
 8002872:	d10c      	bne.n	800288e <I2C_WaitOnMasterAddressFlagUntilTimeout+0xaa>
 8002874:	68fb      	ldr	r3, [r7, #12]
 8002876:	681b      	ldr	r3, [r3, #0]
 8002878:	695b      	ldr	r3, [r3, #20]
 800287a:	43da      	mvns	r2, r3
 800287c:	68bb      	ldr	r3, [r7, #8]
 800287e:	4013      	ands	r3, r2
 8002880:	b29b      	uxth	r3, r3
 8002882:	2b00      	cmp	r3, #0
 8002884:	bf14      	ite	ne
 8002886:	2301      	movne	r3, #1
 8002888:	2300      	moveq	r3, #0
 800288a:	b2db      	uxtb	r3, r3
 800288c:	e00b      	b.n	80028a6 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xc2>
 800288e:	68fb      	ldr	r3, [r7, #12]
 8002890:	681b      	ldr	r3, [r3, #0]
 8002892:	699b      	ldr	r3, [r3, #24]
 8002894:	43da      	mvns	r2, r3
 8002896:	68bb      	ldr	r3, [r7, #8]
 8002898:	4013      	ands	r3, r2
 800289a:	b29b      	uxth	r3, r3
 800289c:	2b00      	cmp	r3, #0
 800289e:	bf14      	ite	ne
 80028a0:	2301      	movne	r3, #1
 80028a2:	2300      	moveq	r3, #0
 80028a4:	b2db      	uxtb	r3, r3
 80028a6:	2b00      	cmp	r3, #0
 80028a8:	d016      	beq.n	80028d8 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
        {
          hi2c->PreviousState       = I2C_STATE_NONE;
 80028aa:	68fb      	ldr	r3, [r7, #12]
 80028ac:	2200      	movs	r2, #0
 80028ae:	631a      	str	r2, [r3, #48]	; 0x30
          hi2c->State               = HAL_I2C_STATE_READY;
 80028b0:	68fb      	ldr	r3, [r7, #12]
 80028b2:	2220      	movs	r2, #32
 80028b4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
          hi2c->Mode                = HAL_I2C_MODE_NONE;
 80028b8:	68fb      	ldr	r3, [r7, #12]
 80028ba:	2200      	movs	r2, #0
 80028bc:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
          hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 80028c0:	68fb      	ldr	r3, [r7, #12]
 80028c2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80028c4:	f043 0220 	orr.w	r2, r3, #32
 80028c8:	68fb      	ldr	r3, [r7, #12]
 80028ca:	641a      	str	r2, [r3, #64]	; 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 80028cc:	68fb      	ldr	r3, [r7, #12]
 80028ce:	2200      	movs	r2, #0
 80028d0:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

          return HAL_ERROR;
 80028d4:	2301      	movs	r3, #1
 80028d6:	e021      	b.n	800291c <I2C_WaitOnMasterAddressFlagUntilTimeout+0x138>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 80028d8:	68bb      	ldr	r3, [r7, #8]
 80028da:	0c1b      	lsrs	r3, r3, #16
 80028dc:	b2db      	uxtb	r3, r3
 80028de:	2b01      	cmp	r3, #1
 80028e0:	d10c      	bne.n	80028fc <I2C_WaitOnMasterAddressFlagUntilTimeout+0x118>
 80028e2:	68fb      	ldr	r3, [r7, #12]
 80028e4:	681b      	ldr	r3, [r3, #0]
 80028e6:	695b      	ldr	r3, [r3, #20]
 80028e8:	43da      	mvns	r2, r3
 80028ea:	68bb      	ldr	r3, [r7, #8]
 80028ec:	4013      	ands	r3, r2
 80028ee:	b29b      	uxth	r3, r3
 80028f0:	2b00      	cmp	r3, #0
 80028f2:	bf14      	ite	ne
 80028f4:	2301      	movne	r3, #1
 80028f6:	2300      	moveq	r3, #0
 80028f8:	b2db      	uxtb	r3, r3
 80028fa:	e00b      	b.n	8002914 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x130>
 80028fc:	68fb      	ldr	r3, [r7, #12]
 80028fe:	681b      	ldr	r3, [r3, #0]
 8002900:	699b      	ldr	r3, [r3, #24]
 8002902:	43da      	mvns	r2, r3
 8002904:	68bb      	ldr	r3, [r7, #8]
 8002906:	4013      	ands	r3, r2
 8002908:	b29b      	uxth	r3, r3
 800290a:	2b00      	cmp	r3, #0
 800290c:	bf14      	ite	ne
 800290e:	2301      	movne	r3, #1
 8002910:	2300      	moveq	r3, #0
 8002912:	b2db      	uxtb	r3, r3
 8002914:	2b00      	cmp	r3, #0
 8002916:	f47f af6d 	bne.w	80027f4 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x10>
        }
      }
    }
  }
  return HAL_OK;
 800291a:	2300      	movs	r3, #0
}
 800291c:	4618      	mov	r0, r3
 800291e:	3710      	adds	r7, #16
 8002920:	46bd      	mov	sp, r7
 8002922:	bd80      	pop	{r7, pc}

08002924 <I2C_WaitOnTXEFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnTXEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8002924:	b580      	push	{r7, lr}
 8002926:	b084      	sub	sp, #16
 8002928:	af00      	add	r7, sp, #0
 800292a:	60f8      	str	r0, [r7, #12]
 800292c:	60b9      	str	r1, [r7, #8]
 800292e:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 8002930:	e034      	b.n	800299c <I2C_WaitOnTXEFlagUntilTimeout+0x78>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 8002932:	68f8      	ldr	r0, [r7, #12]
 8002934:	f000 f886 	bl	8002a44 <I2C_IsAcknowledgeFailed>
 8002938:	4603      	mov	r3, r0
 800293a:	2b00      	cmp	r3, #0
 800293c:	d001      	beq.n	8002942 <I2C_WaitOnTXEFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 800293e:	2301      	movs	r3, #1
 8002940:	e034      	b.n	80029ac <I2C_WaitOnTXEFlagUntilTimeout+0x88>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8002942:	68bb      	ldr	r3, [r7, #8]
 8002944:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002948:	d028      	beq.n	800299c <I2C_WaitOnTXEFlagUntilTimeout+0x78>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800294a:	f7ff f91d 	bl	8001b88 <HAL_GetTick>
 800294e:	4602      	mov	r2, r0
 8002950:	687b      	ldr	r3, [r7, #4]
 8002952:	1ad3      	subs	r3, r2, r3
 8002954:	68ba      	ldr	r2, [r7, #8]
 8002956:	429a      	cmp	r2, r3
 8002958:	d302      	bcc.n	8002960 <I2C_WaitOnTXEFlagUntilTimeout+0x3c>
 800295a:	68bb      	ldr	r3, [r7, #8]
 800295c:	2b00      	cmp	r3, #0
 800295e:	d11d      	bne.n	800299c <I2C_WaitOnTXEFlagUntilTimeout+0x78>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET))
 8002960:	68fb      	ldr	r3, [r7, #12]
 8002962:	681b      	ldr	r3, [r3, #0]
 8002964:	695b      	ldr	r3, [r3, #20]
 8002966:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800296a:	2b80      	cmp	r3, #128	; 0x80
 800296c:	d016      	beq.n	800299c <I2C_WaitOnTXEFlagUntilTimeout+0x78>
        {
          hi2c->PreviousState       = I2C_STATE_NONE;
 800296e:	68fb      	ldr	r3, [r7, #12]
 8002970:	2200      	movs	r2, #0
 8002972:	631a      	str	r2, [r3, #48]	; 0x30
          hi2c->State               = HAL_I2C_STATE_READY;
 8002974:	68fb      	ldr	r3, [r7, #12]
 8002976:	2220      	movs	r2, #32
 8002978:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
          hi2c->Mode                = HAL_I2C_MODE_NONE;
 800297c:	68fb      	ldr	r3, [r7, #12]
 800297e:	2200      	movs	r2, #0
 8002980:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
          hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8002984:	68fb      	ldr	r3, [r7, #12]
 8002986:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002988:	f043 0220 	orr.w	r2, r3, #32
 800298c:	68fb      	ldr	r3, [r7, #12]
 800298e:	641a      	str	r2, [r3, #64]	; 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8002990:	68fb      	ldr	r3, [r7, #12]
 8002992:	2200      	movs	r2, #0
 8002994:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

          return HAL_ERROR;
 8002998:	2301      	movs	r3, #1
 800299a:	e007      	b.n	80029ac <I2C_WaitOnTXEFlagUntilTimeout+0x88>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 800299c:	68fb      	ldr	r3, [r7, #12]
 800299e:	681b      	ldr	r3, [r3, #0]
 80029a0:	695b      	ldr	r3, [r3, #20]
 80029a2:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80029a6:	2b80      	cmp	r3, #128	; 0x80
 80029a8:	d1c3      	bne.n	8002932 <I2C_WaitOnTXEFlagUntilTimeout+0xe>
        }
      }
    }
  }
  return HAL_OK;
 80029aa:	2300      	movs	r3, #0
}
 80029ac:	4618      	mov	r0, r3
 80029ae:	3710      	adds	r7, #16
 80029b0:	46bd      	mov	sp, r7
 80029b2:	bd80      	pop	{r7, pc}

080029b4 <I2C_WaitOnBTFFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnBTFFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 80029b4:	b580      	push	{r7, lr}
 80029b6:	b084      	sub	sp, #16
 80029b8:	af00      	add	r7, sp, #0
 80029ba:	60f8      	str	r0, [r7, #12]
 80029bc:	60b9      	str	r1, [r7, #8]
 80029be:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 80029c0:	e034      	b.n	8002a2c <I2C_WaitOnBTFFlagUntilTimeout+0x78>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 80029c2:	68f8      	ldr	r0, [r7, #12]
 80029c4:	f000 f83e 	bl	8002a44 <I2C_IsAcknowledgeFailed>
 80029c8:	4603      	mov	r3, r0
 80029ca:	2b00      	cmp	r3, #0
 80029cc:	d001      	beq.n	80029d2 <I2C_WaitOnBTFFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 80029ce:	2301      	movs	r3, #1
 80029d0:	e034      	b.n	8002a3c <I2C_WaitOnBTFFlagUntilTimeout+0x88>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80029d2:	68bb      	ldr	r3, [r7, #8]
 80029d4:	f1b3 3fff 	cmp.w	r3, #4294967295
 80029d8:	d028      	beq.n	8002a2c <I2C_WaitOnBTFFlagUntilTimeout+0x78>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80029da:	f7ff f8d5 	bl	8001b88 <HAL_GetTick>
 80029de:	4602      	mov	r2, r0
 80029e0:	687b      	ldr	r3, [r7, #4]
 80029e2:	1ad3      	subs	r3, r2, r3
 80029e4:	68ba      	ldr	r2, [r7, #8]
 80029e6:	429a      	cmp	r2, r3
 80029e8:	d302      	bcc.n	80029f0 <I2C_WaitOnBTFFlagUntilTimeout+0x3c>
 80029ea:	68bb      	ldr	r3, [r7, #8]
 80029ec:	2b00      	cmp	r3, #0
 80029ee:	d11d      	bne.n	8002a2c <I2C_WaitOnBTFFlagUntilTimeout+0x78>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET))
 80029f0:	68fb      	ldr	r3, [r7, #12]
 80029f2:	681b      	ldr	r3, [r3, #0]
 80029f4:	695b      	ldr	r3, [r3, #20]
 80029f6:	f003 0304 	and.w	r3, r3, #4
 80029fa:	2b04      	cmp	r3, #4
 80029fc:	d016      	beq.n	8002a2c <I2C_WaitOnBTFFlagUntilTimeout+0x78>
        {
          hi2c->PreviousState       = I2C_STATE_NONE;
 80029fe:	68fb      	ldr	r3, [r7, #12]
 8002a00:	2200      	movs	r2, #0
 8002a02:	631a      	str	r2, [r3, #48]	; 0x30
          hi2c->State               = HAL_I2C_STATE_READY;
 8002a04:	68fb      	ldr	r3, [r7, #12]
 8002a06:	2220      	movs	r2, #32
 8002a08:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
          hi2c->Mode                = HAL_I2C_MODE_NONE;
 8002a0c:	68fb      	ldr	r3, [r7, #12]
 8002a0e:	2200      	movs	r2, #0
 8002a10:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
          hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8002a14:	68fb      	ldr	r3, [r7, #12]
 8002a16:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002a18:	f043 0220 	orr.w	r2, r3, #32
 8002a1c:	68fb      	ldr	r3, [r7, #12]
 8002a1e:	641a      	str	r2, [r3, #64]	; 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8002a20:	68fb      	ldr	r3, [r7, #12]
 8002a22:	2200      	movs	r2, #0
 8002a24:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

          return HAL_ERROR;
 8002a28:	2301      	movs	r3, #1
 8002a2a:	e007      	b.n	8002a3c <I2C_WaitOnBTFFlagUntilTimeout+0x88>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 8002a2c:	68fb      	ldr	r3, [r7, #12]
 8002a2e:	681b      	ldr	r3, [r3, #0]
 8002a30:	695b      	ldr	r3, [r3, #20]
 8002a32:	f003 0304 	and.w	r3, r3, #4
 8002a36:	2b04      	cmp	r3, #4
 8002a38:	d1c3      	bne.n	80029c2 <I2C_WaitOnBTFFlagUntilTimeout+0xe>
        }
      }
    }
  }
  return HAL_OK;
 8002a3a:	2300      	movs	r3, #0
}
 8002a3c:	4618      	mov	r0, r3
 8002a3e:	3710      	adds	r7, #16
 8002a40:	46bd      	mov	sp, r7
 8002a42:	bd80      	pop	{r7, pc}

08002a44 <I2C_IsAcknowledgeFailed>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_IsAcknowledgeFailed(I2C_HandleTypeDef *hi2c)
{
 8002a44:	b480      	push	{r7}
 8002a46:	b083      	sub	sp, #12
 8002a48:	af00      	add	r7, sp, #0
 8002a4a:	6078      	str	r0, [r7, #4]
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 8002a4c:	687b      	ldr	r3, [r7, #4]
 8002a4e:	681b      	ldr	r3, [r3, #0]
 8002a50:	695b      	ldr	r3, [r3, #20]
 8002a52:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8002a56:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8002a5a:	d11b      	bne.n	8002a94 <I2C_IsAcknowledgeFailed+0x50>
  {
    /* Clear NACKF Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8002a5c:	687b      	ldr	r3, [r7, #4]
 8002a5e:	681b      	ldr	r3, [r3, #0]
 8002a60:	f46f 6280 	mvn.w	r2, #1024	; 0x400
 8002a64:	615a      	str	r2, [r3, #20]

    hi2c->PreviousState       = I2C_STATE_NONE;
 8002a66:	687b      	ldr	r3, [r7, #4]
 8002a68:	2200      	movs	r2, #0
 8002a6a:	631a      	str	r2, [r3, #48]	; 0x30
    hi2c->State               = HAL_I2C_STATE_READY;
 8002a6c:	687b      	ldr	r3, [r7, #4]
 8002a6e:	2220      	movs	r2, #32
 8002a70:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode                = HAL_I2C_MODE_NONE;
 8002a74:	687b      	ldr	r3, [r7, #4]
 8002a76:	2200      	movs	r2, #0
 8002a78:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 8002a7c:	687b      	ldr	r3, [r7, #4]
 8002a7e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002a80:	f043 0204 	orr.w	r2, r3, #4
 8002a84:	687b      	ldr	r3, [r7, #4]
 8002a86:	641a      	str	r2, [r3, #64]	; 0x40

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8002a88:	687b      	ldr	r3, [r7, #4]
 8002a8a:	2200      	movs	r2, #0
 8002a8c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    return HAL_ERROR;
 8002a90:	2301      	movs	r3, #1
 8002a92:	e000      	b.n	8002a96 <I2C_IsAcknowledgeFailed+0x52>
  }
  return HAL_OK;
 8002a94:	2300      	movs	r3, #0
}
 8002a96:	4618      	mov	r0, r3
 8002a98:	370c      	adds	r7, #12
 8002a9a:	46bd      	mov	sp, r7
 8002a9c:	bc80      	pop	{r7}
 8002a9e:	4770      	bx	lr

08002aa0 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8002aa0:	b580      	push	{r7, lr}
 8002aa2:	b086      	sub	sp, #24
 8002aa4:	af00      	add	r7, sp, #0
 8002aa6:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8002aa8:	687b      	ldr	r3, [r7, #4]
 8002aaa:	2b00      	cmp	r3, #0
 8002aac:	d101      	bne.n	8002ab2 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8002aae:	2301      	movs	r3, #1
 8002ab0:	e26c      	b.n	8002f8c <HAL_RCC_OscConfig+0x4ec>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8002ab2:	687b      	ldr	r3, [r7, #4]
 8002ab4:	681b      	ldr	r3, [r3, #0]
 8002ab6:	f003 0301 	and.w	r3, r3, #1
 8002aba:	2b00      	cmp	r3, #0
 8002abc:	f000 8087 	beq.w	8002bce <HAL_RCC_OscConfig+0x12e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE)
 8002ac0:	4b92      	ldr	r3, [pc, #584]	; (8002d0c <HAL_RCC_OscConfig+0x26c>)
 8002ac2:	685b      	ldr	r3, [r3, #4]
 8002ac4:	f003 030c 	and.w	r3, r3, #12
 8002ac8:	2b04      	cmp	r3, #4
 8002aca:	d00c      	beq.n	8002ae6 <HAL_RCC_OscConfig+0x46>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 8002acc:	4b8f      	ldr	r3, [pc, #572]	; (8002d0c <HAL_RCC_OscConfig+0x26c>)
 8002ace:	685b      	ldr	r3, [r3, #4]
 8002ad0:	f003 030c 	and.w	r3, r3, #12
 8002ad4:	2b08      	cmp	r3, #8
 8002ad6:	d112      	bne.n	8002afe <HAL_RCC_OscConfig+0x5e>
 8002ad8:	4b8c      	ldr	r3, [pc, #560]	; (8002d0c <HAL_RCC_OscConfig+0x26c>)
 8002ada:	685b      	ldr	r3, [r3, #4]
 8002adc:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8002ae0:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8002ae4:	d10b      	bne.n	8002afe <HAL_RCC_OscConfig+0x5e>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8002ae6:	4b89      	ldr	r3, [pc, #548]	; (8002d0c <HAL_RCC_OscConfig+0x26c>)
 8002ae8:	681b      	ldr	r3, [r3, #0]
 8002aea:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002aee:	2b00      	cmp	r3, #0
 8002af0:	d06c      	beq.n	8002bcc <HAL_RCC_OscConfig+0x12c>
 8002af2:	687b      	ldr	r3, [r7, #4]
 8002af4:	685b      	ldr	r3, [r3, #4]
 8002af6:	2b00      	cmp	r3, #0
 8002af8:	d168      	bne.n	8002bcc <HAL_RCC_OscConfig+0x12c>
      {
        return HAL_ERROR;
 8002afa:	2301      	movs	r3, #1
 8002afc:	e246      	b.n	8002f8c <HAL_RCC_OscConfig+0x4ec>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8002afe:	687b      	ldr	r3, [r7, #4]
 8002b00:	685b      	ldr	r3, [r3, #4]
 8002b02:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8002b06:	d106      	bne.n	8002b16 <HAL_RCC_OscConfig+0x76>
 8002b08:	4b80      	ldr	r3, [pc, #512]	; (8002d0c <HAL_RCC_OscConfig+0x26c>)
 8002b0a:	681b      	ldr	r3, [r3, #0]
 8002b0c:	4a7f      	ldr	r2, [pc, #508]	; (8002d0c <HAL_RCC_OscConfig+0x26c>)
 8002b0e:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8002b12:	6013      	str	r3, [r2, #0]
 8002b14:	e02e      	b.n	8002b74 <HAL_RCC_OscConfig+0xd4>
 8002b16:	687b      	ldr	r3, [r7, #4]
 8002b18:	685b      	ldr	r3, [r3, #4]
 8002b1a:	2b00      	cmp	r3, #0
 8002b1c:	d10c      	bne.n	8002b38 <HAL_RCC_OscConfig+0x98>
 8002b1e:	4b7b      	ldr	r3, [pc, #492]	; (8002d0c <HAL_RCC_OscConfig+0x26c>)
 8002b20:	681b      	ldr	r3, [r3, #0]
 8002b22:	4a7a      	ldr	r2, [pc, #488]	; (8002d0c <HAL_RCC_OscConfig+0x26c>)
 8002b24:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8002b28:	6013      	str	r3, [r2, #0]
 8002b2a:	4b78      	ldr	r3, [pc, #480]	; (8002d0c <HAL_RCC_OscConfig+0x26c>)
 8002b2c:	681b      	ldr	r3, [r3, #0]
 8002b2e:	4a77      	ldr	r2, [pc, #476]	; (8002d0c <HAL_RCC_OscConfig+0x26c>)
 8002b30:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8002b34:	6013      	str	r3, [r2, #0]
 8002b36:	e01d      	b.n	8002b74 <HAL_RCC_OscConfig+0xd4>
 8002b38:	687b      	ldr	r3, [r7, #4]
 8002b3a:	685b      	ldr	r3, [r3, #4]
 8002b3c:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8002b40:	d10c      	bne.n	8002b5c <HAL_RCC_OscConfig+0xbc>
 8002b42:	4b72      	ldr	r3, [pc, #456]	; (8002d0c <HAL_RCC_OscConfig+0x26c>)
 8002b44:	681b      	ldr	r3, [r3, #0]
 8002b46:	4a71      	ldr	r2, [pc, #452]	; (8002d0c <HAL_RCC_OscConfig+0x26c>)
 8002b48:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8002b4c:	6013      	str	r3, [r2, #0]
 8002b4e:	4b6f      	ldr	r3, [pc, #444]	; (8002d0c <HAL_RCC_OscConfig+0x26c>)
 8002b50:	681b      	ldr	r3, [r3, #0]
 8002b52:	4a6e      	ldr	r2, [pc, #440]	; (8002d0c <HAL_RCC_OscConfig+0x26c>)
 8002b54:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8002b58:	6013      	str	r3, [r2, #0]
 8002b5a:	e00b      	b.n	8002b74 <HAL_RCC_OscConfig+0xd4>
 8002b5c:	4b6b      	ldr	r3, [pc, #428]	; (8002d0c <HAL_RCC_OscConfig+0x26c>)
 8002b5e:	681b      	ldr	r3, [r3, #0]
 8002b60:	4a6a      	ldr	r2, [pc, #424]	; (8002d0c <HAL_RCC_OscConfig+0x26c>)
 8002b62:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8002b66:	6013      	str	r3, [r2, #0]
 8002b68:	4b68      	ldr	r3, [pc, #416]	; (8002d0c <HAL_RCC_OscConfig+0x26c>)
 8002b6a:	681b      	ldr	r3, [r3, #0]
 8002b6c:	4a67      	ldr	r2, [pc, #412]	; (8002d0c <HAL_RCC_OscConfig+0x26c>)
 8002b6e:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8002b72:	6013      	str	r3, [r2, #0]


      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8002b74:	687b      	ldr	r3, [r7, #4]
 8002b76:	685b      	ldr	r3, [r3, #4]
 8002b78:	2b00      	cmp	r3, #0
 8002b7a:	d013      	beq.n	8002ba4 <HAL_RCC_OscConfig+0x104>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002b7c:	f7ff f804 	bl	8001b88 <HAL_GetTick>
 8002b80:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8002b82:	e008      	b.n	8002b96 <HAL_RCC_OscConfig+0xf6>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8002b84:	f7ff f800 	bl	8001b88 <HAL_GetTick>
 8002b88:	4602      	mov	r2, r0
 8002b8a:	693b      	ldr	r3, [r7, #16]
 8002b8c:	1ad3      	subs	r3, r2, r3
 8002b8e:	2b64      	cmp	r3, #100	; 0x64
 8002b90:	d901      	bls.n	8002b96 <HAL_RCC_OscConfig+0xf6>
          {
            return HAL_TIMEOUT;
 8002b92:	2303      	movs	r3, #3
 8002b94:	e1fa      	b.n	8002f8c <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8002b96:	4b5d      	ldr	r3, [pc, #372]	; (8002d0c <HAL_RCC_OscConfig+0x26c>)
 8002b98:	681b      	ldr	r3, [r3, #0]
 8002b9a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002b9e:	2b00      	cmp	r3, #0
 8002ba0:	d0f0      	beq.n	8002b84 <HAL_RCC_OscConfig+0xe4>
 8002ba2:	e014      	b.n	8002bce <HAL_RCC_OscConfig+0x12e>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002ba4:	f7fe fff0 	bl	8001b88 <HAL_GetTick>
 8002ba8:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8002baa:	e008      	b.n	8002bbe <HAL_RCC_OscConfig+0x11e>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8002bac:	f7fe ffec 	bl	8001b88 <HAL_GetTick>
 8002bb0:	4602      	mov	r2, r0
 8002bb2:	693b      	ldr	r3, [r7, #16]
 8002bb4:	1ad3      	subs	r3, r2, r3
 8002bb6:	2b64      	cmp	r3, #100	; 0x64
 8002bb8:	d901      	bls.n	8002bbe <HAL_RCC_OscConfig+0x11e>
          {
            return HAL_TIMEOUT;
 8002bba:	2303      	movs	r3, #3
 8002bbc:	e1e6      	b.n	8002f8c <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8002bbe:	4b53      	ldr	r3, [pc, #332]	; (8002d0c <HAL_RCC_OscConfig+0x26c>)
 8002bc0:	681b      	ldr	r3, [r3, #0]
 8002bc2:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002bc6:	2b00      	cmp	r3, #0
 8002bc8:	d1f0      	bne.n	8002bac <HAL_RCC_OscConfig+0x10c>
 8002bca:	e000      	b.n	8002bce <HAL_RCC_OscConfig+0x12e>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8002bcc:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8002bce:	687b      	ldr	r3, [r7, #4]
 8002bd0:	681b      	ldr	r3, [r3, #0]
 8002bd2:	f003 0302 	and.w	r3, r3, #2
 8002bd6:	2b00      	cmp	r3, #0
 8002bd8:	d063      	beq.n	8002ca2 <HAL_RCC_OscConfig+0x202>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI)
 8002bda:	4b4c      	ldr	r3, [pc, #304]	; (8002d0c <HAL_RCC_OscConfig+0x26c>)
 8002bdc:	685b      	ldr	r3, [r3, #4]
 8002bde:	f003 030c 	and.w	r3, r3, #12
 8002be2:	2b00      	cmp	r3, #0
 8002be4:	d00b      	beq.n	8002bfe <HAL_RCC_OscConfig+0x15e>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI_DIV2)))
 8002be6:	4b49      	ldr	r3, [pc, #292]	; (8002d0c <HAL_RCC_OscConfig+0x26c>)
 8002be8:	685b      	ldr	r3, [r3, #4]
 8002bea:	f003 030c 	and.w	r3, r3, #12
 8002bee:	2b08      	cmp	r3, #8
 8002bf0:	d11c      	bne.n	8002c2c <HAL_RCC_OscConfig+0x18c>
 8002bf2:	4b46      	ldr	r3, [pc, #280]	; (8002d0c <HAL_RCC_OscConfig+0x26c>)
 8002bf4:	685b      	ldr	r3, [r3, #4]
 8002bf6:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8002bfa:	2b00      	cmp	r3, #0
 8002bfc:	d116      	bne.n	8002c2c <HAL_RCC_OscConfig+0x18c>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8002bfe:	4b43      	ldr	r3, [pc, #268]	; (8002d0c <HAL_RCC_OscConfig+0x26c>)
 8002c00:	681b      	ldr	r3, [r3, #0]
 8002c02:	f003 0302 	and.w	r3, r3, #2
 8002c06:	2b00      	cmp	r3, #0
 8002c08:	d005      	beq.n	8002c16 <HAL_RCC_OscConfig+0x176>
 8002c0a:	687b      	ldr	r3, [r7, #4]
 8002c0c:	691b      	ldr	r3, [r3, #16]
 8002c0e:	2b01      	cmp	r3, #1
 8002c10:	d001      	beq.n	8002c16 <HAL_RCC_OscConfig+0x176>
      {
        return HAL_ERROR;
 8002c12:	2301      	movs	r3, #1
 8002c14:	e1ba      	b.n	8002f8c <HAL_RCC_OscConfig+0x4ec>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8002c16:	4b3d      	ldr	r3, [pc, #244]	; (8002d0c <HAL_RCC_OscConfig+0x26c>)
 8002c18:	681b      	ldr	r3, [r3, #0]
 8002c1a:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8002c1e:	687b      	ldr	r3, [r7, #4]
 8002c20:	695b      	ldr	r3, [r3, #20]
 8002c22:	00db      	lsls	r3, r3, #3
 8002c24:	4939      	ldr	r1, [pc, #228]	; (8002d0c <HAL_RCC_OscConfig+0x26c>)
 8002c26:	4313      	orrs	r3, r2
 8002c28:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8002c2a:	e03a      	b.n	8002ca2 <HAL_RCC_OscConfig+0x202>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8002c2c:	687b      	ldr	r3, [r7, #4]
 8002c2e:	691b      	ldr	r3, [r3, #16]
 8002c30:	2b00      	cmp	r3, #0
 8002c32:	d020      	beq.n	8002c76 <HAL_RCC_OscConfig+0x1d6>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8002c34:	4b36      	ldr	r3, [pc, #216]	; (8002d10 <HAL_RCC_OscConfig+0x270>)
 8002c36:	2201      	movs	r2, #1
 8002c38:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002c3a:	f7fe ffa5 	bl	8001b88 <HAL_GetTick>
 8002c3e:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8002c40:	e008      	b.n	8002c54 <HAL_RCC_OscConfig+0x1b4>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8002c42:	f7fe ffa1 	bl	8001b88 <HAL_GetTick>
 8002c46:	4602      	mov	r2, r0
 8002c48:	693b      	ldr	r3, [r7, #16]
 8002c4a:	1ad3      	subs	r3, r2, r3
 8002c4c:	2b02      	cmp	r3, #2
 8002c4e:	d901      	bls.n	8002c54 <HAL_RCC_OscConfig+0x1b4>
          {
            return HAL_TIMEOUT;
 8002c50:	2303      	movs	r3, #3
 8002c52:	e19b      	b.n	8002f8c <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8002c54:	4b2d      	ldr	r3, [pc, #180]	; (8002d0c <HAL_RCC_OscConfig+0x26c>)
 8002c56:	681b      	ldr	r3, [r3, #0]
 8002c58:	f003 0302 	and.w	r3, r3, #2
 8002c5c:	2b00      	cmp	r3, #0
 8002c5e:	d0f0      	beq.n	8002c42 <HAL_RCC_OscConfig+0x1a2>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8002c60:	4b2a      	ldr	r3, [pc, #168]	; (8002d0c <HAL_RCC_OscConfig+0x26c>)
 8002c62:	681b      	ldr	r3, [r3, #0]
 8002c64:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8002c68:	687b      	ldr	r3, [r7, #4]
 8002c6a:	695b      	ldr	r3, [r3, #20]
 8002c6c:	00db      	lsls	r3, r3, #3
 8002c6e:	4927      	ldr	r1, [pc, #156]	; (8002d0c <HAL_RCC_OscConfig+0x26c>)
 8002c70:	4313      	orrs	r3, r2
 8002c72:	600b      	str	r3, [r1, #0]
 8002c74:	e015      	b.n	8002ca2 <HAL_RCC_OscConfig+0x202>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8002c76:	4b26      	ldr	r3, [pc, #152]	; (8002d10 <HAL_RCC_OscConfig+0x270>)
 8002c78:	2200      	movs	r2, #0
 8002c7a:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002c7c:	f7fe ff84 	bl	8001b88 <HAL_GetTick>
 8002c80:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8002c82:	e008      	b.n	8002c96 <HAL_RCC_OscConfig+0x1f6>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8002c84:	f7fe ff80 	bl	8001b88 <HAL_GetTick>
 8002c88:	4602      	mov	r2, r0
 8002c8a:	693b      	ldr	r3, [r7, #16]
 8002c8c:	1ad3      	subs	r3, r2, r3
 8002c8e:	2b02      	cmp	r3, #2
 8002c90:	d901      	bls.n	8002c96 <HAL_RCC_OscConfig+0x1f6>
          {
            return HAL_TIMEOUT;
 8002c92:	2303      	movs	r3, #3
 8002c94:	e17a      	b.n	8002f8c <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8002c96:	4b1d      	ldr	r3, [pc, #116]	; (8002d0c <HAL_RCC_OscConfig+0x26c>)
 8002c98:	681b      	ldr	r3, [r3, #0]
 8002c9a:	f003 0302 	and.w	r3, r3, #2
 8002c9e:	2b00      	cmp	r3, #0
 8002ca0:	d1f0      	bne.n	8002c84 <HAL_RCC_OscConfig+0x1e4>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8002ca2:	687b      	ldr	r3, [r7, #4]
 8002ca4:	681b      	ldr	r3, [r3, #0]
 8002ca6:	f003 0308 	and.w	r3, r3, #8
 8002caa:	2b00      	cmp	r3, #0
 8002cac:	d03a      	beq.n	8002d24 <HAL_RCC_OscConfig+0x284>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if (RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8002cae:	687b      	ldr	r3, [r7, #4]
 8002cb0:	699b      	ldr	r3, [r3, #24]
 8002cb2:	2b00      	cmp	r3, #0
 8002cb4:	d019      	beq.n	8002cea <HAL_RCC_OscConfig+0x24a>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8002cb6:	4b17      	ldr	r3, [pc, #92]	; (8002d14 <HAL_RCC_OscConfig+0x274>)
 8002cb8:	2201      	movs	r2, #1
 8002cba:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8002cbc:	f7fe ff64 	bl	8001b88 <HAL_GetTick>
 8002cc0:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8002cc2:	e008      	b.n	8002cd6 <HAL_RCC_OscConfig+0x236>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8002cc4:	f7fe ff60 	bl	8001b88 <HAL_GetTick>
 8002cc8:	4602      	mov	r2, r0
 8002cca:	693b      	ldr	r3, [r7, #16]
 8002ccc:	1ad3      	subs	r3, r2, r3
 8002cce:	2b02      	cmp	r3, #2
 8002cd0:	d901      	bls.n	8002cd6 <HAL_RCC_OscConfig+0x236>
        {
          return HAL_TIMEOUT;
 8002cd2:	2303      	movs	r3, #3
 8002cd4:	e15a      	b.n	8002f8c <HAL_RCC_OscConfig+0x4ec>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8002cd6:	4b0d      	ldr	r3, [pc, #52]	; (8002d0c <HAL_RCC_OscConfig+0x26c>)
 8002cd8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002cda:	f003 0302 	and.w	r3, r3, #2
 8002cde:	2b00      	cmp	r3, #0
 8002ce0:	d0f0      	beq.n	8002cc4 <HAL_RCC_OscConfig+0x224>
        }
      }
      /*  To have a fully stabilized clock in the specified range, a software delay of 1ms
          should be added.*/
      RCC_Delay(1);
 8002ce2:	2001      	movs	r0, #1
 8002ce4:	f000 fab8 	bl	8003258 <RCC_Delay>
 8002ce8:	e01c      	b.n	8002d24 <HAL_RCC_OscConfig+0x284>
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8002cea:	4b0a      	ldr	r3, [pc, #40]	; (8002d14 <HAL_RCC_OscConfig+0x274>)
 8002cec:	2200      	movs	r2, #0
 8002cee:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8002cf0:	f7fe ff4a 	bl	8001b88 <HAL_GetTick>
 8002cf4:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8002cf6:	e00f      	b.n	8002d18 <HAL_RCC_OscConfig+0x278>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8002cf8:	f7fe ff46 	bl	8001b88 <HAL_GetTick>
 8002cfc:	4602      	mov	r2, r0
 8002cfe:	693b      	ldr	r3, [r7, #16]
 8002d00:	1ad3      	subs	r3, r2, r3
 8002d02:	2b02      	cmp	r3, #2
 8002d04:	d908      	bls.n	8002d18 <HAL_RCC_OscConfig+0x278>
        {
          return HAL_TIMEOUT;
 8002d06:	2303      	movs	r3, #3
 8002d08:	e140      	b.n	8002f8c <HAL_RCC_OscConfig+0x4ec>
 8002d0a:	bf00      	nop
 8002d0c:	40021000 	.word	0x40021000
 8002d10:	42420000 	.word	0x42420000
 8002d14:	42420480 	.word	0x42420480
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8002d18:	4b9e      	ldr	r3, [pc, #632]	; (8002f94 <HAL_RCC_OscConfig+0x4f4>)
 8002d1a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002d1c:	f003 0302 	and.w	r3, r3, #2
 8002d20:	2b00      	cmp	r3, #0
 8002d22:	d1e9      	bne.n	8002cf8 <HAL_RCC_OscConfig+0x258>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8002d24:	687b      	ldr	r3, [r7, #4]
 8002d26:	681b      	ldr	r3, [r3, #0]
 8002d28:	f003 0304 	and.w	r3, r3, #4
 8002d2c:	2b00      	cmp	r3, #0
 8002d2e:	f000 80a6 	beq.w	8002e7e <HAL_RCC_OscConfig+0x3de>
  {
    FlagStatus       pwrclkchanged = RESET;
 8002d32:	2300      	movs	r3, #0
 8002d34:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 8002d36:	4b97      	ldr	r3, [pc, #604]	; (8002f94 <HAL_RCC_OscConfig+0x4f4>)
 8002d38:	69db      	ldr	r3, [r3, #28]
 8002d3a:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002d3e:	2b00      	cmp	r3, #0
 8002d40:	d10d      	bne.n	8002d5e <HAL_RCC_OscConfig+0x2be>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8002d42:	4b94      	ldr	r3, [pc, #592]	; (8002f94 <HAL_RCC_OscConfig+0x4f4>)
 8002d44:	69db      	ldr	r3, [r3, #28]
 8002d46:	4a93      	ldr	r2, [pc, #588]	; (8002f94 <HAL_RCC_OscConfig+0x4f4>)
 8002d48:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8002d4c:	61d3      	str	r3, [r2, #28]
 8002d4e:	4b91      	ldr	r3, [pc, #580]	; (8002f94 <HAL_RCC_OscConfig+0x4f4>)
 8002d50:	69db      	ldr	r3, [r3, #28]
 8002d52:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002d56:	60bb      	str	r3, [r7, #8]
 8002d58:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8002d5a:	2301      	movs	r3, #1
 8002d5c:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002d5e:	4b8e      	ldr	r3, [pc, #568]	; (8002f98 <HAL_RCC_OscConfig+0x4f8>)
 8002d60:	681b      	ldr	r3, [r3, #0]
 8002d62:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8002d66:	2b00      	cmp	r3, #0
 8002d68:	d118      	bne.n	8002d9c <HAL_RCC_OscConfig+0x2fc>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8002d6a:	4b8b      	ldr	r3, [pc, #556]	; (8002f98 <HAL_RCC_OscConfig+0x4f8>)
 8002d6c:	681b      	ldr	r3, [r3, #0]
 8002d6e:	4a8a      	ldr	r2, [pc, #552]	; (8002f98 <HAL_RCC_OscConfig+0x4f8>)
 8002d70:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8002d74:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8002d76:	f7fe ff07 	bl	8001b88 <HAL_GetTick>
 8002d7a:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002d7c:	e008      	b.n	8002d90 <HAL_RCC_OscConfig+0x2f0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8002d7e:	f7fe ff03 	bl	8001b88 <HAL_GetTick>
 8002d82:	4602      	mov	r2, r0
 8002d84:	693b      	ldr	r3, [r7, #16]
 8002d86:	1ad3      	subs	r3, r2, r3
 8002d88:	2b64      	cmp	r3, #100	; 0x64
 8002d8a:	d901      	bls.n	8002d90 <HAL_RCC_OscConfig+0x2f0>
        {
          return HAL_TIMEOUT;
 8002d8c:	2303      	movs	r3, #3
 8002d8e:	e0fd      	b.n	8002f8c <HAL_RCC_OscConfig+0x4ec>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002d90:	4b81      	ldr	r3, [pc, #516]	; (8002f98 <HAL_RCC_OscConfig+0x4f8>)
 8002d92:	681b      	ldr	r3, [r3, #0]
 8002d94:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8002d98:	2b00      	cmp	r3, #0
 8002d9a:	d0f0      	beq.n	8002d7e <HAL_RCC_OscConfig+0x2de>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8002d9c:	687b      	ldr	r3, [r7, #4]
 8002d9e:	68db      	ldr	r3, [r3, #12]
 8002da0:	2b01      	cmp	r3, #1
 8002da2:	d106      	bne.n	8002db2 <HAL_RCC_OscConfig+0x312>
 8002da4:	4b7b      	ldr	r3, [pc, #492]	; (8002f94 <HAL_RCC_OscConfig+0x4f4>)
 8002da6:	6a1b      	ldr	r3, [r3, #32]
 8002da8:	4a7a      	ldr	r2, [pc, #488]	; (8002f94 <HAL_RCC_OscConfig+0x4f4>)
 8002daa:	f043 0301 	orr.w	r3, r3, #1
 8002dae:	6213      	str	r3, [r2, #32]
 8002db0:	e02d      	b.n	8002e0e <HAL_RCC_OscConfig+0x36e>
 8002db2:	687b      	ldr	r3, [r7, #4]
 8002db4:	68db      	ldr	r3, [r3, #12]
 8002db6:	2b00      	cmp	r3, #0
 8002db8:	d10c      	bne.n	8002dd4 <HAL_RCC_OscConfig+0x334>
 8002dba:	4b76      	ldr	r3, [pc, #472]	; (8002f94 <HAL_RCC_OscConfig+0x4f4>)
 8002dbc:	6a1b      	ldr	r3, [r3, #32]
 8002dbe:	4a75      	ldr	r2, [pc, #468]	; (8002f94 <HAL_RCC_OscConfig+0x4f4>)
 8002dc0:	f023 0301 	bic.w	r3, r3, #1
 8002dc4:	6213      	str	r3, [r2, #32]
 8002dc6:	4b73      	ldr	r3, [pc, #460]	; (8002f94 <HAL_RCC_OscConfig+0x4f4>)
 8002dc8:	6a1b      	ldr	r3, [r3, #32]
 8002dca:	4a72      	ldr	r2, [pc, #456]	; (8002f94 <HAL_RCC_OscConfig+0x4f4>)
 8002dcc:	f023 0304 	bic.w	r3, r3, #4
 8002dd0:	6213      	str	r3, [r2, #32]
 8002dd2:	e01c      	b.n	8002e0e <HAL_RCC_OscConfig+0x36e>
 8002dd4:	687b      	ldr	r3, [r7, #4]
 8002dd6:	68db      	ldr	r3, [r3, #12]
 8002dd8:	2b05      	cmp	r3, #5
 8002dda:	d10c      	bne.n	8002df6 <HAL_RCC_OscConfig+0x356>
 8002ddc:	4b6d      	ldr	r3, [pc, #436]	; (8002f94 <HAL_RCC_OscConfig+0x4f4>)
 8002dde:	6a1b      	ldr	r3, [r3, #32]
 8002de0:	4a6c      	ldr	r2, [pc, #432]	; (8002f94 <HAL_RCC_OscConfig+0x4f4>)
 8002de2:	f043 0304 	orr.w	r3, r3, #4
 8002de6:	6213      	str	r3, [r2, #32]
 8002de8:	4b6a      	ldr	r3, [pc, #424]	; (8002f94 <HAL_RCC_OscConfig+0x4f4>)
 8002dea:	6a1b      	ldr	r3, [r3, #32]
 8002dec:	4a69      	ldr	r2, [pc, #420]	; (8002f94 <HAL_RCC_OscConfig+0x4f4>)
 8002dee:	f043 0301 	orr.w	r3, r3, #1
 8002df2:	6213      	str	r3, [r2, #32]
 8002df4:	e00b      	b.n	8002e0e <HAL_RCC_OscConfig+0x36e>
 8002df6:	4b67      	ldr	r3, [pc, #412]	; (8002f94 <HAL_RCC_OscConfig+0x4f4>)
 8002df8:	6a1b      	ldr	r3, [r3, #32]
 8002dfa:	4a66      	ldr	r2, [pc, #408]	; (8002f94 <HAL_RCC_OscConfig+0x4f4>)
 8002dfc:	f023 0301 	bic.w	r3, r3, #1
 8002e00:	6213      	str	r3, [r2, #32]
 8002e02:	4b64      	ldr	r3, [pc, #400]	; (8002f94 <HAL_RCC_OscConfig+0x4f4>)
 8002e04:	6a1b      	ldr	r3, [r3, #32]
 8002e06:	4a63      	ldr	r2, [pc, #396]	; (8002f94 <HAL_RCC_OscConfig+0x4f4>)
 8002e08:	f023 0304 	bic.w	r3, r3, #4
 8002e0c:	6213      	str	r3, [r2, #32]
    /* Check the LSE State */
    if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8002e0e:	687b      	ldr	r3, [r7, #4]
 8002e10:	68db      	ldr	r3, [r3, #12]
 8002e12:	2b00      	cmp	r3, #0
 8002e14:	d015      	beq.n	8002e42 <HAL_RCC_OscConfig+0x3a2>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8002e16:	f7fe feb7 	bl	8001b88 <HAL_GetTick>
 8002e1a:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8002e1c:	e00a      	b.n	8002e34 <HAL_RCC_OscConfig+0x394>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8002e1e:	f7fe feb3 	bl	8001b88 <HAL_GetTick>
 8002e22:	4602      	mov	r2, r0
 8002e24:	693b      	ldr	r3, [r7, #16]
 8002e26:	1ad3      	subs	r3, r2, r3
 8002e28:	f241 3288 	movw	r2, #5000	; 0x1388
 8002e2c:	4293      	cmp	r3, r2
 8002e2e:	d901      	bls.n	8002e34 <HAL_RCC_OscConfig+0x394>
        {
          return HAL_TIMEOUT;
 8002e30:	2303      	movs	r3, #3
 8002e32:	e0ab      	b.n	8002f8c <HAL_RCC_OscConfig+0x4ec>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8002e34:	4b57      	ldr	r3, [pc, #348]	; (8002f94 <HAL_RCC_OscConfig+0x4f4>)
 8002e36:	6a1b      	ldr	r3, [r3, #32]
 8002e38:	f003 0302 	and.w	r3, r3, #2
 8002e3c:	2b00      	cmp	r3, #0
 8002e3e:	d0ee      	beq.n	8002e1e <HAL_RCC_OscConfig+0x37e>
 8002e40:	e014      	b.n	8002e6c <HAL_RCC_OscConfig+0x3cc>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8002e42:	f7fe fea1 	bl	8001b88 <HAL_GetTick>
 8002e46:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8002e48:	e00a      	b.n	8002e60 <HAL_RCC_OscConfig+0x3c0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8002e4a:	f7fe fe9d 	bl	8001b88 <HAL_GetTick>
 8002e4e:	4602      	mov	r2, r0
 8002e50:	693b      	ldr	r3, [r7, #16]
 8002e52:	1ad3      	subs	r3, r2, r3
 8002e54:	f241 3288 	movw	r2, #5000	; 0x1388
 8002e58:	4293      	cmp	r3, r2
 8002e5a:	d901      	bls.n	8002e60 <HAL_RCC_OscConfig+0x3c0>
        {
          return HAL_TIMEOUT;
 8002e5c:	2303      	movs	r3, #3
 8002e5e:	e095      	b.n	8002f8c <HAL_RCC_OscConfig+0x4ec>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8002e60:	4b4c      	ldr	r3, [pc, #304]	; (8002f94 <HAL_RCC_OscConfig+0x4f4>)
 8002e62:	6a1b      	ldr	r3, [r3, #32]
 8002e64:	f003 0302 	and.w	r3, r3, #2
 8002e68:	2b00      	cmp	r3, #0
 8002e6a:	d1ee      	bne.n	8002e4a <HAL_RCC_OscConfig+0x3aa>
        }
      }
    }

    /* Require to disable power clock if necessary */
    if (pwrclkchanged == SET)
 8002e6c:	7dfb      	ldrb	r3, [r7, #23]
 8002e6e:	2b01      	cmp	r3, #1
 8002e70:	d105      	bne.n	8002e7e <HAL_RCC_OscConfig+0x3de>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8002e72:	4b48      	ldr	r3, [pc, #288]	; (8002f94 <HAL_RCC_OscConfig+0x4f4>)
 8002e74:	69db      	ldr	r3, [r3, #28]
 8002e76:	4a47      	ldr	r2, [pc, #284]	; (8002f94 <HAL_RCC_OscConfig+0x4f4>)
 8002e78:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8002e7c:	61d3      	str	r3, [r2, #28]

#endif /* RCC_CR_PLL2ON */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8002e7e:	687b      	ldr	r3, [r7, #4]
 8002e80:	69db      	ldr	r3, [r3, #28]
 8002e82:	2b00      	cmp	r3, #0
 8002e84:	f000 8081 	beq.w	8002f8a <HAL_RCC_OscConfig+0x4ea>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8002e88:	4b42      	ldr	r3, [pc, #264]	; (8002f94 <HAL_RCC_OscConfig+0x4f4>)
 8002e8a:	685b      	ldr	r3, [r3, #4]
 8002e8c:	f003 030c 	and.w	r3, r3, #12
 8002e90:	2b08      	cmp	r3, #8
 8002e92:	d061      	beq.n	8002f58 <HAL_RCC_OscConfig+0x4b8>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8002e94:	687b      	ldr	r3, [r7, #4]
 8002e96:	69db      	ldr	r3, [r3, #28]
 8002e98:	2b02      	cmp	r3, #2
 8002e9a:	d146      	bne.n	8002f2a <HAL_RCC_OscConfig+0x48a>
        /* Check the parameters */
        assert_param(IS_RCC_PLLSOURCE(RCC_OscInitStruct->PLL.PLLSource));
        assert_param(IS_RCC_PLL_MUL(RCC_OscInitStruct->PLL.PLLMUL));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8002e9c:	4b3f      	ldr	r3, [pc, #252]	; (8002f9c <HAL_RCC_OscConfig+0x4fc>)
 8002e9e:	2200      	movs	r2, #0
 8002ea0:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002ea2:	f7fe fe71 	bl	8001b88 <HAL_GetTick>
 8002ea6:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8002ea8:	e008      	b.n	8002ebc <HAL_RCC_OscConfig+0x41c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8002eaa:	f7fe fe6d 	bl	8001b88 <HAL_GetTick>
 8002eae:	4602      	mov	r2, r0
 8002eb0:	693b      	ldr	r3, [r7, #16]
 8002eb2:	1ad3      	subs	r3, r2, r3
 8002eb4:	2b02      	cmp	r3, #2
 8002eb6:	d901      	bls.n	8002ebc <HAL_RCC_OscConfig+0x41c>
          {
            return HAL_TIMEOUT;
 8002eb8:	2303      	movs	r3, #3
 8002eba:	e067      	b.n	8002f8c <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8002ebc:	4b35      	ldr	r3, [pc, #212]	; (8002f94 <HAL_RCC_OscConfig+0x4f4>)
 8002ebe:	681b      	ldr	r3, [r3, #0]
 8002ec0:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8002ec4:	2b00      	cmp	r3, #0
 8002ec6:	d1f0      	bne.n	8002eaa <HAL_RCC_OscConfig+0x40a>
          }
        }

        /* Configure the HSE prediv factor --------------------------------*/
        /* It can be written only when the PLL is disabled. Not used in PLL source is different than HSE */
        if (RCC_OscInitStruct->PLL.PLLSource == RCC_PLLSOURCE_HSE)
 8002ec8:	687b      	ldr	r3, [r7, #4]
 8002eca:	6a1b      	ldr	r3, [r3, #32]
 8002ecc:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8002ed0:	d108      	bne.n	8002ee4 <HAL_RCC_OscConfig+0x444>
          /* Set PREDIV1 source */
          SET_BIT(RCC->CFGR2, RCC_OscInitStruct->Prediv1Source);
#endif /* RCC_CFGR2_PREDIV1SRC */

          /* Set PREDIV1 Value */
          __HAL_RCC_HSE_PREDIV_CONFIG(RCC_OscInitStruct->HSEPredivValue);
 8002ed2:	4b30      	ldr	r3, [pc, #192]	; (8002f94 <HAL_RCC_OscConfig+0x4f4>)
 8002ed4:	685b      	ldr	r3, [r3, #4]
 8002ed6:	f423 3200 	bic.w	r2, r3, #131072	; 0x20000
 8002eda:	687b      	ldr	r3, [r7, #4]
 8002edc:	689b      	ldr	r3, [r3, #8]
 8002ede:	492d      	ldr	r1, [pc, #180]	; (8002f94 <HAL_RCC_OscConfig+0x4f4>)
 8002ee0:	4313      	orrs	r3, r2
 8002ee2:	604b      	str	r3, [r1, #4]
        }

        /* Configure the main PLL clock source and multiplication factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8002ee4:	4b2b      	ldr	r3, [pc, #172]	; (8002f94 <HAL_RCC_OscConfig+0x4f4>)
 8002ee6:	685b      	ldr	r3, [r3, #4]
 8002ee8:	f423 1274 	bic.w	r2, r3, #3997696	; 0x3d0000
 8002eec:	687b      	ldr	r3, [r7, #4]
 8002eee:	6a19      	ldr	r1, [r3, #32]
 8002ef0:	687b      	ldr	r3, [r7, #4]
 8002ef2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002ef4:	430b      	orrs	r3, r1
 8002ef6:	4927      	ldr	r1, [pc, #156]	; (8002f94 <HAL_RCC_OscConfig+0x4f4>)
 8002ef8:	4313      	orrs	r3, r2
 8002efa:	604b      	str	r3, [r1, #4]
                             RCC_OscInitStruct->PLL.PLLMUL);
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8002efc:	4b27      	ldr	r3, [pc, #156]	; (8002f9c <HAL_RCC_OscConfig+0x4fc>)
 8002efe:	2201      	movs	r2, #1
 8002f00:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002f02:	f7fe fe41 	bl	8001b88 <HAL_GetTick>
 8002f06:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8002f08:	e008      	b.n	8002f1c <HAL_RCC_OscConfig+0x47c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8002f0a:	f7fe fe3d 	bl	8001b88 <HAL_GetTick>
 8002f0e:	4602      	mov	r2, r0
 8002f10:	693b      	ldr	r3, [r7, #16]
 8002f12:	1ad3      	subs	r3, r2, r3
 8002f14:	2b02      	cmp	r3, #2
 8002f16:	d901      	bls.n	8002f1c <HAL_RCC_OscConfig+0x47c>
          {
            return HAL_TIMEOUT;
 8002f18:	2303      	movs	r3, #3
 8002f1a:	e037      	b.n	8002f8c <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8002f1c:	4b1d      	ldr	r3, [pc, #116]	; (8002f94 <HAL_RCC_OscConfig+0x4f4>)
 8002f1e:	681b      	ldr	r3, [r3, #0]
 8002f20:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8002f24:	2b00      	cmp	r3, #0
 8002f26:	d0f0      	beq.n	8002f0a <HAL_RCC_OscConfig+0x46a>
 8002f28:	e02f      	b.n	8002f8a <HAL_RCC_OscConfig+0x4ea>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8002f2a:	4b1c      	ldr	r3, [pc, #112]	; (8002f9c <HAL_RCC_OscConfig+0x4fc>)
 8002f2c:	2200      	movs	r2, #0
 8002f2e:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002f30:	f7fe fe2a 	bl	8001b88 <HAL_GetTick>
 8002f34:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8002f36:	e008      	b.n	8002f4a <HAL_RCC_OscConfig+0x4aa>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8002f38:	f7fe fe26 	bl	8001b88 <HAL_GetTick>
 8002f3c:	4602      	mov	r2, r0
 8002f3e:	693b      	ldr	r3, [r7, #16]
 8002f40:	1ad3      	subs	r3, r2, r3
 8002f42:	2b02      	cmp	r3, #2
 8002f44:	d901      	bls.n	8002f4a <HAL_RCC_OscConfig+0x4aa>
          {
            return HAL_TIMEOUT;
 8002f46:	2303      	movs	r3, #3
 8002f48:	e020      	b.n	8002f8c <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8002f4a:	4b12      	ldr	r3, [pc, #72]	; (8002f94 <HAL_RCC_OscConfig+0x4f4>)
 8002f4c:	681b      	ldr	r3, [r3, #0]
 8002f4e:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8002f52:	2b00      	cmp	r3, #0
 8002f54:	d1f0      	bne.n	8002f38 <HAL_RCC_OscConfig+0x498>
 8002f56:	e018      	b.n	8002f8a <HAL_RCC_OscConfig+0x4ea>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8002f58:	687b      	ldr	r3, [r7, #4]
 8002f5a:	69db      	ldr	r3, [r3, #28]
 8002f5c:	2b01      	cmp	r3, #1
 8002f5e:	d101      	bne.n	8002f64 <HAL_RCC_OscConfig+0x4c4>
      {
        return HAL_ERROR;
 8002f60:	2301      	movs	r3, #1
 8002f62:	e013      	b.n	8002f8c <HAL_RCC_OscConfig+0x4ec>
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->CFGR;
 8002f64:	4b0b      	ldr	r3, [pc, #44]	; (8002f94 <HAL_RCC_OscConfig+0x4f4>)
 8002f66:	685b      	ldr	r3, [r3, #4]
 8002f68:	60fb      	str	r3, [r7, #12]
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8002f6a:	68fb      	ldr	r3, [r7, #12]
 8002f6c:	f403 3280 	and.w	r2, r3, #65536	; 0x10000
 8002f70:	687b      	ldr	r3, [r7, #4]
 8002f72:	6a1b      	ldr	r3, [r3, #32]
 8002f74:	429a      	cmp	r2, r3
 8002f76:	d106      	bne.n	8002f86 <HAL_RCC_OscConfig+0x4e6>
            (READ_BIT(pll_config, RCC_CFGR_PLLMULL) != RCC_OscInitStruct->PLL.PLLMUL))
 8002f78:	68fb      	ldr	r3, [r7, #12]
 8002f7a:	f403 1270 	and.w	r2, r3, #3932160	; 0x3c0000
 8002f7e:	687b      	ldr	r3, [r7, #4]
 8002f80:	6a5b      	ldr	r3, [r3, #36]	; 0x24
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8002f82:	429a      	cmp	r2, r3
 8002f84:	d001      	beq.n	8002f8a <HAL_RCC_OscConfig+0x4ea>
        {
          return HAL_ERROR;
 8002f86:	2301      	movs	r3, #1
 8002f88:	e000      	b.n	8002f8c <HAL_RCC_OscConfig+0x4ec>
        }
      }
    }
  }

  return HAL_OK;
 8002f8a:	2300      	movs	r3, #0
}
 8002f8c:	4618      	mov	r0, r3
 8002f8e:	3718      	adds	r7, #24
 8002f90:	46bd      	mov	sp, r7
 8002f92:	bd80      	pop	{r7, pc}
 8002f94:	40021000 	.word	0x40021000
 8002f98:	40007000 	.word	0x40007000
 8002f9c:	42420060 	.word	0x42420060

08002fa0 <HAL_RCC_ClockConfig>:
  *         You can use @ref HAL_RCC_GetClockConfig() function to know which clock is
  *         currently used as system clock source.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8002fa0:	b580      	push	{r7, lr}
 8002fa2:	b084      	sub	sp, #16
 8002fa4:	af00      	add	r7, sp, #0
 8002fa6:	6078      	str	r0, [r7, #4]
 8002fa8:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 8002faa:	687b      	ldr	r3, [r7, #4]
 8002fac:	2b00      	cmp	r3, #0
 8002fae:	d101      	bne.n	8002fb4 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8002fb0:	2301      	movs	r3, #1
 8002fb2:	e0d0      	b.n	8003156 <HAL_RCC_ClockConfig+0x1b6>
  must be correctly programmed according to the frequency of the CPU clock
    (HCLK) of the device. */

#if defined(FLASH_ACR_LATENCY)
  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8002fb4:	4b6a      	ldr	r3, [pc, #424]	; (8003160 <HAL_RCC_ClockConfig+0x1c0>)
 8002fb6:	681b      	ldr	r3, [r3, #0]
 8002fb8:	f003 0307 	and.w	r3, r3, #7
 8002fbc:	683a      	ldr	r2, [r7, #0]
 8002fbe:	429a      	cmp	r2, r3
 8002fc0:	d910      	bls.n	8002fe4 <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8002fc2:	4b67      	ldr	r3, [pc, #412]	; (8003160 <HAL_RCC_ClockConfig+0x1c0>)
 8002fc4:	681b      	ldr	r3, [r3, #0]
 8002fc6:	f023 0207 	bic.w	r2, r3, #7
 8002fca:	4965      	ldr	r1, [pc, #404]	; (8003160 <HAL_RCC_ClockConfig+0x1c0>)
 8002fcc:	683b      	ldr	r3, [r7, #0]
 8002fce:	4313      	orrs	r3, r2
 8002fd0:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8002fd2:	4b63      	ldr	r3, [pc, #396]	; (8003160 <HAL_RCC_ClockConfig+0x1c0>)
 8002fd4:	681b      	ldr	r3, [r3, #0]
 8002fd6:	f003 0307 	and.w	r3, r3, #7
 8002fda:	683a      	ldr	r2, [r7, #0]
 8002fdc:	429a      	cmp	r2, r3
 8002fde:	d001      	beq.n	8002fe4 <HAL_RCC_ClockConfig+0x44>
  {
    return HAL_ERROR;
 8002fe0:	2301      	movs	r3, #1
 8002fe2:	e0b8      	b.n	8003156 <HAL_RCC_ClockConfig+0x1b6>
  }
}

#endif /* FLASH_ACR_LATENCY */
/*-------------------------- HCLK Configuration --------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8002fe4:	687b      	ldr	r3, [r7, #4]
 8002fe6:	681b      	ldr	r3, [r3, #0]
 8002fe8:	f003 0302 	and.w	r3, r3, #2
 8002fec:	2b00      	cmp	r3, #0
 8002fee:	d020      	beq.n	8003032 <HAL_RCC_ClockConfig+0x92>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
    a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8002ff0:	687b      	ldr	r3, [r7, #4]
 8002ff2:	681b      	ldr	r3, [r3, #0]
 8002ff4:	f003 0304 	and.w	r3, r3, #4
 8002ff8:	2b00      	cmp	r3, #0
 8002ffa:	d005      	beq.n	8003008 <HAL_RCC_ClockConfig+0x68>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8002ffc:	4b59      	ldr	r3, [pc, #356]	; (8003164 <HAL_RCC_ClockConfig+0x1c4>)
 8002ffe:	685b      	ldr	r3, [r3, #4]
 8003000:	4a58      	ldr	r2, [pc, #352]	; (8003164 <HAL_RCC_ClockConfig+0x1c4>)
 8003002:	f443 63e0 	orr.w	r3, r3, #1792	; 0x700
 8003006:	6053      	str	r3, [r2, #4]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8003008:	687b      	ldr	r3, [r7, #4]
 800300a:	681b      	ldr	r3, [r3, #0]
 800300c:	f003 0308 	and.w	r3, r3, #8
 8003010:	2b00      	cmp	r3, #0
 8003012:	d005      	beq.n	8003020 <HAL_RCC_ClockConfig+0x80>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8003014:	4b53      	ldr	r3, [pc, #332]	; (8003164 <HAL_RCC_ClockConfig+0x1c4>)
 8003016:	685b      	ldr	r3, [r3, #4]
 8003018:	4a52      	ldr	r2, [pc, #328]	; (8003164 <HAL_RCC_ClockConfig+0x1c4>)
 800301a:	f443 5360 	orr.w	r3, r3, #14336	; 0x3800
 800301e:	6053      	str	r3, [r2, #4]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8003020:	4b50      	ldr	r3, [pc, #320]	; (8003164 <HAL_RCC_ClockConfig+0x1c4>)
 8003022:	685b      	ldr	r3, [r3, #4]
 8003024:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8003028:	687b      	ldr	r3, [r7, #4]
 800302a:	689b      	ldr	r3, [r3, #8]
 800302c:	494d      	ldr	r1, [pc, #308]	; (8003164 <HAL_RCC_ClockConfig+0x1c4>)
 800302e:	4313      	orrs	r3, r2
 8003030:	604b      	str	r3, [r1, #4]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8003032:	687b      	ldr	r3, [r7, #4]
 8003034:	681b      	ldr	r3, [r3, #0]
 8003036:	f003 0301 	and.w	r3, r3, #1
 800303a:	2b00      	cmp	r3, #0
 800303c:	d040      	beq.n	80030c0 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 800303e:	687b      	ldr	r3, [r7, #4]
 8003040:	685b      	ldr	r3, [r3, #4]
 8003042:	2b01      	cmp	r3, #1
 8003044:	d107      	bne.n	8003056 <HAL_RCC_ClockConfig+0xb6>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8003046:	4b47      	ldr	r3, [pc, #284]	; (8003164 <HAL_RCC_ClockConfig+0x1c4>)
 8003048:	681b      	ldr	r3, [r3, #0]
 800304a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800304e:	2b00      	cmp	r3, #0
 8003050:	d115      	bne.n	800307e <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8003052:	2301      	movs	r3, #1
 8003054:	e07f      	b.n	8003156 <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8003056:	687b      	ldr	r3, [r7, #4]
 8003058:	685b      	ldr	r3, [r3, #4]
 800305a:	2b02      	cmp	r3, #2
 800305c:	d107      	bne.n	800306e <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 800305e:	4b41      	ldr	r3, [pc, #260]	; (8003164 <HAL_RCC_ClockConfig+0x1c4>)
 8003060:	681b      	ldr	r3, [r3, #0]
 8003062:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8003066:	2b00      	cmp	r3, #0
 8003068:	d109      	bne.n	800307e <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800306a:	2301      	movs	r3, #1
 800306c:	e073      	b.n	8003156 <HAL_RCC_ClockConfig+0x1b6>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800306e:	4b3d      	ldr	r3, [pc, #244]	; (8003164 <HAL_RCC_ClockConfig+0x1c4>)
 8003070:	681b      	ldr	r3, [r3, #0]
 8003072:	f003 0302 	and.w	r3, r3, #2
 8003076:	2b00      	cmp	r3, #0
 8003078:	d101      	bne.n	800307e <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800307a:	2301      	movs	r3, #1
 800307c:	e06b      	b.n	8003156 <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 800307e:	4b39      	ldr	r3, [pc, #228]	; (8003164 <HAL_RCC_ClockConfig+0x1c4>)
 8003080:	685b      	ldr	r3, [r3, #4]
 8003082:	f023 0203 	bic.w	r2, r3, #3
 8003086:	687b      	ldr	r3, [r7, #4]
 8003088:	685b      	ldr	r3, [r3, #4]
 800308a:	4936      	ldr	r1, [pc, #216]	; (8003164 <HAL_RCC_ClockConfig+0x1c4>)
 800308c:	4313      	orrs	r3, r2
 800308e:	604b      	str	r3, [r1, #4]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8003090:	f7fe fd7a 	bl	8001b88 <HAL_GetTick>
 8003094:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8003096:	e00a      	b.n	80030ae <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8003098:	f7fe fd76 	bl	8001b88 <HAL_GetTick>
 800309c:	4602      	mov	r2, r0
 800309e:	68fb      	ldr	r3, [r7, #12]
 80030a0:	1ad3      	subs	r3, r2, r3
 80030a2:	f241 3288 	movw	r2, #5000	; 0x1388
 80030a6:	4293      	cmp	r3, r2
 80030a8:	d901      	bls.n	80030ae <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 80030aa:	2303      	movs	r3, #3
 80030ac:	e053      	b.n	8003156 <HAL_RCC_ClockConfig+0x1b6>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80030ae:	4b2d      	ldr	r3, [pc, #180]	; (8003164 <HAL_RCC_ClockConfig+0x1c4>)
 80030b0:	685b      	ldr	r3, [r3, #4]
 80030b2:	f003 020c 	and.w	r2, r3, #12
 80030b6:	687b      	ldr	r3, [r7, #4]
 80030b8:	685b      	ldr	r3, [r3, #4]
 80030ba:	009b      	lsls	r3, r3, #2
 80030bc:	429a      	cmp	r2, r3
 80030be:	d1eb      	bne.n	8003098 <HAL_RCC_ClockConfig+0xf8>
    }
  }

#if defined(FLASH_ACR_LATENCY)
  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 80030c0:	4b27      	ldr	r3, [pc, #156]	; (8003160 <HAL_RCC_ClockConfig+0x1c0>)
 80030c2:	681b      	ldr	r3, [r3, #0]
 80030c4:	f003 0307 	and.w	r3, r3, #7
 80030c8:	683a      	ldr	r2, [r7, #0]
 80030ca:	429a      	cmp	r2, r3
 80030cc:	d210      	bcs.n	80030f0 <HAL_RCC_ClockConfig+0x150>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80030ce:	4b24      	ldr	r3, [pc, #144]	; (8003160 <HAL_RCC_ClockConfig+0x1c0>)
 80030d0:	681b      	ldr	r3, [r3, #0]
 80030d2:	f023 0207 	bic.w	r2, r3, #7
 80030d6:	4922      	ldr	r1, [pc, #136]	; (8003160 <HAL_RCC_ClockConfig+0x1c0>)
 80030d8:	683b      	ldr	r3, [r7, #0]
 80030da:	4313      	orrs	r3, r2
 80030dc:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 80030de:	4b20      	ldr	r3, [pc, #128]	; (8003160 <HAL_RCC_ClockConfig+0x1c0>)
 80030e0:	681b      	ldr	r3, [r3, #0]
 80030e2:	f003 0307 	and.w	r3, r3, #7
 80030e6:	683a      	ldr	r2, [r7, #0]
 80030e8:	429a      	cmp	r2, r3
 80030ea:	d001      	beq.n	80030f0 <HAL_RCC_ClockConfig+0x150>
  {
    return HAL_ERROR;
 80030ec:	2301      	movs	r3, #1
 80030ee:	e032      	b.n	8003156 <HAL_RCC_ClockConfig+0x1b6>
  }
}
#endif /* FLASH_ACR_LATENCY */

/*-------------------------- PCLK1 Configuration ---------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80030f0:	687b      	ldr	r3, [r7, #4]
 80030f2:	681b      	ldr	r3, [r3, #0]
 80030f4:	f003 0304 	and.w	r3, r3, #4
 80030f8:	2b00      	cmp	r3, #0
 80030fa:	d008      	beq.n	800310e <HAL_RCC_ClockConfig+0x16e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 80030fc:	4b19      	ldr	r3, [pc, #100]	; (8003164 <HAL_RCC_ClockConfig+0x1c4>)
 80030fe:	685b      	ldr	r3, [r3, #4]
 8003100:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 8003104:	687b      	ldr	r3, [r7, #4]
 8003106:	68db      	ldr	r3, [r3, #12]
 8003108:	4916      	ldr	r1, [pc, #88]	; (8003164 <HAL_RCC_ClockConfig+0x1c4>)
 800310a:	4313      	orrs	r3, r2
 800310c:	604b      	str	r3, [r1, #4]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800310e:	687b      	ldr	r3, [r7, #4]
 8003110:	681b      	ldr	r3, [r3, #0]
 8003112:	f003 0308 	and.w	r3, r3, #8
 8003116:	2b00      	cmp	r3, #0
 8003118:	d009      	beq.n	800312e <HAL_RCC_ClockConfig+0x18e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3));
 800311a:	4b12      	ldr	r3, [pc, #72]	; (8003164 <HAL_RCC_ClockConfig+0x1c4>)
 800311c:	685b      	ldr	r3, [r3, #4]
 800311e:	f423 5260 	bic.w	r2, r3, #14336	; 0x3800
 8003122:	687b      	ldr	r3, [r7, #4]
 8003124:	691b      	ldr	r3, [r3, #16]
 8003126:	00db      	lsls	r3, r3, #3
 8003128:	490e      	ldr	r1, [pc, #56]	; (8003164 <HAL_RCC_ClockConfig+0x1c4>)
 800312a:	4313      	orrs	r3, r2
 800312c:	604b      	str	r3, [r1, #4]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 800312e:	f000 f821 	bl	8003174 <HAL_RCC_GetSysClockFreq>
 8003132:	4602      	mov	r2, r0
 8003134:	4b0b      	ldr	r3, [pc, #44]	; (8003164 <HAL_RCC_ClockConfig+0x1c4>)
 8003136:	685b      	ldr	r3, [r3, #4]
 8003138:	091b      	lsrs	r3, r3, #4
 800313a:	f003 030f 	and.w	r3, r3, #15
 800313e:	490a      	ldr	r1, [pc, #40]	; (8003168 <HAL_RCC_ClockConfig+0x1c8>)
 8003140:	5ccb      	ldrb	r3, [r1, r3]
 8003142:	fa22 f303 	lsr.w	r3, r2, r3
 8003146:	4a09      	ldr	r2, [pc, #36]	; (800316c <HAL_RCC_ClockConfig+0x1cc>)
 8003148:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick(uwTickPrio);
 800314a:	4b09      	ldr	r3, [pc, #36]	; (8003170 <HAL_RCC_ClockConfig+0x1d0>)
 800314c:	681b      	ldr	r3, [r3, #0]
 800314e:	4618      	mov	r0, r3
 8003150:	f7fe fcd8 	bl	8001b04 <HAL_InitTick>

  return HAL_OK;
 8003154:	2300      	movs	r3, #0
}
 8003156:	4618      	mov	r0, r3
 8003158:	3710      	adds	r7, #16
 800315a:	46bd      	mov	sp, r7
 800315c:	bd80      	pop	{r7, pc}
 800315e:	bf00      	nop
 8003160:	40022000 	.word	0x40022000
 8003164:	40021000 	.word	0x40021000
 8003168:	08004494 	.word	0x08004494
 800316c:	20000034 	.word	0x20000034
 8003170:	20000038 	.word	0x20000038

08003174 <HAL_RCC_GetSysClockFreq>:
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8003174:	b480      	push	{r7}
 8003176:	b087      	sub	sp, #28
 8003178:	af00      	add	r7, sp, #0
#else
  static const uint8_t aPredivFactorTable[2U] = {1, 2};
#endif /*RCC_CFGR2_PREDIV1*/

#endif
  uint32_t tmpreg = 0U, prediv = 0U, pllclk = 0U, pllmul = 0U;
 800317a:	2300      	movs	r3, #0
 800317c:	60fb      	str	r3, [r7, #12]
 800317e:	2300      	movs	r3, #0
 8003180:	60bb      	str	r3, [r7, #8]
 8003182:	2300      	movs	r3, #0
 8003184:	617b      	str	r3, [r7, #20]
 8003186:	2300      	movs	r3, #0
 8003188:	607b      	str	r3, [r7, #4]
  uint32_t sysclockfreq = 0U;
 800318a:	2300      	movs	r3, #0
 800318c:	613b      	str	r3, [r7, #16]
#if defined(RCC_CFGR2_PREDIV1SRC)
  uint32_t prediv2 = 0U, pll2mul = 0U;
#endif /*RCC_CFGR2_PREDIV1SRC*/

  tmpreg = RCC->CFGR;
 800318e:	4b1e      	ldr	r3, [pc, #120]	; (8003208 <HAL_RCC_GetSysClockFreq+0x94>)
 8003190:	685b      	ldr	r3, [r3, #4]
 8003192:	60fb      	str	r3, [r7, #12]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 8003194:	68fb      	ldr	r3, [r7, #12]
 8003196:	f003 030c 	and.w	r3, r3, #12
 800319a:	2b04      	cmp	r3, #4
 800319c:	d002      	beq.n	80031a4 <HAL_RCC_GetSysClockFreq+0x30>
 800319e:	2b08      	cmp	r3, #8
 80031a0:	d003      	beq.n	80031aa <HAL_RCC_GetSysClockFreq+0x36>
 80031a2:	e027      	b.n	80031f4 <HAL_RCC_GetSysClockFreq+0x80>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock */
    {
      sysclockfreq = HSE_VALUE;
 80031a4:	4b19      	ldr	r3, [pc, #100]	; (800320c <HAL_RCC_GetSysClockFreq+0x98>)
 80031a6:	613b      	str	r3, [r7, #16]
      break;
 80031a8:	e027      	b.n	80031fa <HAL_RCC_GetSysClockFreq+0x86>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMULL) >> RCC_CFGR_PLLMULL_Pos];
 80031aa:	68fb      	ldr	r3, [r7, #12]
 80031ac:	0c9b      	lsrs	r3, r3, #18
 80031ae:	f003 030f 	and.w	r3, r3, #15
 80031b2:	4a17      	ldr	r2, [pc, #92]	; (8003210 <HAL_RCC_GetSysClockFreq+0x9c>)
 80031b4:	5cd3      	ldrb	r3, [r2, r3]
 80031b6:	607b      	str	r3, [r7, #4]
      if ((tmpreg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI_DIV2)
 80031b8:	68fb      	ldr	r3, [r7, #12]
 80031ba:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80031be:	2b00      	cmp	r3, #0
 80031c0:	d010      	beq.n	80031e4 <HAL_RCC_GetSysClockFreq+0x70>
      {
#if defined(RCC_CFGR2_PREDIV1)
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV1) >> RCC_CFGR2_PREDIV1_Pos];
#else
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR & RCC_CFGR_PLLXTPRE) >> RCC_CFGR_PLLXTPRE_Pos];
 80031c2:	4b11      	ldr	r3, [pc, #68]	; (8003208 <HAL_RCC_GetSysClockFreq+0x94>)
 80031c4:	685b      	ldr	r3, [r3, #4]
 80031c6:	0c5b      	lsrs	r3, r3, #17
 80031c8:	f003 0301 	and.w	r3, r3, #1
 80031cc:	4a11      	ldr	r2, [pc, #68]	; (8003214 <HAL_RCC_GetSysClockFreq+0xa0>)
 80031ce:	5cd3      	ldrb	r3, [r2, r3]
 80031d0:	60bb      	str	r3, [r7, #8]
        {
          pllclk = pllclk / 2;
        }
#else
        /* HSE used as PLL clock source : PLLCLK = HSE/PREDIV1 * PLLMUL */
        pllclk = (uint32_t)((HSE_VALUE  * pllmul) / prediv);
 80031d2:	687b      	ldr	r3, [r7, #4]
 80031d4:	4a0d      	ldr	r2, [pc, #52]	; (800320c <HAL_RCC_GetSysClockFreq+0x98>)
 80031d6:	fb02 f203 	mul.w	r2, r2, r3
 80031da:	68bb      	ldr	r3, [r7, #8]
 80031dc:	fbb2 f3f3 	udiv	r3, r2, r3
 80031e0:	617b      	str	r3, [r7, #20]
 80031e2:	e004      	b.n	80031ee <HAL_RCC_GetSysClockFreq+0x7a>
#endif /*RCC_CFGR2_PREDIV1SRC*/
      }
      else
      {
        /* HSI used as PLL clock source : PLLCLK = HSI/2 * PLLMUL */
        pllclk = (uint32_t)((HSI_VALUE >> 1) * pllmul);
 80031e4:	687b      	ldr	r3, [r7, #4]
 80031e6:	4a0c      	ldr	r2, [pc, #48]	; (8003218 <HAL_RCC_GetSysClockFreq+0xa4>)
 80031e8:	fb02 f303 	mul.w	r3, r2, r3
 80031ec:	617b      	str	r3, [r7, #20]
      }
      sysclockfreq = pllclk;
 80031ee:	697b      	ldr	r3, [r7, #20]
 80031f0:	613b      	str	r3, [r7, #16]
      break;
 80031f2:	e002      	b.n	80031fa <HAL_RCC_GetSysClockFreq+0x86>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    default: /* HSI used as system clock */
    {
      sysclockfreq = HSI_VALUE;
 80031f4:	4b05      	ldr	r3, [pc, #20]	; (800320c <HAL_RCC_GetSysClockFreq+0x98>)
 80031f6:	613b      	str	r3, [r7, #16]
      break;
 80031f8:	bf00      	nop
    }
  }
  return sysclockfreq;
 80031fa:	693b      	ldr	r3, [r7, #16]
}
 80031fc:	4618      	mov	r0, r3
 80031fe:	371c      	adds	r7, #28
 8003200:	46bd      	mov	sp, r7
 8003202:	bc80      	pop	{r7}
 8003204:	4770      	bx	lr
 8003206:	bf00      	nop
 8003208:	40021000 	.word	0x40021000
 800320c:	007a1200 	.word	0x007a1200
 8003210:	080044ac 	.word	0x080044ac
 8003214:	080044bc 	.word	0x080044bc
 8003218:	003d0900 	.word	0x003d0900

0800321c <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 800321c:	b480      	push	{r7}
 800321e:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8003220:	4b02      	ldr	r3, [pc, #8]	; (800322c <HAL_RCC_GetHCLKFreq+0x10>)
 8003222:	681b      	ldr	r3, [r3, #0]
}
 8003224:	4618      	mov	r0, r3
 8003226:	46bd      	mov	sp, r7
 8003228:	bc80      	pop	{r7}
 800322a:	4770      	bx	lr
 800322c:	20000034 	.word	0x20000034

08003230 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8003230:	b580      	push	{r7, lr}
 8003232:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 8003234:	f7ff fff2 	bl	800321c <HAL_RCC_GetHCLKFreq>
 8003238:	4602      	mov	r2, r0
 800323a:	4b05      	ldr	r3, [pc, #20]	; (8003250 <HAL_RCC_GetPCLK1Freq+0x20>)
 800323c:	685b      	ldr	r3, [r3, #4]
 800323e:	0a1b      	lsrs	r3, r3, #8
 8003240:	f003 0307 	and.w	r3, r3, #7
 8003244:	4903      	ldr	r1, [pc, #12]	; (8003254 <HAL_RCC_GetPCLK1Freq+0x24>)
 8003246:	5ccb      	ldrb	r3, [r1, r3]
 8003248:	fa22 f303 	lsr.w	r3, r2, r3
}
 800324c:	4618      	mov	r0, r3
 800324e:	bd80      	pop	{r7, pc}
 8003250:	40021000 	.word	0x40021000
 8003254:	080044a4 	.word	0x080044a4

08003258 <RCC_Delay>:
  * @brief  This function provides delay (in milliseconds) based on CPU cycles method.
  * @param  mdelay: specifies the delay time length, in milliseconds.
  * @retval None
  */
static void RCC_Delay(uint32_t mdelay)
{
 8003258:	b480      	push	{r7}
 800325a:	b085      	sub	sp, #20
 800325c:	af00      	add	r7, sp, #0
 800325e:	6078      	str	r0, [r7, #4]
  __IO uint32_t Delay = mdelay * (SystemCoreClock / 8U / 1000U);
 8003260:	4b0a      	ldr	r3, [pc, #40]	; (800328c <RCC_Delay+0x34>)
 8003262:	681b      	ldr	r3, [r3, #0]
 8003264:	4a0a      	ldr	r2, [pc, #40]	; (8003290 <RCC_Delay+0x38>)
 8003266:	fba2 2303 	umull	r2, r3, r2, r3
 800326a:	0a5b      	lsrs	r3, r3, #9
 800326c:	687a      	ldr	r2, [r7, #4]
 800326e:	fb02 f303 	mul.w	r3, r2, r3
 8003272:	60fb      	str	r3, [r7, #12]
  do
  {
    __NOP();
 8003274:	bf00      	nop
  }
  while (Delay --);
 8003276:	68fb      	ldr	r3, [r7, #12]
 8003278:	1e5a      	subs	r2, r3, #1
 800327a:	60fa      	str	r2, [r7, #12]
 800327c:	2b00      	cmp	r3, #0
 800327e:	d1f9      	bne.n	8003274 <RCC_Delay+0x1c>
}
 8003280:	bf00      	nop
 8003282:	bf00      	nop
 8003284:	3714      	adds	r7, #20
 8003286:	46bd      	mov	sp, r7
 8003288:	bc80      	pop	{r7}
 800328a:	4770      	bx	lr
 800328c:	20000034 	.word	0x20000034
 8003290:	10624dd3 	.word	0x10624dd3

08003294 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8003294:	b580      	push	{r7, lr}
 8003296:	b082      	sub	sp, #8
 8003298:	af00      	add	r7, sp, #0
 800329a:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 800329c:	687b      	ldr	r3, [r7, #4]
 800329e:	2b00      	cmp	r3, #0
 80032a0:	d101      	bne.n	80032a6 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 80032a2:	2301      	movs	r3, #1
 80032a4:	e041      	b.n	800332a <HAL_TIM_Base_Init+0x96>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 80032a6:	687b      	ldr	r3, [r7, #4]
 80032a8:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80032ac:	b2db      	uxtb	r3, r3
 80032ae:	2b00      	cmp	r3, #0
 80032b0:	d106      	bne.n	80032c0 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 80032b2:	687b      	ldr	r3, [r7, #4]
 80032b4:	2200      	movs	r2, #0
 80032b6:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 80032ba:	6878      	ldr	r0, [r7, #4]
 80032bc:	f7fe fa4a 	bl	8001754 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80032c0:	687b      	ldr	r3, [r7, #4]
 80032c2:	2202      	movs	r2, #2
 80032c4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 80032c8:	687b      	ldr	r3, [r7, #4]
 80032ca:	681a      	ldr	r2, [r3, #0]
 80032cc:	687b      	ldr	r3, [r7, #4]
 80032ce:	3304      	adds	r3, #4
 80032d0:	4619      	mov	r1, r3
 80032d2:	4610      	mov	r0, r2
 80032d4:	f000 fa5c 	bl	8003790 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 80032d8:	687b      	ldr	r3, [r7, #4]
 80032da:	2201      	movs	r2, #1
 80032dc:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80032e0:	687b      	ldr	r3, [r7, #4]
 80032e2:	2201      	movs	r2, #1
 80032e4:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 80032e8:	687b      	ldr	r3, [r7, #4]
 80032ea:	2201      	movs	r2, #1
 80032ec:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 80032f0:	687b      	ldr	r3, [r7, #4]
 80032f2:	2201      	movs	r2, #1
 80032f4:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 80032f8:	687b      	ldr	r3, [r7, #4]
 80032fa:	2201      	movs	r2, #1
 80032fc:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8003300:	687b      	ldr	r3, [r7, #4]
 8003302:	2201      	movs	r2, #1
 8003304:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8003308:	687b      	ldr	r3, [r7, #4]
 800330a:	2201      	movs	r2, #1
 800330c:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 8003310:	687b      	ldr	r3, [r7, #4]
 8003312:	2201      	movs	r2, #1
 8003314:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8003318:	687b      	ldr	r3, [r7, #4]
 800331a:	2201      	movs	r2, #1
 800331c:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8003320:	687b      	ldr	r3, [r7, #4]
 8003322:	2201      	movs	r2, #1
 8003324:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8003328:	2300      	movs	r3, #0
}
 800332a:	4618      	mov	r0, r3
 800332c:	3708      	adds	r7, #8
 800332e:	46bd      	mov	sp, r7
 8003330:	bd80      	pop	{r7, pc}
	...

08003334 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 8003334:	b480      	push	{r7}
 8003336:	b085      	sub	sp, #20
 8003338:	af00      	add	r7, sp, #0
 800333a:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 800333c:	687b      	ldr	r3, [r7, #4]
 800333e:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8003342:	b2db      	uxtb	r3, r3
 8003344:	2b01      	cmp	r3, #1
 8003346:	d001      	beq.n	800334c <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 8003348:	2301      	movs	r3, #1
 800334a:	e03a      	b.n	80033c2 <HAL_TIM_Base_Start_IT+0x8e>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800334c:	687b      	ldr	r3, [r7, #4]
 800334e:	2202      	movs	r2, #2
 8003350:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 8003354:	687b      	ldr	r3, [r7, #4]
 8003356:	681b      	ldr	r3, [r3, #0]
 8003358:	68da      	ldr	r2, [r3, #12]
 800335a:	687b      	ldr	r3, [r7, #4]
 800335c:	681b      	ldr	r3, [r3, #0]
 800335e:	f042 0201 	orr.w	r2, r2, #1
 8003362:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8003364:	687b      	ldr	r3, [r7, #4]
 8003366:	681b      	ldr	r3, [r3, #0]
 8003368:	4a18      	ldr	r2, [pc, #96]	; (80033cc <HAL_TIM_Base_Start_IT+0x98>)
 800336a:	4293      	cmp	r3, r2
 800336c:	d00e      	beq.n	800338c <HAL_TIM_Base_Start_IT+0x58>
 800336e:	687b      	ldr	r3, [r7, #4]
 8003370:	681b      	ldr	r3, [r3, #0]
 8003372:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8003376:	d009      	beq.n	800338c <HAL_TIM_Base_Start_IT+0x58>
 8003378:	687b      	ldr	r3, [r7, #4]
 800337a:	681b      	ldr	r3, [r3, #0]
 800337c:	4a14      	ldr	r2, [pc, #80]	; (80033d0 <HAL_TIM_Base_Start_IT+0x9c>)
 800337e:	4293      	cmp	r3, r2
 8003380:	d004      	beq.n	800338c <HAL_TIM_Base_Start_IT+0x58>
 8003382:	687b      	ldr	r3, [r7, #4]
 8003384:	681b      	ldr	r3, [r3, #0]
 8003386:	4a13      	ldr	r2, [pc, #76]	; (80033d4 <HAL_TIM_Base_Start_IT+0xa0>)
 8003388:	4293      	cmp	r3, r2
 800338a:	d111      	bne.n	80033b0 <HAL_TIM_Base_Start_IT+0x7c>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 800338c:	687b      	ldr	r3, [r7, #4]
 800338e:	681b      	ldr	r3, [r3, #0]
 8003390:	689b      	ldr	r3, [r3, #8]
 8003392:	f003 0307 	and.w	r3, r3, #7
 8003396:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8003398:	68fb      	ldr	r3, [r7, #12]
 800339a:	2b06      	cmp	r3, #6
 800339c:	d010      	beq.n	80033c0 <HAL_TIM_Base_Start_IT+0x8c>
    {
      __HAL_TIM_ENABLE(htim);
 800339e:	687b      	ldr	r3, [r7, #4]
 80033a0:	681b      	ldr	r3, [r3, #0]
 80033a2:	681a      	ldr	r2, [r3, #0]
 80033a4:	687b      	ldr	r3, [r7, #4]
 80033a6:	681b      	ldr	r3, [r3, #0]
 80033a8:	f042 0201 	orr.w	r2, r2, #1
 80033ac:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80033ae:	e007      	b.n	80033c0 <HAL_TIM_Base_Start_IT+0x8c>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 80033b0:	687b      	ldr	r3, [r7, #4]
 80033b2:	681b      	ldr	r3, [r3, #0]
 80033b4:	681a      	ldr	r2, [r3, #0]
 80033b6:	687b      	ldr	r3, [r7, #4]
 80033b8:	681b      	ldr	r3, [r3, #0]
 80033ba:	f042 0201 	orr.w	r2, r2, #1
 80033be:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 80033c0:	2300      	movs	r3, #0
}
 80033c2:	4618      	mov	r0, r3
 80033c4:	3714      	adds	r7, #20
 80033c6:	46bd      	mov	sp, r7
 80033c8:	bc80      	pop	{r7}
 80033ca:	4770      	bx	lr
 80033cc:	40012c00 	.word	0x40012c00
 80033d0:	40000400 	.word	0x40000400
 80033d4:	40000800 	.word	0x40000800

080033d8 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 80033d8:	b580      	push	{r7, lr}
 80033da:	b084      	sub	sp, #16
 80033dc:	af00      	add	r7, sp, #0
 80033de:	6078      	str	r0, [r7, #4]
  uint32_t itsource = htim->Instance->DIER;
 80033e0:	687b      	ldr	r3, [r7, #4]
 80033e2:	681b      	ldr	r3, [r3, #0]
 80033e4:	68db      	ldr	r3, [r3, #12]
 80033e6:	60fb      	str	r3, [r7, #12]
  uint32_t itflag   = htim->Instance->SR;
 80033e8:	687b      	ldr	r3, [r7, #4]
 80033ea:	681b      	ldr	r3, [r3, #0]
 80033ec:	691b      	ldr	r3, [r3, #16]
 80033ee:	60bb      	str	r3, [r7, #8]

  /* Capture compare 1 event */
  if ((itflag & (TIM_FLAG_CC1)) == (TIM_FLAG_CC1))
 80033f0:	68bb      	ldr	r3, [r7, #8]
 80033f2:	f003 0302 	and.w	r3, r3, #2
 80033f6:	2b00      	cmp	r3, #0
 80033f8:	d020      	beq.n	800343c <HAL_TIM_IRQHandler+0x64>
  {
    if ((itsource & (TIM_IT_CC1)) == (TIM_IT_CC1))
 80033fa:	68fb      	ldr	r3, [r7, #12]
 80033fc:	f003 0302 	and.w	r3, r3, #2
 8003400:	2b00      	cmp	r3, #0
 8003402:	d01b      	beq.n	800343c <HAL_TIM_IRQHandler+0x64>
    {
      {
        __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC1);
 8003404:	687b      	ldr	r3, [r7, #4]
 8003406:	681b      	ldr	r3, [r3, #0]
 8003408:	f06f 0202 	mvn.w	r2, #2
 800340c:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 800340e:	687b      	ldr	r3, [r7, #4]
 8003410:	2201      	movs	r2, #1
 8003412:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8003414:	687b      	ldr	r3, [r7, #4]
 8003416:	681b      	ldr	r3, [r3, #0]
 8003418:	699b      	ldr	r3, [r3, #24]
 800341a:	f003 0303 	and.w	r3, r3, #3
 800341e:	2b00      	cmp	r3, #0
 8003420:	d003      	beq.n	800342a <HAL_TIM_IRQHandler+0x52>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 8003422:	6878      	ldr	r0, [r7, #4]
 8003424:	f000 f998 	bl	8003758 <HAL_TIM_IC_CaptureCallback>
 8003428:	e005      	b.n	8003436 <HAL_TIM_IRQHandler+0x5e>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 800342a:	6878      	ldr	r0, [r7, #4]
 800342c:	f000 f98b 	bl	8003746 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8003430:	6878      	ldr	r0, [r7, #4]
 8003432:	f000 f99a 	bl	800376a <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8003436:	687b      	ldr	r3, [r7, #4]
 8003438:	2200      	movs	r2, #0
 800343a:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if ((itflag & (TIM_FLAG_CC2)) == (TIM_FLAG_CC2))
 800343c:	68bb      	ldr	r3, [r7, #8]
 800343e:	f003 0304 	and.w	r3, r3, #4
 8003442:	2b00      	cmp	r3, #0
 8003444:	d020      	beq.n	8003488 <HAL_TIM_IRQHandler+0xb0>
  {
    if ((itsource & (TIM_IT_CC2)) == (TIM_IT_CC2))
 8003446:	68fb      	ldr	r3, [r7, #12]
 8003448:	f003 0304 	and.w	r3, r3, #4
 800344c:	2b00      	cmp	r3, #0
 800344e:	d01b      	beq.n	8003488 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC2);
 8003450:	687b      	ldr	r3, [r7, #4]
 8003452:	681b      	ldr	r3, [r3, #0]
 8003454:	f06f 0204 	mvn.w	r2, #4
 8003458:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 800345a:	687b      	ldr	r3, [r7, #4]
 800345c:	2202      	movs	r2, #2
 800345e:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8003460:	687b      	ldr	r3, [r7, #4]
 8003462:	681b      	ldr	r3, [r3, #0]
 8003464:	699b      	ldr	r3, [r3, #24]
 8003466:	f403 7340 	and.w	r3, r3, #768	; 0x300
 800346a:	2b00      	cmp	r3, #0
 800346c:	d003      	beq.n	8003476 <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800346e:	6878      	ldr	r0, [r7, #4]
 8003470:	f000 f972 	bl	8003758 <HAL_TIM_IC_CaptureCallback>
 8003474:	e005      	b.n	8003482 <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8003476:	6878      	ldr	r0, [r7, #4]
 8003478:	f000 f965 	bl	8003746 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800347c:	6878      	ldr	r0, [r7, #4]
 800347e:	f000 f974 	bl	800376a <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8003482:	687b      	ldr	r3, [r7, #4]
 8003484:	2200      	movs	r2, #0
 8003486:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if ((itflag & (TIM_FLAG_CC3)) == (TIM_FLAG_CC3))
 8003488:	68bb      	ldr	r3, [r7, #8]
 800348a:	f003 0308 	and.w	r3, r3, #8
 800348e:	2b00      	cmp	r3, #0
 8003490:	d020      	beq.n	80034d4 <HAL_TIM_IRQHandler+0xfc>
  {
    if ((itsource & (TIM_IT_CC3)) == (TIM_IT_CC3))
 8003492:	68fb      	ldr	r3, [r7, #12]
 8003494:	f003 0308 	and.w	r3, r3, #8
 8003498:	2b00      	cmp	r3, #0
 800349a:	d01b      	beq.n	80034d4 <HAL_TIM_IRQHandler+0xfc>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC3);
 800349c:	687b      	ldr	r3, [r7, #4]
 800349e:	681b      	ldr	r3, [r3, #0]
 80034a0:	f06f 0208 	mvn.w	r2, #8
 80034a4:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 80034a6:	687b      	ldr	r3, [r7, #4]
 80034a8:	2204      	movs	r2, #4
 80034aa:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 80034ac:	687b      	ldr	r3, [r7, #4]
 80034ae:	681b      	ldr	r3, [r3, #0]
 80034b0:	69db      	ldr	r3, [r3, #28]
 80034b2:	f003 0303 	and.w	r3, r3, #3
 80034b6:	2b00      	cmp	r3, #0
 80034b8:	d003      	beq.n	80034c2 <HAL_TIM_IRQHandler+0xea>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80034ba:	6878      	ldr	r0, [r7, #4]
 80034bc:	f000 f94c 	bl	8003758 <HAL_TIM_IC_CaptureCallback>
 80034c0:	e005      	b.n	80034ce <HAL_TIM_IRQHandler+0xf6>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80034c2:	6878      	ldr	r0, [r7, #4]
 80034c4:	f000 f93f 	bl	8003746 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80034c8:	6878      	ldr	r0, [r7, #4]
 80034ca:	f000 f94e 	bl	800376a <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80034ce:	687b      	ldr	r3, [r7, #4]
 80034d0:	2200      	movs	r2, #0
 80034d2:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if ((itflag & (TIM_FLAG_CC4)) == (TIM_FLAG_CC4))
 80034d4:	68bb      	ldr	r3, [r7, #8]
 80034d6:	f003 0310 	and.w	r3, r3, #16
 80034da:	2b00      	cmp	r3, #0
 80034dc:	d020      	beq.n	8003520 <HAL_TIM_IRQHandler+0x148>
  {
    if ((itsource & (TIM_IT_CC4)) == (TIM_IT_CC4))
 80034de:	68fb      	ldr	r3, [r7, #12]
 80034e0:	f003 0310 	and.w	r3, r3, #16
 80034e4:	2b00      	cmp	r3, #0
 80034e6:	d01b      	beq.n	8003520 <HAL_TIM_IRQHandler+0x148>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC4);
 80034e8:	687b      	ldr	r3, [r7, #4]
 80034ea:	681b      	ldr	r3, [r3, #0]
 80034ec:	f06f 0210 	mvn.w	r2, #16
 80034f0:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 80034f2:	687b      	ldr	r3, [r7, #4]
 80034f4:	2208      	movs	r2, #8
 80034f6:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 80034f8:	687b      	ldr	r3, [r7, #4]
 80034fa:	681b      	ldr	r3, [r3, #0]
 80034fc:	69db      	ldr	r3, [r3, #28]
 80034fe:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8003502:	2b00      	cmp	r3, #0
 8003504:	d003      	beq.n	800350e <HAL_TIM_IRQHandler+0x136>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8003506:	6878      	ldr	r0, [r7, #4]
 8003508:	f000 f926 	bl	8003758 <HAL_TIM_IC_CaptureCallback>
 800350c:	e005      	b.n	800351a <HAL_TIM_IRQHandler+0x142>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800350e:	6878      	ldr	r0, [r7, #4]
 8003510:	f000 f919 	bl	8003746 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8003514:	6878      	ldr	r0, [r7, #4]
 8003516:	f000 f928 	bl	800376a <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800351a:	687b      	ldr	r3, [r7, #4]
 800351c:	2200      	movs	r2, #0
 800351e:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if ((itflag & (TIM_FLAG_UPDATE)) == (TIM_FLAG_UPDATE))
 8003520:	68bb      	ldr	r3, [r7, #8]
 8003522:	f003 0301 	and.w	r3, r3, #1
 8003526:	2b00      	cmp	r3, #0
 8003528:	d00c      	beq.n	8003544 <HAL_TIM_IRQHandler+0x16c>
  {
    if ((itsource & (TIM_IT_UPDATE)) == (TIM_IT_UPDATE))
 800352a:	68fb      	ldr	r3, [r7, #12]
 800352c:	f003 0301 	and.w	r3, r3, #1
 8003530:	2b00      	cmp	r3, #0
 8003532:	d007      	beq.n	8003544 <HAL_TIM_IRQHandler+0x16c>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_UPDATE);
 8003534:	687b      	ldr	r3, [r7, #4]
 8003536:	681b      	ldr	r3, [r3, #0]
 8003538:	f06f 0201 	mvn.w	r2, #1
 800353c:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 800353e:	6878      	ldr	r0, [r7, #4]
 8003540:	f7fd fc7e 	bl	8000e40 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if ((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK))
 8003544:	68bb      	ldr	r3, [r7, #8]
 8003546:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800354a:	2b00      	cmp	r3, #0
 800354c:	d00c      	beq.n	8003568 <HAL_TIM_IRQHandler+0x190>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 800354e:	68fb      	ldr	r3, [r7, #12]
 8003550:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8003554:	2b00      	cmp	r3, #0
 8003556:	d007      	beq.n	8003568 <HAL_TIM_IRQHandler+0x190>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK);
 8003558:	687b      	ldr	r3, [r7, #4]
 800355a:	681b      	ldr	r3, [r3, #0]
 800355c:	f06f 0280 	mvn.w	r2, #128	; 0x80
 8003560:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 8003562:	6878      	ldr	r0, [r7, #4]
 8003564:	f000 fa7f 	bl	8003a66 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if ((itflag & (TIM_FLAG_TRIGGER)) == (TIM_FLAG_TRIGGER))
 8003568:	68bb      	ldr	r3, [r7, #8]
 800356a:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800356e:	2b00      	cmp	r3, #0
 8003570:	d00c      	beq.n	800358c <HAL_TIM_IRQHandler+0x1b4>
  {
    if ((itsource & (TIM_IT_TRIGGER)) == (TIM_IT_TRIGGER))
 8003572:	68fb      	ldr	r3, [r7, #12]
 8003574:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8003578:	2b00      	cmp	r3, #0
 800357a:	d007      	beq.n	800358c <HAL_TIM_IRQHandler+0x1b4>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_TRIGGER);
 800357c:	687b      	ldr	r3, [r7, #4]
 800357e:	681b      	ldr	r3, [r3, #0]
 8003580:	f06f 0240 	mvn.w	r2, #64	; 0x40
 8003584:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 8003586:	6878      	ldr	r0, [r7, #4]
 8003588:	f000 f8f8 	bl	800377c <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if ((itflag & (TIM_FLAG_COM)) == (TIM_FLAG_COM))
 800358c:	68bb      	ldr	r3, [r7, #8]
 800358e:	f003 0320 	and.w	r3, r3, #32
 8003592:	2b00      	cmp	r3, #0
 8003594:	d00c      	beq.n	80035b0 <HAL_TIM_IRQHandler+0x1d8>
  {
    if ((itsource & (TIM_IT_COM)) == (TIM_IT_COM))
 8003596:	68fb      	ldr	r3, [r7, #12]
 8003598:	f003 0320 	and.w	r3, r3, #32
 800359c:	2b00      	cmp	r3, #0
 800359e:	d007      	beq.n	80035b0 <HAL_TIM_IRQHandler+0x1d8>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_COM);
 80035a0:	687b      	ldr	r3, [r7, #4]
 80035a2:	681b      	ldr	r3, [r3, #0]
 80035a4:	f06f 0220 	mvn.w	r2, #32
 80035a8:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 80035aa:	6878      	ldr	r0, [r7, #4]
 80035ac:	f000 fa52 	bl	8003a54 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 80035b0:	bf00      	nop
 80035b2:	3710      	adds	r7, #16
 80035b4:	46bd      	mov	sp, r7
 80035b6:	bd80      	pop	{r7, pc}

080035b8 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, const TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 80035b8:	b580      	push	{r7, lr}
 80035ba:	b084      	sub	sp, #16
 80035bc:	af00      	add	r7, sp, #0
 80035be:	6078      	str	r0, [r7, #4]
 80035c0:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 80035c2:	2300      	movs	r3, #0
 80035c4:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 80035c6:	687b      	ldr	r3, [r7, #4]
 80035c8:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 80035cc:	2b01      	cmp	r3, #1
 80035ce:	d101      	bne.n	80035d4 <HAL_TIM_ConfigClockSource+0x1c>
 80035d0:	2302      	movs	r3, #2
 80035d2:	e0b4      	b.n	800373e <HAL_TIM_ConfigClockSource+0x186>
 80035d4:	687b      	ldr	r3, [r7, #4]
 80035d6:	2201      	movs	r2, #1
 80035d8:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 80035dc:	687b      	ldr	r3, [r7, #4]
 80035de:	2202      	movs	r2, #2
 80035e0:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 80035e4:	687b      	ldr	r3, [r7, #4]
 80035e6:	681b      	ldr	r3, [r3, #0]
 80035e8:	689b      	ldr	r3, [r3, #8]
 80035ea:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 80035ec:	68bb      	ldr	r3, [r7, #8]
 80035ee:	f023 0377 	bic.w	r3, r3, #119	; 0x77
 80035f2:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 80035f4:	68bb      	ldr	r3, [r7, #8]
 80035f6:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 80035fa:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 80035fc:	687b      	ldr	r3, [r7, #4]
 80035fe:	681b      	ldr	r3, [r3, #0]
 8003600:	68ba      	ldr	r2, [r7, #8]
 8003602:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 8003604:	683b      	ldr	r3, [r7, #0]
 8003606:	681b      	ldr	r3, [r3, #0]
 8003608:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 800360c:	d03e      	beq.n	800368c <HAL_TIM_ConfigClockSource+0xd4>
 800360e:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8003612:	f200 8087 	bhi.w	8003724 <HAL_TIM_ConfigClockSource+0x16c>
 8003616:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800361a:	f000 8086 	beq.w	800372a <HAL_TIM_ConfigClockSource+0x172>
 800361e:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8003622:	d87f      	bhi.n	8003724 <HAL_TIM_ConfigClockSource+0x16c>
 8003624:	2b70      	cmp	r3, #112	; 0x70
 8003626:	d01a      	beq.n	800365e <HAL_TIM_ConfigClockSource+0xa6>
 8003628:	2b70      	cmp	r3, #112	; 0x70
 800362a:	d87b      	bhi.n	8003724 <HAL_TIM_ConfigClockSource+0x16c>
 800362c:	2b60      	cmp	r3, #96	; 0x60
 800362e:	d050      	beq.n	80036d2 <HAL_TIM_ConfigClockSource+0x11a>
 8003630:	2b60      	cmp	r3, #96	; 0x60
 8003632:	d877      	bhi.n	8003724 <HAL_TIM_ConfigClockSource+0x16c>
 8003634:	2b50      	cmp	r3, #80	; 0x50
 8003636:	d03c      	beq.n	80036b2 <HAL_TIM_ConfigClockSource+0xfa>
 8003638:	2b50      	cmp	r3, #80	; 0x50
 800363a:	d873      	bhi.n	8003724 <HAL_TIM_ConfigClockSource+0x16c>
 800363c:	2b40      	cmp	r3, #64	; 0x40
 800363e:	d058      	beq.n	80036f2 <HAL_TIM_ConfigClockSource+0x13a>
 8003640:	2b40      	cmp	r3, #64	; 0x40
 8003642:	d86f      	bhi.n	8003724 <HAL_TIM_ConfigClockSource+0x16c>
 8003644:	2b30      	cmp	r3, #48	; 0x30
 8003646:	d064      	beq.n	8003712 <HAL_TIM_ConfigClockSource+0x15a>
 8003648:	2b30      	cmp	r3, #48	; 0x30
 800364a:	d86b      	bhi.n	8003724 <HAL_TIM_ConfigClockSource+0x16c>
 800364c:	2b20      	cmp	r3, #32
 800364e:	d060      	beq.n	8003712 <HAL_TIM_ConfigClockSource+0x15a>
 8003650:	2b20      	cmp	r3, #32
 8003652:	d867      	bhi.n	8003724 <HAL_TIM_ConfigClockSource+0x16c>
 8003654:	2b00      	cmp	r3, #0
 8003656:	d05c      	beq.n	8003712 <HAL_TIM_ConfigClockSource+0x15a>
 8003658:	2b10      	cmp	r3, #16
 800365a:	d05a      	beq.n	8003712 <HAL_TIM_ConfigClockSource+0x15a>
 800365c:	e062      	b.n	8003724 <HAL_TIM_ConfigClockSource+0x16c>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 800365e:	687b      	ldr	r3, [r7, #4]
 8003660:	6818      	ldr	r0, [r3, #0]
 8003662:	683b      	ldr	r3, [r7, #0]
 8003664:	6899      	ldr	r1, [r3, #8]
 8003666:	683b      	ldr	r3, [r7, #0]
 8003668:	685a      	ldr	r2, [r3, #4]
 800366a:	683b      	ldr	r3, [r7, #0]
 800366c:	68db      	ldr	r3, [r3, #12]
 800366e:	f000 f974 	bl	800395a <TIM_ETR_SetConfig>
                        sClockSourceConfig->ClockPrescaler,
                        sClockSourceConfig->ClockPolarity,
                        sClockSourceConfig->ClockFilter);

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 8003672:	687b      	ldr	r3, [r7, #4]
 8003674:	681b      	ldr	r3, [r3, #0]
 8003676:	689b      	ldr	r3, [r3, #8]
 8003678:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 800367a:	68bb      	ldr	r3, [r7, #8]
 800367c:	f043 0377 	orr.w	r3, r3, #119	; 0x77
 8003680:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 8003682:	687b      	ldr	r3, [r7, #4]
 8003684:	681b      	ldr	r3, [r3, #0]
 8003686:	68ba      	ldr	r2, [r7, #8]
 8003688:	609a      	str	r2, [r3, #8]
      break;
 800368a:	e04f      	b.n	800372c <HAL_TIM_ConfigClockSource+0x174>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 800368c:	687b      	ldr	r3, [r7, #4]
 800368e:	6818      	ldr	r0, [r3, #0]
 8003690:	683b      	ldr	r3, [r7, #0]
 8003692:	6899      	ldr	r1, [r3, #8]
 8003694:	683b      	ldr	r3, [r7, #0]
 8003696:	685a      	ldr	r2, [r3, #4]
 8003698:	683b      	ldr	r3, [r7, #0]
 800369a:	68db      	ldr	r3, [r3, #12]
 800369c:	f000 f95d 	bl	800395a <TIM_ETR_SetConfig>
                        sClockSourceConfig->ClockPrescaler,
                        sClockSourceConfig->ClockPolarity,
                        sClockSourceConfig->ClockFilter);
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 80036a0:	687b      	ldr	r3, [r7, #4]
 80036a2:	681b      	ldr	r3, [r3, #0]
 80036a4:	689a      	ldr	r2, [r3, #8]
 80036a6:	687b      	ldr	r3, [r7, #4]
 80036a8:	681b      	ldr	r3, [r3, #0]
 80036aa:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 80036ae:	609a      	str	r2, [r3, #8]
      break;
 80036b0:	e03c      	b.n	800372c <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 80036b2:	687b      	ldr	r3, [r7, #4]
 80036b4:	6818      	ldr	r0, [r3, #0]
 80036b6:	683b      	ldr	r3, [r7, #0]
 80036b8:	6859      	ldr	r1, [r3, #4]
 80036ba:	683b      	ldr	r3, [r7, #0]
 80036bc:	68db      	ldr	r3, [r3, #12]
 80036be:	461a      	mov	r2, r3
 80036c0:	f000 f8d4 	bl	800386c <TIM_TI1_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 80036c4:	687b      	ldr	r3, [r7, #4]
 80036c6:	681b      	ldr	r3, [r3, #0]
 80036c8:	2150      	movs	r1, #80	; 0x50
 80036ca:	4618      	mov	r0, r3
 80036cc:	f000 f92b 	bl	8003926 <TIM_ITRx_SetConfig>
      break;
 80036d0:	e02c      	b.n	800372c <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 80036d2:	687b      	ldr	r3, [r7, #4]
 80036d4:	6818      	ldr	r0, [r3, #0]
 80036d6:	683b      	ldr	r3, [r7, #0]
 80036d8:	6859      	ldr	r1, [r3, #4]
 80036da:	683b      	ldr	r3, [r7, #0]
 80036dc:	68db      	ldr	r3, [r3, #12]
 80036de:	461a      	mov	r2, r3
 80036e0:	f000 f8f2 	bl	80038c8 <TIM_TI2_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 80036e4:	687b      	ldr	r3, [r7, #4]
 80036e6:	681b      	ldr	r3, [r3, #0]
 80036e8:	2160      	movs	r1, #96	; 0x60
 80036ea:	4618      	mov	r0, r3
 80036ec:	f000 f91b 	bl	8003926 <TIM_ITRx_SetConfig>
      break;
 80036f0:	e01c      	b.n	800372c <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 80036f2:	687b      	ldr	r3, [r7, #4]
 80036f4:	6818      	ldr	r0, [r3, #0]
 80036f6:	683b      	ldr	r3, [r7, #0]
 80036f8:	6859      	ldr	r1, [r3, #4]
 80036fa:	683b      	ldr	r3, [r7, #0]
 80036fc:	68db      	ldr	r3, [r3, #12]
 80036fe:	461a      	mov	r2, r3
 8003700:	f000 f8b4 	bl	800386c <TIM_TI1_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 8003704:	687b      	ldr	r3, [r7, #4]
 8003706:	681b      	ldr	r3, [r3, #0]
 8003708:	2140      	movs	r1, #64	; 0x40
 800370a:	4618      	mov	r0, r3
 800370c:	f000 f90b 	bl	8003926 <TIM_ITRx_SetConfig>
      break;
 8003710:	e00c      	b.n	800372c <HAL_TIM_ConfigClockSource+0x174>
    case TIM_CLOCKSOURCE_ITR3:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 8003712:	687b      	ldr	r3, [r7, #4]
 8003714:	681a      	ldr	r2, [r3, #0]
 8003716:	683b      	ldr	r3, [r7, #0]
 8003718:	681b      	ldr	r3, [r3, #0]
 800371a:	4619      	mov	r1, r3
 800371c:	4610      	mov	r0, r2
 800371e:	f000 f902 	bl	8003926 <TIM_ITRx_SetConfig>
      break;
 8003722:	e003      	b.n	800372c <HAL_TIM_ConfigClockSource+0x174>
    }

    default:
      status = HAL_ERROR;
 8003724:	2301      	movs	r3, #1
 8003726:	73fb      	strb	r3, [r7, #15]
      break;
 8003728:	e000      	b.n	800372c <HAL_TIM_ConfigClockSource+0x174>
      break;
 800372a:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 800372c:	687b      	ldr	r3, [r7, #4]
 800372e:	2201      	movs	r2, #1
 8003730:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8003734:	687b      	ldr	r3, [r7, #4]
 8003736:	2200      	movs	r2, #0
 8003738:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return status;
 800373c:	7bfb      	ldrb	r3, [r7, #15]
}
 800373e:	4618      	mov	r0, r3
 8003740:	3710      	adds	r7, #16
 8003742:	46bd      	mov	sp, r7
 8003744:	bd80      	pop	{r7, pc}

08003746 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 8003746:	b480      	push	{r7}
 8003748:	b083      	sub	sp, #12
 800374a:	af00      	add	r7, sp, #0
 800374c:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 800374e:	bf00      	nop
 8003750:	370c      	adds	r7, #12
 8003752:	46bd      	mov	sp, r7
 8003754:	bc80      	pop	{r7}
 8003756:	4770      	bx	lr

08003758 <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 8003758:	b480      	push	{r7}
 800375a:	b083      	sub	sp, #12
 800375c:	af00      	add	r7, sp, #0
 800375e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 8003760:	bf00      	nop
 8003762:	370c      	adds	r7, #12
 8003764:	46bd      	mov	sp, r7
 8003766:	bc80      	pop	{r7}
 8003768:	4770      	bx	lr

0800376a <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 800376a:	b480      	push	{r7}
 800376c:	b083      	sub	sp, #12
 800376e:	af00      	add	r7, sp, #0
 8003770:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 8003772:	bf00      	nop
 8003774:	370c      	adds	r7, #12
 8003776:	46bd      	mov	sp, r7
 8003778:	bc80      	pop	{r7}
 800377a:	4770      	bx	lr

0800377c <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 800377c:	b480      	push	{r7}
 800377e:	b083      	sub	sp, #12
 8003780:	af00      	add	r7, sp, #0
 8003782:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 8003784:	bf00      	nop
 8003786:	370c      	adds	r7, #12
 8003788:	46bd      	mov	sp, r7
 800378a:	bc80      	pop	{r7}
 800378c:	4770      	bx	lr
	...

08003790 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 8003790:	b480      	push	{r7}
 8003792:	b085      	sub	sp, #20
 8003794:	af00      	add	r7, sp, #0
 8003796:	6078      	str	r0, [r7, #4]
 8003798:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 800379a:	687b      	ldr	r3, [r7, #4]
 800379c:	681b      	ldr	r3, [r3, #0]
 800379e:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 80037a0:	687b      	ldr	r3, [r7, #4]
 80037a2:	4a2f      	ldr	r2, [pc, #188]	; (8003860 <TIM_Base_SetConfig+0xd0>)
 80037a4:	4293      	cmp	r3, r2
 80037a6:	d00b      	beq.n	80037c0 <TIM_Base_SetConfig+0x30>
 80037a8:	687b      	ldr	r3, [r7, #4]
 80037aa:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80037ae:	d007      	beq.n	80037c0 <TIM_Base_SetConfig+0x30>
 80037b0:	687b      	ldr	r3, [r7, #4]
 80037b2:	4a2c      	ldr	r2, [pc, #176]	; (8003864 <TIM_Base_SetConfig+0xd4>)
 80037b4:	4293      	cmp	r3, r2
 80037b6:	d003      	beq.n	80037c0 <TIM_Base_SetConfig+0x30>
 80037b8:	687b      	ldr	r3, [r7, #4]
 80037ba:	4a2b      	ldr	r2, [pc, #172]	; (8003868 <TIM_Base_SetConfig+0xd8>)
 80037bc:	4293      	cmp	r3, r2
 80037be:	d108      	bne.n	80037d2 <TIM_Base_SetConfig+0x42>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 80037c0:	68fb      	ldr	r3, [r7, #12]
 80037c2:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80037c6:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 80037c8:	683b      	ldr	r3, [r7, #0]
 80037ca:	685b      	ldr	r3, [r3, #4]
 80037cc:	68fa      	ldr	r2, [r7, #12]
 80037ce:	4313      	orrs	r3, r2
 80037d0:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 80037d2:	687b      	ldr	r3, [r7, #4]
 80037d4:	4a22      	ldr	r2, [pc, #136]	; (8003860 <TIM_Base_SetConfig+0xd0>)
 80037d6:	4293      	cmp	r3, r2
 80037d8:	d00b      	beq.n	80037f2 <TIM_Base_SetConfig+0x62>
 80037da:	687b      	ldr	r3, [r7, #4]
 80037dc:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80037e0:	d007      	beq.n	80037f2 <TIM_Base_SetConfig+0x62>
 80037e2:	687b      	ldr	r3, [r7, #4]
 80037e4:	4a1f      	ldr	r2, [pc, #124]	; (8003864 <TIM_Base_SetConfig+0xd4>)
 80037e6:	4293      	cmp	r3, r2
 80037e8:	d003      	beq.n	80037f2 <TIM_Base_SetConfig+0x62>
 80037ea:	687b      	ldr	r3, [r7, #4]
 80037ec:	4a1e      	ldr	r2, [pc, #120]	; (8003868 <TIM_Base_SetConfig+0xd8>)
 80037ee:	4293      	cmp	r3, r2
 80037f0:	d108      	bne.n	8003804 <TIM_Base_SetConfig+0x74>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 80037f2:	68fb      	ldr	r3, [r7, #12]
 80037f4:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 80037f8:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 80037fa:	683b      	ldr	r3, [r7, #0]
 80037fc:	68db      	ldr	r3, [r3, #12]
 80037fe:	68fa      	ldr	r2, [r7, #12]
 8003800:	4313      	orrs	r3, r2
 8003802:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8003804:	68fb      	ldr	r3, [r7, #12]
 8003806:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 800380a:	683b      	ldr	r3, [r7, #0]
 800380c:	695b      	ldr	r3, [r3, #20]
 800380e:	4313      	orrs	r3, r2
 8003810:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 8003812:	687b      	ldr	r3, [r7, #4]
 8003814:	68fa      	ldr	r2, [r7, #12]
 8003816:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8003818:	683b      	ldr	r3, [r7, #0]
 800381a:	689a      	ldr	r2, [r3, #8]
 800381c:	687b      	ldr	r3, [r7, #4]
 800381e:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8003820:	683b      	ldr	r3, [r7, #0]
 8003822:	681a      	ldr	r2, [r3, #0]
 8003824:	687b      	ldr	r3, [r7, #4]
 8003826:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8003828:	687b      	ldr	r3, [r7, #4]
 800382a:	4a0d      	ldr	r2, [pc, #52]	; (8003860 <TIM_Base_SetConfig+0xd0>)
 800382c:	4293      	cmp	r3, r2
 800382e:	d103      	bne.n	8003838 <TIM_Base_SetConfig+0xa8>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8003830:	683b      	ldr	r3, [r7, #0]
 8003832:	691a      	ldr	r2, [r3, #16]
 8003834:	687b      	ldr	r3, [r7, #4]
 8003836:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8003838:	687b      	ldr	r3, [r7, #4]
 800383a:	2201      	movs	r2, #1
 800383c:	615a      	str	r2, [r3, #20]

  /* Check if the update flag is set after the Update Generation, if so clear the UIF flag */
  if (HAL_IS_BIT_SET(TIMx->SR, TIM_FLAG_UPDATE))
 800383e:	687b      	ldr	r3, [r7, #4]
 8003840:	691b      	ldr	r3, [r3, #16]
 8003842:	f003 0301 	and.w	r3, r3, #1
 8003846:	2b00      	cmp	r3, #0
 8003848:	d005      	beq.n	8003856 <TIM_Base_SetConfig+0xc6>
  {
    /* Clear the update flag */
    CLEAR_BIT(TIMx->SR, TIM_FLAG_UPDATE);
 800384a:	687b      	ldr	r3, [r7, #4]
 800384c:	691b      	ldr	r3, [r3, #16]
 800384e:	f023 0201 	bic.w	r2, r3, #1
 8003852:	687b      	ldr	r3, [r7, #4]
 8003854:	611a      	str	r2, [r3, #16]
  }
}
 8003856:	bf00      	nop
 8003858:	3714      	adds	r7, #20
 800385a:	46bd      	mov	sp, r7
 800385c:	bc80      	pop	{r7}
 800385e:	4770      	bx	lr
 8003860:	40012c00 	.word	0x40012c00
 8003864:	40000400 	.word	0x40000400
 8003868:	40000800 	.word	0x40000800

0800386c <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 800386c:	b480      	push	{r7}
 800386e:	b087      	sub	sp, #28
 8003870:	af00      	add	r7, sp, #0
 8003872:	60f8      	str	r0, [r7, #12]
 8003874:	60b9      	str	r1, [r7, #8]
 8003876:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 8003878:	68fb      	ldr	r3, [r7, #12]
 800387a:	6a1b      	ldr	r3, [r3, #32]
 800387c:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 800387e:	68fb      	ldr	r3, [r7, #12]
 8003880:	6a1b      	ldr	r3, [r3, #32]
 8003882:	f023 0201 	bic.w	r2, r3, #1
 8003886:	68fb      	ldr	r3, [r7, #12]
 8003888:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 800388a:	68fb      	ldr	r3, [r7, #12]
 800388c:	699b      	ldr	r3, [r3, #24]
 800388e:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8003890:	693b      	ldr	r3, [r7, #16]
 8003892:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8003896:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8003898:	687b      	ldr	r3, [r7, #4]
 800389a:	011b      	lsls	r3, r3, #4
 800389c:	693a      	ldr	r2, [r7, #16]
 800389e:	4313      	orrs	r3, r2
 80038a0:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 80038a2:	697b      	ldr	r3, [r7, #20]
 80038a4:	f023 030a 	bic.w	r3, r3, #10
 80038a8:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 80038aa:	697a      	ldr	r2, [r7, #20]
 80038ac:	68bb      	ldr	r3, [r7, #8]
 80038ae:	4313      	orrs	r3, r2
 80038b0:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 80038b2:	68fb      	ldr	r3, [r7, #12]
 80038b4:	693a      	ldr	r2, [r7, #16]
 80038b6:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 80038b8:	68fb      	ldr	r3, [r7, #12]
 80038ba:	697a      	ldr	r2, [r7, #20]
 80038bc:	621a      	str	r2, [r3, #32]
}
 80038be:	bf00      	nop
 80038c0:	371c      	adds	r7, #28
 80038c2:	46bd      	mov	sp, r7
 80038c4:	bc80      	pop	{r7}
 80038c6:	4770      	bx	lr

080038c8 <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 80038c8:	b480      	push	{r7}
 80038ca:	b087      	sub	sp, #28
 80038cc:	af00      	add	r7, sp, #0
 80038ce:	60f8      	str	r0, [r7, #12]
 80038d0:	60b9      	str	r1, [r7, #8]
 80038d2:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  tmpccer = TIMx->CCER;
 80038d4:	68fb      	ldr	r3, [r7, #12]
 80038d6:	6a1b      	ldr	r3, [r3, #32]
 80038d8:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 80038da:	68fb      	ldr	r3, [r7, #12]
 80038dc:	6a1b      	ldr	r3, [r3, #32]
 80038de:	f023 0210 	bic.w	r2, r3, #16
 80038e2:	68fb      	ldr	r3, [r7, #12]
 80038e4:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 80038e6:	68fb      	ldr	r3, [r7, #12]
 80038e8:	699b      	ldr	r3, [r3, #24]
 80038ea:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 80038ec:	693b      	ldr	r3, [r7, #16]
 80038ee:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 80038f2:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 80038f4:	687b      	ldr	r3, [r7, #4]
 80038f6:	031b      	lsls	r3, r3, #12
 80038f8:	693a      	ldr	r2, [r7, #16]
 80038fa:	4313      	orrs	r3, r2
 80038fc:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 80038fe:	697b      	ldr	r3, [r7, #20]
 8003900:	f023 03a0 	bic.w	r3, r3, #160	; 0xa0
 8003904:	617b      	str	r3, [r7, #20]
  tmpccer |= (TIM_ICPolarity << 4U);
 8003906:	68bb      	ldr	r3, [r7, #8]
 8003908:	011b      	lsls	r3, r3, #4
 800390a:	697a      	ldr	r2, [r7, #20]
 800390c:	4313      	orrs	r3, r2
 800390e:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 8003910:	68fb      	ldr	r3, [r7, #12]
 8003912:	693a      	ldr	r2, [r7, #16]
 8003914:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8003916:	68fb      	ldr	r3, [r7, #12]
 8003918:	697a      	ldr	r2, [r7, #20]
 800391a:	621a      	str	r2, [r3, #32]
}
 800391c:	bf00      	nop
 800391e:	371c      	adds	r7, #28
 8003920:	46bd      	mov	sp, r7
 8003922:	bc80      	pop	{r7}
 8003924:	4770      	bx	lr

08003926 <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 8003926:	b480      	push	{r7}
 8003928:	b085      	sub	sp, #20
 800392a:	af00      	add	r7, sp, #0
 800392c:	6078      	str	r0, [r7, #4]
 800392e:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 8003930:	687b      	ldr	r3, [r7, #4]
 8003932:	689b      	ldr	r3, [r3, #8]
 8003934:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 8003936:	68fb      	ldr	r3, [r7, #12]
 8003938:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800393c:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 800393e:	683a      	ldr	r2, [r7, #0]
 8003940:	68fb      	ldr	r3, [r7, #12]
 8003942:	4313      	orrs	r3, r2
 8003944:	f043 0307 	orr.w	r3, r3, #7
 8003948:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 800394a:	687b      	ldr	r3, [r7, #4]
 800394c:	68fa      	ldr	r2, [r7, #12]
 800394e:	609a      	str	r2, [r3, #8]
}
 8003950:	bf00      	nop
 8003952:	3714      	adds	r7, #20
 8003954:	46bd      	mov	sp, r7
 8003956:	bc80      	pop	{r7}
 8003958:	4770      	bx	lr

0800395a <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 800395a:	b480      	push	{r7}
 800395c:	b087      	sub	sp, #28
 800395e:	af00      	add	r7, sp, #0
 8003960:	60f8      	str	r0, [r7, #12]
 8003962:	60b9      	str	r1, [r7, #8]
 8003964:	607a      	str	r2, [r7, #4]
 8003966:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 8003968:	68fb      	ldr	r3, [r7, #12]
 800396a:	689b      	ldr	r3, [r3, #8]
 800396c:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 800396e:	697b      	ldr	r3, [r7, #20]
 8003970:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 8003974:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8003976:	683b      	ldr	r3, [r7, #0]
 8003978:	021a      	lsls	r2, r3, #8
 800397a:	687b      	ldr	r3, [r7, #4]
 800397c:	431a      	orrs	r2, r3
 800397e:	68bb      	ldr	r3, [r7, #8]
 8003980:	4313      	orrs	r3, r2
 8003982:	697a      	ldr	r2, [r7, #20]
 8003984:	4313      	orrs	r3, r2
 8003986:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8003988:	68fb      	ldr	r3, [r7, #12]
 800398a:	697a      	ldr	r2, [r7, #20]
 800398c:	609a      	str	r2, [r3, #8]
}
 800398e:	bf00      	nop
 8003990:	371c      	adds	r7, #28
 8003992:	46bd      	mov	sp, r7
 8003994:	bc80      	pop	{r7}
 8003996:	4770      	bx	lr

08003998 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 8003998:	b480      	push	{r7}
 800399a:	b085      	sub	sp, #20
 800399c:	af00      	add	r7, sp, #0
 800399e:	6078      	str	r0, [r7, #4]
 80039a0:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 80039a2:	687b      	ldr	r3, [r7, #4]
 80039a4:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 80039a8:	2b01      	cmp	r3, #1
 80039aa:	d101      	bne.n	80039b0 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 80039ac:	2302      	movs	r3, #2
 80039ae:	e046      	b.n	8003a3e <HAL_TIMEx_MasterConfigSynchronization+0xa6>
 80039b0:	687b      	ldr	r3, [r7, #4]
 80039b2:	2201      	movs	r2, #1
 80039b4:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 80039b8:	687b      	ldr	r3, [r7, #4]
 80039ba:	2202      	movs	r2, #2
 80039bc:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 80039c0:	687b      	ldr	r3, [r7, #4]
 80039c2:	681b      	ldr	r3, [r3, #0]
 80039c4:	685b      	ldr	r3, [r3, #4]
 80039c6:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 80039c8:	687b      	ldr	r3, [r7, #4]
 80039ca:	681b      	ldr	r3, [r3, #0]
 80039cc:	689b      	ldr	r3, [r3, #8]
 80039ce:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 80039d0:	68fb      	ldr	r3, [r7, #12]
 80039d2:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80039d6:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 80039d8:	683b      	ldr	r3, [r7, #0]
 80039da:	681b      	ldr	r3, [r3, #0]
 80039dc:	68fa      	ldr	r2, [r7, #12]
 80039de:	4313      	orrs	r3, r2
 80039e0:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 80039e2:	687b      	ldr	r3, [r7, #4]
 80039e4:	681b      	ldr	r3, [r3, #0]
 80039e6:	68fa      	ldr	r2, [r7, #12]
 80039e8:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80039ea:	687b      	ldr	r3, [r7, #4]
 80039ec:	681b      	ldr	r3, [r3, #0]
 80039ee:	4a16      	ldr	r2, [pc, #88]	; (8003a48 <HAL_TIMEx_MasterConfigSynchronization+0xb0>)
 80039f0:	4293      	cmp	r3, r2
 80039f2:	d00e      	beq.n	8003a12 <HAL_TIMEx_MasterConfigSynchronization+0x7a>
 80039f4:	687b      	ldr	r3, [r7, #4]
 80039f6:	681b      	ldr	r3, [r3, #0]
 80039f8:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80039fc:	d009      	beq.n	8003a12 <HAL_TIMEx_MasterConfigSynchronization+0x7a>
 80039fe:	687b      	ldr	r3, [r7, #4]
 8003a00:	681b      	ldr	r3, [r3, #0]
 8003a02:	4a12      	ldr	r2, [pc, #72]	; (8003a4c <HAL_TIMEx_MasterConfigSynchronization+0xb4>)
 8003a04:	4293      	cmp	r3, r2
 8003a06:	d004      	beq.n	8003a12 <HAL_TIMEx_MasterConfigSynchronization+0x7a>
 8003a08:	687b      	ldr	r3, [r7, #4]
 8003a0a:	681b      	ldr	r3, [r3, #0]
 8003a0c:	4a10      	ldr	r2, [pc, #64]	; (8003a50 <HAL_TIMEx_MasterConfigSynchronization+0xb8>)
 8003a0e:	4293      	cmp	r3, r2
 8003a10:	d10c      	bne.n	8003a2c <HAL_TIMEx_MasterConfigSynchronization+0x94>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 8003a12:	68bb      	ldr	r3, [r7, #8]
 8003a14:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8003a18:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8003a1a:	683b      	ldr	r3, [r7, #0]
 8003a1c:	685b      	ldr	r3, [r3, #4]
 8003a1e:	68ba      	ldr	r2, [r7, #8]
 8003a20:	4313      	orrs	r3, r2
 8003a22:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8003a24:	687b      	ldr	r3, [r7, #4]
 8003a26:	681b      	ldr	r3, [r3, #0]
 8003a28:	68ba      	ldr	r2, [r7, #8]
 8003a2a:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8003a2c:	687b      	ldr	r3, [r7, #4]
 8003a2e:	2201      	movs	r2, #1
 8003a30:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8003a34:	687b      	ldr	r3, [r7, #4]
 8003a36:	2200      	movs	r2, #0
 8003a38:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8003a3c:	2300      	movs	r3, #0
}
 8003a3e:	4618      	mov	r0, r3
 8003a40:	3714      	adds	r7, #20
 8003a42:	46bd      	mov	sp, r7
 8003a44:	bc80      	pop	{r7}
 8003a46:	4770      	bx	lr
 8003a48:	40012c00 	.word	0x40012c00
 8003a4c:	40000400 	.word	0x40000400
 8003a50:	40000800 	.word	0x40000800

08003a54 <HAL_TIMEx_CommutCallback>:
  * @brief  Commutation callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 8003a54:	b480      	push	{r7}
 8003a56:	b083      	sub	sp, #12
 8003a58:	af00      	add	r7, sp, #0
 8003a5a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 8003a5c:	bf00      	nop
 8003a5e:	370c      	adds	r7, #12
 8003a60:	46bd      	mov	sp, r7
 8003a62:	bc80      	pop	{r7}
 8003a64:	4770      	bx	lr

08003a66 <HAL_TIMEx_BreakCallback>:
  * @brief  Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 8003a66:	b480      	push	{r7}
 8003a68:	b083      	sub	sp, #12
 8003a6a:	af00      	add	r7, sp, #0
 8003a6c:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 8003a6e:	bf00      	nop
 8003a70:	370c      	adds	r7, #12
 8003a72:	46bd      	mov	sp, r7
 8003a74:	bc80      	pop	{r7}
 8003a76:	4770      	bx	lr

08003a78 <__errno>:
 8003a78:	4b01      	ldr	r3, [pc, #4]	; (8003a80 <__errno+0x8>)
 8003a7a:	6818      	ldr	r0, [r3, #0]
 8003a7c:	4770      	bx	lr
 8003a7e:	bf00      	nop
 8003a80:	20000040 	.word	0x20000040

08003a84 <__libc_init_array>:
 8003a84:	b570      	push	{r4, r5, r6, lr}
 8003a86:	2600      	movs	r6, #0
 8003a88:	4d0c      	ldr	r5, [pc, #48]	; (8003abc <__libc_init_array+0x38>)
 8003a8a:	4c0d      	ldr	r4, [pc, #52]	; (8003ac0 <__libc_init_array+0x3c>)
 8003a8c:	1b64      	subs	r4, r4, r5
 8003a8e:	10a4      	asrs	r4, r4, #2
 8003a90:	42a6      	cmp	r6, r4
 8003a92:	d109      	bne.n	8003aa8 <__libc_init_array+0x24>
 8003a94:	f000 fc5c 	bl	8004350 <_init>
 8003a98:	2600      	movs	r6, #0
 8003a9a:	4d0a      	ldr	r5, [pc, #40]	; (8003ac4 <__libc_init_array+0x40>)
 8003a9c:	4c0a      	ldr	r4, [pc, #40]	; (8003ac8 <__libc_init_array+0x44>)
 8003a9e:	1b64      	subs	r4, r4, r5
 8003aa0:	10a4      	asrs	r4, r4, #2
 8003aa2:	42a6      	cmp	r6, r4
 8003aa4:	d105      	bne.n	8003ab2 <__libc_init_array+0x2e>
 8003aa6:	bd70      	pop	{r4, r5, r6, pc}
 8003aa8:	f855 3b04 	ldr.w	r3, [r5], #4
 8003aac:	4798      	blx	r3
 8003aae:	3601      	adds	r6, #1
 8003ab0:	e7ee      	b.n	8003a90 <__libc_init_array+0xc>
 8003ab2:	f855 3b04 	ldr.w	r3, [r5], #4
 8003ab6:	4798      	blx	r3
 8003ab8:	3601      	adds	r6, #1
 8003aba:	e7f2      	b.n	8003aa2 <__libc_init_array+0x1e>
 8003abc:	080044f4 	.word	0x080044f4
 8003ac0:	080044f4 	.word	0x080044f4
 8003ac4:	080044f4 	.word	0x080044f4
 8003ac8:	080044f8 	.word	0x080044f8

08003acc <memset>:
 8003acc:	4603      	mov	r3, r0
 8003ace:	4402      	add	r2, r0
 8003ad0:	4293      	cmp	r3, r2
 8003ad2:	d100      	bne.n	8003ad6 <memset+0xa>
 8003ad4:	4770      	bx	lr
 8003ad6:	f803 1b01 	strb.w	r1, [r3], #1
 8003ada:	e7f9      	b.n	8003ad0 <memset+0x4>

08003adc <siprintf>:
 8003adc:	b40e      	push	{r1, r2, r3}
 8003ade:	f06f 4100 	mvn.w	r1, #2147483648	; 0x80000000
 8003ae2:	b500      	push	{lr}
 8003ae4:	b09c      	sub	sp, #112	; 0x70
 8003ae6:	ab1d      	add	r3, sp, #116	; 0x74
 8003ae8:	9002      	str	r0, [sp, #8]
 8003aea:	9006      	str	r0, [sp, #24]
 8003aec:	9107      	str	r1, [sp, #28]
 8003aee:	9104      	str	r1, [sp, #16]
 8003af0:	4808      	ldr	r0, [pc, #32]	; (8003b14 <siprintf+0x38>)
 8003af2:	4909      	ldr	r1, [pc, #36]	; (8003b18 <siprintf+0x3c>)
 8003af4:	f853 2b04 	ldr.w	r2, [r3], #4
 8003af8:	9105      	str	r1, [sp, #20]
 8003afa:	6800      	ldr	r0, [r0, #0]
 8003afc:	a902      	add	r1, sp, #8
 8003afe:	9301      	str	r3, [sp, #4]
 8003b00:	f000 f868 	bl	8003bd4 <_svfiprintf_r>
 8003b04:	2200      	movs	r2, #0
 8003b06:	9b02      	ldr	r3, [sp, #8]
 8003b08:	701a      	strb	r2, [r3, #0]
 8003b0a:	b01c      	add	sp, #112	; 0x70
 8003b0c:	f85d eb04 	ldr.w	lr, [sp], #4
 8003b10:	b003      	add	sp, #12
 8003b12:	4770      	bx	lr
 8003b14:	20000040 	.word	0x20000040
 8003b18:	ffff0208 	.word	0xffff0208

08003b1c <__ssputs_r>:
 8003b1c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8003b20:	688e      	ldr	r6, [r1, #8]
 8003b22:	4682      	mov	sl, r0
 8003b24:	429e      	cmp	r6, r3
 8003b26:	460c      	mov	r4, r1
 8003b28:	4690      	mov	r8, r2
 8003b2a:	461f      	mov	r7, r3
 8003b2c:	d838      	bhi.n	8003ba0 <__ssputs_r+0x84>
 8003b2e:	898a      	ldrh	r2, [r1, #12]
 8003b30:	f412 6f90 	tst.w	r2, #1152	; 0x480
 8003b34:	d032      	beq.n	8003b9c <__ssputs_r+0x80>
 8003b36:	6825      	ldr	r5, [r4, #0]
 8003b38:	6909      	ldr	r1, [r1, #16]
 8003b3a:	3301      	adds	r3, #1
 8003b3c:	eba5 0901 	sub.w	r9, r5, r1
 8003b40:	6965      	ldr	r5, [r4, #20]
 8003b42:	444b      	add	r3, r9
 8003b44:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 8003b48:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 8003b4c:	106d      	asrs	r5, r5, #1
 8003b4e:	429d      	cmp	r5, r3
 8003b50:	bf38      	it	cc
 8003b52:	461d      	movcc	r5, r3
 8003b54:	0553      	lsls	r3, r2, #21
 8003b56:	d531      	bpl.n	8003bbc <__ssputs_r+0xa0>
 8003b58:	4629      	mov	r1, r5
 8003b5a:	f000 fb53 	bl	8004204 <_malloc_r>
 8003b5e:	4606      	mov	r6, r0
 8003b60:	b950      	cbnz	r0, 8003b78 <__ssputs_r+0x5c>
 8003b62:	230c      	movs	r3, #12
 8003b64:	f04f 30ff 	mov.w	r0, #4294967295
 8003b68:	f8ca 3000 	str.w	r3, [sl]
 8003b6c:	89a3      	ldrh	r3, [r4, #12]
 8003b6e:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8003b72:	81a3      	strh	r3, [r4, #12]
 8003b74:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8003b78:	464a      	mov	r2, r9
 8003b7a:	6921      	ldr	r1, [r4, #16]
 8003b7c:	f000 face 	bl	800411c <memcpy>
 8003b80:	89a3      	ldrh	r3, [r4, #12]
 8003b82:	f423 6390 	bic.w	r3, r3, #1152	; 0x480
 8003b86:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8003b8a:	81a3      	strh	r3, [r4, #12]
 8003b8c:	6126      	str	r6, [r4, #16]
 8003b8e:	444e      	add	r6, r9
 8003b90:	6026      	str	r6, [r4, #0]
 8003b92:	463e      	mov	r6, r7
 8003b94:	6165      	str	r5, [r4, #20]
 8003b96:	eba5 0509 	sub.w	r5, r5, r9
 8003b9a:	60a5      	str	r5, [r4, #8]
 8003b9c:	42be      	cmp	r6, r7
 8003b9e:	d900      	bls.n	8003ba2 <__ssputs_r+0x86>
 8003ba0:	463e      	mov	r6, r7
 8003ba2:	4632      	mov	r2, r6
 8003ba4:	4641      	mov	r1, r8
 8003ba6:	6820      	ldr	r0, [r4, #0]
 8003ba8:	f000 fac6 	bl	8004138 <memmove>
 8003bac:	68a3      	ldr	r3, [r4, #8]
 8003bae:	6822      	ldr	r2, [r4, #0]
 8003bb0:	1b9b      	subs	r3, r3, r6
 8003bb2:	4432      	add	r2, r6
 8003bb4:	2000      	movs	r0, #0
 8003bb6:	60a3      	str	r3, [r4, #8]
 8003bb8:	6022      	str	r2, [r4, #0]
 8003bba:	e7db      	b.n	8003b74 <__ssputs_r+0x58>
 8003bbc:	462a      	mov	r2, r5
 8003bbe:	f000 fb7b 	bl	80042b8 <_realloc_r>
 8003bc2:	4606      	mov	r6, r0
 8003bc4:	2800      	cmp	r0, #0
 8003bc6:	d1e1      	bne.n	8003b8c <__ssputs_r+0x70>
 8003bc8:	4650      	mov	r0, sl
 8003bca:	6921      	ldr	r1, [r4, #16]
 8003bcc:	f000 face 	bl	800416c <_free_r>
 8003bd0:	e7c7      	b.n	8003b62 <__ssputs_r+0x46>
	...

08003bd4 <_svfiprintf_r>:
 8003bd4:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8003bd8:	4698      	mov	r8, r3
 8003bda:	898b      	ldrh	r3, [r1, #12]
 8003bdc:	4607      	mov	r7, r0
 8003bde:	061b      	lsls	r3, r3, #24
 8003be0:	460d      	mov	r5, r1
 8003be2:	4614      	mov	r4, r2
 8003be4:	b09d      	sub	sp, #116	; 0x74
 8003be6:	d50e      	bpl.n	8003c06 <_svfiprintf_r+0x32>
 8003be8:	690b      	ldr	r3, [r1, #16]
 8003bea:	b963      	cbnz	r3, 8003c06 <_svfiprintf_r+0x32>
 8003bec:	2140      	movs	r1, #64	; 0x40
 8003bee:	f000 fb09 	bl	8004204 <_malloc_r>
 8003bf2:	6028      	str	r0, [r5, #0]
 8003bf4:	6128      	str	r0, [r5, #16]
 8003bf6:	b920      	cbnz	r0, 8003c02 <_svfiprintf_r+0x2e>
 8003bf8:	230c      	movs	r3, #12
 8003bfa:	603b      	str	r3, [r7, #0]
 8003bfc:	f04f 30ff 	mov.w	r0, #4294967295
 8003c00:	e0d1      	b.n	8003da6 <_svfiprintf_r+0x1d2>
 8003c02:	2340      	movs	r3, #64	; 0x40
 8003c04:	616b      	str	r3, [r5, #20]
 8003c06:	2300      	movs	r3, #0
 8003c08:	9309      	str	r3, [sp, #36]	; 0x24
 8003c0a:	2320      	movs	r3, #32
 8003c0c:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 8003c10:	2330      	movs	r3, #48	; 0x30
 8003c12:	f04f 0901 	mov.w	r9, #1
 8003c16:	f8cd 800c 	str.w	r8, [sp, #12]
 8003c1a:	f8df 81a4 	ldr.w	r8, [pc, #420]	; 8003dc0 <_svfiprintf_r+0x1ec>
 8003c1e:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 8003c22:	4623      	mov	r3, r4
 8003c24:	469a      	mov	sl, r3
 8003c26:	f813 2b01 	ldrb.w	r2, [r3], #1
 8003c2a:	b10a      	cbz	r2, 8003c30 <_svfiprintf_r+0x5c>
 8003c2c:	2a25      	cmp	r2, #37	; 0x25
 8003c2e:	d1f9      	bne.n	8003c24 <_svfiprintf_r+0x50>
 8003c30:	ebba 0b04 	subs.w	fp, sl, r4
 8003c34:	d00b      	beq.n	8003c4e <_svfiprintf_r+0x7a>
 8003c36:	465b      	mov	r3, fp
 8003c38:	4622      	mov	r2, r4
 8003c3a:	4629      	mov	r1, r5
 8003c3c:	4638      	mov	r0, r7
 8003c3e:	f7ff ff6d 	bl	8003b1c <__ssputs_r>
 8003c42:	3001      	adds	r0, #1
 8003c44:	f000 80aa 	beq.w	8003d9c <_svfiprintf_r+0x1c8>
 8003c48:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8003c4a:	445a      	add	r2, fp
 8003c4c:	9209      	str	r2, [sp, #36]	; 0x24
 8003c4e:	f89a 3000 	ldrb.w	r3, [sl]
 8003c52:	2b00      	cmp	r3, #0
 8003c54:	f000 80a2 	beq.w	8003d9c <_svfiprintf_r+0x1c8>
 8003c58:	2300      	movs	r3, #0
 8003c5a:	f04f 32ff 	mov.w	r2, #4294967295
 8003c5e:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8003c62:	f10a 0a01 	add.w	sl, sl, #1
 8003c66:	9304      	str	r3, [sp, #16]
 8003c68:	9307      	str	r3, [sp, #28]
 8003c6a:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 8003c6e:	931a      	str	r3, [sp, #104]	; 0x68
 8003c70:	4654      	mov	r4, sl
 8003c72:	2205      	movs	r2, #5
 8003c74:	f814 1b01 	ldrb.w	r1, [r4], #1
 8003c78:	4851      	ldr	r0, [pc, #324]	; (8003dc0 <_svfiprintf_r+0x1ec>)
 8003c7a:	f000 fa41 	bl	8004100 <memchr>
 8003c7e:	9a04      	ldr	r2, [sp, #16]
 8003c80:	b9d8      	cbnz	r0, 8003cba <_svfiprintf_r+0xe6>
 8003c82:	06d0      	lsls	r0, r2, #27
 8003c84:	bf44      	itt	mi
 8003c86:	2320      	movmi	r3, #32
 8003c88:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8003c8c:	0711      	lsls	r1, r2, #28
 8003c8e:	bf44      	itt	mi
 8003c90:	232b      	movmi	r3, #43	; 0x2b
 8003c92:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8003c96:	f89a 3000 	ldrb.w	r3, [sl]
 8003c9a:	2b2a      	cmp	r3, #42	; 0x2a
 8003c9c:	d015      	beq.n	8003cca <_svfiprintf_r+0xf6>
 8003c9e:	4654      	mov	r4, sl
 8003ca0:	2000      	movs	r0, #0
 8003ca2:	f04f 0c0a 	mov.w	ip, #10
 8003ca6:	9a07      	ldr	r2, [sp, #28]
 8003ca8:	4621      	mov	r1, r4
 8003caa:	f811 3b01 	ldrb.w	r3, [r1], #1
 8003cae:	3b30      	subs	r3, #48	; 0x30
 8003cb0:	2b09      	cmp	r3, #9
 8003cb2:	d94e      	bls.n	8003d52 <_svfiprintf_r+0x17e>
 8003cb4:	b1b0      	cbz	r0, 8003ce4 <_svfiprintf_r+0x110>
 8003cb6:	9207      	str	r2, [sp, #28]
 8003cb8:	e014      	b.n	8003ce4 <_svfiprintf_r+0x110>
 8003cba:	eba0 0308 	sub.w	r3, r0, r8
 8003cbe:	fa09 f303 	lsl.w	r3, r9, r3
 8003cc2:	4313      	orrs	r3, r2
 8003cc4:	46a2      	mov	sl, r4
 8003cc6:	9304      	str	r3, [sp, #16]
 8003cc8:	e7d2      	b.n	8003c70 <_svfiprintf_r+0x9c>
 8003cca:	9b03      	ldr	r3, [sp, #12]
 8003ccc:	1d19      	adds	r1, r3, #4
 8003cce:	681b      	ldr	r3, [r3, #0]
 8003cd0:	9103      	str	r1, [sp, #12]
 8003cd2:	2b00      	cmp	r3, #0
 8003cd4:	bfbb      	ittet	lt
 8003cd6:	425b      	neglt	r3, r3
 8003cd8:	f042 0202 	orrlt.w	r2, r2, #2
 8003cdc:	9307      	strge	r3, [sp, #28]
 8003cde:	9307      	strlt	r3, [sp, #28]
 8003ce0:	bfb8      	it	lt
 8003ce2:	9204      	strlt	r2, [sp, #16]
 8003ce4:	7823      	ldrb	r3, [r4, #0]
 8003ce6:	2b2e      	cmp	r3, #46	; 0x2e
 8003ce8:	d10c      	bne.n	8003d04 <_svfiprintf_r+0x130>
 8003cea:	7863      	ldrb	r3, [r4, #1]
 8003cec:	2b2a      	cmp	r3, #42	; 0x2a
 8003cee:	d135      	bne.n	8003d5c <_svfiprintf_r+0x188>
 8003cf0:	9b03      	ldr	r3, [sp, #12]
 8003cf2:	3402      	adds	r4, #2
 8003cf4:	1d1a      	adds	r2, r3, #4
 8003cf6:	681b      	ldr	r3, [r3, #0]
 8003cf8:	9203      	str	r2, [sp, #12]
 8003cfa:	2b00      	cmp	r3, #0
 8003cfc:	bfb8      	it	lt
 8003cfe:	f04f 33ff 	movlt.w	r3, #4294967295
 8003d02:	9305      	str	r3, [sp, #20]
 8003d04:	f8df a0c8 	ldr.w	sl, [pc, #200]	; 8003dd0 <_svfiprintf_r+0x1fc>
 8003d08:	2203      	movs	r2, #3
 8003d0a:	4650      	mov	r0, sl
 8003d0c:	7821      	ldrb	r1, [r4, #0]
 8003d0e:	f000 f9f7 	bl	8004100 <memchr>
 8003d12:	b140      	cbz	r0, 8003d26 <_svfiprintf_r+0x152>
 8003d14:	2340      	movs	r3, #64	; 0x40
 8003d16:	eba0 000a 	sub.w	r0, r0, sl
 8003d1a:	fa03 f000 	lsl.w	r0, r3, r0
 8003d1e:	9b04      	ldr	r3, [sp, #16]
 8003d20:	3401      	adds	r4, #1
 8003d22:	4303      	orrs	r3, r0
 8003d24:	9304      	str	r3, [sp, #16]
 8003d26:	f814 1b01 	ldrb.w	r1, [r4], #1
 8003d2a:	2206      	movs	r2, #6
 8003d2c:	4825      	ldr	r0, [pc, #148]	; (8003dc4 <_svfiprintf_r+0x1f0>)
 8003d2e:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 8003d32:	f000 f9e5 	bl	8004100 <memchr>
 8003d36:	2800      	cmp	r0, #0
 8003d38:	d038      	beq.n	8003dac <_svfiprintf_r+0x1d8>
 8003d3a:	4b23      	ldr	r3, [pc, #140]	; (8003dc8 <_svfiprintf_r+0x1f4>)
 8003d3c:	bb1b      	cbnz	r3, 8003d86 <_svfiprintf_r+0x1b2>
 8003d3e:	9b03      	ldr	r3, [sp, #12]
 8003d40:	3307      	adds	r3, #7
 8003d42:	f023 0307 	bic.w	r3, r3, #7
 8003d46:	3308      	adds	r3, #8
 8003d48:	9303      	str	r3, [sp, #12]
 8003d4a:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8003d4c:	4433      	add	r3, r6
 8003d4e:	9309      	str	r3, [sp, #36]	; 0x24
 8003d50:	e767      	b.n	8003c22 <_svfiprintf_r+0x4e>
 8003d52:	460c      	mov	r4, r1
 8003d54:	2001      	movs	r0, #1
 8003d56:	fb0c 3202 	mla	r2, ip, r2, r3
 8003d5a:	e7a5      	b.n	8003ca8 <_svfiprintf_r+0xd4>
 8003d5c:	2300      	movs	r3, #0
 8003d5e:	f04f 0c0a 	mov.w	ip, #10
 8003d62:	4619      	mov	r1, r3
 8003d64:	3401      	adds	r4, #1
 8003d66:	9305      	str	r3, [sp, #20]
 8003d68:	4620      	mov	r0, r4
 8003d6a:	f810 2b01 	ldrb.w	r2, [r0], #1
 8003d6e:	3a30      	subs	r2, #48	; 0x30
 8003d70:	2a09      	cmp	r2, #9
 8003d72:	d903      	bls.n	8003d7c <_svfiprintf_r+0x1a8>
 8003d74:	2b00      	cmp	r3, #0
 8003d76:	d0c5      	beq.n	8003d04 <_svfiprintf_r+0x130>
 8003d78:	9105      	str	r1, [sp, #20]
 8003d7a:	e7c3      	b.n	8003d04 <_svfiprintf_r+0x130>
 8003d7c:	4604      	mov	r4, r0
 8003d7e:	2301      	movs	r3, #1
 8003d80:	fb0c 2101 	mla	r1, ip, r1, r2
 8003d84:	e7f0      	b.n	8003d68 <_svfiprintf_r+0x194>
 8003d86:	ab03      	add	r3, sp, #12
 8003d88:	9300      	str	r3, [sp, #0]
 8003d8a:	462a      	mov	r2, r5
 8003d8c:	4638      	mov	r0, r7
 8003d8e:	4b0f      	ldr	r3, [pc, #60]	; (8003dcc <_svfiprintf_r+0x1f8>)
 8003d90:	a904      	add	r1, sp, #16
 8003d92:	f3af 8000 	nop.w
 8003d96:	1c42      	adds	r2, r0, #1
 8003d98:	4606      	mov	r6, r0
 8003d9a:	d1d6      	bne.n	8003d4a <_svfiprintf_r+0x176>
 8003d9c:	89ab      	ldrh	r3, [r5, #12]
 8003d9e:	065b      	lsls	r3, r3, #25
 8003da0:	f53f af2c 	bmi.w	8003bfc <_svfiprintf_r+0x28>
 8003da4:	9809      	ldr	r0, [sp, #36]	; 0x24
 8003da6:	b01d      	add	sp, #116	; 0x74
 8003da8:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8003dac:	ab03      	add	r3, sp, #12
 8003dae:	9300      	str	r3, [sp, #0]
 8003db0:	462a      	mov	r2, r5
 8003db2:	4638      	mov	r0, r7
 8003db4:	4b05      	ldr	r3, [pc, #20]	; (8003dcc <_svfiprintf_r+0x1f8>)
 8003db6:	a904      	add	r1, sp, #16
 8003db8:	f000 f87c 	bl	8003eb4 <_printf_i>
 8003dbc:	e7eb      	b.n	8003d96 <_svfiprintf_r+0x1c2>
 8003dbe:	bf00      	nop
 8003dc0:	080044be 	.word	0x080044be
 8003dc4:	080044c8 	.word	0x080044c8
 8003dc8:	00000000 	.word	0x00000000
 8003dcc:	08003b1d 	.word	0x08003b1d
 8003dd0:	080044c4 	.word	0x080044c4

08003dd4 <_printf_common>:
 8003dd4:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8003dd8:	4616      	mov	r6, r2
 8003dda:	4699      	mov	r9, r3
 8003ddc:	688a      	ldr	r2, [r1, #8]
 8003dde:	690b      	ldr	r3, [r1, #16]
 8003de0:	4607      	mov	r7, r0
 8003de2:	4293      	cmp	r3, r2
 8003de4:	bfb8      	it	lt
 8003de6:	4613      	movlt	r3, r2
 8003de8:	6033      	str	r3, [r6, #0]
 8003dea:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 8003dee:	460c      	mov	r4, r1
 8003df0:	f8dd 8020 	ldr.w	r8, [sp, #32]
 8003df4:	b10a      	cbz	r2, 8003dfa <_printf_common+0x26>
 8003df6:	3301      	adds	r3, #1
 8003df8:	6033      	str	r3, [r6, #0]
 8003dfa:	6823      	ldr	r3, [r4, #0]
 8003dfc:	0699      	lsls	r1, r3, #26
 8003dfe:	bf42      	ittt	mi
 8003e00:	6833      	ldrmi	r3, [r6, #0]
 8003e02:	3302      	addmi	r3, #2
 8003e04:	6033      	strmi	r3, [r6, #0]
 8003e06:	6825      	ldr	r5, [r4, #0]
 8003e08:	f015 0506 	ands.w	r5, r5, #6
 8003e0c:	d106      	bne.n	8003e1c <_printf_common+0x48>
 8003e0e:	f104 0a19 	add.w	sl, r4, #25
 8003e12:	68e3      	ldr	r3, [r4, #12]
 8003e14:	6832      	ldr	r2, [r6, #0]
 8003e16:	1a9b      	subs	r3, r3, r2
 8003e18:	42ab      	cmp	r3, r5
 8003e1a:	dc28      	bgt.n	8003e6e <_printf_common+0x9a>
 8003e1c:	f894 2043 	ldrb.w	r2, [r4, #67]	; 0x43
 8003e20:	1e13      	subs	r3, r2, #0
 8003e22:	6822      	ldr	r2, [r4, #0]
 8003e24:	bf18      	it	ne
 8003e26:	2301      	movne	r3, #1
 8003e28:	0692      	lsls	r2, r2, #26
 8003e2a:	d42d      	bmi.n	8003e88 <_printf_common+0xb4>
 8003e2c:	4649      	mov	r1, r9
 8003e2e:	4638      	mov	r0, r7
 8003e30:	f104 0243 	add.w	r2, r4, #67	; 0x43
 8003e34:	47c0      	blx	r8
 8003e36:	3001      	adds	r0, #1
 8003e38:	d020      	beq.n	8003e7c <_printf_common+0xa8>
 8003e3a:	6823      	ldr	r3, [r4, #0]
 8003e3c:	68e5      	ldr	r5, [r4, #12]
 8003e3e:	f003 0306 	and.w	r3, r3, #6
 8003e42:	2b04      	cmp	r3, #4
 8003e44:	bf18      	it	ne
 8003e46:	2500      	movne	r5, #0
 8003e48:	6832      	ldr	r2, [r6, #0]
 8003e4a:	f04f 0600 	mov.w	r6, #0
 8003e4e:	68a3      	ldr	r3, [r4, #8]
 8003e50:	bf08      	it	eq
 8003e52:	1aad      	subeq	r5, r5, r2
 8003e54:	6922      	ldr	r2, [r4, #16]
 8003e56:	bf08      	it	eq
 8003e58:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8003e5c:	4293      	cmp	r3, r2
 8003e5e:	bfc4      	itt	gt
 8003e60:	1a9b      	subgt	r3, r3, r2
 8003e62:	18ed      	addgt	r5, r5, r3
 8003e64:	341a      	adds	r4, #26
 8003e66:	42b5      	cmp	r5, r6
 8003e68:	d11a      	bne.n	8003ea0 <_printf_common+0xcc>
 8003e6a:	2000      	movs	r0, #0
 8003e6c:	e008      	b.n	8003e80 <_printf_common+0xac>
 8003e6e:	2301      	movs	r3, #1
 8003e70:	4652      	mov	r2, sl
 8003e72:	4649      	mov	r1, r9
 8003e74:	4638      	mov	r0, r7
 8003e76:	47c0      	blx	r8
 8003e78:	3001      	adds	r0, #1
 8003e7a:	d103      	bne.n	8003e84 <_printf_common+0xb0>
 8003e7c:	f04f 30ff 	mov.w	r0, #4294967295
 8003e80:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8003e84:	3501      	adds	r5, #1
 8003e86:	e7c4      	b.n	8003e12 <_printf_common+0x3e>
 8003e88:	2030      	movs	r0, #48	; 0x30
 8003e8a:	18e1      	adds	r1, r4, r3
 8003e8c:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 8003e90:	1c5a      	adds	r2, r3, #1
 8003e92:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 8003e96:	4422      	add	r2, r4
 8003e98:	3302      	adds	r3, #2
 8003e9a:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 8003e9e:	e7c5      	b.n	8003e2c <_printf_common+0x58>
 8003ea0:	2301      	movs	r3, #1
 8003ea2:	4622      	mov	r2, r4
 8003ea4:	4649      	mov	r1, r9
 8003ea6:	4638      	mov	r0, r7
 8003ea8:	47c0      	blx	r8
 8003eaa:	3001      	adds	r0, #1
 8003eac:	d0e6      	beq.n	8003e7c <_printf_common+0xa8>
 8003eae:	3601      	adds	r6, #1
 8003eb0:	e7d9      	b.n	8003e66 <_printf_common+0x92>
	...

08003eb4 <_printf_i>:
 8003eb4:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8003eb8:	460c      	mov	r4, r1
 8003eba:	7e27      	ldrb	r7, [r4, #24]
 8003ebc:	4691      	mov	r9, r2
 8003ebe:	2f78      	cmp	r7, #120	; 0x78
 8003ec0:	4680      	mov	r8, r0
 8003ec2:	469a      	mov	sl, r3
 8003ec4:	990c      	ldr	r1, [sp, #48]	; 0x30
 8003ec6:	f104 0243 	add.w	r2, r4, #67	; 0x43
 8003eca:	d807      	bhi.n	8003edc <_printf_i+0x28>
 8003ecc:	2f62      	cmp	r7, #98	; 0x62
 8003ece:	d80a      	bhi.n	8003ee6 <_printf_i+0x32>
 8003ed0:	2f00      	cmp	r7, #0
 8003ed2:	f000 80d9 	beq.w	8004088 <_printf_i+0x1d4>
 8003ed6:	2f58      	cmp	r7, #88	; 0x58
 8003ed8:	f000 80a4 	beq.w	8004024 <_printf_i+0x170>
 8003edc:	f104 0642 	add.w	r6, r4, #66	; 0x42
 8003ee0:	f884 7042 	strb.w	r7, [r4, #66]	; 0x42
 8003ee4:	e03a      	b.n	8003f5c <_printf_i+0xa8>
 8003ee6:	f1a7 0363 	sub.w	r3, r7, #99	; 0x63
 8003eea:	2b15      	cmp	r3, #21
 8003eec:	d8f6      	bhi.n	8003edc <_printf_i+0x28>
 8003eee:	a001      	add	r0, pc, #4	; (adr r0, 8003ef4 <_printf_i+0x40>)
 8003ef0:	f850 f023 	ldr.w	pc, [r0, r3, lsl #2]
 8003ef4:	08003f4d 	.word	0x08003f4d
 8003ef8:	08003f61 	.word	0x08003f61
 8003efc:	08003edd 	.word	0x08003edd
 8003f00:	08003edd 	.word	0x08003edd
 8003f04:	08003edd 	.word	0x08003edd
 8003f08:	08003edd 	.word	0x08003edd
 8003f0c:	08003f61 	.word	0x08003f61
 8003f10:	08003edd 	.word	0x08003edd
 8003f14:	08003edd 	.word	0x08003edd
 8003f18:	08003edd 	.word	0x08003edd
 8003f1c:	08003edd 	.word	0x08003edd
 8003f20:	0800406f 	.word	0x0800406f
 8003f24:	08003f91 	.word	0x08003f91
 8003f28:	08004051 	.word	0x08004051
 8003f2c:	08003edd 	.word	0x08003edd
 8003f30:	08003edd 	.word	0x08003edd
 8003f34:	08004091 	.word	0x08004091
 8003f38:	08003edd 	.word	0x08003edd
 8003f3c:	08003f91 	.word	0x08003f91
 8003f40:	08003edd 	.word	0x08003edd
 8003f44:	08003edd 	.word	0x08003edd
 8003f48:	08004059 	.word	0x08004059
 8003f4c:	680b      	ldr	r3, [r1, #0]
 8003f4e:	f104 0642 	add.w	r6, r4, #66	; 0x42
 8003f52:	1d1a      	adds	r2, r3, #4
 8003f54:	681b      	ldr	r3, [r3, #0]
 8003f56:	600a      	str	r2, [r1, #0]
 8003f58:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 8003f5c:	2301      	movs	r3, #1
 8003f5e:	e0a4      	b.n	80040aa <_printf_i+0x1f6>
 8003f60:	6825      	ldr	r5, [r4, #0]
 8003f62:	6808      	ldr	r0, [r1, #0]
 8003f64:	062e      	lsls	r6, r5, #24
 8003f66:	f100 0304 	add.w	r3, r0, #4
 8003f6a:	d50a      	bpl.n	8003f82 <_printf_i+0xce>
 8003f6c:	6805      	ldr	r5, [r0, #0]
 8003f6e:	600b      	str	r3, [r1, #0]
 8003f70:	2d00      	cmp	r5, #0
 8003f72:	da03      	bge.n	8003f7c <_printf_i+0xc8>
 8003f74:	232d      	movs	r3, #45	; 0x2d
 8003f76:	426d      	negs	r5, r5
 8003f78:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8003f7c:	230a      	movs	r3, #10
 8003f7e:	485e      	ldr	r0, [pc, #376]	; (80040f8 <_printf_i+0x244>)
 8003f80:	e019      	b.n	8003fb6 <_printf_i+0x102>
 8003f82:	f015 0f40 	tst.w	r5, #64	; 0x40
 8003f86:	6805      	ldr	r5, [r0, #0]
 8003f88:	600b      	str	r3, [r1, #0]
 8003f8a:	bf18      	it	ne
 8003f8c:	b22d      	sxthne	r5, r5
 8003f8e:	e7ef      	b.n	8003f70 <_printf_i+0xbc>
 8003f90:	680b      	ldr	r3, [r1, #0]
 8003f92:	6825      	ldr	r5, [r4, #0]
 8003f94:	1d18      	adds	r0, r3, #4
 8003f96:	6008      	str	r0, [r1, #0]
 8003f98:	0628      	lsls	r0, r5, #24
 8003f9a:	d501      	bpl.n	8003fa0 <_printf_i+0xec>
 8003f9c:	681d      	ldr	r5, [r3, #0]
 8003f9e:	e002      	b.n	8003fa6 <_printf_i+0xf2>
 8003fa0:	0669      	lsls	r1, r5, #25
 8003fa2:	d5fb      	bpl.n	8003f9c <_printf_i+0xe8>
 8003fa4:	881d      	ldrh	r5, [r3, #0]
 8003fa6:	2f6f      	cmp	r7, #111	; 0x6f
 8003fa8:	bf0c      	ite	eq
 8003faa:	2308      	moveq	r3, #8
 8003fac:	230a      	movne	r3, #10
 8003fae:	4852      	ldr	r0, [pc, #328]	; (80040f8 <_printf_i+0x244>)
 8003fb0:	2100      	movs	r1, #0
 8003fb2:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 8003fb6:	6866      	ldr	r6, [r4, #4]
 8003fb8:	2e00      	cmp	r6, #0
 8003fba:	bfa8      	it	ge
 8003fbc:	6821      	ldrge	r1, [r4, #0]
 8003fbe:	60a6      	str	r6, [r4, #8]
 8003fc0:	bfa4      	itt	ge
 8003fc2:	f021 0104 	bicge.w	r1, r1, #4
 8003fc6:	6021      	strge	r1, [r4, #0]
 8003fc8:	b90d      	cbnz	r5, 8003fce <_printf_i+0x11a>
 8003fca:	2e00      	cmp	r6, #0
 8003fcc:	d04d      	beq.n	800406a <_printf_i+0x1b6>
 8003fce:	4616      	mov	r6, r2
 8003fd0:	fbb5 f1f3 	udiv	r1, r5, r3
 8003fd4:	fb03 5711 	mls	r7, r3, r1, r5
 8003fd8:	5dc7      	ldrb	r7, [r0, r7]
 8003fda:	f806 7d01 	strb.w	r7, [r6, #-1]!
 8003fde:	462f      	mov	r7, r5
 8003fe0:	42bb      	cmp	r3, r7
 8003fe2:	460d      	mov	r5, r1
 8003fe4:	d9f4      	bls.n	8003fd0 <_printf_i+0x11c>
 8003fe6:	2b08      	cmp	r3, #8
 8003fe8:	d10b      	bne.n	8004002 <_printf_i+0x14e>
 8003fea:	6823      	ldr	r3, [r4, #0]
 8003fec:	07df      	lsls	r7, r3, #31
 8003fee:	d508      	bpl.n	8004002 <_printf_i+0x14e>
 8003ff0:	6923      	ldr	r3, [r4, #16]
 8003ff2:	6861      	ldr	r1, [r4, #4]
 8003ff4:	4299      	cmp	r1, r3
 8003ff6:	bfde      	ittt	le
 8003ff8:	2330      	movle	r3, #48	; 0x30
 8003ffa:	f806 3c01 	strble.w	r3, [r6, #-1]
 8003ffe:	f106 36ff 	addle.w	r6, r6, #4294967295
 8004002:	1b92      	subs	r2, r2, r6
 8004004:	6122      	str	r2, [r4, #16]
 8004006:	464b      	mov	r3, r9
 8004008:	4621      	mov	r1, r4
 800400a:	4640      	mov	r0, r8
 800400c:	f8cd a000 	str.w	sl, [sp]
 8004010:	aa03      	add	r2, sp, #12
 8004012:	f7ff fedf 	bl	8003dd4 <_printf_common>
 8004016:	3001      	adds	r0, #1
 8004018:	d14c      	bne.n	80040b4 <_printf_i+0x200>
 800401a:	f04f 30ff 	mov.w	r0, #4294967295
 800401e:	b004      	add	sp, #16
 8004020:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8004024:	4834      	ldr	r0, [pc, #208]	; (80040f8 <_printf_i+0x244>)
 8004026:	f884 7045 	strb.w	r7, [r4, #69]	; 0x45
 800402a:	680e      	ldr	r6, [r1, #0]
 800402c:	6823      	ldr	r3, [r4, #0]
 800402e:	f856 5b04 	ldr.w	r5, [r6], #4
 8004032:	061f      	lsls	r7, r3, #24
 8004034:	600e      	str	r6, [r1, #0]
 8004036:	d514      	bpl.n	8004062 <_printf_i+0x1ae>
 8004038:	07d9      	lsls	r1, r3, #31
 800403a:	bf44      	itt	mi
 800403c:	f043 0320 	orrmi.w	r3, r3, #32
 8004040:	6023      	strmi	r3, [r4, #0]
 8004042:	b91d      	cbnz	r5, 800404c <_printf_i+0x198>
 8004044:	6823      	ldr	r3, [r4, #0]
 8004046:	f023 0320 	bic.w	r3, r3, #32
 800404a:	6023      	str	r3, [r4, #0]
 800404c:	2310      	movs	r3, #16
 800404e:	e7af      	b.n	8003fb0 <_printf_i+0xfc>
 8004050:	6823      	ldr	r3, [r4, #0]
 8004052:	f043 0320 	orr.w	r3, r3, #32
 8004056:	6023      	str	r3, [r4, #0]
 8004058:	2378      	movs	r3, #120	; 0x78
 800405a:	4828      	ldr	r0, [pc, #160]	; (80040fc <_printf_i+0x248>)
 800405c:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
 8004060:	e7e3      	b.n	800402a <_printf_i+0x176>
 8004062:	065e      	lsls	r6, r3, #25
 8004064:	bf48      	it	mi
 8004066:	b2ad      	uxthmi	r5, r5
 8004068:	e7e6      	b.n	8004038 <_printf_i+0x184>
 800406a:	4616      	mov	r6, r2
 800406c:	e7bb      	b.n	8003fe6 <_printf_i+0x132>
 800406e:	680b      	ldr	r3, [r1, #0]
 8004070:	6826      	ldr	r6, [r4, #0]
 8004072:	1d1d      	adds	r5, r3, #4
 8004074:	6960      	ldr	r0, [r4, #20]
 8004076:	600d      	str	r5, [r1, #0]
 8004078:	0635      	lsls	r5, r6, #24
 800407a:	681b      	ldr	r3, [r3, #0]
 800407c:	d501      	bpl.n	8004082 <_printf_i+0x1ce>
 800407e:	6018      	str	r0, [r3, #0]
 8004080:	e002      	b.n	8004088 <_printf_i+0x1d4>
 8004082:	0671      	lsls	r1, r6, #25
 8004084:	d5fb      	bpl.n	800407e <_printf_i+0x1ca>
 8004086:	8018      	strh	r0, [r3, #0]
 8004088:	2300      	movs	r3, #0
 800408a:	4616      	mov	r6, r2
 800408c:	6123      	str	r3, [r4, #16]
 800408e:	e7ba      	b.n	8004006 <_printf_i+0x152>
 8004090:	680b      	ldr	r3, [r1, #0]
 8004092:	1d1a      	adds	r2, r3, #4
 8004094:	600a      	str	r2, [r1, #0]
 8004096:	681e      	ldr	r6, [r3, #0]
 8004098:	2100      	movs	r1, #0
 800409a:	4630      	mov	r0, r6
 800409c:	6862      	ldr	r2, [r4, #4]
 800409e:	f000 f82f 	bl	8004100 <memchr>
 80040a2:	b108      	cbz	r0, 80040a8 <_printf_i+0x1f4>
 80040a4:	1b80      	subs	r0, r0, r6
 80040a6:	6060      	str	r0, [r4, #4]
 80040a8:	6863      	ldr	r3, [r4, #4]
 80040aa:	6123      	str	r3, [r4, #16]
 80040ac:	2300      	movs	r3, #0
 80040ae:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 80040b2:	e7a8      	b.n	8004006 <_printf_i+0x152>
 80040b4:	4632      	mov	r2, r6
 80040b6:	4649      	mov	r1, r9
 80040b8:	4640      	mov	r0, r8
 80040ba:	6923      	ldr	r3, [r4, #16]
 80040bc:	47d0      	blx	sl
 80040be:	3001      	adds	r0, #1
 80040c0:	d0ab      	beq.n	800401a <_printf_i+0x166>
 80040c2:	6823      	ldr	r3, [r4, #0]
 80040c4:	079b      	lsls	r3, r3, #30
 80040c6:	d413      	bmi.n	80040f0 <_printf_i+0x23c>
 80040c8:	68e0      	ldr	r0, [r4, #12]
 80040ca:	9b03      	ldr	r3, [sp, #12]
 80040cc:	4298      	cmp	r0, r3
 80040ce:	bfb8      	it	lt
 80040d0:	4618      	movlt	r0, r3
 80040d2:	e7a4      	b.n	800401e <_printf_i+0x16a>
 80040d4:	2301      	movs	r3, #1
 80040d6:	4632      	mov	r2, r6
 80040d8:	4649      	mov	r1, r9
 80040da:	4640      	mov	r0, r8
 80040dc:	47d0      	blx	sl
 80040de:	3001      	adds	r0, #1
 80040e0:	d09b      	beq.n	800401a <_printf_i+0x166>
 80040e2:	3501      	adds	r5, #1
 80040e4:	68e3      	ldr	r3, [r4, #12]
 80040e6:	9903      	ldr	r1, [sp, #12]
 80040e8:	1a5b      	subs	r3, r3, r1
 80040ea:	42ab      	cmp	r3, r5
 80040ec:	dcf2      	bgt.n	80040d4 <_printf_i+0x220>
 80040ee:	e7eb      	b.n	80040c8 <_printf_i+0x214>
 80040f0:	2500      	movs	r5, #0
 80040f2:	f104 0619 	add.w	r6, r4, #25
 80040f6:	e7f5      	b.n	80040e4 <_printf_i+0x230>
 80040f8:	080044cf 	.word	0x080044cf
 80040fc:	080044e0 	.word	0x080044e0

08004100 <memchr>:
 8004100:	4603      	mov	r3, r0
 8004102:	b510      	push	{r4, lr}
 8004104:	b2c9      	uxtb	r1, r1
 8004106:	4402      	add	r2, r0
 8004108:	4293      	cmp	r3, r2
 800410a:	4618      	mov	r0, r3
 800410c:	d101      	bne.n	8004112 <memchr+0x12>
 800410e:	2000      	movs	r0, #0
 8004110:	e003      	b.n	800411a <memchr+0x1a>
 8004112:	7804      	ldrb	r4, [r0, #0]
 8004114:	3301      	adds	r3, #1
 8004116:	428c      	cmp	r4, r1
 8004118:	d1f6      	bne.n	8004108 <memchr+0x8>
 800411a:	bd10      	pop	{r4, pc}

0800411c <memcpy>:
 800411c:	440a      	add	r2, r1
 800411e:	4291      	cmp	r1, r2
 8004120:	f100 33ff 	add.w	r3, r0, #4294967295
 8004124:	d100      	bne.n	8004128 <memcpy+0xc>
 8004126:	4770      	bx	lr
 8004128:	b510      	push	{r4, lr}
 800412a:	f811 4b01 	ldrb.w	r4, [r1], #1
 800412e:	4291      	cmp	r1, r2
 8004130:	f803 4f01 	strb.w	r4, [r3, #1]!
 8004134:	d1f9      	bne.n	800412a <memcpy+0xe>
 8004136:	bd10      	pop	{r4, pc}

08004138 <memmove>:
 8004138:	4288      	cmp	r0, r1
 800413a:	b510      	push	{r4, lr}
 800413c:	eb01 0402 	add.w	r4, r1, r2
 8004140:	d902      	bls.n	8004148 <memmove+0x10>
 8004142:	4284      	cmp	r4, r0
 8004144:	4623      	mov	r3, r4
 8004146:	d807      	bhi.n	8004158 <memmove+0x20>
 8004148:	1e43      	subs	r3, r0, #1
 800414a:	42a1      	cmp	r1, r4
 800414c:	d008      	beq.n	8004160 <memmove+0x28>
 800414e:	f811 2b01 	ldrb.w	r2, [r1], #1
 8004152:	f803 2f01 	strb.w	r2, [r3, #1]!
 8004156:	e7f8      	b.n	800414a <memmove+0x12>
 8004158:	4601      	mov	r1, r0
 800415a:	4402      	add	r2, r0
 800415c:	428a      	cmp	r2, r1
 800415e:	d100      	bne.n	8004162 <memmove+0x2a>
 8004160:	bd10      	pop	{r4, pc}
 8004162:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 8004166:	f802 4d01 	strb.w	r4, [r2, #-1]!
 800416a:	e7f7      	b.n	800415c <memmove+0x24>

0800416c <_free_r>:
 800416c:	b538      	push	{r3, r4, r5, lr}
 800416e:	4605      	mov	r5, r0
 8004170:	2900      	cmp	r1, #0
 8004172:	d043      	beq.n	80041fc <_free_r+0x90>
 8004174:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8004178:	1f0c      	subs	r4, r1, #4
 800417a:	2b00      	cmp	r3, #0
 800417c:	bfb8      	it	lt
 800417e:	18e4      	addlt	r4, r4, r3
 8004180:	f000 f8d0 	bl	8004324 <__malloc_lock>
 8004184:	4a1e      	ldr	r2, [pc, #120]	; (8004200 <_free_r+0x94>)
 8004186:	6813      	ldr	r3, [r2, #0]
 8004188:	4610      	mov	r0, r2
 800418a:	b933      	cbnz	r3, 800419a <_free_r+0x2e>
 800418c:	6063      	str	r3, [r4, #4]
 800418e:	6014      	str	r4, [r2, #0]
 8004190:	4628      	mov	r0, r5
 8004192:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8004196:	f000 b8cb 	b.w	8004330 <__malloc_unlock>
 800419a:	42a3      	cmp	r3, r4
 800419c:	d90a      	bls.n	80041b4 <_free_r+0x48>
 800419e:	6821      	ldr	r1, [r4, #0]
 80041a0:	1862      	adds	r2, r4, r1
 80041a2:	4293      	cmp	r3, r2
 80041a4:	bf01      	itttt	eq
 80041a6:	681a      	ldreq	r2, [r3, #0]
 80041a8:	685b      	ldreq	r3, [r3, #4]
 80041aa:	1852      	addeq	r2, r2, r1
 80041ac:	6022      	streq	r2, [r4, #0]
 80041ae:	6063      	str	r3, [r4, #4]
 80041b0:	6004      	str	r4, [r0, #0]
 80041b2:	e7ed      	b.n	8004190 <_free_r+0x24>
 80041b4:	461a      	mov	r2, r3
 80041b6:	685b      	ldr	r3, [r3, #4]
 80041b8:	b10b      	cbz	r3, 80041be <_free_r+0x52>
 80041ba:	42a3      	cmp	r3, r4
 80041bc:	d9fa      	bls.n	80041b4 <_free_r+0x48>
 80041be:	6811      	ldr	r1, [r2, #0]
 80041c0:	1850      	adds	r0, r2, r1
 80041c2:	42a0      	cmp	r0, r4
 80041c4:	d10b      	bne.n	80041de <_free_r+0x72>
 80041c6:	6820      	ldr	r0, [r4, #0]
 80041c8:	4401      	add	r1, r0
 80041ca:	1850      	adds	r0, r2, r1
 80041cc:	4283      	cmp	r3, r0
 80041ce:	6011      	str	r1, [r2, #0]
 80041d0:	d1de      	bne.n	8004190 <_free_r+0x24>
 80041d2:	6818      	ldr	r0, [r3, #0]
 80041d4:	685b      	ldr	r3, [r3, #4]
 80041d6:	4401      	add	r1, r0
 80041d8:	6011      	str	r1, [r2, #0]
 80041da:	6053      	str	r3, [r2, #4]
 80041dc:	e7d8      	b.n	8004190 <_free_r+0x24>
 80041de:	d902      	bls.n	80041e6 <_free_r+0x7a>
 80041e0:	230c      	movs	r3, #12
 80041e2:	602b      	str	r3, [r5, #0]
 80041e4:	e7d4      	b.n	8004190 <_free_r+0x24>
 80041e6:	6820      	ldr	r0, [r4, #0]
 80041e8:	1821      	adds	r1, r4, r0
 80041ea:	428b      	cmp	r3, r1
 80041ec:	bf01      	itttt	eq
 80041ee:	6819      	ldreq	r1, [r3, #0]
 80041f0:	685b      	ldreq	r3, [r3, #4]
 80041f2:	1809      	addeq	r1, r1, r0
 80041f4:	6021      	streq	r1, [r4, #0]
 80041f6:	6063      	str	r3, [r4, #4]
 80041f8:	6054      	str	r4, [r2, #4]
 80041fa:	e7c9      	b.n	8004190 <_free_r+0x24>
 80041fc:	bd38      	pop	{r3, r4, r5, pc}
 80041fe:	bf00      	nop
 8004200:	2000010c 	.word	0x2000010c

08004204 <_malloc_r>:
 8004204:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8004206:	1ccd      	adds	r5, r1, #3
 8004208:	f025 0503 	bic.w	r5, r5, #3
 800420c:	3508      	adds	r5, #8
 800420e:	2d0c      	cmp	r5, #12
 8004210:	bf38      	it	cc
 8004212:	250c      	movcc	r5, #12
 8004214:	2d00      	cmp	r5, #0
 8004216:	4606      	mov	r6, r0
 8004218:	db01      	blt.n	800421e <_malloc_r+0x1a>
 800421a:	42a9      	cmp	r1, r5
 800421c:	d903      	bls.n	8004226 <_malloc_r+0x22>
 800421e:	230c      	movs	r3, #12
 8004220:	6033      	str	r3, [r6, #0]
 8004222:	2000      	movs	r0, #0
 8004224:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8004226:	f000 f87d 	bl	8004324 <__malloc_lock>
 800422a:	4921      	ldr	r1, [pc, #132]	; (80042b0 <_malloc_r+0xac>)
 800422c:	680a      	ldr	r2, [r1, #0]
 800422e:	4614      	mov	r4, r2
 8004230:	b99c      	cbnz	r4, 800425a <_malloc_r+0x56>
 8004232:	4f20      	ldr	r7, [pc, #128]	; (80042b4 <_malloc_r+0xb0>)
 8004234:	683b      	ldr	r3, [r7, #0]
 8004236:	b923      	cbnz	r3, 8004242 <_malloc_r+0x3e>
 8004238:	4621      	mov	r1, r4
 800423a:	4630      	mov	r0, r6
 800423c:	f000 f862 	bl	8004304 <_sbrk_r>
 8004240:	6038      	str	r0, [r7, #0]
 8004242:	4629      	mov	r1, r5
 8004244:	4630      	mov	r0, r6
 8004246:	f000 f85d 	bl	8004304 <_sbrk_r>
 800424a:	1c43      	adds	r3, r0, #1
 800424c:	d123      	bne.n	8004296 <_malloc_r+0x92>
 800424e:	230c      	movs	r3, #12
 8004250:	4630      	mov	r0, r6
 8004252:	6033      	str	r3, [r6, #0]
 8004254:	f000 f86c 	bl	8004330 <__malloc_unlock>
 8004258:	e7e3      	b.n	8004222 <_malloc_r+0x1e>
 800425a:	6823      	ldr	r3, [r4, #0]
 800425c:	1b5b      	subs	r3, r3, r5
 800425e:	d417      	bmi.n	8004290 <_malloc_r+0x8c>
 8004260:	2b0b      	cmp	r3, #11
 8004262:	d903      	bls.n	800426c <_malloc_r+0x68>
 8004264:	6023      	str	r3, [r4, #0]
 8004266:	441c      	add	r4, r3
 8004268:	6025      	str	r5, [r4, #0]
 800426a:	e004      	b.n	8004276 <_malloc_r+0x72>
 800426c:	6863      	ldr	r3, [r4, #4]
 800426e:	42a2      	cmp	r2, r4
 8004270:	bf0c      	ite	eq
 8004272:	600b      	streq	r3, [r1, #0]
 8004274:	6053      	strne	r3, [r2, #4]
 8004276:	4630      	mov	r0, r6
 8004278:	f000 f85a 	bl	8004330 <__malloc_unlock>
 800427c:	f104 000b 	add.w	r0, r4, #11
 8004280:	1d23      	adds	r3, r4, #4
 8004282:	f020 0007 	bic.w	r0, r0, #7
 8004286:	1ac2      	subs	r2, r0, r3
 8004288:	d0cc      	beq.n	8004224 <_malloc_r+0x20>
 800428a:	1a1b      	subs	r3, r3, r0
 800428c:	50a3      	str	r3, [r4, r2]
 800428e:	e7c9      	b.n	8004224 <_malloc_r+0x20>
 8004290:	4622      	mov	r2, r4
 8004292:	6864      	ldr	r4, [r4, #4]
 8004294:	e7cc      	b.n	8004230 <_malloc_r+0x2c>
 8004296:	1cc4      	adds	r4, r0, #3
 8004298:	f024 0403 	bic.w	r4, r4, #3
 800429c:	42a0      	cmp	r0, r4
 800429e:	d0e3      	beq.n	8004268 <_malloc_r+0x64>
 80042a0:	1a21      	subs	r1, r4, r0
 80042a2:	4630      	mov	r0, r6
 80042a4:	f000 f82e 	bl	8004304 <_sbrk_r>
 80042a8:	3001      	adds	r0, #1
 80042aa:	d1dd      	bne.n	8004268 <_malloc_r+0x64>
 80042ac:	e7cf      	b.n	800424e <_malloc_r+0x4a>
 80042ae:	bf00      	nop
 80042b0:	2000010c 	.word	0x2000010c
 80042b4:	20000110 	.word	0x20000110

080042b8 <_realloc_r>:
 80042b8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80042ba:	4607      	mov	r7, r0
 80042bc:	4614      	mov	r4, r2
 80042be:	460e      	mov	r6, r1
 80042c0:	b921      	cbnz	r1, 80042cc <_realloc_r+0x14>
 80042c2:	4611      	mov	r1, r2
 80042c4:	e8bd 40f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, lr}
 80042c8:	f7ff bf9c 	b.w	8004204 <_malloc_r>
 80042cc:	b922      	cbnz	r2, 80042d8 <_realloc_r+0x20>
 80042ce:	f7ff ff4d 	bl	800416c <_free_r>
 80042d2:	4625      	mov	r5, r4
 80042d4:	4628      	mov	r0, r5
 80042d6:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 80042d8:	f000 f830 	bl	800433c <_malloc_usable_size_r>
 80042dc:	42a0      	cmp	r0, r4
 80042de:	d20f      	bcs.n	8004300 <_realloc_r+0x48>
 80042e0:	4621      	mov	r1, r4
 80042e2:	4638      	mov	r0, r7
 80042e4:	f7ff ff8e 	bl	8004204 <_malloc_r>
 80042e8:	4605      	mov	r5, r0
 80042ea:	2800      	cmp	r0, #0
 80042ec:	d0f2      	beq.n	80042d4 <_realloc_r+0x1c>
 80042ee:	4631      	mov	r1, r6
 80042f0:	4622      	mov	r2, r4
 80042f2:	f7ff ff13 	bl	800411c <memcpy>
 80042f6:	4631      	mov	r1, r6
 80042f8:	4638      	mov	r0, r7
 80042fa:	f7ff ff37 	bl	800416c <_free_r>
 80042fe:	e7e9      	b.n	80042d4 <_realloc_r+0x1c>
 8004300:	4635      	mov	r5, r6
 8004302:	e7e7      	b.n	80042d4 <_realloc_r+0x1c>

08004304 <_sbrk_r>:
 8004304:	b538      	push	{r3, r4, r5, lr}
 8004306:	2300      	movs	r3, #0
 8004308:	4d05      	ldr	r5, [pc, #20]	; (8004320 <_sbrk_r+0x1c>)
 800430a:	4604      	mov	r4, r0
 800430c:	4608      	mov	r0, r1
 800430e:	602b      	str	r3, [r5, #0]
 8004310:	f7fd fa76 	bl	8001800 <_sbrk>
 8004314:	1c43      	adds	r3, r0, #1
 8004316:	d102      	bne.n	800431e <_sbrk_r+0x1a>
 8004318:	682b      	ldr	r3, [r5, #0]
 800431a:	b103      	cbz	r3, 800431e <_sbrk_r+0x1a>
 800431c:	6023      	str	r3, [r4, #0]
 800431e:	bd38      	pop	{r3, r4, r5, pc}
 8004320:	20000698 	.word	0x20000698

08004324 <__malloc_lock>:
 8004324:	4801      	ldr	r0, [pc, #4]	; (800432c <__malloc_lock+0x8>)
 8004326:	f000 b811 	b.w	800434c <__retarget_lock_acquire_recursive>
 800432a:	bf00      	nop
 800432c:	200006a0 	.word	0x200006a0

08004330 <__malloc_unlock>:
 8004330:	4801      	ldr	r0, [pc, #4]	; (8004338 <__malloc_unlock+0x8>)
 8004332:	f000 b80c 	b.w	800434e <__retarget_lock_release_recursive>
 8004336:	bf00      	nop
 8004338:	200006a0 	.word	0x200006a0

0800433c <_malloc_usable_size_r>:
 800433c:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8004340:	1f18      	subs	r0, r3, #4
 8004342:	2b00      	cmp	r3, #0
 8004344:	bfbc      	itt	lt
 8004346:	580b      	ldrlt	r3, [r1, r0]
 8004348:	18c0      	addlt	r0, r0, r3
 800434a:	4770      	bx	lr

0800434c <__retarget_lock_acquire_recursive>:
 800434c:	4770      	bx	lr

0800434e <__retarget_lock_release_recursive>:
 800434e:	4770      	bx	lr

08004350 <_init>:
 8004350:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8004352:	bf00      	nop
 8004354:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8004356:	bc08      	pop	{r3}
 8004358:	469e      	mov	lr, r3
 800435a:	4770      	bx	lr

0800435c <_fini>:
 800435c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800435e:	bf00      	nop
 8004360:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8004362:	bc08      	pop	{r3}
 8004364:	469e      	mov	lr, r3
 8004366:	4770      	bx	lr
