{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1669134004623 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1669134004624 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Nov 22 11:20:04 2022 " "Processing started: Tue Nov 22 11:20:04 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1669134004624 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669134004624 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Maquina_Estados -c Maquina_Estados " "Command: quartus_map --read_settings_files=on --write_settings_files=off Maquina_Estados -c Maquina_Estados" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669134004624 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1669134005342 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1669134005342 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "div_frec.vhd 2 1 " "Found 2 design units, including 1 entities, in source file div_frec.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 div_frec-divisor " "Found design unit 1: div_frec-divisor" {  } { { "div_frec.vhd" "" { Text "C:/intelFPGA_lite/20.1/projects/Maquina_Estados/div_frec.vhd" 20 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669134014441 ""} { "Info" "ISGN_ENTITY_NAME" "1 div_frec " "Found entity 1: div_frec" {  } { { "div_frec.vhd" "" { Text "C:/intelFPGA_lite/20.1/projects/Maquina_Estados/div_frec.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669134014441 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669134014441 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "jk.vhd 2 1 " "Found 2 design units, including 1 entities, in source file jk.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 JK-ciclo " "Found design unit 1: JK-ciclo" {  } { { "JK.vhd" "" { Text "C:/intelFPGA_lite/20.1/projects/Maquina_Estados/JK.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669134014452 ""} { "Info" "ISGN_ENTITY_NAME" "1 JK " "Found entity 1: JK" {  } { { "JK.vhd" "" { Text "C:/intelFPGA_lite/20.1/projects/Maquina_Estados/JK.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669134014452 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669134014452 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "contador.vhd 2 1 " "Found 2 design units, including 1 entities, in source file contador.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Contador-contar " "Found design unit 1: Contador-contar" {  } { { "Contador.vhd" "" { Text "C:/intelFPGA_lite/20.1/projects/Maquina_Estados/Contador.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669134014464 ""} { "Info" "ISGN_ENTITY_NAME" "1 Contador " "Found entity 1: Contador" {  } { { "Contador.vhd" "" { Text "C:/intelFPGA_lite/20.1/projects/Maquina_Estados/Contador.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669134014464 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669134014464 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "memoria.vhd 2 1 " "Found 2 design units, including 1 entities, in source file memoria.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Memoria-memorizar " "Found design unit 1: Memoria-memorizar" {  } { { "Memoria.vhd" "" { Text "C:/intelFPGA_lite/20.1/projects/Maquina_Estados/Memoria.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669134014478 ""} { "Info" "ISGN_ENTITY_NAME" "1 Memoria " "Found entity 1: Memoria" {  } { { "Memoria.vhd" "" { Text "C:/intelFPGA_lite/20.1/projects/Maquina_Estados/Memoria.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669134014478 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669134014478 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "d.vhd 2 1 " "Found 2 design units, including 1 entities, in source file d.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 D-state " "Found design unit 1: D-state" {  } { { "D.vhd" "" { Text "C:/intelFPGA_lite/20.1/projects/Maquina_Estados/D.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669134014490 ""} { "Info" "ISGN_ENTITY_NAME" "1 D " "Found entity 1: D" {  } { { "D.vhd" "" { Text "C:/intelFPGA_lite/20.1/projects/Maquina_Estados/D.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669134014490 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669134014490 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "multiplexor.vhd 2 1 " "Found 2 design units, including 1 entities, in source file multiplexor.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Multiplexor-seleccion " "Found design unit 1: Multiplexor-seleccion" {  } { { "Multiplexor.vhd" "" { Text "C:/intelFPGA_lite/20.1/projects/Maquina_Estados/Multiplexor.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669134014503 ""} { "Info" "ISGN_ENTITY_NAME" "1 Multiplexor " "Found entity 1: Multiplexor" {  } { { "Multiplexor.vhd" "" { Text "C:/intelFPGA_lite/20.1/projects/Maquina_Estados/Multiplexor.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669134014503 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669134014503 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "selector.vhd 2 1 " "Found 2 design units, including 1 entities, in source file selector.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Selector-seleccion " "Found design unit 1: Selector-seleccion" {  } { { "Selector.vhd" "" { Text "C:/intelFPGA_lite/20.1/projects/Maquina_Estados/Selector.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669134014516 ""} { "Info" "ISGN_ENTITY_NAME" "1 Selector " "Found entity 1: Selector" {  } { { "Selector.vhd" "" { Text "C:/intelFPGA_lite/20.1/projects/Maquina_Estados/Selector.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669134014516 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669134014516 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "deco.vhd 2 1 " "Found 2 design units, including 1 entities, in source file deco.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Deco-decodificar " "Found design unit 1: Deco-decodificar" {  } { { "Deco.vhd" "" { Text "C:/intelFPGA_lite/20.1/projects/Maquina_Estados/Deco.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669134014528 ""} { "Info" "ISGN_ENTITY_NAME" "1 Deco " "Found entity 1: Deco" {  } { { "Deco.vhd" "" { Text "C:/intelFPGA_lite/20.1/projects/Maquina_Estados/Deco.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669134014528 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669134014528 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "principal.vhd 2 1 " "Found 2 design units, including 1 entities, in source file principal.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Principal-func " "Found design unit 1: Principal-func" {  } { { "Principal.vhd" "" { Text "C:/intelFPGA_lite/20.1/projects/Maquina_Estados/Principal.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669134014529 ""} { "Info" "ISGN_ENTITY_NAME" "1 Principal " "Found entity 1: Principal" {  } { { "Principal.vhd" "" { Text "C:/intelFPGA_lite/20.1/projects/Maquina_Estados/Principal.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669134014529 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669134014529 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "maquina_estados.vhd 2 1 " "Found 2 design units, including 1 entities, in source file maquina_estados.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Maquina_Estados-cambio " "Found design unit 1: Maquina_Estados-cambio" {  } { { "Maquina_Estados.vhd" "" { Text "C:/intelFPGA_lite/20.1/projects/Maquina_Estados/Maquina_Estados.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669134014541 ""} { "Info" "ISGN_ENTITY_NAME" "1 Maquina_Estados " "Found entity 1: Maquina_Estados" {  } { { "Maquina_Estados.vhd" "" { Text "C:/intelFPGA_lite/20.1/projects/Maquina_Estados/Maquina_Estados.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669134014541 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669134014541 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "anti_rebote.vhd 2 1 " "Found 2 design units, including 1 entities, in source file anti_rebote.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 anti_rebote-registro " "Found design unit 1: anti_rebote-registro" {  } { { "anti_rebote.vhd" "" { Text "C:/intelFPGA_lite/20.1/projects/Maquina_Estados/anti_rebote.vhd" 27 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669134014554 ""} { "Info" "ISGN_ENTITY_NAME" "1 anti_rebote " "Found entity 1: anti_rebote" {  } { { "anti_rebote.vhd" "" { Text "C:/intelFPGA_lite/20.1/projects/Maquina_Estados/anti_rebote.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669134014554 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669134014554 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "Principal " "Elaborating entity \"Principal\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1669134014663 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "clk_memoria Principal.vhd(18) " "Verilog HDL or VHDL warning at Principal.vhd(18): object \"clk_memoria\" assigned a value but never read" {  } { { "Principal.vhd" "" { Text "C:/intelFPGA_lite/20.1/projects/Maquina_Estados/Principal.vhd" 18 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1669134014683 "|Principal"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "ciclosMuestreo Principal.vhd(19) " "VHDL Signal Declaration warning at Principal.vhd(19): used explicit default value for signal \"ciclosMuestreo\" because signal was never assigned a value" {  } { { "Principal.vhd" "" { Text "C:/intelFPGA_lite/20.1/projects/Maquina_Estados/Principal.vhd" 19 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1669134014683 "|Principal"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "ciclosMaquina Principal.vhd(20) " "VHDL Signal Declaration warning at Principal.vhd(20): used explicit default value for signal \"ciclosMaquina\" because signal was never assigned a value" {  } { { "Principal.vhd" "" { Text "C:/intelFPGA_lite/20.1/projects/Maquina_Estados/Principal.vhd" 20 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1669134014683 "|Principal"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "ciclosMemoria Principal.vhd(21) " "VHDL Signal Declaration warning at Principal.vhd(21): used explicit default value for signal \"ciclosMemoria\" because signal was never assigned a value" {  } { { "Principal.vhd" "" { Text "C:/intelFPGA_lite/20.1/projects/Maquina_Estados/Principal.vhd" 21 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1669134014683 "|Principal"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "ciclosSelec Principal.vhd(22) " "VHDL Signal Declaration warning at Principal.vhd(22): used explicit default value for signal \"ciclosSelec\" because signal was never assigned a value" {  } { { "Principal.vhd" "" { Text "C:/intelFPGA_lite/20.1/projects/Maquina_Estados/Principal.vhd" 22 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1669134014683 "|Principal"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "div_frec div_frec:ent_clk_muestreo " "Elaborating entity \"div_frec\" for hierarchy \"div_frec:ent_clk_muestreo\"" {  } { { "Principal.vhd" "ent_clk_muestreo" { Text "C:/intelFPGA_lite/20.1/projects/Maquina_Estados/Principal.vhd" 109 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1669134014689 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "anti_rebote anti_rebote:btn_sentido " "Elaborating entity \"anti_rebote\" for hierarchy \"anti_rebote:btn_sentido\"" {  } { { "Principal.vhd" "btn_sentido" { Text "C:/intelFPGA_lite/20.1/projects/Maquina_Estados/Principal.vhd" 115 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1669134014711 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "reg anti_rebote.vhd(56) " "VHDL Process Statement warning at anti_rebote.vhd(56): signal \"reg\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "anti_rebote.vhd" "" { Text "C:/intelFPGA_lite/20.1/projects/Maquina_Estados/anti_rebote.vhd" 56 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1669134014738 "|Principal|anti_rebote:btn_sentido"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Maquina_Estados Maquina_Estados:ent_maquina " "Elaborating entity \"Maquina_Estados\" for hierarchy \"Maquina_Estados:ent_maquina\"" {  } { { "Principal.vhd" "ent_maquina" { Text "C:/intelFPGA_lite/20.1/projects/Maquina_Estados/Principal.vhd" 118 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1669134014740 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "JK Maquina_Estados:ent_maquina\|JK:FF0 " "Elaborating entity \"JK\" for hierarchy \"Maquina_Estados:ent_maquina\|JK:FF0\"" {  } { { "Maquina_Estados.vhd" "FF0" { Text "C:/intelFPGA_lite/20.1/projects/Maquina_Estados/Maquina_Estados.vhd" 63 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1669134014763 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Memoria Memoria:ent_memoria " "Elaborating entity \"Memoria\" for hierarchy \"Memoria:ent_memoria\"" {  } { { "Principal.vhd" "ent_memoria" { Text "C:/intelFPGA_lite/20.1/projects/Maquina_Estados/Principal.vhd" 120 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1669134014816 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Multiplexor Multiplexor:ent_mul " "Elaborating entity \"Multiplexor\" for hierarchy \"Multiplexor:ent_mul\"" {  } { { "Principal.vhd" "ent_mul" { Text "C:/intelFPGA_lite/20.1/projects/Maquina_Estados/Principal.vhd" 122 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1669134014835 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Selector Selector:ent_sel " "Elaborating entity \"Selector\" for hierarchy \"Selector:ent_sel\"" {  } { { "Principal.vhd" "ent_sel" { Text "C:/intelFPGA_lite/20.1/projects/Maquina_Estados/Principal.vhd" 124 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1669134014855 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Deco Deco:ent_Deco " "Elaborating entity \"Deco\" for hierarchy \"Deco:ent_Deco\"" {  } { { "Principal.vhd" "ent_Deco" { Text "C:/intelFPGA_lite/20.1/projects/Maquina_Estados/Principal.vhd" 126 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1669134014876 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1669134015787 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1669134016546 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1669134016546 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "216 " "Implemented 216 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "3 " "Implemented 3 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1669134016785 ""} { "Info" "ICUT_CUT_TM_OPINS" "11 " "Implemented 11 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1669134016785 ""} { "Info" "ICUT_CUT_TM_LCELLS" "202 " "Implemented 202 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1669134016785 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1669134016785 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 7 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 7 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4771 " "Peak virtual memory: 4771 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1669134016798 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Nov 22 11:20:16 2022 " "Processing ended: Tue Nov 22 11:20:16 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1669134016798 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:12 " "Elapsed time: 00:00:12" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1669134016798 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:22 " "Total CPU time (on all processors): 00:00:22" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1669134016798 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1669134016798 ""}
