{
  "module_name": "rzg2l_mipi_dsi_regs.h",
  "hash_id": "036117c835234bd80126b2cb69954c5cc148943b2a91b38e86057c68ca346cc6",
  "original_prompt": "Ingested from linux-6.6.14/drivers/gpu/drm/renesas/rcar-du/rzg2l_mipi_dsi_regs.h",
  "human_readable_source": " \n \n\n#ifndef __RZG2L_MIPI_DSI_REGS_H__\n#define __RZG2L_MIPI_DSI_REGS_H__\n\n#include <linux/bits.h>\n\n \n#define DSIDPHYCTRL0\t\t\t0x00\n#define DSIDPHYCTRL0_CAL_EN_HSRX_OFS\tBIT(16)\n#define DSIDPHYCTRL0_CMN_MASTER_EN\tBIT(8)\n#define DSIDPHYCTRL0_RE_VDD_DETVCCQLV18\tBIT(2)\n#define DSIDPHYCTRL0_EN_LDO1200\t\tBIT(1)\n#define DSIDPHYCTRL0_EN_BGR\t\tBIT(0)\n\n#define DSIDPHYTIM0\t\t\t0x04\n#define DSIDPHYTIM0_TCLK_MISS(x)\t((x) << 24)\n#define DSIDPHYTIM0_T_INIT(x)\t\t((x) << 0)\n\n#define DSIDPHYTIM1\t\t\t0x08\n#define DSIDPHYTIM1_THS_PREPARE(x)\t((x) << 24)\n#define DSIDPHYTIM1_TCLK_PREPARE(x)\t((x) << 16)\n#define DSIDPHYTIM1_THS_SETTLE(x)\t((x) << 8)\n#define DSIDPHYTIM1_TCLK_SETTLE(x)\t((x) << 0)\n\n#define DSIDPHYTIM2\t\t\t0x0c\n#define DSIDPHYTIM2_TCLK_TRAIL(x)\t((x) << 24)\n#define DSIDPHYTIM2_TCLK_POST(x)\t((x) << 16)\n#define DSIDPHYTIM2_TCLK_PRE(x)\t\t((x) << 8)\n#define DSIDPHYTIM2_TCLK_ZERO(x)\t((x) << 0)\n\n#define DSIDPHYTIM3\t\t\t0x10\n#define DSIDPHYTIM3_TLPX(x)\t\t((x) << 24)\n#define DSIDPHYTIM3_THS_EXIT(x)\t\t((x) << 16)\n#define DSIDPHYTIM3_THS_TRAIL(x)\t((x) << 8)\n#define DSIDPHYTIM3_THS_ZERO(x)\t\t((x) << 0)\n\n \n \n#define LINK_REG_OFFSET\t\t\t0x10000\n\n \n#define LINKSR\t\t\t\t0x10\n#define LINKSR_LPBUSY\t\t\tBIT(13)\n#define LINKSR_HSBUSY\t\t\tBIT(12)\n#define LINKSR_VICHRUN1\t\t\tBIT(8)\n#define LINKSR_SQCHRUN1\t\t\tBIT(4)\n#define LINKSR_SQCHRUN0\t\t\tBIT(0)\n\n \n#define TXSETR\t\t\t\t0x100\n#define TXSETR_NUMLANECAP\t\t(0x3 << 16)\n#define TXSETR_DLEN\t\t\t(1 << 9)\n#define TXSETR_CLEN\t\t\t(1 << 8)\n#define TXSETR_NUMLANEUSE(x)\t\t(((x) & 0x3) << 0)\n\n \n#define HSCLKSETR\t\t\t0x104\n#define HSCLKSETR_HSCLKMODE_CONT\t(1 << 1)\n#define HSCLKSETR_HSCLKMODE_NON_CONT\t(0 << 1)\n#define HSCLKSETR_HSCLKRUN_HS\t\t(1 << 0)\n#define HSCLKSETR_HSCLKRUN_LP\t\t(0 << 0)\n\n \n#define RSTCR\t\t\t\t0x110\n#define RSTCR_SWRST\t\t\tBIT(0)\n#define RSTCR_FCETXSTP\t\t\tBIT(16)\n\n \n#define RSTSR\t\t\t\t0x114\n#define RSTSR_DL0DIR\t\t\t(1 << 15)\n#define RSTSR_DLSTPST\t\t\t(0xf << 8)\n#define RSTSR_SWRSTV1\t\t\t(1 << 4)\n#define RSTSR_SWRSTIB\t\t\t(1 << 3)\n#define RSTSR_SWRSTAPB\t\t\t(1 << 2)\n#define RSTSR_SWRSTLP\t\t\t(1 << 1)\n#define RSTSR_SWRSTHS\t\t\t(1 << 0)\n\n \n#define CLSTPTSETR\t\t\t0x314\n#define CLSTPTSETR_CLKKPT(x)\t\t((x) << 24)\n#define CLSTPTSETR_CLKBFHT(x)\t\t((x) << 16)\n#define CLSTPTSETR_CLKSTPT(x)\t\t((x) << 2)\n\n \n#define LPTRNSTSETR\t\t\t0x318\n#define LPTRNSTSETR_GOLPBKT(x)\t\t((x) << 0)\n\n \n#define PLSR\t\t\t\t0x320\n#define PLSR_CLHS2LP\t\t\tBIT(27)\n#define PLSR_CLLP2HS\t\t\tBIT(26)\n\n \n#define VICH1SET0R\t\t\t0x400\n#define VICH1SET0R_VSEN\t\t\tBIT(12)\n#define VICH1SET0R_HFPNOLP\t\tBIT(10)\n#define VICH1SET0R_HBPNOLP\t\tBIT(9)\n#define VICH1SET0R_HSANOLP\t\tBIT(8)\n#define VICH1SET0R_VSTPAFT\t\tBIT(1)\n#define VICH1SET0R_VSTART\t\tBIT(0)\n\n \n#define VICH1SET1R\t\t\t0x404\n#define VICH1SET1R_DLY(x)\t\t(((x) & 0xfff) << 2)\n\n \n#define VICH1SR\t\t\t\t0x410\n#define VICH1SR_VIRDY\t\t\tBIT(3)\n#define VICH1SR_RUNNING\t\t\tBIT(2)\n#define VICH1SR_STOP\t\t\tBIT(1)\n#define VICH1SR_START\t\t\tBIT(0)\n\n \n#define VICH1PPSETR\t\t\t0x420\n#define VICH1PPSETR_DT_RGB18\t\t(0x1e << 16)\n#define VICH1PPSETR_DT_RGB18_LS\t\t(0x2e << 16)\n#define VICH1PPSETR_DT_RGB24\t\t(0x3e << 16)\n#define VICH1PPSETR_TXESYNC_PULSE\t(1 << 15)\n#define VICH1PPSETR_VC(x)\t\t((x) << 22)\n\n \n#define VICH1VSSETR\t\t\t0x428\n#define VICH1VSSETR_VACTIVE(x)\t\t(((x) & 0x7fff) << 16)\n#define VICH1VSSETR_VSPOL_LOW\t\t(1 << 15)\n#define VICH1VSSETR_VSPOL_HIGH\t\t(0 << 15)\n#define VICH1VSSETR_VSA(x)\t\t(((x) & 0xfff) << 0)\n\n \n#define VICH1VPSETR\t\t\t0x42c\n#define VICH1VPSETR_VFP(x)\t\t(((x) & 0x1fff) << 16)\n#define VICH1VPSETR_VBP(x)\t\t(((x) & 0x1fff) << 0)\n\n \n#define VICH1HSSETR\t\t\t0x430\n#define VICH1HSSETR_HACTIVE(x)\t\t(((x) & 0x7fff) << 16)\n#define VICH1HSSETR_HSPOL_LOW\t\t(1 << 15)\n#define VICH1HSSETR_HSPOL_HIGH\t\t(0 << 15)\n#define VICH1HSSETR_HSA(x)\t\t(((x) & 0xfff) << 0)\n\n \n#define VICH1HPSETR\t\t\t0x434\n#define VICH1HPSETR_HFP(x)\t\t(((x) & 0x1fff) << 16)\n#define VICH1HPSETR_HBP(x)\t\t(((x) & 0x1fff) << 0)\n\n#endif  \n",
  "logic_map": {},
  "failure_modes": [],
  "crash_correlation_map": {}
}