# compile vhdl design source files
vhdl xil_defaultlib  \
"../../../../project_1.srcs/sources_1/new/Multiplicador1bit.vhd" \
"../../../../project_1.srcs/sources_1/new/Multiplicador4bits.vhd" \
"../../../../project_1.srcs/sources_1/new/Suma1bit.vhd" \
"../../../../project_1.srcs/sources_1/new/Sumador4bits.vhd" \
"../../../../project_1.srcs/sources_1/new/SumadorYMultiplicador.vhd" \

# Do not sort compile order
nosort
