#! /usr/local/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-952-g8f873719)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 9;
:vpi_module "/usr/local/lib/ivl/system.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/local/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/local/lib/ivl/va_math.vpi";
S_0x28164e0 .scope module, "not1" "not1" 2 2;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /OUTPUT 1 "y";
o0x7fb3a18c0018 .functor BUFZ 1, C4<z>; HiZ drive
L_0x28c40e0 .functor NOT 1, o0x7fb3a18c0018, C4<0>, C4<0>, C4<0>;
v0x286b780_0 .net "a", 0 0, o0x7fb3a18c0018;  0 drivers
v0x286a590_0 .net "y", 0 0, L_0x28c40e0;  1 drivers
S_0x27f4f40 .scope module, "programable_8_bit_microprocessor_tb" "programable_8_bit_microprocessor_tb" 3 5;
 .timescale -9 -9;
v0x28c3710_0 .var "DATA_IN_A", 7 0;
v0x28c3880_0 .var "DATA_IN_B", 7 0;
v0x28c39d0_0 .net "DATA_OUT", 7 0, L_0x28cbb10;  1 drivers
v0x28c3a70_0 .var "GO_BAR", 0 0;
v0x28c3ba0_0 .var "JAM", 0 0;
v0x28c3c40_0 .net "MICROADDRESS", 7 0, L_0x28ca610;  1 drivers
v0x28c3d90_0 .net "MW", 23 0, L_0x28e9380;  1 drivers
v0x28c3e50_0 .var "OPCODE", 3 0;
v0x28c3f10_0 .var "RESET", 0 0;
v0x28c4040_0 .var "SYSTEM_CLK", 0 0;
S_0x28784f0 .scope module, "CS" "control_store" 3 34, 4 5 0, S_0x27f4f40;
 .timescale -9 -9;
    .port_info 0 /INPUT 8 "microaddress";
    .port_info 1 /OUTPUT 24 "microword";
v0x2868ef0_0 .var "ALU_DEST", 23 21;
v0x2868370_0 .var "ALU_FUNC", 19 15;
v0x2867710_0 .var "A_SOURCE", 0 0;
v0x28606a0_0 .var "BOP", 12 9;
v0x28706b0_0 .var "B_SOURCE", 0 0;
v0x28193c0_0 .var "CIN", 0 0;
v0x2817ed0_0 .var "COUNT", 0 0;
v0x28196d0_0 .var "MICRO_AD_HIGH", 7 4;
v0x281ab20_0 .var "MICRO_AD_LOW", 3 0;
v0x27dfbc0_0 .net *"_ivl_0", 10 0, L_0x28e8ff0;  1 drivers
L_0x7fb3a1870498 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x27df080_0 .net *"_ivl_5", 1 0, L_0x7fb3a1870498;  1 drivers
v0x27de540_0 .net *"_ivl_6", 25 0, L_0x28e92e0;  1 drivers
v0x27dda00_0 .net "control_bits", 23 11, L_0x28e9090;  1 drivers
v0x27dcec0_0 .net "microaddress", 7 0, L_0x28ca610;  alias, 1 drivers
v0x27dc350_0 .net "microword", 23 0, L_0x28e9380;  alias, 1 drivers
E_0x2869aa0 .event edge, v0x27dcec0_0;
LS_0x28e8ff0_0_0 .concat [ 1 1 5 1], v0x2867710_0, v0x28706b0_0, v0x2868370_0, v0x28193c0_0;
LS_0x28e8ff0_0_4 .concat [ 3 0 0 0], v0x2868ef0_0;
L_0x28e8ff0 .concat [ 8 3 0 0], LS_0x28e8ff0_0_0, LS_0x28e8ff0_0_4;
L_0x28e9090 .concat [ 11 2 0 0], L_0x28e8ff0, L_0x7fb3a1870498;
LS_0x28e92e0_0_0 .concat [ 4 4 1 4], v0x281ab20_0, v0x28196d0_0, v0x2817ed0_0, v0x28606a0_0;
LS_0x28e92e0_0_4 .concat [ 13 0 0 0], L_0x28e9090;
L_0x28e92e0 .concat [ 13 13 0 0], LS_0x28e92e0_0_0, LS_0x28e92e0_0_4;
L_0x28e9380 .part L_0x28e92e0, 0, 24;
S_0x27d31f0 .scope module, "uut" "programable_8_bit_microprocessor" 3 20, 5 54 0, S_0x27f4f40;
 .timescale -9 -9;
    .port_info 0 /INPUT 4 "OPCODE";
    .port_info 1 /INPUT 8 "DATA_IN_A";
    .port_info 2 /INPUT 8 "DATA_IN_B";
    .port_info 3 /INPUT 1 "GO_BAR";
    .port_info 4 /INPUT 1 "RESET";
    .port_info 5 /INPUT 1 "JAM";
    .port_info 6 /INPUT 1 "SYSTEM_CLK";
    .port_info 7 /INPUT 24 "MW";
    .port_info 8 /OUTPUT 8 "MICROADDRESS";
    .port_info 9 /OUTPUT 8 "DATA_OUT";
v0x285ef70_0 .net "CONTROL_BITS", 23 13, L_0x28c4510;  1 drivers
v0x285f0a0_0 .net "DATA_IN_A", 7 0, v0x28c3710_0;  1 drivers
v0x28c2c00_0 .net "DATA_IN_B", 7 0, v0x28c3880_0;  1 drivers
v0x28c2ca0_0 .net "DATA_OUT", 7 0, L_0x28cbb10;  alias, 1 drivers
v0x28c2d70_0 .net "EIL_BAR", 0 0, L_0x28ca6b0;  1 drivers
v0x28c2e60_0 .net "GO_BAR", 0 0, v0x28c3a70_0;  1 drivers
v0x28c2f00_0 .net "JAM", 0 0, v0x28c3ba0_0;  1 drivers
v0x28c3030_0 .net "MICROADDRESS", 7 0, L_0x28ca610;  alias, 1 drivers
v0x28c30d0_0 .net "MW", 23 0, L_0x28e9380;  alias, 1 drivers
v0x28c3220_0 .net "OPCODE", 3 0, v0x28c3e50_0;  1 drivers
v0x28c3370_0 .net "RESET", 0 0, v0x28c3f10_0;  1 drivers
v0x28c3410_0 .net "STATUS_BITS", 3 0, L_0x28e8f50;  1 drivers
v0x28c34d0_0 .net "SYSTEM_CLK", 0 0, v0x28c4040_0;  1 drivers
S_0x27d2890 .scope module, "CONTROL_SECTION" "control" 5 74, 6 6 0, S_0x27d31f0;
 .timescale -9 -9;
    .port_info 0 /INPUT 4 "OPCODE";
    .port_info 1 /INPUT 1 "GO_BAR";
    .port_info 2 /INPUT 1 "RESET";
    .port_info 3 /INPUT 1 "JAM";
    .port_info 4 /INPUT 1 "SYSTEM_CLK";
    .port_info 5 /INPUT 4 "STATUS_BITS";
    .port_info 6 /INPUT 24 "MW";
    .port_info 7 /OUTPUT 8 "MICROADDRESS";
    .port_info 8 /OUTPUT 11 "CONTROL_BITS";
    .port_info 9 /OUTPUT 1 "EIL_BAR";
v0x27ab400_0 .net "BOP", 12 9, L_0x28c4470;  1 drivers
v0x27aef80_0 .net "BUFFER_IN", 7 0, L_0x28ca0d0;  1 drivers
v0x27af070_0 .net "COND_OUT", 0 0, L_0x28caf90;  1 drivers
v0x27ae790_0 .net "CONTROL_BITS", 23 13, L_0x28c4510;  alias, 1 drivers
v0x27ae850_0 .net "COUNT", 0 0, L_0x28c43d0;  1 drivers
v0x27b2360_0 .net "COUNTER_IN_HIGH_SIG", 7 4, v0x27a4670_0;  1 drivers
v0x27b1b20_0 .net "EIL_BAR", 0 0, L_0x28ca6b0;  alias, 1 drivers
v0x27b1bc0_0 .net "GO_BAR", 0 0, v0x28c3a70_0;  alias, 1 drivers
L_0x7fb3a1870018 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x283d820_0 .net "HIGH", 0 0, L_0x7fb3a1870018;  1 drivers
L_0x7fb3a1870060 .functor BUFT 1, C4<11111111>, C4<0>, C4<0>, C4<0>;
v0x27d2d80_0 .net "HIGH8", 7 0, L_0x7fb3a1870060;  1 drivers
v0x27d2e40_0 .net "JAM", 0 0, v0x28c3ba0_0;  alias, 1 drivers
L_0x7fb3a18700a8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x27d2420_0 .net "LOW", 0 0, L_0x7fb3a18700a8;  1 drivers
v0x2872670_0 .net "MICROADDRESS", 7 0, L_0x28ca610;  alias, 1 drivers
v0x2872710_0 .net "MICRO_AD_HIGH", 7 4, L_0x28c42a0;  1 drivers
v0x2872280_0 .net "MICRO_AD_LOW", 3 0, L_0x28c4170;  1 drivers
v0x2872340_0 .net "MPC_LOAD_BAR", 0 0, L_0x28cb880;  1 drivers
v0x2871600_0 .net "MW", 23 0, L_0x28e9380;  alias, 1 drivers
v0x283d8c0_0 .net "NOTHING", 0 0, v0x2800250_0;  1 drivers
v0x2873680_0 .net "OPCODE", 3 0, v0x28c3e50_0;  alias, 1 drivers
v0x2873720_0 .net "RESET", 0 0, v0x28c3f10_0;  alias, 1 drivers
v0x2873290_0 .net "STATUS_BITS", 3 0, L_0x28e8f50;  alias, 1 drivers
v0x2873370_0 .net "SYSTEM_CLK", 0 0, v0x28c4040_0;  alias, 1 drivers
L_0x28c4170 .part L_0x28e9380, 0, 4;
L_0x28c42a0 .part L_0x28e9380, 4, 4;
L_0x28c43d0 .part L_0x28e9380, 8, 1;
L_0x28c4470 .part L_0x28e9380, 9, 4;
L_0x28c4510 .part L_0x28e9380, 13, 11;
L_0x28cb090 .part L_0x28e8f50, 2, 1;
L_0x28cb170 .part L_0x28e8f50, 0, 1;
L_0x28cb2f0 .part L_0x28e8f50, 1, 1;
L_0x28cb3e0 .part L_0x28e8f50, 3, 1;
L_0x28cb4d0 .part L_0x28c4470, 0, 1;
L_0x28cb5c0 .part L_0x28c4470, 1, 1;
L_0x28cb770 .part L_0x28c4470, 2, 1;
L_0x28cb8f0 .part L_0x28c4470, 3, 1;
S_0x27d0650 .scope module, "COND_SELECT" "ta151_bar" 6 76, 7 7 0, S_0x27d2890;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "D0";
    .port_info 1 /INPUT 1 "D1";
    .port_info 2 /INPUT 1 "D2";
    .port_info 3 /INPUT 1 "D3";
    .port_info 4 /INPUT 1 "D4";
    .port_info 5 /INPUT 1 "D5";
    .port_info 6 /INPUT 1 "D6";
    .port_info 7 /INPUT 1 "D7";
    .port_info 8 /INPUT 1 "A";
    .port_info 9 /INPUT 1 "B";
    .port_info 10 /INPUT 1 "C";
    .port_info 11 /INPUT 1 "EN_BAR";
    .port_info 12 /OUTPUT 1 "Y";
    .port_info 13 /OUTPUT 1 "W";
L_0x28caed0 .functor NOT 1, L_0x7fb3a18700a8, C4<0>, C4<0>, C4<0>;
v0x27ff710_0 .net "A", 0 0, L_0x28cb4d0;  1 drivers
v0x27febd0_0 .net "B", 0 0, L_0x28cb5c0;  1 drivers
v0x27fe090_0 .net "C", 0 0, L_0x28cb770;  1 drivers
v0x27fd520_0 .net "D0", 0 0, L_0x28cb090;  1 drivers
v0x27f59a0_0 .net "D1", 0 0, L_0x7fb3a18700a8;  alias, 1 drivers
v0x2803f90_0 .net "D2", 0 0, L_0x28cb170;  1 drivers
v0x28027e0_0 .net "D3", 0 0, L_0x28cb2f0;  1 drivers
v0x2805780_0 .net "D4", 0 0, v0x28c3a70_0;  alias, 1 drivers
v0x2802ba0_0 .net "D5", 0 0, L_0x28cb3e0;  1 drivers
v0x2811ac0_0 .net "D6", 0 0, L_0x7fb3a18700a8;  alias, 1 drivers
v0x2810420_0 .net "D7", 0 0, L_0x7fb3a18700a8;  alias, 1 drivers
v0x280f8d0_0 .net "EN", 0 0, L_0x28caed0;  1 drivers
v0x280ed80_0 .net "EN_BAR", 0 0, L_0x7fb3a18700a8;  alias, 1 drivers
v0x280e200_0 .net "W", 0 0, L_0x28caf90;  alias, 1 drivers
v0x280d5a0_0 .net "Y", 0 0, v0x2800250_0;  alias, 1 drivers
S_0x27c6450 .scope module, "U1" "jeff_74x151" 7 28, 8 2 0, S_0x27d0650;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "d0";
    .port_info 1 /INPUT 1 "d1";
    .port_info 2 /INPUT 1 "d2";
    .port_info 3 /INPUT 1 "d3";
    .port_info 4 /INPUT 1 "d4";
    .port_info 5 /INPUT 1 "d5";
    .port_info 6 /INPUT 1 "d6";
    .port_info 7 /INPUT 1 "d7";
    .port_info 8 /INPUT 1 "a";
    .port_info 9 /INPUT 1 "b";
    .port_info 10 /INPUT 1 "c";
    .port_info 11 /INPUT 1 "en";
    .port_info 12 /OUTPUT 1 "y";
    .port_info 13 /OUTPUT 1 "w";
L_0x28caf90 .functor NOT 1, v0x2800250_0, C4<0>, C4<0>, C4<0>;
v0x27e4570_0 .net "a", 0 0, L_0x28cb4d0;  alias, 1 drivers
v0x27e19d0_0 .net "b", 0 0, L_0x28cb5c0;  alias, 1 drivers
v0x27f1010_0 .net "c", 0 0, L_0x28cb770;  alias, 1 drivers
v0x27f04c0_0 .net "d0", 0 0, L_0x28cb090;  alias, 1 drivers
v0x27ef970_0 .net "d1", 0 0, L_0x7fb3a18700a8;  alias, 1 drivers
v0x27eee20_0 .net "d2", 0 0, L_0x28cb170;  alias, 1 drivers
v0x27ee2d0_0 .net "d3", 0 0, L_0x28cb2f0;  alias, 1 drivers
v0x27ed780_0 .net "d4", 0 0, v0x28c3a70_0;  alias, 1 drivers
v0x27ecc00_0 .net "d5", 0 0, L_0x28cb3e0;  alias, 1 drivers
v0x27e5380_0 .net "d6", 0 0, L_0x7fb3a18700a8;  alias, 1 drivers
v0x27e4ef0_0 .net "d7", 0 0, L_0x7fb3a18700a8;  alias, 1 drivers
v0x28018d0_0 .net "en", 0 0, L_0x28caed0;  alias, 1 drivers
v0x2800d90_0 .net "w", 0 0, L_0x28caf90;  alias, 1 drivers
v0x2800250_0 .var "y", 0 0;
E_0x28197b0/0 .event edge, v0x28018d0_0, v0x27f1010_0, v0x27e19d0_0, v0x27e4570_0;
E_0x28197b0/1 .event edge, v0x27f04c0_0, v0x27ef970_0, v0x27eee20_0, v0x27ee2d0_0;
E_0x28197b0/2 .event edge, v0x27ed780_0, v0x27ecc00_0, v0x27ef970_0, v0x27ef970_0;
E_0x28197b0 .event/or E_0x28197b0/0, E_0x28197b0/1, E_0x28197b0/2;
S_0x27f4be0 .scope module, "COUNTER_8" "counter8" 6 47, 9 4 0, S_0x27d2890;
 .timescale -9 -9;
    .port_info 0 /INPUT 4 "COUNTER_IN_LOW";
    .port_info 1 /INPUT 4 "COUNTER_IN_HIGH";
    .port_info 2 /INPUT 1 "MPC_LOAD_BAR";
    .port_info 3 /INPUT 1 "RESET";
    .port_info 4 /INPUT 1 "COUNT";
    .port_info 5 /INPUT 1 "SYSTEM_CLK";
    .port_info 6 /OUTPUT 8 "COUNTER_OUT";
v0x285a140_0 .net "CARRY", 0 0, L_0x28c49e0;  1 drivers
v0x285a1e0_0 .net "COUNT", 0 0, L_0x28c43d0;  alias, 1 drivers
v0x2859180_0 .net "COUNTER_IN_HIGH", 7 4, v0x27a4670_0;  alias, 1 drivers
v0x2859220_0 .net "COUNTER_IN_LOW", 3 0, L_0x28c4170;  alias, 1 drivers
v0x28579c0_0 .net "COUNTER_OUT", 7 0, L_0x28ca0d0;  alias, 1 drivers
L_0x7fb3a18700f0 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x2857a80_0 .net "HIGH", 0 0, L_0x7fb3a18700f0;  1 drivers
v0x285ada0_0 .net "MPC_LOAD_BAR", 0 0, L_0x28cb880;  alias, 1 drivers
v0x285ae40_0 .net "NOTHING", 0 0, L_0x28c7520;  1 drivers
v0x282df40_0 .net "RESET", 0 0, v0x28c3f10_0;  alias, 1 drivers
v0x2830be0_0 .net "SYSTEM_CLK", 0 0, v0x28c4040_0;  alias, 1 drivers
L_0x28c6d20 .part L_0x28c4170, 0, 1;
L_0x28c6dc0 .part L_0x28c4170, 1, 1;
L_0x28c6f80 .part L_0x28c4170, 2, 1;
L_0x28c70b0 .part L_0x28c4170, 3, 1;
L_0x28c9b00 .part v0x27a4670_0, 0, 1;
L_0x28c9c30 .part v0x27a4670_0, 1, 1;
L_0x28c9d60 .part v0x27a4670_0, 2, 1;
L_0x28c9e90 .part v0x27a4670_0, 3, 1;
LS_0x28ca0d0_0_0 .concat8 [ 1 1 1 1], v0x2876d10_0, v0x285d110_0, v0x28144c0_0, v0x27db790_0;
LS_0x28ca0d0_0_4 .concat8 [ 1 1 1 1], v0x27e3e10_0, v0x27c7040_0, v0x27f78e0_0, v0x27db210_0;
L_0x28ca0d0 .concat8 [ 4 4 0 0], LS_0x28ca0d0_0_0, LS_0x28ca0d0_0_4;
S_0x27d3450 .scope module, "COUNTER1" "ta161_bar" 9 22, 10 7 0, S_0x27f4be0;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "CLR_BAR";
    .port_info 1 /INPUT 1 "LD_BAR";
    .port_info 2 /INPUT 1 "ENT";
    .port_info 3 /INPUT 1 "ENP";
    .port_info 4 /INPUT 1 "CLK";
    .port_info 5 /INPUT 1 "A";
    .port_info 6 /INPUT 1 "B";
    .port_info 7 /INPUT 1 "C";
    .port_info 8 /INPUT 1 "D";
    .port_info 9 /OUTPUT 1 "QA";
    .port_info 10 /OUTPUT 1 "QB";
    .port_info 11 /OUTPUT 1 "QC";
    .port_info 12 /OUTPUT 1 "QD";
    .port_info 13 /OUTPUT 1 "RCO";
v0x27bd5f0_0 .net "A", 0 0, L_0x28c6d20;  1 drivers
v0x27bc0e0_0 .net "B", 0 0, L_0x28c6dc0;  1 drivers
v0x27bdde0_0 .net "C", 0 0, L_0x28c6f80;  1 drivers
v0x27bde80_0 .net "CLK", 0 0, v0x28c4040_0;  alias, 1 drivers
v0x27c0d90_0 .net "CLR_BAR", 0 0, v0x28c3f10_0;  alias, 1 drivers
v0x27c0950_0 .net "D", 0 0, L_0x28c70b0;  1 drivers
v0x27c1200_0 .net "ENP", 0 0, L_0x28c43d0;  alias, 1 drivers
v0x27c12a0_0 .net "ENT", 0 0, L_0x7fb3a18700f0;  alias, 1 drivers
v0x27c3cb0_0 .net "LD_BAR", 0 0, L_0x28cb880;  alias, 1 drivers
v0x27c3d50_0 .net "QA", 0 0, v0x2876d10_0;  1 drivers
v0x28059d0_0 .net "QB", 0 0, v0x285d110_0;  1 drivers
v0x2805a70_0 .net "QC", 0 0, v0x28144c0_0;  1 drivers
v0x2805330_0 .net "QD", 0 0, v0x27db790_0;  1 drivers
v0x28053d0_0 .net "RCO", 0 0, L_0x28c49e0;  alias, 1 drivers
S_0x2875770 .scope module, "U1" "jeff_74x161" 10 20, 11 6 0, S_0x27d3450;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "clr_bar";
    .port_info 1 /INPUT 1 "ld_bar";
    .port_info 2 /INPUT 1 "ent";
    .port_info 3 /INPUT 1 "enp";
    .port_info 4 /INPUT 1 "clk";
    .port_info 5 /INPUT 1 "a";
    .port_info 6 /INPUT 1 "b";
    .port_info 7 /INPUT 1 "c";
    .port_info 8 /INPUT 1 "d";
    .port_info 9 /OUTPUT 1 "qa";
    .port_info 10 /OUTPUT 1 "qb";
    .port_info 11 /OUTPUT 1 "qc";
    .port_info 12 /OUTPUT 1 "qd";
    .port_info 13 /OUTPUT 1 "rco";
L_0x28c4210 .functor AND 1, L_0x7fb3a18700f0, v0x27db790_0, C4<1>, C4<1>;
L_0x28c47e0 .functor AND 1, L_0x28c4210, v0x28144c0_0, C4<1>, C4<1>;
L_0x28c48e0 .functor AND 1, L_0x28c47e0, v0x285d110_0, C4<1>, C4<1>;
L_0x28c49e0 .functor AND 1, L_0x28c48e0, v0x2876d10_0, C4<1>, C4<1>;
L_0x28c4ae0 .functor NOT 1, L_0x28cb880, C4<0>, C4<0>, C4<0>;
L_0x28c4b50 .functor AND 1, L_0x7fb3a18700f0, L_0x28c43d0, C4<1>, C4<1>;
L_0x28c4bc0 .functor AND 1, L_0x28c4b50, v0x28144c0_0, C4<1>, C4<1>;
L_0x28c4c30 .functor AND 1, L_0x28c4bc0, v0x285d110_0, C4<1>, C4<1>;
L_0x28c4ca0 .functor AND 1, L_0x28c4c30, v0x2876d10_0, C4<1>, C4<1>;
L_0x28c5420 .functor AND 1, L_0x28c4b50, v0x285d110_0, C4<1>, C4<1>;
L_0x28c5510 .functor AND 1, L_0x28c5420, v0x2876d10_0, C4<1>, C4<1>;
L_0x28c5c90 .functor AND 1, L_0x28c4b50, v0x2876d10_0, C4<1>, C4<1>;
L_0x28c6450 .functor BUFZ 1, L_0x28c4b50, C4<0>, C4<0>, C4<0>;
v0x285f2b0_0 .net *"_ivl_0", 0 0, L_0x28c4210;  1 drivers
v0x285ec10_0 .net *"_ivl_12", 0 0, L_0x28c4bc0;  1 drivers
v0x283d4c0_0 .net *"_ivl_14", 0 0, L_0x28c4c30;  1 drivers
v0x283e1e0_0 .net *"_ivl_18", 0 0, L_0x28c5420;  1 drivers
v0x281c9b0_0 .net *"_ivl_2", 0 0, L_0x28c47e0;  1 drivers
v0x281c640_0 .net *"_ivl_4", 0 0, L_0x28c48e0;  1 drivers
v0x27a3510_0 .net "a", 0 0, L_0x28c6d20;  alias, 1 drivers
v0x27a35b0_0 .net "b", 0 0, L_0x28c6dc0;  alias, 1 drivers
v0x27a2bc0_0 .net "c", 0 0, L_0x28c6f80;  alias, 1 drivers
v0x27a3b10_0 .net "clk", 0 0, v0x28c4040_0;  alias, 1 drivers
v0x27a3bb0_0 .net "clr_bar", 0 0, v0x28c3f10_0;  alias, 1 drivers
v0x27b5f20_0 .net "d", 0 0, L_0x28c70b0;  alias, 1 drivers
v0x27b5c10_0 .net "enp", 0 0, L_0x28c43d0;  alias, 1 drivers
v0x27b5cb0_0 .net "ent", 0 0, L_0x7fb3a18700f0;  alias, 1 drivers
v0x27b5900_0 .net "ent_and_enp", 0 0, L_0x28c4b50;  1 drivers
v0x27b59a0_0 .net "feedback_qa", 0 0, L_0x28c6450;  1 drivers
v0x27b7310_0 .net "feedback_qb", 0 0, L_0x28c5c90;  1 drivers
v0x27b73b0_0 .net "feedback_qc", 0 0, L_0x28c5510;  1 drivers
v0x27ba100_0 .net "feedback_qd", 0 0, L_0x28c4ca0;  1 drivers
v0x27b9cc0_0 .net "ld", 0 0, L_0x28c4ae0;  1 drivers
v0x27b9d60_0 .net "ld_bar", 0 0, L_0x28cb880;  alias, 1 drivers
v0x27b8870_0 .net "qa", 0 0, v0x2876d10_0;  alias, 1 drivers
v0x27b8910_0 .net "qb", 0 0, v0x285d110_0;  alias, 1 drivers
v0x27ba570_0 .net "qc", 0 0, v0x28144c0_0;  alias, 1 drivers
v0x27bd970_0 .net "qd", 0 0, v0x27db790_0;  alias, 1 drivers
v0x27bd530_0 .net "rco", 0 0, L_0x28c49e0;  alias, 1 drivers
S_0x2807940 .scope module, "OUTPUT_QA" "output_section" 11 62, 12 4 0, S_0x2875770;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "clr_bar";
    .port_info 1 /INPUT 1 "ld";
    .port_info 2 /INPUT 1 "feedback";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "data";
    .port_info 5 /OUTPUT 1 "q";
L_0x28c6510 .functor OR 1, L_0x28c6450, L_0x28c4ae0, C4<0>, C4<0>;
L_0x28c6580 .functor AND 1, L_0x28c4ae0, L_0x28c6870, C4<1>, C4<1>;
L_0x28c4f50 .functor NOT 1, L_0x28c6580, C4<0>, C4<0>, C4<0>;
L_0x28c6800 .functor AND 1, L_0x28c6d20, L_0x28c4ae0, C4<1>, C4<1>;
L_0x28c6870 .functor NOT 1, L_0x28c6800, C4<0>, C4<0>, C4<0>;
L_0x28c6930 .functor AND 1, L_0x28c4f50, L_0x28c6510, C4<1>, C4<1>;
L_0x28c6a90 .functor AND 1, L_0x28c6870, L_0x28c6510, C4<1>, C4<1>;
v0x2874750_0 .net "NOTHING", 0 0, L_0x28c6b50;  1 drivers
v0x2815270_0 .net *"_ivl_2", 0 0, L_0x28c6580;  1 drivers
v0x2803360_0 .net *"_ivl_6", 0 0, L_0x28c6800;  1 drivers
v0x2802f80_0 .net "clk", 0 0, v0x28c4040_0;  alias, 1 drivers
v0x2803740_0 .net "clr_bar", 0 0, v0x28c3f10_0;  alias, 1 drivers
v0x28037e0_0 .net "data", 0 0, L_0x28c6d20;  alias, 1 drivers
v0x27e2190_0 .net "feedback", 0 0, L_0x28c6450;  alias, 1 drivers
v0x27e2230_0 .net "j", 0 0, L_0x28c6930;  1 drivers
v0x27e1db0_0 .net "k", 0 0, L_0x28c6a90;  1 drivers
v0x27e3300_0 .net "ld", 0 0, L_0x28c4ae0;  alias, 1 drivers
v0x27e33a0_0 .net "q", 0 0, v0x2876d10_0;  alias, 1 drivers
v0x27e2570_0 .net "to_j", 0 0, L_0x28c4f50;  1 drivers
v0x27e2610_0 .net "to_j_and_k", 0 0, L_0x28c6510;  1 drivers
v0x283aca0_0 .net "to_k", 0 0, L_0x28c6870;  1 drivers
S_0x280d0c0 .scope module, "JK" "jk_flip_flop" 12 24, 13 2 0, S_0x2807940;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "clr_bar";
    .port_info 2 /INPUT 1 "j";
    .port_info 3 /INPUT 1 "k";
    .port_info 4 /OUTPUT 1 "q";
    .port_info 5 /OUTPUT 1 "q_bar";
L_0x28c6b50 .functor NOT 1, v0x2876d10_0, C4<0>, C4<0>, C4<0>;
v0x2871bc0_0 .net "clk", 0 0, v0x28c4040_0;  alias, 1 drivers
v0x2872c00_0 .net "clr_bar", 0 0, v0x28c3f10_0;  alias, 1 drivers
v0x2873c10_0 .net "j", 0 0, L_0x28c6930;  alias, 1 drivers
v0x2876750_0 .net "k", 0 0, L_0x28c6a90;  alias, 1 drivers
v0x2876d10_0 .var "q", 0 0;
v0x2876340_0 .net "q_bar", 0 0, L_0x28c6b50;  alias, 1 drivers
E_0x2814dd0/0 .event negedge, v0x2872c00_0;
E_0x2814dd0/1 .event posedge, v0x2871bc0_0;
E_0x2814dd0 .event/or E_0x2814dd0/0, E_0x2814dd0/1;
S_0x280c440 .scope module, "OUTPUT_QB" "output_section" 11 51, 12 4 0, S_0x2875770;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "clr_bar";
    .port_info 1 /INPUT 1 "ld";
    .port_info 2 /INPUT 1 "feedback";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "data";
    .port_info 5 /OUTPUT 1 "q";
L_0x28c5e70 .functor OR 1, L_0x28c5c90, L_0x28c4ae0, C4<0>, C4<0>;
L_0x28c5f00 .functor AND 1, L_0x28c4ae0, L_0x28c6070, C4<1>, C4<1>;
L_0x28c5f90 .functor NOT 1, L_0x28c5f00, C4<0>, C4<0>, C4<0>;
L_0x28c6000 .functor AND 1, L_0x28c6dc0, L_0x28c4ae0, C4<1>, C4<1>;
L_0x28c6070 .functor NOT 1, L_0x28c6000, C4<0>, C4<0>, C4<0>;
L_0x28c6130 .functor AND 1, L_0x28c5f90, L_0x28c5e70, C4<1>, C4<1>;
L_0x28c62d0 .functor AND 1, L_0x28c6070, L_0x28c5e70, C4<1>, C4<1>;
v0x285c8b0_0 .net "NOTHING", 0 0, L_0x28c6390;  1 drivers
v0x285c4b0_0 .net *"_ivl_2", 0 0, L_0x28c5f00;  1 drivers
v0x283cc60_0 .net *"_ivl_6", 0 0, L_0x28c6000;  1 drivers
v0x283c880_0 .net "clk", 0 0, v0x28c4040_0;  alias, 1 drivers
v0x283c920_0 .net "clr_bar", 0 0, v0x28c3f10_0;  alias, 1 drivers
v0x283c4a0_0 .net "data", 0 0, L_0x28c6dc0;  alias, 1 drivers
v0x283b890_0 .net "feedback", 0 0, L_0x28c5c90;  alias, 1 drivers
v0x283b4b0_0 .net "j", 0 0, L_0x28c6130;  1 drivers
v0x283b550_0 .net "k", 0 0, L_0x28c62d0;  1 drivers
v0x283de30_0 .net "ld", 0 0, L_0x28c4ae0;  alias, 1 drivers
v0x27a2020_0 .net "q", 0 0, v0x285d110_0;  alias, 1 drivers
v0x26c8050_0 .net "to_j", 0 0, L_0x28c5f90;  1 drivers
v0x26c80f0_0 .net "to_j_and_k", 0 0, L_0x28c5e70;  1 drivers
v0x267ede0_0 .net "to_k", 0 0, L_0x28c6070;  1 drivers
S_0x280b7c0 .scope module, "JK" "jk_flip_flop" 12 24, 13 2 0, S_0x280c440;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "clr_bar";
    .port_info 2 /INPUT 1 "j";
    .port_info 3 /INPUT 1 "k";
    .port_info 4 /OUTPUT 1 "q";
    .port_info 5 /OUTPUT 1 "q_bar";
L_0x28c6390 .functor NOT 1, v0x285d110_0, C4<0>, C4<0>, C4<0>;
v0x285e030_0 .net "clk", 0 0, v0x28c4040_0;  alias, 1 drivers
v0x285dc50_0 .net "clr_bar", 0 0, v0x28c3f10_0;  alias, 1 drivers
v0x285dcf0_0 .net "j", 0 0, L_0x28c6130;  alias, 1 drivers
v0x285d070_0 .net "k", 0 0, L_0x28c62d0;  alias, 1 drivers
v0x285d110_0 .var "q", 0 0;
v0x285cc90_0 .net "q_bar", 0 0, L_0x28c6390;  alias, 1 drivers
S_0x280ab40 .scope module, "OUTPUT_QC" "output_section" 11 40, 12 4 0, S_0x2875770;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "clr_bar";
    .port_info 1 /INPUT 1 "ld";
    .port_info 2 /INPUT 1 "feedback";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "data";
    .port_info 5 /OUTPUT 1 "q";
L_0x28c55d0 .functor OR 1, L_0x28c5510, L_0x28c4ae0, C4<0>, C4<0>;
L_0x28c5660 .functor AND 1, L_0x28c4ae0, L_0x28c5820, C4<1>, C4<1>;
L_0x28c56f0 .functor NOT 1, L_0x28c5660, C4<0>, C4<0>, C4<0>;
L_0x28c57b0 .functor AND 1, L_0x28c6f80, L_0x28c4ae0, C4<1>, C4<1>;
L_0x28c5820 .functor NOT 1, L_0x28c57b0, C4<0>, C4<0>, C4<0>;
L_0x28c5930 .functor AND 1, L_0x28c56f0, L_0x28c55d0, C4<1>, C4<1>;
L_0x28c5ad0 .functor AND 1, L_0x28c5820, L_0x28c55d0, C4<1>, C4<1>;
v0x27f60e0_0 .net "NOTHING", 0 0, L_0x28c5b90;  1 drivers
v0x27f61a0_0 .net *"_ivl_2", 0 0, L_0x28c5660;  1 drivers
v0x27f5da0_0 .net *"_ivl_6", 0 0, L_0x28c57b0;  1 drivers
v0x27fc8c0_0 .net "clk", 0 0, v0x28c4040_0;  alias, 1 drivers
v0x27fc960_0 .net "clr_bar", 0 0, v0x28c3f10_0;  alias, 1 drivers
v0x27f5280_0 .net "data", 0 0, L_0x28c6f80;  alias, 1 drivers
v0x27f5320_0 .net "feedback", 0 0, L_0x28c5510;  alias, 1 drivers
v0x27f45c0_0 .net "j", 0 0, L_0x28c5930;  1 drivers
v0x27f4660_0 .net "k", 0 0, L_0x28c5ad0;  1 drivers
v0x27f4370_0 .net "ld", 0 0, L_0x28c4ae0;  alias, 1 drivers
v0x27d4120_0 .net "q", 0 0, v0x28144c0_0;  alias, 1 drivers
v0x27d41c0_0 .net "to_j", 0 0, L_0x28c56f0;  1 drivers
v0x27e3bf0_0 .net "to_j_and_k", 0 0, L_0x28c55d0;  1 drivers
v0x27e3c90_0 .net "to_k", 0 0, L_0x28c5820;  1 drivers
S_0x2809ec0 .scope module, "JK" "jk_flip_flop" 12 24, 13 2 0, S_0x280ab40;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "clr_bar";
    .port_info 2 /INPUT 1 "j";
    .port_info 3 /INPUT 1 "k";
    .port_info 4 /OUTPUT 1 "q";
    .port_info 5 /OUTPUT 1 "q_bar";
L_0x28c5b90 .functor NOT 1, v0x28144c0_0, C4<0>, C4<0>, C4<0>;
v0x2815b60_0 .net "clk", 0 0, v0x28c4040_0;  alias, 1 drivers
v0x2815850_0 .net "clr_bar", 0 0, v0x28c3f10_0;  alias, 1 drivers
v0x2815540_0 .net "j", 0 0, L_0x28c5930;  alias, 1 drivers
v0x28155e0_0 .net "k", 0 0, L_0x28c5ad0;  alias, 1 drivers
v0x28144c0_0 .var "q", 0 0;
v0x2814560_0 .net "q_bar", 0 0, L_0x28c5b90;  alias, 1 drivers
S_0x2809240 .scope module, "OUTPUT_QD" "output_section" 11 29, 12 4 0, S_0x2875770;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "clr_bar";
    .port_info 1 /INPUT 1 "ld";
    .port_info 2 /INPUT 1 "feedback";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "data";
    .port_info 5 /OUTPUT 1 "q";
L_0x28c4d10 .functor OR 1, L_0x28c4ca0, L_0x28c4ae0, C4<0>, C4<0>;
L_0x28c4d80 .functor AND 1, L_0x28c4ae0, L_0x28c5060, C4<1>, C4<1>;
L_0x28c4df0 .functor NOT 1, L_0x28c4d80, C4<0>, C4<0>, C4<0>;
L_0x28c4ee0 .functor AND 1, L_0x28c70b0, L_0x28c4ae0, C4<1>, C4<1>;
L_0x28c5060 .functor NOT 1, L_0x28c4ee0, C4<0>, C4<0>, C4<0>;
L_0x28c5120 .functor AND 1, L_0x28c4df0, L_0x28c4d10, C4<1>, C4<1>;
L_0x28c5280 .functor AND 1, L_0x28c5060, L_0x28c4d10, C4<1>, C4<1>;
v0x281a6d0_0 .net "NOTHING", 0 0, L_0x28c5340;  1 drivers
v0x281a790_0 .net *"_ivl_2", 0 0, L_0x28c4d80;  1 drivers
v0x281be70_0 .net *"_ivl_6", 0 0, L_0x28c4ee0;  1 drivers
v0x2817d30_0 .net "clk", 0 0, v0x28c4040_0;  alias, 1 drivers
v0x2817dd0_0 .net "clr_bar", 0 0, v0x28c3f10_0;  alias, 1 drivers
v0x2817a80_0 .net "data", 0 0, L_0x28c70b0;  alias, 1 drivers
v0x2817b20_0 .net "feedback", 0 0, L_0x28c4ca0;  alias, 1 drivers
v0x2819220_0 .net "j", 0 0, L_0x28c5120;  1 drivers
v0x28192c0_0 .net "k", 0 0, L_0x28c5280;  1 drivers
v0x2860190_0 .net "ld", 0 0, L_0x28c4ae0;  alias, 1 drivers
v0x2860230_0 .net "q", 0 0, v0x27db790_0;  alias, 1 drivers
v0x2860e90_0 .net "to_j", 0 0, L_0x28c4df0;  1 drivers
v0x2860f30_0 .net "to_j_and_k", 0 0, L_0x28c4d10;  1 drivers
v0x2860b00_0 .net "to_k", 0 0, L_0x28c5060;  1 drivers
S_0x2806ce0 .scope module, "JK" "jk_flip_flop" 12 24, 13 2 0, S_0x2809240;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "clr_bar";
    .port_info 2 /INPUT 1 "j";
    .port_info 3 /INPUT 1 "k";
    .port_info 4 /OUTPUT 1 "q";
    .port_info 5 /OUTPUT 1 "q_bar";
L_0x28c5340 .functor NOT 1, v0x27db790_0, C4<0>, C4<0>, C4<0>;
v0x27d4e70_0 .net "clk", 0 0, v0x28c4040_0;  alias, 1 drivers
v0x27d4f10_0 .net "clr_bar", 0 0, v0x28c3f10_0;  alias, 1 drivers
v0x27d4ae0_0 .net "j", 0 0, L_0x28c5120;  alias, 1 drivers
v0x27db6f0_0 .net "k", 0 0, L_0x28c5280;  alias, 1 drivers
v0x27db790_0 .var "q", 0 0;
v0x281a980_0 .net "q_bar", 0 0, L_0x28c5340;  alias, 1 drivers
S_0x28085c0 .scope module, "COUNTER2" "ta161_bar" 9 40, 10 7 0, S_0x27f4be0;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "CLR_BAR";
    .port_info 1 /INPUT 1 "LD_BAR";
    .port_info 2 /INPUT 1 "ENT";
    .port_info 3 /INPUT 1 "ENP";
    .port_info 4 /INPUT 1 "CLK";
    .port_info 5 /INPUT 1 "A";
    .port_info 6 /INPUT 1 "B";
    .port_info 7 /INPUT 1 "C";
    .port_info 8 /INPUT 1 "D";
    .port_info 9 /OUTPUT 1 "QA";
    .port_info 10 /OUTPUT 1 "QB";
    .port_info 11 /OUTPUT 1 "QC";
    .port_info 12 /OUTPUT 1 "QD";
    .port_info 13 /OUTPUT 1 "RCO";
v0x2841650_0 .net "A", 0 0, L_0x28c9b00;  1 drivers
v0x283fee0_0 .net "B", 0 0, L_0x28c9c30;  1 drivers
v0x2844aa0_0 .net "C", 0 0, L_0x28c9d60;  1 drivers
v0x2844b90_0 .net "CLK", 0 0, v0x28c4040_0;  alias, 1 drivers
v0x2843330_0 .net "CLR_BAR", 0 0, v0x28c3f10_0;  alias, 1 drivers
v0x2843420_0 .net "D", 0 0, L_0x28c9e90;  1 drivers
v0x2847e40_0 .net "ENP", 0 0, L_0x28c43d0;  alias, 1 drivers
v0x2847ee0_0 .net "ENT", 0 0, L_0x28c49e0;  alias, 1 drivers
v0x28466d0_0 .net "LD_BAR", 0 0, L_0x28cb880;  alias, 1 drivers
v0x2846770_0 .net "QA", 0 0, v0x27e3e10_0;  1 drivers
v0x284b1e0_0 .net "QB", 0 0, v0x27c7040_0;  1 drivers
v0x284b280_0 .net "QC", 0 0, v0x27f78e0_0;  1 drivers
v0x2849a70_0 .net "QD", 0 0, v0x27db210_0;  1 drivers
v0x2849b10_0 .net "RCO", 0 0, L_0x28c7520;  alias, 1 drivers
S_0x27f48d0 .scope module, "U1" "jeff_74x161" 10 20, 11 6 0, S_0x28085c0;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "clr_bar";
    .port_info 1 /INPUT 1 "ld_bar";
    .port_info 2 /INPUT 1 "ent";
    .port_info 3 /INPUT 1 "enp";
    .port_info 4 /INPUT 1 "clk";
    .port_info 5 /INPUT 1 "a";
    .port_info 6 /INPUT 1 "b";
    .port_info 7 /INPUT 1 "c";
    .port_info 8 /INPUT 1 "d";
    .port_info 9 /OUTPUT 1 "qa";
    .port_info 10 /OUTPUT 1 "qb";
    .port_info 11 /OUTPUT 1 "qc";
    .port_info 12 /OUTPUT 1 "qd";
    .port_info 13 /OUTPUT 1 "rco";
L_0x28c71e0 .functor AND 1, L_0x28c49e0, v0x27db210_0, C4<1>, C4<1>;
L_0x28c7300 .functor AND 1, L_0x28c71e0, v0x27f78e0_0, C4<1>, C4<1>;
L_0x28c7420 .functor AND 1, L_0x28c7300, v0x27c7040_0, C4<1>, C4<1>;
L_0x28c7520 .functor AND 1, L_0x28c7420, v0x27e3e10_0, C4<1>, C4<1>;
L_0x28c7620 .functor NOT 1, L_0x28cb880, C4<0>, C4<0>, C4<0>;
L_0x283fff0 .functor AND 1, L_0x28c49e0, L_0x28c43d0, C4<1>, C4<1>;
L_0x28c78b0 .functor AND 1, L_0x283fff0, v0x27f78e0_0, C4<1>, C4<1>;
L_0x28c7920 .functor AND 1, L_0x28c78b0, v0x27c7040_0, C4<1>, C4<1>;
L_0x28c7990 .functor AND 1, L_0x28c7920, v0x27e3e10_0, C4<1>, C4<1>;
L_0x28c8150 .functor AND 1, L_0x283fff0, v0x27c7040_0, C4<1>, C4<1>;
L_0x28c81e0 .functor AND 1, L_0x28c8150, v0x27e3e10_0, C4<1>, C4<1>;
L_0x28c8960 .functor AND 1, L_0x283fff0, v0x27e3e10_0, C4<1>, C4<1>;
L_0x28c91b0 .functor BUFZ 1, L_0x283fff0, C4<0>, C4<0>, C4<0>;
v0x285fd30_0 .net *"_ivl_0", 0 0, L_0x28c71e0;  1 drivers
v0x285fe10_0 .net *"_ivl_12", 0 0, L_0x28c78b0;  1 drivers
v0x2861ab0_0 .net *"_ivl_14", 0 0, L_0x28c7920;  1 drivers
v0x2861ba0_0 .net *"_ivl_18", 0 0, L_0x28c8150;  1 drivers
v0x2867230_0 .net *"_ivl_2", 0 0, L_0x28c7300;  1 drivers
v0x2867310_0 .net *"_ivl_4", 0 0, L_0x28c7420;  1 drivers
v0x28665b0_0 .net "a", 0 0, L_0x28c9b00;  alias, 1 drivers
v0x2866650_0 .net "b", 0 0, L_0x28c9c30;  alias, 1 drivers
v0x2865930_0 .net "c", 0 0, L_0x28c9d60;  alias, 1 drivers
v0x28659d0_0 .net "clk", 0 0, v0x28c4040_0;  alias, 1 drivers
v0x2864cb0_0 .net "clr_bar", 0 0, v0x28c3f10_0;  alias, 1 drivers
v0x2864d50_0 .net "d", 0 0, L_0x28c9e90;  alias, 1 drivers
v0x2864030_0 .net "enp", 0 0, L_0x28c43d0;  alias, 1 drivers
v0x28640d0_0 .net "ent", 0 0, L_0x28c49e0;  alias, 1 drivers
v0x28633b0_0 .net "ent_and_enp", 0 0, L_0x283fff0;  1 drivers
v0x2863450_0 .net "feedback_qa", 0 0, L_0x28c91b0;  1 drivers
v0x2862730_0 .net "feedback_qb", 0 0, L_0x28c8960;  1 drivers
v0x28627d0_0 .net "feedback_qc", 0 0, L_0x28c81e0;  1 drivers
v0x284f780_0 .net "feedback_qd", 0 0, L_0x28c7990;  1 drivers
v0x284f820_0 .net "ld", 0 0, L_0x28c7620;  1 drivers
v0x2852420_0 .net "ld_bar", 0 0, L_0x28cb880;  alias, 1 drivers
v0x28524c0_0 .net "qa", 0 0, v0x27e3e10_0;  alias, 1 drivers
v0x2854090_0 .net "qb", 0 0, v0x27c7040_0;  alias, 1 drivers
v0x2854180_0 .net "qc", 0 0, v0x27f78e0_0;  alias, 1 drivers
v0x28550c0_0 .net "qd", 0 0, v0x27db210_0;  alias, 1 drivers
v0x28551b0_0 .net "rco", 0 0, L_0x28c7520;  alias, 1 drivers
S_0x28046f0 .scope module, "OUTPUT_QA" "output_section" 11 62, 12 4 0, S_0x27f48d0;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "clr_bar";
    .port_info 1 /INPUT 1 "ld";
    .port_info 2 /INPUT 1 "feedback";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "data";
    .port_info 5 /OUTPUT 1 "q";
L_0x28c9290 .functor OR 1, L_0x28c91b0, L_0x28c7620, C4<0>, C4<0>;
L_0x28c9320 .functor AND 1, L_0x28c7620, L_0x28c9630, C4<1>, C4<1>;
L_0x28c7ca0 .functor NOT 1, L_0x28c9320, C4<0>, C4<0>, C4<0>;
L_0x28c95c0 .functor AND 1, L_0x28c9b00, L_0x28c7620, C4<1>, C4<1>;
L_0x28c9630 .functor NOT 1, L_0x28c95c0, C4<0>, C4<0>, C4<0>;
L_0x28c96f0 .functor AND 1, L_0x28c7ca0, L_0x28c9290, C4<1>, C4<1>;
L_0x28c9850 .functor AND 1, L_0x28c9630, L_0x28c9290, C4<1>, C4<1>;
v0x2870260_0 .net "NOTHING", 0 0, L_0x28c9910;  1 drivers
v0x2870320_0 .net *"_ivl_2", 0 0, L_0x28c9320;  1 drivers
v0x286ff50_0 .net *"_ivl_6", 0 0, L_0x28c95c0;  1 drivers
v0x2870010_0 .net "clk", 0 0, v0x28c4040_0;  alias, 1 drivers
v0x286fc40_0 .net "clr_bar", 0 0, v0x28c3f10_0;  alias, 1 drivers
v0x286f930_0 .net "data", 0 0, L_0x28c9b00;  alias, 1 drivers
v0x286f9f0_0 .net "feedback", 0 0, L_0x28c91b0;  alias, 1 drivers
v0x286f620_0 .net "j", 0 0, L_0x28c96f0;  1 drivers
v0x286f6c0_0 .net "k", 0 0, L_0x28c9850;  1 drivers
v0x283a1d0_0 .net "ld", 0 0, L_0x28c7620;  alias, 1 drivers
v0x283a270_0 .net "q", 0 0, v0x27e3e10_0;  alias, 1 drivers
v0x285ba10_0 .net "to_j", 0 0, L_0x28c7ca0;  1 drivers
v0x285bab0_0 .net "to_j_and_k", 0 0, L_0x28c9290;  1 drivers
v0x281c010_0 .net "to_k", 0 0, L_0x28c9630;  1 drivers
S_0x27f6c60 .scope module, "JK" "jk_flip_flop" 12 24, 13 2 0, S_0x28046f0;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "clr_bar";
    .port_info 2 /INPUT 1 "j";
    .port_info 3 /INPUT 1 "k";
    .port_info 4 /OUTPUT 1 "q";
    .port_info 5 /OUTPUT 1 "q_bar";
L_0x28c9910 .functor NOT 1, v0x27e3e10_0, C4<0>, C4<0>, C4<0>;
v0x27e47c0_0 .net "clk", 0 0, v0x28c4040_0;  alias, 1 drivers
v0x27e4860_0 .net "clr_bar", 0 0, v0x28c3f10_0;  alias, 1 drivers
v0x27e4120_0 .net "j", 0 0, L_0x28c96f0;  alias, 1 drivers
v0x27e41c0_0 .net "k", 0 0, L_0x28c9850;  alias, 1 drivers
v0x27e3e10_0 .var "q", 0 0;
v0x2870900_0 .net "q_bar", 0 0, L_0x28c9910;  alias, 1 drivers
S_0x27fc3e0 .scope module, "OUTPUT_QB" "output_section" 11 51, 12 4 0, S_0x27f48d0;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "clr_bar";
    .port_info 1 /INPUT 1 "ld";
    .port_info 2 /INPUT 1 "feedback";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "data";
    .port_info 5 /OUTPUT 1 "q";
L_0x28c8b40 .functor OR 1, L_0x28c8960, L_0x28c7620, C4<0>, C4<0>;
L_0x28c8bd0 .functor AND 1, L_0x28c7620, L_0x28c8d40, C4<1>, C4<1>;
L_0x28c8c60 .functor NOT 1, L_0x28c8bd0, C4<0>, C4<0>, C4<0>;
L_0x28c8cd0 .functor AND 1, L_0x28c9c30, L_0x28c7620, C4<1>, C4<1>;
L_0x28c8d40 .functor NOT 1, L_0x28c8cd0, C4<0>, C4<0>, C4<0>;
L_0x28c8e50 .functor AND 1, L_0x28c8c60, L_0x28c8b40, C4<1>, C4<1>;
L_0x28c8ff0 .functor AND 1, L_0x28c8d40, L_0x28c8b40, C4<1>, C4<1>;
v0x283d230_0 .net "NOTHING", 0 0, L_0x28c90b0;  1 drivers
v0x283d2f0_0 .net *"_ivl_2", 0 0, L_0x28c8bd0;  1 drivers
v0x2803b20_0 .net *"_ivl_6", 0 0, L_0x28c8cd0;  1 drivers
v0x27e2950_0 .net "clk", 0 0, v0x28c4040_0;  alias, 1 drivers
v0x27e29f0_0 .net "clr_bar", 0 0, v0x28c3f10_0;  alias, 1 drivers
v0x28148c0_0 .net "data", 0 0, L_0x28c9c30;  alias, 1 drivers
v0x2814980_0 .net "feedback", 0 0, L_0x28c8960;  alias, 1 drivers
v0x28150c0_0 .net "j", 0 0, L_0x28c8e50;  1 drivers
v0x2815160_0 .net "k", 0 0, L_0x28c8ff0;  1 drivers
v0x27e3150_0 .net "ld", 0 0, L_0x28c7620;  alias, 1 drivers
v0x27e3220_0 .net "q", 0 0, v0x27c7040_0;  alias, 1 drivers
v0x285d450_0 .net "to_j", 0 0, L_0x28c8c60;  1 drivers
v0x285d4f0_0 .net "to_j_and_k", 0 0, L_0x28c8b40;  1 drivers
v0x283bc70_0 .net "to_k", 0 0, L_0x28c8d40;  1 drivers
S_0x27fb760 .scope module, "JK" "jk_flip_flop" 12 24, 13 2 0, S_0x27fc3e0;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "clr_bar";
    .port_info 2 /INPUT 1 "j";
    .port_info 3 /INPUT 1 "k";
    .port_info 4 /OUTPUT 1 "q";
    .port_info 5 /OUTPUT 1 "q_bar";
L_0x28c90b0 .functor NOT 1, v0x27c7040_0, C4<0>, C4<0>, C4<0>;
v0x27b4d60_0 .net "clk", 0 0, v0x28c4040_0;  alias, 1 drivers
v0x27b4e00_0 .net "clr_bar", 0 0, v0x28c3f10_0;  alias, 1 drivers
v0x27c72b0_0 .net "j", 0 0, L_0x28c8e50;  alias, 1 drivers
v0x27c6fa0_0 .net "k", 0 0, L_0x28c8ff0;  alias, 1 drivers
v0x27c7040_0 .var "q", 0 0;
v0x27c6c90_0 .net "q_bar", 0 0, L_0x28c90b0;  alias, 1 drivers
S_0x27faae0 .scope module, "OUTPUT_QC" "output_section" 11 40, 12 4 0, S_0x27f48d0;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "clr_bar";
    .port_info 1 /INPUT 1 "ld";
    .port_info 2 /INPUT 1 "feedback";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "data";
    .port_info 5 /OUTPUT 1 "q";
L_0x28c82a0 .functor OR 1, L_0x28c81e0, L_0x28c7620, C4<0>, C4<0>;
L_0x28c8330 .functor AND 1, L_0x28c7620, L_0x28c84f0, C4<1>, C4<1>;
L_0x28c83c0 .functor NOT 1, L_0x28c8330, C4<0>, C4<0>, C4<0>;
L_0x28c8480 .functor AND 1, L_0x28c9d60, L_0x28c7620, C4<1>, C4<1>;
L_0x28c84f0 .functor NOT 1, L_0x28c8480, C4<0>, C4<0>, C4<0>;
L_0x28c8600 .functor AND 1, L_0x28c83c0, L_0x28c82a0, C4<1>, C4<1>;
L_0x28c87a0 .functor AND 1, L_0x28c84f0, L_0x28c82a0, C4<1>, C4<1>;
v0x27e6340_0 .net "NOTHING", 0 0, L_0x28c8860;  1 drivers
v0x27e63e0_0 .net *"_ivl_2", 0 0, L_0x28c8330;  1 drivers
v0x27ebac0_0 .net *"_ivl_6", 0 0, L_0x28c8480;  1 drivers
v0x27ebb80_0 .net "clk", 0 0, v0x28c4040_0;  alias, 1 drivers
v0x27eae40_0 .net "clr_bar", 0 0, v0x28c3f10_0;  alias, 1 drivers
v0x27eaf30_0 .net "data", 0 0, L_0x28c9d60;  alias, 1 drivers
v0x27ea1c0_0 .net "feedback", 0 0, L_0x28c81e0;  alias, 1 drivers
v0x27ea260_0 .net "j", 0 0, L_0x28c8600;  1 drivers
v0x27e9540_0 .net "k", 0 0, L_0x28c87a0;  1 drivers
v0x27e9610_0 .net "ld", 0 0, L_0x28c7620;  alias, 1 drivers
v0x27e88c0_0 .net "q", 0 0, v0x27f78e0_0;  alias, 1 drivers
v0x27e8960_0 .net "to_j", 0 0, L_0x28c83c0;  1 drivers
v0x27e7c40_0 .net "to_j_and_k", 0 0, L_0x28c82a0;  1 drivers
v0x27e7ce0_0 .net "to_k", 0 0, L_0x28c84f0;  1 drivers
S_0x27f9e60 .scope module, "JK" "jk_flip_flop" 12 24, 13 2 0, S_0x27faae0;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "clr_bar";
    .port_info 2 /INPUT 1 "j";
    .port_info 3 /INPUT 1 "k";
    .port_info 4 /OUTPUT 1 "q";
    .port_info 5 /OUTPUT 1 "q_bar";
L_0x28c8860 .functor NOT 1, v0x27f78e0_0, C4<0>, C4<0>, C4<0>;
v0x27f91e0_0 .net "clk", 0 0, v0x28c4040_0;  alias, 1 drivers
v0x27f92a0_0 .net "clr_bar", 0 0, v0x28c3f10_0;  alias, 1 drivers
v0x27f8560_0 .net "j", 0 0, L_0x28c8600;  alias, 1 drivers
v0x27f8630_0 .net "k", 0 0, L_0x28c87a0;  alias, 1 drivers
v0x27f78e0_0 .var "q", 0 0;
v0x27e38e0_0 .net "q_bar", 0 0, L_0x28c8860;  alias, 1 drivers
S_0x27e56e0 .scope module, "OUTPUT_QD" "output_section" 11 29, 12 4 0, S_0x27f48d0;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "clr_bar";
    .port_info 1 /INPUT 1 "ld";
    .port_info 2 /INPUT 1 "feedback";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "data";
    .port_info 5 /OUTPUT 1 "q";
L_0x28c7a50 .functor OR 1, L_0x28c7990, L_0x28c7620, C4<0>, C4<0>;
L_0x28c7ae0 .functor AND 1, L_0x28c7620, L_0x27f79f0, C4<1>, C4<1>;
L_0x28c7b70 .functor NOT 1, L_0x28c7ae0, C4<0>, C4<0>, C4<0>;
L_0x28c7c30 .functor AND 1, L_0x28c9e90, L_0x28c7620, C4<1>, C4<1>;
L_0x27f79f0 .functor NOT 1, L_0x28c7c30, C4<0>, C4<0>, C4<0>;
L_0x28c7e50 .functor AND 1, L_0x28c7b70, L_0x28c7a50, C4<1>, C4<1>;
L_0x28c7fb0 .functor AND 1, L_0x27f79f0, L_0x28c7a50, C4<1>, C4<1>;
v0x27da590_0 .net "NOTHING", 0 0, L_0x28c8070;  1 drivers
v0x27da650_0 .net *"_ivl_2", 0 0, L_0x28c7ae0;  1 drivers
v0x27d9910_0 .net *"_ivl_6", 0 0, L_0x28c7c30;  1 drivers
v0x27d99d0_0 .net "clk", 0 0, v0x28c4040_0;  alias, 1 drivers
v0x27d8c90_0 .net "clr_bar", 0 0, v0x28c3f10_0;  alias, 1 drivers
v0x27d8d80_0 .net "data", 0 0, L_0x28c9e90;  alias, 1 drivers
v0x27d8010_0 .net "feedback", 0 0, L_0x28c7990;  alias, 1 drivers
v0x27d80b0_0 .net "j", 0 0, L_0x28c7e50;  1 drivers
v0x27d7390_0 .net "k", 0 0, L_0x28c7fb0;  1 drivers
v0x27d7430_0 .net "ld", 0 0, L_0x28c7620;  alias, 1 drivers
v0x27d6710_0 .net "q", 0 0, v0x27db210_0;  alias, 1 drivers
v0x27d67e0_0 .net "to_j", 0 0, L_0x28c7b70;  1 drivers
v0x2818f70_0 .net "to_j_and_k", 0 0, L_0x28c7a50;  1 drivers
v0x2819010_0 .net "to_k", 0 0, L_0x27f79f0;  1 drivers
S_0x27d3c20 .scope module, "JK" "jk_flip_flop" 12 24, 13 2 0, S_0x27e56e0;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "clr_bar";
    .port_info 2 /INPUT 1 "j";
    .port_info 3 /INPUT 1 "k";
    .port_info 4 /OUTPUT 1 "q";
    .port_info 5 /OUTPUT 1 "q_bar";
L_0x28c8070 .functor NOT 1, v0x27db210_0, C4<0>, C4<0>, C4<0>;
v0x27d5a90_0 .net "clk", 0 0, v0x28c4040_0;  alias, 1 drivers
v0x27d5b50_0 .net "clr_bar", 0 0, v0x28c3f10_0;  alias, 1 drivers
v0x27a2750_0 .net "j", 0 0, L_0x28c7e50;  alias, 1 drivers
v0x27c6120_0 .net "k", 0 0, L_0x28c7fb0;  alias, 1 drivers
v0x27db210_0 .var "q", 0 0;
v0x27db300_0 .net "q_bar", 0 0, L_0x28c8070;  alias, 1 drivers
S_0x2832850 .scope module, "MUX8" "ta157_8" 6 58, 14 7 0, S_0x27d2890;
 .timescale -9 -9;
    .port_info 0 /INPUT 8 "A8";
    .port_info 1 /INPUT 8 "B8";
    .port_info 2 /INPUT 1 "S";
    .port_info 3 /INPUT 1 "EN_BAR";
    .port_info 4 /OUTPUT 8 "Y8";
L_0x27b2420 .functor NOT 1, L_0x7fb3a18700a8, C4<0>, C4<0>, C4<0>;
v0x2828230_0 .net "A8", 7 0, L_0x28ca0d0;  alias, 1 drivers
v0x2828310_0 .net "B8", 7 0, L_0x7fb3a1870060;  alias, 1 drivers
v0x2838900_0 .net "EN", 0 0, L_0x27b2420;  1 drivers
v0x28389f0_0 .net "EN_BAR", 0 0, L_0x7fb3a18700a8;  alias, 1 drivers
v0x2837940_0 .net "S", 0 0, v0x28c3ba0_0;  alias, 1 drivers
v0x2836180_0 .net "Y8", 7 0, L_0x28ca610;  alias, 1 drivers
L_0x28ca390 .part L_0x28ca0d0, 0, 4;
L_0x28ca430 .part L_0x7fb3a1870060, 0, 4;
L_0x28ca4d0 .part L_0x28ca0d0, 4, 4;
L_0x28ca570 .part L_0x7fb3a1870060, 4, 4;
L_0x28ca610 .concat8 [ 4 4 0 0], v0x2823270_0, v0x28299a0_0;
S_0x2833880 .scope module, "MUX0" "jeff_74x157" 14 20, 15 2 0, S_0x2832850;
 .timescale -9 -9;
    .port_info 0 /INPUT 4 "a";
    .port_info 1 /INPUT 4 "b";
    .port_info 2 /INPUT 1 "s";
    .port_info 3 /INPUT 1 "en";
    .port_info 4 /OUTPUT 4 "y";
v0x281fe20_0 .net "a", 3 0, L_0x28ca390;  1 drivers
v0x281ff20_0 .net "b", 3 0, L_0x28ca430;  1 drivers
v0x281e6b0_0 .net "en", 0 0, L_0x27b2420;  alias, 1 drivers
v0x281e750_0 .net "s", 0 0, v0x28c3ba0_0;  alias, 1 drivers
v0x2823270_0 .var "y", 3 0;
E_0x281bf90 .event edge, v0x281e6b0_0, v0x281e750_0, v0x281fe20_0, v0x281ff20_0;
S_0x2821b00 .scope module, "MUX1" "jeff_74x157" 14 29, 15 2 0, S_0x2832850;
 .timescale -9 -9;
    .port_info 0 /INPUT 4 "a";
    .port_info 1 /INPUT 4 "b";
    .port_info 2 /INPUT 1 "s";
    .port_info 3 /INPUT 1 "en";
    .port_info 4 /OUTPUT 4 "y";
v0x2826600_0 .net "a", 3 0, L_0x28ca4d0;  1 drivers
v0x28266e0_0 .net "b", 3 0, L_0x28ca570;  1 drivers
v0x2824e90_0 .net "en", 0 0, L_0x27b2420;  alias, 1 drivers
v0x2824f30_0 .net "s", 0 0, v0x28c3ba0_0;  alias, 1 drivers
v0x28299a0_0 .var "y", 3 0;
E_0x282e070 .event edge, v0x281e6b0_0, v0x281e750_0, v0x2826600_0, v0x28266e0_0;
S_0x2839560 .scope module, "OPCODEDEC0" "opcodedec" 6 67, 16 6 0, S_0x27d2890;
 .timescale -9 -9;
    .port_info 0 /INPUT 4 "OPCODE";
    .port_info 1 /INPUT 4 "MW_AD_HIGH";
    .port_info 2 /INPUT 4 "MW_BOP";
    .port_info 3 /OUTPUT 4 "TO_COUNTER";
    .port_info 4 /OUTPUT 1 "EIL_BAR";
L_0x28ca6b0 .functor BUFZ 1, L_0x28caa10, C4<0>, C4<0>, C4<0>;
v0x27c3070_0 .net "EIL_BAR", 0 0, L_0x28ca6b0;  alias, 1 drivers
L_0x7fb3a1870138 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x27c3150_0 .net "LOW", 0 0, L_0x7fb3a1870138;  1 drivers
v0x27a58c0_0 .net "MW_AD_HIGH", 7 4, L_0x28c42a0;  alias, 1 drivers
v0x27aa5f0_0 .net "MW_BOP", 12 9, L_0x28c4470;  alias, 1 drivers
v0x27aa690_0 .net "OPCODE", 3 0, v0x28c3e50_0;  alias, 1 drivers
v0x27a6d60_0 .net "TO_COUNTER", 7 4, v0x27a4670_0;  alias, 1 drivers
v0x27a6e00_0 .net "W1", 0 0, L_0x28caa10;  1 drivers
L_0x28caad0 .part L_0x28c4470, 0, 1;
L_0x28cabc0 .part L_0x28c4470, 1, 1;
L_0x28cad40 .part L_0x28c4470, 2, 1;
L_0x28cade0 .part L_0x28c4470, 3, 1;
S_0x27a3090 .scope module, "U1" "ta157_4" 16 22, 17 7 0, S_0x2839560;
 .timescale -9 -9;
    .port_info 0 /INPUT 4 "A4";
    .port_info 1 /INPUT 4 "B4";
    .port_info 2 /INPUT 1 "S";
    .port_info 3 /INPUT 1 "EN_BAR";
    .port_info 4 /OUTPUT 4 "Y4";
L_0x28ca830 .functor NOT 1, L_0x7fb3a1870138, C4<0>, C4<0>, C4<0>;
v0x27b6e70_0 .net "A4", 3 0, v0x28c3e50_0;  alias, 1 drivers
v0x27b6f30_0 .net "B4", 3 0, L_0x28c42a0;  alias, 1 drivers
v0x27b8330_0 .net "EN", 0 0, L_0x28ca830;  1 drivers
v0x27b8430_0 .net "EN_BAR", 0 0, L_0x7fb3a1870138;  alias, 1 drivers
v0x27b9850_0 .net "S", 0 0, L_0x28caa10;  alias, 1 drivers
v0x27b9940_0 .net "Y4", 3 0, v0x27a4670_0;  alias, 1 drivers
S_0x27a4240 .scope module, "MUX0" "jeff_74x157" 17 19, 15 2 0, S_0x27a3090;
 .timescale -9 -9;
    .port_info 0 /INPUT 4 "a";
    .port_info 1 /INPUT 4 "b";
    .port_info 2 /INPUT 1 "s";
    .port_info 3 /INPUT 1 "en";
    .port_info 4 /OUTPUT 4 "y";
v0x27a3950_0 .net "a", 3 0, v0x28c3e50_0;  alias, 1 drivers
v0x27a3a50_0 .net "b", 3 0, L_0x28c42a0;  alias, 1 drivers
v0x27cc100_0 .net "en", 0 0, L_0x28ca830;  alias, 1 drivers
v0x27cc1d0_0 .net "s", 0 0, L_0x28caa10;  alias, 1 drivers
v0x27a4670_0 .var "y", 3 0;
E_0x285ecf0 .event edge, v0x27cc100_0, v0x27cc1d0_0, v0x27a3950_0, v0x27a3a50_0;
S_0x27b9060 .scope module, "U2" "nand4" 16 32, 18 2 0, S_0x2839560;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /INPUT 1 "d";
    .port_info 4 /OUTPUT 1 "y";
L_0x28ca8a0 .functor AND 1, L_0x28caad0, L_0x28cabc0, C4<1>, C4<1>;
L_0x28ca930 .functor AND 1, L_0x28ca8a0, L_0x28cad40, C4<1>, C4<1>;
L_0x28ca9a0 .functor AND 1, L_0x28ca930, L_0x28cade0, C4<1>, C4<1>;
L_0x28caa10 .functor NOT 1, L_0x28ca9a0, C4<0>, C4<0>, C4<0>;
v0x27bd190_0 .net *"_ivl_0", 0 0, L_0x28ca8a0;  1 drivers
v0x27bc8f0_0 .net *"_ivl_2", 0 0, L_0x28ca930;  1 drivers
v0x27bc9d0_0 .net *"_ivl_4", 0 0, L_0x28ca9a0;  1 drivers
v0x27c0500_0 .net "a", 0 0, L_0x28caad0;  1 drivers
v0x27c05c0_0 .net "b", 0 0, L_0x28cabc0;  1 drivers
v0x27bfd40_0 .net "c", 0 0, L_0x28cad40;  1 drivers
v0x27c3840_0 .net "d", 0 0, L_0x28cade0;  1 drivers
v0x27c3900_0 .net "y", 0 0, L_0x28caa10;  alias, 1 drivers
S_0x27a7a90 .scope module, "XOR_2" "xor2" 6 94, 19 2 0, S_0x27d2890;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "y";
L_0x28cb880 .functor XOR 1, L_0x28cb8f0, L_0x28caf90, C4<0>, C4<0>;
v0x27abb10_0 .net "a", 0 0, L_0x28cb8f0;  1 drivers
v0x27abbf0_0 .net "b", 0 0, L_0x28caf90;  alias, 1 drivers
v0x27ab320_0 .net "y", 0 0, L_0x28cb880;  alias, 1 drivers
S_0x2814040 .scope module, "PROCESSOR_SECTION" "processor" 5 88, 20 4 0, S_0x27d31f0;
 .timescale -9 -9;
    .port_info 0 /INPUT 8 "DATA_IN_A";
    .port_info 1 /INPUT 8 "DATA_IN_B";
    .port_info 2 /INPUT 1 "SYSTEM_CLK";
    .port_info 3 /INPUT 1 "EIL_BAR";
    .port_info 4 /INPUT 11 "CONTROL_BITS";
    .port_info 5 /OUTPUT 4 "STATUS_BITS";
    .port_info 6 /OUTPUT 8 "DATA_OUT";
L_0x28cbb10 .functor BUFZ 8, L_0x28d6340, C4<00000000>, C4<00000000>, C4<00000000>;
v0x28c15c0_0 .net "ALU_DEST", 23 21, L_0x28cbe10;  1 drivers
v0x28c16a0_0 .net "ALU_FUNC", 19 15, L_0x28cbcd0;  1 drivers
v0x28c1790_0 .net "ALU_IN_A", 7 0, L_0x28d7580;  1 drivers
v0x28c18b0_0 .net "ALU_IN_B", 7 0, L_0x28d7910;  1 drivers
v0x28c19a0_0 .net "ALU_OUT", 7 0, L_0x28e5430;  1 drivers
v0x28c1ab0_0 .net "A_SOURCE", 0 0, L_0x28cb9e0;  1 drivers
v0x28c1b50_0 .net "B_SOURCE", 0 0, L_0x28cbba0;  1 drivers
v0x28c1bf0_0 .net "CIN", 0 0, L_0x28cbd70;  1 drivers
v0x28c1ce0_0 .net "CONTROL_BITS", 23 13, L_0x28c4510;  alias, 1 drivers
v0x28c1e30_0 .net "DATA_IN_A", 7 0, v0x28c3710_0;  alias, 1 drivers
v0x28c1ed0_0 .net "DATA_IN_B", 7 0, v0x28c3880_0;  alias, 1 drivers
v0x28c1fe0_0 .net "DATA_OUT", 7 0, L_0x28cbb10;  alias, 1 drivers
v0x28c20c0_0 .net "DATA_OUT_A", 7 0, L_0x28ce800;  1 drivers
v0x28c2180_0 .net "DATA_OUT_B", 7 0, L_0x28d1350;  1 drivers
v0x28c2240_0 .net "DATA_OUT_TA", 7 0, L_0x28d3e90;  1 drivers
v0x28c2300_0 .net "DATA_OUT_TB", 7 0, L_0x28d6b40;  1 drivers
v0x28c23c0_0 .net "EIL_BAR", 0 0, L_0x28ca6b0;  alias, 1 drivers
v0x28c2570_0 .net "IN_ZP", 7 0, L_0x28d6340;  1 drivers
L_0x7fb3a1870180 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x28c2610_0 .net "LOW", 0 0, L_0x7fb3a1870180;  1 drivers
v0x28c26b0_0 .net "STATUS_BITS", 3 0, L_0x28e8f50;  alias, 1 drivers
v0x28c2750_0 .net "SYSTEM_CLK", 0 0, v0x28c4040_0;  alias, 1 drivers
L_0x28cb9e0 .part L_0x28c4510, 0, 1;
L_0x28cbba0 .part L_0x28c4510, 1, 1;
L_0x28cbcd0 .part L_0x28c4510, 2, 5;
L_0x28cbd70 .part L_0x28c4510, 7, 1;
L_0x28cbe10 .part L_0x28c4510, 8, 3;
L_0x28d4490 .part L_0x28cbe10, 0, 1;
L_0x28d7140 .part L_0x28cbe10, 1, 1;
L_0x28e7e50 .part L_0x28cbe10, 2, 1;
L_0x28e8f50 .concat8 [ 1 1 1 1], L_0x28d79b0, L_0x28de5f0, L_0x28de450, L_0x28e8920;
S_0x2813840 .scope module, "ALU1" "alu" 20 92, 21 4 0, S_0x2814040;
 .timescale -9 -9;
    .port_info 0 /INPUT 8 "IN_A";
    .port_info 1 /INPUT 8 "IN_B";
    .port_info 2 /INPUT 1 "CIN";
    .port_info 3 /INPUT 5 "ALU_FUNC";
    .port_info 4 /OUTPUT 8 "OUT8";
    .port_info 5 /OUTPUT 1 "C4";
    .port_info 6 /OUTPUT 1 "C8";
    .port_info 7 /OUTPUT 1 "Z";
L_0x28d79b0 .functor BUFZ 1, L_0x28d7a20, C4<0>, C4<0>, C4<0>;
v0x27f1e50_0 .net "AEQB1", 0 0, L_0x28dda40;  1 drivers
v0x2895550_0 .net "AEQB2", 0 0, L_0x28e4890;  1 drivers
v0x28956a0_0 .net "ALU_FUNC", 19 15, L_0x28cbcd0;  alias, 1 drivers
v0x2895740_0 .net "C4", 0 0, L_0x28d79b0;  1 drivers
v0x2895800_0 .net "C8", 0 0, L_0x28de5f0;  1 drivers
v0x28958a0_0 .net "CARRY", 0 0, L_0x28d7a20;  1 drivers
v0x2895940_0 .net "CIN", 0 0, L_0x28cbd70;  alias, 1 drivers
v0x28959e0_0 .net "IN_A", 7 0, L_0x28d7580;  alias, 1 drivers
v0x2895a80_0 .net "IN_B", 7 0, L_0x28d7910;  alias, 1 drivers
v0x2895bf0_0 .net "NOTHING1", 0 0, L_0x28dd7d0;  1 drivers
v0x2895c90_0 .net "NOTHING2", 0 0, L_0x28dcfe0;  1 drivers
v0x2895d30_0 .net "NOTHING3", 0 0, L_0x28e4620;  1 drivers
v0x2895dd0_0 .net "NOTHING4", 0 0, L_0x28e3e50;  1 drivers
v0x2895e70_0 .net "OUT8", 7 0, L_0x28e5430;  alias, 1 drivers
v0x2895f50_0 .net "Z", 0 0, L_0x28de450;  1 drivers
L_0x28ddb00 .part L_0x28d7580, 3, 1;
L_0x28ddc50 .part L_0x28d7580, 2, 1;
L_0x28ddcf0 .part L_0x28d7580, 1, 1;
L_0x28ddd90 .part L_0x28d7580, 0, 1;
L_0x28dde30 .part L_0x28d7910, 3, 1;
L_0x28ddf60 .part L_0x28d7910, 2, 1;
L_0x28de000 .part L_0x28d7910, 1, 1;
L_0x28de0a0 .part L_0x28d7910, 0, 1;
L_0x28de140 .part L_0x28cbcd0, 3, 1;
L_0x28de1e0 .part L_0x28cbcd0, 2, 1;
L_0x28de310 .part L_0x28cbcd0, 1, 1;
L_0x28de3b0 .part L_0x28cbcd0, 0, 1;
L_0x28de4c0 .part L_0x28cbcd0, 4, 1;
L_0x28e4950 .part L_0x28d7580, 7, 1;
L_0x28e4b00 .part L_0x28d7580, 6, 1;
L_0x28e4ba0 .part L_0x28d7580, 5, 1;
L_0x28e4c40 .part L_0x28d7580, 4, 1;
L_0x28e4ce0 .part L_0x28d7910, 7, 1;
L_0x28e4f30 .part L_0x28d7910, 6, 1;
L_0x28e4fd0 .part L_0x28d7910, 5, 1;
L_0x28e4e90 .part L_0x28d7910, 4, 1;
L_0x28e5120 .part L_0x28cbcd0, 3, 1;
L_0x28e5070 .part L_0x28cbcd0, 2, 1;
L_0x28e5390 .part L_0x28cbcd0, 1, 1;
L_0x28e52d0 .part L_0x28cbcd0, 0, 1;
L_0x28e5500 .part L_0x28cbcd0, 4, 1;
LS_0x28e5430_0_0 .concat8 [ 1 1 1 1], L_0x28dc6e0, L_0x28dc2a0, L_0x28dbd70, L_0x28db3a0;
LS_0x28e5430_0_4 .concat8 [ 1 1 1 1], L_0x28e3550, L_0x28e3110, L_0x28e2be0, L_0x28e2210;
L_0x28e5430 .concat8 [ 4 4 0 0], LS_0x28e5430_0_0, LS_0x28e5430_0_4;
S_0x2813450 .scope module, "AND1" "and2" 21 73, 22 2 0, S_0x2813840;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "y";
L_0x28de450 .functor AND 1, L_0x28dda40, L_0x28e4890, C4<1>, C4<1>;
v0x27f2ae0_0 .net "a", 0 0, L_0x28dda40;  alias, 1 drivers
v0x27f2650_0 .net "b", 0 0, L_0x28e4890;  alias, 1 drivers
v0x27f2710_0 .net "y", 0 0, L_0x28de450;  alias, 1 drivers
S_0x27f2240 .scope module, "U1" "ta181_bar" 21 23, 23 8 0, S_0x2813840;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "A3_BAR";
    .port_info 1 /INPUT 1 "A2_BAR";
    .port_info 2 /INPUT 1 "A1_BAR";
    .port_info 3 /INPUT 1 "A0_BAR";
    .port_info 4 /INPUT 1 "B3_BAR";
    .port_info 5 /INPUT 1 "B2_BAR";
    .port_info 6 /INPUT 1 "B1_BAR";
    .port_info 7 /INPUT 1 "B0_BAR";
    .port_info 8 /INPUT 1 "S3";
    .port_info 9 /INPUT 1 "S2";
    .port_info 10 /INPUT 1 "S1";
    .port_info 11 /INPUT 1 "S0";
    .port_info 12 /INPUT 1 "M";
    .port_info 13 /INPUT 1 "CI";
    .port_info 14 /OUTPUT 1 "F3_BAR";
    .port_info 15 /OUTPUT 1 "F2_BAR";
    .port_info 16 /OUTPUT 1 "F1_BAR";
    .port_info 17 /OUTPUT 1 "F0_BAR";
    .port_info 18 /OUTPUT 1 "CO";
    .port_info 19 /OUTPUT 1 "AEQB";
    .port_info 20 /OUTPUT 1 "P_BAR";
    .port_info 21 /OUTPUT 1 "G_BAR";
L_0x28d7a20 .functor NOT 1, L_0x28dd3b0, C4<0>, C4<0>, C4<0>;
L_0x28d7b20 .functor NOT 1, L_0x28cbd70, C4<0>, C4<0>, C4<0>;
v0x27f3220_0 .net "A0_BAR", 0 0, L_0x28ddd90;  1 drivers
v0x26ab6b0_0 .net "A1_BAR", 0 0, L_0x28ddcf0;  1 drivers
v0x2698830_0 .net "A2_BAR", 0 0, L_0x28ddc50;  1 drivers
v0x26988d0_0 .net "A3_BAR", 0 0, L_0x28ddb00;  1 drivers
v0x2698970_0 .net "AEQB", 0 0, L_0x28dda40;  alias, 1 drivers
v0x2698a10_0 .net "B0_BAR", 0 0, L_0x28de0a0;  1 drivers
v0x2698ab0_0 .net "B1_BAR", 0 0, L_0x28de000;  1 drivers
v0x2698ba0_0 .net "B2_BAR", 0 0, L_0x28ddf60;  1 drivers
v0x2695190_0 .net "B3_BAR", 0 0, L_0x28dde30;  1 drivers
v0x26952c0_0 .net "CI", 0 0, L_0x28cbd70;  alias, 1 drivers
v0x2695360_0 .net "CI_BAR", 0 0, L_0x28d7b20;  1 drivers
v0x2695400_0 .net "CO", 0 0, L_0x28d7a20;  alias, 1 drivers
v0x26954a0_0 .net "CO_BAR", 0 0, L_0x28dd3b0;  1 drivers
v0x2695590_0 .net "F0_BAR", 0 0, L_0x28dc6e0;  1 drivers
v0x268c600_0 .net "F1_BAR", 0 0, L_0x28dc2a0;  1 drivers
v0x268c6a0_0 .net "F2_BAR", 0 0, L_0x28dbd70;  1 drivers
v0x268c740_0 .net "F3_BAR", 0 0, L_0x28db3a0;  1 drivers
v0x268c8f0_0 .net "G_BAR", 0 0, L_0x28dcfe0;  alias, 1 drivers
v0x268c9e0_0 .net "M", 0 0, L_0x28de4c0;  1 drivers
v0x267c950_0 .net "P_BAR", 0 0, L_0x28dd7d0;  alias, 1 drivers
v0x267ca40_0 .net "S0", 0 0, L_0x28de3b0;  1 drivers
v0x267cae0_0 .net "S1", 0 0, L_0x28de310;  1 drivers
v0x267cb80_0 .net "S2", 0 0, L_0x28de1e0;  1 drivers
v0x267cc20_0 .net "S3", 0 0, L_0x28de140;  1 drivers
S_0x27f3660 .scope module, "U1" "jeff_74x181" 23 31, 24 15 0, S_0x27f2240;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a0";
    .port_info 1 /INPUT 1 "a1";
    .port_info 2 /INPUT 1 "a2";
    .port_info 3 /INPUT 1 "a3";
    .port_info 4 /INPUT 1 "b0";
    .port_info 5 /INPUT 1 "b1";
    .port_info 6 /INPUT 1 "b2";
    .port_info 7 /INPUT 1 "b3";
    .port_info 8 /INPUT 1 "s0";
    .port_info 9 /INPUT 1 "s1";
    .port_info 10 /INPUT 1 "s2";
    .port_info 11 /INPUT 1 "s3";
    .port_info 12 /INPUT 1 "m";
    .port_info 13 /INPUT 1 "ci_bar";
    .port_info 14 /OUTPUT 1 "f0";
    .port_info 15 /OUTPUT 1 "f1";
    .port_info 16 /OUTPUT 1 "f2";
    .port_info 17 /OUTPUT 1 "f3";
    .port_info 18 /OUTPUT 1 "co_bar";
    .port_info 19 /OUTPUT 1 "aeqb";
    .port_info 20 /OUTPUT 1 "x";
    .port_info 21 /OUTPUT 1 "y";
v0x26d72f0_0 .net "a0", 0 0, L_0x28ddd90;  alias, 1 drivers
v0x26d73b0_0 .net "a1", 0 0, L_0x28ddcf0;  alias, 1 drivers
v0x26d7450_0 .net "a2", 0 0, L_0x28ddc50;  alias, 1 drivers
v0x26d74f0_0 .net "a3", 0 0, L_0x28ddb00;  alias, 1 drivers
v0x26d7590_0 .net "aeqb", 0 0, L_0x28dda40;  alias, 1 drivers
v0x26d7630_0 .net "b0", 0 0, L_0x28de0a0;  alias, 1 drivers
v0x26d76d0_0 .net "b1", 0 0, L_0x28de000;  alias, 1 drivers
v0x26861f0_0 .net "b2", 0 0, L_0x28ddf60;  alias, 1 drivers
v0x2686290_0 .net "b3", 0 0, L_0x28dde30;  alias, 1 drivers
v0x26863c0_0 .net "ci_bar", 0 0, L_0x28d7b20;  alias, 1 drivers
v0x2686460_0 .net "co_bar", 0 0, L_0x28dd3b0;  alias, 1 drivers
v0x2686500_0 .net "f0", 0 0, L_0x28dc6e0;  alias, 1 drivers
v0x26865a0_0 .net "f1", 0 0, L_0x28dc2a0;  alias, 1 drivers
v0x26a1ed0_0 .net "f2", 0 0, L_0x28dbd70;  alias, 1 drivers
v0x26a1f70_0 .net "f3", 0 0, L_0x28db3a0;  alias, 1 drivers
v0x26a2060_0 .net "input0_out1", 0 0, L_0x28d9e60;  1 drivers
v0x26a2100_0 .net "input0_out2", 0 0, L_0x28da300;  1 drivers
v0x26a22b0_0 .net "input1_out1", 0 0, L_0x28d9310;  1 drivers
v0x26ea7d0_0 .net "input1_out2", 0 0, L_0x28d98f0;  1 drivers
v0x26ea870_0 .net "input2_out1", 0 0, L_0x28d8840;  1 drivers
v0x26ea910_0 .net "input2_out2", 0 0, L_0x28d8c40;  1 drivers
v0x26eaa40_0 .net "input3_out1", 0 0, L_0x28d7fe0;  1 drivers
v0x26eaae0_0 .net "input3_out2", 0 0, L_0x28d8380;  1 drivers
v0x26eab80_0 .net "m", 0 0, L_0x28de4c0;  alias, 1 drivers
v0x27083f0_0 .net "m_bar", 0 0, L_0x28da3c0;  1 drivers
v0x2708490_0 .net "s0", 0 0, L_0x28de3b0;  alias, 1 drivers
v0x27085c0_0 .net "s1", 0 0, L_0x28de310;  alias, 1 drivers
v0x27086f0_0 .net "s2", 0 0, L_0x28de1e0;  alias, 1 drivers
v0x26ab2f0_0 .net "s3", 0 0, L_0x28de140;  alias, 1 drivers
v0x26ab390_0 .net "x", 0 0, L_0x28dd7d0;  alias, 1 drivers
v0x26ab430_0 .net "y", 0 0, L_0x28dcfe0;  alias, 1 drivers
S_0x27f2e30 .scope module, "AEQB" "aeqb" 24 155, 25 1 0, S_0x27f3660;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "f3";
    .port_info 1 /INPUT 1 "f2";
    .port_info 2 /INPUT 1 "f1";
    .port_info 3 /INPUT 1 "f0";
    .port_info 4 /OUTPUT 1 "aeqb";
L_0x28dd6e0 .functor AND 1, L_0x28db3a0, L_0x28dbd70, C4<1>, C4<1>;
L_0x28dd980 .functor AND 1, L_0x28dd6e0, L_0x28dc2a0, C4<1>, C4<1>;
L_0x28dda40 .functor AND 1, L_0x28dd980, L_0x28dc6e0, C4<1>, C4<1>;
v0x286e1b0_0 .net *"_ivl_0", 0 0, L_0x28dd6e0;  1 drivers
v0x286e250_0 .net *"_ivl_2", 0 0, L_0x28dd980;  1 drivers
v0x286ddc0_0 .net "aeqb", 0 0, L_0x28dda40;  alias, 1 drivers
v0x286dec0_0 .net "f0", 0 0, L_0x28dc6e0;  alias, 1 drivers
v0x286d9b0_0 .net "f1", 0 0, L_0x28dc2a0;  alias, 1 drivers
v0x286da50_0 .net "f2", 0 0, L_0x28dbd70;  alias, 1 drivers
v0x286d5c0_0 .net "f3", 0 0, L_0x28db3a0;  alias, 1 drivers
S_0x286edd0 .scope module, "GPC" "g_p_carry_section" 24 140, 26 1 0, S_0x27f3660;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "input3_out1";
    .port_info 1 /INPUT 1 "input3_out2";
    .port_info 2 /INPUT 1 "input2_out1";
    .port_info 3 /INPUT 1 "input2_out2";
    .port_info 4 /INPUT 1 "input1_out1";
    .port_info 5 /INPUT 1 "input1_out2";
    .port_info 6 /INPUT 1 "input0_out1";
    .port_info 7 /INPUT 1 "input0_out2";
    .port_info 8 /INPUT 1 "ci_bar";
    .port_info 9 /OUTPUT 1 "co_bar";
    .port_info 10 /OUTPUT 1 "x";
    .port_info 11 /OUTPUT 1 "y";
L_0x28dc7e0 .functor AND 1, L_0x28d7fe0, L_0x28d8c40, C4<1>, C4<1>;
L_0x26ea9b0 .functor OR 1, L_0x28d8380, L_0x28dc7e0, C4<0>, C4<0>;
L_0x28dc9b0 .functor AND 1, L_0x28d7fe0, L_0x28d8840, C4<1>, C4<1>;
L_0x28dca20 .functor AND 1, L_0x28dc9b0, L_0x28d98f0, C4<1>, C4<1>;
L_0x28dcae0 .functor OR 1, L_0x26ea9b0, L_0x28dca20, C4<0>, C4<0>;
L_0x28dcbf0 .functor AND 1, L_0x28d7fe0, L_0x28d8840, C4<1>, C4<1>;
L_0x28d8050 .functor AND 1, L_0x28dcbf0, L_0x28d9310, C4<1>, C4<1>;
L_0x28dcdc0 .functor AND 1, L_0x28d8050, L_0x28da300, C4<1>, C4<1>;
L_0x28dced0 .functor OR 1, L_0x28dcae0, L_0x28dcdc0, C4<0>, C4<0>;
L_0x28dcfe0 .functor NOT 1, L_0x28dced0, C4<0>, C4<0>, C4<0>;
L_0x28dd0e0 .functor NOT 1, L_0x28dcfe0, C4<0>, C4<0>, C4<0>;
L_0x28dd150 .functor AND 1, L_0x28d7fe0, L_0x28d8840, C4<1>, C4<1>;
L_0x28dd230 .functor AND 1, L_0x28dd150, L_0x28d9310, C4<1>, C4<1>;
L_0x28dd2a0 .functor AND 1, L_0x28dd230, L_0x28d9e60, C4<1>, C4<1>;
L_0x28dd1c0 .functor AND 1, L_0x28dd2a0, L_0x28d7b20, C4<1>, C4<1>;
L_0x28dd3b0 .functor OR 1, L_0x28dd0e0, L_0x28dd1c0, C4<0>, C4<0>;
L_0x28dd590 .functor AND 1, L_0x28d7fe0, L_0x28d8840, C4<1>, C4<1>;
L_0x28dd620 .functor AND 1, L_0x28dd590, L_0x28d9310, C4<1>, C4<1>;
L_0x28dd500 .functor AND 1, L_0x28dd620, L_0x28d9e60, C4<1>, C4<1>;
L_0x28dd7d0 .functor NOT 1, L_0x28dd500, C4<0>, C4<0>, C4<0>;
v0x286e5a0_0 .net *"_ivl_0", 0 0, L_0x28dc7e0;  1 drivers
v0x286e680_0 .net *"_ivl_10", 0 0, L_0x28dcbf0;  1 drivers
v0x27d1a60_0 .net *"_ivl_12", 0 0, L_0x28d8050;  1 drivers
v0x27d1b40_0 .net *"_ivl_14", 0 0, L_0x28dcdc0;  1 drivers
v0x27cfe30_0 .net *"_ivl_16", 0 0, L_0x28dced0;  1 drivers
v0x27cd050_0 .net *"_ivl_2", 0 0, L_0x26ea9b0;  1 drivers
v0x27cd130_0 .net *"_ivl_20", 0 0, L_0x28dd0e0;  1 drivers
v0x27ccc50_0 .net *"_ivl_22", 0 0, L_0x28dd150;  1 drivers
v0x27ccd30_0 .net *"_ivl_24", 0 0, L_0x28dd230;  1 drivers
v0x28718b0_0 .net *"_ivl_26", 0 0, L_0x28dd2a0;  1 drivers
v0x283d040_0 .net *"_ivl_28", 0 0, L_0x28dd1c0;  1 drivers
v0x283d120_0 .net *"_ivl_32", 0 0, L_0x28dd590;  1 drivers
v0x2876b10_0 .net *"_ivl_34", 0 0, L_0x28dd620;  1 drivers
v0x2876bd0_0 .net *"_ivl_36", 0 0, L_0x28dd500;  1 drivers
v0x26cd5b0_0 .net *"_ivl_4", 0 0, L_0x28dc9b0;  1 drivers
v0x26cd670_0 .net *"_ivl_6", 0 0, L_0x28dca20;  1 drivers
v0x27b0af0_0 .net *"_ivl_8", 0 0, L_0x28dcae0;  1 drivers
v0x27ad680_0 .net "ci_bar", 0 0, L_0x28d7b20;  alias, 1 drivers
v0x27ad740_0 .net "co_bar", 0 0, L_0x28dd3b0;  alias, 1 drivers
v0x27a9df0_0 .net "input0_out1", 0 0, L_0x28d9e60;  alias, 1 drivers
v0x27a9eb0_0 .net "input0_out2", 0 0, L_0x28da300;  alias, 1 drivers
v0x27d38f0_0 .net "input1_out1", 0 0, L_0x28d9310;  alias, 1 drivers
v0x27d39b0_0 .net "input1_out2", 0 0, L_0x28d98f0;  alias, 1 drivers
v0x28711f0_0 .net "input2_out1", 0 0, L_0x28d8840;  alias, 1 drivers
v0x28712b0_0 .net "input2_out2", 0 0, L_0x28d8c40;  alias, 1 drivers
v0x27d0de0_0 .net "input3_out1", 0 0, L_0x28d7fe0;  alias, 1 drivers
v0x27d0ea0_0 .net "input3_out2", 0 0, L_0x28d8380;  alias, 1 drivers
v0x27d0200_0 .net "x", 0 0, L_0x28dd7d0;  alias, 1 drivers
v0x27d02c0_0 .net "y", 0 0, L_0x28dcfe0;  alias, 1 drivers
S_0x27cc840 .scope module, "INPUT0" "input_section" 24 80, 27 1 0, S_0x27f3660;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "s3";
    .port_info 3 /INPUT 1 "s2";
    .port_info 4 /INPUT 1 "s1";
    .port_info 5 /INPUT 1 "s0";
    .port_info 6 /OUTPUT 1 "out1";
    .port_info 7 /OUTPUT 1 "out2";
L_0x28d99b0 .functor AND 1, L_0x28de0a0, L_0x28de140, C4<1>, C4<1>;
L_0x28d9a20 .functor AND 1, L_0x28d99b0, L_0x28ddd90, C4<1>, C4<1>;
L_0x28d9ae0 .functor AND 1, L_0x28ddd90, L_0x28de1e0, C4<1>, C4<1>;
L_0x28d9be0 .functor NOT 1, L_0x28de0a0, C4<0>, C4<0>, C4<0>;
L_0x28d9ce0 .functor AND 1, L_0x28d9ae0, L_0x28d9be0, C4<1>, C4<1>;
L_0x28d9d50 .functor OR 1, L_0x28d9a20, L_0x28d9ce0, C4<0>, C4<0>;
L_0x28d9e60 .functor NOT 1, L_0x28d9d50, C4<0>, C4<0>, C4<0>;
L_0x28d9f20 .functor NOT 1, L_0x28de0a0, C4<0>, C4<0>, C4<0>;
L_0x28d9fe0 .functor AND 1, L_0x28d9f20, L_0x28de310, C4<1>, C4<1>;
L_0x28da0a0 .functor AND 1, L_0x28de3b0, L_0x28de0a0, C4<1>, C4<1>;
L_0x28da110 .functor OR 1, L_0x28d9fe0, L_0x28da0a0, C4<0>, C4<0>;
L_0x28da1d0 .functor OR 1, L_0x28da110, L_0x28ddd90, C4<0>, C4<0>;
L_0x28da300 .functor NOT 1, L_0x28da1d0, C4<0>, C4<0>, C4<0>;
v0x27ca230_0 .net *"_ivl_0", 0 0, L_0x28d99b0;  1 drivers
v0x27c9680_0 .net *"_ivl_10", 0 0, L_0x28d9d50;  1 drivers
v0x27c9760_0 .net *"_ivl_14", 0 0, L_0x28d9f20;  1 drivers
v0x27f3e70_0 .net *"_ivl_16", 0 0, L_0x28d9fe0;  1 drivers
v0x27f3f50_0 .net *"_ivl_18", 0 0, L_0x28da0a0;  1 drivers
v0x2874900_0 .net *"_ivl_2", 0 0, L_0x28d9a20;  1 drivers
v0x28749c0_0 .net *"_ivl_20", 0 0, L_0x28da110;  1 drivers
v0x2873860_0 .net *"_ivl_22", 0 0, L_0x28da1d0;  1 drivers
v0x2873940_0 .net *"_ivl_4", 0 0, L_0x28d9ae0;  1 drivers
v0x2872850_0 .net *"_ivl_6", 0 0, L_0x28d9be0;  1 drivers
v0x2872930_0 .net *"_ivl_8", 0 0, L_0x28d9ce0;  1 drivers
v0x27c8170_0 .net "a", 0 0, L_0x28ddd90;  alias, 1 drivers
v0x27c8230_0 .net "b", 0 0, L_0x28de0a0;  alias, 1 drivers
v0x27c2150_0 .net "out1", 0 0, L_0x28d9e60;  alias, 1 drivers
v0x27c21f0_0 .net "out2", 0 0, L_0x28da300;  alias, 1 drivers
v0x27c2290_0 .net "s0", 0 0, L_0x28de3b0;  alias, 1 drivers
v0x27bed30_0 .net "s1", 0 0, L_0x28de310;  alias, 1 drivers
v0x27d1ef0_0 .net "s2", 0 0, L_0x28de1e0;  alias, 1 drivers
v0x27d1f90_0 .net "s3", 0 0, L_0x28de140;  alias, 1 drivers
S_0x283db60 .scope module, "INPUT1" "input_section" 24 69, 27 1 0, S_0x27f3660;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "s3";
    .port_info 3 /INPUT 1 "s2";
    .port_info 4 /INPUT 1 "s1";
    .port_info 5 /INPUT 1 "s0";
    .port_info 6 /OUTPUT 1 "out1";
    .port_info 7 /OUTPUT 1 "out2";
L_0x28d8d00 .functor AND 1, L_0x28de000, L_0x28de140, C4<1>, C4<1>;
L_0x2708820 .functor AND 1, L_0x28d8d00, L_0x28ddcf0, C4<1>, C4<1>;
L_0x28d8ef0 .functor AND 1, L_0x28ddcf0, L_0x28de1e0, C4<1>, C4<1>;
L_0x2708790 .functor NOT 1, L_0x28de000, C4<0>, C4<0>, C4<0>;
L_0x28d9190 .functor AND 1, L_0x28d8ef0, L_0x2708790, C4<1>, C4<1>;
L_0x28d9200 .functor OR 1, L_0x2708820, L_0x28d9190, C4<0>, C4<0>;
L_0x28d9310 .functor NOT 1, L_0x28d9200, C4<0>, C4<0>, C4<0>;
L_0x28d93d0 .functor NOT 1, L_0x28de000, C4<0>, C4<0>, C4<0>;
L_0x28d9490 .functor AND 1, L_0x28d93d0, L_0x28de310, C4<1>, C4<1>;
L_0x2708660 .functor AND 1, L_0x28de3b0, L_0x28de000, C4<1>, C4<1>;
L_0x2708530 .functor OR 1, L_0x28d9490, L_0x2708660, C4<0>, C4<0>;
L_0x28d97c0 .functor OR 1, L_0x2708530, L_0x28ddcf0, C4<0>, C4<0>;
L_0x28d98f0 .functor NOT 1, L_0x28d97c0, C4<0>, C4<0>, C4<0>;
v0x27d12a0_0 .net *"_ivl_0", 0 0, L_0x28d8d00;  1 drivers
v0x27cd420_0 .net *"_ivl_10", 0 0, L_0x28d9200;  1 drivers
v0x27cd500_0 .net *"_ivl_14", 0 0, L_0x28d93d0;  1 drivers
v0x27f5690_0 .net *"_ivl_16", 0 0, L_0x28d9490;  1 drivers
v0x27f5770_0 .net *"_ivl_18", 0 0, L_0x2708660;  1 drivers
v0x2870dc0_0 .net *"_ivl_2", 0 0, L_0x2708820;  1 drivers
v0x2870ea0_0 .net *"_ivl_20", 0 0, L_0x2708530;  1 drivers
v0x2870f80_0 .net *"_ivl_22", 0 0, L_0x28d97c0;  1 drivers
v0x27b54d0_0 .net *"_ivl_4", 0 0, L_0x28d8ef0;  1 drivers
v0x27b55b0_0 .net *"_ivl_6", 0 0, L_0x2708790;  1 drivers
v0x27b5690_0 .net *"_ivl_8", 0 0, L_0x28d9190;  1 drivers
v0x26e58c0_0 .net "a", 0 0, L_0x28ddcf0;  alias, 1 drivers
v0x26e5980_0 .net "b", 0 0, L_0x28de000;  alias, 1 drivers
v0x26e5a40_0 .net "out1", 0 0, L_0x28d9310;  alias, 1 drivers
v0x26e5ae0_0 .net "out2", 0 0, L_0x28d98f0;  alias, 1 drivers
v0x2804270_0 .net "s0", 0 0, L_0x28de3b0;  alias, 1 drivers
v0x2804340_0 .net "s1", 0 0, L_0x28de310;  alias, 1 drivers
v0x27f3a30_0 .net "s2", 0 0, L_0x28de1e0;  alias, 1 drivers
v0x27f3b00_0 .net "s3", 0 0, L_0x28de140;  alias, 1 drivers
S_0x286f1a0 .scope module, "INPUT2" "input_section" 24 58, 27 1 0, S_0x27f3660;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "s3";
    .port_info 3 /INPUT 1 "s2";
    .port_info 4 /INPUT 1 "s1";
    .port_info 5 /INPUT 1 "s0";
    .port_info 6 /OUTPUT 1 "out1";
    .port_info 7 /OUTPUT 1 "out2";
L_0x28d8480 .functor AND 1, L_0x28ddf60, L_0x28de140, C4<1>, C4<1>;
L_0x28d84f0 .functor AND 1, L_0x28d8480, L_0x28ddc50, C4<1>, C4<1>;
L_0x28d8560 .functor AND 1, L_0x28ddc50, L_0x28de1e0, C4<1>, C4<1>;
L_0x28d8660 .functor NOT 1, L_0x28ddf60, C4<0>, C4<0>, C4<0>;
L_0x28d8760 .functor AND 1, L_0x28d8560, L_0x28d8660, C4<1>, C4<1>;
L_0x28d87d0 .functor OR 1, L_0x28d84f0, L_0x28d8760, C4<0>, C4<0>;
L_0x28d8840 .functor NOT 1, L_0x28d87d0, C4<0>, C4<0>, C4<0>;
L_0x28d88b0 .functor NOT 1, L_0x28ddf60, C4<0>, C4<0>, C4<0>;
L_0x28d8920 .functor AND 1, L_0x28d88b0, L_0x28de310, C4<1>, C4<1>;
L_0x28d89e0 .functor AND 1, L_0x28de3b0, L_0x28ddf60, C4<1>, C4<1>;
L_0x28d8a50 .functor OR 1, L_0x28d8920, L_0x28d89e0, C4<0>, C4<0>;
L_0x28d8b10 .functor OR 1, L_0x28d8a50, L_0x28ddc50, C4<0>, C4<0>;
L_0x28d8c40 .functor NOT 1, L_0x28d8b10, C4<0>, C4<0>, C4<0>;
v0x286f3d0_0 .net *"_ivl_0", 0 0, L_0x28d8480;  1 drivers
v0x27c84a0_0 .net *"_ivl_10", 0 0, L_0x28d87d0;  1 drivers
v0x27c8560_0 .net *"_ivl_14", 0 0, L_0x28d88b0;  1 drivers
v0x27c8620_0 .net *"_ivl_16", 0 0, L_0x28d8920;  1 drivers
v0x27c6840_0 .net *"_ivl_18", 0 0, L_0x28d89e0;  1 drivers
v0x27c6970_0 .net *"_ivl_2", 0 0, L_0x28d84f0;  1 drivers
v0x27c6a50_0 .net *"_ivl_20", 0 0, L_0x28d8a50;  1 drivers
v0x285e7f0_0 .net *"_ivl_22", 0 0, L_0x28d8b10;  1 drivers
v0x285e8d0_0 .net *"_ivl_4", 0 0, L_0x28d8560;  1 drivers
v0x285e9b0_0 .net *"_ivl_6", 0 0, L_0x28d8660;  1 drivers
v0x285ea90_0 .net *"_ivl_8", 0 0, L_0x28d8760;  1 drivers
v0x2805e90_0 .net "a", 0 0, L_0x28ddc50;  alias, 1 drivers
v0x2805f50_0 .net "b", 0 0, L_0x28ddf60;  alias, 1 drivers
v0x2806010_0 .net "out1", 0 0, L_0x28d8840;  alias, 1 drivers
v0x28060b0_0 .net "out2", 0 0, L_0x28d8c40;  alias, 1 drivers
v0x2806150_0 .net "s0", 0 0, L_0x28de3b0;  alias, 1 drivers
v0x285f8b0_0 .net "s1", 0 0, L_0x28de310;  alias, 1 drivers
v0x285fa60_0 .net "s2", 0 0, L_0x28de1e0;  alias, 1 drivers
v0x285fb50_0 .net "s3", 0 0, L_0x28de140;  alias, 1 drivers
S_0x266f530 .scope module, "INPUT3" "input_section" 24 47, 27 1 0, S_0x27f3660;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "s3";
    .port_info 3 /INPUT 1 "s2";
    .port_info 4 /INPUT 1 "s1";
    .port_info 5 /INPUT 1 "s0";
    .port_info 6 /OUTPUT 1 "out1";
    .port_info 7 /OUTPUT 1 "out2";
L_0x28d7c20 .functor AND 1, L_0x28dde30, L_0x28de140, C4<1>, C4<1>;
L_0x28d7c90 .functor AND 1, L_0x28d7c20, L_0x28ddb00, C4<1>, C4<1>;
L_0x28d7d00 .functor AND 1, L_0x28ddb00, L_0x28de1e0, C4<1>, C4<1>;
L_0x28d7e00 .functor NOT 1, L_0x28dde30, C4<0>, C4<0>, C4<0>;
L_0x28d7f00 .functor AND 1, L_0x28d7d00, L_0x28d7e00, C4<1>, C4<1>;
L_0x28d7f70 .functor OR 1, L_0x28d7c90, L_0x28d7f00, C4<0>, C4<0>;
L_0x28d7fe0 .functor NOT 1, L_0x28d7f70, C4<0>, C4<0>, C4<0>;
L_0x28d80e0 .functor NOT 1, L_0x28dde30, C4<0>, C4<0>, C4<0>;
L_0x28d8150 .functor AND 1, L_0x28d80e0, L_0x28de310, C4<1>, C4<1>;
L_0x28d81c0 .functor AND 1, L_0x28de3b0, L_0x28dde30, C4<1>, C4<1>;
L_0x28d8230 .functor OR 1, L_0x28d8150, L_0x28d81c0, C4<0>, C4<0>;
L_0x28d82a0 .functor OR 1, L_0x28d8230, L_0x28ddb00, C4<0>, C4<0>;
L_0x28d8380 .functor NOT 1, L_0x28d82a0, C4<0>, C4<0>, C4<0>;
v0x266f7e0_0 .net *"_ivl_0", 0 0, L_0x28d7c20;  1 drivers
v0x266f8c0_0 .net *"_ivl_10", 0 0, L_0x28d7f70;  1 drivers
v0x26eecc0_0 .net *"_ivl_14", 0 0, L_0x28d80e0;  1 drivers
v0x26eed80_0 .net *"_ivl_16", 0 0, L_0x28d8150;  1 drivers
v0x26eee60_0 .net *"_ivl_18", 0 0, L_0x28d81c0;  1 drivers
v0x26eef40_0 .net *"_ivl_2", 0 0, L_0x28d7c90;  1 drivers
v0x26ef020_0 .net *"_ivl_20", 0 0, L_0x28d8230;  1 drivers
v0x2677fe0_0 .net *"_ivl_22", 0 0, L_0x28d82a0;  1 drivers
v0x26780c0_0 .net *"_ivl_4", 0 0, L_0x28d7d00;  1 drivers
v0x26781a0_0 .net *"_ivl_6", 0 0, L_0x28d7e00;  1 drivers
v0x2678280_0 .net *"_ivl_8", 0 0, L_0x28d7f00;  1 drivers
v0x2678360_0 .net "a", 0 0, L_0x28ddb00;  alias, 1 drivers
v0x26bafe0_0 .net "b", 0 0, L_0x28dde30;  alias, 1 drivers
v0x26bb0a0_0 .net "out1", 0 0, L_0x28d7fe0;  alias, 1 drivers
v0x26bb140_0 .net "out2", 0 0, L_0x28d8380;  alias, 1 drivers
v0x26bb1e0_0 .net "s0", 0 0, L_0x28de3b0;  alias, 1 drivers
v0x26bb280_0 .net "s1", 0 0, L_0x28de310;  alias, 1 drivers
v0x26dfc50_0 .net "s2", 0 0, L_0x28de1e0;  alias, 1 drivers
v0x26dfcf0_0 .net "s3", 0 0, L_0x28de140;  alias, 1 drivers
S_0x26dfe50 .scope module, "M_BAR" "invert_m" 24 91, 28 1 0, S_0x27f3660;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /OUTPUT 1 "y";
L_0x28da3c0 .functor NOT 1, L_0x28de4c0, C4<0>, C4<0>, C4<0>;
v0x26e0040_0 .net "a", 0 0, L_0x28de4c0;  alias, 1 drivers
v0x26d40f0_0 .net "y", 0 0, L_0x28da3c0;  alias, 1 drivers
S_0x26d4230 .scope module, "OUT_F0" "out_section_f0" 24 132, 29 1 0, S_0x27f3660;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "m_bar";
    .port_info 1 /INPUT 1 "ci_bar";
    .port_info 2 /INPUT 1 "input0_out1";
    .port_info 3 /INPUT 1 "input0_out2";
    .port_info 4 /OUTPUT 1 "f0";
L_0x28dc3f0 .functor XOR 1, L_0x28d9e60, L_0x28da300, C4<0>, C4<0>;
L_0x28dc460 .functor AND 1, L_0x28d7b20, L_0x28da3c0, C4<1>, C4<1>;
L_0x28dac60 .functor NOT 1, L_0x28dc460, C4<0>, C4<0>, C4<0>;
L_0x28dc6e0 .functor XOR 1, L_0x28dc3f0, L_0x28dac60, C4<0>, C4<0>;
v0x26d43c0_0 .net *"_ivl_0", 0 0, L_0x28dc3f0;  1 drivers
v0x26d44a0_0 .net *"_ivl_2", 0 0, L_0x28dc460;  1 drivers
v0x26d6610_0 .net *"_ivl_4", 0 0, L_0x28dac60;  1 drivers
v0x26d66d0_0 .net "ci_bar", 0 0, L_0x28d7b20;  alias, 1 drivers
v0x26d6770_0 .net "f0", 0 0, L_0x28dc6e0;  alias, 1 drivers
v0x26d6860_0 .net "input0_out1", 0 0, L_0x28d9e60;  alias, 1 drivers
v0x26d6950_0 .net "input0_out2", 0 0, L_0x28da300;  alias, 1 drivers
v0x269c090_0 .net "m_bar", 0 0, L_0x28da3c0;  alias, 1 drivers
S_0x269c170 .scope module, "OUT_F1" "out_section_f1" 24 122, 30 1 0, S_0x27f3660;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "m_bar";
    .port_info 1 /INPUT 1 "ci_bar";
    .port_info 2 /INPUT 1 "input1_out1";
    .port_info 3 /INPUT 1 "input1_out2";
    .port_info 4 /INPUT 1 "input0_out1";
    .port_info 5 /INPUT 1 "input0_out2";
    .port_info 6 /OUTPUT 1 "f1";
L_0x28dbec0 .functor XOR 1, L_0x28d9310, L_0x28d98f0, C4<0>, C4<0>;
L_0x28dbf30 .functor AND 1, L_0x28d7b20, L_0x28d9e60, C4<1>, C4<1>;
L_0x28dbfa0 .functor AND 1, L_0x28dbf30, L_0x28da3c0, C4<1>, C4<1>;
L_0x28dc060 .functor AND 1, L_0x28da300, L_0x28da3c0, C4<1>, C4<1>;
L_0x28dc0d0 .functor OR 1, L_0x28dbfa0, L_0x28dc060, C4<0>, C4<0>;
L_0x28dc1e0 .functor NOT 1, L_0x28dc0d0, C4<0>, C4<0>, C4<0>;
L_0x28dc2a0 .functor XOR 1, L_0x28dbec0, L_0x28dc1e0, C4<0>, C4<0>;
v0x269c440_0 .net *"_ivl_0", 0 0, L_0x28dbec0;  1 drivers
v0x268f580_0 .net *"_ivl_10", 0 0, L_0x28dc1e0;  1 drivers
v0x268f660_0 .net *"_ivl_2", 0 0, L_0x28dbf30;  1 drivers
v0x268f720_0 .net *"_ivl_4", 0 0, L_0x28dbfa0;  1 drivers
v0x268f800_0 .net *"_ivl_6", 0 0, L_0x28dc060;  1 drivers
v0x268f8e0_0 .net *"_ivl_8", 0 0, L_0x28dc0d0;  1 drivers
v0x267fdf0_0 .net "ci_bar", 0 0, L_0x28d7b20;  alias, 1 drivers
v0x267fee0_0 .net "f1", 0 0, L_0x28dc2a0;  alias, 1 drivers
v0x267ff80_0 .net "input0_out1", 0 0, L_0x28d9e60;  alias, 1 drivers
v0x2680020_0 .net "input0_out2", 0 0, L_0x28da300;  alias, 1 drivers
v0x26800c0_0 .net "input1_out1", 0 0, L_0x28d9310;  alias, 1 drivers
v0x2680160_0 .net "input1_out2", 0 0, L_0x28d98f0;  alias, 1 drivers
v0x26c9e60_0 .net "m_bar", 0 0, L_0x28da3c0;  alias, 1 drivers
S_0x26ca010 .scope module, "OUT_F2" "out_section_f2" 24 110, 31 1 0, S_0x27f3660;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "m_bar";
    .port_info 1 /INPUT 1 "ci_bar";
    .port_info 2 /INPUT 1 "input2_out1";
    .port_info 3 /INPUT 1 "input2_out2";
    .port_info 4 /INPUT 1 "input1_out1";
    .port_info 5 /INPUT 1 "input1_out2";
    .port_info 6 /INPUT 1 "input0_out1";
    .port_info 7 /INPUT 1 "input0_out2";
    .port_info 8 /OUTPUT 1 "f2";
L_0x28db580 .functor XOR 1, L_0x28d8840, L_0x28d8c40, C4<0>, C4<0>;
L_0x28db5f0 .functor AND 1, L_0x28d7b20, L_0x28d9e60, C4<1>, C4<1>;
L_0x28db660 .functor AND 1, L_0x28db5f0, L_0x28d9310, C4<1>, C4<1>;
L_0x28db720 .functor AND 1, L_0x28db660, L_0x28da3c0, C4<1>, C4<1>;
L_0x28db7e0 .functor AND 1, L_0x28d9310, L_0x28da300, C4<1>, C4<1>;
L_0x28db850 .functor AND 1, L_0x28db7e0, L_0x28da3c0, C4<1>, C4<1>;
L_0x28db910 .functor OR 1, L_0x28db720, L_0x28db850, C4<0>, C4<0>;
L_0x28dba20 .functor AND 1, L_0x28d98f0, L_0x28da3c0, C4<1>, C4<1>;
L_0x28dbba0 .functor OR 1, L_0x28db910, L_0x28dba20, C4<0>, C4<0>;
L_0x28dbcb0 .functor NOT 1, L_0x28dbba0, C4<0>, C4<0>, C4<0>;
L_0x28dbd70 .functor XOR 1, L_0x28db580, L_0x28dbcb0, C4<0>, C4<0>;
v0x26b1740_0 .net *"_ivl_0", 0 0, L_0x28db580;  1 drivers
v0x26b1840_0 .net *"_ivl_10", 0 0, L_0x28db850;  1 drivers
v0x26b1920_0 .net *"_ivl_12", 0 0, L_0x28db910;  1 drivers
v0x26b19e0_0 .net *"_ivl_14", 0 0, L_0x28dba20;  1 drivers
v0x26b1ac0_0 .net *"_ivl_16", 0 0, L_0x28dbba0;  1 drivers
v0x2689420_0 .net *"_ivl_18", 0 0, L_0x28dbcb0;  1 drivers
v0x2689500_0 .net *"_ivl_2", 0 0, L_0x28db5f0;  1 drivers
v0x26895e0_0 .net *"_ivl_4", 0 0, L_0x28db660;  1 drivers
v0x26896c0_0 .net *"_ivl_6", 0 0, L_0x28db720;  1 drivers
v0x26897a0_0 .net *"_ivl_8", 0 0, L_0x28db7e0;  1 drivers
v0x2697260_0 .net "ci_bar", 0 0, L_0x28d7b20;  alias, 1 drivers
v0x2697300_0 .net "f2", 0 0, L_0x28dbd70;  alias, 1 drivers
v0x26973a0_0 .net "input0_out1", 0 0, L_0x28d9e60;  alias, 1 drivers
v0x26974d0_0 .net "input0_out2", 0 0, L_0x28da300;  alias, 1 drivers
v0x2697600_0 .net "input1_out1", 0 0, L_0x28d9310;  alias, 1 drivers
v0x26e9900_0 .net "input1_out2", 0 0, L_0x28d98f0;  alias, 1 drivers
v0x26e99a0_0 .net "input2_out1", 0 0, L_0x28d8840;  alias, 1 drivers
v0x26e9b50_0 .net "input2_out2", 0 0, L_0x28d8c40;  alias, 1 drivers
v0x26e9bf0_0 .net "m_bar", 0 0, L_0x28da3c0;  alias, 1 drivers
S_0x26e4a50 .scope module, "OUT_F3" "out_section_f3" 24 96, 32 1 0, S_0x27f3660;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "m_bar";
    .port_info 1 /INPUT 1 "ci_bar";
    .port_info 2 /INPUT 1 "input3_out1";
    .port_info 3 /INPUT 1 "input3_out2";
    .port_info 4 /INPUT 1 "input2_out1";
    .port_info 5 /INPUT 1 "input2_out2";
    .port_info 6 /INPUT 1 "input1_out1";
    .port_info 7 /INPUT 1 "input1_out2";
    .port_info 8 /INPUT 1 "input0_out1";
    .port_info 9 /INPUT 1 "input0_out2";
    .port_info 10 /OUTPUT 1 "f3";
L_0x28da470 .functor XOR 1, L_0x28d7fe0, L_0x28d8380, C4<0>, C4<0>;
L_0x28da500 .functor AND 1, L_0x28d7b20, L_0x28d9e60, C4<1>, C4<1>;
L_0x26de8e0 .functor AND 1, L_0x28da500, L_0x28d9310, C4<1>, C4<1>;
L_0x28da7b0 .functor AND 1, L_0x26de8e0, L_0x28d8840, C4<1>, C4<1>;
L_0x28da870 .functor AND 1, L_0x28da7b0, L_0x28da3c0, C4<1>, C4<1>;
L_0x28da930 .functor AND 1, L_0x28d9310, L_0x28d8840, C4<1>, C4<1>;
L_0x26d6a40 .functor AND 1, L_0x28da930, L_0x28da300, C4<1>, C4<1>;
L_0x2697570 .functor AND 1, L_0x26d6a40, L_0x28da3c0, C4<1>, C4<1>;
L_0x28dad70 .functor OR 1, L_0x28da870, L_0x2697570, C4<0>, C4<0>;
L_0x28dae80 .functor AND 1, L_0x28d8840, L_0x28d98f0, C4<1>, C4<1>;
L_0x2686330 .functor AND 1, L_0x28dae80, L_0x28da3c0, C4<1>, C4<1>;
L_0x28db050 .functor OR 1, L_0x28dad70, L_0x2686330, C4<0>, C4<0>;
L_0x28db1d0 .functor AND 1, L_0x28d8c40, L_0x28da3c0, C4<1>, C4<1>;
L_0x28db240 .functor OR 1, L_0x28db050, L_0x28db1d0, C4<0>, C4<0>;
L_0x28db160 .functor NOT 1, L_0x28db240, C4<0>, C4<0>, C4<0>;
L_0x28db3a0 .functor XOR 1, L_0x28da470, L_0x28db160, C4<0>, C4<0>;
v0x26e4cf0_0 .net *"_ivl_0", 0 0, L_0x28da470;  1 drivers
v0x26e4df0_0 .net *"_ivl_10", 0 0, L_0x28da930;  1 drivers
v0x2692180_0 .net *"_ivl_12", 0 0, L_0x26d6a40;  1 drivers
v0x2692240_0 .net *"_ivl_14", 0 0, L_0x2697570;  1 drivers
v0x2692320_0 .net *"_ivl_16", 0 0, L_0x28dad70;  1 drivers
v0x2692450_0 .net *"_ivl_18", 0 0, L_0x28dae80;  1 drivers
v0x2692530_0 .net *"_ivl_2", 0 0, L_0x28da500;  1 drivers
v0x26ad460_0 .net *"_ivl_20", 0 0, L_0x2686330;  1 drivers
v0x26ad540_0 .net *"_ivl_22", 0 0, L_0x28db050;  1 drivers
v0x26ad620_0 .net *"_ivl_24", 0 0, L_0x28db1d0;  1 drivers
v0x26ad700_0 .net *"_ivl_26", 0 0, L_0x28db240;  1 drivers
v0x26ad7e0_0 .net *"_ivl_28", 0 0, L_0x28db160;  1 drivers
v0x26de5a0_0 .net *"_ivl_4", 0 0, L_0x26de8e0;  1 drivers
v0x26de680_0 .net *"_ivl_6", 0 0, L_0x28da7b0;  1 drivers
v0x26de760_0 .net *"_ivl_8", 0 0, L_0x28da870;  1 drivers
v0x26de840_0 .net "ci_bar", 0 0, L_0x28d7b20;  alias, 1 drivers
v0x26de970_0 .net "f3", 0 0, L_0x28db3a0;  alias, 1 drivers
v0x26dc8f0_0 .net "input0_out1", 0 0, L_0x28d9e60;  alias, 1 drivers
v0x26dc990_0 .net "input0_out2", 0 0, L_0x28da300;  alias, 1 drivers
v0x26dca30_0 .net "input1_out1", 0 0, L_0x28d9310;  alias, 1 drivers
v0x26dcad0_0 .net "input1_out2", 0 0, L_0x28d98f0;  alias, 1 drivers
v0x26dcc00_0 .net "input2_out1", 0 0, L_0x28d8840;  alias, 1 drivers
v0x26da240_0 .net "input2_out2", 0 0, L_0x28d8c40;  alias, 1 drivers
v0x26da2e0_0 .net "input3_out1", 0 0, L_0x28d7fe0;  alias, 1 drivers
v0x26da380_0 .net "input3_out2", 0 0, L_0x28d8380;  alias, 1 drivers
v0x26da420_0 .net "m_bar", 0 0, L_0x28da3c0;  alias, 1 drivers
S_0x26c48f0 .scope module, "U2" "ta181_bar" 21 48, 23 8 0, S_0x2813840;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "A3_BAR";
    .port_info 1 /INPUT 1 "A2_BAR";
    .port_info 2 /INPUT 1 "A1_BAR";
    .port_info 3 /INPUT 1 "A0_BAR";
    .port_info 4 /INPUT 1 "B3_BAR";
    .port_info 5 /INPUT 1 "B2_BAR";
    .port_info 6 /INPUT 1 "B1_BAR";
    .port_info 7 /INPUT 1 "B0_BAR";
    .port_info 8 /INPUT 1 "S3";
    .port_info 9 /INPUT 1 "S2";
    .port_info 10 /INPUT 1 "S1";
    .port_info 11 /INPUT 1 "S0";
    .port_info 12 /INPUT 1 "M";
    .port_info 13 /INPUT 1 "CI";
    .port_info 14 /OUTPUT 1 "F3_BAR";
    .port_info 15 /OUTPUT 1 "F2_BAR";
    .port_info 16 /OUTPUT 1 "F1_BAR";
    .port_info 17 /OUTPUT 1 "F0_BAR";
    .port_info 18 /OUTPUT 1 "CO";
    .port_info 19 /OUTPUT 1 "AEQB";
    .port_info 20 /OUTPUT 1 "P_BAR";
    .port_info 21 /OUTPUT 1 "G_BAR";
L_0x28de5f0 .functor NOT 1, L_0x28e4220, C4<0>, C4<0>, C4<0>;
L_0x28de680 .functor NOT 1, L_0x28d7a20, C4<0>, C4<0>, C4<0>;
v0x26c4cf0_0 .net "A0_BAR", 0 0, L_0x28e4c40;  1 drivers
v0x2894010_0 .net "A1_BAR", 0 0, L_0x28e4ba0;  1 drivers
v0x28940d0_0 .net "A2_BAR", 0 0, L_0x28e4b00;  1 drivers
v0x2894170_0 .net "A3_BAR", 0 0, L_0x28e4950;  1 drivers
v0x2894210_0 .net "AEQB", 0 0, L_0x28e4890;  alias, 1 drivers
v0x28942b0_0 .net "B0_BAR", 0 0, L_0x28e4e90;  1 drivers
v0x2894350_0 .net "B1_BAR", 0 0, L_0x28e4fd0;  1 drivers
v0x2894440_0 .net "B2_BAR", 0 0, L_0x28e4f30;  1 drivers
v0x2894530_0 .net "B3_BAR", 0 0, L_0x28e4ce0;  1 drivers
v0x2894660_0 .net "CI", 0 0, L_0x28d7a20;  alias, 1 drivers
v0x2894700_0 .net "CI_BAR", 0 0, L_0x28de680;  1 drivers
v0x28947a0_0 .net "CO", 0 0, L_0x28de5f0;  alias, 1 drivers
v0x2894840_0 .net "CO_BAR", 0 0, L_0x28e4220;  1 drivers
v0x2894930_0 .net "F0_BAR", 0 0, L_0x28e3550;  1 drivers
v0x28949d0_0 .net "F1_BAR", 0 0, L_0x28e3110;  1 drivers
v0x2894a70_0 .net "F2_BAR", 0 0, L_0x28e2be0;  1 drivers
v0x2894b10_0 .net "F3_BAR", 0 0, L_0x28e2210;  1 drivers
v0x2894cc0_0 .net "G_BAR", 0 0, L_0x28e3e50;  alias, 1 drivers
v0x2894d60_0 .net "M", 0 0, L_0x28e5500;  1 drivers
v0x2894e50_0 .net "P_BAR", 0 0, L_0x28e4620;  alias, 1 drivers
v0x2894f40_0 .net "S0", 0 0, L_0x28e52d0;  1 drivers
v0x2894fe0_0 .net "S1", 0 0, L_0x28e5390;  1 drivers
v0x2895080_0 .net "S2", 0 0, L_0x28e5070;  1 drivers
v0x2895120_0 .net "S3", 0 0, L_0x28e5120;  1 drivers
S_0x26ae310 .scope module, "U1" "jeff_74x181" 23 31, 24 15 0, S_0x26c48f0;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a0";
    .port_info 1 /INPUT 1 "a1";
    .port_info 2 /INPUT 1 "a2";
    .port_info 3 /INPUT 1 "a3";
    .port_info 4 /INPUT 1 "b0";
    .port_info 5 /INPUT 1 "b1";
    .port_info 6 /INPUT 1 "b2";
    .port_info 7 /INPUT 1 "b3";
    .port_info 8 /INPUT 1 "s0";
    .port_info 9 /INPUT 1 "s1";
    .port_info 10 /INPUT 1 "s2";
    .port_info 11 /INPUT 1 "s3";
    .port_info 12 /INPUT 1 "m";
    .port_info 13 /INPUT 1 "ci_bar";
    .port_info 14 /OUTPUT 1 "f0";
    .port_info 15 /OUTPUT 1 "f1";
    .port_info 16 /OUTPUT 1 "f2";
    .port_info 17 /OUTPUT 1 "f3";
    .port_info 18 /OUTPUT 1 "co_bar";
    .port_info 19 /OUTPUT 1 "aeqb";
    .port_info 20 /OUTPUT 1 "x";
    .port_info 21 /OUTPUT 1 "y";
v0x2892520_0 .net "a0", 0 0, L_0x28e4c40;  alias, 1 drivers
v0x28925e0_0 .net "a1", 0 0, L_0x28e4ba0;  alias, 1 drivers
v0x2892680_0 .net "a2", 0 0, L_0x28e4b00;  alias, 1 drivers
v0x2892720_0 .net "a3", 0 0, L_0x28e4950;  alias, 1 drivers
v0x28927c0_0 .net "aeqb", 0 0, L_0x28e4890;  alias, 1 drivers
v0x2892860_0 .net "b0", 0 0, L_0x28e4e90;  alias, 1 drivers
v0x2892900_0 .net "b1", 0 0, L_0x28e4fd0;  alias, 1 drivers
v0x28929a0_0 .net "b2", 0 0, L_0x28e4f30;  alias, 1 drivers
v0x2892a40_0 .net "b3", 0 0, L_0x28e4ce0;  alias, 1 drivers
v0x2892ba0_0 .net "ci_bar", 0 0, L_0x28de680;  alias, 1 drivers
v0x2892c40_0 .net "co_bar", 0 0, L_0x28e4220;  alias, 1 drivers
v0x2892d10_0 .net "f0", 0 0, L_0x28e3550;  alias, 1 drivers
v0x2892db0_0 .net "f1", 0 0, L_0x28e3110;  alias, 1 drivers
v0x2892e50_0 .net "f2", 0 0, L_0x28e2be0;  alias, 1 drivers
v0x2892f40_0 .net "f3", 0 0, L_0x28e2210;  alias, 1 drivers
v0x2893030_0 .net "input0_out1", 0 0, L_0x28e0cf0;  1 drivers
v0x28930d0_0 .net "input0_out2", 0 0, L_0x28e1190;  1 drivers
v0x2893280_0 .net "input1_out1", 0 0, L_0x28e01a0;  1 drivers
v0x2893320_0 .net "input1_out2", 0 0, L_0x28e0780;  1 drivers
v0x28933c0_0 .net "input2_out1", 0 0, L_0x28df630;  1 drivers
v0x2893460_0 .net "input2_out2", 0 0, L_0x28dfad0;  1 drivers
v0x2893590_0 .net "input3_out1", 0 0, L_0x28deb60;  1 drivers
v0x2893630_0 .net "input3_out2", 0 0, L_0x28df040;  1 drivers
v0x28936d0_0 .net "m", 0 0, L_0x28e5500;  alias, 1 drivers
v0x2893770_0 .net "m_bar", 0 0, L_0x28e1250;  1 drivers
v0x2893810_0 .net "s0", 0 0, L_0x28e52d0;  alias, 1 drivers
v0x2893940_0 .net "s1", 0 0, L_0x28e5390;  alias, 1 drivers
v0x2893a70_0 .net "s2", 0 0, L_0x28e5070;  alias, 1 drivers
v0x2893ba0_0 .net "s3", 0 0, L_0x28e5120;  alias, 1 drivers
v0x2893cd0_0 .net "x", 0 0, L_0x28e4620;  alias, 1 drivers
v0x2893d70_0 .net "y", 0 0, L_0x28e3e50;  alias, 1 drivers
S_0x26a0f00 .scope module, "AEQB" "aeqb" 24 155, 25 1 0, S_0x26ae310;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "f3";
    .port_info 1 /INPUT 1 "f2";
    .port_info 2 /INPUT 1 "f1";
    .port_info 3 /INPUT 1 "f0";
    .port_info 4 /OUTPUT 1 "aeqb";
L_0x28e4530 .functor AND 1, L_0x28e2210, L_0x28e2be0, C4<1>, C4<1>;
L_0x28e47d0 .functor AND 1, L_0x28e4530, L_0x28e3110, C4<1>, C4<1>;
L_0x28e4890 .functor AND 1, L_0x28e47d0, L_0x28e3550, C4<1>, C4<1>;
v0x26a1100_0 .net *"_ivl_0", 0 0, L_0x28e4530;  1 drivers
v0x26a1200_0 .net *"_ivl_2", 0 0, L_0x28e47d0;  1 drivers
v0x26a12e0_0 .net "aeqb", 0 0, L_0x28e4890;  alias, 1 drivers
v0x26ae710_0 .net "f0", 0 0, L_0x28e3550;  alias, 1 drivers
v0x26e6680_0 .net "f1", 0 0, L_0x28e3110;  alias, 1 drivers
v0x26e6770_0 .net "f2", 0 0, L_0x28e2be0;  alias, 1 drivers
v0x26e6810_0 .net "f3", 0 0, L_0x28e2210;  alias, 1 drivers
S_0x26e6970 .scope module, "GPC" "g_p_carry_section" 24 140, 26 1 0, S_0x26ae310;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "input3_out1";
    .port_info 1 /INPUT 1 "input3_out2";
    .port_info 2 /INPUT 1 "input2_out1";
    .port_info 3 /INPUT 1 "input2_out2";
    .port_info 4 /INPUT 1 "input1_out1";
    .port_info 5 /INPUT 1 "input1_out2";
    .port_info 6 /INPUT 1 "input0_out1";
    .port_info 7 /INPUT 1 "input0_out2";
    .port_info 8 /INPUT 1 "ci_bar";
    .port_info 9 /OUTPUT 1 "co_bar";
    .port_info 10 /OUTPUT 1 "x";
    .port_info 11 /OUTPUT 1 "y";
L_0x28e3650 .functor AND 1, L_0x28deb60, L_0x28dfad0, C4<1>, C4<1>;
L_0x2893500 .functor OR 1, L_0x28df040, L_0x28e3650, C4<0>, C4<0>;
L_0x28e3820 .functor AND 1, L_0x28deb60, L_0x28df630, C4<1>, C4<1>;
L_0x28e3890 .functor AND 1, L_0x28e3820, L_0x28e0780, C4<1>, C4<1>;
L_0x28e3950 .functor OR 1, L_0x2893500, L_0x28e3890, C4<0>, C4<0>;
L_0x28e3a60 .functor AND 1, L_0x28deb60, L_0x28df630, C4<1>, C4<1>;
L_0x28debd0 .functor AND 1, L_0x28e3a60, L_0x28e01a0, C4<1>, C4<1>;
L_0x28e3c30 .functor AND 1, L_0x28debd0, L_0x28e1190, C4<1>, C4<1>;
L_0x28e3d40 .functor OR 1, L_0x28e3950, L_0x28e3c30, C4<0>, C4<0>;
L_0x28e3e50 .functor NOT 1, L_0x28e3d40, C4<0>, C4<0>, C4<0>;
L_0x28e3f50 .functor NOT 1, L_0x28e3e50, C4<0>, C4<0>, C4<0>;
L_0x28e3fc0 .functor AND 1, L_0x28deb60, L_0x28df630, C4<1>, C4<1>;
L_0x28e40a0 .functor AND 1, L_0x28e3fc0, L_0x28e01a0, C4<1>, C4<1>;
L_0x28e4110 .functor AND 1, L_0x28e40a0, L_0x28e0cf0, C4<1>, C4<1>;
L_0x28e4030 .functor AND 1, L_0x28e4110, L_0x28de680, C4<1>, C4<1>;
L_0x28e4220 .functor OR 1, L_0x28e3f50, L_0x28e4030, C4<0>, C4<0>;
L_0x28e4400 .functor AND 1, L_0x28deb60, L_0x28df630, C4<1>, C4<1>;
L_0x28e4470 .functor AND 1, L_0x28e4400, L_0x28e01a0, C4<1>, C4<1>;
L_0x28e4370 .functor AND 1, L_0x28e4470, L_0x28e0cf0, C4<1>, C4<1>;
L_0x28e4620 .functor NOT 1, L_0x28e4370, C4<0>, C4<0>, C4<0>;
v0x26e3550_0 .net *"_ivl_0", 0 0, L_0x28e3650;  1 drivers
v0x26e3630_0 .net *"_ivl_10", 0 0, L_0x28e3a60;  1 drivers
v0x26e3710_0 .net *"_ivl_12", 0 0, L_0x28debd0;  1 drivers
v0x26e37d0_0 .net *"_ivl_14", 0 0, L_0x28e3c30;  1 drivers
v0x2887340_0 .net *"_ivl_16", 0 0, L_0x28e3d40;  1 drivers
v0x28873e0_0 .net *"_ivl_2", 0 0, L_0x2893500;  1 drivers
v0x2887480_0 .net *"_ivl_20", 0 0, L_0x28e3f50;  1 drivers
v0x2887520_0 .net *"_ivl_22", 0 0, L_0x28e3fc0;  1 drivers
v0x28875c0_0 .net *"_ivl_24", 0 0, L_0x28e40a0;  1 drivers
v0x2887660_0 .net *"_ivl_26", 0 0, L_0x28e4110;  1 drivers
v0x2887700_0 .net *"_ivl_28", 0 0, L_0x28e4030;  1 drivers
v0x28877a0_0 .net *"_ivl_32", 0 0, L_0x28e4400;  1 drivers
v0x2887840_0 .net *"_ivl_34", 0 0, L_0x28e4470;  1 drivers
v0x28878e0_0 .net *"_ivl_36", 0 0, L_0x28e4370;  1 drivers
v0x28879a0_0 .net *"_ivl_4", 0 0, L_0x28e3820;  1 drivers
v0x2887a80_0 .net *"_ivl_6", 0 0, L_0x28e3890;  1 drivers
v0x2887b60_0 .net *"_ivl_8", 0 0, L_0x28e3950;  1 drivers
v0x2887d10_0 .net "ci_bar", 0 0, L_0x28de680;  alias, 1 drivers
v0x2887db0_0 .net "co_bar", 0 0, L_0x28e4220;  alias, 1 drivers
v0x2887e50_0 .net "input0_out1", 0 0, L_0x28e0cf0;  alias, 1 drivers
v0x2887f10_0 .net "input0_out2", 0 0, L_0x28e1190;  alias, 1 drivers
v0x2887fd0_0 .net "input1_out1", 0 0, L_0x28e01a0;  alias, 1 drivers
v0x2888090_0 .net "input1_out2", 0 0, L_0x28e0780;  alias, 1 drivers
v0x2888150_0 .net "input2_out1", 0 0, L_0x28df630;  alias, 1 drivers
v0x2888210_0 .net "input2_out2", 0 0, L_0x28dfad0;  alias, 1 drivers
v0x28882d0_0 .net "input3_out1", 0 0, L_0x28deb60;  alias, 1 drivers
v0x2888390_0 .net "input3_out2", 0 0, L_0x28df040;  alias, 1 drivers
v0x2888450_0 .net "x", 0 0, L_0x28e4620;  alias, 1 drivers
v0x2888510_0 .net "y", 0 0, L_0x28e3e50;  alias, 1 drivers
S_0x28887c0 .scope module, "INPUT0" "input_section" 24 80, 27 1 0, S_0x26ae310;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "s3";
    .port_info 3 /INPUT 1 "s2";
    .port_info 4 /INPUT 1 "s1";
    .port_info 5 /INPUT 1 "s0";
    .port_info 6 /OUTPUT 1 "out1";
    .port_info 7 /OUTPUT 1 "out2";
L_0x28e0840 .functor AND 1, L_0x28e4e90, L_0x28e5120, C4<1>, C4<1>;
L_0x28e08b0 .functor AND 1, L_0x28e0840, L_0x28e4c40, C4<1>, C4<1>;
L_0x28e0970 .functor AND 1, L_0x28e4c40, L_0x28e5070, C4<1>, C4<1>;
L_0x28e0a70 .functor NOT 1, L_0x28e4e90, C4<0>, C4<0>, C4<0>;
L_0x28e0b70 .functor AND 1, L_0x28e0970, L_0x28e0a70, C4<1>, C4<1>;
L_0x28e0be0 .functor OR 1, L_0x28e08b0, L_0x28e0b70, C4<0>, C4<0>;
L_0x28e0cf0 .functor NOT 1, L_0x28e0be0, C4<0>, C4<0>, C4<0>;
L_0x28e0db0 .functor NOT 1, L_0x28e4e90, C4<0>, C4<0>, C4<0>;
L_0x28e0e70 .functor AND 1, L_0x28e0db0, L_0x28e5390, C4<1>, C4<1>;
L_0x28e0f30 .functor AND 1, L_0x28e52d0, L_0x28e4e90, C4<1>, C4<1>;
L_0x28e0fa0 .functor OR 1, L_0x28e0e70, L_0x28e0f30, C4<0>, C4<0>;
L_0x28e1060 .functor OR 1, L_0x28e0fa0, L_0x28e4c40, C4<0>, C4<0>;
L_0x28e1190 .functor NOT 1, L_0x28e1060, C4<0>, C4<0>, C4<0>;
v0x2888a70_0 .net *"_ivl_0", 0 0, L_0x28e0840;  1 drivers
v0x2888b50_0 .net *"_ivl_10", 0 0, L_0x28e0be0;  1 drivers
v0x2888c30_0 .net *"_ivl_14", 0 0, L_0x28e0db0;  1 drivers
v0x2888cf0_0 .net *"_ivl_16", 0 0, L_0x28e0e70;  1 drivers
v0x2888dd0_0 .net *"_ivl_18", 0 0, L_0x28e0f30;  1 drivers
v0x2888f00_0 .net *"_ivl_2", 0 0, L_0x28e08b0;  1 drivers
v0x2888fe0_0 .net *"_ivl_20", 0 0, L_0x28e0fa0;  1 drivers
v0x28890c0_0 .net *"_ivl_22", 0 0, L_0x28e1060;  1 drivers
v0x28891a0_0 .net *"_ivl_4", 0 0, L_0x28e0970;  1 drivers
v0x2889310_0 .net *"_ivl_6", 0 0, L_0x28e0a70;  1 drivers
v0x28893f0_0 .net *"_ivl_8", 0 0, L_0x28e0b70;  1 drivers
v0x28894d0_0 .net "a", 0 0, L_0x28e4c40;  alias, 1 drivers
v0x2889590_0 .net "b", 0 0, L_0x28e4e90;  alias, 1 drivers
v0x2889650_0 .net "out1", 0 0, L_0x28e0cf0;  alias, 1 drivers
v0x28896f0_0 .net "out2", 0 0, L_0x28e1190;  alias, 1 drivers
v0x2889790_0 .net "s0", 0 0, L_0x28e52d0;  alias, 1 drivers
v0x2889830_0 .net "s1", 0 0, L_0x28e5390;  alias, 1 drivers
v0x28899e0_0 .net "s2", 0 0, L_0x28e5070;  alias, 1 drivers
v0x2889a80_0 .net "s3", 0 0, L_0x28e5120;  alias, 1 drivers
S_0x2889be0 .scope module, "INPUT1" "input_section" 24 69, 27 1 0, S_0x26ae310;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "s3";
    .port_info 3 /INPUT 1 "s2";
    .port_info 4 /INPUT 1 "s1";
    .port_info 5 /INPUT 1 "s0";
    .port_info 6 /OUTPUT 1 "out1";
    .port_info 7 /OUTPUT 1 "out2";
L_0x28dfb90 .functor AND 1, L_0x28e4fd0, L_0x28e5120, C4<1>, C4<1>;
L_0x2893c40 .functor AND 1, L_0x28dfb90, L_0x28e4ba0, C4<1>, C4<1>;
L_0x28dfd80 .functor AND 1, L_0x28e4ba0, L_0x28e5070, C4<1>, C4<1>;
L_0x2893b10 .functor NOT 1, L_0x28e4fd0, C4<0>, C4<0>, C4<0>;
L_0x28e0020 .functor AND 1, L_0x28dfd80, L_0x2893b10, C4<1>, C4<1>;
L_0x28e0090 .functor OR 1, L_0x2893c40, L_0x28e0020, C4<0>, C4<0>;
L_0x28e01a0 .functor NOT 1, L_0x28e0090, C4<0>, C4<0>, C4<0>;
L_0x28e0260 .functor NOT 1, L_0x28e4fd0, C4<0>, C4<0>, C4<0>;
L_0x28e0320 .functor AND 1, L_0x28e0260, L_0x28e5390, C4<1>, C4<1>;
L_0x28939e0 .functor AND 1, L_0x28e52d0, L_0x28e4fd0, C4<1>, C4<1>;
L_0x28938b0 .functor OR 1, L_0x28e0320, L_0x28939e0, C4<0>, C4<0>;
L_0x28e0650 .functor OR 1, L_0x28938b0, L_0x28e4ba0, C4<0>, C4<0>;
L_0x28e0780 .functor NOT 1, L_0x28e0650, C4<0>, C4<0>, C4<0>;
v0x2889e90_0 .net *"_ivl_0", 0 0, L_0x28dfb90;  1 drivers
v0x2889f90_0 .net *"_ivl_10", 0 0, L_0x28e0090;  1 drivers
v0x288a070_0 .net *"_ivl_14", 0 0, L_0x28e0260;  1 drivers
v0x288a130_0 .net *"_ivl_16", 0 0, L_0x28e0320;  1 drivers
v0x288a210_0 .net *"_ivl_18", 0 0, L_0x28939e0;  1 drivers
v0x288a340_0 .net *"_ivl_2", 0 0, L_0x2893c40;  1 drivers
v0x288a420_0 .net *"_ivl_20", 0 0, L_0x28938b0;  1 drivers
v0x288a500_0 .net *"_ivl_22", 0 0, L_0x28e0650;  1 drivers
v0x288a5e0_0 .net *"_ivl_4", 0 0, L_0x28dfd80;  1 drivers
v0x288a750_0 .net *"_ivl_6", 0 0, L_0x2893b10;  1 drivers
v0x288a830_0 .net *"_ivl_8", 0 0, L_0x28e0020;  1 drivers
v0x288a910_0 .net "a", 0 0, L_0x28e4ba0;  alias, 1 drivers
v0x288a9d0_0 .net "b", 0 0, L_0x28e4fd0;  alias, 1 drivers
v0x288aa90_0 .net "out1", 0 0, L_0x28e01a0;  alias, 1 drivers
v0x288ab30_0 .net "out2", 0 0, L_0x28e0780;  alias, 1 drivers
v0x288abd0_0 .net "s0", 0 0, L_0x28e52d0;  alias, 1 drivers
v0x288ac70_0 .net "s1", 0 0, L_0x28e5390;  alias, 1 drivers
v0x288ae20_0 .net "s2", 0 0, L_0x28e5070;  alias, 1 drivers
v0x288aec0_0 .net "s3", 0 0, L_0x28e5120;  alias, 1 drivers
S_0x288af60 .scope module, "INPUT2" "input_section" 24 58, 27 1 0, S_0x26ae310;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "s3";
    .port_info 3 /INPUT 1 "s2";
    .port_info 4 /INPUT 1 "s1";
    .port_info 5 /INPUT 1 "s0";
    .port_info 6 /OUTPUT 1 "out1";
    .port_info 7 /OUTPUT 1 "out2";
L_0x28df140 .functor AND 1, L_0x28e4f30, L_0x28e5120, C4<1>, C4<1>;
L_0x28df1d0 .functor AND 1, L_0x28df140, L_0x28e4b00, C4<1>, C4<1>;
L_0x28df2b0 .functor AND 1, L_0x28e4b00, L_0x28e5070, C4<1>, C4<1>;
L_0x28df3b0 .functor NOT 1, L_0x28e4f30, C4<0>, C4<0>, C4<0>;
L_0x28df4b0 .functor AND 1, L_0x28df2b0, L_0x28df3b0, C4<1>, C4<1>;
L_0x28df520 .functor OR 1, L_0x28df1d0, L_0x28df4b0, C4<0>, C4<0>;
L_0x28df630 .functor NOT 1, L_0x28df520, C4<0>, C4<0>, C4<0>;
L_0x28df6f0 .functor NOT 1, L_0x28e4f30, C4<0>, C4<0>, C4<0>;
L_0x28df7b0 .functor AND 1, L_0x28df6f0, L_0x28e5390, C4<1>, C4<1>;
L_0x28df870 .functor AND 1, L_0x28e52d0, L_0x28e4f30, C4<1>, C4<1>;
L_0x28df8e0 .functor OR 1, L_0x28df7b0, L_0x28df870, C4<0>, C4<0>;
L_0x28df9a0 .functor OR 1, L_0x28df8e0, L_0x28e4b00, C4<0>, C4<0>;
L_0x28dfad0 .functor NOT 1, L_0x28df9a0, C4<0>, C4<0>, C4<0>;
v0x288b210_0 .net *"_ivl_0", 0 0, L_0x28df140;  1 drivers
v0x288b310_0 .net *"_ivl_10", 0 0, L_0x28df520;  1 drivers
v0x288b3f0_0 .net *"_ivl_14", 0 0, L_0x28df6f0;  1 drivers
v0x288b4b0_0 .net *"_ivl_16", 0 0, L_0x28df7b0;  1 drivers
v0x288b590_0 .net *"_ivl_18", 0 0, L_0x28df870;  1 drivers
v0x288b6c0_0 .net *"_ivl_2", 0 0, L_0x28df1d0;  1 drivers
v0x288b7a0_0 .net *"_ivl_20", 0 0, L_0x28df8e0;  1 drivers
v0x288b880_0 .net *"_ivl_22", 0 0, L_0x28df9a0;  1 drivers
v0x288b960_0 .net *"_ivl_4", 0 0, L_0x28df2b0;  1 drivers
v0x288bad0_0 .net *"_ivl_6", 0 0, L_0x28df3b0;  1 drivers
v0x288bbb0_0 .net *"_ivl_8", 0 0, L_0x28df4b0;  1 drivers
v0x288bc90_0 .net "a", 0 0, L_0x28e4b00;  alias, 1 drivers
v0x288bd50_0 .net "b", 0 0, L_0x28e4f30;  alias, 1 drivers
v0x288be10_0 .net "out1", 0 0, L_0x28df630;  alias, 1 drivers
v0x288beb0_0 .net "out2", 0 0, L_0x28dfad0;  alias, 1 drivers
v0x288bf50_0 .net "s0", 0 0, L_0x28e52d0;  alias, 1 drivers
v0x288bff0_0 .net "s1", 0 0, L_0x28e5390;  alias, 1 drivers
v0x288c1a0_0 .net "s2", 0 0, L_0x28e5070;  alias, 1 drivers
v0x288c290_0 .net "s3", 0 0, L_0x28e5120;  alias, 1 drivers
S_0x288c450 .scope module, "INPUT3" "input_section" 24 47, 27 1 0, S_0x26ae310;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "s3";
    .port_info 3 /INPUT 1 "s2";
    .port_info 4 /INPUT 1 "s1";
    .port_info 5 /INPUT 1 "s0";
    .port_info 6 /OUTPUT 1 "out1";
    .port_info 7 /OUTPUT 1 "out2";
L_0x28de710 .functor AND 1, L_0x28e4ce0, L_0x28e5120, C4<1>, C4<1>;
L_0x28de7a0 .functor AND 1, L_0x28de710, L_0x28e4950, C4<1>, C4<1>;
L_0x28de830 .functor AND 1, L_0x28e4950, L_0x28e5070, C4<1>, C4<1>;
L_0x28de930 .functor NOT 1, L_0x28e4ce0, C4<0>, C4<0>, C4<0>;
L_0x28dea30 .functor AND 1, L_0x28de830, L_0x28de930, C4<1>, C4<1>;
L_0x28deaa0 .functor OR 1, L_0x28de7a0, L_0x28dea30, C4<0>, C4<0>;
L_0x28deb60 .functor NOT 1, L_0x28deaa0, C4<0>, C4<0>, C4<0>;
L_0x28dec60 .functor NOT 1, L_0x28e4ce0, C4<0>, C4<0>, C4<0>;
L_0x28ded20 .functor AND 1, L_0x28dec60, L_0x28e5390, C4<1>, C4<1>;
L_0x28dede0 .functor AND 1, L_0x28e52d0, L_0x28e4ce0, C4<1>, C4<1>;
L_0x28dee50 .functor OR 1, L_0x28ded20, L_0x28dede0, C4<0>, C4<0>;
L_0x28def10 .functor OR 1, L_0x28dee50, L_0x28e4950, C4<0>, C4<0>;
L_0x28df040 .functor NOT 1, L_0x28def10, C4<0>, C4<0>, C4<0>;
v0x288c700_0 .net *"_ivl_0", 0 0, L_0x28de710;  1 drivers
v0x288c800_0 .net *"_ivl_10", 0 0, L_0x28deaa0;  1 drivers
v0x288c8e0_0 .net *"_ivl_14", 0 0, L_0x28dec60;  1 drivers
v0x288c9a0_0 .net *"_ivl_16", 0 0, L_0x28ded20;  1 drivers
v0x288ca80_0 .net *"_ivl_18", 0 0, L_0x28dede0;  1 drivers
v0x288cbb0_0 .net *"_ivl_2", 0 0, L_0x28de7a0;  1 drivers
v0x288cc90_0 .net *"_ivl_20", 0 0, L_0x28dee50;  1 drivers
v0x288cd70_0 .net *"_ivl_22", 0 0, L_0x28def10;  1 drivers
v0x288ce50_0 .net *"_ivl_4", 0 0, L_0x28de830;  1 drivers
v0x288cfc0_0 .net *"_ivl_6", 0 0, L_0x28de930;  1 drivers
v0x288d0a0_0 .net *"_ivl_8", 0 0, L_0x28dea30;  1 drivers
v0x288d180_0 .net "a", 0 0, L_0x28e4950;  alias, 1 drivers
v0x288d240_0 .net "b", 0 0, L_0x28e4ce0;  alias, 1 drivers
v0x288d300_0 .net "out1", 0 0, L_0x28deb60;  alias, 1 drivers
v0x288d3a0_0 .net "out2", 0 0, L_0x28df040;  alias, 1 drivers
v0x288d440_0 .net "s0", 0 0, L_0x28e52d0;  alias, 1 drivers
v0x288d4e0_0 .net "s1", 0 0, L_0x28e5390;  alias, 1 drivers
v0x288d690_0 .net "s2", 0 0, L_0x28e5070;  alias, 1 drivers
v0x288d730_0 .net "s3", 0 0, L_0x28e5120;  alias, 1 drivers
S_0x288d810 .scope module, "M_BAR" "invert_m" 24 91, 28 1 0, S_0x26ae310;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /OUTPUT 1 "y";
L_0x28e1250 .functor NOT 1, L_0x28e5500, C4<0>, C4<0>, C4<0>;
v0x288d9c0_0 .net "a", 0 0, L_0x28e5500;  alias, 1 drivers
v0x288daa0_0 .net "y", 0 0, L_0x28e1250;  alias, 1 drivers
S_0x288dbc0 .scope module, "OUT_F0" "out_section_f0" 24 132, 29 1 0, S_0x26ae310;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "m_bar";
    .port_info 1 /INPUT 1 "ci_bar";
    .port_info 2 /INPUT 1 "input0_out1";
    .port_info 3 /INPUT 1 "input0_out2";
    .port_info 4 /OUTPUT 1 "f0";
L_0x28e3260 .functor XOR 1, L_0x28e0cf0, L_0x28e1190, C4<0>, C4<0>;
L_0x28e32d0 .functor AND 1, L_0x28de680, L_0x28e1250, C4<1>, C4<1>;
L_0x28e1ad0 .functor NOT 1, L_0x28e32d0, C4<0>, C4<0>, C4<0>;
L_0x28e3550 .functor XOR 1, L_0x28e3260, L_0x28e1ad0, C4<0>, C4<0>;
v0x288de20_0 .net *"_ivl_0", 0 0, L_0x28e3260;  1 drivers
v0x288df00_0 .net *"_ivl_2", 0 0, L_0x28e32d0;  1 drivers
v0x288dfe0_0 .net *"_ivl_4", 0 0, L_0x28e1ad0;  1 drivers
v0x288e0a0_0 .net "ci_bar", 0 0, L_0x28de680;  alias, 1 drivers
v0x288e170_0 .net "f0", 0 0, L_0x28e3550;  alias, 1 drivers
v0x288e260_0 .net "input0_out1", 0 0, L_0x28e0cf0;  alias, 1 drivers
v0x288e350_0 .net "input0_out2", 0 0, L_0x28e1190;  alias, 1 drivers
v0x288e440_0 .net "m_bar", 0 0, L_0x28e1250;  alias, 1 drivers
S_0x288e520 .scope module, "OUT_F1" "out_section_f1" 24 122, 30 1 0, S_0x26ae310;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "m_bar";
    .port_info 1 /INPUT 1 "ci_bar";
    .port_info 2 /INPUT 1 "input1_out1";
    .port_info 3 /INPUT 1 "input1_out2";
    .port_info 4 /INPUT 1 "input0_out1";
    .port_info 5 /INPUT 1 "input0_out2";
    .port_info 6 /OUTPUT 1 "f1";
L_0x28e2d30 .functor XOR 1, L_0x28e01a0, L_0x28e0780, C4<0>, C4<0>;
L_0x28e2da0 .functor AND 1, L_0x28de680, L_0x28e0cf0, C4<1>, C4<1>;
L_0x28e2e10 .functor AND 1, L_0x28e2da0, L_0x28e1250, C4<1>, C4<1>;
L_0x28e2ed0 .functor AND 1, L_0x28e1190, L_0x28e1250, C4<1>, C4<1>;
L_0x28e2f40 .functor OR 1, L_0x28e2e10, L_0x28e2ed0, C4<0>, C4<0>;
L_0x28e3050 .functor NOT 1, L_0x28e2f40, C4<0>, C4<0>, C4<0>;
L_0x28e3110 .functor XOR 1, L_0x28e2d30, L_0x28e3050, C4<0>, C4<0>;
v0x288e880_0 .net *"_ivl_0", 0 0, L_0x28e2d30;  1 drivers
v0x288e980_0 .net *"_ivl_10", 0 0, L_0x28e3050;  1 drivers
v0x288ea60_0 .net *"_ivl_2", 0 0, L_0x28e2da0;  1 drivers
v0x288eb20_0 .net *"_ivl_4", 0 0, L_0x28e2e10;  1 drivers
v0x288ec00_0 .net *"_ivl_6", 0 0, L_0x28e2ed0;  1 drivers
v0x288ece0_0 .net *"_ivl_8", 0 0, L_0x28e2f40;  1 drivers
v0x288edc0_0 .net "ci_bar", 0 0, L_0x28de680;  alias, 1 drivers
v0x288eeb0_0 .net "f1", 0 0, L_0x28e3110;  alias, 1 drivers
v0x288ef50_0 .net "input0_out1", 0 0, L_0x28e0cf0;  alias, 1 drivers
v0x288f080_0 .net "input0_out2", 0 0, L_0x28e1190;  alias, 1 drivers
v0x288f120_0 .net "input1_out1", 0 0, L_0x28e01a0;  alias, 1 drivers
v0x288f1c0_0 .net "input1_out2", 0 0, L_0x28e0780;  alias, 1 drivers
v0x288f2b0_0 .net "m_bar", 0 0, L_0x28e1250;  alias, 1 drivers
S_0x288f4a0 .scope module, "OUT_F2" "out_section_f2" 24 110, 31 1 0, S_0x26ae310;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "m_bar";
    .port_info 1 /INPUT 1 "ci_bar";
    .port_info 2 /INPUT 1 "input2_out1";
    .port_info 3 /INPUT 1 "input2_out2";
    .port_info 4 /INPUT 1 "input1_out1";
    .port_info 5 /INPUT 1 "input1_out2";
    .port_info 6 /INPUT 1 "input0_out1";
    .port_info 7 /INPUT 1 "input0_out2";
    .port_info 8 /OUTPUT 1 "f2";
L_0x28e23f0 .functor XOR 1, L_0x28df630, L_0x28dfad0, C4<0>, C4<0>;
L_0x28e2460 .functor AND 1, L_0x28de680, L_0x28e0cf0, C4<1>, C4<1>;
L_0x28e24d0 .functor AND 1, L_0x28e2460, L_0x28e01a0, C4<1>, C4<1>;
L_0x28e2590 .functor AND 1, L_0x28e24d0, L_0x28e1250, C4<1>, C4<1>;
L_0x28e2650 .functor AND 1, L_0x28e01a0, L_0x28e1190, C4<1>, C4<1>;
L_0x28e26c0 .functor AND 1, L_0x28e2650, L_0x28e1250, C4<1>, C4<1>;
L_0x28e2780 .functor OR 1, L_0x28e2590, L_0x28e26c0, C4<0>, C4<0>;
L_0x28e2890 .functor AND 1, L_0x28e0780, L_0x28e1250, C4<1>, C4<1>;
L_0x28e2a10 .functor OR 1, L_0x28e2780, L_0x28e2890, C4<0>, C4<0>;
L_0x28e2b20 .functor NOT 1, L_0x28e2a10, C4<0>, C4<0>, C4<0>;
L_0x28e2be0 .functor XOR 1, L_0x28e23f0, L_0x28e2b20, C4<0>, C4<0>;
v0x288f7b0_0 .net *"_ivl_0", 0 0, L_0x28e23f0;  1 drivers
v0x288f8b0_0 .net *"_ivl_10", 0 0, L_0x28e26c0;  1 drivers
v0x288f990_0 .net *"_ivl_12", 0 0, L_0x28e2780;  1 drivers
v0x288fa50_0 .net *"_ivl_14", 0 0, L_0x28e2890;  1 drivers
v0x288fb30_0 .net *"_ivl_16", 0 0, L_0x28e2a10;  1 drivers
v0x288fc60_0 .net *"_ivl_18", 0 0, L_0x28e2b20;  1 drivers
v0x288fd40_0 .net *"_ivl_2", 0 0, L_0x28e2460;  1 drivers
v0x288fe20_0 .net *"_ivl_4", 0 0, L_0x28e24d0;  1 drivers
v0x288ff00_0 .net *"_ivl_6", 0 0, L_0x28e2590;  1 drivers
v0x2890070_0 .net *"_ivl_8", 0 0, L_0x28e2650;  1 drivers
v0x2890150_0 .net "ci_bar", 0 0, L_0x28de680;  alias, 1 drivers
v0x28901f0_0 .net "f2", 0 0, L_0x28e2be0;  alias, 1 drivers
v0x2890290_0 .net "input0_out1", 0 0, L_0x28e0cf0;  alias, 1 drivers
v0x28903c0_0 .net "input0_out2", 0 0, L_0x28e1190;  alias, 1 drivers
v0x28904f0_0 .net "input1_out1", 0 0, L_0x28e01a0;  alias, 1 drivers
v0x2890590_0 .net "input1_out2", 0 0, L_0x28e0780;  alias, 1 drivers
v0x2890630_0 .net "input2_out1", 0 0, L_0x28df630;  alias, 1 drivers
v0x28907e0_0 .net "input2_out2", 0 0, L_0x28dfad0;  alias, 1 drivers
v0x2890880_0 .net "m_bar", 0 0, L_0x28e1250;  alias, 1 drivers
S_0x28909a0 .scope module, "OUT_F3" "out_section_f3" 24 96, 32 1 0, S_0x26ae310;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "m_bar";
    .port_info 1 /INPUT 1 "ci_bar";
    .port_info 2 /INPUT 1 "input3_out1";
    .port_info 3 /INPUT 1 "input3_out2";
    .port_info 4 /INPUT 1 "input2_out1";
    .port_info 5 /INPUT 1 "input2_out2";
    .port_info 6 /INPUT 1 "input1_out1";
    .port_info 7 /INPUT 1 "input1_out2";
    .port_info 8 /INPUT 1 "input0_out1";
    .port_info 9 /INPUT 1 "input0_out2";
    .port_info 10 /OUTPUT 1 "f3";
L_0x28e12e0 .functor XOR 1, L_0x28deb60, L_0x28df040, C4<0>, C4<0>;
L_0x28e1370 .functor AND 1, L_0x28de680, L_0x28e0cf0, C4<1>, C4<1>;
L_0x2891ae0 .functor AND 1, L_0x28e1370, L_0x28e01a0, C4<1>, C4<1>;
L_0x28e1620 .functor AND 1, L_0x2891ae0, L_0x28df630, C4<1>, C4<1>;
L_0x28e16e0 .functor AND 1, L_0x28e1620, L_0x28e1250, C4<1>, C4<1>;
L_0x28e17a0 .functor AND 1, L_0x28e01a0, L_0x28df630, C4<1>, C4<1>;
L_0x2891430 .functor AND 1, L_0x28e17a0, L_0x28e1190, C4<1>, C4<1>;
L_0x2890460 .functor AND 1, L_0x2891430, L_0x28e1250, C4<1>, C4<1>;
L_0x28e1be0 .functor OR 1, L_0x28e16e0, L_0x2890460, C4<0>, C4<0>;
L_0x28e1cf0 .functor AND 1, L_0x28df630, L_0x28e0780, C4<1>, C4<1>;
L_0x2892ae0 .functor AND 1, L_0x28e1cf0, L_0x28e1250, C4<1>, C4<1>;
L_0x28e1ec0 .functor OR 1, L_0x28e1be0, L_0x2892ae0, C4<0>, C4<0>;
L_0x28e2040 .functor AND 1, L_0x28dfad0, L_0x28e1250, C4<1>, C4<1>;
L_0x28e20b0 .functor OR 1, L_0x28e1ec0, L_0x28e2040, C4<0>, C4<0>;
L_0x28e1fd0 .functor NOT 1, L_0x28e20b0, C4<0>, C4<0>, C4<0>;
L_0x28e2210 .functor XOR 1, L_0x28e12e0, L_0x28e1fd0, C4<0>, C4<0>;
v0x2890c40_0 .net *"_ivl_0", 0 0, L_0x28e12e0;  1 drivers
v0x2890d40_0 .net *"_ivl_10", 0 0, L_0x28e17a0;  1 drivers
v0x2890e20_0 .net *"_ivl_12", 0 0, L_0x2891430;  1 drivers
v0x2890ee0_0 .net *"_ivl_14", 0 0, L_0x2890460;  1 drivers
v0x2890fc0_0 .net *"_ivl_16", 0 0, L_0x28e1be0;  1 drivers
v0x28910f0_0 .net *"_ivl_18", 0 0, L_0x28e1cf0;  1 drivers
v0x28911d0_0 .net *"_ivl_2", 0 0, L_0x28e1370;  1 drivers
v0x28912b0_0 .net *"_ivl_20", 0 0, L_0x2892ae0;  1 drivers
v0x2891390_0 .net *"_ivl_22", 0 0, L_0x28e1ec0;  1 drivers
v0x2891500_0 .net *"_ivl_24", 0 0, L_0x28e2040;  1 drivers
v0x28915e0_0 .net *"_ivl_26", 0 0, L_0x28e20b0;  1 drivers
v0x28916c0_0 .net *"_ivl_28", 0 0, L_0x28e1fd0;  1 drivers
v0x28917a0_0 .net *"_ivl_4", 0 0, L_0x2891ae0;  1 drivers
v0x2891880_0 .net *"_ivl_6", 0 0, L_0x28e1620;  1 drivers
v0x2891960_0 .net *"_ivl_8", 0 0, L_0x28e16e0;  1 drivers
v0x2891a40_0 .net "ci_bar", 0 0, L_0x28de680;  alias, 1 drivers
v0x2891b70_0 .net "f3", 0 0, L_0x28e2210;  alias, 1 drivers
v0x2891d20_0 .net "input0_out1", 0 0, L_0x28e0cf0;  alias, 1 drivers
v0x2891dc0_0 .net "input0_out2", 0 0, L_0x28e1190;  alias, 1 drivers
v0x2891e60_0 .net "input1_out1", 0 0, L_0x28e01a0;  alias, 1 drivers
v0x2891f00_0 .net "input1_out2", 0 0, L_0x28e0780;  alias, 1 drivers
v0x2892030_0 .net "input2_out1", 0 0, L_0x28df630;  alias, 1 drivers
v0x28920d0_0 .net "input2_out2", 0 0, L_0x28dfad0;  alias, 1 drivers
v0x2892170_0 .net "input3_out1", 0 0, L_0x28deb60;  alias, 1 drivers
v0x2892210_0 .net "input3_out2", 0 0, L_0x28df040;  alias, 1 drivers
v0x28922b0_0 .net "m_bar", 0 0, L_0x28e1250;  alias, 1 drivers
S_0x28960d0 .scope module, "F_REGISTER" "register_ab8" 20 104, 33 6 0, S_0x2814040;
 .timescale -9 -9;
    .port_info 0 /INPUT 8 "DATA_IN";
    .port_info 1 /INPUT 1 "SYSTEM_CLK";
    .port_info 2 /INPUT 1 "ENABLE_CLK";
    .port_info 3 /OUTPUT 8 "DATA_OUT";
v0x289d2c0_0 .net "DATA_IN", 7 0, L_0x28e5430;  alias, 1 drivers
v0x289d3d0_0 .net "DATA_OUT", 7 0, L_0x28d6340;  alias, 1 drivers
v0x289d490_0 .net "ENABLE_CLK", 0 0, L_0x28e7e50;  1 drivers
L_0x7fb3a1870408 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x289d590_0 .net "LOW", 0 0, L_0x7fb3a1870408;  1 drivers
v0x289d680_0 .net "SYSTEM_CLK", 0 0, v0x28c4040_0;  alias, 1 drivers
v0x289d770_0 .net "W1", 0 0, L_0x28de280;  1 drivers
S_0x2896280 .scope module, "DFFS" "ta377_bar" 33 28, 34 7 0, S_0x28960d0;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "EN_BAR";
    .port_info 1 /INPUT 1 "CLK";
    .port_info 2 /INPUT 8 "D";
    .port_info 3 /OUTPUT 8 "Q";
L_0x28e56d0 .functor NOT 1, L_0x7fb3a1870408, C4<0>, C4<0>, C4<0>;
v0x28966d0_0 .net "CLK", 0 0, L_0x28de280;  alias, 1 drivers
v0x289ca40_0 .net "D", 7 0, L_0x28e5430;  alias, 1 drivers
v0x289cb30_0 .net "EN", 0 0, L_0x28e56d0;  1 drivers
v0x289cc00_0 .net "EN_BAR", 0 0, L_0x7fb3a1870408;  alias, 1 drivers
v0x289ccd0_0 .net "Q", 7 0, L_0x28d6340;  alias, 1 drivers
L_0x289a1b0 .part L_0x28e5430, 0, 1;
L_0x28e7280 .part L_0x28e5430, 1, 1;
L_0x28e7320 .part L_0x28e5430, 2, 1;
L_0x28e73c0 .part L_0x28e5430, 3, 1;
L_0x28e7460 .part L_0x28e5430, 4, 1;
L_0x28e7500 .part L_0x28e5430, 5, 1;
L_0x28e75a0 .part L_0x28e5430, 6, 1;
L_0x28e7640 .part L_0x28e5430, 7, 1;
LS_0x28d6340_0_0 .concat8 [ 1 1 1 1], v0x2896e30_0, v0x2897500_0, v0x2897bf0_0, v0x28982f0_0;
LS_0x28d6340_0_4 .concat8 [ 1 1 1 1], v0x2898b10_0, v0x28991b0_0, v0x2899810_0, v0x2899ec0_0;
L_0x28d6340 .concat8 [ 4 4 0 0], LS_0x28d6340_0_0, LS_0x28d6340_0_4;
S_0x28964d0 .scope module, "U1" "jeff_74x377" 34 18, 35 6 0, S_0x2896280;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "en_bar";
    .port_info 1 /INPUT 1 "clk";
    .port_info 2 /INPUT 1 "d0";
    .port_info 3 /INPUT 1 "d1";
    .port_info 4 /INPUT 1 "d2";
    .port_info 5 /INPUT 1 "d3";
    .port_info 6 /INPUT 1 "d4";
    .port_info 7 /INPUT 1 "d5";
    .port_info 8 /INPUT 1 "d6";
    .port_info 9 /INPUT 1 "d7";
    .port_info 10 /OUTPUT 1 "q0";
    .port_info 11 /OUTPUT 1 "q1";
    .port_info 12 /OUTPUT 1 "q2";
    .port_info 13 /OUTPUT 1 "q3";
    .port_info 14 /OUTPUT 1 "q4";
    .port_info 15 /OUTPUT 1 "q5";
    .port_info 16 /OUTPUT 1 "q6";
    .port_info 17 /OUTPUT 1 "q7";
L_0x28e57d0 .functor NOT 1, L_0x7fb3a1870408, C4<0>, C4<0>, C4<0>;
L_0x28e5840 .functor AND 1, L_0x28e7640, L_0x28e57d0, C4<1>, C4<1>;
L_0x28e58b0 .functor AND 1, L_0x7fb3a1870408, v0x2899ec0_0, C4<1>, C4<1>;
L_0x28e5970 .functor OR 1, L_0x28e5840, L_0x28e58b0, C4<0>, C4<0>;
L_0x28e5ad0 .functor AND 1, L_0x28e75a0, L_0x28e57d0, C4<1>, C4<1>;
L_0x28e5b40 .functor AND 1, L_0x7fb3a1870408, v0x2899810_0, C4<1>, C4<1>;
L_0x28e5c00 .functor OR 1, L_0x28e5ad0, L_0x28e5b40, C4<0>, C4<0>;
L_0x28e5d60 .functor AND 1, L_0x28e7500, L_0x28e57d0, C4<1>, C4<1>;
L_0x28e5e60 .functor AND 1, L_0x7fb3a1870408, v0x28991b0_0, C4<1>, C4<1>;
L_0x28e5fe0 .functor OR 1, L_0x28e5d60, L_0x28e5e60, C4<0>, C4<0>;
L_0x28e6140 .functor AND 1, L_0x28e7460, L_0x28e57d0, C4<1>, C4<1>;
L_0x28e61b0 .functor AND 1, L_0x7fb3a1870408, v0x2898b10_0, C4<1>, C4<1>;
L_0x28e6290 .functor OR 1, L_0x28e6140, L_0x28e61b0, C4<0>, C4<0>;
L_0x28e63f0 .functor AND 1, L_0x28e73c0, L_0x28e57d0, C4<1>, C4<1>;
L_0x28e6220 .functor AND 1, L_0x7fb3a1870408, v0x28982f0_0, C4<1>, C4<1>;
L_0x28e64b0 .functor OR 1, L_0x28e63f0, L_0x28e6220, C4<0>, C4<0>;
L_0x28e66a0 .functor AND 1, L_0x28e7320, L_0x28e57d0, C4<1>, C4<1>;
L_0x28e6710 .functor AND 1, L_0x7fb3a1870408, v0x2897bf0_0, C4<1>, C4<1>;
L_0x28e6610 .functor OR 1, L_0x28e66a0, L_0x28e6710, C4<0>, C4<0>;
L_0x28e6960 .functor AND 1, L_0x28e7280, L_0x28e57d0, C4<1>, C4<1>;
L_0x28e5dd0 .functor AND 1, L_0x7fb3a1870408, v0x2897500_0, C4<1>, C4<1>;
L_0x28e6b90 .functor OR 1, L_0x28e6960, L_0x28e5dd0, C4<0>, C4<0>;
L_0x28e6ae0 .functor AND 1, L_0x289a1b0, L_0x28e57d0, C4<1>, C4<1>;
L_0x28e6d60 .functor AND 1, L_0x7fb3a1870408, v0x2896e30_0, C4<1>, C4<1>;
L_0x28e6ca0 .functor OR 1, L_0x28e6ae0, L_0x28e6d60, C4<0>, C4<0>;
RS_0x7fb3a18cb0e8 .resolv tri, L_0x28ccde0, L_0x2898a80, L_0x28b2910, L_0x28aaef0, L_0x28a35b0, L_0x26da4c0, L_0x28e6f90, L_0x28e7000;
v0x289a0f0_0 .net8 "NOTHING", 0 0, RS_0x7fb3a18cb0e8;  8 drivers
v0x289a2c0_0 .net *"_ivl_10", 0 0, L_0x28e5ad0;  1 drivers
v0x289a360_0 .net *"_ivl_12", 0 0, L_0x28e5b40;  1 drivers
v0x289a400_0 .net *"_ivl_16", 0 0, L_0x28e5d60;  1 drivers
v0x289a4c0_0 .net *"_ivl_18", 0 0, L_0x28e5e60;  1 drivers
v0x289a5f0_0 .net *"_ivl_22", 0 0, L_0x28e6140;  1 drivers
v0x289a6d0_0 .net *"_ivl_24", 0 0, L_0x28e61b0;  1 drivers
v0x289a7b0_0 .net *"_ivl_28", 0 0, L_0x28e63f0;  1 drivers
v0x289a890_0 .net *"_ivl_30", 0 0, L_0x28e6220;  1 drivers
v0x289aa00_0 .net *"_ivl_34", 0 0, L_0x28e66a0;  1 drivers
v0x289aae0_0 .net *"_ivl_36", 0 0, L_0x28e6710;  1 drivers
v0x289abc0_0 .net *"_ivl_4", 0 0, L_0x28e5840;  1 drivers
v0x289aca0_0 .net *"_ivl_40", 0 0, L_0x28e6960;  1 drivers
v0x289ad80_0 .net *"_ivl_42", 0 0, L_0x28e5dd0;  1 drivers
v0x289ae60_0 .net *"_ivl_46", 0 0, L_0x28e6ae0;  1 drivers
v0x289af40_0 .net *"_ivl_48", 0 0, L_0x28e6d60;  1 drivers
v0x289b020_0 .net *"_ivl_6", 0 0, L_0x28e58b0;  1 drivers
v0x289b1d0_0 .net "clk", 0 0, L_0x28de280;  alias, 1 drivers
v0x289b380_0 .net "d0", 0 0, L_0x289a1b0;  1 drivers
v0x289b420_0 .net "d1", 0 0, L_0x28e7280;  1 drivers
v0x289b4c0_0 .net "d2", 0 0, L_0x28e7320;  1 drivers
v0x289b560_0 .net "d3", 0 0, L_0x28e73c0;  1 drivers
v0x289b600_0 .net "d4", 0 0, L_0x28e7460;  1 drivers
v0x289b6a0_0 .net "d5", 0 0, L_0x28e7500;  1 drivers
v0x289b740_0 .net "d6", 0 0, L_0x28e75a0;  1 drivers
v0x289b800_0 .net "d7", 0 0, L_0x28e7640;  1 drivers
v0x289b8c0_0 .net "en", 0 0, L_0x28e57d0;  1 drivers
v0x289b980_0 .net "en_bar", 0 0, L_0x7fb3a1870408;  alias, 1 drivers
v0x289ba40_0 .net "from_d0", 0 0, L_0x28e6ca0;  1 drivers
v0x289bae0_0 .net "from_d1", 0 0, L_0x28e6b90;  1 drivers
v0x289bbb0_0 .net "from_d2", 0 0, L_0x28e6610;  1 drivers
v0x289bc80_0 .net "from_d3", 0 0, L_0x28e64b0;  1 drivers
v0x289bd50_0 .net "from_d4", 0 0, L_0x28e6290;  1 drivers
v0x289b0f0_0 .net "from_d5", 0 0, L_0x28e5fe0;  1 drivers
v0x289c000_0 .net "from_d6", 0 0, L_0x28e5c00;  1 drivers
v0x289c0d0_0 .net "from_d7", 0 0, L_0x28e5970;  1 drivers
L_0x7fb3a1870450 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x289c1a0_0 .net "high", 0 0, L_0x7fb3a1870450;  1 drivers
v0x289c350_0 .net "q0", 0 0, v0x2896e30_0;  1 drivers
v0x289c3f0_0 .net "q1", 0 0, v0x2897500_0;  1 drivers
v0x289c490_0 .net "q2", 0 0, v0x2897bf0_0;  1 drivers
v0x289c530_0 .net "q3", 0 0, v0x28982f0_0;  1 drivers
v0x289c600_0 .net "q4", 0 0, v0x2898b10_0;  1 drivers
v0x289c6d0_0 .net "q5", 0 0, v0x28991b0_0;  1 drivers
v0x289c7a0_0 .net "q6", 0 0, v0x2899810_0;  1 drivers
v0x289c870_0 .net "q7", 0 0, v0x2899ec0_0;  1 drivers
S_0x2896930 .scope module, "DFF0" "d_flip_flop" 35 62, 36 3 0, S_0x28964d0;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "en";
    .port_info 2 /INPUT 1 "d";
    .port_info 3 /OUTPUT 1 "q";
    .port_info 4 /OUTPUT 1 "q_bar";
L_0x28e7000 .functor NOT 1, v0x2896e30_0, C4<0>, C4<0>, C4<0>;
v0x2896bf0_0 .net "clk", 0 0, L_0x28de280;  alias, 1 drivers
v0x2896cd0_0 .net "d", 0 0, L_0x28e6ca0;  alias, 1 drivers
v0x2896d90_0 .net "en", 0 0, L_0x7fb3a1870450;  alias, 1 drivers
v0x2896e30_0 .var "q", 0 0;
v0x2896ef0_0 .net8 "q_bar", 0 0, RS_0x7fb3a18cb0e8;  alias, 8 drivers
E_0x288e790 .event posedge, v0x2896d90_0, v0x2896bf0_0;
S_0x28970a0 .scope module, "DFF1" "d_flip_flop" 35 61, 36 3 0, S_0x28964d0;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "en";
    .port_info 2 /INPUT 1 "d";
    .port_info 3 /OUTPUT 1 "q";
    .port_info 4 /OUTPUT 1 "q_bar";
L_0x28e6f90 .functor NOT 1, v0x2897500_0, C4<0>, C4<0>, C4<0>;
v0x2897320_0 .net "clk", 0 0, L_0x28de280;  alias, 1 drivers
v0x28973c0_0 .net "d", 0 0, L_0x28e6b90;  alias, 1 drivers
v0x2897460_0 .net "en", 0 0, L_0x7fb3a1870450;  alias, 1 drivers
v0x2897500_0 .var "q", 0 0;
v0x28975a0_0 .net8 "q_bar", 0 0, RS_0x7fb3a18cb0e8;  alias, 8 drivers
S_0x28976f0 .scope module, "DFF2" "d_flip_flop" 35 60, 36 3 0, S_0x28964d0;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "en";
    .port_info 2 /INPUT 1 "d";
    .port_info 3 /OUTPUT 1 "q";
    .port_info 4 /OUTPUT 1 "q_bar";
L_0x26da4c0 .functor NOT 1, v0x2897bf0_0, C4<0>, C4<0>, C4<0>;
v0x2897950_0 .net "clk", 0 0, L_0x28de280;  alias, 1 drivers
v0x2897a40_0 .net "d", 0 0, L_0x28e6610;  alias, 1 drivers
v0x2897b00_0 .net "en", 0 0, L_0x7fb3a1870450;  alias, 1 drivers
v0x2897bf0_0 .var "q", 0 0;
v0x2897c90_0 .net8 "q_bar", 0 0, RS_0x7fb3a18cb0e8;  alias, 8 drivers
S_0x2897e70 .scope module, "DFF3" "d_flip_flop" 35 59, 36 3 0, S_0x28964d0;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "en";
    .port_info 2 /INPUT 1 "d";
    .port_info 3 /OUTPUT 1 "q";
    .port_info 4 /OUTPUT 1 "q_bar";
L_0x28a35b0 .functor NOT 1, v0x28982f0_0, C4<0>, C4<0>, C4<0>;
v0x28980d0_0 .net "clk", 0 0, L_0x28de280;  alias, 1 drivers
v0x2898190_0 .net "d", 0 0, L_0x28e64b0;  alias, 1 drivers
v0x2898250_0 .net "en", 0 0, L_0x7fb3a1870450;  alias, 1 drivers
v0x28982f0_0 .var "q", 0 0;
v0x2898390_0 .net8 "q_bar", 0 0, RS_0x7fb3a18cb0e8;  alias, 8 drivers
S_0x2898520 .scope module, "DFF4" "d_flip_flop" 35 58, 36 3 0, S_0x28964d0;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "en";
    .port_info 2 /INPUT 1 "d";
    .port_info 3 /OUTPUT 1 "q";
    .port_info 4 /OUTPUT 1 "q_bar";
L_0x28aaef0 .functor NOT 1, v0x2898b10_0, C4<0>, C4<0>, C4<0>;
v0x28987d0_0 .net "clk", 0 0, L_0x28de280;  alias, 1 drivers
v0x2898920_0 .net "d", 0 0, L_0x28e6290;  alias, 1 drivers
v0x28989e0_0 .net "en", 0 0, L_0x7fb3a1870450;  alias, 1 drivers
v0x2898b10_0 .var "q", 0 0;
v0x2898bb0_0 .net8 "q_bar", 0 0, RS_0x7fb3a18cb0e8;  alias, 8 drivers
S_0x2898d80 .scope module, "DFF5" "d_flip_flop" 35 57, 36 3 0, S_0x28964d0;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "en";
    .port_info 2 /INPUT 1 "d";
    .port_info 3 /OUTPUT 1 "q";
    .port_info 4 /OUTPUT 1 "q_bar";
L_0x28b2910 .functor NOT 1, v0x28991b0_0, C4<0>, C4<0>, C4<0>;
v0x2898f90_0 .net "clk", 0 0, L_0x28de280;  alias, 1 drivers
v0x2899050_0 .net "d", 0 0, L_0x28e5fe0;  alias, 1 drivers
v0x2899110_0 .net "en", 0 0, L_0x7fb3a1870450;  alias, 1 drivers
v0x28991b0_0 .var "q", 0 0;
v0x2899250_0 .net8 "q_bar", 0 0, RS_0x7fb3a18cb0e8;  alias, 8 drivers
S_0x2899390 .scope module, "DFF6" "d_flip_flop" 35 56, 36 3 0, S_0x28964d0;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "en";
    .port_info 2 /INPUT 1 "d";
    .port_info 3 /OUTPUT 1 "q";
    .port_info 4 /OUTPUT 1 "q_bar";
L_0x2898a80 .functor NOT 1, v0x2899810_0, C4<0>, C4<0>, C4<0>;
v0x28995f0_0 .net "clk", 0 0, L_0x28de280;  alias, 1 drivers
v0x28996b0_0 .net "d", 0 0, L_0x28e5c00;  alias, 1 drivers
v0x2899770_0 .net "en", 0 0, L_0x7fb3a1870450;  alias, 1 drivers
v0x2899810_0 .var "q", 0 0;
v0x28998b0_0 .net8 "q_bar", 0 0, RS_0x7fb3a18cb0e8;  alias, 8 drivers
S_0x2899a40 .scope module, "DFF7" "d_flip_flop" 35 55, 36 3 0, S_0x28964d0;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "en";
    .port_info 2 /INPUT 1 "d";
    .port_info 3 /OUTPUT 1 "q";
    .port_info 4 /OUTPUT 1 "q_bar";
L_0x28ccde0 .functor NOT 1, v0x2899ec0_0, C4<0>, C4<0>, C4<0>;
v0x2899ca0_0 .net "clk", 0 0, L_0x28de280;  alias, 1 drivers
v0x2899d60_0 .net "d", 0 0, L_0x28e5970;  alias, 1 drivers
v0x2899e20_0 .net "en", 0 0, L_0x7fb3a1870450;  alias, 1 drivers
v0x2899ec0_0 .var "q", 0 0;
v0x2899f60_0 .net8 "q_bar", 0 0, RS_0x7fb3a18cb0e8;  alias, 8 drivers
S_0x289cdf0 .scope module, "OR1" "or2" 33 21, 37 2 0, S_0x28960d0;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "y";
L_0x28de280 .functor OR 1, v0x28c4040_0, L_0x28e7e50, C4<0>, C4<0>;
v0x289d040_0 .net "a", 0 0, v0x28c4040_0;  alias, 1 drivers
v0x289d100_0 .net "b", 0 0, L_0x28e7e50;  alias, 1 drivers
v0x289d1c0_0 .net "y", 0 0, L_0x28de280;  alias, 1 drivers
S_0x289d830 .scope module, "MUX_A" "ta157_8" 20 74, 14 7 0, S_0x2814040;
 .timescale -9 -9;
    .port_info 0 /INPUT 8 "A8";
    .port_info 1 /INPUT 8 "B8";
    .port_info 2 /INPUT 1 "S";
    .port_info 3 /INPUT 1 "EN_BAR";
    .port_info 4 /OUTPUT 8 "Y8";
L_0x28d71e0 .functor NOT 1, L_0x7fb3a1870180, C4<0>, C4<0>, C4<0>;
v0x289eb00_0 .net "A8", 7 0, L_0x28d3e90;  alias, 1 drivers
v0x289ec00_0 .net "B8", 7 0, L_0x28ce800;  alias, 1 drivers
v0x289ece0_0 .net "EN", 0 0, L_0x28d71e0;  1 drivers
v0x289edd0_0 .net "EN_BAR", 0 0, L_0x7fb3a1870180;  alias, 1 drivers
v0x289ee70_0 .net "S", 0 0, L_0x28cb9e0;  alias, 1 drivers
v0x289efb0_0 .net "Y8", 7 0, L_0x28d7580;  alias, 1 drivers
L_0x28d7300 .part L_0x28d3e90, 0, 4;
L_0x28d73a0 .part L_0x28ce800, 0, 4;
L_0x28d7440 .part L_0x28d3e90, 4, 4;
L_0x28d74e0 .part L_0x28ce800, 4, 4;
L_0x28d7580 .concat8 [ 4 4 0 0], v0x289e120_0, v0x289e990_0;
S_0x289da90 .scope module, "MUX0" "jeff_74x157" 14 20, 15 2 0, S_0x289d830;
 .timescale -9 -9;
    .port_info 0 /INPUT 4 "a";
    .port_info 1 /INPUT 4 "b";
    .port_info 2 /INPUT 1 "s";
    .port_info 3 /INPUT 1 "en";
    .port_info 4 /OUTPUT 4 "y";
v0x289ddb0_0 .net "a", 3 0, L_0x28d7300;  1 drivers
v0x289deb0_0 .net "b", 3 0, L_0x28d73a0;  1 drivers
v0x289df90_0 .net "en", 0 0, L_0x28d71e0;  alias, 1 drivers
v0x289e060_0 .net "s", 0 0, L_0x28cb9e0;  alias, 1 drivers
v0x289e120_0 .var "y", 3 0;
E_0x289dd20 .event edge, v0x289df90_0, v0x289e060_0, v0x289ddb0_0, v0x289deb0_0;
S_0x289e2f0 .scope module, "MUX1" "jeff_74x157" 14 29, 15 2 0, S_0x289d830;
 .timescale -9 -9;
    .port_info 0 /INPUT 4 "a";
    .port_info 1 /INPUT 4 "b";
    .port_info 2 /INPUT 1 "s";
    .port_info 3 /INPUT 1 "en";
    .port_info 4 /OUTPUT 4 "y";
v0x289e5e0_0 .net "a", 3 0, L_0x28d7440;  1 drivers
v0x289e6e0_0 .net "b", 3 0, L_0x28d74e0;  1 drivers
v0x289e7c0_0 .net "en", 0 0, L_0x28d71e0;  alias, 1 drivers
v0x289e8c0_0 .net "s", 0 0, L_0x28cb9e0;  alias, 1 drivers
v0x289e990_0 .var "y", 3 0;
E_0x289e570 .event edge, v0x289df90_0, v0x289e060_0, v0x289e5e0_0, v0x289e6e0_0;
S_0x289f0f0 .scope module, "MUX_B" "ta157_8" 20 83, 14 7 0, S_0x2814040;
 .timescale -9 -9;
    .port_info 0 /INPUT 8 "A8";
    .port_info 1 /INPUT 8 "B8";
    .port_info 2 /INPUT 1 "S";
    .port_info 3 /INPUT 1 "EN_BAR";
    .port_info 4 /OUTPUT 8 "Y8";
L_0x28d7620 .functor NOT 1, L_0x7fb3a1870180, C4<0>, C4<0>, C4<0>;
v0x28a03b0_0 .net "A8", 7 0, L_0x28d6b40;  alias, 1 drivers
v0x28a04b0_0 .net "B8", 7 0, L_0x28d1350;  alias, 1 drivers
v0x28a0590_0 .net "EN", 0 0, L_0x28d7620;  1 drivers
v0x28a0680_0 .net "EN_BAR", 0 0, L_0x7fb3a1870180;  alias, 1 drivers
v0x28a0720_0 .net "S", 0 0, L_0x28cbba0;  alias, 1 drivers
v0x28a0860_0 .net "Y8", 7 0, L_0x28d7910;  alias, 1 drivers
L_0x28d7690 .part L_0x28d6b40, 0, 4;
L_0x28d7730 .part L_0x28d1350, 0, 4;
L_0x28d77d0 .part L_0x28d6b40, 4, 4;
L_0x28d7870 .part L_0x28d1350, 4, 4;
L_0x28d7910 .concat8 [ 4 4 0 0], v0x289f9d0_0, v0x28a0240_0;
S_0x289f350 .scope module, "MUX0" "jeff_74x157" 14 20, 15 2 0, S_0x289f0f0;
 .timescale -9 -9;
    .port_info 0 /INPUT 4 "a";
    .port_info 1 /INPUT 4 "b";
    .port_info 2 /INPUT 1 "s";
    .port_info 3 /INPUT 1 "en";
    .port_info 4 /OUTPUT 4 "y";
v0x289f660_0 .net "a", 3 0, L_0x28d7690;  1 drivers
v0x289f760_0 .net "b", 3 0, L_0x28d7730;  1 drivers
v0x289f840_0 .net "en", 0 0, L_0x28d7620;  alias, 1 drivers
v0x289f910_0 .net "s", 0 0, L_0x28cbba0;  alias, 1 drivers
v0x289f9d0_0 .var "y", 3 0;
E_0x289f5d0 .event edge, v0x289f840_0, v0x289f910_0, v0x289f660_0, v0x289f760_0;
S_0x289fba0 .scope module, "MUX1" "jeff_74x157" 14 29, 15 2 0, S_0x289f0f0;
 .timescale -9 -9;
    .port_info 0 /INPUT 4 "a";
    .port_info 1 /INPUT 4 "b";
    .port_info 2 /INPUT 1 "s";
    .port_info 3 /INPUT 1 "en";
    .port_info 4 /OUTPUT 4 "y";
v0x289fe90_0 .net "a", 3 0, L_0x28d77d0;  1 drivers
v0x289ff90_0 .net "b", 3 0, L_0x28d7870;  1 drivers
v0x28a0070_0 .net "en", 0 0, L_0x28d7620;  alias, 1 drivers
v0x28a0170_0 .net "s", 0 0, L_0x28cbba0;  alias, 1 drivers
v0x28a0240_0 .var "y", 3 0;
E_0x289fe20 .event edge, v0x289f840_0, v0x289f910_0, v0x289fe90_0, v0x289ff90_0;
S_0x28a0960 .scope module, "REGISTERA" "register_ab8" 20 42, 33 6 0, S_0x2814040;
 .timescale -9 -9;
    .port_info 0 /INPUT 8 "DATA_IN";
    .port_info 1 /INPUT 1 "SYSTEM_CLK";
    .port_info 2 /INPUT 1 "ENABLE_CLK";
    .port_info 3 /OUTPUT 8 "DATA_OUT";
v0x28a7dc0_0 .net "DATA_IN", 7 0, v0x28c3710_0;  alias, 1 drivers
v0x28a7e80_0 .net "DATA_OUT", 7 0, L_0x28ce800;  alias, 1 drivers
v0x28a7f70_0 .net "ENABLE_CLK", 0 0, L_0x28ca6b0;  alias, 1 drivers
L_0x7fb3a18701c8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x28a8010_0 .net "LOW", 0 0, L_0x7fb3a18701c8;  1 drivers
v0x28a8100_0 .net "SYSTEM_CLK", 0 0, v0x28c4040_0;  alias, 1 drivers
v0x28a81f0_0 .net "W1", 0 0, L_0x28cc050;  1 drivers
S_0x28a0c00 .scope module, "DFFS" "ta377_bar" 33 28, 34 7 0, S_0x28a0960;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "EN_BAR";
    .port_info 1 /INPUT 1 "CLK";
    .port_info 2 /INPUT 8 "D";
    .port_info 3 /OUTPUT 8 "Q";
L_0x28cc0e0 .functor NOT 1, L_0x7fb3a18701c8, C4<0>, C4<0>, C4<0>;
v0x28a1070_0 .net "CLK", 0 0, L_0x28cc050;  alias, 1 drivers
v0x28a74c0_0 .net "D", 7 0, v0x28c3710_0;  alias, 1 drivers
v0x28a75a0_0 .net "EN", 0 0, L_0x28cc0e0;  1 drivers
v0x28a7670_0 .net "EN_BAR", 0 0, L_0x7fb3a18701c8;  alias, 1 drivers
v0x28a7740_0 .net "Q", 7 0, L_0x28ce800;  alias, 1 drivers
L_0x28a4d60 .part v0x28c3710_0, 0, 1;
L_0x28ce060 .part v0x28c3710_0, 1, 1;
L_0x28ce150 .part v0x28c3710_0, 2, 1;
L_0x28ce240 .part v0x28c3710_0, 3, 1;
L_0x28ce440 .part v0x28c3710_0, 4, 1;
L_0x28ce4e0 .part v0x28c3710_0, 5, 1;
L_0x28ce5d0 .part v0x28c3710_0, 6, 1;
L_0x28ce6c0 .part v0x28c3710_0, 7, 1;
LS_0x28ce800_0_0 .concat8 [ 1 1 1 1], v0x28a1870_0, v0x28a1fd0_0, v0x28a2720_0, v0x28a2e20_0;
LS_0x28ce800_0_4 .concat8 [ 1 1 1 1], v0x28a3640_0, v0x28a3ce0_0, v0x28a4370_0, v0x28a4a50_0;
L_0x28ce800 .concat8 [ 4 4 0 0], LS_0x28ce800_0_0, LS_0x28ce800_0_4;
S_0x28a0e70 .scope module, "U1" "jeff_74x377" 34 18, 35 6 0, S_0x28a0c00;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "en_bar";
    .port_info 1 /INPUT 1 "clk";
    .port_info 2 /INPUT 1 "d0";
    .port_info 3 /INPUT 1 "d1";
    .port_info 4 /INPUT 1 "d2";
    .port_info 5 /INPUT 1 "d3";
    .port_info 6 /INPUT 1 "d4";
    .port_info 7 /INPUT 1 "d5";
    .port_info 8 /INPUT 1 "d6";
    .port_info 9 /INPUT 1 "d7";
    .port_info 10 /OUTPUT 1 "q0";
    .port_info 11 /OUTPUT 1 "q1";
    .port_info 12 /OUTPUT 1 "q2";
    .port_info 13 /OUTPUT 1 "q3";
    .port_info 14 /OUTPUT 1 "q4";
    .port_info 15 /OUTPUT 1 "q5";
    .port_info 16 /OUTPUT 1 "q6";
    .port_info 17 /OUTPUT 1 "q7";
L_0x28cc200 .functor NOT 1, L_0x7fb3a18701c8, C4<0>, C4<0>, C4<0>;
L_0x28cc290 .functor AND 1, L_0x28ce6c0, L_0x28cc200, C4<1>, C4<1>;
L_0x28cc320 .functor AND 1, L_0x7fb3a18701c8, v0x28a4a50_0, C4<1>, C4<1>;
L_0x28cc390 .functor OR 1, L_0x28cc290, L_0x28cc320, C4<0>, C4<0>;
L_0x28cc450 .functor AND 1, L_0x28ce5d0, L_0x28cc200, C4<1>, C4<1>;
L_0x28cc4c0 .functor AND 1, L_0x7fb3a18701c8, v0x28a4370_0, C4<1>, C4<1>;
L_0x28cc580 .functor OR 1, L_0x28cc450, L_0x28cc4c0, C4<0>, C4<0>;
L_0x28cc6e0 .functor AND 1, L_0x28ce4e0, L_0x28cc200, C4<1>, C4<1>;
L_0x28cc7e0 .functor AND 1, L_0x7fb3a18701c8, v0x28a3ce0_0, C4<1>, C4<1>;
L_0x28cc960 .functor OR 1, L_0x28cc6e0, L_0x28cc7e0, C4<0>, C4<0>;
L_0x28ccac0 .functor AND 1, L_0x28ce440, L_0x28cc200, C4<1>, C4<1>;
L_0x28ccb30 .functor AND 1, L_0x7fb3a18701c8, v0x28a3640_0, C4<1>, C4<1>;
L_0x28ccc10 .functor OR 1, L_0x28ccac0, L_0x28ccb30, C4<0>, C4<0>;
L_0x28ccd70 .functor AND 1, L_0x28ce240, L_0x28cc200, C4<1>, C4<1>;
L_0x28ccba0 .functor AND 1, L_0x7fb3a18701c8, v0x28a2e20_0, C4<1>, C4<1>;
L_0x28cceb0 .functor OR 1, L_0x28ccd70, L_0x28ccba0, C4<0>, C4<0>;
L_0x28cd0a0 .functor AND 1, L_0x28ce150, L_0x28cc200, C4<1>, C4<1>;
L_0x28cd110 .functor AND 1, L_0x7fb3a18701c8, v0x28a2720_0, C4<1>, C4<1>;
L_0x28cd010 .functor OR 1, L_0x28cd0a0, L_0x28cd110, C4<0>, C4<0>;
L_0x28cd360 .functor AND 1, L_0x28ce060, L_0x28cc200, C4<1>, C4<1>;
L_0x28cc750 .functor AND 1, L_0x7fb3a18701c8, v0x28a1fd0_0, C4<1>, C4<1>;
L_0x28cd590 .functor OR 1, L_0x28cd360, L_0x28cc750, C4<0>, C4<0>;
L_0x28cd4e0 .functor AND 1, L_0x28a4d60, L_0x28cc200, C4<1>, C4<1>;
L_0x28cd760 .functor AND 1, L_0x7fb3a18701c8, v0x28a1870_0, C4<1>, C4<1>;
L_0x28cd6a0 .functor OR 1, L_0x28cd4e0, L_0x28cd760, C4<0>, C4<0>;
RS_0x7fb3a18cd068 .resolv tri, L_0x28cd990, L_0x28cda00, L_0x28cda70, L_0x28cdae0, L_0x28cdb90, L_0x28cdc40, L_0x28cdcf0, L_0x28cdda0;
v0x28a4c80_0 .net8 "NOTHING", 0 0, RS_0x7fb3a18cd068;  8 drivers
v0x28a4e50_0 .net *"_ivl_10", 0 0, L_0x28cc450;  1 drivers
v0x28a4ef0_0 .net *"_ivl_12", 0 0, L_0x28cc4c0;  1 drivers
v0x28a4f90_0 .net *"_ivl_16", 0 0, L_0x28cc6e0;  1 drivers
v0x28a5030_0 .net *"_ivl_18", 0 0, L_0x28cc7e0;  1 drivers
v0x28a50d0_0 .net *"_ivl_22", 0 0, L_0x28ccac0;  1 drivers
v0x28a5170_0 .net *"_ivl_24", 0 0, L_0x28ccb30;  1 drivers
v0x28a5230_0 .net *"_ivl_28", 0 0, L_0x28ccd70;  1 drivers
v0x28a5310_0 .net *"_ivl_30", 0 0, L_0x28ccba0;  1 drivers
v0x28a5480_0 .net *"_ivl_34", 0 0, L_0x28cd0a0;  1 drivers
v0x28a5560_0 .net *"_ivl_36", 0 0, L_0x28cd110;  1 drivers
v0x28a5640_0 .net *"_ivl_4", 0 0, L_0x28cc290;  1 drivers
v0x28a5720_0 .net *"_ivl_40", 0 0, L_0x28cd360;  1 drivers
v0x28a5800_0 .net *"_ivl_42", 0 0, L_0x28cc750;  1 drivers
v0x28a58e0_0 .net *"_ivl_46", 0 0, L_0x28cd4e0;  1 drivers
v0x28a59c0_0 .net *"_ivl_48", 0 0, L_0x28cd760;  1 drivers
v0x28a5aa0_0 .net *"_ivl_6", 0 0, L_0x28cc320;  1 drivers
v0x28a5c50_0 .net "clk", 0 0, L_0x28cc050;  alias, 1 drivers
v0x28a5e00_0 .net "d0", 0 0, L_0x28a4d60;  1 drivers
v0x28a5ea0_0 .net "d1", 0 0, L_0x28ce060;  1 drivers
v0x28a5f40_0 .net "d2", 0 0, L_0x28ce150;  1 drivers
v0x28a5fe0_0 .net "d3", 0 0, L_0x28ce240;  1 drivers
v0x28a6080_0 .net "d4", 0 0, L_0x28ce440;  1 drivers
v0x28a6120_0 .net "d5", 0 0, L_0x28ce4e0;  1 drivers
v0x28a61c0_0 .net "d6", 0 0, L_0x28ce5d0;  1 drivers
v0x28a6280_0 .net "d7", 0 0, L_0x28ce6c0;  1 drivers
v0x28a6340_0 .net "en", 0 0, L_0x28cc200;  1 drivers
v0x28a6400_0 .net "en_bar", 0 0, L_0x7fb3a18701c8;  alias, 1 drivers
v0x28a64c0_0 .net "from_d0", 0 0, L_0x28cd6a0;  1 drivers
v0x28a6560_0 .net "from_d1", 0 0, L_0x28cd590;  1 drivers
v0x28a6630_0 .net "from_d2", 0 0, L_0x28cd010;  1 drivers
v0x28a6700_0 .net "from_d3", 0 0, L_0x28cceb0;  1 drivers
v0x28a67d0_0 .net "from_d4", 0 0, L_0x28ccc10;  1 drivers
v0x28a5b70_0 .net "from_d5", 0 0, L_0x28cc960;  1 drivers
v0x28a6a80_0 .net "from_d6", 0 0, L_0x28cc580;  1 drivers
v0x28a6b50_0 .net "from_d7", 0 0, L_0x28cc390;  1 drivers
L_0x7fb3a1870210 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x28a6c20_0 .net "high", 0 0, L_0x7fb3a1870210;  1 drivers
v0x28a6dd0_0 .net "q0", 0 0, v0x28a1870_0;  1 drivers
v0x28a6e70_0 .net "q1", 0 0, v0x28a1fd0_0;  1 drivers
v0x28a6f10_0 .net "q2", 0 0, v0x28a2720_0;  1 drivers
v0x28a6fb0_0 .net "q3", 0 0, v0x28a2e20_0;  1 drivers
v0x28a7080_0 .net "q4", 0 0, v0x28a3640_0;  1 drivers
v0x28a7150_0 .net "q5", 0 0, v0x28a3ce0_0;  1 drivers
v0x28a7220_0 .net "q6", 0 0, v0x28a4370_0;  1 drivers
v0x28a72f0_0 .net "q7", 0 0, v0x28a4a50_0;  1 drivers
S_0x28a12d0 .scope module, "DFF0" "d_flip_flop" 35 62, 36 3 0, S_0x28a0e70;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "en";
    .port_info 2 /INPUT 1 "d";
    .port_info 3 /OUTPUT 1 "q";
    .port_info 4 /OUTPUT 1 "q_bar";
L_0x28cdda0 .functor NOT 1, v0x28a1870_0, C4<0>, C4<0>, C4<0>;
v0x28a1600_0 .net "clk", 0 0, L_0x28cc050;  alias, 1 drivers
v0x28a16e0_0 .net "d", 0 0, L_0x28cd6a0;  alias, 1 drivers
v0x28a17a0_0 .net "en", 0 0, L_0x7fb3a1870210;  alias, 1 drivers
v0x28a1870_0 .var "q", 0 0;
v0x28a1930_0 .net8 "q_bar", 0 0, RS_0x7fb3a18cd068;  alias, 8 drivers
E_0x28a1580 .event posedge, v0x28a17a0_0, v0x28a1600_0;
S_0x28a1ae0 .scope module, "DFF1" "d_flip_flop" 35 61, 36 3 0, S_0x28a0e70;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "en";
    .port_info 2 /INPUT 1 "d";
    .port_info 3 /OUTPUT 1 "q";
    .port_info 4 /OUTPUT 1 "q_bar";
L_0x28cdcf0 .functor NOT 1, v0x28a1fd0_0, C4<0>, C4<0>, C4<0>;
v0x28a1d60_0 .net "clk", 0 0, L_0x28cc050;  alias, 1 drivers
v0x28a1e30_0 .net "d", 0 0, L_0x28cd590;  alias, 1 drivers
v0x28a1ed0_0 .net "en", 0 0, L_0x7fb3a1870210;  alias, 1 drivers
v0x28a1fd0_0 .var "q", 0 0;
v0x28a2070_0 .net8 "q_bar", 0 0, RS_0x7fb3a18cd068;  alias, 8 drivers
S_0x28a21f0 .scope module, "DFF2" "d_flip_flop" 35 60, 36 3 0, S_0x28a0e70;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "en";
    .port_info 2 /INPUT 1 "d";
    .port_info 3 /OUTPUT 1 "q";
    .port_info 4 /OUTPUT 1 "q_bar";
L_0x28cdc40 .functor NOT 1, v0x28a2720_0, C4<0>, C4<0>, C4<0>;
v0x28a2480_0 .net "clk", 0 0, L_0x28cc050;  alias, 1 drivers
v0x28a2570_0 .net "d", 0 0, L_0x28cd010;  alias, 1 drivers
v0x28a2630_0 .net "en", 0 0, L_0x7fb3a1870210;  alias, 1 drivers
v0x28a2720_0 .var "q", 0 0;
v0x28a27c0_0 .net8 "q_bar", 0 0, RS_0x7fb3a18cd068;  alias, 8 drivers
S_0x28a29a0 .scope module, "DFF3" "d_flip_flop" 35 59, 36 3 0, S_0x28a0e70;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "en";
    .port_info 2 /INPUT 1 "d";
    .port_info 3 /OUTPUT 1 "q";
    .port_info 4 /OUTPUT 1 "q_bar";
L_0x28cdb90 .functor NOT 1, v0x28a2e20_0, C4<0>, C4<0>, C4<0>;
v0x28a2c00_0 .net "clk", 0 0, L_0x28cc050;  alias, 1 drivers
v0x28a2cc0_0 .net "d", 0 0, L_0x28cceb0;  alias, 1 drivers
v0x28a2d80_0 .net "en", 0 0, L_0x7fb3a1870210;  alias, 1 drivers
v0x28a2e20_0 .var "q", 0 0;
v0x28a2ec0_0 .net8 "q_bar", 0 0, RS_0x7fb3a18cd068;  alias, 8 drivers
S_0x28a3050 .scope module, "DFF4" "d_flip_flop" 35 58, 36 3 0, S_0x28a0e70;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "en";
    .port_info 2 /INPUT 1 "d";
    .port_info 3 /OUTPUT 1 "q";
    .port_info 4 /OUTPUT 1 "q_bar";
L_0x28cdae0 .functor NOT 1, v0x28a3640_0, C4<0>, C4<0>, C4<0>;
v0x28a3300_0 .net "clk", 0 0, L_0x28cc050;  alias, 1 drivers
v0x28a3450_0 .net "d", 0 0, L_0x28ccc10;  alias, 1 drivers
v0x28a3510_0 .net "en", 0 0, L_0x7fb3a1870210;  alias, 1 drivers
v0x28a3640_0 .var "q", 0 0;
v0x28a36e0_0 .net8 "q_bar", 0 0, RS_0x7fb3a18cd068;  alias, 8 drivers
S_0x28a38b0 .scope module, "DFF5" "d_flip_flop" 35 57, 36 3 0, S_0x28a0e70;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "en";
    .port_info 2 /INPUT 1 "d";
    .port_info 3 /OUTPUT 1 "q";
    .port_info 4 /OUTPUT 1 "q_bar";
L_0x28cda70 .functor NOT 1, v0x28a3ce0_0, C4<0>, C4<0>, C4<0>;
v0x28a3ac0_0 .net "clk", 0 0, L_0x28cc050;  alias, 1 drivers
v0x28a3b80_0 .net "d", 0 0, L_0x28cc960;  alias, 1 drivers
v0x28a3c40_0 .net "en", 0 0, L_0x7fb3a1870210;  alias, 1 drivers
v0x28a3ce0_0 .var "q", 0 0;
v0x28a3d80_0 .net8 "q_bar", 0 0, RS_0x7fb3a18cd068;  alias, 8 drivers
S_0x28a3ec0 .scope module, "DFF6" "d_flip_flop" 35 56, 36 3 0, S_0x28a0e70;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "en";
    .port_info 2 /INPUT 1 "d";
    .port_info 3 /OUTPUT 1 "q";
    .port_info 4 /OUTPUT 1 "q_bar";
L_0x28cda00 .functor NOT 1, v0x28a4370_0, C4<0>, C4<0>, C4<0>;
v0x28a4120_0 .net "clk", 0 0, L_0x28cc050;  alias, 1 drivers
v0x28a41e0_0 .net "d", 0 0, L_0x28cc580;  alias, 1 drivers
v0x28a42a0_0 .net "en", 0 0, L_0x7fb3a1870210;  alias, 1 drivers
v0x28a4370_0 .var "q", 0 0;
v0x28a4410_0 .net8 "q_bar", 0 0, RS_0x7fb3a18cd068;  alias, 8 drivers
S_0x28a45a0 .scope module, "DFF7" "d_flip_flop" 35 55, 36 3 0, S_0x28a0e70;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "en";
    .port_info 2 /INPUT 1 "d";
    .port_info 3 /OUTPUT 1 "q";
    .port_info 4 /OUTPUT 1 "q_bar";
L_0x28cd990 .functor NOT 1, v0x28a4a50_0, C4<0>, C4<0>, C4<0>;
v0x28a4800_0 .net "clk", 0 0, L_0x28cc050;  alias, 1 drivers
v0x28a48c0_0 .net "d", 0 0, L_0x28cc390;  alias, 1 drivers
v0x28a4980_0 .net "en", 0 0, L_0x7fb3a1870210;  alias, 1 drivers
v0x28a4a50_0 .var "q", 0 0;
v0x28a4af0_0 .net8 "q_bar", 0 0, RS_0x7fb3a18cd068;  alias, 8 drivers
S_0x28a78c0 .scope module, "OR1" "or2" 33 21, 37 2 0, S_0x28a0960;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "y";
L_0x28cc050 .functor OR 1, v0x28c4040_0, L_0x28ca6b0, C4<0>, C4<0>;
v0x28a7b10_0 .net "a", 0 0, v0x28c4040_0;  alias, 1 drivers
v0x28a7bd0_0 .net "b", 0 0, L_0x28ca6b0;  alias, 1 drivers
v0x28a7ce0_0 .net "y", 0 0, L_0x28cc050;  alias, 1 drivers
S_0x28a82f0 .scope module, "REGISTERB" "register_ab8" 20 50, 33 6 0, S_0x2814040;
 .timescale -9 -9;
    .port_info 0 /INPUT 8 "DATA_IN";
    .port_info 1 /INPUT 1 "SYSTEM_CLK";
    .port_info 2 /INPUT 1 "ENABLE_CLK";
    .port_info 3 /OUTPUT 8 "DATA_OUT";
v0x28af800_0 .net "DATA_IN", 7 0, v0x28c3880_0;  alias, 1 drivers
v0x28af8f0_0 .net "DATA_OUT", 7 0, L_0x28d1350;  alias, 1 drivers
v0x28af990_0 .net "ENABLE_CLK", 0 0, L_0x28ca6b0;  alias, 1 drivers
L_0x7fb3a1870258 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x28afa30_0 .net "LOW", 0 0, L_0x7fb3a1870258;  1 drivers
v0x28afb20_0 .net "SYSTEM_CLK", 0 0, v0x28c4040_0;  alias, 1 drivers
v0x28afc10_0 .net "W1", 0 0, L_0x28cee90;  1 drivers
S_0x28a8540 .scope module, "DFFS" "ta377_bar" 33 28, 34 7 0, S_0x28a82f0;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "EN_BAR";
    .port_info 1 /INPUT 1 "CLK";
    .port_info 2 /INPUT 8 "D";
    .port_info 3 /OUTPUT 8 "Q";
L_0x28cef00 .functor NOT 1, L_0x7fb3a1870258, C4<0>, C4<0>, C4<0>;
v0x28a89b0_0 .net "CLK", 0 0, L_0x28cee90;  alias, 1 drivers
v0x28aef10_0 .net "D", 7 0, v0x28c3880_0;  alias, 1 drivers
v0x28aeff0_0 .net "EN", 0 0, L_0x28cef00;  1 drivers
v0x28af0c0_0 .net "EN_BAR", 0 0, L_0x7fb3a1870258;  alias, 1 drivers
v0x28af190_0 .net "Q", 7 0, L_0x28d1350;  alias, 1 drivers
L_0x28ac6a0 .part v0x28c3880_0, 0, 1;
L_0x28d0bb0 .part v0x28c3880_0, 1, 1;
L_0x28d0ca0 .part v0x28c3880_0, 2, 1;
L_0x28d0d90 .part v0x28c3880_0, 3, 1;
L_0x28d0f90 .part v0x28c3880_0, 4, 1;
L_0x28d1030 .part v0x28c3880_0, 5, 1;
L_0x28d1120 .part v0x28c3880_0, 6, 1;
L_0x28d1210 .part v0x28c3880_0, 7, 1;
LS_0x28d1350_0_0 .concat8 [ 1 1 1 1], v0x28a91b0_0, v0x28a9910_0, v0x28aa060_0, v0x28aa760_0;
LS_0x28d1350_0_4 .concat8 [ 1 1 1 1], v0x28aaf80_0, v0x28ab620_0, v0x28abcb0_0, v0x28ac390_0;
L_0x28d1350 .concat8 [ 4 4 0 0], LS_0x28d1350_0_0, LS_0x28d1350_0_4;
S_0x28a87b0 .scope module, "U1" "jeff_74x377" 34 18, 35 6 0, S_0x28a8540;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "en_bar";
    .port_info 1 /INPUT 1 "clk";
    .port_info 2 /INPUT 1 "d0";
    .port_info 3 /INPUT 1 "d1";
    .port_info 4 /INPUT 1 "d2";
    .port_info 5 /INPUT 1 "d3";
    .port_info 6 /INPUT 1 "d4";
    .port_info 7 /INPUT 1 "d5";
    .port_info 8 /INPUT 1 "d6";
    .port_info 9 /INPUT 1 "d7";
    .port_info 10 /OUTPUT 1 "q0";
    .port_info 11 /OUTPUT 1 "q1";
    .port_info 12 /OUTPUT 1 "q2";
    .port_info 13 /OUTPUT 1 "q3";
    .port_info 14 /OUTPUT 1 "q4";
    .port_info 15 /OUTPUT 1 "q5";
    .port_info 16 /OUTPUT 1 "q6";
    .port_info 17 /OUTPUT 1 "q7";
L_0x28cf000 .functor NOT 1, L_0x7fb3a1870258, C4<0>, C4<0>, C4<0>;
L_0x28cf090 .functor AND 1, L_0x28d1210, L_0x28cf000, C4<1>, C4<1>;
L_0x28cf120 .functor AND 1, L_0x7fb3a1870258, v0x28ac390_0, C4<1>, C4<1>;
L_0x28cf190 .functor OR 1, L_0x28cf090, L_0x28cf120, C4<0>, C4<0>;
L_0x28cf200 .functor AND 1, L_0x28d1120, L_0x28cf000, C4<1>, C4<1>;
L_0x28cf270 .functor AND 1, L_0x7fb3a1870258, v0x28abcb0_0, C4<1>, C4<1>;
L_0x28cf2e0 .functor OR 1, L_0x28cf200, L_0x28cf270, C4<0>, C4<0>;
L_0x28cf350 .functor AND 1, L_0x28d1030, L_0x28cf000, C4<1>, C4<1>;
L_0x28cf450 .functor AND 1, L_0x7fb3a1870258, v0x28ab620_0, C4<1>, C4<1>;
L_0x28cef70 .functor OR 1, L_0x28cf350, L_0x28cf450, C4<0>, C4<0>;
L_0x28cf670 .functor AND 1, L_0x28d0f90, L_0x28cf000, C4<1>, C4<1>;
L_0x28cf6e0 .functor AND 1, L_0x7fb3a1870258, v0x28aaf80_0, C4<1>, C4<1>;
L_0x28cf7c0 .functor OR 1, L_0x28cf670, L_0x28cf6e0, C4<0>, C4<0>;
L_0x28cf920 .functor AND 1, L_0x28d0d90, L_0x28cf000, C4<1>, C4<1>;
L_0x28cf750 .functor AND 1, L_0x7fb3a1870258, v0x28aa760_0, C4<1>, C4<1>;
L_0x28cf9e0 .functor OR 1, L_0x28cf920, L_0x28cf750, C4<0>, C4<0>;
L_0x28cfbd0 .functor AND 1, L_0x28d0ca0, L_0x28cf000, C4<1>, C4<1>;
L_0x28cfc40 .functor AND 1, L_0x7fb3a1870258, v0x28aa060_0, C4<1>, C4<1>;
L_0x28cfb40 .functor OR 1, L_0x28cfbd0, L_0x28cfc40, C4<0>, C4<0>;
L_0x28cfe90 .functor AND 1, L_0x28d0bb0, L_0x28cf000, C4<1>, C4<1>;
L_0x28cf3c0 .functor AND 1, L_0x7fb3a1870258, v0x28a9910_0, C4<1>, C4<1>;
L_0x28d00c0 .functor OR 1, L_0x28cfe90, L_0x28cf3c0, C4<0>, C4<0>;
L_0x28d0010 .functor AND 1, L_0x28ac6a0, L_0x28cf000, C4<1>, C4<1>;
L_0x28d0290 .functor AND 1, L_0x7fb3a1870258, v0x28a91b0_0, C4<1>, C4<1>;
L_0x28d01d0 .functor OR 1, L_0x28d0010, L_0x28d0290, C4<0>, C4<0>;
RS_0x7fb3a18ce628 .resolv tri, L_0x28d04c0, L_0x28d0530, L_0x28d05a0, L_0x28d0630, L_0x28d06e0, L_0x28d0790, L_0x28d0840, L_0x28d08f0;
v0x28ac5c0_0 .net8 "NOTHING", 0 0, RS_0x7fb3a18ce628;  8 drivers
v0x28ac790_0 .net *"_ivl_10", 0 0, L_0x28cf200;  1 drivers
v0x28ac830_0 .net *"_ivl_12", 0 0, L_0x28cf270;  1 drivers
v0x28ac8d0_0 .net *"_ivl_16", 0 0, L_0x28cf350;  1 drivers
v0x28ac990_0 .net *"_ivl_18", 0 0, L_0x28cf450;  1 drivers
v0x28acac0_0 .net *"_ivl_22", 0 0, L_0x28cf670;  1 drivers
v0x28acba0_0 .net *"_ivl_24", 0 0, L_0x28cf6e0;  1 drivers
v0x28acc80_0 .net *"_ivl_28", 0 0, L_0x28cf920;  1 drivers
v0x28acd60_0 .net *"_ivl_30", 0 0, L_0x28cf750;  1 drivers
v0x28aced0_0 .net *"_ivl_34", 0 0, L_0x28cfbd0;  1 drivers
v0x28acfb0_0 .net *"_ivl_36", 0 0, L_0x28cfc40;  1 drivers
v0x28ad090_0 .net *"_ivl_4", 0 0, L_0x28cf090;  1 drivers
v0x28ad170_0 .net *"_ivl_40", 0 0, L_0x28cfe90;  1 drivers
v0x28ad250_0 .net *"_ivl_42", 0 0, L_0x28cf3c0;  1 drivers
v0x28ad330_0 .net *"_ivl_46", 0 0, L_0x28d0010;  1 drivers
v0x28ad410_0 .net *"_ivl_48", 0 0, L_0x28d0290;  1 drivers
v0x28ad4f0_0 .net *"_ivl_6", 0 0, L_0x28cf120;  1 drivers
v0x28ad6a0_0 .net "clk", 0 0, L_0x28cee90;  alias, 1 drivers
v0x28ad850_0 .net "d0", 0 0, L_0x28ac6a0;  1 drivers
v0x28ad8f0_0 .net "d1", 0 0, L_0x28d0bb0;  1 drivers
v0x28ad990_0 .net "d2", 0 0, L_0x28d0ca0;  1 drivers
v0x28ada30_0 .net "d3", 0 0, L_0x28d0d90;  1 drivers
v0x28adad0_0 .net "d4", 0 0, L_0x28d0f90;  1 drivers
v0x28adb70_0 .net "d5", 0 0, L_0x28d1030;  1 drivers
v0x28adc10_0 .net "d6", 0 0, L_0x28d1120;  1 drivers
v0x28adcd0_0 .net "d7", 0 0, L_0x28d1210;  1 drivers
v0x28add90_0 .net "en", 0 0, L_0x28cf000;  1 drivers
v0x28ade50_0 .net "en_bar", 0 0, L_0x7fb3a1870258;  alias, 1 drivers
v0x28adf10_0 .net "from_d0", 0 0, L_0x28d01d0;  1 drivers
v0x28adfb0_0 .net "from_d1", 0 0, L_0x28d00c0;  1 drivers
v0x28ae080_0 .net "from_d2", 0 0, L_0x28cfb40;  1 drivers
v0x28ae150_0 .net "from_d3", 0 0, L_0x28cf9e0;  1 drivers
v0x28ae220_0 .net "from_d4", 0 0, L_0x28cf7c0;  1 drivers
v0x28ad5c0_0 .net "from_d5", 0 0, L_0x28cef70;  1 drivers
v0x28ae4d0_0 .net "from_d6", 0 0, L_0x28cf2e0;  1 drivers
v0x28ae5a0_0 .net "from_d7", 0 0, L_0x28cf190;  1 drivers
L_0x7fb3a18702a0 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x28ae670_0 .net "high", 0 0, L_0x7fb3a18702a0;  1 drivers
v0x28ae820_0 .net "q0", 0 0, v0x28a91b0_0;  1 drivers
v0x28ae8c0_0 .net "q1", 0 0, v0x28a9910_0;  1 drivers
v0x28ae960_0 .net "q2", 0 0, v0x28aa060_0;  1 drivers
v0x28aea00_0 .net "q3", 0 0, v0x28aa760_0;  1 drivers
v0x28aead0_0 .net "q4", 0 0, v0x28aaf80_0;  1 drivers
v0x28aeba0_0 .net "q5", 0 0, v0x28ab620_0;  1 drivers
v0x28aec70_0 .net "q6", 0 0, v0x28abcb0_0;  1 drivers
v0x28aed40_0 .net "q7", 0 0, v0x28ac390_0;  1 drivers
S_0x28a8c10 .scope module, "DFF0" "d_flip_flop" 35 62, 36 3 0, S_0x28a87b0;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "en";
    .port_info 2 /INPUT 1 "d";
    .port_info 3 /OUTPUT 1 "q";
    .port_info 4 /OUTPUT 1 "q_bar";
L_0x28d08f0 .functor NOT 1, v0x28a91b0_0, C4<0>, C4<0>, C4<0>;
v0x28a8f40_0 .net "clk", 0 0, L_0x28cee90;  alias, 1 drivers
v0x28a9020_0 .net "d", 0 0, L_0x28d01d0;  alias, 1 drivers
v0x28a90e0_0 .net "en", 0 0, L_0x7fb3a18702a0;  alias, 1 drivers
v0x28a91b0_0 .var "q", 0 0;
v0x28a9270_0 .net8 "q_bar", 0 0, RS_0x7fb3a18ce628;  alias, 8 drivers
E_0x28a8ec0 .event posedge, v0x28a90e0_0, v0x28a8f40_0;
S_0x28a9420 .scope module, "DFF1" "d_flip_flop" 35 61, 36 3 0, S_0x28a87b0;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "en";
    .port_info 2 /INPUT 1 "d";
    .port_info 3 /OUTPUT 1 "q";
    .port_info 4 /OUTPUT 1 "q_bar";
L_0x28d0840 .functor NOT 1, v0x28a9910_0, C4<0>, C4<0>, C4<0>;
v0x28a96a0_0 .net "clk", 0 0, L_0x28cee90;  alias, 1 drivers
v0x28a9770_0 .net "d", 0 0, L_0x28d00c0;  alias, 1 drivers
v0x28a9810_0 .net "en", 0 0, L_0x7fb3a18702a0;  alias, 1 drivers
v0x28a9910_0 .var "q", 0 0;
v0x28a99b0_0 .net8 "q_bar", 0 0, RS_0x7fb3a18ce628;  alias, 8 drivers
S_0x28a9b30 .scope module, "DFF2" "d_flip_flop" 35 60, 36 3 0, S_0x28a87b0;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "en";
    .port_info 2 /INPUT 1 "d";
    .port_info 3 /OUTPUT 1 "q";
    .port_info 4 /OUTPUT 1 "q_bar";
L_0x28d0790 .functor NOT 1, v0x28aa060_0, C4<0>, C4<0>, C4<0>;
v0x28a9dc0_0 .net "clk", 0 0, L_0x28cee90;  alias, 1 drivers
v0x28a9eb0_0 .net "d", 0 0, L_0x28cfb40;  alias, 1 drivers
v0x28a9f70_0 .net "en", 0 0, L_0x7fb3a18702a0;  alias, 1 drivers
v0x28aa060_0 .var "q", 0 0;
v0x28aa100_0 .net8 "q_bar", 0 0, RS_0x7fb3a18ce628;  alias, 8 drivers
S_0x28aa2e0 .scope module, "DFF3" "d_flip_flop" 35 59, 36 3 0, S_0x28a87b0;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "en";
    .port_info 2 /INPUT 1 "d";
    .port_info 3 /OUTPUT 1 "q";
    .port_info 4 /OUTPUT 1 "q_bar";
L_0x28d06e0 .functor NOT 1, v0x28aa760_0, C4<0>, C4<0>, C4<0>;
v0x28aa540_0 .net "clk", 0 0, L_0x28cee90;  alias, 1 drivers
v0x28aa600_0 .net "d", 0 0, L_0x28cf9e0;  alias, 1 drivers
v0x28aa6c0_0 .net "en", 0 0, L_0x7fb3a18702a0;  alias, 1 drivers
v0x28aa760_0 .var "q", 0 0;
v0x28aa800_0 .net8 "q_bar", 0 0, RS_0x7fb3a18ce628;  alias, 8 drivers
S_0x28aa990 .scope module, "DFF4" "d_flip_flop" 35 58, 36 3 0, S_0x28a87b0;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "en";
    .port_info 2 /INPUT 1 "d";
    .port_info 3 /OUTPUT 1 "q";
    .port_info 4 /OUTPUT 1 "q_bar";
L_0x28d0630 .functor NOT 1, v0x28aaf80_0, C4<0>, C4<0>, C4<0>;
v0x28aac40_0 .net "clk", 0 0, L_0x28cee90;  alias, 1 drivers
v0x28aad90_0 .net "d", 0 0, L_0x28cf7c0;  alias, 1 drivers
v0x28aae50_0 .net "en", 0 0, L_0x7fb3a18702a0;  alias, 1 drivers
v0x28aaf80_0 .var "q", 0 0;
v0x28ab020_0 .net8 "q_bar", 0 0, RS_0x7fb3a18ce628;  alias, 8 drivers
S_0x28ab1f0 .scope module, "DFF5" "d_flip_flop" 35 57, 36 3 0, S_0x28a87b0;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "en";
    .port_info 2 /INPUT 1 "d";
    .port_info 3 /OUTPUT 1 "q";
    .port_info 4 /OUTPUT 1 "q_bar";
L_0x28d05a0 .functor NOT 1, v0x28ab620_0, C4<0>, C4<0>, C4<0>;
v0x28ab400_0 .net "clk", 0 0, L_0x28cee90;  alias, 1 drivers
v0x28ab4c0_0 .net "d", 0 0, L_0x28cef70;  alias, 1 drivers
v0x28ab580_0 .net "en", 0 0, L_0x7fb3a18702a0;  alias, 1 drivers
v0x28ab620_0 .var "q", 0 0;
v0x28ab6c0_0 .net8 "q_bar", 0 0, RS_0x7fb3a18ce628;  alias, 8 drivers
S_0x28ab800 .scope module, "DFF6" "d_flip_flop" 35 56, 36 3 0, S_0x28a87b0;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "en";
    .port_info 2 /INPUT 1 "d";
    .port_info 3 /OUTPUT 1 "q";
    .port_info 4 /OUTPUT 1 "q_bar";
L_0x28d0530 .functor NOT 1, v0x28abcb0_0, C4<0>, C4<0>, C4<0>;
v0x28aba60_0 .net "clk", 0 0, L_0x28cee90;  alias, 1 drivers
v0x28abb20_0 .net "d", 0 0, L_0x28cf2e0;  alias, 1 drivers
v0x28abbe0_0 .net "en", 0 0, L_0x7fb3a18702a0;  alias, 1 drivers
v0x28abcb0_0 .var "q", 0 0;
v0x28abd50_0 .net8 "q_bar", 0 0, RS_0x7fb3a18ce628;  alias, 8 drivers
S_0x28abee0 .scope module, "DFF7" "d_flip_flop" 35 55, 36 3 0, S_0x28a87b0;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "en";
    .port_info 2 /INPUT 1 "d";
    .port_info 3 /OUTPUT 1 "q";
    .port_info 4 /OUTPUT 1 "q_bar";
L_0x28d04c0 .functor NOT 1, v0x28ac390_0, C4<0>, C4<0>, C4<0>;
v0x28ac140_0 .net "clk", 0 0, L_0x28cee90;  alias, 1 drivers
v0x28ac200_0 .net "d", 0 0, L_0x28cf190;  alias, 1 drivers
v0x28ac2c0_0 .net "en", 0 0, L_0x7fb3a18702a0;  alias, 1 drivers
v0x28ac390_0 .var "q", 0 0;
v0x28ac430_0 .net8 "q_bar", 0 0, RS_0x7fb3a18ce628;  alias, 8 drivers
S_0x28af2c0 .scope module, "OR1" "or2" 33 21, 37 2 0, S_0x28a82f0;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "y";
L_0x28cee90 .functor OR 1, v0x28c4040_0, L_0x28ca6b0, C4<0>, C4<0>;
v0x28af510_0 .net "a", 0 0, v0x28c4040_0;  alias, 1 drivers
v0x28af5d0_0 .net "b", 0 0, L_0x28ca6b0;  alias, 1 drivers
v0x28af720_0 .net "y", 0 0, L_0x28cee90;  alias, 1 drivers
S_0x28afd10 .scope module, "TEMP_REGISTER_A" "register_ab8" 20 58, 33 6 0, S_0x2814040;
 .timescale -9 -9;
    .port_info 0 /INPUT 8 "DATA_IN";
    .port_info 1 /INPUT 1 "SYSTEM_CLK";
    .port_info 2 /INPUT 1 "ENABLE_CLK";
    .port_info 3 /OUTPUT 8 "DATA_OUT";
v0x28b7190_0 .net "DATA_IN", 7 0, L_0x28e5430;  alias, 1 drivers
v0x28b72e0_0 .net "DATA_OUT", 7 0, L_0x28d3e90;  alias, 1 drivers
v0x28b73a0_0 .net "ENABLE_CLK", 0 0, L_0x28d4490;  1 drivers
L_0x7fb3a18702e8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x28b7470_0 .net "LOW", 0 0, L_0x7fb3a18702e8;  1 drivers
v0x28b7560_0 .net "SYSTEM_CLK", 0 0, v0x28c4040_0;  alias, 1 drivers
v0x28b7650_0 .net "W1", 0 0, L_0x28d1950;  1 drivers
S_0x28aff60 .scope module, "DFFS" "ta377_bar" 33 28, 34 7 0, S_0x28afd10;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "EN_BAR";
    .port_info 1 /INPUT 1 "CLK";
    .port_info 2 /INPUT 8 "D";
    .port_info 3 /OUTPUT 8 "Q";
L_0x28d19c0 .functor NOT 1, L_0x7fb3a18702e8, C4<0>, C4<0>, C4<0>;
v0x28b03d0_0 .net "CLK", 0 0, L_0x28d1950;  alias, 1 drivers
v0x28b6930_0 .net "D", 7 0, L_0x28e5430;  alias, 1 drivers
v0x28b69f0_0 .net "EN", 0 0, L_0x28d19c0;  1 drivers
v0x28b6ac0_0 .net "EN_BAR", 0 0, L_0x7fb3a18702e8;  alias, 1 drivers
v0x28b6b90_0 .net "Q", 7 0, L_0x28d3e90;  alias, 1 drivers
L_0x28b40c0 .part L_0x28e5430, 0, 1;
L_0x28d3800 .part L_0x28e5430, 1, 1;
L_0x28d38a0 .part L_0x28e5430, 2, 1;
L_0x28d3990 .part L_0x28e5430, 3, 1;
L_0x28d3a80 .part L_0x28e5430, 4, 1;
L_0x28d3b70 .part L_0x28e5430, 5, 1;
L_0x28d3c60 .part L_0x28e5430, 6, 1;
L_0x28d3d50 .part L_0x28e5430, 7, 1;
LS_0x28d3e90_0_0 .concat8 [ 1 1 1 1], v0x28b0bd0_0, v0x28b1330_0, v0x28b1a80_0, v0x28b2180_0;
LS_0x28d3e90_0_4 .concat8 [ 1 1 1 1], v0x28b29a0_0, v0x28b3040_0, v0x28b36d0_0, v0x28b3db0_0;
L_0x28d3e90 .concat8 [ 4 4 0 0], LS_0x28d3e90_0_0, LS_0x28d3e90_0_4;
S_0x28b01d0 .scope module, "U1" "jeff_74x377" 34 18, 35 6 0, S_0x28aff60;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "en_bar";
    .port_info 1 /INPUT 1 "clk";
    .port_info 2 /INPUT 1 "d0";
    .port_info 3 /INPUT 1 "d1";
    .port_info 4 /INPUT 1 "d2";
    .port_info 5 /INPUT 1 "d3";
    .port_info 6 /INPUT 1 "d4";
    .port_info 7 /INPUT 1 "d5";
    .port_info 8 /INPUT 1 "d6";
    .port_info 9 /INPUT 1 "d7";
    .port_info 10 /OUTPUT 1 "q0";
    .port_info 11 /OUTPUT 1 "q1";
    .port_info 12 /OUTPUT 1 "q2";
    .port_info 13 /OUTPUT 1 "q3";
    .port_info 14 /OUTPUT 1 "q4";
    .port_info 15 /OUTPUT 1 "q5";
    .port_info 16 /OUTPUT 1 "q6";
    .port_info 17 /OUTPUT 1 "q7";
L_0x28d1ac0 .functor NOT 1, L_0x7fb3a18702e8, C4<0>, C4<0>, C4<0>;
L_0x28d1b50 .functor AND 1, L_0x28d3d50, L_0x28d1ac0, C4<1>, C4<1>;
L_0x28d1be0 .functor AND 1, L_0x7fb3a18702e8, v0x28b3db0_0, C4<1>, C4<1>;
L_0x28d1c50 .functor OR 1, L_0x28d1b50, L_0x28d1be0, C4<0>, C4<0>;
L_0x28d1cc0 .functor AND 1, L_0x28d3c60, L_0x28d1ac0, C4<1>, C4<1>;
L_0x28d1d30 .functor AND 1, L_0x7fb3a18702e8, v0x28b36d0_0, C4<1>, C4<1>;
L_0x28d1da0 .functor OR 1, L_0x28d1cc0, L_0x28d1d30, C4<0>, C4<0>;
L_0x28d1e10 .functor AND 1, L_0x28d3b70, L_0x28d1ac0, C4<1>, C4<1>;
L_0x28d1f10 .functor AND 1, L_0x7fb3a18702e8, v0x28b3040_0, C4<1>, C4<1>;
L_0x28d2090 .functor OR 1, L_0x28d1e10, L_0x28d1f10, C4<0>, C4<0>;
L_0x28d21f0 .functor AND 1, L_0x28d3a80, L_0x28d1ac0, C4<1>, C4<1>;
L_0x28d2260 .functor AND 1, L_0x7fb3a18702e8, v0x28b29a0_0, C4<1>, C4<1>;
L_0x28d2340 .functor OR 1, L_0x28d21f0, L_0x28d2260, C4<0>, C4<0>;
L_0x28d24a0 .functor AND 1, L_0x28d3990, L_0x28d1ac0, C4<1>, C4<1>;
L_0x28d22d0 .functor AND 1, L_0x7fb3a18702e8, v0x28b2180_0, C4<1>, C4<1>;
L_0x28d2560 .functor OR 1, L_0x28d24a0, L_0x28d22d0, C4<0>, C4<0>;
L_0x28d2750 .functor AND 1, L_0x28d38a0, L_0x28d1ac0, C4<1>, C4<1>;
L_0x28d27c0 .functor AND 1, L_0x7fb3a18702e8, v0x28b1a80_0, C4<1>, C4<1>;
L_0x28d26c0 .functor OR 1, L_0x28d2750, L_0x28d27c0, C4<0>, C4<0>;
L_0x28d2a10 .functor AND 1, L_0x28d3800, L_0x28d1ac0, C4<1>, C4<1>;
L_0x28d1e80 .functor AND 1, L_0x7fb3a18702e8, v0x28b1330_0, C4<1>, C4<1>;
L_0x28d2c40 .functor OR 1, L_0x28d2a10, L_0x28d1e80, C4<0>, C4<0>;
L_0x28d2b90 .functor AND 1, L_0x28b40c0, L_0x28d1ac0, C4<1>, C4<1>;
L_0x28d2e10 .functor AND 1, L_0x7fb3a18702e8, v0x28b0bd0_0, C4<1>, C4<1>;
L_0x28d2d50 .functor OR 1, L_0x28d2b90, L_0x28d2e10, C4<0>, C4<0>;
RS_0x7fb3a18cfbe8 .resolv tri, L_0x28d3040, L_0x28d30b0, L_0x28d3120, L_0x28d3190, L_0x28d3240, L_0x28d32f0, L_0x28d33a0, L_0x28d3450;
v0x28b3fe0_0 .net8 "NOTHING", 0 0, RS_0x7fb3a18cfbe8;  8 drivers
v0x28b41b0_0 .net *"_ivl_10", 0 0, L_0x28d1cc0;  1 drivers
v0x28b4250_0 .net *"_ivl_12", 0 0, L_0x28d1d30;  1 drivers
v0x28b42f0_0 .net *"_ivl_16", 0 0, L_0x28d1e10;  1 drivers
v0x28b43b0_0 .net *"_ivl_18", 0 0, L_0x28d1f10;  1 drivers
v0x28b44e0_0 .net *"_ivl_22", 0 0, L_0x28d21f0;  1 drivers
v0x28b45c0_0 .net *"_ivl_24", 0 0, L_0x28d2260;  1 drivers
v0x28b46a0_0 .net *"_ivl_28", 0 0, L_0x28d24a0;  1 drivers
v0x28b4780_0 .net *"_ivl_30", 0 0, L_0x28d22d0;  1 drivers
v0x28b48f0_0 .net *"_ivl_34", 0 0, L_0x28d2750;  1 drivers
v0x28b49d0_0 .net *"_ivl_36", 0 0, L_0x28d27c0;  1 drivers
v0x28b4ab0_0 .net *"_ivl_4", 0 0, L_0x28d1b50;  1 drivers
v0x28b4b90_0 .net *"_ivl_40", 0 0, L_0x28d2a10;  1 drivers
v0x28b4c70_0 .net *"_ivl_42", 0 0, L_0x28d1e80;  1 drivers
v0x28b4d50_0 .net *"_ivl_46", 0 0, L_0x28d2b90;  1 drivers
v0x28b4e30_0 .net *"_ivl_48", 0 0, L_0x28d2e10;  1 drivers
v0x28b4f10_0 .net *"_ivl_6", 0 0, L_0x28d1be0;  1 drivers
v0x28b50c0_0 .net "clk", 0 0, L_0x28d1950;  alias, 1 drivers
v0x28b5270_0 .net "d0", 0 0, L_0x28b40c0;  1 drivers
v0x28b5310_0 .net "d1", 0 0, L_0x28d3800;  1 drivers
v0x28b53b0_0 .net "d2", 0 0, L_0x28d38a0;  1 drivers
v0x28b5450_0 .net "d3", 0 0, L_0x28d3990;  1 drivers
v0x28b54f0_0 .net "d4", 0 0, L_0x28d3a80;  1 drivers
v0x28b5590_0 .net "d5", 0 0, L_0x28d3b70;  1 drivers
v0x28b5630_0 .net "d6", 0 0, L_0x28d3c60;  1 drivers
v0x28b56f0_0 .net "d7", 0 0, L_0x28d3d50;  1 drivers
v0x28b57b0_0 .net "en", 0 0, L_0x28d1ac0;  1 drivers
v0x28b5870_0 .net "en_bar", 0 0, L_0x7fb3a18702e8;  alias, 1 drivers
v0x28b5930_0 .net "from_d0", 0 0, L_0x28d2d50;  1 drivers
v0x28b59d0_0 .net "from_d1", 0 0, L_0x28d2c40;  1 drivers
v0x28b5aa0_0 .net "from_d2", 0 0, L_0x28d26c0;  1 drivers
v0x28b5b70_0 .net "from_d3", 0 0, L_0x28d2560;  1 drivers
v0x28b5c40_0 .net "from_d4", 0 0, L_0x28d2340;  1 drivers
v0x28b4fe0_0 .net "from_d5", 0 0, L_0x28d2090;  1 drivers
v0x28b5ef0_0 .net "from_d6", 0 0, L_0x28d1da0;  1 drivers
v0x28b5fc0_0 .net "from_d7", 0 0, L_0x28d1c50;  1 drivers
L_0x7fb3a1870330 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x28b6090_0 .net "high", 0 0, L_0x7fb3a1870330;  1 drivers
v0x28b6240_0 .net "q0", 0 0, v0x28b0bd0_0;  1 drivers
v0x28b62e0_0 .net "q1", 0 0, v0x28b1330_0;  1 drivers
v0x28b6380_0 .net "q2", 0 0, v0x28b1a80_0;  1 drivers
v0x28b6420_0 .net "q3", 0 0, v0x28b2180_0;  1 drivers
v0x28b64f0_0 .net "q4", 0 0, v0x28b29a0_0;  1 drivers
v0x28b65c0_0 .net "q5", 0 0, v0x28b3040_0;  1 drivers
v0x28b6690_0 .net "q6", 0 0, v0x28b36d0_0;  1 drivers
v0x28b6760_0 .net "q7", 0 0, v0x28b3db0_0;  1 drivers
S_0x28b0630 .scope module, "DFF0" "d_flip_flop" 35 62, 36 3 0, S_0x28b01d0;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "en";
    .port_info 2 /INPUT 1 "d";
    .port_info 3 /OUTPUT 1 "q";
    .port_info 4 /OUTPUT 1 "q_bar";
L_0x28d3450 .functor NOT 1, v0x28b0bd0_0, C4<0>, C4<0>, C4<0>;
v0x28b0960_0 .net "clk", 0 0, L_0x28d1950;  alias, 1 drivers
v0x28b0a40_0 .net "d", 0 0, L_0x28d2d50;  alias, 1 drivers
v0x28b0b00_0 .net "en", 0 0, L_0x7fb3a1870330;  alias, 1 drivers
v0x28b0bd0_0 .var "q", 0 0;
v0x28b0c90_0 .net8 "q_bar", 0 0, RS_0x7fb3a18cfbe8;  alias, 8 drivers
E_0x28b08e0 .event posedge, v0x28b0b00_0, v0x28b0960_0;
S_0x28b0e40 .scope module, "DFF1" "d_flip_flop" 35 61, 36 3 0, S_0x28b01d0;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "en";
    .port_info 2 /INPUT 1 "d";
    .port_info 3 /OUTPUT 1 "q";
    .port_info 4 /OUTPUT 1 "q_bar";
L_0x28d33a0 .functor NOT 1, v0x28b1330_0, C4<0>, C4<0>, C4<0>;
v0x28b10c0_0 .net "clk", 0 0, L_0x28d1950;  alias, 1 drivers
v0x28b1190_0 .net "d", 0 0, L_0x28d2c40;  alias, 1 drivers
v0x28b1230_0 .net "en", 0 0, L_0x7fb3a1870330;  alias, 1 drivers
v0x28b1330_0 .var "q", 0 0;
v0x28b13d0_0 .net8 "q_bar", 0 0, RS_0x7fb3a18cfbe8;  alias, 8 drivers
S_0x28b1550 .scope module, "DFF2" "d_flip_flop" 35 60, 36 3 0, S_0x28b01d0;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "en";
    .port_info 2 /INPUT 1 "d";
    .port_info 3 /OUTPUT 1 "q";
    .port_info 4 /OUTPUT 1 "q_bar";
L_0x28d32f0 .functor NOT 1, v0x28b1a80_0, C4<0>, C4<0>, C4<0>;
v0x28b17e0_0 .net "clk", 0 0, L_0x28d1950;  alias, 1 drivers
v0x28b18d0_0 .net "d", 0 0, L_0x28d26c0;  alias, 1 drivers
v0x28b1990_0 .net "en", 0 0, L_0x7fb3a1870330;  alias, 1 drivers
v0x28b1a80_0 .var "q", 0 0;
v0x28b1b20_0 .net8 "q_bar", 0 0, RS_0x7fb3a18cfbe8;  alias, 8 drivers
S_0x28b1d00 .scope module, "DFF3" "d_flip_flop" 35 59, 36 3 0, S_0x28b01d0;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "en";
    .port_info 2 /INPUT 1 "d";
    .port_info 3 /OUTPUT 1 "q";
    .port_info 4 /OUTPUT 1 "q_bar";
L_0x28d3240 .functor NOT 1, v0x28b2180_0, C4<0>, C4<0>, C4<0>;
v0x28b1f60_0 .net "clk", 0 0, L_0x28d1950;  alias, 1 drivers
v0x28b2020_0 .net "d", 0 0, L_0x28d2560;  alias, 1 drivers
v0x28b20e0_0 .net "en", 0 0, L_0x7fb3a1870330;  alias, 1 drivers
v0x28b2180_0 .var "q", 0 0;
v0x28b2220_0 .net8 "q_bar", 0 0, RS_0x7fb3a18cfbe8;  alias, 8 drivers
S_0x28b23b0 .scope module, "DFF4" "d_flip_flop" 35 58, 36 3 0, S_0x28b01d0;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "en";
    .port_info 2 /INPUT 1 "d";
    .port_info 3 /OUTPUT 1 "q";
    .port_info 4 /OUTPUT 1 "q_bar";
L_0x28d3190 .functor NOT 1, v0x28b29a0_0, C4<0>, C4<0>, C4<0>;
v0x28b2660_0 .net "clk", 0 0, L_0x28d1950;  alias, 1 drivers
v0x28b27b0_0 .net "d", 0 0, L_0x28d2340;  alias, 1 drivers
v0x28b2870_0 .net "en", 0 0, L_0x7fb3a1870330;  alias, 1 drivers
v0x28b29a0_0 .var "q", 0 0;
v0x28b2a40_0 .net8 "q_bar", 0 0, RS_0x7fb3a18cfbe8;  alias, 8 drivers
S_0x28b2c10 .scope module, "DFF5" "d_flip_flop" 35 57, 36 3 0, S_0x28b01d0;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "en";
    .port_info 2 /INPUT 1 "d";
    .port_info 3 /OUTPUT 1 "q";
    .port_info 4 /OUTPUT 1 "q_bar";
L_0x28d3120 .functor NOT 1, v0x28b3040_0, C4<0>, C4<0>, C4<0>;
v0x28b2e20_0 .net "clk", 0 0, L_0x28d1950;  alias, 1 drivers
v0x28b2ee0_0 .net "d", 0 0, L_0x28d2090;  alias, 1 drivers
v0x28b2fa0_0 .net "en", 0 0, L_0x7fb3a1870330;  alias, 1 drivers
v0x28b3040_0 .var "q", 0 0;
v0x28b30e0_0 .net8 "q_bar", 0 0, RS_0x7fb3a18cfbe8;  alias, 8 drivers
S_0x28b3220 .scope module, "DFF6" "d_flip_flop" 35 56, 36 3 0, S_0x28b01d0;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "en";
    .port_info 2 /INPUT 1 "d";
    .port_info 3 /OUTPUT 1 "q";
    .port_info 4 /OUTPUT 1 "q_bar";
L_0x28d30b0 .functor NOT 1, v0x28b36d0_0, C4<0>, C4<0>, C4<0>;
v0x28b3480_0 .net "clk", 0 0, L_0x28d1950;  alias, 1 drivers
v0x28b3540_0 .net "d", 0 0, L_0x28d1da0;  alias, 1 drivers
v0x28b3600_0 .net "en", 0 0, L_0x7fb3a1870330;  alias, 1 drivers
v0x28b36d0_0 .var "q", 0 0;
v0x28b3770_0 .net8 "q_bar", 0 0, RS_0x7fb3a18cfbe8;  alias, 8 drivers
S_0x28b3900 .scope module, "DFF7" "d_flip_flop" 35 55, 36 3 0, S_0x28b01d0;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "en";
    .port_info 2 /INPUT 1 "d";
    .port_info 3 /OUTPUT 1 "q";
    .port_info 4 /OUTPUT 1 "q_bar";
L_0x28d3040 .functor NOT 1, v0x28b3db0_0, C4<0>, C4<0>, C4<0>;
v0x28b3b60_0 .net "clk", 0 0, L_0x28d1950;  alias, 1 drivers
v0x28b3c20_0 .net "d", 0 0, L_0x28d1c50;  alias, 1 drivers
v0x28b3ce0_0 .net "en", 0 0, L_0x7fb3a1870330;  alias, 1 drivers
v0x28b3db0_0 .var "q", 0 0;
v0x28b3e50_0 .net8 "q_bar", 0 0, RS_0x7fb3a18cfbe8;  alias, 8 drivers
S_0x28b6cc0 .scope module, "OR1" "or2" 33 21, 37 2 0, S_0x28afd10;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "y";
L_0x28d1950 .functor OR 1, v0x28c4040_0, L_0x28d4490, C4<0>, C4<0>;
v0x28b6f10_0 .net "a", 0 0, v0x28c4040_0;  alias, 1 drivers
v0x28b6fd0_0 .net "b", 0 0, L_0x28d4490;  alias, 1 drivers
v0x28b7090_0 .net "y", 0 0, L_0x28d1950;  alias, 1 drivers
S_0x28b7730 .scope module, "TEMP_REGISTER_B" "register_ab8" 20 66, 33 6 0, S_0x2814040;
 .timescale -9 -9;
    .port_info 0 /INPUT 8 "DATA_IN";
    .port_info 1 /INPUT 1 "SYSTEM_CLK";
    .port_info 2 /INPUT 1 "ENABLE_CLK";
    .port_info 3 /OUTPUT 8 "DATA_OUT";
v0x28bebb0_0 .net "DATA_IN", 7 0, L_0x28e5430;  alias, 1 drivers
v0x28bec70_0 .net "DATA_OUT", 7 0, L_0x28d6b40;  alias, 1 drivers
v0x28bed80_0 .net "ENABLE_CLK", 0 0, L_0x28d7140;  1 drivers
L_0x7fb3a1870378 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x28bee50_0 .net "LOW", 0 0, L_0x7fb3a1870378;  1 drivers
v0x28bef40_0 .net "SYSTEM_CLK", 0 0, v0x28c4040_0;  alias, 1 drivers
v0x28bf030_0 .net "W1", 0 0, L_0x28d4530;  1 drivers
S_0x28b7980 .scope module, "DFFS" "ta377_bar" 33 28, 34 7 0, S_0x28b7730;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "EN_BAR";
    .port_info 1 /INPUT 1 "CLK";
    .port_info 2 /INPUT 8 "D";
    .port_info 3 /OUTPUT 8 "Q";
L_0x28d45a0 .functor NOT 1, L_0x7fb3a1870378, C4<0>, C4<0>, C4<0>;
v0x28b7df0_0 .net "CLK", 0 0, L_0x28d4530;  alias, 1 drivers
v0x28be350_0 .net "D", 7 0, L_0x28e5430;  alias, 1 drivers
v0x28be410_0 .net "EN", 0 0, L_0x28d45a0;  1 drivers
v0x28be4e0_0 .net "EN_BAR", 0 0, L_0x7fb3a1870378;  alias, 1 drivers
v0x28be5b0_0 .net "Q", 7 0, L_0x28d6b40;  alias, 1 drivers
L_0x28bbae0 .part L_0x28e5430, 0, 1;
L_0x28d3710 .part L_0x28e5430, 1, 1;
L_0x28d6550 .part L_0x28e5430, 2, 1;
L_0x28d6640 .part L_0x28e5430, 3, 1;
L_0x28d6730 .part L_0x28e5430, 4, 1;
L_0x28d6820 .part L_0x28e5430, 5, 1;
L_0x28d6910 .part L_0x28e5430, 6, 1;
L_0x28d6a00 .part L_0x28e5430, 7, 1;
LS_0x28d6b40_0_0 .concat8 [ 1 1 1 1], v0x28b85f0_0, v0x28b8d50_0, v0x28b94a0_0, v0x28b9ba0_0;
LS_0x28d6b40_0_4 .concat8 [ 1 1 1 1], v0x28ba3c0_0, v0x28baa60_0, v0x28bb0f0_0, v0x28bb7d0_0;
L_0x28d6b40 .concat8 [ 4 4 0 0], LS_0x28d6b40_0_0, LS_0x28d6b40_0_4;
S_0x28b7bf0 .scope module, "U1" "jeff_74x377" 34 18, 35 6 0, S_0x28b7980;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "en_bar";
    .port_info 1 /INPUT 1 "clk";
    .port_info 2 /INPUT 1 "d0";
    .port_info 3 /INPUT 1 "d1";
    .port_info 4 /INPUT 1 "d2";
    .port_info 5 /INPUT 1 "d3";
    .port_info 6 /INPUT 1 "d4";
    .port_info 7 /INPUT 1 "d5";
    .port_info 8 /INPUT 1 "d6";
    .port_info 9 /INPUT 1 "d7";
    .port_info 10 /OUTPUT 1 "q0";
    .port_info 11 /OUTPUT 1 "q1";
    .port_info 12 /OUTPUT 1 "q2";
    .port_info 13 /OUTPUT 1 "q3";
    .port_info 14 /OUTPUT 1 "q4";
    .port_info 15 /OUTPUT 1 "q5";
    .port_info 16 /OUTPUT 1 "q6";
    .port_info 17 /OUTPUT 1 "q7";
L_0x28d46c0 .functor NOT 1, L_0x7fb3a1870378, C4<0>, C4<0>, C4<0>;
L_0x28d4750 .functor AND 1, L_0x28d6a00, L_0x28d46c0, C4<1>, C4<1>;
L_0x28d47e0 .functor AND 1, L_0x7fb3a1870378, v0x28bb7d0_0, C4<1>, C4<1>;
L_0x28d4850 .functor OR 1, L_0x28d4750, L_0x28d47e0, C4<0>, C4<0>;
L_0x28d48c0 .functor AND 1, L_0x28d6910, L_0x28d46c0, C4<1>, C4<1>;
L_0x28d4930 .functor AND 1, L_0x7fb3a1870378, v0x28bb0f0_0, C4<1>, C4<1>;
L_0x28d49a0 .functor OR 1, L_0x28d48c0, L_0x28d4930, C4<0>, C4<0>;
L_0x28d4a60 .functor AND 1, L_0x28d6820, L_0x28d46c0, C4<1>, C4<1>;
L_0x28d4b60 .functor AND 1, L_0x7fb3a1870378, v0x28baa60_0, C4<1>, C4<1>;
L_0x28d4ce0 .functor OR 1, L_0x28d4a60, L_0x28d4b60, C4<0>, C4<0>;
L_0x28d4e40 .functor AND 1, L_0x28d6730, L_0x28d46c0, C4<1>, C4<1>;
L_0x28d4eb0 .functor AND 1, L_0x7fb3a1870378, v0x28ba3c0_0, C4<1>, C4<1>;
L_0x28d4f90 .functor OR 1, L_0x28d4e40, L_0x28d4eb0, C4<0>, C4<0>;
L_0x28d50f0 .functor AND 1, L_0x28d6640, L_0x28d46c0, C4<1>, C4<1>;
L_0x28d4f20 .functor AND 1, L_0x7fb3a1870378, v0x28b9ba0_0, C4<1>, C4<1>;
L_0x28d51b0 .functor OR 1, L_0x28d50f0, L_0x28d4f20, C4<0>, C4<0>;
L_0x28d53a0 .functor AND 1, L_0x28d6550, L_0x28d46c0, C4<1>, C4<1>;
L_0x28d5410 .functor AND 1, L_0x7fb3a1870378, v0x28b94a0_0, C4<1>, C4<1>;
L_0x28d5310 .functor OR 1, L_0x28d53a0, L_0x28d5410, C4<0>, C4<0>;
L_0x28d5660 .functor AND 1, L_0x28d3710, L_0x28d46c0, C4<1>, C4<1>;
L_0x28d4ad0 .functor AND 1, L_0x7fb3a1870378, v0x28b8d50_0, C4<1>, C4<1>;
L_0x28d5890 .functor OR 1, L_0x28d5660, L_0x28d4ad0, C4<0>, C4<0>;
L_0x28d57e0 .functor AND 1, L_0x28bbae0, L_0x28d46c0, C4<1>, C4<1>;
L_0x28d5a60 .functor AND 1, L_0x7fb3a1870378, v0x28b85f0_0, C4<1>, C4<1>;
L_0x28d59a0 .functor OR 1, L_0x28d57e0, L_0x28d5a60, C4<0>, C4<0>;
RS_0x7fb3a18d11a8 .resolv tri, L_0x28d5c90, L_0x28d5d00, L_0x28d5d70, L_0x28d5de0, L_0x28d5e90, L_0x28d5f40, L_0x28d5ff0, L_0x28d60a0;
v0x28bba00_0 .net8 "NOTHING", 0 0, RS_0x7fb3a18d11a8;  8 drivers
v0x28bbbd0_0 .net *"_ivl_10", 0 0, L_0x28d48c0;  1 drivers
v0x28bbc70_0 .net *"_ivl_12", 0 0, L_0x28d4930;  1 drivers
v0x28bbd10_0 .net *"_ivl_16", 0 0, L_0x28d4a60;  1 drivers
v0x28bbdd0_0 .net *"_ivl_18", 0 0, L_0x28d4b60;  1 drivers
v0x28bbf00_0 .net *"_ivl_22", 0 0, L_0x28d4e40;  1 drivers
v0x28bbfe0_0 .net *"_ivl_24", 0 0, L_0x28d4eb0;  1 drivers
v0x28bc0c0_0 .net *"_ivl_28", 0 0, L_0x28d50f0;  1 drivers
v0x28bc1a0_0 .net *"_ivl_30", 0 0, L_0x28d4f20;  1 drivers
v0x28bc310_0 .net *"_ivl_34", 0 0, L_0x28d53a0;  1 drivers
v0x28bc3f0_0 .net *"_ivl_36", 0 0, L_0x28d5410;  1 drivers
v0x28bc4d0_0 .net *"_ivl_4", 0 0, L_0x28d4750;  1 drivers
v0x28bc5b0_0 .net *"_ivl_40", 0 0, L_0x28d5660;  1 drivers
v0x28bc690_0 .net *"_ivl_42", 0 0, L_0x28d4ad0;  1 drivers
v0x28bc770_0 .net *"_ivl_46", 0 0, L_0x28d57e0;  1 drivers
v0x28bc850_0 .net *"_ivl_48", 0 0, L_0x28d5a60;  1 drivers
v0x28bc930_0 .net *"_ivl_6", 0 0, L_0x28d47e0;  1 drivers
v0x28bcae0_0 .net "clk", 0 0, L_0x28d4530;  alias, 1 drivers
v0x28bcc90_0 .net "d0", 0 0, L_0x28bbae0;  1 drivers
v0x28bcd30_0 .net "d1", 0 0, L_0x28d3710;  1 drivers
v0x28bcdd0_0 .net "d2", 0 0, L_0x28d6550;  1 drivers
v0x28bce70_0 .net "d3", 0 0, L_0x28d6640;  1 drivers
v0x28bcf10_0 .net "d4", 0 0, L_0x28d6730;  1 drivers
v0x28bcfb0_0 .net "d5", 0 0, L_0x28d6820;  1 drivers
v0x28bd050_0 .net "d6", 0 0, L_0x28d6910;  1 drivers
v0x28bd110_0 .net "d7", 0 0, L_0x28d6a00;  1 drivers
v0x28bd1d0_0 .net "en", 0 0, L_0x28d46c0;  1 drivers
v0x28bd290_0 .net "en_bar", 0 0, L_0x7fb3a1870378;  alias, 1 drivers
v0x28bd350_0 .net "from_d0", 0 0, L_0x28d59a0;  1 drivers
v0x28bd3f0_0 .net "from_d1", 0 0, L_0x28d5890;  1 drivers
v0x28bd4c0_0 .net "from_d2", 0 0, L_0x28d5310;  1 drivers
v0x28bd590_0 .net "from_d3", 0 0, L_0x28d51b0;  1 drivers
v0x28bd660_0 .net "from_d4", 0 0, L_0x28d4f90;  1 drivers
v0x28bca00_0 .net "from_d5", 0 0, L_0x28d4ce0;  1 drivers
v0x28bd910_0 .net "from_d6", 0 0, L_0x28d49a0;  1 drivers
v0x28bd9e0_0 .net "from_d7", 0 0, L_0x28d4850;  1 drivers
L_0x7fb3a18703c0 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x28bdab0_0 .net "high", 0 0, L_0x7fb3a18703c0;  1 drivers
v0x28bdc60_0 .net "q0", 0 0, v0x28b85f0_0;  1 drivers
v0x28bdd00_0 .net "q1", 0 0, v0x28b8d50_0;  1 drivers
v0x28bdda0_0 .net "q2", 0 0, v0x28b94a0_0;  1 drivers
v0x28bde40_0 .net "q3", 0 0, v0x28b9ba0_0;  1 drivers
v0x28bdf10_0 .net "q4", 0 0, v0x28ba3c0_0;  1 drivers
v0x28bdfe0_0 .net "q5", 0 0, v0x28baa60_0;  1 drivers
v0x28be0b0_0 .net "q6", 0 0, v0x28bb0f0_0;  1 drivers
v0x28be180_0 .net "q7", 0 0, v0x28bb7d0_0;  1 drivers
S_0x28b8050 .scope module, "DFF0" "d_flip_flop" 35 62, 36 3 0, S_0x28b7bf0;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "en";
    .port_info 2 /INPUT 1 "d";
    .port_info 3 /OUTPUT 1 "q";
    .port_info 4 /OUTPUT 1 "q_bar";
L_0x28d60a0 .functor NOT 1, v0x28b85f0_0, C4<0>, C4<0>, C4<0>;
v0x28b8380_0 .net "clk", 0 0, L_0x28d4530;  alias, 1 drivers
v0x28b8460_0 .net "d", 0 0, L_0x28d59a0;  alias, 1 drivers
v0x28b8520_0 .net "en", 0 0, L_0x7fb3a18703c0;  alias, 1 drivers
v0x28b85f0_0 .var "q", 0 0;
v0x28b86b0_0 .net8 "q_bar", 0 0, RS_0x7fb3a18d11a8;  alias, 8 drivers
E_0x28b8300 .event posedge, v0x28b8520_0, v0x28b8380_0;
S_0x28b8860 .scope module, "DFF1" "d_flip_flop" 35 61, 36 3 0, S_0x28b7bf0;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "en";
    .port_info 2 /INPUT 1 "d";
    .port_info 3 /OUTPUT 1 "q";
    .port_info 4 /OUTPUT 1 "q_bar";
L_0x28d5ff0 .functor NOT 1, v0x28b8d50_0, C4<0>, C4<0>, C4<0>;
v0x28b8ae0_0 .net "clk", 0 0, L_0x28d4530;  alias, 1 drivers
v0x28b8bb0_0 .net "d", 0 0, L_0x28d5890;  alias, 1 drivers
v0x28b8c50_0 .net "en", 0 0, L_0x7fb3a18703c0;  alias, 1 drivers
v0x28b8d50_0 .var "q", 0 0;
v0x28b8df0_0 .net8 "q_bar", 0 0, RS_0x7fb3a18d11a8;  alias, 8 drivers
S_0x28b8f70 .scope module, "DFF2" "d_flip_flop" 35 60, 36 3 0, S_0x28b7bf0;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "en";
    .port_info 2 /INPUT 1 "d";
    .port_info 3 /OUTPUT 1 "q";
    .port_info 4 /OUTPUT 1 "q_bar";
L_0x28d5f40 .functor NOT 1, v0x28b94a0_0, C4<0>, C4<0>, C4<0>;
v0x28b9200_0 .net "clk", 0 0, L_0x28d4530;  alias, 1 drivers
v0x28b92f0_0 .net "d", 0 0, L_0x28d5310;  alias, 1 drivers
v0x28b93b0_0 .net "en", 0 0, L_0x7fb3a18703c0;  alias, 1 drivers
v0x28b94a0_0 .var "q", 0 0;
v0x28b9540_0 .net8 "q_bar", 0 0, RS_0x7fb3a18d11a8;  alias, 8 drivers
S_0x28b9720 .scope module, "DFF3" "d_flip_flop" 35 59, 36 3 0, S_0x28b7bf0;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "en";
    .port_info 2 /INPUT 1 "d";
    .port_info 3 /OUTPUT 1 "q";
    .port_info 4 /OUTPUT 1 "q_bar";
L_0x28d5e90 .functor NOT 1, v0x28b9ba0_0, C4<0>, C4<0>, C4<0>;
v0x28b9980_0 .net "clk", 0 0, L_0x28d4530;  alias, 1 drivers
v0x28b9a40_0 .net "d", 0 0, L_0x28d51b0;  alias, 1 drivers
v0x28b9b00_0 .net "en", 0 0, L_0x7fb3a18703c0;  alias, 1 drivers
v0x28b9ba0_0 .var "q", 0 0;
v0x28b9c40_0 .net8 "q_bar", 0 0, RS_0x7fb3a18d11a8;  alias, 8 drivers
S_0x28b9dd0 .scope module, "DFF4" "d_flip_flop" 35 58, 36 3 0, S_0x28b7bf0;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "en";
    .port_info 2 /INPUT 1 "d";
    .port_info 3 /OUTPUT 1 "q";
    .port_info 4 /OUTPUT 1 "q_bar";
L_0x28d5de0 .functor NOT 1, v0x28ba3c0_0, C4<0>, C4<0>, C4<0>;
v0x28ba080_0 .net "clk", 0 0, L_0x28d4530;  alias, 1 drivers
v0x28ba1d0_0 .net "d", 0 0, L_0x28d4f90;  alias, 1 drivers
v0x28ba290_0 .net "en", 0 0, L_0x7fb3a18703c0;  alias, 1 drivers
v0x28ba3c0_0 .var "q", 0 0;
v0x28ba460_0 .net8 "q_bar", 0 0, RS_0x7fb3a18d11a8;  alias, 8 drivers
S_0x28ba630 .scope module, "DFF5" "d_flip_flop" 35 57, 36 3 0, S_0x28b7bf0;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "en";
    .port_info 2 /INPUT 1 "d";
    .port_info 3 /OUTPUT 1 "q";
    .port_info 4 /OUTPUT 1 "q_bar";
L_0x28d5d70 .functor NOT 1, v0x28baa60_0, C4<0>, C4<0>, C4<0>;
v0x28ba840_0 .net "clk", 0 0, L_0x28d4530;  alias, 1 drivers
v0x28ba900_0 .net "d", 0 0, L_0x28d4ce0;  alias, 1 drivers
v0x28ba9c0_0 .net "en", 0 0, L_0x7fb3a18703c0;  alias, 1 drivers
v0x28baa60_0 .var "q", 0 0;
v0x28bab00_0 .net8 "q_bar", 0 0, RS_0x7fb3a18d11a8;  alias, 8 drivers
S_0x28bac40 .scope module, "DFF6" "d_flip_flop" 35 56, 36 3 0, S_0x28b7bf0;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "en";
    .port_info 2 /INPUT 1 "d";
    .port_info 3 /OUTPUT 1 "q";
    .port_info 4 /OUTPUT 1 "q_bar";
L_0x28d5d00 .functor NOT 1, v0x28bb0f0_0, C4<0>, C4<0>, C4<0>;
v0x28baea0_0 .net "clk", 0 0, L_0x28d4530;  alias, 1 drivers
v0x28baf60_0 .net "d", 0 0, L_0x28d49a0;  alias, 1 drivers
v0x28bb020_0 .net "en", 0 0, L_0x7fb3a18703c0;  alias, 1 drivers
v0x28bb0f0_0 .var "q", 0 0;
v0x28bb190_0 .net8 "q_bar", 0 0, RS_0x7fb3a18d11a8;  alias, 8 drivers
S_0x28bb320 .scope module, "DFF7" "d_flip_flop" 35 55, 36 3 0, S_0x28b7bf0;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "en";
    .port_info 2 /INPUT 1 "d";
    .port_info 3 /OUTPUT 1 "q";
    .port_info 4 /OUTPUT 1 "q_bar";
L_0x28d5c90 .functor NOT 1, v0x28bb7d0_0, C4<0>, C4<0>, C4<0>;
v0x28bb580_0 .net "clk", 0 0, L_0x28d4530;  alias, 1 drivers
v0x28bb640_0 .net "d", 0 0, L_0x28d4850;  alias, 1 drivers
v0x28bb700_0 .net "en", 0 0, L_0x7fb3a18703c0;  alias, 1 drivers
v0x28bb7d0_0 .var "q", 0 0;
v0x28bb870_0 .net8 "q_bar", 0 0, RS_0x7fb3a18d11a8;  alias, 8 drivers
S_0x28be6e0 .scope module, "OR1" "or2" 33 21, 37 2 0, S_0x28b7730;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "y";
L_0x28d4530 .functor OR 1, v0x28c4040_0, L_0x28d7140, C4<0>, C4<0>;
v0x28be930_0 .net "a", 0 0, v0x28c4040_0;  alias, 1 drivers
v0x28be9f0_0 .net "b", 0 0, L_0x28d7140;  alias, 1 drivers
v0x28beab0_0 .net "y", 0 0, L_0x28d4530;  alias, 1 drivers
S_0x28bf110 .scope module, "ZP_BIT1" "zp_bit" 20 112, 38 6 0, S_0x2814040;
 .timescale -9 -9;
    .port_info 0 /INPUT 8 "F8";
    .port_info 1 /OUTPUT 1 "ZP_BAR";
v0x28c1210_0 .net "F8", 7 0, L_0x28d6340;  alias, 1 drivers
v0x28c1340_0 .net "W", 4 0, L_0x28e9470;  1 drivers
v0x28c1420_0 .net "ZP_BAR", 0 0, L_0x28e8920;  1 drivers
o0x7fb3a18d2dc8 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x28c14c0_0 name=_ivl_34
L_0x28e7ff0 .part L_0x28d6340, 0, 1;
L_0x28e8090 .part L_0x28d6340, 1, 1;
L_0x28e81a0 .part L_0x28d6340, 2, 1;
L_0x28e8350 .part L_0x28d6340, 3, 1;
L_0x28e83f0 .part L_0x28d6340, 4, 1;
L_0x28e8490 .part L_0x28d6340, 5, 1;
L_0x28e85a0 .part L_0x28d6340, 6, 1;
L_0x28e8640 .part L_0x28d6340, 7, 1;
L_0x28e8a30 .part L_0x28e9470, 0, 1;
L_0x28e8b20 .part L_0x28e9470, 1, 1;
L_0x28e8cc0 .part L_0x28e9470, 2, 1;
L_0x28e8d60 .part L_0x28e9470, 3, 1;
LS_0x28e9470_0_0 .concat [ 1 1 1 1], L_0x28e7f80, L_0x28e8130, L_0x28cbfc0, L_0x28e8530;
LS_0x28e9470_0_4 .concat [ 1 0 0 0], o0x7fb3a18d2dc8;
L_0x28e9470 .concat [ 4 1 0 0], LS_0x28e9470_0_0, LS_0x28e9470_0_4;
S_0x28bf3e0 .scope module, "U1" "nor2" 38 14, 39 2 0, S_0x28bf110;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "y";
L_0x28e7f80 .functor NOR 1, L_0x28e7ff0, L_0x28e8090, C4<0>, C4<0>;
v0x28bf600_0 .net "a", 0 0, L_0x28e7ff0;  1 drivers
v0x28bf6e0_0 .net "b", 0 0, L_0x28e8090;  1 drivers
v0x28bf7a0_0 .net "y", 0 0, L_0x28e7f80;  1 drivers
S_0x28bf8c0 .scope module, "U2" "nor2" 38 20, 39 2 0, S_0x28bf110;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "y";
L_0x28e8130 .functor NOR 1, L_0x28e81a0, L_0x28e8350, C4<0>, C4<0>;
v0x28bfaf0_0 .net "a", 0 0, L_0x28e81a0;  1 drivers
v0x28bfbd0_0 .net "b", 0 0, L_0x28e8350;  1 drivers
v0x28bfc90_0 .net "y", 0 0, L_0x28e8130;  1 drivers
S_0x28bfdb0 .scope module, "U3" "nor2" 38 26, 39 2 0, S_0x28bf110;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "y";
L_0x28cbfc0 .functor NOR 1, L_0x28e83f0, L_0x28e8490, C4<0>, C4<0>;
v0x28c0010_0 .net "a", 0 0, L_0x28e83f0;  1 drivers
v0x28c00d0_0 .net "b", 0 0, L_0x28e8490;  1 drivers
v0x28c0190_0 .net "y", 0 0, L_0x28cbfc0;  1 drivers
S_0x28c02e0 .scope module, "U4" "nor2" 38 32, 39 2 0, S_0x28bf110;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "y";
L_0x28e8530 .functor NOR 1, L_0x28e85a0, L_0x28e8640, C4<0>, C4<0>;
v0x28c0510_0 .net "a", 0 0, L_0x28e85a0;  1 drivers
v0x28c05f0_0 .net "b", 0 0, L_0x28e8640;  1 drivers
v0x28c06b0_0 .net "y", 0 0, L_0x28e8530;  1 drivers
S_0x28c0800 .scope module, "U5" "nand4" 38 39, 18 2 0, S_0x28bf110;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /INPUT 1 "d";
    .port_info 4 /OUTPUT 1 "y";
L_0x28e8730 .functor AND 1, L_0x28e8a30, L_0x28e8b20, C4<1>, C4<1>;
L_0x28e87a0 .functor AND 1, L_0x28e8730, L_0x28e8cc0, C4<1>, C4<1>;
L_0x28e8860 .functor AND 1, L_0x28e87a0, L_0x28e8d60, C4<1>, C4<1>;
L_0x28e8920 .functor NOT 1, L_0x28e8860, C4<0>, C4<0>, C4<0>;
v0x28c0ab0_0 .net *"_ivl_0", 0 0, L_0x28e8730;  1 drivers
v0x28c0b90_0 .net *"_ivl_2", 0 0, L_0x28e87a0;  1 drivers
v0x28c0c70_0 .net *"_ivl_4", 0 0, L_0x28e8860;  1 drivers
v0x28c0d60_0 .net "a", 0 0, L_0x28e8a30;  1 drivers
v0x28c0e20_0 .net "b", 0 0, L_0x28e8b20;  1 drivers
v0x28c0f30_0 .net "c", 0 0, L_0x28e8cc0;  1 drivers
v0x28c0ff0_0 .net "d", 0 0, L_0x28e8d60;  1 drivers
v0x28c10b0_0 .net "y", 0 0, L_0x28e8920;  alias, 1 drivers
    .scope S_0x2806ce0;
T_0 ;
    %wait E_0x2814dd0;
    %load/vec4 v0x27d4f10_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x27db790_0, 0;
    %jmp T_0.1;
T_0.0 ;
    %load/vec4 v0x27d4ae0_0;
    %load/vec4 v0x27db6f0_0;
    %concat/vec4; draw_concat_vec4
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_0.2, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_0.3, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_0.4, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_0.5, 6;
    %jmp T_0.6;
T_0.2 ;
    %load/vec4 v0x27db790_0;
    %assign/vec4 v0x27db790_0, 0;
    %jmp T_0.6;
T_0.3 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x27db790_0, 0;
    %jmp T_0.6;
T_0.4 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x27db790_0, 0;
    %jmp T_0.6;
T_0.5 ;
    %load/vec4 v0x27db790_0;
    %inv;
    %assign/vec4 v0x27db790_0, 0;
    %jmp T_0.6;
T_0.6 ;
    %pop/vec4 1;
T_0.1 ;
    %jmp T_0;
    .thread T_0;
    .scope S_0x2809ec0;
T_1 ;
    %wait E_0x2814dd0;
    %load/vec4 v0x2815850_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x28144c0_0, 0;
    %jmp T_1.1;
T_1.0 ;
    %load/vec4 v0x2815540_0;
    %load/vec4 v0x28155e0_0;
    %concat/vec4; draw_concat_vec4
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_1.2, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_1.3, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_1.4, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_1.5, 6;
    %jmp T_1.6;
T_1.2 ;
    %load/vec4 v0x28144c0_0;
    %assign/vec4 v0x28144c0_0, 0;
    %jmp T_1.6;
T_1.3 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x28144c0_0, 0;
    %jmp T_1.6;
T_1.4 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x28144c0_0, 0;
    %jmp T_1.6;
T_1.5 ;
    %load/vec4 v0x28144c0_0;
    %inv;
    %assign/vec4 v0x28144c0_0, 0;
    %jmp T_1.6;
T_1.6 ;
    %pop/vec4 1;
T_1.1 ;
    %jmp T_1;
    .thread T_1;
    .scope S_0x280b7c0;
T_2 ;
    %wait E_0x2814dd0;
    %load/vec4 v0x285dc50_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x285d110_0, 0;
    %jmp T_2.1;
T_2.0 ;
    %load/vec4 v0x285dcf0_0;
    %load/vec4 v0x285d070_0;
    %concat/vec4; draw_concat_vec4
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_2.2, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_2.3, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_2.4, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_2.5, 6;
    %jmp T_2.6;
T_2.2 ;
    %load/vec4 v0x285d110_0;
    %assign/vec4 v0x285d110_0, 0;
    %jmp T_2.6;
T_2.3 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x285d110_0, 0;
    %jmp T_2.6;
T_2.4 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x285d110_0, 0;
    %jmp T_2.6;
T_2.5 ;
    %load/vec4 v0x285d110_0;
    %inv;
    %assign/vec4 v0x285d110_0, 0;
    %jmp T_2.6;
T_2.6 ;
    %pop/vec4 1;
T_2.1 ;
    %jmp T_2;
    .thread T_2;
    .scope S_0x280d0c0;
T_3 ;
    %wait E_0x2814dd0;
    %load/vec4 v0x2872c00_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x2876d10_0, 0;
    %jmp T_3.1;
T_3.0 ;
    %load/vec4 v0x2873c10_0;
    %load/vec4 v0x2876750_0;
    %concat/vec4; draw_concat_vec4
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_3.2, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_3.3, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_3.4, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_3.5, 6;
    %jmp T_3.6;
T_3.2 ;
    %load/vec4 v0x2876d10_0;
    %assign/vec4 v0x2876d10_0, 0;
    %jmp T_3.6;
T_3.3 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x2876d10_0, 0;
    %jmp T_3.6;
T_3.4 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x2876d10_0, 0;
    %jmp T_3.6;
T_3.5 ;
    %load/vec4 v0x2876d10_0;
    %inv;
    %assign/vec4 v0x2876d10_0, 0;
    %jmp T_3.6;
T_3.6 ;
    %pop/vec4 1;
T_3.1 ;
    %jmp T_3;
    .thread T_3;
    .scope S_0x27d3c20;
T_4 ;
    %wait E_0x2814dd0;
    %load/vec4 v0x27d5b50_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x27db210_0, 0;
    %jmp T_4.1;
T_4.0 ;
    %load/vec4 v0x27a2750_0;
    %load/vec4 v0x27c6120_0;
    %concat/vec4; draw_concat_vec4
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_4.2, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_4.3, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_4.4, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_4.5, 6;
    %jmp T_4.6;
T_4.2 ;
    %load/vec4 v0x27db210_0;
    %assign/vec4 v0x27db210_0, 0;
    %jmp T_4.6;
T_4.3 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x27db210_0, 0;
    %jmp T_4.6;
T_4.4 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x27db210_0, 0;
    %jmp T_4.6;
T_4.5 ;
    %load/vec4 v0x27db210_0;
    %inv;
    %assign/vec4 v0x27db210_0, 0;
    %jmp T_4.6;
T_4.6 ;
    %pop/vec4 1;
T_4.1 ;
    %jmp T_4;
    .thread T_4;
    .scope S_0x27f9e60;
T_5 ;
    %wait E_0x2814dd0;
    %load/vec4 v0x27f92a0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x27f78e0_0, 0;
    %jmp T_5.1;
T_5.0 ;
    %load/vec4 v0x27f8560_0;
    %load/vec4 v0x27f8630_0;
    %concat/vec4; draw_concat_vec4
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_5.2, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_5.3, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_5.4, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_5.5, 6;
    %jmp T_5.6;
T_5.2 ;
    %load/vec4 v0x27f78e0_0;
    %assign/vec4 v0x27f78e0_0, 0;
    %jmp T_5.6;
T_5.3 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x27f78e0_0, 0;
    %jmp T_5.6;
T_5.4 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x27f78e0_0, 0;
    %jmp T_5.6;
T_5.5 ;
    %load/vec4 v0x27f78e0_0;
    %inv;
    %assign/vec4 v0x27f78e0_0, 0;
    %jmp T_5.6;
T_5.6 ;
    %pop/vec4 1;
T_5.1 ;
    %jmp T_5;
    .thread T_5;
    .scope S_0x27fb760;
T_6 ;
    %wait E_0x2814dd0;
    %load/vec4 v0x27b4e00_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x27c7040_0, 0;
    %jmp T_6.1;
T_6.0 ;
    %load/vec4 v0x27c72b0_0;
    %load/vec4 v0x27c6fa0_0;
    %concat/vec4; draw_concat_vec4
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_6.2, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_6.3, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_6.4, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_6.5, 6;
    %jmp T_6.6;
T_6.2 ;
    %load/vec4 v0x27c7040_0;
    %assign/vec4 v0x27c7040_0, 0;
    %jmp T_6.6;
T_6.3 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x27c7040_0, 0;
    %jmp T_6.6;
T_6.4 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x27c7040_0, 0;
    %jmp T_6.6;
T_6.5 ;
    %load/vec4 v0x27c7040_0;
    %inv;
    %assign/vec4 v0x27c7040_0, 0;
    %jmp T_6.6;
T_6.6 ;
    %pop/vec4 1;
T_6.1 ;
    %jmp T_6;
    .thread T_6;
    .scope S_0x27f6c60;
T_7 ;
    %wait E_0x2814dd0;
    %load/vec4 v0x27e4860_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x27e3e10_0, 0;
    %jmp T_7.1;
T_7.0 ;
    %load/vec4 v0x27e4120_0;
    %load/vec4 v0x27e41c0_0;
    %concat/vec4; draw_concat_vec4
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_7.2, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_7.3, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_7.4, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_7.5, 6;
    %jmp T_7.6;
T_7.2 ;
    %load/vec4 v0x27e3e10_0;
    %assign/vec4 v0x27e3e10_0, 0;
    %jmp T_7.6;
T_7.3 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x27e3e10_0, 0;
    %jmp T_7.6;
T_7.4 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x27e3e10_0, 0;
    %jmp T_7.6;
T_7.5 ;
    %load/vec4 v0x27e3e10_0;
    %inv;
    %assign/vec4 v0x27e3e10_0, 0;
    %jmp T_7.6;
T_7.6 ;
    %pop/vec4 1;
T_7.1 ;
    %jmp T_7;
    .thread T_7;
    .scope S_0x2833880;
T_8 ;
    %wait E_0x281bf90;
    %load/vec4 v0x281e6b0_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.0, 8;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x2823270_0, 0;
    %jmp T_8.1;
T_8.0 ;
    %load/vec4 v0x281e750_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 1;
    %cmp/u;
    %jmp/1 T_8.2, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 1;
    %cmp/u;
    %jmp/1 T_8.3, 6;
    %jmp T_8.4;
T_8.2 ;
    %load/vec4 v0x281fe20_0;
    %assign/vec4 v0x2823270_0, 0;
    %jmp T_8.4;
T_8.3 ;
    %load/vec4 v0x281ff20_0;
    %assign/vec4 v0x2823270_0, 0;
    %jmp T_8.4;
T_8.4 ;
    %pop/vec4 1;
T_8.1 ;
    %jmp T_8;
    .thread T_8, $push;
    .scope S_0x2821b00;
T_9 ;
    %wait E_0x282e070;
    %load/vec4 v0x2824e90_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.0, 8;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x28299a0_0, 0;
    %jmp T_9.1;
T_9.0 ;
    %load/vec4 v0x2824f30_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 1;
    %cmp/u;
    %jmp/1 T_9.2, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 1;
    %cmp/u;
    %jmp/1 T_9.3, 6;
    %jmp T_9.4;
T_9.2 ;
    %load/vec4 v0x2826600_0;
    %assign/vec4 v0x28299a0_0, 0;
    %jmp T_9.4;
T_9.3 ;
    %load/vec4 v0x28266e0_0;
    %assign/vec4 v0x28299a0_0, 0;
    %jmp T_9.4;
T_9.4 ;
    %pop/vec4 1;
T_9.1 ;
    %jmp T_9;
    .thread T_9, $push;
    .scope S_0x27a4240;
T_10 ;
    %wait E_0x285ecf0;
    %load/vec4 v0x27cc100_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.0, 8;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x27a4670_0, 0;
    %jmp T_10.1;
T_10.0 ;
    %load/vec4 v0x27cc1d0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 1;
    %cmp/u;
    %jmp/1 T_10.2, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 1;
    %cmp/u;
    %jmp/1 T_10.3, 6;
    %jmp T_10.4;
T_10.2 ;
    %load/vec4 v0x27a3950_0;
    %assign/vec4 v0x27a4670_0, 0;
    %jmp T_10.4;
T_10.3 ;
    %load/vec4 v0x27a3a50_0;
    %assign/vec4 v0x27a4670_0, 0;
    %jmp T_10.4;
T_10.4 ;
    %pop/vec4 1;
T_10.1 ;
    %jmp T_10;
    .thread T_10, $push;
    .scope S_0x27c6450;
T_11 ;
    %wait E_0x28197b0;
    %load/vec4 v0x28018d0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.0, 8;
    %load/vec4 v0x27f1010_0;
    %load/vec4 v0x27e19d0_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x27e4570_0;
    %concat/vec4; draw_concat_vec4
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_11.2, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_11.3, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_11.4, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_11.5, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_11.6, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_11.7, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 3;
    %cmp/u;
    %jmp/1 T_11.8, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 3;
    %cmp/u;
    %jmp/1 T_11.9, 6;
    %jmp T_11.10;
T_11.2 ;
    %load/vec4 v0x27f04c0_0;
    %assign/vec4 v0x2800250_0, 0;
    %jmp T_11.10;
T_11.3 ;
    %load/vec4 v0x27ef970_0;
    %assign/vec4 v0x2800250_0, 0;
    %jmp T_11.10;
T_11.4 ;
    %load/vec4 v0x27eee20_0;
    %assign/vec4 v0x2800250_0, 0;
    %jmp T_11.10;
T_11.5 ;
    %load/vec4 v0x27ee2d0_0;
    %assign/vec4 v0x2800250_0, 0;
    %jmp T_11.10;
T_11.6 ;
    %load/vec4 v0x27ed780_0;
    %assign/vec4 v0x2800250_0, 0;
    %jmp T_11.10;
T_11.7 ;
    %load/vec4 v0x27ecc00_0;
    %assign/vec4 v0x2800250_0, 0;
    %jmp T_11.10;
T_11.8 ;
    %load/vec4 v0x27e5380_0;
    %assign/vec4 v0x2800250_0, 0;
    %jmp T_11.10;
T_11.9 ;
    %load/vec4 v0x27e4ef0_0;
    %assign/vec4 v0x2800250_0, 0;
    %jmp T_11.10;
T_11.10 ;
    %pop/vec4 1;
    %jmp T_11.1;
T_11.0 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x2800250_0, 0;
T_11.1 ;
    %jmp T_11;
    .thread T_11, $push;
    .scope S_0x28a45a0;
T_12 ;
    %wait E_0x28a1580;
    %load/vec4 v0x28a4980_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_12.0, 8;
    %load/vec4 v0x28a48c0_0;
    %assign/vec4 v0x28a4a50_0, 0;
    %jmp T_12.1;
T_12.0 ;
    %load/vec4 v0x28a4a50_0;
    %assign/vec4 v0x28a4a50_0, 0;
T_12.1 ;
    %jmp T_12;
    .thread T_12;
    .scope S_0x28a3ec0;
T_13 ;
    %wait E_0x28a1580;
    %load/vec4 v0x28a42a0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_13.0, 8;
    %load/vec4 v0x28a41e0_0;
    %assign/vec4 v0x28a4370_0, 0;
    %jmp T_13.1;
T_13.0 ;
    %load/vec4 v0x28a4370_0;
    %assign/vec4 v0x28a4370_0, 0;
T_13.1 ;
    %jmp T_13;
    .thread T_13;
    .scope S_0x28a38b0;
T_14 ;
    %wait E_0x28a1580;
    %load/vec4 v0x28a3c40_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_14.0, 8;
    %load/vec4 v0x28a3b80_0;
    %assign/vec4 v0x28a3ce0_0, 0;
    %jmp T_14.1;
T_14.0 ;
    %load/vec4 v0x28a3ce0_0;
    %assign/vec4 v0x28a3ce0_0, 0;
T_14.1 ;
    %jmp T_14;
    .thread T_14;
    .scope S_0x28a3050;
T_15 ;
    %wait E_0x28a1580;
    %load/vec4 v0x28a3510_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_15.0, 8;
    %load/vec4 v0x28a3450_0;
    %assign/vec4 v0x28a3640_0, 0;
    %jmp T_15.1;
T_15.0 ;
    %load/vec4 v0x28a3640_0;
    %assign/vec4 v0x28a3640_0, 0;
T_15.1 ;
    %jmp T_15;
    .thread T_15;
    .scope S_0x28a29a0;
T_16 ;
    %wait E_0x28a1580;
    %load/vec4 v0x28a2d80_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_16.0, 8;
    %load/vec4 v0x28a2cc0_0;
    %assign/vec4 v0x28a2e20_0, 0;
    %jmp T_16.1;
T_16.0 ;
    %load/vec4 v0x28a2e20_0;
    %assign/vec4 v0x28a2e20_0, 0;
T_16.1 ;
    %jmp T_16;
    .thread T_16;
    .scope S_0x28a21f0;
T_17 ;
    %wait E_0x28a1580;
    %load/vec4 v0x28a2630_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_17.0, 8;
    %load/vec4 v0x28a2570_0;
    %assign/vec4 v0x28a2720_0, 0;
    %jmp T_17.1;
T_17.0 ;
    %load/vec4 v0x28a2720_0;
    %assign/vec4 v0x28a2720_0, 0;
T_17.1 ;
    %jmp T_17;
    .thread T_17;
    .scope S_0x28a1ae0;
T_18 ;
    %wait E_0x28a1580;
    %load/vec4 v0x28a1ed0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_18.0, 8;
    %load/vec4 v0x28a1e30_0;
    %assign/vec4 v0x28a1fd0_0, 0;
    %jmp T_18.1;
T_18.0 ;
    %load/vec4 v0x28a1fd0_0;
    %assign/vec4 v0x28a1fd0_0, 0;
T_18.1 ;
    %jmp T_18;
    .thread T_18;
    .scope S_0x28a12d0;
T_19 ;
    %wait E_0x28a1580;
    %load/vec4 v0x28a17a0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_19.0, 8;
    %load/vec4 v0x28a16e0_0;
    %assign/vec4 v0x28a1870_0, 0;
    %jmp T_19.1;
T_19.0 ;
    %load/vec4 v0x28a1870_0;
    %assign/vec4 v0x28a1870_0, 0;
T_19.1 ;
    %jmp T_19;
    .thread T_19;
    .scope S_0x28abee0;
T_20 ;
    %wait E_0x28a8ec0;
    %load/vec4 v0x28ac2c0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_20.0, 8;
    %load/vec4 v0x28ac200_0;
    %assign/vec4 v0x28ac390_0, 0;
    %jmp T_20.1;
T_20.0 ;
    %load/vec4 v0x28ac390_0;
    %assign/vec4 v0x28ac390_0, 0;
T_20.1 ;
    %jmp T_20;
    .thread T_20;
    .scope S_0x28ab800;
T_21 ;
    %wait E_0x28a8ec0;
    %load/vec4 v0x28abbe0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_21.0, 8;
    %load/vec4 v0x28abb20_0;
    %assign/vec4 v0x28abcb0_0, 0;
    %jmp T_21.1;
T_21.0 ;
    %load/vec4 v0x28abcb0_0;
    %assign/vec4 v0x28abcb0_0, 0;
T_21.1 ;
    %jmp T_21;
    .thread T_21;
    .scope S_0x28ab1f0;
T_22 ;
    %wait E_0x28a8ec0;
    %load/vec4 v0x28ab580_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_22.0, 8;
    %load/vec4 v0x28ab4c0_0;
    %assign/vec4 v0x28ab620_0, 0;
    %jmp T_22.1;
T_22.0 ;
    %load/vec4 v0x28ab620_0;
    %assign/vec4 v0x28ab620_0, 0;
T_22.1 ;
    %jmp T_22;
    .thread T_22;
    .scope S_0x28aa990;
T_23 ;
    %wait E_0x28a8ec0;
    %load/vec4 v0x28aae50_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_23.0, 8;
    %load/vec4 v0x28aad90_0;
    %assign/vec4 v0x28aaf80_0, 0;
    %jmp T_23.1;
T_23.0 ;
    %load/vec4 v0x28aaf80_0;
    %assign/vec4 v0x28aaf80_0, 0;
T_23.1 ;
    %jmp T_23;
    .thread T_23;
    .scope S_0x28aa2e0;
T_24 ;
    %wait E_0x28a8ec0;
    %load/vec4 v0x28aa6c0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_24.0, 8;
    %load/vec4 v0x28aa600_0;
    %assign/vec4 v0x28aa760_0, 0;
    %jmp T_24.1;
T_24.0 ;
    %load/vec4 v0x28aa760_0;
    %assign/vec4 v0x28aa760_0, 0;
T_24.1 ;
    %jmp T_24;
    .thread T_24;
    .scope S_0x28a9b30;
T_25 ;
    %wait E_0x28a8ec0;
    %load/vec4 v0x28a9f70_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_25.0, 8;
    %load/vec4 v0x28a9eb0_0;
    %assign/vec4 v0x28aa060_0, 0;
    %jmp T_25.1;
T_25.0 ;
    %load/vec4 v0x28aa060_0;
    %assign/vec4 v0x28aa060_0, 0;
T_25.1 ;
    %jmp T_25;
    .thread T_25;
    .scope S_0x28a9420;
T_26 ;
    %wait E_0x28a8ec0;
    %load/vec4 v0x28a9810_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_26.0, 8;
    %load/vec4 v0x28a9770_0;
    %assign/vec4 v0x28a9910_0, 0;
    %jmp T_26.1;
T_26.0 ;
    %load/vec4 v0x28a9910_0;
    %assign/vec4 v0x28a9910_0, 0;
T_26.1 ;
    %jmp T_26;
    .thread T_26;
    .scope S_0x28a8c10;
T_27 ;
    %wait E_0x28a8ec0;
    %load/vec4 v0x28a90e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_27.0, 8;
    %load/vec4 v0x28a9020_0;
    %assign/vec4 v0x28a91b0_0, 0;
    %jmp T_27.1;
T_27.0 ;
    %load/vec4 v0x28a91b0_0;
    %assign/vec4 v0x28a91b0_0, 0;
T_27.1 ;
    %jmp T_27;
    .thread T_27;
    .scope S_0x28b3900;
T_28 ;
    %wait E_0x28b08e0;
    %load/vec4 v0x28b3ce0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_28.0, 8;
    %load/vec4 v0x28b3c20_0;
    %assign/vec4 v0x28b3db0_0, 0;
    %jmp T_28.1;
T_28.0 ;
    %load/vec4 v0x28b3db0_0;
    %assign/vec4 v0x28b3db0_0, 0;
T_28.1 ;
    %jmp T_28;
    .thread T_28;
    .scope S_0x28b3220;
T_29 ;
    %wait E_0x28b08e0;
    %load/vec4 v0x28b3600_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_29.0, 8;
    %load/vec4 v0x28b3540_0;
    %assign/vec4 v0x28b36d0_0, 0;
    %jmp T_29.1;
T_29.0 ;
    %load/vec4 v0x28b36d0_0;
    %assign/vec4 v0x28b36d0_0, 0;
T_29.1 ;
    %jmp T_29;
    .thread T_29;
    .scope S_0x28b2c10;
T_30 ;
    %wait E_0x28b08e0;
    %load/vec4 v0x28b2fa0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_30.0, 8;
    %load/vec4 v0x28b2ee0_0;
    %assign/vec4 v0x28b3040_0, 0;
    %jmp T_30.1;
T_30.0 ;
    %load/vec4 v0x28b3040_0;
    %assign/vec4 v0x28b3040_0, 0;
T_30.1 ;
    %jmp T_30;
    .thread T_30;
    .scope S_0x28b23b0;
T_31 ;
    %wait E_0x28b08e0;
    %load/vec4 v0x28b2870_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_31.0, 8;
    %load/vec4 v0x28b27b0_0;
    %assign/vec4 v0x28b29a0_0, 0;
    %jmp T_31.1;
T_31.0 ;
    %load/vec4 v0x28b29a0_0;
    %assign/vec4 v0x28b29a0_0, 0;
T_31.1 ;
    %jmp T_31;
    .thread T_31;
    .scope S_0x28b1d00;
T_32 ;
    %wait E_0x28b08e0;
    %load/vec4 v0x28b20e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_32.0, 8;
    %load/vec4 v0x28b2020_0;
    %assign/vec4 v0x28b2180_0, 0;
    %jmp T_32.1;
T_32.0 ;
    %load/vec4 v0x28b2180_0;
    %assign/vec4 v0x28b2180_0, 0;
T_32.1 ;
    %jmp T_32;
    .thread T_32;
    .scope S_0x28b1550;
T_33 ;
    %wait E_0x28b08e0;
    %load/vec4 v0x28b1990_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_33.0, 8;
    %load/vec4 v0x28b18d0_0;
    %assign/vec4 v0x28b1a80_0, 0;
    %jmp T_33.1;
T_33.0 ;
    %load/vec4 v0x28b1a80_0;
    %assign/vec4 v0x28b1a80_0, 0;
T_33.1 ;
    %jmp T_33;
    .thread T_33;
    .scope S_0x28b0e40;
T_34 ;
    %wait E_0x28b08e0;
    %load/vec4 v0x28b1230_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_34.0, 8;
    %load/vec4 v0x28b1190_0;
    %assign/vec4 v0x28b1330_0, 0;
    %jmp T_34.1;
T_34.0 ;
    %load/vec4 v0x28b1330_0;
    %assign/vec4 v0x28b1330_0, 0;
T_34.1 ;
    %jmp T_34;
    .thread T_34;
    .scope S_0x28b0630;
T_35 ;
    %wait E_0x28b08e0;
    %load/vec4 v0x28b0b00_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_35.0, 8;
    %load/vec4 v0x28b0a40_0;
    %assign/vec4 v0x28b0bd0_0, 0;
    %jmp T_35.1;
T_35.0 ;
    %load/vec4 v0x28b0bd0_0;
    %assign/vec4 v0x28b0bd0_0, 0;
T_35.1 ;
    %jmp T_35;
    .thread T_35;
    .scope S_0x28bb320;
T_36 ;
    %wait E_0x28b8300;
    %load/vec4 v0x28bb700_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_36.0, 8;
    %load/vec4 v0x28bb640_0;
    %assign/vec4 v0x28bb7d0_0, 0;
    %jmp T_36.1;
T_36.0 ;
    %load/vec4 v0x28bb7d0_0;
    %assign/vec4 v0x28bb7d0_0, 0;
T_36.1 ;
    %jmp T_36;
    .thread T_36;
    .scope S_0x28bac40;
T_37 ;
    %wait E_0x28b8300;
    %load/vec4 v0x28bb020_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_37.0, 8;
    %load/vec4 v0x28baf60_0;
    %assign/vec4 v0x28bb0f0_0, 0;
    %jmp T_37.1;
T_37.0 ;
    %load/vec4 v0x28bb0f0_0;
    %assign/vec4 v0x28bb0f0_0, 0;
T_37.1 ;
    %jmp T_37;
    .thread T_37;
    .scope S_0x28ba630;
T_38 ;
    %wait E_0x28b8300;
    %load/vec4 v0x28ba9c0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_38.0, 8;
    %load/vec4 v0x28ba900_0;
    %assign/vec4 v0x28baa60_0, 0;
    %jmp T_38.1;
T_38.0 ;
    %load/vec4 v0x28baa60_0;
    %assign/vec4 v0x28baa60_0, 0;
T_38.1 ;
    %jmp T_38;
    .thread T_38;
    .scope S_0x28b9dd0;
T_39 ;
    %wait E_0x28b8300;
    %load/vec4 v0x28ba290_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_39.0, 8;
    %load/vec4 v0x28ba1d0_0;
    %assign/vec4 v0x28ba3c0_0, 0;
    %jmp T_39.1;
T_39.0 ;
    %load/vec4 v0x28ba3c0_0;
    %assign/vec4 v0x28ba3c0_0, 0;
T_39.1 ;
    %jmp T_39;
    .thread T_39;
    .scope S_0x28b9720;
T_40 ;
    %wait E_0x28b8300;
    %load/vec4 v0x28b9b00_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_40.0, 8;
    %load/vec4 v0x28b9a40_0;
    %assign/vec4 v0x28b9ba0_0, 0;
    %jmp T_40.1;
T_40.0 ;
    %load/vec4 v0x28b9ba0_0;
    %assign/vec4 v0x28b9ba0_0, 0;
T_40.1 ;
    %jmp T_40;
    .thread T_40;
    .scope S_0x28b8f70;
T_41 ;
    %wait E_0x28b8300;
    %load/vec4 v0x28b93b0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_41.0, 8;
    %load/vec4 v0x28b92f0_0;
    %assign/vec4 v0x28b94a0_0, 0;
    %jmp T_41.1;
T_41.0 ;
    %load/vec4 v0x28b94a0_0;
    %assign/vec4 v0x28b94a0_0, 0;
T_41.1 ;
    %jmp T_41;
    .thread T_41;
    .scope S_0x28b8860;
T_42 ;
    %wait E_0x28b8300;
    %load/vec4 v0x28b8c50_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_42.0, 8;
    %load/vec4 v0x28b8bb0_0;
    %assign/vec4 v0x28b8d50_0, 0;
    %jmp T_42.1;
T_42.0 ;
    %load/vec4 v0x28b8d50_0;
    %assign/vec4 v0x28b8d50_0, 0;
T_42.1 ;
    %jmp T_42;
    .thread T_42;
    .scope S_0x28b8050;
T_43 ;
    %wait E_0x28b8300;
    %load/vec4 v0x28b8520_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_43.0, 8;
    %load/vec4 v0x28b8460_0;
    %assign/vec4 v0x28b85f0_0, 0;
    %jmp T_43.1;
T_43.0 ;
    %load/vec4 v0x28b85f0_0;
    %assign/vec4 v0x28b85f0_0, 0;
T_43.1 ;
    %jmp T_43;
    .thread T_43;
    .scope S_0x289da90;
T_44 ;
    %wait E_0x289dd20;
    %load/vec4 v0x289df90_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_44.0, 8;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x289e120_0, 0;
    %jmp T_44.1;
T_44.0 ;
    %load/vec4 v0x289e060_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 1;
    %cmp/u;
    %jmp/1 T_44.2, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 1;
    %cmp/u;
    %jmp/1 T_44.3, 6;
    %jmp T_44.4;
T_44.2 ;
    %load/vec4 v0x289ddb0_0;
    %assign/vec4 v0x289e120_0, 0;
    %jmp T_44.4;
T_44.3 ;
    %load/vec4 v0x289deb0_0;
    %assign/vec4 v0x289e120_0, 0;
    %jmp T_44.4;
T_44.4 ;
    %pop/vec4 1;
T_44.1 ;
    %jmp T_44;
    .thread T_44, $push;
    .scope S_0x289e2f0;
T_45 ;
    %wait E_0x289e570;
    %load/vec4 v0x289e7c0_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_45.0, 8;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x289e990_0, 0;
    %jmp T_45.1;
T_45.0 ;
    %load/vec4 v0x289e8c0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 1;
    %cmp/u;
    %jmp/1 T_45.2, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 1;
    %cmp/u;
    %jmp/1 T_45.3, 6;
    %jmp T_45.4;
T_45.2 ;
    %load/vec4 v0x289e5e0_0;
    %assign/vec4 v0x289e990_0, 0;
    %jmp T_45.4;
T_45.3 ;
    %load/vec4 v0x289e6e0_0;
    %assign/vec4 v0x289e990_0, 0;
    %jmp T_45.4;
T_45.4 ;
    %pop/vec4 1;
T_45.1 ;
    %jmp T_45;
    .thread T_45, $push;
    .scope S_0x289f350;
T_46 ;
    %wait E_0x289f5d0;
    %load/vec4 v0x289f840_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_46.0, 8;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x289f9d0_0, 0;
    %jmp T_46.1;
T_46.0 ;
    %load/vec4 v0x289f910_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 1;
    %cmp/u;
    %jmp/1 T_46.2, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 1;
    %cmp/u;
    %jmp/1 T_46.3, 6;
    %jmp T_46.4;
T_46.2 ;
    %load/vec4 v0x289f660_0;
    %assign/vec4 v0x289f9d0_0, 0;
    %jmp T_46.4;
T_46.3 ;
    %load/vec4 v0x289f760_0;
    %assign/vec4 v0x289f9d0_0, 0;
    %jmp T_46.4;
T_46.4 ;
    %pop/vec4 1;
T_46.1 ;
    %jmp T_46;
    .thread T_46, $push;
    .scope S_0x289fba0;
T_47 ;
    %wait E_0x289fe20;
    %load/vec4 v0x28a0070_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_47.0, 8;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x28a0240_0, 0;
    %jmp T_47.1;
T_47.0 ;
    %load/vec4 v0x28a0170_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 1;
    %cmp/u;
    %jmp/1 T_47.2, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 1;
    %cmp/u;
    %jmp/1 T_47.3, 6;
    %jmp T_47.4;
T_47.2 ;
    %load/vec4 v0x289fe90_0;
    %assign/vec4 v0x28a0240_0, 0;
    %jmp T_47.4;
T_47.3 ;
    %load/vec4 v0x289ff90_0;
    %assign/vec4 v0x28a0240_0, 0;
    %jmp T_47.4;
T_47.4 ;
    %pop/vec4 1;
T_47.1 ;
    %jmp T_47;
    .thread T_47, $push;
    .scope S_0x2899a40;
T_48 ;
    %wait E_0x288e790;
    %load/vec4 v0x2899e20_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_48.0, 8;
    %load/vec4 v0x2899d60_0;
    %assign/vec4 v0x2899ec0_0, 0;
    %jmp T_48.1;
T_48.0 ;
    %load/vec4 v0x2899ec0_0;
    %assign/vec4 v0x2899ec0_0, 0;
T_48.1 ;
    %jmp T_48;
    .thread T_48;
    .scope S_0x2899390;
T_49 ;
    %wait E_0x288e790;
    %load/vec4 v0x2899770_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_49.0, 8;
    %load/vec4 v0x28996b0_0;
    %assign/vec4 v0x2899810_0, 0;
    %jmp T_49.1;
T_49.0 ;
    %load/vec4 v0x2899810_0;
    %assign/vec4 v0x2899810_0, 0;
T_49.1 ;
    %jmp T_49;
    .thread T_49;
    .scope S_0x2898d80;
T_50 ;
    %wait E_0x288e790;
    %load/vec4 v0x2899110_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_50.0, 8;
    %load/vec4 v0x2899050_0;
    %assign/vec4 v0x28991b0_0, 0;
    %jmp T_50.1;
T_50.0 ;
    %load/vec4 v0x28991b0_0;
    %assign/vec4 v0x28991b0_0, 0;
T_50.1 ;
    %jmp T_50;
    .thread T_50;
    .scope S_0x2898520;
T_51 ;
    %wait E_0x288e790;
    %load/vec4 v0x28989e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_51.0, 8;
    %load/vec4 v0x2898920_0;
    %assign/vec4 v0x2898b10_0, 0;
    %jmp T_51.1;
T_51.0 ;
    %load/vec4 v0x2898b10_0;
    %assign/vec4 v0x2898b10_0, 0;
T_51.1 ;
    %jmp T_51;
    .thread T_51;
    .scope S_0x2897e70;
T_52 ;
    %wait E_0x288e790;
    %load/vec4 v0x2898250_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_52.0, 8;
    %load/vec4 v0x2898190_0;
    %assign/vec4 v0x28982f0_0, 0;
    %jmp T_52.1;
T_52.0 ;
    %load/vec4 v0x28982f0_0;
    %assign/vec4 v0x28982f0_0, 0;
T_52.1 ;
    %jmp T_52;
    .thread T_52;
    .scope S_0x28976f0;
T_53 ;
    %wait E_0x288e790;
    %load/vec4 v0x2897b00_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_53.0, 8;
    %load/vec4 v0x2897a40_0;
    %assign/vec4 v0x2897bf0_0, 0;
    %jmp T_53.1;
T_53.0 ;
    %load/vec4 v0x2897bf0_0;
    %assign/vec4 v0x2897bf0_0, 0;
T_53.1 ;
    %jmp T_53;
    .thread T_53;
    .scope S_0x28970a0;
T_54 ;
    %wait E_0x288e790;
    %load/vec4 v0x2897460_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_54.0, 8;
    %load/vec4 v0x28973c0_0;
    %assign/vec4 v0x2897500_0, 0;
    %jmp T_54.1;
T_54.0 ;
    %load/vec4 v0x2897500_0;
    %assign/vec4 v0x2897500_0, 0;
T_54.1 ;
    %jmp T_54;
    .thread T_54;
    .scope S_0x2896930;
T_55 ;
    %wait E_0x288e790;
    %load/vec4 v0x2896d90_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_55.0, 8;
    %load/vec4 v0x2896cd0_0;
    %assign/vec4 v0x2896e30_0, 0;
    %jmp T_55.1;
T_55.0 ;
    %load/vec4 v0x2896e30_0;
    %assign/vec4 v0x2896e30_0, 0;
T_55.1 ;
    %jmp T_55;
    .thread T_55;
    .scope S_0x28784f0;
T_56 ;
    %wait E_0x2869aa0;
    %load/vec4 v0x27dcec0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 8;
    %cmp/u;
    %jmp/1 T_56.0, 6;
    %dup/vec4;
    %pushi/vec4 12, 0, 8;
    %cmp/u;
    %jmp/1 T_56.1, 6;
    %dup/vec4;
    %pushi/vec4 13, 0, 8;
    %cmp/u;
    %jmp/1 T_56.2, 6;
    %dup/vec4;
    %pushi/vec4 14, 0, 8;
    %cmp/u;
    %jmp/1 T_56.3, 6;
    %dup/vec4;
    %pushi/vec4 49, 0, 8;
    %cmp/u;
    %jmp/1 T_56.4, 6;
    %dup/vec4;
    %pushi/vec4 50, 0, 8;
    %cmp/u;
    %jmp/1 T_56.5, 6;
    %dup/vec4;
    %pushi/vec4 51, 0, 8;
    %cmp/u;
    %jmp/1 T_56.6, 6;
    %dup/vec4;
    %pushi/vec4 113, 0, 8;
    %cmp/u;
    %jmp/1 T_56.7, 6;
    %dup/vec4;
    %pushi/vec4 114, 0, 8;
    %cmp/u;
    %jmp/1 T_56.8, 6;
    %dup/vec4;
    %pushi/vec4 115, 0, 8;
    %cmp/u;
    %jmp/1 T_56.9, 6;
    %dup/vec4;
    %pushi/vec4 193, 0, 8;
    %cmp/u;
    %jmp/1 T_56.10, 6;
    %dup/vec4;
    %pushi/vec4 194, 0, 8;
    %cmp/u;
    %jmp/1 T_56.11, 6;
    %dup/vec4;
    %pushi/vec4 195, 0, 8;
    %cmp/u;
    %jmp/1 T_56.12, 6;
    %dup/vec4;
    %pushi/vec4 196, 0, 8;
    %cmp/u;
    %jmp/1 T_56.13, 6;
    %dup/vec4;
    %pushi/vec4 197, 0, 8;
    %cmp/u;
    %jmp/1 T_56.14, 6;
    %dup/vec4;
    %pushi/vec4 198, 0, 8;
    %cmp/u;
    %jmp/1 T_56.15, 6;
    %dup/vec4;
    %pushi/vec4 199, 0, 8;
    %cmp/u;
    %jmp/1 T_56.16, 6;
    %pushi/vec4 3, 0, 3;
    %assign/vec4 v0x2868ef0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x28193c0_0, 0;
    %pushi/vec4 28, 0, 5;
    %assign/vec4 v0x2868370_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x28706b0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x2867710_0, 0;
    %pushi/vec4 14, 0, 4;
    %assign/vec4 v0x28606a0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x2817ed0_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x28196d0_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x281ab20_0, 0;
    %jmp T_56.18;
T_56.0 ;
    %pushi/vec4 3, 0, 3;
    %assign/vec4 v0x2868ef0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x28193c0_0, 0;
    %pushi/vec4 28, 0, 5;
    %assign/vec4 v0x2868370_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x28706b0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x2867710_0, 0;
    %pushi/vec4 14, 0, 4;
    %assign/vec4 v0x28606a0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x2817ed0_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x28196d0_0, 0;
    %pushi/vec4 12, 0, 4;
    %assign/vec4 v0x281ab20_0, 0;
    %jmp T_56.18;
T_56.1 ;
    %pushi/vec4 3, 0, 3;
    %assign/vec4 v0x2868ef0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x28193c0_0, 0;
    %pushi/vec4 19, 0, 5;
    %assign/vec4 v0x2868370_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x28706b0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x2867710_0, 0;
    %pushi/vec4 6, 0, 4;
    %assign/vec4 v0x28606a0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x2817ed0_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x28196d0_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x281ab20_0, 0;
    %jmp T_56.18;
T_56.2 ;
    %pushi/vec4 3, 0, 3;
    %assign/vec4 v0x2868ef0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x28193c0_0, 0;
    %pushi/vec4 28, 0, 5;
    %assign/vec4 v0x2868370_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x28706b0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x2867710_0, 0;
    %pushi/vec4 4, 0, 4;
    %assign/vec4 v0x28606a0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x2817ed0_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x28196d0_0, 0;
    %pushi/vec4 13, 0, 4;
    %assign/vec4 v0x281ab20_0, 0;
    %jmp T_56.18;
T_56.3 ;
    %pushi/vec4 3, 0, 3;
    %assign/vec4 v0x2868ef0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x28193c0_0, 0;
    %pushi/vec4 28, 0, 5;
    %assign/vec4 v0x2868370_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x28706b0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x2867710_0, 0;
    %pushi/vec4 15, 0, 4;
    %assign/vec4 v0x28606a0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x2817ed0_0, 0;
    %pushi/vec4 15, 0, 4;
    %assign/vec4 v0x28196d0_0, 0;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v0x281ab20_0, 0;
    %jmp T_56.18;
T_56.4 ;
    %pushi/vec4 3, 0, 3;
    %assign/vec4 v0x2868ef0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x28193c0_0, 0;
    %pushi/vec4 9, 0, 5;
    %assign/vec4 v0x2868370_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x28706b0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x2867710_0, 0;
    %pushi/vec4 6, 0, 4;
    %assign/vec4 v0x28606a0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x2817ed0_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x28196d0_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x281ab20_0, 0;
    %jmp T_56.18;
T_56.5 ;
    %pushi/vec4 7, 0, 3;
    %assign/vec4 v0x2868ef0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x28193c0_0, 0;
    %pushi/vec4 28, 0, 5;
    %assign/vec4 v0x2868370_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x28706b0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x2867710_0, 0;
    %pushi/vec4 12, 0, 4;
    %assign/vec4 v0x28606a0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x2817ed0_0, 0;
    %pushi/vec4 3, 0, 4;
    %assign/vec4 v0x28196d0_0, 0;
    %pushi/vec4 2, 0, 4;
    %assign/vec4 v0x281ab20_0, 0;
    %jmp T_56.18;
T_56.6 ;
    %pushi/vec4 3, 0, 3;
    %assign/vec4 v0x2868ef0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x28193c0_0, 0;
    %pushi/vec4 19, 0, 5;
    %assign/vec4 v0x2868370_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x28706b0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x2867710_0, 0;
    %pushi/vec4 14, 0, 4;
    %assign/vec4 v0x28606a0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x2817ed0_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x28196d0_0, 0;
    %pushi/vec4 13, 0, 4;
    %assign/vec4 v0x281ab20_0, 0;
    %jmp T_56.18;
T_56.7 ;
    %pushi/vec4 3, 0, 3;
    %assign/vec4 v0x2868ef0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x28193c0_0, 0;
    %pushi/vec4 6, 0, 5;
    %assign/vec4 v0x2868370_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x28706b0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x2867710_0, 0;
    %pushi/vec4 6, 0, 4;
    %assign/vec4 v0x28606a0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x2817ed0_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x28196d0_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x281ab20_0, 0;
    %jmp T_56.18;
T_56.8 ;
    %pushi/vec4 7, 0, 3;
    %assign/vec4 v0x2868ef0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x28193c0_0, 0;
    %pushi/vec4 28, 0, 5;
    %assign/vec4 v0x2868370_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x28706b0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x2867710_0, 0;
    %pushi/vec4 12, 0, 4;
    %assign/vec4 v0x28606a0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x2817ed0_0, 0;
    %pushi/vec4 7, 0, 4;
    %assign/vec4 v0x28196d0_0, 0;
    %pushi/vec4 2, 0, 4;
    %assign/vec4 v0x281ab20_0, 0;
    %jmp T_56.18;
T_56.9 ;
    %pushi/vec4 3, 0, 3;
    %assign/vec4 v0x2868ef0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x28193c0_0, 0;
    %pushi/vec4 19, 0, 5;
    %assign/vec4 v0x2868370_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x28706b0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x2867710_0, 0;
    %pushi/vec4 14, 0, 4;
    %assign/vec4 v0x28606a0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x2817ed0_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x28196d0_0, 0;
    %pushi/vec4 13, 0, 4;
    %assign/vec4 v0x281ab20_0, 0;
    %jmp T_56.18;
T_56.10 ;
    %pushi/vec4 4, 0, 3;
    %assign/vec4 v0x2868ef0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x28193c0_0, 0;
    %pushi/vec4 19, 0, 5;
    %assign/vec4 v0x2868370_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x28706b0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x2867710_0, 0;
    %pushi/vec4 6, 0, 4;
    %assign/vec4 v0x28606a0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x2817ed0_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x28196d0_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x281ab20_0, 0;
    %jmp T_56.18;
T_56.11 ;
    %pushi/vec4 5, 0, 3;
    %assign/vec4 v0x2868ef0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x28193c0_0, 0;
    %pushi/vec4 19, 0, 5;
    %assign/vec4 v0x2868370_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x28706b0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x2867710_0, 0;
    %pushi/vec4 6, 0, 4;
    %assign/vec4 v0x28606a0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x2817ed0_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x28196d0_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x281ab20_0, 0;
    %jmp T_56.18;
T_56.12 ;
    %pushi/vec4 6, 0, 3;
    %assign/vec4 v0x2868ef0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x28193c0_0, 0;
    %pushi/vec4 26, 0, 5;
    %assign/vec4 v0x2868370_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x28706b0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x2867710_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x28606a0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x2817ed0_0, 0;
    %pushi/vec4 12, 0, 4;
    %assign/vec4 v0x28196d0_0, 0;
    %pushi/vec4 6, 0, 4;
    %assign/vec4 v0x281ab20_0, 0;
    %jmp T_56.18;
T_56.13 ;
    %pushi/vec4 5, 0, 3;
    %assign/vec4 v0x2868ef0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x28193c0_0, 0;
    %pushi/vec4 6, 0, 5;
    %assign/vec4 v0x2868370_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x28706b0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x2867710_0, 0;
    %pushi/vec4 6, 0, 4;
    %assign/vec4 v0x28606a0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x2817ed0_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x28196d0_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x281ab20_0, 0;
    %jmp T_56.18;
T_56.14 ;
    %pushi/vec4 6, 0, 3;
    %assign/vec4 v0x2868ef0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x28193c0_0, 0;
    %pushi/vec4 15, 0, 5;
    %assign/vec4 v0x2868370_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x28706b0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x2867710_0, 0;
    %pushi/vec4 8, 0, 4;
    %assign/vec4 v0x28606a0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x2817ed0_0, 0;
    %pushi/vec4 12, 0, 4;
    %assign/vec4 v0x28196d0_0, 0;
    %pushi/vec4 4, 0, 4;
    %assign/vec4 v0x281ab20_0, 0;
    %jmp T_56.18;
T_56.15 ;
    %pushi/vec4 3, 0, 3;
    %assign/vec4 v0x2868ef0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x28193c0_0, 0;
    %pushi/vec4 26, 0, 5;
    %assign/vec4 v0x2868370_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x28706b0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x2867710_0, 0;
    %pushi/vec4 12, 0, 4;
    %assign/vec4 v0x28606a0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x2817ed0_0, 0;
    %pushi/vec4 12, 0, 4;
    %assign/vec4 v0x28196d0_0, 0;
    %pushi/vec4 6, 0, 4;
    %assign/vec4 v0x281ab20_0, 0;
    %jmp T_56.18;
T_56.16 ;
    %pushi/vec4 3, 0, 3;
    %assign/vec4 v0x2868ef0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x28193c0_0, 0;
    %pushi/vec4 3, 0, 5;
    %assign/vec4 v0x2868370_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x28706b0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x2867710_0, 0;
    %pushi/vec4 14, 0, 4;
    %assign/vec4 v0x28606a0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x2817ed0_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x28196d0_0, 0;
    %pushi/vec4 13, 0, 4;
    %assign/vec4 v0x281ab20_0, 0;
    %jmp T_56.18;
T_56.18 ;
    %pop/vec4 1;
    %jmp T_56;
    .thread T_56, $push;
    .scope S_0x27f4f40;
T_57 ;
    %vpi_call 3 41 "$dumpfile", "programable-8-bit-microprocessor-tb.vcd" {0 0 0};
    %vpi_call 3 42 "$dumpvars", 32'sb00000000000000000000000000000000, S_0x27f4f40 {0 0 0};
    %end;
    .thread T_57;
    .scope S_0x27f4f40;
T_58 ;
    %delay 10, 0;
    %load/vec4 v0x28c4040_0;
    %inv;
    %store/vec4 v0x28c4040_0, 0, 1;
    %jmp T_58;
    .thread T_58;
    .scope S_0x27f4f40;
T_59 ;
    %vpi_call 3 52 "$display", "test start" {0 0 0};
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x28c3e50_0, 0, 4;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x28c3710_0, 0, 8;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x28c3880_0, 0, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x28c3a70_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x28c3f10_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x28c3ba0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x28c4040_0, 0, 1;
    %delay 15, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x28c3f10_0, 0, 1;
    %delay 20, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x28c3f10_0, 0, 1;
    %delay 100, 0;
    %pushi/vec4 3, 0, 4;
    %store/vec4 v0x28c3e50_0, 0, 4;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x28c3a70_0, 0, 1;
    %pushi/vec4 20, 0, 8;
    %store/vec4 v0x28c3710_0, 0, 8;
    %pushi/vec4 19, 0, 8;
    %store/vec4 v0x28c3880_0, 0, 8;
    %delay 100, 0;
    %delay 20, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x28c3a70_0, 0, 1;
    %delay 120, 0;
    %pushi/vec4 7, 0, 4;
    %store/vec4 v0x28c3e50_0, 0, 4;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x28c3a70_0, 0, 1;
    %pushi/vec4 129, 0, 8;
    %store/vec4 v0x28c3710_0, 0, 8;
    %pushi/vec4 65, 0, 8;
    %store/vec4 v0x28c3880_0, 0, 8;
    %delay 100, 0;
    %delay 20, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x28c3a70_0, 0, 1;
    %delay 120, 0;
    %pushi/vec4 12, 0, 4;
    %store/vec4 v0x28c3e50_0, 0, 4;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x28c3a70_0, 0, 1;
    %pushi/vec4 2, 0, 8;
    %store/vec4 v0x28c3710_0, 0, 8;
    %pushi/vec4 2, 0, 8;
    %store/vec4 v0x28c3880_0, 0, 8;
    %delay 300, 0;
    %delay 20, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x28c3a70_0, 0, 1;
    %delay 120, 0;
    %vpi_call 3 99 "$display", "test complete" {0 0 0};
    %vpi_call 3 100 "$finish" {0 0 0};
    %end;
    .thread T_59;
# The file index is used to find the file name in the following table.
:file_names 40;
    "N/A";
    "<interactive>";
    "./../../../basic-code/combinational-logic/not1/not1.v";
    "programable-8-bit-microprocessor-tb.v";
    "./control-store/control-store.v";
    "./programable-8-bit-microprocessor.v";
    "./control/control.v";
    "./core-parts/ta151-bar.v";
    "./../../../combinational-logic/multiplexers-and-demultiplexers/jeff-74x151/jeff-74x151.v";
    "./core-parts/counter8.v";
    "./core-parts/ta161-bar.v";
    "./../../../sequential-logic/counters/jeff-74x161/jeff-74x161.v";
    "./../../../sequential-logic/counters/jeff-74x161/sections/output-section.v";
    "./../../../basic-code/sequential-logic/jk-flip-flop/jk-flip-flop.v";
    "./core-parts/ta157-8.v";
    "./../../../combinational-logic/multiplexers-and-demultiplexers/jeff-74x157/jeff-74x157.v";
    "./opcode/opcodedec.v";
    "./core-parts/ta157-4.v";
    "./../../../basic-code/combinational-logic/nand4/nand4.v";
    "./../../../basic-code/combinational-logic/xor2/xor2.v";
    "./processor/processor.v";
    "./alu/alu.v";
    "./../../../basic-code/combinational-logic/and2/and2.v";
    "./core-parts/ta181-bar.v";
    "./../../../combinational-logic/alus/jeff-74x181/jeff-74x181.v";
    "./../../../combinational-logic/alus/jeff-74x181/sections/aeqb-section.v";
    "./../../../combinational-logic/alus/jeff-74x181/sections/g-p-carry-section.v";
    "./../../../combinational-logic/alus/jeff-74x181/sections/input-section.v";
    "./../../../combinational-logic/alus/jeff-74x181/sections/invert-m.v";
    "./../../../combinational-logic/alus/jeff-74x181/sections/out-section-f0.v";
    "./../../../combinational-logic/alus/jeff-74x181/sections/out-section-f1.v";
    "./../../../combinational-logic/alus/jeff-74x181/sections/out-section-f2.v";
    "./../../../combinational-logic/alus/jeff-74x181/sections/out-section-f3.v";
    "./core-parts/register-ab8.v";
    "./core-parts/ta377-bar.v";
    "./../../../sequential-logic/registers/jeff-74x377/jeff-74x377.v";
    "./../../../basic-code/sequential-logic/d-flip-flop/d-flip-flop.v";
    "./../../../basic-code/combinational-logic/or2/or2.v";
    "./core-parts/zp-bit.v";
    "./../../../basic-code/combinational-logic/nor2/nor2.v";
