//Î´Ğ´Íê£¬
module fenmingqi(clk, rst_n, fm);
 input clk;
 input rst_n;
 output fm;
 reg fm;
 reg[19:0] cnt;
 always @(posedge clk)
 begin
	if(! rst_n)
		cnt <= 20'd0;
	else if(cnt < 20'd999_999)
		cnt <= cnt + 1'd1;
	else
		cnt <= 20'd0;
 end
 

