

================================================================
== Vivado HLS Report for 'first_layer173'
================================================================
* Date:           Sun Apr 28 15:59:55 2019

* Version:        2018.3 (Build 2405991 on Thu Dec 06 23:56:15 MST 2018)
* Project:        mobile_net_hls_v1
* Solution:       solution1
* Product family: zynquplus
* Target device:  xczu9eg-ffvb1156-2-i


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |   4.20|     3.675|        0.52|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |    ?|    ?|    ?|    ?|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        +--------------------+--------+-----+-----+-----+-----+---------+
        |                    |        |  Latency  |  Interval | Pipeline|
        |      Instance      | Module | min | max | min | max |   Type  |
        +--------------------+--------+-----+-----+-----+-----+---------+
        |grp_conv_3_fu_1108  |conv_3  |    ?|    ?|    ?|    ?|   none  |
        +--------------------+--------+-----+-----+-----+-----+---------+

        * Loop: 
        +----------+-----+-----+----------+-----------+-----------+------+----------+
        |          |  Latency  | Iteration|  Initiation Interval  | Trip |          |
        | Loop Name| min | max |  Latency |  achieved |   target  | Count| Pipelined|
        +----------+-----+-----+----------+-----------+-----------+------+----------+
        |- Loop 1  |    ?|    ?|         1|          -|          -|     ?|    no    |
        +----------+-----+-----+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+--------+-----+
|       Name      | BRAM_18K| DSP48E|   FF   |   LUT  | URAM|
+-----------------+---------+-------+--------+--------+-----+
|DSP              |        -|      -|       -|       -|    -|
|Expression       |        -|      -|       0|       2|    -|
|FIFO             |        0|      -|       5|      16|    -|
|Instance         |       50|    576|   56126|   37004|    -|
|Memory           |        -|      -|       -|       -|    -|
|Multiplexer      |        -|      -|       -|     612|    -|
|Register         |        -|      -|     130|       -|    -|
+-----------------+---------+-------+--------+--------+-----+
|Total            |       50|    576|   56261|   37634|    0|
+-----------------+---------+-------+--------+--------+-----+
|Available        |     1824|   2520|  548160|  274080|    0|
+-----------------+---------+-------+--------+--------+-----+
|Utilization (%)  |        2|     22|      10|      13|    0|
+-----------------+---------+-------+--------+--------+-----+

+ Detail: 
    * Instance: 
    +--------------------+--------+---------+-------+-------+-------+
    |      Instance      | Module | BRAM_18K| DSP48E|   FF  |  LUT  |
    +--------------------+--------+---------+-------+-------+-------+
    |grp_conv_3_fu_1108  |conv_3  |       50|    576|  56126|  37004|
    +--------------------+--------+---------+-------+-------+-------+
    |Total               |        |       50|    576|  56126|  37004|
    +--------------------+--------+---------+-------+-------+-------+

    * DSP48: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    +---------------+---------+---+----+------+-----+---------+
    |      Name     | BRAM_18K| FF| LUT| Depth| Bits| Size:D*B|
    +---------------+---------+---+----+------+-----+---------+
    |cntl_V_fifo_U  |        0|  5|  16|     1|    1|        1|
    +---------------+---------+---+----+------+-----+---------+
    |Total          |        0|  5|  16|     1|    1|        1|
    +---------------+---------+---+----+------+-----+---------+

    * Expression: 
    +-----------------+----------+-------+---+----+------------+------------+
    |  Variable Name  | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-----------------+----------+-------+---+----+------------+------------+
    |ap_block_state1  |    or    |      0|  0|   2|           1|           1|
    +-----------------+----------+-------+---+----+------------+------------+
    |Total            |          |      0|  0|   2|           1|           1|
    +-----------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +-----------------------+----+-----------+-----+-----------+
    |          Name         | LUT| Input Size| Bits| Total Bits|
    +-----------------------+----+-----------+-----+-----------+
    |ap_NS_fsm              |  27|          5|    1|          5|
    |ap_done                |   9|          2|    1|          2|
    |betas10_out_blk_n      |   9|          2|    1|          2|
    |betas11_out_blk_n      |   9|          2|    1|          2|
    |betas12_out_blk_n      |   9|          2|    1|          2|
    |betas13_out_blk_n      |   9|          2|    1|          2|
    |betas15_out_blk_n      |   9|          2|    1|          2|
    |betas2_out_blk_n       |   9|          2|    1|          2|
    |betas3_out_blk_n       |   9|          2|    1|          2|
    |betas4_out_blk_n       |   9|          2|    1|          2|
    |betas5_out_blk_n       |   9|          2|    1|          2|
    |betas6_out_blk_n       |   9|          2|    1|          2|
    |betas7_out_blk_n       |   9|          2|    1|          2|
    |betas8_out_blk_n       |   9|          2|    1|          2|
    |betas9_out_blk_n       |   9|          2|    1|          2|
    |cntl_V_write           |   9|          2|    1|          2|
    |inputs10_out_blk_n     |   9|          2|    1|          2|
    |inputs11_out_blk_n     |   9|          2|    1|          2|
    |inputs12_out_blk_n     |   9|          2|    1|          2|
    |inputs13_out_blk_n     |   9|          2|    1|          2|
    |inputs14_out_blk_n     |   9|          2|    1|          2|
    |inputs15_out_blk_n     |   9|          2|    1|          2|
    |inputs2_out_blk_n      |   9|          2|    1|          2|
    |inputs3_out_blk_n      |   9|          2|    1|          2|
    |inputs4_out_blk_n      |   9|          2|    1|          2|
    |inputs5_out_blk_n      |   9|          2|    1|          2|
    |inputs6_out_blk_n      |   9|          2|    1|          2|
    |inputs7_out_blk_n      |   9|          2|    1|          2|
    |inputs8_out_blk_n      |   9|          2|    1|          2|
    |inputs9_out_blk_n      |   9|          2|    1|          2|
    |m_axi_betas_ARVALID    |   9|          2|    1|          2|
    |m_axi_betas_RREADY     |   9|          2|    1|          2|
    |m_axi_inputs_ARVALID   |   9|          2|    1|          2|
    |m_axi_inputs_RREADY    |   9|          2|    1|          2|
    |m_axi_outputs_AWVALID  |   9|          2|    1|          2|
    |m_axi_outputs_BREADY   |   9|          2|    1|          2|
    |m_axi_outputs_WVALID   |   9|          2|    1|          2|
    |m_axi_weights_ARVALID  |   9|          2|    1|          2|
    |m_axi_weights_RREADY   |   9|          2|    1|          2|
    |outputs10_out_blk_n    |   9|          2|    1|          2|
    |outputs11_out_blk_n    |   9|          2|    1|          2|
    |outputs12_out_blk_n    |   9|          2|    1|          2|
    |outputs13_out_blk_n    |   9|          2|    1|          2|
    |outputs14_out_blk_n    |   9|          2|    1|          2|
    |outputs15_out_blk_n    |   9|          2|    1|          2|
    |outputs2_out_blk_n     |   9|          2|    1|          2|
    |outputs3_out_blk_n     |   9|          2|    1|          2|
    |outputs4_out_blk_n     |   9|          2|    1|          2|
    |outputs5_out_blk_n     |   9|          2|    1|          2|
    |outputs6_out_blk_n     |   9|          2|    1|          2|
    |outputs7_out_blk_n     |   9|          2|    1|          2|
    |outputs8_out_blk_n     |   9|          2|    1|          2|
    |outputs9_out_blk_n     |   9|          2|    1|          2|
    |weights10_out_blk_n    |   9|          2|    1|          2|
    |weights11_out_blk_n    |   9|          2|    1|          2|
    |weights12_out_blk_n    |   9|          2|    1|          2|
    |weights13_out_blk_n    |   9|          2|    1|          2|
    |weights15_out_blk_n    |   9|          2|    1|          2|
    |weights2_out_blk_n     |   9|          2|    1|          2|
    |weights3_out_blk_n     |   9|          2|    1|          2|
    |weights4_out_blk_n     |   9|          2|    1|          2|
    |weights5_out_blk_n     |   9|          2|    1|          2|
    |weights6_out_blk_n     |   9|          2|    1|          2|
    |weights7_out_blk_n     |   9|          2|    1|          2|
    |weights8_out_blk_n     |   9|          2|    1|          2|
    |weights9_out_blk_n     |   9|          2|    1|          2|
    +-----------------------+----+-----------+-----+-----------+
    |Total                  | 612|        135|   66|        135|
    +-----------------------+----+-----------+-----+-----------+

    * Register: 
    +---------------------------------+----+----+-----+-----------+
    |               Name              | FF | LUT| Bits| Const Bits|
    +---------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                        |   4|   0|    4|          0|
    |ap_done_reg                      |   1|   0|    1|          0|
    |betas_offset4_i_i_reg_1177       |  31|   0|   31|          0|
    |grp_conv_3_fu_1108_ap_start_reg  |   1|   0|    1|          0|
    |inputs_offset1_i_i_reg_1187      |  31|   0|   31|          0|
    |outputs_offset6_i_i_reg_1172     |  31|   0|   31|          0|
    |weights_offset2_i_i_reg_1182     |  31|   0|   31|          0|
    +---------------------------------+----+----+-----+-----------+
    |Total                            | 130|   0|  130|          0|
    +---------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+------------------------+-----+-----+------------+----------------+--------------+
|        RTL Ports       | Dir | Bits|  Protocol  |  Source Object |    C Type    |
+------------------------+-----+-----+------------+----------------+--------------+
|ap_clk                  |  in |    1| ap_ctrl_hs | first_layer173 | return value |
|ap_rst                  |  in |    1| ap_ctrl_hs | first_layer173 | return value |
|ap_start                |  in |    1| ap_ctrl_hs | first_layer173 | return value |
|ap_done                 | out |    1| ap_ctrl_hs | first_layer173 | return value |
|ap_continue             |  in |    1| ap_ctrl_hs | first_layer173 | return value |
|ap_idle                 | out |    1| ap_ctrl_hs | first_layer173 | return value |
|ap_ready                | out |    1| ap_ctrl_hs | first_layer173 | return value |
|m_axi_inputs_AWVALID    | out |    1|    m_axi   |     inputs     |    pointer   |
|m_axi_inputs_AWREADY    |  in |    1|    m_axi   |     inputs     |    pointer   |
|m_axi_inputs_AWADDR     | out |   32|    m_axi   |     inputs     |    pointer   |
|m_axi_inputs_AWID       | out |    1|    m_axi   |     inputs     |    pointer   |
|m_axi_inputs_AWLEN      | out |   32|    m_axi   |     inputs     |    pointer   |
|m_axi_inputs_AWSIZE     | out |    3|    m_axi   |     inputs     |    pointer   |
|m_axi_inputs_AWBURST    | out |    2|    m_axi   |     inputs     |    pointer   |
|m_axi_inputs_AWLOCK     | out |    2|    m_axi   |     inputs     |    pointer   |
|m_axi_inputs_AWCACHE    | out |    4|    m_axi   |     inputs     |    pointer   |
|m_axi_inputs_AWPROT     | out |    3|    m_axi   |     inputs     |    pointer   |
|m_axi_inputs_AWQOS      | out |    4|    m_axi   |     inputs     |    pointer   |
|m_axi_inputs_AWREGION   | out |    4|    m_axi   |     inputs     |    pointer   |
|m_axi_inputs_AWUSER     | out |    1|    m_axi   |     inputs     |    pointer   |
|m_axi_inputs_WVALID     | out |    1|    m_axi   |     inputs     |    pointer   |
|m_axi_inputs_WREADY     |  in |    1|    m_axi   |     inputs     |    pointer   |
|m_axi_inputs_WDATA      | out |   16|    m_axi   |     inputs     |    pointer   |
|m_axi_inputs_WSTRB      | out |    2|    m_axi   |     inputs     |    pointer   |
|m_axi_inputs_WLAST      | out |    1|    m_axi   |     inputs     |    pointer   |
|m_axi_inputs_WID        | out |    1|    m_axi   |     inputs     |    pointer   |
|m_axi_inputs_WUSER      | out |    1|    m_axi   |     inputs     |    pointer   |
|m_axi_inputs_ARVALID    | out |    1|    m_axi   |     inputs     |    pointer   |
|m_axi_inputs_ARREADY    |  in |    1|    m_axi   |     inputs     |    pointer   |
|m_axi_inputs_ARADDR     | out |   32|    m_axi   |     inputs     |    pointer   |
|m_axi_inputs_ARID       | out |    1|    m_axi   |     inputs     |    pointer   |
|m_axi_inputs_ARLEN      | out |   32|    m_axi   |     inputs     |    pointer   |
|m_axi_inputs_ARSIZE     | out |    3|    m_axi   |     inputs     |    pointer   |
|m_axi_inputs_ARBURST    | out |    2|    m_axi   |     inputs     |    pointer   |
|m_axi_inputs_ARLOCK     | out |    2|    m_axi   |     inputs     |    pointer   |
|m_axi_inputs_ARCACHE    | out |    4|    m_axi   |     inputs     |    pointer   |
|m_axi_inputs_ARPROT     | out |    3|    m_axi   |     inputs     |    pointer   |
|m_axi_inputs_ARQOS      | out |    4|    m_axi   |     inputs     |    pointer   |
|m_axi_inputs_ARREGION   | out |    4|    m_axi   |     inputs     |    pointer   |
|m_axi_inputs_ARUSER     | out |    1|    m_axi   |     inputs     |    pointer   |
|m_axi_inputs_RVALID     |  in |    1|    m_axi   |     inputs     |    pointer   |
|m_axi_inputs_RREADY     | out |    1|    m_axi   |     inputs     |    pointer   |
|m_axi_inputs_RDATA      |  in |   16|    m_axi   |     inputs     |    pointer   |
|m_axi_inputs_RLAST      |  in |    1|    m_axi   |     inputs     |    pointer   |
|m_axi_inputs_RID        |  in |    1|    m_axi   |     inputs     |    pointer   |
|m_axi_inputs_RUSER      |  in |    1|    m_axi   |     inputs     |    pointer   |
|m_axi_inputs_RRESP      |  in |    2|    m_axi   |     inputs     |    pointer   |
|m_axi_inputs_BVALID     |  in |    1|    m_axi   |     inputs     |    pointer   |
|m_axi_inputs_BREADY     | out |    1|    m_axi   |     inputs     |    pointer   |
|m_axi_inputs_BRESP      |  in |    2|    m_axi   |     inputs     |    pointer   |
|m_axi_inputs_BID        |  in |    1|    m_axi   |     inputs     |    pointer   |
|m_axi_inputs_BUSER      |  in |    1|    m_axi   |     inputs     |    pointer   |
|inputs_offset           |  in |   32|   ap_none  |  inputs_offset |    scalar    |
|m_axi_weights_AWVALID   | out |    1|    m_axi   |     weights    |    pointer   |
|m_axi_weights_AWREADY   |  in |    1|    m_axi   |     weights    |    pointer   |
|m_axi_weights_AWADDR    | out |   32|    m_axi   |     weights    |    pointer   |
|m_axi_weights_AWID      | out |    1|    m_axi   |     weights    |    pointer   |
|m_axi_weights_AWLEN     | out |   32|    m_axi   |     weights    |    pointer   |
|m_axi_weights_AWSIZE    | out |    3|    m_axi   |     weights    |    pointer   |
|m_axi_weights_AWBURST   | out |    2|    m_axi   |     weights    |    pointer   |
|m_axi_weights_AWLOCK    | out |    2|    m_axi   |     weights    |    pointer   |
|m_axi_weights_AWCACHE   | out |    4|    m_axi   |     weights    |    pointer   |
|m_axi_weights_AWPROT    | out |    3|    m_axi   |     weights    |    pointer   |
|m_axi_weights_AWQOS     | out |    4|    m_axi   |     weights    |    pointer   |
|m_axi_weights_AWREGION  | out |    4|    m_axi   |     weights    |    pointer   |
|m_axi_weights_AWUSER    | out |    1|    m_axi   |     weights    |    pointer   |
|m_axi_weights_WVALID    | out |    1|    m_axi   |     weights    |    pointer   |
|m_axi_weights_WREADY    |  in |    1|    m_axi   |     weights    |    pointer   |
|m_axi_weights_WDATA     | out |   16|    m_axi   |     weights    |    pointer   |
|m_axi_weights_WSTRB     | out |    2|    m_axi   |     weights    |    pointer   |
|m_axi_weights_WLAST     | out |    1|    m_axi   |     weights    |    pointer   |
|m_axi_weights_WID       | out |    1|    m_axi   |     weights    |    pointer   |
|m_axi_weights_WUSER     | out |    1|    m_axi   |     weights    |    pointer   |
|m_axi_weights_ARVALID   | out |    1|    m_axi   |     weights    |    pointer   |
|m_axi_weights_ARREADY   |  in |    1|    m_axi   |     weights    |    pointer   |
|m_axi_weights_ARADDR    | out |   32|    m_axi   |     weights    |    pointer   |
|m_axi_weights_ARID      | out |    1|    m_axi   |     weights    |    pointer   |
|m_axi_weights_ARLEN     | out |   32|    m_axi   |     weights    |    pointer   |
|m_axi_weights_ARSIZE    | out |    3|    m_axi   |     weights    |    pointer   |
|m_axi_weights_ARBURST   | out |    2|    m_axi   |     weights    |    pointer   |
|m_axi_weights_ARLOCK    | out |    2|    m_axi   |     weights    |    pointer   |
|m_axi_weights_ARCACHE   | out |    4|    m_axi   |     weights    |    pointer   |
|m_axi_weights_ARPROT    | out |    3|    m_axi   |     weights    |    pointer   |
|m_axi_weights_ARQOS     | out |    4|    m_axi   |     weights    |    pointer   |
|m_axi_weights_ARREGION  | out |    4|    m_axi   |     weights    |    pointer   |
|m_axi_weights_ARUSER    | out |    1|    m_axi   |     weights    |    pointer   |
|m_axi_weights_RVALID    |  in |    1|    m_axi   |     weights    |    pointer   |
|m_axi_weights_RREADY    | out |    1|    m_axi   |     weights    |    pointer   |
|m_axi_weights_RDATA     |  in |   16|    m_axi   |     weights    |    pointer   |
|m_axi_weights_RLAST     |  in |    1|    m_axi   |     weights    |    pointer   |
|m_axi_weights_RID       |  in |    1|    m_axi   |     weights    |    pointer   |
|m_axi_weights_RUSER     |  in |    1|    m_axi   |     weights    |    pointer   |
|m_axi_weights_RRESP     |  in |    2|    m_axi   |     weights    |    pointer   |
|m_axi_weights_BVALID    |  in |    1|    m_axi   |     weights    |    pointer   |
|m_axi_weights_BREADY    | out |    1|    m_axi   |     weights    |    pointer   |
|m_axi_weights_BRESP     |  in |    2|    m_axi   |     weights    |    pointer   |
|m_axi_weights_BID       |  in |    1|    m_axi   |     weights    |    pointer   |
|m_axi_weights_BUSER     |  in |    1|    m_axi   |     weights    |    pointer   |
|weights_offset          |  in |   32|   ap_none  | weights_offset |    scalar    |
|m_axi_betas_AWVALID     | out |    1|    m_axi   |      betas     |    pointer   |
|m_axi_betas_AWREADY     |  in |    1|    m_axi   |      betas     |    pointer   |
|m_axi_betas_AWADDR      | out |   32|    m_axi   |      betas     |    pointer   |
|m_axi_betas_AWID        | out |    1|    m_axi   |      betas     |    pointer   |
|m_axi_betas_AWLEN       | out |   32|    m_axi   |      betas     |    pointer   |
|m_axi_betas_AWSIZE      | out |    3|    m_axi   |      betas     |    pointer   |
|m_axi_betas_AWBURST     | out |    2|    m_axi   |      betas     |    pointer   |
|m_axi_betas_AWLOCK      | out |    2|    m_axi   |      betas     |    pointer   |
|m_axi_betas_AWCACHE     | out |    4|    m_axi   |      betas     |    pointer   |
|m_axi_betas_AWPROT      | out |    3|    m_axi   |      betas     |    pointer   |
|m_axi_betas_AWQOS       | out |    4|    m_axi   |      betas     |    pointer   |
|m_axi_betas_AWREGION    | out |    4|    m_axi   |      betas     |    pointer   |
|m_axi_betas_AWUSER      | out |    1|    m_axi   |      betas     |    pointer   |
|m_axi_betas_WVALID      | out |    1|    m_axi   |      betas     |    pointer   |
|m_axi_betas_WREADY      |  in |    1|    m_axi   |      betas     |    pointer   |
|m_axi_betas_WDATA       | out |   16|    m_axi   |      betas     |    pointer   |
|m_axi_betas_WSTRB       | out |    2|    m_axi   |      betas     |    pointer   |
|m_axi_betas_WLAST       | out |    1|    m_axi   |      betas     |    pointer   |
|m_axi_betas_WID         | out |    1|    m_axi   |      betas     |    pointer   |
|m_axi_betas_WUSER       | out |    1|    m_axi   |      betas     |    pointer   |
|m_axi_betas_ARVALID     | out |    1|    m_axi   |      betas     |    pointer   |
|m_axi_betas_ARREADY     |  in |    1|    m_axi   |      betas     |    pointer   |
|m_axi_betas_ARADDR      | out |   32|    m_axi   |      betas     |    pointer   |
|m_axi_betas_ARID        | out |    1|    m_axi   |      betas     |    pointer   |
|m_axi_betas_ARLEN       | out |   32|    m_axi   |      betas     |    pointer   |
|m_axi_betas_ARSIZE      | out |    3|    m_axi   |      betas     |    pointer   |
|m_axi_betas_ARBURST     | out |    2|    m_axi   |      betas     |    pointer   |
|m_axi_betas_ARLOCK      | out |    2|    m_axi   |      betas     |    pointer   |
|m_axi_betas_ARCACHE     | out |    4|    m_axi   |      betas     |    pointer   |
|m_axi_betas_ARPROT      | out |    3|    m_axi   |      betas     |    pointer   |
|m_axi_betas_ARQOS       | out |    4|    m_axi   |      betas     |    pointer   |
|m_axi_betas_ARREGION    | out |    4|    m_axi   |      betas     |    pointer   |
|m_axi_betas_ARUSER      | out |    1|    m_axi   |      betas     |    pointer   |
|m_axi_betas_RVALID      |  in |    1|    m_axi   |      betas     |    pointer   |
|m_axi_betas_RREADY      | out |    1|    m_axi   |      betas     |    pointer   |
|m_axi_betas_RDATA       |  in |   16|    m_axi   |      betas     |    pointer   |
|m_axi_betas_RLAST       |  in |    1|    m_axi   |      betas     |    pointer   |
|m_axi_betas_RID         |  in |    1|    m_axi   |      betas     |    pointer   |
|m_axi_betas_RUSER       |  in |    1|    m_axi   |      betas     |    pointer   |
|m_axi_betas_RRESP       |  in |    2|    m_axi   |      betas     |    pointer   |
|m_axi_betas_BVALID      |  in |    1|    m_axi   |      betas     |    pointer   |
|m_axi_betas_BREADY      | out |    1|    m_axi   |      betas     |    pointer   |
|m_axi_betas_BRESP       |  in |    2|    m_axi   |      betas     |    pointer   |
|m_axi_betas_BID         |  in |    1|    m_axi   |      betas     |    pointer   |
|m_axi_betas_BUSER       |  in |    1|    m_axi   |      betas     |    pointer   |
|betas_offset            |  in |   32|   ap_none  |  betas_offset  |    scalar    |
|m_axi_outputs_AWVALID   | out |    1|    m_axi   |     outputs    |    pointer   |
|m_axi_outputs_AWREADY   |  in |    1|    m_axi   |     outputs    |    pointer   |
|m_axi_outputs_AWADDR    | out |   32|    m_axi   |     outputs    |    pointer   |
|m_axi_outputs_AWID      | out |    1|    m_axi   |     outputs    |    pointer   |
|m_axi_outputs_AWLEN     | out |   32|    m_axi   |     outputs    |    pointer   |
|m_axi_outputs_AWSIZE    | out |    3|    m_axi   |     outputs    |    pointer   |
|m_axi_outputs_AWBURST   | out |    2|    m_axi   |     outputs    |    pointer   |
|m_axi_outputs_AWLOCK    | out |    2|    m_axi   |     outputs    |    pointer   |
|m_axi_outputs_AWCACHE   | out |    4|    m_axi   |     outputs    |    pointer   |
|m_axi_outputs_AWPROT    | out |    3|    m_axi   |     outputs    |    pointer   |
|m_axi_outputs_AWQOS     | out |    4|    m_axi   |     outputs    |    pointer   |
|m_axi_outputs_AWREGION  | out |    4|    m_axi   |     outputs    |    pointer   |
|m_axi_outputs_AWUSER    | out |    1|    m_axi   |     outputs    |    pointer   |
|m_axi_outputs_WVALID    | out |    1|    m_axi   |     outputs    |    pointer   |
|m_axi_outputs_WREADY    |  in |    1|    m_axi   |     outputs    |    pointer   |
|m_axi_outputs_WDATA     | out |   16|    m_axi   |     outputs    |    pointer   |
|m_axi_outputs_WSTRB     | out |    2|    m_axi   |     outputs    |    pointer   |
|m_axi_outputs_WLAST     | out |    1|    m_axi   |     outputs    |    pointer   |
|m_axi_outputs_WID       | out |    1|    m_axi   |     outputs    |    pointer   |
|m_axi_outputs_WUSER     | out |    1|    m_axi   |     outputs    |    pointer   |
|m_axi_outputs_ARVALID   | out |    1|    m_axi   |     outputs    |    pointer   |
|m_axi_outputs_ARREADY   |  in |    1|    m_axi   |     outputs    |    pointer   |
|m_axi_outputs_ARADDR    | out |   32|    m_axi   |     outputs    |    pointer   |
|m_axi_outputs_ARID      | out |    1|    m_axi   |     outputs    |    pointer   |
|m_axi_outputs_ARLEN     | out |   32|    m_axi   |     outputs    |    pointer   |
|m_axi_outputs_ARSIZE    | out |    3|    m_axi   |     outputs    |    pointer   |
|m_axi_outputs_ARBURST   | out |    2|    m_axi   |     outputs    |    pointer   |
|m_axi_outputs_ARLOCK    | out |    2|    m_axi   |     outputs    |    pointer   |
|m_axi_outputs_ARCACHE   | out |    4|    m_axi   |     outputs    |    pointer   |
|m_axi_outputs_ARPROT    | out |    3|    m_axi   |     outputs    |    pointer   |
|m_axi_outputs_ARQOS     | out |    4|    m_axi   |     outputs    |    pointer   |
|m_axi_outputs_ARREGION  | out |    4|    m_axi   |     outputs    |    pointer   |
|m_axi_outputs_ARUSER    | out |    1|    m_axi   |     outputs    |    pointer   |
|m_axi_outputs_RVALID    |  in |    1|    m_axi   |     outputs    |    pointer   |
|m_axi_outputs_RREADY    | out |    1|    m_axi   |     outputs    |    pointer   |
|m_axi_outputs_RDATA     |  in |   16|    m_axi   |     outputs    |    pointer   |
|m_axi_outputs_RLAST     |  in |    1|    m_axi   |     outputs    |    pointer   |
|m_axi_outputs_RID       |  in |    1|    m_axi   |     outputs    |    pointer   |
|m_axi_outputs_RUSER     |  in |    1|    m_axi   |     outputs    |    pointer   |
|m_axi_outputs_RRESP     |  in |    2|    m_axi   |     outputs    |    pointer   |
|m_axi_outputs_BVALID    |  in |    1|    m_axi   |     outputs    |    pointer   |
|m_axi_outputs_BREADY    | out |    1|    m_axi   |     outputs    |    pointer   |
|m_axi_outputs_BRESP     |  in |    2|    m_axi   |     outputs    |    pointer   |
|m_axi_outputs_BID       |  in |    1|    m_axi   |     outputs    |    pointer   |
|m_axi_outputs_BUSER     |  in |    1|    m_axi   |     outputs    |    pointer   |
|outputs_offset          |  in |   32|   ap_none  | outputs_offset |    scalar    |
|nxt_ready_V_din         | out |    1|   ap_fifo  |   nxt_ready_V  |    pointer   |
|nxt_ready_V_full_n      |  in |    1|   ap_fifo  |   nxt_ready_V  |    pointer   |
|nxt_ready_V_write       | out |    1|   ap_fifo  |   nxt_ready_V  |    pointer   |
|inputs2                 |  in |   32|   ap_none  |     inputs2    |    scalar    |
|weights2                |  in |   32|   ap_none  |    weights2    |    scalar    |
|betas2                  |  in |   32|   ap_none  |     betas2     |    scalar    |
|outputs2                |  in |   32|   ap_none  |    outputs2    |    scalar    |
|inputs3                 |  in |   32|   ap_none  |     inputs3    |    scalar    |
|weights3                |  in |   32|   ap_none  |    weights3    |    scalar    |
|betas3                  |  in |   32|   ap_none  |     betas3     |    scalar    |
|outputs3                |  in |   32|   ap_none  |    outputs3    |    scalar    |
|inputs4                 |  in |   32|   ap_none  |     inputs4    |    scalar    |
|weights4                |  in |   32|   ap_none  |    weights4    |    scalar    |
|betas4                  |  in |   32|   ap_none  |     betas4     |    scalar    |
|outputs4                |  in |   32|   ap_none  |    outputs4    |    scalar    |
|inputs5                 |  in |   32|   ap_none  |     inputs5    |    scalar    |
|weights5                |  in |   32|   ap_none  |    weights5    |    scalar    |
|betas5                  |  in |   32|   ap_none  |     betas5     |    scalar    |
|outputs5                |  in |   32|   ap_none  |    outputs5    |    scalar    |
|inputs6                 |  in |   32|   ap_none  |     inputs6    |    scalar    |
|weights6                |  in |   32|   ap_none  |    weights6    |    scalar    |
|betas6                  |  in |   32|   ap_none  |     betas6     |    scalar    |
|outputs6                |  in |   32|   ap_none  |    outputs6    |    scalar    |
|inputs7                 |  in |   32|   ap_none  |     inputs7    |    scalar    |
|weights7                |  in |   32|   ap_none  |    weights7    |    scalar    |
|betas7                  |  in |   32|   ap_none  |     betas7     |    scalar    |
|outputs7                |  in |   32|   ap_none  |    outputs7    |    scalar    |
|inputs8                 |  in |   32|   ap_none  |     inputs8    |    scalar    |
|weights8                |  in |   32|   ap_none  |    weights8    |    scalar    |
|betas8                  |  in |   32|   ap_none  |     betas8     |    scalar    |
|outputs8                |  in |   32|   ap_none  |    outputs8    |    scalar    |
|inputs9                 |  in |   32|   ap_none  |     inputs9    |    scalar    |
|weights9                |  in |   32|   ap_none  |    weights9    |    scalar    |
|betas9                  |  in |   32|   ap_none  |     betas9     |    scalar    |
|outputs9                |  in |   32|   ap_none  |    outputs9    |    scalar    |
|inputs10                |  in |   32|   ap_none  |    inputs10    |    scalar    |
|weights10               |  in |   32|   ap_none  |    weights10   |    scalar    |
|betas10                 |  in |   32|   ap_none  |     betas10    |    scalar    |
|outputs10               |  in |   32|   ap_none  |    outputs10   |    scalar    |
|inputs11                |  in |   32|   ap_none  |    inputs11    |    scalar    |
|weights11               |  in |   32|   ap_none  |    weights11   |    scalar    |
|betas11                 |  in |   32|   ap_none  |     betas11    |    scalar    |
|outputs11               |  in |   32|   ap_none  |    outputs11   |    scalar    |
|inputs12                |  in |   32|   ap_none  |    inputs12    |    scalar    |
|weights12               |  in |   32|   ap_none  |    weights12   |    scalar    |
|betas12                 |  in |   32|   ap_none  |     betas12    |    scalar    |
|outputs12               |  in |   32|   ap_none  |    outputs12   |    scalar    |
|inputs13                |  in |   32|   ap_none  |    inputs13    |    scalar    |
|weights13               |  in |   32|   ap_none  |    weights13   |    scalar    |
|betas13                 |  in |   32|   ap_none  |     betas13    |    scalar    |
|outputs13               |  in |   32|   ap_none  |    outputs13   |    scalar    |
|inputs14                |  in |   32|   ap_none  |    inputs14    |    scalar    |
|outputs14               |  in |   32|   ap_none  |    outputs14   |    scalar    |
|inputs15                |  in |   32|   ap_none  |    inputs15    |    scalar    |
|weights15               |  in |   32|   ap_none  |    weights15   |    scalar    |
|betas15                 |  in |   32|   ap_none  |     betas15    |    scalar    |
|outputs15               |  in |   32|   ap_none  |    outputs15   |    scalar    |
|inputs2_out_din         | out |   32|   ap_fifo  |   inputs2_out  |    pointer   |
|inputs2_out_full_n      |  in |    1|   ap_fifo  |   inputs2_out  |    pointer   |
|inputs2_out_write       | out |    1|   ap_fifo  |   inputs2_out  |    pointer   |
|weights2_out_din        | out |   32|   ap_fifo  |  weights2_out  |    pointer   |
|weights2_out_full_n     |  in |    1|   ap_fifo  |  weights2_out  |    pointer   |
|weights2_out_write      | out |    1|   ap_fifo  |  weights2_out  |    pointer   |
|betas2_out_din          | out |   32|   ap_fifo  |   betas2_out   |    pointer   |
|betas2_out_full_n       |  in |    1|   ap_fifo  |   betas2_out   |    pointer   |
|betas2_out_write        | out |    1|   ap_fifo  |   betas2_out   |    pointer   |
|outputs2_out_din        | out |   32|   ap_fifo  |  outputs2_out  |    pointer   |
|outputs2_out_full_n     |  in |    1|   ap_fifo  |  outputs2_out  |    pointer   |
|outputs2_out_write      | out |    1|   ap_fifo  |  outputs2_out  |    pointer   |
|inputs3_out_din         | out |   32|   ap_fifo  |   inputs3_out  |    pointer   |
|inputs3_out_full_n      |  in |    1|   ap_fifo  |   inputs3_out  |    pointer   |
|inputs3_out_write       | out |    1|   ap_fifo  |   inputs3_out  |    pointer   |
|weights3_out_din        | out |   32|   ap_fifo  |  weights3_out  |    pointer   |
|weights3_out_full_n     |  in |    1|   ap_fifo  |  weights3_out  |    pointer   |
|weights3_out_write      | out |    1|   ap_fifo  |  weights3_out  |    pointer   |
|betas3_out_din          | out |   32|   ap_fifo  |   betas3_out   |    pointer   |
|betas3_out_full_n       |  in |    1|   ap_fifo  |   betas3_out   |    pointer   |
|betas3_out_write        | out |    1|   ap_fifo  |   betas3_out   |    pointer   |
|outputs3_out_din        | out |   32|   ap_fifo  |  outputs3_out  |    pointer   |
|outputs3_out_full_n     |  in |    1|   ap_fifo  |  outputs3_out  |    pointer   |
|outputs3_out_write      | out |    1|   ap_fifo  |  outputs3_out  |    pointer   |
|inputs4_out_din         | out |   32|   ap_fifo  |   inputs4_out  |    pointer   |
|inputs4_out_full_n      |  in |    1|   ap_fifo  |   inputs4_out  |    pointer   |
|inputs4_out_write       | out |    1|   ap_fifo  |   inputs4_out  |    pointer   |
|weights4_out_din        | out |   32|   ap_fifo  |  weights4_out  |    pointer   |
|weights4_out_full_n     |  in |    1|   ap_fifo  |  weights4_out  |    pointer   |
|weights4_out_write      | out |    1|   ap_fifo  |  weights4_out  |    pointer   |
|betas4_out_din          | out |   32|   ap_fifo  |   betas4_out   |    pointer   |
|betas4_out_full_n       |  in |    1|   ap_fifo  |   betas4_out   |    pointer   |
|betas4_out_write        | out |    1|   ap_fifo  |   betas4_out   |    pointer   |
|outputs4_out_din        | out |   32|   ap_fifo  |  outputs4_out  |    pointer   |
|outputs4_out_full_n     |  in |    1|   ap_fifo  |  outputs4_out  |    pointer   |
|outputs4_out_write      | out |    1|   ap_fifo  |  outputs4_out  |    pointer   |
|inputs5_out_din         | out |   32|   ap_fifo  |   inputs5_out  |    pointer   |
|inputs5_out_full_n      |  in |    1|   ap_fifo  |   inputs5_out  |    pointer   |
|inputs5_out_write       | out |    1|   ap_fifo  |   inputs5_out  |    pointer   |
|weights5_out_din        | out |   32|   ap_fifo  |  weights5_out  |    pointer   |
|weights5_out_full_n     |  in |    1|   ap_fifo  |  weights5_out  |    pointer   |
|weights5_out_write      | out |    1|   ap_fifo  |  weights5_out  |    pointer   |
|betas5_out_din          | out |   32|   ap_fifo  |   betas5_out   |    pointer   |
|betas5_out_full_n       |  in |    1|   ap_fifo  |   betas5_out   |    pointer   |
|betas5_out_write        | out |    1|   ap_fifo  |   betas5_out   |    pointer   |
|outputs5_out_din        | out |   32|   ap_fifo  |  outputs5_out  |    pointer   |
|outputs5_out_full_n     |  in |    1|   ap_fifo  |  outputs5_out  |    pointer   |
|outputs5_out_write      | out |    1|   ap_fifo  |  outputs5_out  |    pointer   |
|inputs6_out_din         | out |   32|   ap_fifo  |   inputs6_out  |    pointer   |
|inputs6_out_full_n      |  in |    1|   ap_fifo  |   inputs6_out  |    pointer   |
|inputs6_out_write       | out |    1|   ap_fifo  |   inputs6_out  |    pointer   |
|weights6_out_din        | out |   32|   ap_fifo  |  weights6_out  |    pointer   |
|weights6_out_full_n     |  in |    1|   ap_fifo  |  weights6_out  |    pointer   |
|weights6_out_write      | out |    1|   ap_fifo  |  weights6_out  |    pointer   |
|betas6_out_din          | out |   32|   ap_fifo  |   betas6_out   |    pointer   |
|betas6_out_full_n       |  in |    1|   ap_fifo  |   betas6_out   |    pointer   |
|betas6_out_write        | out |    1|   ap_fifo  |   betas6_out   |    pointer   |
|outputs6_out_din        | out |   32|   ap_fifo  |  outputs6_out  |    pointer   |
|outputs6_out_full_n     |  in |    1|   ap_fifo  |  outputs6_out  |    pointer   |
|outputs6_out_write      | out |    1|   ap_fifo  |  outputs6_out  |    pointer   |
|inputs7_out_din         | out |   32|   ap_fifo  |   inputs7_out  |    pointer   |
|inputs7_out_full_n      |  in |    1|   ap_fifo  |   inputs7_out  |    pointer   |
|inputs7_out_write       | out |    1|   ap_fifo  |   inputs7_out  |    pointer   |
|weights7_out_din        | out |   32|   ap_fifo  |  weights7_out  |    pointer   |
|weights7_out_full_n     |  in |    1|   ap_fifo  |  weights7_out  |    pointer   |
|weights7_out_write      | out |    1|   ap_fifo  |  weights7_out  |    pointer   |
|betas7_out_din          | out |   32|   ap_fifo  |   betas7_out   |    pointer   |
|betas7_out_full_n       |  in |    1|   ap_fifo  |   betas7_out   |    pointer   |
|betas7_out_write        | out |    1|   ap_fifo  |   betas7_out   |    pointer   |
|outputs7_out_din        | out |   32|   ap_fifo  |  outputs7_out  |    pointer   |
|outputs7_out_full_n     |  in |    1|   ap_fifo  |  outputs7_out  |    pointer   |
|outputs7_out_write      | out |    1|   ap_fifo  |  outputs7_out  |    pointer   |
|inputs8_out_din         | out |   32|   ap_fifo  |   inputs8_out  |    pointer   |
|inputs8_out_full_n      |  in |    1|   ap_fifo  |   inputs8_out  |    pointer   |
|inputs8_out_write       | out |    1|   ap_fifo  |   inputs8_out  |    pointer   |
|weights8_out_din        | out |   32|   ap_fifo  |  weights8_out  |    pointer   |
|weights8_out_full_n     |  in |    1|   ap_fifo  |  weights8_out  |    pointer   |
|weights8_out_write      | out |    1|   ap_fifo  |  weights8_out  |    pointer   |
|betas8_out_din          | out |   32|   ap_fifo  |   betas8_out   |    pointer   |
|betas8_out_full_n       |  in |    1|   ap_fifo  |   betas8_out   |    pointer   |
|betas8_out_write        | out |    1|   ap_fifo  |   betas8_out   |    pointer   |
|outputs8_out_din        | out |   32|   ap_fifo  |  outputs8_out  |    pointer   |
|outputs8_out_full_n     |  in |    1|   ap_fifo  |  outputs8_out  |    pointer   |
|outputs8_out_write      | out |    1|   ap_fifo  |  outputs8_out  |    pointer   |
|inputs9_out_din         | out |   32|   ap_fifo  |   inputs9_out  |    pointer   |
|inputs9_out_full_n      |  in |    1|   ap_fifo  |   inputs9_out  |    pointer   |
|inputs9_out_write       | out |    1|   ap_fifo  |   inputs9_out  |    pointer   |
|weights9_out_din        | out |   32|   ap_fifo  |  weights9_out  |    pointer   |
|weights9_out_full_n     |  in |    1|   ap_fifo  |  weights9_out  |    pointer   |
|weights9_out_write      | out |    1|   ap_fifo  |  weights9_out  |    pointer   |
|betas9_out_din          | out |   32|   ap_fifo  |   betas9_out   |    pointer   |
|betas9_out_full_n       |  in |    1|   ap_fifo  |   betas9_out   |    pointer   |
|betas9_out_write        | out |    1|   ap_fifo  |   betas9_out   |    pointer   |
|outputs9_out_din        | out |   32|   ap_fifo  |  outputs9_out  |    pointer   |
|outputs9_out_full_n     |  in |    1|   ap_fifo  |  outputs9_out  |    pointer   |
|outputs9_out_write      | out |    1|   ap_fifo  |  outputs9_out  |    pointer   |
|inputs10_out_din        | out |   32|   ap_fifo  |  inputs10_out  |    pointer   |
|inputs10_out_full_n     |  in |    1|   ap_fifo  |  inputs10_out  |    pointer   |
|inputs10_out_write      | out |    1|   ap_fifo  |  inputs10_out  |    pointer   |
|weights10_out_din       | out |   32|   ap_fifo  |  weights10_out |    pointer   |
|weights10_out_full_n    |  in |    1|   ap_fifo  |  weights10_out |    pointer   |
|weights10_out_write     | out |    1|   ap_fifo  |  weights10_out |    pointer   |
|betas10_out_din         | out |   32|   ap_fifo  |   betas10_out  |    pointer   |
|betas10_out_full_n      |  in |    1|   ap_fifo  |   betas10_out  |    pointer   |
|betas10_out_write       | out |    1|   ap_fifo  |   betas10_out  |    pointer   |
|outputs10_out_din       | out |   32|   ap_fifo  |  outputs10_out |    pointer   |
|outputs10_out_full_n    |  in |    1|   ap_fifo  |  outputs10_out |    pointer   |
|outputs10_out_write     | out |    1|   ap_fifo  |  outputs10_out |    pointer   |
|inputs11_out_din        | out |   32|   ap_fifo  |  inputs11_out  |    pointer   |
|inputs11_out_full_n     |  in |    1|   ap_fifo  |  inputs11_out  |    pointer   |
|inputs11_out_write      | out |    1|   ap_fifo  |  inputs11_out  |    pointer   |
|weights11_out_din       | out |   32|   ap_fifo  |  weights11_out |    pointer   |
|weights11_out_full_n    |  in |    1|   ap_fifo  |  weights11_out |    pointer   |
|weights11_out_write     | out |    1|   ap_fifo  |  weights11_out |    pointer   |
|betas11_out_din         | out |   32|   ap_fifo  |   betas11_out  |    pointer   |
|betas11_out_full_n      |  in |    1|   ap_fifo  |   betas11_out  |    pointer   |
|betas11_out_write       | out |    1|   ap_fifo  |   betas11_out  |    pointer   |
|outputs11_out_din       | out |   32|   ap_fifo  |  outputs11_out |    pointer   |
|outputs11_out_full_n    |  in |    1|   ap_fifo  |  outputs11_out |    pointer   |
|outputs11_out_write     | out |    1|   ap_fifo  |  outputs11_out |    pointer   |
|inputs12_out_din        | out |   32|   ap_fifo  |  inputs12_out  |    pointer   |
|inputs12_out_full_n     |  in |    1|   ap_fifo  |  inputs12_out  |    pointer   |
|inputs12_out_write      | out |    1|   ap_fifo  |  inputs12_out  |    pointer   |
|weights12_out_din       | out |   32|   ap_fifo  |  weights12_out |    pointer   |
|weights12_out_full_n    |  in |    1|   ap_fifo  |  weights12_out |    pointer   |
|weights12_out_write     | out |    1|   ap_fifo  |  weights12_out |    pointer   |
|betas12_out_din         | out |   32|   ap_fifo  |   betas12_out  |    pointer   |
|betas12_out_full_n      |  in |    1|   ap_fifo  |   betas12_out  |    pointer   |
|betas12_out_write       | out |    1|   ap_fifo  |   betas12_out  |    pointer   |
|outputs12_out_din       | out |   32|   ap_fifo  |  outputs12_out |    pointer   |
|outputs12_out_full_n    |  in |    1|   ap_fifo  |  outputs12_out |    pointer   |
|outputs12_out_write     | out |    1|   ap_fifo  |  outputs12_out |    pointer   |
|inputs13_out_din        | out |   32|   ap_fifo  |  inputs13_out  |    pointer   |
|inputs13_out_full_n     |  in |    1|   ap_fifo  |  inputs13_out  |    pointer   |
|inputs13_out_write      | out |    1|   ap_fifo  |  inputs13_out  |    pointer   |
|weights13_out_din       | out |   32|   ap_fifo  |  weights13_out |    pointer   |
|weights13_out_full_n    |  in |    1|   ap_fifo  |  weights13_out |    pointer   |
|weights13_out_write     | out |    1|   ap_fifo  |  weights13_out |    pointer   |
|betas13_out_din         | out |   32|   ap_fifo  |   betas13_out  |    pointer   |
|betas13_out_full_n      |  in |    1|   ap_fifo  |   betas13_out  |    pointer   |
|betas13_out_write       | out |    1|   ap_fifo  |   betas13_out  |    pointer   |
|outputs13_out_din       | out |   32|   ap_fifo  |  outputs13_out |    pointer   |
|outputs13_out_full_n    |  in |    1|   ap_fifo  |  outputs13_out |    pointer   |
|outputs13_out_write     | out |    1|   ap_fifo  |  outputs13_out |    pointer   |
|inputs14_out_din        | out |   32|   ap_fifo  |  inputs14_out  |    pointer   |
|inputs14_out_full_n     |  in |    1|   ap_fifo  |  inputs14_out  |    pointer   |
|inputs14_out_write      | out |    1|   ap_fifo  |  inputs14_out  |    pointer   |
|outputs14_out_din       | out |   32|   ap_fifo  |  outputs14_out |    pointer   |
|outputs14_out_full_n    |  in |    1|   ap_fifo  |  outputs14_out |    pointer   |
|outputs14_out_write     | out |    1|   ap_fifo  |  outputs14_out |    pointer   |
|inputs15_out_din        | out |   32|   ap_fifo  |  inputs15_out  |    pointer   |
|inputs15_out_full_n     |  in |    1|   ap_fifo  |  inputs15_out  |    pointer   |
|inputs15_out_write      | out |    1|   ap_fifo  |  inputs15_out  |    pointer   |
|weights15_out_din       | out |   32|   ap_fifo  |  weights15_out |    pointer   |
|weights15_out_full_n    |  in |    1|   ap_fifo  |  weights15_out |    pointer   |
|weights15_out_write     | out |    1|   ap_fifo  |  weights15_out |    pointer   |
|betas15_out_din         | out |   32|   ap_fifo  |   betas15_out  |    pointer   |
|betas15_out_full_n      |  in |    1|   ap_fifo  |   betas15_out  |    pointer   |
|betas15_out_write       | out |    1|   ap_fifo  |   betas15_out  |    pointer   |
|outputs15_out_din       | out |   32|   ap_fifo  |  outputs15_out |    pointer   |
|outputs15_out_full_n    |  in |    1|   ap_fifo  |  outputs15_out |    pointer   |
|outputs15_out_write     | out |    1|   ap_fifo  |  outputs15_out |    pointer   |
+------------------------+-----+-----+------------+----------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 4
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	2  / true
2 --> 
	2  / (!tmp_i_i_142)
	3  / (tmp_i_i_142)
3 --> 
	4  / true
4 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.83>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "%outputs15_read = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %outputs15)"   --->   Operation 5 'read' 'outputs15_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%betas15_read = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %betas15)"   --->   Operation 6 'read' 'betas15_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%weights15_read = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %weights15)"   --->   Operation 7 'read' 'weights15_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%inputs15_read = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %inputs15)"   --->   Operation 8 'read' 'inputs15_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%outputs14_read = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %outputs14)"   --->   Operation 9 'read' 'outputs14_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%inputs14_read = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %inputs14)"   --->   Operation 10 'read' 'inputs14_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%outputs13_read = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %outputs13)"   --->   Operation 11 'read' 'outputs13_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%betas13_read = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %betas13)"   --->   Operation 12 'read' 'betas13_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%weights13_read = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %weights13)"   --->   Operation 13 'read' 'weights13_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%inputs13_read = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %inputs13)"   --->   Operation 14 'read' 'inputs13_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%outputs12_read = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %outputs12)"   --->   Operation 15 'read' 'outputs12_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%betas12_read = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %betas12)"   --->   Operation 16 'read' 'betas12_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%weights12_read = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %weights12)"   --->   Operation 17 'read' 'weights12_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%inputs12_read = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %inputs12)"   --->   Operation 18 'read' 'inputs12_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%outputs11_read = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %outputs11)"   --->   Operation 19 'read' 'outputs11_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%betas11_read = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %betas11)"   --->   Operation 20 'read' 'betas11_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%weights11_read = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %weights11)"   --->   Operation 21 'read' 'weights11_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%inputs11_read = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %inputs11)"   --->   Operation 22 'read' 'inputs11_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%outputs10_read = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %outputs10)"   --->   Operation 23 'read' 'outputs10_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%betas10_read = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %betas10)"   --->   Operation 24 'read' 'betas10_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%weights10_read = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %weights10)"   --->   Operation 25 'read' 'weights10_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%inputs10_read = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %inputs10)"   --->   Operation 26 'read' 'inputs10_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%outputs9_read = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %outputs9)"   --->   Operation 27 'read' 'outputs9_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%betas9_read = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %betas9)"   --->   Operation 28 'read' 'betas9_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%weights9_read = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %weights9)"   --->   Operation 29 'read' 'weights9_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%inputs9_read = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %inputs9)"   --->   Operation 30 'read' 'inputs9_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%outputs8_read = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %outputs8)"   --->   Operation 31 'read' 'outputs8_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "%betas8_read = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %betas8)"   --->   Operation 32 'read' 'betas8_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "%weights8_read = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %weights8)"   --->   Operation 33 'read' 'weights8_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 34 [1/1] (0.00ns)   --->   "%inputs8_read = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %inputs8)"   --->   Operation 34 'read' 'inputs8_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 35 [1/1] (0.00ns)   --->   "%outputs7_read = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %outputs7)"   --->   Operation 35 'read' 'outputs7_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 36 [1/1] (0.00ns)   --->   "%betas7_read = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %betas7)"   --->   Operation 36 'read' 'betas7_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 37 [1/1] (0.00ns)   --->   "%weights7_read = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %weights7)"   --->   Operation 37 'read' 'weights7_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 38 [1/1] (0.00ns)   --->   "%inputs7_read = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %inputs7)"   --->   Operation 38 'read' 'inputs7_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 39 [1/1] (0.00ns)   --->   "%outputs6_read = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %outputs6)"   --->   Operation 39 'read' 'outputs6_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 40 [1/1] (0.00ns)   --->   "%betas6_read = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %betas6)"   --->   Operation 40 'read' 'betas6_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 41 [1/1] (0.00ns)   --->   "%weights6_read = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %weights6)"   --->   Operation 41 'read' 'weights6_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 42 [1/1] (0.00ns)   --->   "%inputs6_read = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %inputs6)"   --->   Operation 42 'read' 'inputs6_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 43 [1/1] (0.00ns)   --->   "%outputs5_read = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %outputs5)"   --->   Operation 43 'read' 'outputs5_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 44 [1/1] (0.00ns)   --->   "%betas5_read = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %betas5)"   --->   Operation 44 'read' 'betas5_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 45 [1/1] (0.00ns)   --->   "%weights5_read = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %weights5)"   --->   Operation 45 'read' 'weights5_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 46 [1/1] (0.00ns)   --->   "%inputs5_read = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %inputs5)"   --->   Operation 46 'read' 'inputs5_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 47 [1/1] (0.00ns)   --->   "%outputs4_read = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %outputs4)"   --->   Operation 47 'read' 'outputs4_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 48 [1/1] (0.00ns)   --->   "%betas4_read = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %betas4)"   --->   Operation 48 'read' 'betas4_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 49 [1/1] (0.00ns)   --->   "%weights4_read = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %weights4)"   --->   Operation 49 'read' 'weights4_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 50 [1/1] (0.00ns)   --->   "%inputs4_read = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %inputs4)"   --->   Operation 50 'read' 'inputs4_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 51 [1/1] (0.00ns)   --->   "%outputs3_read = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %outputs3)"   --->   Operation 51 'read' 'outputs3_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 52 [1/1] (0.00ns)   --->   "%betas3_read = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %betas3)"   --->   Operation 52 'read' 'betas3_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 53 [1/1] (0.00ns)   --->   "%weights3_read = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %weights3)"   --->   Operation 53 'read' 'weights3_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 54 [1/1] (0.00ns)   --->   "%inputs3_read = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %inputs3)"   --->   Operation 54 'read' 'inputs3_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 55 [1/1] (0.00ns)   --->   "%outputs2_read = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %outputs2)"   --->   Operation 55 'read' 'outputs2_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 56 [1/1] (0.00ns)   --->   "%betas2_read = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %betas2)"   --->   Operation 56 'read' 'betas2_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 57 [1/1] (0.00ns)   --->   "%weights2_read = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %weights2)"   --->   Operation 57 'read' 'weights2_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 58 [1/1] (0.00ns)   --->   "%inputs2_read = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %inputs2)"   --->   Operation 58 'read' 'inputs2_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 59 [1/1] (0.00ns)   --->   "%outputs_offset_read = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %outputs_offset)"   --->   Operation 59 'read' 'outputs_offset_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 60 [1/1] (0.00ns)   --->   "%betas_offset_read = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %betas_offset)"   --->   Operation 60 'read' 'betas_offset_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 61 [1/1] (0.00ns)   --->   "%weights_offset_read = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %weights_offset)"   --->   Operation 61 'read' 'weights_offset_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 62 [1/1] (0.00ns)   --->   "%inputs_offset_read = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %inputs_offset)"   --->   Operation 62 'read' 'inputs_offset_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 63 [1/1] (0.00ns)   --->   "%cntl_V = alloca i1, align 1" [mobile_net_hls_v1/conv.hpp:1609]   --->   Operation 63 'alloca' 'cntl_V' <Predicate = true> <Delay = 0.00> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 1.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 1> <Depth = 1> <FIFO>
ST_1 : Operation 64 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(half* %inputs, [6 x i8]* @p_str1, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 1572864, [6 x i8]* @p_str2, [7 x i8]* @p_str3, [1 x i8]* @p_str, i32 16, i32 16, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 64 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 65 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(half* %inputs, [6 x i8]* @p_str1, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 1572864, [6 x i8]* @p_str2, [7 x i8]* @p_str3, [1 x i8]* @p_str, i32 16, i32 16, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 65 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 66 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(half* %weights, [6 x i8]* @p_str1, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 864, [7 x i8]* @p_str33, [7 x i8]* @p_str3, [1 x i8]* @p_str, i32 16, i32 16, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 66 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 67 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(half* %weights, [6 x i8]* @p_str1, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 864, [7 x i8]* @p_str33, [7 x i8]* @p_str3, [1 x i8]* @p_str, i32 16, i32 16, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 67 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 68 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(half* %betas, [6 x i8]* @p_str1, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 32, [7 x i8]* @p_str34, [7 x i8]* @p_str3, [1 x i8]* @p_str, i32 16, i32 16, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 68 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 69 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(half* %betas, [6 x i8]* @p_str1, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 32, [7 x i8]* @p_str34, [7 x i8]* @p_str3, [1 x i8]* @p_str, i32 16, i32 16, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 69 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 70 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(half* %outputs, [6 x i8]* @p_str1, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 4194304, [7 x i8]* @p_str18, [7 x i8]* @p_str3, [1 x i8]* @p_str, i32 16, i32 16, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 70 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 71 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(half* %outputs, [6 x i8]* @p_str1, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 4194304, [7 x i8]* @p_str18, [7 x i8]* @p_str3, [1 x i8]* @p_str, i32 16, i32 16, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 71 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 72 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i1* %nxt_ready_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 72 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 73 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i1* %nxt_ready_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 73 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 74 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32* %inputs2_out, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [11 x i8]* @ScalarProp_str)"   --->   Operation 74 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 75 [1/1] (1.83ns)   --->   "call void @_ssdm_op_Write.ap_fifo.i32P(i32* %inputs2_out, i32 %inputs2_read)"   --->   Operation 75 'write' <Predicate = true> <Delay = 1.83> <Core = "FIFO_SRL">   --->   Core 36 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 1> <Depth = 0> <FIFO>
ST_1 : Operation 76 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32* %weights2_out, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [11 x i8]* @ScalarProp_str)"   --->   Operation 76 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 77 [1/1] (1.83ns)   --->   "call void @_ssdm_op_Write.ap_fifo.i32P(i32* %weights2_out, i32 %weights2_read)"   --->   Operation 77 'write' <Predicate = true> <Delay = 1.83> <Core = "FIFO_SRL">   --->   Core 36 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 1> <Depth = 0> <FIFO>
ST_1 : Operation 78 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32* %betas2_out, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [11 x i8]* @ScalarProp_str)"   --->   Operation 78 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 79 [1/1] (1.83ns)   --->   "call void @_ssdm_op_Write.ap_fifo.i32P(i32* %betas2_out, i32 %betas2_read)"   --->   Operation 79 'write' <Predicate = true> <Delay = 1.83> <Core = "FIFO_SRL">   --->   Core 36 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 1> <Depth = 0> <FIFO>
ST_1 : Operation 80 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32* %outputs2_out, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [11 x i8]* @ScalarProp_str)"   --->   Operation 80 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 81 [1/1] (1.83ns)   --->   "call void @_ssdm_op_Write.ap_fifo.i32P(i32* %outputs2_out, i32 %outputs2_read)"   --->   Operation 81 'write' <Predicate = true> <Delay = 1.83> <Core = "FIFO_SRL">   --->   Core 36 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 1> <Depth = 0> <FIFO>
ST_1 : Operation 82 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32* %inputs3_out, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [11 x i8]* @ScalarProp_str)"   --->   Operation 82 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 83 [1/1] (1.83ns)   --->   "call void @_ssdm_op_Write.ap_fifo.i32P(i32* %inputs3_out, i32 %inputs3_read)"   --->   Operation 83 'write' <Predicate = true> <Delay = 1.83> <Core = "FIFO_SRL">   --->   Core 36 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 1> <Depth = 0> <FIFO>
ST_1 : Operation 84 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32* %weights3_out, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [11 x i8]* @ScalarProp_str)"   --->   Operation 84 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 85 [1/1] (1.83ns)   --->   "call void @_ssdm_op_Write.ap_fifo.i32P(i32* %weights3_out, i32 %weights3_read)"   --->   Operation 85 'write' <Predicate = true> <Delay = 1.83> <Core = "FIFO_SRL">   --->   Core 36 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 1> <Depth = 0> <FIFO>
ST_1 : Operation 86 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32* %betas3_out, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [11 x i8]* @ScalarProp_str)"   --->   Operation 86 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 87 [1/1] (1.83ns)   --->   "call void @_ssdm_op_Write.ap_fifo.i32P(i32* %betas3_out, i32 %betas3_read)"   --->   Operation 87 'write' <Predicate = true> <Delay = 1.83> <Core = "FIFO_SRL">   --->   Core 36 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 1> <Depth = 0> <FIFO>
ST_1 : Operation 88 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32* %outputs3_out, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [11 x i8]* @ScalarProp_str)"   --->   Operation 88 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 89 [1/1] (1.83ns)   --->   "call void @_ssdm_op_Write.ap_fifo.i32P(i32* %outputs3_out, i32 %outputs3_read)"   --->   Operation 89 'write' <Predicate = true> <Delay = 1.83> <Core = "FIFO_SRL">   --->   Core 36 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 1> <Depth = 0> <FIFO>
ST_1 : Operation 90 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32* %inputs4_out, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [11 x i8]* @ScalarProp_str)"   --->   Operation 90 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 91 [1/1] (1.83ns)   --->   "call void @_ssdm_op_Write.ap_fifo.i32P(i32* %inputs4_out, i32 %inputs4_read)"   --->   Operation 91 'write' <Predicate = true> <Delay = 1.83> <Core = "FIFO_SRL">   --->   Core 36 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 1> <Depth = 0> <FIFO>
ST_1 : Operation 92 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32* %weights4_out, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [11 x i8]* @ScalarProp_str)"   --->   Operation 92 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 93 [1/1] (1.83ns)   --->   "call void @_ssdm_op_Write.ap_fifo.i32P(i32* %weights4_out, i32 %weights4_read)"   --->   Operation 93 'write' <Predicate = true> <Delay = 1.83> <Core = "FIFO_SRL">   --->   Core 36 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 1> <Depth = 0> <FIFO>
ST_1 : Operation 94 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32* %betas4_out, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [11 x i8]* @ScalarProp_str)"   --->   Operation 94 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 95 [1/1] (1.83ns)   --->   "call void @_ssdm_op_Write.ap_fifo.i32P(i32* %betas4_out, i32 %betas4_read)"   --->   Operation 95 'write' <Predicate = true> <Delay = 1.83> <Core = "FIFO_SRL">   --->   Core 36 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 1> <Depth = 0> <FIFO>
ST_1 : Operation 96 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32* %outputs4_out, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [11 x i8]* @ScalarProp_str)"   --->   Operation 96 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 97 [1/1] (1.83ns)   --->   "call void @_ssdm_op_Write.ap_fifo.i32P(i32* %outputs4_out, i32 %outputs4_read)"   --->   Operation 97 'write' <Predicate = true> <Delay = 1.83> <Core = "FIFO_SRL">   --->   Core 36 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 1> <Depth = 0> <FIFO>
ST_1 : Operation 98 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32* %inputs5_out, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [11 x i8]* @ScalarProp_str)"   --->   Operation 98 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 99 [1/1] (1.83ns)   --->   "call void @_ssdm_op_Write.ap_fifo.i32P(i32* %inputs5_out, i32 %inputs5_read)"   --->   Operation 99 'write' <Predicate = true> <Delay = 1.83> <Core = "FIFO_SRL">   --->   Core 36 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 1> <Depth = 0> <FIFO>
ST_1 : Operation 100 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32* %weights5_out, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [11 x i8]* @ScalarProp_str)"   --->   Operation 100 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 101 [1/1] (1.83ns)   --->   "call void @_ssdm_op_Write.ap_fifo.i32P(i32* %weights5_out, i32 %weights5_read)"   --->   Operation 101 'write' <Predicate = true> <Delay = 1.83> <Core = "FIFO_SRL">   --->   Core 36 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 1> <Depth = 0> <FIFO>
ST_1 : Operation 102 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32* %betas5_out, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [11 x i8]* @ScalarProp_str)"   --->   Operation 102 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 103 [1/1] (1.83ns)   --->   "call void @_ssdm_op_Write.ap_fifo.i32P(i32* %betas5_out, i32 %betas5_read)"   --->   Operation 103 'write' <Predicate = true> <Delay = 1.83> <Core = "FIFO_SRL">   --->   Core 36 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 1> <Depth = 0> <FIFO>
ST_1 : Operation 104 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32* %outputs5_out, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [11 x i8]* @ScalarProp_str)"   --->   Operation 104 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 105 [1/1] (1.83ns)   --->   "call void @_ssdm_op_Write.ap_fifo.i32P(i32* %outputs5_out, i32 %outputs5_read)"   --->   Operation 105 'write' <Predicate = true> <Delay = 1.83> <Core = "FIFO_SRL">   --->   Core 36 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 1> <Depth = 0> <FIFO>
ST_1 : Operation 106 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32* %inputs6_out, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [11 x i8]* @ScalarProp_str)"   --->   Operation 106 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 107 [1/1] (1.83ns)   --->   "call void @_ssdm_op_Write.ap_fifo.i32P(i32* %inputs6_out, i32 %inputs6_read)"   --->   Operation 107 'write' <Predicate = true> <Delay = 1.83> <Core = "FIFO_SRL">   --->   Core 36 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 1> <Depth = 0> <FIFO>
ST_1 : Operation 108 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32* %weights6_out, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [11 x i8]* @ScalarProp_str)"   --->   Operation 108 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 109 [1/1] (1.83ns)   --->   "call void @_ssdm_op_Write.ap_fifo.i32P(i32* %weights6_out, i32 %weights6_read)"   --->   Operation 109 'write' <Predicate = true> <Delay = 1.83> <Core = "FIFO_SRL">   --->   Core 36 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 1> <Depth = 0> <FIFO>
ST_1 : Operation 110 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32* %betas6_out, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [11 x i8]* @ScalarProp_str)"   --->   Operation 110 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 111 [1/1] (1.83ns)   --->   "call void @_ssdm_op_Write.ap_fifo.i32P(i32* %betas6_out, i32 %betas6_read)"   --->   Operation 111 'write' <Predicate = true> <Delay = 1.83> <Core = "FIFO_SRL">   --->   Core 36 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 1> <Depth = 0> <FIFO>
ST_1 : Operation 112 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32* %outputs6_out, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [11 x i8]* @ScalarProp_str)"   --->   Operation 112 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 113 [1/1] (1.83ns)   --->   "call void @_ssdm_op_Write.ap_fifo.i32P(i32* %outputs6_out, i32 %outputs6_read)"   --->   Operation 113 'write' <Predicate = true> <Delay = 1.83> <Core = "FIFO_SRL">   --->   Core 36 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 1> <Depth = 0> <FIFO>
ST_1 : Operation 114 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32* %inputs7_out, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [11 x i8]* @ScalarProp_str)"   --->   Operation 114 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 115 [1/1] (1.83ns)   --->   "call void @_ssdm_op_Write.ap_fifo.i32P(i32* %inputs7_out, i32 %inputs7_read)"   --->   Operation 115 'write' <Predicate = true> <Delay = 1.83> <Core = "FIFO_SRL">   --->   Core 36 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 1> <Depth = 0> <FIFO>
ST_1 : Operation 116 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32* %weights7_out, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [11 x i8]* @ScalarProp_str)"   --->   Operation 116 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 117 [1/1] (1.83ns)   --->   "call void @_ssdm_op_Write.ap_fifo.i32P(i32* %weights7_out, i32 %weights7_read)"   --->   Operation 117 'write' <Predicate = true> <Delay = 1.83> <Core = "FIFO_SRL">   --->   Core 36 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 1> <Depth = 0> <FIFO>
ST_1 : Operation 118 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32* %betas7_out, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [11 x i8]* @ScalarProp_str)"   --->   Operation 118 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 119 [1/1] (1.83ns)   --->   "call void @_ssdm_op_Write.ap_fifo.i32P(i32* %betas7_out, i32 %betas7_read)"   --->   Operation 119 'write' <Predicate = true> <Delay = 1.83> <Core = "FIFO_SRL">   --->   Core 36 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 1> <Depth = 0> <FIFO>
ST_1 : Operation 120 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32* %outputs7_out, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [11 x i8]* @ScalarProp_str)"   --->   Operation 120 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 121 [1/1] (1.83ns)   --->   "call void @_ssdm_op_Write.ap_fifo.i32P(i32* %outputs7_out, i32 %outputs7_read)"   --->   Operation 121 'write' <Predicate = true> <Delay = 1.83> <Core = "FIFO_SRL">   --->   Core 36 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 1> <Depth = 0> <FIFO>
ST_1 : Operation 122 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32* %inputs8_out, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [11 x i8]* @ScalarProp_str)"   --->   Operation 122 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 123 [1/1] (1.83ns)   --->   "call void @_ssdm_op_Write.ap_fifo.i32P(i32* %inputs8_out, i32 %inputs8_read)"   --->   Operation 123 'write' <Predicate = true> <Delay = 1.83> <Core = "FIFO_SRL">   --->   Core 36 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 1> <Depth = 0> <FIFO>
ST_1 : Operation 124 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32* %weights8_out, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [11 x i8]* @ScalarProp_str)"   --->   Operation 124 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 125 [1/1] (1.83ns)   --->   "call void @_ssdm_op_Write.ap_fifo.i32P(i32* %weights8_out, i32 %weights8_read)"   --->   Operation 125 'write' <Predicate = true> <Delay = 1.83> <Core = "FIFO_SRL">   --->   Core 36 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 1> <Depth = 0> <FIFO>
ST_1 : Operation 126 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32* %betas8_out, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [11 x i8]* @ScalarProp_str)"   --->   Operation 126 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 127 [1/1] (1.83ns)   --->   "call void @_ssdm_op_Write.ap_fifo.i32P(i32* %betas8_out, i32 %betas8_read)"   --->   Operation 127 'write' <Predicate = true> <Delay = 1.83> <Core = "FIFO_SRL">   --->   Core 36 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 1> <Depth = 0> <FIFO>
ST_1 : Operation 128 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32* %outputs8_out, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [11 x i8]* @ScalarProp_str)"   --->   Operation 128 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 129 [1/1] (1.83ns)   --->   "call void @_ssdm_op_Write.ap_fifo.i32P(i32* %outputs8_out, i32 %outputs8_read)"   --->   Operation 129 'write' <Predicate = true> <Delay = 1.83> <Core = "FIFO_SRL">   --->   Core 36 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 1> <Depth = 0> <FIFO>
ST_1 : Operation 130 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32* %inputs9_out, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [11 x i8]* @ScalarProp_str)"   --->   Operation 130 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 131 [1/1] (1.83ns)   --->   "call void @_ssdm_op_Write.ap_fifo.i32P(i32* %inputs9_out, i32 %inputs9_read)"   --->   Operation 131 'write' <Predicate = true> <Delay = 1.83> <Core = "FIFO_SRL">   --->   Core 36 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 1> <Depth = 0> <FIFO>
ST_1 : Operation 132 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32* %weights9_out, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [11 x i8]* @ScalarProp_str)"   --->   Operation 132 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 133 [1/1] (1.83ns)   --->   "call void @_ssdm_op_Write.ap_fifo.i32P(i32* %weights9_out, i32 %weights9_read)"   --->   Operation 133 'write' <Predicate = true> <Delay = 1.83> <Core = "FIFO_SRL">   --->   Core 36 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 1> <Depth = 0> <FIFO>
ST_1 : Operation 134 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32* %betas9_out, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [11 x i8]* @ScalarProp_str)"   --->   Operation 134 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 135 [1/1] (1.83ns)   --->   "call void @_ssdm_op_Write.ap_fifo.i32P(i32* %betas9_out, i32 %betas9_read)"   --->   Operation 135 'write' <Predicate = true> <Delay = 1.83> <Core = "FIFO_SRL">   --->   Core 36 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 1> <Depth = 0> <FIFO>
ST_1 : Operation 136 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32* %outputs9_out, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [11 x i8]* @ScalarProp_str)"   --->   Operation 136 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 137 [1/1] (1.83ns)   --->   "call void @_ssdm_op_Write.ap_fifo.i32P(i32* %outputs9_out, i32 %outputs9_read)"   --->   Operation 137 'write' <Predicate = true> <Delay = 1.83> <Core = "FIFO_SRL">   --->   Core 36 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 1> <Depth = 0> <FIFO>
ST_1 : Operation 138 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32* %inputs10_out, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [11 x i8]* @ScalarProp_str)"   --->   Operation 138 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 139 [1/1] (1.83ns)   --->   "call void @_ssdm_op_Write.ap_fifo.i32P(i32* %inputs10_out, i32 %inputs10_read)"   --->   Operation 139 'write' <Predicate = true> <Delay = 1.83> <Core = "FIFO_SRL">   --->   Core 36 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 1> <Depth = 0> <FIFO>
ST_1 : Operation 140 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32* %weights10_out, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [11 x i8]* @ScalarProp_str)"   --->   Operation 140 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 141 [1/1] (1.83ns)   --->   "call void @_ssdm_op_Write.ap_fifo.i32P(i32* %weights10_out, i32 %weights10_read)"   --->   Operation 141 'write' <Predicate = true> <Delay = 1.83> <Core = "FIFO_SRL">   --->   Core 36 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 1> <Depth = 0> <FIFO>
ST_1 : Operation 142 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32* %betas10_out, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [11 x i8]* @ScalarProp_str)"   --->   Operation 142 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 143 [1/1] (1.83ns)   --->   "call void @_ssdm_op_Write.ap_fifo.i32P(i32* %betas10_out, i32 %betas10_read)"   --->   Operation 143 'write' <Predicate = true> <Delay = 1.83> <Core = "FIFO_SRL">   --->   Core 36 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 1> <Depth = 0> <FIFO>
ST_1 : Operation 144 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32* %outputs10_out, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [11 x i8]* @ScalarProp_str)"   --->   Operation 144 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 145 [1/1] (1.83ns)   --->   "call void @_ssdm_op_Write.ap_fifo.i32P(i32* %outputs10_out, i32 %outputs10_read)"   --->   Operation 145 'write' <Predicate = true> <Delay = 1.83> <Core = "FIFO_SRL">   --->   Core 36 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 1> <Depth = 0> <FIFO>
ST_1 : Operation 146 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32* %inputs11_out, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [11 x i8]* @ScalarProp_str)"   --->   Operation 146 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 147 [1/1] (1.83ns)   --->   "call void @_ssdm_op_Write.ap_fifo.i32P(i32* %inputs11_out, i32 %inputs11_read)"   --->   Operation 147 'write' <Predicate = true> <Delay = 1.83> <Core = "FIFO_SRL">   --->   Core 36 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 1> <Depth = 0> <FIFO>
ST_1 : Operation 148 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32* %weights11_out, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [11 x i8]* @ScalarProp_str)"   --->   Operation 148 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 149 [1/1] (1.83ns)   --->   "call void @_ssdm_op_Write.ap_fifo.i32P(i32* %weights11_out, i32 %weights11_read)"   --->   Operation 149 'write' <Predicate = true> <Delay = 1.83> <Core = "FIFO_SRL">   --->   Core 36 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 1> <Depth = 0> <FIFO>
ST_1 : Operation 150 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32* %betas11_out, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [11 x i8]* @ScalarProp_str)"   --->   Operation 150 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 151 [1/1] (1.83ns)   --->   "call void @_ssdm_op_Write.ap_fifo.i32P(i32* %betas11_out, i32 %betas11_read)"   --->   Operation 151 'write' <Predicate = true> <Delay = 1.83> <Core = "FIFO_SRL">   --->   Core 36 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 1> <Depth = 0> <FIFO>
ST_1 : Operation 152 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32* %outputs11_out, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [11 x i8]* @ScalarProp_str)"   --->   Operation 152 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 153 [1/1] (1.83ns)   --->   "call void @_ssdm_op_Write.ap_fifo.i32P(i32* %outputs11_out, i32 %outputs11_read)"   --->   Operation 153 'write' <Predicate = true> <Delay = 1.83> <Core = "FIFO_SRL">   --->   Core 36 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 1> <Depth = 0> <FIFO>
ST_1 : Operation 154 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32* %inputs12_out, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [11 x i8]* @ScalarProp_str)"   --->   Operation 154 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 155 [1/1] (1.83ns)   --->   "call void @_ssdm_op_Write.ap_fifo.i32P(i32* %inputs12_out, i32 %inputs12_read)"   --->   Operation 155 'write' <Predicate = true> <Delay = 1.83> <Core = "FIFO_SRL">   --->   Core 36 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 1> <Depth = 0> <FIFO>
ST_1 : Operation 156 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32* %weights12_out, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [11 x i8]* @ScalarProp_str)"   --->   Operation 156 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 157 [1/1] (1.83ns)   --->   "call void @_ssdm_op_Write.ap_fifo.i32P(i32* %weights12_out, i32 %weights12_read)"   --->   Operation 157 'write' <Predicate = true> <Delay = 1.83> <Core = "FIFO_SRL">   --->   Core 36 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 1> <Depth = 0> <FIFO>
ST_1 : Operation 158 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32* %betas12_out, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [11 x i8]* @ScalarProp_str)"   --->   Operation 158 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 159 [1/1] (1.83ns)   --->   "call void @_ssdm_op_Write.ap_fifo.i32P(i32* %betas12_out, i32 %betas12_read)"   --->   Operation 159 'write' <Predicate = true> <Delay = 1.83> <Core = "FIFO_SRL">   --->   Core 36 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 1> <Depth = 0> <FIFO>
ST_1 : Operation 160 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32* %outputs12_out, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [11 x i8]* @ScalarProp_str)"   --->   Operation 160 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 161 [1/1] (1.83ns)   --->   "call void @_ssdm_op_Write.ap_fifo.i32P(i32* %outputs12_out, i32 %outputs12_read)"   --->   Operation 161 'write' <Predicate = true> <Delay = 1.83> <Core = "FIFO_SRL">   --->   Core 36 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 1> <Depth = 0> <FIFO>
ST_1 : Operation 162 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32* %inputs13_out, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [11 x i8]* @ScalarProp_str)"   --->   Operation 162 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 163 [1/1] (1.83ns)   --->   "call void @_ssdm_op_Write.ap_fifo.i32P(i32* %inputs13_out, i32 %inputs13_read)"   --->   Operation 163 'write' <Predicate = true> <Delay = 1.83> <Core = "FIFO_SRL">   --->   Core 36 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 1> <Depth = 0> <FIFO>
ST_1 : Operation 164 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32* %weights13_out, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [11 x i8]* @ScalarProp_str)"   --->   Operation 164 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 165 [1/1] (1.83ns)   --->   "call void @_ssdm_op_Write.ap_fifo.i32P(i32* %weights13_out, i32 %weights13_read)"   --->   Operation 165 'write' <Predicate = true> <Delay = 1.83> <Core = "FIFO_SRL">   --->   Core 36 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 1> <Depth = 0> <FIFO>
ST_1 : Operation 166 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32* %betas13_out, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [11 x i8]* @ScalarProp_str)"   --->   Operation 166 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 167 [1/1] (1.83ns)   --->   "call void @_ssdm_op_Write.ap_fifo.i32P(i32* %betas13_out, i32 %betas13_read)"   --->   Operation 167 'write' <Predicate = true> <Delay = 1.83> <Core = "FIFO_SRL">   --->   Core 36 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 1> <Depth = 0> <FIFO>
ST_1 : Operation 168 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32* %outputs13_out, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [11 x i8]* @ScalarProp_str)"   --->   Operation 168 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 169 [1/1] (1.83ns)   --->   "call void @_ssdm_op_Write.ap_fifo.i32P(i32* %outputs13_out, i32 %outputs13_read)"   --->   Operation 169 'write' <Predicate = true> <Delay = 1.83> <Core = "FIFO_SRL">   --->   Core 36 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 1> <Depth = 0> <FIFO>
ST_1 : Operation 170 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32* %inputs14_out, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [11 x i8]* @ScalarProp_str)"   --->   Operation 170 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 171 [1/1] (1.83ns)   --->   "call void @_ssdm_op_Write.ap_fifo.i32P(i32* %inputs14_out, i32 %inputs14_read)"   --->   Operation 171 'write' <Predicate = true> <Delay = 1.83> <Core = "FIFO_SRL">   --->   Core 36 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 1> <Depth = 0> <FIFO>
ST_1 : Operation 172 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32* %outputs14_out, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [11 x i8]* @ScalarProp_str)"   --->   Operation 172 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 173 [1/1] (1.83ns)   --->   "call void @_ssdm_op_Write.ap_fifo.i32P(i32* %outputs14_out, i32 %outputs14_read)"   --->   Operation 173 'write' <Predicate = true> <Delay = 1.83> <Core = "FIFO_SRL">   --->   Core 36 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 1> <Depth = 0> <FIFO>
ST_1 : Operation 174 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32* %inputs15_out, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [11 x i8]* @ScalarProp_str)"   --->   Operation 174 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 175 [1/1] (1.83ns)   --->   "call void @_ssdm_op_Write.ap_fifo.i32P(i32* %inputs15_out, i32 %inputs15_read)"   --->   Operation 175 'write' <Predicate = true> <Delay = 1.83> <Core = "FIFO_SRL">   --->   Core 36 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 1> <Depth = 0> <FIFO>
ST_1 : Operation 176 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32* %weights15_out, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [11 x i8]* @ScalarProp_str)"   --->   Operation 176 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 177 [1/1] (1.83ns)   --->   "call void @_ssdm_op_Write.ap_fifo.i32P(i32* %weights15_out, i32 %weights15_read)"   --->   Operation 177 'write' <Predicate = true> <Delay = 1.83> <Core = "FIFO_SRL">   --->   Core 36 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 1> <Depth = 0> <FIFO>
ST_1 : Operation 178 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32* %betas15_out, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [11 x i8]* @ScalarProp_str)"   --->   Operation 178 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 179 [1/1] (1.83ns)   --->   "call void @_ssdm_op_Write.ap_fifo.i32P(i32* %betas15_out, i32 %betas15_read)"   --->   Operation 179 'write' <Predicate = true> <Delay = 1.83> <Core = "FIFO_SRL">   --->   Core 36 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 1> <Depth = 0> <FIFO>
ST_1 : Operation 180 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32* %outputs15_out, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [11 x i8]* @ScalarProp_str)"   --->   Operation 180 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 181 [1/1] (1.83ns)   --->   "call void @_ssdm_op_Write.ap_fifo.i32P(i32* %outputs15_out, i32 %outputs15_read)"   --->   Operation 181 'write' <Predicate = true> <Delay = 1.83> <Core = "FIFO_SRL">   --->   Core 36 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 1> <Depth = 0> <FIFO>
ST_1 : Operation 182 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(half* %inputs, [6 x i8]* @p_str1, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 1572864, [6 x i8]* @p_str2, [7 x i8]* @p_str3, [1 x i8]* @p_str, i32 16, i32 16, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 182 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 183 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(half* %weights, [6 x i8]* @p_str1, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 864, [7 x i8]* @p_str33, [7 x i8]* @p_str3, [1 x i8]* @p_str, i32 16, i32 16, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 183 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 184 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(half* %betas, [6 x i8]* @p_str1, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 32, [7 x i8]* @p_str34, [7 x i8]* @p_str3, [1 x i8]* @p_str, i32 16, i32 16, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 184 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 185 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(half* %outputs, [6 x i8]* @p_str1, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 4194304, [7 x i8]* @p_str18, [7 x i8]* @p_str3, [1 x i8]* @p_str, i32 16, i32 16, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 185 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 186 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i1* %nxt_ready_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 186 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 187 [1/1] (0.00ns)   --->   "%outputs_offset6_i_i = call i31 @_ssdm_op_PartSelect.i31.i32.i32.i32(i32 %outputs_offset_read, i32 1, i32 31)" [mobile_net_hls_v1/conv.hpp:1603]   --->   Operation 187 'partselect' 'outputs_offset6_i_i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 188 [1/1] (0.00ns)   --->   "%betas_offset4_i_i = call i31 @_ssdm_op_PartSelect.i31.i32.i32.i32(i32 %betas_offset_read, i32 1, i32 31)" [mobile_net_hls_v1/conv.hpp:1603]   --->   Operation 188 'partselect' 'betas_offset4_i_i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 189 [1/1] (0.00ns)   --->   "%weights_offset2_i_i = call i31 @_ssdm_op_PartSelect.i31.i32.i32.i32(i32 %weights_offset_read, i32 1, i32 31)" [mobile_net_hls_v1/conv.hpp:1603]   --->   Operation 189 'partselect' 'weights_offset2_i_i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 190 [1/1] (0.00ns)   --->   "%inputs_offset1_i_i = call i31 @_ssdm_op_PartSelect.i31.i32.i32.i32(i32 %inputs_offset_read, i32 1, i32 31)" [mobile_net_hls_v1/conv.hpp:1603]   --->   Operation 190 'partselect' 'inputs_offset1_i_i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 191 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i1* %nxt_ready_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 191 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 192 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(half* %betas, [6 x i8]* @p_str1, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 32, [7 x i8]* @p_str34, [7 x i8]* @p_str3, [1 x i8]* @p_str, i32 16, i32 16, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 192 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 193 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(half* %weights, [6 x i8]* @p_str1, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 864, [7 x i8]* @p_str33, [7 x i8]* @p_str3, [1 x i8]* @p_str, i32 16, i32 16, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 193 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 194 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(half* %outputs, [6 x i8]* @p_str1, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 4194304, [7 x i8]* @p_str18, [7 x i8]* @p_str3, [1 x i8]* @p_str, i32 16, i32 16, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 194 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 195 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(half* %inputs, [6 x i8]* @p_str1, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 1572864, [6 x i8]* @p_str2, [7 x i8]* @p_str3, [1 x i8]* @p_str, i32 16, i32 16, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 195 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 196 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecChannel([7 x i8]* @cntl_OC_V_str, i32 1, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 1, i32 1, i1* %cntl_V, i1* %cntl_V)"   --->   Operation 196 'specchannel' 'empty' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 197 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i1* %cntl_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 197 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 198 [1/1] (0.00ns)   --->   "br label %.preheader.0.i.i" [mobile_net_hls_v1/conv.hpp:1615]   --->   Operation 198 'br' <Predicate = true> <Delay = 0.00>

State 2 <SV = 1> <Delay = 1.83>
ST_2 : Operation 199 [1/1] (0.00ns)   --->   "%tmp_i_i_142 = call i1 @_ssdm_op_NbWriteReq.ap_fifo.i1P(i1* %nxt_ready_V, i32 1)" [mobile_net_hls_v1/conv.hpp:1615]   --->   Operation 199 'nbwritereq' 'tmp_i_i_142' <Predicate = true> <Delay = 0.00> <Core = "FIFO_SRL">   --->   Core 36 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 1> <Depth = 0> <FIFO>
ST_2 : Operation 200 [1/1] (0.00ns)   --->   "br i1 %tmp_i_i_142, label %0, label %.preheader.0.i.i" [mobile_net_hls_v1/conv.hpp:1615]   --->   Operation 200 'br' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 201 [2/2] (1.83ns)   --->   "call fastcc void @conv.3(half* %inputs, i31 %inputs_offset1_i_i, half* %weights, i31 %weights_offset2_i_i, half* %betas, i31 %betas_offset4_i_i, half* %outputs, i31 %outputs_offset6_i_i, i1* %cntl_V)" [mobile_net_hls_v1/conv.hpp:1618]   --->   Operation 201 'call' <Predicate = (tmp_i_i_142)> <Delay = 1.83> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 3 <SV = 2> <Delay = 0.00>
ST_3 : Operation 202 [1/2] (0.00ns)   --->   "call fastcc void @conv.3(half* %inputs, i31 %inputs_offset1_i_i, half* %weights, i31 %weights_offset2_i_i, half* %betas, i31 %betas_offset4_i_i, half* %outputs, i31 %outputs_offset6_i_i, i1* %cntl_V)" [mobile_net_hls_v1/conv.hpp:1618]   --->   Operation 202 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 4 <SV = 3> <Delay = 1.83>
ST_4 : Operation 203 [1/1] (0.00ns)   --->   "%tmp_i_i = call i1 @_ssdm_op_NbReadReq.ap_fifo.i1P(i1* %cntl_V, i32 1)" [mobile_net_hls_v1/conv.hpp:1626]   --->   Operation 203 'nbreadreq' 'tmp_i_i' <Predicate = true> <Delay = 0.00> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 1.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 1> <Depth = 1> <FIFO>
ST_4 : Operation 204 [1/1] (0.00ns)   --->   "br i1 %tmp_i_i, label %1, label %.exit" [mobile_net_hls_v1/conv.hpp:1626]   --->   Operation 204 'br' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 205 [1/1] (1.83ns)   --->   "%empty_n_i_0_0_i_i = call { i1, i1 } @_ssdm_op_NbRead.ap_fifo.volatile.i1P(i1* %cntl_V)" [mobile_net_hls_v1/conv.hpp:1628]   --->   Operation 205 'nbread' 'empty_n_i_0_0_i_i' <Predicate = (tmp_i_i)> <Delay = 1.83> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 1.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 1> <Depth = 1> <FIFO>
ST_4 : Operation 206 [1/1] (1.83ns)   --->   "%full_n_i_0_0_i_i = call i1 @_ssdm_op_NbWrite.ap_fifo.volatile.i1P(i1* %nxt_ready_V, i1 false)" [mobile_net_hls_v1/conv.hpp:1629]   --->   Operation 206 'nbwrite' 'full_n_i_0_0_i_i' <Predicate = (tmp_i_i)> <Delay = 1.83> <Core = "FIFO_SRL">   --->   Core 36 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 1> <Depth = 0> <FIFO>
ST_4 : Operation 207 [1/1] (0.00ns)   --->   "br label %.exit" [mobile_net_hls_v1/conv.hpp:1630]   --->   Operation 207 'br' <Predicate = (tmp_i_i)> <Delay = 0.00>
ST_4 : Operation 208 [1/1] (0.00ns)   --->   "ret void"   --->   Operation 208 'ret' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ inputs]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=4; pingpong=0; private_global=0; IO mode=m_axi:ce=0
Port [ inputs_offset]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ weights]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=4; pingpong=0; private_global=0; IO mode=m_axi:ce=0
Port [ weights_offset]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ betas]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=4; pingpong=0; private_global=0; IO mode=m_axi:ce=0
Port [ betas_offset]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ outputs]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=4; pingpong=0; private_global=0; IO mode=m_axi:ce=0
Port [ outputs_offset]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ nxt_ready_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ inputs2]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ weights2]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ betas2]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ outputs2]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ inputs3]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ weights3]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ betas3]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ outputs3]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ inputs4]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ weights4]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ betas4]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ outputs4]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ inputs5]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ weights5]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ betas5]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ outputs5]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ inputs6]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ weights6]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ betas6]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ outputs6]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ inputs7]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ weights7]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ betas7]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ outputs7]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ inputs8]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ weights8]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ betas8]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ outputs8]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ inputs9]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ weights9]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ betas9]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ outputs9]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ inputs10]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ weights10]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ betas10]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ outputs10]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ inputs11]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ weights11]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ betas11]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ outputs11]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ inputs12]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ weights12]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ betas12]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ outputs12]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ inputs13]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ weights13]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ betas13]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ outputs13]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ inputs14]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ outputs14]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ inputs15]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ weights15]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ betas15]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ outputs15]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ inputs2_out]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ weights2_out]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ betas2_out]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ outputs2_out]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ inputs3_out]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ weights3_out]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ betas3_out]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ outputs3_out]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ inputs4_out]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ weights4_out]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ betas4_out]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ outputs4_out]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ inputs5_out]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ weights5_out]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ betas5_out]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ outputs5_out]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ inputs6_out]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ weights6_out]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ betas6_out]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ outputs6_out]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ inputs7_out]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ weights7_out]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ betas7_out]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ outputs7_out]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ inputs8_out]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ weights8_out]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ betas8_out]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ outputs8_out]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ inputs9_out]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ weights9_out]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ betas9_out]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ outputs9_out]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ inputs10_out]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ weights10_out]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ betas10_out]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ outputs10_out]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ inputs11_out]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ weights11_out]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ betas11_out]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ outputs11_out]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ inputs12_out]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ weights12_out]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ betas12_out]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ outputs12_out]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ inputs13_out]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ weights13_out]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ betas13_out]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ outputs13_out]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ inputs14_out]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ outputs14_out]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ inputs15_out]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ weights15_out]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ betas15_out]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ outputs15_out]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
outputs15_read      (read         ) [ 00000]
betas15_read        (read         ) [ 00000]
weights15_read      (read         ) [ 00000]
inputs15_read       (read         ) [ 00000]
outputs14_read      (read         ) [ 00000]
inputs14_read       (read         ) [ 00000]
outputs13_read      (read         ) [ 00000]
betas13_read        (read         ) [ 00000]
weights13_read      (read         ) [ 00000]
inputs13_read       (read         ) [ 00000]
outputs12_read      (read         ) [ 00000]
betas12_read        (read         ) [ 00000]
weights12_read      (read         ) [ 00000]
inputs12_read       (read         ) [ 00000]
outputs11_read      (read         ) [ 00000]
betas11_read        (read         ) [ 00000]
weights11_read      (read         ) [ 00000]
inputs11_read       (read         ) [ 00000]
outputs10_read      (read         ) [ 00000]
betas10_read        (read         ) [ 00000]
weights10_read      (read         ) [ 00000]
inputs10_read       (read         ) [ 00000]
outputs9_read       (read         ) [ 00000]
betas9_read         (read         ) [ 00000]
weights9_read       (read         ) [ 00000]
inputs9_read        (read         ) [ 00000]
outputs8_read       (read         ) [ 00000]
betas8_read         (read         ) [ 00000]
weights8_read       (read         ) [ 00000]
inputs8_read        (read         ) [ 00000]
outputs7_read       (read         ) [ 00000]
betas7_read         (read         ) [ 00000]
weights7_read       (read         ) [ 00000]
inputs7_read        (read         ) [ 00000]
outputs6_read       (read         ) [ 00000]
betas6_read         (read         ) [ 00000]
weights6_read       (read         ) [ 00000]
inputs6_read        (read         ) [ 00000]
outputs5_read       (read         ) [ 00000]
betas5_read         (read         ) [ 00000]
weights5_read       (read         ) [ 00000]
inputs5_read        (read         ) [ 00000]
outputs4_read       (read         ) [ 00000]
betas4_read         (read         ) [ 00000]
weights4_read       (read         ) [ 00000]
inputs4_read        (read         ) [ 00000]
outputs3_read       (read         ) [ 00000]
betas3_read         (read         ) [ 00000]
weights3_read       (read         ) [ 00000]
inputs3_read        (read         ) [ 00000]
outputs2_read       (read         ) [ 00000]
betas2_read         (read         ) [ 00000]
weights2_read       (read         ) [ 00000]
inputs2_read        (read         ) [ 00000]
outputs_offset_read (read         ) [ 00000]
betas_offset_read   (read         ) [ 00000]
weights_offset_read (read         ) [ 00000]
inputs_offset_read  (read         ) [ 00000]
cntl_V              (alloca       ) [ 01111]
StgValue_64         (specinterface) [ 00000]
StgValue_65         (specinterface) [ 00000]
StgValue_66         (specinterface) [ 00000]
StgValue_67         (specinterface) [ 00000]
StgValue_68         (specinterface) [ 00000]
StgValue_69         (specinterface) [ 00000]
StgValue_70         (specinterface) [ 00000]
StgValue_71         (specinterface) [ 00000]
StgValue_72         (specinterface) [ 00000]
StgValue_73         (specinterface) [ 00000]
StgValue_74         (specinterface) [ 00000]
StgValue_75         (write        ) [ 00000]
StgValue_76         (specinterface) [ 00000]
StgValue_77         (write        ) [ 00000]
StgValue_78         (specinterface) [ 00000]
StgValue_79         (write        ) [ 00000]
StgValue_80         (specinterface) [ 00000]
StgValue_81         (write        ) [ 00000]
StgValue_82         (specinterface) [ 00000]
StgValue_83         (write        ) [ 00000]
StgValue_84         (specinterface) [ 00000]
StgValue_85         (write        ) [ 00000]
StgValue_86         (specinterface) [ 00000]
StgValue_87         (write        ) [ 00000]
StgValue_88         (specinterface) [ 00000]
StgValue_89         (write        ) [ 00000]
StgValue_90         (specinterface) [ 00000]
StgValue_91         (write        ) [ 00000]
StgValue_92         (specinterface) [ 00000]
StgValue_93         (write        ) [ 00000]
StgValue_94         (specinterface) [ 00000]
StgValue_95         (write        ) [ 00000]
StgValue_96         (specinterface) [ 00000]
StgValue_97         (write        ) [ 00000]
StgValue_98         (specinterface) [ 00000]
StgValue_99         (write        ) [ 00000]
StgValue_100        (specinterface) [ 00000]
StgValue_101        (write        ) [ 00000]
StgValue_102        (specinterface) [ 00000]
StgValue_103        (write        ) [ 00000]
StgValue_104        (specinterface) [ 00000]
StgValue_105        (write        ) [ 00000]
StgValue_106        (specinterface) [ 00000]
StgValue_107        (write        ) [ 00000]
StgValue_108        (specinterface) [ 00000]
StgValue_109        (write        ) [ 00000]
StgValue_110        (specinterface) [ 00000]
StgValue_111        (write        ) [ 00000]
StgValue_112        (specinterface) [ 00000]
StgValue_113        (write        ) [ 00000]
StgValue_114        (specinterface) [ 00000]
StgValue_115        (write        ) [ 00000]
StgValue_116        (specinterface) [ 00000]
StgValue_117        (write        ) [ 00000]
StgValue_118        (specinterface) [ 00000]
StgValue_119        (write        ) [ 00000]
StgValue_120        (specinterface) [ 00000]
StgValue_121        (write        ) [ 00000]
StgValue_122        (specinterface) [ 00000]
StgValue_123        (write        ) [ 00000]
StgValue_124        (specinterface) [ 00000]
StgValue_125        (write        ) [ 00000]
StgValue_126        (specinterface) [ 00000]
StgValue_127        (write        ) [ 00000]
StgValue_128        (specinterface) [ 00000]
StgValue_129        (write        ) [ 00000]
StgValue_130        (specinterface) [ 00000]
StgValue_131        (write        ) [ 00000]
StgValue_132        (specinterface) [ 00000]
StgValue_133        (write        ) [ 00000]
StgValue_134        (specinterface) [ 00000]
StgValue_135        (write        ) [ 00000]
StgValue_136        (specinterface) [ 00000]
StgValue_137        (write        ) [ 00000]
StgValue_138        (specinterface) [ 00000]
StgValue_139        (write        ) [ 00000]
StgValue_140        (specinterface) [ 00000]
StgValue_141        (write        ) [ 00000]
StgValue_142        (specinterface) [ 00000]
StgValue_143        (write        ) [ 00000]
StgValue_144        (specinterface) [ 00000]
StgValue_145        (write        ) [ 00000]
StgValue_146        (specinterface) [ 00000]
StgValue_147        (write        ) [ 00000]
StgValue_148        (specinterface) [ 00000]
StgValue_149        (write        ) [ 00000]
StgValue_150        (specinterface) [ 00000]
StgValue_151        (write        ) [ 00000]
StgValue_152        (specinterface) [ 00000]
StgValue_153        (write        ) [ 00000]
StgValue_154        (specinterface) [ 00000]
StgValue_155        (write        ) [ 00000]
StgValue_156        (specinterface) [ 00000]
StgValue_157        (write        ) [ 00000]
StgValue_158        (specinterface) [ 00000]
StgValue_159        (write        ) [ 00000]
StgValue_160        (specinterface) [ 00000]
StgValue_161        (write        ) [ 00000]
StgValue_162        (specinterface) [ 00000]
StgValue_163        (write        ) [ 00000]
StgValue_164        (specinterface) [ 00000]
StgValue_165        (write        ) [ 00000]
StgValue_166        (specinterface) [ 00000]
StgValue_167        (write        ) [ 00000]
StgValue_168        (specinterface) [ 00000]
StgValue_169        (write        ) [ 00000]
StgValue_170        (specinterface) [ 00000]
StgValue_171        (write        ) [ 00000]
StgValue_172        (specinterface) [ 00000]
StgValue_173        (write        ) [ 00000]
StgValue_174        (specinterface) [ 00000]
StgValue_175        (write        ) [ 00000]
StgValue_176        (specinterface) [ 00000]
StgValue_177        (write        ) [ 00000]
StgValue_178        (specinterface) [ 00000]
StgValue_179        (write        ) [ 00000]
StgValue_180        (specinterface) [ 00000]
StgValue_181        (write        ) [ 00000]
StgValue_182        (specinterface) [ 00000]
StgValue_183        (specinterface) [ 00000]
StgValue_184        (specinterface) [ 00000]
StgValue_185        (specinterface) [ 00000]
StgValue_186        (specinterface) [ 00000]
outputs_offset6_i_i (partselect   ) [ 00110]
betas_offset4_i_i   (partselect   ) [ 00110]
weights_offset2_i_i (partselect   ) [ 00110]
inputs_offset1_i_i  (partselect   ) [ 00110]
StgValue_191        (specinterface) [ 00000]
StgValue_192        (specinterface) [ 00000]
StgValue_193        (specinterface) [ 00000]
StgValue_194        (specinterface) [ 00000]
StgValue_195        (specinterface) [ 00000]
empty               (specchannel  ) [ 00000]
StgValue_197        (specinterface) [ 00000]
StgValue_198        (br           ) [ 00000]
tmp_i_i_142         (nbwritereq   ) [ 00100]
StgValue_200        (br           ) [ 00000]
StgValue_202        (call         ) [ 00000]
tmp_i_i             (nbreadreq    ) [ 00001]
StgValue_204        (br           ) [ 00000]
empty_n_i_0_0_i_i   (nbread       ) [ 00000]
full_n_i_0_0_i_i    (nbwrite      ) [ 00000]
StgValue_207        (br           ) [ 00000]
StgValue_208        (ret          ) [ 00000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="inputs">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="inputs"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="inputs_offset">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="inputs_offset"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="weights">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="weights"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="weights_offset">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="weights_offset"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="betas">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="betas"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="betas_offset">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="betas_offset"/></StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="outputs">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="outputs"/></StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="outputs_offset">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="outputs_offset"/></StgValue>
</bind>
</comp>

<comp id="16" class="1000" name="nxt_ready_V">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="nxt_ready_V"/></StgValue>
</bind>
</comp>

<comp id="18" class="1000" name="inputs2">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="inputs2"/></StgValue>
</bind>
</comp>

<comp id="20" class="1000" name="weights2">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="weights2"/></StgValue>
</bind>
</comp>

<comp id="22" class="1000" name="betas2">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="betas2"/></StgValue>
</bind>
</comp>

<comp id="24" class="1000" name="outputs2">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="outputs2"/></StgValue>
</bind>
</comp>

<comp id="26" class="1000" name="inputs3">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="inputs3"/></StgValue>
</bind>
</comp>

<comp id="28" class="1000" name="weights3">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="weights3"/></StgValue>
</bind>
</comp>

<comp id="30" class="1000" name="betas3">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="betas3"/></StgValue>
</bind>
</comp>

<comp id="32" class="1000" name="outputs3">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="outputs3"/></StgValue>
</bind>
</comp>

<comp id="34" class="1000" name="inputs4">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="inputs4"/></StgValue>
</bind>
</comp>

<comp id="36" class="1000" name="weights4">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="weights4"/></StgValue>
</bind>
</comp>

<comp id="38" class="1000" name="betas4">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="betas4"/></StgValue>
</bind>
</comp>

<comp id="40" class="1000" name="outputs4">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="outputs4"/></StgValue>
</bind>
</comp>

<comp id="42" class="1000" name="inputs5">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="inputs5"/></StgValue>
</bind>
</comp>

<comp id="44" class="1000" name="weights5">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="weights5"/></StgValue>
</bind>
</comp>

<comp id="46" class="1000" name="betas5">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="betas5"/></StgValue>
</bind>
</comp>

<comp id="48" class="1000" name="outputs5">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="outputs5"/></StgValue>
</bind>
</comp>

<comp id="50" class="1000" name="inputs6">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="inputs6"/></StgValue>
</bind>
</comp>

<comp id="52" class="1000" name="weights6">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="weights6"/></StgValue>
</bind>
</comp>

<comp id="54" class="1000" name="betas6">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="betas6"/></StgValue>
</bind>
</comp>

<comp id="56" class="1000" name="outputs6">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="outputs6"/></StgValue>
</bind>
</comp>

<comp id="58" class="1000" name="inputs7">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="inputs7"/></StgValue>
</bind>
</comp>

<comp id="60" class="1000" name="weights7">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="weights7"/></StgValue>
</bind>
</comp>

<comp id="62" class="1000" name="betas7">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="betas7"/></StgValue>
</bind>
</comp>

<comp id="64" class="1000" name="outputs7">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="outputs7"/></StgValue>
</bind>
</comp>

<comp id="66" class="1000" name="inputs8">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="inputs8"/></StgValue>
</bind>
</comp>

<comp id="68" class="1000" name="weights8">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="weights8"/></StgValue>
</bind>
</comp>

<comp id="70" class="1000" name="betas8">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="betas8"/></StgValue>
</bind>
</comp>

<comp id="72" class="1000" name="outputs8">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="outputs8"/></StgValue>
</bind>
</comp>

<comp id="74" class="1000" name="inputs9">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="inputs9"/></StgValue>
</bind>
</comp>

<comp id="76" class="1000" name="weights9">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="weights9"/></StgValue>
</bind>
</comp>

<comp id="78" class="1000" name="betas9">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="betas9"/></StgValue>
</bind>
</comp>

<comp id="80" class="1000" name="outputs9">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="outputs9"/></StgValue>
</bind>
</comp>

<comp id="82" class="1000" name="inputs10">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="inputs10"/></StgValue>
</bind>
</comp>

<comp id="84" class="1000" name="weights10">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="weights10"/></StgValue>
</bind>
</comp>

<comp id="86" class="1000" name="betas10">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="betas10"/></StgValue>
</bind>
</comp>

<comp id="88" class="1000" name="outputs10">
<pin_list>
<pin id="89" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="outputs10"/></StgValue>
</bind>
</comp>

<comp id="90" class="1000" name="inputs11">
<pin_list>
<pin id="91" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="inputs11"/></StgValue>
</bind>
</comp>

<comp id="92" class="1000" name="weights11">
<pin_list>
<pin id="93" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="weights11"/></StgValue>
</bind>
</comp>

<comp id="94" class="1000" name="betas11">
<pin_list>
<pin id="95" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="betas11"/></StgValue>
</bind>
</comp>

<comp id="96" class="1000" name="outputs11">
<pin_list>
<pin id="97" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="outputs11"/></StgValue>
</bind>
</comp>

<comp id="98" class="1000" name="inputs12">
<pin_list>
<pin id="99" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="inputs12"/></StgValue>
</bind>
</comp>

<comp id="100" class="1000" name="weights12">
<pin_list>
<pin id="101" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="weights12"/></StgValue>
</bind>
</comp>

<comp id="102" class="1000" name="betas12">
<pin_list>
<pin id="103" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="betas12"/></StgValue>
</bind>
</comp>

<comp id="104" class="1000" name="outputs12">
<pin_list>
<pin id="105" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="outputs12"/></StgValue>
</bind>
</comp>

<comp id="106" class="1000" name="inputs13">
<pin_list>
<pin id="107" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="inputs13"/></StgValue>
</bind>
</comp>

<comp id="108" class="1000" name="weights13">
<pin_list>
<pin id="109" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="weights13"/></StgValue>
</bind>
</comp>

<comp id="110" class="1000" name="betas13">
<pin_list>
<pin id="111" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="betas13"/></StgValue>
</bind>
</comp>

<comp id="112" class="1000" name="outputs13">
<pin_list>
<pin id="113" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="outputs13"/></StgValue>
</bind>
</comp>

<comp id="114" class="1000" name="inputs14">
<pin_list>
<pin id="115" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="inputs14"/></StgValue>
</bind>
</comp>

<comp id="116" class="1000" name="outputs14">
<pin_list>
<pin id="117" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="outputs14"/></StgValue>
</bind>
</comp>

<comp id="118" class="1000" name="inputs15">
<pin_list>
<pin id="119" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="inputs15"/></StgValue>
</bind>
</comp>

<comp id="120" class="1000" name="weights15">
<pin_list>
<pin id="121" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="weights15"/></StgValue>
</bind>
</comp>

<comp id="122" class="1000" name="betas15">
<pin_list>
<pin id="123" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="betas15"/></StgValue>
</bind>
</comp>

<comp id="124" class="1000" name="outputs15">
<pin_list>
<pin id="125" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="outputs15"/></StgValue>
</bind>
</comp>

<comp id="126" class="1000" name="inputs2_out">
<pin_list>
<pin id="127" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="inputs2_out"/></StgValue>
</bind>
</comp>

<comp id="128" class="1000" name="weights2_out">
<pin_list>
<pin id="129" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="weights2_out"/></StgValue>
</bind>
</comp>

<comp id="130" class="1000" name="betas2_out">
<pin_list>
<pin id="131" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="betas2_out"/></StgValue>
</bind>
</comp>

<comp id="132" class="1000" name="outputs2_out">
<pin_list>
<pin id="133" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="outputs2_out"/></StgValue>
</bind>
</comp>

<comp id="134" class="1000" name="inputs3_out">
<pin_list>
<pin id="135" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="inputs3_out"/></StgValue>
</bind>
</comp>

<comp id="136" class="1000" name="weights3_out">
<pin_list>
<pin id="137" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="weights3_out"/></StgValue>
</bind>
</comp>

<comp id="138" class="1000" name="betas3_out">
<pin_list>
<pin id="139" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="betas3_out"/></StgValue>
</bind>
</comp>

<comp id="140" class="1000" name="outputs3_out">
<pin_list>
<pin id="141" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="outputs3_out"/></StgValue>
</bind>
</comp>

<comp id="142" class="1000" name="inputs4_out">
<pin_list>
<pin id="143" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="inputs4_out"/></StgValue>
</bind>
</comp>

<comp id="144" class="1000" name="weights4_out">
<pin_list>
<pin id="145" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="weights4_out"/></StgValue>
</bind>
</comp>

<comp id="146" class="1000" name="betas4_out">
<pin_list>
<pin id="147" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="betas4_out"/></StgValue>
</bind>
</comp>

<comp id="148" class="1000" name="outputs4_out">
<pin_list>
<pin id="149" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="outputs4_out"/></StgValue>
</bind>
</comp>

<comp id="150" class="1000" name="inputs5_out">
<pin_list>
<pin id="151" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="inputs5_out"/></StgValue>
</bind>
</comp>

<comp id="152" class="1000" name="weights5_out">
<pin_list>
<pin id="153" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="weights5_out"/></StgValue>
</bind>
</comp>

<comp id="154" class="1000" name="betas5_out">
<pin_list>
<pin id="155" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="betas5_out"/></StgValue>
</bind>
</comp>

<comp id="156" class="1000" name="outputs5_out">
<pin_list>
<pin id="157" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="outputs5_out"/></StgValue>
</bind>
</comp>

<comp id="158" class="1000" name="inputs6_out">
<pin_list>
<pin id="159" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="inputs6_out"/></StgValue>
</bind>
</comp>

<comp id="160" class="1000" name="weights6_out">
<pin_list>
<pin id="161" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="weights6_out"/></StgValue>
</bind>
</comp>

<comp id="162" class="1000" name="betas6_out">
<pin_list>
<pin id="163" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="betas6_out"/></StgValue>
</bind>
</comp>

<comp id="164" class="1000" name="outputs6_out">
<pin_list>
<pin id="165" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="outputs6_out"/></StgValue>
</bind>
</comp>

<comp id="166" class="1000" name="inputs7_out">
<pin_list>
<pin id="167" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="inputs7_out"/></StgValue>
</bind>
</comp>

<comp id="168" class="1000" name="weights7_out">
<pin_list>
<pin id="169" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="weights7_out"/></StgValue>
</bind>
</comp>

<comp id="170" class="1000" name="betas7_out">
<pin_list>
<pin id="171" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="betas7_out"/></StgValue>
</bind>
</comp>

<comp id="172" class="1000" name="outputs7_out">
<pin_list>
<pin id="173" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="outputs7_out"/></StgValue>
</bind>
</comp>

<comp id="174" class="1000" name="inputs8_out">
<pin_list>
<pin id="175" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="inputs8_out"/></StgValue>
</bind>
</comp>

<comp id="176" class="1000" name="weights8_out">
<pin_list>
<pin id="177" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="weights8_out"/></StgValue>
</bind>
</comp>

<comp id="178" class="1000" name="betas8_out">
<pin_list>
<pin id="179" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="betas8_out"/></StgValue>
</bind>
</comp>

<comp id="180" class="1000" name="outputs8_out">
<pin_list>
<pin id="181" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="outputs8_out"/></StgValue>
</bind>
</comp>

<comp id="182" class="1000" name="inputs9_out">
<pin_list>
<pin id="183" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="inputs9_out"/></StgValue>
</bind>
</comp>

<comp id="184" class="1000" name="weights9_out">
<pin_list>
<pin id="185" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="weights9_out"/></StgValue>
</bind>
</comp>

<comp id="186" class="1000" name="betas9_out">
<pin_list>
<pin id="187" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="betas9_out"/></StgValue>
</bind>
</comp>

<comp id="188" class="1000" name="outputs9_out">
<pin_list>
<pin id="189" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="outputs9_out"/></StgValue>
</bind>
</comp>

<comp id="190" class="1000" name="inputs10_out">
<pin_list>
<pin id="191" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="inputs10_out"/></StgValue>
</bind>
</comp>

<comp id="192" class="1000" name="weights10_out">
<pin_list>
<pin id="193" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="weights10_out"/></StgValue>
</bind>
</comp>

<comp id="194" class="1000" name="betas10_out">
<pin_list>
<pin id="195" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="betas10_out"/></StgValue>
</bind>
</comp>

<comp id="196" class="1000" name="outputs10_out">
<pin_list>
<pin id="197" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="outputs10_out"/></StgValue>
</bind>
</comp>

<comp id="198" class="1000" name="inputs11_out">
<pin_list>
<pin id="199" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="inputs11_out"/></StgValue>
</bind>
</comp>

<comp id="200" class="1000" name="weights11_out">
<pin_list>
<pin id="201" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="weights11_out"/></StgValue>
</bind>
</comp>

<comp id="202" class="1000" name="betas11_out">
<pin_list>
<pin id="203" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="betas11_out"/></StgValue>
</bind>
</comp>

<comp id="204" class="1000" name="outputs11_out">
<pin_list>
<pin id="205" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="outputs11_out"/></StgValue>
</bind>
</comp>

<comp id="206" class="1000" name="inputs12_out">
<pin_list>
<pin id="207" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="inputs12_out"/></StgValue>
</bind>
</comp>

<comp id="208" class="1000" name="weights12_out">
<pin_list>
<pin id="209" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="weights12_out"/></StgValue>
</bind>
</comp>

<comp id="210" class="1000" name="betas12_out">
<pin_list>
<pin id="211" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="betas12_out"/></StgValue>
</bind>
</comp>

<comp id="212" class="1000" name="outputs12_out">
<pin_list>
<pin id="213" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="outputs12_out"/></StgValue>
</bind>
</comp>

<comp id="214" class="1000" name="inputs13_out">
<pin_list>
<pin id="215" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="inputs13_out"/></StgValue>
</bind>
</comp>

<comp id="216" class="1000" name="weights13_out">
<pin_list>
<pin id="217" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="weights13_out"/></StgValue>
</bind>
</comp>

<comp id="218" class="1000" name="betas13_out">
<pin_list>
<pin id="219" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="betas13_out"/></StgValue>
</bind>
</comp>

<comp id="220" class="1000" name="outputs13_out">
<pin_list>
<pin id="221" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="outputs13_out"/></StgValue>
</bind>
</comp>

<comp id="222" class="1000" name="inputs14_out">
<pin_list>
<pin id="223" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="inputs14_out"/></StgValue>
</bind>
</comp>

<comp id="224" class="1000" name="outputs14_out">
<pin_list>
<pin id="225" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="outputs14_out"/></StgValue>
</bind>
</comp>

<comp id="226" class="1000" name="inputs15_out">
<pin_list>
<pin id="227" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="inputs15_out"/></StgValue>
</bind>
</comp>

<comp id="228" class="1000" name="weights15_out">
<pin_list>
<pin id="229" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="weights15_out"/></StgValue>
</bind>
</comp>

<comp id="230" class="1000" name="betas15_out">
<pin_list>
<pin id="231" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="betas15_out"/></StgValue>
</bind>
</comp>

<comp id="232" class="1000" name="outputs15_out">
<pin_list>
<pin id="233" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="outputs15_out"/></StgValue>
</bind>
</comp>

<comp id="234" class="1001" name="const_234">
<pin_list>
<pin id="235" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i32"/></StgValue>
</bind>
</comp>

<comp id="236" class="1001" name="const_236">
<pin_list>
<pin id="237" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="238" class="1001" name="const_238">
<pin_list>
<pin id="239" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="240" class="1001" name="const_240">
<pin_list>
<pin id="241" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str1"/></StgValue>
</bind>
</comp>

<comp id="242" class="1001" name="const_242">
<pin_list>
<pin id="243" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="244" class="1001" name="const_244">
<pin_list>
<pin id="245" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="246" class="1001" name="const_246">
<pin_list>
<pin id="247" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="248" class="1001" name="const_248">
<pin_list>
<pin id="249" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str2"/></StgValue>
</bind>
</comp>

<comp id="250" class="1001" name="const_250">
<pin_list>
<pin id="251" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str3"/></StgValue>
</bind>
</comp>

<comp id="252" class="1001" name="const_252">
<pin_list>
<pin id="253" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="254" class="1001" name="const_254">
<pin_list>
<pin id="255" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="256" class="1001" name="const_256">
<pin_list>
<pin id="257" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str33"/></StgValue>
</bind>
</comp>

<comp id="258" class="1001" name="const_258">
<pin_list>
<pin id="259" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="260" class="1001" name="const_260">
<pin_list>
<pin id="261" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str34"/></StgValue>
</bind>
</comp>

<comp id="262" class="1001" name="const_262">
<pin_list>
<pin id="263" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="264" class="1001" name="const_264">
<pin_list>
<pin id="265" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str18"/></StgValue>
</bind>
</comp>

<comp id="266" class="1001" name="const_266">
<pin_list>
<pin id="267" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="ap_fifo_str"/></StgValue>
</bind>
</comp>

<comp id="268" class="1001" name="const_268">
<pin_list>
<pin id="269" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="270" class="1001" name="const_270">
<pin_list>
<pin id="271" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="ScalarProp_str"/></StgValue>
</bind>
</comp>

<comp id="272" class="1001" name="const_272">
<pin_list>
<pin id="273" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_fifo.i32P"/></StgValue>
</bind>
</comp>

<comp id="274" class="1001" name="const_274">
<pin_list>
<pin id="275" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i31.i32.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="276" class="1001" name="const_276">
<pin_list>
<pin id="277" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="278" class="1001" name="const_278">
<pin_list>
<pin id="279" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="280" class="1001" name="const_280">
<pin_list>
<pin id="281" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecChannel"/></StgValue>
</bind>
</comp>

<comp id="282" class="1001" name="const_282">
<pin_list>
<pin id="283" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="cntl_OC_V_str"/></StgValue>
</bind>
</comp>

<comp id="284" class="1001" name="const_284">
<pin_list>
<pin id="285" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_NbWriteReq.ap_fifo.i1P"/></StgValue>
</bind>
</comp>

<comp id="286" class="1001" name="const_286">
<pin_list>
<pin id="287" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv.3"/></StgValue>
</bind>
</comp>

<comp id="288" class="1001" name="const_288">
<pin_list>
<pin id="289" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_NbReadReq.ap_fifo.i1P"/></StgValue>
</bind>
</comp>

<comp id="290" class="1001" name="const_290">
<pin_list>
<pin id="291" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_NbRead.ap_fifo.volatile.i1P"/></StgValue>
</bind>
</comp>

<comp id="292" class="1001" name="const_292">
<pin_list>
<pin id="293" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_NbWrite.ap_fifo.volatile.i1P"/></StgValue>
</bind>
</comp>

<comp id="294" class="1001" name="const_294">
<pin_list>
<pin id="295" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="296" class="1004" name="cntl_V_fu_296">
<pin_list>
<pin id="297" dir="0" index="0" bw="1" slack="0"/>
<pin id="298" dir="1" index="1" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="cntl_V/1 "/>
</bind>
</comp>

<comp id="300" class="1004" name="outputs15_read_read_fu_300">
<pin_list>
<pin id="301" dir="0" index="0" bw="32" slack="0"/>
<pin id="302" dir="0" index="1" bw="32" slack="0"/>
<pin id="303" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="outputs15_read/1 "/>
</bind>
</comp>

<comp id="306" class="1004" name="betas15_read_read_fu_306">
<pin_list>
<pin id="307" dir="0" index="0" bw="32" slack="0"/>
<pin id="308" dir="0" index="1" bw="32" slack="0"/>
<pin id="309" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="betas15_read/1 "/>
</bind>
</comp>

<comp id="312" class="1004" name="weights15_read_read_fu_312">
<pin_list>
<pin id="313" dir="0" index="0" bw="32" slack="0"/>
<pin id="314" dir="0" index="1" bw="32" slack="0"/>
<pin id="315" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="weights15_read/1 "/>
</bind>
</comp>

<comp id="318" class="1004" name="inputs15_read_read_fu_318">
<pin_list>
<pin id="319" dir="0" index="0" bw="32" slack="0"/>
<pin id="320" dir="0" index="1" bw="32" slack="0"/>
<pin id="321" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="inputs15_read/1 "/>
</bind>
</comp>

<comp id="324" class="1004" name="outputs14_read_read_fu_324">
<pin_list>
<pin id="325" dir="0" index="0" bw="32" slack="0"/>
<pin id="326" dir="0" index="1" bw="32" slack="0"/>
<pin id="327" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="outputs14_read/1 "/>
</bind>
</comp>

<comp id="330" class="1004" name="inputs14_read_read_fu_330">
<pin_list>
<pin id="331" dir="0" index="0" bw="32" slack="0"/>
<pin id="332" dir="0" index="1" bw="32" slack="0"/>
<pin id="333" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="inputs14_read/1 "/>
</bind>
</comp>

<comp id="336" class="1004" name="outputs13_read_read_fu_336">
<pin_list>
<pin id="337" dir="0" index="0" bw="32" slack="0"/>
<pin id="338" dir="0" index="1" bw="32" slack="0"/>
<pin id="339" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="outputs13_read/1 "/>
</bind>
</comp>

<comp id="342" class="1004" name="betas13_read_read_fu_342">
<pin_list>
<pin id="343" dir="0" index="0" bw="32" slack="0"/>
<pin id="344" dir="0" index="1" bw="32" slack="0"/>
<pin id="345" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="betas13_read/1 "/>
</bind>
</comp>

<comp id="348" class="1004" name="weights13_read_read_fu_348">
<pin_list>
<pin id="349" dir="0" index="0" bw="32" slack="0"/>
<pin id="350" dir="0" index="1" bw="32" slack="0"/>
<pin id="351" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="weights13_read/1 "/>
</bind>
</comp>

<comp id="354" class="1004" name="inputs13_read_read_fu_354">
<pin_list>
<pin id="355" dir="0" index="0" bw="32" slack="0"/>
<pin id="356" dir="0" index="1" bw="32" slack="0"/>
<pin id="357" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="inputs13_read/1 "/>
</bind>
</comp>

<comp id="360" class="1004" name="outputs12_read_read_fu_360">
<pin_list>
<pin id="361" dir="0" index="0" bw="32" slack="0"/>
<pin id="362" dir="0" index="1" bw="32" slack="0"/>
<pin id="363" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="outputs12_read/1 "/>
</bind>
</comp>

<comp id="366" class="1004" name="betas12_read_read_fu_366">
<pin_list>
<pin id="367" dir="0" index="0" bw="32" slack="0"/>
<pin id="368" dir="0" index="1" bw="32" slack="0"/>
<pin id="369" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="betas12_read/1 "/>
</bind>
</comp>

<comp id="372" class="1004" name="weights12_read_read_fu_372">
<pin_list>
<pin id="373" dir="0" index="0" bw="32" slack="0"/>
<pin id="374" dir="0" index="1" bw="32" slack="0"/>
<pin id="375" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="weights12_read/1 "/>
</bind>
</comp>

<comp id="378" class="1004" name="inputs12_read_read_fu_378">
<pin_list>
<pin id="379" dir="0" index="0" bw="32" slack="0"/>
<pin id="380" dir="0" index="1" bw="32" slack="0"/>
<pin id="381" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="inputs12_read/1 "/>
</bind>
</comp>

<comp id="384" class="1004" name="outputs11_read_read_fu_384">
<pin_list>
<pin id="385" dir="0" index="0" bw="32" slack="0"/>
<pin id="386" dir="0" index="1" bw="32" slack="0"/>
<pin id="387" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="outputs11_read/1 "/>
</bind>
</comp>

<comp id="390" class="1004" name="betas11_read_read_fu_390">
<pin_list>
<pin id="391" dir="0" index="0" bw="32" slack="0"/>
<pin id="392" dir="0" index="1" bw="32" slack="0"/>
<pin id="393" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="betas11_read/1 "/>
</bind>
</comp>

<comp id="396" class="1004" name="weights11_read_read_fu_396">
<pin_list>
<pin id="397" dir="0" index="0" bw="32" slack="0"/>
<pin id="398" dir="0" index="1" bw="32" slack="0"/>
<pin id="399" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="weights11_read/1 "/>
</bind>
</comp>

<comp id="402" class="1004" name="inputs11_read_read_fu_402">
<pin_list>
<pin id="403" dir="0" index="0" bw="32" slack="0"/>
<pin id="404" dir="0" index="1" bw="32" slack="0"/>
<pin id="405" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="inputs11_read/1 "/>
</bind>
</comp>

<comp id="408" class="1004" name="outputs10_read_read_fu_408">
<pin_list>
<pin id="409" dir="0" index="0" bw="32" slack="0"/>
<pin id="410" dir="0" index="1" bw="32" slack="0"/>
<pin id="411" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="outputs10_read/1 "/>
</bind>
</comp>

<comp id="414" class="1004" name="betas10_read_read_fu_414">
<pin_list>
<pin id="415" dir="0" index="0" bw="32" slack="0"/>
<pin id="416" dir="0" index="1" bw="32" slack="0"/>
<pin id="417" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="betas10_read/1 "/>
</bind>
</comp>

<comp id="420" class="1004" name="weights10_read_read_fu_420">
<pin_list>
<pin id="421" dir="0" index="0" bw="32" slack="0"/>
<pin id="422" dir="0" index="1" bw="32" slack="0"/>
<pin id="423" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="weights10_read/1 "/>
</bind>
</comp>

<comp id="426" class="1004" name="inputs10_read_read_fu_426">
<pin_list>
<pin id="427" dir="0" index="0" bw="32" slack="0"/>
<pin id="428" dir="0" index="1" bw="32" slack="0"/>
<pin id="429" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="inputs10_read/1 "/>
</bind>
</comp>

<comp id="432" class="1004" name="outputs9_read_read_fu_432">
<pin_list>
<pin id="433" dir="0" index="0" bw="32" slack="0"/>
<pin id="434" dir="0" index="1" bw="32" slack="0"/>
<pin id="435" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="outputs9_read/1 "/>
</bind>
</comp>

<comp id="438" class="1004" name="betas9_read_read_fu_438">
<pin_list>
<pin id="439" dir="0" index="0" bw="32" slack="0"/>
<pin id="440" dir="0" index="1" bw="32" slack="0"/>
<pin id="441" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="betas9_read/1 "/>
</bind>
</comp>

<comp id="444" class="1004" name="weights9_read_read_fu_444">
<pin_list>
<pin id="445" dir="0" index="0" bw="32" slack="0"/>
<pin id="446" dir="0" index="1" bw="32" slack="0"/>
<pin id="447" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="weights9_read/1 "/>
</bind>
</comp>

<comp id="450" class="1004" name="inputs9_read_read_fu_450">
<pin_list>
<pin id="451" dir="0" index="0" bw="32" slack="0"/>
<pin id="452" dir="0" index="1" bw="32" slack="0"/>
<pin id="453" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="inputs9_read/1 "/>
</bind>
</comp>

<comp id="456" class="1004" name="outputs8_read_read_fu_456">
<pin_list>
<pin id="457" dir="0" index="0" bw="32" slack="0"/>
<pin id="458" dir="0" index="1" bw="32" slack="0"/>
<pin id="459" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="outputs8_read/1 "/>
</bind>
</comp>

<comp id="462" class="1004" name="betas8_read_read_fu_462">
<pin_list>
<pin id="463" dir="0" index="0" bw="32" slack="0"/>
<pin id="464" dir="0" index="1" bw="32" slack="0"/>
<pin id="465" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="betas8_read/1 "/>
</bind>
</comp>

<comp id="468" class="1004" name="weights8_read_read_fu_468">
<pin_list>
<pin id="469" dir="0" index="0" bw="32" slack="0"/>
<pin id="470" dir="0" index="1" bw="32" slack="0"/>
<pin id="471" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="weights8_read/1 "/>
</bind>
</comp>

<comp id="474" class="1004" name="inputs8_read_read_fu_474">
<pin_list>
<pin id="475" dir="0" index="0" bw="32" slack="0"/>
<pin id="476" dir="0" index="1" bw="32" slack="0"/>
<pin id="477" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="inputs8_read/1 "/>
</bind>
</comp>

<comp id="480" class="1004" name="outputs7_read_read_fu_480">
<pin_list>
<pin id="481" dir="0" index="0" bw="32" slack="0"/>
<pin id="482" dir="0" index="1" bw="32" slack="0"/>
<pin id="483" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="outputs7_read/1 "/>
</bind>
</comp>

<comp id="486" class="1004" name="betas7_read_read_fu_486">
<pin_list>
<pin id="487" dir="0" index="0" bw="32" slack="0"/>
<pin id="488" dir="0" index="1" bw="32" slack="0"/>
<pin id="489" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="betas7_read/1 "/>
</bind>
</comp>

<comp id="492" class="1004" name="weights7_read_read_fu_492">
<pin_list>
<pin id="493" dir="0" index="0" bw="32" slack="0"/>
<pin id="494" dir="0" index="1" bw="32" slack="0"/>
<pin id="495" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="weights7_read/1 "/>
</bind>
</comp>

<comp id="498" class="1004" name="inputs7_read_read_fu_498">
<pin_list>
<pin id="499" dir="0" index="0" bw="32" slack="0"/>
<pin id="500" dir="0" index="1" bw="32" slack="0"/>
<pin id="501" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="inputs7_read/1 "/>
</bind>
</comp>

<comp id="504" class="1004" name="outputs6_read_read_fu_504">
<pin_list>
<pin id="505" dir="0" index="0" bw="32" slack="0"/>
<pin id="506" dir="0" index="1" bw="32" slack="0"/>
<pin id="507" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="outputs6_read/1 "/>
</bind>
</comp>

<comp id="510" class="1004" name="betas6_read_read_fu_510">
<pin_list>
<pin id="511" dir="0" index="0" bw="32" slack="0"/>
<pin id="512" dir="0" index="1" bw="32" slack="0"/>
<pin id="513" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="betas6_read/1 "/>
</bind>
</comp>

<comp id="516" class="1004" name="weights6_read_read_fu_516">
<pin_list>
<pin id="517" dir="0" index="0" bw="32" slack="0"/>
<pin id="518" dir="0" index="1" bw="32" slack="0"/>
<pin id="519" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="weights6_read/1 "/>
</bind>
</comp>

<comp id="522" class="1004" name="inputs6_read_read_fu_522">
<pin_list>
<pin id="523" dir="0" index="0" bw="32" slack="0"/>
<pin id="524" dir="0" index="1" bw="32" slack="0"/>
<pin id="525" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="inputs6_read/1 "/>
</bind>
</comp>

<comp id="528" class="1004" name="outputs5_read_read_fu_528">
<pin_list>
<pin id="529" dir="0" index="0" bw="32" slack="0"/>
<pin id="530" dir="0" index="1" bw="32" slack="0"/>
<pin id="531" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="outputs5_read/1 "/>
</bind>
</comp>

<comp id="534" class="1004" name="betas5_read_read_fu_534">
<pin_list>
<pin id="535" dir="0" index="0" bw="32" slack="0"/>
<pin id="536" dir="0" index="1" bw="32" slack="0"/>
<pin id="537" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="betas5_read/1 "/>
</bind>
</comp>

<comp id="540" class="1004" name="weights5_read_read_fu_540">
<pin_list>
<pin id="541" dir="0" index="0" bw="32" slack="0"/>
<pin id="542" dir="0" index="1" bw="32" slack="0"/>
<pin id="543" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="weights5_read/1 "/>
</bind>
</comp>

<comp id="546" class="1004" name="inputs5_read_read_fu_546">
<pin_list>
<pin id="547" dir="0" index="0" bw="32" slack="0"/>
<pin id="548" dir="0" index="1" bw="32" slack="0"/>
<pin id="549" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="inputs5_read/1 "/>
</bind>
</comp>

<comp id="552" class="1004" name="outputs4_read_read_fu_552">
<pin_list>
<pin id="553" dir="0" index="0" bw="32" slack="0"/>
<pin id="554" dir="0" index="1" bw="32" slack="0"/>
<pin id="555" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="outputs4_read/1 "/>
</bind>
</comp>

<comp id="558" class="1004" name="betas4_read_read_fu_558">
<pin_list>
<pin id="559" dir="0" index="0" bw="32" slack="0"/>
<pin id="560" dir="0" index="1" bw="32" slack="0"/>
<pin id="561" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="betas4_read/1 "/>
</bind>
</comp>

<comp id="564" class="1004" name="weights4_read_read_fu_564">
<pin_list>
<pin id="565" dir="0" index="0" bw="32" slack="0"/>
<pin id="566" dir="0" index="1" bw="32" slack="0"/>
<pin id="567" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="weights4_read/1 "/>
</bind>
</comp>

<comp id="570" class="1004" name="inputs4_read_read_fu_570">
<pin_list>
<pin id="571" dir="0" index="0" bw="32" slack="0"/>
<pin id="572" dir="0" index="1" bw="32" slack="0"/>
<pin id="573" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="inputs4_read/1 "/>
</bind>
</comp>

<comp id="576" class="1004" name="outputs3_read_read_fu_576">
<pin_list>
<pin id="577" dir="0" index="0" bw="32" slack="0"/>
<pin id="578" dir="0" index="1" bw="32" slack="0"/>
<pin id="579" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="outputs3_read/1 "/>
</bind>
</comp>

<comp id="582" class="1004" name="betas3_read_read_fu_582">
<pin_list>
<pin id="583" dir="0" index="0" bw="32" slack="0"/>
<pin id="584" dir="0" index="1" bw="32" slack="0"/>
<pin id="585" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="betas3_read/1 "/>
</bind>
</comp>

<comp id="588" class="1004" name="weights3_read_read_fu_588">
<pin_list>
<pin id="589" dir="0" index="0" bw="32" slack="0"/>
<pin id="590" dir="0" index="1" bw="32" slack="0"/>
<pin id="591" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="weights3_read/1 "/>
</bind>
</comp>

<comp id="594" class="1004" name="inputs3_read_read_fu_594">
<pin_list>
<pin id="595" dir="0" index="0" bw="32" slack="0"/>
<pin id="596" dir="0" index="1" bw="32" slack="0"/>
<pin id="597" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="inputs3_read/1 "/>
</bind>
</comp>

<comp id="600" class="1004" name="outputs2_read_read_fu_600">
<pin_list>
<pin id="601" dir="0" index="0" bw="32" slack="0"/>
<pin id="602" dir="0" index="1" bw="32" slack="0"/>
<pin id="603" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="outputs2_read/1 "/>
</bind>
</comp>

<comp id="606" class="1004" name="betas2_read_read_fu_606">
<pin_list>
<pin id="607" dir="0" index="0" bw="32" slack="0"/>
<pin id="608" dir="0" index="1" bw="32" slack="0"/>
<pin id="609" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="betas2_read/1 "/>
</bind>
</comp>

<comp id="612" class="1004" name="weights2_read_read_fu_612">
<pin_list>
<pin id="613" dir="0" index="0" bw="32" slack="0"/>
<pin id="614" dir="0" index="1" bw="32" slack="0"/>
<pin id="615" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="weights2_read/1 "/>
</bind>
</comp>

<comp id="618" class="1004" name="inputs2_read_read_fu_618">
<pin_list>
<pin id="619" dir="0" index="0" bw="32" slack="0"/>
<pin id="620" dir="0" index="1" bw="32" slack="0"/>
<pin id="621" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="inputs2_read/1 "/>
</bind>
</comp>

<comp id="624" class="1004" name="outputs_offset_read_read_fu_624">
<pin_list>
<pin id="625" dir="0" index="0" bw="32" slack="0"/>
<pin id="626" dir="0" index="1" bw="32" slack="0"/>
<pin id="627" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="outputs_offset_read/1 "/>
</bind>
</comp>

<comp id="630" class="1004" name="betas_offset_read_read_fu_630">
<pin_list>
<pin id="631" dir="0" index="0" bw="32" slack="0"/>
<pin id="632" dir="0" index="1" bw="32" slack="0"/>
<pin id="633" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="betas_offset_read/1 "/>
</bind>
</comp>

<comp id="636" class="1004" name="weights_offset_read_read_fu_636">
<pin_list>
<pin id="637" dir="0" index="0" bw="32" slack="0"/>
<pin id="638" dir="0" index="1" bw="32" slack="0"/>
<pin id="639" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="weights_offset_read/1 "/>
</bind>
</comp>

<comp id="642" class="1004" name="inputs_offset_read_read_fu_642">
<pin_list>
<pin id="643" dir="0" index="0" bw="32" slack="0"/>
<pin id="644" dir="0" index="1" bw="32" slack="0"/>
<pin id="645" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="inputs_offset_read/1 "/>
</bind>
</comp>

<comp id="648" class="1004" name="StgValue_75_write_fu_648">
<pin_list>
<pin id="649" dir="0" index="0" bw="0" slack="0"/>
<pin id="650" dir="0" index="1" bw="32" slack="0"/>
<pin id="651" dir="0" index="2" bw="32" slack="0"/>
<pin id="652" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="StgValue_75/1 "/>
</bind>
</comp>

<comp id="656" class="1004" name="StgValue_77_write_fu_656">
<pin_list>
<pin id="657" dir="0" index="0" bw="0" slack="0"/>
<pin id="658" dir="0" index="1" bw="32" slack="0"/>
<pin id="659" dir="0" index="2" bw="32" slack="0"/>
<pin id="660" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="StgValue_77/1 "/>
</bind>
</comp>

<comp id="664" class="1004" name="StgValue_79_write_fu_664">
<pin_list>
<pin id="665" dir="0" index="0" bw="0" slack="0"/>
<pin id="666" dir="0" index="1" bw="32" slack="0"/>
<pin id="667" dir="0" index="2" bw="32" slack="0"/>
<pin id="668" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="StgValue_79/1 "/>
</bind>
</comp>

<comp id="672" class="1004" name="StgValue_81_write_fu_672">
<pin_list>
<pin id="673" dir="0" index="0" bw="0" slack="0"/>
<pin id="674" dir="0" index="1" bw="32" slack="0"/>
<pin id="675" dir="0" index="2" bw="32" slack="0"/>
<pin id="676" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="StgValue_81/1 "/>
</bind>
</comp>

<comp id="680" class="1004" name="StgValue_83_write_fu_680">
<pin_list>
<pin id="681" dir="0" index="0" bw="0" slack="0"/>
<pin id="682" dir="0" index="1" bw="32" slack="0"/>
<pin id="683" dir="0" index="2" bw="32" slack="0"/>
<pin id="684" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="StgValue_83/1 "/>
</bind>
</comp>

<comp id="688" class="1004" name="StgValue_85_write_fu_688">
<pin_list>
<pin id="689" dir="0" index="0" bw="0" slack="0"/>
<pin id="690" dir="0" index="1" bw="32" slack="0"/>
<pin id="691" dir="0" index="2" bw="32" slack="0"/>
<pin id="692" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="StgValue_85/1 "/>
</bind>
</comp>

<comp id="696" class="1004" name="StgValue_87_write_fu_696">
<pin_list>
<pin id="697" dir="0" index="0" bw="0" slack="0"/>
<pin id="698" dir="0" index="1" bw="32" slack="0"/>
<pin id="699" dir="0" index="2" bw="32" slack="0"/>
<pin id="700" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="StgValue_87/1 "/>
</bind>
</comp>

<comp id="704" class="1004" name="StgValue_89_write_fu_704">
<pin_list>
<pin id="705" dir="0" index="0" bw="0" slack="0"/>
<pin id="706" dir="0" index="1" bw="32" slack="0"/>
<pin id="707" dir="0" index="2" bw="32" slack="0"/>
<pin id="708" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="StgValue_89/1 "/>
</bind>
</comp>

<comp id="712" class="1004" name="StgValue_91_write_fu_712">
<pin_list>
<pin id="713" dir="0" index="0" bw="0" slack="0"/>
<pin id="714" dir="0" index="1" bw="32" slack="0"/>
<pin id="715" dir="0" index="2" bw="32" slack="0"/>
<pin id="716" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="StgValue_91/1 "/>
</bind>
</comp>

<comp id="720" class="1004" name="StgValue_93_write_fu_720">
<pin_list>
<pin id="721" dir="0" index="0" bw="0" slack="0"/>
<pin id="722" dir="0" index="1" bw="32" slack="0"/>
<pin id="723" dir="0" index="2" bw="32" slack="0"/>
<pin id="724" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="StgValue_93/1 "/>
</bind>
</comp>

<comp id="728" class="1004" name="StgValue_95_write_fu_728">
<pin_list>
<pin id="729" dir="0" index="0" bw="0" slack="0"/>
<pin id="730" dir="0" index="1" bw="32" slack="0"/>
<pin id="731" dir="0" index="2" bw="32" slack="0"/>
<pin id="732" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="StgValue_95/1 "/>
</bind>
</comp>

<comp id="736" class="1004" name="StgValue_97_write_fu_736">
<pin_list>
<pin id="737" dir="0" index="0" bw="0" slack="0"/>
<pin id="738" dir="0" index="1" bw="32" slack="0"/>
<pin id="739" dir="0" index="2" bw="32" slack="0"/>
<pin id="740" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="StgValue_97/1 "/>
</bind>
</comp>

<comp id="744" class="1004" name="StgValue_99_write_fu_744">
<pin_list>
<pin id="745" dir="0" index="0" bw="0" slack="0"/>
<pin id="746" dir="0" index="1" bw="32" slack="0"/>
<pin id="747" dir="0" index="2" bw="32" slack="0"/>
<pin id="748" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="StgValue_99/1 "/>
</bind>
</comp>

<comp id="752" class="1004" name="StgValue_101_write_fu_752">
<pin_list>
<pin id="753" dir="0" index="0" bw="0" slack="0"/>
<pin id="754" dir="0" index="1" bw="32" slack="0"/>
<pin id="755" dir="0" index="2" bw="32" slack="0"/>
<pin id="756" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="StgValue_101/1 "/>
</bind>
</comp>

<comp id="760" class="1004" name="StgValue_103_write_fu_760">
<pin_list>
<pin id="761" dir="0" index="0" bw="0" slack="0"/>
<pin id="762" dir="0" index="1" bw="32" slack="0"/>
<pin id="763" dir="0" index="2" bw="32" slack="0"/>
<pin id="764" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="StgValue_103/1 "/>
</bind>
</comp>

<comp id="768" class="1004" name="StgValue_105_write_fu_768">
<pin_list>
<pin id="769" dir="0" index="0" bw="0" slack="0"/>
<pin id="770" dir="0" index="1" bw="32" slack="0"/>
<pin id="771" dir="0" index="2" bw="32" slack="0"/>
<pin id="772" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="StgValue_105/1 "/>
</bind>
</comp>

<comp id="776" class="1004" name="StgValue_107_write_fu_776">
<pin_list>
<pin id="777" dir="0" index="0" bw="0" slack="0"/>
<pin id="778" dir="0" index="1" bw="32" slack="0"/>
<pin id="779" dir="0" index="2" bw="32" slack="0"/>
<pin id="780" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="StgValue_107/1 "/>
</bind>
</comp>

<comp id="784" class="1004" name="StgValue_109_write_fu_784">
<pin_list>
<pin id="785" dir="0" index="0" bw="0" slack="0"/>
<pin id="786" dir="0" index="1" bw="32" slack="0"/>
<pin id="787" dir="0" index="2" bw="32" slack="0"/>
<pin id="788" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="StgValue_109/1 "/>
</bind>
</comp>

<comp id="792" class="1004" name="StgValue_111_write_fu_792">
<pin_list>
<pin id="793" dir="0" index="0" bw="0" slack="0"/>
<pin id="794" dir="0" index="1" bw="32" slack="0"/>
<pin id="795" dir="0" index="2" bw="32" slack="0"/>
<pin id="796" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="StgValue_111/1 "/>
</bind>
</comp>

<comp id="800" class="1004" name="StgValue_113_write_fu_800">
<pin_list>
<pin id="801" dir="0" index="0" bw="0" slack="0"/>
<pin id="802" dir="0" index="1" bw="32" slack="0"/>
<pin id="803" dir="0" index="2" bw="32" slack="0"/>
<pin id="804" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="StgValue_113/1 "/>
</bind>
</comp>

<comp id="808" class="1004" name="StgValue_115_write_fu_808">
<pin_list>
<pin id="809" dir="0" index="0" bw="0" slack="0"/>
<pin id="810" dir="0" index="1" bw="32" slack="0"/>
<pin id="811" dir="0" index="2" bw="32" slack="0"/>
<pin id="812" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="StgValue_115/1 "/>
</bind>
</comp>

<comp id="816" class="1004" name="StgValue_117_write_fu_816">
<pin_list>
<pin id="817" dir="0" index="0" bw="0" slack="0"/>
<pin id="818" dir="0" index="1" bw="32" slack="0"/>
<pin id="819" dir="0" index="2" bw="32" slack="0"/>
<pin id="820" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="StgValue_117/1 "/>
</bind>
</comp>

<comp id="824" class="1004" name="StgValue_119_write_fu_824">
<pin_list>
<pin id="825" dir="0" index="0" bw="0" slack="0"/>
<pin id="826" dir="0" index="1" bw="32" slack="0"/>
<pin id="827" dir="0" index="2" bw="32" slack="0"/>
<pin id="828" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="StgValue_119/1 "/>
</bind>
</comp>

<comp id="832" class="1004" name="StgValue_121_write_fu_832">
<pin_list>
<pin id="833" dir="0" index="0" bw="0" slack="0"/>
<pin id="834" dir="0" index="1" bw="32" slack="0"/>
<pin id="835" dir="0" index="2" bw="32" slack="0"/>
<pin id="836" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="StgValue_121/1 "/>
</bind>
</comp>

<comp id="840" class="1004" name="StgValue_123_write_fu_840">
<pin_list>
<pin id="841" dir="0" index="0" bw="0" slack="0"/>
<pin id="842" dir="0" index="1" bw="32" slack="0"/>
<pin id="843" dir="0" index="2" bw="32" slack="0"/>
<pin id="844" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="StgValue_123/1 "/>
</bind>
</comp>

<comp id="848" class="1004" name="StgValue_125_write_fu_848">
<pin_list>
<pin id="849" dir="0" index="0" bw="0" slack="0"/>
<pin id="850" dir="0" index="1" bw="32" slack="0"/>
<pin id="851" dir="0" index="2" bw="32" slack="0"/>
<pin id="852" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="StgValue_125/1 "/>
</bind>
</comp>

<comp id="856" class="1004" name="StgValue_127_write_fu_856">
<pin_list>
<pin id="857" dir="0" index="0" bw="0" slack="0"/>
<pin id="858" dir="0" index="1" bw="32" slack="0"/>
<pin id="859" dir="0" index="2" bw="32" slack="0"/>
<pin id="860" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="StgValue_127/1 "/>
</bind>
</comp>

<comp id="864" class="1004" name="StgValue_129_write_fu_864">
<pin_list>
<pin id="865" dir="0" index="0" bw="0" slack="0"/>
<pin id="866" dir="0" index="1" bw="32" slack="0"/>
<pin id="867" dir="0" index="2" bw="32" slack="0"/>
<pin id="868" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="StgValue_129/1 "/>
</bind>
</comp>

<comp id="872" class="1004" name="StgValue_131_write_fu_872">
<pin_list>
<pin id="873" dir="0" index="0" bw="0" slack="0"/>
<pin id="874" dir="0" index="1" bw="32" slack="0"/>
<pin id="875" dir="0" index="2" bw="32" slack="0"/>
<pin id="876" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="StgValue_131/1 "/>
</bind>
</comp>

<comp id="880" class="1004" name="StgValue_133_write_fu_880">
<pin_list>
<pin id="881" dir="0" index="0" bw="0" slack="0"/>
<pin id="882" dir="0" index="1" bw="32" slack="0"/>
<pin id="883" dir="0" index="2" bw="32" slack="0"/>
<pin id="884" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="StgValue_133/1 "/>
</bind>
</comp>

<comp id="888" class="1004" name="StgValue_135_write_fu_888">
<pin_list>
<pin id="889" dir="0" index="0" bw="0" slack="0"/>
<pin id="890" dir="0" index="1" bw="32" slack="0"/>
<pin id="891" dir="0" index="2" bw="32" slack="0"/>
<pin id="892" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="StgValue_135/1 "/>
</bind>
</comp>

<comp id="896" class="1004" name="StgValue_137_write_fu_896">
<pin_list>
<pin id="897" dir="0" index="0" bw="0" slack="0"/>
<pin id="898" dir="0" index="1" bw="32" slack="0"/>
<pin id="899" dir="0" index="2" bw="32" slack="0"/>
<pin id="900" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="StgValue_137/1 "/>
</bind>
</comp>

<comp id="904" class="1004" name="StgValue_139_write_fu_904">
<pin_list>
<pin id="905" dir="0" index="0" bw="0" slack="0"/>
<pin id="906" dir="0" index="1" bw="32" slack="0"/>
<pin id="907" dir="0" index="2" bw="32" slack="0"/>
<pin id="908" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="StgValue_139/1 "/>
</bind>
</comp>

<comp id="912" class="1004" name="StgValue_141_write_fu_912">
<pin_list>
<pin id="913" dir="0" index="0" bw="0" slack="0"/>
<pin id="914" dir="0" index="1" bw="32" slack="0"/>
<pin id="915" dir="0" index="2" bw="32" slack="0"/>
<pin id="916" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="StgValue_141/1 "/>
</bind>
</comp>

<comp id="920" class="1004" name="StgValue_143_write_fu_920">
<pin_list>
<pin id="921" dir="0" index="0" bw="0" slack="0"/>
<pin id="922" dir="0" index="1" bw="32" slack="0"/>
<pin id="923" dir="0" index="2" bw="32" slack="0"/>
<pin id="924" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="StgValue_143/1 "/>
</bind>
</comp>

<comp id="928" class="1004" name="StgValue_145_write_fu_928">
<pin_list>
<pin id="929" dir="0" index="0" bw="0" slack="0"/>
<pin id="930" dir="0" index="1" bw="32" slack="0"/>
<pin id="931" dir="0" index="2" bw="32" slack="0"/>
<pin id="932" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="StgValue_145/1 "/>
</bind>
</comp>

<comp id="936" class="1004" name="StgValue_147_write_fu_936">
<pin_list>
<pin id="937" dir="0" index="0" bw="0" slack="0"/>
<pin id="938" dir="0" index="1" bw="32" slack="0"/>
<pin id="939" dir="0" index="2" bw="32" slack="0"/>
<pin id="940" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="StgValue_147/1 "/>
</bind>
</comp>

<comp id="944" class="1004" name="StgValue_149_write_fu_944">
<pin_list>
<pin id="945" dir="0" index="0" bw="0" slack="0"/>
<pin id="946" dir="0" index="1" bw="32" slack="0"/>
<pin id="947" dir="0" index="2" bw="32" slack="0"/>
<pin id="948" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="StgValue_149/1 "/>
</bind>
</comp>

<comp id="952" class="1004" name="StgValue_151_write_fu_952">
<pin_list>
<pin id="953" dir="0" index="0" bw="0" slack="0"/>
<pin id="954" dir="0" index="1" bw="32" slack="0"/>
<pin id="955" dir="0" index="2" bw="32" slack="0"/>
<pin id="956" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="StgValue_151/1 "/>
</bind>
</comp>

<comp id="960" class="1004" name="StgValue_153_write_fu_960">
<pin_list>
<pin id="961" dir="0" index="0" bw="0" slack="0"/>
<pin id="962" dir="0" index="1" bw="32" slack="0"/>
<pin id="963" dir="0" index="2" bw="32" slack="0"/>
<pin id="964" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="StgValue_153/1 "/>
</bind>
</comp>

<comp id="968" class="1004" name="StgValue_155_write_fu_968">
<pin_list>
<pin id="969" dir="0" index="0" bw="0" slack="0"/>
<pin id="970" dir="0" index="1" bw="32" slack="0"/>
<pin id="971" dir="0" index="2" bw="32" slack="0"/>
<pin id="972" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="StgValue_155/1 "/>
</bind>
</comp>

<comp id="976" class="1004" name="StgValue_157_write_fu_976">
<pin_list>
<pin id="977" dir="0" index="0" bw="0" slack="0"/>
<pin id="978" dir="0" index="1" bw="32" slack="0"/>
<pin id="979" dir="0" index="2" bw="32" slack="0"/>
<pin id="980" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="StgValue_157/1 "/>
</bind>
</comp>

<comp id="984" class="1004" name="StgValue_159_write_fu_984">
<pin_list>
<pin id="985" dir="0" index="0" bw="0" slack="0"/>
<pin id="986" dir="0" index="1" bw="32" slack="0"/>
<pin id="987" dir="0" index="2" bw="32" slack="0"/>
<pin id="988" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="StgValue_159/1 "/>
</bind>
</comp>

<comp id="992" class="1004" name="StgValue_161_write_fu_992">
<pin_list>
<pin id="993" dir="0" index="0" bw="0" slack="0"/>
<pin id="994" dir="0" index="1" bw="32" slack="0"/>
<pin id="995" dir="0" index="2" bw="32" slack="0"/>
<pin id="996" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="StgValue_161/1 "/>
</bind>
</comp>

<comp id="1000" class="1004" name="StgValue_163_write_fu_1000">
<pin_list>
<pin id="1001" dir="0" index="0" bw="0" slack="0"/>
<pin id="1002" dir="0" index="1" bw="32" slack="0"/>
<pin id="1003" dir="0" index="2" bw="32" slack="0"/>
<pin id="1004" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="StgValue_163/1 "/>
</bind>
</comp>

<comp id="1008" class="1004" name="StgValue_165_write_fu_1008">
<pin_list>
<pin id="1009" dir="0" index="0" bw="0" slack="0"/>
<pin id="1010" dir="0" index="1" bw="32" slack="0"/>
<pin id="1011" dir="0" index="2" bw="32" slack="0"/>
<pin id="1012" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="StgValue_165/1 "/>
</bind>
</comp>

<comp id="1016" class="1004" name="StgValue_167_write_fu_1016">
<pin_list>
<pin id="1017" dir="0" index="0" bw="0" slack="0"/>
<pin id="1018" dir="0" index="1" bw="32" slack="0"/>
<pin id="1019" dir="0" index="2" bw="32" slack="0"/>
<pin id="1020" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="StgValue_167/1 "/>
</bind>
</comp>

<comp id="1024" class="1004" name="StgValue_169_write_fu_1024">
<pin_list>
<pin id="1025" dir="0" index="0" bw="0" slack="0"/>
<pin id="1026" dir="0" index="1" bw="32" slack="0"/>
<pin id="1027" dir="0" index="2" bw="32" slack="0"/>
<pin id="1028" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="StgValue_169/1 "/>
</bind>
</comp>

<comp id="1032" class="1004" name="StgValue_171_write_fu_1032">
<pin_list>
<pin id="1033" dir="0" index="0" bw="0" slack="0"/>
<pin id="1034" dir="0" index="1" bw="32" slack="0"/>
<pin id="1035" dir="0" index="2" bw="32" slack="0"/>
<pin id="1036" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="StgValue_171/1 "/>
</bind>
</comp>

<comp id="1040" class="1004" name="StgValue_173_write_fu_1040">
<pin_list>
<pin id="1041" dir="0" index="0" bw="0" slack="0"/>
<pin id="1042" dir="0" index="1" bw="32" slack="0"/>
<pin id="1043" dir="0" index="2" bw="32" slack="0"/>
<pin id="1044" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="StgValue_173/1 "/>
</bind>
</comp>

<comp id="1048" class="1004" name="StgValue_175_write_fu_1048">
<pin_list>
<pin id="1049" dir="0" index="0" bw="0" slack="0"/>
<pin id="1050" dir="0" index="1" bw="32" slack="0"/>
<pin id="1051" dir="0" index="2" bw="32" slack="0"/>
<pin id="1052" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="StgValue_175/1 "/>
</bind>
</comp>

<comp id="1056" class="1004" name="StgValue_177_write_fu_1056">
<pin_list>
<pin id="1057" dir="0" index="0" bw="0" slack="0"/>
<pin id="1058" dir="0" index="1" bw="32" slack="0"/>
<pin id="1059" dir="0" index="2" bw="32" slack="0"/>
<pin id="1060" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="StgValue_177/1 "/>
</bind>
</comp>

<comp id="1064" class="1004" name="StgValue_179_write_fu_1064">
<pin_list>
<pin id="1065" dir="0" index="0" bw="0" slack="0"/>
<pin id="1066" dir="0" index="1" bw="32" slack="0"/>
<pin id="1067" dir="0" index="2" bw="32" slack="0"/>
<pin id="1068" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="StgValue_179/1 "/>
</bind>
</comp>

<comp id="1072" class="1004" name="StgValue_181_write_fu_1072">
<pin_list>
<pin id="1073" dir="0" index="0" bw="0" slack="0"/>
<pin id="1074" dir="0" index="1" bw="32" slack="0"/>
<pin id="1075" dir="0" index="2" bw="32" slack="0"/>
<pin id="1076" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="StgValue_181/1 "/>
</bind>
</comp>

<comp id="1080" class="1004" name="tmp_i_i_142_nbwritereq_fu_1080">
<pin_list>
<pin id="1081" dir="0" index="0" bw="1" slack="0"/>
<pin id="1082" dir="0" index="1" bw="1" slack="0"/>
<pin id="1083" dir="0" index="2" bw="1" slack="0"/>
<pin id="1084" dir="1" index="3" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="nbwritereq(1157) " fcode="nbwritereq"/>
<opset="tmp_i_i_142/2 "/>
</bind>
</comp>

<comp id="1088" class="1004" name="tmp_i_i_nbreadreq_fu_1088">
<pin_list>
<pin id="1089" dir="0" index="0" bw="1" slack="0"/>
<pin id="1090" dir="0" index="1" bw="1" slack="3"/>
<pin id="1091" dir="0" index="2" bw="1" slack="0"/>
<pin id="1092" dir="1" index="3" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="nbreadreq(1156) " fcode="nbreadreq"/>
<opset="tmp_i_i/4 "/>
</bind>
</comp>

<comp id="1095" class="1004" name="empty_n_i_0_0_i_i_nbread_fu_1095">
<pin_list>
<pin id="1096" dir="0" index="0" bw="2" slack="0"/>
<pin id="1097" dir="0" index="1" bw="1" slack="3"/>
<pin id="1098" dir="1" index="2" bw="2" slack="2147483647"/>
</pin_list>
<bind>
<opcode="nbread(1152) " fcode="nbread"/>
<opset="empty_n_i_0_0_i_i/4 "/>
</bind>
</comp>

<comp id="1100" class="1004" name="full_n_i_0_0_i_i_nbwrite_fu_1100">
<pin_list>
<pin id="1101" dir="0" index="0" bw="1" slack="0"/>
<pin id="1102" dir="0" index="1" bw="1" slack="0"/>
<pin id="1103" dir="0" index="2" bw="1" slack="0"/>
<pin id="1104" dir="1" index="3" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="nbwrite(1153) " fcode="nbwrite"/>
<opset="full_n_i_0_0_i_i/4 "/>
</bind>
</comp>

<comp id="1108" class="1004" name="grp_conv_3_fu_1108">
<pin_list>
<pin id="1109" dir="0" index="0" bw="0" slack="0"/>
<pin id="1110" dir="0" index="1" bw="16" slack="0"/>
<pin id="1111" dir="0" index="2" bw="31" slack="1"/>
<pin id="1112" dir="0" index="3" bw="16" slack="0"/>
<pin id="1113" dir="0" index="4" bw="31" slack="1"/>
<pin id="1114" dir="0" index="5" bw="16" slack="0"/>
<pin id="1115" dir="0" index="6" bw="31" slack="1"/>
<pin id="1116" dir="0" index="7" bw="16" slack="0"/>
<pin id="1117" dir="0" index="8" bw="31" slack="1"/>
<pin id="1118" dir="0" index="9" bw="1" slack="1"/>
<pin id="1119" dir="1" index="10" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="StgValue_201/2 "/>
</bind>
</comp>

<comp id="1125" class="1004" name="outputs_offset6_i_i_fu_1125">
<pin_list>
<pin id="1126" dir="0" index="0" bw="31" slack="0"/>
<pin id="1127" dir="0" index="1" bw="32" slack="0"/>
<pin id="1128" dir="0" index="2" bw="1" slack="0"/>
<pin id="1129" dir="0" index="3" bw="6" slack="0"/>
<pin id="1130" dir="1" index="4" bw="31" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="outputs_offset6_i_i/1 "/>
</bind>
</comp>

<comp id="1135" class="1004" name="betas_offset4_i_i_fu_1135">
<pin_list>
<pin id="1136" dir="0" index="0" bw="31" slack="0"/>
<pin id="1137" dir="0" index="1" bw="32" slack="0"/>
<pin id="1138" dir="0" index="2" bw="1" slack="0"/>
<pin id="1139" dir="0" index="3" bw="6" slack="0"/>
<pin id="1140" dir="1" index="4" bw="31" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="betas_offset4_i_i/1 "/>
</bind>
</comp>

<comp id="1145" class="1004" name="weights_offset2_i_i_fu_1145">
<pin_list>
<pin id="1146" dir="0" index="0" bw="31" slack="0"/>
<pin id="1147" dir="0" index="1" bw="32" slack="0"/>
<pin id="1148" dir="0" index="2" bw="1" slack="0"/>
<pin id="1149" dir="0" index="3" bw="6" slack="0"/>
<pin id="1150" dir="1" index="4" bw="31" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="weights_offset2_i_i/1 "/>
</bind>
</comp>

<comp id="1155" class="1004" name="inputs_offset1_i_i_fu_1155">
<pin_list>
<pin id="1156" dir="0" index="0" bw="31" slack="0"/>
<pin id="1157" dir="0" index="1" bw="32" slack="0"/>
<pin id="1158" dir="0" index="2" bw="1" slack="0"/>
<pin id="1159" dir="0" index="3" bw="6" slack="0"/>
<pin id="1160" dir="1" index="4" bw="31" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="inputs_offset1_i_i/1 "/>
</bind>
</comp>

<comp id="1165" class="1005" name="cntl_V_reg_1165">
<pin_list>
<pin id="1166" dir="0" index="0" bw="1" slack="0"/>
<pin id="1167" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="cntl_V "/>
</bind>
</comp>

<comp id="1172" class="1005" name="outputs_offset6_i_i_reg_1172">
<pin_list>
<pin id="1173" dir="0" index="0" bw="31" slack="1"/>
<pin id="1174" dir="1" index="1" bw="31" slack="1"/>
</pin_list>
<bind>
<opset="outputs_offset6_i_i "/>
</bind>
</comp>

<comp id="1177" class="1005" name="betas_offset4_i_i_reg_1177">
<pin_list>
<pin id="1178" dir="0" index="0" bw="31" slack="1"/>
<pin id="1179" dir="1" index="1" bw="31" slack="1"/>
</pin_list>
<bind>
<opset="betas_offset4_i_i "/>
</bind>
</comp>

<comp id="1182" class="1005" name="weights_offset2_i_i_reg_1182">
<pin_list>
<pin id="1183" dir="0" index="0" bw="31" slack="1"/>
<pin id="1184" dir="1" index="1" bw="31" slack="1"/>
</pin_list>
<bind>
<opset="weights_offset2_i_i "/>
</bind>
</comp>

<comp id="1187" class="1005" name="inputs_offset1_i_i_reg_1187">
<pin_list>
<pin id="1188" dir="0" index="0" bw="31" slack="1"/>
<pin id="1189" dir="1" index="1" bw="31" slack="1"/>
</pin_list>
<bind>
<opset="inputs_offset1_i_i "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="299"><net_src comp="236" pin="0"/><net_sink comp="296" pin=0"/></net>

<net id="304"><net_src comp="234" pin="0"/><net_sink comp="300" pin=0"/></net>

<net id="305"><net_src comp="124" pin="0"/><net_sink comp="300" pin=1"/></net>

<net id="310"><net_src comp="234" pin="0"/><net_sink comp="306" pin=0"/></net>

<net id="311"><net_src comp="122" pin="0"/><net_sink comp="306" pin=1"/></net>

<net id="316"><net_src comp="234" pin="0"/><net_sink comp="312" pin=0"/></net>

<net id="317"><net_src comp="120" pin="0"/><net_sink comp="312" pin=1"/></net>

<net id="322"><net_src comp="234" pin="0"/><net_sink comp="318" pin=0"/></net>

<net id="323"><net_src comp="118" pin="0"/><net_sink comp="318" pin=1"/></net>

<net id="328"><net_src comp="234" pin="0"/><net_sink comp="324" pin=0"/></net>

<net id="329"><net_src comp="116" pin="0"/><net_sink comp="324" pin=1"/></net>

<net id="334"><net_src comp="234" pin="0"/><net_sink comp="330" pin=0"/></net>

<net id="335"><net_src comp="114" pin="0"/><net_sink comp="330" pin=1"/></net>

<net id="340"><net_src comp="234" pin="0"/><net_sink comp="336" pin=0"/></net>

<net id="341"><net_src comp="112" pin="0"/><net_sink comp="336" pin=1"/></net>

<net id="346"><net_src comp="234" pin="0"/><net_sink comp="342" pin=0"/></net>

<net id="347"><net_src comp="110" pin="0"/><net_sink comp="342" pin=1"/></net>

<net id="352"><net_src comp="234" pin="0"/><net_sink comp="348" pin=0"/></net>

<net id="353"><net_src comp="108" pin="0"/><net_sink comp="348" pin=1"/></net>

<net id="358"><net_src comp="234" pin="0"/><net_sink comp="354" pin=0"/></net>

<net id="359"><net_src comp="106" pin="0"/><net_sink comp="354" pin=1"/></net>

<net id="364"><net_src comp="234" pin="0"/><net_sink comp="360" pin=0"/></net>

<net id="365"><net_src comp="104" pin="0"/><net_sink comp="360" pin=1"/></net>

<net id="370"><net_src comp="234" pin="0"/><net_sink comp="366" pin=0"/></net>

<net id="371"><net_src comp="102" pin="0"/><net_sink comp="366" pin=1"/></net>

<net id="376"><net_src comp="234" pin="0"/><net_sink comp="372" pin=0"/></net>

<net id="377"><net_src comp="100" pin="0"/><net_sink comp="372" pin=1"/></net>

<net id="382"><net_src comp="234" pin="0"/><net_sink comp="378" pin=0"/></net>

<net id="383"><net_src comp="98" pin="0"/><net_sink comp="378" pin=1"/></net>

<net id="388"><net_src comp="234" pin="0"/><net_sink comp="384" pin=0"/></net>

<net id="389"><net_src comp="96" pin="0"/><net_sink comp="384" pin=1"/></net>

<net id="394"><net_src comp="234" pin="0"/><net_sink comp="390" pin=0"/></net>

<net id="395"><net_src comp="94" pin="0"/><net_sink comp="390" pin=1"/></net>

<net id="400"><net_src comp="234" pin="0"/><net_sink comp="396" pin=0"/></net>

<net id="401"><net_src comp="92" pin="0"/><net_sink comp="396" pin=1"/></net>

<net id="406"><net_src comp="234" pin="0"/><net_sink comp="402" pin=0"/></net>

<net id="407"><net_src comp="90" pin="0"/><net_sink comp="402" pin=1"/></net>

<net id="412"><net_src comp="234" pin="0"/><net_sink comp="408" pin=0"/></net>

<net id="413"><net_src comp="88" pin="0"/><net_sink comp="408" pin=1"/></net>

<net id="418"><net_src comp="234" pin="0"/><net_sink comp="414" pin=0"/></net>

<net id="419"><net_src comp="86" pin="0"/><net_sink comp="414" pin=1"/></net>

<net id="424"><net_src comp="234" pin="0"/><net_sink comp="420" pin=0"/></net>

<net id="425"><net_src comp="84" pin="0"/><net_sink comp="420" pin=1"/></net>

<net id="430"><net_src comp="234" pin="0"/><net_sink comp="426" pin=0"/></net>

<net id="431"><net_src comp="82" pin="0"/><net_sink comp="426" pin=1"/></net>

<net id="436"><net_src comp="234" pin="0"/><net_sink comp="432" pin=0"/></net>

<net id="437"><net_src comp="80" pin="0"/><net_sink comp="432" pin=1"/></net>

<net id="442"><net_src comp="234" pin="0"/><net_sink comp="438" pin=0"/></net>

<net id="443"><net_src comp="78" pin="0"/><net_sink comp="438" pin=1"/></net>

<net id="448"><net_src comp="234" pin="0"/><net_sink comp="444" pin=0"/></net>

<net id="449"><net_src comp="76" pin="0"/><net_sink comp="444" pin=1"/></net>

<net id="454"><net_src comp="234" pin="0"/><net_sink comp="450" pin=0"/></net>

<net id="455"><net_src comp="74" pin="0"/><net_sink comp="450" pin=1"/></net>

<net id="460"><net_src comp="234" pin="0"/><net_sink comp="456" pin=0"/></net>

<net id="461"><net_src comp="72" pin="0"/><net_sink comp="456" pin=1"/></net>

<net id="466"><net_src comp="234" pin="0"/><net_sink comp="462" pin=0"/></net>

<net id="467"><net_src comp="70" pin="0"/><net_sink comp="462" pin=1"/></net>

<net id="472"><net_src comp="234" pin="0"/><net_sink comp="468" pin=0"/></net>

<net id="473"><net_src comp="68" pin="0"/><net_sink comp="468" pin=1"/></net>

<net id="478"><net_src comp="234" pin="0"/><net_sink comp="474" pin=0"/></net>

<net id="479"><net_src comp="66" pin="0"/><net_sink comp="474" pin=1"/></net>

<net id="484"><net_src comp="234" pin="0"/><net_sink comp="480" pin=0"/></net>

<net id="485"><net_src comp="64" pin="0"/><net_sink comp="480" pin=1"/></net>

<net id="490"><net_src comp="234" pin="0"/><net_sink comp="486" pin=0"/></net>

<net id="491"><net_src comp="62" pin="0"/><net_sink comp="486" pin=1"/></net>

<net id="496"><net_src comp="234" pin="0"/><net_sink comp="492" pin=0"/></net>

<net id="497"><net_src comp="60" pin="0"/><net_sink comp="492" pin=1"/></net>

<net id="502"><net_src comp="234" pin="0"/><net_sink comp="498" pin=0"/></net>

<net id="503"><net_src comp="58" pin="0"/><net_sink comp="498" pin=1"/></net>

<net id="508"><net_src comp="234" pin="0"/><net_sink comp="504" pin=0"/></net>

<net id="509"><net_src comp="56" pin="0"/><net_sink comp="504" pin=1"/></net>

<net id="514"><net_src comp="234" pin="0"/><net_sink comp="510" pin=0"/></net>

<net id="515"><net_src comp="54" pin="0"/><net_sink comp="510" pin=1"/></net>

<net id="520"><net_src comp="234" pin="0"/><net_sink comp="516" pin=0"/></net>

<net id="521"><net_src comp="52" pin="0"/><net_sink comp="516" pin=1"/></net>

<net id="526"><net_src comp="234" pin="0"/><net_sink comp="522" pin=0"/></net>

<net id="527"><net_src comp="50" pin="0"/><net_sink comp="522" pin=1"/></net>

<net id="532"><net_src comp="234" pin="0"/><net_sink comp="528" pin=0"/></net>

<net id="533"><net_src comp="48" pin="0"/><net_sink comp="528" pin=1"/></net>

<net id="538"><net_src comp="234" pin="0"/><net_sink comp="534" pin=0"/></net>

<net id="539"><net_src comp="46" pin="0"/><net_sink comp="534" pin=1"/></net>

<net id="544"><net_src comp="234" pin="0"/><net_sink comp="540" pin=0"/></net>

<net id="545"><net_src comp="44" pin="0"/><net_sink comp="540" pin=1"/></net>

<net id="550"><net_src comp="234" pin="0"/><net_sink comp="546" pin=0"/></net>

<net id="551"><net_src comp="42" pin="0"/><net_sink comp="546" pin=1"/></net>

<net id="556"><net_src comp="234" pin="0"/><net_sink comp="552" pin=0"/></net>

<net id="557"><net_src comp="40" pin="0"/><net_sink comp="552" pin=1"/></net>

<net id="562"><net_src comp="234" pin="0"/><net_sink comp="558" pin=0"/></net>

<net id="563"><net_src comp="38" pin="0"/><net_sink comp="558" pin=1"/></net>

<net id="568"><net_src comp="234" pin="0"/><net_sink comp="564" pin=0"/></net>

<net id="569"><net_src comp="36" pin="0"/><net_sink comp="564" pin=1"/></net>

<net id="574"><net_src comp="234" pin="0"/><net_sink comp="570" pin=0"/></net>

<net id="575"><net_src comp="34" pin="0"/><net_sink comp="570" pin=1"/></net>

<net id="580"><net_src comp="234" pin="0"/><net_sink comp="576" pin=0"/></net>

<net id="581"><net_src comp="32" pin="0"/><net_sink comp="576" pin=1"/></net>

<net id="586"><net_src comp="234" pin="0"/><net_sink comp="582" pin=0"/></net>

<net id="587"><net_src comp="30" pin="0"/><net_sink comp="582" pin=1"/></net>

<net id="592"><net_src comp="234" pin="0"/><net_sink comp="588" pin=0"/></net>

<net id="593"><net_src comp="28" pin="0"/><net_sink comp="588" pin=1"/></net>

<net id="598"><net_src comp="234" pin="0"/><net_sink comp="594" pin=0"/></net>

<net id="599"><net_src comp="26" pin="0"/><net_sink comp="594" pin=1"/></net>

<net id="604"><net_src comp="234" pin="0"/><net_sink comp="600" pin=0"/></net>

<net id="605"><net_src comp="24" pin="0"/><net_sink comp="600" pin=1"/></net>

<net id="610"><net_src comp="234" pin="0"/><net_sink comp="606" pin=0"/></net>

<net id="611"><net_src comp="22" pin="0"/><net_sink comp="606" pin=1"/></net>

<net id="616"><net_src comp="234" pin="0"/><net_sink comp="612" pin=0"/></net>

<net id="617"><net_src comp="20" pin="0"/><net_sink comp="612" pin=1"/></net>

<net id="622"><net_src comp="234" pin="0"/><net_sink comp="618" pin=0"/></net>

<net id="623"><net_src comp="18" pin="0"/><net_sink comp="618" pin=1"/></net>

<net id="628"><net_src comp="234" pin="0"/><net_sink comp="624" pin=0"/></net>

<net id="629"><net_src comp="14" pin="0"/><net_sink comp="624" pin=1"/></net>

<net id="634"><net_src comp="234" pin="0"/><net_sink comp="630" pin=0"/></net>

<net id="635"><net_src comp="10" pin="0"/><net_sink comp="630" pin=1"/></net>

<net id="640"><net_src comp="234" pin="0"/><net_sink comp="636" pin=0"/></net>

<net id="641"><net_src comp="6" pin="0"/><net_sink comp="636" pin=1"/></net>

<net id="646"><net_src comp="234" pin="0"/><net_sink comp="642" pin=0"/></net>

<net id="647"><net_src comp="2" pin="0"/><net_sink comp="642" pin=1"/></net>

<net id="653"><net_src comp="272" pin="0"/><net_sink comp="648" pin=0"/></net>

<net id="654"><net_src comp="126" pin="0"/><net_sink comp="648" pin=1"/></net>

<net id="655"><net_src comp="618" pin="2"/><net_sink comp="648" pin=2"/></net>

<net id="661"><net_src comp="272" pin="0"/><net_sink comp="656" pin=0"/></net>

<net id="662"><net_src comp="128" pin="0"/><net_sink comp="656" pin=1"/></net>

<net id="663"><net_src comp="612" pin="2"/><net_sink comp="656" pin=2"/></net>

<net id="669"><net_src comp="272" pin="0"/><net_sink comp="664" pin=0"/></net>

<net id="670"><net_src comp="130" pin="0"/><net_sink comp="664" pin=1"/></net>

<net id="671"><net_src comp="606" pin="2"/><net_sink comp="664" pin=2"/></net>

<net id="677"><net_src comp="272" pin="0"/><net_sink comp="672" pin=0"/></net>

<net id="678"><net_src comp="132" pin="0"/><net_sink comp="672" pin=1"/></net>

<net id="679"><net_src comp="600" pin="2"/><net_sink comp="672" pin=2"/></net>

<net id="685"><net_src comp="272" pin="0"/><net_sink comp="680" pin=0"/></net>

<net id="686"><net_src comp="134" pin="0"/><net_sink comp="680" pin=1"/></net>

<net id="687"><net_src comp="594" pin="2"/><net_sink comp="680" pin=2"/></net>

<net id="693"><net_src comp="272" pin="0"/><net_sink comp="688" pin=0"/></net>

<net id="694"><net_src comp="136" pin="0"/><net_sink comp="688" pin=1"/></net>

<net id="695"><net_src comp="588" pin="2"/><net_sink comp="688" pin=2"/></net>

<net id="701"><net_src comp="272" pin="0"/><net_sink comp="696" pin=0"/></net>

<net id="702"><net_src comp="138" pin="0"/><net_sink comp="696" pin=1"/></net>

<net id="703"><net_src comp="582" pin="2"/><net_sink comp="696" pin=2"/></net>

<net id="709"><net_src comp="272" pin="0"/><net_sink comp="704" pin=0"/></net>

<net id="710"><net_src comp="140" pin="0"/><net_sink comp="704" pin=1"/></net>

<net id="711"><net_src comp="576" pin="2"/><net_sink comp="704" pin=2"/></net>

<net id="717"><net_src comp="272" pin="0"/><net_sink comp="712" pin=0"/></net>

<net id="718"><net_src comp="142" pin="0"/><net_sink comp="712" pin=1"/></net>

<net id="719"><net_src comp="570" pin="2"/><net_sink comp="712" pin=2"/></net>

<net id="725"><net_src comp="272" pin="0"/><net_sink comp="720" pin=0"/></net>

<net id="726"><net_src comp="144" pin="0"/><net_sink comp="720" pin=1"/></net>

<net id="727"><net_src comp="564" pin="2"/><net_sink comp="720" pin=2"/></net>

<net id="733"><net_src comp="272" pin="0"/><net_sink comp="728" pin=0"/></net>

<net id="734"><net_src comp="146" pin="0"/><net_sink comp="728" pin=1"/></net>

<net id="735"><net_src comp="558" pin="2"/><net_sink comp="728" pin=2"/></net>

<net id="741"><net_src comp="272" pin="0"/><net_sink comp="736" pin=0"/></net>

<net id="742"><net_src comp="148" pin="0"/><net_sink comp="736" pin=1"/></net>

<net id="743"><net_src comp="552" pin="2"/><net_sink comp="736" pin=2"/></net>

<net id="749"><net_src comp="272" pin="0"/><net_sink comp="744" pin=0"/></net>

<net id="750"><net_src comp="150" pin="0"/><net_sink comp="744" pin=1"/></net>

<net id="751"><net_src comp="546" pin="2"/><net_sink comp="744" pin=2"/></net>

<net id="757"><net_src comp="272" pin="0"/><net_sink comp="752" pin=0"/></net>

<net id="758"><net_src comp="152" pin="0"/><net_sink comp="752" pin=1"/></net>

<net id="759"><net_src comp="540" pin="2"/><net_sink comp="752" pin=2"/></net>

<net id="765"><net_src comp="272" pin="0"/><net_sink comp="760" pin=0"/></net>

<net id="766"><net_src comp="154" pin="0"/><net_sink comp="760" pin=1"/></net>

<net id="767"><net_src comp="534" pin="2"/><net_sink comp="760" pin=2"/></net>

<net id="773"><net_src comp="272" pin="0"/><net_sink comp="768" pin=0"/></net>

<net id="774"><net_src comp="156" pin="0"/><net_sink comp="768" pin=1"/></net>

<net id="775"><net_src comp="528" pin="2"/><net_sink comp="768" pin=2"/></net>

<net id="781"><net_src comp="272" pin="0"/><net_sink comp="776" pin=0"/></net>

<net id="782"><net_src comp="158" pin="0"/><net_sink comp="776" pin=1"/></net>

<net id="783"><net_src comp="522" pin="2"/><net_sink comp="776" pin=2"/></net>

<net id="789"><net_src comp="272" pin="0"/><net_sink comp="784" pin=0"/></net>

<net id="790"><net_src comp="160" pin="0"/><net_sink comp="784" pin=1"/></net>

<net id="791"><net_src comp="516" pin="2"/><net_sink comp="784" pin=2"/></net>

<net id="797"><net_src comp="272" pin="0"/><net_sink comp="792" pin=0"/></net>

<net id="798"><net_src comp="162" pin="0"/><net_sink comp="792" pin=1"/></net>

<net id="799"><net_src comp="510" pin="2"/><net_sink comp="792" pin=2"/></net>

<net id="805"><net_src comp="272" pin="0"/><net_sink comp="800" pin=0"/></net>

<net id="806"><net_src comp="164" pin="0"/><net_sink comp="800" pin=1"/></net>

<net id="807"><net_src comp="504" pin="2"/><net_sink comp="800" pin=2"/></net>

<net id="813"><net_src comp="272" pin="0"/><net_sink comp="808" pin=0"/></net>

<net id="814"><net_src comp="166" pin="0"/><net_sink comp="808" pin=1"/></net>

<net id="815"><net_src comp="498" pin="2"/><net_sink comp="808" pin=2"/></net>

<net id="821"><net_src comp="272" pin="0"/><net_sink comp="816" pin=0"/></net>

<net id="822"><net_src comp="168" pin="0"/><net_sink comp="816" pin=1"/></net>

<net id="823"><net_src comp="492" pin="2"/><net_sink comp="816" pin=2"/></net>

<net id="829"><net_src comp="272" pin="0"/><net_sink comp="824" pin=0"/></net>

<net id="830"><net_src comp="170" pin="0"/><net_sink comp="824" pin=1"/></net>

<net id="831"><net_src comp="486" pin="2"/><net_sink comp="824" pin=2"/></net>

<net id="837"><net_src comp="272" pin="0"/><net_sink comp="832" pin=0"/></net>

<net id="838"><net_src comp="172" pin="0"/><net_sink comp="832" pin=1"/></net>

<net id="839"><net_src comp="480" pin="2"/><net_sink comp="832" pin=2"/></net>

<net id="845"><net_src comp="272" pin="0"/><net_sink comp="840" pin=0"/></net>

<net id="846"><net_src comp="174" pin="0"/><net_sink comp="840" pin=1"/></net>

<net id="847"><net_src comp="474" pin="2"/><net_sink comp="840" pin=2"/></net>

<net id="853"><net_src comp="272" pin="0"/><net_sink comp="848" pin=0"/></net>

<net id="854"><net_src comp="176" pin="0"/><net_sink comp="848" pin=1"/></net>

<net id="855"><net_src comp="468" pin="2"/><net_sink comp="848" pin=2"/></net>

<net id="861"><net_src comp="272" pin="0"/><net_sink comp="856" pin=0"/></net>

<net id="862"><net_src comp="178" pin="0"/><net_sink comp="856" pin=1"/></net>

<net id="863"><net_src comp="462" pin="2"/><net_sink comp="856" pin=2"/></net>

<net id="869"><net_src comp="272" pin="0"/><net_sink comp="864" pin=0"/></net>

<net id="870"><net_src comp="180" pin="0"/><net_sink comp="864" pin=1"/></net>

<net id="871"><net_src comp="456" pin="2"/><net_sink comp="864" pin=2"/></net>

<net id="877"><net_src comp="272" pin="0"/><net_sink comp="872" pin=0"/></net>

<net id="878"><net_src comp="182" pin="0"/><net_sink comp="872" pin=1"/></net>

<net id="879"><net_src comp="450" pin="2"/><net_sink comp="872" pin=2"/></net>

<net id="885"><net_src comp="272" pin="0"/><net_sink comp="880" pin=0"/></net>

<net id="886"><net_src comp="184" pin="0"/><net_sink comp="880" pin=1"/></net>

<net id="887"><net_src comp="444" pin="2"/><net_sink comp="880" pin=2"/></net>

<net id="893"><net_src comp="272" pin="0"/><net_sink comp="888" pin=0"/></net>

<net id="894"><net_src comp="186" pin="0"/><net_sink comp="888" pin=1"/></net>

<net id="895"><net_src comp="438" pin="2"/><net_sink comp="888" pin=2"/></net>

<net id="901"><net_src comp="272" pin="0"/><net_sink comp="896" pin=0"/></net>

<net id="902"><net_src comp="188" pin="0"/><net_sink comp="896" pin=1"/></net>

<net id="903"><net_src comp="432" pin="2"/><net_sink comp="896" pin=2"/></net>

<net id="909"><net_src comp="272" pin="0"/><net_sink comp="904" pin=0"/></net>

<net id="910"><net_src comp="190" pin="0"/><net_sink comp="904" pin=1"/></net>

<net id="911"><net_src comp="426" pin="2"/><net_sink comp="904" pin=2"/></net>

<net id="917"><net_src comp="272" pin="0"/><net_sink comp="912" pin=0"/></net>

<net id="918"><net_src comp="192" pin="0"/><net_sink comp="912" pin=1"/></net>

<net id="919"><net_src comp="420" pin="2"/><net_sink comp="912" pin=2"/></net>

<net id="925"><net_src comp="272" pin="0"/><net_sink comp="920" pin=0"/></net>

<net id="926"><net_src comp="194" pin="0"/><net_sink comp="920" pin=1"/></net>

<net id="927"><net_src comp="414" pin="2"/><net_sink comp="920" pin=2"/></net>

<net id="933"><net_src comp="272" pin="0"/><net_sink comp="928" pin=0"/></net>

<net id="934"><net_src comp="196" pin="0"/><net_sink comp="928" pin=1"/></net>

<net id="935"><net_src comp="408" pin="2"/><net_sink comp="928" pin=2"/></net>

<net id="941"><net_src comp="272" pin="0"/><net_sink comp="936" pin=0"/></net>

<net id="942"><net_src comp="198" pin="0"/><net_sink comp="936" pin=1"/></net>

<net id="943"><net_src comp="402" pin="2"/><net_sink comp="936" pin=2"/></net>

<net id="949"><net_src comp="272" pin="0"/><net_sink comp="944" pin=0"/></net>

<net id="950"><net_src comp="200" pin="0"/><net_sink comp="944" pin=1"/></net>

<net id="951"><net_src comp="396" pin="2"/><net_sink comp="944" pin=2"/></net>

<net id="957"><net_src comp="272" pin="0"/><net_sink comp="952" pin=0"/></net>

<net id="958"><net_src comp="202" pin="0"/><net_sink comp="952" pin=1"/></net>

<net id="959"><net_src comp="390" pin="2"/><net_sink comp="952" pin=2"/></net>

<net id="965"><net_src comp="272" pin="0"/><net_sink comp="960" pin=0"/></net>

<net id="966"><net_src comp="204" pin="0"/><net_sink comp="960" pin=1"/></net>

<net id="967"><net_src comp="384" pin="2"/><net_sink comp="960" pin=2"/></net>

<net id="973"><net_src comp="272" pin="0"/><net_sink comp="968" pin=0"/></net>

<net id="974"><net_src comp="206" pin="0"/><net_sink comp="968" pin=1"/></net>

<net id="975"><net_src comp="378" pin="2"/><net_sink comp="968" pin=2"/></net>

<net id="981"><net_src comp="272" pin="0"/><net_sink comp="976" pin=0"/></net>

<net id="982"><net_src comp="208" pin="0"/><net_sink comp="976" pin=1"/></net>

<net id="983"><net_src comp="372" pin="2"/><net_sink comp="976" pin=2"/></net>

<net id="989"><net_src comp="272" pin="0"/><net_sink comp="984" pin=0"/></net>

<net id="990"><net_src comp="210" pin="0"/><net_sink comp="984" pin=1"/></net>

<net id="991"><net_src comp="366" pin="2"/><net_sink comp="984" pin=2"/></net>

<net id="997"><net_src comp="272" pin="0"/><net_sink comp="992" pin=0"/></net>

<net id="998"><net_src comp="212" pin="0"/><net_sink comp="992" pin=1"/></net>

<net id="999"><net_src comp="360" pin="2"/><net_sink comp="992" pin=2"/></net>

<net id="1005"><net_src comp="272" pin="0"/><net_sink comp="1000" pin=0"/></net>

<net id="1006"><net_src comp="214" pin="0"/><net_sink comp="1000" pin=1"/></net>

<net id="1007"><net_src comp="354" pin="2"/><net_sink comp="1000" pin=2"/></net>

<net id="1013"><net_src comp="272" pin="0"/><net_sink comp="1008" pin=0"/></net>

<net id="1014"><net_src comp="216" pin="0"/><net_sink comp="1008" pin=1"/></net>

<net id="1015"><net_src comp="348" pin="2"/><net_sink comp="1008" pin=2"/></net>

<net id="1021"><net_src comp="272" pin="0"/><net_sink comp="1016" pin=0"/></net>

<net id="1022"><net_src comp="218" pin="0"/><net_sink comp="1016" pin=1"/></net>

<net id="1023"><net_src comp="342" pin="2"/><net_sink comp="1016" pin=2"/></net>

<net id="1029"><net_src comp="272" pin="0"/><net_sink comp="1024" pin=0"/></net>

<net id="1030"><net_src comp="220" pin="0"/><net_sink comp="1024" pin=1"/></net>

<net id="1031"><net_src comp="336" pin="2"/><net_sink comp="1024" pin=2"/></net>

<net id="1037"><net_src comp="272" pin="0"/><net_sink comp="1032" pin=0"/></net>

<net id="1038"><net_src comp="222" pin="0"/><net_sink comp="1032" pin=1"/></net>

<net id="1039"><net_src comp="330" pin="2"/><net_sink comp="1032" pin=2"/></net>

<net id="1045"><net_src comp="272" pin="0"/><net_sink comp="1040" pin=0"/></net>

<net id="1046"><net_src comp="224" pin="0"/><net_sink comp="1040" pin=1"/></net>

<net id="1047"><net_src comp="324" pin="2"/><net_sink comp="1040" pin=2"/></net>

<net id="1053"><net_src comp="272" pin="0"/><net_sink comp="1048" pin=0"/></net>

<net id="1054"><net_src comp="226" pin="0"/><net_sink comp="1048" pin=1"/></net>

<net id="1055"><net_src comp="318" pin="2"/><net_sink comp="1048" pin=2"/></net>

<net id="1061"><net_src comp="272" pin="0"/><net_sink comp="1056" pin=0"/></net>

<net id="1062"><net_src comp="228" pin="0"/><net_sink comp="1056" pin=1"/></net>

<net id="1063"><net_src comp="312" pin="2"/><net_sink comp="1056" pin=2"/></net>

<net id="1069"><net_src comp="272" pin="0"/><net_sink comp="1064" pin=0"/></net>

<net id="1070"><net_src comp="230" pin="0"/><net_sink comp="1064" pin=1"/></net>

<net id="1071"><net_src comp="306" pin="2"/><net_sink comp="1064" pin=2"/></net>

<net id="1077"><net_src comp="272" pin="0"/><net_sink comp="1072" pin=0"/></net>

<net id="1078"><net_src comp="232" pin="0"/><net_sink comp="1072" pin=1"/></net>

<net id="1079"><net_src comp="300" pin="2"/><net_sink comp="1072" pin=2"/></net>

<net id="1085"><net_src comp="284" pin="0"/><net_sink comp="1080" pin=0"/></net>

<net id="1086"><net_src comp="16" pin="0"/><net_sink comp="1080" pin=1"/></net>

<net id="1087"><net_src comp="276" pin="0"/><net_sink comp="1080" pin=2"/></net>

<net id="1093"><net_src comp="288" pin="0"/><net_sink comp="1088" pin=0"/></net>

<net id="1094"><net_src comp="276" pin="0"/><net_sink comp="1088" pin=2"/></net>

<net id="1099"><net_src comp="290" pin="0"/><net_sink comp="1095" pin=0"/></net>

<net id="1105"><net_src comp="292" pin="0"/><net_sink comp="1100" pin=0"/></net>

<net id="1106"><net_src comp="16" pin="0"/><net_sink comp="1100" pin=1"/></net>

<net id="1107"><net_src comp="294" pin="0"/><net_sink comp="1100" pin=2"/></net>

<net id="1120"><net_src comp="286" pin="0"/><net_sink comp="1108" pin=0"/></net>

<net id="1121"><net_src comp="0" pin="0"/><net_sink comp="1108" pin=1"/></net>

<net id="1122"><net_src comp="4" pin="0"/><net_sink comp="1108" pin=3"/></net>

<net id="1123"><net_src comp="8" pin="0"/><net_sink comp="1108" pin=5"/></net>

<net id="1124"><net_src comp="12" pin="0"/><net_sink comp="1108" pin=7"/></net>

<net id="1131"><net_src comp="274" pin="0"/><net_sink comp="1125" pin=0"/></net>

<net id="1132"><net_src comp="624" pin="2"/><net_sink comp="1125" pin=1"/></net>

<net id="1133"><net_src comp="276" pin="0"/><net_sink comp="1125" pin=2"/></net>

<net id="1134"><net_src comp="278" pin="0"/><net_sink comp="1125" pin=3"/></net>

<net id="1141"><net_src comp="274" pin="0"/><net_sink comp="1135" pin=0"/></net>

<net id="1142"><net_src comp="630" pin="2"/><net_sink comp="1135" pin=1"/></net>

<net id="1143"><net_src comp="276" pin="0"/><net_sink comp="1135" pin=2"/></net>

<net id="1144"><net_src comp="278" pin="0"/><net_sink comp="1135" pin=3"/></net>

<net id="1151"><net_src comp="274" pin="0"/><net_sink comp="1145" pin=0"/></net>

<net id="1152"><net_src comp="636" pin="2"/><net_sink comp="1145" pin=1"/></net>

<net id="1153"><net_src comp="276" pin="0"/><net_sink comp="1145" pin=2"/></net>

<net id="1154"><net_src comp="278" pin="0"/><net_sink comp="1145" pin=3"/></net>

<net id="1161"><net_src comp="274" pin="0"/><net_sink comp="1155" pin=0"/></net>

<net id="1162"><net_src comp="642" pin="2"/><net_sink comp="1155" pin=1"/></net>

<net id="1163"><net_src comp="276" pin="0"/><net_sink comp="1155" pin=2"/></net>

<net id="1164"><net_src comp="278" pin="0"/><net_sink comp="1155" pin=3"/></net>

<net id="1168"><net_src comp="296" pin="1"/><net_sink comp="1165" pin=0"/></net>

<net id="1169"><net_src comp="1165" pin="1"/><net_sink comp="1108" pin=9"/></net>

<net id="1170"><net_src comp="1165" pin="1"/><net_sink comp="1088" pin=1"/></net>

<net id="1171"><net_src comp="1165" pin="1"/><net_sink comp="1095" pin=1"/></net>

<net id="1175"><net_src comp="1125" pin="4"/><net_sink comp="1172" pin=0"/></net>

<net id="1176"><net_src comp="1172" pin="1"/><net_sink comp="1108" pin=8"/></net>

<net id="1180"><net_src comp="1135" pin="4"/><net_sink comp="1177" pin=0"/></net>

<net id="1181"><net_src comp="1177" pin="1"/><net_sink comp="1108" pin=6"/></net>

<net id="1185"><net_src comp="1145" pin="4"/><net_sink comp="1182" pin=0"/></net>

<net id="1186"><net_src comp="1182" pin="1"/><net_sink comp="1108" pin=4"/></net>

<net id="1190"><net_src comp="1155" pin="4"/><net_sink comp="1187" pin=0"/></net>

<net id="1191"><net_src comp="1187" pin="1"/><net_sink comp="1108" pin=2"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: inputs | {}
	Port: weights | {}
	Port: betas | {}
	Port: outputs | {2 3 }
	Port: nxt_ready_V | {2 4 }
	Port: inputs2_out | {1 }
	Port: weights2_out | {1 }
	Port: betas2_out | {1 }
	Port: outputs2_out | {1 }
	Port: inputs3_out | {1 }
	Port: weights3_out | {1 }
	Port: betas3_out | {1 }
	Port: outputs3_out | {1 }
	Port: inputs4_out | {1 }
	Port: weights4_out | {1 }
	Port: betas4_out | {1 }
	Port: outputs4_out | {1 }
	Port: inputs5_out | {1 }
	Port: weights5_out | {1 }
	Port: betas5_out | {1 }
	Port: outputs5_out | {1 }
	Port: inputs6_out | {1 }
	Port: weights6_out | {1 }
	Port: betas6_out | {1 }
	Port: outputs6_out | {1 }
	Port: inputs7_out | {1 }
	Port: weights7_out | {1 }
	Port: betas7_out | {1 }
	Port: outputs7_out | {1 }
	Port: inputs8_out | {1 }
	Port: weights8_out | {1 }
	Port: betas8_out | {1 }
	Port: outputs8_out | {1 }
	Port: inputs9_out | {1 }
	Port: weights9_out | {1 }
	Port: betas9_out | {1 }
	Port: outputs9_out | {1 }
	Port: inputs10_out | {1 }
	Port: weights10_out | {1 }
	Port: betas10_out | {1 }
	Port: outputs10_out | {1 }
	Port: inputs11_out | {1 }
	Port: weights11_out | {1 }
	Port: betas11_out | {1 }
	Port: outputs11_out | {1 }
	Port: inputs12_out | {1 }
	Port: weights12_out | {1 }
	Port: betas12_out | {1 }
	Port: outputs12_out | {1 }
	Port: inputs13_out | {1 }
	Port: weights13_out | {1 }
	Port: betas13_out | {1 }
	Port: outputs13_out | {1 }
	Port: inputs14_out | {1 }
	Port: outputs14_out | {1 }
	Port: inputs15_out | {1 }
	Port: weights15_out | {1 }
	Port: betas15_out | {1 }
	Port: outputs15_out | {1 }
 - Input state : 
	Port: first_layer173 : inputs | {2 3 }
	Port: first_layer173 : inputs_offset | {1 }
	Port: first_layer173 : weights | {2 3 }
	Port: first_layer173 : weights_offset | {1 }
	Port: first_layer173 : betas | {2 3 }
	Port: first_layer173 : betas_offset | {1 }
	Port: first_layer173 : outputs | {}
	Port: first_layer173 : outputs_offset | {1 }
	Port: first_layer173 : inputs2 | {1 }
	Port: first_layer173 : weights2 | {1 }
	Port: first_layer173 : betas2 | {1 }
	Port: first_layer173 : outputs2 | {1 }
	Port: first_layer173 : inputs3 | {1 }
	Port: first_layer173 : weights3 | {1 }
	Port: first_layer173 : betas3 | {1 }
	Port: first_layer173 : outputs3 | {1 }
	Port: first_layer173 : inputs4 | {1 }
	Port: first_layer173 : weights4 | {1 }
	Port: first_layer173 : betas4 | {1 }
	Port: first_layer173 : outputs4 | {1 }
	Port: first_layer173 : inputs5 | {1 }
	Port: first_layer173 : weights5 | {1 }
	Port: first_layer173 : betas5 | {1 }
	Port: first_layer173 : outputs5 | {1 }
	Port: first_layer173 : inputs6 | {1 }
	Port: first_layer173 : weights6 | {1 }
	Port: first_layer173 : betas6 | {1 }
	Port: first_layer173 : outputs6 | {1 }
	Port: first_layer173 : inputs7 | {1 }
	Port: first_layer173 : weights7 | {1 }
	Port: first_layer173 : betas7 | {1 }
	Port: first_layer173 : outputs7 | {1 }
	Port: first_layer173 : inputs8 | {1 }
	Port: first_layer173 : weights8 | {1 }
	Port: first_layer173 : betas8 | {1 }
	Port: first_layer173 : outputs8 | {1 }
	Port: first_layer173 : inputs9 | {1 }
	Port: first_layer173 : weights9 | {1 }
	Port: first_layer173 : betas9 | {1 }
	Port: first_layer173 : outputs9 | {1 }
	Port: first_layer173 : inputs10 | {1 }
	Port: first_layer173 : weights10 | {1 }
	Port: first_layer173 : betas10 | {1 }
	Port: first_layer173 : outputs10 | {1 }
	Port: first_layer173 : inputs11 | {1 }
	Port: first_layer173 : weights11 | {1 }
	Port: first_layer173 : betas11 | {1 }
	Port: first_layer173 : outputs11 | {1 }
	Port: first_layer173 : inputs12 | {1 }
	Port: first_layer173 : weights12 | {1 }
	Port: first_layer173 : betas12 | {1 }
	Port: first_layer173 : outputs12 | {1 }
	Port: first_layer173 : inputs13 | {1 }
	Port: first_layer173 : weights13 | {1 }
	Port: first_layer173 : betas13 | {1 }
	Port: first_layer173 : outputs13 | {1 }
	Port: first_layer173 : inputs14 | {1 }
	Port: first_layer173 : outputs14 | {1 }
	Port: first_layer173 : inputs15 | {1 }
	Port: first_layer173 : weights15 | {1 }
	Port: first_layer173 : betas15 | {1 }
	Port: first_layer173 : outputs15 | {1 }
  - Chain level:
	State 1
		empty : 1
		StgValue_197 : 1
	State 2
	State 3
	State 4


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|----------------------------------|---------|---------|---------|---------|---------|
| Operation|          Functional Unit         |   BRAM  |  DSP48E |  Delay  |    FF   |   LUT   |
|----------|----------------------------------|---------|---------|---------|---------|---------|
|   call   |        grp_conv_3_fu_1108        |    16   |   576   | 403.459 |  53866  |  33832  |
|----------|----------------------------------|---------|---------|---------|---------|---------|
|          |    outputs15_read_read_fu_300    |    0    |    0    |    0    |    0    |    0    |
|          |     betas15_read_read_fu_306     |    0    |    0    |    0    |    0    |    0    |
|          |    weights15_read_read_fu_312    |    0    |    0    |    0    |    0    |    0    |
|          |     inputs15_read_read_fu_318    |    0    |    0    |    0    |    0    |    0    |
|          |    outputs14_read_read_fu_324    |    0    |    0    |    0    |    0    |    0    |
|          |     inputs14_read_read_fu_330    |    0    |    0    |    0    |    0    |    0    |
|          |    outputs13_read_read_fu_336    |    0    |    0    |    0    |    0    |    0    |
|          |     betas13_read_read_fu_342     |    0    |    0    |    0    |    0    |    0    |
|          |    weights13_read_read_fu_348    |    0    |    0    |    0    |    0    |    0    |
|          |     inputs13_read_read_fu_354    |    0    |    0    |    0    |    0    |    0    |
|          |    outputs12_read_read_fu_360    |    0    |    0    |    0    |    0    |    0    |
|          |     betas12_read_read_fu_366     |    0    |    0    |    0    |    0    |    0    |
|          |    weights12_read_read_fu_372    |    0    |    0    |    0    |    0    |    0    |
|          |     inputs12_read_read_fu_378    |    0    |    0    |    0    |    0    |    0    |
|          |    outputs11_read_read_fu_384    |    0    |    0    |    0    |    0    |    0    |
|          |     betas11_read_read_fu_390     |    0    |    0    |    0    |    0    |    0    |
|          |    weights11_read_read_fu_396    |    0    |    0    |    0    |    0    |    0    |
|          |     inputs11_read_read_fu_402    |    0    |    0    |    0    |    0    |    0    |
|          |    outputs10_read_read_fu_408    |    0    |    0    |    0    |    0    |    0    |
|          |     betas10_read_read_fu_414     |    0    |    0    |    0    |    0    |    0    |
|          |    weights10_read_read_fu_420    |    0    |    0    |    0    |    0    |    0    |
|          |     inputs10_read_read_fu_426    |    0    |    0    |    0    |    0    |    0    |
|          |     outputs9_read_read_fu_432    |    0    |    0    |    0    |    0    |    0    |
|          |      betas9_read_read_fu_438     |    0    |    0    |    0    |    0    |    0    |
|          |     weights9_read_read_fu_444    |    0    |    0    |    0    |    0    |    0    |
|          |     inputs9_read_read_fu_450     |    0    |    0    |    0    |    0    |    0    |
|          |     outputs8_read_read_fu_456    |    0    |    0    |    0    |    0    |    0    |
|          |      betas8_read_read_fu_462     |    0    |    0    |    0    |    0    |    0    |
|   read   |     weights8_read_read_fu_468    |    0    |    0    |    0    |    0    |    0    |
|          |     inputs8_read_read_fu_474     |    0    |    0    |    0    |    0    |    0    |
|          |     outputs7_read_read_fu_480    |    0    |    0    |    0    |    0    |    0    |
|          |      betas7_read_read_fu_486     |    0    |    0    |    0    |    0    |    0    |
|          |     weights7_read_read_fu_492    |    0    |    0    |    0    |    0    |    0    |
|          |     inputs7_read_read_fu_498     |    0    |    0    |    0    |    0    |    0    |
|          |     outputs6_read_read_fu_504    |    0    |    0    |    0    |    0    |    0    |
|          |      betas6_read_read_fu_510     |    0    |    0    |    0    |    0    |    0    |
|          |     weights6_read_read_fu_516    |    0    |    0    |    0    |    0    |    0    |
|          |     inputs6_read_read_fu_522     |    0    |    0    |    0    |    0    |    0    |
|          |     outputs5_read_read_fu_528    |    0    |    0    |    0    |    0    |    0    |
|          |      betas5_read_read_fu_534     |    0    |    0    |    0    |    0    |    0    |
|          |     weights5_read_read_fu_540    |    0    |    0    |    0    |    0    |    0    |
|          |     inputs5_read_read_fu_546     |    0    |    0    |    0    |    0    |    0    |
|          |     outputs4_read_read_fu_552    |    0    |    0    |    0    |    0    |    0    |
|          |      betas4_read_read_fu_558     |    0    |    0    |    0    |    0    |    0    |
|          |     weights4_read_read_fu_564    |    0    |    0    |    0    |    0    |    0    |
|          |     inputs4_read_read_fu_570     |    0    |    0    |    0    |    0    |    0    |
|          |     outputs3_read_read_fu_576    |    0    |    0    |    0    |    0    |    0    |
|          |      betas3_read_read_fu_582     |    0    |    0    |    0    |    0    |    0    |
|          |     weights3_read_read_fu_588    |    0    |    0    |    0    |    0    |    0    |
|          |     inputs3_read_read_fu_594     |    0    |    0    |    0    |    0    |    0    |
|          |     outputs2_read_read_fu_600    |    0    |    0    |    0    |    0    |    0    |
|          |      betas2_read_read_fu_606     |    0    |    0    |    0    |    0    |    0    |
|          |     weights2_read_read_fu_612    |    0    |    0    |    0    |    0    |    0    |
|          |     inputs2_read_read_fu_618     |    0    |    0    |    0    |    0    |    0    |
|          |  outputs_offset_read_read_fu_624 |    0    |    0    |    0    |    0    |    0    |
|          |   betas_offset_read_read_fu_630  |    0    |    0    |    0    |    0    |    0    |
|          |  weights_offset_read_read_fu_636 |    0    |    0    |    0    |    0    |    0    |
|          |  inputs_offset_read_read_fu_642  |    0    |    0    |    0    |    0    |    0    |
|----------|----------------------------------|---------|---------|---------|---------|---------|
|          |     StgValue_75_write_fu_648     |    0    |    0    |    0    |    0    |    0    |
|          |     StgValue_77_write_fu_656     |    0    |    0    |    0    |    0    |    0    |
|          |     StgValue_79_write_fu_664     |    0    |    0    |    0    |    0    |    0    |
|          |     StgValue_81_write_fu_672     |    0    |    0    |    0    |    0    |    0    |
|          |     StgValue_83_write_fu_680     |    0    |    0    |    0    |    0    |    0    |
|          |     StgValue_85_write_fu_688     |    0    |    0    |    0    |    0    |    0    |
|          |     StgValue_87_write_fu_696     |    0    |    0    |    0    |    0    |    0    |
|          |     StgValue_89_write_fu_704     |    0    |    0    |    0    |    0    |    0    |
|          |     StgValue_91_write_fu_712     |    0    |    0    |    0    |    0    |    0    |
|          |     StgValue_93_write_fu_720     |    0    |    0    |    0    |    0    |    0    |
|          |     StgValue_95_write_fu_728     |    0    |    0    |    0    |    0    |    0    |
|          |     StgValue_97_write_fu_736     |    0    |    0    |    0    |    0    |    0    |
|          |     StgValue_99_write_fu_744     |    0    |    0    |    0    |    0    |    0    |
|          |     StgValue_101_write_fu_752    |    0    |    0    |    0    |    0    |    0    |
|          |     StgValue_103_write_fu_760    |    0    |    0    |    0    |    0    |    0    |
|          |     StgValue_105_write_fu_768    |    0    |    0    |    0    |    0    |    0    |
|          |     StgValue_107_write_fu_776    |    0    |    0    |    0    |    0    |    0    |
|          |     StgValue_109_write_fu_784    |    0    |    0    |    0    |    0    |    0    |
|          |     StgValue_111_write_fu_792    |    0    |    0    |    0    |    0    |    0    |
|          |     StgValue_113_write_fu_800    |    0    |    0    |    0    |    0    |    0    |
|          |     StgValue_115_write_fu_808    |    0    |    0    |    0    |    0    |    0    |
|          |     StgValue_117_write_fu_816    |    0    |    0    |    0    |    0    |    0    |
|          |     StgValue_119_write_fu_824    |    0    |    0    |    0    |    0    |    0    |
|          |     StgValue_121_write_fu_832    |    0    |    0    |    0    |    0    |    0    |
|          |     StgValue_123_write_fu_840    |    0    |    0    |    0    |    0    |    0    |
|          |     StgValue_125_write_fu_848    |    0    |    0    |    0    |    0    |    0    |
|   write  |     StgValue_127_write_fu_856    |    0    |    0    |    0    |    0    |    0    |
|          |     StgValue_129_write_fu_864    |    0    |    0    |    0    |    0    |    0    |
|          |     StgValue_131_write_fu_872    |    0    |    0    |    0    |    0    |    0    |
|          |     StgValue_133_write_fu_880    |    0    |    0    |    0    |    0    |    0    |
|          |     StgValue_135_write_fu_888    |    0    |    0    |    0    |    0    |    0    |
|          |     StgValue_137_write_fu_896    |    0    |    0    |    0    |    0    |    0    |
|          |     StgValue_139_write_fu_904    |    0    |    0    |    0    |    0    |    0    |
|          |     StgValue_141_write_fu_912    |    0    |    0    |    0    |    0    |    0    |
|          |     StgValue_143_write_fu_920    |    0    |    0    |    0    |    0    |    0    |
|          |     StgValue_145_write_fu_928    |    0    |    0    |    0    |    0    |    0    |
|          |     StgValue_147_write_fu_936    |    0    |    0    |    0    |    0    |    0    |
|          |     StgValue_149_write_fu_944    |    0    |    0    |    0    |    0    |    0    |
|          |     StgValue_151_write_fu_952    |    0    |    0    |    0    |    0    |    0    |
|          |     StgValue_153_write_fu_960    |    0    |    0    |    0    |    0    |    0    |
|          |     StgValue_155_write_fu_968    |    0    |    0    |    0    |    0    |    0    |
|          |     StgValue_157_write_fu_976    |    0    |    0    |    0    |    0    |    0    |
|          |     StgValue_159_write_fu_984    |    0    |    0    |    0    |    0    |    0    |
|          |     StgValue_161_write_fu_992    |    0    |    0    |    0    |    0    |    0    |
|          |    StgValue_163_write_fu_1000    |    0    |    0    |    0    |    0    |    0    |
|          |    StgValue_165_write_fu_1008    |    0    |    0    |    0    |    0    |    0    |
|          |    StgValue_167_write_fu_1016    |    0    |    0    |    0    |    0    |    0    |
|          |    StgValue_169_write_fu_1024    |    0    |    0    |    0    |    0    |    0    |
|          |    StgValue_171_write_fu_1032    |    0    |    0    |    0    |    0    |    0    |
|          |    StgValue_173_write_fu_1040    |    0    |    0    |    0    |    0    |    0    |
|          |    StgValue_175_write_fu_1048    |    0    |    0    |    0    |    0    |    0    |
|          |    StgValue_177_write_fu_1056    |    0    |    0    |    0    |    0    |    0    |
|          |    StgValue_179_write_fu_1064    |    0    |    0    |    0    |    0    |    0    |
|          |    StgValue_181_write_fu_1072    |    0    |    0    |    0    |    0    |    0    |
|----------|----------------------------------|---------|---------|---------|---------|---------|
|nbwritereq|  tmp_i_i_142_nbwritereq_fu_1080  |    0    |    0    |    0    |    0    |    0    |
|----------|----------------------------------|---------|---------|---------|---------|---------|
| nbreadreq|     tmp_i_i_nbreadreq_fu_1088    |    0    |    0    |    0    |    0    |    0    |
|----------|----------------------------------|---------|---------|---------|---------|---------|
|  nbread  | empty_n_i_0_0_i_i_nbread_fu_1095 |    0    |    0    |    0    |    0    |    0    |
|----------|----------------------------------|---------|---------|---------|---------|---------|
|  nbwrite | full_n_i_0_0_i_i_nbwrite_fu_1100 |    0    |    0    |    0    |    0    |    0    |
|----------|----------------------------------|---------|---------|---------|---------|---------|
|          |    outputs_offset6_i_i_fu_1125   |    0    |    0    |    0    |    0    |    0    |
|partselect|     betas_offset4_i_i_fu_1135    |    0    |    0    |    0    |    0    |    0    |
|          |    weights_offset2_i_i_fu_1145   |    0    |    0    |    0    |    0    |    0    |
|          |    inputs_offset1_i_i_fu_1155    |    0    |    0    |    0    |    0    |    0    |
|----------|----------------------------------|---------|---------|---------|---------|---------|
|   Total  |                                  |    16   |   576   | 403.459 |  53866  |  33832  |
|----------|----------------------------------|---------|---------|---------|---------|---------|

Memories:
N/A

* Register list:
+----------------------------+--------+
|                            |   FF   |
+----------------------------+--------+
| betas_offset4_i_i_reg_1177 |   31   |
|       cntl_V_reg_1165      |    1   |
| inputs_offset1_i_i_reg_1187|   31   |
|outputs_offset6_i_i_reg_1172|   31   |
|weights_offset2_i_i_reg_1182|   31   |
+----------------------------+--------+
|            Total           |   125  |
+----------------------------+--------+

* Multiplexer (MUX) list: 
|--------|------|------|------|--------|
|  Comp  |  Pin | Size |  BW  | S x BW |
|--------|------|------|------|--------|
|  Total |      |      |      |    0   |
|--------|------|------|------|--------|



* Summary:
+-----------+--------+--------+--------+--------+--------+
|           |  BRAM  | DSP48E |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+--------+
|  Function |   16   |   576  |   403  |  53866 |  33832 |
|   Memory  |    -   |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |    -   |    -   |    -   |    -   |
|  Register |    -   |    -   |    -   |   125  |    -   |
+-----------+--------+--------+--------+--------+--------+
|   Total   |   16   |   576  |   403  |  53991 |  33832 |
+-----------+--------+--------+--------+--------+--------+
