 -a -ls -r  -mg mega_x86 8 mega.elb mega.dbg mega.itf mega.cli mega.rep mega.ext -lc "C:\Users\lucas\Documents\fpga\lab2\Lab2_afterlab\Lab2\lab2_3_1\library.cfg" -w smartconnect_v1_0 -b smartconnect_v1_0  -b smartconnect_v1_0 -i "C:\Users\lucas\Documents\fpga\lab2\Lab2_afterlab\Lab2\lab2_3_1\.cxl.ip/incl" -O2 -o "C:\Users\lucas\Documents\fpga\lab2\Lab2_afterlab\Lab2\lab2_3_1\smartconnect_v1_0" -p "C:\Users\lucas\Documents\fpga\lab2\Lab2_afterlab\Lab2\lab2_3_1\smartconnect_v1_0" -tmp "C:\Users\lucas\AppData\Local\Temp\5768_1816297875" "C:/Xilinx/Vivado/2019.2/data/ip/xilinx/sc_util_v1_0/hdl/sc_util_v1_0_vl_rfs.sv" "C:/Xilinx/Vivado/2019.2/data/ip/xilinx/sc_axi2sc_v1_0/hdl/sc_axi2sc_v1_0_vl_rfs.sv" "C:/Xilinx/Vivado/2019.2/data/ip/xilinx/sc_exit_v1_0/hdl/sc_exit_v1_0_vl_rfs.sv" "C:/Xilinx/Vivado/2019.2/data/ip/xilinx/sc_mmu_v1_0/hdl/sc_mmu_v1_0_vl_rfs.sv" "C:/Xilinx/Vivado/2019.2/data/ip/xilinx/sc_node_v1_0/hdl/sc_node_v1_0_vl_rfs.sv" "C:/Xilinx/Vivado/2019.2/data/ip/xilinx/sc_sc2axi_v1_0/hdl/sc_sc2axi_v1_0_vl_rfs.sv" "C:/Xilinx/Vivado/2019.2/data/ip/xilinx/sc_si_converter_v1_0/hdl/sc_si_converter_v1_0_vl_rfs.sv" "C:/Xilinx/Vivado/2019.2/data/ip/xilinx/sc_splitter_v1_0/hdl/sc_splitter_v1_0_vl_rfs.sv" "C:/Xilinx/Vivado/2019.2/data/ip/xilinx/sc_switchboard_v1_0/hdl/sc_switchboard_v1_0_vl_rfs.sv" "C:/Xilinx/Vivado/2019.2/data/ip/xilinx/sc_transaction_regulator_v1_0/hdl/sc_transaction_regulator_v1_0_vl_rfs.sv"   -sv2k12  -u "C:\Aldec\Active-HDL-Student-Edition\bin/systf" 