#! /usr/bin/vvp
:ivl_version "0.9.7 " "(v0_9_7)";
:vpi_time_precision - 12;
:vpi_module "system";
:vpi_module "v2005_math";
:vpi_module "va_math";
S_0x15d5870 .scope module, "dff" "dff" 2 27;
 .timescale -9 -12;
v0x15ac280_0 .net "clk", 0 0, C4<z>; 0 drivers
v0x15f1db0_0 .net "d", 0 0, C4<z>; 0 drivers
v0x15f1e50_0 .net "enable", 0 0, C4<z>; 0 drivers
v0x15f1ef0_0 .var "q", 0 0;
E_0x15906d0 .event posedge, v0x15ac280_0;
S_0x15c53f0 .scope module, "mux_p" "mux_p" 2 42;
 .timescale -9 -12;
P_0x15ab108 .param/l "W" 2 42, +C4<0100>;
v0x15f1fa0_0 .net "in0", 3 0, C4<zzzz>; 0 drivers
v0x15f2060_0 .net "in1", 3 0, C4<zzzz>; 0 drivers
v0x15f2100_0 .net "out", 3 0, L_0x15f7870; 1 drivers
v0x15f21a0_0 .net "sel", 0 0, C4<z>; 0 drivers
L_0x15f7870 .functor MUXZ 4, C4<zzzz>, C4<zzzz>, C4<z>, C4<>;
S_0x15c36a0 .scope module, "testspi" "testspi" 3 8;
 .timescale -9 -12;
v0x15f7000_0 .var "addr1r", 7 0;
v0x15f7080_0 .var "addr1w", 7 0;
v0x15f7100_0 .var "addr2r", 7 0;
v0x15f7180_0 .var "addr2w", 7 0;
v0x15f7200_0 .var "clk", 0 0;
v0x15f7280_0 .var "cs_pin", 0 0;
v0x15f7300_0 .var "data1", 7 0;
v0x15f7380_0 .var "data2", 7 0;
v0x15f7450_0 .var "dataout", 7 0;
v0x15f74d0_0 .var "i", 3 0;
v0x15f7550_0 .net "leds", 3 0, C4<zzzz>; 0 drivers
v0x15f75d0_0 .net "miso_pin", 0 0, L_0x15f7c00; 1 drivers
v0x15f7650_0 .var "mosi_pin", 0 0;
v0x15f7720_0 .var "sclk_pin", 0 0;
S_0x15f2250 .scope module, "dut" "spiMemory" 3 17, 2 62, S_0x15c36a0;
 .timescale -9 -12;
v0x15f5dc0_0 .net "addrWe", 0 0, v0x15f4170_0; 1 drivers
v0x15f5eb0_0 .net "address", 7 0, v0x15f34f0_0; 1 drivers
v0x15f5f30_0 .net "bufferin", 0 0, v0x15f2a30_0; 1 drivers
v0x15f6000_0 .net "clk", 0 0, v0x15f7200_0; 1 drivers
v0x15f42a0_0 .net "conditioned_cs", 0 0, v0x15f4ac0_0; 1 drivers
v0x15f61e0_0 .net "conditioned_mosi", 0 0, v0x15f5930_0; 1 drivers
v0x15f62b0_0 .net "cs_pin", 0 0, v0x15f7280_0; 1 drivers
v0x15f6330_0 .net "dataOut", 7 0, v0x15f2f60_0; 1 drivers
v0x15f6450_0 .net "dmWe", 0 0, v0x15f4460_0; 1 drivers
v0x15f6520_0 .net "falling", 0 0, v0x15f5310_0; 1 drivers
v0x15f6600_0 .net "ic0negedge", 0 0, v0x15f5a30_0; 1 drivers
v0x15f6680_0 .net "ic0posedge", 0 0, v0x15f5b50_0; 1 drivers
v0x15f6770_0 .net "ic1conditioned", 0 0, v0x15f51d0_0; 1 drivers
v0x15f67f0_0 .net "ic2negedge", 0 0, v0x15f4bf0_0; 1 drivers
v0x15f68f0_0 .net "ic2posedge", 0 0, v0x15f4d40_0; 1 drivers
v0x15f6970_0 .alias "leds", 3 0, v0x15f7550_0;
v0x15f6870_0 .net "misoBufe", 0 0, v0x15f4510_0; 1 drivers
v0x15f6ad0_0 .alias "miso_pin", 0 0, v0x15f75d0_0;
v0x15f69f0_0 .net "mosi_pin", 0 0, v0x15f7650_0; 1 drivers
v0x15f6bf0_0 .net "parallelDataOut", 7 0, L_0x15f65a0; 1 drivers
v0x15f6b50_0 .net "rising", 0 0, v0x15f5440_0; 1 drivers
v0x15f6d20_0 .net "sclk_pin", 0 0, v0x15f7720_0; 1 drivers
v0x15f6ca0_0 .net "serialDataOut", 0 0, L_0x15f7a40; 1 drivers
v0x15f6eb0_0 .net "srWe", 0 0, v0x15f4700_0; 1 drivers
L_0x15f7910 .part L_0x15f65a0, 0, 1;
L_0x15f7b10 .part v0x15f34f0_0, 0, 7;
S_0x15f56c0 .scope module, "ic0" "inputconditioner" 2 84, 4 8, S_0x15f2250;
 .timescale -9 -12;
P_0x15f57b8 .param/l "counterwidth" 4 17, +C4<011>;
P_0x15f57e0 .param/l "waittime" 4 18, +C4<011>;
v0x15f58b0_0 .alias "clk", 0 0, v0x15f6000_0;
v0x15f5930_0 .var "conditioned", 0 0;
v0x15f59b0_0 .var "counter", 2 0;
v0x15f5a30_0 .var "negativeedge", 0 0;
v0x15f5ab0_0 .alias "noisysignal", 0 0, v0x15f69f0_0;
v0x15f5b50_0 .var "positiveedge", 0 0;
v0x15f5c30_0 .var "synchronizer0", 0 0;
v0x15f5cd0_0 .var "synchronizer1", 0 0;
S_0x15f4f60 .scope module, "ic1" "inputconditioner" 2 90, 4 8, S_0x15f2250;
 .timescale -9 -12;
P_0x15f5058 .param/l "counterwidth" 4 17, +C4<011>;
P_0x15f5080 .param/l "waittime" 4 18, +C4<011>;
v0x15f5150_0 .alias "clk", 0 0, v0x15f6000_0;
v0x15f51d0_0 .var "conditioned", 0 0;
v0x15f5270_0 .var "counter", 2 0;
v0x15f5310_0 .var "negativeedge", 0 0;
v0x15f53c0_0 .alias "noisysignal", 0 0, v0x15f6d20_0;
v0x15f5440_0 .var "positiveedge", 0 0;
v0x15f5550_0 .var "synchronizer0", 0 0;
v0x15f55d0_0 .var "synchronizer1", 0 0;
S_0x15f4890 .scope module, "ic2" "inputconditioner" 2 96, 4 8, S_0x15f2250;
 .timescale -9 -12;
P_0x15f4988 .param/l "counterwidth" 4 17, +C4<011>;
P_0x15f49b0 .param/l "waittime" 4 18, +C4<011>;
v0x15f4a40_0 .alias "clk", 0 0, v0x15f6000_0;
v0x15f4ac0_0 .var "conditioned", 0 0;
v0x15f4b70_0 .var "counter", 2 0;
v0x15f4bf0_0 .var "negativeedge", 0 0;
v0x15f4ca0_0 .alias "noisysignal", 0 0, v0x15f62b0_0;
v0x15f4d40_0 .var "positiveedge", 0 0;
v0x15f4e20_0 .var "synchronizer0", 0 0;
v0x15f4ec0_0 .var "synchronizer1", 0 0;
S_0x15f3c50 .scope module, "fsm" "fsmachine" 2 102, 5 1, S_0x15f2250;
 .timescale -9 -12;
P_0x15f3d48 .param/l "Done" 5 23, +C4<0111>;
P_0x15f3d70 .param/l "Get" 5 16, +C4<0>;
P_0x15f3d98 .param/l "Got" 5 17, +C4<01>;
P_0x15f3dc0 .param/l "Read" 5 18, +C4<010>;
P_0x15f3de8 .param/l "Read1" 5 19, +C4<011>;
P_0x15f3e10 .param/l "Read2" 5 20, +C4<0100>;
P_0x15f3e38 .param/l "Write" 5 21, +C4<0101>;
P_0x15f3e60 .param/l "Write2" 5 22, +C4<0110>;
v0x15f4170_0 .var "addr", 0 0;
v0x15f4220_0 .alias "clk", 0 0, v0x15f6000_0;
v0x15f4330_0 .var "count", 3 0;
v0x15f43b0_0 .alias "cs", 0 0, v0x15f42a0_0;
v0x15f4460_0 .var "dm", 0 0;
v0x15f4510_0 .var "misobuff", 0 0;
v0x15f45d0_0 .net "rw", 0 0, L_0x15f7910; 1 drivers
v0x15f4650_0 .alias "sclk", 0 0, v0x15f6b50_0;
v0x15f4700_0 .var "sr", 0 0;
v0x15f47b0_0 .var "state", 3 0;
S_0x15f3570 .scope module, "sr" "shiftregister" 2 112, 6 10, S_0x15f2250;
 .timescale -9 -12;
P_0x15f3668 .param/l "width" 6 11, +C4<01000>;
L_0x15f65a0 .functor BUFZ 8, v0x15f3b80_0, C4<00000000>, C4<00000000>, C4<00000000>;
v0x15f3720_0 .alias "clk", 0 0, v0x15f6000_0;
v0x15f37a0_0 .alias "parallelDataIn", 7 0, v0x15f6330_0;
v0x15f3850_0 .alias "parallelDataOut", 7 0, v0x15f6bf0_0;
v0x15f3920_0 .alias "parallelLoad", 0 0, v0x15f6eb0_0;
v0x15f39a0_0 .alias "peripheralClkEdge", 0 0, v0x15f6b50_0;
v0x15f3a20_0 .alias "serialDataIn", 0 0, v0x15f61e0_0;
v0x15f3b00_0 .alias "serialDataOut", 0 0, v0x15f6ca0_0;
v0x15f3b80_0 .var "shiftregistermem", 7 0;
L_0x15f7a40 .part v0x15f3b80_0, 7, 1;
S_0x15f3170 .scope module, "addressLatch" "dff_p" 2 120, 2 13, S_0x15f2250;
 .timescale -9 -12;
P_0x15f3268 .param/l "W" 2 13, +C4<01000>;
v0x15f3320_0 .alias "clk", 0 0, v0x15f6000_0;
v0x15f33f0_0 .alias "d", 7 0, v0x15f6bf0_0;
v0x15f3470_0 .alias "enable", 0 0, v0x15f5dc0_0;
v0x15f34f0_0 .var "q", 7 0;
S_0x15f2b10 .scope module, "dm" "datamemory" 2 125, 7 8, S_0x15f2250;
 .timescale -9 -12;
P_0x15f2c08 .param/l "addresswidth" 7 10, +C4<0111>;
P_0x15f2c30 .param/l "depth" 7 11, +C4<010000000>;
P_0x15f2c58 .param/l "width" 7 12, +C4<01000>;
v0x15f2dc0_0 .net "address", 6 0, L_0x15f7b10; 1 drivers
v0x15f2e60_0 .alias "clk", 0 0, v0x15f6000_0;
v0x15f2ee0_0 .alias "dataIn", 7 0, v0x15f6bf0_0;
v0x15f2f60_0 .var "dataOut", 7 0;
v0x15f3010 .array "memory", 0 127, 7 0;
v0x15f3090_0 .alias "writeEnable", 0 0, v0x15f6450_0;
S_0x15f2630 .scope module, "dffm" "dff_p" 2 131, 2 13, S_0x15f2250;
 .timescale -9 -12;
P_0x15f2728 .param/l "W" 2 13, +C4<01>;
v0x15f2830_0 .alias "clk", 0 0, v0x15f6000_0;
v0x15f28f0_0 .alias "d", 0 0, v0x15f6ca0_0;
v0x15f2990_0 .alias "enable", 0 0, v0x15f6520_0;
v0x15f2a30_0 .var "q", 0 0;
E_0x15f27e0 .event posedge, v0x15f2830_0;
S_0x15f2340 .scope module, "buff" "tristate_buffer" 2 141, 2 54, S_0x15f2250;
 .timescale -9 -12;
L_0x15f7c00 .functor AND 1, v0x15f4510_0, v0x15f2a30_0, C4<1>, C4<1>;
v0x15f2430_0 .alias "enable", 0 0, v0x15f6870_0;
v0x15f24f0_0 .alias "in", 0 0, v0x15f5f30_0;
v0x15f2590_0 .alias "out", 0 0, v0x15f75d0_0;
    .scope S_0x15d5870;
T_0 ;
    %wait E_0x15906d0;
    %load/v 8, v0x15f1e50_0, 1;
    %jmp/0xz  T_0.0, 8;
    %load/v 8, v0x15f1db0_0, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v0x15f1ef0_0, 0, 8;
T_0.0 ;
    %jmp T_0;
    .thread T_0;
    .scope S_0x15f56c0;
T_1 ;
    %set/v v0x15f59b0_0, 0, 3;
    %end;
    .thread T_1;
    .scope S_0x15f56c0;
T_2 ;
    %set/v v0x15f5c30_0, 0, 1;
    %end;
    .thread T_2;
    .scope S_0x15f56c0;
T_3 ;
    %set/v v0x15f5cd0_0, 0, 1;
    %end;
    .thread T_3;
    .scope S_0x15f56c0;
T_4 ;
    %ix/load 0, 1, 0;
    %assign/v0 v0x15f5930_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x15f5b50_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x15f5a30_0, 0, 0;
    %end;
    .thread T_4;
    .scope S_0x15f56c0;
T_5 ;
    %wait E_0x15f27e0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x15f5b50_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x15f5a30_0, 0, 0;
    %load/v 8, v0x15f5930_0, 1;
    %load/v 9, v0x15f5cd0_0, 1;
    %cmp/u 8, 9, 1;
    %jmp/0xz  T_5.0, 4;
    %ix/load 0, 3, 0;
    %assign/v0 v0x15f59b0_0, 0, 0;
    %jmp T_5.1;
T_5.0 ;
    %load/v 8, v0x15f59b0_0, 3;
    %mov 11, 0, 1;
    %cmpi/u 8, 3, 4;
    %jmp/0xz  T_5.2, 4;
    %ix/load 0, 3, 0;
    %assign/v0 v0x15f59b0_0, 0, 0;
    %load/v 8, v0x15f5cd0_0, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v0x15f5930_0, 0, 8;
    %load/v 8, v0x15f5cd0_0, 1;
    %jmp/0xz  T_5.4, 8;
    %ix/load 0, 1, 0;
    %assign/v0 v0x15f5b50_0, 0, 1;
    %jmp T_5.5;
T_5.4 ;
    %ix/load 0, 1, 0;
    %assign/v0 v0x15f5a30_0, 0, 1;
T_5.5 ;
    %jmp T_5.3;
T_5.2 ;
    %load/v 8, v0x15f59b0_0, 3;
    %mov 11, 0, 29;
    %addi 8, 1, 32;
    %ix/load 0, 3, 0;
    %assign/v0 v0x15f59b0_0, 0, 8;
T_5.3 ;
T_5.1 ;
    %load/v 8, v0x15f5ab0_0, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v0x15f5c30_0, 0, 8;
    %load/v 8, v0x15f5c30_0, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v0x15f5cd0_0, 0, 8;
    %jmp T_5;
    .thread T_5;
    .scope S_0x15f4f60;
T_6 ;
    %set/v v0x15f5270_0, 0, 3;
    %end;
    .thread T_6;
    .scope S_0x15f4f60;
T_7 ;
    %set/v v0x15f5550_0, 0, 1;
    %end;
    .thread T_7;
    .scope S_0x15f4f60;
T_8 ;
    %set/v v0x15f55d0_0, 0, 1;
    %end;
    .thread T_8;
    .scope S_0x15f4f60;
T_9 ;
    %ix/load 0, 1, 0;
    %assign/v0 v0x15f51d0_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x15f5440_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x15f5310_0, 0, 0;
    %end;
    .thread T_9;
    .scope S_0x15f4f60;
T_10 ;
    %wait E_0x15f27e0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x15f5440_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x15f5310_0, 0, 0;
    %load/v 8, v0x15f51d0_0, 1;
    %load/v 9, v0x15f55d0_0, 1;
    %cmp/u 8, 9, 1;
    %jmp/0xz  T_10.0, 4;
    %ix/load 0, 3, 0;
    %assign/v0 v0x15f5270_0, 0, 0;
    %jmp T_10.1;
T_10.0 ;
    %load/v 8, v0x15f5270_0, 3;
    %mov 11, 0, 1;
    %cmpi/u 8, 3, 4;
    %jmp/0xz  T_10.2, 4;
    %ix/load 0, 3, 0;
    %assign/v0 v0x15f5270_0, 0, 0;
    %load/v 8, v0x15f55d0_0, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v0x15f51d0_0, 0, 8;
    %load/v 8, v0x15f55d0_0, 1;
    %jmp/0xz  T_10.4, 8;
    %ix/load 0, 1, 0;
    %assign/v0 v0x15f5440_0, 0, 1;
    %jmp T_10.5;
T_10.4 ;
    %ix/load 0, 1, 0;
    %assign/v0 v0x15f5310_0, 0, 1;
T_10.5 ;
    %jmp T_10.3;
T_10.2 ;
    %load/v 8, v0x15f5270_0, 3;
    %mov 11, 0, 29;
    %addi 8, 1, 32;
    %ix/load 0, 3, 0;
    %assign/v0 v0x15f5270_0, 0, 8;
T_10.3 ;
T_10.1 ;
    %load/v 8, v0x15f53c0_0, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v0x15f5550_0, 0, 8;
    %load/v 8, v0x15f5550_0, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v0x15f55d0_0, 0, 8;
    %jmp T_10;
    .thread T_10;
    .scope S_0x15f4890;
T_11 ;
    %set/v v0x15f4b70_0, 0, 3;
    %end;
    .thread T_11;
    .scope S_0x15f4890;
T_12 ;
    %set/v v0x15f4e20_0, 0, 1;
    %end;
    .thread T_12;
    .scope S_0x15f4890;
T_13 ;
    %set/v v0x15f4ec0_0, 0, 1;
    %end;
    .thread T_13;
    .scope S_0x15f4890;
T_14 ;
    %ix/load 0, 1, 0;
    %assign/v0 v0x15f4ac0_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x15f4d40_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x15f4bf0_0, 0, 0;
    %end;
    .thread T_14;
    .scope S_0x15f4890;
T_15 ;
    %wait E_0x15f27e0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x15f4d40_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x15f4bf0_0, 0, 0;
    %load/v 8, v0x15f4ac0_0, 1;
    %load/v 9, v0x15f4ec0_0, 1;
    %cmp/u 8, 9, 1;
    %jmp/0xz  T_15.0, 4;
    %ix/load 0, 3, 0;
    %assign/v0 v0x15f4b70_0, 0, 0;
    %jmp T_15.1;
T_15.0 ;
    %load/v 8, v0x15f4b70_0, 3;
    %mov 11, 0, 1;
    %cmpi/u 8, 3, 4;
    %jmp/0xz  T_15.2, 4;
    %ix/load 0, 3, 0;
    %assign/v0 v0x15f4b70_0, 0, 0;
    %load/v 8, v0x15f4ec0_0, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v0x15f4ac0_0, 0, 8;
    %load/v 8, v0x15f4ec0_0, 1;
    %jmp/0xz  T_15.4, 8;
    %ix/load 0, 1, 0;
    %assign/v0 v0x15f4d40_0, 0, 1;
    %jmp T_15.5;
T_15.4 ;
    %ix/load 0, 1, 0;
    %assign/v0 v0x15f4bf0_0, 0, 1;
T_15.5 ;
    %jmp T_15.3;
T_15.2 ;
    %load/v 8, v0x15f4b70_0, 3;
    %mov 11, 0, 29;
    %addi 8, 1, 32;
    %ix/load 0, 3, 0;
    %assign/v0 v0x15f4b70_0, 0, 8;
T_15.3 ;
T_15.1 ;
    %load/v 8, v0x15f4ca0_0, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v0x15f4e20_0, 0, 8;
    %load/v 8, v0x15f4e20_0, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v0x15f4ec0_0, 0, 8;
    %jmp T_15;
    .thread T_15;
    .scope S_0x15f3c50;
T_16 ;
    %ix/load 0, 4, 0;
    %assign/v0 v0x15f47b0_0, 0, 0;
    %ix/load 0, 4, 0;
    %assign/v0 v0x15f4330_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x15f4510_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x15f4460_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x15f4170_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x15f4700_0, 0, 0;
    %end;
    .thread T_16;
    .scope S_0x15f3c50;
T_17 ;
    %wait E_0x15f27e0;
    %load/v 8, v0x15f4330_0, 4;
    %mov 12, 0, 28;
    %addi 8, 1, 32;
    %ix/load 0, 4, 0;
    %assign/v0 v0x15f4330_0, 0, 8;
    %ix/load 0, 1, 0;
    %assign/v0 v0x15f4510_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x15f4460_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x15f4170_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x15f4700_0, 0, 0;
    %load/v 8, v0x15f43b0_0, 1;
    %jmp/0xz  T_17.0, 8;
    %ix/load 0, 4, 0;
    %assign/v0 v0x15f47b0_0, 0, 0;
    %ix/load 0, 4, 0;
    %assign/v0 v0x15f4330_0, 0, 0;
    %jmp T_17.1;
T_17.0 ;
    %load/v 8, v0x15f47b0_0, 4;
    %cmpi/u 8, 0, 4;
    %jmp/1 T_17.2, 6;
    %cmpi/u 8, 1, 4;
    %jmp/1 T_17.3, 6;
    %cmpi/u 8, 2, 4;
    %jmp/1 T_17.4, 6;
    %cmpi/u 8, 3, 4;
    %jmp/1 T_17.5, 6;
    %cmpi/u 8, 4, 4;
    %jmp/1 T_17.6, 6;
    %cmpi/u 8, 5, 4;
    %jmp/1 T_17.7, 6;
    %cmpi/u 8, 6, 4;
    %jmp/1 T_17.8, 6;
    %cmpi/u 8, 7, 4;
    %jmp/1 T_17.9, 6;
    %jmp T_17.11;
T_17.2 ;
    %load/v 8, v0x15f4330_0, 4;
    %mov 12, 0, 2;
   %cmpi/u 8, 8, 6;
    %mov 8, 5, 1;
    %load/v 9, v0x15f4650_0, 1;
    %and 8, 9, 1;
    %jmp/0xz  T_17.12, 8;
    %ix/load 0, 4, 0;
    %assign/v0 v0x15f47b0_0, 0, 0;
    %jmp T_17.13;
T_17.12 ;
    %movi 8, 8, 6;
    %load/v 14, v0x15f4330_0, 4;
    %mov 18, 0, 2;
    %cmp/u 8, 14, 6;
    %or 5, 4, 1;
    %mov 8, 5, 1;
    %load/v 9, v0x15f4650_0, 1;
    %and 8, 9, 1;
    %jmp/0xz  T_17.14, 8;
    %movi 8, 1, 4;
    %ix/load 0, 4, 0;
    %assign/v0 v0x15f47b0_0, 0, 8;
T_17.14 ;
T_17.13 ;
    %jmp T_17.11;
T_17.3 ;
    %ix/load 0, 1, 0;
    %assign/v0 v0x15f4170_0, 0, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v0x15f4700_0, 0, 0;
    %ix/load 0, 4, 0;
    %assign/v0 v0x15f4330_0, 0, 0;
    %load/v 8, v0x15f45d0_0, 1;
    %jmp/0xz  T_17.16, 8;
    %movi 8, 2, 4;
    %ix/load 0, 4, 0;
    %assign/v0 v0x15f47b0_0, 0, 8;
    %jmp T_17.17;
T_17.16 ;
    %movi 8, 5, 4;
    %ix/load 0, 4, 0;
    %assign/v0 v0x15f47b0_0, 0, 8;
T_17.17 ;
    %jmp T_17.11;
T_17.4 ;
    %movi 8, 3, 4;
    %ix/load 0, 4, 0;
    %assign/v0 v0x15f47b0_0, 0, 8;
    %jmp T_17.11;
T_17.5 ;
    %ix/load 0, 1, 0;
    %assign/v0 v0x15f4700_0, 0, 1;
    %movi 8, 4, 4;
    %ix/load 0, 4, 0;
    %assign/v0 v0x15f47b0_0, 0, 8;
    %jmp T_17.11;
T_17.6 ;
    %ix/load 0, 1, 0;
    %assign/v0 v0x15f4510_0, 0, 1;
    %movi 8, 8, 6;
    %load/v 14, v0x15f4330_0, 4;
    %mov 18, 0, 2;
    %cmp/u 8, 14, 6;
    %or 5, 4, 1;
    %jmp/0xz  T_17.18, 5;
    %movi 8, 7, 4;
    %ix/load 0, 4, 0;
    %assign/v0 v0x15f47b0_0, 0, 8;
    %jmp T_17.19;
T_17.18 ;
    %load/v 8, v0x15f4650_0, 1;
    %jmp/0xz  T_17.20, 8;
    %load/v 8, v0x15f4330_0, 4;
    %mov 12, 0, 28;
    %addi 8, 1, 32;
    %ix/load 0, 4, 0;
    %assign/v0 v0x15f4330_0, 0, 8;
    %movi 8, 4, 4;
    %ix/load 0, 4, 0;
    %assign/v0 v0x15f47b0_0, 0, 8;
T_17.20 ;
T_17.19 ;
    %jmp T_17.11;
T_17.7 ;
    %movi 8, 8, 6;
    %load/v 14, v0x15f4330_0, 4;
    %mov 18, 0, 2;
    %cmp/u 8, 14, 6;
    %or 5, 4, 1;
    %jmp/0xz  T_17.22, 5;
    %movi 8, 6, 4;
    %ix/load 0, 4, 0;
    %assign/v0 v0x15f47b0_0, 0, 8;
    %jmp T_17.23;
T_17.22 ;
    %load/v 8, v0x15f4650_0, 1;
    %jmp/0xz  T_17.24, 8;
    %load/v 8, v0x15f4330_0, 4;
    %mov 12, 0, 28;
    %addi 8, 1, 32;
    %ix/load 0, 4, 0;
    %assign/v0 v0x15f4330_0, 0, 8;
T_17.24 ;
T_17.23 ;
    %jmp T_17.11;
T_17.8 ;
    %ix/load 0, 1, 0;
    %assign/v0 v0x15f4460_0, 0, 1;
    %movi 8, 7, 4;
    %ix/load 0, 4, 0;
    %assign/v0 v0x15f47b0_0, 0, 8;
    %jmp T_17.11;
T_17.9 ;
    %ix/load 0, 4, 0;
    %assign/v0 v0x15f4330_0, 0, 0;
    %jmp T_17.11;
T_17.11 ;
T_17.1 ;
    %jmp T_17;
    .thread T_17;
    .scope S_0x15f3570;
T_18 ;
    %wait E_0x15f27e0;
    %load/v 8, v0x15f39a0_0, 1;
    %jmp/0xz  T_18.0, 8;
    %load/v 8, v0x15f3b80_0, 8;
    %ix/load 0, 1, 0;
    %mov 4, 0, 1;
    %shiftl/i0  8, 8;
    %ix/load 0, 8, 0;
    %assign/v0 v0x15f3b80_0, 0, 8;
    %load/v 8, v0x15f3a20_0, 1;
    %ix/load 0, 1, 0;
    %ix/load 1, 0, 0;
    %assign/v0/x1 v0x15f3b80_0, 0, 8;
    %jmp T_18.1;
T_18.0 ;
    %load/v 8, v0x15f3920_0, 1;
    %jmp/0xz  T_18.2, 8;
    %load/v 8, v0x15f37a0_0, 8;
    %ix/load 0, 8, 0;
    %assign/v0 v0x15f3b80_0, 0, 8;
T_18.2 ;
T_18.1 ;
    %jmp T_18;
    .thread T_18;
    .scope S_0x15f3170;
T_19 ;
    %wait E_0x15f27e0;
    %load/v 8, v0x15f3470_0, 1;
    %jmp/0xz  T_19.0, 8;
    %load/v 8, v0x15f33f0_0, 8;
    %ix/load 0, 8, 0;
    %assign/v0 v0x15f34f0_0, 0, 8;
T_19.0 ;
    %jmp T_19;
    .thread T_19;
    .scope S_0x15f2b10;
T_20 ;
    %wait E_0x15f27e0;
    %load/v 8, v0x15f3090_0, 1;
    %jmp/0xz  T_20.0, 8;
    %load/v 8, v0x15f2ee0_0, 8;
    %ix/getv 3, v0x15f2dc0_0;
    %jmp/1 t_0, 4;
    %ix/load 0, 8, 0; word width
    %ix/load 1, 0, 0; part off
    %assign/av v0x15f3010, 0, 8;
t_0 ;
T_20.0 ;
    %ix/getv 3, v0x15f2dc0_0;
    %load/av 8, v0x15f3010, 8;
    %ix/load 0, 8, 0;
    %assign/v0 v0x15f2f60_0, 0, 8;
    %jmp T_20;
    .thread T_20;
    .scope S_0x15f2630;
T_21 ;
    %wait E_0x15f27e0;
    %load/v 8, v0x15f2990_0, 1;
    %jmp/0xz  T_21.0, 8;
    %load/v 8, v0x15f28f0_0, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v0x15f2a30_0, 0, 8;
T_21.0 ;
    %jmp T_21;
    .thread T_21;
    .scope S_0x15c36a0;
T_22 ;
    %movi 8, 85, 8;
    %ix/load 0, 8, 0;
    %assign/v0 v0x15f7300_0, 0, 8;
    %movi 8, 204, 8;
    %ix/load 0, 8, 0;
    %assign/v0 v0x15f7380_0, 0, 8;
    %movi 8, 252, 8;
    %ix/load 0, 8, 0;
    %assign/v0 v0x15f7000_0, 0, 8;
    %movi 8, 124, 8;
    %ix/load 0, 8, 0;
    %assign/v0 v0x15f7080_0, 0, 8;
    %movi 8, 207, 8;
    %ix/load 0, 8, 0;
    %assign/v0 v0x15f7100_0, 0, 8;
    %movi 8, 79, 8;
    %ix/load 0, 8, 0;
    %assign/v0 v0x15f7180_0, 0, 8;
    %ix/load 0, 8, 0;
    %assign/v0 v0x15f7450_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x15f7200_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x15f7720_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x15f7280_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x15f7650_0, 0, 0;
    %end;
    .thread T_22;
    .scope S_0x15c36a0;
T_23 ;
    %delay 1000, 0;
    %load/v 8, v0x15f7200_0, 1;
    %inv 8, 1;
    %set/v v0x15f7200_0, 8, 1;
    %jmp T_23;
    .thread T_23;
    .scope S_0x15c36a0;
T_24 ;
    %delay 50000, 0;
    %load/v 8, v0x15f7720_0, 1;
    %inv 8, 1;
    %set/v v0x15f7720_0, 8, 1;
    %jmp T_24;
    .thread T_24;
    .scope S_0x15c36a0;
T_25 ;
    %vpi_call 3 58 "$dumpfile", "spi.vcd";
    %vpi_call 3 59 "$dumpvars";
    %set/v v0x15f7280_0, 1, 1;
    %delay 1000000, 0;
    %set/v v0x15f7280_0, 0, 1;
    %set/v v0x15f74d0_0, 0, 4;
T_25.0 ;
    %load/v 8, v0x15f74d0_0, 4;
    %mov 12, 0, 2;
   %cmpi/u 8, 8, 6;
    %jmp/0xz T_25.1, 5;
    %movi 8, 7, 32;
    %load/v 40, v0x15f74d0_0, 4;
    %movi 44, 0, 28;
    %sub 8, 40, 32;
    %ix/get 1, 8, 32;
    %jmp/1 T_25.2, 4;
    %load/x1p 8, v0x15f7080_0, 1;
    %jmp T_25.3;
T_25.2 ;
    %mov 8, 2, 1;
T_25.3 ;
; Save base=8 wid=1 in lookaside.
    %ix/load 0, 1, 0;
    %assign/v0 v0x15f7650_0, 0, 8;
    %delay 100000, 0;
    %load/v 8, v0x15f74d0_0, 4;
    %mov 12, 0, 28;
    %addi 8, 1, 32;
    %set/v v0x15f74d0_0, 8, 4;
    %jmp T_25.0;
T_25.1 ;
    %set/v v0x15f74d0_0, 0, 4;
T_25.4 ;
    %load/v 8, v0x15f74d0_0, 4;
    %mov 12, 0, 2;
   %cmpi/u 8, 8, 6;
    %jmp/0xz T_25.5, 5;
    %movi 8, 7, 32;
    %load/v 40, v0x15f74d0_0, 4;
    %movi 44, 0, 28;
    %sub 8, 40, 32;
    %ix/get 1, 8, 32;
    %jmp/1 T_25.6, 4;
    %load/x1p 8, v0x15f7300_0, 1;
    %jmp T_25.7;
T_25.6 ;
    %mov 8, 2, 1;
T_25.7 ;
; Save base=8 wid=1 in lookaside.
    %ix/load 0, 1, 0;
    %assign/v0 v0x15f7650_0, 0, 8;
    %delay 100000, 0;
    %load/v 8, v0x15f74d0_0, 4;
    %mov 12, 0, 28;
    %addi 8, 1, 32;
    %set/v v0x15f74d0_0, 8, 4;
    %jmp T_25.4;
T_25.5 ;
    %set/v v0x15f7650_0, 0, 1;
    %set/v v0x15f7280_0, 1, 1;
    %delay 1000000, 0;
    %set/v v0x15f7280_0, 0, 1;
    %set/v v0x15f74d0_0, 0, 4;
T_25.8 ;
    %load/v 8, v0x15f74d0_0, 4;
    %mov 12, 0, 2;
   %cmpi/u 8, 8, 6;
    %jmp/0xz T_25.9, 5;
    %movi 8, 7, 32;
    %load/v 40, v0x15f74d0_0, 4;
    %movi 44, 0, 28;
    %sub 8, 40, 32;
    %ix/get 1, 8, 32;
    %jmp/1 T_25.10, 4;
    %load/x1p 8, v0x15f7180_0, 1;
    %jmp T_25.11;
T_25.10 ;
    %mov 8, 2, 1;
T_25.11 ;
; Save base=8 wid=1 in lookaside.
    %ix/load 0, 1, 0;
    %assign/v0 v0x15f7650_0, 0, 8;
    %delay 100000, 0;
    %load/v 8, v0x15f74d0_0, 4;
    %mov 12, 0, 28;
    %addi 8, 1, 32;
    %set/v v0x15f74d0_0, 8, 4;
    %jmp T_25.8;
T_25.9 ;
    %set/v v0x15f74d0_0, 0, 4;
T_25.12 ;
    %load/v 8, v0x15f74d0_0, 4;
    %mov 12, 0, 2;
   %cmpi/u 8, 8, 6;
    %jmp/0xz T_25.13, 5;
    %movi 8, 7, 32;
    %load/v 40, v0x15f74d0_0, 4;
    %movi 44, 0, 28;
    %sub 8, 40, 32;
    %ix/get 1, 8, 32;
    %jmp/1 T_25.14, 4;
    %load/x1p 8, v0x15f7380_0, 1;
    %jmp T_25.15;
T_25.14 ;
    %mov 8, 2, 1;
T_25.15 ;
; Save base=8 wid=1 in lookaside.
    %ix/load 0, 1, 0;
    %assign/v0 v0x15f7650_0, 0, 8;
    %delay 100000, 0;
    %load/v 8, v0x15f74d0_0, 4;
    %mov 12, 0, 28;
    %addi 8, 1, 32;
    %set/v v0x15f74d0_0, 8, 4;
    %jmp T_25.12;
T_25.13 ;
    %set/v v0x15f7650_0, 0, 1;
    %set/v v0x15f7280_0, 1, 1;
    %delay 20000, 0;
    %set/v v0x15f7280_0, 0, 1;
    %set/v v0x15f74d0_0, 0, 4;
T_25.16 ;
    %load/v 8, v0x15f74d0_0, 4;
    %mov 12, 0, 2;
   %cmpi/u 8, 8, 6;
    %jmp/0xz T_25.17, 5;
    %movi 8, 7, 32;
    %load/v 40, v0x15f74d0_0, 4;
    %movi 44, 0, 28;
    %sub 8, 40, 32;
    %ix/get 1, 8, 32;
    %jmp/1 T_25.18, 4;
    %load/x1p 8, v0x15f7000_0, 1;
    %jmp T_25.19;
T_25.18 ;
    %mov 8, 2, 1;
T_25.19 ;
; Save base=8 wid=1 in lookaside.
    %ix/load 0, 1, 0;
    %assign/v0 v0x15f7650_0, 0, 8;
    %delay 100000, 0;
    %load/v 8, v0x15f74d0_0, 4;
    %mov 12, 0, 28;
    %addi 8, 1, 32;
    %set/v v0x15f74d0_0, 8, 4;
    %jmp T_25.16;
T_25.17 ;
    %set/v v0x15f74d0_0, 0, 4;
T_25.20 ;
    %load/v 8, v0x15f74d0_0, 4;
    %mov 12, 0, 2;
   %cmpi/u 8, 8, 6;
    %jmp/0xz T_25.21, 5;
    %vpi_call 3 128 "$display", "%b", v0x15f75d0_0;
    %load/v 8, v0x15f75d0_0, 1;
    %ix/getv 1, v0x15f74d0_0;
    %jmp/1 t_1, 4;
    %ix/load 0, 1, 0;
    %assign/v0/x1 v0x15f7450_0, 0, 8;
t_1 ;
    %delay 100000, 0;
    %load/v 8, v0x15f74d0_0, 4;
    %mov 12, 0, 28;
    %addi 8, 1, 32;
    %set/v v0x15f74d0_0, 8, 4;
    %jmp T_25.20;
T_25.21 ;
    %load/v 8, v0x15f7450_0, 8;
    %load/v 16, v0x15f7300_0, 8;
    %cmp/u 8, 16, 8;
    %jmp/0xz  T_25.22, 4;
    %vpi_call 3 135 "$display", "Test Case 1 part 1 Passed: Got data1 from address1";
    %jmp T_25.23;
T_25.22 ;
    %vpi_call 3 138 "$display", "Test Case 1 part 1 Failed:  Write and reading not working";
T_25.23 ;
    %set/v v0x15f7650_0, 0, 1;
    %set/v v0x15f7280_0, 1, 1;
    %delay 20000, 0;
    %set/v v0x15f7280_0, 0, 1;
    %set/v v0x15f74d0_0, 0, 4;
T_25.24 ;
    %load/v 8, v0x15f74d0_0, 4;
    %mov 12, 0, 2;
   %cmpi/u 8, 8, 6;
    %jmp/0xz T_25.25, 5;
    %movi 8, 7, 32;
    %load/v 40, v0x15f74d0_0, 4;
    %movi 44, 0, 28;
    %sub 8, 40, 32;
    %ix/get 1, 8, 32;
    %jmp/1 T_25.26, 4;
    %load/x1p 8, v0x15f7100_0, 1;
    %jmp T_25.27;
T_25.26 ;
    %mov 8, 2, 1;
T_25.27 ;
; Save base=8 wid=1 in lookaside.
    %ix/load 0, 1, 0;
    %assign/v0 v0x15f7650_0, 0, 8;
    %delay 100000, 0;
    %load/v 8, v0x15f74d0_0, 4;
    %mov 12, 0, 28;
    %addi 8, 1, 32;
    %set/v v0x15f74d0_0, 8, 4;
    %jmp T_25.24;
T_25.25 ;
    %set/v v0x15f74d0_0, 0, 4;
T_25.28 ;
    %load/v 8, v0x15f74d0_0, 4;
    %mov 12, 0, 2;
   %cmpi/u 8, 8, 6;
    %jmp/0xz T_25.29, 5;
    %vpi_call 3 161 "$display", "%b", v0x15f75d0_0;
    %load/v 8, v0x15f75d0_0, 1;
    %ix/getv 1, v0x15f74d0_0;
    %jmp/1 t_2, 4;
    %ix/load 0, 1, 0;
    %assign/v0/x1 v0x15f7450_0, 0, 8;
t_2 ;
    %delay 100000, 0;
    %load/v 8, v0x15f74d0_0, 4;
    %mov 12, 0, 28;
    %addi 8, 1, 32;
    %set/v v0x15f74d0_0, 8, 4;
    %jmp T_25.28;
T_25.29 ;
    %load/v 8, v0x15f7450_0, 8;
    %load/v 16, v0x15f7380_0, 8;
    %cmp/u 8, 16, 8;
    %jmp/0xz  T_25.30, 4;
    %vpi_call 3 168 "$display", "Test Case 1 part 2 Passed: Got data2 from address2";
    %jmp T_25.31;
T_25.30 ;
    %vpi_call 3 171 "$display", "Test Case 1 part 2 Failed:  Write and reading not working";
T_25.31 ;
    %set/v v0x15f7650_0, 0, 1;
    %set/v v0x15f7280_0, 1, 1;
    %delay 1000000, 0;
    %set/v v0x15f7280_0, 0, 1;
    %set/v v0x15f74d0_0, 0, 4;
T_25.32 ;
    %load/v 8, v0x15f74d0_0, 4;
    %mov 12, 0, 2;
   %cmpi/u 8, 8, 6;
    %jmp/0xz T_25.33, 5;
    %movi 8, 7, 32;
    %load/v 40, v0x15f74d0_0, 4;
    %movi 44, 0, 28;
    %sub 8, 40, 32;
    %ix/get 1, 8, 32;
    %jmp/1 T_25.34, 4;
    %load/x1p 8, v0x15f7080_0, 1;
    %jmp T_25.35;
T_25.34 ;
    %mov 8, 2, 1;
T_25.35 ;
; Save base=8 wid=1 in lookaside.
    %ix/load 0, 1, 0;
    %assign/v0 v0x15f7650_0, 0, 8;
    %delay 100000, 0;
    %load/v 8, v0x15f74d0_0, 4;
    %mov 12, 0, 28;
    %addi 8, 1, 32;
    %set/v v0x15f74d0_0, 8, 4;
    %jmp T_25.32;
T_25.33 ;
    %set/v v0x15f74d0_0, 0, 4;
T_25.36 ;
    %load/v 8, v0x15f74d0_0, 4;
    %mov 12, 0, 2;
   %cmpi/u 8, 8, 6;
    %jmp/0xz T_25.37, 5;
    %movi 8, 7, 32;
    %load/v 40, v0x15f74d0_0, 4;
    %movi 44, 0, 28;
    %sub 8, 40, 32;
    %ix/get 1, 8, 32;
    %jmp/1 T_25.38, 4;
    %load/x1p 8, v0x15f7380_0, 1;
    %jmp T_25.39;
T_25.38 ;
    %mov 8, 2, 1;
T_25.39 ;
; Save base=8 wid=1 in lookaside.
    %ix/load 0, 1, 0;
    %assign/v0 v0x15f7650_0, 0, 8;
    %delay 100000, 0;
    %load/v 8, v0x15f74d0_0, 4;
    %mov 12, 0, 28;
    %addi 8, 1, 32;
    %set/v v0x15f74d0_0, 8, 4;
    %jmp T_25.36;
T_25.37 ;
    %set/v v0x15f7650_0, 0, 1;
    %set/v v0x15f7280_0, 1, 1;
    %delay 20000, 0;
    %set/v v0x15f7280_0, 0, 1;
    %set/v v0x15f74d0_0, 0, 4;
T_25.40 ;
    %load/v 8, v0x15f74d0_0, 4;
    %mov 12, 0, 2;
   %cmpi/u 8, 8, 6;
    %jmp/0xz T_25.41, 5;
    %movi 8, 7, 32;
    %load/v 40, v0x15f74d0_0, 4;
    %movi 44, 0, 28;
    %sub 8, 40, 32;
    %ix/get 1, 8, 32;
    %jmp/1 T_25.42, 4;
    %load/x1p 8, v0x15f7000_0, 1;
    %jmp T_25.43;
T_25.42 ;
    %mov 8, 2, 1;
T_25.43 ;
; Save base=8 wid=1 in lookaside.
    %ix/load 0, 1, 0;
    %assign/v0 v0x15f7650_0, 0, 8;
    %delay 100000, 0;
    %load/v 8, v0x15f74d0_0, 4;
    %mov 12, 0, 28;
    %addi 8, 1, 32;
    %set/v v0x15f74d0_0, 8, 4;
    %jmp T_25.40;
T_25.41 ;
    %set/v v0x15f74d0_0, 0, 4;
T_25.44 ;
    %load/v 8, v0x15f74d0_0, 4;
    %mov 12, 0, 2;
   %cmpi/u 8, 8, 6;
    %jmp/0xz T_25.45, 5;
    %vpi_call 3 221 "$display", "%b", v0x15f75d0_0;
    %load/v 8, v0x15f75d0_0, 1;
    %ix/getv 1, v0x15f74d0_0;
    %jmp/1 t_3, 4;
    %ix/load 0, 1, 0;
    %assign/v0/x1 v0x15f7450_0, 0, 8;
t_3 ;
    %delay 100000, 0;
    %load/v 8, v0x15f74d0_0, 4;
    %mov 12, 0, 28;
    %addi 8, 1, 32;
    %set/v v0x15f74d0_0, 8, 4;
    %jmp T_25.44;
T_25.45 ;
    %load/v 8, v0x15f7450_0, 8;
    %load/v 16, v0x15f7380_0, 8;
    %cmp/u 8, 16, 8;
    %jmp/0xz  T_25.46, 4;
    %vpi_call 3 228 "$display", "Test Case 2 Passed: Successfully verwrote data in address1";
    %jmp T_25.47;
T_25.46 ;
    %vpi_call 3 231 "$display", "Test Case 2 Failed: Overwriting failed";
T_25.47 ;
    %set/v v0x15f7650_0, 0, 1;
    %set/v v0x15f7280_0, 1, 1;
    %delay 20000, 0;
    %set/v v0x15f7280_0, 0, 1;
    %set/v v0x15f74d0_0, 0, 4;
T_25.48 ;
    %load/v 8, v0x15f74d0_0, 4;
    %mov 12, 0, 2;
   %cmpi/u 8, 8, 6;
    %jmp/0xz T_25.49, 5;
    %movi 8, 7, 32;
    %load/v 40, v0x15f74d0_0, 4;
    %movi 44, 0, 28;
    %sub 8, 40, 32;
    %ix/get 1, 8, 32;
    %jmp/1 T_25.50, 4;
    %load/x1p 8, v0x15f7100_0, 1;
    %jmp T_25.51;
T_25.50 ;
    %mov 8, 2, 1;
T_25.51 ;
; Save base=8 wid=1 in lookaside.
    %ix/load 0, 1, 0;
    %assign/v0 v0x15f7650_0, 0, 8;
    %delay 100000, 0;
    %load/v 8, v0x15f74d0_0, 4;
    %mov 12, 0, 28;
    %addi 8, 1, 32;
    %set/v v0x15f74d0_0, 8, 4;
    %jmp T_25.48;
T_25.49 ;
    %set/v v0x15f74d0_0, 0, 4;
T_25.52 ;
    %load/v 8, v0x15f74d0_0, 4;
    %mov 12, 0, 2;
   %cmpi/u 8, 8, 6;
    %jmp/0xz T_25.53, 5;
    %vpi_call 3 255 "$display", "%b", v0x15f75d0_0;
    %load/v 8, v0x15f75d0_0, 1;
    %ix/getv 1, v0x15f74d0_0;
    %jmp/1 t_4, 4;
    %ix/load 0, 1, 0;
    %assign/v0/x1 v0x15f7450_0, 0, 8;
t_4 ;
    %delay 100000, 0;
    %load/v 8, v0x15f74d0_0, 4;
    %mov 12, 0, 28;
    %addi 8, 1, 32;
    %set/v v0x15f74d0_0, 8, 4;
    %jmp T_25.52;
T_25.53 ;
    %load/v 8, v0x15f7450_0, 8;
    %load/v 16, v0x15f7380_0, 8;
    %cmp/u 8, 16, 8;
    %jmp/0xz  T_25.54, 4;
    %vpi_call 3 262 "$display", "Test Case 3 Passed: Read data2 from address2 once";
    %jmp T_25.55;
T_25.54 ;
    %vpi_call 3 265 "$display", "Test Case 3 Failed";
T_25.55 ;
    %set/v v0x15f7650_0, 0, 1;
    %set/v v0x15f7280_0, 1, 1;
    %delay 20000, 0;
    %set/v v0x15f7280_0, 0, 1;
    %set/v v0x15f74d0_0, 0, 4;
T_25.56 ;
    %load/v 8, v0x15f74d0_0, 4;
    %mov 12, 0, 2;
   %cmpi/u 8, 8, 6;
    %jmp/0xz T_25.57, 5;
    %movi 8, 7, 32;
    %load/v 40, v0x15f74d0_0, 4;
    %movi 44, 0, 28;
    %sub 8, 40, 32;
    %ix/get 1, 8, 32;
    %jmp/1 T_25.58, 4;
    %load/x1p 8, v0x15f7100_0, 1;
    %jmp T_25.59;
T_25.58 ;
    %mov 8, 2, 1;
T_25.59 ;
; Save base=8 wid=1 in lookaside.
    %ix/load 0, 1, 0;
    %assign/v0 v0x15f7650_0, 0, 8;
    %delay 100000, 0;
    %load/v 8, v0x15f74d0_0, 4;
    %mov 12, 0, 28;
    %addi 8, 1, 32;
    %set/v v0x15f74d0_0, 8, 4;
    %jmp T_25.56;
T_25.57 ;
    %set/v v0x15f74d0_0, 0, 4;
T_25.60 ;
    %load/v 8, v0x15f74d0_0, 4;
    %mov 12, 0, 2;
   %cmpi/u 8, 8, 6;
    %jmp/0xz T_25.61, 5;
    %vpi_call 3 286 "$display", "%b", v0x15f75d0_0;
    %load/v 8, v0x15f75d0_0, 1;
    %ix/getv 1, v0x15f74d0_0;
    %jmp/1 t_5, 4;
    %ix/load 0, 1, 0;
    %assign/v0/x1 v0x15f7450_0, 0, 8;
t_5 ;
    %delay 100000, 0;
    %load/v 8, v0x15f74d0_0, 4;
    %mov 12, 0, 28;
    %addi 8, 1, 32;
    %set/v v0x15f74d0_0, 8, 4;
    %jmp T_25.60;
T_25.61 ;
    %load/v 8, v0x15f7450_0, 8;
    %load/v 16, v0x15f7380_0, 8;
    %cmp/u 8, 16, 8;
    %jmp/0xz  T_25.62, 4;
    %vpi_call 3 293 "$display", "Test Case 3 Passed: Read data2 from address2 twice";
    %jmp T_25.63;
T_25.62 ;
    %vpi_call 3 296 "$display", "Test Case 3 Failed";
T_25.63 ;
    %vpi_call 3 299 "$finish";
    %end;
    .thread T_25;
# The file index is used to find the file name in the following table.
:file_names 8;
    "N/A";
    "<interactive>";
    "./spimemory.v";
    "spi.t.v";
    "./inputconditioner.v";
    "./fsmachine.v";
    "./shiftregister.v";
    "./datamemory.v";
