 
****************************************
Report : timing
        -path full
        -delay min
        -max_paths 10
Design : SYS_TOP
Version: K-2015.06
Date   : Fri Oct 14 13:49:36 2022
****************************************

Operating Conditions: scmetro_tsmc_cl013g_rvt_ff_1p32v_m40c   Library: scmetro_tsmc_cl013g_rvt_ff_1p32v_m40c
Wire Load Model Mode: top

  Startpoint: U0_ref_sync/enable_pulse_d_reg
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: U0_ALU/OUT_VALID_reg
            (rising edge-triggered flip-flop clocked by ALU_CLK)
  Path Group: ALU_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_ref_sync/enable_pulse_d_reg/CK (DFFRQX2M)            0.00       0.00 r
  U0_ref_sync/enable_pulse_d_reg/Q (DFFRQX2M)             0.53       0.53 f
  U0_ref_sync/enable_pulse_d (DATA_SYNC_0)                0.00       0.53 f
  U0_SYS_CTRL/UART_RX_VLD (SYS_CTRL)                      0.00       0.53 f
  U0_SYS_CTRL/U0_CTRL_RX/UART_RX_VLD (CTRL_RX)            0.00       0.53 f
  U0_SYS_CTRL/U0_CTRL_RX/U54/Y (INVX2M)                   0.12       0.65 r
  U0_SYS_CTRL/U0_CTRL_RX/U25/Y (NOR2X2M)                  0.08       0.73 f
  U0_SYS_CTRL/U0_CTRL_RX/ALU_EN (CTRL_RX)                 0.00       0.73 f
  U0_SYS_CTRL/ALU_EN (SYS_CTRL)                           0.00       0.73 f
  U0_ALU/EN (ALU)                                         0.00       0.73 f
  U0_ALU/OUT_VALID_reg/D (DFFRQX2M)                       0.00       0.73 f
  data arrival time                                                  0.73

  clock ALU_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_ALU/OUT_VALID_reg/CK (DFFRQX2M)                      0.00       0.00 r
  library hold time                                      -0.03      -0.03
  data required time                                                -0.03
  --------------------------------------------------------------------------
  data required time                                                -0.03
  data arrival time                                                 -0.73
  --------------------------------------------------------------------------
  slack (MET)                                                        0.76


  Startpoint: U0_REGFILE/regArr_reg[1][1]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: U0_ALU/ALU_OUT_reg[1]
            (rising edge-triggered flip-flop clocked by ALU_CLK)
  Path Group: ALU_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_REGFILE/regArr_reg[1][1]/CK (DFFRQX2M)               0.00       0.00 r
  U0_REGFILE/regArr_reg[1][1]/Q (DFFRQX2M)                0.49       0.49 r
  U0_REGFILE/REG1[1] (RegFile)                            0.00       0.49 r
  U0_ALU/B[1] (ALU)                                       0.00       0.49 r
  U0_ALU/U126/Y (OAI21X2M)                                0.10       0.59 f
  U0_ALU/U46/Y (AOI211X2M)                                0.14       0.73 r
  U0_ALU/U44/Y (AOI31X2M)                                 0.11       0.85 f
  U0_ALU/ALU_OUT_reg[1]/D (DFFRQX2M)                      0.00       0.85 f
  data arrival time                                                  0.85

  clock ALU_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_ALU/ALU_OUT_reg[1]/CK (DFFRQX2M)                     0.00       0.00 r
  library hold time                                      -0.03      -0.03
  data required time                                                -0.03
  --------------------------------------------------------------------------
  data required time                                                -0.03
  data arrival time                                                 -0.85
  --------------------------------------------------------------------------
  slack (MET)                                                        0.87


  Startpoint: U0_REGFILE/regArr_reg[1][0]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: U0_ALU/ALU_OUT_reg[0]
            (rising edge-triggered flip-flop clocked by ALU_CLK)
  Path Group: ALU_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_REGFILE/regArr_reg[1][0]/CK (DFFRQX2M)               0.00       0.00 r
  U0_REGFILE/regArr_reg[1][0]/Q (DFFRQX2M)                0.52       0.52 r
  U0_REGFILE/REG1[0] (RegFile)                            0.00       0.52 r
  U0_ALU/B[0] (ALU)                                       0.00       0.52 r
  U0_ALU/U122/Y (OAI21X2M)                                0.11       0.63 f
  U0_ALU/U42/Y (AOI211X2M)                                0.14       0.77 r
  U0_ALU/U40/Y (AOI31X2M)                                 0.11       0.88 f
  U0_ALU/ALU_OUT_reg[0]/D (DFFRQX2M)                      0.00       0.88 f
  data arrival time                                                  0.88

  clock ALU_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_ALU/ALU_OUT_reg[0]/CK (DFFRQX2M)                     0.00       0.00 r
  library hold time                                      -0.03      -0.03
  data required time                                                -0.03
  --------------------------------------------------------------------------
  data required time                                                -0.03
  data arrival time                                                 -0.88
  --------------------------------------------------------------------------
  slack (MET)                                                        0.91


  Startpoint: U0_ref_sync/enable_pulse_d_reg
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: U0_ALU/ALU_OUT_reg[15]
            (rising edge-triggered flip-flop clocked by ALU_CLK)
  Path Group: ALU_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_ref_sync/enable_pulse_d_reg/CK (DFFRQX2M)            0.00       0.00 r
  U0_ref_sync/enable_pulse_d_reg/Q (DFFRQX2M)             0.53       0.53 f
  U0_ref_sync/enable_pulse_d (DATA_SYNC_0)                0.00       0.53 f
  U0_SYS_CTRL/UART_RX_VLD (SYS_CTRL)                      0.00       0.53 f
  U0_SYS_CTRL/U0_CTRL_RX/UART_RX_VLD (CTRL_RX)            0.00       0.53 f
  U0_SYS_CTRL/U0_CTRL_RX/U54/Y (INVX2M)                   0.12       0.65 r
  U0_SYS_CTRL/U0_CTRL_RX/U25/Y (NOR2X2M)                  0.08       0.73 f
  U0_SYS_CTRL/U0_CTRL_RX/ALU_EN (CTRL_RX)                 0.00       0.73 f
  U0_SYS_CTRL/ALU_EN (SYS_CTRL)                           0.00       0.73 f
  U0_ALU/EN (ALU)                                         0.00       0.73 f
  U0_ALU/U37/Y (NAND2X2M)                                 0.15       0.88 r
  U0_ALU/U4/Y (OAI2BB1X2M)                                0.07       0.95 f
  U0_ALU/ALU_OUT_reg[15]/D (DFFRQX2M)                     0.00       0.95 f
  data arrival time                                                  0.95

  clock ALU_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_ALU/ALU_OUT_reg[15]/CK (DFFRQX2M)                    0.00       0.00 r
  library hold time                                      -0.03      -0.03
  data required time                                                -0.03
  --------------------------------------------------------------------------
  data required time                                                -0.03
  data arrival time                                                 -0.95
  --------------------------------------------------------------------------
  slack (MET)                                                        0.98


  Startpoint: U0_ref_sync/enable_pulse_d_reg
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: U0_ALU/ALU_OUT_reg[14]
            (rising edge-triggered flip-flop clocked by ALU_CLK)
  Path Group: ALU_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_ref_sync/enable_pulse_d_reg/CK (DFFRQX2M)            0.00       0.00 r
  U0_ref_sync/enable_pulse_d_reg/Q (DFFRQX2M)             0.53       0.53 f
  U0_ref_sync/enable_pulse_d (DATA_SYNC_0)                0.00       0.53 f
  U0_SYS_CTRL/UART_RX_VLD (SYS_CTRL)                      0.00       0.53 f
  U0_SYS_CTRL/U0_CTRL_RX/UART_RX_VLD (CTRL_RX)            0.00       0.53 f
  U0_SYS_CTRL/U0_CTRL_RX/U54/Y (INVX2M)                   0.12       0.65 r
  U0_SYS_CTRL/U0_CTRL_RX/U25/Y (NOR2X2M)                  0.08       0.73 f
  U0_SYS_CTRL/U0_CTRL_RX/ALU_EN (CTRL_RX)                 0.00       0.73 f
  U0_SYS_CTRL/ALU_EN (SYS_CTRL)                           0.00       0.73 f
  U0_ALU/EN (ALU)                                         0.00       0.73 f
  U0_ALU/U37/Y (NAND2X2M)                                 0.15       0.88 r
  U0_ALU/U7/Y (OAI2BB1X2M)                                0.07       0.95 f
  U0_ALU/ALU_OUT_reg[14]/D (DFFRQX2M)                     0.00       0.95 f
  data arrival time                                                  0.95

  clock ALU_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_ALU/ALU_OUT_reg[14]/CK (DFFRQX2M)                    0.00       0.00 r
  library hold time                                      -0.03      -0.03
  data required time                                                -0.03
  --------------------------------------------------------------------------
  data required time                                                -0.03
  data arrival time                                                 -0.95
  --------------------------------------------------------------------------
  slack (MET)                                                        0.98


  Startpoint: U0_ref_sync/enable_pulse_d_reg
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: U0_ALU/ALU_OUT_reg[13]
            (rising edge-triggered flip-flop clocked by ALU_CLK)
  Path Group: ALU_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_ref_sync/enable_pulse_d_reg/CK (DFFRQX2M)            0.00       0.00 r
  U0_ref_sync/enable_pulse_d_reg/Q (DFFRQX2M)             0.53       0.53 f
  U0_ref_sync/enable_pulse_d (DATA_SYNC_0)                0.00       0.53 f
  U0_SYS_CTRL/UART_RX_VLD (SYS_CTRL)                      0.00       0.53 f
  U0_SYS_CTRL/U0_CTRL_RX/UART_RX_VLD (CTRL_RX)            0.00       0.53 f
  U0_SYS_CTRL/U0_CTRL_RX/U54/Y (INVX2M)                   0.12       0.65 r
  U0_SYS_CTRL/U0_CTRL_RX/U25/Y (NOR2X2M)                  0.08       0.73 f
  U0_SYS_CTRL/U0_CTRL_RX/ALU_EN (CTRL_RX)                 0.00       0.73 f
  U0_SYS_CTRL/ALU_EN (SYS_CTRL)                           0.00       0.73 f
  U0_ALU/EN (ALU)                                         0.00       0.73 f
  U0_ALU/U37/Y (NAND2X2M)                                 0.15       0.88 r
  U0_ALU/U9/Y (OAI2BB1X2M)                                0.07       0.95 f
  U0_ALU/ALU_OUT_reg[13]/D (DFFRQX2M)                     0.00       0.95 f
  data arrival time                                                  0.95

  clock ALU_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_ALU/ALU_OUT_reg[13]/CK (DFFRQX2M)                    0.00       0.00 r
  library hold time                                      -0.03      -0.03
  data required time                                                -0.03
  --------------------------------------------------------------------------
  data required time                                                -0.03
  data arrival time                                                 -0.95
  --------------------------------------------------------------------------
  slack (MET)                                                        0.98


  Startpoint: U0_ref_sync/enable_pulse_d_reg
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: U0_ALU/ALU_OUT_reg[12]
            (rising edge-triggered flip-flop clocked by ALU_CLK)
  Path Group: ALU_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_ref_sync/enable_pulse_d_reg/CK (DFFRQX2M)            0.00       0.00 r
  U0_ref_sync/enable_pulse_d_reg/Q (DFFRQX2M)             0.53       0.53 f
  U0_ref_sync/enable_pulse_d (DATA_SYNC_0)                0.00       0.53 f
  U0_SYS_CTRL/UART_RX_VLD (SYS_CTRL)                      0.00       0.53 f
  U0_SYS_CTRL/U0_CTRL_RX/UART_RX_VLD (CTRL_RX)            0.00       0.53 f
  U0_SYS_CTRL/U0_CTRL_RX/U54/Y (INVX2M)                   0.12       0.65 r
  U0_SYS_CTRL/U0_CTRL_RX/U25/Y (NOR2X2M)                  0.08       0.73 f
  U0_SYS_CTRL/U0_CTRL_RX/ALU_EN (CTRL_RX)                 0.00       0.73 f
  U0_SYS_CTRL/ALU_EN (SYS_CTRL)                           0.00       0.73 f
  U0_ALU/EN (ALU)                                         0.00       0.73 f
  U0_ALU/U37/Y (NAND2X2M)                                 0.15       0.88 r
  U0_ALU/U8/Y (OAI2BB1X2M)                                0.07       0.95 f
  U0_ALU/ALU_OUT_reg[12]/D (DFFRQX2M)                     0.00       0.95 f
  data arrival time                                                  0.95

  clock ALU_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_ALU/ALU_OUT_reg[12]/CK (DFFRQX2M)                    0.00       0.00 r
  library hold time                                      -0.03      -0.03
  data required time                                                -0.03
  --------------------------------------------------------------------------
  data required time                                                -0.03
  data arrival time                                                 -0.95
  --------------------------------------------------------------------------
  slack (MET)                                                        0.98


  Startpoint: U0_ref_sync/enable_pulse_d_reg
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: U0_ALU/ALU_OUT_reg[11]
            (rising edge-triggered flip-flop clocked by ALU_CLK)
  Path Group: ALU_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_ref_sync/enable_pulse_d_reg/CK (DFFRQX2M)            0.00       0.00 r
  U0_ref_sync/enable_pulse_d_reg/Q (DFFRQX2M)             0.53       0.53 f
  U0_ref_sync/enable_pulse_d (DATA_SYNC_0)                0.00       0.53 f
  U0_SYS_CTRL/UART_RX_VLD (SYS_CTRL)                      0.00       0.53 f
  U0_SYS_CTRL/U0_CTRL_RX/UART_RX_VLD (CTRL_RX)            0.00       0.53 f
  U0_SYS_CTRL/U0_CTRL_RX/U54/Y (INVX2M)                   0.12       0.65 r
  U0_SYS_CTRL/U0_CTRL_RX/U25/Y (NOR2X2M)                  0.08       0.73 f
  U0_SYS_CTRL/U0_CTRL_RX/ALU_EN (CTRL_RX)                 0.00       0.73 f
  U0_SYS_CTRL/ALU_EN (SYS_CTRL)                           0.00       0.73 f
  U0_ALU/EN (ALU)                                         0.00       0.73 f
  U0_ALU/U37/Y (NAND2X2M)                                 0.15       0.88 r
  U0_ALU/U12/Y (OAI2BB1X2M)                               0.07       0.95 f
  U0_ALU/ALU_OUT_reg[11]/D (DFFRQX2M)                     0.00       0.95 f
  data arrival time                                                  0.95

  clock ALU_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_ALU/ALU_OUT_reg[11]/CK (DFFRQX2M)                    0.00       0.00 r
  library hold time                                      -0.03      -0.03
  data required time                                                -0.03
  --------------------------------------------------------------------------
  data required time                                                -0.03
  data arrival time                                                 -0.95
  --------------------------------------------------------------------------
  slack (MET)                                                        0.98


  Startpoint: U0_ref_sync/enable_pulse_d_reg
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: U0_ALU/ALU_OUT_reg[10]
            (rising edge-triggered flip-flop clocked by ALU_CLK)
  Path Group: ALU_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_ref_sync/enable_pulse_d_reg/CK (DFFRQX2M)            0.00       0.00 r
  U0_ref_sync/enable_pulse_d_reg/Q (DFFRQX2M)             0.53       0.53 f
  U0_ref_sync/enable_pulse_d (DATA_SYNC_0)                0.00       0.53 f
  U0_SYS_CTRL/UART_RX_VLD (SYS_CTRL)                      0.00       0.53 f
  U0_SYS_CTRL/U0_CTRL_RX/UART_RX_VLD (CTRL_RX)            0.00       0.53 f
  U0_SYS_CTRL/U0_CTRL_RX/U54/Y (INVX2M)                   0.12       0.65 r
  U0_SYS_CTRL/U0_CTRL_RX/U25/Y (NOR2X2M)                  0.08       0.73 f
  U0_SYS_CTRL/U0_CTRL_RX/ALU_EN (CTRL_RX)                 0.00       0.73 f
  U0_SYS_CTRL/ALU_EN (SYS_CTRL)                           0.00       0.73 f
  U0_ALU/EN (ALU)                                         0.00       0.73 f
  U0_ALU/U37/Y (NAND2X2M)                                 0.15       0.88 r
  U0_ALU/U11/Y (OAI2BB1X2M)                               0.07       0.95 f
  U0_ALU/ALU_OUT_reg[10]/D (DFFRQX2M)                     0.00       0.95 f
  data arrival time                                                  0.95

  clock ALU_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_ALU/ALU_OUT_reg[10]/CK (DFFRQX2M)                    0.00       0.00 r
  library hold time                                      -0.03      -0.03
  data required time                                                -0.03
  --------------------------------------------------------------------------
  data required time                                                -0.03
  data arrival time                                                 -0.95
  --------------------------------------------------------------------------
  slack (MET)                                                        0.98


  Startpoint: U0_ref_sync/enable_pulse_d_reg
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: U0_ALU/ALU_OUT_reg[9]
            (rising edge-triggered flip-flop clocked by ALU_CLK)
  Path Group: ALU_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_ref_sync/enable_pulse_d_reg/CK (DFFRQX2M)            0.00       0.00 r
  U0_ref_sync/enable_pulse_d_reg/Q (DFFRQX2M)             0.53       0.53 f
  U0_ref_sync/enable_pulse_d (DATA_SYNC_0)                0.00       0.53 f
  U0_SYS_CTRL/UART_RX_VLD (SYS_CTRL)                      0.00       0.53 f
  U0_SYS_CTRL/U0_CTRL_RX/UART_RX_VLD (CTRL_RX)            0.00       0.53 f
  U0_SYS_CTRL/U0_CTRL_RX/U54/Y (INVX2M)                   0.12       0.65 r
  U0_SYS_CTRL/U0_CTRL_RX/U25/Y (NOR2X2M)                  0.08       0.73 f
  U0_SYS_CTRL/U0_CTRL_RX/ALU_EN (CTRL_RX)                 0.00       0.73 f
  U0_SYS_CTRL/ALU_EN (SYS_CTRL)                           0.00       0.73 f
  U0_ALU/EN (ALU)                                         0.00       0.73 f
  U0_ALU/U37/Y (NAND2X2M)                                 0.15       0.88 r
  U0_ALU/U10/Y (OAI2BB1X2M)                               0.07       0.95 f
  U0_ALU/ALU_OUT_reg[9]/D (DFFRQX2M)                      0.00       0.95 f
  data arrival time                                                  0.95

  clock ALU_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_ALU/ALU_OUT_reg[9]/CK (DFFRQX2M)                     0.00       0.00 r
  library hold time                                      -0.03      -0.03
  data required time                                                -0.03
  --------------------------------------------------------------------------
  data required time                                                -0.03
  data arrival time                                                 -0.95
  --------------------------------------------------------------------------
  slack (MET)                                                        0.98


  Startpoint: U0_SYS_CTRL/U0_CTRL_RX/RF_ADDR_REG_reg[0]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: U0_SYS_CTRL/U0_CTRL_RX/RF_ADDR_REG_reg[0]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_SYS_CTRL/U0_CTRL_RX/RF_ADDR_REG_reg[0]/CK (DFFRX1M)
                                                          0.00       0.00 r
  U0_SYS_CTRL/U0_CTRL_RX/RF_ADDR_REG_reg[0]/QN (DFFRX1M)
                                                          0.35       0.35 r
  U0_SYS_CTRL/U0_CTRL_RX/U68/Y (OAI22X1M)                 0.09       0.44 f
  U0_SYS_CTRL/U0_CTRL_RX/RF_ADDR_REG_reg[0]/D (DFFRX1M)
                                                          0.00       0.44 f
  data arrival time                                                  0.44

  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_SYS_CTRL/U0_CTRL_RX/RF_ADDR_REG_reg[0]/CK (DFFRX1M)
                                                          0.00       0.10 r
  library hold time                                      -0.02       0.08
  data required time                                                 0.08
  --------------------------------------------------------------------------
  data required time                                                 0.08
  data arrival time                                                 -0.44
  --------------------------------------------------------------------------
  slack (MET)                                                        0.36


  Startpoint: U0_SYS_CTRL/U0_CTRL_RX/RF_ADDR_REG_reg[2]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: U0_SYS_CTRL/U0_CTRL_RX/RF_ADDR_REG_reg[2]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_SYS_CTRL/U0_CTRL_RX/RF_ADDR_REG_reg[2]/CK (DFFRX1M)
                                                          0.00       0.00 r
  U0_SYS_CTRL/U0_CTRL_RX/RF_ADDR_REG_reg[2]/QN (DFFRX1M)
                                                          0.35       0.35 r
  U0_SYS_CTRL/U0_CTRL_RX/U66/Y (OAI22X1M)                 0.09       0.44 f
  U0_SYS_CTRL/U0_CTRL_RX/RF_ADDR_REG_reg[2]/D (DFFRX1M)
                                                          0.00       0.44 f
  data arrival time                                                  0.44

  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_SYS_CTRL/U0_CTRL_RX/RF_ADDR_REG_reg[2]/CK (DFFRX1M)
                                                          0.00       0.10 r
  library hold time                                      -0.02       0.08
  data required time                                                 0.08
  --------------------------------------------------------------------------
  data required time                                                 0.08
  data arrival time                                                 -0.44
  --------------------------------------------------------------------------
  slack (MET)                                                        0.36


  Startpoint: U0_SYS_CTRL/U0_CTRL_RX/RF_ADDR_REG_reg[1]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: U0_SYS_CTRL/U0_CTRL_RX/RF_ADDR_REG_reg[1]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_SYS_CTRL/U0_CTRL_RX/RF_ADDR_REG_reg[1]/CK (DFFRX1M)
                                                          0.00       0.00 r
  U0_SYS_CTRL/U0_CTRL_RX/RF_ADDR_REG_reg[1]/QN (DFFRX1M)
                                                          0.35       0.35 r
  U0_SYS_CTRL/U0_CTRL_RX/U65/Y (OAI22X1M)                 0.09       0.44 f
  U0_SYS_CTRL/U0_CTRL_RX/RF_ADDR_REG_reg[1]/D (DFFRX1M)
                                                          0.00       0.44 f
  data arrival time                                                  0.44

  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_SYS_CTRL/U0_CTRL_RX/RF_ADDR_REG_reg[1]/CK (DFFRX1M)
                                                          0.00       0.10 r
  library hold time                                      -0.02       0.08
  data required time                                                 0.08
  --------------------------------------------------------------------------
  data required time                                                 0.08
  data arrival time                                                 -0.44
  --------------------------------------------------------------------------
  slack (MET)                                                        0.36


  Startpoint: U0_RST_SYNC/meta_flop_reg/CK
              (internal path startpoint clocked by REF_CLK)
  Endpoint: U0_RST_SYNC/sync_flop_reg
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.00       0.00 r
  U0_RST_SYNC/meta_flop_reg/CK (DFFRQX2M)                 0.00       0.00 r
  U0_RST_SYNC/meta_flop_reg/Q (DFFRQX2M)                  0.45       0.45 f
  U0_RST_SYNC/sync_flop_reg/D (DFFRQX2M)                  0.00       0.45 f
  data arrival time                                                  0.45

  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_RST_SYNC/sync_flop_reg/CK (DFFRQX2M)                 0.00       0.10 r
  library hold time                                      -0.03       0.07
  data required time                                                 0.07
  --------------------------------------------------------------------------
  data required time                                                 0.07
  data arrival time                                                 -0.45
  --------------------------------------------------------------------------
  slack (MET)                                                        0.37


  Startpoint: U1_RST_SYNC/meta_flop_reg/CK
              (internal path startpoint clocked by REF_CLK)
  Endpoint: U1_RST_SYNC/sync_flop_reg
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.00       0.00 r
  U1_RST_SYNC/meta_flop_reg/CK (DFFRQX2M)                 0.00       0.00 r
  U1_RST_SYNC/meta_flop_reg/Q (DFFRQX2M)                  0.45       0.45 f
  U1_RST_SYNC/sync_flop_reg/D (DFFRQX2M)                  0.00       0.45 f
  data arrival time                                                  0.45

  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U1_RST_SYNC/sync_flop_reg/CK (DFFRQX2M)                 0.00       0.10 r
  library hold time                                      -0.03       0.07
  data required time                                                 0.07
  --------------------------------------------------------------------------
  data required time                                                 0.07
  data arrival time                                                 -0.45
  --------------------------------------------------------------------------
  slack (MET)                                                        0.37


  Startpoint: U0_bit_sync/meta_flop_reg
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: U0_bit_sync/sync_flop_reg
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_bit_sync/meta_flop_reg/CK (DFFRQX2M)                 0.00       0.00 r
  U0_bit_sync/meta_flop_reg/Q (DFFRQX2M)                  0.45       0.45 f
  U0_bit_sync/sync_flop_reg/D (DFFRQX2M)                  0.00       0.45 f
  data arrival time                                                  0.45

  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_bit_sync/sync_flop_reg/CK (DFFRQX2M)                 0.00       0.10 r
  library hold time                                      -0.03       0.07
  data required time                                                 0.07
  --------------------------------------------------------------------------
  data required time                                                 0.07
  data arrival time                                                 -0.45
  --------------------------------------------------------------------------
  slack (MET)                                                        0.37


  Startpoint: U0_ref_sync/meta_flop_reg
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: U0_ref_sync/sync_flop_reg
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_ref_sync/meta_flop_reg/CK (DFFRQX2M)                 0.00       0.00 r
  U0_ref_sync/meta_flop_reg/Q (DFFRQX2M)                  0.45       0.45 f
  U0_ref_sync/sync_flop_reg/D (DFFRQX2M)                  0.00       0.45 f
  data arrival time                                                  0.45

  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_ref_sync/sync_flop_reg/CK (DFFRQX2M)                 0.00       0.10 r
  library hold time                                      -0.03       0.07
  data required time                                                 0.07
  --------------------------------------------------------------------------
  data required time                                                 0.07
  data arrival time                                                 -0.45
  --------------------------------------------------------------------------
  slack (MET)                                                        0.37


  Startpoint: U0_bit_sync/sync_flop_reg
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: U0_SYS_CTRL/U0_CTRL_TX/CS_reg[2]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_bit_sync/sync_flop_reg/CK (DFFRQX2M)                 0.00       0.00 r
  U0_bit_sync/sync_flop_reg/Q (DFFRQX2M)                  0.40       0.40 r
  U0_bit_sync/sync_bit (BIT_SYNC)                         0.00       0.40 r
  U0_SYS_CTRL/UART_TX_Busy (SYS_CTRL)                     0.00       0.40 r
  U0_SYS_CTRL/U0_CTRL_TX/UART_TX_Busy (CTRL_TX)           0.00       0.40 r
  U0_SYS_CTRL/U0_CTRL_TX/U16/Y (AOI21X2M)                 0.05       0.45 f
  U0_SYS_CTRL/U0_CTRL_TX/CS_reg[2]/D (DFFRQX2M)           0.00       0.45 f
  data arrival time                                                  0.45

  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_SYS_CTRL/U0_CTRL_TX/CS_reg[2]/CK (DFFRQX2M)          0.00       0.10 r
  library hold time                                      -0.02       0.08
  data required time                                                 0.08
  --------------------------------------------------------------------------
  data required time                                                 0.08
  data arrival time                                                 -0.45
  --------------------------------------------------------------------------
  slack (MET)                                                        0.37


  Startpoint: U0_ref_sync/sync_flop_reg
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: U0_ref_sync/enable_flop_reg
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_ref_sync/sync_flop_reg/CK (DFFRQX2M)                 0.00       0.00 r
  U0_ref_sync/sync_flop_reg/Q (DFFRQX2M)                  0.46       0.46 f
  U0_ref_sync/enable_flop_reg/D (DFFRQX2M)                0.00       0.46 f
  data arrival time                                                  0.46

  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_ref_sync/enable_flop_reg/CK (DFFRQX2M)               0.00       0.10 r
  library hold time                                      -0.03       0.07
  data required time                                                 0.07
  --------------------------------------------------------------------------
  data required time                                                 0.07
  data arrival time                                                 -0.46
  --------------------------------------------------------------------------
  slack (MET)                                                        0.39


  Startpoint: U0_SYS_CTRL/U0_CTRL_RX/RF_ADDR_REG_reg[3]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: U0_SYS_CTRL/U0_CTRL_RX/RF_ADDR_REG_reg[3]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_SYS_CTRL/U0_CTRL_RX/RF_ADDR_REG_reg[3]/CK (DFFRX1M)
                                                          0.00       0.00 r
  U0_SYS_CTRL/U0_CTRL_RX/RF_ADDR_REG_reg[3]/QN (DFFRX1M)
                                                          0.38       0.38 r
  U0_SYS_CTRL/U0_CTRL_RX/U67/Y (OAI22X1M)                 0.11       0.48 f
  U0_SYS_CTRL/U0_CTRL_RX/RF_ADDR_REG_reg[3]/D (DFFRX1M)
                                                          0.00       0.48 f
  data arrival time                                                  0.48

  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_SYS_CTRL/U0_CTRL_RX/RF_ADDR_REG_reg[3]/CK (DFFRX1M)
                                                          0.00       0.10 r
  library hold time                                      -0.02       0.08
  data required time                                                 0.08
  --------------------------------------------------------------------------
  data required time                                                 0.08
  data arrival time                                                 -0.48
  --------------------------------------------------------------------------
  slack (MET)                                                        0.40


  Startpoint: U0_UART/U0_UART_RX/counter/bit_cnt_reg[3]
              (rising edge-triggered flip-flop clocked by UART_RX_CLK)
  Endpoint: U0_UART/U0_UART_RX/counter/bit_cnt_reg[3]
            (rising edge-triggered flip-flop clocked by UART_RX_CLK)
  Path Group: UART_RX_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_RX_CLK (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_UART/U0_UART_RX/counter/bit_cnt_reg[3]/CK (DFFRX1M)
                                                          0.00       0.00 r
  U0_UART/U0_UART_RX/counter/bit_cnt_reg[3]/QN (DFFRX1M)
                                                          0.36       0.36 r
  U0_UART/U0_UART_RX/counter/U12/Y (OAI21X2M)             0.08       0.44 f
  U0_UART/U0_UART_RX/counter/bit_cnt_reg[3]/D (DFFRX1M)
                                                          0.00       0.44 f
  data arrival time                                                  0.44

  clock UART_RX_CLK (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_UART/U0_UART_RX/counter/bit_cnt_reg[3]/CK (DFFRX1M)
                                                          0.00       0.10 r
  library hold time                                      -0.02       0.08
  data required time                                                 0.08
  --------------------------------------------------------------------------
  data required time                                                 0.08
  data arrival time                                                 -0.44
  --------------------------------------------------------------------------
  slack (MET)                                                        0.36


  Startpoint: U0_ClkDiv/count_reg[1]
              (rising edge-triggered flip-flop clocked by UART_RX_CLK)
  Endpoint: U0_ClkDiv/count_reg[1]
            (rising edge-triggered flip-flop clocked by UART_RX_CLK)
  Path Group: UART_RX_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_RX_CLK (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_ClkDiv/count_reg[1]/CK (DFFRQX2M)                    0.00       0.00 r
  U0_ClkDiv/count_reg[1]/Q (DFFRQX2M)                     0.39       0.39 r
  U0_ClkDiv/U27/Y (OAI22X1M)                              0.08       0.48 f
  U0_ClkDiv/count_reg[1]/D (DFFRQX2M)                     0.00       0.48 f
  data arrival time                                                  0.48

  clock UART_RX_CLK (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_ClkDiv/count_reg[1]/CK (DFFRQX2M)                    0.00       0.10 r
  library hold time                                      -0.02       0.08
  data required time                                                 0.08
  --------------------------------------------------------------------------
  data required time                                                 0.08
  data arrival time                                                 -0.48
  --------------------------------------------------------------------------
  slack (MET)                                                        0.40


  Startpoint: U0_UART/U0_UART_RX/oversampling/sampled_bit_reg
              (rising edge-triggered flip-flop clocked by UART_RX_CLK)
  Endpoint: U0_UART/U0_UART_RX/U0_stop_check/stp_err_reg
            (rising edge-triggered flip-flop clocked by UART_RX_CLK)
  Path Group: UART_RX_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_RX_CLK (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_UART/U0_UART_RX/oversampling/sampled_bit_reg/CK (DFFRQX2M)
                                                          0.00       0.00 r
  U0_UART/U0_UART_RX/oversampling/sampled_bit_reg/Q (DFFRQX2M)
                                                          0.40       0.40 r
  U0_UART/U0_UART_RX/oversampling/sampled_bit (data_sampling)
                                                          0.00       0.40 r
  U0_UART/U0_UART_RX/U0_stop_check/sampled_bit (STOP_CHECK)
                                                          0.00       0.40 r
  U0_UART/U0_UART_RX/U0_stop_check/U2/Y (OAI2BB2X1M)      0.09       0.48 f
  U0_UART/U0_UART_RX/U0_stop_check/stp_err_reg/D (DFFRQX2M)
                                                          0.00       0.48 f
  data arrival time                                                  0.48

  clock UART_RX_CLK (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_UART/U0_UART_RX/U0_stop_check/stp_err_reg/CK (DFFRQX2M)
                                                          0.00       0.10 r
  library hold time                                      -0.03       0.07
  data required time                                                 0.07
  --------------------------------------------------------------------------
  data required time                                                 0.07
  data arrival time                                                 -0.48
  --------------------------------------------------------------------------
  slack (MET)                                                        0.41


  Startpoint: U0_ClkDiv/count_reg[2]
              (rising edge-triggered flip-flop clocked by UART_RX_CLK)
  Endpoint: U0_ClkDiv/count_reg[2]
            (rising edge-triggered flip-flop clocked by UART_RX_CLK)
  Path Group: UART_RX_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_RX_CLK (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_ClkDiv/count_reg[2]/CK (DFFRQX2M)                    0.00       0.00 r
  U0_ClkDiv/count_reg[2]/Q (DFFRQX2M)                     0.41       0.41 r
  U0_ClkDiv/U13/Y (OAI32X1M)                              0.10       0.51 f
  U0_ClkDiv/count_reg[2]/D (DFFRQX2M)                     0.00       0.51 f
  data arrival time                                                  0.51

  clock UART_RX_CLK (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_ClkDiv/count_reg[2]/CK (DFFRQX2M)                    0.00       0.10 r
  library hold time                                      -0.02       0.08
  data required time                                                 0.08
  --------------------------------------------------------------------------
  data required time                                                 0.08
  data arrival time                                                 -0.51
  --------------------------------------------------------------------------
  slack (MET)                                                        0.43


  Startpoint: U0_ClkDiv/count_reg[0]
              (rising edge-triggered flip-flop clocked by UART_RX_CLK)
  Endpoint: U0_ClkDiv/count_reg[0]
            (rising edge-triggered flip-flop clocked by UART_RX_CLK)
  Path Group: UART_RX_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_RX_CLK (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_ClkDiv/count_reg[0]/CK (DFFRQX2M)                    0.00       0.00 r
  U0_ClkDiv/count_reg[0]/Q (DFFRQX2M)                     0.42       0.42 r
  U0_ClkDiv/U24/Y (OAI32X1M)                              0.10       0.52 f
  U0_ClkDiv/count_reg[0]/D (DFFRQX2M)                     0.00       0.52 f
  data arrival time                                                  0.52

  clock UART_RX_CLK (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_ClkDiv/count_reg[0]/CK (DFFRQX2M)                    0.00       0.10 r
  library hold time                                      -0.03       0.07
  data required time                                                 0.07
  --------------------------------------------------------------------------
  data required time                                                 0.07
  data arrival time                                                 -0.52
  --------------------------------------------------------------------------
  slack (MET)                                                        0.44


  Startpoint: U0_UART/U0_UART_RX/counter/bit_cnt_reg[0]
              (rising edge-triggered flip-flop clocked by UART_RX_CLK)
  Endpoint: U0_UART/U0_UART_RX/counter/bit_cnt_reg[0]
            (rising edge-triggered flip-flop clocked by UART_RX_CLK)
  Path Group: UART_RX_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_RX_CLK (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_UART/U0_UART_RX/counter/bit_cnt_reg[0]/CK (DFFRQX2M)
                                                          0.00       0.00 r
  U0_UART/U0_UART_RX/counter/bit_cnt_reg[0]/Q (DFFRQX2M)
                                                          0.43       0.43 r
  U0_UART/U0_UART_RX/counter/U10/Y (OAI32X1M)             0.11       0.54 f
  U0_UART/U0_UART_RX/counter/bit_cnt_reg[0]/D (DFFRQX2M)
                                                          0.00       0.54 f
  data arrival time                                                  0.54

  clock UART_RX_CLK (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_UART/U0_UART_RX/counter/bit_cnt_reg[0]/CK (DFFRQX2M)
                                                          0.00       0.10 r
  library hold time                                      -0.02       0.08
  data required time                                                 0.08
  --------------------------------------------------------------------------
  data required time                                                 0.08
  data arrival time                                                 -0.54
  --------------------------------------------------------------------------
  slack (MET)                                                        0.46


  Startpoint: U0_UART/U0_UART_RX/counter/edge_cnt_reg[0]
              (rising edge-triggered flip-flop clocked by UART_RX_CLK)
  Endpoint: U0_UART/U0_UART_RX/counter/edge_cnt_reg[0]
            (rising edge-triggered flip-flop clocked by UART_RX_CLK)
  Path Group: UART_RX_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_RX_CLK (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_UART/U0_UART_RX/counter/edge_cnt_reg[0]/CK (DFFRQX2M)
                                                          0.00       0.00 r
  U0_UART/U0_UART_RX/counter/edge_cnt_reg[0]/Q (DFFRQX2M)
                                                          0.50       0.50 r
  U0_UART/U0_UART_RX/counter/U17/Y (NOR2X2M)              0.06       0.56 f
  U0_UART/U0_UART_RX/counter/edge_cnt_reg[0]/D (DFFRQX2M)
                                                          0.00       0.56 f
  data arrival time                                                  0.56

  clock UART_RX_CLK (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_UART/U0_UART_RX/counter/edge_cnt_reg[0]/CK (DFFRQX2M)
                                                          0.00       0.10 r
  library hold time                                      -0.02       0.08
  data required time                                                 0.08
  --------------------------------------------------------------------------
  data required time                                                 0.08
  data arrival time                                                 -0.56
  --------------------------------------------------------------------------
  slack (MET)                                                        0.48


  Startpoint: U0_UART/U0_UART_RX/rx_fsm/CS_reg[2]
              (rising edge-triggered flip-flop clocked by UART_RX_CLK)
  Endpoint: U0_UART/U0_UART_RX/rx_fsm/CS_reg[1]
            (rising edge-triggered flip-flop clocked by UART_RX_CLK)
  Path Group: UART_RX_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_RX_CLK (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_UART/U0_UART_RX/rx_fsm/CS_reg[2]/CK (DFFRQX2M)       0.00       0.00 r
  U0_UART/U0_UART_RX/rx_fsm/CS_reg[2]/Q (DFFRQX2M)        0.44       0.44 r
  U0_UART/U0_UART_RX/rx_fsm/U25/Y (OAI211X2M)             0.11       0.55 f
  U0_UART/U0_UART_RX/rx_fsm/CS_reg[1]/D (DFFRQX2M)        0.00       0.55 f
  data arrival time                                                  0.55

  clock UART_RX_CLK (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_UART/U0_UART_RX/rx_fsm/CS_reg[1]/CK (DFFRQX2M)       0.00       0.10 r
  library hold time                                      -0.03       0.07
  data required time                                                 0.07
  --------------------------------------------------------------------------
  data required time                                                 0.07
  data arrival time                                                 -0.55
  --------------------------------------------------------------------------
  slack (MET)                                                        0.48


  Startpoint: U0_ClkDiv/div_clk_reg
              (rising edge-triggered flip-flop clocked by UART_RX_CLK)
  Endpoint: U0_ClkDiv/div_clk_reg
            (rising edge-triggered flip-flop clocked by UART_RX_CLK)
  Path Group: UART_RX_CLK
  Path Type: min

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock UART_RX_CLK (rise edge)            0.00       0.00
  clock network delay (ideal)              0.00       0.00
  U0_ClkDiv/div_clk_reg/CK (DFFRQX2M)      0.00       0.00 r
  U0_ClkDiv/div_clk_reg/Q (DFFRQX2M)       0.38       0.38 r
  U0_ClkDiv/U22/Y (CLKXOR2X2M)             0.20       0.58 f
  U0_ClkDiv/div_clk_reg/D (DFFRQX2M)       0.00       0.58 f
  data arrival time                                   0.58

  clock UART_RX_CLK (rise edge)            0.00       0.00
  clock network delay (ideal)              0.00       0.00
  clock uncertainty                        0.10       0.10
  U0_ClkDiv/div_clk_reg/CK (DFFRQX2M)      0.00       0.10 r
  library hold time                       -0.03       0.07
  data required time                                  0.07
  -----------------------------------------------------------
  data required time                                  0.07
  data arrival time                                  -0.58
  -----------------------------------------------------------
  slack (MET)                                         0.51


  Startpoint: U0_UART/U0_UART_RX/oversampling/sampled_mem_reg[2]
              (rising edge-triggered flip-flop clocked by UART_RX_CLK)
  Endpoint: U0_UART/U0_UART_RX/oversampling/sampled_bit_reg
            (rising edge-triggered flip-flop clocked by UART_RX_CLK)
  Path Group: UART_RX_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_RX_CLK (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_UART/U0_UART_RX/oversampling/sampled_mem_reg[2]/CK (DFFRQX2M)
                                                          0.00       0.00 r
  U0_UART/U0_UART_RX/oversampling/sampled_mem_reg[2]/Q (DFFRQX2M)
                                                          0.47       0.47 f
  U0_UART/U0_UART_RX/oversampling/U28/Y (OAI21X2M)        0.07       0.53 r
  U0_UART/U0_UART_RX/oversampling/U26/Y (AOI21X2M)        0.06       0.59 f
  U0_UART/U0_UART_RX/oversampling/sampled_bit_reg/D (DFFRQX2M)
                                                          0.00       0.59 f
  data arrival time                                                  0.59

  clock UART_RX_CLK (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_UART/U0_UART_RX/oversampling/sampled_bit_reg/CK (DFFRQX2M)
                                                          0.00       0.10 r
  library hold time                                      -0.02       0.08
  data required time                                                 0.08
  --------------------------------------------------------------------------
  data required time                                                 0.08
  data arrival time                                                 -0.59
  --------------------------------------------------------------------------
  slack (MET)                                                        0.51


  Startpoint: U1_uart_sync/meta_flop_reg
              (rising edge-triggered flip-flop clocked by UART_TX_CLK)
  Endpoint: U1_uart_sync/sync_flop_reg
            (rising edge-triggered flip-flop clocked by UART_TX_CLK)
  Path Group: UART_TX_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_TX_CLK (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U1_uart_sync/meta_flop_reg/CK (DFFRQX2M)                0.00       0.00 r
  U1_uart_sync/meta_flop_reg/Q (DFFRQX2M)                 0.45       0.45 f
  U1_uart_sync/sync_flop_reg/D (DFFRQX2M)                 0.00       0.45 f
  data arrival time                                                  0.45

  clock UART_TX_CLK (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U1_uart_sync/sync_flop_reg/CK (DFFRQX2M)                0.00       0.00 r
  library hold time                                      -0.03      -0.03
  data required time                                                -0.03
  --------------------------------------------------------------------------
  data required time                                                -0.03
  data arrival time                                                 -0.45
  --------------------------------------------------------------------------
  slack (MET)                                                        0.47


  Startpoint: U0_UART/U0_uarttx/fsm_tx/Current_State_reg[1]
              (rising edge-triggered flip-flop clocked by UART_TX_CLK)
  Endpoint: U0_UART/U0_uarttx/fsm_tx/Current_State_reg[1]
            (rising edge-triggered flip-flop clocked by UART_TX_CLK)
  Path Group: UART_TX_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_TX_CLK (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_UART/U0_uarttx/fsm_tx/Current_State_reg[1]/CK (DFFRQX2M)
                                                          0.00       0.00 r
  U0_UART/U0_uarttx/fsm_tx/Current_State_reg[1]/Q (DFFRQX2M)
                                                          0.38       0.38 r
  U0_UART/U0_uarttx/fsm_tx/U6/Y (OAI32X1M)                0.09       0.47 f
  U0_UART/U0_uarttx/fsm_tx/Current_State_reg[1]/D (DFFRQX2M)
                                                          0.00       0.47 f
  data arrival time                                                  0.47

  clock UART_TX_CLK (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_UART/U0_uarttx/fsm_tx/Current_State_reg[1]/CK (DFFRQX2M)
                                                          0.00       0.00 r
  library hold time                                      -0.02      -0.02
  data required time                                                -0.02
  --------------------------------------------------------------------------
  data required time                                                -0.02
  data arrival time                                                 -0.47
  --------------------------------------------------------------------------
  slack (MET)                                                        0.49


  Startpoint: U1_uart_sync/sync_flop_reg
              (rising edge-triggered flip-flop clocked by UART_TX_CLK)
  Endpoint: U1_uart_sync/enable_flop_reg
            (rising edge-triggered flip-flop clocked by UART_TX_CLK)
  Path Group: UART_TX_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_TX_CLK (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U1_uart_sync/sync_flop_reg/CK (DFFRQX2M)                0.00       0.00 r
  U1_uart_sync/sync_flop_reg/Q (DFFRQX2M)                 0.46       0.46 f
  U1_uart_sync/enable_flop_reg/D (DFFRQX2M)               0.00       0.46 f
  data arrival time                                                  0.46

  clock UART_TX_CLK (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U1_uart_sync/enable_flop_reg/CK (DFFRQX2M)              0.00       0.00 r
  library hold time                                      -0.03      -0.03
  data required time                                                -0.03
  --------------------------------------------------------------------------
  data required time                                                -0.03
  data arrival time                                                 -0.46
  --------------------------------------------------------------------------
  slack (MET)                                                        0.49


  Startpoint: U0_UART/U0_uarttx/SER1/counter_reg[0]
              (rising edge-triggered flip-flop clocked by UART_TX_CLK)
  Endpoint: U0_UART/U0_uarttx/SER1/counter_reg[0]
            (rising edge-triggered flip-flop clocked by UART_TX_CLK)
  Path Group: UART_TX_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_TX_CLK (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_UART/U0_uarttx/SER1/counter_reg[0]/CK (DFFRQX2M)     0.00       0.00 r
  U0_UART/U0_uarttx/SER1/counter_reg[0]/Q (DFFRQX2M)      0.41       0.41 r
  U0_UART/U0_uarttx/SER1/U10/Y (NOR2X2M)                  0.06       0.47 f
  U0_UART/U0_uarttx/SER1/counter_reg[0]/D (DFFRQX2M)      0.00       0.47 f
  data arrival time                                                  0.47

  clock UART_TX_CLK (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_UART/U0_uarttx/SER1/counter_reg[0]/CK (DFFRQX2M)     0.00       0.00 r
  library hold time                                      -0.02      -0.02
  data required time                                                -0.02
  --------------------------------------------------------------------------
  data required time                                                -0.02
  data arrival time                                                 -0.47
  --------------------------------------------------------------------------
  slack (MET)                                                        0.50


  Startpoint: U0_UART/U0_uarttx/fsm_tx/Current_State_reg[0]
              (rising edge-triggered flip-flop clocked by UART_TX_CLK)
  Endpoint: U0_UART/U0_uarttx/fsm_tx/Current_State_reg[0]
            (rising edge-triggered flip-flop clocked by UART_TX_CLK)
  Path Group: UART_TX_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_TX_CLK (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_UART/U0_uarttx/fsm_tx/Current_State_reg[0]/CK (DFFRQX2M)
                                                          0.00       0.00 r
  U0_UART/U0_uarttx/fsm_tx/Current_State_reg[0]/Q (DFFRQX2M)
                                                          0.45       0.45 r
  U0_UART/U0_uarttx/fsm_tx/U12/Y (NOR2X2M)                0.05       0.51 f
  U0_UART/U0_uarttx/fsm_tx/Current_State_reg[0]/D (DFFRQX2M)
                                                          0.00       0.51 f
  data arrival time                                                  0.51

  clock UART_TX_CLK (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_UART/U0_uarttx/fsm_tx/Current_State_reg[0]/CK (DFFRQX2M)
                                                          0.00       0.00 r
  library hold time                                      -0.02      -0.02
  data required time                                                -0.02
  --------------------------------------------------------------------------
  data required time                                                -0.02
  data arrival time                                                 -0.51
  --------------------------------------------------------------------------
  slack (MET)                                                        0.53


  Startpoint: U0_UART/U0_uarttx/parity/par_bit_reg
              (rising edge-triggered flip-flop clocked by UART_TX_CLK)
  Endpoint: U0_UART/U0_uarttx/MUX_tx/TX_OUT_reg
            (rising edge-triggered flip-flop clocked by UART_TX_CLK)
  Path Group: UART_TX_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_TX_CLK (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_UART/U0_uarttx/parity/par_bit_reg/CK (DFFRQX2M)      0.00       0.00 r
  U0_UART/U0_uarttx/parity/par_bit_reg/Q (DFFRQX2M)       0.36       0.36 r
  U0_UART/U0_uarttx/parity/par_bit (PARITY_CALC)          0.00       0.36 r
  U0_UART/U0_uarttx/MUX_tx/par_bit (MUX4x1)               0.00       0.36 r
  U0_UART/U0_uarttx/MUX_tx/U7/Y (NOR2BX2M)                0.05       0.41 f
  U0_UART/U0_uarttx/MUX_tx/U5/Y (OAI21X2M)                0.11       0.53 r
  U0_UART/U0_uarttx/MUX_tx/TX_OUT_reg/D (DFFSQX2M)        0.00       0.53 r
  data arrival time                                                  0.53

  clock UART_TX_CLK (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_UART/U0_uarttx/MUX_tx/TX_OUT_reg/CK (DFFSQX2M)       0.00       0.00 r
  library hold time                                      -0.05      -0.05
  data required time                                                -0.05
  --------------------------------------------------------------------------
  data required time                                                -0.05
  data arrival time                                                 -0.53
  --------------------------------------------------------------------------
  slack (MET)                                                        0.58


  Startpoint: U0_UART/U0_uarttx/fsm_tx/Current_State_reg[0]
              (rising edge-triggered flip-flop clocked by UART_TX_CLK)
  Endpoint: U0_UART/U0_uarttx/fsm_tx/Busy_reg
            (rising edge-triggered flip-flop clocked by UART_TX_CLK)
  Path Group: UART_TX_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_TX_CLK (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_UART/U0_uarttx/fsm_tx/Current_State_reg[0]/CK (DFFRQX2M)
                                                          0.00       0.00 r
  U0_UART/U0_uarttx/fsm_tx/Current_State_reg[0]/Q (DFFRQX2M)
                                                          0.45       0.45 r
  U0_UART/U0_uarttx/fsm_tx/U10/Y (OAI31X1M)               0.11       0.56 f
  U0_UART/U0_uarttx/fsm_tx/Busy_reg/D (DFFRQX2M)          0.00       0.56 f
  data arrival time                                                  0.56

  clock UART_TX_CLK (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_UART/U0_uarttx/fsm_tx/Busy_reg/CK (DFFRQX2M)         0.00       0.00 r
  library hold time                                      -0.02      -0.02
  data required time                                                -0.02
  --------------------------------------------------------------------------
  data required time                                                -0.02
  data arrival time                                                 -0.56
  --------------------------------------------------------------------------
  slack (MET)                                                        0.59


  Startpoint: U0_UART/U0_uarttx/fsm_tx/Current_State_reg[2]
              (rising edge-triggered flip-flop clocked by UART_TX_CLK)
  Endpoint: U0_UART/U0_uarttx/fsm_tx/Current_State_reg[2]
            (rising edge-triggered flip-flop clocked by UART_TX_CLK)
  Path Group: UART_TX_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_TX_CLK (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_UART/U0_uarttx/fsm_tx/Current_State_reg[2]/CK (DFFRQX2M)
                                                          0.00       0.00 r
  U0_UART/U0_uarttx/fsm_tx/Current_State_reg[2]/Q (DFFRQX2M)
                                                          0.40       0.40 r
  U0_UART/U0_uarttx/fsm_tx/U20/Y (NOR2X2M)                0.08       0.48 f
  U0_UART/U0_uarttx/fsm_tx/U3/Y (INVX2M)                  0.07       0.55 r
  U0_UART/U0_uarttx/fsm_tx/U14/Y (NOR2X2M)                0.04       0.59 f
  U0_UART/U0_uarttx/fsm_tx/Current_State_reg[2]/D (DFFRQX2M)
                                                          0.00       0.59 f
  data arrival time                                                  0.59

  clock UART_TX_CLK (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_UART/U0_uarttx/fsm_tx/Current_State_reg[2]/CK (DFFRQX2M)
                                                          0.00       0.00 r
  library hold time                                      -0.02      -0.02
  data required time                                                -0.02
  --------------------------------------------------------------------------
  data required time                                                -0.02
  data arrival time                                                 -0.59
  --------------------------------------------------------------------------
  slack (MET)                                                        0.61


  Startpoint: U0_UART/U0_uarttx/SER1/regsiters_reg[6]
              (rising edge-triggered flip-flop clocked by UART_TX_CLK)
  Endpoint: U0_UART/U0_uarttx/SER1/regsiters_reg[6]
            (rising edge-triggered flip-flop clocked by UART_TX_CLK)
  Path Group: UART_TX_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_TX_CLK (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_UART/U0_uarttx/SER1/regsiters_reg[6]/CK (DFFRQX2M)
                                                          0.00       0.00 r
  U0_UART/U0_uarttx/SER1/regsiters_reg[6]/Q (DFFRQX2M)
                                                          0.46       0.46 f
  U0_UART/U0_uarttx/SER1/U27/Y (OAI2BB1X2M)               0.15       0.61 f
  U0_UART/U0_uarttx/SER1/regsiters_reg[6]/D (DFFRQX2M)
                                                          0.00       0.61 f
  data arrival time                                                  0.61

  clock UART_TX_CLK (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_UART/U0_uarttx/SER1/regsiters_reg[6]/CK (DFFRQX2M)
                                                          0.00       0.00 r
  library hold time                                      -0.02      -0.02
  data required time                                                -0.02
  --------------------------------------------------------------------------
  data required time                                                -0.02
  data arrival time                                                 -0.61
  --------------------------------------------------------------------------
  slack (MET)                                                        0.63


  Startpoint: U0_UART/U0_uarttx/SER1/regsiters_reg[2]
              (rising edge-triggered flip-flop clocked by UART_TX_CLK)
  Endpoint: U0_UART/U0_uarttx/SER1/regsiters_reg[2]
            (rising edge-triggered flip-flop clocked by UART_TX_CLK)
  Path Group: UART_TX_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_TX_CLK (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_UART/U0_uarttx/SER1/regsiters_reg[2]/CK (DFFRQX2M)
                                                          0.00       0.00 r
  U0_UART/U0_uarttx/SER1/regsiters_reg[2]/Q (DFFRQX2M)
                                                          0.46       0.46 f
  U0_UART/U0_uarttx/SER1/U19/Y (OAI2BB1X2M)               0.15       0.61 f
  U0_UART/U0_uarttx/SER1/regsiters_reg[2]/D (DFFRQX2M)
                                                          0.00       0.61 f
  data arrival time                                                  0.61

  clock UART_TX_CLK (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_UART/U0_uarttx/SER1/regsiters_reg[2]/CK (DFFRQX2M)
                                                          0.00       0.00 r
  library hold time                                      -0.02      -0.02
  data required time                                                -0.02
  --------------------------------------------------------------------------
  data required time                                                -0.02
  data arrival time                                                 -0.61
  --------------------------------------------------------------------------
  slack (MET)                                                        0.63


1
