Checking out license 'RTL_Compiler_RD'......   (12 seconds elapsed)
Checking out license 'RTL_Compiler_Ultra'......   (11 seconds elapsed)
                           Cadence RTL Compiler (RC)
                    Version v05.10-b006_1, built May 13 2005
                      This program is the confidential and
                     proprietary property of Cadence, Inc.


  Setting attribute of message 'VLOGPT-35': 'max_print' = 1
  Setting attribute of root '/': 'library' = ../../library/GSCLib_3.0.lib
  Setting attribute of root '/': 'input_pragma_keyword' = cadence synopsys get2chip g2c fast ambit pragma
Warning : Ignoring after clause in signal assignment. This may result in a mismatch between simulation and synthesis [VHDL-616]
        : in file ../rtl/grlib-eval-1.0/lib/gaisler/pads/inpad.vhd at line 38
Warning : Ignoring after clause in signal assignment. This may result in a mismatch between simulation and synthesis [VHDL-616]
        : in file ../rtl/grlib-eval-1.0/lib/gaisler/pads/iodpad.vhd at line 48
Warning : Ignoring after clause in signal assignment. This may result in a mismatch between simulation and synthesis [VHDL-616]
        : in file ../rtl/grlib-eval-1.0/lib/gaisler/pads/iopad.vhd at line 47
Warning : Initial values are ignored for synthesis [VHDL-639]
        : in file ../rtl/grlib-eval-1.0/lib/esa/pci/pci_arb.vhd at line 226
        : The specified construct has no effect on synthesis. In some cases (such as 'after' clauses in signal assignments) may cause a mismatch between and simulation
Warning : Initial values are ignored for synthesis [VHDL-639]
        : in file ../rtl/grlib-eval-1.0/lib/esa/pci/pci_arb.vhd at line 226
Warning : Initial values are ignored for synthesis [VHDL-639]
        : in file ../rtl/grlib-eval-1.0/lib/esa/pci/pci_arb.vhd at line 245
    Counter[7:0] <= #Tp 8'h1;
                      |
Warning : Ignoring delay specifier [VLOGPT-35]
        : in file ../rtl/grlib-eval-1.0/lib/work/opencores/eth_top.v at line 542, column 23
        : A delay specifier, either in an assigment or as a separate statement, is not synthesizable
    $stop;
         |
Warning : Ignoring unsynthesizable construct [VLOGPT-37]
        : Call to system task '$stop' in file ../rtl/grlib-eval-1.0/lib/work/opencores/eth_top.v at line 938, column 10
        : The following constructs will be ignored:
    - initial block
    - final block
    - program block
    - property block
    - sequence block
    - covergroup
    - gate drive strength
    - system task enable
    - reg declaration with initial value
    - specify block
    $stop;
         |
Warning : Ignoring unsynthesizable construct [VLOGPT-37]
        : Call to system task '$stop' in file ../rtl/grlib-eval-1.0/lib/work/opencores/eth_top.v at line 951, column 10
    $stop;
         |
Warning : Ignoring unsynthesizable construct [VLOGPT-37]
        : Call to system task '$stop' in file ../rtl/grlib-eval-1.0/lib/work/opencores/eth_top.v at line 959, column 10
Warning : Initial values are ignored for synthesis [VHDL-639]
        : in file ../rtl/grlib-eval-1.0/lib/work/gaisler/edcl.vhd at line 61
Warning : Initial values are ignored for synthesis [VHDL-639]
        : in file ../rtl/grlib-eval-1.0/lib/work/gaisler/edcl.vhd at line 63
Warning : Initial values are ignored for synthesis [VHDL-639]
        : in file ../rtl/leon3mp/leon3mp.vhd at line 150
Warning : Initial values are ignored for synthesis [VHDL-639]
        : in file ../rtl/leon3mp/leon3mp.vhd at line 152
Warning : Initial values are ignored for synthesis [VHDL-639]
        : in file ../rtl/leon3mp/leon3mp.vhd at line 154
  Elaborating top-level block 'leon3mp' from file '../rtl/leon3mp/leon3mp.vhd'.
Warning : Unreachable statements for case item [CDFG-472]
        : Case item 'others' in module 'iu3_nwin_8_isets_2_dsets_2_fpu_0_v8_0_cp_0_mac_0_dsu_1_nwp_2_pclow_2_notag_0_index_0_lddel_1_irfwt_0_disas_0_tbuf_1_pwd_2_svt_0_rstaddr_0_nohalt_0_fabtech_0' in file ../rtl/grlib-eval-1.0/lib/gaisler/leon3/iu3.vhd at line 2308
Warning : Undriven signal detected [CDFG2G-503]
        : Undriven bits of signal 'validv' in module 'icache_icen_1_irepl_1_isets_2_ilinesize_8_isetsize_2_isetlock_0_lram_0_lramsize_1_lramstart_142' in file ../rtl/grlib-eval-1.0/lib/gaisler/leon3/icache.vhd at line 273, column 5
Warning : Referenced signal not in sensitivity list.  This may cause simulation mismatches between the original and synthesized designs [CDFG-360]
        : Signal 'ahbso' in module 'acache_hindex_0_ilinesize_8' in file ../rtl/grlib-eval-1.0/lib/gaisler/leon3/acache.vhd at line 68
Warning : Undriven signal detected [CDFG2G-503]
        : Undriven bits of signal 'divo[icc]' in module 'proc3_hindex_0_fabtech_0_memtech_0_nwindows_8_dsu_1_fpu_0_v8_0_cp_0_mac_0_pclow_2_notag_0_nwp_2_icen_1_irepl_1_isets_2_ilinesize_8_isetsize_2_isetlock_0_dcen_1_drepl_1_dsets_2_dlinesize_8_dsetsize_2_dsetlock_0_dsnoop_0_ilram_0_ilramsize_1_ilramstart_142_dlram_0_dlramsize_1_dlramstart_143_mmuen_0_itlbnum_2_dtlbnum_2_tlb_type_1_tlb_rep_1_lddel_1_disas_0_tbuf_1_pwd_2_svt_0_rstaddr_0_nohalt_0_rfft_0_cft_0' in file ../rtl/grlib-eval-1.0/lib/gaisler/leon3/proc3.vhd at line 132, column 12
Warning : Undriven signal detected [CDFG2G-503]
        : Undriven bits of signal 'mulo[result]' in module 'proc3_hindex_0_fabtech_0_memtech_0_nwindows_8_dsu_1_fpu_0_v8_0_cp_0_mac_0_pclow_2_notag_0_nwp_2_icen_1_irepl_1_isets_2_ilinesize_8_isetsize_2_isetlock_0_dcen_1_drepl_1_dsets_2_dlinesize_8_dsetsize_2_dsetlock_0_dsnoop_0_ilram_0_ilramsize_1_ilramstart_142_dlram_0_dlramsize_1_dlramstart_143_mmuen_0_itlbnum_2_dtlbnum_2_tlb_type_1_tlb_rep_1_lddel_1_disas_0_tbuf_1_pwd_2_svt_0_rstaddr_0_nohalt_0_rfft_0_cft_0' in file ../rtl/grlib-eval-1.0/lib/gaisler/leon3/proc3.vhd at line 132, column 12
Warning : Undriven signal detected [CDFG2G-503]
        : Undriven bits of signal 'mulo[nready]' in module 'proc3_hindex_0_fabtech_0_memtech_0_nwindows_8_dsu_1_fpu_0_v8_0_cp_0_mac_0_pclow_2_notag_0_nwp_2_icen_1_irepl_1_isets_2_ilinesize_8_isetsize_2_isetlock_0_dcen_1_drepl_1_dsets_2_dlinesize_8_dsetsize_2_dsetlock_0_dsnoop_0_ilram_0_ilramsize_1_ilramstart_142_dlram_0_dlramsize_1_dlramstart_143_mmuen_0_itlbnum_2_dtlbnum_2_tlb_type_1_tlb_rep_1_lddel_1_disas_0_tbuf_1_pwd_2_svt_0_rstaddr_0_nohalt_0_rfft_0_cft_0' in file ../rtl/grlib-eval-1.0/lib/gaisler/leon3/proc3.vhd at line 132, column 12
Warning : Undriven signal detected [CDFG2G-503]
        : Undriven bits of signal 'divo[result]' in module 'proc3_hindex_0_fabtech_0_memtech_0_nwindows_8_dsu_1_fpu_0_v8_0_cp_0_mac_0_pclow_2_notag_0_nwp_2_icen_1_irepl_1_isets_2_ilinesize_8_isetsize_2_isetlock_0_dcen_1_drepl_1_dsets_2_dlinesize_8_dsetsize_2_dsetlock_0_dsnoop_0_ilram_0_ilramsize_1_ilramstart_142_dlram_0_dlramsize_1_dlramstart_143_mmuen_0_itlbnum_2_dtlbnum_2_tlb_type_1_tlb_rep_1_lddel_1_disas_0_tbuf_1_pwd_2_svt_0_rstaddr_0_nohalt_0_rfft_0_cft_0' in file ../rtl/grlib-eval-1.0/lib/gaisler/leon3/proc3.vhd at line 132, column 12
Warning : Undriven signal detected [CDFG2G-503]
        : Undriven bits of signal 'mulo[icc]' in module 'proc3_hindex_0_fabtech_0_memtech_0_nwindows_8_dsu_1_fpu_0_v8_0_cp_0_mac_0_pclow_2_notag_0_nwp_2_icen_1_irepl_1_isets_2_ilinesize_8_isetsize_2_isetlock_0_dcen_1_drepl_1_dsets_2_dlinesize_8_dsetsize_2_dsetlock_0_dsnoop_0_ilram_0_ilramsize_1_ilramstart_142_dlram_0_dlramsize_1_dlramstart_143_mmuen_0_itlbnum_2_dtlbnum_2_tlb_type_1_tlb_rep_1_lddel_1_disas_0_tbuf_1_pwd_2_svt_0_rstaddr_0_nohalt_0_rfft_0_cft_0' in file ../rtl/grlib-eval-1.0/lib/gaisler/leon3/proc3.vhd at line 132, column 12
Warning : Undriven signal detected [CDFG2G-503]
        : Undriven bits of signal 'mulo[ready]' in module 'proc3_hindex_0_fabtech_0_memtech_0_nwindows_8_dsu_1_fpu_0_v8_0_cp_0_mac_0_pclow_2_notag_0_nwp_2_icen_1_irepl_1_isets_2_ilinesize_8_isetsize_2_isetlock_0_dcen_1_drepl_1_dsets_2_dlinesize_8_dsetsize_2_dsetlock_0_dsnoop_0_ilram_0_ilramsize_1_ilramstart_142_dlram_0_dlramsize_1_dlramstart_143_mmuen_0_itlbnum_2_dtlbnum_2_tlb_type_1_tlb_rep_1_lddel_1_disas_0_tbuf_1_pwd_2_svt_0_rstaddr_0_nohalt_0_rfft_0_cft_0' in file ../rtl/grlib-eval-1.0/lib/gaisler/leon3/proc3.vhd at line 132, column 12
Warning : Undriven signal detected [CDFG2G-503]
        : Undriven bits of signal 'divo[nready]' in module 'proc3_hindex_0_fabtech_0_memtech_0_nwindows_8_dsu_1_fpu_0_v8_0_cp_0_mac_0_pclow_2_notag_0_nwp_2_icen_1_irepl_1_isets_2_ilinesize_8_isetsize_2_isetlock_0_dcen_1_drepl_1_dsets_2_dlinesize_8_dsetsize_2_dsetlock_0_dsnoop_0_ilram_0_ilramsize_1_ilramstart_142_dlram_0_dlramsize_1_dlramstart_143_mmuen_0_itlbnum_2_dtlbnum_2_tlb_type_1_tlb_rep_1_lddel_1_disas_0_tbuf_1_pwd_2_svt_0_rstaddr_0_nohalt_0_rfft_0_cft_0' in file ../rtl/grlib-eval-1.0/lib/gaisler/leon3/proc3.vhd at line 132, column 12
Warning : Undriven signal detected [CDFG2G-503]
        : Undriven bits of signal 'divo[ready]' in module 'proc3_hindex_0_fabtech_0_memtech_0_nwindows_8_dsu_1_fpu_0_v8_0_cp_0_mac_0_pclow_2_notag_0_nwp_2_icen_1_irepl_1_isets_2_ilinesize_8_isetsize_2_isetlock_0_dcen_1_drepl_1_dsets_2_dlinesize_8_dsetsize_2_dsetlock_0_dsnoop_0_ilram_0_ilramsize_1_ilramstart_142_dlram_0_dlramsize_1_dlramstart_143_mmuen_0_itlbnum_2_dtlbnum_2_tlb_type_1_tlb_rep_1_lddel_1_disas_0_tbuf_1_pwd_2_svt_0_rstaddr_0_nohalt_0_rfft_0_cft_0' in file ../rtl/grlib-eval-1.0/lib/gaisler/leon3/proc3.vhd at line 132, column 12
Warning : Undriven signal detected [CDFG2G-503]
        : Undriven bits of signal 'cpo[ldlock]' in module 'leon3s_hindex_0_fabtech_0_memtech_0_nwindows_8_dsu_1_fpu_0_v8_0_cp_0_mac_0_pclow_2_notag_0_nwp_2_icen_1_irepl_1_isets_2_ilinesize_8_isetsize_2_isetlock_0_dcen_1_drepl_1_dsets_2_dlinesize_8_dsetsize_2_dsetlock_0_dsnoop_0_ilram_0_ilramsize_1_ilramstart_142_dlram_0_dlramsize_1_dlramstart_143_mmuen_0_itlbnum_2_dtlbnum_2_tlb_type_1_tlb_rep_1_lddel_1_disas_0_tbuf_1_pwd_2_svt_0_rstaddr_0_nohalt_0_rfft_0_cft_0_ceinj_0' in file ../rtl/grlib-eval-1.0/lib/gaisler/leon3/leon3s.vhd at line 122, column 8
Warning : Undriven signal detected [CDFG2G-503]
        : Undriven bits of signal 'cpo[exc]' in module 'leon3s_hindex_0_fabtech_0_memtech_0_nwindows_8_dsu_1_fpu_0_v8_0_cp_0_mac_0_pclow_2_notag_0_nwp_2_icen_1_irepl_1_isets_2_ilinesize_8_isetsize_2_isetlock_0_dcen_1_drepl_1_dsets_2_dlinesize_8_dsetsize_2_dsetlock_0_dsnoop_0_ilram_0_ilramsize_1_ilramstart_142_dlram_0_dlramsize_1_dlramstart_143_mmuen_0_itlbnum_2_dtlbnum_2_tlb_type_1_tlb_rep_1_lddel_1_disas_0_tbuf_1_pwd_2_svt_0_rstaddr_0_nohalt_0_rfft_0_cft_0_ceinj_0' in file ../rtl/grlib-eval-1.0/lib/gaisler/leon3/leon3s.vhd at line 122, column 8
Warning : Undriven signal detected [CDFG2G-503]
        : Undriven bits of signal 'fpo[exc]' in module 'leon3s_hindex_0_fabtech_0_memtech_0_nwindows_8_dsu_1_fpu_0_v8_0_cp_0_mac_0_pclow_2_notag_0_nwp_2_icen_1_irepl_1_isets_2_ilinesize_8_isetsize_2_isetlock_0_dcen_1_drepl_1_dsets_2_dlinesize_8_dsetsize_2_dsetlock_0_dsnoop_0_ilram_0_ilramsize_1_ilramstart_142_dlram_0_dlramsize_1_dlramstart_143_mmuen_0_itlbnum_2_dtlbnum_2_tlb_type_1_tlb_rep_1_lddel_1_disas_0_tbuf_1_pwd_2_svt_0_rstaddr_0_nohalt_0_rfft_0_cft_0_ceinj_0' in file ../rtl/grlib-eval-1.0/lib/gaisler/leon3/leon3s.vhd at line 122, column 8
Warning : Undriven signal detected [CDFG2G-503]
        : Undriven bits of signal 'fpo[cc]' in module 'leon3s_hindex_0_fabtech_0_memtech_0_nwindows_8_dsu_1_fpu_0_v8_0_cp_0_mac_0_pclow_2_notag_0_nwp_2_icen_1_irepl_1_isets_2_ilinesize_8_isetsize_2_isetlock_0_dcen_1_drepl_1_dsets_2_dlinesize_8_dsetsize_2_dsetlock_0_dsnoop_0_ilram_0_ilramsize_1_ilramstart_142_dlram_0_dlramsize_1_dlramstart_143_mmuen_0_itlbnum_2_dtlbnum_2_tlb_type_1_tlb_rep_1_lddel_1_disas_0_tbuf_1_pwd_2_svt_0_rstaddr_0_nohalt_0_rfft_0_cft_0_ceinj_0' in file ../rtl/grlib-eval-1.0/lib/gaisler/leon3/leon3s.vhd at line 122, column 8
Warning : Undriven signal detected [CDFG2G-503]
        : Undriven bits of signal 'fpo[data]' in module 'leon3s_hindex_0_fabtech_0_memtech_0_nwindows_8_dsu_1_fpu_0_v8_0_cp_0_mac_0_pclow_2_notag_0_nwp_2_icen_1_irepl_1_isets_2_ilinesize_8_isetsize_2_isetlock_0_dcen_1_drepl_1_dsets_2_dlinesize_8_dsetsize_2_dsetlock_0_dsnoop_0_ilram_0_ilramsize_1_ilramstart_142_dlram_0_dlramsize_1_dlramstart_143_mmuen_0_itlbnum_2_dtlbnum_2_tlb_type_1_tlb_rep_1_lddel_1_disas_0_tbuf_1_pwd_2_svt_0_rstaddr_0_nohalt_0_rfft_0_cft_0_ceinj_0' in file ../rtl/grlib-eval-1.0/lib/gaisler/leon3/leon3s.vhd at line 122, column 8
Warning : Undriven signal detected [CDFG2G-503]
        : Undriven bits of signal 'rfo[dpar1]' in module 'leon3s_hindex_0_fabtech_0_memtech_0_nwindows_8_dsu_1_fpu_0_v8_0_cp_0_mac_0_pclow_2_notag_0_nwp_2_icen_1_irepl_1_isets_2_ilinesize_8_isetsize_2_isetlock_0_dcen_1_drepl_1_dsets_2_dlinesize_8_dsetsize_2_dsetlock_0_dsnoop_0_ilram_0_ilramsize_1_ilramstart_142_dlram_0_dlramsize_1_dlramstart_143_mmuen_0_itlbnum_2_dtlbnum_2_tlb_type_1_tlb_rep_1_lddel_1_disas_0_tbuf_1_pwd_2_svt_0_rstaddr_0_nohalt_0_rfft_0_cft_0_ceinj_0' in file ../rtl/grlib-eval-1.0/lib/gaisler/leon3/leon3s.vhd at line 122, column 8
Warning : Undriven signal detected [CDFG2G-503]
        : Undriven bits of signal 'cpo[ccv]' in module 'leon3s_hindex_0_fabtech_0_memtech_0_nwindows_8_dsu_1_fpu_0_v8_0_cp_0_mac_0_pclow_2_notag_0_nwp_2_icen_1_irepl_1_isets_2_ilinesize_8_isetsize_2_isetlock_0_dcen_1_drepl_1_dsets_2_dlinesize_8_dsetsize_2_dsetlock_0_dsnoop_0_ilram_0_ilramsize_1_ilramstart_142_dlram_0_dlramsize_1_dlramstart_143_mmuen_0_itlbnum_2_dtlbnum_2_tlb_type_1_tlb_rep_1_lddel_1_disas_0_tbuf_1_pwd_2_svt_0_rstaddr_0_nohalt_0_rfft_0_cft_0_ceinj_0' in file ../rtl/grlib-eval-1.0/lib/gaisler/leon3/leon3s.vhd at line 122, column 8
Warning : Undriven signal detected [CDFG2G-503]
        : Undriven bits of signal 'fpo[dbg][data]' in module 'leon3s_hindex_0_fabtech_0_memtech_0_nwindows_8_dsu_1_fpu_0_v8_0_cp_0_mac_0_pclow_2_notag_0_nwp_2_icen_1_irepl_1_isets_2_ilinesize_8_isetsize_2_isetlock_0_dcen_1_drepl_1_dsets_2_dlinesize_8_dsetsize_2_dsetlock_0_dsnoop_0_ilram_0_ilramsize_1_ilramstart_142_dlram_0_dlramsize_1_dlramstart_143_mmuen_0_itlbnum_2_dtlbnum_2_tlb_type_1_tlb_rep_1_lddel_1_disas_0_tbuf_1_pwd_2_svt_0_rstaddr_0_nohalt_0_rfft_0_cft_0_ceinj_0' in file ../rtl/grlib-eval-1.0/lib/gaisler/leon3/leon3s.vhd at line 122, column 8
Warning : Undriven signal detected [CDFG2G-503]
        : Undriven bits of signal 'rfo[dpar2]' in module 'leon3s_hindex_0_fabtech_0_memtech_0_nwindows_8_dsu_1_fpu_0_v8_0_cp_0_mac_0_pclow_2_notag_0_nwp_2_icen_1_irepl_1_isets_2_ilinesize_8_isetsize_2_isetlock_0_dcen_1_drepl_1_dsets_2_dlinesize_8_dsetsize_2_dsetlock_0_dsnoop_0_ilram_0_ilramsize_1_ilramstart_142_dlram_0_dlramsize_1_dlramstart_143_mmuen_0_itlbnum_2_dtlbnum_2_tlb_type_1_tlb_rep_1_lddel_1_disas_0_tbuf_1_pwd_2_svt_0_rstaddr_0_nohalt_0_rfft_0_cft_0_ceinj_0' in file ../rtl/grlib-eval-1.0/lib/gaisler/leon3/leon3s.vhd at line 122, column 8
Warning : Undriven signal detected [CDFG2G-503]
        : Undriven bits of signal 'cpo[cc]' in module 'leon3s_hindex_0_fabtech_0_memtech_0_nwindows_8_dsu_1_fpu_0_v8_0_cp_0_mac_0_pclow_2_notag_0_nwp_2_icen_1_irepl_1_isets_2_ilinesize_8_isetsize_2_isetlock_0_dcen_1_drepl_1_dsets_2_dlinesize_8_dsetsize_2_dsetlock_0_dsnoop_0_ilram_0_ilramsize_1_ilramstart_142_dlram_0_dlramsize_1_dlramstart_143_mmuen_0_itlbnum_2_dtlbnum_2_tlb_type_1_tlb_rep_1_lddel_1_disas_0_tbuf_1_pwd_2_svt_0_rstaddr_0_nohalt_0_rfft_0_cft_0_ceinj_0' in file ../rtl/grlib-eval-1.0/lib/gaisler/leon3/leon3s.vhd at line 122, column 8
Warning : Undriven signal detected [CDFG2G-503]
        : Undriven bits of signal 'cpo[data]' in module 'leon3s_hindex_0_fabtech_0_memtech_0_nwindows_8_dsu_1_fpu_0_v8_0_cp_0_mac_0_pclow_2_notag_0_nwp_2_icen_1_irepl_1_isets_2_ilinesize_8_isetsize_2_isetlock_0_dcen_1_drepl_1_dsets_2_dlinesize_8_dsetsize_2_dsetlock_0_dsnoop_0_ilram_0_ilramsize_1_ilramstart_142_dlram_0_dlramsize_1_dlramstart_143_mmuen_0_itlbnum_2_dtlbnum_2_tlb_type_1_tlb_rep_1_lddel_1_disas_0_tbuf_1_pwd_2_svt_0_rstaddr_0_nohalt_0_rfft_0_cft_0_ceinj_0' in file ../rtl/grlib-eval-1.0/lib/gaisler/leon3/leon3s.vhd at line 122, column 8
Warning : Undriven signal detected [CDFG2G-503]
        : Undriven bits of signal 'cpo[dbg][data]' in module 'leon3s_hindex_0_fabtech_0_memtech_0_nwindows_8_dsu_1_fpu_0_v8_0_cp_0_mac_0_pclow_2_notag_0_nwp_2_icen_1_irepl_1_isets_2_ilinesize_8_isetsize_2_isetlock_0_dcen_1_drepl_1_dsets_2_dlinesize_8_dsetsize_2_dsetlock_0_dsnoop_0_ilram_0_ilramsize_1_ilramstart_142_dlram_0_dlramsize_1_dlramstart_143_mmuen_0_itlbnum_2_dtlbnum_2_tlb_type_1_tlb_rep_1_lddel_1_disas_0_tbuf_1_pwd_2_svt_0_rstaddr_0_nohalt_0_rfft_0_cft_0_ceinj_0' in file ../rtl/grlib-eval-1.0/lib/gaisler/leon3/leon3s.vhd at line 122, column 8
Warning : Removing unused register [CDFG-508]
        : Removing unused register 'r[bwidth]' in module 'srctrl_hindex_0_romaddr_0_rommask_4080_ramaddr_1024_rammask_4080_ramws_0_romws_3_rmw_1_prom8en_0_oepol_0_srbanks_1_banksz_13_romasel_19' in file ../rtl/grlib-eval-1.0/lib/gaisler/memctrl/srctrl.vhd at line 390
        : A flip-flop or latch that was inferred for an unused signal or variable was removed. Use 'set_attribute hdl_preserve_unused_registers true /' to preserve the flip-flop or latch.
Warning : Removing unused register [CDFG-508]
        : Removing unused register 'r[nbdrive]' in module 'srctrl_hindex_0_romaddr_0_rommask_4080_ramaddr_1024_rammask_4080_ramws_0_romws_3_rmw_1_prom8en_0_oepol_0_srbanks_1_banksz_13_romasel_19' in file ../rtl/grlib-eval-1.0/lib/gaisler/memctrl/srctrl.vhd at line 390
Warning : Variable or signal is driven in more than one process or block; this may cause simulation mismatches between the original and synthesized designs [CDFG2G-622]
        : 'pad' in module 'iopad_tech_0_level_0_slew_0_voltage_3_strength_12_oepol_0' in file ../rtl/grlib-eval-1.0/lib/gaisler/pads/iopad.vhd at line 34, column 9
        : There are multiple drivers to the net or register
Warning : Undriven signal detected [CDFG2G-503]
        : Undriven bits of signal 'vtimers[3][value]' in module 'gptimer_pindex_3_paddr_3_pmask_4095_pirq_8_sepirq_1_sbits_8_ntimers_2_nbits_32' in file ../rtl/grlib-eval-1.0/lib/gaisler/misc/gptimer.vhd at line 128, column 12
Warning : Undriven signal detected [CDFG2G-503]
        : Undriven bits of signal 'vtimers[3][value]' in module 'gptimer_pindex_3_paddr_3_pmask_4095_pirq_8_sepirq_1_sbits_8_ntimers_2_nbits_32' in file ../rtl/grlib-eval-1.0/lib/gaisler/misc/gptimer.vhd at line 129, column 35
Warning : Undriven signal detected [CDFG2G-503]
        : Undriven bits of signal 'nirq' in module 'gptimer_pindex_3_paddr_3_pmask_4095_pirq_8_sepirq_1_sbits_8_ntimers_2_nbits_32' in file ../rtl/grlib-eval-1.0/lib/gaisler/misc/gptimer.vhd at line 141, column 26
Warning : Undriven signal detected [CDFG2G-503]
        : Undriven bits of signal 'dui[extclk]' in module 'leon3mp' in file ../rtl/leon3mp/leon3mp.vhd at line 255, column 12
Warning : Undriven signal detected [CDFG2G-503]
        : Undriven bits of signal 'dui[ctsn]' in module 'leon3mp' in file ../rtl/leon3mp/leon3mp.vhd at line 255, column 12
Warning : Undriven signal detected [CDFG2G-503]
        : Undriven bits of signal 'memi[edac]' in module 'leon3mp' in file ../rtl/leon3mp/leon3mp.vhd at line 274, column 11
Warning : Undriven signal detected [CDFG2G-503]
        : Undriven bits of signal 'memi[cb]' in module 'leon3mp' in file ../rtl/leon3mp/leon3mp.vhd at line 274, column 11
Warning : Undriven signal detected [CDFG2G-503]
        : Undriven bits of signal 'memi[sd]' in module 'leon3mp' in file ../rtl/leon3mp/leon3mp.vhd at line 274, column 11
Warning : Undriven signal detected [CDFG2G-503]
        : Undriven bits of signal 'apbo[11][prdata]' in module 'leon3mp' in file ../rtl/leon3mp/leon3mp.vhd at line 404, column 10
Warning : Undriven signal detected [CDFG2G-503]
        : Undriven bits of signal 'apbo[11][pindex]' in module 'leon3mp' in file ../rtl/leon3mp/leon3mp.vhd at line 404, column 10
Warning : Undriven signal detected [CDFG2G-503]
        : Undriven bits of signal 'apbo[11][pconfig][1]' in module 'leon3mp' in file ../rtl/leon3mp/leon3mp.vhd at line 404, column 10
Warning : Undriven signal detected [CDFG2G-503]
        : Undriven bits of signal 'apbo[11][pconfig][0]' in module 'leon3mp' in file ../rtl/leon3mp/leon3mp.vhd at line 404, column 10
Warning : Undriven signal detected [CDFG2G-503]
        : Undriven bits of signal 'apbo[11][pirq]' in module 'leon3mp' in file ../rtl/leon3mp/leon3mp.vhd at line 404, column 10
Warning : Undriven signal detected [CDFG2G-503]
        : Undriven bits of signal 'can_ltx' in module 'leon3mp' in file ../rtl/leon3mp/leon3mp.vhd at line 616, column 20
  Done elaborating 'leon3mp'.
Deleting 212 sequential instances.  They do not transitively
  drive any primary outputs.
Mapping leon3mp to gates.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'ahb0_r_reg[hrdatam][0]'.
        : This optimization was enabled by the root attribute 'optimize_constant_0_flops'
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'ahb0_r_reg[hrdatam][10]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'ahb0_r_reg[hrdatam][11]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'ahb0_r_reg[hrdatam][15]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'ahb0_r_reg[hrdatam][16]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'ahb0_r_reg[hrdatam][17]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'ahb0_r_reg[hrdatam][18]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'ahb0_r_reg[hrdatam][19]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'ahb0_r_reg[hrdatam][1]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'ahb0_r_reg[hrdatam][20]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'ahb0_r_reg[hrdatam][21]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'ahb0_r_reg[hrdatam][22]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'ahb0_r_reg[hrdatam][23]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'ahb0_r_reg[hrdatam][25]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'ahb0_r_reg[hrdatam][26]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'ahb0_r_reg[hrdatam][27]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'ahb0_r_reg[hrdatam][28]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'ahb0_r_reg[hrdatam][29]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'ahb0_r_reg[hrdatam][2]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'ahb0_r_reg[hrdatam][30]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'ahb0_r_reg[hrdatam][31]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'ahb0_r_reg[hrdatam][3]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'ahb0_r_reg[hrdatam][4]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'ahb0_r_reg[hrdatam][5]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'ahb0_r_reg[hrdatam][6]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'ahb0_r_reg[hrdatam][7]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'ahb0_r_reg[hrdatam][8]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'ahb0_r_reg[hrdatam][9]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'ahb0_r_reg[hrdatas][0]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'ahb0_r_reg[hrdatas][18]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'ahb0_r_reg[hrdatas][19]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'ahb0_r_reg[hrdatas][20]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'ahb0_r_reg[hrdatas][21]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'ahb0_r_reg[hrdatas][22]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'ahb0_r_reg[hrdatas][23]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'ahb0_r_reg[hrdatas][25]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'ahb0_r_reg[hrdatas][26]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'ahb0_r_reg[hrdatas][27]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'ahb0_r_reg[hrdatas][2]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'ahb0_r_reg[hrdatas][3]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'sr0_r_reg[hresp][0]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'sr0_r_reg[hresp][1]'.
Info    : Replacing a flip-flop with a logic constant 1. [GLO-13]
        : The instance is 'sr0_r_reg[ramoen][1]'.
        : This optimization was enabled by the root attribute 'optimize_constant_1_flops'
Info    : Replacing a flip-flop with a logic constant 1. [GLO-13]
        : The instance is 'sr0_r_reg[ramoen][2]'.
Info    : Replacing a flip-flop with a logic constant 1. [GLO-13]
        : The instance is 'sr0_r_reg[ramoen][3]'.
Info    : Replacing a flip-flop with a logic constant 1. [GLO-13]
        : The instance is 'sr0_r_reg[ramoen][4]'.
Info    : Replacing a flip-flop with a logic constant 1. [GLO-13]
        : The instance is 'sr0_r_reg[vramsn][1]'.
Info    : Replacing a flip-flop with a logic constant 1. [GLO-13]
        : The instance is 'sr0_r_reg[vramsn][2]'.
Info    : Replacing a flip-flop with a logic constant 1. [GLO-13]
        : The instance is 'sr0_r_reg[vramsn][3]'.
Info    : Replacing a flip-flop with a logic constant 1. [GLO-13]
        : The instance is 'sr0_r_reg[vramsn][4]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'uart1_r_reg[ctsn][0]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'uart1_r_reg[ctsn][1]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'uart1_r_reg[extclk]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'uart2_r_reg[ctsn][0]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'uart2_r_reg[ctsn][1]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'uart2_r_reg[extclk]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'u0_0_p0_c0_a0_r_reg[retry]'.
 
Global mapping status
=====================
                         Worst  
                 Total    Neg   
Operation         Area   Slack  Worst Path
-------------------------------------------------------------------------------
 global_map   37640126   -3096  u0_0_p0_iu0_r_reg[e][invop2]/CK -->
                                   u0_0_cmem0_ddata0_1_u0_memarr_reg[131][0]/D
 area_map     36900565   -3096  u0_0_p0_iu0_r_reg[x][ctrl][tt][4]/CK -->
                                   u0_0_cmem0_dtags0_1_u0_memarr_reg[0][29]/SE

Incremental optimization status
===============================
                         Worst  DRC Total 
                 Total    Neg        Max 
Operation         Area   Slack       Cap Worst Path
-------------------------------------------------------------------------------
 init_delay   36900565   -3096        22
                                   u0_0_p0_iu0_r_reg[x][ctrl][tt][4]/CK -->
                                     u0_0_cmem0_dtags0_1_u0_memarr_reg[0][29]/SE
 incr_delay   37016007   -2934        22
                                    u0_0_p0_iu0_r_reg[x][ctrl][tt][4]/CK -->
                                      u0_0_cmem0_dtags0_1_u0_memarr_reg[0][13]/D
 incr_delay   37016410   -2890        22 u0_0_p0_iu0_r_reg[d][set][0]/CK -->
                                   u0_0_cmem0_idata0_0_u0_memarr_reg[131][18]/D
 incr_delay   37016216   -2883        22 u0_0_p0_iu0_r_reg[d][set][0]/CK -->
                                    u0_0_cmem0_idata0_0_u0_memarr_reg[61][16]/D
 incr_delay   37018940   -2878        22 u0_0_p0_iu0_r_reg[d][set][0]/CK -->
                                    u0_0_cmem0_idata0_1_u0_memarr_reg[214][0]/D
 incr_delay   37029415   -2864        22 u0_0_p0_iu0_r_reg[d][set][0]/CK -->
                                   u0_0_cmem0_idata0_0_u0_memarr_reg[114][24]/D
 incr_delay   37036121   -2859        22 u0_0_p0_iu0_r_reg[d][set][0]/CK -->
                                   u0_0_cmem0_idata0_0_u0_memarr_reg[499][30]/D
 incr_delay   37052535   -2847        22 u0_0_p0_iu0_r_reg[d][set][0]/CK -->
                                   u0_0_cmem0_idata0_0_u0_memarr_reg[153][21]/D
 incr_delay   37057040   -2842        22 u0_0_p0_iu0_r_reg[d][set][0]/CK -->
                                    u0_0_cmem0_idata0_0_u0_memarr_reg[22][31]/D
 incr_delay   37058556   -2840        22 u0_0_p0_iu0_r_reg[d][set][0]/CK -->
                                     u0_0_cmem0_idata0_1_u0_memarr_reg[81][0]/D

  Done mapping leon3mp
  Synthesis succeeded.
  Incrementally optimizing leon3mp

Incremental optimization status
===============================
                         Worst  DRC Total 
                 Total    Neg        Max 
Operation         Area   Slack       Cap Worst Path
-------------------------------------------------------------------------------
 init_delay   37058556   -2840        22 u0_0_p0_iu0_r_reg[d][set][0]/CK -->
                                     u0_0_cmem0_idata0_1_u0_memarr_reg[81][0]/D
 incr_delay   37083380   -2726        22
                                        u0_0_cmem0_ddata0_1_u0_ra_reg[5]/CK -->
                                          u0_0_p0_iu0_r_reg[x][data][0][8]/D
 incr_delay   37084175   -2713        22 u0_0_p0_iu0_r_reg[d][set][0]/CK -->
                                   u0_0_cmem0_idata0_0_u0_memarr_reg[170][15]/D
 incr_delay   37086020   -2705        22
                                        u0_0_cmem0_idata0_0_u0_ra_reg[5]/CK -->
                                          u0_0_p0_iu0_r_reg[x][data][0][8]/D
 incr_delay   37097598   -2701        22
                                        u0_0_cmem0_ddata0_1_u0_ra_reg[8]/CK -->
                                          u0_0_p0_iu0_r_reg[x][data][0][8]/D
 incr_delay   37098356   -2698        22
                                        u0_0_cmem0_idata0_0_u0_ra_reg[8]/CK -->
                                          u0_0_p0_iu0_r_reg[x][data][0][8]/D
 incr_delay   37099375   -2697        22
                                        u0_0_cmem0_ddata0_1_u0_ra_reg[2]/CK -->
                                          u0_0_p0_iu0_r_reg[x][data][0][8]/D
 incr_delay   37113520   -2696        22 u0_0_p0_iu0_r_reg[d][set][0]/CK -->
                                    u0_0_cmem0_idata0_0_u0_memarr_reg[64][26]/D
 incr_delay   37113917   -2695        22 u0_0_p0_iu0_r_reg[d][set][0]/CK -->
                                   u0_0_cmem0_idata0_0_u0_memarr_reg[103][15]/D
 incr_delay   37122223   -2693        22 u0_0_p0_iu0_r_reg[d][set][0]/CK -->
                                    u0_0_cmem0_idata0_1_u0_memarr_reg[271][0]/D
 incr_delay   37128621   -2691        22
                                        u0_0_cmem0_idata0_0_u0_ra_reg[6]/CK -->
                                          u0_0_p0_iu0_r_reg[x][data][0][8]/D
 incr_delay   37131313   -2690        22 u0_0_p0_iu0_r_reg[d][set][0]/CK -->
                                   u0_0_cmem0_idata0_0_u0_memarr_reg[499][10]/D
 incr_delay   37133890   -2689        22 u0_0_p0_iu0_r_reg[d][set][0]/CK -->
                                   u0_0_cmem0_idata0_0_u0_memarr_reg[467][12]/D
 incr_delay   37140895   -2688        22 u0_0_p0_iu0_r_reg[d][set][0]/CK -->
                                    u0_0_cmem0_itags0_0_u0_memarr_reg[30][10]/D
 incr_delay   37143043   -2688        22 u0_0_p0_iu0_r_reg[d][set][0]/CK -->
                                   u0_0_cmem0_idata0_0_u0_memarr_reg[300][26]/D
 incr_delay   37143582   -2687        22
                                   u0_0_cmem0_dtags0_0_u0_ra_reg[2]/CK -->
                                     u0_0_cmem0_dtags0_0_u0_memarr_reg[34][23]/D
 incr_delay   37145542   -2687        22 u0_0_p0_iu0_r_reg[d][set][0]/CK -->
                                   u0_0_cmem0_idata0_0_u0_memarr_reg[114][12]/D
 incr_delay   37146514   -2687        22
                                        u0_0_cmem0_idata0_1_u0_ra_reg[8]/CK -->
                                          u0_0_p0_iu0_r_reg[x][data][0][8]/D
 incr_delay   37148830   -2686        22
                                        u0_0_cmem0_idata0_0_u0_ra_reg[3]/CK -->
                                          u0_0_p0_iu0_r_reg[x][data][0][8]/D
 incr_delay   37152661   -2686        22 u0_0_p0_iu0_r_reg[d][set][0]/CK -->
                                    u0_0_cmem0_idata0_1_u0_memarr_reg[271][0]/D
 incr_delay   37161307   -2685        22 u0_0_p0_iu0_r_reg[d][set][0]/CK -->
                                    u0_0_cmem0_idata0_1_u0_memarr_reg[81][12]/D
 incr_delay   37165389   -2685        22
                                   u0_0_cmem0_dtags0_0_u0_ra_reg[4]/CK -->
                                     u0_0_cmem0_dtags0_0_u0_memarr_reg[34][23]/D
 incr_delay   37168108   -2685        22 u0_0_p0_iu0_r_reg[d][set][0]/CK -->
                                    u0_0_cmem0_idata0_0_u0_memarr_reg[499][1]/D
 init_drc     37168108   -2685        22 u0_0_p0_iu0_r_reg[d][set][0]/CK -->
                                    u0_0_cmem0_idata0_0_u0_memarr_reg[499][1]/D
 incr_drc     37168369   -2685         0 u0_0_p0_iu0_r_reg[d][set][0]/CK -->
                                    u0_0_cmem0_idata0_0_u0_memarr_reg[499][1]/D
 init_area    37168369   -2685         0 u0_0_p0_iu0_r_reg[d][set][0]/CK -->
                                    u0_0_cmem0_idata0_0_u0_memarr_reg[499][1]/D
 rem_buf      36887952   -2685         0
                                        u0_0_cmem0_idata0_0_u0_ra_reg[2]/CK -->
                                          u0_0_p0_iu0_r_reg[x][data][0][8]/D
 rem_inv      36090237   -2685         0
                                        u0_0_cmem0_idata0_1_u0_ra_reg[4]/CK -->
                                          u0_0_p0_iu0_r_reg[x][data][0][2]/D
 merge_bi     35412215   -2685         0
                                        u0_0_cmem0_idata0_1_u0_ra_reg[7]/CK -->
                                          u0_0_p0_iu0_r_reg[x][data][0][8]/D
 glob_area    35396743   -2685         0 u0_0_p0_iu0_r_reg[x][npc][1]/CK -->
                                            u0_0_rf0_u0_u0_rfd_reg[119][26]/D
 area_down    35382420   -2685         0 u0_0_p0_iu0_r_reg[e][invop2]/CK -->
                                   u0_0_cmem0_ddata0_1_u0_memarr_reg[117][11]/D

Incremental optimization status
===============================
                         Worst  DRC Total 
                 Total    Neg        Max 
Operation         Area   Slack       Cap Worst Path
-------------------------------------------------------------------------------
 init_delay   35382420   -2685         0 u0_0_p0_iu0_r_reg[e][invop2]/CK -->
                                   u0_0_cmem0_ddata0_1_u0_memarr_reg[117][11]/D
 incr_delay   35385149   -2684         0 u0_0_p0_iu0_r_reg[d][set][0]/CK -->
                                   u0_0_cmem0_idata0_1_u0_memarr_reg[399][19]/D
 incr_delay   35386879   -2684         0 u0_0_p0_iu0_r_reg[d][set][0]/CK -->
                                   u0_0_cmem0_idata0_1_u0_memarr_reg[330][12]/D
 incr_delay   35388541   -2683         0 u0_0_p0_iu0_r_reg[d][set][0]/CK -->
                                   u0_0_cmem0_idata0_0_u0_memarr_reg[156][10]/D
 incr_delay   35389827   -2683         0 u0_0_p0_iu0_r_reg[d][set][0]/CK -->
                                    u0_0_cmem0_idata0_1_u0_memarr_reg[399][0]/D
 incr_delay   35390690   -2683         0 u0_0_p0_iu0_r_reg[d][set][0]/CK -->
                                   u0_0_cmem0_idata0_0_u0_memarr_reg[499][17]/D
 incr_delay   35390789   -2683         0 u0_0_p0_iu0_r_reg[d][set][0]/CK -->
                                   u0_0_cmem0_idata0_0_u0_memarr_reg[499][31]/D
 incr_delay   35390789   -2683         0 u0_0_p0_iu0_r_reg[d][set][0]/CK -->
                                    u0_0_cmem0_idata0_0_u0_memarr_reg[251][6]/D
 init_drc     35390789   -2683         0 u0_0_p0_iu0_r_reg[d][set][0]/CK -->
                                    u0_0_cmem0_idata0_0_u0_memarr_reg[251][6]/D
 init_area    35390789   -2683         0 u0_0_p0_iu0_r_reg[d][set][0]/CK -->
                                    u0_0_cmem0_idata0_0_u0_memarr_reg[251][6]/D
 rem_buf      35378589   -2683         0
                                    u0_0_cmem0_dtags0_1_u0_ra_reg[3]/CK -->
                                      u0_0_cmem0_dtags0_0_u0_memarr_reg[14][3]/D
 rem_inv      35357215   -2683         0
                                        u0_0_cmem0_idata0_0_u0_ra_reg[4]/CK -->
                                          u0_0_p0_iu0_r_reg[x][data][0][8]/D
 merge_bi     35210799   -2683         0
                                   u0_0_cmem0_dtags0_1_u0_ra_reg[3]/CK -->
                                     u0_0_cmem0_dtags0_1_u0_memarr_reg[18][27]/D
 glob_area    35208280   -2683         0 u0_0_p0_iu0_r_reg[d][set][0]/CK -->
                                     u0_0_cmem0_itags0_1_u0_memarr_reg[18][5]/D
 area_down    35205039   -2683         0
                                    u0_0_cmem0_dtags0_1_u0_ra_reg[5]/CK -->
                                      u0_0_cmem0_dtags0_1_u0_memarr_reg[0][18]/D

Incremental optimization status
===============================
                         Worst  DRC Total 
                 Total    Neg        Max 
Operation         Area   Slack       Cap Worst Path
-------------------------------------------------------------------------------
 init_delay   35205039   -2683         0
                                    u0_0_cmem0_dtags0_1_u0_ra_reg[5]/CK -->
                                      u0_0_cmem0_dtags0_1_u0_memarr_reg[0][18]/D
 incr_delay   35205055   -2683         0 u0_0_p0_iu0_r_reg[d][set][0]/CK -->
                                    u0_0_cmem0_idata0_0_u0_memarr_reg[251][6]/D
 init_area    35205055   -2683         0 u0_0_p0_iu0_r_reg[d][set][0]/CK -->
                                    u0_0_cmem0_idata0_0_u0_memarr_reg[251][6]/D
 rem_buf      35203105   -2683         0 u0_0_p0_iu0_r_reg[d][set][0]/CK -->
                                    u0_0_cmem0_idata0_0_u0_memarr_reg[251][6]/D
 rem_inv      35198510   -2683         0
                                   u0_0_p0_iu0_r_reg[x][ctrl][tt][4]/CK -->
                                     u0_0_cmem0_dtags0_0_u0_memarr_reg[59][15]/D
 merge_bi     35166373   -2683         0
                                        u0_0_cmem0_idata0_0_u0_ra_reg[4]/CK -->
                                          u0_0_p0_iu0_r_reg[x][data][0][8]/D
 glob_area    35165343   -2683         0
                                        u0_0_cmem0_idata0_0_u0_ra_reg[4]/CK -->
                                          u0_0_p0_iu0_r_reg[x][data][0][8]/D
 area_down    35164052   -2683         0
                                        u0_0_cmem0_idata0_0_u0_ra_reg[4]/CK -->
                                          u0_0_p0_iu0_r_reg[x][data][0][8]/D

  Done mapping leon3mp
  Synthesis succeeded.
============================================================
  Generated by:           RTL Compiler (RC) v05.10-b006_1
  Generated on:           Jun 04 2005  02:14:23 PM
  Module:                 leon3mp
  Technology library:     gsclib 
  Operating conditions:   typical (balanced_tree)
  Wireload mode:          enclosed
============================================================

    Pin                                    Type     Fanout  Load  Slew   Delay   Arrival
                                                            (fF)  (ps)    (ps)    (ps)
--------------------------------------------------------------------------------------------
(clock clock)                              launch                                     0 R
u0_0_p0_iu0_r_reg[x][ctrl][tt][4]/CK                                  0               0 R
u0_0_p0_iu0_r_reg[x][ctrl][tt][4]/Q        DFFSRX1       1    6.3    35     +82      82 F
g2444133/A                                                                   +0      82  
g2444133/Y                                 INVX1         2   14.1    39     +37     119 R
g2268319/A                                                                   +0     119  
g2268319/Y                                 NOR2X1        1    6.3    36     +41     159 F
g2268318/A                                                                   +0     159  
g2268318/Y                                 INVX1         1    8.0    28     +28     188 R
g2264995/B                                                                   +0     188  
g2264995/Y                                 NOR2X1        1   12.5    48     +37     225 F
g2262729/B                                                                   +0     225  
g2262729/Y                                 NAND2X2       1   25.1    47     +45     270 R
g2444375/A                                                                   +0     270  
g2444375/Y                                 INVX4         8   63.0    41     +42     312 F
g2444372/A                                                                   +0     312  
g2444372/Y                                 INVX2         4   25.2    38     +36     348 R
g2259085/A                                                                   +0     348  
g2259085/Y                                 NAND2X1       1    8.2    40     +41     388 F
g2452061/A                                                                   +0     388  
g2452061/Y                                 NAND3X1       2   20.7    83     +57     446 R
g2453287/A                                                                   +0     446  
g2453287/Y                                 INVX2         3   18.9    38     +36     482 F
g2453281/A                                                                   +0     482  
g2453281/Y                                 INVX1         1    8.7    30     +30     512 R
g2452054/D                                                                   +0     512  
g2452054/Y                                 NAND4X1       1    8.0    53     +51     562 F
g2452048/B                                                                   +0     562  
g2452048/Y                                 NOR2X1        1    6.3    44     +39     601 R
g2451228/A                                                                   +0     601  
g2451228/Y                                 NAND2X1       2   14.5    57     +55     656 F
g2455076/A                                                                   +0     656  
g2455076/Y                                 CLKBUFX2      2   16.8    28     +62     718 F
g2452024/B                                                                   +0     718  
g2452024/Y                                 NAND3X1       2   14.3    69     +53     772 R
g2451707/B                                                                   +0     772  
g2451707/Y                                 NOR2X1        1    8.0    40     +37     808 F
g2450951/B                                                                   +0     808  
g2450951/Y                                 NOR2X1        4   26.7    98     +73     882 R
g17/A                                                                        +0     882  
g17/Y                                      NAND2X1       1   12.6    61     +60     942 F
g2450950/A                                                                   +0     942  
g2450950/Y                                 NAND2X2       7   60.9    84     +70    1012 R
g2139698/B0                                                                  +0    1012  
g2139698/Y                                 AOI22X1       1    9.3    89     +96    1108 F
g2134847/B0                                                                  +0    1108  
g2134847/Y                                 OAI21X1       2   14.3    77     +40    1148 R
g2134846/A                                                                   +0    1148  
g2134846/Y                                 INVX1         3   20.3    53     +52    1200 F
g2452045/A                                                                   +0    1200  
g2452045/Y                                 NOR2X1        4   43.9   145    +114    1314 R
g2125757/A                                                                   +0    1314  
g2125757/Y                                 NAND2X2      16  128.0   208    +184    1498 F
g2124543/B                                                                   +0    1498  
g2124543/Y                                 NOR2X1       31  255.5   720    +544    2042 R
g2121176/B                                                                   +0    2042  
g2121176/Y                                 NAND2X2      17  118.3   299    +230    2272 F
g2121165/A                                                                   +0    2272  
g2121165/Y                                 INVX2         1   25.1    85     +83    2355 R
g2121162/A                                                                   +0    2355  
g2121162/Y                                 INVX4        28  173.7    93     +95    2450 F
g2113401/B                                                                   +0    2450  
g2113401/Y                                 NAND2X1       1    6.3    46     +46    2496 R
g2087284/A                                                                   +0    2496  
g2087284/Y                                 NAND2X1       1    5.9    54     +37    2533 F
u0_0_rf0_u1_u0_rfd_reg[139][28]/D          DFFX1                             +0    2533  
u0_0_rf0_u1_u0_rfd_reg[139][28]/CK         setup                      0    +150    2683 R
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - 
(clock clock)                              capture                                    0 R
--------------------------------------------------------------------------------------------
Timing slack :   -2683ps (TIMING VIOLATION)
Start-point  : u0_0_p0_iu0_r_reg[x][ctrl][tt][4]/CK
End-point    : u0_0_rf0_u1_u0_rfd_reg[139][28]/D

============================================================
  Generated by:           RTL Compiler (RC) v05.10-b006_1
  Generated on:           Jun 04 2005  02:14:42 PM
  Module:                 leon3mp
  Technology library:     gsclib 
  Operating conditions:   typical (balanced_tree)
  Wireload mode:          enclosed
============================================================

                                 
  Gate   Instances      Area      Library  
-------------------------------------------
ADDHX1          14      1902.698    gsclib 
AND2X1       16617    521158.971    gsclib 
AOI21X1      18186    570367.518    gsclib 
AOI22X1      69817   2919607.306    gsclib 
BUFX1            5       156.815    gsclib 
BUFX3         1689     52972.107    gsclib 
CLKBUFX1       899     23496.264    gsclib 
CLKBUFX2       109      3418.567    gsclib 
CLKBUFX3       601     18849.163    gsclib 
DFFSRX1       2783    450965.669    gsclib 
DFFX1        73160  10707843.920    gsclib 
INVX1        81707   1708411.663    gsclib 
INVX2         1734     45319.824    gsclib 
INVX4         2373     74424.399    gsclib 
INVX8         1308     68371.776    gsclib 
MX2X1        14741    924643.966    gsclib 
NAND2X1     102419   2676822.984    gsclib 
NAND2X2        494     18075.460    gsclib 
NAND3X1       8890    325285.100    gsclib 
NAND4X1      15454    646255.372    gsclib 
NOR2X1       27210    711160.560    gsclib 
NOR3X1           6       376.356    gsclib 
NOR4X1           1        99.317    gsclib 
OAI21X1      52855   2210290.390    gsclib 
OAI22X1      17581   1102785.806    gsclib 
OAI33X1         10       836.350    gsclib 
OR2X1         1448     45413.624    gsclib 
OR4X1          121      8854.901    gsclib 
SDFFSRX1     32896   9285521.024    gsclib 
TBUFX1          33      1552.485    gsclib 
XOR2X1         675     38811.825    gsclib 
-------------------------------------------
total       545836  35164052.180           

                                         
   Type    Instances     Area     Area % 
-----------------------------------------
sequential    108839 20444330.613   58.1 
inverter       87122  1896527.662    5.4 
buffer          3303    98892.916    0.3 
tristate          33     1552.485    0.0 
logic         346539 12722748.504   36.2 
-----------------------------------------
total         545836 35164052.180  100.0 

Normal exit.
