<?xml version="1.0" encoding="UTF-8"?>
<!DOCTYPE topic
  PUBLIC "-//OASIS//DTD DITA Topic//EN" "topic.dtd">
<topic xml:lang="en-US" id="_10.3_Write_Disable_WRDI_"><title>Write Disable (WRDI)</title><body><p>The Write Disable (WRDI) instruction is for resetting Write Enable Latch (WEL) bit.</p><p>The sequence of issuing WRDI instruction is: CS# goes low→ sending WRDI instruction code→ CS# goes high.</p><p>The WEL bit is reset by following situations:</p><ul><li>Power-up</li></ul><ul><li>Write Disable (WRDI) instruction completion</li><li>Write Status Register (WRSR) instruction completion<ul><li>Page Program (PP) instruction completion</li><li>Dual Input Page Program (DPP) instruction completion</li><li>Quod Page Program (QPP) instruction completion</li><li>Page Erase (PE) instruction completion</li><li>Sector Erase (SE) instruction completion</li><li>Block Erase (BE32K,BE) instruction completion</li><li>Chip Erase (CE) instruction completion</li><li>Erase Security Register (ERSCUR) instruction completion</li><li>Program Security Register (PRSCUR) instruction completion</li><li>Reset (RST) instruction completion<p><b>Figure 10-3 Write Disable (WRDI) Sequence (Command 04)</b></p></li></ul></li></ul><p><image href="../images/image52.png" height="135" width="143" alt="???"/></p></body></topic>