# compile verilog/system verilog design source files
verilog xil_defaultlib  --include "../../../../Multlane_RENTT.srcs/sources_1/RTL" \
"../../../../Multlane_RENTT.srcs/sources_1/RTL/basic_unit/bitmod_wocsa3/CSA1.v" \
"../../../../Multlane_RENTT.srcs/sources_1/RTL/basic_unit/bitmod_wocsa3/CSA2.v" \
"../../../../Multlane_RENTT.srcs/sources_1/RTL/basic_unit/Div2.v" \
"../../../../Multlane_RENTT.srcs/sources_1/RTL/basic_unit/bitmod_wocsa3/Hybrid_compress_wocsa3.v" \
"../../../../Multlane_RENTT.srcs/sources_1/RTL/basic_unit/MA.v" \
"../../../../Multlane_RENTT.srcs/sources_1/RTL/basic_unit/MS.v" \
"../../../../Multlane_RENTT.srcs/sources_1/RTL/basic_unit/Modmul.v" \
"../../../../Multlane_RENTT.srcs/sources_1/RTL/RBFU.v" \
"../../../../Multlane_RENTT.srcs/sources_1/RTL/addr_gen.v" \
"../../../../Multlane_RENTT.srcs/sources_1/RTL/arbiter.v" \
"../../../../Multlane_RENTT.srcs/sources_1/RTL/auxiliary.v" \
"../../../../Multlane_RENTT.srcs/sources_1/RTL/bank.v" \
"../../../../Multlane_RENTT.srcs/sources_1/RTL/basic_unit/bitmod_wocsa3/bitmod_wocsa3.v" \
"../../../../Multlane_RENTT.srcs/sources_1/RTL/fsm.v" \
"../../../../Multlane_RENTT.srcs/sources_1/RTL/basic_unit/intmul.v" \
"../../../../Multlane_RENTT.srcs/sources_1/RTL/memory_map.v" \
"../../../../Multlane_RENTT.srcs/sources_1/RTL/network_RBFU_in.v" \
"../../../../Multlane_RENTT.srcs/sources_1/RTL/network_RBFU_out.v" \
"../../../../Multlane_RENTT.srcs/sources_1/RTL/network_bank_in.v" \
"../../../../Multlane_RENTT.srcs/sources_1/RTL/polytop_RE.v" \
"../../../../Multlane_RENTT.srcs/sources_1/RTL/tf_ROM.v" \
"../../../../Multlane_RENTT.srcs/sources_1/RTL/tf_address_generator.v" \
"../../../../Multlane_RENTT.srcs/sources_1/Testbench/tb_ploytop_RE.v" \

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
