# Exercise 1

### Decoder 3x8 - Dataflow modeling
#### <ins>RTL</ins>:
![alt text](https://github.com/pawelgates/Verilog-Projects/blob/main/Exercise%201/pics/decoder3_8%20-%20DF%20RTL.png)
#### <ins>Waveform simulation:</ins>
![alt text](https://github.com/pawelgates/Verilog-Projects/blob/main/Exercise%201/pics/Waveform%20decoder3_8%20DF.png)
